|fpga_riscv32_minimal
clock => controller:controller_0.clock
clock => datapath:datapath_0.clock
reset => controller:controller_0.reset
reset => datapath:datapath_0.reset
debug_pc_output[0] <= debug_pc_output[0].DB_MAX_OUTPUT_PORT_TYPE
debug_pc_output[1] <= debug_pc_output[1].DB_MAX_OUTPUT_PORT_TYPE
debug_pc_output[2] <= debug_pc_output[2].DB_MAX_OUTPUT_PORT_TYPE
debug_pc_output[3] <= debug_pc_output[3].DB_MAX_OUTPUT_PORT_TYPE
debug_pc_output[4] <= debug_pc_output[4].DB_MAX_OUTPUT_PORT_TYPE
debug_pc_output[5] <= debug_pc_output[5].DB_MAX_OUTPUT_PORT_TYPE
debug_pc_output[6] <= debug_pc_output[6].DB_MAX_OUTPUT_PORT_TYPE
debug_pc_output[7] <= debug_pc_output[7].DB_MAX_OUTPUT_PORT_TYPE
debug_pc_output[8] <= debug_pc_output[8].DB_MAX_OUTPUT_PORT_TYPE
debug_pc_output[9] <= debug_pc_output[9].DB_MAX_OUTPUT_PORT_TYPE
debug_pc_output[10] <= debug_pc_output[10].DB_MAX_OUTPUT_PORT_TYPE
debug_pc_output[11] <= debug_pc_output[11].DB_MAX_OUTPUT_PORT_TYPE
debug_pc_output[12] <= debug_pc_output[12].DB_MAX_OUTPUT_PORT_TYPE
debug_pc_output[13] <= debug_pc_output[13].DB_MAX_OUTPUT_PORT_TYPE
debug_pc_output[14] <= debug_pc_output[14].DB_MAX_OUTPUT_PORT_TYPE
debug_pc_output[15] <= debug_pc_output[15].DB_MAX_OUTPUT_PORT_TYPE
debug_pc_output[16] <= debug_pc_output[16].DB_MAX_OUTPUT_PORT_TYPE
debug_pc_output[17] <= debug_pc_output[17].DB_MAX_OUTPUT_PORT_TYPE
debug_pc_output[18] <= debug_pc_output[18].DB_MAX_OUTPUT_PORT_TYPE
debug_pc_output[19] <= debug_pc_output[19].DB_MAX_OUTPUT_PORT_TYPE
debug_pc_output[20] <= debug_pc_output[20].DB_MAX_OUTPUT_PORT_TYPE
debug_pc_output[21] <= debug_pc_output[21].DB_MAX_OUTPUT_PORT_TYPE
debug_pc_output[22] <= debug_pc_output[22].DB_MAX_OUTPUT_PORT_TYPE
debug_pc_output[23] <= debug_pc_output[23].DB_MAX_OUTPUT_PORT_TYPE
debug_pc_output[24] <= debug_pc_output[24].DB_MAX_OUTPUT_PORT_TYPE
debug_pc_output[25] <= debug_pc_output[25].DB_MAX_OUTPUT_PORT_TYPE
debug_pc_output[26] <= debug_pc_output[26].DB_MAX_OUTPUT_PORT_TYPE
debug_pc_output[27] <= debug_pc_output[27].DB_MAX_OUTPUT_PORT_TYPE
debug_pc_output[28] <= debug_pc_output[28].DB_MAX_OUTPUT_PORT_TYPE
debug_pc_output[29] <= debug_pc_output[29].DB_MAX_OUTPUT_PORT_TYPE
debug_pc_output[30] <= debug_pc_output[30].DB_MAX_OUTPUT_PORT_TYPE
debug_pc_output[31] <= debug_pc_output[31].DB_MAX_OUTPUT_PORT_TYPE
debug_regfile_x31_output[0] <= debug_regfile_x31_output[0].DB_MAX_OUTPUT_PORT_TYPE
debug_regfile_x31_output[1] <= debug_regfile_x31_output[1].DB_MAX_OUTPUT_PORT_TYPE
debug_regfile_x31_output[2] <= debug_regfile_x31_output[2].DB_MAX_OUTPUT_PORT_TYPE
debug_regfile_x31_output[3] <= debug_regfile_x31_output[3].DB_MAX_OUTPUT_PORT_TYPE
debug_regfile_x31_output[4] <= debug_regfile_x31_output[4].DB_MAX_OUTPUT_PORT_TYPE
debug_regfile_x31_output[5] <= debug_regfile_x31_output[5].DB_MAX_OUTPUT_PORT_TYPE
debug_regfile_x31_output[6] <= debug_regfile_x31_output[6].DB_MAX_OUTPUT_PORT_TYPE
debug_regfile_x31_output[7] <= debug_regfile_x31_output[7].DB_MAX_OUTPUT_PORT_TYPE
debug_regfile_x31_output[8] <= debug_regfile_x31_output[8].DB_MAX_OUTPUT_PORT_TYPE
debug_regfile_x31_output[9] <= debug_regfile_x31_output[9].DB_MAX_OUTPUT_PORT_TYPE
debug_regfile_x31_output[10] <= debug_regfile_x31_output[10].DB_MAX_OUTPUT_PORT_TYPE
debug_regfile_x31_output[11] <= debug_regfile_x31_output[11].DB_MAX_OUTPUT_PORT_TYPE
debug_regfile_x31_output[12] <= debug_regfile_x31_output[12].DB_MAX_OUTPUT_PORT_TYPE
debug_regfile_x31_output[13] <= debug_regfile_x31_output[13].DB_MAX_OUTPUT_PORT_TYPE
debug_regfile_x31_output[14] <= debug_regfile_x31_output[14].DB_MAX_OUTPUT_PORT_TYPE
debug_regfile_x31_output[15] <= debug_regfile_x31_output[15].DB_MAX_OUTPUT_PORT_TYPE
debug_regfile_x31_output[16] <= debug_regfile_x31_output[16].DB_MAX_OUTPUT_PORT_TYPE
debug_regfile_x31_output[17] <= debug_regfile_x31_output[17].DB_MAX_OUTPUT_PORT_TYPE
debug_regfile_x31_output[18] <= debug_regfile_x31_output[18].DB_MAX_OUTPUT_PORT_TYPE
debug_regfile_x31_output[19] <= debug_regfile_x31_output[19].DB_MAX_OUTPUT_PORT_TYPE
debug_regfile_x31_output[20] <= debug_regfile_x31_output[20].DB_MAX_OUTPUT_PORT_TYPE
debug_regfile_x31_output[21] <= debug_regfile_x31_output[21].DB_MAX_OUTPUT_PORT_TYPE
debug_regfile_x31_output[22] <= debug_regfile_x31_output[22].DB_MAX_OUTPUT_PORT_TYPE
debug_regfile_x31_output[23] <= debug_regfile_x31_output[23].DB_MAX_OUTPUT_PORT_TYPE
debug_regfile_x31_output[24] <= debug_regfile_x31_output[24].DB_MAX_OUTPUT_PORT_TYPE
debug_regfile_x31_output[25] <= debug_regfile_x31_output[25].DB_MAX_OUTPUT_PORT_TYPE
debug_regfile_x31_output[26] <= debug_regfile_x31_output[26].DB_MAX_OUTPUT_PORT_TYPE
debug_regfile_x31_output[27] <= debug_regfile_x31_output[27].DB_MAX_OUTPUT_PORT_TYPE
debug_regfile_x31_output[28] <= debug_regfile_x31_output[28].DB_MAX_OUTPUT_PORT_TYPE
debug_regfile_x31_output[29] <= debug_regfile_x31_output[29].DB_MAX_OUTPUT_PORT_TYPE
debug_regfile_x31_output[30] <= debug_regfile_x31_output[30].DB_MAX_OUTPUT_PORT_TYPE
debug_regfile_x31_output[31] <= debug_regfile_x31_output[31].DB_MAX_OUTPUT_PORT_TYPE
debug_regfile_x1_output[0] <= debug_regfile_x1_output[0].DB_MAX_OUTPUT_PORT_TYPE
debug_regfile_x1_output[1] <= debug_regfile_x1_output[1].DB_MAX_OUTPUT_PORT_TYPE
debug_regfile_x1_output[2] <= debug_regfile_x1_output[2].DB_MAX_OUTPUT_PORT_TYPE
debug_regfile_x1_output[3] <= debug_regfile_x1_output[3].DB_MAX_OUTPUT_PORT_TYPE
debug_regfile_x1_output[4] <= debug_regfile_x1_output[4].DB_MAX_OUTPUT_PORT_TYPE
debug_regfile_x1_output[5] <= debug_regfile_x1_output[5].DB_MAX_OUTPUT_PORT_TYPE
debug_regfile_x1_output[6] <= debug_regfile_x1_output[6].DB_MAX_OUTPUT_PORT_TYPE
debug_regfile_x1_output[7] <= debug_regfile_x1_output[7].DB_MAX_OUTPUT_PORT_TYPE
debug_regfile_x1_output[8] <= debug_regfile_x1_output[8].DB_MAX_OUTPUT_PORT_TYPE
debug_regfile_x1_output[9] <= debug_regfile_x1_output[9].DB_MAX_OUTPUT_PORT_TYPE
debug_regfile_x1_output[10] <= debug_regfile_x1_output[10].DB_MAX_OUTPUT_PORT_TYPE
debug_regfile_x1_output[11] <= debug_regfile_x1_output[11].DB_MAX_OUTPUT_PORT_TYPE
debug_regfile_x1_output[12] <= debug_regfile_x1_output[12].DB_MAX_OUTPUT_PORT_TYPE
debug_regfile_x1_output[13] <= debug_regfile_x1_output[13].DB_MAX_OUTPUT_PORT_TYPE
debug_regfile_x1_output[14] <= debug_regfile_x1_output[14].DB_MAX_OUTPUT_PORT_TYPE
debug_regfile_x1_output[15] <= debug_regfile_x1_output[15].DB_MAX_OUTPUT_PORT_TYPE
debug_regfile_x1_output[16] <= debug_regfile_x1_output[16].DB_MAX_OUTPUT_PORT_TYPE
debug_regfile_x1_output[17] <= debug_regfile_x1_output[17].DB_MAX_OUTPUT_PORT_TYPE
debug_regfile_x1_output[18] <= debug_regfile_x1_output[18].DB_MAX_OUTPUT_PORT_TYPE
debug_regfile_x1_output[19] <= debug_regfile_x1_output[19].DB_MAX_OUTPUT_PORT_TYPE
debug_regfile_x1_output[20] <= debug_regfile_x1_output[20].DB_MAX_OUTPUT_PORT_TYPE
debug_regfile_x1_output[21] <= debug_regfile_x1_output[21].DB_MAX_OUTPUT_PORT_TYPE
debug_regfile_x1_output[22] <= debug_regfile_x1_output[22].DB_MAX_OUTPUT_PORT_TYPE
debug_regfile_x1_output[23] <= debug_regfile_x1_output[23].DB_MAX_OUTPUT_PORT_TYPE
debug_regfile_x1_output[24] <= debug_regfile_x1_output[24].DB_MAX_OUTPUT_PORT_TYPE
debug_regfile_x1_output[25] <= debug_regfile_x1_output[25].DB_MAX_OUTPUT_PORT_TYPE
debug_regfile_x1_output[26] <= debug_regfile_x1_output[26].DB_MAX_OUTPUT_PORT_TYPE
debug_regfile_x1_output[27] <= debug_regfile_x1_output[27].DB_MAX_OUTPUT_PORT_TYPE
debug_regfile_x1_output[28] <= debug_regfile_x1_output[28].DB_MAX_OUTPUT_PORT_TYPE
debug_regfile_x1_output[29] <= debug_regfile_x1_output[29].DB_MAX_OUTPUT_PORT_TYPE
debug_regfile_x1_output[30] <= debug_regfile_x1_output[30].DB_MAX_OUTPUT_PORT_TYPE
debug_regfile_x1_output[31] <= debug_regfile_x1_output[31].DB_MAX_OUTPUT_PORT_TYPE
debug_regfile_x2_output[0] <= comb.DB_MAX_OUTPUT_PORT_TYPE
debug_regfile_x2_output[1] <= debug_regfile_x2_output[1].DB_MAX_OUTPUT_PORT_TYPE
debug_regfile_x2_output[2] <= debug_regfile_x2_output[2].DB_MAX_OUTPUT_PORT_TYPE
debug_regfile_x2_output[3] <= debug_regfile_x2_output[3].DB_MAX_OUTPUT_PORT_TYPE
debug_regfile_x2_output[4] <= debug_regfile_x2_output[4].DB_MAX_OUTPUT_PORT_TYPE
debug_regfile_x2_output[5] <= debug_regfile_x2_output[5].DB_MAX_OUTPUT_PORT_TYPE
debug_regfile_x2_output[6] <= debug_regfile_x2_output[6].DB_MAX_OUTPUT_PORT_TYPE
debug_regfile_x2_output[7] <= debug_regfile_x2_output[7].DB_MAX_OUTPUT_PORT_TYPE
debug_regfile_x2_output[8] <= debug_regfile_x2_output[8].DB_MAX_OUTPUT_PORT_TYPE
debug_regfile_x2_output[9] <= debug_regfile_x2_output[9].DB_MAX_OUTPUT_PORT_TYPE
debug_regfile_x2_output[10] <= debug_regfile_x2_output[10].DB_MAX_OUTPUT_PORT_TYPE
debug_regfile_x2_output[11] <= debug_regfile_x2_output[11].DB_MAX_OUTPUT_PORT_TYPE
debug_regfile_x2_output[12] <= debug_regfile_x2_output[12].DB_MAX_OUTPUT_PORT_TYPE
debug_regfile_x2_output[13] <= debug_regfile_x2_output[13].DB_MAX_OUTPUT_PORT_TYPE
debug_regfile_x2_output[14] <= debug_regfile_x2_output[14].DB_MAX_OUTPUT_PORT_TYPE
debug_regfile_x2_output[15] <= debug_regfile_x2_output[15].DB_MAX_OUTPUT_PORT_TYPE
debug_regfile_x2_output[16] <= debug_regfile_x2_output[16].DB_MAX_OUTPUT_PORT_TYPE
debug_regfile_x2_output[17] <= debug_regfile_x2_output[17].DB_MAX_OUTPUT_PORT_TYPE
debug_regfile_x2_output[18] <= debug_regfile_x2_output[18].DB_MAX_OUTPUT_PORT_TYPE
debug_regfile_x2_output[19] <= debug_regfile_x2_output[19].DB_MAX_OUTPUT_PORT_TYPE
debug_regfile_x2_output[20] <= debug_regfile_x2_output[20].DB_MAX_OUTPUT_PORT_TYPE
debug_regfile_x2_output[21] <= debug_regfile_x2_output[21].DB_MAX_OUTPUT_PORT_TYPE
debug_regfile_x2_output[22] <= debug_regfile_x2_output[22].DB_MAX_OUTPUT_PORT_TYPE
debug_regfile_x2_output[23] <= debug_regfile_x2_output[23].DB_MAX_OUTPUT_PORT_TYPE
debug_regfile_x2_output[24] <= debug_regfile_x2_output[24].DB_MAX_OUTPUT_PORT_TYPE
debug_regfile_x2_output[25] <= debug_regfile_x2_output[25].DB_MAX_OUTPUT_PORT_TYPE
debug_regfile_x2_output[26] <= debug_regfile_x2_output[26].DB_MAX_OUTPUT_PORT_TYPE
debug_regfile_x2_output[27] <= debug_regfile_x2_output[27].DB_MAX_OUTPUT_PORT_TYPE
debug_regfile_x2_output[28] <= debug_regfile_x2_output[28].DB_MAX_OUTPUT_PORT_TYPE
debug_regfile_x2_output[29] <= debug_regfile_x2_output[29].DB_MAX_OUTPUT_PORT_TYPE
debug_regfile_x2_output[30] <= debug_regfile_x2_output[30].DB_MAX_OUTPUT_PORT_TYPE
debug_regfile_x2_output[31] <= debug_regfile_x2_output[31].DB_MAX_OUTPUT_PORT_TYPE
debug_ALU_output[0] <= datapath:datapath_0.debug_alu_output[0]
debug_ALU_output[1] <= datapath:datapath_0.debug_alu_output[1]
debug_ALU_output[2] <= datapath:datapath_0.debug_alu_output[2]
debug_ALU_output[3] <= datapath:datapath_0.debug_alu_output[3]
debug_ALU_output[4] <= datapath:datapath_0.debug_alu_output[4]
debug_ALU_output[5] <= datapath:datapath_0.debug_alu_output[5]
debug_ALU_output[6] <= datapath:datapath_0.debug_alu_output[6]
debug_ALU_output[7] <= datapath:datapath_0.debug_alu_output[7]
debug_ALU_output[8] <= datapath:datapath_0.debug_alu_output[8]
debug_ALU_output[9] <= datapath:datapath_0.debug_alu_output[9]
debug_ALU_output[10] <= datapath:datapath_0.debug_alu_output[10]
debug_ALU_output[11] <= datapath:datapath_0.debug_alu_output[11]
debug_ALU_output[12] <= datapath:datapath_0.debug_alu_output[12]
debug_ALU_output[13] <= datapath:datapath_0.debug_alu_output[13]
debug_ALU_output[14] <= datapath:datapath_0.debug_alu_output[14]
debug_ALU_output[15] <= datapath:datapath_0.debug_alu_output[15]
debug_ALU_output[16] <= datapath:datapath_0.debug_alu_output[16]
debug_ALU_output[17] <= datapath:datapath_0.debug_alu_output[17]
debug_ALU_output[18] <= datapath:datapath_0.debug_alu_output[18]
debug_ALU_output[19] <= datapath:datapath_0.debug_alu_output[19]
debug_ALU_output[20] <= datapath:datapath_0.debug_alu_output[20]
debug_ALU_output[21] <= datapath:datapath_0.debug_alu_output[21]
debug_ALU_output[22] <= datapath:datapath_0.debug_alu_output[22]
debug_ALU_output[23] <= datapath:datapath_0.debug_alu_output[23]
debug_ALU_output[24] <= datapath:datapath_0.debug_alu_output[24]
debug_ALU_output[25] <= datapath:datapath_0.debug_alu_output[25]
debug_ALU_output[26] <= datapath:datapath_0.debug_alu_output[26]
debug_ALU_output[27] <= datapath:datapath_0.debug_alu_output[27]
debug_ALU_output[28] <= datapath:datapath_0.debug_alu_output[28]
debug_ALU_output[29] <= datapath:datapath_0.debug_alu_output[29]
debug_ALU_output[30] <= datapath:datapath_0.debug_alu_output[30]
debug_ALU_output[31] <= datapath:datapath_0.debug_alu_output[31]
debug_regfile_write <= controller:controller_0.reg_file_write
debug_ALU_input_0[0] <= datapath:datapath_0.debug_alu_input_0[0]
debug_ALU_input_0[1] <= datapath:datapath_0.debug_alu_input_0[1]
debug_ALU_input_0[2] <= datapath:datapath_0.debug_alu_input_0[2]
debug_ALU_input_0[3] <= datapath:datapath_0.debug_alu_input_0[3]
debug_ALU_input_0[4] <= datapath:datapath_0.debug_alu_input_0[4]
debug_ALU_input_0[5] <= datapath:datapath_0.debug_alu_input_0[5]
debug_ALU_input_0[6] <= datapath:datapath_0.debug_alu_input_0[6]
debug_ALU_input_0[7] <= datapath:datapath_0.debug_alu_input_0[7]
debug_ALU_input_0[8] <= datapath:datapath_0.debug_alu_input_0[8]
debug_ALU_input_0[9] <= datapath:datapath_0.debug_alu_input_0[9]
debug_ALU_input_0[10] <= datapath:datapath_0.debug_alu_input_0[10]
debug_ALU_input_0[11] <= datapath:datapath_0.debug_alu_input_0[11]
debug_ALU_input_0[12] <= datapath:datapath_0.debug_alu_input_0[12]
debug_ALU_input_0[13] <= datapath:datapath_0.debug_alu_input_0[13]
debug_ALU_input_0[14] <= datapath:datapath_0.debug_alu_input_0[14]
debug_ALU_input_0[15] <= datapath:datapath_0.debug_alu_input_0[15]
debug_ALU_input_0[16] <= datapath:datapath_0.debug_alu_input_0[16]
debug_ALU_input_0[17] <= datapath:datapath_0.debug_alu_input_0[17]
debug_ALU_input_0[18] <= datapath:datapath_0.debug_alu_input_0[18]
debug_ALU_input_0[19] <= datapath:datapath_0.debug_alu_input_0[19]
debug_ALU_input_0[20] <= datapath:datapath_0.debug_alu_input_0[20]
debug_ALU_input_0[21] <= datapath:datapath_0.debug_alu_input_0[21]
debug_ALU_input_0[22] <= datapath:datapath_0.debug_alu_input_0[22]
debug_ALU_input_0[23] <= datapath:datapath_0.debug_alu_input_0[23]
debug_ALU_input_0[24] <= datapath:datapath_0.debug_alu_input_0[24]
debug_ALU_input_0[25] <= datapath:datapath_0.debug_alu_input_0[25]
debug_ALU_input_0[26] <= datapath:datapath_0.debug_alu_input_0[26]
debug_ALU_input_0[27] <= datapath:datapath_0.debug_alu_input_0[27]
debug_ALU_input_0[28] <= datapath:datapath_0.debug_alu_input_0[28]
debug_ALU_input_0[29] <= datapath:datapath_0.debug_alu_input_0[29]
debug_ALU_input_0[30] <= datapath:datapath_0.debug_alu_input_0[30]
debug_ALU_input_0[31] <= datapath:datapath_0.debug_alu_input_0[31]
debug_ALU_input_1[0] <= datapath:datapath_0.debug_alu_input_1[0]
debug_ALU_input_1[1] <= datapath:datapath_0.debug_alu_input_1[1]
debug_ALU_input_1[2] <= datapath:datapath_0.debug_alu_input_1[2]
debug_ALU_input_1[3] <= datapath:datapath_0.debug_alu_input_1[3]
debug_ALU_input_1[4] <= datapath:datapath_0.debug_alu_input_1[4]
debug_ALU_input_1[5] <= datapath:datapath_0.debug_alu_input_1[5]
debug_ALU_input_1[6] <= datapath:datapath_0.debug_alu_input_1[6]
debug_ALU_input_1[7] <= datapath:datapath_0.debug_alu_input_1[7]
debug_ALU_input_1[8] <= datapath:datapath_0.debug_alu_input_1[8]
debug_ALU_input_1[9] <= datapath:datapath_0.debug_alu_input_1[9]
debug_ALU_input_1[10] <= datapath:datapath_0.debug_alu_input_1[10]
debug_ALU_input_1[11] <= datapath:datapath_0.debug_alu_input_1[11]
debug_ALU_input_1[12] <= datapath:datapath_0.debug_alu_input_1[12]
debug_ALU_input_1[13] <= datapath:datapath_0.debug_alu_input_1[13]
debug_ALU_input_1[14] <= datapath:datapath_0.debug_alu_input_1[14]
debug_ALU_input_1[15] <= datapath:datapath_0.debug_alu_input_1[15]
debug_ALU_input_1[16] <= datapath:datapath_0.debug_alu_input_1[16]
debug_ALU_input_1[17] <= datapath:datapath_0.debug_alu_input_1[17]
debug_ALU_input_1[18] <= datapath:datapath_0.debug_alu_input_1[18]
debug_ALU_input_1[19] <= datapath:datapath_0.debug_alu_input_1[19]
debug_ALU_input_1[20] <= datapath:datapath_0.debug_alu_input_1[20]
debug_ALU_input_1[21] <= datapath:datapath_0.debug_alu_input_1[21]
debug_ALU_input_1[22] <= datapath:datapath_0.debug_alu_input_1[22]
debug_ALU_input_1[23] <= datapath:datapath_0.debug_alu_input_1[23]
debug_ALU_input_1[24] <= datapath:datapath_0.debug_alu_input_1[24]
debug_ALU_input_1[25] <= datapath:datapath_0.debug_alu_input_1[25]
debug_ALU_input_1[26] <= datapath:datapath_0.debug_alu_input_1[26]
debug_ALU_input_1[27] <= datapath:datapath_0.debug_alu_input_1[27]
debug_ALU_input_1[28] <= datapath:datapath_0.debug_alu_input_1[28]
debug_ALU_input_1[29] <= datapath:datapath_0.debug_alu_input_1[29]
debug_ALU_input_1[30] <= datapath:datapath_0.debug_alu_input_1[30]
debug_ALU_input_1[31] <= datapath:datapath_0.debug_alu_input_1[31]
debug_reg_file_read_address_0[0] <= controller:controller_0.r1_reg_idx[0]
debug_reg_file_read_address_0[1] <= controller:controller_0.r1_reg_idx[1]
debug_reg_file_read_address_0[2] <= controller:controller_0.r1_reg_idx[2]
debug_reg_file_read_address_0[3] <= controller:controller_0.r1_reg_idx[3]
debug_reg_file_read_address_0[4] <= controller:controller_0.r1_reg_idx[4]
debug_reg_file_read_address_1[0] <= controller:controller_0.r2_reg_idx[0]
debug_reg_file_read_address_1[1] <= controller:controller_0.r2_reg_idx[1]
debug_reg_file_read_address_1[2] <= controller:controller_0.r2_reg_idx[2]
debug_reg_file_read_address_1[3] <= controller:controller_0.r2_reg_idx[3]
debug_reg_file_read_address_1[4] <= controller:controller_0.r2_reg_idx[4]
debug_mux0_sel[0] <= controller:controller_0.mux0_sel[0]
debug_mux0_sel[1] <= controller:controller_0.mux0_sel[1]
debug_immediate[0] <= controller:controller_0.immediate[0]
debug_immediate[1] <= controller:controller_0.immediate[1]
debug_immediate[2] <= controller:controller_0.immediate[2]
debug_immediate[3] <= controller:controller_0.immediate[3]
debug_immediate[4] <= controller:controller_0.immediate[4]
debug_immediate[5] <= controller:controller_0.immediate[5]
debug_immediate[6] <= controller:controller_0.immediate[6]
debug_immediate[7] <= controller:controller_0.immediate[7]
debug_immediate[8] <= controller:controller_0.immediate[8]
debug_immediate[9] <= controller:controller_0.immediate[9]
debug_immediate[10] <= controller:controller_0.immediate[10]
debug_immediate[11] <= controller:controller_0.immediate[11]
debug_immediate[12] <= controller:controller_0.immediate[12]
debug_immediate[13] <= controller:controller_0.immediate[13]
debug_immediate[14] <= controller:controller_0.immediate[14]
debug_immediate[15] <= controller:controller_0.immediate[15]
debug_immediate[16] <= controller:controller_0.immediate[16]
debug_immediate[17] <= controller:controller_0.immediate[17]
debug_immediate[18] <= controller:controller_0.immediate[18]
debug_immediate[19] <= controller:controller_0.immediate[19]
debug_immediate[20] <= controller:controller_0.immediate[20]
debug_immediate[21] <= controller:controller_0.immediate[21]
debug_immediate[22] <= controller:controller_0.immediate[22]
debug_immediate[23] <= controller:controller_0.immediate[23]
debug_immediate[24] <= controller:controller_0.immediate[24]
debug_immediate[25] <= controller:controller_0.immediate[25]
debug_immediate[26] <= controller:controller_0.immediate[26]
debug_immediate[27] <= controller:controller_0.immediate[27]
debug_immediate[28] <= controller:controller_0.immediate[28]
debug_immediate[29] <= controller:controller_0.immediate[29]
debug_immediate[30] <= controller:controller_0.immediate[30]
debug_immediate[31] <= controller:controller_0.immediate[31]
debug_ALU_operation[0] <= controller:controller_0.ALU_operation[0]
debug_ALU_operation[1] <= controller:controller_0.ALU_operation[1]
debug_ALU_operation[2] <= controller:controller_0.ALU_operation[2]
debug_ALU_operation[3] <= controller:controller_0.ALU_operation[3]
debug_forward_mux_0[0] <= datapath:datapath_0.debug_forward_mux_0[0]
debug_forward_mux_0[1] <= datapath:datapath_0.debug_forward_mux_0[1]
debug_forward_mux_0[2] <= datapath:datapath_0.debug_forward_mux_0[2]
debug_forward_mux_1[0] <= datapath:datapath_0.debug_forward_mux_1[0]
debug_forward_mux_1[1] <= datapath:datapath_0.debug_forward_mux_1[1]
debug_forward_mux_1[2] <= datapath:datapath_0.debug_forward_mux_1[2]
debug_rs1_reg_idx_ID_EXE[0] <= datapath:datapath_0.debug_rs1_reg_idx_ID_EXE[0]
debug_rs1_reg_idx_ID_EXE[1] <= datapath:datapath_0.debug_rs1_reg_idx_ID_EXE[1]
debug_rs1_reg_idx_ID_EXE[2] <= datapath:datapath_0.debug_rs1_reg_idx_ID_EXE[2]
debug_rs1_reg_idx_ID_EXE[3] <= datapath:datapath_0.debug_rs1_reg_idx_ID_EXE[3]
debug_rs1_reg_idx_ID_EXE[4] <= datapath:datapath_0.debug_rs1_reg_idx_ID_EXE[4]
debug_wr_reg_idx_EX_MEM[0] <= datapath:datapath_0.debug_wr_reg_idx_EX_MEM[0]
debug_wr_reg_idx_EX_MEM[1] <= datapath:datapath_0.debug_wr_reg_idx_EX_MEM[1]
debug_wr_reg_idx_EX_MEM[2] <= datapath:datapath_0.debug_wr_reg_idx_EX_MEM[2]
debug_wr_reg_idx_EX_MEM[3] <= datapath:datapath_0.debug_wr_reg_idx_EX_MEM[3]
debug_wr_reg_idx_EX_MEM[4] <= datapath:datapath_0.debug_wr_reg_idx_EX_MEM[4]
debug_mux0_sel_MEM_WB[0] <= datapath:datapath_0.debug_mux0_sel_MEM_WB[0]
debug_mux0_sel_MEM_WB[1] <= datapath:datapath_0.debug_mux0_sel_MEM_WB[1]
debug_wr_data_MEM_WB <= datapath:datapath_0.debug_wr_data_MEM_WB
debug_wr_reg_idx_MEM_WB[0] <= datapath:datapath_0.debug_wr_reg_idx_MEM_WB[0]
debug_wr_reg_idx_MEM_WB[1] <= datapath:datapath_0.debug_wr_reg_idx_MEM_WB[1]
debug_wr_reg_idx_MEM_WB[2] <= datapath:datapath_0.debug_wr_reg_idx_MEM_WB[2]
debug_wr_reg_idx_MEM_WB[3] <= datapath:datapath_0.debug_wr_reg_idx_MEM_WB[3]
debug_wr_reg_idx_MEM_WB[4] <= datapath:datapath_0.debug_wr_reg_idx_MEM_WB[4]
debug_alu_output_MEM_WB[0] <= datapath:datapath_0.debug_alu_output_MEM_WB[0]
debug_alu_output_MEM_WB[1] <= datapath:datapath_0.debug_alu_output_MEM_WB[1]
debug_alu_output_MEM_WB[2] <= datapath:datapath_0.debug_alu_output_MEM_WB[2]
debug_alu_output_MEM_WB[3] <= datapath:datapath_0.debug_alu_output_MEM_WB[3]
debug_alu_output_MEM_WB[4] <= datapath:datapath_0.debug_alu_output_MEM_WB[4]
debug_alu_output_MEM_WB[5] <= datapath:datapath_0.debug_alu_output_MEM_WB[5]
debug_alu_output_MEM_WB[6] <= datapath:datapath_0.debug_alu_output_MEM_WB[6]
debug_alu_output_MEM_WB[7] <= datapath:datapath_0.debug_alu_output_MEM_WB[7]
debug_alu_output_MEM_WB[8] <= datapath:datapath_0.debug_alu_output_MEM_WB[8]
debug_alu_output_MEM_WB[9] <= datapath:datapath_0.debug_alu_output_MEM_WB[9]
debug_alu_output_MEM_WB[10] <= datapath:datapath_0.debug_alu_output_MEM_WB[10]
debug_alu_output_MEM_WB[11] <= datapath:datapath_0.debug_alu_output_MEM_WB[11]
debug_alu_output_MEM_WB[12] <= datapath:datapath_0.debug_alu_output_MEM_WB[12]
debug_alu_output_MEM_WB[13] <= datapath:datapath_0.debug_alu_output_MEM_WB[13]
debug_alu_output_MEM_WB[14] <= datapath:datapath_0.debug_alu_output_MEM_WB[14]
debug_alu_output_MEM_WB[15] <= datapath:datapath_0.debug_alu_output_MEM_WB[15]
debug_alu_output_MEM_WB[16] <= datapath:datapath_0.debug_alu_output_MEM_WB[16]
debug_alu_output_MEM_WB[17] <= datapath:datapath_0.debug_alu_output_MEM_WB[17]
debug_alu_output_MEM_WB[18] <= datapath:datapath_0.debug_alu_output_MEM_WB[18]
debug_alu_output_MEM_WB[19] <= datapath:datapath_0.debug_alu_output_MEM_WB[19]
debug_alu_output_MEM_WB[20] <= datapath:datapath_0.debug_alu_output_MEM_WB[20]
debug_alu_output_MEM_WB[21] <= datapath:datapath_0.debug_alu_output_MEM_WB[21]
debug_alu_output_MEM_WB[22] <= datapath:datapath_0.debug_alu_output_MEM_WB[22]
debug_alu_output_MEM_WB[23] <= datapath:datapath_0.debug_alu_output_MEM_WB[23]
debug_alu_output_MEM_WB[24] <= datapath:datapath_0.debug_alu_output_MEM_WB[24]
debug_alu_output_MEM_WB[25] <= datapath:datapath_0.debug_alu_output_MEM_WB[25]
debug_alu_output_MEM_WB[26] <= datapath:datapath_0.debug_alu_output_MEM_WB[26]
debug_alu_output_MEM_WB[27] <= datapath:datapath_0.debug_alu_output_MEM_WB[27]
debug_alu_output_MEM_WB[28] <= datapath:datapath_0.debug_alu_output_MEM_WB[28]
debug_alu_output_MEM_WB[29] <= datapath:datapath_0.debug_alu_output_MEM_WB[29]
debug_alu_output_MEM_WB[30] <= datapath:datapath_0.debug_alu_output_MEM_WB[30]
debug_alu_output_MEM_WB[31] <= datapath:datapath_0.debug_alu_output_MEM_WB[31]
debug_alu_output_EX_MEM[0] <= datapath:datapath_0.debug_alu_output_EX_MEM[0]
debug_alu_output_EX_MEM[1] <= datapath:datapath_0.debug_alu_output_EX_MEM[1]
debug_alu_output_EX_MEM[2] <= datapath:datapath_0.debug_alu_output_EX_MEM[2]
debug_alu_output_EX_MEM[3] <= datapath:datapath_0.debug_alu_output_EX_MEM[3]
debug_alu_output_EX_MEM[4] <= datapath:datapath_0.debug_alu_output_EX_MEM[4]
debug_alu_output_EX_MEM[5] <= datapath:datapath_0.debug_alu_output_EX_MEM[5]
debug_alu_output_EX_MEM[6] <= datapath:datapath_0.debug_alu_output_EX_MEM[6]
debug_alu_output_EX_MEM[7] <= datapath:datapath_0.debug_alu_output_EX_MEM[7]
debug_alu_output_EX_MEM[8] <= datapath:datapath_0.debug_alu_output_EX_MEM[8]
debug_alu_output_EX_MEM[9] <= datapath:datapath_0.debug_alu_output_EX_MEM[9]
debug_alu_output_EX_MEM[10] <= datapath:datapath_0.debug_alu_output_EX_MEM[10]
debug_alu_output_EX_MEM[11] <= datapath:datapath_0.debug_alu_output_EX_MEM[11]
debug_alu_output_EX_MEM[12] <= datapath:datapath_0.debug_alu_output_EX_MEM[12]
debug_alu_output_EX_MEM[13] <= datapath:datapath_0.debug_alu_output_EX_MEM[13]
debug_alu_output_EX_MEM[14] <= datapath:datapath_0.debug_alu_output_EX_MEM[14]
debug_alu_output_EX_MEM[15] <= datapath:datapath_0.debug_alu_output_EX_MEM[15]
debug_alu_output_EX_MEM[16] <= datapath:datapath_0.debug_alu_output_EX_MEM[16]
debug_alu_output_EX_MEM[17] <= datapath:datapath_0.debug_alu_output_EX_MEM[17]
debug_alu_output_EX_MEM[18] <= datapath:datapath_0.debug_alu_output_EX_MEM[18]
debug_alu_output_EX_MEM[19] <= datapath:datapath_0.debug_alu_output_EX_MEM[19]
debug_alu_output_EX_MEM[20] <= datapath:datapath_0.debug_alu_output_EX_MEM[20]
debug_alu_output_EX_MEM[21] <= datapath:datapath_0.debug_alu_output_EX_MEM[21]
debug_alu_output_EX_MEM[22] <= datapath:datapath_0.debug_alu_output_EX_MEM[22]
debug_alu_output_EX_MEM[23] <= datapath:datapath_0.debug_alu_output_EX_MEM[23]
debug_alu_output_EX_MEM[24] <= datapath:datapath_0.debug_alu_output_EX_MEM[24]
debug_alu_output_EX_MEM[25] <= datapath:datapath_0.debug_alu_output_EX_MEM[25]
debug_alu_output_EX_MEM[26] <= datapath:datapath_0.debug_alu_output_EX_MEM[26]
debug_alu_output_EX_MEM[27] <= datapath:datapath_0.debug_alu_output_EX_MEM[27]
debug_alu_output_EX_MEM[28] <= datapath:datapath_0.debug_alu_output_EX_MEM[28]
debug_alu_output_EX_MEM[29] <= datapath:datapath_0.debug_alu_output_EX_MEM[29]
debug_alu_output_EX_MEM[30] <= datapath:datapath_0.debug_alu_output_EX_MEM[30]
debug_alu_output_EX_MEM[31] <= datapath:datapath_0.debug_alu_output_EX_MEM[31]
debug_register_bank_output_0[0] <= datapath:datapath_0.debug_register_bank_output_0[0]
debug_register_bank_output_0[1] <= datapath:datapath_0.debug_register_bank_output_0[1]
debug_register_bank_output_0[2] <= datapath:datapath_0.debug_register_bank_output_0[2]
debug_register_bank_output_0[3] <= datapath:datapath_0.debug_register_bank_output_0[3]
debug_register_bank_output_0[4] <= datapath:datapath_0.debug_register_bank_output_0[4]
debug_register_bank_output_0[5] <= datapath:datapath_0.debug_register_bank_output_0[5]
debug_register_bank_output_0[6] <= datapath:datapath_0.debug_register_bank_output_0[6]
debug_register_bank_output_0[7] <= datapath:datapath_0.debug_register_bank_output_0[7]
debug_register_bank_output_0[8] <= datapath:datapath_0.debug_register_bank_output_0[8]
debug_register_bank_output_0[9] <= datapath:datapath_0.debug_register_bank_output_0[9]
debug_register_bank_output_0[10] <= datapath:datapath_0.debug_register_bank_output_0[10]
debug_register_bank_output_0[11] <= datapath:datapath_0.debug_register_bank_output_0[11]
debug_register_bank_output_0[12] <= datapath:datapath_0.debug_register_bank_output_0[12]
debug_register_bank_output_0[13] <= datapath:datapath_0.debug_register_bank_output_0[13]
debug_register_bank_output_0[14] <= datapath:datapath_0.debug_register_bank_output_0[14]
debug_register_bank_output_0[15] <= datapath:datapath_0.debug_register_bank_output_0[15]
debug_register_bank_output_0[16] <= datapath:datapath_0.debug_register_bank_output_0[16]
debug_register_bank_output_0[17] <= datapath:datapath_0.debug_register_bank_output_0[17]
debug_register_bank_output_0[18] <= datapath:datapath_0.debug_register_bank_output_0[18]
debug_register_bank_output_0[19] <= datapath:datapath_0.debug_register_bank_output_0[19]
debug_register_bank_output_0[20] <= datapath:datapath_0.debug_register_bank_output_0[20]
debug_register_bank_output_0[21] <= datapath:datapath_0.debug_register_bank_output_0[21]
debug_register_bank_output_0[22] <= datapath:datapath_0.debug_register_bank_output_0[22]
debug_register_bank_output_0[23] <= datapath:datapath_0.debug_register_bank_output_0[23]
debug_register_bank_output_0[24] <= datapath:datapath_0.debug_register_bank_output_0[24]
debug_register_bank_output_0[25] <= datapath:datapath_0.debug_register_bank_output_0[25]
debug_register_bank_output_0[26] <= datapath:datapath_0.debug_register_bank_output_0[26]
debug_register_bank_output_0[27] <= datapath:datapath_0.debug_register_bank_output_0[27]
debug_register_bank_output_0[28] <= datapath:datapath_0.debug_register_bank_output_0[28]
debug_register_bank_output_0[29] <= datapath:datapath_0.debug_register_bank_output_0[29]
debug_register_bank_output_0[30] <= datapath:datapath_0.debug_register_bank_output_0[30]
debug_register_bank_output_0[31] <= datapath:datapath_0.debug_register_bank_output_0[31]
debug_register_bank_output_1[0] <= datapath:datapath_0.debug_register_bank_output_1[0]
debug_register_bank_output_1[1] <= datapath:datapath_0.debug_register_bank_output_1[1]
debug_register_bank_output_1[2] <= datapath:datapath_0.debug_register_bank_output_1[2]
debug_register_bank_output_1[3] <= datapath:datapath_0.debug_register_bank_output_1[3]
debug_register_bank_output_1[4] <= datapath:datapath_0.debug_register_bank_output_1[4]
debug_register_bank_output_1[5] <= datapath:datapath_0.debug_register_bank_output_1[5]
debug_register_bank_output_1[6] <= datapath:datapath_0.debug_register_bank_output_1[6]
debug_register_bank_output_1[7] <= datapath:datapath_0.debug_register_bank_output_1[7]
debug_register_bank_output_1[8] <= datapath:datapath_0.debug_register_bank_output_1[8]
debug_register_bank_output_1[9] <= datapath:datapath_0.debug_register_bank_output_1[9]
debug_register_bank_output_1[10] <= datapath:datapath_0.debug_register_bank_output_1[10]
debug_register_bank_output_1[11] <= datapath:datapath_0.debug_register_bank_output_1[11]
debug_register_bank_output_1[12] <= datapath:datapath_0.debug_register_bank_output_1[12]
debug_register_bank_output_1[13] <= datapath:datapath_0.debug_register_bank_output_1[13]
debug_register_bank_output_1[14] <= datapath:datapath_0.debug_register_bank_output_1[14]
debug_register_bank_output_1[15] <= datapath:datapath_0.debug_register_bank_output_1[15]
debug_register_bank_output_1[16] <= datapath:datapath_0.debug_register_bank_output_1[16]
debug_register_bank_output_1[17] <= datapath:datapath_0.debug_register_bank_output_1[17]
debug_register_bank_output_1[18] <= datapath:datapath_0.debug_register_bank_output_1[18]
debug_register_bank_output_1[19] <= datapath:datapath_0.debug_register_bank_output_1[19]
debug_register_bank_output_1[20] <= datapath:datapath_0.debug_register_bank_output_1[20]
debug_register_bank_output_1[21] <= datapath:datapath_0.debug_register_bank_output_1[21]
debug_register_bank_output_1[22] <= datapath:datapath_0.debug_register_bank_output_1[22]
debug_register_bank_output_1[23] <= datapath:datapath_0.debug_register_bank_output_1[23]
debug_register_bank_output_1[24] <= datapath:datapath_0.debug_register_bank_output_1[24]
debug_register_bank_output_1[25] <= datapath:datapath_0.debug_register_bank_output_1[25]
debug_register_bank_output_1[26] <= datapath:datapath_0.debug_register_bank_output_1[26]
debug_register_bank_output_1[27] <= datapath:datapath_0.debug_register_bank_output_1[27]
debug_register_bank_output_1[28] <= datapath:datapath_0.debug_register_bank_output_1[28]
debug_register_bank_output_1[29] <= datapath:datapath_0.debug_register_bank_output_1[29]
debug_register_bank_output_1[30] <= datapath:datapath_0.debug_register_bank_output_1[30]
debug_register_bank_output_1[31] <= datapath:datapath_0.debug_register_bank_output_1[31]
debug_register_bank_output_0_ID_EX[0] <= datapath:datapath_0.debug_register_bank_output_0_ID_EX[0]
debug_register_bank_output_0_ID_EX[1] <= datapath:datapath_0.debug_register_bank_output_0_ID_EX[1]
debug_register_bank_output_0_ID_EX[2] <= datapath:datapath_0.debug_register_bank_output_0_ID_EX[2]
debug_register_bank_output_0_ID_EX[3] <= datapath:datapath_0.debug_register_bank_output_0_ID_EX[3]
debug_register_bank_output_0_ID_EX[4] <= datapath:datapath_0.debug_register_bank_output_0_ID_EX[4]
debug_register_bank_output_0_ID_EX[5] <= datapath:datapath_0.debug_register_bank_output_0_ID_EX[5]
debug_register_bank_output_0_ID_EX[6] <= datapath:datapath_0.debug_register_bank_output_0_ID_EX[6]
debug_register_bank_output_0_ID_EX[7] <= datapath:datapath_0.debug_register_bank_output_0_ID_EX[7]
debug_register_bank_output_0_ID_EX[8] <= datapath:datapath_0.debug_register_bank_output_0_ID_EX[8]
debug_register_bank_output_0_ID_EX[9] <= datapath:datapath_0.debug_register_bank_output_0_ID_EX[9]
debug_register_bank_output_0_ID_EX[10] <= datapath:datapath_0.debug_register_bank_output_0_ID_EX[10]
debug_register_bank_output_0_ID_EX[11] <= datapath:datapath_0.debug_register_bank_output_0_ID_EX[11]
debug_register_bank_output_0_ID_EX[12] <= datapath:datapath_0.debug_register_bank_output_0_ID_EX[12]
debug_register_bank_output_0_ID_EX[13] <= datapath:datapath_0.debug_register_bank_output_0_ID_EX[13]
debug_register_bank_output_0_ID_EX[14] <= datapath:datapath_0.debug_register_bank_output_0_ID_EX[14]
debug_register_bank_output_0_ID_EX[15] <= datapath:datapath_0.debug_register_bank_output_0_ID_EX[15]
debug_register_bank_output_0_ID_EX[16] <= datapath:datapath_0.debug_register_bank_output_0_ID_EX[16]
debug_register_bank_output_0_ID_EX[17] <= datapath:datapath_0.debug_register_bank_output_0_ID_EX[17]
debug_register_bank_output_0_ID_EX[18] <= datapath:datapath_0.debug_register_bank_output_0_ID_EX[18]
debug_register_bank_output_0_ID_EX[19] <= datapath:datapath_0.debug_register_bank_output_0_ID_EX[19]
debug_register_bank_output_0_ID_EX[20] <= datapath:datapath_0.debug_register_bank_output_0_ID_EX[20]
debug_register_bank_output_0_ID_EX[21] <= datapath:datapath_0.debug_register_bank_output_0_ID_EX[21]
debug_register_bank_output_0_ID_EX[22] <= datapath:datapath_0.debug_register_bank_output_0_ID_EX[22]
debug_register_bank_output_0_ID_EX[23] <= datapath:datapath_0.debug_register_bank_output_0_ID_EX[23]
debug_register_bank_output_0_ID_EX[24] <= datapath:datapath_0.debug_register_bank_output_0_ID_EX[24]
debug_register_bank_output_0_ID_EX[25] <= datapath:datapath_0.debug_register_bank_output_0_ID_EX[25]
debug_register_bank_output_0_ID_EX[26] <= datapath:datapath_0.debug_register_bank_output_0_ID_EX[26]
debug_register_bank_output_0_ID_EX[27] <= datapath:datapath_0.debug_register_bank_output_0_ID_EX[27]
debug_register_bank_output_0_ID_EX[28] <= datapath:datapath_0.debug_register_bank_output_0_ID_EX[28]
debug_register_bank_output_0_ID_EX[29] <= datapath:datapath_0.debug_register_bank_output_0_ID_EX[29]
debug_register_bank_output_0_ID_EX[30] <= datapath:datapath_0.debug_register_bank_output_0_ID_EX[30]
debug_register_bank_output_0_ID_EX[31] <= datapath:datapath_0.debug_register_bank_output_0_ID_EX[31]
debug_register_bank_output_1_ID_EX[0] <= datapath:datapath_0.debug_register_bank_output_1_ID_EX[0]
debug_register_bank_output_1_ID_EX[1] <= datapath:datapath_0.debug_register_bank_output_1_ID_EX[1]
debug_register_bank_output_1_ID_EX[2] <= datapath:datapath_0.debug_register_bank_output_1_ID_EX[2]
debug_register_bank_output_1_ID_EX[3] <= datapath:datapath_0.debug_register_bank_output_1_ID_EX[3]
debug_register_bank_output_1_ID_EX[4] <= datapath:datapath_0.debug_register_bank_output_1_ID_EX[4]
debug_register_bank_output_1_ID_EX[5] <= datapath:datapath_0.debug_register_bank_output_1_ID_EX[5]
debug_register_bank_output_1_ID_EX[6] <= datapath:datapath_0.debug_register_bank_output_1_ID_EX[6]
debug_register_bank_output_1_ID_EX[7] <= datapath:datapath_0.debug_register_bank_output_1_ID_EX[7]
debug_register_bank_output_1_ID_EX[8] <= datapath:datapath_0.debug_register_bank_output_1_ID_EX[8]
debug_register_bank_output_1_ID_EX[9] <= datapath:datapath_0.debug_register_bank_output_1_ID_EX[9]
debug_register_bank_output_1_ID_EX[10] <= datapath:datapath_0.debug_register_bank_output_1_ID_EX[10]
debug_register_bank_output_1_ID_EX[11] <= datapath:datapath_0.debug_register_bank_output_1_ID_EX[11]
debug_register_bank_output_1_ID_EX[12] <= datapath:datapath_0.debug_register_bank_output_1_ID_EX[12]
debug_register_bank_output_1_ID_EX[13] <= datapath:datapath_0.debug_register_bank_output_1_ID_EX[13]
debug_register_bank_output_1_ID_EX[14] <= datapath:datapath_0.debug_register_bank_output_1_ID_EX[14]
debug_register_bank_output_1_ID_EX[15] <= datapath:datapath_0.debug_register_bank_output_1_ID_EX[15]
debug_register_bank_output_1_ID_EX[16] <= datapath:datapath_0.debug_register_bank_output_1_ID_EX[16]
debug_register_bank_output_1_ID_EX[17] <= datapath:datapath_0.debug_register_bank_output_1_ID_EX[17]
debug_register_bank_output_1_ID_EX[18] <= datapath:datapath_0.debug_register_bank_output_1_ID_EX[18]
debug_register_bank_output_1_ID_EX[19] <= datapath:datapath_0.debug_register_bank_output_1_ID_EX[19]
debug_register_bank_output_1_ID_EX[20] <= datapath:datapath_0.debug_register_bank_output_1_ID_EX[20]
debug_register_bank_output_1_ID_EX[21] <= datapath:datapath_0.debug_register_bank_output_1_ID_EX[21]
debug_register_bank_output_1_ID_EX[22] <= datapath:datapath_0.debug_register_bank_output_1_ID_EX[22]
debug_register_bank_output_1_ID_EX[23] <= datapath:datapath_0.debug_register_bank_output_1_ID_EX[23]
debug_register_bank_output_1_ID_EX[24] <= datapath:datapath_0.debug_register_bank_output_1_ID_EX[24]
debug_register_bank_output_1_ID_EX[25] <= datapath:datapath_0.debug_register_bank_output_1_ID_EX[25]
debug_register_bank_output_1_ID_EX[26] <= datapath:datapath_0.debug_register_bank_output_1_ID_EX[26]
debug_register_bank_output_1_ID_EX[27] <= datapath:datapath_0.debug_register_bank_output_1_ID_EX[27]
debug_register_bank_output_1_ID_EX[28] <= datapath:datapath_0.debug_register_bank_output_1_ID_EX[28]
debug_register_bank_output_1_ID_EX[29] <= datapath:datapath_0.debug_register_bank_output_1_ID_EX[29]
debug_register_bank_output_1_ID_EX[30] <= datapath:datapath_0.debug_register_bank_output_1_ID_EX[30]
debug_register_bank_output_1_ID_EX[31] <= datapath:datapath_0.debug_register_bank_output_1_ID_EX[31]
debug_instruction_address[0] <= datapath:datapath_0.debug_instruction_address[0]
debug_instruction_address[1] <= datapath:datapath_0.debug_instruction_address[1]
debug_instruction_address[2] <= datapath:datapath_0.debug_instruction_address[2]
debug_instruction_address[3] <= datapath:datapath_0.debug_instruction_address[3]
debug_instruction_address[4] <= datapath:datapath_0.debug_instruction_address[4]
debug_instruction_address[5] <= datapath:datapath_0.debug_instruction_address[5]
debug_instruction_address[6] <= datapath:datapath_0.debug_instruction_address[6]
debug_instruction_address[7] <= datapath:datapath_0.debug_instruction_address[7]
debug_instruction_address[8] <= datapath:datapath_0.debug_instruction_address[8]
debug_instruction_address[9] <= datapath:datapath_0.debug_instruction_address[9]
debug_instruction_address[10] <= datapath:datapath_0.debug_instruction_address[10]
debug_instruction_address[11] <= datapath:datapath_0.debug_instruction_address[11]
debug_instruction_address[12] <= datapath:datapath_0.debug_instruction_address[12]
debug_instruction_address[13] <= datapath:datapath_0.debug_instruction_address[13]
debug_instruction_address[14] <= datapath:datapath_0.debug_instruction_address[14]
debug_instruction_address[15] <= datapath:datapath_0.debug_instruction_address[15]
debug_instruction_address[16] <= datapath:datapath_0.debug_instruction_address[16]
debug_instruction_address[17] <= datapath:datapath_0.debug_instruction_address[17]
debug_instruction_address[18] <= datapath:datapath_0.debug_instruction_address[18]
debug_instruction_address[19] <= datapath:datapath_0.debug_instruction_address[19]
debug_instruction_address[20] <= datapath:datapath_0.debug_instruction_address[20]
debug_instruction_address[21] <= datapath:datapath_0.debug_instruction_address[21]
debug_instruction_address[22] <= datapath:datapath_0.debug_instruction_address[22]
debug_instruction_address[23] <= datapath:datapath_0.debug_instruction_address[23]
debug_instruction_address[24] <= datapath:datapath_0.debug_instruction_address[24]
debug_instruction_address[25] <= datapath:datapath_0.debug_instruction_address[25]
debug_instruction_address[26] <= datapath:datapath_0.debug_instruction_address[26]
debug_instruction_address[27] <= datapath:datapath_0.debug_instruction_address[27]
debug_instruction_address[28] <= datapath:datapath_0.debug_instruction_address[28]
debug_instruction_address[29] <= datapath:datapath_0.debug_instruction_address[29]
debug_instruction_address[30] <= datapath:datapath_0.debug_instruction_address[30]
debug_instruction_address[31] <= datapath:datapath_0.debug_instruction_address[31]
debug_instruction[0] <= datapath:datapath_0.debug_instruction[0]
debug_instruction[1] <= datapath:datapath_0.debug_instruction[1]
debug_instruction[2] <= datapath:datapath_0.debug_instruction[2]
debug_instruction[3] <= datapath:datapath_0.debug_instruction[3]
debug_instruction[4] <= datapath:datapath_0.debug_instruction[4]
debug_instruction[5] <= datapath:datapath_0.debug_instruction[5]
debug_instruction[6] <= datapath:datapath_0.debug_instruction[6]
debug_instruction[7] <= datapath:datapath_0.debug_instruction[7]
debug_instruction[8] <= datapath:datapath_0.debug_instruction[8]
debug_instruction[9] <= datapath:datapath_0.debug_instruction[9]
debug_instruction[10] <= datapath:datapath_0.debug_instruction[10]
debug_instruction[11] <= datapath:datapath_0.debug_instruction[11]
debug_instruction[12] <= datapath:datapath_0.debug_instruction[12]
debug_instruction[13] <= datapath:datapath_0.debug_instruction[13]
debug_instruction[14] <= datapath:datapath_0.debug_instruction[14]
debug_instruction[15] <= datapath:datapath_0.debug_instruction[15]
debug_instruction[16] <= datapath:datapath_0.debug_instruction[16]
debug_instruction[17] <= datapath:datapath_0.debug_instruction[17]
debug_instruction[18] <= datapath:datapath_0.debug_instruction[18]
debug_instruction[19] <= datapath:datapath_0.debug_instruction[19]
debug_instruction[20] <= datapath:datapath_0.debug_instruction[20]
debug_instruction[21] <= datapath:datapath_0.debug_instruction[21]
debug_instruction[22] <= datapath:datapath_0.debug_instruction[22]
debug_instruction[23] <= datapath:datapath_0.debug_instruction[23]
debug_instruction[24] <= datapath:datapath_0.debug_instruction[24]
debug_instruction[25] <= datapath:datapath_0.debug_instruction[25]
debug_instruction[26] <= datapath:datapath_0.debug_instruction[26]
debug_instruction[27] <= datapath:datapath_0.debug_instruction[27]
debug_instruction[28] <= datapath:datapath_0.debug_instruction[28]
debug_instruction[29] <= datapath:datapath_0.debug_instruction[29]
debug_instruction[30] <= datapath:datapath_0.debug_instruction[30]
debug_instruction[31] <= datapath:datapath_0.debug_instruction[31]


|fpga_riscv32_minimal|controller:controller_0
clock => ~NO_FANOUT~
reset => ~NO_FANOUT~
instruction[0] => Equal0.IN1
instruction[1] => Equal0.IN0
instruction[2] => Mux58.IN10
instruction[2] => Mux59.IN10
instruction[2] => Mux60.IN10
instruction[2] => Mux61.IN10
instruction[2] => Mux62.IN10
instruction[2] => Mux63.IN10
instruction[2] => Mux64.IN10
instruction[2] => Mux65.IN10
instruction[2] => Mux66.IN10
instruction[2] => Mux79.IN10
instruction[2] => Mux80.IN10
instruction[2] => Mux81.IN10
instruction[2] => Mux82.IN10
instruction[3] => Mux58.IN9
instruction[3] => Mux59.IN9
instruction[3] => Mux60.IN9
instruction[3] => Mux61.IN9
instruction[3] => Mux62.IN9
instruction[3] => Mux63.IN9
instruction[3] => Mux64.IN9
instruction[3] => Mux65.IN9
instruction[3] => Mux66.IN9
instruction[3] => Mux79.IN9
instruction[3] => Mux80.IN9
instruction[3] => Mux81.IN9
instruction[3] => Mux82.IN9
instruction[4] => Mux58.IN8
instruction[4] => Mux59.IN8
instruction[4] => Mux60.IN8
instruction[4] => Mux61.IN8
instruction[4] => Mux62.IN8
instruction[4] => Mux63.IN8
instruction[4] => Mux64.IN8
instruction[4] => Mux65.IN8
instruction[4] => Mux66.IN8
instruction[4] => Mux79.IN8
instruction[4] => Mux80.IN8
instruction[4] => Mux81.IN8
instruction[4] => Mux82.IN8
instruction[5] => Mux10.IN5
instruction[5] => Mux11.IN5
instruction[5] => Mux23.IN5
instruction[5] => Mux24.IN5
instruction[5] => Mux42.IN5
instruction[5] => Mux43.IN5
instruction[5] => Mux44.IN5
instruction[5] => Mux45.IN5
instruction[5] => Mux54.IN5
instruction[5] => Mux55.IN5
instruction[6] => Mux10.IN4
instruction[6] => Mux11.IN4
instruction[6] => Mux23.IN4
instruction[6] => Mux24.IN4
instruction[6] => Mux42.IN4
instruction[6] => Mux43.IN4
instruction[6] => Mux44.IN4
instruction[6] => Mux45.IN4
instruction[6] => Mux54.IN4
instruction[6] => Mux55.IN4
instruction[6] => Mux58.IN7
instruction[6] => Selector29.IN11
instruction[7] => Selector27.IN9
instruction[7] => Selector30.IN11
instruction[7] => Selector52.IN11
instruction[7] => Selector78.IN3
instruction[8] => Selector29.IN10
instruction[8] => Selector31.IN11
instruction[8] => Selector79.IN3
instruction[9] => Selector30.IN10
instruction[9] => Selector32.IN11
instruction[9] => Selector80.IN3
instruction[10] => Selector31.IN10
instruction[10] => Selector35.IN9
instruction[10] => Selector81.IN3
instruction[11] => Selector32.IN10
instruction[11] => Selector37.IN9
instruction[11] => Selector82.IN3
instruction[12] => Mux28.IN10
instruction[12] => Mux29.IN10
instruction[12] => Mux30.IN10
instruction[12] => Mux31.IN10
instruction[12] => Selector0.IN3
instruction[12] => Selector14.IN3
instruction[12] => Selector19.IN3
instruction[12] => Selector51.IN11
instruction[13] => Mux28.IN9
instruction[13] => Mux29.IN9
instruction[13] => Mux30.IN9
instruction[13] => Mux31.IN9
instruction[13] => Selector9.IN3
instruction[13] => Selector15.IN3
instruction[13] => Selector20.IN3
instruction[13] => Selector52.IN10
instruction[14] => Mux28.IN8
instruction[14] => Mux29.IN8
instruction[14] => Mux30.IN8
instruction[14] => Mux31.IN8
instruction[14] => Selector10.IN3
instruction[14] => Selector16.IN3
instruction[14] => Selector21.IN3
instruction[14] => Selector54.IN9
instruction[15] => Selector56.IN9
instruction[15] => Selector92.IN3
instruction[16] => Selector57.IN9
instruction[16] => Selector93.IN3
instruction[17] => Selector58.IN9
instruction[17] => Selector94.IN3
instruction[18] => Selector59.IN9
instruction[18] => Selector95.IN3
instruction[19] => Selector60.IN9
instruction[19] => Selector96.IN3
instruction[20] => Selector27.IN7
instruction[20] => Selector27.IN8
instruction[20] => Selector49.IN11
instruction[20] => Selector62.IN9
instruction[20] => Selector86.IN3
instruction[21] => Selector29.IN8
instruction[21] => Selector29.IN9
instruction[21] => Selector63.IN9
instruction[21] => Selector87.IN3
instruction[22] => Selector30.IN8
instruction[22] => Selector30.IN9
instruction[22] => Selector64.IN9
instruction[22] => Selector88.IN3
instruction[23] => Selector31.IN8
instruction[23] => Selector31.IN9
instruction[23] => Selector65.IN9
instruction[23] => Selector89.IN3
instruction[24] => Selector32.IN8
instruction[24] => Selector32.IN9
instruction[24] => Selector66.IN9
instruction[24] => Selector90.IN3
instruction[25] => Selector35.IN8
instruction[25] => Selector39.IN9
instruction[25] => Selector67.IN9
instruction[25] => Selector34.IN3
instruction[26] => Selector37.IN8
instruction[26] => Selector41.IN9
instruction[26] => Selector68.IN9
instruction[26] => Selector36.IN3
instruction[27] => Selector39.IN8
instruction[27] => Selector43.IN9
instruction[27] => Selector69.IN9
instruction[27] => Selector38.IN3
instruction[28] => Selector41.IN8
instruction[28] => Selector45.IN9
instruction[28] => Selector70.IN9
instruction[28] => Selector40.IN3
instruction[29] => Selector43.IN8
instruction[29] => Selector49.IN10
instruction[29] => Selector71.IN9
instruction[29] => Selector42.IN3
instruction[30] => Selector23.IN3
instruction[30] => Selector25.IN7
instruction[30] => Selector45.IN8
instruction[30] => Selector51.IN10
instruction[30] => Selector72.IN9
instruction[30] => Selector44.IN3
instruction[31] => Selector49.IN9
instruction[31] => Selector51.IN9
instruction[31] => Selector52.IN9
instruction[31] => Selector54.IN8
instruction[31] => Selector56.IN8
instruction[31] => Selector57.IN8
instruction[31] => Selector58.IN8
instruction[31] => Selector59.IN8
instruction[31] => Selector60.IN8
instruction[31] => Selector62.IN8
instruction[31] => Selector63.IN8
instruction[31] => Selector64.IN8
instruction[31] => Selector65.IN8
instruction[31] => Selector66.IN8
instruction[31] => Selector67.IN8
instruction[31] => Selector68.IN8
instruction[31] => Selector69.IN8
instruction[31] => Selector70.IN8
instruction[31] => Selector71.IN8
instruction[31] => Selector72.IN8
instruction[31] => Selector76.IN7
instruction[31] => Selector47.IN3
instruction[31] => Selector74.IN3
r1_reg_idx[0] <= internal_r1_reg_idx[0].DB_MAX_OUTPUT_PORT_TYPE
r1_reg_idx[1] <= internal_r1_reg_idx[1].DB_MAX_OUTPUT_PORT_TYPE
r1_reg_idx[2] <= internal_r1_reg_idx[2].DB_MAX_OUTPUT_PORT_TYPE
r1_reg_idx[3] <= internal_r1_reg_idx[3].DB_MAX_OUTPUT_PORT_TYPE
r1_reg_idx[4] <= internal_r1_reg_idx[4].DB_MAX_OUTPUT_PORT_TYPE
r2_reg_idx[0] <= internal_r2_reg_idx[0].DB_MAX_OUTPUT_PORT_TYPE
r2_reg_idx[1] <= internal_r2_reg_idx[1].DB_MAX_OUTPUT_PORT_TYPE
r2_reg_idx[2] <= internal_r2_reg_idx[2].DB_MAX_OUTPUT_PORT_TYPE
r2_reg_idx[3] <= internal_r2_reg_idx[3].DB_MAX_OUTPUT_PORT_TYPE
r2_reg_idx[4] <= internal_r2_reg_idx[4].DB_MAX_OUTPUT_PORT_TYPE
reg_file_write <= internal_reg_file_write.DB_MAX_OUTPUT_PORT_TYPE
wr_reg_idx[0] <= internal_wr_reg_idx[0].DB_MAX_OUTPUT_PORT_TYPE
wr_reg_idx[1] <= internal_wr_reg_idx[1].DB_MAX_OUTPUT_PORT_TYPE
wr_reg_idx[2] <= internal_wr_reg_idx[2].DB_MAX_OUTPUT_PORT_TYPE
wr_reg_idx[3] <= internal_wr_reg_idx[3].DB_MAX_OUTPUT_PORT_TYPE
wr_reg_idx[4] <= internal_wr_reg_idx[4].DB_MAX_OUTPUT_PORT_TYPE
immediate[0] <= internal_immediate[0].DB_MAX_OUTPUT_PORT_TYPE
immediate[1] <= internal_immediate[1].DB_MAX_OUTPUT_PORT_TYPE
immediate[2] <= internal_immediate[2].DB_MAX_OUTPUT_PORT_TYPE
immediate[3] <= internal_immediate[3].DB_MAX_OUTPUT_PORT_TYPE
immediate[4] <= internal_immediate[4].DB_MAX_OUTPUT_PORT_TYPE
immediate[5] <= internal_immediate[5].DB_MAX_OUTPUT_PORT_TYPE
immediate[6] <= internal_immediate[6].DB_MAX_OUTPUT_PORT_TYPE
immediate[7] <= internal_immediate[7].DB_MAX_OUTPUT_PORT_TYPE
immediate[8] <= internal_immediate[8].DB_MAX_OUTPUT_PORT_TYPE
immediate[9] <= internal_immediate[9].DB_MAX_OUTPUT_PORT_TYPE
immediate[10] <= internal_immediate[10].DB_MAX_OUTPUT_PORT_TYPE
immediate[11] <= internal_immediate[11].DB_MAX_OUTPUT_PORT_TYPE
immediate[12] <= internal_immediate[12].DB_MAX_OUTPUT_PORT_TYPE
immediate[13] <= internal_immediate[13].DB_MAX_OUTPUT_PORT_TYPE
immediate[14] <= internal_immediate[14].DB_MAX_OUTPUT_PORT_TYPE
immediate[15] <= internal_immediate[15].DB_MAX_OUTPUT_PORT_TYPE
immediate[16] <= internal_immediate[16].DB_MAX_OUTPUT_PORT_TYPE
immediate[17] <= internal_immediate[17].DB_MAX_OUTPUT_PORT_TYPE
immediate[18] <= internal_immediate[18].DB_MAX_OUTPUT_PORT_TYPE
immediate[19] <= internal_immediate[19].DB_MAX_OUTPUT_PORT_TYPE
immediate[20] <= internal_immediate[20].DB_MAX_OUTPUT_PORT_TYPE
immediate[21] <= internal_immediate[21].DB_MAX_OUTPUT_PORT_TYPE
immediate[22] <= internal_immediate[22].DB_MAX_OUTPUT_PORT_TYPE
immediate[23] <= internal_immediate[23].DB_MAX_OUTPUT_PORT_TYPE
immediate[24] <= internal_immediate[24].DB_MAX_OUTPUT_PORT_TYPE
immediate[25] <= internal_immediate[25].DB_MAX_OUTPUT_PORT_TYPE
immediate[26] <= internal_immediate[26].DB_MAX_OUTPUT_PORT_TYPE
immediate[27] <= internal_immediate[27].DB_MAX_OUTPUT_PORT_TYPE
immediate[28] <= internal_immediate[28].DB_MAX_OUTPUT_PORT_TYPE
immediate[29] <= internal_immediate[29].DB_MAX_OUTPUT_PORT_TYPE
immediate[30] <= internal_immediate[30].DB_MAX_OUTPUT_PORT_TYPE
immediate[31] <= internal_immediate[31].DB_MAX_OUTPUT_PORT_TYPE
ALU_operation[0] <= internal_ALU_operation[0].DB_MAX_OUTPUT_PORT_TYPE
ALU_operation[1] <= internal_ALU_operation[1].DB_MAX_OUTPUT_PORT_TYPE
ALU_operation[2] <= internal_ALU_operation[2].DB_MAX_OUTPUT_PORT_TYPE
ALU_operation[3] <= internal_ALU_operation[3].DB_MAX_OUTPUT_PORT_TYPE
ALU_branch <= internal_ALU_branch.DB_MAX_OUTPUT_PORT_TYPE
ALU_branch_control[0] <= internal_ALU_branch_control[0].DB_MAX_OUTPUT_PORT_TYPE
ALU_branch_control[1] <= internal_ALU_branch_control[1].DB_MAX_OUTPUT_PORT_TYPE
ALU_branch_control[2] <= internal_ALU_branch_control[2].DB_MAX_OUTPUT_PORT_TYPE
JTU_mux_sel <= internal_JTU_mux_sel.DB_MAX_OUTPUT_PORT_TYPE
data_format[0] <= internal_data_format[0].DB_MAX_OUTPUT_PORT_TYPE
data_format[1] <= internal_data_format[1].DB_MAX_OUTPUT_PORT_TYPE
data_format[2] <= internal_data_format[2].DB_MAX_OUTPUT_PORT_TYPE
datamem_write <= internal_datamem_write.DB_MAX_OUTPUT_PORT_TYPE
jump_flag <= internal_jump_flag.DB_MAX_OUTPUT_PORT_TYPE
mux0_sel[0] <= internal_mux0_sel[0].DB_MAX_OUTPUT_PORT_TYPE
mux0_sel[1] <= internal_mux0_sel[1].DB_MAX_OUTPUT_PORT_TYPE
mux1_sel <= internal_mux1_sel.DB_MAX_OUTPUT_PORT_TYPE


|fpga_riscv32_minimal|datapath:datapath_0
clock => pc:program_counter.clock
clock => instmem:instruction_memory.clock
clock => ifid_register:IF_ID_PLR.clock
clock => register_bank:register_bank_0.clock
clock => idex_register:ID_EX_PLR.clock
clock => exmem_pipeline:EX_MEM_PLR.clock
clock => hazard_control_unit:FLUSH.clock
clock => datamem_interface:datamem_module_0.clock
clock => memwb_pipeline:MEM_WB_PLR.clock
reset => comb.IN1
reset => comb.IN1
reset => pc:program_counter.clear
reset => register_bank:register_bank_0.clear
reset => exmem_pipeline:EX_MEM_PLR.clear
reset => hazard_control_unit:FLUSH.clear
reset => datamem_interface:datamem_module_0.clear
reset => memwb_pipeline:MEM_WB_PLR.clear
rs1_reg_idx[0] => register_bank:register_bank_0.r1_reg_in[0]
rs1_reg_idx[0] => idex_register:ID_EX_PLR.register_file_read_address_0_in[0]
rs1_reg_idx[1] => register_bank:register_bank_0.r1_reg_in[1]
rs1_reg_idx[1] => idex_register:ID_EX_PLR.register_file_read_address_0_in[1]
rs1_reg_idx[2] => register_bank:register_bank_0.r1_reg_in[2]
rs1_reg_idx[2] => idex_register:ID_EX_PLR.register_file_read_address_0_in[2]
rs1_reg_idx[3] => register_bank:register_bank_0.r1_reg_in[3]
rs1_reg_idx[3] => idex_register:ID_EX_PLR.register_file_read_address_0_in[3]
rs1_reg_idx[4] => register_bank:register_bank_0.r1_reg_in[4]
rs1_reg_idx[4] => idex_register:ID_EX_PLR.register_file_read_address_0_in[4]
rs2_reg_idx[0] => register_bank:register_bank_0.r2_reg_in[0]
rs2_reg_idx[0] => idex_register:ID_EX_PLR.register_file_read_address_1_in[0]
rs2_reg_idx[1] => register_bank:register_bank_0.r2_reg_in[1]
rs2_reg_idx[1] => idex_register:ID_EX_PLR.register_file_read_address_1_in[1]
rs2_reg_idx[2] => register_bank:register_bank_0.r2_reg_in[2]
rs2_reg_idx[2] => idex_register:ID_EX_PLR.register_file_read_address_1_in[2]
rs2_reg_idx[3] => register_bank:register_bank_0.r2_reg_in[3]
rs2_reg_idx[3] => idex_register:ID_EX_PLR.register_file_read_address_1_in[3]
rs2_reg_idx[4] => register_bank:register_bank_0.r2_reg_in[4]
rs2_reg_idx[4] => idex_register:ID_EX_PLR.register_file_read_address_1_in[4]
wr_data => idex_register:ID_EX_PLR.reg_file_write_in
wr_reg_idx[0] => idex_register:ID_EX_PLR.reg_file_write_address_in[0]
wr_reg_idx[1] => idex_register:ID_EX_PLR.reg_file_write_address_in[1]
wr_reg_idx[2] => idex_register:ID_EX_PLR.reg_file_write_address_in[2]
wr_reg_idx[3] => idex_register:ID_EX_PLR.reg_file_write_address_in[3]
wr_reg_idx[4] => idex_register:ID_EX_PLR.reg_file_write_address_in[4]
immediate[0] => idex_register:ID_EX_PLR.immediate_in[0]
immediate[1] => idex_register:ID_EX_PLR.immediate_in[1]
immediate[2] => idex_register:ID_EX_PLR.immediate_in[2]
immediate[3] => idex_register:ID_EX_PLR.immediate_in[3]
immediate[4] => idex_register:ID_EX_PLR.immediate_in[4]
immediate[5] => idex_register:ID_EX_PLR.immediate_in[5]
immediate[6] => idex_register:ID_EX_PLR.immediate_in[6]
immediate[7] => idex_register:ID_EX_PLR.immediate_in[7]
immediate[8] => idex_register:ID_EX_PLR.immediate_in[8]
immediate[9] => idex_register:ID_EX_PLR.immediate_in[9]
immediate[10] => idex_register:ID_EX_PLR.immediate_in[10]
immediate[11] => idex_register:ID_EX_PLR.immediate_in[11]
immediate[12] => idex_register:ID_EX_PLR.immediate_in[12]
immediate[13] => idex_register:ID_EX_PLR.immediate_in[13]
immediate[14] => idex_register:ID_EX_PLR.immediate_in[14]
immediate[15] => idex_register:ID_EX_PLR.immediate_in[15]
immediate[16] => idex_register:ID_EX_PLR.immediate_in[16]
immediate[17] => idex_register:ID_EX_PLR.immediate_in[17]
immediate[18] => idex_register:ID_EX_PLR.immediate_in[18]
immediate[19] => idex_register:ID_EX_PLR.immediate_in[19]
immediate[20] => idex_register:ID_EX_PLR.immediate_in[20]
immediate[21] => idex_register:ID_EX_PLR.immediate_in[21]
immediate[22] => idex_register:ID_EX_PLR.immediate_in[22]
immediate[23] => idex_register:ID_EX_PLR.immediate_in[23]
immediate[24] => idex_register:ID_EX_PLR.immediate_in[24]
immediate[25] => idex_register:ID_EX_PLR.immediate_in[25]
immediate[26] => idex_register:ID_EX_PLR.immediate_in[26]
immediate[27] => idex_register:ID_EX_PLR.immediate_in[27]
immediate[28] => idex_register:ID_EX_PLR.immediate_in[28]
immediate[29] => idex_register:ID_EX_PLR.immediate_in[29]
immediate[30] => idex_register:ID_EX_PLR.immediate_in[30]
immediate[31] => idex_register:ID_EX_PLR.immediate_in[31]
alu_operation[0] => idex_register:ID_EX_PLR.ALU_operation_in[0]
alu_operation[1] => idex_register:ID_EX_PLR.ALU_operation_in[1]
alu_operation[2] => idex_register:ID_EX_PLR.ALU_operation_in[2]
alu_operation[3] => idex_register:ID_EX_PLR.ALU_operation_in[3]
alu_branch => idex_register:ID_EX_PLR.ALU_branch_in
alu_branch_control[0] => idex_register:ID_EX_PLR.ALU_branch_control_in[0]
alu_branch_control[1] => idex_register:ID_EX_PLR.ALU_branch_control_in[1]
alu_branch_control[2] => idex_register:ID_EX_PLR.ALU_branch_control_in[2]
JTU_mux_sel => idex_register:ID_EX_PLR.JTU_mux_sel_in
data_format[0] => idex_register:ID_EX_PLR.data_format_in[0]
data_format[1] => idex_register:ID_EX_PLR.data_format_in[1]
data_format[2] => idex_register:ID_EX_PLR.data_format_in[2]
datamem_write => idex_register:ID_EX_PLR.datamem_write_in
jump_flag => idex_register:ID_EX_PLR.jump_flag_in
mux0_sel[0] => idex_register:ID_EX_PLR.mux0_sel_in[0]
mux0_sel[1] => idex_register:ID_EX_PLR.mux0_sel_in[1]
mux1_sel => idex_register:ID_EX_PLR.mux1_sel_in
instruction[0] <= ifid_register:IF_ID_PLR.instruction_data_out[0]
instruction[1] <= ifid_register:IF_ID_PLR.instruction_data_out[1]
instruction[2] <= ifid_register:IF_ID_PLR.instruction_data_out[2]
instruction[3] <= ifid_register:IF_ID_PLR.instruction_data_out[3]
instruction[4] <= ifid_register:IF_ID_PLR.instruction_data_out[4]
instruction[5] <= ifid_register:IF_ID_PLR.instruction_data_out[5]
instruction[6] <= ifid_register:IF_ID_PLR.instruction_data_out[6]
instruction[7] <= ifid_register:IF_ID_PLR.instruction_data_out[7]
instruction[8] <= ifid_register:IF_ID_PLR.instruction_data_out[8]
instruction[9] <= ifid_register:IF_ID_PLR.instruction_data_out[9]
instruction[10] <= ifid_register:IF_ID_PLR.instruction_data_out[10]
instruction[11] <= ifid_register:IF_ID_PLR.instruction_data_out[11]
instruction[12] <= ifid_register:IF_ID_PLR.instruction_data_out[12]
instruction[13] <= ifid_register:IF_ID_PLR.instruction_data_out[13]
instruction[14] <= ifid_register:IF_ID_PLR.instruction_data_out[14]
instruction[15] <= ifid_register:IF_ID_PLR.instruction_data_out[15]
instruction[16] <= ifid_register:IF_ID_PLR.instruction_data_out[16]
instruction[17] <= ifid_register:IF_ID_PLR.instruction_data_out[17]
instruction[18] <= ifid_register:IF_ID_PLR.instruction_data_out[18]
instruction[19] <= ifid_register:IF_ID_PLR.instruction_data_out[19]
instruction[20] <= ifid_register:IF_ID_PLR.instruction_data_out[20]
instruction[21] <= ifid_register:IF_ID_PLR.instruction_data_out[21]
instruction[22] <= ifid_register:IF_ID_PLR.instruction_data_out[22]
instruction[23] <= ifid_register:IF_ID_PLR.instruction_data_out[23]
instruction[24] <= ifid_register:IF_ID_PLR.instruction_data_out[24]
instruction[25] <= ifid_register:IF_ID_PLR.instruction_data_out[25]
instruction[26] <= ifid_register:IF_ID_PLR.instruction_data_out[26]
instruction[27] <= ifid_register:IF_ID_PLR.instruction_data_out[27]
instruction[28] <= ifid_register:IF_ID_PLR.instruction_data_out[28]
instruction[29] <= ifid_register:IF_ID_PLR.instruction_data_out[29]
instruction[30] <= ifid_register:IF_ID_PLR.instruction_data_out[30]
instruction[31] <= ifid_register:IF_ID_PLR.instruction_data_out[31]
debug_instruction_address[0] <= ifid_register:IF_ID_PLR.pc_count_out[0]
debug_instruction_address[1] <= ifid_register:IF_ID_PLR.pc_count_out[1]
debug_instruction_address[2] <= ifid_register:IF_ID_PLR.pc_count_out[2]
debug_instruction_address[3] <= ifid_register:IF_ID_PLR.pc_count_out[3]
debug_instruction_address[4] <= ifid_register:IF_ID_PLR.pc_count_out[4]
debug_instruction_address[5] <= ifid_register:IF_ID_PLR.pc_count_out[5]
debug_instruction_address[6] <= ifid_register:IF_ID_PLR.pc_count_out[6]
debug_instruction_address[7] <= ifid_register:IF_ID_PLR.pc_count_out[7]
debug_instruction_address[8] <= ifid_register:IF_ID_PLR.pc_count_out[8]
debug_instruction_address[9] <= ifid_register:IF_ID_PLR.pc_count_out[9]
debug_instruction_address[10] <= ifid_register:IF_ID_PLR.pc_count_out[10]
debug_instruction_address[11] <= ifid_register:IF_ID_PLR.pc_count_out[11]
debug_instruction_address[12] <= ifid_register:IF_ID_PLR.pc_count_out[12]
debug_instruction_address[13] <= ifid_register:IF_ID_PLR.pc_count_out[13]
debug_instruction_address[14] <= ifid_register:IF_ID_PLR.pc_count_out[14]
debug_instruction_address[15] <= ifid_register:IF_ID_PLR.pc_count_out[15]
debug_instruction_address[16] <= ifid_register:IF_ID_PLR.pc_count_out[16]
debug_instruction_address[17] <= ifid_register:IF_ID_PLR.pc_count_out[17]
debug_instruction_address[18] <= ifid_register:IF_ID_PLR.pc_count_out[18]
debug_instruction_address[19] <= ifid_register:IF_ID_PLR.pc_count_out[19]
debug_instruction_address[20] <= ifid_register:IF_ID_PLR.pc_count_out[20]
debug_instruction_address[21] <= ifid_register:IF_ID_PLR.pc_count_out[21]
debug_instruction_address[22] <= ifid_register:IF_ID_PLR.pc_count_out[22]
debug_instruction_address[23] <= ifid_register:IF_ID_PLR.pc_count_out[23]
debug_instruction_address[24] <= ifid_register:IF_ID_PLR.pc_count_out[24]
debug_instruction_address[25] <= ifid_register:IF_ID_PLR.pc_count_out[25]
debug_instruction_address[26] <= ifid_register:IF_ID_PLR.pc_count_out[26]
debug_instruction_address[27] <= ifid_register:IF_ID_PLR.pc_count_out[27]
debug_instruction_address[28] <= ifid_register:IF_ID_PLR.pc_count_out[28]
debug_instruction_address[29] <= ifid_register:IF_ID_PLR.pc_count_out[29]
debug_instruction_address[30] <= ifid_register:IF_ID_PLR.pc_count_out[30]
debug_instruction_address[31] <= ifid_register:IF_ID_PLR.pc_count_out[31]
debug_alu_output[0] <= alu:alu_0.ALU_output[0]
debug_alu_output[1] <= alu:alu_0.ALU_output[1]
debug_alu_output[2] <= alu:alu_0.ALU_output[2]
debug_alu_output[3] <= alu:alu_0.ALU_output[3]
debug_alu_output[4] <= alu:alu_0.ALU_output[4]
debug_alu_output[5] <= alu:alu_0.ALU_output[5]
debug_alu_output[6] <= alu:alu_0.ALU_output[6]
debug_alu_output[7] <= alu:alu_0.ALU_output[7]
debug_alu_output[8] <= alu:alu_0.ALU_output[8]
debug_alu_output[9] <= alu:alu_0.ALU_output[9]
debug_alu_output[10] <= alu:alu_0.ALU_output[10]
debug_alu_output[11] <= alu:alu_0.ALU_output[11]
debug_alu_output[12] <= alu:alu_0.ALU_output[12]
debug_alu_output[13] <= alu:alu_0.ALU_output[13]
debug_alu_output[14] <= alu:alu_0.ALU_output[14]
debug_alu_output[15] <= alu:alu_0.ALU_output[15]
debug_alu_output[16] <= alu:alu_0.ALU_output[16]
debug_alu_output[17] <= alu:alu_0.ALU_output[17]
debug_alu_output[18] <= alu:alu_0.ALU_output[18]
debug_alu_output[19] <= alu:alu_0.ALU_output[19]
debug_alu_output[20] <= alu:alu_0.ALU_output[20]
debug_alu_output[21] <= alu:alu_0.ALU_output[21]
debug_alu_output[22] <= alu:alu_0.ALU_output[22]
debug_alu_output[23] <= alu:alu_0.ALU_output[23]
debug_alu_output[24] <= alu:alu_0.ALU_output[24]
debug_alu_output[25] <= alu:alu_0.ALU_output[25]
debug_alu_output[26] <= alu:alu_0.ALU_output[26]
debug_alu_output[27] <= alu:alu_0.ALU_output[27]
debug_alu_output[28] <= alu:alu_0.ALU_output[28]
debug_alu_output[29] <= alu:alu_0.ALU_output[29]
debug_alu_output[30] <= alu:alu_0.ALU_output[30]
debug_alu_output[31] <= alu:alu_0.ALU_output[31]
debug_alu_input_0[0] <= mux5_1:forward_mux_0.output_0[0]
debug_alu_input_0[1] <= mux5_1:forward_mux_0.output_0[1]
debug_alu_input_0[2] <= mux5_1:forward_mux_0.output_0[2]
debug_alu_input_0[3] <= mux5_1:forward_mux_0.output_0[3]
debug_alu_input_0[4] <= mux5_1:forward_mux_0.output_0[4]
debug_alu_input_0[5] <= mux5_1:forward_mux_0.output_0[5]
debug_alu_input_0[6] <= mux5_1:forward_mux_0.output_0[6]
debug_alu_input_0[7] <= mux5_1:forward_mux_0.output_0[7]
debug_alu_input_0[8] <= mux5_1:forward_mux_0.output_0[8]
debug_alu_input_0[9] <= mux5_1:forward_mux_0.output_0[9]
debug_alu_input_0[10] <= mux5_1:forward_mux_0.output_0[10]
debug_alu_input_0[11] <= mux5_1:forward_mux_0.output_0[11]
debug_alu_input_0[12] <= mux5_1:forward_mux_0.output_0[12]
debug_alu_input_0[13] <= mux5_1:forward_mux_0.output_0[13]
debug_alu_input_0[14] <= mux5_1:forward_mux_0.output_0[14]
debug_alu_input_0[15] <= mux5_1:forward_mux_0.output_0[15]
debug_alu_input_0[16] <= mux5_1:forward_mux_0.output_0[16]
debug_alu_input_0[17] <= mux5_1:forward_mux_0.output_0[17]
debug_alu_input_0[18] <= mux5_1:forward_mux_0.output_0[18]
debug_alu_input_0[19] <= mux5_1:forward_mux_0.output_0[19]
debug_alu_input_0[20] <= mux5_1:forward_mux_0.output_0[20]
debug_alu_input_0[21] <= mux5_1:forward_mux_0.output_0[21]
debug_alu_input_0[22] <= mux5_1:forward_mux_0.output_0[22]
debug_alu_input_0[23] <= mux5_1:forward_mux_0.output_0[23]
debug_alu_input_0[24] <= mux5_1:forward_mux_0.output_0[24]
debug_alu_input_0[25] <= mux5_1:forward_mux_0.output_0[25]
debug_alu_input_0[26] <= mux5_1:forward_mux_0.output_0[26]
debug_alu_input_0[27] <= mux5_1:forward_mux_0.output_0[27]
debug_alu_input_0[28] <= mux5_1:forward_mux_0.output_0[28]
debug_alu_input_0[29] <= mux5_1:forward_mux_0.output_0[29]
debug_alu_input_0[30] <= mux5_1:forward_mux_0.output_0[30]
debug_alu_input_0[31] <= mux5_1:forward_mux_0.output_0[31]
debug_alu_input_1[0] <= mux2:mux_1.mux_result[0]
debug_alu_input_1[1] <= mux2:mux_1.mux_result[1]
debug_alu_input_1[2] <= mux2:mux_1.mux_result[2]
debug_alu_input_1[3] <= mux2:mux_1.mux_result[3]
debug_alu_input_1[4] <= mux2:mux_1.mux_result[4]
debug_alu_input_1[5] <= mux2:mux_1.mux_result[5]
debug_alu_input_1[6] <= mux2:mux_1.mux_result[6]
debug_alu_input_1[7] <= mux2:mux_1.mux_result[7]
debug_alu_input_1[8] <= mux2:mux_1.mux_result[8]
debug_alu_input_1[9] <= mux2:mux_1.mux_result[9]
debug_alu_input_1[10] <= mux2:mux_1.mux_result[10]
debug_alu_input_1[11] <= mux2:mux_1.mux_result[11]
debug_alu_input_1[12] <= mux2:mux_1.mux_result[12]
debug_alu_input_1[13] <= mux2:mux_1.mux_result[13]
debug_alu_input_1[14] <= mux2:mux_1.mux_result[14]
debug_alu_input_1[15] <= mux2:mux_1.mux_result[15]
debug_alu_input_1[16] <= mux2:mux_1.mux_result[16]
debug_alu_input_1[17] <= mux2:mux_1.mux_result[17]
debug_alu_input_1[18] <= mux2:mux_1.mux_result[18]
debug_alu_input_1[19] <= mux2:mux_1.mux_result[19]
debug_alu_input_1[20] <= mux2:mux_1.mux_result[20]
debug_alu_input_1[21] <= mux2:mux_1.mux_result[21]
debug_alu_input_1[22] <= mux2:mux_1.mux_result[22]
debug_alu_input_1[23] <= mux2:mux_1.mux_result[23]
debug_alu_input_1[24] <= mux2:mux_1.mux_result[24]
debug_alu_input_1[25] <= mux2:mux_1.mux_result[25]
debug_alu_input_1[26] <= mux2:mux_1.mux_result[26]
debug_alu_input_1[27] <= mux2:mux_1.mux_result[27]
debug_alu_input_1[28] <= mux2:mux_1.mux_result[28]
debug_alu_input_1[29] <= mux2:mux_1.mux_result[29]
debug_alu_input_1[30] <= mux2:mux_1.mux_result[30]
debug_alu_input_1[31] <= mux2:mux_1.mux_result[31]
debug_forward_mux_0[0] <= forwarding_unit:FU_0.forward_mux_0_control[0]
debug_forward_mux_0[1] <= forwarding_unit:FU_0.forward_mux_0_control[1]
debug_forward_mux_0[2] <= forwarding_unit:FU_0.forward_mux_0_control[2]
debug_forward_mux_1[0] <= forwarding_unit:FU_0.forward_mux_1_control[0]
debug_forward_mux_1[1] <= forwarding_unit:FU_0.forward_mux_1_control[1]
debug_forward_mux_1[2] <= forwarding_unit:FU_0.forward_mux_1_control[2]
debug_rs1_reg_idx_ID_EXE[0] <= idex_register:ID_EX_PLR.register_file_read_address_0_out[0]
debug_rs1_reg_idx_ID_EXE[1] <= idex_register:ID_EX_PLR.register_file_read_address_0_out[1]
debug_rs1_reg_idx_ID_EXE[2] <= idex_register:ID_EX_PLR.register_file_read_address_0_out[2]
debug_rs1_reg_idx_ID_EXE[3] <= idex_register:ID_EX_PLR.register_file_read_address_0_out[3]
debug_rs1_reg_idx_ID_EXE[4] <= idex_register:ID_EX_PLR.register_file_read_address_0_out[4]
debug_wr_reg_idx_EX_MEM[0] <= exmem_pipeline:EX_MEM_PLR.reg_file_write_address_out[0]
debug_wr_reg_idx_EX_MEM[1] <= exmem_pipeline:EX_MEM_PLR.reg_file_write_address_out[1]
debug_wr_reg_idx_EX_MEM[2] <= exmem_pipeline:EX_MEM_PLR.reg_file_write_address_out[2]
debug_wr_reg_idx_EX_MEM[3] <= exmem_pipeline:EX_MEM_PLR.reg_file_write_address_out[3]
debug_wr_reg_idx_EX_MEM[4] <= exmem_pipeline:EX_MEM_PLR.reg_file_write_address_out[4]
debug_mux0_sel_MEM_WB[0] <= memwb_pipeline:MEM_WB_PLR.mux0_sel_out[0]
debug_mux0_sel_MEM_WB[1] <= memwb_pipeline:MEM_WB_PLR.mux0_sel_out[1]
debug_wr_data_MEM_WB <= memwb_pipeline:MEM_WB_PLR.reg_file_write_out
debug_wr_reg_idx_MEM_WB[0] <= memwb_pipeline:MEM_WB_PLR.reg_file_write_address_out[0]
debug_wr_reg_idx_MEM_WB[1] <= memwb_pipeline:MEM_WB_PLR.reg_file_write_address_out[1]
debug_wr_reg_idx_MEM_WB[2] <= memwb_pipeline:MEM_WB_PLR.reg_file_write_address_out[2]
debug_wr_reg_idx_MEM_WB[3] <= memwb_pipeline:MEM_WB_PLR.reg_file_write_address_out[3]
debug_wr_reg_idx_MEM_WB[4] <= memwb_pipeline:MEM_WB_PLR.reg_file_write_address_out[4]
debug_alu_output_MEM_WB[0] <= memwb_pipeline:MEM_WB_PLR.ALU_output_out[0]
debug_alu_output_MEM_WB[1] <= memwb_pipeline:MEM_WB_PLR.ALU_output_out[1]
debug_alu_output_MEM_WB[2] <= memwb_pipeline:MEM_WB_PLR.ALU_output_out[2]
debug_alu_output_MEM_WB[3] <= memwb_pipeline:MEM_WB_PLR.ALU_output_out[3]
debug_alu_output_MEM_WB[4] <= memwb_pipeline:MEM_WB_PLR.ALU_output_out[4]
debug_alu_output_MEM_WB[5] <= memwb_pipeline:MEM_WB_PLR.ALU_output_out[5]
debug_alu_output_MEM_WB[6] <= memwb_pipeline:MEM_WB_PLR.ALU_output_out[6]
debug_alu_output_MEM_WB[7] <= memwb_pipeline:MEM_WB_PLR.ALU_output_out[7]
debug_alu_output_MEM_WB[8] <= memwb_pipeline:MEM_WB_PLR.ALU_output_out[8]
debug_alu_output_MEM_WB[9] <= memwb_pipeline:MEM_WB_PLR.ALU_output_out[9]
debug_alu_output_MEM_WB[10] <= memwb_pipeline:MEM_WB_PLR.ALU_output_out[10]
debug_alu_output_MEM_WB[11] <= memwb_pipeline:MEM_WB_PLR.ALU_output_out[11]
debug_alu_output_MEM_WB[12] <= memwb_pipeline:MEM_WB_PLR.ALU_output_out[12]
debug_alu_output_MEM_WB[13] <= memwb_pipeline:MEM_WB_PLR.ALU_output_out[13]
debug_alu_output_MEM_WB[14] <= memwb_pipeline:MEM_WB_PLR.ALU_output_out[14]
debug_alu_output_MEM_WB[15] <= memwb_pipeline:MEM_WB_PLR.ALU_output_out[15]
debug_alu_output_MEM_WB[16] <= memwb_pipeline:MEM_WB_PLR.ALU_output_out[16]
debug_alu_output_MEM_WB[17] <= memwb_pipeline:MEM_WB_PLR.ALU_output_out[17]
debug_alu_output_MEM_WB[18] <= memwb_pipeline:MEM_WB_PLR.ALU_output_out[18]
debug_alu_output_MEM_WB[19] <= memwb_pipeline:MEM_WB_PLR.ALU_output_out[19]
debug_alu_output_MEM_WB[20] <= memwb_pipeline:MEM_WB_PLR.ALU_output_out[20]
debug_alu_output_MEM_WB[21] <= memwb_pipeline:MEM_WB_PLR.ALU_output_out[21]
debug_alu_output_MEM_WB[22] <= memwb_pipeline:MEM_WB_PLR.ALU_output_out[22]
debug_alu_output_MEM_WB[23] <= memwb_pipeline:MEM_WB_PLR.ALU_output_out[23]
debug_alu_output_MEM_WB[24] <= memwb_pipeline:MEM_WB_PLR.ALU_output_out[24]
debug_alu_output_MEM_WB[25] <= memwb_pipeline:MEM_WB_PLR.ALU_output_out[25]
debug_alu_output_MEM_WB[26] <= memwb_pipeline:MEM_WB_PLR.ALU_output_out[26]
debug_alu_output_MEM_WB[27] <= memwb_pipeline:MEM_WB_PLR.ALU_output_out[27]
debug_alu_output_MEM_WB[28] <= memwb_pipeline:MEM_WB_PLR.ALU_output_out[28]
debug_alu_output_MEM_WB[29] <= memwb_pipeline:MEM_WB_PLR.ALU_output_out[29]
debug_alu_output_MEM_WB[30] <= memwb_pipeline:MEM_WB_PLR.ALU_output_out[30]
debug_alu_output_MEM_WB[31] <= memwb_pipeline:MEM_WB_PLR.ALU_output_out[31]
debug_alu_output_EX_MEM[0] <= exmem_pipeline:EX_MEM_PLR.ALU_output_out[0]
debug_alu_output_EX_MEM[1] <= exmem_pipeline:EX_MEM_PLR.ALU_output_out[1]
debug_alu_output_EX_MEM[2] <= exmem_pipeline:EX_MEM_PLR.ALU_output_out[2]
debug_alu_output_EX_MEM[3] <= exmem_pipeline:EX_MEM_PLR.ALU_output_out[3]
debug_alu_output_EX_MEM[4] <= exmem_pipeline:EX_MEM_PLR.ALU_output_out[4]
debug_alu_output_EX_MEM[5] <= exmem_pipeline:EX_MEM_PLR.ALU_output_out[5]
debug_alu_output_EX_MEM[6] <= exmem_pipeline:EX_MEM_PLR.ALU_output_out[6]
debug_alu_output_EX_MEM[7] <= exmem_pipeline:EX_MEM_PLR.ALU_output_out[7]
debug_alu_output_EX_MEM[8] <= exmem_pipeline:EX_MEM_PLR.ALU_output_out[8]
debug_alu_output_EX_MEM[9] <= exmem_pipeline:EX_MEM_PLR.ALU_output_out[9]
debug_alu_output_EX_MEM[10] <= exmem_pipeline:EX_MEM_PLR.ALU_output_out[10]
debug_alu_output_EX_MEM[11] <= exmem_pipeline:EX_MEM_PLR.ALU_output_out[11]
debug_alu_output_EX_MEM[12] <= exmem_pipeline:EX_MEM_PLR.ALU_output_out[12]
debug_alu_output_EX_MEM[13] <= exmem_pipeline:EX_MEM_PLR.ALU_output_out[13]
debug_alu_output_EX_MEM[14] <= exmem_pipeline:EX_MEM_PLR.ALU_output_out[14]
debug_alu_output_EX_MEM[15] <= exmem_pipeline:EX_MEM_PLR.ALU_output_out[15]
debug_alu_output_EX_MEM[16] <= exmem_pipeline:EX_MEM_PLR.ALU_output_out[16]
debug_alu_output_EX_MEM[17] <= exmem_pipeline:EX_MEM_PLR.ALU_output_out[17]
debug_alu_output_EX_MEM[18] <= exmem_pipeline:EX_MEM_PLR.ALU_output_out[18]
debug_alu_output_EX_MEM[19] <= exmem_pipeline:EX_MEM_PLR.ALU_output_out[19]
debug_alu_output_EX_MEM[20] <= exmem_pipeline:EX_MEM_PLR.ALU_output_out[20]
debug_alu_output_EX_MEM[21] <= exmem_pipeline:EX_MEM_PLR.ALU_output_out[21]
debug_alu_output_EX_MEM[22] <= exmem_pipeline:EX_MEM_PLR.ALU_output_out[22]
debug_alu_output_EX_MEM[23] <= exmem_pipeline:EX_MEM_PLR.ALU_output_out[23]
debug_alu_output_EX_MEM[24] <= exmem_pipeline:EX_MEM_PLR.ALU_output_out[24]
debug_alu_output_EX_MEM[25] <= exmem_pipeline:EX_MEM_PLR.ALU_output_out[25]
debug_alu_output_EX_MEM[26] <= exmem_pipeline:EX_MEM_PLR.ALU_output_out[26]
debug_alu_output_EX_MEM[27] <= exmem_pipeline:EX_MEM_PLR.ALU_output_out[27]
debug_alu_output_EX_MEM[28] <= exmem_pipeline:EX_MEM_PLR.ALU_output_out[28]
debug_alu_output_EX_MEM[29] <= exmem_pipeline:EX_MEM_PLR.ALU_output_out[29]
debug_alu_output_EX_MEM[30] <= exmem_pipeline:EX_MEM_PLR.ALU_output_out[30]
debug_alu_output_EX_MEM[31] <= exmem_pipeline:EX_MEM_PLR.ALU_output_out[31]
debug_register_bank_output_0[0] <= register_bank:register_bank_0.r1_data_out[0]
debug_register_bank_output_0[1] <= register_bank:register_bank_0.r1_data_out[1]
debug_register_bank_output_0[2] <= register_bank:register_bank_0.r1_data_out[2]
debug_register_bank_output_0[3] <= register_bank:register_bank_0.r1_data_out[3]
debug_register_bank_output_0[4] <= register_bank:register_bank_0.r1_data_out[4]
debug_register_bank_output_0[5] <= register_bank:register_bank_0.r1_data_out[5]
debug_register_bank_output_0[6] <= register_bank:register_bank_0.r1_data_out[6]
debug_register_bank_output_0[7] <= register_bank:register_bank_0.r1_data_out[7]
debug_register_bank_output_0[8] <= register_bank:register_bank_0.r1_data_out[8]
debug_register_bank_output_0[9] <= register_bank:register_bank_0.r1_data_out[9]
debug_register_bank_output_0[10] <= register_bank:register_bank_0.r1_data_out[10]
debug_register_bank_output_0[11] <= register_bank:register_bank_0.r1_data_out[11]
debug_register_bank_output_0[12] <= register_bank:register_bank_0.r1_data_out[12]
debug_register_bank_output_0[13] <= register_bank:register_bank_0.r1_data_out[13]
debug_register_bank_output_0[14] <= register_bank:register_bank_0.r1_data_out[14]
debug_register_bank_output_0[15] <= register_bank:register_bank_0.r1_data_out[15]
debug_register_bank_output_0[16] <= register_bank:register_bank_0.r1_data_out[16]
debug_register_bank_output_0[17] <= register_bank:register_bank_0.r1_data_out[17]
debug_register_bank_output_0[18] <= register_bank:register_bank_0.r1_data_out[18]
debug_register_bank_output_0[19] <= register_bank:register_bank_0.r1_data_out[19]
debug_register_bank_output_0[20] <= register_bank:register_bank_0.r1_data_out[20]
debug_register_bank_output_0[21] <= register_bank:register_bank_0.r1_data_out[21]
debug_register_bank_output_0[22] <= register_bank:register_bank_0.r1_data_out[22]
debug_register_bank_output_0[23] <= register_bank:register_bank_0.r1_data_out[23]
debug_register_bank_output_0[24] <= register_bank:register_bank_0.r1_data_out[24]
debug_register_bank_output_0[25] <= register_bank:register_bank_0.r1_data_out[25]
debug_register_bank_output_0[26] <= register_bank:register_bank_0.r1_data_out[26]
debug_register_bank_output_0[27] <= register_bank:register_bank_0.r1_data_out[27]
debug_register_bank_output_0[28] <= register_bank:register_bank_0.r1_data_out[28]
debug_register_bank_output_0[29] <= register_bank:register_bank_0.r1_data_out[29]
debug_register_bank_output_0[30] <= register_bank:register_bank_0.r1_data_out[30]
debug_register_bank_output_0[31] <= register_bank:register_bank_0.r1_data_out[31]
debug_register_bank_output_1[0] <= register_bank:register_bank_0.r2_data_out[0]
debug_register_bank_output_1[1] <= register_bank:register_bank_0.r2_data_out[1]
debug_register_bank_output_1[2] <= register_bank:register_bank_0.r2_data_out[2]
debug_register_bank_output_1[3] <= register_bank:register_bank_0.r2_data_out[3]
debug_register_bank_output_1[4] <= register_bank:register_bank_0.r2_data_out[4]
debug_register_bank_output_1[5] <= register_bank:register_bank_0.r2_data_out[5]
debug_register_bank_output_1[6] <= register_bank:register_bank_0.r2_data_out[6]
debug_register_bank_output_1[7] <= register_bank:register_bank_0.r2_data_out[7]
debug_register_bank_output_1[8] <= register_bank:register_bank_0.r2_data_out[8]
debug_register_bank_output_1[9] <= register_bank:register_bank_0.r2_data_out[9]
debug_register_bank_output_1[10] <= register_bank:register_bank_0.r2_data_out[10]
debug_register_bank_output_1[11] <= register_bank:register_bank_0.r2_data_out[11]
debug_register_bank_output_1[12] <= register_bank:register_bank_0.r2_data_out[12]
debug_register_bank_output_1[13] <= register_bank:register_bank_0.r2_data_out[13]
debug_register_bank_output_1[14] <= register_bank:register_bank_0.r2_data_out[14]
debug_register_bank_output_1[15] <= register_bank:register_bank_0.r2_data_out[15]
debug_register_bank_output_1[16] <= register_bank:register_bank_0.r2_data_out[16]
debug_register_bank_output_1[17] <= register_bank:register_bank_0.r2_data_out[17]
debug_register_bank_output_1[18] <= register_bank:register_bank_0.r2_data_out[18]
debug_register_bank_output_1[19] <= register_bank:register_bank_0.r2_data_out[19]
debug_register_bank_output_1[20] <= register_bank:register_bank_0.r2_data_out[20]
debug_register_bank_output_1[21] <= register_bank:register_bank_0.r2_data_out[21]
debug_register_bank_output_1[22] <= register_bank:register_bank_0.r2_data_out[22]
debug_register_bank_output_1[23] <= register_bank:register_bank_0.r2_data_out[23]
debug_register_bank_output_1[24] <= register_bank:register_bank_0.r2_data_out[24]
debug_register_bank_output_1[25] <= register_bank:register_bank_0.r2_data_out[25]
debug_register_bank_output_1[26] <= register_bank:register_bank_0.r2_data_out[26]
debug_register_bank_output_1[27] <= register_bank:register_bank_0.r2_data_out[27]
debug_register_bank_output_1[28] <= register_bank:register_bank_0.r2_data_out[28]
debug_register_bank_output_1[29] <= register_bank:register_bank_0.r2_data_out[29]
debug_register_bank_output_1[30] <= register_bank:register_bank_0.r2_data_out[30]
debug_register_bank_output_1[31] <= register_bank:register_bank_0.r2_data_out[31]
debug_register_bank_output_0_ID_EX[0] <= idex_register:ID_EX_PLR.register_file_output_0_out[0]
debug_register_bank_output_0_ID_EX[1] <= idex_register:ID_EX_PLR.register_file_output_0_out[1]
debug_register_bank_output_0_ID_EX[2] <= idex_register:ID_EX_PLR.register_file_output_0_out[2]
debug_register_bank_output_0_ID_EX[3] <= idex_register:ID_EX_PLR.register_file_output_0_out[3]
debug_register_bank_output_0_ID_EX[4] <= idex_register:ID_EX_PLR.register_file_output_0_out[4]
debug_register_bank_output_0_ID_EX[5] <= idex_register:ID_EX_PLR.register_file_output_0_out[5]
debug_register_bank_output_0_ID_EX[6] <= idex_register:ID_EX_PLR.register_file_output_0_out[6]
debug_register_bank_output_0_ID_EX[7] <= idex_register:ID_EX_PLR.register_file_output_0_out[7]
debug_register_bank_output_0_ID_EX[8] <= idex_register:ID_EX_PLR.register_file_output_0_out[8]
debug_register_bank_output_0_ID_EX[9] <= idex_register:ID_EX_PLR.register_file_output_0_out[9]
debug_register_bank_output_0_ID_EX[10] <= idex_register:ID_EX_PLR.register_file_output_0_out[10]
debug_register_bank_output_0_ID_EX[11] <= idex_register:ID_EX_PLR.register_file_output_0_out[11]
debug_register_bank_output_0_ID_EX[12] <= idex_register:ID_EX_PLR.register_file_output_0_out[12]
debug_register_bank_output_0_ID_EX[13] <= idex_register:ID_EX_PLR.register_file_output_0_out[13]
debug_register_bank_output_0_ID_EX[14] <= idex_register:ID_EX_PLR.register_file_output_0_out[14]
debug_register_bank_output_0_ID_EX[15] <= idex_register:ID_EX_PLR.register_file_output_0_out[15]
debug_register_bank_output_0_ID_EX[16] <= idex_register:ID_EX_PLR.register_file_output_0_out[16]
debug_register_bank_output_0_ID_EX[17] <= idex_register:ID_EX_PLR.register_file_output_0_out[17]
debug_register_bank_output_0_ID_EX[18] <= idex_register:ID_EX_PLR.register_file_output_0_out[18]
debug_register_bank_output_0_ID_EX[19] <= idex_register:ID_EX_PLR.register_file_output_0_out[19]
debug_register_bank_output_0_ID_EX[20] <= idex_register:ID_EX_PLR.register_file_output_0_out[20]
debug_register_bank_output_0_ID_EX[21] <= idex_register:ID_EX_PLR.register_file_output_0_out[21]
debug_register_bank_output_0_ID_EX[22] <= idex_register:ID_EX_PLR.register_file_output_0_out[22]
debug_register_bank_output_0_ID_EX[23] <= idex_register:ID_EX_PLR.register_file_output_0_out[23]
debug_register_bank_output_0_ID_EX[24] <= idex_register:ID_EX_PLR.register_file_output_0_out[24]
debug_register_bank_output_0_ID_EX[25] <= idex_register:ID_EX_PLR.register_file_output_0_out[25]
debug_register_bank_output_0_ID_EX[26] <= idex_register:ID_EX_PLR.register_file_output_0_out[26]
debug_register_bank_output_0_ID_EX[27] <= idex_register:ID_EX_PLR.register_file_output_0_out[27]
debug_register_bank_output_0_ID_EX[28] <= idex_register:ID_EX_PLR.register_file_output_0_out[28]
debug_register_bank_output_0_ID_EX[29] <= idex_register:ID_EX_PLR.register_file_output_0_out[29]
debug_register_bank_output_0_ID_EX[30] <= idex_register:ID_EX_PLR.register_file_output_0_out[30]
debug_register_bank_output_0_ID_EX[31] <= idex_register:ID_EX_PLR.register_file_output_0_out[31]
debug_register_bank_output_1_ID_EX[0] <= idex_register:ID_EX_PLR.register_file_output_1_out[0]
debug_register_bank_output_1_ID_EX[1] <= idex_register:ID_EX_PLR.register_file_output_1_out[1]
debug_register_bank_output_1_ID_EX[2] <= idex_register:ID_EX_PLR.register_file_output_1_out[2]
debug_register_bank_output_1_ID_EX[3] <= idex_register:ID_EX_PLR.register_file_output_1_out[3]
debug_register_bank_output_1_ID_EX[4] <= idex_register:ID_EX_PLR.register_file_output_1_out[4]
debug_register_bank_output_1_ID_EX[5] <= idex_register:ID_EX_PLR.register_file_output_1_out[5]
debug_register_bank_output_1_ID_EX[6] <= idex_register:ID_EX_PLR.register_file_output_1_out[6]
debug_register_bank_output_1_ID_EX[7] <= idex_register:ID_EX_PLR.register_file_output_1_out[7]
debug_register_bank_output_1_ID_EX[8] <= idex_register:ID_EX_PLR.register_file_output_1_out[8]
debug_register_bank_output_1_ID_EX[9] <= idex_register:ID_EX_PLR.register_file_output_1_out[9]
debug_register_bank_output_1_ID_EX[10] <= idex_register:ID_EX_PLR.register_file_output_1_out[10]
debug_register_bank_output_1_ID_EX[11] <= idex_register:ID_EX_PLR.register_file_output_1_out[11]
debug_register_bank_output_1_ID_EX[12] <= idex_register:ID_EX_PLR.register_file_output_1_out[12]
debug_register_bank_output_1_ID_EX[13] <= idex_register:ID_EX_PLR.register_file_output_1_out[13]
debug_register_bank_output_1_ID_EX[14] <= idex_register:ID_EX_PLR.register_file_output_1_out[14]
debug_register_bank_output_1_ID_EX[15] <= idex_register:ID_EX_PLR.register_file_output_1_out[15]
debug_register_bank_output_1_ID_EX[16] <= idex_register:ID_EX_PLR.register_file_output_1_out[16]
debug_register_bank_output_1_ID_EX[17] <= idex_register:ID_EX_PLR.register_file_output_1_out[17]
debug_register_bank_output_1_ID_EX[18] <= idex_register:ID_EX_PLR.register_file_output_1_out[18]
debug_register_bank_output_1_ID_EX[19] <= idex_register:ID_EX_PLR.register_file_output_1_out[19]
debug_register_bank_output_1_ID_EX[20] <= idex_register:ID_EX_PLR.register_file_output_1_out[20]
debug_register_bank_output_1_ID_EX[21] <= idex_register:ID_EX_PLR.register_file_output_1_out[21]
debug_register_bank_output_1_ID_EX[22] <= idex_register:ID_EX_PLR.register_file_output_1_out[22]
debug_register_bank_output_1_ID_EX[23] <= idex_register:ID_EX_PLR.register_file_output_1_out[23]
debug_register_bank_output_1_ID_EX[24] <= idex_register:ID_EX_PLR.register_file_output_1_out[24]
debug_register_bank_output_1_ID_EX[25] <= idex_register:ID_EX_PLR.register_file_output_1_out[25]
debug_register_bank_output_1_ID_EX[26] <= idex_register:ID_EX_PLR.register_file_output_1_out[26]
debug_register_bank_output_1_ID_EX[27] <= idex_register:ID_EX_PLR.register_file_output_1_out[27]
debug_register_bank_output_1_ID_EX[28] <= idex_register:ID_EX_PLR.register_file_output_1_out[28]
debug_register_bank_output_1_ID_EX[29] <= idex_register:ID_EX_PLR.register_file_output_1_out[29]
debug_register_bank_output_1_ID_EX[30] <= idex_register:ID_EX_PLR.register_file_output_1_out[30]
debug_register_bank_output_1_ID_EX[31] <= idex_register:ID_EX_PLR.register_file_output_1_out[31]
debug_instruction[0] <= instmem:instruction_memory.instruction[0]
debug_instruction[1] <= instmem:instruction_memory.instruction[1]
debug_instruction[2] <= instmem:instruction_memory.instruction[2]
debug_instruction[3] <= instmem:instruction_memory.instruction[3]
debug_instruction[4] <= instmem:instruction_memory.instruction[4]
debug_instruction[5] <= instmem:instruction_memory.instruction[5]
debug_instruction[6] <= instmem:instruction_memory.instruction[6]
debug_instruction[7] <= instmem:instruction_memory.instruction[7]
debug_instruction[8] <= instmem:instruction_memory.instruction[8]
debug_instruction[9] <= instmem:instruction_memory.instruction[9]
debug_instruction[10] <= instmem:instruction_memory.instruction[10]
debug_instruction[11] <= instmem:instruction_memory.instruction[11]
debug_instruction[12] <= instmem:instruction_memory.instruction[12]
debug_instruction[13] <= instmem:instruction_memory.instruction[13]
debug_instruction[14] <= instmem:instruction_memory.instruction[14]
debug_instruction[15] <= instmem:instruction_memory.instruction[15]
debug_instruction[16] <= instmem:instruction_memory.instruction[16]
debug_instruction[17] <= instmem:instruction_memory.instruction[17]
debug_instruction[18] <= instmem:instruction_memory.instruction[18]
debug_instruction[19] <= instmem:instruction_memory.instruction[19]
debug_instruction[20] <= instmem:instruction_memory.instruction[20]
debug_instruction[21] <= instmem:instruction_memory.instruction[21]
debug_instruction[22] <= instmem:instruction_memory.instruction[22]
debug_instruction[23] <= instmem:instruction_memory.instruction[23]
debug_instruction[24] <= instmem:instruction_memory.instruction[24]
debug_instruction[25] <= instmem:instruction_memory.instruction[25]
debug_instruction[26] <= instmem:instruction_memory.instruction[26]
debug_instruction[27] <= instmem:instruction_memory.instruction[27]
debug_instruction[28] <= instmem:instruction_memory.instruction[28]
debug_instruction[29] <= instmem:instruction_memory.instruction[29]
debug_instruction[30] <= instmem:instruction_memory.instruction[30]
debug_instruction[31] <= instmem:instruction_memory.instruction[31]


|fpga_riscv32_minimal|datapath:datapath_0|pc:program_counter
clock => register32b:count_register.clock
clear => register32b:count_register.clear
pc_in[0] => register32b:count_register.reg_in[0]
pc_in[1] => register32b:count_register.reg_in[1]
pc_in[2] => register32b:count_register.reg_in[2]
pc_in[3] => register32b:count_register.reg_in[3]
pc_in[4] => register32b:count_register.reg_in[4]
pc_in[5] => register32b:count_register.reg_in[5]
pc_in[6] => register32b:count_register.reg_in[6]
pc_in[7] => register32b:count_register.reg_in[7]
pc_in[8] => register32b:count_register.reg_in[8]
pc_in[9] => register32b:count_register.reg_in[9]
pc_in[10] => register32b:count_register.reg_in[10]
pc_in[11] => register32b:count_register.reg_in[11]
pc_in[12] => register32b:count_register.reg_in[12]
pc_in[13] => register32b:count_register.reg_in[13]
pc_in[14] => register32b:count_register.reg_in[14]
pc_in[15] => register32b:count_register.reg_in[15]
pc_in[16] => register32b:count_register.reg_in[16]
pc_in[17] => register32b:count_register.reg_in[17]
pc_in[18] => register32b:count_register.reg_in[18]
pc_in[19] => register32b:count_register.reg_in[19]
pc_in[20] => register32b:count_register.reg_in[20]
pc_in[21] => register32b:count_register.reg_in[21]
pc_in[22] => register32b:count_register.reg_in[22]
pc_in[23] => register32b:count_register.reg_in[23]
pc_in[24] => register32b:count_register.reg_in[24]
pc_in[25] => register32b:count_register.reg_in[25]
pc_in[26] => register32b:count_register.reg_in[26]
pc_in[27] => register32b:count_register.reg_in[27]
pc_in[28] => register32b:count_register.reg_in[28]
pc_in[29] => register32b:count_register.reg_in[29]
pc_in[30] => register32b:count_register.reg_in[30]
pc_in[31] => register32b:count_register.reg_in[31]
pc_enable => ~NO_FANOUT~
pc_count[0] <= register32b:count_register.reg_out[0]
pc_count[1] <= register32b:count_register.reg_out[1]
pc_count[2] <= register32b:count_register.reg_out[2]
pc_count[3] <= register32b:count_register.reg_out[3]
pc_count[4] <= register32b:count_register.reg_out[4]
pc_count[5] <= register32b:count_register.reg_out[5]
pc_count[6] <= register32b:count_register.reg_out[6]
pc_count[7] <= register32b:count_register.reg_out[7]
pc_count[8] <= register32b:count_register.reg_out[8]
pc_count[9] <= register32b:count_register.reg_out[9]
pc_count[10] <= register32b:count_register.reg_out[10]
pc_count[11] <= register32b:count_register.reg_out[11]
pc_count[12] <= register32b:count_register.reg_out[12]
pc_count[13] <= register32b:count_register.reg_out[13]
pc_count[14] <= register32b:count_register.reg_out[14]
pc_count[15] <= register32b:count_register.reg_out[15]
pc_count[16] <= register32b:count_register.reg_out[16]
pc_count[17] <= register32b:count_register.reg_out[17]
pc_count[18] <= register32b:count_register.reg_out[18]
pc_count[19] <= register32b:count_register.reg_out[19]
pc_count[20] <= register32b:count_register.reg_out[20]
pc_count[21] <= register32b:count_register.reg_out[21]
pc_count[22] <= register32b:count_register.reg_out[22]
pc_count[23] <= register32b:count_register.reg_out[23]
pc_count[24] <= register32b:count_register.reg_out[24]
pc_count[25] <= register32b:count_register.reg_out[25]
pc_count[26] <= register32b:count_register.reg_out[26]
pc_count[27] <= register32b:count_register.reg_out[27]
pc_count[28] <= register32b:count_register.reg_out[28]
pc_count[29] <= register32b:count_register.reg_out[29]
pc_count[30] <= register32b:count_register.reg_out[30]
pc_count[31] <= register32b:count_register.reg_out[31]


|fpga_riscv32_minimal|datapath:datapath_0|pc:program_counter|register32b:count_register
clock => register_value[0].CLK
clock => register_value[1].CLK
clock => register_value[2].CLK
clock => register_value[3].CLK
clock => register_value[4].CLK
clock => register_value[5].CLK
clock => register_value[6].CLK
clock => register_value[7].CLK
clock => register_value[8].CLK
clock => register_value[9].CLK
clock => register_value[10].CLK
clock => register_value[11].CLK
clock => register_value[12].CLK
clock => register_value[13].CLK
clock => register_value[14].CLK
clock => register_value[15].CLK
clock => register_value[16].CLK
clock => register_value[17].CLK
clock => register_value[18].CLK
clock => register_value[19].CLK
clock => register_value[20].CLK
clock => register_value[21].CLK
clock => register_value[22].CLK
clock => register_value[23].CLK
clock => register_value[24].CLK
clock => register_value[25].CLK
clock => register_value[26].CLK
clock => register_value[27].CLK
clock => register_value[28].CLK
clock => register_value[29].CLK
clock => register_value[30].CLK
clock => register_value[31].CLK
clear => register_value[0].ACLR
clear => register_value[1].ACLR
clear => register_value[2].ACLR
clear => register_value[3].ACLR
clear => register_value[4].ACLR
clear => register_value[5].ACLR
clear => register_value[6].ACLR
clear => register_value[7].ACLR
clear => register_value[8].ACLR
clear => register_value[9].ACLR
clear => register_value[10].ACLR
clear => register_value[11].ACLR
clear => register_value[12].ACLR
clear => register_value[13].ACLR
clear => register_value[14].ACLR
clear => register_value[15].ACLR
clear => register_value[16].ACLR
clear => register_value[17].ACLR
clear => register_value[18].ACLR
clear => register_value[19].ACLR
clear => register_value[20].ACLR
clear => register_value[21].ACLR
clear => register_value[22].ACLR
clear => register_value[23].ACLR
clear => register_value[24].ACLR
clear => register_value[25].ACLR
clear => register_value[26].ACLR
clear => register_value[27].ACLR
clear => register_value[28].ACLR
clear => register_value[29].ACLR
clear => register_value[30].ACLR
clear => register_value[31].ACLR
load => register_value[31].ENA
load => register_value[30].ENA
load => register_value[29].ENA
load => register_value[28].ENA
load => register_value[27].ENA
load => register_value[26].ENA
load => register_value[25].ENA
load => register_value[24].ENA
load => register_value[23].ENA
load => register_value[22].ENA
load => register_value[21].ENA
load => register_value[20].ENA
load => register_value[19].ENA
load => register_value[18].ENA
load => register_value[17].ENA
load => register_value[16].ENA
load => register_value[15].ENA
load => register_value[14].ENA
load => register_value[13].ENA
load => register_value[12].ENA
load => register_value[11].ENA
load => register_value[10].ENA
load => register_value[9].ENA
load => register_value[8].ENA
load => register_value[7].ENA
load => register_value[6].ENA
load => register_value[5].ENA
load => register_value[4].ENA
load => register_value[3].ENA
load => register_value[2].ENA
load => register_value[1].ENA
load => register_value[0].ENA
reg_in[0] => register_value[0].DATAIN
reg_in[1] => register_value[1].DATAIN
reg_in[2] => register_value[2].DATAIN
reg_in[3] => register_value[3].DATAIN
reg_in[4] => register_value[4].DATAIN
reg_in[5] => register_value[5].DATAIN
reg_in[6] => register_value[6].DATAIN
reg_in[7] => register_value[7].DATAIN
reg_in[8] => register_value[8].DATAIN
reg_in[9] => register_value[9].DATAIN
reg_in[10] => register_value[10].DATAIN
reg_in[11] => register_value[11].DATAIN
reg_in[12] => register_value[12].DATAIN
reg_in[13] => register_value[13].DATAIN
reg_in[14] => register_value[14].DATAIN
reg_in[15] => register_value[15].DATAIN
reg_in[16] => register_value[16].DATAIN
reg_in[17] => register_value[17].DATAIN
reg_in[18] => register_value[18].DATAIN
reg_in[19] => register_value[19].DATAIN
reg_in[20] => register_value[20].DATAIN
reg_in[21] => register_value[21].DATAIN
reg_in[22] => register_value[22].DATAIN
reg_in[23] => register_value[23].DATAIN
reg_in[24] => register_value[24].DATAIN
reg_in[25] => register_value[25].DATAIN
reg_in[26] => register_value[26].DATAIN
reg_in[27] => register_value[27].DATAIN
reg_in[28] => register_value[28].DATAIN
reg_in[29] => register_value[29].DATAIN
reg_in[30] => register_value[30].DATAIN
reg_in[31] => register_value[31].DATAIN
reg_out[0] <= register_value[0].DB_MAX_OUTPUT_PORT_TYPE
reg_out[1] <= register_value[1].DB_MAX_OUTPUT_PORT_TYPE
reg_out[2] <= register_value[2].DB_MAX_OUTPUT_PORT_TYPE
reg_out[3] <= register_value[3].DB_MAX_OUTPUT_PORT_TYPE
reg_out[4] <= register_value[4].DB_MAX_OUTPUT_PORT_TYPE
reg_out[5] <= register_value[5].DB_MAX_OUTPUT_PORT_TYPE
reg_out[6] <= register_value[6].DB_MAX_OUTPUT_PORT_TYPE
reg_out[7] <= register_value[7].DB_MAX_OUTPUT_PORT_TYPE
reg_out[8] <= register_value[8].DB_MAX_OUTPUT_PORT_TYPE
reg_out[9] <= register_value[9].DB_MAX_OUTPUT_PORT_TYPE
reg_out[10] <= register_value[10].DB_MAX_OUTPUT_PORT_TYPE
reg_out[11] <= register_value[11].DB_MAX_OUTPUT_PORT_TYPE
reg_out[12] <= register_value[12].DB_MAX_OUTPUT_PORT_TYPE
reg_out[13] <= register_value[13].DB_MAX_OUTPUT_PORT_TYPE
reg_out[14] <= register_value[14].DB_MAX_OUTPUT_PORT_TYPE
reg_out[15] <= register_value[15].DB_MAX_OUTPUT_PORT_TYPE
reg_out[16] <= register_value[16].DB_MAX_OUTPUT_PORT_TYPE
reg_out[17] <= register_value[17].DB_MAX_OUTPUT_PORT_TYPE
reg_out[18] <= register_value[18].DB_MAX_OUTPUT_PORT_TYPE
reg_out[19] <= register_value[19].DB_MAX_OUTPUT_PORT_TYPE
reg_out[20] <= register_value[20].DB_MAX_OUTPUT_PORT_TYPE
reg_out[21] <= register_value[21].DB_MAX_OUTPUT_PORT_TYPE
reg_out[22] <= register_value[22].DB_MAX_OUTPUT_PORT_TYPE
reg_out[23] <= register_value[23].DB_MAX_OUTPUT_PORT_TYPE
reg_out[24] <= register_value[24].DB_MAX_OUTPUT_PORT_TYPE
reg_out[25] <= register_value[25].DB_MAX_OUTPUT_PORT_TYPE
reg_out[26] <= register_value[26].DB_MAX_OUTPUT_PORT_TYPE
reg_out[27] <= register_value[27].DB_MAX_OUTPUT_PORT_TYPE
reg_out[28] <= register_value[28].DB_MAX_OUTPUT_PORT_TYPE
reg_out[29] <= register_value[29].DB_MAX_OUTPUT_PORT_TYPE
reg_out[30] <= register_value[30].DB_MAX_OUTPUT_PORT_TYPE
reg_out[31] <= register_value[31].DB_MAX_OUTPUT_PORT_TYPE


|fpga_riscv32_minimal|datapath:datapath_0|instmem:instruction_memory
count_in[0] => Equal0.IN31
count_in[0] => Equal1.IN30
count_in[0] => Equal2.IN30
count_in[0] => Equal3.IN29
count_in[0] => Equal4.IN30
count_in[1] => Equal0.IN30
count_in[1] => Equal1.IN29
count_in[1] => Equal2.IN29
count_in[1] => Equal3.IN28
count_in[1] => Equal4.IN29
count_in[2] => Equal0.IN29
count_in[2] => Equal1.IN31
count_in[2] => Equal2.IN28
count_in[2] => Equal3.IN31
count_in[2] => Equal4.IN28
count_in[3] => Equal0.IN28
count_in[3] => Equal1.IN28
count_in[3] => Equal2.IN31
count_in[3] => Equal3.IN30
count_in[3] => Equal4.IN27
count_in[4] => Equal0.IN27
count_in[4] => Equal1.IN27
count_in[4] => Equal2.IN27
count_in[4] => Equal3.IN27
count_in[4] => Equal4.IN31
count_in[5] => Equal0.IN26
count_in[5] => Equal1.IN26
count_in[5] => Equal2.IN26
count_in[5] => Equal3.IN26
count_in[5] => Equal4.IN26
count_in[6] => Equal0.IN25
count_in[6] => Equal1.IN25
count_in[6] => Equal2.IN25
count_in[6] => Equal3.IN25
count_in[6] => Equal4.IN25
count_in[7] => Equal0.IN24
count_in[7] => Equal1.IN24
count_in[7] => Equal2.IN24
count_in[7] => Equal3.IN24
count_in[7] => Equal4.IN24
count_in[8] => Equal0.IN23
count_in[8] => Equal1.IN23
count_in[8] => Equal2.IN23
count_in[8] => Equal3.IN23
count_in[8] => Equal4.IN23
count_in[9] => Equal0.IN22
count_in[9] => Equal1.IN22
count_in[9] => Equal2.IN22
count_in[9] => Equal3.IN22
count_in[9] => Equal4.IN22
count_in[10] => Equal0.IN21
count_in[10] => Equal1.IN21
count_in[10] => Equal2.IN21
count_in[10] => Equal3.IN21
count_in[10] => Equal4.IN21
count_in[11] => Equal0.IN20
count_in[11] => Equal1.IN20
count_in[11] => Equal2.IN20
count_in[11] => Equal3.IN20
count_in[11] => Equal4.IN20
count_in[12] => Equal0.IN19
count_in[12] => Equal1.IN19
count_in[12] => Equal2.IN19
count_in[12] => Equal3.IN19
count_in[12] => Equal4.IN19
count_in[13] => Equal0.IN18
count_in[13] => Equal1.IN18
count_in[13] => Equal2.IN18
count_in[13] => Equal3.IN18
count_in[13] => Equal4.IN18
count_in[14] => Equal0.IN17
count_in[14] => Equal1.IN17
count_in[14] => Equal2.IN17
count_in[14] => Equal3.IN17
count_in[14] => Equal4.IN17
count_in[15] => Equal0.IN16
count_in[15] => Equal1.IN16
count_in[15] => Equal2.IN16
count_in[15] => Equal3.IN16
count_in[15] => Equal4.IN16
count_in[16] => Equal0.IN15
count_in[16] => Equal1.IN15
count_in[16] => Equal2.IN15
count_in[16] => Equal3.IN15
count_in[16] => Equal4.IN15
count_in[17] => Equal0.IN14
count_in[17] => Equal1.IN14
count_in[17] => Equal2.IN14
count_in[17] => Equal3.IN14
count_in[17] => Equal4.IN14
count_in[18] => Equal0.IN13
count_in[18] => Equal1.IN13
count_in[18] => Equal2.IN13
count_in[18] => Equal3.IN13
count_in[18] => Equal4.IN13
count_in[19] => Equal0.IN12
count_in[19] => Equal1.IN12
count_in[19] => Equal2.IN12
count_in[19] => Equal3.IN12
count_in[19] => Equal4.IN12
count_in[20] => Equal0.IN11
count_in[20] => Equal1.IN11
count_in[20] => Equal2.IN11
count_in[20] => Equal3.IN11
count_in[20] => Equal4.IN11
count_in[21] => Equal0.IN10
count_in[21] => Equal1.IN10
count_in[21] => Equal2.IN10
count_in[21] => Equal3.IN10
count_in[21] => Equal4.IN10
count_in[22] => Equal0.IN9
count_in[22] => Equal1.IN9
count_in[22] => Equal2.IN9
count_in[22] => Equal3.IN9
count_in[22] => Equal4.IN9
count_in[23] => Equal0.IN8
count_in[23] => Equal1.IN8
count_in[23] => Equal2.IN8
count_in[23] => Equal3.IN8
count_in[23] => Equal4.IN8
count_in[24] => Equal0.IN7
count_in[24] => Equal1.IN7
count_in[24] => Equal2.IN7
count_in[24] => Equal3.IN7
count_in[24] => Equal4.IN7
count_in[25] => Equal0.IN6
count_in[25] => Equal1.IN6
count_in[25] => Equal2.IN6
count_in[25] => Equal3.IN6
count_in[25] => Equal4.IN6
count_in[26] => Equal0.IN5
count_in[26] => Equal1.IN5
count_in[26] => Equal2.IN5
count_in[26] => Equal3.IN5
count_in[26] => Equal4.IN5
count_in[27] => Equal0.IN4
count_in[27] => Equal1.IN4
count_in[27] => Equal2.IN4
count_in[27] => Equal3.IN4
count_in[27] => Equal4.IN4
count_in[28] => Equal0.IN3
count_in[28] => Equal1.IN3
count_in[28] => Equal2.IN3
count_in[28] => Equal3.IN3
count_in[28] => Equal4.IN3
count_in[29] => Equal0.IN2
count_in[29] => Equal1.IN2
count_in[29] => Equal2.IN2
count_in[29] => Equal3.IN2
count_in[29] => Equal4.IN2
count_in[30] => Equal0.IN1
count_in[30] => Equal1.IN1
count_in[30] => Equal2.IN1
count_in[30] => Equal3.IN1
count_in[30] => Equal4.IN1
count_in[31] => Equal0.IN0
count_in[31] => Equal1.IN0
count_in[31] => Equal2.IN0
count_in[31] => Equal3.IN0
count_in[31] => Equal4.IN0
instruction[0] <= memblock_read[0].DB_MAX_OUTPUT_PORT_TYPE
instruction[1] <= memblock_read[1].DB_MAX_OUTPUT_PORT_TYPE
instruction[2] <= memblock_read[2].DB_MAX_OUTPUT_PORT_TYPE
instruction[3] <= memblock_read[3].DB_MAX_OUTPUT_PORT_TYPE
instruction[4] <= memblock_read[4].DB_MAX_OUTPUT_PORT_TYPE
instruction[5] <= memblock_read[5].DB_MAX_OUTPUT_PORT_TYPE
instruction[6] <= memblock_read[6].DB_MAX_OUTPUT_PORT_TYPE
instruction[7] <= memblock_read[7].DB_MAX_OUTPUT_PORT_TYPE
instruction[8] <= memblock_read[8].DB_MAX_OUTPUT_PORT_TYPE
instruction[9] <= memblock_read[9].DB_MAX_OUTPUT_PORT_TYPE
instruction[10] <= memblock_read[10].DB_MAX_OUTPUT_PORT_TYPE
instruction[11] <= memblock_read[11].DB_MAX_OUTPUT_PORT_TYPE
instruction[12] <= memblock_read[12].DB_MAX_OUTPUT_PORT_TYPE
instruction[13] <= memblock_read[13].DB_MAX_OUTPUT_PORT_TYPE
instruction[14] <= memblock_read[14].DB_MAX_OUTPUT_PORT_TYPE
instruction[15] <= memblock_read[15].DB_MAX_OUTPUT_PORT_TYPE
instruction[16] <= memblock_read[16].DB_MAX_OUTPUT_PORT_TYPE
instruction[17] <= memblock_read[17].DB_MAX_OUTPUT_PORT_TYPE
instruction[18] <= memblock_read[18].DB_MAX_OUTPUT_PORT_TYPE
instruction[19] <= memblock_read[19].DB_MAX_OUTPUT_PORT_TYPE
instruction[20] <= memblock_read[20].DB_MAX_OUTPUT_PORT_TYPE
instruction[21] <= memblock_read[21].DB_MAX_OUTPUT_PORT_TYPE
instruction[22] <= memblock_read[22].DB_MAX_OUTPUT_PORT_TYPE
instruction[23] <= memblock_read[23].DB_MAX_OUTPUT_PORT_TYPE
instruction[24] <= memblock_read[24].DB_MAX_OUTPUT_PORT_TYPE
instruction[25] <= memblock_read[25].DB_MAX_OUTPUT_PORT_TYPE
instruction[26] <= memblock_read[26].DB_MAX_OUTPUT_PORT_TYPE
instruction[27] <= memblock_read[27].DB_MAX_OUTPUT_PORT_TYPE
instruction[28] <= memblock_read[28].DB_MAX_OUTPUT_PORT_TYPE
instruction[29] <= memblock_read[29].DB_MAX_OUTPUT_PORT_TYPE
instruction[30] <= memblock_read[30].DB_MAX_OUTPUT_PORT_TYPE
instruction[31] <= memblock_read[31].DB_MAX_OUTPUT_PORT_TYPE
clock => memblock_read[0].CLK
clock => memblock_read[1].CLK
clock => memblock_read[2].CLK
clock => memblock_read[3].CLK
clock => memblock_read[4].CLK
clock => memblock_read[5].CLK
clock => memblock_read[6].CLK
clock => memblock_read[7].CLK
clock => memblock_read[8].CLK
clock => memblock_read[9].CLK
clock => memblock_read[10].CLK
clock => memblock_read[11].CLK
clock => memblock_read[12].CLK
clock => memblock_read[13].CLK
clock => memblock_read[14].CLK
clock => memblock_read[15].CLK
clock => memblock_read[16].CLK
clock => memblock_read[17].CLK
clock => memblock_read[18].CLK
clock => memblock_read[19].CLK
clock => memblock_read[20].CLK
clock => memblock_read[21].CLK
clock => memblock_read[22].CLK
clock => memblock_read[23].CLK
clock => memblock_read[24].CLK
clock => memblock_read[25].CLK
clock => memblock_read[26].CLK
clock => memblock_read[27].CLK
clock => memblock_read[28].CLK
clock => memblock_read[29].CLK
clock => memblock_read[30].CLK
clock => memblock_read[31].CLK


|fpga_riscv32_minimal|datapath:datapath_0|adder:alu_pc
dataa[0] => Add0.IN32
dataa[1] => Add0.IN31
dataa[2] => Add0.IN30
dataa[3] => Add0.IN29
dataa[4] => Add0.IN28
dataa[5] => Add0.IN27
dataa[6] => Add0.IN26
dataa[7] => Add0.IN25
dataa[8] => Add0.IN24
dataa[9] => Add0.IN23
dataa[10] => Add0.IN22
dataa[11] => Add0.IN21
dataa[12] => Add0.IN20
dataa[13] => Add0.IN19
dataa[14] => Add0.IN18
dataa[15] => Add0.IN17
dataa[16] => Add0.IN16
dataa[17] => Add0.IN15
dataa[18] => Add0.IN14
dataa[19] => Add0.IN13
dataa[20] => Add0.IN12
dataa[21] => Add0.IN11
dataa[22] => Add0.IN10
dataa[23] => Add0.IN9
dataa[24] => Add0.IN8
dataa[25] => Add0.IN7
dataa[26] => Add0.IN6
dataa[27] => Add0.IN5
dataa[28] => Add0.IN4
dataa[29] => Add0.IN3
dataa[30] => Add0.IN2
dataa[31] => Add0.IN1
datab[0] => Add0.IN64
datab[1] => Add0.IN63
datab[2] => Add0.IN62
datab[3] => Add0.IN61
datab[4] => Add0.IN60
datab[5] => Add0.IN59
datab[6] => Add0.IN58
datab[7] => Add0.IN57
datab[8] => Add0.IN56
datab[9] => Add0.IN55
datab[10] => Add0.IN54
datab[11] => Add0.IN53
datab[12] => Add0.IN52
datab[13] => Add0.IN51
datab[14] => Add0.IN50
datab[15] => Add0.IN49
datab[16] => Add0.IN48
datab[17] => Add0.IN47
datab[18] => Add0.IN46
datab[19] => Add0.IN45
datab[20] => Add0.IN44
datab[21] => Add0.IN43
datab[22] => Add0.IN42
datab[23] => Add0.IN41
datab[24] => Add0.IN40
datab[25] => Add0.IN39
datab[26] => Add0.IN38
datab[27] => Add0.IN37
datab[28] => Add0.IN36
datab[29] => Add0.IN35
datab[30] => Add0.IN34
datab[31] => Add0.IN33
sum[0] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
sum[1] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
sum[2] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
sum[3] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
sum[4] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
sum[5] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
sum[6] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
sum[7] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
sum[8] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
sum[9] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
sum[10] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
sum[11] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
sum[12] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
sum[13] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
sum[14] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
sum[15] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
sum[16] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
sum[17] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
sum[18] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
sum[19] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
sum[20] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
sum[21] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
sum[22] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
sum[23] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
sum[24] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
sum[25] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
sum[26] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
sum[27] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
sum[28] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
sum[29] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
sum[30] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
sum[31] <= Add0.DB_MAX_OUTPUT_PORT_TYPE


|fpga_riscv32_minimal|datapath:datapath_0|mux2:pc_mux
value1[0] => result.DATAB
value1[1] => result.DATAB
value1[2] => result.DATAB
value1[3] => result.DATAB
value1[4] => result.DATAB
value1[5] => result.DATAB
value1[6] => result.DATAB
value1[7] => result.DATAB
value1[8] => result.DATAB
value1[9] => result.DATAB
value1[10] => result.DATAB
value1[11] => result.DATAB
value1[12] => result.DATAB
value1[13] => result.DATAB
value1[14] => result.DATAB
value1[15] => result.DATAB
value1[16] => result.DATAB
value1[17] => result.DATAB
value1[18] => result.DATAB
value1[19] => result.DATAB
value1[20] => result.DATAB
value1[21] => result.DATAB
value1[22] => result.DATAB
value1[23] => result.DATAB
value1[24] => result.DATAB
value1[25] => result.DATAB
value1[26] => result.DATAB
value1[27] => result.DATAB
value1[28] => result.DATAB
value1[29] => result.DATAB
value1[30] => result.DATAB
value1[31] => result.DATAB
value2[0] => result.DATAA
value2[1] => result.DATAA
value2[2] => result.DATAA
value2[3] => result.DATAA
value2[4] => result.DATAA
value2[5] => result.DATAA
value2[6] => result.DATAA
value2[7] => result.DATAA
value2[8] => result.DATAA
value2[9] => result.DATAA
value2[10] => result.DATAA
value2[11] => result.DATAA
value2[12] => result.DATAA
value2[13] => result.DATAA
value2[14] => result.DATAA
value2[15] => result.DATAA
value2[16] => result.DATAA
value2[17] => result.DATAA
value2[18] => result.DATAA
value2[19] => result.DATAA
value2[20] => result.DATAA
value2[21] => result.DATAA
value2[22] => result.DATAA
value2[23] => result.DATAA
value2[24] => result.DATAA
value2[25] => result.DATAA
value2[26] => result.DATAA
value2[27] => result.DATAA
value2[28] => result.DATAA
value2[29] => result.DATAA
value2[30] => result.DATAA
value2[31] => result.DATAA
selection => result.OUTPUTSELECT
selection => result.OUTPUTSELECT
selection => result.OUTPUTSELECT
selection => result.OUTPUTSELECT
selection => result.OUTPUTSELECT
selection => result.OUTPUTSELECT
selection => result.OUTPUTSELECT
selection => result.OUTPUTSELECT
selection => result.OUTPUTSELECT
selection => result.OUTPUTSELECT
selection => result.OUTPUTSELECT
selection => result.OUTPUTSELECT
selection => result.OUTPUTSELECT
selection => result.OUTPUTSELECT
selection => result.OUTPUTSELECT
selection => result.OUTPUTSELECT
selection => result.OUTPUTSELECT
selection => result.OUTPUTSELECT
selection => result.OUTPUTSELECT
selection => result.OUTPUTSELECT
selection => result.OUTPUTSELECT
selection => result.OUTPUTSELECT
selection => result.OUTPUTSELECT
selection => result.OUTPUTSELECT
selection => result.OUTPUTSELECT
selection => result.OUTPUTSELECT
selection => result.OUTPUTSELECT
selection => result.OUTPUTSELECT
selection => result.OUTPUTSELECT
selection => result.OUTPUTSELECT
selection => result.OUTPUTSELECT
selection => result.OUTPUTSELECT
mux_result[0] <= result.DB_MAX_OUTPUT_PORT_TYPE
mux_result[1] <= result.DB_MAX_OUTPUT_PORT_TYPE
mux_result[2] <= result.DB_MAX_OUTPUT_PORT_TYPE
mux_result[3] <= result.DB_MAX_OUTPUT_PORT_TYPE
mux_result[4] <= result.DB_MAX_OUTPUT_PORT_TYPE
mux_result[5] <= result.DB_MAX_OUTPUT_PORT_TYPE
mux_result[6] <= result.DB_MAX_OUTPUT_PORT_TYPE
mux_result[7] <= result.DB_MAX_OUTPUT_PORT_TYPE
mux_result[8] <= result.DB_MAX_OUTPUT_PORT_TYPE
mux_result[9] <= result.DB_MAX_OUTPUT_PORT_TYPE
mux_result[10] <= result.DB_MAX_OUTPUT_PORT_TYPE
mux_result[11] <= result.DB_MAX_OUTPUT_PORT_TYPE
mux_result[12] <= result.DB_MAX_OUTPUT_PORT_TYPE
mux_result[13] <= result.DB_MAX_OUTPUT_PORT_TYPE
mux_result[14] <= result.DB_MAX_OUTPUT_PORT_TYPE
mux_result[15] <= result.DB_MAX_OUTPUT_PORT_TYPE
mux_result[16] <= result.DB_MAX_OUTPUT_PORT_TYPE
mux_result[17] <= result.DB_MAX_OUTPUT_PORT_TYPE
mux_result[18] <= result.DB_MAX_OUTPUT_PORT_TYPE
mux_result[19] <= result.DB_MAX_OUTPUT_PORT_TYPE
mux_result[20] <= result.DB_MAX_OUTPUT_PORT_TYPE
mux_result[21] <= result.DB_MAX_OUTPUT_PORT_TYPE
mux_result[22] <= result.DB_MAX_OUTPUT_PORT_TYPE
mux_result[23] <= result.DB_MAX_OUTPUT_PORT_TYPE
mux_result[24] <= result.DB_MAX_OUTPUT_PORT_TYPE
mux_result[25] <= result.DB_MAX_OUTPUT_PORT_TYPE
mux_result[26] <= result.DB_MAX_OUTPUT_PORT_TYPE
mux_result[27] <= result.DB_MAX_OUTPUT_PORT_TYPE
mux_result[28] <= result.DB_MAX_OUTPUT_PORT_TYPE
mux_result[29] <= result.DB_MAX_OUTPUT_PORT_TYPE
mux_result[30] <= result.DB_MAX_OUTPUT_PORT_TYPE
mux_result[31] <= result.DB_MAX_OUTPUT_PORT_TYPE


|fpga_riscv32_minimal|datapath:datapath_0|ifid_register:IF_ID_PLR
clock => register32b:ifid_instruction_register.clock
clock => register32b:ifid_pc_count_register.clock
clock => register32b:ifid_pc_added_register.clock
clear => register32b:ifid_instruction_register.clear
clear => register32b:ifid_pc_count_register.clear
clear => register32b:ifid_pc_added_register.clear
enable => ~NO_FANOUT~
pc_count_in[0] => register32b:ifid_pc_count_register.reg_in[0]
pc_count_in[1] => register32b:ifid_pc_count_register.reg_in[1]
pc_count_in[2] => register32b:ifid_pc_count_register.reg_in[2]
pc_count_in[3] => register32b:ifid_pc_count_register.reg_in[3]
pc_count_in[4] => register32b:ifid_pc_count_register.reg_in[4]
pc_count_in[5] => register32b:ifid_pc_count_register.reg_in[5]
pc_count_in[6] => register32b:ifid_pc_count_register.reg_in[6]
pc_count_in[7] => register32b:ifid_pc_count_register.reg_in[7]
pc_count_in[8] => register32b:ifid_pc_count_register.reg_in[8]
pc_count_in[9] => register32b:ifid_pc_count_register.reg_in[9]
pc_count_in[10] => register32b:ifid_pc_count_register.reg_in[10]
pc_count_in[11] => register32b:ifid_pc_count_register.reg_in[11]
pc_count_in[12] => register32b:ifid_pc_count_register.reg_in[12]
pc_count_in[13] => register32b:ifid_pc_count_register.reg_in[13]
pc_count_in[14] => register32b:ifid_pc_count_register.reg_in[14]
pc_count_in[15] => register32b:ifid_pc_count_register.reg_in[15]
pc_count_in[16] => register32b:ifid_pc_count_register.reg_in[16]
pc_count_in[17] => register32b:ifid_pc_count_register.reg_in[17]
pc_count_in[18] => register32b:ifid_pc_count_register.reg_in[18]
pc_count_in[19] => register32b:ifid_pc_count_register.reg_in[19]
pc_count_in[20] => register32b:ifid_pc_count_register.reg_in[20]
pc_count_in[21] => register32b:ifid_pc_count_register.reg_in[21]
pc_count_in[22] => register32b:ifid_pc_count_register.reg_in[22]
pc_count_in[23] => register32b:ifid_pc_count_register.reg_in[23]
pc_count_in[24] => register32b:ifid_pc_count_register.reg_in[24]
pc_count_in[25] => register32b:ifid_pc_count_register.reg_in[25]
pc_count_in[26] => register32b:ifid_pc_count_register.reg_in[26]
pc_count_in[27] => register32b:ifid_pc_count_register.reg_in[27]
pc_count_in[28] => register32b:ifid_pc_count_register.reg_in[28]
pc_count_in[29] => register32b:ifid_pc_count_register.reg_in[29]
pc_count_in[30] => register32b:ifid_pc_count_register.reg_in[30]
pc_count_in[31] => register32b:ifid_pc_count_register.reg_in[31]
pc_added_in[0] => register32b:ifid_pc_added_register.reg_in[0]
pc_added_in[1] => register32b:ifid_pc_added_register.reg_in[1]
pc_added_in[2] => register32b:ifid_pc_added_register.reg_in[2]
pc_added_in[3] => register32b:ifid_pc_added_register.reg_in[3]
pc_added_in[4] => register32b:ifid_pc_added_register.reg_in[4]
pc_added_in[5] => register32b:ifid_pc_added_register.reg_in[5]
pc_added_in[6] => register32b:ifid_pc_added_register.reg_in[6]
pc_added_in[7] => register32b:ifid_pc_added_register.reg_in[7]
pc_added_in[8] => register32b:ifid_pc_added_register.reg_in[8]
pc_added_in[9] => register32b:ifid_pc_added_register.reg_in[9]
pc_added_in[10] => register32b:ifid_pc_added_register.reg_in[10]
pc_added_in[11] => register32b:ifid_pc_added_register.reg_in[11]
pc_added_in[12] => register32b:ifid_pc_added_register.reg_in[12]
pc_added_in[13] => register32b:ifid_pc_added_register.reg_in[13]
pc_added_in[14] => register32b:ifid_pc_added_register.reg_in[14]
pc_added_in[15] => register32b:ifid_pc_added_register.reg_in[15]
pc_added_in[16] => register32b:ifid_pc_added_register.reg_in[16]
pc_added_in[17] => register32b:ifid_pc_added_register.reg_in[17]
pc_added_in[18] => register32b:ifid_pc_added_register.reg_in[18]
pc_added_in[19] => register32b:ifid_pc_added_register.reg_in[19]
pc_added_in[20] => register32b:ifid_pc_added_register.reg_in[20]
pc_added_in[21] => register32b:ifid_pc_added_register.reg_in[21]
pc_added_in[22] => register32b:ifid_pc_added_register.reg_in[22]
pc_added_in[23] => register32b:ifid_pc_added_register.reg_in[23]
pc_added_in[24] => register32b:ifid_pc_added_register.reg_in[24]
pc_added_in[25] => register32b:ifid_pc_added_register.reg_in[25]
pc_added_in[26] => register32b:ifid_pc_added_register.reg_in[26]
pc_added_in[27] => register32b:ifid_pc_added_register.reg_in[27]
pc_added_in[28] => register32b:ifid_pc_added_register.reg_in[28]
pc_added_in[29] => register32b:ifid_pc_added_register.reg_in[29]
pc_added_in[30] => register32b:ifid_pc_added_register.reg_in[30]
pc_added_in[31] => register32b:ifid_pc_added_register.reg_in[31]
pc_count_out[0] <= register32b:ifid_pc_count_register.reg_out[0]
pc_count_out[1] <= register32b:ifid_pc_count_register.reg_out[1]
pc_count_out[2] <= register32b:ifid_pc_count_register.reg_out[2]
pc_count_out[3] <= register32b:ifid_pc_count_register.reg_out[3]
pc_count_out[4] <= register32b:ifid_pc_count_register.reg_out[4]
pc_count_out[5] <= register32b:ifid_pc_count_register.reg_out[5]
pc_count_out[6] <= register32b:ifid_pc_count_register.reg_out[6]
pc_count_out[7] <= register32b:ifid_pc_count_register.reg_out[7]
pc_count_out[8] <= register32b:ifid_pc_count_register.reg_out[8]
pc_count_out[9] <= register32b:ifid_pc_count_register.reg_out[9]
pc_count_out[10] <= register32b:ifid_pc_count_register.reg_out[10]
pc_count_out[11] <= register32b:ifid_pc_count_register.reg_out[11]
pc_count_out[12] <= register32b:ifid_pc_count_register.reg_out[12]
pc_count_out[13] <= register32b:ifid_pc_count_register.reg_out[13]
pc_count_out[14] <= register32b:ifid_pc_count_register.reg_out[14]
pc_count_out[15] <= register32b:ifid_pc_count_register.reg_out[15]
pc_count_out[16] <= register32b:ifid_pc_count_register.reg_out[16]
pc_count_out[17] <= register32b:ifid_pc_count_register.reg_out[17]
pc_count_out[18] <= register32b:ifid_pc_count_register.reg_out[18]
pc_count_out[19] <= register32b:ifid_pc_count_register.reg_out[19]
pc_count_out[20] <= register32b:ifid_pc_count_register.reg_out[20]
pc_count_out[21] <= register32b:ifid_pc_count_register.reg_out[21]
pc_count_out[22] <= register32b:ifid_pc_count_register.reg_out[22]
pc_count_out[23] <= register32b:ifid_pc_count_register.reg_out[23]
pc_count_out[24] <= register32b:ifid_pc_count_register.reg_out[24]
pc_count_out[25] <= register32b:ifid_pc_count_register.reg_out[25]
pc_count_out[26] <= register32b:ifid_pc_count_register.reg_out[26]
pc_count_out[27] <= register32b:ifid_pc_count_register.reg_out[27]
pc_count_out[28] <= register32b:ifid_pc_count_register.reg_out[28]
pc_count_out[29] <= register32b:ifid_pc_count_register.reg_out[29]
pc_count_out[30] <= register32b:ifid_pc_count_register.reg_out[30]
pc_count_out[31] <= register32b:ifid_pc_count_register.reg_out[31]
pc_added_out[0] <= register32b:ifid_pc_added_register.reg_out[0]
pc_added_out[1] <= register32b:ifid_pc_added_register.reg_out[1]
pc_added_out[2] <= register32b:ifid_pc_added_register.reg_out[2]
pc_added_out[3] <= register32b:ifid_pc_added_register.reg_out[3]
pc_added_out[4] <= register32b:ifid_pc_added_register.reg_out[4]
pc_added_out[5] <= register32b:ifid_pc_added_register.reg_out[5]
pc_added_out[6] <= register32b:ifid_pc_added_register.reg_out[6]
pc_added_out[7] <= register32b:ifid_pc_added_register.reg_out[7]
pc_added_out[8] <= register32b:ifid_pc_added_register.reg_out[8]
pc_added_out[9] <= register32b:ifid_pc_added_register.reg_out[9]
pc_added_out[10] <= register32b:ifid_pc_added_register.reg_out[10]
pc_added_out[11] <= register32b:ifid_pc_added_register.reg_out[11]
pc_added_out[12] <= register32b:ifid_pc_added_register.reg_out[12]
pc_added_out[13] <= register32b:ifid_pc_added_register.reg_out[13]
pc_added_out[14] <= register32b:ifid_pc_added_register.reg_out[14]
pc_added_out[15] <= register32b:ifid_pc_added_register.reg_out[15]
pc_added_out[16] <= register32b:ifid_pc_added_register.reg_out[16]
pc_added_out[17] <= register32b:ifid_pc_added_register.reg_out[17]
pc_added_out[18] <= register32b:ifid_pc_added_register.reg_out[18]
pc_added_out[19] <= register32b:ifid_pc_added_register.reg_out[19]
pc_added_out[20] <= register32b:ifid_pc_added_register.reg_out[20]
pc_added_out[21] <= register32b:ifid_pc_added_register.reg_out[21]
pc_added_out[22] <= register32b:ifid_pc_added_register.reg_out[22]
pc_added_out[23] <= register32b:ifid_pc_added_register.reg_out[23]
pc_added_out[24] <= register32b:ifid_pc_added_register.reg_out[24]
pc_added_out[25] <= register32b:ifid_pc_added_register.reg_out[25]
pc_added_out[26] <= register32b:ifid_pc_added_register.reg_out[26]
pc_added_out[27] <= register32b:ifid_pc_added_register.reg_out[27]
pc_added_out[28] <= register32b:ifid_pc_added_register.reg_out[28]
pc_added_out[29] <= register32b:ifid_pc_added_register.reg_out[29]
pc_added_out[30] <= register32b:ifid_pc_added_register.reg_out[30]
pc_added_out[31] <= register32b:ifid_pc_added_register.reg_out[31]
instruction_data_in[0] => register32b:ifid_instruction_register.reg_in[0]
instruction_data_in[1] => register32b:ifid_instruction_register.reg_in[1]
instruction_data_in[2] => register32b:ifid_instruction_register.reg_in[2]
instruction_data_in[3] => register32b:ifid_instruction_register.reg_in[3]
instruction_data_in[4] => register32b:ifid_instruction_register.reg_in[4]
instruction_data_in[5] => register32b:ifid_instruction_register.reg_in[5]
instruction_data_in[6] => register32b:ifid_instruction_register.reg_in[6]
instruction_data_in[7] => register32b:ifid_instruction_register.reg_in[7]
instruction_data_in[8] => register32b:ifid_instruction_register.reg_in[8]
instruction_data_in[9] => register32b:ifid_instruction_register.reg_in[9]
instruction_data_in[10] => register32b:ifid_instruction_register.reg_in[10]
instruction_data_in[11] => register32b:ifid_instruction_register.reg_in[11]
instruction_data_in[12] => register32b:ifid_instruction_register.reg_in[12]
instruction_data_in[13] => register32b:ifid_instruction_register.reg_in[13]
instruction_data_in[14] => register32b:ifid_instruction_register.reg_in[14]
instruction_data_in[15] => register32b:ifid_instruction_register.reg_in[15]
instruction_data_in[16] => register32b:ifid_instruction_register.reg_in[16]
instruction_data_in[17] => register32b:ifid_instruction_register.reg_in[17]
instruction_data_in[18] => register32b:ifid_instruction_register.reg_in[18]
instruction_data_in[19] => register32b:ifid_instruction_register.reg_in[19]
instruction_data_in[20] => register32b:ifid_instruction_register.reg_in[20]
instruction_data_in[21] => register32b:ifid_instruction_register.reg_in[21]
instruction_data_in[22] => register32b:ifid_instruction_register.reg_in[22]
instruction_data_in[23] => register32b:ifid_instruction_register.reg_in[23]
instruction_data_in[24] => register32b:ifid_instruction_register.reg_in[24]
instruction_data_in[25] => register32b:ifid_instruction_register.reg_in[25]
instruction_data_in[26] => register32b:ifid_instruction_register.reg_in[26]
instruction_data_in[27] => register32b:ifid_instruction_register.reg_in[27]
instruction_data_in[28] => register32b:ifid_instruction_register.reg_in[28]
instruction_data_in[29] => register32b:ifid_instruction_register.reg_in[29]
instruction_data_in[30] => register32b:ifid_instruction_register.reg_in[30]
instruction_data_in[31] => register32b:ifid_instruction_register.reg_in[31]
instruction_data_out[0] <= register32b:ifid_instruction_register.reg_out[0]
instruction_data_out[1] <= register32b:ifid_instruction_register.reg_out[1]
instruction_data_out[2] <= register32b:ifid_instruction_register.reg_out[2]
instruction_data_out[3] <= register32b:ifid_instruction_register.reg_out[3]
instruction_data_out[4] <= register32b:ifid_instruction_register.reg_out[4]
instruction_data_out[5] <= register32b:ifid_instruction_register.reg_out[5]
instruction_data_out[6] <= register32b:ifid_instruction_register.reg_out[6]
instruction_data_out[7] <= register32b:ifid_instruction_register.reg_out[7]
instruction_data_out[8] <= register32b:ifid_instruction_register.reg_out[8]
instruction_data_out[9] <= register32b:ifid_instruction_register.reg_out[9]
instruction_data_out[10] <= register32b:ifid_instruction_register.reg_out[10]
instruction_data_out[11] <= register32b:ifid_instruction_register.reg_out[11]
instruction_data_out[12] <= register32b:ifid_instruction_register.reg_out[12]
instruction_data_out[13] <= register32b:ifid_instruction_register.reg_out[13]
instruction_data_out[14] <= register32b:ifid_instruction_register.reg_out[14]
instruction_data_out[15] <= register32b:ifid_instruction_register.reg_out[15]
instruction_data_out[16] <= register32b:ifid_instruction_register.reg_out[16]
instruction_data_out[17] <= register32b:ifid_instruction_register.reg_out[17]
instruction_data_out[18] <= register32b:ifid_instruction_register.reg_out[18]
instruction_data_out[19] <= register32b:ifid_instruction_register.reg_out[19]
instruction_data_out[20] <= register32b:ifid_instruction_register.reg_out[20]
instruction_data_out[21] <= register32b:ifid_instruction_register.reg_out[21]
instruction_data_out[22] <= register32b:ifid_instruction_register.reg_out[22]
instruction_data_out[23] <= register32b:ifid_instruction_register.reg_out[23]
instruction_data_out[24] <= register32b:ifid_instruction_register.reg_out[24]
instruction_data_out[25] <= register32b:ifid_instruction_register.reg_out[25]
instruction_data_out[26] <= register32b:ifid_instruction_register.reg_out[26]
instruction_data_out[27] <= register32b:ifid_instruction_register.reg_out[27]
instruction_data_out[28] <= register32b:ifid_instruction_register.reg_out[28]
instruction_data_out[29] <= register32b:ifid_instruction_register.reg_out[29]
instruction_data_out[30] <= register32b:ifid_instruction_register.reg_out[30]
instruction_data_out[31] <= register32b:ifid_instruction_register.reg_out[31]


|fpga_riscv32_minimal|datapath:datapath_0|ifid_register:IF_ID_PLR|register32b:ifid_instruction_register
clock => register_value[0].CLK
clock => register_value[1].CLK
clock => register_value[2].CLK
clock => register_value[3].CLK
clock => register_value[4].CLK
clock => register_value[5].CLK
clock => register_value[6].CLK
clock => register_value[7].CLK
clock => register_value[8].CLK
clock => register_value[9].CLK
clock => register_value[10].CLK
clock => register_value[11].CLK
clock => register_value[12].CLK
clock => register_value[13].CLK
clock => register_value[14].CLK
clock => register_value[15].CLK
clock => register_value[16].CLK
clock => register_value[17].CLK
clock => register_value[18].CLK
clock => register_value[19].CLK
clock => register_value[20].CLK
clock => register_value[21].CLK
clock => register_value[22].CLK
clock => register_value[23].CLK
clock => register_value[24].CLK
clock => register_value[25].CLK
clock => register_value[26].CLK
clock => register_value[27].CLK
clock => register_value[28].CLK
clock => register_value[29].CLK
clock => register_value[30].CLK
clock => register_value[31].CLK
clear => register_value[0].ACLR
clear => register_value[1].ACLR
clear => register_value[2].ACLR
clear => register_value[3].ACLR
clear => register_value[4].ACLR
clear => register_value[5].ACLR
clear => register_value[6].ACLR
clear => register_value[7].ACLR
clear => register_value[8].ACLR
clear => register_value[9].ACLR
clear => register_value[10].ACLR
clear => register_value[11].ACLR
clear => register_value[12].ACLR
clear => register_value[13].ACLR
clear => register_value[14].ACLR
clear => register_value[15].ACLR
clear => register_value[16].ACLR
clear => register_value[17].ACLR
clear => register_value[18].ACLR
clear => register_value[19].ACLR
clear => register_value[20].ACLR
clear => register_value[21].ACLR
clear => register_value[22].ACLR
clear => register_value[23].ACLR
clear => register_value[24].ACLR
clear => register_value[25].ACLR
clear => register_value[26].ACLR
clear => register_value[27].ACLR
clear => register_value[28].ACLR
clear => register_value[29].ACLR
clear => register_value[30].ACLR
clear => register_value[31].ACLR
load => register_value[31].ENA
load => register_value[30].ENA
load => register_value[29].ENA
load => register_value[28].ENA
load => register_value[27].ENA
load => register_value[26].ENA
load => register_value[25].ENA
load => register_value[24].ENA
load => register_value[23].ENA
load => register_value[22].ENA
load => register_value[21].ENA
load => register_value[20].ENA
load => register_value[19].ENA
load => register_value[18].ENA
load => register_value[17].ENA
load => register_value[16].ENA
load => register_value[15].ENA
load => register_value[14].ENA
load => register_value[13].ENA
load => register_value[12].ENA
load => register_value[11].ENA
load => register_value[10].ENA
load => register_value[9].ENA
load => register_value[8].ENA
load => register_value[7].ENA
load => register_value[6].ENA
load => register_value[5].ENA
load => register_value[4].ENA
load => register_value[3].ENA
load => register_value[2].ENA
load => register_value[1].ENA
load => register_value[0].ENA
reg_in[0] => register_value[0].DATAIN
reg_in[1] => register_value[1].DATAIN
reg_in[2] => register_value[2].DATAIN
reg_in[3] => register_value[3].DATAIN
reg_in[4] => register_value[4].DATAIN
reg_in[5] => register_value[5].DATAIN
reg_in[6] => register_value[6].DATAIN
reg_in[7] => register_value[7].DATAIN
reg_in[8] => register_value[8].DATAIN
reg_in[9] => register_value[9].DATAIN
reg_in[10] => register_value[10].DATAIN
reg_in[11] => register_value[11].DATAIN
reg_in[12] => register_value[12].DATAIN
reg_in[13] => register_value[13].DATAIN
reg_in[14] => register_value[14].DATAIN
reg_in[15] => register_value[15].DATAIN
reg_in[16] => register_value[16].DATAIN
reg_in[17] => register_value[17].DATAIN
reg_in[18] => register_value[18].DATAIN
reg_in[19] => register_value[19].DATAIN
reg_in[20] => register_value[20].DATAIN
reg_in[21] => register_value[21].DATAIN
reg_in[22] => register_value[22].DATAIN
reg_in[23] => register_value[23].DATAIN
reg_in[24] => register_value[24].DATAIN
reg_in[25] => register_value[25].DATAIN
reg_in[26] => register_value[26].DATAIN
reg_in[27] => register_value[27].DATAIN
reg_in[28] => register_value[28].DATAIN
reg_in[29] => register_value[29].DATAIN
reg_in[30] => register_value[30].DATAIN
reg_in[31] => register_value[31].DATAIN
reg_out[0] <= register_value[0].DB_MAX_OUTPUT_PORT_TYPE
reg_out[1] <= register_value[1].DB_MAX_OUTPUT_PORT_TYPE
reg_out[2] <= register_value[2].DB_MAX_OUTPUT_PORT_TYPE
reg_out[3] <= register_value[3].DB_MAX_OUTPUT_PORT_TYPE
reg_out[4] <= register_value[4].DB_MAX_OUTPUT_PORT_TYPE
reg_out[5] <= register_value[5].DB_MAX_OUTPUT_PORT_TYPE
reg_out[6] <= register_value[6].DB_MAX_OUTPUT_PORT_TYPE
reg_out[7] <= register_value[7].DB_MAX_OUTPUT_PORT_TYPE
reg_out[8] <= register_value[8].DB_MAX_OUTPUT_PORT_TYPE
reg_out[9] <= register_value[9].DB_MAX_OUTPUT_PORT_TYPE
reg_out[10] <= register_value[10].DB_MAX_OUTPUT_PORT_TYPE
reg_out[11] <= register_value[11].DB_MAX_OUTPUT_PORT_TYPE
reg_out[12] <= register_value[12].DB_MAX_OUTPUT_PORT_TYPE
reg_out[13] <= register_value[13].DB_MAX_OUTPUT_PORT_TYPE
reg_out[14] <= register_value[14].DB_MAX_OUTPUT_PORT_TYPE
reg_out[15] <= register_value[15].DB_MAX_OUTPUT_PORT_TYPE
reg_out[16] <= register_value[16].DB_MAX_OUTPUT_PORT_TYPE
reg_out[17] <= register_value[17].DB_MAX_OUTPUT_PORT_TYPE
reg_out[18] <= register_value[18].DB_MAX_OUTPUT_PORT_TYPE
reg_out[19] <= register_value[19].DB_MAX_OUTPUT_PORT_TYPE
reg_out[20] <= register_value[20].DB_MAX_OUTPUT_PORT_TYPE
reg_out[21] <= register_value[21].DB_MAX_OUTPUT_PORT_TYPE
reg_out[22] <= register_value[22].DB_MAX_OUTPUT_PORT_TYPE
reg_out[23] <= register_value[23].DB_MAX_OUTPUT_PORT_TYPE
reg_out[24] <= register_value[24].DB_MAX_OUTPUT_PORT_TYPE
reg_out[25] <= register_value[25].DB_MAX_OUTPUT_PORT_TYPE
reg_out[26] <= register_value[26].DB_MAX_OUTPUT_PORT_TYPE
reg_out[27] <= register_value[27].DB_MAX_OUTPUT_PORT_TYPE
reg_out[28] <= register_value[28].DB_MAX_OUTPUT_PORT_TYPE
reg_out[29] <= register_value[29].DB_MAX_OUTPUT_PORT_TYPE
reg_out[30] <= register_value[30].DB_MAX_OUTPUT_PORT_TYPE
reg_out[31] <= register_value[31].DB_MAX_OUTPUT_PORT_TYPE


|fpga_riscv32_minimal|datapath:datapath_0|ifid_register:IF_ID_PLR|register32b:ifid_pc_count_register
clock => register_value[0].CLK
clock => register_value[1].CLK
clock => register_value[2].CLK
clock => register_value[3].CLK
clock => register_value[4].CLK
clock => register_value[5].CLK
clock => register_value[6].CLK
clock => register_value[7].CLK
clock => register_value[8].CLK
clock => register_value[9].CLK
clock => register_value[10].CLK
clock => register_value[11].CLK
clock => register_value[12].CLK
clock => register_value[13].CLK
clock => register_value[14].CLK
clock => register_value[15].CLK
clock => register_value[16].CLK
clock => register_value[17].CLK
clock => register_value[18].CLK
clock => register_value[19].CLK
clock => register_value[20].CLK
clock => register_value[21].CLK
clock => register_value[22].CLK
clock => register_value[23].CLK
clock => register_value[24].CLK
clock => register_value[25].CLK
clock => register_value[26].CLK
clock => register_value[27].CLK
clock => register_value[28].CLK
clock => register_value[29].CLK
clock => register_value[30].CLK
clock => register_value[31].CLK
clear => register_value[0].ACLR
clear => register_value[1].ACLR
clear => register_value[2].ACLR
clear => register_value[3].ACLR
clear => register_value[4].ACLR
clear => register_value[5].ACLR
clear => register_value[6].ACLR
clear => register_value[7].ACLR
clear => register_value[8].ACLR
clear => register_value[9].ACLR
clear => register_value[10].ACLR
clear => register_value[11].ACLR
clear => register_value[12].ACLR
clear => register_value[13].ACLR
clear => register_value[14].ACLR
clear => register_value[15].ACLR
clear => register_value[16].ACLR
clear => register_value[17].ACLR
clear => register_value[18].ACLR
clear => register_value[19].ACLR
clear => register_value[20].ACLR
clear => register_value[21].ACLR
clear => register_value[22].ACLR
clear => register_value[23].ACLR
clear => register_value[24].ACLR
clear => register_value[25].ACLR
clear => register_value[26].ACLR
clear => register_value[27].ACLR
clear => register_value[28].ACLR
clear => register_value[29].ACLR
clear => register_value[30].ACLR
clear => register_value[31].ACLR
load => register_value[31].ENA
load => register_value[30].ENA
load => register_value[29].ENA
load => register_value[28].ENA
load => register_value[27].ENA
load => register_value[26].ENA
load => register_value[25].ENA
load => register_value[24].ENA
load => register_value[23].ENA
load => register_value[22].ENA
load => register_value[21].ENA
load => register_value[20].ENA
load => register_value[19].ENA
load => register_value[18].ENA
load => register_value[17].ENA
load => register_value[16].ENA
load => register_value[15].ENA
load => register_value[14].ENA
load => register_value[13].ENA
load => register_value[12].ENA
load => register_value[11].ENA
load => register_value[10].ENA
load => register_value[9].ENA
load => register_value[8].ENA
load => register_value[7].ENA
load => register_value[6].ENA
load => register_value[5].ENA
load => register_value[4].ENA
load => register_value[3].ENA
load => register_value[2].ENA
load => register_value[1].ENA
load => register_value[0].ENA
reg_in[0] => register_value[0].DATAIN
reg_in[1] => register_value[1].DATAIN
reg_in[2] => register_value[2].DATAIN
reg_in[3] => register_value[3].DATAIN
reg_in[4] => register_value[4].DATAIN
reg_in[5] => register_value[5].DATAIN
reg_in[6] => register_value[6].DATAIN
reg_in[7] => register_value[7].DATAIN
reg_in[8] => register_value[8].DATAIN
reg_in[9] => register_value[9].DATAIN
reg_in[10] => register_value[10].DATAIN
reg_in[11] => register_value[11].DATAIN
reg_in[12] => register_value[12].DATAIN
reg_in[13] => register_value[13].DATAIN
reg_in[14] => register_value[14].DATAIN
reg_in[15] => register_value[15].DATAIN
reg_in[16] => register_value[16].DATAIN
reg_in[17] => register_value[17].DATAIN
reg_in[18] => register_value[18].DATAIN
reg_in[19] => register_value[19].DATAIN
reg_in[20] => register_value[20].DATAIN
reg_in[21] => register_value[21].DATAIN
reg_in[22] => register_value[22].DATAIN
reg_in[23] => register_value[23].DATAIN
reg_in[24] => register_value[24].DATAIN
reg_in[25] => register_value[25].DATAIN
reg_in[26] => register_value[26].DATAIN
reg_in[27] => register_value[27].DATAIN
reg_in[28] => register_value[28].DATAIN
reg_in[29] => register_value[29].DATAIN
reg_in[30] => register_value[30].DATAIN
reg_in[31] => register_value[31].DATAIN
reg_out[0] <= register_value[0].DB_MAX_OUTPUT_PORT_TYPE
reg_out[1] <= register_value[1].DB_MAX_OUTPUT_PORT_TYPE
reg_out[2] <= register_value[2].DB_MAX_OUTPUT_PORT_TYPE
reg_out[3] <= register_value[3].DB_MAX_OUTPUT_PORT_TYPE
reg_out[4] <= register_value[4].DB_MAX_OUTPUT_PORT_TYPE
reg_out[5] <= register_value[5].DB_MAX_OUTPUT_PORT_TYPE
reg_out[6] <= register_value[6].DB_MAX_OUTPUT_PORT_TYPE
reg_out[7] <= register_value[7].DB_MAX_OUTPUT_PORT_TYPE
reg_out[8] <= register_value[8].DB_MAX_OUTPUT_PORT_TYPE
reg_out[9] <= register_value[9].DB_MAX_OUTPUT_PORT_TYPE
reg_out[10] <= register_value[10].DB_MAX_OUTPUT_PORT_TYPE
reg_out[11] <= register_value[11].DB_MAX_OUTPUT_PORT_TYPE
reg_out[12] <= register_value[12].DB_MAX_OUTPUT_PORT_TYPE
reg_out[13] <= register_value[13].DB_MAX_OUTPUT_PORT_TYPE
reg_out[14] <= register_value[14].DB_MAX_OUTPUT_PORT_TYPE
reg_out[15] <= register_value[15].DB_MAX_OUTPUT_PORT_TYPE
reg_out[16] <= register_value[16].DB_MAX_OUTPUT_PORT_TYPE
reg_out[17] <= register_value[17].DB_MAX_OUTPUT_PORT_TYPE
reg_out[18] <= register_value[18].DB_MAX_OUTPUT_PORT_TYPE
reg_out[19] <= register_value[19].DB_MAX_OUTPUT_PORT_TYPE
reg_out[20] <= register_value[20].DB_MAX_OUTPUT_PORT_TYPE
reg_out[21] <= register_value[21].DB_MAX_OUTPUT_PORT_TYPE
reg_out[22] <= register_value[22].DB_MAX_OUTPUT_PORT_TYPE
reg_out[23] <= register_value[23].DB_MAX_OUTPUT_PORT_TYPE
reg_out[24] <= register_value[24].DB_MAX_OUTPUT_PORT_TYPE
reg_out[25] <= register_value[25].DB_MAX_OUTPUT_PORT_TYPE
reg_out[26] <= register_value[26].DB_MAX_OUTPUT_PORT_TYPE
reg_out[27] <= register_value[27].DB_MAX_OUTPUT_PORT_TYPE
reg_out[28] <= register_value[28].DB_MAX_OUTPUT_PORT_TYPE
reg_out[29] <= register_value[29].DB_MAX_OUTPUT_PORT_TYPE
reg_out[30] <= register_value[30].DB_MAX_OUTPUT_PORT_TYPE
reg_out[31] <= register_value[31].DB_MAX_OUTPUT_PORT_TYPE


|fpga_riscv32_minimal|datapath:datapath_0|ifid_register:IF_ID_PLR|register32b:ifid_pc_added_register
clock => register_value[0].CLK
clock => register_value[1].CLK
clock => register_value[2].CLK
clock => register_value[3].CLK
clock => register_value[4].CLK
clock => register_value[5].CLK
clock => register_value[6].CLK
clock => register_value[7].CLK
clock => register_value[8].CLK
clock => register_value[9].CLK
clock => register_value[10].CLK
clock => register_value[11].CLK
clock => register_value[12].CLK
clock => register_value[13].CLK
clock => register_value[14].CLK
clock => register_value[15].CLK
clock => register_value[16].CLK
clock => register_value[17].CLK
clock => register_value[18].CLK
clock => register_value[19].CLK
clock => register_value[20].CLK
clock => register_value[21].CLK
clock => register_value[22].CLK
clock => register_value[23].CLK
clock => register_value[24].CLK
clock => register_value[25].CLK
clock => register_value[26].CLK
clock => register_value[27].CLK
clock => register_value[28].CLK
clock => register_value[29].CLK
clock => register_value[30].CLK
clock => register_value[31].CLK
clear => register_value[0].ACLR
clear => register_value[1].ACLR
clear => register_value[2].ACLR
clear => register_value[3].ACLR
clear => register_value[4].ACLR
clear => register_value[5].ACLR
clear => register_value[6].ACLR
clear => register_value[7].ACLR
clear => register_value[8].ACLR
clear => register_value[9].ACLR
clear => register_value[10].ACLR
clear => register_value[11].ACLR
clear => register_value[12].ACLR
clear => register_value[13].ACLR
clear => register_value[14].ACLR
clear => register_value[15].ACLR
clear => register_value[16].ACLR
clear => register_value[17].ACLR
clear => register_value[18].ACLR
clear => register_value[19].ACLR
clear => register_value[20].ACLR
clear => register_value[21].ACLR
clear => register_value[22].ACLR
clear => register_value[23].ACLR
clear => register_value[24].ACLR
clear => register_value[25].ACLR
clear => register_value[26].ACLR
clear => register_value[27].ACLR
clear => register_value[28].ACLR
clear => register_value[29].ACLR
clear => register_value[30].ACLR
clear => register_value[31].ACLR
load => register_value[31].ENA
load => register_value[30].ENA
load => register_value[29].ENA
load => register_value[28].ENA
load => register_value[27].ENA
load => register_value[26].ENA
load => register_value[25].ENA
load => register_value[24].ENA
load => register_value[23].ENA
load => register_value[22].ENA
load => register_value[21].ENA
load => register_value[20].ENA
load => register_value[19].ENA
load => register_value[18].ENA
load => register_value[17].ENA
load => register_value[16].ENA
load => register_value[15].ENA
load => register_value[14].ENA
load => register_value[13].ENA
load => register_value[12].ENA
load => register_value[11].ENA
load => register_value[10].ENA
load => register_value[9].ENA
load => register_value[8].ENA
load => register_value[7].ENA
load => register_value[6].ENA
load => register_value[5].ENA
load => register_value[4].ENA
load => register_value[3].ENA
load => register_value[2].ENA
load => register_value[1].ENA
load => register_value[0].ENA
reg_in[0] => register_value[0].DATAIN
reg_in[1] => register_value[1].DATAIN
reg_in[2] => register_value[2].DATAIN
reg_in[3] => register_value[3].DATAIN
reg_in[4] => register_value[4].DATAIN
reg_in[5] => register_value[5].DATAIN
reg_in[6] => register_value[6].DATAIN
reg_in[7] => register_value[7].DATAIN
reg_in[8] => register_value[8].DATAIN
reg_in[9] => register_value[9].DATAIN
reg_in[10] => register_value[10].DATAIN
reg_in[11] => register_value[11].DATAIN
reg_in[12] => register_value[12].DATAIN
reg_in[13] => register_value[13].DATAIN
reg_in[14] => register_value[14].DATAIN
reg_in[15] => register_value[15].DATAIN
reg_in[16] => register_value[16].DATAIN
reg_in[17] => register_value[17].DATAIN
reg_in[18] => register_value[18].DATAIN
reg_in[19] => register_value[19].DATAIN
reg_in[20] => register_value[20].DATAIN
reg_in[21] => register_value[21].DATAIN
reg_in[22] => register_value[22].DATAIN
reg_in[23] => register_value[23].DATAIN
reg_in[24] => register_value[24].DATAIN
reg_in[25] => register_value[25].DATAIN
reg_in[26] => register_value[26].DATAIN
reg_in[27] => register_value[27].DATAIN
reg_in[28] => register_value[28].DATAIN
reg_in[29] => register_value[29].DATAIN
reg_in[30] => register_value[30].DATAIN
reg_in[31] => register_value[31].DATAIN
reg_out[0] <= register_value[0].DB_MAX_OUTPUT_PORT_TYPE
reg_out[1] <= register_value[1].DB_MAX_OUTPUT_PORT_TYPE
reg_out[2] <= register_value[2].DB_MAX_OUTPUT_PORT_TYPE
reg_out[3] <= register_value[3].DB_MAX_OUTPUT_PORT_TYPE
reg_out[4] <= register_value[4].DB_MAX_OUTPUT_PORT_TYPE
reg_out[5] <= register_value[5].DB_MAX_OUTPUT_PORT_TYPE
reg_out[6] <= register_value[6].DB_MAX_OUTPUT_PORT_TYPE
reg_out[7] <= register_value[7].DB_MAX_OUTPUT_PORT_TYPE
reg_out[8] <= register_value[8].DB_MAX_OUTPUT_PORT_TYPE
reg_out[9] <= register_value[9].DB_MAX_OUTPUT_PORT_TYPE
reg_out[10] <= register_value[10].DB_MAX_OUTPUT_PORT_TYPE
reg_out[11] <= register_value[11].DB_MAX_OUTPUT_PORT_TYPE
reg_out[12] <= register_value[12].DB_MAX_OUTPUT_PORT_TYPE
reg_out[13] <= register_value[13].DB_MAX_OUTPUT_PORT_TYPE
reg_out[14] <= register_value[14].DB_MAX_OUTPUT_PORT_TYPE
reg_out[15] <= register_value[15].DB_MAX_OUTPUT_PORT_TYPE
reg_out[16] <= register_value[16].DB_MAX_OUTPUT_PORT_TYPE
reg_out[17] <= register_value[17].DB_MAX_OUTPUT_PORT_TYPE
reg_out[18] <= register_value[18].DB_MAX_OUTPUT_PORT_TYPE
reg_out[19] <= register_value[19].DB_MAX_OUTPUT_PORT_TYPE
reg_out[20] <= register_value[20].DB_MAX_OUTPUT_PORT_TYPE
reg_out[21] <= register_value[21].DB_MAX_OUTPUT_PORT_TYPE
reg_out[22] <= register_value[22].DB_MAX_OUTPUT_PORT_TYPE
reg_out[23] <= register_value[23].DB_MAX_OUTPUT_PORT_TYPE
reg_out[24] <= register_value[24].DB_MAX_OUTPUT_PORT_TYPE
reg_out[25] <= register_value[25].DB_MAX_OUTPUT_PORT_TYPE
reg_out[26] <= register_value[26].DB_MAX_OUTPUT_PORT_TYPE
reg_out[27] <= register_value[27].DB_MAX_OUTPUT_PORT_TYPE
reg_out[28] <= register_value[28].DB_MAX_OUTPUT_PORT_TYPE
reg_out[29] <= register_value[29].DB_MAX_OUTPUT_PORT_TYPE
reg_out[30] <= register_value[30].DB_MAX_OUTPUT_PORT_TYPE
reg_out[31] <= register_value[31].DB_MAX_OUTPUT_PORT_TYPE


|fpga_riscv32_minimal|datapath:datapath_0|mux3_1:mux_0
selection[0] => Mux0.IN2
selection[0] => Mux1.IN2
selection[0] => Mux2.IN2
selection[0] => Mux3.IN2
selection[0] => Mux4.IN2
selection[0] => Mux5.IN2
selection[0] => Mux6.IN2
selection[0] => Mux7.IN2
selection[0] => Mux8.IN2
selection[0] => Mux9.IN2
selection[0] => Mux10.IN2
selection[0] => Mux11.IN2
selection[0] => Mux12.IN2
selection[0] => Mux13.IN2
selection[0] => Mux14.IN2
selection[0] => Mux15.IN2
selection[0] => Mux16.IN2
selection[0] => Mux17.IN2
selection[0] => Mux18.IN2
selection[0] => Mux19.IN2
selection[0] => Mux20.IN2
selection[0] => Mux21.IN2
selection[0] => Mux22.IN2
selection[0] => Mux23.IN2
selection[0] => Mux24.IN2
selection[0] => Mux25.IN2
selection[0] => Mux26.IN2
selection[0] => Mux27.IN2
selection[0] => Mux28.IN2
selection[0] => Mux29.IN2
selection[0] => Mux30.IN2
selection[0] => Mux31.IN2
selection[1] => Mux0.IN1
selection[1] => Mux1.IN1
selection[1] => Mux2.IN1
selection[1] => Mux3.IN1
selection[1] => Mux4.IN1
selection[1] => Mux5.IN1
selection[1] => Mux6.IN1
selection[1] => Mux7.IN1
selection[1] => Mux8.IN1
selection[1] => Mux9.IN1
selection[1] => Mux10.IN1
selection[1] => Mux11.IN1
selection[1] => Mux12.IN1
selection[1] => Mux13.IN1
selection[1] => Mux14.IN1
selection[1] => Mux15.IN1
selection[1] => Mux16.IN1
selection[1] => Mux17.IN1
selection[1] => Mux18.IN1
selection[1] => Mux19.IN1
selection[1] => Mux20.IN1
selection[1] => Mux21.IN1
selection[1] => Mux22.IN1
selection[1] => Mux23.IN1
selection[1] => Mux24.IN1
selection[1] => Mux25.IN1
selection[1] => Mux26.IN1
selection[1] => Mux27.IN1
selection[1] => Mux28.IN1
selection[1] => Mux29.IN1
selection[1] => Mux30.IN1
selection[1] => Mux31.IN1
input_0[0] => Mux31.IN3
input_0[1] => Mux30.IN3
input_0[2] => Mux29.IN3
input_0[3] => Mux28.IN3
input_0[4] => Mux27.IN3
input_0[5] => Mux26.IN3
input_0[6] => Mux25.IN3
input_0[7] => Mux24.IN3
input_0[8] => Mux23.IN3
input_0[9] => Mux22.IN3
input_0[10] => Mux21.IN3
input_0[11] => Mux20.IN3
input_0[12] => Mux19.IN3
input_0[13] => Mux18.IN3
input_0[14] => Mux17.IN3
input_0[15] => Mux16.IN3
input_0[16] => Mux15.IN3
input_0[17] => Mux14.IN3
input_0[18] => Mux13.IN3
input_0[19] => Mux12.IN3
input_0[20] => Mux11.IN3
input_0[21] => Mux10.IN3
input_0[22] => Mux9.IN3
input_0[23] => Mux8.IN3
input_0[24] => Mux7.IN3
input_0[25] => Mux6.IN3
input_0[26] => Mux5.IN3
input_0[27] => Mux4.IN3
input_0[28] => Mux3.IN3
input_0[29] => Mux2.IN3
input_0[30] => Mux1.IN3
input_0[31] => Mux0.IN3
input_1[0] => Mux31.IN4
input_1[1] => Mux30.IN4
input_1[2] => Mux29.IN4
input_1[3] => Mux28.IN4
input_1[4] => Mux27.IN4
input_1[5] => Mux26.IN4
input_1[6] => Mux25.IN4
input_1[7] => Mux24.IN4
input_1[8] => Mux23.IN4
input_1[9] => Mux22.IN4
input_1[10] => Mux21.IN4
input_1[11] => Mux20.IN4
input_1[12] => Mux19.IN4
input_1[13] => Mux18.IN4
input_1[14] => Mux17.IN4
input_1[15] => Mux16.IN4
input_1[16] => Mux15.IN4
input_1[17] => Mux14.IN4
input_1[18] => Mux13.IN4
input_1[19] => Mux12.IN4
input_1[20] => Mux11.IN4
input_1[21] => Mux10.IN4
input_1[22] => Mux9.IN4
input_1[23] => Mux8.IN4
input_1[24] => Mux7.IN4
input_1[25] => Mux6.IN4
input_1[26] => Mux5.IN4
input_1[27] => Mux4.IN4
input_1[28] => Mux3.IN4
input_1[29] => Mux2.IN4
input_1[30] => Mux1.IN4
input_1[31] => Mux0.IN4
input_2[0] => Mux31.IN5
input_2[1] => Mux30.IN5
input_2[2] => Mux29.IN5
input_2[3] => Mux28.IN5
input_2[4] => Mux27.IN5
input_2[5] => Mux26.IN5
input_2[6] => Mux25.IN5
input_2[7] => Mux24.IN5
input_2[8] => Mux23.IN5
input_2[9] => Mux22.IN5
input_2[10] => Mux21.IN5
input_2[11] => Mux20.IN5
input_2[12] => Mux19.IN5
input_2[13] => Mux18.IN5
input_2[14] => Mux17.IN5
input_2[15] => Mux16.IN5
input_2[16] => Mux15.IN5
input_2[17] => Mux14.IN5
input_2[18] => Mux13.IN5
input_2[19] => Mux12.IN5
input_2[20] => Mux11.IN5
input_2[21] => Mux10.IN5
input_2[22] => Mux9.IN5
input_2[23] => Mux8.IN5
input_2[24] => Mux7.IN5
input_2[25] => Mux6.IN5
input_2[26] => Mux5.IN5
input_2[27] => Mux4.IN5
input_2[28] => Mux3.IN5
input_2[29] => Mux2.IN5
input_2[30] => Mux1.IN5
input_2[31] => Mux0.IN5
output_0[0] <= Mux31.DB_MAX_OUTPUT_PORT_TYPE
output_0[1] <= Mux30.DB_MAX_OUTPUT_PORT_TYPE
output_0[2] <= Mux29.DB_MAX_OUTPUT_PORT_TYPE
output_0[3] <= Mux28.DB_MAX_OUTPUT_PORT_TYPE
output_0[4] <= Mux27.DB_MAX_OUTPUT_PORT_TYPE
output_0[5] <= Mux26.DB_MAX_OUTPUT_PORT_TYPE
output_0[6] <= Mux25.DB_MAX_OUTPUT_PORT_TYPE
output_0[7] <= Mux24.DB_MAX_OUTPUT_PORT_TYPE
output_0[8] <= Mux23.DB_MAX_OUTPUT_PORT_TYPE
output_0[9] <= Mux22.DB_MAX_OUTPUT_PORT_TYPE
output_0[10] <= Mux21.DB_MAX_OUTPUT_PORT_TYPE
output_0[11] <= Mux20.DB_MAX_OUTPUT_PORT_TYPE
output_0[12] <= Mux19.DB_MAX_OUTPUT_PORT_TYPE
output_0[13] <= Mux18.DB_MAX_OUTPUT_PORT_TYPE
output_0[14] <= Mux17.DB_MAX_OUTPUT_PORT_TYPE
output_0[15] <= Mux16.DB_MAX_OUTPUT_PORT_TYPE
output_0[16] <= Mux15.DB_MAX_OUTPUT_PORT_TYPE
output_0[17] <= Mux14.DB_MAX_OUTPUT_PORT_TYPE
output_0[18] <= Mux13.DB_MAX_OUTPUT_PORT_TYPE
output_0[19] <= Mux12.DB_MAX_OUTPUT_PORT_TYPE
output_0[20] <= Mux11.DB_MAX_OUTPUT_PORT_TYPE
output_0[21] <= Mux10.DB_MAX_OUTPUT_PORT_TYPE
output_0[22] <= Mux9.DB_MAX_OUTPUT_PORT_TYPE
output_0[23] <= Mux8.DB_MAX_OUTPUT_PORT_TYPE
output_0[24] <= Mux7.DB_MAX_OUTPUT_PORT_TYPE
output_0[25] <= Mux6.DB_MAX_OUTPUT_PORT_TYPE
output_0[26] <= Mux5.DB_MAX_OUTPUT_PORT_TYPE
output_0[27] <= Mux4.DB_MAX_OUTPUT_PORT_TYPE
output_0[28] <= Mux3.DB_MAX_OUTPUT_PORT_TYPE
output_0[29] <= Mux2.DB_MAX_OUTPUT_PORT_TYPE
output_0[30] <= Mux1.DB_MAX_OUTPUT_PORT_TYPE
output_0[31] <= Mux0.DB_MAX_OUTPUT_PORT_TYPE


|fpga_riscv32_minimal|datapath:datapath_0|register_bank:register_bank_0
clock => register32b_falling:reg_x0.clock
clock => register32b_falling:reg_x1.clock
clock => register32b_falling:reg_x2.clock
clock => register32b_falling:reg_x3.clock
clock => register32b_falling:reg_x4.clock
clock => register32b_falling:reg_x5.clock
clock => register32b_falling:reg_x6.clock
clock => register32b_falling:reg_x7.clock
clock => register32b_falling:reg_x8.clock
clock => register32b_falling:reg_x9.clock
clock => register32b_falling:reg_x10.clock
clock => register32b_falling:reg_x11.clock
clock => register32b_falling:reg_x12.clock
clock => register32b_falling:reg_x13.clock
clock => register32b_falling:reg_x14.clock
clock => register32b_falling:reg_x15.clock
clock => register32b_falling:reg_x16.clock
clock => register32b_falling:reg_x17.clock
clock => register32b_falling:reg_x18.clock
clock => register32b_falling:reg_x19.clock
clock => register32b_falling:reg_x20.clock
clock => register32b_falling:reg_x21.clock
clock => register32b_falling:reg_x22.clock
clock => register32b_falling:reg_x23.clock
clock => register32b_falling:reg_x24.clock
clock => register32b_falling:reg_x25.clock
clock => register32b_falling:reg_x26.clock
clock => register32b_falling:reg_x27.clock
clock => register32b_falling:reg_x28.clock
clock => register32b_falling:reg_x29.clock
clock => register32b_falling:reg_x30.clock
clock => register32b_falling:reg_x31.clock
clear => register32b_falling:reg_x0.clear
clear => register32b_falling:reg_x1.clear
clear => register32b_falling:reg_x2.clear
clear => register32b_falling:reg_x3.clear
clear => register32b_falling:reg_x4.clear
clear => register32b_falling:reg_x5.clear
clear => register32b_falling:reg_x6.clear
clear => register32b_falling:reg_x7.clear
clear => register32b_falling:reg_x8.clear
clear => register32b_falling:reg_x9.clear
clear => register32b_falling:reg_x10.clear
clear => register32b_falling:reg_x11.clear
clear => register32b_falling:reg_x12.clear
clear => register32b_falling:reg_x13.clear
clear => register32b_falling:reg_x14.clear
clear => register32b_falling:reg_x15.clear
clear => register32b_falling:reg_x16.clear
clear => register32b_falling:reg_x17.clear
clear => register32b_falling:reg_x18.clear
clear => register32b_falling:reg_x19.clear
clear => register32b_falling:reg_x20.clear
clear => register32b_falling:reg_x21.clear
clear => register32b_falling:reg_x22.clear
clear => register32b_falling:reg_x23.clear
clear => register32b_falling:reg_x24.clear
clear => register32b_falling:reg_x25.clear
clear => register32b_falling:reg_x26.clear
clear => register32b_falling:reg_x27.clear
clear => register32b_falling:reg_x28.clear
clear => register32b_falling:reg_x29.clear
clear => register32b_falling:reg_x30.clear
clear => register32b_falling:reg_x31.clear
wr_reg_enable => internal_reg_load[31].OUTPUTSELECT
wr_reg_enable => internal_reg_load[30].OUTPUTSELECT
wr_reg_enable => internal_reg_load[29].OUTPUTSELECT
wr_reg_enable => internal_reg_load[28].OUTPUTSELECT
wr_reg_enable => internal_reg_load[27].OUTPUTSELECT
wr_reg_enable => internal_reg_load[26].OUTPUTSELECT
wr_reg_enable => internal_reg_load[25].OUTPUTSELECT
wr_reg_enable => internal_reg_load[24].OUTPUTSELECT
wr_reg_enable => internal_reg_load[23].OUTPUTSELECT
wr_reg_enable => internal_reg_load[22].OUTPUTSELECT
wr_reg_enable => internal_reg_load[21].OUTPUTSELECT
wr_reg_enable => internal_reg_load[20].OUTPUTSELECT
wr_reg_enable => internal_reg_load[19].OUTPUTSELECT
wr_reg_enable => internal_reg_load[18].OUTPUTSELECT
wr_reg_enable => internal_reg_load[17].OUTPUTSELECT
wr_reg_enable => internal_reg_load[16].OUTPUTSELECT
wr_reg_enable => internal_reg_load[15].OUTPUTSELECT
wr_reg_enable => internal_reg_load[14].OUTPUTSELECT
wr_reg_enable => internal_reg_load[13].OUTPUTSELECT
wr_reg_enable => internal_reg_load[12].OUTPUTSELECT
wr_reg_enable => internal_reg_load[11].OUTPUTSELECT
wr_reg_enable => internal_reg_load[10].OUTPUTSELECT
wr_reg_enable => internal_reg_load[9].OUTPUTSELECT
wr_reg_enable => internal_reg_load[8].OUTPUTSELECT
wr_reg_enable => internal_reg_load[7].OUTPUTSELECT
wr_reg_enable => internal_reg_load[6].OUTPUTSELECT
wr_reg_enable => internal_reg_load[5].OUTPUTSELECT
wr_reg_enable => internal_reg_load[4].OUTPUTSELECT
wr_reg_enable => internal_reg_load[3].OUTPUTSELECT
wr_reg_enable => internal_reg_load[2].OUTPUTSELECT
wr_reg_enable => internal_reg_load[1].OUTPUTSELECT
r1_reg_in[0] => mux32_1:output_1_mux.selection[0]
r1_reg_in[1] => mux32_1:output_1_mux.selection[1]
r1_reg_in[2] => mux32_1:output_1_mux.selection[2]
r1_reg_in[3] => mux32_1:output_1_mux.selection[3]
r1_reg_in[4] => mux32_1:output_1_mux.selection[4]
r2_reg_in[0] => mux32_1:output_2_mux.selection[0]
r2_reg_in[1] => mux32_1:output_2_mux.selection[1]
r2_reg_in[2] => mux32_1:output_2_mux.selection[2]
r2_reg_in[3] => mux32_1:output_2_mux.selection[3]
r2_reg_in[4] => mux32_1:output_2_mux.selection[4]
wr_reg_in[0] => Ram0.RADDR
wr_reg_in[1] => Ram0.RADDR1
wr_reg_in[2] => Ram0.RADDR2
wr_reg_in[3] => Ram0.RADDR3
wr_reg_in[4] => Ram0.RADDR4
wr_data_in[0] => register32b_falling:reg_x1.reg_in[0]
wr_data_in[0] => register32b_falling:reg_x2.reg_in[0]
wr_data_in[0] => register32b_falling:reg_x3.reg_in[0]
wr_data_in[0] => register32b_falling:reg_x4.reg_in[0]
wr_data_in[0] => register32b_falling:reg_x5.reg_in[0]
wr_data_in[0] => register32b_falling:reg_x6.reg_in[0]
wr_data_in[0] => register32b_falling:reg_x7.reg_in[0]
wr_data_in[0] => register32b_falling:reg_x8.reg_in[0]
wr_data_in[0] => register32b_falling:reg_x9.reg_in[0]
wr_data_in[0] => register32b_falling:reg_x10.reg_in[0]
wr_data_in[0] => register32b_falling:reg_x11.reg_in[0]
wr_data_in[0] => register32b_falling:reg_x12.reg_in[0]
wr_data_in[0] => register32b_falling:reg_x13.reg_in[0]
wr_data_in[0] => register32b_falling:reg_x14.reg_in[0]
wr_data_in[0] => register32b_falling:reg_x15.reg_in[0]
wr_data_in[0] => register32b_falling:reg_x16.reg_in[0]
wr_data_in[0] => register32b_falling:reg_x17.reg_in[0]
wr_data_in[0] => register32b_falling:reg_x18.reg_in[0]
wr_data_in[0] => register32b_falling:reg_x19.reg_in[0]
wr_data_in[0] => register32b_falling:reg_x20.reg_in[0]
wr_data_in[0] => register32b_falling:reg_x21.reg_in[0]
wr_data_in[0] => register32b_falling:reg_x22.reg_in[0]
wr_data_in[0] => register32b_falling:reg_x23.reg_in[0]
wr_data_in[0] => register32b_falling:reg_x24.reg_in[0]
wr_data_in[0] => register32b_falling:reg_x25.reg_in[0]
wr_data_in[0] => register32b_falling:reg_x26.reg_in[0]
wr_data_in[0] => register32b_falling:reg_x27.reg_in[0]
wr_data_in[0] => register32b_falling:reg_x28.reg_in[0]
wr_data_in[0] => register32b_falling:reg_x29.reg_in[0]
wr_data_in[0] => register32b_falling:reg_x30.reg_in[0]
wr_data_in[0] => register32b_falling:reg_x31.reg_in[0]
wr_data_in[1] => register32b_falling:reg_x1.reg_in[1]
wr_data_in[1] => register32b_falling:reg_x2.reg_in[1]
wr_data_in[1] => register32b_falling:reg_x3.reg_in[1]
wr_data_in[1] => register32b_falling:reg_x4.reg_in[1]
wr_data_in[1] => register32b_falling:reg_x5.reg_in[1]
wr_data_in[1] => register32b_falling:reg_x6.reg_in[1]
wr_data_in[1] => register32b_falling:reg_x7.reg_in[1]
wr_data_in[1] => register32b_falling:reg_x8.reg_in[1]
wr_data_in[1] => register32b_falling:reg_x9.reg_in[1]
wr_data_in[1] => register32b_falling:reg_x10.reg_in[1]
wr_data_in[1] => register32b_falling:reg_x11.reg_in[1]
wr_data_in[1] => register32b_falling:reg_x12.reg_in[1]
wr_data_in[1] => register32b_falling:reg_x13.reg_in[1]
wr_data_in[1] => register32b_falling:reg_x14.reg_in[1]
wr_data_in[1] => register32b_falling:reg_x15.reg_in[1]
wr_data_in[1] => register32b_falling:reg_x16.reg_in[1]
wr_data_in[1] => register32b_falling:reg_x17.reg_in[1]
wr_data_in[1] => register32b_falling:reg_x18.reg_in[1]
wr_data_in[1] => register32b_falling:reg_x19.reg_in[1]
wr_data_in[1] => register32b_falling:reg_x20.reg_in[1]
wr_data_in[1] => register32b_falling:reg_x21.reg_in[1]
wr_data_in[1] => register32b_falling:reg_x22.reg_in[1]
wr_data_in[1] => register32b_falling:reg_x23.reg_in[1]
wr_data_in[1] => register32b_falling:reg_x24.reg_in[1]
wr_data_in[1] => register32b_falling:reg_x25.reg_in[1]
wr_data_in[1] => register32b_falling:reg_x26.reg_in[1]
wr_data_in[1] => register32b_falling:reg_x27.reg_in[1]
wr_data_in[1] => register32b_falling:reg_x28.reg_in[1]
wr_data_in[1] => register32b_falling:reg_x29.reg_in[1]
wr_data_in[1] => register32b_falling:reg_x30.reg_in[1]
wr_data_in[1] => register32b_falling:reg_x31.reg_in[1]
wr_data_in[2] => register32b_falling:reg_x1.reg_in[2]
wr_data_in[2] => register32b_falling:reg_x2.reg_in[2]
wr_data_in[2] => register32b_falling:reg_x3.reg_in[2]
wr_data_in[2] => register32b_falling:reg_x4.reg_in[2]
wr_data_in[2] => register32b_falling:reg_x5.reg_in[2]
wr_data_in[2] => register32b_falling:reg_x6.reg_in[2]
wr_data_in[2] => register32b_falling:reg_x7.reg_in[2]
wr_data_in[2] => register32b_falling:reg_x8.reg_in[2]
wr_data_in[2] => register32b_falling:reg_x9.reg_in[2]
wr_data_in[2] => register32b_falling:reg_x10.reg_in[2]
wr_data_in[2] => register32b_falling:reg_x11.reg_in[2]
wr_data_in[2] => register32b_falling:reg_x12.reg_in[2]
wr_data_in[2] => register32b_falling:reg_x13.reg_in[2]
wr_data_in[2] => register32b_falling:reg_x14.reg_in[2]
wr_data_in[2] => register32b_falling:reg_x15.reg_in[2]
wr_data_in[2] => register32b_falling:reg_x16.reg_in[2]
wr_data_in[2] => register32b_falling:reg_x17.reg_in[2]
wr_data_in[2] => register32b_falling:reg_x18.reg_in[2]
wr_data_in[2] => register32b_falling:reg_x19.reg_in[2]
wr_data_in[2] => register32b_falling:reg_x20.reg_in[2]
wr_data_in[2] => register32b_falling:reg_x21.reg_in[2]
wr_data_in[2] => register32b_falling:reg_x22.reg_in[2]
wr_data_in[2] => register32b_falling:reg_x23.reg_in[2]
wr_data_in[2] => register32b_falling:reg_x24.reg_in[2]
wr_data_in[2] => register32b_falling:reg_x25.reg_in[2]
wr_data_in[2] => register32b_falling:reg_x26.reg_in[2]
wr_data_in[2] => register32b_falling:reg_x27.reg_in[2]
wr_data_in[2] => register32b_falling:reg_x28.reg_in[2]
wr_data_in[2] => register32b_falling:reg_x29.reg_in[2]
wr_data_in[2] => register32b_falling:reg_x30.reg_in[2]
wr_data_in[2] => register32b_falling:reg_x31.reg_in[2]
wr_data_in[3] => register32b_falling:reg_x1.reg_in[3]
wr_data_in[3] => register32b_falling:reg_x2.reg_in[3]
wr_data_in[3] => register32b_falling:reg_x3.reg_in[3]
wr_data_in[3] => register32b_falling:reg_x4.reg_in[3]
wr_data_in[3] => register32b_falling:reg_x5.reg_in[3]
wr_data_in[3] => register32b_falling:reg_x6.reg_in[3]
wr_data_in[3] => register32b_falling:reg_x7.reg_in[3]
wr_data_in[3] => register32b_falling:reg_x8.reg_in[3]
wr_data_in[3] => register32b_falling:reg_x9.reg_in[3]
wr_data_in[3] => register32b_falling:reg_x10.reg_in[3]
wr_data_in[3] => register32b_falling:reg_x11.reg_in[3]
wr_data_in[3] => register32b_falling:reg_x12.reg_in[3]
wr_data_in[3] => register32b_falling:reg_x13.reg_in[3]
wr_data_in[3] => register32b_falling:reg_x14.reg_in[3]
wr_data_in[3] => register32b_falling:reg_x15.reg_in[3]
wr_data_in[3] => register32b_falling:reg_x16.reg_in[3]
wr_data_in[3] => register32b_falling:reg_x17.reg_in[3]
wr_data_in[3] => register32b_falling:reg_x18.reg_in[3]
wr_data_in[3] => register32b_falling:reg_x19.reg_in[3]
wr_data_in[3] => register32b_falling:reg_x20.reg_in[3]
wr_data_in[3] => register32b_falling:reg_x21.reg_in[3]
wr_data_in[3] => register32b_falling:reg_x22.reg_in[3]
wr_data_in[3] => register32b_falling:reg_x23.reg_in[3]
wr_data_in[3] => register32b_falling:reg_x24.reg_in[3]
wr_data_in[3] => register32b_falling:reg_x25.reg_in[3]
wr_data_in[3] => register32b_falling:reg_x26.reg_in[3]
wr_data_in[3] => register32b_falling:reg_x27.reg_in[3]
wr_data_in[3] => register32b_falling:reg_x28.reg_in[3]
wr_data_in[3] => register32b_falling:reg_x29.reg_in[3]
wr_data_in[3] => register32b_falling:reg_x30.reg_in[3]
wr_data_in[3] => register32b_falling:reg_x31.reg_in[3]
wr_data_in[4] => register32b_falling:reg_x1.reg_in[4]
wr_data_in[4] => register32b_falling:reg_x2.reg_in[4]
wr_data_in[4] => register32b_falling:reg_x3.reg_in[4]
wr_data_in[4] => register32b_falling:reg_x4.reg_in[4]
wr_data_in[4] => register32b_falling:reg_x5.reg_in[4]
wr_data_in[4] => register32b_falling:reg_x6.reg_in[4]
wr_data_in[4] => register32b_falling:reg_x7.reg_in[4]
wr_data_in[4] => register32b_falling:reg_x8.reg_in[4]
wr_data_in[4] => register32b_falling:reg_x9.reg_in[4]
wr_data_in[4] => register32b_falling:reg_x10.reg_in[4]
wr_data_in[4] => register32b_falling:reg_x11.reg_in[4]
wr_data_in[4] => register32b_falling:reg_x12.reg_in[4]
wr_data_in[4] => register32b_falling:reg_x13.reg_in[4]
wr_data_in[4] => register32b_falling:reg_x14.reg_in[4]
wr_data_in[4] => register32b_falling:reg_x15.reg_in[4]
wr_data_in[4] => register32b_falling:reg_x16.reg_in[4]
wr_data_in[4] => register32b_falling:reg_x17.reg_in[4]
wr_data_in[4] => register32b_falling:reg_x18.reg_in[4]
wr_data_in[4] => register32b_falling:reg_x19.reg_in[4]
wr_data_in[4] => register32b_falling:reg_x20.reg_in[4]
wr_data_in[4] => register32b_falling:reg_x21.reg_in[4]
wr_data_in[4] => register32b_falling:reg_x22.reg_in[4]
wr_data_in[4] => register32b_falling:reg_x23.reg_in[4]
wr_data_in[4] => register32b_falling:reg_x24.reg_in[4]
wr_data_in[4] => register32b_falling:reg_x25.reg_in[4]
wr_data_in[4] => register32b_falling:reg_x26.reg_in[4]
wr_data_in[4] => register32b_falling:reg_x27.reg_in[4]
wr_data_in[4] => register32b_falling:reg_x28.reg_in[4]
wr_data_in[4] => register32b_falling:reg_x29.reg_in[4]
wr_data_in[4] => register32b_falling:reg_x30.reg_in[4]
wr_data_in[4] => register32b_falling:reg_x31.reg_in[4]
wr_data_in[5] => register32b_falling:reg_x1.reg_in[5]
wr_data_in[5] => register32b_falling:reg_x2.reg_in[5]
wr_data_in[5] => register32b_falling:reg_x3.reg_in[5]
wr_data_in[5] => register32b_falling:reg_x4.reg_in[5]
wr_data_in[5] => register32b_falling:reg_x5.reg_in[5]
wr_data_in[5] => register32b_falling:reg_x6.reg_in[5]
wr_data_in[5] => register32b_falling:reg_x7.reg_in[5]
wr_data_in[5] => register32b_falling:reg_x8.reg_in[5]
wr_data_in[5] => register32b_falling:reg_x9.reg_in[5]
wr_data_in[5] => register32b_falling:reg_x10.reg_in[5]
wr_data_in[5] => register32b_falling:reg_x11.reg_in[5]
wr_data_in[5] => register32b_falling:reg_x12.reg_in[5]
wr_data_in[5] => register32b_falling:reg_x13.reg_in[5]
wr_data_in[5] => register32b_falling:reg_x14.reg_in[5]
wr_data_in[5] => register32b_falling:reg_x15.reg_in[5]
wr_data_in[5] => register32b_falling:reg_x16.reg_in[5]
wr_data_in[5] => register32b_falling:reg_x17.reg_in[5]
wr_data_in[5] => register32b_falling:reg_x18.reg_in[5]
wr_data_in[5] => register32b_falling:reg_x19.reg_in[5]
wr_data_in[5] => register32b_falling:reg_x20.reg_in[5]
wr_data_in[5] => register32b_falling:reg_x21.reg_in[5]
wr_data_in[5] => register32b_falling:reg_x22.reg_in[5]
wr_data_in[5] => register32b_falling:reg_x23.reg_in[5]
wr_data_in[5] => register32b_falling:reg_x24.reg_in[5]
wr_data_in[5] => register32b_falling:reg_x25.reg_in[5]
wr_data_in[5] => register32b_falling:reg_x26.reg_in[5]
wr_data_in[5] => register32b_falling:reg_x27.reg_in[5]
wr_data_in[5] => register32b_falling:reg_x28.reg_in[5]
wr_data_in[5] => register32b_falling:reg_x29.reg_in[5]
wr_data_in[5] => register32b_falling:reg_x30.reg_in[5]
wr_data_in[5] => register32b_falling:reg_x31.reg_in[5]
wr_data_in[6] => register32b_falling:reg_x1.reg_in[6]
wr_data_in[6] => register32b_falling:reg_x2.reg_in[6]
wr_data_in[6] => register32b_falling:reg_x3.reg_in[6]
wr_data_in[6] => register32b_falling:reg_x4.reg_in[6]
wr_data_in[6] => register32b_falling:reg_x5.reg_in[6]
wr_data_in[6] => register32b_falling:reg_x6.reg_in[6]
wr_data_in[6] => register32b_falling:reg_x7.reg_in[6]
wr_data_in[6] => register32b_falling:reg_x8.reg_in[6]
wr_data_in[6] => register32b_falling:reg_x9.reg_in[6]
wr_data_in[6] => register32b_falling:reg_x10.reg_in[6]
wr_data_in[6] => register32b_falling:reg_x11.reg_in[6]
wr_data_in[6] => register32b_falling:reg_x12.reg_in[6]
wr_data_in[6] => register32b_falling:reg_x13.reg_in[6]
wr_data_in[6] => register32b_falling:reg_x14.reg_in[6]
wr_data_in[6] => register32b_falling:reg_x15.reg_in[6]
wr_data_in[6] => register32b_falling:reg_x16.reg_in[6]
wr_data_in[6] => register32b_falling:reg_x17.reg_in[6]
wr_data_in[6] => register32b_falling:reg_x18.reg_in[6]
wr_data_in[6] => register32b_falling:reg_x19.reg_in[6]
wr_data_in[6] => register32b_falling:reg_x20.reg_in[6]
wr_data_in[6] => register32b_falling:reg_x21.reg_in[6]
wr_data_in[6] => register32b_falling:reg_x22.reg_in[6]
wr_data_in[6] => register32b_falling:reg_x23.reg_in[6]
wr_data_in[6] => register32b_falling:reg_x24.reg_in[6]
wr_data_in[6] => register32b_falling:reg_x25.reg_in[6]
wr_data_in[6] => register32b_falling:reg_x26.reg_in[6]
wr_data_in[6] => register32b_falling:reg_x27.reg_in[6]
wr_data_in[6] => register32b_falling:reg_x28.reg_in[6]
wr_data_in[6] => register32b_falling:reg_x29.reg_in[6]
wr_data_in[6] => register32b_falling:reg_x30.reg_in[6]
wr_data_in[6] => register32b_falling:reg_x31.reg_in[6]
wr_data_in[7] => register32b_falling:reg_x1.reg_in[7]
wr_data_in[7] => register32b_falling:reg_x2.reg_in[7]
wr_data_in[7] => register32b_falling:reg_x3.reg_in[7]
wr_data_in[7] => register32b_falling:reg_x4.reg_in[7]
wr_data_in[7] => register32b_falling:reg_x5.reg_in[7]
wr_data_in[7] => register32b_falling:reg_x6.reg_in[7]
wr_data_in[7] => register32b_falling:reg_x7.reg_in[7]
wr_data_in[7] => register32b_falling:reg_x8.reg_in[7]
wr_data_in[7] => register32b_falling:reg_x9.reg_in[7]
wr_data_in[7] => register32b_falling:reg_x10.reg_in[7]
wr_data_in[7] => register32b_falling:reg_x11.reg_in[7]
wr_data_in[7] => register32b_falling:reg_x12.reg_in[7]
wr_data_in[7] => register32b_falling:reg_x13.reg_in[7]
wr_data_in[7] => register32b_falling:reg_x14.reg_in[7]
wr_data_in[7] => register32b_falling:reg_x15.reg_in[7]
wr_data_in[7] => register32b_falling:reg_x16.reg_in[7]
wr_data_in[7] => register32b_falling:reg_x17.reg_in[7]
wr_data_in[7] => register32b_falling:reg_x18.reg_in[7]
wr_data_in[7] => register32b_falling:reg_x19.reg_in[7]
wr_data_in[7] => register32b_falling:reg_x20.reg_in[7]
wr_data_in[7] => register32b_falling:reg_x21.reg_in[7]
wr_data_in[7] => register32b_falling:reg_x22.reg_in[7]
wr_data_in[7] => register32b_falling:reg_x23.reg_in[7]
wr_data_in[7] => register32b_falling:reg_x24.reg_in[7]
wr_data_in[7] => register32b_falling:reg_x25.reg_in[7]
wr_data_in[7] => register32b_falling:reg_x26.reg_in[7]
wr_data_in[7] => register32b_falling:reg_x27.reg_in[7]
wr_data_in[7] => register32b_falling:reg_x28.reg_in[7]
wr_data_in[7] => register32b_falling:reg_x29.reg_in[7]
wr_data_in[7] => register32b_falling:reg_x30.reg_in[7]
wr_data_in[7] => register32b_falling:reg_x31.reg_in[7]
wr_data_in[8] => register32b_falling:reg_x1.reg_in[8]
wr_data_in[8] => register32b_falling:reg_x2.reg_in[8]
wr_data_in[8] => register32b_falling:reg_x3.reg_in[8]
wr_data_in[8] => register32b_falling:reg_x4.reg_in[8]
wr_data_in[8] => register32b_falling:reg_x5.reg_in[8]
wr_data_in[8] => register32b_falling:reg_x6.reg_in[8]
wr_data_in[8] => register32b_falling:reg_x7.reg_in[8]
wr_data_in[8] => register32b_falling:reg_x8.reg_in[8]
wr_data_in[8] => register32b_falling:reg_x9.reg_in[8]
wr_data_in[8] => register32b_falling:reg_x10.reg_in[8]
wr_data_in[8] => register32b_falling:reg_x11.reg_in[8]
wr_data_in[8] => register32b_falling:reg_x12.reg_in[8]
wr_data_in[8] => register32b_falling:reg_x13.reg_in[8]
wr_data_in[8] => register32b_falling:reg_x14.reg_in[8]
wr_data_in[8] => register32b_falling:reg_x15.reg_in[8]
wr_data_in[8] => register32b_falling:reg_x16.reg_in[8]
wr_data_in[8] => register32b_falling:reg_x17.reg_in[8]
wr_data_in[8] => register32b_falling:reg_x18.reg_in[8]
wr_data_in[8] => register32b_falling:reg_x19.reg_in[8]
wr_data_in[8] => register32b_falling:reg_x20.reg_in[8]
wr_data_in[8] => register32b_falling:reg_x21.reg_in[8]
wr_data_in[8] => register32b_falling:reg_x22.reg_in[8]
wr_data_in[8] => register32b_falling:reg_x23.reg_in[8]
wr_data_in[8] => register32b_falling:reg_x24.reg_in[8]
wr_data_in[8] => register32b_falling:reg_x25.reg_in[8]
wr_data_in[8] => register32b_falling:reg_x26.reg_in[8]
wr_data_in[8] => register32b_falling:reg_x27.reg_in[8]
wr_data_in[8] => register32b_falling:reg_x28.reg_in[8]
wr_data_in[8] => register32b_falling:reg_x29.reg_in[8]
wr_data_in[8] => register32b_falling:reg_x30.reg_in[8]
wr_data_in[8] => register32b_falling:reg_x31.reg_in[8]
wr_data_in[9] => register32b_falling:reg_x1.reg_in[9]
wr_data_in[9] => register32b_falling:reg_x2.reg_in[9]
wr_data_in[9] => register32b_falling:reg_x3.reg_in[9]
wr_data_in[9] => register32b_falling:reg_x4.reg_in[9]
wr_data_in[9] => register32b_falling:reg_x5.reg_in[9]
wr_data_in[9] => register32b_falling:reg_x6.reg_in[9]
wr_data_in[9] => register32b_falling:reg_x7.reg_in[9]
wr_data_in[9] => register32b_falling:reg_x8.reg_in[9]
wr_data_in[9] => register32b_falling:reg_x9.reg_in[9]
wr_data_in[9] => register32b_falling:reg_x10.reg_in[9]
wr_data_in[9] => register32b_falling:reg_x11.reg_in[9]
wr_data_in[9] => register32b_falling:reg_x12.reg_in[9]
wr_data_in[9] => register32b_falling:reg_x13.reg_in[9]
wr_data_in[9] => register32b_falling:reg_x14.reg_in[9]
wr_data_in[9] => register32b_falling:reg_x15.reg_in[9]
wr_data_in[9] => register32b_falling:reg_x16.reg_in[9]
wr_data_in[9] => register32b_falling:reg_x17.reg_in[9]
wr_data_in[9] => register32b_falling:reg_x18.reg_in[9]
wr_data_in[9] => register32b_falling:reg_x19.reg_in[9]
wr_data_in[9] => register32b_falling:reg_x20.reg_in[9]
wr_data_in[9] => register32b_falling:reg_x21.reg_in[9]
wr_data_in[9] => register32b_falling:reg_x22.reg_in[9]
wr_data_in[9] => register32b_falling:reg_x23.reg_in[9]
wr_data_in[9] => register32b_falling:reg_x24.reg_in[9]
wr_data_in[9] => register32b_falling:reg_x25.reg_in[9]
wr_data_in[9] => register32b_falling:reg_x26.reg_in[9]
wr_data_in[9] => register32b_falling:reg_x27.reg_in[9]
wr_data_in[9] => register32b_falling:reg_x28.reg_in[9]
wr_data_in[9] => register32b_falling:reg_x29.reg_in[9]
wr_data_in[9] => register32b_falling:reg_x30.reg_in[9]
wr_data_in[9] => register32b_falling:reg_x31.reg_in[9]
wr_data_in[10] => register32b_falling:reg_x1.reg_in[10]
wr_data_in[10] => register32b_falling:reg_x2.reg_in[10]
wr_data_in[10] => register32b_falling:reg_x3.reg_in[10]
wr_data_in[10] => register32b_falling:reg_x4.reg_in[10]
wr_data_in[10] => register32b_falling:reg_x5.reg_in[10]
wr_data_in[10] => register32b_falling:reg_x6.reg_in[10]
wr_data_in[10] => register32b_falling:reg_x7.reg_in[10]
wr_data_in[10] => register32b_falling:reg_x8.reg_in[10]
wr_data_in[10] => register32b_falling:reg_x9.reg_in[10]
wr_data_in[10] => register32b_falling:reg_x10.reg_in[10]
wr_data_in[10] => register32b_falling:reg_x11.reg_in[10]
wr_data_in[10] => register32b_falling:reg_x12.reg_in[10]
wr_data_in[10] => register32b_falling:reg_x13.reg_in[10]
wr_data_in[10] => register32b_falling:reg_x14.reg_in[10]
wr_data_in[10] => register32b_falling:reg_x15.reg_in[10]
wr_data_in[10] => register32b_falling:reg_x16.reg_in[10]
wr_data_in[10] => register32b_falling:reg_x17.reg_in[10]
wr_data_in[10] => register32b_falling:reg_x18.reg_in[10]
wr_data_in[10] => register32b_falling:reg_x19.reg_in[10]
wr_data_in[10] => register32b_falling:reg_x20.reg_in[10]
wr_data_in[10] => register32b_falling:reg_x21.reg_in[10]
wr_data_in[10] => register32b_falling:reg_x22.reg_in[10]
wr_data_in[10] => register32b_falling:reg_x23.reg_in[10]
wr_data_in[10] => register32b_falling:reg_x24.reg_in[10]
wr_data_in[10] => register32b_falling:reg_x25.reg_in[10]
wr_data_in[10] => register32b_falling:reg_x26.reg_in[10]
wr_data_in[10] => register32b_falling:reg_x27.reg_in[10]
wr_data_in[10] => register32b_falling:reg_x28.reg_in[10]
wr_data_in[10] => register32b_falling:reg_x29.reg_in[10]
wr_data_in[10] => register32b_falling:reg_x30.reg_in[10]
wr_data_in[10] => register32b_falling:reg_x31.reg_in[10]
wr_data_in[11] => register32b_falling:reg_x1.reg_in[11]
wr_data_in[11] => register32b_falling:reg_x2.reg_in[11]
wr_data_in[11] => register32b_falling:reg_x3.reg_in[11]
wr_data_in[11] => register32b_falling:reg_x4.reg_in[11]
wr_data_in[11] => register32b_falling:reg_x5.reg_in[11]
wr_data_in[11] => register32b_falling:reg_x6.reg_in[11]
wr_data_in[11] => register32b_falling:reg_x7.reg_in[11]
wr_data_in[11] => register32b_falling:reg_x8.reg_in[11]
wr_data_in[11] => register32b_falling:reg_x9.reg_in[11]
wr_data_in[11] => register32b_falling:reg_x10.reg_in[11]
wr_data_in[11] => register32b_falling:reg_x11.reg_in[11]
wr_data_in[11] => register32b_falling:reg_x12.reg_in[11]
wr_data_in[11] => register32b_falling:reg_x13.reg_in[11]
wr_data_in[11] => register32b_falling:reg_x14.reg_in[11]
wr_data_in[11] => register32b_falling:reg_x15.reg_in[11]
wr_data_in[11] => register32b_falling:reg_x16.reg_in[11]
wr_data_in[11] => register32b_falling:reg_x17.reg_in[11]
wr_data_in[11] => register32b_falling:reg_x18.reg_in[11]
wr_data_in[11] => register32b_falling:reg_x19.reg_in[11]
wr_data_in[11] => register32b_falling:reg_x20.reg_in[11]
wr_data_in[11] => register32b_falling:reg_x21.reg_in[11]
wr_data_in[11] => register32b_falling:reg_x22.reg_in[11]
wr_data_in[11] => register32b_falling:reg_x23.reg_in[11]
wr_data_in[11] => register32b_falling:reg_x24.reg_in[11]
wr_data_in[11] => register32b_falling:reg_x25.reg_in[11]
wr_data_in[11] => register32b_falling:reg_x26.reg_in[11]
wr_data_in[11] => register32b_falling:reg_x27.reg_in[11]
wr_data_in[11] => register32b_falling:reg_x28.reg_in[11]
wr_data_in[11] => register32b_falling:reg_x29.reg_in[11]
wr_data_in[11] => register32b_falling:reg_x30.reg_in[11]
wr_data_in[11] => register32b_falling:reg_x31.reg_in[11]
wr_data_in[12] => register32b_falling:reg_x1.reg_in[12]
wr_data_in[12] => register32b_falling:reg_x2.reg_in[12]
wr_data_in[12] => register32b_falling:reg_x3.reg_in[12]
wr_data_in[12] => register32b_falling:reg_x4.reg_in[12]
wr_data_in[12] => register32b_falling:reg_x5.reg_in[12]
wr_data_in[12] => register32b_falling:reg_x6.reg_in[12]
wr_data_in[12] => register32b_falling:reg_x7.reg_in[12]
wr_data_in[12] => register32b_falling:reg_x8.reg_in[12]
wr_data_in[12] => register32b_falling:reg_x9.reg_in[12]
wr_data_in[12] => register32b_falling:reg_x10.reg_in[12]
wr_data_in[12] => register32b_falling:reg_x11.reg_in[12]
wr_data_in[12] => register32b_falling:reg_x12.reg_in[12]
wr_data_in[12] => register32b_falling:reg_x13.reg_in[12]
wr_data_in[12] => register32b_falling:reg_x14.reg_in[12]
wr_data_in[12] => register32b_falling:reg_x15.reg_in[12]
wr_data_in[12] => register32b_falling:reg_x16.reg_in[12]
wr_data_in[12] => register32b_falling:reg_x17.reg_in[12]
wr_data_in[12] => register32b_falling:reg_x18.reg_in[12]
wr_data_in[12] => register32b_falling:reg_x19.reg_in[12]
wr_data_in[12] => register32b_falling:reg_x20.reg_in[12]
wr_data_in[12] => register32b_falling:reg_x21.reg_in[12]
wr_data_in[12] => register32b_falling:reg_x22.reg_in[12]
wr_data_in[12] => register32b_falling:reg_x23.reg_in[12]
wr_data_in[12] => register32b_falling:reg_x24.reg_in[12]
wr_data_in[12] => register32b_falling:reg_x25.reg_in[12]
wr_data_in[12] => register32b_falling:reg_x26.reg_in[12]
wr_data_in[12] => register32b_falling:reg_x27.reg_in[12]
wr_data_in[12] => register32b_falling:reg_x28.reg_in[12]
wr_data_in[12] => register32b_falling:reg_x29.reg_in[12]
wr_data_in[12] => register32b_falling:reg_x30.reg_in[12]
wr_data_in[12] => register32b_falling:reg_x31.reg_in[12]
wr_data_in[13] => register32b_falling:reg_x1.reg_in[13]
wr_data_in[13] => register32b_falling:reg_x2.reg_in[13]
wr_data_in[13] => register32b_falling:reg_x3.reg_in[13]
wr_data_in[13] => register32b_falling:reg_x4.reg_in[13]
wr_data_in[13] => register32b_falling:reg_x5.reg_in[13]
wr_data_in[13] => register32b_falling:reg_x6.reg_in[13]
wr_data_in[13] => register32b_falling:reg_x7.reg_in[13]
wr_data_in[13] => register32b_falling:reg_x8.reg_in[13]
wr_data_in[13] => register32b_falling:reg_x9.reg_in[13]
wr_data_in[13] => register32b_falling:reg_x10.reg_in[13]
wr_data_in[13] => register32b_falling:reg_x11.reg_in[13]
wr_data_in[13] => register32b_falling:reg_x12.reg_in[13]
wr_data_in[13] => register32b_falling:reg_x13.reg_in[13]
wr_data_in[13] => register32b_falling:reg_x14.reg_in[13]
wr_data_in[13] => register32b_falling:reg_x15.reg_in[13]
wr_data_in[13] => register32b_falling:reg_x16.reg_in[13]
wr_data_in[13] => register32b_falling:reg_x17.reg_in[13]
wr_data_in[13] => register32b_falling:reg_x18.reg_in[13]
wr_data_in[13] => register32b_falling:reg_x19.reg_in[13]
wr_data_in[13] => register32b_falling:reg_x20.reg_in[13]
wr_data_in[13] => register32b_falling:reg_x21.reg_in[13]
wr_data_in[13] => register32b_falling:reg_x22.reg_in[13]
wr_data_in[13] => register32b_falling:reg_x23.reg_in[13]
wr_data_in[13] => register32b_falling:reg_x24.reg_in[13]
wr_data_in[13] => register32b_falling:reg_x25.reg_in[13]
wr_data_in[13] => register32b_falling:reg_x26.reg_in[13]
wr_data_in[13] => register32b_falling:reg_x27.reg_in[13]
wr_data_in[13] => register32b_falling:reg_x28.reg_in[13]
wr_data_in[13] => register32b_falling:reg_x29.reg_in[13]
wr_data_in[13] => register32b_falling:reg_x30.reg_in[13]
wr_data_in[13] => register32b_falling:reg_x31.reg_in[13]
wr_data_in[14] => register32b_falling:reg_x1.reg_in[14]
wr_data_in[14] => register32b_falling:reg_x2.reg_in[14]
wr_data_in[14] => register32b_falling:reg_x3.reg_in[14]
wr_data_in[14] => register32b_falling:reg_x4.reg_in[14]
wr_data_in[14] => register32b_falling:reg_x5.reg_in[14]
wr_data_in[14] => register32b_falling:reg_x6.reg_in[14]
wr_data_in[14] => register32b_falling:reg_x7.reg_in[14]
wr_data_in[14] => register32b_falling:reg_x8.reg_in[14]
wr_data_in[14] => register32b_falling:reg_x9.reg_in[14]
wr_data_in[14] => register32b_falling:reg_x10.reg_in[14]
wr_data_in[14] => register32b_falling:reg_x11.reg_in[14]
wr_data_in[14] => register32b_falling:reg_x12.reg_in[14]
wr_data_in[14] => register32b_falling:reg_x13.reg_in[14]
wr_data_in[14] => register32b_falling:reg_x14.reg_in[14]
wr_data_in[14] => register32b_falling:reg_x15.reg_in[14]
wr_data_in[14] => register32b_falling:reg_x16.reg_in[14]
wr_data_in[14] => register32b_falling:reg_x17.reg_in[14]
wr_data_in[14] => register32b_falling:reg_x18.reg_in[14]
wr_data_in[14] => register32b_falling:reg_x19.reg_in[14]
wr_data_in[14] => register32b_falling:reg_x20.reg_in[14]
wr_data_in[14] => register32b_falling:reg_x21.reg_in[14]
wr_data_in[14] => register32b_falling:reg_x22.reg_in[14]
wr_data_in[14] => register32b_falling:reg_x23.reg_in[14]
wr_data_in[14] => register32b_falling:reg_x24.reg_in[14]
wr_data_in[14] => register32b_falling:reg_x25.reg_in[14]
wr_data_in[14] => register32b_falling:reg_x26.reg_in[14]
wr_data_in[14] => register32b_falling:reg_x27.reg_in[14]
wr_data_in[14] => register32b_falling:reg_x28.reg_in[14]
wr_data_in[14] => register32b_falling:reg_x29.reg_in[14]
wr_data_in[14] => register32b_falling:reg_x30.reg_in[14]
wr_data_in[14] => register32b_falling:reg_x31.reg_in[14]
wr_data_in[15] => register32b_falling:reg_x1.reg_in[15]
wr_data_in[15] => register32b_falling:reg_x2.reg_in[15]
wr_data_in[15] => register32b_falling:reg_x3.reg_in[15]
wr_data_in[15] => register32b_falling:reg_x4.reg_in[15]
wr_data_in[15] => register32b_falling:reg_x5.reg_in[15]
wr_data_in[15] => register32b_falling:reg_x6.reg_in[15]
wr_data_in[15] => register32b_falling:reg_x7.reg_in[15]
wr_data_in[15] => register32b_falling:reg_x8.reg_in[15]
wr_data_in[15] => register32b_falling:reg_x9.reg_in[15]
wr_data_in[15] => register32b_falling:reg_x10.reg_in[15]
wr_data_in[15] => register32b_falling:reg_x11.reg_in[15]
wr_data_in[15] => register32b_falling:reg_x12.reg_in[15]
wr_data_in[15] => register32b_falling:reg_x13.reg_in[15]
wr_data_in[15] => register32b_falling:reg_x14.reg_in[15]
wr_data_in[15] => register32b_falling:reg_x15.reg_in[15]
wr_data_in[15] => register32b_falling:reg_x16.reg_in[15]
wr_data_in[15] => register32b_falling:reg_x17.reg_in[15]
wr_data_in[15] => register32b_falling:reg_x18.reg_in[15]
wr_data_in[15] => register32b_falling:reg_x19.reg_in[15]
wr_data_in[15] => register32b_falling:reg_x20.reg_in[15]
wr_data_in[15] => register32b_falling:reg_x21.reg_in[15]
wr_data_in[15] => register32b_falling:reg_x22.reg_in[15]
wr_data_in[15] => register32b_falling:reg_x23.reg_in[15]
wr_data_in[15] => register32b_falling:reg_x24.reg_in[15]
wr_data_in[15] => register32b_falling:reg_x25.reg_in[15]
wr_data_in[15] => register32b_falling:reg_x26.reg_in[15]
wr_data_in[15] => register32b_falling:reg_x27.reg_in[15]
wr_data_in[15] => register32b_falling:reg_x28.reg_in[15]
wr_data_in[15] => register32b_falling:reg_x29.reg_in[15]
wr_data_in[15] => register32b_falling:reg_x30.reg_in[15]
wr_data_in[15] => register32b_falling:reg_x31.reg_in[15]
wr_data_in[16] => register32b_falling:reg_x1.reg_in[16]
wr_data_in[16] => register32b_falling:reg_x2.reg_in[16]
wr_data_in[16] => register32b_falling:reg_x3.reg_in[16]
wr_data_in[16] => register32b_falling:reg_x4.reg_in[16]
wr_data_in[16] => register32b_falling:reg_x5.reg_in[16]
wr_data_in[16] => register32b_falling:reg_x6.reg_in[16]
wr_data_in[16] => register32b_falling:reg_x7.reg_in[16]
wr_data_in[16] => register32b_falling:reg_x8.reg_in[16]
wr_data_in[16] => register32b_falling:reg_x9.reg_in[16]
wr_data_in[16] => register32b_falling:reg_x10.reg_in[16]
wr_data_in[16] => register32b_falling:reg_x11.reg_in[16]
wr_data_in[16] => register32b_falling:reg_x12.reg_in[16]
wr_data_in[16] => register32b_falling:reg_x13.reg_in[16]
wr_data_in[16] => register32b_falling:reg_x14.reg_in[16]
wr_data_in[16] => register32b_falling:reg_x15.reg_in[16]
wr_data_in[16] => register32b_falling:reg_x16.reg_in[16]
wr_data_in[16] => register32b_falling:reg_x17.reg_in[16]
wr_data_in[16] => register32b_falling:reg_x18.reg_in[16]
wr_data_in[16] => register32b_falling:reg_x19.reg_in[16]
wr_data_in[16] => register32b_falling:reg_x20.reg_in[16]
wr_data_in[16] => register32b_falling:reg_x21.reg_in[16]
wr_data_in[16] => register32b_falling:reg_x22.reg_in[16]
wr_data_in[16] => register32b_falling:reg_x23.reg_in[16]
wr_data_in[16] => register32b_falling:reg_x24.reg_in[16]
wr_data_in[16] => register32b_falling:reg_x25.reg_in[16]
wr_data_in[16] => register32b_falling:reg_x26.reg_in[16]
wr_data_in[16] => register32b_falling:reg_x27.reg_in[16]
wr_data_in[16] => register32b_falling:reg_x28.reg_in[16]
wr_data_in[16] => register32b_falling:reg_x29.reg_in[16]
wr_data_in[16] => register32b_falling:reg_x30.reg_in[16]
wr_data_in[16] => register32b_falling:reg_x31.reg_in[16]
wr_data_in[17] => register32b_falling:reg_x1.reg_in[17]
wr_data_in[17] => register32b_falling:reg_x2.reg_in[17]
wr_data_in[17] => register32b_falling:reg_x3.reg_in[17]
wr_data_in[17] => register32b_falling:reg_x4.reg_in[17]
wr_data_in[17] => register32b_falling:reg_x5.reg_in[17]
wr_data_in[17] => register32b_falling:reg_x6.reg_in[17]
wr_data_in[17] => register32b_falling:reg_x7.reg_in[17]
wr_data_in[17] => register32b_falling:reg_x8.reg_in[17]
wr_data_in[17] => register32b_falling:reg_x9.reg_in[17]
wr_data_in[17] => register32b_falling:reg_x10.reg_in[17]
wr_data_in[17] => register32b_falling:reg_x11.reg_in[17]
wr_data_in[17] => register32b_falling:reg_x12.reg_in[17]
wr_data_in[17] => register32b_falling:reg_x13.reg_in[17]
wr_data_in[17] => register32b_falling:reg_x14.reg_in[17]
wr_data_in[17] => register32b_falling:reg_x15.reg_in[17]
wr_data_in[17] => register32b_falling:reg_x16.reg_in[17]
wr_data_in[17] => register32b_falling:reg_x17.reg_in[17]
wr_data_in[17] => register32b_falling:reg_x18.reg_in[17]
wr_data_in[17] => register32b_falling:reg_x19.reg_in[17]
wr_data_in[17] => register32b_falling:reg_x20.reg_in[17]
wr_data_in[17] => register32b_falling:reg_x21.reg_in[17]
wr_data_in[17] => register32b_falling:reg_x22.reg_in[17]
wr_data_in[17] => register32b_falling:reg_x23.reg_in[17]
wr_data_in[17] => register32b_falling:reg_x24.reg_in[17]
wr_data_in[17] => register32b_falling:reg_x25.reg_in[17]
wr_data_in[17] => register32b_falling:reg_x26.reg_in[17]
wr_data_in[17] => register32b_falling:reg_x27.reg_in[17]
wr_data_in[17] => register32b_falling:reg_x28.reg_in[17]
wr_data_in[17] => register32b_falling:reg_x29.reg_in[17]
wr_data_in[17] => register32b_falling:reg_x30.reg_in[17]
wr_data_in[17] => register32b_falling:reg_x31.reg_in[17]
wr_data_in[18] => register32b_falling:reg_x1.reg_in[18]
wr_data_in[18] => register32b_falling:reg_x2.reg_in[18]
wr_data_in[18] => register32b_falling:reg_x3.reg_in[18]
wr_data_in[18] => register32b_falling:reg_x4.reg_in[18]
wr_data_in[18] => register32b_falling:reg_x5.reg_in[18]
wr_data_in[18] => register32b_falling:reg_x6.reg_in[18]
wr_data_in[18] => register32b_falling:reg_x7.reg_in[18]
wr_data_in[18] => register32b_falling:reg_x8.reg_in[18]
wr_data_in[18] => register32b_falling:reg_x9.reg_in[18]
wr_data_in[18] => register32b_falling:reg_x10.reg_in[18]
wr_data_in[18] => register32b_falling:reg_x11.reg_in[18]
wr_data_in[18] => register32b_falling:reg_x12.reg_in[18]
wr_data_in[18] => register32b_falling:reg_x13.reg_in[18]
wr_data_in[18] => register32b_falling:reg_x14.reg_in[18]
wr_data_in[18] => register32b_falling:reg_x15.reg_in[18]
wr_data_in[18] => register32b_falling:reg_x16.reg_in[18]
wr_data_in[18] => register32b_falling:reg_x17.reg_in[18]
wr_data_in[18] => register32b_falling:reg_x18.reg_in[18]
wr_data_in[18] => register32b_falling:reg_x19.reg_in[18]
wr_data_in[18] => register32b_falling:reg_x20.reg_in[18]
wr_data_in[18] => register32b_falling:reg_x21.reg_in[18]
wr_data_in[18] => register32b_falling:reg_x22.reg_in[18]
wr_data_in[18] => register32b_falling:reg_x23.reg_in[18]
wr_data_in[18] => register32b_falling:reg_x24.reg_in[18]
wr_data_in[18] => register32b_falling:reg_x25.reg_in[18]
wr_data_in[18] => register32b_falling:reg_x26.reg_in[18]
wr_data_in[18] => register32b_falling:reg_x27.reg_in[18]
wr_data_in[18] => register32b_falling:reg_x28.reg_in[18]
wr_data_in[18] => register32b_falling:reg_x29.reg_in[18]
wr_data_in[18] => register32b_falling:reg_x30.reg_in[18]
wr_data_in[18] => register32b_falling:reg_x31.reg_in[18]
wr_data_in[19] => register32b_falling:reg_x1.reg_in[19]
wr_data_in[19] => register32b_falling:reg_x2.reg_in[19]
wr_data_in[19] => register32b_falling:reg_x3.reg_in[19]
wr_data_in[19] => register32b_falling:reg_x4.reg_in[19]
wr_data_in[19] => register32b_falling:reg_x5.reg_in[19]
wr_data_in[19] => register32b_falling:reg_x6.reg_in[19]
wr_data_in[19] => register32b_falling:reg_x7.reg_in[19]
wr_data_in[19] => register32b_falling:reg_x8.reg_in[19]
wr_data_in[19] => register32b_falling:reg_x9.reg_in[19]
wr_data_in[19] => register32b_falling:reg_x10.reg_in[19]
wr_data_in[19] => register32b_falling:reg_x11.reg_in[19]
wr_data_in[19] => register32b_falling:reg_x12.reg_in[19]
wr_data_in[19] => register32b_falling:reg_x13.reg_in[19]
wr_data_in[19] => register32b_falling:reg_x14.reg_in[19]
wr_data_in[19] => register32b_falling:reg_x15.reg_in[19]
wr_data_in[19] => register32b_falling:reg_x16.reg_in[19]
wr_data_in[19] => register32b_falling:reg_x17.reg_in[19]
wr_data_in[19] => register32b_falling:reg_x18.reg_in[19]
wr_data_in[19] => register32b_falling:reg_x19.reg_in[19]
wr_data_in[19] => register32b_falling:reg_x20.reg_in[19]
wr_data_in[19] => register32b_falling:reg_x21.reg_in[19]
wr_data_in[19] => register32b_falling:reg_x22.reg_in[19]
wr_data_in[19] => register32b_falling:reg_x23.reg_in[19]
wr_data_in[19] => register32b_falling:reg_x24.reg_in[19]
wr_data_in[19] => register32b_falling:reg_x25.reg_in[19]
wr_data_in[19] => register32b_falling:reg_x26.reg_in[19]
wr_data_in[19] => register32b_falling:reg_x27.reg_in[19]
wr_data_in[19] => register32b_falling:reg_x28.reg_in[19]
wr_data_in[19] => register32b_falling:reg_x29.reg_in[19]
wr_data_in[19] => register32b_falling:reg_x30.reg_in[19]
wr_data_in[19] => register32b_falling:reg_x31.reg_in[19]
wr_data_in[20] => register32b_falling:reg_x1.reg_in[20]
wr_data_in[20] => register32b_falling:reg_x2.reg_in[20]
wr_data_in[20] => register32b_falling:reg_x3.reg_in[20]
wr_data_in[20] => register32b_falling:reg_x4.reg_in[20]
wr_data_in[20] => register32b_falling:reg_x5.reg_in[20]
wr_data_in[20] => register32b_falling:reg_x6.reg_in[20]
wr_data_in[20] => register32b_falling:reg_x7.reg_in[20]
wr_data_in[20] => register32b_falling:reg_x8.reg_in[20]
wr_data_in[20] => register32b_falling:reg_x9.reg_in[20]
wr_data_in[20] => register32b_falling:reg_x10.reg_in[20]
wr_data_in[20] => register32b_falling:reg_x11.reg_in[20]
wr_data_in[20] => register32b_falling:reg_x12.reg_in[20]
wr_data_in[20] => register32b_falling:reg_x13.reg_in[20]
wr_data_in[20] => register32b_falling:reg_x14.reg_in[20]
wr_data_in[20] => register32b_falling:reg_x15.reg_in[20]
wr_data_in[20] => register32b_falling:reg_x16.reg_in[20]
wr_data_in[20] => register32b_falling:reg_x17.reg_in[20]
wr_data_in[20] => register32b_falling:reg_x18.reg_in[20]
wr_data_in[20] => register32b_falling:reg_x19.reg_in[20]
wr_data_in[20] => register32b_falling:reg_x20.reg_in[20]
wr_data_in[20] => register32b_falling:reg_x21.reg_in[20]
wr_data_in[20] => register32b_falling:reg_x22.reg_in[20]
wr_data_in[20] => register32b_falling:reg_x23.reg_in[20]
wr_data_in[20] => register32b_falling:reg_x24.reg_in[20]
wr_data_in[20] => register32b_falling:reg_x25.reg_in[20]
wr_data_in[20] => register32b_falling:reg_x26.reg_in[20]
wr_data_in[20] => register32b_falling:reg_x27.reg_in[20]
wr_data_in[20] => register32b_falling:reg_x28.reg_in[20]
wr_data_in[20] => register32b_falling:reg_x29.reg_in[20]
wr_data_in[20] => register32b_falling:reg_x30.reg_in[20]
wr_data_in[20] => register32b_falling:reg_x31.reg_in[20]
wr_data_in[21] => register32b_falling:reg_x1.reg_in[21]
wr_data_in[21] => register32b_falling:reg_x2.reg_in[21]
wr_data_in[21] => register32b_falling:reg_x3.reg_in[21]
wr_data_in[21] => register32b_falling:reg_x4.reg_in[21]
wr_data_in[21] => register32b_falling:reg_x5.reg_in[21]
wr_data_in[21] => register32b_falling:reg_x6.reg_in[21]
wr_data_in[21] => register32b_falling:reg_x7.reg_in[21]
wr_data_in[21] => register32b_falling:reg_x8.reg_in[21]
wr_data_in[21] => register32b_falling:reg_x9.reg_in[21]
wr_data_in[21] => register32b_falling:reg_x10.reg_in[21]
wr_data_in[21] => register32b_falling:reg_x11.reg_in[21]
wr_data_in[21] => register32b_falling:reg_x12.reg_in[21]
wr_data_in[21] => register32b_falling:reg_x13.reg_in[21]
wr_data_in[21] => register32b_falling:reg_x14.reg_in[21]
wr_data_in[21] => register32b_falling:reg_x15.reg_in[21]
wr_data_in[21] => register32b_falling:reg_x16.reg_in[21]
wr_data_in[21] => register32b_falling:reg_x17.reg_in[21]
wr_data_in[21] => register32b_falling:reg_x18.reg_in[21]
wr_data_in[21] => register32b_falling:reg_x19.reg_in[21]
wr_data_in[21] => register32b_falling:reg_x20.reg_in[21]
wr_data_in[21] => register32b_falling:reg_x21.reg_in[21]
wr_data_in[21] => register32b_falling:reg_x22.reg_in[21]
wr_data_in[21] => register32b_falling:reg_x23.reg_in[21]
wr_data_in[21] => register32b_falling:reg_x24.reg_in[21]
wr_data_in[21] => register32b_falling:reg_x25.reg_in[21]
wr_data_in[21] => register32b_falling:reg_x26.reg_in[21]
wr_data_in[21] => register32b_falling:reg_x27.reg_in[21]
wr_data_in[21] => register32b_falling:reg_x28.reg_in[21]
wr_data_in[21] => register32b_falling:reg_x29.reg_in[21]
wr_data_in[21] => register32b_falling:reg_x30.reg_in[21]
wr_data_in[21] => register32b_falling:reg_x31.reg_in[21]
wr_data_in[22] => register32b_falling:reg_x1.reg_in[22]
wr_data_in[22] => register32b_falling:reg_x2.reg_in[22]
wr_data_in[22] => register32b_falling:reg_x3.reg_in[22]
wr_data_in[22] => register32b_falling:reg_x4.reg_in[22]
wr_data_in[22] => register32b_falling:reg_x5.reg_in[22]
wr_data_in[22] => register32b_falling:reg_x6.reg_in[22]
wr_data_in[22] => register32b_falling:reg_x7.reg_in[22]
wr_data_in[22] => register32b_falling:reg_x8.reg_in[22]
wr_data_in[22] => register32b_falling:reg_x9.reg_in[22]
wr_data_in[22] => register32b_falling:reg_x10.reg_in[22]
wr_data_in[22] => register32b_falling:reg_x11.reg_in[22]
wr_data_in[22] => register32b_falling:reg_x12.reg_in[22]
wr_data_in[22] => register32b_falling:reg_x13.reg_in[22]
wr_data_in[22] => register32b_falling:reg_x14.reg_in[22]
wr_data_in[22] => register32b_falling:reg_x15.reg_in[22]
wr_data_in[22] => register32b_falling:reg_x16.reg_in[22]
wr_data_in[22] => register32b_falling:reg_x17.reg_in[22]
wr_data_in[22] => register32b_falling:reg_x18.reg_in[22]
wr_data_in[22] => register32b_falling:reg_x19.reg_in[22]
wr_data_in[22] => register32b_falling:reg_x20.reg_in[22]
wr_data_in[22] => register32b_falling:reg_x21.reg_in[22]
wr_data_in[22] => register32b_falling:reg_x22.reg_in[22]
wr_data_in[22] => register32b_falling:reg_x23.reg_in[22]
wr_data_in[22] => register32b_falling:reg_x24.reg_in[22]
wr_data_in[22] => register32b_falling:reg_x25.reg_in[22]
wr_data_in[22] => register32b_falling:reg_x26.reg_in[22]
wr_data_in[22] => register32b_falling:reg_x27.reg_in[22]
wr_data_in[22] => register32b_falling:reg_x28.reg_in[22]
wr_data_in[22] => register32b_falling:reg_x29.reg_in[22]
wr_data_in[22] => register32b_falling:reg_x30.reg_in[22]
wr_data_in[22] => register32b_falling:reg_x31.reg_in[22]
wr_data_in[23] => register32b_falling:reg_x1.reg_in[23]
wr_data_in[23] => register32b_falling:reg_x2.reg_in[23]
wr_data_in[23] => register32b_falling:reg_x3.reg_in[23]
wr_data_in[23] => register32b_falling:reg_x4.reg_in[23]
wr_data_in[23] => register32b_falling:reg_x5.reg_in[23]
wr_data_in[23] => register32b_falling:reg_x6.reg_in[23]
wr_data_in[23] => register32b_falling:reg_x7.reg_in[23]
wr_data_in[23] => register32b_falling:reg_x8.reg_in[23]
wr_data_in[23] => register32b_falling:reg_x9.reg_in[23]
wr_data_in[23] => register32b_falling:reg_x10.reg_in[23]
wr_data_in[23] => register32b_falling:reg_x11.reg_in[23]
wr_data_in[23] => register32b_falling:reg_x12.reg_in[23]
wr_data_in[23] => register32b_falling:reg_x13.reg_in[23]
wr_data_in[23] => register32b_falling:reg_x14.reg_in[23]
wr_data_in[23] => register32b_falling:reg_x15.reg_in[23]
wr_data_in[23] => register32b_falling:reg_x16.reg_in[23]
wr_data_in[23] => register32b_falling:reg_x17.reg_in[23]
wr_data_in[23] => register32b_falling:reg_x18.reg_in[23]
wr_data_in[23] => register32b_falling:reg_x19.reg_in[23]
wr_data_in[23] => register32b_falling:reg_x20.reg_in[23]
wr_data_in[23] => register32b_falling:reg_x21.reg_in[23]
wr_data_in[23] => register32b_falling:reg_x22.reg_in[23]
wr_data_in[23] => register32b_falling:reg_x23.reg_in[23]
wr_data_in[23] => register32b_falling:reg_x24.reg_in[23]
wr_data_in[23] => register32b_falling:reg_x25.reg_in[23]
wr_data_in[23] => register32b_falling:reg_x26.reg_in[23]
wr_data_in[23] => register32b_falling:reg_x27.reg_in[23]
wr_data_in[23] => register32b_falling:reg_x28.reg_in[23]
wr_data_in[23] => register32b_falling:reg_x29.reg_in[23]
wr_data_in[23] => register32b_falling:reg_x30.reg_in[23]
wr_data_in[23] => register32b_falling:reg_x31.reg_in[23]
wr_data_in[24] => register32b_falling:reg_x1.reg_in[24]
wr_data_in[24] => register32b_falling:reg_x2.reg_in[24]
wr_data_in[24] => register32b_falling:reg_x3.reg_in[24]
wr_data_in[24] => register32b_falling:reg_x4.reg_in[24]
wr_data_in[24] => register32b_falling:reg_x5.reg_in[24]
wr_data_in[24] => register32b_falling:reg_x6.reg_in[24]
wr_data_in[24] => register32b_falling:reg_x7.reg_in[24]
wr_data_in[24] => register32b_falling:reg_x8.reg_in[24]
wr_data_in[24] => register32b_falling:reg_x9.reg_in[24]
wr_data_in[24] => register32b_falling:reg_x10.reg_in[24]
wr_data_in[24] => register32b_falling:reg_x11.reg_in[24]
wr_data_in[24] => register32b_falling:reg_x12.reg_in[24]
wr_data_in[24] => register32b_falling:reg_x13.reg_in[24]
wr_data_in[24] => register32b_falling:reg_x14.reg_in[24]
wr_data_in[24] => register32b_falling:reg_x15.reg_in[24]
wr_data_in[24] => register32b_falling:reg_x16.reg_in[24]
wr_data_in[24] => register32b_falling:reg_x17.reg_in[24]
wr_data_in[24] => register32b_falling:reg_x18.reg_in[24]
wr_data_in[24] => register32b_falling:reg_x19.reg_in[24]
wr_data_in[24] => register32b_falling:reg_x20.reg_in[24]
wr_data_in[24] => register32b_falling:reg_x21.reg_in[24]
wr_data_in[24] => register32b_falling:reg_x22.reg_in[24]
wr_data_in[24] => register32b_falling:reg_x23.reg_in[24]
wr_data_in[24] => register32b_falling:reg_x24.reg_in[24]
wr_data_in[24] => register32b_falling:reg_x25.reg_in[24]
wr_data_in[24] => register32b_falling:reg_x26.reg_in[24]
wr_data_in[24] => register32b_falling:reg_x27.reg_in[24]
wr_data_in[24] => register32b_falling:reg_x28.reg_in[24]
wr_data_in[24] => register32b_falling:reg_x29.reg_in[24]
wr_data_in[24] => register32b_falling:reg_x30.reg_in[24]
wr_data_in[24] => register32b_falling:reg_x31.reg_in[24]
wr_data_in[25] => register32b_falling:reg_x1.reg_in[25]
wr_data_in[25] => register32b_falling:reg_x2.reg_in[25]
wr_data_in[25] => register32b_falling:reg_x3.reg_in[25]
wr_data_in[25] => register32b_falling:reg_x4.reg_in[25]
wr_data_in[25] => register32b_falling:reg_x5.reg_in[25]
wr_data_in[25] => register32b_falling:reg_x6.reg_in[25]
wr_data_in[25] => register32b_falling:reg_x7.reg_in[25]
wr_data_in[25] => register32b_falling:reg_x8.reg_in[25]
wr_data_in[25] => register32b_falling:reg_x9.reg_in[25]
wr_data_in[25] => register32b_falling:reg_x10.reg_in[25]
wr_data_in[25] => register32b_falling:reg_x11.reg_in[25]
wr_data_in[25] => register32b_falling:reg_x12.reg_in[25]
wr_data_in[25] => register32b_falling:reg_x13.reg_in[25]
wr_data_in[25] => register32b_falling:reg_x14.reg_in[25]
wr_data_in[25] => register32b_falling:reg_x15.reg_in[25]
wr_data_in[25] => register32b_falling:reg_x16.reg_in[25]
wr_data_in[25] => register32b_falling:reg_x17.reg_in[25]
wr_data_in[25] => register32b_falling:reg_x18.reg_in[25]
wr_data_in[25] => register32b_falling:reg_x19.reg_in[25]
wr_data_in[25] => register32b_falling:reg_x20.reg_in[25]
wr_data_in[25] => register32b_falling:reg_x21.reg_in[25]
wr_data_in[25] => register32b_falling:reg_x22.reg_in[25]
wr_data_in[25] => register32b_falling:reg_x23.reg_in[25]
wr_data_in[25] => register32b_falling:reg_x24.reg_in[25]
wr_data_in[25] => register32b_falling:reg_x25.reg_in[25]
wr_data_in[25] => register32b_falling:reg_x26.reg_in[25]
wr_data_in[25] => register32b_falling:reg_x27.reg_in[25]
wr_data_in[25] => register32b_falling:reg_x28.reg_in[25]
wr_data_in[25] => register32b_falling:reg_x29.reg_in[25]
wr_data_in[25] => register32b_falling:reg_x30.reg_in[25]
wr_data_in[25] => register32b_falling:reg_x31.reg_in[25]
wr_data_in[26] => register32b_falling:reg_x1.reg_in[26]
wr_data_in[26] => register32b_falling:reg_x2.reg_in[26]
wr_data_in[26] => register32b_falling:reg_x3.reg_in[26]
wr_data_in[26] => register32b_falling:reg_x4.reg_in[26]
wr_data_in[26] => register32b_falling:reg_x5.reg_in[26]
wr_data_in[26] => register32b_falling:reg_x6.reg_in[26]
wr_data_in[26] => register32b_falling:reg_x7.reg_in[26]
wr_data_in[26] => register32b_falling:reg_x8.reg_in[26]
wr_data_in[26] => register32b_falling:reg_x9.reg_in[26]
wr_data_in[26] => register32b_falling:reg_x10.reg_in[26]
wr_data_in[26] => register32b_falling:reg_x11.reg_in[26]
wr_data_in[26] => register32b_falling:reg_x12.reg_in[26]
wr_data_in[26] => register32b_falling:reg_x13.reg_in[26]
wr_data_in[26] => register32b_falling:reg_x14.reg_in[26]
wr_data_in[26] => register32b_falling:reg_x15.reg_in[26]
wr_data_in[26] => register32b_falling:reg_x16.reg_in[26]
wr_data_in[26] => register32b_falling:reg_x17.reg_in[26]
wr_data_in[26] => register32b_falling:reg_x18.reg_in[26]
wr_data_in[26] => register32b_falling:reg_x19.reg_in[26]
wr_data_in[26] => register32b_falling:reg_x20.reg_in[26]
wr_data_in[26] => register32b_falling:reg_x21.reg_in[26]
wr_data_in[26] => register32b_falling:reg_x22.reg_in[26]
wr_data_in[26] => register32b_falling:reg_x23.reg_in[26]
wr_data_in[26] => register32b_falling:reg_x24.reg_in[26]
wr_data_in[26] => register32b_falling:reg_x25.reg_in[26]
wr_data_in[26] => register32b_falling:reg_x26.reg_in[26]
wr_data_in[26] => register32b_falling:reg_x27.reg_in[26]
wr_data_in[26] => register32b_falling:reg_x28.reg_in[26]
wr_data_in[26] => register32b_falling:reg_x29.reg_in[26]
wr_data_in[26] => register32b_falling:reg_x30.reg_in[26]
wr_data_in[26] => register32b_falling:reg_x31.reg_in[26]
wr_data_in[27] => register32b_falling:reg_x1.reg_in[27]
wr_data_in[27] => register32b_falling:reg_x2.reg_in[27]
wr_data_in[27] => register32b_falling:reg_x3.reg_in[27]
wr_data_in[27] => register32b_falling:reg_x4.reg_in[27]
wr_data_in[27] => register32b_falling:reg_x5.reg_in[27]
wr_data_in[27] => register32b_falling:reg_x6.reg_in[27]
wr_data_in[27] => register32b_falling:reg_x7.reg_in[27]
wr_data_in[27] => register32b_falling:reg_x8.reg_in[27]
wr_data_in[27] => register32b_falling:reg_x9.reg_in[27]
wr_data_in[27] => register32b_falling:reg_x10.reg_in[27]
wr_data_in[27] => register32b_falling:reg_x11.reg_in[27]
wr_data_in[27] => register32b_falling:reg_x12.reg_in[27]
wr_data_in[27] => register32b_falling:reg_x13.reg_in[27]
wr_data_in[27] => register32b_falling:reg_x14.reg_in[27]
wr_data_in[27] => register32b_falling:reg_x15.reg_in[27]
wr_data_in[27] => register32b_falling:reg_x16.reg_in[27]
wr_data_in[27] => register32b_falling:reg_x17.reg_in[27]
wr_data_in[27] => register32b_falling:reg_x18.reg_in[27]
wr_data_in[27] => register32b_falling:reg_x19.reg_in[27]
wr_data_in[27] => register32b_falling:reg_x20.reg_in[27]
wr_data_in[27] => register32b_falling:reg_x21.reg_in[27]
wr_data_in[27] => register32b_falling:reg_x22.reg_in[27]
wr_data_in[27] => register32b_falling:reg_x23.reg_in[27]
wr_data_in[27] => register32b_falling:reg_x24.reg_in[27]
wr_data_in[27] => register32b_falling:reg_x25.reg_in[27]
wr_data_in[27] => register32b_falling:reg_x26.reg_in[27]
wr_data_in[27] => register32b_falling:reg_x27.reg_in[27]
wr_data_in[27] => register32b_falling:reg_x28.reg_in[27]
wr_data_in[27] => register32b_falling:reg_x29.reg_in[27]
wr_data_in[27] => register32b_falling:reg_x30.reg_in[27]
wr_data_in[27] => register32b_falling:reg_x31.reg_in[27]
wr_data_in[28] => register32b_falling:reg_x1.reg_in[28]
wr_data_in[28] => register32b_falling:reg_x2.reg_in[28]
wr_data_in[28] => register32b_falling:reg_x3.reg_in[28]
wr_data_in[28] => register32b_falling:reg_x4.reg_in[28]
wr_data_in[28] => register32b_falling:reg_x5.reg_in[28]
wr_data_in[28] => register32b_falling:reg_x6.reg_in[28]
wr_data_in[28] => register32b_falling:reg_x7.reg_in[28]
wr_data_in[28] => register32b_falling:reg_x8.reg_in[28]
wr_data_in[28] => register32b_falling:reg_x9.reg_in[28]
wr_data_in[28] => register32b_falling:reg_x10.reg_in[28]
wr_data_in[28] => register32b_falling:reg_x11.reg_in[28]
wr_data_in[28] => register32b_falling:reg_x12.reg_in[28]
wr_data_in[28] => register32b_falling:reg_x13.reg_in[28]
wr_data_in[28] => register32b_falling:reg_x14.reg_in[28]
wr_data_in[28] => register32b_falling:reg_x15.reg_in[28]
wr_data_in[28] => register32b_falling:reg_x16.reg_in[28]
wr_data_in[28] => register32b_falling:reg_x17.reg_in[28]
wr_data_in[28] => register32b_falling:reg_x18.reg_in[28]
wr_data_in[28] => register32b_falling:reg_x19.reg_in[28]
wr_data_in[28] => register32b_falling:reg_x20.reg_in[28]
wr_data_in[28] => register32b_falling:reg_x21.reg_in[28]
wr_data_in[28] => register32b_falling:reg_x22.reg_in[28]
wr_data_in[28] => register32b_falling:reg_x23.reg_in[28]
wr_data_in[28] => register32b_falling:reg_x24.reg_in[28]
wr_data_in[28] => register32b_falling:reg_x25.reg_in[28]
wr_data_in[28] => register32b_falling:reg_x26.reg_in[28]
wr_data_in[28] => register32b_falling:reg_x27.reg_in[28]
wr_data_in[28] => register32b_falling:reg_x28.reg_in[28]
wr_data_in[28] => register32b_falling:reg_x29.reg_in[28]
wr_data_in[28] => register32b_falling:reg_x30.reg_in[28]
wr_data_in[28] => register32b_falling:reg_x31.reg_in[28]
wr_data_in[29] => register32b_falling:reg_x1.reg_in[29]
wr_data_in[29] => register32b_falling:reg_x2.reg_in[29]
wr_data_in[29] => register32b_falling:reg_x3.reg_in[29]
wr_data_in[29] => register32b_falling:reg_x4.reg_in[29]
wr_data_in[29] => register32b_falling:reg_x5.reg_in[29]
wr_data_in[29] => register32b_falling:reg_x6.reg_in[29]
wr_data_in[29] => register32b_falling:reg_x7.reg_in[29]
wr_data_in[29] => register32b_falling:reg_x8.reg_in[29]
wr_data_in[29] => register32b_falling:reg_x9.reg_in[29]
wr_data_in[29] => register32b_falling:reg_x10.reg_in[29]
wr_data_in[29] => register32b_falling:reg_x11.reg_in[29]
wr_data_in[29] => register32b_falling:reg_x12.reg_in[29]
wr_data_in[29] => register32b_falling:reg_x13.reg_in[29]
wr_data_in[29] => register32b_falling:reg_x14.reg_in[29]
wr_data_in[29] => register32b_falling:reg_x15.reg_in[29]
wr_data_in[29] => register32b_falling:reg_x16.reg_in[29]
wr_data_in[29] => register32b_falling:reg_x17.reg_in[29]
wr_data_in[29] => register32b_falling:reg_x18.reg_in[29]
wr_data_in[29] => register32b_falling:reg_x19.reg_in[29]
wr_data_in[29] => register32b_falling:reg_x20.reg_in[29]
wr_data_in[29] => register32b_falling:reg_x21.reg_in[29]
wr_data_in[29] => register32b_falling:reg_x22.reg_in[29]
wr_data_in[29] => register32b_falling:reg_x23.reg_in[29]
wr_data_in[29] => register32b_falling:reg_x24.reg_in[29]
wr_data_in[29] => register32b_falling:reg_x25.reg_in[29]
wr_data_in[29] => register32b_falling:reg_x26.reg_in[29]
wr_data_in[29] => register32b_falling:reg_x27.reg_in[29]
wr_data_in[29] => register32b_falling:reg_x28.reg_in[29]
wr_data_in[29] => register32b_falling:reg_x29.reg_in[29]
wr_data_in[29] => register32b_falling:reg_x30.reg_in[29]
wr_data_in[29] => register32b_falling:reg_x31.reg_in[29]
wr_data_in[30] => register32b_falling:reg_x1.reg_in[30]
wr_data_in[30] => register32b_falling:reg_x2.reg_in[30]
wr_data_in[30] => register32b_falling:reg_x3.reg_in[30]
wr_data_in[30] => register32b_falling:reg_x4.reg_in[30]
wr_data_in[30] => register32b_falling:reg_x5.reg_in[30]
wr_data_in[30] => register32b_falling:reg_x6.reg_in[30]
wr_data_in[30] => register32b_falling:reg_x7.reg_in[30]
wr_data_in[30] => register32b_falling:reg_x8.reg_in[30]
wr_data_in[30] => register32b_falling:reg_x9.reg_in[30]
wr_data_in[30] => register32b_falling:reg_x10.reg_in[30]
wr_data_in[30] => register32b_falling:reg_x11.reg_in[30]
wr_data_in[30] => register32b_falling:reg_x12.reg_in[30]
wr_data_in[30] => register32b_falling:reg_x13.reg_in[30]
wr_data_in[30] => register32b_falling:reg_x14.reg_in[30]
wr_data_in[30] => register32b_falling:reg_x15.reg_in[30]
wr_data_in[30] => register32b_falling:reg_x16.reg_in[30]
wr_data_in[30] => register32b_falling:reg_x17.reg_in[30]
wr_data_in[30] => register32b_falling:reg_x18.reg_in[30]
wr_data_in[30] => register32b_falling:reg_x19.reg_in[30]
wr_data_in[30] => register32b_falling:reg_x20.reg_in[30]
wr_data_in[30] => register32b_falling:reg_x21.reg_in[30]
wr_data_in[30] => register32b_falling:reg_x22.reg_in[30]
wr_data_in[30] => register32b_falling:reg_x23.reg_in[30]
wr_data_in[30] => register32b_falling:reg_x24.reg_in[30]
wr_data_in[30] => register32b_falling:reg_x25.reg_in[30]
wr_data_in[30] => register32b_falling:reg_x26.reg_in[30]
wr_data_in[30] => register32b_falling:reg_x27.reg_in[30]
wr_data_in[30] => register32b_falling:reg_x28.reg_in[30]
wr_data_in[30] => register32b_falling:reg_x29.reg_in[30]
wr_data_in[30] => register32b_falling:reg_x30.reg_in[30]
wr_data_in[30] => register32b_falling:reg_x31.reg_in[30]
wr_data_in[31] => register32b_falling:reg_x1.reg_in[31]
wr_data_in[31] => register32b_falling:reg_x2.reg_in[31]
wr_data_in[31] => register32b_falling:reg_x3.reg_in[31]
wr_data_in[31] => register32b_falling:reg_x4.reg_in[31]
wr_data_in[31] => register32b_falling:reg_x5.reg_in[31]
wr_data_in[31] => register32b_falling:reg_x6.reg_in[31]
wr_data_in[31] => register32b_falling:reg_x7.reg_in[31]
wr_data_in[31] => register32b_falling:reg_x8.reg_in[31]
wr_data_in[31] => register32b_falling:reg_x9.reg_in[31]
wr_data_in[31] => register32b_falling:reg_x10.reg_in[31]
wr_data_in[31] => register32b_falling:reg_x11.reg_in[31]
wr_data_in[31] => register32b_falling:reg_x12.reg_in[31]
wr_data_in[31] => register32b_falling:reg_x13.reg_in[31]
wr_data_in[31] => register32b_falling:reg_x14.reg_in[31]
wr_data_in[31] => register32b_falling:reg_x15.reg_in[31]
wr_data_in[31] => register32b_falling:reg_x16.reg_in[31]
wr_data_in[31] => register32b_falling:reg_x17.reg_in[31]
wr_data_in[31] => register32b_falling:reg_x18.reg_in[31]
wr_data_in[31] => register32b_falling:reg_x19.reg_in[31]
wr_data_in[31] => register32b_falling:reg_x20.reg_in[31]
wr_data_in[31] => register32b_falling:reg_x21.reg_in[31]
wr_data_in[31] => register32b_falling:reg_x22.reg_in[31]
wr_data_in[31] => register32b_falling:reg_x23.reg_in[31]
wr_data_in[31] => register32b_falling:reg_x24.reg_in[31]
wr_data_in[31] => register32b_falling:reg_x25.reg_in[31]
wr_data_in[31] => register32b_falling:reg_x26.reg_in[31]
wr_data_in[31] => register32b_falling:reg_x27.reg_in[31]
wr_data_in[31] => register32b_falling:reg_x28.reg_in[31]
wr_data_in[31] => register32b_falling:reg_x29.reg_in[31]
wr_data_in[31] => register32b_falling:reg_x30.reg_in[31]
wr_data_in[31] => register32b_falling:reg_x31.reg_in[31]
r1_data_out[0] <= mux32_1:output_1_mux.output_0[0]
r1_data_out[1] <= mux32_1:output_1_mux.output_0[1]
r1_data_out[2] <= mux32_1:output_1_mux.output_0[2]
r1_data_out[3] <= mux32_1:output_1_mux.output_0[3]
r1_data_out[4] <= mux32_1:output_1_mux.output_0[4]
r1_data_out[5] <= mux32_1:output_1_mux.output_0[5]
r1_data_out[6] <= mux32_1:output_1_mux.output_0[6]
r1_data_out[7] <= mux32_1:output_1_mux.output_0[7]
r1_data_out[8] <= mux32_1:output_1_mux.output_0[8]
r1_data_out[9] <= mux32_1:output_1_mux.output_0[9]
r1_data_out[10] <= mux32_1:output_1_mux.output_0[10]
r1_data_out[11] <= mux32_1:output_1_mux.output_0[11]
r1_data_out[12] <= mux32_1:output_1_mux.output_0[12]
r1_data_out[13] <= mux32_1:output_1_mux.output_0[13]
r1_data_out[14] <= mux32_1:output_1_mux.output_0[14]
r1_data_out[15] <= mux32_1:output_1_mux.output_0[15]
r1_data_out[16] <= mux32_1:output_1_mux.output_0[16]
r1_data_out[17] <= mux32_1:output_1_mux.output_0[17]
r1_data_out[18] <= mux32_1:output_1_mux.output_0[18]
r1_data_out[19] <= mux32_1:output_1_mux.output_0[19]
r1_data_out[20] <= mux32_1:output_1_mux.output_0[20]
r1_data_out[21] <= mux32_1:output_1_mux.output_0[21]
r1_data_out[22] <= mux32_1:output_1_mux.output_0[22]
r1_data_out[23] <= mux32_1:output_1_mux.output_0[23]
r1_data_out[24] <= mux32_1:output_1_mux.output_0[24]
r1_data_out[25] <= mux32_1:output_1_mux.output_0[25]
r1_data_out[26] <= mux32_1:output_1_mux.output_0[26]
r1_data_out[27] <= mux32_1:output_1_mux.output_0[27]
r1_data_out[28] <= mux32_1:output_1_mux.output_0[28]
r1_data_out[29] <= mux32_1:output_1_mux.output_0[29]
r1_data_out[30] <= mux32_1:output_1_mux.output_0[30]
r1_data_out[31] <= mux32_1:output_1_mux.output_0[31]
r2_data_out[0] <= mux32_1:output_2_mux.output_0[0]
r2_data_out[1] <= mux32_1:output_2_mux.output_0[1]
r2_data_out[2] <= mux32_1:output_2_mux.output_0[2]
r2_data_out[3] <= mux32_1:output_2_mux.output_0[3]
r2_data_out[4] <= mux32_1:output_2_mux.output_0[4]
r2_data_out[5] <= mux32_1:output_2_mux.output_0[5]
r2_data_out[6] <= mux32_1:output_2_mux.output_0[6]
r2_data_out[7] <= mux32_1:output_2_mux.output_0[7]
r2_data_out[8] <= mux32_1:output_2_mux.output_0[8]
r2_data_out[9] <= mux32_1:output_2_mux.output_0[9]
r2_data_out[10] <= mux32_1:output_2_mux.output_0[10]
r2_data_out[11] <= mux32_1:output_2_mux.output_0[11]
r2_data_out[12] <= mux32_1:output_2_mux.output_0[12]
r2_data_out[13] <= mux32_1:output_2_mux.output_0[13]
r2_data_out[14] <= mux32_1:output_2_mux.output_0[14]
r2_data_out[15] <= mux32_1:output_2_mux.output_0[15]
r2_data_out[16] <= mux32_1:output_2_mux.output_0[16]
r2_data_out[17] <= mux32_1:output_2_mux.output_0[17]
r2_data_out[18] <= mux32_1:output_2_mux.output_0[18]
r2_data_out[19] <= mux32_1:output_2_mux.output_0[19]
r2_data_out[20] <= mux32_1:output_2_mux.output_0[20]
r2_data_out[21] <= mux32_1:output_2_mux.output_0[21]
r2_data_out[22] <= mux32_1:output_2_mux.output_0[22]
r2_data_out[23] <= mux32_1:output_2_mux.output_0[23]
r2_data_out[24] <= mux32_1:output_2_mux.output_0[24]
r2_data_out[25] <= mux32_1:output_2_mux.output_0[25]
r2_data_out[26] <= mux32_1:output_2_mux.output_0[26]
r2_data_out[27] <= mux32_1:output_2_mux.output_0[27]
r2_data_out[28] <= mux32_1:output_2_mux.output_0[28]
r2_data_out[29] <= mux32_1:output_2_mux.output_0[29]
r2_data_out[30] <= mux32_1:output_2_mux.output_0[30]
r2_data_out[31] <= mux32_1:output_2_mux.output_0[31]


|fpga_riscv32_minimal|datapath:datapath_0|register_bank:register_bank_0|register32b_falling:reg_x0
clock => register_value[0].CLK
clock => register_value[1].CLK
clock => register_value[2].CLK
clock => register_value[3].CLK
clock => register_value[4].CLK
clock => register_value[5].CLK
clock => register_value[6].CLK
clock => register_value[7].CLK
clock => register_value[8].CLK
clock => register_value[9].CLK
clock => register_value[10].CLK
clock => register_value[11].CLK
clock => register_value[12].CLK
clock => register_value[13].CLK
clock => register_value[14].CLK
clock => register_value[15].CLK
clock => register_value[16].CLK
clock => register_value[17].CLK
clock => register_value[18].CLK
clock => register_value[19].CLK
clock => register_value[20].CLK
clock => register_value[21].CLK
clock => register_value[22].CLK
clock => register_value[23].CLK
clock => register_value[24].CLK
clock => register_value[25].CLK
clock => register_value[26].CLK
clock => register_value[27].CLK
clock => register_value[28].CLK
clock => register_value[29].CLK
clock => register_value[30].CLK
clock => register_value[31].CLK
clear => register_value[0].ACLR
clear => register_value[1].ACLR
clear => register_value[2].ACLR
clear => register_value[3].ACLR
clear => register_value[4].ACLR
clear => register_value[5].ACLR
clear => register_value[6].ACLR
clear => register_value[7].ACLR
clear => register_value[8].ACLR
clear => register_value[9].ACLR
clear => register_value[10].ACLR
clear => register_value[11].ACLR
clear => register_value[12].ACLR
clear => register_value[13].ACLR
clear => register_value[14].ACLR
clear => register_value[15].ACLR
clear => register_value[16].ACLR
clear => register_value[17].ACLR
clear => register_value[18].ACLR
clear => register_value[19].ACLR
clear => register_value[20].ACLR
clear => register_value[21].ACLR
clear => register_value[22].ACLR
clear => register_value[23].ACLR
clear => register_value[24].ACLR
clear => register_value[25].ACLR
clear => register_value[26].ACLR
clear => register_value[27].ACLR
clear => register_value[28].ACLR
clear => register_value[29].ACLR
clear => register_value[30].ACLR
clear => register_value[31].ACLR
load => register_value[31].ENA
load => register_value[30].ENA
load => register_value[29].ENA
load => register_value[28].ENA
load => register_value[27].ENA
load => register_value[26].ENA
load => register_value[25].ENA
load => register_value[24].ENA
load => register_value[23].ENA
load => register_value[22].ENA
load => register_value[21].ENA
load => register_value[20].ENA
load => register_value[19].ENA
load => register_value[18].ENA
load => register_value[17].ENA
load => register_value[16].ENA
load => register_value[15].ENA
load => register_value[14].ENA
load => register_value[13].ENA
load => register_value[12].ENA
load => register_value[11].ENA
load => register_value[10].ENA
load => register_value[9].ENA
load => register_value[8].ENA
load => register_value[7].ENA
load => register_value[6].ENA
load => register_value[5].ENA
load => register_value[4].ENA
load => register_value[3].ENA
load => register_value[2].ENA
load => register_value[1].ENA
load => register_value[0].ENA
reg_in[0] => register_value[0].DATAIN
reg_in[1] => register_value[1].DATAIN
reg_in[2] => register_value[2].DATAIN
reg_in[3] => register_value[3].DATAIN
reg_in[4] => register_value[4].DATAIN
reg_in[5] => register_value[5].DATAIN
reg_in[6] => register_value[6].DATAIN
reg_in[7] => register_value[7].DATAIN
reg_in[8] => register_value[8].DATAIN
reg_in[9] => register_value[9].DATAIN
reg_in[10] => register_value[10].DATAIN
reg_in[11] => register_value[11].DATAIN
reg_in[12] => register_value[12].DATAIN
reg_in[13] => register_value[13].DATAIN
reg_in[14] => register_value[14].DATAIN
reg_in[15] => register_value[15].DATAIN
reg_in[16] => register_value[16].DATAIN
reg_in[17] => register_value[17].DATAIN
reg_in[18] => register_value[18].DATAIN
reg_in[19] => register_value[19].DATAIN
reg_in[20] => register_value[20].DATAIN
reg_in[21] => register_value[21].DATAIN
reg_in[22] => register_value[22].DATAIN
reg_in[23] => register_value[23].DATAIN
reg_in[24] => register_value[24].DATAIN
reg_in[25] => register_value[25].DATAIN
reg_in[26] => register_value[26].DATAIN
reg_in[27] => register_value[27].DATAIN
reg_in[28] => register_value[28].DATAIN
reg_in[29] => register_value[29].DATAIN
reg_in[30] => register_value[30].DATAIN
reg_in[31] => register_value[31].DATAIN
reg_out[0] <= register_value[0].DB_MAX_OUTPUT_PORT_TYPE
reg_out[1] <= register_value[1].DB_MAX_OUTPUT_PORT_TYPE
reg_out[2] <= register_value[2].DB_MAX_OUTPUT_PORT_TYPE
reg_out[3] <= register_value[3].DB_MAX_OUTPUT_PORT_TYPE
reg_out[4] <= register_value[4].DB_MAX_OUTPUT_PORT_TYPE
reg_out[5] <= register_value[5].DB_MAX_OUTPUT_PORT_TYPE
reg_out[6] <= register_value[6].DB_MAX_OUTPUT_PORT_TYPE
reg_out[7] <= register_value[7].DB_MAX_OUTPUT_PORT_TYPE
reg_out[8] <= register_value[8].DB_MAX_OUTPUT_PORT_TYPE
reg_out[9] <= register_value[9].DB_MAX_OUTPUT_PORT_TYPE
reg_out[10] <= register_value[10].DB_MAX_OUTPUT_PORT_TYPE
reg_out[11] <= register_value[11].DB_MAX_OUTPUT_PORT_TYPE
reg_out[12] <= register_value[12].DB_MAX_OUTPUT_PORT_TYPE
reg_out[13] <= register_value[13].DB_MAX_OUTPUT_PORT_TYPE
reg_out[14] <= register_value[14].DB_MAX_OUTPUT_PORT_TYPE
reg_out[15] <= register_value[15].DB_MAX_OUTPUT_PORT_TYPE
reg_out[16] <= register_value[16].DB_MAX_OUTPUT_PORT_TYPE
reg_out[17] <= register_value[17].DB_MAX_OUTPUT_PORT_TYPE
reg_out[18] <= register_value[18].DB_MAX_OUTPUT_PORT_TYPE
reg_out[19] <= register_value[19].DB_MAX_OUTPUT_PORT_TYPE
reg_out[20] <= register_value[20].DB_MAX_OUTPUT_PORT_TYPE
reg_out[21] <= register_value[21].DB_MAX_OUTPUT_PORT_TYPE
reg_out[22] <= register_value[22].DB_MAX_OUTPUT_PORT_TYPE
reg_out[23] <= register_value[23].DB_MAX_OUTPUT_PORT_TYPE
reg_out[24] <= register_value[24].DB_MAX_OUTPUT_PORT_TYPE
reg_out[25] <= register_value[25].DB_MAX_OUTPUT_PORT_TYPE
reg_out[26] <= register_value[26].DB_MAX_OUTPUT_PORT_TYPE
reg_out[27] <= register_value[27].DB_MAX_OUTPUT_PORT_TYPE
reg_out[28] <= register_value[28].DB_MAX_OUTPUT_PORT_TYPE
reg_out[29] <= register_value[29].DB_MAX_OUTPUT_PORT_TYPE
reg_out[30] <= register_value[30].DB_MAX_OUTPUT_PORT_TYPE
reg_out[31] <= register_value[31].DB_MAX_OUTPUT_PORT_TYPE


|fpga_riscv32_minimal|datapath:datapath_0|register_bank:register_bank_0|register32b_falling:reg_x1
clock => register_value[0].CLK
clock => register_value[1].CLK
clock => register_value[2].CLK
clock => register_value[3].CLK
clock => register_value[4].CLK
clock => register_value[5].CLK
clock => register_value[6].CLK
clock => register_value[7].CLK
clock => register_value[8].CLK
clock => register_value[9].CLK
clock => register_value[10].CLK
clock => register_value[11].CLK
clock => register_value[12].CLK
clock => register_value[13].CLK
clock => register_value[14].CLK
clock => register_value[15].CLK
clock => register_value[16].CLK
clock => register_value[17].CLK
clock => register_value[18].CLK
clock => register_value[19].CLK
clock => register_value[20].CLK
clock => register_value[21].CLK
clock => register_value[22].CLK
clock => register_value[23].CLK
clock => register_value[24].CLK
clock => register_value[25].CLK
clock => register_value[26].CLK
clock => register_value[27].CLK
clock => register_value[28].CLK
clock => register_value[29].CLK
clock => register_value[30].CLK
clock => register_value[31].CLK
clear => register_value[0].ACLR
clear => register_value[1].ACLR
clear => register_value[2].ACLR
clear => register_value[3].ACLR
clear => register_value[4].ACLR
clear => register_value[5].ACLR
clear => register_value[6].ACLR
clear => register_value[7].ACLR
clear => register_value[8].ACLR
clear => register_value[9].ACLR
clear => register_value[10].ACLR
clear => register_value[11].ACLR
clear => register_value[12].ACLR
clear => register_value[13].ACLR
clear => register_value[14].ACLR
clear => register_value[15].ACLR
clear => register_value[16].ACLR
clear => register_value[17].ACLR
clear => register_value[18].ACLR
clear => register_value[19].ACLR
clear => register_value[20].ACLR
clear => register_value[21].ACLR
clear => register_value[22].ACLR
clear => register_value[23].ACLR
clear => register_value[24].ACLR
clear => register_value[25].ACLR
clear => register_value[26].ACLR
clear => register_value[27].ACLR
clear => register_value[28].ACLR
clear => register_value[29].ACLR
clear => register_value[30].ACLR
clear => register_value[31].ACLR
load => register_value[31].ENA
load => register_value[30].ENA
load => register_value[29].ENA
load => register_value[28].ENA
load => register_value[27].ENA
load => register_value[26].ENA
load => register_value[25].ENA
load => register_value[24].ENA
load => register_value[23].ENA
load => register_value[22].ENA
load => register_value[21].ENA
load => register_value[20].ENA
load => register_value[19].ENA
load => register_value[18].ENA
load => register_value[17].ENA
load => register_value[16].ENA
load => register_value[15].ENA
load => register_value[14].ENA
load => register_value[13].ENA
load => register_value[12].ENA
load => register_value[11].ENA
load => register_value[10].ENA
load => register_value[9].ENA
load => register_value[8].ENA
load => register_value[7].ENA
load => register_value[6].ENA
load => register_value[5].ENA
load => register_value[4].ENA
load => register_value[3].ENA
load => register_value[2].ENA
load => register_value[1].ENA
load => register_value[0].ENA
reg_in[0] => register_value[0].DATAIN
reg_in[1] => register_value[1].DATAIN
reg_in[2] => register_value[2].DATAIN
reg_in[3] => register_value[3].DATAIN
reg_in[4] => register_value[4].DATAIN
reg_in[5] => register_value[5].DATAIN
reg_in[6] => register_value[6].DATAIN
reg_in[7] => register_value[7].DATAIN
reg_in[8] => register_value[8].DATAIN
reg_in[9] => register_value[9].DATAIN
reg_in[10] => register_value[10].DATAIN
reg_in[11] => register_value[11].DATAIN
reg_in[12] => register_value[12].DATAIN
reg_in[13] => register_value[13].DATAIN
reg_in[14] => register_value[14].DATAIN
reg_in[15] => register_value[15].DATAIN
reg_in[16] => register_value[16].DATAIN
reg_in[17] => register_value[17].DATAIN
reg_in[18] => register_value[18].DATAIN
reg_in[19] => register_value[19].DATAIN
reg_in[20] => register_value[20].DATAIN
reg_in[21] => register_value[21].DATAIN
reg_in[22] => register_value[22].DATAIN
reg_in[23] => register_value[23].DATAIN
reg_in[24] => register_value[24].DATAIN
reg_in[25] => register_value[25].DATAIN
reg_in[26] => register_value[26].DATAIN
reg_in[27] => register_value[27].DATAIN
reg_in[28] => register_value[28].DATAIN
reg_in[29] => register_value[29].DATAIN
reg_in[30] => register_value[30].DATAIN
reg_in[31] => register_value[31].DATAIN
reg_out[0] <= register_value[0].DB_MAX_OUTPUT_PORT_TYPE
reg_out[1] <= register_value[1].DB_MAX_OUTPUT_PORT_TYPE
reg_out[2] <= register_value[2].DB_MAX_OUTPUT_PORT_TYPE
reg_out[3] <= register_value[3].DB_MAX_OUTPUT_PORT_TYPE
reg_out[4] <= register_value[4].DB_MAX_OUTPUT_PORT_TYPE
reg_out[5] <= register_value[5].DB_MAX_OUTPUT_PORT_TYPE
reg_out[6] <= register_value[6].DB_MAX_OUTPUT_PORT_TYPE
reg_out[7] <= register_value[7].DB_MAX_OUTPUT_PORT_TYPE
reg_out[8] <= register_value[8].DB_MAX_OUTPUT_PORT_TYPE
reg_out[9] <= register_value[9].DB_MAX_OUTPUT_PORT_TYPE
reg_out[10] <= register_value[10].DB_MAX_OUTPUT_PORT_TYPE
reg_out[11] <= register_value[11].DB_MAX_OUTPUT_PORT_TYPE
reg_out[12] <= register_value[12].DB_MAX_OUTPUT_PORT_TYPE
reg_out[13] <= register_value[13].DB_MAX_OUTPUT_PORT_TYPE
reg_out[14] <= register_value[14].DB_MAX_OUTPUT_PORT_TYPE
reg_out[15] <= register_value[15].DB_MAX_OUTPUT_PORT_TYPE
reg_out[16] <= register_value[16].DB_MAX_OUTPUT_PORT_TYPE
reg_out[17] <= register_value[17].DB_MAX_OUTPUT_PORT_TYPE
reg_out[18] <= register_value[18].DB_MAX_OUTPUT_PORT_TYPE
reg_out[19] <= register_value[19].DB_MAX_OUTPUT_PORT_TYPE
reg_out[20] <= register_value[20].DB_MAX_OUTPUT_PORT_TYPE
reg_out[21] <= register_value[21].DB_MAX_OUTPUT_PORT_TYPE
reg_out[22] <= register_value[22].DB_MAX_OUTPUT_PORT_TYPE
reg_out[23] <= register_value[23].DB_MAX_OUTPUT_PORT_TYPE
reg_out[24] <= register_value[24].DB_MAX_OUTPUT_PORT_TYPE
reg_out[25] <= register_value[25].DB_MAX_OUTPUT_PORT_TYPE
reg_out[26] <= register_value[26].DB_MAX_OUTPUT_PORT_TYPE
reg_out[27] <= register_value[27].DB_MAX_OUTPUT_PORT_TYPE
reg_out[28] <= register_value[28].DB_MAX_OUTPUT_PORT_TYPE
reg_out[29] <= register_value[29].DB_MAX_OUTPUT_PORT_TYPE
reg_out[30] <= register_value[30].DB_MAX_OUTPUT_PORT_TYPE
reg_out[31] <= register_value[31].DB_MAX_OUTPUT_PORT_TYPE


|fpga_riscv32_minimal|datapath:datapath_0|register_bank:register_bank_0|register32b_falling:reg_x2
clock => register_value[0].CLK
clock => register_value[1].CLK
clock => register_value[2].CLK
clock => register_value[3].CLK
clock => register_value[4].CLK
clock => register_value[5].CLK
clock => register_value[6].CLK
clock => register_value[7].CLK
clock => register_value[8].CLK
clock => register_value[9].CLK
clock => register_value[10].CLK
clock => register_value[11].CLK
clock => register_value[12].CLK
clock => register_value[13].CLK
clock => register_value[14].CLK
clock => register_value[15].CLK
clock => register_value[16].CLK
clock => register_value[17].CLK
clock => register_value[18].CLK
clock => register_value[19].CLK
clock => register_value[20].CLK
clock => register_value[21].CLK
clock => register_value[22].CLK
clock => register_value[23].CLK
clock => register_value[24].CLK
clock => register_value[25].CLK
clock => register_value[26].CLK
clock => register_value[27].CLK
clock => register_value[28].CLK
clock => register_value[29].CLK
clock => register_value[30].CLK
clock => register_value[31].CLK
clear => register_value[0].ACLR
clear => register_value[1].ACLR
clear => register_value[2].ACLR
clear => register_value[3].ACLR
clear => register_value[4].ACLR
clear => register_value[5].ACLR
clear => register_value[6].ACLR
clear => register_value[7].ACLR
clear => register_value[8].ACLR
clear => register_value[9].ACLR
clear => register_value[10].ACLR
clear => register_value[11].ACLR
clear => register_value[12].ACLR
clear => register_value[13].ACLR
clear => register_value[14].ACLR
clear => register_value[15].ACLR
clear => register_value[16].ACLR
clear => register_value[17].ACLR
clear => register_value[18].ACLR
clear => register_value[19].ACLR
clear => register_value[20].ACLR
clear => register_value[21].ACLR
clear => register_value[22].ACLR
clear => register_value[23].ACLR
clear => register_value[24].ACLR
clear => register_value[25].ACLR
clear => register_value[26].ACLR
clear => register_value[27].ACLR
clear => register_value[28].ACLR
clear => register_value[29].ACLR
clear => register_value[30].ACLR
clear => register_value[31].ACLR
load => register_value[31].ENA
load => register_value[30].ENA
load => register_value[29].ENA
load => register_value[28].ENA
load => register_value[27].ENA
load => register_value[26].ENA
load => register_value[25].ENA
load => register_value[24].ENA
load => register_value[23].ENA
load => register_value[22].ENA
load => register_value[21].ENA
load => register_value[20].ENA
load => register_value[19].ENA
load => register_value[18].ENA
load => register_value[17].ENA
load => register_value[16].ENA
load => register_value[15].ENA
load => register_value[14].ENA
load => register_value[13].ENA
load => register_value[12].ENA
load => register_value[11].ENA
load => register_value[10].ENA
load => register_value[9].ENA
load => register_value[8].ENA
load => register_value[7].ENA
load => register_value[6].ENA
load => register_value[5].ENA
load => register_value[4].ENA
load => register_value[3].ENA
load => register_value[2].ENA
load => register_value[1].ENA
load => register_value[0].ENA
reg_in[0] => register_value[0].DATAIN
reg_in[1] => register_value[1].DATAIN
reg_in[2] => register_value[2].DATAIN
reg_in[3] => register_value[3].DATAIN
reg_in[4] => register_value[4].DATAIN
reg_in[5] => register_value[5].DATAIN
reg_in[6] => register_value[6].DATAIN
reg_in[7] => register_value[7].DATAIN
reg_in[8] => register_value[8].DATAIN
reg_in[9] => register_value[9].DATAIN
reg_in[10] => register_value[10].DATAIN
reg_in[11] => register_value[11].DATAIN
reg_in[12] => register_value[12].DATAIN
reg_in[13] => register_value[13].DATAIN
reg_in[14] => register_value[14].DATAIN
reg_in[15] => register_value[15].DATAIN
reg_in[16] => register_value[16].DATAIN
reg_in[17] => register_value[17].DATAIN
reg_in[18] => register_value[18].DATAIN
reg_in[19] => register_value[19].DATAIN
reg_in[20] => register_value[20].DATAIN
reg_in[21] => register_value[21].DATAIN
reg_in[22] => register_value[22].DATAIN
reg_in[23] => register_value[23].DATAIN
reg_in[24] => register_value[24].DATAIN
reg_in[25] => register_value[25].DATAIN
reg_in[26] => register_value[26].DATAIN
reg_in[27] => register_value[27].DATAIN
reg_in[28] => register_value[28].DATAIN
reg_in[29] => register_value[29].DATAIN
reg_in[30] => register_value[30].DATAIN
reg_in[31] => register_value[31].DATAIN
reg_out[0] <= register_value[0].DB_MAX_OUTPUT_PORT_TYPE
reg_out[1] <= register_value[1].DB_MAX_OUTPUT_PORT_TYPE
reg_out[2] <= register_value[2].DB_MAX_OUTPUT_PORT_TYPE
reg_out[3] <= register_value[3].DB_MAX_OUTPUT_PORT_TYPE
reg_out[4] <= register_value[4].DB_MAX_OUTPUT_PORT_TYPE
reg_out[5] <= register_value[5].DB_MAX_OUTPUT_PORT_TYPE
reg_out[6] <= register_value[6].DB_MAX_OUTPUT_PORT_TYPE
reg_out[7] <= register_value[7].DB_MAX_OUTPUT_PORT_TYPE
reg_out[8] <= register_value[8].DB_MAX_OUTPUT_PORT_TYPE
reg_out[9] <= register_value[9].DB_MAX_OUTPUT_PORT_TYPE
reg_out[10] <= register_value[10].DB_MAX_OUTPUT_PORT_TYPE
reg_out[11] <= register_value[11].DB_MAX_OUTPUT_PORT_TYPE
reg_out[12] <= register_value[12].DB_MAX_OUTPUT_PORT_TYPE
reg_out[13] <= register_value[13].DB_MAX_OUTPUT_PORT_TYPE
reg_out[14] <= register_value[14].DB_MAX_OUTPUT_PORT_TYPE
reg_out[15] <= register_value[15].DB_MAX_OUTPUT_PORT_TYPE
reg_out[16] <= register_value[16].DB_MAX_OUTPUT_PORT_TYPE
reg_out[17] <= register_value[17].DB_MAX_OUTPUT_PORT_TYPE
reg_out[18] <= register_value[18].DB_MAX_OUTPUT_PORT_TYPE
reg_out[19] <= register_value[19].DB_MAX_OUTPUT_PORT_TYPE
reg_out[20] <= register_value[20].DB_MAX_OUTPUT_PORT_TYPE
reg_out[21] <= register_value[21].DB_MAX_OUTPUT_PORT_TYPE
reg_out[22] <= register_value[22].DB_MAX_OUTPUT_PORT_TYPE
reg_out[23] <= register_value[23].DB_MAX_OUTPUT_PORT_TYPE
reg_out[24] <= register_value[24].DB_MAX_OUTPUT_PORT_TYPE
reg_out[25] <= register_value[25].DB_MAX_OUTPUT_PORT_TYPE
reg_out[26] <= register_value[26].DB_MAX_OUTPUT_PORT_TYPE
reg_out[27] <= register_value[27].DB_MAX_OUTPUT_PORT_TYPE
reg_out[28] <= register_value[28].DB_MAX_OUTPUT_PORT_TYPE
reg_out[29] <= register_value[29].DB_MAX_OUTPUT_PORT_TYPE
reg_out[30] <= register_value[30].DB_MAX_OUTPUT_PORT_TYPE
reg_out[31] <= register_value[31].DB_MAX_OUTPUT_PORT_TYPE


|fpga_riscv32_minimal|datapath:datapath_0|register_bank:register_bank_0|register32b_falling:reg_x3
clock => register_value[0].CLK
clock => register_value[1].CLK
clock => register_value[2].CLK
clock => register_value[3].CLK
clock => register_value[4].CLK
clock => register_value[5].CLK
clock => register_value[6].CLK
clock => register_value[7].CLK
clock => register_value[8].CLK
clock => register_value[9].CLK
clock => register_value[10].CLK
clock => register_value[11].CLK
clock => register_value[12].CLK
clock => register_value[13].CLK
clock => register_value[14].CLK
clock => register_value[15].CLK
clock => register_value[16].CLK
clock => register_value[17].CLK
clock => register_value[18].CLK
clock => register_value[19].CLK
clock => register_value[20].CLK
clock => register_value[21].CLK
clock => register_value[22].CLK
clock => register_value[23].CLK
clock => register_value[24].CLK
clock => register_value[25].CLK
clock => register_value[26].CLK
clock => register_value[27].CLK
clock => register_value[28].CLK
clock => register_value[29].CLK
clock => register_value[30].CLK
clock => register_value[31].CLK
clear => register_value[0].ACLR
clear => register_value[1].ACLR
clear => register_value[2].ACLR
clear => register_value[3].ACLR
clear => register_value[4].ACLR
clear => register_value[5].ACLR
clear => register_value[6].ACLR
clear => register_value[7].ACLR
clear => register_value[8].ACLR
clear => register_value[9].ACLR
clear => register_value[10].ACLR
clear => register_value[11].ACLR
clear => register_value[12].ACLR
clear => register_value[13].ACLR
clear => register_value[14].ACLR
clear => register_value[15].ACLR
clear => register_value[16].ACLR
clear => register_value[17].ACLR
clear => register_value[18].ACLR
clear => register_value[19].ACLR
clear => register_value[20].ACLR
clear => register_value[21].ACLR
clear => register_value[22].ACLR
clear => register_value[23].ACLR
clear => register_value[24].ACLR
clear => register_value[25].ACLR
clear => register_value[26].ACLR
clear => register_value[27].ACLR
clear => register_value[28].ACLR
clear => register_value[29].ACLR
clear => register_value[30].ACLR
clear => register_value[31].ACLR
load => register_value[31].ENA
load => register_value[30].ENA
load => register_value[29].ENA
load => register_value[28].ENA
load => register_value[27].ENA
load => register_value[26].ENA
load => register_value[25].ENA
load => register_value[24].ENA
load => register_value[23].ENA
load => register_value[22].ENA
load => register_value[21].ENA
load => register_value[20].ENA
load => register_value[19].ENA
load => register_value[18].ENA
load => register_value[17].ENA
load => register_value[16].ENA
load => register_value[15].ENA
load => register_value[14].ENA
load => register_value[13].ENA
load => register_value[12].ENA
load => register_value[11].ENA
load => register_value[10].ENA
load => register_value[9].ENA
load => register_value[8].ENA
load => register_value[7].ENA
load => register_value[6].ENA
load => register_value[5].ENA
load => register_value[4].ENA
load => register_value[3].ENA
load => register_value[2].ENA
load => register_value[1].ENA
load => register_value[0].ENA
reg_in[0] => register_value[0].DATAIN
reg_in[1] => register_value[1].DATAIN
reg_in[2] => register_value[2].DATAIN
reg_in[3] => register_value[3].DATAIN
reg_in[4] => register_value[4].DATAIN
reg_in[5] => register_value[5].DATAIN
reg_in[6] => register_value[6].DATAIN
reg_in[7] => register_value[7].DATAIN
reg_in[8] => register_value[8].DATAIN
reg_in[9] => register_value[9].DATAIN
reg_in[10] => register_value[10].DATAIN
reg_in[11] => register_value[11].DATAIN
reg_in[12] => register_value[12].DATAIN
reg_in[13] => register_value[13].DATAIN
reg_in[14] => register_value[14].DATAIN
reg_in[15] => register_value[15].DATAIN
reg_in[16] => register_value[16].DATAIN
reg_in[17] => register_value[17].DATAIN
reg_in[18] => register_value[18].DATAIN
reg_in[19] => register_value[19].DATAIN
reg_in[20] => register_value[20].DATAIN
reg_in[21] => register_value[21].DATAIN
reg_in[22] => register_value[22].DATAIN
reg_in[23] => register_value[23].DATAIN
reg_in[24] => register_value[24].DATAIN
reg_in[25] => register_value[25].DATAIN
reg_in[26] => register_value[26].DATAIN
reg_in[27] => register_value[27].DATAIN
reg_in[28] => register_value[28].DATAIN
reg_in[29] => register_value[29].DATAIN
reg_in[30] => register_value[30].DATAIN
reg_in[31] => register_value[31].DATAIN
reg_out[0] <= register_value[0].DB_MAX_OUTPUT_PORT_TYPE
reg_out[1] <= register_value[1].DB_MAX_OUTPUT_PORT_TYPE
reg_out[2] <= register_value[2].DB_MAX_OUTPUT_PORT_TYPE
reg_out[3] <= register_value[3].DB_MAX_OUTPUT_PORT_TYPE
reg_out[4] <= register_value[4].DB_MAX_OUTPUT_PORT_TYPE
reg_out[5] <= register_value[5].DB_MAX_OUTPUT_PORT_TYPE
reg_out[6] <= register_value[6].DB_MAX_OUTPUT_PORT_TYPE
reg_out[7] <= register_value[7].DB_MAX_OUTPUT_PORT_TYPE
reg_out[8] <= register_value[8].DB_MAX_OUTPUT_PORT_TYPE
reg_out[9] <= register_value[9].DB_MAX_OUTPUT_PORT_TYPE
reg_out[10] <= register_value[10].DB_MAX_OUTPUT_PORT_TYPE
reg_out[11] <= register_value[11].DB_MAX_OUTPUT_PORT_TYPE
reg_out[12] <= register_value[12].DB_MAX_OUTPUT_PORT_TYPE
reg_out[13] <= register_value[13].DB_MAX_OUTPUT_PORT_TYPE
reg_out[14] <= register_value[14].DB_MAX_OUTPUT_PORT_TYPE
reg_out[15] <= register_value[15].DB_MAX_OUTPUT_PORT_TYPE
reg_out[16] <= register_value[16].DB_MAX_OUTPUT_PORT_TYPE
reg_out[17] <= register_value[17].DB_MAX_OUTPUT_PORT_TYPE
reg_out[18] <= register_value[18].DB_MAX_OUTPUT_PORT_TYPE
reg_out[19] <= register_value[19].DB_MAX_OUTPUT_PORT_TYPE
reg_out[20] <= register_value[20].DB_MAX_OUTPUT_PORT_TYPE
reg_out[21] <= register_value[21].DB_MAX_OUTPUT_PORT_TYPE
reg_out[22] <= register_value[22].DB_MAX_OUTPUT_PORT_TYPE
reg_out[23] <= register_value[23].DB_MAX_OUTPUT_PORT_TYPE
reg_out[24] <= register_value[24].DB_MAX_OUTPUT_PORT_TYPE
reg_out[25] <= register_value[25].DB_MAX_OUTPUT_PORT_TYPE
reg_out[26] <= register_value[26].DB_MAX_OUTPUT_PORT_TYPE
reg_out[27] <= register_value[27].DB_MAX_OUTPUT_PORT_TYPE
reg_out[28] <= register_value[28].DB_MAX_OUTPUT_PORT_TYPE
reg_out[29] <= register_value[29].DB_MAX_OUTPUT_PORT_TYPE
reg_out[30] <= register_value[30].DB_MAX_OUTPUT_PORT_TYPE
reg_out[31] <= register_value[31].DB_MAX_OUTPUT_PORT_TYPE


|fpga_riscv32_minimal|datapath:datapath_0|register_bank:register_bank_0|register32b_falling:reg_x4
clock => register_value[0].CLK
clock => register_value[1].CLK
clock => register_value[2].CLK
clock => register_value[3].CLK
clock => register_value[4].CLK
clock => register_value[5].CLK
clock => register_value[6].CLK
clock => register_value[7].CLK
clock => register_value[8].CLK
clock => register_value[9].CLK
clock => register_value[10].CLK
clock => register_value[11].CLK
clock => register_value[12].CLK
clock => register_value[13].CLK
clock => register_value[14].CLK
clock => register_value[15].CLK
clock => register_value[16].CLK
clock => register_value[17].CLK
clock => register_value[18].CLK
clock => register_value[19].CLK
clock => register_value[20].CLK
clock => register_value[21].CLK
clock => register_value[22].CLK
clock => register_value[23].CLK
clock => register_value[24].CLK
clock => register_value[25].CLK
clock => register_value[26].CLK
clock => register_value[27].CLK
clock => register_value[28].CLK
clock => register_value[29].CLK
clock => register_value[30].CLK
clock => register_value[31].CLK
clear => register_value[0].ACLR
clear => register_value[1].ACLR
clear => register_value[2].ACLR
clear => register_value[3].ACLR
clear => register_value[4].ACLR
clear => register_value[5].ACLR
clear => register_value[6].ACLR
clear => register_value[7].ACLR
clear => register_value[8].ACLR
clear => register_value[9].ACLR
clear => register_value[10].ACLR
clear => register_value[11].ACLR
clear => register_value[12].ACLR
clear => register_value[13].ACLR
clear => register_value[14].ACLR
clear => register_value[15].ACLR
clear => register_value[16].ACLR
clear => register_value[17].ACLR
clear => register_value[18].ACLR
clear => register_value[19].ACLR
clear => register_value[20].ACLR
clear => register_value[21].ACLR
clear => register_value[22].ACLR
clear => register_value[23].ACLR
clear => register_value[24].ACLR
clear => register_value[25].ACLR
clear => register_value[26].ACLR
clear => register_value[27].ACLR
clear => register_value[28].ACLR
clear => register_value[29].ACLR
clear => register_value[30].ACLR
clear => register_value[31].ACLR
load => register_value[31].ENA
load => register_value[30].ENA
load => register_value[29].ENA
load => register_value[28].ENA
load => register_value[27].ENA
load => register_value[26].ENA
load => register_value[25].ENA
load => register_value[24].ENA
load => register_value[23].ENA
load => register_value[22].ENA
load => register_value[21].ENA
load => register_value[20].ENA
load => register_value[19].ENA
load => register_value[18].ENA
load => register_value[17].ENA
load => register_value[16].ENA
load => register_value[15].ENA
load => register_value[14].ENA
load => register_value[13].ENA
load => register_value[12].ENA
load => register_value[11].ENA
load => register_value[10].ENA
load => register_value[9].ENA
load => register_value[8].ENA
load => register_value[7].ENA
load => register_value[6].ENA
load => register_value[5].ENA
load => register_value[4].ENA
load => register_value[3].ENA
load => register_value[2].ENA
load => register_value[1].ENA
load => register_value[0].ENA
reg_in[0] => register_value[0].DATAIN
reg_in[1] => register_value[1].DATAIN
reg_in[2] => register_value[2].DATAIN
reg_in[3] => register_value[3].DATAIN
reg_in[4] => register_value[4].DATAIN
reg_in[5] => register_value[5].DATAIN
reg_in[6] => register_value[6].DATAIN
reg_in[7] => register_value[7].DATAIN
reg_in[8] => register_value[8].DATAIN
reg_in[9] => register_value[9].DATAIN
reg_in[10] => register_value[10].DATAIN
reg_in[11] => register_value[11].DATAIN
reg_in[12] => register_value[12].DATAIN
reg_in[13] => register_value[13].DATAIN
reg_in[14] => register_value[14].DATAIN
reg_in[15] => register_value[15].DATAIN
reg_in[16] => register_value[16].DATAIN
reg_in[17] => register_value[17].DATAIN
reg_in[18] => register_value[18].DATAIN
reg_in[19] => register_value[19].DATAIN
reg_in[20] => register_value[20].DATAIN
reg_in[21] => register_value[21].DATAIN
reg_in[22] => register_value[22].DATAIN
reg_in[23] => register_value[23].DATAIN
reg_in[24] => register_value[24].DATAIN
reg_in[25] => register_value[25].DATAIN
reg_in[26] => register_value[26].DATAIN
reg_in[27] => register_value[27].DATAIN
reg_in[28] => register_value[28].DATAIN
reg_in[29] => register_value[29].DATAIN
reg_in[30] => register_value[30].DATAIN
reg_in[31] => register_value[31].DATAIN
reg_out[0] <= register_value[0].DB_MAX_OUTPUT_PORT_TYPE
reg_out[1] <= register_value[1].DB_MAX_OUTPUT_PORT_TYPE
reg_out[2] <= register_value[2].DB_MAX_OUTPUT_PORT_TYPE
reg_out[3] <= register_value[3].DB_MAX_OUTPUT_PORT_TYPE
reg_out[4] <= register_value[4].DB_MAX_OUTPUT_PORT_TYPE
reg_out[5] <= register_value[5].DB_MAX_OUTPUT_PORT_TYPE
reg_out[6] <= register_value[6].DB_MAX_OUTPUT_PORT_TYPE
reg_out[7] <= register_value[7].DB_MAX_OUTPUT_PORT_TYPE
reg_out[8] <= register_value[8].DB_MAX_OUTPUT_PORT_TYPE
reg_out[9] <= register_value[9].DB_MAX_OUTPUT_PORT_TYPE
reg_out[10] <= register_value[10].DB_MAX_OUTPUT_PORT_TYPE
reg_out[11] <= register_value[11].DB_MAX_OUTPUT_PORT_TYPE
reg_out[12] <= register_value[12].DB_MAX_OUTPUT_PORT_TYPE
reg_out[13] <= register_value[13].DB_MAX_OUTPUT_PORT_TYPE
reg_out[14] <= register_value[14].DB_MAX_OUTPUT_PORT_TYPE
reg_out[15] <= register_value[15].DB_MAX_OUTPUT_PORT_TYPE
reg_out[16] <= register_value[16].DB_MAX_OUTPUT_PORT_TYPE
reg_out[17] <= register_value[17].DB_MAX_OUTPUT_PORT_TYPE
reg_out[18] <= register_value[18].DB_MAX_OUTPUT_PORT_TYPE
reg_out[19] <= register_value[19].DB_MAX_OUTPUT_PORT_TYPE
reg_out[20] <= register_value[20].DB_MAX_OUTPUT_PORT_TYPE
reg_out[21] <= register_value[21].DB_MAX_OUTPUT_PORT_TYPE
reg_out[22] <= register_value[22].DB_MAX_OUTPUT_PORT_TYPE
reg_out[23] <= register_value[23].DB_MAX_OUTPUT_PORT_TYPE
reg_out[24] <= register_value[24].DB_MAX_OUTPUT_PORT_TYPE
reg_out[25] <= register_value[25].DB_MAX_OUTPUT_PORT_TYPE
reg_out[26] <= register_value[26].DB_MAX_OUTPUT_PORT_TYPE
reg_out[27] <= register_value[27].DB_MAX_OUTPUT_PORT_TYPE
reg_out[28] <= register_value[28].DB_MAX_OUTPUT_PORT_TYPE
reg_out[29] <= register_value[29].DB_MAX_OUTPUT_PORT_TYPE
reg_out[30] <= register_value[30].DB_MAX_OUTPUT_PORT_TYPE
reg_out[31] <= register_value[31].DB_MAX_OUTPUT_PORT_TYPE


|fpga_riscv32_minimal|datapath:datapath_0|register_bank:register_bank_0|register32b_falling:reg_x5
clock => register_value[0].CLK
clock => register_value[1].CLK
clock => register_value[2].CLK
clock => register_value[3].CLK
clock => register_value[4].CLK
clock => register_value[5].CLK
clock => register_value[6].CLK
clock => register_value[7].CLK
clock => register_value[8].CLK
clock => register_value[9].CLK
clock => register_value[10].CLK
clock => register_value[11].CLK
clock => register_value[12].CLK
clock => register_value[13].CLK
clock => register_value[14].CLK
clock => register_value[15].CLK
clock => register_value[16].CLK
clock => register_value[17].CLK
clock => register_value[18].CLK
clock => register_value[19].CLK
clock => register_value[20].CLK
clock => register_value[21].CLK
clock => register_value[22].CLK
clock => register_value[23].CLK
clock => register_value[24].CLK
clock => register_value[25].CLK
clock => register_value[26].CLK
clock => register_value[27].CLK
clock => register_value[28].CLK
clock => register_value[29].CLK
clock => register_value[30].CLK
clock => register_value[31].CLK
clear => register_value[0].ACLR
clear => register_value[1].ACLR
clear => register_value[2].ACLR
clear => register_value[3].ACLR
clear => register_value[4].ACLR
clear => register_value[5].ACLR
clear => register_value[6].ACLR
clear => register_value[7].ACLR
clear => register_value[8].ACLR
clear => register_value[9].ACLR
clear => register_value[10].ACLR
clear => register_value[11].ACLR
clear => register_value[12].ACLR
clear => register_value[13].ACLR
clear => register_value[14].ACLR
clear => register_value[15].ACLR
clear => register_value[16].ACLR
clear => register_value[17].ACLR
clear => register_value[18].ACLR
clear => register_value[19].ACLR
clear => register_value[20].ACLR
clear => register_value[21].ACLR
clear => register_value[22].ACLR
clear => register_value[23].ACLR
clear => register_value[24].ACLR
clear => register_value[25].ACLR
clear => register_value[26].ACLR
clear => register_value[27].ACLR
clear => register_value[28].ACLR
clear => register_value[29].ACLR
clear => register_value[30].ACLR
clear => register_value[31].ACLR
load => register_value[31].ENA
load => register_value[30].ENA
load => register_value[29].ENA
load => register_value[28].ENA
load => register_value[27].ENA
load => register_value[26].ENA
load => register_value[25].ENA
load => register_value[24].ENA
load => register_value[23].ENA
load => register_value[22].ENA
load => register_value[21].ENA
load => register_value[20].ENA
load => register_value[19].ENA
load => register_value[18].ENA
load => register_value[17].ENA
load => register_value[16].ENA
load => register_value[15].ENA
load => register_value[14].ENA
load => register_value[13].ENA
load => register_value[12].ENA
load => register_value[11].ENA
load => register_value[10].ENA
load => register_value[9].ENA
load => register_value[8].ENA
load => register_value[7].ENA
load => register_value[6].ENA
load => register_value[5].ENA
load => register_value[4].ENA
load => register_value[3].ENA
load => register_value[2].ENA
load => register_value[1].ENA
load => register_value[0].ENA
reg_in[0] => register_value[0].DATAIN
reg_in[1] => register_value[1].DATAIN
reg_in[2] => register_value[2].DATAIN
reg_in[3] => register_value[3].DATAIN
reg_in[4] => register_value[4].DATAIN
reg_in[5] => register_value[5].DATAIN
reg_in[6] => register_value[6].DATAIN
reg_in[7] => register_value[7].DATAIN
reg_in[8] => register_value[8].DATAIN
reg_in[9] => register_value[9].DATAIN
reg_in[10] => register_value[10].DATAIN
reg_in[11] => register_value[11].DATAIN
reg_in[12] => register_value[12].DATAIN
reg_in[13] => register_value[13].DATAIN
reg_in[14] => register_value[14].DATAIN
reg_in[15] => register_value[15].DATAIN
reg_in[16] => register_value[16].DATAIN
reg_in[17] => register_value[17].DATAIN
reg_in[18] => register_value[18].DATAIN
reg_in[19] => register_value[19].DATAIN
reg_in[20] => register_value[20].DATAIN
reg_in[21] => register_value[21].DATAIN
reg_in[22] => register_value[22].DATAIN
reg_in[23] => register_value[23].DATAIN
reg_in[24] => register_value[24].DATAIN
reg_in[25] => register_value[25].DATAIN
reg_in[26] => register_value[26].DATAIN
reg_in[27] => register_value[27].DATAIN
reg_in[28] => register_value[28].DATAIN
reg_in[29] => register_value[29].DATAIN
reg_in[30] => register_value[30].DATAIN
reg_in[31] => register_value[31].DATAIN
reg_out[0] <= register_value[0].DB_MAX_OUTPUT_PORT_TYPE
reg_out[1] <= register_value[1].DB_MAX_OUTPUT_PORT_TYPE
reg_out[2] <= register_value[2].DB_MAX_OUTPUT_PORT_TYPE
reg_out[3] <= register_value[3].DB_MAX_OUTPUT_PORT_TYPE
reg_out[4] <= register_value[4].DB_MAX_OUTPUT_PORT_TYPE
reg_out[5] <= register_value[5].DB_MAX_OUTPUT_PORT_TYPE
reg_out[6] <= register_value[6].DB_MAX_OUTPUT_PORT_TYPE
reg_out[7] <= register_value[7].DB_MAX_OUTPUT_PORT_TYPE
reg_out[8] <= register_value[8].DB_MAX_OUTPUT_PORT_TYPE
reg_out[9] <= register_value[9].DB_MAX_OUTPUT_PORT_TYPE
reg_out[10] <= register_value[10].DB_MAX_OUTPUT_PORT_TYPE
reg_out[11] <= register_value[11].DB_MAX_OUTPUT_PORT_TYPE
reg_out[12] <= register_value[12].DB_MAX_OUTPUT_PORT_TYPE
reg_out[13] <= register_value[13].DB_MAX_OUTPUT_PORT_TYPE
reg_out[14] <= register_value[14].DB_MAX_OUTPUT_PORT_TYPE
reg_out[15] <= register_value[15].DB_MAX_OUTPUT_PORT_TYPE
reg_out[16] <= register_value[16].DB_MAX_OUTPUT_PORT_TYPE
reg_out[17] <= register_value[17].DB_MAX_OUTPUT_PORT_TYPE
reg_out[18] <= register_value[18].DB_MAX_OUTPUT_PORT_TYPE
reg_out[19] <= register_value[19].DB_MAX_OUTPUT_PORT_TYPE
reg_out[20] <= register_value[20].DB_MAX_OUTPUT_PORT_TYPE
reg_out[21] <= register_value[21].DB_MAX_OUTPUT_PORT_TYPE
reg_out[22] <= register_value[22].DB_MAX_OUTPUT_PORT_TYPE
reg_out[23] <= register_value[23].DB_MAX_OUTPUT_PORT_TYPE
reg_out[24] <= register_value[24].DB_MAX_OUTPUT_PORT_TYPE
reg_out[25] <= register_value[25].DB_MAX_OUTPUT_PORT_TYPE
reg_out[26] <= register_value[26].DB_MAX_OUTPUT_PORT_TYPE
reg_out[27] <= register_value[27].DB_MAX_OUTPUT_PORT_TYPE
reg_out[28] <= register_value[28].DB_MAX_OUTPUT_PORT_TYPE
reg_out[29] <= register_value[29].DB_MAX_OUTPUT_PORT_TYPE
reg_out[30] <= register_value[30].DB_MAX_OUTPUT_PORT_TYPE
reg_out[31] <= register_value[31].DB_MAX_OUTPUT_PORT_TYPE


|fpga_riscv32_minimal|datapath:datapath_0|register_bank:register_bank_0|register32b_falling:reg_x6
clock => register_value[0].CLK
clock => register_value[1].CLK
clock => register_value[2].CLK
clock => register_value[3].CLK
clock => register_value[4].CLK
clock => register_value[5].CLK
clock => register_value[6].CLK
clock => register_value[7].CLK
clock => register_value[8].CLK
clock => register_value[9].CLK
clock => register_value[10].CLK
clock => register_value[11].CLK
clock => register_value[12].CLK
clock => register_value[13].CLK
clock => register_value[14].CLK
clock => register_value[15].CLK
clock => register_value[16].CLK
clock => register_value[17].CLK
clock => register_value[18].CLK
clock => register_value[19].CLK
clock => register_value[20].CLK
clock => register_value[21].CLK
clock => register_value[22].CLK
clock => register_value[23].CLK
clock => register_value[24].CLK
clock => register_value[25].CLK
clock => register_value[26].CLK
clock => register_value[27].CLK
clock => register_value[28].CLK
clock => register_value[29].CLK
clock => register_value[30].CLK
clock => register_value[31].CLK
clear => register_value[0].ACLR
clear => register_value[1].ACLR
clear => register_value[2].ACLR
clear => register_value[3].ACLR
clear => register_value[4].ACLR
clear => register_value[5].ACLR
clear => register_value[6].ACLR
clear => register_value[7].ACLR
clear => register_value[8].ACLR
clear => register_value[9].ACLR
clear => register_value[10].ACLR
clear => register_value[11].ACLR
clear => register_value[12].ACLR
clear => register_value[13].ACLR
clear => register_value[14].ACLR
clear => register_value[15].ACLR
clear => register_value[16].ACLR
clear => register_value[17].ACLR
clear => register_value[18].ACLR
clear => register_value[19].ACLR
clear => register_value[20].ACLR
clear => register_value[21].ACLR
clear => register_value[22].ACLR
clear => register_value[23].ACLR
clear => register_value[24].ACLR
clear => register_value[25].ACLR
clear => register_value[26].ACLR
clear => register_value[27].ACLR
clear => register_value[28].ACLR
clear => register_value[29].ACLR
clear => register_value[30].ACLR
clear => register_value[31].ACLR
load => register_value[31].ENA
load => register_value[30].ENA
load => register_value[29].ENA
load => register_value[28].ENA
load => register_value[27].ENA
load => register_value[26].ENA
load => register_value[25].ENA
load => register_value[24].ENA
load => register_value[23].ENA
load => register_value[22].ENA
load => register_value[21].ENA
load => register_value[20].ENA
load => register_value[19].ENA
load => register_value[18].ENA
load => register_value[17].ENA
load => register_value[16].ENA
load => register_value[15].ENA
load => register_value[14].ENA
load => register_value[13].ENA
load => register_value[12].ENA
load => register_value[11].ENA
load => register_value[10].ENA
load => register_value[9].ENA
load => register_value[8].ENA
load => register_value[7].ENA
load => register_value[6].ENA
load => register_value[5].ENA
load => register_value[4].ENA
load => register_value[3].ENA
load => register_value[2].ENA
load => register_value[1].ENA
load => register_value[0].ENA
reg_in[0] => register_value[0].DATAIN
reg_in[1] => register_value[1].DATAIN
reg_in[2] => register_value[2].DATAIN
reg_in[3] => register_value[3].DATAIN
reg_in[4] => register_value[4].DATAIN
reg_in[5] => register_value[5].DATAIN
reg_in[6] => register_value[6].DATAIN
reg_in[7] => register_value[7].DATAIN
reg_in[8] => register_value[8].DATAIN
reg_in[9] => register_value[9].DATAIN
reg_in[10] => register_value[10].DATAIN
reg_in[11] => register_value[11].DATAIN
reg_in[12] => register_value[12].DATAIN
reg_in[13] => register_value[13].DATAIN
reg_in[14] => register_value[14].DATAIN
reg_in[15] => register_value[15].DATAIN
reg_in[16] => register_value[16].DATAIN
reg_in[17] => register_value[17].DATAIN
reg_in[18] => register_value[18].DATAIN
reg_in[19] => register_value[19].DATAIN
reg_in[20] => register_value[20].DATAIN
reg_in[21] => register_value[21].DATAIN
reg_in[22] => register_value[22].DATAIN
reg_in[23] => register_value[23].DATAIN
reg_in[24] => register_value[24].DATAIN
reg_in[25] => register_value[25].DATAIN
reg_in[26] => register_value[26].DATAIN
reg_in[27] => register_value[27].DATAIN
reg_in[28] => register_value[28].DATAIN
reg_in[29] => register_value[29].DATAIN
reg_in[30] => register_value[30].DATAIN
reg_in[31] => register_value[31].DATAIN
reg_out[0] <= register_value[0].DB_MAX_OUTPUT_PORT_TYPE
reg_out[1] <= register_value[1].DB_MAX_OUTPUT_PORT_TYPE
reg_out[2] <= register_value[2].DB_MAX_OUTPUT_PORT_TYPE
reg_out[3] <= register_value[3].DB_MAX_OUTPUT_PORT_TYPE
reg_out[4] <= register_value[4].DB_MAX_OUTPUT_PORT_TYPE
reg_out[5] <= register_value[5].DB_MAX_OUTPUT_PORT_TYPE
reg_out[6] <= register_value[6].DB_MAX_OUTPUT_PORT_TYPE
reg_out[7] <= register_value[7].DB_MAX_OUTPUT_PORT_TYPE
reg_out[8] <= register_value[8].DB_MAX_OUTPUT_PORT_TYPE
reg_out[9] <= register_value[9].DB_MAX_OUTPUT_PORT_TYPE
reg_out[10] <= register_value[10].DB_MAX_OUTPUT_PORT_TYPE
reg_out[11] <= register_value[11].DB_MAX_OUTPUT_PORT_TYPE
reg_out[12] <= register_value[12].DB_MAX_OUTPUT_PORT_TYPE
reg_out[13] <= register_value[13].DB_MAX_OUTPUT_PORT_TYPE
reg_out[14] <= register_value[14].DB_MAX_OUTPUT_PORT_TYPE
reg_out[15] <= register_value[15].DB_MAX_OUTPUT_PORT_TYPE
reg_out[16] <= register_value[16].DB_MAX_OUTPUT_PORT_TYPE
reg_out[17] <= register_value[17].DB_MAX_OUTPUT_PORT_TYPE
reg_out[18] <= register_value[18].DB_MAX_OUTPUT_PORT_TYPE
reg_out[19] <= register_value[19].DB_MAX_OUTPUT_PORT_TYPE
reg_out[20] <= register_value[20].DB_MAX_OUTPUT_PORT_TYPE
reg_out[21] <= register_value[21].DB_MAX_OUTPUT_PORT_TYPE
reg_out[22] <= register_value[22].DB_MAX_OUTPUT_PORT_TYPE
reg_out[23] <= register_value[23].DB_MAX_OUTPUT_PORT_TYPE
reg_out[24] <= register_value[24].DB_MAX_OUTPUT_PORT_TYPE
reg_out[25] <= register_value[25].DB_MAX_OUTPUT_PORT_TYPE
reg_out[26] <= register_value[26].DB_MAX_OUTPUT_PORT_TYPE
reg_out[27] <= register_value[27].DB_MAX_OUTPUT_PORT_TYPE
reg_out[28] <= register_value[28].DB_MAX_OUTPUT_PORT_TYPE
reg_out[29] <= register_value[29].DB_MAX_OUTPUT_PORT_TYPE
reg_out[30] <= register_value[30].DB_MAX_OUTPUT_PORT_TYPE
reg_out[31] <= register_value[31].DB_MAX_OUTPUT_PORT_TYPE


|fpga_riscv32_minimal|datapath:datapath_0|register_bank:register_bank_0|register32b_falling:reg_x7
clock => register_value[0].CLK
clock => register_value[1].CLK
clock => register_value[2].CLK
clock => register_value[3].CLK
clock => register_value[4].CLK
clock => register_value[5].CLK
clock => register_value[6].CLK
clock => register_value[7].CLK
clock => register_value[8].CLK
clock => register_value[9].CLK
clock => register_value[10].CLK
clock => register_value[11].CLK
clock => register_value[12].CLK
clock => register_value[13].CLK
clock => register_value[14].CLK
clock => register_value[15].CLK
clock => register_value[16].CLK
clock => register_value[17].CLK
clock => register_value[18].CLK
clock => register_value[19].CLK
clock => register_value[20].CLK
clock => register_value[21].CLK
clock => register_value[22].CLK
clock => register_value[23].CLK
clock => register_value[24].CLK
clock => register_value[25].CLK
clock => register_value[26].CLK
clock => register_value[27].CLK
clock => register_value[28].CLK
clock => register_value[29].CLK
clock => register_value[30].CLK
clock => register_value[31].CLK
clear => register_value[0].ACLR
clear => register_value[1].ACLR
clear => register_value[2].ACLR
clear => register_value[3].ACLR
clear => register_value[4].ACLR
clear => register_value[5].ACLR
clear => register_value[6].ACLR
clear => register_value[7].ACLR
clear => register_value[8].ACLR
clear => register_value[9].ACLR
clear => register_value[10].ACLR
clear => register_value[11].ACLR
clear => register_value[12].ACLR
clear => register_value[13].ACLR
clear => register_value[14].ACLR
clear => register_value[15].ACLR
clear => register_value[16].ACLR
clear => register_value[17].ACLR
clear => register_value[18].ACLR
clear => register_value[19].ACLR
clear => register_value[20].ACLR
clear => register_value[21].ACLR
clear => register_value[22].ACLR
clear => register_value[23].ACLR
clear => register_value[24].ACLR
clear => register_value[25].ACLR
clear => register_value[26].ACLR
clear => register_value[27].ACLR
clear => register_value[28].ACLR
clear => register_value[29].ACLR
clear => register_value[30].ACLR
clear => register_value[31].ACLR
load => register_value[31].ENA
load => register_value[30].ENA
load => register_value[29].ENA
load => register_value[28].ENA
load => register_value[27].ENA
load => register_value[26].ENA
load => register_value[25].ENA
load => register_value[24].ENA
load => register_value[23].ENA
load => register_value[22].ENA
load => register_value[21].ENA
load => register_value[20].ENA
load => register_value[19].ENA
load => register_value[18].ENA
load => register_value[17].ENA
load => register_value[16].ENA
load => register_value[15].ENA
load => register_value[14].ENA
load => register_value[13].ENA
load => register_value[12].ENA
load => register_value[11].ENA
load => register_value[10].ENA
load => register_value[9].ENA
load => register_value[8].ENA
load => register_value[7].ENA
load => register_value[6].ENA
load => register_value[5].ENA
load => register_value[4].ENA
load => register_value[3].ENA
load => register_value[2].ENA
load => register_value[1].ENA
load => register_value[0].ENA
reg_in[0] => register_value[0].DATAIN
reg_in[1] => register_value[1].DATAIN
reg_in[2] => register_value[2].DATAIN
reg_in[3] => register_value[3].DATAIN
reg_in[4] => register_value[4].DATAIN
reg_in[5] => register_value[5].DATAIN
reg_in[6] => register_value[6].DATAIN
reg_in[7] => register_value[7].DATAIN
reg_in[8] => register_value[8].DATAIN
reg_in[9] => register_value[9].DATAIN
reg_in[10] => register_value[10].DATAIN
reg_in[11] => register_value[11].DATAIN
reg_in[12] => register_value[12].DATAIN
reg_in[13] => register_value[13].DATAIN
reg_in[14] => register_value[14].DATAIN
reg_in[15] => register_value[15].DATAIN
reg_in[16] => register_value[16].DATAIN
reg_in[17] => register_value[17].DATAIN
reg_in[18] => register_value[18].DATAIN
reg_in[19] => register_value[19].DATAIN
reg_in[20] => register_value[20].DATAIN
reg_in[21] => register_value[21].DATAIN
reg_in[22] => register_value[22].DATAIN
reg_in[23] => register_value[23].DATAIN
reg_in[24] => register_value[24].DATAIN
reg_in[25] => register_value[25].DATAIN
reg_in[26] => register_value[26].DATAIN
reg_in[27] => register_value[27].DATAIN
reg_in[28] => register_value[28].DATAIN
reg_in[29] => register_value[29].DATAIN
reg_in[30] => register_value[30].DATAIN
reg_in[31] => register_value[31].DATAIN
reg_out[0] <= register_value[0].DB_MAX_OUTPUT_PORT_TYPE
reg_out[1] <= register_value[1].DB_MAX_OUTPUT_PORT_TYPE
reg_out[2] <= register_value[2].DB_MAX_OUTPUT_PORT_TYPE
reg_out[3] <= register_value[3].DB_MAX_OUTPUT_PORT_TYPE
reg_out[4] <= register_value[4].DB_MAX_OUTPUT_PORT_TYPE
reg_out[5] <= register_value[5].DB_MAX_OUTPUT_PORT_TYPE
reg_out[6] <= register_value[6].DB_MAX_OUTPUT_PORT_TYPE
reg_out[7] <= register_value[7].DB_MAX_OUTPUT_PORT_TYPE
reg_out[8] <= register_value[8].DB_MAX_OUTPUT_PORT_TYPE
reg_out[9] <= register_value[9].DB_MAX_OUTPUT_PORT_TYPE
reg_out[10] <= register_value[10].DB_MAX_OUTPUT_PORT_TYPE
reg_out[11] <= register_value[11].DB_MAX_OUTPUT_PORT_TYPE
reg_out[12] <= register_value[12].DB_MAX_OUTPUT_PORT_TYPE
reg_out[13] <= register_value[13].DB_MAX_OUTPUT_PORT_TYPE
reg_out[14] <= register_value[14].DB_MAX_OUTPUT_PORT_TYPE
reg_out[15] <= register_value[15].DB_MAX_OUTPUT_PORT_TYPE
reg_out[16] <= register_value[16].DB_MAX_OUTPUT_PORT_TYPE
reg_out[17] <= register_value[17].DB_MAX_OUTPUT_PORT_TYPE
reg_out[18] <= register_value[18].DB_MAX_OUTPUT_PORT_TYPE
reg_out[19] <= register_value[19].DB_MAX_OUTPUT_PORT_TYPE
reg_out[20] <= register_value[20].DB_MAX_OUTPUT_PORT_TYPE
reg_out[21] <= register_value[21].DB_MAX_OUTPUT_PORT_TYPE
reg_out[22] <= register_value[22].DB_MAX_OUTPUT_PORT_TYPE
reg_out[23] <= register_value[23].DB_MAX_OUTPUT_PORT_TYPE
reg_out[24] <= register_value[24].DB_MAX_OUTPUT_PORT_TYPE
reg_out[25] <= register_value[25].DB_MAX_OUTPUT_PORT_TYPE
reg_out[26] <= register_value[26].DB_MAX_OUTPUT_PORT_TYPE
reg_out[27] <= register_value[27].DB_MAX_OUTPUT_PORT_TYPE
reg_out[28] <= register_value[28].DB_MAX_OUTPUT_PORT_TYPE
reg_out[29] <= register_value[29].DB_MAX_OUTPUT_PORT_TYPE
reg_out[30] <= register_value[30].DB_MAX_OUTPUT_PORT_TYPE
reg_out[31] <= register_value[31].DB_MAX_OUTPUT_PORT_TYPE


|fpga_riscv32_minimal|datapath:datapath_0|register_bank:register_bank_0|register32b_falling:reg_x8
clock => register_value[0].CLK
clock => register_value[1].CLK
clock => register_value[2].CLK
clock => register_value[3].CLK
clock => register_value[4].CLK
clock => register_value[5].CLK
clock => register_value[6].CLK
clock => register_value[7].CLK
clock => register_value[8].CLK
clock => register_value[9].CLK
clock => register_value[10].CLK
clock => register_value[11].CLK
clock => register_value[12].CLK
clock => register_value[13].CLK
clock => register_value[14].CLK
clock => register_value[15].CLK
clock => register_value[16].CLK
clock => register_value[17].CLK
clock => register_value[18].CLK
clock => register_value[19].CLK
clock => register_value[20].CLK
clock => register_value[21].CLK
clock => register_value[22].CLK
clock => register_value[23].CLK
clock => register_value[24].CLK
clock => register_value[25].CLK
clock => register_value[26].CLK
clock => register_value[27].CLK
clock => register_value[28].CLK
clock => register_value[29].CLK
clock => register_value[30].CLK
clock => register_value[31].CLK
clear => register_value[0].ACLR
clear => register_value[1].ACLR
clear => register_value[2].ACLR
clear => register_value[3].ACLR
clear => register_value[4].ACLR
clear => register_value[5].ACLR
clear => register_value[6].ACLR
clear => register_value[7].ACLR
clear => register_value[8].ACLR
clear => register_value[9].ACLR
clear => register_value[10].ACLR
clear => register_value[11].ACLR
clear => register_value[12].ACLR
clear => register_value[13].ACLR
clear => register_value[14].ACLR
clear => register_value[15].ACLR
clear => register_value[16].ACLR
clear => register_value[17].ACLR
clear => register_value[18].ACLR
clear => register_value[19].ACLR
clear => register_value[20].ACLR
clear => register_value[21].ACLR
clear => register_value[22].ACLR
clear => register_value[23].ACLR
clear => register_value[24].ACLR
clear => register_value[25].ACLR
clear => register_value[26].ACLR
clear => register_value[27].ACLR
clear => register_value[28].ACLR
clear => register_value[29].ACLR
clear => register_value[30].ACLR
clear => register_value[31].ACLR
load => register_value[31].ENA
load => register_value[30].ENA
load => register_value[29].ENA
load => register_value[28].ENA
load => register_value[27].ENA
load => register_value[26].ENA
load => register_value[25].ENA
load => register_value[24].ENA
load => register_value[23].ENA
load => register_value[22].ENA
load => register_value[21].ENA
load => register_value[20].ENA
load => register_value[19].ENA
load => register_value[18].ENA
load => register_value[17].ENA
load => register_value[16].ENA
load => register_value[15].ENA
load => register_value[14].ENA
load => register_value[13].ENA
load => register_value[12].ENA
load => register_value[11].ENA
load => register_value[10].ENA
load => register_value[9].ENA
load => register_value[8].ENA
load => register_value[7].ENA
load => register_value[6].ENA
load => register_value[5].ENA
load => register_value[4].ENA
load => register_value[3].ENA
load => register_value[2].ENA
load => register_value[1].ENA
load => register_value[0].ENA
reg_in[0] => register_value[0].DATAIN
reg_in[1] => register_value[1].DATAIN
reg_in[2] => register_value[2].DATAIN
reg_in[3] => register_value[3].DATAIN
reg_in[4] => register_value[4].DATAIN
reg_in[5] => register_value[5].DATAIN
reg_in[6] => register_value[6].DATAIN
reg_in[7] => register_value[7].DATAIN
reg_in[8] => register_value[8].DATAIN
reg_in[9] => register_value[9].DATAIN
reg_in[10] => register_value[10].DATAIN
reg_in[11] => register_value[11].DATAIN
reg_in[12] => register_value[12].DATAIN
reg_in[13] => register_value[13].DATAIN
reg_in[14] => register_value[14].DATAIN
reg_in[15] => register_value[15].DATAIN
reg_in[16] => register_value[16].DATAIN
reg_in[17] => register_value[17].DATAIN
reg_in[18] => register_value[18].DATAIN
reg_in[19] => register_value[19].DATAIN
reg_in[20] => register_value[20].DATAIN
reg_in[21] => register_value[21].DATAIN
reg_in[22] => register_value[22].DATAIN
reg_in[23] => register_value[23].DATAIN
reg_in[24] => register_value[24].DATAIN
reg_in[25] => register_value[25].DATAIN
reg_in[26] => register_value[26].DATAIN
reg_in[27] => register_value[27].DATAIN
reg_in[28] => register_value[28].DATAIN
reg_in[29] => register_value[29].DATAIN
reg_in[30] => register_value[30].DATAIN
reg_in[31] => register_value[31].DATAIN
reg_out[0] <= register_value[0].DB_MAX_OUTPUT_PORT_TYPE
reg_out[1] <= register_value[1].DB_MAX_OUTPUT_PORT_TYPE
reg_out[2] <= register_value[2].DB_MAX_OUTPUT_PORT_TYPE
reg_out[3] <= register_value[3].DB_MAX_OUTPUT_PORT_TYPE
reg_out[4] <= register_value[4].DB_MAX_OUTPUT_PORT_TYPE
reg_out[5] <= register_value[5].DB_MAX_OUTPUT_PORT_TYPE
reg_out[6] <= register_value[6].DB_MAX_OUTPUT_PORT_TYPE
reg_out[7] <= register_value[7].DB_MAX_OUTPUT_PORT_TYPE
reg_out[8] <= register_value[8].DB_MAX_OUTPUT_PORT_TYPE
reg_out[9] <= register_value[9].DB_MAX_OUTPUT_PORT_TYPE
reg_out[10] <= register_value[10].DB_MAX_OUTPUT_PORT_TYPE
reg_out[11] <= register_value[11].DB_MAX_OUTPUT_PORT_TYPE
reg_out[12] <= register_value[12].DB_MAX_OUTPUT_PORT_TYPE
reg_out[13] <= register_value[13].DB_MAX_OUTPUT_PORT_TYPE
reg_out[14] <= register_value[14].DB_MAX_OUTPUT_PORT_TYPE
reg_out[15] <= register_value[15].DB_MAX_OUTPUT_PORT_TYPE
reg_out[16] <= register_value[16].DB_MAX_OUTPUT_PORT_TYPE
reg_out[17] <= register_value[17].DB_MAX_OUTPUT_PORT_TYPE
reg_out[18] <= register_value[18].DB_MAX_OUTPUT_PORT_TYPE
reg_out[19] <= register_value[19].DB_MAX_OUTPUT_PORT_TYPE
reg_out[20] <= register_value[20].DB_MAX_OUTPUT_PORT_TYPE
reg_out[21] <= register_value[21].DB_MAX_OUTPUT_PORT_TYPE
reg_out[22] <= register_value[22].DB_MAX_OUTPUT_PORT_TYPE
reg_out[23] <= register_value[23].DB_MAX_OUTPUT_PORT_TYPE
reg_out[24] <= register_value[24].DB_MAX_OUTPUT_PORT_TYPE
reg_out[25] <= register_value[25].DB_MAX_OUTPUT_PORT_TYPE
reg_out[26] <= register_value[26].DB_MAX_OUTPUT_PORT_TYPE
reg_out[27] <= register_value[27].DB_MAX_OUTPUT_PORT_TYPE
reg_out[28] <= register_value[28].DB_MAX_OUTPUT_PORT_TYPE
reg_out[29] <= register_value[29].DB_MAX_OUTPUT_PORT_TYPE
reg_out[30] <= register_value[30].DB_MAX_OUTPUT_PORT_TYPE
reg_out[31] <= register_value[31].DB_MAX_OUTPUT_PORT_TYPE


|fpga_riscv32_minimal|datapath:datapath_0|register_bank:register_bank_0|register32b_falling:reg_x9
clock => register_value[0].CLK
clock => register_value[1].CLK
clock => register_value[2].CLK
clock => register_value[3].CLK
clock => register_value[4].CLK
clock => register_value[5].CLK
clock => register_value[6].CLK
clock => register_value[7].CLK
clock => register_value[8].CLK
clock => register_value[9].CLK
clock => register_value[10].CLK
clock => register_value[11].CLK
clock => register_value[12].CLK
clock => register_value[13].CLK
clock => register_value[14].CLK
clock => register_value[15].CLK
clock => register_value[16].CLK
clock => register_value[17].CLK
clock => register_value[18].CLK
clock => register_value[19].CLK
clock => register_value[20].CLK
clock => register_value[21].CLK
clock => register_value[22].CLK
clock => register_value[23].CLK
clock => register_value[24].CLK
clock => register_value[25].CLK
clock => register_value[26].CLK
clock => register_value[27].CLK
clock => register_value[28].CLK
clock => register_value[29].CLK
clock => register_value[30].CLK
clock => register_value[31].CLK
clear => register_value[0].ACLR
clear => register_value[1].ACLR
clear => register_value[2].ACLR
clear => register_value[3].ACLR
clear => register_value[4].ACLR
clear => register_value[5].ACLR
clear => register_value[6].ACLR
clear => register_value[7].ACLR
clear => register_value[8].ACLR
clear => register_value[9].ACLR
clear => register_value[10].ACLR
clear => register_value[11].ACLR
clear => register_value[12].ACLR
clear => register_value[13].ACLR
clear => register_value[14].ACLR
clear => register_value[15].ACLR
clear => register_value[16].ACLR
clear => register_value[17].ACLR
clear => register_value[18].ACLR
clear => register_value[19].ACLR
clear => register_value[20].ACLR
clear => register_value[21].ACLR
clear => register_value[22].ACLR
clear => register_value[23].ACLR
clear => register_value[24].ACLR
clear => register_value[25].ACLR
clear => register_value[26].ACLR
clear => register_value[27].ACLR
clear => register_value[28].ACLR
clear => register_value[29].ACLR
clear => register_value[30].ACLR
clear => register_value[31].ACLR
load => register_value[31].ENA
load => register_value[30].ENA
load => register_value[29].ENA
load => register_value[28].ENA
load => register_value[27].ENA
load => register_value[26].ENA
load => register_value[25].ENA
load => register_value[24].ENA
load => register_value[23].ENA
load => register_value[22].ENA
load => register_value[21].ENA
load => register_value[20].ENA
load => register_value[19].ENA
load => register_value[18].ENA
load => register_value[17].ENA
load => register_value[16].ENA
load => register_value[15].ENA
load => register_value[14].ENA
load => register_value[13].ENA
load => register_value[12].ENA
load => register_value[11].ENA
load => register_value[10].ENA
load => register_value[9].ENA
load => register_value[8].ENA
load => register_value[7].ENA
load => register_value[6].ENA
load => register_value[5].ENA
load => register_value[4].ENA
load => register_value[3].ENA
load => register_value[2].ENA
load => register_value[1].ENA
load => register_value[0].ENA
reg_in[0] => register_value[0].DATAIN
reg_in[1] => register_value[1].DATAIN
reg_in[2] => register_value[2].DATAIN
reg_in[3] => register_value[3].DATAIN
reg_in[4] => register_value[4].DATAIN
reg_in[5] => register_value[5].DATAIN
reg_in[6] => register_value[6].DATAIN
reg_in[7] => register_value[7].DATAIN
reg_in[8] => register_value[8].DATAIN
reg_in[9] => register_value[9].DATAIN
reg_in[10] => register_value[10].DATAIN
reg_in[11] => register_value[11].DATAIN
reg_in[12] => register_value[12].DATAIN
reg_in[13] => register_value[13].DATAIN
reg_in[14] => register_value[14].DATAIN
reg_in[15] => register_value[15].DATAIN
reg_in[16] => register_value[16].DATAIN
reg_in[17] => register_value[17].DATAIN
reg_in[18] => register_value[18].DATAIN
reg_in[19] => register_value[19].DATAIN
reg_in[20] => register_value[20].DATAIN
reg_in[21] => register_value[21].DATAIN
reg_in[22] => register_value[22].DATAIN
reg_in[23] => register_value[23].DATAIN
reg_in[24] => register_value[24].DATAIN
reg_in[25] => register_value[25].DATAIN
reg_in[26] => register_value[26].DATAIN
reg_in[27] => register_value[27].DATAIN
reg_in[28] => register_value[28].DATAIN
reg_in[29] => register_value[29].DATAIN
reg_in[30] => register_value[30].DATAIN
reg_in[31] => register_value[31].DATAIN
reg_out[0] <= register_value[0].DB_MAX_OUTPUT_PORT_TYPE
reg_out[1] <= register_value[1].DB_MAX_OUTPUT_PORT_TYPE
reg_out[2] <= register_value[2].DB_MAX_OUTPUT_PORT_TYPE
reg_out[3] <= register_value[3].DB_MAX_OUTPUT_PORT_TYPE
reg_out[4] <= register_value[4].DB_MAX_OUTPUT_PORT_TYPE
reg_out[5] <= register_value[5].DB_MAX_OUTPUT_PORT_TYPE
reg_out[6] <= register_value[6].DB_MAX_OUTPUT_PORT_TYPE
reg_out[7] <= register_value[7].DB_MAX_OUTPUT_PORT_TYPE
reg_out[8] <= register_value[8].DB_MAX_OUTPUT_PORT_TYPE
reg_out[9] <= register_value[9].DB_MAX_OUTPUT_PORT_TYPE
reg_out[10] <= register_value[10].DB_MAX_OUTPUT_PORT_TYPE
reg_out[11] <= register_value[11].DB_MAX_OUTPUT_PORT_TYPE
reg_out[12] <= register_value[12].DB_MAX_OUTPUT_PORT_TYPE
reg_out[13] <= register_value[13].DB_MAX_OUTPUT_PORT_TYPE
reg_out[14] <= register_value[14].DB_MAX_OUTPUT_PORT_TYPE
reg_out[15] <= register_value[15].DB_MAX_OUTPUT_PORT_TYPE
reg_out[16] <= register_value[16].DB_MAX_OUTPUT_PORT_TYPE
reg_out[17] <= register_value[17].DB_MAX_OUTPUT_PORT_TYPE
reg_out[18] <= register_value[18].DB_MAX_OUTPUT_PORT_TYPE
reg_out[19] <= register_value[19].DB_MAX_OUTPUT_PORT_TYPE
reg_out[20] <= register_value[20].DB_MAX_OUTPUT_PORT_TYPE
reg_out[21] <= register_value[21].DB_MAX_OUTPUT_PORT_TYPE
reg_out[22] <= register_value[22].DB_MAX_OUTPUT_PORT_TYPE
reg_out[23] <= register_value[23].DB_MAX_OUTPUT_PORT_TYPE
reg_out[24] <= register_value[24].DB_MAX_OUTPUT_PORT_TYPE
reg_out[25] <= register_value[25].DB_MAX_OUTPUT_PORT_TYPE
reg_out[26] <= register_value[26].DB_MAX_OUTPUT_PORT_TYPE
reg_out[27] <= register_value[27].DB_MAX_OUTPUT_PORT_TYPE
reg_out[28] <= register_value[28].DB_MAX_OUTPUT_PORT_TYPE
reg_out[29] <= register_value[29].DB_MAX_OUTPUT_PORT_TYPE
reg_out[30] <= register_value[30].DB_MAX_OUTPUT_PORT_TYPE
reg_out[31] <= register_value[31].DB_MAX_OUTPUT_PORT_TYPE


|fpga_riscv32_minimal|datapath:datapath_0|register_bank:register_bank_0|register32b_falling:reg_x10
clock => register_value[0].CLK
clock => register_value[1].CLK
clock => register_value[2].CLK
clock => register_value[3].CLK
clock => register_value[4].CLK
clock => register_value[5].CLK
clock => register_value[6].CLK
clock => register_value[7].CLK
clock => register_value[8].CLK
clock => register_value[9].CLK
clock => register_value[10].CLK
clock => register_value[11].CLK
clock => register_value[12].CLK
clock => register_value[13].CLK
clock => register_value[14].CLK
clock => register_value[15].CLK
clock => register_value[16].CLK
clock => register_value[17].CLK
clock => register_value[18].CLK
clock => register_value[19].CLK
clock => register_value[20].CLK
clock => register_value[21].CLK
clock => register_value[22].CLK
clock => register_value[23].CLK
clock => register_value[24].CLK
clock => register_value[25].CLK
clock => register_value[26].CLK
clock => register_value[27].CLK
clock => register_value[28].CLK
clock => register_value[29].CLK
clock => register_value[30].CLK
clock => register_value[31].CLK
clear => register_value[0].ACLR
clear => register_value[1].ACLR
clear => register_value[2].ACLR
clear => register_value[3].ACLR
clear => register_value[4].ACLR
clear => register_value[5].ACLR
clear => register_value[6].ACLR
clear => register_value[7].ACLR
clear => register_value[8].ACLR
clear => register_value[9].ACLR
clear => register_value[10].ACLR
clear => register_value[11].ACLR
clear => register_value[12].ACLR
clear => register_value[13].ACLR
clear => register_value[14].ACLR
clear => register_value[15].ACLR
clear => register_value[16].ACLR
clear => register_value[17].ACLR
clear => register_value[18].ACLR
clear => register_value[19].ACLR
clear => register_value[20].ACLR
clear => register_value[21].ACLR
clear => register_value[22].ACLR
clear => register_value[23].ACLR
clear => register_value[24].ACLR
clear => register_value[25].ACLR
clear => register_value[26].ACLR
clear => register_value[27].ACLR
clear => register_value[28].ACLR
clear => register_value[29].ACLR
clear => register_value[30].ACLR
clear => register_value[31].ACLR
load => register_value[31].ENA
load => register_value[30].ENA
load => register_value[29].ENA
load => register_value[28].ENA
load => register_value[27].ENA
load => register_value[26].ENA
load => register_value[25].ENA
load => register_value[24].ENA
load => register_value[23].ENA
load => register_value[22].ENA
load => register_value[21].ENA
load => register_value[20].ENA
load => register_value[19].ENA
load => register_value[18].ENA
load => register_value[17].ENA
load => register_value[16].ENA
load => register_value[15].ENA
load => register_value[14].ENA
load => register_value[13].ENA
load => register_value[12].ENA
load => register_value[11].ENA
load => register_value[10].ENA
load => register_value[9].ENA
load => register_value[8].ENA
load => register_value[7].ENA
load => register_value[6].ENA
load => register_value[5].ENA
load => register_value[4].ENA
load => register_value[3].ENA
load => register_value[2].ENA
load => register_value[1].ENA
load => register_value[0].ENA
reg_in[0] => register_value[0].DATAIN
reg_in[1] => register_value[1].DATAIN
reg_in[2] => register_value[2].DATAIN
reg_in[3] => register_value[3].DATAIN
reg_in[4] => register_value[4].DATAIN
reg_in[5] => register_value[5].DATAIN
reg_in[6] => register_value[6].DATAIN
reg_in[7] => register_value[7].DATAIN
reg_in[8] => register_value[8].DATAIN
reg_in[9] => register_value[9].DATAIN
reg_in[10] => register_value[10].DATAIN
reg_in[11] => register_value[11].DATAIN
reg_in[12] => register_value[12].DATAIN
reg_in[13] => register_value[13].DATAIN
reg_in[14] => register_value[14].DATAIN
reg_in[15] => register_value[15].DATAIN
reg_in[16] => register_value[16].DATAIN
reg_in[17] => register_value[17].DATAIN
reg_in[18] => register_value[18].DATAIN
reg_in[19] => register_value[19].DATAIN
reg_in[20] => register_value[20].DATAIN
reg_in[21] => register_value[21].DATAIN
reg_in[22] => register_value[22].DATAIN
reg_in[23] => register_value[23].DATAIN
reg_in[24] => register_value[24].DATAIN
reg_in[25] => register_value[25].DATAIN
reg_in[26] => register_value[26].DATAIN
reg_in[27] => register_value[27].DATAIN
reg_in[28] => register_value[28].DATAIN
reg_in[29] => register_value[29].DATAIN
reg_in[30] => register_value[30].DATAIN
reg_in[31] => register_value[31].DATAIN
reg_out[0] <= register_value[0].DB_MAX_OUTPUT_PORT_TYPE
reg_out[1] <= register_value[1].DB_MAX_OUTPUT_PORT_TYPE
reg_out[2] <= register_value[2].DB_MAX_OUTPUT_PORT_TYPE
reg_out[3] <= register_value[3].DB_MAX_OUTPUT_PORT_TYPE
reg_out[4] <= register_value[4].DB_MAX_OUTPUT_PORT_TYPE
reg_out[5] <= register_value[5].DB_MAX_OUTPUT_PORT_TYPE
reg_out[6] <= register_value[6].DB_MAX_OUTPUT_PORT_TYPE
reg_out[7] <= register_value[7].DB_MAX_OUTPUT_PORT_TYPE
reg_out[8] <= register_value[8].DB_MAX_OUTPUT_PORT_TYPE
reg_out[9] <= register_value[9].DB_MAX_OUTPUT_PORT_TYPE
reg_out[10] <= register_value[10].DB_MAX_OUTPUT_PORT_TYPE
reg_out[11] <= register_value[11].DB_MAX_OUTPUT_PORT_TYPE
reg_out[12] <= register_value[12].DB_MAX_OUTPUT_PORT_TYPE
reg_out[13] <= register_value[13].DB_MAX_OUTPUT_PORT_TYPE
reg_out[14] <= register_value[14].DB_MAX_OUTPUT_PORT_TYPE
reg_out[15] <= register_value[15].DB_MAX_OUTPUT_PORT_TYPE
reg_out[16] <= register_value[16].DB_MAX_OUTPUT_PORT_TYPE
reg_out[17] <= register_value[17].DB_MAX_OUTPUT_PORT_TYPE
reg_out[18] <= register_value[18].DB_MAX_OUTPUT_PORT_TYPE
reg_out[19] <= register_value[19].DB_MAX_OUTPUT_PORT_TYPE
reg_out[20] <= register_value[20].DB_MAX_OUTPUT_PORT_TYPE
reg_out[21] <= register_value[21].DB_MAX_OUTPUT_PORT_TYPE
reg_out[22] <= register_value[22].DB_MAX_OUTPUT_PORT_TYPE
reg_out[23] <= register_value[23].DB_MAX_OUTPUT_PORT_TYPE
reg_out[24] <= register_value[24].DB_MAX_OUTPUT_PORT_TYPE
reg_out[25] <= register_value[25].DB_MAX_OUTPUT_PORT_TYPE
reg_out[26] <= register_value[26].DB_MAX_OUTPUT_PORT_TYPE
reg_out[27] <= register_value[27].DB_MAX_OUTPUT_PORT_TYPE
reg_out[28] <= register_value[28].DB_MAX_OUTPUT_PORT_TYPE
reg_out[29] <= register_value[29].DB_MAX_OUTPUT_PORT_TYPE
reg_out[30] <= register_value[30].DB_MAX_OUTPUT_PORT_TYPE
reg_out[31] <= register_value[31].DB_MAX_OUTPUT_PORT_TYPE


|fpga_riscv32_minimal|datapath:datapath_0|register_bank:register_bank_0|register32b_falling:reg_x11
clock => register_value[0].CLK
clock => register_value[1].CLK
clock => register_value[2].CLK
clock => register_value[3].CLK
clock => register_value[4].CLK
clock => register_value[5].CLK
clock => register_value[6].CLK
clock => register_value[7].CLK
clock => register_value[8].CLK
clock => register_value[9].CLK
clock => register_value[10].CLK
clock => register_value[11].CLK
clock => register_value[12].CLK
clock => register_value[13].CLK
clock => register_value[14].CLK
clock => register_value[15].CLK
clock => register_value[16].CLK
clock => register_value[17].CLK
clock => register_value[18].CLK
clock => register_value[19].CLK
clock => register_value[20].CLK
clock => register_value[21].CLK
clock => register_value[22].CLK
clock => register_value[23].CLK
clock => register_value[24].CLK
clock => register_value[25].CLK
clock => register_value[26].CLK
clock => register_value[27].CLK
clock => register_value[28].CLK
clock => register_value[29].CLK
clock => register_value[30].CLK
clock => register_value[31].CLK
clear => register_value[0].ACLR
clear => register_value[1].ACLR
clear => register_value[2].ACLR
clear => register_value[3].ACLR
clear => register_value[4].ACLR
clear => register_value[5].ACLR
clear => register_value[6].ACLR
clear => register_value[7].ACLR
clear => register_value[8].ACLR
clear => register_value[9].ACLR
clear => register_value[10].ACLR
clear => register_value[11].ACLR
clear => register_value[12].ACLR
clear => register_value[13].ACLR
clear => register_value[14].ACLR
clear => register_value[15].ACLR
clear => register_value[16].ACLR
clear => register_value[17].ACLR
clear => register_value[18].ACLR
clear => register_value[19].ACLR
clear => register_value[20].ACLR
clear => register_value[21].ACLR
clear => register_value[22].ACLR
clear => register_value[23].ACLR
clear => register_value[24].ACLR
clear => register_value[25].ACLR
clear => register_value[26].ACLR
clear => register_value[27].ACLR
clear => register_value[28].ACLR
clear => register_value[29].ACLR
clear => register_value[30].ACLR
clear => register_value[31].ACLR
load => register_value[31].ENA
load => register_value[30].ENA
load => register_value[29].ENA
load => register_value[28].ENA
load => register_value[27].ENA
load => register_value[26].ENA
load => register_value[25].ENA
load => register_value[24].ENA
load => register_value[23].ENA
load => register_value[22].ENA
load => register_value[21].ENA
load => register_value[20].ENA
load => register_value[19].ENA
load => register_value[18].ENA
load => register_value[17].ENA
load => register_value[16].ENA
load => register_value[15].ENA
load => register_value[14].ENA
load => register_value[13].ENA
load => register_value[12].ENA
load => register_value[11].ENA
load => register_value[10].ENA
load => register_value[9].ENA
load => register_value[8].ENA
load => register_value[7].ENA
load => register_value[6].ENA
load => register_value[5].ENA
load => register_value[4].ENA
load => register_value[3].ENA
load => register_value[2].ENA
load => register_value[1].ENA
load => register_value[0].ENA
reg_in[0] => register_value[0].DATAIN
reg_in[1] => register_value[1].DATAIN
reg_in[2] => register_value[2].DATAIN
reg_in[3] => register_value[3].DATAIN
reg_in[4] => register_value[4].DATAIN
reg_in[5] => register_value[5].DATAIN
reg_in[6] => register_value[6].DATAIN
reg_in[7] => register_value[7].DATAIN
reg_in[8] => register_value[8].DATAIN
reg_in[9] => register_value[9].DATAIN
reg_in[10] => register_value[10].DATAIN
reg_in[11] => register_value[11].DATAIN
reg_in[12] => register_value[12].DATAIN
reg_in[13] => register_value[13].DATAIN
reg_in[14] => register_value[14].DATAIN
reg_in[15] => register_value[15].DATAIN
reg_in[16] => register_value[16].DATAIN
reg_in[17] => register_value[17].DATAIN
reg_in[18] => register_value[18].DATAIN
reg_in[19] => register_value[19].DATAIN
reg_in[20] => register_value[20].DATAIN
reg_in[21] => register_value[21].DATAIN
reg_in[22] => register_value[22].DATAIN
reg_in[23] => register_value[23].DATAIN
reg_in[24] => register_value[24].DATAIN
reg_in[25] => register_value[25].DATAIN
reg_in[26] => register_value[26].DATAIN
reg_in[27] => register_value[27].DATAIN
reg_in[28] => register_value[28].DATAIN
reg_in[29] => register_value[29].DATAIN
reg_in[30] => register_value[30].DATAIN
reg_in[31] => register_value[31].DATAIN
reg_out[0] <= register_value[0].DB_MAX_OUTPUT_PORT_TYPE
reg_out[1] <= register_value[1].DB_MAX_OUTPUT_PORT_TYPE
reg_out[2] <= register_value[2].DB_MAX_OUTPUT_PORT_TYPE
reg_out[3] <= register_value[3].DB_MAX_OUTPUT_PORT_TYPE
reg_out[4] <= register_value[4].DB_MAX_OUTPUT_PORT_TYPE
reg_out[5] <= register_value[5].DB_MAX_OUTPUT_PORT_TYPE
reg_out[6] <= register_value[6].DB_MAX_OUTPUT_PORT_TYPE
reg_out[7] <= register_value[7].DB_MAX_OUTPUT_PORT_TYPE
reg_out[8] <= register_value[8].DB_MAX_OUTPUT_PORT_TYPE
reg_out[9] <= register_value[9].DB_MAX_OUTPUT_PORT_TYPE
reg_out[10] <= register_value[10].DB_MAX_OUTPUT_PORT_TYPE
reg_out[11] <= register_value[11].DB_MAX_OUTPUT_PORT_TYPE
reg_out[12] <= register_value[12].DB_MAX_OUTPUT_PORT_TYPE
reg_out[13] <= register_value[13].DB_MAX_OUTPUT_PORT_TYPE
reg_out[14] <= register_value[14].DB_MAX_OUTPUT_PORT_TYPE
reg_out[15] <= register_value[15].DB_MAX_OUTPUT_PORT_TYPE
reg_out[16] <= register_value[16].DB_MAX_OUTPUT_PORT_TYPE
reg_out[17] <= register_value[17].DB_MAX_OUTPUT_PORT_TYPE
reg_out[18] <= register_value[18].DB_MAX_OUTPUT_PORT_TYPE
reg_out[19] <= register_value[19].DB_MAX_OUTPUT_PORT_TYPE
reg_out[20] <= register_value[20].DB_MAX_OUTPUT_PORT_TYPE
reg_out[21] <= register_value[21].DB_MAX_OUTPUT_PORT_TYPE
reg_out[22] <= register_value[22].DB_MAX_OUTPUT_PORT_TYPE
reg_out[23] <= register_value[23].DB_MAX_OUTPUT_PORT_TYPE
reg_out[24] <= register_value[24].DB_MAX_OUTPUT_PORT_TYPE
reg_out[25] <= register_value[25].DB_MAX_OUTPUT_PORT_TYPE
reg_out[26] <= register_value[26].DB_MAX_OUTPUT_PORT_TYPE
reg_out[27] <= register_value[27].DB_MAX_OUTPUT_PORT_TYPE
reg_out[28] <= register_value[28].DB_MAX_OUTPUT_PORT_TYPE
reg_out[29] <= register_value[29].DB_MAX_OUTPUT_PORT_TYPE
reg_out[30] <= register_value[30].DB_MAX_OUTPUT_PORT_TYPE
reg_out[31] <= register_value[31].DB_MAX_OUTPUT_PORT_TYPE


|fpga_riscv32_minimal|datapath:datapath_0|register_bank:register_bank_0|register32b_falling:reg_x12
clock => register_value[0].CLK
clock => register_value[1].CLK
clock => register_value[2].CLK
clock => register_value[3].CLK
clock => register_value[4].CLK
clock => register_value[5].CLK
clock => register_value[6].CLK
clock => register_value[7].CLK
clock => register_value[8].CLK
clock => register_value[9].CLK
clock => register_value[10].CLK
clock => register_value[11].CLK
clock => register_value[12].CLK
clock => register_value[13].CLK
clock => register_value[14].CLK
clock => register_value[15].CLK
clock => register_value[16].CLK
clock => register_value[17].CLK
clock => register_value[18].CLK
clock => register_value[19].CLK
clock => register_value[20].CLK
clock => register_value[21].CLK
clock => register_value[22].CLK
clock => register_value[23].CLK
clock => register_value[24].CLK
clock => register_value[25].CLK
clock => register_value[26].CLK
clock => register_value[27].CLK
clock => register_value[28].CLK
clock => register_value[29].CLK
clock => register_value[30].CLK
clock => register_value[31].CLK
clear => register_value[0].ACLR
clear => register_value[1].ACLR
clear => register_value[2].ACLR
clear => register_value[3].ACLR
clear => register_value[4].ACLR
clear => register_value[5].ACLR
clear => register_value[6].ACLR
clear => register_value[7].ACLR
clear => register_value[8].ACLR
clear => register_value[9].ACLR
clear => register_value[10].ACLR
clear => register_value[11].ACLR
clear => register_value[12].ACLR
clear => register_value[13].ACLR
clear => register_value[14].ACLR
clear => register_value[15].ACLR
clear => register_value[16].ACLR
clear => register_value[17].ACLR
clear => register_value[18].ACLR
clear => register_value[19].ACLR
clear => register_value[20].ACLR
clear => register_value[21].ACLR
clear => register_value[22].ACLR
clear => register_value[23].ACLR
clear => register_value[24].ACLR
clear => register_value[25].ACLR
clear => register_value[26].ACLR
clear => register_value[27].ACLR
clear => register_value[28].ACLR
clear => register_value[29].ACLR
clear => register_value[30].ACLR
clear => register_value[31].ACLR
load => register_value[31].ENA
load => register_value[30].ENA
load => register_value[29].ENA
load => register_value[28].ENA
load => register_value[27].ENA
load => register_value[26].ENA
load => register_value[25].ENA
load => register_value[24].ENA
load => register_value[23].ENA
load => register_value[22].ENA
load => register_value[21].ENA
load => register_value[20].ENA
load => register_value[19].ENA
load => register_value[18].ENA
load => register_value[17].ENA
load => register_value[16].ENA
load => register_value[15].ENA
load => register_value[14].ENA
load => register_value[13].ENA
load => register_value[12].ENA
load => register_value[11].ENA
load => register_value[10].ENA
load => register_value[9].ENA
load => register_value[8].ENA
load => register_value[7].ENA
load => register_value[6].ENA
load => register_value[5].ENA
load => register_value[4].ENA
load => register_value[3].ENA
load => register_value[2].ENA
load => register_value[1].ENA
load => register_value[0].ENA
reg_in[0] => register_value[0].DATAIN
reg_in[1] => register_value[1].DATAIN
reg_in[2] => register_value[2].DATAIN
reg_in[3] => register_value[3].DATAIN
reg_in[4] => register_value[4].DATAIN
reg_in[5] => register_value[5].DATAIN
reg_in[6] => register_value[6].DATAIN
reg_in[7] => register_value[7].DATAIN
reg_in[8] => register_value[8].DATAIN
reg_in[9] => register_value[9].DATAIN
reg_in[10] => register_value[10].DATAIN
reg_in[11] => register_value[11].DATAIN
reg_in[12] => register_value[12].DATAIN
reg_in[13] => register_value[13].DATAIN
reg_in[14] => register_value[14].DATAIN
reg_in[15] => register_value[15].DATAIN
reg_in[16] => register_value[16].DATAIN
reg_in[17] => register_value[17].DATAIN
reg_in[18] => register_value[18].DATAIN
reg_in[19] => register_value[19].DATAIN
reg_in[20] => register_value[20].DATAIN
reg_in[21] => register_value[21].DATAIN
reg_in[22] => register_value[22].DATAIN
reg_in[23] => register_value[23].DATAIN
reg_in[24] => register_value[24].DATAIN
reg_in[25] => register_value[25].DATAIN
reg_in[26] => register_value[26].DATAIN
reg_in[27] => register_value[27].DATAIN
reg_in[28] => register_value[28].DATAIN
reg_in[29] => register_value[29].DATAIN
reg_in[30] => register_value[30].DATAIN
reg_in[31] => register_value[31].DATAIN
reg_out[0] <= register_value[0].DB_MAX_OUTPUT_PORT_TYPE
reg_out[1] <= register_value[1].DB_MAX_OUTPUT_PORT_TYPE
reg_out[2] <= register_value[2].DB_MAX_OUTPUT_PORT_TYPE
reg_out[3] <= register_value[3].DB_MAX_OUTPUT_PORT_TYPE
reg_out[4] <= register_value[4].DB_MAX_OUTPUT_PORT_TYPE
reg_out[5] <= register_value[5].DB_MAX_OUTPUT_PORT_TYPE
reg_out[6] <= register_value[6].DB_MAX_OUTPUT_PORT_TYPE
reg_out[7] <= register_value[7].DB_MAX_OUTPUT_PORT_TYPE
reg_out[8] <= register_value[8].DB_MAX_OUTPUT_PORT_TYPE
reg_out[9] <= register_value[9].DB_MAX_OUTPUT_PORT_TYPE
reg_out[10] <= register_value[10].DB_MAX_OUTPUT_PORT_TYPE
reg_out[11] <= register_value[11].DB_MAX_OUTPUT_PORT_TYPE
reg_out[12] <= register_value[12].DB_MAX_OUTPUT_PORT_TYPE
reg_out[13] <= register_value[13].DB_MAX_OUTPUT_PORT_TYPE
reg_out[14] <= register_value[14].DB_MAX_OUTPUT_PORT_TYPE
reg_out[15] <= register_value[15].DB_MAX_OUTPUT_PORT_TYPE
reg_out[16] <= register_value[16].DB_MAX_OUTPUT_PORT_TYPE
reg_out[17] <= register_value[17].DB_MAX_OUTPUT_PORT_TYPE
reg_out[18] <= register_value[18].DB_MAX_OUTPUT_PORT_TYPE
reg_out[19] <= register_value[19].DB_MAX_OUTPUT_PORT_TYPE
reg_out[20] <= register_value[20].DB_MAX_OUTPUT_PORT_TYPE
reg_out[21] <= register_value[21].DB_MAX_OUTPUT_PORT_TYPE
reg_out[22] <= register_value[22].DB_MAX_OUTPUT_PORT_TYPE
reg_out[23] <= register_value[23].DB_MAX_OUTPUT_PORT_TYPE
reg_out[24] <= register_value[24].DB_MAX_OUTPUT_PORT_TYPE
reg_out[25] <= register_value[25].DB_MAX_OUTPUT_PORT_TYPE
reg_out[26] <= register_value[26].DB_MAX_OUTPUT_PORT_TYPE
reg_out[27] <= register_value[27].DB_MAX_OUTPUT_PORT_TYPE
reg_out[28] <= register_value[28].DB_MAX_OUTPUT_PORT_TYPE
reg_out[29] <= register_value[29].DB_MAX_OUTPUT_PORT_TYPE
reg_out[30] <= register_value[30].DB_MAX_OUTPUT_PORT_TYPE
reg_out[31] <= register_value[31].DB_MAX_OUTPUT_PORT_TYPE


|fpga_riscv32_minimal|datapath:datapath_0|register_bank:register_bank_0|register32b_falling:reg_x13
clock => register_value[0].CLK
clock => register_value[1].CLK
clock => register_value[2].CLK
clock => register_value[3].CLK
clock => register_value[4].CLK
clock => register_value[5].CLK
clock => register_value[6].CLK
clock => register_value[7].CLK
clock => register_value[8].CLK
clock => register_value[9].CLK
clock => register_value[10].CLK
clock => register_value[11].CLK
clock => register_value[12].CLK
clock => register_value[13].CLK
clock => register_value[14].CLK
clock => register_value[15].CLK
clock => register_value[16].CLK
clock => register_value[17].CLK
clock => register_value[18].CLK
clock => register_value[19].CLK
clock => register_value[20].CLK
clock => register_value[21].CLK
clock => register_value[22].CLK
clock => register_value[23].CLK
clock => register_value[24].CLK
clock => register_value[25].CLK
clock => register_value[26].CLK
clock => register_value[27].CLK
clock => register_value[28].CLK
clock => register_value[29].CLK
clock => register_value[30].CLK
clock => register_value[31].CLK
clear => register_value[0].ACLR
clear => register_value[1].ACLR
clear => register_value[2].ACLR
clear => register_value[3].ACLR
clear => register_value[4].ACLR
clear => register_value[5].ACLR
clear => register_value[6].ACLR
clear => register_value[7].ACLR
clear => register_value[8].ACLR
clear => register_value[9].ACLR
clear => register_value[10].ACLR
clear => register_value[11].ACLR
clear => register_value[12].ACLR
clear => register_value[13].ACLR
clear => register_value[14].ACLR
clear => register_value[15].ACLR
clear => register_value[16].ACLR
clear => register_value[17].ACLR
clear => register_value[18].ACLR
clear => register_value[19].ACLR
clear => register_value[20].ACLR
clear => register_value[21].ACLR
clear => register_value[22].ACLR
clear => register_value[23].ACLR
clear => register_value[24].ACLR
clear => register_value[25].ACLR
clear => register_value[26].ACLR
clear => register_value[27].ACLR
clear => register_value[28].ACLR
clear => register_value[29].ACLR
clear => register_value[30].ACLR
clear => register_value[31].ACLR
load => register_value[31].ENA
load => register_value[30].ENA
load => register_value[29].ENA
load => register_value[28].ENA
load => register_value[27].ENA
load => register_value[26].ENA
load => register_value[25].ENA
load => register_value[24].ENA
load => register_value[23].ENA
load => register_value[22].ENA
load => register_value[21].ENA
load => register_value[20].ENA
load => register_value[19].ENA
load => register_value[18].ENA
load => register_value[17].ENA
load => register_value[16].ENA
load => register_value[15].ENA
load => register_value[14].ENA
load => register_value[13].ENA
load => register_value[12].ENA
load => register_value[11].ENA
load => register_value[10].ENA
load => register_value[9].ENA
load => register_value[8].ENA
load => register_value[7].ENA
load => register_value[6].ENA
load => register_value[5].ENA
load => register_value[4].ENA
load => register_value[3].ENA
load => register_value[2].ENA
load => register_value[1].ENA
load => register_value[0].ENA
reg_in[0] => register_value[0].DATAIN
reg_in[1] => register_value[1].DATAIN
reg_in[2] => register_value[2].DATAIN
reg_in[3] => register_value[3].DATAIN
reg_in[4] => register_value[4].DATAIN
reg_in[5] => register_value[5].DATAIN
reg_in[6] => register_value[6].DATAIN
reg_in[7] => register_value[7].DATAIN
reg_in[8] => register_value[8].DATAIN
reg_in[9] => register_value[9].DATAIN
reg_in[10] => register_value[10].DATAIN
reg_in[11] => register_value[11].DATAIN
reg_in[12] => register_value[12].DATAIN
reg_in[13] => register_value[13].DATAIN
reg_in[14] => register_value[14].DATAIN
reg_in[15] => register_value[15].DATAIN
reg_in[16] => register_value[16].DATAIN
reg_in[17] => register_value[17].DATAIN
reg_in[18] => register_value[18].DATAIN
reg_in[19] => register_value[19].DATAIN
reg_in[20] => register_value[20].DATAIN
reg_in[21] => register_value[21].DATAIN
reg_in[22] => register_value[22].DATAIN
reg_in[23] => register_value[23].DATAIN
reg_in[24] => register_value[24].DATAIN
reg_in[25] => register_value[25].DATAIN
reg_in[26] => register_value[26].DATAIN
reg_in[27] => register_value[27].DATAIN
reg_in[28] => register_value[28].DATAIN
reg_in[29] => register_value[29].DATAIN
reg_in[30] => register_value[30].DATAIN
reg_in[31] => register_value[31].DATAIN
reg_out[0] <= register_value[0].DB_MAX_OUTPUT_PORT_TYPE
reg_out[1] <= register_value[1].DB_MAX_OUTPUT_PORT_TYPE
reg_out[2] <= register_value[2].DB_MAX_OUTPUT_PORT_TYPE
reg_out[3] <= register_value[3].DB_MAX_OUTPUT_PORT_TYPE
reg_out[4] <= register_value[4].DB_MAX_OUTPUT_PORT_TYPE
reg_out[5] <= register_value[5].DB_MAX_OUTPUT_PORT_TYPE
reg_out[6] <= register_value[6].DB_MAX_OUTPUT_PORT_TYPE
reg_out[7] <= register_value[7].DB_MAX_OUTPUT_PORT_TYPE
reg_out[8] <= register_value[8].DB_MAX_OUTPUT_PORT_TYPE
reg_out[9] <= register_value[9].DB_MAX_OUTPUT_PORT_TYPE
reg_out[10] <= register_value[10].DB_MAX_OUTPUT_PORT_TYPE
reg_out[11] <= register_value[11].DB_MAX_OUTPUT_PORT_TYPE
reg_out[12] <= register_value[12].DB_MAX_OUTPUT_PORT_TYPE
reg_out[13] <= register_value[13].DB_MAX_OUTPUT_PORT_TYPE
reg_out[14] <= register_value[14].DB_MAX_OUTPUT_PORT_TYPE
reg_out[15] <= register_value[15].DB_MAX_OUTPUT_PORT_TYPE
reg_out[16] <= register_value[16].DB_MAX_OUTPUT_PORT_TYPE
reg_out[17] <= register_value[17].DB_MAX_OUTPUT_PORT_TYPE
reg_out[18] <= register_value[18].DB_MAX_OUTPUT_PORT_TYPE
reg_out[19] <= register_value[19].DB_MAX_OUTPUT_PORT_TYPE
reg_out[20] <= register_value[20].DB_MAX_OUTPUT_PORT_TYPE
reg_out[21] <= register_value[21].DB_MAX_OUTPUT_PORT_TYPE
reg_out[22] <= register_value[22].DB_MAX_OUTPUT_PORT_TYPE
reg_out[23] <= register_value[23].DB_MAX_OUTPUT_PORT_TYPE
reg_out[24] <= register_value[24].DB_MAX_OUTPUT_PORT_TYPE
reg_out[25] <= register_value[25].DB_MAX_OUTPUT_PORT_TYPE
reg_out[26] <= register_value[26].DB_MAX_OUTPUT_PORT_TYPE
reg_out[27] <= register_value[27].DB_MAX_OUTPUT_PORT_TYPE
reg_out[28] <= register_value[28].DB_MAX_OUTPUT_PORT_TYPE
reg_out[29] <= register_value[29].DB_MAX_OUTPUT_PORT_TYPE
reg_out[30] <= register_value[30].DB_MAX_OUTPUT_PORT_TYPE
reg_out[31] <= register_value[31].DB_MAX_OUTPUT_PORT_TYPE


|fpga_riscv32_minimal|datapath:datapath_0|register_bank:register_bank_0|register32b_falling:reg_x14
clock => register_value[0].CLK
clock => register_value[1].CLK
clock => register_value[2].CLK
clock => register_value[3].CLK
clock => register_value[4].CLK
clock => register_value[5].CLK
clock => register_value[6].CLK
clock => register_value[7].CLK
clock => register_value[8].CLK
clock => register_value[9].CLK
clock => register_value[10].CLK
clock => register_value[11].CLK
clock => register_value[12].CLK
clock => register_value[13].CLK
clock => register_value[14].CLK
clock => register_value[15].CLK
clock => register_value[16].CLK
clock => register_value[17].CLK
clock => register_value[18].CLK
clock => register_value[19].CLK
clock => register_value[20].CLK
clock => register_value[21].CLK
clock => register_value[22].CLK
clock => register_value[23].CLK
clock => register_value[24].CLK
clock => register_value[25].CLK
clock => register_value[26].CLK
clock => register_value[27].CLK
clock => register_value[28].CLK
clock => register_value[29].CLK
clock => register_value[30].CLK
clock => register_value[31].CLK
clear => register_value[0].ACLR
clear => register_value[1].ACLR
clear => register_value[2].ACLR
clear => register_value[3].ACLR
clear => register_value[4].ACLR
clear => register_value[5].ACLR
clear => register_value[6].ACLR
clear => register_value[7].ACLR
clear => register_value[8].ACLR
clear => register_value[9].ACLR
clear => register_value[10].ACLR
clear => register_value[11].ACLR
clear => register_value[12].ACLR
clear => register_value[13].ACLR
clear => register_value[14].ACLR
clear => register_value[15].ACLR
clear => register_value[16].ACLR
clear => register_value[17].ACLR
clear => register_value[18].ACLR
clear => register_value[19].ACLR
clear => register_value[20].ACLR
clear => register_value[21].ACLR
clear => register_value[22].ACLR
clear => register_value[23].ACLR
clear => register_value[24].ACLR
clear => register_value[25].ACLR
clear => register_value[26].ACLR
clear => register_value[27].ACLR
clear => register_value[28].ACLR
clear => register_value[29].ACLR
clear => register_value[30].ACLR
clear => register_value[31].ACLR
load => register_value[31].ENA
load => register_value[30].ENA
load => register_value[29].ENA
load => register_value[28].ENA
load => register_value[27].ENA
load => register_value[26].ENA
load => register_value[25].ENA
load => register_value[24].ENA
load => register_value[23].ENA
load => register_value[22].ENA
load => register_value[21].ENA
load => register_value[20].ENA
load => register_value[19].ENA
load => register_value[18].ENA
load => register_value[17].ENA
load => register_value[16].ENA
load => register_value[15].ENA
load => register_value[14].ENA
load => register_value[13].ENA
load => register_value[12].ENA
load => register_value[11].ENA
load => register_value[10].ENA
load => register_value[9].ENA
load => register_value[8].ENA
load => register_value[7].ENA
load => register_value[6].ENA
load => register_value[5].ENA
load => register_value[4].ENA
load => register_value[3].ENA
load => register_value[2].ENA
load => register_value[1].ENA
load => register_value[0].ENA
reg_in[0] => register_value[0].DATAIN
reg_in[1] => register_value[1].DATAIN
reg_in[2] => register_value[2].DATAIN
reg_in[3] => register_value[3].DATAIN
reg_in[4] => register_value[4].DATAIN
reg_in[5] => register_value[5].DATAIN
reg_in[6] => register_value[6].DATAIN
reg_in[7] => register_value[7].DATAIN
reg_in[8] => register_value[8].DATAIN
reg_in[9] => register_value[9].DATAIN
reg_in[10] => register_value[10].DATAIN
reg_in[11] => register_value[11].DATAIN
reg_in[12] => register_value[12].DATAIN
reg_in[13] => register_value[13].DATAIN
reg_in[14] => register_value[14].DATAIN
reg_in[15] => register_value[15].DATAIN
reg_in[16] => register_value[16].DATAIN
reg_in[17] => register_value[17].DATAIN
reg_in[18] => register_value[18].DATAIN
reg_in[19] => register_value[19].DATAIN
reg_in[20] => register_value[20].DATAIN
reg_in[21] => register_value[21].DATAIN
reg_in[22] => register_value[22].DATAIN
reg_in[23] => register_value[23].DATAIN
reg_in[24] => register_value[24].DATAIN
reg_in[25] => register_value[25].DATAIN
reg_in[26] => register_value[26].DATAIN
reg_in[27] => register_value[27].DATAIN
reg_in[28] => register_value[28].DATAIN
reg_in[29] => register_value[29].DATAIN
reg_in[30] => register_value[30].DATAIN
reg_in[31] => register_value[31].DATAIN
reg_out[0] <= register_value[0].DB_MAX_OUTPUT_PORT_TYPE
reg_out[1] <= register_value[1].DB_MAX_OUTPUT_PORT_TYPE
reg_out[2] <= register_value[2].DB_MAX_OUTPUT_PORT_TYPE
reg_out[3] <= register_value[3].DB_MAX_OUTPUT_PORT_TYPE
reg_out[4] <= register_value[4].DB_MAX_OUTPUT_PORT_TYPE
reg_out[5] <= register_value[5].DB_MAX_OUTPUT_PORT_TYPE
reg_out[6] <= register_value[6].DB_MAX_OUTPUT_PORT_TYPE
reg_out[7] <= register_value[7].DB_MAX_OUTPUT_PORT_TYPE
reg_out[8] <= register_value[8].DB_MAX_OUTPUT_PORT_TYPE
reg_out[9] <= register_value[9].DB_MAX_OUTPUT_PORT_TYPE
reg_out[10] <= register_value[10].DB_MAX_OUTPUT_PORT_TYPE
reg_out[11] <= register_value[11].DB_MAX_OUTPUT_PORT_TYPE
reg_out[12] <= register_value[12].DB_MAX_OUTPUT_PORT_TYPE
reg_out[13] <= register_value[13].DB_MAX_OUTPUT_PORT_TYPE
reg_out[14] <= register_value[14].DB_MAX_OUTPUT_PORT_TYPE
reg_out[15] <= register_value[15].DB_MAX_OUTPUT_PORT_TYPE
reg_out[16] <= register_value[16].DB_MAX_OUTPUT_PORT_TYPE
reg_out[17] <= register_value[17].DB_MAX_OUTPUT_PORT_TYPE
reg_out[18] <= register_value[18].DB_MAX_OUTPUT_PORT_TYPE
reg_out[19] <= register_value[19].DB_MAX_OUTPUT_PORT_TYPE
reg_out[20] <= register_value[20].DB_MAX_OUTPUT_PORT_TYPE
reg_out[21] <= register_value[21].DB_MAX_OUTPUT_PORT_TYPE
reg_out[22] <= register_value[22].DB_MAX_OUTPUT_PORT_TYPE
reg_out[23] <= register_value[23].DB_MAX_OUTPUT_PORT_TYPE
reg_out[24] <= register_value[24].DB_MAX_OUTPUT_PORT_TYPE
reg_out[25] <= register_value[25].DB_MAX_OUTPUT_PORT_TYPE
reg_out[26] <= register_value[26].DB_MAX_OUTPUT_PORT_TYPE
reg_out[27] <= register_value[27].DB_MAX_OUTPUT_PORT_TYPE
reg_out[28] <= register_value[28].DB_MAX_OUTPUT_PORT_TYPE
reg_out[29] <= register_value[29].DB_MAX_OUTPUT_PORT_TYPE
reg_out[30] <= register_value[30].DB_MAX_OUTPUT_PORT_TYPE
reg_out[31] <= register_value[31].DB_MAX_OUTPUT_PORT_TYPE


|fpga_riscv32_minimal|datapath:datapath_0|register_bank:register_bank_0|register32b_falling:reg_x15
clock => register_value[0].CLK
clock => register_value[1].CLK
clock => register_value[2].CLK
clock => register_value[3].CLK
clock => register_value[4].CLK
clock => register_value[5].CLK
clock => register_value[6].CLK
clock => register_value[7].CLK
clock => register_value[8].CLK
clock => register_value[9].CLK
clock => register_value[10].CLK
clock => register_value[11].CLK
clock => register_value[12].CLK
clock => register_value[13].CLK
clock => register_value[14].CLK
clock => register_value[15].CLK
clock => register_value[16].CLK
clock => register_value[17].CLK
clock => register_value[18].CLK
clock => register_value[19].CLK
clock => register_value[20].CLK
clock => register_value[21].CLK
clock => register_value[22].CLK
clock => register_value[23].CLK
clock => register_value[24].CLK
clock => register_value[25].CLK
clock => register_value[26].CLK
clock => register_value[27].CLK
clock => register_value[28].CLK
clock => register_value[29].CLK
clock => register_value[30].CLK
clock => register_value[31].CLK
clear => register_value[0].ACLR
clear => register_value[1].ACLR
clear => register_value[2].ACLR
clear => register_value[3].ACLR
clear => register_value[4].ACLR
clear => register_value[5].ACLR
clear => register_value[6].ACLR
clear => register_value[7].ACLR
clear => register_value[8].ACLR
clear => register_value[9].ACLR
clear => register_value[10].ACLR
clear => register_value[11].ACLR
clear => register_value[12].ACLR
clear => register_value[13].ACLR
clear => register_value[14].ACLR
clear => register_value[15].ACLR
clear => register_value[16].ACLR
clear => register_value[17].ACLR
clear => register_value[18].ACLR
clear => register_value[19].ACLR
clear => register_value[20].ACLR
clear => register_value[21].ACLR
clear => register_value[22].ACLR
clear => register_value[23].ACLR
clear => register_value[24].ACLR
clear => register_value[25].ACLR
clear => register_value[26].ACLR
clear => register_value[27].ACLR
clear => register_value[28].ACLR
clear => register_value[29].ACLR
clear => register_value[30].ACLR
clear => register_value[31].ACLR
load => register_value[31].ENA
load => register_value[30].ENA
load => register_value[29].ENA
load => register_value[28].ENA
load => register_value[27].ENA
load => register_value[26].ENA
load => register_value[25].ENA
load => register_value[24].ENA
load => register_value[23].ENA
load => register_value[22].ENA
load => register_value[21].ENA
load => register_value[20].ENA
load => register_value[19].ENA
load => register_value[18].ENA
load => register_value[17].ENA
load => register_value[16].ENA
load => register_value[15].ENA
load => register_value[14].ENA
load => register_value[13].ENA
load => register_value[12].ENA
load => register_value[11].ENA
load => register_value[10].ENA
load => register_value[9].ENA
load => register_value[8].ENA
load => register_value[7].ENA
load => register_value[6].ENA
load => register_value[5].ENA
load => register_value[4].ENA
load => register_value[3].ENA
load => register_value[2].ENA
load => register_value[1].ENA
load => register_value[0].ENA
reg_in[0] => register_value[0].DATAIN
reg_in[1] => register_value[1].DATAIN
reg_in[2] => register_value[2].DATAIN
reg_in[3] => register_value[3].DATAIN
reg_in[4] => register_value[4].DATAIN
reg_in[5] => register_value[5].DATAIN
reg_in[6] => register_value[6].DATAIN
reg_in[7] => register_value[7].DATAIN
reg_in[8] => register_value[8].DATAIN
reg_in[9] => register_value[9].DATAIN
reg_in[10] => register_value[10].DATAIN
reg_in[11] => register_value[11].DATAIN
reg_in[12] => register_value[12].DATAIN
reg_in[13] => register_value[13].DATAIN
reg_in[14] => register_value[14].DATAIN
reg_in[15] => register_value[15].DATAIN
reg_in[16] => register_value[16].DATAIN
reg_in[17] => register_value[17].DATAIN
reg_in[18] => register_value[18].DATAIN
reg_in[19] => register_value[19].DATAIN
reg_in[20] => register_value[20].DATAIN
reg_in[21] => register_value[21].DATAIN
reg_in[22] => register_value[22].DATAIN
reg_in[23] => register_value[23].DATAIN
reg_in[24] => register_value[24].DATAIN
reg_in[25] => register_value[25].DATAIN
reg_in[26] => register_value[26].DATAIN
reg_in[27] => register_value[27].DATAIN
reg_in[28] => register_value[28].DATAIN
reg_in[29] => register_value[29].DATAIN
reg_in[30] => register_value[30].DATAIN
reg_in[31] => register_value[31].DATAIN
reg_out[0] <= register_value[0].DB_MAX_OUTPUT_PORT_TYPE
reg_out[1] <= register_value[1].DB_MAX_OUTPUT_PORT_TYPE
reg_out[2] <= register_value[2].DB_MAX_OUTPUT_PORT_TYPE
reg_out[3] <= register_value[3].DB_MAX_OUTPUT_PORT_TYPE
reg_out[4] <= register_value[4].DB_MAX_OUTPUT_PORT_TYPE
reg_out[5] <= register_value[5].DB_MAX_OUTPUT_PORT_TYPE
reg_out[6] <= register_value[6].DB_MAX_OUTPUT_PORT_TYPE
reg_out[7] <= register_value[7].DB_MAX_OUTPUT_PORT_TYPE
reg_out[8] <= register_value[8].DB_MAX_OUTPUT_PORT_TYPE
reg_out[9] <= register_value[9].DB_MAX_OUTPUT_PORT_TYPE
reg_out[10] <= register_value[10].DB_MAX_OUTPUT_PORT_TYPE
reg_out[11] <= register_value[11].DB_MAX_OUTPUT_PORT_TYPE
reg_out[12] <= register_value[12].DB_MAX_OUTPUT_PORT_TYPE
reg_out[13] <= register_value[13].DB_MAX_OUTPUT_PORT_TYPE
reg_out[14] <= register_value[14].DB_MAX_OUTPUT_PORT_TYPE
reg_out[15] <= register_value[15].DB_MAX_OUTPUT_PORT_TYPE
reg_out[16] <= register_value[16].DB_MAX_OUTPUT_PORT_TYPE
reg_out[17] <= register_value[17].DB_MAX_OUTPUT_PORT_TYPE
reg_out[18] <= register_value[18].DB_MAX_OUTPUT_PORT_TYPE
reg_out[19] <= register_value[19].DB_MAX_OUTPUT_PORT_TYPE
reg_out[20] <= register_value[20].DB_MAX_OUTPUT_PORT_TYPE
reg_out[21] <= register_value[21].DB_MAX_OUTPUT_PORT_TYPE
reg_out[22] <= register_value[22].DB_MAX_OUTPUT_PORT_TYPE
reg_out[23] <= register_value[23].DB_MAX_OUTPUT_PORT_TYPE
reg_out[24] <= register_value[24].DB_MAX_OUTPUT_PORT_TYPE
reg_out[25] <= register_value[25].DB_MAX_OUTPUT_PORT_TYPE
reg_out[26] <= register_value[26].DB_MAX_OUTPUT_PORT_TYPE
reg_out[27] <= register_value[27].DB_MAX_OUTPUT_PORT_TYPE
reg_out[28] <= register_value[28].DB_MAX_OUTPUT_PORT_TYPE
reg_out[29] <= register_value[29].DB_MAX_OUTPUT_PORT_TYPE
reg_out[30] <= register_value[30].DB_MAX_OUTPUT_PORT_TYPE
reg_out[31] <= register_value[31].DB_MAX_OUTPUT_PORT_TYPE


|fpga_riscv32_minimal|datapath:datapath_0|register_bank:register_bank_0|register32b_falling:reg_x16
clock => register_value[0].CLK
clock => register_value[1].CLK
clock => register_value[2].CLK
clock => register_value[3].CLK
clock => register_value[4].CLK
clock => register_value[5].CLK
clock => register_value[6].CLK
clock => register_value[7].CLK
clock => register_value[8].CLK
clock => register_value[9].CLK
clock => register_value[10].CLK
clock => register_value[11].CLK
clock => register_value[12].CLK
clock => register_value[13].CLK
clock => register_value[14].CLK
clock => register_value[15].CLK
clock => register_value[16].CLK
clock => register_value[17].CLK
clock => register_value[18].CLK
clock => register_value[19].CLK
clock => register_value[20].CLK
clock => register_value[21].CLK
clock => register_value[22].CLK
clock => register_value[23].CLK
clock => register_value[24].CLK
clock => register_value[25].CLK
clock => register_value[26].CLK
clock => register_value[27].CLK
clock => register_value[28].CLK
clock => register_value[29].CLK
clock => register_value[30].CLK
clock => register_value[31].CLK
clear => register_value[0].ACLR
clear => register_value[1].ACLR
clear => register_value[2].ACLR
clear => register_value[3].ACLR
clear => register_value[4].ACLR
clear => register_value[5].ACLR
clear => register_value[6].ACLR
clear => register_value[7].ACLR
clear => register_value[8].ACLR
clear => register_value[9].ACLR
clear => register_value[10].ACLR
clear => register_value[11].ACLR
clear => register_value[12].ACLR
clear => register_value[13].ACLR
clear => register_value[14].ACLR
clear => register_value[15].ACLR
clear => register_value[16].ACLR
clear => register_value[17].ACLR
clear => register_value[18].ACLR
clear => register_value[19].ACLR
clear => register_value[20].ACLR
clear => register_value[21].ACLR
clear => register_value[22].ACLR
clear => register_value[23].ACLR
clear => register_value[24].ACLR
clear => register_value[25].ACLR
clear => register_value[26].ACLR
clear => register_value[27].ACLR
clear => register_value[28].ACLR
clear => register_value[29].ACLR
clear => register_value[30].ACLR
clear => register_value[31].ACLR
load => register_value[31].ENA
load => register_value[30].ENA
load => register_value[29].ENA
load => register_value[28].ENA
load => register_value[27].ENA
load => register_value[26].ENA
load => register_value[25].ENA
load => register_value[24].ENA
load => register_value[23].ENA
load => register_value[22].ENA
load => register_value[21].ENA
load => register_value[20].ENA
load => register_value[19].ENA
load => register_value[18].ENA
load => register_value[17].ENA
load => register_value[16].ENA
load => register_value[15].ENA
load => register_value[14].ENA
load => register_value[13].ENA
load => register_value[12].ENA
load => register_value[11].ENA
load => register_value[10].ENA
load => register_value[9].ENA
load => register_value[8].ENA
load => register_value[7].ENA
load => register_value[6].ENA
load => register_value[5].ENA
load => register_value[4].ENA
load => register_value[3].ENA
load => register_value[2].ENA
load => register_value[1].ENA
load => register_value[0].ENA
reg_in[0] => register_value[0].DATAIN
reg_in[1] => register_value[1].DATAIN
reg_in[2] => register_value[2].DATAIN
reg_in[3] => register_value[3].DATAIN
reg_in[4] => register_value[4].DATAIN
reg_in[5] => register_value[5].DATAIN
reg_in[6] => register_value[6].DATAIN
reg_in[7] => register_value[7].DATAIN
reg_in[8] => register_value[8].DATAIN
reg_in[9] => register_value[9].DATAIN
reg_in[10] => register_value[10].DATAIN
reg_in[11] => register_value[11].DATAIN
reg_in[12] => register_value[12].DATAIN
reg_in[13] => register_value[13].DATAIN
reg_in[14] => register_value[14].DATAIN
reg_in[15] => register_value[15].DATAIN
reg_in[16] => register_value[16].DATAIN
reg_in[17] => register_value[17].DATAIN
reg_in[18] => register_value[18].DATAIN
reg_in[19] => register_value[19].DATAIN
reg_in[20] => register_value[20].DATAIN
reg_in[21] => register_value[21].DATAIN
reg_in[22] => register_value[22].DATAIN
reg_in[23] => register_value[23].DATAIN
reg_in[24] => register_value[24].DATAIN
reg_in[25] => register_value[25].DATAIN
reg_in[26] => register_value[26].DATAIN
reg_in[27] => register_value[27].DATAIN
reg_in[28] => register_value[28].DATAIN
reg_in[29] => register_value[29].DATAIN
reg_in[30] => register_value[30].DATAIN
reg_in[31] => register_value[31].DATAIN
reg_out[0] <= register_value[0].DB_MAX_OUTPUT_PORT_TYPE
reg_out[1] <= register_value[1].DB_MAX_OUTPUT_PORT_TYPE
reg_out[2] <= register_value[2].DB_MAX_OUTPUT_PORT_TYPE
reg_out[3] <= register_value[3].DB_MAX_OUTPUT_PORT_TYPE
reg_out[4] <= register_value[4].DB_MAX_OUTPUT_PORT_TYPE
reg_out[5] <= register_value[5].DB_MAX_OUTPUT_PORT_TYPE
reg_out[6] <= register_value[6].DB_MAX_OUTPUT_PORT_TYPE
reg_out[7] <= register_value[7].DB_MAX_OUTPUT_PORT_TYPE
reg_out[8] <= register_value[8].DB_MAX_OUTPUT_PORT_TYPE
reg_out[9] <= register_value[9].DB_MAX_OUTPUT_PORT_TYPE
reg_out[10] <= register_value[10].DB_MAX_OUTPUT_PORT_TYPE
reg_out[11] <= register_value[11].DB_MAX_OUTPUT_PORT_TYPE
reg_out[12] <= register_value[12].DB_MAX_OUTPUT_PORT_TYPE
reg_out[13] <= register_value[13].DB_MAX_OUTPUT_PORT_TYPE
reg_out[14] <= register_value[14].DB_MAX_OUTPUT_PORT_TYPE
reg_out[15] <= register_value[15].DB_MAX_OUTPUT_PORT_TYPE
reg_out[16] <= register_value[16].DB_MAX_OUTPUT_PORT_TYPE
reg_out[17] <= register_value[17].DB_MAX_OUTPUT_PORT_TYPE
reg_out[18] <= register_value[18].DB_MAX_OUTPUT_PORT_TYPE
reg_out[19] <= register_value[19].DB_MAX_OUTPUT_PORT_TYPE
reg_out[20] <= register_value[20].DB_MAX_OUTPUT_PORT_TYPE
reg_out[21] <= register_value[21].DB_MAX_OUTPUT_PORT_TYPE
reg_out[22] <= register_value[22].DB_MAX_OUTPUT_PORT_TYPE
reg_out[23] <= register_value[23].DB_MAX_OUTPUT_PORT_TYPE
reg_out[24] <= register_value[24].DB_MAX_OUTPUT_PORT_TYPE
reg_out[25] <= register_value[25].DB_MAX_OUTPUT_PORT_TYPE
reg_out[26] <= register_value[26].DB_MAX_OUTPUT_PORT_TYPE
reg_out[27] <= register_value[27].DB_MAX_OUTPUT_PORT_TYPE
reg_out[28] <= register_value[28].DB_MAX_OUTPUT_PORT_TYPE
reg_out[29] <= register_value[29].DB_MAX_OUTPUT_PORT_TYPE
reg_out[30] <= register_value[30].DB_MAX_OUTPUT_PORT_TYPE
reg_out[31] <= register_value[31].DB_MAX_OUTPUT_PORT_TYPE


|fpga_riscv32_minimal|datapath:datapath_0|register_bank:register_bank_0|register32b_falling:reg_x17
clock => register_value[0].CLK
clock => register_value[1].CLK
clock => register_value[2].CLK
clock => register_value[3].CLK
clock => register_value[4].CLK
clock => register_value[5].CLK
clock => register_value[6].CLK
clock => register_value[7].CLK
clock => register_value[8].CLK
clock => register_value[9].CLK
clock => register_value[10].CLK
clock => register_value[11].CLK
clock => register_value[12].CLK
clock => register_value[13].CLK
clock => register_value[14].CLK
clock => register_value[15].CLK
clock => register_value[16].CLK
clock => register_value[17].CLK
clock => register_value[18].CLK
clock => register_value[19].CLK
clock => register_value[20].CLK
clock => register_value[21].CLK
clock => register_value[22].CLK
clock => register_value[23].CLK
clock => register_value[24].CLK
clock => register_value[25].CLK
clock => register_value[26].CLK
clock => register_value[27].CLK
clock => register_value[28].CLK
clock => register_value[29].CLK
clock => register_value[30].CLK
clock => register_value[31].CLK
clear => register_value[0].ACLR
clear => register_value[1].ACLR
clear => register_value[2].ACLR
clear => register_value[3].ACLR
clear => register_value[4].ACLR
clear => register_value[5].ACLR
clear => register_value[6].ACLR
clear => register_value[7].ACLR
clear => register_value[8].ACLR
clear => register_value[9].ACLR
clear => register_value[10].ACLR
clear => register_value[11].ACLR
clear => register_value[12].ACLR
clear => register_value[13].ACLR
clear => register_value[14].ACLR
clear => register_value[15].ACLR
clear => register_value[16].ACLR
clear => register_value[17].ACLR
clear => register_value[18].ACLR
clear => register_value[19].ACLR
clear => register_value[20].ACLR
clear => register_value[21].ACLR
clear => register_value[22].ACLR
clear => register_value[23].ACLR
clear => register_value[24].ACLR
clear => register_value[25].ACLR
clear => register_value[26].ACLR
clear => register_value[27].ACLR
clear => register_value[28].ACLR
clear => register_value[29].ACLR
clear => register_value[30].ACLR
clear => register_value[31].ACLR
load => register_value[31].ENA
load => register_value[30].ENA
load => register_value[29].ENA
load => register_value[28].ENA
load => register_value[27].ENA
load => register_value[26].ENA
load => register_value[25].ENA
load => register_value[24].ENA
load => register_value[23].ENA
load => register_value[22].ENA
load => register_value[21].ENA
load => register_value[20].ENA
load => register_value[19].ENA
load => register_value[18].ENA
load => register_value[17].ENA
load => register_value[16].ENA
load => register_value[15].ENA
load => register_value[14].ENA
load => register_value[13].ENA
load => register_value[12].ENA
load => register_value[11].ENA
load => register_value[10].ENA
load => register_value[9].ENA
load => register_value[8].ENA
load => register_value[7].ENA
load => register_value[6].ENA
load => register_value[5].ENA
load => register_value[4].ENA
load => register_value[3].ENA
load => register_value[2].ENA
load => register_value[1].ENA
load => register_value[0].ENA
reg_in[0] => register_value[0].DATAIN
reg_in[1] => register_value[1].DATAIN
reg_in[2] => register_value[2].DATAIN
reg_in[3] => register_value[3].DATAIN
reg_in[4] => register_value[4].DATAIN
reg_in[5] => register_value[5].DATAIN
reg_in[6] => register_value[6].DATAIN
reg_in[7] => register_value[7].DATAIN
reg_in[8] => register_value[8].DATAIN
reg_in[9] => register_value[9].DATAIN
reg_in[10] => register_value[10].DATAIN
reg_in[11] => register_value[11].DATAIN
reg_in[12] => register_value[12].DATAIN
reg_in[13] => register_value[13].DATAIN
reg_in[14] => register_value[14].DATAIN
reg_in[15] => register_value[15].DATAIN
reg_in[16] => register_value[16].DATAIN
reg_in[17] => register_value[17].DATAIN
reg_in[18] => register_value[18].DATAIN
reg_in[19] => register_value[19].DATAIN
reg_in[20] => register_value[20].DATAIN
reg_in[21] => register_value[21].DATAIN
reg_in[22] => register_value[22].DATAIN
reg_in[23] => register_value[23].DATAIN
reg_in[24] => register_value[24].DATAIN
reg_in[25] => register_value[25].DATAIN
reg_in[26] => register_value[26].DATAIN
reg_in[27] => register_value[27].DATAIN
reg_in[28] => register_value[28].DATAIN
reg_in[29] => register_value[29].DATAIN
reg_in[30] => register_value[30].DATAIN
reg_in[31] => register_value[31].DATAIN
reg_out[0] <= register_value[0].DB_MAX_OUTPUT_PORT_TYPE
reg_out[1] <= register_value[1].DB_MAX_OUTPUT_PORT_TYPE
reg_out[2] <= register_value[2].DB_MAX_OUTPUT_PORT_TYPE
reg_out[3] <= register_value[3].DB_MAX_OUTPUT_PORT_TYPE
reg_out[4] <= register_value[4].DB_MAX_OUTPUT_PORT_TYPE
reg_out[5] <= register_value[5].DB_MAX_OUTPUT_PORT_TYPE
reg_out[6] <= register_value[6].DB_MAX_OUTPUT_PORT_TYPE
reg_out[7] <= register_value[7].DB_MAX_OUTPUT_PORT_TYPE
reg_out[8] <= register_value[8].DB_MAX_OUTPUT_PORT_TYPE
reg_out[9] <= register_value[9].DB_MAX_OUTPUT_PORT_TYPE
reg_out[10] <= register_value[10].DB_MAX_OUTPUT_PORT_TYPE
reg_out[11] <= register_value[11].DB_MAX_OUTPUT_PORT_TYPE
reg_out[12] <= register_value[12].DB_MAX_OUTPUT_PORT_TYPE
reg_out[13] <= register_value[13].DB_MAX_OUTPUT_PORT_TYPE
reg_out[14] <= register_value[14].DB_MAX_OUTPUT_PORT_TYPE
reg_out[15] <= register_value[15].DB_MAX_OUTPUT_PORT_TYPE
reg_out[16] <= register_value[16].DB_MAX_OUTPUT_PORT_TYPE
reg_out[17] <= register_value[17].DB_MAX_OUTPUT_PORT_TYPE
reg_out[18] <= register_value[18].DB_MAX_OUTPUT_PORT_TYPE
reg_out[19] <= register_value[19].DB_MAX_OUTPUT_PORT_TYPE
reg_out[20] <= register_value[20].DB_MAX_OUTPUT_PORT_TYPE
reg_out[21] <= register_value[21].DB_MAX_OUTPUT_PORT_TYPE
reg_out[22] <= register_value[22].DB_MAX_OUTPUT_PORT_TYPE
reg_out[23] <= register_value[23].DB_MAX_OUTPUT_PORT_TYPE
reg_out[24] <= register_value[24].DB_MAX_OUTPUT_PORT_TYPE
reg_out[25] <= register_value[25].DB_MAX_OUTPUT_PORT_TYPE
reg_out[26] <= register_value[26].DB_MAX_OUTPUT_PORT_TYPE
reg_out[27] <= register_value[27].DB_MAX_OUTPUT_PORT_TYPE
reg_out[28] <= register_value[28].DB_MAX_OUTPUT_PORT_TYPE
reg_out[29] <= register_value[29].DB_MAX_OUTPUT_PORT_TYPE
reg_out[30] <= register_value[30].DB_MAX_OUTPUT_PORT_TYPE
reg_out[31] <= register_value[31].DB_MAX_OUTPUT_PORT_TYPE


|fpga_riscv32_minimal|datapath:datapath_0|register_bank:register_bank_0|register32b_falling:reg_x18
clock => register_value[0].CLK
clock => register_value[1].CLK
clock => register_value[2].CLK
clock => register_value[3].CLK
clock => register_value[4].CLK
clock => register_value[5].CLK
clock => register_value[6].CLK
clock => register_value[7].CLK
clock => register_value[8].CLK
clock => register_value[9].CLK
clock => register_value[10].CLK
clock => register_value[11].CLK
clock => register_value[12].CLK
clock => register_value[13].CLK
clock => register_value[14].CLK
clock => register_value[15].CLK
clock => register_value[16].CLK
clock => register_value[17].CLK
clock => register_value[18].CLK
clock => register_value[19].CLK
clock => register_value[20].CLK
clock => register_value[21].CLK
clock => register_value[22].CLK
clock => register_value[23].CLK
clock => register_value[24].CLK
clock => register_value[25].CLK
clock => register_value[26].CLK
clock => register_value[27].CLK
clock => register_value[28].CLK
clock => register_value[29].CLK
clock => register_value[30].CLK
clock => register_value[31].CLK
clear => register_value[0].ACLR
clear => register_value[1].ACLR
clear => register_value[2].ACLR
clear => register_value[3].ACLR
clear => register_value[4].ACLR
clear => register_value[5].ACLR
clear => register_value[6].ACLR
clear => register_value[7].ACLR
clear => register_value[8].ACLR
clear => register_value[9].ACLR
clear => register_value[10].ACLR
clear => register_value[11].ACLR
clear => register_value[12].ACLR
clear => register_value[13].ACLR
clear => register_value[14].ACLR
clear => register_value[15].ACLR
clear => register_value[16].ACLR
clear => register_value[17].ACLR
clear => register_value[18].ACLR
clear => register_value[19].ACLR
clear => register_value[20].ACLR
clear => register_value[21].ACLR
clear => register_value[22].ACLR
clear => register_value[23].ACLR
clear => register_value[24].ACLR
clear => register_value[25].ACLR
clear => register_value[26].ACLR
clear => register_value[27].ACLR
clear => register_value[28].ACLR
clear => register_value[29].ACLR
clear => register_value[30].ACLR
clear => register_value[31].ACLR
load => register_value[31].ENA
load => register_value[30].ENA
load => register_value[29].ENA
load => register_value[28].ENA
load => register_value[27].ENA
load => register_value[26].ENA
load => register_value[25].ENA
load => register_value[24].ENA
load => register_value[23].ENA
load => register_value[22].ENA
load => register_value[21].ENA
load => register_value[20].ENA
load => register_value[19].ENA
load => register_value[18].ENA
load => register_value[17].ENA
load => register_value[16].ENA
load => register_value[15].ENA
load => register_value[14].ENA
load => register_value[13].ENA
load => register_value[12].ENA
load => register_value[11].ENA
load => register_value[10].ENA
load => register_value[9].ENA
load => register_value[8].ENA
load => register_value[7].ENA
load => register_value[6].ENA
load => register_value[5].ENA
load => register_value[4].ENA
load => register_value[3].ENA
load => register_value[2].ENA
load => register_value[1].ENA
load => register_value[0].ENA
reg_in[0] => register_value[0].DATAIN
reg_in[1] => register_value[1].DATAIN
reg_in[2] => register_value[2].DATAIN
reg_in[3] => register_value[3].DATAIN
reg_in[4] => register_value[4].DATAIN
reg_in[5] => register_value[5].DATAIN
reg_in[6] => register_value[6].DATAIN
reg_in[7] => register_value[7].DATAIN
reg_in[8] => register_value[8].DATAIN
reg_in[9] => register_value[9].DATAIN
reg_in[10] => register_value[10].DATAIN
reg_in[11] => register_value[11].DATAIN
reg_in[12] => register_value[12].DATAIN
reg_in[13] => register_value[13].DATAIN
reg_in[14] => register_value[14].DATAIN
reg_in[15] => register_value[15].DATAIN
reg_in[16] => register_value[16].DATAIN
reg_in[17] => register_value[17].DATAIN
reg_in[18] => register_value[18].DATAIN
reg_in[19] => register_value[19].DATAIN
reg_in[20] => register_value[20].DATAIN
reg_in[21] => register_value[21].DATAIN
reg_in[22] => register_value[22].DATAIN
reg_in[23] => register_value[23].DATAIN
reg_in[24] => register_value[24].DATAIN
reg_in[25] => register_value[25].DATAIN
reg_in[26] => register_value[26].DATAIN
reg_in[27] => register_value[27].DATAIN
reg_in[28] => register_value[28].DATAIN
reg_in[29] => register_value[29].DATAIN
reg_in[30] => register_value[30].DATAIN
reg_in[31] => register_value[31].DATAIN
reg_out[0] <= register_value[0].DB_MAX_OUTPUT_PORT_TYPE
reg_out[1] <= register_value[1].DB_MAX_OUTPUT_PORT_TYPE
reg_out[2] <= register_value[2].DB_MAX_OUTPUT_PORT_TYPE
reg_out[3] <= register_value[3].DB_MAX_OUTPUT_PORT_TYPE
reg_out[4] <= register_value[4].DB_MAX_OUTPUT_PORT_TYPE
reg_out[5] <= register_value[5].DB_MAX_OUTPUT_PORT_TYPE
reg_out[6] <= register_value[6].DB_MAX_OUTPUT_PORT_TYPE
reg_out[7] <= register_value[7].DB_MAX_OUTPUT_PORT_TYPE
reg_out[8] <= register_value[8].DB_MAX_OUTPUT_PORT_TYPE
reg_out[9] <= register_value[9].DB_MAX_OUTPUT_PORT_TYPE
reg_out[10] <= register_value[10].DB_MAX_OUTPUT_PORT_TYPE
reg_out[11] <= register_value[11].DB_MAX_OUTPUT_PORT_TYPE
reg_out[12] <= register_value[12].DB_MAX_OUTPUT_PORT_TYPE
reg_out[13] <= register_value[13].DB_MAX_OUTPUT_PORT_TYPE
reg_out[14] <= register_value[14].DB_MAX_OUTPUT_PORT_TYPE
reg_out[15] <= register_value[15].DB_MAX_OUTPUT_PORT_TYPE
reg_out[16] <= register_value[16].DB_MAX_OUTPUT_PORT_TYPE
reg_out[17] <= register_value[17].DB_MAX_OUTPUT_PORT_TYPE
reg_out[18] <= register_value[18].DB_MAX_OUTPUT_PORT_TYPE
reg_out[19] <= register_value[19].DB_MAX_OUTPUT_PORT_TYPE
reg_out[20] <= register_value[20].DB_MAX_OUTPUT_PORT_TYPE
reg_out[21] <= register_value[21].DB_MAX_OUTPUT_PORT_TYPE
reg_out[22] <= register_value[22].DB_MAX_OUTPUT_PORT_TYPE
reg_out[23] <= register_value[23].DB_MAX_OUTPUT_PORT_TYPE
reg_out[24] <= register_value[24].DB_MAX_OUTPUT_PORT_TYPE
reg_out[25] <= register_value[25].DB_MAX_OUTPUT_PORT_TYPE
reg_out[26] <= register_value[26].DB_MAX_OUTPUT_PORT_TYPE
reg_out[27] <= register_value[27].DB_MAX_OUTPUT_PORT_TYPE
reg_out[28] <= register_value[28].DB_MAX_OUTPUT_PORT_TYPE
reg_out[29] <= register_value[29].DB_MAX_OUTPUT_PORT_TYPE
reg_out[30] <= register_value[30].DB_MAX_OUTPUT_PORT_TYPE
reg_out[31] <= register_value[31].DB_MAX_OUTPUT_PORT_TYPE


|fpga_riscv32_minimal|datapath:datapath_0|register_bank:register_bank_0|register32b_falling:reg_x19
clock => register_value[0].CLK
clock => register_value[1].CLK
clock => register_value[2].CLK
clock => register_value[3].CLK
clock => register_value[4].CLK
clock => register_value[5].CLK
clock => register_value[6].CLK
clock => register_value[7].CLK
clock => register_value[8].CLK
clock => register_value[9].CLK
clock => register_value[10].CLK
clock => register_value[11].CLK
clock => register_value[12].CLK
clock => register_value[13].CLK
clock => register_value[14].CLK
clock => register_value[15].CLK
clock => register_value[16].CLK
clock => register_value[17].CLK
clock => register_value[18].CLK
clock => register_value[19].CLK
clock => register_value[20].CLK
clock => register_value[21].CLK
clock => register_value[22].CLK
clock => register_value[23].CLK
clock => register_value[24].CLK
clock => register_value[25].CLK
clock => register_value[26].CLK
clock => register_value[27].CLK
clock => register_value[28].CLK
clock => register_value[29].CLK
clock => register_value[30].CLK
clock => register_value[31].CLK
clear => register_value[0].ACLR
clear => register_value[1].ACLR
clear => register_value[2].ACLR
clear => register_value[3].ACLR
clear => register_value[4].ACLR
clear => register_value[5].ACLR
clear => register_value[6].ACLR
clear => register_value[7].ACLR
clear => register_value[8].ACLR
clear => register_value[9].ACLR
clear => register_value[10].ACLR
clear => register_value[11].ACLR
clear => register_value[12].ACLR
clear => register_value[13].ACLR
clear => register_value[14].ACLR
clear => register_value[15].ACLR
clear => register_value[16].ACLR
clear => register_value[17].ACLR
clear => register_value[18].ACLR
clear => register_value[19].ACLR
clear => register_value[20].ACLR
clear => register_value[21].ACLR
clear => register_value[22].ACLR
clear => register_value[23].ACLR
clear => register_value[24].ACLR
clear => register_value[25].ACLR
clear => register_value[26].ACLR
clear => register_value[27].ACLR
clear => register_value[28].ACLR
clear => register_value[29].ACLR
clear => register_value[30].ACLR
clear => register_value[31].ACLR
load => register_value[31].ENA
load => register_value[30].ENA
load => register_value[29].ENA
load => register_value[28].ENA
load => register_value[27].ENA
load => register_value[26].ENA
load => register_value[25].ENA
load => register_value[24].ENA
load => register_value[23].ENA
load => register_value[22].ENA
load => register_value[21].ENA
load => register_value[20].ENA
load => register_value[19].ENA
load => register_value[18].ENA
load => register_value[17].ENA
load => register_value[16].ENA
load => register_value[15].ENA
load => register_value[14].ENA
load => register_value[13].ENA
load => register_value[12].ENA
load => register_value[11].ENA
load => register_value[10].ENA
load => register_value[9].ENA
load => register_value[8].ENA
load => register_value[7].ENA
load => register_value[6].ENA
load => register_value[5].ENA
load => register_value[4].ENA
load => register_value[3].ENA
load => register_value[2].ENA
load => register_value[1].ENA
load => register_value[0].ENA
reg_in[0] => register_value[0].DATAIN
reg_in[1] => register_value[1].DATAIN
reg_in[2] => register_value[2].DATAIN
reg_in[3] => register_value[3].DATAIN
reg_in[4] => register_value[4].DATAIN
reg_in[5] => register_value[5].DATAIN
reg_in[6] => register_value[6].DATAIN
reg_in[7] => register_value[7].DATAIN
reg_in[8] => register_value[8].DATAIN
reg_in[9] => register_value[9].DATAIN
reg_in[10] => register_value[10].DATAIN
reg_in[11] => register_value[11].DATAIN
reg_in[12] => register_value[12].DATAIN
reg_in[13] => register_value[13].DATAIN
reg_in[14] => register_value[14].DATAIN
reg_in[15] => register_value[15].DATAIN
reg_in[16] => register_value[16].DATAIN
reg_in[17] => register_value[17].DATAIN
reg_in[18] => register_value[18].DATAIN
reg_in[19] => register_value[19].DATAIN
reg_in[20] => register_value[20].DATAIN
reg_in[21] => register_value[21].DATAIN
reg_in[22] => register_value[22].DATAIN
reg_in[23] => register_value[23].DATAIN
reg_in[24] => register_value[24].DATAIN
reg_in[25] => register_value[25].DATAIN
reg_in[26] => register_value[26].DATAIN
reg_in[27] => register_value[27].DATAIN
reg_in[28] => register_value[28].DATAIN
reg_in[29] => register_value[29].DATAIN
reg_in[30] => register_value[30].DATAIN
reg_in[31] => register_value[31].DATAIN
reg_out[0] <= register_value[0].DB_MAX_OUTPUT_PORT_TYPE
reg_out[1] <= register_value[1].DB_MAX_OUTPUT_PORT_TYPE
reg_out[2] <= register_value[2].DB_MAX_OUTPUT_PORT_TYPE
reg_out[3] <= register_value[3].DB_MAX_OUTPUT_PORT_TYPE
reg_out[4] <= register_value[4].DB_MAX_OUTPUT_PORT_TYPE
reg_out[5] <= register_value[5].DB_MAX_OUTPUT_PORT_TYPE
reg_out[6] <= register_value[6].DB_MAX_OUTPUT_PORT_TYPE
reg_out[7] <= register_value[7].DB_MAX_OUTPUT_PORT_TYPE
reg_out[8] <= register_value[8].DB_MAX_OUTPUT_PORT_TYPE
reg_out[9] <= register_value[9].DB_MAX_OUTPUT_PORT_TYPE
reg_out[10] <= register_value[10].DB_MAX_OUTPUT_PORT_TYPE
reg_out[11] <= register_value[11].DB_MAX_OUTPUT_PORT_TYPE
reg_out[12] <= register_value[12].DB_MAX_OUTPUT_PORT_TYPE
reg_out[13] <= register_value[13].DB_MAX_OUTPUT_PORT_TYPE
reg_out[14] <= register_value[14].DB_MAX_OUTPUT_PORT_TYPE
reg_out[15] <= register_value[15].DB_MAX_OUTPUT_PORT_TYPE
reg_out[16] <= register_value[16].DB_MAX_OUTPUT_PORT_TYPE
reg_out[17] <= register_value[17].DB_MAX_OUTPUT_PORT_TYPE
reg_out[18] <= register_value[18].DB_MAX_OUTPUT_PORT_TYPE
reg_out[19] <= register_value[19].DB_MAX_OUTPUT_PORT_TYPE
reg_out[20] <= register_value[20].DB_MAX_OUTPUT_PORT_TYPE
reg_out[21] <= register_value[21].DB_MAX_OUTPUT_PORT_TYPE
reg_out[22] <= register_value[22].DB_MAX_OUTPUT_PORT_TYPE
reg_out[23] <= register_value[23].DB_MAX_OUTPUT_PORT_TYPE
reg_out[24] <= register_value[24].DB_MAX_OUTPUT_PORT_TYPE
reg_out[25] <= register_value[25].DB_MAX_OUTPUT_PORT_TYPE
reg_out[26] <= register_value[26].DB_MAX_OUTPUT_PORT_TYPE
reg_out[27] <= register_value[27].DB_MAX_OUTPUT_PORT_TYPE
reg_out[28] <= register_value[28].DB_MAX_OUTPUT_PORT_TYPE
reg_out[29] <= register_value[29].DB_MAX_OUTPUT_PORT_TYPE
reg_out[30] <= register_value[30].DB_MAX_OUTPUT_PORT_TYPE
reg_out[31] <= register_value[31].DB_MAX_OUTPUT_PORT_TYPE


|fpga_riscv32_minimal|datapath:datapath_0|register_bank:register_bank_0|register32b_falling:reg_x20
clock => register_value[0].CLK
clock => register_value[1].CLK
clock => register_value[2].CLK
clock => register_value[3].CLK
clock => register_value[4].CLK
clock => register_value[5].CLK
clock => register_value[6].CLK
clock => register_value[7].CLK
clock => register_value[8].CLK
clock => register_value[9].CLK
clock => register_value[10].CLK
clock => register_value[11].CLK
clock => register_value[12].CLK
clock => register_value[13].CLK
clock => register_value[14].CLK
clock => register_value[15].CLK
clock => register_value[16].CLK
clock => register_value[17].CLK
clock => register_value[18].CLK
clock => register_value[19].CLK
clock => register_value[20].CLK
clock => register_value[21].CLK
clock => register_value[22].CLK
clock => register_value[23].CLK
clock => register_value[24].CLK
clock => register_value[25].CLK
clock => register_value[26].CLK
clock => register_value[27].CLK
clock => register_value[28].CLK
clock => register_value[29].CLK
clock => register_value[30].CLK
clock => register_value[31].CLK
clear => register_value[0].ACLR
clear => register_value[1].ACLR
clear => register_value[2].ACLR
clear => register_value[3].ACLR
clear => register_value[4].ACLR
clear => register_value[5].ACLR
clear => register_value[6].ACLR
clear => register_value[7].ACLR
clear => register_value[8].ACLR
clear => register_value[9].ACLR
clear => register_value[10].ACLR
clear => register_value[11].ACLR
clear => register_value[12].ACLR
clear => register_value[13].ACLR
clear => register_value[14].ACLR
clear => register_value[15].ACLR
clear => register_value[16].ACLR
clear => register_value[17].ACLR
clear => register_value[18].ACLR
clear => register_value[19].ACLR
clear => register_value[20].ACLR
clear => register_value[21].ACLR
clear => register_value[22].ACLR
clear => register_value[23].ACLR
clear => register_value[24].ACLR
clear => register_value[25].ACLR
clear => register_value[26].ACLR
clear => register_value[27].ACLR
clear => register_value[28].ACLR
clear => register_value[29].ACLR
clear => register_value[30].ACLR
clear => register_value[31].ACLR
load => register_value[31].ENA
load => register_value[30].ENA
load => register_value[29].ENA
load => register_value[28].ENA
load => register_value[27].ENA
load => register_value[26].ENA
load => register_value[25].ENA
load => register_value[24].ENA
load => register_value[23].ENA
load => register_value[22].ENA
load => register_value[21].ENA
load => register_value[20].ENA
load => register_value[19].ENA
load => register_value[18].ENA
load => register_value[17].ENA
load => register_value[16].ENA
load => register_value[15].ENA
load => register_value[14].ENA
load => register_value[13].ENA
load => register_value[12].ENA
load => register_value[11].ENA
load => register_value[10].ENA
load => register_value[9].ENA
load => register_value[8].ENA
load => register_value[7].ENA
load => register_value[6].ENA
load => register_value[5].ENA
load => register_value[4].ENA
load => register_value[3].ENA
load => register_value[2].ENA
load => register_value[1].ENA
load => register_value[0].ENA
reg_in[0] => register_value[0].DATAIN
reg_in[1] => register_value[1].DATAIN
reg_in[2] => register_value[2].DATAIN
reg_in[3] => register_value[3].DATAIN
reg_in[4] => register_value[4].DATAIN
reg_in[5] => register_value[5].DATAIN
reg_in[6] => register_value[6].DATAIN
reg_in[7] => register_value[7].DATAIN
reg_in[8] => register_value[8].DATAIN
reg_in[9] => register_value[9].DATAIN
reg_in[10] => register_value[10].DATAIN
reg_in[11] => register_value[11].DATAIN
reg_in[12] => register_value[12].DATAIN
reg_in[13] => register_value[13].DATAIN
reg_in[14] => register_value[14].DATAIN
reg_in[15] => register_value[15].DATAIN
reg_in[16] => register_value[16].DATAIN
reg_in[17] => register_value[17].DATAIN
reg_in[18] => register_value[18].DATAIN
reg_in[19] => register_value[19].DATAIN
reg_in[20] => register_value[20].DATAIN
reg_in[21] => register_value[21].DATAIN
reg_in[22] => register_value[22].DATAIN
reg_in[23] => register_value[23].DATAIN
reg_in[24] => register_value[24].DATAIN
reg_in[25] => register_value[25].DATAIN
reg_in[26] => register_value[26].DATAIN
reg_in[27] => register_value[27].DATAIN
reg_in[28] => register_value[28].DATAIN
reg_in[29] => register_value[29].DATAIN
reg_in[30] => register_value[30].DATAIN
reg_in[31] => register_value[31].DATAIN
reg_out[0] <= register_value[0].DB_MAX_OUTPUT_PORT_TYPE
reg_out[1] <= register_value[1].DB_MAX_OUTPUT_PORT_TYPE
reg_out[2] <= register_value[2].DB_MAX_OUTPUT_PORT_TYPE
reg_out[3] <= register_value[3].DB_MAX_OUTPUT_PORT_TYPE
reg_out[4] <= register_value[4].DB_MAX_OUTPUT_PORT_TYPE
reg_out[5] <= register_value[5].DB_MAX_OUTPUT_PORT_TYPE
reg_out[6] <= register_value[6].DB_MAX_OUTPUT_PORT_TYPE
reg_out[7] <= register_value[7].DB_MAX_OUTPUT_PORT_TYPE
reg_out[8] <= register_value[8].DB_MAX_OUTPUT_PORT_TYPE
reg_out[9] <= register_value[9].DB_MAX_OUTPUT_PORT_TYPE
reg_out[10] <= register_value[10].DB_MAX_OUTPUT_PORT_TYPE
reg_out[11] <= register_value[11].DB_MAX_OUTPUT_PORT_TYPE
reg_out[12] <= register_value[12].DB_MAX_OUTPUT_PORT_TYPE
reg_out[13] <= register_value[13].DB_MAX_OUTPUT_PORT_TYPE
reg_out[14] <= register_value[14].DB_MAX_OUTPUT_PORT_TYPE
reg_out[15] <= register_value[15].DB_MAX_OUTPUT_PORT_TYPE
reg_out[16] <= register_value[16].DB_MAX_OUTPUT_PORT_TYPE
reg_out[17] <= register_value[17].DB_MAX_OUTPUT_PORT_TYPE
reg_out[18] <= register_value[18].DB_MAX_OUTPUT_PORT_TYPE
reg_out[19] <= register_value[19].DB_MAX_OUTPUT_PORT_TYPE
reg_out[20] <= register_value[20].DB_MAX_OUTPUT_PORT_TYPE
reg_out[21] <= register_value[21].DB_MAX_OUTPUT_PORT_TYPE
reg_out[22] <= register_value[22].DB_MAX_OUTPUT_PORT_TYPE
reg_out[23] <= register_value[23].DB_MAX_OUTPUT_PORT_TYPE
reg_out[24] <= register_value[24].DB_MAX_OUTPUT_PORT_TYPE
reg_out[25] <= register_value[25].DB_MAX_OUTPUT_PORT_TYPE
reg_out[26] <= register_value[26].DB_MAX_OUTPUT_PORT_TYPE
reg_out[27] <= register_value[27].DB_MAX_OUTPUT_PORT_TYPE
reg_out[28] <= register_value[28].DB_MAX_OUTPUT_PORT_TYPE
reg_out[29] <= register_value[29].DB_MAX_OUTPUT_PORT_TYPE
reg_out[30] <= register_value[30].DB_MAX_OUTPUT_PORT_TYPE
reg_out[31] <= register_value[31].DB_MAX_OUTPUT_PORT_TYPE


|fpga_riscv32_minimal|datapath:datapath_0|register_bank:register_bank_0|register32b_falling:reg_x21
clock => register_value[0].CLK
clock => register_value[1].CLK
clock => register_value[2].CLK
clock => register_value[3].CLK
clock => register_value[4].CLK
clock => register_value[5].CLK
clock => register_value[6].CLK
clock => register_value[7].CLK
clock => register_value[8].CLK
clock => register_value[9].CLK
clock => register_value[10].CLK
clock => register_value[11].CLK
clock => register_value[12].CLK
clock => register_value[13].CLK
clock => register_value[14].CLK
clock => register_value[15].CLK
clock => register_value[16].CLK
clock => register_value[17].CLK
clock => register_value[18].CLK
clock => register_value[19].CLK
clock => register_value[20].CLK
clock => register_value[21].CLK
clock => register_value[22].CLK
clock => register_value[23].CLK
clock => register_value[24].CLK
clock => register_value[25].CLK
clock => register_value[26].CLK
clock => register_value[27].CLK
clock => register_value[28].CLK
clock => register_value[29].CLK
clock => register_value[30].CLK
clock => register_value[31].CLK
clear => register_value[0].ACLR
clear => register_value[1].ACLR
clear => register_value[2].ACLR
clear => register_value[3].ACLR
clear => register_value[4].ACLR
clear => register_value[5].ACLR
clear => register_value[6].ACLR
clear => register_value[7].ACLR
clear => register_value[8].ACLR
clear => register_value[9].ACLR
clear => register_value[10].ACLR
clear => register_value[11].ACLR
clear => register_value[12].ACLR
clear => register_value[13].ACLR
clear => register_value[14].ACLR
clear => register_value[15].ACLR
clear => register_value[16].ACLR
clear => register_value[17].ACLR
clear => register_value[18].ACLR
clear => register_value[19].ACLR
clear => register_value[20].ACLR
clear => register_value[21].ACLR
clear => register_value[22].ACLR
clear => register_value[23].ACLR
clear => register_value[24].ACLR
clear => register_value[25].ACLR
clear => register_value[26].ACLR
clear => register_value[27].ACLR
clear => register_value[28].ACLR
clear => register_value[29].ACLR
clear => register_value[30].ACLR
clear => register_value[31].ACLR
load => register_value[31].ENA
load => register_value[30].ENA
load => register_value[29].ENA
load => register_value[28].ENA
load => register_value[27].ENA
load => register_value[26].ENA
load => register_value[25].ENA
load => register_value[24].ENA
load => register_value[23].ENA
load => register_value[22].ENA
load => register_value[21].ENA
load => register_value[20].ENA
load => register_value[19].ENA
load => register_value[18].ENA
load => register_value[17].ENA
load => register_value[16].ENA
load => register_value[15].ENA
load => register_value[14].ENA
load => register_value[13].ENA
load => register_value[12].ENA
load => register_value[11].ENA
load => register_value[10].ENA
load => register_value[9].ENA
load => register_value[8].ENA
load => register_value[7].ENA
load => register_value[6].ENA
load => register_value[5].ENA
load => register_value[4].ENA
load => register_value[3].ENA
load => register_value[2].ENA
load => register_value[1].ENA
load => register_value[0].ENA
reg_in[0] => register_value[0].DATAIN
reg_in[1] => register_value[1].DATAIN
reg_in[2] => register_value[2].DATAIN
reg_in[3] => register_value[3].DATAIN
reg_in[4] => register_value[4].DATAIN
reg_in[5] => register_value[5].DATAIN
reg_in[6] => register_value[6].DATAIN
reg_in[7] => register_value[7].DATAIN
reg_in[8] => register_value[8].DATAIN
reg_in[9] => register_value[9].DATAIN
reg_in[10] => register_value[10].DATAIN
reg_in[11] => register_value[11].DATAIN
reg_in[12] => register_value[12].DATAIN
reg_in[13] => register_value[13].DATAIN
reg_in[14] => register_value[14].DATAIN
reg_in[15] => register_value[15].DATAIN
reg_in[16] => register_value[16].DATAIN
reg_in[17] => register_value[17].DATAIN
reg_in[18] => register_value[18].DATAIN
reg_in[19] => register_value[19].DATAIN
reg_in[20] => register_value[20].DATAIN
reg_in[21] => register_value[21].DATAIN
reg_in[22] => register_value[22].DATAIN
reg_in[23] => register_value[23].DATAIN
reg_in[24] => register_value[24].DATAIN
reg_in[25] => register_value[25].DATAIN
reg_in[26] => register_value[26].DATAIN
reg_in[27] => register_value[27].DATAIN
reg_in[28] => register_value[28].DATAIN
reg_in[29] => register_value[29].DATAIN
reg_in[30] => register_value[30].DATAIN
reg_in[31] => register_value[31].DATAIN
reg_out[0] <= register_value[0].DB_MAX_OUTPUT_PORT_TYPE
reg_out[1] <= register_value[1].DB_MAX_OUTPUT_PORT_TYPE
reg_out[2] <= register_value[2].DB_MAX_OUTPUT_PORT_TYPE
reg_out[3] <= register_value[3].DB_MAX_OUTPUT_PORT_TYPE
reg_out[4] <= register_value[4].DB_MAX_OUTPUT_PORT_TYPE
reg_out[5] <= register_value[5].DB_MAX_OUTPUT_PORT_TYPE
reg_out[6] <= register_value[6].DB_MAX_OUTPUT_PORT_TYPE
reg_out[7] <= register_value[7].DB_MAX_OUTPUT_PORT_TYPE
reg_out[8] <= register_value[8].DB_MAX_OUTPUT_PORT_TYPE
reg_out[9] <= register_value[9].DB_MAX_OUTPUT_PORT_TYPE
reg_out[10] <= register_value[10].DB_MAX_OUTPUT_PORT_TYPE
reg_out[11] <= register_value[11].DB_MAX_OUTPUT_PORT_TYPE
reg_out[12] <= register_value[12].DB_MAX_OUTPUT_PORT_TYPE
reg_out[13] <= register_value[13].DB_MAX_OUTPUT_PORT_TYPE
reg_out[14] <= register_value[14].DB_MAX_OUTPUT_PORT_TYPE
reg_out[15] <= register_value[15].DB_MAX_OUTPUT_PORT_TYPE
reg_out[16] <= register_value[16].DB_MAX_OUTPUT_PORT_TYPE
reg_out[17] <= register_value[17].DB_MAX_OUTPUT_PORT_TYPE
reg_out[18] <= register_value[18].DB_MAX_OUTPUT_PORT_TYPE
reg_out[19] <= register_value[19].DB_MAX_OUTPUT_PORT_TYPE
reg_out[20] <= register_value[20].DB_MAX_OUTPUT_PORT_TYPE
reg_out[21] <= register_value[21].DB_MAX_OUTPUT_PORT_TYPE
reg_out[22] <= register_value[22].DB_MAX_OUTPUT_PORT_TYPE
reg_out[23] <= register_value[23].DB_MAX_OUTPUT_PORT_TYPE
reg_out[24] <= register_value[24].DB_MAX_OUTPUT_PORT_TYPE
reg_out[25] <= register_value[25].DB_MAX_OUTPUT_PORT_TYPE
reg_out[26] <= register_value[26].DB_MAX_OUTPUT_PORT_TYPE
reg_out[27] <= register_value[27].DB_MAX_OUTPUT_PORT_TYPE
reg_out[28] <= register_value[28].DB_MAX_OUTPUT_PORT_TYPE
reg_out[29] <= register_value[29].DB_MAX_OUTPUT_PORT_TYPE
reg_out[30] <= register_value[30].DB_MAX_OUTPUT_PORT_TYPE
reg_out[31] <= register_value[31].DB_MAX_OUTPUT_PORT_TYPE


|fpga_riscv32_minimal|datapath:datapath_0|register_bank:register_bank_0|register32b_falling:reg_x22
clock => register_value[0].CLK
clock => register_value[1].CLK
clock => register_value[2].CLK
clock => register_value[3].CLK
clock => register_value[4].CLK
clock => register_value[5].CLK
clock => register_value[6].CLK
clock => register_value[7].CLK
clock => register_value[8].CLK
clock => register_value[9].CLK
clock => register_value[10].CLK
clock => register_value[11].CLK
clock => register_value[12].CLK
clock => register_value[13].CLK
clock => register_value[14].CLK
clock => register_value[15].CLK
clock => register_value[16].CLK
clock => register_value[17].CLK
clock => register_value[18].CLK
clock => register_value[19].CLK
clock => register_value[20].CLK
clock => register_value[21].CLK
clock => register_value[22].CLK
clock => register_value[23].CLK
clock => register_value[24].CLK
clock => register_value[25].CLK
clock => register_value[26].CLK
clock => register_value[27].CLK
clock => register_value[28].CLK
clock => register_value[29].CLK
clock => register_value[30].CLK
clock => register_value[31].CLK
clear => register_value[0].ACLR
clear => register_value[1].ACLR
clear => register_value[2].ACLR
clear => register_value[3].ACLR
clear => register_value[4].ACLR
clear => register_value[5].ACLR
clear => register_value[6].ACLR
clear => register_value[7].ACLR
clear => register_value[8].ACLR
clear => register_value[9].ACLR
clear => register_value[10].ACLR
clear => register_value[11].ACLR
clear => register_value[12].ACLR
clear => register_value[13].ACLR
clear => register_value[14].ACLR
clear => register_value[15].ACLR
clear => register_value[16].ACLR
clear => register_value[17].ACLR
clear => register_value[18].ACLR
clear => register_value[19].ACLR
clear => register_value[20].ACLR
clear => register_value[21].ACLR
clear => register_value[22].ACLR
clear => register_value[23].ACLR
clear => register_value[24].ACLR
clear => register_value[25].ACLR
clear => register_value[26].ACLR
clear => register_value[27].ACLR
clear => register_value[28].ACLR
clear => register_value[29].ACLR
clear => register_value[30].ACLR
clear => register_value[31].ACLR
load => register_value[31].ENA
load => register_value[30].ENA
load => register_value[29].ENA
load => register_value[28].ENA
load => register_value[27].ENA
load => register_value[26].ENA
load => register_value[25].ENA
load => register_value[24].ENA
load => register_value[23].ENA
load => register_value[22].ENA
load => register_value[21].ENA
load => register_value[20].ENA
load => register_value[19].ENA
load => register_value[18].ENA
load => register_value[17].ENA
load => register_value[16].ENA
load => register_value[15].ENA
load => register_value[14].ENA
load => register_value[13].ENA
load => register_value[12].ENA
load => register_value[11].ENA
load => register_value[10].ENA
load => register_value[9].ENA
load => register_value[8].ENA
load => register_value[7].ENA
load => register_value[6].ENA
load => register_value[5].ENA
load => register_value[4].ENA
load => register_value[3].ENA
load => register_value[2].ENA
load => register_value[1].ENA
load => register_value[0].ENA
reg_in[0] => register_value[0].DATAIN
reg_in[1] => register_value[1].DATAIN
reg_in[2] => register_value[2].DATAIN
reg_in[3] => register_value[3].DATAIN
reg_in[4] => register_value[4].DATAIN
reg_in[5] => register_value[5].DATAIN
reg_in[6] => register_value[6].DATAIN
reg_in[7] => register_value[7].DATAIN
reg_in[8] => register_value[8].DATAIN
reg_in[9] => register_value[9].DATAIN
reg_in[10] => register_value[10].DATAIN
reg_in[11] => register_value[11].DATAIN
reg_in[12] => register_value[12].DATAIN
reg_in[13] => register_value[13].DATAIN
reg_in[14] => register_value[14].DATAIN
reg_in[15] => register_value[15].DATAIN
reg_in[16] => register_value[16].DATAIN
reg_in[17] => register_value[17].DATAIN
reg_in[18] => register_value[18].DATAIN
reg_in[19] => register_value[19].DATAIN
reg_in[20] => register_value[20].DATAIN
reg_in[21] => register_value[21].DATAIN
reg_in[22] => register_value[22].DATAIN
reg_in[23] => register_value[23].DATAIN
reg_in[24] => register_value[24].DATAIN
reg_in[25] => register_value[25].DATAIN
reg_in[26] => register_value[26].DATAIN
reg_in[27] => register_value[27].DATAIN
reg_in[28] => register_value[28].DATAIN
reg_in[29] => register_value[29].DATAIN
reg_in[30] => register_value[30].DATAIN
reg_in[31] => register_value[31].DATAIN
reg_out[0] <= register_value[0].DB_MAX_OUTPUT_PORT_TYPE
reg_out[1] <= register_value[1].DB_MAX_OUTPUT_PORT_TYPE
reg_out[2] <= register_value[2].DB_MAX_OUTPUT_PORT_TYPE
reg_out[3] <= register_value[3].DB_MAX_OUTPUT_PORT_TYPE
reg_out[4] <= register_value[4].DB_MAX_OUTPUT_PORT_TYPE
reg_out[5] <= register_value[5].DB_MAX_OUTPUT_PORT_TYPE
reg_out[6] <= register_value[6].DB_MAX_OUTPUT_PORT_TYPE
reg_out[7] <= register_value[7].DB_MAX_OUTPUT_PORT_TYPE
reg_out[8] <= register_value[8].DB_MAX_OUTPUT_PORT_TYPE
reg_out[9] <= register_value[9].DB_MAX_OUTPUT_PORT_TYPE
reg_out[10] <= register_value[10].DB_MAX_OUTPUT_PORT_TYPE
reg_out[11] <= register_value[11].DB_MAX_OUTPUT_PORT_TYPE
reg_out[12] <= register_value[12].DB_MAX_OUTPUT_PORT_TYPE
reg_out[13] <= register_value[13].DB_MAX_OUTPUT_PORT_TYPE
reg_out[14] <= register_value[14].DB_MAX_OUTPUT_PORT_TYPE
reg_out[15] <= register_value[15].DB_MAX_OUTPUT_PORT_TYPE
reg_out[16] <= register_value[16].DB_MAX_OUTPUT_PORT_TYPE
reg_out[17] <= register_value[17].DB_MAX_OUTPUT_PORT_TYPE
reg_out[18] <= register_value[18].DB_MAX_OUTPUT_PORT_TYPE
reg_out[19] <= register_value[19].DB_MAX_OUTPUT_PORT_TYPE
reg_out[20] <= register_value[20].DB_MAX_OUTPUT_PORT_TYPE
reg_out[21] <= register_value[21].DB_MAX_OUTPUT_PORT_TYPE
reg_out[22] <= register_value[22].DB_MAX_OUTPUT_PORT_TYPE
reg_out[23] <= register_value[23].DB_MAX_OUTPUT_PORT_TYPE
reg_out[24] <= register_value[24].DB_MAX_OUTPUT_PORT_TYPE
reg_out[25] <= register_value[25].DB_MAX_OUTPUT_PORT_TYPE
reg_out[26] <= register_value[26].DB_MAX_OUTPUT_PORT_TYPE
reg_out[27] <= register_value[27].DB_MAX_OUTPUT_PORT_TYPE
reg_out[28] <= register_value[28].DB_MAX_OUTPUT_PORT_TYPE
reg_out[29] <= register_value[29].DB_MAX_OUTPUT_PORT_TYPE
reg_out[30] <= register_value[30].DB_MAX_OUTPUT_PORT_TYPE
reg_out[31] <= register_value[31].DB_MAX_OUTPUT_PORT_TYPE


|fpga_riscv32_minimal|datapath:datapath_0|register_bank:register_bank_0|register32b_falling:reg_x23
clock => register_value[0].CLK
clock => register_value[1].CLK
clock => register_value[2].CLK
clock => register_value[3].CLK
clock => register_value[4].CLK
clock => register_value[5].CLK
clock => register_value[6].CLK
clock => register_value[7].CLK
clock => register_value[8].CLK
clock => register_value[9].CLK
clock => register_value[10].CLK
clock => register_value[11].CLK
clock => register_value[12].CLK
clock => register_value[13].CLK
clock => register_value[14].CLK
clock => register_value[15].CLK
clock => register_value[16].CLK
clock => register_value[17].CLK
clock => register_value[18].CLK
clock => register_value[19].CLK
clock => register_value[20].CLK
clock => register_value[21].CLK
clock => register_value[22].CLK
clock => register_value[23].CLK
clock => register_value[24].CLK
clock => register_value[25].CLK
clock => register_value[26].CLK
clock => register_value[27].CLK
clock => register_value[28].CLK
clock => register_value[29].CLK
clock => register_value[30].CLK
clock => register_value[31].CLK
clear => register_value[0].ACLR
clear => register_value[1].ACLR
clear => register_value[2].ACLR
clear => register_value[3].ACLR
clear => register_value[4].ACLR
clear => register_value[5].ACLR
clear => register_value[6].ACLR
clear => register_value[7].ACLR
clear => register_value[8].ACLR
clear => register_value[9].ACLR
clear => register_value[10].ACLR
clear => register_value[11].ACLR
clear => register_value[12].ACLR
clear => register_value[13].ACLR
clear => register_value[14].ACLR
clear => register_value[15].ACLR
clear => register_value[16].ACLR
clear => register_value[17].ACLR
clear => register_value[18].ACLR
clear => register_value[19].ACLR
clear => register_value[20].ACLR
clear => register_value[21].ACLR
clear => register_value[22].ACLR
clear => register_value[23].ACLR
clear => register_value[24].ACLR
clear => register_value[25].ACLR
clear => register_value[26].ACLR
clear => register_value[27].ACLR
clear => register_value[28].ACLR
clear => register_value[29].ACLR
clear => register_value[30].ACLR
clear => register_value[31].ACLR
load => register_value[31].ENA
load => register_value[30].ENA
load => register_value[29].ENA
load => register_value[28].ENA
load => register_value[27].ENA
load => register_value[26].ENA
load => register_value[25].ENA
load => register_value[24].ENA
load => register_value[23].ENA
load => register_value[22].ENA
load => register_value[21].ENA
load => register_value[20].ENA
load => register_value[19].ENA
load => register_value[18].ENA
load => register_value[17].ENA
load => register_value[16].ENA
load => register_value[15].ENA
load => register_value[14].ENA
load => register_value[13].ENA
load => register_value[12].ENA
load => register_value[11].ENA
load => register_value[10].ENA
load => register_value[9].ENA
load => register_value[8].ENA
load => register_value[7].ENA
load => register_value[6].ENA
load => register_value[5].ENA
load => register_value[4].ENA
load => register_value[3].ENA
load => register_value[2].ENA
load => register_value[1].ENA
load => register_value[0].ENA
reg_in[0] => register_value[0].DATAIN
reg_in[1] => register_value[1].DATAIN
reg_in[2] => register_value[2].DATAIN
reg_in[3] => register_value[3].DATAIN
reg_in[4] => register_value[4].DATAIN
reg_in[5] => register_value[5].DATAIN
reg_in[6] => register_value[6].DATAIN
reg_in[7] => register_value[7].DATAIN
reg_in[8] => register_value[8].DATAIN
reg_in[9] => register_value[9].DATAIN
reg_in[10] => register_value[10].DATAIN
reg_in[11] => register_value[11].DATAIN
reg_in[12] => register_value[12].DATAIN
reg_in[13] => register_value[13].DATAIN
reg_in[14] => register_value[14].DATAIN
reg_in[15] => register_value[15].DATAIN
reg_in[16] => register_value[16].DATAIN
reg_in[17] => register_value[17].DATAIN
reg_in[18] => register_value[18].DATAIN
reg_in[19] => register_value[19].DATAIN
reg_in[20] => register_value[20].DATAIN
reg_in[21] => register_value[21].DATAIN
reg_in[22] => register_value[22].DATAIN
reg_in[23] => register_value[23].DATAIN
reg_in[24] => register_value[24].DATAIN
reg_in[25] => register_value[25].DATAIN
reg_in[26] => register_value[26].DATAIN
reg_in[27] => register_value[27].DATAIN
reg_in[28] => register_value[28].DATAIN
reg_in[29] => register_value[29].DATAIN
reg_in[30] => register_value[30].DATAIN
reg_in[31] => register_value[31].DATAIN
reg_out[0] <= register_value[0].DB_MAX_OUTPUT_PORT_TYPE
reg_out[1] <= register_value[1].DB_MAX_OUTPUT_PORT_TYPE
reg_out[2] <= register_value[2].DB_MAX_OUTPUT_PORT_TYPE
reg_out[3] <= register_value[3].DB_MAX_OUTPUT_PORT_TYPE
reg_out[4] <= register_value[4].DB_MAX_OUTPUT_PORT_TYPE
reg_out[5] <= register_value[5].DB_MAX_OUTPUT_PORT_TYPE
reg_out[6] <= register_value[6].DB_MAX_OUTPUT_PORT_TYPE
reg_out[7] <= register_value[7].DB_MAX_OUTPUT_PORT_TYPE
reg_out[8] <= register_value[8].DB_MAX_OUTPUT_PORT_TYPE
reg_out[9] <= register_value[9].DB_MAX_OUTPUT_PORT_TYPE
reg_out[10] <= register_value[10].DB_MAX_OUTPUT_PORT_TYPE
reg_out[11] <= register_value[11].DB_MAX_OUTPUT_PORT_TYPE
reg_out[12] <= register_value[12].DB_MAX_OUTPUT_PORT_TYPE
reg_out[13] <= register_value[13].DB_MAX_OUTPUT_PORT_TYPE
reg_out[14] <= register_value[14].DB_MAX_OUTPUT_PORT_TYPE
reg_out[15] <= register_value[15].DB_MAX_OUTPUT_PORT_TYPE
reg_out[16] <= register_value[16].DB_MAX_OUTPUT_PORT_TYPE
reg_out[17] <= register_value[17].DB_MAX_OUTPUT_PORT_TYPE
reg_out[18] <= register_value[18].DB_MAX_OUTPUT_PORT_TYPE
reg_out[19] <= register_value[19].DB_MAX_OUTPUT_PORT_TYPE
reg_out[20] <= register_value[20].DB_MAX_OUTPUT_PORT_TYPE
reg_out[21] <= register_value[21].DB_MAX_OUTPUT_PORT_TYPE
reg_out[22] <= register_value[22].DB_MAX_OUTPUT_PORT_TYPE
reg_out[23] <= register_value[23].DB_MAX_OUTPUT_PORT_TYPE
reg_out[24] <= register_value[24].DB_MAX_OUTPUT_PORT_TYPE
reg_out[25] <= register_value[25].DB_MAX_OUTPUT_PORT_TYPE
reg_out[26] <= register_value[26].DB_MAX_OUTPUT_PORT_TYPE
reg_out[27] <= register_value[27].DB_MAX_OUTPUT_PORT_TYPE
reg_out[28] <= register_value[28].DB_MAX_OUTPUT_PORT_TYPE
reg_out[29] <= register_value[29].DB_MAX_OUTPUT_PORT_TYPE
reg_out[30] <= register_value[30].DB_MAX_OUTPUT_PORT_TYPE
reg_out[31] <= register_value[31].DB_MAX_OUTPUT_PORT_TYPE


|fpga_riscv32_minimal|datapath:datapath_0|register_bank:register_bank_0|register32b_falling:reg_x24
clock => register_value[0].CLK
clock => register_value[1].CLK
clock => register_value[2].CLK
clock => register_value[3].CLK
clock => register_value[4].CLK
clock => register_value[5].CLK
clock => register_value[6].CLK
clock => register_value[7].CLK
clock => register_value[8].CLK
clock => register_value[9].CLK
clock => register_value[10].CLK
clock => register_value[11].CLK
clock => register_value[12].CLK
clock => register_value[13].CLK
clock => register_value[14].CLK
clock => register_value[15].CLK
clock => register_value[16].CLK
clock => register_value[17].CLK
clock => register_value[18].CLK
clock => register_value[19].CLK
clock => register_value[20].CLK
clock => register_value[21].CLK
clock => register_value[22].CLK
clock => register_value[23].CLK
clock => register_value[24].CLK
clock => register_value[25].CLK
clock => register_value[26].CLK
clock => register_value[27].CLK
clock => register_value[28].CLK
clock => register_value[29].CLK
clock => register_value[30].CLK
clock => register_value[31].CLK
clear => register_value[0].ACLR
clear => register_value[1].ACLR
clear => register_value[2].ACLR
clear => register_value[3].ACLR
clear => register_value[4].ACLR
clear => register_value[5].ACLR
clear => register_value[6].ACLR
clear => register_value[7].ACLR
clear => register_value[8].ACLR
clear => register_value[9].ACLR
clear => register_value[10].ACLR
clear => register_value[11].ACLR
clear => register_value[12].ACLR
clear => register_value[13].ACLR
clear => register_value[14].ACLR
clear => register_value[15].ACLR
clear => register_value[16].ACLR
clear => register_value[17].ACLR
clear => register_value[18].ACLR
clear => register_value[19].ACLR
clear => register_value[20].ACLR
clear => register_value[21].ACLR
clear => register_value[22].ACLR
clear => register_value[23].ACLR
clear => register_value[24].ACLR
clear => register_value[25].ACLR
clear => register_value[26].ACLR
clear => register_value[27].ACLR
clear => register_value[28].ACLR
clear => register_value[29].ACLR
clear => register_value[30].ACLR
clear => register_value[31].ACLR
load => register_value[31].ENA
load => register_value[30].ENA
load => register_value[29].ENA
load => register_value[28].ENA
load => register_value[27].ENA
load => register_value[26].ENA
load => register_value[25].ENA
load => register_value[24].ENA
load => register_value[23].ENA
load => register_value[22].ENA
load => register_value[21].ENA
load => register_value[20].ENA
load => register_value[19].ENA
load => register_value[18].ENA
load => register_value[17].ENA
load => register_value[16].ENA
load => register_value[15].ENA
load => register_value[14].ENA
load => register_value[13].ENA
load => register_value[12].ENA
load => register_value[11].ENA
load => register_value[10].ENA
load => register_value[9].ENA
load => register_value[8].ENA
load => register_value[7].ENA
load => register_value[6].ENA
load => register_value[5].ENA
load => register_value[4].ENA
load => register_value[3].ENA
load => register_value[2].ENA
load => register_value[1].ENA
load => register_value[0].ENA
reg_in[0] => register_value[0].DATAIN
reg_in[1] => register_value[1].DATAIN
reg_in[2] => register_value[2].DATAIN
reg_in[3] => register_value[3].DATAIN
reg_in[4] => register_value[4].DATAIN
reg_in[5] => register_value[5].DATAIN
reg_in[6] => register_value[6].DATAIN
reg_in[7] => register_value[7].DATAIN
reg_in[8] => register_value[8].DATAIN
reg_in[9] => register_value[9].DATAIN
reg_in[10] => register_value[10].DATAIN
reg_in[11] => register_value[11].DATAIN
reg_in[12] => register_value[12].DATAIN
reg_in[13] => register_value[13].DATAIN
reg_in[14] => register_value[14].DATAIN
reg_in[15] => register_value[15].DATAIN
reg_in[16] => register_value[16].DATAIN
reg_in[17] => register_value[17].DATAIN
reg_in[18] => register_value[18].DATAIN
reg_in[19] => register_value[19].DATAIN
reg_in[20] => register_value[20].DATAIN
reg_in[21] => register_value[21].DATAIN
reg_in[22] => register_value[22].DATAIN
reg_in[23] => register_value[23].DATAIN
reg_in[24] => register_value[24].DATAIN
reg_in[25] => register_value[25].DATAIN
reg_in[26] => register_value[26].DATAIN
reg_in[27] => register_value[27].DATAIN
reg_in[28] => register_value[28].DATAIN
reg_in[29] => register_value[29].DATAIN
reg_in[30] => register_value[30].DATAIN
reg_in[31] => register_value[31].DATAIN
reg_out[0] <= register_value[0].DB_MAX_OUTPUT_PORT_TYPE
reg_out[1] <= register_value[1].DB_MAX_OUTPUT_PORT_TYPE
reg_out[2] <= register_value[2].DB_MAX_OUTPUT_PORT_TYPE
reg_out[3] <= register_value[3].DB_MAX_OUTPUT_PORT_TYPE
reg_out[4] <= register_value[4].DB_MAX_OUTPUT_PORT_TYPE
reg_out[5] <= register_value[5].DB_MAX_OUTPUT_PORT_TYPE
reg_out[6] <= register_value[6].DB_MAX_OUTPUT_PORT_TYPE
reg_out[7] <= register_value[7].DB_MAX_OUTPUT_PORT_TYPE
reg_out[8] <= register_value[8].DB_MAX_OUTPUT_PORT_TYPE
reg_out[9] <= register_value[9].DB_MAX_OUTPUT_PORT_TYPE
reg_out[10] <= register_value[10].DB_MAX_OUTPUT_PORT_TYPE
reg_out[11] <= register_value[11].DB_MAX_OUTPUT_PORT_TYPE
reg_out[12] <= register_value[12].DB_MAX_OUTPUT_PORT_TYPE
reg_out[13] <= register_value[13].DB_MAX_OUTPUT_PORT_TYPE
reg_out[14] <= register_value[14].DB_MAX_OUTPUT_PORT_TYPE
reg_out[15] <= register_value[15].DB_MAX_OUTPUT_PORT_TYPE
reg_out[16] <= register_value[16].DB_MAX_OUTPUT_PORT_TYPE
reg_out[17] <= register_value[17].DB_MAX_OUTPUT_PORT_TYPE
reg_out[18] <= register_value[18].DB_MAX_OUTPUT_PORT_TYPE
reg_out[19] <= register_value[19].DB_MAX_OUTPUT_PORT_TYPE
reg_out[20] <= register_value[20].DB_MAX_OUTPUT_PORT_TYPE
reg_out[21] <= register_value[21].DB_MAX_OUTPUT_PORT_TYPE
reg_out[22] <= register_value[22].DB_MAX_OUTPUT_PORT_TYPE
reg_out[23] <= register_value[23].DB_MAX_OUTPUT_PORT_TYPE
reg_out[24] <= register_value[24].DB_MAX_OUTPUT_PORT_TYPE
reg_out[25] <= register_value[25].DB_MAX_OUTPUT_PORT_TYPE
reg_out[26] <= register_value[26].DB_MAX_OUTPUT_PORT_TYPE
reg_out[27] <= register_value[27].DB_MAX_OUTPUT_PORT_TYPE
reg_out[28] <= register_value[28].DB_MAX_OUTPUT_PORT_TYPE
reg_out[29] <= register_value[29].DB_MAX_OUTPUT_PORT_TYPE
reg_out[30] <= register_value[30].DB_MAX_OUTPUT_PORT_TYPE
reg_out[31] <= register_value[31].DB_MAX_OUTPUT_PORT_TYPE


|fpga_riscv32_minimal|datapath:datapath_0|register_bank:register_bank_0|register32b_falling:reg_x25
clock => register_value[0].CLK
clock => register_value[1].CLK
clock => register_value[2].CLK
clock => register_value[3].CLK
clock => register_value[4].CLK
clock => register_value[5].CLK
clock => register_value[6].CLK
clock => register_value[7].CLK
clock => register_value[8].CLK
clock => register_value[9].CLK
clock => register_value[10].CLK
clock => register_value[11].CLK
clock => register_value[12].CLK
clock => register_value[13].CLK
clock => register_value[14].CLK
clock => register_value[15].CLK
clock => register_value[16].CLK
clock => register_value[17].CLK
clock => register_value[18].CLK
clock => register_value[19].CLK
clock => register_value[20].CLK
clock => register_value[21].CLK
clock => register_value[22].CLK
clock => register_value[23].CLK
clock => register_value[24].CLK
clock => register_value[25].CLK
clock => register_value[26].CLK
clock => register_value[27].CLK
clock => register_value[28].CLK
clock => register_value[29].CLK
clock => register_value[30].CLK
clock => register_value[31].CLK
clear => register_value[0].ACLR
clear => register_value[1].ACLR
clear => register_value[2].ACLR
clear => register_value[3].ACLR
clear => register_value[4].ACLR
clear => register_value[5].ACLR
clear => register_value[6].ACLR
clear => register_value[7].ACLR
clear => register_value[8].ACLR
clear => register_value[9].ACLR
clear => register_value[10].ACLR
clear => register_value[11].ACLR
clear => register_value[12].ACLR
clear => register_value[13].ACLR
clear => register_value[14].ACLR
clear => register_value[15].ACLR
clear => register_value[16].ACLR
clear => register_value[17].ACLR
clear => register_value[18].ACLR
clear => register_value[19].ACLR
clear => register_value[20].ACLR
clear => register_value[21].ACLR
clear => register_value[22].ACLR
clear => register_value[23].ACLR
clear => register_value[24].ACLR
clear => register_value[25].ACLR
clear => register_value[26].ACLR
clear => register_value[27].ACLR
clear => register_value[28].ACLR
clear => register_value[29].ACLR
clear => register_value[30].ACLR
clear => register_value[31].ACLR
load => register_value[31].ENA
load => register_value[30].ENA
load => register_value[29].ENA
load => register_value[28].ENA
load => register_value[27].ENA
load => register_value[26].ENA
load => register_value[25].ENA
load => register_value[24].ENA
load => register_value[23].ENA
load => register_value[22].ENA
load => register_value[21].ENA
load => register_value[20].ENA
load => register_value[19].ENA
load => register_value[18].ENA
load => register_value[17].ENA
load => register_value[16].ENA
load => register_value[15].ENA
load => register_value[14].ENA
load => register_value[13].ENA
load => register_value[12].ENA
load => register_value[11].ENA
load => register_value[10].ENA
load => register_value[9].ENA
load => register_value[8].ENA
load => register_value[7].ENA
load => register_value[6].ENA
load => register_value[5].ENA
load => register_value[4].ENA
load => register_value[3].ENA
load => register_value[2].ENA
load => register_value[1].ENA
load => register_value[0].ENA
reg_in[0] => register_value[0].DATAIN
reg_in[1] => register_value[1].DATAIN
reg_in[2] => register_value[2].DATAIN
reg_in[3] => register_value[3].DATAIN
reg_in[4] => register_value[4].DATAIN
reg_in[5] => register_value[5].DATAIN
reg_in[6] => register_value[6].DATAIN
reg_in[7] => register_value[7].DATAIN
reg_in[8] => register_value[8].DATAIN
reg_in[9] => register_value[9].DATAIN
reg_in[10] => register_value[10].DATAIN
reg_in[11] => register_value[11].DATAIN
reg_in[12] => register_value[12].DATAIN
reg_in[13] => register_value[13].DATAIN
reg_in[14] => register_value[14].DATAIN
reg_in[15] => register_value[15].DATAIN
reg_in[16] => register_value[16].DATAIN
reg_in[17] => register_value[17].DATAIN
reg_in[18] => register_value[18].DATAIN
reg_in[19] => register_value[19].DATAIN
reg_in[20] => register_value[20].DATAIN
reg_in[21] => register_value[21].DATAIN
reg_in[22] => register_value[22].DATAIN
reg_in[23] => register_value[23].DATAIN
reg_in[24] => register_value[24].DATAIN
reg_in[25] => register_value[25].DATAIN
reg_in[26] => register_value[26].DATAIN
reg_in[27] => register_value[27].DATAIN
reg_in[28] => register_value[28].DATAIN
reg_in[29] => register_value[29].DATAIN
reg_in[30] => register_value[30].DATAIN
reg_in[31] => register_value[31].DATAIN
reg_out[0] <= register_value[0].DB_MAX_OUTPUT_PORT_TYPE
reg_out[1] <= register_value[1].DB_MAX_OUTPUT_PORT_TYPE
reg_out[2] <= register_value[2].DB_MAX_OUTPUT_PORT_TYPE
reg_out[3] <= register_value[3].DB_MAX_OUTPUT_PORT_TYPE
reg_out[4] <= register_value[4].DB_MAX_OUTPUT_PORT_TYPE
reg_out[5] <= register_value[5].DB_MAX_OUTPUT_PORT_TYPE
reg_out[6] <= register_value[6].DB_MAX_OUTPUT_PORT_TYPE
reg_out[7] <= register_value[7].DB_MAX_OUTPUT_PORT_TYPE
reg_out[8] <= register_value[8].DB_MAX_OUTPUT_PORT_TYPE
reg_out[9] <= register_value[9].DB_MAX_OUTPUT_PORT_TYPE
reg_out[10] <= register_value[10].DB_MAX_OUTPUT_PORT_TYPE
reg_out[11] <= register_value[11].DB_MAX_OUTPUT_PORT_TYPE
reg_out[12] <= register_value[12].DB_MAX_OUTPUT_PORT_TYPE
reg_out[13] <= register_value[13].DB_MAX_OUTPUT_PORT_TYPE
reg_out[14] <= register_value[14].DB_MAX_OUTPUT_PORT_TYPE
reg_out[15] <= register_value[15].DB_MAX_OUTPUT_PORT_TYPE
reg_out[16] <= register_value[16].DB_MAX_OUTPUT_PORT_TYPE
reg_out[17] <= register_value[17].DB_MAX_OUTPUT_PORT_TYPE
reg_out[18] <= register_value[18].DB_MAX_OUTPUT_PORT_TYPE
reg_out[19] <= register_value[19].DB_MAX_OUTPUT_PORT_TYPE
reg_out[20] <= register_value[20].DB_MAX_OUTPUT_PORT_TYPE
reg_out[21] <= register_value[21].DB_MAX_OUTPUT_PORT_TYPE
reg_out[22] <= register_value[22].DB_MAX_OUTPUT_PORT_TYPE
reg_out[23] <= register_value[23].DB_MAX_OUTPUT_PORT_TYPE
reg_out[24] <= register_value[24].DB_MAX_OUTPUT_PORT_TYPE
reg_out[25] <= register_value[25].DB_MAX_OUTPUT_PORT_TYPE
reg_out[26] <= register_value[26].DB_MAX_OUTPUT_PORT_TYPE
reg_out[27] <= register_value[27].DB_MAX_OUTPUT_PORT_TYPE
reg_out[28] <= register_value[28].DB_MAX_OUTPUT_PORT_TYPE
reg_out[29] <= register_value[29].DB_MAX_OUTPUT_PORT_TYPE
reg_out[30] <= register_value[30].DB_MAX_OUTPUT_PORT_TYPE
reg_out[31] <= register_value[31].DB_MAX_OUTPUT_PORT_TYPE


|fpga_riscv32_minimal|datapath:datapath_0|register_bank:register_bank_0|register32b_falling:reg_x26
clock => register_value[0].CLK
clock => register_value[1].CLK
clock => register_value[2].CLK
clock => register_value[3].CLK
clock => register_value[4].CLK
clock => register_value[5].CLK
clock => register_value[6].CLK
clock => register_value[7].CLK
clock => register_value[8].CLK
clock => register_value[9].CLK
clock => register_value[10].CLK
clock => register_value[11].CLK
clock => register_value[12].CLK
clock => register_value[13].CLK
clock => register_value[14].CLK
clock => register_value[15].CLK
clock => register_value[16].CLK
clock => register_value[17].CLK
clock => register_value[18].CLK
clock => register_value[19].CLK
clock => register_value[20].CLK
clock => register_value[21].CLK
clock => register_value[22].CLK
clock => register_value[23].CLK
clock => register_value[24].CLK
clock => register_value[25].CLK
clock => register_value[26].CLK
clock => register_value[27].CLK
clock => register_value[28].CLK
clock => register_value[29].CLK
clock => register_value[30].CLK
clock => register_value[31].CLK
clear => register_value[0].ACLR
clear => register_value[1].ACLR
clear => register_value[2].ACLR
clear => register_value[3].ACLR
clear => register_value[4].ACLR
clear => register_value[5].ACLR
clear => register_value[6].ACLR
clear => register_value[7].ACLR
clear => register_value[8].ACLR
clear => register_value[9].ACLR
clear => register_value[10].ACLR
clear => register_value[11].ACLR
clear => register_value[12].ACLR
clear => register_value[13].ACLR
clear => register_value[14].ACLR
clear => register_value[15].ACLR
clear => register_value[16].ACLR
clear => register_value[17].ACLR
clear => register_value[18].ACLR
clear => register_value[19].ACLR
clear => register_value[20].ACLR
clear => register_value[21].ACLR
clear => register_value[22].ACLR
clear => register_value[23].ACLR
clear => register_value[24].ACLR
clear => register_value[25].ACLR
clear => register_value[26].ACLR
clear => register_value[27].ACLR
clear => register_value[28].ACLR
clear => register_value[29].ACLR
clear => register_value[30].ACLR
clear => register_value[31].ACLR
load => register_value[31].ENA
load => register_value[30].ENA
load => register_value[29].ENA
load => register_value[28].ENA
load => register_value[27].ENA
load => register_value[26].ENA
load => register_value[25].ENA
load => register_value[24].ENA
load => register_value[23].ENA
load => register_value[22].ENA
load => register_value[21].ENA
load => register_value[20].ENA
load => register_value[19].ENA
load => register_value[18].ENA
load => register_value[17].ENA
load => register_value[16].ENA
load => register_value[15].ENA
load => register_value[14].ENA
load => register_value[13].ENA
load => register_value[12].ENA
load => register_value[11].ENA
load => register_value[10].ENA
load => register_value[9].ENA
load => register_value[8].ENA
load => register_value[7].ENA
load => register_value[6].ENA
load => register_value[5].ENA
load => register_value[4].ENA
load => register_value[3].ENA
load => register_value[2].ENA
load => register_value[1].ENA
load => register_value[0].ENA
reg_in[0] => register_value[0].DATAIN
reg_in[1] => register_value[1].DATAIN
reg_in[2] => register_value[2].DATAIN
reg_in[3] => register_value[3].DATAIN
reg_in[4] => register_value[4].DATAIN
reg_in[5] => register_value[5].DATAIN
reg_in[6] => register_value[6].DATAIN
reg_in[7] => register_value[7].DATAIN
reg_in[8] => register_value[8].DATAIN
reg_in[9] => register_value[9].DATAIN
reg_in[10] => register_value[10].DATAIN
reg_in[11] => register_value[11].DATAIN
reg_in[12] => register_value[12].DATAIN
reg_in[13] => register_value[13].DATAIN
reg_in[14] => register_value[14].DATAIN
reg_in[15] => register_value[15].DATAIN
reg_in[16] => register_value[16].DATAIN
reg_in[17] => register_value[17].DATAIN
reg_in[18] => register_value[18].DATAIN
reg_in[19] => register_value[19].DATAIN
reg_in[20] => register_value[20].DATAIN
reg_in[21] => register_value[21].DATAIN
reg_in[22] => register_value[22].DATAIN
reg_in[23] => register_value[23].DATAIN
reg_in[24] => register_value[24].DATAIN
reg_in[25] => register_value[25].DATAIN
reg_in[26] => register_value[26].DATAIN
reg_in[27] => register_value[27].DATAIN
reg_in[28] => register_value[28].DATAIN
reg_in[29] => register_value[29].DATAIN
reg_in[30] => register_value[30].DATAIN
reg_in[31] => register_value[31].DATAIN
reg_out[0] <= register_value[0].DB_MAX_OUTPUT_PORT_TYPE
reg_out[1] <= register_value[1].DB_MAX_OUTPUT_PORT_TYPE
reg_out[2] <= register_value[2].DB_MAX_OUTPUT_PORT_TYPE
reg_out[3] <= register_value[3].DB_MAX_OUTPUT_PORT_TYPE
reg_out[4] <= register_value[4].DB_MAX_OUTPUT_PORT_TYPE
reg_out[5] <= register_value[5].DB_MAX_OUTPUT_PORT_TYPE
reg_out[6] <= register_value[6].DB_MAX_OUTPUT_PORT_TYPE
reg_out[7] <= register_value[7].DB_MAX_OUTPUT_PORT_TYPE
reg_out[8] <= register_value[8].DB_MAX_OUTPUT_PORT_TYPE
reg_out[9] <= register_value[9].DB_MAX_OUTPUT_PORT_TYPE
reg_out[10] <= register_value[10].DB_MAX_OUTPUT_PORT_TYPE
reg_out[11] <= register_value[11].DB_MAX_OUTPUT_PORT_TYPE
reg_out[12] <= register_value[12].DB_MAX_OUTPUT_PORT_TYPE
reg_out[13] <= register_value[13].DB_MAX_OUTPUT_PORT_TYPE
reg_out[14] <= register_value[14].DB_MAX_OUTPUT_PORT_TYPE
reg_out[15] <= register_value[15].DB_MAX_OUTPUT_PORT_TYPE
reg_out[16] <= register_value[16].DB_MAX_OUTPUT_PORT_TYPE
reg_out[17] <= register_value[17].DB_MAX_OUTPUT_PORT_TYPE
reg_out[18] <= register_value[18].DB_MAX_OUTPUT_PORT_TYPE
reg_out[19] <= register_value[19].DB_MAX_OUTPUT_PORT_TYPE
reg_out[20] <= register_value[20].DB_MAX_OUTPUT_PORT_TYPE
reg_out[21] <= register_value[21].DB_MAX_OUTPUT_PORT_TYPE
reg_out[22] <= register_value[22].DB_MAX_OUTPUT_PORT_TYPE
reg_out[23] <= register_value[23].DB_MAX_OUTPUT_PORT_TYPE
reg_out[24] <= register_value[24].DB_MAX_OUTPUT_PORT_TYPE
reg_out[25] <= register_value[25].DB_MAX_OUTPUT_PORT_TYPE
reg_out[26] <= register_value[26].DB_MAX_OUTPUT_PORT_TYPE
reg_out[27] <= register_value[27].DB_MAX_OUTPUT_PORT_TYPE
reg_out[28] <= register_value[28].DB_MAX_OUTPUT_PORT_TYPE
reg_out[29] <= register_value[29].DB_MAX_OUTPUT_PORT_TYPE
reg_out[30] <= register_value[30].DB_MAX_OUTPUT_PORT_TYPE
reg_out[31] <= register_value[31].DB_MAX_OUTPUT_PORT_TYPE


|fpga_riscv32_minimal|datapath:datapath_0|register_bank:register_bank_0|register32b_falling:reg_x27
clock => register_value[0].CLK
clock => register_value[1].CLK
clock => register_value[2].CLK
clock => register_value[3].CLK
clock => register_value[4].CLK
clock => register_value[5].CLK
clock => register_value[6].CLK
clock => register_value[7].CLK
clock => register_value[8].CLK
clock => register_value[9].CLK
clock => register_value[10].CLK
clock => register_value[11].CLK
clock => register_value[12].CLK
clock => register_value[13].CLK
clock => register_value[14].CLK
clock => register_value[15].CLK
clock => register_value[16].CLK
clock => register_value[17].CLK
clock => register_value[18].CLK
clock => register_value[19].CLK
clock => register_value[20].CLK
clock => register_value[21].CLK
clock => register_value[22].CLK
clock => register_value[23].CLK
clock => register_value[24].CLK
clock => register_value[25].CLK
clock => register_value[26].CLK
clock => register_value[27].CLK
clock => register_value[28].CLK
clock => register_value[29].CLK
clock => register_value[30].CLK
clock => register_value[31].CLK
clear => register_value[0].ACLR
clear => register_value[1].ACLR
clear => register_value[2].ACLR
clear => register_value[3].ACLR
clear => register_value[4].ACLR
clear => register_value[5].ACLR
clear => register_value[6].ACLR
clear => register_value[7].ACLR
clear => register_value[8].ACLR
clear => register_value[9].ACLR
clear => register_value[10].ACLR
clear => register_value[11].ACLR
clear => register_value[12].ACLR
clear => register_value[13].ACLR
clear => register_value[14].ACLR
clear => register_value[15].ACLR
clear => register_value[16].ACLR
clear => register_value[17].ACLR
clear => register_value[18].ACLR
clear => register_value[19].ACLR
clear => register_value[20].ACLR
clear => register_value[21].ACLR
clear => register_value[22].ACLR
clear => register_value[23].ACLR
clear => register_value[24].ACLR
clear => register_value[25].ACLR
clear => register_value[26].ACLR
clear => register_value[27].ACLR
clear => register_value[28].ACLR
clear => register_value[29].ACLR
clear => register_value[30].ACLR
clear => register_value[31].ACLR
load => register_value[31].ENA
load => register_value[30].ENA
load => register_value[29].ENA
load => register_value[28].ENA
load => register_value[27].ENA
load => register_value[26].ENA
load => register_value[25].ENA
load => register_value[24].ENA
load => register_value[23].ENA
load => register_value[22].ENA
load => register_value[21].ENA
load => register_value[20].ENA
load => register_value[19].ENA
load => register_value[18].ENA
load => register_value[17].ENA
load => register_value[16].ENA
load => register_value[15].ENA
load => register_value[14].ENA
load => register_value[13].ENA
load => register_value[12].ENA
load => register_value[11].ENA
load => register_value[10].ENA
load => register_value[9].ENA
load => register_value[8].ENA
load => register_value[7].ENA
load => register_value[6].ENA
load => register_value[5].ENA
load => register_value[4].ENA
load => register_value[3].ENA
load => register_value[2].ENA
load => register_value[1].ENA
load => register_value[0].ENA
reg_in[0] => register_value[0].DATAIN
reg_in[1] => register_value[1].DATAIN
reg_in[2] => register_value[2].DATAIN
reg_in[3] => register_value[3].DATAIN
reg_in[4] => register_value[4].DATAIN
reg_in[5] => register_value[5].DATAIN
reg_in[6] => register_value[6].DATAIN
reg_in[7] => register_value[7].DATAIN
reg_in[8] => register_value[8].DATAIN
reg_in[9] => register_value[9].DATAIN
reg_in[10] => register_value[10].DATAIN
reg_in[11] => register_value[11].DATAIN
reg_in[12] => register_value[12].DATAIN
reg_in[13] => register_value[13].DATAIN
reg_in[14] => register_value[14].DATAIN
reg_in[15] => register_value[15].DATAIN
reg_in[16] => register_value[16].DATAIN
reg_in[17] => register_value[17].DATAIN
reg_in[18] => register_value[18].DATAIN
reg_in[19] => register_value[19].DATAIN
reg_in[20] => register_value[20].DATAIN
reg_in[21] => register_value[21].DATAIN
reg_in[22] => register_value[22].DATAIN
reg_in[23] => register_value[23].DATAIN
reg_in[24] => register_value[24].DATAIN
reg_in[25] => register_value[25].DATAIN
reg_in[26] => register_value[26].DATAIN
reg_in[27] => register_value[27].DATAIN
reg_in[28] => register_value[28].DATAIN
reg_in[29] => register_value[29].DATAIN
reg_in[30] => register_value[30].DATAIN
reg_in[31] => register_value[31].DATAIN
reg_out[0] <= register_value[0].DB_MAX_OUTPUT_PORT_TYPE
reg_out[1] <= register_value[1].DB_MAX_OUTPUT_PORT_TYPE
reg_out[2] <= register_value[2].DB_MAX_OUTPUT_PORT_TYPE
reg_out[3] <= register_value[3].DB_MAX_OUTPUT_PORT_TYPE
reg_out[4] <= register_value[4].DB_MAX_OUTPUT_PORT_TYPE
reg_out[5] <= register_value[5].DB_MAX_OUTPUT_PORT_TYPE
reg_out[6] <= register_value[6].DB_MAX_OUTPUT_PORT_TYPE
reg_out[7] <= register_value[7].DB_MAX_OUTPUT_PORT_TYPE
reg_out[8] <= register_value[8].DB_MAX_OUTPUT_PORT_TYPE
reg_out[9] <= register_value[9].DB_MAX_OUTPUT_PORT_TYPE
reg_out[10] <= register_value[10].DB_MAX_OUTPUT_PORT_TYPE
reg_out[11] <= register_value[11].DB_MAX_OUTPUT_PORT_TYPE
reg_out[12] <= register_value[12].DB_MAX_OUTPUT_PORT_TYPE
reg_out[13] <= register_value[13].DB_MAX_OUTPUT_PORT_TYPE
reg_out[14] <= register_value[14].DB_MAX_OUTPUT_PORT_TYPE
reg_out[15] <= register_value[15].DB_MAX_OUTPUT_PORT_TYPE
reg_out[16] <= register_value[16].DB_MAX_OUTPUT_PORT_TYPE
reg_out[17] <= register_value[17].DB_MAX_OUTPUT_PORT_TYPE
reg_out[18] <= register_value[18].DB_MAX_OUTPUT_PORT_TYPE
reg_out[19] <= register_value[19].DB_MAX_OUTPUT_PORT_TYPE
reg_out[20] <= register_value[20].DB_MAX_OUTPUT_PORT_TYPE
reg_out[21] <= register_value[21].DB_MAX_OUTPUT_PORT_TYPE
reg_out[22] <= register_value[22].DB_MAX_OUTPUT_PORT_TYPE
reg_out[23] <= register_value[23].DB_MAX_OUTPUT_PORT_TYPE
reg_out[24] <= register_value[24].DB_MAX_OUTPUT_PORT_TYPE
reg_out[25] <= register_value[25].DB_MAX_OUTPUT_PORT_TYPE
reg_out[26] <= register_value[26].DB_MAX_OUTPUT_PORT_TYPE
reg_out[27] <= register_value[27].DB_MAX_OUTPUT_PORT_TYPE
reg_out[28] <= register_value[28].DB_MAX_OUTPUT_PORT_TYPE
reg_out[29] <= register_value[29].DB_MAX_OUTPUT_PORT_TYPE
reg_out[30] <= register_value[30].DB_MAX_OUTPUT_PORT_TYPE
reg_out[31] <= register_value[31].DB_MAX_OUTPUT_PORT_TYPE


|fpga_riscv32_minimal|datapath:datapath_0|register_bank:register_bank_0|register32b_falling:reg_x28
clock => register_value[0].CLK
clock => register_value[1].CLK
clock => register_value[2].CLK
clock => register_value[3].CLK
clock => register_value[4].CLK
clock => register_value[5].CLK
clock => register_value[6].CLK
clock => register_value[7].CLK
clock => register_value[8].CLK
clock => register_value[9].CLK
clock => register_value[10].CLK
clock => register_value[11].CLK
clock => register_value[12].CLK
clock => register_value[13].CLK
clock => register_value[14].CLK
clock => register_value[15].CLK
clock => register_value[16].CLK
clock => register_value[17].CLK
clock => register_value[18].CLK
clock => register_value[19].CLK
clock => register_value[20].CLK
clock => register_value[21].CLK
clock => register_value[22].CLK
clock => register_value[23].CLK
clock => register_value[24].CLK
clock => register_value[25].CLK
clock => register_value[26].CLK
clock => register_value[27].CLK
clock => register_value[28].CLK
clock => register_value[29].CLK
clock => register_value[30].CLK
clock => register_value[31].CLK
clear => register_value[0].ACLR
clear => register_value[1].ACLR
clear => register_value[2].ACLR
clear => register_value[3].ACLR
clear => register_value[4].ACLR
clear => register_value[5].ACLR
clear => register_value[6].ACLR
clear => register_value[7].ACLR
clear => register_value[8].ACLR
clear => register_value[9].ACLR
clear => register_value[10].ACLR
clear => register_value[11].ACLR
clear => register_value[12].ACLR
clear => register_value[13].ACLR
clear => register_value[14].ACLR
clear => register_value[15].ACLR
clear => register_value[16].ACLR
clear => register_value[17].ACLR
clear => register_value[18].ACLR
clear => register_value[19].ACLR
clear => register_value[20].ACLR
clear => register_value[21].ACLR
clear => register_value[22].ACLR
clear => register_value[23].ACLR
clear => register_value[24].ACLR
clear => register_value[25].ACLR
clear => register_value[26].ACLR
clear => register_value[27].ACLR
clear => register_value[28].ACLR
clear => register_value[29].ACLR
clear => register_value[30].ACLR
clear => register_value[31].ACLR
load => register_value[31].ENA
load => register_value[30].ENA
load => register_value[29].ENA
load => register_value[28].ENA
load => register_value[27].ENA
load => register_value[26].ENA
load => register_value[25].ENA
load => register_value[24].ENA
load => register_value[23].ENA
load => register_value[22].ENA
load => register_value[21].ENA
load => register_value[20].ENA
load => register_value[19].ENA
load => register_value[18].ENA
load => register_value[17].ENA
load => register_value[16].ENA
load => register_value[15].ENA
load => register_value[14].ENA
load => register_value[13].ENA
load => register_value[12].ENA
load => register_value[11].ENA
load => register_value[10].ENA
load => register_value[9].ENA
load => register_value[8].ENA
load => register_value[7].ENA
load => register_value[6].ENA
load => register_value[5].ENA
load => register_value[4].ENA
load => register_value[3].ENA
load => register_value[2].ENA
load => register_value[1].ENA
load => register_value[0].ENA
reg_in[0] => register_value[0].DATAIN
reg_in[1] => register_value[1].DATAIN
reg_in[2] => register_value[2].DATAIN
reg_in[3] => register_value[3].DATAIN
reg_in[4] => register_value[4].DATAIN
reg_in[5] => register_value[5].DATAIN
reg_in[6] => register_value[6].DATAIN
reg_in[7] => register_value[7].DATAIN
reg_in[8] => register_value[8].DATAIN
reg_in[9] => register_value[9].DATAIN
reg_in[10] => register_value[10].DATAIN
reg_in[11] => register_value[11].DATAIN
reg_in[12] => register_value[12].DATAIN
reg_in[13] => register_value[13].DATAIN
reg_in[14] => register_value[14].DATAIN
reg_in[15] => register_value[15].DATAIN
reg_in[16] => register_value[16].DATAIN
reg_in[17] => register_value[17].DATAIN
reg_in[18] => register_value[18].DATAIN
reg_in[19] => register_value[19].DATAIN
reg_in[20] => register_value[20].DATAIN
reg_in[21] => register_value[21].DATAIN
reg_in[22] => register_value[22].DATAIN
reg_in[23] => register_value[23].DATAIN
reg_in[24] => register_value[24].DATAIN
reg_in[25] => register_value[25].DATAIN
reg_in[26] => register_value[26].DATAIN
reg_in[27] => register_value[27].DATAIN
reg_in[28] => register_value[28].DATAIN
reg_in[29] => register_value[29].DATAIN
reg_in[30] => register_value[30].DATAIN
reg_in[31] => register_value[31].DATAIN
reg_out[0] <= register_value[0].DB_MAX_OUTPUT_PORT_TYPE
reg_out[1] <= register_value[1].DB_MAX_OUTPUT_PORT_TYPE
reg_out[2] <= register_value[2].DB_MAX_OUTPUT_PORT_TYPE
reg_out[3] <= register_value[3].DB_MAX_OUTPUT_PORT_TYPE
reg_out[4] <= register_value[4].DB_MAX_OUTPUT_PORT_TYPE
reg_out[5] <= register_value[5].DB_MAX_OUTPUT_PORT_TYPE
reg_out[6] <= register_value[6].DB_MAX_OUTPUT_PORT_TYPE
reg_out[7] <= register_value[7].DB_MAX_OUTPUT_PORT_TYPE
reg_out[8] <= register_value[8].DB_MAX_OUTPUT_PORT_TYPE
reg_out[9] <= register_value[9].DB_MAX_OUTPUT_PORT_TYPE
reg_out[10] <= register_value[10].DB_MAX_OUTPUT_PORT_TYPE
reg_out[11] <= register_value[11].DB_MAX_OUTPUT_PORT_TYPE
reg_out[12] <= register_value[12].DB_MAX_OUTPUT_PORT_TYPE
reg_out[13] <= register_value[13].DB_MAX_OUTPUT_PORT_TYPE
reg_out[14] <= register_value[14].DB_MAX_OUTPUT_PORT_TYPE
reg_out[15] <= register_value[15].DB_MAX_OUTPUT_PORT_TYPE
reg_out[16] <= register_value[16].DB_MAX_OUTPUT_PORT_TYPE
reg_out[17] <= register_value[17].DB_MAX_OUTPUT_PORT_TYPE
reg_out[18] <= register_value[18].DB_MAX_OUTPUT_PORT_TYPE
reg_out[19] <= register_value[19].DB_MAX_OUTPUT_PORT_TYPE
reg_out[20] <= register_value[20].DB_MAX_OUTPUT_PORT_TYPE
reg_out[21] <= register_value[21].DB_MAX_OUTPUT_PORT_TYPE
reg_out[22] <= register_value[22].DB_MAX_OUTPUT_PORT_TYPE
reg_out[23] <= register_value[23].DB_MAX_OUTPUT_PORT_TYPE
reg_out[24] <= register_value[24].DB_MAX_OUTPUT_PORT_TYPE
reg_out[25] <= register_value[25].DB_MAX_OUTPUT_PORT_TYPE
reg_out[26] <= register_value[26].DB_MAX_OUTPUT_PORT_TYPE
reg_out[27] <= register_value[27].DB_MAX_OUTPUT_PORT_TYPE
reg_out[28] <= register_value[28].DB_MAX_OUTPUT_PORT_TYPE
reg_out[29] <= register_value[29].DB_MAX_OUTPUT_PORT_TYPE
reg_out[30] <= register_value[30].DB_MAX_OUTPUT_PORT_TYPE
reg_out[31] <= register_value[31].DB_MAX_OUTPUT_PORT_TYPE


|fpga_riscv32_minimal|datapath:datapath_0|register_bank:register_bank_0|register32b_falling:reg_x29
clock => register_value[0].CLK
clock => register_value[1].CLK
clock => register_value[2].CLK
clock => register_value[3].CLK
clock => register_value[4].CLK
clock => register_value[5].CLK
clock => register_value[6].CLK
clock => register_value[7].CLK
clock => register_value[8].CLK
clock => register_value[9].CLK
clock => register_value[10].CLK
clock => register_value[11].CLK
clock => register_value[12].CLK
clock => register_value[13].CLK
clock => register_value[14].CLK
clock => register_value[15].CLK
clock => register_value[16].CLK
clock => register_value[17].CLK
clock => register_value[18].CLK
clock => register_value[19].CLK
clock => register_value[20].CLK
clock => register_value[21].CLK
clock => register_value[22].CLK
clock => register_value[23].CLK
clock => register_value[24].CLK
clock => register_value[25].CLK
clock => register_value[26].CLK
clock => register_value[27].CLK
clock => register_value[28].CLK
clock => register_value[29].CLK
clock => register_value[30].CLK
clock => register_value[31].CLK
clear => register_value[0].ACLR
clear => register_value[1].ACLR
clear => register_value[2].ACLR
clear => register_value[3].ACLR
clear => register_value[4].ACLR
clear => register_value[5].ACLR
clear => register_value[6].ACLR
clear => register_value[7].ACLR
clear => register_value[8].ACLR
clear => register_value[9].ACLR
clear => register_value[10].ACLR
clear => register_value[11].ACLR
clear => register_value[12].ACLR
clear => register_value[13].ACLR
clear => register_value[14].ACLR
clear => register_value[15].ACLR
clear => register_value[16].ACLR
clear => register_value[17].ACLR
clear => register_value[18].ACLR
clear => register_value[19].ACLR
clear => register_value[20].ACLR
clear => register_value[21].ACLR
clear => register_value[22].ACLR
clear => register_value[23].ACLR
clear => register_value[24].ACLR
clear => register_value[25].ACLR
clear => register_value[26].ACLR
clear => register_value[27].ACLR
clear => register_value[28].ACLR
clear => register_value[29].ACLR
clear => register_value[30].ACLR
clear => register_value[31].ACLR
load => register_value[31].ENA
load => register_value[30].ENA
load => register_value[29].ENA
load => register_value[28].ENA
load => register_value[27].ENA
load => register_value[26].ENA
load => register_value[25].ENA
load => register_value[24].ENA
load => register_value[23].ENA
load => register_value[22].ENA
load => register_value[21].ENA
load => register_value[20].ENA
load => register_value[19].ENA
load => register_value[18].ENA
load => register_value[17].ENA
load => register_value[16].ENA
load => register_value[15].ENA
load => register_value[14].ENA
load => register_value[13].ENA
load => register_value[12].ENA
load => register_value[11].ENA
load => register_value[10].ENA
load => register_value[9].ENA
load => register_value[8].ENA
load => register_value[7].ENA
load => register_value[6].ENA
load => register_value[5].ENA
load => register_value[4].ENA
load => register_value[3].ENA
load => register_value[2].ENA
load => register_value[1].ENA
load => register_value[0].ENA
reg_in[0] => register_value[0].DATAIN
reg_in[1] => register_value[1].DATAIN
reg_in[2] => register_value[2].DATAIN
reg_in[3] => register_value[3].DATAIN
reg_in[4] => register_value[4].DATAIN
reg_in[5] => register_value[5].DATAIN
reg_in[6] => register_value[6].DATAIN
reg_in[7] => register_value[7].DATAIN
reg_in[8] => register_value[8].DATAIN
reg_in[9] => register_value[9].DATAIN
reg_in[10] => register_value[10].DATAIN
reg_in[11] => register_value[11].DATAIN
reg_in[12] => register_value[12].DATAIN
reg_in[13] => register_value[13].DATAIN
reg_in[14] => register_value[14].DATAIN
reg_in[15] => register_value[15].DATAIN
reg_in[16] => register_value[16].DATAIN
reg_in[17] => register_value[17].DATAIN
reg_in[18] => register_value[18].DATAIN
reg_in[19] => register_value[19].DATAIN
reg_in[20] => register_value[20].DATAIN
reg_in[21] => register_value[21].DATAIN
reg_in[22] => register_value[22].DATAIN
reg_in[23] => register_value[23].DATAIN
reg_in[24] => register_value[24].DATAIN
reg_in[25] => register_value[25].DATAIN
reg_in[26] => register_value[26].DATAIN
reg_in[27] => register_value[27].DATAIN
reg_in[28] => register_value[28].DATAIN
reg_in[29] => register_value[29].DATAIN
reg_in[30] => register_value[30].DATAIN
reg_in[31] => register_value[31].DATAIN
reg_out[0] <= register_value[0].DB_MAX_OUTPUT_PORT_TYPE
reg_out[1] <= register_value[1].DB_MAX_OUTPUT_PORT_TYPE
reg_out[2] <= register_value[2].DB_MAX_OUTPUT_PORT_TYPE
reg_out[3] <= register_value[3].DB_MAX_OUTPUT_PORT_TYPE
reg_out[4] <= register_value[4].DB_MAX_OUTPUT_PORT_TYPE
reg_out[5] <= register_value[5].DB_MAX_OUTPUT_PORT_TYPE
reg_out[6] <= register_value[6].DB_MAX_OUTPUT_PORT_TYPE
reg_out[7] <= register_value[7].DB_MAX_OUTPUT_PORT_TYPE
reg_out[8] <= register_value[8].DB_MAX_OUTPUT_PORT_TYPE
reg_out[9] <= register_value[9].DB_MAX_OUTPUT_PORT_TYPE
reg_out[10] <= register_value[10].DB_MAX_OUTPUT_PORT_TYPE
reg_out[11] <= register_value[11].DB_MAX_OUTPUT_PORT_TYPE
reg_out[12] <= register_value[12].DB_MAX_OUTPUT_PORT_TYPE
reg_out[13] <= register_value[13].DB_MAX_OUTPUT_PORT_TYPE
reg_out[14] <= register_value[14].DB_MAX_OUTPUT_PORT_TYPE
reg_out[15] <= register_value[15].DB_MAX_OUTPUT_PORT_TYPE
reg_out[16] <= register_value[16].DB_MAX_OUTPUT_PORT_TYPE
reg_out[17] <= register_value[17].DB_MAX_OUTPUT_PORT_TYPE
reg_out[18] <= register_value[18].DB_MAX_OUTPUT_PORT_TYPE
reg_out[19] <= register_value[19].DB_MAX_OUTPUT_PORT_TYPE
reg_out[20] <= register_value[20].DB_MAX_OUTPUT_PORT_TYPE
reg_out[21] <= register_value[21].DB_MAX_OUTPUT_PORT_TYPE
reg_out[22] <= register_value[22].DB_MAX_OUTPUT_PORT_TYPE
reg_out[23] <= register_value[23].DB_MAX_OUTPUT_PORT_TYPE
reg_out[24] <= register_value[24].DB_MAX_OUTPUT_PORT_TYPE
reg_out[25] <= register_value[25].DB_MAX_OUTPUT_PORT_TYPE
reg_out[26] <= register_value[26].DB_MAX_OUTPUT_PORT_TYPE
reg_out[27] <= register_value[27].DB_MAX_OUTPUT_PORT_TYPE
reg_out[28] <= register_value[28].DB_MAX_OUTPUT_PORT_TYPE
reg_out[29] <= register_value[29].DB_MAX_OUTPUT_PORT_TYPE
reg_out[30] <= register_value[30].DB_MAX_OUTPUT_PORT_TYPE
reg_out[31] <= register_value[31].DB_MAX_OUTPUT_PORT_TYPE


|fpga_riscv32_minimal|datapath:datapath_0|register_bank:register_bank_0|register32b_falling:reg_x30
clock => register_value[0].CLK
clock => register_value[1].CLK
clock => register_value[2].CLK
clock => register_value[3].CLK
clock => register_value[4].CLK
clock => register_value[5].CLK
clock => register_value[6].CLK
clock => register_value[7].CLK
clock => register_value[8].CLK
clock => register_value[9].CLK
clock => register_value[10].CLK
clock => register_value[11].CLK
clock => register_value[12].CLK
clock => register_value[13].CLK
clock => register_value[14].CLK
clock => register_value[15].CLK
clock => register_value[16].CLK
clock => register_value[17].CLK
clock => register_value[18].CLK
clock => register_value[19].CLK
clock => register_value[20].CLK
clock => register_value[21].CLK
clock => register_value[22].CLK
clock => register_value[23].CLK
clock => register_value[24].CLK
clock => register_value[25].CLK
clock => register_value[26].CLK
clock => register_value[27].CLK
clock => register_value[28].CLK
clock => register_value[29].CLK
clock => register_value[30].CLK
clock => register_value[31].CLK
clear => register_value[0].ACLR
clear => register_value[1].ACLR
clear => register_value[2].ACLR
clear => register_value[3].ACLR
clear => register_value[4].ACLR
clear => register_value[5].ACLR
clear => register_value[6].ACLR
clear => register_value[7].ACLR
clear => register_value[8].ACLR
clear => register_value[9].ACLR
clear => register_value[10].ACLR
clear => register_value[11].ACLR
clear => register_value[12].ACLR
clear => register_value[13].ACLR
clear => register_value[14].ACLR
clear => register_value[15].ACLR
clear => register_value[16].ACLR
clear => register_value[17].ACLR
clear => register_value[18].ACLR
clear => register_value[19].ACLR
clear => register_value[20].ACLR
clear => register_value[21].ACLR
clear => register_value[22].ACLR
clear => register_value[23].ACLR
clear => register_value[24].ACLR
clear => register_value[25].ACLR
clear => register_value[26].ACLR
clear => register_value[27].ACLR
clear => register_value[28].ACLR
clear => register_value[29].ACLR
clear => register_value[30].ACLR
clear => register_value[31].ACLR
load => register_value[31].ENA
load => register_value[30].ENA
load => register_value[29].ENA
load => register_value[28].ENA
load => register_value[27].ENA
load => register_value[26].ENA
load => register_value[25].ENA
load => register_value[24].ENA
load => register_value[23].ENA
load => register_value[22].ENA
load => register_value[21].ENA
load => register_value[20].ENA
load => register_value[19].ENA
load => register_value[18].ENA
load => register_value[17].ENA
load => register_value[16].ENA
load => register_value[15].ENA
load => register_value[14].ENA
load => register_value[13].ENA
load => register_value[12].ENA
load => register_value[11].ENA
load => register_value[10].ENA
load => register_value[9].ENA
load => register_value[8].ENA
load => register_value[7].ENA
load => register_value[6].ENA
load => register_value[5].ENA
load => register_value[4].ENA
load => register_value[3].ENA
load => register_value[2].ENA
load => register_value[1].ENA
load => register_value[0].ENA
reg_in[0] => register_value[0].DATAIN
reg_in[1] => register_value[1].DATAIN
reg_in[2] => register_value[2].DATAIN
reg_in[3] => register_value[3].DATAIN
reg_in[4] => register_value[4].DATAIN
reg_in[5] => register_value[5].DATAIN
reg_in[6] => register_value[6].DATAIN
reg_in[7] => register_value[7].DATAIN
reg_in[8] => register_value[8].DATAIN
reg_in[9] => register_value[9].DATAIN
reg_in[10] => register_value[10].DATAIN
reg_in[11] => register_value[11].DATAIN
reg_in[12] => register_value[12].DATAIN
reg_in[13] => register_value[13].DATAIN
reg_in[14] => register_value[14].DATAIN
reg_in[15] => register_value[15].DATAIN
reg_in[16] => register_value[16].DATAIN
reg_in[17] => register_value[17].DATAIN
reg_in[18] => register_value[18].DATAIN
reg_in[19] => register_value[19].DATAIN
reg_in[20] => register_value[20].DATAIN
reg_in[21] => register_value[21].DATAIN
reg_in[22] => register_value[22].DATAIN
reg_in[23] => register_value[23].DATAIN
reg_in[24] => register_value[24].DATAIN
reg_in[25] => register_value[25].DATAIN
reg_in[26] => register_value[26].DATAIN
reg_in[27] => register_value[27].DATAIN
reg_in[28] => register_value[28].DATAIN
reg_in[29] => register_value[29].DATAIN
reg_in[30] => register_value[30].DATAIN
reg_in[31] => register_value[31].DATAIN
reg_out[0] <= register_value[0].DB_MAX_OUTPUT_PORT_TYPE
reg_out[1] <= register_value[1].DB_MAX_OUTPUT_PORT_TYPE
reg_out[2] <= register_value[2].DB_MAX_OUTPUT_PORT_TYPE
reg_out[3] <= register_value[3].DB_MAX_OUTPUT_PORT_TYPE
reg_out[4] <= register_value[4].DB_MAX_OUTPUT_PORT_TYPE
reg_out[5] <= register_value[5].DB_MAX_OUTPUT_PORT_TYPE
reg_out[6] <= register_value[6].DB_MAX_OUTPUT_PORT_TYPE
reg_out[7] <= register_value[7].DB_MAX_OUTPUT_PORT_TYPE
reg_out[8] <= register_value[8].DB_MAX_OUTPUT_PORT_TYPE
reg_out[9] <= register_value[9].DB_MAX_OUTPUT_PORT_TYPE
reg_out[10] <= register_value[10].DB_MAX_OUTPUT_PORT_TYPE
reg_out[11] <= register_value[11].DB_MAX_OUTPUT_PORT_TYPE
reg_out[12] <= register_value[12].DB_MAX_OUTPUT_PORT_TYPE
reg_out[13] <= register_value[13].DB_MAX_OUTPUT_PORT_TYPE
reg_out[14] <= register_value[14].DB_MAX_OUTPUT_PORT_TYPE
reg_out[15] <= register_value[15].DB_MAX_OUTPUT_PORT_TYPE
reg_out[16] <= register_value[16].DB_MAX_OUTPUT_PORT_TYPE
reg_out[17] <= register_value[17].DB_MAX_OUTPUT_PORT_TYPE
reg_out[18] <= register_value[18].DB_MAX_OUTPUT_PORT_TYPE
reg_out[19] <= register_value[19].DB_MAX_OUTPUT_PORT_TYPE
reg_out[20] <= register_value[20].DB_MAX_OUTPUT_PORT_TYPE
reg_out[21] <= register_value[21].DB_MAX_OUTPUT_PORT_TYPE
reg_out[22] <= register_value[22].DB_MAX_OUTPUT_PORT_TYPE
reg_out[23] <= register_value[23].DB_MAX_OUTPUT_PORT_TYPE
reg_out[24] <= register_value[24].DB_MAX_OUTPUT_PORT_TYPE
reg_out[25] <= register_value[25].DB_MAX_OUTPUT_PORT_TYPE
reg_out[26] <= register_value[26].DB_MAX_OUTPUT_PORT_TYPE
reg_out[27] <= register_value[27].DB_MAX_OUTPUT_PORT_TYPE
reg_out[28] <= register_value[28].DB_MAX_OUTPUT_PORT_TYPE
reg_out[29] <= register_value[29].DB_MAX_OUTPUT_PORT_TYPE
reg_out[30] <= register_value[30].DB_MAX_OUTPUT_PORT_TYPE
reg_out[31] <= register_value[31].DB_MAX_OUTPUT_PORT_TYPE


|fpga_riscv32_minimal|datapath:datapath_0|register_bank:register_bank_0|register32b_falling:reg_x31
clock => register_value[0].CLK
clock => register_value[1].CLK
clock => register_value[2].CLK
clock => register_value[3].CLK
clock => register_value[4].CLK
clock => register_value[5].CLK
clock => register_value[6].CLK
clock => register_value[7].CLK
clock => register_value[8].CLK
clock => register_value[9].CLK
clock => register_value[10].CLK
clock => register_value[11].CLK
clock => register_value[12].CLK
clock => register_value[13].CLK
clock => register_value[14].CLK
clock => register_value[15].CLK
clock => register_value[16].CLK
clock => register_value[17].CLK
clock => register_value[18].CLK
clock => register_value[19].CLK
clock => register_value[20].CLK
clock => register_value[21].CLK
clock => register_value[22].CLK
clock => register_value[23].CLK
clock => register_value[24].CLK
clock => register_value[25].CLK
clock => register_value[26].CLK
clock => register_value[27].CLK
clock => register_value[28].CLK
clock => register_value[29].CLK
clock => register_value[30].CLK
clock => register_value[31].CLK
clear => register_value[0].ACLR
clear => register_value[1].ACLR
clear => register_value[2].ACLR
clear => register_value[3].ACLR
clear => register_value[4].ACLR
clear => register_value[5].ACLR
clear => register_value[6].ACLR
clear => register_value[7].ACLR
clear => register_value[8].ACLR
clear => register_value[9].ACLR
clear => register_value[10].ACLR
clear => register_value[11].ACLR
clear => register_value[12].ACLR
clear => register_value[13].ACLR
clear => register_value[14].ACLR
clear => register_value[15].ACLR
clear => register_value[16].ACLR
clear => register_value[17].ACLR
clear => register_value[18].ACLR
clear => register_value[19].ACLR
clear => register_value[20].ACLR
clear => register_value[21].ACLR
clear => register_value[22].ACLR
clear => register_value[23].ACLR
clear => register_value[24].ACLR
clear => register_value[25].ACLR
clear => register_value[26].ACLR
clear => register_value[27].ACLR
clear => register_value[28].ACLR
clear => register_value[29].ACLR
clear => register_value[30].ACLR
clear => register_value[31].ACLR
load => register_value[31].ENA
load => register_value[30].ENA
load => register_value[29].ENA
load => register_value[28].ENA
load => register_value[27].ENA
load => register_value[26].ENA
load => register_value[25].ENA
load => register_value[24].ENA
load => register_value[23].ENA
load => register_value[22].ENA
load => register_value[21].ENA
load => register_value[20].ENA
load => register_value[19].ENA
load => register_value[18].ENA
load => register_value[17].ENA
load => register_value[16].ENA
load => register_value[15].ENA
load => register_value[14].ENA
load => register_value[13].ENA
load => register_value[12].ENA
load => register_value[11].ENA
load => register_value[10].ENA
load => register_value[9].ENA
load => register_value[8].ENA
load => register_value[7].ENA
load => register_value[6].ENA
load => register_value[5].ENA
load => register_value[4].ENA
load => register_value[3].ENA
load => register_value[2].ENA
load => register_value[1].ENA
load => register_value[0].ENA
reg_in[0] => register_value[0].DATAIN
reg_in[1] => register_value[1].DATAIN
reg_in[2] => register_value[2].DATAIN
reg_in[3] => register_value[3].DATAIN
reg_in[4] => register_value[4].DATAIN
reg_in[5] => register_value[5].DATAIN
reg_in[6] => register_value[6].DATAIN
reg_in[7] => register_value[7].DATAIN
reg_in[8] => register_value[8].DATAIN
reg_in[9] => register_value[9].DATAIN
reg_in[10] => register_value[10].DATAIN
reg_in[11] => register_value[11].DATAIN
reg_in[12] => register_value[12].DATAIN
reg_in[13] => register_value[13].DATAIN
reg_in[14] => register_value[14].DATAIN
reg_in[15] => register_value[15].DATAIN
reg_in[16] => register_value[16].DATAIN
reg_in[17] => register_value[17].DATAIN
reg_in[18] => register_value[18].DATAIN
reg_in[19] => register_value[19].DATAIN
reg_in[20] => register_value[20].DATAIN
reg_in[21] => register_value[21].DATAIN
reg_in[22] => register_value[22].DATAIN
reg_in[23] => register_value[23].DATAIN
reg_in[24] => register_value[24].DATAIN
reg_in[25] => register_value[25].DATAIN
reg_in[26] => register_value[26].DATAIN
reg_in[27] => register_value[27].DATAIN
reg_in[28] => register_value[28].DATAIN
reg_in[29] => register_value[29].DATAIN
reg_in[30] => register_value[30].DATAIN
reg_in[31] => register_value[31].DATAIN
reg_out[0] <= register_value[0].DB_MAX_OUTPUT_PORT_TYPE
reg_out[1] <= register_value[1].DB_MAX_OUTPUT_PORT_TYPE
reg_out[2] <= register_value[2].DB_MAX_OUTPUT_PORT_TYPE
reg_out[3] <= register_value[3].DB_MAX_OUTPUT_PORT_TYPE
reg_out[4] <= register_value[4].DB_MAX_OUTPUT_PORT_TYPE
reg_out[5] <= register_value[5].DB_MAX_OUTPUT_PORT_TYPE
reg_out[6] <= register_value[6].DB_MAX_OUTPUT_PORT_TYPE
reg_out[7] <= register_value[7].DB_MAX_OUTPUT_PORT_TYPE
reg_out[8] <= register_value[8].DB_MAX_OUTPUT_PORT_TYPE
reg_out[9] <= register_value[9].DB_MAX_OUTPUT_PORT_TYPE
reg_out[10] <= register_value[10].DB_MAX_OUTPUT_PORT_TYPE
reg_out[11] <= register_value[11].DB_MAX_OUTPUT_PORT_TYPE
reg_out[12] <= register_value[12].DB_MAX_OUTPUT_PORT_TYPE
reg_out[13] <= register_value[13].DB_MAX_OUTPUT_PORT_TYPE
reg_out[14] <= register_value[14].DB_MAX_OUTPUT_PORT_TYPE
reg_out[15] <= register_value[15].DB_MAX_OUTPUT_PORT_TYPE
reg_out[16] <= register_value[16].DB_MAX_OUTPUT_PORT_TYPE
reg_out[17] <= register_value[17].DB_MAX_OUTPUT_PORT_TYPE
reg_out[18] <= register_value[18].DB_MAX_OUTPUT_PORT_TYPE
reg_out[19] <= register_value[19].DB_MAX_OUTPUT_PORT_TYPE
reg_out[20] <= register_value[20].DB_MAX_OUTPUT_PORT_TYPE
reg_out[21] <= register_value[21].DB_MAX_OUTPUT_PORT_TYPE
reg_out[22] <= register_value[22].DB_MAX_OUTPUT_PORT_TYPE
reg_out[23] <= register_value[23].DB_MAX_OUTPUT_PORT_TYPE
reg_out[24] <= register_value[24].DB_MAX_OUTPUT_PORT_TYPE
reg_out[25] <= register_value[25].DB_MAX_OUTPUT_PORT_TYPE
reg_out[26] <= register_value[26].DB_MAX_OUTPUT_PORT_TYPE
reg_out[27] <= register_value[27].DB_MAX_OUTPUT_PORT_TYPE
reg_out[28] <= register_value[28].DB_MAX_OUTPUT_PORT_TYPE
reg_out[29] <= register_value[29].DB_MAX_OUTPUT_PORT_TYPE
reg_out[30] <= register_value[30].DB_MAX_OUTPUT_PORT_TYPE
reg_out[31] <= register_value[31].DB_MAX_OUTPUT_PORT_TYPE


|fpga_riscv32_minimal|datapath:datapath_0|register_bank:register_bank_0|mux32_1:output_1_mux
selection[0] => Mux0.IN4
selection[0] => Mux1.IN4
selection[0] => Mux2.IN4
selection[0] => Mux3.IN4
selection[0] => Mux4.IN4
selection[0] => Mux5.IN4
selection[0] => Mux6.IN4
selection[0] => Mux7.IN4
selection[0] => Mux8.IN4
selection[0] => Mux9.IN4
selection[0] => Mux10.IN4
selection[0] => Mux11.IN4
selection[0] => Mux12.IN4
selection[0] => Mux13.IN4
selection[0] => Mux14.IN4
selection[0] => Mux15.IN4
selection[0] => Mux16.IN4
selection[0] => Mux17.IN4
selection[0] => Mux18.IN4
selection[0] => Mux19.IN4
selection[0] => Mux20.IN4
selection[0] => Mux21.IN4
selection[0] => Mux22.IN4
selection[0] => Mux23.IN4
selection[0] => Mux24.IN4
selection[0] => Mux25.IN4
selection[0] => Mux26.IN4
selection[0] => Mux27.IN4
selection[0] => Mux28.IN4
selection[0] => Mux29.IN4
selection[0] => Mux30.IN4
selection[0] => Mux31.IN4
selection[1] => Mux0.IN3
selection[1] => Mux1.IN3
selection[1] => Mux2.IN3
selection[1] => Mux3.IN3
selection[1] => Mux4.IN3
selection[1] => Mux5.IN3
selection[1] => Mux6.IN3
selection[1] => Mux7.IN3
selection[1] => Mux8.IN3
selection[1] => Mux9.IN3
selection[1] => Mux10.IN3
selection[1] => Mux11.IN3
selection[1] => Mux12.IN3
selection[1] => Mux13.IN3
selection[1] => Mux14.IN3
selection[1] => Mux15.IN3
selection[1] => Mux16.IN3
selection[1] => Mux17.IN3
selection[1] => Mux18.IN3
selection[1] => Mux19.IN3
selection[1] => Mux20.IN3
selection[1] => Mux21.IN3
selection[1] => Mux22.IN3
selection[1] => Mux23.IN3
selection[1] => Mux24.IN3
selection[1] => Mux25.IN3
selection[1] => Mux26.IN3
selection[1] => Mux27.IN3
selection[1] => Mux28.IN3
selection[1] => Mux29.IN3
selection[1] => Mux30.IN3
selection[1] => Mux31.IN3
selection[2] => Mux0.IN2
selection[2] => Mux1.IN2
selection[2] => Mux2.IN2
selection[2] => Mux3.IN2
selection[2] => Mux4.IN2
selection[2] => Mux5.IN2
selection[2] => Mux6.IN2
selection[2] => Mux7.IN2
selection[2] => Mux8.IN2
selection[2] => Mux9.IN2
selection[2] => Mux10.IN2
selection[2] => Mux11.IN2
selection[2] => Mux12.IN2
selection[2] => Mux13.IN2
selection[2] => Mux14.IN2
selection[2] => Mux15.IN2
selection[2] => Mux16.IN2
selection[2] => Mux17.IN2
selection[2] => Mux18.IN2
selection[2] => Mux19.IN2
selection[2] => Mux20.IN2
selection[2] => Mux21.IN2
selection[2] => Mux22.IN2
selection[2] => Mux23.IN2
selection[2] => Mux24.IN2
selection[2] => Mux25.IN2
selection[2] => Mux26.IN2
selection[2] => Mux27.IN2
selection[2] => Mux28.IN2
selection[2] => Mux29.IN2
selection[2] => Mux30.IN2
selection[2] => Mux31.IN2
selection[3] => Mux0.IN1
selection[3] => Mux1.IN1
selection[3] => Mux2.IN1
selection[3] => Mux3.IN1
selection[3] => Mux4.IN1
selection[3] => Mux5.IN1
selection[3] => Mux6.IN1
selection[3] => Mux7.IN1
selection[3] => Mux8.IN1
selection[3] => Mux9.IN1
selection[3] => Mux10.IN1
selection[3] => Mux11.IN1
selection[3] => Mux12.IN1
selection[3] => Mux13.IN1
selection[3] => Mux14.IN1
selection[3] => Mux15.IN1
selection[3] => Mux16.IN1
selection[3] => Mux17.IN1
selection[3] => Mux18.IN1
selection[3] => Mux19.IN1
selection[3] => Mux20.IN1
selection[3] => Mux21.IN1
selection[3] => Mux22.IN1
selection[3] => Mux23.IN1
selection[3] => Mux24.IN1
selection[3] => Mux25.IN1
selection[3] => Mux26.IN1
selection[3] => Mux27.IN1
selection[3] => Mux28.IN1
selection[3] => Mux29.IN1
selection[3] => Mux30.IN1
selection[3] => Mux31.IN1
selection[4] => Mux0.IN0
selection[4] => Mux1.IN0
selection[4] => Mux2.IN0
selection[4] => Mux3.IN0
selection[4] => Mux4.IN0
selection[4] => Mux5.IN0
selection[4] => Mux6.IN0
selection[4] => Mux7.IN0
selection[4] => Mux8.IN0
selection[4] => Mux9.IN0
selection[4] => Mux10.IN0
selection[4] => Mux11.IN0
selection[4] => Mux12.IN0
selection[4] => Mux13.IN0
selection[4] => Mux14.IN0
selection[4] => Mux15.IN0
selection[4] => Mux16.IN0
selection[4] => Mux17.IN0
selection[4] => Mux18.IN0
selection[4] => Mux19.IN0
selection[4] => Mux20.IN0
selection[4] => Mux21.IN0
selection[4] => Mux22.IN0
selection[4] => Mux23.IN0
selection[4] => Mux24.IN0
selection[4] => Mux25.IN0
selection[4] => Mux26.IN0
selection[4] => Mux27.IN0
selection[4] => Mux28.IN0
selection[4] => Mux29.IN0
selection[4] => Mux30.IN0
selection[4] => Mux31.IN0
input_0[0] => Mux31.IN5
input_0[1] => Mux30.IN5
input_0[2] => Mux29.IN5
input_0[3] => Mux28.IN5
input_0[4] => Mux27.IN5
input_0[5] => Mux26.IN5
input_0[6] => Mux25.IN5
input_0[7] => Mux24.IN5
input_0[8] => Mux23.IN5
input_0[9] => Mux22.IN5
input_0[10] => Mux21.IN5
input_0[11] => Mux20.IN5
input_0[12] => Mux19.IN5
input_0[13] => Mux18.IN5
input_0[14] => Mux17.IN5
input_0[15] => Mux16.IN5
input_0[16] => Mux15.IN5
input_0[17] => Mux14.IN5
input_0[18] => Mux13.IN5
input_0[19] => Mux12.IN5
input_0[20] => Mux11.IN5
input_0[21] => Mux10.IN5
input_0[22] => Mux9.IN5
input_0[23] => Mux8.IN5
input_0[24] => Mux7.IN5
input_0[25] => Mux6.IN5
input_0[26] => Mux5.IN5
input_0[27] => Mux4.IN5
input_0[28] => Mux3.IN5
input_0[29] => Mux2.IN5
input_0[30] => Mux1.IN5
input_0[31] => Mux0.IN5
input_1[0] => Mux31.IN6
input_1[1] => Mux30.IN6
input_1[2] => Mux29.IN6
input_1[3] => Mux28.IN6
input_1[4] => Mux27.IN6
input_1[5] => Mux26.IN6
input_1[6] => Mux25.IN6
input_1[7] => Mux24.IN6
input_1[8] => Mux23.IN6
input_1[9] => Mux22.IN6
input_1[10] => Mux21.IN6
input_1[11] => Mux20.IN6
input_1[12] => Mux19.IN6
input_1[13] => Mux18.IN6
input_1[14] => Mux17.IN6
input_1[15] => Mux16.IN6
input_1[16] => Mux15.IN6
input_1[17] => Mux14.IN6
input_1[18] => Mux13.IN6
input_1[19] => Mux12.IN6
input_1[20] => Mux11.IN6
input_1[21] => Mux10.IN6
input_1[22] => Mux9.IN6
input_1[23] => Mux8.IN6
input_1[24] => Mux7.IN6
input_1[25] => Mux6.IN6
input_1[26] => Mux5.IN6
input_1[27] => Mux4.IN6
input_1[28] => Mux3.IN6
input_1[29] => Mux2.IN6
input_1[30] => Mux1.IN6
input_1[31] => Mux0.IN6
input_2[0] => Mux31.IN7
input_2[1] => Mux30.IN7
input_2[2] => Mux29.IN7
input_2[3] => Mux28.IN7
input_2[4] => Mux27.IN7
input_2[5] => Mux26.IN7
input_2[6] => Mux25.IN7
input_2[7] => Mux24.IN7
input_2[8] => Mux23.IN7
input_2[9] => Mux22.IN7
input_2[10] => Mux21.IN7
input_2[11] => Mux20.IN7
input_2[12] => Mux19.IN7
input_2[13] => Mux18.IN7
input_2[14] => Mux17.IN7
input_2[15] => Mux16.IN7
input_2[16] => Mux15.IN7
input_2[17] => Mux14.IN7
input_2[18] => Mux13.IN7
input_2[19] => Mux12.IN7
input_2[20] => Mux11.IN7
input_2[21] => Mux10.IN7
input_2[22] => Mux9.IN7
input_2[23] => Mux8.IN7
input_2[24] => Mux7.IN7
input_2[25] => Mux6.IN7
input_2[26] => Mux5.IN7
input_2[27] => Mux4.IN7
input_2[28] => Mux3.IN7
input_2[29] => Mux2.IN7
input_2[30] => Mux1.IN7
input_2[31] => Mux0.IN7
input_3[0] => Mux31.IN8
input_3[1] => Mux30.IN8
input_3[2] => Mux29.IN8
input_3[3] => Mux28.IN8
input_3[4] => Mux27.IN8
input_3[5] => Mux26.IN8
input_3[6] => Mux25.IN8
input_3[7] => Mux24.IN8
input_3[8] => Mux23.IN8
input_3[9] => Mux22.IN8
input_3[10] => Mux21.IN8
input_3[11] => Mux20.IN8
input_3[12] => Mux19.IN8
input_3[13] => Mux18.IN8
input_3[14] => Mux17.IN8
input_3[15] => Mux16.IN8
input_3[16] => Mux15.IN8
input_3[17] => Mux14.IN8
input_3[18] => Mux13.IN8
input_3[19] => Mux12.IN8
input_3[20] => Mux11.IN8
input_3[21] => Mux10.IN8
input_3[22] => Mux9.IN8
input_3[23] => Mux8.IN8
input_3[24] => Mux7.IN8
input_3[25] => Mux6.IN8
input_3[26] => Mux5.IN8
input_3[27] => Mux4.IN8
input_3[28] => Mux3.IN8
input_3[29] => Mux2.IN8
input_3[30] => Mux1.IN8
input_3[31] => Mux0.IN8
input_4[0] => Mux31.IN9
input_4[1] => Mux30.IN9
input_4[2] => Mux29.IN9
input_4[3] => Mux28.IN9
input_4[4] => Mux27.IN9
input_4[5] => Mux26.IN9
input_4[6] => Mux25.IN9
input_4[7] => Mux24.IN9
input_4[8] => Mux23.IN9
input_4[9] => Mux22.IN9
input_4[10] => Mux21.IN9
input_4[11] => Mux20.IN9
input_4[12] => Mux19.IN9
input_4[13] => Mux18.IN9
input_4[14] => Mux17.IN9
input_4[15] => Mux16.IN9
input_4[16] => Mux15.IN9
input_4[17] => Mux14.IN9
input_4[18] => Mux13.IN9
input_4[19] => Mux12.IN9
input_4[20] => Mux11.IN9
input_4[21] => Mux10.IN9
input_4[22] => Mux9.IN9
input_4[23] => Mux8.IN9
input_4[24] => Mux7.IN9
input_4[25] => Mux6.IN9
input_4[26] => Mux5.IN9
input_4[27] => Mux4.IN9
input_4[28] => Mux3.IN9
input_4[29] => Mux2.IN9
input_4[30] => Mux1.IN9
input_4[31] => Mux0.IN9
input_5[0] => Mux31.IN10
input_5[1] => Mux30.IN10
input_5[2] => Mux29.IN10
input_5[3] => Mux28.IN10
input_5[4] => Mux27.IN10
input_5[5] => Mux26.IN10
input_5[6] => Mux25.IN10
input_5[7] => Mux24.IN10
input_5[8] => Mux23.IN10
input_5[9] => Mux22.IN10
input_5[10] => Mux21.IN10
input_5[11] => Mux20.IN10
input_5[12] => Mux19.IN10
input_5[13] => Mux18.IN10
input_5[14] => Mux17.IN10
input_5[15] => Mux16.IN10
input_5[16] => Mux15.IN10
input_5[17] => Mux14.IN10
input_5[18] => Mux13.IN10
input_5[19] => Mux12.IN10
input_5[20] => Mux11.IN10
input_5[21] => Mux10.IN10
input_5[22] => Mux9.IN10
input_5[23] => Mux8.IN10
input_5[24] => Mux7.IN10
input_5[25] => Mux6.IN10
input_5[26] => Mux5.IN10
input_5[27] => Mux4.IN10
input_5[28] => Mux3.IN10
input_5[29] => Mux2.IN10
input_5[30] => Mux1.IN10
input_5[31] => Mux0.IN10
input_6[0] => Mux31.IN11
input_6[1] => Mux30.IN11
input_6[2] => Mux29.IN11
input_6[3] => Mux28.IN11
input_6[4] => Mux27.IN11
input_6[5] => Mux26.IN11
input_6[6] => Mux25.IN11
input_6[7] => Mux24.IN11
input_6[8] => Mux23.IN11
input_6[9] => Mux22.IN11
input_6[10] => Mux21.IN11
input_6[11] => Mux20.IN11
input_6[12] => Mux19.IN11
input_6[13] => Mux18.IN11
input_6[14] => Mux17.IN11
input_6[15] => Mux16.IN11
input_6[16] => Mux15.IN11
input_6[17] => Mux14.IN11
input_6[18] => Mux13.IN11
input_6[19] => Mux12.IN11
input_6[20] => Mux11.IN11
input_6[21] => Mux10.IN11
input_6[22] => Mux9.IN11
input_6[23] => Mux8.IN11
input_6[24] => Mux7.IN11
input_6[25] => Mux6.IN11
input_6[26] => Mux5.IN11
input_6[27] => Mux4.IN11
input_6[28] => Mux3.IN11
input_6[29] => Mux2.IN11
input_6[30] => Mux1.IN11
input_6[31] => Mux0.IN11
input_7[0] => Mux31.IN12
input_7[1] => Mux30.IN12
input_7[2] => Mux29.IN12
input_7[3] => Mux28.IN12
input_7[4] => Mux27.IN12
input_7[5] => Mux26.IN12
input_7[6] => Mux25.IN12
input_7[7] => Mux24.IN12
input_7[8] => Mux23.IN12
input_7[9] => Mux22.IN12
input_7[10] => Mux21.IN12
input_7[11] => Mux20.IN12
input_7[12] => Mux19.IN12
input_7[13] => Mux18.IN12
input_7[14] => Mux17.IN12
input_7[15] => Mux16.IN12
input_7[16] => Mux15.IN12
input_7[17] => Mux14.IN12
input_7[18] => Mux13.IN12
input_7[19] => Mux12.IN12
input_7[20] => Mux11.IN12
input_7[21] => Mux10.IN12
input_7[22] => Mux9.IN12
input_7[23] => Mux8.IN12
input_7[24] => Mux7.IN12
input_7[25] => Mux6.IN12
input_7[26] => Mux5.IN12
input_7[27] => Mux4.IN12
input_7[28] => Mux3.IN12
input_7[29] => Mux2.IN12
input_7[30] => Mux1.IN12
input_7[31] => Mux0.IN12
input_8[0] => Mux31.IN13
input_8[1] => Mux30.IN13
input_8[2] => Mux29.IN13
input_8[3] => Mux28.IN13
input_8[4] => Mux27.IN13
input_8[5] => Mux26.IN13
input_8[6] => Mux25.IN13
input_8[7] => Mux24.IN13
input_8[8] => Mux23.IN13
input_8[9] => Mux22.IN13
input_8[10] => Mux21.IN13
input_8[11] => Mux20.IN13
input_8[12] => Mux19.IN13
input_8[13] => Mux18.IN13
input_8[14] => Mux17.IN13
input_8[15] => Mux16.IN13
input_8[16] => Mux15.IN13
input_8[17] => Mux14.IN13
input_8[18] => Mux13.IN13
input_8[19] => Mux12.IN13
input_8[20] => Mux11.IN13
input_8[21] => Mux10.IN13
input_8[22] => Mux9.IN13
input_8[23] => Mux8.IN13
input_8[24] => Mux7.IN13
input_8[25] => Mux6.IN13
input_8[26] => Mux5.IN13
input_8[27] => Mux4.IN13
input_8[28] => Mux3.IN13
input_8[29] => Mux2.IN13
input_8[30] => Mux1.IN13
input_8[31] => Mux0.IN13
input_9[0] => Mux31.IN14
input_9[1] => Mux30.IN14
input_9[2] => Mux29.IN14
input_9[3] => Mux28.IN14
input_9[4] => Mux27.IN14
input_9[5] => Mux26.IN14
input_9[6] => Mux25.IN14
input_9[7] => Mux24.IN14
input_9[8] => Mux23.IN14
input_9[9] => Mux22.IN14
input_9[10] => Mux21.IN14
input_9[11] => Mux20.IN14
input_9[12] => Mux19.IN14
input_9[13] => Mux18.IN14
input_9[14] => Mux17.IN14
input_9[15] => Mux16.IN14
input_9[16] => Mux15.IN14
input_9[17] => Mux14.IN14
input_9[18] => Mux13.IN14
input_9[19] => Mux12.IN14
input_9[20] => Mux11.IN14
input_9[21] => Mux10.IN14
input_9[22] => Mux9.IN14
input_9[23] => Mux8.IN14
input_9[24] => Mux7.IN14
input_9[25] => Mux6.IN14
input_9[26] => Mux5.IN14
input_9[27] => Mux4.IN14
input_9[28] => Mux3.IN14
input_9[29] => Mux2.IN14
input_9[30] => Mux1.IN14
input_9[31] => Mux0.IN14
input_10[0] => Mux31.IN15
input_10[1] => Mux30.IN15
input_10[2] => Mux29.IN15
input_10[3] => Mux28.IN15
input_10[4] => Mux27.IN15
input_10[5] => Mux26.IN15
input_10[6] => Mux25.IN15
input_10[7] => Mux24.IN15
input_10[8] => Mux23.IN15
input_10[9] => Mux22.IN15
input_10[10] => Mux21.IN15
input_10[11] => Mux20.IN15
input_10[12] => Mux19.IN15
input_10[13] => Mux18.IN15
input_10[14] => Mux17.IN15
input_10[15] => Mux16.IN15
input_10[16] => Mux15.IN15
input_10[17] => Mux14.IN15
input_10[18] => Mux13.IN15
input_10[19] => Mux12.IN15
input_10[20] => Mux11.IN15
input_10[21] => Mux10.IN15
input_10[22] => Mux9.IN15
input_10[23] => Mux8.IN15
input_10[24] => Mux7.IN15
input_10[25] => Mux6.IN15
input_10[26] => Mux5.IN15
input_10[27] => Mux4.IN15
input_10[28] => Mux3.IN15
input_10[29] => Mux2.IN15
input_10[30] => Mux1.IN15
input_10[31] => Mux0.IN15
input_11[0] => Mux31.IN16
input_11[1] => Mux30.IN16
input_11[2] => Mux29.IN16
input_11[3] => Mux28.IN16
input_11[4] => Mux27.IN16
input_11[5] => Mux26.IN16
input_11[6] => Mux25.IN16
input_11[7] => Mux24.IN16
input_11[8] => Mux23.IN16
input_11[9] => Mux22.IN16
input_11[10] => Mux21.IN16
input_11[11] => Mux20.IN16
input_11[12] => Mux19.IN16
input_11[13] => Mux18.IN16
input_11[14] => Mux17.IN16
input_11[15] => Mux16.IN16
input_11[16] => Mux15.IN16
input_11[17] => Mux14.IN16
input_11[18] => Mux13.IN16
input_11[19] => Mux12.IN16
input_11[20] => Mux11.IN16
input_11[21] => Mux10.IN16
input_11[22] => Mux9.IN16
input_11[23] => Mux8.IN16
input_11[24] => Mux7.IN16
input_11[25] => Mux6.IN16
input_11[26] => Mux5.IN16
input_11[27] => Mux4.IN16
input_11[28] => Mux3.IN16
input_11[29] => Mux2.IN16
input_11[30] => Mux1.IN16
input_11[31] => Mux0.IN16
input_12[0] => Mux31.IN17
input_12[1] => Mux30.IN17
input_12[2] => Mux29.IN17
input_12[3] => Mux28.IN17
input_12[4] => Mux27.IN17
input_12[5] => Mux26.IN17
input_12[6] => Mux25.IN17
input_12[7] => Mux24.IN17
input_12[8] => Mux23.IN17
input_12[9] => Mux22.IN17
input_12[10] => Mux21.IN17
input_12[11] => Mux20.IN17
input_12[12] => Mux19.IN17
input_12[13] => Mux18.IN17
input_12[14] => Mux17.IN17
input_12[15] => Mux16.IN17
input_12[16] => Mux15.IN17
input_12[17] => Mux14.IN17
input_12[18] => Mux13.IN17
input_12[19] => Mux12.IN17
input_12[20] => Mux11.IN17
input_12[21] => Mux10.IN17
input_12[22] => Mux9.IN17
input_12[23] => Mux8.IN17
input_12[24] => Mux7.IN17
input_12[25] => Mux6.IN17
input_12[26] => Mux5.IN17
input_12[27] => Mux4.IN17
input_12[28] => Mux3.IN17
input_12[29] => Mux2.IN17
input_12[30] => Mux1.IN17
input_12[31] => Mux0.IN17
input_13[0] => Mux31.IN18
input_13[1] => Mux30.IN18
input_13[2] => Mux29.IN18
input_13[3] => Mux28.IN18
input_13[4] => Mux27.IN18
input_13[5] => Mux26.IN18
input_13[6] => Mux25.IN18
input_13[7] => Mux24.IN18
input_13[8] => Mux23.IN18
input_13[9] => Mux22.IN18
input_13[10] => Mux21.IN18
input_13[11] => Mux20.IN18
input_13[12] => Mux19.IN18
input_13[13] => Mux18.IN18
input_13[14] => Mux17.IN18
input_13[15] => Mux16.IN18
input_13[16] => Mux15.IN18
input_13[17] => Mux14.IN18
input_13[18] => Mux13.IN18
input_13[19] => Mux12.IN18
input_13[20] => Mux11.IN18
input_13[21] => Mux10.IN18
input_13[22] => Mux9.IN18
input_13[23] => Mux8.IN18
input_13[24] => Mux7.IN18
input_13[25] => Mux6.IN18
input_13[26] => Mux5.IN18
input_13[27] => Mux4.IN18
input_13[28] => Mux3.IN18
input_13[29] => Mux2.IN18
input_13[30] => Mux1.IN18
input_13[31] => Mux0.IN18
input_14[0] => Mux31.IN19
input_14[1] => Mux30.IN19
input_14[2] => Mux29.IN19
input_14[3] => Mux28.IN19
input_14[4] => Mux27.IN19
input_14[5] => Mux26.IN19
input_14[6] => Mux25.IN19
input_14[7] => Mux24.IN19
input_14[8] => Mux23.IN19
input_14[9] => Mux22.IN19
input_14[10] => Mux21.IN19
input_14[11] => Mux20.IN19
input_14[12] => Mux19.IN19
input_14[13] => Mux18.IN19
input_14[14] => Mux17.IN19
input_14[15] => Mux16.IN19
input_14[16] => Mux15.IN19
input_14[17] => Mux14.IN19
input_14[18] => Mux13.IN19
input_14[19] => Mux12.IN19
input_14[20] => Mux11.IN19
input_14[21] => Mux10.IN19
input_14[22] => Mux9.IN19
input_14[23] => Mux8.IN19
input_14[24] => Mux7.IN19
input_14[25] => Mux6.IN19
input_14[26] => Mux5.IN19
input_14[27] => Mux4.IN19
input_14[28] => Mux3.IN19
input_14[29] => Mux2.IN19
input_14[30] => Mux1.IN19
input_14[31] => Mux0.IN19
input_15[0] => Mux31.IN20
input_15[1] => Mux30.IN20
input_15[2] => Mux29.IN20
input_15[3] => Mux28.IN20
input_15[4] => Mux27.IN20
input_15[5] => Mux26.IN20
input_15[6] => Mux25.IN20
input_15[7] => Mux24.IN20
input_15[8] => Mux23.IN20
input_15[9] => Mux22.IN20
input_15[10] => Mux21.IN20
input_15[11] => Mux20.IN20
input_15[12] => Mux19.IN20
input_15[13] => Mux18.IN20
input_15[14] => Mux17.IN20
input_15[15] => Mux16.IN20
input_15[16] => Mux15.IN20
input_15[17] => Mux14.IN20
input_15[18] => Mux13.IN20
input_15[19] => Mux12.IN20
input_15[20] => Mux11.IN20
input_15[21] => Mux10.IN20
input_15[22] => Mux9.IN20
input_15[23] => Mux8.IN20
input_15[24] => Mux7.IN20
input_15[25] => Mux6.IN20
input_15[26] => Mux5.IN20
input_15[27] => Mux4.IN20
input_15[28] => Mux3.IN20
input_15[29] => Mux2.IN20
input_15[30] => Mux1.IN20
input_15[31] => Mux0.IN20
input_16[0] => Mux31.IN21
input_16[1] => Mux30.IN21
input_16[2] => Mux29.IN21
input_16[3] => Mux28.IN21
input_16[4] => Mux27.IN21
input_16[5] => Mux26.IN21
input_16[6] => Mux25.IN21
input_16[7] => Mux24.IN21
input_16[8] => Mux23.IN21
input_16[9] => Mux22.IN21
input_16[10] => Mux21.IN21
input_16[11] => Mux20.IN21
input_16[12] => Mux19.IN21
input_16[13] => Mux18.IN21
input_16[14] => Mux17.IN21
input_16[15] => Mux16.IN21
input_16[16] => Mux15.IN21
input_16[17] => Mux14.IN21
input_16[18] => Mux13.IN21
input_16[19] => Mux12.IN21
input_16[20] => Mux11.IN21
input_16[21] => Mux10.IN21
input_16[22] => Mux9.IN21
input_16[23] => Mux8.IN21
input_16[24] => Mux7.IN21
input_16[25] => Mux6.IN21
input_16[26] => Mux5.IN21
input_16[27] => Mux4.IN21
input_16[28] => Mux3.IN21
input_16[29] => Mux2.IN21
input_16[30] => Mux1.IN21
input_16[31] => Mux0.IN21
input_17[0] => Mux31.IN22
input_17[1] => Mux30.IN22
input_17[2] => Mux29.IN22
input_17[3] => Mux28.IN22
input_17[4] => Mux27.IN22
input_17[5] => Mux26.IN22
input_17[6] => Mux25.IN22
input_17[7] => Mux24.IN22
input_17[8] => Mux23.IN22
input_17[9] => Mux22.IN22
input_17[10] => Mux21.IN22
input_17[11] => Mux20.IN22
input_17[12] => Mux19.IN22
input_17[13] => Mux18.IN22
input_17[14] => Mux17.IN22
input_17[15] => Mux16.IN22
input_17[16] => Mux15.IN22
input_17[17] => Mux14.IN22
input_17[18] => Mux13.IN22
input_17[19] => Mux12.IN22
input_17[20] => Mux11.IN22
input_17[21] => Mux10.IN22
input_17[22] => Mux9.IN22
input_17[23] => Mux8.IN22
input_17[24] => Mux7.IN22
input_17[25] => Mux6.IN22
input_17[26] => Mux5.IN22
input_17[27] => Mux4.IN22
input_17[28] => Mux3.IN22
input_17[29] => Mux2.IN22
input_17[30] => Mux1.IN22
input_17[31] => Mux0.IN22
input_18[0] => Mux31.IN23
input_18[1] => Mux30.IN23
input_18[2] => Mux29.IN23
input_18[3] => Mux28.IN23
input_18[4] => Mux27.IN23
input_18[5] => Mux26.IN23
input_18[6] => Mux25.IN23
input_18[7] => Mux24.IN23
input_18[8] => Mux23.IN23
input_18[9] => Mux22.IN23
input_18[10] => Mux21.IN23
input_18[11] => Mux20.IN23
input_18[12] => Mux19.IN23
input_18[13] => Mux18.IN23
input_18[14] => Mux17.IN23
input_18[15] => Mux16.IN23
input_18[16] => Mux15.IN23
input_18[17] => Mux14.IN23
input_18[18] => Mux13.IN23
input_18[19] => Mux12.IN23
input_18[20] => Mux11.IN23
input_18[21] => Mux10.IN23
input_18[22] => Mux9.IN23
input_18[23] => Mux8.IN23
input_18[24] => Mux7.IN23
input_18[25] => Mux6.IN23
input_18[26] => Mux5.IN23
input_18[27] => Mux4.IN23
input_18[28] => Mux3.IN23
input_18[29] => Mux2.IN23
input_18[30] => Mux1.IN23
input_18[31] => Mux0.IN23
input_19[0] => Mux31.IN24
input_19[1] => Mux30.IN24
input_19[2] => Mux29.IN24
input_19[3] => Mux28.IN24
input_19[4] => Mux27.IN24
input_19[5] => Mux26.IN24
input_19[6] => Mux25.IN24
input_19[7] => Mux24.IN24
input_19[8] => Mux23.IN24
input_19[9] => Mux22.IN24
input_19[10] => Mux21.IN24
input_19[11] => Mux20.IN24
input_19[12] => Mux19.IN24
input_19[13] => Mux18.IN24
input_19[14] => Mux17.IN24
input_19[15] => Mux16.IN24
input_19[16] => Mux15.IN24
input_19[17] => Mux14.IN24
input_19[18] => Mux13.IN24
input_19[19] => Mux12.IN24
input_19[20] => Mux11.IN24
input_19[21] => Mux10.IN24
input_19[22] => Mux9.IN24
input_19[23] => Mux8.IN24
input_19[24] => Mux7.IN24
input_19[25] => Mux6.IN24
input_19[26] => Mux5.IN24
input_19[27] => Mux4.IN24
input_19[28] => Mux3.IN24
input_19[29] => Mux2.IN24
input_19[30] => Mux1.IN24
input_19[31] => Mux0.IN24
input_20[0] => Mux31.IN25
input_20[1] => Mux30.IN25
input_20[2] => Mux29.IN25
input_20[3] => Mux28.IN25
input_20[4] => Mux27.IN25
input_20[5] => Mux26.IN25
input_20[6] => Mux25.IN25
input_20[7] => Mux24.IN25
input_20[8] => Mux23.IN25
input_20[9] => Mux22.IN25
input_20[10] => Mux21.IN25
input_20[11] => Mux20.IN25
input_20[12] => Mux19.IN25
input_20[13] => Mux18.IN25
input_20[14] => Mux17.IN25
input_20[15] => Mux16.IN25
input_20[16] => Mux15.IN25
input_20[17] => Mux14.IN25
input_20[18] => Mux13.IN25
input_20[19] => Mux12.IN25
input_20[20] => Mux11.IN25
input_20[21] => Mux10.IN25
input_20[22] => Mux9.IN25
input_20[23] => Mux8.IN25
input_20[24] => Mux7.IN25
input_20[25] => Mux6.IN25
input_20[26] => Mux5.IN25
input_20[27] => Mux4.IN25
input_20[28] => Mux3.IN25
input_20[29] => Mux2.IN25
input_20[30] => Mux1.IN25
input_20[31] => Mux0.IN25
input_21[0] => Mux31.IN26
input_21[1] => Mux30.IN26
input_21[2] => Mux29.IN26
input_21[3] => Mux28.IN26
input_21[4] => Mux27.IN26
input_21[5] => Mux26.IN26
input_21[6] => Mux25.IN26
input_21[7] => Mux24.IN26
input_21[8] => Mux23.IN26
input_21[9] => Mux22.IN26
input_21[10] => Mux21.IN26
input_21[11] => Mux20.IN26
input_21[12] => Mux19.IN26
input_21[13] => Mux18.IN26
input_21[14] => Mux17.IN26
input_21[15] => Mux16.IN26
input_21[16] => Mux15.IN26
input_21[17] => Mux14.IN26
input_21[18] => Mux13.IN26
input_21[19] => Mux12.IN26
input_21[20] => Mux11.IN26
input_21[21] => Mux10.IN26
input_21[22] => Mux9.IN26
input_21[23] => Mux8.IN26
input_21[24] => Mux7.IN26
input_21[25] => Mux6.IN26
input_21[26] => Mux5.IN26
input_21[27] => Mux4.IN26
input_21[28] => Mux3.IN26
input_21[29] => Mux2.IN26
input_21[30] => Mux1.IN26
input_21[31] => Mux0.IN26
input_22[0] => Mux31.IN27
input_22[1] => Mux30.IN27
input_22[2] => Mux29.IN27
input_22[3] => Mux28.IN27
input_22[4] => Mux27.IN27
input_22[5] => Mux26.IN27
input_22[6] => Mux25.IN27
input_22[7] => Mux24.IN27
input_22[8] => Mux23.IN27
input_22[9] => Mux22.IN27
input_22[10] => Mux21.IN27
input_22[11] => Mux20.IN27
input_22[12] => Mux19.IN27
input_22[13] => Mux18.IN27
input_22[14] => Mux17.IN27
input_22[15] => Mux16.IN27
input_22[16] => Mux15.IN27
input_22[17] => Mux14.IN27
input_22[18] => Mux13.IN27
input_22[19] => Mux12.IN27
input_22[20] => Mux11.IN27
input_22[21] => Mux10.IN27
input_22[22] => Mux9.IN27
input_22[23] => Mux8.IN27
input_22[24] => Mux7.IN27
input_22[25] => Mux6.IN27
input_22[26] => Mux5.IN27
input_22[27] => Mux4.IN27
input_22[28] => Mux3.IN27
input_22[29] => Mux2.IN27
input_22[30] => Mux1.IN27
input_22[31] => Mux0.IN27
input_23[0] => Mux31.IN28
input_23[1] => Mux30.IN28
input_23[2] => Mux29.IN28
input_23[3] => Mux28.IN28
input_23[4] => Mux27.IN28
input_23[5] => Mux26.IN28
input_23[6] => Mux25.IN28
input_23[7] => Mux24.IN28
input_23[8] => Mux23.IN28
input_23[9] => Mux22.IN28
input_23[10] => Mux21.IN28
input_23[11] => Mux20.IN28
input_23[12] => Mux19.IN28
input_23[13] => Mux18.IN28
input_23[14] => Mux17.IN28
input_23[15] => Mux16.IN28
input_23[16] => Mux15.IN28
input_23[17] => Mux14.IN28
input_23[18] => Mux13.IN28
input_23[19] => Mux12.IN28
input_23[20] => Mux11.IN28
input_23[21] => Mux10.IN28
input_23[22] => Mux9.IN28
input_23[23] => Mux8.IN28
input_23[24] => Mux7.IN28
input_23[25] => Mux6.IN28
input_23[26] => Mux5.IN28
input_23[27] => Mux4.IN28
input_23[28] => Mux3.IN28
input_23[29] => Mux2.IN28
input_23[30] => Mux1.IN28
input_23[31] => Mux0.IN28
input_24[0] => Mux31.IN29
input_24[1] => Mux30.IN29
input_24[2] => Mux29.IN29
input_24[3] => Mux28.IN29
input_24[4] => Mux27.IN29
input_24[5] => Mux26.IN29
input_24[6] => Mux25.IN29
input_24[7] => Mux24.IN29
input_24[8] => Mux23.IN29
input_24[9] => Mux22.IN29
input_24[10] => Mux21.IN29
input_24[11] => Mux20.IN29
input_24[12] => Mux19.IN29
input_24[13] => Mux18.IN29
input_24[14] => Mux17.IN29
input_24[15] => Mux16.IN29
input_24[16] => Mux15.IN29
input_24[17] => Mux14.IN29
input_24[18] => Mux13.IN29
input_24[19] => Mux12.IN29
input_24[20] => Mux11.IN29
input_24[21] => Mux10.IN29
input_24[22] => Mux9.IN29
input_24[23] => Mux8.IN29
input_24[24] => Mux7.IN29
input_24[25] => Mux6.IN29
input_24[26] => Mux5.IN29
input_24[27] => Mux4.IN29
input_24[28] => Mux3.IN29
input_24[29] => Mux2.IN29
input_24[30] => Mux1.IN29
input_24[31] => Mux0.IN29
input_25[0] => Mux31.IN30
input_25[1] => Mux30.IN30
input_25[2] => Mux29.IN30
input_25[3] => Mux28.IN30
input_25[4] => Mux27.IN30
input_25[5] => Mux26.IN30
input_25[6] => Mux25.IN30
input_25[7] => Mux24.IN30
input_25[8] => Mux23.IN30
input_25[9] => Mux22.IN30
input_25[10] => Mux21.IN30
input_25[11] => Mux20.IN30
input_25[12] => Mux19.IN30
input_25[13] => Mux18.IN30
input_25[14] => Mux17.IN30
input_25[15] => Mux16.IN30
input_25[16] => Mux15.IN30
input_25[17] => Mux14.IN30
input_25[18] => Mux13.IN30
input_25[19] => Mux12.IN30
input_25[20] => Mux11.IN30
input_25[21] => Mux10.IN30
input_25[22] => Mux9.IN30
input_25[23] => Mux8.IN30
input_25[24] => Mux7.IN30
input_25[25] => Mux6.IN30
input_25[26] => Mux5.IN30
input_25[27] => Mux4.IN30
input_25[28] => Mux3.IN30
input_25[29] => Mux2.IN30
input_25[30] => Mux1.IN30
input_25[31] => Mux0.IN30
input_26[0] => Mux31.IN31
input_26[1] => Mux30.IN31
input_26[2] => Mux29.IN31
input_26[3] => Mux28.IN31
input_26[4] => Mux27.IN31
input_26[5] => Mux26.IN31
input_26[6] => Mux25.IN31
input_26[7] => Mux24.IN31
input_26[8] => Mux23.IN31
input_26[9] => Mux22.IN31
input_26[10] => Mux21.IN31
input_26[11] => Mux20.IN31
input_26[12] => Mux19.IN31
input_26[13] => Mux18.IN31
input_26[14] => Mux17.IN31
input_26[15] => Mux16.IN31
input_26[16] => Mux15.IN31
input_26[17] => Mux14.IN31
input_26[18] => Mux13.IN31
input_26[19] => Mux12.IN31
input_26[20] => Mux11.IN31
input_26[21] => Mux10.IN31
input_26[22] => Mux9.IN31
input_26[23] => Mux8.IN31
input_26[24] => Mux7.IN31
input_26[25] => Mux6.IN31
input_26[26] => Mux5.IN31
input_26[27] => Mux4.IN31
input_26[28] => Mux3.IN31
input_26[29] => Mux2.IN31
input_26[30] => Mux1.IN31
input_26[31] => Mux0.IN31
input_27[0] => Mux31.IN32
input_27[1] => Mux30.IN32
input_27[2] => Mux29.IN32
input_27[3] => Mux28.IN32
input_27[4] => Mux27.IN32
input_27[5] => Mux26.IN32
input_27[6] => Mux25.IN32
input_27[7] => Mux24.IN32
input_27[8] => Mux23.IN32
input_27[9] => Mux22.IN32
input_27[10] => Mux21.IN32
input_27[11] => Mux20.IN32
input_27[12] => Mux19.IN32
input_27[13] => Mux18.IN32
input_27[14] => Mux17.IN32
input_27[15] => Mux16.IN32
input_27[16] => Mux15.IN32
input_27[17] => Mux14.IN32
input_27[18] => Mux13.IN32
input_27[19] => Mux12.IN32
input_27[20] => Mux11.IN32
input_27[21] => Mux10.IN32
input_27[22] => Mux9.IN32
input_27[23] => Mux8.IN32
input_27[24] => Mux7.IN32
input_27[25] => Mux6.IN32
input_27[26] => Mux5.IN32
input_27[27] => Mux4.IN32
input_27[28] => Mux3.IN32
input_27[29] => Mux2.IN32
input_27[30] => Mux1.IN32
input_27[31] => Mux0.IN32
input_28[0] => Mux31.IN33
input_28[1] => Mux30.IN33
input_28[2] => Mux29.IN33
input_28[3] => Mux28.IN33
input_28[4] => Mux27.IN33
input_28[5] => Mux26.IN33
input_28[6] => Mux25.IN33
input_28[7] => Mux24.IN33
input_28[8] => Mux23.IN33
input_28[9] => Mux22.IN33
input_28[10] => Mux21.IN33
input_28[11] => Mux20.IN33
input_28[12] => Mux19.IN33
input_28[13] => Mux18.IN33
input_28[14] => Mux17.IN33
input_28[15] => Mux16.IN33
input_28[16] => Mux15.IN33
input_28[17] => Mux14.IN33
input_28[18] => Mux13.IN33
input_28[19] => Mux12.IN33
input_28[20] => Mux11.IN33
input_28[21] => Mux10.IN33
input_28[22] => Mux9.IN33
input_28[23] => Mux8.IN33
input_28[24] => Mux7.IN33
input_28[25] => Mux6.IN33
input_28[26] => Mux5.IN33
input_28[27] => Mux4.IN33
input_28[28] => Mux3.IN33
input_28[29] => Mux2.IN33
input_28[30] => Mux1.IN33
input_28[31] => Mux0.IN33
input_29[0] => Mux31.IN34
input_29[1] => Mux30.IN34
input_29[2] => Mux29.IN34
input_29[3] => Mux28.IN34
input_29[4] => Mux27.IN34
input_29[5] => Mux26.IN34
input_29[6] => Mux25.IN34
input_29[7] => Mux24.IN34
input_29[8] => Mux23.IN34
input_29[9] => Mux22.IN34
input_29[10] => Mux21.IN34
input_29[11] => Mux20.IN34
input_29[12] => Mux19.IN34
input_29[13] => Mux18.IN34
input_29[14] => Mux17.IN34
input_29[15] => Mux16.IN34
input_29[16] => Mux15.IN34
input_29[17] => Mux14.IN34
input_29[18] => Mux13.IN34
input_29[19] => Mux12.IN34
input_29[20] => Mux11.IN34
input_29[21] => Mux10.IN34
input_29[22] => Mux9.IN34
input_29[23] => Mux8.IN34
input_29[24] => Mux7.IN34
input_29[25] => Mux6.IN34
input_29[26] => Mux5.IN34
input_29[27] => Mux4.IN34
input_29[28] => Mux3.IN34
input_29[29] => Mux2.IN34
input_29[30] => Mux1.IN34
input_29[31] => Mux0.IN34
input_30[0] => Mux31.IN35
input_30[1] => Mux30.IN35
input_30[2] => Mux29.IN35
input_30[3] => Mux28.IN35
input_30[4] => Mux27.IN35
input_30[5] => Mux26.IN35
input_30[6] => Mux25.IN35
input_30[7] => Mux24.IN35
input_30[8] => Mux23.IN35
input_30[9] => Mux22.IN35
input_30[10] => Mux21.IN35
input_30[11] => Mux20.IN35
input_30[12] => Mux19.IN35
input_30[13] => Mux18.IN35
input_30[14] => Mux17.IN35
input_30[15] => Mux16.IN35
input_30[16] => Mux15.IN35
input_30[17] => Mux14.IN35
input_30[18] => Mux13.IN35
input_30[19] => Mux12.IN35
input_30[20] => Mux11.IN35
input_30[21] => Mux10.IN35
input_30[22] => Mux9.IN35
input_30[23] => Mux8.IN35
input_30[24] => Mux7.IN35
input_30[25] => Mux6.IN35
input_30[26] => Mux5.IN35
input_30[27] => Mux4.IN35
input_30[28] => Mux3.IN35
input_30[29] => Mux2.IN35
input_30[30] => Mux1.IN35
input_30[31] => Mux0.IN35
input_31[0] => Mux31.IN36
input_31[1] => Mux30.IN36
input_31[2] => Mux29.IN36
input_31[3] => Mux28.IN36
input_31[4] => Mux27.IN36
input_31[5] => Mux26.IN36
input_31[6] => Mux25.IN36
input_31[7] => Mux24.IN36
input_31[8] => Mux23.IN36
input_31[9] => Mux22.IN36
input_31[10] => Mux21.IN36
input_31[11] => Mux20.IN36
input_31[12] => Mux19.IN36
input_31[13] => Mux18.IN36
input_31[14] => Mux17.IN36
input_31[15] => Mux16.IN36
input_31[16] => Mux15.IN36
input_31[17] => Mux14.IN36
input_31[18] => Mux13.IN36
input_31[19] => Mux12.IN36
input_31[20] => Mux11.IN36
input_31[21] => Mux10.IN36
input_31[22] => Mux9.IN36
input_31[23] => Mux8.IN36
input_31[24] => Mux7.IN36
input_31[25] => Mux6.IN36
input_31[26] => Mux5.IN36
input_31[27] => Mux4.IN36
input_31[28] => Mux3.IN36
input_31[29] => Mux2.IN36
input_31[30] => Mux1.IN36
input_31[31] => Mux0.IN36
output_0[0] <= Mux31.DB_MAX_OUTPUT_PORT_TYPE
output_0[1] <= Mux30.DB_MAX_OUTPUT_PORT_TYPE
output_0[2] <= Mux29.DB_MAX_OUTPUT_PORT_TYPE
output_0[3] <= Mux28.DB_MAX_OUTPUT_PORT_TYPE
output_0[4] <= Mux27.DB_MAX_OUTPUT_PORT_TYPE
output_0[5] <= Mux26.DB_MAX_OUTPUT_PORT_TYPE
output_0[6] <= Mux25.DB_MAX_OUTPUT_PORT_TYPE
output_0[7] <= Mux24.DB_MAX_OUTPUT_PORT_TYPE
output_0[8] <= Mux23.DB_MAX_OUTPUT_PORT_TYPE
output_0[9] <= Mux22.DB_MAX_OUTPUT_PORT_TYPE
output_0[10] <= Mux21.DB_MAX_OUTPUT_PORT_TYPE
output_0[11] <= Mux20.DB_MAX_OUTPUT_PORT_TYPE
output_0[12] <= Mux19.DB_MAX_OUTPUT_PORT_TYPE
output_0[13] <= Mux18.DB_MAX_OUTPUT_PORT_TYPE
output_0[14] <= Mux17.DB_MAX_OUTPUT_PORT_TYPE
output_0[15] <= Mux16.DB_MAX_OUTPUT_PORT_TYPE
output_0[16] <= Mux15.DB_MAX_OUTPUT_PORT_TYPE
output_0[17] <= Mux14.DB_MAX_OUTPUT_PORT_TYPE
output_0[18] <= Mux13.DB_MAX_OUTPUT_PORT_TYPE
output_0[19] <= Mux12.DB_MAX_OUTPUT_PORT_TYPE
output_0[20] <= Mux11.DB_MAX_OUTPUT_PORT_TYPE
output_0[21] <= Mux10.DB_MAX_OUTPUT_PORT_TYPE
output_0[22] <= Mux9.DB_MAX_OUTPUT_PORT_TYPE
output_0[23] <= Mux8.DB_MAX_OUTPUT_PORT_TYPE
output_0[24] <= Mux7.DB_MAX_OUTPUT_PORT_TYPE
output_0[25] <= Mux6.DB_MAX_OUTPUT_PORT_TYPE
output_0[26] <= Mux5.DB_MAX_OUTPUT_PORT_TYPE
output_0[27] <= Mux4.DB_MAX_OUTPUT_PORT_TYPE
output_0[28] <= Mux3.DB_MAX_OUTPUT_PORT_TYPE
output_0[29] <= Mux2.DB_MAX_OUTPUT_PORT_TYPE
output_0[30] <= Mux1.DB_MAX_OUTPUT_PORT_TYPE
output_0[31] <= Mux0.DB_MAX_OUTPUT_PORT_TYPE


|fpga_riscv32_minimal|datapath:datapath_0|register_bank:register_bank_0|mux32_1:output_2_mux
selection[0] => Mux0.IN4
selection[0] => Mux1.IN4
selection[0] => Mux2.IN4
selection[0] => Mux3.IN4
selection[0] => Mux4.IN4
selection[0] => Mux5.IN4
selection[0] => Mux6.IN4
selection[0] => Mux7.IN4
selection[0] => Mux8.IN4
selection[0] => Mux9.IN4
selection[0] => Mux10.IN4
selection[0] => Mux11.IN4
selection[0] => Mux12.IN4
selection[0] => Mux13.IN4
selection[0] => Mux14.IN4
selection[0] => Mux15.IN4
selection[0] => Mux16.IN4
selection[0] => Mux17.IN4
selection[0] => Mux18.IN4
selection[0] => Mux19.IN4
selection[0] => Mux20.IN4
selection[0] => Mux21.IN4
selection[0] => Mux22.IN4
selection[0] => Mux23.IN4
selection[0] => Mux24.IN4
selection[0] => Mux25.IN4
selection[0] => Mux26.IN4
selection[0] => Mux27.IN4
selection[0] => Mux28.IN4
selection[0] => Mux29.IN4
selection[0] => Mux30.IN4
selection[0] => Mux31.IN4
selection[1] => Mux0.IN3
selection[1] => Mux1.IN3
selection[1] => Mux2.IN3
selection[1] => Mux3.IN3
selection[1] => Mux4.IN3
selection[1] => Mux5.IN3
selection[1] => Mux6.IN3
selection[1] => Mux7.IN3
selection[1] => Mux8.IN3
selection[1] => Mux9.IN3
selection[1] => Mux10.IN3
selection[1] => Mux11.IN3
selection[1] => Mux12.IN3
selection[1] => Mux13.IN3
selection[1] => Mux14.IN3
selection[1] => Mux15.IN3
selection[1] => Mux16.IN3
selection[1] => Mux17.IN3
selection[1] => Mux18.IN3
selection[1] => Mux19.IN3
selection[1] => Mux20.IN3
selection[1] => Mux21.IN3
selection[1] => Mux22.IN3
selection[1] => Mux23.IN3
selection[1] => Mux24.IN3
selection[1] => Mux25.IN3
selection[1] => Mux26.IN3
selection[1] => Mux27.IN3
selection[1] => Mux28.IN3
selection[1] => Mux29.IN3
selection[1] => Mux30.IN3
selection[1] => Mux31.IN3
selection[2] => Mux0.IN2
selection[2] => Mux1.IN2
selection[2] => Mux2.IN2
selection[2] => Mux3.IN2
selection[2] => Mux4.IN2
selection[2] => Mux5.IN2
selection[2] => Mux6.IN2
selection[2] => Mux7.IN2
selection[2] => Mux8.IN2
selection[2] => Mux9.IN2
selection[2] => Mux10.IN2
selection[2] => Mux11.IN2
selection[2] => Mux12.IN2
selection[2] => Mux13.IN2
selection[2] => Mux14.IN2
selection[2] => Mux15.IN2
selection[2] => Mux16.IN2
selection[2] => Mux17.IN2
selection[2] => Mux18.IN2
selection[2] => Mux19.IN2
selection[2] => Mux20.IN2
selection[2] => Mux21.IN2
selection[2] => Mux22.IN2
selection[2] => Mux23.IN2
selection[2] => Mux24.IN2
selection[2] => Mux25.IN2
selection[2] => Mux26.IN2
selection[2] => Mux27.IN2
selection[2] => Mux28.IN2
selection[2] => Mux29.IN2
selection[2] => Mux30.IN2
selection[2] => Mux31.IN2
selection[3] => Mux0.IN1
selection[3] => Mux1.IN1
selection[3] => Mux2.IN1
selection[3] => Mux3.IN1
selection[3] => Mux4.IN1
selection[3] => Mux5.IN1
selection[3] => Mux6.IN1
selection[3] => Mux7.IN1
selection[3] => Mux8.IN1
selection[3] => Mux9.IN1
selection[3] => Mux10.IN1
selection[3] => Mux11.IN1
selection[3] => Mux12.IN1
selection[3] => Mux13.IN1
selection[3] => Mux14.IN1
selection[3] => Mux15.IN1
selection[3] => Mux16.IN1
selection[3] => Mux17.IN1
selection[3] => Mux18.IN1
selection[3] => Mux19.IN1
selection[3] => Mux20.IN1
selection[3] => Mux21.IN1
selection[3] => Mux22.IN1
selection[3] => Mux23.IN1
selection[3] => Mux24.IN1
selection[3] => Mux25.IN1
selection[3] => Mux26.IN1
selection[3] => Mux27.IN1
selection[3] => Mux28.IN1
selection[3] => Mux29.IN1
selection[3] => Mux30.IN1
selection[3] => Mux31.IN1
selection[4] => Mux0.IN0
selection[4] => Mux1.IN0
selection[4] => Mux2.IN0
selection[4] => Mux3.IN0
selection[4] => Mux4.IN0
selection[4] => Mux5.IN0
selection[4] => Mux6.IN0
selection[4] => Mux7.IN0
selection[4] => Mux8.IN0
selection[4] => Mux9.IN0
selection[4] => Mux10.IN0
selection[4] => Mux11.IN0
selection[4] => Mux12.IN0
selection[4] => Mux13.IN0
selection[4] => Mux14.IN0
selection[4] => Mux15.IN0
selection[4] => Mux16.IN0
selection[4] => Mux17.IN0
selection[4] => Mux18.IN0
selection[4] => Mux19.IN0
selection[4] => Mux20.IN0
selection[4] => Mux21.IN0
selection[4] => Mux22.IN0
selection[4] => Mux23.IN0
selection[4] => Mux24.IN0
selection[4] => Mux25.IN0
selection[4] => Mux26.IN0
selection[4] => Mux27.IN0
selection[4] => Mux28.IN0
selection[4] => Mux29.IN0
selection[4] => Mux30.IN0
selection[4] => Mux31.IN0
input_0[0] => Mux31.IN5
input_0[1] => Mux30.IN5
input_0[2] => Mux29.IN5
input_0[3] => Mux28.IN5
input_0[4] => Mux27.IN5
input_0[5] => Mux26.IN5
input_0[6] => Mux25.IN5
input_0[7] => Mux24.IN5
input_0[8] => Mux23.IN5
input_0[9] => Mux22.IN5
input_0[10] => Mux21.IN5
input_0[11] => Mux20.IN5
input_0[12] => Mux19.IN5
input_0[13] => Mux18.IN5
input_0[14] => Mux17.IN5
input_0[15] => Mux16.IN5
input_0[16] => Mux15.IN5
input_0[17] => Mux14.IN5
input_0[18] => Mux13.IN5
input_0[19] => Mux12.IN5
input_0[20] => Mux11.IN5
input_0[21] => Mux10.IN5
input_0[22] => Mux9.IN5
input_0[23] => Mux8.IN5
input_0[24] => Mux7.IN5
input_0[25] => Mux6.IN5
input_0[26] => Mux5.IN5
input_0[27] => Mux4.IN5
input_0[28] => Mux3.IN5
input_0[29] => Mux2.IN5
input_0[30] => Mux1.IN5
input_0[31] => Mux0.IN5
input_1[0] => Mux31.IN6
input_1[1] => Mux30.IN6
input_1[2] => Mux29.IN6
input_1[3] => Mux28.IN6
input_1[4] => Mux27.IN6
input_1[5] => Mux26.IN6
input_1[6] => Mux25.IN6
input_1[7] => Mux24.IN6
input_1[8] => Mux23.IN6
input_1[9] => Mux22.IN6
input_1[10] => Mux21.IN6
input_1[11] => Mux20.IN6
input_1[12] => Mux19.IN6
input_1[13] => Mux18.IN6
input_1[14] => Mux17.IN6
input_1[15] => Mux16.IN6
input_1[16] => Mux15.IN6
input_1[17] => Mux14.IN6
input_1[18] => Mux13.IN6
input_1[19] => Mux12.IN6
input_1[20] => Mux11.IN6
input_1[21] => Mux10.IN6
input_1[22] => Mux9.IN6
input_1[23] => Mux8.IN6
input_1[24] => Mux7.IN6
input_1[25] => Mux6.IN6
input_1[26] => Mux5.IN6
input_1[27] => Mux4.IN6
input_1[28] => Mux3.IN6
input_1[29] => Mux2.IN6
input_1[30] => Mux1.IN6
input_1[31] => Mux0.IN6
input_2[0] => Mux31.IN7
input_2[1] => Mux30.IN7
input_2[2] => Mux29.IN7
input_2[3] => Mux28.IN7
input_2[4] => Mux27.IN7
input_2[5] => Mux26.IN7
input_2[6] => Mux25.IN7
input_2[7] => Mux24.IN7
input_2[8] => Mux23.IN7
input_2[9] => Mux22.IN7
input_2[10] => Mux21.IN7
input_2[11] => Mux20.IN7
input_2[12] => Mux19.IN7
input_2[13] => Mux18.IN7
input_2[14] => Mux17.IN7
input_2[15] => Mux16.IN7
input_2[16] => Mux15.IN7
input_2[17] => Mux14.IN7
input_2[18] => Mux13.IN7
input_2[19] => Mux12.IN7
input_2[20] => Mux11.IN7
input_2[21] => Mux10.IN7
input_2[22] => Mux9.IN7
input_2[23] => Mux8.IN7
input_2[24] => Mux7.IN7
input_2[25] => Mux6.IN7
input_2[26] => Mux5.IN7
input_2[27] => Mux4.IN7
input_2[28] => Mux3.IN7
input_2[29] => Mux2.IN7
input_2[30] => Mux1.IN7
input_2[31] => Mux0.IN7
input_3[0] => Mux31.IN8
input_3[1] => Mux30.IN8
input_3[2] => Mux29.IN8
input_3[3] => Mux28.IN8
input_3[4] => Mux27.IN8
input_3[5] => Mux26.IN8
input_3[6] => Mux25.IN8
input_3[7] => Mux24.IN8
input_3[8] => Mux23.IN8
input_3[9] => Mux22.IN8
input_3[10] => Mux21.IN8
input_3[11] => Mux20.IN8
input_3[12] => Mux19.IN8
input_3[13] => Mux18.IN8
input_3[14] => Mux17.IN8
input_3[15] => Mux16.IN8
input_3[16] => Mux15.IN8
input_3[17] => Mux14.IN8
input_3[18] => Mux13.IN8
input_3[19] => Mux12.IN8
input_3[20] => Mux11.IN8
input_3[21] => Mux10.IN8
input_3[22] => Mux9.IN8
input_3[23] => Mux8.IN8
input_3[24] => Mux7.IN8
input_3[25] => Mux6.IN8
input_3[26] => Mux5.IN8
input_3[27] => Mux4.IN8
input_3[28] => Mux3.IN8
input_3[29] => Mux2.IN8
input_3[30] => Mux1.IN8
input_3[31] => Mux0.IN8
input_4[0] => Mux31.IN9
input_4[1] => Mux30.IN9
input_4[2] => Mux29.IN9
input_4[3] => Mux28.IN9
input_4[4] => Mux27.IN9
input_4[5] => Mux26.IN9
input_4[6] => Mux25.IN9
input_4[7] => Mux24.IN9
input_4[8] => Mux23.IN9
input_4[9] => Mux22.IN9
input_4[10] => Mux21.IN9
input_4[11] => Mux20.IN9
input_4[12] => Mux19.IN9
input_4[13] => Mux18.IN9
input_4[14] => Mux17.IN9
input_4[15] => Mux16.IN9
input_4[16] => Mux15.IN9
input_4[17] => Mux14.IN9
input_4[18] => Mux13.IN9
input_4[19] => Mux12.IN9
input_4[20] => Mux11.IN9
input_4[21] => Mux10.IN9
input_4[22] => Mux9.IN9
input_4[23] => Mux8.IN9
input_4[24] => Mux7.IN9
input_4[25] => Mux6.IN9
input_4[26] => Mux5.IN9
input_4[27] => Mux4.IN9
input_4[28] => Mux3.IN9
input_4[29] => Mux2.IN9
input_4[30] => Mux1.IN9
input_4[31] => Mux0.IN9
input_5[0] => Mux31.IN10
input_5[1] => Mux30.IN10
input_5[2] => Mux29.IN10
input_5[3] => Mux28.IN10
input_5[4] => Mux27.IN10
input_5[5] => Mux26.IN10
input_5[6] => Mux25.IN10
input_5[7] => Mux24.IN10
input_5[8] => Mux23.IN10
input_5[9] => Mux22.IN10
input_5[10] => Mux21.IN10
input_5[11] => Mux20.IN10
input_5[12] => Mux19.IN10
input_5[13] => Mux18.IN10
input_5[14] => Mux17.IN10
input_5[15] => Mux16.IN10
input_5[16] => Mux15.IN10
input_5[17] => Mux14.IN10
input_5[18] => Mux13.IN10
input_5[19] => Mux12.IN10
input_5[20] => Mux11.IN10
input_5[21] => Mux10.IN10
input_5[22] => Mux9.IN10
input_5[23] => Mux8.IN10
input_5[24] => Mux7.IN10
input_5[25] => Mux6.IN10
input_5[26] => Mux5.IN10
input_5[27] => Mux4.IN10
input_5[28] => Mux3.IN10
input_5[29] => Mux2.IN10
input_5[30] => Mux1.IN10
input_5[31] => Mux0.IN10
input_6[0] => Mux31.IN11
input_6[1] => Mux30.IN11
input_6[2] => Mux29.IN11
input_6[3] => Mux28.IN11
input_6[4] => Mux27.IN11
input_6[5] => Mux26.IN11
input_6[6] => Mux25.IN11
input_6[7] => Mux24.IN11
input_6[8] => Mux23.IN11
input_6[9] => Mux22.IN11
input_6[10] => Mux21.IN11
input_6[11] => Mux20.IN11
input_6[12] => Mux19.IN11
input_6[13] => Mux18.IN11
input_6[14] => Mux17.IN11
input_6[15] => Mux16.IN11
input_6[16] => Mux15.IN11
input_6[17] => Mux14.IN11
input_6[18] => Mux13.IN11
input_6[19] => Mux12.IN11
input_6[20] => Mux11.IN11
input_6[21] => Mux10.IN11
input_6[22] => Mux9.IN11
input_6[23] => Mux8.IN11
input_6[24] => Mux7.IN11
input_6[25] => Mux6.IN11
input_6[26] => Mux5.IN11
input_6[27] => Mux4.IN11
input_6[28] => Mux3.IN11
input_6[29] => Mux2.IN11
input_6[30] => Mux1.IN11
input_6[31] => Mux0.IN11
input_7[0] => Mux31.IN12
input_7[1] => Mux30.IN12
input_7[2] => Mux29.IN12
input_7[3] => Mux28.IN12
input_7[4] => Mux27.IN12
input_7[5] => Mux26.IN12
input_7[6] => Mux25.IN12
input_7[7] => Mux24.IN12
input_7[8] => Mux23.IN12
input_7[9] => Mux22.IN12
input_7[10] => Mux21.IN12
input_7[11] => Mux20.IN12
input_7[12] => Mux19.IN12
input_7[13] => Mux18.IN12
input_7[14] => Mux17.IN12
input_7[15] => Mux16.IN12
input_7[16] => Mux15.IN12
input_7[17] => Mux14.IN12
input_7[18] => Mux13.IN12
input_7[19] => Mux12.IN12
input_7[20] => Mux11.IN12
input_7[21] => Mux10.IN12
input_7[22] => Mux9.IN12
input_7[23] => Mux8.IN12
input_7[24] => Mux7.IN12
input_7[25] => Mux6.IN12
input_7[26] => Mux5.IN12
input_7[27] => Mux4.IN12
input_7[28] => Mux3.IN12
input_7[29] => Mux2.IN12
input_7[30] => Mux1.IN12
input_7[31] => Mux0.IN12
input_8[0] => Mux31.IN13
input_8[1] => Mux30.IN13
input_8[2] => Mux29.IN13
input_8[3] => Mux28.IN13
input_8[4] => Mux27.IN13
input_8[5] => Mux26.IN13
input_8[6] => Mux25.IN13
input_8[7] => Mux24.IN13
input_8[8] => Mux23.IN13
input_8[9] => Mux22.IN13
input_8[10] => Mux21.IN13
input_8[11] => Mux20.IN13
input_8[12] => Mux19.IN13
input_8[13] => Mux18.IN13
input_8[14] => Mux17.IN13
input_8[15] => Mux16.IN13
input_8[16] => Mux15.IN13
input_8[17] => Mux14.IN13
input_8[18] => Mux13.IN13
input_8[19] => Mux12.IN13
input_8[20] => Mux11.IN13
input_8[21] => Mux10.IN13
input_8[22] => Mux9.IN13
input_8[23] => Mux8.IN13
input_8[24] => Mux7.IN13
input_8[25] => Mux6.IN13
input_8[26] => Mux5.IN13
input_8[27] => Mux4.IN13
input_8[28] => Mux3.IN13
input_8[29] => Mux2.IN13
input_8[30] => Mux1.IN13
input_8[31] => Mux0.IN13
input_9[0] => Mux31.IN14
input_9[1] => Mux30.IN14
input_9[2] => Mux29.IN14
input_9[3] => Mux28.IN14
input_9[4] => Mux27.IN14
input_9[5] => Mux26.IN14
input_9[6] => Mux25.IN14
input_9[7] => Mux24.IN14
input_9[8] => Mux23.IN14
input_9[9] => Mux22.IN14
input_9[10] => Mux21.IN14
input_9[11] => Mux20.IN14
input_9[12] => Mux19.IN14
input_9[13] => Mux18.IN14
input_9[14] => Mux17.IN14
input_9[15] => Mux16.IN14
input_9[16] => Mux15.IN14
input_9[17] => Mux14.IN14
input_9[18] => Mux13.IN14
input_9[19] => Mux12.IN14
input_9[20] => Mux11.IN14
input_9[21] => Mux10.IN14
input_9[22] => Mux9.IN14
input_9[23] => Mux8.IN14
input_9[24] => Mux7.IN14
input_9[25] => Mux6.IN14
input_9[26] => Mux5.IN14
input_9[27] => Mux4.IN14
input_9[28] => Mux3.IN14
input_9[29] => Mux2.IN14
input_9[30] => Mux1.IN14
input_9[31] => Mux0.IN14
input_10[0] => Mux31.IN15
input_10[1] => Mux30.IN15
input_10[2] => Mux29.IN15
input_10[3] => Mux28.IN15
input_10[4] => Mux27.IN15
input_10[5] => Mux26.IN15
input_10[6] => Mux25.IN15
input_10[7] => Mux24.IN15
input_10[8] => Mux23.IN15
input_10[9] => Mux22.IN15
input_10[10] => Mux21.IN15
input_10[11] => Mux20.IN15
input_10[12] => Mux19.IN15
input_10[13] => Mux18.IN15
input_10[14] => Mux17.IN15
input_10[15] => Mux16.IN15
input_10[16] => Mux15.IN15
input_10[17] => Mux14.IN15
input_10[18] => Mux13.IN15
input_10[19] => Mux12.IN15
input_10[20] => Mux11.IN15
input_10[21] => Mux10.IN15
input_10[22] => Mux9.IN15
input_10[23] => Mux8.IN15
input_10[24] => Mux7.IN15
input_10[25] => Mux6.IN15
input_10[26] => Mux5.IN15
input_10[27] => Mux4.IN15
input_10[28] => Mux3.IN15
input_10[29] => Mux2.IN15
input_10[30] => Mux1.IN15
input_10[31] => Mux0.IN15
input_11[0] => Mux31.IN16
input_11[1] => Mux30.IN16
input_11[2] => Mux29.IN16
input_11[3] => Mux28.IN16
input_11[4] => Mux27.IN16
input_11[5] => Mux26.IN16
input_11[6] => Mux25.IN16
input_11[7] => Mux24.IN16
input_11[8] => Mux23.IN16
input_11[9] => Mux22.IN16
input_11[10] => Mux21.IN16
input_11[11] => Mux20.IN16
input_11[12] => Mux19.IN16
input_11[13] => Mux18.IN16
input_11[14] => Mux17.IN16
input_11[15] => Mux16.IN16
input_11[16] => Mux15.IN16
input_11[17] => Mux14.IN16
input_11[18] => Mux13.IN16
input_11[19] => Mux12.IN16
input_11[20] => Mux11.IN16
input_11[21] => Mux10.IN16
input_11[22] => Mux9.IN16
input_11[23] => Mux8.IN16
input_11[24] => Mux7.IN16
input_11[25] => Mux6.IN16
input_11[26] => Mux5.IN16
input_11[27] => Mux4.IN16
input_11[28] => Mux3.IN16
input_11[29] => Mux2.IN16
input_11[30] => Mux1.IN16
input_11[31] => Mux0.IN16
input_12[0] => Mux31.IN17
input_12[1] => Mux30.IN17
input_12[2] => Mux29.IN17
input_12[3] => Mux28.IN17
input_12[4] => Mux27.IN17
input_12[5] => Mux26.IN17
input_12[6] => Mux25.IN17
input_12[7] => Mux24.IN17
input_12[8] => Mux23.IN17
input_12[9] => Mux22.IN17
input_12[10] => Mux21.IN17
input_12[11] => Mux20.IN17
input_12[12] => Mux19.IN17
input_12[13] => Mux18.IN17
input_12[14] => Mux17.IN17
input_12[15] => Mux16.IN17
input_12[16] => Mux15.IN17
input_12[17] => Mux14.IN17
input_12[18] => Mux13.IN17
input_12[19] => Mux12.IN17
input_12[20] => Mux11.IN17
input_12[21] => Mux10.IN17
input_12[22] => Mux9.IN17
input_12[23] => Mux8.IN17
input_12[24] => Mux7.IN17
input_12[25] => Mux6.IN17
input_12[26] => Mux5.IN17
input_12[27] => Mux4.IN17
input_12[28] => Mux3.IN17
input_12[29] => Mux2.IN17
input_12[30] => Mux1.IN17
input_12[31] => Mux0.IN17
input_13[0] => Mux31.IN18
input_13[1] => Mux30.IN18
input_13[2] => Mux29.IN18
input_13[3] => Mux28.IN18
input_13[4] => Mux27.IN18
input_13[5] => Mux26.IN18
input_13[6] => Mux25.IN18
input_13[7] => Mux24.IN18
input_13[8] => Mux23.IN18
input_13[9] => Mux22.IN18
input_13[10] => Mux21.IN18
input_13[11] => Mux20.IN18
input_13[12] => Mux19.IN18
input_13[13] => Mux18.IN18
input_13[14] => Mux17.IN18
input_13[15] => Mux16.IN18
input_13[16] => Mux15.IN18
input_13[17] => Mux14.IN18
input_13[18] => Mux13.IN18
input_13[19] => Mux12.IN18
input_13[20] => Mux11.IN18
input_13[21] => Mux10.IN18
input_13[22] => Mux9.IN18
input_13[23] => Mux8.IN18
input_13[24] => Mux7.IN18
input_13[25] => Mux6.IN18
input_13[26] => Mux5.IN18
input_13[27] => Mux4.IN18
input_13[28] => Mux3.IN18
input_13[29] => Mux2.IN18
input_13[30] => Mux1.IN18
input_13[31] => Mux0.IN18
input_14[0] => Mux31.IN19
input_14[1] => Mux30.IN19
input_14[2] => Mux29.IN19
input_14[3] => Mux28.IN19
input_14[4] => Mux27.IN19
input_14[5] => Mux26.IN19
input_14[6] => Mux25.IN19
input_14[7] => Mux24.IN19
input_14[8] => Mux23.IN19
input_14[9] => Mux22.IN19
input_14[10] => Mux21.IN19
input_14[11] => Mux20.IN19
input_14[12] => Mux19.IN19
input_14[13] => Mux18.IN19
input_14[14] => Mux17.IN19
input_14[15] => Mux16.IN19
input_14[16] => Mux15.IN19
input_14[17] => Mux14.IN19
input_14[18] => Mux13.IN19
input_14[19] => Mux12.IN19
input_14[20] => Mux11.IN19
input_14[21] => Mux10.IN19
input_14[22] => Mux9.IN19
input_14[23] => Mux8.IN19
input_14[24] => Mux7.IN19
input_14[25] => Mux6.IN19
input_14[26] => Mux5.IN19
input_14[27] => Mux4.IN19
input_14[28] => Mux3.IN19
input_14[29] => Mux2.IN19
input_14[30] => Mux1.IN19
input_14[31] => Mux0.IN19
input_15[0] => Mux31.IN20
input_15[1] => Mux30.IN20
input_15[2] => Mux29.IN20
input_15[3] => Mux28.IN20
input_15[4] => Mux27.IN20
input_15[5] => Mux26.IN20
input_15[6] => Mux25.IN20
input_15[7] => Mux24.IN20
input_15[8] => Mux23.IN20
input_15[9] => Mux22.IN20
input_15[10] => Mux21.IN20
input_15[11] => Mux20.IN20
input_15[12] => Mux19.IN20
input_15[13] => Mux18.IN20
input_15[14] => Mux17.IN20
input_15[15] => Mux16.IN20
input_15[16] => Mux15.IN20
input_15[17] => Mux14.IN20
input_15[18] => Mux13.IN20
input_15[19] => Mux12.IN20
input_15[20] => Mux11.IN20
input_15[21] => Mux10.IN20
input_15[22] => Mux9.IN20
input_15[23] => Mux8.IN20
input_15[24] => Mux7.IN20
input_15[25] => Mux6.IN20
input_15[26] => Mux5.IN20
input_15[27] => Mux4.IN20
input_15[28] => Mux3.IN20
input_15[29] => Mux2.IN20
input_15[30] => Mux1.IN20
input_15[31] => Mux0.IN20
input_16[0] => Mux31.IN21
input_16[1] => Mux30.IN21
input_16[2] => Mux29.IN21
input_16[3] => Mux28.IN21
input_16[4] => Mux27.IN21
input_16[5] => Mux26.IN21
input_16[6] => Mux25.IN21
input_16[7] => Mux24.IN21
input_16[8] => Mux23.IN21
input_16[9] => Mux22.IN21
input_16[10] => Mux21.IN21
input_16[11] => Mux20.IN21
input_16[12] => Mux19.IN21
input_16[13] => Mux18.IN21
input_16[14] => Mux17.IN21
input_16[15] => Mux16.IN21
input_16[16] => Mux15.IN21
input_16[17] => Mux14.IN21
input_16[18] => Mux13.IN21
input_16[19] => Mux12.IN21
input_16[20] => Mux11.IN21
input_16[21] => Mux10.IN21
input_16[22] => Mux9.IN21
input_16[23] => Mux8.IN21
input_16[24] => Mux7.IN21
input_16[25] => Mux6.IN21
input_16[26] => Mux5.IN21
input_16[27] => Mux4.IN21
input_16[28] => Mux3.IN21
input_16[29] => Mux2.IN21
input_16[30] => Mux1.IN21
input_16[31] => Mux0.IN21
input_17[0] => Mux31.IN22
input_17[1] => Mux30.IN22
input_17[2] => Mux29.IN22
input_17[3] => Mux28.IN22
input_17[4] => Mux27.IN22
input_17[5] => Mux26.IN22
input_17[6] => Mux25.IN22
input_17[7] => Mux24.IN22
input_17[8] => Mux23.IN22
input_17[9] => Mux22.IN22
input_17[10] => Mux21.IN22
input_17[11] => Mux20.IN22
input_17[12] => Mux19.IN22
input_17[13] => Mux18.IN22
input_17[14] => Mux17.IN22
input_17[15] => Mux16.IN22
input_17[16] => Mux15.IN22
input_17[17] => Mux14.IN22
input_17[18] => Mux13.IN22
input_17[19] => Mux12.IN22
input_17[20] => Mux11.IN22
input_17[21] => Mux10.IN22
input_17[22] => Mux9.IN22
input_17[23] => Mux8.IN22
input_17[24] => Mux7.IN22
input_17[25] => Mux6.IN22
input_17[26] => Mux5.IN22
input_17[27] => Mux4.IN22
input_17[28] => Mux3.IN22
input_17[29] => Mux2.IN22
input_17[30] => Mux1.IN22
input_17[31] => Mux0.IN22
input_18[0] => Mux31.IN23
input_18[1] => Mux30.IN23
input_18[2] => Mux29.IN23
input_18[3] => Mux28.IN23
input_18[4] => Mux27.IN23
input_18[5] => Mux26.IN23
input_18[6] => Mux25.IN23
input_18[7] => Mux24.IN23
input_18[8] => Mux23.IN23
input_18[9] => Mux22.IN23
input_18[10] => Mux21.IN23
input_18[11] => Mux20.IN23
input_18[12] => Mux19.IN23
input_18[13] => Mux18.IN23
input_18[14] => Mux17.IN23
input_18[15] => Mux16.IN23
input_18[16] => Mux15.IN23
input_18[17] => Mux14.IN23
input_18[18] => Mux13.IN23
input_18[19] => Mux12.IN23
input_18[20] => Mux11.IN23
input_18[21] => Mux10.IN23
input_18[22] => Mux9.IN23
input_18[23] => Mux8.IN23
input_18[24] => Mux7.IN23
input_18[25] => Mux6.IN23
input_18[26] => Mux5.IN23
input_18[27] => Mux4.IN23
input_18[28] => Mux3.IN23
input_18[29] => Mux2.IN23
input_18[30] => Mux1.IN23
input_18[31] => Mux0.IN23
input_19[0] => Mux31.IN24
input_19[1] => Mux30.IN24
input_19[2] => Mux29.IN24
input_19[3] => Mux28.IN24
input_19[4] => Mux27.IN24
input_19[5] => Mux26.IN24
input_19[6] => Mux25.IN24
input_19[7] => Mux24.IN24
input_19[8] => Mux23.IN24
input_19[9] => Mux22.IN24
input_19[10] => Mux21.IN24
input_19[11] => Mux20.IN24
input_19[12] => Mux19.IN24
input_19[13] => Mux18.IN24
input_19[14] => Mux17.IN24
input_19[15] => Mux16.IN24
input_19[16] => Mux15.IN24
input_19[17] => Mux14.IN24
input_19[18] => Mux13.IN24
input_19[19] => Mux12.IN24
input_19[20] => Mux11.IN24
input_19[21] => Mux10.IN24
input_19[22] => Mux9.IN24
input_19[23] => Mux8.IN24
input_19[24] => Mux7.IN24
input_19[25] => Mux6.IN24
input_19[26] => Mux5.IN24
input_19[27] => Mux4.IN24
input_19[28] => Mux3.IN24
input_19[29] => Mux2.IN24
input_19[30] => Mux1.IN24
input_19[31] => Mux0.IN24
input_20[0] => Mux31.IN25
input_20[1] => Mux30.IN25
input_20[2] => Mux29.IN25
input_20[3] => Mux28.IN25
input_20[4] => Mux27.IN25
input_20[5] => Mux26.IN25
input_20[6] => Mux25.IN25
input_20[7] => Mux24.IN25
input_20[8] => Mux23.IN25
input_20[9] => Mux22.IN25
input_20[10] => Mux21.IN25
input_20[11] => Mux20.IN25
input_20[12] => Mux19.IN25
input_20[13] => Mux18.IN25
input_20[14] => Mux17.IN25
input_20[15] => Mux16.IN25
input_20[16] => Mux15.IN25
input_20[17] => Mux14.IN25
input_20[18] => Mux13.IN25
input_20[19] => Mux12.IN25
input_20[20] => Mux11.IN25
input_20[21] => Mux10.IN25
input_20[22] => Mux9.IN25
input_20[23] => Mux8.IN25
input_20[24] => Mux7.IN25
input_20[25] => Mux6.IN25
input_20[26] => Mux5.IN25
input_20[27] => Mux4.IN25
input_20[28] => Mux3.IN25
input_20[29] => Mux2.IN25
input_20[30] => Mux1.IN25
input_20[31] => Mux0.IN25
input_21[0] => Mux31.IN26
input_21[1] => Mux30.IN26
input_21[2] => Mux29.IN26
input_21[3] => Mux28.IN26
input_21[4] => Mux27.IN26
input_21[5] => Mux26.IN26
input_21[6] => Mux25.IN26
input_21[7] => Mux24.IN26
input_21[8] => Mux23.IN26
input_21[9] => Mux22.IN26
input_21[10] => Mux21.IN26
input_21[11] => Mux20.IN26
input_21[12] => Mux19.IN26
input_21[13] => Mux18.IN26
input_21[14] => Mux17.IN26
input_21[15] => Mux16.IN26
input_21[16] => Mux15.IN26
input_21[17] => Mux14.IN26
input_21[18] => Mux13.IN26
input_21[19] => Mux12.IN26
input_21[20] => Mux11.IN26
input_21[21] => Mux10.IN26
input_21[22] => Mux9.IN26
input_21[23] => Mux8.IN26
input_21[24] => Mux7.IN26
input_21[25] => Mux6.IN26
input_21[26] => Mux5.IN26
input_21[27] => Mux4.IN26
input_21[28] => Mux3.IN26
input_21[29] => Mux2.IN26
input_21[30] => Mux1.IN26
input_21[31] => Mux0.IN26
input_22[0] => Mux31.IN27
input_22[1] => Mux30.IN27
input_22[2] => Mux29.IN27
input_22[3] => Mux28.IN27
input_22[4] => Mux27.IN27
input_22[5] => Mux26.IN27
input_22[6] => Mux25.IN27
input_22[7] => Mux24.IN27
input_22[8] => Mux23.IN27
input_22[9] => Mux22.IN27
input_22[10] => Mux21.IN27
input_22[11] => Mux20.IN27
input_22[12] => Mux19.IN27
input_22[13] => Mux18.IN27
input_22[14] => Mux17.IN27
input_22[15] => Mux16.IN27
input_22[16] => Mux15.IN27
input_22[17] => Mux14.IN27
input_22[18] => Mux13.IN27
input_22[19] => Mux12.IN27
input_22[20] => Mux11.IN27
input_22[21] => Mux10.IN27
input_22[22] => Mux9.IN27
input_22[23] => Mux8.IN27
input_22[24] => Mux7.IN27
input_22[25] => Mux6.IN27
input_22[26] => Mux5.IN27
input_22[27] => Mux4.IN27
input_22[28] => Mux3.IN27
input_22[29] => Mux2.IN27
input_22[30] => Mux1.IN27
input_22[31] => Mux0.IN27
input_23[0] => Mux31.IN28
input_23[1] => Mux30.IN28
input_23[2] => Mux29.IN28
input_23[3] => Mux28.IN28
input_23[4] => Mux27.IN28
input_23[5] => Mux26.IN28
input_23[6] => Mux25.IN28
input_23[7] => Mux24.IN28
input_23[8] => Mux23.IN28
input_23[9] => Mux22.IN28
input_23[10] => Mux21.IN28
input_23[11] => Mux20.IN28
input_23[12] => Mux19.IN28
input_23[13] => Mux18.IN28
input_23[14] => Mux17.IN28
input_23[15] => Mux16.IN28
input_23[16] => Mux15.IN28
input_23[17] => Mux14.IN28
input_23[18] => Mux13.IN28
input_23[19] => Mux12.IN28
input_23[20] => Mux11.IN28
input_23[21] => Mux10.IN28
input_23[22] => Mux9.IN28
input_23[23] => Mux8.IN28
input_23[24] => Mux7.IN28
input_23[25] => Mux6.IN28
input_23[26] => Mux5.IN28
input_23[27] => Mux4.IN28
input_23[28] => Mux3.IN28
input_23[29] => Mux2.IN28
input_23[30] => Mux1.IN28
input_23[31] => Mux0.IN28
input_24[0] => Mux31.IN29
input_24[1] => Mux30.IN29
input_24[2] => Mux29.IN29
input_24[3] => Mux28.IN29
input_24[4] => Mux27.IN29
input_24[5] => Mux26.IN29
input_24[6] => Mux25.IN29
input_24[7] => Mux24.IN29
input_24[8] => Mux23.IN29
input_24[9] => Mux22.IN29
input_24[10] => Mux21.IN29
input_24[11] => Mux20.IN29
input_24[12] => Mux19.IN29
input_24[13] => Mux18.IN29
input_24[14] => Mux17.IN29
input_24[15] => Mux16.IN29
input_24[16] => Mux15.IN29
input_24[17] => Mux14.IN29
input_24[18] => Mux13.IN29
input_24[19] => Mux12.IN29
input_24[20] => Mux11.IN29
input_24[21] => Mux10.IN29
input_24[22] => Mux9.IN29
input_24[23] => Mux8.IN29
input_24[24] => Mux7.IN29
input_24[25] => Mux6.IN29
input_24[26] => Mux5.IN29
input_24[27] => Mux4.IN29
input_24[28] => Mux3.IN29
input_24[29] => Mux2.IN29
input_24[30] => Mux1.IN29
input_24[31] => Mux0.IN29
input_25[0] => Mux31.IN30
input_25[1] => Mux30.IN30
input_25[2] => Mux29.IN30
input_25[3] => Mux28.IN30
input_25[4] => Mux27.IN30
input_25[5] => Mux26.IN30
input_25[6] => Mux25.IN30
input_25[7] => Mux24.IN30
input_25[8] => Mux23.IN30
input_25[9] => Mux22.IN30
input_25[10] => Mux21.IN30
input_25[11] => Mux20.IN30
input_25[12] => Mux19.IN30
input_25[13] => Mux18.IN30
input_25[14] => Mux17.IN30
input_25[15] => Mux16.IN30
input_25[16] => Mux15.IN30
input_25[17] => Mux14.IN30
input_25[18] => Mux13.IN30
input_25[19] => Mux12.IN30
input_25[20] => Mux11.IN30
input_25[21] => Mux10.IN30
input_25[22] => Mux9.IN30
input_25[23] => Mux8.IN30
input_25[24] => Mux7.IN30
input_25[25] => Mux6.IN30
input_25[26] => Mux5.IN30
input_25[27] => Mux4.IN30
input_25[28] => Mux3.IN30
input_25[29] => Mux2.IN30
input_25[30] => Mux1.IN30
input_25[31] => Mux0.IN30
input_26[0] => Mux31.IN31
input_26[1] => Mux30.IN31
input_26[2] => Mux29.IN31
input_26[3] => Mux28.IN31
input_26[4] => Mux27.IN31
input_26[5] => Mux26.IN31
input_26[6] => Mux25.IN31
input_26[7] => Mux24.IN31
input_26[8] => Mux23.IN31
input_26[9] => Mux22.IN31
input_26[10] => Mux21.IN31
input_26[11] => Mux20.IN31
input_26[12] => Mux19.IN31
input_26[13] => Mux18.IN31
input_26[14] => Mux17.IN31
input_26[15] => Mux16.IN31
input_26[16] => Mux15.IN31
input_26[17] => Mux14.IN31
input_26[18] => Mux13.IN31
input_26[19] => Mux12.IN31
input_26[20] => Mux11.IN31
input_26[21] => Mux10.IN31
input_26[22] => Mux9.IN31
input_26[23] => Mux8.IN31
input_26[24] => Mux7.IN31
input_26[25] => Mux6.IN31
input_26[26] => Mux5.IN31
input_26[27] => Mux4.IN31
input_26[28] => Mux3.IN31
input_26[29] => Mux2.IN31
input_26[30] => Mux1.IN31
input_26[31] => Mux0.IN31
input_27[0] => Mux31.IN32
input_27[1] => Mux30.IN32
input_27[2] => Mux29.IN32
input_27[3] => Mux28.IN32
input_27[4] => Mux27.IN32
input_27[5] => Mux26.IN32
input_27[6] => Mux25.IN32
input_27[7] => Mux24.IN32
input_27[8] => Mux23.IN32
input_27[9] => Mux22.IN32
input_27[10] => Mux21.IN32
input_27[11] => Mux20.IN32
input_27[12] => Mux19.IN32
input_27[13] => Mux18.IN32
input_27[14] => Mux17.IN32
input_27[15] => Mux16.IN32
input_27[16] => Mux15.IN32
input_27[17] => Mux14.IN32
input_27[18] => Mux13.IN32
input_27[19] => Mux12.IN32
input_27[20] => Mux11.IN32
input_27[21] => Mux10.IN32
input_27[22] => Mux9.IN32
input_27[23] => Mux8.IN32
input_27[24] => Mux7.IN32
input_27[25] => Mux6.IN32
input_27[26] => Mux5.IN32
input_27[27] => Mux4.IN32
input_27[28] => Mux3.IN32
input_27[29] => Mux2.IN32
input_27[30] => Mux1.IN32
input_27[31] => Mux0.IN32
input_28[0] => Mux31.IN33
input_28[1] => Mux30.IN33
input_28[2] => Mux29.IN33
input_28[3] => Mux28.IN33
input_28[4] => Mux27.IN33
input_28[5] => Mux26.IN33
input_28[6] => Mux25.IN33
input_28[7] => Mux24.IN33
input_28[8] => Mux23.IN33
input_28[9] => Mux22.IN33
input_28[10] => Mux21.IN33
input_28[11] => Mux20.IN33
input_28[12] => Mux19.IN33
input_28[13] => Mux18.IN33
input_28[14] => Mux17.IN33
input_28[15] => Mux16.IN33
input_28[16] => Mux15.IN33
input_28[17] => Mux14.IN33
input_28[18] => Mux13.IN33
input_28[19] => Mux12.IN33
input_28[20] => Mux11.IN33
input_28[21] => Mux10.IN33
input_28[22] => Mux9.IN33
input_28[23] => Mux8.IN33
input_28[24] => Mux7.IN33
input_28[25] => Mux6.IN33
input_28[26] => Mux5.IN33
input_28[27] => Mux4.IN33
input_28[28] => Mux3.IN33
input_28[29] => Mux2.IN33
input_28[30] => Mux1.IN33
input_28[31] => Mux0.IN33
input_29[0] => Mux31.IN34
input_29[1] => Mux30.IN34
input_29[2] => Mux29.IN34
input_29[3] => Mux28.IN34
input_29[4] => Mux27.IN34
input_29[5] => Mux26.IN34
input_29[6] => Mux25.IN34
input_29[7] => Mux24.IN34
input_29[8] => Mux23.IN34
input_29[9] => Mux22.IN34
input_29[10] => Mux21.IN34
input_29[11] => Mux20.IN34
input_29[12] => Mux19.IN34
input_29[13] => Mux18.IN34
input_29[14] => Mux17.IN34
input_29[15] => Mux16.IN34
input_29[16] => Mux15.IN34
input_29[17] => Mux14.IN34
input_29[18] => Mux13.IN34
input_29[19] => Mux12.IN34
input_29[20] => Mux11.IN34
input_29[21] => Mux10.IN34
input_29[22] => Mux9.IN34
input_29[23] => Mux8.IN34
input_29[24] => Mux7.IN34
input_29[25] => Mux6.IN34
input_29[26] => Mux5.IN34
input_29[27] => Mux4.IN34
input_29[28] => Mux3.IN34
input_29[29] => Mux2.IN34
input_29[30] => Mux1.IN34
input_29[31] => Mux0.IN34
input_30[0] => Mux31.IN35
input_30[1] => Mux30.IN35
input_30[2] => Mux29.IN35
input_30[3] => Mux28.IN35
input_30[4] => Mux27.IN35
input_30[5] => Mux26.IN35
input_30[6] => Mux25.IN35
input_30[7] => Mux24.IN35
input_30[8] => Mux23.IN35
input_30[9] => Mux22.IN35
input_30[10] => Mux21.IN35
input_30[11] => Mux20.IN35
input_30[12] => Mux19.IN35
input_30[13] => Mux18.IN35
input_30[14] => Mux17.IN35
input_30[15] => Mux16.IN35
input_30[16] => Mux15.IN35
input_30[17] => Mux14.IN35
input_30[18] => Mux13.IN35
input_30[19] => Mux12.IN35
input_30[20] => Mux11.IN35
input_30[21] => Mux10.IN35
input_30[22] => Mux9.IN35
input_30[23] => Mux8.IN35
input_30[24] => Mux7.IN35
input_30[25] => Mux6.IN35
input_30[26] => Mux5.IN35
input_30[27] => Mux4.IN35
input_30[28] => Mux3.IN35
input_30[29] => Mux2.IN35
input_30[30] => Mux1.IN35
input_30[31] => Mux0.IN35
input_31[0] => Mux31.IN36
input_31[1] => Mux30.IN36
input_31[2] => Mux29.IN36
input_31[3] => Mux28.IN36
input_31[4] => Mux27.IN36
input_31[5] => Mux26.IN36
input_31[6] => Mux25.IN36
input_31[7] => Mux24.IN36
input_31[8] => Mux23.IN36
input_31[9] => Mux22.IN36
input_31[10] => Mux21.IN36
input_31[11] => Mux20.IN36
input_31[12] => Mux19.IN36
input_31[13] => Mux18.IN36
input_31[14] => Mux17.IN36
input_31[15] => Mux16.IN36
input_31[16] => Mux15.IN36
input_31[17] => Mux14.IN36
input_31[18] => Mux13.IN36
input_31[19] => Mux12.IN36
input_31[20] => Mux11.IN36
input_31[21] => Mux10.IN36
input_31[22] => Mux9.IN36
input_31[23] => Mux8.IN36
input_31[24] => Mux7.IN36
input_31[25] => Mux6.IN36
input_31[26] => Mux5.IN36
input_31[27] => Mux4.IN36
input_31[28] => Mux3.IN36
input_31[29] => Mux2.IN36
input_31[30] => Mux1.IN36
input_31[31] => Mux0.IN36
output_0[0] <= Mux31.DB_MAX_OUTPUT_PORT_TYPE
output_0[1] <= Mux30.DB_MAX_OUTPUT_PORT_TYPE
output_0[2] <= Mux29.DB_MAX_OUTPUT_PORT_TYPE
output_0[3] <= Mux28.DB_MAX_OUTPUT_PORT_TYPE
output_0[4] <= Mux27.DB_MAX_OUTPUT_PORT_TYPE
output_0[5] <= Mux26.DB_MAX_OUTPUT_PORT_TYPE
output_0[6] <= Mux25.DB_MAX_OUTPUT_PORT_TYPE
output_0[7] <= Mux24.DB_MAX_OUTPUT_PORT_TYPE
output_0[8] <= Mux23.DB_MAX_OUTPUT_PORT_TYPE
output_0[9] <= Mux22.DB_MAX_OUTPUT_PORT_TYPE
output_0[10] <= Mux21.DB_MAX_OUTPUT_PORT_TYPE
output_0[11] <= Mux20.DB_MAX_OUTPUT_PORT_TYPE
output_0[12] <= Mux19.DB_MAX_OUTPUT_PORT_TYPE
output_0[13] <= Mux18.DB_MAX_OUTPUT_PORT_TYPE
output_0[14] <= Mux17.DB_MAX_OUTPUT_PORT_TYPE
output_0[15] <= Mux16.DB_MAX_OUTPUT_PORT_TYPE
output_0[16] <= Mux15.DB_MAX_OUTPUT_PORT_TYPE
output_0[17] <= Mux14.DB_MAX_OUTPUT_PORT_TYPE
output_0[18] <= Mux13.DB_MAX_OUTPUT_PORT_TYPE
output_0[19] <= Mux12.DB_MAX_OUTPUT_PORT_TYPE
output_0[20] <= Mux11.DB_MAX_OUTPUT_PORT_TYPE
output_0[21] <= Mux10.DB_MAX_OUTPUT_PORT_TYPE
output_0[22] <= Mux9.DB_MAX_OUTPUT_PORT_TYPE
output_0[23] <= Mux8.DB_MAX_OUTPUT_PORT_TYPE
output_0[24] <= Mux7.DB_MAX_OUTPUT_PORT_TYPE
output_0[25] <= Mux6.DB_MAX_OUTPUT_PORT_TYPE
output_0[26] <= Mux5.DB_MAX_OUTPUT_PORT_TYPE
output_0[27] <= Mux4.DB_MAX_OUTPUT_PORT_TYPE
output_0[28] <= Mux3.DB_MAX_OUTPUT_PORT_TYPE
output_0[29] <= Mux2.DB_MAX_OUTPUT_PORT_TYPE
output_0[30] <= Mux1.DB_MAX_OUTPUT_PORT_TYPE
output_0[31] <= Mux0.DB_MAX_OUTPUT_PORT_TYPE


|fpga_riscv32_minimal|datapath:datapath_0|idex_register:ID_EX_PLR
clock => register4b:ALU_operation_reg.clock
clock => register1b:ALU_branch_reg.clock
clock => register3b:ALU_branch_control_reg.clock
clock => register1b:mux1_sel_reg.clock
clock => register1b:JTU_mux_sel_reg.clock
clock => register3b:data_format_reg.clock
clock => register1b:datamem_write_reg.clock
clock => register1b:jump_flag_reg.clock
clock => register2b:mux0_sel_reg.clock
clock => register1b:reg_file_write_reg.clock
clock => register5b:reg_file_write_address_reg.clock
clock => register32b:register_file_output_0_reg.clock
clock => register32b:register_file_output_1_reg.clock
clock => register32b:immediate_reg.clock
clock => register32b:instruction_address_reg.clock
clock => register5b:register_file_read_address_0_reg.clock
clock => register5b:register_file_read_address_1_reg.clock
clear => register4b:ALU_operation_reg.clear
clear => register1b:ALU_branch_reg.clear
clear => register3b:ALU_branch_control_reg.clear
clear => register1b:mux1_sel_reg.clear
clear => register1b:JTU_mux_sel_reg.clear
clear => register3b:data_format_reg.clear
clear => register1b:datamem_write_reg.clear
clear => register1b:jump_flag_reg.clear
clear => register2b:mux0_sel_reg.clear
clear => register1b:reg_file_write_reg.clear
clear => register5b:reg_file_write_address_reg.clear
clear => register32b:register_file_output_0_reg.clear
clear => register32b:register_file_output_1_reg.clear
clear => register32b:immediate_reg.clear
clear => register32b:instruction_address_reg.clear
clear => register5b:register_file_read_address_0_reg.clear
clear => register5b:register_file_read_address_1_reg.clear
ALU_operation_in[0] => register4b:ALU_operation_reg.reg_in[0]
ALU_operation_in[1] => register4b:ALU_operation_reg.reg_in[1]
ALU_operation_in[2] => register4b:ALU_operation_reg.reg_in[2]
ALU_operation_in[3] => register4b:ALU_operation_reg.reg_in[3]
ALU_branch_in => register1b:ALU_branch_reg.reg_in
ALU_branch_control_in[0] => register3b:ALU_branch_control_reg.reg_in[0]
ALU_branch_control_in[1] => register3b:ALU_branch_control_reg.reg_in[1]
ALU_branch_control_in[2] => register3b:ALU_branch_control_reg.reg_in[2]
mux1_sel_in => register1b:mux1_sel_reg.reg_in
JTU_mux_sel_in => register1b:JTU_mux_sel_reg.reg_in
data_format_in[0] => register3b:data_format_reg.reg_in[0]
data_format_in[1] => register3b:data_format_reg.reg_in[1]
data_format_in[2] => register3b:data_format_reg.reg_in[2]
datamem_write_in => register1b:datamem_write_reg.reg_in
jump_flag_in => register1b:jump_flag_reg.reg_in
mux0_sel_in[0] => register2b:mux0_sel_reg.reg_in[0]
mux0_sel_in[1] => register2b:mux0_sel_reg.reg_in[1]
reg_file_write_in => register1b:reg_file_write_reg.reg_in
reg_file_write_address_in[0] => register5b:reg_file_write_address_reg.reg_in[0]
reg_file_write_address_in[1] => register5b:reg_file_write_address_reg.reg_in[1]
reg_file_write_address_in[2] => register5b:reg_file_write_address_reg.reg_in[2]
reg_file_write_address_in[3] => register5b:reg_file_write_address_reg.reg_in[3]
reg_file_write_address_in[4] => register5b:reg_file_write_address_reg.reg_in[4]
register_file_read_address_0_in[0] => register5b:register_file_read_address_0_reg.reg_in[0]
register_file_read_address_0_in[1] => register5b:register_file_read_address_0_reg.reg_in[1]
register_file_read_address_0_in[2] => register5b:register_file_read_address_0_reg.reg_in[2]
register_file_read_address_0_in[3] => register5b:register_file_read_address_0_reg.reg_in[3]
register_file_read_address_0_in[4] => register5b:register_file_read_address_0_reg.reg_in[4]
register_file_read_address_1_in[0] => register5b:register_file_read_address_1_reg.reg_in[0]
register_file_read_address_1_in[1] => register5b:register_file_read_address_1_reg.reg_in[1]
register_file_read_address_1_in[2] => register5b:register_file_read_address_1_reg.reg_in[2]
register_file_read_address_1_in[3] => register5b:register_file_read_address_1_reg.reg_in[3]
register_file_read_address_1_in[4] => register5b:register_file_read_address_1_reg.reg_in[4]
register_file_output_0_in[0] => register32b:register_file_output_0_reg.reg_in[0]
register_file_output_0_in[1] => register32b:register_file_output_0_reg.reg_in[1]
register_file_output_0_in[2] => register32b:register_file_output_0_reg.reg_in[2]
register_file_output_0_in[3] => register32b:register_file_output_0_reg.reg_in[3]
register_file_output_0_in[4] => register32b:register_file_output_0_reg.reg_in[4]
register_file_output_0_in[5] => register32b:register_file_output_0_reg.reg_in[5]
register_file_output_0_in[6] => register32b:register_file_output_0_reg.reg_in[6]
register_file_output_0_in[7] => register32b:register_file_output_0_reg.reg_in[7]
register_file_output_0_in[8] => register32b:register_file_output_0_reg.reg_in[8]
register_file_output_0_in[9] => register32b:register_file_output_0_reg.reg_in[9]
register_file_output_0_in[10] => register32b:register_file_output_0_reg.reg_in[10]
register_file_output_0_in[11] => register32b:register_file_output_0_reg.reg_in[11]
register_file_output_0_in[12] => register32b:register_file_output_0_reg.reg_in[12]
register_file_output_0_in[13] => register32b:register_file_output_0_reg.reg_in[13]
register_file_output_0_in[14] => register32b:register_file_output_0_reg.reg_in[14]
register_file_output_0_in[15] => register32b:register_file_output_0_reg.reg_in[15]
register_file_output_0_in[16] => register32b:register_file_output_0_reg.reg_in[16]
register_file_output_0_in[17] => register32b:register_file_output_0_reg.reg_in[17]
register_file_output_0_in[18] => register32b:register_file_output_0_reg.reg_in[18]
register_file_output_0_in[19] => register32b:register_file_output_0_reg.reg_in[19]
register_file_output_0_in[20] => register32b:register_file_output_0_reg.reg_in[20]
register_file_output_0_in[21] => register32b:register_file_output_0_reg.reg_in[21]
register_file_output_0_in[22] => register32b:register_file_output_0_reg.reg_in[22]
register_file_output_0_in[23] => register32b:register_file_output_0_reg.reg_in[23]
register_file_output_0_in[24] => register32b:register_file_output_0_reg.reg_in[24]
register_file_output_0_in[25] => register32b:register_file_output_0_reg.reg_in[25]
register_file_output_0_in[26] => register32b:register_file_output_0_reg.reg_in[26]
register_file_output_0_in[27] => register32b:register_file_output_0_reg.reg_in[27]
register_file_output_0_in[28] => register32b:register_file_output_0_reg.reg_in[28]
register_file_output_0_in[29] => register32b:register_file_output_0_reg.reg_in[29]
register_file_output_0_in[30] => register32b:register_file_output_0_reg.reg_in[30]
register_file_output_0_in[31] => register32b:register_file_output_0_reg.reg_in[31]
register_file_output_1_in[0] => register32b:register_file_output_1_reg.reg_in[0]
register_file_output_1_in[1] => register32b:register_file_output_1_reg.reg_in[1]
register_file_output_1_in[2] => register32b:register_file_output_1_reg.reg_in[2]
register_file_output_1_in[3] => register32b:register_file_output_1_reg.reg_in[3]
register_file_output_1_in[4] => register32b:register_file_output_1_reg.reg_in[4]
register_file_output_1_in[5] => register32b:register_file_output_1_reg.reg_in[5]
register_file_output_1_in[6] => register32b:register_file_output_1_reg.reg_in[6]
register_file_output_1_in[7] => register32b:register_file_output_1_reg.reg_in[7]
register_file_output_1_in[8] => register32b:register_file_output_1_reg.reg_in[8]
register_file_output_1_in[9] => register32b:register_file_output_1_reg.reg_in[9]
register_file_output_1_in[10] => register32b:register_file_output_1_reg.reg_in[10]
register_file_output_1_in[11] => register32b:register_file_output_1_reg.reg_in[11]
register_file_output_1_in[12] => register32b:register_file_output_1_reg.reg_in[12]
register_file_output_1_in[13] => register32b:register_file_output_1_reg.reg_in[13]
register_file_output_1_in[14] => register32b:register_file_output_1_reg.reg_in[14]
register_file_output_1_in[15] => register32b:register_file_output_1_reg.reg_in[15]
register_file_output_1_in[16] => register32b:register_file_output_1_reg.reg_in[16]
register_file_output_1_in[17] => register32b:register_file_output_1_reg.reg_in[17]
register_file_output_1_in[18] => register32b:register_file_output_1_reg.reg_in[18]
register_file_output_1_in[19] => register32b:register_file_output_1_reg.reg_in[19]
register_file_output_1_in[20] => register32b:register_file_output_1_reg.reg_in[20]
register_file_output_1_in[21] => register32b:register_file_output_1_reg.reg_in[21]
register_file_output_1_in[22] => register32b:register_file_output_1_reg.reg_in[22]
register_file_output_1_in[23] => register32b:register_file_output_1_reg.reg_in[23]
register_file_output_1_in[24] => register32b:register_file_output_1_reg.reg_in[24]
register_file_output_1_in[25] => register32b:register_file_output_1_reg.reg_in[25]
register_file_output_1_in[26] => register32b:register_file_output_1_reg.reg_in[26]
register_file_output_1_in[27] => register32b:register_file_output_1_reg.reg_in[27]
register_file_output_1_in[28] => register32b:register_file_output_1_reg.reg_in[28]
register_file_output_1_in[29] => register32b:register_file_output_1_reg.reg_in[29]
register_file_output_1_in[30] => register32b:register_file_output_1_reg.reg_in[30]
register_file_output_1_in[31] => register32b:register_file_output_1_reg.reg_in[31]
immediate_in[0] => register32b:immediate_reg.reg_in[0]
immediate_in[1] => register32b:immediate_reg.reg_in[1]
immediate_in[2] => register32b:immediate_reg.reg_in[2]
immediate_in[3] => register32b:immediate_reg.reg_in[3]
immediate_in[4] => register32b:immediate_reg.reg_in[4]
immediate_in[5] => register32b:immediate_reg.reg_in[5]
immediate_in[6] => register32b:immediate_reg.reg_in[6]
immediate_in[7] => register32b:immediate_reg.reg_in[7]
immediate_in[8] => register32b:immediate_reg.reg_in[8]
immediate_in[9] => register32b:immediate_reg.reg_in[9]
immediate_in[10] => register32b:immediate_reg.reg_in[10]
immediate_in[11] => register32b:immediate_reg.reg_in[11]
immediate_in[12] => register32b:immediate_reg.reg_in[12]
immediate_in[13] => register32b:immediate_reg.reg_in[13]
immediate_in[14] => register32b:immediate_reg.reg_in[14]
immediate_in[15] => register32b:immediate_reg.reg_in[15]
immediate_in[16] => register32b:immediate_reg.reg_in[16]
immediate_in[17] => register32b:immediate_reg.reg_in[17]
immediate_in[18] => register32b:immediate_reg.reg_in[18]
immediate_in[19] => register32b:immediate_reg.reg_in[19]
immediate_in[20] => register32b:immediate_reg.reg_in[20]
immediate_in[21] => register32b:immediate_reg.reg_in[21]
immediate_in[22] => register32b:immediate_reg.reg_in[22]
immediate_in[23] => register32b:immediate_reg.reg_in[23]
immediate_in[24] => register32b:immediate_reg.reg_in[24]
immediate_in[25] => register32b:immediate_reg.reg_in[25]
immediate_in[26] => register32b:immediate_reg.reg_in[26]
immediate_in[27] => register32b:immediate_reg.reg_in[27]
immediate_in[28] => register32b:immediate_reg.reg_in[28]
immediate_in[29] => register32b:immediate_reg.reg_in[29]
immediate_in[30] => register32b:immediate_reg.reg_in[30]
immediate_in[31] => register32b:immediate_reg.reg_in[31]
instruction_address_in[0] => register32b:instruction_address_reg.reg_in[0]
instruction_address_in[1] => register32b:instruction_address_reg.reg_in[1]
instruction_address_in[2] => register32b:instruction_address_reg.reg_in[2]
instruction_address_in[3] => register32b:instruction_address_reg.reg_in[3]
instruction_address_in[4] => register32b:instruction_address_reg.reg_in[4]
instruction_address_in[5] => register32b:instruction_address_reg.reg_in[5]
instruction_address_in[6] => register32b:instruction_address_reg.reg_in[6]
instruction_address_in[7] => register32b:instruction_address_reg.reg_in[7]
instruction_address_in[8] => register32b:instruction_address_reg.reg_in[8]
instruction_address_in[9] => register32b:instruction_address_reg.reg_in[9]
instruction_address_in[10] => register32b:instruction_address_reg.reg_in[10]
instruction_address_in[11] => register32b:instruction_address_reg.reg_in[11]
instruction_address_in[12] => register32b:instruction_address_reg.reg_in[12]
instruction_address_in[13] => register32b:instruction_address_reg.reg_in[13]
instruction_address_in[14] => register32b:instruction_address_reg.reg_in[14]
instruction_address_in[15] => register32b:instruction_address_reg.reg_in[15]
instruction_address_in[16] => register32b:instruction_address_reg.reg_in[16]
instruction_address_in[17] => register32b:instruction_address_reg.reg_in[17]
instruction_address_in[18] => register32b:instruction_address_reg.reg_in[18]
instruction_address_in[19] => register32b:instruction_address_reg.reg_in[19]
instruction_address_in[20] => register32b:instruction_address_reg.reg_in[20]
instruction_address_in[21] => register32b:instruction_address_reg.reg_in[21]
instruction_address_in[22] => register32b:instruction_address_reg.reg_in[22]
instruction_address_in[23] => register32b:instruction_address_reg.reg_in[23]
instruction_address_in[24] => register32b:instruction_address_reg.reg_in[24]
instruction_address_in[25] => register32b:instruction_address_reg.reg_in[25]
instruction_address_in[26] => register32b:instruction_address_reg.reg_in[26]
instruction_address_in[27] => register32b:instruction_address_reg.reg_in[27]
instruction_address_in[28] => register32b:instruction_address_reg.reg_in[28]
instruction_address_in[29] => register32b:instruction_address_reg.reg_in[29]
instruction_address_in[30] => register32b:instruction_address_reg.reg_in[30]
instruction_address_in[31] => register32b:instruction_address_reg.reg_in[31]
ALU_operation_out[0] <= register4b:ALU_operation_reg.reg_out[0]
ALU_operation_out[1] <= register4b:ALU_operation_reg.reg_out[1]
ALU_operation_out[2] <= register4b:ALU_operation_reg.reg_out[2]
ALU_operation_out[3] <= register4b:ALU_operation_reg.reg_out[3]
ALU_branch_out <= register1b:ALU_branch_reg.reg_out
ALU_branch_control_out[0] <= register3b:ALU_branch_control_reg.reg_out[0]
ALU_branch_control_out[1] <= register3b:ALU_branch_control_reg.reg_out[1]
ALU_branch_control_out[2] <= register3b:ALU_branch_control_reg.reg_out[2]
mux1_sel_out <= register1b:mux1_sel_reg.reg_out
JTU_mux_sel_out <= register1b:JTU_mux_sel_reg.reg_out
data_format_out[0] <= register3b:data_format_reg.reg_out[0]
data_format_out[1] <= register3b:data_format_reg.reg_out[1]
data_format_out[2] <= register3b:data_format_reg.reg_out[2]
datamem_write_out <= register1b:datamem_write_reg.reg_out
jump_flag_out <= register1b:jump_flag_reg.reg_out
mux0_sel_out[0] <= register2b:mux0_sel_reg.reg_out[0]
mux0_sel_out[1] <= register2b:mux0_sel_reg.reg_out[1]
reg_file_write_out <= register1b:reg_file_write_reg.reg_out
reg_file_write_address_out[0] <= register5b:reg_file_write_address_reg.reg_out[0]
reg_file_write_address_out[1] <= register5b:reg_file_write_address_reg.reg_out[1]
reg_file_write_address_out[2] <= register5b:reg_file_write_address_reg.reg_out[2]
reg_file_write_address_out[3] <= register5b:reg_file_write_address_reg.reg_out[3]
reg_file_write_address_out[4] <= register5b:reg_file_write_address_reg.reg_out[4]
register_file_read_address_0_out[0] <= register5b:register_file_read_address_0_reg.reg_out[0]
register_file_read_address_0_out[1] <= register5b:register_file_read_address_0_reg.reg_out[1]
register_file_read_address_0_out[2] <= register5b:register_file_read_address_0_reg.reg_out[2]
register_file_read_address_0_out[3] <= register5b:register_file_read_address_0_reg.reg_out[3]
register_file_read_address_0_out[4] <= register5b:register_file_read_address_0_reg.reg_out[4]
register_file_read_address_1_out[0] <= register5b:register_file_read_address_1_reg.reg_out[0]
register_file_read_address_1_out[1] <= register5b:register_file_read_address_1_reg.reg_out[1]
register_file_read_address_1_out[2] <= register5b:register_file_read_address_1_reg.reg_out[2]
register_file_read_address_1_out[3] <= register5b:register_file_read_address_1_reg.reg_out[3]
register_file_read_address_1_out[4] <= register5b:register_file_read_address_1_reg.reg_out[4]
register_file_output_0_out[0] <= register32b:register_file_output_0_reg.reg_out[0]
register_file_output_0_out[1] <= register32b:register_file_output_0_reg.reg_out[1]
register_file_output_0_out[2] <= register32b:register_file_output_0_reg.reg_out[2]
register_file_output_0_out[3] <= register32b:register_file_output_0_reg.reg_out[3]
register_file_output_0_out[4] <= register32b:register_file_output_0_reg.reg_out[4]
register_file_output_0_out[5] <= register32b:register_file_output_0_reg.reg_out[5]
register_file_output_0_out[6] <= register32b:register_file_output_0_reg.reg_out[6]
register_file_output_0_out[7] <= register32b:register_file_output_0_reg.reg_out[7]
register_file_output_0_out[8] <= register32b:register_file_output_0_reg.reg_out[8]
register_file_output_0_out[9] <= register32b:register_file_output_0_reg.reg_out[9]
register_file_output_0_out[10] <= register32b:register_file_output_0_reg.reg_out[10]
register_file_output_0_out[11] <= register32b:register_file_output_0_reg.reg_out[11]
register_file_output_0_out[12] <= register32b:register_file_output_0_reg.reg_out[12]
register_file_output_0_out[13] <= register32b:register_file_output_0_reg.reg_out[13]
register_file_output_0_out[14] <= register32b:register_file_output_0_reg.reg_out[14]
register_file_output_0_out[15] <= register32b:register_file_output_0_reg.reg_out[15]
register_file_output_0_out[16] <= register32b:register_file_output_0_reg.reg_out[16]
register_file_output_0_out[17] <= register32b:register_file_output_0_reg.reg_out[17]
register_file_output_0_out[18] <= register32b:register_file_output_0_reg.reg_out[18]
register_file_output_0_out[19] <= register32b:register_file_output_0_reg.reg_out[19]
register_file_output_0_out[20] <= register32b:register_file_output_0_reg.reg_out[20]
register_file_output_0_out[21] <= register32b:register_file_output_0_reg.reg_out[21]
register_file_output_0_out[22] <= register32b:register_file_output_0_reg.reg_out[22]
register_file_output_0_out[23] <= register32b:register_file_output_0_reg.reg_out[23]
register_file_output_0_out[24] <= register32b:register_file_output_0_reg.reg_out[24]
register_file_output_0_out[25] <= register32b:register_file_output_0_reg.reg_out[25]
register_file_output_0_out[26] <= register32b:register_file_output_0_reg.reg_out[26]
register_file_output_0_out[27] <= register32b:register_file_output_0_reg.reg_out[27]
register_file_output_0_out[28] <= register32b:register_file_output_0_reg.reg_out[28]
register_file_output_0_out[29] <= register32b:register_file_output_0_reg.reg_out[29]
register_file_output_0_out[30] <= register32b:register_file_output_0_reg.reg_out[30]
register_file_output_0_out[31] <= register32b:register_file_output_0_reg.reg_out[31]
register_file_output_1_out[0] <= register32b:register_file_output_1_reg.reg_out[0]
register_file_output_1_out[1] <= register32b:register_file_output_1_reg.reg_out[1]
register_file_output_1_out[2] <= register32b:register_file_output_1_reg.reg_out[2]
register_file_output_1_out[3] <= register32b:register_file_output_1_reg.reg_out[3]
register_file_output_1_out[4] <= register32b:register_file_output_1_reg.reg_out[4]
register_file_output_1_out[5] <= register32b:register_file_output_1_reg.reg_out[5]
register_file_output_1_out[6] <= register32b:register_file_output_1_reg.reg_out[6]
register_file_output_1_out[7] <= register32b:register_file_output_1_reg.reg_out[7]
register_file_output_1_out[8] <= register32b:register_file_output_1_reg.reg_out[8]
register_file_output_1_out[9] <= register32b:register_file_output_1_reg.reg_out[9]
register_file_output_1_out[10] <= register32b:register_file_output_1_reg.reg_out[10]
register_file_output_1_out[11] <= register32b:register_file_output_1_reg.reg_out[11]
register_file_output_1_out[12] <= register32b:register_file_output_1_reg.reg_out[12]
register_file_output_1_out[13] <= register32b:register_file_output_1_reg.reg_out[13]
register_file_output_1_out[14] <= register32b:register_file_output_1_reg.reg_out[14]
register_file_output_1_out[15] <= register32b:register_file_output_1_reg.reg_out[15]
register_file_output_1_out[16] <= register32b:register_file_output_1_reg.reg_out[16]
register_file_output_1_out[17] <= register32b:register_file_output_1_reg.reg_out[17]
register_file_output_1_out[18] <= register32b:register_file_output_1_reg.reg_out[18]
register_file_output_1_out[19] <= register32b:register_file_output_1_reg.reg_out[19]
register_file_output_1_out[20] <= register32b:register_file_output_1_reg.reg_out[20]
register_file_output_1_out[21] <= register32b:register_file_output_1_reg.reg_out[21]
register_file_output_1_out[22] <= register32b:register_file_output_1_reg.reg_out[22]
register_file_output_1_out[23] <= register32b:register_file_output_1_reg.reg_out[23]
register_file_output_1_out[24] <= register32b:register_file_output_1_reg.reg_out[24]
register_file_output_1_out[25] <= register32b:register_file_output_1_reg.reg_out[25]
register_file_output_1_out[26] <= register32b:register_file_output_1_reg.reg_out[26]
register_file_output_1_out[27] <= register32b:register_file_output_1_reg.reg_out[27]
register_file_output_1_out[28] <= register32b:register_file_output_1_reg.reg_out[28]
register_file_output_1_out[29] <= register32b:register_file_output_1_reg.reg_out[29]
register_file_output_1_out[30] <= register32b:register_file_output_1_reg.reg_out[30]
register_file_output_1_out[31] <= register32b:register_file_output_1_reg.reg_out[31]
immediate_out[0] <= register32b:immediate_reg.reg_out[0]
immediate_out[1] <= register32b:immediate_reg.reg_out[1]
immediate_out[2] <= register32b:immediate_reg.reg_out[2]
immediate_out[3] <= register32b:immediate_reg.reg_out[3]
immediate_out[4] <= register32b:immediate_reg.reg_out[4]
immediate_out[5] <= register32b:immediate_reg.reg_out[5]
immediate_out[6] <= register32b:immediate_reg.reg_out[6]
immediate_out[7] <= register32b:immediate_reg.reg_out[7]
immediate_out[8] <= register32b:immediate_reg.reg_out[8]
immediate_out[9] <= register32b:immediate_reg.reg_out[9]
immediate_out[10] <= register32b:immediate_reg.reg_out[10]
immediate_out[11] <= register32b:immediate_reg.reg_out[11]
immediate_out[12] <= register32b:immediate_reg.reg_out[12]
immediate_out[13] <= register32b:immediate_reg.reg_out[13]
immediate_out[14] <= register32b:immediate_reg.reg_out[14]
immediate_out[15] <= register32b:immediate_reg.reg_out[15]
immediate_out[16] <= register32b:immediate_reg.reg_out[16]
immediate_out[17] <= register32b:immediate_reg.reg_out[17]
immediate_out[18] <= register32b:immediate_reg.reg_out[18]
immediate_out[19] <= register32b:immediate_reg.reg_out[19]
immediate_out[20] <= register32b:immediate_reg.reg_out[20]
immediate_out[21] <= register32b:immediate_reg.reg_out[21]
immediate_out[22] <= register32b:immediate_reg.reg_out[22]
immediate_out[23] <= register32b:immediate_reg.reg_out[23]
immediate_out[24] <= register32b:immediate_reg.reg_out[24]
immediate_out[25] <= register32b:immediate_reg.reg_out[25]
immediate_out[26] <= register32b:immediate_reg.reg_out[26]
immediate_out[27] <= register32b:immediate_reg.reg_out[27]
immediate_out[28] <= register32b:immediate_reg.reg_out[28]
immediate_out[29] <= register32b:immediate_reg.reg_out[29]
immediate_out[30] <= register32b:immediate_reg.reg_out[30]
immediate_out[31] <= register32b:immediate_reg.reg_out[31]
instruction_address_out[0] <= register32b:instruction_address_reg.reg_out[0]
instruction_address_out[1] <= register32b:instruction_address_reg.reg_out[1]
instruction_address_out[2] <= register32b:instruction_address_reg.reg_out[2]
instruction_address_out[3] <= register32b:instruction_address_reg.reg_out[3]
instruction_address_out[4] <= register32b:instruction_address_reg.reg_out[4]
instruction_address_out[5] <= register32b:instruction_address_reg.reg_out[5]
instruction_address_out[6] <= register32b:instruction_address_reg.reg_out[6]
instruction_address_out[7] <= register32b:instruction_address_reg.reg_out[7]
instruction_address_out[8] <= register32b:instruction_address_reg.reg_out[8]
instruction_address_out[9] <= register32b:instruction_address_reg.reg_out[9]
instruction_address_out[10] <= register32b:instruction_address_reg.reg_out[10]
instruction_address_out[11] <= register32b:instruction_address_reg.reg_out[11]
instruction_address_out[12] <= register32b:instruction_address_reg.reg_out[12]
instruction_address_out[13] <= register32b:instruction_address_reg.reg_out[13]
instruction_address_out[14] <= register32b:instruction_address_reg.reg_out[14]
instruction_address_out[15] <= register32b:instruction_address_reg.reg_out[15]
instruction_address_out[16] <= register32b:instruction_address_reg.reg_out[16]
instruction_address_out[17] <= register32b:instruction_address_reg.reg_out[17]
instruction_address_out[18] <= register32b:instruction_address_reg.reg_out[18]
instruction_address_out[19] <= register32b:instruction_address_reg.reg_out[19]
instruction_address_out[20] <= register32b:instruction_address_reg.reg_out[20]
instruction_address_out[21] <= register32b:instruction_address_reg.reg_out[21]
instruction_address_out[22] <= register32b:instruction_address_reg.reg_out[22]
instruction_address_out[23] <= register32b:instruction_address_reg.reg_out[23]
instruction_address_out[24] <= register32b:instruction_address_reg.reg_out[24]
instruction_address_out[25] <= register32b:instruction_address_reg.reg_out[25]
instruction_address_out[26] <= register32b:instruction_address_reg.reg_out[26]
instruction_address_out[27] <= register32b:instruction_address_reg.reg_out[27]
instruction_address_out[28] <= register32b:instruction_address_reg.reg_out[28]
instruction_address_out[29] <= register32b:instruction_address_reg.reg_out[29]
instruction_address_out[30] <= register32b:instruction_address_reg.reg_out[30]
instruction_address_out[31] <= register32b:instruction_address_reg.reg_out[31]


|fpga_riscv32_minimal|datapath:datapath_0|idex_register:ID_EX_PLR|register4b:ALU_operation_reg
reg_in[0] => internal_value[0].DATAIN
reg_in[1] => internal_value[1].DATAIN
reg_in[2] => internal_value[2].DATAIN
reg_in[3] => internal_value[3].DATAIN
load => internal_value[3].ENA
load => internal_value[2].ENA
load => internal_value[1].ENA
load => internal_value[0].ENA
clock => internal_value[0].CLK
clock => internal_value[1].CLK
clock => internal_value[2].CLK
clock => internal_value[3].CLK
clear => internal_value[0].ACLR
clear => internal_value[1].ACLR
clear => internal_value[2].ACLR
clear => internal_value[3].ACLR
reg_out[0] <= internal_value[0].DB_MAX_OUTPUT_PORT_TYPE
reg_out[1] <= internal_value[1].DB_MAX_OUTPUT_PORT_TYPE
reg_out[2] <= internal_value[2].DB_MAX_OUTPUT_PORT_TYPE
reg_out[3] <= internal_value[3].DB_MAX_OUTPUT_PORT_TYPE


|fpga_riscv32_minimal|datapath:datapath_0|idex_register:ID_EX_PLR|register1b:ALU_branch_reg
reg_in => internal_value.DATAIN
load => internal_value.ENA
clock => internal_value.CLK
clear => internal_value.ACLR
reg_out <= internal_value.DB_MAX_OUTPUT_PORT_TYPE


|fpga_riscv32_minimal|datapath:datapath_0|idex_register:ID_EX_PLR|register3b:ALU_branch_control_reg
reg_in[0] => internal_value[0].DATAIN
reg_in[1] => internal_value[1].DATAIN
reg_in[2] => internal_value[2].DATAIN
load => internal_value[2].ENA
load => internal_value[1].ENA
load => internal_value[0].ENA
clock => internal_value[0].CLK
clock => internal_value[1].CLK
clock => internal_value[2].CLK
clear => internal_value[0].ACLR
clear => internal_value[1].ACLR
clear => internal_value[2].ACLR
reg_out[0] <= internal_value[0].DB_MAX_OUTPUT_PORT_TYPE
reg_out[1] <= internal_value[1].DB_MAX_OUTPUT_PORT_TYPE
reg_out[2] <= internal_value[2].DB_MAX_OUTPUT_PORT_TYPE


|fpga_riscv32_minimal|datapath:datapath_0|idex_register:ID_EX_PLR|register1b:mux1_sel_reg
reg_in => internal_value.DATAIN
load => internal_value.ENA
clock => internal_value.CLK
clear => internal_value.ACLR
reg_out <= internal_value.DB_MAX_OUTPUT_PORT_TYPE


|fpga_riscv32_minimal|datapath:datapath_0|idex_register:ID_EX_PLR|register1b:JTU_mux_sel_reg
reg_in => internal_value.DATAIN
load => internal_value.ENA
clock => internal_value.CLK
clear => internal_value.ACLR
reg_out <= internal_value.DB_MAX_OUTPUT_PORT_TYPE


|fpga_riscv32_minimal|datapath:datapath_0|idex_register:ID_EX_PLR|register3b:data_format_reg
reg_in[0] => internal_value[0].DATAIN
reg_in[1] => internal_value[1].DATAIN
reg_in[2] => internal_value[2].DATAIN
load => internal_value[2].ENA
load => internal_value[1].ENA
load => internal_value[0].ENA
clock => internal_value[0].CLK
clock => internal_value[1].CLK
clock => internal_value[2].CLK
clear => internal_value[0].ACLR
clear => internal_value[1].ACLR
clear => internal_value[2].ACLR
reg_out[0] <= internal_value[0].DB_MAX_OUTPUT_PORT_TYPE
reg_out[1] <= internal_value[1].DB_MAX_OUTPUT_PORT_TYPE
reg_out[2] <= internal_value[2].DB_MAX_OUTPUT_PORT_TYPE


|fpga_riscv32_minimal|datapath:datapath_0|idex_register:ID_EX_PLR|register1b:datamem_write_reg
reg_in => internal_value.DATAIN
load => internal_value.ENA
clock => internal_value.CLK
clear => internal_value.ACLR
reg_out <= internal_value.DB_MAX_OUTPUT_PORT_TYPE


|fpga_riscv32_minimal|datapath:datapath_0|idex_register:ID_EX_PLR|register1b:jump_flag_reg
reg_in => internal_value.DATAIN
load => internal_value.ENA
clock => internal_value.CLK
clear => internal_value.ACLR
reg_out <= internal_value.DB_MAX_OUTPUT_PORT_TYPE


|fpga_riscv32_minimal|datapath:datapath_0|idex_register:ID_EX_PLR|register2b:mux0_sel_reg
reg_in[0] => internal_value[0].DATAIN
reg_in[1] => internal_value[1].DATAIN
load => internal_value[1].ENA
load => internal_value[0].ENA
clock => internal_value[0].CLK
clock => internal_value[1].CLK
clear => internal_value[0].ACLR
clear => internal_value[1].ACLR
reg_out[0] <= internal_value[0].DB_MAX_OUTPUT_PORT_TYPE
reg_out[1] <= internal_value[1].DB_MAX_OUTPUT_PORT_TYPE


|fpga_riscv32_minimal|datapath:datapath_0|idex_register:ID_EX_PLR|register1b:reg_file_write_reg
reg_in => internal_value.DATAIN
load => internal_value.ENA
clock => internal_value.CLK
clear => internal_value.ACLR
reg_out <= internal_value.DB_MAX_OUTPUT_PORT_TYPE


|fpga_riscv32_minimal|datapath:datapath_0|idex_register:ID_EX_PLR|register5b:reg_file_write_address_reg
reg_in[0] => internal_value[0].DATAIN
reg_in[1] => internal_value[1].DATAIN
reg_in[2] => internal_value[2].DATAIN
reg_in[3] => internal_value[3].DATAIN
reg_in[4] => internal_value[4].DATAIN
load => internal_value[4].ENA
load => internal_value[3].ENA
load => internal_value[2].ENA
load => internal_value[1].ENA
load => internal_value[0].ENA
clock => internal_value[0].CLK
clock => internal_value[1].CLK
clock => internal_value[2].CLK
clock => internal_value[3].CLK
clock => internal_value[4].CLK
clear => internal_value[0].ACLR
clear => internal_value[1].ACLR
clear => internal_value[2].ACLR
clear => internal_value[3].ACLR
clear => internal_value[4].ACLR
reg_out[0] <= internal_value[0].DB_MAX_OUTPUT_PORT_TYPE
reg_out[1] <= internal_value[1].DB_MAX_OUTPUT_PORT_TYPE
reg_out[2] <= internal_value[2].DB_MAX_OUTPUT_PORT_TYPE
reg_out[3] <= internal_value[3].DB_MAX_OUTPUT_PORT_TYPE
reg_out[4] <= internal_value[4].DB_MAX_OUTPUT_PORT_TYPE


|fpga_riscv32_minimal|datapath:datapath_0|idex_register:ID_EX_PLR|register32b:register_file_output_0_reg
clock => register_value[0].CLK
clock => register_value[1].CLK
clock => register_value[2].CLK
clock => register_value[3].CLK
clock => register_value[4].CLK
clock => register_value[5].CLK
clock => register_value[6].CLK
clock => register_value[7].CLK
clock => register_value[8].CLK
clock => register_value[9].CLK
clock => register_value[10].CLK
clock => register_value[11].CLK
clock => register_value[12].CLK
clock => register_value[13].CLK
clock => register_value[14].CLK
clock => register_value[15].CLK
clock => register_value[16].CLK
clock => register_value[17].CLK
clock => register_value[18].CLK
clock => register_value[19].CLK
clock => register_value[20].CLK
clock => register_value[21].CLK
clock => register_value[22].CLK
clock => register_value[23].CLK
clock => register_value[24].CLK
clock => register_value[25].CLK
clock => register_value[26].CLK
clock => register_value[27].CLK
clock => register_value[28].CLK
clock => register_value[29].CLK
clock => register_value[30].CLK
clock => register_value[31].CLK
clear => register_value[0].ACLR
clear => register_value[1].ACLR
clear => register_value[2].ACLR
clear => register_value[3].ACLR
clear => register_value[4].ACLR
clear => register_value[5].ACLR
clear => register_value[6].ACLR
clear => register_value[7].ACLR
clear => register_value[8].ACLR
clear => register_value[9].ACLR
clear => register_value[10].ACLR
clear => register_value[11].ACLR
clear => register_value[12].ACLR
clear => register_value[13].ACLR
clear => register_value[14].ACLR
clear => register_value[15].ACLR
clear => register_value[16].ACLR
clear => register_value[17].ACLR
clear => register_value[18].ACLR
clear => register_value[19].ACLR
clear => register_value[20].ACLR
clear => register_value[21].ACLR
clear => register_value[22].ACLR
clear => register_value[23].ACLR
clear => register_value[24].ACLR
clear => register_value[25].ACLR
clear => register_value[26].ACLR
clear => register_value[27].ACLR
clear => register_value[28].ACLR
clear => register_value[29].ACLR
clear => register_value[30].ACLR
clear => register_value[31].ACLR
load => register_value[31].ENA
load => register_value[30].ENA
load => register_value[29].ENA
load => register_value[28].ENA
load => register_value[27].ENA
load => register_value[26].ENA
load => register_value[25].ENA
load => register_value[24].ENA
load => register_value[23].ENA
load => register_value[22].ENA
load => register_value[21].ENA
load => register_value[20].ENA
load => register_value[19].ENA
load => register_value[18].ENA
load => register_value[17].ENA
load => register_value[16].ENA
load => register_value[15].ENA
load => register_value[14].ENA
load => register_value[13].ENA
load => register_value[12].ENA
load => register_value[11].ENA
load => register_value[10].ENA
load => register_value[9].ENA
load => register_value[8].ENA
load => register_value[7].ENA
load => register_value[6].ENA
load => register_value[5].ENA
load => register_value[4].ENA
load => register_value[3].ENA
load => register_value[2].ENA
load => register_value[1].ENA
load => register_value[0].ENA
reg_in[0] => register_value[0].DATAIN
reg_in[1] => register_value[1].DATAIN
reg_in[2] => register_value[2].DATAIN
reg_in[3] => register_value[3].DATAIN
reg_in[4] => register_value[4].DATAIN
reg_in[5] => register_value[5].DATAIN
reg_in[6] => register_value[6].DATAIN
reg_in[7] => register_value[7].DATAIN
reg_in[8] => register_value[8].DATAIN
reg_in[9] => register_value[9].DATAIN
reg_in[10] => register_value[10].DATAIN
reg_in[11] => register_value[11].DATAIN
reg_in[12] => register_value[12].DATAIN
reg_in[13] => register_value[13].DATAIN
reg_in[14] => register_value[14].DATAIN
reg_in[15] => register_value[15].DATAIN
reg_in[16] => register_value[16].DATAIN
reg_in[17] => register_value[17].DATAIN
reg_in[18] => register_value[18].DATAIN
reg_in[19] => register_value[19].DATAIN
reg_in[20] => register_value[20].DATAIN
reg_in[21] => register_value[21].DATAIN
reg_in[22] => register_value[22].DATAIN
reg_in[23] => register_value[23].DATAIN
reg_in[24] => register_value[24].DATAIN
reg_in[25] => register_value[25].DATAIN
reg_in[26] => register_value[26].DATAIN
reg_in[27] => register_value[27].DATAIN
reg_in[28] => register_value[28].DATAIN
reg_in[29] => register_value[29].DATAIN
reg_in[30] => register_value[30].DATAIN
reg_in[31] => register_value[31].DATAIN
reg_out[0] <= register_value[0].DB_MAX_OUTPUT_PORT_TYPE
reg_out[1] <= register_value[1].DB_MAX_OUTPUT_PORT_TYPE
reg_out[2] <= register_value[2].DB_MAX_OUTPUT_PORT_TYPE
reg_out[3] <= register_value[3].DB_MAX_OUTPUT_PORT_TYPE
reg_out[4] <= register_value[4].DB_MAX_OUTPUT_PORT_TYPE
reg_out[5] <= register_value[5].DB_MAX_OUTPUT_PORT_TYPE
reg_out[6] <= register_value[6].DB_MAX_OUTPUT_PORT_TYPE
reg_out[7] <= register_value[7].DB_MAX_OUTPUT_PORT_TYPE
reg_out[8] <= register_value[8].DB_MAX_OUTPUT_PORT_TYPE
reg_out[9] <= register_value[9].DB_MAX_OUTPUT_PORT_TYPE
reg_out[10] <= register_value[10].DB_MAX_OUTPUT_PORT_TYPE
reg_out[11] <= register_value[11].DB_MAX_OUTPUT_PORT_TYPE
reg_out[12] <= register_value[12].DB_MAX_OUTPUT_PORT_TYPE
reg_out[13] <= register_value[13].DB_MAX_OUTPUT_PORT_TYPE
reg_out[14] <= register_value[14].DB_MAX_OUTPUT_PORT_TYPE
reg_out[15] <= register_value[15].DB_MAX_OUTPUT_PORT_TYPE
reg_out[16] <= register_value[16].DB_MAX_OUTPUT_PORT_TYPE
reg_out[17] <= register_value[17].DB_MAX_OUTPUT_PORT_TYPE
reg_out[18] <= register_value[18].DB_MAX_OUTPUT_PORT_TYPE
reg_out[19] <= register_value[19].DB_MAX_OUTPUT_PORT_TYPE
reg_out[20] <= register_value[20].DB_MAX_OUTPUT_PORT_TYPE
reg_out[21] <= register_value[21].DB_MAX_OUTPUT_PORT_TYPE
reg_out[22] <= register_value[22].DB_MAX_OUTPUT_PORT_TYPE
reg_out[23] <= register_value[23].DB_MAX_OUTPUT_PORT_TYPE
reg_out[24] <= register_value[24].DB_MAX_OUTPUT_PORT_TYPE
reg_out[25] <= register_value[25].DB_MAX_OUTPUT_PORT_TYPE
reg_out[26] <= register_value[26].DB_MAX_OUTPUT_PORT_TYPE
reg_out[27] <= register_value[27].DB_MAX_OUTPUT_PORT_TYPE
reg_out[28] <= register_value[28].DB_MAX_OUTPUT_PORT_TYPE
reg_out[29] <= register_value[29].DB_MAX_OUTPUT_PORT_TYPE
reg_out[30] <= register_value[30].DB_MAX_OUTPUT_PORT_TYPE
reg_out[31] <= register_value[31].DB_MAX_OUTPUT_PORT_TYPE


|fpga_riscv32_minimal|datapath:datapath_0|idex_register:ID_EX_PLR|register32b:register_file_output_1_reg
clock => register_value[0].CLK
clock => register_value[1].CLK
clock => register_value[2].CLK
clock => register_value[3].CLK
clock => register_value[4].CLK
clock => register_value[5].CLK
clock => register_value[6].CLK
clock => register_value[7].CLK
clock => register_value[8].CLK
clock => register_value[9].CLK
clock => register_value[10].CLK
clock => register_value[11].CLK
clock => register_value[12].CLK
clock => register_value[13].CLK
clock => register_value[14].CLK
clock => register_value[15].CLK
clock => register_value[16].CLK
clock => register_value[17].CLK
clock => register_value[18].CLK
clock => register_value[19].CLK
clock => register_value[20].CLK
clock => register_value[21].CLK
clock => register_value[22].CLK
clock => register_value[23].CLK
clock => register_value[24].CLK
clock => register_value[25].CLK
clock => register_value[26].CLK
clock => register_value[27].CLK
clock => register_value[28].CLK
clock => register_value[29].CLK
clock => register_value[30].CLK
clock => register_value[31].CLK
clear => register_value[0].ACLR
clear => register_value[1].ACLR
clear => register_value[2].ACLR
clear => register_value[3].ACLR
clear => register_value[4].ACLR
clear => register_value[5].ACLR
clear => register_value[6].ACLR
clear => register_value[7].ACLR
clear => register_value[8].ACLR
clear => register_value[9].ACLR
clear => register_value[10].ACLR
clear => register_value[11].ACLR
clear => register_value[12].ACLR
clear => register_value[13].ACLR
clear => register_value[14].ACLR
clear => register_value[15].ACLR
clear => register_value[16].ACLR
clear => register_value[17].ACLR
clear => register_value[18].ACLR
clear => register_value[19].ACLR
clear => register_value[20].ACLR
clear => register_value[21].ACLR
clear => register_value[22].ACLR
clear => register_value[23].ACLR
clear => register_value[24].ACLR
clear => register_value[25].ACLR
clear => register_value[26].ACLR
clear => register_value[27].ACLR
clear => register_value[28].ACLR
clear => register_value[29].ACLR
clear => register_value[30].ACLR
clear => register_value[31].ACLR
load => register_value[31].ENA
load => register_value[30].ENA
load => register_value[29].ENA
load => register_value[28].ENA
load => register_value[27].ENA
load => register_value[26].ENA
load => register_value[25].ENA
load => register_value[24].ENA
load => register_value[23].ENA
load => register_value[22].ENA
load => register_value[21].ENA
load => register_value[20].ENA
load => register_value[19].ENA
load => register_value[18].ENA
load => register_value[17].ENA
load => register_value[16].ENA
load => register_value[15].ENA
load => register_value[14].ENA
load => register_value[13].ENA
load => register_value[12].ENA
load => register_value[11].ENA
load => register_value[10].ENA
load => register_value[9].ENA
load => register_value[8].ENA
load => register_value[7].ENA
load => register_value[6].ENA
load => register_value[5].ENA
load => register_value[4].ENA
load => register_value[3].ENA
load => register_value[2].ENA
load => register_value[1].ENA
load => register_value[0].ENA
reg_in[0] => register_value[0].DATAIN
reg_in[1] => register_value[1].DATAIN
reg_in[2] => register_value[2].DATAIN
reg_in[3] => register_value[3].DATAIN
reg_in[4] => register_value[4].DATAIN
reg_in[5] => register_value[5].DATAIN
reg_in[6] => register_value[6].DATAIN
reg_in[7] => register_value[7].DATAIN
reg_in[8] => register_value[8].DATAIN
reg_in[9] => register_value[9].DATAIN
reg_in[10] => register_value[10].DATAIN
reg_in[11] => register_value[11].DATAIN
reg_in[12] => register_value[12].DATAIN
reg_in[13] => register_value[13].DATAIN
reg_in[14] => register_value[14].DATAIN
reg_in[15] => register_value[15].DATAIN
reg_in[16] => register_value[16].DATAIN
reg_in[17] => register_value[17].DATAIN
reg_in[18] => register_value[18].DATAIN
reg_in[19] => register_value[19].DATAIN
reg_in[20] => register_value[20].DATAIN
reg_in[21] => register_value[21].DATAIN
reg_in[22] => register_value[22].DATAIN
reg_in[23] => register_value[23].DATAIN
reg_in[24] => register_value[24].DATAIN
reg_in[25] => register_value[25].DATAIN
reg_in[26] => register_value[26].DATAIN
reg_in[27] => register_value[27].DATAIN
reg_in[28] => register_value[28].DATAIN
reg_in[29] => register_value[29].DATAIN
reg_in[30] => register_value[30].DATAIN
reg_in[31] => register_value[31].DATAIN
reg_out[0] <= register_value[0].DB_MAX_OUTPUT_PORT_TYPE
reg_out[1] <= register_value[1].DB_MAX_OUTPUT_PORT_TYPE
reg_out[2] <= register_value[2].DB_MAX_OUTPUT_PORT_TYPE
reg_out[3] <= register_value[3].DB_MAX_OUTPUT_PORT_TYPE
reg_out[4] <= register_value[4].DB_MAX_OUTPUT_PORT_TYPE
reg_out[5] <= register_value[5].DB_MAX_OUTPUT_PORT_TYPE
reg_out[6] <= register_value[6].DB_MAX_OUTPUT_PORT_TYPE
reg_out[7] <= register_value[7].DB_MAX_OUTPUT_PORT_TYPE
reg_out[8] <= register_value[8].DB_MAX_OUTPUT_PORT_TYPE
reg_out[9] <= register_value[9].DB_MAX_OUTPUT_PORT_TYPE
reg_out[10] <= register_value[10].DB_MAX_OUTPUT_PORT_TYPE
reg_out[11] <= register_value[11].DB_MAX_OUTPUT_PORT_TYPE
reg_out[12] <= register_value[12].DB_MAX_OUTPUT_PORT_TYPE
reg_out[13] <= register_value[13].DB_MAX_OUTPUT_PORT_TYPE
reg_out[14] <= register_value[14].DB_MAX_OUTPUT_PORT_TYPE
reg_out[15] <= register_value[15].DB_MAX_OUTPUT_PORT_TYPE
reg_out[16] <= register_value[16].DB_MAX_OUTPUT_PORT_TYPE
reg_out[17] <= register_value[17].DB_MAX_OUTPUT_PORT_TYPE
reg_out[18] <= register_value[18].DB_MAX_OUTPUT_PORT_TYPE
reg_out[19] <= register_value[19].DB_MAX_OUTPUT_PORT_TYPE
reg_out[20] <= register_value[20].DB_MAX_OUTPUT_PORT_TYPE
reg_out[21] <= register_value[21].DB_MAX_OUTPUT_PORT_TYPE
reg_out[22] <= register_value[22].DB_MAX_OUTPUT_PORT_TYPE
reg_out[23] <= register_value[23].DB_MAX_OUTPUT_PORT_TYPE
reg_out[24] <= register_value[24].DB_MAX_OUTPUT_PORT_TYPE
reg_out[25] <= register_value[25].DB_MAX_OUTPUT_PORT_TYPE
reg_out[26] <= register_value[26].DB_MAX_OUTPUT_PORT_TYPE
reg_out[27] <= register_value[27].DB_MAX_OUTPUT_PORT_TYPE
reg_out[28] <= register_value[28].DB_MAX_OUTPUT_PORT_TYPE
reg_out[29] <= register_value[29].DB_MAX_OUTPUT_PORT_TYPE
reg_out[30] <= register_value[30].DB_MAX_OUTPUT_PORT_TYPE
reg_out[31] <= register_value[31].DB_MAX_OUTPUT_PORT_TYPE


|fpga_riscv32_minimal|datapath:datapath_0|idex_register:ID_EX_PLR|register32b:immediate_reg
clock => register_value[0].CLK
clock => register_value[1].CLK
clock => register_value[2].CLK
clock => register_value[3].CLK
clock => register_value[4].CLK
clock => register_value[5].CLK
clock => register_value[6].CLK
clock => register_value[7].CLK
clock => register_value[8].CLK
clock => register_value[9].CLK
clock => register_value[10].CLK
clock => register_value[11].CLK
clock => register_value[12].CLK
clock => register_value[13].CLK
clock => register_value[14].CLK
clock => register_value[15].CLK
clock => register_value[16].CLK
clock => register_value[17].CLK
clock => register_value[18].CLK
clock => register_value[19].CLK
clock => register_value[20].CLK
clock => register_value[21].CLK
clock => register_value[22].CLK
clock => register_value[23].CLK
clock => register_value[24].CLK
clock => register_value[25].CLK
clock => register_value[26].CLK
clock => register_value[27].CLK
clock => register_value[28].CLK
clock => register_value[29].CLK
clock => register_value[30].CLK
clock => register_value[31].CLK
clear => register_value[0].ACLR
clear => register_value[1].ACLR
clear => register_value[2].ACLR
clear => register_value[3].ACLR
clear => register_value[4].ACLR
clear => register_value[5].ACLR
clear => register_value[6].ACLR
clear => register_value[7].ACLR
clear => register_value[8].ACLR
clear => register_value[9].ACLR
clear => register_value[10].ACLR
clear => register_value[11].ACLR
clear => register_value[12].ACLR
clear => register_value[13].ACLR
clear => register_value[14].ACLR
clear => register_value[15].ACLR
clear => register_value[16].ACLR
clear => register_value[17].ACLR
clear => register_value[18].ACLR
clear => register_value[19].ACLR
clear => register_value[20].ACLR
clear => register_value[21].ACLR
clear => register_value[22].ACLR
clear => register_value[23].ACLR
clear => register_value[24].ACLR
clear => register_value[25].ACLR
clear => register_value[26].ACLR
clear => register_value[27].ACLR
clear => register_value[28].ACLR
clear => register_value[29].ACLR
clear => register_value[30].ACLR
clear => register_value[31].ACLR
load => register_value[31].ENA
load => register_value[30].ENA
load => register_value[29].ENA
load => register_value[28].ENA
load => register_value[27].ENA
load => register_value[26].ENA
load => register_value[25].ENA
load => register_value[24].ENA
load => register_value[23].ENA
load => register_value[22].ENA
load => register_value[21].ENA
load => register_value[20].ENA
load => register_value[19].ENA
load => register_value[18].ENA
load => register_value[17].ENA
load => register_value[16].ENA
load => register_value[15].ENA
load => register_value[14].ENA
load => register_value[13].ENA
load => register_value[12].ENA
load => register_value[11].ENA
load => register_value[10].ENA
load => register_value[9].ENA
load => register_value[8].ENA
load => register_value[7].ENA
load => register_value[6].ENA
load => register_value[5].ENA
load => register_value[4].ENA
load => register_value[3].ENA
load => register_value[2].ENA
load => register_value[1].ENA
load => register_value[0].ENA
reg_in[0] => register_value[0].DATAIN
reg_in[1] => register_value[1].DATAIN
reg_in[2] => register_value[2].DATAIN
reg_in[3] => register_value[3].DATAIN
reg_in[4] => register_value[4].DATAIN
reg_in[5] => register_value[5].DATAIN
reg_in[6] => register_value[6].DATAIN
reg_in[7] => register_value[7].DATAIN
reg_in[8] => register_value[8].DATAIN
reg_in[9] => register_value[9].DATAIN
reg_in[10] => register_value[10].DATAIN
reg_in[11] => register_value[11].DATAIN
reg_in[12] => register_value[12].DATAIN
reg_in[13] => register_value[13].DATAIN
reg_in[14] => register_value[14].DATAIN
reg_in[15] => register_value[15].DATAIN
reg_in[16] => register_value[16].DATAIN
reg_in[17] => register_value[17].DATAIN
reg_in[18] => register_value[18].DATAIN
reg_in[19] => register_value[19].DATAIN
reg_in[20] => register_value[20].DATAIN
reg_in[21] => register_value[21].DATAIN
reg_in[22] => register_value[22].DATAIN
reg_in[23] => register_value[23].DATAIN
reg_in[24] => register_value[24].DATAIN
reg_in[25] => register_value[25].DATAIN
reg_in[26] => register_value[26].DATAIN
reg_in[27] => register_value[27].DATAIN
reg_in[28] => register_value[28].DATAIN
reg_in[29] => register_value[29].DATAIN
reg_in[30] => register_value[30].DATAIN
reg_in[31] => register_value[31].DATAIN
reg_out[0] <= register_value[0].DB_MAX_OUTPUT_PORT_TYPE
reg_out[1] <= register_value[1].DB_MAX_OUTPUT_PORT_TYPE
reg_out[2] <= register_value[2].DB_MAX_OUTPUT_PORT_TYPE
reg_out[3] <= register_value[3].DB_MAX_OUTPUT_PORT_TYPE
reg_out[4] <= register_value[4].DB_MAX_OUTPUT_PORT_TYPE
reg_out[5] <= register_value[5].DB_MAX_OUTPUT_PORT_TYPE
reg_out[6] <= register_value[6].DB_MAX_OUTPUT_PORT_TYPE
reg_out[7] <= register_value[7].DB_MAX_OUTPUT_PORT_TYPE
reg_out[8] <= register_value[8].DB_MAX_OUTPUT_PORT_TYPE
reg_out[9] <= register_value[9].DB_MAX_OUTPUT_PORT_TYPE
reg_out[10] <= register_value[10].DB_MAX_OUTPUT_PORT_TYPE
reg_out[11] <= register_value[11].DB_MAX_OUTPUT_PORT_TYPE
reg_out[12] <= register_value[12].DB_MAX_OUTPUT_PORT_TYPE
reg_out[13] <= register_value[13].DB_MAX_OUTPUT_PORT_TYPE
reg_out[14] <= register_value[14].DB_MAX_OUTPUT_PORT_TYPE
reg_out[15] <= register_value[15].DB_MAX_OUTPUT_PORT_TYPE
reg_out[16] <= register_value[16].DB_MAX_OUTPUT_PORT_TYPE
reg_out[17] <= register_value[17].DB_MAX_OUTPUT_PORT_TYPE
reg_out[18] <= register_value[18].DB_MAX_OUTPUT_PORT_TYPE
reg_out[19] <= register_value[19].DB_MAX_OUTPUT_PORT_TYPE
reg_out[20] <= register_value[20].DB_MAX_OUTPUT_PORT_TYPE
reg_out[21] <= register_value[21].DB_MAX_OUTPUT_PORT_TYPE
reg_out[22] <= register_value[22].DB_MAX_OUTPUT_PORT_TYPE
reg_out[23] <= register_value[23].DB_MAX_OUTPUT_PORT_TYPE
reg_out[24] <= register_value[24].DB_MAX_OUTPUT_PORT_TYPE
reg_out[25] <= register_value[25].DB_MAX_OUTPUT_PORT_TYPE
reg_out[26] <= register_value[26].DB_MAX_OUTPUT_PORT_TYPE
reg_out[27] <= register_value[27].DB_MAX_OUTPUT_PORT_TYPE
reg_out[28] <= register_value[28].DB_MAX_OUTPUT_PORT_TYPE
reg_out[29] <= register_value[29].DB_MAX_OUTPUT_PORT_TYPE
reg_out[30] <= register_value[30].DB_MAX_OUTPUT_PORT_TYPE
reg_out[31] <= register_value[31].DB_MAX_OUTPUT_PORT_TYPE


|fpga_riscv32_minimal|datapath:datapath_0|idex_register:ID_EX_PLR|register32b:instruction_address_reg
clock => register_value[0].CLK
clock => register_value[1].CLK
clock => register_value[2].CLK
clock => register_value[3].CLK
clock => register_value[4].CLK
clock => register_value[5].CLK
clock => register_value[6].CLK
clock => register_value[7].CLK
clock => register_value[8].CLK
clock => register_value[9].CLK
clock => register_value[10].CLK
clock => register_value[11].CLK
clock => register_value[12].CLK
clock => register_value[13].CLK
clock => register_value[14].CLK
clock => register_value[15].CLK
clock => register_value[16].CLK
clock => register_value[17].CLK
clock => register_value[18].CLK
clock => register_value[19].CLK
clock => register_value[20].CLK
clock => register_value[21].CLK
clock => register_value[22].CLK
clock => register_value[23].CLK
clock => register_value[24].CLK
clock => register_value[25].CLK
clock => register_value[26].CLK
clock => register_value[27].CLK
clock => register_value[28].CLK
clock => register_value[29].CLK
clock => register_value[30].CLK
clock => register_value[31].CLK
clear => register_value[0].ACLR
clear => register_value[1].ACLR
clear => register_value[2].ACLR
clear => register_value[3].ACLR
clear => register_value[4].ACLR
clear => register_value[5].ACLR
clear => register_value[6].ACLR
clear => register_value[7].ACLR
clear => register_value[8].ACLR
clear => register_value[9].ACLR
clear => register_value[10].ACLR
clear => register_value[11].ACLR
clear => register_value[12].ACLR
clear => register_value[13].ACLR
clear => register_value[14].ACLR
clear => register_value[15].ACLR
clear => register_value[16].ACLR
clear => register_value[17].ACLR
clear => register_value[18].ACLR
clear => register_value[19].ACLR
clear => register_value[20].ACLR
clear => register_value[21].ACLR
clear => register_value[22].ACLR
clear => register_value[23].ACLR
clear => register_value[24].ACLR
clear => register_value[25].ACLR
clear => register_value[26].ACLR
clear => register_value[27].ACLR
clear => register_value[28].ACLR
clear => register_value[29].ACLR
clear => register_value[30].ACLR
clear => register_value[31].ACLR
load => register_value[31].ENA
load => register_value[30].ENA
load => register_value[29].ENA
load => register_value[28].ENA
load => register_value[27].ENA
load => register_value[26].ENA
load => register_value[25].ENA
load => register_value[24].ENA
load => register_value[23].ENA
load => register_value[22].ENA
load => register_value[21].ENA
load => register_value[20].ENA
load => register_value[19].ENA
load => register_value[18].ENA
load => register_value[17].ENA
load => register_value[16].ENA
load => register_value[15].ENA
load => register_value[14].ENA
load => register_value[13].ENA
load => register_value[12].ENA
load => register_value[11].ENA
load => register_value[10].ENA
load => register_value[9].ENA
load => register_value[8].ENA
load => register_value[7].ENA
load => register_value[6].ENA
load => register_value[5].ENA
load => register_value[4].ENA
load => register_value[3].ENA
load => register_value[2].ENA
load => register_value[1].ENA
load => register_value[0].ENA
reg_in[0] => register_value[0].DATAIN
reg_in[1] => register_value[1].DATAIN
reg_in[2] => register_value[2].DATAIN
reg_in[3] => register_value[3].DATAIN
reg_in[4] => register_value[4].DATAIN
reg_in[5] => register_value[5].DATAIN
reg_in[6] => register_value[6].DATAIN
reg_in[7] => register_value[7].DATAIN
reg_in[8] => register_value[8].DATAIN
reg_in[9] => register_value[9].DATAIN
reg_in[10] => register_value[10].DATAIN
reg_in[11] => register_value[11].DATAIN
reg_in[12] => register_value[12].DATAIN
reg_in[13] => register_value[13].DATAIN
reg_in[14] => register_value[14].DATAIN
reg_in[15] => register_value[15].DATAIN
reg_in[16] => register_value[16].DATAIN
reg_in[17] => register_value[17].DATAIN
reg_in[18] => register_value[18].DATAIN
reg_in[19] => register_value[19].DATAIN
reg_in[20] => register_value[20].DATAIN
reg_in[21] => register_value[21].DATAIN
reg_in[22] => register_value[22].DATAIN
reg_in[23] => register_value[23].DATAIN
reg_in[24] => register_value[24].DATAIN
reg_in[25] => register_value[25].DATAIN
reg_in[26] => register_value[26].DATAIN
reg_in[27] => register_value[27].DATAIN
reg_in[28] => register_value[28].DATAIN
reg_in[29] => register_value[29].DATAIN
reg_in[30] => register_value[30].DATAIN
reg_in[31] => register_value[31].DATAIN
reg_out[0] <= register_value[0].DB_MAX_OUTPUT_PORT_TYPE
reg_out[1] <= register_value[1].DB_MAX_OUTPUT_PORT_TYPE
reg_out[2] <= register_value[2].DB_MAX_OUTPUT_PORT_TYPE
reg_out[3] <= register_value[3].DB_MAX_OUTPUT_PORT_TYPE
reg_out[4] <= register_value[4].DB_MAX_OUTPUT_PORT_TYPE
reg_out[5] <= register_value[5].DB_MAX_OUTPUT_PORT_TYPE
reg_out[6] <= register_value[6].DB_MAX_OUTPUT_PORT_TYPE
reg_out[7] <= register_value[7].DB_MAX_OUTPUT_PORT_TYPE
reg_out[8] <= register_value[8].DB_MAX_OUTPUT_PORT_TYPE
reg_out[9] <= register_value[9].DB_MAX_OUTPUT_PORT_TYPE
reg_out[10] <= register_value[10].DB_MAX_OUTPUT_PORT_TYPE
reg_out[11] <= register_value[11].DB_MAX_OUTPUT_PORT_TYPE
reg_out[12] <= register_value[12].DB_MAX_OUTPUT_PORT_TYPE
reg_out[13] <= register_value[13].DB_MAX_OUTPUT_PORT_TYPE
reg_out[14] <= register_value[14].DB_MAX_OUTPUT_PORT_TYPE
reg_out[15] <= register_value[15].DB_MAX_OUTPUT_PORT_TYPE
reg_out[16] <= register_value[16].DB_MAX_OUTPUT_PORT_TYPE
reg_out[17] <= register_value[17].DB_MAX_OUTPUT_PORT_TYPE
reg_out[18] <= register_value[18].DB_MAX_OUTPUT_PORT_TYPE
reg_out[19] <= register_value[19].DB_MAX_OUTPUT_PORT_TYPE
reg_out[20] <= register_value[20].DB_MAX_OUTPUT_PORT_TYPE
reg_out[21] <= register_value[21].DB_MAX_OUTPUT_PORT_TYPE
reg_out[22] <= register_value[22].DB_MAX_OUTPUT_PORT_TYPE
reg_out[23] <= register_value[23].DB_MAX_OUTPUT_PORT_TYPE
reg_out[24] <= register_value[24].DB_MAX_OUTPUT_PORT_TYPE
reg_out[25] <= register_value[25].DB_MAX_OUTPUT_PORT_TYPE
reg_out[26] <= register_value[26].DB_MAX_OUTPUT_PORT_TYPE
reg_out[27] <= register_value[27].DB_MAX_OUTPUT_PORT_TYPE
reg_out[28] <= register_value[28].DB_MAX_OUTPUT_PORT_TYPE
reg_out[29] <= register_value[29].DB_MAX_OUTPUT_PORT_TYPE
reg_out[30] <= register_value[30].DB_MAX_OUTPUT_PORT_TYPE
reg_out[31] <= register_value[31].DB_MAX_OUTPUT_PORT_TYPE


|fpga_riscv32_minimal|datapath:datapath_0|idex_register:ID_EX_PLR|register5b:register_file_read_address_0_reg
reg_in[0] => internal_value[0].DATAIN
reg_in[1] => internal_value[1].DATAIN
reg_in[2] => internal_value[2].DATAIN
reg_in[3] => internal_value[3].DATAIN
reg_in[4] => internal_value[4].DATAIN
load => internal_value[4].ENA
load => internal_value[3].ENA
load => internal_value[2].ENA
load => internal_value[1].ENA
load => internal_value[0].ENA
clock => internal_value[0].CLK
clock => internal_value[1].CLK
clock => internal_value[2].CLK
clock => internal_value[3].CLK
clock => internal_value[4].CLK
clear => internal_value[0].ACLR
clear => internal_value[1].ACLR
clear => internal_value[2].ACLR
clear => internal_value[3].ACLR
clear => internal_value[4].ACLR
reg_out[0] <= internal_value[0].DB_MAX_OUTPUT_PORT_TYPE
reg_out[1] <= internal_value[1].DB_MAX_OUTPUT_PORT_TYPE
reg_out[2] <= internal_value[2].DB_MAX_OUTPUT_PORT_TYPE
reg_out[3] <= internal_value[3].DB_MAX_OUTPUT_PORT_TYPE
reg_out[4] <= internal_value[4].DB_MAX_OUTPUT_PORT_TYPE


|fpga_riscv32_minimal|datapath:datapath_0|idex_register:ID_EX_PLR|register5b:register_file_read_address_1_reg
reg_in[0] => internal_value[0].DATAIN
reg_in[1] => internal_value[1].DATAIN
reg_in[2] => internal_value[2].DATAIN
reg_in[3] => internal_value[3].DATAIN
reg_in[4] => internal_value[4].DATAIN
load => internal_value[4].ENA
load => internal_value[3].ENA
load => internal_value[2].ENA
load => internal_value[1].ENA
load => internal_value[0].ENA
clock => internal_value[0].CLK
clock => internal_value[1].CLK
clock => internal_value[2].CLK
clock => internal_value[3].CLK
clock => internal_value[4].CLK
clear => internal_value[0].ACLR
clear => internal_value[1].ACLR
clear => internal_value[2].ACLR
clear => internal_value[3].ACLR
clear => internal_value[4].ACLR
reg_out[0] <= internal_value[0].DB_MAX_OUTPUT_PORT_TYPE
reg_out[1] <= internal_value[1].DB_MAX_OUTPUT_PORT_TYPE
reg_out[2] <= internal_value[2].DB_MAX_OUTPUT_PORT_TYPE
reg_out[3] <= internal_value[3].DB_MAX_OUTPUT_PORT_TYPE
reg_out[4] <= internal_value[4].DB_MAX_OUTPUT_PORT_TYPE


|fpga_riscv32_minimal|datapath:datapath_0|forwarding_unit:FU_0
reg_file_read_address_0_ID_EXE[0] => Equal2.IN4
reg_file_read_address_0_ID_EXE[0] => Equal5.IN4
reg_file_read_address_0_ID_EXE[0] => Equal6.IN4
reg_file_read_address_0_ID_EXE[1] => Equal2.IN3
reg_file_read_address_0_ID_EXE[1] => Equal5.IN3
reg_file_read_address_0_ID_EXE[1] => Equal6.IN3
reg_file_read_address_0_ID_EXE[2] => Equal2.IN2
reg_file_read_address_0_ID_EXE[2] => Equal5.IN2
reg_file_read_address_0_ID_EXE[2] => Equal6.IN2
reg_file_read_address_0_ID_EXE[3] => Equal2.IN1
reg_file_read_address_0_ID_EXE[3] => Equal5.IN1
reg_file_read_address_0_ID_EXE[3] => Equal6.IN1
reg_file_read_address_0_ID_EXE[4] => Equal2.IN0
reg_file_read_address_0_ID_EXE[4] => Equal5.IN0
reg_file_read_address_0_ID_EXE[4] => Equal6.IN0
reg_file_read_address_1_ID_EXE[0] => Equal7.IN4
reg_file_read_address_1_ID_EXE[0] => Equal8.IN4
reg_file_read_address_1_ID_EXE[0] => Equal9.IN4
reg_file_read_address_1_ID_EXE[1] => Equal7.IN3
reg_file_read_address_1_ID_EXE[1] => Equal8.IN3
reg_file_read_address_1_ID_EXE[1] => Equal9.IN3
reg_file_read_address_1_ID_EXE[2] => Equal7.IN2
reg_file_read_address_1_ID_EXE[2] => Equal8.IN2
reg_file_read_address_1_ID_EXE[2] => Equal9.IN2
reg_file_read_address_1_ID_EXE[3] => Equal7.IN1
reg_file_read_address_1_ID_EXE[3] => Equal8.IN1
reg_file_read_address_1_ID_EXE[3] => Equal9.IN1
reg_file_read_address_1_ID_EXE[4] => Equal7.IN0
reg_file_read_address_1_ID_EXE[4] => Equal8.IN0
reg_file_read_address_1_ID_EXE[4] => Equal9.IN0
reg_file_write_EX_MEM => forward_0.IN1
reg_file_write_EX_MEM => forward_0.IN1
reg_file_write_address_EX_MEM[0] => Equal2.IN9
reg_file_write_address_EX_MEM[0] => Equal7.IN9
reg_file_write_address_EX_MEM[1] => Equal2.IN8
reg_file_write_address_EX_MEM[1] => Equal7.IN8
reg_file_write_address_EX_MEM[2] => Equal2.IN7
reg_file_write_address_EX_MEM[2] => Equal7.IN7
reg_file_write_address_EX_MEM[3] => Equal2.IN6
reg_file_write_address_EX_MEM[3] => Equal7.IN6
reg_file_write_address_EX_MEM[4] => Equal2.IN5
reg_file_write_address_EX_MEM[4] => Equal7.IN5
mux_0_sel_EX_MEM[0] => Equal0.IN1
mux_0_sel_EX_MEM[0] => Equal1.IN1
mux_0_sel_EX_MEM[1] => Equal0.IN0
mux_0_sel_EX_MEM[1] => Equal1.IN0
reg_file_write_MEM_WB => forward_0.IN1
reg_file_write_MEM_WB => forward_0.IN1
reg_file_write_address_MEM_WB[0] => Equal5.IN9
reg_file_write_address_MEM_WB[0] => Equal8.IN9
reg_file_write_address_MEM_WB[1] => Equal5.IN8
reg_file_write_address_MEM_WB[1] => Equal8.IN8
reg_file_write_address_MEM_WB[2] => Equal5.IN7
reg_file_write_address_MEM_WB[2] => Equal8.IN7
reg_file_write_address_MEM_WB[3] => Equal5.IN6
reg_file_write_address_MEM_WB[3] => Equal8.IN6
reg_file_write_address_MEM_WB[4] => Equal5.IN5
reg_file_write_address_MEM_WB[4] => Equal8.IN5
mux_0_sel_MEM_WB[0] => Equal3.IN1
mux_0_sel_MEM_WB[0] => Equal4.IN1
mux_0_sel_MEM_WB[1] => Equal3.IN0
mux_0_sel_MEM_WB[1] => Equal4.IN0
forward_mux_0_control[0] <= internal_mux_0_control.DB_MAX_OUTPUT_PORT_TYPE
forward_mux_0_control[1] <= internal_mux_0_control.DB_MAX_OUTPUT_PORT_TYPE
forward_mux_0_control[2] <= internal_mux_0_control.DB_MAX_OUTPUT_PORT_TYPE
forward_mux_1_control[0] <= internal_mux_1_control.DB_MAX_OUTPUT_PORT_TYPE
forward_mux_1_control[1] <= internal_mux_1_control.DB_MAX_OUTPUT_PORT_TYPE
forward_mux_1_control[2] <= internal_mux_1_control.DB_MAX_OUTPUT_PORT_TYPE


|fpga_riscv32_minimal|datapath:datapath_0|mux5_1:forward_mux_0
selection[0] => Mux0.IN5
selection[0] => Mux1.IN5
selection[0] => Mux2.IN5
selection[0] => Mux3.IN5
selection[0] => Mux4.IN5
selection[0] => Mux5.IN5
selection[0] => Mux6.IN5
selection[0] => Mux7.IN5
selection[0] => Mux8.IN5
selection[0] => Mux9.IN5
selection[0] => Mux10.IN5
selection[0] => Mux11.IN5
selection[0] => Mux12.IN5
selection[0] => Mux13.IN5
selection[0] => Mux14.IN5
selection[0] => Mux15.IN5
selection[0] => Mux16.IN5
selection[0] => Mux17.IN5
selection[0] => Mux18.IN5
selection[0] => Mux19.IN5
selection[0] => Mux20.IN5
selection[0] => Mux21.IN5
selection[0] => Mux22.IN5
selection[0] => Mux23.IN5
selection[0] => Mux24.IN5
selection[0] => Mux25.IN5
selection[0] => Mux26.IN5
selection[0] => Mux27.IN5
selection[0] => Mux28.IN5
selection[0] => Mux29.IN5
selection[0] => Mux30.IN5
selection[0] => Mux31.IN5
selection[1] => Mux0.IN4
selection[1] => Mux1.IN4
selection[1] => Mux2.IN4
selection[1] => Mux3.IN4
selection[1] => Mux4.IN4
selection[1] => Mux5.IN4
selection[1] => Mux6.IN4
selection[1] => Mux7.IN4
selection[1] => Mux8.IN4
selection[1] => Mux9.IN4
selection[1] => Mux10.IN4
selection[1] => Mux11.IN4
selection[1] => Mux12.IN4
selection[1] => Mux13.IN4
selection[1] => Mux14.IN4
selection[1] => Mux15.IN4
selection[1] => Mux16.IN4
selection[1] => Mux17.IN4
selection[1] => Mux18.IN4
selection[1] => Mux19.IN4
selection[1] => Mux20.IN4
selection[1] => Mux21.IN4
selection[1] => Mux22.IN4
selection[1] => Mux23.IN4
selection[1] => Mux24.IN4
selection[1] => Mux25.IN4
selection[1] => Mux26.IN4
selection[1] => Mux27.IN4
selection[1] => Mux28.IN4
selection[1] => Mux29.IN4
selection[1] => Mux30.IN4
selection[1] => Mux31.IN4
selection[2] => Mux0.IN3
selection[2] => Mux1.IN3
selection[2] => Mux2.IN3
selection[2] => Mux3.IN3
selection[2] => Mux4.IN3
selection[2] => Mux5.IN3
selection[2] => Mux6.IN3
selection[2] => Mux7.IN3
selection[2] => Mux8.IN3
selection[2] => Mux9.IN3
selection[2] => Mux10.IN3
selection[2] => Mux11.IN3
selection[2] => Mux12.IN3
selection[2] => Mux13.IN3
selection[2] => Mux14.IN3
selection[2] => Mux15.IN3
selection[2] => Mux16.IN3
selection[2] => Mux17.IN3
selection[2] => Mux18.IN3
selection[2] => Mux19.IN3
selection[2] => Mux20.IN3
selection[2] => Mux21.IN3
selection[2] => Mux22.IN3
selection[2] => Mux23.IN3
selection[2] => Mux24.IN3
selection[2] => Mux25.IN3
selection[2] => Mux26.IN3
selection[2] => Mux27.IN3
selection[2] => Mux28.IN3
selection[2] => Mux29.IN3
selection[2] => Mux30.IN3
selection[2] => Mux31.IN3
input_0[0] => Mux31.IN6
input_0[1] => Mux30.IN6
input_0[2] => Mux29.IN6
input_0[3] => Mux28.IN6
input_0[4] => Mux27.IN6
input_0[5] => Mux26.IN6
input_0[6] => Mux25.IN6
input_0[7] => Mux24.IN6
input_0[8] => Mux23.IN6
input_0[9] => Mux22.IN6
input_0[10] => Mux21.IN6
input_0[11] => Mux20.IN6
input_0[12] => Mux19.IN6
input_0[13] => Mux18.IN6
input_0[14] => Mux17.IN6
input_0[15] => Mux16.IN6
input_0[16] => Mux15.IN6
input_0[17] => Mux14.IN6
input_0[18] => Mux13.IN6
input_0[19] => Mux12.IN6
input_0[20] => Mux11.IN6
input_0[21] => Mux10.IN6
input_0[22] => Mux9.IN6
input_0[23] => Mux8.IN6
input_0[24] => Mux7.IN6
input_0[25] => Mux6.IN6
input_0[26] => Mux5.IN6
input_0[27] => Mux4.IN6
input_0[28] => Mux3.IN6
input_0[29] => Mux2.IN6
input_0[30] => Mux1.IN6
input_0[31] => Mux0.IN6
input_1[0] => Mux31.IN7
input_1[1] => Mux30.IN7
input_1[2] => Mux29.IN7
input_1[3] => Mux28.IN7
input_1[4] => Mux27.IN7
input_1[5] => Mux26.IN7
input_1[6] => Mux25.IN7
input_1[7] => Mux24.IN7
input_1[8] => Mux23.IN7
input_1[9] => Mux22.IN7
input_1[10] => Mux21.IN7
input_1[11] => Mux20.IN7
input_1[12] => Mux19.IN7
input_1[13] => Mux18.IN7
input_1[14] => Mux17.IN7
input_1[15] => Mux16.IN7
input_1[16] => Mux15.IN7
input_1[17] => Mux14.IN7
input_1[18] => Mux13.IN7
input_1[19] => Mux12.IN7
input_1[20] => Mux11.IN7
input_1[21] => Mux10.IN7
input_1[22] => Mux9.IN7
input_1[23] => Mux8.IN7
input_1[24] => Mux7.IN7
input_1[25] => Mux6.IN7
input_1[26] => Mux5.IN7
input_1[27] => Mux4.IN7
input_1[28] => Mux3.IN7
input_1[29] => Mux2.IN7
input_1[30] => Mux1.IN7
input_1[31] => Mux0.IN7
input_2[0] => Mux31.IN8
input_2[1] => Mux30.IN8
input_2[2] => Mux29.IN8
input_2[3] => Mux28.IN8
input_2[4] => Mux27.IN8
input_2[5] => Mux26.IN8
input_2[6] => Mux25.IN8
input_2[7] => Mux24.IN8
input_2[8] => Mux23.IN8
input_2[9] => Mux22.IN8
input_2[10] => Mux21.IN8
input_2[11] => Mux20.IN8
input_2[12] => Mux19.IN8
input_2[13] => Mux18.IN8
input_2[14] => Mux17.IN8
input_2[15] => Mux16.IN8
input_2[16] => Mux15.IN8
input_2[17] => Mux14.IN8
input_2[18] => Mux13.IN8
input_2[19] => Mux12.IN8
input_2[20] => Mux11.IN8
input_2[21] => Mux10.IN8
input_2[22] => Mux9.IN8
input_2[23] => Mux8.IN8
input_2[24] => Mux7.IN8
input_2[25] => Mux6.IN8
input_2[26] => Mux5.IN8
input_2[27] => Mux4.IN8
input_2[28] => Mux3.IN8
input_2[29] => Mux2.IN8
input_2[30] => Mux1.IN8
input_2[31] => Mux0.IN8
input_3[0] => Mux31.IN9
input_3[1] => Mux30.IN9
input_3[2] => Mux29.IN9
input_3[3] => Mux28.IN9
input_3[4] => Mux27.IN9
input_3[5] => Mux26.IN9
input_3[6] => Mux25.IN9
input_3[7] => Mux24.IN9
input_3[8] => Mux23.IN9
input_3[9] => Mux22.IN9
input_3[10] => Mux21.IN9
input_3[11] => Mux20.IN9
input_3[12] => Mux19.IN9
input_3[13] => Mux18.IN9
input_3[14] => Mux17.IN9
input_3[15] => Mux16.IN9
input_3[16] => Mux15.IN9
input_3[17] => Mux14.IN9
input_3[18] => Mux13.IN9
input_3[19] => Mux12.IN9
input_3[20] => Mux11.IN9
input_3[21] => Mux10.IN9
input_3[22] => Mux9.IN9
input_3[23] => Mux8.IN9
input_3[24] => Mux7.IN9
input_3[25] => Mux6.IN9
input_3[26] => Mux5.IN9
input_3[27] => Mux4.IN9
input_3[28] => Mux3.IN9
input_3[29] => Mux2.IN9
input_3[30] => Mux1.IN9
input_3[31] => Mux0.IN9
input_4[0] => Mux31.IN10
input_4[1] => Mux30.IN10
input_4[2] => Mux29.IN10
input_4[3] => Mux28.IN10
input_4[4] => Mux27.IN10
input_4[5] => Mux26.IN10
input_4[6] => Mux25.IN10
input_4[7] => Mux24.IN10
input_4[8] => Mux23.IN10
input_4[9] => Mux22.IN10
input_4[10] => Mux21.IN10
input_4[11] => Mux20.IN10
input_4[12] => Mux19.IN10
input_4[13] => Mux18.IN10
input_4[14] => Mux17.IN10
input_4[15] => Mux16.IN10
input_4[16] => Mux15.IN10
input_4[17] => Mux14.IN10
input_4[18] => Mux13.IN10
input_4[19] => Mux12.IN10
input_4[20] => Mux11.IN10
input_4[21] => Mux10.IN10
input_4[22] => Mux9.IN10
input_4[23] => Mux8.IN10
input_4[24] => Mux7.IN10
input_4[25] => Mux6.IN10
input_4[26] => Mux5.IN10
input_4[27] => Mux4.IN10
input_4[28] => Mux3.IN10
input_4[29] => Mux2.IN10
input_4[30] => Mux1.IN10
input_4[31] => Mux0.IN10
output_0[0] <= Mux31.DB_MAX_OUTPUT_PORT_TYPE
output_0[1] <= Mux30.DB_MAX_OUTPUT_PORT_TYPE
output_0[2] <= Mux29.DB_MAX_OUTPUT_PORT_TYPE
output_0[3] <= Mux28.DB_MAX_OUTPUT_PORT_TYPE
output_0[4] <= Mux27.DB_MAX_OUTPUT_PORT_TYPE
output_0[5] <= Mux26.DB_MAX_OUTPUT_PORT_TYPE
output_0[6] <= Mux25.DB_MAX_OUTPUT_PORT_TYPE
output_0[7] <= Mux24.DB_MAX_OUTPUT_PORT_TYPE
output_0[8] <= Mux23.DB_MAX_OUTPUT_PORT_TYPE
output_0[9] <= Mux22.DB_MAX_OUTPUT_PORT_TYPE
output_0[10] <= Mux21.DB_MAX_OUTPUT_PORT_TYPE
output_0[11] <= Mux20.DB_MAX_OUTPUT_PORT_TYPE
output_0[12] <= Mux19.DB_MAX_OUTPUT_PORT_TYPE
output_0[13] <= Mux18.DB_MAX_OUTPUT_PORT_TYPE
output_0[14] <= Mux17.DB_MAX_OUTPUT_PORT_TYPE
output_0[15] <= Mux16.DB_MAX_OUTPUT_PORT_TYPE
output_0[16] <= Mux15.DB_MAX_OUTPUT_PORT_TYPE
output_0[17] <= Mux14.DB_MAX_OUTPUT_PORT_TYPE
output_0[18] <= Mux13.DB_MAX_OUTPUT_PORT_TYPE
output_0[19] <= Mux12.DB_MAX_OUTPUT_PORT_TYPE
output_0[20] <= Mux11.DB_MAX_OUTPUT_PORT_TYPE
output_0[21] <= Mux10.DB_MAX_OUTPUT_PORT_TYPE
output_0[22] <= Mux9.DB_MAX_OUTPUT_PORT_TYPE
output_0[23] <= Mux8.DB_MAX_OUTPUT_PORT_TYPE
output_0[24] <= Mux7.DB_MAX_OUTPUT_PORT_TYPE
output_0[25] <= Mux6.DB_MAX_OUTPUT_PORT_TYPE
output_0[26] <= Mux5.DB_MAX_OUTPUT_PORT_TYPE
output_0[27] <= Mux4.DB_MAX_OUTPUT_PORT_TYPE
output_0[28] <= Mux3.DB_MAX_OUTPUT_PORT_TYPE
output_0[29] <= Mux2.DB_MAX_OUTPUT_PORT_TYPE
output_0[30] <= Mux1.DB_MAX_OUTPUT_PORT_TYPE
output_0[31] <= Mux0.DB_MAX_OUTPUT_PORT_TYPE


|fpga_riscv32_minimal|datapath:datapath_0|mux5_1:forward_mux_1
selection[0] => Mux0.IN5
selection[0] => Mux1.IN5
selection[0] => Mux2.IN5
selection[0] => Mux3.IN5
selection[0] => Mux4.IN5
selection[0] => Mux5.IN5
selection[0] => Mux6.IN5
selection[0] => Mux7.IN5
selection[0] => Mux8.IN5
selection[0] => Mux9.IN5
selection[0] => Mux10.IN5
selection[0] => Mux11.IN5
selection[0] => Mux12.IN5
selection[0] => Mux13.IN5
selection[0] => Mux14.IN5
selection[0] => Mux15.IN5
selection[0] => Mux16.IN5
selection[0] => Mux17.IN5
selection[0] => Mux18.IN5
selection[0] => Mux19.IN5
selection[0] => Mux20.IN5
selection[0] => Mux21.IN5
selection[0] => Mux22.IN5
selection[0] => Mux23.IN5
selection[0] => Mux24.IN5
selection[0] => Mux25.IN5
selection[0] => Mux26.IN5
selection[0] => Mux27.IN5
selection[0] => Mux28.IN5
selection[0] => Mux29.IN5
selection[0] => Mux30.IN5
selection[0] => Mux31.IN5
selection[1] => Mux0.IN4
selection[1] => Mux1.IN4
selection[1] => Mux2.IN4
selection[1] => Mux3.IN4
selection[1] => Mux4.IN4
selection[1] => Mux5.IN4
selection[1] => Mux6.IN4
selection[1] => Mux7.IN4
selection[1] => Mux8.IN4
selection[1] => Mux9.IN4
selection[1] => Mux10.IN4
selection[1] => Mux11.IN4
selection[1] => Mux12.IN4
selection[1] => Mux13.IN4
selection[1] => Mux14.IN4
selection[1] => Mux15.IN4
selection[1] => Mux16.IN4
selection[1] => Mux17.IN4
selection[1] => Mux18.IN4
selection[1] => Mux19.IN4
selection[1] => Mux20.IN4
selection[1] => Mux21.IN4
selection[1] => Mux22.IN4
selection[1] => Mux23.IN4
selection[1] => Mux24.IN4
selection[1] => Mux25.IN4
selection[1] => Mux26.IN4
selection[1] => Mux27.IN4
selection[1] => Mux28.IN4
selection[1] => Mux29.IN4
selection[1] => Mux30.IN4
selection[1] => Mux31.IN4
selection[2] => Mux0.IN3
selection[2] => Mux1.IN3
selection[2] => Mux2.IN3
selection[2] => Mux3.IN3
selection[2] => Mux4.IN3
selection[2] => Mux5.IN3
selection[2] => Mux6.IN3
selection[2] => Mux7.IN3
selection[2] => Mux8.IN3
selection[2] => Mux9.IN3
selection[2] => Mux10.IN3
selection[2] => Mux11.IN3
selection[2] => Mux12.IN3
selection[2] => Mux13.IN3
selection[2] => Mux14.IN3
selection[2] => Mux15.IN3
selection[2] => Mux16.IN3
selection[2] => Mux17.IN3
selection[2] => Mux18.IN3
selection[2] => Mux19.IN3
selection[2] => Mux20.IN3
selection[2] => Mux21.IN3
selection[2] => Mux22.IN3
selection[2] => Mux23.IN3
selection[2] => Mux24.IN3
selection[2] => Mux25.IN3
selection[2] => Mux26.IN3
selection[2] => Mux27.IN3
selection[2] => Mux28.IN3
selection[2] => Mux29.IN3
selection[2] => Mux30.IN3
selection[2] => Mux31.IN3
input_0[0] => Mux31.IN6
input_0[1] => Mux30.IN6
input_0[2] => Mux29.IN6
input_0[3] => Mux28.IN6
input_0[4] => Mux27.IN6
input_0[5] => Mux26.IN6
input_0[6] => Mux25.IN6
input_0[7] => Mux24.IN6
input_0[8] => Mux23.IN6
input_0[9] => Mux22.IN6
input_0[10] => Mux21.IN6
input_0[11] => Mux20.IN6
input_0[12] => Mux19.IN6
input_0[13] => Mux18.IN6
input_0[14] => Mux17.IN6
input_0[15] => Mux16.IN6
input_0[16] => Mux15.IN6
input_0[17] => Mux14.IN6
input_0[18] => Mux13.IN6
input_0[19] => Mux12.IN6
input_0[20] => Mux11.IN6
input_0[21] => Mux10.IN6
input_0[22] => Mux9.IN6
input_0[23] => Mux8.IN6
input_0[24] => Mux7.IN6
input_0[25] => Mux6.IN6
input_0[26] => Mux5.IN6
input_0[27] => Mux4.IN6
input_0[28] => Mux3.IN6
input_0[29] => Mux2.IN6
input_0[30] => Mux1.IN6
input_0[31] => Mux0.IN6
input_1[0] => Mux31.IN7
input_1[1] => Mux30.IN7
input_1[2] => Mux29.IN7
input_1[3] => Mux28.IN7
input_1[4] => Mux27.IN7
input_1[5] => Mux26.IN7
input_1[6] => Mux25.IN7
input_1[7] => Mux24.IN7
input_1[8] => Mux23.IN7
input_1[9] => Mux22.IN7
input_1[10] => Mux21.IN7
input_1[11] => Mux20.IN7
input_1[12] => Mux19.IN7
input_1[13] => Mux18.IN7
input_1[14] => Mux17.IN7
input_1[15] => Mux16.IN7
input_1[16] => Mux15.IN7
input_1[17] => Mux14.IN7
input_1[18] => Mux13.IN7
input_1[19] => Mux12.IN7
input_1[20] => Mux11.IN7
input_1[21] => Mux10.IN7
input_1[22] => Mux9.IN7
input_1[23] => Mux8.IN7
input_1[24] => Mux7.IN7
input_1[25] => Mux6.IN7
input_1[26] => Mux5.IN7
input_1[27] => Mux4.IN7
input_1[28] => Mux3.IN7
input_1[29] => Mux2.IN7
input_1[30] => Mux1.IN7
input_1[31] => Mux0.IN7
input_2[0] => Mux31.IN8
input_2[1] => Mux30.IN8
input_2[2] => Mux29.IN8
input_2[3] => Mux28.IN8
input_2[4] => Mux27.IN8
input_2[5] => Mux26.IN8
input_2[6] => Mux25.IN8
input_2[7] => Mux24.IN8
input_2[8] => Mux23.IN8
input_2[9] => Mux22.IN8
input_2[10] => Mux21.IN8
input_2[11] => Mux20.IN8
input_2[12] => Mux19.IN8
input_2[13] => Mux18.IN8
input_2[14] => Mux17.IN8
input_2[15] => Mux16.IN8
input_2[16] => Mux15.IN8
input_2[17] => Mux14.IN8
input_2[18] => Mux13.IN8
input_2[19] => Mux12.IN8
input_2[20] => Mux11.IN8
input_2[21] => Mux10.IN8
input_2[22] => Mux9.IN8
input_2[23] => Mux8.IN8
input_2[24] => Mux7.IN8
input_2[25] => Mux6.IN8
input_2[26] => Mux5.IN8
input_2[27] => Mux4.IN8
input_2[28] => Mux3.IN8
input_2[29] => Mux2.IN8
input_2[30] => Mux1.IN8
input_2[31] => Mux0.IN8
input_3[0] => Mux31.IN9
input_3[1] => Mux30.IN9
input_3[2] => Mux29.IN9
input_3[3] => Mux28.IN9
input_3[4] => Mux27.IN9
input_3[5] => Mux26.IN9
input_3[6] => Mux25.IN9
input_3[7] => Mux24.IN9
input_3[8] => Mux23.IN9
input_3[9] => Mux22.IN9
input_3[10] => Mux21.IN9
input_3[11] => Mux20.IN9
input_3[12] => Mux19.IN9
input_3[13] => Mux18.IN9
input_3[14] => Mux17.IN9
input_3[15] => Mux16.IN9
input_3[16] => Mux15.IN9
input_3[17] => Mux14.IN9
input_3[18] => Mux13.IN9
input_3[19] => Mux12.IN9
input_3[20] => Mux11.IN9
input_3[21] => Mux10.IN9
input_3[22] => Mux9.IN9
input_3[23] => Mux8.IN9
input_3[24] => Mux7.IN9
input_3[25] => Mux6.IN9
input_3[26] => Mux5.IN9
input_3[27] => Mux4.IN9
input_3[28] => Mux3.IN9
input_3[29] => Mux2.IN9
input_3[30] => Mux1.IN9
input_3[31] => Mux0.IN9
input_4[0] => Mux31.IN10
input_4[1] => Mux30.IN10
input_4[2] => Mux29.IN10
input_4[3] => Mux28.IN10
input_4[4] => Mux27.IN10
input_4[5] => Mux26.IN10
input_4[6] => Mux25.IN10
input_4[7] => Mux24.IN10
input_4[8] => Mux23.IN10
input_4[9] => Mux22.IN10
input_4[10] => Mux21.IN10
input_4[11] => Mux20.IN10
input_4[12] => Mux19.IN10
input_4[13] => Mux18.IN10
input_4[14] => Mux17.IN10
input_4[15] => Mux16.IN10
input_4[16] => Mux15.IN10
input_4[17] => Mux14.IN10
input_4[18] => Mux13.IN10
input_4[19] => Mux12.IN10
input_4[20] => Mux11.IN10
input_4[21] => Mux10.IN10
input_4[22] => Mux9.IN10
input_4[23] => Mux8.IN10
input_4[24] => Mux7.IN10
input_4[25] => Mux6.IN10
input_4[26] => Mux5.IN10
input_4[27] => Mux4.IN10
input_4[28] => Mux3.IN10
input_4[29] => Mux2.IN10
input_4[30] => Mux1.IN10
input_4[31] => Mux0.IN10
output_0[0] <= Mux31.DB_MAX_OUTPUT_PORT_TYPE
output_0[1] <= Mux30.DB_MAX_OUTPUT_PORT_TYPE
output_0[2] <= Mux29.DB_MAX_OUTPUT_PORT_TYPE
output_0[3] <= Mux28.DB_MAX_OUTPUT_PORT_TYPE
output_0[4] <= Mux27.DB_MAX_OUTPUT_PORT_TYPE
output_0[5] <= Mux26.DB_MAX_OUTPUT_PORT_TYPE
output_0[6] <= Mux25.DB_MAX_OUTPUT_PORT_TYPE
output_0[7] <= Mux24.DB_MAX_OUTPUT_PORT_TYPE
output_0[8] <= Mux23.DB_MAX_OUTPUT_PORT_TYPE
output_0[9] <= Mux22.DB_MAX_OUTPUT_PORT_TYPE
output_0[10] <= Mux21.DB_MAX_OUTPUT_PORT_TYPE
output_0[11] <= Mux20.DB_MAX_OUTPUT_PORT_TYPE
output_0[12] <= Mux19.DB_MAX_OUTPUT_PORT_TYPE
output_0[13] <= Mux18.DB_MAX_OUTPUT_PORT_TYPE
output_0[14] <= Mux17.DB_MAX_OUTPUT_PORT_TYPE
output_0[15] <= Mux16.DB_MAX_OUTPUT_PORT_TYPE
output_0[16] <= Mux15.DB_MAX_OUTPUT_PORT_TYPE
output_0[17] <= Mux14.DB_MAX_OUTPUT_PORT_TYPE
output_0[18] <= Mux13.DB_MAX_OUTPUT_PORT_TYPE
output_0[19] <= Mux12.DB_MAX_OUTPUT_PORT_TYPE
output_0[20] <= Mux11.DB_MAX_OUTPUT_PORT_TYPE
output_0[21] <= Mux10.DB_MAX_OUTPUT_PORT_TYPE
output_0[22] <= Mux9.DB_MAX_OUTPUT_PORT_TYPE
output_0[23] <= Mux8.DB_MAX_OUTPUT_PORT_TYPE
output_0[24] <= Mux7.DB_MAX_OUTPUT_PORT_TYPE
output_0[25] <= Mux6.DB_MAX_OUTPUT_PORT_TYPE
output_0[26] <= Mux5.DB_MAX_OUTPUT_PORT_TYPE
output_0[27] <= Mux4.DB_MAX_OUTPUT_PORT_TYPE
output_0[28] <= Mux3.DB_MAX_OUTPUT_PORT_TYPE
output_0[29] <= Mux2.DB_MAX_OUTPUT_PORT_TYPE
output_0[30] <= Mux1.DB_MAX_OUTPUT_PORT_TYPE
output_0[31] <= Mux0.DB_MAX_OUTPUT_PORT_TYPE


|fpga_riscv32_minimal|datapath:datapath_0|mux2:mux_1
value1[0] => result.DATAB
value1[1] => result.DATAB
value1[2] => result.DATAB
value1[3] => result.DATAB
value1[4] => result.DATAB
value1[5] => result.DATAB
value1[6] => result.DATAB
value1[7] => result.DATAB
value1[8] => result.DATAB
value1[9] => result.DATAB
value1[10] => result.DATAB
value1[11] => result.DATAB
value1[12] => result.DATAB
value1[13] => result.DATAB
value1[14] => result.DATAB
value1[15] => result.DATAB
value1[16] => result.DATAB
value1[17] => result.DATAB
value1[18] => result.DATAB
value1[19] => result.DATAB
value1[20] => result.DATAB
value1[21] => result.DATAB
value1[22] => result.DATAB
value1[23] => result.DATAB
value1[24] => result.DATAB
value1[25] => result.DATAB
value1[26] => result.DATAB
value1[27] => result.DATAB
value1[28] => result.DATAB
value1[29] => result.DATAB
value1[30] => result.DATAB
value1[31] => result.DATAB
value2[0] => result.DATAA
value2[1] => result.DATAA
value2[2] => result.DATAA
value2[3] => result.DATAA
value2[4] => result.DATAA
value2[5] => result.DATAA
value2[6] => result.DATAA
value2[7] => result.DATAA
value2[8] => result.DATAA
value2[9] => result.DATAA
value2[10] => result.DATAA
value2[11] => result.DATAA
value2[12] => result.DATAA
value2[13] => result.DATAA
value2[14] => result.DATAA
value2[15] => result.DATAA
value2[16] => result.DATAA
value2[17] => result.DATAA
value2[18] => result.DATAA
value2[19] => result.DATAA
value2[20] => result.DATAA
value2[21] => result.DATAA
value2[22] => result.DATAA
value2[23] => result.DATAA
value2[24] => result.DATAA
value2[25] => result.DATAA
value2[26] => result.DATAA
value2[27] => result.DATAA
value2[28] => result.DATAA
value2[29] => result.DATAA
value2[30] => result.DATAA
value2[31] => result.DATAA
selection => result.OUTPUTSELECT
selection => result.OUTPUTSELECT
selection => result.OUTPUTSELECT
selection => result.OUTPUTSELECT
selection => result.OUTPUTSELECT
selection => result.OUTPUTSELECT
selection => result.OUTPUTSELECT
selection => result.OUTPUTSELECT
selection => result.OUTPUTSELECT
selection => result.OUTPUTSELECT
selection => result.OUTPUTSELECT
selection => result.OUTPUTSELECT
selection => result.OUTPUTSELECT
selection => result.OUTPUTSELECT
selection => result.OUTPUTSELECT
selection => result.OUTPUTSELECT
selection => result.OUTPUTSELECT
selection => result.OUTPUTSELECT
selection => result.OUTPUTSELECT
selection => result.OUTPUTSELECT
selection => result.OUTPUTSELECT
selection => result.OUTPUTSELECT
selection => result.OUTPUTSELECT
selection => result.OUTPUTSELECT
selection => result.OUTPUTSELECT
selection => result.OUTPUTSELECT
selection => result.OUTPUTSELECT
selection => result.OUTPUTSELECT
selection => result.OUTPUTSELECT
selection => result.OUTPUTSELECT
selection => result.OUTPUTSELECT
selection => result.OUTPUTSELECT
mux_result[0] <= result.DB_MAX_OUTPUT_PORT_TYPE
mux_result[1] <= result.DB_MAX_OUTPUT_PORT_TYPE
mux_result[2] <= result.DB_MAX_OUTPUT_PORT_TYPE
mux_result[3] <= result.DB_MAX_OUTPUT_PORT_TYPE
mux_result[4] <= result.DB_MAX_OUTPUT_PORT_TYPE
mux_result[5] <= result.DB_MAX_OUTPUT_PORT_TYPE
mux_result[6] <= result.DB_MAX_OUTPUT_PORT_TYPE
mux_result[7] <= result.DB_MAX_OUTPUT_PORT_TYPE
mux_result[8] <= result.DB_MAX_OUTPUT_PORT_TYPE
mux_result[9] <= result.DB_MAX_OUTPUT_PORT_TYPE
mux_result[10] <= result.DB_MAX_OUTPUT_PORT_TYPE
mux_result[11] <= result.DB_MAX_OUTPUT_PORT_TYPE
mux_result[12] <= result.DB_MAX_OUTPUT_PORT_TYPE
mux_result[13] <= result.DB_MAX_OUTPUT_PORT_TYPE
mux_result[14] <= result.DB_MAX_OUTPUT_PORT_TYPE
mux_result[15] <= result.DB_MAX_OUTPUT_PORT_TYPE
mux_result[16] <= result.DB_MAX_OUTPUT_PORT_TYPE
mux_result[17] <= result.DB_MAX_OUTPUT_PORT_TYPE
mux_result[18] <= result.DB_MAX_OUTPUT_PORT_TYPE
mux_result[19] <= result.DB_MAX_OUTPUT_PORT_TYPE
mux_result[20] <= result.DB_MAX_OUTPUT_PORT_TYPE
mux_result[21] <= result.DB_MAX_OUTPUT_PORT_TYPE
mux_result[22] <= result.DB_MAX_OUTPUT_PORT_TYPE
mux_result[23] <= result.DB_MAX_OUTPUT_PORT_TYPE
mux_result[24] <= result.DB_MAX_OUTPUT_PORT_TYPE
mux_result[25] <= result.DB_MAX_OUTPUT_PORT_TYPE
mux_result[26] <= result.DB_MAX_OUTPUT_PORT_TYPE
mux_result[27] <= result.DB_MAX_OUTPUT_PORT_TYPE
mux_result[28] <= result.DB_MAX_OUTPUT_PORT_TYPE
mux_result[29] <= result.DB_MAX_OUTPUT_PORT_TYPE
mux_result[30] <= result.DB_MAX_OUTPUT_PORT_TYPE
mux_result[31] <= result.DB_MAX_OUTPUT_PORT_TYPE


|fpga_riscv32_minimal|datapath:datapath_0|ALU:alu_0
input_0[0] => Add0.IN33
input_0[0] => Add1.IN66
input_0[0] => ShiftLeft0.IN32
input_0[0] => Add2.IN64
input_0[0] => ALU_output.IN0
input_0[0] => ShiftRight0.IN32
input_0[0] => ShiftRight1.IN32
input_0[0] => ALU_output.IN0
input_0[0] => ALU_output.IN0
input_0[1] => Add0.IN32
input_0[1] => Add1.IN65
input_0[1] => ShiftLeft0.IN31
input_0[1] => Add2.IN63
input_0[1] => ALU_output.IN0
input_0[1] => ShiftRight0.IN31
input_0[1] => ShiftRight1.IN31
input_0[1] => ALU_output.IN0
input_0[1] => ALU_output.IN0
input_0[2] => Add0.IN31
input_0[2] => Add1.IN64
input_0[2] => ShiftLeft0.IN30
input_0[2] => Add2.IN62
input_0[2] => ALU_output.IN0
input_0[2] => ShiftRight0.IN30
input_0[2] => ShiftRight1.IN30
input_0[2] => ALU_output.IN0
input_0[2] => ALU_output.IN0
input_0[3] => Add0.IN30
input_0[3] => Add1.IN63
input_0[3] => ShiftLeft0.IN29
input_0[3] => Add2.IN61
input_0[3] => ALU_output.IN0
input_0[3] => ShiftRight0.IN29
input_0[3] => ShiftRight1.IN29
input_0[3] => ALU_output.IN0
input_0[3] => ALU_output.IN0
input_0[4] => Add0.IN29
input_0[4] => Add1.IN62
input_0[4] => ShiftLeft0.IN28
input_0[4] => Add2.IN60
input_0[4] => ALU_output.IN0
input_0[4] => ShiftRight0.IN28
input_0[4] => ShiftRight1.IN28
input_0[4] => ALU_output.IN0
input_0[4] => ALU_output.IN0
input_0[5] => Add0.IN28
input_0[5] => Add1.IN61
input_0[5] => ShiftLeft0.IN27
input_0[5] => Add2.IN59
input_0[5] => ALU_output.IN0
input_0[5] => ShiftRight0.IN27
input_0[5] => ShiftRight1.IN27
input_0[5] => ALU_output.IN0
input_0[5] => ALU_output.IN0
input_0[6] => Add0.IN27
input_0[6] => Add1.IN60
input_0[6] => ShiftLeft0.IN26
input_0[6] => Add2.IN58
input_0[6] => ALU_output.IN0
input_0[6] => ShiftRight0.IN26
input_0[6] => ShiftRight1.IN26
input_0[6] => ALU_output.IN0
input_0[6] => ALU_output.IN0
input_0[7] => Add0.IN26
input_0[7] => Add1.IN59
input_0[7] => ShiftLeft0.IN25
input_0[7] => Add2.IN57
input_0[7] => ALU_output.IN0
input_0[7] => ShiftRight0.IN25
input_0[7] => ShiftRight1.IN25
input_0[7] => ALU_output.IN0
input_0[7] => ALU_output.IN0
input_0[8] => Add0.IN25
input_0[8] => Add1.IN58
input_0[8] => ShiftLeft0.IN24
input_0[8] => Add2.IN56
input_0[8] => ALU_output.IN0
input_0[8] => ShiftRight0.IN24
input_0[8] => ShiftRight1.IN24
input_0[8] => ALU_output.IN0
input_0[8] => ALU_output.IN0
input_0[9] => Add0.IN24
input_0[9] => Add1.IN57
input_0[9] => ShiftLeft0.IN23
input_0[9] => Add2.IN55
input_0[9] => ALU_output.IN0
input_0[9] => ShiftRight0.IN23
input_0[9] => ShiftRight1.IN23
input_0[9] => ALU_output.IN0
input_0[9] => ALU_output.IN0
input_0[10] => Add0.IN23
input_0[10] => Add1.IN56
input_0[10] => ShiftLeft0.IN22
input_0[10] => Add2.IN54
input_0[10] => ALU_output.IN0
input_0[10] => ShiftRight0.IN22
input_0[10] => ShiftRight1.IN22
input_0[10] => ALU_output.IN0
input_0[10] => ALU_output.IN0
input_0[11] => Add0.IN22
input_0[11] => Add1.IN55
input_0[11] => ShiftLeft0.IN21
input_0[11] => Add2.IN53
input_0[11] => ALU_output.IN0
input_0[11] => ShiftRight0.IN21
input_0[11] => ShiftRight1.IN21
input_0[11] => ALU_output.IN0
input_0[11] => ALU_output.IN0
input_0[12] => Add0.IN21
input_0[12] => Add1.IN54
input_0[12] => ShiftLeft0.IN20
input_0[12] => Add2.IN52
input_0[12] => ALU_output.IN0
input_0[12] => ShiftRight0.IN20
input_0[12] => ShiftRight1.IN20
input_0[12] => ALU_output.IN0
input_0[12] => ALU_output.IN0
input_0[13] => Add0.IN20
input_0[13] => Add1.IN53
input_0[13] => ShiftLeft0.IN19
input_0[13] => Add2.IN51
input_0[13] => ALU_output.IN0
input_0[13] => ShiftRight0.IN19
input_0[13] => ShiftRight1.IN19
input_0[13] => ALU_output.IN0
input_0[13] => ALU_output.IN0
input_0[14] => Add0.IN19
input_0[14] => Add1.IN52
input_0[14] => ShiftLeft0.IN18
input_0[14] => Add2.IN50
input_0[14] => ALU_output.IN0
input_0[14] => ShiftRight0.IN18
input_0[14] => ShiftRight1.IN18
input_0[14] => ALU_output.IN0
input_0[14] => ALU_output.IN0
input_0[15] => Add0.IN18
input_0[15] => Add1.IN51
input_0[15] => ShiftLeft0.IN17
input_0[15] => Add2.IN49
input_0[15] => ALU_output.IN0
input_0[15] => ShiftRight0.IN17
input_0[15] => ShiftRight1.IN17
input_0[15] => ALU_output.IN0
input_0[15] => ALU_output.IN0
input_0[16] => Add0.IN17
input_0[16] => Add1.IN50
input_0[16] => ShiftLeft0.IN16
input_0[16] => Add2.IN48
input_0[16] => ALU_output.IN0
input_0[16] => ShiftRight0.IN16
input_0[16] => ShiftRight1.IN16
input_0[16] => ALU_output.IN0
input_0[16] => ALU_output.IN0
input_0[17] => Add0.IN16
input_0[17] => Add1.IN49
input_0[17] => ShiftLeft0.IN15
input_0[17] => Add2.IN47
input_0[17] => ALU_output.IN0
input_0[17] => ShiftRight0.IN15
input_0[17] => ShiftRight1.IN15
input_0[17] => ALU_output.IN0
input_0[17] => ALU_output.IN0
input_0[18] => Add0.IN15
input_0[18] => Add1.IN48
input_0[18] => ShiftLeft0.IN14
input_0[18] => Add2.IN46
input_0[18] => ALU_output.IN0
input_0[18] => ShiftRight0.IN14
input_0[18] => ShiftRight1.IN14
input_0[18] => ALU_output.IN0
input_0[18] => ALU_output.IN0
input_0[19] => Add0.IN14
input_0[19] => Add1.IN47
input_0[19] => ShiftLeft0.IN13
input_0[19] => Add2.IN45
input_0[19] => ALU_output.IN0
input_0[19] => ShiftRight0.IN13
input_0[19] => ShiftRight1.IN13
input_0[19] => ALU_output.IN0
input_0[19] => ALU_output.IN0
input_0[20] => Add0.IN13
input_0[20] => Add1.IN46
input_0[20] => ShiftLeft0.IN12
input_0[20] => Add2.IN44
input_0[20] => ALU_output.IN0
input_0[20] => ShiftRight0.IN12
input_0[20] => ShiftRight1.IN12
input_0[20] => ALU_output.IN0
input_0[20] => ALU_output.IN0
input_0[21] => Add0.IN12
input_0[21] => Add1.IN45
input_0[21] => ShiftLeft0.IN11
input_0[21] => Add2.IN43
input_0[21] => ALU_output.IN0
input_0[21] => ShiftRight0.IN11
input_0[21] => ShiftRight1.IN11
input_0[21] => ALU_output.IN0
input_0[21] => ALU_output.IN0
input_0[22] => Add0.IN11
input_0[22] => Add1.IN44
input_0[22] => ShiftLeft0.IN10
input_0[22] => Add2.IN42
input_0[22] => ALU_output.IN0
input_0[22] => ShiftRight0.IN10
input_0[22] => ShiftRight1.IN10
input_0[22] => ALU_output.IN0
input_0[22] => ALU_output.IN0
input_0[23] => Add0.IN10
input_0[23] => Add1.IN43
input_0[23] => ShiftLeft0.IN9
input_0[23] => Add2.IN41
input_0[23] => ALU_output.IN0
input_0[23] => ShiftRight0.IN9
input_0[23] => ShiftRight1.IN9
input_0[23] => ALU_output.IN0
input_0[23] => ALU_output.IN0
input_0[24] => Add0.IN9
input_0[24] => Add1.IN42
input_0[24] => ShiftLeft0.IN8
input_0[24] => Add2.IN40
input_0[24] => ALU_output.IN0
input_0[24] => ShiftRight0.IN8
input_0[24] => ShiftRight1.IN8
input_0[24] => ALU_output.IN0
input_0[24] => ALU_output.IN0
input_0[25] => Add0.IN8
input_0[25] => Add1.IN41
input_0[25] => ShiftLeft0.IN7
input_0[25] => Add2.IN39
input_0[25] => ALU_output.IN0
input_0[25] => ShiftRight0.IN7
input_0[25] => ShiftRight1.IN7
input_0[25] => ALU_output.IN0
input_0[25] => ALU_output.IN0
input_0[26] => Add0.IN7
input_0[26] => Add1.IN40
input_0[26] => ShiftLeft0.IN6
input_0[26] => Add2.IN38
input_0[26] => ALU_output.IN0
input_0[26] => ShiftRight0.IN6
input_0[26] => ShiftRight1.IN6
input_0[26] => ALU_output.IN0
input_0[26] => ALU_output.IN0
input_0[27] => Add0.IN6
input_0[27] => Add1.IN39
input_0[27] => ShiftLeft0.IN5
input_0[27] => Add2.IN37
input_0[27] => ALU_output.IN0
input_0[27] => ShiftRight0.IN5
input_0[27] => ShiftRight1.IN5
input_0[27] => ALU_output.IN0
input_0[27] => ALU_output.IN0
input_0[28] => Add0.IN5
input_0[28] => Add1.IN38
input_0[28] => ShiftLeft0.IN4
input_0[28] => Add2.IN36
input_0[28] => ALU_output.IN0
input_0[28] => ShiftRight0.IN4
input_0[28] => ShiftRight1.IN4
input_0[28] => ALU_output.IN0
input_0[28] => ALU_output.IN0
input_0[29] => Add0.IN4
input_0[29] => Add1.IN37
input_0[29] => ShiftLeft0.IN3
input_0[29] => Add2.IN35
input_0[29] => ALU_output.IN0
input_0[29] => ShiftRight0.IN3
input_0[29] => ShiftRight1.IN3
input_0[29] => ALU_output.IN0
input_0[29] => ALU_output.IN0
input_0[30] => Add0.IN3
input_0[30] => Add1.IN36
input_0[30] => ShiftLeft0.IN2
input_0[30] => Add2.IN34
input_0[30] => ALU_output.IN0
input_0[30] => ShiftRight0.IN2
input_0[30] => ShiftRight1.IN2
input_0[30] => ALU_output.IN0
input_0[30] => ALU_output.IN0
input_0[31] => Add0.IN1
input_0[31] => Add0.IN2
input_0[31] => Add1.IN34
input_0[31] => Add1.IN35
input_0[31] => ShiftLeft0.IN1
input_0[31] => Add2.IN33
input_0[31] => ALU_output.IN0
input_0[31] => ShiftRight0.IN1
input_0[31] => ShiftRight1.IN0
input_0[31] => ShiftRight1.IN1
input_0[31] => ALU_output.IN0
input_0[31] => ALU_output.IN0
input_1[0] => Add0.IN66
input_1[0] => ShiftLeft0.IN63
input_1[0] => ALU_output.IN1
input_1[0] => ShiftRight0.IN63
input_1[0] => ShiftRight1.IN63
input_1[0] => ALU_output.IN1
input_1[0] => ALU_output.IN1
input_1[0] => Add1.IN33
input_1[0] => Add2.IN32
input_1[1] => Add0.IN65
input_1[1] => ShiftLeft0.IN62
input_1[1] => ALU_output.IN1
input_1[1] => ShiftRight0.IN62
input_1[1] => ShiftRight1.IN62
input_1[1] => ALU_output.IN1
input_1[1] => ALU_output.IN1
input_1[1] => Add1.IN32
input_1[1] => Add2.IN31
input_1[2] => Add0.IN64
input_1[2] => ShiftLeft0.IN61
input_1[2] => ALU_output.IN1
input_1[2] => ShiftRight0.IN61
input_1[2] => ShiftRight1.IN61
input_1[2] => ALU_output.IN1
input_1[2] => ALU_output.IN1
input_1[2] => Add1.IN31
input_1[2] => Add2.IN30
input_1[3] => Add0.IN63
input_1[3] => ShiftLeft0.IN60
input_1[3] => ALU_output.IN1
input_1[3] => ShiftRight0.IN60
input_1[3] => ShiftRight1.IN60
input_1[3] => ALU_output.IN1
input_1[3] => ALU_output.IN1
input_1[3] => Add1.IN30
input_1[3] => Add2.IN29
input_1[4] => Add0.IN62
input_1[4] => ShiftLeft0.IN59
input_1[4] => ALU_output.IN1
input_1[4] => ShiftRight0.IN59
input_1[4] => ShiftRight1.IN59
input_1[4] => ALU_output.IN1
input_1[4] => ALU_output.IN1
input_1[4] => Add1.IN29
input_1[4] => Add2.IN28
input_1[5] => Add0.IN61
input_1[5] => ShiftLeft0.IN58
input_1[5] => ALU_output.IN1
input_1[5] => ShiftRight0.IN58
input_1[5] => ShiftRight1.IN58
input_1[5] => ALU_output.IN1
input_1[5] => ALU_output.IN1
input_1[5] => Add1.IN28
input_1[5] => Add2.IN27
input_1[6] => Add0.IN60
input_1[6] => ShiftLeft0.IN57
input_1[6] => ALU_output.IN1
input_1[6] => ShiftRight0.IN57
input_1[6] => ShiftRight1.IN57
input_1[6] => ALU_output.IN1
input_1[6] => ALU_output.IN1
input_1[6] => Add1.IN27
input_1[6] => Add2.IN26
input_1[7] => Add0.IN59
input_1[7] => ShiftLeft0.IN56
input_1[7] => ALU_output.IN1
input_1[7] => ShiftRight0.IN56
input_1[7] => ShiftRight1.IN56
input_1[7] => ALU_output.IN1
input_1[7] => ALU_output.IN1
input_1[7] => Add1.IN26
input_1[7] => Add2.IN25
input_1[8] => Add0.IN58
input_1[8] => ShiftLeft0.IN55
input_1[8] => ALU_output.IN1
input_1[8] => ShiftRight0.IN55
input_1[8] => ShiftRight1.IN55
input_1[8] => ALU_output.IN1
input_1[8] => ALU_output.IN1
input_1[8] => Add1.IN25
input_1[8] => Add2.IN24
input_1[9] => Add0.IN57
input_1[9] => ShiftLeft0.IN54
input_1[9] => ALU_output.IN1
input_1[9] => ShiftRight0.IN54
input_1[9] => ShiftRight1.IN54
input_1[9] => ALU_output.IN1
input_1[9] => ALU_output.IN1
input_1[9] => Add1.IN24
input_1[9] => Add2.IN23
input_1[10] => Add0.IN56
input_1[10] => ShiftLeft0.IN53
input_1[10] => ALU_output.IN1
input_1[10] => ShiftRight0.IN53
input_1[10] => ShiftRight1.IN53
input_1[10] => ALU_output.IN1
input_1[10] => ALU_output.IN1
input_1[10] => Add1.IN23
input_1[10] => Add2.IN22
input_1[11] => Add0.IN55
input_1[11] => ShiftLeft0.IN52
input_1[11] => ALU_output.IN1
input_1[11] => ShiftRight0.IN52
input_1[11] => ShiftRight1.IN52
input_1[11] => ALU_output.IN1
input_1[11] => ALU_output.IN1
input_1[11] => Add1.IN22
input_1[11] => Add2.IN21
input_1[12] => Add0.IN54
input_1[12] => ShiftLeft0.IN51
input_1[12] => ALU_output.IN1
input_1[12] => ShiftRight0.IN51
input_1[12] => ShiftRight1.IN51
input_1[12] => ALU_output.IN1
input_1[12] => ALU_output.IN1
input_1[12] => Add1.IN21
input_1[12] => Add2.IN20
input_1[13] => Add0.IN53
input_1[13] => ShiftLeft0.IN50
input_1[13] => ALU_output.IN1
input_1[13] => ShiftRight0.IN50
input_1[13] => ShiftRight1.IN50
input_1[13] => ALU_output.IN1
input_1[13] => ALU_output.IN1
input_1[13] => Add1.IN20
input_1[13] => Add2.IN19
input_1[14] => Add0.IN52
input_1[14] => ShiftLeft0.IN49
input_1[14] => ALU_output.IN1
input_1[14] => ShiftRight0.IN49
input_1[14] => ShiftRight1.IN49
input_1[14] => ALU_output.IN1
input_1[14] => ALU_output.IN1
input_1[14] => Add1.IN19
input_1[14] => Add2.IN18
input_1[15] => Add0.IN51
input_1[15] => ShiftLeft0.IN48
input_1[15] => ALU_output.IN1
input_1[15] => ShiftRight0.IN48
input_1[15] => ShiftRight1.IN48
input_1[15] => ALU_output.IN1
input_1[15] => ALU_output.IN1
input_1[15] => Add1.IN18
input_1[15] => Add2.IN17
input_1[16] => Add0.IN50
input_1[16] => ShiftLeft0.IN47
input_1[16] => ALU_output.IN1
input_1[16] => ShiftRight0.IN47
input_1[16] => ShiftRight1.IN47
input_1[16] => ALU_output.IN1
input_1[16] => ALU_output.IN1
input_1[16] => Add1.IN17
input_1[16] => Add2.IN16
input_1[17] => Add0.IN49
input_1[17] => ShiftLeft0.IN46
input_1[17] => ALU_output.IN1
input_1[17] => ShiftRight0.IN46
input_1[17] => ShiftRight1.IN46
input_1[17] => ALU_output.IN1
input_1[17] => ALU_output.IN1
input_1[17] => Add1.IN16
input_1[17] => Add2.IN15
input_1[18] => Add0.IN48
input_1[18] => ShiftLeft0.IN45
input_1[18] => ALU_output.IN1
input_1[18] => ShiftRight0.IN45
input_1[18] => ShiftRight1.IN45
input_1[18] => ALU_output.IN1
input_1[18] => ALU_output.IN1
input_1[18] => Add1.IN15
input_1[18] => Add2.IN14
input_1[19] => Add0.IN47
input_1[19] => ShiftLeft0.IN44
input_1[19] => ALU_output.IN1
input_1[19] => ShiftRight0.IN44
input_1[19] => ShiftRight1.IN44
input_1[19] => ALU_output.IN1
input_1[19] => ALU_output.IN1
input_1[19] => Add1.IN14
input_1[19] => Add2.IN13
input_1[20] => Add0.IN46
input_1[20] => ShiftLeft0.IN43
input_1[20] => ALU_output.IN1
input_1[20] => ShiftRight0.IN43
input_1[20] => ShiftRight1.IN43
input_1[20] => ALU_output.IN1
input_1[20] => ALU_output.IN1
input_1[20] => Add1.IN13
input_1[20] => Add2.IN12
input_1[21] => Add0.IN45
input_1[21] => ShiftLeft0.IN42
input_1[21] => ALU_output.IN1
input_1[21] => ShiftRight0.IN42
input_1[21] => ShiftRight1.IN42
input_1[21] => ALU_output.IN1
input_1[21] => ALU_output.IN1
input_1[21] => Add1.IN12
input_1[21] => Add2.IN11
input_1[22] => Add0.IN44
input_1[22] => ShiftLeft0.IN41
input_1[22] => ALU_output.IN1
input_1[22] => ShiftRight0.IN41
input_1[22] => ShiftRight1.IN41
input_1[22] => ALU_output.IN1
input_1[22] => ALU_output.IN1
input_1[22] => Add1.IN11
input_1[22] => Add2.IN10
input_1[23] => Add0.IN43
input_1[23] => ShiftLeft0.IN40
input_1[23] => ALU_output.IN1
input_1[23] => ShiftRight0.IN40
input_1[23] => ShiftRight1.IN40
input_1[23] => ALU_output.IN1
input_1[23] => ALU_output.IN1
input_1[23] => Add1.IN10
input_1[23] => Add2.IN9
input_1[24] => Add0.IN42
input_1[24] => ShiftLeft0.IN39
input_1[24] => ALU_output.IN1
input_1[24] => ShiftRight0.IN39
input_1[24] => ShiftRight1.IN39
input_1[24] => ALU_output.IN1
input_1[24] => ALU_output.IN1
input_1[24] => Add1.IN9
input_1[24] => Add2.IN8
input_1[25] => Add0.IN41
input_1[25] => ShiftLeft0.IN38
input_1[25] => ALU_output.IN1
input_1[25] => ShiftRight0.IN38
input_1[25] => ShiftRight1.IN38
input_1[25] => ALU_output.IN1
input_1[25] => ALU_output.IN1
input_1[25] => Add1.IN8
input_1[25] => Add2.IN7
input_1[26] => Add0.IN40
input_1[26] => ShiftLeft0.IN37
input_1[26] => ALU_output.IN1
input_1[26] => ShiftRight0.IN37
input_1[26] => ShiftRight1.IN37
input_1[26] => ALU_output.IN1
input_1[26] => ALU_output.IN1
input_1[26] => Add1.IN7
input_1[26] => Add2.IN6
input_1[27] => Add0.IN39
input_1[27] => ShiftLeft0.IN36
input_1[27] => ALU_output.IN1
input_1[27] => ShiftRight0.IN36
input_1[27] => ShiftRight1.IN36
input_1[27] => ALU_output.IN1
input_1[27] => ALU_output.IN1
input_1[27] => Add1.IN6
input_1[27] => Add2.IN5
input_1[28] => Add0.IN38
input_1[28] => ShiftLeft0.IN35
input_1[28] => ALU_output.IN1
input_1[28] => ShiftRight0.IN35
input_1[28] => ShiftRight1.IN35
input_1[28] => ALU_output.IN1
input_1[28] => ALU_output.IN1
input_1[28] => Add1.IN5
input_1[28] => Add2.IN4
input_1[29] => Add0.IN37
input_1[29] => ShiftLeft0.IN34
input_1[29] => ALU_output.IN1
input_1[29] => ShiftRight0.IN34
input_1[29] => ShiftRight1.IN34
input_1[29] => ALU_output.IN1
input_1[29] => ALU_output.IN1
input_1[29] => Add1.IN4
input_1[29] => Add2.IN3
input_1[30] => Add0.IN36
input_1[30] => ShiftLeft0.IN33
input_1[30] => ALU_output.IN1
input_1[30] => ShiftRight0.IN33
input_1[30] => ShiftRight1.IN33
input_1[30] => ALU_output.IN1
input_1[30] => ALU_output.IN1
input_1[30] => Add1.IN3
input_1[30] => Add2.IN2
input_1[31] => Add0.IN34
input_1[31] => Add0.IN35
input_1[31] => ALU_output.IN1
input_1[31] => ALU_output.IN1
input_1[31] => ALU_output.IN1
input_1[31] => Add1.IN1
input_1[31] => Add1.IN2
input_1[31] => Add2.IN1
operation[0] => Mux34.IN19
operation[0] => Mux35.IN19
operation[0] => Mux36.IN19
operation[0] => Mux37.IN19
operation[0] => Mux38.IN19
operation[0] => Mux39.IN19
operation[0] => Mux40.IN19
operation[0] => Mux41.IN19
operation[0] => Mux42.IN19
operation[0] => Mux43.IN19
operation[0] => Mux44.IN19
operation[0] => Mux45.IN19
operation[0] => Mux46.IN19
operation[0] => Mux47.IN19
operation[0] => Mux48.IN19
operation[0] => Mux49.IN19
operation[0] => Mux50.IN19
operation[0] => Mux51.IN19
operation[0] => Mux52.IN19
operation[0] => Mux53.IN19
operation[0] => Mux54.IN19
operation[0] => Mux55.IN19
operation[0] => Mux56.IN19
operation[0] => Mux57.IN19
operation[0] => Mux58.IN19
operation[0] => Mux59.IN19
operation[0] => Mux60.IN19
operation[0] => Mux61.IN19
operation[0] => Mux62.IN19
operation[0] => Mux63.IN19
operation[0] => Mux64.IN19
operation[0] => Mux65.IN19
operation[0] => Mux66.IN19
operation[0] => Mux67.IN11
operation[0] => Mux68.IN11
operation[0] => Mux69.IN11
operation[0] => Mux70.IN11
operation[0] => Mux71.IN11
operation[0] => Mux72.IN11
operation[0] => Mux73.IN11
operation[0] => Mux74.IN11
operation[0] => Mux75.IN11
operation[0] => Mux76.IN11
operation[0] => Mux77.IN11
operation[0] => Mux78.IN11
operation[0] => Mux79.IN11
operation[0] => Mux80.IN11
operation[0] => Mux81.IN11
operation[0] => Mux82.IN11
operation[0] => Mux83.IN11
operation[0] => Mux84.IN11
operation[0] => Mux85.IN11
operation[0] => Mux86.IN11
operation[0] => Mux87.IN11
operation[0] => Mux88.IN11
operation[0] => Mux89.IN11
operation[0] => Mux90.IN11
operation[0] => Mux91.IN11
operation[0] => Mux92.IN11
operation[0] => Mux93.IN11
operation[0] => Mux94.IN11
operation[0] => Mux95.IN11
operation[0] => Mux96.IN11
operation[0] => Mux97.IN11
operation[0] => Mux98.IN9
operation[1] => Mux34.IN18
operation[1] => Mux35.IN18
operation[1] => Mux36.IN18
operation[1] => Mux37.IN18
operation[1] => Mux38.IN18
operation[1] => Mux39.IN18
operation[1] => Mux40.IN18
operation[1] => Mux41.IN18
operation[1] => Mux42.IN18
operation[1] => Mux43.IN18
operation[1] => Mux44.IN18
operation[1] => Mux45.IN18
operation[1] => Mux46.IN18
operation[1] => Mux47.IN18
operation[1] => Mux48.IN18
operation[1] => Mux49.IN18
operation[1] => Mux50.IN18
operation[1] => Mux51.IN18
operation[1] => Mux52.IN18
operation[1] => Mux53.IN18
operation[1] => Mux54.IN18
operation[1] => Mux55.IN18
operation[1] => Mux56.IN18
operation[1] => Mux57.IN18
operation[1] => Mux58.IN18
operation[1] => Mux59.IN18
operation[1] => Mux60.IN18
operation[1] => Mux61.IN18
operation[1] => Mux62.IN18
operation[1] => Mux63.IN18
operation[1] => Mux64.IN18
operation[1] => Mux65.IN18
operation[1] => Mux66.IN18
operation[1] => Mux67.IN10
operation[1] => Mux68.IN10
operation[1] => Mux69.IN10
operation[1] => Mux70.IN10
operation[1] => Mux71.IN10
operation[1] => Mux72.IN10
operation[1] => Mux73.IN10
operation[1] => Mux74.IN10
operation[1] => Mux75.IN10
operation[1] => Mux76.IN10
operation[1] => Mux77.IN10
operation[1] => Mux78.IN10
operation[1] => Mux79.IN10
operation[1] => Mux80.IN10
operation[1] => Mux81.IN10
operation[1] => Mux82.IN10
operation[1] => Mux83.IN10
operation[1] => Mux84.IN10
operation[1] => Mux85.IN10
operation[1] => Mux86.IN10
operation[1] => Mux87.IN10
operation[1] => Mux88.IN10
operation[1] => Mux89.IN10
operation[1] => Mux90.IN10
operation[1] => Mux91.IN10
operation[1] => Mux92.IN10
operation[1] => Mux93.IN10
operation[1] => Mux94.IN10
operation[1] => Mux95.IN10
operation[1] => Mux96.IN10
operation[1] => Mux97.IN10
operation[1] => Mux98.IN8
operation[2] => Mux34.IN17
operation[2] => Mux35.IN17
operation[2] => Mux36.IN17
operation[2] => Mux37.IN17
operation[2] => Mux38.IN17
operation[2] => Mux39.IN17
operation[2] => Mux40.IN17
operation[2] => Mux41.IN17
operation[2] => Mux42.IN17
operation[2] => Mux43.IN17
operation[2] => Mux44.IN17
operation[2] => Mux45.IN17
operation[2] => Mux46.IN17
operation[2] => Mux47.IN17
operation[2] => Mux48.IN17
operation[2] => Mux49.IN17
operation[2] => Mux50.IN17
operation[2] => Mux51.IN17
operation[2] => Mux52.IN17
operation[2] => Mux53.IN17
operation[2] => Mux54.IN17
operation[2] => Mux55.IN17
operation[2] => Mux56.IN17
operation[2] => Mux57.IN17
operation[2] => Mux58.IN17
operation[2] => Mux59.IN17
operation[2] => Mux60.IN17
operation[2] => Mux61.IN17
operation[2] => Mux62.IN17
operation[2] => Mux63.IN17
operation[2] => Mux64.IN17
operation[2] => Mux65.IN17
operation[2] => Mux66.IN17
operation[2] => Mux67.IN9
operation[2] => Mux68.IN9
operation[2] => Mux69.IN9
operation[2] => Mux70.IN9
operation[2] => Mux71.IN9
operation[2] => Mux72.IN9
operation[2] => Mux73.IN9
operation[2] => Mux74.IN9
operation[2] => Mux75.IN9
operation[2] => Mux76.IN9
operation[2] => Mux77.IN9
operation[2] => Mux78.IN9
operation[2] => Mux79.IN9
operation[2] => Mux80.IN9
operation[2] => Mux81.IN9
operation[2] => Mux82.IN9
operation[2] => Mux83.IN9
operation[2] => Mux84.IN9
operation[2] => Mux85.IN9
operation[2] => Mux86.IN9
operation[2] => Mux87.IN9
operation[2] => Mux88.IN9
operation[2] => Mux89.IN9
operation[2] => Mux90.IN9
operation[2] => Mux91.IN9
operation[2] => Mux92.IN9
operation[2] => Mux93.IN9
operation[2] => Mux94.IN9
operation[2] => Mux95.IN9
operation[2] => Mux96.IN9
operation[2] => Mux97.IN9
operation[2] => Mux98.IN7
operation[3] => Mux34.IN16
operation[3] => Mux35.IN16
operation[3] => Mux36.IN16
operation[3] => Mux37.IN16
operation[3] => Mux38.IN16
operation[3] => Mux39.IN16
operation[3] => Mux40.IN16
operation[3] => Mux41.IN16
operation[3] => Mux42.IN16
operation[3] => Mux43.IN16
operation[3] => Mux44.IN16
operation[3] => Mux45.IN16
operation[3] => Mux46.IN16
operation[3] => Mux47.IN16
operation[3] => Mux48.IN16
operation[3] => Mux49.IN16
operation[3] => Mux50.IN16
operation[3] => Mux51.IN16
operation[3] => Mux52.IN16
operation[3] => Mux53.IN16
operation[3] => Mux54.IN16
operation[3] => Mux55.IN16
operation[3] => Mux56.IN16
operation[3] => Mux57.IN16
operation[3] => Mux58.IN16
operation[3] => Mux59.IN16
operation[3] => Mux60.IN16
operation[3] => Mux61.IN16
operation[3] => Mux62.IN16
operation[3] => Mux63.IN16
operation[3] => Mux64.IN16
operation[3] => Mux65.IN16
operation[3] => Mux66.IN16
operation[3] => Mux67.IN8
operation[3] => Mux68.IN8
operation[3] => Mux69.IN8
operation[3] => Mux70.IN8
operation[3] => Mux71.IN8
operation[3] => Mux72.IN8
operation[3] => Mux73.IN8
operation[3] => Mux74.IN8
operation[3] => Mux75.IN8
operation[3] => Mux76.IN8
operation[3] => Mux77.IN8
operation[3] => Mux78.IN8
operation[3] => Mux79.IN8
operation[3] => Mux80.IN8
operation[3] => Mux81.IN8
operation[3] => Mux82.IN8
operation[3] => Mux83.IN8
operation[3] => Mux84.IN8
operation[3] => Mux85.IN8
operation[3] => Mux86.IN8
operation[3] => Mux87.IN8
operation[3] => Mux88.IN8
operation[3] => Mux89.IN8
operation[3] => Mux90.IN8
operation[3] => Mux91.IN8
operation[3] => Mux92.IN8
operation[3] => Mux93.IN8
operation[3] => Mux94.IN8
operation[3] => Mux95.IN8
operation[3] => Mux96.IN8
operation[3] => Mux97.IN8
operation[3] => Mux98.IN6
branch => result_temp[32].OUTPUTSELECT
branch => result_temp[31].OUTPUTSELECT
branch => result_temp[30].OUTPUTSELECT
branch => result_temp[29].OUTPUTSELECT
branch => result_temp[28].OUTPUTSELECT
branch => result_temp[27].OUTPUTSELECT
branch => result_temp[26].OUTPUTSELECT
branch => result_temp[25].OUTPUTSELECT
branch => result_temp[24].OUTPUTSELECT
branch => result_temp[23].OUTPUTSELECT
branch => result_temp[22].OUTPUTSELECT
branch => result_temp[21].OUTPUTSELECT
branch => result_temp[20].OUTPUTSELECT
branch => result_temp[19].OUTPUTSELECT
branch => result_temp[18].OUTPUTSELECT
branch => result_temp[17].OUTPUTSELECT
branch => result_temp[16].OUTPUTSELECT
branch => result_temp[15].OUTPUTSELECT
branch => result_temp[14].OUTPUTSELECT
branch => result_temp[13].OUTPUTSELECT
branch => result_temp[12].OUTPUTSELECT
branch => result_temp[11].OUTPUTSELECT
branch => result_temp[10].OUTPUTSELECT
branch => result_temp[9].OUTPUTSELECT
branch => result_temp[8].OUTPUTSELECT
branch => result_temp[7].OUTPUTSELECT
branch => result_temp[6].OUTPUTSELECT
branch => result_temp[5].OUTPUTSELECT
branch => result_temp[4].OUTPUTSELECT
branch => result_temp[3].OUTPUTSELECT
branch => result_temp[2].OUTPUTSELECT
branch => result_temp[1].OUTPUTSELECT
branch => result_temp[0].OUTPUTSELECT
branch => ALU_branch_response.OUTPUTSELECT
branch => ALU_output[31]$latch.LATCH_ENABLE
branch => ALU_output[30]$latch.LATCH_ENABLE
branch => ALU_output[29]$latch.LATCH_ENABLE
branch => ALU_output[28]$latch.LATCH_ENABLE
branch => ALU_output[27]$latch.LATCH_ENABLE
branch => ALU_output[26]$latch.LATCH_ENABLE
branch => ALU_output[25]$latch.LATCH_ENABLE
branch => ALU_output[24]$latch.LATCH_ENABLE
branch => ALU_output[23]$latch.LATCH_ENABLE
branch => ALU_output[22]$latch.LATCH_ENABLE
branch => ALU_output[21]$latch.LATCH_ENABLE
branch => ALU_output[20]$latch.LATCH_ENABLE
branch => ALU_output[19]$latch.LATCH_ENABLE
branch => ALU_output[18]$latch.LATCH_ENABLE
branch => ALU_output[17]$latch.LATCH_ENABLE
branch => ALU_output[16]$latch.LATCH_ENABLE
branch => ALU_output[15]$latch.LATCH_ENABLE
branch => ALU_output[14]$latch.LATCH_ENABLE
branch => ALU_output[13]$latch.LATCH_ENABLE
branch => ALU_output[12]$latch.LATCH_ENABLE
branch => ALU_output[11]$latch.LATCH_ENABLE
branch => ALU_output[10]$latch.LATCH_ENABLE
branch => ALU_output[9]$latch.LATCH_ENABLE
branch => ALU_output[8]$latch.LATCH_ENABLE
branch => ALU_output[7]$latch.LATCH_ENABLE
branch => ALU_output[6]$latch.LATCH_ENABLE
branch => ALU_output[5]$latch.LATCH_ENABLE
branch => ALU_output[4]$latch.LATCH_ENABLE
branch => ALU_output[3]$latch.LATCH_ENABLE
branch => ALU_output[2]$latch.LATCH_ENABLE
branch => ALU_output[1]$latch.LATCH_ENABLE
branch => ALU_output[0]$latch.LATCH_ENABLE
ALU_branch_control[0] => Mux0.IN10
ALU_branch_control[0] => Mux1.IN10
ALU_branch_control[0] => Mux2.IN10
ALU_branch_control[0] => Mux3.IN10
ALU_branch_control[0] => Mux4.IN10
ALU_branch_control[0] => Mux5.IN10
ALU_branch_control[0] => Mux6.IN10
ALU_branch_control[0] => Mux7.IN10
ALU_branch_control[0] => Mux8.IN10
ALU_branch_control[0] => Mux9.IN10
ALU_branch_control[0] => Mux10.IN10
ALU_branch_control[0] => Mux11.IN10
ALU_branch_control[0] => Mux12.IN10
ALU_branch_control[0] => Mux13.IN10
ALU_branch_control[0] => Mux14.IN10
ALU_branch_control[0] => Mux15.IN10
ALU_branch_control[0] => Mux16.IN10
ALU_branch_control[0] => Mux17.IN10
ALU_branch_control[0] => Mux18.IN10
ALU_branch_control[0] => Mux19.IN10
ALU_branch_control[0] => Mux20.IN10
ALU_branch_control[0] => Mux21.IN10
ALU_branch_control[0] => Mux22.IN10
ALU_branch_control[0] => Mux23.IN10
ALU_branch_control[0] => Mux24.IN10
ALU_branch_control[0] => Mux25.IN10
ALU_branch_control[0] => Mux26.IN10
ALU_branch_control[0] => Mux27.IN10
ALU_branch_control[0] => Mux28.IN10
ALU_branch_control[0] => Mux29.IN10
ALU_branch_control[0] => Mux30.IN10
ALU_branch_control[0] => Mux31.IN10
ALU_branch_control[0] => Mux32.IN10
ALU_branch_control[0] => Mux33.IN8
ALU_branch_control[1] => Mux0.IN9
ALU_branch_control[1] => Mux1.IN9
ALU_branch_control[1] => Mux2.IN9
ALU_branch_control[1] => Mux3.IN9
ALU_branch_control[1] => Mux4.IN9
ALU_branch_control[1] => Mux5.IN9
ALU_branch_control[1] => Mux6.IN9
ALU_branch_control[1] => Mux7.IN9
ALU_branch_control[1] => Mux8.IN9
ALU_branch_control[1] => Mux9.IN9
ALU_branch_control[1] => Mux10.IN9
ALU_branch_control[1] => Mux11.IN9
ALU_branch_control[1] => Mux12.IN9
ALU_branch_control[1] => Mux13.IN9
ALU_branch_control[1] => Mux14.IN9
ALU_branch_control[1] => Mux15.IN9
ALU_branch_control[1] => Mux16.IN9
ALU_branch_control[1] => Mux17.IN9
ALU_branch_control[1] => Mux18.IN9
ALU_branch_control[1] => Mux19.IN9
ALU_branch_control[1] => Mux20.IN9
ALU_branch_control[1] => Mux21.IN9
ALU_branch_control[1] => Mux22.IN9
ALU_branch_control[1] => Mux23.IN9
ALU_branch_control[1] => Mux24.IN9
ALU_branch_control[1] => Mux25.IN9
ALU_branch_control[1] => Mux26.IN9
ALU_branch_control[1] => Mux27.IN9
ALU_branch_control[1] => Mux28.IN9
ALU_branch_control[1] => Mux29.IN9
ALU_branch_control[1] => Mux30.IN9
ALU_branch_control[1] => Mux31.IN9
ALU_branch_control[1] => Mux32.IN9
ALU_branch_control[1] => Mux33.IN7
ALU_branch_control[2] => Mux0.IN8
ALU_branch_control[2] => Mux1.IN8
ALU_branch_control[2] => Mux2.IN8
ALU_branch_control[2] => Mux3.IN8
ALU_branch_control[2] => Mux4.IN8
ALU_branch_control[2] => Mux5.IN8
ALU_branch_control[2] => Mux6.IN8
ALU_branch_control[2] => Mux7.IN8
ALU_branch_control[2] => Mux8.IN8
ALU_branch_control[2] => Mux9.IN8
ALU_branch_control[2] => Mux10.IN8
ALU_branch_control[2] => Mux11.IN8
ALU_branch_control[2] => Mux12.IN8
ALU_branch_control[2] => Mux13.IN8
ALU_branch_control[2] => Mux14.IN8
ALU_branch_control[2] => Mux15.IN8
ALU_branch_control[2] => Mux16.IN8
ALU_branch_control[2] => Mux17.IN8
ALU_branch_control[2] => Mux18.IN8
ALU_branch_control[2] => Mux19.IN8
ALU_branch_control[2] => Mux20.IN8
ALU_branch_control[2] => Mux21.IN8
ALU_branch_control[2] => Mux22.IN8
ALU_branch_control[2] => Mux23.IN8
ALU_branch_control[2] => Mux24.IN8
ALU_branch_control[2] => Mux25.IN8
ALU_branch_control[2] => Mux26.IN8
ALU_branch_control[2] => Mux27.IN8
ALU_branch_control[2] => Mux28.IN8
ALU_branch_control[2] => Mux29.IN8
ALU_branch_control[2] => Mux30.IN8
ALU_branch_control[2] => Mux31.IN8
ALU_branch_control[2] => Mux32.IN8
ALU_branch_control[2] => Mux33.IN6
ALU_branch_response <= ALU_branch_response.DB_MAX_OUTPUT_PORT_TYPE
ALU_output[0] <= ALU_output[0]$latch.DB_MAX_OUTPUT_PORT_TYPE
ALU_output[1] <= ALU_output[1]$latch.DB_MAX_OUTPUT_PORT_TYPE
ALU_output[2] <= ALU_output[2]$latch.DB_MAX_OUTPUT_PORT_TYPE
ALU_output[3] <= ALU_output[3]$latch.DB_MAX_OUTPUT_PORT_TYPE
ALU_output[4] <= ALU_output[4]$latch.DB_MAX_OUTPUT_PORT_TYPE
ALU_output[5] <= ALU_output[5]$latch.DB_MAX_OUTPUT_PORT_TYPE
ALU_output[6] <= ALU_output[6]$latch.DB_MAX_OUTPUT_PORT_TYPE
ALU_output[7] <= ALU_output[7]$latch.DB_MAX_OUTPUT_PORT_TYPE
ALU_output[8] <= ALU_output[8]$latch.DB_MAX_OUTPUT_PORT_TYPE
ALU_output[9] <= ALU_output[9]$latch.DB_MAX_OUTPUT_PORT_TYPE
ALU_output[10] <= ALU_output[10]$latch.DB_MAX_OUTPUT_PORT_TYPE
ALU_output[11] <= ALU_output[11]$latch.DB_MAX_OUTPUT_PORT_TYPE
ALU_output[12] <= ALU_output[12]$latch.DB_MAX_OUTPUT_PORT_TYPE
ALU_output[13] <= ALU_output[13]$latch.DB_MAX_OUTPUT_PORT_TYPE
ALU_output[14] <= ALU_output[14]$latch.DB_MAX_OUTPUT_PORT_TYPE
ALU_output[15] <= ALU_output[15]$latch.DB_MAX_OUTPUT_PORT_TYPE
ALU_output[16] <= ALU_output[16]$latch.DB_MAX_OUTPUT_PORT_TYPE
ALU_output[17] <= ALU_output[17]$latch.DB_MAX_OUTPUT_PORT_TYPE
ALU_output[18] <= ALU_output[18]$latch.DB_MAX_OUTPUT_PORT_TYPE
ALU_output[19] <= ALU_output[19]$latch.DB_MAX_OUTPUT_PORT_TYPE
ALU_output[20] <= ALU_output[20]$latch.DB_MAX_OUTPUT_PORT_TYPE
ALU_output[21] <= ALU_output[21]$latch.DB_MAX_OUTPUT_PORT_TYPE
ALU_output[22] <= ALU_output[22]$latch.DB_MAX_OUTPUT_PORT_TYPE
ALU_output[23] <= ALU_output[23]$latch.DB_MAX_OUTPUT_PORT_TYPE
ALU_output[24] <= ALU_output[24]$latch.DB_MAX_OUTPUT_PORT_TYPE
ALU_output[25] <= ALU_output[25]$latch.DB_MAX_OUTPUT_PORT_TYPE
ALU_output[26] <= ALU_output[26]$latch.DB_MAX_OUTPUT_PORT_TYPE
ALU_output[27] <= ALU_output[27]$latch.DB_MAX_OUTPUT_PORT_TYPE
ALU_output[28] <= ALU_output[28]$latch.DB_MAX_OUTPUT_PORT_TYPE
ALU_output[29] <= ALU_output[29]$latch.DB_MAX_OUTPUT_PORT_TYPE
ALU_output[30] <= ALU_output[30]$latch.DB_MAX_OUTPUT_PORT_TYPE
ALU_output[31] <= ALU_output[31]$latch.DB_MAX_OUTPUT_PORT_TYPE


|fpga_riscv32_minimal|datapath:datapath_0|jump_target_unit:JTU_0
mux_sel => mux2:internal_mux.selection
current_instruction_address[0] => mux2:internal_mux.value1[0]
current_instruction_address[1] => mux2:internal_mux.value1[1]
current_instruction_address[2] => mux2:internal_mux.value1[2]
current_instruction_address[3] => mux2:internal_mux.value1[3]
current_instruction_address[4] => mux2:internal_mux.value1[4]
current_instruction_address[5] => mux2:internal_mux.value1[5]
current_instruction_address[6] => mux2:internal_mux.value1[6]
current_instruction_address[7] => mux2:internal_mux.value1[7]
current_instruction_address[8] => mux2:internal_mux.value1[8]
current_instruction_address[9] => mux2:internal_mux.value1[9]
current_instruction_address[10] => mux2:internal_mux.value1[10]
current_instruction_address[11] => mux2:internal_mux.value1[11]
current_instruction_address[12] => mux2:internal_mux.value1[12]
current_instruction_address[13] => mux2:internal_mux.value1[13]
current_instruction_address[14] => mux2:internal_mux.value1[14]
current_instruction_address[15] => mux2:internal_mux.value1[15]
current_instruction_address[16] => mux2:internal_mux.value1[16]
current_instruction_address[17] => mux2:internal_mux.value1[17]
current_instruction_address[18] => mux2:internal_mux.value1[18]
current_instruction_address[19] => mux2:internal_mux.value1[19]
current_instruction_address[20] => mux2:internal_mux.value1[20]
current_instruction_address[21] => mux2:internal_mux.value1[21]
current_instruction_address[22] => mux2:internal_mux.value1[22]
current_instruction_address[23] => mux2:internal_mux.value1[23]
current_instruction_address[24] => mux2:internal_mux.value1[24]
current_instruction_address[25] => mux2:internal_mux.value1[25]
current_instruction_address[26] => mux2:internal_mux.value1[26]
current_instruction_address[27] => mux2:internal_mux.value1[27]
current_instruction_address[28] => mux2:internal_mux.value1[28]
current_instruction_address[29] => mux2:internal_mux.value1[29]
current_instruction_address[30] => mux2:internal_mux.value1[30]
current_instruction_address[31] => mux2:internal_mux.value1[31]
regfile_address[0] => mux2:internal_mux.value2[0]
regfile_address[1] => mux2:internal_mux.value2[1]
regfile_address[2] => mux2:internal_mux.value2[2]
regfile_address[3] => mux2:internal_mux.value2[3]
regfile_address[4] => mux2:internal_mux.value2[4]
regfile_address[5] => mux2:internal_mux.value2[5]
regfile_address[6] => mux2:internal_mux.value2[6]
regfile_address[7] => mux2:internal_mux.value2[7]
regfile_address[8] => mux2:internal_mux.value2[8]
regfile_address[9] => mux2:internal_mux.value2[9]
regfile_address[10] => mux2:internal_mux.value2[10]
regfile_address[11] => mux2:internal_mux.value2[11]
regfile_address[12] => mux2:internal_mux.value2[12]
regfile_address[13] => mux2:internal_mux.value2[13]
regfile_address[14] => mux2:internal_mux.value2[14]
regfile_address[15] => mux2:internal_mux.value2[15]
regfile_address[16] => mux2:internal_mux.value2[16]
regfile_address[17] => mux2:internal_mux.value2[17]
regfile_address[18] => mux2:internal_mux.value2[18]
regfile_address[19] => mux2:internal_mux.value2[19]
regfile_address[20] => mux2:internal_mux.value2[20]
regfile_address[21] => mux2:internal_mux.value2[21]
regfile_address[22] => mux2:internal_mux.value2[22]
regfile_address[23] => mux2:internal_mux.value2[23]
regfile_address[24] => mux2:internal_mux.value2[24]
regfile_address[25] => mux2:internal_mux.value2[25]
regfile_address[26] => mux2:internal_mux.value2[26]
regfile_address[27] => mux2:internal_mux.value2[27]
regfile_address[28] => mux2:internal_mux.value2[28]
regfile_address[29] => mux2:internal_mux.value2[29]
regfile_address[30] => mux2:internal_mux.value2[30]
regfile_address[31] => mux2:internal_mux.value2[31]
immediate[0] => adder:internal_adder.datab[0]
immediate[1] => adder:internal_adder.datab[1]
immediate[2] => adder:internal_adder.datab[2]
immediate[3] => adder:internal_adder.datab[3]
immediate[4] => adder:internal_adder.datab[4]
immediate[5] => adder:internal_adder.datab[5]
immediate[6] => adder:internal_adder.datab[6]
immediate[7] => adder:internal_adder.datab[7]
immediate[8] => adder:internal_adder.datab[8]
immediate[9] => adder:internal_adder.datab[9]
immediate[10] => adder:internal_adder.datab[10]
immediate[11] => adder:internal_adder.datab[11]
immediate[12] => adder:internal_adder.datab[12]
immediate[13] => adder:internal_adder.datab[13]
immediate[14] => adder:internal_adder.datab[14]
immediate[15] => adder:internal_adder.datab[15]
immediate[16] => adder:internal_adder.datab[16]
immediate[17] => adder:internal_adder.datab[17]
immediate[18] => adder:internal_adder.datab[18]
immediate[19] => adder:internal_adder.datab[19]
immediate[20] => adder:internal_adder.datab[20]
immediate[21] => adder:internal_adder.datab[21]
immediate[22] => adder:internal_adder.datab[22]
immediate[23] => adder:internal_adder.datab[23]
immediate[24] => adder:internal_adder.datab[24]
immediate[25] => adder:internal_adder.datab[25]
immediate[26] => adder:internal_adder.datab[26]
immediate[27] => adder:internal_adder.datab[27]
immediate[28] => adder:internal_adder.datab[28]
immediate[29] => adder:internal_adder.datab[29]
immediate[30] => adder:internal_adder.datab[30]
immediate[31] => adder:internal_adder.datab[31]
target_address[0] <= adder:internal_adder.sum[0]
target_address[1] <= adder:internal_adder.sum[1]
target_address[2] <= adder:internal_adder.sum[2]
target_address[3] <= adder:internal_adder.sum[3]
target_address[4] <= adder:internal_adder.sum[4]
target_address[5] <= adder:internal_adder.sum[5]
target_address[6] <= adder:internal_adder.sum[6]
target_address[7] <= adder:internal_adder.sum[7]
target_address[8] <= adder:internal_adder.sum[8]
target_address[9] <= adder:internal_adder.sum[9]
target_address[10] <= adder:internal_adder.sum[10]
target_address[11] <= adder:internal_adder.sum[11]
target_address[12] <= adder:internal_adder.sum[12]
target_address[13] <= adder:internal_adder.sum[13]
target_address[14] <= adder:internal_adder.sum[14]
target_address[15] <= adder:internal_adder.sum[15]
target_address[16] <= adder:internal_adder.sum[16]
target_address[17] <= adder:internal_adder.sum[17]
target_address[18] <= adder:internal_adder.sum[18]
target_address[19] <= adder:internal_adder.sum[19]
target_address[20] <= adder:internal_adder.sum[20]
target_address[21] <= adder:internal_adder.sum[21]
target_address[22] <= adder:internal_adder.sum[22]
target_address[23] <= adder:internal_adder.sum[23]
target_address[24] <= adder:internal_adder.sum[24]
target_address[25] <= adder:internal_adder.sum[25]
target_address[26] <= adder:internal_adder.sum[26]
target_address[27] <= adder:internal_adder.sum[27]
target_address[28] <= adder:internal_adder.sum[28]
target_address[29] <= adder:internal_adder.sum[29]
target_address[30] <= adder:internal_adder.sum[30]
target_address[31] <= adder:internal_adder.sum[31]


|fpga_riscv32_minimal|datapath:datapath_0|jump_target_unit:JTU_0|mux2:internal_mux
value1[0] => result.DATAB
value1[1] => result.DATAB
value1[2] => result.DATAB
value1[3] => result.DATAB
value1[4] => result.DATAB
value1[5] => result.DATAB
value1[6] => result.DATAB
value1[7] => result.DATAB
value1[8] => result.DATAB
value1[9] => result.DATAB
value1[10] => result.DATAB
value1[11] => result.DATAB
value1[12] => result.DATAB
value1[13] => result.DATAB
value1[14] => result.DATAB
value1[15] => result.DATAB
value1[16] => result.DATAB
value1[17] => result.DATAB
value1[18] => result.DATAB
value1[19] => result.DATAB
value1[20] => result.DATAB
value1[21] => result.DATAB
value1[22] => result.DATAB
value1[23] => result.DATAB
value1[24] => result.DATAB
value1[25] => result.DATAB
value1[26] => result.DATAB
value1[27] => result.DATAB
value1[28] => result.DATAB
value1[29] => result.DATAB
value1[30] => result.DATAB
value1[31] => result.DATAB
value2[0] => result.DATAA
value2[1] => result.DATAA
value2[2] => result.DATAA
value2[3] => result.DATAA
value2[4] => result.DATAA
value2[5] => result.DATAA
value2[6] => result.DATAA
value2[7] => result.DATAA
value2[8] => result.DATAA
value2[9] => result.DATAA
value2[10] => result.DATAA
value2[11] => result.DATAA
value2[12] => result.DATAA
value2[13] => result.DATAA
value2[14] => result.DATAA
value2[15] => result.DATAA
value2[16] => result.DATAA
value2[17] => result.DATAA
value2[18] => result.DATAA
value2[19] => result.DATAA
value2[20] => result.DATAA
value2[21] => result.DATAA
value2[22] => result.DATAA
value2[23] => result.DATAA
value2[24] => result.DATAA
value2[25] => result.DATAA
value2[26] => result.DATAA
value2[27] => result.DATAA
value2[28] => result.DATAA
value2[29] => result.DATAA
value2[30] => result.DATAA
value2[31] => result.DATAA
selection => result.OUTPUTSELECT
selection => result.OUTPUTSELECT
selection => result.OUTPUTSELECT
selection => result.OUTPUTSELECT
selection => result.OUTPUTSELECT
selection => result.OUTPUTSELECT
selection => result.OUTPUTSELECT
selection => result.OUTPUTSELECT
selection => result.OUTPUTSELECT
selection => result.OUTPUTSELECT
selection => result.OUTPUTSELECT
selection => result.OUTPUTSELECT
selection => result.OUTPUTSELECT
selection => result.OUTPUTSELECT
selection => result.OUTPUTSELECT
selection => result.OUTPUTSELECT
selection => result.OUTPUTSELECT
selection => result.OUTPUTSELECT
selection => result.OUTPUTSELECT
selection => result.OUTPUTSELECT
selection => result.OUTPUTSELECT
selection => result.OUTPUTSELECT
selection => result.OUTPUTSELECT
selection => result.OUTPUTSELECT
selection => result.OUTPUTSELECT
selection => result.OUTPUTSELECT
selection => result.OUTPUTSELECT
selection => result.OUTPUTSELECT
selection => result.OUTPUTSELECT
selection => result.OUTPUTSELECT
selection => result.OUTPUTSELECT
selection => result.OUTPUTSELECT
mux_result[0] <= result.DB_MAX_OUTPUT_PORT_TYPE
mux_result[1] <= result.DB_MAX_OUTPUT_PORT_TYPE
mux_result[2] <= result.DB_MAX_OUTPUT_PORT_TYPE
mux_result[3] <= result.DB_MAX_OUTPUT_PORT_TYPE
mux_result[4] <= result.DB_MAX_OUTPUT_PORT_TYPE
mux_result[5] <= result.DB_MAX_OUTPUT_PORT_TYPE
mux_result[6] <= result.DB_MAX_OUTPUT_PORT_TYPE
mux_result[7] <= result.DB_MAX_OUTPUT_PORT_TYPE
mux_result[8] <= result.DB_MAX_OUTPUT_PORT_TYPE
mux_result[9] <= result.DB_MAX_OUTPUT_PORT_TYPE
mux_result[10] <= result.DB_MAX_OUTPUT_PORT_TYPE
mux_result[11] <= result.DB_MAX_OUTPUT_PORT_TYPE
mux_result[12] <= result.DB_MAX_OUTPUT_PORT_TYPE
mux_result[13] <= result.DB_MAX_OUTPUT_PORT_TYPE
mux_result[14] <= result.DB_MAX_OUTPUT_PORT_TYPE
mux_result[15] <= result.DB_MAX_OUTPUT_PORT_TYPE
mux_result[16] <= result.DB_MAX_OUTPUT_PORT_TYPE
mux_result[17] <= result.DB_MAX_OUTPUT_PORT_TYPE
mux_result[18] <= result.DB_MAX_OUTPUT_PORT_TYPE
mux_result[19] <= result.DB_MAX_OUTPUT_PORT_TYPE
mux_result[20] <= result.DB_MAX_OUTPUT_PORT_TYPE
mux_result[21] <= result.DB_MAX_OUTPUT_PORT_TYPE
mux_result[22] <= result.DB_MAX_OUTPUT_PORT_TYPE
mux_result[23] <= result.DB_MAX_OUTPUT_PORT_TYPE
mux_result[24] <= result.DB_MAX_OUTPUT_PORT_TYPE
mux_result[25] <= result.DB_MAX_OUTPUT_PORT_TYPE
mux_result[26] <= result.DB_MAX_OUTPUT_PORT_TYPE
mux_result[27] <= result.DB_MAX_OUTPUT_PORT_TYPE
mux_result[28] <= result.DB_MAX_OUTPUT_PORT_TYPE
mux_result[29] <= result.DB_MAX_OUTPUT_PORT_TYPE
mux_result[30] <= result.DB_MAX_OUTPUT_PORT_TYPE
mux_result[31] <= result.DB_MAX_OUTPUT_PORT_TYPE


|fpga_riscv32_minimal|datapath:datapath_0|jump_target_unit:JTU_0|adder:internal_adder
dataa[0] => Add0.IN32
dataa[1] => Add0.IN31
dataa[2] => Add0.IN30
dataa[3] => Add0.IN29
dataa[4] => Add0.IN28
dataa[5] => Add0.IN27
dataa[6] => Add0.IN26
dataa[7] => Add0.IN25
dataa[8] => Add0.IN24
dataa[9] => Add0.IN23
dataa[10] => Add0.IN22
dataa[11] => Add0.IN21
dataa[12] => Add0.IN20
dataa[13] => Add0.IN19
dataa[14] => Add0.IN18
dataa[15] => Add0.IN17
dataa[16] => Add0.IN16
dataa[17] => Add0.IN15
dataa[18] => Add0.IN14
dataa[19] => Add0.IN13
dataa[20] => Add0.IN12
dataa[21] => Add0.IN11
dataa[22] => Add0.IN10
dataa[23] => Add0.IN9
dataa[24] => Add0.IN8
dataa[25] => Add0.IN7
dataa[26] => Add0.IN6
dataa[27] => Add0.IN5
dataa[28] => Add0.IN4
dataa[29] => Add0.IN3
dataa[30] => Add0.IN2
dataa[31] => Add0.IN1
datab[0] => Add0.IN64
datab[1] => Add0.IN63
datab[2] => Add0.IN62
datab[3] => Add0.IN61
datab[4] => Add0.IN60
datab[5] => Add0.IN59
datab[6] => Add0.IN58
datab[7] => Add0.IN57
datab[8] => Add0.IN56
datab[9] => Add0.IN55
datab[10] => Add0.IN54
datab[11] => Add0.IN53
datab[12] => Add0.IN52
datab[13] => Add0.IN51
datab[14] => Add0.IN50
datab[15] => Add0.IN49
datab[16] => Add0.IN48
datab[17] => Add0.IN47
datab[18] => Add0.IN46
datab[19] => Add0.IN45
datab[20] => Add0.IN44
datab[21] => Add0.IN43
datab[22] => Add0.IN42
datab[23] => Add0.IN41
datab[24] => Add0.IN40
datab[25] => Add0.IN39
datab[26] => Add0.IN38
datab[27] => Add0.IN37
datab[28] => Add0.IN36
datab[29] => Add0.IN35
datab[30] => Add0.IN34
datab[31] => Add0.IN33
sum[0] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
sum[1] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
sum[2] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
sum[3] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
sum[4] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
sum[5] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
sum[6] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
sum[7] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
sum[8] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
sum[9] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
sum[10] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
sum[11] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
sum[12] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
sum[13] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
sum[14] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
sum[15] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
sum[16] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
sum[17] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
sum[18] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
sum[19] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
sum[20] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
sum[21] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
sum[22] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
sum[23] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
sum[24] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
sum[25] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
sum[26] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
sum[27] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
sum[28] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
sum[29] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
sum[30] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
sum[31] <= Add0.DB_MAX_OUTPUT_PORT_TYPE


|fpga_riscv32_minimal|datapath:datapath_0|exmem_pipeline:EX_MEM_PLR
clock => register3b:data_format_reg.clock
clock => register1b:datamem_write_reg.clock
clock => register1b:jump_flag_reg.clock
clock => register2b:mux0_sel_reg.clock
clock => register1b:reg_file_write_reg.clock
clock => register5b:reg_file_write_address_reg.clock
clock => register32b:ALU_output_reg.clock
clock => register32b:register_file_output_1_reg.clock
clock => register1b:ALU_branch_respose_reg.clock
clock => register32b:instruction_address_reg.clock
clear => register3b:data_format_reg.clear
clear => register1b:datamem_write_reg.clear
clear => register1b:jump_flag_reg.clear
clear => register2b:mux0_sel_reg.clear
clear => register1b:reg_file_write_reg.clear
clear => register5b:reg_file_write_address_reg.clear
clear => register32b:ALU_output_reg.clear
clear => register32b:register_file_output_1_reg.clear
clear => register1b:ALU_branch_respose_reg.clear
clear => register32b:instruction_address_reg.clear
data_format_in[0] => register3b:data_format_reg.reg_in[0]
data_format_in[1] => register3b:data_format_reg.reg_in[1]
data_format_in[2] => register3b:data_format_reg.reg_in[2]
datamem_write_in => register1b:datamem_write_reg.reg_in
jump_flag_in => register1b:jump_flag_reg.reg_in
mux0_sel_in[0] => register2b:mux0_sel_reg.reg_in[0]
mux0_sel_in[1] => register2b:mux0_sel_reg.reg_in[1]
reg_file_write_in => register1b:reg_file_write_reg.reg_in
reg_file_write_address_in[0] => register5b:reg_file_write_address_reg.reg_in[0]
reg_file_write_address_in[1] => register5b:reg_file_write_address_reg.reg_in[1]
reg_file_write_address_in[2] => register5b:reg_file_write_address_reg.reg_in[2]
reg_file_write_address_in[3] => register5b:reg_file_write_address_reg.reg_in[3]
reg_file_write_address_in[4] => register5b:reg_file_write_address_reg.reg_in[4]
ALU_output_in[0] => register32b:ALU_output_reg.reg_in[0]
ALU_output_in[1] => register32b:ALU_output_reg.reg_in[1]
ALU_output_in[2] => register32b:ALU_output_reg.reg_in[2]
ALU_output_in[3] => register32b:ALU_output_reg.reg_in[3]
ALU_output_in[4] => register32b:ALU_output_reg.reg_in[4]
ALU_output_in[5] => register32b:ALU_output_reg.reg_in[5]
ALU_output_in[6] => register32b:ALU_output_reg.reg_in[6]
ALU_output_in[7] => register32b:ALU_output_reg.reg_in[7]
ALU_output_in[8] => register32b:ALU_output_reg.reg_in[8]
ALU_output_in[9] => register32b:ALU_output_reg.reg_in[9]
ALU_output_in[10] => register32b:ALU_output_reg.reg_in[10]
ALU_output_in[11] => register32b:ALU_output_reg.reg_in[11]
ALU_output_in[12] => register32b:ALU_output_reg.reg_in[12]
ALU_output_in[13] => register32b:ALU_output_reg.reg_in[13]
ALU_output_in[14] => register32b:ALU_output_reg.reg_in[14]
ALU_output_in[15] => register32b:ALU_output_reg.reg_in[15]
ALU_output_in[16] => register32b:ALU_output_reg.reg_in[16]
ALU_output_in[17] => register32b:ALU_output_reg.reg_in[17]
ALU_output_in[18] => register32b:ALU_output_reg.reg_in[18]
ALU_output_in[19] => register32b:ALU_output_reg.reg_in[19]
ALU_output_in[20] => register32b:ALU_output_reg.reg_in[20]
ALU_output_in[21] => register32b:ALU_output_reg.reg_in[21]
ALU_output_in[22] => register32b:ALU_output_reg.reg_in[22]
ALU_output_in[23] => register32b:ALU_output_reg.reg_in[23]
ALU_output_in[24] => register32b:ALU_output_reg.reg_in[24]
ALU_output_in[25] => register32b:ALU_output_reg.reg_in[25]
ALU_output_in[26] => register32b:ALU_output_reg.reg_in[26]
ALU_output_in[27] => register32b:ALU_output_reg.reg_in[27]
ALU_output_in[28] => register32b:ALU_output_reg.reg_in[28]
ALU_output_in[29] => register32b:ALU_output_reg.reg_in[29]
ALU_output_in[30] => register32b:ALU_output_reg.reg_in[30]
ALU_output_in[31] => register32b:ALU_output_reg.reg_in[31]
register_file_output_1_in[0] => register32b:register_file_output_1_reg.reg_in[0]
register_file_output_1_in[1] => register32b:register_file_output_1_reg.reg_in[1]
register_file_output_1_in[2] => register32b:register_file_output_1_reg.reg_in[2]
register_file_output_1_in[3] => register32b:register_file_output_1_reg.reg_in[3]
register_file_output_1_in[4] => register32b:register_file_output_1_reg.reg_in[4]
register_file_output_1_in[5] => register32b:register_file_output_1_reg.reg_in[5]
register_file_output_1_in[6] => register32b:register_file_output_1_reg.reg_in[6]
register_file_output_1_in[7] => register32b:register_file_output_1_reg.reg_in[7]
register_file_output_1_in[8] => register32b:register_file_output_1_reg.reg_in[8]
register_file_output_1_in[9] => register32b:register_file_output_1_reg.reg_in[9]
register_file_output_1_in[10] => register32b:register_file_output_1_reg.reg_in[10]
register_file_output_1_in[11] => register32b:register_file_output_1_reg.reg_in[11]
register_file_output_1_in[12] => register32b:register_file_output_1_reg.reg_in[12]
register_file_output_1_in[13] => register32b:register_file_output_1_reg.reg_in[13]
register_file_output_1_in[14] => register32b:register_file_output_1_reg.reg_in[14]
register_file_output_1_in[15] => register32b:register_file_output_1_reg.reg_in[15]
register_file_output_1_in[16] => register32b:register_file_output_1_reg.reg_in[16]
register_file_output_1_in[17] => register32b:register_file_output_1_reg.reg_in[17]
register_file_output_1_in[18] => register32b:register_file_output_1_reg.reg_in[18]
register_file_output_1_in[19] => register32b:register_file_output_1_reg.reg_in[19]
register_file_output_1_in[20] => register32b:register_file_output_1_reg.reg_in[20]
register_file_output_1_in[21] => register32b:register_file_output_1_reg.reg_in[21]
register_file_output_1_in[22] => register32b:register_file_output_1_reg.reg_in[22]
register_file_output_1_in[23] => register32b:register_file_output_1_reg.reg_in[23]
register_file_output_1_in[24] => register32b:register_file_output_1_reg.reg_in[24]
register_file_output_1_in[25] => register32b:register_file_output_1_reg.reg_in[25]
register_file_output_1_in[26] => register32b:register_file_output_1_reg.reg_in[26]
register_file_output_1_in[27] => register32b:register_file_output_1_reg.reg_in[27]
register_file_output_1_in[28] => register32b:register_file_output_1_reg.reg_in[28]
register_file_output_1_in[29] => register32b:register_file_output_1_reg.reg_in[29]
register_file_output_1_in[30] => register32b:register_file_output_1_reg.reg_in[30]
register_file_output_1_in[31] => register32b:register_file_output_1_reg.reg_in[31]
ALU_branch_response_in => register1b:ALU_branch_respose_reg.reg_in
instruction_address_in[0] => register32b:instruction_address_reg.reg_in[0]
instruction_address_in[1] => register32b:instruction_address_reg.reg_in[1]
instruction_address_in[2] => register32b:instruction_address_reg.reg_in[2]
instruction_address_in[3] => register32b:instruction_address_reg.reg_in[3]
instruction_address_in[4] => register32b:instruction_address_reg.reg_in[4]
instruction_address_in[5] => register32b:instruction_address_reg.reg_in[5]
instruction_address_in[6] => register32b:instruction_address_reg.reg_in[6]
instruction_address_in[7] => register32b:instruction_address_reg.reg_in[7]
instruction_address_in[8] => register32b:instruction_address_reg.reg_in[8]
instruction_address_in[9] => register32b:instruction_address_reg.reg_in[9]
instruction_address_in[10] => register32b:instruction_address_reg.reg_in[10]
instruction_address_in[11] => register32b:instruction_address_reg.reg_in[11]
instruction_address_in[12] => register32b:instruction_address_reg.reg_in[12]
instruction_address_in[13] => register32b:instruction_address_reg.reg_in[13]
instruction_address_in[14] => register32b:instruction_address_reg.reg_in[14]
instruction_address_in[15] => register32b:instruction_address_reg.reg_in[15]
instruction_address_in[16] => register32b:instruction_address_reg.reg_in[16]
instruction_address_in[17] => register32b:instruction_address_reg.reg_in[17]
instruction_address_in[18] => register32b:instruction_address_reg.reg_in[18]
instruction_address_in[19] => register32b:instruction_address_reg.reg_in[19]
instruction_address_in[20] => register32b:instruction_address_reg.reg_in[20]
instruction_address_in[21] => register32b:instruction_address_reg.reg_in[21]
instruction_address_in[22] => register32b:instruction_address_reg.reg_in[22]
instruction_address_in[23] => register32b:instruction_address_reg.reg_in[23]
instruction_address_in[24] => register32b:instruction_address_reg.reg_in[24]
instruction_address_in[25] => register32b:instruction_address_reg.reg_in[25]
instruction_address_in[26] => register32b:instruction_address_reg.reg_in[26]
instruction_address_in[27] => register32b:instruction_address_reg.reg_in[27]
instruction_address_in[28] => register32b:instruction_address_reg.reg_in[28]
instruction_address_in[29] => register32b:instruction_address_reg.reg_in[29]
instruction_address_in[30] => register32b:instruction_address_reg.reg_in[30]
instruction_address_in[31] => register32b:instruction_address_reg.reg_in[31]
data_format_out[0] <= register3b:data_format_reg.reg_out[0]
data_format_out[1] <= register3b:data_format_reg.reg_out[1]
data_format_out[2] <= register3b:data_format_reg.reg_out[2]
datamem_write_out <= register1b:datamem_write_reg.reg_out
jump_flag_out <= register1b:jump_flag_reg.reg_out
mux0_sel_out[0] <= register2b:mux0_sel_reg.reg_out[0]
mux0_sel_out[1] <= register2b:mux0_sel_reg.reg_out[1]
reg_file_write_out <= register1b:reg_file_write_reg.reg_out
reg_file_write_address_out[0] <= register5b:reg_file_write_address_reg.reg_out[0]
reg_file_write_address_out[1] <= register5b:reg_file_write_address_reg.reg_out[1]
reg_file_write_address_out[2] <= register5b:reg_file_write_address_reg.reg_out[2]
reg_file_write_address_out[3] <= register5b:reg_file_write_address_reg.reg_out[3]
reg_file_write_address_out[4] <= register5b:reg_file_write_address_reg.reg_out[4]
ALU_output_out[0] <= register32b:ALU_output_reg.reg_out[0]
ALU_output_out[1] <= register32b:ALU_output_reg.reg_out[1]
ALU_output_out[2] <= register32b:ALU_output_reg.reg_out[2]
ALU_output_out[3] <= register32b:ALU_output_reg.reg_out[3]
ALU_output_out[4] <= register32b:ALU_output_reg.reg_out[4]
ALU_output_out[5] <= register32b:ALU_output_reg.reg_out[5]
ALU_output_out[6] <= register32b:ALU_output_reg.reg_out[6]
ALU_output_out[7] <= register32b:ALU_output_reg.reg_out[7]
ALU_output_out[8] <= register32b:ALU_output_reg.reg_out[8]
ALU_output_out[9] <= register32b:ALU_output_reg.reg_out[9]
ALU_output_out[10] <= register32b:ALU_output_reg.reg_out[10]
ALU_output_out[11] <= register32b:ALU_output_reg.reg_out[11]
ALU_output_out[12] <= register32b:ALU_output_reg.reg_out[12]
ALU_output_out[13] <= register32b:ALU_output_reg.reg_out[13]
ALU_output_out[14] <= register32b:ALU_output_reg.reg_out[14]
ALU_output_out[15] <= register32b:ALU_output_reg.reg_out[15]
ALU_output_out[16] <= register32b:ALU_output_reg.reg_out[16]
ALU_output_out[17] <= register32b:ALU_output_reg.reg_out[17]
ALU_output_out[18] <= register32b:ALU_output_reg.reg_out[18]
ALU_output_out[19] <= register32b:ALU_output_reg.reg_out[19]
ALU_output_out[20] <= register32b:ALU_output_reg.reg_out[20]
ALU_output_out[21] <= register32b:ALU_output_reg.reg_out[21]
ALU_output_out[22] <= register32b:ALU_output_reg.reg_out[22]
ALU_output_out[23] <= register32b:ALU_output_reg.reg_out[23]
ALU_output_out[24] <= register32b:ALU_output_reg.reg_out[24]
ALU_output_out[25] <= register32b:ALU_output_reg.reg_out[25]
ALU_output_out[26] <= register32b:ALU_output_reg.reg_out[26]
ALU_output_out[27] <= register32b:ALU_output_reg.reg_out[27]
ALU_output_out[28] <= register32b:ALU_output_reg.reg_out[28]
ALU_output_out[29] <= register32b:ALU_output_reg.reg_out[29]
ALU_output_out[30] <= register32b:ALU_output_reg.reg_out[30]
ALU_output_out[31] <= register32b:ALU_output_reg.reg_out[31]
register_file_output_1_out[0] <= register32b:register_file_output_1_reg.reg_out[0]
register_file_output_1_out[1] <= register32b:register_file_output_1_reg.reg_out[1]
register_file_output_1_out[2] <= register32b:register_file_output_1_reg.reg_out[2]
register_file_output_1_out[3] <= register32b:register_file_output_1_reg.reg_out[3]
register_file_output_1_out[4] <= register32b:register_file_output_1_reg.reg_out[4]
register_file_output_1_out[5] <= register32b:register_file_output_1_reg.reg_out[5]
register_file_output_1_out[6] <= register32b:register_file_output_1_reg.reg_out[6]
register_file_output_1_out[7] <= register32b:register_file_output_1_reg.reg_out[7]
register_file_output_1_out[8] <= register32b:register_file_output_1_reg.reg_out[8]
register_file_output_1_out[9] <= register32b:register_file_output_1_reg.reg_out[9]
register_file_output_1_out[10] <= register32b:register_file_output_1_reg.reg_out[10]
register_file_output_1_out[11] <= register32b:register_file_output_1_reg.reg_out[11]
register_file_output_1_out[12] <= register32b:register_file_output_1_reg.reg_out[12]
register_file_output_1_out[13] <= register32b:register_file_output_1_reg.reg_out[13]
register_file_output_1_out[14] <= register32b:register_file_output_1_reg.reg_out[14]
register_file_output_1_out[15] <= register32b:register_file_output_1_reg.reg_out[15]
register_file_output_1_out[16] <= register32b:register_file_output_1_reg.reg_out[16]
register_file_output_1_out[17] <= register32b:register_file_output_1_reg.reg_out[17]
register_file_output_1_out[18] <= register32b:register_file_output_1_reg.reg_out[18]
register_file_output_1_out[19] <= register32b:register_file_output_1_reg.reg_out[19]
register_file_output_1_out[20] <= register32b:register_file_output_1_reg.reg_out[20]
register_file_output_1_out[21] <= register32b:register_file_output_1_reg.reg_out[21]
register_file_output_1_out[22] <= register32b:register_file_output_1_reg.reg_out[22]
register_file_output_1_out[23] <= register32b:register_file_output_1_reg.reg_out[23]
register_file_output_1_out[24] <= register32b:register_file_output_1_reg.reg_out[24]
register_file_output_1_out[25] <= register32b:register_file_output_1_reg.reg_out[25]
register_file_output_1_out[26] <= register32b:register_file_output_1_reg.reg_out[26]
register_file_output_1_out[27] <= register32b:register_file_output_1_reg.reg_out[27]
register_file_output_1_out[28] <= register32b:register_file_output_1_reg.reg_out[28]
register_file_output_1_out[29] <= register32b:register_file_output_1_reg.reg_out[29]
register_file_output_1_out[30] <= register32b:register_file_output_1_reg.reg_out[30]
register_file_output_1_out[31] <= register32b:register_file_output_1_reg.reg_out[31]
ALU_branch_response_out <= register1b:ALU_branch_respose_reg.reg_out
instruction_address_out[0] <= register32b:instruction_address_reg.reg_out[0]
instruction_address_out[1] <= register32b:instruction_address_reg.reg_out[1]
instruction_address_out[2] <= register32b:instruction_address_reg.reg_out[2]
instruction_address_out[3] <= register32b:instruction_address_reg.reg_out[3]
instruction_address_out[4] <= register32b:instruction_address_reg.reg_out[4]
instruction_address_out[5] <= register32b:instruction_address_reg.reg_out[5]
instruction_address_out[6] <= register32b:instruction_address_reg.reg_out[6]
instruction_address_out[7] <= register32b:instruction_address_reg.reg_out[7]
instruction_address_out[8] <= register32b:instruction_address_reg.reg_out[8]
instruction_address_out[9] <= register32b:instruction_address_reg.reg_out[9]
instruction_address_out[10] <= register32b:instruction_address_reg.reg_out[10]
instruction_address_out[11] <= register32b:instruction_address_reg.reg_out[11]
instruction_address_out[12] <= register32b:instruction_address_reg.reg_out[12]
instruction_address_out[13] <= register32b:instruction_address_reg.reg_out[13]
instruction_address_out[14] <= register32b:instruction_address_reg.reg_out[14]
instruction_address_out[15] <= register32b:instruction_address_reg.reg_out[15]
instruction_address_out[16] <= register32b:instruction_address_reg.reg_out[16]
instruction_address_out[17] <= register32b:instruction_address_reg.reg_out[17]
instruction_address_out[18] <= register32b:instruction_address_reg.reg_out[18]
instruction_address_out[19] <= register32b:instruction_address_reg.reg_out[19]
instruction_address_out[20] <= register32b:instruction_address_reg.reg_out[20]
instruction_address_out[21] <= register32b:instruction_address_reg.reg_out[21]
instruction_address_out[22] <= register32b:instruction_address_reg.reg_out[22]
instruction_address_out[23] <= register32b:instruction_address_reg.reg_out[23]
instruction_address_out[24] <= register32b:instruction_address_reg.reg_out[24]
instruction_address_out[25] <= register32b:instruction_address_reg.reg_out[25]
instruction_address_out[26] <= register32b:instruction_address_reg.reg_out[26]
instruction_address_out[27] <= register32b:instruction_address_reg.reg_out[27]
instruction_address_out[28] <= register32b:instruction_address_reg.reg_out[28]
instruction_address_out[29] <= register32b:instruction_address_reg.reg_out[29]
instruction_address_out[30] <= register32b:instruction_address_reg.reg_out[30]
instruction_address_out[31] <= register32b:instruction_address_reg.reg_out[31]


|fpga_riscv32_minimal|datapath:datapath_0|exmem_pipeline:EX_MEM_PLR|register3b:data_format_reg
reg_in[0] => internal_value[0].DATAIN
reg_in[1] => internal_value[1].DATAIN
reg_in[2] => internal_value[2].DATAIN
load => internal_value[2].ENA
load => internal_value[1].ENA
load => internal_value[0].ENA
clock => internal_value[0].CLK
clock => internal_value[1].CLK
clock => internal_value[2].CLK
clear => internal_value[0].ACLR
clear => internal_value[1].ACLR
clear => internal_value[2].ACLR
reg_out[0] <= internal_value[0].DB_MAX_OUTPUT_PORT_TYPE
reg_out[1] <= internal_value[1].DB_MAX_OUTPUT_PORT_TYPE
reg_out[2] <= internal_value[2].DB_MAX_OUTPUT_PORT_TYPE


|fpga_riscv32_minimal|datapath:datapath_0|exmem_pipeline:EX_MEM_PLR|register1b:datamem_write_reg
reg_in => internal_value.DATAIN
load => internal_value.ENA
clock => internal_value.CLK
clear => internal_value.ACLR
reg_out <= internal_value.DB_MAX_OUTPUT_PORT_TYPE


|fpga_riscv32_minimal|datapath:datapath_0|exmem_pipeline:EX_MEM_PLR|register1b:jump_flag_reg
reg_in => internal_value.DATAIN
load => internal_value.ENA
clock => internal_value.CLK
clear => internal_value.ACLR
reg_out <= internal_value.DB_MAX_OUTPUT_PORT_TYPE


|fpga_riscv32_minimal|datapath:datapath_0|exmem_pipeline:EX_MEM_PLR|register2b:mux0_sel_reg
reg_in[0] => internal_value[0].DATAIN
reg_in[1] => internal_value[1].DATAIN
load => internal_value[1].ENA
load => internal_value[0].ENA
clock => internal_value[0].CLK
clock => internal_value[1].CLK
clear => internal_value[0].ACLR
clear => internal_value[1].ACLR
reg_out[0] <= internal_value[0].DB_MAX_OUTPUT_PORT_TYPE
reg_out[1] <= internal_value[1].DB_MAX_OUTPUT_PORT_TYPE


|fpga_riscv32_minimal|datapath:datapath_0|exmem_pipeline:EX_MEM_PLR|register1b:reg_file_write_reg
reg_in => internal_value.DATAIN
load => internal_value.ENA
clock => internal_value.CLK
clear => internal_value.ACLR
reg_out <= internal_value.DB_MAX_OUTPUT_PORT_TYPE


|fpga_riscv32_minimal|datapath:datapath_0|exmem_pipeline:EX_MEM_PLR|register5b:reg_file_write_address_reg
reg_in[0] => internal_value[0].DATAIN
reg_in[1] => internal_value[1].DATAIN
reg_in[2] => internal_value[2].DATAIN
reg_in[3] => internal_value[3].DATAIN
reg_in[4] => internal_value[4].DATAIN
load => internal_value[4].ENA
load => internal_value[3].ENA
load => internal_value[2].ENA
load => internal_value[1].ENA
load => internal_value[0].ENA
clock => internal_value[0].CLK
clock => internal_value[1].CLK
clock => internal_value[2].CLK
clock => internal_value[3].CLK
clock => internal_value[4].CLK
clear => internal_value[0].ACLR
clear => internal_value[1].ACLR
clear => internal_value[2].ACLR
clear => internal_value[3].ACLR
clear => internal_value[4].ACLR
reg_out[0] <= internal_value[0].DB_MAX_OUTPUT_PORT_TYPE
reg_out[1] <= internal_value[1].DB_MAX_OUTPUT_PORT_TYPE
reg_out[2] <= internal_value[2].DB_MAX_OUTPUT_PORT_TYPE
reg_out[3] <= internal_value[3].DB_MAX_OUTPUT_PORT_TYPE
reg_out[4] <= internal_value[4].DB_MAX_OUTPUT_PORT_TYPE


|fpga_riscv32_minimal|datapath:datapath_0|exmem_pipeline:EX_MEM_PLR|register32b:ALU_output_reg
clock => register_value[0].CLK
clock => register_value[1].CLK
clock => register_value[2].CLK
clock => register_value[3].CLK
clock => register_value[4].CLK
clock => register_value[5].CLK
clock => register_value[6].CLK
clock => register_value[7].CLK
clock => register_value[8].CLK
clock => register_value[9].CLK
clock => register_value[10].CLK
clock => register_value[11].CLK
clock => register_value[12].CLK
clock => register_value[13].CLK
clock => register_value[14].CLK
clock => register_value[15].CLK
clock => register_value[16].CLK
clock => register_value[17].CLK
clock => register_value[18].CLK
clock => register_value[19].CLK
clock => register_value[20].CLK
clock => register_value[21].CLK
clock => register_value[22].CLK
clock => register_value[23].CLK
clock => register_value[24].CLK
clock => register_value[25].CLK
clock => register_value[26].CLK
clock => register_value[27].CLK
clock => register_value[28].CLK
clock => register_value[29].CLK
clock => register_value[30].CLK
clock => register_value[31].CLK
clear => register_value[0].ACLR
clear => register_value[1].ACLR
clear => register_value[2].ACLR
clear => register_value[3].ACLR
clear => register_value[4].ACLR
clear => register_value[5].ACLR
clear => register_value[6].ACLR
clear => register_value[7].ACLR
clear => register_value[8].ACLR
clear => register_value[9].ACLR
clear => register_value[10].ACLR
clear => register_value[11].ACLR
clear => register_value[12].ACLR
clear => register_value[13].ACLR
clear => register_value[14].ACLR
clear => register_value[15].ACLR
clear => register_value[16].ACLR
clear => register_value[17].ACLR
clear => register_value[18].ACLR
clear => register_value[19].ACLR
clear => register_value[20].ACLR
clear => register_value[21].ACLR
clear => register_value[22].ACLR
clear => register_value[23].ACLR
clear => register_value[24].ACLR
clear => register_value[25].ACLR
clear => register_value[26].ACLR
clear => register_value[27].ACLR
clear => register_value[28].ACLR
clear => register_value[29].ACLR
clear => register_value[30].ACLR
clear => register_value[31].ACLR
load => register_value[31].ENA
load => register_value[30].ENA
load => register_value[29].ENA
load => register_value[28].ENA
load => register_value[27].ENA
load => register_value[26].ENA
load => register_value[25].ENA
load => register_value[24].ENA
load => register_value[23].ENA
load => register_value[22].ENA
load => register_value[21].ENA
load => register_value[20].ENA
load => register_value[19].ENA
load => register_value[18].ENA
load => register_value[17].ENA
load => register_value[16].ENA
load => register_value[15].ENA
load => register_value[14].ENA
load => register_value[13].ENA
load => register_value[12].ENA
load => register_value[11].ENA
load => register_value[10].ENA
load => register_value[9].ENA
load => register_value[8].ENA
load => register_value[7].ENA
load => register_value[6].ENA
load => register_value[5].ENA
load => register_value[4].ENA
load => register_value[3].ENA
load => register_value[2].ENA
load => register_value[1].ENA
load => register_value[0].ENA
reg_in[0] => register_value[0].DATAIN
reg_in[1] => register_value[1].DATAIN
reg_in[2] => register_value[2].DATAIN
reg_in[3] => register_value[3].DATAIN
reg_in[4] => register_value[4].DATAIN
reg_in[5] => register_value[5].DATAIN
reg_in[6] => register_value[6].DATAIN
reg_in[7] => register_value[7].DATAIN
reg_in[8] => register_value[8].DATAIN
reg_in[9] => register_value[9].DATAIN
reg_in[10] => register_value[10].DATAIN
reg_in[11] => register_value[11].DATAIN
reg_in[12] => register_value[12].DATAIN
reg_in[13] => register_value[13].DATAIN
reg_in[14] => register_value[14].DATAIN
reg_in[15] => register_value[15].DATAIN
reg_in[16] => register_value[16].DATAIN
reg_in[17] => register_value[17].DATAIN
reg_in[18] => register_value[18].DATAIN
reg_in[19] => register_value[19].DATAIN
reg_in[20] => register_value[20].DATAIN
reg_in[21] => register_value[21].DATAIN
reg_in[22] => register_value[22].DATAIN
reg_in[23] => register_value[23].DATAIN
reg_in[24] => register_value[24].DATAIN
reg_in[25] => register_value[25].DATAIN
reg_in[26] => register_value[26].DATAIN
reg_in[27] => register_value[27].DATAIN
reg_in[28] => register_value[28].DATAIN
reg_in[29] => register_value[29].DATAIN
reg_in[30] => register_value[30].DATAIN
reg_in[31] => register_value[31].DATAIN
reg_out[0] <= register_value[0].DB_MAX_OUTPUT_PORT_TYPE
reg_out[1] <= register_value[1].DB_MAX_OUTPUT_PORT_TYPE
reg_out[2] <= register_value[2].DB_MAX_OUTPUT_PORT_TYPE
reg_out[3] <= register_value[3].DB_MAX_OUTPUT_PORT_TYPE
reg_out[4] <= register_value[4].DB_MAX_OUTPUT_PORT_TYPE
reg_out[5] <= register_value[5].DB_MAX_OUTPUT_PORT_TYPE
reg_out[6] <= register_value[6].DB_MAX_OUTPUT_PORT_TYPE
reg_out[7] <= register_value[7].DB_MAX_OUTPUT_PORT_TYPE
reg_out[8] <= register_value[8].DB_MAX_OUTPUT_PORT_TYPE
reg_out[9] <= register_value[9].DB_MAX_OUTPUT_PORT_TYPE
reg_out[10] <= register_value[10].DB_MAX_OUTPUT_PORT_TYPE
reg_out[11] <= register_value[11].DB_MAX_OUTPUT_PORT_TYPE
reg_out[12] <= register_value[12].DB_MAX_OUTPUT_PORT_TYPE
reg_out[13] <= register_value[13].DB_MAX_OUTPUT_PORT_TYPE
reg_out[14] <= register_value[14].DB_MAX_OUTPUT_PORT_TYPE
reg_out[15] <= register_value[15].DB_MAX_OUTPUT_PORT_TYPE
reg_out[16] <= register_value[16].DB_MAX_OUTPUT_PORT_TYPE
reg_out[17] <= register_value[17].DB_MAX_OUTPUT_PORT_TYPE
reg_out[18] <= register_value[18].DB_MAX_OUTPUT_PORT_TYPE
reg_out[19] <= register_value[19].DB_MAX_OUTPUT_PORT_TYPE
reg_out[20] <= register_value[20].DB_MAX_OUTPUT_PORT_TYPE
reg_out[21] <= register_value[21].DB_MAX_OUTPUT_PORT_TYPE
reg_out[22] <= register_value[22].DB_MAX_OUTPUT_PORT_TYPE
reg_out[23] <= register_value[23].DB_MAX_OUTPUT_PORT_TYPE
reg_out[24] <= register_value[24].DB_MAX_OUTPUT_PORT_TYPE
reg_out[25] <= register_value[25].DB_MAX_OUTPUT_PORT_TYPE
reg_out[26] <= register_value[26].DB_MAX_OUTPUT_PORT_TYPE
reg_out[27] <= register_value[27].DB_MAX_OUTPUT_PORT_TYPE
reg_out[28] <= register_value[28].DB_MAX_OUTPUT_PORT_TYPE
reg_out[29] <= register_value[29].DB_MAX_OUTPUT_PORT_TYPE
reg_out[30] <= register_value[30].DB_MAX_OUTPUT_PORT_TYPE
reg_out[31] <= register_value[31].DB_MAX_OUTPUT_PORT_TYPE


|fpga_riscv32_minimal|datapath:datapath_0|exmem_pipeline:EX_MEM_PLR|register32b:register_file_output_1_reg
clock => register_value[0].CLK
clock => register_value[1].CLK
clock => register_value[2].CLK
clock => register_value[3].CLK
clock => register_value[4].CLK
clock => register_value[5].CLK
clock => register_value[6].CLK
clock => register_value[7].CLK
clock => register_value[8].CLK
clock => register_value[9].CLK
clock => register_value[10].CLK
clock => register_value[11].CLK
clock => register_value[12].CLK
clock => register_value[13].CLK
clock => register_value[14].CLK
clock => register_value[15].CLK
clock => register_value[16].CLK
clock => register_value[17].CLK
clock => register_value[18].CLK
clock => register_value[19].CLK
clock => register_value[20].CLK
clock => register_value[21].CLK
clock => register_value[22].CLK
clock => register_value[23].CLK
clock => register_value[24].CLK
clock => register_value[25].CLK
clock => register_value[26].CLK
clock => register_value[27].CLK
clock => register_value[28].CLK
clock => register_value[29].CLK
clock => register_value[30].CLK
clock => register_value[31].CLK
clear => register_value[0].ACLR
clear => register_value[1].ACLR
clear => register_value[2].ACLR
clear => register_value[3].ACLR
clear => register_value[4].ACLR
clear => register_value[5].ACLR
clear => register_value[6].ACLR
clear => register_value[7].ACLR
clear => register_value[8].ACLR
clear => register_value[9].ACLR
clear => register_value[10].ACLR
clear => register_value[11].ACLR
clear => register_value[12].ACLR
clear => register_value[13].ACLR
clear => register_value[14].ACLR
clear => register_value[15].ACLR
clear => register_value[16].ACLR
clear => register_value[17].ACLR
clear => register_value[18].ACLR
clear => register_value[19].ACLR
clear => register_value[20].ACLR
clear => register_value[21].ACLR
clear => register_value[22].ACLR
clear => register_value[23].ACLR
clear => register_value[24].ACLR
clear => register_value[25].ACLR
clear => register_value[26].ACLR
clear => register_value[27].ACLR
clear => register_value[28].ACLR
clear => register_value[29].ACLR
clear => register_value[30].ACLR
clear => register_value[31].ACLR
load => register_value[31].ENA
load => register_value[30].ENA
load => register_value[29].ENA
load => register_value[28].ENA
load => register_value[27].ENA
load => register_value[26].ENA
load => register_value[25].ENA
load => register_value[24].ENA
load => register_value[23].ENA
load => register_value[22].ENA
load => register_value[21].ENA
load => register_value[20].ENA
load => register_value[19].ENA
load => register_value[18].ENA
load => register_value[17].ENA
load => register_value[16].ENA
load => register_value[15].ENA
load => register_value[14].ENA
load => register_value[13].ENA
load => register_value[12].ENA
load => register_value[11].ENA
load => register_value[10].ENA
load => register_value[9].ENA
load => register_value[8].ENA
load => register_value[7].ENA
load => register_value[6].ENA
load => register_value[5].ENA
load => register_value[4].ENA
load => register_value[3].ENA
load => register_value[2].ENA
load => register_value[1].ENA
load => register_value[0].ENA
reg_in[0] => register_value[0].DATAIN
reg_in[1] => register_value[1].DATAIN
reg_in[2] => register_value[2].DATAIN
reg_in[3] => register_value[3].DATAIN
reg_in[4] => register_value[4].DATAIN
reg_in[5] => register_value[5].DATAIN
reg_in[6] => register_value[6].DATAIN
reg_in[7] => register_value[7].DATAIN
reg_in[8] => register_value[8].DATAIN
reg_in[9] => register_value[9].DATAIN
reg_in[10] => register_value[10].DATAIN
reg_in[11] => register_value[11].DATAIN
reg_in[12] => register_value[12].DATAIN
reg_in[13] => register_value[13].DATAIN
reg_in[14] => register_value[14].DATAIN
reg_in[15] => register_value[15].DATAIN
reg_in[16] => register_value[16].DATAIN
reg_in[17] => register_value[17].DATAIN
reg_in[18] => register_value[18].DATAIN
reg_in[19] => register_value[19].DATAIN
reg_in[20] => register_value[20].DATAIN
reg_in[21] => register_value[21].DATAIN
reg_in[22] => register_value[22].DATAIN
reg_in[23] => register_value[23].DATAIN
reg_in[24] => register_value[24].DATAIN
reg_in[25] => register_value[25].DATAIN
reg_in[26] => register_value[26].DATAIN
reg_in[27] => register_value[27].DATAIN
reg_in[28] => register_value[28].DATAIN
reg_in[29] => register_value[29].DATAIN
reg_in[30] => register_value[30].DATAIN
reg_in[31] => register_value[31].DATAIN
reg_out[0] <= register_value[0].DB_MAX_OUTPUT_PORT_TYPE
reg_out[1] <= register_value[1].DB_MAX_OUTPUT_PORT_TYPE
reg_out[2] <= register_value[2].DB_MAX_OUTPUT_PORT_TYPE
reg_out[3] <= register_value[3].DB_MAX_OUTPUT_PORT_TYPE
reg_out[4] <= register_value[4].DB_MAX_OUTPUT_PORT_TYPE
reg_out[5] <= register_value[5].DB_MAX_OUTPUT_PORT_TYPE
reg_out[6] <= register_value[6].DB_MAX_OUTPUT_PORT_TYPE
reg_out[7] <= register_value[7].DB_MAX_OUTPUT_PORT_TYPE
reg_out[8] <= register_value[8].DB_MAX_OUTPUT_PORT_TYPE
reg_out[9] <= register_value[9].DB_MAX_OUTPUT_PORT_TYPE
reg_out[10] <= register_value[10].DB_MAX_OUTPUT_PORT_TYPE
reg_out[11] <= register_value[11].DB_MAX_OUTPUT_PORT_TYPE
reg_out[12] <= register_value[12].DB_MAX_OUTPUT_PORT_TYPE
reg_out[13] <= register_value[13].DB_MAX_OUTPUT_PORT_TYPE
reg_out[14] <= register_value[14].DB_MAX_OUTPUT_PORT_TYPE
reg_out[15] <= register_value[15].DB_MAX_OUTPUT_PORT_TYPE
reg_out[16] <= register_value[16].DB_MAX_OUTPUT_PORT_TYPE
reg_out[17] <= register_value[17].DB_MAX_OUTPUT_PORT_TYPE
reg_out[18] <= register_value[18].DB_MAX_OUTPUT_PORT_TYPE
reg_out[19] <= register_value[19].DB_MAX_OUTPUT_PORT_TYPE
reg_out[20] <= register_value[20].DB_MAX_OUTPUT_PORT_TYPE
reg_out[21] <= register_value[21].DB_MAX_OUTPUT_PORT_TYPE
reg_out[22] <= register_value[22].DB_MAX_OUTPUT_PORT_TYPE
reg_out[23] <= register_value[23].DB_MAX_OUTPUT_PORT_TYPE
reg_out[24] <= register_value[24].DB_MAX_OUTPUT_PORT_TYPE
reg_out[25] <= register_value[25].DB_MAX_OUTPUT_PORT_TYPE
reg_out[26] <= register_value[26].DB_MAX_OUTPUT_PORT_TYPE
reg_out[27] <= register_value[27].DB_MAX_OUTPUT_PORT_TYPE
reg_out[28] <= register_value[28].DB_MAX_OUTPUT_PORT_TYPE
reg_out[29] <= register_value[29].DB_MAX_OUTPUT_PORT_TYPE
reg_out[30] <= register_value[30].DB_MAX_OUTPUT_PORT_TYPE
reg_out[31] <= register_value[31].DB_MAX_OUTPUT_PORT_TYPE


|fpga_riscv32_minimal|datapath:datapath_0|exmem_pipeline:EX_MEM_PLR|register1b:ALU_branch_respose_reg
reg_in => internal_value.DATAIN
load => internal_value.ENA
clock => internal_value.CLK
clear => internal_value.ACLR
reg_out <= internal_value.DB_MAX_OUTPUT_PORT_TYPE


|fpga_riscv32_minimal|datapath:datapath_0|exmem_pipeline:EX_MEM_PLR|register32b:instruction_address_reg
clock => register_value[0].CLK
clock => register_value[1].CLK
clock => register_value[2].CLK
clock => register_value[3].CLK
clock => register_value[4].CLK
clock => register_value[5].CLK
clock => register_value[6].CLK
clock => register_value[7].CLK
clock => register_value[8].CLK
clock => register_value[9].CLK
clock => register_value[10].CLK
clock => register_value[11].CLK
clock => register_value[12].CLK
clock => register_value[13].CLK
clock => register_value[14].CLK
clock => register_value[15].CLK
clock => register_value[16].CLK
clock => register_value[17].CLK
clock => register_value[18].CLK
clock => register_value[19].CLK
clock => register_value[20].CLK
clock => register_value[21].CLK
clock => register_value[22].CLK
clock => register_value[23].CLK
clock => register_value[24].CLK
clock => register_value[25].CLK
clock => register_value[26].CLK
clock => register_value[27].CLK
clock => register_value[28].CLK
clock => register_value[29].CLK
clock => register_value[30].CLK
clock => register_value[31].CLK
clear => register_value[0].ACLR
clear => register_value[1].ACLR
clear => register_value[2].ACLR
clear => register_value[3].ACLR
clear => register_value[4].ACLR
clear => register_value[5].ACLR
clear => register_value[6].ACLR
clear => register_value[7].ACLR
clear => register_value[8].ACLR
clear => register_value[9].ACLR
clear => register_value[10].ACLR
clear => register_value[11].ACLR
clear => register_value[12].ACLR
clear => register_value[13].ACLR
clear => register_value[14].ACLR
clear => register_value[15].ACLR
clear => register_value[16].ACLR
clear => register_value[17].ACLR
clear => register_value[18].ACLR
clear => register_value[19].ACLR
clear => register_value[20].ACLR
clear => register_value[21].ACLR
clear => register_value[22].ACLR
clear => register_value[23].ACLR
clear => register_value[24].ACLR
clear => register_value[25].ACLR
clear => register_value[26].ACLR
clear => register_value[27].ACLR
clear => register_value[28].ACLR
clear => register_value[29].ACLR
clear => register_value[30].ACLR
clear => register_value[31].ACLR
load => register_value[31].ENA
load => register_value[30].ENA
load => register_value[29].ENA
load => register_value[28].ENA
load => register_value[27].ENA
load => register_value[26].ENA
load => register_value[25].ENA
load => register_value[24].ENA
load => register_value[23].ENA
load => register_value[22].ENA
load => register_value[21].ENA
load => register_value[20].ENA
load => register_value[19].ENA
load => register_value[18].ENA
load => register_value[17].ENA
load => register_value[16].ENA
load => register_value[15].ENA
load => register_value[14].ENA
load => register_value[13].ENA
load => register_value[12].ENA
load => register_value[11].ENA
load => register_value[10].ENA
load => register_value[9].ENA
load => register_value[8].ENA
load => register_value[7].ENA
load => register_value[6].ENA
load => register_value[5].ENA
load => register_value[4].ENA
load => register_value[3].ENA
load => register_value[2].ENA
load => register_value[1].ENA
load => register_value[0].ENA
reg_in[0] => register_value[0].DATAIN
reg_in[1] => register_value[1].DATAIN
reg_in[2] => register_value[2].DATAIN
reg_in[3] => register_value[3].DATAIN
reg_in[4] => register_value[4].DATAIN
reg_in[5] => register_value[5].DATAIN
reg_in[6] => register_value[6].DATAIN
reg_in[7] => register_value[7].DATAIN
reg_in[8] => register_value[8].DATAIN
reg_in[9] => register_value[9].DATAIN
reg_in[10] => register_value[10].DATAIN
reg_in[11] => register_value[11].DATAIN
reg_in[12] => register_value[12].DATAIN
reg_in[13] => register_value[13].DATAIN
reg_in[14] => register_value[14].DATAIN
reg_in[15] => register_value[15].DATAIN
reg_in[16] => register_value[16].DATAIN
reg_in[17] => register_value[17].DATAIN
reg_in[18] => register_value[18].DATAIN
reg_in[19] => register_value[19].DATAIN
reg_in[20] => register_value[20].DATAIN
reg_in[21] => register_value[21].DATAIN
reg_in[22] => register_value[22].DATAIN
reg_in[23] => register_value[23].DATAIN
reg_in[24] => register_value[24].DATAIN
reg_in[25] => register_value[25].DATAIN
reg_in[26] => register_value[26].DATAIN
reg_in[27] => register_value[27].DATAIN
reg_in[28] => register_value[28].DATAIN
reg_in[29] => register_value[29].DATAIN
reg_in[30] => register_value[30].DATAIN
reg_in[31] => register_value[31].DATAIN
reg_out[0] <= register_value[0].DB_MAX_OUTPUT_PORT_TYPE
reg_out[1] <= register_value[1].DB_MAX_OUTPUT_PORT_TYPE
reg_out[2] <= register_value[2].DB_MAX_OUTPUT_PORT_TYPE
reg_out[3] <= register_value[3].DB_MAX_OUTPUT_PORT_TYPE
reg_out[4] <= register_value[4].DB_MAX_OUTPUT_PORT_TYPE
reg_out[5] <= register_value[5].DB_MAX_OUTPUT_PORT_TYPE
reg_out[6] <= register_value[6].DB_MAX_OUTPUT_PORT_TYPE
reg_out[7] <= register_value[7].DB_MAX_OUTPUT_PORT_TYPE
reg_out[8] <= register_value[8].DB_MAX_OUTPUT_PORT_TYPE
reg_out[9] <= register_value[9].DB_MAX_OUTPUT_PORT_TYPE
reg_out[10] <= register_value[10].DB_MAX_OUTPUT_PORT_TYPE
reg_out[11] <= register_value[11].DB_MAX_OUTPUT_PORT_TYPE
reg_out[12] <= register_value[12].DB_MAX_OUTPUT_PORT_TYPE
reg_out[13] <= register_value[13].DB_MAX_OUTPUT_PORT_TYPE
reg_out[14] <= register_value[14].DB_MAX_OUTPUT_PORT_TYPE
reg_out[15] <= register_value[15].DB_MAX_OUTPUT_PORT_TYPE
reg_out[16] <= register_value[16].DB_MAX_OUTPUT_PORT_TYPE
reg_out[17] <= register_value[17].DB_MAX_OUTPUT_PORT_TYPE
reg_out[18] <= register_value[18].DB_MAX_OUTPUT_PORT_TYPE
reg_out[19] <= register_value[19].DB_MAX_OUTPUT_PORT_TYPE
reg_out[20] <= register_value[20].DB_MAX_OUTPUT_PORT_TYPE
reg_out[21] <= register_value[21].DB_MAX_OUTPUT_PORT_TYPE
reg_out[22] <= register_value[22].DB_MAX_OUTPUT_PORT_TYPE
reg_out[23] <= register_value[23].DB_MAX_OUTPUT_PORT_TYPE
reg_out[24] <= register_value[24].DB_MAX_OUTPUT_PORT_TYPE
reg_out[25] <= register_value[25].DB_MAX_OUTPUT_PORT_TYPE
reg_out[26] <= register_value[26].DB_MAX_OUTPUT_PORT_TYPE
reg_out[27] <= register_value[27].DB_MAX_OUTPUT_PORT_TYPE
reg_out[28] <= register_value[28].DB_MAX_OUTPUT_PORT_TYPE
reg_out[29] <= register_value[29].DB_MAX_OUTPUT_PORT_TYPE
reg_out[30] <= register_value[30].DB_MAX_OUTPUT_PORT_TYPE
reg_out[31] <= register_value[31].DB_MAX_OUTPUT_PORT_TYPE


|fpga_riscv32_minimal|datapath:datapath_0|hazard_control_unit:FLUSH
clear => internal_flushing_output.IN1
clear => internal_flushing_output.OUTPUTSELECT
clock => process_0.IN0
clock => process_0.IN0
clock => process_0.IN0
clock => process_0.IN0
flushing_control => process_0.IN1
flushing_control => process_0.IN1
flushing_control => process_0.IN1
flushing_control => process_0.IN1
flushing_output <= internal_flushing_output.DB_MAX_OUTPUT_PORT_TYPE


|fpga_riscv32_minimal|datapath:datapath_0|datamem_interface:datamem_module_0
input_data[0] => memory_input_0[0].DATAB
input_data[0] => memory_input_1[0].DATAB
input_data[0] => memory_input_2[0].DATAB
input_data[0] => memory_input_3[0].DATAA
input_data[1] => memory_input_0[1].DATAB
input_data[1] => memory_input_1[1].DATAB
input_data[1] => memory_input_2[1].DATAB
input_data[1] => memory_input_3[1].DATAA
input_data[2] => memory_input_0[2].DATAB
input_data[2] => memory_input_1[2].DATAB
input_data[2] => memory_input_2[2].DATAB
input_data[2] => memory_input_3[2].DATAA
input_data[3] => memory_input_0[3].DATAB
input_data[3] => memory_input_1[3].DATAB
input_data[3] => memory_input_2[3].DATAB
input_data[3] => memory_input_3[3].DATAA
input_data[4] => memory_input_0[4].DATAB
input_data[4] => memory_input_1[4].DATAB
input_data[4] => memory_input_2[4].DATAB
input_data[4] => memory_input_3[4].DATAA
input_data[5] => memory_input_0[5].DATAB
input_data[5] => memory_input_1[5].DATAB
input_data[5] => memory_input_2[5].DATAB
input_data[5] => memory_input_3[5].DATAA
input_data[6] => memory_input_0[6].DATAB
input_data[6] => memory_input_1[6].DATAB
input_data[6] => memory_input_2[6].DATAB
input_data[6] => memory_input_3[6].DATAA
input_data[7] => memory_input_0[7].DATAB
input_data[7] => memory_input_1[7].DATAB
input_data[7] => memory_input_2[7].DATAB
input_data[7] => memory_input_3[7].DATAA
input_data[8] => memory_input_3.DATAB
input_data[8] => memory_input_1.DATAB
input_data[9] => memory_input_3.DATAB
input_data[9] => memory_input_1.DATAB
input_data[10] => memory_input_3.DATAB
input_data[10] => memory_input_1.DATAB
input_data[11] => memory_input_3.DATAB
input_data[11] => memory_input_1.DATAB
input_data[12] => memory_input_3.DATAB
input_data[12] => memory_input_1.DATAB
input_data[13] => memory_input_3.DATAB
input_data[13] => memory_input_1.DATAB
input_data[14] => memory_input_3.DATAB
input_data[14] => memory_input_1.DATAB
input_data[15] => memory_input_3.DATAB
input_data[15] => memory_input_1.DATAB
input_data[16] => memory_input_2.DATAB
input_data[17] => memory_input_2.DATAB
input_data[18] => memory_input_2.DATAB
input_data[19] => memory_input_2.DATAB
input_data[20] => memory_input_2.DATAB
input_data[21] => memory_input_2.DATAB
input_data[22] => memory_input_2.DATAB
input_data[23] => memory_input_2.DATAB
input_data[24] => memory_input_3.DATAB
input_data[25] => memory_input_3.DATAB
input_data[26] => memory_input_3.DATAB
input_data[27] => memory_input_3.DATAB
input_data[28] => memory_input_3.DATAB
input_data[29] => memory_input_3.DATAB
input_data[30] => memory_input_3.DATAB
input_data[31] => memory_input_3.DATAB
byte_address[0] => Equal0.IN1
byte_address[0] => Equal1.IN1
byte_address[0] => Equal2.IN0
byte_address[0] => Equal3.IN1
byte_address[1] => Equal0.IN0
byte_address[1] => Equal1.IN0
byte_address[1] => Equal2.IN1
byte_address[1] => Equal3.IN0
byte_address[2] => datamem:datamem_3.address[0]
byte_address[2] => datamem:datamem_2.address[0]
byte_address[2] => datamem:datamem_1.address[0]
byte_address[2] => datamem:datamem_0.address[0]
byte_address[3] => datamem:datamem_3.address[1]
byte_address[3] => datamem:datamem_2.address[1]
byte_address[3] => datamem:datamem_1.address[1]
byte_address[3] => datamem:datamem_0.address[1]
byte_address[4] => datamem:datamem_3.address[2]
byte_address[4] => datamem:datamem_2.address[2]
byte_address[4] => datamem:datamem_1.address[2]
byte_address[4] => datamem:datamem_0.address[2]
byte_address[5] => datamem:datamem_3.address[3]
byte_address[5] => datamem:datamem_2.address[3]
byte_address[5] => datamem:datamem_1.address[3]
byte_address[5] => datamem:datamem_0.address[3]
byte_address[6] => datamem:datamem_3.address[4]
byte_address[6] => datamem:datamem_2.address[4]
byte_address[6] => datamem:datamem_1.address[4]
byte_address[6] => datamem:datamem_0.address[4]
byte_address[7] => datamem:datamem_3.address[5]
byte_address[7] => datamem:datamem_2.address[5]
byte_address[7] => datamem:datamem_1.address[5]
byte_address[7] => datamem:datamem_0.address[5]
byte_address[8] => datamem:datamem_3.address[6]
byte_address[8] => datamem:datamem_2.address[6]
byte_address[8] => datamem:datamem_1.address[6]
byte_address[8] => datamem:datamem_0.address[6]
byte_address[9] => datamem:datamem_3.address[7]
byte_address[9] => datamem:datamem_2.address[7]
byte_address[9] => datamem:datamem_1.address[7]
byte_address[9] => datamem:datamem_0.address[7]
byte_address[10] => datamem:datamem_3.address[8]
byte_address[10] => datamem:datamem_2.address[8]
byte_address[10] => datamem:datamem_1.address[8]
byte_address[10] => datamem:datamem_0.address[8]
byte_address[11] => datamem:datamem_3.address[9]
byte_address[11] => datamem:datamem_2.address[9]
byte_address[11] => datamem:datamem_1.address[9]
byte_address[11] => datamem:datamem_0.address[9]
byte_address[12] => datamem:datamem_3.address[10]
byte_address[12] => datamem:datamem_2.address[10]
byte_address[12] => datamem:datamem_1.address[10]
byte_address[12] => datamem:datamem_0.address[10]
byte_address[13] => datamem:datamem_3.address[11]
byte_address[13] => datamem:datamem_2.address[11]
byte_address[13] => datamem:datamem_1.address[11]
byte_address[13] => datamem:datamem_0.address[11]
byte_address[14] => datamem:datamem_3.address[12]
byte_address[14] => datamem:datamem_2.address[12]
byte_address[14] => datamem:datamem_1.address[12]
byte_address[14] => datamem:datamem_0.address[12]
byte_address[15] => datamem:datamem_3.address[13]
byte_address[15] => datamem:datamem_2.address[13]
byte_address[15] => datamem:datamem_1.address[13]
byte_address[15] => datamem:datamem_0.address[13]
byte_address[16] => datamem:datamem_3.address[14]
byte_address[16] => datamem:datamem_2.address[14]
byte_address[16] => datamem:datamem_1.address[14]
byte_address[16] => datamem:datamem_0.address[14]
byte_address[17] => datamem:datamem_3.address[15]
byte_address[17] => datamem:datamem_2.address[15]
byte_address[17] => datamem:datamem_1.address[15]
byte_address[17] => datamem:datamem_0.address[15]
byte_address[18] => ~NO_FANOUT~
byte_address[19] => ~NO_FANOUT~
byte_address[20] => ~NO_FANOUT~
byte_address[21] => ~NO_FANOUT~
byte_address[22] => ~NO_FANOUT~
byte_address[23] => ~NO_FANOUT~
byte_address[24] => ~NO_FANOUT~
byte_address[25] => ~NO_FANOUT~
byte_address[26] => ~NO_FANOUT~
byte_address[27] => ~NO_FANOUT~
byte_address[28] => ~NO_FANOUT~
byte_address[29] => ~NO_FANOUT~
byte_address[30] => ~NO_FANOUT~
byte_address[31] => ~NO_FANOUT~
data_format[0] => Mux2.IN10
data_format[0] => Mux1.IN10
data_format[0] => Mux0.IN10
data_format[0] => Mux7.IN10
data_format[0] => Mux8.IN10
data_format[0] => Mux9.IN10
data_format[0] => Mux10.IN10
data_format[0] => Mux11.IN10
data_format[0] => Mux12.IN10
data_format[0] => Mux13.IN10
data_format[0] => Mux14.IN10
data_format[0] => Mux15.IN10
data_format[0] => Mux16.IN10
data_format[0] => Mux17.IN10
data_format[0] => Mux18.IN10
data_format[0] => Mux19.IN10
data_format[0] => Mux20.IN10
data_format[0] => Mux21.IN10
data_format[0] => Mux22.IN10
data_format[0] => Mux23.IN10
data_format[0] => Mux24.IN10
data_format[0] => Mux25.IN10
data_format[0] => Mux26.IN10
data_format[0] => Mux27.IN10
data_format[0] => Mux28.IN10
data_format[0] => Mux29.IN10
data_format[0] => Mux30.IN10
data_format[0] => Mux31.IN10
data_format[0] => Mux32.IN10
data_format[0] => Mux33.IN10
data_format[0] => Mux34.IN10
data_format[0] => Mux35.IN10
data_format[0] => Mux36.IN10
data_format[0] => Mux37.IN10
data_format[0] => Mux38.IN10
data_format[0] => Mux39.IN10
data_format[0] => Mux40.IN10
data_format[0] => Mux41.IN10
data_format[0] => Mux42.IN10
data_format[0] => Mux43.IN10
data_format[0] => Mux44.IN10
data_format[0] => Mux45.IN10
data_format[0] => Mux46.IN10
data_format[0] => Mux47.IN10
data_format[0] => Mux48.IN10
data_format[0] => Mux49.IN10
data_format[0] => Mux50.IN10
data_format[0] => Mux51.IN10
data_format[0] => Mux52.IN10
data_format[0] => Mux53.IN10
data_format[0] => Mux54.IN10
data_format[0] => Mux55.IN10
data_format[0] => Mux56.IN10
data_format[0] => Mux57.IN10
data_format[0] => Mux58.IN10
data_format[0] => Mux59.IN10
data_format[0] => Mux60.IN10
data_format[0] => Mux61.IN10
data_format[0] => Mux62.IN10
data_format[0] => Mux63.IN10
data_format[0] => Mux64.IN10
data_format[0] => Mux65.IN10
data_format[0] => Mux66.IN10
data_format[0] => Mux67.IN10
data_format[0] => Mux68.IN10
data_format[0] => Mux69.IN10
data_format[0] => Mux6.IN10
data_format[0] => Mux5.IN10
data_format[0] => Mux4.IN10
data_format[0] => Mux3.IN10
data_format[1] => Mux2.IN9
data_format[1] => Mux1.IN9
data_format[1] => Mux0.IN9
data_format[1] => Mux7.IN9
data_format[1] => Mux8.IN9
data_format[1] => Mux9.IN9
data_format[1] => Mux10.IN9
data_format[1] => Mux11.IN9
data_format[1] => Mux12.IN9
data_format[1] => Mux13.IN9
data_format[1] => Mux14.IN9
data_format[1] => Mux15.IN9
data_format[1] => Mux16.IN9
data_format[1] => Mux17.IN9
data_format[1] => Mux18.IN9
data_format[1] => Mux19.IN9
data_format[1] => Mux20.IN9
data_format[1] => Mux21.IN9
data_format[1] => Mux22.IN9
data_format[1] => Mux23.IN9
data_format[1] => Mux24.IN9
data_format[1] => Mux25.IN9
data_format[1] => Mux26.IN9
data_format[1] => Mux27.IN9
data_format[1] => Mux28.IN9
data_format[1] => Mux29.IN9
data_format[1] => Mux30.IN9
data_format[1] => Mux31.IN9
data_format[1] => Mux32.IN9
data_format[1] => Mux33.IN9
data_format[1] => Mux34.IN9
data_format[1] => Mux35.IN9
data_format[1] => Mux36.IN9
data_format[1] => Mux37.IN9
data_format[1] => Mux38.IN9
data_format[1] => Mux39.IN9
data_format[1] => Mux40.IN9
data_format[1] => Mux41.IN9
data_format[1] => Mux42.IN9
data_format[1] => Mux43.IN9
data_format[1] => Mux44.IN9
data_format[1] => Mux45.IN9
data_format[1] => Mux46.IN9
data_format[1] => Mux47.IN9
data_format[1] => Mux48.IN9
data_format[1] => Mux49.IN9
data_format[1] => Mux50.IN9
data_format[1] => Mux51.IN9
data_format[1] => Mux52.IN9
data_format[1] => Mux53.IN9
data_format[1] => Mux54.IN9
data_format[1] => Mux55.IN9
data_format[1] => Mux56.IN9
data_format[1] => Mux57.IN9
data_format[1] => Mux58.IN9
data_format[1] => Mux59.IN9
data_format[1] => Mux60.IN9
data_format[1] => Mux61.IN9
data_format[1] => Mux62.IN9
data_format[1] => Mux63.IN9
data_format[1] => Mux64.IN9
data_format[1] => Mux65.IN9
data_format[1] => Mux66.IN9
data_format[1] => Mux67.IN9
data_format[1] => Mux68.IN9
data_format[1] => Mux69.IN9
data_format[1] => Mux6.IN9
data_format[1] => Mux5.IN9
data_format[1] => Mux4.IN9
data_format[1] => Mux3.IN9
data_format[2] => Mux2.IN8
data_format[2] => Mux1.IN8
data_format[2] => Mux0.IN8
data_format[2] => Mux7.IN8
data_format[2] => Mux8.IN8
data_format[2] => Mux9.IN8
data_format[2] => Mux10.IN8
data_format[2] => Mux11.IN8
data_format[2] => Mux12.IN8
data_format[2] => Mux13.IN8
data_format[2] => Mux14.IN8
data_format[2] => Mux15.IN8
data_format[2] => Mux16.IN8
data_format[2] => Mux17.IN8
data_format[2] => Mux18.IN8
data_format[2] => Mux19.IN8
data_format[2] => Mux20.IN8
data_format[2] => Mux21.IN8
data_format[2] => Mux22.IN8
data_format[2] => Mux23.IN8
data_format[2] => Mux24.IN8
data_format[2] => Mux25.IN8
data_format[2] => Mux26.IN8
data_format[2] => Mux27.IN8
data_format[2] => Mux28.IN8
data_format[2] => Mux29.IN8
data_format[2] => Mux30.IN8
data_format[2] => Mux31.IN8
data_format[2] => Mux32.IN8
data_format[2] => Mux33.IN8
data_format[2] => Mux34.IN8
data_format[2] => Mux35.IN8
data_format[2] => Mux36.IN8
data_format[2] => Mux37.IN8
data_format[2] => Mux38.IN8
data_format[2] => Mux39.IN8
data_format[2] => Mux40.IN8
data_format[2] => Mux41.IN8
data_format[2] => Mux42.IN8
data_format[2] => Mux43.IN8
data_format[2] => Mux44.IN8
data_format[2] => Mux45.IN8
data_format[2] => Mux46.IN8
data_format[2] => Mux47.IN8
data_format[2] => Mux48.IN8
data_format[2] => Mux49.IN8
data_format[2] => Mux50.IN8
data_format[2] => Mux51.IN8
data_format[2] => Mux52.IN8
data_format[2] => Mux53.IN8
data_format[2] => Mux54.IN8
data_format[2] => Mux55.IN8
data_format[2] => Mux56.IN8
data_format[2] => Mux57.IN8
data_format[2] => Mux58.IN8
data_format[2] => Mux59.IN8
data_format[2] => Mux60.IN8
data_format[2] => Mux61.IN8
data_format[2] => Mux62.IN8
data_format[2] => Mux63.IN8
data_format[2] => Mux64.IN8
data_format[2] => Mux65.IN8
data_format[2] => Mux66.IN8
data_format[2] => Mux67.IN8
data_format[2] => Mux68.IN8
data_format[2] => Mux69.IN8
data_format[2] => Mux6.IN8
data_format[2] => Mux5.IN8
data_format[2] => Mux4.IN8
data_format[2] => Mux3.IN8
clock => datamem:datamem_3.clock
clock => datamem:datamem_2.clock
clock => datamem:datamem_1.clock
clock => datamem:datamem_0.clock
load => memory_input_0[0].IN1
load => output_data[31].IN1
load => internal_load[0].ACLR
load => internal_load[1].ACLR
load => internal_load[2].ACLR
load => internal_load[3].ACLR
clear => ~NO_FANOUT~
output_data[0] <= output_data[0]$latch.DB_MAX_OUTPUT_PORT_TYPE
output_data[1] <= output_data[1]$latch.DB_MAX_OUTPUT_PORT_TYPE
output_data[2] <= output_data[2]$latch.DB_MAX_OUTPUT_PORT_TYPE
output_data[3] <= output_data[3]$latch.DB_MAX_OUTPUT_PORT_TYPE
output_data[4] <= output_data[4]$latch.DB_MAX_OUTPUT_PORT_TYPE
output_data[5] <= output_data[5]$latch.DB_MAX_OUTPUT_PORT_TYPE
output_data[6] <= output_data[6]$latch.DB_MAX_OUTPUT_PORT_TYPE
output_data[7] <= output_data[7]$latch.DB_MAX_OUTPUT_PORT_TYPE
output_data[8] <= output_data[8]$latch.DB_MAX_OUTPUT_PORT_TYPE
output_data[9] <= output_data[9]$latch.DB_MAX_OUTPUT_PORT_TYPE
output_data[10] <= output_data[10]$latch.DB_MAX_OUTPUT_PORT_TYPE
output_data[11] <= output_data[11]$latch.DB_MAX_OUTPUT_PORT_TYPE
output_data[12] <= output_data[12]$latch.DB_MAX_OUTPUT_PORT_TYPE
output_data[13] <= output_data[13]$latch.DB_MAX_OUTPUT_PORT_TYPE
output_data[14] <= output_data[14]$latch.DB_MAX_OUTPUT_PORT_TYPE
output_data[15] <= output_data[15]$latch.DB_MAX_OUTPUT_PORT_TYPE
output_data[16] <= output_data[16]$latch.DB_MAX_OUTPUT_PORT_TYPE
output_data[17] <= output_data[17]$latch.DB_MAX_OUTPUT_PORT_TYPE
output_data[18] <= output_data[18]$latch.DB_MAX_OUTPUT_PORT_TYPE
output_data[19] <= output_data[19]$latch.DB_MAX_OUTPUT_PORT_TYPE
output_data[20] <= output_data[20]$latch.DB_MAX_OUTPUT_PORT_TYPE
output_data[21] <= output_data[21]$latch.DB_MAX_OUTPUT_PORT_TYPE
output_data[22] <= output_data[22]$latch.DB_MAX_OUTPUT_PORT_TYPE
output_data[23] <= output_data[23]$latch.DB_MAX_OUTPUT_PORT_TYPE
output_data[24] <= output_data[24]$latch.DB_MAX_OUTPUT_PORT_TYPE
output_data[25] <= output_data[25]$latch.DB_MAX_OUTPUT_PORT_TYPE
output_data[26] <= output_data[26]$latch.DB_MAX_OUTPUT_PORT_TYPE
output_data[27] <= output_data[27]$latch.DB_MAX_OUTPUT_PORT_TYPE
output_data[28] <= output_data[28]$latch.DB_MAX_OUTPUT_PORT_TYPE
output_data[29] <= output_data[29]$latch.DB_MAX_OUTPUT_PORT_TYPE
output_data[30] <= output_data[30]$latch.DB_MAX_OUTPUT_PORT_TYPE
output_data[31] <= output_data[31]$latch.DB_MAX_OUTPUT_PORT_TYPE


|fpga_riscv32_minimal|datapath:datapath_0|datamem_interface:datamem_module_0|datamem:datamem_3
clock => RAM~22.CLK
clock => RAM~0.CLK
clock => RAM~1.CLK
clock => RAM~2.CLK
clock => RAM~3.CLK
clock => RAM~4.CLK
clock => RAM~5.CLK
clock => RAM~6.CLK
clock => RAM~7.CLK
clock => RAM~8.CLK
clock => RAM~9.CLK
clock => RAM~10.CLK
clock => RAM~11.CLK
clock => RAM~12.CLK
clock => RAM~13.CLK
clock => RAM~14.CLK
clock => RAM~15.CLK
clock => RAM~16.CLK
clock => RAM~17.CLK
clock => RAM~18.CLK
clock => RAM~19.CLK
clock => RAM~20.CLK
clock => RAM~21.CLK
clock => RAM.CLK0
write_enable => RAM~22.DATAIN
write_enable => RAM.WE
address[0] => RAM~13.DATAIN
address[0] => RAM.WADDR
address[0] => RAM.RADDR
address[1] => RAM~12.DATAIN
address[1] => RAM.WADDR1
address[1] => RAM.RADDR1
address[2] => RAM~11.DATAIN
address[2] => RAM.WADDR2
address[2] => RAM.RADDR2
address[3] => RAM~10.DATAIN
address[3] => RAM.WADDR3
address[3] => RAM.RADDR3
address[4] => RAM~9.DATAIN
address[4] => RAM.WADDR4
address[4] => RAM.RADDR4
address[5] => RAM~8.DATAIN
address[5] => RAM.WADDR5
address[5] => RAM.RADDR5
address[6] => RAM~7.DATAIN
address[6] => RAM.WADDR6
address[6] => RAM.RADDR6
address[7] => RAM~6.DATAIN
address[7] => RAM.WADDR7
address[7] => RAM.RADDR7
address[8] => RAM~5.DATAIN
address[8] => RAM.WADDR8
address[8] => RAM.RADDR8
address[9] => RAM~4.DATAIN
address[9] => RAM.WADDR9
address[9] => RAM.RADDR9
address[10] => RAM~3.DATAIN
address[10] => RAM.WADDR10
address[10] => RAM.RADDR10
address[11] => RAM~2.DATAIN
address[11] => RAM.WADDR11
address[11] => RAM.RADDR11
address[12] => RAM~1.DATAIN
address[12] => RAM.WADDR12
address[12] => RAM.RADDR12
address[13] => RAM~0.DATAIN
address[13] => RAM.WADDR13
address[13] => RAM.RADDR13
address[14] => ~NO_FANOUT~
address[15] => ~NO_FANOUT~
input_data[0] => RAM~21.DATAIN
input_data[0] => RAM.DATAIN
input_data[1] => RAM~20.DATAIN
input_data[1] => RAM.DATAIN1
input_data[2] => RAM~19.DATAIN
input_data[2] => RAM.DATAIN2
input_data[3] => RAM~18.DATAIN
input_data[3] => RAM.DATAIN3
input_data[4] => RAM~17.DATAIN
input_data[4] => RAM.DATAIN4
input_data[5] => RAM~16.DATAIN
input_data[5] => RAM.DATAIN5
input_data[6] => RAM~15.DATAIN
input_data[6] => RAM.DATAIN6
input_data[7] => RAM~14.DATAIN
input_data[7] => RAM.DATAIN7
output_data[0] <= RAM.DATAOUT
output_data[1] <= RAM.DATAOUT1
output_data[2] <= RAM.DATAOUT2
output_data[3] <= RAM.DATAOUT3
output_data[4] <= RAM.DATAOUT4
output_data[5] <= RAM.DATAOUT5
output_data[6] <= RAM.DATAOUT6
output_data[7] <= RAM.DATAOUT7


|fpga_riscv32_minimal|datapath:datapath_0|datamem_interface:datamem_module_0|datamem:datamem_2
clock => RAM~22.CLK
clock => RAM~0.CLK
clock => RAM~1.CLK
clock => RAM~2.CLK
clock => RAM~3.CLK
clock => RAM~4.CLK
clock => RAM~5.CLK
clock => RAM~6.CLK
clock => RAM~7.CLK
clock => RAM~8.CLK
clock => RAM~9.CLK
clock => RAM~10.CLK
clock => RAM~11.CLK
clock => RAM~12.CLK
clock => RAM~13.CLK
clock => RAM~14.CLK
clock => RAM~15.CLK
clock => RAM~16.CLK
clock => RAM~17.CLK
clock => RAM~18.CLK
clock => RAM~19.CLK
clock => RAM~20.CLK
clock => RAM~21.CLK
clock => RAM.CLK0
write_enable => RAM~22.DATAIN
write_enable => RAM.WE
address[0] => RAM~13.DATAIN
address[0] => RAM.WADDR
address[0] => RAM.RADDR
address[1] => RAM~12.DATAIN
address[1] => RAM.WADDR1
address[1] => RAM.RADDR1
address[2] => RAM~11.DATAIN
address[2] => RAM.WADDR2
address[2] => RAM.RADDR2
address[3] => RAM~10.DATAIN
address[3] => RAM.WADDR3
address[3] => RAM.RADDR3
address[4] => RAM~9.DATAIN
address[4] => RAM.WADDR4
address[4] => RAM.RADDR4
address[5] => RAM~8.DATAIN
address[5] => RAM.WADDR5
address[5] => RAM.RADDR5
address[6] => RAM~7.DATAIN
address[6] => RAM.WADDR6
address[6] => RAM.RADDR6
address[7] => RAM~6.DATAIN
address[7] => RAM.WADDR7
address[7] => RAM.RADDR7
address[8] => RAM~5.DATAIN
address[8] => RAM.WADDR8
address[8] => RAM.RADDR8
address[9] => RAM~4.DATAIN
address[9] => RAM.WADDR9
address[9] => RAM.RADDR9
address[10] => RAM~3.DATAIN
address[10] => RAM.WADDR10
address[10] => RAM.RADDR10
address[11] => RAM~2.DATAIN
address[11] => RAM.WADDR11
address[11] => RAM.RADDR11
address[12] => RAM~1.DATAIN
address[12] => RAM.WADDR12
address[12] => RAM.RADDR12
address[13] => RAM~0.DATAIN
address[13] => RAM.WADDR13
address[13] => RAM.RADDR13
address[14] => ~NO_FANOUT~
address[15] => ~NO_FANOUT~
input_data[0] => RAM~21.DATAIN
input_data[0] => RAM.DATAIN
input_data[1] => RAM~20.DATAIN
input_data[1] => RAM.DATAIN1
input_data[2] => RAM~19.DATAIN
input_data[2] => RAM.DATAIN2
input_data[3] => RAM~18.DATAIN
input_data[3] => RAM.DATAIN3
input_data[4] => RAM~17.DATAIN
input_data[4] => RAM.DATAIN4
input_data[5] => RAM~16.DATAIN
input_data[5] => RAM.DATAIN5
input_data[6] => RAM~15.DATAIN
input_data[6] => RAM.DATAIN6
input_data[7] => RAM~14.DATAIN
input_data[7] => RAM.DATAIN7
output_data[0] <= RAM.DATAOUT
output_data[1] <= RAM.DATAOUT1
output_data[2] <= RAM.DATAOUT2
output_data[3] <= RAM.DATAOUT3
output_data[4] <= RAM.DATAOUT4
output_data[5] <= RAM.DATAOUT5
output_data[6] <= RAM.DATAOUT6
output_data[7] <= RAM.DATAOUT7


|fpga_riscv32_minimal|datapath:datapath_0|datamem_interface:datamem_module_0|datamem:datamem_1
clock => RAM~22.CLK
clock => RAM~0.CLK
clock => RAM~1.CLK
clock => RAM~2.CLK
clock => RAM~3.CLK
clock => RAM~4.CLK
clock => RAM~5.CLK
clock => RAM~6.CLK
clock => RAM~7.CLK
clock => RAM~8.CLK
clock => RAM~9.CLK
clock => RAM~10.CLK
clock => RAM~11.CLK
clock => RAM~12.CLK
clock => RAM~13.CLK
clock => RAM~14.CLK
clock => RAM~15.CLK
clock => RAM~16.CLK
clock => RAM~17.CLK
clock => RAM~18.CLK
clock => RAM~19.CLK
clock => RAM~20.CLK
clock => RAM~21.CLK
clock => RAM.CLK0
write_enable => RAM~22.DATAIN
write_enable => RAM.WE
address[0] => RAM~13.DATAIN
address[0] => RAM.WADDR
address[0] => RAM.RADDR
address[1] => RAM~12.DATAIN
address[1] => RAM.WADDR1
address[1] => RAM.RADDR1
address[2] => RAM~11.DATAIN
address[2] => RAM.WADDR2
address[2] => RAM.RADDR2
address[3] => RAM~10.DATAIN
address[3] => RAM.WADDR3
address[3] => RAM.RADDR3
address[4] => RAM~9.DATAIN
address[4] => RAM.WADDR4
address[4] => RAM.RADDR4
address[5] => RAM~8.DATAIN
address[5] => RAM.WADDR5
address[5] => RAM.RADDR5
address[6] => RAM~7.DATAIN
address[6] => RAM.WADDR6
address[6] => RAM.RADDR6
address[7] => RAM~6.DATAIN
address[7] => RAM.WADDR7
address[7] => RAM.RADDR7
address[8] => RAM~5.DATAIN
address[8] => RAM.WADDR8
address[8] => RAM.RADDR8
address[9] => RAM~4.DATAIN
address[9] => RAM.WADDR9
address[9] => RAM.RADDR9
address[10] => RAM~3.DATAIN
address[10] => RAM.WADDR10
address[10] => RAM.RADDR10
address[11] => RAM~2.DATAIN
address[11] => RAM.WADDR11
address[11] => RAM.RADDR11
address[12] => RAM~1.DATAIN
address[12] => RAM.WADDR12
address[12] => RAM.RADDR12
address[13] => RAM~0.DATAIN
address[13] => RAM.WADDR13
address[13] => RAM.RADDR13
address[14] => ~NO_FANOUT~
address[15] => ~NO_FANOUT~
input_data[0] => RAM~21.DATAIN
input_data[0] => RAM.DATAIN
input_data[1] => RAM~20.DATAIN
input_data[1] => RAM.DATAIN1
input_data[2] => RAM~19.DATAIN
input_data[2] => RAM.DATAIN2
input_data[3] => RAM~18.DATAIN
input_data[3] => RAM.DATAIN3
input_data[4] => RAM~17.DATAIN
input_data[4] => RAM.DATAIN4
input_data[5] => RAM~16.DATAIN
input_data[5] => RAM.DATAIN5
input_data[6] => RAM~15.DATAIN
input_data[6] => RAM.DATAIN6
input_data[7] => RAM~14.DATAIN
input_data[7] => RAM.DATAIN7
output_data[0] <= RAM.DATAOUT
output_data[1] <= RAM.DATAOUT1
output_data[2] <= RAM.DATAOUT2
output_data[3] <= RAM.DATAOUT3
output_data[4] <= RAM.DATAOUT4
output_data[5] <= RAM.DATAOUT5
output_data[6] <= RAM.DATAOUT6
output_data[7] <= RAM.DATAOUT7


|fpga_riscv32_minimal|datapath:datapath_0|datamem_interface:datamem_module_0|datamem:datamem_0
clock => RAM~22.CLK
clock => RAM~0.CLK
clock => RAM~1.CLK
clock => RAM~2.CLK
clock => RAM~3.CLK
clock => RAM~4.CLK
clock => RAM~5.CLK
clock => RAM~6.CLK
clock => RAM~7.CLK
clock => RAM~8.CLK
clock => RAM~9.CLK
clock => RAM~10.CLK
clock => RAM~11.CLK
clock => RAM~12.CLK
clock => RAM~13.CLK
clock => RAM~14.CLK
clock => RAM~15.CLK
clock => RAM~16.CLK
clock => RAM~17.CLK
clock => RAM~18.CLK
clock => RAM~19.CLK
clock => RAM~20.CLK
clock => RAM~21.CLK
clock => RAM.CLK0
write_enable => RAM~22.DATAIN
write_enable => RAM.WE
address[0] => RAM~13.DATAIN
address[0] => RAM.WADDR
address[0] => RAM.RADDR
address[1] => RAM~12.DATAIN
address[1] => RAM.WADDR1
address[1] => RAM.RADDR1
address[2] => RAM~11.DATAIN
address[2] => RAM.WADDR2
address[2] => RAM.RADDR2
address[3] => RAM~10.DATAIN
address[3] => RAM.WADDR3
address[3] => RAM.RADDR3
address[4] => RAM~9.DATAIN
address[4] => RAM.WADDR4
address[4] => RAM.RADDR4
address[5] => RAM~8.DATAIN
address[5] => RAM.WADDR5
address[5] => RAM.RADDR5
address[6] => RAM~7.DATAIN
address[6] => RAM.WADDR6
address[6] => RAM.RADDR6
address[7] => RAM~6.DATAIN
address[7] => RAM.WADDR7
address[7] => RAM.RADDR7
address[8] => RAM~5.DATAIN
address[8] => RAM.WADDR8
address[8] => RAM.RADDR8
address[9] => RAM~4.DATAIN
address[9] => RAM.WADDR9
address[9] => RAM.RADDR9
address[10] => RAM~3.DATAIN
address[10] => RAM.WADDR10
address[10] => RAM.RADDR10
address[11] => RAM~2.DATAIN
address[11] => RAM.WADDR11
address[11] => RAM.RADDR11
address[12] => RAM~1.DATAIN
address[12] => RAM.WADDR12
address[12] => RAM.RADDR12
address[13] => RAM~0.DATAIN
address[13] => RAM.WADDR13
address[13] => RAM.RADDR13
address[14] => ~NO_FANOUT~
address[15] => ~NO_FANOUT~
input_data[0] => RAM~21.DATAIN
input_data[0] => RAM.DATAIN
input_data[1] => RAM~20.DATAIN
input_data[1] => RAM.DATAIN1
input_data[2] => RAM~19.DATAIN
input_data[2] => RAM.DATAIN2
input_data[3] => RAM~18.DATAIN
input_data[3] => RAM.DATAIN3
input_data[4] => RAM~17.DATAIN
input_data[4] => RAM.DATAIN4
input_data[5] => RAM~16.DATAIN
input_data[5] => RAM.DATAIN5
input_data[6] => RAM~15.DATAIN
input_data[6] => RAM.DATAIN6
input_data[7] => RAM~14.DATAIN
input_data[7] => RAM.DATAIN7
output_data[0] <= RAM.DATAOUT
output_data[1] <= RAM.DATAOUT1
output_data[2] <= RAM.DATAOUT2
output_data[3] <= RAM.DATAOUT3
output_data[4] <= RAM.DATAOUT4
output_data[5] <= RAM.DATAOUT5
output_data[6] <= RAM.DATAOUT6
output_data[7] <= RAM.DATAOUT7


|fpga_riscv32_minimal|datapath:datapath_0|memwb_pipeline:MEM_WB_PLR
clock => register2b:mux0_sel_reg.clock
clock => register1b:reg_file_write_reg.clock
clock => register5b:reg_file_write_address_reg.clock
clock => register32b:ALU_output_reg.clock
clock => register32b:datamem_output_reg.clock
clock => register32b:instruction_address_reg.clock
clear => register2b:mux0_sel_reg.clear
clear => register1b:reg_file_write_reg.clear
clear => register5b:reg_file_write_address_reg.clear
clear => register32b:ALU_output_reg.clear
clear => register32b:datamem_output_reg.clear
clear => register32b:instruction_address_reg.clear
mux0_sel_in[0] => register2b:mux0_sel_reg.reg_in[0]
mux0_sel_in[1] => register2b:mux0_sel_reg.reg_in[1]
reg_file_write_in => register1b:reg_file_write_reg.reg_in
reg_file_write_address_in[0] => register5b:reg_file_write_address_reg.reg_in[0]
reg_file_write_address_in[1] => register5b:reg_file_write_address_reg.reg_in[1]
reg_file_write_address_in[2] => register5b:reg_file_write_address_reg.reg_in[2]
reg_file_write_address_in[3] => register5b:reg_file_write_address_reg.reg_in[3]
reg_file_write_address_in[4] => register5b:reg_file_write_address_reg.reg_in[4]
ALU_output_in[0] => register32b:ALU_output_reg.reg_in[0]
ALU_output_in[1] => register32b:ALU_output_reg.reg_in[1]
ALU_output_in[2] => register32b:ALU_output_reg.reg_in[2]
ALU_output_in[3] => register32b:ALU_output_reg.reg_in[3]
ALU_output_in[4] => register32b:ALU_output_reg.reg_in[4]
ALU_output_in[5] => register32b:ALU_output_reg.reg_in[5]
ALU_output_in[6] => register32b:ALU_output_reg.reg_in[6]
ALU_output_in[7] => register32b:ALU_output_reg.reg_in[7]
ALU_output_in[8] => register32b:ALU_output_reg.reg_in[8]
ALU_output_in[9] => register32b:ALU_output_reg.reg_in[9]
ALU_output_in[10] => register32b:ALU_output_reg.reg_in[10]
ALU_output_in[11] => register32b:ALU_output_reg.reg_in[11]
ALU_output_in[12] => register32b:ALU_output_reg.reg_in[12]
ALU_output_in[13] => register32b:ALU_output_reg.reg_in[13]
ALU_output_in[14] => register32b:ALU_output_reg.reg_in[14]
ALU_output_in[15] => register32b:ALU_output_reg.reg_in[15]
ALU_output_in[16] => register32b:ALU_output_reg.reg_in[16]
ALU_output_in[17] => register32b:ALU_output_reg.reg_in[17]
ALU_output_in[18] => register32b:ALU_output_reg.reg_in[18]
ALU_output_in[19] => register32b:ALU_output_reg.reg_in[19]
ALU_output_in[20] => register32b:ALU_output_reg.reg_in[20]
ALU_output_in[21] => register32b:ALU_output_reg.reg_in[21]
ALU_output_in[22] => register32b:ALU_output_reg.reg_in[22]
ALU_output_in[23] => register32b:ALU_output_reg.reg_in[23]
ALU_output_in[24] => register32b:ALU_output_reg.reg_in[24]
ALU_output_in[25] => register32b:ALU_output_reg.reg_in[25]
ALU_output_in[26] => register32b:ALU_output_reg.reg_in[26]
ALU_output_in[27] => register32b:ALU_output_reg.reg_in[27]
ALU_output_in[28] => register32b:ALU_output_reg.reg_in[28]
ALU_output_in[29] => register32b:ALU_output_reg.reg_in[29]
ALU_output_in[30] => register32b:ALU_output_reg.reg_in[30]
ALU_output_in[31] => register32b:ALU_output_reg.reg_in[31]
datamem_output_in[0] => register32b:datamem_output_reg.reg_in[0]
datamem_output_in[1] => register32b:datamem_output_reg.reg_in[1]
datamem_output_in[2] => register32b:datamem_output_reg.reg_in[2]
datamem_output_in[3] => register32b:datamem_output_reg.reg_in[3]
datamem_output_in[4] => register32b:datamem_output_reg.reg_in[4]
datamem_output_in[5] => register32b:datamem_output_reg.reg_in[5]
datamem_output_in[6] => register32b:datamem_output_reg.reg_in[6]
datamem_output_in[7] => register32b:datamem_output_reg.reg_in[7]
datamem_output_in[8] => register32b:datamem_output_reg.reg_in[8]
datamem_output_in[9] => register32b:datamem_output_reg.reg_in[9]
datamem_output_in[10] => register32b:datamem_output_reg.reg_in[10]
datamem_output_in[11] => register32b:datamem_output_reg.reg_in[11]
datamem_output_in[12] => register32b:datamem_output_reg.reg_in[12]
datamem_output_in[13] => register32b:datamem_output_reg.reg_in[13]
datamem_output_in[14] => register32b:datamem_output_reg.reg_in[14]
datamem_output_in[15] => register32b:datamem_output_reg.reg_in[15]
datamem_output_in[16] => register32b:datamem_output_reg.reg_in[16]
datamem_output_in[17] => register32b:datamem_output_reg.reg_in[17]
datamem_output_in[18] => register32b:datamem_output_reg.reg_in[18]
datamem_output_in[19] => register32b:datamem_output_reg.reg_in[19]
datamem_output_in[20] => register32b:datamem_output_reg.reg_in[20]
datamem_output_in[21] => register32b:datamem_output_reg.reg_in[21]
datamem_output_in[22] => register32b:datamem_output_reg.reg_in[22]
datamem_output_in[23] => register32b:datamem_output_reg.reg_in[23]
datamem_output_in[24] => register32b:datamem_output_reg.reg_in[24]
datamem_output_in[25] => register32b:datamem_output_reg.reg_in[25]
datamem_output_in[26] => register32b:datamem_output_reg.reg_in[26]
datamem_output_in[27] => register32b:datamem_output_reg.reg_in[27]
datamem_output_in[28] => register32b:datamem_output_reg.reg_in[28]
datamem_output_in[29] => register32b:datamem_output_reg.reg_in[29]
datamem_output_in[30] => register32b:datamem_output_reg.reg_in[30]
datamem_output_in[31] => register32b:datamem_output_reg.reg_in[31]
instruction_address_in[0] => register32b:instruction_address_reg.reg_in[0]
instruction_address_in[1] => register32b:instruction_address_reg.reg_in[1]
instruction_address_in[2] => register32b:instruction_address_reg.reg_in[2]
instruction_address_in[3] => register32b:instruction_address_reg.reg_in[3]
instruction_address_in[4] => register32b:instruction_address_reg.reg_in[4]
instruction_address_in[5] => register32b:instruction_address_reg.reg_in[5]
instruction_address_in[6] => register32b:instruction_address_reg.reg_in[6]
instruction_address_in[7] => register32b:instruction_address_reg.reg_in[7]
instruction_address_in[8] => register32b:instruction_address_reg.reg_in[8]
instruction_address_in[9] => register32b:instruction_address_reg.reg_in[9]
instruction_address_in[10] => register32b:instruction_address_reg.reg_in[10]
instruction_address_in[11] => register32b:instruction_address_reg.reg_in[11]
instruction_address_in[12] => register32b:instruction_address_reg.reg_in[12]
instruction_address_in[13] => register32b:instruction_address_reg.reg_in[13]
instruction_address_in[14] => register32b:instruction_address_reg.reg_in[14]
instruction_address_in[15] => register32b:instruction_address_reg.reg_in[15]
instruction_address_in[16] => register32b:instruction_address_reg.reg_in[16]
instruction_address_in[17] => register32b:instruction_address_reg.reg_in[17]
instruction_address_in[18] => register32b:instruction_address_reg.reg_in[18]
instruction_address_in[19] => register32b:instruction_address_reg.reg_in[19]
instruction_address_in[20] => register32b:instruction_address_reg.reg_in[20]
instruction_address_in[21] => register32b:instruction_address_reg.reg_in[21]
instruction_address_in[22] => register32b:instruction_address_reg.reg_in[22]
instruction_address_in[23] => register32b:instruction_address_reg.reg_in[23]
instruction_address_in[24] => register32b:instruction_address_reg.reg_in[24]
instruction_address_in[25] => register32b:instruction_address_reg.reg_in[25]
instruction_address_in[26] => register32b:instruction_address_reg.reg_in[26]
instruction_address_in[27] => register32b:instruction_address_reg.reg_in[27]
instruction_address_in[28] => register32b:instruction_address_reg.reg_in[28]
instruction_address_in[29] => register32b:instruction_address_reg.reg_in[29]
instruction_address_in[30] => register32b:instruction_address_reg.reg_in[30]
instruction_address_in[31] => register32b:instruction_address_reg.reg_in[31]
mux0_sel_out[0] <= register2b:mux0_sel_reg.reg_out[0]
mux0_sel_out[1] <= register2b:mux0_sel_reg.reg_out[1]
reg_file_write_out <= register1b:reg_file_write_reg.reg_out
reg_file_write_address_out[0] <= register5b:reg_file_write_address_reg.reg_out[0]
reg_file_write_address_out[1] <= register5b:reg_file_write_address_reg.reg_out[1]
reg_file_write_address_out[2] <= register5b:reg_file_write_address_reg.reg_out[2]
reg_file_write_address_out[3] <= register5b:reg_file_write_address_reg.reg_out[3]
reg_file_write_address_out[4] <= register5b:reg_file_write_address_reg.reg_out[4]
ALU_output_out[0] <= register32b:ALU_output_reg.reg_out[0]
ALU_output_out[1] <= register32b:ALU_output_reg.reg_out[1]
ALU_output_out[2] <= register32b:ALU_output_reg.reg_out[2]
ALU_output_out[3] <= register32b:ALU_output_reg.reg_out[3]
ALU_output_out[4] <= register32b:ALU_output_reg.reg_out[4]
ALU_output_out[5] <= register32b:ALU_output_reg.reg_out[5]
ALU_output_out[6] <= register32b:ALU_output_reg.reg_out[6]
ALU_output_out[7] <= register32b:ALU_output_reg.reg_out[7]
ALU_output_out[8] <= register32b:ALU_output_reg.reg_out[8]
ALU_output_out[9] <= register32b:ALU_output_reg.reg_out[9]
ALU_output_out[10] <= register32b:ALU_output_reg.reg_out[10]
ALU_output_out[11] <= register32b:ALU_output_reg.reg_out[11]
ALU_output_out[12] <= register32b:ALU_output_reg.reg_out[12]
ALU_output_out[13] <= register32b:ALU_output_reg.reg_out[13]
ALU_output_out[14] <= register32b:ALU_output_reg.reg_out[14]
ALU_output_out[15] <= register32b:ALU_output_reg.reg_out[15]
ALU_output_out[16] <= register32b:ALU_output_reg.reg_out[16]
ALU_output_out[17] <= register32b:ALU_output_reg.reg_out[17]
ALU_output_out[18] <= register32b:ALU_output_reg.reg_out[18]
ALU_output_out[19] <= register32b:ALU_output_reg.reg_out[19]
ALU_output_out[20] <= register32b:ALU_output_reg.reg_out[20]
ALU_output_out[21] <= register32b:ALU_output_reg.reg_out[21]
ALU_output_out[22] <= register32b:ALU_output_reg.reg_out[22]
ALU_output_out[23] <= register32b:ALU_output_reg.reg_out[23]
ALU_output_out[24] <= register32b:ALU_output_reg.reg_out[24]
ALU_output_out[25] <= register32b:ALU_output_reg.reg_out[25]
ALU_output_out[26] <= register32b:ALU_output_reg.reg_out[26]
ALU_output_out[27] <= register32b:ALU_output_reg.reg_out[27]
ALU_output_out[28] <= register32b:ALU_output_reg.reg_out[28]
ALU_output_out[29] <= register32b:ALU_output_reg.reg_out[29]
ALU_output_out[30] <= register32b:ALU_output_reg.reg_out[30]
ALU_output_out[31] <= register32b:ALU_output_reg.reg_out[31]
datamem_output_out[0] <= register32b:datamem_output_reg.reg_out[0]
datamem_output_out[1] <= register32b:datamem_output_reg.reg_out[1]
datamem_output_out[2] <= register32b:datamem_output_reg.reg_out[2]
datamem_output_out[3] <= register32b:datamem_output_reg.reg_out[3]
datamem_output_out[4] <= register32b:datamem_output_reg.reg_out[4]
datamem_output_out[5] <= register32b:datamem_output_reg.reg_out[5]
datamem_output_out[6] <= register32b:datamem_output_reg.reg_out[6]
datamem_output_out[7] <= register32b:datamem_output_reg.reg_out[7]
datamem_output_out[8] <= register32b:datamem_output_reg.reg_out[8]
datamem_output_out[9] <= register32b:datamem_output_reg.reg_out[9]
datamem_output_out[10] <= register32b:datamem_output_reg.reg_out[10]
datamem_output_out[11] <= register32b:datamem_output_reg.reg_out[11]
datamem_output_out[12] <= register32b:datamem_output_reg.reg_out[12]
datamem_output_out[13] <= register32b:datamem_output_reg.reg_out[13]
datamem_output_out[14] <= register32b:datamem_output_reg.reg_out[14]
datamem_output_out[15] <= register32b:datamem_output_reg.reg_out[15]
datamem_output_out[16] <= register32b:datamem_output_reg.reg_out[16]
datamem_output_out[17] <= register32b:datamem_output_reg.reg_out[17]
datamem_output_out[18] <= register32b:datamem_output_reg.reg_out[18]
datamem_output_out[19] <= register32b:datamem_output_reg.reg_out[19]
datamem_output_out[20] <= register32b:datamem_output_reg.reg_out[20]
datamem_output_out[21] <= register32b:datamem_output_reg.reg_out[21]
datamem_output_out[22] <= register32b:datamem_output_reg.reg_out[22]
datamem_output_out[23] <= register32b:datamem_output_reg.reg_out[23]
datamem_output_out[24] <= register32b:datamem_output_reg.reg_out[24]
datamem_output_out[25] <= register32b:datamem_output_reg.reg_out[25]
datamem_output_out[26] <= register32b:datamem_output_reg.reg_out[26]
datamem_output_out[27] <= register32b:datamem_output_reg.reg_out[27]
datamem_output_out[28] <= register32b:datamem_output_reg.reg_out[28]
datamem_output_out[29] <= register32b:datamem_output_reg.reg_out[29]
datamem_output_out[30] <= register32b:datamem_output_reg.reg_out[30]
datamem_output_out[31] <= register32b:datamem_output_reg.reg_out[31]
instruction_address_out[0] <= register32b:instruction_address_reg.reg_out[0]
instruction_address_out[1] <= register32b:instruction_address_reg.reg_out[1]
instruction_address_out[2] <= register32b:instruction_address_reg.reg_out[2]
instruction_address_out[3] <= register32b:instruction_address_reg.reg_out[3]
instruction_address_out[4] <= register32b:instruction_address_reg.reg_out[4]
instruction_address_out[5] <= register32b:instruction_address_reg.reg_out[5]
instruction_address_out[6] <= register32b:instruction_address_reg.reg_out[6]
instruction_address_out[7] <= register32b:instruction_address_reg.reg_out[7]
instruction_address_out[8] <= register32b:instruction_address_reg.reg_out[8]
instruction_address_out[9] <= register32b:instruction_address_reg.reg_out[9]
instruction_address_out[10] <= register32b:instruction_address_reg.reg_out[10]
instruction_address_out[11] <= register32b:instruction_address_reg.reg_out[11]
instruction_address_out[12] <= register32b:instruction_address_reg.reg_out[12]
instruction_address_out[13] <= register32b:instruction_address_reg.reg_out[13]
instruction_address_out[14] <= register32b:instruction_address_reg.reg_out[14]
instruction_address_out[15] <= register32b:instruction_address_reg.reg_out[15]
instruction_address_out[16] <= register32b:instruction_address_reg.reg_out[16]
instruction_address_out[17] <= register32b:instruction_address_reg.reg_out[17]
instruction_address_out[18] <= register32b:instruction_address_reg.reg_out[18]
instruction_address_out[19] <= register32b:instruction_address_reg.reg_out[19]
instruction_address_out[20] <= register32b:instruction_address_reg.reg_out[20]
instruction_address_out[21] <= register32b:instruction_address_reg.reg_out[21]
instruction_address_out[22] <= register32b:instruction_address_reg.reg_out[22]
instruction_address_out[23] <= register32b:instruction_address_reg.reg_out[23]
instruction_address_out[24] <= register32b:instruction_address_reg.reg_out[24]
instruction_address_out[25] <= register32b:instruction_address_reg.reg_out[25]
instruction_address_out[26] <= register32b:instruction_address_reg.reg_out[26]
instruction_address_out[27] <= register32b:instruction_address_reg.reg_out[27]
instruction_address_out[28] <= register32b:instruction_address_reg.reg_out[28]
instruction_address_out[29] <= register32b:instruction_address_reg.reg_out[29]
instruction_address_out[30] <= register32b:instruction_address_reg.reg_out[30]
instruction_address_out[31] <= register32b:instruction_address_reg.reg_out[31]


|fpga_riscv32_minimal|datapath:datapath_0|memwb_pipeline:MEM_WB_PLR|register2b:mux0_sel_reg
reg_in[0] => internal_value[0].DATAIN
reg_in[1] => internal_value[1].DATAIN
load => internal_value[1].ENA
load => internal_value[0].ENA
clock => internal_value[0].CLK
clock => internal_value[1].CLK
clear => internal_value[0].ACLR
clear => internal_value[1].ACLR
reg_out[0] <= internal_value[0].DB_MAX_OUTPUT_PORT_TYPE
reg_out[1] <= internal_value[1].DB_MAX_OUTPUT_PORT_TYPE


|fpga_riscv32_minimal|datapath:datapath_0|memwb_pipeline:MEM_WB_PLR|register1b:reg_file_write_reg
reg_in => internal_value.DATAIN
load => internal_value.ENA
clock => internal_value.CLK
clear => internal_value.ACLR
reg_out <= internal_value.DB_MAX_OUTPUT_PORT_TYPE


|fpga_riscv32_minimal|datapath:datapath_0|memwb_pipeline:MEM_WB_PLR|register5b:reg_file_write_address_reg
reg_in[0] => internal_value[0].DATAIN
reg_in[1] => internal_value[1].DATAIN
reg_in[2] => internal_value[2].DATAIN
reg_in[3] => internal_value[3].DATAIN
reg_in[4] => internal_value[4].DATAIN
load => internal_value[4].ENA
load => internal_value[3].ENA
load => internal_value[2].ENA
load => internal_value[1].ENA
load => internal_value[0].ENA
clock => internal_value[0].CLK
clock => internal_value[1].CLK
clock => internal_value[2].CLK
clock => internal_value[3].CLK
clock => internal_value[4].CLK
clear => internal_value[0].ACLR
clear => internal_value[1].ACLR
clear => internal_value[2].ACLR
clear => internal_value[3].ACLR
clear => internal_value[4].ACLR
reg_out[0] <= internal_value[0].DB_MAX_OUTPUT_PORT_TYPE
reg_out[1] <= internal_value[1].DB_MAX_OUTPUT_PORT_TYPE
reg_out[2] <= internal_value[2].DB_MAX_OUTPUT_PORT_TYPE
reg_out[3] <= internal_value[3].DB_MAX_OUTPUT_PORT_TYPE
reg_out[4] <= internal_value[4].DB_MAX_OUTPUT_PORT_TYPE


|fpga_riscv32_minimal|datapath:datapath_0|memwb_pipeline:MEM_WB_PLR|register32b:ALU_output_reg
clock => register_value[0].CLK
clock => register_value[1].CLK
clock => register_value[2].CLK
clock => register_value[3].CLK
clock => register_value[4].CLK
clock => register_value[5].CLK
clock => register_value[6].CLK
clock => register_value[7].CLK
clock => register_value[8].CLK
clock => register_value[9].CLK
clock => register_value[10].CLK
clock => register_value[11].CLK
clock => register_value[12].CLK
clock => register_value[13].CLK
clock => register_value[14].CLK
clock => register_value[15].CLK
clock => register_value[16].CLK
clock => register_value[17].CLK
clock => register_value[18].CLK
clock => register_value[19].CLK
clock => register_value[20].CLK
clock => register_value[21].CLK
clock => register_value[22].CLK
clock => register_value[23].CLK
clock => register_value[24].CLK
clock => register_value[25].CLK
clock => register_value[26].CLK
clock => register_value[27].CLK
clock => register_value[28].CLK
clock => register_value[29].CLK
clock => register_value[30].CLK
clock => register_value[31].CLK
clear => register_value[0].ACLR
clear => register_value[1].ACLR
clear => register_value[2].ACLR
clear => register_value[3].ACLR
clear => register_value[4].ACLR
clear => register_value[5].ACLR
clear => register_value[6].ACLR
clear => register_value[7].ACLR
clear => register_value[8].ACLR
clear => register_value[9].ACLR
clear => register_value[10].ACLR
clear => register_value[11].ACLR
clear => register_value[12].ACLR
clear => register_value[13].ACLR
clear => register_value[14].ACLR
clear => register_value[15].ACLR
clear => register_value[16].ACLR
clear => register_value[17].ACLR
clear => register_value[18].ACLR
clear => register_value[19].ACLR
clear => register_value[20].ACLR
clear => register_value[21].ACLR
clear => register_value[22].ACLR
clear => register_value[23].ACLR
clear => register_value[24].ACLR
clear => register_value[25].ACLR
clear => register_value[26].ACLR
clear => register_value[27].ACLR
clear => register_value[28].ACLR
clear => register_value[29].ACLR
clear => register_value[30].ACLR
clear => register_value[31].ACLR
load => register_value[31].ENA
load => register_value[30].ENA
load => register_value[29].ENA
load => register_value[28].ENA
load => register_value[27].ENA
load => register_value[26].ENA
load => register_value[25].ENA
load => register_value[24].ENA
load => register_value[23].ENA
load => register_value[22].ENA
load => register_value[21].ENA
load => register_value[20].ENA
load => register_value[19].ENA
load => register_value[18].ENA
load => register_value[17].ENA
load => register_value[16].ENA
load => register_value[15].ENA
load => register_value[14].ENA
load => register_value[13].ENA
load => register_value[12].ENA
load => register_value[11].ENA
load => register_value[10].ENA
load => register_value[9].ENA
load => register_value[8].ENA
load => register_value[7].ENA
load => register_value[6].ENA
load => register_value[5].ENA
load => register_value[4].ENA
load => register_value[3].ENA
load => register_value[2].ENA
load => register_value[1].ENA
load => register_value[0].ENA
reg_in[0] => register_value[0].DATAIN
reg_in[1] => register_value[1].DATAIN
reg_in[2] => register_value[2].DATAIN
reg_in[3] => register_value[3].DATAIN
reg_in[4] => register_value[4].DATAIN
reg_in[5] => register_value[5].DATAIN
reg_in[6] => register_value[6].DATAIN
reg_in[7] => register_value[7].DATAIN
reg_in[8] => register_value[8].DATAIN
reg_in[9] => register_value[9].DATAIN
reg_in[10] => register_value[10].DATAIN
reg_in[11] => register_value[11].DATAIN
reg_in[12] => register_value[12].DATAIN
reg_in[13] => register_value[13].DATAIN
reg_in[14] => register_value[14].DATAIN
reg_in[15] => register_value[15].DATAIN
reg_in[16] => register_value[16].DATAIN
reg_in[17] => register_value[17].DATAIN
reg_in[18] => register_value[18].DATAIN
reg_in[19] => register_value[19].DATAIN
reg_in[20] => register_value[20].DATAIN
reg_in[21] => register_value[21].DATAIN
reg_in[22] => register_value[22].DATAIN
reg_in[23] => register_value[23].DATAIN
reg_in[24] => register_value[24].DATAIN
reg_in[25] => register_value[25].DATAIN
reg_in[26] => register_value[26].DATAIN
reg_in[27] => register_value[27].DATAIN
reg_in[28] => register_value[28].DATAIN
reg_in[29] => register_value[29].DATAIN
reg_in[30] => register_value[30].DATAIN
reg_in[31] => register_value[31].DATAIN
reg_out[0] <= register_value[0].DB_MAX_OUTPUT_PORT_TYPE
reg_out[1] <= register_value[1].DB_MAX_OUTPUT_PORT_TYPE
reg_out[2] <= register_value[2].DB_MAX_OUTPUT_PORT_TYPE
reg_out[3] <= register_value[3].DB_MAX_OUTPUT_PORT_TYPE
reg_out[4] <= register_value[4].DB_MAX_OUTPUT_PORT_TYPE
reg_out[5] <= register_value[5].DB_MAX_OUTPUT_PORT_TYPE
reg_out[6] <= register_value[6].DB_MAX_OUTPUT_PORT_TYPE
reg_out[7] <= register_value[7].DB_MAX_OUTPUT_PORT_TYPE
reg_out[8] <= register_value[8].DB_MAX_OUTPUT_PORT_TYPE
reg_out[9] <= register_value[9].DB_MAX_OUTPUT_PORT_TYPE
reg_out[10] <= register_value[10].DB_MAX_OUTPUT_PORT_TYPE
reg_out[11] <= register_value[11].DB_MAX_OUTPUT_PORT_TYPE
reg_out[12] <= register_value[12].DB_MAX_OUTPUT_PORT_TYPE
reg_out[13] <= register_value[13].DB_MAX_OUTPUT_PORT_TYPE
reg_out[14] <= register_value[14].DB_MAX_OUTPUT_PORT_TYPE
reg_out[15] <= register_value[15].DB_MAX_OUTPUT_PORT_TYPE
reg_out[16] <= register_value[16].DB_MAX_OUTPUT_PORT_TYPE
reg_out[17] <= register_value[17].DB_MAX_OUTPUT_PORT_TYPE
reg_out[18] <= register_value[18].DB_MAX_OUTPUT_PORT_TYPE
reg_out[19] <= register_value[19].DB_MAX_OUTPUT_PORT_TYPE
reg_out[20] <= register_value[20].DB_MAX_OUTPUT_PORT_TYPE
reg_out[21] <= register_value[21].DB_MAX_OUTPUT_PORT_TYPE
reg_out[22] <= register_value[22].DB_MAX_OUTPUT_PORT_TYPE
reg_out[23] <= register_value[23].DB_MAX_OUTPUT_PORT_TYPE
reg_out[24] <= register_value[24].DB_MAX_OUTPUT_PORT_TYPE
reg_out[25] <= register_value[25].DB_MAX_OUTPUT_PORT_TYPE
reg_out[26] <= register_value[26].DB_MAX_OUTPUT_PORT_TYPE
reg_out[27] <= register_value[27].DB_MAX_OUTPUT_PORT_TYPE
reg_out[28] <= register_value[28].DB_MAX_OUTPUT_PORT_TYPE
reg_out[29] <= register_value[29].DB_MAX_OUTPUT_PORT_TYPE
reg_out[30] <= register_value[30].DB_MAX_OUTPUT_PORT_TYPE
reg_out[31] <= register_value[31].DB_MAX_OUTPUT_PORT_TYPE


|fpga_riscv32_minimal|datapath:datapath_0|memwb_pipeline:MEM_WB_PLR|register32b:datamem_output_reg
clock => register_value[0].CLK
clock => register_value[1].CLK
clock => register_value[2].CLK
clock => register_value[3].CLK
clock => register_value[4].CLK
clock => register_value[5].CLK
clock => register_value[6].CLK
clock => register_value[7].CLK
clock => register_value[8].CLK
clock => register_value[9].CLK
clock => register_value[10].CLK
clock => register_value[11].CLK
clock => register_value[12].CLK
clock => register_value[13].CLK
clock => register_value[14].CLK
clock => register_value[15].CLK
clock => register_value[16].CLK
clock => register_value[17].CLK
clock => register_value[18].CLK
clock => register_value[19].CLK
clock => register_value[20].CLK
clock => register_value[21].CLK
clock => register_value[22].CLK
clock => register_value[23].CLK
clock => register_value[24].CLK
clock => register_value[25].CLK
clock => register_value[26].CLK
clock => register_value[27].CLK
clock => register_value[28].CLK
clock => register_value[29].CLK
clock => register_value[30].CLK
clock => register_value[31].CLK
clear => register_value[0].ACLR
clear => register_value[1].ACLR
clear => register_value[2].ACLR
clear => register_value[3].ACLR
clear => register_value[4].ACLR
clear => register_value[5].ACLR
clear => register_value[6].ACLR
clear => register_value[7].ACLR
clear => register_value[8].ACLR
clear => register_value[9].ACLR
clear => register_value[10].ACLR
clear => register_value[11].ACLR
clear => register_value[12].ACLR
clear => register_value[13].ACLR
clear => register_value[14].ACLR
clear => register_value[15].ACLR
clear => register_value[16].ACLR
clear => register_value[17].ACLR
clear => register_value[18].ACLR
clear => register_value[19].ACLR
clear => register_value[20].ACLR
clear => register_value[21].ACLR
clear => register_value[22].ACLR
clear => register_value[23].ACLR
clear => register_value[24].ACLR
clear => register_value[25].ACLR
clear => register_value[26].ACLR
clear => register_value[27].ACLR
clear => register_value[28].ACLR
clear => register_value[29].ACLR
clear => register_value[30].ACLR
clear => register_value[31].ACLR
load => register_value[31].ENA
load => register_value[30].ENA
load => register_value[29].ENA
load => register_value[28].ENA
load => register_value[27].ENA
load => register_value[26].ENA
load => register_value[25].ENA
load => register_value[24].ENA
load => register_value[23].ENA
load => register_value[22].ENA
load => register_value[21].ENA
load => register_value[20].ENA
load => register_value[19].ENA
load => register_value[18].ENA
load => register_value[17].ENA
load => register_value[16].ENA
load => register_value[15].ENA
load => register_value[14].ENA
load => register_value[13].ENA
load => register_value[12].ENA
load => register_value[11].ENA
load => register_value[10].ENA
load => register_value[9].ENA
load => register_value[8].ENA
load => register_value[7].ENA
load => register_value[6].ENA
load => register_value[5].ENA
load => register_value[4].ENA
load => register_value[3].ENA
load => register_value[2].ENA
load => register_value[1].ENA
load => register_value[0].ENA
reg_in[0] => register_value[0].DATAIN
reg_in[1] => register_value[1].DATAIN
reg_in[2] => register_value[2].DATAIN
reg_in[3] => register_value[3].DATAIN
reg_in[4] => register_value[4].DATAIN
reg_in[5] => register_value[5].DATAIN
reg_in[6] => register_value[6].DATAIN
reg_in[7] => register_value[7].DATAIN
reg_in[8] => register_value[8].DATAIN
reg_in[9] => register_value[9].DATAIN
reg_in[10] => register_value[10].DATAIN
reg_in[11] => register_value[11].DATAIN
reg_in[12] => register_value[12].DATAIN
reg_in[13] => register_value[13].DATAIN
reg_in[14] => register_value[14].DATAIN
reg_in[15] => register_value[15].DATAIN
reg_in[16] => register_value[16].DATAIN
reg_in[17] => register_value[17].DATAIN
reg_in[18] => register_value[18].DATAIN
reg_in[19] => register_value[19].DATAIN
reg_in[20] => register_value[20].DATAIN
reg_in[21] => register_value[21].DATAIN
reg_in[22] => register_value[22].DATAIN
reg_in[23] => register_value[23].DATAIN
reg_in[24] => register_value[24].DATAIN
reg_in[25] => register_value[25].DATAIN
reg_in[26] => register_value[26].DATAIN
reg_in[27] => register_value[27].DATAIN
reg_in[28] => register_value[28].DATAIN
reg_in[29] => register_value[29].DATAIN
reg_in[30] => register_value[30].DATAIN
reg_in[31] => register_value[31].DATAIN
reg_out[0] <= register_value[0].DB_MAX_OUTPUT_PORT_TYPE
reg_out[1] <= register_value[1].DB_MAX_OUTPUT_PORT_TYPE
reg_out[2] <= register_value[2].DB_MAX_OUTPUT_PORT_TYPE
reg_out[3] <= register_value[3].DB_MAX_OUTPUT_PORT_TYPE
reg_out[4] <= register_value[4].DB_MAX_OUTPUT_PORT_TYPE
reg_out[5] <= register_value[5].DB_MAX_OUTPUT_PORT_TYPE
reg_out[6] <= register_value[6].DB_MAX_OUTPUT_PORT_TYPE
reg_out[7] <= register_value[7].DB_MAX_OUTPUT_PORT_TYPE
reg_out[8] <= register_value[8].DB_MAX_OUTPUT_PORT_TYPE
reg_out[9] <= register_value[9].DB_MAX_OUTPUT_PORT_TYPE
reg_out[10] <= register_value[10].DB_MAX_OUTPUT_PORT_TYPE
reg_out[11] <= register_value[11].DB_MAX_OUTPUT_PORT_TYPE
reg_out[12] <= register_value[12].DB_MAX_OUTPUT_PORT_TYPE
reg_out[13] <= register_value[13].DB_MAX_OUTPUT_PORT_TYPE
reg_out[14] <= register_value[14].DB_MAX_OUTPUT_PORT_TYPE
reg_out[15] <= register_value[15].DB_MAX_OUTPUT_PORT_TYPE
reg_out[16] <= register_value[16].DB_MAX_OUTPUT_PORT_TYPE
reg_out[17] <= register_value[17].DB_MAX_OUTPUT_PORT_TYPE
reg_out[18] <= register_value[18].DB_MAX_OUTPUT_PORT_TYPE
reg_out[19] <= register_value[19].DB_MAX_OUTPUT_PORT_TYPE
reg_out[20] <= register_value[20].DB_MAX_OUTPUT_PORT_TYPE
reg_out[21] <= register_value[21].DB_MAX_OUTPUT_PORT_TYPE
reg_out[22] <= register_value[22].DB_MAX_OUTPUT_PORT_TYPE
reg_out[23] <= register_value[23].DB_MAX_OUTPUT_PORT_TYPE
reg_out[24] <= register_value[24].DB_MAX_OUTPUT_PORT_TYPE
reg_out[25] <= register_value[25].DB_MAX_OUTPUT_PORT_TYPE
reg_out[26] <= register_value[26].DB_MAX_OUTPUT_PORT_TYPE
reg_out[27] <= register_value[27].DB_MAX_OUTPUT_PORT_TYPE
reg_out[28] <= register_value[28].DB_MAX_OUTPUT_PORT_TYPE
reg_out[29] <= register_value[29].DB_MAX_OUTPUT_PORT_TYPE
reg_out[30] <= register_value[30].DB_MAX_OUTPUT_PORT_TYPE
reg_out[31] <= register_value[31].DB_MAX_OUTPUT_PORT_TYPE


|fpga_riscv32_minimal|datapath:datapath_0|memwb_pipeline:MEM_WB_PLR|register32b:instruction_address_reg
clock => register_value[0].CLK
clock => register_value[1].CLK
clock => register_value[2].CLK
clock => register_value[3].CLK
clock => register_value[4].CLK
clock => register_value[5].CLK
clock => register_value[6].CLK
clock => register_value[7].CLK
clock => register_value[8].CLK
clock => register_value[9].CLK
clock => register_value[10].CLK
clock => register_value[11].CLK
clock => register_value[12].CLK
clock => register_value[13].CLK
clock => register_value[14].CLK
clock => register_value[15].CLK
clock => register_value[16].CLK
clock => register_value[17].CLK
clock => register_value[18].CLK
clock => register_value[19].CLK
clock => register_value[20].CLK
clock => register_value[21].CLK
clock => register_value[22].CLK
clock => register_value[23].CLK
clock => register_value[24].CLK
clock => register_value[25].CLK
clock => register_value[26].CLK
clock => register_value[27].CLK
clock => register_value[28].CLK
clock => register_value[29].CLK
clock => register_value[30].CLK
clock => register_value[31].CLK
clear => register_value[0].ACLR
clear => register_value[1].ACLR
clear => register_value[2].ACLR
clear => register_value[3].ACLR
clear => register_value[4].ACLR
clear => register_value[5].ACLR
clear => register_value[6].ACLR
clear => register_value[7].ACLR
clear => register_value[8].ACLR
clear => register_value[9].ACLR
clear => register_value[10].ACLR
clear => register_value[11].ACLR
clear => register_value[12].ACLR
clear => register_value[13].ACLR
clear => register_value[14].ACLR
clear => register_value[15].ACLR
clear => register_value[16].ACLR
clear => register_value[17].ACLR
clear => register_value[18].ACLR
clear => register_value[19].ACLR
clear => register_value[20].ACLR
clear => register_value[21].ACLR
clear => register_value[22].ACLR
clear => register_value[23].ACLR
clear => register_value[24].ACLR
clear => register_value[25].ACLR
clear => register_value[26].ACLR
clear => register_value[27].ACLR
clear => register_value[28].ACLR
clear => register_value[29].ACLR
clear => register_value[30].ACLR
clear => register_value[31].ACLR
load => register_value[31].ENA
load => register_value[30].ENA
load => register_value[29].ENA
load => register_value[28].ENA
load => register_value[27].ENA
load => register_value[26].ENA
load => register_value[25].ENA
load => register_value[24].ENA
load => register_value[23].ENA
load => register_value[22].ENA
load => register_value[21].ENA
load => register_value[20].ENA
load => register_value[19].ENA
load => register_value[18].ENA
load => register_value[17].ENA
load => register_value[16].ENA
load => register_value[15].ENA
load => register_value[14].ENA
load => register_value[13].ENA
load => register_value[12].ENA
load => register_value[11].ENA
load => register_value[10].ENA
load => register_value[9].ENA
load => register_value[8].ENA
load => register_value[7].ENA
load => register_value[6].ENA
load => register_value[5].ENA
load => register_value[4].ENA
load => register_value[3].ENA
load => register_value[2].ENA
load => register_value[1].ENA
load => register_value[0].ENA
reg_in[0] => register_value[0].DATAIN
reg_in[1] => register_value[1].DATAIN
reg_in[2] => register_value[2].DATAIN
reg_in[3] => register_value[3].DATAIN
reg_in[4] => register_value[4].DATAIN
reg_in[5] => register_value[5].DATAIN
reg_in[6] => register_value[6].DATAIN
reg_in[7] => register_value[7].DATAIN
reg_in[8] => register_value[8].DATAIN
reg_in[9] => register_value[9].DATAIN
reg_in[10] => register_value[10].DATAIN
reg_in[11] => register_value[11].DATAIN
reg_in[12] => register_value[12].DATAIN
reg_in[13] => register_value[13].DATAIN
reg_in[14] => register_value[14].DATAIN
reg_in[15] => register_value[15].DATAIN
reg_in[16] => register_value[16].DATAIN
reg_in[17] => register_value[17].DATAIN
reg_in[18] => register_value[18].DATAIN
reg_in[19] => register_value[19].DATAIN
reg_in[20] => register_value[20].DATAIN
reg_in[21] => register_value[21].DATAIN
reg_in[22] => register_value[22].DATAIN
reg_in[23] => register_value[23].DATAIN
reg_in[24] => register_value[24].DATAIN
reg_in[25] => register_value[25].DATAIN
reg_in[26] => register_value[26].DATAIN
reg_in[27] => register_value[27].DATAIN
reg_in[28] => register_value[28].DATAIN
reg_in[29] => register_value[29].DATAIN
reg_in[30] => register_value[30].DATAIN
reg_in[31] => register_value[31].DATAIN
reg_out[0] <= register_value[0].DB_MAX_OUTPUT_PORT_TYPE
reg_out[1] <= register_value[1].DB_MAX_OUTPUT_PORT_TYPE
reg_out[2] <= register_value[2].DB_MAX_OUTPUT_PORT_TYPE
reg_out[3] <= register_value[3].DB_MAX_OUTPUT_PORT_TYPE
reg_out[4] <= register_value[4].DB_MAX_OUTPUT_PORT_TYPE
reg_out[5] <= register_value[5].DB_MAX_OUTPUT_PORT_TYPE
reg_out[6] <= register_value[6].DB_MAX_OUTPUT_PORT_TYPE
reg_out[7] <= register_value[7].DB_MAX_OUTPUT_PORT_TYPE
reg_out[8] <= register_value[8].DB_MAX_OUTPUT_PORT_TYPE
reg_out[9] <= register_value[9].DB_MAX_OUTPUT_PORT_TYPE
reg_out[10] <= register_value[10].DB_MAX_OUTPUT_PORT_TYPE
reg_out[11] <= register_value[11].DB_MAX_OUTPUT_PORT_TYPE
reg_out[12] <= register_value[12].DB_MAX_OUTPUT_PORT_TYPE
reg_out[13] <= register_value[13].DB_MAX_OUTPUT_PORT_TYPE
reg_out[14] <= register_value[14].DB_MAX_OUTPUT_PORT_TYPE
reg_out[15] <= register_value[15].DB_MAX_OUTPUT_PORT_TYPE
reg_out[16] <= register_value[16].DB_MAX_OUTPUT_PORT_TYPE
reg_out[17] <= register_value[17].DB_MAX_OUTPUT_PORT_TYPE
reg_out[18] <= register_value[18].DB_MAX_OUTPUT_PORT_TYPE
reg_out[19] <= register_value[19].DB_MAX_OUTPUT_PORT_TYPE
reg_out[20] <= register_value[20].DB_MAX_OUTPUT_PORT_TYPE
reg_out[21] <= register_value[21].DB_MAX_OUTPUT_PORT_TYPE
reg_out[22] <= register_value[22].DB_MAX_OUTPUT_PORT_TYPE
reg_out[23] <= register_value[23].DB_MAX_OUTPUT_PORT_TYPE
reg_out[24] <= register_value[24].DB_MAX_OUTPUT_PORT_TYPE
reg_out[25] <= register_value[25].DB_MAX_OUTPUT_PORT_TYPE
reg_out[26] <= register_value[26].DB_MAX_OUTPUT_PORT_TYPE
reg_out[27] <= register_value[27].DB_MAX_OUTPUT_PORT_TYPE
reg_out[28] <= register_value[28].DB_MAX_OUTPUT_PORT_TYPE
reg_out[29] <= register_value[29].DB_MAX_OUTPUT_PORT_TYPE
reg_out[30] <= register_value[30].DB_MAX_OUTPUT_PORT_TYPE
reg_out[31] <= register_value[31].DB_MAX_OUTPUT_PORT_TYPE


