 
****************************************
Report : timing
        -path full
        -delay min
        -max_paths 1
Design : TPA
Version: Q-2019.12
Date   : Sat Mar 16 00:57:21 2024
****************************************

Operating Conditions: slow   Library: slow
Wire Load Model Mode: top

  Startpoint: arbiter_state_reg[1]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: cfg_rdy_reg
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  TPA                tsmc13_wl10           slow

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.50       0.50
  arbiter_state_reg[1]/CK (DFFRX1)         0.00       0.50 r
  arbiter_state_reg[1]/Q (DFFRX1)          0.58       1.08 r
  U24972/Y (AOI2BB2X1)                     0.20       1.28 f
  cfg_rdy_reg/D (DFFRX2)                   0.00       1.28 f
  data arrival time                                   1.28

  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.50       0.50
  clock uncertainty                        0.10       0.60
  cfg_rdy_reg/CK (DFFRX2)                  0.00       0.60 r
  library hold time                       -0.01       0.59
  data required time                                  0.59
  -----------------------------------------------------------
  data required time                                  0.59
  data arrival time                                  -1.28
  -----------------------------------------------------------
  slack (MET)                                         0.69


1
