// Seed: 3322942617
module module_0 (
    input tri id_0,
    input wire id_1,
    input tri0 id_2,
    input tri id_3,
    input uwire id_4,
    input tri1 id_5,
    output supply1 id_6,
    input tri0 id_7,
    input tri0 id_8,
    input tri1 id_9,
    output wire id_10,
    input wand id_11,
    input tri id_12
);
  wire id_14, id_15;
endmodule
module module_1 (
    input wire id_0,
    input supply0 id_1,
    output tri0 id_2,
    input tri1 id_3,
    input logic id_4
);
  assign id_2 = 1;
  reg id_6;
  always id_6 <= id_4;
  module_0(
      id_3, id_0, id_0, id_1, id_0, id_3, id_2, id_3, id_3, id_1, id_2, id_1, id_1
  );
  wire id_7;
endmodule
