$date
	Tue Oct 27 18:19:02 2020
$end
$version
	Icarus Verilog
$end
$timescale
	1s
$end
$scope module mealy_o_tb $end
$var wire 1 ! z $end
$var reg 1 " clk $end
$var reg 1 # reset $end
$var reg 1 $ x $end
$scope module m1 $end
$var wire 1 " clk $end
$var wire 1 # reset $end
$var wire 1 $ x $end
$var reg 2 % current_state [1:0] $end
$var reg 2 & next_state [1:0] $end
$var reg 1 ! z $end
$upscope $end
$upscope $end
$enddefinitions $end
#0
$dumpvars
b0 &
bx %
0$
1#
0"
0!
$end
#5
b0 %
1"
#10
0"
#12
b1 &
1$
#15
b1 %
1"
#20
0"
#22
b10 &
0$
#25
b0 &
b10 %
1"
#30
0"
#32
1!
b1 &
1$
#35
0!
b1 %
1"
#40
0"
#42
b10 &
0$
#45
b0 &
b10 %
1"
#50
0"
#52
1!
b1 &
1$
#55
0!
b1 %
1"
#60
0"
#65
1"
#70
0"
#72
b10 &
0$
#75
b0 &
b10 %
1"
#80
0"
#82
1!
b1 &
1$
#85
0!
b1 %
1"
#90
0"
#95
1"
#100
0"
