
Env_Test_Logger.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   00000194  08000000  08000000  00001000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         00002150  08000194  08000194  00001194  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       00000030  080022e4  080022e4  000032e4  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  08002314  08002314  0000400c  2**0
                  CONTENTS, READONLY
  4 .ARM          00000000  08002314  08002314  0000400c  2**0
                  CONTENTS, READONLY
  5 .preinit_array 00000000  08002314  08002314  0000400c  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  08002314  08002314  00003314  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  7 .fini_array   00000004  08002318  08002318  00003318  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  8 .data         0000000c  20000000  0800231c  00004000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .ccmram       00000000  10000000  10000000  0000400c  2**0
                  CONTENTS
 10 .bss          000000e8  2000000c  2000000c  0000400c  2**2
                  ALLOC
 11 ._user_heap_stack 00000604  200000f4  200000f4  0000400c  2**0
                  ALLOC
 12 .ARM.attributes 00000030  00000000  00000000  0000400c  2**0
                  CONTENTS, READONLY
 13 .debug_info   00006036  00000000  00000000  0000403c  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_abbrev 0000125c  00000000  00000000  0000a072  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_aranges 00000600  00000000  00000000  0000b2d0  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_rnglists 00000475  00000000  00000000  0000b8d0  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_macro  0001f554  00000000  00000000  0000bd45  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_line   000079e4  00000000  00000000  0002b299  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .debug_str    000bd087  00000000  00000000  00032c7d  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 20 .comment      00000043  00000000  00000000  000efd04  2**0
                  CONTENTS, READONLY
 21 .debug_frame  00001738  00000000  00000000  000efd48  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 22 .debug_line_str 0000005b  00000000  00000000  000f1480  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

08000194 <__do_global_dtors_aux>:
 8000194:	b510      	push	{r4, lr}
 8000196:	4c05      	ldr	r4, [pc, #20]	@ (80001ac <__do_global_dtors_aux+0x18>)
 8000198:	7823      	ldrb	r3, [r4, #0]
 800019a:	b933      	cbnz	r3, 80001aa <__do_global_dtors_aux+0x16>
 800019c:	4b04      	ldr	r3, [pc, #16]	@ (80001b0 <__do_global_dtors_aux+0x1c>)
 800019e:	b113      	cbz	r3, 80001a6 <__do_global_dtors_aux+0x12>
 80001a0:	4804      	ldr	r0, [pc, #16]	@ (80001b4 <__do_global_dtors_aux+0x20>)
 80001a2:	f3af 8000 	nop.w
 80001a6:	2301      	movs	r3, #1
 80001a8:	7023      	strb	r3, [r4, #0]
 80001aa:	bd10      	pop	{r4, pc}
 80001ac:	2000000c 	.word	0x2000000c
 80001b0:	00000000 	.word	0x00000000
 80001b4:	080022cc 	.word	0x080022cc

080001b8 <frame_dummy>:
 80001b8:	b508      	push	{r3, lr}
 80001ba:	4b03      	ldr	r3, [pc, #12]	@ (80001c8 <frame_dummy+0x10>)
 80001bc:	b11b      	cbz	r3, 80001c6 <frame_dummy+0xe>
 80001be:	4903      	ldr	r1, [pc, #12]	@ (80001cc <frame_dummy+0x14>)
 80001c0:	4803      	ldr	r0, [pc, #12]	@ (80001d0 <frame_dummy+0x18>)
 80001c2:	f3af 8000 	nop.w
 80001c6:	bd08      	pop	{r3, pc}
 80001c8:	00000000 	.word	0x00000000
 80001cc:	20000010 	.word	0x20000010
 80001d0:	080022cc 	.word	0x080022cc

080001d4 <main>:
/**
  * @brief  The application entry point.
  * @retval int
  */
int main(void)
{
 80001d4:	b580      	push	{r7, lr}
 80001d6:	b082      	sub	sp, #8
 80001d8:	af00      	add	r7, sp, #0

  /* System Init -------------------------------------------------------------*/

  HAL_Init();  // Reset of all peripherals, Initializes the Flash interface and the Systick.
 80001da:	f000 fab1 	bl	8000740 <HAL_Init>

  SystemClock_Config();  // Configure the system clock
 80001de:	f000 f824 	bl	800022a <SystemClock_Config>

  /* Initialize all configured peripheral interfaces */
  MX_GPIO_Init();  // GPIO: Status LED and CS pins
 80001e2:	f000 f8e3 	bl	80003ac <MX_GPIO_Init>
  MX_SPI1_Init();  // SPI1: MicroSD Card slot
 80001e6:	f000 f865 	bl	80002b4 <MX_SPI1_Init>
  MX_SPI2_Init();  // SPI2: Sensor ICs
 80001ea:	f000 f8a1 	bl	8000330 <MX_SPI2_Init>

  /* Storage Init ------------------------------------------------------------*/

  sys_status_t storage = storage_init();  // Attempt to initialize storage
 80001ee:	f000 f94d 	bl	800048c <storage_init>
 80001f2:	4603      	mov	r3, r0
 80001f4:	71fb      	strb	r3, [r7, #7]

  if (storage != OK) {
 80001f6:	79fb      	ldrb	r3, [r7, #7]
 80001f8:	2b00      	cmp	r3, #0
 80001fa:	d00a      	beq.n	8000212 <main+0x3e>
  	  sys_status_t fallback = storage_error(MAX_RETRIES);  // Enter retry loop upon initial failure
 80001fc:	f44f 70fa 	mov.w	r0, #500	@ 0x1f4
 8000200:	f000 f954 	bl	80004ac <storage_error>
 8000204:	4603      	mov	r3, r0
 8000206:	71bb      	strb	r3, [r7, #6]

  	  if (fallback != OK) {
 8000208:	79bb      	ldrb	r3, [r7, #6]
 800020a:	2b00      	cmp	r3, #0
 800020c:	d001      	beq.n	8000212 <main+0x3e>
  		  Error_Handler();    // Halt system after max retires
 800020e:	f000 f959 	bl	80004c4 <Error_Handler>
  	  }
  }

  /* Sensor Init -------------------------------------------------------------*/

  sys_status_t sensor = sensor_init();  // Attempt to initialize sensors
 8000212:	f000 f943 	bl	800049c <sensor_init>
 8000216:	4603      	mov	r3, r0
 8000218:	717b      	strb	r3, [r7, #5]

  if (sensor != OK) {
 800021a:	797b      	ldrb	r3, [r7, #5]
 800021c:	2b00      	cmp	r3, #0
 800021e:	d002      	beq.n	8000226 <main+0x52>
	  Error_Handler();    // Halt system
 8000220:	f000 f950 	bl	80004c4 <Error_Handler>
  }

  /* Init Logic Complete -----------------------------------------------------*/

  /* Infinite loop */
  while (1)
 8000224:	bf00      	nop
 8000226:	bf00      	nop
 8000228:	e7fd      	b.n	8000226 <main+0x52>

0800022a <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 800022a:	b580      	push	{r7, lr}
 800022c:	b090      	sub	sp, #64	@ 0x40
 800022e:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 8000230:	f107 0318 	add.w	r3, r7, #24
 8000234:	2228      	movs	r2, #40	@ 0x28
 8000236:	2100      	movs	r1, #0
 8000238:	4618      	mov	r0, r3
 800023a:	f002 f81a 	bl	8002272 <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 800023e:	1d3b      	adds	r3, r7, #4
 8000240:	2200      	movs	r2, #0
 8000242:	601a      	str	r2, [r3, #0]
 8000244:	605a      	str	r2, [r3, #4]
 8000246:	609a      	str	r2, [r3, #8]
 8000248:	60da      	str	r2, [r3, #12]
 800024a:	611a      	str	r2, [r3, #16]

  /** Initializes the RCC Oscillators according to the specified parameters
  * in the RCC_OscInitTypeDef structure.
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSI;
 800024c:	2302      	movs	r3, #2
 800024e:	61bb      	str	r3, [r7, #24]
  RCC_OscInitStruct.HSIState = RCC_HSI_ON;
 8000250:	2301      	movs	r3, #1
 8000252:	627b      	str	r3, [r7, #36]	@ 0x24
  RCC_OscInitStruct.HSICalibrationValue = RCC_HSICALIBRATION_DEFAULT;
 8000254:	2310      	movs	r3, #16
 8000256:	62bb      	str	r3, [r7, #40]	@ 0x28
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 8000258:	2302      	movs	r3, #2
 800025a:	633b      	str	r3, [r7, #48]	@ 0x30
  RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSI;
 800025c:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 8000260:	637b      	str	r3, [r7, #52]	@ 0x34
  RCC_OscInitStruct.PLL.PLLMUL = RCC_PLL_MUL9;
 8000262:	f44f 13e0 	mov.w	r3, #1835008	@ 0x1c0000
 8000266:	63bb      	str	r3, [r7, #56]	@ 0x38
  RCC_OscInitStruct.PLL.PREDIV = RCC_PREDIV_DIV1;
 8000268:	2300      	movs	r3, #0
 800026a:	63fb      	str	r3, [r7, #60]	@ 0x3c
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 800026c:	f107 0318 	add.w	r3, r7, #24
 8000270:	4618      	mov	r0, r3
 8000272:	f000 fd6d 	bl	8000d50 <HAL_RCC_OscConfig>
 8000276:	4603      	mov	r3, r0
 8000278:	2b00      	cmp	r3, #0
 800027a:	d001      	beq.n	8000280 <SystemClock_Config+0x56>
  {
    Error_Handler();
 800027c:	f000 f922 	bl	80004c4 <Error_Handler>
  }

  /** Initializes the CPU, AHB and APB buses clocks
  */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 8000280:	230f      	movs	r3, #15
 8000282:	607b      	str	r3, [r7, #4]
                              |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
 8000284:	2302      	movs	r3, #2
 8000286:	60bb      	str	r3, [r7, #8]
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 8000288:	2300      	movs	r3, #0
 800028a:	60fb      	str	r3, [r7, #12]
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV2;
 800028c:	f44f 6380 	mov.w	r3, #1024	@ 0x400
 8000290:	613b      	str	r3, [r7, #16]
  RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV1;
 8000292:	2300      	movs	r3, #0
 8000294:	617b      	str	r3, [r7, #20]

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_1) != HAL_OK)
 8000296:	1d3b      	adds	r3, r7, #4
 8000298:	2101      	movs	r1, #1
 800029a:	4618      	mov	r0, r3
 800029c:	f001 fd7c 	bl	8001d98 <HAL_RCC_ClockConfig>
 80002a0:	4603      	mov	r3, r0
 80002a2:	2b00      	cmp	r3, #0
 80002a4:	d001      	beq.n	80002aa <SystemClock_Config+0x80>
  {
    Error_Handler();
 80002a6:	f000 f90d 	bl	80004c4 <Error_Handler>
  }
}
 80002aa:	bf00      	nop
 80002ac:	3740      	adds	r7, #64	@ 0x40
 80002ae:	46bd      	mov	sp, r7
 80002b0:	bd80      	pop	{r7, pc}
	...

080002b4 <MX_SPI1_Init>:
  * @brief SPI1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_SPI1_Init(void)
{
 80002b4:	b580      	push	{r7, lr}
 80002b6:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN SPI1_Init 1 */

  /* USER CODE END SPI1_Init 1 */
  /* SPI1 parameter configuration*/
  hspi1.Instance = SPI1;
 80002b8:	4b1b      	ldr	r3, [pc, #108]	@ (8000328 <MX_SPI1_Init+0x74>)
 80002ba:	4a1c      	ldr	r2, [pc, #112]	@ (800032c <MX_SPI1_Init+0x78>)
 80002bc:	601a      	str	r2, [r3, #0]
  hspi1.Init.Mode = SPI_MODE_MASTER;
 80002be:	4b1a      	ldr	r3, [pc, #104]	@ (8000328 <MX_SPI1_Init+0x74>)
 80002c0:	f44f 7282 	mov.w	r2, #260	@ 0x104
 80002c4:	605a      	str	r2, [r3, #4]
  hspi1.Init.Direction = SPI_DIRECTION_2LINES;
 80002c6:	4b18      	ldr	r3, [pc, #96]	@ (8000328 <MX_SPI1_Init+0x74>)
 80002c8:	2200      	movs	r2, #0
 80002ca:	609a      	str	r2, [r3, #8]
  hspi1.Init.DataSize = SPI_DATASIZE_4BIT;
 80002cc:	4b16      	ldr	r3, [pc, #88]	@ (8000328 <MX_SPI1_Init+0x74>)
 80002ce:	f44f 7240 	mov.w	r2, #768	@ 0x300
 80002d2:	60da      	str	r2, [r3, #12]
  hspi1.Init.CLKPolarity = SPI_POLARITY_LOW;
 80002d4:	4b14      	ldr	r3, [pc, #80]	@ (8000328 <MX_SPI1_Init+0x74>)
 80002d6:	2200      	movs	r2, #0
 80002d8:	611a      	str	r2, [r3, #16]
  hspi1.Init.CLKPhase = SPI_PHASE_1EDGE;
 80002da:	4b13      	ldr	r3, [pc, #76]	@ (8000328 <MX_SPI1_Init+0x74>)
 80002dc:	2200      	movs	r2, #0
 80002de:	615a      	str	r2, [r3, #20]
  hspi1.Init.NSS = SPI_NSS_SOFT;
 80002e0:	4b11      	ldr	r3, [pc, #68]	@ (8000328 <MX_SPI1_Init+0x74>)
 80002e2:	f44f 7200 	mov.w	r2, #512	@ 0x200
 80002e6:	619a      	str	r2, [r3, #24]
  hspi1.Init.BaudRatePrescaler = SPI_BAUDRATEPRESCALER_2;
 80002e8:	4b0f      	ldr	r3, [pc, #60]	@ (8000328 <MX_SPI1_Init+0x74>)
 80002ea:	2200      	movs	r2, #0
 80002ec:	61da      	str	r2, [r3, #28]
  hspi1.Init.FirstBit = SPI_FIRSTBIT_MSB;
 80002ee:	4b0e      	ldr	r3, [pc, #56]	@ (8000328 <MX_SPI1_Init+0x74>)
 80002f0:	2200      	movs	r2, #0
 80002f2:	621a      	str	r2, [r3, #32]
  hspi1.Init.TIMode = SPI_TIMODE_DISABLE;
 80002f4:	4b0c      	ldr	r3, [pc, #48]	@ (8000328 <MX_SPI1_Init+0x74>)
 80002f6:	2200      	movs	r2, #0
 80002f8:	625a      	str	r2, [r3, #36]	@ 0x24
  hspi1.Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 80002fa:	4b0b      	ldr	r3, [pc, #44]	@ (8000328 <MX_SPI1_Init+0x74>)
 80002fc:	2200      	movs	r2, #0
 80002fe:	629a      	str	r2, [r3, #40]	@ 0x28
  hspi1.Init.CRCPolynomial = 7;
 8000300:	4b09      	ldr	r3, [pc, #36]	@ (8000328 <MX_SPI1_Init+0x74>)
 8000302:	2207      	movs	r2, #7
 8000304:	62da      	str	r2, [r3, #44]	@ 0x2c
  hspi1.Init.CRCLength = SPI_CRC_LENGTH_DATASIZE;
 8000306:	4b08      	ldr	r3, [pc, #32]	@ (8000328 <MX_SPI1_Init+0x74>)
 8000308:	2200      	movs	r2, #0
 800030a:	631a      	str	r2, [r3, #48]	@ 0x30
  hspi1.Init.NSSPMode = SPI_NSS_PULSE_ENABLE;
 800030c:	4b06      	ldr	r3, [pc, #24]	@ (8000328 <MX_SPI1_Init+0x74>)
 800030e:	2208      	movs	r2, #8
 8000310:	635a      	str	r2, [r3, #52]	@ 0x34
  if (HAL_SPI_Init(&hspi1) != HAL_OK)
 8000312:	4805      	ldr	r0, [pc, #20]	@ (8000328 <MX_SPI1_Init+0x74>)
 8000314:	f001 ff02 	bl	800211c <HAL_SPI_Init>
 8000318:	4603      	mov	r3, r0
 800031a:	2b00      	cmp	r3, #0
 800031c:	d001      	beq.n	8000322 <MX_SPI1_Init+0x6e>
  {
    Error_Handler();
 800031e:	f000 f8d1 	bl	80004c4 <Error_Handler>
  }
  /* USER CODE BEGIN SPI1_Init 2 */

  /* USER CODE END SPI1_Init 2 */

}
 8000322:	bf00      	nop
 8000324:	bd80      	pop	{r7, pc}
 8000326:	bf00      	nop
 8000328:	20000028 	.word	0x20000028
 800032c:	40013000 	.word	0x40013000

08000330 <MX_SPI2_Init>:
  * @brief SPI2 Initialization Function
  * @param None
  * @retval None
  */
static void MX_SPI2_Init(void)
{
 8000330:	b580      	push	{r7, lr}
 8000332:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN SPI2_Init 1 */

  /* USER CODE END SPI2_Init 1 */
  /* SPI2 parameter configuration*/
  hspi2.Instance = SPI2;
 8000334:	4b1b      	ldr	r3, [pc, #108]	@ (80003a4 <MX_SPI2_Init+0x74>)
 8000336:	4a1c      	ldr	r2, [pc, #112]	@ (80003a8 <MX_SPI2_Init+0x78>)
 8000338:	601a      	str	r2, [r3, #0]
  hspi2.Init.Mode = SPI_MODE_MASTER;
 800033a:	4b1a      	ldr	r3, [pc, #104]	@ (80003a4 <MX_SPI2_Init+0x74>)
 800033c:	f44f 7282 	mov.w	r2, #260	@ 0x104
 8000340:	605a      	str	r2, [r3, #4]
  hspi2.Init.Direction = SPI_DIRECTION_2LINES;
 8000342:	4b18      	ldr	r3, [pc, #96]	@ (80003a4 <MX_SPI2_Init+0x74>)
 8000344:	2200      	movs	r2, #0
 8000346:	609a      	str	r2, [r3, #8]
  hspi2.Init.DataSize = SPI_DATASIZE_4BIT;
 8000348:	4b16      	ldr	r3, [pc, #88]	@ (80003a4 <MX_SPI2_Init+0x74>)
 800034a:	f44f 7240 	mov.w	r2, #768	@ 0x300
 800034e:	60da      	str	r2, [r3, #12]
  hspi2.Init.CLKPolarity = SPI_POLARITY_LOW;
 8000350:	4b14      	ldr	r3, [pc, #80]	@ (80003a4 <MX_SPI2_Init+0x74>)
 8000352:	2200      	movs	r2, #0
 8000354:	611a      	str	r2, [r3, #16]
  hspi2.Init.CLKPhase = SPI_PHASE_1EDGE;
 8000356:	4b13      	ldr	r3, [pc, #76]	@ (80003a4 <MX_SPI2_Init+0x74>)
 8000358:	2200      	movs	r2, #0
 800035a:	615a      	str	r2, [r3, #20]
  hspi2.Init.NSS = SPI_NSS_SOFT;
 800035c:	4b11      	ldr	r3, [pc, #68]	@ (80003a4 <MX_SPI2_Init+0x74>)
 800035e:	f44f 7200 	mov.w	r2, #512	@ 0x200
 8000362:	619a      	str	r2, [r3, #24]
  hspi2.Init.BaudRatePrescaler = SPI_BAUDRATEPRESCALER_2;
 8000364:	4b0f      	ldr	r3, [pc, #60]	@ (80003a4 <MX_SPI2_Init+0x74>)
 8000366:	2200      	movs	r2, #0
 8000368:	61da      	str	r2, [r3, #28]
  hspi2.Init.FirstBit = SPI_FIRSTBIT_MSB;
 800036a:	4b0e      	ldr	r3, [pc, #56]	@ (80003a4 <MX_SPI2_Init+0x74>)
 800036c:	2200      	movs	r2, #0
 800036e:	621a      	str	r2, [r3, #32]
  hspi2.Init.TIMode = SPI_TIMODE_DISABLE;
 8000370:	4b0c      	ldr	r3, [pc, #48]	@ (80003a4 <MX_SPI2_Init+0x74>)
 8000372:	2200      	movs	r2, #0
 8000374:	625a      	str	r2, [r3, #36]	@ 0x24
  hspi2.Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 8000376:	4b0b      	ldr	r3, [pc, #44]	@ (80003a4 <MX_SPI2_Init+0x74>)
 8000378:	2200      	movs	r2, #0
 800037a:	629a      	str	r2, [r3, #40]	@ 0x28
  hspi2.Init.CRCPolynomial = 7;
 800037c:	4b09      	ldr	r3, [pc, #36]	@ (80003a4 <MX_SPI2_Init+0x74>)
 800037e:	2207      	movs	r2, #7
 8000380:	62da      	str	r2, [r3, #44]	@ 0x2c
  hspi2.Init.CRCLength = SPI_CRC_LENGTH_DATASIZE;
 8000382:	4b08      	ldr	r3, [pc, #32]	@ (80003a4 <MX_SPI2_Init+0x74>)
 8000384:	2200      	movs	r2, #0
 8000386:	631a      	str	r2, [r3, #48]	@ 0x30
  hspi2.Init.NSSPMode = SPI_NSS_PULSE_ENABLE;
 8000388:	4b06      	ldr	r3, [pc, #24]	@ (80003a4 <MX_SPI2_Init+0x74>)
 800038a:	2208      	movs	r2, #8
 800038c:	635a      	str	r2, [r3, #52]	@ 0x34
  if (HAL_SPI_Init(&hspi2) != HAL_OK)
 800038e:	4805      	ldr	r0, [pc, #20]	@ (80003a4 <MX_SPI2_Init+0x74>)
 8000390:	f001 fec4 	bl	800211c <HAL_SPI_Init>
 8000394:	4603      	mov	r3, r0
 8000396:	2b00      	cmp	r3, #0
 8000398:	d001      	beq.n	800039e <MX_SPI2_Init+0x6e>
  {
    Error_Handler();
 800039a:	f000 f893 	bl	80004c4 <Error_Handler>
  }
  /* USER CODE BEGIN SPI2_Init 2 */

  /* USER CODE END SPI2_Init 2 */

}
 800039e:	bf00      	nop
 80003a0:	bd80      	pop	{r7, pc}
 80003a2:	bf00      	nop
 80003a4:	2000008c 	.word	0x2000008c
 80003a8:	40003800 	.word	0x40003800

080003ac <MX_GPIO_Init>:
  * @brief GPIO Initialization Function
  * @param None
  * @retval None
  */
static void MX_GPIO_Init(void)
{
 80003ac:	b580      	push	{r7, lr}
 80003ae:	b08a      	sub	sp, #40	@ 0x28
 80003b0:	af00      	add	r7, sp, #0
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 80003b2:	f107 0314 	add.w	r3, r7, #20
 80003b6:	2200      	movs	r2, #0
 80003b8:	601a      	str	r2, [r3, #0]
 80003ba:	605a      	str	r2, [r3, #4]
 80003bc:	609a      	str	r2, [r3, #8]
 80003be:	60da      	str	r2, [r3, #12]
 80003c0:	611a      	str	r2, [r3, #16]
  /* USER CODE BEGIN MX_GPIO_Init_1 */

  /* USER CODE END MX_GPIO_Init_1 */

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOC_CLK_ENABLE();
 80003c2:	4b30      	ldr	r3, [pc, #192]	@ (8000484 <MX_GPIO_Init+0xd8>)
 80003c4:	695b      	ldr	r3, [r3, #20]
 80003c6:	4a2f      	ldr	r2, [pc, #188]	@ (8000484 <MX_GPIO_Init+0xd8>)
 80003c8:	f443 2300 	orr.w	r3, r3, #524288	@ 0x80000
 80003cc:	6153      	str	r3, [r2, #20]
 80003ce:	4b2d      	ldr	r3, [pc, #180]	@ (8000484 <MX_GPIO_Init+0xd8>)
 80003d0:	695b      	ldr	r3, [r3, #20]
 80003d2:	f403 2300 	and.w	r3, r3, #524288	@ 0x80000
 80003d6:	613b      	str	r3, [r7, #16]
 80003d8:	693b      	ldr	r3, [r7, #16]
  __HAL_RCC_GPIOF_CLK_ENABLE();
 80003da:	4b2a      	ldr	r3, [pc, #168]	@ (8000484 <MX_GPIO_Init+0xd8>)
 80003dc:	695b      	ldr	r3, [r3, #20]
 80003de:	4a29      	ldr	r2, [pc, #164]	@ (8000484 <MX_GPIO_Init+0xd8>)
 80003e0:	f443 0380 	orr.w	r3, r3, #4194304	@ 0x400000
 80003e4:	6153      	str	r3, [r2, #20]
 80003e6:	4b27      	ldr	r3, [pc, #156]	@ (8000484 <MX_GPIO_Init+0xd8>)
 80003e8:	695b      	ldr	r3, [r3, #20]
 80003ea:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 80003ee:	60fb      	str	r3, [r7, #12]
 80003f0:	68fb      	ldr	r3, [r7, #12]
  __HAL_RCC_GPIOA_CLK_ENABLE();
 80003f2:	4b24      	ldr	r3, [pc, #144]	@ (8000484 <MX_GPIO_Init+0xd8>)
 80003f4:	695b      	ldr	r3, [r3, #20]
 80003f6:	4a23      	ldr	r2, [pc, #140]	@ (8000484 <MX_GPIO_Init+0xd8>)
 80003f8:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 80003fc:	6153      	str	r3, [r2, #20]
 80003fe:	4b21      	ldr	r3, [pc, #132]	@ (8000484 <MX_GPIO_Init+0xd8>)
 8000400:	695b      	ldr	r3, [r3, #20]
 8000402:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8000406:	60bb      	str	r3, [r7, #8]
 8000408:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_GPIOB_CLK_ENABLE();
 800040a:	4b1e      	ldr	r3, [pc, #120]	@ (8000484 <MX_GPIO_Init+0xd8>)
 800040c:	695b      	ldr	r3, [r3, #20]
 800040e:	4a1d      	ldr	r2, [pc, #116]	@ (8000484 <MX_GPIO_Init+0xd8>)
 8000410:	f443 2380 	orr.w	r3, r3, #262144	@ 0x40000
 8000414:	6153      	str	r3, [r2, #20]
 8000416:	4b1b      	ldr	r3, [pc, #108]	@ (8000484 <MX_GPIO_Init+0xd8>)
 8000418:	695b      	ldr	r3, [r3, #20]
 800041a:	f403 2380 	and.w	r3, r3, #262144	@ 0x40000
 800041e:	607b      	str	r3, [r7, #4]
 8000420:	687b      	ldr	r3, [r7, #4]

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOB, GPIO_PIN_1|GPIO_PIN_12|GPIO_PIN_6, GPIO_PIN_RESET);
 8000422:	2200      	movs	r2, #0
 8000424:	f241 0142 	movw	r1, #4162	@ 0x1042
 8000428:	4817      	ldr	r0, [pc, #92]	@ (8000488 <MX_GPIO_Init+0xdc>)
 800042a:	f000 fc5f 	bl	8000cec <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOA, GPIO_PIN_11|GPIO_PIN_12, GPIO_PIN_RESET);
 800042e:	2200      	movs	r2, #0
 8000430:	f44f 51c0 	mov.w	r1, #6144	@ 0x1800
 8000434:	f04f 4090 	mov.w	r0, #1207959552	@ 0x48000000
 8000438:	f000 fc58 	bl	8000cec <HAL_GPIO_WritePin>

  /*Configure GPIO pins : PB1 PB12 PB6 */
  GPIO_InitStruct.Pin = GPIO_PIN_1|GPIO_PIN_12|GPIO_PIN_6;
 800043c:	f241 0342 	movw	r3, #4162	@ 0x1042
 8000440:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8000442:	2301      	movs	r3, #1
 8000444:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000446:	2300      	movs	r3, #0
 8000448:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 800044a:	2300      	movs	r3, #0
 800044c:	623b      	str	r3, [r7, #32]
  HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 800044e:	f107 0314 	add.w	r3, r7, #20
 8000452:	4619      	mov	r1, r3
 8000454:	480c      	ldr	r0, [pc, #48]	@ (8000488 <MX_GPIO_Init+0xdc>)
 8000456:	f000 fabf 	bl	80009d8 <HAL_GPIO_Init>

  /*Configure GPIO pins : PA11 PA12 */
  GPIO_InitStruct.Pin = GPIO_PIN_11|GPIO_PIN_12;
 800045a:	f44f 53c0 	mov.w	r3, #6144	@ 0x1800
 800045e:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8000460:	2301      	movs	r3, #1
 8000462:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000464:	2300      	movs	r3, #0
 8000466:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8000468:	2300      	movs	r3, #0
 800046a:	623b      	str	r3, [r7, #32]
  HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 800046c:	f107 0314 	add.w	r3, r7, #20
 8000470:	4619      	mov	r1, r3
 8000472:	f04f 4090 	mov.w	r0, #1207959552	@ 0x48000000
 8000476:	f000 faaf 	bl	80009d8 <HAL_GPIO_Init>

  /* USER CODE BEGIN MX_GPIO_Init_2 */

  /* USER CODE END MX_GPIO_Init_2 */
}
 800047a:	bf00      	nop
 800047c:	3728      	adds	r7, #40	@ 0x28
 800047e:	46bd      	mov	sp, r7
 8000480:	bd80      	pop	{r7, pc}
 8000482:	bf00      	nop
 8000484:	40021000 	.word	0x40021000
 8000488:	48000400 	.word	0x48000400

0800048c <storage_init>:

/* USER CODE BEGIN 4 */
sys_status_t storage_init(){
 800048c:	b480      	push	{r7}
 800048e:	af00      	add	r7, sp, #0
	return ERR;
 8000490:	2302      	movs	r3, #2
}
 8000492:	4618      	mov	r0, r3
 8000494:	46bd      	mov	sp, r7
 8000496:	f85d 7b04 	ldr.w	r7, [sp], #4
 800049a:	4770      	bx	lr

0800049c <sensor_init>:


sys_status_t sensor_init() {
 800049c:	b480      	push	{r7}
 800049e:	af00      	add	r7, sp, #0
	return ERR;
 80004a0:	2302      	movs	r3, #2
}
 80004a2:	4618      	mov	r0, r3
 80004a4:	46bd      	mov	sp, r7
 80004a6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80004aa:	4770      	bx	lr

080004ac <storage_error>:


sys_status_t storage_error(int max_retries) {
 80004ac:	b480      	push	{r7}
 80004ae:	b083      	sub	sp, #12
 80004b0:	af00      	add	r7, sp, #0
 80004b2:	6078      	str	r0, [r7, #4]
	return ERR;
 80004b4:	2302      	movs	r3, #2
}
 80004b6:	4618      	mov	r0, r3
 80004b8:	370c      	adds	r7, #12
 80004ba:	46bd      	mov	sp, r7
 80004bc:	f85d 7b04 	ldr.w	r7, [sp], #4
 80004c0:	4770      	bx	lr
	...

080004c4 <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
 80004c4:	b580      	push	{r7, lr}
 80004c6:	b082      	sub	sp, #8
 80004c8:	af00      	add	r7, sp, #0
  \details Disables IRQ interrupts by setting the I-bit in the CPSR.
           Can only be executed in Privileged modes.
 */
__STATIC_FORCEINLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
 80004ca:	b672      	cpsid	i
}
 80004cc:	bf00      	nop
  /* USER CODE BEGIN Error_Handler_Debug */
  /* User can add his own implementation to report the HAL error return state */
  __disable_irq();
  while (1)
  {
	  HAL_GPIO_TogglePin(STATUS_LED_PORT, STATUS_LED_PIN);
 80004ce:	2102      	movs	r1, #2
 80004d0:	4807      	ldr	r0, [pc, #28]	@ (80004f0 <Error_Handler+0x2c>)
 80004d2:	f000 fc23 	bl	8000d1c <HAL_GPIO_TogglePin>

	  // Make the LED blink, HAL_DELAY() was just disabled by __disable_irq();
	  for (volatile uint32_t i = 0; i < 2500000; i++)
 80004d6:	2300      	movs	r3, #0
 80004d8:	607b      	str	r3, [r7, #4]
 80004da:	e003      	b.n	80004e4 <Error_Handler+0x20>
	  {
		  __NOP();
 80004dc:	bf00      	nop
	  for (volatile uint32_t i = 0; i < 2500000; i++)
 80004de:	687b      	ldr	r3, [r7, #4]
 80004e0:	3301      	adds	r3, #1
 80004e2:	607b      	str	r3, [r7, #4]
 80004e4:	687b      	ldr	r3, [r7, #4]
 80004e6:	4a03      	ldr	r2, [pc, #12]	@ (80004f4 <Error_Handler+0x30>)
 80004e8:	4293      	cmp	r3, r2
 80004ea:	d3f7      	bcc.n	80004dc <Error_Handler+0x18>
	  HAL_GPIO_TogglePin(STATUS_LED_PORT, STATUS_LED_PIN);
 80004ec:	e7ef      	b.n	80004ce <Error_Handler+0xa>
 80004ee:	bf00      	nop
 80004f0:	48000400 	.word	0x48000400
 80004f4:	002625a0 	.word	0x002625a0

080004f8 <HAL_MspInit>:
/* USER CODE END 0 */
/**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 80004f8:	b580      	push	{r7, lr}
 80004fa:	b082      	sub	sp, #8
 80004fc:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_SYSCFG_CLK_ENABLE();
 80004fe:	4b0f      	ldr	r3, [pc, #60]	@ (800053c <HAL_MspInit+0x44>)
 8000500:	699b      	ldr	r3, [r3, #24]
 8000502:	4a0e      	ldr	r2, [pc, #56]	@ (800053c <HAL_MspInit+0x44>)
 8000504:	f043 0301 	orr.w	r3, r3, #1
 8000508:	6193      	str	r3, [r2, #24]
 800050a:	4b0c      	ldr	r3, [pc, #48]	@ (800053c <HAL_MspInit+0x44>)
 800050c:	699b      	ldr	r3, [r3, #24]
 800050e:	f003 0301 	and.w	r3, r3, #1
 8000512:	607b      	str	r3, [r7, #4]
 8000514:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_PWR_CLK_ENABLE();
 8000516:	4b09      	ldr	r3, [pc, #36]	@ (800053c <HAL_MspInit+0x44>)
 8000518:	69db      	ldr	r3, [r3, #28]
 800051a:	4a08      	ldr	r2, [pc, #32]	@ (800053c <HAL_MspInit+0x44>)
 800051c:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8000520:	61d3      	str	r3, [r2, #28]
 8000522:	4b06      	ldr	r3, [pc, #24]	@ (800053c <HAL_MspInit+0x44>)
 8000524:	69db      	ldr	r3, [r3, #28]
 8000526:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 800052a:	603b      	str	r3, [r7, #0]
 800052c:	683b      	ldr	r3, [r7, #0]

  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_0);
 800052e:	2007      	movs	r0, #7
 8000530:	f000 fa1e 	bl	8000970 <HAL_NVIC_SetPriorityGrouping>
  /* System interrupt init*/

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 8000534:	bf00      	nop
 8000536:	3708      	adds	r7, #8
 8000538:	46bd      	mov	sp, r7
 800053a:	bd80      	pop	{r7, pc}
 800053c:	40021000 	.word	0x40021000

08000540 <HAL_SPI_MspInit>:
  * This function configures the hardware resources used in this example
  * @param hspi: SPI handle pointer
  * @retval None
  */
void HAL_SPI_MspInit(SPI_HandleTypeDef* hspi)
{
 8000540:	b580      	push	{r7, lr}
 8000542:	b08c      	sub	sp, #48	@ 0x30
 8000544:	af00      	add	r7, sp, #0
 8000546:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8000548:	f107 031c 	add.w	r3, r7, #28
 800054c:	2200      	movs	r2, #0
 800054e:	601a      	str	r2, [r3, #0]
 8000550:	605a      	str	r2, [r3, #4]
 8000552:	609a      	str	r2, [r3, #8]
 8000554:	60da      	str	r2, [r3, #12]
 8000556:	611a      	str	r2, [r3, #16]
  if(hspi->Instance==SPI1)
 8000558:	687b      	ldr	r3, [r7, #4]
 800055a:	681b      	ldr	r3, [r3, #0]
 800055c:	4a3d      	ldr	r2, [pc, #244]	@ (8000654 <HAL_SPI_MspInit+0x114>)
 800055e:	4293      	cmp	r3, r2
 8000560:	d129      	bne.n	80005b6 <HAL_SPI_MspInit+0x76>
  {
    /* USER CODE BEGIN SPI1_MspInit 0 */

    /* USER CODE END SPI1_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_SPI1_CLK_ENABLE();
 8000562:	4b3d      	ldr	r3, [pc, #244]	@ (8000658 <HAL_SPI_MspInit+0x118>)
 8000564:	699b      	ldr	r3, [r3, #24]
 8000566:	4a3c      	ldr	r2, [pc, #240]	@ (8000658 <HAL_SPI_MspInit+0x118>)
 8000568:	f443 5380 	orr.w	r3, r3, #4096	@ 0x1000
 800056c:	6193      	str	r3, [r2, #24]
 800056e:	4b3a      	ldr	r3, [pc, #232]	@ (8000658 <HAL_SPI_MspInit+0x118>)
 8000570:	699b      	ldr	r3, [r3, #24]
 8000572:	f403 5380 	and.w	r3, r3, #4096	@ 0x1000
 8000576:	61bb      	str	r3, [r7, #24]
 8000578:	69bb      	ldr	r3, [r7, #24]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 800057a:	4b37      	ldr	r3, [pc, #220]	@ (8000658 <HAL_SPI_MspInit+0x118>)
 800057c:	695b      	ldr	r3, [r3, #20]
 800057e:	4a36      	ldr	r2, [pc, #216]	@ (8000658 <HAL_SPI_MspInit+0x118>)
 8000580:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 8000584:	6153      	str	r3, [r2, #20]
 8000586:	4b34      	ldr	r3, [pc, #208]	@ (8000658 <HAL_SPI_MspInit+0x118>)
 8000588:	695b      	ldr	r3, [r3, #20]
 800058a:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 800058e:	617b      	str	r3, [r7, #20]
 8000590:	697b      	ldr	r3, [r7, #20]
    /**SPI1 GPIO Configuration
    PA5     ------> SPI1_SCK
    PA6     ------> SPI1_MISO
    PA7     ------> SPI1_MOSI
    */
    GPIO_InitStruct.Pin = GPIO_PIN_5|GPIO_PIN_6|GPIO_PIN_7;
 8000592:	23e0      	movs	r3, #224	@ 0xe0
 8000594:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8000596:	2302      	movs	r3, #2
 8000598:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 800059a:	2300      	movs	r3, #0
 800059c:	627b      	str	r3, [r7, #36]	@ 0x24
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_HIGH;
 800059e:	2303      	movs	r3, #3
 80005a0:	62bb      	str	r3, [r7, #40]	@ 0x28
    GPIO_InitStruct.Alternate = GPIO_AF5_SPI1;
 80005a2:	2305      	movs	r3, #5
 80005a4:	62fb      	str	r3, [r7, #44]	@ 0x2c
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 80005a6:	f107 031c 	add.w	r3, r7, #28
 80005aa:	4619      	mov	r1, r3
 80005ac:	f04f 4090 	mov.w	r0, #1207959552	@ 0x48000000
 80005b0:	f000 fa12 	bl	80009d8 <HAL_GPIO_Init>
    /* USER CODE BEGIN SPI2_MspInit 1 */

    /* USER CODE END SPI2_MspInit 1 */
  }

}
 80005b4:	e049      	b.n	800064a <HAL_SPI_MspInit+0x10a>
  else if(hspi->Instance==SPI2)
 80005b6:	687b      	ldr	r3, [r7, #4]
 80005b8:	681b      	ldr	r3, [r3, #0]
 80005ba:	4a28      	ldr	r2, [pc, #160]	@ (800065c <HAL_SPI_MspInit+0x11c>)
 80005bc:	4293      	cmp	r3, r2
 80005be:	d144      	bne.n	800064a <HAL_SPI_MspInit+0x10a>
    __HAL_RCC_SPI2_CLK_ENABLE();
 80005c0:	4b25      	ldr	r3, [pc, #148]	@ (8000658 <HAL_SPI_MspInit+0x118>)
 80005c2:	69db      	ldr	r3, [r3, #28]
 80005c4:	4a24      	ldr	r2, [pc, #144]	@ (8000658 <HAL_SPI_MspInit+0x118>)
 80005c6:	f443 4380 	orr.w	r3, r3, #16384	@ 0x4000
 80005ca:	61d3      	str	r3, [r2, #28]
 80005cc:	4b22      	ldr	r3, [pc, #136]	@ (8000658 <HAL_SPI_MspInit+0x118>)
 80005ce:	69db      	ldr	r3, [r3, #28]
 80005d0:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 80005d4:	613b      	str	r3, [r7, #16]
 80005d6:	693b      	ldr	r3, [r7, #16]
    __HAL_RCC_GPIOF_CLK_ENABLE();
 80005d8:	4b1f      	ldr	r3, [pc, #124]	@ (8000658 <HAL_SPI_MspInit+0x118>)
 80005da:	695b      	ldr	r3, [r3, #20]
 80005dc:	4a1e      	ldr	r2, [pc, #120]	@ (8000658 <HAL_SPI_MspInit+0x118>)
 80005de:	f443 0380 	orr.w	r3, r3, #4194304	@ 0x400000
 80005e2:	6153      	str	r3, [r2, #20]
 80005e4:	4b1c      	ldr	r3, [pc, #112]	@ (8000658 <HAL_SPI_MspInit+0x118>)
 80005e6:	695b      	ldr	r3, [r3, #20]
 80005e8:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 80005ec:	60fb      	str	r3, [r7, #12]
 80005ee:	68fb      	ldr	r3, [r7, #12]
    __HAL_RCC_GPIOB_CLK_ENABLE();
 80005f0:	4b19      	ldr	r3, [pc, #100]	@ (8000658 <HAL_SPI_MspInit+0x118>)
 80005f2:	695b      	ldr	r3, [r3, #20]
 80005f4:	4a18      	ldr	r2, [pc, #96]	@ (8000658 <HAL_SPI_MspInit+0x118>)
 80005f6:	f443 2380 	orr.w	r3, r3, #262144	@ 0x40000
 80005fa:	6153      	str	r3, [r2, #20]
 80005fc:	4b16      	ldr	r3, [pc, #88]	@ (8000658 <HAL_SPI_MspInit+0x118>)
 80005fe:	695b      	ldr	r3, [r3, #20]
 8000600:	f403 2380 	and.w	r3, r3, #262144	@ 0x40000
 8000604:	60bb      	str	r3, [r7, #8]
 8000606:	68bb      	ldr	r3, [r7, #8]
    GPIO_InitStruct.Pin = GPIO_PIN_1;
 8000608:	2302      	movs	r3, #2
 800060a:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 800060c:	2302      	movs	r3, #2
 800060e:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000610:	2300      	movs	r3, #0
 8000612:	627b      	str	r3, [r7, #36]	@ 0x24
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_HIGH;
 8000614:	2303      	movs	r3, #3
 8000616:	62bb      	str	r3, [r7, #40]	@ 0x28
    GPIO_InitStruct.Alternate = GPIO_AF5_SPI2;
 8000618:	2305      	movs	r3, #5
 800061a:	62fb      	str	r3, [r7, #44]	@ 0x2c
    HAL_GPIO_Init(GPIOF, &GPIO_InitStruct);
 800061c:	f107 031c 	add.w	r3, r7, #28
 8000620:	4619      	mov	r1, r3
 8000622:	480f      	ldr	r0, [pc, #60]	@ (8000660 <HAL_SPI_MspInit+0x120>)
 8000624:	f000 f9d8 	bl	80009d8 <HAL_GPIO_Init>
    GPIO_InitStruct.Pin = GPIO_PIN_14|GPIO_PIN_15;
 8000628:	f44f 4340 	mov.w	r3, #49152	@ 0xc000
 800062c:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 800062e:	2302      	movs	r3, #2
 8000630:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000632:	2300      	movs	r3, #0
 8000634:	627b      	str	r3, [r7, #36]	@ 0x24
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_HIGH;
 8000636:	2303      	movs	r3, #3
 8000638:	62bb      	str	r3, [r7, #40]	@ 0x28
    GPIO_InitStruct.Alternate = GPIO_AF5_SPI2;
 800063a:	2305      	movs	r3, #5
 800063c:	62fb      	str	r3, [r7, #44]	@ 0x2c
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 800063e:	f107 031c 	add.w	r3, r7, #28
 8000642:	4619      	mov	r1, r3
 8000644:	4807      	ldr	r0, [pc, #28]	@ (8000664 <HAL_SPI_MspInit+0x124>)
 8000646:	f000 f9c7 	bl	80009d8 <HAL_GPIO_Init>
}
 800064a:	bf00      	nop
 800064c:	3730      	adds	r7, #48	@ 0x30
 800064e:	46bd      	mov	sp, r7
 8000650:	bd80      	pop	{r7, pc}
 8000652:	bf00      	nop
 8000654:	40013000 	.word	0x40013000
 8000658:	40021000 	.word	0x40021000
 800065c:	40003800 	.word	0x40003800
 8000660:	48001400 	.word	0x48001400
 8000664:	48000400 	.word	0x48000400

08000668 <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 8000668:	b480      	push	{r7}
 800066a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
   while (1)
 800066c:	bf00      	nop
 800066e:	e7fd      	b.n	800066c <NMI_Handler+0x4>

08000670 <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 8000670:	b480      	push	{r7}
 8000672:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 8000674:	bf00      	nop
 8000676:	e7fd      	b.n	8000674 <HardFault_Handler+0x4>

08000678 <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 8000678:	b480      	push	{r7}
 800067a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 800067c:	bf00      	nop
 800067e:	e7fd      	b.n	800067c <MemManage_Handler+0x4>

08000680 <BusFault_Handler>:

/**
  * @brief This function handles Pre-fetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 8000680:	b480      	push	{r7}
 8000682:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 8000684:	bf00      	nop
 8000686:	e7fd      	b.n	8000684 <BusFault_Handler+0x4>

08000688 <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 8000688:	b480      	push	{r7}
 800068a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 800068c:	bf00      	nop
 800068e:	e7fd      	b.n	800068c <UsageFault_Handler+0x4>

08000690 <SVC_Handler>:

/**
  * @brief This function handles System service call via SWI instruction.
  */
void SVC_Handler(void)
{
 8000690:	b480      	push	{r7}
 8000692:	af00      	add	r7, sp, #0

  /* USER CODE END SVCall_IRQn 0 */
  /* USER CODE BEGIN SVCall_IRQn 1 */

  /* USER CODE END SVCall_IRQn 1 */
}
 8000694:	bf00      	nop
 8000696:	46bd      	mov	sp, r7
 8000698:	f85d 7b04 	ldr.w	r7, [sp], #4
 800069c:	4770      	bx	lr

0800069e <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 800069e:	b480      	push	{r7}
 80006a0:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 80006a2:	bf00      	nop
 80006a4:	46bd      	mov	sp, r7
 80006a6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80006aa:	4770      	bx	lr

080006ac <PendSV_Handler>:

/**
  * @brief This function handles Pendable request for system service.
  */
void PendSV_Handler(void)
{
 80006ac:	b480      	push	{r7}
 80006ae:	af00      	add	r7, sp, #0

  /* USER CODE END PendSV_IRQn 0 */
  /* USER CODE BEGIN PendSV_IRQn 1 */

  /* USER CODE END PendSV_IRQn 1 */
}
 80006b0:	bf00      	nop
 80006b2:	46bd      	mov	sp, r7
 80006b4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80006b8:	4770      	bx	lr

080006ba <SysTick_Handler>:

/**
  * @brief This function handles System tick timer.
  */
void SysTick_Handler(void)
{
 80006ba:	b580      	push	{r7, lr}
 80006bc:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SysTick_IRQn 0 */

  /* USER CODE END SysTick_IRQn 0 */
  HAL_IncTick();
 80006be:	f000 f885 	bl	80007cc <HAL_IncTick>
  /* USER CODE BEGIN SysTick_IRQn 1 */

  /* USER CODE END SysTick_IRQn 1 */
}
 80006c2:	bf00      	nop
 80006c4:	bd80      	pop	{r7, pc}
	...

080006c8 <SystemInit>:
  * @brief  Setup the microcontroller system
  * @param  None
  * @retval None
  */
void SystemInit(void)
{
 80006c8:	b480      	push	{r7}
 80006ca:	af00      	add	r7, sp, #0
/* FPU settings --------------------------------------------------------------*/
#if (__FPU_PRESENT == 1) && (__FPU_USED == 1)
  SCB->CPACR |= ((3UL << 10*2)|(3UL << 11*2));  /* set CP10 and CP11 Full Access */
 80006cc:	4b06      	ldr	r3, [pc, #24]	@ (80006e8 <SystemInit+0x20>)
 80006ce:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 80006d2:	4a05      	ldr	r2, [pc, #20]	@ (80006e8 <SystemInit+0x20>)
 80006d4:	f443 0370 	orr.w	r3, r3, #15728640	@ 0xf00000
 80006d8:	f8c2 3088 	str.w	r3, [r2, #136]	@ 0x88

  /* Configure the Vector Table location -------------------------------------*/
#if defined(USER_VECT_TAB_ADDRESS)
  SCB->VTOR = VECT_TAB_BASE_ADDRESS | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal SRAM */
#endif /* USER_VECT_TAB_ADDRESS */
}
 80006dc:	bf00      	nop
 80006de:	46bd      	mov	sp, r7
 80006e0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80006e4:	4770      	bx	lr
 80006e6:	bf00      	nop
 80006e8:	e000ed00 	.word	0xe000ed00

080006ec <Reset_Handler>:

    .section	.text.Reset_Handler
	.weak	Reset_Handler
	.type	Reset_Handler, %function
Reset_Handler:
  ldr   sp, =_estack    /* Atollic update: set stack pointer */
 80006ec:	f8df d034 	ldr.w	sp, [pc, #52]	@ 8000724 <LoopForever+0x2>
  
/* Call the clock system initialization function.*/
    bl  SystemInit
 80006f0:	f7ff ffea 	bl	80006c8 <SystemInit>

/* Copy the data segment initializers from flash to SRAM */
  ldr r0, =_sdata
 80006f4:	480c      	ldr	r0, [pc, #48]	@ (8000728 <LoopForever+0x6>)
  ldr r1, =_edata
 80006f6:	490d      	ldr	r1, [pc, #52]	@ (800072c <LoopForever+0xa>)
  ldr r2, =_sidata
 80006f8:	4a0d      	ldr	r2, [pc, #52]	@ (8000730 <LoopForever+0xe>)
  movs r3, #0
 80006fa:	2300      	movs	r3, #0
  b LoopCopyDataInit
 80006fc:	e002      	b.n	8000704 <LoopCopyDataInit>

080006fe <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 80006fe:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 8000700:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 8000702:	3304      	adds	r3, #4

08000704 <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 8000704:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 8000706:	428c      	cmp	r4, r1
  bcc CopyDataInit
 8000708:	d3f9      	bcc.n	80006fe <CopyDataInit>
  
/* Zero fill the bss segment. */
  ldr r2, =_sbss
 800070a:	4a0a      	ldr	r2, [pc, #40]	@ (8000734 <LoopForever+0x12>)
  ldr r4, =_ebss
 800070c:	4c0a      	ldr	r4, [pc, #40]	@ (8000738 <LoopForever+0x16>)
  movs r3, #0
 800070e:	2300      	movs	r3, #0
  b LoopFillZerobss
 8000710:	e001      	b.n	8000716 <LoopFillZerobss>

08000712 <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 8000712:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 8000714:	3204      	adds	r2, #4

08000716 <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 8000716:	42a2      	cmp	r2, r4
  bcc FillZerobss
 8000718:	d3fb      	bcc.n	8000712 <FillZerobss>

/* Call static constructors */
    bl __libc_init_array
 800071a:	f001 fdb3 	bl	8002284 <__libc_init_array>
/* Call the application's entry point.*/
	bl	main
 800071e:	f7ff fd59 	bl	80001d4 <main>

08000722 <LoopForever>:

LoopForever:
    b LoopForever
 8000722:	e7fe      	b.n	8000722 <LoopForever>
  ldr   sp, =_estack    /* Atollic update: set stack pointer */
 8000724:	20010000 	.word	0x20010000
  ldr r0, =_sdata
 8000728:	20000000 	.word	0x20000000
  ldr r1, =_edata
 800072c:	2000000c 	.word	0x2000000c
  ldr r2, =_sidata
 8000730:	0800231c 	.word	0x0800231c
  ldr r2, =_sbss
 8000734:	2000000c 	.word	0x2000000c
  ldr r4, =_ebss
 8000738:	200000f4 	.word	0x200000f4

0800073c <ADC1_2_IRQHandler>:
 * @retval : None
*/
    .section	.text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
	b	Infinite_Loop
 800073c:	e7fe      	b.n	800073c <ADC1_2_IRQHandler>
	...

08000740 <HAL_Init>:
  *         In the default implementation,Systick is used as source of time base.
  *       The tick variable is incremented each 1ms in its ISR.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 8000740:	b580      	push	{r7, lr}
 8000742:	af00      	add	r7, sp, #0
  /* Configure Flash prefetch */
#if (PREFETCH_ENABLE != 0U)
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
 8000744:	4b08      	ldr	r3, [pc, #32]	@ (8000768 <HAL_Init+0x28>)
 8000746:	681b      	ldr	r3, [r3, #0]
 8000748:	4a07      	ldr	r2, [pc, #28]	@ (8000768 <HAL_Init+0x28>)
 800074a:	f043 0310 	orr.w	r3, r3, #16
 800074e:	6013      	str	r3, [r2, #0]
#endif /* PREFETCH_ENABLE */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 8000750:	2003      	movs	r0, #3
 8000752:	f000 f90d 	bl	8000970 <HAL_NVIC_SetPriorityGrouping>

  /* Enable systick and configure 1ms tick (default clock after Reset is HSI) */
  HAL_InitTick(TICK_INT_PRIORITY);
 8000756:	2000      	movs	r0, #0
 8000758:	f000 f808 	bl	800076c <HAL_InitTick>

  /* Init the low level hardware */
  HAL_MspInit();
 800075c:	f7ff fecc 	bl	80004f8 <HAL_MspInit>

  /* Return function status */
  return HAL_OK;
 8000760:	2300      	movs	r3, #0
}
 8000762:	4618      	mov	r0, r3
 8000764:	bd80      	pop	{r7, pc}
 8000766:	bf00      	nop
 8000768:	40022000 	.word	0x40022000

0800076c <HAL_InitTick>:
  *         implementation  in user file.
  * @param TickPriority Tick interrupt priority.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 800076c:	b580      	push	{r7, lr}
 800076e:	b082      	sub	sp, #8
 8000770:	af00      	add	r7, sp, #0
 8000772:	6078      	str	r0, [r7, #4]
  /* Configure the SysTick to have interrupt in 1ms time basis*/
  if (HAL_SYSTICK_Config(SystemCoreClock / (1000U / uwTickFreq)) > 0U)
 8000774:	4b12      	ldr	r3, [pc, #72]	@ (80007c0 <HAL_InitTick+0x54>)
 8000776:	681a      	ldr	r2, [r3, #0]
 8000778:	4b12      	ldr	r3, [pc, #72]	@ (80007c4 <HAL_InitTick+0x58>)
 800077a:	781b      	ldrb	r3, [r3, #0]
 800077c:	4619      	mov	r1, r3
 800077e:	f44f 737a 	mov.w	r3, #1000	@ 0x3e8
 8000782:	fbb3 f3f1 	udiv	r3, r3, r1
 8000786:	fbb2 f3f3 	udiv	r3, r2, r3
 800078a:	4618      	mov	r0, r3
 800078c:	f000 f917 	bl	80009be <HAL_SYSTICK_Config>
 8000790:	4603      	mov	r3, r0
 8000792:	2b00      	cmp	r3, #0
 8000794:	d001      	beq.n	800079a <HAL_InitTick+0x2e>
  {
    return HAL_ERROR;
 8000796:	2301      	movs	r3, #1
 8000798:	e00e      	b.n	80007b8 <HAL_InitTick+0x4c>
  }

  /* Configure the SysTick IRQ priority */
  if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 800079a:	687b      	ldr	r3, [r7, #4]
 800079c:	2b0f      	cmp	r3, #15
 800079e:	d80a      	bhi.n	80007b6 <HAL_InitTick+0x4a>
  {
    HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0U);
 80007a0:	2200      	movs	r2, #0
 80007a2:	6879      	ldr	r1, [r7, #4]
 80007a4:	f04f 30ff 	mov.w	r0, #4294967295	@ 0xffffffff
 80007a8:	f000 f8ed 	bl	8000986 <HAL_NVIC_SetPriority>
    uwTickPrio = TickPriority;
 80007ac:	4a06      	ldr	r2, [pc, #24]	@ (80007c8 <HAL_InitTick+0x5c>)
 80007ae:	687b      	ldr	r3, [r7, #4]
 80007b0:	6013      	str	r3, [r2, #0]
  else
  {
    return HAL_ERROR;
  }
   /* Return function status */
  return HAL_OK;
 80007b2:	2300      	movs	r3, #0
 80007b4:	e000      	b.n	80007b8 <HAL_InitTick+0x4c>
    return HAL_ERROR;
 80007b6:	2301      	movs	r3, #1
}
 80007b8:	4618      	mov	r0, r3
 80007ba:	3708      	adds	r7, #8
 80007bc:	46bd      	mov	sp, r7
 80007be:	bd80      	pop	{r7, pc}
 80007c0:	20000000 	.word	0x20000000
 80007c4:	20000008 	.word	0x20000008
 80007c8:	20000004 	.word	0x20000004

080007cc <HAL_IncTick>:
  * @note This function is declared as __weak to be overwritten in case of other 
  *         implementations  in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 80007cc:	b480      	push	{r7}
 80007ce:	af00      	add	r7, sp, #0
  uwTick += uwTickFreq;
 80007d0:	4b06      	ldr	r3, [pc, #24]	@ (80007ec <HAL_IncTick+0x20>)
 80007d2:	781b      	ldrb	r3, [r3, #0]
 80007d4:	461a      	mov	r2, r3
 80007d6:	4b06      	ldr	r3, [pc, #24]	@ (80007f0 <HAL_IncTick+0x24>)
 80007d8:	681b      	ldr	r3, [r3, #0]
 80007da:	4413      	add	r3, r2
 80007dc:	4a04      	ldr	r2, [pc, #16]	@ (80007f0 <HAL_IncTick+0x24>)
 80007de:	6013      	str	r3, [r2, #0]
}
 80007e0:	bf00      	nop
 80007e2:	46bd      	mov	sp, r7
 80007e4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80007e8:	4770      	bx	lr
 80007ea:	bf00      	nop
 80007ec:	20000008 	.word	0x20000008
 80007f0:	200000f0 	.word	0x200000f0

080007f4 <HAL_GetTick>:
  * @note   The function is declared as __Weak  to be overwritten  in case of other 
  *         implementations  in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 80007f4:	b480      	push	{r7}
 80007f6:	af00      	add	r7, sp, #0
  return uwTick;  
 80007f8:	4b03      	ldr	r3, [pc, #12]	@ (8000808 <HAL_GetTick+0x14>)
 80007fa:	681b      	ldr	r3, [r3, #0]
}
 80007fc:	4618      	mov	r0, r3
 80007fe:	46bd      	mov	sp, r7
 8000800:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000804:	4770      	bx	lr
 8000806:	bf00      	nop
 8000808:	200000f0 	.word	0x200000f0

0800080c <__NVIC_SetPriorityGrouping>:
           In case of a conflict between priority grouping and available
           priority bits (__NVIC_PRIO_BITS), the smallest possible priority group is set.
  \param [in]      PriorityGroup  Priority grouping field.
 */
__STATIC_INLINE void __NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 800080c:	b480      	push	{r7}
 800080e:	b085      	sub	sp, #20
 8000810:	af00      	add	r7, sp, #0
 8000812:	6078      	str	r0, [r7, #4]
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 8000814:	687b      	ldr	r3, [r7, #4]
 8000816:	f003 0307 	and.w	r3, r3, #7
 800081a:	60fb      	str	r3, [r7, #12]

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 800081c:	4b0c      	ldr	r3, [pc, #48]	@ (8000850 <__NVIC_SetPriorityGrouping+0x44>)
 800081e:	68db      	ldr	r3, [r3, #12]
 8000820:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 8000822:	68ba      	ldr	r2, [r7, #8]
 8000824:	f64f 03ff 	movw	r3, #63743	@ 0xf8ff
 8000828:	4013      	ands	r3, r2
 800082a:	60bb      	str	r3, [r7, #8]
  reg_value  =  (reg_value                                   |
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos)  );              /* Insert write key and priority group */
 800082c:	68fb      	ldr	r3, [r7, #12]
 800082e:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 8000830:	68bb      	ldr	r3, [r7, #8]
 8000832:	4313      	orrs	r3, r2
  reg_value  =  (reg_value                                   |
 8000834:	f043 63bf 	orr.w	r3, r3, #100139008	@ 0x5f80000
 8000838:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 800083c:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 800083e:	4a04      	ldr	r2, [pc, #16]	@ (8000850 <__NVIC_SetPriorityGrouping+0x44>)
 8000840:	68bb      	ldr	r3, [r7, #8]
 8000842:	60d3      	str	r3, [r2, #12]
}
 8000844:	bf00      	nop
 8000846:	3714      	adds	r7, #20
 8000848:	46bd      	mov	sp, r7
 800084a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800084e:	4770      	bx	lr
 8000850:	e000ed00 	.word	0xe000ed00

08000854 <__NVIC_GetPriorityGrouping>:
  \brief   Get Priority Grouping
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t __NVIC_GetPriorityGrouping(void)
{
 8000854:	b480      	push	{r7}
 8000856:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 8000858:	4b04      	ldr	r3, [pc, #16]	@ (800086c <__NVIC_GetPriorityGrouping+0x18>)
 800085a:	68db      	ldr	r3, [r3, #12]
 800085c:	0a1b      	lsrs	r3, r3, #8
 800085e:	f003 0307 	and.w	r3, r3, #7
}
 8000862:	4618      	mov	r0, r3
 8000864:	46bd      	mov	sp, r7
 8000866:	f85d 7b04 	ldr.w	r7, [sp], #4
 800086a:	4770      	bx	lr
 800086c:	e000ed00 	.word	0xe000ed00

08000870 <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 8000870:	b480      	push	{r7}
 8000872:	b083      	sub	sp, #12
 8000874:	af00      	add	r7, sp, #0
 8000876:	4603      	mov	r3, r0
 8000878:	6039      	str	r1, [r7, #0]
 800087a:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 800087c:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8000880:	2b00      	cmp	r3, #0
 8000882:	db0a      	blt.n	800089a <__NVIC_SetPriority+0x2a>
  {
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8000884:	683b      	ldr	r3, [r7, #0]
 8000886:	b2da      	uxtb	r2, r3
 8000888:	490c      	ldr	r1, [pc, #48]	@ (80008bc <__NVIC_SetPriority+0x4c>)
 800088a:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800088e:	0112      	lsls	r2, r2, #4
 8000890:	b2d2      	uxtb	r2, r2
 8000892:	440b      	add	r3, r1
 8000894:	f883 2300 	strb.w	r2, [r3, #768]	@ 0x300
  }
  else
  {
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
  }
}
 8000898:	e00a      	b.n	80008b0 <__NVIC_SetPriority+0x40>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 800089a:	683b      	ldr	r3, [r7, #0]
 800089c:	b2da      	uxtb	r2, r3
 800089e:	4908      	ldr	r1, [pc, #32]	@ (80008c0 <__NVIC_SetPriority+0x50>)
 80008a0:	79fb      	ldrb	r3, [r7, #7]
 80008a2:	f003 030f 	and.w	r3, r3, #15
 80008a6:	3b04      	subs	r3, #4
 80008a8:	0112      	lsls	r2, r2, #4
 80008aa:	b2d2      	uxtb	r2, r2
 80008ac:	440b      	add	r3, r1
 80008ae:	761a      	strb	r2, [r3, #24]
}
 80008b0:	bf00      	nop
 80008b2:	370c      	adds	r7, #12
 80008b4:	46bd      	mov	sp, r7
 80008b6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80008ba:	4770      	bx	lr
 80008bc:	e000e100 	.word	0xe000e100
 80008c0:	e000ed00 	.word	0xe000ed00

080008c4 <NVIC_EncodePriority>:
  \param [in]   PreemptPriority  Preemptive priority value (starting from 0).
  \param [in]       SubPriority  Subpriority value (starting from 0).
  \return                        Encoded priority. Value can be used in the function \ref NVIC_SetPriority().
 */
__STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uint32_t SubPriority)
{
 80008c4:	b480      	push	{r7}
 80008c6:	b089      	sub	sp, #36	@ 0x24
 80008c8:	af00      	add	r7, sp, #0
 80008ca:	60f8      	str	r0, [r7, #12]
 80008cc:	60b9      	str	r1, [r7, #8]
 80008ce:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 80008d0:	68fb      	ldr	r3, [r7, #12]
 80008d2:	f003 0307 	and.w	r3, r3, #7
 80008d6:	61fb      	str	r3, [r7, #28]
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 80008d8:	69fb      	ldr	r3, [r7, #28]
 80008da:	f1c3 0307 	rsb	r3, r3, #7
 80008de:	2b04      	cmp	r3, #4
 80008e0:	bf28      	it	cs
 80008e2:	2304      	movcs	r3, #4
 80008e4:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 80008e6:	69fb      	ldr	r3, [r7, #28]
 80008e8:	3304      	adds	r3, #4
 80008ea:	2b06      	cmp	r3, #6
 80008ec:	d902      	bls.n	80008f4 <NVIC_EncodePriority+0x30>
 80008ee:	69fb      	ldr	r3, [r7, #28]
 80008f0:	3b03      	subs	r3, #3
 80008f2:	e000      	b.n	80008f6 <NVIC_EncodePriority+0x32>
 80008f4:	2300      	movs	r3, #0
 80008f6:	617b      	str	r3, [r7, #20]

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 80008f8:	f04f 32ff 	mov.w	r2, #4294967295	@ 0xffffffff
 80008fc:	69bb      	ldr	r3, [r7, #24]
 80008fe:	fa02 f303 	lsl.w	r3, r2, r3
 8000902:	43da      	mvns	r2, r3
 8000904:	68bb      	ldr	r3, [r7, #8]
 8000906:	401a      	ands	r2, r3
 8000908:	697b      	ldr	r3, [r7, #20]
 800090a:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 800090c:	f04f 31ff 	mov.w	r1, #4294967295	@ 0xffffffff
 8000910:	697b      	ldr	r3, [r7, #20]
 8000912:	fa01 f303 	lsl.w	r3, r1, r3
 8000916:	43d9      	mvns	r1, r3
 8000918:	687b      	ldr	r3, [r7, #4]
 800091a:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 800091c:	4313      	orrs	r3, r2
         );
}
 800091e:	4618      	mov	r0, r3
 8000920:	3724      	adds	r7, #36	@ 0x24
 8000922:	46bd      	mov	sp, r7
 8000924:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000928:	4770      	bx	lr
	...

0800092c <SysTick_Config>:
  \note    When the variable <b>__Vendor_SysTickConfig</b> is set to 1, then the
           function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.h</b>
           must contain a vendor-specific implementation of this function.
 */
__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
{
 800092c:	b580      	push	{r7, lr}
 800092e:	b082      	sub	sp, #8
 8000930:	af00      	add	r7, sp, #0
 8000932:	6078      	str	r0, [r7, #4]
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 8000934:	687b      	ldr	r3, [r7, #4]
 8000936:	3b01      	subs	r3, #1
 8000938:	f1b3 7f80 	cmp.w	r3, #16777216	@ 0x1000000
 800093c:	d301      	bcc.n	8000942 <SysTick_Config+0x16>
  {
    return (1UL);                                                   /* Reload value impossible */
 800093e:	2301      	movs	r3, #1
 8000940:	e00f      	b.n	8000962 <SysTick_Config+0x36>
  }

  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 8000942:	4a0a      	ldr	r2, [pc, #40]	@ (800096c <SysTick_Config+0x40>)
 8000944:	687b      	ldr	r3, [r7, #4]
 8000946:	3b01      	subs	r3, #1
 8000948:	6053      	str	r3, [r2, #4]
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
 800094a:	210f      	movs	r1, #15
 800094c:	f04f 30ff 	mov.w	r0, #4294967295	@ 0xffffffff
 8000950:	f7ff ff8e 	bl	8000870 <__NVIC_SetPriority>
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 8000954:	4b05      	ldr	r3, [pc, #20]	@ (800096c <SysTick_Config+0x40>)
 8000956:	2200      	movs	r2, #0
 8000958:	609a      	str	r2, [r3, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 800095a:	4b04      	ldr	r3, [pc, #16]	@ (800096c <SysTick_Config+0x40>)
 800095c:	2207      	movs	r2, #7
 800095e:	601a      	str	r2, [r3, #0]
                   SysTick_CTRL_TICKINT_Msk   |
                   SysTick_CTRL_ENABLE_Msk;                         /* Enable SysTick IRQ and SysTick Timer */
  return (0UL);                                                     /* Function successful */
 8000960:	2300      	movs	r3, #0
}
 8000962:	4618      	mov	r0, r3
 8000964:	3708      	adds	r7, #8
 8000966:	46bd      	mov	sp, r7
 8000968:	bd80      	pop	{r7, pc}
 800096a:	bf00      	nop
 800096c:	e000e010 	.word	0xe000e010

08000970 <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ pre-emption is no more possible.
  *         The pending IRQ priority will be managed only by the subpriority.
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8000970:	b580      	push	{r7, lr}
 8000972:	b082      	sub	sp, #8
 8000974:	af00      	add	r7, sp, #0
 8000976:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));

  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 8000978:	6878      	ldr	r0, [r7, #4]
 800097a:	f7ff ff47 	bl	800080c <__NVIC_SetPriorityGrouping>
}
 800097e:	bf00      	nop
 8000980:	3708      	adds	r7, #8
 8000982:	46bd      	mov	sp, r7
 8000984:	bd80      	pop	{r7, pc}

08000986 <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15 as described in the table CORTEX_NVIC_Priority_Table
  *         A lower priority value indicates a higher priority.
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{
 8000986:	b580      	push	{r7, lr}
 8000988:	b086      	sub	sp, #24
 800098a:	af00      	add	r7, sp, #0
 800098c:	4603      	mov	r3, r0
 800098e:	60b9      	str	r1, [r7, #8]
 8000990:	607a      	str	r2, [r7, #4]
 8000992:	73fb      	strb	r3, [r7, #15]
  uint32_t prioritygroup = 0x00U;
 8000994:	2300      	movs	r3, #0
 8000996:	617b      	str	r3, [r7, #20]
  
  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));
  
  prioritygroup = NVIC_GetPriorityGrouping();
 8000998:	f7ff ff5c 	bl	8000854 <__NVIC_GetPriorityGrouping>
 800099c:	6178      	str	r0, [r7, #20]
  
  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 800099e:	687a      	ldr	r2, [r7, #4]
 80009a0:	68b9      	ldr	r1, [r7, #8]
 80009a2:	6978      	ldr	r0, [r7, #20]
 80009a4:	f7ff ff8e 	bl	80008c4 <NVIC_EncodePriority>
 80009a8:	4602      	mov	r2, r0
 80009aa:	f997 300f 	ldrsb.w	r3, [r7, #15]
 80009ae:	4611      	mov	r1, r2
 80009b0:	4618      	mov	r0, r3
 80009b2:	f7ff ff5d 	bl	8000870 <__NVIC_SetPriority>
}
 80009b6:	bf00      	nop
 80009b8:	3718      	adds	r7, #24
 80009ba:	46bd      	mov	sp, r7
 80009bc:	bd80      	pop	{r7, pc}

080009be <HAL_SYSTICK_Config>:
  * @param  TicksNumb Specifies the ticks Number of ticks between two interrupts.
  * @retval status:  - 0  Function succeeded.
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
 80009be:	b580      	push	{r7, lr}
 80009c0:	b082      	sub	sp, #8
 80009c2:	af00      	add	r7, sp, #0
 80009c4:	6078      	str	r0, [r7, #4]
   return SysTick_Config(TicksNumb);
 80009c6:	6878      	ldr	r0, [r7, #4]
 80009c8:	f7ff ffb0 	bl	800092c <SysTick_Config>
 80009cc:	4603      	mov	r3, r0
}
 80009ce:	4618      	mov	r0, r3
 80009d0:	3708      	adds	r7, #8
 80009d2:	46bd      	mov	sp, r7
 80009d4:	bd80      	pop	{r7, pc}
	...

080009d8 <HAL_GPIO_Init>:
  * @param  GPIO_Init pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 80009d8:	b480      	push	{r7}
 80009da:	b087      	sub	sp, #28
 80009dc:	af00      	add	r7, sp, #0
 80009de:	6078      	str	r0, [r7, #4]
 80009e0:	6039      	str	r1, [r7, #0]
  uint32_t position = 0x00u;
 80009e2:	2300      	movs	r3, #0
 80009e4:	617b      	str	r3, [r7, #20]
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));

  /* Configure the port pins */
  while (((GPIO_Init->Pin) >> position) != 0x00u)
 80009e6:	e160      	b.n	8000caa <HAL_GPIO_Init+0x2d2>
  {
    /* Get current io position */
    iocurrent = (GPIO_Init->Pin) & (1uL << position);
 80009e8:	683b      	ldr	r3, [r7, #0]
 80009ea:	681a      	ldr	r2, [r3, #0]
 80009ec:	2101      	movs	r1, #1
 80009ee:	697b      	ldr	r3, [r7, #20]
 80009f0:	fa01 f303 	lsl.w	r3, r1, r3
 80009f4:	4013      	ands	r3, r2
 80009f6:	60fb      	str	r3, [r7, #12]

    if (iocurrent != 0x00u)
 80009f8:	68fb      	ldr	r3, [r7, #12]
 80009fa:	2b00      	cmp	r3, #0
 80009fc:	f000 8152 	beq.w	8000ca4 <HAL_GPIO_Init+0x2cc>
    {
      /*--------------------- GPIO Mode Configuration ------------------------*/
      /* In case of Output or Alternate function mode selection */
      if(((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) || ((GPIO_Init->Mode & GPIO_MODE) == MODE_AF))
 8000a00:	683b      	ldr	r3, [r7, #0]
 8000a02:	685b      	ldr	r3, [r3, #4]
 8000a04:	f003 0303 	and.w	r3, r3, #3
 8000a08:	2b01      	cmp	r3, #1
 8000a0a:	d005      	beq.n	8000a18 <HAL_GPIO_Init+0x40>
 8000a0c:	683b      	ldr	r3, [r7, #0]
 8000a0e:	685b      	ldr	r3, [r3, #4]
 8000a10:	f003 0303 	and.w	r3, r3, #3
 8000a14:	2b02      	cmp	r3, #2
 8000a16:	d130      	bne.n	8000a7a <HAL_GPIO_Init+0xa2>
      {
        /* Check the Speed parameter */
        assert_param(IS_GPIO_SPEED(GPIO_Init->Speed));
        /* Configure the IO Speed */
        temp = GPIOx->OSPEEDR;
 8000a18:	687b      	ldr	r3, [r7, #4]
 8000a1a:	689b      	ldr	r3, [r3, #8]
 8000a1c:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_OSPEEDER_OSPEEDR0 << (position * 2u));
 8000a1e:	697b      	ldr	r3, [r7, #20]
 8000a20:	005b      	lsls	r3, r3, #1
 8000a22:	2203      	movs	r2, #3
 8000a24:	fa02 f303 	lsl.w	r3, r2, r3
 8000a28:	43db      	mvns	r3, r3
 8000a2a:	693a      	ldr	r2, [r7, #16]
 8000a2c:	4013      	ands	r3, r2
 8000a2e:	613b      	str	r3, [r7, #16]
        temp |= (GPIO_Init->Speed << (position * 2u));
 8000a30:	683b      	ldr	r3, [r7, #0]
 8000a32:	68da      	ldr	r2, [r3, #12]
 8000a34:	697b      	ldr	r3, [r7, #20]
 8000a36:	005b      	lsls	r3, r3, #1
 8000a38:	fa02 f303 	lsl.w	r3, r2, r3
 8000a3c:	693a      	ldr	r2, [r7, #16]
 8000a3e:	4313      	orrs	r3, r2
 8000a40:	613b      	str	r3, [r7, #16]
        GPIOx->OSPEEDR = temp;
 8000a42:	687b      	ldr	r3, [r7, #4]
 8000a44:	693a      	ldr	r2, [r7, #16]
 8000a46:	609a      	str	r2, [r3, #8]

        /* Configure the IO Output Type */
        temp = GPIOx->OTYPER;
 8000a48:	687b      	ldr	r3, [r7, #4]
 8000a4a:	685b      	ldr	r3, [r3, #4]
 8000a4c:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_OTYPER_OT_0 << position) ;
 8000a4e:	2201      	movs	r2, #1
 8000a50:	697b      	ldr	r3, [r7, #20]
 8000a52:	fa02 f303 	lsl.w	r3, r2, r3
 8000a56:	43db      	mvns	r3, r3
 8000a58:	693a      	ldr	r2, [r7, #16]
 8000a5a:	4013      	ands	r3, r2
 8000a5c:	613b      	str	r3, [r7, #16]
        temp |= (((GPIO_Init->Mode & OUTPUT_TYPE) >> OUTPUT_TYPE_Pos) << position);
 8000a5e:	683b      	ldr	r3, [r7, #0]
 8000a60:	685b      	ldr	r3, [r3, #4]
 8000a62:	091b      	lsrs	r3, r3, #4
 8000a64:	f003 0201 	and.w	r2, r3, #1
 8000a68:	697b      	ldr	r3, [r7, #20]
 8000a6a:	fa02 f303 	lsl.w	r3, r2, r3
 8000a6e:	693a      	ldr	r2, [r7, #16]
 8000a70:	4313      	orrs	r3, r2
 8000a72:	613b      	str	r3, [r7, #16]
        GPIOx->OTYPER = temp;
 8000a74:	687b      	ldr	r3, [r7, #4]
 8000a76:	693a      	ldr	r2, [r7, #16]
 8000a78:	605a      	str	r2, [r3, #4]
      }

      if((GPIO_Init->Mode & GPIO_MODE) != MODE_ANALOG)
 8000a7a:	683b      	ldr	r3, [r7, #0]
 8000a7c:	685b      	ldr	r3, [r3, #4]
 8000a7e:	f003 0303 	and.w	r3, r3, #3
 8000a82:	2b03      	cmp	r3, #3
 8000a84:	d017      	beq.n	8000ab6 <HAL_GPIO_Init+0xde>
      {
        /* Check the Pull parameter */
        assert_param(IS_GPIO_PULL(GPIO_Init->Pull));

        /* Activate the Pull-up or Pull down resistor for the current IO */
        temp = GPIOx->PUPDR;
 8000a86:	687b      	ldr	r3, [r7, #4]
 8000a88:	68db      	ldr	r3, [r3, #12]
 8000a8a:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_PUPDR_PUPDR0 << (position * 2u));
 8000a8c:	697b      	ldr	r3, [r7, #20]
 8000a8e:	005b      	lsls	r3, r3, #1
 8000a90:	2203      	movs	r2, #3
 8000a92:	fa02 f303 	lsl.w	r3, r2, r3
 8000a96:	43db      	mvns	r3, r3
 8000a98:	693a      	ldr	r2, [r7, #16]
 8000a9a:	4013      	ands	r3, r2
 8000a9c:	613b      	str	r3, [r7, #16]
        temp |= ((GPIO_Init->Pull) << (position * 2u));
 8000a9e:	683b      	ldr	r3, [r7, #0]
 8000aa0:	689a      	ldr	r2, [r3, #8]
 8000aa2:	697b      	ldr	r3, [r7, #20]
 8000aa4:	005b      	lsls	r3, r3, #1
 8000aa6:	fa02 f303 	lsl.w	r3, r2, r3
 8000aaa:	693a      	ldr	r2, [r7, #16]
 8000aac:	4313      	orrs	r3, r2
 8000aae:	613b      	str	r3, [r7, #16]
        GPIOx->PUPDR = temp;
 8000ab0:	687b      	ldr	r3, [r7, #4]
 8000ab2:	693a      	ldr	r2, [r7, #16]
 8000ab4:	60da      	str	r2, [r3, #12]
      }

      /*--------------------- GPIO Mode Configuration ------------------------*/
      /* In case of Alternate function mode selection */
      if((GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 8000ab6:	683b      	ldr	r3, [r7, #0]
 8000ab8:	685b      	ldr	r3, [r3, #4]
 8000aba:	f003 0303 	and.w	r3, r3, #3
 8000abe:	2b02      	cmp	r3, #2
 8000ac0:	d123      	bne.n	8000b0a <HAL_GPIO_Init+0x132>
        /* Check the Alternate function parameters */
        assert_param(IS_GPIO_AF_INSTANCE(GPIOx));
        assert_param(IS_GPIO_AF(GPIO_Init->Alternate));

        /* Configure Alternate function mapped with the current IO */
        temp = GPIOx->AFR[position >> 3u];
 8000ac2:	697b      	ldr	r3, [r7, #20]
 8000ac4:	08da      	lsrs	r2, r3, #3
 8000ac6:	687b      	ldr	r3, [r7, #4]
 8000ac8:	3208      	adds	r2, #8
 8000aca:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8000ace:	613b      	str	r3, [r7, #16]
        temp &= ~(0xFu << ((position & 0x07u) * 4u));
 8000ad0:	697b      	ldr	r3, [r7, #20]
 8000ad2:	f003 0307 	and.w	r3, r3, #7
 8000ad6:	009b      	lsls	r3, r3, #2
 8000ad8:	220f      	movs	r2, #15
 8000ada:	fa02 f303 	lsl.w	r3, r2, r3
 8000ade:	43db      	mvns	r3, r3
 8000ae0:	693a      	ldr	r2, [r7, #16]
 8000ae2:	4013      	ands	r3, r2
 8000ae4:	613b      	str	r3, [r7, #16]
        temp |= ((GPIO_Init->Alternate) << ((position & 0x07u) * 4u));
 8000ae6:	683b      	ldr	r3, [r7, #0]
 8000ae8:	691a      	ldr	r2, [r3, #16]
 8000aea:	697b      	ldr	r3, [r7, #20]
 8000aec:	f003 0307 	and.w	r3, r3, #7
 8000af0:	009b      	lsls	r3, r3, #2
 8000af2:	fa02 f303 	lsl.w	r3, r2, r3
 8000af6:	693a      	ldr	r2, [r7, #16]
 8000af8:	4313      	orrs	r3, r2
 8000afa:	613b      	str	r3, [r7, #16]
        GPIOx->AFR[position >> 3u] = temp;
 8000afc:	697b      	ldr	r3, [r7, #20]
 8000afe:	08da      	lsrs	r2, r3, #3
 8000b00:	687b      	ldr	r3, [r7, #4]
 8000b02:	3208      	adds	r2, #8
 8000b04:	6939      	ldr	r1, [r7, #16]
 8000b06:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
      }

      /* Configure IO Direction mode (Input, Output, Alternate or Analog) */
      temp = GPIOx->MODER;
 8000b0a:	687b      	ldr	r3, [r7, #4]
 8000b0c:	681b      	ldr	r3, [r3, #0]
 8000b0e:	613b      	str	r3, [r7, #16]
      temp &= ~(GPIO_MODER_MODER0 << (position * 2u));
 8000b10:	697b      	ldr	r3, [r7, #20]
 8000b12:	005b      	lsls	r3, r3, #1
 8000b14:	2203      	movs	r2, #3
 8000b16:	fa02 f303 	lsl.w	r3, r2, r3
 8000b1a:	43db      	mvns	r3, r3
 8000b1c:	693a      	ldr	r2, [r7, #16]
 8000b1e:	4013      	ands	r3, r2
 8000b20:	613b      	str	r3, [r7, #16]
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2u));
 8000b22:	683b      	ldr	r3, [r7, #0]
 8000b24:	685b      	ldr	r3, [r3, #4]
 8000b26:	f003 0203 	and.w	r2, r3, #3
 8000b2a:	697b      	ldr	r3, [r7, #20]
 8000b2c:	005b      	lsls	r3, r3, #1
 8000b2e:	fa02 f303 	lsl.w	r3, r2, r3
 8000b32:	693a      	ldr	r2, [r7, #16]
 8000b34:	4313      	orrs	r3, r2
 8000b36:	613b      	str	r3, [r7, #16]
      GPIOx->MODER = temp;
 8000b38:	687b      	ldr	r3, [r7, #4]
 8000b3a:	693a      	ldr	r2, [r7, #16]
 8000b3c:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if((GPIO_Init->Mode & EXTI_MODE) != 0x00u)
 8000b3e:	683b      	ldr	r3, [r7, #0]
 8000b40:	685b      	ldr	r3, [r3, #4]
 8000b42:	f403 3340 	and.w	r3, r3, #196608	@ 0x30000
 8000b46:	2b00      	cmp	r3, #0
 8000b48:	f000 80ac 	beq.w	8000ca4 <HAL_GPIO_Init+0x2cc>
      {
        /* Enable SYSCFG Clock */
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 8000b4c:	4b5e      	ldr	r3, [pc, #376]	@ (8000cc8 <HAL_GPIO_Init+0x2f0>)
 8000b4e:	699b      	ldr	r3, [r3, #24]
 8000b50:	4a5d      	ldr	r2, [pc, #372]	@ (8000cc8 <HAL_GPIO_Init+0x2f0>)
 8000b52:	f043 0301 	orr.w	r3, r3, #1
 8000b56:	6193      	str	r3, [r2, #24]
 8000b58:	4b5b      	ldr	r3, [pc, #364]	@ (8000cc8 <HAL_GPIO_Init+0x2f0>)
 8000b5a:	699b      	ldr	r3, [r3, #24]
 8000b5c:	f003 0301 	and.w	r3, r3, #1
 8000b60:	60bb      	str	r3, [r7, #8]
 8000b62:	68bb      	ldr	r3, [r7, #8]

        temp = SYSCFG->EXTICR[position >> 2u];
 8000b64:	4a59      	ldr	r2, [pc, #356]	@ (8000ccc <HAL_GPIO_Init+0x2f4>)
 8000b66:	697b      	ldr	r3, [r7, #20]
 8000b68:	089b      	lsrs	r3, r3, #2
 8000b6a:	3302      	adds	r3, #2
 8000b6c:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8000b70:	613b      	str	r3, [r7, #16]
        temp &= ~(0x0FuL << (4u * (position & 0x03u)));
 8000b72:	697b      	ldr	r3, [r7, #20]
 8000b74:	f003 0303 	and.w	r3, r3, #3
 8000b78:	009b      	lsls	r3, r3, #2
 8000b7a:	220f      	movs	r2, #15
 8000b7c:	fa02 f303 	lsl.w	r3, r2, r3
 8000b80:	43db      	mvns	r3, r3
 8000b82:	693a      	ldr	r2, [r7, #16]
 8000b84:	4013      	ands	r3, r2
 8000b86:	613b      	str	r3, [r7, #16]
        temp |= (GPIO_GET_INDEX(GPIOx) << (4u * (position & 0x03u)));
 8000b88:	687b      	ldr	r3, [r7, #4]
 8000b8a:	f1b3 4f90 	cmp.w	r3, #1207959552	@ 0x48000000
 8000b8e:	d025      	beq.n	8000bdc <HAL_GPIO_Init+0x204>
 8000b90:	687b      	ldr	r3, [r7, #4]
 8000b92:	4a4f      	ldr	r2, [pc, #316]	@ (8000cd0 <HAL_GPIO_Init+0x2f8>)
 8000b94:	4293      	cmp	r3, r2
 8000b96:	d01f      	beq.n	8000bd8 <HAL_GPIO_Init+0x200>
 8000b98:	687b      	ldr	r3, [r7, #4]
 8000b9a:	4a4e      	ldr	r2, [pc, #312]	@ (8000cd4 <HAL_GPIO_Init+0x2fc>)
 8000b9c:	4293      	cmp	r3, r2
 8000b9e:	d019      	beq.n	8000bd4 <HAL_GPIO_Init+0x1fc>
 8000ba0:	687b      	ldr	r3, [r7, #4]
 8000ba2:	4a4d      	ldr	r2, [pc, #308]	@ (8000cd8 <HAL_GPIO_Init+0x300>)
 8000ba4:	4293      	cmp	r3, r2
 8000ba6:	d013      	beq.n	8000bd0 <HAL_GPIO_Init+0x1f8>
 8000ba8:	687b      	ldr	r3, [r7, #4]
 8000baa:	4a4c      	ldr	r2, [pc, #304]	@ (8000cdc <HAL_GPIO_Init+0x304>)
 8000bac:	4293      	cmp	r3, r2
 8000bae:	d00d      	beq.n	8000bcc <HAL_GPIO_Init+0x1f4>
 8000bb0:	687b      	ldr	r3, [r7, #4]
 8000bb2:	4a4b      	ldr	r2, [pc, #300]	@ (8000ce0 <HAL_GPIO_Init+0x308>)
 8000bb4:	4293      	cmp	r3, r2
 8000bb6:	d007      	beq.n	8000bc8 <HAL_GPIO_Init+0x1f0>
 8000bb8:	687b      	ldr	r3, [r7, #4]
 8000bba:	4a4a      	ldr	r2, [pc, #296]	@ (8000ce4 <HAL_GPIO_Init+0x30c>)
 8000bbc:	4293      	cmp	r3, r2
 8000bbe:	d101      	bne.n	8000bc4 <HAL_GPIO_Init+0x1ec>
 8000bc0:	2306      	movs	r3, #6
 8000bc2:	e00c      	b.n	8000bde <HAL_GPIO_Init+0x206>
 8000bc4:	2307      	movs	r3, #7
 8000bc6:	e00a      	b.n	8000bde <HAL_GPIO_Init+0x206>
 8000bc8:	2305      	movs	r3, #5
 8000bca:	e008      	b.n	8000bde <HAL_GPIO_Init+0x206>
 8000bcc:	2304      	movs	r3, #4
 8000bce:	e006      	b.n	8000bde <HAL_GPIO_Init+0x206>
 8000bd0:	2303      	movs	r3, #3
 8000bd2:	e004      	b.n	8000bde <HAL_GPIO_Init+0x206>
 8000bd4:	2302      	movs	r3, #2
 8000bd6:	e002      	b.n	8000bde <HAL_GPIO_Init+0x206>
 8000bd8:	2301      	movs	r3, #1
 8000bda:	e000      	b.n	8000bde <HAL_GPIO_Init+0x206>
 8000bdc:	2300      	movs	r3, #0
 8000bde:	697a      	ldr	r2, [r7, #20]
 8000be0:	f002 0203 	and.w	r2, r2, #3
 8000be4:	0092      	lsls	r2, r2, #2
 8000be6:	4093      	lsls	r3, r2
 8000be8:	693a      	ldr	r2, [r7, #16]
 8000bea:	4313      	orrs	r3, r2
 8000bec:	613b      	str	r3, [r7, #16]
        SYSCFG->EXTICR[position >> 2u] = temp;
 8000bee:	4937      	ldr	r1, [pc, #220]	@ (8000ccc <HAL_GPIO_Init+0x2f4>)
 8000bf0:	697b      	ldr	r3, [r7, #20]
 8000bf2:	089b      	lsrs	r3, r3, #2
 8000bf4:	3302      	adds	r3, #2
 8000bf6:	693a      	ldr	r2, [r7, #16]
 8000bf8:	f841 2023 	str.w	r2, [r1, r3, lsl #2]

        /* Clear Rising Falling edge configuration */
        temp = EXTI->RTSR;
 8000bfc:	4b3a      	ldr	r3, [pc, #232]	@ (8000ce8 <HAL_GPIO_Init+0x310>)
 8000bfe:	689b      	ldr	r3, [r3, #8]
 8000c00:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 8000c02:	68fb      	ldr	r3, [r7, #12]
 8000c04:	43db      	mvns	r3, r3
 8000c06:	693a      	ldr	r2, [r7, #16]
 8000c08:	4013      	ands	r3, r2
 8000c0a:	613b      	str	r3, [r7, #16]
        if((GPIO_Init->Mode & TRIGGER_RISING) != 0x00u)
 8000c0c:	683b      	ldr	r3, [r7, #0]
 8000c0e:	685b      	ldr	r3, [r3, #4]
 8000c10:	f403 1380 	and.w	r3, r3, #1048576	@ 0x100000
 8000c14:	2b00      	cmp	r3, #0
 8000c16:	d003      	beq.n	8000c20 <HAL_GPIO_Init+0x248>
        {
          temp |= iocurrent;
 8000c18:	693a      	ldr	r2, [r7, #16]
 8000c1a:	68fb      	ldr	r3, [r7, #12]
 8000c1c:	4313      	orrs	r3, r2
 8000c1e:	613b      	str	r3, [r7, #16]
        }
        EXTI->RTSR = temp;
 8000c20:	4a31      	ldr	r2, [pc, #196]	@ (8000ce8 <HAL_GPIO_Init+0x310>)
 8000c22:	693b      	ldr	r3, [r7, #16]
 8000c24:	6093      	str	r3, [r2, #8]

        temp = EXTI->FTSR;
 8000c26:	4b30      	ldr	r3, [pc, #192]	@ (8000ce8 <HAL_GPIO_Init+0x310>)
 8000c28:	68db      	ldr	r3, [r3, #12]
 8000c2a:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 8000c2c:	68fb      	ldr	r3, [r7, #12]
 8000c2e:	43db      	mvns	r3, r3
 8000c30:	693a      	ldr	r2, [r7, #16]
 8000c32:	4013      	ands	r3, r2
 8000c34:	613b      	str	r3, [r7, #16]
        if((GPIO_Init->Mode & TRIGGER_FALLING) != 0x00u)
 8000c36:	683b      	ldr	r3, [r7, #0]
 8000c38:	685b      	ldr	r3, [r3, #4]
 8000c3a:	f403 1300 	and.w	r3, r3, #2097152	@ 0x200000
 8000c3e:	2b00      	cmp	r3, #0
 8000c40:	d003      	beq.n	8000c4a <HAL_GPIO_Init+0x272>
        {
          temp |= iocurrent;
 8000c42:	693a      	ldr	r2, [r7, #16]
 8000c44:	68fb      	ldr	r3, [r7, #12]
 8000c46:	4313      	orrs	r3, r2
 8000c48:	613b      	str	r3, [r7, #16]
        }
        EXTI->FTSR = temp;
 8000c4a:	4a27      	ldr	r2, [pc, #156]	@ (8000ce8 <HAL_GPIO_Init+0x310>)
 8000c4c:	693b      	ldr	r3, [r7, #16]
 8000c4e:	60d3      	str	r3, [r2, #12]

        temp = EXTI->EMR;
 8000c50:	4b25      	ldr	r3, [pc, #148]	@ (8000ce8 <HAL_GPIO_Init+0x310>)
 8000c52:	685b      	ldr	r3, [r3, #4]
 8000c54:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 8000c56:	68fb      	ldr	r3, [r7, #12]
 8000c58:	43db      	mvns	r3, r3
 8000c5a:	693a      	ldr	r2, [r7, #16]
 8000c5c:	4013      	ands	r3, r2
 8000c5e:	613b      	str	r3, [r7, #16]
        if((GPIO_Init->Mode & EXTI_EVT) != 0x00u)
 8000c60:	683b      	ldr	r3, [r7, #0]
 8000c62:	685b      	ldr	r3, [r3, #4]
 8000c64:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8000c68:	2b00      	cmp	r3, #0
 8000c6a:	d003      	beq.n	8000c74 <HAL_GPIO_Init+0x29c>
        {
          temp |= iocurrent;
 8000c6c:	693a      	ldr	r2, [r7, #16]
 8000c6e:	68fb      	ldr	r3, [r7, #12]
 8000c70:	4313      	orrs	r3, r2
 8000c72:	613b      	str	r3, [r7, #16]
        }
        EXTI->EMR = temp;
 8000c74:	4a1c      	ldr	r2, [pc, #112]	@ (8000ce8 <HAL_GPIO_Init+0x310>)
 8000c76:	693b      	ldr	r3, [r7, #16]
 8000c78:	6053      	str	r3, [r2, #4]

        /* Clear EXTI line configuration */
        temp = EXTI->IMR;
 8000c7a:	4b1b      	ldr	r3, [pc, #108]	@ (8000ce8 <HAL_GPIO_Init+0x310>)
 8000c7c:	681b      	ldr	r3, [r3, #0]
 8000c7e:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 8000c80:	68fb      	ldr	r3, [r7, #12]
 8000c82:	43db      	mvns	r3, r3
 8000c84:	693a      	ldr	r2, [r7, #16]
 8000c86:	4013      	ands	r3, r2
 8000c88:	613b      	str	r3, [r7, #16]
        if((GPIO_Init->Mode & EXTI_IT) != 0x00u)
 8000c8a:	683b      	ldr	r3, [r7, #0]
 8000c8c:	685b      	ldr	r3, [r3, #4]
 8000c8e:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 8000c92:	2b00      	cmp	r3, #0
 8000c94:	d003      	beq.n	8000c9e <HAL_GPIO_Init+0x2c6>
        {
          temp |= iocurrent;
 8000c96:	693a      	ldr	r2, [r7, #16]
 8000c98:	68fb      	ldr	r3, [r7, #12]
 8000c9a:	4313      	orrs	r3, r2
 8000c9c:	613b      	str	r3, [r7, #16]
        }
        EXTI->IMR = temp;
 8000c9e:	4a12      	ldr	r2, [pc, #72]	@ (8000ce8 <HAL_GPIO_Init+0x310>)
 8000ca0:	693b      	ldr	r3, [r7, #16]
 8000ca2:	6013      	str	r3, [r2, #0]
      }
    }

    position++;
 8000ca4:	697b      	ldr	r3, [r7, #20]
 8000ca6:	3301      	adds	r3, #1
 8000ca8:	617b      	str	r3, [r7, #20]
  while (((GPIO_Init->Pin) >> position) != 0x00u)
 8000caa:	683b      	ldr	r3, [r7, #0]
 8000cac:	681a      	ldr	r2, [r3, #0]
 8000cae:	697b      	ldr	r3, [r7, #20]
 8000cb0:	fa22 f303 	lsr.w	r3, r2, r3
 8000cb4:	2b00      	cmp	r3, #0
 8000cb6:	f47f ae97 	bne.w	80009e8 <HAL_GPIO_Init+0x10>
  }
}
 8000cba:	bf00      	nop
 8000cbc:	bf00      	nop
 8000cbe:	371c      	adds	r7, #28
 8000cc0:	46bd      	mov	sp, r7
 8000cc2:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000cc6:	4770      	bx	lr
 8000cc8:	40021000 	.word	0x40021000
 8000ccc:	40010000 	.word	0x40010000
 8000cd0:	48000400 	.word	0x48000400
 8000cd4:	48000800 	.word	0x48000800
 8000cd8:	48000c00 	.word	0x48000c00
 8000cdc:	48001000 	.word	0x48001000
 8000ce0:	48001400 	.word	0x48001400
 8000ce4:	48001800 	.word	0x48001800
 8000ce8:	40010400 	.word	0x40010400

08000cec <HAL_GPIO_WritePin>:
  *            @arg GPIO_PIN_RESET: to clear the port pin
  *            @arg GPIO_PIN_SET: to set the port pin
  * @retval None
  */
void HAL_GPIO_WritePin(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin, GPIO_PinState PinState)
{
 8000cec:	b480      	push	{r7}
 8000cee:	b083      	sub	sp, #12
 8000cf0:	af00      	add	r7, sp, #0
 8000cf2:	6078      	str	r0, [r7, #4]
 8000cf4:	460b      	mov	r3, r1
 8000cf6:	807b      	strh	r3, [r7, #2]
 8000cf8:	4613      	mov	r3, r2
 8000cfa:	707b      	strb	r3, [r7, #1]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if(PinState != GPIO_PIN_RESET)
 8000cfc:	787b      	ldrb	r3, [r7, #1]
 8000cfe:	2b00      	cmp	r3, #0
 8000d00:	d003      	beq.n	8000d0a <HAL_GPIO_WritePin+0x1e>
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin;
 8000d02:	887a      	ldrh	r2, [r7, #2]
 8000d04:	687b      	ldr	r3, [r7, #4]
 8000d06:	619a      	str	r2, [r3, #24]
  }
  else
  {
    GPIOx->BRR = (uint32_t)GPIO_Pin;
  }
}
 8000d08:	e002      	b.n	8000d10 <HAL_GPIO_WritePin+0x24>
    GPIOx->BRR = (uint32_t)GPIO_Pin;
 8000d0a:	887a      	ldrh	r2, [r7, #2]
 8000d0c:	687b      	ldr	r3, [r7, #4]
 8000d0e:	629a      	str	r2, [r3, #40]	@ 0x28
}
 8000d10:	bf00      	nop
 8000d12:	370c      	adds	r7, #12
 8000d14:	46bd      	mov	sp, r7
 8000d16:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000d1a:	4770      	bx	lr

08000d1c <HAL_GPIO_TogglePin>:
  * @param  GPIOx where x can be (A..F) to select the GPIO peripheral for STM32F3 family
  * @param  GPIO_Pin specifies the pin to be toggled.
  * @retval None
  */
void HAL_GPIO_TogglePin(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin)
{
 8000d1c:	b480      	push	{r7}
 8000d1e:	b085      	sub	sp, #20
 8000d20:	af00      	add	r7, sp, #0
 8000d22:	6078      	str	r0, [r7, #4]
 8000d24:	460b      	mov	r3, r1
 8000d26:	807b      	strh	r3, [r7, #2]

  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));

  /* get current Output Data Register value */
  odr = GPIOx->ODR;
 8000d28:	687b      	ldr	r3, [r7, #4]
 8000d2a:	695b      	ldr	r3, [r3, #20]
 8000d2c:	60fb      	str	r3, [r7, #12]

  /* Set selected pins that were at low level, and reset ones that were high */
  GPIOx->BSRR = ((odr & GPIO_Pin) << GPIO_NUMBER) | (~odr & GPIO_Pin);
 8000d2e:	887a      	ldrh	r2, [r7, #2]
 8000d30:	68fb      	ldr	r3, [r7, #12]
 8000d32:	4013      	ands	r3, r2
 8000d34:	041a      	lsls	r2, r3, #16
 8000d36:	68fb      	ldr	r3, [r7, #12]
 8000d38:	43d9      	mvns	r1, r3
 8000d3a:	887b      	ldrh	r3, [r7, #2]
 8000d3c:	400b      	ands	r3, r1
 8000d3e:	431a      	orrs	r2, r3
 8000d40:	687b      	ldr	r3, [r7, #4]
 8000d42:	619a      	str	r2, [r3, #24]
}
 8000d44:	bf00      	nop
 8000d46:	3714      	adds	r7, #20
 8000d48:	46bd      	mov	sp, r7
 8000d4a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000d4e:	4770      	bx	lr

08000d50 <HAL_RCC_OscConfig>:
  *         supported by this macro. User should request a transition to HSE Off
  *         first and then HSE On or HSE Bypass.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 8000d50:	b580      	push	{r7, lr}
 8000d52:	f5ad 7d02 	sub.w	sp, sp, #520	@ 0x208
 8000d56:	af00      	add	r7, sp, #0
 8000d58:	f507 7302 	add.w	r3, r7, #520	@ 0x208
 8000d5c:	f5a3 7301 	sub.w	r3, r3, #516	@ 0x204
 8000d60:	6018      	str	r0, [r3, #0]
#if defined(RCC_CFGR_PLLSRC_HSI_PREDIV)
  uint32_t pll_config2;
#endif /* RCC_CFGR_PLLSRC_HSI_PREDIV */

  /* Check Null pointer */
  if(RCC_OscInitStruct == NULL)
 8000d62:	f507 7302 	add.w	r3, r7, #520	@ 0x208
 8000d66:	f5a3 7301 	sub.w	r3, r3, #516	@ 0x204
 8000d6a:	681b      	ldr	r3, [r3, #0]
 8000d6c:	2b00      	cmp	r3, #0
 8000d6e:	d102      	bne.n	8000d76 <HAL_RCC_OscConfig+0x26>
  {
    return HAL_ERROR;
 8000d70:	2301      	movs	r3, #1
 8000d72:	f001 b80a 	b.w	8001d8a <HAL_RCC_OscConfig+0x103a>

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));

  /*------------------------------- HSE Configuration ------------------------*/ 
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 8000d76:	f507 7302 	add.w	r3, r7, #520	@ 0x208
 8000d7a:	f5a3 7301 	sub.w	r3, r3, #516	@ 0x204
 8000d7e:	681b      	ldr	r3, [r3, #0]
 8000d80:	681b      	ldr	r3, [r3, #0]
 8000d82:	f003 0301 	and.w	r3, r3, #1
 8000d86:	2b00      	cmp	r3, #0
 8000d88:	f000 8161 	beq.w	800104e <HAL_RCC_OscConfig+0x2fe>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));

    /* When the HSE is used as system clock or clock source for PLL in these cases it is not allowed to be disabled */
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_HSE) 
 8000d8c:	4bae      	ldr	r3, [pc, #696]	@ (8001048 <HAL_RCC_OscConfig+0x2f8>)
 8000d8e:	685b      	ldr	r3, [r3, #4]
 8000d90:	f003 030c 	and.w	r3, r3, #12
 8000d94:	2b04      	cmp	r3, #4
 8000d96:	d00c      	beq.n	8000db2 <HAL_RCC_OscConfig+0x62>
       || ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (__HAL_RCC_GET_PLL_OSCSOURCE() == RCC_PLLSOURCE_HSE)))
 8000d98:	4bab      	ldr	r3, [pc, #684]	@ (8001048 <HAL_RCC_OscConfig+0x2f8>)
 8000d9a:	685b      	ldr	r3, [r3, #4]
 8000d9c:	f003 030c 	and.w	r3, r3, #12
 8000da0:	2b08      	cmp	r3, #8
 8000da2:	d157      	bne.n	8000e54 <HAL_RCC_OscConfig+0x104>
 8000da4:	4ba8      	ldr	r3, [pc, #672]	@ (8001048 <HAL_RCC_OscConfig+0x2f8>)
 8000da6:	685b      	ldr	r3, [r3, #4]
 8000da8:	f403 33c0 	and.w	r3, r3, #98304	@ 0x18000
 8000dac:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 8000db0:	d150      	bne.n	8000e54 <HAL_RCC_OscConfig+0x104>
 8000db2:	f44f 3300 	mov.w	r3, #131072	@ 0x20000
 8000db6:	f8c7 31f4 	str.w	r3, [r7, #500]	@ 0x1f4
  uint32_t result;

#if ((defined (__ARM_ARCH_7M__      ) && (__ARM_ARCH_7M__      == 1)) || \
     (defined (__ARM_ARCH_7EM__     ) && (__ARM_ARCH_7EM__     == 1)) || \
     (defined (__ARM_ARCH_8M_MAIN__ ) && (__ARM_ARCH_8M_MAIN__ == 1))    )
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8000dba:	f8d7 31f4 	ldr.w	r3, [r7, #500]	@ 0x1f4
 8000dbe:	fa93 f3a3 	rbit	r3, r3
 8000dc2:	f8c7 31f0 	str.w	r3, [r7, #496]	@ 0x1f0
    result |= value & 1U;
    s--;
  }
  result <<= s;                        /* shift when v's highest bits are zero */
#endif
  return result;
 8000dc6:	f8d7 31f0 	ldr.w	r3, [r7, #496]	@ 0x1f0
    {
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8000dca:	fab3 f383 	clz	r3, r3
 8000dce:	b2db      	uxtb	r3, r3
 8000dd0:	2b3f      	cmp	r3, #63	@ 0x3f
 8000dd2:	d802      	bhi.n	8000dda <HAL_RCC_OscConfig+0x8a>
 8000dd4:	4b9c      	ldr	r3, [pc, #624]	@ (8001048 <HAL_RCC_OscConfig+0x2f8>)
 8000dd6:	681b      	ldr	r3, [r3, #0]
 8000dd8:	e015      	b.n	8000e06 <HAL_RCC_OscConfig+0xb6>
 8000dda:	f44f 3300 	mov.w	r3, #131072	@ 0x20000
 8000dde:	f8c7 31ec 	str.w	r3, [r7, #492]	@ 0x1ec
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8000de2:	f8d7 31ec 	ldr.w	r3, [r7, #492]	@ 0x1ec
 8000de6:	fa93 f3a3 	rbit	r3, r3
 8000dea:	f8c7 31e8 	str.w	r3, [r7, #488]	@ 0x1e8
 8000dee:	f44f 3300 	mov.w	r3, #131072	@ 0x20000
 8000df2:	f8c7 31e4 	str.w	r3, [r7, #484]	@ 0x1e4
 8000df6:	f8d7 31e4 	ldr.w	r3, [r7, #484]	@ 0x1e4
 8000dfa:	fa93 f3a3 	rbit	r3, r3
 8000dfe:	f8c7 31e0 	str.w	r3, [r7, #480]	@ 0x1e0
 8000e02:	4b91      	ldr	r3, [pc, #580]	@ (8001048 <HAL_RCC_OscConfig+0x2f8>)
 8000e04:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8000e06:	f44f 3200 	mov.w	r2, #131072	@ 0x20000
 8000e0a:	f8c7 21dc 	str.w	r2, [r7, #476]	@ 0x1dc
 8000e0e:	f8d7 21dc 	ldr.w	r2, [r7, #476]	@ 0x1dc
 8000e12:	fa92 f2a2 	rbit	r2, r2
 8000e16:	f8c7 21d8 	str.w	r2, [r7, #472]	@ 0x1d8
  return result;
 8000e1a:	f8d7 21d8 	ldr.w	r2, [r7, #472]	@ 0x1d8
 8000e1e:	fab2 f282 	clz	r2, r2
 8000e22:	b2d2      	uxtb	r2, r2
 8000e24:	f042 0220 	orr.w	r2, r2, #32
 8000e28:	b2d2      	uxtb	r2, r2
 8000e2a:	f002 021f 	and.w	r2, r2, #31
 8000e2e:	2101      	movs	r1, #1
 8000e30:	fa01 f202 	lsl.w	r2, r1, r2
 8000e34:	4013      	ands	r3, r2
 8000e36:	2b00      	cmp	r3, #0
 8000e38:	f000 8108 	beq.w	800104c <HAL_RCC_OscConfig+0x2fc>
 8000e3c:	f507 7302 	add.w	r3, r7, #520	@ 0x208
 8000e40:	f5a3 7301 	sub.w	r3, r3, #516	@ 0x204
 8000e44:	681b      	ldr	r3, [r3, #0]
 8000e46:	685b      	ldr	r3, [r3, #4]
 8000e48:	2b00      	cmp	r3, #0
 8000e4a:	f040 80ff 	bne.w	800104c <HAL_RCC_OscConfig+0x2fc>
      {
        return HAL_ERROR;
 8000e4e:	2301      	movs	r3, #1
 8000e50:	f000 bf9b 	b.w	8001d8a <HAL_RCC_OscConfig+0x103a>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 8000e54:	f507 7302 	add.w	r3, r7, #520	@ 0x208
 8000e58:	f5a3 7301 	sub.w	r3, r3, #516	@ 0x204
 8000e5c:	681b      	ldr	r3, [r3, #0]
 8000e5e:	685b      	ldr	r3, [r3, #4]
 8000e60:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 8000e64:	d106      	bne.n	8000e74 <HAL_RCC_OscConfig+0x124>
 8000e66:	4b78      	ldr	r3, [pc, #480]	@ (8001048 <HAL_RCC_OscConfig+0x2f8>)
 8000e68:	681b      	ldr	r3, [r3, #0]
 8000e6a:	4a77      	ldr	r2, [pc, #476]	@ (8001048 <HAL_RCC_OscConfig+0x2f8>)
 8000e6c:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8000e70:	6013      	str	r3, [r2, #0]
 8000e72:	e036      	b.n	8000ee2 <HAL_RCC_OscConfig+0x192>
 8000e74:	f507 7302 	add.w	r3, r7, #520	@ 0x208
 8000e78:	f5a3 7301 	sub.w	r3, r3, #516	@ 0x204
 8000e7c:	681b      	ldr	r3, [r3, #0]
 8000e7e:	685b      	ldr	r3, [r3, #4]
 8000e80:	2b00      	cmp	r3, #0
 8000e82:	d10c      	bne.n	8000e9e <HAL_RCC_OscConfig+0x14e>
 8000e84:	4b70      	ldr	r3, [pc, #448]	@ (8001048 <HAL_RCC_OscConfig+0x2f8>)
 8000e86:	681b      	ldr	r3, [r3, #0]
 8000e88:	4a6f      	ldr	r2, [pc, #444]	@ (8001048 <HAL_RCC_OscConfig+0x2f8>)
 8000e8a:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 8000e8e:	6013      	str	r3, [r2, #0]
 8000e90:	4b6d      	ldr	r3, [pc, #436]	@ (8001048 <HAL_RCC_OscConfig+0x2f8>)
 8000e92:	681b      	ldr	r3, [r3, #0]
 8000e94:	4a6c      	ldr	r2, [pc, #432]	@ (8001048 <HAL_RCC_OscConfig+0x2f8>)
 8000e96:	f423 2380 	bic.w	r3, r3, #262144	@ 0x40000
 8000e9a:	6013      	str	r3, [r2, #0]
 8000e9c:	e021      	b.n	8000ee2 <HAL_RCC_OscConfig+0x192>
 8000e9e:	f507 7302 	add.w	r3, r7, #520	@ 0x208
 8000ea2:	f5a3 7301 	sub.w	r3, r3, #516	@ 0x204
 8000ea6:	681b      	ldr	r3, [r3, #0]
 8000ea8:	685b      	ldr	r3, [r3, #4]
 8000eaa:	f5b3 2fa0 	cmp.w	r3, #327680	@ 0x50000
 8000eae:	d10c      	bne.n	8000eca <HAL_RCC_OscConfig+0x17a>
 8000eb0:	4b65      	ldr	r3, [pc, #404]	@ (8001048 <HAL_RCC_OscConfig+0x2f8>)
 8000eb2:	681b      	ldr	r3, [r3, #0]
 8000eb4:	4a64      	ldr	r2, [pc, #400]	@ (8001048 <HAL_RCC_OscConfig+0x2f8>)
 8000eb6:	f443 2380 	orr.w	r3, r3, #262144	@ 0x40000
 8000eba:	6013      	str	r3, [r2, #0]
 8000ebc:	4b62      	ldr	r3, [pc, #392]	@ (8001048 <HAL_RCC_OscConfig+0x2f8>)
 8000ebe:	681b      	ldr	r3, [r3, #0]
 8000ec0:	4a61      	ldr	r2, [pc, #388]	@ (8001048 <HAL_RCC_OscConfig+0x2f8>)
 8000ec2:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8000ec6:	6013      	str	r3, [r2, #0]
 8000ec8:	e00b      	b.n	8000ee2 <HAL_RCC_OscConfig+0x192>
 8000eca:	4b5f      	ldr	r3, [pc, #380]	@ (8001048 <HAL_RCC_OscConfig+0x2f8>)
 8000ecc:	681b      	ldr	r3, [r3, #0]
 8000ece:	4a5e      	ldr	r2, [pc, #376]	@ (8001048 <HAL_RCC_OscConfig+0x2f8>)
 8000ed0:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 8000ed4:	6013      	str	r3, [r2, #0]
 8000ed6:	4b5c      	ldr	r3, [pc, #368]	@ (8001048 <HAL_RCC_OscConfig+0x2f8>)
 8000ed8:	681b      	ldr	r3, [r3, #0]
 8000eda:	4a5b      	ldr	r2, [pc, #364]	@ (8001048 <HAL_RCC_OscConfig+0x2f8>)
 8000edc:	f423 2380 	bic.w	r3, r3, #262144	@ 0x40000
 8000ee0:	6013      	str	r3, [r2, #0]
      /* Configure the HSE predivision factor --------------------------------*/
      __HAL_RCC_HSE_PREDIV_CONFIG(RCC_OscInitStruct->HSEPredivValue);
#endif /* RCC_CFGR_PLLSRC_HSI_DIV2 */

       /* Check the HSE State */
      if(RCC_OscInitStruct->HSEState != RCC_HSE_OFF)
 8000ee2:	f507 7302 	add.w	r3, r7, #520	@ 0x208
 8000ee6:	f5a3 7301 	sub.w	r3, r3, #516	@ 0x204
 8000eea:	681b      	ldr	r3, [r3, #0]
 8000eec:	685b      	ldr	r3, [r3, #4]
 8000eee:	2b00      	cmp	r3, #0
 8000ef0:	d054      	beq.n	8000f9c <HAL_RCC_OscConfig+0x24c>
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8000ef2:	f7ff fc7f 	bl	80007f4 <HAL_GetTick>
 8000ef6:	f8c7 0200 	str.w	r0, [r7, #512]	@ 0x200
        
        /* Wait till HSE is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8000efa:	e00a      	b.n	8000f12 <HAL_RCC_OscConfig+0x1c2>
        {
          if((HAL_GetTick() - tickstart ) > HSE_TIMEOUT_VALUE)
 8000efc:	f7ff fc7a 	bl	80007f4 <HAL_GetTick>
 8000f00:	4602      	mov	r2, r0
 8000f02:	f8d7 3200 	ldr.w	r3, [r7, #512]	@ 0x200
 8000f06:	1ad3      	subs	r3, r2, r3
 8000f08:	2b64      	cmp	r3, #100	@ 0x64
 8000f0a:	d902      	bls.n	8000f12 <HAL_RCC_OscConfig+0x1c2>
          {
            return HAL_TIMEOUT;
 8000f0c:	2303      	movs	r3, #3
 8000f0e:	f000 bf3c 	b.w	8001d8a <HAL_RCC_OscConfig+0x103a>
 8000f12:	f44f 3300 	mov.w	r3, #131072	@ 0x20000
 8000f16:	f8c7 31d4 	str.w	r3, [r7, #468]	@ 0x1d4
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8000f1a:	f8d7 31d4 	ldr.w	r3, [r7, #468]	@ 0x1d4
 8000f1e:	fa93 f3a3 	rbit	r3, r3
 8000f22:	f8c7 31d0 	str.w	r3, [r7, #464]	@ 0x1d0
  return result;
 8000f26:	f8d7 31d0 	ldr.w	r3, [r7, #464]	@ 0x1d0
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8000f2a:	fab3 f383 	clz	r3, r3
 8000f2e:	b2db      	uxtb	r3, r3
 8000f30:	2b3f      	cmp	r3, #63	@ 0x3f
 8000f32:	d802      	bhi.n	8000f3a <HAL_RCC_OscConfig+0x1ea>
 8000f34:	4b44      	ldr	r3, [pc, #272]	@ (8001048 <HAL_RCC_OscConfig+0x2f8>)
 8000f36:	681b      	ldr	r3, [r3, #0]
 8000f38:	e015      	b.n	8000f66 <HAL_RCC_OscConfig+0x216>
 8000f3a:	f44f 3300 	mov.w	r3, #131072	@ 0x20000
 8000f3e:	f8c7 31cc 	str.w	r3, [r7, #460]	@ 0x1cc
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8000f42:	f8d7 31cc 	ldr.w	r3, [r7, #460]	@ 0x1cc
 8000f46:	fa93 f3a3 	rbit	r3, r3
 8000f4a:	f8c7 31c8 	str.w	r3, [r7, #456]	@ 0x1c8
 8000f4e:	f44f 3300 	mov.w	r3, #131072	@ 0x20000
 8000f52:	f8c7 31c4 	str.w	r3, [r7, #452]	@ 0x1c4
 8000f56:	f8d7 31c4 	ldr.w	r3, [r7, #452]	@ 0x1c4
 8000f5a:	fa93 f3a3 	rbit	r3, r3
 8000f5e:	f8c7 31c0 	str.w	r3, [r7, #448]	@ 0x1c0
 8000f62:	4b39      	ldr	r3, [pc, #228]	@ (8001048 <HAL_RCC_OscConfig+0x2f8>)
 8000f64:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8000f66:	f44f 3200 	mov.w	r2, #131072	@ 0x20000
 8000f6a:	f8c7 21bc 	str.w	r2, [r7, #444]	@ 0x1bc
 8000f6e:	f8d7 21bc 	ldr.w	r2, [r7, #444]	@ 0x1bc
 8000f72:	fa92 f2a2 	rbit	r2, r2
 8000f76:	f8c7 21b8 	str.w	r2, [r7, #440]	@ 0x1b8
  return result;
 8000f7a:	f8d7 21b8 	ldr.w	r2, [r7, #440]	@ 0x1b8
 8000f7e:	fab2 f282 	clz	r2, r2
 8000f82:	b2d2      	uxtb	r2, r2
 8000f84:	f042 0220 	orr.w	r2, r2, #32
 8000f88:	b2d2      	uxtb	r2, r2
 8000f8a:	f002 021f 	and.w	r2, r2, #31
 8000f8e:	2101      	movs	r1, #1
 8000f90:	fa01 f202 	lsl.w	r2, r1, r2
 8000f94:	4013      	ands	r3, r2
 8000f96:	2b00      	cmp	r3, #0
 8000f98:	d0b0      	beq.n	8000efc <HAL_RCC_OscConfig+0x1ac>
 8000f9a:	e058      	b.n	800104e <HAL_RCC_OscConfig+0x2fe>
        }
      }
      else
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8000f9c:	f7ff fc2a 	bl	80007f4 <HAL_GetTick>
 8000fa0:	f8c7 0200 	str.w	r0, [r7, #512]	@ 0x200
        
        /* Wait till HSE is disabled */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 8000fa4:	e00a      	b.n	8000fbc <HAL_RCC_OscConfig+0x26c>
        {
           if((HAL_GetTick() - tickstart ) > HSE_TIMEOUT_VALUE)
 8000fa6:	f7ff fc25 	bl	80007f4 <HAL_GetTick>
 8000faa:	4602      	mov	r2, r0
 8000fac:	f8d7 3200 	ldr.w	r3, [r7, #512]	@ 0x200
 8000fb0:	1ad3      	subs	r3, r2, r3
 8000fb2:	2b64      	cmp	r3, #100	@ 0x64
 8000fb4:	d902      	bls.n	8000fbc <HAL_RCC_OscConfig+0x26c>
          {
            return HAL_TIMEOUT;
 8000fb6:	2303      	movs	r3, #3
 8000fb8:	f000 bee7 	b.w	8001d8a <HAL_RCC_OscConfig+0x103a>
 8000fbc:	f44f 3300 	mov.w	r3, #131072	@ 0x20000
 8000fc0:	f8c7 31b4 	str.w	r3, [r7, #436]	@ 0x1b4
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8000fc4:	f8d7 31b4 	ldr.w	r3, [r7, #436]	@ 0x1b4
 8000fc8:	fa93 f3a3 	rbit	r3, r3
 8000fcc:	f8c7 31b0 	str.w	r3, [r7, #432]	@ 0x1b0
  return result;
 8000fd0:	f8d7 31b0 	ldr.w	r3, [r7, #432]	@ 0x1b0
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 8000fd4:	fab3 f383 	clz	r3, r3
 8000fd8:	b2db      	uxtb	r3, r3
 8000fda:	2b3f      	cmp	r3, #63	@ 0x3f
 8000fdc:	d802      	bhi.n	8000fe4 <HAL_RCC_OscConfig+0x294>
 8000fde:	4b1a      	ldr	r3, [pc, #104]	@ (8001048 <HAL_RCC_OscConfig+0x2f8>)
 8000fe0:	681b      	ldr	r3, [r3, #0]
 8000fe2:	e015      	b.n	8001010 <HAL_RCC_OscConfig+0x2c0>
 8000fe4:	f44f 3300 	mov.w	r3, #131072	@ 0x20000
 8000fe8:	f8c7 31ac 	str.w	r3, [r7, #428]	@ 0x1ac
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8000fec:	f8d7 31ac 	ldr.w	r3, [r7, #428]	@ 0x1ac
 8000ff0:	fa93 f3a3 	rbit	r3, r3
 8000ff4:	f8c7 31a8 	str.w	r3, [r7, #424]	@ 0x1a8
 8000ff8:	f44f 3300 	mov.w	r3, #131072	@ 0x20000
 8000ffc:	f8c7 31a4 	str.w	r3, [r7, #420]	@ 0x1a4
 8001000:	f8d7 31a4 	ldr.w	r3, [r7, #420]	@ 0x1a4
 8001004:	fa93 f3a3 	rbit	r3, r3
 8001008:	f8c7 31a0 	str.w	r3, [r7, #416]	@ 0x1a0
 800100c:	4b0e      	ldr	r3, [pc, #56]	@ (8001048 <HAL_RCC_OscConfig+0x2f8>)
 800100e:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8001010:	f44f 3200 	mov.w	r2, #131072	@ 0x20000
 8001014:	f8c7 219c 	str.w	r2, [r7, #412]	@ 0x19c
 8001018:	f8d7 219c 	ldr.w	r2, [r7, #412]	@ 0x19c
 800101c:	fa92 f2a2 	rbit	r2, r2
 8001020:	f8c7 2198 	str.w	r2, [r7, #408]	@ 0x198
  return result;
 8001024:	f8d7 2198 	ldr.w	r2, [r7, #408]	@ 0x198
 8001028:	fab2 f282 	clz	r2, r2
 800102c:	b2d2      	uxtb	r2, r2
 800102e:	f042 0220 	orr.w	r2, r2, #32
 8001032:	b2d2      	uxtb	r2, r2
 8001034:	f002 021f 	and.w	r2, r2, #31
 8001038:	2101      	movs	r1, #1
 800103a:	fa01 f202 	lsl.w	r2, r1, r2
 800103e:	4013      	ands	r3, r2
 8001040:	2b00      	cmp	r3, #0
 8001042:	d1b0      	bne.n	8000fa6 <HAL_RCC_OscConfig+0x256>
 8001044:	e003      	b.n	800104e <HAL_RCC_OscConfig+0x2fe>
 8001046:	bf00      	nop
 8001048:	40021000 	.word	0x40021000
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 800104c:	bf00      	nop
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/ 
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 800104e:	f507 7302 	add.w	r3, r7, #520	@ 0x208
 8001052:	f5a3 7301 	sub.w	r3, r3, #516	@ 0x204
 8001056:	681b      	ldr	r3, [r3, #0]
 8001058:	681b      	ldr	r3, [r3, #0]
 800105a:	f003 0302 	and.w	r3, r3, #2
 800105e:	2b00      	cmp	r3, #0
 8001060:	f000 816d 	beq.w	800133e <HAL_RCC_OscConfig+0x5ee>
    /* Check the parameters */
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));
    
    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */ 
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_HSI) 
 8001064:	4bcd      	ldr	r3, [pc, #820]	@ (800139c <HAL_RCC_OscConfig+0x64c>)
 8001066:	685b      	ldr	r3, [r3, #4]
 8001068:	f003 030c 	and.w	r3, r3, #12
 800106c:	2b00      	cmp	r3, #0
 800106e:	d00c      	beq.n	800108a <HAL_RCC_OscConfig+0x33a>
       || ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (__HAL_RCC_GET_PLL_OSCSOURCE() == RCC_PLLSOURCE_HSI)))
 8001070:	4bca      	ldr	r3, [pc, #808]	@ (800139c <HAL_RCC_OscConfig+0x64c>)
 8001072:	685b      	ldr	r3, [r3, #4]
 8001074:	f003 030c 	and.w	r3, r3, #12
 8001078:	2b08      	cmp	r3, #8
 800107a:	d16e      	bne.n	800115a <HAL_RCC_OscConfig+0x40a>
 800107c:	4bc7      	ldr	r3, [pc, #796]	@ (800139c <HAL_RCC_OscConfig+0x64c>)
 800107e:	685b      	ldr	r3, [r3, #4]
 8001080:	f403 33c0 	and.w	r3, r3, #98304	@ 0x18000
 8001084:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 8001088:	d167      	bne.n	800115a <HAL_RCC_OscConfig+0x40a>
 800108a:	2302      	movs	r3, #2
 800108c:	f8c7 3194 	str.w	r3, [r7, #404]	@ 0x194
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8001090:	f8d7 3194 	ldr.w	r3, [r7, #404]	@ 0x194
 8001094:	fa93 f3a3 	rbit	r3, r3
 8001098:	f8c7 3190 	str.w	r3, [r7, #400]	@ 0x190
  return result;
 800109c:	f8d7 3190 	ldr.w	r3, [r7, #400]	@ 0x190
    {
      /* When HSI is used as system clock it will not disabled */
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 80010a0:	fab3 f383 	clz	r3, r3
 80010a4:	b2db      	uxtb	r3, r3
 80010a6:	2b3f      	cmp	r3, #63	@ 0x3f
 80010a8:	d802      	bhi.n	80010b0 <HAL_RCC_OscConfig+0x360>
 80010aa:	4bbc      	ldr	r3, [pc, #752]	@ (800139c <HAL_RCC_OscConfig+0x64c>)
 80010ac:	681b      	ldr	r3, [r3, #0]
 80010ae:	e013      	b.n	80010d8 <HAL_RCC_OscConfig+0x388>
 80010b0:	2302      	movs	r3, #2
 80010b2:	f8c7 318c 	str.w	r3, [r7, #396]	@ 0x18c
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80010b6:	f8d7 318c 	ldr.w	r3, [r7, #396]	@ 0x18c
 80010ba:	fa93 f3a3 	rbit	r3, r3
 80010be:	f8c7 3188 	str.w	r3, [r7, #392]	@ 0x188
 80010c2:	2302      	movs	r3, #2
 80010c4:	f8c7 3184 	str.w	r3, [r7, #388]	@ 0x184
 80010c8:	f8d7 3184 	ldr.w	r3, [r7, #388]	@ 0x184
 80010cc:	fa93 f3a3 	rbit	r3, r3
 80010d0:	f8c7 3180 	str.w	r3, [r7, #384]	@ 0x180
 80010d4:	4bb1      	ldr	r3, [pc, #708]	@ (800139c <HAL_RCC_OscConfig+0x64c>)
 80010d6:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80010d8:	2202      	movs	r2, #2
 80010da:	f8c7 217c 	str.w	r2, [r7, #380]	@ 0x17c
 80010de:	f8d7 217c 	ldr.w	r2, [r7, #380]	@ 0x17c
 80010e2:	fa92 f2a2 	rbit	r2, r2
 80010e6:	f8c7 2178 	str.w	r2, [r7, #376]	@ 0x178
  return result;
 80010ea:	f8d7 2178 	ldr.w	r2, [r7, #376]	@ 0x178
 80010ee:	fab2 f282 	clz	r2, r2
 80010f2:	b2d2      	uxtb	r2, r2
 80010f4:	f042 0220 	orr.w	r2, r2, #32
 80010f8:	b2d2      	uxtb	r2, r2
 80010fa:	f002 021f 	and.w	r2, r2, #31
 80010fe:	2101      	movs	r1, #1
 8001100:	fa01 f202 	lsl.w	r2, r1, r2
 8001104:	4013      	ands	r3, r2
 8001106:	2b00      	cmp	r3, #0
 8001108:	d00a      	beq.n	8001120 <HAL_RCC_OscConfig+0x3d0>
 800110a:	f507 7302 	add.w	r3, r7, #520	@ 0x208
 800110e:	f5a3 7301 	sub.w	r3, r3, #516	@ 0x204
 8001112:	681b      	ldr	r3, [r3, #0]
 8001114:	68db      	ldr	r3, [r3, #12]
 8001116:	2b01      	cmp	r3, #1
 8001118:	d002      	beq.n	8001120 <HAL_RCC_OscConfig+0x3d0>
      {
        return HAL_ERROR;
 800111a:	2301      	movs	r3, #1
 800111c:	f000 be35 	b.w	8001d8a <HAL_RCC_OscConfig+0x103a>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8001120:	4b9e      	ldr	r3, [pc, #632]	@ (800139c <HAL_RCC_OscConfig+0x64c>)
 8001122:	681b      	ldr	r3, [r3, #0]
 8001124:	f023 02f8 	bic.w	r2, r3, #248	@ 0xf8
 8001128:	f507 7302 	add.w	r3, r7, #520	@ 0x208
 800112c:	f5a3 7301 	sub.w	r3, r3, #516	@ 0x204
 8001130:	681b      	ldr	r3, [r3, #0]
 8001132:	691b      	ldr	r3, [r3, #16]
 8001134:	21f8      	movs	r1, #248	@ 0xf8
 8001136:	f8c7 1174 	str.w	r1, [r7, #372]	@ 0x174
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 800113a:	f8d7 1174 	ldr.w	r1, [r7, #372]	@ 0x174
 800113e:	fa91 f1a1 	rbit	r1, r1
 8001142:	f8c7 1170 	str.w	r1, [r7, #368]	@ 0x170
  return result;
 8001146:	f8d7 1170 	ldr.w	r1, [r7, #368]	@ 0x170
 800114a:	fab1 f181 	clz	r1, r1
 800114e:	b2c9      	uxtb	r1, r1
 8001150:	408b      	lsls	r3, r1
 8001152:	4992      	ldr	r1, [pc, #584]	@ (800139c <HAL_RCC_OscConfig+0x64c>)
 8001154:	4313      	orrs	r3, r2
 8001156:	600b      	str	r3, [r1, #0]
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 8001158:	e0f1      	b.n	800133e <HAL_RCC_OscConfig+0x5ee>
      }
    }
    else
    {
      /* Check the HSI State */
      if(RCC_OscInitStruct->HSIState != RCC_HSI_OFF)
 800115a:	f507 7302 	add.w	r3, r7, #520	@ 0x208
 800115e:	f5a3 7301 	sub.w	r3, r3, #516	@ 0x204
 8001162:	681b      	ldr	r3, [r3, #0]
 8001164:	68db      	ldr	r3, [r3, #12]
 8001166:	2b00      	cmp	r3, #0
 8001168:	f000 8083 	beq.w	8001272 <HAL_RCC_OscConfig+0x522>
 800116c:	2301      	movs	r3, #1
 800116e:	f8c7 316c 	str.w	r3, [r7, #364]	@ 0x16c
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8001172:	f8d7 316c 	ldr.w	r3, [r7, #364]	@ 0x16c
 8001176:	fa93 f3a3 	rbit	r3, r3
 800117a:	f8c7 3168 	str.w	r3, [r7, #360]	@ 0x168
  return result;
 800117e:	f8d7 3168 	ldr.w	r3, [r7, #360]	@ 0x168
      {
       /* Enable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_ENABLE();
 8001182:	fab3 f383 	clz	r3, r3
 8001186:	b2db      	uxtb	r3, r3
 8001188:	f103 5384 	add.w	r3, r3, #276824064	@ 0x10800000
 800118c:	f503 1384 	add.w	r3, r3, #1081344	@ 0x108000
 8001190:	009b      	lsls	r3, r3, #2
 8001192:	461a      	mov	r2, r3
 8001194:	2301      	movs	r3, #1
 8001196:	6013      	str	r3, [r2, #0]
        
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8001198:	f7ff fb2c 	bl	80007f4 <HAL_GetTick>
 800119c:	f8c7 0200 	str.w	r0, [r7, #512]	@ 0x200
        
        /* Wait till HSI is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 80011a0:	e00a      	b.n	80011b8 <HAL_RCC_OscConfig+0x468>
        {
          if((HAL_GetTick() - tickstart ) > HSI_TIMEOUT_VALUE)
 80011a2:	f7ff fb27 	bl	80007f4 <HAL_GetTick>
 80011a6:	4602      	mov	r2, r0
 80011a8:	f8d7 3200 	ldr.w	r3, [r7, #512]	@ 0x200
 80011ac:	1ad3      	subs	r3, r2, r3
 80011ae:	2b02      	cmp	r3, #2
 80011b0:	d902      	bls.n	80011b8 <HAL_RCC_OscConfig+0x468>
          {
            return HAL_TIMEOUT;
 80011b2:	2303      	movs	r3, #3
 80011b4:	f000 bde9 	b.w	8001d8a <HAL_RCC_OscConfig+0x103a>
 80011b8:	2302      	movs	r3, #2
 80011ba:	f8c7 3164 	str.w	r3, [r7, #356]	@ 0x164
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80011be:	f8d7 3164 	ldr.w	r3, [r7, #356]	@ 0x164
 80011c2:	fa93 f3a3 	rbit	r3, r3
 80011c6:	f8c7 3160 	str.w	r3, [r7, #352]	@ 0x160
  return result;
 80011ca:	f8d7 3160 	ldr.w	r3, [r7, #352]	@ 0x160
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 80011ce:	fab3 f383 	clz	r3, r3
 80011d2:	b2db      	uxtb	r3, r3
 80011d4:	2b3f      	cmp	r3, #63	@ 0x3f
 80011d6:	d802      	bhi.n	80011de <HAL_RCC_OscConfig+0x48e>
 80011d8:	4b70      	ldr	r3, [pc, #448]	@ (800139c <HAL_RCC_OscConfig+0x64c>)
 80011da:	681b      	ldr	r3, [r3, #0]
 80011dc:	e013      	b.n	8001206 <HAL_RCC_OscConfig+0x4b6>
 80011de:	2302      	movs	r3, #2
 80011e0:	f8c7 315c 	str.w	r3, [r7, #348]	@ 0x15c
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80011e4:	f8d7 315c 	ldr.w	r3, [r7, #348]	@ 0x15c
 80011e8:	fa93 f3a3 	rbit	r3, r3
 80011ec:	f8c7 3158 	str.w	r3, [r7, #344]	@ 0x158
 80011f0:	2302      	movs	r3, #2
 80011f2:	f8c7 3154 	str.w	r3, [r7, #340]	@ 0x154
 80011f6:	f8d7 3154 	ldr.w	r3, [r7, #340]	@ 0x154
 80011fa:	fa93 f3a3 	rbit	r3, r3
 80011fe:	f8c7 3150 	str.w	r3, [r7, #336]	@ 0x150
 8001202:	4b66      	ldr	r3, [pc, #408]	@ (800139c <HAL_RCC_OscConfig+0x64c>)
 8001204:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8001206:	2202      	movs	r2, #2
 8001208:	f8c7 214c 	str.w	r2, [r7, #332]	@ 0x14c
 800120c:	f8d7 214c 	ldr.w	r2, [r7, #332]	@ 0x14c
 8001210:	fa92 f2a2 	rbit	r2, r2
 8001214:	f8c7 2148 	str.w	r2, [r7, #328]	@ 0x148
  return result;
 8001218:	f8d7 2148 	ldr.w	r2, [r7, #328]	@ 0x148
 800121c:	fab2 f282 	clz	r2, r2
 8001220:	b2d2      	uxtb	r2, r2
 8001222:	f042 0220 	orr.w	r2, r2, #32
 8001226:	b2d2      	uxtb	r2, r2
 8001228:	f002 021f 	and.w	r2, r2, #31
 800122c:	2101      	movs	r1, #1
 800122e:	fa01 f202 	lsl.w	r2, r1, r2
 8001232:	4013      	ands	r3, r2
 8001234:	2b00      	cmp	r3, #0
 8001236:	d0b4      	beq.n	80011a2 <HAL_RCC_OscConfig+0x452>
          }
        }
                
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8001238:	4b58      	ldr	r3, [pc, #352]	@ (800139c <HAL_RCC_OscConfig+0x64c>)
 800123a:	681b      	ldr	r3, [r3, #0]
 800123c:	f023 02f8 	bic.w	r2, r3, #248	@ 0xf8
 8001240:	f507 7302 	add.w	r3, r7, #520	@ 0x208
 8001244:	f5a3 7301 	sub.w	r3, r3, #516	@ 0x204
 8001248:	681b      	ldr	r3, [r3, #0]
 800124a:	691b      	ldr	r3, [r3, #16]
 800124c:	21f8      	movs	r1, #248	@ 0xf8
 800124e:	f8c7 1144 	str.w	r1, [r7, #324]	@ 0x144
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8001252:	f8d7 1144 	ldr.w	r1, [r7, #324]	@ 0x144
 8001256:	fa91 f1a1 	rbit	r1, r1
 800125a:	f8c7 1140 	str.w	r1, [r7, #320]	@ 0x140
  return result;
 800125e:	f8d7 1140 	ldr.w	r1, [r7, #320]	@ 0x140
 8001262:	fab1 f181 	clz	r1, r1
 8001266:	b2c9      	uxtb	r1, r1
 8001268:	408b      	lsls	r3, r1
 800126a:	494c      	ldr	r1, [pc, #304]	@ (800139c <HAL_RCC_OscConfig+0x64c>)
 800126c:	4313      	orrs	r3, r2
 800126e:	600b      	str	r3, [r1, #0]
 8001270:	e065      	b.n	800133e <HAL_RCC_OscConfig+0x5ee>
 8001272:	2301      	movs	r3, #1
 8001274:	f8c7 313c 	str.w	r3, [r7, #316]	@ 0x13c
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8001278:	f8d7 313c 	ldr.w	r3, [r7, #316]	@ 0x13c
 800127c:	fa93 f3a3 	rbit	r3, r3
 8001280:	f8c7 3138 	str.w	r3, [r7, #312]	@ 0x138
  return result;
 8001284:	f8d7 3138 	ldr.w	r3, [r7, #312]	@ 0x138
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 8001288:	fab3 f383 	clz	r3, r3
 800128c:	b2db      	uxtb	r3, r3
 800128e:	f103 5384 	add.w	r3, r3, #276824064	@ 0x10800000
 8001292:	f503 1384 	add.w	r3, r3, #1081344	@ 0x108000
 8001296:	009b      	lsls	r3, r3, #2
 8001298:	461a      	mov	r2, r3
 800129a:	2300      	movs	r3, #0
 800129c:	6013      	str	r3, [r2, #0]
        
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 800129e:	f7ff faa9 	bl	80007f4 <HAL_GetTick>
 80012a2:	f8c7 0200 	str.w	r0, [r7, #512]	@ 0x200
        
        /* Wait till HSI is disabled */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 80012a6:	e00a      	b.n	80012be <HAL_RCC_OscConfig+0x56e>
        {
          if((HAL_GetTick() - tickstart ) > HSI_TIMEOUT_VALUE)
 80012a8:	f7ff faa4 	bl	80007f4 <HAL_GetTick>
 80012ac:	4602      	mov	r2, r0
 80012ae:	f8d7 3200 	ldr.w	r3, [r7, #512]	@ 0x200
 80012b2:	1ad3      	subs	r3, r2, r3
 80012b4:	2b02      	cmp	r3, #2
 80012b6:	d902      	bls.n	80012be <HAL_RCC_OscConfig+0x56e>
          {
            return HAL_TIMEOUT;
 80012b8:	2303      	movs	r3, #3
 80012ba:	f000 bd66 	b.w	8001d8a <HAL_RCC_OscConfig+0x103a>
 80012be:	2302      	movs	r3, #2
 80012c0:	f8c7 3134 	str.w	r3, [r7, #308]	@ 0x134
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80012c4:	f8d7 3134 	ldr.w	r3, [r7, #308]	@ 0x134
 80012c8:	fa93 f3a3 	rbit	r3, r3
 80012cc:	f8c7 3130 	str.w	r3, [r7, #304]	@ 0x130
  return result;
 80012d0:	f8d7 3130 	ldr.w	r3, [r7, #304]	@ 0x130
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 80012d4:	fab3 f383 	clz	r3, r3
 80012d8:	b2db      	uxtb	r3, r3
 80012da:	2b3f      	cmp	r3, #63	@ 0x3f
 80012dc:	d802      	bhi.n	80012e4 <HAL_RCC_OscConfig+0x594>
 80012de:	4b2f      	ldr	r3, [pc, #188]	@ (800139c <HAL_RCC_OscConfig+0x64c>)
 80012e0:	681b      	ldr	r3, [r3, #0]
 80012e2:	e013      	b.n	800130c <HAL_RCC_OscConfig+0x5bc>
 80012e4:	2302      	movs	r3, #2
 80012e6:	f8c7 312c 	str.w	r3, [r7, #300]	@ 0x12c
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80012ea:	f8d7 312c 	ldr.w	r3, [r7, #300]	@ 0x12c
 80012ee:	fa93 f3a3 	rbit	r3, r3
 80012f2:	f8c7 3128 	str.w	r3, [r7, #296]	@ 0x128
 80012f6:	2302      	movs	r3, #2
 80012f8:	f8c7 3124 	str.w	r3, [r7, #292]	@ 0x124
 80012fc:	f8d7 3124 	ldr.w	r3, [r7, #292]	@ 0x124
 8001300:	fa93 f3a3 	rbit	r3, r3
 8001304:	f8c7 3120 	str.w	r3, [r7, #288]	@ 0x120
 8001308:	4b24      	ldr	r3, [pc, #144]	@ (800139c <HAL_RCC_OscConfig+0x64c>)
 800130a:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800130c:	2202      	movs	r2, #2
 800130e:	f8c7 211c 	str.w	r2, [r7, #284]	@ 0x11c
 8001312:	f8d7 211c 	ldr.w	r2, [r7, #284]	@ 0x11c
 8001316:	fa92 f2a2 	rbit	r2, r2
 800131a:	f8c7 2118 	str.w	r2, [r7, #280]	@ 0x118
  return result;
 800131e:	f8d7 2118 	ldr.w	r2, [r7, #280]	@ 0x118
 8001322:	fab2 f282 	clz	r2, r2
 8001326:	b2d2      	uxtb	r2, r2
 8001328:	f042 0220 	orr.w	r2, r2, #32
 800132c:	b2d2      	uxtb	r2, r2
 800132e:	f002 021f 	and.w	r2, r2, #31
 8001332:	2101      	movs	r1, #1
 8001334:	fa01 f202 	lsl.w	r2, r1, r2
 8001338:	4013      	ands	r3, r2
 800133a:	2b00      	cmp	r3, #0
 800133c:	d1b4      	bne.n	80012a8 <HAL_RCC_OscConfig+0x558>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/ 
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 800133e:	f507 7302 	add.w	r3, r7, #520	@ 0x208
 8001342:	f5a3 7301 	sub.w	r3, r3, #516	@ 0x204
 8001346:	681b      	ldr	r3, [r3, #0]
 8001348:	681b      	ldr	r3, [r3, #0]
 800134a:	f003 0308 	and.w	r3, r3, #8
 800134e:	2b00      	cmp	r3, #0
 8001350:	f000 8119 	beq.w	8001586 <HAL_RCC_OscConfig+0x836>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));
    
    /* Check the LSI State */
    if(RCC_OscInitStruct->LSIState != RCC_LSI_OFF)
 8001354:	f507 7302 	add.w	r3, r7, #520	@ 0x208
 8001358:	f5a3 7301 	sub.w	r3, r3, #516	@ 0x204
 800135c:	681b      	ldr	r3, [r3, #0]
 800135e:	695b      	ldr	r3, [r3, #20]
 8001360:	2b00      	cmp	r3, #0
 8001362:	f000 8082 	beq.w	800146a <HAL_RCC_OscConfig+0x71a>
 8001366:	2301      	movs	r3, #1
 8001368:	f8c7 3114 	str.w	r3, [r7, #276]	@ 0x114
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 800136c:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8001370:	fa93 f3a3 	rbit	r3, r3
 8001374:	f8c7 3110 	str.w	r3, [r7, #272]	@ 0x110
  return result;
 8001378:	f8d7 3110 	ldr.w	r3, [r7, #272]	@ 0x110
    {
      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 800137c:	fab3 f383 	clz	r3, r3
 8001380:	b2db      	uxtb	r3, r3
 8001382:	461a      	mov	r2, r3
 8001384:	4b06      	ldr	r3, [pc, #24]	@ (80013a0 <HAL_RCC_OscConfig+0x650>)
 8001386:	4413      	add	r3, r2
 8001388:	009b      	lsls	r3, r3, #2
 800138a:	461a      	mov	r2, r3
 800138c:	2301      	movs	r3, #1
 800138e:	6013      	str	r3, [r2, #0]
      
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8001390:	f7ff fa30 	bl	80007f4 <HAL_GetTick>
 8001394:	f8c7 0200 	str.w	r0, [r7, #512]	@ 0x200
      
      /* Wait till LSI is ready */  
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 8001398:	e00f      	b.n	80013ba <HAL_RCC_OscConfig+0x66a>
 800139a:	bf00      	nop
 800139c:	40021000 	.word	0x40021000
 80013a0:	10908120 	.word	0x10908120
      {
        if((HAL_GetTick() - tickstart ) > LSI_TIMEOUT_VALUE)
 80013a4:	f7ff fa26 	bl	80007f4 <HAL_GetTick>
 80013a8:	4602      	mov	r2, r0
 80013aa:	f8d7 3200 	ldr.w	r3, [r7, #512]	@ 0x200
 80013ae:	1ad3      	subs	r3, r2, r3
 80013b0:	2b02      	cmp	r3, #2
 80013b2:	d902      	bls.n	80013ba <HAL_RCC_OscConfig+0x66a>
        {
          return HAL_TIMEOUT;
 80013b4:	2303      	movs	r3, #3
 80013b6:	f000 bce8 	b.w	8001d8a <HAL_RCC_OscConfig+0x103a>
 80013ba:	2302      	movs	r3, #2
 80013bc:	f8c7 310c 	str.w	r3, [r7, #268]	@ 0x10c
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80013c0:	f8d7 310c 	ldr.w	r3, [r7, #268]	@ 0x10c
 80013c4:	fa93 f2a3 	rbit	r2, r3
 80013c8:	f507 7302 	add.w	r3, r7, #520	@ 0x208
 80013cc:	f5a3 7380 	sub.w	r3, r3, #256	@ 0x100
 80013d0:	601a      	str	r2, [r3, #0]
 80013d2:	f507 7302 	add.w	r3, r7, #520	@ 0x208
 80013d6:	f5a3 7382 	sub.w	r3, r3, #260	@ 0x104
 80013da:	2202      	movs	r2, #2
 80013dc:	601a      	str	r2, [r3, #0]
 80013de:	f507 7302 	add.w	r3, r7, #520	@ 0x208
 80013e2:	f5a3 7382 	sub.w	r3, r3, #260	@ 0x104
 80013e6:	681b      	ldr	r3, [r3, #0]
 80013e8:	fa93 f2a3 	rbit	r2, r3
 80013ec:	f507 7302 	add.w	r3, r7, #520	@ 0x208
 80013f0:	f5a3 7384 	sub.w	r3, r3, #264	@ 0x108
 80013f4:	601a      	str	r2, [r3, #0]
 80013f6:	f507 7302 	add.w	r3, r7, #520	@ 0x208
 80013fa:	f5a3 7386 	sub.w	r3, r3, #268	@ 0x10c
 80013fe:	2202      	movs	r2, #2
 8001400:	601a      	str	r2, [r3, #0]
 8001402:	f507 7302 	add.w	r3, r7, #520	@ 0x208
 8001406:	f5a3 7386 	sub.w	r3, r3, #268	@ 0x10c
 800140a:	681b      	ldr	r3, [r3, #0]
 800140c:	fa93 f2a3 	rbit	r2, r3
 8001410:	f507 7302 	add.w	r3, r7, #520	@ 0x208
 8001414:	f5a3 7388 	sub.w	r3, r3, #272	@ 0x110
 8001418:	601a      	str	r2, [r3, #0]
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 800141a:	4bb0      	ldr	r3, [pc, #704]	@ (80016dc <HAL_RCC_OscConfig+0x98c>)
 800141c:	6a5a      	ldr	r2, [r3, #36]	@ 0x24
 800141e:	f507 7302 	add.w	r3, r7, #520	@ 0x208
 8001422:	f5a3 738a 	sub.w	r3, r3, #276	@ 0x114
 8001426:	2102      	movs	r1, #2
 8001428:	6019      	str	r1, [r3, #0]
 800142a:	f507 7302 	add.w	r3, r7, #520	@ 0x208
 800142e:	f5a3 738a 	sub.w	r3, r3, #276	@ 0x114
 8001432:	681b      	ldr	r3, [r3, #0]
 8001434:	fa93 f1a3 	rbit	r1, r3
 8001438:	f507 7302 	add.w	r3, r7, #520	@ 0x208
 800143c:	f5a3 738c 	sub.w	r3, r3, #280	@ 0x118
 8001440:	6019      	str	r1, [r3, #0]
  return result;
 8001442:	f507 7302 	add.w	r3, r7, #520	@ 0x208
 8001446:	f5a3 738c 	sub.w	r3, r3, #280	@ 0x118
 800144a:	681b      	ldr	r3, [r3, #0]
 800144c:	fab3 f383 	clz	r3, r3
 8001450:	b2db      	uxtb	r3, r3
 8001452:	f043 0360 	orr.w	r3, r3, #96	@ 0x60
 8001456:	b2db      	uxtb	r3, r3
 8001458:	f003 031f 	and.w	r3, r3, #31
 800145c:	2101      	movs	r1, #1
 800145e:	fa01 f303 	lsl.w	r3, r1, r3
 8001462:	4013      	ands	r3, r2
 8001464:	2b00      	cmp	r3, #0
 8001466:	d09d      	beq.n	80013a4 <HAL_RCC_OscConfig+0x654>
 8001468:	e08d      	b.n	8001586 <HAL_RCC_OscConfig+0x836>
 800146a:	f507 7302 	add.w	r3, r7, #520	@ 0x208
 800146e:	f5a3 738e 	sub.w	r3, r3, #284	@ 0x11c
 8001472:	2201      	movs	r2, #1
 8001474:	601a      	str	r2, [r3, #0]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8001476:	f507 7302 	add.w	r3, r7, #520	@ 0x208
 800147a:	f5a3 738e 	sub.w	r3, r3, #284	@ 0x11c
 800147e:	681b      	ldr	r3, [r3, #0]
 8001480:	fa93 f2a3 	rbit	r2, r3
 8001484:	f507 7302 	add.w	r3, r7, #520	@ 0x208
 8001488:	f5a3 7390 	sub.w	r3, r3, #288	@ 0x120
 800148c:	601a      	str	r2, [r3, #0]
  return result;
 800148e:	f507 7302 	add.w	r3, r7, #520	@ 0x208
 8001492:	f5a3 7390 	sub.w	r3, r3, #288	@ 0x120
 8001496:	681b      	ldr	r3, [r3, #0]
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 8001498:	fab3 f383 	clz	r3, r3
 800149c:	b2db      	uxtb	r3, r3
 800149e:	461a      	mov	r2, r3
 80014a0:	4b8f      	ldr	r3, [pc, #572]	@ (80016e0 <HAL_RCC_OscConfig+0x990>)
 80014a2:	4413      	add	r3, r2
 80014a4:	009b      	lsls	r3, r3, #2
 80014a6:	461a      	mov	r2, r3
 80014a8:	2300      	movs	r3, #0
 80014aa:	6013      	str	r3, [r2, #0]
      
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 80014ac:	f7ff f9a2 	bl	80007f4 <HAL_GetTick>
 80014b0:	f8c7 0200 	str.w	r0, [r7, #512]	@ 0x200
      
      /* Wait till LSI is disabled */  
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 80014b4:	e00a      	b.n	80014cc <HAL_RCC_OscConfig+0x77c>
      {
        if((HAL_GetTick() - tickstart ) > LSI_TIMEOUT_VALUE)
 80014b6:	f7ff f99d 	bl	80007f4 <HAL_GetTick>
 80014ba:	4602      	mov	r2, r0
 80014bc:	f8d7 3200 	ldr.w	r3, [r7, #512]	@ 0x200
 80014c0:	1ad3      	subs	r3, r2, r3
 80014c2:	2b02      	cmp	r3, #2
 80014c4:	d902      	bls.n	80014cc <HAL_RCC_OscConfig+0x77c>
        {
          return HAL_TIMEOUT;
 80014c6:	2303      	movs	r3, #3
 80014c8:	f000 bc5f 	b.w	8001d8a <HAL_RCC_OscConfig+0x103a>
 80014cc:	f507 7302 	add.w	r3, r7, #520	@ 0x208
 80014d0:	f5a3 7392 	sub.w	r3, r3, #292	@ 0x124
 80014d4:	2202      	movs	r2, #2
 80014d6:	601a      	str	r2, [r3, #0]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80014d8:	f507 7302 	add.w	r3, r7, #520	@ 0x208
 80014dc:	f5a3 7392 	sub.w	r3, r3, #292	@ 0x124
 80014e0:	681b      	ldr	r3, [r3, #0]
 80014e2:	fa93 f2a3 	rbit	r2, r3
 80014e6:	f507 7302 	add.w	r3, r7, #520	@ 0x208
 80014ea:	f5a3 7394 	sub.w	r3, r3, #296	@ 0x128
 80014ee:	601a      	str	r2, [r3, #0]
 80014f0:	f507 7302 	add.w	r3, r7, #520	@ 0x208
 80014f4:	f5a3 7396 	sub.w	r3, r3, #300	@ 0x12c
 80014f8:	2202      	movs	r2, #2
 80014fa:	601a      	str	r2, [r3, #0]
 80014fc:	f507 7302 	add.w	r3, r7, #520	@ 0x208
 8001500:	f5a3 7396 	sub.w	r3, r3, #300	@ 0x12c
 8001504:	681b      	ldr	r3, [r3, #0]
 8001506:	fa93 f2a3 	rbit	r2, r3
 800150a:	f507 7302 	add.w	r3, r7, #520	@ 0x208
 800150e:	f5a3 7398 	sub.w	r3, r3, #304	@ 0x130
 8001512:	601a      	str	r2, [r3, #0]
 8001514:	f507 7302 	add.w	r3, r7, #520	@ 0x208
 8001518:	f5a3 739a 	sub.w	r3, r3, #308	@ 0x134
 800151c:	2202      	movs	r2, #2
 800151e:	601a      	str	r2, [r3, #0]
 8001520:	f507 7302 	add.w	r3, r7, #520	@ 0x208
 8001524:	f5a3 739a 	sub.w	r3, r3, #308	@ 0x134
 8001528:	681b      	ldr	r3, [r3, #0]
 800152a:	fa93 f2a3 	rbit	r2, r3
 800152e:	f507 7302 	add.w	r3, r7, #520	@ 0x208
 8001532:	f5a3 739c 	sub.w	r3, r3, #312	@ 0x138
 8001536:	601a      	str	r2, [r3, #0]
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 8001538:	4b68      	ldr	r3, [pc, #416]	@ (80016dc <HAL_RCC_OscConfig+0x98c>)
 800153a:	6a5a      	ldr	r2, [r3, #36]	@ 0x24
 800153c:	f507 7302 	add.w	r3, r7, #520	@ 0x208
 8001540:	f5a3 739e 	sub.w	r3, r3, #316	@ 0x13c
 8001544:	2102      	movs	r1, #2
 8001546:	6019      	str	r1, [r3, #0]
 8001548:	f507 7302 	add.w	r3, r7, #520	@ 0x208
 800154c:	f5a3 739e 	sub.w	r3, r3, #316	@ 0x13c
 8001550:	681b      	ldr	r3, [r3, #0]
 8001552:	fa93 f1a3 	rbit	r1, r3
 8001556:	f507 7302 	add.w	r3, r7, #520	@ 0x208
 800155a:	f5a3 73a0 	sub.w	r3, r3, #320	@ 0x140
 800155e:	6019      	str	r1, [r3, #0]
  return result;
 8001560:	f507 7302 	add.w	r3, r7, #520	@ 0x208
 8001564:	f5a3 73a0 	sub.w	r3, r3, #320	@ 0x140
 8001568:	681b      	ldr	r3, [r3, #0]
 800156a:	fab3 f383 	clz	r3, r3
 800156e:	b2db      	uxtb	r3, r3
 8001570:	f043 0360 	orr.w	r3, r3, #96	@ 0x60
 8001574:	b2db      	uxtb	r3, r3
 8001576:	f003 031f 	and.w	r3, r3, #31
 800157a:	2101      	movs	r1, #1
 800157c:	fa01 f303 	lsl.w	r3, r1, r3
 8001580:	4013      	ands	r3, r2
 8001582:	2b00      	cmp	r3, #0
 8001584:	d197      	bne.n	80014b6 <HAL_RCC_OscConfig+0x766>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/ 
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 8001586:	f507 7302 	add.w	r3, r7, #520	@ 0x208
 800158a:	f5a3 7301 	sub.w	r3, r3, #516	@ 0x204
 800158e:	681b      	ldr	r3, [r3, #0]
 8001590:	681b      	ldr	r3, [r3, #0]
 8001592:	f003 0304 	and.w	r3, r3, #4
 8001596:	2b00      	cmp	r3, #0
 8001598:	f000 819c 	beq.w	80018d4 <HAL_RCC_OscConfig+0xb84>
  {
    FlagStatus       pwrclkchanged = RESET;
 800159c:	2300      	movs	r3, #0
 800159e:	f887 3207 	strb.w	r3, [r7, #519]	@ 0x207
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain of necessary */
    if(__HAL_RCC_PWR_IS_CLK_DISABLED())
 80015a2:	4b4e      	ldr	r3, [pc, #312]	@ (80016dc <HAL_RCC_OscConfig+0x98c>)
 80015a4:	69db      	ldr	r3, [r3, #28]
 80015a6:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 80015aa:	2b00      	cmp	r3, #0
 80015ac:	d116      	bne.n	80015dc <HAL_RCC_OscConfig+0x88c>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 80015ae:	4b4b      	ldr	r3, [pc, #300]	@ (80016dc <HAL_RCC_OscConfig+0x98c>)
 80015b0:	69db      	ldr	r3, [r3, #28]
 80015b2:	4a4a      	ldr	r2, [pc, #296]	@ (80016dc <HAL_RCC_OscConfig+0x98c>)
 80015b4:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 80015b8:	61d3      	str	r3, [r2, #28]
 80015ba:	4b48      	ldr	r3, [pc, #288]	@ (80016dc <HAL_RCC_OscConfig+0x98c>)
 80015bc:	69db      	ldr	r3, [r3, #28]
 80015be:	f003 5280 	and.w	r2, r3, #268435456	@ 0x10000000
 80015c2:	f507 7302 	add.w	r3, r7, #520	@ 0x208
 80015c6:	f5a3 73fe 	sub.w	r3, r3, #508	@ 0x1fc
 80015ca:	601a      	str	r2, [r3, #0]
 80015cc:	f507 7302 	add.w	r3, r7, #520	@ 0x208
 80015d0:	f5a3 73fe 	sub.w	r3, r3, #508	@ 0x1fc
 80015d4:	681b      	ldr	r3, [r3, #0]
      pwrclkchanged = SET;
 80015d6:	2301      	movs	r3, #1
 80015d8:	f887 3207 	strb.w	r3, [r7, #519]	@ 0x207
    }
    
    if(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 80015dc:	4b41      	ldr	r3, [pc, #260]	@ (80016e4 <HAL_RCC_OscConfig+0x994>)
 80015de:	681b      	ldr	r3, [r3, #0]
 80015e0:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 80015e4:	2b00      	cmp	r3, #0
 80015e6:	d11a      	bne.n	800161e <HAL_RCC_OscConfig+0x8ce>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR, PWR_CR_DBP);
 80015e8:	4b3e      	ldr	r3, [pc, #248]	@ (80016e4 <HAL_RCC_OscConfig+0x994>)
 80015ea:	681b      	ldr	r3, [r3, #0]
 80015ec:	4a3d      	ldr	r2, [pc, #244]	@ (80016e4 <HAL_RCC_OscConfig+0x994>)
 80015ee:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 80015f2:	6013      	str	r3, [r2, #0]
      
      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 80015f4:	f7ff f8fe 	bl	80007f4 <HAL_GetTick>
 80015f8:	f8c7 0200 	str.w	r0, [r7, #512]	@ 0x200

      while(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 80015fc:	e009      	b.n	8001612 <HAL_RCC_OscConfig+0x8c2>
      {
        if((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 80015fe:	f7ff f8f9 	bl	80007f4 <HAL_GetTick>
 8001602:	4602      	mov	r2, r0
 8001604:	f8d7 3200 	ldr.w	r3, [r7, #512]	@ 0x200
 8001608:	1ad3      	subs	r3, r2, r3
 800160a:	2b64      	cmp	r3, #100	@ 0x64
 800160c:	d901      	bls.n	8001612 <HAL_RCC_OscConfig+0x8c2>
        {
          return HAL_TIMEOUT;
 800160e:	2303      	movs	r3, #3
 8001610:	e3bb      	b.n	8001d8a <HAL_RCC_OscConfig+0x103a>
      while(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8001612:	4b34      	ldr	r3, [pc, #208]	@ (80016e4 <HAL_RCC_OscConfig+0x994>)
 8001614:	681b      	ldr	r3, [r3, #0]
 8001616:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 800161a:	2b00      	cmp	r3, #0
 800161c:	d0ef      	beq.n	80015fe <HAL_RCC_OscConfig+0x8ae>
        }
      }
    }

    /* Set the new LSE configuration -----------------------------------------*/
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 800161e:	f507 7302 	add.w	r3, r7, #520	@ 0x208
 8001622:	f5a3 7301 	sub.w	r3, r3, #516	@ 0x204
 8001626:	681b      	ldr	r3, [r3, #0]
 8001628:	689b      	ldr	r3, [r3, #8]
 800162a:	2b01      	cmp	r3, #1
 800162c:	d106      	bne.n	800163c <HAL_RCC_OscConfig+0x8ec>
 800162e:	4b2b      	ldr	r3, [pc, #172]	@ (80016dc <HAL_RCC_OscConfig+0x98c>)
 8001630:	6a1b      	ldr	r3, [r3, #32]
 8001632:	4a2a      	ldr	r2, [pc, #168]	@ (80016dc <HAL_RCC_OscConfig+0x98c>)
 8001634:	f043 0301 	orr.w	r3, r3, #1
 8001638:	6213      	str	r3, [r2, #32]
 800163a:	e035      	b.n	80016a8 <HAL_RCC_OscConfig+0x958>
 800163c:	f507 7302 	add.w	r3, r7, #520	@ 0x208
 8001640:	f5a3 7301 	sub.w	r3, r3, #516	@ 0x204
 8001644:	681b      	ldr	r3, [r3, #0]
 8001646:	689b      	ldr	r3, [r3, #8]
 8001648:	2b00      	cmp	r3, #0
 800164a:	d10c      	bne.n	8001666 <HAL_RCC_OscConfig+0x916>
 800164c:	4b23      	ldr	r3, [pc, #140]	@ (80016dc <HAL_RCC_OscConfig+0x98c>)
 800164e:	6a1b      	ldr	r3, [r3, #32]
 8001650:	4a22      	ldr	r2, [pc, #136]	@ (80016dc <HAL_RCC_OscConfig+0x98c>)
 8001652:	f023 0301 	bic.w	r3, r3, #1
 8001656:	6213      	str	r3, [r2, #32]
 8001658:	4b20      	ldr	r3, [pc, #128]	@ (80016dc <HAL_RCC_OscConfig+0x98c>)
 800165a:	6a1b      	ldr	r3, [r3, #32]
 800165c:	4a1f      	ldr	r2, [pc, #124]	@ (80016dc <HAL_RCC_OscConfig+0x98c>)
 800165e:	f023 0304 	bic.w	r3, r3, #4
 8001662:	6213      	str	r3, [r2, #32]
 8001664:	e020      	b.n	80016a8 <HAL_RCC_OscConfig+0x958>
 8001666:	f507 7302 	add.w	r3, r7, #520	@ 0x208
 800166a:	f5a3 7301 	sub.w	r3, r3, #516	@ 0x204
 800166e:	681b      	ldr	r3, [r3, #0]
 8001670:	689b      	ldr	r3, [r3, #8]
 8001672:	2b05      	cmp	r3, #5
 8001674:	d10c      	bne.n	8001690 <HAL_RCC_OscConfig+0x940>
 8001676:	4b19      	ldr	r3, [pc, #100]	@ (80016dc <HAL_RCC_OscConfig+0x98c>)
 8001678:	6a1b      	ldr	r3, [r3, #32]
 800167a:	4a18      	ldr	r2, [pc, #96]	@ (80016dc <HAL_RCC_OscConfig+0x98c>)
 800167c:	f043 0304 	orr.w	r3, r3, #4
 8001680:	6213      	str	r3, [r2, #32]
 8001682:	4b16      	ldr	r3, [pc, #88]	@ (80016dc <HAL_RCC_OscConfig+0x98c>)
 8001684:	6a1b      	ldr	r3, [r3, #32]
 8001686:	4a15      	ldr	r2, [pc, #84]	@ (80016dc <HAL_RCC_OscConfig+0x98c>)
 8001688:	f043 0301 	orr.w	r3, r3, #1
 800168c:	6213      	str	r3, [r2, #32]
 800168e:	e00b      	b.n	80016a8 <HAL_RCC_OscConfig+0x958>
 8001690:	4b12      	ldr	r3, [pc, #72]	@ (80016dc <HAL_RCC_OscConfig+0x98c>)
 8001692:	6a1b      	ldr	r3, [r3, #32]
 8001694:	4a11      	ldr	r2, [pc, #68]	@ (80016dc <HAL_RCC_OscConfig+0x98c>)
 8001696:	f023 0301 	bic.w	r3, r3, #1
 800169a:	6213      	str	r3, [r2, #32]
 800169c:	4b0f      	ldr	r3, [pc, #60]	@ (80016dc <HAL_RCC_OscConfig+0x98c>)
 800169e:	6a1b      	ldr	r3, [r3, #32]
 80016a0:	4a0e      	ldr	r2, [pc, #56]	@ (80016dc <HAL_RCC_OscConfig+0x98c>)
 80016a2:	f023 0304 	bic.w	r3, r3, #4
 80016a6:	6213      	str	r3, [r2, #32]
    /* Check the LSE State */
    if(RCC_OscInitStruct->LSEState != RCC_LSE_OFF)
 80016a8:	f507 7302 	add.w	r3, r7, #520	@ 0x208
 80016ac:	f5a3 7301 	sub.w	r3, r3, #516	@ 0x204
 80016b0:	681b      	ldr	r3, [r3, #0]
 80016b2:	689b      	ldr	r3, [r3, #8]
 80016b4:	2b00      	cmp	r3, #0
 80016b6:	f000 8085 	beq.w	80017c4 <HAL_RCC_OscConfig+0xa74>
    {
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 80016ba:	f7ff f89b 	bl	80007f4 <HAL_GetTick>
 80016be:	f8c7 0200 	str.w	r0, [r7, #512]	@ 0x200
      
      /* Wait till LSE is ready */  
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 80016c2:	e011      	b.n	80016e8 <HAL_RCC_OscConfig+0x998>
      {
        if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 80016c4:	f7ff f896 	bl	80007f4 <HAL_GetTick>
 80016c8:	4602      	mov	r2, r0
 80016ca:	f8d7 3200 	ldr.w	r3, [r7, #512]	@ 0x200
 80016ce:	1ad3      	subs	r3, r2, r3
 80016d0:	f241 3288 	movw	r2, #5000	@ 0x1388
 80016d4:	4293      	cmp	r3, r2
 80016d6:	d907      	bls.n	80016e8 <HAL_RCC_OscConfig+0x998>
        {
          return HAL_TIMEOUT;
 80016d8:	2303      	movs	r3, #3
 80016da:	e356      	b.n	8001d8a <HAL_RCC_OscConfig+0x103a>
 80016dc:	40021000 	.word	0x40021000
 80016e0:	10908120 	.word	0x10908120
 80016e4:	40007000 	.word	0x40007000
 80016e8:	f507 7302 	add.w	r3, r7, #520	@ 0x208
 80016ec:	f5a3 73a2 	sub.w	r3, r3, #324	@ 0x144
 80016f0:	2202      	movs	r2, #2
 80016f2:	601a      	str	r2, [r3, #0]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80016f4:	f507 7302 	add.w	r3, r7, #520	@ 0x208
 80016f8:	f5a3 73a2 	sub.w	r3, r3, #324	@ 0x144
 80016fc:	681b      	ldr	r3, [r3, #0]
 80016fe:	fa93 f2a3 	rbit	r2, r3
 8001702:	f507 7302 	add.w	r3, r7, #520	@ 0x208
 8001706:	f5a3 73a4 	sub.w	r3, r3, #328	@ 0x148
 800170a:	601a      	str	r2, [r3, #0]
 800170c:	f507 7302 	add.w	r3, r7, #520	@ 0x208
 8001710:	f5a3 73a6 	sub.w	r3, r3, #332	@ 0x14c
 8001714:	2202      	movs	r2, #2
 8001716:	601a      	str	r2, [r3, #0]
 8001718:	f507 7302 	add.w	r3, r7, #520	@ 0x208
 800171c:	f5a3 73a6 	sub.w	r3, r3, #332	@ 0x14c
 8001720:	681b      	ldr	r3, [r3, #0]
 8001722:	fa93 f2a3 	rbit	r2, r3
 8001726:	f507 7302 	add.w	r3, r7, #520	@ 0x208
 800172a:	f5a3 73a8 	sub.w	r3, r3, #336	@ 0x150
 800172e:	601a      	str	r2, [r3, #0]
  return result;
 8001730:	f507 7302 	add.w	r3, r7, #520	@ 0x208
 8001734:	f5a3 73a8 	sub.w	r3, r3, #336	@ 0x150
 8001738:	681b      	ldr	r3, [r3, #0]
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 800173a:	fab3 f383 	clz	r3, r3
 800173e:	b2db      	uxtb	r3, r3
 8001740:	f023 035f 	bic.w	r3, r3, #95	@ 0x5f
 8001744:	b2db      	uxtb	r3, r3
 8001746:	2b00      	cmp	r3, #0
 8001748:	d102      	bne.n	8001750 <HAL_RCC_OscConfig+0xa00>
 800174a:	4b98      	ldr	r3, [pc, #608]	@ (80019ac <HAL_RCC_OscConfig+0xc5c>)
 800174c:	6a1b      	ldr	r3, [r3, #32]
 800174e:	e013      	b.n	8001778 <HAL_RCC_OscConfig+0xa28>
 8001750:	f507 7302 	add.w	r3, r7, #520	@ 0x208
 8001754:	f5a3 73aa 	sub.w	r3, r3, #340	@ 0x154
 8001758:	2202      	movs	r2, #2
 800175a:	601a      	str	r2, [r3, #0]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 800175c:	f507 7302 	add.w	r3, r7, #520	@ 0x208
 8001760:	f5a3 73aa 	sub.w	r3, r3, #340	@ 0x154
 8001764:	681b      	ldr	r3, [r3, #0]
 8001766:	fa93 f2a3 	rbit	r2, r3
 800176a:	f507 7302 	add.w	r3, r7, #520	@ 0x208
 800176e:	f5a3 73ac 	sub.w	r3, r3, #344	@ 0x158
 8001772:	601a      	str	r2, [r3, #0]
 8001774:	4b8d      	ldr	r3, [pc, #564]	@ (80019ac <HAL_RCC_OscConfig+0xc5c>)
 8001776:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8001778:	f507 7202 	add.w	r2, r7, #520	@ 0x208
 800177c:	f5a2 72ae 	sub.w	r2, r2, #348	@ 0x15c
 8001780:	2102      	movs	r1, #2
 8001782:	6011      	str	r1, [r2, #0]
 8001784:	f507 7202 	add.w	r2, r7, #520	@ 0x208
 8001788:	f5a2 72ae 	sub.w	r2, r2, #348	@ 0x15c
 800178c:	6812      	ldr	r2, [r2, #0]
 800178e:	fa92 f1a2 	rbit	r1, r2
 8001792:	f507 7202 	add.w	r2, r7, #520	@ 0x208
 8001796:	f5a2 72b0 	sub.w	r2, r2, #352	@ 0x160
 800179a:	6011      	str	r1, [r2, #0]
  return result;
 800179c:	f507 7202 	add.w	r2, r7, #520	@ 0x208
 80017a0:	f5a2 72b0 	sub.w	r2, r2, #352	@ 0x160
 80017a4:	6812      	ldr	r2, [r2, #0]
 80017a6:	fab2 f282 	clz	r2, r2
 80017aa:	b2d2      	uxtb	r2, r2
 80017ac:	f042 0240 	orr.w	r2, r2, #64	@ 0x40
 80017b0:	b2d2      	uxtb	r2, r2
 80017b2:	f002 021f 	and.w	r2, r2, #31
 80017b6:	2101      	movs	r1, #1
 80017b8:	fa01 f202 	lsl.w	r2, r1, r2
 80017bc:	4013      	ands	r3, r2
 80017be:	2b00      	cmp	r3, #0
 80017c0:	d080      	beq.n	80016c4 <HAL_RCC_OscConfig+0x974>
 80017c2:	e07d      	b.n	80018c0 <HAL_RCC_OscConfig+0xb70>
      }
    }
    else
    {
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 80017c4:	f7ff f816 	bl	80007f4 <HAL_GetTick>
 80017c8:	f8c7 0200 	str.w	r0, [r7, #512]	@ 0x200
      
      /* Wait till LSE is disabled */  
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 80017cc:	e00b      	b.n	80017e6 <HAL_RCC_OscConfig+0xa96>
      {
        if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 80017ce:	f7ff f811 	bl	80007f4 <HAL_GetTick>
 80017d2:	4602      	mov	r2, r0
 80017d4:	f8d7 3200 	ldr.w	r3, [r7, #512]	@ 0x200
 80017d8:	1ad3      	subs	r3, r2, r3
 80017da:	f241 3288 	movw	r2, #5000	@ 0x1388
 80017de:	4293      	cmp	r3, r2
 80017e0:	d901      	bls.n	80017e6 <HAL_RCC_OscConfig+0xa96>
        {
          return HAL_TIMEOUT;
 80017e2:	2303      	movs	r3, #3
 80017e4:	e2d1      	b.n	8001d8a <HAL_RCC_OscConfig+0x103a>
 80017e6:	f507 7302 	add.w	r3, r7, #520	@ 0x208
 80017ea:	f5a3 73b2 	sub.w	r3, r3, #356	@ 0x164
 80017ee:	2202      	movs	r2, #2
 80017f0:	601a      	str	r2, [r3, #0]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80017f2:	f507 7302 	add.w	r3, r7, #520	@ 0x208
 80017f6:	f5a3 73b2 	sub.w	r3, r3, #356	@ 0x164
 80017fa:	681b      	ldr	r3, [r3, #0]
 80017fc:	fa93 f2a3 	rbit	r2, r3
 8001800:	f507 7302 	add.w	r3, r7, #520	@ 0x208
 8001804:	f5a3 73b4 	sub.w	r3, r3, #360	@ 0x168
 8001808:	601a      	str	r2, [r3, #0]
 800180a:	f507 7302 	add.w	r3, r7, #520	@ 0x208
 800180e:	f5a3 73b6 	sub.w	r3, r3, #364	@ 0x16c
 8001812:	2202      	movs	r2, #2
 8001814:	601a      	str	r2, [r3, #0]
 8001816:	f507 7302 	add.w	r3, r7, #520	@ 0x208
 800181a:	f5a3 73b6 	sub.w	r3, r3, #364	@ 0x16c
 800181e:	681b      	ldr	r3, [r3, #0]
 8001820:	fa93 f2a3 	rbit	r2, r3
 8001824:	f507 7302 	add.w	r3, r7, #520	@ 0x208
 8001828:	f5a3 73b8 	sub.w	r3, r3, #368	@ 0x170
 800182c:	601a      	str	r2, [r3, #0]
  return result;
 800182e:	f507 7302 	add.w	r3, r7, #520	@ 0x208
 8001832:	f5a3 73b8 	sub.w	r3, r3, #368	@ 0x170
 8001836:	681b      	ldr	r3, [r3, #0]
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 8001838:	fab3 f383 	clz	r3, r3
 800183c:	b2db      	uxtb	r3, r3
 800183e:	f023 035f 	bic.w	r3, r3, #95	@ 0x5f
 8001842:	b2db      	uxtb	r3, r3
 8001844:	2b00      	cmp	r3, #0
 8001846:	d102      	bne.n	800184e <HAL_RCC_OscConfig+0xafe>
 8001848:	4b58      	ldr	r3, [pc, #352]	@ (80019ac <HAL_RCC_OscConfig+0xc5c>)
 800184a:	6a1b      	ldr	r3, [r3, #32]
 800184c:	e013      	b.n	8001876 <HAL_RCC_OscConfig+0xb26>
 800184e:	f507 7302 	add.w	r3, r7, #520	@ 0x208
 8001852:	f5a3 73ba 	sub.w	r3, r3, #372	@ 0x174
 8001856:	2202      	movs	r2, #2
 8001858:	601a      	str	r2, [r3, #0]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 800185a:	f507 7302 	add.w	r3, r7, #520	@ 0x208
 800185e:	f5a3 73ba 	sub.w	r3, r3, #372	@ 0x174
 8001862:	681b      	ldr	r3, [r3, #0]
 8001864:	fa93 f2a3 	rbit	r2, r3
 8001868:	f507 7302 	add.w	r3, r7, #520	@ 0x208
 800186c:	f5a3 73bc 	sub.w	r3, r3, #376	@ 0x178
 8001870:	601a      	str	r2, [r3, #0]
 8001872:	4b4e      	ldr	r3, [pc, #312]	@ (80019ac <HAL_RCC_OscConfig+0xc5c>)
 8001874:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8001876:	f507 7202 	add.w	r2, r7, #520	@ 0x208
 800187a:	f5a2 72be 	sub.w	r2, r2, #380	@ 0x17c
 800187e:	2102      	movs	r1, #2
 8001880:	6011      	str	r1, [r2, #0]
 8001882:	f507 7202 	add.w	r2, r7, #520	@ 0x208
 8001886:	f5a2 72be 	sub.w	r2, r2, #380	@ 0x17c
 800188a:	6812      	ldr	r2, [r2, #0]
 800188c:	fa92 f1a2 	rbit	r1, r2
 8001890:	f507 7202 	add.w	r2, r7, #520	@ 0x208
 8001894:	f5a2 72c0 	sub.w	r2, r2, #384	@ 0x180
 8001898:	6011      	str	r1, [r2, #0]
  return result;
 800189a:	f507 7202 	add.w	r2, r7, #520	@ 0x208
 800189e:	f5a2 72c0 	sub.w	r2, r2, #384	@ 0x180
 80018a2:	6812      	ldr	r2, [r2, #0]
 80018a4:	fab2 f282 	clz	r2, r2
 80018a8:	b2d2      	uxtb	r2, r2
 80018aa:	f042 0240 	orr.w	r2, r2, #64	@ 0x40
 80018ae:	b2d2      	uxtb	r2, r2
 80018b0:	f002 021f 	and.w	r2, r2, #31
 80018b4:	2101      	movs	r1, #1
 80018b6:	fa01 f202 	lsl.w	r2, r1, r2
 80018ba:	4013      	ands	r3, r2
 80018bc:	2b00      	cmp	r3, #0
 80018be:	d186      	bne.n	80017ce <HAL_RCC_OscConfig+0xa7e>
        }
      }
    }

    /* Require to disable power clock if necessary */
    if(pwrclkchanged == SET)
 80018c0:	f897 3207 	ldrb.w	r3, [r7, #519]	@ 0x207
 80018c4:	2b01      	cmp	r3, #1
 80018c6:	d105      	bne.n	80018d4 <HAL_RCC_OscConfig+0xb84>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 80018c8:	4b38      	ldr	r3, [pc, #224]	@ (80019ac <HAL_RCC_OscConfig+0xc5c>)
 80018ca:	69db      	ldr	r3, [r3, #28]
 80018cc:	4a37      	ldr	r2, [pc, #220]	@ (80019ac <HAL_RCC_OscConfig+0xc5c>)
 80018ce:	f023 5380 	bic.w	r3, r3, #268435456	@ 0x10000000
 80018d2:	61d3      	str	r3, [r2, #28]
  }

  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));
  if ((RCC_OscInitStruct->PLL.PLLState) != RCC_PLL_NONE)
 80018d4:	f507 7302 	add.w	r3, r7, #520	@ 0x208
 80018d8:	f5a3 7301 	sub.w	r3, r3, #516	@ 0x204
 80018dc:	681b      	ldr	r3, [r3, #0]
 80018de:	699b      	ldr	r3, [r3, #24]
 80018e0:	2b00      	cmp	r3, #0
 80018e2:	f000 8251 	beq.w	8001d88 <HAL_RCC_OscConfig+0x1038>
  {
    /* Check if the PLL is used as system clock or not */
    if(__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_PLLCLK)
 80018e6:	4b31      	ldr	r3, [pc, #196]	@ (80019ac <HAL_RCC_OscConfig+0xc5c>)
 80018e8:	685b      	ldr	r3, [r3, #4]
 80018ea:	f003 030c 	and.w	r3, r3, #12
 80018ee:	2b08      	cmp	r3, #8
 80018f0:	f000 820f 	beq.w	8001d12 <HAL_RCC_OscConfig+0xfc2>
    { 
      if((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_ON)
 80018f4:	f507 7302 	add.w	r3, r7, #520	@ 0x208
 80018f8:	f5a3 7301 	sub.w	r3, r3, #516	@ 0x204
 80018fc:	681b      	ldr	r3, [r3, #0]
 80018fe:	699b      	ldr	r3, [r3, #24]
 8001900:	2b02      	cmp	r3, #2
 8001902:	f040 8165 	bne.w	8001bd0 <HAL_RCC_OscConfig+0xe80>
 8001906:	f507 7302 	add.w	r3, r7, #520	@ 0x208
 800190a:	f5a3 73c2 	sub.w	r3, r3, #388	@ 0x184
 800190e:	f04f 7280 	mov.w	r2, #16777216	@ 0x1000000
 8001912:	601a      	str	r2, [r3, #0]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8001914:	f507 7302 	add.w	r3, r7, #520	@ 0x208
 8001918:	f5a3 73c2 	sub.w	r3, r3, #388	@ 0x184
 800191c:	681b      	ldr	r3, [r3, #0]
 800191e:	fa93 f2a3 	rbit	r2, r3
 8001922:	f507 7302 	add.w	r3, r7, #520	@ 0x208
 8001926:	f5a3 73c4 	sub.w	r3, r3, #392	@ 0x188
 800192a:	601a      	str	r2, [r3, #0]
  return result;
 800192c:	f507 7302 	add.w	r3, r7, #520	@ 0x208
 8001930:	f5a3 73c4 	sub.w	r3, r3, #392	@ 0x188
 8001934:	681b      	ldr	r3, [r3, #0]
#if   defined(RCC_CFGR_PLLSRC_HSI_PREDIV)
        assert_param(IS_RCC_PREDIV(RCC_OscInitStruct->PLL.PREDIV));
#endif
  
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8001936:	fab3 f383 	clz	r3, r3
 800193a:	b2db      	uxtb	r3, r3
 800193c:	f103 5384 	add.w	r3, r3, #276824064	@ 0x10800000
 8001940:	f503 1384 	add.w	r3, r3, #1081344	@ 0x108000
 8001944:	009b      	lsls	r3, r3, #2
 8001946:	461a      	mov	r2, r3
 8001948:	2300      	movs	r3, #0
 800194a:	6013      	str	r3, [r2, #0]
        
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 800194c:	f7fe ff52 	bl	80007f4 <HAL_GetTick>
 8001950:	f8c7 0200 	str.w	r0, [r7, #512]	@ 0x200
        
        /* Wait till PLL is disabled */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 8001954:	e009      	b.n	800196a <HAL_RCC_OscConfig+0xc1a>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 8001956:	f7fe ff4d 	bl	80007f4 <HAL_GetTick>
 800195a:	4602      	mov	r2, r0
 800195c:	f8d7 3200 	ldr.w	r3, [r7, #512]	@ 0x200
 8001960:	1ad3      	subs	r3, r2, r3
 8001962:	2b02      	cmp	r3, #2
 8001964:	d901      	bls.n	800196a <HAL_RCC_OscConfig+0xc1a>
          {
            return HAL_TIMEOUT;
 8001966:	2303      	movs	r3, #3
 8001968:	e20f      	b.n	8001d8a <HAL_RCC_OscConfig+0x103a>
 800196a:	f507 7302 	add.w	r3, r7, #520	@ 0x208
 800196e:	f5a3 73c6 	sub.w	r3, r3, #396	@ 0x18c
 8001972:	f04f 7200 	mov.w	r2, #33554432	@ 0x2000000
 8001976:	601a      	str	r2, [r3, #0]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8001978:	f507 7302 	add.w	r3, r7, #520	@ 0x208
 800197c:	f5a3 73c6 	sub.w	r3, r3, #396	@ 0x18c
 8001980:	681b      	ldr	r3, [r3, #0]
 8001982:	fa93 f2a3 	rbit	r2, r3
 8001986:	f507 7302 	add.w	r3, r7, #520	@ 0x208
 800198a:	f5a3 73c8 	sub.w	r3, r3, #400	@ 0x190
 800198e:	601a      	str	r2, [r3, #0]
  return result;
 8001990:	f507 7302 	add.w	r3, r7, #520	@ 0x208
 8001994:	f5a3 73c8 	sub.w	r3, r3, #400	@ 0x190
 8001998:	681b      	ldr	r3, [r3, #0]
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 800199a:	fab3 f383 	clz	r3, r3
 800199e:	b2db      	uxtb	r3, r3
 80019a0:	2b3f      	cmp	r3, #63	@ 0x3f
 80019a2:	d805      	bhi.n	80019b0 <HAL_RCC_OscConfig+0xc60>
 80019a4:	4b01      	ldr	r3, [pc, #4]	@ (80019ac <HAL_RCC_OscConfig+0xc5c>)
 80019a6:	681b      	ldr	r3, [r3, #0]
 80019a8:	e02a      	b.n	8001a00 <HAL_RCC_OscConfig+0xcb0>
 80019aa:	bf00      	nop
 80019ac:	40021000 	.word	0x40021000
 80019b0:	f507 7302 	add.w	r3, r7, #520	@ 0x208
 80019b4:	f5a3 73ca 	sub.w	r3, r3, #404	@ 0x194
 80019b8:	f04f 7200 	mov.w	r2, #33554432	@ 0x2000000
 80019bc:	601a      	str	r2, [r3, #0]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80019be:	f507 7302 	add.w	r3, r7, #520	@ 0x208
 80019c2:	f5a3 73ca 	sub.w	r3, r3, #404	@ 0x194
 80019c6:	681b      	ldr	r3, [r3, #0]
 80019c8:	fa93 f2a3 	rbit	r2, r3
 80019cc:	f507 7302 	add.w	r3, r7, #520	@ 0x208
 80019d0:	f5a3 73cc 	sub.w	r3, r3, #408	@ 0x198
 80019d4:	601a      	str	r2, [r3, #0]
 80019d6:	f507 7302 	add.w	r3, r7, #520	@ 0x208
 80019da:	f5a3 73ce 	sub.w	r3, r3, #412	@ 0x19c
 80019de:	f04f 7200 	mov.w	r2, #33554432	@ 0x2000000
 80019e2:	601a      	str	r2, [r3, #0]
 80019e4:	f507 7302 	add.w	r3, r7, #520	@ 0x208
 80019e8:	f5a3 73ce 	sub.w	r3, r3, #412	@ 0x19c
 80019ec:	681b      	ldr	r3, [r3, #0]
 80019ee:	fa93 f2a3 	rbit	r2, r3
 80019f2:	f507 7302 	add.w	r3, r7, #520	@ 0x208
 80019f6:	f5a3 73d0 	sub.w	r3, r3, #416	@ 0x1a0
 80019fa:	601a      	str	r2, [r3, #0]
 80019fc:	4bca      	ldr	r3, [pc, #808]	@ (8001d28 <HAL_RCC_OscConfig+0xfd8>)
 80019fe:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8001a00:	f507 7202 	add.w	r2, r7, #520	@ 0x208
 8001a04:	f5a2 72d2 	sub.w	r2, r2, #420	@ 0x1a4
 8001a08:	f04f 7100 	mov.w	r1, #33554432	@ 0x2000000
 8001a0c:	6011      	str	r1, [r2, #0]
 8001a0e:	f507 7202 	add.w	r2, r7, #520	@ 0x208
 8001a12:	f5a2 72d2 	sub.w	r2, r2, #420	@ 0x1a4
 8001a16:	6812      	ldr	r2, [r2, #0]
 8001a18:	fa92 f1a2 	rbit	r1, r2
 8001a1c:	f507 7202 	add.w	r2, r7, #520	@ 0x208
 8001a20:	f5a2 72d4 	sub.w	r2, r2, #424	@ 0x1a8
 8001a24:	6011      	str	r1, [r2, #0]
  return result;
 8001a26:	f507 7202 	add.w	r2, r7, #520	@ 0x208
 8001a2a:	f5a2 72d4 	sub.w	r2, r2, #424	@ 0x1a8
 8001a2e:	6812      	ldr	r2, [r2, #0]
 8001a30:	fab2 f282 	clz	r2, r2
 8001a34:	b2d2      	uxtb	r2, r2
 8001a36:	f042 0220 	orr.w	r2, r2, #32
 8001a3a:	b2d2      	uxtb	r2, r2
 8001a3c:	f002 021f 	and.w	r2, r2, #31
 8001a40:	2101      	movs	r1, #1
 8001a42:	fa01 f202 	lsl.w	r2, r1, r2
 8001a46:	4013      	ands	r3, r2
 8001a48:	2b00      	cmp	r3, #0
 8001a4a:	d184      	bne.n	8001956 <HAL_RCC_OscConfig+0xc06>
          }
        }

#if defined(RCC_CFGR_PLLSRC_HSI_PREDIV)
        /* Configure the main PLL clock source, predivider and multiplication factor. */
        __HAL_RCC_PLL_CONFIG(RCC_OscInitStruct->PLL.PLLSource,
 8001a4c:	4bb6      	ldr	r3, [pc, #728]	@ (8001d28 <HAL_RCC_OscConfig+0xfd8>)
 8001a4e:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8001a50:	f023 020f 	bic.w	r2, r3, #15
 8001a54:	f507 7302 	add.w	r3, r7, #520	@ 0x208
 8001a58:	f5a3 7301 	sub.w	r3, r3, #516	@ 0x204
 8001a5c:	681b      	ldr	r3, [r3, #0]
 8001a5e:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8001a60:	49b1      	ldr	r1, [pc, #708]	@ (8001d28 <HAL_RCC_OscConfig+0xfd8>)
 8001a62:	4313      	orrs	r3, r2
 8001a64:	62cb      	str	r3, [r1, #44]	@ 0x2c
 8001a66:	4bb0      	ldr	r3, [pc, #704]	@ (8001d28 <HAL_RCC_OscConfig+0xfd8>)
 8001a68:	685b      	ldr	r3, [r3, #4]
 8001a6a:	f423 1276 	bic.w	r2, r3, #4030464	@ 0x3d8000
 8001a6e:	f507 7302 	add.w	r3, r7, #520	@ 0x208
 8001a72:	f5a3 7301 	sub.w	r3, r3, #516	@ 0x204
 8001a76:	681b      	ldr	r3, [r3, #0]
 8001a78:	6a19      	ldr	r1, [r3, #32]
 8001a7a:	f507 7302 	add.w	r3, r7, #520	@ 0x208
 8001a7e:	f5a3 7301 	sub.w	r3, r3, #516	@ 0x204
 8001a82:	681b      	ldr	r3, [r3, #0]
 8001a84:	69db      	ldr	r3, [r3, #28]
 8001a86:	430b      	orrs	r3, r1
 8001a88:	49a7      	ldr	r1, [pc, #668]	@ (8001d28 <HAL_RCC_OscConfig+0xfd8>)
 8001a8a:	4313      	orrs	r3, r2
 8001a8c:	604b      	str	r3, [r1, #4]
 8001a8e:	f507 7302 	add.w	r3, r7, #520	@ 0x208
 8001a92:	f5a3 73d6 	sub.w	r3, r3, #428	@ 0x1ac
 8001a96:	f04f 7280 	mov.w	r2, #16777216	@ 0x1000000
 8001a9a:	601a      	str	r2, [r3, #0]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8001a9c:	f507 7302 	add.w	r3, r7, #520	@ 0x208
 8001aa0:	f5a3 73d6 	sub.w	r3, r3, #428	@ 0x1ac
 8001aa4:	681b      	ldr	r3, [r3, #0]
 8001aa6:	fa93 f2a3 	rbit	r2, r3
 8001aaa:	f507 7302 	add.w	r3, r7, #520	@ 0x208
 8001aae:	f5a3 73d8 	sub.w	r3, r3, #432	@ 0x1b0
 8001ab2:	601a      	str	r2, [r3, #0]
  return result;
 8001ab4:	f507 7302 	add.w	r3, r7, #520	@ 0x208
 8001ab8:	f5a3 73d8 	sub.w	r3, r3, #432	@ 0x1b0
 8001abc:	681b      	ldr	r3, [r3, #0]
      /* Configure the main PLL clock source and multiplication factor. */
      __HAL_RCC_PLL_CONFIG(RCC_OscInitStruct->PLL.PLLSource,
                           RCC_OscInitStruct->PLL.PLLMUL);
#endif /* RCC_CFGR_PLLSRC_HSI_PREDIV */
        /* Enable the main PLL. */
        __HAL_RCC_PLL_ENABLE();
 8001abe:	fab3 f383 	clz	r3, r3
 8001ac2:	b2db      	uxtb	r3, r3
 8001ac4:	f103 5384 	add.w	r3, r3, #276824064	@ 0x10800000
 8001ac8:	f503 1384 	add.w	r3, r3, #1081344	@ 0x108000
 8001acc:	009b      	lsls	r3, r3, #2
 8001ace:	461a      	mov	r2, r3
 8001ad0:	2301      	movs	r3, #1
 8001ad2:	6013      	str	r3, [r2, #0]
        
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8001ad4:	f7fe fe8e 	bl	80007f4 <HAL_GetTick>
 8001ad8:	f8c7 0200 	str.w	r0, [r7, #512]	@ 0x200
        
        /* Wait till PLL is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  == RESET)
 8001adc:	e009      	b.n	8001af2 <HAL_RCC_OscConfig+0xda2>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 8001ade:	f7fe fe89 	bl	80007f4 <HAL_GetTick>
 8001ae2:	4602      	mov	r2, r0
 8001ae4:	f8d7 3200 	ldr.w	r3, [r7, #512]	@ 0x200
 8001ae8:	1ad3      	subs	r3, r2, r3
 8001aea:	2b02      	cmp	r3, #2
 8001aec:	d901      	bls.n	8001af2 <HAL_RCC_OscConfig+0xda2>
          {
            return HAL_TIMEOUT;
 8001aee:	2303      	movs	r3, #3
 8001af0:	e14b      	b.n	8001d8a <HAL_RCC_OscConfig+0x103a>
 8001af2:	f507 7302 	add.w	r3, r7, #520	@ 0x208
 8001af6:	f5a3 73da 	sub.w	r3, r3, #436	@ 0x1b4
 8001afa:	f04f 7200 	mov.w	r2, #33554432	@ 0x2000000
 8001afe:	601a      	str	r2, [r3, #0]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8001b00:	f507 7302 	add.w	r3, r7, #520	@ 0x208
 8001b04:	f5a3 73da 	sub.w	r3, r3, #436	@ 0x1b4
 8001b08:	681b      	ldr	r3, [r3, #0]
 8001b0a:	fa93 f2a3 	rbit	r2, r3
 8001b0e:	f507 7302 	add.w	r3, r7, #520	@ 0x208
 8001b12:	f5a3 73dc 	sub.w	r3, r3, #440	@ 0x1b8
 8001b16:	601a      	str	r2, [r3, #0]
  return result;
 8001b18:	f507 7302 	add.w	r3, r7, #520	@ 0x208
 8001b1c:	f5a3 73dc 	sub.w	r3, r3, #440	@ 0x1b8
 8001b20:	681b      	ldr	r3, [r3, #0]
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  == RESET)
 8001b22:	fab3 f383 	clz	r3, r3
 8001b26:	b2db      	uxtb	r3, r3
 8001b28:	2b3f      	cmp	r3, #63	@ 0x3f
 8001b2a:	d802      	bhi.n	8001b32 <HAL_RCC_OscConfig+0xde2>
 8001b2c:	4b7e      	ldr	r3, [pc, #504]	@ (8001d28 <HAL_RCC_OscConfig+0xfd8>)
 8001b2e:	681b      	ldr	r3, [r3, #0]
 8001b30:	e027      	b.n	8001b82 <HAL_RCC_OscConfig+0xe32>
 8001b32:	f507 7302 	add.w	r3, r7, #520	@ 0x208
 8001b36:	f5a3 73de 	sub.w	r3, r3, #444	@ 0x1bc
 8001b3a:	f04f 7200 	mov.w	r2, #33554432	@ 0x2000000
 8001b3e:	601a      	str	r2, [r3, #0]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8001b40:	f507 7302 	add.w	r3, r7, #520	@ 0x208
 8001b44:	f5a3 73de 	sub.w	r3, r3, #444	@ 0x1bc
 8001b48:	681b      	ldr	r3, [r3, #0]
 8001b4a:	fa93 f2a3 	rbit	r2, r3
 8001b4e:	f507 7302 	add.w	r3, r7, #520	@ 0x208
 8001b52:	f5a3 73e0 	sub.w	r3, r3, #448	@ 0x1c0
 8001b56:	601a      	str	r2, [r3, #0]
 8001b58:	f507 7302 	add.w	r3, r7, #520	@ 0x208
 8001b5c:	f5a3 73e2 	sub.w	r3, r3, #452	@ 0x1c4
 8001b60:	f04f 7200 	mov.w	r2, #33554432	@ 0x2000000
 8001b64:	601a      	str	r2, [r3, #0]
 8001b66:	f507 7302 	add.w	r3, r7, #520	@ 0x208
 8001b6a:	f5a3 73e2 	sub.w	r3, r3, #452	@ 0x1c4
 8001b6e:	681b      	ldr	r3, [r3, #0]
 8001b70:	fa93 f2a3 	rbit	r2, r3
 8001b74:	f507 7302 	add.w	r3, r7, #520	@ 0x208
 8001b78:	f5a3 73e4 	sub.w	r3, r3, #456	@ 0x1c8
 8001b7c:	601a      	str	r2, [r3, #0]
 8001b7e:	4b6a      	ldr	r3, [pc, #424]	@ (8001d28 <HAL_RCC_OscConfig+0xfd8>)
 8001b80:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8001b82:	f507 7202 	add.w	r2, r7, #520	@ 0x208
 8001b86:	f5a2 72e6 	sub.w	r2, r2, #460	@ 0x1cc
 8001b8a:	f04f 7100 	mov.w	r1, #33554432	@ 0x2000000
 8001b8e:	6011      	str	r1, [r2, #0]
 8001b90:	f507 7202 	add.w	r2, r7, #520	@ 0x208
 8001b94:	f5a2 72e6 	sub.w	r2, r2, #460	@ 0x1cc
 8001b98:	6812      	ldr	r2, [r2, #0]
 8001b9a:	fa92 f1a2 	rbit	r1, r2
 8001b9e:	f507 7202 	add.w	r2, r7, #520	@ 0x208
 8001ba2:	f5a2 72e8 	sub.w	r2, r2, #464	@ 0x1d0
 8001ba6:	6011      	str	r1, [r2, #0]
  return result;
 8001ba8:	f507 7202 	add.w	r2, r7, #520	@ 0x208
 8001bac:	f5a2 72e8 	sub.w	r2, r2, #464	@ 0x1d0
 8001bb0:	6812      	ldr	r2, [r2, #0]
 8001bb2:	fab2 f282 	clz	r2, r2
 8001bb6:	b2d2      	uxtb	r2, r2
 8001bb8:	f042 0220 	orr.w	r2, r2, #32
 8001bbc:	b2d2      	uxtb	r2, r2
 8001bbe:	f002 021f 	and.w	r2, r2, #31
 8001bc2:	2101      	movs	r1, #1
 8001bc4:	fa01 f202 	lsl.w	r2, r1, r2
 8001bc8:	4013      	ands	r3, r2
 8001bca:	2b00      	cmp	r3, #0
 8001bcc:	d087      	beq.n	8001ade <HAL_RCC_OscConfig+0xd8e>
 8001bce:	e0db      	b.n	8001d88 <HAL_RCC_OscConfig+0x1038>
 8001bd0:	f507 7302 	add.w	r3, r7, #520	@ 0x208
 8001bd4:	f5a3 73ea 	sub.w	r3, r3, #468	@ 0x1d4
 8001bd8:	f04f 7280 	mov.w	r2, #16777216	@ 0x1000000
 8001bdc:	601a      	str	r2, [r3, #0]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8001bde:	f507 7302 	add.w	r3, r7, #520	@ 0x208
 8001be2:	f5a3 73ea 	sub.w	r3, r3, #468	@ 0x1d4
 8001be6:	681b      	ldr	r3, [r3, #0]
 8001be8:	fa93 f2a3 	rbit	r2, r3
 8001bec:	f507 7302 	add.w	r3, r7, #520	@ 0x208
 8001bf0:	f5a3 73ec 	sub.w	r3, r3, #472	@ 0x1d8
 8001bf4:	601a      	str	r2, [r3, #0]
  return result;
 8001bf6:	f507 7302 	add.w	r3, r7, #520	@ 0x208
 8001bfa:	f5a3 73ec 	sub.w	r3, r3, #472	@ 0x1d8
 8001bfe:	681b      	ldr	r3, [r3, #0]
        }
      }
      else
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8001c00:	fab3 f383 	clz	r3, r3
 8001c04:	b2db      	uxtb	r3, r3
 8001c06:	f103 5384 	add.w	r3, r3, #276824064	@ 0x10800000
 8001c0a:	f503 1384 	add.w	r3, r3, #1081344	@ 0x108000
 8001c0e:	009b      	lsls	r3, r3, #2
 8001c10:	461a      	mov	r2, r3
 8001c12:	2300      	movs	r3, #0
 8001c14:	6013      	str	r3, [r2, #0]
 
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8001c16:	f7fe fded 	bl	80007f4 <HAL_GetTick>
 8001c1a:	f8c7 0200 	str.w	r0, [r7, #512]	@ 0x200
        
        /* Wait till PLL is disabled */  
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 8001c1e:	e009      	b.n	8001c34 <HAL_RCC_OscConfig+0xee4>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 8001c20:	f7fe fde8 	bl	80007f4 <HAL_GetTick>
 8001c24:	4602      	mov	r2, r0
 8001c26:	f8d7 3200 	ldr.w	r3, [r7, #512]	@ 0x200
 8001c2a:	1ad3      	subs	r3, r2, r3
 8001c2c:	2b02      	cmp	r3, #2
 8001c2e:	d901      	bls.n	8001c34 <HAL_RCC_OscConfig+0xee4>
          {
            return HAL_TIMEOUT;
 8001c30:	2303      	movs	r3, #3
 8001c32:	e0aa      	b.n	8001d8a <HAL_RCC_OscConfig+0x103a>
 8001c34:	f507 7302 	add.w	r3, r7, #520	@ 0x208
 8001c38:	f5a3 73ee 	sub.w	r3, r3, #476	@ 0x1dc
 8001c3c:	f04f 7200 	mov.w	r2, #33554432	@ 0x2000000
 8001c40:	601a      	str	r2, [r3, #0]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8001c42:	f507 7302 	add.w	r3, r7, #520	@ 0x208
 8001c46:	f5a3 73ee 	sub.w	r3, r3, #476	@ 0x1dc
 8001c4a:	681b      	ldr	r3, [r3, #0]
 8001c4c:	fa93 f2a3 	rbit	r2, r3
 8001c50:	f507 7302 	add.w	r3, r7, #520	@ 0x208
 8001c54:	f5a3 73f0 	sub.w	r3, r3, #480	@ 0x1e0
 8001c58:	601a      	str	r2, [r3, #0]
  return result;
 8001c5a:	f507 7302 	add.w	r3, r7, #520	@ 0x208
 8001c5e:	f5a3 73f0 	sub.w	r3, r3, #480	@ 0x1e0
 8001c62:	681b      	ldr	r3, [r3, #0]
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 8001c64:	fab3 f383 	clz	r3, r3
 8001c68:	b2db      	uxtb	r3, r3
 8001c6a:	2b3f      	cmp	r3, #63	@ 0x3f
 8001c6c:	d802      	bhi.n	8001c74 <HAL_RCC_OscConfig+0xf24>
 8001c6e:	4b2e      	ldr	r3, [pc, #184]	@ (8001d28 <HAL_RCC_OscConfig+0xfd8>)
 8001c70:	681b      	ldr	r3, [r3, #0]
 8001c72:	e027      	b.n	8001cc4 <HAL_RCC_OscConfig+0xf74>
 8001c74:	f507 7302 	add.w	r3, r7, #520	@ 0x208
 8001c78:	f5a3 73f2 	sub.w	r3, r3, #484	@ 0x1e4
 8001c7c:	f04f 7200 	mov.w	r2, #33554432	@ 0x2000000
 8001c80:	601a      	str	r2, [r3, #0]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8001c82:	f507 7302 	add.w	r3, r7, #520	@ 0x208
 8001c86:	f5a3 73f2 	sub.w	r3, r3, #484	@ 0x1e4
 8001c8a:	681b      	ldr	r3, [r3, #0]
 8001c8c:	fa93 f2a3 	rbit	r2, r3
 8001c90:	f507 7302 	add.w	r3, r7, #520	@ 0x208
 8001c94:	f5a3 73f4 	sub.w	r3, r3, #488	@ 0x1e8
 8001c98:	601a      	str	r2, [r3, #0]
 8001c9a:	f507 7302 	add.w	r3, r7, #520	@ 0x208
 8001c9e:	f5a3 73f6 	sub.w	r3, r3, #492	@ 0x1ec
 8001ca2:	f04f 7200 	mov.w	r2, #33554432	@ 0x2000000
 8001ca6:	601a      	str	r2, [r3, #0]
 8001ca8:	f507 7302 	add.w	r3, r7, #520	@ 0x208
 8001cac:	f5a3 73f6 	sub.w	r3, r3, #492	@ 0x1ec
 8001cb0:	681b      	ldr	r3, [r3, #0]
 8001cb2:	fa93 f2a3 	rbit	r2, r3
 8001cb6:	f507 7302 	add.w	r3, r7, #520	@ 0x208
 8001cba:	f5a3 73f8 	sub.w	r3, r3, #496	@ 0x1f0
 8001cbe:	601a      	str	r2, [r3, #0]
 8001cc0:	4b19      	ldr	r3, [pc, #100]	@ (8001d28 <HAL_RCC_OscConfig+0xfd8>)
 8001cc2:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8001cc4:	f507 7202 	add.w	r2, r7, #520	@ 0x208
 8001cc8:	f5a2 72fa 	sub.w	r2, r2, #500	@ 0x1f4
 8001ccc:	f04f 7100 	mov.w	r1, #33554432	@ 0x2000000
 8001cd0:	6011      	str	r1, [r2, #0]
 8001cd2:	f507 7202 	add.w	r2, r7, #520	@ 0x208
 8001cd6:	f5a2 72fa 	sub.w	r2, r2, #500	@ 0x1f4
 8001cda:	6812      	ldr	r2, [r2, #0]
 8001cdc:	fa92 f1a2 	rbit	r1, r2
 8001ce0:	f507 7202 	add.w	r2, r7, #520	@ 0x208
 8001ce4:	f5a2 72fc 	sub.w	r2, r2, #504	@ 0x1f8
 8001ce8:	6011      	str	r1, [r2, #0]
  return result;
 8001cea:	f507 7202 	add.w	r2, r7, #520	@ 0x208
 8001cee:	f5a2 72fc 	sub.w	r2, r2, #504	@ 0x1f8
 8001cf2:	6812      	ldr	r2, [r2, #0]
 8001cf4:	fab2 f282 	clz	r2, r2
 8001cf8:	b2d2      	uxtb	r2, r2
 8001cfa:	f042 0220 	orr.w	r2, r2, #32
 8001cfe:	b2d2      	uxtb	r2, r2
 8001d00:	f002 021f 	and.w	r2, r2, #31
 8001d04:	2101      	movs	r1, #1
 8001d06:	fa01 f202 	lsl.w	r2, r1, r2
 8001d0a:	4013      	ands	r3, r2
 8001d0c:	2b00      	cmp	r3, #0
 8001d0e:	d187      	bne.n	8001c20 <HAL_RCC_OscConfig+0xed0>
 8001d10:	e03a      	b.n	8001d88 <HAL_RCC_OscConfig+0x1038>
      }
    }
    else
    {
      /* Check if there is a request to disable the PLL used as System clock source */
      if((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF)
 8001d12:	f507 7302 	add.w	r3, r7, #520	@ 0x208
 8001d16:	f5a3 7301 	sub.w	r3, r3, #516	@ 0x204
 8001d1a:	681b      	ldr	r3, [r3, #0]
 8001d1c:	699b      	ldr	r3, [r3, #24]
 8001d1e:	2b01      	cmp	r3, #1
 8001d20:	d104      	bne.n	8001d2c <HAL_RCC_OscConfig+0xfdc>
      {
        return HAL_ERROR;
 8001d22:	2301      	movs	r3, #1
 8001d24:	e031      	b.n	8001d8a <HAL_RCC_OscConfig+0x103a>
 8001d26:	bf00      	nop
 8001d28:	40021000 	.word	0x40021000
      }
      else
      {
        /* Do not return HAL_ERROR if request repeats the current configuration */
        pll_config = RCC->CFGR;
 8001d2c:	4b19      	ldr	r3, [pc, #100]	@ (8001d94 <HAL_RCC_OscConfig+0x1044>)
 8001d2e:	685b      	ldr	r3, [r3, #4]
 8001d30:	f8c7 31fc 	str.w	r3, [r7, #508]	@ 0x1fc
#if defined(RCC_CFGR_PLLSRC_HSI_PREDIV)
        pll_config2 = RCC->CFGR2;
 8001d34:	4b17      	ldr	r3, [pc, #92]	@ (8001d94 <HAL_RCC_OscConfig+0x1044>)
 8001d36:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8001d38:	f8c7 31f8 	str.w	r3, [r7, #504]	@ 0x1f8
        if((READ_BIT(pll_config, RCC_CFGR_PLLSRC)   != RCC_OscInitStruct->PLL.PLLSource) ||      
 8001d3c:	f8d7 31fc 	ldr.w	r3, [r7, #508]	@ 0x1fc
 8001d40:	f403 32c0 	and.w	r2, r3, #98304	@ 0x18000
 8001d44:	f507 7302 	add.w	r3, r7, #520	@ 0x208
 8001d48:	f5a3 7301 	sub.w	r3, r3, #516	@ 0x204
 8001d4c:	681b      	ldr	r3, [r3, #0]
 8001d4e:	69db      	ldr	r3, [r3, #28]
 8001d50:	429a      	cmp	r2, r3
 8001d52:	d117      	bne.n	8001d84 <HAL_RCC_OscConfig+0x1034>
           (READ_BIT(pll_config, RCC_CFGR_PLLMUL)   != RCC_OscInitStruct->PLL.PLLMUL)    ||      
 8001d54:	f8d7 31fc 	ldr.w	r3, [r7, #508]	@ 0x1fc
 8001d58:	f403 1270 	and.w	r2, r3, #3932160	@ 0x3c0000
 8001d5c:	f507 7302 	add.w	r3, r7, #520	@ 0x208
 8001d60:	f5a3 7301 	sub.w	r3, r3, #516	@ 0x204
 8001d64:	681b      	ldr	r3, [r3, #0]
 8001d66:	6a1b      	ldr	r3, [r3, #32]
        if((READ_BIT(pll_config, RCC_CFGR_PLLSRC)   != RCC_OscInitStruct->PLL.PLLSource) ||      
 8001d68:	429a      	cmp	r2, r3
 8001d6a:	d10b      	bne.n	8001d84 <HAL_RCC_OscConfig+0x1034>
           (READ_BIT(pll_config2, RCC_CFGR2_PREDIV)  != RCC_OscInitStruct->PLL.PREDIV))     
 8001d6c:	f8d7 31f8 	ldr.w	r3, [r7, #504]	@ 0x1f8
 8001d70:	f003 020f 	and.w	r2, r3, #15
 8001d74:	f507 7302 	add.w	r3, r7, #520	@ 0x208
 8001d78:	f5a3 7301 	sub.w	r3, r3, #516	@ 0x204
 8001d7c:	681b      	ldr	r3, [r3, #0]
 8001d7e:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
           (READ_BIT(pll_config, RCC_CFGR_PLLMUL)   != RCC_OscInitStruct->PLL.PLLMUL)    ||      
 8001d80:	429a      	cmp	r2, r3
 8001d82:	d001      	beq.n	8001d88 <HAL_RCC_OscConfig+0x1038>
#else
        if((READ_BIT(pll_config, RCC_CFGR_PLLSRC)   != RCC_OscInitStruct->PLL.PLLSource) ||      
           (READ_BIT(pll_config, RCC_CFGR_PLLMUL)   != RCC_OscInitStruct->PLL.PLLMUL))
#endif
        {
          return HAL_ERROR;
 8001d84:	2301      	movs	r3, #1
 8001d86:	e000      	b.n	8001d8a <HAL_RCC_OscConfig+0x103a>
        }
      }
    }
  }

  return HAL_OK;
 8001d88:	2300      	movs	r3, #0
}
 8001d8a:	4618      	mov	r0, r3
 8001d8c:	f507 7702 	add.w	r7, r7, #520	@ 0x208
 8001d90:	46bd      	mov	sp, r7
 8001d92:	bd80      	pop	{r7, pc}
 8001d94:	40021000 	.word	0x40021000

08001d98 <HAL_RCC_ClockConfig>:
  *         You can use @ref HAL_RCC_GetClockConfig() function to know which clock is
  *         currently used as system clock source.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 8001d98:	b580      	push	{r7, lr}
 8001d9a:	b09e      	sub	sp, #120	@ 0x78
 8001d9c:	af00      	add	r7, sp, #0
 8001d9e:	6078      	str	r0, [r7, #4]
 8001da0:	6039      	str	r1, [r7, #0]
  uint32_t tickstart = 0U;
 8001da2:	2300      	movs	r3, #0
 8001da4:	677b      	str	r3, [r7, #116]	@ 0x74

  /* Check Null pointer */
  if(RCC_ClkInitStruct == NULL)
 8001da6:	687b      	ldr	r3, [r7, #4]
 8001da8:	2b00      	cmp	r3, #0
 8001daa:	d101      	bne.n	8001db0 <HAL_RCC_ClockConfig+0x18>
  {
    return HAL_ERROR;
 8001dac:	2301      	movs	r3, #1
 8001dae:	e154      	b.n	800205a <HAL_RCC_ClockConfig+0x2c2>
  /* To correctly read data from FLASH memory, the number of wait states (LATENCY) 
  must be correctly programmed according to the frequency of the CPU clock 
    (HCLK) of the device. */

  /* Increasing the number of wait states because of higher CPU frequency */
  if(FLatency > __HAL_FLASH_GET_LATENCY())
 8001db0:	4b89      	ldr	r3, [pc, #548]	@ (8001fd8 <HAL_RCC_ClockConfig+0x240>)
 8001db2:	681b      	ldr	r3, [r3, #0]
 8001db4:	f003 0307 	and.w	r3, r3, #7
 8001db8:	683a      	ldr	r2, [r7, #0]
 8001dba:	429a      	cmp	r2, r3
 8001dbc:	d910      	bls.n	8001de0 <HAL_RCC_ClockConfig+0x48>
  {    
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8001dbe:	4b86      	ldr	r3, [pc, #536]	@ (8001fd8 <HAL_RCC_ClockConfig+0x240>)
 8001dc0:	681b      	ldr	r3, [r3, #0]
 8001dc2:	f023 0207 	bic.w	r2, r3, #7
 8001dc6:	4984      	ldr	r1, [pc, #528]	@ (8001fd8 <HAL_RCC_ClockConfig+0x240>)
 8001dc8:	683b      	ldr	r3, [r7, #0]
 8001dca:	4313      	orrs	r3, r2
 8001dcc:	600b      	str	r3, [r1, #0]
    
    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 8001dce:	4b82      	ldr	r3, [pc, #520]	@ (8001fd8 <HAL_RCC_ClockConfig+0x240>)
 8001dd0:	681b      	ldr	r3, [r3, #0]
 8001dd2:	f003 0307 	and.w	r3, r3, #7
 8001dd6:	683a      	ldr	r2, [r7, #0]
 8001dd8:	429a      	cmp	r2, r3
 8001dda:	d001      	beq.n	8001de0 <HAL_RCC_ClockConfig+0x48>
    {
      return HAL_ERROR;
 8001ddc:	2301      	movs	r3, #1
 8001dde:	e13c      	b.n	800205a <HAL_RCC_ClockConfig+0x2c2>
    }
  }

  /*-------------------------- HCLK Configuration --------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 8001de0:	687b      	ldr	r3, [r7, #4]
 8001de2:	681b      	ldr	r3, [r3, #0]
 8001de4:	f003 0302 	and.w	r3, r3, #2
 8001de8:	2b00      	cmp	r3, #0
 8001dea:	d008      	beq.n	8001dfe <HAL_RCC_ClockConfig+0x66>
  {
    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 8001dec:	4b7b      	ldr	r3, [pc, #492]	@ (8001fdc <HAL_RCC_ClockConfig+0x244>)
 8001dee:	685b      	ldr	r3, [r3, #4]
 8001df0:	f023 02f0 	bic.w	r2, r3, #240	@ 0xf0
 8001df4:	687b      	ldr	r3, [r7, #4]
 8001df6:	689b      	ldr	r3, [r3, #8]
 8001df8:	4978      	ldr	r1, [pc, #480]	@ (8001fdc <HAL_RCC_ClockConfig+0x244>)
 8001dfa:	4313      	orrs	r3, r2
 8001dfc:	604b      	str	r3, [r1, #4]
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/ 
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 8001dfe:	687b      	ldr	r3, [r7, #4]
 8001e00:	681b      	ldr	r3, [r3, #0]
 8001e02:	f003 0301 	and.w	r3, r3, #1
 8001e06:	2b00      	cmp	r3, #0
 8001e08:	f000 80cd 	beq.w	8001fa6 <HAL_RCC_ClockConfig+0x20e>
  {    
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));
    
    /* HSE is selected as System Clock Source */
    if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 8001e0c:	687b      	ldr	r3, [r7, #4]
 8001e0e:	685b      	ldr	r3, [r3, #4]
 8001e10:	2b01      	cmp	r3, #1
 8001e12:	d137      	bne.n	8001e84 <HAL_RCC_ClockConfig+0xec>
 8001e14:	f44f 3300 	mov.w	r3, #131072	@ 0x20000
 8001e18:	66fb      	str	r3, [r7, #108]	@ 0x6c
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8001e1a:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 8001e1c:	fa93 f3a3 	rbit	r3, r3
 8001e20:	673b      	str	r3, [r7, #112]	@ 0x70
  return result;
 8001e22:	6f3b      	ldr	r3, [r7, #112]	@ 0x70
    {
      /* Check the HSE ready flag */  
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8001e24:	fab3 f383 	clz	r3, r3
 8001e28:	b2db      	uxtb	r3, r3
 8001e2a:	2b3f      	cmp	r3, #63	@ 0x3f
 8001e2c:	d802      	bhi.n	8001e34 <HAL_RCC_ClockConfig+0x9c>
 8001e2e:	4b6b      	ldr	r3, [pc, #428]	@ (8001fdc <HAL_RCC_ClockConfig+0x244>)
 8001e30:	681b      	ldr	r3, [r3, #0]
 8001e32:	e00f      	b.n	8001e54 <HAL_RCC_ClockConfig+0xbc>
 8001e34:	f44f 3300 	mov.w	r3, #131072	@ 0x20000
 8001e38:	66bb      	str	r3, [r7, #104]	@ 0x68
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8001e3a:	6ebb      	ldr	r3, [r7, #104]	@ 0x68
 8001e3c:	fa93 f3a3 	rbit	r3, r3
 8001e40:	667b      	str	r3, [r7, #100]	@ 0x64
 8001e42:	f44f 3300 	mov.w	r3, #131072	@ 0x20000
 8001e46:	663b      	str	r3, [r7, #96]	@ 0x60
 8001e48:	6e3b      	ldr	r3, [r7, #96]	@ 0x60
 8001e4a:	fa93 f3a3 	rbit	r3, r3
 8001e4e:	65fb      	str	r3, [r7, #92]	@ 0x5c
 8001e50:	4b62      	ldr	r3, [pc, #392]	@ (8001fdc <HAL_RCC_ClockConfig+0x244>)
 8001e52:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8001e54:	f44f 3200 	mov.w	r2, #131072	@ 0x20000
 8001e58:	65ba      	str	r2, [r7, #88]	@ 0x58
 8001e5a:	6dba      	ldr	r2, [r7, #88]	@ 0x58
 8001e5c:	fa92 f2a2 	rbit	r2, r2
 8001e60:	657a      	str	r2, [r7, #84]	@ 0x54
  return result;
 8001e62:	6d7a      	ldr	r2, [r7, #84]	@ 0x54
 8001e64:	fab2 f282 	clz	r2, r2
 8001e68:	b2d2      	uxtb	r2, r2
 8001e6a:	f042 0220 	orr.w	r2, r2, #32
 8001e6e:	b2d2      	uxtb	r2, r2
 8001e70:	f002 021f 	and.w	r2, r2, #31
 8001e74:	2101      	movs	r1, #1
 8001e76:	fa01 f202 	lsl.w	r2, r1, r2
 8001e7a:	4013      	ands	r3, r2
 8001e7c:	2b00      	cmp	r3, #0
 8001e7e:	d171      	bne.n	8001f64 <HAL_RCC_ClockConfig+0x1cc>
      {
        return HAL_ERROR;
 8001e80:	2301      	movs	r3, #1
 8001e82:	e0ea      	b.n	800205a <HAL_RCC_ClockConfig+0x2c2>
      }
    }
    /* PLL is selected as System Clock Source */
    else if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)
 8001e84:	687b      	ldr	r3, [r7, #4]
 8001e86:	685b      	ldr	r3, [r3, #4]
 8001e88:	2b02      	cmp	r3, #2
 8001e8a:	d137      	bne.n	8001efc <HAL_RCC_ClockConfig+0x164>
 8001e8c:	f04f 7300 	mov.w	r3, #33554432	@ 0x2000000
 8001e90:	653b      	str	r3, [r7, #80]	@ 0x50
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8001e92:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 8001e94:	fa93 f3a3 	rbit	r3, r3
 8001e98:	64fb      	str	r3, [r7, #76]	@ 0x4c
  return result;
 8001e9a:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
    {
      /* Check the PLL ready flag */  
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8001e9c:	fab3 f383 	clz	r3, r3
 8001ea0:	b2db      	uxtb	r3, r3
 8001ea2:	2b3f      	cmp	r3, #63	@ 0x3f
 8001ea4:	d802      	bhi.n	8001eac <HAL_RCC_ClockConfig+0x114>
 8001ea6:	4b4d      	ldr	r3, [pc, #308]	@ (8001fdc <HAL_RCC_ClockConfig+0x244>)
 8001ea8:	681b      	ldr	r3, [r3, #0]
 8001eaa:	e00f      	b.n	8001ecc <HAL_RCC_ClockConfig+0x134>
 8001eac:	f04f 7300 	mov.w	r3, #33554432	@ 0x2000000
 8001eb0:	64bb      	str	r3, [r7, #72]	@ 0x48
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8001eb2:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 8001eb4:	fa93 f3a3 	rbit	r3, r3
 8001eb8:	647b      	str	r3, [r7, #68]	@ 0x44
 8001eba:	f04f 7300 	mov.w	r3, #33554432	@ 0x2000000
 8001ebe:	643b      	str	r3, [r7, #64]	@ 0x40
 8001ec0:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 8001ec2:	fa93 f3a3 	rbit	r3, r3
 8001ec6:	63fb      	str	r3, [r7, #60]	@ 0x3c
 8001ec8:	4b44      	ldr	r3, [pc, #272]	@ (8001fdc <HAL_RCC_ClockConfig+0x244>)
 8001eca:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8001ecc:	f04f 7200 	mov.w	r2, #33554432	@ 0x2000000
 8001ed0:	63ba      	str	r2, [r7, #56]	@ 0x38
 8001ed2:	6bba      	ldr	r2, [r7, #56]	@ 0x38
 8001ed4:	fa92 f2a2 	rbit	r2, r2
 8001ed8:	637a      	str	r2, [r7, #52]	@ 0x34
  return result;
 8001eda:	6b7a      	ldr	r2, [r7, #52]	@ 0x34
 8001edc:	fab2 f282 	clz	r2, r2
 8001ee0:	b2d2      	uxtb	r2, r2
 8001ee2:	f042 0220 	orr.w	r2, r2, #32
 8001ee6:	b2d2      	uxtb	r2, r2
 8001ee8:	f002 021f 	and.w	r2, r2, #31
 8001eec:	2101      	movs	r1, #1
 8001eee:	fa01 f202 	lsl.w	r2, r1, r2
 8001ef2:	4013      	ands	r3, r2
 8001ef4:	2b00      	cmp	r3, #0
 8001ef6:	d135      	bne.n	8001f64 <HAL_RCC_ClockConfig+0x1cc>
      {
        return HAL_ERROR;
 8001ef8:	2301      	movs	r3, #1
 8001efa:	e0ae      	b.n	800205a <HAL_RCC_ClockConfig+0x2c2>
 8001efc:	2302      	movs	r3, #2
 8001efe:	633b      	str	r3, [r7, #48]	@ 0x30
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8001f00:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8001f02:	fa93 f3a3 	rbit	r3, r3
 8001f06:	62fb      	str	r3, [r7, #44]	@ 0x2c
  return result;
 8001f08:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
    }
    /* HSI is selected as System Clock Source */
    else
    {
      /* Check the HSI ready flag */  
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8001f0a:	fab3 f383 	clz	r3, r3
 8001f0e:	b2db      	uxtb	r3, r3
 8001f10:	2b3f      	cmp	r3, #63	@ 0x3f
 8001f12:	d802      	bhi.n	8001f1a <HAL_RCC_ClockConfig+0x182>
 8001f14:	4b31      	ldr	r3, [pc, #196]	@ (8001fdc <HAL_RCC_ClockConfig+0x244>)
 8001f16:	681b      	ldr	r3, [r3, #0]
 8001f18:	e00d      	b.n	8001f36 <HAL_RCC_ClockConfig+0x19e>
 8001f1a:	2302      	movs	r3, #2
 8001f1c:	62bb      	str	r3, [r7, #40]	@ 0x28
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8001f1e:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8001f20:	fa93 f3a3 	rbit	r3, r3
 8001f24:	627b      	str	r3, [r7, #36]	@ 0x24
 8001f26:	2302      	movs	r3, #2
 8001f28:	623b      	str	r3, [r7, #32]
 8001f2a:	6a3b      	ldr	r3, [r7, #32]
 8001f2c:	fa93 f3a3 	rbit	r3, r3
 8001f30:	61fb      	str	r3, [r7, #28]
 8001f32:	4b2a      	ldr	r3, [pc, #168]	@ (8001fdc <HAL_RCC_ClockConfig+0x244>)
 8001f34:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8001f36:	2202      	movs	r2, #2
 8001f38:	61ba      	str	r2, [r7, #24]
 8001f3a:	69ba      	ldr	r2, [r7, #24]
 8001f3c:	fa92 f2a2 	rbit	r2, r2
 8001f40:	617a      	str	r2, [r7, #20]
  return result;
 8001f42:	697a      	ldr	r2, [r7, #20]
 8001f44:	fab2 f282 	clz	r2, r2
 8001f48:	b2d2      	uxtb	r2, r2
 8001f4a:	f042 0220 	orr.w	r2, r2, #32
 8001f4e:	b2d2      	uxtb	r2, r2
 8001f50:	f002 021f 	and.w	r2, r2, #31
 8001f54:	2101      	movs	r1, #1
 8001f56:	fa01 f202 	lsl.w	r2, r1, r2
 8001f5a:	4013      	ands	r3, r2
 8001f5c:	2b00      	cmp	r3, #0
 8001f5e:	d101      	bne.n	8001f64 <HAL_RCC_ClockConfig+0x1cc>
      {
        return HAL_ERROR;
 8001f60:	2301      	movs	r3, #1
 8001f62:	e07a      	b.n	800205a <HAL_RCC_ClockConfig+0x2c2>
      }
    }

    __HAL_RCC_SYSCLK_CONFIG(RCC_ClkInitStruct->SYSCLKSource);
 8001f64:	4b1d      	ldr	r3, [pc, #116]	@ (8001fdc <HAL_RCC_ClockConfig+0x244>)
 8001f66:	685b      	ldr	r3, [r3, #4]
 8001f68:	f023 0203 	bic.w	r2, r3, #3
 8001f6c:	687b      	ldr	r3, [r7, #4]
 8001f6e:	685b      	ldr	r3, [r3, #4]
 8001f70:	491a      	ldr	r1, [pc, #104]	@ (8001fdc <HAL_RCC_ClockConfig+0x244>)
 8001f72:	4313      	orrs	r3, r2
 8001f74:	604b      	str	r3, [r1, #4]

    /* Get Start Tick */
    tickstart = HAL_GetTick();
 8001f76:	f7fe fc3d 	bl	80007f4 <HAL_GetTick>
 8001f7a:	6778      	str	r0, [r7, #116]	@ 0x74
    
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8001f7c:	e00a      	b.n	8001f94 <HAL_RCC_ClockConfig+0x1fc>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 8001f7e:	f7fe fc39 	bl	80007f4 <HAL_GetTick>
 8001f82:	4602      	mov	r2, r0
 8001f84:	6f7b      	ldr	r3, [r7, #116]	@ 0x74
 8001f86:	1ad3      	subs	r3, r2, r3
 8001f88:	f241 3288 	movw	r2, #5000	@ 0x1388
 8001f8c:	4293      	cmp	r3, r2
 8001f8e:	d901      	bls.n	8001f94 <HAL_RCC_ClockConfig+0x1fc>
      {
        return HAL_TIMEOUT;
 8001f90:	2303      	movs	r3, #3
 8001f92:	e062      	b.n	800205a <HAL_RCC_ClockConfig+0x2c2>
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8001f94:	4b11      	ldr	r3, [pc, #68]	@ (8001fdc <HAL_RCC_ClockConfig+0x244>)
 8001f96:	685b      	ldr	r3, [r3, #4]
 8001f98:	f003 020c 	and.w	r2, r3, #12
 8001f9c:	687b      	ldr	r3, [r7, #4]
 8001f9e:	685b      	ldr	r3, [r3, #4]
 8001fa0:	009b      	lsls	r3, r3, #2
 8001fa2:	429a      	cmp	r2, r3
 8001fa4:	d1eb      	bne.n	8001f7e <HAL_RCC_ClockConfig+0x1e6>
      }
    }
  }
  /* Decreasing the number of wait states because of lower CPU frequency */
  if(FLatency < __HAL_FLASH_GET_LATENCY())
 8001fa6:	4b0c      	ldr	r3, [pc, #48]	@ (8001fd8 <HAL_RCC_ClockConfig+0x240>)
 8001fa8:	681b      	ldr	r3, [r3, #0]
 8001faa:	f003 0307 	and.w	r3, r3, #7
 8001fae:	683a      	ldr	r2, [r7, #0]
 8001fb0:	429a      	cmp	r2, r3
 8001fb2:	d215      	bcs.n	8001fe0 <HAL_RCC_ClockConfig+0x248>
  {    
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8001fb4:	4b08      	ldr	r3, [pc, #32]	@ (8001fd8 <HAL_RCC_ClockConfig+0x240>)
 8001fb6:	681b      	ldr	r3, [r3, #0]
 8001fb8:	f023 0207 	bic.w	r2, r3, #7
 8001fbc:	4906      	ldr	r1, [pc, #24]	@ (8001fd8 <HAL_RCC_ClockConfig+0x240>)
 8001fbe:	683b      	ldr	r3, [r7, #0]
 8001fc0:	4313      	orrs	r3, r2
 8001fc2:	600b      	str	r3, [r1, #0]
    
    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 8001fc4:	4b04      	ldr	r3, [pc, #16]	@ (8001fd8 <HAL_RCC_ClockConfig+0x240>)
 8001fc6:	681b      	ldr	r3, [r3, #0]
 8001fc8:	f003 0307 	and.w	r3, r3, #7
 8001fcc:	683a      	ldr	r2, [r7, #0]
 8001fce:	429a      	cmp	r2, r3
 8001fd0:	d006      	beq.n	8001fe0 <HAL_RCC_ClockConfig+0x248>
    {
      return HAL_ERROR;
 8001fd2:	2301      	movs	r3, #1
 8001fd4:	e041      	b.n	800205a <HAL_RCC_ClockConfig+0x2c2>
 8001fd6:	bf00      	nop
 8001fd8:	40022000 	.word	0x40022000
 8001fdc:	40021000 	.word	0x40021000
    }
  }    

  /*-------------------------- PCLK1 Configuration ---------------------------*/ 
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8001fe0:	687b      	ldr	r3, [r7, #4]
 8001fe2:	681b      	ldr	r3, [r3, #0]
 8001fe4:	f003 0304 	and.w	r3, r3, #4
 8001fe8:	2b00      	cmp	r3, #0
 8001fea:	d008      	beq.n	8001ffe <HAL_RCC_ClockConfig+0x266>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 8001fec:	4b1d      	ldr	r3, [pc, #116]	@ (8002064 <HAL_RCC_ClockConfig+0x2cc>)
 8001fee:	685b      	ldr	r3, [r3, #4]
 8001ff0:	f423 62e0 	bic.w	r2, r3, #1792	@ 0x700
 8001ff4:	687b      	ldr	r3, [r7, #4]
 8001ff6:	68db      	ldr	r3, [r3, #12]
 8001ff8:	491a      	ldr	r1, [pc, #104]	@ (8002064 <HAL_RCC_ClockConfig+0x2cc>)
 8001ffa:	4313      	orrs	r3, r2
 8001ffc:	604b      	str	r3, [r1, #4]
  }
  
  /*-------------------------- PCLK2 Configuration ---------------------------*/ 
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8001ffe:	687b      	ldr	r3, [r7, #4]
 8002000:	681b      	ldr	r3, [r3, #0]
 8002002:	f003 0308 	and.w	r3, r3, #8
 8002006:	2b00      	cmp	r3, #0
 8002008:	d009      	beq.n	800201e <HAL_RCC_ClockConfig+0x286>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB2CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3U));
 800200a:	4b16      	ldr	r3, [pc, #88]	@ (8002064 <HAL_RCC_ClockConfig+0x2cc>)
 800200c:	685b      	ldr	r3, [r3, #4]
 800200e:	f423 5260 	bic.w	r2, r3, #14336	@ 0x3800
 8002012:	687b      	ldr	r3, [r7, #4]
 8002014:	691b      	ldr	r3, [r3, #16]
 8002016:	00db      	lsls	r3, r3, #3
 8002018:	4912      	ldr	r1, [pc, #72]	@ (8002064 <HAL_RCC_ClockConfig+0x2cc>)
 800201a:	4313      	orrs	r3, r2
 800201c:	604b      	str	r3, [r1, #4]
  }
 
  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> AHBPrescTable[(RCC->CFGR & RCC_CFGR_HPRE)>> RCC_CFGR_HPRE_BITNUMBER];
 800201e:	f000 f829 	bl	8002074 <HAL_RCC_GetSysClockFreq>
 8002022:	4601      	mov	r1, r0
 8002024:	4b0f      	ldr	r3, [pc, #60]	@ (8002064 <HAL_RCC_ClockConfig+0x2cc>)
 8002026:	685b      	ldr	r3, [r3, #4]
 8002028:	f003 03f0 	and.w	r3, r3, #240	@ 0xf0
 800202c:	22f0      	movs	r2, #240	@ 0xf0
 800202e:	613a      	str	r2, [r7, #16]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8002030:	693a      	ldr	r2, [r7, #16]
 8002032:	fa92 f2a2 	rbit	r2, r2
 8002036:	60fa      	str	r2, [r7, #12]
  return result;
 8002038:	68fa      	ldr	r2, [r7, #12]
 800203a:	fab2 f282 	clz	r2, r2
 800203e:	b2d2      	uxtb	r2, r2
 8002040:	40d3      	lsrs	r3, r2
 8002042:	4a09      	ldr	r2, [pc, #36]	@ (8002068 <HAL_RCC_ClockConfig+0x2d0>)
 8002044:	5cd3      	ldrb	r3, [r2, r3]
 8002046:	fa21 f303 	lsr.w	r3, r1, r3
 800204a:	4a08      	ldr	r2, [pc, #32]	@ (800206c <HAL_RCC_ClockConfig+0x2d4>)
 800204c:	6013      	str	r3, [r2, #0]

  /* Configure the source of time base considering new system clocks settings*/
  HAL_InitTick (uwTickPrio);
 800204e:	4b08      	ldr	r3, [pc, #32]	@ (8002070 <HAL_RCC_ClockConfig+0x2d8>)
 8002050:	681b      	ldr	r3, [r3, #0]
 8002052:	4618      	mov	r0, r3
 8002054:	f7fe fb8a 	bl	800076c <HAL_InitTick>
  
  return HAL_OK;
 8002058:	2300      	movs	r3, #0
}
 800205a:	4618      	mov	r0, r3
 800205c:	3778      	adds	r7, #120	@ 0x78
 800205e:	46bd      	mov	sp, r7
 8002060:	bd80      	pop	{r7, pc}
 8002062:	bf00      	nop
 8002064:	40021000 	.word	0x40021000
 8002068:	080022e4 	.word	0x080022e4
 800206c:	20000000 	.word	0x20000000
 8002070:	20000004 	.word	0x20000004

08002074 <HAL_RCC_GetSysClockFreq>:
  *         right SYSCLK value. Otherwise, any configuration based on this function will be incorrect.
  *         
  * @retval SYSCLK frequency
  */
uint32_t HAL_RCC_GetSysClockFreq(void)
{
 8002074:	b480      	push	{r7}
 8002076:	b087      	sub	sp, #28
 8002078:	af00      	add	r7, sp, #0
  uint32_t tmpreg = 0U, prediv = 0U, pllclk = 0U, pllmul = 0U;
 800207a:	2300      	movs	r3, #0
 800207c:	60fb      	str	r3, [r7, #12]
 800207e:	2300      	movs	r3, #0
 8002080:	60bb      	str	r3, [r7, #8]
 8002082:	2300      	movs	r3, #0
 8002084:	617b      	str	r3, [r7, #20]
 8002086:	2300      	movs	r3, #0
 8002088:	607b      	str	r3, [r7, #4]
  uint32_t sysclockfreq = 0U;
 800208a:	2300      	movs	r3, #0
 800208c:	613b      	str	r3, [r7, #16]
  
  tmpreg = RCC->CFGR;
 800208e:	4b1f      	ldr	r3, [pc, #124]	@ (800210c <HAL_RCC_GetSysClockFreq+0x98>)
 8002090:	685b      	ldr	r3, [r3, #4]
 8002092:	60fb      	str	r3, [r7, #12]
  
  /* Get SYSCLK source -------------------------------------------------------*/
  switch (tmpreg & RCC_CFGR_SWS)
 8002094:	68fb      	ldr	r3, [r7, #12]
 8002096:	f003 030c 	and.w	r3, r3, #12
 800209a:	2b04      	cmp	r3, #4
 800209c:	d002      	beq.n	80020a4 <HAL_RCC_GetSysClockFreq+0x30>
 800209e:	2b08      	cmp	r3, #8
 80020a0:	d003      	beq.n	80020aa <HAL_RCC_GetSysClockFreq+0x36>
 80020a2:	e029      	b.n	80020f8 <HAL_RCC_GetSysClockFreq+0x84>
  {
    case RCC_SYSCLKSOURCE_STATUS_HSE:  /* HSE used as system clock */
    {
      sysclockfreq = HSE_VALUE;
 80020a4:	4b1a      	ldr	r3, [pc, #104]	@ (8002110 <HAL_RCC_GetSysClockFreq+0x9c>)
 80020a6:	613b      	str	r3, [r7, #16]
      break;
 80020a8:	e029      	b.n	80020fe <HAL_RCC_GetSysClockFreq+0x8a>
    }
    case RCC_SYSCLKSOURCE_STATUS_PLLCLK:  /* PLL used as system clock */
    {
      pllmul = aPLLMULFactorTable[(uint32_t)(tmpreg & RCC_CFGR_PLLMUL) >> RCC_CFGR_PLLMUL_Pos];
 80020aa:	68fb      	ldr	r3, [r7, #12]
 80020ac:	0c9b      	lsrs	r3, r3, #18
 80020ae:	f003 030f 	and.w	r3, r3, #15
 80020b2:	4a18      	ldr	r2, [pc, #96]	@ (8002114 <HAL_RCC_GetSysClockFreq+0xa0>)
 80020b4:	5cd3      	ldrb	r3, [r2, r3]
 80020b6:	607b      	str	r3, [r7, #4]
      prediv = aPredivFactorTable[(uint32_t)(RCC->CFGR2 & RCC_CFGR2_PREDIV) >> RCC_CFGR2_PREDIV_Pos];
 80020b8:	4b14      	ldr	r3, [pc, #80]	@ (800210c <HAL_RCC_GetSysClockFreq+0x98>)
 80020ba:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80020bc:	f003 030f 	and.w	r3, r3, #15
 80020c0:	4a15      	ldr	r2, [pc, #84]	@ (8002118 <HAL_RCC_GetSysClockFreq+0xa4>)
 80020c2:	5cd3      	ldrb	r3, [r2, r3]
 80020c4:	60bb      	str	r3, [r7, #8]
      {
        /* HSI used as PLL clock source : PLLCLK = HSI/2 * PLLMUL */
        pllclk = (uint32_t)((uint64_t) (HSI_VALUE >> 1U) * ((uint64_t) pllmul));
      }
#else
      if ((tmpreg & RCC_CFGR_PLLSRC_HSE_PREDIV) == RCC_CFGR_PLLSRC_HSE_PREDIV)
 80020c6:	68fb      	ldr	r3, [r7, #12]
 80020c8:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 80020cc:	2b00      	cmp	r3, #0
 80020ce:	d008      	beq.n	80020e2 <HAL_RCC_GetSysClockFreq+0x6e>
      {
        /* HSE used as PLL clock source : PLLCLK = HSE/PREDIV * PLLMUL */
        pllclk = (uint32_t)((uint64_t) HSE_VALUE / (uint64_t) (prediv)) * ((uint64_t) pllmul);
 80020d0:	4a0f      	ldr	r2, [pc, #60]	@ (8002110 <HAL_RCC_GetSysClockFreq+0x9c>)
 80020d2:	68bb      	ldr	r3, [r7, #8]
 80020d4:	fbb2 f2f3 	udiv	r2, r2, r3
 80020d8:	687b      	ldr	r3, [r7, #4]
 80020da:	fb02 f303 	mul.w	r3, r2, r3
 80020de:	617b      	str	r3, [r7, #20]
 80020e0:	e007      	b.n	80020f2 <HAL_RCC_GetSysClockFreq+0x7e>
      }
      else
      {
        /* HSI used as PLL clock source : PLLCLK = HSI/PREDIV * PLLMUL */
        pllclk = (uint32_t)((uint64_t) HSI_VALUE / (uint64_t) (prediv)) * ((uint64_t) pllmul);
 80020e2:	4a0b      	ldr	r2, [pc, #44]	@ (8002110 <HAL_RCC_GetSysClockFreq+0x9c>)
 80020e4:	68bb      	ldr	r3, [r7, #8]
 80020e6:	fbb2 f2f3 	udiv	r2, r2, r3
 80020ea:	687b      	ldr	r3, [r7, #4]
 80020ec:	fb02 f303 	mul.w	r3, r2, r3
 80020f0:	617b      	str	r3, [r7, #20]
      }
#endif /* RCC_CFGR_PLLSRC_HSI_DIV2 */
      sysclockfreq = pllclk;
 80020f2:	697b      	ldr	r3, [r7, #20]
 80020f4:	613b      	str	r3, [r7, #16]
      break;
 80020f6:	e002      	b.n	80020fe <HAL_RCC_GetSysClockFreq+0x8a>
    }
    case RCC_SYSCLKSOURCE_STATUS_HSI:  /* HSI used as system clock source */
    default: /* HSI used as system clock */
    {
      sysclockfreq = HSI_VALUE;
 80020f8:	4b05      	ldr	r3, [pc, #20]	@ (8002110 <HAL_RCC_GetSysClockFreq+0x9c>)
 80020fa:	613b      	str	r3, [r7, #16]
      break;
 80020fc:	bf00      	nop
    }
  }
  return sysclockfreq;
 80020fe:	693b      	ldr	r3, [r7, #16]
}
 8002100:	4618      	mov	r0, r3
 8002102:	371c      	adds	r7, #28
 8002104:	46bd      	mov	sp, r7
 8002106:	f85d 7b04 	ldr.w	r7, [sp], #4
 800210a:	4770      	bx	lr
 800210c:	40021000 	.word	0x40021000
 8002110:	007a1200 	.word	0x007a1200
 8002114:	080022f4 	.word	0x080022f4
 8002118:	08002304 	.word	0x08002304

0800211c <HAL_SPI_Init>:
  * @param  hspi pointer to a SPI_HandleTypeDef structure that contains
  *               the configuration information for SPI module.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_Init(SPI_HandleTypeDef *hspi)
{
 800211c:	b580      	push	{r7, lr}
 800211e:	b084      	sub	sp, #16
 8002120:	af00      	add	r7, sp, #0
 8002122:	6078      	str	r0, [r7, #4]
  uint32_t frxth;

  /* Check the SPI handle allocation */
  if (hspi == NULL)
 8002124:	687b      	ldr	r3, [r7, #4]
 8002126:	2b00      	cmp	r3, #0
 8002128:	d101      	bne.n	800212e <HAL_SPI_Init+0x12>
  {
    return HAL_ERROR;
 800212a:	2301      	movs	r3, #1
 800212c:	e09d      	b.n	800226a <HAL_SPI_Init+0x14e>
  assert_param(IS_SPI_NSS(hspi->Init.NSS));
  assert_param(IS_SPI_NSSP(hspi->Init.NSSPMode));
  assert_param(IS_SPI_BAUDRATE_PRESCALER(hspi->Init.BaudRatePrescaler));
  assert_param(IS_SPI_FIRST_BIT(hspi->Init.FirstBit));
  assert_param(IS_SPI_TIMODE(hspi->Init.TIMode));
  if (hspi->Init.TIMode == SPI_TIMODE_DISABLE)
 800212e:	687b      	ldr	r3, [r7, #4]
 8002130:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8002132:	2b00      	cmp	r3, #0
 8002134:	d108      	bne.n	8002148 <HAL_SPI_Init+0x2c>
  {
    assert_param(IS_SPI_CPOL(hspi->Init.CLKPolarity));
    assert_param(IS_SPI_CPHA(hspi->Init.CLKPhase));

    if (hspi->Init.Mode == SPI_MODE_MASTER)
 8002136:	687b      	ldr	r3, [r7, #4]
 8002138:	685b      	ldr	r3, [r3, #4]
 800213a:	f5b3 7f82 	cmp.w	r3, #260	@ 0x104
 800213e:	d009      	beq.n	8002154 <HAL_SPI_Init+0x38>
      assert_param(IS_SPI_BAUDRATE_PRESCALER(hspi->Init.BaudRatePrescaler));
    }
    else
    {
      /* Baudrate prescaler not use in Motoraola Slave mode. force to default value */
      hspi->Init.BaudRatePrescaler = SPI_BAUDRATEPRESCALER_2;
 8002140:	687b      	ldr	r3, [r7, #4]
 8002142:	2200      	movs	r2, #0
 8002144:	61da      	str	r2, [r3, #28]
 8002146:	e005      	b.n	8002154 <HAL_SPI_Init+0x38>
  else
  {
    assert_param(IS_SPI_BAUDRATE_PRESCALER(hspi->Init.BaudRatePrescaler));

    /* Force polarity and phase to TI protocaol requirements */
    hspi->Init.CLKPolarity = SPI_POLARITY_LOW;
 8002148:	687b      	ldr	r3, [r7, #4]
 800214a:	2200      	movs	r2, #0
 800214c:	611a      	str	r2, [r3, #16]
    hspi->Init.CLKPhase    = SPI_PHASE_1EDGE;
 800214e:	687b      	ldr	r3, [r7, #4]
 8002150:	2200      	movs	r2, #0
 8002152:	615a      	str	r2, [r3, #20]
  {
    assert_param(IS_SPI_CRC_POLYNOMIAL(hspi->Init.CRCPolynomial));
    assert_param(IS_SPI_CRC_LENGTH(hspi->Init.CRCLength));
  }
#else
  hspi->Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 8002154:	687b      	ldr	r3, [r7, #4]
 8002156:	2200      	movs	r2, #0
 8002158:	629a      	str	r2, [r3, #40]	@ 0x28
#endif /* USE_SPI_CRC */

  if (hspi->State == HAL_SPI_STATE_RESET)
 800215a:	687b      	ldr	r3, [r7, #4]
 800215c:	f893 305d 	ldrb.w	r3, [r3, #93]	@ 0x5d
 8002160:	b2db      	uxtb	r3, r3
 8002162:	2b00      	cmp	r3, #0
 8002164:	d106      	bne.n	8002174 <HAL_SPI_Init+0x58>
  {
    /* Allocate lock resource and initialize it */
    hspi->Lock = HAL_UNLOCKED;
 8002166:	687b      	ldr	r3, [r7, #4]
 8002168:	2200      	movs	r2, #0
 800216a:	f883 205c 	strb.w	r2, [r3, #92]	@ 0x5c

    /* Init the low level hardware : GPIO, CLOCK, NVIC... */
    hspi->MspInitCallback(hspi);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC... */
    HAL_SPI_MspInit(hspi);
 800216e:	6878      	ldr	r0, [r7, #4]
 8002170:	f7fe f9e6 	bl	8000540 <HAL_SPI_MspInit>
#endif /* USE_HAL_SPI_REGISTER_CALLBACKS */
  }

  hspi->State = HAL_SPI_STATE_BUSY;
 8002174:	687b      	ldr	r3, [r7, #4]
 8002176:	2202      	movs	r2, #2
 8002178:	f883 205d 	strb.w	r2, [r3, #93]	@ 0x5d

  /* Disable the selected SPI peripheral */
  __HAL_SPI_DISABLE(hspi);
 800217c:	687b      	ldr	r3, [r7, #4]
 800217e:	681b      	ldr	r3, [r3, #0]
 8002180:	681a      	ldr	r2, [r3, #0]
 8002182:	687b      	ldr	r3, [r7, #4]
 8002184:	681b      	ldr	r3, [r3, #0]
 8002186:	f022 0240 	bic.w	r2, r2, #64	@ 0x40
 800218a:	601a      	str	r2, [r3, #0]

  /* Align by default the rs fifo threshold on the data size */
  if (hspi->Init.DataSize > SPI_DATASIZE_8BIT)
 800218c:	687b      	ldr	r3, [r7, #4]
 800218e:	68db      	ldr	r3, [r3, #12]
 8002190:	f5b3 6fe0 	cmp.w	r3, #1792	@ 0x700
 8002194:	d902      	bls.n	800219c <HAL_SPI_Init+0x80>
  {
    frxth = SPI_RXFIFO_THRESHOLD_HF;
 8002196:	2300      	movs	r3, #0
 8002198:	60fb      	str	r3, [r7, #12]
 800219a:	e002      	b.n	80021a2 <HAL_SPI_Init+0x86>
  }
  else
  {
    frxth = SPI_RXFIFO_THRESHOLD_QF;
 800219c:	f44f 5380 	mov.w	r3, #4096	@ 0x1000
 80021a0:	60fb      	str	r3, [r7, #12]
  }

  /* CRC calculation is valid only for 16Bit and 8 Bit */
  if ((hspi->Init.DataSize != SPI_DATASIZE_16BIT) && (hspi->Init.DataSize != SPI_DATASIZE_8BIT))
 80021a2:	687b      	ldr	r3, [r7, #4]
 80021a4:	68db      	ldr	r3, [r3, #12]
 80021a6:	f5b3 6f70 	cmp.w	r3, #3840	@ 0xf00
 80021aa:	d007      	beq.n	80021bc <HAL_SPI_Init+0xa0>
 80021ac:	687b      	ldr	r3, [r7, #4]
 80021ae:	68db      	ldr	r3, [r3, #12]
 80021b0:	f5b3 6fe0 	cmp.w	r3, #1792	@ 0x700
 80021b4:	d002      	beq.n	80021bc <HAL_SPI_Init+0xa0>
  {
    /* CRC must be disabled */
    hspi->Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 80021b6:	687b      	ldr	r3, [r7, #4]
 80021b8:	2200      	movs	r2, #0
 80021ba:	629a      	str	r2, [r3, #40]	@ 0x28
  }

  /*----------------------- SPIx CR1 & CR2 Configuration ---------------------*/
  /* Configure : SPI Mode, Communication Mode, Clock polarity and phase, NSS management,
  Communication speed, First bit and CRC calculation state */
  WRITE_REG(hspi->Instance->CR1, ((hspi->Init.Mode & (SPI_CR1_MSTR | SPI_CR1_SSI)) |
 80021bc:	687b      	ldr	r3, [r7, #4]
 80021be:	685b      	ldr	r3, [r3, #4]
 80021c0:	f403 7282 	and.w	r2, r3, #260	@ 0x104
 80021c4:	687b      	ldr	r3, [r7, #4]
 80021c6:	689b      	ldr	r3, [r3, #8]
 80021c8:	f403 4304 	and.w	r3, r3, #33792	@ 0x8400
 80021cc:	431a      	orrs	r2, r3
 80021ce:	687b      	ldr	r3, [r7, #4]
 80021d0:	691b      	ldr	r3, [r3, #16]
 80021d2:	f003 0302 	and.w	r3, r3, #2
 80021d6:	431a      	orrs	r2, r3
 80021d8:	687b      	ldr	r3, [r7, #4]
 80021da:	695b      	ldr	r3, [r3, #20]
 80021dc:	f003 0301 	and.w	r3, r3, #1
 80021e0:	431a      	orrs	r2, r3
 80021e2:	687b      	ldr	r3, [r7, #4]
 80021e4:	699b      	ldr	r3, [r3, #24]
 80021e6:	f403 7300 	and.w	r3, r3, #512	@ 0x200
 80021ea:	431a      	orrs	r2, r3
 80021ec:	687b      	ldr	r3, [r7, #4]
 80021ee:	69db      	ldr	r3, [r3, #28]
 80021f0:	f003 0338 	and.w	r3, r3, #56	@ 0x38
 80021f4:	431a      	orrs	r2, r3
 80021f6:	687b      	ldr	r3, [r7, #4]
 80021f8:	6a1b      	ldr	r3, [r3, #32]
 80021fa:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 80021fe:	ea42 0103 	orr.w	r1, r2, r3
 8002202:	687b      	ldr	r3, [r7, #4]
 8002204:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8002206:	f403 5200 	and.w	r2, r3, #8192	@ 0x2000
 800220a:	687b      	ldr	r3, [r7, #4]
 800220c:	681b      	ldr	r3, [r3, #0]
 800220e:	430a      	orrs	r2, r1
 8002210:	601a      	str	r2, [r3, #0]
    }
  }
#endif /* USE_SPI_CRC */

  /* Configure : NSS management, TI Mode, NSS Pulse, Data size and Rx Fifo threshold */
  WRITE_REG(hspi->Instance->CR2, (((hspi->Init.NSS >> 16U) & SPI_CR2_SSOE) |
 8002212:	687b      	ldr	r3, [r7, #4]
 8002214:	699b      	ldr	r3, [r3, #24]
 8002216:	0c1b      	lsrs	r3, r3, #16
 8002218:	f003 0204 	and.w	r2, r3, #4
 800221c:	687b      	ldr	r3, [r7, #4]
 800221e:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8002220:	f003 0310 	and.w	r3, r3, #16
 8002224:	431a      	orrs	r2, r3
 8002226:	687b      	ldr	r3, [r7, #4]
 8002228:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 800222a:	f003 0308 	and.w	r3, r3, #8
 800222e:	431a      	orrs	r2, r3
 8002230:	687b      	ldr	r3, [r7, #4]
 8002232:	68db      	ldr	r3, [r3, #12]
 8002234:	f403 6370 	and.w	r3, r3, #3840	@ 0xf00
 8002238:	ea42 0103 	orr.w	r1, r2, r3
 800223c:	68fb      	ldr	r3, [r7, #12]
 800223e:	f403 5280 	and.w	r2, r3, #4096	@ 0x1000
 8002242:	687b      	ldr	r3, [r7, #4]
 8002244:	681b      	ldr	r3, [r3, #0]
 8002246:	430a      	orrs	r2, r1
 8002248:	605a      	str	r2, [r3, #4]
  }
#endif /* USE_SPI_CRC */

#if defined(SPI_I2SCFGR_I2SMOD)
  /* Activate the SPI mode (Make sure that I2SMOD bit in I2SCFGR register is reset) */
  CLEAR_BIT(hspi->Instance->I2SCFGR, SPI_I2SCFGR_I2SMOD);
 800224a:	687b      	ldr	r3, [r7, #4]
 800224c:	681b      	ldr	r3, [r3, #0]
 800224e:	69da      	ldr	r2, [r3, #28]
 8002250:	687b      	ldr	r3, [r7, #4]
 8002252:	681b      	ldr	r3, [r3, #0]
 8002254:	f422 6200 	bic.w	r2, r2, #2048	@ 0x800
 8002258:	61da      	str	r2, [r3, #28]
#endif /* SPI_I2SCFGR_I2SMOD */

  hspi->ErrorCode = HAL_SPI_ERROR_NONE;
 800225a:	687b      	ldr	r3, [r7, #4]
 800225c:	2200      	movs	r2, #0
 800225e:	661a      	str	r2, [r3, #96]	@ 0x60
  hspi->State     = HAL_SPI_STATE_READY;
 8002260:	687b      	ldr	r3, [r7, #4]
 8002262:	2201      	movs	r2, #1
 8002264:	f883 205d 	strb.w	r2, [r3, #93]	@ 0x5d

  return HAL_OK;
 8002268:	2300      	movs	r3, #0
}
 800226a:	4618      	mov	r0, r3
 800226c:	3710      	adds	r7, #16
 800226e:	46bd      	mov	sp, r7
 8002270:	bd80      	pop	{r7, pc}

08002272 <memset>:
 8002272:	4402      	add	r2, r0
 8002274:	4603      	mov	r3, r0
 8002276:	4293      	cmp	r3, r2
 8002278:	d100      	bne.n	800227c <memset+0xa>
 800227a:	4770      	bx	lr
 800227c:	f803 1b01 	strb.w	r1, [r3], #1
 8002280:	e7f9      	b.n	8002276 <memset+0x4>
	...

08002284 <__libc_init_array>:
 8002284:	b570      	push	{r4, r5, r6, lr}
 8002286:	4d0d      	ldr	r5, [pc, #52]	@ (80022bc <__libc_init_array+0x38>)
 8002288:	4c0d      	ldr	r4, [pc, #52]	@ (80022c0 <__libc_init_array+0x3c>)
 800228a:	1b64      	subs	r4, r4, r5
 800228c:	10a4      	asrs	r4, r4, #2
 800228e:	2600      	movs	r6, #0
 8002290:	42a6      	cmp	r6, r4
 8002292:	d109      	bne.n	80022a8 <__libc_init_array+0x24>
 8002294:	4d0b      	ldr	r5, [pc, #44]	@ (80022c4 <__libc_init_array+0x40>)
 8002296:	4c0c      	ldr	r4, [pc, #48]	@ (80022c8 <__libc_init_array+0x44>)
 8002298:	f000 f818 	bl	80022cc <_init>
 800229c:	1b64      	subs	r4, r4, r5
 800229e:	10a4      	asrs	r4, r4, #2
 80022a0:	2600      	movs	r6, #0
 80022a2:	42a6      	cmp	r6, r4
 80022a4:	d105      	bne.n	80022b2 <__libc_init_array+0x2e>
 80022a6:	bd70      	pop	{r4, r5, r6, pc}
 80022a8:	f855 3b04 	ldr.w	r3, [r5], #4
 80022ac:	4798      	blx	r3
 80022ae:	3601      	adds	r6, #1
 80022b0:	e7ee      	b.n	8002290 <__libc_init_array+0xc>
 80022b2:	f855 3b04 	ldr.w	r3, [r5], #4
 80022b6:	4798      	blx	r3
 80022b8:	3601      	adds	r6, #1
 80022ba:	e7f2      	b.n	80022a2 <__libc_init_array+0x1e>
 80022bc:	08002314 	.word	0x08002314
 80022c0:	08002314 	.word	0x08002314
 80022c4:	08002314 	.word	0x08002314
 80022c8:	08002318 	.word	0x08002318

080022cc <_init>:
 80022cc:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 80022ce:	bf00      	nop
 80022d0:	bcf8      	pop	{r3, r4, r5, r6, r7}
 80022d2:	bc08      	pop	{r3}
 80022d4:	469e      	mov	lr, r3
 80022d6:	4770      	bx	lr

080022d8 <_fini>:
 80022d8:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 80022da:	bf00      	nop
 80022dc:	bcf8      	pop	{r3, r4, r5, r6, r7}
 80022de:	bc08      	pop	{r3}
 80022e0:	469e      	mov	lr, r3
 80022e2:	4770      	bx	lr
