

================================================================
== Vitis HLS Report for 'PE_kernel_modulate_6_0_1'
================================================================
* Date:           Mon Nov  4 21:47:46 2024

* Version:        2023.2 (Build 4023990 on Oct 11 2023)
* Project:        systolic_modulate
* Solution:       hls (Vivado IP Flow Target)
* Product family: virtexuplusHBM
* Target device:  xcu280-fsvh2892-2L-e


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  |  10.00 ns|  6.536 ns|     2.70 ns|
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+---------+
    |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
    |   min   |   max   |    min   |    max   | min | max |   Type  |
    +---------+---------+----------+----------+-----+-----+---------+
    |       21|       21|  0.210 us|  0.210 us|   21|   21|       no|
    +---------+---------+----------+----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +--------------+---------+---------+----------+-----------+-----------+------+----------+
        |              |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        |   Loop Name  |   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +--------------+---------+---------+----------+-----------+-----------+------+----------+
        |- l_S_k_0_k6  |       19|       19|         6|          2|          1|     8|       yes|
        +--------------+---------+---------+----------+-----------+-----------+------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+---------------------+---------+------+---------+---------+-----+
|         Name        | BRAM_18K|  DSP |    FF   |   LUT   | URAM|
+---------------------+---------+------+---------+---------+-----+
|DSP                  |        -|     -|        -|        -|    -|
|Expression           |        -|     -|        0|       32|    -|
|FIFO                 |        -|     -|        -|        -|    -|
|Instance             |        -|     5|      305|      303|    -|
|Memory               |        -|     -|        -|        -|    -|
|Multiplexer          |        -|     -|        -|      116|    -|
|Register             |        -|     -|      113|        -|    -|
+---------------------+---------+------+---------+---------+-----+
|Total                |        0|     5|      418|      451|    0|
+---------------------+---------+------+---------+---------+-----+
|Available SLR        |     1344|  3008|   869120|   434560|  320|
+---------------------+---------+------+---------+---------+-----+
|Utilization SLR (%)  |        0|    ~0|       ~0|       ~0|    0|
+---------------------+---------+------+---------+---------+-----+
|Available            |     4032|  9024|  2607360|  1303680|  960|
+---------------------+---------+------+---------+---------+-----+
|Utilization (%)      |        0|    ~0|       ~0|       ~0|    0|
+---------------------+---------+------+---------+---------+-----+

+ Detail: 
    * Instance: 
    +------------------------------------+--------------------------------+---------+----+-----+-----+-----+
    |              Instance              |             Module             | BRAM_18K| DSP|  FF | LUT | URAM|
    +------------------------------------+--------------------------------+---------+----+-----+-----+-----+
    |fadd_32ns_32ns_32_3_full_dsp_1_U82  |fadd_32ns_32ns_32_3_full_dsp_1  |        0|   2|  177|  226|    0|
    |fmul_32ns_32ns_32_2_max_dsp_1_U83   |fmul_32ns_32ns_32_2_max_dsp_1   |        0|   3|  128|   77|    0|
    +------------------------------------+--------------------------------+---------+----+-----+-----+-----+
    |Total                               |                                |        0|   5|  305|  303|    0|
    +------------------------------------+--------------------------------+---------+----+-----+-----+-----+

    * DSP: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +----------------------------------+----------+----+---+----+------------+------------+
    |           Variable Name          | Operation| DSP| FF| LUT| Bitwidth P0| Bitwidth P1|
    +----------------------------------+----------+----+---+----+------------+------------+
    |k6_2_fu_116_p2                    |         +|   0|  0|  12|           4|           1|
    |ap_block_pp0_stage1_01001         |       and|   0|  0|   2|           1|           1|
    |icmp_ln501_fu_110_p2              |      icmp|   0|  0|  12|           4|           5|
    |ap_block_state1                   |        or|   0|  0|   2|           1|           1|
    |ap_block_state3_pp0_stage1_iter0  |        or|   0|  0|   2|           1|           1|
    |ap_enable_pp0                     |       xor|   0|  0|   2|           1|           2|
    +----------------------------------+----------+----+---+----+------------+------------+
    |Total                             |          |   0|  0|  32|          12|          11|
    +----------------------------------+----------+----+---+----+------------+------------+

    * Multiplexer: 
    +------------------------------+----+-----------+-----+-----------+
    |             Name             | LUT| Input Size| Bits| Total Bits|
    +------------------------------+----+-----------+-----+-----------+
    |A_fifo_6_blk_n                |   9|          2|    1|          2|
    |A_fifo_7_blk_n                |   9|          2|    1|          2|
    |B_fifo_6_0_blk_n              |   9|          2|    1|          2|
    |B_fifo_6_1_blk_n              |   9|          2|    1|          2|
    |ap_NS_fsm                     |  26|          5|    1|          5|
    |ap_done                       |   9|          2|    1|          2|
    |ap_enable_reg_pp0_iter2       |   9|          2|    1|          2|
    |ap_sig_allocacmp_v142_load_1  |   9|          2|   32|         64|
    |k6_fu_50                      |   9|          2|    4|          8|
    |v130_6_0                      |   9|          2|   32|         64|
    |v142_fu_46                    |   9|          2|   32|         64|
    +------------------------------+----+-----------+-----+-----------+
    |Total                         | 116|         25|  107|        217|
    +------------------------------+----+-----------+-----+-----------+

    * Register: 
    +-------------------------+----+----+-----+-----------+
    |           Name          | FF | LUT| Bits| Const Bits|
    +-------------------------+----+----+-----+-----------+
    |ap_CS_fsm                |   4|   0|    4|          0|
    |ap_done_reg              |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter0  |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter1  |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter2  |   1|   0|    1|          0|
    |icmp_ln501_reg_164       |   1|   0|    1|          0|
    |k6_2_reg_168             |   4|   0|    4|          0|
    |k6_fu_50                 |   4|   0|    4|          0|
    |v130_6_0_preg            |  32|   0|   32|          0|
    |v141_reg_183             |  32|   0|   32|          0|
    |v142_fu_46               |  32|   0|   32|          0|
    +-------------------------+----+----+-----+-----------+
    |Total                    | 113|   0|  113|          0|
    +-------------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+---------------------------+-----+-----+------------+--------------------------+--------------+
|         RTL Ports         | Dir | Bits|  Protocol  |       Source Object      |    C Type    |
+---------------------------+-----+-----+------------+--------------------------+--------------+
|ap_clk                     |   in|    1|  ap_ctrl_hs|  PE_kernel_modulate_6_0.1|  return value|
|ap_rst                     |   in|    1|  ap_ctrl_hs|  PE_kernel_modulate_6_0.1|  return value|
|ap_start                   |   in|    1|  ap_ctrl_hs|  PE_kernel_modulate_6_0.1|  return value|
|ap_done                    |  out|    1|  ap_ctrl_hs|  PE_kernel_modulate_6_0.1|  return value|
|ap_continue                |   in|    1|  ap_ctrl_hs|  PE_kernel_modulate_6_0.1|  return value|
|ap_idle                    |  out|    1|  ap_ctrl_hs|  PE_kernel_modulate_6_0.1|  return value|
|ap_ready                   |  out|    1|  ap_ctrl_hs|  PE_kernel_modulate_6_0.1|  return value|
|A_fifo_6_dout              |   in|   32|     ap_fifo|                  A_fifo_6|       pointer|
|A_fifo_6_num_data_valid    |   in|    3|     ap_fifo|                  A_fifo_6|       pointer|
|A_fifo_6_fifo_cap          |   in|    3|     ap_fifo|                  A_fifo_6|       pointer|
|A_fifo_6_empty_n           |   in|    1|     ap_fifo|                  A_fifo_6|       pointer|
|A_fifo_6_read              |  out|    1|     ap_fifo|                  A_fifo_6|       pointer|
|B_fifo_6_0_dout            |   in|   32|     ap_fifo|                B_fifo_6_0|       pointer|
|B_fifo_6_0_num_data_valid  |   in|    5|     ap_fifo|                B_fifo_6_0|       pointer|
|B_fifo_6_0_fifo_cap        |   in|    5|     ap_fifo|                B_fifo_6_0|       pointer|
|B_fifo_6_0_empty_n         |   in|    1|     ap_fifo|                B_fifo_6_0|       pointer|
|B_fifo_6_0_read            |  out|    1|     ap_fifo|                B_fifo_6_0|       pointer|
|A_fifo_7_din               |  out|   32|     ap_fifo|                  A_fifo_7|       pointer|
|A_fifo_7_num_data_valid    |   in|    3|     ap_fifo|                  A_fifo_7|       pointer|
|A_fifo_7_fifo_cap          |   in|    3|     ap_fifo|                  A_fifo_7|       pointer|
|A_fifo_7_full_n            |   in|    1|     ap_fifo|                  A_fifo_7|       pointer|
|A_fifo_7_write             |  out|    1|     ap_fifo|                  A_fifo_7|       pointer|
|B_fifo_6_1_din             |  out|   32|     ap_fifo|                B_fifo_6_1|       pointer|
|B_fifo_6_1_num_data_valid  |   in|    5|     ap_fifo|                B_fifo_6_1|       pointer|
|B_fifo_6_1_fifo_cap        |   in|    5|     ap_fifo|                B_fifo_6_1|       pointer|
|B_fifo_6_1_full_n          |   in|    1|     ap_fifo|                B_fifo_6_1|       pointer|
|B_fifo_6_1_write           |  out|    1|     ap_fifo|                B_fifo_6_1|       pointer|
|v130_6_0                   |  out|   32|     ap_none|                  v130_6_0|       pointer|
+---------------------------+-----+-----+------------+--------------------------+--------------+

