// Seed: 3282387315
module module_0;
  assign id_1 = id_1;
  assign module_1.type_1 = 0;
endmodule
module module_1 (
    output supply0 id_0,
    input logic id_1,
    input wor id_2,
    output tri0 id_3,
    output tri0 id_4,
    input wand id_5,
    input uwire id_6,
    output supply1 id_7,
    output logic id_8,
    input tri0 id_9,
    input tri id_10
);
  wire id_12;
  module_0 modCall_1 ();
  id_13 :
  assert property (@(id_6) id_5) id_8 <= id_1;
  wire id_14;
endmodule
module module_2 (
    id_1,
    id_2,
    id_3
);
  output wire id_3;
  input wire id_2;
  input wire id_1;
  wire id_4;
  module_0 modCall_1 ();
  assign id_3 = id_2;
endmodule
