
*** ChampSim Multicore Out-of-Order Simulator ***

Warmup Instructions: 10000000
Simulation Instructions: 100000000
Number of CPUs: 1
Off-chip DRAM Size: 4 GiB Channels: 1 Width: 64-bit Data Rate: 3200 MT/s

VirtualMemory physical capacity: 8588881920 num_ppages: 2096895
VirtualMemory page size: 4096 log2_page_size: 12

CPU 0 runs /Users/brandon/Documents/CoursesWi22/CSE240C/Homework2/traces/bzip2_259B.trace.xz
CPU 0 Bimodal branch predictor
Basic BTB sets: 1024 ways: 8 indirect buffer size: 4096 RAS size: 64
Initialize SRRIP state
Heartbeat CPU 0 instructions: 10000002 cycles: 2535454 heartbeat IPC: 3.94407 cumulative IPC: 3.94407 (Simulation time: 0 hr 0 min 35 sec) 

Warmup complete CPU 0 instructions: 10000002 cycles: 2535454 (Simulation time: 0 hr 0 min 35 sec) 

Heartbeat CPU 0 instructions: 20000004 cycles: 9039270 heartbeat IPC: 1.53756 cumulative IPC: 1.53756 (Simulation time: 0 hr 2 min 7 sec) 
Heartbeat CPU 0 instructions: 30000002 cycles: 14477593 heartbeat IPC: 1.8388 cumulative IPC: 1.67474 (Simulation time: 0 hr 3 min 21 sec) 
Heartbeat CPU 0 instructions: 40000003 cycles: 21114668 heartbeat IPC: 1.50669 cumulative IPC: 1.61471 (Simulation time: 0 hr 4 min 12 sec) 
Heartbeat CPU 0 instructions: 50000003 cycles: 29323966 heartbeat IPC: 1.21813 cumulative IPC: 1.49318 (Simulation time: 0 hr 4 min 37 sec) 
Heartbeat CPU 0 instructions: 60000001 cycles: 37215486 heartbeat IPC: 1.26718 cumulative IPC: 1.44175 (Simulation time: 0 hr 5 min 3 sec) 
Heartbeat CPU 0 instructions: 70000004 cycles: 43720441 heartbeat IPC: 1.53729 cumulative IPC: 1.45684 (Simulation time: 0 hr 6 min 18 sec) 
Heartbeat CPU 0 instructions: 80000002 cycles: 50187986 heartbeat IPC: 1.54618 cumulative IPC: 1.46897 (Simulation time: 0 hr 7 min 36 sec) 
Heartbeat CPU 0 instructions: 90000001 cycles: 56388992 heartbeat IPC: 1.61264 cumulative IPC: 1.48551 (Simulation time: 0 hr 8 min 37 sec) 
Heartbeat CPU 0 instructions: 100000000 cycles: 64793352 heartbeat IPC: 1.18986 cumulative IPC: 1.4456 (Simulation time: 0 hr 9 min 5 sec) 
Heartbeat CPU 0 instructions: 110000000 cycles: 72758780 heartbeat IPC: 1.25543 cumulative IPC: 1.42403 (Simulation time: 0 hr 9 min 33 sec) 
Finished CPU 0 instructions: 100000003 cycles: 70223331 cumulative IPC: 1.42403 (Simulation time: 0 hr 9 min 33 sec) 

ChampSim completed all CPUs

Region of Interest Statistics

CPU 0 cumulative IPC: 1.42403 instructions: 100000003 cycles: 70223331
cpu0_DTLB TOTAL     ACCESS:   18623997  HIT:   17962393  MISS:     661604
cpu0_DTLB LOAD      ACCESS:    9570080  HIT:    8912393  MISS:     657687
cpu0_DTLB RFO       ACCESS:    9053917  HIT:    9050000  MISS:       3917
cpu0_DTLB PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu0_DTLB WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu0_DTLB TRANSLATION ACCESS:          0  HIT:          0  MISS:          0
cpu0_DTLB PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
cpu0_DTLB AVERAGE MISS LATENCY: 9.26256 cycles
cpu0_ITLB TOTAL     ACCESS:    6754234  HIT:    6754231  MISS:          3
cpu0_ITLB LOAD      ACCESS:    6754234  HIT:    6754231  MISS:          3
cpu0_ITLB RFO       ACCESS:          0  HIT:          0  MISS:          0
cpu0_ITLB PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu0_ITLB WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu0_ITLB TRANSLATION ACCESS:          0  HIT:          0  MISS:          0
cpu0_ITLB PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
cpu0_ITLB AVERAGE MISS LATENCY: 242 cycles
cpu0_L1I TOTAL     ACCESS:      58742  HIT:      58603  MISS:        139
cpu0_L1I LOAD      ACCESS:      58742  HIT:      58603  MISS:        139
cpu0_L1I RFO       ACCESS:          0  HIT:          0  MISS:          0
cpu0_L1I PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu0_L1I WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu0_L1I TRANSLATION ACCESS:          0  HIT:          0  MISS:          0
cpu0_L1I PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
cpu0_L1I AVERAGE MISS LATENCY: 207.871 cycles
cpu0_STLB TOTAL     ACCESS:     661607  HIT:     660787  MISS:        820
cpu0_STLB LOAD      ACCESS:     657690  HIT:     657415  MISS:        275
cpu0_STLB RFO       ACCESS:       3917  HIT:       3372  MISS:        545
cpu0_STLB PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu0_STLB WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu0_STLB TRANSLATION ACCESS:          0  HIT:          0  MISS:          0
cpu0_STLB PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
cpu0_STLB AVERAGE MISS LATENCY: 212.637 cycles
cpu0_L1D TOTAL     ACCESS:   20320028  HIT:   19314468  MISS:    1005560
cpu0_L1D LOAD      ACCESS:   10365874  HIT:    9479504  MISS:     886370
cpu0_L1D RFO       ACCESS:    9953338  HIT:    9834467  MISS:     118871
cpu0_L1D PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu0_L1D WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu0_L1D TRANSLATION ACCESS:        816  HIT:        497  MISS:        319
cpu0_L1D PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
cpu0_L1D AVERAGE MISS LATENCY: 85.0219 cycles
cpu0_L2C TOTAL     ACCESS:    1222692  HIT:     525782  MISS:     696910
cpu0_L2C LOAD      ACCESS:     886508  HIT:     289603  MISS:     596905
cpu0_L2C RFO       ACCESS:     118871  HIT:      18920  MISS:      99951
cpu0_L2C PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu0_L2C WRITEBACK ACCESS:     216994  HIT:     216956  MISS:         38
cpu0_L2C TRANSLATION ACCESS:        319  HIT:        303  MISS:         16
cpu0_L2C PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
cpu0_L2C AVERAGE MISS LATENCY: 106.839 cycles
LLC TOTAL     ACCESS:     885926  HIT:     606247  MISS:     279679
LLC LOAD      ACCESS:     596905  HIT:     417915  MISS:     178990
LLC RFO       ACCESS:      99947  HIT:      35265  MISS:      64682
LLC PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
LLC WRITEBACK ACCESS:     189058  HIT:     153064  MISS:      35994
LLC TRANSLATION ACCESS:         16  HIT:          3  MISS:         13
LLC PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
LLC AVERAGE MISS LATENCY: 213.896 cycles
Insertion Distribution: 
	LOAD 42375 0 70703 66494 
	RFO 16103 0 28476 36059 
	PREF 0 0 0 0 
	WRITEBACK 0 0 0 35994 
	 0 0 12 12 
Total Prefetch Downgrades: 0

DRAM Statistics
 CHANNEL 0
 RQ ROW_BUFFER_HIT:      37168  ROW_BUFFER_MISS:     206347
 DBUS AVG_CONGESTED_CYCLE:    3.95345
 WQ ROW_BUFFER_HIT:      14427  ROW_BUFFER_MISS:     109302  FULL:       3124


CPU 0 Branch Prediction Accuracy: 93.3658% MPKI: 11.2167 Average ROB Occupancy at Mispredict: 31.751
Branch type MPKI
BRANCH_DIRECT_JUMP: 0.0006
BRANCH_INDIRECT: 0.01713
BRANCH_CONDITIONAL: 11.1989
BRANCH_DIRECT_CALL: 5e-05
BRANCH_INDIRECT_CALL: 0
BRANCH_RETURN: 6e-05

