--------------------------------------------------------------------------------
Release 14.6 Trace  (nt)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.

D:\Xilinx\14.6\ISE_DS\ISE\bin\nt\unwrapped\trce.exe -intstyle ise -v 3 -s 4 -n
3 -fastpaths -xml MemoriaPosicion.twx MemoriaPosicion.ncd -o
MemoriaPosicion.twr MemoriaPosicion.pcf

Design file:              MemoriaPosicion.ncd
Physical constraint file: MemoriaPosicion.pcf
Device,package,speed:     xc3s200,ft256,-4 (PRODUCTION 1.39 2013-06-08)
Report level:             verbose report

Environment Variable      Effect 
--------------------      ------ 
NONE                      No environment variables were set
--------------------------------------------------------------------------------

INFO:Timing:2698 - No timing constraints found, doing default enumeration.
INFO:Timing:3412 - To improve timing, see the Timing Closure User Guide (UG612).
INFO:Timing:2752 - To get complete path coverage, use the unconstrained paths 
   option. All paths that are not constrained will be reported in the 
   unconstrained paths section(s) of the report.
INFO:Timing:3339 - The clock-to-out numbers in this timing report are based on 
   a 50 Ohm transmission line loading model.  For the details of this model, 
   and for more information on accounting for different loading conditions, 
   please see the device datasheet.
INFO:Timing:3390 - This architecture does not support a default System Jitter 
   value, please add SYSTEM_JITTER constraint to the UCF to modify the Clock 
   Uncertainty calculation.
INFO:Timing:3389 - This architecture does not support 'Discrete Jitter' and 
   'Phase Error' calculations, these terms will be zero in the Clock 
   Uncertainty calculation.  Please make appropriate modification to 
   SYSTEM_JITTER to account for the unsupported Discrete Jitter and Phase 
   Error.



Data Sheet report:
-----------------
All values displayed in nanoseconds (ns)

Setup/Hold to clock WE
------------+------------+------------+------------------+--------+
            |Max Setup to|Max Hold to |                  | Clock  |
Source      | clk (edge) | clk (edge) |Internal Clock(s) | Phase  |
------------+------------+------------+------------------+--------+
Xin<0>      |    3.019(R)|   -0.464(R)|WE_BUFGP          |   0.000|
Xin<1>      |    3.019(R)|   -0.463(R)|WE_BUFGP          |   0.000|
Xin<2>      |    3.019(R)|   -0.464(R)|WE_BUFGP          |   0.000|
Xin<3>      |    3.019(R)|   -0.464(R)|WE_BUFGP          |   0.000|
Xin<4>      |    3.019(R)|   -0.464(R)|WE_BUFGP          |   0.000|
Xin<5>      |    3.019(R)|   -0.464(R)|WE_BUFGP          |   0.000|
Xin<6>      |    3.019(R)|   -0.464(R)|WE_BUFGP          |   0.000|
Xin<7>      |    3.019(R)|   -0.463(R)|WE_BUFGP          |   0.000|
Xin<8>      |    3.019(R)|   -0.463(R)|WE_BUFGP          |   0.000|
Xin<9>      |    3.019(R)|   -0.464(R)|WE_BUFGP          |   0.000|
Yin<0>      |   -0.126(R)|    1.538(R)|WE_BUFGP          |   0.000|
Yin<1>      |   -0.105(R)|    1.522(R)|WE_BUFGP          |   0.000|
Yin<2>      |   -0.137(R)|    1.547(R)|WE_BUFGP          |   0.000|
Yin<3>      |    0.204(R)|    1.275(R)|WE_BUFGP          |   0.000|
Yin<4>      |   -0.150(R)|    1.557(R)|WE_BUFGP          |   0.000|
Yin<5>      |   -0.136(R)|    1.545(R)|WE_BUFGP          |   0.000|
Yin<6>      |   -0.150(R)|    1.557(R)|WE_BUFGP          |   0.000|
Yin<7>      |   -0.150(R)|    1.558(R)|WE_BUFGP          |   0.000|
Yin<8>      |   -0.105(R)|    1.521(R)|WE_BUFGP          |   0.000|
------------+------------+------------+------------------+--------+

Clock WE to Pad
------------+------------+------------------+--------+
            | clk (edge) |                  | Clock  |
Destination |   to PAD   |Internal Clock(s) | Phase  |
------------+------------+------------------+--------+
Xout<0>     |    7.939(R)|WE_BUFGP          |   0.000|
Xout<1>     |    7.940(R)|WE_BUFGP          |   0.000|
Xout<2>     |    8.263(R)|WE_BUFGP          |   0.000|
Xout<3>     |    9.014(R)|WE_BUFGP          |   0.000|
Xout<4>     |    8.648(R)|WE_BUFGP          |   0.000|
Xout<5>     |    8.648(R)|WE_BUFGP          |   0.000|
Xout<6>     |    8.974(R)|WE_BUFGP          |   0.000|
Xout<7>     |    7.935(R)|WE_BUFGP          |   0.000|
Xout<8>     |    8.649(R)|WE_BUFGP          |   0.000|
Xout<9>     |    8.641(R)|WE_BUFGP          |   0.000|
Yout<0>     |    7.359(R)|WE_BUFGP          |   0.000|
Yout<1>     |    7.360(R)|WE_BUFGP          |   0.000|
Yout<2>     |    7.360(R)|WE_BUFGP          |   0.000|
Yout<3>     |    7.360(R)|WE_BUFGP          |   0.000|
Yout<4>     |    7.359(R)|WE_BUFGP          |   0.000|
Yout<5>     |    7.359(R)|WE_BUFGP          |   0.000|
Yout<6>     |    7.359(R)|WE_BUFGP          |   0.000|
Yout<7>     |    7.360(R)|WE_BUFGP          |   0.000|
Yout<8>     |    7.359(R)|WE_BUFGP          |   0.000|
------------+------------+------------------+--------+


Analysis completed Fri Oct 04 02:52:02 2013 
--------------------------------------------------------------------------------

Trace Settings:
-------------------------
Trace Settings 

Peak Memory Usage: 101 MB



