<root versionMajor = "1" versionMinor = "5">
  <kernel src_name="bram_switch" language="c" hwCtrl="ap_ctrl_hs" mem_layout="fpga64-xilinx-none">
    <args>
      <arg id="0" access_type="" src_name="x" src_type="ap_fixed&lt;16, 3, AP_TRN, AP_WRAP, 0&gt;*" src_isptr="1" src_bitwidth="16" src_size_or_depth="1024">
        <hw hw_usage="data" hw_interface="BRAM" hw_name="x" hw_bitwidth="16" hw_size_or_depth="1024">
          <constraint constraint_type="pragma interface" mode="bram" register_option="0" bram_latency="2" bram_storage="207"/>
        </hw>
      </arg>
      <arg id="1" access_type="" src_name="debugport" src_type="ap_fixed&lt;16, 3, AP_TRN, AP_WRAP, 0&gt;*" src_isptr="1" src_bitwidth="16" src_size_or_depth="1024">
        <hw hw_usage="data" hw_interface="BRAM" hw_name="debugport" hw_bitwidth="16" hw_size_or_depth="1024">
          <constraint constraint_type="pragma interface" mode="bram" register_option="0" bram_latency="2" bram_storage="207"/>
        </hw>
      </arg>
      <arg id="2" access_type="" src_name="gradport" src_type="ap_fixed&lt;16, 3, AP_TRN, AP_WRAP, 0&gt;*" src_isptr="1" src_bitwidth="16" src_size_or_depth="1024">
        <hw hw_usage="data" hw_interface="BRAM" hw_name="gradport" hw_bitwidth="16" hw_size_or_depth="1024">
          <constraint constraint_type="pragma interface" mode="bram" register_option="0" bram_latency="2" bram_storage="207"/>
        </hw>
      </arg>
      <arg id="3" access_type="" src_name="dummyport" src_type="ap_fixed&lt;16, 3, AP_TRN, AP_WRAP, 0&gt;*" src_isptr="1" src_bitwidth="16" src_size_or_depth="1024">
        <hw hw_usage="data" hw_interface="BRAM" hw_name="dummyport" hw_bitwidth="16" hw_size_or_depth="1024">
          <constraint constraint_type="pragma interface" mode="bram" register_option="0" bram_latency="2" bram_storage="207"/>
        </hw>
      </arg>
      <arg id="4" access_type="r" src_name="debug" src_type="bool" src_isptr="0" src_bitwidth="1" src_size_or_depth="1">
        <hw hw_usage="data" hw_interface="S_AXILite" hw_name="control" hw_bitwidth="1" hw_size_or_depth="1">
          <constraint constraint_type="pragma interface" mode="s_axilite" register_option="0" offset="16"/>
        </hw>
      </arg>
    </args>
    <return src_type="void" src_bitwidth="0" offset="0x0">
      <hw hw_usage="data" hw_interface="" hw_name="" hw_bitwidth="0"/>
    </return>
  </kernel>
</root>
