============================================================
  Generated by:           Genus(TM) Synthesis Solution 22.10-p001_1
  Generated on:           Mar 12 2025  11:47:47 pm
  Module:                 Port_E
  Operating conditions:   ss_v1p08_125c (balanced_tree)
  Operating conditions:   ff_v1p32_-40c (balanced_tree)
  Operating conditions:   tt_v1p5_25c (balanced_tree)
  Wireload mode:          enclosed
  Area mode:              timing library
============================================================

         Instance                                Module                        Cell Count  Cell Area  Net Area   Total Area   Wireload  
----------------------------------------------------------------------------------------------------------------------------------------
Port_E                                                                                 68    894.292     0.000      894.292 <none> (D)  
  IO_Port_E_inst           IO_Port_PINx_Address12_DDRx_Address13_PORTx_Addres          45    689.882     0.000      689.882 <none> (D)  
    rg_md_ddrx_inst        rg_md_p_width4_p_init_val0_p_impl_mask15_1                   4    145.238     0.000      145.238 <none> (D)  
    rg_md_portx_inst       rg_md_p_width4_p_init_val0_p_impl_mask15                    18    233.995     0.000      233.995 <none> (D)  
    synchronizer_pinx_inst synchronizer_p_width4                                        8    177.514     0.000      177.514 <none> (D)  
  (D) = wireload is default in technology library
