<?xml version="1.0" encoding="UTF-8"?>
<!-- This file was autogenerated by Socrates Bitwise, Duolog Technologies Ltd. -->
<module id="SOC_ADC" HW_revision="" XML_version="1.0" description="Register fields should be considered static unless otherwise noted as dynamic." xmlns:xsi="http://www.w3.org/2001/XMLSchema-instance" xsi:noNamespaceSchemaLocation="setup_parser.xsd">
    <register acronym="ADCCON1" width="32" description="This register controls the ADC." id="ADCCON1" offset="0x0" >
        <bitfield range="" begin="31" width="24" end="8" rwaccess="RO" description="This register is 8 bits in a 32-bit address space." id="Reserved32" resetval="" >
        </bitfield>
        <bitfield range="" begin="7" width="1" end="7" rwaccess="RW" description="End of conversion. Cleared when ADCH has been read. If a new conversion is completed before the previous data has been read, the EOC bit remains high.
0: Conversion not complete
1: Conversion completed" id="EOC" resetval="" >
        </bitfield>
        <bitfield range="" begin="6" width="1" end="6" rwaccess="RW" description="Start conversion
Read as 1 until conversion completes
0: No conversion in progress.
1: Start a conversion sequence if ADCCON1.STSEL = 11 and no sequence is running. " id="ST" resetval="" >
        </bitfield>
        <bitfield range="" begin="5" width="2" end="4" rwaccess="RW" description="Start select
Selects the event that starts a new conversion sequence
00: Not implemented
01: Full speed. Do not wait for triggers
10: Timer 1 channel 0 compare event
11: ADCCON1.ST = 1" id="STSEL" resetval="" >
        </bitfield>
        <bitfield range="" begin="3" width="2" end="2" rwaccess="RW" description="Controls the 16-bit random-number generator (see User Guide Chapter 16)
When 01 is written, the setting automatically returns to 00 when the operation completes.

00: Normal operation (13x unrolling)
01: Clock the LFSR once (13x unrolling)
10: Reserved
11: Stopped. The random-number generator is turned off." id="RCTRL" resetval="" >
        </bitfield>
        <bitfield range="" begin="1" width="2" end="0" rwaccess="RW" description="Reserved. Always set to 11." id="Reserved1" resetval="" >
        </bitfield>
    </register>
    <register acronym="ADCCON2" width="32" description="This register controls the ADC." id="ADCCON2" offset="0x4" >
        <bitfield range="" begin="31" width="24" end="8" rwaccess="RO" description="This register is 8 bits in a 32-bit address space." id="Reserved32" resetval="" >
        </bitfield>
        <bitfield range="" begin="7" width="2" end="6" rwaccess="RW" description="Selects reference voltage used for the sequence of conversions
00: Internal reference
01: External reference on AIN7 pin
10: AVDD5 pin
11: External reference on AIN6-AIN7 differential input" id="SREF" resetval="" >
        </bitfield>
        <bitfield range="" begin="5" width="2" end="4" rwaccess="RW" description="Sets the decimation rate for channels included in the sequence of conversions. The decimation
rate also determines the resolution and time required to complete a conversion.
00: 64 decimation rate (7 bits ENOB setting)
01: 128 decimation rate (9 bits ENOB setting)
10: 256 decimation rate (10 bits ENOB setting)
11: 512 decimation rate (12 bits ENOB setting)" id="SDIV" resetval="" >
        </bitfield>
        <bitfield range="" begin="3" width="4" end="0" rwaccess="RW" description="Sequence channel select
Selects the end of the sequence
A sequence can either be from AIN0 to AIN7 (SCH &lt;= 7) or from differential input AIN0-AIN1 to AIN6-AIN7 (8 &lt;= SCH &lt;= 11). For other
settings, only one conversions is performed.
When read, these bits indicate the channel number on which a conversion is ongoing:
0000: AIN0
0001: AIN1
0010: AIN2
0011: AIN3
0100: AIN4
0101: AIN5
0110: AIN6
0111: AIN7
1000: AIN0-AIN1
1001: AIN2-AIN3
1010: AIN4-AIN5
1011: AIN6-AIN7
1100: GND
1101: Reserved
1110: Temperature sensor
1111: VDD/3" id="SCH" resetval="" >
        </bitfield>
    </register>
    <register acronym="ADCCON3" width="32" description="This register controls the ADC." id="ADCCON3" offset="0x8" >
        <bitfield range="" begin="31" width="24" end="8" rwaccess="RO" description="This register is 8 bits in a 32-bit address space." id="Reserved32" resetval="" >
        </bitfield>
        <bitfield range="" begin="7" width="2" end="6" rwaccess="RW" description="Selects reference voltage used for the extra conversion
00: Internal reference
01: External reference on AIN7 pin
10: AVDD5 pin
11: External reference on AIN6-AIN7 differential input" id="EREF" resetval="" >
        </bitfield>
        <bitfield range="" begin="5" width="2" end="4" rwaccess="RW" description="Sets the decimation rate used for the extra conversion
The decimation rate also determines the resolution and the time required to complete the conversion.
00: 64 decimation rate (7 bits ENOB)
01: 128 decimation rate (9 bits ENOB)
10: 256 decimation rate (10 bits ENOB)
11: 512 decimation rate (12 bits ENOB)" id="EDIV" resetval="" >
        </bitfield>
        <bitfield range="" begin="3" width="4" end="0" rwaccess="RW" description="Single channel select. Selects the channel number of the single conversion that is triggered by
writing to ADCCON3.
0000: AIN0
0001: AIN1
0010: AIN2
0011: AIN3
0100: AIN4
0101: AIN5
0110: AIN6
0111: AIN7
1000: AIN0-AIN1
1001: AIN2-AIN3
1010: AIN4-AIN5
1011: AIN6-AIN7
1100: GND
1101: Reserved
1110: Temperature sensor
1111: VDD/3" id="ECH" resetval="" >
        </bitfield>
    </register>
    <register acronym="ADCL" width="32" description="This register contains the least-significant part of ADC conversion result." id="ADCL" offset="0xc" >
        <bitfield range="" begin="31" width="24" end="8" rwaccess="RO" description="This register is 8 bits in a 32-bit address space." id="Reserved32" resetval="" >
        </bitfield>
        <bitfield range="" begin="7" width="6" end="2" rwaccess="RO" description="Least-significant part of ADC conversion result" id="ADC" resetval="" >
        </bitfield>
        <bitfield range="" begin="1" width="2" end="0" rwaccess="RO" description="Reserved. Always read as 0." id="Reserved1" resetval="" >
        </bitfield>
    </register>
    <register acronym="ADCH" width="32" description="This register contains the most-significant part of ADC conversion result." id="ADCH" offset="0x10" >
        <bitfield range="" begin="31" width="24" end="8" rwaccess="RO" description="This register is 8 bits in a 32-bit address space." id="Reserved32" resetval="" >
        </bitfield>
        <bitfield range="" begin="7" width="8" end="0" rwaccess="RO" description="Most-significant part of ADC conversion result" id="ADC" resetval="" >
        </bitfield>
    </register>
    <register acronym="RNDL" width="32" description="This registers contains random-number-generator data; low byte." id="RNDL" offset="0x14" >
        <bitfield range="" begin="31" width="24" end="8" rwaccess="RO" description="This register is 8 bits in a 32-bit address space." id="Reserved32" resetval="" >
        </bitfield>
        <bitfield range="" begin="7" width="8" end="0" rwaccess="RW" description="Random value/seed or CRC result, low byte
When used for random-number generation, writing to this register twice seeds the random-number generator. Writing to this register copies the 8 LSBs of the LFSR to the 8 MSBs and replaces the 8 LSBs with the data value written. The value returned when reading from this register is the 8 LSBs of the LFSR. When used for random-number generation, reading this register returns the 8 LSBs of the random number. When used for CRC calculations, reading this register returns the 8 LSBs of the CRC result." id="RNDL" resetval="" >
        </bitfield>
    </register>
    <register acronym="RNDH" width="32" description="This register contains random-number-generator data; high byte." id="RNDH" offset="0x18" >
        <bitfield range="" begin="31" width="24" end="8" rwaccess="RO" description="This register is 8 bits in a 32-bit address space." id="Reserved32" resetval="" >
        </bitfield>
        <bitfield range="" begin="7" width="8" end="0" rwaccess="RW" description="Random value or CRC result/input data, high byte
When written, a CRC16 calculation is triggered, and the data value written is processed starting with the MSB.
The value returned when reading from this register is the 8 MSBs of the LFSR.
When used for random-number generation, reading this register returns the 8 MSBs of the random number. When used for CRC calculations, reading this register returns the 8 MSBs of the
CRC result." id="RNDH" resetval="" >
        </bitfield>
    </register>
    <register acronym="CMPCTL" width="32" description="Analog comparator control and status register." id="CMPCTL" offset="0x24" >
        <bitfield range="" begin="31" width="24" end="8" rwaccess="RO" description="This register is 8 bits in a 32-bit address space." id="Reserved32" resetval="" >
        </bitfield>
        <bitfield range="" begin="7" width="6" end="2" rwaccess="RO" description="Reserved" id="Reserved" resetval="" >
        </bitfield>
        <bitfield range="" begin="1" width="1" end="1" rwaccess="RW" description="Comparator enable" id="EN" resetval="" >
        </bitfield>
        <bitfield range="" begin="0" width="1" end="0" rwaccess="RO" description="Comparator output" id="OUTPUT" resetval="" >
        </bitfield>
    </register>
</module>
