aag 461 18 75 1 368
2
4
6
8
10
12
14
16
18
20
22
24
26
28
30
32
34
36
38 1
40 223
42 241
44 262
46 269
48 293
50 302
52 309
54 345
56 388
58 407
60 435
62 445
64 449
66 467
68 477
70 478
72 440
74 34
76 10
78 552
80 28
82 1
84 250
86 571
88 474
90 30
92 583
94 592
96 599
98 618
100 612
102 32
104 630
106 632
108 642
110 652
112 366
114 662
116 664
118 677
120 678
122 696
124 712
126 714
128 12
130 724
132 740
134 754
136 14
138 764
140 766
142 776
144 16
146 24
148 781
150 792
152 794
154 778
156 804
158 815
160 2
162 817
164 831
166 6
168 379
170 846
172 871
174 886
176 900
178 910
180 914
182 921
184 923
186 22
188
188 176 38
190 40 38
192 146 38
194 192 25
196 193 24
198 197 195
200 166 38
202 160 38
204 203 201
206 7 3
208 206 205
210 207 204
212 211 209
214 212 198
216 116 38
218 217 26
220 219 215
222 221 191
224 42 38
226 203 200
228 6 3
230 228 227
232 229 226
234 233 231
236 234 198
238 237 219
240 239 225
242 48 38
244 243 26
246 84 38
248 247 27
250 249 245
252 251 34
254 44 38
256 255 27
258 257 245
260 259 35
262 261 253
264 37 28
266 46 38
268 267 265
270 20 19
272 270 24
274 273 243
276 275 26
278 182 38
280 278 27
282 281 277
284 283 34
286 242 27
288 287 277
290 289 35
292 291 285
294 207 8
296 148 121
298 296 38
300 298 51
302 301 294
304 30 5
306 52 38
308 307 305
310 54 38
312 21 18
314 312 24
316 315 311
318 317 26
320 7 2
322 320 4
324 228 36
326 229 8
328 327 325
330 329 321
332 331 323
334 96 27
336 334 332
338 333 54
340 339 337
342 341 38
344 343 319
346 56 38
348 168 38
350 349 347
352 112 38
354 352 315
356 62 38
358 106 38
360 359 356
362 361 314
364 363 355
366 365 333
368 366 350
370 347 314
372 349 315
374 373 333
376 374 371
378 377 369
380 357 314
382 381 359
384 383 378
386 385 347
388 387 333
390 180 38
392 390 27
394 393 277
396 395 34
398 58 38
400 398 27
402 401 277
404 403 35
406 405 397
408 60 38
410 409 267
412 82 38
414 37 29
416 414 35
418 33 9
420 31 5
422 420 418
424 422 416
426 425 413
428 427 410
430 64 38
432 431 428
434 432 307
436 357 315
438 437 333
440 72 38
442 440 332
444 443 439
446 32 9
448 447 431
450 66 38
452 76 38
454 452 10
456 186 38
458 456 217
460 453 11
462 461 459
464 462 455
466 465 451
468 89 27
470 469 38
472 69 26
474 473 470
476 475 34
478 70 38
480 93 41
482 480 173
484 171 133
486 88 68
488 487 119
490 96 54
492 491 488
494 492 67
496 494 484
498 182 158
500 498 48
502 142 114
504 130 44
506 504 180
508 506 150
510 508 502
512 510 178
514 156 38
516 104 94
518 84 58
520 518 108
522 520 516
524 522 514
526 524 512
528 526 500
530 529 496
532 165 135
534 532 87
536 125 123
538 536 534
540 538 530
542 540 482
544 542 43
546 544 175
548 547 434
550 549 79
552 551 38
554 86 38
556 74 38
558 556 217
560 144 38
562 561 228
564 560 229
566 565 563
568 567 558
570 569 555
572 92 38
574 453 24
576 452 25
578 577 575
580 579 558
582 581 573
584 94 38
586 585 27
588 587 245
590 589 35
592 591 253
594 310 26
596 334 38
598 597 595
600 98 38
602 229 36
604 100 38
606 162 127
608 606 38
610 608 605
612 611 602
614 612 601
616 600 303
618 617 615
620 589 34
622 104 38
624 623 27
626 625 245
628 627 35
630 629 621
632 383 333
634 108 38
636 634 27
638 637 277
640 638 35
642 641 253
644 110 38
646 645 35
648 389 378
650 648 644
652 651 647
654 114 38
656 654 27
658 657 277
660 658 35
662 661 621
664 412 216
666 118 38
668 561 16
670 560 17
672 671 669
674 673 459
676 675 667
678 299 294
680 137 123
682 681 38
684 683 15
686 186 117
688 136 14
690 689 687
692 691 123
694 692 38
696 695 685
698 129 125
700 699 38
702 701 13
704 128 12
706 705 687
708 707 125
710 708 38
712 711 703
714 609 602
716 130 38
718 716 27
720 719 277
722 720 35
724 723 253
726 186 16
728 727 117
730 80 11
732 81 10
734 733 731
736 735 729
738 737 133
740 739 38
742 321 136
744 320 137
746 745 743
748 747 74
750 748 117
752 751 135
754 753 38
756 321 4
758 184 153
760 758 38
762 760 139
764 763 756
766 140 38
768 142 38
770 769 27
772 771 245
774 773 35
776 775 253
778 154 38
780 779 295
782 773 34
784 150 38
786 785 27
788 787 245
790 789 35
792 791 783
794 761 756
796 789 34
798 515 27
800 799 245
802 801 35
804 803 797
806 158 38
808 806 27
810 809 277
812 811 35
814 813 397
816 603 479
818 164 38
820 128 38
822 821 206
824 820 207
826 825 823
828 827 558
830 829 819
832 186 14
834 833 117
836 90 11
838 91 10
840 839 837
842 841 835
844 843 171
846 845 38
848 202 201
850 849 320
852 848 321
854 853 851
856 855 219
858 199 116
860 858 26
862 861 173
864 863 38
866 199 27
868 867 865
870 868 857
872 186 12
874 873 117
876 102 11
878 103 10
880 879 877
882 881 875
884 883 175
886 885 38
888 78 38
890 889 601
892 890 605
894 409 34
896 894 645
898 897 189
900 899 893
902 178 38
904 903 27
906 905 245
908 907 35
910 909 253
912 394 35
914 913 253
916 811 34
918 283 35
920 919 917
922 767 757
i0 controllable_hmaster_0_0
i1 i_hbusreq_1
i2 controllable_hmaster_0_1
i3 i_hbusreq_0
i4 controllable_locked
i5 controllable_hgrant_0
i6 controllable_hgrant_1
i7 controllable_hgrant_2
i8 i_hburst_0_1
i9 i_hburst_0_0
i10 controllable_decide
i11 controllable_hmastlock
i12 controllable_start
i13 i_hlock_2
i14 i_hlock_1
i15 i_hlock_0
i16 controllable_hready
i17 i_hbusreq_2
l0 n39
l1 N__det_statevar21_out
l2 N__det_statevar48_out
l3 N__det_statevar8_out
l4 N__det_statevar22_out
l5 N__det_statevar49_out
l6 ____det_statevar14_209_out
l7 N__det_statevar23_out
l8 N__det_statevar5_out
l9 ____det_statevar6_240_out
l10 N__det_statevar24_out
l11 N__Env_Safe250_out
l12 N__det_statevar4_out
l13 N__det_statevar25_out
l14 N__det_statevar26_out
l15 N__det_statevar3_out
l16 N__det_statevar27_out
l17 N__det_statevar2_out
l18 prev_hready_out
l19 prev_locked_out
l20 N__Sys_Safe273_out
l21 prev_hlock_2_out
l22 N__init006_out
l23 N__det_statevar28_out
l24 N__det_statevar30_out
l25 N__det_statevar1_out
l26 prev_hlock_1_out
l27 N__det_statevar29_out
l28 N__det_statevar31_out
l29 N__det_statevar0_out
l30 N__fair274_out
l31 ____det_statevar16_225_out
l32 prev_hlock_0_out
l33 N__det_statevar32_out
l34 __det_statevar6_out
l35 N__det_statevar33_out
l36 N__fair276_out
l37 __det_statevar7_out
l38 N__det_statevar34_out
l39 init_out
l40 N__det_statevar35_out
l41 __det_statevar14_out
l42 N__det_statevar36_out
l43 N__det_statevar37_out
l44 __det_statevar16_out
l45 prev_hgrant_0_out
l46 N__det_statevar10_out
l47 N__det_statevar38_out
l48 N__det_statevar40_out
l49 prev_hgrant_1_out
l50 ____det_statevar19_217_out
l51 N__det_statevar11_out
l52 N__det_statevar39_out
l53 prev_hgrant_2_out
l54 prev_hmastlock_out
l55 N__det_statevar12_out
l56 N__det_statevar41_out
l57 __det_statevar19_out
l58 N__det_statevar13_out
l59 N__det_statevar42_out
l60 N__det_statevar43_out
l61 prev_hmaster_0_0_out
l62 N__det_statevar15_out
l63 N__det_statevar44_out
l64 prev_hmaster_0_1_out
l65 ____det_statevar7_244_out
l66 N__det_statevar45_out
l67 N__det_statevar17_out
l68 N__det_statevar46_out
l69 __count_1_278_out
l70 N__det_statevar18_out
l71 N__det_statevar20_out
l72 N__det_statevar47_out
l73 N__det_statevar9_out
l74 prev_decide_out
o0 o_err
c
amba_3_ifm
This file was written by ABC on Sat Aug 31 20:24:59 2013
For information about AIGER format, refer to http://fmv.jku.at/aiger
-------------------------------
This AIGER file has been created by the following sequence of commands:
> vl2mv ifm_amba03.v   ---gives--> ifm_amba03.mv
> abc -c "read_blif_mv ifm_amba03.mv; strash; refactor; rewrite; dfraig; rewrite; dfraig; write_aiger -s ifm_amba03y.aig"   ---gives--> ifm_amba03y.aig
> aigtoaig ifm_amba03y.aig ifm_amba03y.aag   ---gives--> ifm_amba03y.aag (this file)
Content of ifm_amba03.v:
module amba_3_ifm(
        o_err,
        i_clk,
        i_hbusreq_0,
        i_hbusreq_1,
        i_hbusreq_2,
        i_hlock_0,
        i_hlock_1,
        i_hlock_2,
        i_hburst_0_0,
        i_hburst_0_1,
        controllable_hready,
        controllable_hmaster_0_0,
        controllable_hmaster_0_1,
        controllable_hmastlock,
        controllable_start,
        controllable_decide,
        controllable_locked,
        controllable_hgrant_0,
        controllable_hgrant_1,
        controllable_hgrant_2);

input i_clk;
input i_hbusreq_0;
input i_hbusreq_1;
input i_hbusreq_2;
input i_hlock_0;
input i_hlock_1;
input i_hlock_2;
input i_hburst_0_0;
input i_hburst_0_1;
input controllable_hready;
input controllable_hmaster_0_0;
input controllable_hmaster_0_1;
input controllable_hmastlock;
input controllable_start;
input controllable_decide;
input controllable_locked;
input controllable_hgrant_0;
input controllable_hgrant_1;
input controllable_hgrant_2;
output o_err;

reg  __count_1_278;
reg  N__Sys_Safe273;
reg  N__Env_Safe250;
reg  prev_hready;
reg  prev_hlock_0;
reg  prev_hlock_1;
reg  prev_hlock_2;
reg  prev_hmaster_0_0;
reg  prev_hmaster_0_1;
reg  prev_hmastlock;
reg  prev_decide;
reg  prev_locked;
reg  prev_hgrant_0;
reg  prev_hgrant_1;
reg  prev_hgrant_2;
reg  init;
reg  N__init006;
reg  N__det_statevar25;
reg  N__det_statevar23;
reg  N__det_statevar22;
reg  N__det_statevar1;
reg  N__det_statevar3;
reg  N__det_statevar0 ;
reg  N__det_statevar5 ;
reg  N__det_statevar8 ;
reg  N__det_statevar10 ;
reg  N__det_statevar18 ;
reg  N__det_statevar20;
reg  N__det_statevar24;
reg  N__det_statevar28;
reg  N__det_statevar31;
reg  N__det_statevar32;
reg  N__det_statevar33;
reg  N__det_statevar34;
reg  N__det_statevar39;
reg  N__det_statevar41;
reg  N__det_statevar42;
reg  N__det_statevar43;
reg  N__det_statevar47;
reg  N__det_statevar49;
reg  N__det_statevar44;
reg  N__det_statevar40;
reg  N__det_statevar30;
reg  N__det_statevar29;
reg  N__det_statevar21;
reg  N__det_statevar17;
reg  N__det_statevar48;
reg  N__det_statevar46;
reg  N__det_statevar45;
reg  N__det_statevar38;
reg  N__det_statevar37;
reg  N__det_statevar36;
reg  N__det_statevar35;
reg  N__det_statevar26;
reg  __det_statevar7;
reg  __det_statevar6;
reg  N__det_statevar2;
reg  N__det_statevar4;
reg  ____det_statevar7_244;
reg  ____det_statevar6_240;
reg  __det_statevar14;
reg  N__det_statevar13;
reg  N__det_statevar12;
reg  ____det_statevar14_209;
reg  N__det_statevar11;
reg  __det_statevar19;
reg  N__det_statevar9;
reg  ____det_statevar19_217;
reg  N__det_statevar27;
reg  __det_statevar16;
reg  N__det_statevar15;
reg  ____det_statevar16_225;
reg  N__fair274;
reg  N__fair276;


wire busreq;
wire __bit000;
wire __bit001;
wire __bit002;
wire __bit003;
wire __bit004;
wire __bit005;
wire __bit_invar000;
wire __bit_invar001;
wire __bit_invar002;
wire __bit_invar003;
wire __bit_invar004;
wire __bit_invar005;
wire __bit_invar006;
wire __bit_obs000;
wire __bit_obs001;
wire __bit_obs002;
wire __bit_obs003;
wire __bit_obs004;
wire __bit_obs005;
wire __bit_obs006;
wire __bit_obs007;
wire __bit_obs008;
wire __bit_obs009;
wire __bit_obs010;
wire __bit_obs011;
wire __bit_obs012;
wire __bit_obs013;
wire ___bdd_195;
wire ___bdd_196;
wire ___bdd_197;
wire ___bdd_198;
wire ___bdd_199;
wire ___bdd_200;
wire ___bdd_008;
wire ___bdd_009;
wire ___bdd_010;
wire ___bdd_011;
wire ___bdd_012;
wire ___bdd_013;
wire ___bdd_014;
wire ___bdd_015;
wire ___bdd_016;
wire ___bdd_017;
wire ___bdd_018;
wire ___bdd_019;
wire ___bdd_020;
wire ___bdd_021;
wire ___bdd_022;
wire ___bdd_023;
wire ___bdd_024;
wire ___bdd_025;
wire ___bdd_026;
wire ___bdd_027;
wire ___bdd_028;
wire ___bdd_029;
wire ___bdd_030;
wire ___bdd_031;
wire ___bdd_032;
wire ___bdd_033;
wire ___bdd_034;
wire ___bdd_035;
wire ___bdd_036;
wire ___bdd_037;
wire ___bdd_038;
wire ___bdd_039;
wire ___bdd_040;
wire ___bdd_041;
wire ___bdd_042;
wire ___bdd_043;
wire ___bdd_044;
wire ___bdd_045;
wire ___bdd_046;
wire ___bdd_047;
wire ___bdd_048;
wire ___bdd_049;
wire ___bdd_050;
wire ___bdd_051;
wire ___bdd_052;
wire ___bdd_053;
wire ___bdd_054;
wire ___bdd_055;
wire ___bdd_056;
wire ___bdd_057;
wire ___bdd_058;
wire ___bdd_059;
wire ___bdd_060;
wire ___bdd_061;
wire ___bdd_062;
wire ___bdd_063;
wire ___bdd_064;
wire ___bdd_065;
wire ___bdd_066;
wire ___bdd_067;
wire ___bdd_068;
wire ___bdd_069;
wire ___bdd_070;
wire ___bdd_071;
wire ___bdd_072;
wire ___bdd_073;
wire ___bdd_074;
wire ___bdd_075;
wire ___bdd_076;
wire ___bdd_077;
wire ___bdd_078;
wire ___bdd_079;
wire ___bdd_080;
wire ___bdd_081;
wire ___bdd_082;
wire ___bdd_083;
wire ___bdd_084;
wire ___bdd_085;
wire ___bdd_086;
wire ___bdd_087;
wire ___bdd_088;
wire ___bdd_089;
wire ___bdd_090;
wire ___bdd_091;
wire ___bdd_092;
wire ___bdd_093;
wire ___bdd_094;
wire ___bdd_095;
wire ___bdd_096;
wire ___bdd_097;
wire ___bdd_098;
wire ___bdd_099;
wire ___bdd_100;
wire ___bdd_101;
wire ___bdd_102;
wire ___bdd_103;
wire ___bdd_104;
wire ___bdd_105;
wire ___bdd_106;
wire ___bdd_107;
wire ___bdd_108;
wire ___bdd_109;
wire ___bdd_110;
wire ___bdd_111;
wire ___bdd_112;
wire ___bdd_113;
wire ___bdd_114;
wire ___bdd_115;
wire ___bdd_116;
wire ___bdd_117;
wire ___bdd_118;
wire ___bdd_119;
wire ___bdd_120;
wire ___bdd_121;
wire ___bdd_122;
wire ___bdd_123;
wire ___bdd_124;
wire ___bdd_125;
wire ___bdd_126;
wire ___bdd_127;
wire ___bdd_128;
wire ___bdd_129;
wire ___bdd_130;
wire ___bdd_131;
wire ___bdd_132;
wire ___bdd_133;
wire ___bdd_134;
wire ___bdd_135;
wire ___bdd_136;
wire ___bdd_137;
wire ___bdd_138;
wire ___bdd_139;
wire ___bdd_140;
wire ___bdd_141;
wire ___bdd_142;
wire ___bdd_143;
wire ___bdd_144;
wire ___bdd_145;
wire ___bdd_146;
wire ___bdd_147;
wire ___bdd_148;
wire ___bdd_149;
wire ___bdd_150;
wire ___bdd_151;
wire ___bdd_152;
wire ___bdd_153;
wire ___bdd_154;
wire ___bdd_155;
wire ___bdd_156;
wire ___bdd_157;
wire ___bdd_158;
wire ___bdd_159;
wire ___bdd_160;
wire ___bdd_161;
wire ___bdd_162;
wire ___bdd_163;
wire ___bdd_164;
wire ___bdd_165;
wire ___bdd_166;
wire ___bdd_167;
wire ___bdd_168;
wire ___bdd_169;
wire ___bdd_170;
wire ___bdd_171;
wire ___bdd_172;
wire ___bdd_173;
wire ___bdd_174;
wire ___bdd_175;
wire ___bdd_176;
wire ___bdd_177;
wire ___bdd_178;
wire ___bdd_179;
wire ___bdd_180;
wire ___bdd_181;
wire ___bdd_182;
wire ___bdd_183;
wire ___bdd_184;
wire ___bdd_185;
wire ___bdd_186;
wire ___bdd_187;
wire ___bdd_188;
wire ___bdd_189;
wire ___bdd_190;
wire ___bdd_191;
wire ___bdd_192;
wire ___bdd_193;
wire ___bdd_194;
wire ___bdd_226;
wire ___bdd_227;
wire ___bdd_228;
wire ___bdd_229;
wire ___bdd_230;
wire ___bdd_231;
wire ___bdd_232;
wire ___bdd_233;
wire ___bdd_234;
wire ___bdd_235;
wire _____bdd_226_236;
wire _____bdd_227_241;
wire _____bdd_228_242;
wire _____bdd_229_243;
wire _____bdd_230_237;
wire _____bdd_231_238;
wire _____bdd_232_239;
wire ___bdd_201;
wire ___bdd_202;
wire ___bdd_203;
wire ___bdd_204;
wire ___bdd_205;
wire _____bdd_201_206;
wire _____bdd_202_207;
wire _____bdd_203_208;
wire ___bdd_210;
wire ___bdd_211;
wire ___bdd_212;
wire ___bdd_213;
wire _____bdd_210_215;
wire _____bdd_211_214;
wire _____bdd_212_216;
wire ___bdd_218;
wire ___bdd_219;
wire ___bdd_220;
wire ___bdd_221;
wire _____bdd_218_223;
wire _____bdd_219_222;
wire _____bdd_220_224;
wire __A3_245;
wire __A4_246;
wire __A3_247;
wire __A3_248;
wire __A3_249;
wire __G4_251;
wire __G6_252;
wire __G7_253;
wire __G8_254;
wire __G9_255;
wire __G1_256;
wire __G2_257;
wire __G3_258;
wire __G4_259;
wire __G4_260;
wire __G4_261;
wire __G5_262;
wire __G6_263;
wire __G6_264;
wire __G6_265;
wire __G7_266;
wire __G7_267;
wire __G7_268;
wire __G8_269;
wire __G8_270;
wire __G8_271;
wire __G8_272;
wire o_err;

assign busreq = __bit002 ? i_hbusreq_1 : (__bit005 ? i_hbusreq_2 : i_hbusreq_0);
assign __bit000  =  !controllable_hmaster_0_1;
assign __bit001  =  controllable_hmaster_0_0;
assign __bit002  =  __bit000  &  __bit001;
assign __bit003  =  controllable_hmaster_0_1;
assign __bit004  =  !controllable_hmaster_0_0;
assign __bit005  =  __bit003  &  __bit004;
assign __bit_invar000  =  i_hburst_0_0;
assign __bit_invar001  =  i_hburst_0_1;
assign __bit_invar002  =  !__bit_invar000  |  !__bit_invar001;
assign __bit_invar003  =  !__bit001  |  !__bit003;
assign __bit_invar004  =  prev_hmaster_0_0;
assign __bit_invar005  =  prev_hmaster_0_1;
assign __bit_invar006  =  !__bit_invar004  |  !__bit_invar005;
assign __bit_obs000  =  i_hburst_0_1;
assign __bit_obs001  =  !i_hburst_0_0;
assign __bit_obs002  =  __bit_obs000  &  __bit_obs001;
assign __bit_obs003  =  !i_hburst_0_1;
assign __bit_obs004  =  i_hburst_0_0;
assign __bit_obs005  =  __bit_obs003  &  __bit_obs004;
assign __bit_obs006  =  __bit000  &  __bit004;
assign __bit_obs007  =  !prev_hmaster_0_1;
assign __bit_obs008  =  !prev_hmaster_0_0;
assign __bit_obs009  =  __bit_obs007  &  __bit_obs008;
assign __bit_obs010  =  prev_hmaster_0_0;
assign __bit_obs011  =  __bit_obs007  &  __bit_obs010;
assign __bit_obs012  =  prev_hmaster_0_1;
assign __bit_obs013  =  __bit_obs008  &  __bit_obs012;
assign ___bdd_195  =  i_hlock_0  |  N__det_statevar25;
assign ___bdd_196 = i_hbusreq_0  ?  !N__det_statevar25  :  !___bdd_195;
assign ___bdd_197 = i_hbusreq_1  |  !i_hlock_1;
assign ___bdd_198 = !N__det_statevar23  &  ___bdd_197;
assign ___bdd_199 = i_hbusreq_2  |  !i_hlock_2;
assign ___bdd_200 = !N__det_statevar22  &  ___bdd_199;
assign ___bdd_008 = controllable_start  ?  !N__det_statevar3  :  !N__det_statevar1;
assign ___bdd_009 = controllable_hready  &  ___bdd_008;
assign ___bdd_010 = controllable_start  ?  !N__det_statevar5   :  !N__det_statevar0 ;
assign ___bdd_011 = controllable_hmastlock  |  N__det_statevar5 ;
assign ___bdd_012 = controllable_start  ?  ___bdd_011  :  N__det_statevar5 ;
assign ___bdd_013 = __bit_obs002  ?  ___bdd_012  :  N__det_statevar5 ;
assign ___bdd_014 = controllable_start  ?  ___bdd_011  :  N__det_statevar0 ;
assign ___bdd_015 = __bit_obs002  ?  ___bdd_014  :  !___bdd_010;
assign ___bdd_016 = busreq  ?  ___bdd_013  :  ___bdd_015;
assign ___bdd_017 = controllable_start  ?  !N__det_statevar49  :  !N__det_statevar28;
assign ___bdd_018 = controllable_start  ?  !N__det_statevar49  :  !N__det_statevar8 ;
assign ___bdd_019 = controllable_hready  ?  ___bdd_017  :  ___bdd_018;
assign ___bdd_020 = __bit_obs005  |  N__det_statevar49;
assign ___bdd_021 = controllable_hmastlock  ?  ___bdd_020  :  N__det_statevar49;
assign ___bdd_022 = controllable_start  ?  ___bdd_021  :  N__det_statevar10 ;
assign ___bdd_023 = controllable_hready  ?  ___bdd_017  :  !___bdd_022;
assign ___bdd_024 = controllable_start  ?  !N__det_statevar49  :  !N__det_statevar18 ;
assign ___bdd_025 = controllable_hready  ?  ___bdd_017  :  ___bdd_024;
assign ___bdd_026 = controllable_start  ?  ___bdd_021  :  N__det_statevar20;
assign ___bdd_027 = controllable_hready  ?  ___bdd_017  :  !___bdd_026;
assign ___bdd_028 = controllable_start  ?  ___bdd_021  :  N__det_statevar24;
assign ___bdd_029 = controllable_hready  ?  ___bdd_026  :  ___bdd_028;
assign ___bdd_030 = controllable_start  ?  !N__det_statevar49  :  !N__det_statevar31;
assign ___bdd_031 = controllable_hready  ?  ___bdd_017  :  ___bdd_030;
assign ___bdd_032 = controllable_start  ?  !N__det_statevar49  :  !N__det_statevar32;
assign ___bdd_033 = controllable_hready  ?  ___bdd_030  :  ___bdd_032;
assign ___bdd_034 = controllable_start  ?  ___bdd_021  :  N__det_statevar33;
assign ___bdd_035 = controllable_hready  ?  ___bdd_017  :  !___bdd_034;
assign ___bdd_036 = controllable_start  ?  ___bdd_021  :  N__det_statevar34;
assign ___bdd_037 = controllable_hready  ?  ___bdd_030  :  !___bdd_036;
assign ___bdd_038 = controllable_start  ?  !N__det_statevar49  :  !N__det_statevar39;
assign ___bdd_039 = controllable_hready  ?  ___bdd_017  :  ___bdd_038;
assign ___bdd_040 = controllable_start  ?  !N__det_statevar49  :  !N__det_statevar41;
assign ___bdd_041 = controllable_hready  ?  ___bdd_038  :  ___bdd_040;
assign ___bdd_042 = controllable_start  ?  !N__det_statevar49  :  !N__det_statevar42;
assign ___bdd_043 = controllable_hready  ?  ___bdd_040  :  ___bdd_042;
assign ___bdd_044 = controllable_start  ?  ___bdd_021  :  N__det_statevar43;
assign ___bdd_045 = controllable_hready  ?  ___bdd_026  :  ___bdd_044;
assign ___bdd_046 = controllable_start  ?  ___bdd_021  :  N__det_statevar47;
assign ___bdd_047 = controllable_hready  ?  ___bdd_044  :  ___bdd_046;
assign ___bdd_048 = controllable_start  ?  ___bdd_021  :  N__det_statevar49;
assign ___bdd_049 = controllable_hready  ?  ___bdd_046  :  ___bdd_048;
assign ___bdd_050 = init  |  !prev_hready;
assign ___bdd_051 = __bit_obs006  |  ___bdd_050;
assign ___bdd_052 = ___bdd_050  |  !__bit_obs006;
assign ___bdd_053 = prev_hgrant_0  ?  ___bdd_051  :  ___bdd_052;
assign ___bdd_054 = !N__det_statevar44  &  ___bdd_053;
assign ___bdd_055 = __bit002  |  !prev_hready;
assign ___bdd_056 = init  |  ___bdd_055;
assign ___bdd_057 = prev_hready  &  __bit002;
assign ___bdd_058 = init  |  !___bdd_057;
assign ___bdd_059 = prev_hgrant_1  ?  ___bdd_056  :  ___bdd_058;
assign ___bdd_060 = !N__det_statevar40  &  ___bdd_059;
assign ___bdd_061 = init  |  !prev_hready;
assign ___bdd_062 = __bit005  |  ___bdd_061;
assign ___bdd_063 = ___bdd_061  |  !__bit005;
assign ___bdd_064 = prev_hgrant_2  ?  ___bdd_062  :  ___bdd_063;
assign ___bdd_065 = !N__det_statevar30  &  ___bdd_064;
assign ___bdd_066 = init  |  !prev_hready;
assign ___bdd_067 = prev_locked  |  ___bdd_066;
assign ___bdd_068 = !N__det_statevar29  &  ___bdd_067;
assign ___bdd_069 = ___bdd_066  |  !prev_locked;
assign ___bdd_070 = !N__det_statevar29  &  ___bdd_069;
assign ___bdd_071 = controllable_hmastlock  ?  ___bdd_068  :  ___bdd_070;
assign ___bdd_072 = __bit_obs006  |  !init;
assign ___bdd_073 = prev_hmastlock  ?  ___bdd_072  :  !init;
assign ___bdd_074 = init  &  __bit_obs006;
assign ___bdd_075 = prev_hmastlock  ?  ___bdd_074  :  init;
assign ___bdd_076 = __bit_obs009  ?  ___bdd_073  :  !___bdd_075;
assign ___bdd_077 = !N__det_statevar21  &  ___bdd_076;
assign ___bdd_078 = prev_hmastlock  ?  init  :  !___bdd_072;
assign ___bdd_079 = prev_hmastlock  ?  init  :  ___bdd_074;
assign ___bdd_080 = __bit_obs009  ?  ___bdd_078  :  ___bdd_079;
assign ___bdd_081 = ___bdd_080  |  N__det_statevar21;
assign ___bdd_082 = controllable_hmastlock  ?  ___bdd_077  :  !___bdd_081;
assign ___bdd_083 = prev_hmastlock  &  __bit_obs006;
assign ___bdd_084 = __bit_obs006  |  !prev_hmastlock;
assign ___bdd_085 = __bit_obs009  ?  ___bdd_083  :  !___bdd_084;
assign ___bdd_086 = !N__det_statevar21  &  ___bdd_085;
assign ___bdd_087 = prev_hmastlock  |  !__bit_obs006;
assign ___bdd_088 = prev_hmastlock  |  __bit_obs006;
assign ___bdd_089 = __bit_obs009  ?  ___bdd_087  :  ___bdd_088;
assign ___bdd_090 = ___bdd_089  |  N__det_statevar21;
assign ___bdd_091 = controllable_hmastlock  ?  ___bdd_086  :  !___bdd_090;
assign ___bdd_092 = controllable_start  ?  ___bdd_082  :  ___bdd_091;
assign ___bdd_093 = __bit002  |  !init;
assign ___bdd_094 = prev_hmastlock  ?  ___bdd_093  :  !init;
assign ___bdd_095 = init  &  __bit002;
assign ___bdd_096 = prev_hmastlock  ?  ___bdd_095  :  init;
assign ___bdd_097 = __bit_obs011  ?  ___bdd_094  :  !___bdd_096;
assign ___bdd_098 = !N__det_statevar17  &  ___bdd_097;
assign ___bdd_099 = prev_hmastlock  ?  init  :  !___bdd_093;
assign ___bdd_100 = prev_hmastlock  ?  init  :  ___bdd_095;
assign ___bdd_101 = __bit_obs011  ?  ___bdd_099  :  ___bdd_100;
assign ___bdd_102 = ___bdd_101  |  N__det_statevar17;
assign ___bdd_103 = controllable_hmastlock  ?  ___bdd_098  :  !___bdd_102;
assign ___bdd_104 = prev_hmastlock  &  __bit002;
assign ___bdd_105 = __bit002  |  !prev_hmastlock;
assign ___bdd_106 = __bit_obs011  ?  ___bdd_104  :  !___bdd_105;
assign ___bdd_107 = !N__det_statevar17  &  ___bdd_106;
assign ___bdd_108 = prev_hmastlock  |  !__bit002;
assign ___bdd_109 = prev_hmastlock  |  __bit002;
assign ___bdd_110 = __bit_obs011  ?  ___bdd_108  :  ___bdd_109;
assign ___bdd_111 = ___bdd_110  |  N__det_statevar17;
assign ___bdd_112 = controllable_hmastlock  ?  ___bdd_107  :  !___bdd_111;
assign ___bdd_113 = controllable_start  ?  ___bdd_103  :  ___bdd_112;
assign ___bdd_114 = __bit005  |  !init;
assign ___bdd_115 = prev_hmastlock  ?  ___bdd_114  :  !init;
assign ___bdd_116 = init  &  __bit005;
assign ___bdd_117 = prev_hmastlock  ?  ___bdd_116  :  init;
assign ___bdd_118 = __bit_obs013  ?  ___bdd_115  :  !___bdd_117;
assign ___bdd_119 = !N__det_statevar48  &  ___bdd_118;
assign ___bdd_120 = prev_hmastlock  ?  init  :  !___bdd_114;
assign ___bdd_121 = prev_hmastlock  ?  init  :  ___bdd_116;
assign ___bdd_122 = __bit_obs013  ?  ___bdd_120  :  ___bdd_121;
assign ___bdd_123 = ___bdd_122  |  N__det_statevar48;
assign ___bdd_124 = controllable_hmastlock  ?  ___bdd_119  :  !___bdd_123;
assign ___bdd_125 = prev_hmastlock  &  __bit005;
assign ___bdd_126 = __bit005  |  !prev_hmastlock;
assign ___bdd_127 = __bit_obs013  ?  ___bdd_125  :  !___bdd_126;
assign ___bdd_128 = !N__det_statevar48  &  ___bdd_127;
assign ___bdd_129 = prev_hmastlock  |  !__bit005;
assign ___bdd_130 = prev_hmastlock  |  __bit005;
assign ___bdd_131 = __bit_obs013  ?  ___bdd_129  :  ___bdd_130;
assign ___bdd_132 = ___bdd_131  |  N__det_statevar48;
assign ___bdd_133 = controllable_hmastlock  ?  ___bdd_128  :  !___bdd_132;
assign ___bdd_134 = controllable_start  ?  ___bdd_124  :  ___bdd_133;
assign ___bdd_135 = prev_hlock_0  |  !init;
assign ___bdd_136 = controllable_hgrant_0  ?  prev_hlock_0  :  ___bdd_135;
assign ___bdd_137 = !N__det_statevar46  &  ___bdd_136;
assign ___bdd_138 = !N__det_statevar46  &  ___bdd_135;
assign ___bdd_139 = prev_decide  ?  ___bdd_137  :  ___bdd_138;
assign ___bdd_140 = init  &  prev_hlock_0;
assign ___bdd_141 = controllable_hgrant_0  ?  prev_hlock_0  :  ___bdd_140;
assign ___bdd_142 = ___bdd_141  |  N__det_statevar46;
assign ___bdd_143 = ___bdd_140  |  N__det_statevar46;
assign ___bdd_144 = prev_decide  ?  ___bdd_142  :  ___bdd_143;
assign ___bdd_145 = controllable_locked  ?  ___bdd_139  :  !___bdd_144;
assign ___bdd_146 = init  |  controllable_hgrant_1;
assign ___bdd_147 = ___bdd_146  |  N__det_statevar45;
assign ___bdd_148 = init  |  N__det_statevar45;
assign ___bdd_149 = prev_decide  ?  ___bdd_147  :  ___bdd_148;
assign ___bdd_150 = prev_hlock_1  ?  !N__det_statevar45  :  !___bdd_149;
assign ___bdd_151 = prev_hlock_1  ?  ___bdd_149  :  N__det_statevar45;
assign ___bdd_152 = controllable_locked  ?  ___bdd_150  :  !___bdd_151;
assign ___bdd_153 = !N__det_statevar38  &  prev_hlock_2;
assign ___bdd_154 = init  |  N__det_statevar38;
assign ___bdd_155 = prev_hlock_2  ?  !N__det_statevar38  :  !___bdd_154;
assign ___bdd_156 = prev_decide  ?  ___bdd_153  :  ___bdd_155;
assign ___bdd_157 = controllable_hgrant_2  ?  ___bdd_156  :  ___bdd_155;
assign ___bdd_158 = prev_hlock_2  |  N__det_statevar38;
assign ___bdd_159 = prev_hlock_2  ?  ___bdd_154  :  N__det_statevar38;
assign ___bdd_160 = prev_decide  ?  ___bdd_158  :  ___bdd_159;
assign ___bdd_161 = controllable_hgrant_2  ?  ___bdd_160  :  ___bdd_159;
assign ___bdd_162 = controllable_locked  ?  ___bdd_157  :  !___bdd_161;
assign ___bdd_163 = prev_hgrant_0  |  !init;
assign ___bdd_164 = init  &  prev_hgrant_0;
assign ___bdd_165 = controllable_hgrant_0  ?  ___bdd_163  :  !___bdd_164;
assign ___bdd_166 = !N__det_statevar37  &  ___bdd_165;
assign ___bdd_167 = controllable_hgrant_0  ?  prev_hgrant_0  :  !prev_hgrant_0;
assign ___bdd_168 = !N__det_statevar37  &  ___bdd_167;
assign ___bdd_169 = prev_decide  ?  ___bdd_166  :  ___bdd_168;
assign ___bdd_170 = init  |  N__det_statevar36;
assign ___bdd_171 = prev_hgrant_1  ?  !N__det_statevar36  :  !___bdd_170;
assign ___bdd_172 = prev_hgrant_1  ?  ___bdd_170  :  N__det_statevar36;
assign ___bdd_173 = controllable_hgrant_1  ?  ___bdd_171  :  !___bdd_172;
assign ___bdd_174 = !N__det_statevar36  &  prev_hgrant_1;
assign ___bdd_175 = prev_hgrant_1  |  N__det_statevar36;
assign ___bdd_176 = controllable_hgrant_1  ?  ___bdd_174  :  !___bdd_175;
assign ___bdd_177 = prev_decide  ?  ___bdd_173  :  ___bdd_176;
assign ___bdd_178 = prev_hgrant_2  |  !init;
assign ___bdd_179 = !N__det_statevar35  &  ___bdd_178;
assign ___bdd_180 = !N__det_statevar35  &  prev_hgrant_2;
assign ___bdd_181 = prev_decide  ?  ___bdd_179  :  ___bdd_180;
assign ___bdd_182 = init  &  prev_hgrant_2;
assign ___bdd_183 = ___bdd_182  |  N__det_statevar35;
assign ___bdd_184 = prev_hgrant_2  |  N__det_statevar35;
assign ___bdd_185 = prev_decide  ?  ___bdd_183  :  ___bdd_184;
assign ___bdd_186 = controllable_hgrant_2  ?  ___bdd_181  :  !___bdd_185;
assign ___bdd_187 = init  |  N__det_statevar26;
assign ___bdd_188 = prev_locked  ?  !N__det_statevar26  :  !___bdd_187;
assign ___bdd_189 = prev_locked  &  !N__det_statevar26;
assign ___bdd_190 = prev_decide  ?  ___bdd_188  :  ___bdd_189;
assign ___bdd_191 = prev_locked  ?  ___bdd_187  :  N__det_statevar26;
assign ___bdd_192 = prev_locked  |  N__det_statevar26;
assign ___bdd_193 = prev_decide  ?  ___bdd_191  :  ___bdd_192;
assign ___bdd_194 = controllable_locked  ?  ___bdd_190  :  !___bdd_193;
assign ___bdd_226 = !N__det_statevar4  |  __det_statevar6;
assign ___bdd_227 = controllable_hmastlock  ?  ___bdd_226  :  __det_statevar7;
assign ___bdd_228 = __bit_obs002  ?  ___bdd_227  :  __det_statevar7;
assign ___bdd_229 = busreq  &  ___bdd_228;
assign ___bdd_230 = controllable_hmastlock  ?  ___bdd_226  :  __det_statevar6;
assign ___bdd_231 = __bit_obs002  ?  ___bdd_230  :  __det_statevar6;
assign ___bdd_232 = busreq  &  ___bdd_231;
assign ___bdd_233 = controllable_hmastlock  |  N__det_statevar4;
assign ___bdd_234 = __bit_obs002  ?  ___bdd_233  :  N__det_statevar4;
assign ___bdd_235 = busreq  ?  ___bdd_234  :  N__det_statevar2;
assign _____bdd_226_236 = ____det_statevar6_240;
assign _____bdd_227_241 = controllable_hmastlock  ?  _____bdd_226_236  :  ____det_statevar7_244;
assign _____bdd_228_242 = __bit_obs002  ?  _____bdd_227_241  :  ____det_statevar7_244;
assign _____bdd_229_243 = busreq  &  _____bdd_228_242;
assign _____bdd_230_237 = controllable_hmastlock  ?  _____bdd_226_236  :  ____det_statevar6_240;
assign _____bdd_231_238 = __bit_obs002  ?  _____bdd_230_237  :  ____det_statevar6_240;
assign _____bdd_232_239 = busreq  &  _____bdd_231_238;
assign ___bdd_201 = __bit_obs006  |  !__det_statevar14;
assign ___bdd_202 = !N__det_statevar12  ?  __bit_obs006  :  ___bdd_201;
assign ___bdd_203 = ___bdd_202  |  !i_hbusreq_0;
assign ___bdd_204 = __bit_obs006  &  !N__det_statevar13;
assign ___bdd_205 = i_hbusreq_0  ?  ___bdd_204  :  !N__det_statevar13;
assign _____bdd_201_206 = __bit_obs006  |  !____det_statevar14_209;
assign _____bdd_202_207 = _____bdd_201_206;
assign _____bdd_203_208 = _____bdd_202_207  |  !i_hbusreq_0;
assign ___bdd_210 = __bit002  |  !i_hbusreq_1;
assign ___bdd_211 = ___bdd_210  |  !__det_statevar19;
assign ___bdd_212 = !N__det_statevar9  ?  ___bdd_210  :  ___bdd_211;
assign ___bdd_213 = !N__det_statevar11  &  ___bdd_210;
assign _____bdd_210_215 = __bit002  |  !i_hbusreq_1;
assign _____bdd_211_214 = _____bdd_210_215  |  !____det_statevar19_217;
assign _____bdd_212_216 = _____bdd_211_214;
assign ___bdd_218 = __bit005  |  !i_hbusreq_2;
assign ___bdd_219 = ___bdd_218  |  N__det_statevar15;
assign ___bdd_220 = __det_statevar16  ?  ___bdd_218  :  ___bdd_219;
assign ___bdd_221 = !N__det_statevar27  &  ___bdd_218;
assign _____bdd_218_223 = __bit005  |  !i_hbusreq_2;
assign _____bdd_219_222 = 1;
assign _____bdd_220_224 = ____det_statevar16_225  ?  _____bdd_218_223  :  _____bdd_219_222;
assign __A3_245 = 1;
assign __A4_246 = (N__init006) | (!i_hbusreq_0  &  !i_hlock_0  &  !controllable_hready  &  !i_hbusreq_1  &  !i_hlock_1  &  !controllable_hready  &  !i_hbusreq_2  &  !i_hlock_2  &  !controllable_hready);
assign __A3_247 = !N__det_statevar25;
assign __A3_248 = !N__det_statevar23;
assign __A3_249 = !N__det_statevar22;
assign __G4_251 = 1;
assign __G6_252 = 1;
assign __G7_253 = 1;
assign __G8_254 = 1;
assign __G9_255 = 1;
assign __G1_256 = !(__A3_248  &  __A3_249  &  __A3_245  &  !N__Env_Safe250  &  __A4_246  &  __A3_247)  |  !N__det_statevar1  |  !N__det_statevar3;
assign __G2_257 = !(__A3_248  &  __A3_249  &  __A3_245  &  !N__Env_Safe250  &  __A4_246  &  __A3_247)  |  !N__det_statevar0   |  !N__det_statevar5 ;
assign __G3_258 = !(__A3_248  &  __A3_249  &  __A3_245  &  !N__Env_Safe250  &  __A4_246  &  __A3_247)  |  !N__det_statevar8   |  !N__det_statevar10   |  !N__det_statevar18   |  !N__det_statevar20  |  !N__det_statevar24  |  !N__det_statevar28  |  !N__det_statevar31  |  !N__det_statevar32  |  !N__det_statevar33  |  !N__det_statevar34  |  !N__det_statevar39  |  !N__det_statevar41  |  !N__det_statevar42  |  !N__det_statevar43  |  !N__det_statevar47  |  !N__det_statevar49;
assign __G4_259 = !N__det_statevar44  |  !(__A3_248  &  __A3_249  &  __A3_245  &  !N__Env_Safe250  &  __A4_246  &  __A3_247);
assign __G4_260 = !N__det_statevar40  |  !(__A3_248  &  __A3_249  &  __A3_245  &  !N__Env_Safe250  &  __A4_246  &  __A3_247);
assign __G4_261 = !N__det_statevar30  |  !(__A3_248  &  __A3_249  &  __A3_245  &  !N__Env_Safe250  &  __A4_246  &  __A3_247);
assign __G5_262 = !N__det_statevar29  |  !(__A3_248  &  __A3_249  &  __A3_245  &  !N__Env_Safe250  &  __A4_246  &  __A3_247);
assign __G6_263 = !N__det_statevar21  |  !(__A3_248  &  __A3_249  &  __A3_245  &  !N__Env_Safe250  &  __A4_246  &  __A3_247);
assign __G6_264 = !N__det_statevar17  |  !(__A3_248  &  __A3_249  &  __A3_245  &  !N__Env_Safe250  &  __A4_246  &  __A3_247);
assign __G6_265 = !N__det_statevar48  |  !(__A3_248  &  __A3_249  &  __A3_245  &  !N__Env_Safe250  &  __A4_246  &  __A3_247);
assign __G7_266 = !N__det_statevar46  |  !(__A3_248  &  __A3_249  &  __A3_245  &  !N__Env_Safe250  &  __A4_246  &  __A3_247);
assign __G7_267 = !N__det_statevar45  |  !(__A3_248  &  __A3_249  &  __A3_245  &  !N__Env_Safe250  &  __A4_246  &  __A3_247);
assign __G7_268 = !N__det_statevar38  |  !(__A3_248  &  __A3_249  &  __A3_245  &  !N__Env_Safe250  &  __A4_246  &  __A3_247);
assign __G8_269 = !N__det_statevar37  |  !(__A3_248  &  __A3_249  &  __A3_245  &  !N__Env_Safe250  &  __A4_246  &  __A3_247);
assign __G8_270 = !N__det_statevar36  |  !(__A3_248  &  __A3_249  &  __A3_245  &  !N__Env_Safe250  &  __A4_246  &  __A3_247);
assign __G8_271 = !N__det_statevar35  |  !(__A3_248  &  __A3_249  &  __A3_245  &  !N__Env_Safe250  &  __A4_246  &  __A3_247);
assign __G8_272 = !N__det_statevar26  |  !(__A3_248  &  __A3_249  &  __A3_245  &  !N__Env_Safe250  &  __A4_246  &  __A3_247);


assign o_err = __count_1_278;

initial
 begin
  __count_1_278 = 0;
  N__Sys_Safe273 = 0;
  N__Env_Safe250 = 0;
  prev_hready = 0;
  prev_hlock_0 = 0;
  prev_hlock_1 = 0;
  prev_hlock_2 = 0;
  prev_hmaster_0_0 = 0;
  prev_hmaster_0_1 = 0;
  prev_hmastlock = 0;
  prev_decide = 0;
  prev_locked = 0;
  prev_hgrant_0 = 0;
  prev_hgrant_1 = 0;
  prev_hgrant_2 = 0;
  init = 0;
  N__init006 = 0;
  N__det_statevar25 = 0;
  N__det_statevar23 = 0;
  N__det_statevar22 = 0;
  N__det_statevar1 = 0;
  N__det_statevar3 = 0;
  N__det_statevar0  = 0;
  N__det_statevar5  = 0;
  N__det_statevar8  = 0;
  N__det_statevar10  = 0;
  N__det_statevar18  = 0;
  N__det_statevar20 = 0;
  N__det_statevar24 = 0;
  N__det_statevar28 = 0;
  N__det_statevar31 = 0;
  N__det_statevar32 = 0;
  N__det_statevar33 = 0;
  N__det_statevar34 = 0;
  N__det_statevar39 = 0;
  N__det_statevar41 = 0;
  N__det_statevar42 = 0;
  N__det_statevar43 = 0;
  N__det_statevar47 = 0;
  N__det_statevar49 = 0;
  N__det_statevar44 = 0;
  N__det_statevar40 = 0;
  N__det_statevar30 = 0;
  N__det_statevar29 = 0;
  N__det_statevar21 = 0;
  N__det_statevar17 = 0;
  N__det_statevar48 = 0;
  N__det_statevar46 = 0;
  N__det_statevar45 = 0;
  N__det_statevar38 = 0;
  N__det_statevar37 = 0;
  N__det_statevar36 = 0;
  N__det_statevar35 = 0;
  N__det_statevar26 = 0;
  __det_statevar7 = 0;
  __det_statevar6 = 0;
  N__det_statevar2 = 0;
  N__det_statevar4 = 0;
  ____det_statevar7_244 = 0;
  ____det_statevar6_240 = 0;
  __det_statevar14 = 0;
  N__det_statevar13 = 0;
  N__det_statevar12 = 0;
  ____det_statevar14_209 = 0;
  N__det_statevar11 = 0;
  __det_statevar19 = 0;
  N__det_statevar9 = 0;
  ____det_statevar19_217 = 0;
  N__det_statevar27 = 0;
  __det_statevar16 = 0;
  N__det_statevar15 = 0;
  ____det_statevar16_225 = 0;
  N__fair274 = 0;
  N__fair276 = 0;
 end

always @(posedge i_clk)
 begin
  __count_1_278 = !(!N__Sys_Safe273 & !N__fair274 & !____det_statevar16_225) & (__count_1_278 | !N__Env_Safe250 & controllable_hready & !N__fair276);
  N__Sys_Safe273 = !(!N__Sys_Safe273 & __G8_271 & __G8_272 & __G7_267 & __G7_268 & __G8_269 & __G8_270 & __G4_251 & __G6_252 & __G7_253 & __G8_254 & __G9_255 & __G1_256 & __G2_257 & __G3_258 & __G4_259 & __G4_260 & __G4_261 & __G5_262 & __G6_263 & __G6_264 & __G6_265 & __G7_266);
  N__Env_Safe250 = !(!N__Env_Safe250 & __A3_249 & __A3_245 & __A4_246 & __A3_247 & __A3_248);
  prev_hready = controllable_hready;
  prev_hlock_0 = i_hlock_0;
  prev_hlock_1 = i_hlock_1;
  prev_hlock_2 = i_hlock_2;
  prev_hmaster_0_0 = controllable_hmaster_0_0;
  prev_hmaster_0_1 = controllable_hmaster_0_1;
  prev_hmastlock = controllable_hmastlock;
  prev_decide = controllable_decide;
  prev_locked = controllable_locked;
  prev_hgrant_0 = controllable_hgrant_0;
  prev_hgrant_1 = controllable_hgrant_1;
  prev_hgrant_2 = controllable_hgrant_2;
  init = init & N__init006;
  N__init006 = 1;
  N__det_statevar25 = !___bdd_196;
  N__det_statevar23 = !___bdd_198;
  N__det_statevar22 = !___bdd_200;
  N__det_statevar1 = !___bdd_008;
  N__det_statevar3 = !___bdd_009;
  N__det_statevar0  = !___bdd_010;
  N__det_statevar5  = ___bdd_016;
  N__det_statevar8  = !___bdd_019;
  N__det_statevar10  = !___bdd_023;
  N__det_statevar18  = !___bdd_025;
  N__det_statevar20 = !___bdd_027;
  N__det_statevar24 = ___bdd_029;
  N__det_statevar28 = !___bdd_017;
  N__det_statevar31 = !___bdd_031;
  N__det_statevar32 = !___bdd_033;
  N__det_statevar33 = !___bdd_035;
  N__det_statevar34 = !___bdd_037;
  N__det_statevar39 = !___bdd_039;
  N__det_statevar41 = !___bdd_041;
  N__det_statevar42 = !___bdd_043;
  N__det_statevar43 = ___bdd_045;
  N__det_statevar47 = ___bdd_047;
  N__det_statevar49 = ___bdd_049;
  N__det_statevar44 = !___bdd_054;
  N__det_statevar40 = !___bdd_060;
  N__det_statevar30 = !___bdd_065;
  N__det_statevar29 = !___bdd_071;
  N__det_statevar21 = !___bdd_092;
  N__det_statevar17 = !___bdd_113;
  N__det_statevar48 = !___bdd_134;
  N__det_statevar46 = !___bdd_145;
  N__det_statevar45 = !___bdd_152;
  N__det_statevar38 = !___bdd_162;
  N__det_statevar37 = !___bdd_169;
  N__det_statevar36 = !___bdd_177;
  N__det_statevar35 = !___bdd_186;
  N__det_statevar26 = !___bdd_194;
  __det_statevar7 = ___bdd_229;
  __det_statevar6 = ___bdd_232;
  N__det_statevar2 = N__det_statevar2;
  N__det_statevar4 = ___bdd_235;
  ____det_statevar7_244 = !(____det_statevar6_240 | ____det_statevar7_244) ? ___bdd_229 : _____bdd_229_243;
  ____det_statevar6_240 = !(____det_statevar6_240 | ____det_statevar7_244) ? ___bdd_232 : _____bdd_232_239;
  __det_statevar14 = !___bdd_203;
  N__det_statevar13 = N__det_statevar13;
  N__det_statevar12 = !___bdd_205;
  ____det_statevar14_209 = !____det_statevar14_209 ? !___bdd_203 : !_____bdd_203_208;
  N__det_statevar11 = N__det_statevar11;
  __det_statevar19 = !___bdd_212;
  N__det_statevar9 = !___bdd_213;
  ____det_statevar19_217 = !____det_statevar19_217 ? !___bdd_212 : !_____bdd_212_216;
  N__det_statevar27 = N__det_statevar27;
  __det_statevar16 = !___bdd_220;
  N__det_statevar15 = !___bdd_221;
  ____det_statevar16_225 = !____det_statevar16_225 ? !___bdd_220 : !_____bdd_220_224;
  N__fair274 = !(!N__fair274 ? ____det_statevar16_225 : !____det_statevar14_209);
  N__fair276 = !(!N__fair276 ? !controllable_hready : !____det_statevar6_240 & !____det_statevar7_244);
 end
 

endmodule
-------------------------------
