{"Source Block": ["hdl/library/spi_engine/spi_engine_execution/spi_engine_execution.v@117:127@HdlIdDef", "reg trigger_next = 1'b0;\nreg wait_for_io = 1'b0;\nreg transfer_active = 1'b0;\n\nwire last_bit;\nwire first_bit;\nreg last_transfer;\nreg [7:0] word_length = DATA_WIDTH;\nreg [7:0] left_aligned = 8'b0;\nwire end_of_word;\n\n"], "Clone Blocks": [["hdl/library/spi_engine/spi_engine_execution/spi_engine_execution.v@114:124", "wire ntx_rx = counter[0];\n\nreg trigger = 1'b0;\nreg trigger_next = 1'b0;\nreg wait_for_io = 1'b0;\nreg transfer_active = 1'b0;\n\nwire last_bit;\nwire first_bit;\nreg last_transfer;\nreg [7:0] word_length = DATA_WIDTH;\n"], ["hdl/library/spi_engine/spi_engine_execution/spi_engine_execution.v@118:128", "reg wait_for_io = 1'b0;\nreg transfer_active = 1'b0;\n\nwire last_bit;\nwire first_bit;\nreg last_transfer;\nreg [7:0] word_length = DATA_WIDTH;\nreg [7:0] left_aligned = 8'b0;\nwire end_of_word;\n\nreg [7:0] sdi_counter = 8'b0;\n"], ["hdl/library/spi_engine/spi_engine_execution/spi_engine_execution.v@119:129", "reg transfer_active = 1'b0;\n\nwire last_bit;\nwire first_bit;\nreg last_transfer;\nreg [7:0] word_length = DATA_WIDTH;\nreg [7:0] left_aligned = 8'b0;\nwire end_of_word;\n\nreg [7:0] sdi_counter = 8'b0;\n\n"], ["hdl/library/spi_engine/spi_engine_execution/spi_engine_execution.v@116:126", "reg trigger = 1'b0;\nreg trigger_next = 1'b0;\nreg wait_for_io = 1'b0;\nreg transfer_active = 1'b0;\n\nwire last_bit;\nwire first_bit;\nreg last_transfer;\nreg [7:0] word_length = DATA_WIDTH;\nreg [7:0] left_aligned = 8'b0;\nwire end_of_word;\n"]], "Diff Content": {"Delete": [[122, "wire first_bit;\n"]], "Add": []}}