// ==============================================================
// RTL generated by Vivado(TM) HLS - High-Level Synthesis from C, C++ and OpenCL
// Version: 2019.2.1
// Copyright (C) 1986-2019 Xilinx, Inc. All Rights Reserved.
// 
// ===========================================================

#ifndef _weed_detection_HH_
#define _weed_detection_HH_

#include "systemc.h"
#include "AESL_pkg.h"

#include "weed_detection_entry.h"
#include "weed_detection_Block.h"
#include "duplicateMat_2762.h"
#include "resizeNNBilinear.h"
#include "get_vegetation_image_4.h"
#include "segment_image.h"
#include "erode437.h"
#include "remark_crop_lines.h"
#include "duplicateMat438.h"
#include "get_12th_segment.h"
#include "get_crop_lines.h"
#include "sectors_weed_classif.h"
#include "zero_0_180_320_1_s.h"
#include "merge.h"
#include "resize_2.h"
#include "add_2749.h"
#include "fifo_w12_d3_A.h"
#include "fifo_w11_d2_A.h"
#include "fifo_w12_d2_A_x.h"
#include "fifo_w10_d4_A_x.h"
#include "fifo_w24_d1_A_x.h"
#include "fifo_w8_d1_A_x.h"
#include "fifo_w1_d1_A.h"
#include "fifo_w2_d1_A.h"
#include "start_for_get_vegbjl.h"
#include "start_for_resizeNbkl.h"
#include "start_for_add_274bll.h"
#include "start_for_segmentbml.h"
#include "start_for_erode43bnm.h"
#include "start_for_remark_bom.h"
#include "start_for_get_12tbpm.h"
#include "start_for_get_crobqm.h"
#include "start_for_sectorsbrm.h"
#include "start_for_merge_U0.h"
#include "start_for_resize_bsm.h"

namespace ap_rtl {

struct weed_detection : public sc_module {
    // Port declarations 18
    sc_in< sc_logic > ap_start;
    sc_in< sc_logic > start_full_n;
    sc_out< sc_logic > start_out;
    sc_out< sc_logic > start_write;
    sc_in< sc_lv<12> > img_in_cols;
    sc_in< sc_lv<24> > img_in_data_V_dout;
    sc_in< sc_logic > img_in_data_V_empty_n;
    sc_out< sc_logic > img_in_data_V_read;
    sc_out< sc_lv<24> > img_out_data_V_din;
    sc_in< sc_logic > img_out_data_V_full_n;
    sc_out< sc_logic > img_out_data_V_write;
    sc_in_clk ap_clk;
    sc_in< sc_logic > ap_rst;
    sc_in< sc_logic > img_in_cols_ap_vld;
    sc_out< sc_logic > ap_done;
    sc_out< sc_logic > ap_ready;
    sc_out< sc_logic > ap_idle;
    sc_in< sc_logic > ap_continue;
    sc_signal< sc_logic > ap_var_for_const0;
    sc_signal< sc_logic > ap_var_for_const1;
    sc_signal< sc_lv<8> > ap_var_for_const2;


    // Module declarations
    weed_detection(sc_module_name name);
    SC_HAS_PROCESS(weed_detection);

    ~weed_detection();

    sc_trace_file* mVcdFile;

    weed_detection_entry* weed_detection_entry_U0;
    weed_detection_Block* weed_detection_Block_U0;
    duplicateMat_2762* duplicateMat_2762_U0;
    resizeNNBilinear* resizeNNBilinear_U0;
    get_vegetation_image_4* get_vegetation_image_4_U0;
    segment_image* segment_image_U0;
    erode437* erode437_U0;
    remark_crop_lines* remark_crop_lines_U0;
    duplicateMat438* duplicateMat438_U0;
    get_12th_segment* get_12th_segment_U0;
    get_crop_lines* get_crop_lines_U0;
    sectors_weed_classif* sectors_weed_classif_U0;
    zero_0_180_320_1_s* zero_0_180_320_1_U0;
    merge* merge_U0;
    resize_2* resize_2_U0;
    add_2749* add_2749_U0;
    fifo_w12_d3_A* img_in_cols_c_U;
    fifo_w11_d2_A* img_in_0_rows_channe_U;
    fifo_w12_d2_A_x* img_in_0_cols_channe_U;
    fifo_w10_d4_A_x* resized_cols_channel_U;
    fifo_w24_d1_A_x* img_in_0_data_V_U;
    fifo_w24_d1_A_x* img_in_1_data_V_U;
    fifo_w24_d1_A_x* resized_data_V_U;
    fifo_w8_d1_A_x* veg_img_data_V_U;
    fifo_w1_d1_A* segmented_data_V_U;
    fifo_w8_d1_A_x* eroded_0a_data_V_U;
    fifo_w8_d1_A_x* eroded_1_data_V_U;
    fifo_w8_d1_A_x* eroded_0b_data_V_U;
    fifo_w8_d1_A_x* eroded_1a_data_V_U;
    fifo_w8_d1_A_x* eroded_1b_data_V_U;
    fifo_w8_d1_A_x* bottom_data_V_U;
    fifo_w2_d1_A* weed_mask_tmp_data_V_U;
    fifo_w8_d1_A_x* weed_mask_out_data_V_U;
    fifo_w8_d1_A_x* zero_data_V_U;
    fifo_w24_d1_A_x* mask_img_out_data_V_U;
    fifo_w24_d1_A_x* rs_mask_img_out_data_U;
    start_for_get_vegbjl* start_for_get_vegbjl_U;
    start_for_resizeNbkl* start_for_resizeNbkl_U;
    start_for_add_274bll* start_for_add_274bll_U;
    start_for_segmentbml* start_for_segmentbml_U;
    start_for_erode43bnm* start_for_erode43bnm_U;
    start_for_remark_bom* start_for_remark_bom_U;
    start_for_get_12tbpm* start_for_get_12tbpm_U;
    start_for_get_crobqm* start_for_get_crobqm_U;
    start_for_sectorsbrm* start_for_sectorsbrm_U;
    start_for_merge_U0* start_for_merge_U0_U;
    start_for_resize_bsm* start_for_resize_bsm_U;
    sc_signal< sc_logic > real_start;
    sc_signal< sc_logic > start_once_reg;
    sc_signal< sc_logic > internal_ap_ready;
    sc_signal< sc_logic > weed_detection_entry_U0_ap_start;
    sc_signal< sc_logic > weed_detection_entry_U0_ap_done;
    sc_signal< sc_logic > weed_detection_entry_U0_ap_continue;
    sc_signal< sc_logic > weed_detection_entry_U0_ap_idle;
    sc_signal< sc_logic > weed_detection_entry_U0_ap_ready;
    sc_signal< sc_lv<12> > weed_detection_entry_U0_img_in_cols_out_din;
    sc_signal< sc_logic > weed_detection_entry_U0_img_in_cols_out_write;
    sc_signal< sc_logic > weed_detection_Block_U0_ap_start;
    sc_signal< sc_logic > weed_detection_Block_U0_ap_done;
    sc_signal< sc_logic > weed_detection_Block_U0_ap_continue;
    sc_signal< sc_logic > weed_detection_Block_U0_ap_idle;
    sc_signal< sc_logic > weed_detection_Block_U0_ap_ready;
    sc_signal< sc_logic > weed_detection_Block_U0_start_out;
    sc_signal< sc_logic > weed_detection_Block_U0_start_write;
    sc_signal< sc_lv<11> > weed_detection_Block_U0_img_in_0_rows0;
    sc_signal< sc_logic > weed_detection_Block_U0_img_in_0_rows0_ap_vld;
    sc_signal< sc_lv<12> > weed_detection_Block_U0_img_in_0_cols0;
    sc_signal< sc_logic > weed_detection_Block_U0_img_in_0_cols0_ap_vld;
    sc_signal< sc_lv<10> > weed_detection_Block_U0_resized_cols_out_din;
    sc_signal< sc_logic > weed_detection_Block_U0_resized_cols_out_write;
    sc_signal< sc_logic > ap_channel_done_img_in_0_cols_channe;
    sc_signal< sc_logic > img_in_0_cols_channe_full_n;
    sc_signal< sc_logic > ap_sync_reg_channel_write_img_in_0_cols_channe;
    sc_signal< sc_logic > ap_sync_channel_write_img_in_0_cols_channe;
    sc_signal< sc_logic > ap_channel_done_img_in_0_rows_channe;
    sc_signal< sc_logic > img_in_0_rows_channe_full_n;
    sc_signal< sc_logic > ap_sync_reg_channel_write_img_in_0_rows_channe;
    sc_signal< sc_logic > ap_sync_channel_write_img_in_0_rows_channe;
    sc_signal< sc_logic > duplicateMat_2762_U0_ap_start;
    sc_signal< sc_logic > duplicateMat_2762_U0_start_full_n;
    sc_signal< sc_logic > duplicateMat_2762_U0_start_out;
    sc_signal< sc_logic > duplicateMat_2762_U0_start_write;
    sc_signal< sc_logic > duplicateMat_2762_U0_p_src_cols_read;
    sc_signal< sc_logic > duplicateMat_2762_U0_p_src_data_V_read;
    sc_signal< sc_lv<24> > duplicateMat_2762_U0_p_dst1_data_V_din;
    sc_signal< sc_logic > duplicateMat_2762_U0_p_dst1_data_V_write;
    sc_signal< sc_lv<24> > duplicateMat_2762_U0_p_dst2_data_V_din;
    sc_signal< sc_logic > duplicateMat_2762_U0_p_dst2_data_V_write;
    sc_signal< sc_logic > duplicateMat_2762_U0_ap_done;
    sc_signal< sc_logic > duplicateMat_2762_U0_ap_ready;
    sc_signal< sc_logic > duplicateMat_2762_U0_ap_idle;
    sc_signal< sc_logic > duplicateMat_2762_U0_ap_continue;
    sc_signal< sc_logic > resizeNNBilinear_U0_ap_start;
    sc_signal< sc_logic > resizeNNBilinear_U0_ap_done;
    sc_signal< sc_logic > resizeNNBilinear_U0_ap_continue;
    sc_signal< sc_logic > resizeNNBilinear_U0_ap_idle;
    sc_signal< sc_logic > resizeNNBilinear_U0_ap_ready;
    sc_signal< sc_logic > resizeNNBilinear_U0_imgInput_data_V_read;
    sc_signal< sc_lv<24> > resizeNNBilinear_U0_imgOutput_data_V_din;
    sc_signal< sc_logic > resizeNNBilinear_U0_imgOutput_data_V_write;
    sc_signal< sc_logic > get_vegetation_image_4_U0_ap_start;
    sc_signal< sc_logic > get_vegetation_image_4_U0_start_out;
    sc_signal< sc_logic > get_vegetation_image_4_U0_start_write;
    sc_signal< sc_logic > get_vegetation_image_4_U0_img_in_cols_read;
    sc_signal< sc_logic > get_vegetation_image_4_U0_img_in_data_V_read;
    sc_signal< sc_lv<8> > get_vegetation_image_4_U0_img_out_data_V_din;
    sc_signal< sc_logic > get_vegetation_image_4_U0_img_out_data_V_write;
    sc_signal< sc_logic > get_vegetation_image_4_U0_ap_done;
    sc_signal< sc_logic > get_vegetation_image_4_U0_ap_ready;
    sc_signal< sc_logic > get_vegetation_image_4_U0_ap_idle;
    sc_signal< sc_logic > get_vegetation_image_4_U0_ap_continue;
    sc_signal< sc_logic > segment_image_U0_ap_start;
    sc_signal< sc_logic > segment_image_U0_ap_done;
    sc_signal< sc_logic > segment_image_U0_ap_continue;
    sc_signal< sc_logic > segment_image_U0_ap_idle;
    sc_signal< sc_logic > segment_image_U0_ap_ready;
    sc_signal< sc_logic > segment_image_U0_start_out;
    sc_signal< sc_logic > segment_image_U0_start_write;
    sc_signal< sc_logic > segment_image_U0_img_in_data_V_read;
    sc_signal< sc_lv<1> > segment_image_U0_img_out_data_V_din;
    sc_signal< sc_logic > segment_image_U0_img_out_data_V_write;
    sc_signal< sc_logic > erode437_U0_ap_start;
    sc_signal< sc_logic > erode437_U0_ap_done;
    sc_signal< sc_logic > erode437_U0_ap_continue;
    sc_signal< sc_logic > erode437_U0_ap_idle;
    sc_signal< sc_logic > erode437_U0_ap_ready;
    sc_signal< sc_logic > erode437_U0_start_out;
    sc_signal< sc_logic > erode437_U0_start_write;
    sc_signal< sc_logic > erode437_U0_p_src_data_V_read;
    sc_signal< sc_lv<8> > erode437_U0_p_dst_data_V_din;
    sc_signal< sc_logic > erode437_U0_p_dst_data_V_write;
    sc_signal< sc_logic > remark_crop_lines_U0_ap_start;
    sc_signal< sc_logic > remark_crop_lines_U0_ap_done;
    sc_signal< sc_logic > remark_crop_lines_U0_ap_continue;
    sc_signal< sc_logic > remark_crop_lines_U0_ap_idle;
    sc_signal< sc_logic > remark_crop_lines_U0_ap_ready;
    sc_signal< sc_logic > remark_crop_lines_U0_eroded_0_data_V_read;
    sc_signal< sc_logic > remark_crop_lines_U0_eroded_1_data_V_read;
    sc_signal< sc_lv<8> > remark_crop_lines_U0_eroded_1_data_V_din;
    sc_signal< sc_logic > remark_crop_lines_U0_eroded_1_data_V_write;
    sc_signal< sc_lv<8> > remark_crop_lines_U0_eroded_2_data_V_din;
    sc_signal< sc_logic > remark_crop_lines_U0_eroded_2_data_V_write;
    sc_signal< sc_logic > duplicateMat438_U0_ap_start;
    sc_signal< sc_logic > duplicateMat438_U0_start_full_n;
    sc_signal< sc_logic > duplicateMat438_U0_start_out;
    sc_signal< sc_logic > duplicateMat438_U0_start_write;
    sc_signal< sc_logic > duplicateMat438_U0_p_src_data_V_read;
    sc_signal< sc_lv<8> > duplicateMat438_U0_p_dst1_data_V_din;
    sc_signal< sc_logic > duplicateMat438_U0_p_dst1_data_V_write;
    sc_signal< sc_lv<8> > duplicateMat438_U0_p_dst2_data_V_din;
    sc_signal< sc_logic > duplicateMat438_U0_p_dst2_data_V_write;
    sc_signal< sc_logic > duplicateMat438_U0_ap_done;
    sc_signal< sc_logic > duplicateMat438_U0_ap_ready;
    sc_signal< sc_logic > duplicateMat438_U0_ap_idle;
    sc_signal< sc_logic > duplicateMat438_U0_ap_continue;
    sc_signal< sc_logic > get_12th_segment_U0_eroded_data_V_read;
    sc_signal< sc_lv<8> > get_12th_segment_U0_bottom_data_V_din;
    sc_signal< sc_logic > get_12th_segment_U0_bottom_data_V_write;
    sc_signal< sc_logic > get_12th_segment_U0_ap_start;
    sc_signal< sc_logic > get_12th_segment_U0_ap_done;
    sc_signal< sc_logic > get_12th_segment_U0_ap_ready;
    sc_signal< sc_logic > get_12th_segment_U0_ap_idle;
    sc_signal< sc_logic > get_12th_segment_U0_ap_continue;
    sc_signal< sc_logic > get_crop_lines_U0_ap_start;
    sc_signal< sc_logic > get_crop_lines_U0_ap_done;
    sc_signal< sc_logic > get_crop_lines_U0_ap_continue;
    sc_signal< sc_logic > get_crop_lines_U0_ap_idle;
    sc_signal< sc_logic > get_crop_lines_U0_ap_ready;
    sc_signal< sc_logic > get_crop_lines_U0_start_out;
    sc_signal< sc_logic > get_crop_lines_U0_start_write;
    sc_signal< sc_logic > get_crop_lines_U0_bottom_data_V_read;
    sc_signal< sc_logic > get_crop_lines_U0_eroded_data_V_read;
    sc_signal< sc_lv<2> > get_crop_lines_U0_weed_mask_tmp_data_V_din;
    sc_signal< sc_logic > get_crop_lines_U0_weed_mask_tmp_data_V_write;
    sc_signal< sc_logic > sectors_weed_classif_U0_ap_start;
    sc_signal< sc_logic > sectors_weed_classif_U0_ap_done;
    sc_signal< sc_logic > sectors_weed_classif_U0_ap_continue;
    sc_signal< sc_logic > sectors_weed_classif_U0_ap_idle;
    sc_signal< sc_logic > sectors_weed_classif_U0_ap_ready;
    sc_signal< sc_logic > sectors_weed_classif_U0_weed_mask_tmp_data_V_read;
    sc_signal< sc_logic > sectors_weed_classif_U0_weed_mask_out_data_V_read;
    sc_signal< sc_lv<8> > sectors_weed_classif_U0_weed_mask_out_data_V_din;
    sc_signal< sc_logic > sectors_weed_classif_U0_weed_mask_out_data_V_write;
    sc_signal< sc_logic > sectors_weed_classif_U0_opened_data_V_read;
    sc_signal< sc_logic > ap_sync_continue;
    sc_signal< sc_logic > zero_0_180_320_1_U0_ap_start;
    sc_signal< sc_logic > zero_0_180_320_1_U0_ap_done;
    sc_signal< sc_logic > zero_0_180_320_1_U0_ap_continue;
    sc_signal< sc_logic > zero_0_180_320_1_U0_ap_idle;
    sc_signal< sc_logic > zero_0_180_320_1_U0_ap_ready;
    sc_signal< sc_logic > zero_0_180_320_1_U0_start_out;
    sc_signal< sc_logic > zero_0_180_320_1_U0_start_write;
    sc_signal< sc_lv<8> > zero_0_180_320_1_U0_p_src1_data_V_din;
    sc_signal< sc_logic > zero_0_180_320_1_U0_p_src1_data_V_write;
    sc_signal< sc_logic > merge_U0_ap_start;
    sc_signal< sc_logic > merge_U0_start_out;
    sc_signal< sc_logic > merge_U0_start_write;
    sc_signal< sc_logic > merge_U0_p_src1_data_V_read;
    sc_signal< sc_logic > merge_U0_p_src2_data_V_read;
    sc_signal< sc_lv<24> > merge_U0_p_dst_data_V_din;
    sc_signal< sc_logic > merge_U0_p_dst_data_V_write;
    sc_signal< sc_logic > merge_U0_ap_done;
    sc_signal< sc_logic > merge_U0_ap_ready;
    sc_signal< sc_logic > merge_U0_ap_idle;
    sc_signal< sc_logic > merge_U0_ap_continue;
    sc_signal< sc_logic > resize_2_U0_ap_start;
    sc_signal< sc_logic > resize_2_U0_ap_done;
    sc_signal< sc_logic > resize_2_U0_ap_continue;
    sc_signal< sc_logic > resize_2_U0_ap_idle;
    sc_signal< sc_logic > resize_2_U0_ap_ready;
    sc_signal< sc_logic > resize_2_U0_p_src_data_V_read;
    sc_signal< sc_lv<24> > resize_2_U0_p_dst_data_V_din;
    sc_signal< sc_logic > resize_2_U0_p_dst_data_V_write;
    sc_signal< sc_logic > add_2749_U0_ap_start;
    sc_signal< sc_logic > add_2749_U0_ap_done;
    sc_signal< sc_logic > add_2749_U0_ap_continue;
    sc_signal< sc_logic > add_2749_U0_ap_idle;
    sc_signal< sc_logic > add_2749_U0_ap_ready;
    sc_signal< sc_logic > add_2749_U0_p_src1_data_V_read;
    sc_signal< sc_logic > add_2749_U0_p_src2_data_V_read;
    sc_signal< sc_lv<24> > add_2749_U0_p_dst_data_V_din;
    sc_signal< sc_logic > add_2749_U0_p_dst_data_V_write;
    sc_signal< sc_logic > img_in_cols_c_full_n;
    sc_signal< sc_lv<12> > img_in_cols_c_dout;
    sc_signal< sc_logic > img_in_cols_c_empty_n;
    sc_signal< sc_lv<11> > img_in_0_rows_channe_dout;
    sc_signal< sc_logic > img_in_0_rows_channe_empty_n;
    sc_signal< sc_lv<12> > img_in_0_cols_channe_dout;
    sc_signal< sc_logic > img_in_0_cols_channe_empty_n;
    sc_signal< sc_logic > resized_cols_channel_full_n;
    sc_signal< sc_lv<10> > resized_cols_channel_dout;
    sc_signal< sc_logic > resized_cols_channel_empty_n;
    sc_signal< sc_logic > img_in_0_data_V_full_n;
    sc_signal< sc_lv<24> > img_in_0_data_V_dout;
    sc_signal< sc_logic > img_in_0_data_V_empty_n;
    sc_signal< sc_logic > img_in_1_data_V_full_n;
    sc_signal< sc_lv<24> > img_in_1_data_V_dout;
    sc_signal< sc_logic > img_in_1_data_V_empty_n;
    sc_signal< sc_logic > resized_data_V_full_n;
    sc_signal< sc_lv<24> > resized_data_V_dout;
    sc_signal< sc_logic > resized_data_V_empty_n;
    sc_signal< sc_logic > veg_img_data_V_full_n;
    sc_signal< sc_lv<8> > veg_img_data_V_dout;
    sc_signal< sc_logic > veg_img_data_V_empty_n;
    sc_signal< sc_logic > segmented_data_V_full_n;
    sc_signal< sc_lv<1> > segmented_data_V_dout;
    sc_signal< sc_logic > segmented_data_V_empty_n;
    sc_signal< sc_logic > eroded_0a_data_V_full_n;
    sc_signal< sc_lv<8> > eroded_0a_data_V_dout;
    sc_signal< sc_logic > eroded_0a_data_V_empty_n;
    sc_signal< sc_logic > eroded_1_data_V_full_n;
    sc_signal< sc_lv<8> > eroded_1_data_V_dout;
    sc_signal< sc_logic > eroded_1_data_V_empty_n;
    sc_signal< sc_logic > duplicateMat438_U0_p_src_data_V_full_n;
    sc_signal< sc_logic > duplicateMat438_U0_p_src_data_V_write;
    sc_signal< sc_lv<8> > duplicateMat438_U0_p_src_data_V_din;
    sc_signal< sc_logic > eroded_0b_data_V_full_n;
    sc_signal< sc_lv<8> > eroded_0b_data_V_dout;
    sc_signal< sc_logic > eroded_0b_data_V_empty_n;
    sc_signal< sc_logic > eroded_1a_data_V_full_n;
    sc_signal< sc_lv<8> > eroded_1a_data_V_dout;
    sc_signal< sc_logic > eroded_1a_data_V_empty_n;
    sc_signal< sc_logic > eroded_1b_data_V_full_n;
    sc_signal< sc_lv<8> > eroded_1b_data_V_dout;
    sc_signal< sc_logic > eroded_1b_data_V_empty_n;
    sc_signal< sc_logic > bottom_data_V_full_n;
    sc_signal< sc_lv<8> > bottom_data_V_dout;
    sc_signal< sc_logic > bottom_data_V_empty_n;
    sc_signal< sc_logic > weed_mask_tmp_data_V_full_n;
    sc_signal< sc_lv<2> > weed_mask_tmp_data_V_dout;
    sc_signal< sc_logic > weed_mask_tmp_data_V_empty_n;
    sc_signal< sc_logic > weed_mask_out_data_V_full_n;
    sc_signal< sc_lv<8> > weed_mask_out_data_V_dout;
    sc_signal< sc_logic > weed_mask_out_data_V_empty_n;
    sc_signal< sc_logic > merge_U0_p_src1_data_V_full_n;
    sc_signal< sc_logic > merge_U0_p_src1_data_V_write;
    sc_signal< sc_lv<8> > merge_U0_p_src1_data_V_din;
    sc_signal< sc_logic > zero_data_V_full_n;
    sc_signal< sc_lv<8> > zero_data_V_dout;
    sc_signal< sc_logic > zero_data_V_empty_n;
    sc_signal< sc_logic > mask_img_out_data_V_full_n;
    sc_signal< sc_lv<24> > mask_img_out_data_V_dout;
    sc_signal< sc_logic > mask_img_out_data_V_empty_n;
    sc_signal< sc_logic > rs_mask_img_out_data_full_n;
    sc_signal< sc_lv<24> > rs_mask_img_out_data_dout;
    sc_signal< sc_logic > rs_mask_img_out_data_empty_n;
    sc_signal< sc_logic > ap_sync_done;
    sc_signal< sc_logic > ap_sync_ready;
    sc_signal< sc_logic > ap_sync_reg_weed_detection_entry_U0_ap_ready;
    sc_signal< sc_logic > ap_sync_weed_detection_entry_U0_ap_ready;
    sc_signal< sc_lv<2> > weed_detection_entry_U0_ap_ready_count;
    sc_signal< sc_logic > ap_sync_reg_weed_detection_Block_U0_ap_ready;
    sc_signal< sc_logic > ap_sync_weed_detection_Block_U0_ap_ready;
    sc_signal< sc_lv<2> > weed_detection_Block_U0_ap_ready_count;
    sc_signal< sc_logic > ap_sync_reg_duplicateMat_2762_U0_ap_ready;
    sc_signal< sc_logic > ap_sync_duplicateMat_2762_U0_ap_ready;
    sc_signal< sc_lv<2> > duplicateMat_2762_U0_ap_ready_count;
    sc_signal< sc_logic > ap_sync_reg_duplicateMat438_U0_ap_ready;
    sc_signal< sc_logic > ap_sync_duplicateMat438_U0_ap_ready;
    sc_signal< sc_lv<2> > duplicateMat438_U0_ap_ready_count;
    sc_signal< sc_logic > ap_sync_reg_zero_0_180_320_1_U0_ap_ready;
    sc_signal< sc_logic > ap_sync_zero_0_180_320_1_U0_ap_ready;
    sc_signal< sc_lv<2> > zero_0_180_320_1_U0_ap_ready_count;
    sc_signal< sc_logic > weed_detection_entry_U0_start_full_n;
    sc_signal< sc_logic > weed_detection_entry_U0_start_write;
    sc_signal< sc_lv<1> > start_for_get_vegetation_image_4_U0_din;
    sc_signal< sc_logic > start_for_get_vegetation_image_4_U0_full_n;
    sc_signal< sc_lv<1> > start_for_get_vegetation_image_4_U0_dout;
    sc_signal< sc_logic > start_for_get_vegetation_image_4_U0_empty_n;
    sc_signal< sc_lv<1> > start_for_resizeNNBilinear_U0_din;
    sc_signal< sc_logic > start_for_resizeNNBilinear_U0_full_n;
    sc_signal< sc_lv<1> > start_for_resizeNNBilinear_U0_dout;
    sc_signal< sc_logic > start_for_resizeNNBilinear_U0_empty_n;
    sc_signal< sc_lv<1> > start_for_add_2749_U0_din;
    sc_signal< sc_logic > start_for_add_2749_U0_full_n;
    sc_signal< sc_lv<1> > start_for_add_2749_U0_dout;
    sc_signal< sc_logic > start_for_add_2749_U0_empty_n;
    sc_signal< sc_logic > resizeNNBilinear_U0_start_full_n;
    sc_signal< sc_logic > resizeNNBilinear_U0_start_write;
    sc_signal< sc_lv<1> > start_for_segment_image_U0_din;
    sc_signal< sc_logic > start_for_segment_image_U0_full_n;
    sc_signal< sc_lv<1> > start_for_segment_image_U0_dout;
    sc_signal< sc_logic > start_for_segment_image_U0_empty_n;
    sc_signal< sc_lv<1> > start_for_erode437_U0_din;
    sc_signal< sc_logic > start_for_erode437_U0_full_n;
    sc_signal< sc_lv<1> > start_for_erode437_U0_dout;
    sc_signal< sc_logic > start_for_erode437_U0_empty_n;
    sc_signal< sc_lv<1> > start_for_remark_crop_lines_U0_din;
    sc_signal< sc_logic > start_for_remark_crop_lines_U0_full_n;
    sc_signal< sc_lv<1> > start_for_remark_crop_lines_U0_dout;
    sc_signal< sc_logic > start_for_remark_crop_lines_U0_empty_n;
    sc_signal< sc_logic > remark_crop_lines_U0_start_full_n;
    sc_signal< sc_logic > remark_crop_lines_U0_start_write;
    sc_signal< sc_lv<1> > start_for_get_12th_segment_U0_din;
    sc_signal< sc_logic > start_for_get_12th_segment_U0_full_n;
    sc_signal< sc_lv<1> > start_for_get_12th_segment_U0_dout;
    sc_signal< sc_logic > start_for_get_12th_segment_U0_empty_n;
    sc_signal< sc_lv<1> > start_for_get_crop_lines_U0_din;
    sc_signal< sc_logic > start_for_get_crop_lines_U0_full_n;
    sc_signal< sc_lv<1> > start_for_get_crop_lines_U0_dout;
    sc_signal< sc_logic > start_for_get_crop_lines_U0_empty_n;
    sc_signal< sc_logic > get_12th_segment_U0_start_full_n;
    sc_signal< sc_logic > get_12th_segment_U0_start_write;
    sc_signal< sc_lv<1> > start_for_sectors_weed_classif_U0_din;
    sc_signal< sc_logic > start_for_sectors_weed_classif_U0_full_n;
    sc_signal< sc_lv<1> > start_for_sectors_weed_classif_U0_dout;
    sc_signal< sc_logic > start_for_sectors_weed_classif_U0_empty_n;
    sc_signal< sc_logic > sectors_weed_classif_U0_start_full_n;
    sc_signal< sc_logic > sectors_weed_classif_U0_start_write;
    sc_signal< sc_lv<1> > start_for_merge_U0_din;
    sc_signal< sc_logic > start_for_merge_U0_full_n;
    sc_signal< sc_lv<1> > start_for_merge_U0_dout;
    sc_signal< sc_logic > start_for_merge_U0_empty_n;
    sc_signal< sc_lv<1> > start_for_resize_2_U0_din;
    sc_signal< sc_logic > start_for_resize_2_U0_full_n;
    sc_signal< sc_lv<1> > start_for_resize_2_U0_dout;
    sc_signal< sc_logic > start_for_resize_2_U0_empty_n;
    sc_signal< sc_logic > resize_2_U0_start_full_n;
    sc_signal< sc_logic > resize_2_U0_start_write;
    sc_signal< sc_logic > add_2749_U0_start_full_n;
    sc_signal< sc_logic > add_2749_U0_start_write;
    static const sc_logic ap_const_logic_0;
    static const bool ap_const_boolean_1;
    static const sc_logic ap_const_logic_1;
    static const sc_lv<24> ap_const_lv24_0;
    static const sc_lv<2> ap_const_lv2_0;
    static const sc_lv<2> ap_const_lv2_1;
    static const sc_lv<8> ap_const_lv8_0;
    static const sc_lv<8> ap_const_lv8_1;
    // Thread declarations
    void thread_ap_var_for_const0();
    void thread_ap_var_for_const1();
    void thread_ap_var_for_const2();
    void thread_ap_clk_no_reset_();
    void thread_add_2749_U0_ap_continue();
    void thread_add_2749_U0_ap_start();
    void thread_add_2749_U0_start_full_n();
    void thread_add_2749_U0_start_write();
    void thread_ap_channel_done_img_in_0_cols_channe();
    void thread_ap_channel_done_img_in_0_rows_channe();
    void thread_ap_done();
    void thread_ap_idle();
    void thread_ap_ready();
    void thread_ap_sync_channel_write_img_in_0_cols_channe();
    void thread_ap_sync_channel_write_img_in_0_rows_channe();
    void thread_ap_sync_continue();
    void thread_ap_sync_done();
    void thread_ap_sync_duplicateMat438_U0_ap_ready();
    void thread_ap_sync_duplicateMat_2762_U0_ap_ready();
    void thread_ap_sync_ready();
    void thread_ap_sync_weed_detection_Block_U0_ap_ready();
    void thread_ap_sync_weed_detection_entry_U0_ap_ready();
    void thread_ap_sync_zero_0_180_320_1_U0_ap_ready();
    void thread_duplicateMat438_U0_ap_continue();
    void thread_duplicateMat438_U0_ap_start();
    void thread_duplicateMat438_U0_p_src_data_V_din();
    void thread_duplicateMat438_U0_p_src_data_V_full_n();
    void thread_duplicateMat438_U0_p_src_data_V_write();
    void thread_duplicateMat438_U0_start_full_n();
    void thread_duplicateMat_2762_U0_ap_continue();
    void thread_duplicateMat_2762_U0_ap_start();
    void thread_duplicateMat_2762_U0_start_full_n();
    void thread_erode437_U0_ap_continue();
    void thread_erode437_U0_ap_start();
    void thread_get_12th_segment_U0_ap_continue();
    void thread_get_12th_segment_U0_ap_start();
    void thread_get_12th_segment_U0_start_full_n();
    void thread_get_12th_segment_U0_start_write();
    void thread_get_crop_lines_U0_ap_continue();
    void thread_get_crop_lines_U0_ap_start();
    void thread_get_vegetation_image_4_U0_ap_continue();
    void thread_get_vegetation_image_4_U0_ap_start();
    void thread_img_in_data_V_read();
    void thread_img_out_data_V_din();
    void thread_img_out_data_V_write();
    void thread_internal_ap_ready();
    void thread_merge_U0_ap_continue();
    void thread_merge_U0_ap_start();
    void thread_merge_U0_p_src1_data_V_din();
    void thread_merge_U0_p_src1_data_V_full_n();
    void thread_merge_U0_p_src1_data_V_write();
    void thread_real_start();
    void thread_remark_crop_lines_U0_ap_continue();
    void thread_remark_crop_lines_U0_ap_start();
    void thread_remark_crop_lines_U0_start_full_n();
    void thread_remark_crop_lines_U0_start_write();
    void thread_resizeNNBilinear_U0_ap_continue();
    void thread_resizeNNBilinear_U0_ap_start();
    void thread_resizeNNBilinear_U0_start_full_n();
    void thread_resizeNNBilinear_U0_start_write();
    void thread_resize_2_U0_ap_continue();
    void thread_resize_2_U0_ap_start();
    void thread_resize_2_U0_start_full_n();
    void thread_resize_2_U0_start_write();
    void thread_sectors_weed_classif_U0_ap_continue();
    void thread_sectors_weed_classif_U0_ap_start();
    void thread_sectors_weed_classif_U0_start_full_n();
    void thread_sectors_weed_classif_U0_start_write();
    void thread_segment_image_U0_ap_continue();
    void thread_segment_image_U0_ap_start();
    void thread_start_for_add_2749_U0_din();
    void thread_start_for_erode437_U0_din();
    void thread_start_for_get_12th_segment_U0_din();
    void thread_start_for_get_crop_lines_U0_din();
    void thread_start_for_get_vegetation_image_4_U0_din();
    void thread_start_for_merge_U0_din();
    void thread_start_for_remark_crop_lines_U0_din();
    void thread_start_for_resizeNNBilinear_U0_din();
    void thread_start_for_resize_2_U0_din();
    void thread_start_for_sectors_weed_classif_U0_din();
    void thread_start_for_segment_image_U0_din();
    void thread_start_out();
    void thread_start_write();
    void thread_weed_detection_Block_U0_ap_continue();
    void thread_weed_detection_Block_U0_ap_start();
    void thread_weed_detection_entry_U0_ap_continue();
    void thread_weed_detection_entry_U0_ap_start();
    void thread_weed_detection_entry_U0_start_full_n();
    void thread_weed_detection_entry_U0_start_write();
    void thread_zero_0_180_320_1_U0_ap_continue();
    void thread_zero_0_180_320_1_U0_ap_start();
};

}

using namespace ap_rtl;

#endif
