\hypertarget{group__Non-Blocking__mode__Interrupt}{}\doxysection{Non-\/\+Blocking mode Interrupt}
\label{group__Non-Blocking__mode__Interrupt}\index{Non-\/Blocking mode Interrupt@{Non-\/Blocking mode Interrupt}}
Non-\/\+Blocking mode Interrupt 的协作图\+:
\nopagebreak
\begin{figure}[H]
\begin{center}
\leavevmode
\includegraphics[width=350pt]{group__Non-Blocking__mode__Interrupt}
\end{center}
\end{figure}
\doxysubsection*{函数}
\begin{DoxyCompactItemize}
\item 
\mbox{\hyperlink{stm32f4xx__hal__def_8h_a63c0679d1cb8b8c684fbb0632743478f}{H\+A\+L\+\_\+\+Status\+Type\+Def}} \mbox{\hyperlink{group__Non-Blocking__mode__Interrupt_gacbf8f48c6a407d0c7c82fb5d37eb2b8f}{H\+A\+L\+\_\+\+S\+M\+B\+U\+S\+\_\+\+Master\+\_\+\+Transmit\+\_\+\+IT}} (\mbox{\hyperlink{group__SMBUS__Exported__Types_ga297c39b0e8c36a57fe7d9ec98da79123}{S\+M\+B\+U\+S\+\_\+\+Handle\+Type\+Def}} $\ast$hsmbus, uint16\+\_\+t Dev\+Address, uint8\+\_\+t $\ast$p\+Data, uint16\+\_\+t Size, uint32\+\_\+t Xfer\+Options)
\item 
\mbox{\hyperlink{stm32f4xx__hal__def_8h_a63c0679d1cb8b8c684fbb0632743478f}{H\+A\+L\+\_\+\+Status\+Type\+Def}} \mbox{\hyperlink{group__Non-Blocking__mode__Interrupt_gab9d8d52f797123b8d61ed44adf2b392e}{H\+A\+L\+\_\+\+S\+M\+B\+U\+S\+\_\+\+Master\+\_\+\+Receive\+\_\+\+IT}} (\mbox{\hyperlink{group__SMBUS__Exported__Types_ga297c39b0e8c36a57fe7d9ec98da79123}{S\+M\+B\+U\+S\+\_\+\+Handle\+Type\+Def}} $\ast$hsmbus, uint16\+\_\+t Dev\+Address, uint8\+\_\+t $\ast$p\+Data, uint16\+\_\+t Size, uint32\+\_\+t Xfer\+Options)
\item 
\mbox{\hyperlink{stm32f4xx__hal__def_8h_a63c0679d1cb8b8c684fbb0632743478f}{H\+A\+L\+\_\+\+Status\+Type\+Def}} \mbox{\hyperlink{group__Non-Blocking__mode__Interrupt_ga753f06add5574ae7a77f1e03796097d5}{H\+A\+L\+\_\+\+S\+M\+B\+U\+S\+\_\+\+Master\+\_\+\+Abort\+\_\+\+IT}} (\mbox{\hyperlink{group__SMBUS__Exported__Types_ga297c39b0e8c36a57fe7d9ec98da79123}{S\+M\+B\+U\+S\+\_\+\+Handle\+Type\+Def}} $\ast$hsmbus, uint16\+\_\+t Dev\+Address)
\item 
\mbox{\hyperlink{stm32f4xx__hal__def_8h_a63c0679d1cb8b8c684fbb0632743478f}{H\+A\+L\+\_\+\+Status\+Type\+Def}} \mbox{\hyperlink{group__Non-Blocking__mode__Interrupt_gaed5ff89636397bfbc0d418b9044c1837}{H\+A\+L\+\_\+\+S\+M\+B\+U\+S\+\_\+\+Slave\+\_\+\+Transmit\+\_\+\+IT}} (\mbox{\hyperlink{group__SMBUS__Exported__Types_ga297c39b0e8c36a57fe7d9ec98da79123}{S\+M\+B\+U\+S\+\_\+\+Handle\+Type\+Def}} $\ast$hsmbus, uint8\+\_\+t $\ast$p\+Data, uint16\+\_\+t Size, uint32\+\_\+t Xfer\+Options)
\item 
\mbox{\hyperlink{stm32f4xx__hal__def_8h_a63c0679d1cb8b8c684fbb0632743478f}{H\+A\+L\+\_\+\+Status\+Type\+Def}} \mbox{\hyperlink{group__Non-Blocking__mode__Interrupt_ga989041d1840009faf569878c082b5a86}{H\+A\+L\+\_\+\+S\+M\+B\+U\+S\+\_\+\+Slave\+\_\+\+Receive\+\_\+\+IT}} (\mbox{\hyperlink{group__SMBUS__Exported__Types_ga297c39b0e8c36a57fe7d9ec98da79123}{S\+M\+B\+U\+S\+\_\+\+Handle\+Type\+Def}} $\ast$hsmbus, uint8\+\_\+t $\ast$p\+Data, uint16\+\_\+t Size, uint32\+\_\+t Xfer\+Options)
\item 
\mbox{\hyperlink{stm32f4xx__hal__def_8h_a63c0679d1cb8b8c684fbb0632743478f}{H\+A\+L\+\_\+\+Status\+Type\+Def}} \mbox{\hyperlink{group__Non-Blocking__mode__Interrupt_ga4e4e15f73f1a4b95e51ffe205cd832d8}{H\+A\+L\+\_\+\+S\+M\+B\+U\+S\+\_\+\+Enable\+Alert\+\_\+\+IT}} (\mbox{\hyperlink{group__SMBUS__Exported__Types_ga297c39b0e8c36a57fe7d9ec98da79123}{S\+M\+B\+U\+S\+\_\+\+Handle\+Type\+Def}} $\ast$hsmbus)
\item 
\mbox{\hyperlink{stm32f4xx__hal__def_8h_a63c0679d1cb8b8c684fbb0632743478f}{H\+A\+L\+\_\+\+Status\+Type\+Def}} \mbox{\hyperlink{group__Non-Blocking__mode__Interrupt_ga41168a506bce0b3d905c2c3c3d27db55}{H\+A\+L\+\_\+\+S\+M\+B\+U\+S\+\_\+\+Disable\+Alert\+\_\+\+IT}} (\mbox{\hyperlink{group__SMBUS__Exported__Types_ga297c39b0e8c36a57fe7d9ec98da79123}{S\+M\+B\+U\+S\+\_\+\+Handle\+Type\+Def}} $\ast$hsmbus)
\item 
\mbox{\hyperlink{stm32f4xx__hal__def_8h_a63c0679d1cb8b8c684fbb0632743478f}{H\+A\+L\+\_\+\+Status\+Type\+Def}} \mbox{\hyperlink{group__Non-Blocking__mode__Interrupt_ga5be3f13c71b8bfcd3443b50d013c0766}{H\+A\+L\+\_\+\+S\+M\+B\+U\+S\+\_\+\+Enable\+Listen\+\_\+\+IT}} (\mbox{\hyperlink{group__SMBUS__Exported__Types_ga297c39b0e8c36a57fe7d9ec98da79123}{S\+M\+B\+U\+S\+\_\+\+Handle\+Type\+Def}} $\ast$hsmbus)
\item 
\mbox{\hyperlink{stm32f4xx__hal__def_8h_a63c0679d1cb8b8c684fbb0632743478f}{H\+A\+L\+\_\+\+Status\+Type\+Def}} \mbox{\hyperlink{group__Non-Blocking__mode__Interrupt_ga1551c1e20a89997d55b9cb17ba256ea5}{H\+A\+L\+\_\+\+S\+M\+B\+U\+S\+\_\+\+Disable\+Listen\+\_\+\+IT}} (\mbox{\hyperlink{group__SMBUS__Exported__Types_ga297c39b0e8c36a57fe7d9ec98da79123}{S\+M\+B\+U\+S\+\_\+\+Handle\+Type\+Def}} $\ast$hsmbus)
\end{DoxyCompactItemize}


\doxysubsection{详细描述}


\doxysubsection{函数说明}
\mbox{\Hypertarget{group__Non-Blocking__mode__Interrupt_ga41168a506bce0b3d905c2c3c3d27db55}\label{group__Non-Blocking__mode__Interrupt_ga41168a506bce0b3d905c2c3c3d27db55}} 
\index{Non-\/Blocking mode Interrupt@{Non-\/Blocking mode Interrupt}!HAL\_SMBUS\_DisableAlert\_IT@{HAL\_SMBUS\_DisableAlert\_IT}}
\index{HAL\_SMBUS\_DisableAlert\_IT@{HAL\_SMBUS\_DisableAlert\_IT}!Non-\/Blocking mode Interrupt@{Non-\/Blocking mode Interrupt}}
\doxysubsubsection{\texorpdfstring{HAL\_SMBUS\_DisableAlert\_IT()}{HAL\_SMBUS\_DisableAlert\_IT()}}
{\footnotesize\ttfamily \mbox{\hyperlink{stm32f4xx__hal__def_8h_a63c0679d1cb8b8c684fbb0632743478f}{H\+A\+L\+\_\+\+Status\+Type\+Def}} H\+A\+L\+\_\+\+S\+M\+B\+U\+S\+\_\+\+Disable\+Alert\+\_\+\+IT (\begin{DoxyParamCaption}\item[{\mbox{\hyperlink{group__SMBUS__Exported__Types_ga297c39b0e8c36a57fe7d9ec98da79123}{S\+M\+B\+U\+S\+\_\+\+Handle\+Type\+Def}} $\ast$}]{hsmbus }\end{DoxyParamCaption})}

\mbox{\Hypertarget{group__Non-Blocking__mode__Interrupt_ga1551c1e20a89997d55b9cb17ba256ea5}\label{group__Non-Blocking__mode__Interrupt_ga1551c1e20a89997d55b9cb17ba256ea5}} 
\index{Non-\/Blocking mode Interrupt@{Non-\/Blocking mode Interrupt}!HAL\_SMBUS\_DisableListen\_IT@{HAL\_SMBUS\_DisableListen\_IT}}
\index{HAL\_SMBUS\_DisableListen\_IT@{HAL\_SMBUS\_DisableListen\_IT}!Non-\/Blocking mode Interrupt@{Non-\/Blocking mode Interrupt}}
\doxysubsubsection{\texorpdfstring{HAL\_SMBUS\_DisableListen\_IT()}{HAL\_SMBUS\_DisableListen\_IT()}}
{\footnotesize\ttfamily \mbox{\hyperlink{stm32f4xx__hal__def_8h_a63c0679d1cb8b8c684fbb0632743478f}{H\+A\+L\+\_\+\+Status\+Type\+Def}} H\+A\+L\+\_\+\+S\+M\+B\+U\+S\+\_\+\+Disable\+Listen\+\_\+\+IT (\begin{DoxyParamCaption}\item[{\mbox{\hyperlink{group__SMBUS__Exported__Types_ga297c39b0e8c36a57fe7d9ec98da79123}{S\+M\+B\+U\+S\+\_\+\+Handle\+Type\+Def}} $\ast$}]{hsmbus }\end{DoxyParamCaption})}

\mbox{\Hypertarget{group__Non-Blocking__mode__Interrupt_ga4e4e15f73f1a4b95e51ffe205cd832d8}\label{group__Non-Blocking__mode__Interrupt_ga4e4e15f73f1a4b95e51ffe205cd832d8}} 
\index{Non-\/Blocking mode Interrupt@{Non-\/Blocking mode Interrupt}!HAL\_SMBUS\_EnableAlert\_IT@{HAL\_SMBUS\_EnableAlert\_IT}}
\index{HAL\_SMBUS\_EnableAlert\_IT@{HAL\_SMBUS\_EnableAlert\_IT}!Non-\/Blocking mode Interrupt@{Non-\/Blocking mode Interrupt}}
\doxysubsubsection{\texorpdfstring{HAL\_SMBUS\_EnableAlert\_IT()}{HAL\_SMBUS\_EnableAlert\_IT()}}
{\footnotesize\ttfamily \mbox{\hyperlink{stm32f4xx__hal__def_8h_a63c0679d1cb8b8c684fbb0632743478f}{H\+A\+L\+\_\+\+Status\+Type\+Def}} H\+A\+L\+\_\+\+S\+M\+B\+U\+S\+\_\+\+Enable\+Alert\+\_\+\+IT (\begin{DoxyParamCaption}\item[{\mbox{\hyperlink{group__SMBUS__Exported__Types_ga297c39b0e8c36a57fe7d9ec98da79123}{S\+M\+B\+U\+S\+\_\+\+Handle\+Type\+Def}} $\ast$}]{hsmbus }\end{DoxyParamCaption})}

\mbox{\Hypertarget{group__Non-Blocking__mode__Interrupt_ga5be3f13c71b8bfcd3443b50d013c0766}\label{group__Non-Blocking__mode__Interrupt_ga5be3f13c71b8bfcd3443b50d013c0766}} 
\index{Non-\/Blocking mode Interrupt@{Non-\/Blocking mode Interrupt}!HAL\_SMBUS\_EnableListen\_IT@{HAL\_SMBUS\_EnableListen\_IT}}
\index{HAL\_SMBUS\_EnableListen\_IT@{HAL\_SMBUS\_EnableListen\_IT}!Non-\/Blocking mode Interrupt@{Non-\/Blocking mode Interrupt}}
\doxysubsubsection{\texorpdfstring{HAL\_SMBUS\_EnableListen\_IT()}{HAL\_SMBUS\_EnableListen\_IT()}}
{\footnotesize\ttfamily \mbox{\hyperlink{stm32f4xx__hal__def_8h_a63c0679d1cb8b8c684fbb0632743478f}{H\+A\+L\+\_\+\+Status\+Type\+Def}} H\+A\+L\+\_\+\+S\+M\+B\+U\+S\+\_\+\+Enable\+Listen\+\_\+\+IT (\begin{DoxyParamCaption}\item[{\mbox{\hyperlink{group__SMBUS__Exported__Types_ga297c39b0e8c36a57fe7d9ec98da79123}{S\+M\+B\+U\+S\+\_\+\+Handle\+Type\+Def}} $\ast$}]{hsmbus }\end{DoxyParamCaption})}

\mbox{\Hypertarget{group__Non-Blocking__mode__Interrupt_ga753f06add5574ae7a77f1e03796097d5}\label{group__Non-Blocking__mode__Interrupt_ga753f06add5574ae7a77f1e03796097d5}} 
\index{Non-\/Blocking mode Interrupt@{Non-\/Blocking mode Interrupt}!HAL\_SMBUS\_Master\_Abort\_IT@{HAL\_SMBUS\_Master\_Abort\_IT}}
\index{HAL\_SMBUS\_Master\_Abort\_IT@{HAL\_SMBUS\_Master\_Abort\_IT}!Non-\/Blocking mode Interrupt@{Non-\/Blocking mode Interrupt}}
\doxysubsubsection{\texorpdfstring{HAL\_SMBUS\_Master\_Abort\_IT()}{HAL\_SMBUS\_Master\_Abort\_IT()}}
{\footnotesize\ttfamily \mbox{\hyperlink{stm32f4xx__hal__def_8h_a63c0679d1cb8b8c684fbb0632743478f}{H\+A\+L\+\_\+\+Status\+Type\+Def}} H\+A\+L\+\_\+\+S\+M\+B\+U\+S\+\_\+\+Master\+\_\+\+Abort\+\_\+\+IT (\begin{DoxyParamCaption}\item[{\mbox{\hyperlink{group__SMBUS__Exported__Types_ga297c39b0e8c36a57fe7d9ec98da79123}{S\+M\+B\+U\+S\+\_\+\+Handle\+Type\+Def}} $\ast$}]{hsmbus,  }\item[{uint16\+\_\+t}]{Dev\+Address }\end{DoxyParamCaption})}

\mbox{\Hypertarget{group__Non-Blocking__mode__Interrupt_gab9d8d52f797123b8d61ed44adf2b392e}\label{group__Non-Blocking__mode__Interrupt_gab9d8d52f797123b8d61ed44adf2b392e}} 
\index{Non-\/Blocking mode Interrupt@{Non-\/Blocking mode Interrupt}!HAL\_SMBUS\_Master\_Receive\_IT@{HAL\_SMBUS\_Master\_Receive\_IT}}
\index{HAL\_SMBUS\_Master\_Receive\_IT@{HAL\_SMBUS\_Master\_Receive\_IT}!Non-\/Blocking mode Interrupt@{Non-\/Blocking mode Interrupt}}
\doxysubsubsection{\texorpdfstring{HAL\_SMBUS\_Master\_Receive\_IT()}{HAL\_SMBUS\_Master\_Receive\_IT()}}
{\footnotesize\ttfamily \mbox{\hyperlink{stm32f4xx__hal__def_8h_a63c0679d1cb8b8c684fbb0632743478f}{H\+A\+L\+\_\+\+Status\+Type\+Def}} H\+A\+L\+\_\+\+S\+M\+B\+U\+S\+\_\+\+Master\+\_\+\+Receive\+\_\+\+IT (\begin{DoxyParamCaption}\item[{\mbox{\hyperlink{group__SMBUS__Exported__Types_ga297c39b0e8c36a57fe7d9ec98da79123}{S\+M\+B\+U\+S\+\_\+\+Handle\+Type\+Def}} $\ast$}]{hsmbus,  }\item[{uint16\+\_\+t}]{Dev\+Address,  }\item[{uint8\+\_\+t $\ast$}]{p\+Data,  }\item[{uint16\+\_\+t}]{Size,  }\item[{uint32\+\_\+t}]{Xfer\+Options }\end{DoxyParamCaption})}

\mbox{\Hypertarget{group__Non-Blocking__mode__Interrupt_gacbf8f48c6a407d0c7c82fb5d37eb2b8f}\label{group__Non-Blocking__mode__Interrupt_gacbf8f48c6a407d0c7c82fb5d37eb2b8f}} 
\index{Non-\/Blocking mode Interrupt@{Non-\/Blocking mode Interrupt}!HAL\_SMBUS\_Master\_Transmit\_IT@{HAL\_SMBUS\_Master\_Transmit\_IT}}
\index{HAL\_SMBUS\_Master\_Transmit\_IT@{HAL\_SMBUS\_Master\_Transmit\_IT}!Non-\/Blocking mode Interrupt@{Non-\/Blocking mode Interrupt}}
\doxysubsubsection{\texorpdfstring{HAL\_SMBUS\_Master\_Transmit\_IT()}{HAL\_SMBUS\_Master\_Transmit\_IT()}}
{\footnotesize\ttfamily \mbox{\hyperlink{stm32f4xx__hal__def_8h_a63c0679d1cb8b8c684fbb0632743478f}{H\+A\+L\+\_\+\+Status\+Type\+Def}} H\+A\+L\+\_\+\+S\+M\+B\+U\+S\+\_\+\+Master\+\_\+\+Transmit\+\_\+\+IT (\begin{DoxyParamCaption}\item[{\mbox{\hyperlink{group__SMBUS__Exported__Types_ga297c39b0e8c36a57fe7d9ec98da79123}{S\+M\+B\+U\+S\+\_\+\+Handle\+Type\+Def}} $\ast$}]{hsmbus,  }\item[{uint16\+\_\+t}]{Dev\+Address,  }\item[{uint8\+\_\+t $\ast$}]{p\+Data,  }\item[{uint16\+\_\+t}]{Size,  }\item[{uint32\+\_\+t}]{Xfer\+Options }\end{DoxyParamCaption})}

\mbox{\Hypertarget{group__Non-Blocking__mode__Interrupt_ga989041d1840009faf569878c082b5a86}\label{group__Non-Blocking__mode__Interrupt_ga989041d1840009faf569878c082b5a86}} 
\index{Non-\/Blocking mode Interrupt@{Non-\/Blocking mode Interrupt}!HAL\_SMBUS\_Slave\_Receive\_IT@{HAL\_SMBUS\_Slave\_Receive\_IT}}
\index{HAL\_SMBUS\_Slave\_Receive\_IT@{HAL\_SMBUS\_Slave\_Receive\_IT}!Non-\/Blocking mode Interrupt@{Non-\/Blocking mode Interrupt}}
\doxysubsubsection{\texorpdfstring{HAL\_SMBUS\_Slave\_Receive\_IT()}{HAL\_SMBUS\_Slave\_Receive\_IT()}}
{\footnotesize\ttfamily \mbox{\hyperlink{stm32f4xx__hal__def_8h_a63c0679d1cb8b8c684fbb0632743478f}{H\+A\+L\+\_\+\+Status\+Type\+Def}} H\+A\+L\+\_\+\+S\+M\+B\+U\+S\+\_\+\+Slave\+\_\+\+Receive\+\_\+\+IT (\begin{DoxyParamCaption}\item[{\mbox{\hyperlink{group__SMBUS__Exported__Types_ga297c39b0e8c36a57fe7d9ec98da79123}{S\+M\+B\+U\+S\+\_\+\+Handle\+Type\+Def}} $\ast$}]{hsmbus,  }\item[{uint8\+\_\+t $\ast$}]{p\+Data,  }\item[{uint16\+\_\+t}]{Size,  }\item[{uint32\+\_\+t}]{Xfer\+Options }\end{DoxyParamCaption})}

\mbox{\Hypertarget{group__Non-Blocking__mode__Interrupt_gaed5ff89636397bfbc0d418b9044c1837}\label{group__Non-Blocking__mode__Interrupt_gaed5ff89636397bfbc0d418b9044c1837}} 
\index{Non-\/Blocking mode Interrupt@{Non-\/Blocking mode Interrupt}!HAL\_SMBUS\_Slave\_Transmit\_IT@{HAL\_SMBUS\_Slave\_Transmit\_IT}}
\index{HAL\_SMBUS\_Slave\_Transmit\_IT@{HAL\_SMBUS\_Slave\_Transmit\_IT}!Non-\/Blocking mode Interrupt@{Non-\/Blocking mode Interrupt}}
\doxysubsubsection{\texorpdfstring{HAL\_SMBUS\_Slave\_Transmit\_IT()}{HAL\_SMBUS\_Slave\_Transmit\_IT()}}
{\footnotesize\ttfamily \mbox{\hyperlink{stm32f4xx__hal__def_8h_a63c0679d1cb8b8c684fbb0632743478f}{H\+A\+L\+\_\+\+Status\+Type\+Def}} H\+A\+L\+\_\+\+S\+M\+B\+U\+S\+\_\+\+Slave\+\_\+\+Transmit\+\_\+\+IT (\begin{DoxyParamCaption}\item[{\mbox{\hyperlink{group__SMBUS__Exported__Types_ga297c39b0e8c36a57fe7d9ec98da79123}{S\+M\+B\+U\+S\+\_\+\+Handle\+Type\+Def}} $\ast$}]{hsmbus,  }\item[{uint8\+\_\+t $\ast$}]{p\+Data,  }\item[{uint16\+\_\+t}]{Size,  }\item[{uint32\+\_\+t}]{Xfer\+Options }\end{DoxyParamCaption})}

