

================================================================
== Vitis HLS Report for 'fiat_25519_carry_square_Pipeline_VITIS_LOOP_44_5'
================================================================
* Date:           Fri May 10 12:35:01 2024

* Version:        2023.1.1 (Build 3869133 on Jun 15 2023)
* Project:        D3
* Solution:       comb_11 (Vivado IP Flow Target)
* Product family: zynquplus
* Target device:  xczu9eg-ffvb1156-2-e


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  |  10.00 ns|  6.197 ns|     2.70 ns|
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+---------+
    |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
    |   min   |   max   |    min   |    max   | min | max |   Type  |
    +---------+---------+----------+----------+-----+-----+---------+
    |       13|       13|  0.130 us|  0.130 us|   13|   13|       no|
    +---------+---------+----------+----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +-------------------+---------+---------+----------+-----------+-----------+------+----------+
        |                   |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        |     Loop Name     |   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +-------------------+---------+---------+----------+-----------+-----------+------+----------+
        |- VITIS_LOOP_44_5  |       11|       11|         8|          1|          1|     5|       yes|
        +-------------------+---------+---------+----------+-----------+-----------+------+----------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 0
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 2
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 1, depth = 8


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 8
* Pipeline : 1
  Pipeline-0 : II = 1, D = 8, States = { 1 2 3 4 5 6 7 8 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 
3 --> 4 
4 --> 5 
5 --> 6 
6 --> 7 
7 --> 8 
8 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 2.02>
ST_1 : Operation 11 [1/1] (0.00ns)   --->   "%phi_mul20 = alloca i32 1"   --->   Operation 11 'alloca' 'phi_mul20' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 12 [1/1] (0.00ns)   --->   "%add8117 = alloca i32 1"   --->   Operation 12 'alloca' 'add8117' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 13 [1/1] (0.00ns)   --->   "%i_2 = alloca i32 1"   --->   Operation 13 'alloca' 'i_2' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 14 [1/1] (0.00ns)   --->   "%arg1_r_2_0_0263_reload_read = read i32 @_ssdm_op_Read.ap_auto.i32, i32 %arg1_r_2_0_0263_reload"   --->   Operation 14 'read' 'arg1_r_2_0_0263_reload_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 15 [1/1] (0.00ns)   --->   "%arg1_r_2_1_0264_reload_read = read i32 @_ssdm_op_Read.ap_auto.i32, i32 %arg1_r_2_1_0264_reload"   --->   Operation 15 'read' 'arg1_r_2_1_0264_reload_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 16 [1/1] (0.00ns)   --->   "%arg1_r_1_0_0259_reload_read = read i32 @_ssdm_op_Read.ap_auto.i32, i32 %arg1_r_1_0_0259_reload"   --->   Operation 16 'read' 'arg1_r_1_0_0259_reload_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 17 [1/1] (0.00ns)   --->   "%arg1_r_1_1_0260_reload_read = read i32 @_ssdm_op_Read.ap_auto.i32, i32 %arg1_r_1_1_0260_reload"   --->   Operation 17 'read' 'arg1_r_1_1_0260_reload_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 18 [1/1] (0.00ns)   --->   "%arg1_r_0_0255_reload_read = read i32 @_ssdm_op_Read.ap_auto.i32, i32 %arg1_r_0_0255_reload"   --->   Operation 18 'read' 'arg1_r_0_0255_reload_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 19 [1/1] (0.00ns)   --->   "%arg1_r_2_2_0265_cast_read = read i31 @_ssdm_op_Read.ap_auto.i31, i31 %arg1_r_2_2_0265_cast"   --->   Operation 19 'read' 'arg1_r_2_2_0265_cast_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 20 [1/1] (0.00ns)   --->   "%arg1_r_2_1_0264_cast_read = read i31 @_ssdm_op_Read.ap_auto.i31, i31 %arg1_r_2_1_0264_cast"   --->   Operation 20 'read' 'arg1_r_2_1_0264_cast_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 21 [1/1] (0.00ns)   --->   "%arg1_r_2_3_0266_cast_read = read i31 @_ssdm_op_Read.ap_auto.i31, i31 %arg1_r_2_3_0266_cast"   --->   Operation 21 'read' 'arg1_r_2_3_0266_cast_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 22 [1/1] (0.00ns)   --->   "%arg1_r_1_2_0261_cast_read = read i31 @_ssdm_op_Read.ap_auto.i31, i31 %arg1_r_1_2_0261_cast"   --->   Operation 22 'read' 'arg1_r_1_2_0261_cast_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 23 [1/1] (0.00ns)   --->   "%arg1_r_1_1_0260_cast_read = read i31 @_ssdm_op_Read.ap_auto.i31, i31 %arg1_r_1_1_0260_cast"   --->   Operation 23 'read' 'arg1_r_1_1_0260_cast_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 24 [1/1] (0.00ns)   --->   "%arg1_r_1_3_0262_cast_read = read i31 @_ssdm_op_Read.ap_auto.i31, i31 %arg1_r_1_3_0262_cast"   --->   Operation 24 'read' 'arg1_r_1_3_0262_cast_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 25 [1/1] (0.00ns)   --->   "%arg1_r_137_0256_reload_read = read i32 @_ssdm_op_Read.ap_auto.i32, i32 %arg1_r_137_0256_reload"   --->   Operation 25 'read' 'arg1_r_137_0256_reload_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 26 [1/1] (0.00ns)   --->   "%arg1_r_3_0258_reload_read = read i31 @_ssdm_op_Read.ap_auto.i31, i31 %arg1_r_3_0258_reload"   --->   Operation 26 'read' 'arg1_r_3_0258_reload_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 27 [1/1] (0.00ns)   --->   "%arg1_r_238_0257_reload_read = read i31 @_ssdm_op_Read.ap_auto.i31, i31 %arg1_r_238_0257_reload"   --->   Operation 27 'read' 'arg1_r_238_0257_reload_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 28 [1/1] (0.00ns)   --->   "%arr_load_3_read = read i64 @_ssdm_op_Read.ap_auto.i64, i64 %arr_load_3"   --->   Operation 28 'read' 'arr_load_3_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 29 [1/1] (0.00ns)   --->   "%empty = trunc i32 %arg1_r_137_0256_reload_read"   --->   Operation 29 'trunc' 'empty' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 30 [1/1] (0.42ns)   --->   "%store_ln0 = store i3 0, i3 %i_2"   --->   Operation 30 'store' 'store_ln0' <Predicate = true> <Delay = 0.42>
ST_1 : Operation 31 [1/1] (0.42ns)   --->   "%store_ln0 = store i64 %arr_load_3_read, i64 %add8117"   --->   Operation 31 'store' 'store_ln0' <Predicate = true> <Delay = 0.42>
ST_1 : Operation 32 [1/1] (0.42ns)   --->   "%store_ln0 = store i6 0, i6 %phi_mul20"   --->   Operation 32 'store' 'store_ln0' <Predicate = true> <Delay = 0.42>
ST_1 : Operation 33 [1/1] (0.00ns)   --->   "%br_ln0 = br void %for.inc82"   --->   Operation 33 'br' 'br_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 34 [1/1] (0.00ns)   --->   "%i = load i3 %i_2" [d3.cpp:44]   --->   Operation 34 'load' 'i' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 35 [1/1] (0.00ns)   --->   "%trunc_ln44 = trunc i3 %i" [d3.cpp:44]   --->   Operation 35 'trunc' 'trunc_ln44' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 36 [1/1] (0.67ns)   --->   "%icmp_ln44 = icmp_eq  i3 %i, i3 5" [d3.cpp:44]   --->   Operation 36 'icmp' 'icmp_ln44' <Predicate = true> <Delay = 0.67> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.67> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 37 [1/1] (0.67ns)   --->   "%add_ln44 = add i3 %i, i3 1" [d3.cpp:44]   --->   Operation 37 'add' 'add_ln44' <Predicate = true> <Delay = 0.67> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.67> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 38 [1/1] (0.00ns)   --->   "%br_ln44 = br i1 %icmp_ln44, void %for.inc82.split, void %VITIS_LOOP_54_7.exitStub" [d3.cpp:44]   --->   Operation 38 'br' 'br_ln44' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 39 [1/1] (0.00ns)   --->   "%zext_ln44 = zext i3 %i" [d3.cpp:44]   --->   Operation 39 'zext' 'zext_ln44' <Predicate = (!icmp_ln44)> <Delay = 0.00>
ST_1 : Operation 40 [1/1] (0.67ns)   --->   "%icmp_ln44_1 = icmp_ult  i3 %i, i3 3" [d3.cpp:44]   --->   Operation 40 'icmp' 'icmp_ln44_1' <Predicate = (!icmp_ln44)> <Delay = 0.67> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.67> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 41 [1/1] (0.54ns)   --->   "%add_ln44_1 = add i2 %trunc_ln44, i2 1" [d3.cpp:44]   --->   Operation 41 'add' 'add_ln44_1' <Predicate = (!icmp_ln44)> <Delay = 0.54> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.54> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 42 [1/1] (0.17ns)   --->   "%select_ln44 = select i1 %icmp_ln44_1, i2 %trunc_ln44, i2 %add_ln44_1" [d3.cpp:44]   --->   Operation 42 'select' 'select_ln44' <Predicate = (!icmp_ln44)> <Delay = 0.17> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.17> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_1 : Operation 43 [1/1] (0.79ns)   --->   "%empty_28 = sub i4 9, i4 %zext_ln44" [d3.cpp:44]   --->   Operation 43 'sub' 'empty_28' <Predicate = (!icmp_ln44)> <Delay = 0.79> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 44 [1/1] (0.00ns)   --->   "%zext_ln47 = zext i4 %empty_28" [d3.cpp:47]   --->   Operation 44 'zext' 'zext_ln47' <Predicate = (!icmp_ln44)> <Delay = 0.00>
ST_1 : Operation 45 [1/1] (1.23ns)   --->   "%mul_ln47 = mul i9 %zext_ln47, i9 22" [d3.cpp:47]   --->   Operation 45 'mul' 'mul_ln47' <Predicate = (!icmp_ln44)> <Delay = 1.23> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 1.23> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 46 [8/8] (0.78ns)   --->   "%urem_ln47 = urem i4 %empty_28, i4 3" [d3.cpp:47]   --->   Operation 46 'urem' 'urem_ln47' <Predicate = (!icmp_ln44)> <Delay = 0.78> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 7> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 47 [1/1] (0.00ns)   --->   "%trunc_ln50_2 = partselect i2 @_ssdm_op_PartSelect.i2.i9.i32.i32, i9 %mul_ln47, i32 6, i32 7" [d3.cpp:50]   --->   Operation 47 'partselect' 'trunc_ln50_2' <Predicate = (!icmp_ln44)> <Delay = 0.00>
ST_1 : Operation 48 [1/1] (0.42ns)   --->   "%store_ln44 = store i3 %add_ln44, i3 %i_2" [d3.cpp:44]   --->   Operation 48 'store' 'store_ln44' <Predicate = (!icmp_ln44)> <Delay = 0.42>

State 2 <SV = 1> <Delay = 0.78>
ST_2 : Operation 49 [7/8] (0.78ns)   --->   "%urem_ln47 = urem i4 %empty_28, i4 3" [d3.cpp:47]   --->   Operation 49 'urem' 'urem_ln47' <Predicate = true> <Delay = 0.78> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 7> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 3 <SV = 2> <Delay = 0.78>
ST_3 : Operation 50 [6/8] (0.78ns)   --->   "%urem_ln47 = urem i4 %empty_28, i4 3" [d3.cpp:47]   --->   Operation 50 'urem' 'urem_ln47' <Predicate = true> <Delay = 0.78> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 7> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 4 <SV = 3> <Delay = 0.78>
ST_4 : Operation 51 [5/8] (0.78ns)   --->   "%urem_ln47 = urem i4 %empty_28, i4 3" [d3.cpp:47]   --->   Operation 51 'urem' 'urem_ln47' <Predicate = true> <Delay = 0.78> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 7> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 5 <SV = 4> <Delay = 0.78>
ST_5 : Operation 52 [4/8] (0.78ns)   --->   "%urem_ln47 = urem i4 %empty_28, i4 3" [d3.cpp:47]   --->   Operation 52 'urem' 'urem_ln47' <Predicate = true> <Delay = 0.78> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 7> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 6 <SV = 5> <Delay = 0.78>
ST_6 : Operation 53 [3/8] (0.78ns)   --->   "%urem_ln47 = urem i4 %empty_28, i4 3" [d3.cpp:47]   --->   Operation 53 'urem' 'urem_ln47' <Predicate = true> <Delay = 0.78> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 7> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 7 <SV = 6> <Delay = 0.78>
ST_7 : Operation 54 [2/8] (0.78ns)   --->   "%urem_ln47 = urem i4 %empty_28, i4 3" [d3.cpp:47]   --->   Operation 54 'urem' 'urem_ln47' <Predicate = true> <Delay = 0.78> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 7> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 80 [1/1] (0.00ns)   --->   "%add8117_load_1 = load i64 %add8117"   --->   Operation 80 'load' 'add8117_load_1' <Predicate = (icmp_ln44)> <Delay = 0.00>
ST_7 : Operation 81 [1/1] (0.00ns)   --->   "%write_ln0 = write void @_ssdm_op_Write.ap_auto.i64P0A, i64 %add8117_out, i64 %add8117_load_1"   --->   Operation 81 'write' 'write_ln0' <Predicate = (icmp_ln44)> <Delay = 0.00>
ST_7 : Operation 82 [1/1] (0.00ns)   --->   "%ret_ln0 = ret"   --->   Operation 82 'ret' 'ret_ln0' <Predicate = (icmp_ln44)> <Delay = 0.00>

State 8 <SV = 7> <Delay = 6.19>
ST_8 : Operation 55 [1/1] (0.00ns)   --->   "%phi_mul20_load = load i6 %phi_mul20" [d3.cpp:50]   --->   Operation 55 'load' 'phi_mul20_load' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 56 [1/1] (0.00ns)   --->   "%add8117_load = load i64 %add8117" [d3.cpp:50]   --->   Operation 56 'load' 'add8117_load' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 57 [1/1] (0.00ns)   --->   "%specpipeline_ln46 = specpipeline void @_ssdm_op_SpecPipeline, i32 1, i32 0, i32 0, i32 0, void @empty_3" [d3.cpp:46]   --->   Operation 57 'specpipeline' 'specpipeline_ln46' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 58 [1/1] (0.00ns)   --->   "%speclooptripcount_ln44 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64 5, i64 5, i64 5" [d3.cpp:44]   --->   Operation 58 'speclooptripcount' 'speclooptripcount_ln44' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 59 [1/1] (0.00ns)   --->   "%specloopname_ln44 = specloopname void @_ssdm_op_SpecLoopName, void @empty_9" [d3.cpp:44]   --->   Operation 59 'specloopname' 'specloopname_ln44' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 60 [1/1] (0.78ns)   --->   "%add_ln44_2 = add i6 %phi_mul20_load, i6 11" [d3.cpp:44]   --->   Operation 60 'add' 'add_ln44_2' <Predicate = true> <Delay = 0.78> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 61 [1/8] (0.78ns)   --->   "%urem_ln47 = urem i4 %empty_28, i4 3" [d3.cpp:47]   --->   Operation 61 'urem' 'urem_ln47' <Predicate = true> <Delay = 0.78> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 7> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 62 [1/1] (0.00ns)   --->   "%trunc_ln50 = trunc i2 %urem_ln47" [d3.cpp:50]   --->   Operation 62 'trunc' 'trunc_ln50' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 63 [1/1] (0.00ns)   --->   "%tmp = bitselect i1 @_ssdm_op_BitSelect.i1.i6.i32, i6 %phi_mul20_load, i32 5" [d3.cpp:50]   --->   Operation 63 'bitselect' 'tmp' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 64 [1/1] (0.44ns)   --->   "%select_ln50 = select i1 %tmp, i32 %arg1_r_137_0256_reload_read, i32 %arg1_r_0_0255_reload_read" [d3.cpp:50]   --->   Operation 64 'select' 'select_ln50' <Predicate = true> <Delay = 0.44> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.44> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_8 : Operation 65 [1/1] (0.44ns)   --->   "%select_ln50_1 = select i1 %tmp, i32 %arg1_r_1_1_0260_reload_read, i32 %arg1_r_1_0_0259_reload_read" [d3.cpp:50]   --->   Operation 65 'select' 'select_ln50_1' <Predicate = true> <Delay = 0.44> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.44> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_8 : Operation 66 [1/1] (0.44ns)   --->   "%select_ln50_2 = select i1 %tmp, i32 %arg1_r_2_1_0264_reload_read, i32 %arg1_r_2_0_0263_reload_read" [d3.cpp:50]   --->   Operation 66 'select' 'select_ln50_2' <Predicate = true> <Delay = 0.44> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.44> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_8 : Operation 67 [1/1] (0.47ns)   --->   "%tmp_6 = mux i32 @_ssdm_op_Mux.ap_auto.3i32.i2, i32 %select_ln50, i32 %select_ln50_1, i32 %select_ln50_2, i2 %select_ln44" [d3.cpp:50]   --->   Operation 67 'mux' 'tmp_6' <Predicate = true> <Delay = 0.47> <CoreInst = "Multiplexer">   --->   Core 76 'Multiplexer' <Latency = 0> <II = 1> <Delay = 0.47> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 68 [1/1] (0.00ns)   --->   "%zext_ln50 = zext i32 %tmp_6" [d3.cpp:50]   --->   Operation 68 'zext' 'zext_ln50' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 69 [1/1] (0.52ns)   --->   "%phi_ln50_3 = mux i31 @_ssdm_op_Mux.ap_auto.4i31.i2, i31 %arg1_r_3_0258_reload_read, i31 %empty, i31 %arg1_r_238_0257_reload_read, i31 %arg1_r_3_0258_reload_read, i2 %trunc_ln50_2" [d3.cpp:50]   --->   Operation 69 'mux' 'phi_ln50_3' <Predicate = true> <Delay = 0.52> <CoreInst = "Multiplexer">   --->   Core 76 'Multiplexer' <Latency = 0> <II = 1> <Delay = 0.52> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 70 [1/1] (0.52ns)   --->   "%phi_ln50_1 = mux i31 @_ssdm_op_Mux.ap_auto.4i31.i2, i31 %arg1_r_1_3_0262_cast_read, i31 %arg1_r_1_1_0260_cast_read, i31 %arg1_r_1_2_0261_cast_read, i31 %arg1_r_1_3_0262_cast_read, i2 %trunc_ln50_2" [d3.cpp:50]   --->   Operation 70 'mux' 'phi_ln50_1' <Predicate = true> <Delay = 0.52> <CoreInst = "Multiplexer">   --->   Core 76 'Multiplexer' <Latency = 0> <II = 1> <Delay = 0.52> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 71 [1/1] (0.52ns)   --->   "%phi_ln50_2 = mux i31 @_ssdm_op_Mux.ap_auto.4i31.i2, i31 %arg1_r_2_3_0266_cast_read, i31 %arg1_r_2_1_0264_cast_read, i31 %arg1_r_2_2_0265_cast_read, i31 %arg1_r_2_3_0266_cast_read, i2 %trunc_ln50_2" [d3.cpp:50]   --->   Operation 71 'mux' 'phi_ln50_2' <Predicate = true> <Delay = 0.52> <CoreInst = "Multiplexer">   --->   Core 76 'Multiplexer' <Latency = 0> <II = 1> <Delay = 0.52> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 72 [1/1] (0.47ns)   --->   "%tmp_7 = mux i31 @_ssdm_op_Mux.ap_auto.3i31.i2, i31 %phi_ln50_3, i31 %phi_ln50_1, i31 %phi_ln50_2, i2 %trunc_ln50" [d3.cpp:50]   --->   Operation 72 'mux' 'tmp_7' <Predicate = true> <Delay = 0.47> <CoreInst = "Multiplexer">   --->   Core 76 'Multiplexer' <Latency = 0> <II = 1> <Delay = 0.47> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 73 [1/1] (0.00ns)   --->   "%shl_ln6 = bitconcatenate i32 @_ssdm_op_BitConcatenate.i32.i31.i1, i31 %tmp_7, i1 0" [d3.cpp:50]   --->   Operation 73 'bitconcatenate' 'shl_ln6' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 74 [1/1] (0.00ns)   --->   "%zext_ln50_1 = zext i32 %shl_ln6" [d3.cpp:50]   --->   Operation 74 'zext' 'zext_ln50_1' <Predicate = true> <Delay = 0.00>
ST_8 : [1/1] (0.81ns)   --->   Input mux for Operation 75 '%mul_ln50 = mul i64 %zext_ln50_1, i64 %zext_ln50'
ST_8 : Operation 75 [1/1] (2.60ns)   --->   "%mul_ln50 = mul i64 %zext_ln50_1, i64 %zext_ln50" [d3.cpp:50]   --->   Operation 75 'mul' 'mul_ln50' <Predicate = true> <Delay = 2.60> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 3.42> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 76 [1/1] (1.08ns)   --->   "%add_ln50 = add i64 %mul_ln50, i64 %add8117_load" [d3.cpp:50]   --->   Operation 76 'add' 'add_ln50' <Predicate = true> <Delay = 1.08> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.08> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 77 [1/1] (0.42ns)   --->   "%store_ln44 = store i64 %add_ln50, i64 %add8117" [d3.cpp:44]   --->   Operation 77 'store' 'store_ln44' <Predicate = true> <Delay = 0.42>
ST_8 : Operation 78 [1/1] (0.42ns)   --->   "%store_ln44 = store i6 %add_ln44_2, i6 %phi_mul20" [d3.cpp:44]   --->   Operation 78 'store' 'store_ln44' <Predicate = true> <Delay = 0.42>
ST_8 : Operation 79 [1/1] (0.00ns)   --->   "%br_ln44 = br void %for.inc82" [d3.cpp:44]   --->   Operation 79 'br' 'br_ln44' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Binding
============================================================
STG Binding: 
---------------- STG Properties BEGIN ----------------
- Is combinational: 0
- Is one-state seq: 0
- Is datapath-only: 0
- Is pipelined: 0
- Is top level: 0
Port [ Return ] is wired: 1; IO mode=ap_ctrl_hs:ce=0
Port [ arr_load_3]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ arg1_r_238_0257_reload]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ arg1_r_3_0258_reload]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ arg1_r_137_0256_reload]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ arg1_r_1_3_0262_cast]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ arg1_r_1_1_0260_cast]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ arg1_r_1_2_0261_cast]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ arg1_r_2_3_0266_cast]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ arg1_r_2_1_0264_cast]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ arg1_r_2_2_0265_cast]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ arg1_r_0_0255_reload]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ arg1_r_1_1_0260_reload]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ arg1_r_1_0_0259_reload]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ arg1_r_2_1_0264_reload]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ arg1_r_2_0_0263_reload]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ add8117_out]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=0; pingpong=0; private_global=0; IO mode=ap_vld:ce=0
---------------- STG Properties END ------------------

---------------- Datapath Model BEGIN ----------------

<LifeTime>
<method=bitvector/>
phi_mul20                   (alloca           ) [ 011111111]
add8117                     (alloca           ) [ 011111111]
i_2                         (alloca           ) [ 010000000]
arg1_r_2_0_0263_reload_read (read             ) [ 011111111]
arg1_r_2_1_0264_reload_read (read             ) [ 011111111]
arg1_r_1_0_0259_reload_read (read             ) [ 011111111]
arg1_r_1_1_0260_reload_read (read             ) [ 011111111]
arg1_r_0_0255_reload_read   (read             ) [ 011111111]
arg1_r_2_2_0265_cast_read   (read             ) [ 011111111]
arg1_r_2_1_0264_cast_read   (read             ) [ 011111111]
arg1_r_2_3_0266_cast_read   (read             ) [ 011111111]
arg1_r_1_2_0261_cast_read   (read             ) [ 011111111]
arg1_r_1_1_0260_cast_read   (read             ) [ 011111111]
arg1_r_1_3_0262_cast_read   (read             ) [ 011111111]
arg1_r_137_0256_reload_read (read             ) [ 011111111]
arg1_r_3_0258_reload_read   (read             ) [ 011111111]
arg1_r_238_0257_reload_read (read             ) [ 011111111]
arr_load_3_read             (read             ) [ 000000000]
empty                       (trunc            ) [ 011111111]
store_ln0                   (store            ) [ 000000000]
store_ln0                   (store            ) [ 000000000]
store_ln0                   (store            ) [ 000000000]
br_ln0                      (br               ) [ 000000000]
i                           (load             ) [ 000000000]
trunc_ln44                  (trunc            ) [ 000000000]
icmp_ln44                   (icmp             ) [ 011111110]
add_ln44                    (add              ) [ 000000000]
br_ln44                     (br               ) [ 000000000]
zext_ln44                   (zext             ) [ 000000000]
icmp_ln44_1                 (icmp             ) [ 000000000]
add_ln44_1                  (add              ) [ 000000000]
select_ln44                 (select           ) [ 011111111]
empty_28                    (sub              ) [ 011111111]
zext_ln47                   (zext             ) [ 000000000]
mul_ln47                    (mul              ) [ 000000000]
trunc_ln50_2                (partselect       ) [ 011111111]
store_ln44                  (store            ) [ 000000000]
phi_mul20_load              (load             ) [ 000000000]
add8117_load                (load             ) [ 000000000]
specpipeline_ln46           (specpipeline     ) [ 000000000]
speclooptripcount_ln44      (speclooptripcount) [ 000000000]
specloopname_ln44           (specloopname     ) [ 000000000]
add_ln44_2                  (add              ) [ 000000000]
urem_ln47                   (urem             ) [ 000000000]
trunc_ln50                  (trunc            ) [ 000000000]
tmp                         (bitselect        ) [ 000000000]
select_ln50                 (select           ) [ 000000000]
select_ln50_1               (select           ) [ 000000000]
select_ln50_2               (select           ) [ 000000000]
tmp_6                       (mux              ) [ 000000000]
zext_ln50                   (zext             ) [ 000000000]
phi_ln50_3                  (mux              ) [ 000000000]
phi_ln50_1                  (mux              ) [ 000000000]
phi_ln50_2                  (mux              ) [ 000000000]
tmp_7                       (mux              ) [ 000000000]
shl_ln6                     (bitconcatenate   ) [ 000000000]
zext_ln50_1                 (zext             ) [ 000000000]
mul_ln50                    (mul              ) [ 000000000]
add_ln50                    (add              ) [ 000000000]
store_ln44                  (store            ) [ 000000000]
store_ln44                  (store            ) [ 000000000]
br_ln44                     (br               ) [ 000000000]
add8117_load_1              (load             ) [ 000000000]
write_ln0                   (write            ) [ 000000000]
ret_ln0                     (ret              ) [ 000000000]
</LifeTime>

<model>

<comp_list>
<comp id="0" class="1000" name="arr_load_3">
<pin_list>
<pin id="1" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="arr_load_3"/></StgValue>
</bind>
</comp>

<comp id="2" class="1000" name="arg1_r_238_0257_reload">
<pin_list>
<pin id="3" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="arg1_r_238_0257_reload"/></StgValue>
</bind>
</comp>

<comp id="4" class="1000" name="arg1_r_3_0258_reload">
<pin_list>
<pin id="5" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="arg1_r_3_0258_reload"/></StgValue>
</bind>
</comp>

<comp id="6" class="1000" name="arg1_r_137_0256_reload">
<pin_list>
<pin id="7" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="arg1_r_137_0256_reload"/></StgValue>
</bind>
</comp>

<comp id="8" class="1000" name="arg1_r_1_3_0262_cast">
<pin_list>
<pin id="9" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="arg1_r_1_3_0262_cast"/></StgValue>
</bind>
</comp>

<comp id="10" class="1000" name="arg1_r_1_1_0260_cast">
<pin_list>
<pin id="11" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="arg1_r_1_1_0260_cast"/></StgValue>
</bind>
</comp>

<comp id="12" class="1000" name="arg1_r_1_2_0261_cast">
<pin_list>
<pin id="13" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="arg1_r_1_2_0261_cast"/></StgValue>
</bind>
</comp>

<comp id="14" class="1000" name="arg1_r_2_3_0266_cast">
<pin_list>
<pin id="15" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="arg1_r_2_3_0266_cast"/></StgValue>
</bind>
</comp>

<comp id="16" class="1000" name="arg1_r_2_1_0264_cast">
<pin_list>
<pin id="17" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="arg1_r_2_1_0264_cast"/></StgValue>
</bind>
</comp>

<comp id="18" class="1000" name="arg1_r_2_2_0265_cast">
<pin_list>
<pin id="19" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="arg1_r_2_2_0265_cast"/></StgValue>
</bind>
</comp>

<comp id="20" class="1000" name="arg1_r_0_0255_reload">
<pin_list>
<pin id="21" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="arg1_r_0_0255_reload"/></StgValue>
</bind>
</comp>

<comp id="22" class="1000" name="arg1_r_1_1_0260_reload">
<pin_list>
<pin id="23" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="arg1_r_1_1_0260_reload"/></StgValue>
</bind>
</comp>

<comp id="24" class="1000" name="arg1_r_1_0_0259_reload">
<pin_list>
<pin id="25" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="arg1_r_1_0_0259_reload"/></StgValue>
</bind>
</comp>

<comp id="26" class="1000" name="arg1_r_2_1_0264_reload">
<pin_list>
<pin id="27" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="arg1_r_2_1_0264_reload"/></StgValue>
</bind>
</comp>

<comp id="28" class="1000" name="arg1_r_2_0_0263_reload">
<pin_list>
<pin id="29" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="arg1_r_2_0_0263_reload"/></StgValue>
</bind>
</comp>

<comp id="30" class="1000" name="add8117_out">
<pin_list>
<pin id="31" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="add8117_out"/></StgValue>
</bind>
</comp>

<comp id="32" class="1001" name="const_32">
<pin_list>
<pin id="33" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="34" class="1001" name="const_34">
<pin_list>
<pin id="35" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_auto.i32"/></StgValue>
</bind>
</comp>

<comp id="36" class="1001" name="const_36">
<pin_list>
<pin id="37" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_auto.i31"/></StgValue>
</bind>
</comp>

<comp id="38" class="1001" name="const_38">
<pin_list>
<pin id="39" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_auto.i64"/></StgValue>
</bind>
</comp>

<comp id="40" class="1001" name="const_40">
<pin_list>
<pin id="41" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="42" class="1001" name="const_42">
<pin_list>
<pin id="43" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="44" class="1001" name="const_44">
<pin_list>
<pin id="45" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="46" class="1001" name="const_46">
<pin_list>
<pin id="47" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="48" class="1001" name="const_48">
<pin_list>
<pin id="49" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="50" class="1001" name="const_50">
<pin_list>
<pin id="51" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="52" class="1001" name="const_52">
<pin_list>
<pin id="53" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="54" class="1001" name="const_54">
<pin_list>
<pin id="55" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="56" class="1001" name="const_56">
<pin_list>
<pin id="57" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="58" class="1001" name="const_58">
<pin_list>
<pin id="59" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i2.i9.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="60" class="1001" name="const_60">
<pin_list>
<pin id="61" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="62" class="1001" name="const_62">
<pin_list>
<pin id="63" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="64" class="1001" name="const_64">
<pin_list>
<pin id="65" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecPipeline"/></StgValue>
</bind>
</comp>

<comp id="66" class="1001" name="const_66">
<pin_list>
<pin id="67" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="68" class="1001" name="const_68">
<pin_list>
<pin id="69" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_3"/></StgValue>
</bind>
</comp>

<comp id="70" class="1001" name="const_70">
<pin_list>
<pin id="71" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopTripCount"/></StgValue>
</bind>
</comp>

<comp id="72" class="1001" name="const_72">
<pin_list>
<pin id="73" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="74" class="1001" name="const_74">
<pin_list>
<pin id="75" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopName"/></StgValue>
</bind>
</comp>

<comp id="76" class="1001" name="const_76">
<pin_list>
<pin id="77" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_9"/></StgValue>
</bind>
</comp>

<comp id="78" class="1001" name="const_78">
<pin_list>
<pin id="79" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="80" class="1001" name="const_80">
<pin_list>
<pin id="81" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitSelect.i1.i6.i32"/></StgValue>
</bind>
</comp>

<comp id="82" class="1001" name="const_82">
<pin_list>
<pin id="83" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="84" class="1001" name="const_84">
<pin_list>
<pin id="85" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Mux.ap_auto.3i32.i2"/></StgValue>
</bind>
</comp>

<comp id="86" class="1001" name="const_86">
<pin_list>
<pin id="87" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Mux.ap_auto.4i31.i2"/></StgValue>
</bind>
</comp>

<comp id="88" class="1001" name="const_88">
<pin_list>
<pin id="89" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Mux.ap_auto.3i31.i2"/></StgValue>
</bind>
</comp>

<comp id="90" class="1001" name="const_90">
<pin_list>
<pin id="91" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i32.i31.i1"/></StgValue>
</bind>
</comp>

<comp id="92" class="1001" name="const_92">
<pin_list>
<pin id="93" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="94" class="1001" name="const_94">
<pin_list>
<pin id="95" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Write.ap_auto.i64P0A"/></StgValue>
</bind>
</comp>

<comp id="96" class="1004" name="phi_mul20_fu_96">
<pin_list>
<pin id="97" dir="0" index="0" bw="1" slack="0"/>
<pin id="98" dir="1" index="1" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="phi_mul20/1 "/>
</bind>
</comp>

<comp id="100" class="1004" name="add8117_fu_100">
<pin_list>
<pin id="101" dir="0" index="0" bw="1" slack="0"/>
<pin id="102" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="add8117/1 "/>
</bind>
</comp>

<comp id="104" class="1004" name="i_2_fu_104">
<pin_list>
<pin id="105" dir="0" index="0" bw="1" slack="0"/>
<pin id="106" dir="1" index="1" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="i_2/1 "/>
</bind>
</comp>

<comp id="108" class="1004" name="arg1_r_2_0_0263_reload_read_read_fu_108">
<pin_list>
<pin id="109" dir="0" index="0" bw="32" slack="0"/>
<pin id="110" dir="0" index="1" bw="32" slack="0"/>
<pin id="111" dir="1" index="2" bw="32" slack="7"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="arg1_r_2_0_0263_reload_read/1 "/>
</bind>
</comp>

<comp id="114" class="1004" name="arg1_r_2_1_0264_reload_read_read_fu_114">
<pin_list>
<pin id="115" dir="0" index="0" bw="32" slack="0"/>
<pin id="116" dir="0" index="1" bw="32" slack="0"/>
<pin id="117" dir="1" index="2" bw="32" slack="7"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="arg1_r_2_1_0264_reload_read/1 "/>
</bind>
</comp>

<comp id="120" class="1004" name="arg1_r_1_0_0259_reload_read_read_fu_120">
<pin_list>
<pin id="121" dir="0" index="0" bw="32" slack="0"/>
<pin id="122" dir="0" index="1" bw="32" slack="0"/>
<pin id="123" dir="1" index="2" bw="32" slack="7"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="arg1_r_1_0_0259_reload_read/1 "/>
</bind>
</comp>

<comp id="126" class="1004" name="arg1_r_1_1_0260_reload_read_read_fu_126">
<pin_list>
<pin id="127" dir="0" index="0" bw="32" slack="0"/>
<pin id="128" dir="0" index="1" bw="32" slack="0"/>
<pin id="129" dir="1" index="2" bw="32" slack="7"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="arg1_r_1_1_0260_reload_read/1 "/>
</bind>
</comp>

<comp id="132" class="1004" name="arg1_r_0_0255_reload_read_read_fu_132">
<pin_list>
<pin id="133" dir="0" index="0" bw="32" slack="0"/>
<pin id="134" dir="0" index="1" bw="32" slack="0"/>
<pin id="135" dir="1" index="2" bw="32" slack="7"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="arg1_r_0_0255_reload_read/1 "/>
</bind>
</comp>

<comp id="138" class="1004" name="arg1_r_2_2_0265_cast_read_read_fu_138">
<pin_list>
<pin id="139" dir="0" index="0" bw="31" slack="0"/>
<pin id="140" dir="0" index="1" bw="31" slack="0"/>
<pin id="141" dir="1" index="2" bw="31" slack="7"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="arg1_r_2_2_0265_cast_read/1 "/>
</bind>
</comp>

<comp id="144" class="1004" name="arg1_r_2_1_0264_cast_read_read_fu_144">
<pin_list>
<pin id="145" dir="0" index="0" bw="31" slack="0"/>
<pin id="146" dir="0" index="1" bw="31" slack="0"/>
<pin id="147" dir="1" index="2" bw="31" slack="7"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="arg1_r_2_1_0264_cast_read/1 "/>
</bind>
</comp>

<comp id="150" class="1004" name="arg1_r_2_3_0266_cast_read_read_fu_150">
<pin_list>
<pin id="151" dir="0" index="0" bw="31" slack="0"/>
<pin id="152" dir="0" index="1" bw="31" slack="0"/>
<pin id="153" dir="1" index="2" bw="31" slack="7"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="arg1_r_2_3_0266_cast_read/1 "/>
</bind>
</comp>

<comp id="156" class="1004" name="arg1_r_1_2_0261_cast_read_read_fu_156">
<pin_list>
<pin id="157" dir="0" index="0" bw="31" slack="0"/>
<pin id="158" dir="0" index="1" bw="31" slack="0"/>
<pin id="159" dir="1" index="2" bw="31" slack="7"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="arg1_r_1_2_0261_cast_read/1 "/>
</bind>
</comp>

<comp id="162" class="1004" name="arg1_r_1_1_0260_cast_read_read_fu_162">
<pin_list>
<pin id="163" dir="0" index="0" bw="31" slack="0"/>
<pin id="164" dir="0" index="1" bw="31" slack="0"/>
<pin id="165" dir="1" index="2" bw="31" slack="7"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="arg1_r_1_1_0260_cast_read/1 "/>
</bind>
</comp>

<comp id="168" class="1004" name="arg1_r_1_3_0262_cast_read_read_fu_168">
<pin_list>
<pin id="169" dir="0" index="0" bw="31" slack="0"/>
<pin id="170" dir="0" index="1" bw="31" slack="0"/>
<pin id="171" dir="1" index="2" bw="31" slack="7"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="arg1_r_1_3_0262_cast_read/1 "/>
</bind>
</comp>

<comp id="174" class="1004" name="arg1_r_137_0256_reload_read_read_fu_174">
<pin_list>
<pin id="175" dir="0" index="0" bw="32" slack="0"/>
<pin id="176" dir="0" index="1" bw="32" slack="0"/>
<pin id="177" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="arg1_r_137_0256_reload_read/1 "/>
</bind>
</comp>

<comp id="180" class="1004" name="arg1_r_3_0258_reload_read_read_fu_180">
<pin_list>
<pin id="181" dir="0" index="0" bw="31" slack="0"/>
<pin id="182" dir="0" index="1" bw="31" slack="0"/>
<pin id="183" dir="1" index="2" bw="31" slack="7"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="arg1_r_3_0258_reload_read/1 "/>
</bind>
</comp>

<comp id="186" class="1004" name="arg1_r_238_0257_reload_read_read_fu_186">
<pin_list>
<pin id="187" dir="0" index="0" bw="31" slack="0"/>
<pin id="188" dir="0" index="1" bw="31" slack="0"/>
<pin id="189" dir="1" index="2" bw="31" slack="7"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="arg1_r_238_0257_reload_read/1 "/>
</bind>
</comp>

<comp id="192" class="1004" name="arr_load_3_read_read_fu_192">
<pin_list>
<pin id="193" dir="0" index="0" bw="64" slack="0"/>
<pin id="194" dir="0" index="1" bw="64" slack="0"/>
<pin id="195" dir="1" index="2" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="arr_load_3_read/1 "/>
</bind>
</comp>

<comp id="198" class="1004" name="write_ln0_write_fu_198">
<pin_list>
<pin id="199" dir="0" index="0" bw="0" slack="0"/>
<pin id="200" dir="0" index="1" bw="64" slack="0"/>
<pin id="201" dir="0" index="2" bw="64" slack="0"/>
<pin id="202" dir="1" index="3" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="write(1151) " fcode="write"/>
<opset="write_ln0/7 "/>
</bind>
</comp>

<comp id="205" class="1004" name="mul_ln50_fu_205">
<pin_list>
<pin id="206" dir="0" index="0" bw="32" slack="0"/>
<pin id="207" dir="0" index="1" bw="32" slack="0"/>
<pin id="208" dir="1" index="2" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="mul(12) " fcode="mul"/>
<opset="mul_ln50/8 "/>
</bind>
</comp>

<comp id="209" class="1004" name="empty_fu_209">
<pin_list>
<pin id="210" dir="0" index="0" bw="32" slack="0"/>
<pin id="211" dir="1" index="1" bw="31" slack="7"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="empty/1 "/>
</bind>
</comp>

<comp id="213" class="1004" name="store_ln0_store_fu_213">
<pin_list>
<pin id="214" dir="0" index="0" bw="1" slack="0"/>
<pin id="215" dir="0" index="1" bw="3" slack="0"/>
<pin id="216" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln0/1 "/>
</bind>
</comp>

<comp id="218" class="1004" name="store_ln0_store_fu_218">
<pin_list>
<pin id="219" dir="0" index="0" bw="64" slack="0"/>
<pin id="220" dir="0" index="1" bw="64" slack="0"/>
<pin id="221" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln0/1 "/>
</bind>
</comp>

<comp id="223" class="1004" name="store_ln0_store_fu_223">
<pin_list>
<pin id="224" dir="0" index="0" bw="1" slack="0"/>
<pin id="225" dir="0" index="1" bw="6" slack="0"/>
<pin id="226" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln0/1 "/>
</bind>
</comp>

<comp id="228" class="1004" name="i_load_fu_228">
<pin_list>
<pin id="229" dir="0" index="0" bw="3" slack="0"/>
<pin id="230" dir="1" index="1" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="i/1 "/>
</bind>
</comp>

<comp id="231" class="1004" name="trunc_ln44_fu_231">
<pin_list>
<pin id="232" dir="0" index="0" bw="3" slack="0"/>
<pin id="233" dir="1" index="1" bw="2" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln44/1 "/>
</bind>
</comp>

<comp id="235" class="1004" name="icmp_ln44_fu_235">
<pin_list>
<pin id="236" dir="0" index="0" bw="3" slack="0"/>
<pin id="237" dir="0" index="1" bw="3" slack="0"/>
<pin id="238" dir="1" index="2" bw="1" slack="6"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln44/1 "/>
</bind>
</comp>

<comp id="241" class="1004" name="add_ln44_fu_241">
<pin_list>
<pin id="242" dir="0" index="0" bw="3" slack="0"/>
<pin id="243" dir="0" index="1" bw="1" slack="0"/>
<pin id="244" dir="1" index="2" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln44/1 "/>
</bind>
</comp>

<comp id="247" class="1004" name="zext_ln44_fu_247">
<pin_list>
<pin id="248" dir="0" index="0" bw="3" slack="0"/>
<pin id="249" dir="1" index="1" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln44/1 "/>
</bind>
</comp>

<comp id="251" class="1004" name="icmp_ln44_1_fu_251">
<pin_list>
<pin id="252" dir="0" index="0" bw="3" slack="0"/>
<pin id="253" dir="0" index="1" bw="3" slack="0"/>
<pin id="254" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln44_1/1 "/>
</bind>
</comp>

<comp id="257" class="1004" name="add_ln44_1_fu_257">
<pin_list>
<pin id="258" dir="0" index="0" bw="2" slack="0"/>
<pin id="259" dir="0" index="1" bw="1" slack="0"/>
<pin id="260" dir="1" index="2" bw="2" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln44_1/1 "/>
</bind>
</comp>

<comp id="263" class="1004" name="select_ln44_fu_263">
<pin_list>
<pin id="264" dir="0" index="0" bw="1" slack="0"/>
<pin id="265" dir="0" index="1" bw="2" slack="0"/>
<pin id="266" dir="0" index="2" bw="2" slack="0"/>
<pin id="267" dir="1" index="3" bw="2" slack="7"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln44/1 "/>
</bind>
</comp>

<comp id="271" class="1004" name="empty_28_fu_271">
<pin_list>
<pin id="272" dir="0" index="0" bw="4" slack="0"/>
<pin id="273" dir="0" index="1" bw="3" slack="0"/>
<pin id="274" dir="1" index="2" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="sub(10) " fcode="sub"/>
<opset="empty_28/1 "/>
</bind>
</comp>

<comp id="277" class="1004" name="zext_ln47_fu_277">
<pin_list>
<pin id="278" dir="0" index="0" bw="4" slack="0"/>
<pin id="279" dir="1" index="1" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln47/1 "/>
</bind>
</comp>

<comp id="281" class="1004" name="mul_ln47_fu_281">
<pin_list>
<pin id="282" dir="0" index="0" bw="4" slack="0"/>
<pin id="283" dir="0" index="1" bw="6" slack="0"/>
<pin id="284" dir="1" index="2" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="mul(12) " fcode="mul"/>
<opset="mul_ln47/1 "/>
</bind>
</comp>

<comp id="287" class="1004" name="grp_fu_287">
<pin_list>
<pin id="288" dir="0" index="0" bw="4" slack="0"/>
<pin id="289" dir="0" index="1" bw="3" slack="0"/>
<pin id="290" dir="1" index="2" bw="2" slack="0"/>
</pin_list>
<bind>
<opcode="urem(17) " fcode="urem"/>
<opset="urem_ln47/1 "/>
</bind>
</comp>

<comp id="293" class="1004" name="trunc_ln50_2_fu_293">
<pin_list>
<pin id="294" dir="0" index="0" bw="2" slack="0"/>
<pin id="295" dir="0" index="1" bw="9" slack="0"/>
<pin id="296" dir="0" index="2" bw="4" slack="0"/>
<pin id="297" dir="0" index="3" bw="4" slack="0"/>
<pin id="298" dir="1" index="4" bw="2" slack="7"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="trunc_ln50_2/1 "/>
</bind>
</comp>

<comp id="303" class="1004" name="store_ln44_store_fu_303">
<pin_list>
<pin id="304" dir="0" index="0" bw="3" slack="0"/>
<pin id="305" dir="0" index="1" bw="3" slack="0"/>
<pin id="306" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln44/1 "/>
</bind>
</comp>

<comp id="308" class="1004" name="phi_mul20_load_load_fu_308">
<pin_list>
<pin id="309" dir="0" index="0" bw="6" slack="7"/>
<pin id="310" dir="1" index="1" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="phi_mul20_load/8 "/>
</bind>
</comp>

<comp id="311" class="1004" name="add8117_load_load_fu_311">
<pin_list>
<pin id="312" dir="0" index="0" bw="64" slack="7"/>
<pin id="313" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="add8117_load/8 "/>
</bind>
</comp>

<comp id="314" class="1004" name="add_ln44_2_fu_314">
<pin_list>
<pin id="315" dir="0" index="0" bw="6" slack="0"/>
<pin id="316" dir="0" index="1" bw="5" slack="0"/>
<pin id="317" dir="1" index="2" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln44_2/8 "/>
</bind>
</comp>

<comp id="320" class="1004" name="trunc_ln50_fu_320">
<pin_list>
<pin id="321" dir="0" index="0" bw="2" slack="0"/>
<pin id="322" dir="1" index="1" bw="2" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln50/8 "/>
</bind>
</comp>

<comp id="324" class="1004" name="tmp_fu_324">
<pin_list>
<pin id="325" dir="0" index="0" bw="1" slack="0"/>
<pin id="326" dir="0" index="1" bw="6" slack="0"/>
<pin id="327" dir="0" index="2" bw="4" slack="0"/>
<pin id="328" dir="1" index="3" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="bitselect(1000) " fcode="bitselect"/>
<opset="tmp/8 "/>
</bind>
</comp>

<comp id="332" class="1004" name="select_ln50_fu_332">
<pin_list>
<pin id="333" dir="0" index="0" bw="1" slack="0"/>
<pin id="334" dir="0" index="1" bw="32" slack="7"/>
<pin id="335" dir="0" index="2" bw="32" slack="7"/>
<pin id="336" dir="1" index="3" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln50/8 "/>
</bind>
</comp>

<comp id="338" class="1004" name="select_ln50_1_fu_338">
<pin_list>
<pin id="339" dir="0" index="0" bw="1" slack="0"/>
<pin id="340" dir="0" index="1" bw="32" slack="7"/>
<pin id="341" dir="0" index="2" bw="32" slack="7"/>
<pin id="342" dir="1" index="3" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln50_1/8 "/>
</bind>
</comp>

<comp id="344" class="1004" name="select_ln50_2_fu_344">
<pin_list>
<pin id="345" dir="0" index="0" bw="1" slack="0"/>
<pin id="346" dir="0" index="1" bw="32" slack="7"/>
<pin id="347" dir="0" index="2" bw="32" slack="7"/>
<pin id="348" dir="1" index="3" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln50_2/8 "/>
</bind>
</comp>

<comp id="350" class="1004" name="tmp_6_fu_350">
<pin_list>
<pin id="351" dir="0" index="0" bw="32" slack="0"/>
<pin id="352" dir="0" index="1" bw="32" slack="0"/>
<pin id="353" dir="0" index="2" bw="32" slack="0"/>
<pin id="354" dir="0" index="3" bw="32" slack="0"/>
<pin id="355" dir="0" index="4" bw="2" slack="7"/>
<pin id="356" dir="1" index="5" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="mux(1196) " fcode="mux"/>
<opset="tmp_6/8 "/>
</bind>
</comp>

<comp id="361" class="1004" name="zext_ln50_fu_361">
<pin_list>
<pin id="362" dir="0" index="0" bw="32" slack="0"/>
<pin id="363" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln50/8 "/>
</bind>
</comp>

<comp id="366" class="1004" name="phi_ln50_3_fu_366">
<pin_list>
<pin id="367" dir="0" index="0" bw="31" slack="0"/>
<pin id="368" dir="0" index="1" bw="31" slack="7"/>
<pin id="369" dir="0" index="2" bw="31" slack="7"/>
<pin id="370" dir="0" index="3" bw="31" slack="7"/>
<pin id="371" dir="0" index="4" bw="31" slack="7"/>
<pin id="372" dir="0" index="5" bw="2" slack="7"/>
<pin id="373" dir="1" index="6" bw="31" slack="0"/>
</pin_list>
<bind>
<opcode="mux(1196) " fcode="mux"/>
<opset="phi_ln50_3/8 "/>
</bind>
</comp>

<comp id="375" class="1004" name="phi_ln50_1_fu_375">
<pin_list>
<pin id="376" dir="0" index="0" bw="31" slack="0"/>
<pin id="377" dir="0" index="1" bw="31" slack="7"/>
<pin id="378" dir="0" index="2" bw="31" slack="7"/>
<pin id="379" dir="0" index="3" bw="31" slack="7"/>
<pin id="380" dir="0" index="4" bw="31" slack="7"/>
<pin id="381" dir="0" index="5" bw="2" slack="7"/>
<pin id="382" dir="1" index="6" bw="31" slack="0"/>
</pin_list>
<bind>
<opcode="mux(1196) " fcode="mux"/>
<opset="phi_ln50_1/8 "/>
</bind>
</comp>

<comp id="384" class="1004" name="phi_ln50_2_fu_384">
<pin_list>
<pin id="385" dir="0" index="0" bw="31" slack="0"/>
<pin id="386" dir="0" index="1" bw="31" slack="7"/>
<pin id="387" dir="0" index="2" bw="31" slack="7"/>
<pin id="388" dir="0" index="3" bw="31" slack="7"/>
<pin id="389" dir="0" index="4" bw="31" slack="7"/>
<pin id="390" dir="0" index="5" bw="2" slack="7"/>
<pin id="391" dir="1" index="6" bw="31" slack="0"/>
</pin_list>
<bind>
<opcode="mux(1196) " fcode="mux"/>
<opset="phi_ln50_2/8 "/>
</bind>
</comp>

<comp id="393" class="1004" name="tmp_7_fu_393">
<pin_list>
<pin id="394" dir="0" index="0" bw="31" slack="0"/>
<pin id="395" dir="0" index="1" bw="31" slack="0"/>
<pin id="396" dir="0" index="2" bw="31" slack="0"/>
<pin id="397" dir="0" index="3" bw="31" slack="0"/>
<pin id="398" dir="0" index="4" bw="2" slack="0"/>
<pin id="399" dir="1" index="5" bw="31" slack="0"/>
</pin_list>
<bind>
<opcode="mux(1196) " fcode="mux"/>
<opset="tmp_7/8 "/>
</bind>
</comp>

<comp id="405" class="1004" name="shl_ln6_fu_405">
<pin_list>
<pin id="406" dir="0" index="0" bw="32" slack="0"/>
<pin id="407" dir="0" index="1" bw="31" slack="0"/>
<pin id="408" dir="0" index="2" bw="1" slack="0"/>
<pin id="409" dir="1" index="3" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="shl_ln6/8 "/>
</bind>
</comp>

<comp id="413" class="1004" name="zext_ln50_1_fu_413">
<pin_list>
<pin id="414" dir="0" index="0" bw="32" slack="0"/>
<pin id="415" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln50_1/8 "/>
</bind>
</comp>

<comp id="418" class="1004" name="add_ln50_fu_418">
<pin_list>
<pin id="419" dir="0" index="0" bw="64" slack="0"/>
<pin id="420" dir="0" index="1" bw="64" slack="0"/>
<pin id="421" dir="1" index="2" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln50/8 "/>
</bind>
</comp>

<comp id="424" class="1004" name="store_ln44_store_fu_424">
<pin_list>
<pin id="425" dir="0" index="0" bw="64" slack="0"/>
<pin id="426" dir="0" index="1" bw="64" slack="7"/>
<pin id="427" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln44/8 "/>
</bind>
</comp>

<comp id="429" class="1004" name="store_ln44_store_fu_429">
<pin_list>
<pin id="430" dir="0" index="0" bw="6" slack="0"/>
<pin id="431" dir="0" index="1" bw="6" slack="7"/>
<pin id="432" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln44/8 "/>
</bind>
</comp>

<comp id="434" class="1004" name="add8117_load_1_load_fu_434">
<pin_list>
<pin id="435" dir="0" index="0" bw="64" slack="6"/>
<pin id="436" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="add8117_load_1/7 "/>
</bind>
</comp>

<comp id="438" class="1005" name="phi_mul20_reg_438">
<pin_list>
<pin id="439" dir="0" index="0" bw="6" slack="0"/>
<pin id="440" dir="1" index="1" bw="6" slack="0"/>
</pin_list>
<bind>
<opset="phi_mul20 "/>
</bind>
</comp>

<comp id="445" class="1005" name="add8117_reg_445">
<pin_list>
<pin id="446" dir="0" index="0" bw="64" slack="0"/>
<pin id="447" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opset="add8117 "/>
</bind>
</comp>

<comp id="453" class="1005" name="i_2_reg_453">
<pin_list>
<pin id="454" dir="0" index="0" bw="3" slack="0"/>
<pin id="455" dir="1" index="1" bw="3" slack="0"/>
</pin_list>
<bind>
<opset="i_2 "/>
</bind>
</comp>

<comp id="460" class="1005" name="arg1_r_2_0_0263_reload_read_reg_460">
<pin_list>
<pin id="461" dir="0" index="0" bw="32" slack="7"/>
<pin id="462" dir="1" index="1" bw="32" slack="7"/>
</pin_list>
<bind>
<opset="arg1_r_2_0_0263_reload_read "/>
</bind>
</comp>

<comp id="465" class="1005" name="arg1_r_2_1_0264_reload_read_reg_465">
<pin_list>
<pin id="466" dir="0" index="0" bw="32" slack="7"/>
<pin id="467" dir="1" index="1" bw="32" slack="7"/>
</pin_list>
<bind>
<opset="arg1_r_2_1_0264_reload_read "/>
</bind>
</comp>

<comp id="470" class="1005" name="arg1_r_1_0_0259_reload_read_reg_470">
<pin_list>
<pin id="471" dir="0" index="0" bw="32" slack="7"/>
<pin id="472" dir="1" index="1" bw="32" slack="7"/>
</pin_list>
<bind>
<opset="arg1_r_1_0_0259_reload_read "/>
</bind>
</comp>

<comp id="475" class="1005" name="arg1_r_1_1_0260_reload_read_reg_475">
<pin_list>
<pin id="476" dir="0" index="0" bw="32" slack="7"/>
<pin id="477" dir="1" index="1" bw="32" slack="7"/>
</pin_list>
<bind>
<opset="arg1_r_1_1_0260_reload_read "/>
</bind>
</comp>

<comp id="480" class="1005" name="arg1_r_0_0255_reload_read_reg_480">
<pin_list>
<pin id="481" dir="0" index="0" bw="32" slack="7"/>
<pin id="482" dir="1" index="1" bw="32" slack="7"/>
</pin_list>
<bind>
<opset="arg1_r_0_0255_reload_read "/>
</bind>
</comp>

<comp id="485" class="1005" name="arg1_r_2_2_0265_cast_read_reg_485">
<pin_list>
<pin id="486" dir="0" index="0" bw="31" slack="7"/>
<pin id="487" dir="1" index="1" bw="31" slack="7"/>
</pin_list>
<bind>
<opset="arg1_r_2_2_0265_cast_read "/>
</bind>
</comp>

<comp id="490" class="1005" name="arg1_r_2_1_0264_cast_read_reg_490">
<pin_list>
<pin id="491" dir="0" index="0" bw="31" slack="7"/>
<pin id="492" dir="1" index="1" bw="31" slack="7"/>
</pin_list>
<bind>
<opset="arg1_r_2_1_0264_cast_read "/>
</bind>
</comp>

<comp id="495" class="1005" name="arg1_r_2_3_0266_cast_read_reg_495">
<pin_list>
<pin id="496" dir="0" index="0" bw="31" slack="7"/>
<pin id="497" dir="1" index="1" bw="31" slack="7"/>
</pin_list>
<bind>
<opset="arg1_r_2_3_0266_cast_read "/>
</bind>
</comp>

<comp id="501" class="1005" name="arg1_r_1_2_0261_cast_read_reg_501">
<pin_list>
<pin id="502" dir="0" index="0" bw="31" slack="7"/>
<pin id="503" dir="1" index="1" bw="31" slack="7"/>
</pin_list>
<bind>
<opset="arg1_r_1_2_0261_cast_read "/>
</bind>
</comp>

<comp id="506" class="1005" name="arg1_r_1_1_0260_cast_read_reg_506">
<pin_list>
<pin id="507" dir="0" index="0" bw="31" slack="7"/>
<pin id="508" dir="1" index="1" bw="31" slack="7"/>
</pin_list>
<bind>
<opset="arg1_r_1_1_0260_cast_read "/>
</bind>
</comp>

<comp id="511" class="1005" name="arg1_r_1_3_0262_cast_read_reg_511">
<pin_list>
<pin id="512" dir="0" index="0" bw="31" slack="7"/>
<pin id="513" dir="1" index="1" bw="31" slack="7"/>
</pin_list>
<bind>
<opset="arg1_r_1_3_0262_cast_read "/>
</bind>
</comp>

<comp id="517" class="1005" name="arg1_r_137_0256_reload_read_reg_517">
<pin_list>
<pin id="518" dir="0" index="0" bw="32" slack="7"/>
<pin id="519" dir="1" index="1" bw="32" slack="7"/>
</pin_list>
<bind>
<opset="arg1_r_137_0256_reload_read "/>
</bind>
</comp>

<comp id="522" class="1005" name="arg1_r_3_0258_reload_read_reg_522">
<pin_list>
<pin id="523" dir="0" index="0" bw="31" slack="7"/>
<pin id="524" dir="1" index="1" bw="31" slack="7"/>
</pin_list>
<bind>
<opset="arg1_r_3_0258_reload_read "/>
</bind>
</comp>

<comp id="528" class="1005" name="arg1_r_238_0257_reload_read_reg_528">
<pin_list>
<pin id="529" dir="0" index="0" bw="31" slack="7"/>
<pin id="530" dir="1" index="1" bw="31" slack="7"/>
</pin_list>
<bind>
<opset="arg1_r_238_0257_reload_read "/>
</bind>
</comp>

<comp id="533" class="1005" name="empty_reg_533">
<pin_list>
<pin id="534" dir="0" index="0" bw="31" slack="7"/>
<pin id="535" dir="1" index="1" bw="31" slack="7"/>
</pin_list>
<bind>
<opset="empty "/>
</bind>
</comp>

<comp id="538" class="1005" name="icmp_ln44_reg_538">
<pin_list>
<pin id="539" dir="0" index="0" bw="1" slack="6"/>
<pin id="540" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="icmp_ln44 "/>
</bind>
</comp>

<comp id="542" class="1005" name="select_ln44_reg_542">
<pin_list>
<pin id="543" dir="0" index="0" bw="2" slack="7"/>
<pin id="544" dir="1" index="1" bw="2" slack="7"/>
</pin_list>
<bind>
<opset="select_ln44 "/>
</bind>
</comp>

<comp id="547" class="1005" name="empty_28_reg_547">
<pin_list>
<pin id="548" dir="0" index="0" bw="4" slack="1"/>
<pin id="549" dir="1" index="1" bw="4" slack="1"/>
</pin_list>
<bind>
<opset="empty_28 "/>
</bind>
</comp>

<comp id="552" class="1005" name="trunc_ln50_2_reg_552">
<pin_list>
<pin id="553" dir="0" index="0" bw="2" slack="7"/>
<pin id="554" dir="1" index="1" bw="2" slack="7"/>
</pin_list>
<bind>
<opset="trunc_ln50_2 "/>
</bind>
</comp>

</comp_list>

<net_list>
<net id="99"><net_src comp="32" pin="0"/><net_sink comp="96" pin=0"/></net>

<net id="103"><net_src comp="32" pin="0"/><net_sink comp="100" pin=0"/></net>

<net id="107"><net_src comp="32" pin="0"/><net_sink comp="104" pin=0"/></net>

<net id="112"><net_src comp="34" pin="0"/><net_sink comp="108" pin=0"/></net>

<net id="113"><net_src comp="28" pin="0"/><net_sink comp="108" pin=1"/></net>

<net id="118"><net_src comp="34" pin="0"/><net_sink comp="114" pin=0"/></net>

<net id="119"><net_src comp="26" pin="0"/><net_sink comp="114" pin=1"/></net>

<net id="124"><net_src comp="34" pin="0"/><net_sink comp="120" pin=0"/></net>

<net id="125"><net_src comp="24" pin="0"/><net_sink comp="120" pin=1"/></net>

<net id="130"><net_src comp="34" pin="0"/><net_sink comp="126" pin=0"/></net>

<net id="131"><net_src comp="22" pin="0"/><net_sink comp="126" pin=1"/></net>

<net id="136"><net_src comp="34" pin="0"/><net_sink comp="132" pin=0"/></net>

<net id="137"><net_src comp="20" pin="0"/><net_sink comp="132" pin=1"/></net>

<net id="142"><net_src comp="36" pin="0"/><net_sink comp="138" pin=0"/></net>

<net id="143"><net_src comp="18" pin="0"/><net_sink comp="138" pin=1"/></net>

<net id="148"><net_src comp="36" pin="0"/><net_sink comp="144" pin=0"/></net>

<net id="149"><net_src comp="16" pin="0"/><net_sink comp="144" pin=1"/></net>

<net id="154"><net_src comp="36" pin="0"/><net_sink comp="150" pin=0"/></net>

<net id="155"><net_src comp="14" pin="0"/><net_sink comp="150" pin=1"/></net>

<net id="160"><net_src comp="36" pin="0"/><net_sink comp="156" pin=0"/></net>

<net id="161"><net_src comp="12" pin="0"/><net_sink comp="156" pin=1"/></net>

<net id="166"><net_src comp="36" pin="0"/><net_sink comp="162" pin=0"/></net>

<net id="167"><net_src comp="10" pin="0"/><net_sink comp="162" pin=1"/></net>

<net id="172"><net_src comp="36" pin="0"/><net_sink comp="168" pin=0"/></net>

<net id="173"><net_src comp="8" pin="0"/><net_sink comp="168" pin=1"/></net>

<net id="178"><net_src comp="34" pin="0"/><net_sink comp="174" pin=0"/></net>

<net id="179"><net_src comp="6" pin="0"/><net_sink comp="174" pin=1"/></net>

<net id="184"><net_src comp="36" pin="0"/><net_sink comp="180" pin=0"/></net>

<net id="185"><net_src comp="4" pin="0"/><net_sink comp="180" pin=1"/></net>

<net id="190"><net_src comp="36" pin="0"/><net_sink comp="186" pin=0"/></net>

<net id="191"><net_src comp="2" pin="0"/><net_sink comp="186" pin=1"/></net>

<net id="196"><net_src comp="38" pin="0"/><net_sink comp="192" pin=0"/></net>

<net id="197"><net_src comp="0" pin="0"/><net_sink comp="192" pin=1"/></net>

<net id="203"><net_src comp="94" pin="0"/><net_sink comp="198" pin=0"/></net>

<net id="204"><net_src comp="30" pin="0"/><net_sink comp="198" pin=1"/></net>

<net id="212"><net_src comp="174" pin="2"/><net_sink comp="209" pin=0"/></net>

<net id="217"><net_src comp="40" pin="0"/><net_sink comp="213" pin=0"/></net>

<net id="222"><net_src comp="192" pin="2"/><net_sink comp="218" pin=0"/></net>

<net id="227"><net_src comp="42" pin="0"/><net_sink comp="223" pin=0"/></net>

<net id="234"><net_src comp="228" pin="1"/><net_sink comp="231" pin=0"/></net>

<net id="239"><net_src comp="228" pin="1"/><net_sink comp="235" pin=0"/></net>

<net id="240"><net_src comp="44" pin="0"/><net_sink comp="235" pin=1"/></net>

<net id="245"><net_src comp="228" pin="1"/><net_sink comp="241" pin=0"/></net>

<net id="246"><net_src comp="46" pin="0"/><net_sink comp="241" pin=1"/></net>

<net id="250"><net_src comp="228" pin="1"/><net_sink comp="247" pin=0"/></net>

<net id="255"><net_src comp="228" pin="1"/><net_sink comp="251" pin=0"/></net>

<net id="256"><net_src comp="48" pin="0"/><net_sink comp="251" pin=1"/></net>

<net id="261"><net_src comp="231" pin="1"/><net_sink comp="257" pin=0"/></net>

<net id="262"><net_src comp="50" pin="0"/><net_sink comp="257" pin=1"/></net>

<net id="268"><net_src comp="251" pin="2"/><net_sink comp="263" pin=0"/></net>

<net id="269"><net_src comp="231" pin="1"/><net_sink comp="263" pin=1"/></net>

<net id="270"><net_src comp="257" pin="2"/><net_sink comp="263" pin=2"/></net>

<net id="275"><net_src comp="52" pin="0"/><net_sink comp="271" pin=0"/></net>

<net id="276"><net_src comp="247" pin="1"/><net_sink comp="271" pin=1"/></net>

<net id="280"><net_src comp="271" pin="2"/><net_sink comp="277" pin=0"/></net>

<net id="285"><net_src comp="277" pin="1"/><net_sink comp="281" pin=0"/></net>

<net id="286"><net_src comp="54" pin="0"/><net_sink comp="281" pin=1"/></net>

<net id="291"><net_src comp="271" pin="2"/><net_sink comp="287" pin=0"/></net>

<net id="292"><net_src comp="56" pin="0"/><net_sink comp="287" pin=1"/></net>

<net id="299"><net_src comp="58" pin="0"/><net_sink comp="293" pin=0"/></net>

<net id="300"><net_src comp="281" pin="2"/><net_sink comp="293" pin=1"/></net>

<net id="301"><net_src comp="60" pin="0"/><net_sink comp="293" pin=2"/></net>

<net id="302"><net_src comp="62" pin="0"/><net_sink comp="293" pin=3"/></net>

<net id="307"><net_src comp="241" pin="2"/><net_sink comp="303" pin=0"/></net>

<net id="318"><net_src comp="308" pin="1"/><net_sink comp="314" pin=0"/></net>

<net id="319"><net_src comp="78" pin="0"/><net_sink comp="314" pin=1"/></net>

<net id="323"><net_src comp="287" pin="2"/><net_sink comp="320" pin=0"/></net>

<net id="329"><net_src comp="80" pin="0"/><net_sink comp="324" pin=0"/></net>

<net id="330"><net_src comp="308" pin="1"/><net_sink comp="324" pin=1"/></net>

<net id="331"><net_src comp="82" pin="0"/><net_sink comp="324" pin=2"/></net>

<net id="337"><net_src comp="324" pin="3"/><net_sink comp="332" pin=0"/></net>

<net id="343"><net_src comp="324" pin="3"/><net_sink comp="338" pin=0"/></net>

<net id="349"><net_src comp="324" pin="3"/><net_sink comp="344" pin=0"/></net>

<net id="357"><net_src comp="84" pin="0"/><net_sink comp="350" pin=0"/></net>

<net id="358"><net_src comp="332" pin="3"/><net_sink comp="350" pin=1"/></net>

<net id="359"><net_src comp="338" pin="3"/><net_sink comp="350" pin=2"/></net>

<net id="360"><net_src comp="344" pin="3"/><net_sink comp="350" pin=3"/></net>

<net id="364"><net_src comp="350" pin="5"/><net_sink comp="361" pin=0"/></net>

<net id="365"><net_src comp="361" pin="1"/><net_sink comp="205" pin=1"/></net>

<net id="374"><net_src comp="86" pin="0"/><net_sink comp="366" pin=0"/></net>

<net id="383"><net_src comp="86" pin="0"/><net_sink comp="375" pin=0"/></net>

<net id="392"><net_src comp="86" pin="0"/><net_sink comp="384" pin=0"/></net>

<net id="400"><net_src comp="88" pin="0"/><net_sink comp="393" pin=0"/></net>

<net id="401"><net_src comp="366" pin="6"/><net_sink comp="393" pin=1"/></net>

<net id="402"><net_src comp="375" pin="6"/><net_sink comp="393" pin=2"/></net>

<net id="403"><net_src comp="384" pin="6"/><net_sink comp="393" pin=3"/></net>

<net id="404"><net_src comp="320" pin="1"/><net_sink comp="393" pin=4"/></net>

<net id="410"><net_src comp="90" pin="0"/><net_sink comp="405" pin=0"/></net>

<net id="411"><net_src comp="393" pin="5"/><net_sink comp="405" pin=1"/></net>

<net id="412"><net_src comp="92" pin="0"/><net_sink comp="405" pin=2"/></net>

<net id="416"><net_src comp="405" pin="3"/><net_sink comp="413" pin=0"/></net>

<net id="417"><net_src comp="413" pin="1"/><net_sink comp="205" pin=0"/></net>

<net id="422"><net_src comp="205" pin="2"/><net_sink comp="418" pin=0"/></net>

<net id="423"><net_src comp="311" pin="1"/><net_sink comp="418" pin=1"/></net>

<net id="428"><net_src comp="418" pin="2"/><net_sink comp="424" pin=0"/></net>

<net id="433"><net_src comp="314" pin="2"/><net_sink comp="429" pin=0"/></net>

<net id="437"><net_src comp="434" pin="1"/><net_sink comp="198" pin=2"/></net>

<net id="441"><net_src comp="96" pin="1"/><net_sink comp="438" pin=0"/></net>

<net id="442"><net_src comp="438" pin="1"/><net_sink comp="223" pin=1"/></net>

<net id="443"><net_src comp="438" pin="1"/><net_sink comp="308" pin=0"/></net>

<net id="444"><net_src comp="438" pin="1"/><net_sink comp="429" pin=1"/></net>

<net id="448"><net_src comp="100" pin="1"/><net_sink comp="445" pin=0"/></net>

<net id="449"><net_src comp="445" pin="1"/><net_sink comp="218" pin=1"/></net>

<net id="450"><net_src comp="445" pin="1"/><net_sink comp="311" pin=0"/></net>

<net id="451"><net_src comp="445" pin="1"/><net_sink comp="424" pin=1"/></net>

<net id="452"><net_src comp="445" pin="1"/><net_sink comp="434" pin=0"/></net>

<net id="456"><net_src comp="104" pin="1"/><net_sink comp="453" pin=0"/></net>

<net id="457"><net_src comp="453" pin="1"/><net_sink comp="213" pin=1"/></net>

<net id="458"><net_src comp="453" pin="1"/><net_sink comp="228" pin=0"/></net>

<net id="459"><net_src comp="453" pin="1"/><net_sink comp="303" pin=1"/></net>

<net id="463"><net_src comp="108" pin="2"/><net_sink comp="460" pin=0"/></net>

<net id="464"><net_src comp="460" pin="1"/><net_sink comp="344" pin=2"/></net>

<net id="468"><net_src comp="114" pin="2"/><net_sink comp="465" pin=0"/></net>

<net id="469"><net_src comp="465" pin="1"/><net_sink comp="344" pin=1"/></net>

<net id="473"><net_src comp="120" pin="2"/><net_sink comp="470" pin=0"/></net>

<net id="474"><net_src comp="470" pin="1"/><net_sink comp="338" pin=2"/></net>

<net id="478"><net_src comp="126" pin="2"/><net_sink comp="475" pin=0"/></net>

<net id="479"><net_src comp="475" pin="1"/><net_sink comp="338" pin=1"/></net>

<net id="483"><net_src comp="132" pin="2"/><net_sink comp="480" pin=0"/></net>

<net id="484"><net_src comp="480" pin="1"/><net_sink comp="332" pin=2"/></net>

<net id="488"><net_src comp="138" pin="2"/><net_sink comp="485" pin=0"/></net>

<net id="489"><net_src comp="485" pin="1"/><net_sink comp="384" pin=3"/></net>

<net id="493"><net_src comp="144" pin="2"/><net_sink comp="490" pin=0"/></net>

<net id="494"><net_src comp="490" pin="1"/><net_sink comp="384" pin=2"/></net>

<net id="498"><net_src comp="150" pin="2"/><net_sink comp="495" pin=0"/></net>

<net id="499"><net_src comp="495" pin="1"/><net_sink comp="384" pin=1"/></net>

<net id="500"><net_src comp="495" pin="1"/><net_sink comp="384" pin=4"/></net>

<net id="504"><net_src comp="156" pin="2"/><net_sink comp="501" pin=0"/></net>

<net id="505"><net_src comp="501" pin="1"/><net_sink comp="375" pin=3"/></net>

<net id="509"><net_src comp="162" pin="2"/><net_sink comp="506" pin=0"/></net>

<net id="510"><net_src comp="506" pin="1"/><net_sink comp="375" pin=2"/></net>

<net id="514"><net_src comp="168" pin="2"/><net_sink comp="511" pin=0"/></net>

<net id="515"><net_src comp="511" pin="1"/><net_sink comp="375" pin=1"/></net>

<net id="516"><net_src comp="511" pin="1"/><net_sink comp="375" pin=4"/></net>

<net id="520"><net_src comp="174" pin="2"/><net_sink comp="517" pin=0"/></net>

<net id="521"><net_src comp="517" pin="1"/><net_sink comp="332" pin=1"/></net>

<net id="525"><net_src comp="180" pin="2"/><net_sink comp="522" pin=0"/></net>

<net id="526"><net_src comp="522" pin="1"/><net_sink comp="366" pin=1"/></net>

<net id="527"><net_src comp="522" pin="1"/><net_sink comp="366" pin=4"/></net>

<net id="531"><net_src comp="186" pin="2"/><net_sink comp="528" pin=0"/></net>

<net id="532"><net_src comp="528" pin="1"/><net_sink comp="366" pin=3"/></net>

<net id="536"><net_src comp="209" pin="1"/><net_sink comp="533" pin=0"/></net>

<net id="537"><net_src comp="533" pin="1"/><net_sink comp="366" pin=2"/></net>

<net id="541"><net_src comp="235" pin="2"/><net_sink comp="538" pin=0"/></net>

<net id="545"><net_src comp="263" pin="3"/><net_sink comp="542" pin=0"/></net>

<net id="546"><net_src comp="542" pin="1"/><net_sink comp="350" pin=4"/></net>

<net id="550"><net_src comp="271" pin="2"/><net_sink comp="547" pin=0"/></net>

<net id="551"><net_src comp="547" pin="1"/><net_sink comp="287" pin=0"/></net>

<net id="555"><net_src comp="293" pin="4"/><net_sink comp="552" pin=0"/></net>

<net id="556"><net_src comp="552" pin="1"/><net_sink comp="366" pin=5"/></net>

<net id="557"><net_src comp="552" pin="1"/><net_sink comp="375" pin=5"/></net>

<net id="558"><net_src comp="552" pin="1"/><net_sink comp="384" pin=5"/></net>

</net_list>

</model> 
---------------- Datapath Model END ------------------

* FSMD analyzer results:
  - Output states:
	Port: add8117_out | {7 }
 - Input state : 
	Port: fiat_25519_carry_square_Pipeline_VITIS_LOOP_44_5 : arr_load_3 | {1 }
	Port: fiat_25519_carry_square_Pipeline_VITIS_LOOP_44_5 : arg1_r_238_0257_reload | {1 }
	Port: fiat_25519_carry_square_Pipeline_VITIS_LOOP_44_5 : arg1_r_3_0258_reload | {1 }
	Port: fiat_25519_carry_square_Pipeline_VITIS_LOOP_44_5 : arg1_r_137_0256_reload | {1 }
	Port: fiat_25519_carry_square_Pipeline_VITIS_LOOP_44_5 : arg1_r_1_3_0262_cast | {1 }
	Port: fiat_25519_carry_square_Pipeline_VITIS_LOOP_44_5 : arg1_r_1_1_0260_cast | {1 }
	Port: fiat_25519_carry_square_Pipeline_VITIS_LOOP_44_5 : arg1_r_1_2_0261_cast | {1 }
	Port: fiat_25519_carry_square_Pipeline_VITIS_LOOP_44_5 : arg1_r_2_3_0266_cast | {1 }
	Port: fiat_25519_carry_square_Pipeline_VITIS_LOOP_44_5 : arg1_r_2_1_0264_cast | {1 }
	Port: fiat_25519_carry_square_Pipeline_VITIS_LOOP_44_5 : arg1_r_2_2_0265_cast | {1 }
	Port: fiat_25519_carry_square_Pipeline_VITIS_LOOP_44_5 : arg1_r_0_0255_reload | {1 }
	Port: fiat_25519_carry_square_Pipeline_VITIS_LOOP_44_5 : arg1_r_1_1_0260_reload | {1 }
	Port: fiat_25519_carry_square_Pipeline_VITIS_LOOP_44_5 : arg1_r_1_0_0259_reload | {1 }
	Port: fiat_25519_carry_square_Pipeline_VITIS_LOOP_44_5 : arg1_r_2_1_0264_reload | {1 }
	Port: fiat_25519_carry_square_Pipeline_VITIS_LOOP_44_5 : arg1_r_2_0_0263_reload | {1 }
  - Chain level:
	State 1
		store_ln0 : 1
		store_ln0 : 1
		i : 1
		trunc_ln44 : 2
		icmp_ln44 : 2
		add_ln44 : 2
		br_ln44 : 3
		zext_ln44 : 2
		icmp_ln44_1 : 2
		add_ln44_1 : 3
		select_ln44 : 4
		empty_28 : 3
		zext_ln47 : 4
		mul_ln47 : 5
		urem_ln47 : 4
		trunc_ln50_2 : 6
		store_ln44 : 3
	State 2
	State 3
	State 4
	State 5
	State 6
	State 7
		write_ln0 : 1
	State 8
		add_ln44_2 : 1
		trunc_ln50 : 1
		tmp : 1
		select_ln50 : 2
		select_ln50_1 : 2
		select_ln50_2 : 2
		tmp_6 : 3
		zext_ln50 : 4
		tmp_7 : 2
		shl_ln6 : 3
		zext_ln50_1 : 4
		mul_ln50 : 5
		add_ln50 : 6
		store_ln44 : 7
		store_ln44 : 2


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================

* Functional unit list:
|----------|-----------------------------------------|---------|---------|---------|
| Operation|             Functional Unit             |   DSP   |    FF   |   LUT   |
|----------|-----------------------------------------|---------|---------|---------|
|          |             add_ln44_fu_241             |    0    |    0    |    10   |
|    add   |            add_ln44_1_fu_257            |    0    |    0    |    9    |
|          |            add_ln44_2_fu_314            |    0    |    0    |    13   |
|          |             add_ln50_fu_418             |    0    |    0    |    71   |
|----------|-----------------------------------------|---------|---------|---------|
|   urem   |                grp_fu_287               |    0    |    68   |    31   |
|----------|-----------------------------------------|---------|---------|---------|
|          |            select_ln44_fu_263           |    0    |    0    |    2    |
|  select  |            select_ln50_fu_332           |    0    |    0    |    32   |
|          |           select_ln50_1_fu_338          |    0    |    0    |    32   |
|          |           select_ln50_2_fu_344          |    0    |    0    |    32   |
|----------|-----------------------------------------|---------|---------|---------|
|          |               tmp_6_fu_350              |    0    |    0    |    14   |
|          |            phi_ln50_3_fu_366            |    0    |    0    |    20   |
|    mux   |            phi_ln50_1_fu_375            |    0    |    0    |    20   |
|          |            phi_ln50_2_fu_384            |    0    |    0    |    20   |
|          |               tmp_7_fu_393              |    0    |    0    |    14   |
|----------|-----------------------------------------|---------|---------|---------|
|    mul   |             mul_ln50_fu_205             |    4    |    0    |    20   |
|          |             mul_ln47_fu_281             |    0    |    0    |    23   |
|----------|-----------------------------------------|---------|---------|---------|
|   icmp   |             icmp_ln44_fu_235            |    0    |    0    |    10   |
|          |            icmp_ln44_1_fu_251           |    0    |    0    |    10   |
|----------|-----------------------------------------|---------|---------|---------|
|    sub   |             empty_28_fu_271             |    0    |    0    |    12   |
|----------|-----------------------------------------|---------|---------|---------|
|          | arg1_r_2_0_0263_reload_read_read_fu_108 |    0    |    0    |    0    |
|          | arg1_r_2_1_0264_reload_read_read_fu_114 |    0    |    0    |    0    |
|          | arg1_r_1_0_0259_reload_read_read_fu_120 |    0    |    0    |    0    |
|          | arg1_r_1_1_0260_reload_read_read_fu_126 |    0    |    0    |    0    |
|          |  arg1_r_0_0255_reload_read_read_fu_132  |    0    |    0    |    0    |
|          |  arg1_r_2_2_0265_cast_read_read_fu_138  |    0    |    0    |    0    |
|          |  arg1_r_2_1_0264_cast_read_read_fu_144  |    0    |    0    |    0    |
|   read   |  arg1_r_2_3_0266_cast_read_read_fu_150  |    0    |    0    |    0    |
|          |  arg1_r_1_2_0261_cast_read_read_fu_156  |    0    |    0    |    0    |
|          |  arg1_r_1_1_0260_cast_read_read_fu_162  |    0    |    0    |    0    |
|          |  arg1_r_1_3_0262_cast_read_read_fu_168  |    0    |    0    |    0    |
|          | arg1_r_137_0256_reload_read_read_fu_174 |    0    |    0    |    0    |
|          |  arg1_r_3_0258_reload_read_read_fu_180  |    0    |    0    |    0    |
|          | arg1_r_238_0257_reload_read_read_fu_186 |    0    |    0    |    0    |
|          |       arr_load_3_read_read_fu_192       |    0    |    0    |    0    |
|----------|-----------------------------------------|---------|---------|---------|
|   write  |          write_ln0_write_fu_198         |    0    |    0    |    0    |
|----------|-----------------------------------------|---------|---------|---------|
|          |               empty_fu_209              |    0    |    0    |    0    |
|   trunc  |            trunc_ln44_fu_231            |    0    |    0    |    0    |
|          |            trunc_ln50_fu_320            |    0    |    0    |    0    |
|----------|-----------------------------------------|---------|---------|---------|
|          |             zext_ln44_fu_247            |    0    |    0    |    0    |
|   zext   |             zext_ln47_fu_277            |    0    |    0    |    0    |
|          |             zext_ln50_fu_361            |    0    |    0    |    0    |
|          |            zext_ln50_1_fu_413           |    0    |    0    |    0    |
|----------|-----------------------------------------|---------|---------|---------|
|partselect|           trunc_ln50_2_fu_293           |    0    |    0    |    0    |
|----------|-----------------------------------------|---------|---------|---------|
| bitselect|                tmp_fu_324               |    0    |    0    |    0    |
|----------|-----------------------------------------|---------|---------|---------|
|bitconcatenate|              shl_ln6_fu_405             |    0    |    0    |    0    |
|----------|-----------------------------------------|---------|---------|---------|
|   Total  |                                         |    4    |    68   |   395   |
|----------|-----------------------------------------|---------|---------|---------|

Memories:
N/A

* Register list:
+-----------------------------------+--------+
|                                   |   FF   |
+-----------------------------------+--------+
|          add8117_reg_445          |   64   |
| arg1_r_0_0255_reload_read_reg_480 |   32   |
|arg1_r_137_0256_reload_read_reg_517|   32   |
|arg1_r_1_0_0259_reload_read_reg_470|   32   |
| arg1_r_1_1_0260_cast_read_reg_506 |   31   |
|arg1_r_1_1_0260_reload_read_reg_475|   32   |
| arg1_r_1_2_0261_cast_read_reg_501 |   31   |
| arg1_r_1_3_0262_cast_read_reg_511 |   31   |
|arg1_r_238_0257_reload_read_reg_528|   31   |
|arg1_r_2_0_0263_reload_read_reg_460|   32   |
| arg1_r_2_1_0264_cast_read_reg_490 |   31   |
|arg1_r_2_1_0264_reload_read_reg_465|   32   |
| arg1_r_2_2_0265_cast_read_reg_485 |   31   |
| arg1_r_2_3_0266_cast_read_reg_495 |   31   |
| arg1_r_3_0258_reload_read_reg_522 |   31   |
|          empty_28_reg_547         |    4   |
|           empty_reg_533           |   31   |
|            i_2_reg_453            |    3   |
|         icmp_ln44_reg_538         |    1   |
|         phi_mul20_reg_438         |    6   |
|        select_ln44_reg_542        |    2   |
|        trunc_ln50_2_reg_552       |    2   |
+-----------------------------------+--------+
|               Total               |   553  |
+-----------------------------------+--------+

* Multiplexer (MUX) list: 
|------------|------|------|------|--------||---------||---------|
|    Comp    |  Pin | Size |  BW  | S x BW ||  Delay  ||   LUT   |
|------------|------|------|------|--------||---------||---------|
| grp_fu_287 |  p0  |   2  |   4  |    8   ||    9    |
|------------|------|------|------|--------||---------||---------|
|    Total   |      |      |      |    8   ||  0.427  ||    9    |
|------------|------|------|------|--------||---------||---------|



* Summary:
+-----------+--------+--------+--------+--------+
|           |   DSP  |  Delay |   FF   |   LUT  |
+-----------+--------+--------+--------+--------+
|  Function |    4   |    -   |   68   |   395  |
|   Memory  |    -   |    -   |    -   |    -   |
|Multiplexer|    -   |    0   |    -   |    9   |
|  Register |    -   |    -   |   553  |    -   |
+-----------+--------+--------+--------+--------+
|   Total   |    4   |    0   |   621  |   404  |
+-----------+--------+--------+--------+--------+
