{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Quartus II" 0 -1 1607928308930 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "EDA Netlist Writer Quartus II 64-Bit " "Running Quartus II 64-Bit EDA Netlist Writer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 15.0.0 Build 145 04/22/2015 SJ Full Version " "Version 15.0.0 Build 145 04/22/2015 SJ Full Version" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1607928308940 ""} { "Info" "IQEXE_START_BANNER_TIME" "Mon Dec 14 14:45:08 2020 " "Processing started: Mon Dec 14 14:45:08 2020" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1607928308940 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Quartus II" 0 -1 1607928308940 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_eda --read_settings_files=off --write_settings_files=off key_led_top -c key_led_top " "Command: quartus_eda --read_settings_files=off --write_settings_files=off key_led_top -c key_led_top" {  } {  } 0 0 "Command: %1!s!" 0 0 "Quartus II" 0 -1 1607928308940 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "key_led_top_8_1200mv_85c_slow.vo E:/FPGA_Code/AC620_Draft/FPGA_Beginning/chapter3_class6/prj/simulation/modelsim/ simulation " "Generated file key_led_top_8_1200mv_85c_slow.vo in folder \"E:/FPGA_Code/AC620_Draft/FPGA_Beginning/chapter3_class6/prj/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "Quartus II" 0 -1 1607928309717 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "key_led_top_8_1200mv_0c_slow.vo E:/FPGA_Code/AC620_Draft/FPGA_Beginning/chapter3_class6/prj/simulation/modelsim/ simulation " "Generated file key_led_top_8_1200mv_0c_slow.vo in folder \"E:/FPGA_Code/AC620_Draft/FPGA_Beginning/chapter3_class6/prj/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "Quartus II" 0 -1 1607928309764 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "key_led_top_min_1200mv_0c_fast.vo E:/FPGA_Code/AC620_Draft/FPGA_Beginning/chapter3_class6/prj/simulation/modelsim/ simulation " "Generated file key_led_top_min_1200mv_0c_fast.vo in folder \"E:/FPGA_Code/AC620_Draft/FPGA_Beginning/chapter3_class6/prj/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "Quartus II" 0 -1 1607928309808 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "key_led_top.vo E:/FPGA_Code/AC620_Draft/FPGA_Beginning/chapter3_class6/prj/simulation/modelsim/ simulation " "Generated file key_led_top.vo in folder \"E:/FPGA_Code/AC620_Draft/FPGA_Beginning/chapter3_class6/prj/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "Quartus II" 0 -1 1607928309854 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "key_led_top_8_1200mv_85c_v_slow.sdo E:/FPGA_Code/AC620_Draft/FPGA_Beginning/chapter3_class6/prj/simulation/modelsim/ simulation " "Generated file key_led_top_8_1200mv_85c_v_slow.sdo in folder \"E:/FPGA_Code/AC620_Draft/FPGA_Beginning/chapter3_class6/prj/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "Quartus II" 0 -1 1607928309884 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "key_led_top_8_1200mv_0c_v_slow.sdo E:/FPGA_Code/AC620_Draft/FPGA_Beginning/chapter3_class6/prj/simulation/modelsim/ simulation " "Generated file key_led_top_8_1200mv_0c_v_slow.sdo in folder \"E:/FPGA_Code/AC620_Draft/FPGA_Beginning/chapter3_class6/prj/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "Quartus II" 0 -1 1607928309912 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "key_led_top_min_1200mv_0c_v_fast.sdo E:/FPGA_Code/AC620_Draft/FPGA_Beginning/chapter3_class6/prj/simulation/modelsim/ simulation " "Generated file key_led_top_min_1200mv_0c_v_fast.sdo in folder \"E:/FPGA_Code/AC620_Draft/FPGA_Beginning/chapter3_class6/prj/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "Quartus II" 0 -1 1607928309941 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "key_led_top_v.sdo E:/FPGA_Code/AC620_Draft/FPGA_Beginning/chapter3_class6/prj/simulation/modelsim/ simulation " "Generated file key_led_top_v.sdo in folder \"E:/FPGA_Code/AC620_Draft/FPGA_Beginning/chapter3_class6/prj/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "Quartus II" 0 -1 1607928309974 ""}
{ "Info" "IQEXE_ERROR_COUNT" "EDA Netlist Writer 0 s 0 s Quartus II 64-Bit " "Quartus II 64-Bit EDA Netlist Writer was successful. 0 errors, 0 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4721 " "Peak virtual memory: 4721 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1607928310018 ""} { "Info" "IQEXE_END_BANNER_TIME" "Mon Dec 14 14:45:10 2020 " "Processing ended: Mon Dec 14 14:45:10 2020" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1607928310018 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:02 " "Elapsed time: 00:00:02" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1607928310018 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:01 " "Total CPU time (on all processors): 00:00:01" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1607928310018 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1607928310018 ""}
