Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2020.1 (win64) Build 2902540 Wed May 27 19:54:49 MDT 2020
| Date         : Sun May 14 22:40:20 2023
| Host         : LAPTOP-TOFUI26C running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -file design_2_wrapper_timing_summary_routed.rpt -pb design_2_wrapper_timing_summary_routed.pb -rpx design_2_wrapper_timing_summary_routed.rpx -warn_on_violation
| Design       : design_2_wrapper
| Device       : 7z020-clg400
| Speed File   : -1  PRODUCTION 1.12 2019-11-22
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock (97)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (49)
5. checking no_input_delay (10)
6. checking no_output_delay (8)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (97)
-------------------------
 There is 1 register/latch pin with no clock driven by root clock pin: au_bclk (HIGH)

 There are 48 register/latch pins with no clock driven by root clock pin: rst (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: design_2_i/effect/AXI_ANF_0/inst/a_init_reg[0]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: design_2_i/effect/AXI_ANF_0/inst/a_init_reg[10]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: design_2_i/effect/AXI_ANF_0/inst/a_init_reg[11]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: design_2_i/effect/AXI_ANF_0/inst/a_init_reg[12]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: design_2_i/effect/AXI_ANF_0/inst/a_init_reg[13]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: design_2_i/effect/AXI_ANF_0/inst/a_init_reg[14]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: design_2_i/effect/AXI_ANF_0/inst/a_init_reg[15]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: design_2_i/effect/AXI_ANF_0/inst/a_init_reg[16]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: design_2_i/effect/AXI_ANF_0/inst/a_init_reg[17]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: design_2_i/effect/AXI_ANF_0/inst/a_init_reg[18]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: design_2_i/effect/AXI_ANF_0/inst/a_init_reg[19]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: design_2_i/effect/AXI_ANF_0/inst/a_init_reg[1]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: design_2_i/effect/AXI_ANF_0/inst/a_init_reg[20]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: design_2_i/effect/AXI_ANF_0/inst/a_init_reg[21]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: design_2_i/effect/AXI_ANF_0/inst/a_init_reg[22]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: design_2_i/effect/AXI_ANF_0/inst/a_init_reg[23]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: design_2_i/effect/AXI_ANF_0/inst/a_init_reg[2]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: design_2_i/effect/AXI_ANF_0/inst/a_init_reg[3]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: design_2_i/effect/AXI_ANF_0/inst/a_init_reg[4]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: design_2_i/effect/AXI_ANF_0/inst/a_init_reg[5]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: design_2_i/effect/AXI_ANF_0/inst/a_init_reg[6]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: design_2_i/effect/AXI_ANF_0/inst/a_init_reg[7]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: design_2_i/effect/AXI_ANF_0/inst/a_init_reg[8]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: design_2_i/effect/AXI_ANF_0/inst/a_init_reg[9]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: design_2_i/effect/AXI_ANF_0/inst/rho_init_reg[0]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: design_2_i/effect/AXI_ANF_0/inst/rho_init_reg[10]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: design_2_i/effect/AXI_ANF_0/inst/rho_init_reg[11]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: design_2_i/effect/AXI_ANF_0/inst/rho_init_reg[12]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: design_2_i/effect/AXI_ANF_0/inst/rho_init_reg[13]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: design_2_i/effect/AXI_ANF_0/inst/rho_init_reg[14]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: design_2_i/effect/AXI_ANF_0/inst/rho_init_reg[15]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: design_2_i/effect/AXI_ANF_0/inst/rho_init_reg[16]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: design_2_i/effect/AXI_ANF_0/inst/rho_init_reg[17]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: design_2_i/effect/AXI_ANF_0/inst/rho_init_reg[18]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: design_2_i/effect/AXI_ANF_0/inst/rho_init_reg[19]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: design_2_i/effect/AXI_ANF_0/inst/rho_init_reg[1]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: design_2_i/effect/AXI_ANF_0/inst/rho_init_reg[20]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: design_2_i/effect/AXI_ANF_0/inst/rho_init_reg[21]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: design_2_i/effect/AXI_ANF_0/inst/rho_init_reg[22]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: design_2_i/effect/AXI_ANF_0/inst/rho_init_reg[23]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: design_2_i/effect/AXI_ANF_0/inst/rho_init_reg[2]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: design_2_i/effect/AXI_ANF_0/inst/rho_init_reg[3]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: design_2_i/effect/AXI_ANF_0/inst/rho_init_reg[4]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: design_2_i/effect/AXI_ANF_0/inst/rho_init_reg[5]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: design_2_i/effect/AXI_ANF_0/inst/rho_init_reg[6]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: design_2_i/effect/AXI_ANF_0/inst/rho_init_reg[7]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: design_2_i/effect/AXI_ANF_0/inst/rho_init_reg[8]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: design_2_i/effect/AXI_ANF_0/inst/rho_init_reg[9]/Q (HIGH)


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (49)
-------------------------------------------------
 There are 49 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (10)
-------------------------------
 There are 10 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (8)
-------------------------------
 There are 8 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      0.691        0.000                      0                52343        0.023        0.000                      0                52343        7.000        0.000                       0                 23920  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock                              Waveform(ns)       Period(ns)      Frequency(MHz)
-----                              ------------       ----------      --------------
clk_fpga_0                         {0.000 10.000}     20.000          50.000          
design_2_i/clk_wiz_0/inst/clk_in1  {0.000 10.000}     20.000          50.000          
  clk_out1_design_2_clk_wiz_0_0    {0.000 40.697}     81.393          12.286          
  clkfbout_design_2_clk_wiz_0_0    {0.000 30.000}     60.000          16.667          


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock                                  WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----                                  -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
clk_fpga_0                               0.691        0.000                      0                52151        0.023        0.000                      0                52151        9.020        0.000                       0                 23914  
design_2_i/clk_wiz_0/inst/clk_in1                                                                                                                                                    7.000        0.000                       0                     1  
  clk_out1_design_2_clk_wiz_0_0                                                                                                                                                     79.238        0.000                       0                     2  
  clkfbout_design_2_clk_wiz_0_0                                                                                                                                                     40.000        0.000                       0                     3  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group         From Clock         To Clock               WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------         ----------         --------               -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  
**async_default**  clk_fpga_0         clk_fpga_0              16.709        0.000                      0                  192        0.534        0.000                      0                  192  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  clk_fpga_0
  To Clock:  clk_fpga_0

Setup :            0  Failing Endpoints,  Worst Slack        0.691ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.023ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        9.020ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.691ns  (required time - arrival time)
  Source:                 design_2_i/effect/AXI_ANF_0/inst/a_init_reg[20]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            design_2_i/effect/AXI_ANF_0/inst/AC3_reg[66]/D
                            (rising edge-triggered cell FDCE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_fpga_0 rise@20.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        18.718ns  (logic 12.830ns (68.544%)  route 5.888ns (31.456%))
  Logic Levels:           16  (CARRY4=9 DSP48E1=3 LDCE=1 LUT2=1 LUT3=2)
  Clock Path Skew:        -0.398ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.657ns = ( 22.657 - 20.000 ) 
    Source Clock Delay      (SCD):    3.184ns
    Clock Pessimism Removal (CPR):    0.129ns
  Clock Uncertainty:      0.302ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_2_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    design_2_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_2_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=24002, routed)       1.890     3.184    design_2_i/effect/AXI_ANF_0/inst/clk
    SLICE_X55Y120        FDRE                                         r  design_2_i/effect/AXI_ANF_0/inst/a_init_reg[20]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y120        FDRE (Prop_fdre_C_Q)         0.456     3.640 f  design_2_i/effect/AXI_ANF_0/inst/a_init_reg[20]/Q
                         net (fo=6, routed)           0.586     4.226    design_2_i/effect/AXI_ANF_0/inst/a_init_reg_n_0_[20]
    SLICE_X55Y122        LUT2 (Prop_lut2_I1_O)        0.153     4.379 r  design_2_i/effect/AXI_ANF_0/inst/am1_reg[20]_LDC_i_2/O
                         net (fo=3, routed)           0.639     5.017    design_2_i/effect/AXI_ANF_0/inst/am1_reg[20]_LDC_i_2_n_0
    SLICE_X55Y124        LDCE (SetClr_ldce_CLR_Q)     1.088     6.105 f  design_2_i/effect/AXI_ANF_0/inst/am1_reg[20]_LDC/Q
                         net (fo=4, routed)           0.776     6.881    design_2_i/effect/AXI_ANF_0/inst/am1_reg[20]_LDC_n_0
    SLICE_X55Y121        LUT3 (Prop_lut3_I1_O)        0.124     7.005 r  design_2_i/effect/AXI_ANF_0/inst/AC32_i_4/O
                         net (fo=3, routed)           1.742     8.747    design_2_i/effect/AXI_ANF_0/inst/am1[20]
    DSP48_X2Y35          DSP48E1 (Prop_dsp48e1_A[20]_PCOUT[47])
                                                      4.036    12.783 r  design_2_i/effect/AXI_ANF_0/inst/AC32/PCOUT[47]
                         net (fo=1, routed)           0.002    12.785    design_2_i/effect/AXI_ANF_0/inst/AC32_n_106
    DSP48_X2Y36          DSP48E1 (Prop_dsp48e1_PCIN[47]_P[18])
                                                      1.518    14.303 r  design_2_i/effect/AXI_ANF_0/inst/AC32__0/P[18]
                         net (fo=1, routed)           1.109    15.411    design_2_i/effect/AXI_ANF_0/inst/AC32__1[35]
    DSP48_X2Y34          DSP48E1 (Prop_dsp48e1_B[1]_P[0])
                                                      3.656    19.067 r  design_2_i/effect/AXI_ANF_0/inst/AC31__1/P[0]
                         net (fo=2, routed)           1.035    20.103    design_2_i/effect/AXI_ANF_0/inst/AC31__1_n_105
    SLICE_X36Y84         LUT3 (Prop_lut3_I0_O)        0.124    20.227 r  design_2_i/effect/AXI_ANF_0/inst/AC3[48]_i_34/O
                         net (fo=1, routed)           0.000    20.227    design_2_i/effect/AXI_ANF_0/inst/AC3[48]_i_34_n_0
    SLICE_X36Y84         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    20.760 r  design_2_i/effect/AXI_ANF_0/inst/AC3_reg[48]_i_20/CO[3]
                         net (fo=1, routed)           0.000    20.760    design_2_i/effect/AXI_ANF_0/inst/AC3_reg[48]_i_20_n_0
    SLICE_X36Y85         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    20.877 r  design_2_i/effect/AXI_ANF_0/inst/AC3_reg[48]_i_11/CO[3]
                         net (fo=1, routed)           0.000    20.877    design_2_i/effect/AXI_ANF_0/inst/AC3_reg[48]_i_11_n_0
    SLICE_X36Y86         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    20.994 r  design_2_i/effect/AXI_ANF_0/inst/AC3_reg[48]_i_2/CO[3]
                         net (fo=1, routed)           0.000    20.994    design_2_i/effect/AXI_ANF_0/inst/AC3_reg[48]_i_2_n_0
    SLICE_X36Y87         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    21.111 r  design_2_i/effect/AXI_ANF_0/inst/AC3_reg[48]_i_1/CO[3]
                         net (fo=1, routed)           0.000    21.111    design_2_i/effect/AXI_ANF_0/inst/AC3_reg[48]_i_1_n_0
    SLICE_X36Y88         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    21.228 r  design_2_i/effect/AXI_ANF_0/inst/AC3_reg[52]_i_1/CO[3]
                         net (fo=1, routed)           0.000    21.228    design_2_i/effect/AXI_ANF_0/inst/AC3_reg[52]_i_1_n_0
    SLICE_X36Y89         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    21.345 r  design_2_i/effect/AXI_ANF_0/inst/AC3_reg[56]_i_1/CO[3]
                         net (fo=1, routed)           0.000    21.345    design_2_i/effect/AXI_ANF_0/inst/AC3_reg[56]_i_1_n_0
    SLICE_X36Y90         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    21.462 r  design_2_i/effect/AXI_ANF_0/inst/AC3_reg[60]_i_1/CO[3]
                         net (fo=1, routed)           0.000    21.462    design_2_i/effect/AXI_ANF_0/inst/AC3_reg[60]_i_1_n_0
    SLICE_X36Y91         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    21.579 r  design_2_i/effect/AXI_ANF_0/inst/AC3_reg[64]_i_1/CO[3]
                         net (fo=1, routed)           0.000    21.579    design_2_i/effect/AXI_ANF_0/inst/AC3_reg[64]_i_1_n_0
    SLICE_X36Y92         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    21.902 r  design_2_i/effect/AXI_ANF_0/inst/AC3_reg[68]_i_1/O[1]
                         net (fo=1, routed)           0.000    21.902    design_2_i/effect/AXI_ANF_0/inst/AC3_reg[68]_i_1_n_6
    SLICE_X36Y92         FDCE                                         r  design_2_i/effect/AXI_ANF_0/inst/AC3_reg[66]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     20.000    20.000 r  
    PS7_X0Y0             PS7                          0.000    20.000 r  design_2_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    21.088    design_2_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    21.179 r  design_2_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=24002, routed)       1.478    22.657    design_2_i/effect/AXI_ANF_0/inst/clk
    SLICE_X36Y92         FDCE                                         r  design_2_i/effect/AXI_ANF_0/inst/AC3_reg[66]/C
                         clock pessimism              0.129    22.786    
                         clock uncertainty           -0.302    22.484    
    SLICE_X36Y92         FDCE (Setup_fdce_C_D)        0.109    22.593    design_2_i/effect/AXI_ANF_0/inst/AC3_reg[66]
  -------------------------------------------------------------------
                         required time                         22.593    
                         arrival time                         -21.902    
  -------------------------------------------------------------------
                         slack                                  0.691    

Slack (MET) :             0.699ns  (required time - arrival time)
  Source:                 design_2_i/effect/AXI_ANF_0/inst/a_init_reg[20]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            design_2_i/effect/AXI_ANF_0/inst/AC3_reg[68]/D
                            (rising edge-triggered cell FDCE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_fpga_0 rise@20.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        18.710ns  (logic 12.822ns (68.531%)  route 5.888ns (31.469%))
  Logic Levels:           16  (CARRY4=9 DSP48E1=3 LDCE=1 LUT2=1 LUT3=2)
  Clock Path Skew:        -0.398ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.657ns = ( 22.657 - 20.000 ) 
    Source Clock Delay      (SCD):    3.184ns
    Clock Pessimism Removal (CPR):    0.129ns
  Clock Uncertainty:      0.302ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_2_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    design_2_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_2_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=24002, routed)       1.890     3.184    design_2_i/effect/AXI_ANF_0/inst/clk
    SLICE_X55Y120        FDRE                                         r  design_2_i/effect/AXI_ANF_0/inst/a_init_reg[20]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y120        FDRE (Prop_fdre_C_Q)         0.456     3.640 f  design_2_i/effect/AXI_ANF_0/inst/a_init_reg[20]/Q
                         net (fo=6, routed)           0.586     4.226    design_2_i/effect/AXI_ANF_0/inst/a_init_reg_n_0_[20]
    SLICE_X55Y122        LUT2 (Prop_lut2_I1_O)        0.153     4.379 r  design_2_i/effect/AXI_ANF_0/inst/am1_reg[20]_LDC_i_2/O
                         net (fo=3, routed)           0.639     5.017    design_2_i/effect/AXI_ANF_0/inst/am1_reg[20]_LDC_i_2_n_0
    SLICE_X55Y124        LDCE (SetClr_ldce_CLR_Q)     1.088     6.105 f  design_2_i/effect/AXI_ANF_0/inst/am1_reg[20]_LDC/Q
                         net (fo=4, routed)           0.776     6.881    design_2_i/effect/AXI_ANF_0/inst/am1_reg[20]_LDC_n_0
    SLICE_X55Y121        LUT3 (Prop_lut3_I1_O)        0.124     7.005 r  design_2_i/effect/AXI_ANF_0/inst/AC32_i_4/O
                         net (fo=3, routed)           1.742     8.747    design_2_i/effect/AXI_ANF_0/inst/am1[20]
    DSP48_X2Y35          DSP48E1 (Prop_dsp48e1_A[20]_PCOUT[47])
                                                      4.036    12.783 r  design_2_i/effect/AXI_ANF_0/inst/AC32/PCOUT[47]
                         net (fo=1, routed)           0.002    12.785    design_2_i/effect/AXI_ANF_0/inst/AC32_n_106
    DSP48_X2Y36          DSP48E1 (Prop_dsp48e1_PCIN[47]_P[18])
                                                      1.518    14.303 r  design_2_i/effect/AXI_ANF_0/inst/AC32__0/P[18]
                         net (fo=1, routed)           1.109    15.411    design_2_i/effect/AXI_ANF_0/inst/AC32__1[35]
    DSP48_X2Y34          DSP48E1 (Prop_dsp48e1_B[1]_P[0])
                                                      3.656    19.067 r  design_2_i/effect/AXI_ANF_0/inst/AC31__1/P[0]
                         net (fo=2, routed)           1.035    20.103    design_2_i/effect/AXI_ANF_0/inst/AC31__1_n_105
    SLICE_X36Y84         LUT3 (Prop_lut3_I0_O)        0.124    20.227 r  design_2_i/effect/AXI_ANF_0/inst/AC3[48]_i_34/O
                         net (fo=1, routed)           0.000    20.227    design_2_i/effect/AXI_ANF_0/inst/AC3[48]_i_34_n_0
    SLICE_X36Y84         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    20.760 r  design_2_i/effect/AXI_ANF_0/inst/AC3_reg[48]_i_20/CO[3]
                         net (fo=1, routed)           0.000    20.760    design_2_i/effect/AXI_ANF_0/inst/AC3_reg[48]_i_20_n_0
    SLICE_X36Y85         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    20.877 r  design_2_i/effect/AXI_ANF_0/inst/AC3_reg[48]_i_11/CO[3]
                         net (fo=1, routed)           0.000    20.877    design_2_i/effect/AXI_ANF_0/inst/AC3_reg[48]_i_11_n_0
    SLICE_X36Y86         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    20.994 r  design_2_i/effect/AXI_ANF_0/inst/AC3_reg[48]_i_2/CO[3]
                         net (fo=1, routed)           0.000    20.994    design_2_i/effect/AXI_ANF_0/inst/AC3_reg[48]_i_2_n_0
    SLICE_X36Y87         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    21.111 r  design_2_i/effect/AXI_ANF_0/inst/AC3_reg[48]_i_1/CO[3]
                         net (fo=1, routed)           0.000    21.111    design_2_i/effect/AXI_ANF_0/inst/AC3_reg[48]_i_1_n_0
    SLICE_X36Y88         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    21.228 r  design_2_i/effect/AXI_ANF_0/inst/AC3_reg[52]_i_1/CO[3]
                         net (fo=1, routed)           0.000    21.228    design_2_i/effect/AXI_ANF_0/inst/AC3_reg[52]_i_1_n_0
    SLICE_X36Y89         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    21.345 r  design_2_i/effect/AXI_ANF_0/inst/AC3_reg[56]_i_1/CO[3]
                         net (fo=1, routed)           0.000    21.345    design_2_i/effect/AXI_ANF_0/inst/AC3_reg[56]_i_1_n_0
    SLICE_X36Y90         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    21.462 r  design_2_i/effect/AXI_ANF_0/inst/AC3_reg[60]_i_1/CO[3]
                         net (fo=1, routed)           0.000    21.462    design_2_i/effect/AXI_ANF_0/inst/AC3_reg[60]_i_1_n_0
    SLICE_X36Y91         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    21.579 r  design_2_i/effect/AXI_ANF_0/inst/AC3_reg[64]_i_1/CO[3]
                         net (fo=1, routed)           0.000    21.579    design_2_i/effect/AXI_ANF_0/inst/AC3_reg[64]_i_1_n_0
    SLICE_X36Y92         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315    21.894 r  design_2_i/effect/AXI_ANF_0/inst/AC3_reg[68]_i_1/O[3]
                         net (fo=1, routed)           0.000    21.894    design_2_i/effect/AXI_ANF_0/inst/AC3_reg[68]_i_1_n_4
    SLICE_X36Y92         FDCE                                         r  design_2_i/effect/AXI_ANF_0/inst/AC3_reg[68]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     20.000    20.000 r  
    PS7_X0Y0             PS7                          0.000    20.000 r  design_2_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    21.088    design_2_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    21.179 r  design_2_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=24002, routed)       1.478    22.657    design_2_i/effect/AXI_ANF_0/inst/clk
    SLICE_X36Y92         FDCE                                         r  design_2_i/effect/AXI_ANF_0/inst/AC3_reg[68]/C
                         clock pessimism              0.129    22.786    
                         clock uncertainty           -0.302    22.484    
    SLICE_X36Y92         FDCE (Setup_fdce_C_D)        0.109    22.593    design_2_i/effect/AXI_ANF_0/inst/AC3_reg[68]
  -------------------------------------------------------------------
                         required time                         22.593    
                         arrival time                         -21.894    
  -------------------------------------------------------------------
                         slack                                  0.699    

Slack (MET) :             0.743ns  (required time - arrival time)
  Source:                 design_2_i/effect/AXI_ANF_0/inst/a_init_reg[16]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            design_2_i/effect/AXI_ANF_0/inst/AC3_rt_reg[66]/D
                            (rising edge-triggered cell FDCE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_fpga_0 rise@20.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        18.806ns  (logic 13.032ns (69.297%)  route 5.774ns (30.703%))
  Logic Levels:           16  (CARRY4=9 DSP48E1=3 LDCE=1 LUT2=1 LUT3=2)
  Clock Path Skew:        -0.211ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.826ns = ( 22.826 - 20.000 ) 
    Source Clock Delay      (SCD):    3.184ns
    Clock Pessimism Removal (CPR):    0.147ns
  Clock Uncertainty:      0.302ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_2_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    design_2_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_2_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=24002, routed)       1.890     3.184    design_2_i/effect/AXI_ANF_0/inst/clk
    SLICE_X55Y120        FDRE                                         r  design_2_i/effect/AXI_ANF_0/inst/a_init_reg[16]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y120        FDRE (Prop_fdre_C_Q)         0.456     3.640 f  design_2_i/effect/AXI_ANF_0/inst/a_init_reg[16]/Q
                         net (fo=6, routed)           0.732     4.372    design_2_i/effect/AXI_ANF_0/inst/a_init_reg_n_0_[16]
    SLICE_X60Y120        LUT2 (Prop_lut2_I1_O)        0.120     4.492 r  design_2_i/effect/AXI_ANF_0/inst/am1_reg[16]_LDC_i_2/O
                         net (fo=3, routed)           0.660     5.152    design_2_i/effect/AXI_ANF_0/inst/am1_reg[16]_LDC_i_2_n_0
    SLICE_X60Y119        LDCE (SetClr_ldce_CLR_Q)     1.088     6.240 f  design_2_i/effect/AXI_ANF_0/inst/am1_reg[16]_LDC/Q
                         net (fo=4, routed)           0.534     6.774    design_2_i/effect/AXI_ANF_0/inst/am1_reg[16]_LDC_n_0
    SLICE_X60Y119        LUT3 (Prop_lut3_I1_O)        0.150     6.924 r  design_2_i/effect/AXI_ANF_0/inst/AC3_rt2_i_8/O
                         net (fo=3, routed)           1.654     8.578    design_2_i/effect/AXI_ANF_0/inst/am1_rt[16]
    DSP48_X2Y54          DSP48E1 (Prop_dsp48e1_A[16]_PCOUT[47])
                                                      4.238    12.816 r  design_2_i/effect/AXI_ANF_0/inst/AC3_rt2/PCOUT[47]
                         net (fo=1, routed)           0.002    12.818    design_2_i/effect/AXI_ANF_0/inst/AC3_rt2_n_106
    DSP48_X2Y55          DSP48E1 (Prop_dsp48e1_PCIN[47]_P[12])
                                                      1.518    14.336 r  design_2_i/effect/AXI_ANF_0/inst/AC3_rt2__0/P[12]
                         net (fo=1, routed)           1.076    15.412    design_2_i/effect/AXI_ANF_0/inst/AC3_rt2__1[29]
    DSP48_X2Y53          DSP48E1 (Prop_dsp48e1_B[12]_P[17])
                                                      3.656    19.068 r  design_2_i/effect/AXI_ANF_0/inst/AC3_rt1__0/P[17]
                         net (fo=1, routed)           1.116    20.184    design_2_i/effect/AXI_ANF_0/inst/AC3_rt1__0_n_88
    SLICE_X35Y125        LUT3 (Prop_lut3_I2_O)        0.124    20.308 r  design_2_i/effect/AXI_ANF_0/inst/AC3_rt[48]_i_34/O
                         net (fo=1, routed)           0.000    20.308    design_2_i/effect/AXI_ANF_0/inst/AC3_rt[48]_i_34_n_0
    SLICE_X35Y125        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    20.858 r  design_2_i/effect/AXI_ANF_0/inst/AC3_rt_reg[48]_i_20/CO[3]
                         net (fo=1, routed)           0.000    20.858    design_2_i/effect/AXI_ANF_0/inst/AC3_rt_reg[48]_i_20_n_0
    SLICE_X35Y126        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    20.972 r  design_2_i/effect/AXI_ANF_0/inst/AC3_rt_reg[48]_i_11/CO[3]
                         net (fo=1, routed)           0.000    20.972    design_2_i/effect/AXI_ANF_0/inst/AC3_rt_reg[48]_i_11_n_0
    SLICE_X35Y127        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    21.086 r  design_2_i/effect/AXI_ANF_0/inst/AC3_rt_reg[48]_i_2/CO[3]
                         net (fo=1, routed)           0.000    21.086    design_2_i/effect/AXI_ANF_0/inst/AC3_rt_reg[48]_i_2_n_0
    SLICE_X35Y128        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    21.200 r  design_2_i/effect/AXI_ANF_0/inst/AC3_rt_reg[48]_i_1/CO[3]
                         net (fo=1, routed)           0.000    21.200    design_2_i/effect/AXI_ANF_0/inst/AC3_rt_reg[48]_i_1_n_0
    SLICE_X35Y129        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    21.314 r  design_2_i/effect/AXI_ANF_0/inst/AC3_rt_reg[52]_i_1/CO[3]
                         net (fo=1, routed)           0.000    21.314    design_2_i/effect/AXI_ANF_0/inst/AC3_rt_reg[52]_i_1_n_0
    SLICE_X35Y130        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    21.428 r  design_2_i/effect/AXI_ANF_0/inst/AC3_rt_reg[56]_i_1/CO[3]
                         net (fo=1, routed)           0.000    21.428    design_2_i/effect/AXI_ANF_0/inst/AC3_rt_reg[56]_i_1_n_0
    SLICE_X35Y131        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    21.542 r  design_2_i/effect/AXI_ANF_0/inst/AC3_rt_reg[60]_i_1/CO[3]
                         net (fo=1, routed)           0.000    21.542    design_2_i/effect/AXI_ANF_0/inst/AC3_rt_reg[60]_i_1_n_0
    SLICE_X35Y132        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    21.656 r  design_2_i/effect/AXI_ANF_0/inst/AC3_rt_reg[64]_i_1/CO[3]
                         net (fo=1, routed)           0.000    21.656    design_2_i/effect/AXI_ANF_0/inst/AC3_rt_reg[64]_i_1_n_0
    SLICE_X35Y133        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    21.990 r  design_2_i/effect/AXI_ANF_0/inst/AC3_rt_reg[68]_i_1/O[1]
                         net (fo=1, routed)           0.000    21.990    design_2_i/effect/AXI_ANF_0/inst/AC3_rt_reg[68]_i_1_n_6
    SLICE_X35Y133        FDCE                                         r  design_2_i/effect/AXI_ANF_0/inst/AC3_rt_reg[66]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     20.000    20.000 r  
    PS7_X0Y0             PS7                          0.000    20.000 r  design_2_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    21.088    design_2_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    21.179 r  design_2_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=24002, routed)       1.647    22.826    design_2_i/effect/AXI_ANF_0/inst/clk
    SLICE_X35Y133        FDCE                                         r  design_2_i/effect/AXI_ANF_0/inst/AC3_rt_reg[66]/C
                         clock pessimism              0.147    22.973    
                         clock uncertainty           -0.302    22.671    
    SLICE_X35Y133        FDCE (Setup_fdce_C_D)        0.062    22.733    design_2_i/effect/AXI_ANF_0/inst/AC3_rt_reg[66]
  -------------------------------------------------------------------
                         required time                         22.733    
                         arrival time                         -21.990    
  -------------------------------------------------------------------
                         slack                                  0.743    

Slack (MET) :             0.764ns  (required time - arrival time)
  Source:                 design_2_i/effect/AXI_ANF_0/inst/a_init_reg[16]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            design_2_i/effect/AXI_ANF_0/inst/AC3_rt_reg[68]/D
                            (rising edge-triggered cell FDCE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_fpga_0 rise@20.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        18.785ns  (logic 13.011ns (69.262%)  route 5.774ns (30.738%))
  Logic Levels:           16  (CARRY4=9 DSP48E1=3 LDCE=1 LUT2=1 LUT3=2)
  Clock Path Skew:        -0.211ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.826ns = ( 22.826 - 20.000 ) 
    Source Clock Delay      (SCD):    3.184ns
    Clock Pessimism Removal (CPR):    0.147ns
  Clock Uncertainty:      0.302ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_2_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    design_2_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_2_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=24002, routed)       1.890     3.184    design_2_i/effect/AXI_ANF_0/inst/clk
    SLICE_X55Y120        FDRE                                         r  design_2_i/effect/AXI_ANF_0/inst/a_init_reg[16]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y120        FDRE (Prop_fdre_C_Q)         0.456     3.640 f  design_2_i/effect/AXI_ANF_0/inst/a_init_reg[16]/Q
                         net (fo=6, routed)           0.732     4.372    design_2_i/effect/AXI_ANF_0/inst/a_init_reg_n_0_[16]
    SLICE_X60Y120        LUT2 (Prop_lut2_I1_O)        0.120     4.492 r  design_2_i/effect/AXI_ANF_0/inst/am1_reg[16]_LDC_i_2/O
                         net (fo=3, routed)           0.660     5.152    design_2_i/effect/AXI_ANF_0/inst/am1_reg[16]_LDC_i_2_n_0
    SLICE_X60Y119        LDCE (SetClr_ldce_CLR_Q)     1.088     6.240 f  design_2_i/effect/AXI_ANF_0/inst/am1_reg[16]_LDC/Q
                         net (fo=4, routed)           0.534     6.774    design_2_i/effect/AXI_ANF_0/inst/am1_reg[16]_LDC_n_0
    SLICE_X60Y119        LUT3 (Prop_lut3_I1_O)        0.150     6.924 r  design_2_i/effect/AXI_ANF_0/inst/AC3_rt2_i_8/O
                         net (fo=3, routed)           1.654     8.578    design_2_i/effect/AXI_ANF_0/inst/am1_rt[16]
    DSP48_X2Y54          DSP48E1 (Prop_dsp48e1_A[16]_PCOUT[47])
                                                      4.238    12.816 r  design_2_i/effect/AXI_ANF_0/inst/AC3_rt2/PCOUT[47]
                         net (fo=1, routed)           0.002    12.818    design_2_i/effect/AXI_ANF_0/inst/AC3_rt2_n_106
    DSP48_X2Y55          DSP48E1 (Prop_dsp48e1_PCIN[47]_P[12])
                                                      1.518    14.336 r  design_2_i/effect/AXI_ANF_0/inst/AC3_rt2__0/P[12]
                         net (fo=1, routed)           1.076    15.412    design_2_i/effect/AXI_ANF_0/inst/AC3_rt2__1[29]
    DSP48_X2Y53          DSP48E1 (Prop_dsp48e1_B[12]_P[17])
                                                      3.656    19.068 r  design_2_i/effect/AXI_ANF_0/inst/AC3_rt1__0/P[17]
                         net (fo=1, routed)           1.116    20.184    design_2_i/effect/AXI_ANF_0/inst/AC3_rt1__0_n_88
    SLICE_X35Y125        LUT3 (Prop_lut3_I2_O)        0.124    20.308 r  design_2_i/effect/AXI_ANF_0/inst/AC3_rt[48]_i_34/O
                         net (fo=1, routed)           0.000    20.308    design_2_i/effect/AXI_ANF_0/inst/AC3_rt[48]_i_34_n_0
    SLICE_X35Y125        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    20.858 r  design_2_i/effect/AXI_ANF_0/inst/AC3_rt_reg[48]_i_20/CO[3]
                         net (fo=1, routed)           0.000    20.858    design_2_i/effect/AXI_ANF_0/inst/AC3_rt_reg[48]_i_20_n_0
    SLICE_X35Y126        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    20.972 r  design_2_i/effect/AXI_ANF_0/inst/AC3_rt_reg[48]_i_11/CO[3]
                         net (fo=1, routed)           0.000    20.972    design_2_i/effect/AXI_ANF_0/inst/AC3_rt_reg[48]_i_11_n_0
    SLICE_X35Y127        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    21.086 r  design_2_i/effect/AXI_ANF_0/inst/AC3_rt_reg[48]_i_2/CO[3]
                         net (fo=1, routed)           0.000    21.086    design_2_i/effect/AXI_ANF_0/inst/AC3_rt_reg[48]_i_2_n_0
    SLICE_X35Y128        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    21.200 r  design_2_i/effect/AXI_ANF_0/inst/AC3_rt_reg[48]_i_1/CO[3]
                         net (fo=1, routed)           0.000    21.200    design_2_i/effect/AXI_ANF_0/inst/AC3_rt_reg[48]_i_1_n_0
    SLICE_X35Y129        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    21.314 r  design_2_i/effect/AXI_ANF_0/inst/AC3_rt_reg[52]_i_1/CO[3]
                         net (fo=1, routed)           0.000    21.314    design_2_i/effect/AXI_ANF_0/inst/AC3_rt_reg[52]_i_1_n_0
    SLICE_X35Y130        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    21.428 r  design_2_i/effect/AXI_ANF_0/inst/AC3_rt_reg[56]_i_1/CO[3]
                         net (fo=1, routed)           0.000    21.428    design_2_i/effect/AXI_ANF_0/inst/AC3_rt_reg[56]_i_1_n_0
    SLICE_X35Y131        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    21.542 r  design_2_i/effect/AXI_ANF_0/inst/AC3_rt_reg[60]_i_1/CO[3]
                         net (fo=1, routed)           0.000    21.542    design_2_i/effect/AXI_ANF_0/inst/AC3_rt_reg[60]_i_1_n_0
    SLICE_X35Y132        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    21.656 r  design_2_i/effect/AXI_ANF_0/inst/AC3_rt_reg[64]_i_1/CO[3]
                         net (fo=1, routed)           0.000    21.656    design_2_i/effect/AXI_ANF_0/inst/AC3_rt_reg[64]_i_1_n_0
    SLICE_X35Y133        CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    21.969 r  design_2_i/effect/AXI_ANF_0/inst/AC3_rt_reg[68]_i_1/O[3]
                         net (fo=1, routed)           0.000    21.969    design_2_i/effect/AXI_ANF_0/inst/AC3_rt_reg[68]_i_1_n_4
    SLICE_X35Y133        FDCE                                         r  design_2_i/effect/AXI_ANF_0/inst/AC3_rt_reg[68]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     20.000    20.000 r  
    PS7_X0Y0             PS7                          0.000    20.000 r  design_2_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    21.088    design_2_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    21.179 r  design_2_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=24002, routed)       1.647    22.826    design_2_i/effect/AXI_ANF_0/inst/clk
    SLICE_X35Y133        FDCE                                         r  design_2_i/effect/AXI_ANF_0/inst/AC3_rt_reg[68]/C
                         clock pessimism              0.147    22.973    
                         clock uncertainty           -0.302    22.671    
    SLICE_X35Y133        FDCE (Setup_fdce_C_D)        0.062    22.733    design_2_i/effect/AXI_ANF_0/inst/AC3_rt_reg[68]
  -------------------------------------------------------------------
                         required time                         22.733    
                         arrival time                         -21.969    
  -------------------------------------------------------------------
                         slack                                  0.764    

Slack (MET) :             0.775ns  (required time - arrival time)
  Source:                 design_2_i/effect/AXI_ANF_0/inst/a_init_reg[20]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            design_2_i/effect/AXI_ANF_0/inst/AC3_reg[67]/D
                            (rising edge-triggered cell FDCE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_fpga_0 rise@20.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        18.634ns  (logic 12.746ns (68.403%)  route 5.888ns (31.597%))
  Logic Levels:           16  (CARRY4=9 DSP48E1=3 LDCE=1 LUT2=1 LUT3=2)
  Clock Path Skew:        -0.398ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.657ns = ( 22.657 - 20.000 ) 
    Source Clock Delay      (SCD):    3.184ns
    Clock Pessimism Removal (CPR):    0.129ns
  Clock Uncertainty:      0.302ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_2_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    design_2_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_2_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=24002, routed)       1.890     3.184    design_2_i/effect/AXI_ANF_0/inst/clk
    SLICE_X55Y120        FDRE                                         r  design_2_i/effect/AXI_ANF_0/inst/a_init_reg[20]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y120        FDRE (Prop_fdre_C_Q)         0.456     3.640 f  design_2_i/effect/AXI_ANF_0/inst/a_init_reg[20]/Q
                         net (fo=6, routed)           0.586     4.226    design_2_i/effect/AXI_ANF_0/inst/a_init_reg_n_0_[20]
    SLICE_X55Y122        LUT2 (Prop_lut2_I1_O)        0.153     4.379 r  design_2_i/effect/AXI_ANF_0/inst/am1_reg[20]_LDC_i_2/O
                         net (fo=3, routed)           0.639     5.017    design_2_i/effect/AXI_ANF_0/inst/am1_reg[20]_LDC_i_2_n_0
    SLICE_X55Y124        LDCE (SetClr_ldce_CLR_Q)     1.088     6.105 f  design_2_i/effect/AXI_ANF_0/inst/am1_reg[20]_LDC/Q
                         net (fo=4, routed)           0.776     6.881    design_2_i/effect/AXI_ANF_0/inst/am1_reg[20]_LDC_n_0
    SLICE_X55Y121        LUT3 (Prop_lut3_I1_O)        0.124     7.005 r  design_2_i/effect/AXI_ANF_0/inst/AC32_i_4/O
                         net (fo=3, routed)           1.742     8.747    design_2_i/effect/AXI_ANF_0/inst/am1[20]
    DSP48_X2Y35          DSP48E1 (Prop_dsp48e1_A[20]_PCOUT[47])
                                                      4.036    12.783 r  design_2_i/effect/AXI_ANF_0/inst/AC32/PCOUT[47]
                         net (fo=1, routed)           0.002    12.785    design_2_i/effect/AXI_ANF_0/inst/AC32_n_106
    DSP48_X2Y36          DSP48E1 (Prop_dsp48e1_PCIN[47]_P[18])
                                                      1.518    14.303 r  design_2_i/effect/AXI_ANF_0/inst/AC32__0/P[18]
                         net (fo=1, routed)           1.109    15.411    design_2_i/effect/AXI_ANF_0/inst/AC32__1[35]
    DSP48_X2Y34          DSP48E1 (Prop_dsp48e1_B[1]_P[0])
                                                      3.656    19.067 r  design_2_i/effect/AXI_ANF_0/inst/AC31__1/P[0]
                         net (fo=2, routed)           1.035    20.103    design_2_i/effect/AXI_ANF_0/inst/AC31__1_n_105
    SLICE_X36Y84         LUT3 (Prop_lut3_I0_O)        0.124    20.227 r  design_2_i/effect/AXI_ANF_0/inst/AC3[48]_i_34/O
                         net (fo=1, routed)           0.000    20.227    design_2_i/effect/AXI_ANF_0/inst/AC3[48]_i_34_n_0
    SLICE_X36Y84         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    20.760 r  design_2_i/effect/AXI_ANF_0/inst/AC3_reg[48]_i_20/CO[3]
                         net (fo=1, routed)           0.000    20.760    design_2_i/effect/AXI_ANF_0/inst/AC3_reg[48]_i_20_n_0
    SLICE_X36Y85         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    20.877 r  design_2_i/effect/AXI_ANF_0/inst/AC3_reg[48]_i_11/CO[3]
                         net (fo=1, routed)           0.000    20.877    design_2_i/effect/AXI_ANF_0/inst/AC3_reg[48]_i_11_n_0
    SLICE_X36Y86         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    20.994 r  design_2_i/effect/AXI_ANF_0/inst/AC3_reg[48]_i_2/CO[3]
                         net (fo=1, routed)           0.000    20.994    design_2_i/effect/AXI_ANF_0/inst/AC3_reg[48]_i_2_n_0
    SLICE_X36Y87         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    21.111 r  design_2_i/effect/AXI_ANF_0/inst/AC3_reg[48]_i_1/CO[3]
                         net (fo=1, routed)           0.000    21.111    design_2_i/effect/AXI_ANF_0/inst/AC3_reg[48]_i_1_n_0
    SLICE_X36Y88         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    21.228 r  design_2_i/effect/AXI_ANF_0/inst/AC3_reg[52]_i_1/CO[3]
                         net (fo=1, routed)           0.000    21.228    design_2_i/effect/AXI_ANF_0/inst/AC3_reg[52]_i_1_n_0
    SLICE_X36Y89         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    21.345 r  design_2_i/effect/AXI_ANF_0/inst/AC3_reg[56]_i_1/CO[3]
                         net (fo=1, routed)           0.000    21.345    design_2_i/effect/AXI_ANF_0/inst/AC3_reg[56]_i_1_n_0
    SLICE_X36Y90         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    21.462 r  design_2_i/effect/AXI_ANF_0/inst/AC3_reg[60]_i_1/CO[3]
                         net (fo=1, routed)           0.000    21.462    design_2_i/effect/AXI_ANF_0/inst/AC3_reg[60]_i_1_n_0
    SLICE_X36Y91         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    21.579 r  design_2_i/effect/AXI_ANF_0/inst/AC3_reg[64]_i_1/CO[3]
                         net (fo=1, routed)           0.000    21.579    design_2_i/effect/AXI_ANF_0/inst/AC3_reg[64]_i_1_n_0
    SLICE_X36Y92         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    21.818 r  design_2_i/effect/AXI_ANF_0/inst/AC3_reg[68]_i_1/O[2]
                         net (fo=1, routed)           0.000    21.818    design_2_i/effect/AXI_ANF_0/inst/AC3_reg[68]_i_1_n_5
    SLICE_X36Y92         FDCE                                         r  design_2_i/effect/AXI_ANF_0/inst/AC3_reg[67]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     20.000    20.000 r  
    PS7_X0Y0             PS7                          0.000    20.000 r  design_2_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    21.088    design_2_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    21.179 r  design_2_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=24002, routed)       1.478    22.657    design_2_i/effect/AXI_ANF_0/inst/clk
    SLICE_X36Y92         FDCE                                         r  design_2_i/effect/AXI_ANF_0/inst/AC3_reg[67]/C
                         clock pessimism              0.129    22.786    
                         clock uncertainty           -0.302    22.484    
    SLICE_X36Y92         FDCE (Setup_fdce_C_D)        0.109    22.593    design_2_i/effect/AXI_ANF_0/inst/AC3_reg[67]
  -------------------------------------------------------------------
                         required time                         22.593    
                         arrival time                         -21.818    
  -------------------------------------------------------------------
                         slack                                  0.775    

Slack (MET) :             0.795ns  (required time - arrival time)
  Source:                 design_2_i/effect/AXI_ANF_0/inst/a_init_reg[20]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            design_2_i/effect/AXI_ANF_0/inst/AC3_reg[65]/D
                            (rising edge-triggered cell FDCE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_fpga_0 rise@20.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        18.614ns  (logic 12.726ns (68.369%)  route 5.888ns (31.631%))
  Logic Levels:           16  (CARRY4=9 DSP48E1=3 LDCE=1 LUT2=1 LUT3=2)
  Clock Path Skew:        -0.398ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.657ns = ( 22.657 - 20.000 ) 
    Source Clock Delay      (SCD):    3.184ns
    Clock Pessimism Removal (CPR):    0.129ns
  Clock Uncertainty:      0.302ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_2_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    design_2_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_2_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=24002, routed)       1.890     3.184    design_2_i/effect/AXI_ANF_0/inst/clk
    SLICE_X55Y120        FDRE                                         r  design_2_i/effect/AXI_ANF_0/inst/a_init_reg[20]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y120        FDRE (Prop_fdre_C_Q)         0.456     3.640 f  design_2_i/effect/AXI_ANF_0/inst/a_init_reg[20]/Q
                         net (fo=6, routed)           0.586     4.226    design_2_i/effect/AXI_ANF_0/inst/a_init_reg_n_0_[20]
    SLICE_X55Y122        LUT2 (Prop_lut2_I1_O)        0.153     4.379 r  design_2_i/effect/AXI_ANF_0/inst/am1_reg[20]_LDC_i_2/O
                         net (fo=3, routed)           0.639     5.017    design_2_i/effect/AXI_ANF_0/inst/am1_reg[20]_LDC_i_2_n_0
    SLICE_X55Y124        LDCE (SetClr_ldce_CLR_Q)     1.088     6.105 f  design_2_i/effect/AXI_ANF_0/inst/am1_reg[20]_LDC/Q
                         net (fo=4, routed)           0.776     6.881    design_2_i/effect/AXI_ANF_0/inst/am1_reg[20]_LDC_n_0
    SLICE_X55Y121        LUT3 (Prop_lut3_I1_O)        0.124     7.005 r  design_2_i/effect/AXI_ANF_0/inst/AC32_i_4/O
                         net (fo=3, routed)           1.742     8.747    design_2_i/effect/AXI_ANF_0/inst/am1[20]
    DSP48_X2Y35          DSP48E1 (Prop_dsp48e1_A[20]_PCOUT[47])
                                                      4.036    12.783 r  design_2_i/effect/AXI_ANF_0/inst/AC32/PCOUT[47]
                         net (fo=1, routed)           0.002    12.785    design_2_i/effect/AXI_ANF_0/inst/AC32_n_106
    DSP48_X2Y36          DSP48E1 (Prop_dsp48e1_PCIN[47]_P[18])
                                                      1.518    14.303 r  design_2_i/effect/AXI_ANF_0/inst/AC32__0/P[18]
                         net (fo=1, routed)           1.109    15.411    design_2_i/effect/AXI_ANF_0/inst/AC32__1[35]
    DSP48_X2Y34          DSP48E1 (Prop_dsp48e1_B[1]_P[0])
                                                      3.656    19.067 r  design_2_i/effect/AXI_ANF_0/inst/AC31__1/P[0]
                         net (fo=2, routed)           1.035    20.103    design_2_i/effect/AXI_ANF_0/inst/AC31__1_n_105
    SLICE_X36Y84         LUT3 (Prop_lut3_I0_O)        0.124    20.227 r  design_2_i/effect/AXI_ANF_0/inst/AC3[48]_i_34/O
                         net (fo=1, routed)           0.000    20.227    design_2_i/effect/AXI_ANF_0/inst/AC3[48]_i_34_n_0
    SLICE_X36Y84         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    20.760 r  design_2_i/effect/AXI_ANF_0/inst/AC3_reg[48]_i_20/CO[3]
                         net (fo=1, routed)           0.000    20.760    design_2_i/effect/AXI_ANF_0/inst/AC3_reg[48]_i_20_n_0
    SLICE_X36Y85         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    20.877 r  design_2_i/effect/AXI_ANF_0/inst/AC3_reg[48]_i_11/CO[3]
                         net (fo=1, routed)           0.000    20.877    design_2_i/effect/AXI_ANF_0/inst/AC3_reg[48]_i_11_n_0
    SLICE_X36Y86         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    20.994 r  design_2_i/effect/AXI_ANF_0/inst/AC3_reg[48]_i_2/CO[3]
                         net (fo=1, routed)           0.000    20.994    design_2_i/effect/AXI_ANF_0/inst/AC3_reg[48]_i_2_n_0
    SLICE_X36Y87         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    21.111 r  design_2_i/effect/AXI_ANF_0/inst/AC3_reg[48]_i_1/CO[3]
                         net (fo=1, routed)           0.000    21.111    design_2_i/effect/AXI_ANF_0/inst/AC3_reg[48]_i_1_n_0
    SLICE_X36Y88         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    21.228 r  design_2_i/effect/AXI_ANF_0/inst/AC3_reg[52]_i_1/CO[3]
                         net (fo=1, routed)           0.000    21.228    design_2_i/effect/AXI_ANF_0/inst/AC3_reg[52]_i_1_n_0
    SLICE_X36Y89         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    21.345 r  design_2_i/effect/AXI_ANF_0/inst/AC3_reg[56]_i_1/CO[3]
                         net (fo=1, routed)           0.000    21.345    design_2_i/effect/AXI_ANF_0/inst/AC3_reg[56]_i_1_n_0
    SLICE_X36Y90         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    21.462 r  design_2_i/effect/AXI_ANF_0/inst/AC3_reg[60]_i_1/CO[3]
                         net (fo=1, routed)           0.000    21.462    design_2_i/effect/AXI_ANF_0/inst/AC3_reg[60]_i_1_n_0
    SLICE_X36Y91         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    21.579 r  design_2_i/effect/AXI_ANF_0/inst/AC3_reg[64]_i_1/CO[3]
                         net (fo=1, routed)           0.000    21.579    design_2_i/effect/AXI_ANF_0/inst/AC3_reg[64]_i_1_n_0
    SLICE_X36Y92         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219    21.798 r  design_2_i/effect/AXI_ANF_0/inst/AC3_reg[68]_i_1/O[0]
                         net (fo=1, routed)           0.000    21.798    design_2_i/effect/AXI_ANF_0/inst/AC3_reg[68]_i_1_n_7
    SLICE_X36Y92         FDCE                                         r  design_2_i/effect/AXI_ANF_0/inst/AC3_reg[65]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     20.000    20.000 r  
    PS7_X0Y0             PS7                          0.000    20.000 r  design_2_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    21.088    design_2_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    21.179 r  design_2_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=24002, routed)       1.478    22.657    design_2_i/effect/AXI_ANF_0/inst/clk
    SLICE_X36Y92         FDCE                                         r  design_2_i/effect/AXI_ANF_0/inst/AC3_reg[65]/C
                         clock pessimism              0.129    22.786    
                         clock uncertainty           -0.302    22.484    
    SLICE_X36Y92         FDCE (Setup_fdce_C_D)        0.109    22.593    design_2_i/effect/AXI_ANF_0/inst/AC3_reg[65]
  -------------------------------------------------------------------
                         required time                         22.593    
                         arrival time                         -21.798    
  -------------------------------------------------------------------
                         slack                                  0.795    

Slack (MET) :             0.808ns  (required time - arrival time)
  Source:                 design_2_i/effect/AXI_ANF_0/inst/a_init_reg[20]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            design_2_i/effect/AXI_ANF_0/inst/AC3_reg[62]/D
                            (rising edge-triggered cell FDCE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_fpga_0 rise@20.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        18.601ns  (logic 12.713ns (68.346%)  route 5.888ns (31.654%))
  Logic Levels:           15  (CARRY4=8 DSP48E1=3 LDCE=1 LUT2=1 LUT3=2)
  Clock Path Skew:        -0.398ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.657ns = ( 22.657 - 20.000 ) 
    Source Clock Delay      (SCD):    3.184ns
    Clock Pessimism Removal (CPR):    0.129ns
  Clock Uncertainty:      0.302ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_2_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    design_2_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_2_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=24002, routed)       1.890     3.184    design_2_i/effect/AXI_ANF_0/inst/clk
    SLICE_X55Y120        FDRE                                         r  design_2_i/effect/AXI_ANF_0/inst/a_init_reg[20]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y120        FDRE (Prop_fdre_C_Q)         0.456     3.640 f  design_2_i/effect/AXI_ANF_0/inst/a_init_reg[20]/Q
                         net (fo=6, routed)           0.586     4.226    design_2_i/effect/AXI_ANF_0/inst/a_init_reg_n_0_[20]
    SLICE_X55Y122        LUT2 (Prop_lut2_I1_O)        0.153     4.379 r  design_2_i/effect/AXI_ANF_0/inst/am1_reg[20]_LDC_i_2/O
                         net (fo=3, routed)           0.639     5.017    design_2_i/effect/AXI_ANF_0/inst/am1_reg[20]_LDC_i_2_n_0
    SLICE_X55Y124        LDCE (SetClr_ldce_CLR_Q)     1.088     6.105 f  design_2_i/effect/AXI_ANF_0/inst/am1_reg[20]_LDC/Q
                         net (fo=4, routed)           0.776     6.881    design_2_i/effect/AXI_ANF_0/inst/am1_reg[20]_LDC_n_0
    SLICE_X55Y121        LUT3 (Prop_lut3_I1_O)        0.124     7.005 r  design_2_i/effect/AXI_ANF_0/inst/AC32_i_4/O
                         net (fo=3, routed)           1.742     8.747    design_2_i/effect/AXI_ANF_0/inst/am1[20]
    DSP48_X2Y35          DSP48E1 (Prop_dsp48e1_A[20]_PCOUT[47])
                                                      4.036    12.783 r  design_2_i/effect/AXI_ANF_0/inst/AC32/PCOUT[47]
                         net (fo=1, routed)           0.002    12.785    design_2_i/effect/AXI_ANF_0/inst/AC32_n_106
    DSP48_X2Y36          DSP48E1 (Prop_dsp48e1_PCIN[47]_P[18])
                                                      1.518    14.303 r  design_2_i/effect/AXI_ANF_0/inst/AC32__0/P[18]
                         net (fo=1, routed)           1.109    15.411    design_2_i/effect/AXI_ANF_0/inst/AC32__1[35]
    DSP48_X2Y34          DSP48E1 (Prop_dsp48e1_B[1]_P[0])
                                                      3.656    19.067 r  design_2_i/effect/AXI_ANF_0/inst/AC31__1/P[0]
                         net (fo=2, routed)           1.035    20.103    design_2_i/effect/AXI_ANF_0/inst/AC31__1_n_105
    SLICE_X36Y84         LUT3 (Prop_lut3_I0_O)        0.124    20.227 r  design_2_i/effect/AXI_ANF_0/inst/AC3[48]_i_34/O
                         net (fo=1, routed)           0.000    20.227    design_2_i/effect/AXI_ANF_0/inst/AC3[48]_i_34_n_0
    SLICE_X36Y84         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    20.760 r  design_2_i/effect/AXI_ANF_0/inst/AC3_reg[48]_i_20/CO[3]
                         net (fo=1, routed)           0.000    20.760    design_2_i/effect/AXI_ANF_0/inst/AC3_reg[48]_i_20_n_0
    SLICE_X36Y85         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    20.877 r  design_2_i/effect/AXI_ANF_0/inst/AC3_reg[48]_i_11/CO[3]
                         net (fo=1, routed)           0.000    20.877    design_2_i/effect/AXI_ANF_0/inst/AC3_reg[48]_i_11_n_0
    SLICE_X36Y86         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    20.994 r  design_2_i/effect/AXI_ANF_0/inst/AC3_reg[48]_i_2/CO[3]
                         net (fo=1, routed)           0.000    20.994    design_2_i/effect/AXI_ANF_0/inst/AC3_reg[48]_i_2_n_0
    SLICE_X36Y87         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    21.111 r  design_2_i/effect/AXI_ANF_0/inst/AC3_reg[48]_i_1/CO[3]
                         net (fo=1, routed)           0.000    21.111    design_2_i/effect/AXI_ANF_0/inst/AC3_reg[48]_i_1_n_0
    SLICE_X36Y88         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    21.228 r  design_2_i/effect/AXI_ANF_0/inst/AC3_reg[52]_i_1/CO[3]
                         net (fo=1, routed)           0.000    21.228    design_2_i/effect/AXI_ANF_0/inst/AC3_reg[52]_i_1_n_0
    SLICE_X36Y89         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    21.345 r  design_2_i/effect/AXI_ANF_0/inst/AC3_reg[56]_i_1/CO[3]
                         net (fo=1, routed)           0.000    21.345    design_2_i/effect/AXI_ANF_0/inst/AC3_reg[56]_i_1_n_0
    SLICE_X36Y90         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    21.462 r  design_2_i/effect/AXI_ANF_0/inst/AC3_reg[60]_i_1/CO[3]
                         net (fo=1, routed)           0.000    21.462    design_2_i/effect/AXI_ANF_0/inst/AC3_reg[60]_i_1_n_0
    SLICE_X36Y91         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    21.785 r  design_2_i/effect/AXI_ANF_0/inst/AC3_reg[64]_i_1/O[1]
                         net (fo=1, routed)           0.000    21.785    design_2_i/effect/AXI_ANF_0/inst/AC3_reg[64]_i_1_n_6
    SLICE_X36Y91         FDCE                                         r  design_2_i/effect/AXI_ANF_0/inst/AC3_reg[62]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     20.000    20.000 r  
    PS7_X0Y0             PS7                          0.000    20.000 r  design_2_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    21.088    design_2_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    21.179 r  design_2_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=24002, routed)       1.478    22.657    design_2_i/effect/AXI_ANF_0/inst/clk
    SLICE_X36Y91         FDCE                                         r  design_2_i/effect/AXI_ANF_0/inst/AC3_reg[62]/C
                         clock pessimism              0.129    22.786    
                         clock uncertainty           -0.302    22.484    
    SLICE_X36Y91         FDCE (Setup_fdce_C_D)        0.109    22.593    design_2_i/effect/AXI_ANF_0/inst/AC3_reg[62]
  -------------------------------------------------------------------
                         required time                         22.593    
                         arrival time                         -21.785    
  -------------------------------------------------------------------
                         slack                                  0.808    

Slack (MET) :             0.816ns  (required time - arrival time)
  Source:                 design_2_i/effect/AXI_ANF_0/inst/a_init_reg[20]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            design_2_i/effect/AXI_ANF_0/inst/AC3_reg[64]/D
                            (rising edge-triggered cell FDCE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_fpga_0 rise@20.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        18.593ns  (logic 12.705ns (68.333%)  route 5.888ns (31.667%))
  Logic Levels:           15  (CARRY4=8 DSP48E1=3 LDCE=1 LUT2=1 LUT3=2)
  Clock Path Skew:        -0.398ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.657ns = ( 22.657 - 20.000 ) 
    Source Clock Delay      (SCD):    3.184ns
    Clock Pessimism Removal (CPR):    0.129ns
  Clock Uncertainty:      0.302ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_2_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    design_2_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_2_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=24002, routed)       1.890     3.184    design_2_i/effect/AXI_ANF_0/inst/clk
    SLICE_X55Y120        FDRE                                         r  design_2_i/effect/AXI_ANF_0/inst/a_init_reg[20]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y120        FDRE (Prop_fdre_C_Q)         0.456     3.640 f  design_2_i/effect/AXI_ANF_0/inst/a_init_reg[20]/Q
                         net (fo=6, routed)           0.586     4.226    design_2_i/effect/AXI_ANF_0/inst/a_init_reg_n_0_[20]
    SLICE_X55Y122        LUT2 (Prop_lut2_I1_O)        0.153     4.379 r  design_2_i/effect/AXI_ANF_0/inst/am1_reg[20]_LDC_i_2/O
                         net (fo=3, routed)           0.639     5.017    design_2_i/effect/AXI_ANF_0/inst/am1_reg[20]_LDC_i_2_n_0
    SLICE_X55Y124        LDCE (SetClr_ldce_CLR_Q)     1.088     6.105 f  design_2_i/effect/AXI_ANF_0/inst/am1_reg[20]_LDC/Q
                         net (fo=4, routed)           0.776     6.881    design_2_i/effect/AXI_ANF_0/inst/am1_reg[20]_LDC_n_0
    SLICE_X55Y121        LUT3 (Prop_lut3_I1_O)        0.124     7.005 r  design_2_i/effect/AXI_ANF_0/inst/AC32_i_4/O
                         net (fo=3, routed)           1.742     8.747    design_2_i/effect/AXI_ANF_0/inst/am1[20]
    DSP48_X2Y35          DSP48E1 (Prop_dsp48e1_A[20]_PCOUT[47])
                                                      4.036    12.783 r  design_2_i/effect/AXI_ANF_0/inst/AC32/PCOUT[47]
                         net (fo=1, routed)           0.002    12.785    design_2_i/effect/AXI_ANF_0/inst/AC32_n_106
    DSP48_X2Y36          DSP48E1 (Prop_dsp48e1_PCIN[47]_P[18])
                                                      1.518    14.303 r  design_2_i/effect/AXI_ANF_0/inst/AC32__0/P[18]
                         net (fo=1, routed)           1.109    15.411    design_2_i/effect/AXI_ANF_0/inst/AC32__1[35]
    DSP48_X2Y34          DSP48E1 (Prop_dsp48e1_B[1]_P[0])
                                                      3.656    19.067 r  design_2_i/effect/AXI_ANF_0/inst/AC31__1/P[0]
                         net (fo=2, routed)           1.035    20.103    design_2_i/effect/AXI_ANF_0/inst/AC31__1_n_105
    SLICE_X36Y84         LUT3 (Prop_lut3_I0_O)        0.124    20.227 r  design_2_i/effect/AXI_ANF_0/inst/AC3[48]_i_34/O
                         net (fo=1, routed)           0.000    20.227    design_2_i/effect/AXI_ANF_0/inst/AC3[48]_i_34_n_0
    SLICE_X36Y84         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    20.760 r  design_2_i/effect/AXI_ANF_0/inst/AC3_reg[48]_i_20/CO[3]
                         net (fo=1, routed)           0.000    20.760    design_2_i/effect/AXI_ANF_0/inst/AC3_reg[48]_i_20_n_0
    SLICE_X36Y85         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    20.877 r  design_2_i/effect/AXI_ANF_0/inst/AC3_reg[48]_i_11/CO[3]
                         net (fo=1, routed)           0.000    20.877    design_2_i/effect/AXI_ANF_0/inst/AC3_reg[48]_i_11_n_0
    SLICE_X36Y86         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    20.994 r  design_2_i/effect/AXI_ANF_0/inst/AC3_reg[48]_i_2/CO[3]
                         net (fo=1, routed)           0.000    20.994    design_2_i/effect/AXI_ANF_0/inst/AC3_reg[48]_i_2_n_0
    SLICE_X36Y87         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    21.111 r  design_2_i/effect/AXI_ANF_0/inst/AC3_reg[48]_i_1/CO[3]
                         net (fo=1, routed)           0.000    21.111    design_2_i/effect/AXI_ANF_0/inst/AC3_reg[48]_i_1_n_0
    SLICE_X36Y88         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    21.228 r  design_2_i/effect/AXI_ANF_0/inst/AC3_reg[52]_i_1/CO[3]
                         net (fo=1, routed)           0.000    21.228    design_2_i/effect/AXI_ANF_0/inst/AC3_reg[52]_i_1_n_0
    SLICE_X36Y89         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    21.345 r  design_2_i/effect/AXI_ANF_0/inst/AC3_reg[56]_i_1/CO[3]
                         net (fo=1, routed)           0.000    21.345    design_2_i/effect/AXI_ANF_0/inst/AC3_reg[56]_i_1_n_0
    SLICE_X36Y90         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    21.462 r  design_2_i/effect/AXI_ANF_0/inst/AC3_reg[60]_i_1/CO[3]
                         net (fo=1, routed)           0.000    21.462    design_2_i/effect/AXI_ANF_0/inst/AC3_reg[60]_i_1_n_0
    SLICE_X36Y91         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315    21.777 r  design_2_i/effect/AXI_ANF_0/inst/AC3_reg[64]_i_1/O[3]
                         net (fo=1, routed)           0.000    21.777    design_2_i/effect/AXI_ANF_0/inst/AC3_reg[64]_i_1_n_4
    SLICE_X36Y91         FDCE                                         r  design_2_i/effect/AXI_ANF_0/inst/AC3_reg[64]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     20.000    20.000 r  
    PS7_X0Y0             PS7                          0.000    20.000 r  design_2_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    21.088    design_2_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    21.179 r  design_2_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=24002, routed)       1.478    22.657    design_2_i/effect/AXI_ANF_0/inst/clk
    SLICE_X36Y91         FDCE                                         r  design_2_i/effect/AXI_ANF_0/inst/AC3_reg[64]/C
                         clock pessimism              0.129    22.786    
                         clock uncertainty           -0.302    22.484    
    SLICE_X36Y91         FDCE (Setup_fdce_C_D)        0.109    22.593    design_2_i/effect/AXI_ANF_0/inst/AC3_reg[64]
  -------------------------------------------------------------------
                         required time                         22.593    
                         arrival time                         -21.777    
  -------------------------------------------------------------------
                         slack                                  0.816    

Slack (MET) :             0.838ns  (required time - arrival time)
  Source:                 design_2_i/effect/AXI_ANF_0/inst/a_init_reg[16]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            design_2_i/effect/AXI_ANF_0/inst/AC3_rt_reg[67]/D
                            (rising edge-triggered cell FDCE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_fpga_0 rise@20.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        18.711ns  (logic 12.937ns (69.141%)  route 5.774ns (30.859%))
  Logic Levels:           16  (CARRY4=9 DSP48E1=3 LDCE=1 LUT2=1 LUT3=2)
  Clock Path Skew:        -0.211ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.826ns = ( 22.826 - 20.000 ) 
    Source Clock Delay      (SCD):    3.184ns
    Clock Pessimism Removal (CPR):    0.147ns
  Clock Uncertainty:      0.302ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_2_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    design_2_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_2_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=24002, routed)       1.890     3.184    design_2_i/effect/AXI_ANF_0/inst/clk
    SLICE_X55Y120        FDRE                                         r  design_2_i/effect/AXI_ANF_0/inst/a_init_reg[16]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y120        FDRE (Prop_fdre_C_Q)         0.456     3.640 f  design_2_i/effect/AXI_ANF_0/inst/a_init_reg[16]/Q
                         net (fo=6, routed)           0.732     4.372    design_2_i/effect/AXI_ANF_0/inst/a_init_reg_n_0_[16]
    SLICE_X60Y120        LUT2 (Prop_lut2_I1_O)        0.120     4.492 r  design_2_i/effect/AXI_ANF_0/inst/am1_reg[16]_LDC_i_2/O
                         net (fo=3, routed)           0.660     5.152    design_2_i/effect/AXI_ANF_0/inst/am1_reg[16]_LDC_i_2_n_0
    SLICE_X60Y119        LDCE (SetClr_ldce_CLR_Q)     1.088     6.240 f  design_2_i/effect/AXI_ANF_0/inst/am1_reg[16]_LDC/Q
                         net (fo=4, routed)           0.534     6.774    design_2_i/effect/AXI_ANF_0/inst/am1_reg[16]_LDC_n_0
    SLICE_X60Y119        LUT3 (Prop_lut3_I1_O)        0.150     6.924 r  design_2_i/effect/AXI_ANF_0/inst/AC3_rt2_i_8/O
                         net (fo=3, routed)           1.654     8.578    design_2_i/effect/AXI_ANF_0/inst/am1_rt[16]
    DSP48_X2Y54          DSP48E1 (Prop_dsp48e1_A[16]_PCOUT[47])
                                                      4.238    12.816 r  design_2_i/effect/AXI_ANF_0/inst/AC3_rt2/PCOUT[47]
                         net (fo=1, routed)           0.002    12.818    design_2_i/effect/AXI_ANF_0/inst/AC3_rt2_n_106
    DSP48_X2Y55          DSP48E1 (Prop_dsp48e1_PCIN[47]_P[12])
                                                      1.518    14.336 r  design_2_i/effect/AXI_ANF_0/inst/AC3_rt2__0/P[12]
                         net (fo=1, routed)           1.076    15.412    design_2_i/effect/AXI_ANF_0/inst/AC3_rt2__1[29]
    DSP48_X2Y53          DSP48E1 (Prop_dsp48e1_B[12]_P[17])
                                                      3.656    19.068 r  design_2_i/effect/AXI_ANF_0/inst/AC3_rt1__0/P[17]
                         net (fo=1, routed)           1.116    20.184    design_2_i/effect/AXI_ANF_0/inst/AC3_rt1__0_n_88
    SLICE_X35Y125        LUT3 (Prop_lut3_I2_O)        0.124    20.308 r  design_2_i/effect/AXI_ANF_0/inst/AC3_rt[48]_i_34/O
                         net (fo=1, routed)           0.000    20.308    design_2_i/effect/AXI_ANF_0/inst/AC3_rt[48]_i_34_n_0
    SLICE_X35Y125        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    20.858 r  design_2_i/effect/AXI_ANF_0/inst/AC3_rt_reg[48]_i_20/CO[3]
                         net (fo=1, routed)           0.000    20.858    design_2_i/effect/AXI_ANF_0/inst/AC3_rt_reg[48]_i_20_n_0
    SLICE_X35Y126        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    20.972 r  design_2_i/effect/AXI_ANF_0/inst/AC3_rt_reg[48]_i_11/CO[3]
                         net (fo=1, routed)           0.000    20.972    design_2_i/effect/AXI_ANF_0/inst/AC3_rt_reg[48]_i_11_n_0
    SLICE_X35Y127        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    21.086 r  design_2_i/effect/AXI_ANF_0/inst/AC3_rt_reg[48]_i_2/CO[3]
                         net (fo=1, routed)           0.000    21.086    design_2_i/effect/AXI_ANF_0/inst/AC3_rt_reg[48]_i_2_n_0
    SLICE_X35Y128        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    21.200 r  design_2_i/effect/AXI_ANF_0/inst/AC3_rt_reg[48]_i_1/CO[3]
                         net (fo=1, routed)           0.000    21.200    design_2_i/effect/AXI_ANF_0/inst/AC3_rt_reg[48]_i_1_n_0
    SLICE_X35Y129        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    21.314 r  design_2_i/effect/AXI_ANF_0/inst/AC3_rt_reg[52]_i_1/CO[3]
                         net (fo=1, routed)           0.000    21.314    design_2_i/effect/AXI_ANF_0/inst/AC3_rt_reg[52]_i_1_n_0
    SLICE_X35Y130        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    21.428 r  design_2_i/effect/AXI_ANF_0/inst/AC3_rt_reg[56]_i_1/CO[3]
                         net (fo=1, routed)           0.000    21.428    design_2_i/effect/AXI_ANF_0/inst/AC3_rt_reg[56]_i_1_n_0
    SLICE_X35Y131        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    21.542 r  design_2_i/effect/AXI_ANF_0/inst/AC3_rt_reg[60]_i_1/CO[3]
                         net (fo=1, routed)           0.000    21.542    design_2_i/effect/AXI_ANF_0/inst/AC3_rt_reg[60]_i_1_n_0
    SLICE_X35Y132        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    21.656 r  design_2_i/effect/AXI_ANF_0/inst/AC3_rt_reg[64]_i_1/CO[3]
                         net (fo=1, routed)           0.000    21.656    design_2_i/effect/AXI_ANF_0/inst/AC3_rt_reg[64]_i_1_n_0
    SLICE_X35Y133        CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    21.895 r  design_2_i/effect/AXI_ANF_0/inst/AC3_rt_reg[68]_i_1/O[2]
                         net (fo=1, routed)           0.000    21.895    design_2_i/effect/AXI_ANF_0/inst/AC3_rt_reg[68]_i_1_n_5
    SLICE_X35Y133        FDCE                                         r  design_2_i/effect/AXI_ANF_0/inst/AC3_rt_reg[67]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     20.000    20.000 r  
    PS7_X0Y0             PS7                          0.000    20.000 r  design_2_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    21.088    design_2_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    21.179 r  design_2_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=24002, routed)       1.647    22.826    design_2_i/effect/AXI_ANF_0/inst/clk
    SLICE_X35Y133        FDCE                                         r  design_2_i/effect/AXI_ANF_0/inst/AC3_rt_reg[67]/C
                         clock pessimism              0.147    22.973    
                         clock uncertainty           -0.302    22.671    
    SLICE_X35Y133        FDCE (Setup_fdce_C_D)        0.062    22.733    design_2_i/effect/AXI_ANF_0/inst/AC3_rt_reg[67]
  -------------------------------------------------------------------
                         required time                         22.733    
                         arrival time                         -21.895    
  -------------------------------------------------------------------
                         slack                                  0.838    

Slack (MET) :             0.854ns  (required time - arrival time)
  Source:                 design_2_i/effect/AXI_ANF_0/inst/a_init_reg[16]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            design_2_i/effect/AXI_ANF_0/inst/AC3_rt_reg[65]/D
                            (rising edge-triggered cell FDCE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_fpga_0 rise@20.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        18.695ns  (logic 12.921ns (69.114%)  route 5.774ns (30.886%))
  Logic Levels:           16  (CARRY4=9 DSP48E1=3 LDCE=1 LUT2=1 LUT3=2)
  Clock Path Skew:        -0.211ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.826ns = ( 22.826 - 20.000 ) 
    Source Clock Delay      (SCD):    3.184ns
    Clock Pessimism Removal (CPR):    0.147ns
  Clock Uncertainty:      0.302ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_2_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    design_2_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_2_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=24002, routed)       1.890     3.184    design_2_i/effect/AXI_ANF_0/inst/clk
    SLICE_X55Y120        FDRE                                         r  design_2_i/effect/AXI_ANF_0/inst/a_init_reg[16]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y120        FDRE (Prop_fdre_C_Q)         0.456     3.640 f  design_2_i/effect/AXI_ANF_0/inst/a_init_reg[16]/Q
                         net (fo=6, routed)           0.732     4.372    design_2_i/effect/AXI_ANF_0/inst/a_init_reg_n_0_[16]
    SLICE_X60Y120        LUT2 (Prop_lut2_I1_O)        0.120     4.492 r  design_2_i/effect/AXI_ANF_0/inst/am1_reg[16]_LDC_i_2/O
                         net (fo=3, routed)           0.660     5.152    design_2_i/effect/AXI_ANF_0/inst/am1_reg[16]_LDC_i_2_n_0
    SLICE_X60Y119        LDCE (SetClr_ldce_CLR_Q)     1.088     6.240 f  design_2_i/effect/AXI_ANF_0/inst/am1_reg[16]_LDC/Q
                         net (fo=4, routed)           0.534     6.774    design_2_i/effect/AXI_ANF_0/inst/am1_reg[16]_LDC_n_0
    SLICE_X60Y119        LUT3 (Prop_lut3_I1_O)        0.150     6.924 r  design_2_i/effect/AXI_ANF_0/inst/AC3_rt2_i_8/O
                         net (fo=3, routed)           1.654     8.578    design_2_i/effect/AXI_ANF_0/inst/am1_rt[16]
    DSP48_X2Y54          DSP48E1 (Prop_dsp48e1_A[16]_PCOUT[47])
                                                      4.238    12.816 r  design_2_i/effect/AXI_ANF_0/inst/AC3_rt2/PCOUT[47]
                         net (fo=1, routed)           0.002    12.818    design_2_i/effect/AXI_ANF_0/inst/AC3_rt2_n_106
    DSP48_X2Y55          DSP48E1 (Prop_dsp48e1_PCIN[47]_P[12])
                                                      1.518    14.336 r  design_2_i/effect/AXI_ANF_0/inst/AC3_rt2__0/P[12]
                         net (fo=1, routed)           1.076    15.412    design_2_i/effect/AXI_ANF_0/inst/AC3_rt2__1[29]
    DSP48_X2Y53          DSP48E1 (Prop_dsp48e1_B[12]_P[17])
                                                      3.656    19.068 r  design_2_i/effect/AXI_ANF_0/inst/AC3_rt1__0/P[17]
                         net (fo=1, routed)           1.116    20.184    design_2_i/effect/AXI_ANF_0/inst/AC3_rt1__0_n_88
    SLICE_X35Y125        LUT3 (Prop_lut3_I2_O)        0.124    20.308 r  design_2_i/effect/AXI_ANF_0/inst/AC3_rt[48]_i_34/O
                         net (fo=1, routed)           0.000    20.308    design_2_i/effect/AXI_ANF_0/inst/AC3_rt[48]_i_34_n_0
    SLICE_X35Y125        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    20.858 r  design_2_i/effect/AXI_ANF_0/inst/AC3_rt_reg[48]_i_20/CO[3]
                         net (fo=1, routed)           0.000    20.858    design_2_i/effect/AXI_ANF_0/inst/AC3_rt_reg[48]_i_20_n_0
    SLICE_X35Y126        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    20.972 r  design_2_i/effect/AXI_ANF_0/inst/AC3_rt_reg[48]_i_11/CO[3]
                         net (fo=1, routed)           0.000    20.972    design_2_i/effect/AXI_ANF_0/inst/AC3_rt_reg[48]_i_11_n_0
    SLICE_X35Y127        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    21.086 r  design_2_i/effect/AXI_ANF_0/inst/AC3_rt_reg[48]_i_2/CO[3]
                         net (fo=1, routed)           0.000    21.086    design_2_i/effect/AXI_ANF_0/inst/AC3_rt_reg[48]_i_2_n_0
    SLICE_X35Y128        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    21.200 r  design_2_i/effect/AXI_ANF_0/inst/AC3_rt_reg[48]_i_1/CO[3]
                         net (fo=1, routed)           0.000    21.200    design_2_i/effect/AXI_ANF_0/inst/AC3_rt_reg[48]_i_1_n_0
    SLICE_X35Y129        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    21.314 r  design_2_i/effect/AXI_ANF_0/inst/AC3_rt_reg[52]_i_1/CO[3]
                         net (fo=1, routed)           0.000    21.314    design_2_i/effect/AXI_ANF_0/inst/AC3_rt_reg[52]_i_1_n_0
    SLICE_X35Y130        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    21.428 r  design_2_i/effect/AXI_ANF_0/inst/AC3_rt_reg[56]_i_1/CO[3]
                         net (fo=1, routed)           0.000    21.428    design_2_i/effect/AXI_ANF_0/inst/AC3_rt_reg[56]_i_1_n_0
    SLICE_X35Y131        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    21.542 r  design_2_i/effect/AXI_ANF_0/inst/AC3_rt_reg[60]_i_1/CO[3]
                         net (fo=1, routed)           0.000    21.542    design_2_i/effect/AXI_ANF_0/inst/AC3_rt_reg[60]_i_1_n_0
    SLICE_X35Y132        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    21.656 r  design_2_i/effect/AXI_ANF_0/inst/AC3_rt_reg[64]_i_1/CO[3]
                         net (fo=1, routed)           0.000    21.656    design_2_i/effect/AXI_ANF_0/inst/AC3_rt_reg[64]_i_1_n_0
    SLICE_X35Y133        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.223    21.879 r  design_2_i/effect/AXI_ANF_0/inst/AC3_rt_reg[68]_i_1/O[0]
                         net (fo=1, routed)           0.000    21.879    design_2_i/effect/AXI_ANF_0/inst/AC3_rt_reg[68]_i_1_n_7
    SLICE_X35Y133        FDCE                                         r  design_2_i/effect/AXI_ANF_0/inst/AC3_rt_reg[65]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     20.000    20.000 r  
    PS7_X0Y0             PS7                          0.000    20.000 r  design_2_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    21.088    design_2_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    21.179 r  design_2_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=24002, routed)       1.647    22.826    design_2_i/effect/AXI_ANF_0/inst/clk
    SLICE_X35Y133        FDCE                                         r  design_2_i/effect/AXI_ANF_0/inst/AC3_rt_reg[65]/C
                         clock pessimism              0.147    22.973    
                         clock uncertainty           -0.302    22.671    
    SLICE_X35Y133        FDCE (Setup_fdce_C_D)        0.062    22.733    design_2_i/effect/AXI_ANF_0/inst/AC3_rt_reg[65]
  -------------------------------------------------------------------
                         required time                         22.733    
                         arrival time                         -21.879    
  -------------------------------------------------------------------
                         slack                                  0.854    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.023ns  (arrival time - required time)
  Source:                 design_2_i/effect/reverb/AXI_comb_2/inst/r_x_right_reg[35]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            design_2_i/effect/reverb/AXI_comb_2/inst/r_s_right_reg[39]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.478ns  (logic 0.392ns (81.944%)  route 0.086ns (18.056%))
  Logic Levels:           3  (CARRY4=2 LUT2=1)
  Clock Path Skew:        0.350ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.305ns
    Source Clock Delay      (SCD):    0.920ns
    Clock Pessimism Removal (CPR):    0.035ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_2_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_2_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_2_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=24002, routed)       0.584     0.920    design_2_i/effect/reverb/AXI_comb_2/inst/clk
    SLICE_X84Y99         FDRE                                         r  design_2_i/effect/reverb/AXI_comb_2/inst/r_x_right_reg[35]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X84Y99         FDRE (Prop_fdre_C_Q)         0.141     1.061 r  design_2_i/effect/reverb/AXI_comb_2/inst/r_x_right_reg[35]/Q
                         net (fo=1, routed)           0.086     1.146    design_2_i/effect/reverb/AXI_comb_2/inst/r_x_right[35]
    SLICE_X85Y99         LUT2 (Prop_lut2_I1_O)        0.045     1.191 r  design_2_i/effect/reverb/AXI_comb_2/inst/r_s_right[38]_i_5/O
                         net (fo=1, routed)           0.000     1.191    design_2_i/effect/reverb/AXI_comb_2/inst/r_s_right[38]_i_5_n_0
    SLICE_X85Y99         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.152     1.343 r  design_2_i/effect/reverb/AXI_comb_2/inst/r_s_right_reg[38]_i_1/CO[3]
                         net (fo=1, routed)           0.001     1.344    design_2_i/effect/reverb/AXI_comb_2/inst/r_s_right_reg[38]_i_1_n_0
    SLICE_X85Y100        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.054     1.398 r  design_2_i/effect/reverb/AXI_comb_2/inst/r_s_right_reg[42]_i_1/O[0]
                         net (fo=1, routed)           0.000     1.398    design_2_i/effect/reverb/AXI_comb_2/inst/p_0_in[39]
    SLICE_X85Y100        FDRE                                         r  design_2_i/effect/reverb/AXI_comb_2/inst/r_s_right_reg[39]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_2_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    design_2_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_2_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=24002, routed)       0.939     1.305    design_2_i/effect/reverb/AXI_comb_2/inst/clk
    SLICE_X85Y100        FDRE                                         r  design_2_i/effect/reverb/AXI_comb_2/inst/r_s_right_reg[39]/C
                         clock pessimism             -0.035     1.270    
    SLICE_X85Y100        FDRE (Hold_fdre_C_D)         0.105     1.375    design_2_i/effect/reverb/AXI_comb_2/inst/r_s_right_reg[39]
  -------------------------------------------------------------------
                         required time                         -1.375    
                         arrival time                           1.398    
  -------------------------------------------------------------------
                         slack                                  0.023    

Slack (MET) :             0.029ns  (arrival time - required time)
  Source:                 design_2_i/effect/AXI_ANF_0/inst/AC2_reg[30]/C
                            (rising edge-triggered cell FDCE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            design_2_i/effect/AXI_ANF_0/inst/AC11_reg[8]/D
                            (rising edge-triggered cell FDCE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.470ns  (logic 0.226ns (48.078%)  route 0.244ns (51.922%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.349ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.273ns
    Source Clock Delay      (SCD):    0.889ns
    Clock Pessimism Removal (CPR):    0.035ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_2_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_2_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_2_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=24002, routed)       0.553     0.889    design_2_i/effect/AXI_ANF_0/inst/clk
    SLICE_X51Y98         FDCE                                         r  design_2_i/effect/AXI_ANF_0/inst/AC2_reg[30]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y98         FDCE (Prop_fdce_C_Q)         0.128     1.017 r  design_2_i/effect/AXI_ANF_0/inst/AC2_reg[30]/Q
                         net (fo=1, routed)           0.244     1.261    design_2_i/effect/AXI_ANF_0/inst/AC2_reg_n_0_[30]
    SLICE_X53Y101        LUT2 (Prop_lut2_I0_O)        0.098     1.359 r  design_2_i/effect/AXI_ANF_0/inst/AC11[8]_i_1/O
                         net (fo=1, routed)           0.000     1.359    design_2_i/effect/AXI_ANF_0/inst/AC11[8]_i_1_n_0
    SLICE_X53Y101        FDCE                                         r  design_2_i/effect/AXI_ANF_0/inst/AC11_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_2_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    design_2_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_2_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=24002, routed)       0.907     1.273    design_2_i/effect/AXI_ANF_0/inst/clk
    SLICE_X53Y101        FDCE                                         r  design_2_i/effect/AXI_ANF_0/inst/AC11_reg[8]/C
                         clock pessimism             -0.035     1.238    
    SLICE_X53Y101        FDCE (Hold_fdce_C_D)         0.092     1.330    design_2_i/effect/AXI_ANF_0/inst/AC11_reg[8]
  -------------------------------------------------------------------
                         required time                         -1.330    
                         arrival time                           1.359    
  -------------------------------------------------------------------
                         slack                                  0.029    

Slack (MET) :             0.030ns  (arrival time - required time)
  Source:                 design_2_i/effect/reverb/AXI_Allpass_0/inst/r_s1_right_reg[19]/C
                            (rising edge-triggered cell FDCE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            design_2_i/effect/reverb/AXI_Allpass_0/inst/yn_right_reg[19]/D
                            (rising edge-triggered cell FDCE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.362ns  (logic 0.141ns (38.948%)  route 0.221ns (61.052%))
  Logic Levels:           0  
  Clock Path Skew:        0.266ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.185ns
    Source Clock Delay      (SCD):    0.884ns
    Clock Pessimism Removal (CPR):    0.035ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_2_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_2_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_2_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=24002, routed)       0.548     0.884    design_2_i/effect/reverb/AXI_Allpass_0/inst/clk
    SLICE_X53Y86         FDCE                                         r  design_2_i/effect/reverb/AXI_Allpass_0/inst/r_s1_right_reg[19]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y86         FDCE (Prop_fdce_C_Q)         0.141     1.025 r  design_2_i/effect/reverb/AXI_Allpass_0/inst/r_s1_right_reg[19]/Q
                         net (fo=1, routed)           0.221     1.246    design_2_i/effect/reverb/AXI_Allpass_0/inst/r_s1_right_reg_n_0_[19]
    SLICE_X48Y86         FDCE                                         r  design_2_i/effect/reverb/AXI_Allpass_0/inst/yn_right_reg[19]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_2_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    design_2_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_2_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=24002, routed)       0.819     1.185    design_2_i/effect/reverb/AXI_Allpass_0/inst/clk
    SLICE_X48Y86         FDCE                                         r  design_2_i/effect/reverb/AXI_Allpass_0/inst/yn_right_reg[19]/C
                         clock pessimism             -0.035     1.150    
    SLICE_X48Y86         FDCE (Hold_fdce_C_D)         0.066     1.216    design_2_i/effect/reverb/AXI_Allpass_0/inst/yn_right_reg[19]
  -------------------------------------------------------------------
                         required time                         -1.216    
                         arrival time                           1.246    
  -------------------------------------------------------------------
                         slack                                  0.030    

Slack (MET) :             0.033ns  (arrival time - required time)
  Source:                 design_2_i/effect/reverb/AXI_Allpass_0/inst/r_s_right_reg[36]/C
                            (rising edge-triggered cell FDCE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            design_2_i/effect/reverb/AXI_Allpass_0/inst/r_s1_right_reg[13]/D
                            (rising edge-triggered cell FDCE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.364ns  (logic 0.141ns (38.779%)  route 0.223ns (61.221%))
  Logic Levels:           0  
  Clock Path Skew:        0.264ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.183ns
    Source Clock Delay      (SCD):    0.884ns
    Clock Pessimism Removal (CPR):    0.035ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_2_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_2_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_2_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=24002, routed)       0.548     0.884    design_2_i/effect/reverb/AXI_Allpass_0/inst/clk
    SLICE_X52Y84         FDCE                                         r  design_2_i/effect/reverb/AXI_Allpass_0/inst/r_s_right_reg[36]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y84         FDCE (Prop_fdce_C_Q)         0.141     1.025 r  design_2_i/effect/reverb/AXI_Allpass_0/inst/r_s_right_reg[36]/Q
                         net (fo=1, routed)           0.223     1.247    design_2_i/effect/reverb/AXI_Allpass_0/inst/r_s_right[36]
    SLICE_X49Y83         FDCE                                         r  design_2_i/effect/reverb/AXI_Allpass_0/inst/r_s1_right_reg[13]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_2_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    design_2_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_2_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=24002, routed)       0.817     1.183    design_2_i/effect/reverb/AXI_Allpass_0/inst/clk
    SLICE_X49Y83         FDCE                                         r  design_2_i/effect/reverb/AXI_Allpass_0/inst/r_s1_right_reg[13]/C
                         clock pessimism             -0.035     1.148    
    SLICE_X49Y83         FDCE (Hold_fdce_C_D)         0.066     1.214    design_2_i/effect/reverb/AXI_Allpass_0/inst/r_s1_right_reg[13]
  -------------------------------------------------------------------
                         required time                         -1.214    
                         arrival time                           1.247    
  -------------------------------------------------------------------
                         slack                                  0.033    

Slack (MET) :             0.034ns  (arrival time - required time)
  Source:                 design_2_i/effect/reverb/AXI_comb_2/inst/r_x_right_reg[35]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            design_2_i/effect/reverb/AXI_comb_2/inst/r_s_right_reg[41]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.489ns  (logic 0.403ns (82.350%)  route 0.086ns (17.650%))
  Logic Levels:           3  (CARRY4=2 LUT2=1)
  Clock Path Skew:        0.350ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.305ns
    Source Clock Delay      (SCD):    0.920ns
    Clock Pessimism Removal (CPR):    0.035ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_2_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_2_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_2_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=24002, routed)       0.584     0.920    design_2_i/effect/reverb/AXI_comb_2/inst/clk
    SLICE_X84Y99         FDRE                                         r  design_2_i/effect/reverb/AXI_comb_2/inst/r_x_right_reg[35]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X84Y99         FDRE (Prop_fdre_C_Q)         0.141     1.061 r  design_2_i/effect/reverb/AXI_comb_2/inst/r_x_right_reg[35]/Q
                         net (fo=1, routed)           0.086     1.146    design_2_i/effect/reverb/AXI_comb_2/inst/r_x_right[35]
    SLICE_X85Y99         LUT2 (Prop_lut2_I1_O)        0.045     1.191 r  design_2_i/effect/reverb/AXI_comb_2/inst/r_s_right[38]_i_5/O
                         net (fo=1, routed)           0.000     1.191    design_2_i/effect/reverb/AXI_comb_2/inst/r_s_right[38]_i_5_n_0
    SLICE_X85Y99         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.152     1.343 r  design_2_i/effect/reverb/AXI_comb_2/inst/r_s_right_reg[38]_i_1/CO[3]
                         net (fo=1, routed)           0.001     1.344    design_2_i/effect/reverb/AXI_comb_2/inst/r_s_right_reg[38]_i_1_n_0
    SLICE_X85Y100        CARRY4 (Prop_carry4_CI_O[2])
                                                      0.065     1.409 r  design_2_i/effect/reverb/AXI_comb_2/inst/r_s_right_reg[42]_i_1/O[2]
                         net (fo=1, routed)           0.000     1.409    design_2_i/effect/reverb/AXI_comb_2/inst/p_0_in[41]
    SLICE_X85Y100        FDRE                                         r  design_2_i/effect/reverb/AXI_comb_2/inst/r_s_right_reg[41]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_2_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    design_2_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_2_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=24002, routed)       0.939     1.305    design_2_i/effect/reverb/AXI_comb_2/inst/clk
    SLICE_X85Y100        FDRE                                         r  design_2_i/effect/reverb/AXI_comb_2/inst/r_s_right_reg[41]/C
                         clock pessimism             -0.035     1.270    
    SLICE_X85Y100        FDRE (Hold_fdre_C_D)         0.105     1.375    design_2_i/effect/reverb/AXI_comb_2/inst/r_s_right_reg[41]
  -------------------------------------------------------------------
                         required time                         -1.375    
                         arrival time                           1.409    
  -------------------------------------------------------------------
                         slack                                  0.034    

Slack (MET) :             0.035ns  (arrival time - required time)
  Source:                 design_2_i/axi_iic_0/U0/X_IIC/IIC_CONTROL_I/rdy_new_xmt_i_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            design_2_i/axi_iic_0/U0/X_IIC/REG_INTERFACE_I/FIFO_GEN_DTR.Tx_fifo_rd_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.377ns  (logic 0.141ns (37.408%)  route 0.236ns (62.592%))
  Logic Levels:           0  
  Clock Path Skew:        0.267ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.274ns
    Source Clock Delay      (SCD):    0.968ns
    Clock Pessimism Removal (CPR):    0.039ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_2_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_2_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_2_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=24002, routed)       0.632     0.968    design_2_i/axi_iic_0/U0/X_IIC/IIC_CONTROL_I/s_axi_aclk
    SLICE_X53Y111        FDRE                                         r  design_2_i/axi_iic_0/U0/X_IIC/IIC_CONTROL_I/rdy_new_xmt_i_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y111        FDRE (Prop_fdre_C_Q)         0.141     1.109 r  design_2_i/axi_iic_0/U0/X_IIC/IIC_CONTROL_I/rdy_new_xmt_i_reg/Q
                         net (fo=2, routed)           0.236     1.345    design_2_i/axi_iic_0/U0/X_IIC/REG_INTERFACE_I/rdy_new_xmt_i
    SLICE_X47Y110        FDRE                                         r  design_2_i/axi_iic_0/U0/X_IIC/REG_INTERFACE_I/FIFO_GEN_DTR.Tx_fifo_rd_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_2_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    design_2_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_2_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=24002, routed)       0.908     1.274    design_2_i/axi_iic_0/U0/X_IIC/REG_INTERFACE_I/s_axi_aclk
    SLICE_X47Y110        FDRE                                         r  design_2_i/axi_iic_0/U0/X_IIC/REG_INTERFACE_I/FIFO_GEN_DTR.Tx_fifo_rd_reg/C
                         clock pessimism             -0.039     1.235    
    SLICE_X47Y110        FDRE (Hold_fdre_C_D)         0.075     1.310    design_2_i/axi_iic_0/U0/X_IIC/REG_INTERFACE_I/FIFO_GEN_DTR.Tx_fifo_rd_reg
  -------------------------------------------------------------------
                         required time                         -1.310    
                         arrival time                           1.345    
  -------------------------------------------------------------------
                         slack                                  0.035    

Slack (MET) :             0.039ns  (arrival time - required time)
  Source:                 design_2_i/effect/reverb/AXI_early_reflection_0/inst/xn_reg[12]/C
                            (rising edge-triggered cell FDCE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            design_2_i/effect/reverb/AXI_early_reflection_0/inst/buffer_reg[468][12]_srl32/D
                            (rising edge-triggered cell SRLC32E clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.256ns  (logic 0.141ns (55.071%)  route 0.115ns (44.929%))
  Logic Levels:           0  
  Clock Path Skew:        0.034ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.195ns
    Source Clock Delay      (SCD):    0.898ns
    Clock Pessimism Removal (CPR):    0.263ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_2_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_2_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_2_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=24002, routed)       0.562     0.898    design_2_i/effect/reverb/AXI_early_reflection_0/inst/clk
    SLICE_X41Y45         FDCE                                         r  design_2_i/effect/reverb/AXI_early_reflection_0/inst/xn_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y45         FDCE (Prop_fdce_C_Q)         0.141     1.039 r  design_2_i/effect/reverb/AXI_early_reflection_0/inst/xn_reg[12]/Q
                         net (fo=1, routed)           0.115     1.154    design_2_i/effect/reverb/AXI_early_reflection_0/inst/xn[12]
    SLICE_X38Y45         SRLC32E                                      r  design_2_i/effect/reverb/AXI_early_reflection_0/inst/buffer_reg[468][12]_srl32/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_2_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    design_2_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_2_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=24002, routed)       0.829     1.195    design_2_i/effect/reverb/AXI_early_reflection_0/inst/clk
    SLICE_X38Y45         SRLC32E                                      r  design_2_i/effect/reverb/AXI_early_reflection_0/inst/buffer_reg[468][12]_srl32/CLK
                         clock pessimism             -0.263     0.932    
    SLICE_X38Y45         SRLC32E (Hold_srlc32e_CLK_D)
                                                      0.183     1.115    design_2_i/effect/reverb/AXI_early_reflection_0/inst/buffer_reg[468][12]_srl32
  -------------------------------------------------------------------
                         required time                         -1.115    
                         arrival time                           1.154    
  -------------------------------------------------------------------
                         slack                                  0.039    

Slack (MET) :             0.039ns  (arrival time - required time)
  Source:                 design_2_i/effect/reverb/AXI_early_reflection_0/inst/xn_reg[14]/C
                            (rising edge-triggered cell FDCE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            design_2_i/effect/reverb/AXI_early_reflection_0/inst/buffer_reg[468][14]_srl32/D
                            (rising edge-triggered cell SRLC32E clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.256ns  (logic 0.141ns (55.071%)  route 0.115ns (44.929%))
  Logic Levels:           0  
  Clock Path Skew:        0.034ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.190ns
    Source Clock Delay      (SCD):    0.892ns
    Clock Pessimism Removal (CPR):    0.264ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_2_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_2_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_2_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=24002, routed)       0.556     0.892    design_2_i/effect/reverb/AXI_early_reflection_0/inst/clk
    SLICE_X41Y53         FDCE                                         r  design_2_i/effect/reverb/AXI_early_reflection_0/inst/xn_reg[14]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y53         FDCE (Prop_fdce_C_Q)         0.141     1.033 r  design_2_i/effect/reverb/AXI_early_reflection_0/inst/xn_reg[14]/Q
                         net (fo=1, routed)           0.115     1.148    design_2_i/effect/reverb/AXI_early_reflection_0/inst/xn[14]
    SLICE_X38Y53         SRLC32E                                      r  design_2_i/effect/reverb/AXI_early_reflection_0/inst/buffer_reg[468][14]_srl32/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_2_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    design_2_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_2_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=24002, routed)       0.824     1.190    design_2_i/effect/reverb/AXI_early_reflection_0/inst/clk
    SLICE_X38Y53         SRLC32E                                      r  design_2_i/effect/reverb/AXI_early_reflection_0/inst/buffer_reg[468][14]_srl32/CLK
                         clock pessimism             -0.264     0.926    
    SLICE_X38Y53         SRLC32E (Hold_srlc32e_CLK_D)
                                                      0.183     1.109    design_2_i/effect/reverb/AXI_early_reflection_0/inst/buffer_reg[468][14]_srl32
  -------------------------------------------------------------------
                         required time                         -1.109    
                         arrival time                           1.148    
  -------------------------------------------------------------------
                         slack                                  0.039    

Slack (MET) :             0.040ns  (arrival time - required time)
  Source:                 design_2_i/effect/reverb/AXI_early_reflection_0/inst/xn_right_reg[13]/C
                            (rising edge-triggered cell FDCE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            design_2_i/effect/reverb/AXI_early_reflection_0/inst/buffer_right_reg[468][13]_srl32/D
                            (rising edge-triggered cell SRLC32E clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.256ns  (logic 0.141ns (55.042%)  route 0.115ns (44.958%))
  Logic Levels:           0  
  Clock Path Skew:        0.033ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.195ns
    Source Clock Delay      (SCD):    0.899ns
    Clock Pessimism Removal (CPR):    0.263ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_2_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_2_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_2_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=24002, routed)       0.563     0.899    design_2_i/effect/reverb/AXI_early_reflection_0/inst/clk
    SLICE_X35Y42         FDCE                                         r  design_2_i/effect/reverb/AXI_early_reflection_0/inst/xn_right_reg[13]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y42         FDCE (Prop_fdce_C_Q)         0.141     1.039 r  design_2_i/effect/reverb/AXI_early_reflection_0/inst/xn_right_reg[13]/Q
                         net (fo=1, routed)           0.115     1.155    design_2_i/effect/reverb/AXI_early_reflection_0/inst/xn_right[13]
    SLICE_X32Y42         SRLC32E                                      r  design_2_i/effect/reverb/AXI_early_reflection_0/inst/buffer_right_reg[468][13]_srl32/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_2_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    design_2_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_2_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=24002, routed)       0.829     1.195    design_2_i/effect/reverb/AXI_early_reflection_0/inst/clk
    SLICE_X32Y42         SRLC32E                                      r  design_2_i/effect/reverb/AXI_early_reflection_0/inst/buffer_right_reg[468][13]_srl32/CLK
                         clock pessimism             -0.263     0.932    
    SLICE_X32Y42         SRLC32E (Hold_srlc32e_CLK_D)
                                                      0.183     1.115    design_2_i/effect/reverb/AXI_early_reflection_0/inst/buffer_right_reg[468][13]_srl32
  -------------------------------------------------------------------
                         required time                         -1.115    
                         arrival time                           1.155    
  -------------------------------------------------------------------
                         slack                                  0.040    

Slack (MET) :             0.041ns  (arrival time - required time)
  Source:                 design_2_i/effect/reverb/AXI_early_reflection_0/inst/xn_reg[13]/C
                            (rising edge-triggered cell FDCE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            design_2_i/effect/reverb/AXI_early_reflection_0/inst/buffer_reg[468][13]_srl32/D
                            (rising edge-triggered cell SRLC32E clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.257ns  (logic 0.141ns (54.965%)  route 0.116ns (45.035%))
  Logic Levels:           0  
  Clock Path Skew:        0.033ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.190ns
    Source Clock Delay      (SCD):    0.893ns
    Clock Pessimism Removal (CPR):    0.264ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_2_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_2_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_2_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=24002, routed)       0.557     0.893    design_2_i/effect/reverb/AXI_early_reflection_0/inst/clk
    SLICE_X35Y59         FDCE                                         r  design_2_i/effect/reverb/AXI_early_reflection_0/inst/xn_reg[13]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y59         FDCE (Prop_fdce_C_Q)         0.141     1.034 r  design_2_i/effect/reverb/AXI_early_reflection_0/inst/xn_reg[13]/Q
                         net (fo=1, routed)           0.116     1.149    design_2_i/effect/reverb/AXI_early_reflection_0/inst/xn[13]
    SLICE_X32Y58         SRLC32E                                      r  design_2_i/effect/reverb/AXI_early_reflection_0/inst/buffer_reg[468][13]_srl32/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_2_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    design_2_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_2_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=24002, routed)       0.824     1.190    design_2_i/effect/reverb/AXI_early_reflection_0/inst/clk
    SLICE_X32Y58         SRLC32E                                      r  design_2_i/effect/reverb/AXI_early_reflection_0/inst/buffer_reg[468][13]_srl32/CLK
                         clock pessimism             -0.264     0.926    
    SLICE_X32Y58         SRLC32E (Hold_srlc32e_CLK_D)
                                                      0.183     1.109    design_2_i/effect/reverb/AXI_early_reflection_0/inst/buffer_reg[468][13]_srl32
  -------------------------------------------------------------------
                         required time                         -1.109    
                         arrival time                           1.149    
  -------------------------------------------------------------------
                         slack                                  0.041    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_fpga_0
Waveform(ns):       { 0.000 10.000 }
Period(ns):         20.000
Sources:            { design_2_i/processing_system7_0/inst/PS7_i/FCLKCLK[0] }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period        n/a     DSP48E1/CLK         n/a            3.884         20.000      16.116     DSP48_X4Y27     design_2_i/effect/reverb/AXI_comb_1/inst/r_y_right0__0/CLK
Min Period        n/a     DSP48E1/CLK         n/a            3.884         20.000      16.116     DSP48_X4Y46     design_2_i/effect/reverb/AXI_comb_0/inst/r_y_right0__0/CLK
Min Period        n/a     DSP48E1/CLK         n/a            3.884         20.000      16.116     DSP48_X3Y35     design_2_i/effect/reverb/AXI_comb_2/inst/r_y_right0__0/CLK
Min Period        n/a     DSP48E1/CLK         n/a            3.884         20.000      16.116     DSP48_X4Y16     design_2_i/effect/reverb/AXI_comb_3/inst/r_y_right0__0/CLK
Min Period        n/a     DSP48E1/CLK         n/a            3.687         20.000      16.313     DSP48_X2Y25     design_2_i/effect/reverb/AXI_ADD_3_0/inst/r_s0__0/CLK
Min Period        n/a     DSP48E1/CLK         n/a            3.687         20.000      16.313     DSP48_X3Y31     design_2_i/effect/reverb/AXI_ADD_3_0/inst/r_s_right0__0/CLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.944         20.000      17.056     RAMB36_X3Y18    design_2_i/effect/AXI_pitch_shift_0/inst/cb1/mem_reg/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.944         20.000      17.056     RAMB36_X3Y19    design_2_i/effect/AXI_pitch_shift_0/inst/cb2/mem_reg/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.576         20.000      17.424     RAMB36_X3Y18    design_2_i/effect/AXI_pitch_shift_0/inst/cb1/mem_reg/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.576         20.000      17.424     RAMB36_X3Y19    design_2_i/effect/AXI_pitch_shift_0/inst/cb2/mem_reg/CLKBWRCLK
Low Pulse Width   Slow    SRLC32E/CLK         n/a            0.980         10.000      9.020      SLICE_X104Y114  design_2_i/effect/reverb/AXI_comb_2/inst/buffer_reg[1014][6]_srl32/CLK
Low Pulse Width   Slow    SRLC32E/CLK         n/a            0.980         10.000      9.020      SLICE_X104Y114  design_2_i/effect/reverb/AXI_comb_2/inst/buffer_reg[1046][6]_srl32/CLK
Low Pulse Width   Slow    SRLC32E/CLK         n/a            0.980         10.000      9.020      SLICE_X102Y113  design_2_i/effect/reverb/AXI_comb_2/inst/buffer_reg[106][9]_srl32/CLK
Low Pulse Width   Slow    SRLC32E/CLK         n/a            0.980         10.000      9.020      SLICE_X104Y113  design_2_i/effect/reverb/AXI_comb_2/inst/buffer_reg[1078][6]_srl32/CLK
Low Pulse Width   Slow    SRLC32E/CLK         n/a            0.980         10.000      9.020      SLICE_X104Y136  design_2_i/effect/reverb/AXI_comb_2/inst/buffer_reg[10][0]_srl32/CLK
Low Pulse Width   Slow    SRLC32E/CLK         n/a            0.980         10.000      9.020      SLICE_X104Y113  design_2_i/effect/reverb/AXI_comb_2/inst/buffer_reg[1110][6]_srl32/CLK
Low Pulse Width   Slow    SRLC32E/CLK         n/a            0.980         10.000      9.020      SLICE_X104Y113  design_2_i/effect/reverb/AXI_comb_2/inst/buffer_reg[1142][6]_srl32/CLK
Low Pulse Width   Slow    SRLC32E/CLK         n/a            0.980         10.000      9.020      SLICE_X104Y113  design_2_i/effect/reverb/AXI_comb_2/inst/buffer_reg[1174][6]_srl32/CLK
Low Pulse Width   Slow    SRLC32E/CLK         n/a            0.980         10.000      9.020      SLICE_X26Y87    design_2_i/effect/reverb/AXI_Allpass_0/inst/x_buffer_reg[123][15]_srl32/CLK
Low Pulse Width   Slow    SRLC32E/CLK         n/a            0.980         10.000      9.020      SLICE_X34Y91    design_2_i/effect/reverb/AXI_Allpass_0/inst/x_buffer_reg[123][18]_srl32/CLK
High Pulse Width  Fast    SRLC32E/CLK         n/a            0.980         10.000      9.020      SLICE_X108Y113  design_2_i/effect/reverb/AXI_comb_2/inst/buffer_reg[1014][11]_srl32/CLK
High Pulse Width  Fast    SRLC32E/CLK         n/a            0.980         10.000      9.020      SLICE_X98Y134   design_2_i/effect/reverb/AXI_comb_2/inst/buffer_reg[1014][12]_srl32/CLK
High Pulse Width  Fast    SRLC32E/CLK         n/a            0.980         10.000      9.020      SLICE_X102Y132  design_2_i/effect/reverb/AXI_comb_2/inst/buffer_reg[1014][18]_srl32/CLK
High Pulse Width  Fast    SRLC32E/CLK         n/a            0.980         10.000      9.020      SLICE_X92Y137   design_2_i/effect/reverb/AXI_comb_2/inst/buffer_reg[1014][19]_srl32/CLK
High Pulse Width  Fast    SRLC32E/CLK         n/a            0.980         10.000      9.020      SLICE_X94Y93    design_2_i/effect/reverb/AXI_comb_2/inst/buffer_reg[1014][2]_srl32/CLK
High Pulse Width  Fast    SRLC32E/CLK         n/a            0.980         10.000      9.020      SLICE_X94Y116   design_2_i/effect/reverb/AXI_comb_2/inst/buffer_reg[1014][3]_srl32/CLK
High Pulse Width  Fast    SRLC32E/CLK         n/a            0.980         10.000      9.020      SLICE_X108Y113  design_2_i/effect/reverb/AXI_comb_2/inst/buffer_reg[1046][11]_srl32/CLK
High Pulse Width  Fast    SRLC32E/CLK         n/a            0.980         10.000      9.020      SLICE_X98Y134   design_2_i/effect/reverb/AXI_comb_2/inst/buffer_reg[1046][12]_srl32/CLK
High Pulse Width  Fast    SRLC32E/CLK         n/a            0.980         10.000      9.020      SLICE_X102Y132  design_2_i/effect/reverb/AXI_comb_2/inst/buffer_reg[1046][18]_srl32/CLK
High Pulse Width  Fast    SRLC32E/CLK         n/a            0.980         10.000      9.020      SLICE_X92Y137   design_2_i/effect/reverb/AXI_comb_2/inst/buffer_reg[1046][19]_srl32/CLK



---------------------------------------------------------------------------------------------------
From Clock:  design_2_i/clk_wiz_0/inst/clk_in1
  To Clock:  design_2_i/clk_wiz_0/inst/clk_in1

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        7.000ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         design_2_i/clk_wiz_0/inst/clk_in1
Waveform(ns):       { 0.000 10.000 }
Period(ns):         20.000
Sources:            { design_2_i/clk_wiz_0/inst/clk_in1 }

Check Type        Corner  Lib Pin            Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     MMCME2_ADV/CLKIN1  n/a            1.249         20.000      18.751     MMCME2_ADV_X1Y0  design_2_i/clk_wiz_0/inst/mmcm_adv_inst/CLKIN1
Max Period        n/a     MMCME2_ADV/CLKIN1  n/a            100.000       20.000      80.000     MMCME2_ADV_X1Y0  design_2_i/clk_wiz_0/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Slow    MMCME2_ADV/CLKIN1  n/a            3.000         10.000      7.000      MMCME2_ADV_X1Y0  design_2_i/clk_wiz_0/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Fast    MMCME2_ADV/CLKIN1  n/a            3.000         10.000      7.000      MMCME2_ADV_X1Y0  design_2_i/clk_wiz_0/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Slow    MMCME2_ADV/CLKIN1  n/a            3.000         10.000      7.000      MMCME2_ADV_X1Y0  design_2_i/clk_wiz_0/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Fast    MMCME2_ADV/CLKIN1  n/a            3.000         10.000      7.000      MMCME2_ADV_X1Y0  design_2_i/clk_wiz_0/inst/mmcm_adv_inst/CLKIN1



---------------------------------------------------------------------------------------------------
From Clock:  clk_out1_design_2_clk_wiz_0_0
  To Clock:  clk_out1_design_2_clk_wiz_0_0

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack       79.238ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_out1_design_2_clk_wiz_0_0
Waveform(ns):       { 0.000 40.697 }
Period(ns):         81.393
Sources:            { design_2_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0 }

Check Type  Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period  n/a     BUFG/I              n/a            2.155         81.393      79.238     BUFGCTRL_X0Y0    design_2_i/clk_wiz_0/inst/clkout1_buf/I
Min Period  n/a     MMCME2_ADV/CLKOUT0  n/a            1.249         81.393      80.144     MMCME2_ADV_X1Y0  design_2_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
Max Period  n/a     MMCME2_ADV/CLKOUT0  n/a            213.360       81.393      131.967    MMCME2_ADV_X1Y0  design_2_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0



---------------------------------------------------------------------------------------------------
From Clock:  clkfbout_design_2_clk_wiz_0_0
  To Clock:  clkfbout_design_2_clk_wiz_0_0

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack       40.000ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clkfbout_design_2_clk_wiz_0_0
Waveform(ns):       { 0.000 30.000 }
Period(ns):         60.000
Sources:            { design_2_i/clk_wiz_0/inst/mmcm_adv_inst/CLKFBOUT }

Check Type  Corner  Lib Pin              Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period  n/a     BUFG/I               n/a            2.155         60.000      57.845     BUFGCTRL_X0Y1    design_2_i/clk_wiz_0/inst/clkf_buf/I
Min Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            1.249         60.000      58.751     MMCME2_ADV_X1Y0  design_2_i/clk_wiz_0/inst/mmcm_adv_inst/CLKFBOUT
Min Period  n/a     MMCME2_ADV/CLKFBIN   n/a            1.249         60.000      58.751     MMCME2_ADV_X1Y0  design_2_i/clk_wiz_0/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBIN   n/a            100.000       60.000      40.000     MMCME2_ADV_X1Y0  design_2_i/clk_wiz_0/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            213.360       60.000      153.360    MMCME2_ADV_X1Y0  design_2_i/clk_wiz_0/inst/mmcm_adv_inst/CLKFBOUT



---------------------------------------------------------------------------------------------------
Path Group:  **async_default**
From Clock:  clk_fpga_0
  To Clock:  clk_fpga_0

Setup :            0  Failing Endpoints,  Worst Slack       16.709ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.534ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             16.709ns  (required time - arrival time)
  Source:                 design_2_i/effect/AXI_ANF_0/inst/rho_init_reg[22]/C
                            (rising edge-triggered cell FDSE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            design_2_i/effect/AXI_ANF_0/inst/rhom1_reg[22]_P/PRE
                            (recovery check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_fpga_0 rise@20.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        2.372ns  (logic 0.608ns (25.635%)  route 1.764ns (74.365%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.056ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.822ns = ( 22.822 - 20.000 ) 
    Source Clock Delay      (SCD):    3.125ns
    Clock Pessimism Removal (CPR):    0.247ns
  Clock Uncertainty:      0.302ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_2_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    design_2_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_2_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=24002, routed)       1.831     3.125    design_2_i/effect/AXI_ANF_0/inst/clk
    SLICE_X48Y118        FDSE                                         r  design_2_i/effect/AXI_ANF_0/inst/rho_init_reg[22]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y118        FDSE (Prop_fdse_C_Q)         0.456     3.581 f  design_2_i/effect/AXI_ANF_0/inst/rho_init_reg[22]/Q
                         net (fo=6, routed)           1.263     4.844    design_2_i/effect/AXI_ANF_0/inst/rho_init_reg_n_0_[22]
    SLICE_X43Y119        LUT2 (Prop_lut2_I0_O)        0.152     4.996 f  design_2_i/effect/AXI_ANF_0/inst/rhom1_reg[22]_LDC_i_1/O
                         net (fo=3, routed)           0.501     5.497    design_2_i/effect/AXI_ANF_0/inst/rhom1_reg[22]_LDC_i_1_n_0
    SLICE_X41Y118        FDPE                                         f  design_2_i/effect/AXI_ANF_0/inst/rhom1_reg[22]_P/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     20.000    20.000 r  
    PS7_X0Y0             PS7                          0.000    20.000 r  design_2_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    21.088    design_2_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    21.179 r  design_2_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=24002, routed)       1.643    22.822    design_2_i/effect/AXI_ANF_0/inst/clk
    SLICE_X41Y118        FDPE                                         r  design_2_i/effect/AXI_ANF_0/inst/rhom1_reg[22]_P/C
                         clock pessimism              0.247    23.069    
                         clock uncertainty           -0.302    22.767    
    SLICE_X41Y118        FDPE (Recov_fdpe_C_PRE)     -0.561    22.206    design_2_i/effect/AXI_ANF_0/inst/rhom1_reg[22]_P
  -------------------------------------------------------------------
                         required time                         22.206    
                         arrival time                          -5.497    
  -------------------------------------------------------------------
                         slack                                 16.709    

Slack (MET) :             16.709ns  (required time - arrival time)
  Source:                 design_2_i/effect/AXI_ANF_0/inst/rho_init_reg[22]/C
                            (rising edge-triggered cell FDSE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            design_2_i/effect/AXI_ANF_0/inst/rhom1_rt_reg[22]_P/PRE
                            (recovery check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_fpga_0 rise@20.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        2.372ns  (logic 0.608ns (25.635%)  route 1.764ns (74.365%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.056ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.822ns = ( 22.822 - 20.000 ) 
    Source Clock Delay      (SCD):    3.125ns
    Clock Pessimism Removal (CPR):    0.247ns
  Clock Uncertainty:      0.302ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_2_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    design_2_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_2_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=24002, routed)       1.831     3.125    design_2_i/effect/AXI_ANF_0/inst/clk
    SLICE_X48Y118        FDSE                                         r  design_2_i/effect/AXI_ANF_0/inst/rho_init_reg[22]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y118        FDSE (Prop_fdse_C_Q)         0.456     3.581 f  design_2_i/effect/AXI_ANF_0/inst/rho_init_reg[22]/Q
                         net (fo=6, routed)           1.263     4.844    design_2_i/effect/AXI_ANF_0/inst/rho_init_reg_n_0_[22]
    SLICE_X43Y119        LUT2 (Prop_lut2_I0_O)        0.152     4.996 f  design_2_i/effect/AXI_ANF_0/inst/rhom1_reg[22]_LDC_i_1/O
                         net (fo=3, routed)           0.501     5.497    design_2_i/effect/AXI_ANF_0/inst/rhom1_reg[22]_LDC_i_1_n_0
    SLICE_X41Y118        FDPE                                         f  design_2_i/effect/AXI_ANF_0/inst/rhom1_rt_reg[22]_P/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     20.000    20.000 r  
    PS7_X0Y0             PS7                          0.000    20.000 r  design_2_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    21.088    design_2_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    21.179 r  design_2_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=24002, routed)       1.643    22.822    design_2_i/effect/AXI_ANF_0/inst/clk
    SLICE_X41Y118        FDPE                                         r  design_2_i/effect/AXI_ANF_0/inst/rhom1_rt_reg[22]_P/C
                         clock pessimism              0.247    23.069    
                         clock uncertainty           -0.302    22.767    
    SLICE_X41Y118        FDPE (Recov_fdpe_C_PRE)     -0.561    22.206    design_2_i/effect/AXI_ANF_0/inst/rhom1_rt_reg[22]_P
  -------------------------------------------------------------------
                         required time                         22.206    
                         arrival time                          -5.497    
  -------------------------------------------------------------------
                         slack                                 16.709    

Slack (MET) :             16.758ns  (required time - arrival time)
  Source:                 design_2_i/effect/AXI_ANF_0/inst/rho_init_reg[16]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            design_2_i/effect/AXI_ANF_0/inst/rhom1_reg[16]_C/CLR
                            (recovery check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_fpga_0 rise@20.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        2.301ns  (logic 0.605ns (26.298%)  route 1.696ns (73.702%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.817ns = ( 22.817 - 20.000 ) 
    Source Clock Delay      (SCD):    3.124ns
    Clock Pessimism Removal (CPR):    0.281ns
  Clock Uncertainty:      0.302ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_2_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    design_2_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_2_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=24002, routed)       1.830     3.124    design_2_i/effect/AXI_ANF_0/inst/clk
    SLICE_X47Y120        FDRE                                         r  design_2_i/effect/AXI_ANF_0/inst/rho_init_reg[16]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y120        FDRE (Prop_fdre_C_Q)         0.456     3.580 r  design_2_i/effect/AXI_ANF_0/inst/rho_init_reg[16]/Q
                         net (fo=6, routed)           0.886     4.466    design_2_i/effect/AXI_ANF_0/inst/rho_init_reg_n_0_[16]
    SLICE_X44Y121        LUT2 (Prop_lut2_I1_O)        0.149     4.615 f  design_2_i/effect/AXI_ANF_0/inst/rhom1_reg[16]_LDC_i_2/O
                         net (fo=3, routed)           0.810     5.425    design_2_i/effect/AXI_ANF_0/inst/rhom1_reg[16]_LDC_i_2_n_0
    SLICE_X44Y122        FDCE                                         f  design_2_i/effect/AXI_ANF_0/inst/rhom1_reg[16]_C/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     20.000    20.000 r  
    PS7_X0Y0             PS7                          0.000    20.000 r  design_2_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    21.088    design_2_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    21.179 r  design_2_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=24002, routed)       1.638    22.817    design_2_i/effect/AXI_ANF_0/inst/clk
    SLICE_X44Y122        FDCE                                         r  design_2_i/effect/AXI_ANF_0/inst/rhom1_reg[16]_C/C
                         clock pessimism              0.281    23.098    
                         clock uncertainty           -0.302    22.796    
    SLICE_X44Y122        FDCE (Recov_fdce_C_CLR)     -0.613    22.183    design_2_i/effect/AXI_ANF_0/inst/rhom1_reg[16]_C
  -------------------------------------------------------------------
                         required time                         22.183    
                         arrival time                          -5.425    
  -------------------------------------------------------------------
                         slack                                 16.758    

Slack (MET) :             16.758ns  (required time - arrival time)
  Source:                 design_2_i/effect/AXI_ANF_0/inst/rho_init_reg[16]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            design_2_i/effect/AXI_ANF_0/inst/rhom1_rt_reg[16]_C/CLR
                            (recovery check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_fpga_0 rise@20.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        2.301ns  (logic 0.605ns (26.298%)  route 1.696ns (73.702%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.817ns = ( 22.817 - 20.000 ) 
    Source Clock Delay      (SCD):    3.124ns
    Clock Pessimism Removal (CPR):    0.281ns
  Clock Uncertainty:      0.302ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_2_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    design_2_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_2_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=24002, routed)       1.830     3.124    design_2_i/effect/AXI_ANF_0/inst/clk
    SLICE_X47Y120        FDRE                                         r  design_2_i/effect/AXI_ANF_0/inst/rho_init_reg[16]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y120        FDRE (Prop_fdre_C_Q)         0.456     3.580 r  design_2_i/effect/AXI_ANF_0/inst/rho_init_reg[16]/Q
                         net (fo=6, routed)           0.886     4.466    design_2_i/effect/AXI_ANF_0/inst/rho_init_reg_n_0_[16]
    SLICE_X44Y121        LUT2 (Prop_lut2_I1_O)        0.149     4.615 f  design_2_i/effect/AXI_ANF_0/inst/rhom1_reg[16]_LDC_i_2/O
                         net (fo=3, routed)           0.810     5.425    design_2_i/effect/AXI_ANF_0/inst/rhom1_reg[16]_LDC_i_2_n_0
    SLICE_X44Y122        FDCE                                         f  design_2_i/effect/AXI_ANF_0/inst/rhom1_rt_reg[16]_C/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     20.000    20.000 r  
    PS7_X0Y0             PS7                          0.000    20.000 r  design_2_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    21.088    design_2_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    21.179 r  design_2_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=24002, routed)       1.638    22.817    design_2_i/effect/AXI_ANF_0/inst/clk
    SLICE_X44Y122        FDCE                                         r  design_2_i/effect/AXI_ANF_0/inst/rhom1_rt_reg[16]_C/C
                         clock pessimism              0.281    23.098    
                         clock uncertainty           -0.302    22.796    
    SLICE_X44Y122        FDCE (Recov_fdce_C_CLR)     -0.613    22.183    design_2_i/effect/AXI_ANF_0/inst/rhom1_rt_reg[16]_C
  -------------------------------------------------------------------
                         required time                         22.183    
                         arrival time                          -5.425    
  -------------------------------------------------------------------
                         slack                                 16.758    

Slack (MET) :             16.773ns  (required time - arrival time)
  Source:                 design_2_i/effect/AXI_ANF_0/inst/rho_init_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            design_2_i/effect/AXI_ANF_0/inst/rhom1_reg[8]_C/CLR
                            (recovery check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_fpga_0 rise@20.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        2.295ns  (logic 0.748ns (32.597%)  route 1.547ns (67.403%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.822ns = ( 22.822 - 20.000 ) 
    Source Clock Delay      (SCD):    3.125ns
    Clock Pessimism Removal (CPR):    0.281ns
  Clock Uncertainty:      0.302ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_2_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    design_2_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_2_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=24002, routed)       1.831     3.125    design_2_i/effect/AXI_ANF_0/inst/clk
    SLICE_X48Y118        FDRE                                         r  design_2_i/effect/AXI_ANF_0/inst/rho_init_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y118        FDRE (Prop_fdre_C_Q)         0.419     3.544 r  design_2_i/effect/AXI_ANF_0/inst/rho_init_reg[8]/Q
                         net (fo=6, routed)           0.994     4.538    design_2_i/effect/AXI_ANF_0/inst/rho_init_reg_n_0_[8]
    SLICE_X47Y117        LUT2 (Prop_lut2_I1_O)        0.329     4.867 f  design_2_i/effect/AXI_ANF_0/inst/rhom1_reg[8]_LDC_i_2/O
                         net (fo=3, routed)           0.553     5.420    design_2_i/effect/AXI_ANF_0/inst/rhom1_reg[8]_LDC_i_2_n_0
    SLICE_X49Y117        FDCE                                         f  design_2_i/effect/AXI_ANF_0/inst/rhom1_reg[8]_C/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     20.000    20.000 r  
    PS7_X0Y0             PS7                          0.000    20.000 r  design_2_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    21.088    design_2_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    21.179 r  design_2_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=24002, routed)       1.643    22.822    design_2_i/effect/AXI_ANF_0/inst/clk
    SLICE_X49Y117        FDCE                                         r  design_2_i/effect/AXI_ANF_0/inst/rhom1_reg[8]_C/C
                         clock pessimism              0.281    23.103    
                         clock uncertainty           -0.302    22.801    
    SLICE_X49Y117        FDCE (Recov_fdce_C_CLR)     -0.608    22.193    design_2_i/effect/AXI_ANF_0/inst/rhom1_reg[8]_C
  -------------------------------------------------------------------
                         required time                         22.193    
                         arrival time                          -5.420    
  -------------------------------------------------------------------
                         slack                                 16.773    

Slack (MET) :             16.773ns  (required time - arrival time)
  Source:                 design_2_i/effect/AXI_ANF_0/inst/rho_init_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            design_2_i/effect/AXI_ANF_0/inst/rhom1_rt_reg[8]_C/CLR
                            (recovery check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_fpga_0 rise@20.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        2.295ns  (logic 0.748ns (32.597%)  route 1.547ns (67.403%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.822ns = ( 22.822 - 20.000 ) 
    Source Clock Delay      (SCD):    3.125ns
    Clock Pessimism Removal (CPR):    0.281ns
  Clock Uncertainty:      0.302ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_2_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    design_2_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_2_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=24002, routed)       1.831     3.125    design_2_i/effect/AXI_ANF_0/inst/clk
    SLICE_X48Y118        FDRE                                         r  design_2_i/effect/AXI_ANF_0/inst/rho_init_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y118        FDRE (Prop_fdre_C_Q)         0.419     3.544 r  design_2_i/effect/AXI_ANF_0/inst/rho_init_reg[8]/Q
                         net (fo=6, routed)           0.994     4.538    design_2_i/effect/AXI_ANF_0/inst/rho_init_reg_n_0_[8]
    SLICE_X47Y117        LUT2 (Prop_lut2_I1_O)        0.329     4.867 f  design_2_i/effect/AXI_ANF_0/inst/rhom1_reg[8]_LDC_i_2/O
                         net (fo=3, routed)           0.553     5.420    design_2_i/effect/AXI_ANF_0/inst/rhom1_reg[8]_LDC_i_2_n_0
    SLICE_X49Y117        FDCE                                         f  design_2_i/effect/AXI_ANF_0/inst/rhom1_rt_reg[8]_C/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     20.000    20.000 r  
    PS7_X0Y0             PS7                          0.000    20.000 r  design_2_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    21.088    design_2_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    21.179 r  design_2_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=24002, routed)       1.643    22.822    design_2_i/effect/AXI_ANF_0/inst/clk
    SLICE_X49Y117        FDCE                                         r  design_2_i/effect/AXI_ANF_0/inst/rhom1_rt_reg[8]_C/C
                         clock pessimism              0.281    23.103    
                         clock uncertainty           -0.302    22.801    
    SLICE_X49Y117        FDCE (Recov_fdce_C_CLR)     -0.608    22.193    design_2_i/effect/AXI_ANF_0/inst/rhom1_rt_reg[8]_C
  -------------------------------------------------------------------
                         required time                         22.193    
                         arrival time                          -5.420    
  -------------------------------------------------------------------
                         slack                                 16.773    

Slack (MET) :             16.813ns  (required time - arrival time)
  Source:                 design_2_i/effect/AXI_ANF_0/inst/rho_init_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            design_2_i/effect/AXI_ANF_0/inst/rhom1_reg[7]_P/PRE
                            (recovery check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_fpga_0 rise@20.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        2.268ns  (logic 0.609ns (26.846%)  route 1.659ns (73.154%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.054ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.824ns = ( 22.824 - 20.000 ) 
    Source Clock Delay      (SCD):    3.125ns
    Clock Pessimism Removal (CPR):    0.247ns
  Clock Uncertainty:      0.302ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_2_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    design_2_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_2_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=24002, routed)       1.831     3.125    design_2_i/effect/AXI_ANF_0/inst/clk
    SLICE_X48Y118        FDRE                                         r  design_2_i/effect/AXI_ANF_0/inst/rho_init_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y118        FDRE (Prop_fdre_C_Q)         0.456     3.581 f  design_2_i/effect/AXI_ANF_0/inst/rho_init_reg[7]/Q
                         net (fo=6, routed)           0.930     4.511    design_2_i/effect/AXI_ANF_0/inst/rho_init_reg_n_0_[7]
    SLICE_X43Y118        LUT2 (Prop_lut2_I0_O)        0.153     4.664 f  design_2_i/effect/AXI_ANF_0/inst/rhom1_reg[7]_LDC_i_1/O
                         net (fo=3, routed)           0.730     5.393    design_2_i/effect/AXI_ANF_0/inst/rhom1_reg[7]_LDC_i_1_n_0
    SLICE_X41Y117        FDPE                                         f  design_2_i/effect/AXI_ANF_0/inst/rhom1_reg[7]_P/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     20.000    20.000 r  
    PS7_X0Y0             PS7                          0.000    20.000 r  design_2_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    21.088    design_2_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    21.179 r  design_2_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=24002, routed)       1.645    22.824    design_2_i/effect/AXI_ANF_0/inst/clk
    SLICE_X41Y117        FDPE                                         r  design_2_i/effect/AXI_ANF_0/inst/rhom1_reg[7]_P/C
                         clock pessimism              0.247    23.071    
                         clock uncertainty           -0.302    22.769    
    SLICE_X41Y117        FDPE (Recov_fdpe_C_PRE)     -0.562    22.207    design_2_i/effect/AXI_ANF_0/inst/rhom1_reg[7]_P
  -------------------------------------------------------------------
                         required time                         22.207    
                         arrival time                          -5.393    
  -------------------------------------------------------------------
                         slack                                 16.813    

Slack (MET) :             16.813ns  (required time - arrival time)
  Source:                 design_2_i/effect/AXI_ANF_0/inst/rho_init_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            design_2_i/effect/AXI_ANF_0/inst/rhom1_rt_reg[7]_P/PRE
                            (recovery check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_fpga_0 rise@20.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        2.268ns  (logic 0.609ns (26.846%)  route 1.659ns (73.154%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.054ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.824ns = ( 22.824 - 20.000 ) 
    Source Clock Delay      (SCD):    3.125ns
    Clock Pessimism Removal (CPR):    0.247ns
  Clock Uncertainty:      0.302ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_2_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    design_2_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_2_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=24002, routed)       1.831     3.125    design_2_i/effect/AXI_ANF_0/inst/clk
    SLICE_X48Y118        FDRE                                         r  design_2_i/effect/AXI_ANF_0/inst/rho_init_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y118        FDRE (Prop_fdre_C_Q)         0.456     3.581 f  design_2_i/effect/AXI_ANF_0/inst/rho_init_reg[7]/Q
                         net (fo=6, routed)           0.930     4.511    design_2_i/effect/AXI_ANF_0/inst/rho_init_reg_n_0_[7]
    SLICE_X43Y118        LUT2 (Prop_lut2_I0_O)        0.153     4.664 f  design_2_i/effect/AXI_ANF_0/inst/rhom1_reg[7]_LDC_i_1/O
                         net (fo=3, routed)           0.730     5.393    design_2_i/effect/AXI_ANF_0/inst/rhom1_reg[7]_LDC_i_1_n_0
    SLICE_X41Y117        FDPE                                         f  design_2_i/effect/AXI_ANF_0/inst/rhom1_rt_reg[7]_P/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     20.000    20.000 r  
    PS7_X0Y0             PS7                          0.000    20.000 r  design_2_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    21.088    design_2_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    21.179 r  design_2_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=24002, routed)       1.645    22.824    design_2_i/effect/AXI_ANF_0/inst/clk
    SLICE_X41Y117        FDPE                                         r  design_2_i/effect/AXI_ANF_0/inst/rhom1_rt_reg[7]_P/C
                         clock pessimism              0.247    23.071    
                         clock uncertainty           -0.302    22.769    
    SLICE_X41Y117        FDPE (Recov_fdpe_C_PRE)     -0.562    22.207    design_2_i/effect/AXI_ANF_0/inst/rhom1_rt_reg[7]_P
  -------------------------------------------------------------------
                         required time                         22.207    
                         arrival time                          -5.393    
  -------------------------------------------------------------------
                         slack                                 16.813    

Slack (MET) :             16.933ns  (required time - arrival time)
  Source:                 design_2_i/effect/AXI_ANF_0/inst/a_init_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            design_2_i/effect/AXI_ANF_0/inst/am1_reg[2]_C/CLR
                            (recovery check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_fpga_0 rise@20.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        2.089ns  (logic 0.711ns (34.035%)  route 1.378ns (65.965%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.063ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.884ns = ( 22.884 - 20.000 ) 
    Source Clock Delay      (SCD):    3.194ns
    Clock Pessimism Removal (CPR):    0.247ns
  Clock Uncertainty:      0.302ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_2_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    design_2_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_2_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=24002, routed)       1.900     3.194    design_2_i/effect/AXI_ANF_0/inst/clk
    SLICE_X57Y112        FDRE                                         r  design_2_i/effect/AXI_ANF_0/inst/a_init_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X57Y112        FDRE (Prop_fdre_C_Q)         0.419     3.613 r  design_2_i/effect/AXI_ANF_0/inst/a_init_reg[2]/Q
                         net (fo=6, routed)           0.721     4.334    design_2_i/effect/AXI_ANF_0/inst/a_init_reg_n_0_[2]
    SLICE_X61Y115        LUT2 (Prop_lut2_I1_O)        0.292     4.626 f  design_2_i/effect/AXI_ANF_0/inst/am1_reg[2]_LDC_i_2/O
                         net (fo=3, routed)           0.657     5.283    design_2_i/effect/AXI_ANF_0/inst/am1_reg[2]_LDC_i_2_n_0
    SLICE_X55Y114        FDCE                                         f  design_2_i/effect/AXI_ANF_0/inst/am1_reg[2]_C/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     20.000    20.000 r  
    PS7_X0Y0             PS7                          0.000    20.000 r  design_2_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    21.088    design_2_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    21.179 r  design_2_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=24002, routed)       1.705    22.884    design_2_i/effect/AXI_ANF_0/inst/clk
    SLICE_X55Y114        FDCE                                         r  design_2_i/effect/AXI_ANF_0/inst/am1_reg[2]_C/C
                         clock pessimism              0.247    23.131    
                         clock uncertainty           -0.302    22.829    
    SLICE_X55Y114        FDCE (Recov_fdce_C_CLR)     -0.613    22.216    design_2_i/effect/AXI_ANF_0/inst/am1_reg[2]_C
  -------------------------------------------------------------------
                         required time                         22.216    
                         arrival time                          -5.283    
  -------------------------------------------------------------------
                         slack                                 16.933    

Slack (MET) :             16.933ns  (required time - arrival time)
  Source:                 design_2_i/effect/AXI_ANF_0/inst/a_init_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            design_2_i/effect/AXI_ANF_0/inst/am1_rt_reg[2]_C/CLR
                            (recovery check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_fpga_0 rise@20.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        2.089ns  (logic 0.711ns (34.035%)  route 1.378ns (65.965%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.063ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.884ns = ( 22.884 - 20.000 ) 
    Source Clock Delay      (SCD):    3.194ns
    Clock Pessimism Removal (CPR):    0.247ns
  Clock Uncertainty:      0.302ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_2_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    design_2_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_2_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=24002, routed)       1.900     3.194    design_2_i/effect/AXI_ANF_0/inst/clk
    SLICE_X57Y112        FDRE                                         r  design_2_i/effect/AXI_ANF_0/inst/a_init_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X57Y112        FDRE (Prop_fdre_C_Q)         0.419     3.613 r  design_2_i/effect/AXI_ANF_0/inst/a_init_reg[2]/Q
                         net (fo=6, routed)           0.721     4.334    design_2_i/effect/AXI_ANF_0/inst/a_init_reg_n_0_[2]
    SLICE_X61Y115        LUT2 (Prop_lut2_I1_O)        0.292     4.626 f  design_2_i/effect/AXI_ANF_0/inst/am1_reg[2]_LDC_i_2/O
                         net (fo=3, routed)           0.657     5.283    design_2_i/effect/AXI_ANF_0/inst/am1_reg[2]_LDC_i_2_n_0
    SLICE_X55Y114        FDCE                                         f  design_2_i/effect/AXI_ANF_0/inst/am1_rt_reg[2]_C/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     20.000    20.000 r  
    PS7_X0Y0             PS7                          0.000    20.000 r  design_2_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    21.088    design_2_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    21.179 r  design_2_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=24002, routed)       1.705    22.884    design_2_i/effect/AXI_ANF_0/inst/clk
    SLICE_X55Y114        FDCE                                         r  design_2_i/effect/AXI_ANF_0/inst/am1_rt_reg[2]_C/C
                         clock pessimism              0.247    23.131    
                         clock uncertainty           -0.302    22.829    
    SLICE_X55Y114        FDCE (Recov_fdce_C_CLR)     -0.613    22.216    design_2_i/effect/AXI_ANF_0/inst/am1_rt_reg[2]_C
  -------------------------------------------------------------------
                         required time                         22.216    
                         arrival time                          -5.283    
  -------------------------------------------------------------------
                         slack                                 16.933    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.534ns  (arrival time - required time)
  Source:                 design_2_i/effect/AXI_ANF_0/inst/rho_init_reg[1]/C
                            (rising edge-triggered cell FDSE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            design_2_i/effect/AXI_ANF_0/inst/rhom1_reg[1]_P/PRE
                            (removal check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.497ns  (logic 0.186ns (37.454%)  route 0.311ns (62.546%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.034ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.268ns
    Source Clock Delay      (SCD):    0.966ns
    Clock Pessimism Removal (CPR):    0.268ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_2_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_2_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_2_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=24002, routed)       0.630     0.966    design_2_i/effect/AXI_ANF_0/inst/clk
    SLICE_X48Y118        FDSE                                         r  design_2_i/effect/AXI_ANF_0/inst/rho_init_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y118        FDSE (Prop_fdse_C_Q)         0.141     1.107 f  design_2_i/effect/AXI_ANF_0/inst/rho_init_reg[1]/Q
                         net (fo=6, routed)           0.179     1.286    design_2_i/effect/AXI_ANF_0/inst/rho_init_reg_n_0_[1]
    SLICE_X47Y117        LUT2 (Prop_lut2_I0_O)        0.045     1.331 f  design_2_i/effect/AXI_ANF_0/inst/rhom1_reg[1]_LDC_i_1/O
                         net (fo=3, routed)           0.131     1.463    design_2_i/effect/AXI_ANF_0/inst/rhom1_reg[1]_LDC_i_1_n_0
    SLICE_X46Y117        FDPE                                         f  design_2_i/effect/AXI_ANF_0/inst/rhom1_reg[1]_P/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_2_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    design_2_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_2_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=24002, routed)       0.902     1.268    design_2_i/effect/AXI_ANF_0/inst/clk
    SLICE_X46Y117        FDPE                                         r  design_2_i/effect/AXI_ANF_0/inst/rhom1_reg[1]_P/C
                         clock pessimism             -0.268     1.000    
    SLICE_X46Y117        FDPE (Remov_fdpe_C_PRE)     -0.071     0.929    design_2_i/effect/AXI_ANF_0/inst/rhom1_reg[1]_P
  -------------------------------------------------------------------
                         required time                         -0.929    
                         arrival time                           1.463    
  -------------------------------------------------------------------
                         slack                                  0.534    

Slack (MET) :             0.534ns  (arrival time - required time)
  Source:                 design_2_i/effect/AXI_ANF_0/inst/rho_init_reg[1]/C
                            (rising edge-triggered cell FDSE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            design_2_i/effect/AXI_ANF_0/inst/rhom1_rt_reg[1]_P/PRE
                            (removal check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.497ns  (logic 0.186ns (37.454%)  route 0.311ns (62.546%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.034ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.268ns
    Source Clock Delay      (SCD):    0.966ns
    Clock Pessimism Removal (CPR):    0.268ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_2_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_2_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_2_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=24002, routed)       0.630     0.966    design_2_i/effect/AXI_ANF_0/inst/clk
    SLICE_X48Y118        FDSE                                         r  design_2_i/effect/AXI_ANF_0/inst/rho_init_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y118        FDSE (Prop_fdse_C_Q)         0.141     1.107 f  design_2_i/effect/AXI_ANF_0/inst/rho_init_reg[1]/Q
                         net (fo=6, routed)           0.179     1.286    design_2_i/effect/AXI_ANF_0/inst/rho_init_reg_n_0_[1]
    SLICE_X47Y117        LUT2 (Prop_lut2_I0_O)        0.045     1.331 f  design_2_i/effect/AXI_ANF_0/inst/rhom1_reg[1]_LDC_i_1/O
                         net (fo=3, routed)           0.131     1.463    design_2_i/effect/AXI_ANF_0/inst/rhom1_reg[1]_LDC_i_1_n_0
    SLICE_X46Y117        FDPE                                         f  design_2_i/effect/AXI_ANF_0/inst/rhom1_rt_reg[1]_P/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_2_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    design_2_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_2_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=24002, routed)       0.902     1.268    design_2_i/effect/AXI_ANF_0/inst/clk
    SLICE_X46Y117        FDPE                                         r  design_2_i/effect/AXI_ANF_0/inst/rhom1_rt_reg[1]_P/C
                         clock pessimism             -0.268     1.000    
    SLICE_X46Y117        FDPE (Remov_fdpe_C_PRE)     -0.071     0.929    design_2_i/effect/AXI_ANF_0/inst/rhom1_rt_reg[1]_P
  -------------------------------------------------------------------
                         required time                         -0.929    
                         arrival time                           1.463    
  -------------------------------------------------------------------
                         slack                                  0.534    

Slack (MET) :             0.587ns  (arrival time - required time)
  Source:                 design_2_i/effect/AXI_ANF_0/inst/rho_init_reg[16]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            design_2_i/effect/AXI_ANF_0/inst/rhom1_reg[16]_P/PRE
                            (removal check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.505ns  (logic 0.186ns (36.838%)  route 0.319ns (63.162%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.264ns
    Source Clock Delay      (SCD):    0.965ns
    Clock Pessimism Removal (CPR):    0.286ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_2_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_2_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_2_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=24002, routed)       0.629     0.965    design_2_i/effect/AXI_ANF_0/inst/clk
    SLICE_X47Y120        FDRE                                         r  design_2_i/effect/AXI_ANF_0/inst/rho_init_reg[16]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y120        FDRE (Prop_fdre_C_Q)         0.141     1.106 f  design_2_i/effect/AXI_ANF_0/inst/rho_init_reg[16]/Q
                         net (fo=6, routed)           0.190     1.296    design_2_i/effect/AXI_ANF_0/inst/rho_init_reg_n_0_[16]
    SLICE_X45Y120        LUT2 (Prop_lut2_I0_O)        0.045     1.341 f  design_2_i/effect/AXI_ANF_0/inst/rhom1_reg[16]_LDC_i_1/O
                         net (fo=3, routed)           0.129     1.470    design_2_i/effect/AXI_ANF_0/inst/rhom1_reg[16]_LDC_i_1_n_0
    SLICE_X44Y121        FDPE                                         f  design_2_i/effect/AXI_ANF_0/inst/rhom1_reg[16]_P/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_2_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    design_2_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_2_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=24002, routed)       0.898     1.264    design_2_i/effect/AXI_ANF_0/inst/clk
    SLICE_X44Y121        FDPE                                         r  design_2_i/effect/AXI_ANF_0/inst/rhom1_reg[16]_P/C
                         clock pessimism             -0.286     0.978    
    SLICE_X44Y121        FDPE (Remov_fdpe_C_PRE)     -0.095     0.883    design_2_i/effect/AXI_ANF_0/inst/rhom1_reg[16]_P
  -------------------------------------------------------------------
                         required time                         -0.883    
                         arrival time                           1.470    
  -------------------------------------------------------------------
                         slack                                  0.587    

Slack (MET) :             0.587ns  (arrival time - required time)
  Source:                 design_2_i/effect/AXI_ANF_0/inst/rho_init_reg[16]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            design_2_i/effect/AXI_ANF_0/inst/rhom1_rt_reg[16]_P/PRE
                            (removal check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.505ns  (logic 0.186ns (36.838%)  route 0.319ns (63.162%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.264ns
    Source Clock Delay      (SCD):    0.965ns
    Clock Pessimism Removal (CPR):    0.286ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_2_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_2_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_2_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=24002, routed)       0.629     0.965    design_2_i/effect/AXI_ANF_0/inst/clk
    SLICE_X47Y120        FDRE                                         r  design_2_i/effect/AXI_ANF_0/inst/rho_init_reg[16]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y120        FDRE (Prop_fdre_C_Q)         0.141     1.106 f  design_2_i/effect/AXI_ANF_0/inst/rho_init_reg[16]/Q
                         net (fo=6, routed)           0.190     1.296    design_2_i/effect/AXI_ANF_0/inst/rho_init_reg_n_0_[16]
    SLICE_X45Y120        LUT2 (Prop_lut2_I0_O)        0.045     1.341 f  design_2_i/effect/AXI_ANF_0/inst/rhom1_reg[16]_LDC_i_1/O
                         net (fo=3, routed)           0.129     1.470    design_2_i/effect/AXI_ANF_0/inst/rhom1_reg[16]_LDC_i_1_n_0
    SLICE_X44Y121        FDPE                                         f  design_2_i/effect/AXI_ANF_0/inst/rhom1_rt_reg[16]_P/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_2_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    design_2_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_2_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=24002, routed)       0.898     1.264    design_2_i/effect/AXI_ANF_0/inst/clk
    SLICE_X44Y121        FDPE                                         r  design_2_i/effect/AXI_ANF_0/inst/rhom1_rt_reg[16]_P/C
                         clock pessimism             -0.286     0.978    
    SLICE_X44Y121        FDPE (Remov_fdpe_C_PRE)     -0.095     0.883    design_2_i/effect/AXI_ANF_0/inst/rhom1_rt_reg[16]_P
  -------------------------------------------------------------------
                         required time                         -0.883    
                         arrival time                           1.470    
  -------------------------------------------------------------------
                         slack                                  0.587    

Slack (MET) :             0.589ns  (arrival time - required time)
  Source:                 design_2_i/effect/AXI_ANF_0/inst/a_init_reg[17]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            design_2_i/effect/AXI_ANF_0/inst/am1_reg[17]_P/PRE
                            (removal check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.508ns  (logic 0.186ns (36.592%)  route 0.322ns (63.408%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.288ns
    Source Clock Delay      (SCD):    0.987ns
    Clock Pessimism Removal (CPR):    0.287ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_2_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_2_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_2_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=24002, routed)       0.651     0.987    design_2_i/effect/AXI_ANF_0/inst/clk
    SLICE_X63Y121        FDRE                                         r  design_2_i/effect/AXI_ANF_0/inst/a_init_reg[17]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y121        FDRE (Prop_fdre_C_Q)         0.141     1.128 f  design_2_i/effect/AXI_ANF_0/inst/a_init_reg[17]/Q
                         net (fo=6, routed)           0.148     1.276    design_2_i/effect/AXI_ANF_0/inst/a_init_reg_n_0_[17]
    SLICE_X63Y121        LUT2 (Prop_lut2_I0_O)        0.045     1.321 f  design_2_i/effect/AXI_ANF_0/inst/am1_reg[17]_LDC_i_1/O
                         net (fo=3, routed)           0.174     1.495    design_2_i/effect/AXI_ANF_0/inst/am1_reg[17]_LDC_i_1_n_0
    SLICE_X61Y121        FDPE                                         f  design_2_i/effect/AXI_ANF_0/inst/am1_reg[17]_P/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_2_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    design_2_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_2_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=24002, routed)       0.922     1.288    design_2_i/effect/AXI_ANF_0/inst/clk
    SLICE_X61Y121        FDPE                                         r  design_2_i/effect/AXI_ANF_0/inst/am1_reg[17]_P/C
                         clock pessimism             -0.287     1.001    
    SLICE_X61Y121        FDPE (Remov_fdpe_C_PRE)     -0.095     0.906    design_2_i/effect/AXI_ANF_0/inst/am1_reg[17]_P
  -------------------------------------------------------------------
                         required time                         -0.906    
                         arrival time                           1.495    
  -------------------------------------------------------------------
                         slack                                  0.589    

Slack (MET) :             0.589ns  (arrival time - required time)
  Source:                 design_2_i/effect/AXI_ANF_0/inst/a_init_reg[17]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            design_2_i/effect/AXI_ANF_0/inst/am1_rt_reg[17]_P/PRE
                            (removal check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.508ns  (logic 0.186ns (36.592%)  route 0.322ns (63.408%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.288ns
    Source Clock Delay      (SCD):    0.987ns
    Clock Pessimism Removal (CPR):    0.287ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_2_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_2_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_2_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=24002, routed)       0.651     0.987    design_2_i/effect/AXI_ANF_0/inst/clk
    SLICE_X63Y121        FDRE                                         r  design_2_i/effect/AXI_ANF_0/inst/a_init_reg[17]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y121        FDRE (Prop_fdre_C_Q)         0.141     1.128 f  design_2_i/effect/AXI_ANF_0/inst/a_init_reg[17]/Q
                         net (fo=6, routed)           0.148     1.276    design_2_i/effect/AXI_ANF_0/inst/a_init_reg_n_0_[17]
    SLICE_X63Y121        LUT2 (Prop_lut2_I0_O)        0.045     1.321 f  design_2_i/effect/AXI_ANF_0/inst/am1_reg[17]_LDC_i_1/O
                         net (fo=3, routed)           0.174     1.495    design_2_i/effect/AXI_ANF_0/inst/am1_reg[17]_LDC_i_1_n_0
    SLICE_X61Y121        FDPE                                         f  design_2_i/effect/AXI_ANF_0/inst/am1_rt_reg[17]_P/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_2_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    design_2_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_2_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=24002, routed)       0.922     1.288    design_2_i/effect/AXI_ANF_0/inst/clk
    SLICE_X61Y121        FDPE                                         r  design_2_i/effect/AXI_ANF_0/inst/am1_rt_reg[17]_P/C
                         clock pessimism             -0.287     1.001    
    SLICE_X61Y121        FDPE (Remov_fdpe_C_PRE)     -0.095     0.906    design_2_i/effect/AXI_ANF_0/inst/am1_rt_reg[17]_P
  -------------------------------------------------------------------
                         required time                         -0.906    
                         arrival time                           1.495    
  -------------------------------------------------------------------
                         slack                                  0.589    

Slack (MET) :             0.604ns  (arrival time - required time)
  Source:                 design_2_i/effect/AXI_ANF_0/inst/a_init_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            design_2_i/effect/AXI_ANF_0/inst/am1_reg[8]_P/PRE
                            (removal check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.525ns  (logic 0.186ns (35.423%)  route 0.339ns (64.577%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.291ns
    Source Clock Delay      (SCD):    0.988ns
    Clock Pessimism Removal (CPR):    0.287ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_2_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_2_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_2_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=24002, routed)       0.652     0.988    design_2_i/effect/AXI_ANF_0/inst/clk
    SLICE_X55Y117        FDRE                                         r  design_2_i/effect/AXI_ANF_0/inst/a_init_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y117        FDRE (Prop_fdre_C_Q)         0.141     1.129 f  design_2_i/effect/AXI_ANF_0/inst/a_init_reg[8]/Q
                         net (fo=6, routed)           0.155     1.284    design_2_i/effect/AXI_ANF_0/inst/a_init_reg_n_0_[8]
    SLICE_X55Y116        LUT2 (Prop_lut2_I0_O)        0.045     1.329 f  design_2_i/effect/AXI_ANF_0/inst/am1_reg[8]_LDC_i_1/O
                         net (fo=3, routed)           0.184     1.513    design_2_i/effect/AXI_ANF_0/inst/am1_reg[8]_LDC_i_1_n_0
    SLICE_X55Y115        FDPE                                         f  design_2_i/effect/AXI_ANF_0/inst/am1_reg[8]_P/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_2_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    design_2_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_2_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=24002, routed)       0.925     1.291    design_2_i/effect/AXI_ANF_0/inst/clk
    SLICE_X55Y115        FDPE                                         r  design_2_i/effect/AXI_ANF_0/inst/am1_reg[8]_P/C
                         clock pessimism             -0.287     1.004    
    SLICE_X55Y115        FDPE (Remov_fdpe_C_PRE)     -0.095     0.909    design_2_i/effect/AXI_ANF_0/inst/am1_reg[8]_P
  -------------------------------------------------------------------
                         required time                         -0.909    
                         arrival time                           1.513    
  -------------------------------------------------------------------
                         slack                                  0.604    

Slack (MET) :             0.604ns  (arrival time - required time)
  Source:                 design_2_i/effect/AXI_ANF_0/inst/a_init_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            design_2_i/effect/AXI_ANF_0/inst/am1_rt_reg[8]_P/PRE
                            (removal check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.525ns  (logic 0.186ns (35.423%)  route 0.339ns (64.577%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.291ns
    Source Clock Delay      (SCD):    0.988ns
    Clock Pessimism Removal (CPR):    0.287ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_2_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_2_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_2_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=24002, routed)       0.652     0.988    design_2_i/effect/AXI_ANF_0/inst/clk
    SLICE_X55Y117        FDRE                                         r  design_2_i/effect/AXI_ANF_0/inst/a_init_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y117        FDRE (Prop_fdre_C_Q)         0.141     1.129 f  design_2_i/effect/AXI_ANF_0/inst/a_init_reg[8]/Q
                         net (fo=6, routed)           0.155     1.284    design_2_i/effect/AXI_ANF_0/inst/a_init_reg_n_0_[8]
    SLICE_X55Y116        LUT2 (Prop_lut2_I0_O)        0.045     1.329 f  design_2_i/effect/AXI_ANF_0/inst/am1_reg[8]_LDC_i_1/O
                         net (fo=3, routed)           0.184     1.513    design_2_i/effect/AXI_ANF_0/inst/am1_reg[8]_LDC_i_1_n_0
    SLICE_X55Y115        FDPE                                         f  design_2_i/effect/AXI_ANF_0/inst/am1_rt_reg[8]_P/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_2_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    design_2_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_2_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=24002, routed)       0.925     1.291    design_2_i/effect/AXI_ANF_0/inst/clk
    SLICE_X55Y115        FDPE                                         r  design_2_i/effect/AXI_ANF_0/inst/am1_rt_reg[8]_P/C
                         clock pessimism             -0.287     1.004    
    SLICE_X55Y115        FDPE (Remov_fdpe_C_PRE)     -0.095     0.909    design_2_i/effect/AXI_ANF_0/inst/am1_rt_reg[8]_P
  -------------------------------------------------------------------
                         required time                         -0.909    
                         arrival time                           1.513    
  -------------------------------------------------------------------
                         slack                                  0.604    

Slack (MET) :             0.607ns  (arrival time - required time)
  Source:                 design_2_i/effect/AXI_ANF_0/inst/a_init_reg[19]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            design_2_i/effect/AXI_ANF_0/inst/am1_reg[19]_P/PRE
                            (removal check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.526ns  (logic 0.186ns (35.377%)  route 0.340ns (64.623%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.260ns
    Source Clock Delay      (SCD):    0.960ns
    Clock Pessimism Removal (CPR):    0.286ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_2_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_2_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_2_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=24002, routed)       0.624     0.960    design_2_i/effect/AXI_ANF_0/inst/clk
    SLICE_X51Y121        FDRE                                         r  design_2_i/effect/AXI_ANF_0/inst/a_init_reg[19]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y121        FDRE (Prop_fdre_C_Q)         0.141     1.101 f  design_2_i/effect/AXI_ANF_0/inst/a_init_reg[19]/Q
                         net (fo=6, routed)           0.204     1.305    design_2_i/effect/AXI_ANF_0/inst/a_init_reg_n_0_[19]
    SLICE_X53Y121        LUT2 (Prop_lut2_I0_O)        0.045     1.350 f  design_2_i/effect/AXI_ANF_0/inst/am1_reg[19]_LDC_i_1/O
                         net (fo=3, routed)           0.136     1.486    design_2_i/effect/AXI_ANF_0/inst/am1_reg[19]_LDC_i_1_n_0
    SLICE_X52Y121        FDPE                                         f  design_2_i/effect/AXI_ANF_0/inst/am1_reg[19]_P/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_2_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    design_2_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_2_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=24002, routed)       0.894     1.260    design_2_i/effect/AXI_ANF_0/inst/clk
    SLICE_X52Y121        FDPE                                         r  design_2_i/effect/AXI_ANF_0/inst/am1_reg[19]_P/C
                         clock pessimism             -0.286     0.974    
    SLICE_X52Y121        FDPE (Remov_fdpe_C_PRE)     -0.095     0.879    design_2_i/effect/AXI_ANF_0/inst/am1_reg[19]_P
  -------------------------------------------------------------------
                         required time                         -0.879    
                         arrival time                           1.486    
  -------------------------------------------------------------------
                         slack                                  0.607    

Slack (MET) :             0.607ns  (arrival time - required time)
  Source:                 design_2_i/effect/AXI_ANF_0/inst/a_init_reg[19]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            design_2_i/effect/AXI_ANF_0/inst/am1_rt_reg[19]_P/PRE
                            (removal check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.526ns  (logic 0.186ns (35.377%)  route 0.340ns (64.623%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.260ns
    Source Clock Delay      (SCD):    0.960ns
    Clock Pessimism Removal (CPR):    0.286ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_2_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_2_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_2_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=24002, routed)       0.624     0.960    design_2_i/effect/AXI_ANF_0/inst/clk
    SLICE_X51Y121        FDRE                                         r  design_2_i/effect/AXI_ANF_0/inst/a_init_reg[19]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y121        FDRE (Prop_fdre_C_Q)         0.141     1.101 f  design_2_i/effect/AXI_ANF_0/inst/a_init_reg[19]/Q
                         net (fo=6, routed)           0.204     1.305    design_2_i/effect/AXI_ANF_0/inst/a_init_reg_n_0_[19]
    SLICE_X53Y121        LUT2 (Prop_lut2_I0_O)        0.045     1.350 f  design_2_i/effect/AXI_ANF_0/inst/am1_reg[19]_LDC_i_1/O
                         net (fo=3, routed)           0.136     1.486    design_2_i/effect/AXI_ANF_0/inst/am1_reg[19]_LDC_i_1_n_0
    SLICE_X52Y121        FDPE                                         f  design_2_i/effect/AXI_ANF_0/inst/am1_rt_reg[19]_P/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_2_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    design_2_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_2_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=24002, routed)       0.894     1.260    design_2_i/effect/AXI_ANF_0/inst/clk
    SLICE_X52Y121        FDPE                                         r  design_2_i/effect/AXI_ANF_0/inst/am1_rt_reg[19]_P/C
                         clock pessimism             -0.286     0.974    
    SLICE_X52Y121        FDPE (Remov_fdpe_C_PRE)     -0.095     0.879    design_2_i/effect/AXI_ANF_0/inst/am1_rt_reg[19]_P
  -------------------------------------------------------------------
                         required time                         -0.879    
                         arrival time                           1.486    
  -------------------------------------------------------------------
                         slack                                  0.607    





