<stg><name>matmul.1_Loop_VITIS_LOOP_112_1_proc_Pipeline_VITIS_LOOP_112_1</name>


<trans_list>

<trans id="36" from="1" to="2">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>
</trans_list>



<state_list>

<state id="1" st_id="2">

<operation id="5" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4" bw="10" op_0_bw="32">
<![CDATA[
newFuncRoot:0 %i = alloca i32 1

]]></Node>
<StgValue><ssdm name="i"/></StgValue>
</operation>

<operation id="6" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5" bw="62" op_0_bw="62" op_1_bw="62">
<![CDATA[
newFuncRoot:1 %sext_ln112_read = read i62 @_ssdm_op_Read.ap_auto.i62, i62 %sext_ln112

]]></Node>
<StgValue><ssdm name="sext_ln112_read"/></StgValue>
</operation>

<operation id="7" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="6" bw="64" op_0_bw="62">
<![CDATA[
newFuncRoot:2 %sext_ln112_cast = sext i62 %sext_ln112_read

]]></Node>
<StgValue><ssdm name="sext_ln112_cast"/></StgValue>
</operation>

<operation id="8" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="7" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0" op_17_bw="32" op_18_bw="32" op_19_bw="32">
<![CDATA[
newFuncRoot:3 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %gmem1, void @empty_51, i32 0, i32 0, void @empty_107, i32 0, i32 0, void @empty_54, void @empty_53, void @empty_107, i32 16, i32 16, i32 16, i32 256, void @empty_107, void @empty_107, i32 4294967295, i32 0, i32 0

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="9" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="8" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0" op_17_bw="32" op_18_bw="32" op_19_bw="32">
<![CDATA[
newFuncRoot:4 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %res_stream, void @empty_69, i32 0, i32 0, void @empty_107, i32 0, i32 0, void @empty_107, void @empty_107, void @empty_107, i32 0, i32 0, i32 0, i32 0, void @empty_107, void @empty_107, i32 4294967295, i32 0, i32 0

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="10" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="9" bw="0" op_0_bw="10" op_1_bw="10">
<![CDATA[
newFuncRoot:5 %store_ln112 = store i10 0, i10 %i

]]></Node>
<StgValue><ssdm name="store_ln112"/></StgValue>
</operation>

<operation id="11" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="10" bw="0" op_0_bw="0">
<![CDATA[
newFuncRoot:6 %br_ln112 = br void %for.inc.i

]]></Node>
<StgValue><ssdm name="br_ln112"/></StgValue>
</operation>

<operation id="12" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="12" bw="10" op_0_bw="10" op_1_bw="0">
<![CDATA[
for.inc.i:0 %i_8 = load i10 %i

]]></Node>
<StgValue><ssdm name="i_8"/></StgValue>
</operation>

<operation id="13" st_id="1" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="13" bw="10" op_0_bw="10" op_1_bw="10">
<![CDATA[
for.inc.i:1 %add_ln112 = add i10 %i_8, i10 1

]]></Node>
<StgValue><ssdm name="add_ln112"/></StgValue>
</operation>

<operation id="14" st_id="1" stage="1" lat="1">
<core>ICmp_EQ</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="14" bw="1" op_0_bw="10" op_1_bw="10">
<![CDATA[
for.inc.i:2 %icmp_ln112 = icmp_eq  i10 %i_8, i10 768

]]></Node>
<StgValue><ssdm name="icmp_ln112"/></StgValue>
</operation>

<operation id="15" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="15" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
for.inc.i:3 %br_ln112 = br i1 %icmp_ln112, void %for.inc.split.i, void %matmul.1_Loop_VITIS_LOOP_112_1_proc.1.exit.exitStub

]]></Node>
<StgValue><ssdm name="br_ln112"/></StgValue>
</operation>

<operation id="16" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln112" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="26" bw="0" op_0_bw="10" op_1_bw="10" op_2_bw="0" op_3_bw="0">
<![CDATA[
for.inc.split.i:9 %store_ln112 = store i10 %add_ln112, i10 %i

]]></Node>
<StgValue><ssdm name="store_ln112"/></StgValue>
</operation>

<operation id="27" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln112" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="29" bw="0">
<![CDATA[
matmul.1_Loop_VITIS_LOOP_112_1_proc.1.exit.exitStub:0 %ret_ln0 = ret

]]></Node>
<StgValue><ssdm name="ret_ln0"/></StgValue>
</operation>
</state>

<state id="2" st_id="3">

<operation id="17" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="17" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
for.inc.split.i:0 %gmem1_addr = getelementptr i32 %gmem1, i64 %sext_ln112_cast

]]></Node>
<StgValue><ssdm name="gmem1_addr"/></StgValue>
</operation>

<operation id="18" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="18" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="0">
<![CDATA[
for.inc.split.i:1 %specpipeline_ln113 = specpipeline void @_ssdm_op_SpecPipeline, i32 1, i32 0, i32 0, i32 0, void @empty_107

]]></Node>
<StgValue><ssdm name="specpipeline_ln113"/></StgValue>
</operation>

<operation id="19" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="19" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
for.inc.split.i:2 %speclooptripcount_ln112 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64 768, i64 768, i64 768

]]></Node>
<StgValue><ssdm name="speclooptripcount_ln112"/></StgValue>
</operation>

<operation id="20" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="20" bw="0" op_0_bw="0" op_1_bw="0">
<![CDATA[
for.inc.split.i:3 %specloopname_ln112 = specloopname void @_ssdm_op_SpecLoopName, void @empty_92

]]></Node>
<StgValue><ssdm name="specloopname_ln112"/></StgValue>
</operation>

<operation id="21" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="21" bw="32">
<![CDATA[
for.inc.split.i:4 %muxLogicFIFOCE_to_res_stream_read = muxlogic

]]></Node>
<StgValue><ssdm name="muxLogicFIFOCE_to_res_stream_read"/></StgValue>
</operation>

<operation id="22" st_id="2" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="22" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="1">
<![CDATA[
for.inc.split.i:5 %res_stream_read = read i32 @_ssdm_op_Read.ap_fifo.volatile.i32P0A, i32 %res_stream

]]></Node>
<StgValue><ssdm name="res_stream_read"/></StgValue>
</operation>

<operation id="23" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="23" bw="0" op_0_bw="32">
<![CDATA[
for.inc.split.i:6 %muxLogicAXIMData_to_write_ln114 = muxlogic i32 %res_stream_read

]]></Node>
<StgValue><ssdm name="muxLogicAXIMData_to_write_ln114"/></StgValue>
</operation>

<operation id="24" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="24" bw="0" op_0_bw="4">
<![CDATA[
for.inc.split.i:7 %muxLogicAXIMByteEnable_to_write_ln114 = muxlogic i4 15

]]></Node>
<StgValue><ssdm name="muxLogicAXIMByteEnable_to_write_ln114"/></StgValue>
</operation>

<operation id="25" st_id="2" stage="1" lat="1">
<core>m_axi</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="25" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="4">
<![CDATA[
for.inc.split.i:8 %write_ln114 = write void @_ssdm_op_Write.m_axi.p1i32, i64 %gmem1_addr, i32 %res_stream_read, i4 15

]]></Node>
<StgValue><ssdm name="write_ln114"/></StgValue>
</operation>

<operation id="26" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="27" bw="0" op_0_bw="0">
<![CDATA[
for.inc.split.i:10 %br_ln112 = br void %for.inc.i

]]></Node>
<StgValue><ssdm name="br_ln112"/></StgValue>
</operation>
</state>
</state_list>


<ports>
<port id="37" name="gmem1" dir="1" iftype="4">
<core>NULL</core><StgValue><ssdm name="gmem1"/><MemPortTyVec>1 </MemPortTyVec>
</StgValue>
</port>
<port id="38" name="sext_ln112" dir="0" iftype="0">
<core>NULL</core><StgValue><ssdm name="sext_ln112"/></StgValue>
</port>
<port id="39" name="res_stream" dir="0" iftype="3">
<core>FIFO</core><StgValue><ssdm name="res_stream"/></StgValue>
</port>
</ports>


<dataflows>
<dataflow id="41" from="StgValue_40" to="i" fromId="40" toId="5">
</dataflow>
<dataflow id="43" from="_ssdm_op_Read.ap_auto.i62" to="sext_ln112_read" fromId="42" toId="6">
</dataflow>
<dataflow id="44" from="sext_ln112" to="sext_ln112_read" fromId="38" toId="6">
</dataflow>
<dataflow id="45" from="sext_ln112_read" to="sext_ln112_cast" fromId="6" toId="7">
</dataflow>
<dataflow id="47" from="_ssdm_op_SpecInterface" to="specinterface_ln0" fromId="46" toId="8">
</dataflow>
<dataflow id="48" from="gmem1" to="specinterface_ln0" fromId="37" toId="8">
</dataflow>
<dataflow id="50" from="empty_51" to="specinterface_ln0" fromId="49" toId="8">
</dataflow>
<dataflow id="52" from="StgValue_51" to="specinterface_ln0" fromId="51" toId="8">
</dataflow>
<dataflow id="53" from="StgValue_51" to="specinterface_ln0" fromId="51" toId="8">
</dataflow>
<dataflow id="55" from="empty_107" to="specinterface_ln0" fromId="54" toId="8">
</dataflow>
<dataflow id="56" from="StgValue_51" to="specinterface_ln0" fromId="51" toId="8">
</dataflow>
<dataflow id="57" from="StgValue_51" to="specinterface_ln0" fromId="51" toId="8">
</dataflow>
<dataflow id="59" from="empty_54" to="specinterface_ln0" fromId="58" toId="8">
</dataflow>
<dataflow id="61" from="empty_53" to="specinterface_ln0" fromId="60" toId="8">
</dataflow>
<dataflow id="62" from="empty_107" to="specinterface_ln0" fromId="54" toId="8">
</dataflow>
<dataflow id="64" from="StgValue_63" to="specinterface_ln0" fromId="63" toId="8">
</dataflow>
<dataflow id="65" from="StgValue_63" to="specinterface_ln0" fromId="63" toId="8">
</dataflow>
<dataflow id="66" from="StgValue_63" to="specinterface_ln0" fromId="63" toId="8">
</dataflow>
<dataflow id="68" from="StgValue_67" to="specinterface_ln0" fromId="67" toId="8">
</dataflow>
<dataflow id="69" from="empty_107" to="specinterface_ln0" fromId="54" toId="8">
</dataflow>
<dataflow id="70" from="empty_107" to="specinterface_ln0" fromId="54" toId="8">
</dataflow>
<dataflow id="72" from="StgValue_71" to="specinterface_ln0" fromId="71" toId="8">
</dataflow>
<dataflow id="73" from="StgValue_51" to="specinterface_ln0" fromId="51" toId="8">
</dataflow>
<dataflow id="74" from="StgValue_51" to="specinterface_ln0" fromId="51" toId="8">
</dataflow>
<dataflow id="75" from="_ssdm_op_SpecInterface" to="specinterface_ln0" fromId="46" toId="9">
</dataflow>
<dataflow id="76" from="res_stream" to="specinterface_ln0" fromId="39" toId="9">
</dataflow>
<dataflow id="78" from="empty_69" to="specinterface_ln0" fromId="77" toId="9">
</dataflow>
<dataflow id="79" from="StgValue_51" to="specinterface_ln0" fromId="51" toId="9">
</dataflow>
<dataflow id="80" from="StgValue_51" to="specinterface_ln0" fromId="51" toId="9">
</dataflow>
<dataflow id="81" from="empty_107" to="specinterface_ln0" fromId="54" toId="9">
</dataflow>
<dataflow id="82" from="StgValue_51" to="specinterface_ln0" fromId="51" toId="9">
</dataflow>
<dataflow id="83" from="StgValue_51" to="specinterface_ln0" fromId="51" toId="9">
</dataflow>
<dataflow id="84" from="empty_107" to="specinterface_ln0" fromId="54" toId="9">
</dataflow>
<dataflow id="85" from="empty_107" to="specinterface_ln0" fromId="54" toId="9">
</dataflow>
<dataflow id="86" from="empty_107" to="specinterface_ln0" fromId="54" toId="9">
</dataflow>
<dataflow id="87" from="StgValue_51" to="specinterface_ln0" fromId="51" toId="9">
</dataflow>
<dataflow id="88" from="StgValue_51" to="specinterface_ln0" fromId="51" toId="9">
</dataflow>
<dataflow id="89" from="StgValue_51" to="specinterface_ln0" fromId="51" toId="9">
</dataflow>
<dataflow id="90" from="StgValue_51" to="specinterface_ln0" fromId="51" toId="9">
</dataflow>
<dataflow id="91" from="empty_107" to="specinterface_ln0" fromId="54" toId="9">
</dataflow>
<dataflow id="92" from="empty_107" to="specinterface_ln0" fromId="54" toId="9">
</dataflow>
<dataflow id="93" from="StgValue_71" to="specinterface_ln0" fromId="71" toId="9">
</dataflow>
<dataflow id="94" from="StgValue_51" to="specinterface_ln0" fromId="51" toId="9">
</dataflow>
<dataflow id="95" from="StgValue_51" to="specinterface_ln0" fromId="51" toId="9">
</dataflow>
<dataflow id="97" from="StgValue_96" to="store_ln112" fromId="96" toId="10">
</dataflow>
<dataflow id="98" from="i" to="store_ln112" fromId="5" toId="10">
</dataflow>
<dataflow id="99" from="i" to="i_8" fromId="5" toId="12">
</dataflow>
<dataflow id="100" from="i_8" to="add_ln112" fromId="12" toId="13">
</dataflow>
<dataflow id="102" from="StgValue_101" to="add_ln112" fromId="101" toId="13">
</dataflow>
<dataflow id="103" from="i_8" to="icmp_ln112" fromId="12" toId="14">
</dataflow>
<dataflow id="105" from="StgValue_104" to="icmp_ln112" fromId="104" toId="14">
</dataflow>
<dataflow id="106" from="icmp_ln112" to="br_ln112" fromId="14" toId="15">
</dataflow>
<dataflow id="107" from="add_ln112" to="store_ln112" fromId="13" toId="16">
</dataflow>
<dataflow id="108" from="i" to="store_ln112" fromId="5" toId="16">
</dataflow>
<dataflow id="109" from="gmem1" to="gmem1_addr" fromId="37" toId="17">
</dataflow>
<dataflow id="110" from="sext_ln112_cast" to="gmem1_addr" fromId="7" toId="17">
</dataflow>
<dataflow id="112" from="_ssdm_op_SpecPipeline" to="specpipeline_ln113" fromId="111" toId="18">
</dataflow>
<dataflow id="113" from="StgValue_40" to="specpipeline_ln113" fromId="40" toId="18">
</dataflow>
<dataflow id="114" from="StgValue_51" to="specpipeline_ln113" fromId="51" toId="18">
</dataflow>
<dataflow id="115" from="StgValue_51" to="specpipeline_ln113" fromId="51" toId="18">
</dataflow>
<dataflow id="116" from="StgValue_51" to="specpipeline_ln113" fromId="51" toId="18">
</dataflow>
<dataflow id="117" from="empty_107" to="specpipeline_ln113" fromId="54" toId="18">
</dataflow>
<dataflow id="119" from="_ssdm_op_SpecLoopTripCount" to="speclooptripcount_ln112" fromId="118" toId="19">
</dataflow>
<dataflow id="121" from="StgValue_120" to="speclooptripcount_ln112" fromId="120" toId="19">
</dataflow>
<dataflow id="122" from="StgValue_120" to="speclooptripcount_ln112" fromId="120" toId="19">
</dataflow>
<dataflow id="123" from="StgValue_120" to="speclooptripcount_ln112" fromId="120" toId="19">
</dataflow>
<dataflow id="125" from="_ssdm_op_SpecLoopName" to="specloopname_ln112" fromId="124" toId="20">
</dataflow>
<dataflow id="127" from="empty_92" to="specloopname_ln112" fromId="126" toId="20">
</dataflow>
<dataflow id="129" from="_ssdm_op_Read.ap_fifo.volatile.i32P0A" to="res_stream_read" fromId="128" toId="22">
</dataflow>
<dataflow id="130" from="res_stream" to="res_stream_read" fromId="39" toId="22">
</dataflow>
<dataflow id="131" from="res_stream_read" to="muxLogicAXIMData_to_write_ln114" fromId="22" toId="23">
</dataflow>
<dataflow id="133" from="StgValue_132" to="muxLogicAXIMByteEnable_to_write_ln114" fromId="132" toId="24">
</dataflow>
<dataflow id="135" from="_ssdm_op_Write.m_axi.p1i32" to="write_ln114" fromId="134" toId="25">
</dataflow>
<dataflow id="136" from="gmem1_addr" to="write_ln114" fromId="17" toId="25">
</dataflow>
<dataflow id="137" from="res_stream_read" to="write_ln114" fromId="22" toId="25">
</dataflow>
<dataflow id="138" from="StgValue_132" to="write_ln114" fromId="132" toId="25">
</dataflow>
<dataflow id="139" from="icmp_ln112" to="StgValue_2" fromId="14" toId="2">
</dataflow>
</dataflows>


</stg>
