{"Source Block": ["hdl/projects/usdrx1/zc706/system_top.v@133:143@HdlIdDef", "  wire            rx_sysref;\n  wire            rx_sync;\n  wire    [63:0]  gpio_i;\n  wire    [63:0]  gpio_o;\n  wire    [63:0]  gpio_t;\n  wire    [15:0]  ps_intrs;\n  wire            rx_clk;\n\n  // spi assignments\n\n  assign spi_fout_enb_clk     = 1'b0;\n"], "Clone Blocks": [["hdl/projects/fmcomms2/ac701/system_top.v@98:108", "  // internal signals\n\n  wire    [63:0]  gpio_i;\n  wire    [63:0]  gpio_o;\n  wire    [63:0]  gpio_t;\n  wire    [ 7:0]  spi_csn;\n  wire            spi_clk;\n  wire            spi_mosi;\n  wire            spi_miso;\n\n  // assignments\n"], ["hdl/projects/fmcadc2/vc707/system_top.v@98:108", "\n  // internal signals\n\n  wire    [63:0]    gpio_i;\n  wire    [63:0]    gpio_o;\n  wire    [63:0]    gpio_t;\n  wire    [ 7:0]    spi_csn;\n  wire              spi_mosi;\n  wire              spi_miso;\n  wire              rx_ref_clk;\n  wire              rx_sync;\n"], ["hdl/projects/fmcjesdadc1/kc705/system_top.v@92:102", "\n  // internal signals\n\n  wire    [63:0]  gpio_i;\n  wire    [63:0]  gpio_o;\n  wire    [63:0]  gpio_t;\n  wire    [ 7:0]  spi_csn;\n  wire            spi_mosi;\n  wire            spi_miso;\n  wire            rx_ref_clk;\n  wire            rx_clk;\n"], ["hdl/projects/fmcomms2/ac701/system_top.v@97:107", "\n  // internal signals\n\n  wire    [63:0]  gpio_i;\n  wire    [63:0]  gpio_o;\n  wire    [63:0]  gpio_t;\n  wire    [ 7:0]  spi_csn;\n  wire            spi_clk;\n  wire            spi_mosi;\n  wire            spi_miso;\n\n"], ["hdl/projects/fmcomms2/vc707/system_top.v@105:115", "  // internal signals\n\n  wire    [63:0]  gpio_i;\n  wire    [63:0]  gpio_o;\n  wire    [63:0]  gpio_t;\n  wire    [ 7:0]  spi_csn;\n  wire            spi_clk;\n  wire            spi_mosi;\n  wire            spi_miso;\n\n  // default logic\n"], ["hdl/projects/fmcomms2/kc705/system_top.v@108:118", "  input                   spi_miso);\n\n  // internal signals\n\n  wire    [63:0]  gpio_i;\n  wire    [63:0]  gpio_o;\n  wire    [63:0]  gpio_t;\n  wire    [ 7:0]  spi_csn;\n  wire            spi_clk;\n  wire            spi_mosi;\n  wire            spi_miso;\n"], ["hdl/projects/usdrx1/zc706/system_top.v@130:140", "  wire            spi_mosi;\n  wire            spi_miso;\n  wire            rx_ref_clk;\n  wire            rx_sysref;\n  wire            rx_sync;\n  wire    [63:0]  gpio_i;\n  wire    [63:0]  gpio_o;\n  wire    [63:0]  gpio_t;\n  wire    [15:0]  ps_intrs;\n  wire            rx_clk;\n\n"], ["hdl/projects/motcon2_fmc/zed/system_top.v@137:147", "/*  output  [ 3:0]  muxaddr_out;*/\n\n  // internal signals\n\n  wire    [63:0]  gpio_i;\n  wire    [63:0]  gpio_o;\n  wire    [63:0]  gpio_t;\n  wire    [ 1:0]  iic_mux_scl_i_s;\n  wire    [ 1:0]  iic_mux_scl_o_s;\n  wire            iic_mux_scl_t_s;\n  wire    [ 1:0]  iic_mux_sda_i_s;\n"], ["hdl/projects/usdrx1/zc706/system_top.v@132:142", "  wire            rx_ref_clk;\n  wire            rx_sysref;\n  wire            rx_sync;\n  wire    [63:0]  gpio_i;\n  wire    [63:0]  gpio_o;\n  wire    [63:0]  gpio_t;\n  wire    [15:0]  ps_intrs;\n  wire            rx_clk;\n\n  // spi assignments\n\n"], ["hdl/projects/fmcjesdadc1/kc705/system_top.v@93:103", "  // internal signals\n\n  wire    [63:0]  gpio_i;\n  wire    [63:0]  gpio_o;\n  wire    [63:0]  gpio_t;\n  wire    [ 7:0]  spi_csn;\n  wire            spi_mosi;\n  wire            spi_miso;\n  wire            rx_ref_clk;\n  wire            rx_clk;\n  wire            rx_sysref;\n"], ["hdl/projects/fmcadc5/vc707/system_top.v@121:131", "  output            arst_0);\n\n  // internal signals\n\n  wire    [ 63:0]   gpio_i;\n  wire    [ 63:0]   gpio_o;\n  wire    [ 63:0]   gpio_t;\n  wire    [  7:0]   spi_csn;\n  wire              spi_clk;\n  wire              spi_mosi;\n  wire              spi_miso;\n"], ["hdl/projects/fmcjesdadc1/vc707/system_top.v@87:97", "  inout                   spi_sdio);\n\n  // internal signals\n\n  wire    [63:0]  gpio_i;\n  wire    [63:0]  gpio_o;\n  wire    [63:0]  gpio_t;\n  wire    [ 7:0]  spi_csn;\n  wire            spi_clk;\n  wire            spi_mosi;\n  wire            spi_miso;\n"], ["hdl/projects/fmcjesdadc1/kc705/system_top.v@94:104", "\n  wire    [63:0]  gpio_i;\n  wire    [63:0]  gpio_o;\n  wire    [63:0]  gpio_t;\n  wire    [ 7:0]  spi_csn;\n  wire            spi_mosi;\n  wire            spi_miso;\n  wire            rx_ref_clk;\n  wire            rx_clk;\n  wire            rx_sysref;\n\n"], ["hdl/projects/fmcomms2/ac701/system_top.v@96:106", "  input                   spi_miso );\n\n  // internal signals\n\n  wire    [63:0]  gpio_i;\n  wire    [63:0]  gpio_o;\n  wire    [63:0]  gpio_t;\n  wire    [ 7:0]  spi_csn;\n  wire            spi_clk;\n  wire            spi_mosi;\n  wire            spi_miso;\n"], ["hdl/projects/fmcomms2/vc707/system_top.v@104:114", "\n  // internal signals\n\n  wire    [63:0]  gpio_i;\n  wire    [63:0]  gpio_o;\n  wire    [63:0]  gpio_t;\n  wire    [ 7:0]  spi_csn;\n  wire            spi_clk;\n  wire            spi_mosi;\n  wire            spi_miso;\n\n"], ["hdl/projects/fmcadc2/vc707/system_top.v@99:109", "  // internal signals\n\n  wire    [63:0]    gpio_i;\n  wire    [63:0]    gpio_o;\n  wire    [63:0]    gpio_t;\n  wire    [ 7:0]    spi_csn;\n  wire              spi_mosi;\n  wire              spi_miso;\n  wire              rx_ref_clk;\n  wire              rx_sync;\n  wire              rx_sysref;\n"], ["hdl/projects/usdrx1/zc706/system_top.v@129:139", "  wire            spi_clk;\n  wire            spi_mosi;\n  wire            spi_miso;\n  wire            rx_ref_clk;\n  wire            rx_sysref;\n  wire            rx_sync;\n  wire    [63:0]  gpio_i;\n  wire    [63:0]  gpio_o;\n  wire    [63:0]  gpio_t;\n  wire    [15:0]  ps_intrs;\n  wire            rx_clk;\n"], ["hdl/projects/usdrx1/zc706/system_top.v@134:144", "  wire            rx_sync;\n  wire    [63:0]  gpio_i;\n  wire    [63:0]  gpio_o;\n  wire    [63:0]  gpio_t;\n  wire    [15:0]  ps_intrs;\n  wire            rx_clk;\n\n  // spi assignments\n\n  assign spi_fout_enb_clk     = 1'b0;\n  assign spi_fout_enb_mlo     = 1'b0;\n"], ["hdl/projects/fmcadc5/vc707/system_top.v@122:132", "\n  // internal signals\n\n  wire    [ 63:0]   gpio_i;\n  wire    [ 63:0]   gpio_o;\n  wire    [ 63:0]   gpio_t;\n  wire    [  7:0]   spi_csn;\n  wire              spi_clk;\n  wire              spi_mosi;\n  wire              spi_miso;\n  wire              rx_ref_clk_0;\n"], ["hdl/projects/fmcjesdadc1/vc707/system_top.v@88:98", "\n  // internal signals\n\n  wire    [63:0]  gpio_i;\n  wire    [63:0]  gpio_o;\n  wire    [63:0]  gpio_t;\n  wire    [ 7:0]  spi_csn;\n  wire            spi_clk;\n  wire            spi_mosi;\n  wire            spi_miso;\n  wire            rx_ref_clk;\n"], ["hdl/projects/daq3/zc706/system_top.v@121:131", "\n  // internal signals\n\n  wire            sysref;\n  wire    [63:0]  gpio_i;\n  wire    [63:0]  gpio_o;\n  wire    [63:0]  gpio_t;\n  wire    [ 2:0]  spi0_csn;\n  wire            spi0_clk;\n  wire            spi0_mosi;\n  wire            spi0_miso;\n"], ["hdl/projects/fmcomms2/vc707/system_top.v@103:113", "  input                   spi_miso );\n\n  // internal signals\n\n  wire    [63:0]  gpio_i;\n  wire    [63:0]  gpio_o;\n  wire    [63:0]  gpio_t;\n  wire    [ 7:0]  spi_csn;\n  wire            spi_clk;\n  wire            spi_mosi;\n  wire            spi_miso;\n"], ["hdl/projects/ad6676evb/vc707/system_top.v@102:112", "\n  // internal signals\n\n  wire    [63:0]  gpio_i;\n  wire    [63:0]  gpio_o;\n  wire    [63:0]  gpio_t;\n  wire    [ 6:0]  spi_csn_open;\n  wire            spi_mosi;\n  wire            spi_miso;\n  wire            rx_ref_clk;\n  wire            rx_sysref;\n"], ["hdl/projects/usdrx1/zc706/system_top.v@131:141", "  wire            spi_miso;\n  wire            rx_ref_clk;\n  wire            rx_sysref;\n  wire            rx_sync;\n  wire    [63:0]  gpio_i;\n  wire    [63:0]  gpio_o;\n  wire    [63:0]  gpio_t;\n  wire    [15:0]  ps_intrs;\n  wire            rx_clk;\n\n  // spi assignments\n"], ["hdl/projects/daq3/zc706/system_top.v@120:130", "  output                  spi_dir);\n\n  // internal signals\n\n  wire            sysref;\n  wire    [63:0]  gpio_i;\n  wire    [63:0]  gpio_o;\n  wire    [63:0]  gpio_t;\n  wire    [ 2:0]  spi0_csn;\n  wire            spi0_clk;\n  wire            spi0_mosi;\n"]], "Diff Content": {"Delete": [[138, "  wire    [15:0]  ps_intrs;\n"]], "Add": []}}