

================================================================
== Synthesis Summary Report of 'fir'
================================================================
+ General Information: 
    * Date:           Thu Apr  6 00:00:47 2023
    * Version:        2022.2 (Build 3670227 on Oct 13 2022)
    * Project:        fir
    * Solution:       solution1 (Vivado IP Flow Target)
    * Product family: zynquplus
    * Target device:  xck24-ubva530-2LV-c
    

+ Performance & Resource Estimates: 
    
    PS: '+' for module; 'o' for loop; '*' for dataflow
    +-------------+------+------+---------+-----------+----------+---------+------+----------+------+---------+-----------+-----------+-----+
    |   Modules   | Issue|      | Latency |  Latency  | Iteration|         | Trip |          |      |         |           |           |     |
    |   & Loops   | Type | Slack| (cycles)|    (ns)   |  Latency | Interval| Count| Pipelined| BRAM |   DSP   |     FF    |    LUT    | URAM|
    +-------------+------+------+---------+-----------+----------+---------+------+----------+------+---------+-----------+-----------+-----+
    |+ fir        |     -|  0.23|     1004|  5.020e+03|         -|     1005|     -|        no|     -|  3 (~0%)|  147 (~0%)|  164 (~0%)|    -|
    | o For_Loop  |     -|  3.65|     1002|  5.010e+03|         4|        1|  1000|       yes|     -|        -|          -|          -|    -|
    +-------------+------+------+---------+-----------+----------+---------+------+----------+------+---------+-----------+-----------+-----+


================================================================
== HW Interfaces
================================================================
* AP_MEMORY
+--------------+----------+
| Interface    | Bitwidth |
+--------------+----------+
| d_i_address0 | 10       |
| d_i_q0       | 32       |
| idx_address0 | 10       |
| idx_q0       | 32       |
+--------------+----------+

* Other Ports
+-----------+----------+
| Interface | Bitwidth |
+-----------+----------+
| ap_return | 32       |
+-----------+----------+

* TOP LEVEL CONTROL
+-----------+------------+-----------------------------------+
| Interface | Type       | Ports                             |
+-----------+------------+-----------------------------------+
| ap_clk    | clock      | ap_clk                            |
| ap_rst    | reset      | ap_rst                            |
| ap_ctrl   | ap_ctrl_hs | ap_done ap_idle ap_ready ap_start |
+-----------+------------+-----------------------------------+


================================================================
== SW I/O Information
================================================================
* Top Function Arguments
+----------+-----------+----------+
| Argument | Direction | Datatype |
+----------+-----------+----------+
| d_i      | in        | int*     |
| idx      | in        | int*     |
| return   | out       | int      |
+----------+-----------+----------+

* SW-to-HW Mapping
+----------+--------------+---------+----------+
| Argument | HW Interface | HW Type | HW Usage |
+----------+--------------+---------+----------+
| d_i      | d_i_address0 | port    | offset   |
| d_i      | d_i_ce0      | port    |          |
| d_i      | d_i_q0       | port    |          |
| idx      | idx_address0 | port    | offset   |
| idx      | idx_ce0      | port    |          |
| idx      | idx_q0       | port    |          |
| return   | ap_return    | port    |          |
+----------+--------------+---------+----------+


================================================================
== Bind Op Report
================================================================
+-------------------------+-----+--------+----------+-----+--------+---------+
| Name                    | DSP | Pragma | Variable | Op  | Impl   | Latency |
+-------------------------+-----+--------+----------+-----+--------+---------+
| + fir                   | 3   |        |          |     |        |         |
|   add_ln7_fu_97_p2      | -   |        | add_ln7  | add | fabric | 0       |
|   sub_ln8_fu_108_p2     | -   |        | sub_ln8  | sub | fabric | 0       |
|   mul_32s_32s_32_1_1_U1 | 3   |        | mul_ln8  | mul | auto   | 0       |
|   tmp_1_fu_131_p2       | -   |        | tmp_1    | add | fabric | 0       |
+-------------------------+-----+--------+----------+-----+--------+---------+


================================================================
== Bind Storage Report
================================================================
  No bind storage info in design

================================================================
== Pragma Report
================================================================
  No pragmas found

