/*
 *  (C) Copyright 2020 Draeger and Licensors, info@draeger.com
 *  Based on work by Russell King
 *
 *  SPDX-License-Identifier: GPL-2.0+
 *  Device Tree file for Draeger Valenka Board
 */
#include <dt-bindings/clock/imx6qdl-clock.h>
#include <dt-bindings/gpio/gpio.h>
#include <dt-bindings/input/input.h>

&iomuxc {

    valenka {

        pinctrl_valenka_uart1: valenka-uart1 {
            fsl,pins = <
                MX6QDL_PAD_CSI0_DAT10__UART1_TX_DATA	0x1b0b0
                MX6QDL_PAD_CSI0_DAT11__UART1_RX_DATA	0x1b0b0
                >;
        };

        pinctrl_valenka_hdmi: valenka-hdmi {
            fsl,pins = <
                MX6QDL_PAD_EIM_D16__HDMI_TX_DDC_SDA 0x1b0b0
                MX6QDL_PAD_EIM_EB2__HDMI_TX_DDC_SCL 0x1b0b0
                >;
        };

        pinctrl_valenka_lvds: valenka-lvds {
            fsl,pins = <
                MX6QDL_PAD_EIM_A22__GPIO2_IO16 0x1b010 /* DISPLAY_EN */
                MX6QDL_PAD_EIM_A20__GPIO2_IO18 0x1b010 /* BACKLIGHT_EN */
                MX6QDL_PAD_EIM_A18__GPIO2_IO20 0x1b010 /* DISP0_CONTRAST */
                >;
        };

        pinctrl_valenka_i2c1: valenka-i2c1 {
            fsl,pins = <
                MX6QDL_PAD_CSI0_DAT9__I2C1_SCL 0x4001b820
                MX6QDL_PAD_CSI0_DAT8__I2C1_SDA 0x4001b820
                >;
        };

        pinctrl_valenka_i2c1_gpio: valenka-i2c1_gpio {
            fsl,pins = <
                MX6QDL_PAD_CSI0_DAT9__GPIO5_IO27 0x1b820
                MX6QDL_PAD_CSI0_DAT8__GPIO5_IO26 0x1b820
                >;
#define GP_I2C1_SCL	<&gpio5 27 GPIO_ACTIVE_HIGH>
#define GP_I2C1_SDA	<&gpio5 26 GPIO_ACTIVE_HIGH>
        };

        pinctrl_valenka_i2c2: valenka-i2c2 {
            fsl,pins = <
                MX6QDL_PAD_KEY_COL3__I2C2_SCL 0x4001b820
                MX6QDL_PAD_KEY_ROW3__I2C2_SDA 0x4001b820
                >;
        };

        pinctrl_valenka_i2c2_gpio: valenka-i2c2_gpio {
            fsl,pins = <
                MX6QDL_PAD_KEY_COL3__GPIO4_IO12 0x1b820
                MX6QDL_PAD_KEY_ROW3__GPIO4_IO13 0x1b820
                >;
#define GP_I2C2_SCL	<&gpio4 12 GPIO_ACTIVE_HIGH>
#define GP_I2C2_SDA	<&gpio4 13 GPIO_ACTIVE_HIGH>
        };

        pinctrl_valenka_i2c3: valenka-i2c3 {
            fsl,pins = <
                MX6QDL_PAD_GPIO_3__I2C3_SCL 0x4001b820
                MX6QDL_PAD_GPIO_6__I2C3_SDA 0x4001b820
                >;
        };

        pinctrl_valenka_i2c3_gpio: valenka-i2c3_gpio {
            fsl,pins = <
                MX6QDL_PAD_GPIO_3__GPIO1_IO03 0x1b820
                MX6QDL_PAD_GPIO_6__GPIO1_IO06 0x1b820
                >;
#define GP_I2C3_SCL	<&gpio1 3 GPIO_ACTIVE_HIGH>
#define GP_I2C3_SDA	<&gpio1 6 GPIO_ACTIVE_HIGH>
        };

        pinctrl_valenka_usdhc2: valenka-usdhc2 {
            fsl,pins = <
                MX6QDL_PAD_SD2_CLK__SD2_CLK    0x17069
                MX6QDL_PAD_SD2_CMD__SD2_CMD    0x17069
                MX6QDL_PAD_SD2_DAT0__SD2_DATA0 0x17069
                MX6QDL_PAD_SD2_DAT1__SD2_DATA1 0x17069
                MX6QDL_PAD_SD2_DAT2__SD2_DATA2 0x17069
                MX6QDL_PAD_SD2_DAT3__SD2_DATA3 0x17069
                >;
        };

        pinctrl_valenka_usdhc4: valenka-usdhc4 {
            fsl,pins = <
                MX6QDL_PAD_SD4_CLK__SD4_CLK    0x17059
                MX6QDL_PAD_SD4_CMD__SD4_CMD    0x17059
                MX6QDL_PAD_SD4_DAT0__SD4_DATA0 0x17059
                MX6QDL_PAD_SD4_DAT1__SD4_DATA1 0x17059
                MX6QDL_PAD_SD4_DAT2__SD4_DATA2 0x17059
                MX6QDL_PAD_SD4_DAT3__SD4_DATA3 0x17059
                MX6QDL_PAD_SD4_DAT4__SD4_DATA4 0x17059
                MX6QDL_PAD_SD4_DAT5__SD4_DATA5 0x17059
                MX6QDL_PAD_SD4_DAT6__SD4_DATA6 0x17059
                MX6QDL_PAD_SD4_DAT7__SD4_DATA7 0x17059
                >;
        };

        pinctrl_valenka_enet: enetgrp {
            fsl,pins = <
                MX6QDL_PAD_ENET_MDIO__ENET_MDIO			0x1b0a8
                MX6QDL_PAD_ENET_MDC__ENET_MDC			0x1b0a8
                MX6QDL_PAD_RGMII_TXC__RGMII_TXC			0x1b028
                MX6QDL_PAD_RGMII_TD0__RGMII_TD0			0x1b028
                MX6QDL_PAD_RGMII_TD1__RGMII_TD1			0x1b028
                MX6QDL_PAD_RGMII_TD2__RGMII_TD2			0x1b028
                MX6QDL_PAD_RGMII_TD3__RGMII_TD3			0x1b028
                MX6QDL_PAD_RGMII_TX_CTL__RGMII_TX_CTL		0x1b028
                MX6QDL_PAD_ENET_REF_CLK__ENET_TX_CLK		0x1b0a8
                MX6QDL_PAD_RGMII_RXC__RGMII_RXC			0x1b028
                MX6QDL_PAD_RGMII_RD0__RGMII_RD0			0x1b028
                MX6QDL_PAD_RGMII_RD1__RGMII_RD1			0x1b028
                MX6QDL_PAD_RGMII_RD2__RGMII_RD2			0x1b028
                MX6QDL_PAD_RGMII_RD3__RGMII_RD3			0x1b028
                MX6QDL_PAD_RGMII_RX_CTL__RGMII_RX_CTL		0x1b028
                MX6QDL_PAD_CTL_GRP_DDR_TYPE_RGMII    	0x80000000
                MX6QDL_PAD_CTL_GRP_RGMII_TERM        	0x80000000
                >;
        };

        pinctrl_valenka_enet_gpio: enetgrp_gpio {
            fsl,pins = <
                MX6QDL_PAD_ENET_TXD1__GPIO1_IO29	0x00099
                MX6QDL_PAD_DISP0_DAT12__GPIO5_IO06	0x00099
                >;
        };

        pinctrl_valenka_ecspi5: valenka-ecspi5 {
            fsl,pins = <
                MX6QDL_PAD_SD1_CLK__ECSPI5_SCLK		0x1b098
                MX6QDL_PAD_SD1_DAT0__ECSPI5_MISO	0x1b098
                MX6QDL_PAD_SD1_CMD__ECSPI5_MOSI		0x1b098
                MX6QDL_PAD_SD1_DAT1__GPIO1_IO17		0x00099
                >;
        };
    };
};

&i2c1 {
    clock-frequency = <100000>;
    pinctrl-names = "default", "gpio";
    pinctrl-0 = <&pinctrl_valenka_i2c1>;
    pinctrl-1 = <&pinctrl_valenka_i2c1_gpio>;
    scl-gpios = GP_I2C1_SCL;
    sda-gpios = GP_I2C1_SDA;
    status = "okay";
};

&i2c2 {
    clock-frequency = <100000>;
    pinctrl-names = "default", "gpio";
    pinctrl-0 = <&pinctrl_valenka_i2c2>;
    pinctrl-1 = <&pinctrl_valenka_i2c2_gpio>;
    scl-gpios = GP_I2C2_SCL;
    sda-gpios = GP_I2C2_SDA;
    status = "okay";
};

&i2c3 {
    pinctrl-names = "default", "gpio";
    pinctrl-0 = <&pinctrl_valenka_i2c3>;
    pinctrl-1 = <&pinctrl_valenka_i2c3_gpio>;
    scl-gpios = GP_I2C3_SCL;
    sda-gpios = GP_I2C3_SDA;
    status = "okay";

    i2c3_mux: mux@70 {
        compatible = "nxp,pca9646";
        reg = <0x70>;
#address-cells = <1>;
#size-cells = <0>;
    };

    eeprom_som: eeprom@50 {
        compatible = "atmel,24c02";
        reg = <0x50>;
        pagesize = <16>;
    };
};

&uart1 {
    pinctrl-names = "default";
    pinctrl-0 = <&pinctrl_valenka_uart1>;
    status = "okay";
};

&usdhc2 {
    pinctrl-names = "default";
    pinctrl-0 = <&pinctrl_valenka_usdhc2>;
    non-removable;
    fsl,wp-controller;
    status = "okay";
};

&usdhc4 {
    pinctrl-names = "default";
    pinctrl-0 = <&pinctrl_valenka_usdhc4>;
    non-removable;
    bus-width = <8>;
    fsl,wp-controller;
    status = "okay";
};

&hdmi {
    status = "okay";
    pinctrl-names = "default";
    pinctrl-0 = <&pinctrl_valenka_hdmi>;

    display-timings {
        native-mode = <&hdmi0>;
        hdmi0: hdmi {
            clock-frequency = <65000000>;
            hactive = <1024>;
            vactive = <768>;
            hback-porch = <220>;
            hfront-porch = <40>;
            vback-porch = <21>;
            vfront-porch = <7>;
            hsync-len = <60>;
            vsync-len = <10>;
        };
        hdmi1: hdmi-1280x800-32@60 {
            clock-frequency = <71000000>;
            hactive = <1280>;
            vactive = <800>;
            hback-porch = <80>;
            hfront-porch = <48>;
            vback-porch = <14>;
            vfront-porch = <3>;
            hsync-len = <32>;
            vsync-len = <6>;
        };
    };
};

&ldb {
    status = "okay";
    pinctrl-names = "default";
    pinctrl-0 = <&pinctrl_valenka_lvds>;

    lvds-channel@0 {
        fsl,data-mapping = "spwg";
        fsl,data-width = <24>;
        status = "okay";

        display-timings {
            native-mode = <&timing0>;
            timing0: 1366x768-32@60 {
                clock-frequency = <72000000>;
                hactive = <1366>;
                vactive = <768>;
                hback-porch = <80>;
                hfront-porch = <48>;
                vback-porch = <14>;
                vfront-porch = <3>;
                hsync-len = <32>;
                vsync-len = <5>;
            };
            timing1: 1280x800-24@60 {
                clock-frequency = <71000000>;
                hactive = <1280>;
                vactive = <800>;
                hback-porch = <80>;
                hfront-porch = <48>;
                vback-porch = <14>;
                vfront-porch = <3>;
                hsync-len = <32>;
                vsync-len = <6>;
            };
            timing2: Tianma_1280x800-24@60 {
                clock-frequency = <69521000>;
                hactive = <1280>;
                vactive = <800>;
                hback-porch = <1>;
                hfront-porch = <1>;
                vback-porch = <2>;
                vfront-porch = <2>;
                hsync-len = <8>;
                vsync-len = <1>;
            };
            timing3: 1024x768-24@60 {
                clock-frequency = <65000000>;
                hactive = <1024>;
                vactive = <768>;
                hback-porch = <160>;
                hfront-porch = <24>;
                vback-porch = <29>;
                vfront-porch = <3>;
                hsync-len = <136>;
                vsync-len = <6>;
            };
            timing4: 640x480-24@60 {
                clock-frequency = <25175000>;
                hactive = <640>;
                vactive = <480>;
                hback-porch = <48>;
                hfront-porch = <16>;
                vback-porch = <33>;
                vfront-porch = <10>;
                hsync-len = <96>;
                vsync-len = <2>;
            };
        };
    };
};


/ {
    aliases {
        mmc0 = &usdhc2;
        mmc1 = &usdhc4;
    };

    /* Will be filled by the bootloader */
    memory@10000000 {
        device_type = "memory";
        reg = <0x10000000 0x80000000>;
    };

    chosen {
        stdout-path = &uart1;
    };

    config {
        bootcmd = "startM48";
    };
};
