Loading plugins phase: Elapsed time ==> 0s.231ms
<CYPRESSTAG name="CyDsfit arguments...">
cydsfit arguments: -.fdsnotice -.fdswarpdepfile=warp_dependencies.txt -.fdselabdepfile=elab_dependencies.txt -.fdsbldfile=generated_files.txt -.fdsreffile=referenced_files.txt -p D:\psoc codes\adc16\DelSig_16Channel01\DelSig_16Channel01.cydsn\DelSig_16Channel01.cyprj -d CY8C5888LTI-LP097 -s D:\psoc codes\adc16\DelSig_16Channel01\DelSig_16Channel01.cydsn\Generated_Source\PSoC5 -- -yv2 -q10 -ygs -o2 -v3 -.fftcfgtype=LE
</CYPRESSTAG>
<CYPRESSTAG name="Design elaboration results...">
</CYPRESSTAG>
Elaboration phase: Elapsed time ==> 2s.382ms
<CYPRESSTAG name="HDL generation results...">
</CYPRESSTAG>
HDL generation phase: Elapsed time ==> 0s.097ms
<CYPRESSTAG name="Synthesis results...">

     | | | | | | |
   _________________
  -|               |-
  -|               |-
  -|               |-
  -|    CYPRESS    |-
  -|               |-
  -|               |-   Warp Verilog Synthesis Compiler: Version 6.3 IR 41
  -|               |-   Copyright (C) 1991-2001 Cypress Semiconductor
   |_______________|
     | | | | | | |

======================================================================
Compiling:  DelSig_16Channel01.v
Program  :   C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\warp\bin\warp.exe
Options  :    -yv2 -q10 -ygs -o2 -v3 -.fftcfgtype=LE -ya -.fftprj=D:\psoc codes\adc16\DelSig_16Channel01\DelSig_16Channel01.cydsn\DelSig_16Channel01.cyprj -dcpsoc3 DelSig_16Channel01.v -verilog
======================================================================

======================================================================
Compiling:  DelSig_16Channel01.v
Program  :   C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\warp\bin\warp.exe
Options  :    -yv2 -q10 -ygs -o2 -v3 -.fftcfgtype=LE -ya -.fftprj=D:\psoc codes\adc16\DelSig_16Channel01\DelSig_16Channel01.cydsn\DelSig_16Channel01.cyprj -dcpsoc3 DelSig_16Channel01.v -verilog
======================================================================

======================================================================
Compiling:  DelSig_16Channel01.v
Program  :   vlogfe
Options  :    -yv2 -q10 -ygs -o2 -v3 -.fftcfgtype=LE -ya -.fftprj=D:\psoc codes\adc16\DelSig_16Channel01\DelSig_16Channel01.cydsn\DelSig_16Channel01.cyprj -dcpsoc3 -verilog DelSig_16Channel01.v
======================================================================

vlogfe V6.3 IR 41:  Verilog parser
Fri Jan 07 02:11:28 2022


======================================================================
Compiling:  DelSig_16Channel01.v
Program  :   vpp
Options  :    -yv2 -q10 DelSig_16Channel01.v
======================================================================

vpp V6.3 IR 41:  Verilog Pre-Processor
Fri Jan 07 02:11:28 2022

Flattening file 'C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\psoc\content\CyPrimitives\cyprimitives.cylib\CyControlReg_v1_80\CyControlReg_v1_80.v'
Flattening file 'C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\warp\lib\common\cypress.v'
Flattening file 'C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\warp\lib\common\cy_psoc3_inc.v'
Flattening file 'C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\psoc\content\CyComponentLibrary\CyComponentLibrary.cylib\AMuxHw_v1_50\AMuxHw_v1_50.v'
Flattening file 'C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\warp\lib\common\cypress.v'
Flattening file 'C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\psoc\content\CyComponentLibrary\CyComponentLibrary.cylib\LUT_v1_50\LUT_v1_50.v'
Flattening file 'C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\psoc\content\CyPrimitives\cyprimitives.cylib\ZeroTerminal\ZeroTerminal.v'
Flattening file 'C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\psoc\content\CyPrimitives\cyprimitives.cylib\cy_sync_v1_0\cy_sync_v1_0.v'
Flattening file 'C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\warp\lib\common\cypress.v'
Flattening file 'C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\psoc\content\CyComponentLibrary\CyComponentLibrary.cylib\B_PWM_v3_30\B_PWM_v3_30.v'
Flattening file 'C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\warp\lib\common\cypress.v'
Flattening file 'C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\psoc\content\CyPrimitives\cyprimitives.cylib\cy_virtualmux_v1_0\cy_virtualmux_v1_0.v'
Flattening file 'C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\psoc\content\CyPrimitives\cyprimitives.cylib\OneTerminal\OneTerminal.v'
Flattening file 'C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\psoc\content\CyPrimitives\cyprimitives.cylib\and_v1_0\and_v1_0.v'
Flattening file 'C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\psoc\content\CyPrimitives\cyprimitives.cylib\cy_vref_v1_60\cy_vref_v1_60.v'
Flattening file 'C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\psoc\content\CyPrimitives\cyprimitives.cylib\cy_analog_virtualmux_v1_0\cy_analog_virtualmux_v1_0.v'
Flattening file 'C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\psoc\content\CyComponentLibrary\CyComponentLibrary.cylib\AMux_v1_80\AMux_v1_80.v'
Flattening file 'C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\warp\lib\common\cypress.v'
Flattening file 'C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\psoc\content\CyPrimitives\cyprimitives.cylib\or_v1_0\or_v1_0.v'
Flattening file 'C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\psoc\content\CyComponentLibrary\CyComponentLibrary.cylib\EdgeDetect_v1_0\EdgeDetect_v1_0.v'
Flattening file 'C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\warp\lib\common\cypress.v'

vpp:  No errors.

Library 'work' => directory 'lcpsoc3'
General_symbol_table
General_symbol_table
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\warp\lib\common\std.vhd'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\warp\lib\common\cypress.vhd'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\warp\lib\common\work\cypress.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\warp\lib\ieee\work\stdlogic.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\warp\lib\common\stdlogic\lpmpkg.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\warp\lib\common\stdlogic\rtlpkg.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\warp\lib\common\stdlogic\mod_cnst.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\warp\lib\common\stdlogic\mod_mthv.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\warp\lib\common\stdlogic\mod_genv.vif'.
Using control file 'DelSig_16Channel01.ctl'.
C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\psoc\content\CyComponentLibrary\CyComponentLibrary.cylib\B_PWM_v3_30\B_PWM_v3_30.v (line 947, col 46):  Note: Substituting module 'sub_vi_vv' for '-'.
C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\psoc\content\CyComponentLibrary\CyComponentLibrary.cylib\B_PWM_v3_30\B_PWM_v3_30.v (line 977, col 46):  Note: Substituting module 'add_vi_vv' for '+'.
DelSig_16Channel01.v (line 959, col 86):  Note: Substituting module 'cmp_vv_vv' for '='.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\warp\lib\common\stdlogic\cy_psoc3pkg.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\warp\lib\common\stdlogic\cy_psoc3.vif'.

vlogfe:  No errors.


======================================================================
Compiling:  DelSig_16Channel01.v
Program  :   tovif
Options  :    -yv2 -q10 -ygs -o2 -v3 -.fftcfgtype=LE -ya -.fftprj=D:\psoc codes\adc16\DelSig_16Channel01\DelSig_16Channel01.cydsn\DelSig_16Channel01.cyprj -dcpsoc3 -verilog DelSig_16Channel01.v
======================================================================

tovif V6.3 IR 41:  High-level synthesis
Fri Jan 07 02:11:28 2022

Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\warp\lib\common\std.vhd'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\warp\lib\common\cypress.vhd'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\warp\lib\common\work\cypress.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\warp\lib\ieee\work\stdlogic.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\warp\lib\common\stdlogic\lpmpkg.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\warp\lib\common\stdlogic\rtlpkg.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\warp\lib\common\stdlogic\mod_cnst.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\warp\lib\common\stdlogic\mod_mthv.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\warp\lib\common\stdlogic\mod_genv.vif'.
Linking 'D:\psoc codes\adc16\DelSig_16Channel01\DelSig_16Channel01.cydsn\codegentemp\DelSig_16Channel01.ctl'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\psoc\content\CyPrimitives\cyprimitives.cylib\CyControlReg_v1_80\CyControlReg_v1_80.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\warp\lib\common\cypress.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\warp\lib\common\cy_psoc3_inc.v'.
Linking 'D:\psoc codes\adc16\DelSig_16Channel01\DelSig_16Channel01.cydsn\codegentemp\DelSig_16Channel01.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\psoc\content\CyComponentLibrary\CyComponentLibrary.cylib\AMuxHw_v1_50\AMuxHw_v1_50.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\psoc\content\CyComponentLibrary\CyComponentLibrary.cylib\LUT_v1_50\LUT_v1_50.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\psoc\content\CyPrimitives\cyprimitives.cylib\ZeroTerminal\ZeroTerminal.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\psoc\content\CyPrimitives\cyprimitives.cylib\cy_sync_v1_0\cy_sync_v1_0.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\psoc\content\CyComponentLibrary\CyComponentLibrary.cylib\B_PWM_v3_30\B_PWM_v3_30.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\psoc\content\CyPrimitives\cyprimitives.cylib\cy_virtualmux_v1_0\cy_virtualmux_v1_0.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\psoc\content\CyPrimitives\cyprimitives.cylib\OneTerminal\OneTerminal.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\psoc\content\CyPrimitives\cyprimitives.cylib\and_v1_0\and_v1_0.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\psoc\content\CyPrimitives\cyprimitives.cylib\cy_vref_v1_60\cy_vref_v1_60.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\psoc\content\CyPrimitives\cyprimitives.cylib\cy_analog_virtualmux_v1_0\cy_analog_virtualmux_v1_0.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\psoc\content\CyComponentLibrary\CyComponentLibrary.cylib\AMux_v1_80\AMux_v1_80.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\psoc\content\CyPrimitives\cyprimitives.cylib\or_v1_0\or_v1_0.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\psoc\content\CyComponentLibrary\CyComponentLibrary.cylib\EdgeDetect_v1_0\EdgeDetect_v1_0.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\warp\lib\common\stdlogic\cy_psoc3pkg.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\warp\lib\common\stdlogic\cy_psoc3.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\warp\lib\lcpsoc3\stdlogic\mod_cnst.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\warp\lib\common\stdlogic\mcompare.vif'.

tovif:  No errors.


======================================================================
Compiling:  DelSig_16Channel01.v
Program  :   topld
Options  :    -yv2 -q10 -ygs -o2 -v3 -.fftcfgtype=LE -ya -.fftprj=D:\psoc codes\adc16\DelSig_16Channel01\DelSig_16Channel01.cydsn\DelSig_16Channel01.cyprj -dcpsoc3 -verilog DelSig_16Channel01.v
======================================================================

topld V6.3 IR 41:  Synthesis and optimization
Fri Jan 07 02:11:29 2022

Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\warp\lib\common\std.vhd'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\warp\lib\common\cypress.vhd'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\warp\lib\common\work\cypress.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\warp\lib\ieee\work\stdlogic.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\warp\lib\common\stdlogic\lpmpkg.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\warp\lib\common\stdlogic\rtlpkg.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\warp\lib\common\stdlogic\mod_cnst.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\warp\lib\common\stdlogic\mod_mthv.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\warp\lib\common\stdlogic\mod_genv.vif'.
Linking 'D:\psoc codes\adc16\DelSig_16Channel01\DelSig_16Channel01.cydsn\codegentemp\DelSig_16Channel01.ctl'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\psoc\content\CyPrimitives\cyprimitives.cylib\CyControlReg_v1_80\CyControlReg_v1_80.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\warp\lib\common\cypress.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\warp\lib\common\cy_psoc3_inc.v'.
Linking 'D:\psoc codes\adc16\DelSig_16Channel01\DelSig_16Channel01.cydsn\codegentemp\DelSig_16Channel01.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\psoc\content\CyComponentLibrary\CyComponentLibrary.cylib\AMuxHw_v1_50\AMuxHw_v1_50.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\psoc\content\CyComponentLibrary\CyComponentLibrary.cylib\LUT_v1_50\LUT_v1_50.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\psoc\content\CyPrimitives\cyprimitives.cylib\ZeroTerminal\ZeroTerminal.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\psoc\content\CyPrimitives\cyprimitives.cylib\cy_sync_v1_0\cy_sync_v1_0.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\psoc\content\CyComponentLibrary\CyComponentLibrary.cylib\B_PWM_v3_30\B_PWM_v3_30.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\psoc\content\CyPrimitives\cyprimitives.cylib\cy_virtualmux_v1_0\cy_virtualmux_v1_0.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\psoc\content\CyPrimitives\cyprimitives.cylib\OneTerminal\OneTerminal.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\psoc\content\CyPrimitives\cyprimitives.cylib\and_v1_0\and_v1_0.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\psoc\content\CyPrimitives\cyprimitives.cylib\cy_vref_v1_60\cy_vref_v1_60.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\psoc\content\CyPrimitives\cyprimitives.cylib\cy_analog_virtualmux_v1_0\cy_analog_virtualmux_v1_0.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\psoc\content\CyComponentLibrary\CyComponentLibrary.cylib\AMux_v1_80\AMux_v1_80.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\psoc\content\CyPrimitives\cyprimitives.cylib\or_v1_0\or_v1_0.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\psoc\content\CyComponentLibrary\CyComponentLibrary.cylib\EdgeDetect_v1_0\EdgeDetect_v1_0.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\warp\lib\common\stdlogic\cy_psoc3pkg.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\warp\lib\common\stdlogic\cy_psoc3.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\warp\lib\lcpsoc3\stdlogic\mod_cnst.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\warp\lib\common\stdlogic\mcompare.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\warp\lib\lcpsoc3\stdlogic\cpsoc3.vif'.

----------------------------------------------------------
Detecting unused logic.
----------------------------------------------------------
    User names
	Net_997
	Net_998
	Net_999
	Net_1000
	Net_1001
	Net_1002
	Net_1003
	\Delay_PWM:PWMUDB:km_run\
	\Delay_PWM:PWMUDB:ctrl_cmpmode2_2\
	\Delay_PWM:PWMUDB:ctrl_cmpmode2_1\
	\Delay_PWM:PWMUDB:ctrl_cmpmode2_0\
	\Delay_PWM:PWMUDB:ctrl_cmpmode1_2\
	\Delay_PWM:PWMUDB:ctrl_cmpmode1_1\
	\Delay_PWM:PWMUDB:ctrl_cmpmode1_0\
	\Delay_PWM:PWMUDB:capt_rising\
	\Delay_PWM:PWMUDB:capt_falling\
	\Delay_PWM:PWMUDB:trig_fall\
	\Delay_PWM:PWMUDB:sc_kill\
	\Delay_PWM:PWMUDB:min_kill\
	\Delay_PWM:PWMUDB:km_tc\
	\Delay_PWM:PWMUDB:db_tc\
	\Delay_PWM:PWMUDB:dith_sel\
	\Delay_PWM:PWMUDB:compare2\
	\Delay_PWM:Net_101\
	Net_1039
	Net_1040
	\Delay_PWM:PWMUDB:MODULE_1:b_31\
	\Delay_PWM:PWMUDB:MODULE_1:b_30\
	\Delay_PWM:PWMUDB:MODULE_1:b_29\
	\Delay_PWM:PWMUDB:MODULE_1:b_28\
	\Delay_PWM:PWMUDB:MODULE_1:b_27\
	\Delay_PWM:PWMUDB:MODULE_1:b_26\
	\Delay_PWM:PWMUDB:MODULE_1:b_25\
	\Delay_PWM:PWMUDB:MODULE_1:b_24\
	\Delay_PWM:PWMUDB:MODULE_1:b_23\
	\Delay_PWM:PWMUDB:MODULE_1:b_22\
	\Delay_PWM:PWMUDB:MODULE_1:b_21\
	\Delay_PWM:PWMUDB:MODULE_1:b_20\
	\Delay_PWM:PWMUDB:MODULE_1:b_19\
	\Delay_PWM:PWMUDB:MODULE_1:b_18\
	\Delay_PWM:PWMUDB:MODULE_1:b_17\
	\Delay_PWM:PWMUDB:MODULE_1:b_16\
	\Delay_PWM:PWMUDB:MODULE_1:b_15\
	\Delay_PWM:PWMUDB:MODULE_1:b_14\
	\Delay_PWM:PWMUDB:MODULE_1:b_13\
	\Delay_PWM:PWMUDB:MODULE_1:b_12\
	\Delay_PWM:PWMUDB:MODULE_1:b_11\
	\Delay_PWM:PWMUDB:MODULE_1:b_10\
	\Delay_PWM:PWMUDB:MODULE_1:b_9\
	\Delay_PWM:PWMUDB:MODULE_1:b_8\
	\Delay_PWM:PWMUDB:MODULE_1:b_7\
	\Delay_PWM:PWMUDB:MODULE_1:b_6\
	\Delay_PWM:PWMUDB:MODULE_1:b_5\
	\Delay_PWM:PWMUDB:MODULE_1:b_4\
	\Delay_PWM:PWMUDB:MODULE_1:b_3\
	\Delay_PWM:PWMUDB:MODULE_1:b_2\
	\Delay_PWM:PWMUDB:MODULE_1:b_1\
	\Delay_PWM:PWMUDB:MODULE_1:b_0\
	\Delay_PWM:PWMUDB:MODULE_1:g2:a0:a_31\
	\Delay_PWM:PWMUDB:MODULE_1:g2:a0:a_30\
	\Delay_PWM:PWMUDB:MODULE_1:g2:a0:a_29\
	\Delay_PWM:PWMUDB:MODULE_1:g2:a0:a_28\
	\Delay_PWM:PWMUDB:MODULE_1:g2:a0:a_27\
	\Delay_PWM:PWMUDB:MODULE_1:g2:a0:a_26\
	\Delay_PWM:PWMUDB:MODULE_1:g2:a0:a_25\
	\Delay_PWM:PWMUDB:MODULE_1:g2:a0:a_24\
	\Delay_PWM:PWMUDB:MODULE_1:g2:a0:b_31\
	\Delay_PWM:PWMUDB:MODULE_1:g2:a0:b_30\
	\Delay_PWM:PWMUDB:MODULE_1:g2:a0:b_29\
	\Delay_PWM:PWMUDB:MODULE_1:g2:a0:b_28\
	\Delay_PWM:PWMUDB:MODULE_1:g2:a0:b_27\
	\Delay_PWM:PWMUDB:MODULE_1:g2:a0:b_26\
	\Delay_PWM:PWMUDB:MODULE_1:g2:a0:b_25\
	\Delay_PWM:PWMUDB:MODULE_1:g2:a0:b_24\
	\Delay_PWM:PWMUDB:MODULE_1:g2:a0:b_23\
	\Delay_PWM:PWMUDB:MODULE_1:g2:a0:b_22\
	\Delay_PWM:PWMUDB:MODULE_1:g2:a0:b_21\
	\Delay_PWM:PWMUDB:MODULE_1:g2:a0:b_20\
	\Delay_PWM:PWMUDB:MODULE_1:g2:a0:b_19\
	\Delay_PWM:PWMUDB:MODULE_1:g2:a0:b_18\
	\Delay_PWM:PWMUDB:MODULE_1:g2:a0:b_17\
	\Delay_PWM:PWMUDB:MODULE_1:g2:a0:b_16\
	\Delay_PWM:PWMUDB:MODULE_1:g2:a0:b_15\
	\Delay_PWM:PWMUDB:MODULE_1:g2:a0:b_14\
	\Delay_PWM:PWMUDB:MODULE_1:g2:a0:b_13\
	\Delay_PWM:PWMUDB:MODULE_1:g2:a0:b_12\
	\Delay_PWM:PWMUDB:MODULE_1:g2:a0:b_11\
	\Delay_PWM:PWMUDB:MODULE_1:g2:a0:b_10\
	\Delay_PWM:PWMUDB:MODULE_1:g2:a0:b_9\
	\Delay_PWM:PWMUDB:MODULE_1:g2:a0:b_8\
	\Delay_PWM:PWMUDB:MODULE_1:g2:a0:b_7\
	\Delay_PWM:PWMUDB:MODULE_1:g2:a0:b_6\
	\Delay_PWM:PWMUDB:MODULE_1:g2:a0:b_5\
	\Delay_PWM:PWMUDB:MODULE_1:g2:a0:b_4\
	\Delay_PWM:PWMUDB:MODULE_1:g2:a0:b_3\
	\Delay_PWM:PWMUDB:MODULE_1:g2:a0:b_2\
	\Delay_PWM:PWMUDB:MODULE_1:g2:a0:b_1\
	\Delay_PWM:PWMUDB:MODULE_1:g2:a0:b_0\
	\Delay_PWM:PWMUDB:MODULE_1:g2:a0:s_31\
	\Delay_PWM:PWMUDB:MODULE_1:g2:a0:s_30\
	\Delay_PWM:PWMUDB:MODULE_1:g2:a0:s_29\
	\Delay_PWM:PWMUDB:MODULE_1:g2:a0:s_28\
	\Delay_PWM:PWMUDB:MODULE_1:g2:a0:s_27\
	\Delay_PWM:PWMUDB:MODULE_1:g2:a0:s_26\
	\Delay_PWM:PWMUDB:MODULE_1:g2:a0:s_25\
	\Delay_PWM:PWMUDB:MODULE_1:g2:a0:s_24\
	\Delay_PWM:PWMUDB:MODULE_1:g2:a0:s_23\
	\Delay_PWM:PWMUDB:MODULE_1:g2:a0:s_22\
	\Delay_PWM:PWMUDB:MODULE_1:g2:a0:s_21\
	\Delay_PWM:PWMUDB:MODULE_1:g2:a0:s_20\
	\Delay_PWM:PWMUDB:MODULE_1:g2:a0:s_19\
	\Delay_PWM:PWMUDB:MODULE_1:g2:a0:s_18\
	\Delay_PWM:PWMUDB:MODULE_1:g2:a0:s_17\
	\Delay_PWM:PWMUDB:MODULE_1:g2:a0:s_16\
	\Delay_PWM:PWMUDB:MODULE_1:g2:a0:s_15\
	\Delay_PWM:PWMUDB:MODULE_1:g2:a0:s_14\
	\Delay_PWM:PWMUDB:MODULE_1:g2:a0:s_13\
	\Delay_PWM:PWMUDB:MODULE_1:g2:a0:s_12\
	\Delay_PWM:PWMUDB:MODULE_1:g2:a0:s_11\
	\Delay_PWM:PWMUDB:MODULE_1:g2:a0:s_10\
	\Delay_PWM:PWMUDB:MODULE_1:g2:a0:s_9\
	\Delay_PWM:PWMUDB:MODULE_1:g2:a0:s_8\
	\Delay_PWM:PWMUDB:MODULE_1:g2:a0:s_7\
	\Delay_PWM:PWMUDB:MODULE_1:g2:a0:s_6\
	\Delay_PWM:PWMUDB:MODULE_1:g2:a0:s_5\
	\Delay_PWM:PWMUDB:MODULE_1:g2:a0:s_4\
	\Delay_PWM:PWMUDB:MODULE_1:g2:a0:s_3\
	\Delay_PWM:PWMUDB:MODULE_1:g2:a0:s_2\
	\Delay_PWM:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_31\
	\Delay_PWM:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_30\
	\Delay_PWM:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_29\
	\Delay_PWM:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_28\
	\Delay_PWM:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_27\
	\Delay_PWM:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_26\
	\Delay_PWM:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_25\
	Net_1035
	Net_1041
	\Delay_PWM:Net_113\
	\Delay_PWM:Net_107\
	\Delay_PWM:Net_114\
	\ADC:Net_268\
	\ADC:Net_270\
	\MODULE_2:g1:a0:gx:u0:albi_2\
	\MODULE_2:g1:a0:gx:u0:agbi_2\
	\MODULE_2:g1:a0:gx:u0:lt_3\
	\MODULE_2:g1:a0:gx:u0:gt_3\
	\MODULE_2:g1:a0:gx:u0:lti_1\
	\MODULE_2:g1:a0:gx:u0:gti_1\
	\MODULE_2:g1:a0:gx:u0:albi_1\
	\MODULE_2:g1:a0:gx:u0:agbi_1\
	\MODULE_2:g1:a0:gx:u0:albi_0\
	\MODULE_2:g1:a0:gx:u0:agbi_0\
	\MODULE_2:g1:a0:xneq\
	\MODULE_2:g1:a0:xlt\
	\MODULE_2:g1:a0:xlte\
	\MODULE_2:g1:a0:xgt\
	\MODULE_2:g1:a0:xgte\
	\MODULE_2:lt\
	\MODULE_2:gt\
	\MODULE_2:gte\
	\MODULE_2:lte\
	\MODULE_2:neq\

    Synthesized names
	\Delay_PWM:PWMUDB:add_vi_vv_MODGEN_2_31\
	\Delay_PWM:PWMUDB:add_vi_vv_MODGEN_2_30\
	\Delay_PWM:PWMUDB:add_vi_vv_MODGEN_2_29\
	\Delay_PWM:PWMUDB:add_vi_vv_MODGEN_2_28\
	\Delay_PWM:PWMUDB:add_vi_vv_MODGEN_2_27\
	\Delay_PWM:PWMUDB:add_vi_vv_MODGEN_2_26\
	\Delay_PWM:PWMUDB:add_vi_vv_MODGEN_2_25\
	\Delay_PWM:PWMUDB:add_vi_vv_MODGEN_2_24\
	\Delay_PWM:PWMUDB:add_vi_vv_MODGEN_2_23\
	\Delay_PWM:PWMUDB:add_vi_vv_MODGEN_2_22\
	\Delay_PWM:PWMUDB:add_vi_vv_MODGEN_2_21\
	\Delay_PWM:PWMUDB:add_vi_vv_MODGEN_2_20\
	\Delay_PWM:PWMUDB:add_vi_vv_MODGEN_2_19\
	\Delay_PWM:PWMUDB:add_vi_vv_MODGEN_2_18\
	\Delay_PWM:PWMUDB:add_vi_vv_MODGEN_2_17\
	\Delay_PWM:PWMUDB:add_vi_vv_MODGEN_2_16\
	\Delay_PWM:PWMUDB:add_vi_vv_MODGEN_2_15\
	\Delay_PWM:PWMUDB:add_vi_vv_MODGEN_2_14\
	\Delay_PWM:PWMUDB:add_vi_vv_MODGEN_2_13\
	\Delay_PWM:PWMUDB:add_vi_vv_MODGEN_2_12\
	\Delay_PWM:PWMUDB:add_vi_vv_MODGEN_2_11\
	\Delay_PWM:PWMUDB:add_vi_vv_MODGEN_2_10\
	\Delay_PWM:PWMUDB:add_vi_vv_MODGEN_2_9\
	\Delay_PWM:PWMUDB:add_vi_vv_MODGEN_2_8\
	\Delay_PWM:PWMUDB:add_vi_vv_MODGEN_2_7\
	\Delay_PWM:PWMUDB:add_vi_vv_MODGEN_2_6\
	\Delay_PWM:PWMUDB:add_vi_vv_MODGEN_2_5\
	\Delay_PWM:PWMUDB:add_vi_vv_MODGEN_2_4\
	\Delay_PWM:PWMUDB:add_vi_vv_MODGEN_2_3\
	\Delay_PWM:PWMUDB:add_vi_vv_MODGEN_2_2\

Deleted 162 User equations/components.
Deleted 30 Synthesized equations/components.

------------------------------------------------------
Alias Detection
------------------------------------------------------
Aliasing \Start_Reg:rst\ to \Start_Reg:clk\
Aliasing zero to \Start_Reg:clk\
Aliasing one to tmpOE__Vin0_net_0
Aliasing \LCD:tmpOE__LCDPort_net_6\ to tmpOE__Vin0_net_0
Aliasing \LCD:tmpOE__LCDPort_net_5\ to tmpOE__Vin0_net_0
Aliasing \LCD:tmpOE__LCDPort_net_4\ to tmpOE__Vin0_net_0
Aliasing \LCD:tmpOE__LCDPort_net_3\ to tmpOE__Vin0_net_0
Aliasing \LCD:tmpOE__LCDPort_net_2\ to tmpOE__Vin0_net_0
Aliasing \LCD:tmpOE__LCDPort_net_1\ to tmpOE__Vin0_net_0
Aliasing \LCD:tmpOE__LCDPort_net_0\ to tmpOE__Vin0_net_0
Aliasing tmpOE__Vin2_net_0 to tmpOE__Vin0_net_0
Aliasing AMuxHw_ADCP_Decoder_enable to tmpOE__Vin0_net_0
Aliasing tmpOE__EOCpin_net_0 to tmpOE__Vin0_net_0
Aliasing tmpOE__SOCpin_net_0 to tmpOE__Vin0_net_0
Aliasing tmpOE__Vin6_net_0 to tmpOE__Vin0_net_0
Aliasing Net_1028 to \Start_Reg:clk\
Aliasing tmpOE__Count0_net_0 to tmpOE__Vin0_net_0
Aliasing tmpOE__ChannelSelect_net_0 to tmpOE__Vin0_net_0
Aliasing tmpOE__Vin5_net_0 to tmpOE__Vin0_net_0
Aliasing tmpOE__Vin4_net_0 to tmpOE__Vin0_net_0
Aliasing tmpOE__Vin3_net_0 to tmpOE__Vin0_net_0
Aliasing tmpOE__Vin7_net_0 to tmpOE__Vin0_net_0
Aliasing tmpOE__Vin8_net_0 to tmpOE__Vin0_net_0
Aliasing tmpOE__Vin9_net_0 to tmpOE__Vin0_net_0
Aliasing tmpOE__VinA_net_0 to tmpOE__Vin0_net_0
Aliasing tmpOE__VinB_net_0 to tmpOE__Vin0_net_0
Aliasing tmpOE__VinC_net_0 to tmpOE__Vin0_net_0
Aliasing \Delay_PWM:PWMUDB:hwCapture\ to \Start_Reg:clk\
Aliasing \Delay_PWM:PWMUDB:runmode_enable\\S\ to \Start_Reg:clk\
Aliasing \Delay_PWM:PWMUDB:ltch_kill_reg\\R\ to \Delay_PWM:PWMUDB:runmode_enable\\R\
Aliasing \Delay_PWM:PWMUDB:ltch_kill_reg\\S\ to \Start_Reg:clk\
Aliasing \Delay_PWM:PWMUDB:min_kill_reg\\R\ to \Delay_PWM:PWMUDB:runmode_enable\\R\
Aliasing \Delay_PWM:PWMUDB:min_kill_reg\\S\ to \Start_Reg:clk\
Aliasing \Delay_PWM:PWMUDB:final_kill\ to tmpOE__Vin0_net_0
Aliasing \Delay_PWM:PWMUDB:dith_count_1\\R\ to \Delay_PWM:PWMUDB:runmode_enable\\R\
Aliasing \Delay_PWM:PWMUDB:dith_count_1\\S\ to \Start_Reg:clk\
Aliasing \Delay_PWM:PWMUDB:dith_count_0\\R\ to \Delay_PWM:PWMUDB:runmode_enable\\R\
Aliasing \Delay_PWM:PWMUDB:dith_count_0\\S\ to \Start_Reg:clk\
Aliasing \Delay_PWM:PWMUDB:status_6\ to \Start_Reg:clk\
Aliasing \Delay_PWM:PWMUDB:status_4\ to \Start_Reg:clk\
Aliasing \Delay_PWM:PWMUDB:cmp2\ to \Start_Reg:clk\
Aliasing \Delay_PWM:PWMUDB:cmp1_status_reg\\R\ to \Delay_PWM:PWMUDB:runmode_enable\\R\
Aliasing \Delay_PWM:PWMUDB:cmp1_status_reg\\S\ to \Start_Reg:clk\
Aliasing \Delay_PWM:PWMUDB:cmp2_status_reg\\R\ to \Delay_PWM:PWMUDB:runmode_enable\\R\
Aliasing \Delay_PWM:PWMUDB:cmp2_status_reg\\S\ to \Start_Reg:clk\
Aliasing \Delay_PWM:PWMUDB:final_kill_reg\\R\ to \Delay_PWM:PWMUDB:runmode_enable\\R\
Aliasing \Delay_PWM:PWMUDB:final_kill_reg\\S\ to \Start_Reg:clk\
Aliasing \Delay_PWM:PWMUDB:cs_addr_0\ to \Delay_PWM:PWMUDB:runmode_enable\\R\
Aliasing \Delay_PWM:PWMUDB:pwm1_i\ to \Start_Reg:clk\
Aliasing \Delay_PWM:PWMUDB:pwm2_i\ to \Start_Reg:clk\
Aliasing \Delay_PWM:PWMUDB:MODULE_1:g2:a0:a_23\ to \Start_Reg:clk\
Aliasing \Delay_PWM:PWMUDB:MODULE_1:g2:a0:a_22\ to \Start_Reg:clk\
Aliasing \Delay_PWM:PWMUDB:MODULE_1:g2:a0:a_21\ to \Start_Reg:clk\
Aliasing \Delay_PWM:PWMUDB:MODULE_1:g2:a0:a_20\ to \Start_Reg:clk\
Aliasing \Delay_PWM:PWMUDB:MODULE_1:g2:a0:a_19\ to \Start_Reg:clk\
Aliasing \Delay_PWM:PWMUDB:MODULE_1:g2:a0:a_18\ to \Start_Reg:clk\
Aliasing \Delay_PWM:PWMUDB:MODULE_1:g2:a0:a_17\ to \Start_Reg:clk\
Aliasing \Delay_PWM:PWMUDB:MODULE_1:g2:a0:a_16\ to \Start_Reg:clk\
Aliasing \Delay_PWM:PWMUDB:MODULE_1:g2:a0:a_15\ to \Start_Reg:clk\
Aliasing \Delay_PWM:PWMUDB:MODULE_1:g2:a0:a_14\ to \Start_Reg:clk\
Aliasing \Delay_PWM:PWMUDB:MODULE_1:g2:a0:a_13\ to \Start_Reg:clk\
Aliasing \Delay_PWM:PWMUDB:MODULE_1:g2:a0:a_12\ to \Start_Reg:clk\
Aliasing \Delay_PWM:PWMUDB:MODULE_1:g2:a0:a_11\ to \Start_Reg:clk\
Aliasing \Delay_PWM:PWMUDB:MODULE_1:g2:a0:a_10\ to \Start_Reg:clk\
Aliasing \Delay_PWM:PWMUDB:MODULE_1:g2:a0:a_9\ to \Start_Reg:clk\
Aliasing \Delay_PWM:PWMUDB:MODULE_1:g2:a0:a_8\ to \Start_Reg:clk\
Aliasing \Delay_PWM:PWMUDB:MODULE_1:g2:a0:a_7\ to \Start_Reg:clk\
Aliasing \Delay_PWM:PWMUDB:MODULE_1:g2:a0:a_6\ to \Start_Reg:clk\
Aliasing \Delay_PWM:PWMUDB:MODULE_1:g2:a0:a_5\ to \Start_Reg:clk\
Aliasing \Delay_PWM:PWMUDB:MODULE_1:g2:a0:a_4\ to \Start_Reg:clk\
Aliasing \Delay_PWM:PWMUDB:MODULE_1:g2:a0:a_3\ to \Start_Reg:clk\
Aliasing \Delay_PWM:PWMUDB:MODULE_1:g2:a0:a_2\ to \Start_Reg:clk\
Aliasing \Delay_PWM:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:b_0\ to tmpOE__Vin0_net_0
Aliasing tmpOE__Count3_net_0 to tmpOE__Vin0_net_0
Aliasing tmpOE__Count2_net_0 to tmpOE__Vin0_net_0
Aliasing tmpOE__Count1_net_0 to tmpOE__Vin0_net_0
Aliasing tmpOE__Vin1_net_0 to tmpOE__Vin0_net_0
Aliasing tmpOE__VinD_net_0 to tmpOE__Vin0_net_0
Aliasing tmpOE__VinE_net_0 to tmpOE__Vin0_net_0
Aliasing tmpOE__VinF_net_0 to tmpOE__Vin0_net_0
Aliasing \ADC:Net_482\ to \Start_Reg:clk\
Aliasing \ADC:Net_252\ to \Start_Reg:clk\
Aliasing MODIN2_3 to \LUT:tmp__LUT_ins_3\
Aliasing MODIN2_2 to \LUT:tmp__LUT_ins_2\
Aliasing MODIN2_1 to \LUT:tmp__LUT_ins_1\
Aliasing MODIN2_0 to \LUT:tmp__LUT_ins_0\
Aliasing \MODULE_2:g1:a0:gx:u0:aeqb_0\ to tmpOE__Vin0_net_0
Aliasing AMuxHw_ADCP_Decoder_old_id_3D to \LUT:tmp__LUT_ins_3\
Aliasing AMuxHw_ADCP_Decoder_old_id_2D to \LUT:tmp__LUT_ins_2\
Aliasing AMuxHw_ADCP_Decoder_old_id_1D to \LUT:tmp__LUT_ins_1\
Aliasing AMuxHw_ADCP_Decoder_old_id_0D to \LUT:tmp__LUT_ins_0\
Aliasing \Delay_PWM:PWMUDB:min_kill_reg\\D\ to tmpOE__Vin0_net_0
Aliasing \Delay_PWM:PWMUDB:prevCapture\\D\ to \Start_Reg:clk\
Aliasing \Delay_PWM:PWMUDB:ltch_kill_reg\\D\ to tmpOE__Vin0_net_0
Aliasing \Delay_PWM:PWMUDB:prevCompare1\\D\ to \Delay_PWM:PWMUDB:pwm_temp\
Aliasing \Delay_PWM:PWMUDB:tc_i_reg\\D\ to \Delay_PWM:PWMUDB:status_2\
Removing Lhs of wire \Start_Reg:rst\[1] = \Start_Reg:clk\[0]
Removing Rhs of wire Net_958[2] = \Start_Reg:control_out_0\[3]
Removing Rhs of wire Net_958[2] = \Start_Reg:control_0\[26]
Removing Rhs of wire zero[29] = \Start_Reg:clk\[0]
Removing Lhs of wire one[34] = tmpOE__Vin0_net_0[28]
Removing Lhs of wire \LCD:tmpOE__LCDPort_net_6\[37] = tmpOE__Vin0_net_0[28]
Removing Lhs of wire \LCD:tmpOE__LCDPort_net_5\[38] = tmpOE__Vin0_net_0[28]
Removing Lhs of wire \LCD:tmpOE__LCDPort_net_4\[39] = tmpOE__Vin0_net_0[28]
Removing Lhs of wire \LCD:tmpOE__LCDPort_net_3\[40] = tmpOE__Vin0_net_0[28]
Removing Lhs of wire \LCD:tmpOE__LCDPort_net_2\[41] = tmpOE__Vin0_net_0[28]
Removing Lhs of wire \LCD:tmpOE__LCDPort_net_1\[42] = tmpOE__Vin0_net_0[28]
Removing Lhs of wire \LCD:tmpOE__LCDPort_net_0\[43] = tmpOE__Vin0_net_0[28]
Removing Lhs of wire tmpOE__Vin2_net_0[61] = tmpOE__Vin0_net_0[28]
Removing Lhs of wire AMuxHw_ADCP_Decoder_enable[67] = tmpOE__Vin0_net_0[28]
Removing Lhs of wire cmp_vv_vv_MODGEN_1[69] = \MODULE_2:g1:a0:xeq\[709]
Removing Rhs of wire Count_3[72] = \LUT:tmp__LUT_reg_3\[130]
Removing Rhs of wire Count_2[74] = \LUT:tmp__LUT_reg_2\[131]
Removing Rhs of wire Count_1[76] = \LUT:tmp__LUT_reg_1\[132]
Removing Rhs of wire Count_0[78] = \LUT:tmp__LUT_reg_0\[133]
Removing Lhs of wire tmpOE__EOCpin_net_0[112] = tmpOE__Vin0_net_0[28]
Removing Lhs of wire tmpOE__SOCpin_net_0[119] = tmpOE__Vin0_net_0[28]
Removing Lhs of wire \LUT:tmp__LUT_ins_3\[125] = Count_3[72]
Removing Lhs of wire \LUT:tmp__LUT_ins_2\[126] = Count_2[74]
Removing Lhs of wire \LUT:tmp__LUT_ins_1\[127] = Count_1[76]
Removing Lhs of wire \LUT:tmp__LUT_ins_0\[128] = Count_0[78]
Removing Lhs of wire tmpOE__Vin6_net_0[135] = tmpOE__Vin0_net_0[28]
Removing Lhs of wire Net_1028[142] = zero[29]
Removing Lhs of wire tmpOE__Count0_net_0[144] = tmpOE__Vin0_net_0[28]
Removing Lhs of wire tmpOE__ChannelSelect_net_0[150] = tmpOE__Vin0_net_0[28]
Removing Lhs of wire tmpOE__Vin5_net_0[160] = tmpOE__Vin0_net_0[28]
Removing Lhs of wire tmpOE__Vin4_net_0[166] = tmpOE__Vin0_net_0[28]
Removing Lhs of wire tmpOE__Vin3_net_0[172] = tmpOE__Vin0_net_0[28]
Removing Lhs of wire tmpOE__Vin7_net_0[178] = tmpOE__Vin0_net_0[28]
Removing Lhs of wire tmpOE__Vin8_net_0[184] = tmpOE__Vin0_net_0[28]
Removing Lhs of wire tmpOE__Vin9_net_0[190] = tmpOE__Vin0_net_0[28]
Removing Lhs of wire tmpOE__VinA_net_0[196] = tmpOE__Vin0_net_0[28]
Removing Lhs of wire tmpOE__VinB_net_0[202] = tmpOE__Vin0_net_0[28]
Removing Lhs of wire tmpOE__VinC_net_0[208] = tmpOE__Vin0_net_0[28]
Removing Lhs of wire \Delay_PWM:PWMUDB:ctrl_enable\[226] = \Delay_PWM:PWMUDB:control_7\[218]
Removing Lhs of wire \Delay_PWM:PWMUDB:hwCapture\[236] = zero[29]
Removing Lhs of wire \Delay_PWM:PWMUDB:hwEnable\[237] = \Delay_PWM:PWMUDB:control_7\[218]
Removing Lhs of wire \Delay_PWM:PWMUDB:trig_out\[242] = \Delay_PWM:PWMUDB:trig_rise\[240]
Removing Lhs of wire \Delay_PWM:PWMUDB:runmode_enable\\R\[245] = zero[29]
Removing Lhs of wire \Delay_PWM:PWMUDB:runmode_enable\\S\[246] = zero[29]
Removing Lhs of wire \Delay_PWM:PWMUDB:final_enable\[247] = \Delay_PWM:PWMUDB:runmode_enable\[243]
Removing Lhs of wire \Delay_PWM:PWMUDB:ltch_kill_reg\\R\[250] = zero[29]
Removing Lhs of wire \Delay_PWM:PWMUDB:ltch_kill_reg\\S\[251] = zero[29]
Removing Lhs of wire \Delay_PWM:PWMUDB:min_kill_reg\\R\[252] = zero[29]
Removing Lhs of wire \Delay_PWM:PWMUDB:min_kill_reg\\S\[253] = zero[29]
Removing Lhs of wire \Delay_PWM:PWMUDB:final_kill\[256] = tmpOE__Vin0_net_0[28]
Removing Lhs of wire \Delay_PWM:PWMUDB:add_vi_vv_MODGEN_2_1\[260] = \Delay_PWM:PWMUDB:MODULE_1:g2:a0:s_1\[499]
Removing Lhs of wire \Delay_PWM:PWMUDB:add_vi_vv_MODGEN_2_0\[262] = \Delay_PWM:PWMUDB:MODULE_1:g2:a0:s_0\[500]
Removing Lhs of wire \Delay_PWM:PWMUDB:dith_count_1\\R\[263] = zero[29]
Removing Lhs of wire \Delay_PWM:PWMUDB:dith_count_1\\S\[264] = zero[29]
Removing Lhs of wire \Delay_PWM:PWMUDB:dith_count_0\\R\[265] = zero[29]
Removing Lhs of wire \Delay_PWM:PWMUDB:dith_count_0\\S\[266] = zero[29]
Removing Lhs of wire \Delay_PWM:PWMUDB:status_6\[269] = zero[29]
Removing Rhs of wire \Delay_PWM:PWMUDB:status_5\[270] = \Delay_PWM:PWMUDB:final_kill_reg\[284]
Removing Lhs of wire \Delay_PWM:PWMUDB:status_4\[271] = zero[29]
Removing Rhs of wire \Delay_PWM:PWMUDB:status_3\[272] = \Delay_PWM:PWMUDB:fifo_full\[291]
Removing Rhs of wire \Delay_PWM:PWMUDB:status_1\[274] = \Delay_PWM:PWMUDB:cmp2_status_reg\[283]
Removing Rhs of wire \Delay_PWM:PWMUDB:status_0\[275] = \Delay_PWM:PWMUDB:cmp1_status_reg\[282]
Removing Lhs of wire \Delay_PWM:PWMUDB:cmp2_status\[280] = zero[29]
Removing Lhs of wire \Delay_PWM:PWMUDB:cmp2\[281] = zero[29]
Removing Lhs of wire \Delay_PWM:PWMUDB:cmp1_status_reg\\R\[285] = zero[29]
Removing Lhs of wire \Delay_PWM:PWMUDB:cmp1_status_reg\\S\[286] = zero[29]
Removing Lhs of wire \Delay_PWM:PWMUDB:cmp2_status_reg\\R\[287] = zero[29]
Removing Lhs of wire \Delay_PWM:PWMUDB:cmp2_status_reg\\S\[288] = zero[29]
Removing Lhs of wire \Delay_PWM:PWMUDB:final_kill_reg\\R\[289] = zero[29]
Removing Lhs of wire \Delay_PWM:PWMUDB:final_kill_reg\\S\[290] = zero[29]
Removing Lhs of wire \Delay_PWM:PWMUDB:cs_addr_2\[292] = \Delay_PWM:PWMUDB:tc_i\[244]
Removing Lhs of wire \Delay_PWM:PWMUDB:cs_addr_1\[293] = \Delay_PWM:PWMUDB:runmode_enable\[243]
Removing Lhs of wire \Delay_PWM:PWMUDB:cs_addr_0\[294] = zero[29]
Removing Lhs of wire \Delay_PWM:PWMUDB:pwm1_i\[332] = zero[29]
Removing Lhs of wire \Delay_PWM:PWMUDB:pwm2_i\[334] = zero[29]
Removing Rhs of wire \Delay_PWM:Net_96\[337] = \Delay_PWM:PWMUDB:pwm_i_reg\[329]
Removing Lhs of wire \Delay_PWM:PWMUDB:pwm_temp\[340] = \Delay_PWM:PWMUDB:cmp1\[278]
Removing Lhs of wire \Delay_PWM:PWMUDB:MODULE_1:g2:a0:a_23\[381] = zero[29]
Removing Lhs of wire \Delay_PWM:PWMUDB:MODULE_1:g2:a0:a_22\[382] = zero[29]
Removing Lhs of wire \Delay_PWM:PWMUDB:MODULE_1:g2:a0:a_21\[383] = zero[29]
Removing Lhs of wire \Delay_PWM:PWMUDB:MODULE_1:g2:a0:a_20\[384] = zero[29]
Removing Lhs of wire \Delay_PWM:PWMUDB:MODULE_1:g2:a0:a_19\[385] = zero[29]
Removing Lhs of wire \Delay_PWM:PWMUDB:MODULE_1:g2:a0:a_18\[386] = zero[29]
Removing Lhs of wire \Delay_PWM:PWMUDB:MODULE_1:g2:a0:a_17\[387] = zero[29]
Removing Lhs of wire \Delay_PWM:PWMUDB:MODULE_1:g2:a0:a_16\[388] = zero[29]
Removing Lhs of wire \Delay_PWM:PWMUDB:MODULE_1:g2:a0:a_15\[389] = zero[29]
Removing Lhs of wire \Delay_PWM:PWMUDB:MODULE_1:g2:a0:a_14\[390] = zero[29]
Removing Lhs of wire \Delay_PWM:PWMUDB:MODULE_1:g2:a0:a_13\[391] = zero[29]
Removing Lhs of wire \Delay_PWM:PWMUDB:MODULE_1:g2:a0:a_12\[392] = zero[29]
Removing Lhs of wire \Delay_PWM:PWMUDB:MODULE_1:g2:a0:a_11\[393] = zero[29]
Removing Lhs of wire \Delay_PWM:PWMUDB:MODULE_1:g2:a0:a_10\[394] = zero[29]
Removing Lhs of wire \Delay_PWM:PWMUDB:MODULE_1:g2:a0:a_9\[395] = zero[29]
Removing Lhs of wire \Delay_PWM:PWMUDB:MODULE_1:g2:a0:a_8\[396] = zero[29]
Removing Lhs of wire \Delay_PWM:PWMUDB:MODULE_1:g2:a0:a_7\[397] = zero[29]
Removing Lhs of wire \Delay_PWM:PWMUDB:MODULE_1:g2:a0:a_6\[398] = zero[29]
Removing Lhs of wire \Delay_PWM:PWMUDB:MODULE_1:g2:a0:a_5\[399] = zero[29]
Removing Lhs of wire \Delay_PWM:PWMUDB:MODULE_1:g2:a0:a_4\[400] = zero[29]
Removing Lhs of wire \Delay_PWM:PWMUDB:MODULE_1:g2:a0:a_3\[401] = zero[29]
Removing Lhs of wire \Delay_PWM:PWMUDB:MODULE_1:g2:a0:a_2\[402] = zero[29]
Removing Lhs of wire \Delay_PWM:PWMUDB:MODULE_1:g2:a0:a_1\[403] = \Delay_PWM:PWMUDB:MODIN1_1\[404]
Removing Lhs of wire \Delay_PWM:PWMUDB:MODIN1_1\[404] = \Delay_PWM:PWMUDB:dith_count_1\[259]
Removing Lhs of wire \Delay_PWM:PWMUDB:MODULE_1:g2:a0:a_0\[405] = \Delay_PWM:PWMUDB:MODIN1_0\[406]
Removing Lhs of wire \Delay_PWM:PWMUDB:MODIN1_0\[406] = \Delay_PWM:PWMUDB:dith_count_0\[261]
Removing Lhs of wire \Delay_PWM:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_0\[538] = tmpOE__Vin0_net_0[28]
Removing Lhs of wire \Delay_PWM:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:b_0\[539] = tmpOE__Vin0_net_0[28]
Removing Rhs of wire Net_938[540] = \Delay_PWM:Net_96\[337]
Removing Lhs of wire tmpOE__Count3_net_0[547] = tmpOE__Vin0_net_0[28]
Removing Lhs of wire tmpOE__Count2_net_0[553] = tmpOE__Vin0_net_0[28]
Removing Lhs of wire tmpOE__Count1_net_0[559] = tmpOE__Vin0_net_0[28]
Removing Lhs of wire tmpOE__Vin1_net_0[565] = tmpOE__Vin0_net_0[28]
Removing Lhs of wire tmpOE__VinD_net_0[571] = tmpOE__Vin0_net_0[28]
Removing Lhs of wire tmpOE__VinE_net_0[577] = tmpOE__Vin0_net_0[28]
Removing Lhs of wire tmpOE__VinF_net_0[583] = tmpOE__Vin0_net_0[28]
Removing Rhs of wire \ADC:Net_488\[603] = \ADC:Net_250\[637]
Removing Lhs of wire \ADC:Net_481\[605] = zero[29]
Removing Lhs of wire \ADC:Net_482\[606] = zero[29]
Removing Lhs of wire \ADC:Net_252\[639] = zero[29]
Removing Lhs of wire \MODULE_2:g1:a0:newa_3\[646] = Count_3[72]
Removing Lhs of wire MODIN2_3[647] = Count_3[72]
Removing Lhs of wire \MODULE_2:g1:a0:newa_2\[648] = Count_2[74]
Removing Lhs of wire MODIN2_2[649] = Count_2[74]
Removing Lhs of wire \MODULE_2:g1:a0:newa_1\[650] = Count_1[76]
Removing Lhs of wire MODIN2_1[651] = Count_1[76]
Removing Lhs of wire \MODULE_2:g1:a0:newa_0\[652] = Count_0[78]
Removing Lhs of wire MODIN2_0[653] = Count_0[78]
Removing Lhs of wire \MODULE_2:g1:a0:newb_3\[654] = MODIN3_3[655]
Removing Lhs of wire MODIN3_3[655] = AMuxHw_ADCP_Decoder_old_id_3[71]
Removing Lhs of wire \MODULE_2:g1:a0:newb_2\[656] = MODIN3_2[657]
Removing Lhs of wire MODIN3_2[657] = AMuxHw_ADCP_Decoder_old_id_2[73]
Removing Lhs of wire \MODULE_2:g1:a0:newb_1\[658] = MODIN3_1[659]
Removing Lhs of wire MODIN3_1[659] = AMuxHw_ADCP_Decoder_old_id_1[75]
Removing Lhs of wire \MODULE_2:g1:a0:newb_0\[660] = MODIN3_0[661]
Removing Lhs of wire MODIN3_0[661] = AMuxHw_ADCP_Decoder_old_id_0[77]
Removing Lhs of wire \MODULE_2:g1:a0:dataa_3\[662] = Count_3[72]
Removing Lhs of wire \MODULE_2:g1:a0:dataa_2\[663] = Count_2[74]
Removing Lhs of wire \MODULE_2:g1:a0:dataa_1\[664] = Count_1[76]
Removing Lhs of wire \MODULE_2:g1:a0:dataa_0\[665] = Count_0[78]
Removing Lhs of wire \MODULE_2:g1:a0:datab_3\[666] = AMuxHw_ADCP_Decoder_old_id_3[71]
Removing Lhs of wire \MODULE_2:g1:a0:datab_2\[667] = AMuxHw_ADCP_Decoder_old_id_2[73]
Removing Lhs of wire \MODULE_2:g1:a0:datab_1\[668] = AMuxHw_ADCP_Decoder_old_id_1[75]
Removing Lhs of wire \MODULE_2:g1:a0:datab_0\[669] = AMuxHw_ADCP_Decoder_old_id_0[77]
Removing Lhs of wire \MODULE_2:g1:a0:gx:u0:a_3\[670] = Count_3[72]
Removing Lhs of wire \MODULE_2:g1:a0:gx:u0:a_2\[671] = Count_2[74]
Removing Lhs of wire \MODULE_2:g1:a0:gx:u0:a_1\[672] = Count_1[76]
Removing Lhs of wire \MODULE_2:g1:a0:gx:u0:a_0\[673] = Count_0[78]
Removing Lhs of wire \MODULE_2:g1:a0:gx:u0:b_3\[674] = AMuxHw_ADCP_Decoder_old_id_3[71]
Removing Lhs of wire \MODULE_2:g1:a0:gx:u0:b_2\[675] = AMuxHw_ADCP_Decoder_old_id_2[73]
Removing Lhs of wire \MODULE_2:g1:a0:gx:u0:b_1\[676] = AMuxHw_ADCP_Decoder_old_id_1[75]
Removing Lhs of wire \MODULE_2:g1:a0:gx:u0:b_0\[677] = AMuxHw_ADCP_Decoder_old_id_0[77]
Removing Lhs of wire \MODULE_2:g1:a0:gx:u0:aeqb_0\[682] = tmpOE__Vin0_net_0[28]
Removing Lhs of wire \MODULE_2:g1:a0:gx:u0:eq_0\[683] = \MODULE_2:g1:a0:gx:u0:xnor_array_0\[681]
Removing Lhs of wire \MODULE_2:g1:a0:gx:u0:eqi_0\[687] = \MODULE_2:g1:a0:gx:u0:eq_3\[686]
Removing Rhs of wire \MODULE_2:g1:a0:xeq\[709] = \MODULE_2:g1:a0:gx:u0:aeqb_1\[688]
Removing Lhs of wire AMuxHw_ADCP_Decoder_old_id_3D[720] = Count_3[72]
Removing Lhs of wire AMuxHw_ADCP_Decoder_old_id_2D[721] = Count_2[74]
Removing Lhs of wire AMuxHw_ADCP_Decoder_old_id_1D[722] = Count_1[76]
Removing Lhs of wire AMuxHw_ADCP_Decoder_old_id_0D[723] = Count_0[78]
Removing Lhs of wire \Delay_PWM:PWMUDB:min_kill_reg\\D\[744] = tmpOE__Vin0_net_0[28]
Removing Lhs of wire \Delay_PWM:PWMUDB:prevCapture\\D\[745] = zero[29]
Removing Lhs of wire \Delay_PWM:PWMUDB:trig_last\\D\[746] = Net_900[239]
Removing Lhs of wire \Delay_PWM:PWMUDB:ltch_kill_reg\\D\[749] = tmpOE__Vin0_net_0[28]
Removing Lhs of wire \Delay_PWM:PWMUDB:prevCompare1\\D\[752] = \Delay_PWM:PWMUDB:cmp1\[278]
Removing Lhs of wire \Delay_PWM:PWMUDB:cmp1_status_reg\\D\[753] = \Delay_PWM:PWMUDB:cmp1_status\[279]
Removing Lhs of wire \Delay_PWM:PWMUDB:cmp2_status_reg\\D\[754] = zero[29]
Removing Lhs of wire \Delay_PWM:PWMUDB:pwm_i_reg\\D\[756] = \Delay_PWM:PWMUDB:pwm_i\[330]
Removing Lhs of wire \Delay_PWM:PWMUDB:pwm1_i_reg\\D\[757] = zero[29]
Removing Lhs of wire \Delay_PWM:PWMUDB:pwm2_i_reg\\D\[758] = zero[29]
Removing Lhs of wire \Delay_PWM:PWMUDB:tc_i_reg\\D\[759] = \Delay_PWM:PWMUDB:status_2\[273]
Removing Lhs of wire \EdgeDetect:last\\D\[760] = Net_958[2]

------------------------------------------------------
Aliased 0 equations, 169 wires.
------------------------------------------------------

----------------------------------------------------------
Circuit simplification
----------------------------------------------------------

Substituting virtuals - pass 1:

Note:  Expanding virtual equation for 'zero' (cost = 0):
zero <=  ('0') ;

Note:  Expanding virtual equation for 'tmpOE__Vin0_net_0' (cost = 0):
tmpOE__Vin0_net_0 <=  ('1') ;

Note:  Expanding virtual equation for 'Net_974' (cost = 1):
Net_974 <= ((not \EdgeDetect:last\ and Net_958));

Note:  Expanding virtual equation for '\Delay_PWM:PWMUDB:compare1\' (cost = 2):
\Delay_PWM:PWMUDB:compare1\ <= (\Delay_PWM:PWMUDB:cmp1_less\
	OR \Delay_PWM:PWMUDB:cmp1_eq\);

Note:  Expanding virtual equation for '\Delay_PWM:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_1\' (cost = 0):
\Delay_PWM:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_1\ <= (\Delay_PWM:PWMUDB:dith_count_0\);

Note:  Expanding virtual equation for '\Delay_PWM:PWMUDB:MODULE_1:g2:a0:s_0\' (cost = 0):
\Delay_PWM:PWMUDB:MODULE_1:g2:a0:s_0\ <= (not \Delay_PWM:PWMUDB:dith_count_0\);

Note:  Expanding virtual equation for '\Delay_PWM:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_17\' (cost = 0):
\Delay_PWM:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_17\ <=  ('0') ;

Note:  Expanding virtual equation for '\Delay_PWM:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_9\' (cost = 0):
\Delay_PWM:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_9\ <=  ('0') ;

Note:  Expanding virtual equation for '\Delay_PWM:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_2\' (cost = 0):
\Delay_PWM:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_2\ <= ((\Delay_PWM:PWMUDB:dith_count_1\ and \Delay_PWM:PWMUDB:dith_count_0\));

Note:  Expanding virtual equation for '\MODULE_2:g1:a0:gx:u0:xnor_array_3\' (cost = 2):
\MODULE_2:g1:a0:gx:u0:xnor_array_3\ <= ((not AMuxHw_ADCP_Decoder_old_id_3 and not Count_3)
	OR (AMuxHw_ADCP_Decoder_old_id_3 and Count_3));

Note:  Expanding virtual equation for '\MODULE_2:g1:a0:gx:u0:xnor_array_2\' (cost = 6):
\MODULE_2:g1:a0:gx:u0:xnor_array_2\ <= ((not AMuxHw_ADCP_Decoder_old_id_2 and not Count_2)
	OR (AMuxHw_ADCP_Decoder_old_id_2 and Count_2));

Note:  Expanding virtual equation for '\MODULE_2:g1:a0:gx:u0:xnor_array_1\' (cost = 6):
\MODULE_2:g1:a0:gx:u0:xnor_array_1\ <= ((not AMuxHw_ADCP_Decoder_old_id_1 and not Count_1)
	OR (AMuxHw_ADCP_Decoder_old_id_1 and Count_1));

Note:  Expanding virtual equation for '\MODULE_2:g1:a0:gx:u0:xnor_array_0\' (cost = 4):
\MODULE_2:g1:a0:gx:u0:xnor_array_0\ <= ((not AMuxHw_ADCP_Decoder_old_id_0 and not Count_0)
	OR (AMuxHw_ADCP_Decoder_old_id_0 and Count_0));

Note:  Expanding virtual equation for '\MODULE_2:g1:a0:gx:u0:eq_1\' (cost = 8):
\MODULE_2:g1:a0:gx:u0:eq_1\ <= ((not AMuxHw_ADCP_Decoder_old_id_1 and not Count_1 and not AMuxHw_ADCP_Decoder_old_id_0 and not Count_0)
	OR (not AMuxHw_ADCP_Decoder_old_id_1 and not Count_1 and AMuxHw_ADCP_Decoder_old_id_0 and Count_0)
	OR (not AMuxHw_ADCP_Decoder_old_id_0 and not Count_0 and AMuxHw_ADCP_Decoder_old_id_1 and Count_1)
	OR (AMuxHw_ADCP_Decoder_old_id_1 and Count_1 and AMuxHw_ADCP_Decoder_old_id_0 and Count_0));

Note:  Expanding virtual equation for '\MODULE_2:g1:a0:gx:u0:eq_2\' (cost = 16):
\MODULE_2:g1:a0:gx:u0:eq_2\ <= ((not AMuxHw_ADCP_Decoder_old_id_2 and not Count_2 and not AMuxHw_ADCP_Decoder_old_id_1 and not Count_1 and not AMuxHw_ADCP_Decoder_old_id_0 and not Count_0)
	OR (not AMuxHw_ADCP_Decoder_old_id_2 and not Count_2 and not AMuxHw_ADCP_Decoder_old_id_1 and not Count_1 and AMuxHw_ADCP_Decoder_old_id_0 and Count_0)
	OR (not AMuxHw_ADCP_Decoder_old_id_2 and not Count_2 and not AMuxHw_ADCP_Decoder_old_id_0 and not Count_0 and AMuxHw_ADCP_Decoder_old_id_1 and Count_1)
	OR (not AMuxHw_ADCP_Decoder_old_id_2 and not Count_2 and AMuxHw_ADCP_Decoder_old_id_1 and Count_1 and AMuxHw_ADCP_Decoder_old_id_0 and Count_0)
	OR (not AMuxHw_ADCP_Decoder_old_id_1 and not Count_1 and not AMuxHw_ADCP_Decoder_old_id_0 and not Count_0 and AMuxHw_ADCP_Decoder_old_id_2 and Count_2)
	OR (not AMuxHw_ADCP_Decoder_old_id_1 and not Count_1 and AMuxHw_ADCP_Decoder_old_id_2 and Count_2 and AMuxHw_ADCP_Decoder_old_id_0 and Count_0)
	OR (not AMuxHw_ADCP_Decoder_old_id_0 and not Count_0 and AMuxHw_ADCP_Decoder_old_id_2 and Count_2 and AMuxHw_ADCP_Decoder_old_id_1 and Count_1)
	OR (AMuxHw_ADCP_Decoder_old_id_2 and Count_2 and AMuxHw_ADCP_Decoder_old_id_1 and Count_1 and AMuxHw_ADCP_Decoder_old_id_0 and Count_0));

Note:  Expanding virtual equation for '\MODULE_2:g1:a0:gx:u0:eq_3\' (cost = 16):
\MODULE_2:g1:a0:gx:u0:eq_3\ <= ((not AMuxHw_ADCP_Decoder_old_id_3 and not Count_3 and not AMuxHw_ADCP_Decoder_old_id_2 and not Count_2 and not AMuxHw_ADCP_Decoder_old_id_1 and not Count_1 and not AMuxHw_ADCP_Decoder_old_id_0 and not Count_0)
	OR (not AMuxHw_ADCP_Decoder_old_id_3 and not Count_3 and not AMuxHw_ADCP_Decoder_old_id_2 and not Count_2 and not AMuxHw_ADCP_Decoder_old_id_1 and not Count_1 and AMuxHw_ADCP_Decoder_old_id_0 and Count_0)
	OR (not AMuxHw_ADCP_Decoder_old_id_3 and not Count_3 and not AMuxHw_ADCP_Decoder_old_id_2 and not Count_2 and not AMuxHw_ADCP_Decoder_old_id_0 and not Count_0 and AMuxHw_ADCP_Decoder_old_id_1 and Count_1)
	OR (not AMuxHw_ADCP_Decoder_old_id_3 and not Count_3 and not AMuxHw_ADCP_Decoder_old_id_2 and not Count_2 and AMuxHw_ADCP_Decoder_old_id_1 and Count_1 and AMuxHw_ADCP_Decoder_old_id_0 and Count_0)
	OR (not AMuxHw_ADCP_Decoder_old_id_3 and not Count_3 and not AMuxHw_ADCP_Decoder_old_id_1 and not Count_1 and not AMuxHw_ADCP_Decoder_old_id_0 and not Count_0 and AMuxHw_ADCP_Decoder_old_id_2 and Count_2)
	OR (not AMuxHw_ADCP_Decoder_old_id_3 and not Count_3 and not AMuxHw_ADCP_Decoder_old_id_1 and not Count_1 and AMuxHw_ADCP_Decoder_old_id_2 and Count_2 and AMuxHw_ADCP_Decoder_old_id_0 and Count_0)
	OR (not AMuxHw_ADCP_Decoder_old_id_3 and not Count_3 and not AMuxHw_ADCP_Decoder_old_id_0 and not Count_0 and AMuxHw_ADCP_Decoder_old_id_2 and Count_2 and AMuxHw_ADCP_Decoder_old_id_1 and Count_1)
	OR (not AMuxHw_ADCP_Decoder_old_id_3 and not Count_3 and AMuxHw_ADCP_Decoder_old_id_2 and Count_2 and AMuxHw_ADCP_Decoder_old_id_1 and Count_1 and AMuxHw_ADCP_Decoder_old_id_0 and Count_0)
	OR (not AMuxHw_ADCP_Decoder_old_id_2 and not Count_2 and not AMuxHw_ADCP_Decoder_old_id_1 and not Count_1 and not AMuxHw_ADCP_Decoder_old_id_0 and not Count_0 and AMuxHw_ADCP_Decoder_old_id_3 and Count_3)
	OR (not AMuxHw_ADCP_Decoder_old_id_2 and not Count_2 and not AMuxHw_ADCP_Decoder_old_id_1 and not Count_1 and AMuxHw_ADCP_Decoder_old_id_3 and Count_3 and AMuxHw_ADCP_Decoder_old_id_0 and Count_0)
	OR (not AMuxHw_ADCP_Decoder_old_id_2 and not Count_2 and not AMuxHw_ADCP_Decoder_old_id_0 and not Count_0 and AMuxHw_ADCP_Decoder_old_id_3 and Count_3 and AMuxHw_ADCP_Decoder_old_id_1 and Count_1)
	OR (not AMuxHw_ADCP_Decoder_old_id_2 and not Count_2 and AMuxHw_ADCP_Decoder_old_id_3 and Count_3 and AMuxHw_ADCP_Decoder_old_id_1 and Count_1 and AMuxHw_ADCP_Decoder_old_id_0 and Count_0)
	OR (not AMuxHw_ADCP_Decoder_old_id_1 and not Count_1 and not AMuxHw_ADCP_Decoder_old_id_0 and not Count_0 and AMuxHw_ADCP_Decoder_old_id_3 and Count_3 and AMuxHw_ADCP_Decoder_old_id_2 and Count_2)
	OR (not AMuxHw_ADCP_Decoder_old_id_1 and not Count_1 and AMuxHw_ADCP_Decoder_old_id_3 and Count_3 and AMuxHw_ADCP_Decoder_old_id_2 and Count_2 and AMuxHw_ADCP_Decoder_old_id_0 and Count_0)
	OR (not AMuxHw_ADCP_Decoder_old_id_0 and not Count_0 and AMuxHw_ADCP_Decoder_old_id_3 and Count_3 and AMuxHw_ADCP_Decoder_old_id_2 and Count_2 and AMuxHw_ADCP_Decoder_old_id_1 and Count_1)
	OR (AMuxHw_ADCP_Decoder_old_id_3 and Count_3 and AMuxHw_ADCP_Decoder_old_id_2 and Count_2 and AMuxHw_ADCP_Decoder_old_id_1 and Count_1 and AMuxHw_ADCP_Decoder_old_id_0 and Count_0));

Note:  Expanding virtual equation for '\MODULE_2:g1:a0:gx:u0:lt_0\' (cost = 2):
\MODULE_2:g1:a0:gx:u0:lt_0\ <= ((not Count_0 and AMuxHw_ADCP_Decoder_old_id_0));

Note:  Expanding virtual equation for '\MODULE_2:g1:a0:gx:u0:gt_0\' (cost = 2):
\MODULE_2:g1:a0:gx:u0:gt_0\ <= ((not AMuxHw_ADCP_Decoder_old_id_0 and Count_0));

Note:  Expanding virtual equation for '\MODULE_2:g1:a0:gx:u0:lt_1\' (cost = 6):
\MODULE_2:g1:a0:gx:u0:lt_1\ <= ((not Count_1 and not Count_0 and AMuxHw_ADCP_Decoder_old_id_0)
	OR (not Count_0 and AMuxHw_ADCP_Decoder_old_id_1 and AMuxHw_ADCP_Decoder_old_id_0)
	OR (not Count_1 and AMuxHw_ADCP_Decoder_old_id_1));

Note:  Expanding virtual equation for '\MODULE_2:g1:a0:gx:u0:gt_1\' (cost = 6):
\MODULE_2:g1:a0:gx:u0:gt_1\ <= ((not AMuxHw_ADCP_Decoder_old_id_1 and not AMuxHw_ADCP_Decoder_old_id_0 and Count_0)
	OR (not AMuxHw_ADCP_Decoder_old_id_0 and Count_1 and Count_0)
	OR (not AMuxHw_ADCP_Decoder_old_id_1 and Count_1));


Substituting virtuals - pass 2:

Note:  Expanding virtual equation for '\MODULE_2:g1:a0:xeq\' (cost = 16):
\MODULE_2:g1:a0:xeq\ <= ((not AMuxHw_ADCP_Decoder_old_id_3 and not Count_3 and not AMuxHw_ADCP_Decoder_old_id_2 and not Count_2 and not AMuxHw_ADCP_Decoder_old_id_1 and not Count_1 and not AMuxHw_ADCP_Decoder_old_id_0 and not Count_0)
	OR (not AMuxHw_ADCP_Decoder_old_id_3 and not Count_3 and not AMuxHw_ADCP_Decoder_old_id_2 and not Count_2 and not AMuxHw_ADCP_Decoder_old_id_1 and not Count_1 and AMuxHw_ADCP_Decoder_old_id_0 and Count_0)
	OR (not AMuxHw_ADCP_Decoder_old_id_3 and not Count_3 and not AMuxHw_ADCP_Decoder_old_id_2 and not Count_2 and not AMuxHw_ADCP_Decoder_old_id_0 and not Count_0 and AMuxHw_ADCP_Decoder_old_id_1 and Count_1)
	OR (not AMuxHw_ADCP_Decoder_old_id_3 and not Count_3 and not AMuxHw_ADCP_Decoder_old_id_2 and not Count_2 and AMuxHw_ADCP_Decoder_old_id_1 and Count_1 and AMuxHw_ADCP_Decoder_old_id_0 and Count_0)
	OR (not AMuxHw_ADCP_Decoder_old_id_3 and not Count_3 and not AMuxHw_ADCP_Decoder_old_id_1 and not Count_1 and not AMuxHw_ADCP_Decoder_old_id_0 and not Count_0 and AMuxHw_ADCP_Decoder_old_id_2 and Count_2)
	OR (not AMuxHw_ADCP_Decoder_old_id_3 and not Count_3 and not AMuxHw_ADCP_Decoder_old_id_1 and not Count_1 and AMuxHw_ADCP_Decoder_old_id_2 and Count_2 and AMuxHw_ADCP_Decoder_old_id_0 and Count_0)
	OR (not AMuxHw_ADCP_Decoder_old_id_3 and not Count_3 and not AMuxHw_ADCP_Decoder_old_id_0 and not Count_0 and AMuxHw_ADCP_Decoder_old_id_2 and Count_2 and AMuxHw_ADCP_Decoder_old_id_1 and Count_1)
	OR (not AMuxHw_ADCP_Decoder_old_id_3 and not Count_3 and AMuxHw_ADCP_Decoder_old_id_2 and Count_2 and AMuxHw_ADCP_Decoder_old_id_1 and Count_1 and AMuxHw_ADCP_Decoder_old_id_0 and Count_0)
	OR (not AMuxHw_ADCP_Decoder_old_id_2 and not Count_2 and not AMuxHw_ADCP_Decoder_old_id_1 and not Count_1 and not AMuxHw_ADCP_Decoder_old_id_0 and not Count_0 and AMuxHw_ADCP_Decoder_old_id_3 and Count_3)
	OR (not AMuxHw_ADCP_Decoder_old_id_2 and not Count_2 and not AMuxHw_ADCP_Decoder_old_id_1 and not Count_1 and AMuxHw_ADCP_Decoder_old_id_3 and Count_3 and AMuxHw_ADCP_Decoder_old_id_0 and Count_0)
	OR (not AMuxHw_ADCP_Decoder_old_id_2 and not Count_2 and not AMuxHw_ADCP_Decoder_old_id_0 and not Count_0 and AMuxHw_ADCP_Decoder_old_id_3 and Count_3 and AMuxHw_ADCP_Decoder_old_id_1 and Count_1)
	OR (not AMuxHw_ADCP_Decoder_old_id_2 and not Count_2 and AMuxHw_ADCP_Decoder_old_id_3 and Count_3 and AMuxHw_ADCP_Decoder_old_id_1 and Count_1 and AMuxHw_ADCP_Decoder_old_id_0 and Count_0)
	OR (not AMuxHw_ADCP_Decoder_old_id_1 and not Count_1 and not AMuxHw_ADCP_Decoder_old_id_0 and not Count_0 and AMuxHw_ADCP_Decoder_old_id_3 and Count_3 and AMuxHw_ADCP_Decoder_old_id_2 and Count_2)
	OR (not AMuxHw_ADCP_Decoder_old_id_1 and not Count_1 and AMuxHw_ADCP_Decoder_old_id_3 and Count_3 and AMuxHw_ADCP_Decoder_old_id_2 and Count_2 and AMuxHw_ADCP_Decoder_old_id_0 and Count_0)
	OR (not AMuxHw_ADCP_Decoder_old_id_0 and not Count_0 and AMuxHw_ADCP_Decoder_old_id_3 and Count_3 and AMuxHw_ADCP_Decoder_old_id_2 and Count_2 and AMuxHw_ADCP_Decoder_old_id_1 and Count_1)
	OR (AMuxHw_ADCP_Decoder_old_id_3 and Count_3 and AMuxHw_ADCP_Decoder_old_id_2 and Count_2 and AMuxHw_ADCP_Decoder_old_id_1 and Count_1 and AMuxHw_ADCP_Decoder_old_id_0 and Count_0));

Note:  Expanding virtual equation for 'Net_900' (cost = 2):
Net_900 <= ((not \EdgeDetect:last\ and Net_958)
	OR Net_976);

Note:  Expanding virtual equation for '\Delay_PWM:PWMUDB:trig_rise\' (cost = 2):
\Delay_PWM:PWMUDB:trig_rise\ <= ((not \Delay_PWM:PWMUDB:trig_last\ and not \EdgeDetect:last\ and Net_958)
	OR (not \Delay_PWM:PWMUDB:trig_last\ and Net_976));

Note:  Expanding virtual equation for '\Delay_PWM:PWMUDB:cmp1\' (cost = 4):
\Delay_PWM:PWMUDB:cmp1\ <= (\Delay_PWM:PWMUDB:cmp1_less\
	OR \Delay_PWM:PWMUDB:cmp1_eq\);

Note:  Expanding virtual equation for '\Delay_PWM:PWMUDB:MODULE_1:g2:a0:s_1\' (cost = 2):
\Delay_PWM:PWMUDB:MODULE_1:g2:a0:s_1\ <= ((not \Delay_PWM:PWMUDB:dith_count_0\ and \Delay_PWM:PWMUDB:dith_count_1\)
	OR (not \Delay_PWM:PWMUDB:dith_count_1\ and \Delay_PWM:PWMUDB:dith_count_0\));

Note:  Expanding virtual equation for '\Delay_PWM:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_18\' (cost = 0):
\Delay_PWM:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_18\ <=  ('0') ;

Note:  Expanding virtual equation for '\Delay_PWM:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_10\' (cost = 0):
\Delay_PWM:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_10\ <=  ('0') ;

Note:  Expanding virtual equation for '\Delay_PWM:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_3\' (cost = 0):
\Delay_PWM:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_3\ <=  ('0') ;


Substituting virtuals - pass 3:

Note:  Virtual signal AMuxHw_ADCP_Decoder_is_active with ( cost: 96 or cost_inv: -1)  > 90 or with size: 16 > 102 has been made a (soft) node.
AMuxHw_ADCP_Decoder_is_active <= ((not AMuxHw_ADCP_Decoder_old_id_3 and not Count_3 and not AMuxHw_ADCP_Decoder_old_id_2 and not Count_2 and not AMuxHw_ADCP_Decoder_old_id_1 and not Count_1 and not AMuxHw_ADCP_Decoder_old_id_0 and not Count_0)
	OR (not AMuxHw_ADCP_Decoder_old_id_3 and not Count_3 and not AMuxHw_ADCP_Decoder_old_id_2 and not Count_2 and not AMuxHw_ADCP_Decoder_old_id_1 and not Count_1 and AMuxHw_ADCP_Decoder_old_id_0 and Count_0)
	OR (not AMuxHw_ADCP_Decoder_old_id_3 and not Count_3 and not AMuxHw_ADCP_Decoder_old_id_2 and not Count_2 and not AMuxHw_ADCP_Decoder_old_id_0 and not Count_0 and AMuxHw_ADCP_Decoder_old_id_1 and Count_1)
	OR (not AMuxHw_ADCP_Decoder_old_id_3 and not Count_3 and not AMuxHw_ADCP_Decoder_old_id_2 and not Count_2 and AMuxHw_ADCP_Decoder_old_id_1 and Count_1 and AMuxHw_ADCP_Decoder_old_id_0 and Count_0)
	OR (not AMuxHw_ADCP_Decoder_old_id_3 and not Count_3 and not AMuxHw_ADCP_Decoder_old_id_1 and not Count_1 and not AMuxHw_ADCP_Decoder_old_id_0 and not Count_0 and AMuxHw_ADCP_Decoder_old_id_2 and Count_2)
	OR (not AMuxHw_ADCP_Decoder_old_id_3 and not Count_3 and not AMuxHw_ADCP_Decoder_old_id_1 and not Count_1 and AMuxHw_ADCP_Decoder_old_id_2 and Count_2 and AMuxHw_ADCP_Decoder_old_id_0 and Count_0)
	OR (not AMuxHw_ADCP_Decoder_old_id_3 and not Count_3 and not AMuxHw_ADCP_Decoder_old_id_0 and not Count_0 and AMuxHw_ADCP_Decoder_old_id_2 and Count_2 and AMuxHw_ADCP_Decoder_old_id_1 and Count_1)
	OR (not AMuxHw_ADCP_Decoder_old_id_3 and not Count_3 and AMuxHw_ADCP_Decoder_old_id_2 and Count_2 and AMuxHw_ADCP_Decoder_old_id_1 and Count_1 and AMuxHw_ADCP_Decoder_old_id_0 and Count_0)
	OR (not AMuxHw_ADCP_Decoder_old_id_2 and not Count_2 and not AMuxHw_ADCP_Decoder_old_id_1 and not Count_1 and not AMuxHw_ADCP_Decoder_old_id_0 and not Count_0 and AMuxHw_ADCP_Decoder_old_id_3 and Count_3)
	OR (not AMuxHw_ADCP_Decoder_old_id_2 and not Count_2 and not AMuxHw_ADCP_Decoder_old_id_1 and not Count_1 and AMuxHw_ADCP_Decoder_old_id_3 and Count_3 and AMuxHw_ADCP_Decoder_old_id_0 and Count_0)
	OR (not AMuxHw_ADCP_Decoder_old_id_2 and not Count_2 and not AMuxHw_ADCP_Decoder_old_id_0 and not Count_0 and AMuxHw_ADCP_Decoder_old_id_3 and Count_3 and AMuxHw_ADCP_Decoder_old_id_1 and Count_1)
	OR (not AMuxHw_ADCP_Decoder_old_id_2 and not Count_2 and AMuxHw_ADCP_Decoder_old_id_3 and Count_3 and AMuxHw_ADCP_Decoder_old_id_1 and Count_1 and AMuxHw_ADCP_Decoder_old_id_0 and Count_0)
	OR (not AMuxHw_ADCP_Decoder_old_id_1 and not Count_1 and not AMuxHw_ADCP_Decoder_old_id_0 and not Count_0 and AMuxHw_ADCP_Decoder_old_id_3 and Count_3 and AMuxHw_ADCP_Decoder_old_id_2 and Count_2)
	OR (not AMuxHw_ADCP_Decoder_old_id_1 and not Count_1 and AMuxHw_ADCP_Decoder_old_id_3 and Count_3 and AMuxHw_ADCP_Decoder_old_id_2 and Count_2 and AMuxHw_ADCP_Decoder_old_id_0 and Count_0)
	OR (not AMuxHw_ADCP_Decoder_old_id_0 and not Count_0 and AMuxHw_ADCP_Decoder_old_id_3 and Count_3 and AMuxHw_ADCP_Decoder_old_id_2 and Count_2 and AMuxHw_ADCP_Decoder_old_id_1 and Count_1)
	OR (AMuxHw_ADCP_Decoder_old_id_3 and Count_3 and AMuxHw_ADCP_Decoder_old_id_2 and Count_2 and AMuxHw_ADCP_Decoder_old_id_1 and Count_1 and AMuxHw_ADCP_Decoder_old_id_0 and Count_0));

Note:  Expanding virtual equation for '\Delay_PWM:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_19\' (cost = 0):
\Delay_PWM:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_19\ <=  ('0') ;

Note:  Expanding virtual equation for '\Delay_PWM:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_11\' (cost = 0):
\Delay_PWM:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_11\ <=  ('0') ;

Note:  Expanding virtual equation for '\Delay_PWM:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_4\' (cost = 0):
\Delay_PWM:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_4\ <=  ('0') ;


Substituting virtuals - pass 4:

Note:  Expanding virtual equation for '\Delay_PWM:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_20\' (cost = 0):
\Delay_PWM:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_20\ <=  ('0') ;

Note:  Expanding virtual equation for '\Delay_PWM:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_12\' (cost = 0):
\Delay_PWM:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_12\ <=  ('0') ;

Note:  Expanding virtual equation for '\Delay_PWM:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_5\' (cost = 0):
\Delay_PWM:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_5\ <=  ('0') ;


Substituting virtuals - pass 5:

Note:  Expanding virtual equation for '\Delay_PWM:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_21\' (cost = 0):
\Delay_PWM:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_21\ <=  ('0') ;

Note:  Expanding virtual equation for '\Delay_PWM:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_13\' (cost = 0):
\Delay_PWM:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_13\ <=  ('0') ;

Note:  Expanding virtual equation for '\Delay_PWM:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_6\' (cost = 0):
\Delay_PWM:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_6\ <=  ('0') ;


Substituting virtuals - pass 6:

Note:  Expanding virtual equation for '\Delay_PWM:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_22\' (cost = 0):
\Delay_PWM:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_22\ <=  ('0') ;

Note:  Expanding virtual equation for '\Delay_PWM:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_14\' (cost = 0):
\Delay_PWM:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_14\ <=  ('0') ;

Note:  Expanding virtual equation for '\Delay_PWM:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_7\' (cost = 0):
\Delay_PWM:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_7\ <=  ('0') ;


Substituting virtuals - pass 7:

Note:  Expanding virtual equation for '\Delay_PWM:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_23\' (cost = 0):
\Delay_PWM:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_23\ <=  ('0') ;

Note:  Expanding virtual equation for '\Delay_PWM:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_15\' (cost = 0):
\Delay_PWM:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_15\ <=  ('0') ;


Substituting virtuals - pass 8:


----------------------------------------------------------
Circuit simplification results:

	Expanded 42 signals.
	Turned 1 signals into soft nodes.
	Maximum default expansion cost was set at 3.
----------------------------------------------------------

------------------------------------------------------
Alias Detection
------------------------------------------------------
Aliasing \Delay_PWM:PWMUDB:final_capture\ to zero
Aliasing \Delay_PWM:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:b_24\ to zero
Aliasing \Delay_PWM:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:b_16\ to zero
Aliasing \Delay_PWM:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:b_8\ to zero
Aliasing \Delay_PWM:PWMUDB:final_kill_reg\\D\ to zero
Removing Lhs of wire \Delay_PWM:PWMUDB:final_capture\[296] = zero[29]
Removing Lhs of wire \Delay_PWM:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:b_24\[509] = zero[29]
Removing Lhs of wire \Delay_PWM:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:b_16\[519] = zero[29]
Removing Lhs of wire \Delay_PWM:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:b_8\[529] = zero[29]
Removing Lhs of wire \Delay_PWM:PWMUDB:final_kill_reg\\D\[755] = zero[29]

------------------------------------------------------
Aliased 0 equations, 5 wires.
------------------------------------------------------

----------------------------------------------------------
Circuit simplification
----------------------------------------------------------

Eliminating unused logic - pass 1:


Eliminating unused logic - pass 2:


Substituting virtuals - pass 1:


----------------------------------------------------------
Circuit simplification results:

	Expanded 0 signals.
	Turned 0 signals into soft nodes.
	Maximum default expansion cost was set at 3.
----------------------------------------------------------

topld:  No errors.

CYPRESS_DIR    : C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\warp
Warp Program   : C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\warp\bin\warp.exe
Warp Arguments : -yv2 -q10 -ygs -o2 -v3 -.fftcfgtype=LE -ya "-.fftprj=D:\psoc codes\adc16\DelSig_16Channel01\DelSig_16Channel01.cydsn\DelSig_16Channel01.cyprj" -dcpsoc3 DelSig_16Channel01.v -verilog
</CYPRESSTAG>
Warp synthesis phase: Elapsed time ==> 1s.690ms
<CYPRESSTAG name="Fitter results...">
<CYPRESSTAG name="Fitter startup details...">
cyp3fit: V4.4.0.80, Family: PSoC3, Started at: Friday, 07 January 2022 02:11:29
Options: -yv2 -q10 -ygs -o2 -v3 -.fftcfgtype=LE -ya -.fftprj=D:\psoc codes\adc16\DelSig_16Channel01\DelSig_16Channel01.cydsn\DelSig_16Channel01.cyprj -d CY8C5888LTI-LP097 DelSig_16Channel01.v -verilog
</CYPRESSTAG>
<CYPRESSTAG name="Design parsing">
Design parsing phase: Elapsed time ==> 0s.027ms
</CYPRESSTAG>
<CYPRESSTAG name="Tech Mapping">
<CYPRESSTAG name="Initial Mapping" icon="FILE_RPT_TECHM">
    Removed wire end \Delay_PWM:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_24\ kept zero
    Removed wire end \Delay_PWM:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_16\ kept zero
    Removed wire end \Delay_PWM:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_8\ kept zero
    Removed wire end \MODULE_2:g1:a0:gx:u0:lti_0\ kept \MODULE_2:g1:a0:gx:u0:lt_2\
    Removed wire end \MODULE_2:g1:a0:gx:u0:gti_0\ kept \MODULE_2:g1:a0:gx:u0:gt_2\
    Converted constant MacroCell: \Delay_PWM:PWMUDB:prevCapture\ from registered to combinatorial
    Converted constant MacroCell: \Delay_PWM:PWMUDB:status_1\ from registered to combinatorial
    Converted constant MacroCell: \Delay_PWM:PWMUDB:status_5\ from registered to combinatorial
    Converted constant MacroCell: \Delay_PWM:PWMUDB:pwm1_i_reg\ from registered to combinatorial
    Converted constant MacroCell: \Delay_PWM:PWMUDB:pwm2_i_reg\ from registered to combinatorial
Assigning clock Clock_4 to clock BUS_CLK because it is a pass-through
Assigning clock Clock_1 to clock BUS_CLK because it is a pass-through
<CYPRESSTAG name="Global Clock Selection" icon="FILE_RPT_TECHM">
    Digital Clock 0: Automatic-assigning  clock 'ADC_Ext_CP_Clk'. Fanout=1, Signal=\ADC:Net_93\
    Analog  Clock 0: Automatic-assigning  clock 'ADC_theACLK'. Fanout=1, Signal=\ADC:Net_488\
</CYPRESSTAG>

Removing unused cells resulting from optimization
Done removing unused cells.
<CYPRESSTAG name="UDB Clock/Enable Remapping Results">
    UDB Clk/Enable \Delay_PWM:PWMUDB:clock_enable_block\: with output requested to be synchronous
        ClockIn: BUS_CLK was determined to be a global clock that is synchronous to BUS_CLK
        EnableIn: Constant 1 was determined to be synchronous to ClockIn
        ClockOut: BUS_CLK, EnableOut: Constant 1
</CYPRESSTAG>
<CYPRESSTAG name="UDB Routed Clock Assignment">
    Routed Clock: \Sync_2:genblk1[0]:INST\:synccell.out
        Effective Clock: BUS_CLK
        Enable Signal: \Sync_2:genblk1[0]:INST\:synccell.out
</CYPRESSTAG>
ADD: pft.M0040: information: The following 9 pin(s) will be assigned a location by the fitter: ChannelSelect(0), Vin0(0), Vin1(0), Vin2(0), Vin3(0), Vin4(0), Vin5(0), Vin6(0), Vin7(0)


Removing unused cells resulting from optimization
Done removing unused cells.
<CYPRESSTAG name="Duplicate Macrocell detection">
</CYPRESSTAG>
</CYPRESSTAG>
<CYPRESSTAG name="Duplicate Macrocell detection">

Removing unused cells resulting from optimization
Done removing unused cells.
</CYPRESSTAG>
<CYPRESSTAG name="Design Equations" icon="FILE_RPT_EQUATION">

------------------------------------------------------------
Design Equations
------------------------------------------------------------
    <CYPRESSTAG name="Pin listing">

    ------------------------------------------------------------
    Pin listing
    ------------------------------------------------------------

    Pin : Name = Vin0(0)
        Attributes:
            In Group/Port: True
            In Sync Option: AUTO
            Out Sync Option: AUTO
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: HI_Z_ANALOG
            VTrip: EITHER
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: True
            Can contain Digital: False
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO Multiplier Index: 0
            SIO RefSel: VCC_IO
            Required Capabilities: ANALOG
            Initial Value: 0
            IO Voltage: 0
        PORT MAP (
            pa_out => Vin0(0)__PA ,
            analog_term => Net_1005 ,
            pad => Vin0(0)_PAD ,
            pin_input => AMuxHw_ADCP_Decoder_one_hot_0 );

    Pin : Name = \LCD:LCDPort(0)\
        Attributes:
            In Group/Port: True
            In Sync Option: AUTO
            Out Sync Option: NOSYNC
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: CMOS_OUT
            VTrip: EITHER
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: False
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO Multiplier Index: 0
            SIO RefSel: VCC_IO
            Required Capabilities: DIGITAL
            Initial Value: 0
            IO Voltage: 0
        PORT MAP (
            pa_out => \LCD:LCDPort(0)\__PA ,
            pad => \LCD:LCDPort(0)_PAD\ );
        Properties:
        {
        }

    Pin : Name = \LCD:LCDPort(1)\
        Attributes:
            In Group/Port: True
            In Sync Option: AUTO
            Out Sync Option: NOSYNC
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: CMOS_OUT
            VTrip: EITHER
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: False
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO Multiplier Index: 0
            SIO RefSel: VCC_IO
            Required Capabilities: DIGITAL
            Initial Value: 0
            IO Voltage: 0
        PORT MAP (
            pa_out => \LCD:LCDPort(1)\__PA ,
            pad => \LCD:LCDPort(1)_PAD\ );
        Properties:
        {
        }

    Pin : Name = \LCD:LCDPort(2)\
        Attributes:
            In Group/Port: True
            In Sync Option: AUTO
            Out Sync Option: NOSYNC
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: CMOS_OUT
            VTrip: EITHER
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: False
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO Multiplier Index: 0
            SIO RefSel: VCC_IO
            Required Capabilities: DIGITAL
            Initial Value: 0
            IO Voltage: 0
        PORT MAP (
            pa_out => \LCD:LCDPort(2)\__PA ,
            pad => \LCD:LCDPort(2)_PAD\ );
        Properties:
        {
        }

    Pin : Name = \LCD:LCDPort(3)\
        Attributes:
            In Group/Port: True
            In Sync Option: AUTO
            Out Sync Option: NOSYNC
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: CMOS_OUT
            VTrip: EITHER
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: False
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO Multiplier Index: 0
            SIO RefSel: VCC_IO
            Required Capabilities: DIGITAL
            Initial Value: 0
            IO Voltage: 0
        PORT MAP (
            pa_out => \LCD:LCDPort(3)\__PA ,
            pad => \LCD:LCDPort(3)_PAD\ );
        Properties:
        {
        }

    Pin : Name = \LCD:LCDPort(4)\
        Attributes:
            In Group/Port: True
            In Sync Option: AUTO
            Out Sync Option: NOSYNC
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: CMOS_OUT
            VTrip: EITHER
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: False
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO Multiplier Index: 0
            SIO RefSel: VCC_IO
            Required Capabilities: DIGITAL
            Initial Value: 0
            IO Voltage: 0
        PORT MAP (
            pa_out => \LCD:LCDPort(4)\__PA ,
            pad => \LCD:LCDPort(4)_PAD\ );
        Properties:
        {
        }

    Pin : Name = \LCD:LCDPort(5)\
        Attributes:
            In Group/Port: True
            In Sync Option: AUTO
            Out Sync Option: NOSYNC
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: CMOS_OUT
            VTrip: EITHER
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: False
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO Multiplier Index: 0
            SIO RefSel: VCC_IO
            Required Capabilities: DIGITAL
            Initial Value: 0
            IO Voltage: 0
        PORT MAP (
            pa_out => \LCD:LCDPort(5)\__PA ,
            pad => \LCD:LCDPort(5)_PAD\ );
        Properties:
        {
        }

    Pin : Name = \LCD:LCDPort(6)\
        Attributes:
            In Group/Port: True
            In Sync Option: AUTO
            Out Sync Option: NOSYNC
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: CMOS_OUT
            VTrip: EITHER
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: False
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO Multiplier Index: 0
            SIO RefSel: VCC_IO
            Required Capabilities: DIGITAL
            Initial Value: 0
            IO Voltage: 0
        PORT MAP (
            pa_out => \LCD:LCDPort(6)\__PA ,
            pad => \LCD:LCDPort(6)_PAD\ );
        Properties:
        {
        }

    Pin : Name = Vin2(0)
        Attributes:
            In Group/Port: True
            In Sync Option: AUTO
            Out Sync Option: AUTO
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: HI_Z_ANALOG
            VTrip: EITHER
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: True
            Can contain Digital: False
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO Multiplier Index: 0
            SIO RefSel: VCC_IO
            Required Capabilities: ANALOG
            Initial Value: 0
            IO Voltage: 0
        PORT MAP (
            pa_out => Vin2(0)__PA ,
            analog_term => Net_1006 ,
            pad => Vin2(0)_PAD ,
            pin_input => AMuxHw_ADCP_Decoder_one_hot_2 );

    Pin : Name = EOCpin(0)
        Attributes:
            In Group/Port: True
            In Sync Option: AUTO
            Out Sync Option: NOSYNC
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: CMOS_OUT
            VTrip: EITHER
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO Multiplier Index: 0
            SIO RefSel: VCC_IO
            Required Capabilities: DIGITAL, ROUTABLE
            Initial Value: 0
            IO Voltage: 0
        PORT MAP (
            pa_out => EOCpin(0)__PA ,
            pin_input => eoc ,
            pad => EOCpin(0)_PAD );
        Properties:
        {
        }

    Pin : Name = SOCpin(0)
        Attributes:
            In Group/Port: True
            In Sync Option: AUTO
            Out Sync Option: NOSYNC
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: CMOS_OUT
            VTrip: EITHER
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO Multiplier Index: 0
            SIO RefSel: VCC_IO
            Required Capabilities: DIGITAL, ROUTABLE
            Initial Value: 0
            IO Voltage: 0
        PORT MAP (
            pa_out => SOCpin(0)__PA ,
            pin_input => ADC_SOC ,
            pad => SOCpin(0)_PAD );
        Properties:
        {
        }

    Pin : Name = Vin6(0)
        Attributes:
            In Group/Port: True
            In Sync Option: AUTO
            Out Sync Option: AUTO
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: HI_Z_ANALOG
            VTrip: EITHER
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: True
            Can contain Digital: False
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO Multiplier Index: 0
            SIO RefSel: VCC_IO
            Required Capabilities: ANALOG
            Initial Value: 0
            IO Voltage: 0
        PORT MAP (
            pa_out => Vin6(0)__PA ,
            analog_term => Net_1017 ,
            pad => Vin6(0)_PAD ,
            pin_input => AMuxHw_ADCP_Decoder_one_hot_6 );

    Pin : Name = Count0(0)
        Attributes:
            In Group/Port: True
            In Sync Option: AUTO
            Out Sync Option: NOSYNC
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: CMOS_OUT
            VTrip: EITHER
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO Multiplier Index: 0
            SIO RefSel: VCC_IO
            Required Capabilities: DIGITAL, ROUTABLE
            Initial Value: 0
            IO Voltage: 0
        PORT MAP (
            pa_out => Count0(0)__PA ,
            pin_input => Count_0 ,
            pad => Count0(0)_PAD );
        Properties:
        {
        }

    Pin : Name = ChannelSelect(0)
        Attributes:
            In Group/Port: True
            In Sync Option: SYNC
            Out Sync Option: AUTO
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: RES_PULL_UP
            VTrip: CMOS
            Slew: FAST
            Input Sync needed: True
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO Multiplier Index: 0
            SIO RefSel: VCC_IO
            Required Capabilities: DIGITAL, ROUTABLE
            Initial Value: 1
            IO Voltage: 0
        PORT MAP (
            pa_out => ChannelSelect(0)__PA ,
            annotation => Net_1029 ,
            pad => ChannelSelect(0)_PAD );

    Pin : Name = Vin5(0)
        Attributes:
            In Group/Port: True
            In Sync Option: AUTO
            Out Sync Option: AUTO
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: HI_Z_ANALOG
            VTrip: EITHER
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: True
            Can contain Digital: False
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO Multiplier Index: 0
            SIO RefSel: VCC_IO
            Required Capabilities: ANALOG
            Initial Value: 0
            IO Voltage: 0
        PORT MAP (
            pa_out => Vin5(0)__PA ,
            analog_term => Net_1016 ,
            pad => Vin5(0)_PAD ,
            pin_input => AMuxHw_ADCP_Decoder_one_hot_5 );

    Pin : Name = Vin4(0)
        Attributes:
            In Group/Port: True
            In Sync Option: AUTO
            Out Sync Option: AUTO
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: HI_Z_ANALOG
            VTrip: EITHER
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: True
            Can contain Digital: False
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO Multiplier Index: 0
            SIO RefSel: VCC_IO
            Required Capabilities: ANALOG
            Initial Value: 0
            IO Voltage: 0
        PORT MAP (
            pa_out => Vin4(0)__PA ,
            analog_term => Net_1015 ,
            pad => Vin4(0)_PAD ,
            pin_input => AMuxHw_ADCP_Decoder_one_hot_4 );

    Pin : Name = Vin3(0)
        Attributes:
            In Group/Port: True
            In Sync Option: AUTO
            Out Sync Option: AUTO
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: HI_Z_ANALOG
            VTrip: EITHER
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: True
            Can contain Digital: False
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO Multiplier Index: 0
            SIO RefSel: VCC_IO
            Required Capabilities: ANALOG
            Initial Value: 0
            IO Voltage: 0
        PORT MAP (
            pa_out => Vin3(0)__PA ,
            analog_term => Net_1014 ,
            pad => Vin3(0)_PAD ,
            pin_input => AMuxHw_ADCP_Decoder_one_hot_3 );

    Pin : Name = Vin7(0)
        Attributes:
            In Group/Port: True
            In Sync Option: AUTO
            Out Sync Option: AUTO
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: HI_Z_ANALOG
            VTrip: EITHER
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: True
            Can contain Digital: False
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO Multiplier Index: 0
            SIO RefSel: VCC_IO
            Required Capabilities: ANALOG
            Initial Value: 0
            IO Voltage: 0
        PORT MAP (
            pa_out => Vin7(0)__PA ,
            analog_term => Net_1018 ,
            pad => Vin7(0)_PAD ,
            pin_input => AMuxHw_ADCP_Decoder_one_hot_7 );

    Pin : Name = Vin8(0)
        Attributes:
            In Group/Port: True
            In Sync Option: AUTO
            Out Sync Option: AUTO
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: HI_Z_ANALOG
            VTrip: EITHER
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: True
            Can contain Digital: False
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO Multiplier Index: 0
            SIO RefSel: VCC_IO
            Required Capabilities: ANALOG
            Initial Value: 0
            IO Voltage: 0
        PORT MAP (
            pa_out => Vin8(0)__PA ,
            analog_term => Net_1019 ,
            pad => Vin8(0)_PAD ,
            pin_input => AMuxHw_ADCP_Decoder_one_hot_8 );
        Properties:
        {
        }

    Pin : Name = Vin9(0)
        Attributes:
            In Group/Port: True
            In Sync Option: AUTO
            Out Sync Option: AUTO
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: HI_Z_ANALOG
            VTrip: EITHER
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: True
            Can contain Digital: False
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO Multiplier Index: 0
            SIO RefSel: VCC_IO
            Required Capabilities: ANALOG
            Initial Value: 0
            IO Voltage: 0
        PORT MAP (
            pa_out => Vin9(0)__PA ,
            analog_term => Net_1020 ,
            pad => Vin9(0)_PAD ,
            pin_input => AMuxHw_ADCP_Decoder_one_hot_9 );
        Properties:
        {
        }

    Pin : Name = VinA(0)
        Attributes:
            In Group/Port: True
            In Sync Option: AUTO
            Out Sync Option: AUTO
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: HI_Z_ANALOG
            VTrip: EITHER
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: True
            Can contain Digital: False
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO Multiplier Index: 0
            SIO RefSel: VCC_IO
            Required Capabilities: ANALOG
            Initial Value: 0
            IO Voltage: 0
        PORT MAP (
            pa_out => VinA(0)__PA ,
            analog_term => Net_1008 ,
            pad => VinA(0)_PAD ,
            pin_input => AMuxHw_ADCP_Decoder_one_hot_10 );
        Properties:
        {
        }

    Pin : Name = VinB(0)
        Attributes:
            In Group/Port: True
            In Sync Option: AUTO
            Out Sync Option: AUTO
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: HI_Z_ANALOG
            VTrip: EITHER
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: True
            Can contain Digital: False
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO Multiplier Index: 0
            SIO RefSel: VCC_IO
            Required Capabilities: ANALOG
            Initial Value: 0
            IO Voltage: 0
        PORT MAP (
            pa_out => VinB(0)__PA ,
            analog_term => Net_1009 ,
            pad => VinB(0)_PAD ,
            pin_input => AMuxHw_ADCP_Decoder_one_hot_11 );
        Properties:
        {
        }

    Pin : Name = VinC(0)
        Attributes:
            In Group/Port: True
            In Sync Option: AUTO
            Out Sync Option: AUTO
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: HI_Z_ANALOG
            VTrip: EITHER
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: True
            Can contain Digital: False
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO Multiplier Index: 0
            SIO RefSel: VCC_IO
            Required Capabilities: ANALOG
            Initial Value: 0
            IO Voltage: 0
        PORT MAP (
            pa_out => VinC(0)__PA ,
            analog_term => Net_1010 ,
            pad => VinC(0)_PAD ,
            pin_input => AMuxHw_ADCP_Decoder_one_hot_12 );
        Properties:
        {
        }

    Pin : Name = Count3(0)
        Attributes:
            In Group/Port: True
            In Sync Option: AUTO
            Out Sync Option: NOSYNC
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: CMOS_OUT
            VTrip: EITHER
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO Multiplier Index: 0
            SIO RefSel: VCC_IO
            Required Capabilities: DIGITAL, ROUTABLE
            Initial Value: 0
            IO Voltage: 0
        PORT MAP (
            pa_out => Count3(0)__PA ,
            pin_input => Count_3 ,
            pad => Count3(0)_PAD );
        Properties:
        {
        }

    Pin : Name = Count2(0)
        Attributes:
            In Group/Port: True
            In Sync Option: AUTO
            Out Sync Option: NOSYNC
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: CMOS_OUT
            VTrip: EITHER
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO Multiplier Index: 0
            SIO RefSel: VCC_IO
            Required Capabilities: DIGITAL, ROUTABLE
            Initial Value: 0
            IO Voltage: 0
        PORT MAP (
            pa_out => Count2(0)__PA ,
            pin_input => Count_2 ,
            pad => Count2(0)_PAD );
        Properties:
        {
        }

    Pin : Name = Count1(0)
        Attributes:
            In Group/Port: True
            In Sync Option: AUTO
            Out Sync Option: NOSYNC
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: CMOS_OUT
            VTrip: EITHER
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO Multiplier Index: 0
            SIO RefSel: VCC_IO
            Required Capabilities: DIGITAL, ROUTABLE
            Initial Value: 0
            IO Voltage: 0
        PORT MAP (
            pa_out => Count1(0)__PA ,
            pin_input => Count_1 ,
            pad => Count1(0)_PAD );
        Properties:
        {
        }

    Pin : Name = Vin1(0)
        Attributes:
            In Group/Port: True
            In Sync Option: AUTO
            Out Sync Option: AUTO
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: HI_Z_ANALOG
            VTrip: EITHER
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: True
            Can contain Digital: False
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO Multiplier Index: 0
            SIO RefSel: VCC_IO
            Required Capabilities: ANALOG
            Initial Value: 0
            IO Voltage: 0
        PORT MAP (
            pa_out => Vin1(0)__PA ,
            analog_term => Net_1007 ,
            pad => Vin1(0)_PAD ,
            pin_input => AMuxHw_ADCP_Decoder_one_hot_1 );

    Pin : Name = VinD(0)
        Attributes:
            In Group/Port: True
            In Sync Option: AUTO
            Out Sync Option: AUTO
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: HI_Z_ANALOG
            VTrip: EITHER
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: True
            Can contain Digital: False
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO Multiplier Index: 0
            SIO RefSel: VCC_IO
            Required Capabilities: ANALOG
            Initial Value: 0
            IO Voltage: 0
        PORT MAP (
            pa_out => VinD(0)__PA ,
            analog_term => Net_1011 ,
            pad => VinD(0)_PAD ,
            pin_input => AMuxHw_ADCP_Decoder_one_hot_13 );
        Properties:
        {
        }

    Pin : Name = VinE(0)
        Attributes:
            In Group/Port: True
            In Sync Option: AUTO
            Out Sync Option: AUTO
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: HI_Z_ANALOG
            VTrip: EITHER
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: True
            Can contain Digital: False
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO Multiplier Index: 0
            SIO RefSel: VCC_IO
            Required Capabilities: ANALOG
            Initial Value: 0
            IO Voltage: 0
        PORT MAP (
            pa_out => VinE(0)__PA ,
            analog_term => Net_1012 ,
            pad => VinE(0)_PAD ,
            pin_input => AMuxHw_ADCP_Decoder_one_hot_14 );
        Properties:
        {
        }

    Pin : Name = VinF(0)
        Attributes:
            In Group/Port: True
            In Sync Option: AUTO
            Out Sync Option: AUTO
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: HI_Z_ANALOG
            VTrip: EITHER
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: True
            Can contain Digital: False
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO Multiplier Index: 0
            SIO RefSel: VCC_IO
            Required Capabilities: ANALOG
            Initial Value: 0
            IO Voltage: 0
        PORT MAP (
            pa_out => VinF(0)__PA ,
            analog_term => Net_1013 ,
            pad => VinF(0)_PAD ,
            pin_input => AMuxHw_ADCP_Decoder_one_hot_15 );
        Properties:
        {
        }
    </CYPRESSTAG>
    <CYPRESSTAG name="Macrocell listing" icon="FILE_RPT_EQUATION">

    ------------------------------------------------------------
    Macrocell listing
    ------------------------------------------------------------

    MacroCell: Name=AMuxHw_ADCP_Decoder_is_active, Mode=(Combinatorial)
        Total # of inputs        : 8
        Total # of product terms : 8
            Clock Enable: True
        Main Equation            : 8 pterms
        !(
              !AMuxHw_ADCP_Decoder_old_id_3 * Count_3
            + AMuxHw_ADCP_Decoder_old_id_3 * !Count_3
            + !AMuxHw_ADCP_Decoder_old_id_2 * Count_2
            + AMuxHw_ADCP_Decoder_old_id_2 * !Count_2
            + !AMuxHw_ADCP_Decoder_old_id_1 * Count_1
            + AMuxHw_ADCP_Decoder_old_id_1 * !Count_1
            + !AMuxHw_ADCP_Decoder_old_id_0 * Count_0
            + AMuxHw_ADCP_Decoder_old_id_0 * !Count_0
        );
        Output = AMuxHw_ADCP_Decoder_is_active (fanout=16)
        Properties               : 
        {
            soft = 1
        }

    MacroCell: Name=\Delay_PWM:PWMUDB:status_2\, Mode=(Combinatorial)
        Total # of inputs        : 2
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \Delay_PWM:PWMUDB:runmode_enable\ * \Delay_PWM:PWMUDB:tc_i\
        );
        Output = \Delay_PWM:PWMUDB:status_2\ (fanout=1)

    MacroCell: Name=ADC_SOC, Mode=(Combinatorial)
        Total # of inputs        : 2
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              Net_958 * Net_938
        );
        Output = ADC_SOC (fanout=2)

    MacroCell: Name=AMuxHw_ADCP_Decoder_old_id_3, Mode=(D-Register)
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (ClockBlock_BUS_CLK) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              Count_3
        );
        Output = AMuxHw_ADCP_Decoder_old_id_3 (fanout=17)

    MacroCell: Name=AMuxHw_ADCP_Decoder_old_id_2, Mode=(D-Register)
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (ClockBlock_BUS_CLK) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              Count_2
        );
        Output = AMuxHw_ADCP_Decoder_old_id_2 (fanout=17)

    MacroCell: Name=AMuxHw_ADCP_Decoder_old_id_1, Mode=(D-Register)
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (ClockBlock_BUS_CLK) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              Count_1
        );
        Output = AMuxHw_ADCP_Decoder_old_id_1 (fanout=17)

    MacroCell: Name=AMuxHw_ADCP_Decoder_old_id_0, Mode=(D-Register)
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (ClockBlock_BUS_CLK) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              Count_0
        );
        Output = AMuxHw_ADCP_Decoder_old_id_0 (fanout=17)

    MacroCell: Name=AMuxHw_ADCP_Decoder_one_hot_0, Mode=(D-Register)
        Total # of inputs        : 5
        Total # of product terms : 1
        List of special equations: 
            Clock  = (ClockBlock_BUS_CLK) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              AMuxHw_ADCP_Decoder_is_active * !AMuxHw_ADCP_Decoder_old_id_3 * 
              !AMuxHw_ADCP_Decoder_old_id_2 * !AMuxHw_ADCP_Decoder_old_id_1 * 
              !AMuxHw_ADCP_Decoder_old_id_0
        );
        Output = AMuxHw_ADCP_Decoder_one_hot_0 (fanout=1)

    MacroCell: Name=AMuxHw_ADCP_Decoder_one_hot_1, Mode=(D-Register)
        Total # of inputs        : 5
        Total # of product terms : 1
        List of special equations: 
            Clock  = (ClockBlock_BUS_CLK) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              AMuxHw_ADCP_Decoder_is_active * !AMuxHw_ADCP_Decoder_old_id_3 * 
              !AMuxHw_ADCP_Decoder_old_id_2 * !AMuxHw_ADCP_Decoder_old_id_1 * 
              AMuxHw_ADCP_Decoder_old_id_0
        );
        Output = AMuxHw_ADCP_Decoder_one_hot_1 (fanout=1)

    MacroCell: Name=AMuxHw_ADCP_Decoder_one_hot_2, Mode=(D-Register)
        Total # of inputs        : 5
        Total # of product terms : 1
        List of special equations: 
            Clock  = (ClockBlock_BUS_CLK) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              AMuxHw_ADCP_Decoder_is_active * !AMuxHw_ADCP_Decoder_old_id_3 * 
              !AMuxHw_ADCP_Decoder_old_id_2 * AMuxHw_ADCP_Decoder_old_id_1 * 
              !AMuxHw_ADCP_Decoder_old_id_0
        );
        Output = AMuxHw_ADCP_Decoder_one_hot_2 (fanout=1)

    MacroCell: Name=AMuxHw_ADCP_Decoder_one_hot_3, Mode=(D-Register)
        Total # of inputs        : 5
        Total # of product terms : 1
        List of special equations: 
            Clock  = (ClockBlock_BUS_CLK) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              AMuxHw_ADCP_Decoder_is_active * !AMuxHw_ADCP_Decoder_old_id_3 * 
              !AMuxHw_ADCP_Decoder_old_id_2 * AMuxHw_ADCP_Decoder_old_id_1 * 
              AMuxHw_ADCP_Decoder_old_id_0
        );
        Output = AMuxHw_ADCP_Decoder_one_hot_3 (fanout=1)

    MacroCell: Name=AMuxHw_ADCP_Decoder_one_hot_4, Mode=(D-Register)
        Total # of inputs        : 5
        Total # of product terms : 1
        List of special equations: 
            Clock  = (ClockBlock_BUS_CLK) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              AMuxHw_ADCP_Decoder_is_active * !AMuxHw_ADCP_Decoder_old_id_3 * 
              AMuxHw_ADCP_Decoder_old_id_2 * !AMuxHw_ADCP_Decoder_old_id_1 * 
              !AMuxHw_ADCP_Decoder_old_id_0
        );
        Output = AMuxHw_ADCP_Decoder_one_hot_4 (fanout=1)

    MacroCell: Name=AMuxHw_ADCP_Decoder_one_hot_5, Mode=(D-Register)
        Total # of inputs        : 5
        Total # of product terms : 1
        List of special equations: 
            Clock  = (ClockBlock_BUS_CLK) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              AMuxHw_ADCP_Decoder_is_active * !AMuxHw_ADCP_Decoder_old_id_3 * 
              AMuxHw_ADCP_Decoder_old_id_2 * !AMuxHw_ADCP_Decoder_old_id_1 * 
              AMuxHw_ADCP_Decoder_old_id_0
        );
        Output = AMuxHw_ADCP_Decoder_one_hot_5 (fanout=1)

    MacroCell: Name=AMuxHw_ADCP_Decoder_one_hot_6, Mode=(D-Register)
        Total # of inputs        : 5
        Total # of product terms : 1
        List of special equations: 
            Clock  = (ClockBlock_BUS_CLK) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              AMuxHw_ADCP_Decoder_is_active * !AMuxHw_ADCP_Decoder_old_id_3 * 
              AMuxHw_ADCP_Decoder_old_id_2 * AMuxHw_ADCP_Decoder_old_id_1 * 
              !AMuxHw_ADCP_Decoder_old_id_0
        );
        Output = AMuxHw_ADCP_Decoder_one_hot_6 (fanout=1)

    MacroCell: Name=AMuxHw_ADCP_Decoder_one_hot_7, Mode=(D-Register)
        Total # of inputs        : 5
        Total # of product terms : 1
        List of special equations: 
            Clock  = (ClockBlock_BUS_CLK) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              AMuxHw_ADCP_Decoder_is_active * !AMuxHw_ADCP_Decoder_old_id_3 * 
              AMuxHw_ADCP_Decoder_old_id_2 * AMuxHw_ADCP_Decoder_old_id_1 * 
              AMuxHw_ADCP_Decoder_old_id_0
        );
        Output = AMuxHw_ADCP_Decoder_one_hot_7 (fanout=1)

    MacroCell: Name=AMuxHw_ADCP_Decoder_one_hot_8, Mode=(D-Register)
        Total # of inputs        : 5
        Total # of product terms : 1
        List of special equations: 
            Clock  = (ClockBlock_BUS_CLK) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              AMuxHw_ADCP_Decoder_is_active * AMuxHw_ADCP_Decoder_old_id_3 * 
              !AMuxHw_ADCP_Decoder_old_id_2 * !AMuxHw_ADCP_Decoder_old_id_1 * 
              !AMuxHw_ADCP_Decoder_old_id_0
        );
        Output = AMuxHw_ADCP_Decoder_one_hot_8 (fanout=1)

    MacroCell: Name=AMuxHw_ADCP_Decoder_one_hot_9, Mode=(D-Register)
        Total # of inputs        : 5
        Total # of product terms : 1
        List of special equations: 
            Clock  = (ClockBlock_BUS_CLK) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              AMuxHw_ADCP_Decoder_is_active * AMuxHw_ADCP_Decoder_old_id_3 * 
              !AMuxHw_ADCP_Decoder_old_id_2 * !AMuxHw_ADCP_Decoder_old_id_1 * 
              AMuxHw_ADCP_Decoder_old_id_0
        );
        Output = AMuxHw_ADCP_Decoder_one_hot_9 (fanout=1)

    MacroCell: Name=AMuxHw_ADCP_Decoder_one_hot_10, Mode=(D-Register)
        Total # of inputs        : 5
        Total # of product terms : 1
        List of special equations: 
            Clock  = (ClockBlock_BUS_CLK) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              AMuxHw_ADCP_Decoder_is_active * AMuxHw_ADCP_Decoder_old_id_3 * 
              !AMuxHw_ADCP_Decoder_old_id_2 * AMuxHw_ADCP_Decoder_old_id_1 * 
              !AMuxHw_ADCP_Decoder_old_id_0
        );
        Output = AMuxHw_ADCP_Decoder_one_hot_10 (fanout=1)

    MacroCell: Name=AMuxHw_ADCP_Decoder_one_hot_11, Mode=(D-Register)
        Total # of inputs        : 5
        Total # of product terms : 1
        List of special equations: 
            Clock  = (ClockBlock_BUS_CLK) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              AMuxHw_ADCP_Decoder_is_active * AMuxHw_ADCP_Decoder_old_id_3 * 
              !AMuxHw_ADCP_Decoder_old_id_2 * AMuxHw_ADCP_Decoder_old_id_1 * 
              AMuxHw_ADCP_Decoder_old_id_0
        );
        Output = AMuxHw_ADCP_Decoder_one_hot_11 (fanout=1)

    MacroCell: Name=AMuxHw_ADCP_Decoder_one_hot_12, Mode=(D-Register)
        Total # of inputs        : 5
        Total # of product terms : 1
        List of special equations: 
            Clock  = (ClockBlock_BUS_CLK) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              AMuxHw_ADCP_Decoder_is_active * AMuxHw_ADCP_Decoder_old_id_3 * 
              AMuxHw_ADCP_Decoder_old_id_2 * !AMuxHw_ADCP_Decoder_old_id_1 * 
              !AMuxHw_ADCP_Decoder_old_id_0
        );
        Output = AMuxHw_ADCP_Decoder_one_hot_12 (fanout=1)

    MacroCell: Name=AMuxHw_ADCP_Decoder_one_hot_13, Mode=(D-Register)
        Total # of inputs        : 5
        Total # of product terms : 1
        List of special equations: 
            Clock  = (ClockBlock_BUS_CLK) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              AMuxHw_ADCP_Decoder_is_active * AMuxHw_ADCP_Decoder_old_id_3 * 
              AMuxHw_ADCP_Decoder_old_id_2 * !AMuxHw_ADCP_Decoder_old_id_1 * 
              AMuxHw_ADCP_Decoder_old_id_0
        );
        Output = AMuxHw_ADCP_Decoder_one_hot_13 (fanout=1)

    MacroCell: Name=AMuxHw_ADCP_Decoder_one_hot_14, Mode=(D-Register)
        Total # of inputs        : 5
        Total # of product terms : 1
        List of special equations: 
            Clock  = (ClockBlock_BUS_CLK) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              AMuxHw_ADCP_Decoder_is_active * AMuxHw_ADCP_Decoder_old_id_3 * 
              AMuxHw_ADCP_Decoder_old_id_2 * AMuxHw_ADCP_Decoder_old_id_1 * 
              !AMuxHw_ADCP_Decoder_old_id_0
        );
        Output = AMuxHw_ADCP_Decoder_one_hot_14 (fanout=1)

    MacroCell: Name=AMuxHw_ADCP_Decoder_one_hot_15, Mode=(D-Register)
        Total # of inputs        : 5
        Total # of product terms : 1
        List of special equations: 
            Clock  = (ClockBlock_BUS_CLK) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              AMuxHw_ADCP_Decoder_is_active * AMuxHw_ADCP_Decoder_old_id_3 * 
              AMuxHw_ADCP_Decoder_old_id_2 * AMuxHw_ADCP_Decoder_old_id_1 * 
              AMuxHw_ADCP_Decoder_old_id_0
        );
        Output = AMuxHw_ADCP_Decoder_one_hot_15 (fanout=1)

    MacroCell: Name=Count_3, Mode=(T-Register)
        Total # of inputs        : 3
        Total # of product terms : 1
        List of special equations: 
            Clock  = (ClockBlock_BUS_CLK) => Global
            Clock Enable: PosEdge(Net_976)
        Main Equation            : 1 pterm
        (
              Count_2 * Count_1 * Count_0
        );
        Output = Count_3 (fanout=3)

    MacroCell: Name=Count_2, Mode=(T-Register)
        Total # of inputs        : 2
        Total # of product terms : 1
        List of special equations: 
            Clock  = (ClockBlock_BUS_CLK) => Global
            Clock Enable: PosEdge(Net_976)
        Main Equation            : 1 pterm
        (
              Count_1 * Count_0
        );
        Output = Count_2 (fanout=4)

    MacroCell: Name=Count_1, Mode=(T-Register)
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (ClockBlock_BUS_CLK) => Global
            Clock Enable: PosEdge(Net_976)
        Main Equation            : 1 pterm
        (
              Count_0
        );
        Output = Count_1 (fanout=5)

    MacroCell: Name=Count_0, Mode=(T-Register)
        Total # of inputs        : 0
        Total # of product terms : 0
        List of special equations: 
            Clock  = (ClockBlock_BUS_CLK) => Global
            Clock Enable: PosEdge(Net_976)
        Main Equation            : 0 pterms
        !(
            0
        );
        Output = Count_0 (fanout=6)

    MacroCell: Name=\Delay_PWM:PWMUDB:trig_last\, Mode=(D-Register)
        Total # of inputs        : 3
        Total # of product terms : 2
        List of special equations: 
            Clock  = (ClockBlock_BUS_CLK) => Global
            Clock Enable: True
        Main Equation            : 2 pterms
        (
              Net_958 * !\EdgeDetect:last\
            + Net_976
        );
        Output = \Delay_PWM:PWMUDB:trig_last\ (fanout=1)

    MacroCell: Name=\Delay_PWM:PWMUDB:runmode_enable\, Mode=(D-Register)
        Total # of inputs        : 7
        Total # of product terms : 3
        List of special equations: 
            Clock  = (ClockBlock_BUS_CLK) => Global
            Clock Enable: True
        Main Equation            : 3 pterms
        (
              Net_958 * \Delay_PWM:PWMUDB:control_7\ * 
              !\Delay_PWM:PWMUDB:trig_last\ * !\EdgeDetect:last\
            + Net_976 * \Delay_PWM:PWMUDB:control_7\ * 
              !\Delay_PWM:PWMUDB:trig_last\
            + \Delay_PWM:PWMUDB:control_7\ * 
              \Delay_PWM:PWMUDB:runmode_enable\ * !\Delay_PWM:PWMUDB:tc_i\
        );
        Output = \Delay_PWM:PWMUDB:runmode_enable\ (fanout=4)

    MacroCell: Name=\Delay_PWM:PWMUDB:prevCompare1\, Mode=(D-Register)
        Total # of inputs        : 2
        Total # of product terms : 1
        List of special equations: 
            Clock  = (ClockBlock_BUS_CLK) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        !(
              !\Delay_PWM:PWMUDB:cmp1_eq\ * !\Delay_PWM:PWMUDB:cmp1_less\
        );
        Output = \Delay_PWM:PWMUDB:prevCompare1\ (fanout=1)

    MacroCell: Name=\Delay_PWM:PWMUDB:status_0\, Mode=(D-Register)
        Total # of inputs        : 3
        Total # of product terms : 2
        List of special equations: 
            Clock  = (ClockBlock_BUS_CLK) => Global
            Clock Enable: True
        Main Equation            : 2 pterms
        (
              !\Delay_PWM:PWMUDB:prevCompare1\ * \Delay_PWM:PWMUDB:cmp1_eq\
            + !\Delay_PWM:PWMUDB:prevCompare1\ * \Delay_PWM:PWMUDB:cmp1_less\
        );
        Output = \Delay_PWM:PWMUDB:status_0\ (fanout=1)

    MacroCell: Name=Net_938, Mode=(D-Register)
        Total # of inputs        : 3
        Total # of product terms : 2
        List of special equations: 
            Clock  = (ClockBlock_BUS_CLK) => Global
            Clock Enable: True
        Main Equation            : 2 pterms
        (
              \Delay_PWM:PWMUDB:runmode_enable\ * \Delay_PWM:PWMUDB:cmp1_eq\
            + \Delay_PWM:PWMUDB:runmode_enable\ * 
              \Delay_PWM:PWMUDB:cmp1_less\
        );
        Output = Net_938 (fanout=1)

    MacroCell: Name=\EdgeDetect:last\, Mode=(D-Register)
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (ClockBlock_BUS_CLK) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              Net_958
        );
        Output = \EdgeDetect:last\ (fanout=2)
    </CYPRESSTAG>
    <CYPRESSTAG name="Datapath listing">

    ------------------------------------------------------------
    Datapath listing
    ------------------------------------------------------------

    datapathcell: Name =\Delay_PWM:PWMUDB:sP8:pwmdp:u0\
        PORT MAP (
            clock => ClockBlock_BUS_CLK ,
            cs_addr_2 => \Delay_PWM:PWMUDB:tc_i\ ,
            cs_addr_1 => \Delay_PWM:PWMUDB:runmode_enable\ ,
            ce0_comb => \Delay_PWM:PWMUDB:cmp1_eq\ ,
            cl0_comb => \Delay_PWM:PWMUDB:cmp1_less\ ,
            z0_comb => \Delay_PWM:PWMUDB:tc_i\ ,
            f1_blk_stat_comb => \Delay_PWM:PWMUDB:status_3\ );
        Properties:
        {
            a0_init = "00000000"
            a1_init = "00000000"
            ce0_sync = 1
            ce1_sync = 1
            cl0_sync = 1
            cl1_sync = 1
            cmsb_sync = 1
            co_msb_sync = 1
            cy_dpconfig = "0000000001000000000000001100000001000000010000000000000011000000000000001100000000000000110000000000000011000000000000001100000011111111000000001111111111111111101000000000000000000100000000000000000000011000"
            d0_init = "00000000"
            d1_init = "00000000"
            f0_blk_sync = 1
            f0_bus_sync = 1
            f1_blk_sync = 1
            f1_bus_sync = 1
            ff0_sync = 1
            ff1_sync = 1
            ov_msb_sync = 1
            so_sync = 1
            z0_sync = 1
            z1_sync = 1
        }
        Clock Polarity: Active High
        Clock Enable: True
    </CYPRESSTAG>
    <CYPRESSTAG name="Status register listing">
    </CYPRESSTAG>
    <CYPRESSTAG name="StatusI register listing">

    ------------------------------------------------------------
    StatusI register listing
    ------------------------------------------------------------

    statusicell: Name =\Delay_PWM:PWMUDB:genblk8:stsreg\
        PORT MAP (
            clock => ClockBlock_BUS_CLK ,
            status_3 => \Delay_PWM:PWMUDB:status_3\ ,
            status_2 => \Delay_PWM:PWMUDB:status_2\ ,
            status_0 => \Delay_PWM:PWMUDB:status_0\ );
        Properties:
        {
            cy_force_order = 1
            cy_int_mask = "1111111"
            cy_md_select = "0100111"
        }
        Clock Polarity: Active High
        Clock Enable: True
    </CYPRESSTAG>
    <CYPRESSTAG name="Sync listing">

    ------------------------------------------------------------
    Sync listing
    ------------------------------------------------------------

    synccell: Name =\Sync_2:genblk1[0]:INST\
        PORT MAP (
            clock => ClockBlock_BUS_CLK ,
            in => eoc ,
            out => Net_976 );
        Clock Polarity: Active High
        Clock Enable: True
    </CYPRESSTAG>
    <CYPRESSTAG name="Control register listing">

    ------------------------------------------------------------
    Control register listing
    ------------------------------------------------------------

    controlcell: Name =\Start_Reg:Sync:ctrl_reg\
        PORT MAP (
            control_7 => \Start_Reg:control_7\ ,
            control_6 => \Start_Reg:control_6\ ,
            control_5 => \Start_Reg:control_5\ ,
            control_4 => \Start_Reg:control_4\ ,
            control_3 => \Start_Reg:control_3\ ,
            control_2 => \Start_Reg:control_2\ ,
            control_1 => \Start_Reg:control_1\ ,
            control_0 => Net_958 );
        Properties:
        {
            cy_ctrl_mode_0 = "00000000"
            cy_ctrl_mode_1 = "00000000"
            cy_ext_reset = 0
            cy_force_order = 1
            cy_init_value = "00000000"
        }
        Clock Enable: True

    controlcell: Name =\Delay_PWM:PWMUDB:genblk1:ctrlreg\
        PORT MAP (
            clock => ClockBlock_BUS_CLK ,
            control_7 => \Delay_PWM:PWMUDB:control_7\ ,
            control_6 => \Delay_PWM:PWMUDB:control_6\ ,
            control_5 => \Delay_PWM:PWMUDB:control_5\ ,
            control_4 => \Delay_PWM:PWMUDB:control_4\ ,
            control_3 => \Delay_PWM:PWMUDB:control_3\ ,
            control_2 => \Delay_PWM:PWMUDB:control_2\ ,
            control_1 => \Delay_PWM:PWMUDB:control_1\ ,
            control_0 => \Delay_PWM:PWMUDB:control_0\ );
        Properties:
        {
            cy_ctrl_mode_0 = "11111111"
            cy_ctrl_mode_1 = "00000000"
            cy_ext_reset = 0
            cy_force_order = 1
            cy_init_value = "00000000"
        }
        Clock Polarity: Active High
        Clock Enable: True
    </CYPRESSTAG>
    <CYPRESSTAG name="Count7 listing">
    </CYPRESSTAG>
    <CYPRESSTAG name="DRQ listing">

    ------------------------------------------------------------
    DRQ listing
    ------------------------------------------------------------

    drqcell: Name =DMA_1
        PORT MAP (
            dmareq => eoc ,
            termin => zero ,
            termout => Net_1026 );
        Properties:
        {
            drq_type = "10"
            num_tds = 0
        }
    </CYPRESSTAG>
    <CYPRESSTAG name="Interrupt listing">

    ------------------------------------------------------------
    Interrupt listing
    ------------------------------------------------------------

    interrupt: Name =\ADC:IRQ\
        PORT MAP (
            interrupt => eoc );
        Properties:
        {
            int_type = "10"
            is_nmi = 0
        }
    </CYPRESSTAG>
</CYPRESSTAG>
<CYPRESSTAG name="Technology mapping summary" expanded>

------------------------------------------------------------
Technology mapping summary
------------------------------------------------------------

Resource Type                 : Used : Free :  Max :  % Used
============================================================
Digital Clocks                :    1 :    7 :    8 : 12.50 %
Analog Clocks                 :    1 :    3 :    4 : 25.00 %
CapSense Buffers              :    0 :    2 :    2 :  0.00 %
Digital Filter Block          :    0 :    1 :    1 :  0.00 %
Interrupts                    :    1 :   31 :   32 :  3.13 %
IO                            :   33 :   15 :   48 : 68.75 %
Segment LCD                   :    0 :    1 :    1 :  0.00 %
CAN 2.0b                      :    0 :    1 :    1 :  0.00 %
I2C                           :    0 :    1 :    1 :  0.00 %
USB                           :    0 :    1 :    1 :  0.00 %
DMA Channels                  :    1 :   23 :   24 :  4.17 %
Timer                         :    0 :    4 :    4 :  0.00 %
UDB                           :      :      :      :        
  Macrocells                  :   33 :  159 :  192 : 17.19 %
  Unique P-terms              :   43 :  341 :  384 : 11.20 %
  Total P-terms               :   44 :      :      :        
  Datapath Cells              :    1 :   23 :   24 :  4.17 %
  Status Cells                :    2 :   22 :   24 :  8.33 %
    StatusI Registers         :    1 :      :      :        
    Sync Cells (x1)           :    1 :      :      :        
  Control Cells               :    2 :   22 :   24 :  8.33 %
    Control Registers         :    2 :      :      :        
Opamp                         :    0 :    4 :    4 :  0.00 %
Comparator                    :    0 :    4 :    4 :  0.00 %
Delta-Sigma ADC               :    1 :    0 :    1 : 100.00 %
LPF                           :    0 :    2 :    2 :  0.00 %
SAR ADC                       :    0 :    2 :    2 :  0.00 %
Analog (SC/CT) Blocks         :    0 :    4 :    4 :  0.00 %
DAC                           :      :      :      :        
  VIDAC                       :    0 :    4 :    4 :  0.00 %
</CYPRESSTAG>
Technology Mapping: Elapsed time ==> 0s.208ms
Tech Mapping phase: Elapsed time ==> 0s.315ms
</CYPRESSTAG>
<CYPRESSTAG name="Analog Placement">
Info: apr.M0002: Analog signal "\ADC:Net_35\" is connected to one terminal only. (App=cydsfit)
Initial Analog Placement Results:
IO_0@[IOP=(3)][IoId=(0)] : Count0(0) (fixed)
IO_1@[IOP=(3)][IoId=(1)] : Count1(0) (fixed)
IO_2@[IOP=(3)][IoId=(2)] : Count2(0) (fixed)
IO_3@[IOP=(3)][IoId=(3)] : Count3(0) (fixed)
IO_7@[IOP=(3)][IoId=(7)] : EOCpin(0) (fixed)
IO_6@[IOP=(3)][IoId=(6)] : SOCpin(0) (fixed)
IO_0@[IOP=(0)][IoId=(0)] : Vin8(0) (fixed)
IO_1@[IOP=(0)][IoId=(1)] : Vin9(0) (fixed)
IO_2@[IOP=(0)][IoId=(2)] : VinA(0) (fixed)
IO_3@[IOP=(0)][IoId=(3)] : VinB(0) (fixed)
IO_4@[IOP=(0)][IoId=(4)] : VinC(0) (fixed)
IO_5@[IOP=(0)][IoId=(5)] : VinD(0) (fixed)
IO_6@[IOP=(0)][IoId=(6)] : VinE(0) (fixed)
IO_7@[IOP=(0)][IoId=(7)] : VinF(0) (fixed)
IO_0@[IOP=(2)][IoId=(0)] : \LCD:LCDPort(0)\ (fixed)
IO_1@[IOP=(2)][IoId=(1)] : \LCD:LCDPort(1)\ (fixed)
IO_2@[IOP=(2)][IoId=(2)] : \LCD:LCDPort(2)\ (fixed)
IO_3@[IOP=(2)][IoId=(3)] : \LCD:LCDPort(3)\ (fixed)
IO_4@[IOP=(2)][IoId=(4)] : \LCD:LCDPort(4)\ (fixed)
IO_5@[IOP=(2)][IoId=(5)] : \LCD:LCDPort(5)\ (fixed)
IO_6@[IOP=(2)][IoId=(6)] : \LCD:LCDPort(6)\ (fixed)
IO_5@[IOP=(15)][IoId=(5)] : Vin0(0)
IO_4@[IOP=(1)][IoId=(4)] : Vin1(0)
IO_7@[IOP=(2)][IoId=(7)] : Vin2(0)
IO_5@[IOP=(3)][IoId=(5)] : Vin3(0)
IO_6@[IOP=(1)][IoId=(6)] : Vin4(0)
IO_3@[IOP=(15)][IoId=(3)] : Vin5(0)
IO_7@[IOP=(1)][IoId=(7)] : Vin6(0)
IO_2@[IOP=(1)][IoId=(2)] : Vin7(0)
DSM[0]@[FFB(DSM,0)] : \ADC:DSM\
Vref[6]@[FFB(Vref,6)] : \ADC:vRef_2\
Log: apr.M0058: The analog placement iterative improvement is 75% done. (App=cydsfit)
Analog Placement Results:
IO_0@[IOP=(3)][IoId=(0)] : Count0(0) (fixed)
IO_1@[IOP=(3)][IoId=(1)] : Count1(0) (fixed)
IO_2@[IOP=(3)][IoId=(2)] : Count2(0) (fixed)
IO_3@[IOP=(3)][IoId=(3)] : Count3(0) (fixed)
IO_7@[IOP=(3)][IoId=(7)] : EOCpin(0) (fixed)
IO_6@[IOP=(3)][IoId=(6)] : SOCpin(0) (fixed)
IO_0@[IOP=(0)][IoId=(0)] : Vin8(0) (fixed)
IO_1@[IOP=(0)][IoId=(1)] : Vin9(0) (fixed)
IO_2@[IOP=(0)][IoId=(2)] : VinA(0) (fixed)
IO_3@[IOP=(0)][IoId=(3)] : VinB(0) (fixed)
IO_4@[IOP=(0)][IoId=(4)] : VinC(0) (fixed)
IO_5@[IOP=(0)][IoId=(5)] : VinD(0) (fixed)
IO_6@[IOP=(0)][IoId=(6)] : VinE(0) (fixed)
IO_7@[IOP=(0)][IoId=(7)] : VinF(0) (fixed)
IO_0@[IOP=(2)][IoId=(0)] : \LCD:LCDPort(0)\ (fixed)
IO_1@[IOP=(2)][IoId=(1)] : \LCD:LCDPort(1)\ (fixed)
IO_2@[IOP=(2)][IoId=(2)] : \LCD:LCDPort(2)\ (fixed)
IO_3@[IOP=(2)][IoId=(3)] : \LCD:LCDPort(3)\ (fixed)
IO_4@[IOP=(2)][IoId=(4)] : \LCD:LCDPort(4)\ (fixed)
IO_5@[IOP=(2)][IoId=(5)] : \LCD:LCDPort(5)\ (fixed)
IO_6@[IOP=(2)][IoId=(6)] : \LCD:LCDPort(6)\ (fixed)
IO_4@[IOP=(3)][IoId=(4)] : Vin0(0)
IO_3@[IOP=(15)][IoId=(3)] : Vin1(0)
IO_5@[IOP=(15)][IoId=(5)] : Vin2(0)
IO_4@[IOP=(1)][IoId=(4)] : Vin3(0)
IO_5@[IOP=(3)][IoId=(5)] : Vin4(0)
IO_4@[IOP=(15)][IoId=(4)] : Vin5(0)
IO_7@[IOP=(2)][IoId=(7)] : Vin6(0)
IO_7@[IOP=(1)][IoId=(7)] : Vin7(0)
DSM[0]@[FFB(DSM,0)] : \ADC:DSM\
Vref[6]@[FFB(Vref,6)] : \ADC:vRef_2\

Analog Placement phase: Elapsed time ==> 11s.670ms
</CYPRESSTAG>
<CYPRESSTAG name="Analog Routing">
Analog Routing phase: Elapsed time ==> 0s.057ms
</CYPRESSTAG>
<CYPRESSTAG name="Analog Code Generation">
============ Analog Final Answer Routes ============
Dump of CyAnalogRoutingResultsDB
Map of net to items {
  Net: Net_965 {
    dsm_0_vplus
  }
  Net: Net_1005 {
    p3_4
  }
  Net: Net_1007 {
    p3_5
  }
  Net: Net_1006 {
    p15_5
  }
  Net: Net_1014 {
    p2_7
  }
  Net: Net_1015 {
    p15_4
  }
  Net: Net_1016 {
    p15_2
  }
  Net: Net_1017 {
    p15_1
  }
  Net: Net_1018 {
    p15_0
  }
  Net: Net_1019 {
    p0_0
  }
  Net: Net_1020 {
    p0_1
  }
  Net: Net_1008 {
    p0_2
  }
  Net: Net_1009 {
    p0_3
  }
  Net: Net_1010 {
    p0_4
  }
  Net: Net_1011 {
    p0_5
  }
  Net: Net_1012 {
    p0_6
  }
  Net: Net_1013 {
    p0_7
  }
  Net: \ADC:Net_20\ {
    dsm_0_vminus
  }
  Net: \ADC:Net_244\ {
    common_vssa
  }
  Net: \ADC:Net_35\ {
  }
  Net: \ADC:Net_249\ {
  }
  Net: \ADC:Net_257\ {
  }
  Net: \ADC:Net_109\ {
  }
  Net: \ADC:Net_34\ {
  }
  Net: AmuxNet::AMuxHw_ADCP {
    dsm_0_vplus
    agl4_x_dsm_0_vplus
    agl4
    agl4_x_agr4
    agr4
    agr4_x_p15_0
    agr4_x_vidac_3_iout
    vidac_3_iout
    agr5_x_vidac_3_iout
    agr5
    agr5_x_p15_1
    agl6_x_dsm_0_vplus
    agl6
    agl6_x_agr6
    agr6
    agr6_x_p15_2
    agl0_x_dsm_0_vplus
    agl0
    agl0_x_p15_4
    agl3_x_dsm_0_vplus
    agl3
    agl3_x_p2_7
    agl1_x_dsm_0_vplus
    agl1
    agl1_x_p15_5
    agl7_x_dsm_0_vplus
    agl7
    agl7_x_p0_7
    agl5_x_agr5
    agl5
    agl5_x_p0_5
    agr5_x_p3_5
    agr4_x_p3_4
    agl6_x_p0_2
    agl6_x_p0_6
    agl5_x_p0_1
    agl7_x_p0_3
    agl4_x_p0_0
    agl4_x_p0_4
    p15_0
    p15_1
    p15_2
    p15_4
    p2_7
    p15_5
    p0_7
    p0_5
    p3_5
    p3_4
    p0_2
    p0_6
    p0_1
    p0_3
    p0_0
    p0_4
  }
  Net: AmuxNet::\ADC:AMux\ {
    dsm_0_vminus
    dsm_0_vminus_x_dsm_0_vminus_vssa
    dsm_0_vminus_vssa
    common_vssa
  }
}
Map of item to net {
  dsm_0_vplus                                      -> Net_965
  p3_4                                             -> Net_1005
  p3_5                                             -> Net_1007
  p15_5                                            -> Net_1006
  p2_7                                             -> Net_1014
  p15_4                                            -> Net_1015
  p15_2                                            -> Net_1016
  p15_1                                            -> Net_1017
  p15_0                                            -> Net_1018
  p0_0                                             -> Net_1019
  p0_1                                             -> Net_1020
  p0_2                                             -> Net_1008
  p0_3                                             -> Net_1009
  p0_4                                             -> Net_1010
  p0_5                                             -> Net_1011
  p0_6                                             -> Net_1012
  p0_7                                             -> Net_1013
  dsm_0_vminus                                     -> \ADC:Net_20\
  common_vssa                                      -> \ADC:Net_244\
  agl4_x_dsm_0_vplus                               -> AmuxNet::AMuxHw_ADCP
  agl4                                             -> AmuxNet::AMuxHw_ADCP
  agl4_x_agr4                                      -> AmuxNet::AMuxHw_ADCP
  agr4                                             -> AmuxNet::AMuxHw_ADCP
  agr4_x_p15_0                                     -> AmuxNet::AMuxHw_ADCP
  agr4_x_vidac_3_iout                              -> AmuxNet::AMuxHw_ADCP
  vidac_3_iout                                     -> AmuxNet::AMuxHw_ADCP
  agr5_x_vidac_3_iout                              -> AmuxNet::AMuxHw_ADCP
  agr5                                             -> AmuxNet::AMuxHw_ADCP
  agr5_x_p15_1                                     -> AmuxNet::AMuxHw_ADCP
  agl6_x_dsm_0_vplus                               -> AmuxNet::AMuxHw_ADCP
  agl6                                             -> AmuxNet::AMuxHw_ADCP
  agl6_x_agr6                                      -> AmuxNet::AMuxHw_ADCP
  agr6                                             -> AmuxNet::AMuxHw_ADCP
  agr6_x_p15_2                                     -> AmuxNet::AMuxHw_ADCP
  agl0_x_dsm_0_vplus                               -> AmuxNet::AMuxHw_ADCP
  agl0                                             -> AmuxNet::AMuxHw_ADCP
  agl0_x_p15_4                                     -> AmuxNet::AMuxHw_ADCP
  agl3_x_dsm_0_vplus                               -> AmuxNet::AMuxHw_ADCP
  agl3                                             -> AmuxNet::AMuxHw_ADCP
  agl3_x_p2_7                                      -> AmuxNet::AMuxHw_ADCP
  agl1_x_dsm_0_vplus                               -> AmuxNet::AMuxHw_ADCP
  agl1                                             -> AmuxNet::AMuxHw_ADCP
  agl1_x_p15_5                                     -> AmuxNet::AMuxHw_ADCP
  agl7_x_dsm_0_vplus                               -> AmuxNet::AMuxHw_ADCP
  agl7                                             -> AmuxNet::AMuxHw_ADCP
  agl7_x_p0_7                                      -> AmuxNet::AMuxHw_ADCP
  agl5_x_agr5                                      -> AmuxNet::AMuxHw_ADCP
  agl5                                             -> AmuxNet::AMuxHw_ADCP
  agl5_x_p0_5                                      -> AmuxNet::AMuxHw_ADCP
  agr5_x_p3_5                                      -> AmuxNet::AMuxHw_ADCP
  agr4_x_p3_4                                      -> AmuxNet::AMuxHw_ADCP
  agl6_x_p0_2                                      -> AmuxNet::AMuxHw_ADCP
  agl6_x_p0_6                                      -> AmuxNet::AMuxHw_ADCP
  agl5_x_p0_1                                      -> AmuxNet::AMuxHw_ADCP
  agl7_x_p0_3                                      -> AmuxNet::AMuxHw_ADCP
  agl4_x_p0_0                                      -> AmuxNet::AMuxHw_ADCP
  agl4_x_p0_4                                      -> AmuxNet::AMuxHw_ADCP
  dsm_0_vminus_x_dsm_0_vminus_vssa                 -> AmuxNet::\ADC:AMux\
  dsm_0_vminus_vssa                                -> AmuxNet::\ADC:AMux\
}
Mux Info {
  Mux: AMuxHw_ADCP {
     Mouth: Net_965
     Guts:  AmuxNet::AMuxHw_ADCP
     IsSingleSwitching: False
     IsStaticSwitching: True
     IsAtMostOneSwitch: True
    Arm: 0 {
      Net:   Net_1005
      Outer: agr4_x_p3_4
      Inner: __open__
      Path {
        p3_4
        agr4_x_p3_4
        agr4
        agl4_x_agr4
        agl4
        agl4_x_dsm_0_vplus
        dsm_0_vplus
      }
    }
    Arm: 1 {
      Net:   Net_1007
      Outer: agr5_x_p3_5
      Inner: __open__
      Path {
        p3_5
        agr5_x_p3_5
        agr5
        agr5_x_vidac_3_iout
        vidac_3_iout
        agr4_x_vidac_3_iout
        agr4
        agl4_x_agr4
        agl4
        agl4_x_dsm_0_vplus
        dsm_0_vplus
      }
    }
    Arm: 2 {
      Net:   Net_1006
      Outer: agl1_x_p15_5
      Inner: agl1_x_dsm_0_vplus
      Path {
        p15_5
        agl1_x_p15_5
        agl1
        agl1_x_dsm_0_vplus
        dsm_0_vplus
      }
    }
    Arm: 3 {
      Net:   Net_1014
      Outer: agl3_x_p2_7
      Inner: agl3_x_dsm_0_vplus
      Path {
        p2_7
        agl3_x_p2_7
        agl3
        agl3_x_dsm_0_vplus
        dsm_0_vplus
      }
    }
    Arm: 4 {
      Net:   Net_1015
      Outer: agl0_x_p15_4
      Inner: agl0_x_dsm_0_vplus
      Path {
        p15_4
        agl0_x_p15_4
        agl0
        agl0_x_dsm_0_vplus
        dsm_0_vplus
      }
    }
    Arm: 5 {
      Net:   Net_1016
      Outer: agr6_x_p15_2
      Inner: agl6_x_agr6
      Path {
        p15_2
        agr6_x_p15_2
        agr6
        agl6_x_agr6
        agl6
        agl6_x_dsm_0_vplus
        dsm_0_vplus
      }
    }
    Arm: 6 {
      Net:   Net_1017
      Outer: agr5_x_p15_1
      Inner: __open__
      Path {
        p15_1
        agr5_x_p15_1
        agr5
        agr5_x_vidac_3_iout
        vidac_3_iout
        agr4_x_vidac_3_iout
        agr4
        agl4_x_agr4
        agl4
        agl4_x_dsm_0_vplus
        dsm_0_vplus
      }
    }
    Arm: 7 {
      Net:   Net_1018
      Outer: agr4_x_p15_0
      Inner: __open__
      Path {
        p15_0
        agr4_x_p15_0
        agr4
        agl4_x_agr4
        agl4
        agl4_x_dsm_0_vplus
        dsm_0_vplus
      }
    }
    Arm: 8 {
      Net:   Net_1019
      Outer: agl4_x_p0_0
      Inner: __open__
      Path {
        p0_0
        agl4_x_p0_0
        agl4
        agl4_x_dsm_0_vplus
        dsm_0_vplus
      }
    }
    Arm: 9 {
      Net:   Net_1020
      Outer: agl5_x_p0_1
      Inner: __open__
      Path {
        p0_1
        agl5_x_p0_1
        agl5
        agl5_x_agr5
        agr5
        agr5_x_vidac_3_iout
        vidac_3_iout
        agr4_x_vidac_3_iout
        agr4
        agl4_x_agr4
        agl4
        agl4_x_dsm_0_vplus
        dsm_0_vplus
      }
    }
    Arm: 10 {
      Net:   Net_1008
      Outer: agl6_x_p0_2
      Inner: __open__
      Path {
        p0_2
        agl6_x_p0_2
        agl6
        agl6_x_dsm_0_vplus
        dsm_0_vplus
      }
    }
    Arm: 11 {
      Net:   Net_1009
      Outer: agl7_x_p0_3
      Inner: __open__
      Path {
        p0_3
        agl7_x_p0_3
        agl7
        agl7_x_dsm_0_vplus
        dsm_0_vplus
      }
    }
    Arm: 12 {
      Net:   Net_1010
      Outer: agl4_x_p0_4
      Inner: __open__
      Path {
        p0_4
        agl4_x_p0_4
        agl4
        agl4_x_dsm_0_vplus
        dsm_0_vplus
      }
    }
    Arm: 13 {
      Net:   Net_1011
      Outer: agl5_x_p0_5
      Inner: __open__
      Path {
        p0_5
        agl5_x_p0_5
        agl5
        agl5_x_agr5
        agr5
        agr5_x_vidac_3_iout
        vidac_3_iout
        agr4_x_vidac_3_iout
        agr4
        agl4_x_agr4
        agl4
        agl4_x_dsm_0_vplus
        dsm_0_vplus
      }
    }
    Arm: 14 {
      Net:   Net_1012
      Outer: agl6_x_p0_6
      Inner: __open__
      Path {
        p0_6
        agl6_x_p0_6
        agl6
        agl6_x_dsm_0_vplus
        dsm_0_vplus
      }
    }
    Arm: 15 {
      Net:   Net_1013
      Outer: agl7_x_p0_7
      Inner: __open__
      Path {
        p0_7
        agl7_x_p0_7
        agl7
        agl7_x_dsm_0_vplus
        dsm_0_vplus
      }
    }
  }
  Mux: \ADC:AMux\ {
     Mouth: \ADC:Net_20\
     Guts:  AmuxNet::\ADC:AMux\
     IsSingleSwitching: False
     IsStaticSwitching: True
     IsAtMostOneSwitch: False
    Arm: 0 {
      Net:   \ADC:Net_244\
      Outer: dsm_0_vminus_x_dsm_0_vminus_vssa
      Inner: __open__
      Path {
        common_vssa
        dsm_0_vminus_vssa
        dsm_0_vminus_x_dsm_0_vminus_vssa
        dsm_0_vminus
      }
    }
    Arm: 1 {
      Net:   \ADC:Net_35\
      Outer: __open__
      Inner: __open__
      Path {
      }
    }
  }
}
Dump of CyP35AnalogRoutingResultsDB
IsVddaHalfUsedForComp = False
IsVddaHalfUsedForSar0 = False
IsVddaHalfUsedForSar1 = False
Analog Code Generation phase: Elapsed time ==> 0s.320ms
</CYPRESSTAG>
<CYPRESSTAG name="Digital Placement">
<CYPRESSTAG name="Detailed placement messages">
I2076: Total run-time: 1.5 sec.

</CYPRESSTAG>
<CYPRESSTAG name="PLD Packing">
<CYPRESSTAG name="PLD Packing Summary" expanded>

------------------------------------------------------------
PLD Packing Summary
------------------------------------------------------------
            Resource Type : Used : Free :  Max :  % Used
    ====================================================
                     PLDs :   11 :   37 :   48 :  22.92%

<CYPRESSTAG name="PLD Statistics">

        PLD Resource Type :     Average/LAB
    =======================================
                   Inputs :            6.18
                   Pterms :            4.00
               Macrocells :            3.00
</CYPRESSTAG>
<CYPRESSTAG name="Packed PLD Contents">
Packed PLD Contents not displayed at this verbose level.</CYPRESSTAG>
</CYPRESSTAG>
PLD Packing: Elapsed time ==> 0s.001ms
</CYPRESSTAG>
<CYPRESSTAG name="Partitioning">
<CYPRESSTAG name="Initial Partitioning Summary">
Initial Partitioning Summary not displayed at this verbose level.</CYPRESSTAG>
<CYPRESSTAG name="Final Partitioning Summary">
Final Partitioning Summary not displayed at this verbose level.</CYPRESSTAG>
Partitioning: Elapsed time ==> 0s.064ms
</CYPRESSTAG>
<CYPRESSTAG name="Final Placement Summary">

------------------------------------------------------------
Final Placement Summary
------------------------------------------------------------

       Resource Type :      Count : Avg Inputs : Avg Outputs
    ========================================================
                 UDB :          6 :       8.17 :       5.50
<CYPRESSTAG name="Final Placement Details">
<CYPRESSTAG name="Component Details">

------------------------------------------------------------
Component Placement Details
------------------------------------------------------------
UDB [UDB=(0,0)] is empty.
UDB [UDB=(0,1)] is empty.
UDB [UDB=(0,2)] is empty.
UDB [UDB=(0,3)] is empty.
UDB [UDB=(0,4)] is empty.
UDB [UDB=(0,5)] is empty.
UDB [UDB=(1,0)] is empty.
UDB [UDB=(1,1)] is empty.
UDB [UDB=(1,2)] is empty.
UDB [UDB=(1,3)] is empty.
UDB [UDB=(1,4)] is empty.
UDB [UDB=(1,5)] is empty.
UDB [UDB=(2,0)] contents:
LAB@[UDB=(2,0)][LB=0] #macrocells=4, #inputs=8, #pterms=5
{
    [McSlotId=0]:     MacroCell: Name=AMuxHw_ADCP_Decoder_one_hot_15, Mode=(D-Register) @ [UDB=(2,0)][LB=0][MC=0]
        Total # of inputs        : 5
        Total # of product terms : 1
        List of special equations: 
            Clock  = (ClockBlock_BUS_CLK) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              AMuxHw_ADCP_Decoder_is_active * AMuxHw_ADCP_Decoder_old_id_3 * 
              AMuxHw_ADCP_Decoder_old_id_2 * AMuxHw_ADCP_Decoder_old_id_1 * 
              AMuxHw_ADCP_Decoder_old_id_0
        );
        Output = AMuxHw_ADCP_Decoder_one_hot_15 (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=1]:     MacroCell: Name=\Delay_PWM:PWMUDB:trig_last\, Mode=(D-Register) @ [UDB=(2,0)][LB=0][MC=1]
        Total # of inputs        : 3
        Total # of product terms : 2
        List of special equations: 
            Clock  = (ClockBlock_BUS_CLK) => Global
            Clock Enable: True
        Main Equation            : 2 pterms
        (
              Net_958 * !\EdgeDetect:last\
            + Net_976
        );
        Output = \Delay_PWM:PWMUDB:trig_last\ (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=2]:     MacroCell: Name=AMuxHw_ADCP_Decoder_one_hot_4, Mode=(D-Register) @ [UDB=(2,0)][LB=0][MC=2]
        Total # of inputs        : 5
        Total # of product terms : 1
        List of special equations: 
            Clock  = (ClockBlock_BUS_CLK) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              AMuxHw_ADCP_Decoder_is_active * !AMuxHw_ADCP_Decoder_old_id_3 * 
              AMuxHw_ADCP_Decoder_old_id_2 * !AMuxHw_ADCP_Decoder_old_id_1 * 
              !AMuxHw_ADCP_Decoder_old_id_0
        );
        Output = AMuxHw_ADCP_Decoder_one_hot_4 (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=3]:     MacroCell: Name=AMuxHw_ADCP_Decoder_one_hot_10, Mode=(D-Register) @ [UDB=(2,0)][LB=0][MC=3]
        Total # of inputs        : 5
        Total # of product terms : 1
        List of special equations: 
            Clock  = (ClockBlock_BUS_CLK) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              AMuxHw_ADCP_Decoder_is_active * AMuxHw_ADCP_Decoder_old_id_3 * 
              !AMuxHw_ADCP_Decoder_old_id_2 * AMuxHw_ADCP_Decoder_old_id_1 * 
              !AMuxHw_ADCP_Decoder_old_id_0
        );
        Output = AMuxHw_ADCP_Decoder_one_hot_10 (fanout=1)
        Properties               : 
        {
        }
}

LAB@[UDB=(2,0)][LB=1] #macrocells=4, #inputs=6, #pterms=4
{
    [McSlotId=0]:     MacroCell: Name=\EdgeDetect:last\, Mode=(D-Register) @ [UDB=(2,0)][LB=1][MC=0]
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (ClockBlock_BUS_CLK) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              Net_958
        );
        Output = \EdgeDetect:last\ (fanout=2)
        Properties               : 
        {
        }

    [McSlotId=1]:     MacroCell: Name=AMuxHw_ADCP_Decoder_one_hot_13, Mode=(D-Register) @ [UDB=(2,0)][LB=1][MC=1]
        Total # of inputs        : 5
        Total # of product terms : 1
        List of special equations: 
            Clock  = (ClockBlock_BUS_CLK) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              AMuxHw_ADCP_Decoder_is_active * AMuxHw_ADCP_Decoder_old_id_3 * 
              AMuxHw_ADCP_Decoder_old_id_2 * !AMuxHw_ADCP_Decoder_old_id_1 * 
              AMuxHw_ADCP_Decoder_old_id_0
        );
        Output = AMuxHw_ADCP_Decoder_one_hot_13 (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=2]:     MacroCell: Name=AMuxHw_ADCP_Decoder_one_hot_14, Mode=(D-Register) @ [UDB=(2,0)][LB=1][MC=2]
        Total # of inputs        : 5
        Total # of product terms : 1
        List of special equations: 
            Clock  = (ClockBlock_BUS_CLK) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              AMuxHw_ADCP_Decoder_is_active * AMuxHw_ADCP_Decoder_old_id_3 * 
              AMuxHw_ADCP_Decoder_old_id_2 * AMuxHw_ADCP_Decoder_old_id_1 * 
              !AMuxHw_ADCP_Decoder_old_id_0
        );
        Output = AMuxHw_ADCP_Decoder_one_hot_14 (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=3]:     MacroCell: Name=AMuxHw_ADCP_Decoder_one_hot_11, Mode=(D-Register) @ [UDB=(2,0)][LB=1][MC=3]
        Total # of inputs        : 5
        Total # of product terms : 1
        List of special equations: 
            Clock  = (ClockBlock_BUS_CLK) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              AMuxHw_ADCP_Decoder_is_active * AMuxHw_ADCP_Decoder_old_id_3 * 
              !AMuxHw_ADCP_Decoder_old_id_2 * AMuxHw_ADCP_Decoder_old_id_1 * 
              AMuxHw_ADCP_Decoder_old_id_0
        );
        Output = AMuxHw_ADCP_Decoder_one_hot_11 (fanout=1)
        Properties               : 
        {
        }
}

controlcell: Name =\Start_Reg:Sync:ctrl_reg\
    PORT MAP (
        control_7 => \Start_Reg:control_7\ ,
        control_6 => \Start_Reg:control_6\ ,
        control_5 => \Start_Reg:control_5\ ,
        control_4 => \Start_Reg:control_4\ ,
        control_3 => \Start_Reg:control_3\ ,
        control_2 => \Start_Reg:control_2\ ,
        control_1 => \Start_Reg:control_1\ ,
        control_0 => Net_958 );
    Properties:
    {
        cy_ctrl_mode_0 = "00000000"
        cy_ctrl_mode_1 = "00000000"
        cy_ext_reset = 0
        cy_force_order = 1
        cy_init_value = "00000000"
    }
    Clock Enable: True

synccell: Name =\Sync_2:genblk1[0]:INST\
    PORT MAP (
        clock => ClockBlock_BUS_CLK ,
        in => eoc ,
        out => Net_976 );
    Properties:
    {
    }
    Clock Polarity: Active High
    Clock Enable: True

UDB [UDB=(2,1)] contents:
LAB@[UDB=(2,1)][LB=0] #macrocells=3, #inputs=11, #pterms=6
{
    [McSlotId=0]:     MacroCell: Name=\Delay_PWM:PWMUDB:status_0\, Mode=(D-Register) @ [UDB=(2,1)][LB=0][MC=0]
        Total # of inputs        : 3
        Total # of product terms : 2
        List of special equations: 
            Clock  = (ClockBlock_BUS_CLK) => Global
            Clock Enable: True
        Main Equation            : 2 pterms
        (
              !\Delay_PWM:PWMUDB:prevCompare1\ * \Delay_PWM:PWMUDB:cmp1_eq\
            + !\Delay_PWM:PWMUDB:prevCompare1\ * \Delay_PWM:PWMUDB:cmp1_less\
        );
        Output = \Delay_PWM:PWMUDB:status_0\ (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=1]:     MacroCell: Name=AMuxHw_ADCP_Decoder_old_id_2, Mode=(D-Register) @ [UDB=(2,1)][LB=0][MC=1]
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (ClockBlock_BUS_CLK) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              Count_2
        );
        Output = AMuxHw_ADCP_Decoder_old_id_2 (fanout=17)
        Properties               : 
        {
        }

    [McSlotId=2]:     MacroCell: Name=\Delay_PWM:PWMUDB:runmode_enable\, Mode=(D-Register) @ [UDB=(2,1)][LB=0][MC=2]
        Total # of inputs        : 7
        Total # of product terms : 3
        List of special equations: 
            Clock  = (ClockBlock_BUS_CLK) => Global
            Clock Enable: True
        Main Equation            : 3 pterms
        (
              Net_958 * \Delay_PWM:PWMUDB:control_7\ * 
              !\Delay_PWM:PWMUDB:trig_last\ * !\EdgeDetect:last\
            + Net_976 * \Delay_PWM:PWMUDB:control_7\ * 
              !\Delay_PWM:PWMUDB:trig_last\
            + \Delay_PWM:PWMUDB:control_7\ * 
              \Delay_PWM:PWMUDB:runmode_enable\ * !\Delay_PWM:PWMUDB:tc_i\
        );
        Output = \Delay_PWM:PWMUDB:runmode_enable\ (fanout=4)
        Properties               : 
        {
        }

    [McSlotId=3]: (empty)
}

LAB@[UDB=(2,1)][LB=1] #macrocells=4, #inputs=5, #pterms=4
{
    [McSlotId=0]:     MacroCell: Name=Count_3, Mode=(T-Register) @ [UDB=(2,1)][LB=1][MC=0]
        Total # of inputs        : 3
        Total # of product terms : 1
        List of special equations: 
            Clock  = (ClockBlock_BUS_CLK) => Global
            Clock Enable: PosEdge(Net_976)
        Main Equation            : 1 pterm
        (
              Count_2 * Count_1 * Count_0
        );
        Output = Count_3 (fanout=3)
        Properties               : 
        {
        }

    [McSlotId=1]:     MacroCell: Name=Count_2, Mode=(T-Register) @ [UDB=(2,1)][LB=1][MC=1]
        Total # of inputs        : 2
        Total # of product terms : 1
        List of special equations: 
            Clock  = (ClockBlock_BUS_CLK) => Global
            Clock Enable: PosEdge(Net_976)
        Main Equation            : 1 pterm
        (
              Count_1 * Count_0
        );
        Output = Count_2 (fanout=4)
        Properties               : 
        {
        }

    [McSlotId=2]:     MacroCell: Name=Count_1, Mode=(T-Register) @ [UDB=(2,1)][LB=1][MC=2]
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (ClockBlock_BUS_CLK) => Global
            Clock Enable: PosEdge(Net_976)
        Main Equation            : 1 pterm
        (
              Count_0
        );
        Output = Count_1 (fanout=5)
        Properties               : 
        {
        }

    [McSlotId=3]:     MacroCell: Name=\Delay_PWM:PWMUDB:status_2\, Mode=(Combinatorial) @ [UDB=(2,1)][LB=1][MC=3]
        Total # of inputs        : 2
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \Delay_PWM:PWMUDB:runmode_enable\ * \Delay_PWM:PWMUDB:tc_i\
        );
        Output = \Delay_PWM:PWMUDB:status_2\ (fanout=1)
        Properties               : 
        {
        }
}

statusicell: Name =\Delay_PWM:PWMUDB:genblk8:stsreg\
    PORT MAP (
        clock => ClockBlock_BUS_CLK ,
        status_3 => \Delay_PWM:PWMUDB:status_3\ ,
        status_2 => \Delay_PWM:PWMUDB:status_2\ ,
        status_0 => \Delay_PWM:PWMUDB:status_0\ );
    Properties:
    {
        cy_force_order = 1
        cy_int_mask = "1111111"
        cy_md_select = "0100111"
    }
    Clock Polarity: Active High
    Clock Enable: True

controlcell: Name =\Delay_PWM:PWMUDB:genblk1:ctrlreg\
    PORT MAP (
        clock => ClockBlock_BUS_CLK ,
        control_7 => \Delay_PWM:PWMUDB:control_7\ ,
        control_6 => \Delay_PWM:PWMUDB:control_6\ ,
        control_5 => \Delay_PWM:PWMUDB:control_5\ ,
        control_4 => \Delay_PWM:PWMUDB:control_4\ ,
        control_3 => \Delay_PWM:PWMUDB:control_3\ ,
        control_2 => \Delay_PWM:PWMUDB:control_2\ ,
        control_1 => \Delay_PWM:PWMUDB:control_1\ ,
        control_0 => \Delay_PWM:PWMUDB:control_0\ );
    Properties:
    {
        cy_ctrl_mode_0 = "11111111"
        cy_ctrl_mode_1 = "00000000"
        cy_ext_reset = 0
        cy_force_order = 1
        cy_init_value = "00000000"
    }
    Clock Polarity: Active High
    Clock Enable: True

UDB [UDB=(2,2)] contents:
LAB@[UDB=(2,2)][LB=0] #macrocells=4, #inputs=7, #pterms=4
{
    [McSlotId=0]:     MacroCell: Name=AMuxHw_ADCP_Decoder_one_hot_7, Mode=(D-Register) @ [UDB=(2,2)][LB=0][MC=0]
        Total # of inputs        : 5
        Total # of product terms : 1
        List of special equations: 
            Clock  = (ClockBlock_BUS_CLK) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              AMuxHw_ADCP_Decoder_is_active * !AMuxHw_ADCP_Decoder_old_id_3 * 
              AMuxHw_ADCP_Decoder_old_id_2 * AMuxHw_ADCP_Decoder_old_id_1 * 
              AMuxHw_ADCP_Decoder_old_id_0
        );
        Output = AMuxHw_ADCP_Decoder_one_hot_7 (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=1]:     MacroCell: Name=\Delay_PWM:PWMUDB:prevCompare1\, Mode=(D-Register) @ [UDB=(2,2)][LB=0][MC=1]
        Total # of inputs        : 2
        Total # of product terms : 1
        List of special equations: 
            Clock  = (ClockBlock_BUS_CLK) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        !(
              !\Delay_PWM:PWMUDB:cmp1_eq\ * !\Delay_PWM:PWMUDB:cmp1_less\
        );
        Output = \Delay_PWM:PWMUDB:prevCompare1\ (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=2]:     MacroCell: Name=AMuxHw_ADCP_Decoder_one_hot_1, Mode=(D-Register) @ [UDB=(2,2)][LB=0][MC=2]
        Total # of inputs        : 5
        Total # of product terms : 1
        List of special equations: 
            Clock  = (ClockBlock_BUS_CLK) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              AMuxHw_ADCP_Decoder_is_active * !AMuxHw_ADCP_Decoder_old_id_3 * 
              !AMuxHw_ADCP_Decoder_old_id_2 * !AMuxHw_ADCP_Decoder_old_id_1 * 
              AMuxHw_ADCP_Decoder_old_id_0
        );
        Output = AMuxHw_ADCP_Decoder_one_hot_1 (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=3]:     MacroCell: Name=AMuxHw_ADCP_Decoder_one_hot_6, Mode=(D-Register) @ [UDB=(2,2)][LB=0][MC=3]
        Total # of inputs        : 5
        Total # of product terms : 1
        List of special equations: 
            Clock  = (ClockBlock_BUS_CLK) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              AMuxHw_ADCP_Decoder_is_active * !AMuxHw_ADCP_Decoder_old_id_3 * 
              AMuxHw_ADCP_Decoder_old_id_2 * AMuxHw_ADCP_Decoder_old_id_1 * 
              !AMuxHw_ADCP_Decoder_old_id_0
        );
        Output = AMuxHw_ADCP_Decoder_one_hot_6 (fanout=1)
        Properties               : 
        {
        }
}

LAB@[UDB=(2,2)][LB=1] #macrocells=3, #inputs=8, #pterms=4
{
    [McSlotId=0]: (empty)
    [McSlotId=1]:     MacroCell: Name=AMuxHw_ADCP_Decoder_one_hot_0, Mode=(D-Register) @ [UDB=(2,2)][LB=1][MC=1]
        Total # of inputs        : 5
        Total # of product terms : 1
        List of special equations: 
            Clock  = (ClockBlock_BUS_CLK) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              AMuxHw_ADCP_Decoder_is_active * !AMuxHw_ADCP_Decoder_old_id_3 * 
              !AMuxHw_ADCP_Decoder_old_id_2 * !AMuxHw_ADCP_Decoder_old_id_1 * 
              !AMuxHw_ADCP_Decoder_old_id_0
        );
        Output = AMuxHw_ADCP_Decoder_one_hot_0 (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=2]:     MacroCell: Name=Net_938, Mode=(D-Register) @ [UDB=(2,2)][LB=1][MC=2]
        Total # of inputs        : 3
        Total # of product terms : 2
        List of special equations: 
            Clock  = (ClockBlock_BUS_CLK) => Global
            Clock Enable: True
        Main Equation            : 2 pterms
        (
              \Delay_PWM:PWMUDB:runmode_enable\ * \Delay_PWM:PWMUDB:cmp1_eq\
            + \Delay_PWM:PWMUDB:runmode_enable\ * 
              \Delay_PWM:PWMUDB:cmp1_less\
        );
        Output = Net_938 (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=3]:     MacroCell: Name=AMuxHw_ADCP_Decoder_one_hot_5, Mode=(D-Register) @ [UDB=(2,2)][LB=1][MC=3]
        Total # of inputs        : 5
        Total # of product terms : 1
        List of special equations: 
            Clock  = (ClockBlock_BUS_CLK) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              AMuxHw_ADCP_Decoder_is_active * !AMuxHw_ADCP_Decoder_old_id_3 * 
              AMuxHw_ADCP_Decoder_old_id_2 * !AMuxHw_ADCP_Decoder_old_id_1 * 
              AMuxHw_ADCP_Decoder_old_id_0
        );
        Output = AMuxHw_ADCP_Decoder_one_hot_5 (fanout=1)
        Properties               : 
        {
        }
}

datapathcell: Name =\Delay_PWM:PWMUDB:sP8:pwmdp:u0\
    PORT MAP (
        clock => ClockBlock_BUS_CLK ,
        cs_addr_2 => \Delay_PWM:PWMUDB:tc_i\ ,
        cs_addr_1 => \Delay_PWM:PWMUDB:runmode_enable\ ,
        ce0_comb => \Delay_PWM:PWMUDB:cmp1_eq\ ,
        cl0_comb => \Delay_PWM:PWMUDB:cmp1_less\ ,
        z0_comb => \Delay_PWM:PWMUDB:tc_i\ ,
        f1_blk_stat_comb => \Delay_PWM:PWMUDB:status_3\ );
    Properties:
    {
        a0_init = "00000000"
        a1_init = "00000000"
        ce0_sync = 1
        ce1_sync = 1
        cl0_sync = 1
        cl1_sync = 1
        cmsb_sync = 1
        co_msb_sync = 1
        cy_dpconfig = "0000000001000000000000001100000001000000010000000000000011000000000000001100000000000000110000000000000011000000000000001100000011111111000000001111111111111111101000000000000000000100000000000000000000011000"
        d0_init = "00000000"
        d1_init = "00000000"
        f0_blk_sync = 1
        f0_bus_sync = 1
        f1_blk_sync = 1
        f1_bus_sync = 1
        ff0_sync = 1
        ff1_sync = 1
        ov_msb_sync = 1
        so_sync = 1
        z0_sync = 1
        z1_sync = 1
    }
    Clock Polarity: Active High
    Clock Enable: True

UDB [UDB=(2,3)] is empty.
UDB [UDB=(2,4)] is empty.
UDB [UDB=(2,5)] is empty.
UDB [UDB=(3,0)] contents:
LAB@[UDB=(3,0)][LB=1] #macrocells=4, #inputs=5, #pterms=4
{
    [McSlotId=0]:     MacroCell: Name=AMuxHw_ADCP_Decoder_one_hot_2, Mode=(D-Register) @ [UDB=(3,0)][LB=1][MC=0]
        Total # of inputs        : 5
        Total # of product terms : 1
        List of special equations: 
            Clock  = (ClockBlock_BUS_CLK) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              AMuxHw_ADCP_Decoder_is_active * !AMuxHw_ADCP_Decoder_old_id_3 * 
              !AMuxHw_ADCP_Decoder_old_id_2 * AMuxHw_ADCP_Decoder_old_id_1 * 
              !AMuxHw_ADCP_Decoder_old_id_0
        );
        Output = AMuxHw_ADCP_Decoder_one_hot_2 (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=1]:     MacroCell: Name=AMuxHw_ADCP_Decoder_one_hot_3, Mode=(D-Register) @ [UDB=(3,0)][LB=1][MC=1]
        Total # of inputs        : 5
        Total # of product terms : 1
        List of special equations: 
            Clock  = (ClockBlock_BUS_CLK) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              AMuxHw_ADCP_Decoder_is_active * !AMuxHw_ADCP_Decoder_old_id_3 * 
              !AMuxHw_ADCP_Decoder_old_id_2 * AMuxHw_ADCP_Decoder_old_id_1 * 
              AMuxHw_ADCP_Decoder_old_id_0
        );
        Output = AMuxHw_ADCP_Decoder_one_hot_3 (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=2]:     MacroCell: Name=AMuxHw_ADCP_Decoder_one_hot_8, Mode=(D-Register) @ [UDB=(3,0)][LB=1][MC=2]
        Total # of inputs        : 5
        Total # of product terms : 1
        List of special equations: 
            Clock  = (ClockBlock_BUS_CLK) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              AMuxHw_ADCP_Decoder_is_active * AMuxHw_ADCP_Decoder_old_id_3 * 
              !AMuxHw_ADCP_Decoder_old_id_2 * !AMuxHw_ADCP_Decoder_old_id_1 * 
              !AMuxHw_ADCP_Decoder_old_id_0
        );
        Output = AMuxHw_ADCP_Decoder_one_hot_8 (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=3]:     MacroCell: Name=AMuxHw_ADCP_Decoder_one_hot_12, Mode=(D-Register) @ [UDB=(3,0)][LB=1][MC=3]
        Total # of inputs        : 5
        Total # of product terms : 1
        List of special equations: 
            Clock  = (ClockBlock_BUS_CLK) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              AMuxHw_ADCP_Decoder_is_active * AMuxHw_ADCP_Decoder_old_id_3 * 
              AMuxHw_ADCP_Decoder_old_id_2 * !AMuxHw_ADCP_Decoder_old_id_1 * 
              !AMuxHw_ADCP_Decoder_old_id_0
        );
        Output = AMuxHw_ADCP_Decoder_one_hot_12 (fanout=1)
        Properties               : 
        {
        }
}

UDB [UDB=(3,1)] contents:
LAB@[UDB=(3,1)][LB=0] #macrocells=2, #inputs=8, #pterms=8
{
    [McSlotId=0]:     MacroCell: Name=AMuxHw_ADCP_Decoder_is_active, Mode=(Combinatorial) @ [UDB=(3,1)][LB=0][MC=0]
        Total # of inputs        : 8
        Total # of product terms : 8
            Clock Enable: True
        Main Equation            : 8 pterms
        !(
              !AMuxHw_ADCP_Decoder_old_id_3 * Count_3
            + AMuxHw_ADCP_Decoder_old_id_3 * !Count_3
            + !AMuxHw_ADCP_Decoder_old_id_2 * Count_2
            + AMuxHw_ADCP_Decoder_old_id_2 * !Count_2
            + !AMuxHw_ADCP_Decoder_old_id_1 * Count_1
            + AMuxHw_ADCP_Decoder_old_id_1 * !Count_1
            + !AMuxHw_ADCP_Decoder_old_id_0 * Count_0
            + AMuxHw_ADCP_Decoder_old_id_0 * !Count_0
        );
        Output = AMuxHw_ADCP_Decoder_is_active (fanout=16)
        Properties               : 
        {
            soft = 1
        }

    [McSlotId=1]:     MacroCell: Name=Count_0, Mode=(T-Register) @ [UDB=(3,1)][LB=0][MC=1]
        Total # of inputs        : 0
        Total # of product terms : 0
        List of special equations: 
            Clock  = (ClockBlock_BUS_CLK) => Global
            Clock Enable: PosEdge(Net_976)
        Main Equation            : 0 pterms
        !(
            0
        );
        Output = Count_0 (fanout=6)
        Properties               : 
        {
        }

    [McSlotId=2]: (empty)
    [McSlotId=3]: (empty)
}

LAB@[UDB=(3,1)][LB=1] #macrocells=3, #inputs=3, #pterms=3
{
    [McSlotId=0]:     MacroCell: Name=AMuxHw_ADCP_Decoder_old_id_1, Mode=(D-Register) @ [UDB=(3,1)][LB=1][MC=0]
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (ClockBlock_BUS_CLK) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              Count_1
        );
        Output = AMuxHw_ADCP_Decoder_old_id_1 (fanout=17)
        Properties               : 
        {
        }

    [McSlotId=1]:     MacroCell: Name=AMuxHw_ADCP_Decoder_old_id_3, Mode=(D-Register) @ [UDB=(3,1)][LB=1][MC=1]
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (ClockBlock_BUS_CLK) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              Count_3
        );
        Output = AMuxHw_ADCP_Decoder_old_id_3 (fanout=17)
        Properties               : 
        {
        }

    [McSlotId=2]: (empty)
    [McSlotId=3]:     MacroCell: Name=AMuxHw_ADCP_Decoder_old_id_0, Mode=(D-Register) @ [UDB=(3,1)][LB=1][MC=3]
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (ClockBlock_BUS_CLK) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              Count_0
        );
        Output = AMuxHw_ADCP_Decoder_old_id_0 (fanout=17)
        Properties               : 
        {
        }
}

UDB [UDB=(3,2)] contents:
LAB@[UDB=(3,2)][LB=0] #macrocells=1, #inputs=2, #pterms=1
{
    [McSlotId=0]: (empty)
    [McSlotId=1]:     MacroCell: Name=ADC_SOC, Mode=(Combinatorial) @ [UDB=(3,2)][LB=0][MC=1]
        Total # of inputs        : 2
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              Net_958 * Net_938
        );
        Output = ADC_SOC (fanout=2)
        Properties               : 
        {
        }

    [McSlotId=2]: (empty)
    [McSlotId=3]: (empty)
}

LAB@[UDB=(3,2)][LB=1] #macrocells=1, #inputs=5, #pterms=1
{
    [McSlotId=0]: (empty)
    [McSlotId=1]: (empty)
    [McSlotId=2]: (empty)
    [McSlotId=3]:     MacroCell: Name=AMuxHw_ADCP_Decoder_one_hot_9, Mode=(D-Register) @ [UDB=(3,2)][LB=1][MC=3]
        Total # of inputs        : 5
        Total # of product terms : 1
        List of special equations: 
            Clock  = (ClockBlock_BUS_CLK) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              AMuxHw_ADCP_Decoder_is_active * AMuxHw_ADCP_Decoder_old_id_3 * 
              !AMuxHw_ADCP_Decoder_old_id_2 * !AMuxHw_ADCP_Decoder_old_id_1 * 
              AMuxHw_ADCP_Decoder_old_id_0
        );
        Output = AMuxHw_ADCP_Decoder_one_hot_9 (fanout=1)
        Properties               : 
        {
        }
}

UDB [UDB=(3,3)] is empty.
UDB [UDB=(3,4)] is empty.
UDB [UDB=(3,5)] is empty.
Intr container @ [IntrContainer=(0)]: 
  Intr@ [IntrContainer=(0)][IntrId=(29)] 
    interrupt: Name =\ADC:IRQ\
        PORT MAP (
            interrupt => eoc );
        Properties:
        {
            int_type = "10"
            is_nmi = 0
        }
Drq container @ [DrqContainer=(0)]: 
  Dma@ [DrqContainer=(0)][DrqId=(10)] 
    drqcell: Name =DMA_1
        PORT MAP (
            dmareq => eoc ,
            termin => zero ,
            termout => Net_1026 );
        Properties:
        {
            drq_type = "10"
            num_tds = 0
        }
Port 0 contains the following IO cells:
[IoId=0]: 
Pin : Name = Vin8(0)
    Attributes:
        In Group/Port: True
        In Sync Option: AUTO
        Out Sync Option: AUTO
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: HI_Z_ANALOG
        VTrip: EITHER
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: True
        Can contain Digital: False
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO Multiplier Index: 0
        SIO RefSel: VCC_IO
        Required Capabilities: ANALOG
        Initial Value: 0
        IO Voltage: 0
    PORT MAP (
        pa_out => Vin8(0)__PA ,
        analog_term => Net_1019 ,
        pad => Vin8(0)_PAD ,
        pin_input => AMuxHw_ADCP_Decoder_one_hot_8 );
    Properties:
    {
    }

[IoId=1]: 
Pin : Name = Vin9(0)
    Attributes:
        In Group/Port: True
        In Sync Option: AUTO
        Out Sync Option: AUTO
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: HI_Z_ANALOG
        VTrip: EITHER
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: True
        Can contain Digital: False
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO Multiplier Index: 0
        SIO RefSel: VCC_IO
        Required Capabilities: ANALOG
        Initial Value: 0
        IO Voltage: 0
    PORT MAP (
        pa_out => Vin9(0)__PA ,
        analog_term => Net_1020 ,
        pad => Vin9(0)_PAD ,
        pin_input => AMuxHw_ADCP_Decoder_one_hot_9 );
    Properties:
    {
    }

[IoId=2]: 
Pin : Name = VinA(0)
    Attributes:
        In Group/Port: True
        In Sync Option: AUTO
        Out Sync Option: AUTO
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: HI_Z_ANALOG
        VTrip: EITHER
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: True
        Can contain Digital: False
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO Multiplier Index: 0
        SIO RefSel: VCC_IO
        Required Capabilities: ANALOG
        Initial Value: 0
        IO Voltage: 0
    PORT MAP (
        pa_out => VinA(0)__PA ,
        analog_term => Net_1008 ,
        pad => VinA(0)_PAD ,
        pin_input => AMuxHw_ADCP_Decoder_one_hot_10 );
    Properties:
    {
    }

[IoId=3]: 
Pin : Name = VinB(0)
    Attributes:
        In Group/Port: True
        In Sync Option: AUTO
        Out Sync Option: AUTO
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: HI_Z_ANALOG
        VTrip: EITHER
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: True
        Can contain Digital: False
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO Multiplier Index: 0
        SIO RefSel: VCC_IO
        Required Capabilities: ANALOG
        Initial Value: 0
        IO Voltage: 0
    PORT MAP (
        pa_out => VinB(0)__PA ,
        analog_term => Net_1009 ,
        pad => VinB(0)_PAD ,
        pin_input => AMuxHw_ADCP_Decoder_one_hot_11 );
    Properties:
    {
    }

[IoId=4]: 
Pin : Name = VinC(0)
    Attributes:
        In Group/Port: True
        In Sync Option: AUTO
        Out Sync Option: AUTO
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: HI_Z_ANALOG
        VTrip: EITHER
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: True
        Can contain Digital: False
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO Multiplier Index: 0
        SIO RefSel: VCC_IO
        Required Capabilities: ANALOG
        Initial Value: 0
        IO Voltage: 0
    PORT MAP (
        pa_out => VinC(0)__PA ,
        analog_term => Net_1010 ,
        pad => VinC(0)_PAD ,
        pin_input => AMuxHw_ADCP_Decoder_one_hot_12 );
    Properties:
    {
    }

[IoId=5]: 
Pin : Name = VinD(0)
    Attributes:
        In Group/Port: True
        In Sync Option: AUTO
        Out Sync Option: AUTO
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: HI_Z_ANALOG
        VTrip: EITHER
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: True
        Can contain Digital: False
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO Multiplier Index: 0
        SIO RefSel: VCC_IO
        Required Capabilities: ANALOG
        Initial Value: 0
        IO Voltage: 0
    PORT MAP (
        pa_out => VinD(0)__PA ,
        analog_term => Net_1011 ,
        pad => VinD(0)_PAD ,
        pin_input => AMuxHw_ADCP_Decoder_one_hot_13 );
    Properties:
    {
    }

[IoId=6]: 
Pin : Name = VinE(0)
    Attributes:
        In Group/Port: True
        In Sync Option: AUTO
        Out Sync Option: AUTO
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: HI_Z_ANALOG
        VTrip: EITHER
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: True
        Can contain Digital: False
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO Multiplier Index: 0
        SIO RefSel: VCC_IO
        Required Capabilities: ANALOG
        Initial Value: 0
        IO Voltage: 0
    PORT MAP (
        pa_out => VinE(0)__PA ,
        analog_term => Net_1012 ,
        pad => VinE(0)_PAD ,
        pin_input => AMuxHw_ADCP_Decoder_one_hot_14 );
    Properties:
    {
    }

[IoId=7]: 
Pin : Name = VinF(0)
    Attributes:
        In Group/Port: True
        In Sync Option: AUTO
        Out Sync Option: AUTO
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: HI_Z_ANALOG
        VTrip: EITHER
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: True
        Can contain Digital: False
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO Multiplier Index: 0
        SIO RefSel: VCC_IO
        Required Capabilities: ANALOG
        Initial Value: 0
        IO Voltage: 0
    PORT MAP (
        pa_out => VinF(0)__PA ,
        analog_term => Net_1013 ,
        pad => VinF(0)_PAD ,
        pin_input => AMuxHw_ADCP_Decoder_one_hot_15 );
    Properties:
    {
    }

Port 1 contains the following IO cells:
[IoId=2]: 
Pin : Name = ChannelSelect(0)
    Attributes:
        In Group/Port: True
        In Sync Option: SYNC
        Out Sync Option: AUTO
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: RES_PULL_UP
        VTrip: CMOS
        Slew: FAST
        Input Sync needed: True
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO Multiplier Index: 0
        SIO RefSel: VCC_IO
        Required Capabilities: DIGITAL, ROUTABLE
        Initial Value: 1
        IO Voltage: 0
    PORT MAP (
        pa_out => ChannelSelect(0)__PA ,
        annotation => Net_1029 ,
        pad => ChannelSelect(0)_PAD );
    Properties:
    {
    }

Port 2 contains the following IO cells:
[IoId=0]: 
Pin : Name = \LCD:LCDPort(0)\
    Attributes:
        In Group/Port: True
        In Sync Option: AUTO
        Out Sync Option: NOSYNC
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: CMOS_OUT
        VTrip: EITHER
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: False
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO Multiplier Index: 0
        SIO RefSel: VCC_IO
        Required Capabilities: DIGITAL
        Initial Value: 0
        IO Voltage: 0
    PORT MAP (
        pa_out => \LCD:LCDPort(0)\__PA ,
        pad => \LCD:LCDPort(0)_PAD\ );
    Properties:
    {
    }

[IoId=1]: 
Pin : Name = \LCD:LCDPort(1)\
    Attributes:
        In Group/Port: True
        In Sync Option: AUTO
        Out Sync Option: NOSYNC
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: CMOS_OUT
        VTrip: EITHER
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: False
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO Multiplier Index: 0
        SIO RefSel: VCC_IO
        Required Capabilities: DIGITAL
        Initial Value: 0
        IO Voltage: 0
    PORT MAP (
        pa_out => \LCD:LCDPort(1)\__PA ,
        pad => \LCD:LCDPort(1)_PAD\ );
    Properties:
    {
    }

[IoId=2]: 
Pin : Name = \LCD:LCDPort(2)\
    Attributes:
        In Group/Port: True
        In Sync Option: AUTO
        Out Sync Option: NOSYNC
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: CMOS_OUT
        VTrip: EITHER
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: False
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO Multiplier Index: 0
        SIO RefSel: VCC_IO
        Required Capabilities: DIGITAL
        Initial Value: 0
        IO Voltage: 0
    PORT MAP (
        pa_out => \LCD:LCDPort(2)\__PA ,
        pad => \LCD:LCDPort(2)_PAD\ );
    Properties:
    {
    }

[IoId=3]: 
Pin : Name = \LCD:LCDPort(3)\
    Attributes:
        In Group/Port: True
        In Sync Option: AUTO
        Out Sync Option: NOSYNC
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: CMOS_OUT
        VTrip: EITHER
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: False
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO Multiplier Index: 0
        SIO RefSel: VCC_IO
        Required Capabilities: DIGITAL
        Initial Value: 0
        IO Voltage: 0
    PORT MAP (
        pa_out => \LCD:LCDPort(3)\__PA ,
        pad => \LCD:LCDPort(3)_PAD\ );
    Properties:
    {
    }

[IoId=4]: 
Pin : Name = \LCD:LCDPort(4)\
    Attributes:
        In Group/Port: True
        In Sync Option: AUTO
        Out Sync Option: NOSYNC
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: CMOS_OUT
        VTrip: EITHER
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: False
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO Multiplier Index: 0
        SIO RefSel: VCC_IO
        Required Capabilities: DIGITAL
        Initial Value: 0
        IO Voltage: 0
    PORT MAP (
        pa_out => \LCD:LCDPort(4)\__PA ,
        pad => \LCD:LCDPort(4)_PAD\ );
    Properties:
    {
    }

[IoId=5]: 
Pin : Name = \LCD:LCDPort(5)\
    Attributes:
        In Group/Port: True
        In Sync Option: AUTO
        Out Sync Option: NOSYNC
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: CMOS_OUT
        VTrip: EITHER
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: False
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO Multiplier Index: 0
        SIO RefSel: VCC_IO
        Required Capabilities: DIGITAL
        Initial Value: 0
        IO Voltage: 0
    PORT MAP (
        pa_out => \LCD:LCDPort(5)\__PA ,
        pad => \LCD:LCDPort(5)_PAD\ );
    Properties:
    {
    }

[IoId=6]: 
Pin : Name = \LCD:LCDPort(6)\
    Attributes:
        In Group/Port: True
        In Sync Option: AUTO
        Out Sync Option: NOSYNC
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: CMOS_OUT
        VTrip: EITHER
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: False
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO Multiplier Index: 0
        SIO RefSel: VCC_IO
        Required Capabilities: DIGITAL
        Initial Value: 0
        IO Voltage: 0
    PORT MAP (
        pa_out => \LCD:LCDPort(6)\__PA ,
        pad => \LCD:LCDPort(6)_PAD\ );
    Properties:
    {
    }

[IoId=7]: 
Pin : Name = Vin3(0)
    Attributes:
        In Group/Port: True
        In Sync Option: AUTO
        Out Sync Option: AUTO
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: HI_Z_ANALOG
        VTrip: EITHER
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: True
        Can contain Digital: False
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO Multiplier Index: 0
        SIO RefSel: VCC_IO
        Required Capabilities: ANALOG
        Initial Value: 0
        IO Voltage: 0
    PORT MAP (
        pa_out => Vin3(0)__PA ,
        analog_term => Net_1014 ,
        pad => Vin3(0)_PAD ,
        pin_input => AMuxHw_ADCP_Decoder_one_hot_3 );
    Properties:
    {
    }

Port 3 contains the following IO cells:
[IoId=0]: 
Pin : Name = Count0(0)
    Attributes:
        In Group/Port: True
        In Sync Option: AUTO
        Out Sync Option: NOSYNC
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: CMOS_OUT
        VTrip: EITHER
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO Multiplier Index: 0
        SIO RefSel: VCC_IO
        Required Capabilities: DIGITAL, ROUTABLE
        Initial Value: 0
        IO Voltage: 0
    PORT MAP (
        pa_out => Count0(0)__PA ,
        pin_input => Count_0 ,
        pad => Count0(0)_PAD );
    Properties:
    {
    }

[IoId=1]: 
Pin : Name = Count1(0)
    Attributes:
        In Group/Port: True
        In Sync Option: AUTO
        Out Sync Option: NOSYNC
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: CMOS_OUT
        VTrip: EITHER
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO Multiplier Index: 0
        SIO RefSel: VCC_IO
        Required Capabilities: DIGITAL, ROUTABLE
        Initial Value: 0
        IO Voltage: 0
    PORT MAP (
        pa_out => Count1(0)__PA ,
        pin_input => Count_1 ,
        pad => Count1(0)_PAD );
    Properties:
    {
    }

[IoId=2]: 
Pin : Name = Count2(0)
    Attributes:
        In Group/Port: True
        In Sync Option: AUTO
        Out Sync Option: NOSYNC
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: CMOS_OUT
        VTrip: EITHER
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO Multiplier Index: 0
        SIO RefSel: VCC_IO
        Required Capabilities: DIGITAL, ROUTABLE
        Initial Value: 0
        IO Voltage: 0
    PORT MAP (
        pa_out => Count2(0)__PA ,
        pin_input => Count_2 ,
        pad => Count2(0)_PAD );
    Properties:
    {
    }

[IoId=3]: 
Pin : Name = Count3(0)
    Attributes:
        In Group/Port: True
        In Sync Option: AUTO
        Out Sync Option: NOSYNC
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: CMOS_OUT
        VTrip: EITHER
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO Multiplier Index: 0
        SIO RefSel: VCC_IO
        Required Capabilities: DIGITAL, ROUTABLE
        Initial Value: 0
        IO Voltage: 0
    PORT MAP (
        pa_out => Count3(0)__PA ,
        pin_input => Count_3 ,
        pad => Count3(0)_PAD );
    Properties:
    {
    }

[IoId=4]: 
Pin : Name = Vin0(0)
    Attributes:
        In Group/Port: True
        In Sync Option: AUTO
        Out Sync Option: AUTO
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: HI_Z_ANALOG
        VTrip: EITHER
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: True
        Can contain Digital: False
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO Multiplier Index: 0
        SIO RefSel: VCC_IO
        Required Capabilities: ANALOG
        Initial Value: 0
        IO Voltage: 0
    PORT MAP (
        pa_out => Vin0(0)__PA ,
        analog_term => Net_1005 ,
        pad => Vin0(0)_PAD ,
        pin_input => AMuxHw_ADCP_Decoder_one_hot_0 );
    Properties:
    {
    }

[IoId=5]: 
Pin : Name = Vin1(0)
    Attributes:
        In Group/Port: True
        In Sync Option: AUTO
        Out Sync Option: AUTO
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: HI_Z_ANALOG
        VTrip: EITHER
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: True
        Can contain Digital: False
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO Multiplier Index: 0
        SIO RefSel: VCC_IO
        Required Capabilities: ANALOG
        Initial Value: 0
        IO Voltage: 0
    PORT MAP (
        pa_out => Vin1(0)__PA ,
        analog_term => Net_1007 ,
        pad => Vin1(0)_PAD ,
        pin_input => AMuxHw_ADCP_Decoder_one_hot_1 );
    Properties:
    {
    }

[IoId=6]: 
Pin : Name = SOCpin(0)
    Attributes:
        In Group/Port: True
        In Sync Option: AUTO
        Out Sync Option: NOSYNC
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: CMOS_OUT
        VTrip: EITHER
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO Multiplier Index: 0
        SIO RefSel: VCC_IO
        Required Capabilities: DIGITAL, ROUTABLE
        Initial Value: 0
        IO Voltage: 0
    PORT MAP (
        pa_out => SOCpin(0)__PA ,
        pin_input => ADC_SOC ,
        pad => SOCpin(0)_PAD );
    Properties:
    {
    }

[IoId=7]: 
Pin : Name = EOCpin(0)
    Attributes:
        In Group/Port: True
        In Sync Option: AUTO
        Out Sync Option: NOSYNC
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: CMOS_OUT
        VTrip: EITHER
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO Multiplier Index: 0
        SIO RefSel: VCC_IO
        Required Capabilities: DIGITAL, ROUTABLE
        Initial Value: 0
        IO Voltage: 0
    PORT MAP (
        pa_out => EOCpin(0)__PA ,
        pin_input => eoc ,
        pad => EOCpin(0)_PAD );
    Properties:
    {
    }

Port 12 contains the following IO cells:
Port 15 contains the following IO cells:
[IoId=0]: 
Pin : Name = Vin7(0)
    Attributes:
        In Group/Port: True
        In Sync Option: AUTO
        Out Sync Option: AUTO
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: HI_Z_ANALOG
        VTrip: EITHER
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: True
        Can contain Digital: False
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO Multiplier Index: 0
        SIO RefSel: VCC_IO
        Required Capabilities: ANALOG
        Initial Value: 0
        IO Voltage: 0
    PORT MAP (
        pa_out => Vin7(0)__PA ,
        analog_term => Net_1018 ,
        pad => Vin7(0)_PAD ,
        pin_input => AMuxHw_ADCP_Decoder_one_hot_7 );
    Properties:
    {
    }

[IoId=1]: 
Pin : Name = Vin6(0)
    Attributes:
        In Group/Port: True
        In Sync Option: AUTO
        Out Sync Option: AUTO
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: HI_Z_ANALOG
        VTrip: EITHER
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: True
        Can contain Digital: False
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO Multiplier Index: 0
        SIO RefSel: VCC_IO
        Required Capabilities: ANALOG
        Initial Value: 0
        IO Voltage: 0
    PORT MAP (
        pa_out => Vin6(0)__PA ,
        analog_term => Net_1017 ,
        pad => Vin6(0)_PAD ,
        pin_input => AMuxHw_ADCP_Decoder_one_hot_6 );
    Properties:
    {
    }

[IoId=2]: 
Pin : Name = Vin5(0)
    Attributes:
        In Group/Port: True
        In Sync Option: AUTO
        Out Sync Option: AUTO
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: HI_Z_ANALOG
        VTrip: EITHER
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: True
        Can contain Digital: False
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO Multiplier Index: 0
        SIO RefSel: VCC_IO
        Required Capabilities: ANALOG
        Initial Value: 0
        IO Voltage: 0
    PORT MAP (
        pa_out => Vin5(0)__PA ,
        analog_term => Net_1016 ,
        pad => Vin5(0)_PAD ,
        pin_input => AMuxHw_ADCP_Decoder_one_hot_5 );
    Properties:
    {
    }

[IoId=4]: 
Pin : Name = Vin4(0)
    Attributes:
        In Group/Port: True
        In Sync Option: AUTO
        Out Sync Option: AUTO
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: HI_Z_ANALOG
        VTrip: EITHER
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: True
        Can contain Digital: False
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO Multiplier Index: 0
        SIO RefSel: VCC_IO
        Required Capabilities: ANALOG
        Initial Value: 0
        IO Voltage: 0
    PORT MAP (
        pa_out => Vin4(0)__PA ,
        analog_term => Net_1015 ,
        pad => Vin4(0)_PAD ,
        pin_input => AMuxHw_ADCP_Decoder_one_hot_4 );
    Properties:
    {
    }

[IoId=5]: 
Pin : Name = Vin2(0)
    Attributes:
        In Group/Port: True
        In Sync Option: AUTO
        Out Sync Option: AUTO
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: HI_Z_ANALOG
        VTrip: EITHER
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: True
        Can contain Digital: False
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO Multiplier Index: 0
        SIO RefSel: VCC_IO
        Required Capabilities: ANALOG
        Initial Value: 0
        IO Voltage: 0
    PORT MAP (
        pa_out => Vin2(0)__PA ,
        analog_term => Net_1006 ,
        pad => Vin2(0)_PAD ,
        pin_input => AMuxHw_ADCP_Decoder_one_hot_2 );
    Properties:
    {
    }

ARM group 0: empty
CAN group 0: empty
Cache group 0: empty
CapSense group 0: empty
Clock group 0: 
    Clock Block @ F(Clock,0): 
    clockblockcell: Name =ClockBlock
        PORT MAP (
            imo => ClockBlock_IMO ,
            pllout => ClockBlock_PLL_OUT ,
            ilo => ClockBlock_ILO ,
            clk_100k => ClockBlock_100k ,
            clk_1k => ClockBlock_1k ,
            clk_32k => ClockBlock_32k ,
            xtal => ClockBlock_XTAL ,
            clk_32k_xtal => ClockBlock_XTAL_32KHZ ,
            clk_sync => ClockBlock_MASTER_CLK ,
            clk_bus_glb => ClockBlock_BUS_CLK ,
            clk_bus => ClockBlock_BUS_CLK_local ,
            dclk_glb_0 => \ADC:Net_93\ ,
            dclk_0 => \ADC:Net_93_local\ ,
            aclk_glb_0 => \ADC:Net_488\ ,
            aclk_0 => \ADC:Net_488_local\ ,
            clk_a_dig_glb_0 => \ADC:Net_488_adig\ ,
            clk_a_dig_0 => \ADC:Net_488_adig_local\ );
        Properties:
        {
        }
Comparator group 0: empty
DFB group 0: empty
DSM group 0: 
    DS Modulator @ F(DSM,0): 
    dsmodcell: Name =\ADC:DSM\
        PORT MAP (
            aclock => \ADC:Net_488\ ,
            vplus => Net_965 ,
            vminus => \ADC:Net_20\ ,
            reset_dec => \ADC:mod_reset\ ,
            extclk_cp_udb => \ADC:Net_93_local\ ,
            ext_pin_1 => \ADC:Net_249\ ,
            ext_pin_2 => \ADC:Net_257\ ,
            ext_vssa => \ADC:Net_109\ ,
            qtz_ref => \ADC:Net_34\ ,
            dec_clock => \ADC:aclock\ ,
            mod_dat_3 => \ADC:mod_dat_3\ ,
            mod_dat_2 => \ADC:mod_dat_2\ ,
            mod_dat_1 => \ADC:mod_dat_1\ ,
            mod_dat_0 => \ADC:mod_dat_0\ ,
            dout_udb_7 => \ADC:Net_245_7\ ,
            dout_udb_6 => \ADC:Net_245_6\ ,
            dout_udb_5 => \ADC:Net_245_5\ ,
            dout_udb_4 => \ADC:Net_245_4\ ,
            dout_udb_3 => \ADC:Net_245_3\ ,
            dout_udb_2 => \ADC:Net_245_2\ ,
            dout_udb_1 => \ADC:Net_245_1\ ,
            dout_udb_0 => \ADC:Net_245_0\ );
        Properties:
        {
            cy_registers = ""
            resolution = 17
        }
Decimator group 0: 
    Decimator Block @ F(Decimator,0): 
    decimatorcell: Name =\ADC:DEC\
        PORT MAP (
            aclock => \ADC:aclock\ ,
            mod_dat_3 => \ADC:mod_dat_3\ ,
            mod_dat_2 => \ADC:mod_dat_2\ ,
            mod_dat_1 => \ADC:mod_dat_1\ ,
            mod_dat_0 => \ADC:mod_dat_0\ ,
            ext_start => ADC_SOC ,
            modrst => \ADC:mod_reset\ ,
            interrupt => eoc );
        Properties:
        {
            cy_registers = ""
        }
EMIF group 0: empty
I2C group 0: empty
LCD group 0: empty
LVD group 0: empty
PICU group 0: empty
PM group 0: empty
SC group 0: empty
SPC group 0: empty
Timer group 0: empty
USB group 0: empty
VIDAC group 0: empty
OpAmp group 0: empty
CsAbuf group 0: empty
Vref group 0: 
    Vref Block @ F(Vref,6): 
    vrefcell: Name =\ADC:vRef_2\
        PORT MAP (
            vout => \ADC:Net_244\ );
        Properties:
        {
            autoenable = 1
            guid = "15B3DB15-B7B3-4d62-A2DF-25EA392A7161"
            ignoresleep = 0
            name = "Vssa (GND)"
        }
LPF group 0: empty
SAR group 0: empty
ANAIF group 0: empty
PHUB group 0: empty

Blocks not positioned by the digital component placer:
    Amux Block @ <No Location>: 
    amuxcell: Name =AMuxHw_ADCP
        PORT MAP (
            muxin_15 => Net_1013 ,
            muxin_14 => Net_1012 ,
            muxin_13 => Net_1011 ,
            muxin_12 => Net_1010 ,
            muxin_11 => Net_1009 ,
            muxin_10 => Net_1008 ,
            muxin_9 => Net_1020 ,
            muxin_8 => Net_1019 ,
            muxin_7 => Net_1018 ,
            muxin_6 => Net_1017 ,
            muxin_5 => Net_1016 ,
            muxin_4 => Net_1015 ,
            muxin_3 => Net_1014 ,
            muxin_2 => Net_1006 ,
            muxin_1 => Net_1007 ,
            muxin_0 => Net_1005 ,
            vout => Net_965 );
        Properties:
        {
            api_type = 2
            connect_mode = 1
            cy_registers = ""
            hw_control = 1
            init_mux_sel = "0000000000000000"
            muxin_width = 16
            one_active = 1
        }
    Amux Block @ <No Location>: 
    amuxcell: Name =\ADC:AMux\
        PORT MAP (
            muxin_1 => \ADC:Net_35\ ,
            muxin_0 => \ADC:Net_244\ ,
            vout => \ADC:Net_20\ );
        Properties:
        {
            api_type = 0
            connect_mode = 1
            cy_registers = ""
            hw_control = 0
            init_mux_sel = "00"
            muxin_width = 2
            one_active = 0
        }
</CYPRESSTAG>
<CYPRESSTAG name="Port Configuration Details">

------------------------------------------------------------
Port Configuration report
------------------------------------------------------------
     |     |       | Interrupt |                  |                  | 
Port | Pin | Fixed |      Type |       Drive Mode |             Name | Connections
-----+-----+-------+-----------+------------------+------------------+-----------------------------------------------------
   0 |   0 |     * |      NONE |      HI_Z_ANALOG |          Vin8(0) | In(AMuxHw_ADCP_Decoder_one_hot_8), Analog(Net_1019)
     |   1 |     * |      NONE |      HI_Z_ANALOG |          Vin9(0) | In(AMuxHw_ADCP_Decoder_one_hot_9), Analog(Net_1020)
     |   2 |     * |      NONE |      HI_Z_ANALOG |          VinA(0) | In(AMuxHw_ADCP_Decoder_one_hot_10), Analog(Net_1008)
     |   3 |     * |      NONE |      HI_Z_ANALOG |          VinB(0) | In(AMuxHw_ADCP_Decoder_one_hot_11), Analog(Net_1009)
     |   4 |     * |      NONE |      HI_Z_ANALOG |          VinC(0) | In(AMuxHw_ADCP_Decoder_one_hot_12), Analog(Net_1010)
     |   5 |     * |      NONE |      HI_Z_ANALOG |          VinD(0) | In(AMuxHw_ADCP_Decoder_one_hot_13), Analog(Net_1011)
     |   6 |     * |      NONE |      HI_Z_ANALOG |          VinE(0) | In(AMuxHw_ADCP_Decoder_one_hot_14), Analog(Net_1012)
     |   7 |     * |      NONE |      HI_Z_ANALOG |          VinF(0) | In(AMuxHw_ADCP_Decoder_one_hot_15), Analog(Net_1013)
-----+-----+-------+-----------+------------------+------------------+-----------------------------------------------------
   1 |   2 |       |      NONE |      RES_PULL_UP | ChannelSelect(0) | 
-----+-----+-------+-----------+------------------+------------------+-----------------------------------------------------
   2 |   0 |     * |      NONE |         CMOS_OUT | \LCD:LCDPort(0)\ | 
     |   1 |     * |      NONE |         CMOS_OUT | \LCD:LCDPort(1)\ | 
     |   2 |     * |      NONE |         CMOS_OUT | \LCD:LCDPort(2)\ | 
     |   3 |     * |      NONE |         CMOS_OUT | \LCD:LCDPort(3)\ | 
     |   4 |     * |      NONE |         CMOS_OUT | \LCD:LCDPort(4)\ | 
     |   5 |     * |      NONE |         CMOS_OUT | \LCD:LCDPort(5)\ | 
     |   6 |     * |      NONE |         CMOS_OUT | \LCD:LCDPort(6)\ | 
     |   7 |       |      NONE |      HI_Z_ANALOG |          Vin3(0) | In(AMuxHw_ADCP_Decoder_one_hot_3), Analog(Net_1014)
-----+-----+-------+-----------+------------------+------------------+-----------------------------------------------------
   3 |   0 |     * |      NONE |         CMOS_OUT |        Count0(0) | In(Count_0)
     |   1 |     * |      NONE |         CMOS_OUT |        Count1(0) | In(Count_1)
     |   2 |     * |      NONE |         CMOS_OUT |        Count2(0) | In(Count_2)
     |   3 |     * |      NONE |         CMOS_OUT |        Count3(0) | In(Count_3)
     |   4 |       |      NONE |      HI_Z_ANALOG |          Vin0(0) | In(AMuxHw_ADCP_Decoder_one_hot_0), Analog(Net_1005)
     |   5 |       |      NONE |      HI_Z_ANALOG |          Vin1(0) | In(AMuxHw_ADCP_Decoder_one_hot_1), Analog(Net_1007)
     |   6 |     * |      NONE |         CMOS_OUT |        SOCpin(0) | In(ADC_SOC)
     |   7 |     * |      NONE |         CMOS_OUT |        EOCpin(0) | In(eoc)
-----+-----+-------+-----------+------------------+------------------+-----------------------------------------------------
  15 |   0 |       |      NONE |      HI_Z_ANALOG |          Vin7(0) | In(AMuxHw_ADCP_Decoder_one_hot_7), Analog(Net_1018)
     |   1 |       |      NONE |      HI_Z_ANALOG |          Vin6(0) | In(AMuxHw_ADCP_Decoder_one_hot_6), Analog(Net_1017)
     |   2 |       |      NONE |      HI_Z_ANALOG |          Vin5(0) | In(AMuxHw_ADCP_Decoder_one_hot_5), Analog(Net_1016)
     |   4 |       |      NONE |      HI_Z_ANALOG |          Vin4(0) | In(AMuxHw_ADCP_Decoder_one_hot_4), Analog(Net_1015)
     |   5 |       |      NONE |      HI_Z_ANALOG |          Vin2(0) | In(AMuxHw_ADCP_Decoder_one_hot_2), Analog(Net_1006)
---------------------------------------------------------------------------------------------------------------------------
</CYPRESSTAG>
</CYPRESSTAG>
</CYPRESSTAG>
Digital component placer commit/Report: Elapsed time ==> 0s.072ms
Digital Placement phase: Elapsed time ==> 2s.036ms
</CYPRESSTAG>
<CYPRESSTAG name="Digital Routing">
"C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\bin/sjrouter.exe" --xml-path "C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\dev\psoc5/psoc5lp/route_arch-rrg.cydata" --vh2-path "DelSig_16Channel01_r.vh2" --pcf-path "DelSig_16Channel01.pco" --des-name "DelSig_16Channel01" --dsf-path "DelSig_16Channel01.dsf" --sdc-path "DelSig_16Channel01.sdc" --lib-path "DelSig_16Channel01_r.lib"
Routing successful.
Digital Routing phase: Elapsed time ==> 2s.271ms
</CYPRESSTAG>
<CYPRESSTAG name="Bitstream Generation">
Bitstream Generation phase: Elapsed time ==> 0s.233ms
</CYPRESSTAG>
<CYPRESSTAG name="Bitstream Verification">
Bitstream Verification phase: Elapsed time ==> 0s.055ms
</CYPRESSTAG>
<CYPRESSTAG name="Static timing analysis">
Timing report is in DelSig_16Channel01_timing.html.
Static timing analysis phase: Elapsed time ==> 0s.443ms
</CYPRESSTAG>
<CYPRESSTAG name="Data reporting">
Data reporting phase: Elapsed time ==> 0s.000ms
</CYPRESSTAG>
<CYPRESSTAG name="Database update...">
Design database save phase: Elapsed time ==> 0s.319ms
</CYPRESSTAG>
cydsfit: Elapsed time ==> 17s.816ms
</CYPRESSTAG>
Fitter phase: Elapsed time ==> 17s.817ms
API generation phase: Elapsed time ==> 2s.134ms
Dependency generation phase: Elapsed time ==> 0s.016ms
Cleanup phase: Elapsed time ==> 0s.000ms
