<profile>

<section name = "Vitis HLS Report for 'sink_from_aie_Pipeline_VITIS_LOOP_117_6_VITIS_LOOP_118_7'" level="0">
<item name = "Date">Sun Jun 30 17:19:00 2024
</item>
<item name = "Version">2022.2.2 (Build 3779808 on Feb 17 2023)</item>
<item name = "Project">sink_from_aie</item>
<item name = "Solution">solution (Vitis Kernel Flow Target)</item>
<item name = "Product family">versal</item>
<item name = "Target device">xcvc1902-vsvd1760-2MP-e-S</item>
</section>

<section name = "Performance Estimates" level="0">
<item name = "Timing">
<section name = "" level="1">
<item name = "Summary"><table name="" hasTotal="0">
<keys size="4">Clock, Target, Estimated, Uncertainty</keys>
<column name="ap_clk">3.33 ns, 2.433 ns, 0.90 ns</column>
</table>
</item>
</section>
</item>
<item name = "Latency">
<section name = "" level="1">
<item name = "Summary"><table name="" hasTotal="0">
<keys size="8">, min, max, min, max, min, max, Type</keys>
<column name="">65540, 65540, 0.218 ms, 0.218 ms, 65540, 65540, no</column>
</table>
</item>
<item name = "Detail">
<section name = "" level="1">
<item name = "Instance"><table name="" hasTotal="0">
<keys size="9">Instance, Module, min, max, min, max, min, max, Type</keys>
</table>
</item>
<item name = "Loop"><table name="" hasTotal="0">
<keys size="8">Loop Name, min, max, Latency, achieved, target, Count, Pipelined</keys>
<column name="- VITIS_LOOP_117_6_VITIS_LOOP_118_7">65538, 65538, 4, 1, 1, 65536, yes</column>
</table>
</item>
</section>
</item>
</section>
</item>
</section>

<section name = "Utilization Estimates" level="0">
<item name = "Summary"><table name="" hasTotal="1">
<keys size="6">Name, BRAM_18K, DSP, FF, LUT, URAM</keys>
<column name="DSP">-, -, -, -, -</column>
<column name="Expression">-, -, 0, 588, -</column>
<column name="FIFO">-, -, -, -, -</column>
<column name="Instance">-, -, -, -, -</column>
<column name="Memory">-, -, -, -, -</column>
<column name="Multiplexer">-, -, -, 162, -</column>
<column name="Register">-, -, 1061, 2, -</column>
<specialColumn name="Available">1934, 1968, 1799680, 899840, 463</specialColumn>
<specialColumn name="Utilization (%)">0, 0, ~0, ~0, 0</specialColumn>
</table>
</item>
<item name = "Detail">
<section name = "" level="1">
<item name = "Instance"><table name="" hasTotal="1">
<keys size="7">Instance, Module, BRAM_18K, DSP, FF, LUT, URAM</keys>
</table>
</item>
<item name = "DSP"><table name="" hasTotal="0">
<keys size="3">Instance, Module, Expression</keys>
</table>
</item>
<item name = "Memory"><table name="" hasTotal="1">
<keys size="10">Memory, Module, BRAM_18K, FF, LUT, URAM, Words, Bits, Banks, W*Bits*Banks</keys>
</table>
</item>
<item name = "FIFO"><table name="" hasTotal="1">
<keys size="8">Name, BRAM_18K, FF, LUT, URAM, Depth, Bits, Size:D*B</keys>
</table>
</item>
<item name = "Expression"><table name="" hasTotal="1">
<keys size="7">Variable Name, Operation, DSP, FF, LUT, Bitwidth P0, Bitwidth P1</keys>
<column name="add_ln117_1_fu_170_p2">+, 0, 0, 9, 9, 1</column>
<column name="add_ln117_fu_152_p2">+, 0, 0, 17, 17, 1</column>
<column name="add_ln118_fu_212_p2">+, 0, 0, 9, 9, 1</column>
<column name="add_ln119_fu_243_p2">+, 0, 0, 16, 16, 16</column>
<column name="ap_block_pp0_stage0_11001">and, 0, 0, 2, 1, 1</column>
<column name="ap_block_state5_io">and, 0, 0, 2, 1, 1</column>
<column name="ap_ext_blocking_cur_n">and, 0, 0, 2, 1, 0</column>
<column name="ap_ext_blocking_n">and, 0, 0, 2, 1, 2</column>
<column name="ap_int_blocking_n">and, 0, 0, 2, 2, 2</column>
<column name="ap_str_blocking_n">and, 0, 0, 2, 2, 2</column>
<column name="icmp_ln117_fu_158_p2">icmp, 0, 0, 9, 17, 18</column>
<column name="icmp_ln118_fu_176_p2">icmp, 0, 0, 6, 9, 10</column>
<column name="icmp_ln119_fu_206_p2">icmp, 0, 0, 2, 4, 2</column>
<column name="select_ln117_1_fu_262_p3">select, 0, 0, 245, 1, 1</column>
<column name="select_ln117_2_fu_190_p3">select, 0, 0, 8, 1, 9</column>
<column name="select_ln117_fu_182_p3">select, 0, 0, 8, 1, 1</column>
<column name="select_ln119_fu_295_p3">select, 0, 0, 245, 1, 1</column>
<column name="ap_enable_pp0">xor, 0, 0, 2, 1, 2</column>
</table>
</item>
<item name = "Multiplexer"><table name="" hasTotal="1">
<keys size="5">Name, LUT, Input Size, Bits, Total Bits</keys>
<column name="ap_done_int">2, 2, 1, 2</column>
<column name="ap_enable_reg_pp0_iter1">2, 2, 1, 2</column>
<column name="ap_enable_reg_pp0_iter4">2, 2, 1, 2</column>
<column name="gmem1_blk_n_W">2, 2, 1, 2</column>
<column name="i_fu_90">8, 2, 9, 18</column>
<column name="indvar_flatten_fu_94">17, 2, 17, 34</column>
<column name="j_fu_86">8, 2, 9, 18</column>
<column name="phi_ln119_fu_82">121, 2, 480, 960</column>
</table>
</item>
<item name = "Register"><table name="" hasTotal="1">
<keys size="5">Name, FF, LUT, Bits, Const Bits</keys>
<column name="ap_CS_fsm">1, 0, 1, 0</column>
<column name="ap_done_reg">1, 0, 1, 0</column>
<column name="ap_enable_reg_pp0_iter1">1, 0, 1, 0</column>
<column name="ap_enable_reg_pp0_iter2">1, 0, 1, 0</column>
<column name="ap_enable_reg_pp0_iter3">1, 0, 1, 0</column>
<column name="ap_enable_reg_pp0_iter4">1, 0, 1, 0</column>
<column name="ap_loop_exit_ready_pp0_iter2_reg">1, 0, 1, 0</column>
<column name="ap_loop_exit_ready_pp0_iter3_reg">1, 0, 1, 0</column>
<column name="i_fu_90">9, 0, 9, 0</column>
<column name="icmp_ln117_reg_340">1, 0, 1, 0</column>
<column name="icmp_ln117_reg_340_pp0_iter2_reg">1, 0, 1, 0</column>
<column name="icmp_ln118_reg_344">1, 0, 1, 0</column>
<column name="icmp_ln118_reg_344_pp0_iter2_reg">1, 0, 1, 0</column>
<column name="icmp_ln119_reg_359">1, 0, 1, 0</column>
<column name="indvar_flatten_fu_94">17, 0, 17, 0</column>
<column name="j_fu_86">9, 0, 9, 0</column>
<column name="or_ln2_reg_374">512, 0, 512, 0</column>
<column name="phi_ln119_fu_82">480, 0, 480, 0</column>
<column name="select_ln117_reg_349">9, 0, 9, 0</column>
<column name="trunc_ln119_reg_354">8, 0, 8, 0</column>
<column name="icmp_ln119_reg_359">4, 2, 1, 0</column>
</table>
</item>
</section>
</item>
</section>

<section name = "Interface" level="0">
<item name = "Summary"><table name="" hasTotal="0">
<keys size="6">RTL Ports, Dir, Bits, Protocol, Source Object, C Type</keys>
<column name="ap_clk">in, 1, ap_ctrl_hs, sink_from_aie_Pipeline_VITIS_LOOP_117_6_VITIS_LOOP_118_7, return value</column>
<column name="ap_rst">in, 1, ap_ctrl_hs, sink_from_aie_Pipeline_VITIS_LOOP_117_6_VITIS_LOOP_118_7, return value</column>
<column name="ap_start">in, 1, ap_ctrl_hs, sink_from_aie_Pipeline_VITIS_LOOP_117_6_VITIS_LOOP_118_7, return value</column>
<column name="ap_done">out, 1, ap_ctrl_hs, sink_from_aie_Pipeline_VITIS_LOOP_117_6_VITIS_LOOP_118_7, return value</column>
<column name="ap_idle">out, 1, ap_ctrl_hs, sink_from_aie_Pipeline_VITIS_LOOP_117_6_VITIS_LOOP_118_7, return value</column>
<column name="ap_ready">out, 1, ap_ctrl_hs, sink_from_aie_Pipeline_VITIS_LOOP_117_6_VITIS_LOOP_118_7, return value</column>
<column name="ap_ext_blocking_n">out, 1, ap_ctrl_hs, sink_from_aie_Pipeline_VITIS_LOOP_117_6_VITIS_LOOP_118_7, return value</column>
<column name="ap_str_blocking_n">out, 1, ap_ctrl_hs, sink_from_aie_Pipeline_VITIS_LOOP_117_6_VITIS_LOOP_118_7, return value</column>
<column name="ap_int_blocking_n">out, 1, ap_ctrl_hs, sink_from_aie_Pipeline_VITIS_LOOP_117_6_VITIS_LOOP_118_7, return value</column>
<column name="m_axi_gmem1_AWVALID">out, 1, m_axi, gmem1, pointer</column>
<column name="m_axi_gmem1_AWREADY">in, 1, m_axi, gmem1, pointer</column>
<column name="m_axi_gmem1_AWADDR">out, 64, m_axi, gmem1, pointer</column>
<column name="m_axi_gmem1_AWID">out, 1, m_axi, gmem1, pointer</column>
<column name="m_axi_gmem1_AWLEN">out, 32, m_axi, gmem1, pointer</column>
<column name="m_axi_gmem1_AWSIZE">out, 3, m_axi, gmem1, pointer</column>
<column name="m_axi_gmem1_AWBURST">out, 2, m_axi, gmem1, pointer</column>
<column name="m_axi_gmem1_AWLOCK">out, 2, m_axi, gmem1, pointer</column>
<column name="m_axi_gmem1_AWCACHE">out, 4, m_axi, gmem1, pointer</column>
<column name="m_axi_gmem1_AWPROT">out, 3, m_axi, gmem1, pointer</column>
<column name="m_axi_gmem1_AWQOS">out, 4, m_axi, gmem1, pointer</column>
<column name="m_axi_gmem1_AWREGION">out, 4, m_axi, gmem1, pointer</column>
<column name="m_axi_gmem1_AWUSER">out, 1, m_axi, gmem1, pointer</column>
<column name="m_axi_gmem1_WVALID">out, 1, m_axi, gmem1, pointer</column>
<column name="m_axi_gmem1_WREADY">in, 1, m_axi, gmem1, pointer</column>
<column name="m_axi_gmem1_WDATA">out, 512, m_axi, gmem1, pointer</column>
<column name="m_axi_gmem1_WSTRB">out, 64, m_axi, gmem1, pointer</column>
<column name="m_axi_gmem1_WLAST">out, 1, m_axi, gmem1, pointer</column>
<column name="m_axi_gmem1_WID">out, 1, m_axi, gmem1, pointer</column>
<column name="m_axi_gmem1_WUSER">out, 1, m_axi, gmem1, pointer</column>
<column name="m_axi_gmem1_ARVALID">out, 1, m_axi, gmem1, pointer</column>
<column name="m_axi_gmem1_ARREADY">in, 1, m_axi, gmem1, pointer</column>
<column name="m_axi_gmem1_ARADDR">out, 64, m_axi, gmem1, pointer</column>
<column name="m_axi_gmem1_ARID">out, 1, m_axi, gmem1, pointer</column>
<column name="m_axi_gmem1_ARLEN">out, 32, m_axi, gmem1, pointer</column>
<column name="m_axi_gmem1_ARSIZE">out, 3, m_axi, gmem1, pointer</column>
<column name="m_axi_gmem1_ARBURST">out, 2, m_axi, gmem1, pointer</column>
<column name="m_axi_gmem1_ARLOCK">out, 2, m_axi, gmem1, pointer</column>
<column name="m_axi_gmem1_ARCACHE">out, 4, m_axi, gmem1, pointer</column>
<column name="m_axi_gmem1_ARPROT">out, 3, m_axi, gmem1, pointer</column>
<column name="m_axi_gmem1_ARQOS">out, 4, m_axi, gmem1, pointer</column>
<column name="m_axi_gmem1_ARREGION">out, 4, m_axi, gmem1, pointer</column>
<column name="m_axi_gmem1_ARUSER">out, 1, m_axi, gmem1, pointer</column>
<column name="m_axi_gmem1_RVALID">in, 1, m_axi, gmem1, pointer</column>
<column name="m_axi_gmem1_RREADY">out, 1, m_axi, gmem1, pointer</column>
<column name="m_axi_gmem1_RDATA">in, 512, m_axi, gmem1, pointer</column>
<column name="m_axi_gmem1_RLAST">in, 1, m_axi, gmem1, pointer</column>
<column name="m_axi_gmem1_RID">in, 1, m_axi, gmem1, pointer</column>
<column name="m_axi_gmem1_RFIFONUM">in, 9, m_axi, gmem1, pointer</column>
<column name="m_axi_gmem1_RUSER">in, 1, m_axi, gmem1, pointer</column>
<column name="m_axi_gmem1_RRESP">in, 2, m_axi, gmem1, pointer</column>
<column name="m_axi_gmem1_BVALID">in, 1, m_axi, gmem1, pointer</column>
<column name="m_axi_gmem1_BREADY">out, 1, m_axi, gmem1, pointer</column>
<column name="m_axi_gmem1_BRESP">in, 2, m_axi, gmem1, pointer</column>
<column name="m_axi_gmem1_BID">in, 1, m_axi, gmem1, pointer</column>
<column name="m_axi_gmem1_BUSER">in, 1, m_axi, gmem1, pointer</column>
<column name="sext_ln117">in, 58, ap_none, sext_ln117, scalar</column>
<column name="joint_address0">out, 16, ap_memory, joint, array</column>
<column name="joint_ce0">out, 1, ap_memory, joint, array</column>
<column name="joint_q0">in, 32, ap_memory, joint, array</column>
</table>
</item>
</section>
</profile>
