{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1621368817377 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 17.1.0 Build 590 10/25/2017 SJ Lite Edition " "Version 17.1.0 Build 590 10/25/2017 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1621368817389 ""} { "Info" "IQEXE_START_BANNER_TIME" "Tue May 18 21:13:37 2021 " "Processing started: Tue May 18 21:13:37 2021" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1621368817389 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1621368817389 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off MiniProject -c MiniProject " "Command: quartus_map --read_settings_files=on --write_settings_files=off MiniProject -c MiniProject" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1621368817389 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1621368818048 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1621368818048 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "sprites/title_rom.v 1 1 " "Found 1 design units, including 1 entities, in source file sprites/title_rom.v" { { "Info" "ISGN_ENTITY_NAME" "1 title_rom " "Found entity 1: title_rom" {  } { { "sprites/title_rom.v" "" { Text "C:/Users/James/Workspace/ELEC5566M-MiniProject/sprites/title_rom.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1621368827024 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1621368827024 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "sprites/score_rom.v 1 1 " "Found 1 design units, including 1 entities, in source file sprites/score_rom.v" { { "Info" "ISGN_ENTITY_NAME" "1 score_rom " "Found entity 1: score_rom" {  } { { "sprites/score_rom.v" "" { Text "C:/Users/James/Workspace/ELEC5566M-MiniProject/sprites/score_rom.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1621368827045 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1621368827045 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "sprites/pipe_rom.v 1 1 " "Found 1 design units, including 1 entities, in source file sprites/pipe_rom.v" { { "Info" "ISGN_ENTITY_NAME" "1 pipe_rom " "Found entity 1: pipe_rom" {  } { { "sprites/pipe_rom.v" "" { Text "C:/Users/James/Workspace/ELEC5566M-MiniProject/sprites/pipe_rom.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1621368827057 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1621368827057 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "sprites/pause_rom.v 1 1 " "Found 1 design units, including 1 entities, in source file sprites/pause_rom.v" { { "Info" "ISGN_ENTITY_NAME" "1 pause_rom " "Found entity 1: pause_rom" {  } { { "sprites/pause_rom.v" "" { Text "C:/Users/James/Workspace/ELEC5566M-MiniProject/sprites/pause_rom.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1621368827062 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1621368827062 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "sprites/numbers_rom.v 1 1 " "Found 1 design units, including 1 entities, in source file sprites/numbers_rom.v" { { "Info" "ISGN_ENTITY_NAME" "1 numbers_rom " "Found entity 1: numbers_rom" {  } { { "sprites/numbers_rom.v" "" { Text "C:/Users/James/Workspace/ELEC5566M-MiniProject/sprites/numbers_rom.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1621368827069 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1621368827069 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "sprites/medals_rom.v 1 1 " "Found 1 design units, including 1 entities, in source file sprites/medals_rom.v" { { "Info" "ISGN_ENTITY_NAME" "1 medals_rom " "Found entity 1: medals_rom" {  } { { "sprites/medals_rom.v" "" { Text "C:/Users/James/Workspace/ELEC5566M-MiniProject/sprites/medals_rom.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1621368827077 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1621368827077 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "sprites/game_over_rom.v 1 1 " "Found 1 design units, including 1 entities, in source file sprites/game_over_rom.v" { { "Info" "ISGN_ENTITY_NAME" "1 game_over_rom " "Found entity 1: game_over_rom" {  } { { "sprites/game_over_rom.v" "" { Text "C:/Users/James/Workspace/ELEC5566M-MiniProject/sprites/game_over_rom.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1621368827087 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1621368827087 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "sprites/floor_rom.v 1 1 " "Found 1 design units, including 1 entities, in source file sprites/floor_rom.v" { { "Info" "ISGN_ENTITY_NAME" "1 floor_rom " "Found entity 1: floor_rom" {  } { { "sprites/floor_rom.v" "" { Text "C:/Users/James/Workspace/ELEC5566M-MiniProject/sprites/floor_rom.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1621368827098 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1621368827098 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "sprites/flap_3_rom.v 1 1 " "Found 1 design units, including 1 entities, in source file sprites/flap_3_rom.v" { { "Info" "ISGN_ENTITY_NAME" "1 flap_3_rom " "Found entity 1: flap_3_rom" {  } { { "sprites/flap_3_rom.v" "" { Text "C:/Users/James/Workspace/ELEC5566M-MiniProject/sprites/flap_3_rom.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1621368827104 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1621368827104 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "sprites/flap_2_rom.v 1 1 " "Found 1 design units, including 1 entities, in source file sprites/flap_2_rom.v" { { "Info" "ISGN_ENTITY_NAME" "1 flap_2_rom " "Found entity 1: flap_2_rom" {  } { { "sprites/flap_2_rom.v" "" { Text "C:/Users/James/Workspace/ELEC5566M-MiniProject/sprites/flap_2_rom.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1621368827110 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1621368827110 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "sprites/flap_1_rom.v 1 1 " "Found 1 design units, including 1 entities, in source file sprites/flap_1_rom.v" { { "Info" "ISGN_ENTITY_NAME" "1 flap_1_rom " "Found entity 1: flap_1_rom" {  } { { "sprites/flap_1_rom.v" "" { Text "C:/Users/James/Workspace/ELEC5566M-MiniProject/sprites/flap_1_rom.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1621368827115 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1621368827115 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "sprites/background_rom.v 1 1 " "Found 1 design units, including 1 entities, in source file sprites/background_rom.v" { { "Info" "ISGN_ENTITY_NAME" "1 background_rom " "Found entity 1: background_rom" {  } { { "sprites/background_rom.v" "" { Text "C:/Users/James/Workspace/ELEC5566M-MiniProject/sprites/background_rom.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1621368827141 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1621368827141 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "vga_gen.v 1 1 " "Found 1 design units, including 1 entities, in source file vga_gen.v" { { "Info" "ISGN_ENTITY_NAME" "1 vga_gen " "Found entity 1: vga_gen" {  } { { "vga_gen.v" "" { Text "C:/Users/James/Workspace/ELEC5566M-MiniProject/vga_gen.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1621368827146 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1621368827146 ""}
{ "Warning" "WVRFX_L3_VERI_MIXED_BLOCKING_NONBLOCKING_ASSIGNMENT" "clk_divider.v(10) " "Verilog HDL information at clk_divider.v(10): always construct contains both blocking and non-blocking assignments" {  } { { "clk_divider.v" "" { Text "C:/Users/James/Workspace/ELEC5566M-MiniProject/clk_divider.v" 10 0 0 } }  } 0 10268 "Verilog HDL information at %1!s!: always construct contains both blocking and non-blocking assignments" 1 0 "Analysis & Synthesis" 0 -1 1621368827149 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "clk_divider.v 1 1 " "Found 1 design units, including 1 entities, in source file clk_divider.v" { { "Info" "ISGN_ENTITY_NAME" "1 clk_divider " "Found entity 1: clk_divider" {  } { { "clk_divider.v" "" { Text "C:/Users/James/Workspace/ELEC5566M-MiniProject/clk_divider.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1621368827151 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1621368827151 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "key_filter.v 1 1 " "Found 1 design units, including 1 entities, in source file key_filter.v" { { "Info" "ISGN_ENTITY_NAME" "1 key_filter " "Found entity 1: key_filter" {  } { { "key_filter.v" "" { Text "C:/Users/James/Workspace/ELEC5566M-MiniProject/key_filter.v" 15 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1621368827154 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1621368827154 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "image_renderer.v 1 1 " "Found 1 design units, including 1 entities, in source file image_renderer.v" { { "Info" "ISGN_ENTITY_NAME" "1 image_renderer " "Found entity 1: image_renderer" {  } { { "image_renderer.v" "" { Text "C:/Users/James/Workspace/ELEC5566M-MiniProject/image_renderer.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1621368827160 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1621368827160 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "keyboard_input.v 1 1 " "Found 1 design units, including 1 entities, in source file keyboard_input.v" { { "Info" "ISGN_ENTITY_NAME" "1 keyboard_input " "Found entity 1: keyboard_input" {  } { { "keyboard_input.v" "" { Text "C:/Users/James/Workspace/ELEC5566M-MiniProject/keyboard_input.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1621368827164 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1621368827164 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "bird_physics.v 1 1 " "Found 1 design units, including 1 entities, in source file bird_physics.v" { { "Info" "ISGN_ENTITY_NAME" "1 bird_physics " "Found entity 1: bird_physics" {  } { { "bird_physics.v" "" { Text "C:/Users/James/Workspace/ELEC5566M-MiniProject/bird_physics.v" 86 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1621368827170 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1621368827170 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "pause PAUSE game_FSM.v(3) " "Verilog HDL Declaration information at game_FSM.v(3): object \"pause\" differs only in case from object \"PAUSE\" in the same scope" {  } { { "game_FSM.v" "" { Text "C:/Users/James/Workspace/ELEC5566M-MiniProject/game_FSM.v" 3 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1621368827173 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "game_fsm.v 1 1 " "Found 1 design units, including 1 entities, in source file game_fsm.v" { { "Info" "ISGN_ENTITY_NAME" "1 game_FSM " "Found entity 1: game_FSM" {  } { { "game_FSM.v" "" { Text "C:/Users/James/Workspace/ELEC5566M-MiniProject/game_FSM.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1621368827175 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1621368827175 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "collision_detection.v 1 1 " "Found 1 design units, including 1 entities, in source file collision_detection.v" { { "Info" "ISGN_ENTITY_NAME" "1 collision_detection " "Found entity 1: collision_detection" {  } { { "collision_detection.v" "" { Text "C:/Users/James/Workspace/ELEC5566M-MiniProject/collision_detection.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1621368827179 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1621368827179 ""}
{ "Warning" "WVRFX_L2_VERI_ID_IS_SV_KEYWORD" "rand pipes.v(13) " "Verilog HDL Declaration warning at pipes.v(13): \"rand\" is SystemVerilog-2005 keyword" {  } { { "pipes.v" "" { Text "C:/Users/James/Workspace/ELEC5566M-MiniProject/pipes.v" 13 0 0 } }  } 0 10463 "Verilog HDL Declaration warning at %2!s!: \"%1!s!\" is SystemVerilog-2005 keyword" 0 0 "Analysis & Synthesis" 0 -1 1621368827184 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "pipes.v 1 1 " "Found 1 design units, including 1 entities, in source file pipes.v" { { "Info" "ISGN_ENTITY_NAME" "1 pipes " "Found entity 1: pipes" {  } { { "pipes.v" "" { Text "C:/Users/James/Workspace/ELEC5566M-MiniProject/pipes.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1621368827185 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1621368827185 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "random_number_generator.v 1 1 " "Found 1 design units, including 1 entities, in source file random_number_generator.v" { { "Info" "ISGN_ENTITY_NAME" "1 random_number_generator " "Found entity 1: random_number_generator" {  } { { "random_number_generator.v" "" { Text "C:/Users/James/Workspace/ELEC5566M-MiniProject/random_number_generator.v" 18 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1621368827189 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1621368827189 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "VGA vga flappy_bird.v(19) " "Verilog HDL Declaration information at flappy_bird.v(19): object \"VGA\" differs only in case from object \"vga\" in the same scope" {  } { { "flappy_bird.v" "" { Text "C:/Users/James/Workspace/ELEC5566M-MiniProject/flappy_bird.v" 19 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1621368827193 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "flappy_bird.v 1 1 " "Found 1 design units, including 1 entities, in source file flappy_bird.v" { { "Info" "ISGN_ENTITY_NAME" "1 flappy_bird " "Found entity 1: flappy_bird" {  } { { "flappy_bird.v" "" { Text "C:/Users/James/Workspace/ELEC5566M-MiniProject/flappy_bird.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1621368827195 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1621368827195 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "score_counter.v 1 1 " "Found 1 design units, including 1 entities, in source file score_counter.v" { { "Info" "ISGN_ENTITY_NAME" "1 score_counter " "Found entity 1: score_counter" {  } { { "score_counter.v" "" { Text "C:/Users/James/Workspace/ELEC5566M-MiniProject/score_counter.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1621368827199 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1621368827199 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "bin2bcd.v 1 1 " "Found 1 design units, including 1 entities, in source file bin2bcd.v" { { "Info" "ISGN_ENTITY_NAME" "1 bin2BCD " "Found entity 1: bin2BCD" {  } { { "bin2BCD.v" "" { Text "C:/Users/James/Workspace/ELEC5566M-MiniProject/bin2BCD.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1621368827205 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1621368827205 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "hex_to_7seg.v 1 1 " "Found 1 design units, including 1 entities, in source file hex_to_7seg.v" { { "Info" "ISGN_ENTITY_NAME" "1 hex_to_7seg " "Found entity 1: hex_to_7seg" {  } { { "hex_to_7seg.v" "" { Text "C:/Users/James/Workspace/ELEC5566M-MiniProject/hex_to_7seg.v" 15 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1621368827209 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1621368827209 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "flappy_bird " "Elaborating entity \"flappy_bird\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1621368827447 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 10 flappy_bird.v(162) " "Verilog HDL assignment warning at flappy_bird.v(162): truncated value with size 32 to match size of target (10)" {  } { { "flappy_bird.v" "" { Text "C:/Users/James/Workspace/ELEC5566M-MiniProject/flappy_bird.v" 162 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1621368827450 "|flappy_bird"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "clk_divider clk_divider:VGA " "Elaborating entity \"clk_divider\" for hierarchy \"clk_divider:VGA\"" {  } { { "flappy_bird.v" "VGA" { Text "C:/Users/James/Workspace/ELEC5566M-MiniProject/flappy_bird.v" 19 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1621368827452 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "clk_divider clk_divider:GAME " "Elaborating entity \"clk_divider\" for hierarchy \"clk_divider:GAME\"" {  } { { "flappy_bird.v" "GAME" { Text "C:/Users/James/Workspace/ELEC5566M-MiniProject/flappy_bird.v" 22 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1621368827454 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "clk_divider clk_divider:FLOOR " "Elaborating entity \"clk_divider\" for hierarchy \"clk_divider:FLOOR\"" {  } { { "flappy_bird.v" "FLOOR" { Text "C:/Users/James/Workspace/ELEC5566M-MiniProject/flappy_bird.v" 25 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1621368827456 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "vga_gen vga_gen:vga " "Elaborating entity \"vga_gen\" for hierarchy \"vga_gen:vga\"" {  } { { "flappy_bird.v" "vga" { Text "C:/Users/James/Workspace/ELEC5566M-MiniProject/flappy_bird.v" 49 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1621368827458 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 16 vga_gen.v(35) " "Verilog HDL assignment warning at vga_gen.v(35): truncated value with size 32 to match size of target (16)" {  } { { "vga_gen.v" "" { Text "C:/Users/James/Workspace/ELEC5566M-MiniProject/vga_gen.v" 35 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1621368827459 "|flappy_bird|vga_gen:vga"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 16 vga_gen.v(48) " "Verilog HDL assignment warning at vga_gen.v(48): truncated value with size 32 to match size of target (16)" {  } { { "vga_gen.v" "" { Text "C:/Users/James/Workspace/ELEC5566M-MiniProject/vga_gen.v" 48 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1621368827459 "|flappy_bird|vga_gen:vga"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 vga_gen.v(60) " "Verilog HDL assignment warning at vga_gen.v(60): truncated value with size 32 to match size of target (1)" {  } { { "vga_gen.v" "" { Text "C:/Users/James/Workspace/ELEC5566M-MiniProject/vga_gen.v" 60 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1621368827459 "|flappy_bird|vga_gen:vga"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 vga_gen.v(61) " "Verilog HDL assignment warning at vga_gen.v(61): truncated value with size 32 to match size of target (1)" {  } { { "vga_gen.v" "" { Text "C:/Users/James/Workspace/ELEC5566M-MiniProject/vga_gen.v" 61 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1621368827460 "|flappy_bird|vga_gen:vga"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 vga_gen.v(62) " "Verilog HDL assignment warning at vga_gen.v(62): truncated value with size 32 to match size of target (1)" {  } { { "vga_gen.v" "" { Text "C:/Users/James/Workspace/ELEC5566M-MiniProject/vga_gen.v" 62 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1621368827460 "|flappy_bird|vga_gen:vga"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "keyboard_input keyboard_input:kb " "Elaborating entity \"keyboard_input\" for hierarchy \"keyboard_input:kb\"" {  } { { "flappy_bird.v" "kb" { Text "C:/Users/James/Workspace/ELEC5566M-MiniProject/flappy_bird.v" 59 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1621368827461 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "key_filter keyboard_input:kb\|key_filter:p_edgeF " "Elaborating entity \"key_filter\" for hierarchy \"keyboard_input:kb\|key_filter:p_edgeF\"" {  } { { "keyboard_input.v" "p_edgeF" { Text "C:/Users/James/Workspace/ELEC5566M-MiniProject/keyboard_input.v" 51 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1621368827463 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "game_FSM game_FSM:FSM " "Elaborating entity \"game_FSM\" for hierarchy \"game_FSM:FSM\"" {  } { { "flappy_bird.v" "FSM" { Text "C:/Users/James/Workspace/ELEC5566M-MiniProject/flappy_bird.v" 69 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1621368827466 ""}
{ "Info" "IVRFX_VERI_ALMOST_ONEHOT_CASE_STATEMENT" "game_FSM.v(20) " "Verilog HDL Case Statement information at game_FSM.v(20): all case item expressions in this case statement are onehot" {  } { { "game_FSM.v" "" { Text "C:/Users/James/Workspace/ELEC5566M-MiniProject/game_FSM.v" 20 0 0 } }  } 0 10264 "Verilog HDL Case Statement information at %1!s!: all case item expressions in this case statement are onehot" 0 0 "Analysis & Synthesis" 0 -1 1621368827467 "|flappy_bird|game_FSM:FSM"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "bird_physics bird_physics:phys " "Elaborating entity \"bird_physics\" for hierarchy \"bird_physics:phys\"" {  } { { "flappy_bird.v" "phys" { Text "C:/Users/James/Workspace/ELEC5566M-MiniProject/flappy_bird.v" 81 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1621368827469 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "collision_detection collision_detection:coll " "Elaborating entity \"collision_detection\" for hierarchy \"collision_detection:coll\"" {  } { { "flappy_bird.v" "coll" { Text "C:/Users/James/Workspace/ELEC5566M-MiniProject/flappy_bird.v" 101 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1621368827499 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "pipes pipes:pipe_shift " "Elaborating entity \"pipes\" for hierarchy \"pipes:pipe_shift\"" {  } { { "flappy_bird.v" "pipe_shift" { Text "C:/Users/James/Workspace/ELEC5566M-MiniProject/flappy_bird.v" 120 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1621368827503 ""}
{ "Info" "IVRFX_VERI_ALMOST_ONEHOT_CASE_STATEMENT" "pipes.v(47) " "Verilog HDL Case Statement information at pipes.v(47): all case item expressions in this case statement are onehot" {  } { { "pipes.v" "" { Text "C:/Users/James/Workspace/ELEC5566M-MiniProject/pipes.v" 47 0 0 } }  } 0 10264 "Verilog HDL Case Statement information at %1!s!: all case item expressions in this case statement are onehot" 0 0 "Analysis & Synthesis" 0 -1 1621368827507 "|flappy_bird|pipes:pipe_shift"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "random_number_generator pipes:pipe_shift\|random_number_generator:rand " "Elaborating entity \"random_number_generator\" for hierarchy \"pipes:pipe_shift\|random_number_generator:rand\"" {  } { { "pipes.v" "rand" { Text "C:/Users/James/Workspace/ELEC5566M-MiniProject/pipes.v" 13 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1621368827509 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "score_counter score_counter:scr " "Elaborating entity \"score_counter\" for hierarchy \"score_counter:scr\"" {  } { { "flappy_bird.v" "scr" { Text "C:/Users/James/Workspace/ELEC5566M-MiniProject/flappy_bird.v" 129 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1621368827513 ""}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "hiscore score_counter.v(16) " "Verilog HDL Always Construct warning at score_counter.v(16): variable \"hiscore\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "score_counter.v" "" { Text "C:/Users/James/Workspace/ELEC5566M-MiniProject/score_counter.v" 16 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1621368827514 "|flappy_bird|score_counter:scr"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "hiscore score_counter.v(11) " "Verilog HDL Always Construct warning at score_counter.v(11): inferring latch(es) for variable \"hiscore\", which holds its previous value in one or more paths through the always construct" {  } { { "score_counter.v" "" { Text "C:/Users/James/Workspace/ELEC5566M-MiniProject/score_counter.v" 11 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1621368827514 "|flappy_bird|score_counter:scr"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "hiscore\[0\] score_counter.v(16) " "Inferred latch for \"hiscore\[0\]\" at score_counter.v(16)" {  } { { "score_counter.v" "" { Text "C:/Users/James/Workspace/ELEC5566M-MiniProject/score_counter.v" 16 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1621368827514 "|flappy_bird|score_counter:scr"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "hiscore\[1\] score_counter.v(16) " "Inferred latch for \"hiscore\[1\]\" at score_counter.v(16)" {  } { { "score_counter.v" "" { Text "C:/Users/James/Workspace/ELEC5566M-MiniProject/score_counter.v" 16 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1621368827514 "|flappy_bird|score_counter:scr"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "hiscore\[2\] score_counter.v(16) " "Inferred latch for \"hiscore\[2\]\" at score_counter.v(16)" {  } { { "score_counter.v" "" { Text "C:/Users/James/Workspace/ELEC5566M-MiniProject/score_counter.v" 16 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1621368827514 "|flappy_bird|score_counter:scr"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "hiscore\[3\] score_counter.v(16) " "Inferred latch for \"hiscore\[3\]\" at score_counter.v(16)" {  } { { "score_counter.v" "" { Text "C:/Users/James/Workspace/ELEC5566M-MiniProject/score_counter.v" 16 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1621368827514 "|flappy_bird|score_counter:scr"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "hiscore\[4\] score_counter.v(16) " "Inferred latch for \"hiscore\[4\]\" at score_counter.v(16)" {  } { { "score_counter.v" "" { Text "C:/Users/James/Workspace/ELEC5566M-MiniProject/score_counter.v" 16 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1621368827514 "|flappy_bird|score_counter:scr"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "hiscore\[5\] score_counter.v(16) " "Inferred latch for \"hiscore\[5\]\" at score_counter.v(16)" {  } { { "score_counter.v" "" { Text "C:/Users/James/Workspace/ELEC5566M-MiniProject/score_counter.v" 16 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1621368827514 "|flappy_bird|score_counter:scr"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "hiscore\[6\] score_counter.v(16) " "Inferred latch for \"hiscore\[6\]\" at score_counter.v(16)" {  } { { "score_counter.v" "" { Text "C:/Users/James/Workspace/ELEC5566M-MiniProject/score_counter.v" 16 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1621368827514 "|flappy_bird|score_counter:scr"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "hiscore\[7\] score_counter.v(16) " "Inferred latch for \"hiscore\[7\]\" at score_counter.v(16)" {  } { { "score_counter.v" "" { Text "C:/Users/James/Workspace/ELEC5566M-MiniProject/score_counter.v" 16 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1621368827514 "|flappy_bird|score_counter:scr"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "hiscore\[8\] score_counter.v(16) " "Inferred latch for \"hiscore\[8\]\" at score_counter.v(16)" {  } { { "score_counter.v" "" { Text "C:/Users/James/Workspace/ELEC5566M-MiniProject/score_counter.v" 16 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1621368827515 "|flappy_bird|score_counter:scr"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "hiscore\[9\] score_counter.v(16) " "Inferred latch for \"hiscore\[9\]\" at score_counter.v(16)" {  } { { "score_counter.v" "" { Text "C:/Users/James/Workspace/ELEC5566M-MiniProject/score_counter.v" 16 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1621368827515 "|flappy_bird|score_counter:scr"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "hiscore\[10\] score_counter.v(16) " "Inferred latch for \"hiscore\[10\]\" at score_counter.v(16)" {  } { { "score_counter.v" "" { Text "C:/Users/James/Workspace/ELEC5566M-MiniProject/score_counter.v" 16 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1621368827515 "|flappy_bird|score_counter:scr"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "hiscore\[11\] score_counter.v(16) " "Inferred latch for \"hiscore\[11\]\" at score_counter.v(16)" {  } { { "score_counter.v" "" { Text "C:/Users/James/Workspace/ELEC5566M-MiniProject/score_counter.v" 16 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1621368827515 "|flappy_bird|score_counter:scr"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "hiscore\[12\] score_counter.v(16) " "Inferred latch for \"hiscore\[12\]\" at score_counter.v(16)" {  } { { "score_counter.v" "" { Text "C:/Users/James/Workspace/ELEC5566M-MiniProject/score_counter.v" 16 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1621368827515 "|flappy_bird|score_counter:scr"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "hiscore\[13\] score_counter.v(16) " "Inferred latch for \"hiscore\[13\]\" at score_counter.v(16)" {  } { { "score_counter.v" "" { Text "C:/Users/James/Workspace/ELEC5566M-MiniProject/score_counter.v" 16 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1621368827515 "|flappy_bird|score_counter:scr"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "hiscore\[14\] score_counter.v(16) " "Inferred latch for \"hiscore\[14\]\" at score_counter.v(16)" {  } { { "score_counter.v" "" { Text "C:/Users/James/Workspace/ELEC5566M-MiniProject/score_counter.v" 16 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1621368827515 "|flappy_bird|score_counter:scr"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "hiscore\[15\] score_counter.v(16) " "Inferred latch for \"hiscore\[15\]\" at score_counter.v(16)" {  } { { "score_counter.v" "" { Text "C:/Users/James/Workspace/ELEC5566M-MiniProject/score_counter.v" 16 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1621368827515 "|flappy_bird|score_counter:scr"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "hiscore\[16\] score_counter.v(16) " "Inferred latch for \"hiscore\[16\]\" at score_counter.v(16)" {  } { { "score_counter.v" "" { Text "C:/Users/James/Workspace/ELEC5566M-MiniProject/score_counter.v" 16 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1621368827515 "|flappy_bird|score_counter:scr"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "hiscore\[17\] score_counter.v(16) " "Inferred latch for \"hiscore\[17\]\" at score_counter.v(16)" {  } { { "score_counter.v" "" { Text "C:/Users/James/Workspace/ELEC5566M-MiniProject/score_counter.v" 16 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1621368827515 "|flappy_bird|score_counter:scr"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "hiscore\[18\] score_counter.v(16) " "Inferred latch for \"hiscore\[18\]\" at score_counter.v(16)" {  } { { "score_counter.v" "" { Text "C:/Users/James/Workspace/ELEC5566M-MiniProject/score_counter.v" 16 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1621368827515 "|flappy_bird|score_counter:scr"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "hiscore\[19\] score_counter.v(16) " "Inferred latch for \"hiscore\[19\]\" at score_counter.v(16)" {  } { { "score_counter.v" "" { Text "C:/Users/James/Workspace/ELEC5566M-MiniProject/score_counter.v" 16 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1621368827515 "|flappy_bird|score_counter:scr"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "hiscore\[20\] score_counter.v(16) " "Inferred latch for \"hiscore\[20\]\" at score_counter.v(16)" {  } { { "score_counter.v" "" { Text "C:/Users/James/Workspace/ELEC5566M-MiniProject/score_counter.v" 16 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1621368827515 "|flappy_bird|score_counter:scr"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "hiscore\[21\] score_counter.v(16) " "Inferred latch for \"hiscore\[21\]\" at score_counter.v(16)" {  } { { "score_counter.v" "" { Text "C:/Users/James/Workspace/ELEC5566M-MiniProject/score_counter.v" 16 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1621368827515 "|flappy_bird|score_counter:scr"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "hiscore\[22\] score_counter.v(16) " "Inferred latch for \"hiscore\[22\]\" at score_counter.v(16)" {  } { { "score_counter.v" "" { Text "C:/Users/James/Workspace/ELEC5566M-MiniProject/score_counter.v" 16 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1621368827515 "|flappy_bird|score_counter:scr"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "hiscore\[23\] score_counter.v(16) " "Inferred latch for \"hiscore\[23\]\" at score_counter.v(16)" {  } { { "score_counter.v" "" { Text "C:/Users/James/Workspace/ELEC5566M-MiniProject/score_counter.v" 16 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1621368827515 "|flappy_bird|score_counter:scr"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "hiscore\[24\] score_counter.v(16) " "Inferred latch for \"hiscore\[24\]\" at score_counter.v(16)" {  } { { "score_counter.v" "" { Text "C:/Users/James/Workspace/ELEC5566M-MiniProject/score_counter.v" 16 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1621368827515 "|flappy_bird|score_counter:scr"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "hiscore\[25\] score_counter.v(16) " "Inferred latch for \"hiscore\[25\]\" at score_counter.v(16)" {  } { { "score_counter.v" "" { Text "C:/Users/James/Workspace/ELEC5566M-MiniProject/score_counter.v" 16 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1621368827515 "|flappy_bird|score_counter:scr"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "hiscore\[26\] score_counter.v(16) " "Inferred latch for \"hiscore\[26\]\" at score_counter.v(16)" {  } { { "score_counter.v" "" { Text "C:/Users/James/Workspace/ELEC5566M-MiniProject/score_counter.v" 16 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1621368827515 "|flappy_bird|score_counter:scr"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "hiscore\[27\] score_counter.v(16) " "Inferred latch for \"hiscore\[27\]\" at score_counter.v(16)" {  } { { "score_counter.v" "" { Text "C:/Users/James/Workspace/ELEC5566M-MiniProject/score_counter.v" 16 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1621368827515 "|flappy_bird|score_counter:scr"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "hiscore\[28\] score_counter.v(16) " "Inferred latch for \"hiscore\[28\]\" at score_counter.v(16)" {  } { { "score_counter.v" "" { Text "C:/Users/James/Workspace/ELEC5566M-MiniProject/score_counter.v" 16 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1621368827515 "|flappy_bird|score_counter:scr"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "hiscore\[29\] score_counter.v(16) " "Inferred latch for \"hiscore\[29\]\" at score_counter.v(16)" {  } { { "score_counter.v" "" { Text "C:/Users/James/Workspace/ELEC5566M-MiniProject/score_counter.v" 16 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1621368827515 "|flappy_bird|score_counter:scr"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "hiscore\[30\] score_counter.v(16) " "Inferred latch for \"hiscore\[30\]\" at score_counter.v(16)" {  } { { "score_counter.v" "" { Text "C:/Users/James/Workspace/ELEC5566M-MiniProject/score_counter.v" 16 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1621368827515 "|flappy_bird|score_counter:scr"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "hiscore\[31\] score_counter.v(16) " "Inferred latch for \"hiscore\[31\]\" at score_counter.v(16)" {  } { { "score_counter.v" "" { Text "C:/Users/James/Workspace/ELEC5566M-MiniProject/score_counter.v" 16 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1621368827515 "|flappy_bird|score_counter:scr"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "hex_to_7seg score_counter:scr\|hex_to_7seg:seven_seg_loop\[0\].display " "Elaborating entity \"hex_to_7seg\" for hierarchy \"score_counter:scr\|hex_to_7seg:seven_seg_loop\[0\].display\"" {  } { { "score_counter.v" "seven_seg_loop\[0\].display" { Text "C:/Users/James/Workspace/ELEC5566M-MiniProject/score_counter.v" 26 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1621368827517 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "bin2BCD score_counter:scr\|bin2BCD:scr " "Elaborating entity \"bin2BCD\" for hierarchy \"score_counter:scr\|bin2BCD:scr\"" {  } { { "score_counter.v" "scr" { Text "C:/Users/James/Workspace/ELEC5566M-MiniProject/score_counter.v" 30 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1621368827527 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 bin2BCD.v(22) " "Verilog HDL assignment warning at bin2BCD.v(22): truncated value with size 32 to match size of target (4)" {  } { { "bin2BCD.v" "" { Text "C:/Users/James/Workspace/ELEC5566M-MiniProject/bin2BCD.v" 22 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1621368827528 "|flappy_bird|score_counter:scr|bin2BCD:scr"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 bin2BCD.v(19) " "Verilog HDL assignment warning at bin2BCD.v(19): truncated value with size 32 to match size of target (4)" {  } { { "bin2BCD.v" "" { Text "C:/Users/James/Workspace/ELEC5566M-MiniProject/bin2BCD.v" 19 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1621368827528 "|flappy_bird|score_counter:scr|bin2BCD:scr"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 bin2BCD.v(16) " "Verilog HDL assignment warning at bin2BCD.v(16): truncated value with size 32 to match size of target (4)" {  } { { "bin2BCD.v" "" { Text "C:/Users/James/Workspace/ELEC5566M-MiniProject/bin2BCD.v" 16 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1621368827528 "|flappy_bird|score_counter:scr|bin2BCD:scr"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "image_renderer image_renderer:display " "Elaborating entity \"image_renderer\" for hierarchy \"image_renderer:display\"" {  } { { "flappy_bird.v" "display" { Text "C:/Users/James/Workspace/ELEC5566M-MiniProject/flappy_bird.v" 160 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1621368827531 ""}
{ "Info" "IVRFX_VERI_ALMOST_ONEHOT_CASE_STATEMENT" "image_renderer.v(62) " "Verilog HDL Case Statement information at image_renderer.v(62): all case item expressions in this case statement are onehot" {  } { { "image_renderer.v" "" { Text "C:/Users/James/Workspace/ELEC5566M-MiniProject/image_renderer.v" 62 0 0 } }  } 0 10264 "Verilog HDL Case Statement information at %1!s!: all case item expressions in this case statement are onehot" 0 0 "Analysis & Synthesis" 0 -1 1621368827534 "|flappy_bird|image_renderer:display"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "flap_1_rom image_renderer:display\|flap_1_rom:bird1 " "Elaborating entity \"flap_1_rom\" for hierarchy \"image_renderer:display\|flap_1_rom:bird1\"" {  } { { "image_renderer.v" "bird1" { Text "C:/Users/James/Workspace/ELEC5566M-MiniProject/image_renderer.v" 165 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1621368827536 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "flap_2_rom image_renderer:display\|flap_2_rom:bird2 " "Elaborating entity \"flap_2_rom\" for hierarchy \"image_renderer:display\|flap_2_rom:bird2\"" {  } { { "image_renderer.v" "bird2" { Text "C:/Users/James/Workspace/ELEC5566M-MiniProject/image_renderer.v" 173 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1621368827539 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "flap_3_rom image_renderer:display\|flap_3_rom:bird3 " "Elaborating entity \"flap_3_rom\" for hierarchy \"image_renderer:display\|flap_3_rom:bird3\"" {  } { { "image_renderer.v" "bird3" { Text "C:/Users/James/Workspace/ELEC5566M-MiniProject/image_renderer.v" 181 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1621368827542 ""}
{ "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_TOP" "" "Net is missing source, defaulting to GND" { { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "X\[31\] " "Net \"X\[31\]\" is missing source, defaulting to GND" {  } { { "flappy_bird.v" "X\[31\]" { Text "C:/Users/James/Workspace/ELEC5566M-MiniProject/flappy_bird.v" 30 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1621368827618 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "X\[30\] " "Net \"X\[30\]\" is missing source, defaulting to GND" {  } { { "flappy_bird.v" "X\[30\]" { Text "C:/Users/James/Workspace/ELEC5566M-MiniProject/flappy_bird.v" 30 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1621368827618 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "X\[29\] " "Net \"X\[29\]\" is missing source, defaulting to GND" {  } { { "flappy_bird.v" "X\[29\]" { Text "C:/Users/James/Workspace/ELEC5566M-MiniProject/flappy_bird.v" 30 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1621368827618 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "X\[28\] " "Net \"X\[28\]\" is missing source, defaulting to GND" {  } { { "flappy_bird.v" "X\[28\]" { Text "C:/Users/James/Workspace/ELEC5566M-MiniProject/flappy_bird.v" 30 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1621368827618 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "X\[27\] " "Net \"X\[27\]\" is missing source, defaulting to GND" {  } { { "flappy_bird.v" "X\[27\]" { Text "C:/Users/James/Workspace/ELEC5566M-MiniProject/flappy_bird.v" 30 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1621368827618 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "X\[26\] " "Net \"X\[26\]\" is missing source, defaulting to GND" {  } { { "flappy_bird.v" "X\[26\]" { Text "C:/Users/James/Workspace/ELEC5566M-MiniProject/flappy_bird.v" 30 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1621368827618 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "X\[25\] " "Net \"X\[25\]\" is missing source, defaulting to GND" {  } { { "flappy_bird.v" "X\[25\]" { Text "C:/Users/James/Workspace/ELEC5566M-MiniProject/flappy_bird.v" 30 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1621368827618 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "X\[24\] " "Net \"X\[24\]\" is missing source, defaulting to GND" {  } { { "flappy_bird.v" "X\[24\]" { Text "C:/Users/James/Workspace/ELEC5566M-MiniProject/flappy_bird.v" 30 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1621368827618 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "X\[23\] " "Net \"X\[23\]\" is missing source, defaulting to GND" {  } { { "flappy_bird.v" "X\[23\]" { Text "C:/Users/James/Workspace/ELEC5566M-MiniProject/flappy_bird.v" 30 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1621368827618 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "X\[22\] " "Net \"X\[22\]\" is missing source, defaulting to GND" {  } { { "flappy_bird.v" "X\[22\]" { Text "C:/Users/James/Workspace/ELEC5566M-MiniProject/flappy_bird.v" 30 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1621368827618 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "X\[21\] " "Net \"X\[21\]\" is missing source, defaulting to GND" {  } { { "flappy_bird.v" "X\[21\]" { Text "C:/Users/James/Workspace/ELEC5566M-MiniProject/flappy_bird.v" 30 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1621368827618 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "X\[20\] " "Net \"X\[20\]\" is missing source, defaulting to GND" {  } { { "flappy_bird.v" "X\[20\]" { Text "C:/Users/James/Workspace/ELEC5566M-MiniProject/flappy_bird.v" 30 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1621368827618 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "X\[19\] " "Net \"X\[19\]\" is missing source, defaulting to GND" {  } { { "flappy_bird.v" "X\[19\]" { Text "C:/Users/James/Workspace/ELEC5566M-MiniProject/flappy_bird.v" 30 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1621368827618 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "X\[18\] " "Net \"X\[18\]\" is missing source, defaulting to GND" {  } { { "flappy_bird.v" "X\[18\]" { Text "C:/Users/James/Workspace/ELEC5566M-MiniProject/flappy_bird.v" 30 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1621368827618 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "X\[17\] " "Net \"X\[17\]\" is missing source, defaulting to GND" {  } { { "flappy_bird.v" "X\[17\]" { Text "C:/Users/James/Workspace/ELEC5566M-MiniProject/flappy_bird.v" 30 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1621368827618 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "X\[16\] " "Net \"X\[16\]\" is missing source, defaulting to GND" {  } { { "flappy_bird.v" "X\[16\]" { Text "C:/Users/James/Workspace/ELEC5566M-MiniProject/flappy_bird.v" 30 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1621368827618 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "Y\[31\] " "Net \"Y\[31\]\" is missing source, defaulting to GND" {  } { { "flappy_bird.v" "Y\[31\]" { Text "C:/Users/James/Workspace/ELEC5566M-MiniProject/flappy_bird.v" 30 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1621368827618 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "Y\[30\] " "Net \"Y\[30\]\" is missing source, defaulting to GND" {  } { { "flappy_bird.v" "Y\[30\]" { Text "C:/Users/James/Workspace/ELEC5566M-MiniProject/flappy_bird.v" 30 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1621368827618 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "Y\[29\] " "Net \"Y\[29\]\" is missing source, defaulting to GND" {  } { { "flappy_bird.v" "Y\[29\]" { Text "C:/Users/James/Workspace/ELEC5566M-MiniProject/flappy_bird.v" 30 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1621368827618 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "Y\[28\] " "Net \"Y\[28\]\" is missing source, defaulting to GND" {  } { { "flappy_bird.v" "Y\[28\]" { Text "C:/Users/James/Workspace/ELEC5566M-MiniProject/flappy_bird.v" 30 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1621368827618 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "Y\[27\] " "Net \"Y\[27\]\" is missing source, defaulting to GND" {  } { { "flappy_bird.v" "Y\[27\]" { Text "C:/Users/James/Workspace/ELEC5566M-MiniProject/flappy_bird.v" 30 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1621368827618 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "Y\[26\] " "Net \"Y\[26\]\" is missing source, defaulting to GND" {  } { { "flappy_bird.v" "Y\[26\]" { Text "C:/Users/James/Workspace/ELEC5566M-MiniProject/flappy_bird.v" 30 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1621368827618 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "Y\[25\] " "Net \"Y\[25\]\" is missing source, defaulting to GND" {  } { { "flappy_bird.v" "Y\[25\]" { Text "C:/Users/James/Workspace/ELEC5566M-MiniProject/flappy_bird.v" 30 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1621368827618 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "Y\[24\] " "Net \"Y\[24\]\" is missing source, defaulting to GND" {  } { { "flappy_bird.v" "Y\[24\]" { Text "C:/Users/James/Workspace/ELEC5566M-MiniProject/flappy_bird.v" 30 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1621368827618 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "Y\[23\] " "Net \"Y\[23\]\" is missing source, defaulting to GND" {  } { { "flappy_bird.v" "Y\[23\]" { Text "C:/Users/James/Workspace/ELEC5566M-MiniProject/flappy_bird.v" 30 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1621368827618 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "Y\[22\] " "Net \"Y\[22\]\" is missing source, defaulting to GND" {  } { { "flappy_bird.v" "Y\[22\]" { Text "C:/Users/James/Workspace/ELEC5566M-MiniProject/flappy_bird.v" 30 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1621368827618 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "Y\[21\] " "Net \"Y\[21\]\" is missing source, defaulting to GND" {  } { { "flappy_bird.v" "Y\[21\]" { Text "C:/Users/James/Workspace/ELEC5566M-MiniProject/flappy_bird.v" 30 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1621368827618 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "Y\[20\] " "Net \"Y\[20\]\" is missing source, defaulting to GND" {  } { { "flappy_bird.v" "Y\[20\]" { Text "C:/Users/James/Workspace/ELEC5566M-MiniProject/flappy_bird.v" 30 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1621368827618 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "Y\[19\] " "Net \"Y\[19\]\" is missing source, defaulting to GND" {  } { { "flappy_bird.v" "Y\[19\]" { Text "C:/Users/James/Workspace/ELEC5566M-MiniProject/flappy_bird.v" 30 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1621368827618 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "Y\[18\] " "Net \"Y\[18\]\" is missing source, defaulting to GND" {  } { { "flappy_bird.v" "Y\[18\]" { Text "C:/Users/James/Workspace/ELEC5566M-MiniProject/flappy_bird.v" 30 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1621368827618 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "Y\[17\] " "Net \"Y\[17\]\" is missing source, defaulting to GND" {  } { { "flappy_bird.v" "Y\[17\]" { Text "C:/Users/James/Workspace/ELEC5566M-MiniProject/flappy_bird.v" 30 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1621368827618 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "Y\[16\] " "Net \"Y\[16\]\" is missing source, defaulting to GND" {  } { { "flappy_bird.v" "Y\[16\]" { Text "C:/Users/James/Workspace/ELEC5566M-MiniProject/flappy_bird.v" 30 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1621368827618 ""}  } {  } 0 12011 "Net is missing source, defaulting to GND" 0 0 "Analysis & Synthesis" 0 -1 1621368827618 ""}
{ "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_TOP" "" "Net is missing source, defaulting to GND" { { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "X\[31\] " "Net \"X\[31\]\" is missing source, defaulting to GND" {  } { { "flappy_bird.v" "X\[31\]" { Text "C:/Users/James/Workspace/ELEC5566M-MiniProject/flappy_bird.v" 30 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1621368827619 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "X\[30\] " "Net \"X\[30\]\" is missing source, defaulting to GND" {  } { { "flappy_bird.v" "X\[30\]" { Text "C:/Users/James/Workspace/ELEC5566M-MiniProject/flappy_bird.v" 30 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1621368827619 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "X\[29\] " "Net \"X\[29\]\" is missing source, defaulting to GND" {  } { { "flappy_bird.v" "X\[29\]" { Text "C:/Users/James/Workspace/ELEC5566M-MiniProject/flappy_bird.v" 30 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1621368827619 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "X\[28\] " "Net \"X\[28\]\" is missing source, defaulting to GND" {  } { { "flappy_bird.v" "X\[28\]" { Text "C:/Users/James/Workspace/ELEC5566M-MiniProject/flappy_bird.v" 30 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1621368827619 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "X\[27\] " "Net \"X\[27\]\" is missing source, defaulting to GND" {  } { { "flappy_bird.v" "X\[27\]" { Text "C:/Users/James/Workspace/ELEC5566M-MiniProject/flappy_bird.v" 30 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1621368827619 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "X\[26\] " "Net \"X\[26\]\" is missing source, defaulting to GND" {  } { { "flappy_bird.v" "X\[26\]" { Text "C:/Users/James/Workspace/ELEC5566M-MiniProject/flappy_bird.v" 30 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1621368827619 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "X\[25\] " "Net \"X\[25\]\" is missing source, defaulting to GND" {  } { { "flappy_bird.v" "X\[25\]" { Text "C:/Users/James/Workspace/ELEC5566M-MiniProject/flappy_bird.v" 30 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1621368827619 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "X\[24\] " "Net \"X\[24\]\" is missing source, defaulting to GND" {  } { { "flappy_bird.v" "X\[24\]" { Text "C:/Users/James/Workspace/ELEC5566M-MiniProject/flappy_bird.v" 30 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1621368827619 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "X\[23\] " "Net \"X\[23\]\" is missing source, defaulting to GND" {  } { { "flappy_bird.v" "X\[23\]" { Text "C:/Users/James/Workspace/ELEC5566M-MiniProject/flappy_bird.v" 30 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1621368827619 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "X\[22\] " "Net \"X\[22\]\" is missing source, defaulting to GND" {  } { { "flappy_bird.v" "X\[22\]" { Text "C:/Users/James/Workspace/ELEC5566M-MiniProject/flappy_bird.v" 30 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1621368827619 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "X\[21\] " "Net \"X\[21\]\" is missing source, defaulting to GND" {  } { { "flappy_bird.v" "X\[21\]" { Text "C:/Users/James/Workspace/ELEC5566M-MiniProject/flappy_bird.v" 30 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1621368827619 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "X\[20\] " "Net \"X\[20\]\" is missing source, defaulting to GND" {  } { { "flappy_bird.v" "X\[20\]" { Text "C:/Users/James/Workspace/ELEC5566M-MiniProject/flappy_bird.v" 30 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1621368827619 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "X\[19\] " "Net \"X\[19\]\" is missing source, defaulting to GND" {  } { { "flappy_bird.v" "X\[19\]" { Text "C:/Users/James/Workspace/ELEC5566M-MiniProject/flappy_bird.v" 30 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1621368827619 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "X\[18\] " "Net \"X\[18\]\" is missing source, defaulting to GND" {  } { { "flappy_bird.v" "X\[18\]" { Text "C:/Users/James/Workspace/ELEC5566M-MiniProject/flappy_bird.v" 30 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1621368827619 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "X\[17\] " "Net \"X\[17\]\" is missing source, defaulting to GND" {  } { { "flappy_bird.v" "X\[17\]" { Text "C:/Users/James/Workspace/ELEC5566M-MiniProject/flappy_bird.v" 30 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1621368827619 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "X\[16\] " "Net \"X\[16\]\" is missing source, defaulting to GND" {  } { { "flappy_bird.v" "X\[16\]" { Text "C:/Users/James/Workspace/ELEC5566M-MiniProject/flappy_bird.v" 30 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1621368827619 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "Y\[31\] " "Net \"Y\[31\]\" is missing source, defaulting to GND" {  } { { "flappy_bird.v" "Y\[31\]" { Text "C:/Users/James/Workspace/ELEC5566M-MiniProject/flappy_bird.v" 30 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1621368827619 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "Y\[30\] " "Net \"Y\[30\]\" is missing source, defaulting to GND" {  } { { "flappy_bird.v" "Y\[30\]" { Text "C:/Users/James/Workspace/ELEC5566M-MiniProject/flappy_bird.v" 30 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1621368827619 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "Y\[29\] " "Net \"Y\[29\]\" is missing source, defaulting to GND" {  } { { "flappy_bird.v" "Y\[29\]" { Text "C:/Users/James/Workspace/ELEC5566M-MiniProject/flappy_bird.v" 30 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1621368827619 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "Y\[28\] " "Net \"Y\[28\]\" is missing source, defaulting to GND" {  } { { "flappy_bird.v" "Y\[28\]" { Text "C:/Users/James/Workspace/ELEC5566M-MiniProject/flappy_bird.v" 30 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1621368827619 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "Y\[27\] " "Net \"Y\[27\]\" is missing source, defaulting to GND" {  } { { "flappy_bird.v" "Y\[27\]" { Text "C:/Users/James/Workspace/ELEC5566M-MiniProject/flappy_bird.v" 30 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1621368827619 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "Y\[26\] " "Net \"Y\[26\]\" is missing source, defaulting to GND" {  } { { "flappy_bird.v" "Y\[26\]" { Text "C:/Users/James/Workspace/ELEC5566M-MiniProject/flappy_bird.v" 30 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1621368827619 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "Y\[25\] " "Net \"Y\[25\]\" is missing source, defaulting to GND" {  } { { "flappy_bird.v" "Y\[25\]" { Text "C:/Users/James/Workspace/ELEC5566M-MiniProject/flappy_bird.v" 30 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1621368827619 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "Y\[24\] " "Net \"Y\[24\]\" is missing source, defaulting to GND" {  } { { "flappy_bird.v" "Y\[24\]" { Text "C:/Users/James/Workspace/ELEC5566M-MiniProject/flappy_bird.v" 30 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1621368827619 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "Y\[23\] " "Net \"Y\[23\]\" is missing source, defaulting to GND" {  } { { "flappy_bird.v" "Y\[23\]" { Text "C:/Users/James/Workspace/ELEC5566M-MiniProject/flappy_bird.v" 30 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1621368827619 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "Y\[22\] " "Net \"Y\[22\]\" is missing source, defaulting to GND" {  } { { "flappy_bird.v" "Y\[22\]" { Text "C:/Users/James/Workspace/ELEC5566M-MiniProject/flappy_bird.v" 30 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1621368827619 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "Y\[21\] " "Net \"Y\[21\]\" is missing source, defaulting to GND" {  } { { "flappy_bird.v" "Y\[21\]" { Text "C:/Users/James/Workspace/ELEC5566M-MiniProject/flappy_bird.v" 30 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1621368827619 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "Y\[20\] " "Net \"Y\[20\]\" is missing source, defaulting to GND" {  } { { "flappy_bird.v" "Y\[20\]" { Text "C:/Users/James/Workspace/ELEC5566M-MiniProject/flappy_bird.v" 30 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1621368827619 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "Y\[19\] " "Net \"Y\[19\]\" is missing source, defaulting to GND" {  } { { "flappy_bird.v" "Y\[19\]" { Text "C:/Users/James/Workspace/ELEC5566M-MiniProject/flappy_bird.v" 30 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1621368827619 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "Y\[18\] " "Net \"Y\[18\]\" is missing source, defaulting to GND" {  } { { "flappy_bird.v" "Y\[18\]" { Text "C:/Users/James/Workspace/ELEC5566M-MiniProject/flappy_bird.v" 30 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1621368827619 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "Y\[17\] " "Net \"Y\[17\]\" is missing source, defaulting to GND" {  } { { "flappy_bird.v" "Y\[17\]" { Text "C:/Users/James/Workspace/ELEC5566M-MiniProject/flappy_bird.v" 30 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1621368827619 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "Y\[16\] " "Net \"Y\[16\]\" is missing source, defaulting to GND" {  } { { "flappy_bird.v" "Y\[16\]" { Text "C:/Users/James/Workspace/ELEC5566M-MiniProject/flappy_bird.v" 30 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1621368827619 ""}  } {  } 0 12011 "Net is missing source, defaulting to GND" 0 0 "Analysis & Synthesis" 0 -1 1621368827619 ""}
{ "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_TOP" "" "Net is missing source, defaulting to GND" { { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "X\[31\] " "Net \"X\[31\]\" is missing source, defaulting to GND" {  } { { "flappy_bird.v" "X\[31\]" { Text "C:/Users/James/Workspace/ELEC5566M-MiniProject/flappy_bird.v" 30 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1621368827621 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "X\[30\] " "Net \"X\[30\]\" is missing source, defaulting to GND" {  } { { "flappy_bird.v" "X\[30\]" { Text "C:/Users/James/Workspace/ELEC5566M-MiniProject/flappy_bird.v" 30 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1621368827621 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "X\[29\] " "Net \"X\[29\]\" is missing source, defaulting to GND" {  } { { "flappy_bird.v" "X\[29\]" { Text "C:/Users/James/Workspace/ELEC5566M-MiniProject/flappy_bird.v" 30 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1621368827621 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "X\[28\] " "Net \"X\[28\]\" is missing source, defaulting to GND" {  } { { "flappy_bird.v" "X\[28\]" { Text "C:/Users/James/Workspace/ELEC5566M-MiniProject/flappy_bird.v" 30 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1621368827621 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "X\[27\] " "Net \"X\[27\]\" is missing source, defaulting to GND" {  } { { "flappy_bird.v" "X\[27\]" { Text "C:/Users/James/Workspace/ELEC5566M-MiniProject/flappy_bird.v" 30 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1621368827621 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "X\[26\] " "Net \"X\[26\]\" is missing source, defaulting to GND" {  } { { "flappy_bird.v" "X\[26\]" { Text "C:/Users/James/Workspace/ELEC5566M-MiniProject/flappy_bird.v" 30 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1621368827621 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "X\[25\] " "Net \"X\[25\]\" is missing source, defaulting to GND" {  } { { "flappy_bird.v" "X\[25\]" { Text "C:/Users/James/Workspace/ELEC5566M-MiniProject/flappy_bird.v" 30 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1621368827621 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "X\[24\] " "Net \"X\[24\]\" is missing source, defaulting to GND" {  } { { "flappy_bird.v" "X\[24\]" { Text "C:/Users/James/Workspace/ELEC5566M-MiniProject/flappy_bird.v" 30 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1621368827621 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "X\[23\] " "Net \"X\[23\]\" is missing source, defaulting to GND" {  } { { "flappy_bird.v" "X\[23\]" { Text "C:/Users/James/Workspace/ELEC5566M-MiniProject/flappy_bird.v" 30 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1621368827621 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "X\[22\] " "Net \"X\[22\]\" is missing source, defaulting to GND" {  } { { "flappy_bird.v" "X\[22\]" { Text "C:/Users/James/Workspace/ELEC5566M-MiniProject/flappy_bird.v" 30 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1621368827621 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "X\[21\] " "Net \"X\[21\]\" is missing source, defaulting to GND" {  } { { "flappy_bird.v" "X\[21\]" { Text "C:/Users/James/Workspace/ELEC5566M-MiniProject/flappy_bird.v" 30 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1621368827621 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "X\[20\] " "Net \"X\[20\]\" is missing source, defaulting to GND" {  } { { "flappy_bird.v" "X\[20\]" { Text "C:/Users/James/Workspace/ELEC5566M-MiniProject/flappy_bird.v" 30 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1621368827621 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "X\[19\] " "Net \"X\[19\]\" is missing source, defaulting to GND" {  } { { "flappy_bird.v" "X\[19\]" { Text "C:/Users/James/Workspace/ELEC5566M-MiniProject/flappy_bird.v" 30 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1621368827621 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "X\[18\] " "Net \"X\[18\]\" is missing source, defaulting to GND" {  } { { "flappy_bird.v" "X\[18\]" { Text "C:/Users/James/Workspace/ELEC5566M-MiniProject/flappy_bird.v" 30 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1621368827621 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "X\[17\] " "Net \"X\[17\]\" is missing source, defaulting to GND" {  } { { "flappy_bird.v" "X\[17\]" { Text "C:/Users/James/Workspace/ELEC5566M-MiniProject/flappy_bird.v" 30 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1621368827621 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "X\[16\] " "Net \"X\[16\]\" is missing source, defaulting to GND" {  } { { "flappy_bird.v" "X\[16\]" { Text "C:/Users/James/Workspace/ELEC5566M-MiniProject/flappy_bird.v" 30 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1621368827621 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "Y\[31\] " "Net \"Y\[31\]\" is missing source, defaulting to GND" {  } { { "flappy_bird.v" "Y\[31\]" { Text "C:/Users/James/Workspace/ELEC5566M-MiniProject/flappy_bird.v" 30 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1621368827621 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "Y\[30\] " "Net \"Y\[30\]\" is missing source, defaulting to GND" {  } { { "flappy_bird.v" "Y\[30\]" { Text "C:/Users/James/Workspace/ELEC5566M-MiniProject/flappy_bird.v" 30 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1621368827621 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "Y\[29\] " "Net \"Y\[29\]\" is missing source, defaulting to GND" {  } { { "flappy_bird.v" "Y\[29\]" { Text "C:/Users/James/Workspace/ELEC5566M-MiniProject/flappy_bird.v" 30 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1621368827621 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "Y\[28\] " "Net \"Y\[28\]\" is missing source, defaulting to GND" {  } { { "flappy_bird.v" "Y\[28\]" { Text "C:/Users/James/Workspace/ELEC5566M-MiniProject/flappy_bird.v" 30 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1621368827621 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "Y\[27\] " "Net \"Y\[27\]\" is missing source, defaulting to GND" {  } { { "flappy_bird.v" "Y\[27\]" { Text "C:/Users/James/Workspace/ELEC5566M-MiniProject/flappy_bird.v" 30 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1621368827621 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "Y\[26\] " "Net \"Y\[26\]\" is missing source, defaulting to GND" {  } { { "flappy_bird.v" "Y\[26\]" { Text "C:/Users/James/Workspace/ELEC5566M-MiniProject/flappy_bird.v" 30 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1621368827621 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "Y\[25\] " "Net \"Y\[25\]\" is missing source, defaulting to GND" {  } { { "flappy_bird.v" "Y\[25\]" { Text "C:/Users/James/Workspace/ELEC5566M-MiniProject/flappy_bird.v" 30 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1621368827621 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "Y\[24\] " "Net \"Y\[24\]\" is missing source, defaulting to GND" {  } { { "flappy_bird.v" "Y\[24\]" { Text "C:/Users/James/Workspace/ELEC5566M-MiniProject/flappy_bird.v" 30 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1621368827621 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "Y\[23\] " "Net \"Y\[23\]\" is missing source, defaulting to GND" {  } { { "flappy_bird.v" "Y\[23\]" { Text "C:/Users/James/Workspace/ELEC5566M-MiniProject/flappy_bird.v" 30 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1621368827621 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "Y\[22\] " "Net \"Y\[22\]\" is missing source, defaulting to GND" {  } { { "flappy_bird.v" "Y\[22\]" { Text "C:/Users/James/Workspace/ELEC5566M-MiniProject/flappy_bird.v" 30 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1621368827621 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "Y\[21\] " "Net \"Y\[21\]\" is missing source, defaulting to GND" {  } { { "flappy_bird.v" "Y\[21\]" { Text "C:/Users/James/Workspace/ELEC5566M-MiniProject/flappy_bird.v" 30 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1621368827621 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "Y\[20\] " "Net \"Y\[20\]\" is missing source, defaulting to GND" {  } { { "flappy_bird.v" "Y\[20\]" { Text "C:/Users/James/Workspace/ELEC5566M-MiniProject/flappy_bird.v" 30 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1621368827621 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "Y\[19\] " "Net \"Y\[19\]\" is missing source, defaulting to GND" {  } { { "flappy_bird.v" "Y\[19\]" { Text "C:/Users/James/Workspace/ELEC5566M-MiniProject/flappy_bird.v" 30 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1621368827621 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "Y\[18\] " "Net \"Y\[18\]\" is missing source, defaulting to GND" {  } { { "flappy_bird.v" "Y\[18\]" { Text "C:/Users/James/Workspace/ELEC5566M-MiniProject/flappy_bird.v" 30 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1621368827621 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "Y\[17\] " "Net \"Y\[17\]\" is missing source, defaulting to GND" {  } { { "flappy_bird.v" "Y\[17\]" { Text "C:/Users/James/Workspace/ELEC5566M-MiniProject/flappy_bird.v" 30 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1621368827621 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "Y\[16\] " "Net \"Y\[16\]\" is missing source, defaulting to GND" {  } { { "flappy_bird.v" "Y\[16\]" { Text "C:/Users/James/Workspace/ELEC5566M-MiniProject/flappy_bird.v" 30 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1621368827621 ""}  } {  } 0 12011 "Net is missing source, defaulting to GND" 0 0 "Analysis & Synthesis" 0 -1 1621368827621 ""}
{ "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_TOP" "" "Net is missing source, defaulting to GND" { { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "X\[31\] " "Net \"X\[31\]\" is missing source, defaulting to GND" {  } { { "flappy_bird.v" "X\[31\]" { Text "C:/Users/James/Workspace/ELEC5566M-MiniProject/flappy_bird.v" 30 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1621368827622 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "X\[30\] " "Net \"X\[30\]\" is missing source, defaulting to GND" {  } { { "flappy_bird.v" "X\[30\]" { Text "C:/Users/James/Workspace/ELEC5566M-MiniProject/flappy_bird.v" 30 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1621368827622 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "X\[29\] " "Net \"X\[29\]\" is missing source, defaulting to GND" {  } { { "flappy_bird.v" "X\[29\]" { Text "C:/Users/James/Workspace/ELEC5566M-MiniProject/flappy_bird.v" 30 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1621368827622 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "X\[28\] " "Net \"X\[28\]\" is missing source, defaulting to GND" {  } { { "flappy_bird.v" "X\[28\]" { Text "C:/Users/James/Workspace/ELEC5566M-MiniProject/flappy_bird.v" 30 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1621368827622 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "X\[27\] " "Net \"X\[27\]\" is missing source, defaulting to GND" {  } { { "flappy_bird.v" "X\[27\]" { Text "C:/Users/James/Workspace/ELEC5566M-MiniProject/flappy_bird.v" 30 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1621368827622 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "X\[26\] " "Net \"X\[26\]\" is missing source, defaulting to GND" {  } { { "flappy_bird.v" "X\[26\]" { Text "C:/Users/James/Workspace/ELEC5566M-MiniProject/flappy_bird.v" 30 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1621368827622 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "X\[25\] " "Net \"X\[25\]\" is missing source, defaulting to GND" {  } { { "flappy_bird.v" "X\[25\]" { Text "C:/Users/James/Workspace/ELEC5566M-MiniProject/flappy_bird.v" 30 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1621368827622 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "X\[24\] " "Net \"X\[24\]\" is missing source, defaulting to GND" {  } { { "flappy_bird.v" "X\[24\]" { Text "C:/Users/James/Workspace/ELEC5566M-MiniProject/flappy_bird.v" 30 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1621368827622 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "X\[23\] " "Net \"X\[23\]\" is missing source, defaulting to GND" {  } { { "flappy_bird.v" "X\[23\]" { Text "C:/Users/James/Workspace/ELEC5566M-MiniProject/flappy_bird.v" 30 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1621368827622 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "X\[22\] " "Net \"X\[22\]\" is missing source, defaulting to GND" {  } { { "flappy_bird.v" "X\[22\]" { Text "C:/Users/James/Workspace/ELEC5566M-MiniProject/flappy_bird.v" 30 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1621368827622 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "X\[21\] " "Net \"X\[21\]\" is missing source, defaulting to GND" {  } { { "flappy_bird.v" "X\[21\]" { Text "C:/Users/James/Workspace/ELEC5566M-MiniProject/flappy_bird.v" 30 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1621368827622 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "X\[20\] " "Net \"X\[20\]\" is missing source, defaulting to GND" {  } { { "flappy_bird.v" "X\[20\]" { Text "C:/Users/James/Workspace/ELEC5566M-MiniProject/flappy_bird.v" 30 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1621368827622 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "X\[19\] " "Net \"X\[19\]\" is missing source, defaulting to GND" {  } { { "flappy_bird.v" "X\[19\]" { Text "C:/Users/James/Workspace/ELEC5566M-MiniProject/flappy_bird.v" 30 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1621368827622 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "X\[18\] " "Net \"X\[18\]\" is missing source, defaulting to GND" {  } { { "flappy_bird.v" "X\[18\]" { Text "C:/Users/James/Workspace/ELEC5566M-MiniProject/flappy_bird.v" 30 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1621368827622 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "X\[17\] " "Net \"X\[17\]\" is missing source, defaulting to GND" {  } { { "flappy_bird.v" "X\[17\]" { Text "C:/Users/James/Workspace/ELEC5566M-MiniProject/flappy_bird.v" 30 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1621368827622 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "X\[16\] " "Net \"X\[16\]\" is missing source, defaulting to GND" {  } { { "flappy_bird.v" "X\[16\]" { Text "C:/Users/James/Workspace/ELEC5566M-MiniProject/flappy_bird.v" 30 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1621368827622 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "Y\[31\] " "Net \"Y\[31\]\" is missing source, defaulting to GND" {  } { { "flappy_bird.v" "Y\[31\]" { Text "C:/Users/James/Workspace/ELEC5566M-MiniProject/flappy_bird.v" 30 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1621368827622 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "Y\[30\] " "Net \"Y\[30\]\" is missing source, defaulting to GND" {  } { { "flappy_bird.v" "Y\[30\]" { Text "C:/Users/James/Workspace/ELEC5566M-MiniProject/flappy_bird.v" 30 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1621368827622 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "Y\[29\] " "Net \"Y\[29\]\" is missing source, defaulting to GND" {  } { { "flappy_bird.v" "Y\[29\]" { Text "C:/Users/James/Workspace/ELEC5566M-MiniProject/flappy_bird.v" 30 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1621368827622 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "Y\[28\] " "Net \"Y\[28\]\" is missing source, defaulting to GND" {  } { { "flappy_bird.v" "Y\[28\]" { Text "C:/Users/James/Workspace/ELEC5566M-MiniProject/flappy_bird.v" 30 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1621368827622 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "Y\[27\] " "Net \"Y\[27\]\" is missing source, defaulting to GND" {  } { { "flappy_bird.v" "Y\[27\]" { Text "C:/Users/James/Workspace/ELEC5566M-MiniProject/flappy_bird.v" 30 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1621368827622 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "Y\[26\] " "Net \"Y\[26\]\" is missing source, defaulting to GND" {  } { { "flappy_bird.v" "Y\[26\]" { Text "C:/Users/James/Workspace/ELEC5566M-MiniProject/flappy_bird.v" 30 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1621368827622 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "Y\[25\] " "Net \"Y\[25\]\" is missing source, defaulting to GND" {  } { { "flappy_bird.v" "Y\[25\]" { Text "C:/Users/James/Workspace/ELEC5566M-MiniProject/flappy_bird.v" 30 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1621368827622 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "Y\[24\] " "Net \"Y\[24\]\" is missing source, defaulting to GND" {  } { { "flappy_bird.v" "Y\[24\]" { Text "C:/Users/James/Workspace/ELEC5566M-MiniProject/flappy_bird.v" 30 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1621368827622 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "Y\[23\] " "Net \"Y\[23\]\" is missing source, defaulting to GND" {  } { { "flappy_bird.v" "Y\[23\]" { Text "C:/Users/James/Workspace/ELEC5566M-MiniProject/flappy_bird.v" 30 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1621368827622 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "Y\[22\] " "Net \"Y\[22\]\" is missing source, defaulting to GND" {  } { { "flappy_bird.v" "Y\[22\]" { Text "C:/Users/James/Workspace/ELEC5566M-MiniProject/flappy_bird.v" 30 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1621368827622 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "Y\[21\] " "Net \"Y\[21\]\" is missing source, defaulting to GND" {  } { { "flappy_bird.v" "Y\[21\]" { Text "C:/Users/James/Workspace/ELEC5566M-MiniProject/flappy_bird.v" 30 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1621368827622 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "Y\[20\] " "Net \"Y\[20\]\" is missing source, defaulting to GND" {  } { { "flappy_bird.v" "Y\[20\]" { Text "C:/Users/James/Workspace/ELEC5566M-MiniProject/flappy_bird.v" 30 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1621368827622 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "Y\[19\] " "Net \"Y\[19\]\" is missing source, defaulting to GND" {  } { { "flappy_bird.v" "Y\[19\]" { Text "C:/Users/James/Workspace/ELEC5566M-MiniProject/flappy_bird.v" 30 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1621368827622 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "Y\[18\] " "Net \"Y\[18\]\" is missing source, defaulting to GND" {  } { { "flappy_bird.v" "Y\[18\]" { Text "C:/Users/James/Workspace/ELEC5566M-MiniProject/flappy_bird.v" 30 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1621368827622 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "Y\[17\] " "Net \"Y\[17\]\" is missing source, defaulting to GND" {  } { { "flappy_bird.v" "Y\[17\]" { Text "C:/Users/James/Workspace/ELEC5566M-MiniProject/flappy_bird.v" 30 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1621368827622 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "Y\[16\] " "Net \"Y\[16\]\" is missing source, defaulting to GND" {  } { { "flappy_bird.v" "Y\[16\]" { Text "C:/Users/James/Workspace/ELEC5566M-MiniProject/flappy_bird.v" 30 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1621368827622 ""}  } {  } 0 12011 "Net is missing source, defaulting to GND" 0 0 "Analysis & Synthesis" 0 -1 1621368827622 ""}
{ "Info" "ILPMS_INFERENCING_SUMMARY" "2 " "Inferred 2 megafunctions from design logic" { { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "image_renderer:display\|Div1 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"image_renderer:display\|Div1\"" {  } { { "image_renderer.v" "Div1" { Text "C:/Users/James/Workspace/ELEC5566M-MiniProject/image_renderer.v" 163 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1621368829238 ""} { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "image_renderer:display\|Div0 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"image_renderer:display\|Div0\"" {  } { { "image_renderer.v" "Div0" { Text "C:/Users/James/Workspace/ELEC5566M-MiniProject/image_renderer.v" 162 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1621368829238 ""}  } {  } 0 278001 "Inferred %1!llu! megafunctions from design logic" 0 0 "Analysis & Synthesis" 0 -1 1621368829238 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "image_renderer:display\|lpm_divide:Div1 " "Elaborated megafunction instantiation \"image_renderer:display\|lpm_divide:Div1\"" {  } { { "image_renderer.v" "" { Text "C:/Users/James/Workspace/ELEC5566M-MiniProject/image_renderer.v" 163 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1621368829300 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "image_renderer:display\|lpm_divide:Div1 " "Instantiated megafunction \"image_renderer:display\|lpm_divide:Div1\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHN 32 " "Parameter \"LPM_WIDTHN\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1621368829300 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHD 2 " "Parameter \"LPM_WIDTHD\" = \"2\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1621368829300 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_NREPRESENTATION UNSIGNED " "Parameter \"LPM_NREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1621368829300 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_DREPRESENTATION UNSIGNED " "Parameter \"LPM_DREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1621368829300 ""}  } { { "image_renderer.v" "" { Text "C:/Users/James/Workspace/ELEC5566M-MiniProject/image_renderer.v" 163 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1621368829300 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/lpm_divide_gbm.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/lpm_divide_gbm.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 lpm_divide_gbm " "Found entity 1: lpm_divide_gbm" {  } { { "db/lpm_divide_gbm.tdf" "" { Text "C:/Users/James/Workspace/ELEC5566M-MiniProject/db/lpm_divide_gbm.tdf" 24 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1621368829347 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1621368829347 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/sign_div_unsign_mlh.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/sign_div_unsign_mlh.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 sign_div_unsign_mlh " "Found entity 1: sign_div_unsign_mlh" {  } { { "db/sign_div_unsign_mlh.tdf" "" { Text "C:/Users/James/Workspace/ELEC5566M-MiniProject/db/sign_div_unsign_mlh.tdf" 24 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1621368829367 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1621368829367 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/alt_u_div_ive.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/alt_u_div_ive.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 alt_u_div_ive " "Found entity 1: alt_u_div_ive" {  } { { "db/alt_u_div_ive.tdf" "" { Text "C:/Users/James/Workspace/ELEC5566M-MiniProject/db/alt_u_div_ive.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1621368829407 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1621368829407 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "image_renderer:display\|lpm_divide:Div0 " "Elaborated megafunction instantiation \"image_renderer:display\|lpm_divide:Div0\"" {  } { { "image_renderer.v" "" { Text "C:/Users/James/Workspace/ELEC5566M-MiniProject/image_renderer.v" 162 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1621368829428 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "image_renderer:display\|lpm_divide:Div0 " "Instantiated megafunction \"image_renderer:display\|lpm_divide:Div0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHN 32 " "Parameter \"LPM_WIDTHN\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1621368829428 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHD 2 " "Parameter \"LPM_WIDTHD\" = \"2\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1621368829428 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_NREPRESENTATION UNSIGNED " "Parameter \"LPM_NREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1621368829428 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_DREPRESENTATION UNSIGNED " "Parameter \"LPM_DREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1621368829428 ""}  } { { "image_renderer.v" "" { Text "C:/Users/James/Workspace/ELEC5566M-MiniProject/image_renderer.v" 162 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1621368829428 ""}
{ "Warning" "WSGN_CONNECTIVITY_WARNINGS" "14 " "14 hierarchies have connectivity warnings - see the Connectivity Checks report folder" {  } {  } 0 12241 "%1!d! hierarchies have connectivity warnings - see the Connectivity Checks report folder" 0 0 "Analysis & Synthesis" 0 -1 1621368829726 ""}
{ "Warning" "WMLS_MLS_CREATED_ALOAD_CCT" "" "Presettable and clearable registers converted to equivalent circuits with latches. Registers power-up to an undefined state, and DEVCLRn places the registers in an undefined state." { { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "pipes:pipe_shift\|pipeY\[0\]\[0\] pipes:pipe_shift\|pipeY\[0\]\[0\]~_emulated pipes:pipe_shift\|pipeY\[0\]\[0\]~1 " "Register \"pipes:pipe_shift\|pipeY\[0\]\[0\]\" is converted into an equivalent circuit using register \"pipes:pipe_shift\|pipeY\[0\]\[0\]~_emulated\" and latch \"pipes:pipe_shift\|pipeY\[0\]\[0\]~1\"" {  } { { "pipes.v" "" { Text "C:/Users/James/Workspace/ELEC5566M-MiniProject/pipes.v" 47 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1621368829800 "|flappy_bird|pipes:pipe_shift|pipeY[0][0]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "pipes:pipe_shift\|pipeY\[1\]\[0\] pipes:pipe_shift\|pipeY\[1\]\[0\]~_emulated pipes:pipe_shift\|pipeY\[1\]\[0\]~5 " "Register \"pipes:pipe_shift\|pipeY\[1\]\[0\]\" is converted into an equivalent circuit using register \"pipes:pipe_shift\|pipeY\[1\]\[0\]~_emulated\" and latch \"pipes:pipe_shift\|pipeY\[1\]\[0\]~5\"" {  } { { "pipes.v" "" { Text "C:/Users/James/Workspace/ELEC5566M-MiniProject/pipes.v" 47 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1621368829800 "|flappy_bird|pipes:pipe_shift|pipeY[1][0]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "pipes:pipe_shift\|pipeY\[2\]\[0\] pipes:pipe_shift\|pipeY\[2\]\[0\]~_emulated pipes:pipe_shift\|pipeY\[2\]\[0\]~9 " "Register \"pipes:pipe_shift\|pipeY\[2\]\[0\]\" is converted into an equivalent circuit using register \"pipes:pipe_shift\|pipeY\[2\]\[0\]~_emulated\" and latch \"pipes:pipe_shift\|pipeY\[2\]\[0\]~9\"" {  } { { "pipes.v" "" { Text "C:/Users/James/Workspace/ELEC5566M-MiniProject/pipes.v" 47 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1621368829800 "|flappy_bird|pipes:pipe_shift|pipeY[2][0]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "pipes:pipe_shift\|pipeY\[3\]\[0\] pipes:pipe_shift\|pipeY\[3\]\[0\]~_emulated pipes:pipe_shift\|pipeY\[3\]\[0\]~13 " "Register \"pipes:pipe_shift\|pipeY\[3\]\[0\]\" is converted into an equivalent circuit using register \"pipes:pipe_shift\|pipeY\[3\]\[0\]~_emulated\" and latch \"pipes:pipe_shift\|pipeY\[3\]\[0\]~13\"" {  } { { "pipes.v" "" { Text "C:/Users/James/Workspace/ELEC5566M-MiniProject/pipes.v" 47 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1621368829800 "|flappy_bird|pipes:pipe_shift|pipeY[3][0]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "pipes:pipe_shift\|pipeY\[0\]\[6\] pipes:pipe_shift\|pipeY\[0\]\[6\]~_emulated pipes:pipe_shift\|pipeY\[0\]\[6\]~17 " "Register \"pipes:pipe_shift\|pipeY\[0\]\[6\]\" is converted into an equivalent circuit using register \"pipes:pipe_shift\|pipeY\[0\]\[6\]~_emulated\" and latch \"pipes:pipe_shift\|pipeY\[0\]\[6\]~17\"" {  } { { "pipes.v" "" { Text "C:/Users/James/Workspace/ELEC5566M-MiniProject/pipes.v" 47 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1621368829800 "|flappy_bird|pipes:pipe_shift|pipeY[0][6]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "pipes:pipe_shift\|pipeY\[0\]\[5\] pipes:pipe_shift\|pipeY\[0\]\[5\]~_emulated pipes:pipe_shift\|pipeY\[0\]\[5\]~21 " "Register \"pipes:pipe_shift\|pipeY\[0\]\[5\]\" is converted into an equivalent circuit using register \"pipes:pipe_shift\|pipeY\[0\]\[5\]~_emulated\" and latch \"pipes:pipe_shift\|pipeY\[0\]\[5\]~21\"" {  } { { "pipes.v" "" { Text "C:/Users/James/Workspace/ELEC5566M-MiniProject/pipes.v" 47 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1621368829800 "|flappy_bird|pipes:pipe_shift|pipeY[0][5]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "pipes:pipe_shift\|pipeY\[0\]\[4\] pipes:pipe_shift\|pipeY\[0\]\[4\]~_emulated pipes:pipe_shift\|pipeY\[0\]\[4\]~25 " "Register \"pipes:pipe_shift\|pipeY\[0\]\[4\]\" is converted into an equivalent circuit using register \"pipes:pipe_shift\|pipeY\[0\]\[4\]~_emulated\" and latch \"pipes:pipe_shift\|pipeY\[0\]\[4\]~25\"" {  } { { "pipes.v" "" { Text "C:/Users/James/Workspace/ELEC5566M-MiniProject/pipes.v" 47 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1621368829800 "|flappy_bird|pipes:pipe_shift|pipeY[0][4]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "pipes:pipe_shift\|pipeY\[0\]\[3\] pipes:pipe_shift\|pipeY\[0\]\[3\]~_emulated pipes:pipe_shift\|pipeY\[0\]\[3\]~29 " "Register \"pipes:pipe_shift\|pipeY\[0\]\[3\]\" is converted into an equivalent circuit using register \"pipes:pipe_shift\|pipeY\[0\]\[3\]~_emulated\" and latch \"pipes:pipe_shift\|pipeY\[0\]\[3\]~29\"" {  } { { "pipes.v" "" { Text "C:/Users/James/Workspace/ELEC5566M-MiniProject/pipes.v" 47 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1621368829800 "|flappy_bird|pipes:pipe_shift|pipeY[0][3]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "pipes:pipe_shift\|pipeY\[0\]\[2\] pipes:pipe_shift\|pipeY\[0\]\[2\]~_emulated pipes:pipe_shift\|pipeY\[0\]\[2\]~33 " "Register \"pipes:pipe_shift\|pipeY\[0\]\[2\]\" is converted into an equivalent circuit using register \"pipes:pipe_shift\|pipeY\[0\]\[2\]~_emulated\" and latch \"pipes:pipe_shift\|pipeY\[0\]\[2\]~33\"" {  } { { "pipes.v" "" { Text "C:/Users/James/Workspace/ELEC5566M-MiniProject/pipes.v" 47 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1621368829800 "|flappy_bird|pipes:pipe_shift|pipeY[0][2]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "pipes:pipe_shift\|pipeY\[0\]\[1\] pipes:pipe_shift\|pipeY\[0\]\[1\]~_emulated pipes:pipe_shift\|pipeY\[0\]\[1\]~37 " "Register \"pipes:pipe_shift\|pipeY\[0\]\[1\]\" is converted into an equivalent circuit using register \"pipes:pipe_shift\|pipeY\[0\]\[1\]~_emulated\" and latch \"pipes:pipe_shift\|pipeY\[0\]\[1\]~37\"" {  } { { "pipes.v" "" { Text "C:/Users/James/Workspace/ELEC5566M-MiniProject/pipes.v" 47 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1621368829800 "|flappy_bird|pipes:pipe_shift|pipeY[0][1]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "pipes:pipe_shift\|pipeY\[1\]\[6\] pipes:pipe_shift\|pipeY\[1\]\[6\]~_emulated pipes:pipe_shift\|pipeY\[1\]\[6\]~41 " "Register \"pipes:pipe_shift\|pipeY\[1\]\[6\]\" is converted into an equivalent circuit using register \"pipes:pipe_shift\|pipeY\[1\]\[6\]~_emulated\" and latch \"pipes:pipe_shift\|pipeY\[1\]\[6\]~41\"" {  } { { "pipes.v" "" { Text "C:/Users/James/Workspace/ELEC5566M-MiniProject/pipes.v" 47 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1621368829800 "|flappy_bird|pipes:pipe_shift|pipeY[1][6]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "pipes:pipe_shift\|pipeY\[1\]\[5\] pipes:pipe_shift\|pipeY\[1\]\[5\]~_emulated pipes:pipe_shift\|pipeY\[1\]\[5\]~45 " "Register \"pipes:pipe_shift\|pipeY\[1\]\[5\]\" is converted into an equivalent circuit using register \"pipes:pipe_shift\|pipeY\[1\]\[5\]~_emulated\" and latch \"pipes:pipe_shift\|pipeY\[1\]\[5\]~45\"" {  } { { "pipes.v" "" { Text "C:/Users/James/Workspace/ELEC5566M-MiniProject/pipes.v" 47 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1621368829800 "|flappy_bird|pipes:pipe_shift|pipeY[1][5]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "pipes:pipe_shift\|pipeY\[1\]\[4\] pipes:pipe_shift\|pipeY\[1\]\[4\]~_emulated pipes:pipe_shift\|pipeY\[1\]\[4\]~49 " "Register \"pipes:pipe_shift\|pipeY\[1\]\[4\]\" is converted into an equivalent circuit using register \"pipes:pipe_shift\|pipeY\[1\]\[4\]~_emulated\" and latch \"pipes:pipe_shift\|pipeY\[1\]\[4\]~49\"" {  } { { "pipes.v" "" { Text "C:/Users/James/Workspace/ELEC5566M-MiniProject/pipes.v" 47 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1621368829800 "|flappy_bird|pipes:pipe_shift|pipeY[1][4]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "pipes:pipe_shift\|pipeY\[1\]\[3\] pipes:pipe_shift\|pipeY\[1\]\[3\]~_emulated pipes:pipe_shift\|pipeY\[1\]\[3\]~53 " "Register \"pipes:pipe_shift\|pipeY\[1\]\[3\]\" is converted into an equivalent circuit using register \"pipes:pipe_shift\|pipeY\[1\]\[3\]~_emulated\" and latch \"pipes:pipe_shift\|pipeY\[1\]\[3\]~53\"" {  } { { "pipes.v" "" { Text "C:/Users/James/Workspace/ELEC5566M-MiniProject/pipes.v" 47 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1621368829800 "|flappy_bird|pipes:pipe_shift|pipeY[1][3]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "pipes:pipe_shift\|pipeY\[1\]\[2\] pipes:pipe_shift\|pipeY\[1\]\[2\]~_emulated pipes:pipe_shift\|pipeY\[1\]\[2\]~57 " "Register \"pipes:pipe_shift\|pipeY\[1\]\[2\]\" is converted into an equivalent circuit using register \"pipes:pipe_shift\|pipeY\[1\]\[2\]~_emulated\" and latch \"pipes:pipe_shift\|pipeY\[1\]\[2\]~57\"" {  } { { "pipes.v" "" { Text "C:/Users/James/Workspace/ELEC5566M-MiniProject/pipes.v" 47 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1621368829800 "|flappy_bird|pipes:pipe_shift|pipeY[1][2]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "pipes:pipe_shift\|pipeY\[1\]\[1\] pipes:pipe_shift\|pipeY\[1\]\[1\]~_emulated pipes:pipe_shift\|pipeY\[1\]\[1\]~61 " "Register \"pipes:pipe_shift\|pipeY\[1\]\[1\]\" is converted into an equivalent circuit using register \"pipes:pipe_shift\|pipeY\[1\]\[1\]~_emulated\" and latch \"pipes:pipe_shift\|pipeY\[1\]\[1\]~61\"" {  } { { "pipes.v" "" { Text "C:/Users/James/Workspace/ELEC5566M-MiniProject/pipes.v" 47 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1621368829800 "|flappy_bird|pipes:pipe_shift|pipeY[1][1]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "pipes:pipe_shift\|pipeY\[2\]\[6\] pipes:pipe_shift\|pipeY\[2\]\[6\]~_emulated pipes:pipe_shift\|pipeY\[2\]\[6\]~65 " "Register \"pipes:pipe_shift\|pipeY\[2\]\[6\]\" is converted into an equivalent circuit using register \"pipes:pipe_shift\|pipeY\[2\]\[6\]~_emulated\" and latch \"pipes:pipe_shift\|pipeY\[2\]\[6\]~65\"" {  } { { "pipes.v" "" { Text "C:/Users/James/Workspace/ELEC5566M-MiniProject/pipes.v" 47 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1621368829800 "|flappy_bird|pipes:pipe_shift|pipeY[2][6]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "pipes:pipe_shift\|pipeY\[2\]\[5\] pipes:pipe_shift\|pipeY\[2\]\[5\]~_emulated pipes:pipe_shift\|pipeY\[2\]\[5\]~69 " "Register \"pipes:pipe_shift\|pipeY\[2\]\[5\]\" is converted into an equivalent circuit using register \"pipes:pipe_shift\|pipeY\[2\]\[5\]~_emulated\" and latch \"pipes:pipe_shift\|pipeY\[2\]\[5\]~69\"" {  } { { "pipes.v" "" { Text "C:/Users/James/Workspace/ELEC5566M-MiniProject/pipes.v" 47 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1621368829800 "|flappy_bird|pipes:pipe_shift|pipeY[2][5]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "pipes:pipe_shift\|pipeY\[2\]\[4\] pipes:pipe_shift\|pipeY\[2\]\[4\]~_emulated pipes:pipe_shift\|pipeY\[2\]\[4\]~73 " "Register \"pipes:pipe_shift\|pipeY\[2\]\[4\]\" is converted into an equivalent circuit using register \"pipes:pipe_shift\|pipeY\[2\]\[4\]~_emulated\" and latch \"pipes:pipe_shift\|pipeY\[2\]\[4\]~73\"" {  } { { "pipes.v" "" { Text "C:/Users/James/Workspace/ELEC5566M-MiniProject/pipes.v" 47 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1621368829800 "|flappy_bird|pipes:pipe_shift|pipeY[2][4]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "pipes:pipe_shift\|pipeY\[2\]\[3\] pipes:pipe_shift\|pipeY\[2\]\[3\]~_emulated pipes:pipe_shift\|pipeY\[2\]\[3\]~77 " "Register \"pipes:pipe_shift\|pipeY\[2\]\[3\]\" is converted into an equivalent circuit using register \"pipes:pipe_shift\|pipeY\[2\]\[3\]~_emulated\" and latch \"pipes:pipe_shift\|pipeY\[2\]\[3\]~77\"" {  } { { "pipes.v" "" { Text "C:/Users/James/Workspace/ELEC5566M-MiniProject/pipes.v" 47 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1621368829800 "|flappy_bird|pipes:pipe_shift|pipeY[2][3]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "pipes:pipe_shift\|pipeY\[2\]\[2\] pipes:pipe_shift\|pipeY\[2\]\[2\]~_emulated pipes:pipe_shift\|pipeY\[2\]\[2\]~81 " "Register \"pipes:pipe_shift\|pipeY\[2\]\[2\]\" is converted into an equivalent circuit using register \"pipes:pipe_shift\|pipeY\[2\]\[2\]~_emulated\" and latch \"pipes:pipe_shift\|pipeY\[2\]\[2\]~81\"" {  } { { "pipes.v" "" { Text "C:/Users/James/Workspace/ELEC5566M-MiniProject/pipes.v" 47 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1621368829800 "|flappy_bird|pipes:pipe_shift|pipeY[2][2]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "pipes:pipe_shift\|pipeY\[2\]\[1\] pipes:pipe_shift\|pipeY\[2\]\[1\]~_emulated pipes:pipe_shift\|pipeY\[2\]\[1\]~85 " "Register \"pipes:pipe_shift\|pipeY\[2\]\[1\]\" is converted into an equivalent circuit using register \"pipes:pipe_shift\|pipeY\[2\]\[1\]~_emulated\" and latch \"pipes:pipe_shift\|pipeY\[2\]\[1\]~85\"" {  } { { "pipes.v" "" { Text "C:/Users/James/Workspace/ELEC5566M-MiniProject/pipes.v" 47 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1621368829800 "|flappy_bird|pipes:pipe_shift|pipeY[2][1]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "pipes:pipe_shift\|pipeY\[3\]\[6\] pipes:pipe_shift\|pipeY\[3\]\[6\]~_emulated pipes:pipe_shift\|pipeY\[3\]\[6\]~89 " "Register \"pipes:pipe_shift\|pipeY\[3\]\[6\]\" is converted into an equivalent circuit using register \"pipes:pipe_shift\|pipeY\[3\]\[6\]~_emulated\" and latch \"pipes:pipe_shift\|pipeY\[3\]\[6\]~89\"" {  } { { "pipes.v" "" { Text "C:/Users/James/Workspace/ELEC5566M-MiniProject/pipes.v" 47 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1621368829800 "|flappy_bird|pipes:pipe_shift|pipeY[3][6]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "pipes:pipe_shift\|pipeY\[3\]\[5\] pipes:pipe_shift\|pipeY\[3\]\[5\]~_emulated pipes:pipe_shift\|pipeY\[3\]\[5\]~93 " "Register \"pipes:pipe_shift\|pipeY\[3\]\[5\]\" is converted into an equivalent circuit using register \"pipes:pipe_shift\|pipeY\[3\]\[5\]~_emulated\" and latch \"pipes:pipe_shift\|pipeY\[3\]\[5\]~93\"" {  } { { "pipes.v" "" { Text "C:/Users/James/Workspace/ELEC5566M-MiniProject/pipes.v" 47 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1621368829800 "|flappy_bird|pipes:pipe_shift|pipeY[3][5]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "pipes:pipe_shift\|pipeY\[3\]\[4\] pipes:pipe_shift\|pipeY\[3\]\[4\]~_emulated pipes:pipe_shift\|pipeY\[3\]\[4\]~97 " "Register \"pipes:pipe_shift\|pipeY\[3\]\[4\]\" is converted into an equivalent circuit using register \"pipes:pipe_shift\|pipeY\[3\]\[4\]~_emulated\" and latch \"pipes:pipe_shift\|pipeY\[3\]\[4\]~97\"" {  } { { "pipes.v" "" { Text "C:/Users/James/Workspace/ELEC5566M-MiniProject/pipes.v" 47 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1621368829800 "|flappy_bird|pipes:pipe_shift|pipeY[3][4]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "pipes:pipe_shift\|pipeY\[3\]\[3\] pipes:pipe_shift\|pipeY\[3\]\[3\]~_emulated pipes:pipe_shift\|pipeY\[3\]\[3\]~101 " "Register \"pipes:pipe_shift\|pipeY\[3\]\[3\]\" is converted into an equivalent circuit using register \"pipes:pipe_shift\|pipeY\[3\]\[3\]~_emulated\" and latch \"pipes:pipe_shift\|pipeY\[3\]\[3\]~101\"" {  } { { "pipes.v" "" { Text "C:/Users/James/Workspace/ELEC5566M-MiniProject/pipes.v" 47 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1621368829800 "|flappy_bird|pipes:pipe_shift|pipeY[3][3]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "pipes:pipe_shift\|pipeY\[3\]\[2\] pipes:pipe_shift\|pipeY\[3\]\[2\]~_emulated pipes:pipe_shift\|pipeY\[3\]\[2\]~105 " "Register \"pipes:pipe_shift\|pipeY\[3\]\[2\]\" is converted into an equivalent circuit using register \"pipes:pipe_shift\|pipeY\[3\]\[2\]~_emulated\" and latch \"pipes:pipe_shift\|pipeY\[3\]\[2\]~105\"" {  } { { "pipes.v" "" { Text "C:/Users/James/Workspace/ELEC5566M-MiniProject/pipes.v" 47 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1621368829800 "|flappy_bird|pipes:pipe_shift|pipeY[3][2]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "pipes:pipe_shift\|pipeY\[3\]\[1\] pipes:pipe_shift\|pipeY\[3\]\[1\]~_emulated pipes:pipe_shift\|pipeY\[3\]\[1\]~109 " "Register \"pipes:pipe_shift\|pipeY\[3\]\[1\]\" is converted into an equivalent circuit using register \"pipes:pipe_shift\|pipeY\[3\]\[1\]~_emulated\" and latch \"pipes:pipe_shift\|pipeY\[3\]\[1\]~109\"" {  } { { "pipes.v" "" { Text "C:/Users/James/Workspace/ELEC5566M-MiniProject/pipes.v" 47 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1621368829800 "|flappy_bird|pipes:pipe_shift|pipeY[3][1]"}  } {  } 0 13004 "Presettable and clearable registers converted to equivalent circuits with latches. Registers power-up to an undefined state, and DEVCLRn places the registers in an undefined state." 0 0 "Analysis & Synthesis" 0 -1 1621368829800 ""}
{ "Warning" "WMLS_MLS_STUCK_PIN_HDR" "" "Output pins are stuck at VCC or GND" { { "Warning" "WMLS_MLS_STUCK_PIN" "sync_n GND " "Pin \"sync_n\" is stuck at GND" {  } { { "flappy_bird.v" "" { Text "C:/Users/James/Workspace/ELEC5566M-MiniProject/flappy_bird.v" 7 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1621368830740 "|flappy_bird|sync_n"} { "Warning" "WMLS_MLS_STUCK_PIN" "LED\[9\] GND " "Pin \"LED\[9\]\" is stuck at GND" {  } { { "flappy_bird.v" "" { Text "C:/Users/James/Workspace/ELEC5566M-MiniProject/flappy_bird.v" 9 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1621368830740 "|flappy_bird|LED[9]"} { "Warning" "WMLS_MLS_STUCK_PIN" "seven_seg\[21\] VCC " "Pin \"seven_seg\[21\]\" is stuck at VCC" {  } { { "flappy_bird.v" "" { Text "C:/Users/James/Workspace/ELEC5566M-MiniProject/flappy_bird.v" 11 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1621368830740 "|flappy_bird|seven_seg[21]"} { "Warning" "WMLS_MLS_STUCK_PIN" "seven_seg\[22\] VCC " "Pin \"seven_seg\[22\]\" is stuck at VCC" {  } { { "flappy_bird.v" "" { Text "C:/Users/James/Workspace/ELEC5566M-MiniProject/flappy_bird.v" 11 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1621368830740 "|flappy_bird|seven_seg[22]"} { "Warning" "WMLS_MLS_STUCK_PIN" "seven_seg\[23\] VCC " "Pin \"seven_seg\[23\]\" is stuck at VCC" {  } { { "flappy_bird.v" "" { Text "C:/Users/James/Workspace/ELEC5566M-MiniProject/flappy_bird.v" 11 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1621368830740 "|flappy_bird|seven_seg[23]"} { "Warning" "WMLS_MLS_STUCK_PIN" "seven_seg\[24\] VCC " "Pin \"seven_seg\[24\]\" is stuck at VCC" {  } { { "flappy_bird.v" "" { Text "C:/Users/James/Workspace/ELEC5566M-MiniProject/flappy_bird.v" 11 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1621368830740 "|flappy_bird|seven_seg[24]"} { "Warning" "WMLS_MLS_STUCK_PIN" "seven_seg\[25\] VCC " "Pin \"seven_seg\[25\]\" is stuck at VCC" {  } { { "flappy_bird.v" "" { Text "C:/Users/James/Workspace/ELEC5566M-MiniProject/flappy_bird.v" 11 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1621368830740 "|flappy_bird|seven_seg[25]"} { "Warning" "WMLS_MLS_STUCK_PIN" "seven_seg\[26\] VCC " "Pin \"seven_seg\[26\]\" is stuck at VCC" {  } { { "flappy_bird.v" "" { Text "C:/Users/James/Workspace/ELEC5566M-MiniProject/flappy_bird.v" 11 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1621368830740 "|flappy_bird|seven_seg[26]"} { "Warning" "WMLS_MLS_STUCK_PIN" "seven_seg\[27\] VCC " "Pin \"seven_seg\[27\]\" is stuck at VCC" {  } { { "flappy_bird.v" "" { Text "C:/Users/James/Workspace/ELEC5566M-MiniProject/flappy_bird.v" 11 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1621368830740 "|flappy_bird|seven_seg[27]"} { "Warning" "WMLS_MLS_STUCK_PIN" "seven_seg\[28\] VCC " "Pin \"seven_seg\[28\]\" is stuck at VCC" {  } { { "flappy_bird.v" "" { Text "C:/Users/James/Workspace/ELEC5566M-MiniProject/flappy_bird.v" 11 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1621368830740 "|flappy_bird|seven_seg[28]"} { "Warning" "WMLS_MLS_STUCK_PIN" "seven_seg\[29\] VCC " "Pin \"seven_seg\[29\]\" is stuck at VCC" {  } { { "flappy_bird.v" "" { Text "C:/Users/James/Workspace/ELEC5566M-MiniProject/flappy_bird.v" 11 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1621368830740 "|flappy_bird|seven_seg[29]"} { "Warning" "WMLS_MLS_STUCK_PIN" "seven_seg\[30\] VCC " "Pin \"seven_seg\[30\]\" is stuck at VCC" {  } { { "flappy_bird.v" "" { Text "C:/Users/James/Workspace/ELEC5566M-MiniProject/flappy_bird.v" 11 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1621368830740 "|flappy_bird|seven_seg[30]"} { "Warning" "WMLS_MLS_STUCK_PIN" "seven_seg\[31\] VCC " "Pin \"seven_seg\[31\]\" is stuck at VCC" {  } { { "flappy_bird.v" "" { Text "C:/Users/James/Workspace/ELEC5566M-MiniProject/flappy_bird.v" 11 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1621368830740 "|flappy_bird|seven_seg[31]"} { "Warning" "WMLS_MLS_STUCK_PIN" "seven_seg\[32\] VCC " "Pin \"seven_seg\[32\]\" is stuck at VCC" {  } { { "flappy_bird.v" "" { Text "C:/Users/James/Workspace/ELEC5566M-MiniProject/flappy_bird.v" 11 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1621368830740 "|flappy_bird|seven_seg[32]"} { "Warning" "WMLS_MLS_STUCK_PIN" "seven_seg\[33\] VCC " "Pin \"seven_seg\[33\]\" is stuck at VCC" {  } { { "flappy_bird.v" "" { Text "C:/Users/James/Workspace/ELEC5566M-MiniProject/flappy_bird.v" 11 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1621368830740 "|flappy_bird|seven_seg[33]"} { "Warning" "WMLS_MLS_STUCK_PIN" "seven_seg\[34\] VCC " "Pin \"seven_seg\[34\]\" is stuck at VCC" {  } { { "flappy_bird.v" "" { Text "C:/Users/James/Workspace/ELEC5566M-MiniProject/flappy_bird.v" 11 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1621368830740 "|flappy_bird|seven_seg[34]"} { "Warning" "WMLS_MLS_STUCK_PIN" "seven_seg\[35\] VCC " "Pin \"seven_seg\[35\]\" is stuck at VCC" {  } { { "flappy_bird.v" "" { Text "C:/Users/James/Workspace/ELEC5566M-MiniProject/flappy_bird.v" 11 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1621368830740 "|flappy_bird|seven_seg[35]"} { "Warning" "WMLS_MLS_STUCK_PIN" "seven_seg\[36\] VCC " "Pin \"seven_seg\[36\]\" is stuck at VCC" {  } { { "flappy_bird.v" "" { Text "C:/Users/James/Workspace/ELEC5566M-MiniProject/flappy_bird.v" 11 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1621368830740 "|flappy_bird|seven_seg[36]"} { "Warning" "WMLS_MLS_STUCK_PIN" "seven_seg\[37\] VCC " "Pin \"seven_seg\[37\]\" is stuck at VCC" {  } { { "flappy_bird.v" "" { Text "C:/Users/James/Workspace/ELEC5566M-MiniProject/flappy_bird.v" 11 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1621368830740 "|flappy_bird|seven_seg[37]"} { "Warning" "WMLS_MLS_STUCK_PIN" "seven_seg\[38\] VCC " "Pin \"seven_seg\[38\]\" is stuck at VCC" {  } { { "flappy_bird.v" "" { Text "C:/Users/James/Workspace/ELEC5566M-MiniProject/flappy_bird.v" 11 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1621368830740 "|flappy_bird|seven_seg[38]"} { "Warning" "WMLS_MLS_STUCK_PIN" "seven_seg\[39\] VCC " "Pin \"seven_seg\[39\]\" is stuck at VCC" {  } { { "flappy_bird.v" "" { Text "C:/Users/James/Workspace/ELEC5566M-MiniProject/flappy_bird.v" 11 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1621368830740 "|flappy_bird|seven_seg[39]"} { "Warning" "WMLS_MLS_STUCK_PIN" "seven_seg\[40\] VCC " "Pin \"seven_seg\[40\]\" is stuck at VCC" {  } { { "flappy_bird.v" "" { Text "C:/Users/James/Workspace/ELEC5566M-MiniProject/flappy_bird.v" 11 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1621368830740 "|flappy_bird|seven_seg[40]"} { "Warning" "WMLS_MLS_STUCK_PIN" "seven_seg\[41\] VCC " "Pin \"seven_seg\[41\]\" is stuck at VCC" {  } { { "flappy_bird.v" "" { Text "C:/Users/James/Workspace/ELEC5566M-MiniProject/flappy_bird.v" 11 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1621368830740 "|flappy_bird|seven_seg[41]"}  } {  } 0 13024 "Output pins are stuck at VCC or GND" 0 0 "Analysis & Synthesis" 0 -1 1621368830740 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Analysis & Synthesis" 0 -1 1621368830881 ""}
{ "Info" "ISCL_SCL_LOST_FANOUT_MSG_HDR" "53 " "53 registers lost all their fanouts during netlist optimizations." {  } {  } 0 17049 "%1!d! registers lost all their fanouts during netlist optimizations." 0 0 "Analysis & Synthesis" 0 -1 1621368832236 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "C:/Users/James/Workspace/ELEC5566M-MiniProject/output_files/MiniProject.map.smsg " "Generated suppressed messages file C:/Users/James/Workspace/ELEC5566M-MiniProject/output_files/MiniProject.map.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1621368832325 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1621368832528 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1621368832528 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "2279 " "Implemented 2279 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "4 " "Implemented 4 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1621368832685 ""} { "Info" "ICUT_CUT_TM_OPINS" "81 " "Implemented 81 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1621368832685 ""} { "Info" "ICUT_CUT_TM_LCELLS" "2194 " "Implemented 2194 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1621368832685 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1621368832685 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 199 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 199 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4875 " "Peak virtual memory: 4875 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1621368832710 ""} { "Info" "IQEXE_END_BANNER_TIME" "Tue May 18 21:13:52 2021 " "Processing ended: Tue May 18 21:13:52 2021" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1621368832710 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:15 " "Elapsed time: 00:00:15" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1621368832710 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:26 " "Total CPU time (on all processors): 00:00:26" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1621368832710 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1621368832710 ""}
{ "Info" "IFLOW_ERROR_COUNT" "Flow 0 s 199 s " "Quartus Prime Flow was successful. 0 errors, 199 warnings" {  } {  } 0 293000 "Quartus Prime %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1621368833328 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Analysis & Synthesis" 0 -1 1621368833913 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Fitter Quartus Prime " "Running Quartus Prime Fitter" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 17.1.0 Build 590 10/25/2017 SJ Lite Edition " "Version 17.1.0 Build 590 10/25/2017 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1621368833925 ""} { "Info" "IQEXE_START_BANNER_TIME" "Tue May 18 21:13:53 2021 " "Processing started: Tue May 18 21:13:53 2021" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1621368833925 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Fitter" 0 -1 1621368833925 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_fit --read_settings_files=off --write_settings_files=off MiniProject -c MiniProject " "Command: quartus_fit --read_settings_files=off --write_settings_files=off MiniProject -c MiniProject" {  } {  } 0 0 "Command: %1!s!" 0 0 "Fitter" 0 -1 1621368833925 ""}
{ "Info" "0" "" "qfit2_default_script.tcl version: #3" {  } {  } 0 0 "qfit2_default_script.tcl version: #3" 0 0 "Fitter" 0 0 1621368834071 ""}
{ "Info" "0" "" "Project  = MiniProject" {  } {  } 0 0 "Project  = MiniProject" 0 0 "Fitter" 0 0 1621368834072 ""}
{ "Info" "0" "" "Revision = MiniProject" {  } {  } 0 0 "Revision = MiniProject" 0 0 "Fitter" 0 0 1621368834072 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Fitter" 0 -1 1621368834244 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Fitter" 0 -1 1621368834244 ""}
{ "Info" "IMPP_MPP_USER_DEVICE" "MiniProject 5CSEMA5F31C6 " "Selected device 5CSEMA5F31C6 for design \"MiniProject\"" {  } {  } 0 119006 "Selected device %2!s! for design \"%1!s!\"" 0 0 "Fitter" 0 -1 1621368834266 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Low junction temperature is 0 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1621368834320 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "High junction temperature is 85 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1621368834320 ""}
{ "Info" "IFITCC_FITCC_INFO_AUTO_FIT_COMPILATION_ON" "" "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" {  } {  } 0 171003 "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" 0 0 "Fitter" 0 -1 1621368834738 ""}
{ "Warning" "WCPT_FEATURE_DISABLED_POST" "LogicLock " "Feature LogicLock is only available with a valid subscription license. You can purchase a software subscription to gain full access to this feature." {  } {  } 0 292013 "Feature %1!s! is only available with a valid subscription license. You can purchase a software subscription to gain full access to this feature." 0 0 "Fitter" 0 -1 1621368834766 ""}
{ "Warning" "WCUT_CUT_ATOM_PINS_WITH_INCOMPLETE_IO_ASSIGNMENTS" "" "Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details" {  } {  } 0 15714 "Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details" 0 0 "Fitter" 0 -1 1621368835074 ""}
{ "Info" "IFITCC_FITCC_FITTER_PERIPHERY_PLACEMENT_START_INFO" "" "Starting Fitter periphery placement operations" {  } {  } 0 184020 "Starting Fitter periphery placement operations" 0 0 "Fitter" 0 -1 1621368846304 ""}
{ "Info" "ICCLK_CLOCKS_TOP" "1  (1 global) " "Promoted 1 clock (1 global)" { { "Info" "ICCLK_PROMOTE_ASSIGNMENT" "clk_divider:FLOOR\|out_clk~CLKENA0 169 global CLKCTRL_G3 " "clk_divider:FLOOR\|out_clk~CLKENA0 with 169 fanout uses global clock CLKCTRL_G3" { { "Info" "ICCLK_UNLOCKED_FOR_VPR" "" "This signal is driven by core routing -- it may be moved during placement to reduce routing delays" {  } {  } 0 12525 "This signal is driven by core routing -- it may be moved during placement to reduce routing delays" 0 0 "Design Software" 0 -1 1621368846560 ""}  } {  } 0 11162 "%1!s! with %2!d! fanout uses %3!s! clock %4!s!" 0 0 "Design Software" 0 -1 1621368846560 ""}  } {  } 0 11178 "Promoted %1!d! clock%2!s! %3!s!" 0 0 "Fitter" 0 -1 1621368846560 ""}
{ "Info" "ICCLK_CLOCKS_TOP_AUTO" "3 s (3 global) " "Automatically promoted 3 clocks (3 global)" { { "Info" "ICCLK_PROMOTE_ASSIGNMENT" "clk~inputCLKENA0 205 global CLKCTRL_G5 " "clk~inputCLKENA0 with 205 fanout uses global clock CLKCTRL_G5" {  } {  } 0 11162 "%1!s! with %2!d! fanout uses %3!s! clock %4!s!" 0 0 "Design Software" 0 -1 1621368846560 ""} { "Info" "ICCLK_PROMOTE_ASSIGNMENT" "rst~inputCLKENA0 333 global CLKCTRL_G4 " "rst~inputCLKENA0 with 333 fanout uses global clock CLKCTRL_G4" { { "Info" "ICCLK_UNLOCKED_FOR_VPR" "" "This signal is driven by core routing -- it may be moved during placement to reduce routing delays" {  } {  } 0 12525 "This signal is driven by core routing -- it may be moved during placement to reduce routing delays" 0 0 "Design Software" 0 -1 1621368846560 ""}  } {  } 0 11162 "%1!s! with %2!d! fanout uses %3!s! clock %4!s!" 0 0 "Design Software" 0 -1 1621368846560 ""} { "Info" "ICCLK_PROMOTE_ASSIGNMENT" "PS2_clk~inputCLKENA0 56 global CLKCTRL_G7 " "PS2_clk~inputCLKENA0 with 56 fanout uses global clock CLKCTRL_G7" { { "Info" "ICCLK_UNLOCKED_FOR_VPR" "" "This signal is driven by core routing -- it may be moved during placement to reduce routing delays" {  } {  } 0 12525 "This signal is driven by core routing -- it may be moved during placement to reduce routing delays" 0 0 "Design Software" 0 -1 1621368846560 ""}  } {  } 0 11162 "%1!s! with %2!d! fanout uses %3!s! clock %4!s!" 0 0 "Design Software" 0 -1 1621368846560 ""}  } {  } 0 11191 "Automatically promoted %1!d! clock%2!s! %3!s!" 0 0 "Fitter" 0 -1 1621368846560 ""}
{ "Warning" "WCCLK_REFCLK_IO_WARNING_TOP" "2 " "2 global input pin(s) will use non-dedicated clock routing" { { "Warning" "WCCLK_REFCLK_IO_NOT_PLACED_AT_DEDICATED_REFCLOCK_WITH_NAME_LOC" "global clock driver rst~inputCLKENA0 CLKCTRL_G4 " "Source REFCLK I/O is not placed onto a dedicated REFCLK input pin for global clock driver rst~inputCLKENA0, placed at CLKCTRL_G4" { { "Info" "ICCLK_REFCLK_IO_PLACEMENT_MSG" "I/O pad rst PIN_AB12 " "Refclk input I/O pad rst is placed onto PIN_AB12" {  } {  } 0 179012 "Refclk input %1!s! is placed onto %2!s!" 0 0 "Design Software" 0 -1 1621368846560 ""}  } {  } 0 16407 "Source REFCLK I/O is not placed onto a dedicated REFCLK input pin for %1!s!, placed at %2!s!" 0 0 "Design Software" 0 -1 1621368846560 ""} { "Warning" "WCCLK_REFCLK_IO_NOT_PLACED_AT_DEDICATED_REFCLOCK_WITH_NAME_LOC" "global clock driver PS2_clk~inputCLKENA0 CLKCTRL_G7 " "Source REFCLK I/O is not placed onto a dedicated REFCLK input pin for global clock driver PS2_clk~inputCLKENA0, placed at CLKCTRL_G7" { { "Info" "ICCLK_REFCLK_IO_PLACEMENT_MSG" "I/O pad PS2_clk PIN_AD7 " "Refclk input I/O pad PS2_clk is placed onto PIN_AD7" {  } {  } 0 179012 "Refclk input %1!s! is placed onto %2!s!" 0 0 "Design Software" 0 -1 1621368846560 ""}  } {  } 0 16407 "Source REFCLK I/O is not placed onto a dedicated REFCLK input pin for %1!s!, placed at %2!s!" 0 0 "Design Software" 0 -1 1621368846560 ""}  } {  } 0 16406 "%1!d! global input pin(s) will use non-dedicated clock routing" 0 0 "Fitter" 0 -1 1621368846560 ""}
{ "Info" "IFITCC_FITCC_FITTER_PERIPHERY_PLACEMENT_END_INFO" "00:00:00 " "Fitter periphery placement operations ending: elapsed time is 00:00:00" {  } {  } 0 184021 "Fitter periphery placement operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1621368846561 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_START_REGPACKING_INFO" "" "Starting register packing" {  } {  } 0 176233 "Starting register packing" 0 0 "Fitter" 0 -1 1621368846579 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_BEGIN_FAST_REGISTER_INFO" "" "Started Fast Input/Output/OE register processing" {  } {  } 1 176236 "Started Fast Input/Output/OE register processing" 1 0 "Fitter" 0 -1 1621368846581 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_FAST_REGISTER_INFO" "" "Finished Fast Input/Output/OE register processing" {  } {  } 1 176237 "Finished Fast Input/Output/OE register processing" 1 0 "Fitter" 0 -1 1621368846584 ""}
{ "Extra Info" "IFSAC_FSAC_START_MAC_SCAN_CHAIN_INFERENCING" "" "Start inferring scan chains for DSP blocks" {  } {  } 1 176238 "Start inferring scan chains for DSP blocks" 1 0 "Fitter" 0 -1 1621368846587 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_MAC_SCAN_CHAIN_INFERENCING" "" "Inferring scan chains for DSP blocks is complete" {  } {  } 1 176239 "Inferring scan chains for DSP blocks is complete" 1 0 "Fitter" 0 -1 1621368846587 ""}
{ "Extra Info" "IFSAC_FSAC_START_IO_MAC_RAM_PACKING" "" "Moving registers into I/O cells, DSP blocks, and RAM blocks to improve timing and density" {  } {  } 1 176246 "Moving registers into I/O cells, DSP blocks, and RAM blocks to improve timing and density" 1 0 "Fitter" 0 -1 1621368846588 ""}
{ "Warning" "WTDB_ANALYZE_COMB_LATCHES" "28 " "TimeQuest Timing Analyzer is analyzing 28 combinational loops as latches. For more details, run the Check Timing command in the TimeQuest Timing Analyzer or view the \"User-Specified and Inferred Latches\" table in the Analysis & Synthesis report." {  } {  } 0 335093 "TimeQuest Timing Analyzer is analyzing %1!d! combinational loops as latches. For more details, run the Check Timing command in the TimeQuest Timing Analyzer or view the \"User-Specified and Inferred Latches\" table in the Analysis & Synthesis report." 0 0 "Fitter" 0 -1 1621368847395 ""}
{ "Critical Warning" "WSTA_SDC_NOT_FOUND" "MiniProject.sdc " "Synopsys Design Constraints File file not found: 'MiniProject.sdc'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." {  } {  } 1 332012 "Synopsys Design Constraints File file not found: '%1!s!'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." 0 0 "Fitter" 0 -1 1621368847397 ""}
{ "Info" "ISTA_NO_CLOCK_FOUND_NO_DERIVING_MSG" "base clocks " "No user constrained base clocks found in the design" {  } {  } 0 332144 "No user constrained %1!s! found in the design" 0 0 "Fitter" 0 -1 1621368847398 ""}
{ "Info" "ISTA_NO_CLOCK_UNCERTAINTY_FOUND_DERIVING" "\"derive_clock_uncertainty\" " "No user constrained clock uncertainty found in the design. Calling \"derive_clock_uncertainty\"" {  } {  } 0 332143 "No user constrained clock uncertainty found in the design. Calling %1!s!" 0 0 "Fitter" 0 -1 1621368847419 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Fitter" 0 -1 1621368847420 ""}
{ "Info" "ISTA_TDC_NO_DEFAULT_OPTIMIZATION_GOALS" "" "Timing requirements not specified -- quality metrics such as performance may be sacrificed to reduce compilation time." {  } {  } 0 332130 "Timing requirements not specified -- quality metrics such as performance may be sacrificed to reduce compilation time." 0 0 "Fitter" 0 -1 1621368847420 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_IO_MAC_RAM_PACKING" "" "Finished moving registers into I/O cells, DSP blocks, and RAM blocks" {  } {  } 1 176247 "Finished moving registers into I/O cells, DSP blocks, and RAM blocks" 1 0 "Fitter" 0 -1 1621368847561 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_REGPACKING_INFO" "" "Finished register packing" { { "Extra Info" "IFSAC_NO_REGISTERS_WERE_PACKED" "" "No registers were packed into other blocks" {  } {  } 1 176219 "No registers were packed into other blocks" 0 0 "Design Software" 0 -1 1621368847563 ""}  } {  } 0 176235 "Finished register packing" 0 0 "Fitter" 0 -1 1621368847563 ""}
{ "Info" "IFSV_FITTER_PREPARATION_END" "00:00:12 " "Fitter preparation operations ending: elapsed time is 00:00:12" {  } {  } 0 11798 "Fitter preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1621368847685 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_START" "" "Fitter placement preparation operations beginning" {  } {  } 0 170189 "Fitter placement preparation operations beginning" 0 0 "Fitter" 0 -1 1621368854200 ""}
{ "Info" "IVPR20K_VPR_APL_ENABLED" "" "The Fitter is using Advanced Physical Optimization." {  } {  } 0 14951 "The Fitter is using Advanced Physical Optimization." 0 0 "Fitter" 0 -1 1621368854758 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_END" "00:00:05 " "Fitter placement preparation operations ending: elapsed time is 00:00:05" {  } {  } 0 170190 "Fitter placement preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1621368859034 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_START" "" "Fitter placement operations beginning" {  } {  } 0 170191 "Fitter placement operations beginning" 0 0 "Fitter" 0 -1 1621368864321 ""}
{ "Info" "IFITAPI_FITAPI_INFO_VPR_PLACEMENT_FINISH" "" "Fitter placement was successful" {  } {  } 0 170137 "Fitter placement was successful" 0 0 "Fitter" 0 -1 1621368868310 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_END" "00:00:04 " "Fitter placement operations ending: elapsed time is 00:00:04" {  } {  } 0 170192 "Fitter placement operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1621368868310 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_START" "" "Fitter routing operations beginning" {  } {  } 0 170193 "Fitter routing operations beginning" 0 0 "Fitter" 0 -1 1621368869882 ""}
{ "Info" "IFITAPI_FITAPI_VPR_PERCENT_ROUTING_RESOURCE_USAGE" "1 " "Router estimated average interconnect usage is 1% of the available device resources" { { "Info" "IFITAPI_FITAPI_VPR_PEAK_ROUTING_REGION" "15 X11_Y0 X21_Y10 " "Router estimated peak interconnect usage is 15% of the available device resources in the region that extends from location X11_Y0 to location X21_Y10" {  } { { "loc" "" { Generic "C:/Users/James/Workspace/ELEC5566M-MiniProject/" { { 1 { 0 "Router estimated peak interconnect usage is 15% of the available device resources in the region that extends from location X11_Y0 to location X21_Y10"} { { 12 { 0 ""} 11 0 11 11 }  }  }  }  } }  } 0 170196 "Router estimated peak interconnect usage is %1!d!%% of the available device resources in the region that extends from location %2!s! to location %3!s!" 0 0 "Design Software" 0 -1 1621368877013 ""}  } {  } 0 170195 "Router estimated average interconnect usage is %1!d!%% of the available device resources" 0 0 "Fitter" 0 -1 1621368877013 ""}
{ "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED" "" "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." { { "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED_FOR_ROUTABILITY" "" "Optimizations that may affect the design's routability were skipped" {  } {  } 0 170201 "Optimizations that may affect the design's routability were skipped" 0 0 "Design Software" 0 -1 1621368899434 ""}  } {  } 0 170199 "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." 0 0 "Fitter" 0 -1 1621368899434 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_END" "00:00:26 " "Fitter routing operations ending: elapsed time is 00:00:26" {  } {  } 0 170194 "Fitter routing operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1621368899438 ""}
{ "Info" "IVPR20K_VPR_TIMING_ANALYSIS_TIME" "the Fitter 4.55 " "Total time spent on timing analysis during the Fitter is 4.55 seconds." {  } {  } 0 11888 "Total time spent on timing analysis during %1!s! is %2!s! seconds." 0 0 "Fitter" 0 -1 1621368903624 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Fitter" 0 -1 1621368903674 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Fitter" 0 -1 1621368904812 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Fitter" 0 -1 1621368904814 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Fitter" 0 -1 1621368905890 ""}
{ "Info" "IFSV_FITTER_POST_OPERATION_END" "00:00:09 " "Fitter post-fit operations ending: elapsed time is 00:00:09" {  } {  } 0 11801 "Fitter post-fit operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1621368912240 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "C:/Users/James/Workspace/ELEC5566M-MiniProject/output_files/MiniProject.fit.smsg " "Generated suppressed messages file C:/Users/James/Workspace/ELEC5566M-MiniProject/output_files/MiniProject.fit.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Fitter" 0 -1 1621368912723 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Fitter 0 s 8 s Quartus Prime " "Quartus Prime Fitter was successful. 0 errors, 8 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "6629 " "Peak virtual memory: 6629 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1621368913640 ""} { "Info" "IQEXE_END_BANNER_TIME" "Tue May 18 21:15:13 2021 " "Processing ended: Tue May 18 21:15:13 2021" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1621368913640 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:01:20 " "Elapsed time: 00:01:20" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1621368913640 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:02:17 " "Total CPU time (on all processors): 00:02:17" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1621368913640 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Fitter" 0 -1 1621368913640 ""}
{ "Info" "IFLOW_ERROR_COUNT" "Flow 0 s 207 s " "Quartus Prime Flow was successful. 0 errors, 207 warnings" {  } {  } 0 293000 "Quartus Prime %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Fitter" 0 -1 1621368914351 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Fitter" 0 -1 1621368914742 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Assembler Quartus Prime " "Running Quartus Prime Assembler" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 17.1.0 Build 590 10/25/2017 SJ Lite Edition " "Version 17.1.0 Build 590 10/25/2017 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1621368914755 ""} { "Info" "IQEXE_START_BANNER_TIME" "Tue May 18 21:15:14 2021 " "Processing started: Tue May 18 21:15:14 2021" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1621368914755 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Assembler" 0 -1 1621368914755 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_asm --read_settings_files=off --write_settings_files=off MiniProject -c MiniProject " "Command: quartus_asm --read_settings_files=off --write_settings_files=off MiniProject -c MiniProject" {  } {  } 0 0 "Command: %1!s!" 0 0 "Assembler" 0 -1 1621368914755 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Assembler" 0 -1 1621368915883 ""}
{ "Info" "IASM_ASM_GENERATING_PROGRAMMING_FILES" "" "Assembler is generating device programming files" {  } {  } 0 115030 "Assembler is generating device programming files" 0 0 "Assembler" 0 -1 1621368921866 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Assembler 0 s 1  Quartus Prime " "Quartus Prime Assembler was successful. 0 errors, 1 warning" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4840 " "Peak virtual memory: 4840 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1621368922290 ""} { "Info" "IQEXE_END_BANNER_TIME" "Tue May 18 21:15:22 2021 " "Processing ended: Tue May 18 21:15:22 2021" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1621368922290 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:08 " "Elapsed time: 00:00:08" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1621368922290 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:08 " "Total CPU time (on all processors): 00:00:08" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1621368922290 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Assembler" 0 -1 1621368922290 ""}
{ "Info" "IFLOW_ERROR_COUNT" "Flow 0 s 208 s " "Quartus Prime Flow was successful. 0 errors, 208 warnings" {  } {  } 0 293000 "Quartus Prime %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Assembler" 0 -1 1621368922941 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Assembler" 0 -1 1621368923517 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "TimeQuest Timing Analyzer Quartus Prime " "Running Quartus Prime TimeQuest Timing Analyzer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 17.1.0 Build 590 10/25/2017 SJ Lite Edition " "Version 17.1.0 Build 590 10/25/2017 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1621368923528 ""} { "Info" "IQEXE_START_BANNER_TIME" "Tue May 18 21:15:23 2021 " "Processing started: Tue May 18 21:15:23 2021" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1621368923528 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1621368923528 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_sta MiniProject -c MiniProject " "Command: quartus_sta MiniProject -c MiniProject" {  } {  } 0 0 "Command: %1!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1621368923528 ""}
{ "Info" "0" "" "qsta_default_script.tcl version: #3" {  } {  } 0 0 "qsta_default_script.tcl version: #3" 0 0 "TimeQuest Timing Analyzer" 0 0 1621368923679 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "TimeQuest Timing Analyzer" 0 -1 1621368924869 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "TimeQuest Timing Analyzer" 0 -1 1621368924869 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Low junction temperature is 0 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1621368924920 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "High junction temperature is 85 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1621368924920 ""}
{ "Warning" "WTDB_ANALYZE_COMB_LATCHES" "28 " "TimeQuest Timing Analyzer is analyzing 28 combinational loops as latches. For more details, run the Check Timing command in the TimeQuest Timing Analyzer or view the \"User-Specified and Inferred Latches\" table in the Analysis & Synthesis report." {  } {  } 0 335093 "TimeQuest Timing Analyzer is analyzing %1!d! combinational loops as latches. For more details, run the Check Timing command in the TimeQuest Timing Analyzer or view the \"User-Specified and Inferred Latches\" table in the Analysis & Synthesis report." 0 0 "TimeQuest Timing Analyzer" 0 -1 1621368925497 ""}
{ "Critical Warning" "WSTA_SDC_NOT_FOUND" "MiniProject.sdc " "Synopsys Design Constraints File file not found: 'MiniProject.sdc'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." {  } {  } 1 332012 "Synopsys Design Constraints File file not found: '%1!s!'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." 0 0 "TimeQuest Timing Analyzer" 0 -1 1621368925565 ""}
{ "Info" "ISTA_NO_CLOCK_FOUND_DERIVING" "base clocks \"derive_clocks -period 1.0\" " "No user constrained base clocks found in the design. Calling \"derive_clocks -period 1.0\"" {  } {  } 0 332142 "No user constrained %1!s! found in the design. Calling %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1621368925565 ""}
{ "Info" "ISTA_DERIVE_CLOCKS_INFO" "Deriving Clocks " "Deriving Clocks" { { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name clk_divider:VGA\|out_clk clk_divider:VGA\|out_clk " "create_clock -period 1.000 -name clk_divider:VGA\|out_clk clk_divider:VGA\|out_clk" {  } {  } 0 332105 "%1!s!" 0 0 "Design Software" 0 -1 1621368925571 ""} { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name clk clk " "create_clock -period 1.000 -name clk clk" {  } {  } 0 332105 "%1!s!" 0 0 "Design Software" 0 -1 1621368925571 ""} { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name PS2_clk PS2_clk " "create_clock -period 1.000 -name PS2_clk PS2_clk" {  } {  } 0 332105 "%1!s!" 0 0 "Design Software" 0 -1 1621368925571 ""} { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name clk_divider:FLOOR\|out_clk clk_divider:FLOOR\|out_clk " "create_clock -period 1.000 -name clk_divider:FLOOR\|out_clk clk_divider:FLOOR\|out_clk" {  } {  } 0 332105 "%1!s!" 0 0 "Design Software" 0 -1 1621368925571 ""} { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name rst rst " "create_clock -period 1.000 -name rst rst" {  } {  } 0 332105 "%1!s!" 0 0 "Design Software" 0 -1 1621368925571 ""}  } {  } 0 332105 "%1!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1621368925571 ""}
{ "Info" "ISTA_NO_CLOCK_UNCERTAINTY_FOUND_DERIVING" "\"derive_clock_uncertainty\" " "No user constrained clock uncertainty found in the design. Calling \"derive_clock_uncertainty\"" {  } {  } 0 332143 "No user constrained clock uncertainty found in the design. Calling %1!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1621368925582 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1621368925602 ""}
{ "Info" "0" "" "Found TIMEQUEST_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" {  } {  } 0 0 "Found TIMEQUEST_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" 0 0 "TimeQuest Timing Analyzer" 0 0 1621368925603 ""}
{ "Info" "0" "" "Analyzing Slow 1100mV 85C Model" {  } {  } 0 0 "Analyzing Slow 1100mV 85C Model" 0 0 "TimeQuest Timing Analyzer" 0 0 1621368925613 ""}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Timing requirements not met" { { "Info" "ISTA_TIMING_NOT_MET_USE_ADA" "" "For recommendations on closing timing, run Report Timing Closure Recommendations in the TimeQuest Timing Analyzer." {  } {  } 0 11105 "For recommendations on closing timing, run Report Timing Closure Recommendations in the TimeQuest Timing Analyzer." 0 0 "Design Software" 0 -1 1621368925796 ""}  } {  } 1 332148 "Timing requirements not met" 0 0 "TimeQuest Timing Analyzer" 0 -1 1621368925796 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup -46.770 " "Worst-case setup slack is -46.770" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1621368925798 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1621368925798 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "  -46.770            -894.224 clk_divider:VGA\|out_clk  " "  -46.770            -894.224 clk_divider:VGA\|out_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1621368925798 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -9.123           -1129.776 clk  " "   -9.123           -1129.776 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1621368925798 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -6.189            -809.300 clk_divider:FLOOR\|out_clk  " "   -6.189            -809.300 clk_divider:FLOOR\|out_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1621368925798 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -4.923            -244.236 PS2_clk  " "   -4.923            -244.236 PS2_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1621368925798 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.551             -85.526 rst  " "   -3.551             -85.526 rst " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1621368925798 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1621368925798 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold -1.133 " "Worst-case hold slack is -1.133" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1621368925816 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1621368925816 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.133              -1.133 clk  " "   -1.133              -1.133 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1621368925816 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.219               0.000 PS2_clk  " "    0.219               0.000 PS2_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1621368925816 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.415               0.000 clk_divider:FLOOR\|out_clk  " "    0.415               0.000 clk_divider:FLOOR\|out_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1621368925816 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.436               0.000 clk_divider:VGA\|out_clk  " "    0.436               0.000 clk_divider:VGA\|out_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1621368925816 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.907               0.000 rst  " "    0.907               0.000 rst " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1621368925816 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1621368925816 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "recovery -7.535 " "Worst-case recovery slack is -7.535" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1621368925824 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1621368925824 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -7.535            -466.128 clk_divider:VGA\|out_clk  " "   -7.535            -466.128 clk_divider:VGA\|out_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1621368925824 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -4.792            -800.905 clk_divider:FLOOR\|out_clk  " "   -4.792            -800.905 clk_divider:FLOOR\|out_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1621368925824 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -4.715            -624.570 clk  " "   -4.715            -624.570 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1621368925824 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1621368925824 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "removal -0.008 " "Worst-case removal slack is -0.008" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1621368925833 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1621368925833 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.008              -0.016 clk_divider:FLOOR\|out_clk  " "   -0.008              -0.016 clk_divider:FLOOR\|out_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1621368925833 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    1.736               0.000 clk  " "    1.736               0.000 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1621368925833 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    4.059               0.000 clk_divider:VGA\|out_clk  " "    4.059               0.000 clk_divider:VGA\|out_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1621368925833 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1621368925833 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width -0.473 " "Worst-case minimum pulse width slack is -0.473" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1621368925840 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1621368925840 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.473            -139.727 clk  " "   -0.473            -139.727 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1621368925840 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.394             -86.491 clk_divider:FLOOR\|out_clk  " "   -0.394             -86.491 clk_divider:FLOOR\|out_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1621368925840 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.394             -44.173 clk_divider:VGA\|out_clk  " "   -0.394             -44.173 clk_divider:VGA\|out_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1621368925840 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.394             -31.191 PS2_clk  " "   -0.394             -31.191 PS2_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1621368925840 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.029               0.000 rst  " "    0.029               0.000 rst " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1621368925840 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1621368925840 ""}
{ "Info" "0" "" "Analyzing Slow 1100mV 0C Model" {  } {  } 0 0 "Analyzing Slow 1100mV 0C Model" 0 0 "TimeQuest Timing Analyzer" 0 0 1621368925865 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "TimeQuest Timing Analyzer" 0 -1 1621368925901 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "TimeQuest Timing Analyzer" 0 -1 1621368927592 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1621368927767 ""}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Timing requirements not met" { { "Info" "ISTA_TIMING_NOT_MET_USE_ADA" "" "For recommendations on closing timing, run Report Timing Closure Recommendations in the TimeQuest Timing Analyzer." {  } {  } 0 11105 "For recommendations on closing timing, run Report Timing Closure Recommendations in the TimeQuest Timing Analyzer." 0 0 "Design Software" 0 -1 1621368927801 ""}  } {  } 1 332148 "Timing requirements not met" 0 0 "TimeQuest Timing Analyzer" 0 -1 1621368927801 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup -48.794 " "Worst-case setup slack is -48.794" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1621368927804 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1621368927804 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "  -48.794            -887.821 clk_divider:VGA\|out_clk  " "  -48.794            -887.821 clk_divider:VGA\|out_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1621368927804 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -8.621           -1083.705 clk  " "   -8.621           -1083.705 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1621368927804 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -6.039            -799.340 clk_divider:FLOOR\|out_clk  " "   -6.039            -799.340 clk_divider:FLOOR\|out_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1621368927804 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -4.904            -243.948 PS2_clk  " "   -4.904            -243.948 PS2_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1621368927804 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.617             -88.908 rst  " "   -3.617             -88.908 rst " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1621368927804 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1621368927804 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold -0.956 " "Worst-case hold slack is -0.956" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1621368927820 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1621368927820 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.956              -0.956 clk  " "   -0.956              -0.956 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1621368927820 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.267               0.000 PS2_clk  " "    0.267               0.000 PS2_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1621368927820 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.405               0.000 clk_divider:FLOOR\|out_clk  " "    0.405               0.000 clk_divider:FLOOR\|out_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1621368927820 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.450               0.000 clk_divider:VGA\|out_clk  " "    0.450               0.000 clk_divider:VGA\|out_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1621368927820 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.987               0.000 rst  " "    0.987               0.000 rst " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1621368927820 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1621368927820 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "recovery -7.441 " "Worst-case recovery slack is -7.441" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1621368927826 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1621368927826 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -7.441            -462.337 clk_divider:VGA\|out_clk  " "   -7.441            -462.337 clk_divider:VGA\|out_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1621368927826 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -4.652            -777.657 clk_divider:FLOOR\|out_clk  " "   -4.652            -777.657 clk_divider:FLOOR\|out_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1621368927826 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -4.493            -595.625 clk  " "   -4.493            -595.625 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1621368927826 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1621368927826 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "removal -0.044 " "Worst-case removal slack is -0.044" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1621368927830 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1621368927830 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.044              -0.994 clk_divider:FLOOR\|out_clk  " "   -0.044              -0.994 clk_divider:FLOOR\|out_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1621368927830 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    1.566               0.000 clk  " "    1.566               0.000 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1621368927830 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    4.071               0.000 clk_divider:VGA\|out_clk  " "    4.071               0.000 clk_divider:VGA\|out_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1621368927830 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1621368927830 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width -0.479 " "Worst-case minimum pulse width slack is -0.479" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1621368927835 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1621368927835 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.479            -152.389 clk  " "   -0.479            -152.389 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1621368927835 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.394             -86.060 clk_divider:FLOOR\|out_clk  " "   -0.394             -86.060 clk_divider:FLOOR\|out_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1621368927835 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.394             -44.210 clk_divider:VGA\|out_clk  " "   -0.394             -44.210 clk_divider:VGA\|out_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1621368927835 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.394             -29.977 PS2_clk  " "   -0.394             -29.977 PS2_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1621368927835 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.050               0.000 rst  " "    0.050               0.000 rst " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1621368927835 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1621368927835 ""}
{ "Info" "0" "" "Analyzing Fast 1100mV 85C Model" {  } {  } 0 0 "Analyzing Fast 1100mV 85C Model" 0 0 "TimeQuest Timing Analyzer" 0 0 1621368927860 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "TimeQuest Timing Analyzer" 0 -1 1621368928021 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "TimeQuest Timing Analyzer" 0 -1 1621368929550 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1621368929721 ""}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Timing requirements not met" { { "Info" "ISTA_TIMING_NOT_MET_USE_ADA" "" "For recommendations on closing timing, run Report Timing Closure Recommendations in the TimeQuest Timing Analyzer." {  } {  } 0 11105 "For recommendations on closing timing, run Report Timing Closure Recommendations in the TimeQuest Timing Analyzer." 0 0 "Design Software" 0 -1 1621368929733 ""}  } {  } 1 332148 "Timing requirements not met" 0 0 "TimeQuest Timing Analyzer" 0 -1 1621368929733 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup -25.058 " "Worst-case setup slack is -25.058" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1621368929737 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1621368929737 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "  -25.058            -523.236 clk_divider:VGA\|out_clk  " "  -25.058            -523.236 clk_divider:VGA\|out_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1621368929737 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -5.333            -604.311 clk  " "   -5.333            -604.311 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1621368929737 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.325            -430.340 clk_divider:FLOOR\|out_clk  " "   -3.325            -430.340 clk_divider:FLOOR\|out_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1621368929737 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -2.233            -106.526 PS2_clk  " "   -2.233            -106.526 PS2_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1621368929737 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.603             -35.712 rst  " "   -1.603             -35.712 rst " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1621368929737 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1621368929737 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold -0.648 " "Worst-case hold slack is -0.648" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1621368929754 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1621368929754 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.648              -0.648 clk  " "   -0.648              -0.648 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1621368929754 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.141               0.000 PS2_clk  " "    0.141               0.000 PS2_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1621368929754 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.141               0.000 clk_divider:FLOOR\|out_clk  " "    0.141               0.000 clk_divider:FLOOR\|out_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1621368929754 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.166               0.000 clk_divider:VGA\|out_clk  " "    0.166               0.000 clk_divider:VGA\|out_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1621368929754 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.188               0.000 rst  " "    0.188               0.000 rst " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1621368929754 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1621368929754 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "recovery -4.499 " "Worst-case recovery slack is -4.499" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1621368929760 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1621368929760 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -4.499            -278.412 clk_divider:VGA\|out_clk  " "   -4.499            -278.412 clk_divider:VGA\|out_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1621368929760 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -2.869            -380.131 clk  " "   -2.869            -380.131 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1621368929760 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -2.806            -468.845 clk_divider:FLOOR\|out_clk  " "   -2.806            -468.845 clk_divider:FLOOR\|out_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1621368929760 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1621368929760 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "removal -0.112 " "Worst-case removal slack is -0.112" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1621368929765 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1621368929765 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.112             -15.254 clk_divider:FLOOR\|out_clk  " "   -0.112             -15.254 clk_divider:FLOOR\|out_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1621368929765 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.869               0.000 clk  " "    0.869               0.000 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1621368929765 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    2.128               0.000 clk_divider:VGA\|out_clk  " "    2.128               0.000 clk_divider:VGA\|out_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1621368929765 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1621368929765 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width -0.476 " "Worst-case minimum pulse width slack is -0.476" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1621368929770 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1621368929770 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.476             -22.607 clk  " "   -0.476             -22.607 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1621368929770 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.322             -18.133 PS2_clk  " "   -0.322             -18.133 PS2_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1621368929770 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.167              -4.001 rst  " "   -0.167              -4.001 rst " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1621368929770 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.018              -0.069 clk_divider:VGA\|out_clk  " "   -0.018              -0.069 clk_divider:VGA\|out_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1621368929770 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.060               0.000 clk_divider:FLOOR\|out_clk  " "    0.060               0.000 clk_divider:FLOOR\|out_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1621368929770 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1621368929770 ""}
{ "Info" "0" "" "Analyzing Fast 1100mV 0C Model" {  } {  } 0 0 "Analyzing Fast 1100mV 0C Model" 0 0 "TimeQuest Timing Analyzer" 0 0 1621368929795 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1621368930027 ""}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Timing requirements not met" { { "Info" "ISTA_TIMING_NOT_MET_USE_ADA" "" "For recommendations on closing timing, run Report Timing Closure Recommendations in the TimeQuest Timing Analyzer." {  } {  } 0 11105 "For recommendations on closing timing, run Report Timing Closure Recommendations in the TimeQuest Timing Analyzer." 0 0 "Design Software" 0 -1 1621368930041 ""}  } {  } 1 332148 "Timing requirements not met" 0 0 "TimeQuest Timing Analyzer" 0 -1 1621368930041 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup -24.102 " "Worst-case setup slack is -24.102" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1621368930045 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1621368930045 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "  -24.102            -471.837 clk_divider:VGA\|out_clk  " "  -24.102            -471.837 clk_divider:VGA\|out_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1621368930045 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -4.967            -541.508 clk  " "   -4.967            -541.508 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1621368930045 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -2.917            -376.987 clk_divider:FLOOR\|out_clk  " "   -2.917            -376.987 clk_divider:FLOOR\|out_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1621368930045 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.965             -94.348 PS2_clk  " "   -1.965             -94.348 PS2_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1621368930045 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.469             -32.731 rst  " "   -1.469             -32.731 rst " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1621368930045 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1621368930045 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold -0.580 " "Worst-case hold slack is -0.580" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1621368930060 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1621368930060 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.580              -0.580 clk  " "   -0.580              -0.580 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1621368930060 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.015               0.000 clk_divider:FLOOR\|out_clk  " "    0.015               0.000 clk_divider:FLOOR\|out_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1621368930060 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.146               0.000 PS2_clk  " "    0.146               0.000 PS2_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1621368930060 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.151               0.000 clk_divider:VGA\|out_clk  " "    0.151               0.000 clk_divider:VGA\|out_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1621368930060 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.221               0.000 rst  " "    0.221               0.000 rst " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1621368930060 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1621368930060 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "recovery -4.389 " "Worst-case recovery slack is -4.389" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1621368930067 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1621368930067 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -4.389            -273.426 clk_divider:VGA\|out_clk  " "   -4.389            -273.426 clk_divider:VGA\|out_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1621368930067 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -2.762            -366.195 clk  " "   -2.762            -366.195 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1621368930067 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -2.743            -458.430 clk_divider:FLOOR\|out_clk  " "   -2.743            -458.430 clk_divider:FLOOR\|out_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1621368930067 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1621368930067 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "removal -0.173 " "Worst-case removal slack is -0.173" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1621368930072 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1621368930072 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.173             -25.118 clk_divider:FLOOR\|out_clk  " "   -0.173             -25.118 clk_divider:FLOOR\|out_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1621368930072 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.760               0.000 clk  " "    0.760               0.000 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1621368930072 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    2.070               0.000 clk_divider:VGA\|out_clk  " "    2.070               0.000 clk_divider:VGA\|out_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1621368930072 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1621368930072 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width -0.465 " "Worst-case minimum pulse width slack is -0.465" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1621368930077 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1621368930077 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.465             -22.773 clk  " "   -0.465             -22.773 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1621368930077 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.340             -19.140 PS2_clk  " "   -0.340             -19.140 PS2_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1621368930077 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.133              -3.524 rst  " "   -0.133              -3.524 rst " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1621368930077 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.013               0.000 clk_divider:VGA\|out_clk  " "    0.013               0.000 clk_divider:VGA\|out_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1621368930077 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.109               0.000 clk_divider:FLOOR\|out_clk  " "    0.109               0.000 clk_divider:FLOOR\|out_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1621368930077 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1621368930077 ""}
{ "Info" "ISTA_UCP_NOT_CONSTRAINED" "setup " "Design is not fully constrained for setup requirements" {  } {  } 0 332102 "Design is not fully constrained for %1!s! requirements" 0 0 "TimeQuest Timing Analyzer" 0 -1 1621368932099 ""}
{ "Info" "ISTA_UCP_NOT_CONSTRAINED" "hold " "Design is not fully constrained for hold requirements" {  } {  } 0 332102 "Design is not fully constrained for %1!s! requirements" 0 0 "TimeQuest Timing Analyzer" 0 -1 1621368932100 ""}
{ "Info" "IQEXE_ERROR_COUNT" "TimeQuest Timing Analyzer 0 s 7 s Quartus Prime " "Quartus Prime TimeQuest Timing Analyzer was successful. 0 errors, 7 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "5171 " "Peak virtual memory: 5171 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1621368932184 ""} { "Info" "IQEXE_END_BANNER_TIME" "Tue May 18 21:15:32 2021 " "Processing ended: Tue May 18 21:15:32 2021" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1621368932184 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:09 " "Elapsed time: 00:00:09" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1621368932184 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:13 " "Total CPU time (on all processors): 00:00:13" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1621368932184 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1621368932184 ""}
{ "Info" "IFLOW_ERROR_COUNT" "Flow 0 s 215 s " "Quartus Prime Flow was successful. 0 errors, 215 warnings" {  } {  } 0 293000 "Quartus Prime %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1621368932888 ""}
