#! /opt/homebrew/Cellar/icarus-verilog/11.0/bin/vvp
:ivl_version "11.0 (stable)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision - 12;
:vpi_module "/opt/homebrew/Cellar/icarus-verilog/11.0/lib/ivl/system.vpi";
:vpi_module "/opt/homebrew/Cellar/icarus-verilog/11.0/lib/ivl/vhdl_sys.vpi";
:vpi_module "/opt/homebrew/Cellar/icarus-verilog/11.0/lib/ivl/vhdl_textio.vpi";
:vpi_module "/opt/homebrew/Cellar/icarus-verilog/11.0/lib/ivl/v2005_math.vpi";
:vpi_module "/opt/homebrew/Cellar/icarus-verilog/11.0/lib/ivl/va_math.vpi";
S_0x127e39920 .scope module, "test" "test" 2 6;
 .timescale -9 -12;
v0x127e52640_0 .var "bdata", 31 0;
v0x127e52730_0 .var "bvalid", 0 0;
v0x127e527c0_0 .var "clk", 0 0;
v0x127e528d0_0 .var "in", 30 0;
v0x127e52960_0 .var "in_valid", 0 0;
v0x127e52a70_0 .var "layer_num", 31 0;
v0x127e52b40_0 .var "neuron_num", 31 0;
v0x127e52c10_0 .net "out", 30 0, v0x127e4fe40_0;  1 drivers
v0x127e52ca0_0 .net "outvalid", 0 0, v0x127e51300_0;  1 drivers
v0x127e52db0_0 .var "rst", 0 0;
v0x127e52e40_0 .var/i "waves", 31 0;
v0x127e52ed0_0 .var "wdata", 31 0;
v0x127e52fa0_0 .var "wvalid", 0 0;
S_0x127e374c0 .scope module, "L1" "Layer_1" 2 44, 3 4 0, S_0x127e39920;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst";
    .port_info 2 /INPUT 1 "weightValid";
    .port_info 3 /INPUT 1 "biasValid";
    .port_info 4 /INPUT 32 "weightValue";
    .port_info 5 /INPUT 32 "biasValue";
    .port_info 6 /INPUT 32 "config_layer_num";
    .port_info 7 /INPUT 32 "config_neuron_num";
    .port_info 8 /INPUT 1 "x_valid";
    .port_info 9 /INPUT 31 "x_in";
    .port_info 10 /OUTPUT 1 "o_valid";
    .port_info 11 /OUTPUT 31 "x_out";
P_0x127e0f360 .param/l "NN" 0 3 4, +C4<00000000000000000000000000000001>;
P_0x127e0f3a0 .param/str "actType" 0 3 4, "regression";
P_0x127e0f3e0 .param/l "dataWidth" 0 3 4, +C4<00000000000000000000000000011111>;
P_0x127e0f420 .param/l "layerNum" 0 3 4, +C4<00000000000000000000000000000001>;
P_0x127e0f460 .param/l "numWeight" 0 3 4, +C4<00000000000000000000000000000101>;
P_0x127e0f4a0 .param/l "sigmoidSize" 0 3 4, +C4<00000000000000000000000000001010>;
P_0x127e0f4e0 .param/l "weightIntWidth" 0 3 4, +C4<00000000000000000000000000000100>;
v0x127e51d10_0 .net "biasValid", 0 0, v0x127e52730_0;  1 drivers
v0x127e51dd0_0 .net "biasValue", 31 0, v0x127e52640_0;  1 drivers
v0x127e51e60_0 .net "clk", 0 0, v0x127e527c0_0;  1 drivers
v0x127e51ef0_0 .net "config_layer_num", 31 0, v0x127e52a70_0;  1 drivers
v0x127e51f80_0 .net "config_neuron_num", 31 0, v0x127e52b40_0;  1 drivers
v0x127e52050_0 .net "o_valid", 0 0, v0x127e51300_0;  alias, 1 drivers
v0x127e52100_0 .net "rst", 0 0, v0x127e52db0_0;  1 drivers
v0x127e521b0_0 .net "weightValid", 0 0, v0x127e52fa0_0;  1 drivers
v0x127e52260_0 .net "weightValue", 31 0, v0x127e52ed0_0;  1 drivers
v0x127e52390_0 .net "x_in", 30 0, v0x127e528d0_0;  1 drivers
v0x127e52420_0 .net "x_out", 30 0, v0x127e4fe40_0;  alias, 1 drivers
v0x127e524f0_0 .net "x_valid", 0 0, v0x127e52960_0;  1 drivers
S_0x127e07df0 .scope module, "n_0" "neuron" 3 24, 4 7 0, S_0x127e374c0;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst";
    .port_info 2 /INPUT 31 "myinput";
    .port_info 3 /INPUT 1 "myinputValid";
    .port_info 4 /INPUT 1 "weightValid";
    .port_info 5 /INPUT 1 "biasValid";
    .port_info 6 /INPUT 32 "weightValue";
    .port_info 7 /INPUT 32 "biasValue";
    .port_info 8 /INPUT 32 "config_layer_num";
    .port_info 9 /INPUT 32 "config_neuron_num";
    .port_info 10 /OUTPUT 31 "out";
    .port_info 11 /OUTPUT 1 "outvalid";
P_0x127e0d3c0 .param/str "actType" 0 4 7, "regression";
P_0x127e0d400 .param/l "addressWidth" 0 4 22, +C4<00000000000000000000000000000011>;
P_0x127e0d440 .param/str "biasFile" 0 4 7, "b_1_0.mif";
P_0x127e0d480 .param/l "dataWidth" 0 4 7, +C4<00000000000000000000000000011111>;
P_0x127e0d4c0 .param/l "layerNo" 0 4 7, +C4<00000000000000000000000000000001>;
P_0x127e0d500 .param/l "neuronNo" 0 4 7, +C4<00000000000000000000000000000000>;
P_0x127e0d540 .param/l "numWeight" 0 4 7, +C4<00000000000000000000000000000101>;
P_0x127e0d580 .param/l "sigmoidSize" 0 4 7, +C4<00000000000000000000000000001010>;
P_0x127e0d5c0 .param/str "weightFile" 0 4 7, "w_1_0.mif";
P_0x127e0d600 .param/l "weightIntWidth" 0 4 7, +C4<00000000000000000000000000000100>;
L_0x127e53070 .functor BUFZ 1, v0x127e50dc0_0, C4<0>, C4<0>, C4<0>;
L_0x127e53810 .functor BUFZ 1, v0x127e52960_0, C4<0>, C4<0>, C4<0>;
v0x127e4ff70_0 .net "BiasAdd", 62 0, L_0x127e536d0;  1 drivers
v0x127e50030_0 .net *"_ivl_12", 62 0, L_0x127e53460;  1 drivers
L_0x1180780a0 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x127e500d0_0 .net *"_ivl_15", 0 0, L_0x1180780a0;  1 drivers
v0x127e50180_0 .net *"_ivl_16", 62 0, L_0x127e53580;  1 drivers
L_0x1180780e8 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x127e50230_0 .net *"_ivl_19", 0 0, L_0x1180780e8;  1 drivers
v0x127e50320_0 .net *"_ivl_2", 62 0, L_0x127e530e0;  1 drivers
L_0x118078010 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x127e503d0_0 .net *"_ivl_5", 0 0, L_0x118078010;  1 drivers
v0x127e50480_0 .net *"_ivl_6", 62 0, L_0x127e531e0;  1 drivers
L_0x118078058 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x127e50530_0 .net *"_ivl_9", 0 0, L_0x118078058;  1 drivers
v0x127e50640_0 .var "addr", 0 0;
v0x127e506e0_0 .var "bias", 61 0;
v0x127e50790 .array "biasReg", 0 0, 31 0;
v0x127e50840_0 .net "biasValid", 0 0, v0x127e52730_0;  alias, 1 drivers
v0x127e508e0_0 .net "biasValue", 31 0, v0x127e52640_0;  alias, 1 drivers
v0x127e50990_0 .net "clk", 0 0, v0x127e527c0_0;  alias, 1 drivers
v0x127e50a20_0 .net "comboAdd", 62 0, L_0x127e53320;  1 drivers
v0x127e50ad0_0 .net "config_layer_num", 31 0, v0x127e52a70_0;  alias, 1 drivers
v0x127e50c60_0 .net "config_neuron_num", 31 0, v0x127e52b40_0;  alias, 1 drivers
v0x127e50d10_0 .var "mul", 61 0;
v0x127e50dc0_0 .var "mult_valid", 0 0;
v0x127e50e60_0 .var "muxValid_d", 0 0;
v0x127e50f00_0 .var "muxValid_f", 0 0;
v0x127e50fa0_0 .net "mux_valid", 0 0, L_0x127e53070;  1 drivers
v0x127e51040_0 .net "myinput", 30 0, v0x127e528d0_0;  alias, 1 drivers
v0x127e510f0_0 .net "myinputValid", 0 0, v0x127e52960_0;  alias, 1 drivers
v0x127e51190_0 .var "myinputd", 30 0;
v0x127e51240_0 .net "out", 30 0, v0x127e4fe40_0;  alias, 1 drivers
v0x127e51300_0 .var "outvalid", 0 0;
v0x127e51390_0 .var "r_addr", 3 0;
v0x127e51420_0 .net "ren", 0 0, L_0x127e53810;  1 drivers
v0x127e514b0_0 .net "rst", 0 0, v0x127e52db0_0;  alias, 1 drivers
v0x127e51540_0 .var "sigValid", 0 0;
v0x127e515d0_0 .var "sum", 61 0;
v0x127e50b60_0 .var "w_addr", 2 0;
v0x127e51860_0 .var "w_in", 30 0;
v0x127e518f0_0 .net "w_out", 30 0, v0x127e4f6c0_0;  1 drivers
v0x127e51980_0 .net "weightValid", 0 0, v0x127e52fa0_0;  alias, 1 drivers
v0x127e51a10_0 .net "weightValue", 31 0, v0x127e52ed0_0;  alias, 1 drivers
v0x127e51ab0_0 .var "weight_valid", 0 0;
v0x127e51b50_0 .var "wen", 0 0;
L_0x127e530e0 .concat [ 62 1 0 0], v0x127e50d10_0, L_0x118078010;
L_0x127e531e0 .concat [ 62 1 0 0], v0x127e515d0_0, L_0x118078058;
L_0x127e53320 .arith/sum 63, L_0x127e530e0, L_0x127e531e0;
L_0x127e53460 .concat [ 62 1 0 0], v0x127e506e0_0, L_0x1180780a0;
L_0x127e53580 .concat [ 62 1 0 0], v0x127e515d0_0, L_0x1180780e8;
L_0x127e536d0 .arith/sum 63, L_0x127e53460, L_0x127e53580;
S_0x127e07f60 .scope module, "WM" "Weight_Memory" 4 162, 5 4 0, S_0x127e07df0;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "wen";
    .port_info 2 /INPUT 1 "ren";
    .port_info 3 /INPUT 3 "wadd";
    .port_info 4 /INPUT 4 "radd";
    .port_info 5 /INPUT 31 "win";
    .port_info 6 /OUTPUT 31 "wout";
P_0x127e0aeb0 .param/l "addressWidth" 0 5 4, +C4<00000000000000000000000000000011>;
P_0x127e0aef0 .param/l "dataWidth" 0 5 4, +C4<00000000000000000000000000011111>;
P_0x127e0af30 .param/l "layerNo" 0 5 4, +C4<00000000000000000000000000000001>;
P_0x127e0af70 .param/l "neuronNo" 0 5 4, +C4<00000000000000000000000000000000>;
P_0x127e0afb0 .param/l "numWeight" 0 5 4, +C4<00000000000000000000000000000101>;
P_0x127e0aff0 .param/str "weightFile" 0 5 4, "w_1_0.mif";
v0x127e3b230_0 .net "clk", 0 0, v0x127e527c0_0;  alias, 1 drivers
v0x127e4f300 .array "mem", 0 4, 30 0;
v0x127e4f3a0_0 .net "radd", 3 0, v0x127e51390_0;  1 drivers
v0x127e4f430_0 .net "ren", 0 0, L_0x127e53810;  alias, 1 drivers
v0x127e4f4c0_0 .net "wadd", 2 0, v0x127e50b60_0;  1 drivers
v0x127e4f570_0 .net "wen", 0 0, v0x127e51b50_0;  1 drivers
v0x127e4f610_0 .net "win", 30 0, v0x127e51860_0;  1 drivers
v0x127e4f6c0_0 .var "wout", 30 0;
E_0x127e39ae0 .event posedge, v0x127e3b230_0;
S_0x127e4f820 .scope generate, "siginst" "siginst" 4 183, 4 183 0, S_0x127e07df0;
 .timescale -9 -12;
S_0x127e4f9e0 .scope module, "s1" "Regression" 4 185, 6 1 0, S_0x127e4f820;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 62 "x";
    .port_info 2 /OUTPUT 31 "out";
P_0x127e4fba0 .param/l "dataWidth" 0 6 1, +C4<00000000000000000000000000011111>;
P_0x127e4fbe0 .param/l "weightIntWidth" 0 6 1, +C4<00000000000000000000000000000100>;
v0x127e4fd90_0 .net "clk", 0 0, v0x127e527c0_0;  alias, 1 drivers
v0x127e4fe40_0 .var "out", 30 0;
v0x127e4fed0_0 .net "x", 61 0, v0x127e515d0_0;  1 drivers
    .scope S_0x127e4f9e0;
T_0 ;
    %wait E_0x127e39ae0;
    %load/vec4 v0x127e4fed0_0;
    %parti/s 5, 57, 7;
    %or/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_0.0, 8;
    %pushi/vec4 1073741823, 0, 31;
    %assign/vec4 v0x127e4fe40_0, 0;
    %jmp T_0.1;
T_0.0 ;
    %load/vec4 v0x127e4fed0_0;
    %parti/s 31, 27, 6;
    %assign/vec4 v0x127e4fe40_0, 0;
T_0.1 ;
    %jmp T_0;
    .thread T_0;
    .scope S_0x127e07f60;
T_1 ;
    %vpi_call 5 19 "$readmemb", P_0x127e0aff0, v0x127e4f300 {0 0 0};
    %end;
    .thread T_1;
    .scope S_0x127e07f60;
T_2 ;
    %wait E_0x127e39ae0;
    %load/vec4 v0x127e4f430_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_2.0, 8;
    %ix/getv 4, v0x127e4f3a0_0;
    %load/vec4a v0x127e4f300, 4;
    %assign/vec4 v0x127e4f6c0_0, 0;
T_2.0 ;
    %jmp T_2;
    .thread T_2;
    .scope S_0x127e07df0;
T_3 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x127e50640_0, 0, 1;
    %end;
    .thread T_3;
    .scope S_0x127e07df0;
T_4 ;
    %wait E_0x127e39ae0;
    %load/vec4 v0x127e514b0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_4.0, 8;
    %pushi/vec4 7, 0, 3;
    %assign/vec4 v0x127e50b60_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x127e51b50_0, 0;
    %jmp T_4.1;
T_4.0 ;
    %load/vec4 v0x127e51980_0;
    %load/vec4 v0x127e50ad0_0;
    %pushi/vec4 1, 0, 32;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
    %load/vec4 v0x127e50c60_0;
    %pushi/vec4 0, 0, 32;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_4.2, 8;
    %load/vec4 v0x127e51a10_0;
    %pad/u 31;
    %assign/vec4 v0x127e51860_0, 0;
    %load/vec4 v0x127e50b60_0;
    %addi 1, 0, 3;
    %assign/vec4 v0x127e50b60_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x127e51b50_0, 0;
    %jmp T_4.3;
T_4.2 ;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x127e51b50_0, 0;
T_4.3 ;
T_4.1 ;
    %jmp T_4;
    .thread T_4;
    .scope S_0x127e07df0;
T_5 ;
    %vpi_call 4 75 "$readmemb", P_0x127e0d440, v0x127e50790 {0 0 0};
    %end;
    .thread T_5;
    .scope S_0x127e07df0;
T_6 ;
    %wait E_0x127e39ae0;
    %load/vec4 v0x127e50640_0;
    %pad/u 3;
    %ix/vec4 4;
    %load/vec4a v0x127e50790, 4;
    %parti/s 31, 0, 2;
    %concati/vec4 0, 0, 31;
    %assign/vec4 v0x127e506e0_0, 0;
    %jmp T_6;
    .thread T_6;
    .scope S_0x127e07df0;
T_7 ;
    %wait E_0x127e39ae0;
    %load/vec4 v0x127e514b0_0;
    %load/vec4 v0x127e51300_0;
    %or;
    %flag_set/vec4 8;
    %jmp/0xz  T_7.0, 8;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v0x127e51390_0, 0;
    %jmp T_7.1;
T_7.0 ;
    %load/vec4 v0x127e510f0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_7.2, 8;
    %load/vec4 v0x127e51390_0;
    %addi 1, 0, 4;
    %assign/vec4 v0x127e51390_0, 0;
T_7.2 ;
T_7.1 ;
    %jmp T_7;
    .thread T_7;
    .scope S_0x127e07df0;
T_8 ;
    %wait E_0x127e39ae0;
    %load/vec4 v0x127e51190_0;
    %pad/s 62;
    %load/vec4 v0x127e518f0_0;
    %pad/s 62;
    %mul;
    %assign/vec4 v0x127e50d10_0, 0;
    %jmp T_8;
    .thread T_8;
    .scope S_0x127e07df0;
T_9 ;
    %wait E_0x127e39ae0;
    %load/vec4 v0x127e514b0_0;
    %load/vec4 v0x127e51300_0;
    %or;
    %flag_set/vec4 8;
    %jmp/0xz  T_9.0, 8;
    %pushi/vec4 0, 0, 62;
    %assign/vec4 v0x127e515d0_0, 0;
    %jmp T_9.1;
T_9.0 ;
    %load/vec4 v0x127e51390_0;
    %pad/u 32;
    %pushi/vec4 5, 0, 32;
    %cmp/e;
    %flag_get/vec4 4;
    %load/vec4 v0x127e50f00_0;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_9.2, 8;
    %load/vec4 v0x127e506e0_0;
    %parti/s 1, 61, 7;
    %nor/r;
    %load/vec4 v0x127e515d0_0;
    %parti/s 1, 61, 7;
    %nor/r;
    %and;
    %load/vec4 v0x127e4ff70_0;
    %parti/s 1, 61, 7;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_9.4, 8;
    %pushi/vec4 0, 0, 1;
    %ix/load 4, 61, 0;
    %ix/load 5, 0, 0;
    %flag_set/imm 4, 0;
    %assign/vec4/off/d v0x127e515d0_0, 4, 5;
    %pushi/vec4 4294967295, 0, 32;
    %concati/vec4 536870911, 0, 29;
    %ix/load 4, 0, 0;
    %ix/load 5, 0, 0;
    %flag_set/imm 4, 0;
    %assign/vec4/off/d v0x127e515d0_0, 4, 5;
    %jmp T_9.5;
T_9.4 ;
    %load/vec4 v0x127e506e0_0;
    %parti/s 1, 61, 7;
    %load/vec4 v0x127e515d0_0;
    %parti/s 1, 61, 7;
    %and;
    %load/vec4 v0x127e4ff70_0;
    %parti/s 1, 61, 7;
    %nor/r;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_9.6, 8;
    %pushi/vec4 1, 0, 1;
    %ix/load 4, 61, 0;
    %ix/load 5, 0, 0;
    %flag_set/imm 4, 0;
    %assign/vec4/off/d v0x127e515d0_0, 4, 5;
    %pushi/vec4 0, 0, 61;
    %ix/load 4, 0, 0;
    %ix/load 5, 0, 0;
    %flag_set/imm 4, 0;
    %assign/vec4/off/d v0x127e515d0_0, 4, 5;
    %jmp T_9.7;
T_9.6 ;
    %load/vec4 v0x127e4ff70_0;
    %pad/u 62;
    %assign/vec4 v0x127e515d0_0, 0;
T_9.7 ;
T_9.5 ;
    %jmp T_9.3;
T_9.2 ;
    %load/vec4 v0x127e50fa0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_9.8, 8;
    %load/vec4 v0x127e50d10_0;
    %parti/s 1, 61, 7;
    %nor/r;
    %load/vec4 v0x127e515d0_0;
    %parti/s 1, 61, 7;
    %nor/r;
    %and;
    %load/vec4 v0x127e50a20_0;
    %parti/s 1, 61, 7;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_9.10, 8;
    %pushi/vec4 0, 0, 1;
    %ix/load 4, 61, 0;
    %ix/load 5, 0, 0;
    %flag_set/imm 4, 0;
    %assign/vec4/off/d v0x127e515d0_0, 4, 5;
    %pushi/vec4 4294967295, 0, 32;
    %concati/vec4 536870911, 0, 29;
    %ix/load 4, 0, 0;
    %ix/load 5, 0, 0;
    %flag_set/imm 4, 0;
    %assign/vec4/off/d v0x127e515d0_0, 4, 5;
    %jmp T_9.11;
T_9.10 ;
    %load/vec4 v0x127e50d10_0;
    %parti/s 1, 61, 7;
    %load/vec4 v0x127e515d0_0;
    %parti/s 1, 61, 7;
    %and;
    %load/vec4 v0x127e50a20_0;
    %parti/s 1, 61, 7;
    %nor/r;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_9.12, 8;
    %pushi/vec4 1, 0, 1;
    %ix/load 4, 61, 0;
    %ix/load 5, 0, 0;
    %flag_set/imm 4, 0;
    %assign/vec4/off/d v0x127e515d0_0, 4, 5;
    %pushi/vec4 0, 0, 61;
    %ix/load 4, 0, 0;
    %ix/load 5, 0, 0;
    %flag_set/imm 4, 0;
    %assign/vec4/off/d v0x127e515d0_0, 4, 5;
    %jmp T_9.13;
T_9.12 ;
    %load/vec4 v0x127e50a20_0;
    %pad/u 62;
    %assign/vec4 v0x127e515d0_0, 0;
T_9.13 ;
T_9.11 ;
T_9.8 ;
T_9.3 ;
T_9.1 ;
    %jmp T_9;
    .thread T_9;
    .scope S_0x127e07df0;
T_10 ;
    %wait E_0x127e39ae0;
    %load/vec4 v0x127e51040_0;
    %assign/vec4 v0x127e51190_0, 0;
    %load/vec4 v0x127e510f0_0;
    %assign/vec4 v0x127e51ab0_0, 0;
    %load/vec4 v0x127e51ab0_0;
    %assign/vec4 v0x127e50dc0_0, 0;
    %load/vec4 v0x127e51390_0;
    %pad/u 32;
    %pushi/vec4 5, 0, 32;
    %cmp/e;
    %flag_get/vec4 4;
    %load/vec4 v0x127e50f00_0;
    %and;
    %flag_set/vec4 8;
    %jmp/0 T_10.0, 8;
    %pushi/vec4 1, 0, 1;
    %jmp/1 T_10.1, 8;
T_10.0 ; End of true expr.
    %pushi/vec4 0, 0, 1;
    %jmp/0 T_10.1, 8;
 ; End of false expr.
    %blend;
T_10.1;
    %assign/vec4 v0x127e51540_0, 0;
    %load/vec4 v0x127e51540_0;
    %assign/vec4 v0x127e51300_0, 0;
    %load/vec4 v0x127e50fa0_0;
    %assign/vec4 v0x127e50e60_0, 0;
    %load/vec4 v0x127e50fa0_0;
    %nor/r;
    %load/vec4 v0x127e50e60_0;
    %and;
    %assign/vec4 v0x127e50f00_0, 0;
    %jmp T_10;
    .thread T_10;
    .scope S_0x127e39920;
T_11 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x127e527c0_0, 0, 1;
T_11.0 ;
    %delay 1000, 0;
    %load/vec4 v0x127e527c0_0;
    %inv;
    %store/vec4 v0x127e527c0_0, 0, 1;
    %jmp T_11.0;
    %end;
    .thread T_11;
    .scope S_0x127e39920;
T_12 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x127e52db0_0, 0, 1;
    %delay 10000, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x127e52db0_0, 0, 1;
    %end;
    .thread T_12;
    .scope S_0x127e39920;
T_13 ;
    %vpi_call 2 35 "$monitor", "time=%3d, in_valid=%b, wvalid=%b \012", $time, v0x127e52960_0, v0x127e52fa0_0 {0 0 0};
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x127e52960_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x127e52fa0_0, 0, 1;
    %delay 20000, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x127e52960_0, 0, 1;
    %delay 20000, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x127e52fa0_0, 0, 1;
    %end;
    .thread T_13;
    .scope S_0x127e39920;
T_14 ;
    %vpi_func 2 63 "$fopen" 32, "test_regression/output_files/waves.csv" {0 0 0};
    %store/vec4 v0x127e52e40_0, 0, 32;
T_14.0 ;
    %delay 1000, 0;
    %vpi_call 2 64 "$fwrite", v0x127e52e40_0, "%d,%d,%d,%d\012", v0x127e527c0_0, v0x127e52db0_0, v0x127e52960_0, v0x127e52fa0_0 {0 0 0};
    %jmp T_14.0;
    %end;
    .thread T_14;
    .scope S_0x127e39920;
T_15 ;
    %vpi_call 2 69 "$dumpfile", "test_regression/output_files/dump.vcd" {0 0 0};
    %vpi_call 2 70 "$dumpvars", 32'sb00000000000000000000000000000001 {0 0 0};
    %delay 240000, 0;
    %vpi_call 2 71 "$finish" {0 0 0};
    %end;
    .thread T_15;
# The file index is used to find the file name in the following table.
:file_names 7;
    "N/A";
    "<interactive>";
    "test_regression/test.v";
    "./test_regression/Layer_1.v";
    "./test_regression/neuron.v";
    "./test_regression/Weight_Memory.v";
    "./test_regression/regression.v";
