
                           Design Compiler Graphical 
                                 DC Ultra (TM)
                                  DFTMAX (TM)
                              Power Compiler (TM)
                                 DesignWare (R)
                                 DC Expert (TM)
                               Design Vision (TM)
                               HDL Compiler (TM)
                               VHDL Compiler (TM)
                                  DFT Compiler
                               Design Compiler(R)

               Version U-2022.12-SP7 for linux64 - Oct 10, 2023 

                    Copyright (c) 1988 - 2023 Synopsys, Inc.
   This software and the associated documentation are proprietary to Synopsys,
 Inc. This software may only be used in accordance with the terms and conditions
 of a written license agreement with Synopsys, Inc. All other use, reproduction,
   or distribution of this software is strictly prohibited.  Licensed Products
     communicate with Synopsys servers for the purpose of providing software
    updates, detecting software piracy and verifying that customers are using
    Licensed Products in conformity with the applicable License Key for such
  Licensed Products. Synopsys will use information gathered in connection with
    this process to deliver software updates and pursue software pirates and
                                   infringers.

 Inclusivity & Diversity - Visit SolvNetPlus to read the "Synopsys Statement on
            Inclusivity and Diversity" (Refer to article 000036315 at
                        https://solvnetplus.synopsys.com)
Initializing...
Current time:       Sun Apr 14 16:43:09 2024
Hostname:           cobalt.clear.rice.edu
CPU Model:          Intel(R) Xeon(R) CPU E5-2640 v4 @ 2.40GHz
CPU Details:        Cores = 40 : Sockets = 2 : Cache Size = 25600 KB : Freq = 3.40 GHz
OS:                 Linux 4.18.0-513.9.1.el8_9.x86_64
RAM:                125 GB (Free  42 GB)
Swap:                19 GB (Free   2 GB)
Work Filesystem:    /storage-home/a/afl5 mounted to clearstor.clear.rice.edu:/clear-home/afl5
Tmp Filesystem:     /tmp mounted to /dev/mapper/vg0-tmp
Work Disk:          5038 GB (Free 1514 GB)
Tmp Disk:             5 GB (Free   5 GB)

CPU Load: 3%, Ram Free: 42 GB, Swap Free: 2 GB, Work Disk Free: 1514 GB, Tmp Disk Free: 5 GB
#/**************************************************/
#/* Compile Script for Synopsys                    */
#/*                                                */
#/* dc_shell-t -f compile_dc.tcl                   */
#/*                                                */
#/* OSU FreePDK 45nm                               */
#/* Modified for OSU ami05 - Rice U. 2018          */
#/*                                                */
#/**************************************************/
#/* User Input Data Section: List files, module, clock, frequency below. */
#/* Edit this part only of the file.                                     */
#/* Add all verilog files, separated by spaces after keyword "list"      */
set my_verilog_files [list dp.v rng.v main_FSM.v top_module.v]
dp.v rng.v main_FSM.v top_module.v
#/* Top-level Module Name update                            */
set my_toplevel top_module
top_module
#/* The name of the clock pin. If no clock-pin     */
#/* exists, pick anything                          */
set my_clock_pin clka
clka
#/* Target frequency in MHz for optimization       */
set my_clk_freq_MHz 20
20
#/* Delay of input signals (Clock-to-Q, Package etc.)  */
set my_input_delay_ns 1
1
#/* Reserved time for output signals (Holdtime etc.)   */
set my_output_delay_ns 1
1
#/********************************************************************/
#/* No modifications needed below. Do not edit or remove.            */
#/*                                                                  */
#/* Paths updated for Rice U. on clear version 2 cluster 2018.       */
#/********************************************************************/
#/* Start of Synopsys library cells location data.               */
set OSUcells "/clear/apps/osu/soc/synopsys/lib/ami05"
/clear/apps/osu/soc/synopsys/lib/ami05
set search_path [concat  $search_path $OSUcells]
. /clear/apps/synopsys-2023/syn/latest/libraries/syn /clear/apps/synopsys-2023/syn/latest/dw/syn_ver /clear/apps/synopsys-2023/syn/latest/dw/sim_ver /clear/apps/osu/soc/synopsys/lib/ami05
set alib_library_analysis_path $OSUcells
/clear/apps/osu/soc/synopsys/lib/ami05
set link_library [set target_library [concat  [list osu05_stdcells.db] [list dw_foundation.sldb]]]
osu05_stdcells.db dw_foundation.sldb
set target_library "osu05_stdcells.db"
osu05_stdcells.db
#/* End of Synopsys library cells location data.                  */
define_design_lib WORK -path ./WORK
1
set verilogout_show_unconnected_pins "true"
true
analyze -f verilog $my_verilog_files
Running PRESTO HDLC
Compiling source file ./dp.v
Compiling source file ./rng.v
Compiling source file ./main_FSM.v
Warning:  ./main_FSM.v:26: Port state is implicitly typed  (VER-987)
Compiling source file ./top_module.v
Warning:  ./top_module.v:40: Port out_mines is implicitly typed  (VER-987)
Warning:  ./top_module.v:41: Port out_temp_data_in is implicitly typed  (VER-987)
Presto compilation completed successfully.
Loading db file '/clear/apps/osu/soc/synopsys/lib/ami05/osu05_stdcells.db'
Loading db file '/clear/apps/synopsys-2023/syn/latest/libraries/syn/dw_foundation.sldb'
1
elaborate $my_toplevel
Loading db file '/clear/apps/synopsys-2023/syn/latest/libraries/syn/gtech.db'
Loading db file '/clear/apps/synopsys-2023/syn/latest/libraries/syn/standard.sldb'
  Loading link library 'osu05_stdcells'
  Loading link library 'gtech'
Running PRESTO HDLC
Presto compilation completed successfully. (top_module)
Elaborated 1 design.
Current design is now 'top_module'.
Information: Building the design 'main_FSM'. (HDL-193)

Statistics for case statements in always block at line 33 in file
	'./main_FSM.v'
===============================================
|           Line           |  full/ parallel  |
===============================================
|            44            |    auto/auto     |
===============================================

Statistics for case statements in always block at line 116 in file
	'./main_FSM.v'
===============================================
|           Line           |  full/ parallel  |
===============================================
|           118            |    auto/auto     |
===============================================

Inferred memory devices in process
	in routine main_FSM line 107 in file
		'./main_FSM.v'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|   next_state_reg    | Flip-flop |   4   |  Y  | N  | N  | N  | N  | N  | N  |
===============================================================================

Inferred memory devices in process
	in routine main_FSM line 116 in file
		'./main_FSM.v'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|      start_reg      | Flip-flop |   1   |  N  | N  | N  | N  | N  | N  | N  |
|      load_reg       | Flip-flop |   1   |  N  | N  | N  | N  | N  | N  | N  |
|     decode_reg      | Flip-flop |   1   |  N  | N  | N  | N  | N  | N  | N  |
|       alu_reg       | Flip-flop |   1   |  N  | N  | N  | N  | N  | N  | N  |
|     display_reg     | Flip-flop |   1   |  N  | N  | N  | N  | N  | N  | N  |
|      state_reg      | Flip-flop |   4   |  Y  | N  | N  | N  | N  | N  | N  |
===============================================================================
Presto compilation completed successfully. (main_FSM)
Information: Building the design 'dp'. (HDL-193)

Statistics for case statements in always block at line 36 in file
	'./dp.v'
===============================================
|           Line           |  full/ parallel  |
===============================================
|            61            |      no/no       |
===============================================

Inferred memory devices in process
	in routine dp line 36 in file
		'./dp.v'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|  temp_data_in_reg   | Flip-flop |   5   |  Y  | N  | N  | N  | N  | N  | N  |
|  temp_decoded_reg   | Flip-flop |  25   |  Y  | N  | N  | N  | N  | N  | N  |
|  temp_cleared_reg   | Flip-flop |  25   |  Y  | N  | N  | N  | N  | N  | N  |
|    gameover_reg     | Flip-flop |   1   |  N  | N  | N  | N  | N  | N  | N  |
|       win_reg       | Flip-flop |   1   |  N  | N  | N  | N  | N  | N  | N  |
|  global_score_reg   | Flip-flop |   8   |  Y  | N  | N  | N  | N  | N  | N  |
|    n_nearby_reg     | Flip-flop |   2   |  Y  | N  | N  | N  | N  | N  | N  |
===============================================================================

Inferred memory devices in process
	in routine dp line 122 in file
		'./dp.v'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|  display_done_reg   | Flip-flop |   1   |  N  | N  | N  | N  | N  | N  | N  |
|    alu_done_reg     | Flip-flop |   1   |  N  | N  | N  | N  | N  | N  | N  |
===============================================================================
Presto compilation completed successfully. (dp)
Information: Building the design 'rng'. (HDL-193)

Inferred memory devices in process
	in routine rng line 38 in file
		'./rng.v'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|  temp_mine_cnt_reg  | Flip-flop |   3   |  Y  | N  | N  | N  | N  | N  | N  |
|      mines_reg      | Flip-flop |  25   |  Y  | N  | N  | N  | N  | N  | N  |
|   temp_index_reg    | Flip-flop |   5   |  Y  | N  | N  | N  | N  | N  | N  |
===============================================================================

Inferred memory devices in process
	in routine rng line 55 in file
		'./rng.v'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|    temp_gen_reg     | Flip-flop |   1   |  N  | N  | N  | N  | N  | N  | N  |
|   place_done_reg    | Flip-flop |   1   |  N  | N  | N  | N  | N  | N  | N  |
===============================================================================
Presto compilation completed successfully. (rng)
1
current_design $my_toplevel
Current design is 'top_module'.
{top_module}
link

  Linking design 'top_module'
  Using the following designs and libraries:
  --------------------------------------------------------------------------
  osu05_stdcells (library)    /clear/apps/osu/soc/synopsys/lib/ami05/osu05_stdcells.db
  dw_foundation.sldb (library) /clear/apps/synopsys-2023/syn/latest/libraries/syn/dw_foundation.sldb

1
uniquify
1
set my_period [expr 1000 / $my_clk_freq_MHz]
50
set find_clock [ find port [list $my_clock_pin] ]
Warning: Can't find port 'clka' in design 'top_module'. (UID-95)
if {  $find_clock != [list] } {
   set clk_name $my_clock_pin
   create_clock -period $my_period $clk_name
} else {
   set clk_name vclk
   create_clock -period $my_period -name $clk_name
}
Warning: Creating virtual clock named 'vclk' with no sources. (UID-348)
1
set_driving_cell  -lib_cell INVX1  [all_inputs]
Warning: Design rule attributes from the driving cell will be set on the port 'in_clka'. (UID-401)
Warning: Design rule attributes from the driving cell will be set on the port 'in_clkb'. (UID-401)
Warning: Design rule attributes from the driving cell will be set on the port 'in_restart'. (UID-401)
Warning: Design rule attributes from the driving cell will be set on the port 'in_mult[2]'. (UID-401)
Warning: Design rule attributes from the driving cell will be set on the port 'in_mult[1]'. (UID-401)
Warning: Design rule attributes from the driving cell will be set on the port 'in_mult[0]'. (UID-401)
Warning: Design rule attributes from the driving cell will be set on the port 'in_incr[2]'. (UID-401)
Warning: Design rule attributes from the driving cell will be set on the port 'in_incr[1]'. (UID-401)
Warning: Design rule attributes from the driving cell will be set on the port 'in_incr[0]'. (UID-401)
Warning: Design rule attributes from the driving cell will be set on the port 'in_n_mines[2]'. (UID-401)
Warning: Design rule attributes from the driving cell will be set on the port 'in_n_mines[1]'. (UID-401)
Warning: Design rule attributes from the driving cell will be set on the port 'in_n_mines[0]'. (UID-401)
Warning: Design rule attributes from the driving cell will be set on the port 'in_place'. (UID-401)
Warning: Design rule attributes from the driving cell will be set on the port 'in_data_in'. (UID-401)
Warning: Design rule attributes from the driving cell will be set on the port 'in_data[4]'. (UID-401)
Warning: Design rule attributes from the driving cell will be set on the port 'in_data[3]'. (UID-401)
Warning: Design rule attributes from the driving cell will be set on the port 'in_data[2]'. (UID-401)
Warning: Design rule attributes from the driving cell will be set on the port 'in_data[1]'. (UID-401)
Warning: Design rule attributes from the driving cell will be set on the port 'in_data[0]'. (UID-401)
1
set_input_delay $my_input_delay_ns -clock $clk_name [remove_from_collection [all_inputs] $my_clock_pin]
Warning: Nothing implicitly matched 'clka' (SEL-003)
1
set_output_delay $my_output_delay_ns -clock $clk_name [all_outputs]
1
compile -ungroup_all -map_effort medium
CPU Load: 3%, Ram Free: 42 GB, Swap Free: 2 GB, Work Disk Free: 1514 GB, Tmp Disk Free: 5 GB
Information: Checking out the license 'DesignWare'. (SEC-104)
Information: Evaluating DesignWare library utilization. (UISN-27)

============================================================================
| DesignWare Building Block Library  |         Version         | Available |
============================================================================
| Basic DW Building Blocks           | U-2022.12-DWBB_202212.5 |     *     |
| Licensed DW Building Blocks        | U-2022.12-DWBB_202212.5 |     *     |
============================================================================

====================================================================================================
| Flow Information                                                                                 |
----------------------------------------------------------------------------------------------------
| Flow         | Design Compiler                                                                   |
====================================================================================================
| Design Information                                      | Value                                  |
====================================================================================================
| Number of Scenarios                                     | 0                                      |
| Leaf Cell Count                                         | 2402                                   |
| Number of User Hierarchies                              | 3                                      |
| Sequential Cell Count                                   | 117                                    |
| Macro Count                                             | 0                                      |
| Number of Power Domains                                 | 0                                      |
| Number of Path Groups                                   | 2                                      |
| Number of VT Class                                      | 0                                      |
| Number of Clocks                                        | 1                                      |
| Number of Dont Touch Cells                              | 594                                    |
| Number of Dont Touch Nets                               | 0                                      |
| Number of Size Only Cells                               | 0                                      |
| Design with UPF Data                                    | false                                  |
====================================================================================================

Information: There are 27 potential problems in your design. Please run 'check_design' for more information. (LINT-99)



  Beginning Pass 1 Mapping
  ------------------------
  Processing 'rng'
Information: Ungrouping hierarchy dp_cluster_0. (OPT-772)
Information: Added key list 'DesignWare' to design 'rng'. (DDB-72)
  Processing 'dp'
Information: Ungrouping hierarchy dp_cluster_0. (OPT-772)
Information: Ungrouping hierarchy dp_cluster_1. (OPT-772)
Information: Ungrouping hierarchy dp_cluster_2. (OPT-772)
Information: Ungrouping hierarchy U7. (OPT-772)
Information: Ungrouping hierarchy U6. (OPT-772)
Information: Ungrouping hierarchy U5. (OPT-772)
Information: Ungrouping hierarchy U4. (OPT-772)
Information: Added key list 'DesignWare' to design 'dp'. (DDB-72)
  Processing 'main_FSM'
  Processing 'top_module'

  Updating timing information
Information: Updating design information... (UID-85)
Information: Ungrouping hierarchy main. (OPT-772)
Information: Ungrouping hierarchy dp_ALU. (OPT-772)
Warning: Design 'top_module' inherited license information from design 'dp'. (DDB-74)
Information: Added key list 'DesignWare' to design 'top_module'. (DDB-72)
Information: Ungrouping hierarchy dp_RNG. (OPT-772)

  Beginning Implementation Selection
  ----------------------------------
  Allocating blocks in 'DW_div_uns_a_width9_b_width5'
  Allocating blocks in 'DW_div_a_width9_b_width5_tc_mode0_rem_mode1'
  Processing 'DW_div_uns_a_width9_b_width5_DW_div_uns_0'
  Mapping 'DW01_add'
  Mapping 'DW01_add'
  Mapping 'DW01_add'
  Mapping 'DW01_add'
  Mapping 'DW01_add'
  Mapping 'DW01_add'
  Mapping 'DW01_add'
  Mapping 'DW01_add'
  Mapping 'DW_mult_uns'
  Processing 'DW01_add_width9_DW01_add_8'
  Processing 'DW01_sub_width5_DW01_sub_0'
  Processing 'DW01_sub_width5_DW01_sub_1'
  Processing 'DW01_sub_width5_DW01_sub_2'
  Processing 'DW01_dec_width5_DW01_dec_0'
  Mapping 'DW_cmp'
  Mapping 'DW_leftsh'
  Processing 'DW01_inc_width8_DW01_inc_1'
Information: Command 'do_operand_isolation' is obsolete and is being ignored.  Please refer to the replacement command 'set power_enable_datapath_gating true' instead. (INFO-118)

  Beginning Mapping Optimizations  (Medium effort)
  -------------------------------
Information: Command 'do_operand_isolation' is obsolete and is being ignored.  Please refer to the replacement command 'set power_enable_datapath_gating true' instead. (INFO-118)

                                  TOTAL                                      
   ELAPSED            WORST NEG   SETUP    DESIGN                            
    TIME      AREA      SLACK     COST    RULE COST         ENDPOINT         
  --------- --------- --------- --------- --------- -------------------------
    0:00:03  388008.0      0.00       0.0      17.9                          
    0:00:03  388008.0      0.00       0.0      17.9                          
    0:00:03  388008.0      0.00       0.0      17.9                          
    0:00:03  388008.0      0.00       0.0      17.9                          
    0:00:03  388008.0      0.00       0.0      17.9                          
    0:00:03  378648.0      0.00       0.0      17.9                          
    0:00:03  378648.0      0.00       0.0      17.9                          
    0:00:03  378648.0      0.00       0.0      17.9                          
    0:00:03  378648.0      0.00       0.0      17.9                          
    0:00:03  378648.0      0.00       0.0      17.9                          
    0:00:03  378648.0      0.00       0.0      17.9                          
    0:00:03  378648.0      0.00       0.0      17.9                          
    0:00:03  378648.0      0.00       0.0      17.9                          



  Beginning Delay Optimization Phase
  ----------------------------------

                                  TOTAL                                      
   ELAPSED            WORST NEG   SETUP    DESIGN                            
    TIME      AREA      SLACK     COST    RULE COST         ENDPOINT         
  --------- --------- --------- --------- --------- -------------------------
    0:00:03  378648.0      0.00       0.0      17.9                          
    0:00:03  378648.0      0.00       0.0      17.9                          
    0:00:03  378648.0      0.00       0.0      17.9                          


  Beginning Design Rule Fixing  (max_capacitance)
  ----------------------------

                                  TOTAL                                      
   ELAPSED            WORST NEG   SETUP    DESIGN                            
    TIME      AREA      SLACK     COST    RULE COST         ENDPOINT         
  --------- --------- --------- --------- --------- -------------------------
    0:00:03  378648.0      0.00       0.0      17.9                          
    0:00:03  378936.0      0.00       0.0       0.0                          


  Beginning Area-Recovery Phase  (cleanup)
  -----------------------------

                                  TOTAL                                      
   ELAPSED            WORST NEG   SETUP    DESIGN                            
    TIME      AREA      SLACK     COST    RULE COST         ENDPOINT         
  --------- --------- --------- --------- --------- -------------------------
    0:00:03  378936.0      0.00       0.0       0.0                          
    0:00:03  378936.0      0.00       0.0       0.0                          
    0:00:03  375552.0      0.00       0.0       0.0                          
    0:00:03  373896.0      0.00       0.0       0.0                          
    0:00:03  373536.0      0.00       0.0       0.0                          
    0:00:03  372888.0      0.00       0.0       0.0                          
    0:00:03  372888.0      0.00       0.0       0.0                          
    0:00:03  372888.0      0.00       0.0       0.0                          
    0:00:03  372888.0      0.00       0.0       0.0                          
    0:00:03  372888.0      0.00       0.0       0.0                          
    0:00:03  372888.0      0.00       0.0       0.0                          
    0:00:03  372888.0      0.00       0.0       0.0                          
    0:00:03  372888.0      0.00       0.0       0.0                          
    0:00:03  372888.0      0.00       0.0       0.0                          
    0:00:03  372888.0      0.00       0.0       0.0                          
Loading db file '/clear/apps/osu/soc/synopsys/lib/ami05/osu05_stdcells.db'


Note: Symbol # after min delay cost means estimated hold TNS across all active scenarios 


  Optimization Complete
  ---------------------
CPU Load: 3%, Ram Free: 42 GB, Swap Free: 2 GB, Work Disk Free: 1514 GB, Tmp Disk Free: 5 GB
Information: Total number of MV cells in the design.
----------------------------------------------------------------------------------------------------
 MV Cells                                           Total Number                                   
----------------------------------------------------------------------------------------------------
 Level Shifter:                                     0                                             
 Enable Level Shifter:                              0                                             
 Isolation Cell:                                    0                                             
 Retention Cell:                                    0                                             
 Retention Clamp Cell:                              0                                             
 Switch Cell:                                       0                                             
 Always-On Cell:                                    0                                             
 Repeater Cell:                                     0                                             

----------------------------------------------------------------------------------------------------
Unmapped MV Cells 
----------------------------------------------------------------------------------------------------
0 Isolation Cells are unmapped 
0 Retention Clamp Cells are unmapped 
----------------------------------------------------------------------------------------------------
1
compile -incremental_mapping -map_effort medium
CPU Load: 3%, Ram Free: 42 GB, Swap Free: 2 GB, Work Disk Free: 1514 GB, Tmp Disk Free: 5 GB
====================================================================================================
| Flow Information                                                                                 |
----------------------------------------------------------------------------------------------------
| Flow         | Design Compiler                                                                   |
====================================================================================================
| Design Information                                      | Value                                  |
====================================================================================================
| Number of Scenarios                                     | 0                                      |
| Leaf Cell Count                                         | 1136                                   |
| Number of User Hierarchies                              | 0                                      |
| Sequential Cell Count                                   | 117                                    |
| Macro Count                                             | 0                                      |
| Number of Power Domains                                 | 0                                      |
| Number of Path Groups                                   | 2                                      |
| Number of VT Class                                      | 0                                      |
| Number of Clocks                                        | 1                                      |
| Number of Dont Touch Cells                              | 27                                     |
| Number of Dont Touch Nets                               | 0                                      |
| Number of Size Only Cells                               | 0                                      |
| Design with UPF Data                                    | false                                  |
====================================================================================================


  Beginning Pass 1 Mapping  (Incremental)
  ------------------------

  Updating timing information
Information: Updating design information... (UID-85)

  Beginning Mapping Optimizations  (Medium effort)  (Incremental)
  -------------------------------

  Beginning Incremental Implementation Selection
  ----------------------------------------------
Information: Command 'do_operand_isolation' is obsolete and is being ignored.  Please refer to the replacement command 'set power_enable_datapath_gating true' instead. (INFO-118)

  Beginning Delay Optimization Phase
  ----------------------------------

                                  TOTAL                                      
   ELAPSED            WORST NEG   SETUP    DESIGN                            
    TIME      AREA      SLACK     COST    RULE COST         ENDPOINT         
  --------- --------- --------- --------- --------- -------------------------
    0:00:01  372888.0      0.00       0.0       0.0                          
    0:00:01  372888.0      0.00       0.0       0.0                          
    0:00:01  372888.0      0.00       0.0       0.0                          
Loading db file '/clear/apps/osu/soc/synopsys/lib/ami05/osu05_stdcells.db'


Note: Symbol # after min delay cost means estimated hold TNS across all active scenarios 


  Optimization Complete
  ---------------------
CPU Load: 4%, Ram Free: 42 GB, Swap Free: 2 GB, Work Disk Free: 1514 GB, Tmp Disk Free: 5 GB
Information: Total number of MV cells in the design.
----------------------------------------------------------------------------------------------------
 MV Cells                                           Total Number                                   
----------------------------------------------------------------------------------------------------
 Level Shifter:                                     0                                             
 Enable Level Shifter:                              0                                             
 Isolation Cell:                                    0                                             
 Retention Cell:                                    0                                             
 Retention Clamp Cell:                              0                                             
 Switch Cell:                                       0                                             
 Always-On Cell:                                    0                                             
 Repeater Cell:                                     0                                             

----------------------------------------------------------------------------------------------------
Unmapped MV Cells 
----------------------------------------------------------------------------------------------------
0 Isolation Cells are unmapped 
0 Retention Clamp Cells are unmapped 
----------------------------------------------------------------------------------------------------
1
check_design
1
report_constraint -all_violators
Information: Updating design information... (UID-85)
 
****************************************
Report : constraint
        -all_violators
Design : top_module
Version: U-2022.12-SP7
Date   : Sun Apr 14 16:43:15 2024
****************************************

This design has no violated constraints.

1
set filename [format "%s%s"  $my_toplevel ".vh"]
top_module.vh
write -f verilog -output $filename
Writing verilog file '/storage-home/a/afl5/elec-527/ELEC_422_Minesweeper/Synthesis/top_module.vh'.
Warning: Verilog 'assign' or 'tran' statements are written out. (VO-4)
1
set filename [format "%s%s"  $my_toplevel ".sdc"]
top_module.sdc
write_sdc $filename
1
report_cell 
 
****************************************
Report : cell
Design : top_module
Version: U-2022.12-SP7
Date   : Sun Apr 14 16:43:15 2024
****************************************

Attributes:
    b - black box (unknown)
    d - dont_touch
    h - hierarchical
   mo - map_only
    n - noncombinational
    r - removable
    u - contains unmapped logic

Cell                      Reference       Library             Area  Attributes
--------------------------------------------------------------------------------
U1                        AND2X2          osu05_stdcells  288.000000
U2                        AND2X2          osu05_stdcells  288.000000
U3                        AND2X2          osu05_stdcells  288.000000
U4                        AND2X2          osu05_stdcells  288.000000
U5                        AND2X2          osu05_stdcells  288.000000
U6                        AND2X2          osu05_stdcells  288.000000
U7                        AND2X2          osu05_stdcells  288.000000
U8                        AND2X2          osu05_stdcells  288.000000
U9                        AND2X2          osu05_stdcells  288.000000
U10                       XNOR2X1         osu05_stdcells  504.000000
U11                       XOR2X1          osu05_stdcells  504.000000
U12                       XOR2X1          osu05_stdcells  504.000000
U13                       XOR2X1          osu05_stdcells  504.000000
U14                       INVX1           osu05_stdcells  144.000000
U15                       INVX2           osu05_stdcells  144.000000
U16                       BUFX2           osu05_stdcells  216.000000
U17                       BUFX2           osu05_stdcells  216.000000
U18                       BUFX2           osu05_stdcells  216.000000
U19                       BUFX2           osu05_stdcells  216.000000
U20                       INVX2           osu05_stdcells  144.000000
U21                       BUFX2           osu05_stdcells  216.000000
U22                       BUFX2           osu05_stdcells  216.000000
U23                       INVX2           osu05_stdcells  144.000000
U24                       INVX2           osu05_stdcells  144.000000
U25                       INVX2           osu05_stdcells  144.000000
U26                       BUFX2           osu05_stdcells  216.000000
U27                       BUFX2           osu05_stdcells  216.000000
U28                       BUFX2           osu05_stdcells  216.000000
U29                       BUFX2           osu05_stdcells  216.000000
U30                       BUFX2           osu05_stdcells  216.000000
U31                       BUFX2           osu05_stdcells  216.000000
U32                       BUFX2           osu05_stdcells  216.000000
U33                       BUFX2           osu05_stdcells  216.000000
U34                       BUFX2           osu05_stdcells  216.000000
U35                       BUFX2           osu05_stdcells  216.000000
U36                       INVX2           osu05_stdcells  144.000000
U37                       INVX2           osu05_stdcells  144.000000
U38                       INVX2           osu05_stdcells  144.000000
U39                       BUFX2           osu05_stdcells  216.000000
U40                       INVX2           osu05_stdcells  144.000000
U41                       INVX2           osu05_stdcells  144.000000
U42                       INVX2           osu05_stdcells  144.000000
U43                       BUFX2           osu05_stdcells  216.000000
U44                       BUFX2           osu05_stdcells  216.000000
U45                       BUFX2           osu05_stdcells  216.000000
U46                       OR2X1           osu05_stdcells  288.000000
U47                       XNOR2X1         osu05_stdcells  504.000000
U48                       OR2X1           osu05_stdcells  288.000000
U49                       XNOR2X1         osu05_stdcells  504.000000
U50                       OR2X1           osu05_stdcells  288.000000
U51                       XNOR2X1         osu05_stdcells  504.000000
U52                       OR2X1           osu05_stdcells  288.000000
U53                       XNOR2X1         osu05_stdcells  504.000000
U54                       XOR2X1          osu05_stdcells  504.000000
U55                       XOR2X1          osu05_stdcells  504.000000
U56                       XOR2X1          osu05_stdcells  504.000000
U57                       XOR2X1          osu05_stdcells  504.000000
U58                       XOR2X1          osu05_stdcells  504.000000
U59                       XOR2X1          osu05_stdcells  504.000000
U60                       NAND2X1         osu05_stdcells  216.000000
U61                       INVX2           osu05_stdcells  144.000000
U62                       XOR2X1          osu05_stdcells  504.000000
U63                       XOR2X1          osu05_stdcells  504.000000
U64                       INVX2           osu05_stdcells  144.000000
U65                       INVX2           osu05_stdcells  144.000000
U66                       INVX2           osu05_stdcells  144.000000
U67                       INVX2           osu05_stdcells  144.000000
U68                       INVX2           osu05_stdcells  144.000000
U69                       INVX2           osu05_stdcells  144.000000
U70                       INVX2           osu05_stdcells  144.000000
U71                       INVX2           osu05_stdcells  144.000000
U72                       INVX2           osu05_stdcells  144.000000
U73                       INVX2           osu05_stdcells  144.000000
U74                       INVX2           osu05_stdcells  144.000000
U75                       INVX2           osu05_stdcells  144.000000
U76                       INVX2           osu05_stdcells  144.000000
U77                       INVX2           osu05_stdcells  144.000000
U78                       INVX2           osu05_stdcells  144.000000
U79                       INVX2           osu05_stdcells  144.000000
U80                       INVX2           osu05_stdcells  144.000000
U81                       INVX2           osu05_stdcells  144.000000
U82                       INVX2           osu05_stdcells  144.000000
U83                       INVX2           osu05_stdcells  144.000000
U84                       INVX2           osu05_stdcells  144.000000
U85                       INVX2           osu05_stdcells  144.000000
U86                       INVX2           osu05_stdcells  144.000000
U87                       INVX2           osu05_stdcells  144.000000
U88                       INVX2           osu05_stdcells  144.000000
U89                       INVX2           osu05_stdcells  144.000000
U90                       INVX2           osu05_stdcells  144.000000
U91                       INVX2           osu05_stdcells  144.000000
U92                       INVX2           osu05_stdcells  144.000000
U93                       INVX2           osu05_stdcells  144.000000
U94                       INVX2           osu05_stdcells  144.000000
U95                       INVX2           osu05_stdcells  144.000000
U96                       INVX2           osu05_stdcells  144.000000
U97                       INVX2           osu05_stdcells  144.000000
U98                       INVX2           osu05_stdcells  144.000000
U99                       INVX2           osu05_stdcells  144.000000
U100                      INVX2           osu05_stdcells  144.000000
U101                      INVX2           osu05_stdcells  144.000000
U102                      INVX2           osu05_stdcells  144.000000
U103                      INVX2           osu05_stdcells  144.000000
U104                      INVX2           osu05_stdcells  144.000000
U105                      INVX2           osu05_stdcells  144.000000
U106                      INVX2           osu05_stdcells  144.000000
U107                      INVX2           osu05_stdcells  144.000000
U108                      INVX2           osu05_stdcells  144.000000
U109                      INVX2           osu05_stdcells  144.000000
U110                      INVX2           osu05_stdcells  144.000000
U111                      INVX2           osu05_stdcells  144.000000
U112                      INVX2           osu05_stdcells  144.000000
U113                      INVX2           osu05_stdcells  144.000000
U114                      INVX2           osu05_stdcells  144.000000
U115                      INVX2           osu05_stdcells  144.000000
U116                      INVX2           osu05_stdcells  144.000000
U117                      INVX2           osu05_stdcells  144.000000
U118                      INVX2           osu05_stdcells  144.000000
U119                      INVX2           osu05_stdcells  144.000000
U120                      INVX2           osu05_stdcells  144.000000
U121                      INVX2           osu05_stdcells  144.000000
U122                      INVX2           osu05_stdcells  144.000000
U123                      INVX2           osu05_stdcells  144.000000
U124                      INVX2           osu05_stdcells  144.000000
U125                      INVX2           osu05_stdcells  144.000000
U126                      INVX2           osu05_stdcells  144.000000
U127                      INVX2           osu05_stdcells  144.000000
U128                      INVX2           osu05_stdcells  144.000000
U129                      INVX2           osu05_stdcells  144.000000
U130                      INVX2           osu05_stdcells  144.000000
U131                      INVX2           osu05_stdcells  144.000000
U132                      INVX2           osu05_stdcells  144.000000
U133                      INVX2           osu05_stdcells  144.000000
U134                      INVX2           osu05_stdcells  144.000000
U135                      INVX2           osu05_stdcells  144.000000
U136                      INVX2           osu05_stdcells  144.000000
U137                      INVX2           osu05_stdcells  144.000000
U138                      INVX2           osu05_stdcells  144.000000
U139                      INVX2           osu05_stdcells  144.000000
U140                      INVX2           osu05_stdcells  144.000000
U141                      INVX2           osu05_stdcells  144.000000
U142                      INVX2           osu05_stdcells  144.000000
U143                      INVX2           osu05_stdcells  144.000000
U144                      INVX2           osu05_stdcells  144.000000
U145                      INVX2           osu05_stdcells  144.000000
U146                      INVX2           osu05_stdcells  144.000000
U147                      INVX2           osu05_stdcells  144.000000
U148                      INVX2           osu05_stdcells  144.000000
U149                      INVX2           osu05_stdcells  144.000000
U150                      INVX2           osu05_stdcells  144.000000
U151                      INVX2           osu05_stdcells  144.000000
U152                      INVX2           osu05_stdcells  144.000000
U153                      INVX2           osu05_stdcells  144.000000
U154                      INVX2           osu05_stdcells  144.000000
U155                      INVX2           osu05_stdcells  144.000000
U156                      INVX2           osu05_stdcells  144.000000
U157                      INVX2           osu05_stdcells  144.000000
U158                      INVX2           osu05_stdcells  144.000000
U159                      INVX2           osu05_stdcells  144.000000
U160                      INVX2           osu05_stdcells  144.000000
U161                      INVX2           osu05_stdcells  144.000000
U162                      INVX2           osu05_stdcells  144.000000
U163                      INVX2           osu05_stdcells  144.000000
U164                      INVX2           osu05_stdcells  144.000000
U165                      INVX2           osu05_stdcells  144.000000
U166                      INVX2           osu05_stdcells  144.000000
U167                      INVX2           osu05_stdcells  144.000000
U168                      INVX2           osu05_stdcells  144.000000
U169                      INVX2           osu05_stdcells  144.000000
U170                      INVX2           osu05_stdcells  144.000000
U171                      INVX2           osu05_stdcells  144.000000
U172                      INVX2           osu05_stdcells  144.000000
U173                      INVX2           osu05_stdcells  144.000000
U174                      INVX2           osu05_stdcells  144.000000
U175                      INVX2           osu05_stdcells  144.000000
U176                      INVX2           osu05_stdcells  144.000000
U177                      INVX2           osu05_stdcells  144.000000
U178                      INVX2           osu05_stdcells  144.000000
U179                      INVX2           osu05_stdcells  144.000000
U180                      INVX2           osu05_stdcells  144.000000
U181                      INVX2           osu05_stdcells  144.000000
U182                      INVX2           osu05_stdcells  144.000000
U183                      INVX2           osu05_stdcells  144.000000
U184                      INVX2           osu05_stdcells  144.000000
U185                      INVX2           osu05_stdcells  144.000000
U186                      INVX2           osu05_stdcells  144.000000
U187                      INVX2           osu05_stdcells  144.000000
U188                      INVX2           osu05_stdcells  144.000000
U189                      INVX2           osu05_stdcells  144.000000
U190                      INVX2           osu05_stdcells  144.000000
U191                      INVX2           osu05_stdcells  144.000000
U192                      INVX2           osu05_stdcells  144.000000
U193                      INVX2           osu05_stdcells  144.000000
U194                      INVX2           osu05_stdcells  144.000000
U195                      INVX2           osu05_stdcells  144.000000
U196                      INVX2           osu05_stdcells  144.000000
U197                      INVX2           osu05_stdcells  144.000000
U198                      INVX2           osu05_stdcells  144.000000
U199                      INVX2           osu05_stdcells  144.000000
U200                      INVX2           osu05_stdcells  144.000000
U201                      INVX2           osu05_stdcells  144.000000
U202                      INVX2           osu05_stdcells  144.000000
U203                      INVX2           osu05_stdcells  144.000000
U204                      INVX2           osu05_stdcells  144.000000
U205                      INVX2           osu05_stdcells  144.000000
U206                      INVX2           osu05_stdcells  144.000000
U207                      INVX2           osu05_stdcells  144.000000
U208                      INVX2           osu05_stdcells  144.000000
U209                      INVX2           osu05_stdcells  144.000000
U210                      INVX2           osu05_stdcells  144.000000
U211                      INVX2           osu05_stdcells  144.000000
U212                      INVX2           osu05_stdcells  144.000000
U213                      INVX2           osu05_stdcells  144.000000
U214                      INVX2           osu05_stdcells  144.000000
U215                      INVX2           osu05_stdcells  144.000000
U216                      INVX2           osu05_stdcells  144.000000
U217                      INVX2           osu05_stdcells  144.000000
U218                      INVX2           osu05_stdcells  144.000000
U219                      INVX2           osu05_stdcells  144.000000
U220                      INVX2           osu05_stdcells  144.000000
U221                      INVX2           osu05_stdcells  144.000000
U222                      INVX2           osu05_stdcells  144.000000
U223                      INVX2           osu05_stdcells  144.000000
U224                      INVX2           osu05_stdcells  144.000000
U225                      INVX2           osu05_stdcells  144.000000
U226                      INVX2           osu05_stdcells  144.000000
U227                      INVX2           osu05_stdcells  144.000000
U228                      INVX2           osu05_stdcells  144.000000
U229                      INVX2           osu05_stdcells  144.000000
U230                      INVX2           osu05_stdcells  144.000000
U231                      INVX2           osu05_stdcells  144.000000
U232                      INVX2           osu05_stdcells  144.000000
U233                      INVX2           osu05_stdcells  144.000000
U234                      INVX2           osu05_stdcells  144.000000
U235                      INVX2           osu05_stdcells  144.000000
U236                      INVX2           osu05_stdcells  144.000000
U237                      INVX2           osu05_stdcells  144.000000
U238                      INVX2           osu05_stdcells  144.000000
U239                      INVX2           osu05_stdcells  144.000000
U240                      INVX2           osu05_stdcells  144.000000
U241                      INVX2           osu05_stdcells  144.000000
U242                      INVX2           osu05_stdcells  144.000000
U243                      INVX2           osu05_stdcells  144.000000
U244                      INVX2           osu05_stdcells  144.000000
U245                      INVX2           osu05_stdcells  144.000000
U246                      INVX2           osu05_stdcells  144.000000
U247                      INVX2           osu05_stdcells  144.000000
U248                      INVX2           osu05_stdcells  144.000000
U249                      INVX2           osu05_stdcells  144.000000
U250                      INVX2           osu05_stdcells  144.000000
U251                      INVX2           osu05_stdcells  144.000000
U252                      INVX2           osu05_stdcells  144.000000
U253                      INVX2           osu05_stdcells  144.000000
U254                      INVX2           osu05_stdcells  144.000000
U255                      INVX2           osu05_stdcells  144.000000
U256                      INVX2           osu05_stdcells  144.000000
U257                      INVX2           osu05_stdcells  144.000000
U258                      INVX2           osu05_stdcells  144.000000
U259                      INVX2           osu05_stdcells  144.000000
U260                      INVX2           osu05_stdcells  144.000000
U261                      INVX2           osu05_stdcells  144.000000
U262                      INVX2           osu05_stdcells  144.000000
U263                      INVX2           osu05_stdcells  144.000000
U264                      INVX2           osu05_stdcells  144.000000
U265                      INVX2           osu05_stdcells  144.000000
U266                      INVX2           osu05_stdcells  144.000000
U267                      INVX2           osu05_stdcells  144.000000
U268                      INVX2           osu05_stdcells  144.000000
U269                      INVX2           osu05_stdcells  144.000000
U270                      INVX2           osu05_stdcells  144.000000
U271                      INVX2           osu05_stdcells  144.000000
U272                      INVX2           osu05_stdcells  144.000000
U273                      INVX2           osu05_stdcells  144.000000
U274                      INVX2           osu05_stdcells  144.000000
U275                      XOR2X1          osu05_stdcells  504.000000
U276                      NOR2X1          osu05_stdcells  216.000000
U277                      NAND3X1         osu05_stdcells  324.000000
U278                      NOR2X1          osu05_stdcells  216.000000
U279                      NAND3X1         osu05_stdcells  324.000000
U280                      OR2X1           osu05_stdcells  288.000000
U281                      NOR2X1          osu05_stdcells  216.000000
U282                      NAND2X1         osu05_stdcells  216.000000
U283                      NOR2X1          osu05_stdcells  216.000000
U284                      NAND3X1         osu05_stdcells  324.000000
U285                      NOR2X1          osu05_stdcells  216.000000
U286                      NAND2X1         osu05_stdcells  216.000000
U287                      NOR2X1          osu05_stdcells  216.000000
U288                      NOR2X1          osu05_stdcells  216.000000
U289                      NOR2X1          osu05_stdcells  216.000000
U290                      NAND3X1         osu05_stdcells  324.000000
U291                      NOR2X1          osu05_stdcells  216.000000
U292                      NOR2X1          osu05_stdcells  216.000000
U293                      NOR2X1          osu05_stdcells  216.000000
U294                      NOR2X1          osu05_stdcells  216.000000
U295                      NOR2X1          osu05_stdcells  216.000000
U296                      NAND3X1         osu05_stdcells  324.000000
U297                      NOR2X1          osu05_stdcells  216.000000
U298                      NOR2X1          osu05_stdcells  216.000000
U299                      NOR2X1          osu05_stdcells  216.000000
U300                      NOR2X1          osu05_stdcells  216.000000
U301                      NAND2X1         osu05_stdcells  216.000000
U302                      NAND2X1         osu05_stdcells  216.000000
U303                      NOR2X1          osu05_stdcells  216.000000
U304                      NOR2X1          osu05_stdcells  216.000000
U305                      NOR2X1          osu05_stdcells  216.000000
U306                      NAND3X1         osu05_stdcells  324.000000
U307                      NOR2X1          osu05_stdcells  216.000000
U308                      NOR2X1          osu05_stdcells  216.000000
U309                      NOR2X1          osu05_stdcells  216.000000
U310                      NOR2X1          osu05_stdcells  216.000000
U311                      NOR2X1          osu05_stdcells  216.000000
U312                      NOR2X1          osu05_stdcells  216.000000
U313                      OAI21X1         osu05_stdcells  207.000000
U314                      OAI21X1         osu05_stdcells  207.000000
U315                      NOR2X1          osu05_stdcells  216.000000
U316                      AOI21X1         osu05_stdcells  288.000000
U317                      NAND2X1         osu05_stdcells  216.000000
U318                      OAI21X1         osu05_stdcells  207.000000
U319                      XNOR2X1         osu05_stdcells  504.000000
U320                      NOR2X1          osu05_stdcells  216.000000
U321                      NOR2X1          osu05_stdcells  216.000000
                                                                    d
U322                      NOR2X1          osu05_stdcells  216.000000
                                                                    d
U323                      NOR2X1          osu05_stdcells  216.000000
                                                                    d
U324                      NOR2X1          osu05_stdcells  216.000000
                                                                    d
U325                      NOR2X1          osu05_stdcells  216.000000
                                                                    d
U326                      NOR2X1          osu05_stdcells  216.000000
                                                                    d
U327                      NOR2X1          osu05_stdcells  216.000000
                                                                    d
U328                      NOR2X1          osu05_stdcells  216.000000
                                                                    d
U329                      NOR2X1          osu05_stdcells  216.000000
                                                                    d
U330                      NOR2X1          osu05_stdcells  216.000000
                                                                    d
U331                      NOR2X1          osu05_stdcells  216.000000
                                                                    d
U332                      NOR2X1          osu05_stdcells  216.000000
                                                                    d
U333                      NOR2X1          osu05_stdcells  216.000000
                                                                    d
U334                      NOR2X1          osu05_stdcells  216.000000
                                                                    d
U335                      NOR2X1          osu05_stdcells  216.000000
                                                                    d
U336                      XNOR2X1         osu05_stdcells  504.000000
U337                      XOR2X1          osu05_stdcells  504.000000
U338                      XNOR2X1         osu05_stdcells  504.000000
U339                      XNOR2X1         osu05_stdcells  504.000000
U340                      NOR2X1          osu05_stdcells  216.000000
U341                      NAND2X1         osu05_stdcells  216.000000
U342                      NAND2X1         osu05_stdcells  216.000000
U343                      NOR2X1          osu05_stdcells  216.000000
U344                      NAND2X1         osu05_stdcells  216.000000
U345                      XNOR2X1         osu05_stdcells  504.000000
U346                      NOR2X1          osu05_stdcells  216.000000
U347                      XNOR2X1         osu05_stdcells  504.000000
U348                      OR2X1           osu05_stdcells  288.000000
U349                      NAND2X1         osu05_stdcells  216.000000
U350                      XNOR2X1         osu05_stdcells  504.000000
U351                      NOR2X1          osu05_stdcells  216.000000
U352                      XNOR2X1         osu05_stdcells  504.000000
U353                      OR2X1           osu05_stdcells  288.000000
U354                      NAND2X1         osu05_stdcells  216.000000
U355                      XNOR2X1         osu05_stdcells  504.000000
U356                      NOR2X1          osu05_stdcells  216.000000
U357                      XNOR2X1         osu05_stdcells  504.000000
U358                      OR2X1           osu05_stdcells  288.000000
U359                      NAND2X1         osu05_stdcells  216.000000
U360                      XNOR2X1         osu05_stdcells  504.000000
U361                      NOR2X1          osu05_stdcells  216.000000
U362                      XNOR2X1         osu05_stdcells  504.000000
U363                      OR2X1           osu05_stdcells  288.000000
dp_ALU/U3                 AND2X2          osu05_stdcells  288.000000
dp_ALU/U4                 AND2X2          osu05_stdcells  288.000000
dp_ALU/U6                 AND2X2          osu05_stdcells  288.000000
dp_ALU/U152               OAI21X1         osu05_stdcells  207.000000
dp_ALU/U153               OAI21X1         osu05_stdcells  207.000000
dp_ALU/U154               NAND2X1         osu05_stdcells  216.000000
dp_ALU/U155               NAND2X1         osu05_stdcells  216.000000
dp_ALU/U156               NAND3X1         osu05_stdcells  324.000000
dp_ALU/U157               NOR2X1          osu05_stdcells  216.000000
dp_ALU/U158               NAND2X1         osu05_stdcells  216.000000
dp_ALU/U159               OAI21X1         osu05_stdcells  207.000000
dp_ALU/U160               NAND2X1         osu05_stdcells  216.000000
dp_ALU/U161               AOI21X1         osu05_stdcells  288.000000
dp_ALU/U162               AOI22X1         osu05_stdcells  360.000000
dp_ALU/U163               OAI21X1         osu05_stdcells  207.000000
dp_ALU/U164               NAND2X1         osu05_stdcells  216.000000
dp_ALU/U165               NAND3X1         osu05_stdcells  324.000000
dp_ALU/U166               AOI21X1         osu05_stdcells  288.000000
dp_ALU/U167               AOI22X1         osu05_stdcells  360.000000
dp_ALU/U168               NAND3X1         osu05_stdcells  324.000000
dp_ALU/U169               NOR2X1          osu05_stdcells  216.000000
dp_ALU/U170               NAND2X1         osu05_stdcells  216.000000
dp_ALU/U171               NOR2X1          osu05_stdcells  216.000000
dp_ALU/U172               NAND3X1         osu05_stdcells  324.000000
dp_ALU/U173               NOR2X1          osu05_stdcells  216.000000
dp_ALU/U174               NAND3X1         osu05_stdcells  324.000000
dp_ALU/U175               NOR2X1          osu05_stdcells  216.000000
dp_ALU/U176               NAND3X1         osu05_stdcells  324.000000
dp_ALU/U177               NOR2X1          osu05_stdcells  216.000000
dp_ALU/U178               NAND3X1         osu05_stdcells  324.000000
dp_ALU/U179               NOR2X1          osu05_stdcells  216.000000
dp_ALU/U180               NAND3X1         osu05_stdcells  324.000000
dp_ALU/U181               NOR2X1          osu05_stdcells  216.000000
dp_ALU/U182               NAND3X1         osu05_stdcells  324.000000
dp_ALU/U183               NAND3X1         osu05_stdcells  324.000000
dp_ALU/U184               NOR2X1          osu05_stdcells  216.000000
dp_ALU/U185               NAND3X1         osu05_stdcells  324.000000
dp_ALU/U186               NAND3X1         osu05_stdcells  324.000000
dp_ALU/U187               AOI22X1         osu05_stdcells  360.000000
dp_ALU/U188               AOI22X1         osu05_stdcells  360.000000
dp_ALU/U189               AOI22X1         osu05_stdcells  360.000000
dp_ALU/U190               AOI22X1         osu05_stdcells  360.000000
dp_ALU/U191               AOI22X1         osu05_stdcells  360.000000
dp_ALU/U192               AOI22X1         osu05_stdcells  360.000000
dp_ALU/U193               AOI22X1         osu05_stdcells  360.000000
dp_ALU/U194               AOI22X1         osu05_stdcells  360.000000
dp_ALU/U195               NOR2X1          osu05_stdcells  216.000000
dp_ALU/U196               OAI21X1         osu05_stdcells  207.000000
dp_ALU/U197               OAI21X1         osu05_stdcells  207.000000
dp_ALU/U198               NAND2X1         osu05_stdcells  216.000000
dp_ALU/U199               AOI21X1         osu05_stdcells  288.000000
dp_ALU/U200               AOI21X1         osu05_stdcells  288.000000
dp_ALU/U201               NOR2X1          osu05_stdcells  216.000000
dp_ALU/U202               NAND3X1         osu05_stdcells  324.000000
dp_ALU/U203               NOR2X1          osu05_stdcells  216.000000
dp_ALU/U204               NAND3X1         osu05_stdcells  324.000000
dp_ALU/U205               NOR2X1          osu05_stdcells  216.000000
dp_ALU/U206               NAND3X1         osu05_stdcells  324.000000
dp_ALU/U207               NOR2X1          osu05_stdcells  216.000000
dp_ALU/U208               NAND3X1         osu05_stdcells  324.000000
dp_ALU/U209               NOR2X1          osu05_stdcells  216.000000
dp_ALU/U210               NAND3X1         osu05_stdcells  324.000000
dp_ALU/U211               NAND2X1         osu05_stdcells  216.000000
dp_ALU/U212               AOI22X1         osu05_stdcells  360.000000
dp_ALU/U213               AOI22X1         osu05_stdcells  360.000000
dp_ALU/U214               OAI21X1         osu05_stdcells  207.000000
dp_ALU/U215               AOI22X1         osu05_stdcells  360.000000
dp_ALU/U216               OAI21X1         osu05_stdcells  207.000000
dp_ALU/U217               AOI22X1         osu05_stdcells  360.000000
dp_ALU/U218               NAND3X1         osu05_stdcells  324.000000
dp_ALU/U219               NOR2X1          osu05_stdcells  216.000000
dp_ALU/U220               OAI21X1         osu05_stdcells  207.000000
dp_ALU/U221               AOI22X1         osu05_stdcells  360.000000
dp_ALU/U222               OAI21X1         osu05_stdcells  207.000000
dp_ALU/U223               AOI22X1         osu05_stdcells  360.000000
dp_ALU/U224               AOI21X1         osu05_stdcells  288.000000
dp_ALU/U225               OAI22X1         osu05_stdcells  360.000000
dp_ALU/U226               OAI21X1         osu05_stdcells  207.000000
dp_ALU/U227               AOI22X1         osu05_stdcells  360.000000
dp_ALU/U228               NOR2X1          osu05_stdcells  216.000000
dp_ALU/U229               OAI21X1         osu05_stdcells  207.000000
dp_ALU/U230               NAND3X1         osu05_stdcells  324.000000
dp_ALU/U231               OAI21X1         osu05_stdcells  207.000000
dp_ALU/U232               NAND3X1         osu05_stdcells  324.000000
dp_ALU/U233               NAND2X1         osu05_stdcells  216.000000
dp_ALU/U234               NOR2X1          osu05_stdcells  216.000000
dp_ALU/U235               OAI22X1         osu05_stdcells  360.000000
dp_ALU/U236               OAI21X1         osu05_stdcells  207.000000
dp_ALU/U237               AOI22X1         osu05_stdcells  360.000000
dp_ALU/U238               NAND3X1         osu05_stdcells  324.000000
dp_ALU/U239               NOR2X1          osu05_stdcells  216.000000
dp_ALU/U240               OAI21X1         osu05_stdcells  207.000000
dp_ALU/U241               AOI22X1         osu05_stdcells  360.000000
dp_ALU/U242               NAND3X1         osu05_stdcells  324.000000
dp_ALU/U243               AOI22X1         osu05_stdcells  360.000000
dp_ALU/U244               NOR2X1          osu05_stdcells  216.000000
dp_ALU/U245               NAND3X1         osu05_stdcells  324.000000
dp_ALU/U246               NAND3X1         osu05_stdcells  324.000000
dp_ALU/U247               NOR2X1          osu05_stdcells  216.000000
dp_ALU/U248               OAI21X1         osu05_stdcells  207.000000
dp_ALU/U249               NAND3X1         osu05_stdcells  324.000000
dp_ALU/U250               OAI22X1         osu05_stdcells  360.000000
dp_ALU/U251               NOR2X1          osu05_stdcells  216.000000
dp_ALU/U252               OAI22X1         osu05_stdcells  360.000000
dp_ALU/U253               OAI21X1         osu05_stdcells  207.000000
dp_ALU/U254               NAND3X1         osu05_stdcells  324.000000
dp_ALU/U255               NAND2X1         osu05_stdcells  216.000000
dp_ALU/U256               NOR2X1          osu05_stdcells  216.000000
dp_ALU/U257               NAND3X1         osu05_stdcells  324.000000
dp_ALU/U258               AOI21X1         osu05_stdcells  288.000000
dp_ALU/U259               OAI21X1         osu05_stdcells  207.000000
dp_ALU/U260               NAND3X1         osu05_stdcells  324.000000
dp_ALU/U261               NAND2X1         osu05_stdcells  216.000000
dp_ALU/U262               NOR2X1          osu05_stdcells  216.000000
dp_ALU/U263               AOI22X1         osu05_stdcells  360.000000
dp_ALU/U264               NOR2X1          osu05_stdcells  216.000000
dp_ALU/U265               AOI22X1         osu05_stdcells  360.000000
dp_ALU/U266               NAND3X1         osu05_stdcells  324.000000
dp_ALU/U267               NOR2X1          osu05_stdcells  216.000000
dp_ALU/U268               OAI21X1         osu05_stdcells  207.000000
dp_ALU/U269               NAND3X1         osu05_stdcells  324.000000
dp_ALU/U270               OAI21X1         osu05_stdcells  207.000000
dp_ALU/U271               NAND3X1         osu05_stdcells  324.000000
dp_ALU/U272               NAND2X1         osu05_stdcells  216.000000
dp_ALU/U273               AOI22X1         osu05_stdcells  360.000000
dp_ALU/U274               AOI22X1         osu05_stdcells  360.000000
dp_ALU/U275               NOR2X1          osu05_stdcells  216.000000
dp_ALU/U276               NOR2X1          osu05_stdcells  216.000000
dp_ALU/U277               NOR2X1          osu05_stdcells  216.000000
dp_ALU/U278               NAND3X1         osu05_stdcells  324.000000
dp_ALU/U279               AOI21X1         osu05_stdcells  288.000000
dp_ALU/U280               OAI21X1         osu05_stdcells  207.000000
dp_ALU/U281               NAND3X1         osu05_stdcells  324.000000
dp_ALU/U282               NAND2X1         osu05_stdcells  216.000000
dp_ALU/U283               NOR2X1          osu05_stdcells  216.000000
dp_ALU/U284               AOI22X1         osu05_stdcells  360.000000
dp_ALU/U285               NOR2X1          osu05_stdcells  216.000000
dp_ALU/U286               AOI22X1         osu05_stdcells  360.000000
dp_ALU/U287               NAND3X1         osu05_stdcells  324.000000
dp_ALU/U288               AOI21X1         osu05_stdcells  288.000000
dp_ALU/U289               OAI21X1         osu05_stdcells  207.000000
dp_ALU/U290               NAND3X1         osu05_stdcells  324.000000
dp_ALU/U291               NOR2X1          osu05_stdcells  216.000000
dp_ALU/U292               AOI22X1         osu05_stdcells  360.000000
dp_ALU/U293               NOR2X1          osu05_stdcells  216.000000
dp_ALU/U294               AOI22X1         osu05_stdcells  360.000000
dp_ALU/U295               OAI22X1         osu05_stdcells  360.000000
dp_ALU/U296               OAI22X1         osu05_stdcells  360.000000
dp_ALU/U297               OAI22X1         osu05_stdcells  360.000000
dp_ALU/U298               OAI22X1         osu05_stdcells  360.000000
dp_ALU/U299               OAI22X1         osu05_stdcells  360.000000
dp_ALU/U300               OAI22X1         osu05_stdcells  360.000000
dp_ALU/U301               OAI22X1         osu05_stdcells  360.000000
dp_ALU/U302               OAI22X1         osu05_stdcells  360.000000
dp_ALU/U303               OAI22X1         osu05_stdcells  360.000000
dp_ALU/U304               OAI22X1         osu05_stdcells  360.000000
dp_ALU/U305               OAI22X1         osu05_stdcells  360.000000
dp_ALU/U306               OAI22X1         osu05_stdcells  360.000000
dp_ALU/U307               OAI22X1         osu05_stdcells  360.000000
dp_ALU/U308               OAI22X1         osu05_stdcells  360.000000
dp_ALU/U309               OAI22X1         osu05_stdcells  360.000000
dp_ALU/U310               OAI22X1         osu05_stdcells  360.000000
dp_ALU/U311               OAI22X1         osu05_stdcells  360.000000
dp_ALU/U312               OAI22X1         osu05_stdcells  360.000000
dp_ALU/U313               OAI22X1         osu05_stdcells  360.000000
dp_ALU/U314               OAI22X1         osu05_stdcells  360.000000
dp_ALU/U315               OAI22X1         osu05_stdcells  360.000000
dp_ALU/U316               OAI22X1         osu05_stdcells  360.000000
dp_ALU/U317               OAI22X1         osu05_stdcells  360.000000
dp_ALU/U318               OAI22X1         osu05_stdcells  360.000000
dp_ALU/U319               OAI22X1         osu05_stdcells  360.000000
dp_ALU/U320               NOR2X1          osu05_stdcells  216.000000
dp_ALU/U321               NOR2X1          osu05_stdcells  216.000000
dp_ALU/U322               NAND3X1         osu05_stdcells  324.000000
dp_ALU/U323               OAI21X1         osu05_stdcells  207.000000
dp_ALU/U324               NAND2X1         osu05_stdcells  216.000000
dp_ALU/U325               OAI21X1         osu05_stdcells  207.000000
dp_ALU/U326               NAND2X1         osu05_stdcells  216.000000
dp_ALU/U327               OAI21X1         osu05_stdcells  207.000000
dp_ALU/U328               NAND2X1         osu05_stdcells  216.000000
dp_ALU/U329               OAI21X1         osu05_stdcells  207.000000
dp_ALU/U330               NAND2X1         osu05_stdcells  216.000000
dp_ALU/U331               OAI21X1         osu05_stdcells  207.000000
dp_ALU/U332               NAND2X1         osu05_stdcells  216.000000
dp_ALU/U333               OAI21X1         osu05_stdcells  207.000000
dp_ALU/U334               NAND2X1         osu05_stdcells  216.000000
dp_ALU/U335               OAI21X1         osu05_stdcells  207.000000
dp_ALU/U336               NAND2X1         osu05_stdcells  216.000000
dp_ALU/U337               OAI21X1         osu05_stdcells  207.000000
dp_ALU/U338               NAND2X1         osu05_stdcells  216.000000
dp_ALU/U339               OAI21X1         osu05_stdcells  207.000000
dp_ALU/U340               NAND2X1         osu05_stdcells  216.000000
dp_ALU/U341               OAI21X1         osu05_stdcells  207.000000
dp_ALU/U342               NAND2X1         osu05_stdcells  216.000000
dp_ALU/U343               OAI21X1         osu05_stdcells  207.000000
dp_ALU/U344               NAND2X1         osu05_stdcells  216.000000
dp_ALU/U345               OAI21X1         osu05_stdcells  207.000000
dp_ALU/U346               NAND2X1         osu05_stdcells  216.000000
dp_ALU/U347               OAI21X1         osu05_stdcells  207.000000
dp_ALU/U348               NAND2X1         osu05_stdcells  216.000000
dp_ALU/U349               OAI21X1         osu05_stdcells  207.000000
dp_ALU/U350               NAND2X1         osu05_stdcells  216.000000
dp_ALU/U351               OAI21X1         osu05_stdcells  207.000000
dp_ALU/U352               NAND2X1         osu05_stdcells  216.000000
dp_ALU/U353               OAI21X1         osu05_stdcells  207.000000
dp_ALU/U354               NAND2X1         osu05_stdcells  216.000000
dp_ALU/U355               OAI21X1         osu05_stdcells  207.000000
dp_ALU/U356               NAND2X1         osu05_stdcells  216.000000
dp_ALU/U357               OAI21X1         osu05_stdcells  207.000000
dp_ALU/U358               NAND2X1         osu05_stdcells  216.000000
dp_ALU/U359               OAI21X1         osu05_stdcells  207.000000
dp_ALU/U360               NAND2X1         osu05_stdcells  216.000000
dp_ALU/U361               OAI21X1         osu05_stdcells  207.000000
dp_ALU/U362               NAND2X1         osu05_stdcells  216.000000
dp_ALU/U363               OAI21X1         osu05_stdcells  207.000000
dp_ALU/U364               NAND2X1         osu05_stdcells  216.000000
dp_ALU/U365               OAI21X1         osu05_stdcells  207.000000
dp_ALU/U366               NAND2X1         osu05_stdcells  216.000000
dp_ALU/U367               OAI21X1         osu05_stdcells  207.000000
dp_ALU/U368               NAND2X1         osu05_stdcells  216.000000
dp_ALU/U369               OAI21X1         osu05_stdcells  207.000000
dp_ALU/U370               NAND2X1         osu05_stdcells  216.000000
dp_ALU/U371               OAI21X1         osu05_stdcells  207.000000
dp_ALU/U372               NAND2X1         osu05_stdcells  216.000000
dp_ALU/U373               NOR2X1          osu05_stdcells  216.000000
dp_ALU/U374               NAND2X1         osu05_stdcells  216.000000
dp_ALU/U375               NAND2X1         osu05_stdcells  216.000000
dp_ALU/U376               NOR3X1          osu05_stdcells  576.000000
dp_ALU/U377               OAI21X1         osu05_stdcells  207.000000
dp_ALU/U378               NAND2X1         osu05_stdcells  216.000000
dp_ALU/U379               OAI21X1         osu05_stdcells  207.000000
dp_ALU/U380               NAND2X1         osu05_stdcells  216.000000
dp_ALU/U381               OAI21X1         osu05_stdcells  207.000000
dp_ALU/U382               NAND2X1         osu05_stdcells  216.000000
dp_ALU/U383               OAI21X1         osu05_stdcells  207.000000
dp_ALU/U384               NAND2X1         osu05_stdcells  216.000000
dp_ALU/U385               OAI21X1         osu05_stdcells  207.000000
dp_ALU/U386               NAND2X1         osu05_stdcells  216.000000
dp_ALU/U387               NAND2X1         osu05_stdcells  216.000000
dp_ALU/U388               NAND3X1         osu05_stdcells  324.000000
dp_ALU/U389               XNOR2X1         osu05_stdcells  504.000000
dp_ALU/U390               AOI22X1         osu05_stdcells  360.000000
dp_ALU/U391               OAI22X1         osu05_stdcells  360.000000
dp_ALU/U392               XNOR2X1         osu05_stdcells  504.000000
dp_ALU/U393               XOR2X1          osu05_stdcells  504.000000
dp_ALU/U394               XOR2X1          osu05_stdcells  504.000000
dp_ALU/U395               XOR2X1          osu05_stdcells  504.000000
dp_ALU/U396               XOR2X1          osu05_stdcells  504.000000
dp_ALU/U397               OAI22X1         osu05_stdcells  360.000000
dp_ALU/U398               OAI22X1         osu05_stdcells  360.000000
dp_ALU/U399               XOR2X1          osu05_stdcells  504.000000
dp_ALU/U400               XOR2X1          osu05_stdcells  504.000000
dp_ALU/U401               XOR2X1          osu05_stdcells  504.000000
dp_ALU/U402               XOR2X1          osu05_stdcells  504.000000
dp_ALU/U403               XOR2X1          osu05_stdcells  504.000000
dp_ALU/U404               XNOR2X1         osu05_stdcells  504.000000
dp_ALU/U405               AOI22X1         osu05_stdcells  360.000000
dp_ALU/U406               OAI22X1         osu05_stdcells  360.000000
dp_ALU/U407               XNOR2X1         osu05_stdcells  504.000000
dp_ALU/U408               OAI22X1         osu05_stdcells  360.000000
dp_ALU/U409               NAND2X1         osu05_stdcells  216.000000
dp_ALU/U410               XOR2X1          osu05_stdcells  504.000000
dp_ALU/U411               XOR2X1          osu05_stdcells  504.000000
dp_ALU/U412               XOR2X1          osu05_stdcells  504.000000
dp_ALU/U413               XNOR2X1         osu05_stdcells  504.000000
dp_ALU/U414               XOR2X1          osu05_stdcells  504.000000
dp_ALU/U415               XOR2X1          osu05_stdcells  504.000000
dp_ALU/U416               XOR2X1          osu05_stdcells  504.000000
dp_ALU/U417               OAI22X1         osu05_stdcells  360.000000
dp_ALU/U418               AOI22X1         osu05_stdcells  360.000000
dp_ALU/U419               OAI21X1         osu05_stdcells  207.000000
dp_ALU/U420               AOI22X1         osu05_stdcells  360.000000
dp_ALU/U421               OAI22X1         osu05_stdcells  360.000000
dp_ALU/U422               OAI22X1         osu05_stdcells  360.000000
dp_ALU/U423               AOI22X1         osu05_stdcells  360.000000
dp_ALU/U424               OAI22X1         osu05_stdcells  360.000000
dp_ALU/U425               AOI22X1         osu05_stdcells  360.000000
dp_ALU/U426               AOI21X1         osu05_stdcells  288.000000
dp_ALU/U427               OAI22X1         osu05_stdcells  360.000000
dp_ALU/U428               OAI21X1         osu05_stdcells  207.000000
dp_ALU/U429               OAI21X1         osu05_stdcells  207.000000
dp_ALU/U430               OAI22X1         osu05_stdcells  360.000000
dp_ALU/U431               NOR2X1          osu05_stdcells  216.000000
dp_ALU/U432               OAI21X1         osu05_stdcells  207.000000
dp_ALU/U433               OAI21X1         osu05_stdcells  207.000000
dp_ALU/U434               OAI22X1         osu05_stdcells  360.000000
dp_ALU/U435               AOI22X1         osu05_stdcells  360.000000
dp_ALU/U436               NAND2X1         osu05_stdcells  216.000000
dp_ALU/U437               NOR2X1          osu05_stdcells  216.000000
dp_ALU/U438               NAND2X1         osu05_stdcells  216.000000
dp_ALU/U439               AOI22X1         osu05_stdcells  360.000000
dp_ALU/U440               OAI21X1         osu05_stdcells  207.000000
dp_ALU/U441               OAI21X1         osu05_stdcells  207.000000
dp_ALU/U442               AOI21X1         osu05_stdcells  288.000000
dp_ALU/U443               AOI21X1         osu05_stdcells  288.000000
dp_ALU/U444               AOI22X1         osu05_stdcells  360.000000
dp_ALU/U445               AOI22X1         osu05_stdcells  360.000000
dp_ALU/U446               NAND2X1         osu05_stdcells  216.000000
dp_ALU/U447               AOI22X1         osu05_stdcells  360.000000
dp_ALU/U448               AOI22X1         osu05_stdcells  360.000000
dp_ALU/U449               NOR2X1          osu05_stdcells  216.000000
dp_ALU/U450               NAND2X1         osu05_stdcells  216.000000
dp_ALU/U451               AOI22X1         osu05_stdcells  360.000000
dp_ALU/U452               AOI22X1         osu05_stdcells  360.000000
dp_ALU/U453               AOI22X1         osu05_stdcells  360.000000
dp_ALU/U454               OAI21X1         osu05_stdcells  207.000000
dp_ALU/U455               AOI22X1         osu05_stdcells  360.000000
dp_ALU/U456               NOR2X1          osu05_stdcells  216.000000
dp_ALU/U457               OAI21X1         osu05_stdcells  207.000000
dp_ALU/U458               AOI22X1         osu05_stdcells  360.000000
dp_ALU/U459               NOR2X1          osu05_stdcells  216.000000
dp_ALU/U460               AOI22X1         osu05_stdcells  360.000000
dp_ALU/U461               OAI21X1         osu05_stdcells  207.000000
dp_ALU/U462               AOI22X1         osu05_stdcells  360.000000
dp_ALU/U463               NOR2X1          osu05_stdcells  216.000000
dp_ALU/U464               OAI21X1         osu05_stdcells  207.000000
dp_ALU/U465               AOI22X1         osu05_stdcells  360.000000
dp_ALU/U466               NAND2X1         osu05_stdcells  216.000000
dp_ALU/U467               NAND2X1         osu05_stdcells  216.000000
dp_ALU/U468               NAND2X1         osu05_stdcells  216.000000
dp_ALU/U469               NOR2X1          osu05_stdcells  216.000000
dp_ALU/U470               OAI21X1         osu05_stdcells  207.000000
dp_ALU/U471               OAI21X1         osu05_stdcells  207.000000
dp_ALU/U472               AOI21X1         osu05_stdcells  288.000000
dp_ALU/U473               OAI21X1         osu05_stdcells  207.000000
dp_ALU/U474               OAI22X1         osu05_stdcells  360.000000
dp_ALU/U475               OAI22X1         osu05_stdcells  360.000000
dp_ALU/U476               OAI21X1         osu05_stdcells  207.000000
dp_ALU/U477               OAI22X1         osu05_stdcells  360.000000
dp_ALU/U478               OAI22X1         osu05_stdcells  360.000000
dp_ALU/U479               AOI21X1         osu05_stdcells  288.000000
dp_ALU/U480               OAI21X1         osu05_stdcells  207.000000
dp_ALU/U481               OAI22X1         osu05_stdcells  360.000000
dp_ALU/U482               OAI22X1         osu05_stdcells  360.000000
dp_ALU/U483               OAI21X1         osu05_stdcells  207.000000
dp_ALU/U484               OAI22X1         osu05_stdcells  360.000000
dp_ALU/U485               OAI22X1         osu05_stdcells  360.000000
dp_ALU/U486               AOI22X1         osu05_stdcells  360.000000
dp_ALU/U487               NAND2X1         osu05_stdcells  216.000000
dp_ALU/U488               OAI21X1         osu05_stdcells  207.000000
dp_ALU/U489               OAI22X1         osu05_stdcells  360.000000
dp_ALU/U490               OAI22X1         osu05_stdcells  360.000000
dp_ALU/U491               OAI21X1         osu05_stdcells  207.000000
dp_ALU/U492               OAI22X1         osu05_stdcells  360.000000
dp_ALU/U493               NAND2X1         osu05_stdcells  216.000000
dp_ALU/U494               NAND2X1         osu05_stdcells  216.000000
dp_ALU/U495               OAI22X1         osu05_stdcells  360.000000
dp_ALU/U496               NAND2X1         osu05_stdcells  216.000000
dp_ALU/U497               NAND2X1         osu05_stdcells  216.000000
dp_ALU/U498               OAI21X1         osu05_stdcells  207.000000
dp_ALU/U499               OAI21X1         osu05_stdcells  207.000000
dp_ALU/U500               AOI21X1         osu05_stdcells  288.000000
dp_ALU/U501               OAI21X1         osu05_stdcells  207.000000
dp_ALU/U502               OAI22X1         osu05_stdcells  360.000000
dp_ALU/U503               OAI22X1         osu05_stdcells  360.000000
dp_ALU/U504               OAI21X1         osu05_stdcells  207.000000
dp_ALU/U505               OAI22X1         osu05_stdcells  360.000000
dp_ALU/U506               OAI22X1         osu05_stdcells  360.000000
dp_ALU/U507               AOI21X1         osu05_stdcells  288.000000
dp_ALU/U508               OAI21X1         osu05_stdcells  207.000000
dp_ALU/U509               OAI22X1         osu05_stdcells  360.000000
dp_ALU/U510               OAI22X1         osu05_stdcells  360.000000
dp_ALU/U511               OAI21X1         osu05_stdcells  207.000000
dp_ALU/U512               OAI22X1         osu05_stdcells  360.000000
dp_ALU/U513               OAI22X1         osu05_stdcells  360.000000
dp_ALU/U514               AOI22X1         osu05_stdcells  360.000000
dp_ALU/U515               NAND2X1         osu05_stdcells  216.000000
dp_ALU/U516               OAI21X1         osu05_stdcells  207.000000
dp_ALU/U517               OAI22X1         osu05_stdcells  360.000000
dp_ALU/U518               OAI22X1         osu05_stdcells  360.000000
dp_ALU/U519               OAI21X1         osu05_stdcells  207.000000
dp_ALU/U520               OAI22X1         osu05_stdcells  360.000000
dp_ALU/U521               NAND2X1         osu05_stdcells  216.000000
dp_ALU/U522               NAND2X1         osu05_stdcells  216.000000
dp_ALU/U523               OAI22X1         osu05_stdcells  360.000000
dp_ALU/U524               NAND2X1         osu05_stdcells  216.000000
dp_ALU/U525               NAND2X1         osu05_stdcells  216.000000
dp_ALU/U526               OAI21X1         osu05_stdcells  207.000000
dp_ALU/U527               OAI21X1         osu05_stdcells  207.000000
dp_ALU/U528               AOI21X1         osu05_stdcells  288.000000
dp_ALU/U529               OAI21X1         osu05_stdcells  207.000000
dp_ALU/U530               OAI22X1         osu05_stdcells  360.000000
dp_ALU/U531               OAI22X1         osu05_stdcells  360.000000
dp_ALU/U532               OAI21X1         osu05_stdcells  207.000000
dp_ALU/U533               OAI22X1         osu05_stdcells  360.000000
dp_ALU/U534               OAI22X1         osu05_stdcells  360.000000
dp_ALU/U535               AOI21X1         osu05_stdcells  288.000000
dp_ALU/U536               OAI21X1         osu05_stdcells  207.000000
dp_ALU/U537               OAI22X1         osu05_stdcells  360.000000
dp_ALU/U538               OAI22X1         osu05_stdcells  360.000000
dp_ALU/U539               OAI21X1         osu05_stdcells  207.000000
dp_ALU/U540               OAI22X1         osu05_stdcells  360.000000
dp_ALU/U541               OAI22X1         osu05_stdcells  360.000000
dp_ALU/U542               AOI22X1         osu05_stdcells  360.000000
dp_ALU/U543               NAND2X1         osu05_stdcells  216.000000
dp_ALU/U544               OAI21X1         osu05_stdcells  207.000000
dp_ALU/U545               OAI22X1         osu05_stdcells  360.000000
dp_ALU/U546               OAI22X1         osu05_stdcells  360.000000
dp_ALU/U547               OAI21X1         osu05_stdcells  207.000000
dp_ALU/U548               OAI22X1         osu05_stdcells  360.000000
dp_ALU/U549               NAND2X1         osu05_stdcells  216.000000
dp_ALU/U550               NAND2X1         osu05_stdcells  216.000000
dp_ALU/U551               OAI22X1         osu05_stdcells  360.000000
dp_ALU/U552               NAND2X1         osu05_stdcells  216.000000
dp_ALU/U553               NAND2X1         osu05_stdcells  216.000000
dp_ALU/U554               OAI21X1         osu05_stdcells  207.000000
dp_ALU/U555               OAI21X1         osu05_stdcells  207.000000
dp_ALU/U556               AOI21X1         osu05_stdcells  288.000000
dp_ALU/U557               OAI21X1         osu05_stdcells  207.000000
dp_ALU/U558               OAI22X1         osu05_stdcells  360.000000
dp_ALU/U559               OAI22X1         osu05_stdcells  360.000000
dp_ALU/U560               OAI21X1         osu05_stdcells  207.000000
dp_ALU/U561               OAI22X1         osu05_stdcells  360.000000
dp_ALU/U562               OAI22X1         osu05_stdcells  360.000000
dp_ALU/U563               AOI21X1         osu05_stdcells  288.000000
dp_ALU/U564               OAI21X1         osu05_stdcells  207.000000
dp_ALU/U565               OAI22X1         osu05_stdcells  360.000000
dp_ALU/U566               OAI22X1         osu05_stdcells  360.000000
dp_ALU/U567               OAI21X1         osu05_stdcells  207.000000
dp_ALU/U568               OAI22X1         osu05_stdcells  360.000000
dp_ALU/U569               OAI22X1         osu05_stdcells  360.000000
dp_ALU/U570               AOI22X1         osu05_stdcells  360.000000
dp_ALU/U571               NAND2X1         osu05_stdcells  216.000000
dp_ALU/U572               OAI21X1         osu05_stdcells  207.000000
dp_ALU/U573               OAI22X1         osu05_stdcells  360.000000
dp_ALU/U574               OAI22X1         osu05_stdcells  360.000000
dp_ALU/U575               OAI21X1         osu05_stdcells  207.000000
dp_ALU/U576               OAI22X1         osu05_stdcells  360.000000
dp_ALU/U577               NAND2X1         osu05_stdcells  216.000000
dp_ALU/U578               NAND2X1         osu05_stdcells  216.000000
dp_ALU/U579               OAI22X1         osu05_stdcells  360.000000
dp_ALU/U580               NAND2X1         osu05_stdcells  216.000000
dp_ALU/U581               NAND2X1         osu05_stdcells  216.000000
dp_ALU/add_113/U1_1_1     HAX1            osu05_stdcells  720.000000
                                                                    mo, r
dp_ALU/add_113/U1_1_2     HAX1            osu05_stdcells  720.000000
                                                                    mo, r
dp_ALU/add_113/U1_1_3     HAX1            osu05_stdcells  720.000000
                                                                    mo, r
dp_ALU/add_113/U1_1_4     HAX1            osu05_stdcells  720.000000
                                                                    mo, r
dp_ALU/add_113/U1_1_5     HAX1            osu05_stdcells  720.000000
                                                                    mo, r
dp_ALU/add_113/U1_1_6     HAX1            osu05_stdcells  720.000000
                                                                    mo, r
dp_ALU/alu_done_reg       DFFNEGX1        osu05_stdcells  864.000000
                                                                    n
dp_ALU/display_done_reg   DFFNEGX1        osu05_stdcells  864.000000
                                                                    n
dp_ALU/gameover_reg       DFFNEGX1        osu05_stdcells  864.000000
                                                                    n
dp_ALU/global_score_reg[0]
                          DFFNEGX1        osu05_stdcells  864.000000
                                                                    n
dp_ALU/global_score_reg[1]
                          DFFNEGX1        osu05_stdcells  864.000000
                                                                    n
dp_ALU/global_score_reg[2]
                          DFFNEGX1        osu05_stdcells  864.000000
                                                                    n
dp_ALU/global_score_reg[3]
                          DFFNEGX1        osu05_stdcells  864.000000
                                                                    n
dp_ALU/global_score_reg[4]
                          DFFNEGX1        osu05_stdcells  864.000000
                                                                    n
dp_ALU/global_score_reg[5]
                          DFFNEGX1        osu05_stdcells  864.000000
                                                                    n
dp_ALU/global_score_reg[6]
                          DFFNEGX1        osu05_stdcells  864.000000
                                                                    n
dp_ALU/global_score_reg[7]
                          DFFNEGX1        osu05_stdcells  864.000000
                                                                    n
dp_ALU/n_nearby_reg[0]    DFFNEGX1        osu05_stdcells  864.000000
                                                                    n
dp_ALU/n_nearby_reg[1]    DFFNEGX1        osu05_stdcells  864.000000
                                                                    n
dp_ALU/temp_cleared_reg[0]
                          DFFNEGX1        osu05_stdcells  864.000000
                                                                    n
dp_ALU/temp_cleared_reg[1]
                          DFFNEGX1        osu05_stdcells  864.000000
                                                                    n
dp_ALU/temp_cleared_reg[2]
                          DFFNEGX1        osu05_stdcells  864.000000
                                                                    n
dp_ALU/temp_cleared_reg[3]
                          DFFNEGX1        osu05_stdcells  864.000000
                                                                    n
dp_ALU/temp_cleared_reg[4]
                          DFFNEGX1        osu05_stdcells  864.000000
                                                                    n
dp_ALU/temp_cleared_reg[5]
                          DFFNEGX1        osu05_stdcells  864.000000
                                                                    n
dp_ALU/temp_cleared_reg[6]
                          DFFNEGX1        osu05_stdcells  864.000000
                                                                    n
dp_ALU/temp_cleared_reg[7]
                          DFFNEGX1        osu05_stdcells  864.000000
                                                                    n
dp_ALU/temp_cleared_reg[8]
                          DFFNEGX1        osu05_stdcells  864.000000
                                                                    n
dp_ALU/temp_cleared_reg[9]
                          DFFNEGX1        osu05_stdcells  864.000000
                                                                    n
dp_ALU/temp_cleared_reg[10]
                          DFFNEGX1        osu05_stdcells  864.000000
                                                                    n
dp_ALU/temp_cleared_reg[11]
                          DFFNEGX1        osu05_stdcells  864.000000
                                                                    n
dp_ALU/temp_cleared_reg[12]
                          DFFNEGX1        osu05_stdcells  864.000000
                                                                    n
dp_ALU/temp_cleared_reg[13]
                          DFFNEGX1        osu05_stdcells  864.000000
                                                                    n
dp_ALU/temp_cleared_reg[14]
                          DFFNEGX1        osu05_stdcells  864.000000
                                                                    n
dp_ALU/temp_cleared_reg[15]
                          DFFNEGX1        osu05_stdcells  864.000000
                                                                    n
dp_ALU/temp_cleared_reg[16]
                          DFFNEGX1        osu05_stdcells  864.000000
                                                                    n
dp_ALU/temp_cleared_reg[17]
                          DFFNEGX1        osu05_stdcells  864.000000
                                                                    n
dp_ALU/temp_cleared_reg[18]
                          DFFNEGX1        osu05_stdcells  864.000000
                                                                    n
dp_ALU/temp_cleared_reg[19]
                          DFFNEGX1        osu05_stdcells  864.000000
                                                                    n
dp_ALU/temp_cleared_reg[20]
                          DFFNEGX1        osu05_stdcells  864.000000
                                                                    n
dp_ALU/temp_cleared_reg[21]
                          DFFNEGX1        osu05_stdcells  864.000000
                                                                    n
dp_ALU/temp_cleared_reg[22]
                          DFFNEGX1        osu05_stdcells  864.000000
                                                                    n
dp_ALU/temp_cleared_reg[23]
                          DFFNEGX1        osu05_stdcells  864.000000
                                                                    n
dp_ALU/temp_cleared_reg[24]
                          DFFNEGX1        osu05_stdcells  864.000000
                                                                    n
dp_ALU/temp_data_in_reg[0]
                          DFFNEGX1        osu05_stdcells  864.000000
                                                                    n
dp_ALU/temp_data_in_reg[1]
                          DFFNEGX1        osu05_stdcells  864.000000
                                                                    n
dp_ALU/temp_data_in_reg[2]
                          DFFNEGX1        osu05_stdcells  864.000000
                                                                    n
dp_ALU/temp_data_in_reg[3]
                          DFFNEGX1        osu05_stdcells  864.000000
                                                                    n
dp_ALU/temp_data_in_reg[4]
                          DFFNEGX1        osu05_stdcells  864.000000
                                                                    n
dp_ALU/temp_decoded_reg[0]
                          DFFNEGX1        osu05_stdcells  864.000000
                                                                    n
dp_ALU/temp_decoded_reg[1]
                          DFFNEGX1        osu05_stdcells  864.000000
                                                                    n
dp_ALU/temp_decoded_reg[2]
                          DFFNEGX1        osu05_stdcells  864.000000
                                                                    n
dp_ALU/temp_decoded_reg[3]
                          DFFNEGX1        osu05_stdcells  864.000000
                                                                    n
dp_ALU/temp_decoded_reg[4]
                          DFFNEGX1        osu05_stdcells  864.000000
                                                                    n
dp_ALU/temp_decoded_reg[5]
                          DFFNEGX1        osu05_stdcells  864.000000
                                                                    n
dp_ALU/temp_decoded_reg[6]
                          DFFNEGX1        osu05_stdcells  864.000000
                                                                    n
dp_ALU/temp_decoded_reg[7]
                          DFFNEGX1        osu05_stdcells  864.000000
                                                                    n
dp_ALU/temp_decoded_reg[8]
                          DFFNEGX1        osu05_stdcells  864.000000
                                                                    n
dp_ALU/temp_decoded_reg[9]
                          DFFNEGX1        osu05_stdcells  864.000000
                                                                    n
dp_ALU/temp_decoded_reg[10]
                          DFFNEGX1        osu05_stdcells  864.000000
                                                                    n
dp_ALU/temp_decoded_reg[11]
                          DFFNEGX1        osu05_stdcells  864.000000
                                                                    n
dp_ALU/temp_decoded_reg[12]
                          DFFNEGX1        osu05_stdcells  864.000000
                                                                    n
dp_ALU/temp_decoded_reg[13]
                          DFFNEGX1        osu05_stdcells  864.000000
                                                                    n
dp_ALU/temp_decoded_reg[14]
                          DFFNEGX1        osu05_stdcells  864.000000
                                                                    n
dp_ALU/temp_decoded_reg[15]
                          DFFNEGX1        osu05_stdcells  864.000000
                                                                    n
dp_ALU/temp_decoded_reg[16]
                          DFFNEGX1        osu05_stdcells  864.000000
                                                                    n
dp_ALU/temp_decoded_reg[17]
                          DFFNEGX1        osu05_stdcells  864.000000
                                                                    n
dp_ALU/temp_decoded_reg[18]
                          DFFNEGX1        osu05_stdcells  864.000000
                                                                    n
dp_ALU/temp_decoded_reg[19]
                          DFFNEGX1        osu05_stdcells  864.000000
                                                                    n
dp_ALU/temp_decoded_reg[20]
                          DFFNEGX1        osu05_stdcells  864.000000
                                                                    n
dp_ALU/temp_decoded_reg[21]
                          DFFNEGX1        osu05_stdcells  864.000000
                                                                    n
dp_ALU/temp_decoded_reg[22]
                          DFFNEGX1        osu05_stdcells  864.000000
                                                                    n
dp_ALU/temp_decoded_reg[23]
                          DFFNEGX1        osu05_stdcells  864.000000
                                                                    n
dp_ALU/temp_decoded_reg[24]
                          DFFNEGX1        osu05_stdcells  864.000000
                                                                    n
dp_ALU/win_reg            DFFNEGX1        osu05_stdcells  864.000000
                                                                    n
dp_RNG/U47                NAND2X1         osu05_stdcells  216.000000
dp_RNG/U48                NAND3X1         osu05_stdcells  324.000000
dp_RNG/U49                OAI21X1         osu05_stdcells  207.000000
dp_RNG/U50                NAND2X1         osu05_stdcells  216.000000
dp_RNG/U51                OAI21X1         osu05_stdcells  207.000000
dp_RNG/U52                OR2X1           osu05_stdcells  288.000000
dp_RNG/U53                OAI21X1         osu05_stdcells  207.000000
dp_RNG/U54                NAND2X1         osu05_stdcells  216.000000
dp_RNG/U55                OAI21X1         osu05_stdcells  207.000000
dp_RNG/U56                OAI21X1         osu05_stdcells  207.000000
dp_RNG/U57                NAND2X1         osu05_stdcells  216.000000
dp_RNG/U58                OAI21X1         osu05_stdcells  207.000000
dp_RNG/U59                OAI21X1         osu05_stdcells  207.000000
dp_RNG/U60                NAND2X1         osu05_stdcells  216.000000
dp_RNG/U61                OAI21X1         osu05_stdcells  207.000000
dp_RNG/U62                OAI21X1         osu05_stdcells  207.000000
dp_RNG/U63                NAND2X1         osu05_stdcells  216.000000
dp_RNG/U64                OAI21X1         osu05_stdcells  207.000000
dp_RNG/U65                OAI21X1         osu05_stdcells  207.000000
dp_RNG/U66                NAND2X1         osu05_stdcells  216.000000
dp_RNG/U67                OAI21X1         osu05_stdcells  207.000000
dp_RNG/U68                NAND2X1         osu05_stdcells  216.000000
dp_RNG/U69                OAI21X1         osu05_stdcells  207.000000
dp_RNG/U70                NAND2X1         osu05_stdcells  216.000000
dp_RNG/U71                OAI21X1         osu05_stdcells  207.000000
dp_RNG/U72                NAND2X1         osu05_stdcells  216.000000
dp_RNG/U73                OAI21X1         osu05_stdcells  207.000000
dp_RNG/U74                NAND2X1         osu05_stdcells  216.000000
dp_RNG/U75                OAI21X1         osu05_stdcells  207.000000
dp_RNG/U76                OAI21X1         osu05_stdcells  207.000000
dp_RNG/U77                NAND2X1         osu05_stdcells  216.000000
dp_RNG/U78                OAI21X1         osu05_stdcells  207.000000
dp_RNG/U79                NOR2X1          osu05_stdcells  216.000000
dp_RNG/U80                OAI21X1         osu05_stdcells  207.000000
dp_RNG/U81                NAND2X1         osu05_stdcells  216.000000
dp_RNG/U82                OAI21X1         osu05_stdcells  207.000000
dp_RNG/U83                OAI21X1         osu05_stdcells  207.000000
dp_RNG/U84                NAND2X1         osu05_stdcells  216.000000
dp_RNG/U85                OAI21X1         osu05_stdcells  207.000000
dp_RNG/U86                OAI21X1         osu05_stdcells  207.000000
dp_RNG/U87                NAND2X1         osu05_stdcells  216.000000
dp_RNG/U88                OAI21X1         osu05_stdcells  207.000000
dp_RNG/U89                OAI21X1         osu05_stdcells  207.000000
dp_RNG/U90                NAND2X1         osu05_stdcells  216.000000
dp_RNG/U91                OAI21X1         osu05_stdcells  207.000000
dp_RNG/U92                OAI21X1         osu05_stdcells  207.000000
dp_RNG/U93                NAND2X1         osu05_stdcells  216.000000
dp_RNG/U94                OAI21X1         osu05_stdcells  207.000000
dp_RNG/U95                NAND2X1         osu05_stdcells  216.000000
dp_RNG/U96                OAI21X1         osu05_stdcells  207.000000
dp_RNG/U97                NAND2X1         osu05_stdcells  216.000000
dp_RNG/U98                OAI21X1         osu05_stdcells  207.000000
dp_RNG/U99                NAND2X1         osu05_stdcells  216.000000
dp_RNG/U100               OAI21X1         osu05_stdcells  207.000000
dp_RNG/U101               NAND2X1         osu05_stdcells  216.000000
dp_RNG/U102               OAI21X1         osu05_stdcells  207.000000
dp_RNG/U103               OAI21X1         osu05_stdcells  207.000000
dp_RNG/U104               NAND2X1         osu05_stdcells  216.000000
dp_RNG/U105               OAI21X1         osu05_stdcells  207.000000
dp_RNG/U106               NOR2X1          osu05_stdcells  216.000000
dp_RNG/U107               OAI21X1         osu05_stdcells  207.000000
dp_RNG/U108               NAND2X1         osu05_stdcells  216.000000
dp_RNG/U109               OAI21X1         osu05_stdcells  207.000000
dp_RNG/U110               OAI21X1         osu05_stdcells  207.000000
dp_RNG/U111               NAND2X1         osu05_stdcells  216.000000
dp_RNG/U112               OAI21X1         osu05_stdcells  207.000000
dp_RNG/U113               NAND2X1         osu05_stdcells  216.000000
dp_RNG/U114               OAI21X1         osu05_stdcells  207.000000
dp_RNG/U115               NAND2X1         osu05_stdcells  216.000000
dp_RNG/U116               OAI21X1         osu05_stdcells  207.000000
dp_RNG/U117               OAI21X1         osu05_stdcells  207.000000
dp_RNG/U118               NAND2X1         osu05_stdcells  216.000000
dp_RNG/U119               OAI21X1         osu05_stdcells  207.000000
dp_RNG/U120               NAND2X1         osu05_stdcells  216.000000
dp_RNG/U121               OAI21X1         osu05_stdcells  207.000000
dp_RNG/U122               NAND2X1         osu05_stdcells  216.000000
dp_RNG/U123               OAI21X1         osu05_stdcells  207.000000
dp_RNG/U124               NAND2X1         osu05_stdcells  216.000000
dp_RNG/U125               OAI21X1         osu05_stdcells  207.000000
dp_RNG/U126               NAND2X1         osu05_stdcells  216.000000
dp_RNG/U127               OAI21X1         osu05_stdcells  207.000000
dp_RNG/U128               NAND2X1         osu05_stdcells  216.000000
dp_RNG/U129               NAND3X1         osu05_stdcells  324.000000
dp_RNG/U130               OAI21X1         osu05_stdcells  207.000000
dp_RNG/U131               NAND2X1         osu05_stdcells  216.000000
dp_RNG/U132               OAI21X1         osu05_stdcells  207.000000
dp_RNG/U133               NAND3X1         osu05_stdcells  324.000000
dp_RNG/U134               NOR2X1          osu05_stdcells  216.000000
dp_RNG/U135               OAI21X1         osu05_stdcells  207.000000
dp_RNG/U136               NAND2X1         osu05_stdcells  216.000000
dp_RNG/U137               OAI21X1         osu05_stdcells  207.000000
dp_RNG/U138               NOR2X1          osu05_stdcells  216.000000
dp_RNG/U139               NAND3X1         osu05_stdcells  324.000000
dp_RNG/U140               NOR2X1          osu05_stdcells  216.000000
dp_RNG/U141               OAI21X1         osu05_stdcells  207.000000
dp_RNG/U142               NAND2X1         osu05_stdcells  216.000000
dp_RNG/U143               OAI21X1         osu05_stdcells  207.000000
dp_RNG/U144               NAND2X1         osu05_stdcells  216.000000
dp_RNG/U145               AOI21X1         osu05_stdcells  288.000000
dp_RNG/U146               NOR2X1          osu05_stdcells  216.000000
dp_RNG/U147               OAI21X1         osu05_stdcells  207.000000
dp_RNG/U148               NAND2X1         osu05_stdcells  216.000000
dp_RNG/U149               OAI21X1         osu05_stdcells  207.000000
dp_RNG/U150               NAND2X1         osu05_stdcells  216.000000
dp_RNG/U151               OAI21X1         osu05_stdcells  207.000000
dp_RNG/U152               NAND3X1         osu05_stdcells  324.000000
dp_RNG/U153               NOR2X1          osu05_stdcells  216.000000
dp_RNG/U154               AOI21X1         osu05_stdcells  288.000000
dp_RNG/U155               OAI21X1         osu05_stdcells  207.000000
dp_RNG/U156               NAND3X1         osu05_stdcells  324.000000
dp_RNG/U157               OAI21X1         osu05_stdcells  207.000000
dp_RNG/U158               OAI22X1         osu05_stdcells  360.000000
dp_RNG/U159               NAND2X1         osu05_stdcells  216.000000
dp_RNG/U160               OAI21X1         osu05_stdcells  207.000000
dp_RNG/U161               NAND2X1         osu05_stdcells  216.000000
dp_RNG/U162               NAND2X1         osu05_stdcells  216.000000
dp_RNG/U163               OR2X1           osu05_stdcells  288.000000
dp_RNG/U164               NAND3X1         osu05_stdcells  324.000000
dp_RNG/U165               XNOR2X1         osu05_stdcells  504.000000
dp_RNG/U166               XNOR2X1         osu05_stdcells  504.000000
dp_RNG/U167               XNOR2X1         osu05_stdcells  504.000000
dp_RNG/U168               NAND3X1         osu05_stdcells  324.000000
dp_RNG/dp_cluster_0/add_49/U1_1
                          FAX1            osu05_stdcells  1080.000000
                                                                    d, mo, r
dp_RNG/dp_cluster_0/add_49/U1_2
                          FAX1            osu05_stdcells  1080.000000
                                                                    d, mo, r
dp_RNG/dp_cluster_0/mult_49/U2
                          FAX1            osu05_stdcells  1080.000000
                                                                    d, r
dp_RNG/dp_cluster_0/mult_49/U3
                          FAX1            osu05_stdcells  1080.000000
                                                                    d, r
dp_RNG/dp_cluster_0/mult_49/U4
                          FAX1            osu05_stdcells  1080.000000
                                                                    d, r
dp_RNG/dp_cluster_0/mult_49/U5
                          FAX1            osu05_stdcells  1080.000000
                                                                    d, r
dp_RNG/dp_cluster_0/mult_49/U6
                          FAX1            osu05_stdcells  1080.000000
                                                                    d, r
dp_RNG/dp_cluster_0/mult_49/U7
                          HAX1            osu05_stdcells  720.000000
                                                                    d, r
dp_RNG/dp_cluster_0/mult_49/U8
                          HAX1            osu05_stdcells  720.000000
                                                                    d, r
dp_RNG/dp_cluster_0/mult_49/U9
                          FAX1            osu05_stdcells  1080.000000
                                                                    d, r
dp_RNG/dp_cluster_0/mult_49/U10
                          FAX1            osu05_stdcells  1080.000000
                                                                    d, r
dp_RNG/dp_cluster_0/mult_49/U11
                          HAX1            osu05_stdcells  720.000000
                                                                    d, r
dp_RNG/mines_reg[0]       DFFNEGX1        osu05_stdcells  864.000000
                                                                    n
dp_RNG/mines_reg[1]       DFFNEGX1        osu05_stdcells  864.000000
                                                                    n
dp_RNG/mines_reg[2]       DFFNEGX1        osu05_stdcells  864.000000
                                                                    n
dp_RNG/mines_reg[3]       DFFNEGX1        osu05_stdcells  864.000000
                                                                    n
dp_RNG/mines_reg[4]       DFFNEGX1        osu05_stdcells  864.000000
                                                                    n
dp_RNG/mines_reg[5]       DFFNEGX1        osu05_stdcells  864.000000
                                                                    n
dp_RNG/mines_reg[6]       DFFNEGX1        osu05_stdcells  864.000000
                                                                    n
dp_RNG/mines_reg[7]       DFFNEGX1        osu05_stdcells  864.000000
                                                                    n
dp_RNG/mines_reg[8]       DFFNEGX1        osu05_stdcells  864.000000
                                                                    n
dp_RNG/mines_reg[9]       DFFNEGX1        osu05_stdcells  864.000000
                                                                    n
dp_RNG/mines_reg[10]      DFFNEGX1        osu05_stdcells  864.000000
                                                                    n
dp_RNG/mines_reg[11]      DFFNEGX1        osu05_stdcells  864.000000
                                                                    n
dp_RNG/mines_reg[12]      DFFNEGX1        osu05_stdcells  864.000000
                                                                    n
dp_RNG/mines_reg[13]      DFFNEGX1        osu05_stdcells  864.000000
                                                                    n
dp_RNG/mines_reg[14]      DFFNEGX1        osu05_stdcells  864.000000
                                                                    n
dp_RNG/mines_reg[15]      DFFNEGX1        osu05_stdcells  864.000000
                                                                    n
dp_RNG/mines_reg[16]      DFFNEGX1        osu05_stdcells  864.000000
                                                                    n
dp_RNG/mines_reg[17]      DFFNEGX1        osu05_stdcells  864.000000
                                                                    n
dp_RNG/mines_reg[18]      DFFNEGX1        osu05_stdcells  864.000000
                                                                    n
dp_RNG/mines_reg[19]      DFFNEGX1        osu05_stdcells  864.000000
                                                                    n
dp_RNG/mines_reg[20]      DFFNEGX1        osu05_stdcells  864.000000
                                                                    n
dp_RNG/mines_reg[21]      DFFNEGX1        osu05_stdcells  864.000000
                                                                    n
dp_RNG/mines_reg[22]      DFFNEGX1        osu05_stdcells  864.000000
                                                                    n
dp_RNG/mines_reg[23]      DFFNEGX1        osu05_stdcells  864.000000
                                                                    n
dp_RNG/mines_reg[24]      DFFNEGX1        osu05_stdcells  864.000000
                                                                    n
dp_RNG/place_done_reg     DFFNEGX1        osu05_stdcells  864.000000
                                                                    n
dp_RNG/rem_49/u_div/u_add_PartRem_0_0/U4
                          HAX1            osu05_stdcells  720.000000
                                                                    r
dp_RNG/rem_49/u_div/u_add_PartRem_0_0/U5
                          HAX1            osu05_stdcells  720.000000
                                                                    r
dp_RNG/rem_49/u_div/u_add_PartRem_0_1/U4
                          HAX1            osu05_stdcells  720.000000
                                                                    r
dp_RNG/rem_49/u_div/u_add_PartRem_0_1/U5
                          HAX1            osu05_stdcells  720.000000
                                                                    r
dp_RNG/rem_49/u_div/u_add_PartRem_0_2/U4
                          HAX1            osu05_stdcells  720.000000
                                                                    r
dp_RNG/rem_49/u_div/u_add_PartRem_0_2/U5
                          HAX1            osu05_stdcells  720.000000
                                                                    r
dp_RNG/rem_49/u_div/u_add_PartRem_0_3/U4
                          HAX1            osu05_stdcells  720.000000
                                                                    r
dp_RNG/rem_49/u_div/u_add_PartRem_0_3/U5
                          HAX1            osu05_stdcells  720.000000
                                                                    r
dp_RNG/rem_49/u_div/u_mx_PartRem_0_0_0
                          MUX2X1          osu05_stdcells  432.000000
                                                                    mo
dp_RNG/rem_49/u_div/u_mx_PartRem_0_0_1
                          MUX2X1          osu05_stdcells  432.000000
                                                                    mo
dp_RNG/rem_49/u_div/u_mx_PartRem_0_0_2
                          MUX2X1          osu05_stdcells  432.000000
                                                                    mo
dp_RNG/rem_49/u_div/u_mx_PartRem_0_0_3
                          MUX2X1          osu05_stdcells  432.000000
                                                                    mo
dp_RNG/rem_49/u_div/u_mx_PartRem_0_0_4
                          MUX2X1          osu05_stdcells  432.000000
                                                                    mo
dp_RNG/rem_49/u_div/u_mx_PartRem_0_1_0
                          MUX2X1          osu05_stdcells  432.000000
                                                                    mo
dp_RNG/rem_49/u_div/u_mx_PartRem_0_1_1
                          MUX2X1          osu05_stdcells  432.000000
                                                                    mo
dp_RNG/rem_49/u_div/u_mx_PartRem_0_1_2
                          MUX2X1          osu05_stdcells  432.000000
                                                                    mo
dp_RNG/rem_49/u_div/u_mx_PartRem_0_1_3
                          MUX2X1          osu05_stdcells  432.000000
                                                                    mo
dp_RNG/rem_49/u_div/u_mx_PartRem_0_1_4
                          MUX2X1          osu05_stdcells  432.000000
                                                                    mo
dp_RNG/rem_49/u_div/u_mx_PartRem_0_2_0
                          MUX2X1          osu05_stdcells  432.000000
                                                                    mo
dp_RNG/rem_49/u_div/u_mx_PartRem_0_2_1
                          MUX2X1          osu05_stdcells  432.000000
                                                                    mo
dp_RNG/rem_49/u_div/u_mx_PartRem_0_2_2
                          MUX2X1          osu05_stdcells  432.000000
                                                                    mo
dp_RNG/rem_49/u_div/u_mx_PartRem_0_2_3
                          MUX2X1          osu05_stdcells  432.000000
                                                                    mo
dp_RNG/rem_49/u_div/u_mx_PartRem_0_2_4
                          MUX2X1          osu05_stdcells  432.000000
                                                                    mo
dp_RNG/rem_49/u_div/u_mx_PartRem_0_3_0
                          MUX2X1          osu05_stdcells  432.000000
                                                                    mo
dp_RNG/rem_49/u_div/u_mx_PartRem_0_3_1
                          MUX2X1          osu05_stdcells  432.000000
                                                                    mo
dp_RNG/rem_49/u_div/u_mx_PartRem_0_3_2
                          MUX2X1          osu05_stdcells  432.000000
                                                                    mo
dp_RNG/rem_49/u_div/u_mx_PartRem_0_3_3
                          MUX2X1          osu05_stdcells  432.000000
                                                                    mo
dp_RNG/rem_49/u_div/u_mx_PartRem_0_3_4
                          MUX2X1          osu05_stdcells  432.000000
                                                                    mo
dp_RNG/rem_49/u_div/u_mx_PartRem_0_4_0
                          MUX2X1          osu05_stdcells  432.000000
                                                                    mo
dp_RNG/rem_49/u_div/u_mx_PartRem_0_4_1
                          MUX2X1          osu05_stdcells  432.000000
                                                                    mo
dp_RNG/rem_49/u_div/u_mx_PartRem_0_4_2
                          MUX2X1          osu05_stdcells  432.000000
                                                                    mo
dp_RNG/rem_49/u_div/u_mx_PartRem_0_4_3
                          MUX2X1          osu05_stdcells  432.000000
                                                                    mo
dp_RNG/rem_49/u_div/u_mx_PartRem_0_4_4
                          MUX2X1          osu05_stdcells  432.000000
                                                                    mo
dp_RNG/temp_gen_reg       DFFNEGX1        osu05_stdcells  864.000000
                                                                    n
dp_RNG/temp_index_reg[0]  DFFNEGX1        osu05_stdcells  864.000000
                                                                    n
dp_RNG/temp_index_reg[1]  DFFNEGX1        osu05_stdcells  864.000000
                                                                    n
dp_RNG/temp_index_reg[2]  DFFNEGX1        osu05_stdcells  864.000000
                                                                    n
dp_RNG/temp_index_reg[3]  DFFNEGX1        osu05_stdcells  864.000000
                                                                    n
dp_RNG/temp_index_reg[4]  DFFNEGX1        osu05_stdcells  864.000000
                                                                    n
dp_RNG/temp_mine_cnt_reg[0]
                          DFFNEGX1        osu05_stdcells  864.000000
                                                                    n
dp_RNG/temp_mine_cnt_reg[1]
                          DFFNEGX1        osu05_stdcells  864.000000
                                                                    n
dp_RNG/temp_mine_cnt_reg[2]
                          DFFNEGX1        osu05_stdcells  864.000000
                                                                    n
main/U3                   AND2X2          osu05_stdcells  288.000000
main/U4                   AND2X2          osu05_stdcells  288.000000
main/U5                   AND2X2          osu05_stdcells  288.000000
main/U22                  OAI21X1         osu05_stdcells  207.000000
main/U23                  NAND3X1         osu05_stdcells  324.000000
main/U24                  OAI21X1         osu05_stdcells  207.000000
main/U25                  XNOR2X1         osu05_stdcells  504.000000
main/U26                  OAI21X1         osu05_stdcells  207.000000
main/U27                  NAND2X1         osu05_stdcells  216.000000
main/U28                  NAND2X1         osu05_stdcells  216.000000
main/U29                  OAI21X1         osu05_stdcells  207.000000
main/U30                  NAND3X1         osu05_stdcells  324.000000
main/U31                  NOR2X1          osu05_stdcells  216.000000
main/U32                  OR2X1           osu05_stdcells  288.000000
main/U33                  NAND3X1         osu05_stdcells  324.000000
main/U34                  OAI21X1         osu05_stdcells  207.000000
main/U35                  NAND3X1         osu05_stdcells  324.000000
main/U36                  OAI21X1         osu05_stdcells  207.000000
main/U37                  AOI21X1         osu05_stdcells  288.000000
main/U38                  NAND3X1         osu05_stdcells  324.000000
main/U39                  NOR2X1          osu05_stdcells  216.000000
main/U40                  AOI21X1         osu05_stdcells  288.000000
main/U41                  AOI21X1         osu05_stdcells  288.000000
main/U42                  AOI21X1         osu05_stdcells  288.000000
main/U43                  NOR2X1          osu05_stdcells  216.000000
main/U44                  NOR2X1          osu05_stdcells  216.000000
main/U45                  AOI22X1         osu05_stdcells  360.000000
main/U46                  AOI22X1         osu05_stdcells  360.000000
main/U47                  NOR2X1          osu05_stdcells  216.000000
main/U48                  AOI21X1         osu05_stdcells  288.000000
main/U49                  OAI21X1         osu05_stdcells  207.000000
main/U50                  AOI22X1         osu05_stdcells  360.000000
main/U51                  OR2X1           osu05_stdcells  288.000000
main/U52                  AOI21X1         osu05_stdcells  288.000000
main/U53                  NAND3X1         osu05_stdcells  324.000000
main/U54                  NAND3X1         osu05_stdcells  324.000000
main/U55                  NOR2X1          osu05_stdcells  216.000000
main/U56                  NAND3X1         osu05_stdcells  324.000000
main/U57                  AOI21X1         osu05_stdcells  288.000000
main/U58                  AOI21X1         osu05_stdcells  288.000000
main/U59                  NAND2X1         osu05_stdcells  216.000000
main/U60                  NAND3X1         osu05_stdcells  324.000000
main/U61                  NOR2X1          osu05_stdcells  216.000000
main/U62                  OAI21X1         osu05_stdcells  207.000000
main/U63                  NAND3X1         osu05_stdcells  324.000000
main/U64                  NOR2X1          osu05_stdcells  216.000000
main/U65                  NOR2X1          osu05_stdcells  216.000000
main/U66                  NOR2X1          osu05_stdcells  216.000000
main/U67                  NAND2X1         osu05_stdcells  216.000000
main/U68                  NOR2X1          osu05_stdcells  216.000000
main/alu_reg              DFFNEGX1        osu05_stdcells  864.000000
                                                                    n
main/decode_reg           DFFNEGX1        osu05_stdcells  864.000000
                                                                    n
main/display_reg          DFFNEGX1        osu05_stdcells  864.000000
                                                                    n
main/load_reg             DFFNEGX1        osu05_stdcells  864.000000
                                                                    n
main/next_state_reg[0]    DFFNEGX1        osu05_stdcells  864.000000
                                                                    n
main/next_state_reg[1]    DFFNEGX1        osu05_stdcells  864.000000
                                                                    n
main/next_state_reg[2]    DFFNEGX1        osu05_stdcells  864.000000
                                                                    n
main/next_state_reg[3]    DFFNEGX1        osu05_stdcells  864.000000
                                                                    n
main/start_reg            DFFNEGX1        osu05_stdcells  864.000000
                                                                    n
main/state_reg[0]         DFFNEGX1        osu05_stdcells  864.000000
                                                                    n
main/state_reg[1]         DFFNEGX1        osu05_stdcells  864.000000
                                                                    n
main/state_reg[2]         DFFNEGX1        osu05_stdcells  864.000000
                                                                    n
main/state_reg[3]         DFFNEGX1        osu05_stdcells  864.000000
                                                                    n
--------------------------------------------------------------------------------
Total 1136 cells                                          372888.000000
1
report_area 
 
****************************************
Report : area
Design : top_module
Version: U-2022.12-SP7
Date   : Sun Apr 14 16:43:15 2024
****************************************

Information: Updating design information... (UID-85)
Library(s) Used:

    osu05_stdcells (File: /clear/apps/osu/soc/synopsys/lib/ami05/osu05_stdcells.db)

Number of ports:                          131
Number of nets:                          1181
Number of cells:                         1136
Number of combinational cells:           1019
Number of sequential cells:               117
Number of macros/black boxes:               0
Number of buf/inv:                        244
Number of references:                      19

Combinational area:             271800.000000
Buf/Inv area:                    36576.000000
Noncombinational area:          101088.000000
Macro/Black Box area:                0.000000
Net Interconnect area:      undefined  (No wire load specified)

Total cell area:                372888.000000
Total area:                 undefined
1
report_timing -path full -delay max -max_paths 3 -nworst 1
 
****************************************
Report : timing
        -path full
        -delay max
        -max_paths 3
Design : top_module
Version: U-2022.12-SP7
Date   : Sun Apr 14 16:43:15 2024
****************************************

Operating Conditions: typical   Library: osu05_stdcells
Wire Load Model Mode: top

  Startpoint: dp_ALU/temp_data_in_reg[0]
              (falling edge-triggered flip-flop)
  Endpoint: out_temp_data_in[0]
            (output port clocked by vclk)
  Path Group: (none)
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  dp_ALU/temp_data_in_reg[0]/CLK (DFFNEGX1)               0.00       0.00 f
  dp_ALU/temp_data_in_reg[0]/Q (DFFNEGX1)                 1.05       1.05 f
  out_temp_data_in[0] (out)                               0.00       1.05 f
  data arrival time                                                  1.05
  --------------------------------------------------------------------------
  (Path is unconstrained)


  Startpoint: dp_ALU/temp_data_in_reg[2]
              (falling edge-triggered flip-flop)
  Endpoint: out_temp_data_in[2]
            (output port clocked by vclk)
  Path Group: (none)
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  dp_ALU/temp_data_in_reg[2]/CLK (DFFNEGX1)               0.00       0.00 f
  dp_ALU/temp_data_in_reg[2]/Q (DFFNEGX1)                 1.00       1.00 f
  out_temp_data_in[2] (out)                               0.00       1.00 f
  data arrival time                                                  1.00
  --------------------------------------------------------------------------
  (Path is unconstrained)


  Startpoint: dp_ALU/temp_data_in_reg[1]
              (falling edge-triggered flip-flop)
  Endpoint: out_temp_data_in[1]
            (output port clocked by vclk)
  Path Group: (none)
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  dp_ALU/temp_data_in_reg[1]/CLK (DFFNEGX1)               0.00       0.00 f
  dp_ALU/temp_data_in_reg[1]/Q (DFFNEGX1)                 0.96       0.96 f
  out_temp_data_in[1] (out)                               0.00       0.96 f
  data arrival time                                                  0.96
  --------------------------------------------------------------------------
  (Path is unconstrained)


1
report_power
Loading db file '/clear/apps/osu/soc/synopsys/lib/ami05/osu05_stdcells.db'
Information: Propagating switching activity (low effort zero delay simulation). (PWR-6)
Warning: Design has unannotated primary inputs. (PWR-414)
Warning: Design has unannotated sequential cell outputs. (PWR-415)
 
****************************************
Report : power
        -analysis_effort low
Design : top_module
Version: U-2022.12-SP7
Date   : Sun Apr 14 16:43:16 2024
****************************************


Library(s) Used:

    osu05_stdcells (File: /clear/apps/osu/soc/synopsys/lib/ami05/osu05_stdcells.db)


Operating Conditions: typical   Library: osu05_stdcells
Wire Load Model Mode: top


Global Operating Voltage = 5    
Power-specific unit information :
    Voltage Units = 1V
    Capacitance Units = 1.000000pf
    Time Units = 1ns
    Dynamic Power Units = 1mW    (derived from V,C,T units)
    Leakage Power Units = 1nW


Attributes
----------
i - Including register clock pin internal power


  Cell Internal Power  = 805.2831 uW   (67%)
  Net Switching Power  = 404.9109 uW   (33%)
                         ---------
Total Dynamic Power    =   1.2102 mW  (100%)

Cell Leakage Power     = 106.4612 nW

Information: report_power power group summary does not include estimated clock tree power. (PWR-789)

                 Internal         Switching           Leakage            Total
Power Group      Power            Power               Power              Power   (   %    )  Attrs
--------------------------------------------------------------------------------------------------
io_pad             0.0000            0.0000            0.0000            0.0000  (   0.00%)
memory             0.0000            0.0000            0.0000            0.0000  (   0.00%)
black_box          0.0000            0.0000            0.0000            0.0000  (   0.00%)
clock_network      0.0000            0.0000            0.0000            0.0000  (   0.00%)  i
register           0.0000            0.0000            0.0000            0.0000  (   0.00%)
sequential         0.5860        2.0218e-03           28.9184            0.5880  (  48.59%)
combinational      0.2193            0.4029           77.5428            0.6223  (  51.41%)
--------------------------------------------------------------------------------------------------
Total              0.8053 mW         0.4049 mW       106.4612 nW         1.2103 mW
1
redirect timing.rep { report_timing }
redirect cell.rep { report_cell }
redirect power.rep { report_power }
quit

Memory usage for this session 120 Mbytes.
Memory usage for this session including child processes 120 Mbytes.
CPU usage for this session 7 seconds ( 0.00 hours ).
Elapsed time for this session 10 seconds ( 0.00 hours ).

Thank you...
