rd_("ClSCLK is stopped during command sequence because Async TX \xe2\x80\xa6DkField <code>SDA_SETUP</code> reader - SDA Setup. It is recommended that \xe2\x80\xa6DkField <code>SDA_SETUP</code> writer - SDA Setup. It is recommended that \xe2\x80\xa6CjThe second clock transition is the first data capture edgeCeWrite \xe2\x80\x981\xe2\x80\x99 to disable interrupt for SELECTED eventCdWrite \xe2\x80\x981\xe2\x80\x99 to enable interrupt for SELECTED eventBdNFC-A SEL_RES auto-response settingsDjField <code>SEND_DATA</code> reader - Host: Send transaction (OUT from \xe2\x80\xa6DjField <code>SEND_DATA</code> writer - Host: Send transaction (OUT from \xe2\x80\xa6lDivided by 1lDivided by 2lDivided by 3lDivided by 4lDivided by 5lDivided by 6lDivided by 7lDivided by 8DcField <code>SETUP_REC</code> reader - Device: Setup packet receivedDcField <code>SETUP_REC</code> writer - Device: Setup packet receivedCiField <code>SETUP_REQ</code> reader - Device. Source: \xe2\x80\xa6000CiField <code>SETUP_REQ</code> writer - Device. Source: \xe2\x80\xa60DjField <code>SET_COUNT</code> reader - The number of pins asserted by a \xe2\x80\xa6DjField <code>SET_COUNT</code> writer - The number of pins asserted by a \xe2\x80\xa6DhField <code>SEVONPEND</code> reader - Send Event on Pending bit: 0 = \xe2\x80\xa6DhField <code>SEVONPEND</code> writer - Send Event on Pending bit: 0 = \xe2\x80\xa6BjShifter Buffer N Bit Byte Swapped Register0lShift BufferBeShifter Buffer N Bit Swapped Register01BfShifter Buffer N Byte Swapped Register02BkShifter Buffer N Half Word Swapped Register03BmShifter Buffer N Nibble Byte Swapped Register04BhShifter Buffer N Nibble Swapped Register05AaShortcut register00000000000000000DhField <code>SLEEPDEEP</code> reader - Controls whether the processor \xe2\x80\xa6DhField <code>SLEEPDEEP</code> writer - Controls whether the processor \xe2\x80\xa6CfWrite \xe2\x80\x981\xe2\x80\x99 to disable interrupt for SLEEPEXIT eventCeWrite \xe2\x80\x981\xe2\x80\x99 to enable interrupt for SLEEPEXIT eventDbField <code>SLEEPEXIT</code> reader - Write \xe2\x80\x981\xe2\x80\x99 to disable \xe2\x80\xa6DkField <code>SLEEPEXIT</code> reader - Write \xe2\x80\x981\xe2\x80\x99 to enable interrupt \xe2\x80\xa6DbField <code>SLEEPEXIT</code> writer - Write \xe2\x80\x981\xe2\x80\x99 to disable \xe2\x80\xa6DkField <code>SLEEPEXIT</code> writer - Write \xe2\x80\x981\xe2\x80\x99 to enable interrupt \xe2\x80\xa6BeField <code>SM0_INSTR</code> reader -BeField <code>SM0_INSTR</code> writer -AjCapture Compare A Register0AjCapture Compare B Register0AjCapture Compare X Register0AjCapture Control A Register0AjCapture Control B Register0AjCapture Control X Register0DiField <code>SM_ENABLE</code> reader - Enable/disable each of the four \xe2\x80\xa6DiField <code>SM_ENABLE</code> writer - Enable/disable each of the four \xe2\x80\xa6CmSM_EXECCTRL (rw) register accessor: Execution/behavioural \xe2\x80\xa6ClRead the last SOF (Start of Frame) frame number seen. In \xe2\x80\xa6CiSet the SOF (Start of Frame) frame number in the host \xe2\x80\xa6CnSPINLOCK_ST (r) register accessor: Spinlock state A bitmap \xe2\x80\xa6AeSquare Root function.CmIf this bit is 1, in the case of a security violation the \xe2\x80\xa6jSSI EnabledInitiHard FailiSoft FailCnInit Intermediate (transition state between Init and Check \xe2\x80\xa6eCheckBfControl register 0, SSPCR0 on page 3-4BfControl register 1, SSPCR1 on page 3-5BmInterrupt clear register, SSPICR on page 3-11CeMasked interrupt status register, SSPMIS on page 3-11C`SSPPCELLID0 (r) register accessor: PrimeCell \xe2\x80\xa6C`SSPPCELLID1 (r) register accessor: PrimeCell \xe2\x80\xa6C`SSPPCELLID2 (r) register accessor: PrimeCell \xe2\x80\xa6C`SSPPCELLID3 (r) register accessor: PrimeCell \xe2\x80\xa6CbRaw interrupt status register, SSPRIS on page 3-10CjField <code>STALL_REC</code> reader - Host: STALL receivedCjField <code>STALL_REC</code> writer - Host: STALL receivedCfIndicates whether a START or RESTART condition has \xe2\x80\xa6DfField <code>START_DET</code> reader - Indicates whether a START or \xe2\x80\xa6AlStatus from last transactionfStatusAaResolution statusA`Status register.AiCrystal Oscillator StatusAfRing Oscillator StatusCgSTREAM_ADDR (rw) register accessor: FIFO stream addressCgSTREAM_FIFO (r) register accessor: FIFO stream data \xe2\x80\xa6ClThis count value specifies the strobe period in one time \xe2\x80\xa60CfWrite \xe2\x80\x981\xe2\x80\x99 to disable interrupt for SUSPENDED eventCeWrite \xe2\x80\x981\xe2\x80\x99 to enable interrupt for SUSPENDED event10BoEnable or disable interrupt for SUSPENDED eventDbField <code>SUSPENDED</code> reader - Write \xe2\x80\x981\xe2\x80\x99 to disable \xe2\x80\xa6DkField <code>SUSPENDED</code> reader - Write \xe2\x80\x981\xe2\x80\x99 to enable interrupt \xe2\x80\xa610DiField <code>SUSPENDED</code> reader - Enable or disable interrupt for \xe2\x80\xa6DkField <code>SUSPENDED</code> reader - Bus in suspended state. Valid for \xe2\x80\xa6DbField <code>SUSPENDED</code> writer - Write \xe2\x80\x981\xe2\x80\x99 to disable \xe2\x80\xa6DkField <code>SUSPENDED</code> writer - Write \xe2\x80\x981\xe2\x80\x99 to enable interrupt \xe2\x80\xa610DiField <code>SUSPENDED</code> writer - Enable or disable interrupt for \xe2\x80\xa6DkField <code>SUSPENDED</code> writer - Bus in suspended state. Valid for \xe2\x80\xa6mSample width.CkStatus of shadow register and OTP write lock for sw_gp2 \xe2\x80\xa6ono clock signalAcdivider factor is 2ClField <code>SYSTEMOFF</code> writer - Enable System OFF modeBhSecure fault interrupt (only on ARMv8-M)0DiExtensions to the <code>ParseStream</code> API to support speculative \xe2\x80\xa6CkAn unsafe marker trait for types that deref to a stable \xe2\x80\xa6EeBase struct for <code>String</code> and <code>StringView</code>, generic over the \xe2\x80\xa6BeField <code>TASKS_CAL</code> writer -CcTASKS_CLEAR (w) register accessor: an alias for \xe2\x80\xa600BeField <code>TASKS_CLR</code> writer -CcTASKS_COUNT (w) register accessor: an alias for \xe2\x80\xa60CcTASKS_CRYPT (w) register accessor: an alias for \xe2\x80\xa6CcTASKS_KSGEN (w) register accessor: an alias for \xe2\x80\xa6BeField <code>TASKS_OUT</code> writer -CcTASKS_SENSE (w) register accessor: an alias for \xe2\x80\xa6BeField <code>TASKS_SET</code> writer -CcTASKS_START (w) register accessor: an alias for \xe2\x80\xa600000000000000CiPower-fail comparator threshold setting. This setting \xe2\x80\xa6DiField <code>THRESHOLD</code> reader - Power-fail comparator threshold \xe2\x80\xa6DiField <code>THRESHOLD</code> writer - Power-fail comparator threshold \xe2\x80\xa6CjRead from bits 63:32 of time always read timelr before \xe2\x80\xa6CjWrite to bits 63:32 of time always write timelw before \xe2\x80\xa6AkRead from bits 31:0 of timeCjWrite to bits 31:0 of time writes do not get copied to \xe2\x80\xa6CkPacing (X/Y) Fractional Timer The pacing timer produces \xe2\x80\xa6000o0 - TIMER_IRQ_0o1 - TIMER_IRQ_1o2 - TIMER_IRQ_2o3 - TIMER_IRQ_3BeField <code>TO_EXTPHY</code> reader -BeField <code>TO_EXTPHY</code> writer -CdTRACECONFIG (rw) register accessor: an alias for \xe2\x80\xa6AhSimplex transmitter onlyAoTransmitter in half duplex modeAoTRIG0 done0 interrupt detectionAoTRIG0 done1 interrupt detectionAoTRIG0 done2 interrupt detectionAoTRIG0 done3 interrupt detectionAoTRIG1 done0 interrupt detectionAoTRIG1 done1 interrupt detectionAoTRIG1 done2 interrupt detectionAoTRIG1 done3 interrupt detectionAoTRIG2 done0 interrupt detectionAoTRIG2 done1 interrupt detectionAoTRIG2 done2 interrupt detectionAoTRIG2 done3 interrupt detectionAoTRIG3 done0 interrupt detectionAoTRIG3 done1 interrupt detectionAoTRIG3 done2 interrupt detectionAoTRIG3 done3 interrupt detectionAoTRIG4 done0 interrupt detectionAoTRIG4 done1 interrupt detectionAoTRIG4 done2 interrupt detectionAoTRIG4 done3 interrupt detectionAoTRIG5 done0 interrupt detectionAoTRIG5 done1 interrupt detectionAoTRIG5 done2 interrupt detectionAoTRIG5 done3 interrupt detectionAoTRIG6 done0 interrupt detectionAoTRIG6 done1 interrupt detectionAoTRIG6 done2 interrupt detectionAoTRIG6 done3 interrupt detectionAoTRIG7 done0 interrupt detectionAoTRIG7 done1 interrupt detectionAoTRIG7 done2 interrupt detectionAoTRIG7 done3 interrupt detectionAdTRIG enable registerCmField <code>TXADDRESS</code> reader - Transmit address selectCmField <code>TXADDRESS</code> writer - Transmit address selectClSPDIF transmit right channel data. It is write-only, and \xe2\x80\xa6AdFIFO Burst ThresholdAhno description availableAgTX FIFO threshold levelB`TX FIFO overflow interrupt clearCeWrite \xe2\x80\x981\xe2\x80\x99 to disable interrupt for TXPTRUPD eventCdWrite \xe2\x80\x981\xe2\x80\x99 to enable interrupt for TXPTRUPD eventAhScheduler Health CounterCfWrite \xe2\x80\x981\xe2\x80\x99 to disable interrupt for TXSTARTED eventCeWrite \xe2\x80\x981\xe2\x80\x99 to enable interrupt for TXSTARTED eventBoEnable or disable interrupt for TXSTARTED event210210DbField <code>TXSTARTED</code> reader - Write \xe2\x80\x981\xe2\x80\x99 to disable \xe2\x80\xa6DkField <code>TXSTARTED</code> reader - Write \xe2\x80\x981\xe2\x80\x99 to enable interrupt \xe2\x80\xa6DiField <code>TXSTARTED</code> reader - Enable or disable interrupt for \xe2\x80\xa6210210DbField <code>TXSTARTED</code> writer - Write \xe2\x80\x981\xe2\x80\x99 to disable \xe2\x80\xa6DkField <code>TXSTARTED</code> writer - Write \xe2\x80\x981\xe2\x80\x99 to enable interrupt \xe2\x80\xa6DiField <code>TXSTARTED</code> writer - Enable or disable interrupt for \xe2\x80\xa6210210CfWrite \xe2\x80\x981\xe2\x80\x99 to disable interrupt for TXSTOPPED eventCeWrite \xe2\x80\x981\xe2\x80\x99 to enable interrupt for TXSTOPPED eventBoEnable or disable interrupt for TXSTOPPED eventDbField <code>TXSTOPPED</code> reader - Write \xe2\x80\x981\xe2\x80\x99 to disable \xe2\x80\xa6DkField <code>TXSTOPPED</code> reader - Write \xe2\x80\x981\xe2\x80\x99 to enable interrupt \xe2\x80\xa6DiField <code>TXSTOPPED</code> reader - Enable or disable interrupt for \xe2\x80\xa6DbField <code>TXSTOPPED</code> writer - Write \xe2\x80\x981\xe2\x80\x99 to disable \xe2\x80\xa6DkField <code>TXSTOPPED</code> writer - Write \xe2\x80\x981\xe2\x80\x99 to enable interrupt \xe2\x80\xa6DiField <code>TXSTOPPED</code> writer - Enable or disable interrupt for \xe2\x80\xa6DjField <code>TX_FSSLEW</code> reader - TX_FSSLEW=0: Low speed slew rate \xe2\x80\xa6DjField <code>TX_FSSLEW</code> writer - TX_FSSLEW=0: Low speed slew rate \xe2\x80\xa6BgMonotonic timer backend implementation.000CnA buffer that can be efficiently traversed multiple times, \xe2\x80\xa6CfAn abstract stream of tokens, or more concretely a \xe2\x80\xa6ChAn associated function within the definition of a trait.DgA trait object type <code>dyn Bound1 + Bound2 + Bound3</code> where \xe2\x80\xa6BlA tuple struct or tuple variant pattern: \xe2\x80\xa6AhControl Register, UARTCRAeData Register, UARTDRAeFlag Register, UARTFRAg4294967295: Unspecified0000gUnused.AlUpdate Mask Bits ImmediatelyCe1: Up and down counter, center-aligned PWM duty cycleo5 - USBCTRL_IRQCeWrite \xe2\x80\x981\xe2\x80\x99 to disable interrupt for USBEVENT eventCdWrite \xe2\x80\x981\xe2\x80\x99 to enable interrupt for USBEVENT eventCkUSBPHY_TRIM (rw) register accessor: Used to adjust trim \xe2\x80\xa6CfWrite \xe2\x80\x981\xe2\x80\x99 to disable interrupt for USBPWRRDY eventCeWrite \xe2\x80\x981\xe2\x80\x99 to enable interrupt for USBPWRRDY eventDbField <code>USBPWRRDY</code> reader - Write \xe2\x80\x981\xe2\x80\x99 to disable \xe2\x80\xa6DkField <code>USBPWRRDY</code> reader - Write \xe2\x80\x981\xe2\x80\x99 to enable interrupt \xe2\x80\xa6DbField <code>USBPWRRDY</code> writer - Write \xe2\x80\x981\xe2\x80\x99 to disable \xe2\x80\xa6DkField <code>USBPWRRDY</code> writer - Write \xe2\x80\x981\xe2\x80\x99 to enable interrupt \xe2\x80\xa6CeWrite \xe2\x80\x981\xe2\x80\x99 to disable interrupt for USBRESET eventCdWrite \xe2\x80\x981\xe2\x80\x99 to enable interrupt for USBRESET eventkNon-CD dataAgCD user channel subcodeh5: 0.80Vh6: 0.85Vh7: 0.90Vh8: 0.95Vh9: 1.00Vi10: 1.05VAc11: 1.10V (default)i12: 1.15Vi13: 1.20Vi14: 1.25Vi15: 1.30VDkA view into a vacant entry in a <code>HashMap</code>. It is part of the \xe2\x80\xa6DkA view into a vacant entry in a <code>HashSet</code>. It is part of the \xe2\x80\xa6DiA view into a vacant entry in a <code>HashTable</code>. It is part of \xe2\x80\xa6BoA view into an empty slot in the underlying map0DiA view into a vacant entry in an <code>IndexMap</code>. It is part of \xe2\x80\xa6DkImplementation of <code>LinearMapStorage</code> that stores the data in \xe2\x80\xa6DkImplementation of <code>StringStorage</code> that stores the data in an \xe2\x80\xa6DeImplementation of <code>Storage</code> that stores the data in an \xe2\x80\xa6AkIC Watchdog3 Time-out resetCa3: Frame is transmitted on a bit grid between \xe2\x80\xa6CgFacilitates the async reading of values from the Watch.BmFacilitates the writing of values to a Watch.C`A <code>where</code> clause in a definition: \xe2\x80\xa6DjField <code>XIPOFFSET</code> reader - Address offset into the external \xe2\x80\xa6DjField <code>XIPOFFSET</code> writer - Address offset into the external \xe2\x80\xa6Ac5: <code>101</code>000Ab2: <code>10</code>Ab3: <code>11</code>Ac4: <code>100</code>1113C`set to 1 to switch internal ring osc to xtal 24MBjZero frames beyond packing ratio availablec12800000000000000000000000c25600000000000000000000000C`2: 32-bit zero preamble - used for IEEE 802.15.4Bm32-bit zero preamble - used for IEEE 802.15.4c51200000000000000000000000CjACKTIMEOUT flag clear bit Set by software to clear the \xe2\x80\xa6kActive high00AmLed active on output pin highAfSlave 10Bit addressingAlMaster 10Bit addressing modeAjADP Probe Interrupt EnableAhADP Probe Interrupt MaskAjADP Sense Interrupt EnableDoGet a mutable reference to the <code>Vec</code>, erasing the <code>N</code> \xe2\x80\xa6EfGet a mutable reference to the <code>BinaryHeap</code>, erasing the <code>N</code> \xe2\x80\xa6EaGet a mutable reference to the <code>Deque</code>, erasing the <code>N</code> \xe2\x80\xa6EfGet a mutable reference to the <code>HistoryBuf</code>, erasing the <code>N</code> \xe2\x80\xa6EeGet a mutable reference to the <code>LinearMap</code>, erasing the <code>N</code> \xe2\x80\xa6EbGet a mutable reference to the <code>String</code>, erasing the <code>N</code> \xe2\x80\xa6EaGet a mutable reference to the <code>Queue</code>, erasing the <code>N</code> \xe2\x80\xa660CfBit 10 - Buffer 0 is available. This bit is set to \xe2\x80\xa60CfBit 26 - Buffer 1 is available. This bit is set to \xe2\x80\xa60BmAXISRAM Block Clock Enable During CSleep mode0BoBase Priority Mask Register (conditional write)CmBits 0:15 - The integer baud rate divisor. These bits are \xe2\x80\xa60C`A priority queue implemented with a binary heap.CfConst binary GCD implementation for <code>u128</code>.CnBits 0:4 - Bit frame SDD as defined by the b5:b1 of byte 1 \xe2\x80\xa60BaBackup RAM Autonomous mode enableBjBackup RAM Clock Enable During CSleep Mode0BfAnalog switch supply voltage selectionCkBuffer status register. A bit set here indicates that a \xe2\x80\xa6Ck0x58 - Buffer status register. A bit set here indicates \xe2\x80\xa6ClBit 4 - Raised when any bit in BUFF_STATUS is set. Clear \xe2\x80\xa600000CmBUSYD0END interrupt enable Set and cleared by software to \xe2\x80\xa6AdByte string literal.AgRCC APB1 Clock Register0AnBit 8 - Cache profiling enable0AmCRYPTOCELL HOST_RGF interfaceBmcapture/compare mode register 1 (output mode)000Bocapture/compare mode register 1-2 (output mode)00CjRead to get channel TRANS_COUNT reload value, i.e. the \xe2\x80\xa6Cn0x804 - Read to get channel TRANS_COUNT reload value, i.e. \xe2\x80\xa61Cn0x844 - Read to get channel TRANS_COUNT reload value, i.e. \xe2\x80\xa62Cn0x884 - Read to get channel TRANS_COUNT reload value, i.e. \xe2\x80\xa63Cn0x8c4 - Read to get channel TRANS_COUNT reload value, i.e. \xe2\x80\xa64Cn0x904 - Read to get channel TRANS_COUNT reload value, i.e. \xe2\x80\xa65Cn0x944 - Read to get channel TRANS_COUNT reload value, i.e. \xe2\x80\xa66Cn0x984 - Read to get channel TRANS_COUNT reload value, i.e. \xe2\x80\xa67Cn0x9c4 - Read to get channel TRANS_COUNT reload value, i.e. \xe2\x80\xa68Cn0xa04 - Read to get channel TRANS_COUNT reload value, i.e. \xe2\x80\xa69Cn0xa44 - Read to get channel TRANS_COUNT reload value, i.e. \xe2\x80\xa6B`DMA Channel 0 Control and StatusBg0x10 - DMA Channel 0 Control and Status1Bg0x20 - DMA Channel 0 Control and Status2Bg0x30 - DMA Channel 0 Control and StatusBnAdd two durations while checking for overflow.0BjAdd two rates while checking for overflow.0CcSubtract two durations while checking for overflow.0BoSubtract two rates while checking for overflow.0eBit 10000BhClock divisor, can be changed on-the-flyBo0x64 - Clock divisor, can be changed on-the-fly1Bo0x34 - Clock divisor, can be changed on-the-fly2Bo0x70 - Clock divisor, can be changed on-the-flyfBit 210000eBit 200005Bo0x40 - Clock divisor, can be changed on-the-flyeBit 50000fBit 160000fBit 170000fBit 190000fBit 220000fBit 230000fBit 130000=Bo0x58 - Clock divisor, can be changed on-the-flyCmBit 0 - Read this register to clear the RX_DONE interrupt \xe2\x80\xa6CmBit 0 - Read this register to clear the RX_OVER interrupt \xe2\x80\xa6AnBank 1 STRBERR1 flag clear bitCmBit 0 - Read this register to clear the TX_ABRT interrupt \xe2\x80\xa6CmBit 0 - Read this register to clear the TX_OVER interrupt \xe2\x80\xa6DkThe colon in <code>Struct { x: x }</code>. If written in shorthand like \xe2\x80\xa6BaBank 1 CRC sector mode select bitCnBit 16 - If 1, feed the opposite lane\xe2\x80\x99s accumulator into \xe2\x80\xa60000000CcBit 3 - Shortcut between CTS event and STARTRX task0BjApplication Receive Buffer Address PointerBnApplication Receive Descriptor Address PointerBkApplication Transmit Buffer Address PointerBoApplication Transmit Descriptor Address PointerBeReturns the current clock cycle count00BmD1DTCM1 Block Clock Enable During CSleep mode0AlData whitening initial valueBd0x554 - Data whitening initial valueCeBits 0:6 - Data whitening initial value. Bit 6 is \xe2\x80\xa60CkThe PIO hardware has some free parameters that may vary \xe2\x80\xa6Cm0x44 - The PIO hardware has some free parameters that may \xe2\x80\xa6AlAllow debug in D1 Sleep modeCcBit 5 - Shortcut between DBLRDY event and STOP task0BdDelay to some specific time instant.00000000CgBit 14 - Set when the device suspend state changes. \xe2\x80\xa600000BoUnused bits are discarded at end of frame (EoF)CiBit 1 - Discarding unused bits at start or end of a frame0CgExtensions to the parsing API with niche applicability.CiBit 16 - post-divider is running this resets to 0 but \xe2\x80\xa6CcChannel current application receive buffer registerCgChannel current application receive descriptor registerCdChannel current application transmit buffer registerChChannel current application transmit descriptor registerBkChannel Rx descriptor list address registerBkChannel Rx descriptor tail pointer registerBlChannel Rx interrupt watchdog timer registerBkChannel Tx descriptor list address registerBkChannel Tx descriptor tail pointer registerCnEEPROM read mode (TX then RX; RX starts after control data \xe2\x80\xa6CcBit 2 - Shortcut between END event and ACQUIRE task0CcBit 1 - Shortcut between END event and DISABLE task0ClBit 27 - Device: Set bit in EP_STATUS_STALL_NAK when EP0 \xe2\x80\xa60CnBit 10 - Write \xe2\x80\x981\xe2\x80\x99 to enable interrupt for EP0DATADONE \xe2\x80\xa60CcBit 10 - Write \xe2\x80\x981\xe2\x80\x99 to disable interrupt for \xe2\x80\xa60CjBit 10 - Enable or disable interrupt for EP0DATADONE event0AmEPx Control (Host-mode only!)Be0x100 - EPx Control (Host-mode only!)AiNFC Error Status registerBa0x404 - NFC Error Status registerBaEthernet PHY interface selection.CfConst euclid GCD implementation for <code>u128</code>.AiCalibration timer timeoutBa0x110 - Calibration timer timeouteBit 00AmCalibration of LFRC completedBe0x10c - Calibration of LFRC completed22CjA conversion task has been completed. Depending on the \xe2\x80\xa6Cn0x108 - A conversion task has been completed. Depending on \xe2\x80\xa644AaDownward crossingAi0x104 - Downward crossing661066CaCTS is deactivated (set high). Not Clear To Send.Ci0x104 - CTS is deactivated (set high). Not Clear To Send.881088ClEvent generated from multiple input GPIO pins with SENSE \xe2\x80\xa6Cn0x17c - Event generated from multiple input GPIO pins with \xe2\x80\xa6::AeRead command receivedAm0x168 - Read command received<<A`Receiver timeoutAh0x144 - Receiver timeout>>10>>AjEvent on COUNTER incrementBb0x100 - Event on COUNTER incrementeBit 00CkMaximum pass frequency in kHz. This is optional. Set to \xe2\x80\xa6Ck0x88 - Maximum pass frequency in kHz. This is optional. \xe2\x80\xa6iBits 0:240CmMinimum pass frequency in kHz. This is optional. Set to 0 \xe2\x80\xa6Ck0x84 - Minimum pass frequency in kHz. This is optional. \xe2\x80\xa622B`Reference clock frequency in kHzBg0x80 - Reference clock frequency in kHziBits 0:190AjDebug RAF, WAF, TDF levelsBb0x440 - Debug RAF, WAF, TDF levelsCiGet the first entry in the map for in-place manipulation.CnBit 0 - Reads as 0 while a cache flush is in progress, and \xe2\x80\xa6CjForce host mode pull-downs If the ID pin functions are \xe2\x80\xa6B`Configuration of incoming framesBg0x00 - Configuration of incoming framesB`Configuration of outgoing framesBg0x00 - Configuration of outgoing framesAc0x40c - UnspecifiedAcCluster UnspecifiedDeConstruct span range from a <code>TokenStream</code>. This method \xe2\x80\xa6CdBit 10 - If bit 11 (SPECIAL) is set to 1 and bit \xe2\x80\xa60AbGets current value000CnAcquires a pinned mutable reference to the underlying sink \xe2\x80\xa60000CiAcquires a pinned mutable reference to the underlying \xe2\x80\xa6111111111101111111111111100AaQSPI output valueAh0x30 - QSPI output valueD`Bits 0:5 - Set output level (1/0 -&gt; high/low) for QSPI IO0\xe2\x80\xa60AhGPIO output enable clearAo0x28 - GPIO output enable clearClBits 0:29 - Perform an atomic bit-clear on GPIO_OE, i.e. \xe2\x80\xa6AfGPIO output enable setAm0x24 - GPIO output enable setCjBits 0:29 - Perform an atomic bit-set on GPIO_OE, i.e. \xe2\x80\xa6AfGPIO output enable XORAm0x2c - GPIO output enable XORCnBits 0:29 - Perform an atomic bitwise XOR on GPIO_OE, i.e. \xe2\x80\xa6Cj0x08..0x10 - Cluster GPIO_QSPISS, containing GPIO_QSPI_\xe2\x80\xa6kGPIO statusAb0x00 - GPIO status10CnChecks if the counter wrapped (underflowed) since the last \xe2\x80\xa6000ChA \xe2\x80\x9chistory buffer\xe2\x80\x9d, similar to a write-only ring \xe2\x80\xa6CiBit 1 - Host: raised when a device wakes up the host. \xe2\x80\xa600000CmCreates a new suffixed integer literal with the specified \xe2\x80\xa6C`Clear Combined and Individual Interrupt RegisterCg0x40 - Clear Combined and Individual Interrupt RegisterCkI2C Rx/Tx Data Buffer and Command Register; this is the \xe2\x80\xa6Cn0x10 - I2C Rx/Tx Data Buffer and Command Register; this is \xe2\x80\xa6AoI2C Receive Data Level RegisterBf0x90 - I2C Receive Data Level RegisterB`DMA Transmit Data Level RegisterBg0x8c - DMA Transmit Data Level RegisterBaI2C SDA Hold Time Length RegisterBh0x7c - I2C SDA Hold Time Length RegisterBiBits 24:31 - Implementor code: 0x41 = ARMCjBit 18 - 1 = shift input shift register to right (data \xe2\x80\xa60ChInsert a key-value pair in the map, and get their index.CaInsert the value into the set, and get its index.ChDo something with the error value of a future before \xe2\x80\xa60CeDo something with the error value of this stream, \xe2\x80\xa60BhBit 17 - Instruction DDR transfer enable0CaInstruction to be sent to the external SPI deviceCjInstruction Instruction to be sent to the external SPI \xe2\x80\xa6Cn31: 0]: Instruction Instruction to be sent to the external \xe2\x80\xa6Bcinterrupt endpoint control registerBj0x54 - interrupt endpoint control registerDoWraps a <code>TryFuture</code> into a type that implements <code>Future</code>.0BiConverts this stream into a future of \xe2\x80\xa60CaConvert this future into a single element stream.0DnWraps a <code>TryStream</code> into a type that implements <code>Stream</code>0CkCreates a consuming iterator visiting all the values in \xe2\x80\xa6CkReturn an owning iterator over the values of the map slice.ClReturn an owning iterator over the values of the map, in \xe2\x80\xa6AjInterrupt setup register 0Ba0x10 - Interrupt setup register 0AjInterrupt setup register 1Ba0x14 - Interrupt setup register 1CjChecks if the value of the field is <code>_256BYTES</code>CjChecks if the value of the field is <code>_32MDIV10</code>CjChecks if the value of the field is <code>_32MDIV11</code>CjChecks if the value of the field is <code>_32MDIV15</code>CjChecks if the value of the field is <code>_32MDIV16</code>CjChecks if the value of the field is <code>_32MDIV21</code>CjChecks if the value of the field is <code>_32MDIV23</code>CjChecks if the value of the field is <code>_32MDIV30</code>CjChecks if the value of the field is <code>_32MDIV31</code>CjChecks if the value of the field is <code>_32MDIV32</code>CjChecks if the value of the field is <code>_32MDIV42</code>CjChecks if the value of the field is <code>_32MDIV63</code>CjChecks if the value of the field is <code>_512BYTES</code>DmTrue if <code>self</code> is at the same time as <code>other</code> or later.0CiChecks if the value of the field is <code>BAUD1200</code>0CiChecks if the value of the field is <code>BAUD2400</code>0CiChecks if the value of the field is <code>BAUD4800</code>0CiChecks if the value of the field is <code>BAUD9600</code>0Aa<code>1010</code>CiChecks if the value of the field is <code>CRCERROR</code>0CiChecks if the value of the field is <code>DB1024US</code>CiChecks if the value of the field is <code>DETECTED</code>0000000000000CiChecks if the value of the field is <code>DISABLED</code>0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000AgMaster mode is disabledAgMaster restart disabledBaslave issues STOP_DET intr alwaysBgDefault behaviour of TX_EMPTY interruptAmOverflow when RX_FIFO is fullCfDisables programming of GENERAL_CALL or START_BYTE \xe2\x80\xa6AnRX_UNDER interrupt is unmaskedAmRX_OVER interrupt is unmaskedAmRX_FULL interrupt is unmaskedAmTX_OVER interrupt is unmaskedAnTX_EMPTY interrupt is unmaskedAlRD_REQ interrupt is unmaskedAnTX_ABORT interrupt is unmaskedAmRX_DONE interrupt is unmaskedAnACTIVITY interrupt is unmaskedAnSTOP_DET interrupt is unmaskedAoSTART_DET interrupt is unmaskedAnGEN_CALL interrupt is unmaskedBaRESTART_DET interrupt is unmaskedoI2C is disabledBfSlave receiver generates NACK normallyBaReceive FIFO DMA channel disabledBbtransmit FIFO DMA channel disabledB`Generate NACK for a General CalllI2C disabledFeReturns <code>true</code> if <code>self</code> has no elements in common with <code>other</code>. \xe2\x80\xa60FaReturns <code>true</code> if <code>self</code> has no elements in common with <code>other</code>.CiChecks if the value of the field is <code>ENDPOINT</code>CiChecks if the value of the field is <code>EXCLUDED</code>000000000000000000000000000000000CiChecks if the value of the field is <code>EXTENDED</code>o<code>11</code>000CiChecks if the value of the field is <code>FASTREAD</code>CiChecks if the value of the field is <code>FREE_RUN</code>CiChecks if the value of the field is <code>HI_TO_LO</code>CfAll exceptions with configurable priority are inactiveBlAll exceptions, except for NMI, are inactiveAmSequential data byte receivedAnRX_UNDER interrupt is inactiveAoR_RX_OVER interrupt is inactiveAoR_RX_FULL interrupt is inactiveAoR_TX_OVER interrupt is inactiveB`R_TX_EMPTY interrupt is inactiveAnR_RD_REQ interrupt is inactiveAoR_TX_ABRT interrupt is inactiveAoR_RX_DONE interrupt is inactiveB`R_ACTIVITY interrupt is inactiveB`R_STOP_DET interrupt is inactiveBaR_START_DET interrupt is inactiveB`R_GEN_CALL interrupt is inactiveBcR_RESTART_DET interrupt is inactive<AmRX_OVER interrupt is inactiveAmRX_FULL interrupt is inactiveAmTX_OVER interrupt is inactiveAnTX_EMPTY interrupt is inactiveAlRD_REQ interrupt is inactiveAmTX_ABRT interrupt is inactiveAmRX_DONE interrupt is inactiveBgRAW_INTR_ACTIVITY interrupt is inactiveAnSTOP_DET interrupt is inactiveAoSTART_DET interrupt is inactiveAnGEN_CALL interrupt is inactiveBaRESTART_DET interrupt is inactivekI2C is idleAkThis abort is not generated00BaSlave is disabled when it is idleAiSlave RX Data is not lostCiChecks if the value of the field is <code>INCLUDED</code>000000000000000000000000000000000CiChecks if the value of the field is <code>INTERNAL</code>CiChecks if the value of the field is <code>LO_TO_HI</code>CiChecks if the value of the field is <code>MAX_GAIN</code>0CiChecks if the value of the field is <code>MIN_GAIN</code>0AiMotorola SPI frame formatCiChecks if the value of the field is <code>NEG4D_BM</code>CiChecks if the value of the field is <code>NEG8D_BM</code>CiChecks if the value of the field is <code>NO_CRCRX</code>CiChecks if the value of the field is <code>NO_CRCTX</code>CiChecks if the value of the field is <code>NO_FIELD</code>CiChecks if the value of the field is <code>NO_INSTR</code>CiChecks if the value of the field is <code>NOT_DONE</code>0000000A`Tx FIFO not fullA`Rx FIFO not fullCiChecks if the value of the field is <code>OP_BYTE0</code>CiChecks if the value of the field is <code>OVER128X</code>CiChecks if the value of the field is <code>OVER256X</code>CiChecks if the value of the field is <code>PARALLEL</code>BaSelect PIO0\xe2\x80\x99s RX FIFO 0 as TREQ000BaSelect PIO0\xe2\x80\x99s RX FIFO 1 as TREQ000BaSelect PIO0\xe2\x80\x99s RX FIFO 2 as TREQ000BaSelect PIO0\xe2\x80\x99s RX FIFO 3 as TREQ000BaSelect PIO0\xe2\x80\x99s TX FIFO 0 as TREQ000BaSelect PIO0\xe2\x80\x99s TX FIFO 1 as TREQ000BaSelect PIO0\xe2\x80\x99s TX FIFO 2 as TREQ000BaSelect PIO0\xe2\x80\x99s TX FIFO 3 as TREQ000BaSelect PIO1\xe2\x80\x99s RX FIFO 0 as TREQ000BaSelect PIO1\xe2\x80\x99s RX FIFO 1 as TREQ000BaSelect PIO1\xe2\x80\x99s RX FIFO 2 as TREQ000BaSelect PIO1\xe2\x80\x99s RX FIFO 3 as TREQ000BaSelect PIO1\xe2\x80\x99s TX FIFO 0 as TREQ000BaSelect PIO1\xe2\x80\x99s TX FIFO 1 as TREQ000BaSelect PIO1\xe2\x80\x99s TX FIFO 2 as TREQ000BaSelect PIO1\xe2\x80\x99s TX FIFO 3 as TREQ000CiChecks if the value of the field is <code>POS2D_BM</code>CiChecks if the value of the field is <code>POS3D_BM</code>CiChecks if the value of the field is <code>POS4D_BM</code>CiChecks if the value of the field is <code>POS5D_BM</code>CiChecks if the value of the field is <code>POS6D_BM</code>CiChecks if the value of the field is <code>POS7D_BM</code>CiChecks if the value of the field is <code>POS8D_BM</code>CiChecks if the value of the field is <code>PULLDOWN</code>00CiChecks if the value of the field is <code>RECEIVED</code>000CiChecks if the value of the field is <code>SDD00000</code>CiChecks if the value of the field is <code>SDD00001</code>CiChecks if the value of the field is <code>SDD00010</code>CiChecks if the value of the field is <code>SDD00100</code>CiChecks if the value of the field is <code>SDD01000</code>CiChecks if the value of the field is <code>SDD10000</code>AnIs the pin in drive high mode?ClCheck whether spawning failed to the executor being shut \xe2\x80\xa60CiChecks if the value of the field is <code>STANDARD</code>B`Standard Speed mode of operationDhReturns <code>true</code> if the set is a superset of another, i.e., \xe2\x80\xa6hExamplesFeReturns <code>true</code> if all elements of <code>other</code> are contained in <code>self</code>\xe2\x80\xa6CiChecks if the value of the field is <code>TRAILING</code>00CiChecks if the value of the field is <code>TRANSMIT</code>B`Select UART0\xe2\x80\x99s RX FIFO as TREQ000B`Select UART0\xe2\x80\x99s TX FIFO as TREQ000B`Select UART1\xe2\x80\x99s RX FIFO as TREQ000B`Select UART1\xe2\x80\x99s TX FIFO as TREQ000CiChecks if the value of the field is <code>VDDHDIV5</code>0Ab<code>10001</code>000n<code>0</code>n<code>1</code>0CiControls the response of the ISO IN endpoint to an IN \xe2\x80\xa6Cn0x530 - Controls the response of the ISO IN endpoint to an \xe2\x80\xa6CdBit 12 - Shortcut between LASTRX event and STOP task0CcBit 9 - Shortcut between LASTTX event and STOP task0DdWrap this future in an <code>Either</code> future, making it the \xe2\x80\xa60CcLeft (or mono) is sampled on rising edge of PDM_CLKDdWrap this stream in an <code>Either</code> stream, making it the \xe2\x80\xa60BbLinearity calibration ready Word 1BbLinearity calibration ready Word 2BbLinearity calibration ready Word 3BbLinearity calibration ready Word 4BbLinearity calibration ready Word 5BbLinearity calibration ready Word 6BhLPTIM3,4,5 kernel clock source selectionAnLPUART1 Autonomous mode enableCcLPUART1 Peripheral Clocks Enable During CSleep Mode0ChBit 10 - This bit masks the R_START_DET interrupt in \xe2\x80\xa60AeRx Tx status registerBhTx timestamp status nanoseconds registerBdTx timestamp status seconds registerCnCreates a split signal with <code>&#39;static</code> lifetime.CnBit 0 - This bit controls whether the DW_apb_i2c master is \xe2\x80\xa60lPattern maskAd0x648 - Pattern maskAdMMC control registerCcBit 4 - Shortcut between NCTS event and STOPRX task0ChTurns a <code>Future&lt;Output = T&gt;</code> into a \xe2\x80\xa60ClCreates an error with the specified message spanning the \xe2\x80\xa6BfLast NFCID1 part (4, 7 or 10 bytes ID)Bn0x590 - Last NFCID1 part (4, 7 or 10 bytes ID)AeNfcTag state registerAm0x410 - NfcTag state registerAgBits 0:2 - NfcTag stateAcWake up not allowedB`Tx Command execution not blockedAiCriteria has not been met0000000000000000000000000000000AgRead: error not present0000000AhRead: no overrun occured11BnNo acknowledged data transfer on this endpoint000000CmBit 2 - Write \xe2\x80\x981\xe2\x80\x99 to enable interrupt for NOTRESOLVED \xe2\x80\xa60CnBit 2 - Write \xe2\x80\x981\xe2\x80\x99 to disable interrupt for NOTRESOLVED \xe2\x80\xa60CiReturns the raw number of buckets allocated in the table.BgOCTOSPI1 and OCTOSPI1 delay block resetBgOCTOSPI2 and OCTOSPI2 delay block resetCjBit 8 - output signal from selected peripheral, before \xe2\x80\xa60CeParses zero or more inner attributes from the stream.EeParse a pattern, possibly involving <code>|</code>, but not a leading <code>|</code>.BeParses a named (braced struct) field.CeParses zero or more outer attributes from the stream.DiQuasi-quotation macro that accepts input like the <code>quote!</code> \xe2\x80\xa6CgThis implementation deviates from the definition of \xe2\x80\xa60BgBits 0:7 - These bits read back as 0x11BgBits 0:7 - These bits read back as 0x22BfBits 0:3 - These bits read back as 0x00AhPeriod scheduling enableCkA macro that creates a projection type covering all the \xe2\x80\xa6ClBits 8:11 - Tag platform configuration as defined by the \xe2\x80\xa60CdBit 6 - Host: Preable enable for LS device on FS hub0CmBit 2 - Directly drive processor 0 SWCLK, if PROC0_ATTACH \xe2\x80\xa60CmBit 6 - Directly drive processor 1 SWCLK, if PROC1_ATTACH \xe2\x80\xa60AlConfiguration for processorsBc0x08 - Configuration for processorsAlgithub\xe2\x80\x82crates-io\xe2\x80\x82docs-rsCiBits 25:29 - Number of bits shifted out of OSR before \xe2\x80\xa60BiBit 15 - Host: Enable pull down resistors0CgBits 20:24 - Number of bits shifted into ISR before \xe2\x80\xa60CiQUADSPI and QUADSPI Delay Clock Enable During CSleep Mode0ClBit 10 - See IC_RAW_INTR_STAT for a detailed description \xe2\x80\xa6CeReads a signed n-bytes integer from <code>buf</code>.CcBit 0 - Shortcut between READY event and START task0BaVDD * 11/16 selected as referenceBaVDD * 13/16 selected as referenceBaVDD * 15/16 selected as referenceAeDisable regions watchAm0x518 - Disable regions watchAdEnable regions watchAl0x514 - Enable regions watchDeCreates a new stream that repeats elements of type <code>A</code> \xe2\x80\xa6AlReset value of the register.0ClCreates a new span with the same line/column information \xe2\x80\xa6CfBit 12 - Indicates whether a RESTART condition has \xe2\x80\xa6A`<code>100</code>0o<code>10</code>o<code>11</code>mRTC_OUT remapCfUtility structs that can be useful to other subcrates.CmBit 26 - RX overflow is raised by the Serial RX engine if \xe2\x80\xa60AfReceive address selectAn0x530 - Receive address selectCiMMC Receive Alignment Error Packet Counter Interrupt MaskCkMMC Receive Alignment Error Packet Counter Interrupt StatusCnBits 3:11 - Number of complete bytes received in the frame \xe2\x80\xa6CnBit 16 - Keep retention on RAM section S0 when RAM section \xe2\x80\xa6000CnBit 17 - Keep retention on RAM section S1 when RAM section \xe2\x80\xa6000CnBit 18 - Keep retention on RAM section S2 when RAM section \xe2\x80\xa6000CnBit 19 - Keep retention on RAM section S3 when RAM section \xe2\x80\xa6000CnBit 20 - Keep retention on RAM section S4 when RAM section \xe2\x80\xa6000CnBit 21 - Keep retention on RAM section S5 when RAM section \xe2\x80\xa6000CnBit 22 - Keep retention on RAM section S6 when RAM section \xe2\x80\xa6000CnBit 23 - Keep retention on RAM section S7 when RAM section \xe2\x80\xa6000CnBit 24 - Keep retention on RAM section S8 when RAM section \xe2\x80\xa6000CnBit 25 - Keep retention on RAM section S9 when RAM section \xe2\x80\xa6000CkBit 2 - Write \xe2\x80\x981\xe2\x80\x99 to enable interrupt for SEQSTARTED[0]0CnBit 2 - Write \xe2\x80\x981\xe2\x80\x99 to disable interrupt for SEQSTARTED[0\xe2\x80\xa60CkBit 2 - Enable or disable interrupt for SEQSTARTED[0] event0CkBit 3 - Write \xe2\x80\x981\xe2\x80\x99 to enable interrupt for SEQSTARTED[1]0CnBit 3 - Write \xe2\x80\x981\xe2\x80\x99 to disable interrupt for SEQSTARTED[1\xe2\x80\xa60CkBit 3 - Enable or disable interrupt for SEQSTARTED[1] event0CkBoot acknowledgment received (boot acknowledgment check \xe2\x80\xa6CkBoot acknowledgment timeout period This bit can only be \xe2\x80\xa6AoADC1/2 Peripheral Clocks Enable0A`ADC3 block resetAoAddress match code (Slave mode)CjAddress to be sent to the external device. In HyperBus \xe2\x80\xa6oready interruptAngroup regular conversion startAgA-device timeout changeA`Alert flag clearAbSMBUS alert enableAdWidth of input data.CnAutoreload register update OK clear flag Writing 1 to this \xe2\x80\xa6BoAutoreload register update OK Interrupt Enable.BcART Clock Enable During CSleep Mode0BaAutomatic PTP SYNC message EnableAjAttribute memory hold timeAjAttribute memory wait timeB`Automatic end mode (master mode)AcAuxiliary Timestamp0BjA-peripheral session valid override enableChanalog watchdog 1 monitoring a single channel or all \xe2\x80\xa6BfAnalog watchdog flag of the master ADCBeAnalog watchdog flag of the slave ADCAhAHB Master Write ChannelgB2BSTUPAlBackground color green valueA`BDMA block resetAlTIM_BRK2_CMPx (x=1-8) enableBdTIM_BRK2_CMPx (x=1-4) input polarityAhForce allow CPU1 to bootAhForce allow CPU2 to bootB`Brownout level option status bitBiBOR reset level option configuration bitsnBOR reset flag0A`Burst enable bit0AmBus turnaround phase duration0BjB-peripheral session valid override enableAkBypass the shadow registersCkClear anticipated frame synchronization detection flag. \xe2\x80\xa6nCapture enableBjControl Buffer DMA ENable for control flowCdHDMI-CEC Peripheral Clocks Enable During CSleep Mode0AhFrame Buffer Line NumberAjConnector ID status changeAeColor Key Green valueCmCKSTOP flag clear bit Set by software to clear the CKSTOP \xe2\x80\xa6CmClear late frame synchronization detection flag. This bit \xe2\x80\xa6AjBank 1 EOP1 flag clear bitlCLUT AddressClCommand response received (CRC check passed, or no CRC). \xe2\x80\xa6CjCommand sent (no response required). Interrupt flag is \xe2\x80\xa6CnThe CPSM treats the command as a Stop Transmission command \xe2\x80\xa6CmCompare register 1 update OK clear flag Writing 1 to this \xe2\x80\xa6BnCompare register 1 update OK interrupt enable.ClCodec not ready interrupt enable (AC97). This bit is set \xe2\x80\xa6oCounters Preset0CnTimer start in Continuous mode This bit is set by software \xe2\x80\xa6BmSet the compare value of the timer interrupt.0CeClear overrun / underrun. This bit is write only. \xe2\x80\xa6CnCommand path state machine active, i.e. not in Idle state. \xe2\x80\xa6nCPU reset flag0AjCRC Autonomous mode enableBnCRC peripheral clock enable during CSleep mode0AgCRC polynomial registerCaLength of CRC frame to be transacted and comparedChClock Recovery System peripheral clock enable during \xe2\x80\xa60AgCRYPography block resetCmNCS boundary. This field enables the transaction boundary \xe2\x80\xa6AbCSI clock trimming0BeControl Buffer Ready Interrupt EnableBhClears the Transfer Error Interrupt FlagCkClear wrong clock configuration flag. This bit is write \xe2\x80\xa6AkD1 domain clocks ready flagA`D1 Standby resetAkD2 domain clocks ready flagAhD2 domain APB1 prescalerAhD2 domain APB2 prescalerCmDABORT flag clear bit Set by software to clear the DABORT \xe2\x80\xa6BbDAC1&amp;2 peripheral clock enable0BeDAC2 (containing one converter) resetCnData transfer ended correctly. (data counter, DATACOUNT is \xe2\x80\xa6AeBinary data inversionCiData block sent/received. (CRC check passed) and DPSM \xe2\x80\xa6AjDMA Debug Registers EnableAcDefault Color AlphaAcDefault Color GreenA`DCMI block resetAfdeep power down enableB`Descriptor DMA-mode enable (qtd)ClDevice size. This field defines the size of the external \xe2\x80\xa6CmData hold interrupt enable Set and cleared by software to \xe2\x80\xa6BbDisconnect detected interrupt maskAmDisconnect detected interruptCegroup regular sequencer discontinuous number of ranksA`DMA1 block resetAmDMA2D Peripheral Clock Enable0A`DMA2 block resetCkData path state machine active, i.e. not in Idle state. \xe2\x80\xa6AgDelay_Req to SYNC RatioBnDSI Peripheral Clock Enable During CSleep Mode0AeD1 DTCM1 block enableAeD1 DTCM2 block enableCaDigital temperature sensor Autonomous mode enableCjDigital temperature sensor block enable during CSleep Mode0BbEnable Inner VLAN Tag in Rx StatusA`Enumeration doneA`Enumerated speedBkEnd of regular conversion of the master ADCBjEnd of regular conversion of the slave ADCBnEnd of regular sequence flag of the master ADCBmEnd of regular sequence flag of the slave ADCBggroup regular end of sampling interruptBlSynchronization error interrupt status clearBmSynchronization error masked interrupt statusBjSynchronization error raw interrupt statusAnExpected SYNC interrupt enableCjEthernet MAC bus interface Clock Enable During CSleep Mode0AoEthernet Reception Clock Enable0BbEthernet Transmission Clock Enable0CmExternal trigger edge event EXTTRIG is set by hardware to \xe2\x80\xa6BjFlow Control Busy or Backpressure ActivateAnFDCAN Peripheral Clocks Enable0CkFIFO reset, will flush any remaining data. This bit can \xe2\x80\xa6jFMAC resetBoFMC Peripheral Clocks Enable During CSleep Mode0AfFS/LS PHY clock selectCnSingle-Ended DP indicator This bit gives the voltage level \xe2\x80\xa6AnWatermark for buffer full flagAm0GPIO peripheral clock enable000000000000000000000A`Hash block resetAaBurst length/typeCn10-bit address header only read direction (master receiver \xe2\x80\xa6BfHost negotiation success status changeAgHorizontal offset countAcHost port interruptAmHRTIM peripheral clock enable0BiHSE clock security system Interrupt ClearBhHSE clock security system Interrupt FlagA`HSEM block resetAiHSE ready Interrupt ClearAhHSE ready Interrupt FlagAcHost set HNP enableAaRC48 clock enableA`HSI divider flagAiHSI ready Interrupt ClearAhHSI ready Interrupt FlagAbHSI clock trimming0CmHardware flow control enable This bit can only be written \xe2\x80\xa6hI2C1 Fm+A`I2C1 block resethI2C2 Fm+A`I2C2 block resethI2C3 Fm+A`I2C3 block resethI2C4 Fm+A`I2C4 block resetBbI2C4 kernel clock source selectionA`I2C5 block resetClIDMA buffer transfer complete. interrupt flag is cleared \xe2\x80\xa6CnIDMA transfer error clear bit Set by software to clear the \xe2\x80\xa6AnIN endpoint NAK effective maskBgIN token received with EP mismatch maskBlI/O high-speed at low-voltage status bit \xe2\x80\xa6CaI/O high-speed at low-voltage (PRODUCT_BELOW_25V)AlI/O high speed / low voltageBhIsochronous OUT packet dropped interruptAdD1 ITCM block enableC`analog watchdog 1 enable on scope group injectedBkgroup injected sequencer discontinuous modeBfgroup injected external trigger sourceC`group injected contexts queue overflow interruptAeSleep State Resume OKBbLayer 3 IP DA Inverse Match Enable0AoLayer 3 IP DA Higher Bits Match0AoLayer 3 IP SA Higher Bits Match0BbLayer 3 IP SA Inverse Match Enable0BmLayer 4 Destination Port Inverse Match Enable0BhLayer 4 Source Port Inverse Match Enable0lRead latencyCkGenerate Error-Bit on Long Bit Period Error The LBPEGEN \xe2\x80\xa6AeLine interrupt enableAbLPM interrupt maskoLPM retry countBiLSE clock security system Interrupt ClearBkLSE clock security system failure detectionBhLSE clock security system Interrupt FlagAiLSE ready Interrupt ClearAhLSE ready Interrupt FlagAiLSI ready Interrupt ClearAhLSI ready Interrupt FlagA`LTDC block resetA`Maximum transfernMCO1 prescalerAoMicro-controller clock output 1nMCO2 prescalerAoMicro-controller clock output 2AmMDIOS peripheral clock enable0A`MDMA block resetAmMemory to memory mode enabledAgCommon memory hold timeAgCommon memory wait timeBmMass Erase Protected Area Disabled for bank 1BmMass erase protected area disabled for bank 2BkMass erase secured area disabled for bank 1BkMass erase secured area disabled for bank 2AlMMC Receive Interrupt StatusAmMMC Transmit Interrupt StatusCmMute counter. These bits are set and cleared by software. \xe2\x80\xa6CnMute detection. This bit is read only. This flag is set if \xe2\x80\xa6CjMute value. This bit is set and cleared by software.It \xe2\x80\xa6CjSDMMC_CK dephasing selection bit for data and Command. \xe2\x80\xa6AnNon-periodic TxFIFO empty maskAiOwn Address 1 10-bit modeAloffset number x offset levelfEnableAmOPAMP peripheral clock enable0BmBank 1 write/erase error interrupt enable bitBiFLASH_OPTCR lock option configuration bitBePort x configuration bits (y = 0..15)gOTEPDISnOTFDEC1 enablenOTFDEC2 enableCjOutput drive. This bit is set and cleared by software. \xe2\x80\xa6B`Enable overflow error interruptsAnOverrun interrupt status clearCgData buffer overrun/underrun interrupt status clear \xe2\x80\xa6AoOverrun masked interrupt statusCmData buffer overrun/underrun masked interrupt status This \xe2\x80\xa6AnOverrun flag of the master ADCAlOverrun raw interrupt statusCnData buffer overrun/underrun raw interrupt status This bit \xe2\x80\xa6AmOverrun flag of the slave ADCAiPCM frame synchronizationCmD1 domain Power Down Deepsleep selection. This bit allows \xe2\x80\xa6CkD2 domain Power Down Deepsleep. This bit allows CPU1 to \xe2\x80\xa6CjSystem D3 domain Power Down Deepsleep. This bit allows \xe2\x80\xa6AjPacket error checking byteAjPort enable/disable changeAoInternal high-speed PHY enable.AjPHY Low-power clock selectmPHY SuspendedAePin reset flag (NRST)0AkPacket status (device mode)AiPacket status (host mode)AjPLL1 ready Interrupt ClearAiPLL1 ready Interrupt FlagAgPort overcurrent changeAbPOR/PDR reset flag0CmFlexible PPS Output (ptp_pps_o[0]) Control or PPSCTRL PPS \xe2\x80\xa6AjPPS Output Signal IntervalAgProbe Period (TADP_PRD)CfRegisters update mode The PRELOAD bit controls the \xe2\x80\xa6BoPeriodic transmit request queue space availableBjTop of the periodic transmit request queueAgWait feature enable bitClSDMMC state control bits. These bits can only be written \xe2\x80\xa6BaPower Mode of the COMP channel 1.0AeQTD list base addressCkCRC calculation initialization pattern control for receiverAjRecalibration pending flagBnReference clock detection enable (50 or 60 Hz)CnRefresh rate. This field enables the refresh rate feature. \xe2\x80\xa6AdI2C Register AddressAabRemoteWake valueAfResponse command indexAeWidth of output data.AcReverse output dataAgDynamic Loading ControlBnRNG peripheral clock enable during CSleep mode0BjRight-shift data after Offset 1 correctionBjRight-shift data after Offset 2 correctionBjRight-shift data after Offset 3 correctionBjRight-shift data after Offset 4 correctionmReset on ReadAjRTC Autonomous mode enableClRead wait start. If this bit is set, read wait operation \xe2\x80\xa6CmRx-Missing Acknowledge Error Interrupt Enable The RXACKIE \xe2\x80\xa6AnNumber of DMA Receive ChannelsAdRx DMA stream enableBaReceiver DMA ENable for data flowAmDMA reception requests enableClEnd Of Reception Interrupt Enable The RXENDIE bit is set \xe2\x80\xa6lRxFIFO flushCkReceive FIFO empty This is a hardware status flag only, \xe2\x80\xa6CgReceive FIFO full This bit is cleared when one FIFO \xe2\x80\xa6AkReceive FIFO non-empty maskBdReceive FIFO threshold configurationCmReceived FIFO overrun error or IDMA write transfer error. \xe2\x80\xa6BgReceive Queue Overflow Interrupt StatusCmRx-Buffer Overrun Interrupt Enable The RXOVRIE bit is set \xe2\x80\xa6AoReceive Status Interrupt EnableAhReceive Status InterruptA`SAI1 block resetCbSAI1 and DFSDM1 kernel Aclk clock source selectionA`SAI2 block resetA`SAI3 block resetA`SAI4 block resetAjSmartcard auto-retry countCgStep-down converter forced ON and in High Power MR modeCmSDIOIT flag clear bit Set by software to clear the SDIOIT \xe2\x80\xa6CbStep-down converter voltage output level selectionCjVBUS session indicator Indicates if VBUS is above VBUS \xe2\x80\xa6B`System reset from CPU reset flag0CnLPTIM start in Single mode This bit is set by software and \xe2\x80\xa6jIP versiongSODDFRMAgPeripheral Block EnableA`SPI1 block resetA`SPI2 block resetA`SPI3 block resetA`SPI4 block resetA`SPI5 block resetA`SPI6 block resetBbSPI6 kernel clock source selectionAbSRAM1 block enable0AbSRAM2 block enable0AbSRAM3 block enable0BeSession request success status changenStop PHY clockAhBank 1 strobe error flagCaNumber of Status Words in Tx Status FIFO of QueueAhSub-step of Core releasenSuspend statusAnSWPMI Peripheral Clocks Enable0AnSynchronization input selectedBdClears the Synchronization Done flagAdSynchronization DonelSYNC dividerjSYNC errorAhSYNC event OK clear flagAbSYNC event OK flagCmSynchronization outputs These bits are set and cleared by \xe2\x80\xa6AgSYNC polarity selectionAlSYNC signal source selectionAcTamper filter countAgActive level for tamperAgTamper interrupt enableA`Tamper mask flagCfCRC calculation initialization pattern control for \xe2\x80\xa6AfTIFRE interrupt enableAkTIM peripheral clock enable00000AmTIM15 peripheral clock enable0AmTIM16 peripheral clock enable0AmTIM17 peripheral clock enable0A`TIM1 block resetAbTIM23 block enableAbTIM24 block enableoTIM block reset00000A`TIM8 block resetAoTimeout or t_low detection flagCm15: 0]: Timeout period After each access in Memory-mapped \xe2\x80\xa6ChTrigger selector The TRIGSEL bits select the trigger \xe2\x80\xa6AnTrimming overflow or underflowAcchannel sample timeB`Enable Timestamp for All PacketsCiAdditional number of transactions reload interrupt enableBnEnable Processing of PTP over Ethernet PacketsCnTx-Missing Acknowledge Error Interrupt Enable The TXACKEIE \xe2\x80\xa6AoNumber of DMA Transmit ChannelsAdTx DMA stream enableB`DMA transmission requests enableCmTx-End Of Message Interrupt Enable The TXENDIE bit is set \xe2\x80\xa6ChTx-Error Interrupt Enable The TXERRIE bit is set and \xe2\x80\xa6AbTxFIFO empty levellTxFIFO flushCiTransmit FIFO empty This bit is cleared when one FIFO \xe2\x80\xa6CkTransmit FIFO full This is a hardware status flag only, \xe2\x80\xa6AnTXFIFO threshold configurationB`Transmit Status Interrupt EnableAiTransmit Status InterruptAnTransmit Timestamp Status HighBdTx Timestamp Status Interrupt StatusAmTransmit Timestamp Status LowCkTx-Underrun Interrupt Enable The TXUDRIE bit is set and \xe2\x80\xa6BiTransmit Queue Underflow Interrupt StatusAnUART4 Peripheral Clocks Enable0AnUART5 Peripheral Clocks Enable0AnUART7 Peripheral Clocks Enable0AnUART8 Peripheral Clocks Enable0AnUART9 Peripheral Clocks Enable0AcULPI Clock SuspendMAnULPI interface protect disableBaEnable underflow error interruptskUSB suspendAbST-defined versionA`VREF block resetCmVSWEND flag clear bit Set by software to clear the VSWEND \xe2\x80\xa6ClVoltage switch sequence start. This bit is used to start \xe2\x80\xa6AiWait timing configuration0CmCPSM waits for interrupt request. If this bit is set, the \xe2\x80\xa6AhWait signal polarity bit0AoWindow Horizontal Stop PositionB`Window Horizontal Start PositionBeWindow comparator mode selection bit.BgResume/remote wakeup detected interruptAfWakeup clock selectionAmWindow Vertical Stop PositionAnWindow Vertical Start PositionAbWWDG1 Clock Enable0AmWWDG2 peripheral clock enable0AiBase address of X1 bufferAiBase address of X2 bufferAaTransceiver delayCcBit 29 - If 1, side-set data is asserted to pin \xe2\x80\xa60EdCreate a range with the <code>first</code> and <code>last</code> spans being the \xe2\x80\xa6ChGet the total number of cycles that the processor is \xe2\x80\xa600CgBit 1 - Indicates sleep-on-exit when returning from \xe2\x80\xa60eBit 400000eBit 500000eBit 600000eBit 700000CbExecution/behavioural settings for state machine 0Ci0x04 - Execution/behavioural settings for state machine 0CkIterator for array of: 0x12c..0x144 - Cluster SM_IRQ%s, \xe2\x80\xa6CnSort the map\xe2\x80\x99s key-value pairs in place using a sort-key \xe2\x80\xa6CkSort the set\xe2\x80\x99s values in place using a key extraction \xe2\x80\xa6CmReturns the source text behind a span. This preserves the \xe2\x80\xa6CcSPDIFRX Peripheral Clocks Enable During CSleep Mode0B`Bit 18 - Read data strobe enable0CjSpinlock state A bitmap containing the state of all 32 \xe2\x80\xa6Cn0x5c - Spinlock state A bitmap containing the state of all \xe2\x80\xa6CdSplits a queue into producer and consumer endpoints.000CkReturns the first key-value pair and the rest of the slice,DkReturns the first value and the rest of the slice, or <code>None</code> \xe2\x80\xa6CmPrimeCell identification registers, SSPPCellID0-3 on page \xe2\x80\xa6Cm0xff0 - PrimeCell identification registers, SSPPCellID0-3 \xe2\x80\xa6BgBits 0:7 - These bits read back as 0x0D2Cm0xff4 - PrimeCell identification registers, SSPPCellID0-3 \xe2\x80\xa6BgBits 0:7 - These bits read back as 0xF04Cm0xff8 - PrimeCell identification registers, SSPPCellID0-3 \xe2\x80\xa6BgBits 0:7 - These bits read back as 0x056Cm0xffc - PrimeCell identification registers, SSPPCellID0-3 \xe2\x80\xa6BgBits 0:7 - These bits read back as 0xB1AkDTCM RAM size option statusBjDTCM size select option configuration bitsAoBit 0 - Host: Start transaction0DhReturns <code>true</code> if <code>needle</code> is a prefix of the Vec.CgKernel clock selection after a wake up from system StopCfReturns the number of elements currently in the deque.AcFIFO stream addressAj0x14 - FIFO stream addressCkBits 2:31 - The address of the next word to be streamed \xe2\x80\xa60ChFIFO stream data Streamed data is buffered here, for \xe2\x80\xa6Ck0x1c - FIFO stream data Streamed data is buffered here, \xe2\x80\xa6CbRemoves an element from the vector and returns it.DkRemove the key-value pair equivalent to <code>key</code> and return its \xe2\x80\xa6CiRemove the key, value pair stored in the map for this \xe2\x80\xa6010DiRemove the value from the set, and return <code>true</code> if it was \xe2\x80\xa6ChBit 2 - Writing 1 to this bit causes the SYSRESETREQ \xe2\x80\xa60CjExtract the stopping future out of the combinator. The \xe2\x80\xa6DjAttempt to take the output of a <code>MaybeDone</code> without driving \xe2\x80\xa6DeAttempt to take the output of a <code>TryMaybeDone</code> without \xe2\x80\xa6ClOnce the stopping future is resolved, this method can be \xe2\x80\xa6jClear timeAa0x0c - Clear timeeBit 0AaClear RTC COUNTERAh0x08 - Clear RTC COUNTER2432BcIncrement Timer (Counter mode only)Bj0x08 - Increment Timer (Counter mode only)4104ClStart encryption/decryption. This operation will stop by \xe2\x80\xa6Ck0x04 - Start encryption/decryption. This operation will \xe2\x80\xa66ClStart generation of key-stream. This operation will stop \xe2\x80\xa6Cn0x00 - Start generation of key-stream. This operation will \xe2\x80\xa68CgEnable NFC sense field mode, change state to sense modeCm0x08 - Enable NFC sense field mode, change state to sense \xe2\x80\xa6:kStart RADIOAb0x08 - Start RADIO<AeStart SPI transactionAl0x10 - Start SPI transaction>CfStarts the SAADC and prepares the result buffer in RAMCm0x00 - Starts the SAADC and prepares the result buffer in \xe2\x80\xa6eBit 0kStart TimerAb0x00 - Start Timer2AaStart RTC COUNTERAh0x00 - Start RTC COUNTER4AmStart temperature measurementBd0x00 - Start temperature measurement6BiTask starting the random number generatorC`0x00 - Task starting the random number generator8ClStart resolving addresses based on IRKs specified in the \xe2\x80\xa6Cl0x00 - Start resolving addresses based on IRKs specified \xe2\x80\xa6:AbStart the watchdogAi0x00 - Start the watchdog<BdTask starting the quadrature decoderBk0x00 - Task starting the quadrature decoder>A`Start comparatorAg0x00 - Start comparatoreBit 0210kStart TimerAb0x00 - Start Timer2AnStarts continuous PDM transferBe0x00 - Starts continuous PDM transfer4CmStarts continuous I2S transfer. Also starts MCK generator \xe2\x80\xa6Cj0x00 - Starts continuous I2S transfer. Also starts MCK \xe2\x80\xa66CbReturns a reference to the underlying timer queue.BjA generic timer queue for async executors.1CcClocking options for the trace port debug interfaceCk0x55c - Clocking options for the trace port debug interfaceBoExecute the provided operations on the I2C bus.BiPerform a transaction against the device.CnExecute the provided operations on the I2C bus as a single \xe2\x80\xa61BhTarget Time Register Mode for PPS OutputCnBit 10 - Write \xe2\x80\x981\xe2\x80\x99 to enable interrupt for TRIGGERED[10\xe2\x80\xa60ClBit 10 - Write \xe2\x80\x981\xe2\x80\x99 to disable interrupt for TRIGGERED\xe2\x80\xa60CjBit 10 - Enable or disable interrupt for TRIGGERED[10] \xe2\x80\xa60CnBit 11 - Write \xe2\x80\x981\xe2\x80\x99 to enable interrupt for TRIGGERED[11\xe2\x80\xa60ClBit 11 - Write \xe2\x80\x981\xe2\x80\x99 to disable interrupt for TRIGGERED\xe2\x80\xa60CjBit 11 - Enable or disable interrupt for TRIGGERED[11] \xe2\x80\xa60CnBit 12 - Write \xe2\x80\x981\xe2\x80\x99 to enable interrupt for TRIGGERED[12\xe2\x80\xa60ClBit 12 - Write \xe2\x80\x981\xe2\x80\x99 to disable interrupt for TRIGGERED\xe2\x80\xa60CjBit 12 - Enable or disable interrupt for TRIGGERED[12] \xe2\x80\xa60CnBit 13 - Write \xe2\x80\x981\xe2\x80\x99 to enable interrupt for TRIGGERED[13\xe2\x80\xa60ClBit 13 - Write \xe2\x80\x981\xe2\x80\x99 to disable interrupt for TRIGGERED\xe2\x80\xa60CjBit 13 - Enable or disable interrupt for TRIGGERED[13] \xe2\x80\xa60CnBit 14 - Write \xe2\x80\x981\xe2\x80\x99 to enable interrupt for TRIGGERED[14\xe2\x80\xa60ClBit 14 - Write \xe2\x80\x981\xe2\x80\x99 to disable interrupt for TRIGGERED\xe2\x80\xa60CjBit 14 - Enable or disable interrupt for TRIGGERED[14] \xe2\x80\xa60CnBit 15 - Write \xe2\x80\x981\xe2\x80\x99 to enable interrupt for TRIGGERED[15\xe2\x80\xa60ClBit 15 - Write \xe2\x80\x981\xe2\x80\x99 to disable interrupt for TRIGGERED\xe2\x80\xa60CjBit 15 - Enable or disable interrupt for TRIGGERED[15] \xe2\x80\xa60AlOffset trimming value (NMOS)AlOffset trimming value (PMOS)CnAttempt to transform a stream into a collection, returning \xe2\x80\xa60ClFlatten the execution of this future when the successful \xe2\x80\xa60CiFlattens a stream of streams into just one continuous \xe2\x80\xa60DgTries to reserve capacity for at least <code>additional</code> more \xe2\x80\xa600DfTry to reserve capacity for <code>additional</code> more key-value \xe2\x80\xa6D`Try to reserve capacity for <code>additional</code> more values.BkEnable MAC Address for PTP Packet FilteringClBit 15 - TX_DIFFMODE=0: Single ended mode TX_DIFFMODE=1: \xe2\x80\xa60CfBits 3:11 - Number of complete bytes that shall be \xe2\x80\xa60CnIterator over the type parameters in <code>self.params</code>.CmCreates a new suffixed integer literal with the specified \xe2\x80\xa6CmBit 3 - Always reads as one, indicates that all unaligned \xe2\x80\xa6CbUp and down counter, center-aligned PWM duty cycleCmBit 7 - Write \xe2\x80\x981\xe2\x80\x99 to enable interrupt for USBDETECTED \xe2\x80\xa60CnBit 7 - Write \xe2\x80\x981\xe2\x80\x99 to disable interrupt for USBDETECTED \xe2\x80\xa60CjUsed to adjust trim values of USB phy pull down resistors.Cj0x84 - Used to adjust trim values of USB phy pull down \xe2\x80\xa6CcBit 0 - Shortcut between VALRDY event and STOP task0BiBit 11 - Source: SIE_STATUS.VBUS_DETECTED00000eBit 20BcReturns the active exception number00CgBits 12:20 - Indicates the exception number for the \xe2\x80\xa6e0.80Ve0.85Ve0.90Ve0.95Ve1.00Ve1.05Vo1.10V (default)e1.15Ve1.20Ve1.25Ve1.30VCkBits 11:15 - Wait cycles between control frame transmit \xe2\x80\xa60ClFrame is transmitted on a bit grid between FRAMEDELAYMIN \xe2\x80\xa6DgCreates an empty <code>HashMap</code> which will use the given hash \xe2\x80\xa6CiCreates a new empty hash set which will use the given \xe2\x80\xa6C`Create a new map with <code>hash_builder</code>.C`Create a new set with <code>hash_builder</code>.CmConfigures the system timer (SysTick) as a delay provider \xe2\x80\xa6CmBits 7:11 - After reaching wrap_top, execution is wrapped \xe2\x80\xa60CjBit 29 - If 1, the channel received a write bus error. \xe2\x80\xa60000000BkAllocated size of X1 buffer in 16-bit wordsBaSize of X2 buffer in 16-bit wordsA`<code>101</code>000o<code>10</code>o<code>11</code>A`<code>100</code>1113DaField <code>ABORT_DONE</code> reader - Raised when any bit in \xe2\x80\xa6000DaField <code>ABORT_DONE</code> writer - Raised when any bit in \xe2\x80\xa60DkField <code>ACCDBLREAD</code> reader - Snapshot of the ACCDBL register. \xe2\x80\xa6CnSnapshot of the ACC register, updated by the READCLRACC or \xe2\x80\xa6Aa75 - ADC_ETC_IRQ00Aa76 - ADC_ETC_IRQ10Aa77 - ADC_ETC_IRQ20Aa78 - ADC_ETC_IRQ30Aa22 - ADC_IRQ_FIFOAlUSART wakeup on address markB`Address used in the TWI transfer0BnDescription collection[n]: TWI slave address nBaPointer to the resolvable addressBiTimeout wait cycle for AHB command grant.BbAHB RX Buffer 0 Control Register 00BbAHB RX Buffer 1 Control Register 00BbAHB RX Buffer 2 Control Register 00BbAHB RX Buffer 3 Control Register 00Bdaudio sub-block in asynchronous modeCgUse Kernel Clock adc_ker_ck_input divided by PRESC. \xe2\x80\xa6DjExtensions to the <code>ParseStream</code> API to support manipulating \xe2\x80\xa6CiAtomics-based shared bus <code>I2c</code> implementation.CoAtomics-based shared bus <code>SpiDevice</code> implementation.BjShortcut between BB event and SUSPEND taskDhField <code>BB_SUSPEND</code> reader - Shortcut between BB event and \xe2\x80\xa6DhField <code>BB_SUSPEND</code> writer - Shortcut between BB event and \xe2\x80\xa6CiFS is asserted one bit before the first bit of the slot 0BnConfigure the number of bits used by the TIMER0CnEnable AHB bus bufferable write access support. This field \xe2\x80\xa6ClBUS_PRIORITY (rw) register accessor: Set the priority of \xe2\x80\xa6CdThe variadic argument of a function pointer like \xe2\x80\xa6B`The <code>&amp;=</code> operatorAlThe <code>^=</code> operatorBbRCC APB1 High Sleep Clock RegisterBaRCC APB1 Low Sleep Clock RegisterCiDisabled. When there is AHB bus cachable read access, \xe2\x80\xa6ChEnabled. When there is AHB bus cachable read access, \xe2\x80\xa6CkCalibration output is 1 Hz (with default prescaler setting)o1: Carrier seenDeField <code>CCACORRCNT</code> reader - Limit for occurances above \xe2\x80\xa6DeField <code>CCACORRCNT</code> writer - Limit for occurances above \xe2\x80\xa6BnIEEE 802.15.4 clear channel assessment controlDjField <code>CCAEDTHRES</code> reader - CCA energy busy threshold. Used \xe2\x80\xa6DjField <code>CCAEDTHRES</code> writer - CCA energy busy threshold. Used \xe2\x80\xa6CgWrite \xe2\x80\x981\xe2\x80\x99 to disable interrupt for CCASTOPPED eventCfWrite \xe2\x80\x981\xe2\x80\x99 to enable interrupt for CCASTOPPED eventDcField <code>CCASTOPPED</code> reader - Write \xe2\x80\x981\xe2\x80\x99 to disable \xe2\x80\xa6DbField <code>CCASTOPPED</code> reader - Write \xe2\x80\x981\xe2\x80\x99 to enable \xe2\x80\xa6DcField <code>CCASTOPPED</code> writer - Write \xe2\x80\x981\xe2\x80\x99 to disable \xe2\x80\xa6DbField <code>CCASTOPPED</code> writer - Write \xe2\x80\x981\xe2\x80\x99 to enable \xe2\x80\xa6CiWrite \xe2\x80\x981\xe2\x80\x99 to disable interrupt for CH[0].LIMITH eventChWrite \xe2\x80\x981\xe2\x80\x99 to enable interrupt for CH[0].LIMITH eventCiWrite \xe2\x80\x981\xe2\x80\x99 to disable interrupt for CH[0].LIMITL eventChWrite \xe2\x80\x981\xe2\x80\x99 to enable interrupt for CH[0].LIMITL eventCkCH10_DBG_TCR (r) register accessor: Read to get channel \xe2\x80\xa6CkCH11_DBG_TCR (r) register accessor: Read to get channel \xe2\x80\xa6CiWrite \xe2\x80\x981\xe2\x80\x99 to disable interrupt for CH[1].LIMITH eventChWrite \xe2\x80\x981\xe2\x80\x99 to enable interrupt for CH[1].LIMITH eventCiWrite \xe2\x80\x981\xe2\x80\x99 to disable interrupt for CH[1].LIMITL eventChWrite \xe2\x80\x981\xe2\x80\x99 to enable interrupt for CH[1].LIMITL eventCiWrite \xe2\x80\x981\xe2\x80\x99 to disable interrupt for CH[2].LIMITH eventChWrite \xe2\x80\x981\xe2\x80\x99 to enable interrupt for CH[2].LIMITH eventCiWrite \xe2\x80\x981\xe2\x80\x99 to disable interrupt for CH[2].LIMITL eventChWrite \xe2\x80\x981\xe2\x80\x99 to enable interrupt for CH[2].LIMITL eventCiWrite \xe2\x80\x981\xe2\x80\x99 to disable interrupt for CH[3].LIMITH eventChWrite \xe2\x80\x981\xe2\x80\x99 to enable interrupt for CH[3].LIMITH eventCiWrite \xe2\x80\x981\xe2\x80\x99 to disable interrupt for CH[3].LIMITL eventChWrite \xe2\x80\x981\xe2\x80\x99 to enable interrupt for CH[3].LIMITL eventCiWrite \xe2\x80\x981\xe2\x80\x99 to disable interrupt for CH[4].LIMITH eventChWrite \xe2\x80\x981\xe2\x80\x99 to enable interrupt for CH[4].LIMITH eventCiWrite \xe2\x80\x981\xe2\x80\x99 to disable interrupt for CH[4].LIMITL eventChWrite \xe2\x80\x981\xe2\x80\x99 to enable interrupt for CH[4].LIMITL eventCiWrite \xe2\x80\x981\xe2\x80\x99 to disable interrupt for CH[5].LIMITH eventChWrite \xe2\x80\x981\xe2\x80\x99 to enable interrupt for CH[5].LIMITH eventCiWrite \xe2\x80\x981\xe2\x80\x99 to disable interrupt for CH[5].LIMITL eventChWrite \xe2\x80\x981\xe2\x80\x99 to enable interrupt for CH[5].LIMITL eventCiWrite \xe2\x80\x981\xe2\x80\x99 to disable interrupt for CH[6].LIMITH eventChWrite \xe2\x80\x981\xe2\x80\x99 to enable interrupt for CH[6].LIMITH eventCiWrite \xe2\x80\x981\xe2\x80\x99 to disable interrupt for CH[6].LIMITL eventChWrite \xe2\x80\x981\xe2\x80\x99 to enable interrupt for CH[6].LIMITL eventCiWrite \xe2\x80\x981\xe2\x80\x99 to disable interrupt for CH[7].LIMITH eventChWrite \xe2\x80\x981\xe2\x80\x99 to enable interrupt for CH[7].LIMITH eventCiWrite \xe2\x80\x981\xe2\x80\x99 to disable interrupt for CH[7].LIMITL eventChWrite \xe2\x80\x981\xe2\x80\x99 to enable interrupt for CH[7].LIMITL eventDdField <code>CHAN_ABORT</code> reader - Each bit corresponds to a \xe2\x80\xa6DdField <code>CHAN_ABORT</code> writer - Each bit corresponds to a \xe2\x80\xa6Ac0: MIC check failedAc1: MIC check passedAmChannel enable clear registerAkChannel enable set registerBhJEDEC JEP-106 compliant chip identifier.CnCH_CTRL_TRIG (rw) register accessor: DMA Channel 0 Control \xe2\x80\xa6CkCH_READ_ADDR (rw) register accessor: DMA Channel 0 Read \xe2\x80\xa6CmThis bit allows disabling the clock gate (always ungated) \xe2\x80\xa600000000000mcore_clk_rootlipg_clk_rootkperclk_rootmpll4_main_clkgosc_clknlpspi_clk_rootmsai1_clk_rootmsai3_clk_rootntrace_clk_rootA`flexspi_clk_rootmuart_clk_rootospdif0_clk_rootAhClock Prescaler Register0Aa1: <code>1</code>0000Ac4: <code>100</code>Ac5: <code>101</code>111Ac6: <code>110</code>Ab2: <code>10</code>000021222Ac7: <code>111</code>Cgif (DPLL Locked) SPDIF_RxClk else REF_CLK_32K (XTALOSC)Cjif (DPLL Locked) SPDIF_RxClk else tx_clk (SPDIF0_CLK_ROOT)Boif (DPLL Locked) SPDIF_RxClk else SPDIF_EXT_CLKAeREF_CLK_32K (XTALOSC)Ahtx_clk (SPDIF0_CLK_ROOT)mSPDIF_EXT_CLKCnCLK_ADC_CTRL (rw) register accessor: Clock control, can be \xe2\x80\xa6CnCLK_REF_CTRL (rw) register accessor: Clock control, can be \xe2\x80\xa6CnCLK_RTC_CTRL (rw) register accessor: Clock control, can be \xe2\x80\xa6CnCLK_SYS_CTRL (rw) register accessor: Clock control, can be \xe2\x80\xa6BfField <code>clk_sys_io</code> reader -00BfField <code>clk_sys_io</code> writer -0CnCLK_USB_CTRL (rw) register accessor: Clock control, can be \xe2\x80\xa6ChThis bit determines whether AHB RX Buffer and AHB TX \xe2\x80\xa6DjField <code>CLR_RD_REQ</code> reader - Read this register to clear the \xe2\x80\xa6CdCODEPAGESIZE (r) register accessor: an alias for \xe2\x80\xa6CfWrite \xe2\x80\x981\xe2\x80\x99 to disable interrupt for COLLISION eventCeWrite \xe2\x80\x981\xe2\x80\x99 to enable interrupt for COLLISION eventAiTRNG_CONFIG_OPT for TRNG.ClIn run mode, software can manually control powering down \xe2\x80\xa6Baon board oscillator is not ready.Ckinterrupt is not generated due to on board oscillator readyAmon board oscillator is ready.Cdinterrupt generated due to on board oscillator readyDfField <code>COUNTERTOP</code> reader - Value up to which the pulse \xe2\x80\xa6DfField <code>COUNTERTOP</code> writer - Value up to which the pulse \xe2\x80\xa6CgOnly counter overflow/underflow generates an update \xe2\x80\xa6AeCurrent COUNTER valueCfThe target count used to tune the 1MHz clock frequency000B`The current tuning value in use.000CbThe target count used to tune the RC OSC frequency000AaCRC initial valuenCRC polynomialBjShortcut between CROSS event and STOP task0DkField <code>CROSS_STOP</code> reader - Shortcut between CROSS event and \xe2\x80\xa60DkField <code>CROSS_STOP</code> writer - Shortcut between CROSS event and \xe2\x80\xa60CiCache Access counter A 32 bit saturating counter that \xe2\x80\xa6CfCache Hit counter A 32 bit saturating counter that \xe2\x80\xa6CfWrite \xe2\x80\x981\xe2\x80\x99 to disable interrupt for CTSTARTED eventCeWrite \xe2\x80\x981\xe2\x80\x99 to enable interrupt for CTSTARTED eventCfWrite \xe2\x80\x981\xe2\x80\x99 to disable interrupt for CTSTOPPED eventCeWrite \xe2\x80\x981\xe2\x80\x99 to enable interrupt for CTSTOPPED eventCbcapture/compare mode register x (x=1) (input mode)0BfEnable DC/DC converter for REG0 stage.CiSet high to improve the transition from heavy load to \xe2\x80\xa6AlConfiguration of the decoderAg40: 0dB gain adjustment0CnSelect between default DETECT signal behaviour and LDETECT \xe2\x80\xa6DhField <code>DETECTMODE</code> reader - Select between default DETECT \xe2\x80\xa6DhField <code>DETECTMODE</code> writer - Select between default DETECT \xe2\x80\xa6ClField <code>DEVICEADDR</code> reader - 48 bit device addressBaCalibration for differential modeC`Input channel is configured in differential modeBoDisable stepping for the output VDD_SOC of DCDCm1: Disconnect0000000000000000000000000000000000000000000lDivider /128lDivider /256BhControl and status register for divider.CgDIV_QUOTIENT (rw) register accessor: Divider result \xe2\x80\xa6CkDIV_SDIVISOR (rw) register accessor: Divider signed divisorCiDIV_UDIVISOR (rw) register accessor: Divider unsigned \xe2\x80\xa6Aa11 - DMA1_STREAM0Aa12 - DMA1_STREAM1Aa13 - DMA1_STREAM2Aa14 - DMA1_STREAM3Aa15 - DMA1_STREAM4Aa16 - DMA1_STREAM5Aa17 - DMA1_STREAM6Aa47 - DMA1_STREAM7Aa56 - DMA2_STREAM0Aa57 - DMA2_STREAM1Aa58 - DMA2_STREAM2Aa59 - DMA2_STREAM3Aa60 - DMA2_STREAM4Aa68 - DMA2_STREAM5Aa69 - DMA2_STREAM6Aa70 - DMA2_STREAM7AaDMA RX data levelAaDMA TX data levelAjDMA Circular Mode selectedCi1\xe2\x80\x99b0: Trig DMA_REQ with latched signal, REQ will be \xe2\x80\xa6AjDMA One Shot Mode selectedCiCrystal Oscillator pause control This is used to save \xe2\x80\xa6ClRing Oscillator pause control This is used to save power \xe2\x80\xa6AnData toggle control and statusCkDebug monitor interrupt (not present on Cortex-M0 variants)0DbField <code>ECBDATAPTR</code> reader - Pointer to the ECB data \xe2\x80\xa6DbField <code>ECBDATAPTR</code> writer - Pointer to the ECB data \xe2\x80\xa6BgEdge counter disabled and held in resetAdEdge counter enabled1010ClThe counter counts up or down depending on the direction \xe2\x80\xa6CfWrite \xe2\x80\x981\xe2\x80\x99 to disable interrupt for EDSTOPPED eventCeWrite \xe2\x80\x981\xe2\x80\x99 to enable interrupt for EDSTOPPED eventh8 framesCjWhen CALW8 is set to \xe2\x80\x981\xe2\x80\x99, the 8-second calibration \xe2\x80\xa6ChWrite \xe2\x80\x981\xe2\x80\x99 to disable interrupt for ENDEPOUT[0] eventCgWrite \xe2\x80\x981\xe2\x80\x99 to enable interrupt for ENDEPOUT[0] eventChWrite \xe2\x80\x981\xe2\x80\x99 to disable interrupt for ENDEPOUT[1] eventCgWrite \xe2\x80\x981\xe2\x80\x99 to enable interrupt for ENDEPOUT[1] eventChWrite \xe2\x80\x981\xe2\x80\x99 to disable interrupt for ENDEPOUT[2] eventCgWrite \xe2\x80\x981\xe2\x80\x99 to enable interrupt for ENDEPOUT[2] eventChWrite \xe2\x80\x981\xe2\x80\x99 to disable interrupt for ENDEPOUT[3] eventCgWrite \xe2\x80\x981\xe2\x80\x99 to enable interrupt for ENDEPOUT[3] eventChWrite \xe2\x80\x981\xe2\x80\x99 to disable interrupt for ENDEPOUT[4] eventCgWrite \xe2\x80\x981\xe2\x80\x99 to enable interrupt for ENDEPOUT[4] eventChWrite \xe2\x80\x981\xe2\x80\x99 to disable interrupt for ENDEPOUT[5] eventCgWrite \xe2\x80\x981\xe2\x80\x99 to enable interrupt for ENDEPOUT[5] eventChWrite \xe2\x80\x981\xe2\x80\x99 to disable interrupt for ENDEPOUT[6] eventCgWrite \xe2\x80\x981\xe2\x80\x99 to enable interrupt for ENDEPOUT[6] eventChWrite \xe2\x80\x981\xe2\x80\x99 to disable interrupt for ENDEPOUT[7] eventCgWrite \xe2\x80\x981\xe2\x80\x99 to enable interrupt for ENDEPOUT[7] eventCfWrite \xe2\x80\x981\xe2\x80\x99 to disable interrupt for ENDISOOUT eventCeWrite \xe2\x80\x981\xe2\x80\x99 to enable interrupt for ENDISOOUT eventBnUnderrun is detected at end of last data frameCkEnables the feature to wakeup USB if ID is toggled when \xe2\x80\xa6000CnSet this bit to allow a countdown to transition in between \xe2\x80\xa6000ClEnables UTMI+ Level2. This should be enabled if needs to \xe2\x80\xa6000AdEnables UTMI+ Level3000CeEPDATASTATUS (rw) register accessor: an alias for \xe2\x80\xa6AcEndpoint OUT enableoSTALL endpointsCnEP_STALL_ARM (rw) register accessor: Device: this bit must \xe2\x80\xa6CmThis bit indicates that a bus error occurred when reading \xe2\x80\xa6000000000000000DcField <code>ERR_STICKY</code> reader - Some past ADC conversion \xe2\x80\xa6DcField <code>ERR_STICKY</code> writer - Some past ADC conversion \xe2\x80\xa6CeEVENTS_ACCOF (rw) register accessor: an alias for \xe2\x80\xa6CeEVENTS_CRCOK (rw) register accessor: an alias for \xe2\x80\xa6CeEVENTS_CROSS (rw) register accessor: an alias for \xe2\x80\xa60BfField <code>EVENTS_CTS</code> reader -0BfField <code>EVENTS_CTS</code> writer -0CeEVENTS_EDEND (rw) register accessor: an alias for \xe2\x80\xa6CeEVENTS_ENDRX (rw) register accessor: an alias for \xe2\x80\xa6000CeEVENTS_ENDTX (rw) register accessor: an alias for \xe2\x80\xa600BfField <code>EVENTS_END</code> reader -00000BfField <code>EVENTS_END</code> writer -00000CeEVENTS_ERROR (rw) register accessor: an alias for \xe2\x80\xa6000000CeEVENTS_READY (rw) register accessor: an alias for \xe2\x80\xa600000BfField <code>EVENTS_SOF</code> reader -BfField <code>EVENTS_SOF</code> writer -CeEVENTS_WRITE (rw) register accessor: an alias for \xe2\x80\xa6C`A <code>continue</code>, with an optional label.BfA try block: <code>try { ... }</code>.BfInterrupt n is falling-edge sensitive.0000000000000000000000000000000Aofalling edge is the active edgeBiData strobing edge is falling edge of SCKAoFS is active low (falling edge)lFalling edgeBeTrigger detection on the falling edgeClFalling edge active for inputs or rising edge active for \xe2\x80\xa6AkPixel clock on falling edgeClIf TAMPFLT = 00: RTC_TAMPx input staying high triggers a \xe2\x80\xa6CfRTC_TS input falling edge generates a time-stamp eventCmFC0_INTERVAL (rw) register accessor: The test interval is \xe2\x80\xa6CkClock sent to frequency counter, set to 0 when not requiredAefSAMPLING=fDTS/2, N=6AefSAMPLING=fDTS/2, N=8AefSAMPLING=fDTS/4, N=6AefSAMPLING=fDTS/4, N=8AefSAMPLING=fDTS/8, N=6AefSAMPLING=fDTS/8, N=8CfWrite \xe2\x80\x981\xe2\x80\x99 to disable interrupt for FIELDLOST eventCeWrite \xe2\x80\x981\xe2\x80\x99 to enable interrupt for FIELDLOST eventCdFIELDPRESENT (r) register accessor: an alias for \xe2\x80\xa6DiField <code>FIFO_DEPTH</code> reader - The depth of the state machine \xe2\x80\xa6DdField <code>FIFO_EMPTY</code> reader - When 1, indicates the XIP \xe2\x80\xa6BdRead access to this core\xe2\x80\x99s RX FIFOCnStatus register for inter-core FIFOs (mailboxes). There is \xe2\x80\xa6BeWrite access to this core\xe2\x80\x99s TX FIFOAoDivider for flexspi clock root.AeOCyREF is forced highAiForce RAM Clock Always OnCl0: Software must write this value to exit low power mode \xe2\x80\xa6CbCDR formatted for 32-bit down to 10-bit resolutionCgWrite \xe2\x80\x981\xe2\x80\x99 to disable interrupt for FRAMESTART eventCfWrite \xe2\x80\x981\xe2\x80\x99 to enable interrupt for FRAMESTART eventDcField <code>FRAMESTART</code> reader - Write \xe2\x80\x981\xe2\x80\x99 to disable \xe2\x80\xa6DbField <code>FRAMESTART</code> reader - Write \xe2\x80\x981\xe2\x80\x99 to enable \xe2\x80\xa6DcField <code>FRAMESTART</code> writer - Write \xe2\x80\x981\xe2\x80\x99 to disable \xe2\x80\xa6DbField <code>FRAMESTART</code> writer - Write \xe2\x80\x981\xe2\x80\x99 to enable \xe2\x80\xa6BkForce block out of reset (i.e. power it on)CgFrequency range. This resets to 0xAA0 and cannot be \xe2\x80\xa6CcThe current frequency range setting, always reads 0ClControls the number of delay stages in the ROSC ring LOW \xe2\x80\xa6DjField <code>FREQ_RANGE</code> reader - Frequency range. This resets to \xe2\x80\xa6DfField <code>FREQ_RANGE</code> reader - The current frequency range \xe2\x80\xa6DgField <code>FREQ_RANGE</code> reader - Controls the number of delay \xe2\x80\xa6DjField <code>FREQ_RANGE</code> writer - Frequency range. This resets to \xe2\x80\xa6DgField <code>FREQ_RANGE</code> writer - Controls the number of delay \xe2\x80\xa6CiEnables the feature to reset the FSDLL lock detection \xe2\x80\xa6000Ba0: GENERAL_CALL byte transmissionBcThe USB plug has made good contact.BeSelecting Pad: GPIO_00 for Mode: ALT0BeSelecting Pad: GPIO_01 for Mode: ALT2BeSelecting Pad: GPIO_01 for Mode: ALT3BeSelecting Pad: GPIO_01 for Mode: ALT4BeSelecting Pad: GPIO_02 for Mode: ALT2BeSelecting Pad: GPIO_02 for Mode: ALT3BeSelecting Pad: GPIO_02 for Mode: ALT4BeSelecting Pad: GPIO_03 for Mode: ALT2BeSelecting Pad: GPIO_04 for Mode: ALT2BeSelecting Pad: GPIO_04 for Mode: ALT4BeSelecting Pad: GPIO_05 for Mode: ALT2BeSelecting Pad: GPIO_05 for Mode: ALT3BeSelecting Pad: GPIO_06 for Mode: ALT2BeSelecting Pad: GPIO_06 for Mode: ALT3BeSelecting Pad: GPIO_06 for Mode: ALT4BeSelecting Pad: GPIO_07 for Mode: ALT2BeSelecting Pad: GPIO_07 for Mode: ALT3BeSelecting Pad: GPIO_08 for Mode: ALT2BeSelecting Pad: GPIO_08 for Mode: ALT3BeSelecting Pad: GPIO_09 for Mode: ALT0BeSelecting Pad: GPIO_09 for Mode: ALT3BeSelecting Pad: GPIO_10 for Mode: ALT0BeSelecting Pad: GPIO_10 for Mode: ALT1BeSelecting Pad: GPIO_10 for Mode: ALT3BeSelecting Pad: GPIO_10 for Mode: ALT6BeSelecting Pad: GPIO_11 for Mode: ALT0BeSelecting Pad: GPIO_11 for Mode: ALT1BeSelecting Pad: GPIO_11 for Mode: ALT2BeSelecting Pad: GPIO_12 for Mode: ALT0BeSelecting Pad: GPIO_12 for Mode: ALT1BeSelecting Pad: GPIO_12 for Mode: ALT2BeSelecting Pad: GPIO_12 for Mode: ALT3BeSelecting Pad: GPIO_12 for Mode: ALT6BeSelecting Pad: GPIO_13 for Mode: ALT0BeSelecting Pad: GPIO_13 for Mode: ALT2BeSelecting Pad: GPIO_13 for Mode: ALT3DjField <code>GPIO_HI_IN</code> reader - Input value on QSPI IO in order \xe2\x80\xa6DgField <code>GPIO_HI_OE</code> reader - Set output enable (1/0 -&gt; \xe2\x80\xa6DgField <code>GPIO_HI_OE</code> writer - Set output enable (1/0 -&gt; \xe2\x80\xa6AiInput value for GPIO pinsAbGPIO output enableCkGPIO_OUT_CLR (w) register accessor: GPIO output value clearCiGPIO_OUT_SET (w) register accessor: GPIO output value setCiGPIO_OUT_XOR (w) register accessor: GPIO output value XORCiGPIO_QSPI_SS (rw) register accessor: Pad control registerBcGeneral Purpose Timer #0 Controller0BcGeneral Purpose Timer #1 Controller0Bd1: Payload greater than PCNF1.MAXLENCiA generic type parameter, lifetime, or const generic: \xe2\x80\xa6CeHFXODEBOUNCE (rw) register accessor: an alias for \xe2\x80\xa6CeHOST_IOT_LCS (rw) register accessor: an alias for \xe2\x80\xa6Bm+0 counts per each 32768 ticks of the counterBm+1 counts per each 32768 ticks of the counterBm+2 counts per each 32768 ticks of the counterBfUser mode for the corresponding masterBlSupervisor mode for the corresponding master10CjIC_COMP_TYPE (r) register accessor: I2C Component Type \xe2\x80\xa6CjIC_FS_SPKLEN (rw) register accessor: I2C SS, FS or FM+ \xe2\x80\xa6CkIC_INTR_MASK (rw) register accessor: I2C Interrupt Mask \xe2\x80\xa6ClIC_INTR_STAT (r) register accessor: I2C Interrupt Status \xe2\x80\xa6CkIC_SDA_SETUP (rw) register accessor: I2C SDA Setup RegisterDbField <code>INCR_WRITE</code> reader - If 1, the write address \xe2\x80\xa6000DbField <code>INCR_WRITE</code> writer - If 1, the write address \xe2\x80\xa6000BgDTCM enable initialization out of resetBgITCM enable initialization out of resetBfField <code>INSTR_MEM0</code> writer -CkA key blob integrity error was detected in context \xe2\x80\x9cn\xe2\x80\x9d.000CkError signalled because the control packet specifies an \xe2\x80\xa6000CnError is signalled because the control packet specifies an \xe2\x80\xa600000000000BmIN transfer completed (triggers an interrupt)Aa13 - IO_IRQ_BANK0ClIndicates the Error Code when IP command Error detected. \xe2\x80\xa6DdField <code>IRQFROMPAD</code> reader - interrupt from pad before \xe2\x80\xa60CmThis status bit is set to one when the temperature sensor \xe2\x80\xa60000000DfField <code>ISRPENDING</code> reader - External interrupt pending flagDjField <code>ISRPREEMPT</code> reader - The system can only access this \xe2\x80\xa6Bf64 Kbyte ITCM-RAM / 320 Kbyte AXI-SRAMCbReturned by <code>Generics::split_for_impl</code>.BhAn associated type within an impl block.DiA view into an occupied entry in an <code>IndexMap</code> obtained by \xe2\x80\xa6CmA lazy iterator producing elements in the intersection of \xe2\x80\xa6D`An iterator over the intersection of two <code>IndexSet</code>s.1C`Reset is not a result of HIGH-Z reset from JTAG.BlReset is a result of HIGH-Z reset from JTAG.CgReflects whether the DCP engine swaps the key bytes \xe2\x80\xa6CgReflects whether the DCP engine swaps the key words \xe2\x80\xa6CkAlias for kilohertz rate (<code>u32</code> backing storage)CkAlias for kilohertz rate (<code>u64</code> backing storage)BnThe data inside RXDR and TXDR are left alignedCg0: Left (or mono) is sampled on falling edge of PDM_CLKCdLFCLKSRCCOPY (r) register accessor: an alias for \xe2\x80\xa6AbUSB bus line stateCiField <code>LINE_STATE</code> reader - USB bus line stateCbIndicates if the low level has locked to the fieldDiField <code>LOCKDETECT</code> reader - Indicates if the low level has \xe2\x80\xa6hdisabledgenabledAcField is not lockedBbField is locked (read access only)CfWrite \xe2\x80\x981\xe2\x80\x99 to disable interrupt for LOOPSDONE eventCeWrite \xe2\x80\x981\xe2\x80\x99 to enable interrupt for LOOPSDONE eventCc+0 counts per each 32768 ticks of the counter clockCc+1 counts per each 32768 ticks of the counter clockCc+2 counts per each 32768 ticks of the counter clockkdivide by 1kdivide by 2kdivide by 3kdivide by 4kdivide by 5kdivide by 6kdivide by 7kdivide by 8kdivide by 9ldivide by 10AlLP software reset is enabledAmLP software reset is disabledBdDefines little-endian serialization.CmMacronix RAM mode, D1/D0 ordering in DTR 8-data-bit mode. \xe2\x80\xa6BkThe channel-to-channel linking is disabled.BjThe channel-to-channel linking is enabled.Blmask interrupt generation due to lrf of PLLsBaMaster clock generator frequency.CkThis bits determines how many RTC clocks to wait before \xe2\x80\xa6000AnStarts the measurement process000lMedium speedAnMEGA domain power down requestAlMEGA domain power up requestClMEMPOWERDOWN (rw) register accessor: Control power downs \xe2\x80\xa6CeMHRMATCHCONF (rw) register accessor: an alias for \xe2\x80\xa6CkUse the MPU Region Number Register to select the region \xe2\x80\xa6AkExit software reset for MQSAmEnable software reset for MQSCkThis bit masks the R_ACTIVITY interrupt in IC_INTR_STAT \xe2\x80\xa6DhField <code>M_ACTIVITY</code> reader - This bit masks the R_ACTIVITY \xe2\x80\xa6DhField <code>M_ACTIVITY</code> writer - This bit masks the R_ACTIVITY \xe2\x80\xa6CkThis bit masks the R_GEN_CALL interrupt in IC_INTR_STAT \xe2\x80\xa6DhField <code>M_GEN_CALL</code> reader - This bit masks the R_GEN_CALL \xe2\x80\xa6DhField <code>M_GEN_CALL</code> writer - This bit masks the R_GEN_CALL \xe2\x80\xa6CkThis bit masks the R_RX_UNDER interrupt in IC_INTR_STAT \xe2\x80\xa6DhField <code>M_RX_UNDER</code> reader - This bit masks the R_RX_UNDER \xe2\x80\xa6DhField <code>M_RX_UNDER</code> writer - This bit masks the R_RX_UNDER \xe2\x80\xa6CkThis bit masks the R_STOP_DET interrupt in IC_INTR_STAT \xe2\x80\xa6DhField <code>M_STOP_DET</code> reader - This bit masks the R_STOP_DET \xe2\x80\xa6DhField <code>M_STOP_DET</code> writer - This bit masks the R_STOP_DET \xe2\x80\xa6CkThis bit masks the R_TX_EMPTY interrupt in IC_INTR_STAT \xe2\x80\xa6DhField <code>M_TX_EMPTY</code> reader - This bit masks the R_TX_EMPTY \xe2\x80\xa6DhField <code>M_TX_EMPTY</code> writer - This bit masks the R_TX_EMPTY \xe2\x80\xa6CkAlias for megahertz rate (<code>u32</code> backing storage)CkAlias for megahertz rate (<code>u64</code> backing storage)B`1: NFCID1 size: double (7 bytes)B`0: NFCID1 size: single (4 bytes)Ba2: NFCID1 size: triple (10 bytes)CgSetting of pins dedicated to NFC functionality: NFC \xe2\x80\xa6DiField <code>NMIPENDSET</code> reader - Setting this bit will activate \xe2\x80\xa6DiField <code>NMIPENDSET</code> writer - Setting this bit will activate \xe2\x80\xa6ChData frames interleaved with SS not asserted during MIDIo0: Not detected00000000Af0: Error did not occur0Ad0: No error detectedAg0: Suspend not detectedAf0: Resume not detectedCg0: USBEVENT was not issued due to USBD peripheral readyCkinput polarity is not inverted (active low if BKxP = 0, \xe2\x80\xa6CgETR is noninverted, active at high level or rising edge6666CaPrevent the logic from ever gating off the clock.00000000000o0: No operation0CaSecure access for the corresponding type-1 masterCeNon-secure access for the corresponding type-1 master10CcEncoded value indicating the number of channels \xe2\x80\xa6BfField <code>N_CHANNELS</code> reader -BkDefines system native-endian serialization.DfField <code>OEFROMPERI</code> reader - output enable from selected \xe2\x80\xa60CmOnce OTG ID from USBPHYx_STATUS_OTGID_STATUS, use this to \xe2\x80\xa6000BnIndicates the results of ID pin on MiniAB plugCfAlmost same as OTGID_STATUS in USBPHYx_STATUS Register000AfThe OTPMK is not zero.AbThe OTPMK is zero.f2.625V000e2.10V000d0.8V000DkField <code>OUT_EN_SEL</code> reader - Which data bit to use for inline \xe2\x80\xa6DkField <code>OUT_EN_SEL</code> writer - Which data bit to use for inline \xe2\x80\xa6DgField <code>OUT_STICKY</code> reader - Continuously assert the most \xe2\x80\xa6DgField <code>OUT_STICKY</code> writer - Continuously assert the most \xe2\x80\xa6AbOversample controlCiField <code>OVERSAMPLE</code> reader - Oversample controlCiField <code>OVERSAMPLE</code> writer - Oversample controlBbDisable OTG1 Overcurrent DetectionCjOTG1 Polarity of Overcurrent The polarity of OTG1 port \xe2\x80\xa6CiA future representing a value which may or may not be \xe2\x80\xa6DkImplementation of <code>LinearMapStorage</code> that stores the data in \xe2\x80\xa6DkImplementation of <code>StringStorage</code> that stores the data in an \xe2\x80\xa6DkImplementation of <code>Storage</code> that stores the data in an array \xe2\x80\xa6nPackage optionBfField <code>pads_bank0</code> reader -00BfField <code>pads_bank0</code> writer -0Bc1: Frame received with parity errorDhField <code>PAUSE_DBG0</code> reader - Pause the watchdog timer when \xe2\x80\xa6DhField <code>PAUSE_DBG0</code> writer - Pause the watchdog timer when \xe2\x80\xa6DhField <code>PAUSE_DBG1</code> reader - Pause the watchdog timer when \xe2\x80\xa6DhField <code>PAUSE_DBG1</code> writer - Pause the watchdog timer when \xe2\x80\xa6DhField <code>PAUSE_JTAG</code> reader - Pause the watchdog timer when \xe2\x80\xa6DhField <code>PAUSE_JTAG</code> writer - Pause the watchdog timer when \xe2\x80\xa6CnFlexRAM PDRAM0 domain will keep power even if the CPU core \xe2\x80\xa6CkFlexRAM PDRAM0 domain will be powered down when the CPU \xe2\x80\xa6nPayload statusCkIf set to 1, the IO fractional divider clock (reference \xe2\x80\xa60000000mIO Clock Gate00000000000000000000000DbField <code>PH_CORRECT</code> reader - 1: Enable phase-correct \xe2\x80\xa6DbField <code>PH_CORRECT</code> writer - 1: Enable phase-correct \xe2\x80\xa6CeDescription collection[n]: Configuration of GPIO pinsAdPIT stop acknowledgeAaPIT stop request.CmWhen USB is in low power suspend mode this Control bit is \xe2\x80\xa6000AhDefault value of \xe2\x80\x9c0\xe2\x80\x9d000B`Analog ENET PLL Control Register00000BgAnalog USB1 480MHz PLL Control Register00000BgState of the USB plug contact detector.DiField <code>POWER_DOWN</code> reader - When 1, the cache memories are \xe2\x80\xa6DiField <code>POWER_DOWN</code> writer - When 1, the cache memories are \xe2\x80\xa6BhPrefixes bytes for logical addresses 0-3BhPrefixes bytes for logical addresses 4-7CjWrite \xe2\x80\x981\xe2\x80\x99 to disable interrupt for PREGION[0].RA eventCiWrite \xe2\x80\x981\xe2\x80\x99 to enable interrupt for PREGION[0].RA eventCcEnable or disable interrupt for PREGION[0].RA eventCnEnable or disable non-maskable interrupt for PREGION[0].RA \xe2\x80\xa6CmWrite \xe2\x80\x981\xe2\x80\x99 to enable non-maskable interrupt for PREGION\xe2\x80\xa6CnWrite \xe2\x80\x981\xe2\x80\x99 to disable non-maskable interrupt for PREGION\xe2\x80\xa6DcField <code>PREGION0RA</code> reader - Write \xe2\x80\x981\xe2\x80\x99 to disable \xe2\x80\xa6DbField <code>PREGION0RA</code> reader - Write \xe2\x80\x981\xe2\x80\x99 to enable \xe2\x80\xa6DjField <code>PREGION0RA</code> reader - Enable or disable interrupt for \xe2\x80\xa6DiField <code>PREGION0RA</code> reader - Enable or disable non-maskable \xe2\x80\xa623DcField <code>PREGION0RA</code> writer - Write \xe2\x80\x981\xe2\x80\x99 to disable \xe2\x80\xa6DbField <code>PREGION0RA</code> writer - Write \xe2\x80\x981\xe2\x80\x99 to enable \xe2\x80\xa6DjField <code>PREGION0RA</code> writer - Enable or disable interrupt for \xe2\x80\xa6DiField <code>PREGION0RA</code> writer - Enable or disable non-maskable \xe2\x80\xa623CjWrite \xe2\x80\x981\xe2\x80\x99 to disable interrupt for PREGION[0].WA eventCiWrite \xe2\x80\x981\xe2\x80\x99 to enable interrupt for PREGION[0].WA eventCcEnable or disable interrupt for PREGION[0].WA eventCnEnable or disable non-maskable interrupt for PREGION[0].WA \xe2\x80\xa6=<DcField <code>PREGION0WA</code> reader - Write \xe2\x80\x981\xe2\x80\x99 to disable \xe2\x80\xa6DbField <code>PREGION0WA</code> reader - Write \xe2\x80\x981\xe2\x80\x99 to enable \xe2\x80\xa6DjField <code>PREGION0WA</code> reader - Enable or disable interrupt for \xe2\x80\xa6DiField <code>PREGION0WA</code> reader - Enable or disable non-maskable \xe2\x80\xa623DcField <code>PREGION0WA</code> writer - Write \xe2\x80\x981\xe2\x80\x99 to disable \xe2\x80\xa6DbField <code>PREGION0WA</code> writer - Write \xe2\x80\x981\xe2\x80\x99 to enable \xe2\x80\xa6DjField <code>PREGION0WA</code> writer - Enable or disable interrupt for \xe2\x80\xa6DiField <code>PREGION0WA</code> writer - Enable or disable non-maskable \xe2\x80\xa623CjWrite \xe2\x80\x981\xe2\x80\x99 to disable interrupt for PREGION[1].RA eventCiWrite \xe2\x80\x981\xe2\x80\x99 to enable interrupt for PREGION[1].RA eventCcEnable or disable interrupt for PREGION[1].RA eventCnEnable or disable non-maskable interrupt for PREGION[1].RA \xe2\x80\xa6CmWrite \xe2\x80\x981\xe2\x80\x99 to enable non-maskable interrupt for PREGION\xe2\x80\xa6CnWrite \xe2\x80\x981\xe2\x80\x99 to disable non-maskable interrupt for PREGION\xe2\x80\xa6DcField <code>PREGION1RA</code> reader - Write \xe2\x80\x981\xe2\x80\x99 to disable \xe2\x80\xa6DbField <code>PREGION1RA</code> reader - Write \xe2\x80\x981\xe2\x80\x99 to enable \xe2\x80\xa6DjField <code>PREGION1RA</code> reader - Enable or disable interrupt for \xe2\x80\xa6DiField <code>PREGION1RA</code> reader - Enable or disable non-maskable \xe2\x80\xa623DcField <code>PREGION1RA</code> writer - Write \xe2\x80\x981\xe2\x80\x99 to disable \xe2\x80\xa6DbField <code>PREGION1RA</code> writer - Write \xe2\x80\x981\xe2\x80\x99 to enable \xe2\x80\xa6DjField <code>PREGION1RA</code> writer - Enable or disable interrupt for \xe2\x80\xa6DiField <code>PREGION1RA</code> writer - Enable or disable non-maskable \xe2\x80\xa623CjWrite \xe2\x80\x981\xe2\x80\x99 to disable interrupt for PREGION[1].WA eventCiWrite \xe2\x80\x981\xe2\x80\x99 to enable interrupt for PREGION[1].WA eventCcEnable or disable interrupt for PREGION[1].WA eventCnEnable or disable non-maskable interrupt for PREGION[1].WA \xe2\x80\xa6=<DcField <code>PREGION1WA</code> reader - Write \xe2\x80\x981\xe2\x80\x99 to disable \xe2\x80\xa6DbField <code>PREGION1WA</code> reader - Write \xe2\x80\x981\xe2\x80\x99 to enable \xe2\x80\xa6DjField <code>PREGION1WA</code> reader - Enable or disable interrupt for \xe2\x80\xa6DiField <code>PREGION1WA</code> reader - Enable or disable non-maskable \xe2\x80\xa623DcField <code>PREGION1WA</code> writer - Write \xe2\x80\x981\xe2\x80\x99 to disable \xe2\x80\xa6DbField <code>PREGION1WA</code> writer - Write \xe2\x80\x981\xe2\x80\x99 to enable \xe2\x80\xa6DjField <code>PREGION1WA</code> writer - Enable or disable interrupt for \xe2\x80\xa6DiField <code>PREGION1WA</code> writer - Enable or disable non-maskable \xe2\x80\xa623nPrescaler bitsDgField <code>PRIVDEFENA</code> reader - Controls whether the default \xe2\x80\xa6DgField <code>PRIVDEFENA</code> writer - Controls whether the default \xe2\x80\xa6DkField <code>PROC0_SWDI</code> reader - Directly drive processor 0 SWDIO \xe2\x80\xa6DkField <code>PROC0_SWDI</code> writer - Directly drive processor 0 SWDIO \xe2\x80\xa6DkField <code>PROC0_SWDO</code> reader - Observe the value of processor 0 \xe2\x80\xa6DkField <code>PROC1_SWDI</code> reader - Directly drive processor 1 SWDIO \xe2\x80\xa6DkField <code>PROC1_SWDI</code> writer - Directly drive processor 1 SWDIO \xe2\x80\xa6DkField <code>PROC1_SWDO</code> reader - Observe the value of processor 1 \xe2\x80\xa6AiPin select for DCX signalfKeeper00000000000000000000000000000000000000000000000A`4 - PWM_IRQ_WRAPBoA reference pattern: <code>&amp;mut var</code>.CjStructure wrapping a mutable reference to the greatest \xe2\x80\xa6CfWrite \xe2\x80\x981\xe2\x80\x99 to disable interrupt for RATEBOOST eventCeWrite \xe2\x80\x981\xe2\x80\x99 to enable interrupt for RATEBOOST eventCeRATEOVERRIDE (rw) register accessor: an alias for \xe2\x80\xa6CjOnly PSSI_RDY function enabled, but mapped to PSSI_DE pin.BjShortcut between READY event and STOP task0DkField <code>READY_STOP</code> reader - Shortcut between READY event and \xe2\x80\xa60DkField <code>READY_STOP</code> writer - Shortcut between READY event and \xe2\x80\xa60DgField <code>READ_ERROR</code> reader - If 1, the channel received a \xe2\x80\xa6000DgField <code>READ_ERROR</code> writer - If 1, the channel received a \xe2\x80\xa6000BkData is input synchronously with PSSI_PDCK.ClDescription cluster[n]: Number of additional PWM periods \xe2\x80\xa6ClStatus bit that signals the analog bandgap voltage is up \xe2\x80\xa600000000000AlTarget core voltage = 1.100V000AlTarget core voltage = 1.450V000BjPower FET switched full on. No regulation.000222211110000222211110000CiWrite \xe2\x80\x981\xe2\x80\x99 to disable interrupt for REGION[0].RA eventChWrite \xe2\x80\x981\xe2\x80\x99 to enable interrupt for REGION[0].RA eventCnWrite \xe2\x80\x981\xe2\x80\x99 to enable non-maskable interrupt for REGION[0\xe2\x80\xa6CmWrite \xe2\x80\x981\xe2\x80\x99 to disable non-maskable interrupt for REGION\xe2\x80\xa6CiWrite \xe2\x80\x981\xe2\x80\x99 to disable interrupt for REGION[0].WA eventChWrite \xe2\x80\x981\xe2\x80\x99 to enable interrupt for REGION[0].WA event32CiWrite \xe2\x80\x981\xe2\x80\x99 to disable interrupt for REGION[1].RA eventChWrite \xe2\x80\x981\xe2\x80\x99 to enable interrupt for REGION[1].RA eventCnWrite \xe2\x80\x981\xe2\x80\x99 to enable non-maskable interrupt for REGION[1\xe2\x80\xa65CiWrite \xe2\x80\x981\xe2\x80\x99 to disable interrupt for REGION[1].WA eventChWrite \xe2\x80\x981\xe2\x80\x99 to enable interrupt for REGION[1].WA event27CiWrite \xe2\x80\x981\xe2\x80\x99 to disable interrupt for REGION[2].RA eventChWrite \xe2\x80\x981\xe2\x80\x99 to enable interrupt for REGION[2].RA eventCnWrite \xe2\x80\x981\xe2\x80\x99 to enable non-maskable interrupt for REGION[2\xe2\x80\xa6:CiWrite \xe2\x80\x981\xe2\x80\x99 to disable interrupt for REGION[2].WA eventChWrite \xe2\x80\x981\xe2\x80\x99 to enable interrupt for REGION[2].WA event2<CiWrite \xe2\x80\x981\xe2\x80\x99 to disable interrupt for REGION[3].RA eventChWrite \xe2\x80\x981\xe2\x80\x99 to enable interrupt for REGION[3].RA eventCnWrite \xe2\x80\x981\xe2\x80\x99 to enable non-maskable interrupt for REGION[3\xe2\x80\xa6?CiWrite \xe2\x80\x981\xe2\x80\x99 to disable interrupt for REGION[3].WA eventChWrite \xe2\x80\x981\xe2\x80\x99 to enable interrupt for REGION[3].WA event2CmWrite \xe2\x80\x981\xe2\x80\x99 to disable non-maskable interrupt for REGION\xe2\x80\xa6CnGPIO reference voltage / external output supply voltage in \xe2\x80\xa6AoDigital Regulator Core Register00000Cjcontrol the load resistor of the internal regulator of \xe2\x80\xa6CdThe local RELOAD signal is used to reload registers.CjThe master RELOAD signal (from submodule 0) is used to \xe2\x80\xa6CfWrite \xe2\x80\x981\xe2\x80\x99 to disable interrupt for REPORTRDY eventCeWrite \xe2\x80\x981\xe2\x80\x99 to enable interrupt for REPORTRDY eventCgWrite \xe2\x80\x981\xe2\x80\x99 to disable interrupt for RESULTDONE eventCfWrite \xe2\x80\x981\xe2\x80\x99 to enable interrupt for RESULTDONE eventC`Enable or disable interrupt for RESULTDONE eventDcField <code>RESULTDONE</code> reader - Write \xe2\x80\x981\xe2\x80\x99 to disable \xe2\x80\xa6DbField <code>RESULTDONE</code> reader - Write \xe2\x80\x981\xe2\x80\x99 to enable \xe2\x80\xa6DjField <code>RESULTDONE</code> reader - Enable or disable interrupt for \xe2\x80\xa6DcField <code>RESULTDONE</code> writer - Write \xe2\x80\x981\xe2\x80\x99 to disable \xe2\x80\xa6DbField <code>RESULTDONE</code> writer - Write \xe2\x80\x981\xe2\x80\x99 to enable \xe2\x80\xa6DjField <code>RESULTDONE</code> writer - Enable or disable interrupt for \xe2\x80\xa6AeROMC Control Register0CbField <code>RSSISAMPLE</code> reader - RSSI sampleClField <code>RTC_ACTIVE</code> reader - RTC enabled (running)CaField <code>RTC_ENABLE</code> reader - Enable RTCCaField <code>RTC_ENABLE</code> writer - Enable RTCAeRx FIFO auto sync offAcRxFIFO auto sync onClSPDIF receive C channel register, contains first 24 bits \xe2\x80\xa6CnSPDIF receive C channel register, contains next 24 bits of \xe2\x80\xa6DjField <code>RXDATABITS</code> reader - Number of bits in the last byte \xe2\x80\xa6BjSample delay for input serial data on MISOBgReceive FIFO/Buffer depth = 1 dataword.BhReceive FIFO/Buffer depth = 4 datawords.BhReceive FIFO/Buffer depth = 8 datawords.BiReceive FIFO/Buffer depth = 16 datawords.BiReceive FIFO/Buffer depth = 32 datawords.BiReceive FIFO/Buffer depth = 64 datawords.BjReceive FIFO/Buffer depth = 128 datawords.BjReceive FIFO/Buffer depth = 256 datawords.A`Normal operationBdReset register to 1 sample remainingCgWrite \xe2\x80\x981\xe2\x80\x99 to disable interrupt for RXFRAMEEND eventCfWrite \xe2\x80\x981\xe2\x80\x99 to enable interrupt for RXFRAMEEND eventC`Enable or disable interrupt for RXFRAMEEND eventDcField <code>RXFRAMEEND</code> reader - Write \xe2\x80\x981\xe2\x80\x99 to disable \xe2\x80\xa6DbField <code>RXFRAMEEND</code> reader - Write \xe2\x80\x981\xe2\x80\x99 to enable \xe2\x80\xa6DjField <code>RXFRAMEEND</code> reader - Enable or disable interrupt for \xe2\x80\xa6DcField <code>RXFRAMEEND</code> writer - Write \xe2\x80\x981\xe2\x80\x99 to disable \xe2\x80\xa6DbField <code>RXFRAMEEND</code> writer - Write \xe2\x80\x981\xe2\x80\x99 to enable \xe2\x80\xa6DjField <code>RXFRAMEEND</code> writer - Enable or disable interrupt for \xe2\x80\xa6A`Received addressCfWrite \xe2\x80\x981\xe2\x80\x99 to disable interrupt for RXSTARTED eventCeWrite \xe2\x80\x981\xe2\x80\x99 to enable interrupt for RXSTARTED event1010DkField <code>RX_TIMEOUT</code> reader - RX timeout is raised by both the \xe2\x80\xa6DkField <code>RX_TIMEOUT</code> writer - RX timeout is raised by both the \xe2\x80\xa6CfSee IC_RAW_INTR_STAT for a detailed description of \xe2\x80\xa6DeField <code>R_ACTIVITY</code> reader - See IC_RAW_INTR_STAT for a \xe2\x80\xa61DeField <code>R_GEN_CALL</code> reader - See IC_RAW_INTR_STAT for a \xe2\x80\xa62DeField <code>R_RX_UNDER</code> reader - See IC_RAW_INTR_STAT for a \xe2\x80\xa63DeField <code>R_STOP_DET</code> reader - See IC_RAW_INTR_STAT for a \xe2\x80\xa64DeField <code>R_TX_EMPTY</code> reader - See IC_RAW_INTR_STAT for a \xe2\x80\xa6AhPossible receive errors.AaRaw register type0AkOpaque \xe2\x80\x9crestore state\xe2\x80\x9d.BcSelector for sai1 clock multiplexerBcSelector for sai3 clock multiplexerClAll external devices are same devices (both in types and \xe2\x80\xa6CfWrite \xe2\x80\x981\xe2\x80\x99 to disable interrupt for SAMPLERDY eventCeWrite \xe2\x80\x981\xe2\x80\x99 to enable interrupt for SAMPLERDY eventCkThis bit is used to force SCLK output free-running. For \xe2\x80\xa6DiField <code>SCRATCHPTR</code> reader - Pointer to a scratch data area \xe2\x80\xa60DiField <code>SCRATCHPTR</code> writer - Pointer to a scratch data area \xe2\x80\xa60CkSecurity error response enable for all security gaskets \xe2\x80\xa6AaSelf-refresh modeAiSemaphore status registerCnField <code>SEND_SETUP</code> reader - Host: Send Setup packetCnField <code>SEND_SETUP</code> writer - Host: Send Setup packetBeNFC-A SENS_RES auto-response settingsCeSequence execution timeout interrupt enable.Refer \xe2\x80\xa6AdRTC setup register 0AdRTC setup register 1h7 framesDeField <code>SIM_TIMING</code> reader - Reduced timings for simulationDeField <code>SIM_TIMING</code> writer - Reduced timings for simulationBaCalibration for single-ended modeC`Input channel is configured in single-ended modeCgWrite \xe2\x80\x981\xe2\x80\x99 to disable interrupt for SLEEPENTER eventCfWrite \xe2\x80\x981\xe2\x80\x99 to enable interrupt for SLEEPENTER eventDcField <code>SLEEPENTER</code> reader - Write \xe2\x80\x981\xe2\x80\x99 to disable \xe2\x80\xa6DbField <code>SLEEPENTER</code> reader - Write \xe2\x80\x981\xe2\x80\x99 to enable \xe2\x80\xa6DcField <code>SLEEPENTER</code> writer - Write \xe2\x80\x981\xe2\x80\x99 to disable \xe2\x80\xa6DbField <code>SLEEPENTER</code> writer - Write \xe2\x80\x981\xe2\x80\x99 to enable \xe2\x80\xa6CfWrite \xe2\x80\x981\xe2\x80\x99 to disable interrupt for SLEEPEXIT eventCeWrite \xe2\x80\x981\xe2\x80\x99 to enable interrupt for SLEEPEXIT eventCgReflects the sleep state during automatic collision \xe2\x80\xa6DjField <code>SLEEPSTATE</code> reader - Reflects the sleep state during \xe2\x80\xa6BmThe delay target for slave delay line is: \xe2\x80\xa6BnCurrent instruction address of state machine 0DeField <code>SM_RESTART</code> reader - Write 1 to instantly clear \xe2\x80\xa6DeField <code>SM_RESTART</code> writer - Write 1 to instantly clear \xe2\x80\xa6CmSM_SHIFTCTRL (rw) register accessor: Control behaviour of \xe2\x80\xa6CnField <code>SPI_DDR_EN</code> reader - SPI DDR transfer enableCnField <code>SPI_DDR_EN</code> writer - SPI DDR transfer enableCmSSM Soft Fail to Non-Secure State Transition Disable When \xe2\x80\xa6jNon-SecuregTrustedfSecureBmSecure to Trusted State transition is enabledBnSecure to Trusted State transition is disabledBlClock prescale register, SSPCPSR on page 3-8CiInterrupt mask set or clear register, SSPIMSC on page 3-9CbSSPPERIPHID0 (r) register accessor: Peripheral \xe2\x80\xa6CbSSPPERIPHID1 (r) register accessor: Peripheral \xe2\x80\xa6CbSSPPERIPHID2 (r) register accessor: Peripheral \xe2\x80\xa6CbSSPPERIPHID3 (r) register accessor: Peripheral \xe2\x80\xa6BeAmount of bytes for the startup testsAjControls the startup delayDkField <code>START_MANY</code> reader - Continuously perform conversions \xe2\x80\xa6DkField <code>START_MANY</code> writer - Continuously perform conversions \xe2\x80\xa6DeField <code>START_ONCE</code> reader - Start a single conversion. \xe2\x80\xa6DeField <code>START_ONCE</code> writer - Start a single conversion. \xe2\x80\xa6CbComparison used for the MOV x, STATUS instruction.DiField <code>STATUS_SEL</code> reader - Comparison used for the MOV x, \xe2\x80\xa6DiField <code>STATUS_SEL</code> writer - Comparison used for the MOV x, \xe2\x80\xa6CgCCM will wait (1*pmic_delay_scaler)+1 ckil clock cyclesCgCCM will wait (3*pmic_delay_scaler)+1 ckil clock cyclesCgCCM will wait (7*pmic_delay_scaler)+1 ckil clock cyclesChCCM will wait (15*pmic_delay_scaler)+1 ckil clock cyclesCmField <code>STOP_TRANS</code> reader - Host: Stop transactionCmField <code>STOP_TRANS</code> writer - Host: Stop transactionDkField <code>STREAM_CTR</code> reader - Write a nonzero value to start a \xe2\x80\xa6DkField <code>STREAM_CTR</code> writer - Write a nonzero value to start a \xe2\x80\xa6CfWrite \xe2\x80\x981\xe2\x80\x99 to disable interrupt for SUSPENDED eventCeWrite \xe2\x80\x981\xe2\x80\x99 to enable interrupt for SUSPENDED event10CjStatus of shadow register and OTP read lock for sw_gp2 \xe2\x80\xa6AfEnable System OFF modeAiAlias for second durationAiSingle PWM channel / pin.ChFacilitates the async reading of values from the Signal.BnFacilitates the writing of values to a Signal.BoFuture for the <code>into_future</code> method.CdTASKS_BCSTOP (w) register accessor: an alias for \xe2\x80\xa6CdTASKS_CTSTOP (w) register accessor: an alias for \xe2\x80\xa6CdTASKS_EDSTOP (w) register accessor: an alias for \xe2\x80\xa6CdTASKS_GOIDLE (w) register accessor: an alias for \xe2\x80\xa6CdTASKS_LOWPWR (w) register accessor: an alias for \xe2\x80\xa6CdTASKS_RESUME (w) register accessor: an alias for \xe2\x80\xa6000BfField <code>TASKS_RXEN</code> writer -CdTASKS_SAMPLE (w) register accessor: an alias for \xe2\x80\xa600CdTASKS_STOPRX (w) register accessor: an alias for \xe2\x80\xa60CdTASKS_STOPTX (w) register accessor: an alias for \xe2\x80\xa60BfField <code>TASKS_STOP</code> writer -000000000000000000BfField <code>TASKS_TXEN</code> writer -CjTCD Last Destination Address Adjustment/Scatter Gather \xe2\x80\xa60AiTCM Read Wait Mode EnableAjTCM Write Wait Mode Enableh3 framesBjThree frame beyond packing ratio availableAa26 - TIM1_TRG_COMkdivide by 1kdivide by 2kdivide by 3kdivide by 4kdivide by 5kdivide by 6kdivide by 7kdivide by 8kdivide by 9ldivide by 10BgAddress and instruction transfer formatDkField <code>TRANS_TYPE</code> reader - Address and instruction transfer \xe2\x80\xa6DkField <code>TRANS_TYPE</code> writer - Address and instruction transfer \xe2\x80\xa6BbWhen TRIG0 done enable DMA requestBbWhen TRIG1 done enable DMA requestBbWhen TRIG2 done enable DMA requestBbWhen TRIG3 done enable DMA requestBbWhen TRIG4 done enable DMA requestBbWhen TRIG5 done enable DMA requestBbWhen TRIG6 done enable DMA requestBbWhen TRIG7 done enable DMA requestCiWrite \xe2\x80\x981\xe2\x80\x99 to disable interrupt for TRIGGERED[0] eventChWrite \xe2\x80\x981\xe2\x80\x99 to enable interrupt for TRIGGERED[0] eventCbEnable or disable interrupt for TRIGGERED[0] eventDcField <code>TRIGGERED0</code> reader - Write \xe2\x80\x981\xe2\x80\x99 to disable \xe2\x80\xa6DbField <code>TRIGGERED0</code> reader - Write \xe2\x80\x981\xe2\x80\x99 to enable \xe2\x80\xa6DjField <code>TRIGGERED0</code> reader - Enable or disable interrupt for \xe2\x80\xa6DcField <code>TRIGGERED0</code> writer - Write \xe2\x80\x981\xe2\x80\x99 to disable \xe2\x80\xa6DbField <code>TRIGGERED0</code> writer - Write \xe2\x80\x981\xe2\x80\x99 to enable \xe2\x80\xa6DjField <code>TRIGGERED0</code> writer - Enable or disable interrupt for \xe2\x80\xa6CiWrite \xe2\x80\x981\xe2\x80\x99 to disable interrupt for TRIGGERED[1] eventChWrite \xe2\x80\x981\xe2\x80\x99 to enable interrupt for TRIGGERED[1] eventCbEnable or disable interrupt for TRIGGERED[1] eventDcField <code>TRIGGERED1</code> reader - Write \xe2\x80\x981\xe2\x80\x99 to disable \xe2\x80\xa6DbField <code>TRIGGERED1</code> reader - Write \xe2\x80\x981\xe2\x80\x99 to enable \xe2\x80\xa6DjField <code>TRIGGERED1</code> reader - Enable or disable interrupt for \xe2\x80\xa6DcField <code>TRIGGERED1</code> writer - Write \xe2\x80\x981\xe2\x80\x99 to disable \xe2\x80\xa6DbField <code>TRIGGERED1</code> writer - Write \xe2\x80\x981\xe2\x80\x99 to enable \xe2\x80\xa6DjField <code>TRIGGERED1</code> writer - Enable or disable interrupt for \xe2\x80\xa6CiWrite \xe2\x80\x981\xe2\x80\x99 to disable interrupt for TRIGGERED[2] eventChWrite \xe2\x80\x981\xe2\x80\x99 to enable interrupt for TRIGGERED[2] eventCbEnable or disable interrupt for TRIGGERED[2] eventDcField <code>TRIGGERED2</code> reader - Write \xe2\x80\x981\xe2\x80\x99 to disable \xe2\x80\xa6DbField <code>TRIGGERED2</code> reader - Write \xe2\x80\x981\xe2\x80\x99 to enable \xe2\x80\xa6DjField <code>TRIGGERED2</code> reader - Enable or disable interrupt for \xe2\x80\xa6DcField <code>TRIGGERED2</code> writer - Write \xe2\x80\x981\xe2\x80\x99 to disable \xe2\x80\xa6DbField <code>TRIGGERED2</code> writer - Write \xe2\x80\x981\xe2\x80\x99 to enable \xe2\x80\xa6DjField <code>TRIGGERED2</code> writer - Enable or disable interrupt for \xe2\x80\xa6CiWrite \xe2\x80\x981\xe2\x80\x99 to disable interrupt for TRIGGERED[3] eventChWrite \xe2\x80\x981\xe2\x80\x99 to enable interrupt for TRIGGERED[3] eventCbEnable or disable interrupt for TRIGGERED[3] eventDcField <code>TRIGGERED3</code> reader - Write \xe2\x80\x981\xe2\x80\x99 to disable \xe2\x80\xa6DbField <code>TRIGGERED3</code> reader - Write \xe2\x80\x981\xe2\x80\x99 to enable \xe2\x80\xa6DjField <code>TRIGGERED3</code> reader - Enable or disable interrupt for \xe2\x80\xa6DcField <code>TRIGGERED3</code> writer - Write \xe2\x80\x981\xe2\x80\x99 to disable \xe2\x80\xa6DbField <code>TRIGGERED3</code> writer - Write \xe2\x80\x981\xe2\x80\x99 to enable \xe2\x80\xa6DjField <code>TRIGGERED3</code> writer - Enable or disable interrupt for \xe2\x80\xa6CiWrite \xe2\x80\x981\xe2\x80\x99 to disable interrupt for TRIGGERED[4] eventChWrite \xe2\x80\x981\xe2\x80\x99 to enable interrupt for TRIGGERED[4] eventCbEnable or disable interrupt for TRIGGERED[4] eventDcField <code>TRIGGERED4</code> reader - Write \xe2\x80\x981\xe2\x80\x99 to disable \xe2\x80\xa6DbField <code>TRIGGERED4</code> reader - Write \xe2\x80\x981\xe2\x80\x99 to enable \xe2\x80\xa6DjField <code>TRIGGERED4</code> reader - Enable or disable interrupt for \xe2\x80\xa6DcField <code>TRIGGERED4</code> writer - Write \xe2\x80\x981\xe2\x80\x99 to disable \xe2\x80\xa6DbField <code>TRIGGERED4</code> writer - Write \xe2\x80\x981\xe2\x80\x99 to enable \xe2\x80\xa6DjField <code>TRIGGERED4</code> writer - Enable or disable interrupt for \xe2\x80\xa6CiWrite \xe2\x80\x981\xe2\x80\x99 to disable interrupt for TRIGGERED[5] eventChWrite \xe2\x80\x981\xe2\x80\x99 to enable interrupt for TRIGGERED[5] eventCbEnable or disable interrupt for TRIGGERED[5] eventDcField <code>TRIGGERED5</code> reader - Write \xe2\x80\x981\xe2\x80\x99 to disable \xe2\x80\xa6DbField <code>TRIGGERED5</code> reader - Write \xe2\x80\x981\xe2\x80\x99 to enable \xe2\x80\xa6DjField <code>TRIGGERED5</code> reader - Enable or disable interrupt for \xe2\x80\xa6DcField <code>TRIGGERED5</code> writer - Write \xe2\x80\x981\xe2\x80\x99 to disable \xe2\x80\xa6DbField <code>TRIGGERED5</code> writer - Write \xe2\x80\x981\xe2\x80\x99 to enable \xe2\x80\xa6DjField <code>TRIGGERED5</code> writer - Enable or disable interrupt for \xe2\x80\xa6CiWrite \xe2\x80\x981\xe2\x80\x99 to disable interrupt for TRIGGERED[6] eventChWrite \xe2\x80\x981\xe2\x80\x99 to enable interrupt for TRIGGERED[6] eventCbEnable or disable interrupt for TRIGGERED[6] eventDcField <code>TRIGGERED6</code> reader - Write \xe2\x80\x981\xe2\x80\x99 to disable \xe2\x80\xa6DbField <code>TRIGGERED6</code> reader - Write \xe2\x80\x981\xe2\x80\x99 to enable \xe2\x80\xa6DjField <code>TRIGGERED6</code> reader - Enable or disable interrupt for \xe2\x80\xa6DcField <code>TRIGGERED6</code> writer - Write \xe2\x80\x981\xe2\x80\x99 to disable \xe2\x80\xa6DbField <code>TRIGGERED6</code> writer - Write \xe2\x80\x981\xe2\x80\x99 to enable \xe2\x80\xa6DjField <code>TRIGGERED6</code> writer - Enable or disable interrupt for \xe2\x80\xa6CiWrite \xe2\x80\x981\xe2\x80\x99 to disable interrupt for TRIGGERED[7] eventChWrite \xe2\x80\x981\xe2\x80\x99 to enable interrupt for TRIGGERED[7] eventCbEnable or disable interrupt for TRIGGERED[7] eventDcField <code>TRIGGERED7</code> reader - Write \xe2\x80\x981\xe2\x80\x99 to disable \xe2\x80\xa6DbField <code>TRIGGERED7</code> reader - Write \xe2\x80\x981\xe2\x80\x99 to enable \xe2\x80\xa6DjField <code>TRIGGERED7</code> reader - Enable or disable interrupt for \xe2\x80\xa6DcField <code>TRIGGERED7</code> writer - Write \xe2\x80\x981\xe2\x80\x99 to disable \xe2\x80\xa6DbField <code>TRIGGERED7</code> writer - Write \xe2\x80\x981\xe2\x80\x99 to enable \xe2\x80\xa6DjField <code>TRIGGERED7</code> writer - Enable or disable interrupt for \xe2\x80\xa6CiWrite \xe2\x80\x981\xe2\x80\x99 to disable interrupt for TRIGGERED[8] eventChWrite \xe2\x80\x981\xe2\x80\x99 to enable interrupt for TRIGGERED[8] eventCbEnable or disable interrupt for TRIGGERED[8] eventDcField <code>TRIGGERED8</code> reader - Write \xe2\x80\x981\xe2\x80\x99 to disable \xe2\x80\xa6DbField <code>TRIGGERED8</code> reader - Write \xe2\x80\x981\xe2\x80\x99 to enable \xe2\x80\xa6DjField <code>TRIGGERED8</code> reader - Enable or disable interrupt for \xe2\x80\xa6DcField <code>TRIGGERED8</code> writer - Write \xe2\x80\x981\xe2\x80\x99 to disable \xe2\x80\xa6DbField <code>TRIGGERED8</code> writer - Write \xe2\x80\x981\xe2\x80\x99 to enable \xe2\x80\xa6DjField <code>TRIGGERED8</code> writer - Enable or disable interrupt for \xe2\x80\xa6CiWrite \xe2\x80\x981\xe2\x80\x99 to disable interrupt for TRIGGERED[9] eventChWrite \xe2\x80\x981\xe2\x80\x99 to enable interrupt for TRIGGERED[9] eventCbEnable or disable interrupt for TRIGGERED[9] eventDcField <code>TRIGGERED9</code> reader - Write \xe2\x80\x981\xe2\x80\x99 to disable \xe2\x80\xa6DbField <code>TRIGGERED9</code> reader - Write \xe2\x80\x981\xe2\x80\x99 to enable \xe2\x80\xa6DjField <code>TRIGGERED9</code> reader - Enable or disable interrupt for \xe2\x80\xa6DcField <code>TRIGGERED9</code> writer - Write \xe2\x80\x981\xe2\x80\x99 to disable \xe2\x80\xa6DbField <code>TRIGGERED9</code> writer - Write \xe2\x80\x981\xe2\x80\x99 to enable \xe2\x80\xa6DjField <code>TRIGGERED9</code> writer - Enable or disable interrupt for \xe2\x80\xa6CmTrigger Mode - The counter starts at a rising edge of the \xe2\x80\xa6AeTx FIFO auto sync offAdTx FIFO auto sync onAedivider factor is 128Ahno description availableDhField <code>TXDATABITS</code> reader - Number of bits in the last or \xe2\x80\xa6DhField <code>TXDATABITS</code> writer - Number of bits in the last or \xe2\x80\xa6BhTransmit FIFO/Buffer depth = 1 dataword.BiTransmit FIFO/Buffer depth = 4 datawords.BiTransmit FIFO/Buffer depth = 8 datawords.BjTransmit FIFO/Buffer depth = 16 datawords.BjTransmit FIFO/Buffer depth = 32 datawords.BjTransmit FIFO/Buffer depth = 64 datawords.BkTransmit FIFO/Buffer depth = 128 datawords.BjTransmit FIFO/Buffer depth = 256 datawordsAcTX FIFO Fill Tuning0CgWrite \xe2\x80\x981\xe2\x80\x99 to disable interrupt for TXFRAMEEND eventCfWrite \xe2\x80\x981\xe2\x80\x99 to enable interrupt for TXFRAMEEND eventC`Enable or disable interrupt for TXFRAMEEND eventDcField <code>TXFRAMEEND</code> reader - Write \xe2\x80\x981\xe2\x80\x99 to disable \xe2\x80\xa6DbField <code>TXFRAMEEND</code> reader - Write \xe2\x80\x981\xe2\x80\x99 to enable \xe2\x80\xa6DjField <code>TXFRAMEEND</code> reader - Enable or disable interrupt for \xe2\x80\xa6DcField <code>TXFRAMEEND</code> writer - Write \xe2\x80\x981\xe2\x80\x99 to disable \xe2\x80\xa6DbField <code>TXFRAMEEND</code> writer - Write \xe2\x80\x981\xe2\x80\x99 to enable \xe2\x80\xa6DjField <code>TXFRAMEEND</code> writer - Enable or disable interrupt for \xe2\x80\xa6lOutput powerCfWrite \xe2\x80\x981\xe2\x80\x99 to disable interrupt for TXSTARTED eventCeWrite \xe2\x80\x981\xe2\x80\x99 to enable interrupt for TXSTARTED event1010CfWrite \xe2\x80\x981\xe2\x80\x99 to disable interrupt for TXSTOPPED eventCeWrite \xe2\x80\x981\xe2\x80\x99 to enable interrupt for TXSTOPPED eventBgMonotonic timer backend implementation.BhThis indicates that there was a timeout.0CbTimer implementing <code>TimerQueueBackend</code>.ClAlias for instants that come from timers with a specific \xe2\x80\xa6ChAlias for rate that come from timers with a specific \xe2\x80\xa60CbStream for the <code>try_filter_map</code> method.CjAdapters specific to <code>Result</code>-returning futuresBoA future that may have completed with an error.BbErrors that \xe2\x80\x99try_send` can have.CbStream for the <code>try_skip_while</code> method.CjAdapters specific to <code>Result</code>-returning streamsCbStream for the <code>try_take_while</code> method.CbReturned by <code>Generics::split_for_impl</code>.A`2 - UARTE0_UART0BaInterrupt Clear Register, UARTICRBiMasked Interrupt Status Register, UARTMISCiUARTPCELLID0 (r) register accessor: UARTPCellID0 RegisterCiUARTPCELLID1 (r) register accessor: UARTPCellID1 RegisterCiUARTPCELLID2 (r) register accessor: UARTPCellID2 RegisterCiUARTPCELLID3 (r) register accessor: UARTPCellID3 RegisterBfRaw Interrupt Status Register, UARTRISCaReceive Status Register/Error Clear Register, \xe2\x80\xa6BgSelector for the UART clock multiplexorkUnspecified00000AbDevice USB addresslUSBCTRL_REGSBeUSB FS/LS controller device registersCfWrite \xe2\x80\x981\xe2\x80\x99 to disable interrupt for USBPWRRDY eventCeWrite \xe2\x80\x981\xe2\x80\x99 to enable interrupt for USBPWRRDY eventCdUSBREGSTATUS (r) register accessor: an alias for \xe2\x80\xa6CgWrite \xe2\x80\x981\xe2\x80\x99 to disable interrupt for USBREMOVED eventCfWrite \xe2\x80\x981\xe2\x80\x99 to enable interrupt for USBREMOVED eventDcField <code>USBREMOVED</code> reader - Write \xe2\x80\x981\xe2\x80\x99 to disable \xe2\x80\xa6DbField <code>USBREMOVED</code> reader - Write \xe2\x80\x981\xe2\x80\x99 to enable \xe2\x80\xa6DcField <code>USBREMOVED</code> writer - Write \xe2\x80\x981\xe2\x80\x99 to disable \xe2\x80\xa6DbField <code>USBREMOVED</code> writer - Write \xe2\x80\x981\xe2\x80\x99 to enable \xe2\x80\xa6CnOverrides for the power signals in the event that the VBUS \xe2\x80\xa6BoIndicating whether OTG1 UTMI PHY clock is validlUnprivilegedCbFuture for the <code>unwrap_or_else</code> method.CjBuild code (hardware version and production configuration)CkVBUS input detection status (USBDETECTED and USBREMOVED \xe2\x80\xa6DfField <code>VBUSDETECT</code> reader - VBUS input detection status \xe2\x80\xa6Be1: VBUS voltage above valid thresholdDiField <code>VECTACTIVE</code> reader - Active exception number field. \xe2\x80\xa6DeJust like <code>Cell</code> but with volatile read / write operationsAnWDOG1 Timeout behaves normallyAgWDOG1 Timeout is maskedAnWDOG2 Timeout behaves normallyAgWDOG2 Timeout is maskedCeReset is not a result of the watchdog time-out event.CaReset is a result of the watchdog time-out event.BaSETUP data, byte 5, MSB of wIndexBaSETUP data, byte 4, LSB of wIndexAmWake-up on DPDM change enablegDisablefEnable10BbOTG1 wake-up on VBUS change enableBaSETUP data, byte 3, MSB of wValueBaSETUP data, byte 2, LSB of wValueClThis field powers down the 24M crystal oscillator if set \xe2\x80\xa600000000000AjZMK ECC check is disabled.AiZMK ECC check is enabled.CmZeroizable Master Key Error Correcting Code Check Failure \xe2\x80\xa6CmZeroizable Master Key Syndrome The ZMK syndrome indicates \xe2\x80\xa6CgBit 0 - ACK General Call. When set to 1, DW_apb_i2c \xe2\x80\xa60CnAcknowledgment timeout interrupt enable Set and cleared by \xe2\x80\xa6ClCreates a future that is always immediately ready with a \xe2\x80\xa6DeSame as <code>set_dummy</code> but, instead of resetting, appends \xe2\x80\xa6CnBits 16:19 - Constant that defines the architecture of the \xe2\x80\xa6CfExtracts a mutable slice containing the entire vector.CmReturns a mutable slice of all the key-value pairs in the \xe2\x80\xa6CkReturns a mutable slice of the remaining entries in the \xe2\x80\xa6EaTurn a type\xe2\x80\x99s generics like <code>&lt;X, Y&gt;</code> into a turbofish like \xe2\x80\xa6BoParses the literal into a selected number type.CkBits 0:5 - The fractional baud rate divisor. These bits \xe2\x80\xa60CgConst binary GCD implementation for <code>usize</code>.CbReturns <code>true</code> if the bit is clear (0).0EaModifies this set to contain the union of <code>self</code> and <code>rhs</code>.CeReturns the bucket index in the table for this entry.CdSet the priority of each master for bus arbitration.Ck0x00 - Set the priority of each master for bus arbitration.AmRCC AHB1 Sleep Clock RegisterAmRCC AHB2 Sleep Clock RegisterAmRCC AHB3 Sleep Clock RegisterAmRCC AHB4 Sleep Clock RegisterAmRCC APB2 Sleep Clock RegisterAmRCC APB3 Sleep Clock RegisterAmRCC APB4 Sleep Clock RegisterlCarrier seenCmBits 16:23 - CCA correlator busy threshold. Only relevant \xe2\x80\xa60CeBit 17 - Shortcut between CCAIDLE event and STOP task0CeBit 12 - Shortcut between CCAIDLE event and TXEN task0CjRead to get channel TRANS_COUNT reload value, i.e. the \xe2\x80\xa6Cn0xa84 - Read to get channel TRANS_COUNT reload value, i.e. \xe2\x80\xa61Cn0xac4 - Read to get channel TRANS_COUNT reload value, i.e. \xe2\x80\xa6B`DMA Channel 0 Control and StatusBg0x0c - DMA Channel 0 Control and StatusClDMA Channel 0 Read Address pointer This register updates \xe2\x80\xa6Ck0x00 - DMA Channel 0 Read Address pointer This register \xe2\x80\xa6AjCleans the entire D-cache.00CiSet the PENDSTCLR bit in the ICSR register which will \xe2\x80\xa600CiSet the PENDSVCLR bit in the ICSR register which will \xe2\x80\xa600ChClock control, can be changed on-the-fly (except for \xe2\x80\xa6Ck0x60 - Clock control, can be changed on-the-fly (except \xe2\x80\xa61Ck0x30 - Clock control, can be changed on-the-fly (except \xe2\x80\xa62Ck0x6c - Clock control, can be changed on-the-fly (except \xe2\x80\xa63Ck0x3c - Clock control, can be changed on-the-fly (except \xe2\x80\xa6eBit 60000eBit 70000eBit 90000fBit 110000fBit 120000fBit 130000fBit 200000fBit 250000fBit 270000fBit 140000>Ck0x54 - Clock control, can be changed on-the-fly (except \xe2\x80\xa6n<code>1</code>0000A`<code>100</code>A`<code>101</code>111A`<code>110</code>o<code>10</code>000021222A`<code>111</code>CeBit 0 - Reading this register clears the ACTIVITY \xe2\x80\xa6AoBank 1 CRC read error clear bitAoBank 1 DBECCERR1 flag clear bitCnBit 0 - Read this register to clear the GEN_CALL interrupt \xe2\x80\xa6CnBit 0 - Read this register to clear the RX_UNDER interrupt \xe2\x80\xa6AoBank 1 SNECCERR1 flag clear bitCnBit 0 - Read this register to clear the STOP_DET interrupt \xe2\x80\xa6AeCode memory page sizeAl0x10 - Code memory page sizeBaBits 0:31 - Code memory page sizeDbIterator over the constant parameters in <code>self.params</code>.DkReturns <code>true</code> if the map contains a value for the specified \xe2\x80\xa6CnReturns true if the map contains a value for the specified \xe2\x80\xa60E`Return <code>true</code> if an equivalent to <code>key</code> exists in the map.AiCRC end address on bank 1CnBit 17 - If 1, feed the opposite lane\xe2\x80\x99s result into this \xe2\x80\xa60000000Ac0dB gain adjustment0CjBit 13 - Set when the device connection state changes. \xe2\x80\xa600000jDisconnect0000000000000000000000000000000000000000000BoExplicit discriminant: <code>Variant = 1</code>DiDivider result quotient The result of <code>DIVIDEND / DIVISOR</code> \xe2\x80\xa6C`0x70 - Divider result quotient The result of \xe2\x80\xa6CmDivider signed divisor The same as UDIVISOR, but starts a \xe2\x80\xa6Ck0x6c - Divider signed divisor The same as UDIVISOR, but \xe2\x80\xa6ClDivider unsigned divisor Write to the DIVISOR operand of \xe2\x80\xa6Ch0x64 - Divider unsigned divisor Write to the DIVISOR \xe2\x80\xa6AkBit 6 - DM pull down enable0AiBit 5 - DM pull up enable0AkBit 2 - DP pull down enable0AiBit 1 - DP pull up enable0Clcrates.io crates.io Documentation Minimum Supported Rust \xe2\x80\xa6AdRe-export for macrosCnEmit a warning. Warnings are not errors and compilation won\xe2\x80\xa6CmOptional. This is used to save power, this is called when \xe2\x80\xa600CfEnables TRACE. This is for example required by the \xe2\x80\xa600CdBit 6 - Shortcut between ENDRX event and STOPRX task0ClBit 29 - Device: Set bit in BUFF_STATUS for every buffer \xe2\x80\xa60CgBit 28 - Device: Set bit in BUFF_STATUS for every 2 \xe2\x80\xa60DkDevice: this bit must be set in conjunction with the <code>STALL</code> \xe2\x80\xa6Ck0x68 - Device: this bit must be set in conjunction with \xe2\x80\xa6CjBit 19 - Raised when any bit in EP_STATUS_STALL_NAK is \xe2\x80\xa600000CmProvides information on which endpoint(s) an acknowledged \xe2\x80\xa6Ch0x46c - Provides information on which endpoint(s) an \xe2\x80\xa6CfBit 1 - When 1, writes to any alias other than 0x0 \xe2\x80\xa60BaEthernet: DMA mode register (DMA)BdEthernet: media access control (MAC)BaEthernet: MTL mode register (MTL)CgConst euclid GCD implementation for <code>usize</code>.AoACC or ACCDBL register overflowBg0x108 - ACC or ACCDBL register overfloweBit 00AkPacket received with CRC okBc0x130 - Packet received with CRC ok22AkDownward or upward crossingBc0x10c - Downward or upward crossing441044CmSampling of energy detection complete. A new ED sample is \xe2\x80\xa6Ck0x13c - Sampling of energy detection complete. A new ED \xe2\x80\xa666AkReceive buffer is filled upBc0x110 - Receive buffer is filled up88AiEnd of RXD buffer reachedBa0x110 - End of RXD buffer reached::10::CnRX buffer (as defined by PACKETPTR and MAXLEN) in Data RAM \xe2\x80\xa6Cm0x12c - RX buffer (as defined by PACKETPTR and MAXLEN) in \xe2\x80\xa6<<AhLast TX byte transmittedB`0x120 - Last TX byte transmitted>>AiEnd of TXD buffer reachedBa0x120 - End of TXD buffer reachedeBit 00CjTransmission of data in RAM has ended, and EasyDMA has \xe2\x80\xa6Cn0x130 - Transmission of data in RAM has ended, and EasyDMA \xe2\x80\xa622nError detectedAf0x124 - Error detected441044iTWI errorAa0x124 - TWI error6610661066CiNFC error reported. The ERRORSTATUS register contains \xe2\x80\xa6Ch0x11c - NFC error reported. The ERRORSTATUS register \xe2\x80\xa688BeDeprecated register - CCM error eventBm0x108 - Deprecated register - CCM error event::BnRADIO has ramped up and is ready to be startedCf0x100 - RADIO has ramped up and is ready to be started<<BcTXD byte sent and RXD byte receivedBk0x108 - TXD byte sent and RXD byte received>>CgThe NFCT peripheral is ready to receive and send framesCl0x100 - The NFCT peripheral is ready to receive and send \xe2\x80\xa6eBit 00BaCOMP is ready and output is validBi0x100 - COMP is ready and output is valid22BcLPCOMP is ready and output is validBk0x100 - LPCOMP is ready and output is valid44CmQSPI peripheral is ready. This event will be generated as \xe2\x80\xa6Ch0x100 - QSPI peripheral is ready. This event will be \xe2\x80\xa666AfWrite command receivedAn0x164 - Write command received88CiBit 31 - If 1, an instruction written to SMx_INSTR is \xe2\x80\xa6BnCreates a new suffixed floating-point literal.0CfFactor out a homogeneous type from an either of pairs.DnThe test interval is 0.98us * 2<strong>interval, but let\xe2\x80\x99s call </strong>\xe2\x80\xa6Dn0x90 - The test interval is 0.98us * 2<strong>interval, but let\xe2\x80\x99</strong>\xe2\x80\xa6hBits 0:30ChFetches the value, and applies a function to it that \xe2\x80\xa60000000000000BnIndicates the presence or not of a valid fieldCf0x43c - Indicates the presence or not of a valid fieldClBit 0 - Indicates if a valid field is present. Available \xe2\x80\xa6CmSoftware must write this value to exit low power mode and \xe2\x80\xa6CfFormatting macro for constructing <code>Ident</code>s.CjCore traits and types for asynchronous operations in Rust.AmTools for working with tasks.EgCombinators and utilities for working with <code>Future</code>s, <code>Stream</code>\xe2\x80\xa6BjIWDG Standby mode freeze option status bitCaIWDG Standby mode freeze option configuration bitBgIWDG Stop mode freeze option status bitBnIWDG Stop mode freeze option configuration bitAnGENERAL_CALL byte transmissionCnReturn the index with a reference and mutable reference to \xe2\x80\xa6ClReturns the index of the key-value pair corresponding to \xe2\x80\xa6EeReturn the item index for <code>key</code>, if it is present, else <code>None</code>.BjReturn item index, if it exists in the setDjAttempts to get mutable references to <code>N</code> values in the map \xe2\x80\xa60BdReturns the maximum duty cycle valueCcReturns the NVIC priority of <code>interrupt</code>ClReturns the hardware priority of <code>system_handler</code>1010AgGPIO output value clearAn0x18 - GPIO output value clearCmBits 0:29 - Perform an atomic bit-clear on GPIO_OUT, i.e. \xe2\x80\xa6AeGPIO output value setAl0x14 - GPIO output value setCkBits 0:29 - Perform an atomic bit-set on GPIO_OUT, i.e. \xe2\x80\xa6AeGPIO output value XORAl0x1c - GPIO output value XORCjBits 0:29 - Perform an atomic bitwise XOR on GPIO_OUT, \xe2\x80\xa6AdPad control registerAk0x18 - Pad control registerCk0x10..0x18 - Cluster GPIO_QSPISD0, containing GPIO_QSPI_\xe2\x80\xa6Ck0x18..0x20 - Cluster GPIO_QSPISD1, containing GPIO_QSPI_\xe2\x80\xa6Ck0x20..0x28 - Cluster GPIO_QSPISD2, containing GPIO_QSPI_\xe2\x80\xa6Ck0x28..0x30 - Cluster GPIO_QSPISD3, containing GPIO_QSPI_\xe2\x80\xa6CnBit 0 - Write \xe2\x80\x981\xe2\x80\x99 to enable interrupt for HFCLKSTARTED \xe2\x80\xa60CbBit 0 - Write \xe2\x80\x981\xe2\x80\x99 to disable interrupt for \xe2\x80\xa60CmHFXO debounce time. The HFXO is started by triggering the \xe2\x80\xa6Cf0x528 - HFXO debounce time. The HFXO is started by \xe2\x80\xa6CbBits 0:7 - HFXO debounce time. Debounce time = \xe2\x80\xa60CgControls lifecycle state (LCS) for CRYPTOCELL subsystemCj0x1a60 - Controls lifecycle state (LCS) for CRYPTOCELL \xe2\x80\xa6BfBit 1 - Device mode = 0, Host mode = 10CmCreates a new suffixed integer literal with the specified \xe2\x80\xa600AkI2C Component Type RegisterBb0xfc - I2C Component Type RegisterCbBits 0:31 - Designware Component Type number = \xe2\x80\xa6BiI2C SS, FS or FM+ spike suppression limitC`0xa0 - I2C SS, FS or FM+ spike suppression limitCkBits 0:7 - This register must be set before any I2C bus \xe2\x80\xa60AlI2C Interrupt Mask Register.Bc0x30 - I2C Interrupt Mask Register.AmI2C Interrupt Status RegisterBd0x2c - I2C Interrupt Status RegisterAfI2C SDA Setup RegisterAm0x94 - I2C SDA Setup RegisterDjSets the value of the entry with the <code>VacantEntry</code>\xe2\x80\x99s key, \xe2\x80\xa6DhSets the value of the entry with the <code>VacantEntryRef</code>\xe2\x80\x99s \xe2\x80\xa6CjInserts the entry\xe2\x80\x99s key and the given value into the \xe2\x80\xa6ClSets the value of the entry (after inserting if vacant), \xe2\x80\xa6CnVisits the values representing the intersection, i.e., the \xe2\x80\xa6CmVisits the values representing the intersection, i.e. the \xe2\x80\xa6DiReturn an iterator over the values that are in both <code>self</code> \xe2\x80\xa6CkChecks if the value of the field is <code>_32MDIV125</code>CjChecks if the value of the field is <code>AUTOMATIC</code>CjChecks if the value of the field is <code>BAUD14400</code>0CjChecks if the value of the field is <code>BAUD19200</code>0CjChecks if the value of the field is <code>BAUD28800</code>0CjChecks if the value of the field is <code>BAUD31250</code>0CjChecks if the value of the field is <code>BAUD38400</code>0CjChecks if the value of the field is <code>BAUD56000</code>0CjChecks if the value of the field is <code>BAUD57600</code>0CjChecks if the value of the field is <code>BAUD76800</code>0CjChecks if the value of the field is <code>BLE_1MBIT</code>CjChecks if the value of the field is <code>BLE_2MBIT</code>CjChecks if the value of the field is <code>CONNECTED</code>0000000000000000000000000000000000000000000CjChecks if the value of the field is <code>DATA_DONE</code>000000000000000000000000CjChecks if the value of the field is <code>EXACT_VAL</code>CjChecks if the value of the field is <code>HYST50M_V</code>CjChecks if the value of the field is <code>INTERFACE</code>o<code>11</code>0CjChecks if the value of the field is <code>LESS_THAN</code>DfReturns <code>true</code> if operations on values of this type are \xe2\x80\xa60000000000000CjChecks if the value of the field is <code>LOW_POWER</code>CjChecks if the value of the field is <code>LR125KBIT</code>CjChecks if the value of the field is <code>LR500KBIT</code>CjChecks if the value of the field is <code>LSB_FIRST</code>00CjChecks if the value of the field is <code>MSB_FIRST</code>00CjChecks if the value of the field is <code>NEG12D_BM</code>CjChecks if the value of the field is <code>NEG16D_BM</code>CjChecks if the value of the field is <code>NEG20D_BM</code>CjChecks if the value of the field is <code>NEG30D_BM</code>CjChecks if the value of the field is <code>NEG40D_BM</code>CjChecks if the value of the field is <code>NEXT_STEP</code>CjChecks if the value of the field is <code>NO_ACCESS</code>000000000000000000000000000000000000000000000000000000000000000CjChecks if the value of the field is <code>NO_PARITY</code>0AaTx FIFO not emptyAaRx FIFO not emptyCjChecks if the value of the field is <code>NOT_READY</code>CjChecks if the value of the field is <code>NRF_1MBIT</code>CjChecks if the value of the field is <code>NRF_2MBIT</code>CjChecks if the value of the field is <code>PARITY_OK</code>BiPermanent request, for unpaced transfers.000BkSelect PWM Counter 0\xe2\x80\x99s Wrap Value as TREQ000BkSelect PWM Counter 1\xe2\x80\x99s Wrap Value as TREQ000BkSelect PWM Counter 2\xe2\x80\x99s Wrap Value as TREQ000BkSelect PWM Counter 3\xe2\x80\x99s Wrap Value as TREQ000BkSelect PWM Counter 4\xe2\x80\x99s Wrap Value as TREQ000BkSelect PWM Counter 5\xe2\x80\x99s Wrap Value as TREQ000BkSelect PWM Counter 6\xe2\x80\x99s Wrap Value as TREQ000BkSelect PWM Counter 7\xe2\x80\x99s Wrap Value as TREQ000CjChecks if the value of the field is <code>REF1_8VDD</code>CjChecks if the value of the field is <code>REF2_8VDD</code>CjChecks if the value of the field is <code>REF3_8VDD</code>CjChecks if the value of the field is <code>REF4_8VDD</code>CjChecks if the value of the field is <code>REF5_8VDD</code>CjChecks if the value of the field is <code>REF6_8VDD</code>CjChecks if the value of the field is <code>REF7_8VDD</code>n<code>0</code>0000000o<code>10</code>000CmChecks if this slice is sorted using the given comparator \xe2\x80\xa6CkChecks if this map is sorted using the given comparator \xe2\x80\xa61CkChecks if this set is sorted using the given comparator \xe2\x80\xa6CjChecks if the value of the field is <code>TRIGGERED</code>0AiBoth transmit and receiveCjChecks if the value of the field is <code>WAVE_FORM</code>CiWhether the character has the Unicode property XID_Start.BbSelect the XIP SSI RX FIFO as TREQ000BbSelect the XIP SSI TX FIFO as TREQ000CjChecks if the value of the field is <code>ZERO_DATA</code>0DhAn iterator producing the <code>usize</code> indices of all occupied \xe2\x80\xa6CdBit 8 - This field is read-only and indicates if \xe2\x80\xa60CdLeft (or mono) is sampled on falling edge of PDM_CLKCkCopy of LFCLKSRC register, set when LFCLKSTART task was \xe2\x80\xa6Cj0x41c - Copy of LFCLKSRC register, set when LFCLKSTART \xe2\x80\xa6CnBit 1 - Write \xe2\x80\x981\xe2\x80\x99 to enable interrupt for LFCLKSTARTED \xe2\x80\xa60CbBit 1 - Write \xe2\x80\x981\xe2\x80\x99 to disable interrupt for \xe2\x80\xa60CoCreates a split channel with <code>&#39;static</code> lifetime.iBits 0:11fBit 29CkControl power downs to memories. Set high to power down \xe2\x80\xa6Cm0x18 - Control power downs to memories. Set high to power \xe2\x80\xa6AlSearch pattern configurationBd0x644 - Search pattern configurationCnBit 5 - Master FSM Activity Status. When the Master Finite \xe2\x80\xa6CdRx queue missed packet and overflow counter registerDaCreate a new <code>ExclusiveDevice</code> without support for \xe2\x80\xa6CoCreate a new <code>RefCellDevice</code> without support for \xe2\x80\xa6CnCreate a new <code>AtomicDevice</code> without support for \xe2\x80\xa6DgCreate a new <code>CriticalSectionDevice</code> without support for \xe2\x80\xa6AmNFCID1 size: double (7 bytes)AmNFCID1 size: single (4 bytes)AnNFCID1 size: triple (10 bytes)lNo operation0lNot detected00000000AcError did not occur0AaNo error detectedAdSuspend not detectedAcResume not detectedCdUSBEVENT was not issued due to USBD peripheral ready4444CnEvaluates and consumes the future, returning the resulting \xe2\x80\xa60CgPeripheral access API for NRF52840 microcontrollers \xe2\x80\xa6CkOCTOSPI1 and OCTOSPI1 delay block enable during CSleep ModeCkOCTOSPI2 and OCTOSPI2 delay block enable during CSleep Mode0CjReturns index of the oldest value in the underlying slice.CfOptional. Runs on interrupt before any timer queue \xe2\x80\xa600AmOption byte change error flagCmBit 19 - 1 = shift out of output shift register to right. \xe2\x80\xa60B`Frame received with parity errorBgBit 2 - Parity status of received frame0DoParse a pattern that does <em>not</em> involve <code>|</code> at the top level.CiParse the body of a block as zero or more statements, \xe2\x80\xa6CeBit 21 - Shortcut between PHYEND event and START task0AbSlaves\xe2\x80\x99s addressCmBit 3 - Attach processor 0 debug port to syscfg controls, \xe2\x80\xa60BhBit 0 - Indication that proc0 has haltedCmBit 7 - Attach processor 1 debug port to syscfg controls, \xe2\x80\xa60BhBit 1 - Indication that proc1 has haltedCnBit 6 - Write \xe2\x80\x981\xe2\x80\x99 to enable interrupt for PWMPERIODEND \xe2\x80\xa60CbBit 6 - Write \xe2\x80\x981\xe2\x80\x99 to disable interrupt for \xe2\x80\xa60CjBit 6 - Enable or disable interrupt for PWMPERIODEND event0AkData rate override setting.Bc0x51c - Data rate override setting.BfBits 0:1 - Data rate override setting.0DdCreates a raw immutable entry builder for the <code>IndexMap</code>.C`Opt-in access to the experimental raw entry API.CeBit 14 - Shortcut between READ event and SUSPEND task0ChReads an unsigned n-bytes integer from <code>buf</code>.CdBit 0 - Shortcut between READY event and SAMPLE task000BnBit 3 - Host: Receive transaction (IN to host)0CkReturns index of the most recently written value in the \xe2\x80\xa6ClRemoves a key from the map, returning the stored key and \xe2\x80\xa6CiTake the ownership of the key and value from the map. \xe2\x80\xa6CbRemoves this entry from the map and yields its \xe2\x80\xa60CkRemove and return the key, value pair stored in the map \xe2\x80\xa6DdRemove and return the key-value pair equivalent to <code>key</code>.1CmAdds a value to the set, replacing the existing value, if \xe2\x80\xa6CkBorrow the data and call <code>RefCell::replace_with</code>oREQ to ACK timeDkError if this is a <code>Meta::Path</code> or <code>Meta::NameValue</code>.DdWrap this future in an <code>Either</code> future, making it the \xe2\x80\xa60DdWrap this stream in an <code>Either</code> stream, making it the \xe2\x80\xa60CnBit 5 - Write \xe2\x80\x981\xe2\x80\x99 to enable interrupt for RXFRAMESTART \xe2\x80\xa60CbBit 5 - Write \xe2\x80\x981\xe2\x80\x99 to disable interrupt for \xe2\x80\xa60CjBit 5 - Enable or disable interrupt for RXFRAMESTART event0CgBit 26 - Keep retention on RAM section S10 when RAM \xe2\x80\xa6000CgBit 27 - Keep retention on RAM section S11 when RAM \xe2\x80\xa6000CgBit 28 - Keep retention on RAM section S12 when RAM \xe2\x80\xa6000CgBit 29 - Keep retention on RAM section S13 when RAM \xe2\x80\xa6000CgBit 30 - Keep retention on RAM section S14 when RAM \xe2\x80\xa6000CgBit 31 - Keep retention on RAM section S15 when RAM \xe2\x80\xa6000BgBank 1 highest secure protected addressCeBank 1 highest secure protected address configurationAjSelects the current CCSIDR00CfBit 0 - Shortcut between SEQEND[0] event and STOP task0CfBit 1 - Shortcut between SEQEND[1] event and STOP task0CgACKFAIL flag clear bit Set by software to clear the \xe2\x80\xa6AfADC1&amp;2 block resetAkADC3 Autonomous mode enableC`ADC3 Peripheral Clocks Enable During CSleep Mode0Badifferential mode for calibrationAeLinearity calibrationAlBank 1 CRC sector select bitAhvoltage regulator enableCiAnticipated frame synchronization detection interrupt \xe2\x80\xa6AeBank 1 CRC select bitBgAutomatic PTP Pdelay_Req message EnableCmArbitration Lost Interrupt Enable The ARBLSTIE bit is set \xe2\x80\xa6BiA-peripheral session valid override valueBfBDMA and DMAMUX Autonomous mode enableBdBDMA Clock Enable During CSleep Mode0nBESL thresholdCmBRK DFSDM1_BREAKx enable (x=0 if TIM15, x=1 if TIM16, x=2 \xe2\x80\xa60BnCOMP channel 1 blanking source selection bits.0CkSelect the boot mode procedure to be used. This bit can \xe2\x80\xa6ClAvoid Error-Bit Generation in Broadcast The BRDNOGEN bit \xe2\x80\xa6CmBus speed mode selection between DS, HS, SDR12, SDR25 and \xe2\x80\xa6BiB-peripheral session valid override valueBachannel calibration offset statusAbWrite burst enable0CkCommand response received (CRC check failed). Interrupt \xe2\x80\xa6AoConnector ID status change maskAjBackup Symbol Clock EnableCiVoltage Switch clock stopped interrupt enable Set and \xe2\x80\xa6CkCommand index. This bit can only be written by firmware \xe2\x80\xa6CgCMDREND flag clear bit Set by software to clear the \xe2\x80\xa6CgCMDSENT flag clear bit Set by software to clear the \xe2\x80\xa6CkThe CPSM treats the command as a data transfer command, \xe2\x80\xa6ClMute detection flag. This bit is write only. Programming \xe2\x80\xa6AbMMC Counter FreezeAoCOMP1/2 peripheral clock enable0mCORDIC enableClCounter reset This bit is set by software and cleared by \xe2\x80\xa6CcFull size (33-bit or 17-bit) CRC polynomial is usedAdBank 1 CRC busy flagjCRC resultAhBank 1 CRC sector numberCbBank 1 end of CRC calculation interrupt enable bitAjBank 1 CRC read error flagBoCRYP peripheral clock enable during CSleep mode0AmCSI clock enable in Stop modeAjCSI ready Interrupt EnableCjCommand response timeout. Interrupt flag is cleared by \xe2\x80\xa6mD1 Stop ResetCmData transfer aborted interrupt enable Set and cleared by \xe2\x80\xa6AgDAC1 and 2 Blocks ResetCfDAC2 (containing one converter) Autonomous mode enableCkDAC2 (containing one converter) peripheral clock enable \xe2\x80\xa6CgDATAEND flag clear bit Set by software to clear the \xe2\x80\xa6CiData and R1b busy timeout period This bit can only be \xe2\x80\xa6CgDBCKEND flag clear bit Set by software to clear the \xe2\x80\xa6BfBank 1 ECC double detection error flagBoDCMI peripheral clock enable during csleep mode0CjData block sent/received (CRC check failed). Interrupt \xe2\x80\xa6CiData enable and ready configuration When the PSSI_RDY \xe2\x80\xa6AoDFSDM1 Peripheral Clocks Enable0BdDMA1 Clock Enable During CSleep Mode0AaDMA2D block resetBdDMA2 Clock Enable During CSleep Mode0Bechannel DMA Underrun Interrupt enableCfData timeout. Interrupt flag is cleared by writing \xe2\x80\xa6AoWatermark for buffer empty flagAeEnumeration done maskAaFDCAN block resetBcFDCAN kernel clock source selectionClReceive and transmit FIFO data This register can only be \xe2\x80\xa6AnFMAC enable during CSleep Mode0CbForce internal reference on VP (reserved for test)BaCapture complete interrupt enableCnSingle-Ended DM indicator This bit gives the voltage level \xe2\x80\xa6iGate HCLKBdGlobal IN non-periodic NAK effectiveA`GPIO block reset0000000000BoHASH peripheral clock enable during CSleep mode0AaHRTIM block resetBoHigh Resolution Timer clock prescaler selectionB`HSE Clock Security System enableAjHSE ready Interrupt EnableBdInternal RC 48 MHz clock calibrationAeRC48 clock ready flagBmHigh Speed Internal clock enable in Stop modeAjHSI ready Interrupt EnableC`I2C1 Peripheral Clocks Enable During CSleep Mode0C`I2C2 Peripheral Clocks Enable During CSleep Mode0C`I2C3 Peripheral Clocks Enable During CSleep Mode0AkI2C4 Autonomous mode enableC`I2C4 Peripheral Clocks Enable During CSleep Mode0BdI2C5 block enable during CSleep Mode0ClDouble buffer mode active buffer indication This bit can \xe2\x80\xa6CmNumber of transfers per buffer. This 8-bit value shall be \xe2\x80\xa6CnIDMA buffer transfer complete clear bit Set by software to \xe2\x80\xa6BbIncomplete isochronous IN transferBoBank 1 inconsistency error interrupt enable bitCj15: 0]: Polling interval Number of CLK cycle between a \xe2\x80\xa6AiOCTOSPI IO manager enableBmIsochronous OUT packet dropped interrupt maskBlD1ITCM Block Clock Enable During CSleep mode0AoIWDG1 control option status bitAnIWDG1 option configuration bitAogroup injected conversion startCaEnd of injected conversion flag of the master ADCC`End of injected conversion flag of the slave ADCBoEnd of injected sequence flag of the master ADCBnEnd of injected sequence flag of the slave ADCAnJPGDEC Peripheral Clock Enable0B`Total number of L3 or L4 FiltersCjLate frame synchronization detection interrupt enable. \xe2\x80\xa6Akline interrupt status clearAlLine masked interrupt statusAiLine raw interrupt statusAaLPM Channel IndexAoLPTIM1 Peripheral Clocks Enable0AoLPTIM2 Peripheral Clocks Enable0AoLPTIM3 Peripheral Clocks Enable0AoLPTIM4 Peripheral Clocks Enable0AoLPTIM5 Peripheral Clocks Enable0CbReset due to illegal D1 DStandby or CPU CStop flag0AaData frame formatClLeast significant bit first. This bit is set and cleared \xe2\x80\xa6BjLSE clock security system Interrupt EnableB`LSE clock security system enableAjLSE ready Interrupt EnableAjLSI ready Interrupt EnableBoLTDC peripheral clock enable during CSleep mode0AaMDIOS block resetBdMDMA Clock Enable During CSleep Mode0AcMagic Packet EnableAeMagic Packet ReceivedAjMost significant bit firstCcNon-periodic transmit request queue space availableBcNon-periodic TxFIFO space availableBnTop of the non-periodic transmit request queueBdNon-zero-length status OUT handshakeAaOPAMP block resetAoOption byte change ongoing flagCaOption byte start change option configuration bitmOTFDEC1 resetmOTFDEC2 resetCjOverrun/underrun interrupt enable. This bit is set and \xe2\x80\xa6BgProtected area start address for bank 1BgProtected area start address for bank 2BeProtected area end address for bank 1BeProtected area end address for bank 2BaDevice personalization status bitA`Gain in PGA modeCfBank 1 programming sequence error interrupt enable bitAkPLL1 ready Interrupt EnableBfCOMP channel 1 polarity selection bit.0oPolynomial sizeAiPower-on programming doneAmAsynchronous prescaler factorAlSynchronous prescaler factorDfSets the \xe2\x80\x9cpriority\xe2\x80\x9d of <code>interrupt</code> to <code>prio</code>DnSets the hardware priority of <code>system_handler</code> to <code>prio</code>1010AkPeriodic TxFIFO empty levelBkPeriodic transmit data FIFO space availableCaBank 1 read protection error interrupt enable bitBhBank 1 secure error interrupt enable bitnReset detectedBiMAC Receive Packet Controller FIFO StatusAdRTC APB Clock Enable0AkRemote wakeup Packet EnableAmRemote wakeup Packet ReceivedAdRx CRC Error PacketsCmReceive FIFO half full There are at least half the number \xe2\x80\xa6AiRx LPI Transition counterAkRx LPI Microseconds CounterCgRXOVERR flag clear bit Set by software to clear the \xe2\x80\xa6AgRx Unicast Packets GoodCfMMC Receive Unicast Good Packet Counter Interrupt MaskChMMC Receive Unicast Good Packet Counter Interrupt StatusBeSecured area start address for bank 1BeSecured area start address for bank 2BcSecured area end address for bank 1BcSecured area end address for bank 2C`SAI1 Peripheral Clocks Enable During CSleep Mode0BkSAI2 and SAI3 kernel clock source selectionC`SAI2 Peripheral Clocks Enable During CSleep Mode0C`SAI3 Peripheral Clocks Enable During CSleep Mode0AkSAI4 Autonomous mode enableCaSub-Block A of SAI4 kernel clock source selectionCaSub-Block B of SAI4 kernel clock source selectionC`SAI4 Peripheral Clocks Enable During CSleep Mode0BnSMPS step-down converter external supply readyCiSDIO mode interrupt received interrupt enable Set and \xe2\x80\xa6BdSDMMC1 and SDMMC1 Delay Clock Enable0BdSDMMC2 and SDMMC2 delay clock enable0BcSDMMC kernel clock source selectionBaSecurity enable option status bitBaSecurity option configuration bitCkReceive clock selection. These bits can only be written \xe2\x80\xa6CkSampling time for temperature sensor 1 These bits allow \xe2\x80\xa6AaSOF output enableC`SPI1 Peripheral Clocks Enable During CSleep Mode0C`SPI2 Peripheral Clocks Enable During CSleep Mode0C`SPI3 Peripheral Clocks Enable During CSleep Mode0BhSPI4 and 5 kernel clock source selectionC`SPI4 Peripheral Clocks Enable During CSleep Mode0C`SPI5 Peripheral Clocks Enable During CSleep Mode0AkSPI6 Autonomous mode enableC`SPI6 Peripheral Clocks Enable During CSleep Mode0CgSystem clock selection after a wake up from system StopAaSWPMI block resetBcSWPMI kernel clock source selectionkSYNC missedAnSYNC event OK interrupt enableAnSYSCFG peripheral clock enable0AiTamper sampling frequencyAiTamper precharge durationoTIM block reset00AaTIM15 block resetAaTIM16 block resetAaTIM17 block resetBoTIM1 peripheral clock enable during CSleep mode0AaTIM23 block resetAaTIM24 block resetBoTIM2 peripheral clock enable during CSleep mode0BoTIM3 peripheral clock enable during CSleep mode0BoTIM4 peripheral clock enable during CSleep mode0BoTIM5 peripheral clock enable during CSleep mode0BoTIM6 peripheral clock enable during CSleep mode0BoTIM7 peripheral clock enable during CSleep mode0BoTIM8 peripheral clock enable during CSleep mode0mBus timeout AmBus timeout BAlTimeout detection flag clearAdClock timeout enableAdchannel refresh timeAfUpdate Addend RegisterAoFine or Coarse Timestamp UpdateAmTimestamp Target Time ReachedCnTransmit FIFO half empty At least half the number of words \xe2\x80\xa6BoMMC Transmit Good Packet Counter Interrupt MaskCaMMC Transmit Good Packet Counter Interrupt StatusAiTx LPI Transition counterAkTx LPI Microseconds CounterB`Transmit Timestamp Status MissedAnTransmit Timestamp Status ModeCmTransmit FIFO underrun error or IDMA read transfer error. \xe2\x80\xa6AaUART4 block resetAaUART5 block resetAaUART7 block resetAaUART8 block resetAaUART9 block resetBiOverflow Bit for Underflow Packet CounterAhUnderflow Packet CounterAoUIF status bit remapping enable00AaULPI FS/LS selectAoUSART1 Peripheral Clocks Enable0AoUSART2 Peripheral Clocks Enable0AoUSART3 Peripheral Clocks Enable0AoUSART6 Peripheral Clocks Enable0BgVDD33USB voltage level detector enable.AaUSB supply ready.AeUSB regulator enable.A`USB suspend maskAdUser trimming enableBfEnable the VBUS \xe2\x80\x9cA\xe2\x80\x9d sensing deviceBfEnable the VBUS \xe2\x80\x9cB\xe2\x80\x9d sensing deviceAjVBUS valid override enableAkVREF Autonomous mode enableBoVREF peripheral clock enable during CSleep mode0AiTemperature sensor enableCeVoltage switch critical timing section completion \xe2\x80\xa6AfVSYNC interrupt enableCiCPSM Waits for end of data transfer (CmdPend internal \xe2\x80\xa6CkWait for response bits. This bit can only be written by \xe2\x80\xa6CkWrong clock configuration interrupt enable. This bit is \xe2\x80\xa6AmWakeup pin pull configurationCnWrap size. This field indicates the wrap size to which the \xe2\x80\xa6CbBank 1 write protection error interrupt enable bitCnInserts the entry\xe2\x80\x99s key and the given value into the map \xe2\x80\xa6CfInsert a key-value pair in the map at the given index.CmInserts the given key and value into the map at the given \xe2\x80\xa6CaInsert the value into the set at the given index.CiRemove the key, value pair stored in the map for this \xe2\x80\xa60DkRemove the key-value pair equivalent to <code>key</code> and return its \xe2\x80\xa61DiRemove the value from the set, and return <code>true</code> if it was \xe2\x80\xa6CnBits 10:14 - The lowest-numbered pin that will be affected \xe2\x80\xa60ClBit 6 - Slave FSM Activity Status. When the Slave Finite \xe2\x80\xa6eBit 000000eBit 100000eBit 200000eBit 300000CmControl behaviour of the input/output shift registers for \xe2\x80\xa6Cf0x08 - Control behaviour of the input/output shift \xe2\x80\xa6BoDivides one mutable slice into two at an index.CjPeripheral identification registers, SSPPeriphID0-3 on \xe2\x80\xa6C`0xfe0 - Peripheral identification registers, \xe2\x80\xa61C`0xfe4 - Peripheral identification registers, \xe2\x80\xa62C`0xfe8 - Peripheral identification registers, \xe2\x80\xa63C`0xfec - Peripheral identification registers, \xe2\x80\xa6CkDetermines whether the executor is able to spawn new tasks.00ClBit 15 - Reads as 1 if SVCall is Pending. Write 1 to set \xe2\x80\xa60BiSwaps the position of entry with another.0CeSwaps the position of two key-value pairs in the map.1BlSwaps the position of two values in the set.oTamper no eraseAdStop the bit counterAk0x20 - Stop the bit countereBit 0AfStop calibration timerAm0x18 - Stop calibration timer2BbStop the energy detect measurementBi0x28 - Stop the energy detect measurement4BaForce state machine to IDLE stateBh0x24 - Force state machine to IDLE state6BhEnable low power mode (variable latency)Bo0x7c - Enable low power mode (variable latency)8AfResume SPI transactionAm0x20 - Resume SPI transaction:AfResume TWI transactionAm0x20 - Resume TWI transaction<10<10<AfTakes one SAADC sampleAm0x04 - Takes one SAADC sample>AgSample comparator valueAn0x08 - Sample comparator valueeBit 0210AbStop UART receiverAi0x04 - Stop UART receiver2102AeStop UART transmitterAl0x0c - Stop UART transmitter4104Ab1 \xc2\xb5s tick CounterDhPublic implementation details for the <code>TokenStream</code> type, \xe2\x80\xa6CkCopies all remaining tokens visible from this cursor into aClAttempts to run this stream to completion, executing the \xe2\x80\xa60CmBit 2 - In Master mode: - 1\xe2\x80\x99b1: Blocks the transmission \xe2\x80\xa60CkBits 23:31 - This field indicates the number of Tx FIFO \xe2\x80\xa6CnBit 3 - Write \xe2\x80\x981\xe2\x80\x99 to enable interrupt for TXFRAMESTART \xe2\x80\xa60CbBit 3 - Write \xe2\x80\x981\xe2\x80\x99 to disable interrupt for \xe2\x80\xa60CjBit 3 - Enable or disable interrupt for TXFRAMESTART event0CmCreates a new suffixed integer literal with the specified \xe2\x80\xa600AeUARTPCellID0 RegisterAm0xff0 - UARTPCellID0 RegisterBgBits 0:7 - These bits read back as 0x0DAeUARTPCellID1 RegisterAm0xff4 - UARTPCellID1 RegisterBgBits 0:7 - These bits read back as 0xF0AeUARTPCellID2 RegisterAm0xff8 - UARTPCellID2 RegisterBgBits 0:7 - These bits read back as 0x05AeUARTPCellID3 RegisterAm0xffc - UARTPCellID3 RegisterBgBits 0:7 - These bits read back as 0xB1BcUSB_OTG_FS Peripheral Clocks Enable0BcUSB_OTG_HS Peripheral Clocks Enable0BeUSB FS/LS controller device registersAaUSB supply statusAi0x438 - USB supply statusCmBit 10 - USB MAC has been woken up and operational. Write \xe2\x80\xa60CkWait until the pin is low. If it is already low, return \xe2\x80\xa6DjIn some positions, types may not contain the <code>+</code> character, \xe2\x80\xa6AbWrapping addition.EjWrites a signed integer <code>n</code> to <code>buf</code> using only <code>nbytes</code>.AhTransfer abort requestedAnADC alt_clk source is disabledAmADC alt_clk source is enabledClDivider for ADC alt_clk, as the list below (other values \xe2\x80\xa6AoExtended address configuration.CkAHB Bus error interrupt enable.Refer Interrupts chapter \xe2\x80\xa6CmIndicates the Error Code when AHB command Error detected. \xe2\x80\xa6AlBusy indicator for ahb_podf.g1: AIN00B`0: AIN0 selected as analog input0g2: AIN10B`1: AIN1 selected as analog input0g3: AIN20B`2: AIN2 selected as analog input0g4: AIN30B`3: AIN3 selected as analog input0g5: AIN40B`4: AIN4 selected as analog input0g6: AIN50B`5: AIN5 selected as analog input0g7: AIN60B`6: AIN6 selected as analog input0g8: AIN70B`7: AIN7 selected as analog input0Aa0: <code>0</code>000AjAdaptive proportion cutoffAdNext Asynch. Address0BaLSB of Post-divider for Audio PLL0000000BaMSB of Post-divider for Audio PLL0000000DkField <code>AVAILABLE_0</code> reader - Buffer 0 is available. This bit \xe2\x80\xa6DkField <code>AVAILABLE_0</code> writer - Buffer 0 is available. This bit \xe2\x80\xa6DkField <code>AVAILABLE_1</code> reader - Buffer 1 is available. This bit \xe2\x80\xa6DkField <code>AVAILABLE_1</code> writer - Buffer 1 is available. This bit \xe2\x80\xa6BeThe AWRWAIT unit is 2 ahb clock cycleBeThe AWRWAIT unit is 8 ahb clock cycleBfThe AWRWAIT unit is 32 ahb clock cycleBgThe AWRWAIT unit is 128 ahb clock cycleBgThe AWRWAIT unit is 512 ahb clock cycleBhThe AWRWAIT unit is 2048 ahb clock cycleBhThe AWRWAIT unit is 8192 ahb clock cycleBiThe AWRWAIT unit is 32768 ahb clock cycleCm<code>Arbiter</code>-based shared bus implementation for I2C.Ce<code>Arbiter</code>-based shared bus implementation.CiBaud rate. Accuracy depends on the HFCLK source selected.0DjField <code>BAUD_DIVINT</code> reader - The integer baud rate divisor. \xe2\x80\xa6DjField <code>BAUD_DIVINT</code> writer - The integer baud rate divisor. \xe2\x80\xa6Ac129 - BDMA_CHANNEL0Ac130 - BDMA_CHANNEL1Ac131 - BDMA_CHANNEL2Ac132 - BDMA_CHANNEL3Ac133 - BDMA_CHANNEL4Ac134 - BDMA_CHANNEL5Ac135 - BDMA_CHANNEL6Ac136 - BDMA_CHANNEL7CfBit frame SDD as defined by the b5:b1 of byte 1 in \xe2\x80\xa6DkField <code>BITFRAMESDD</code> reader - Bit frame SDD as defined by the \xe2\x80\xa6DkField <code>BITFRAMESDD</code> writer - Bit frame SDD as defined by the \xe2\x80\xa6Ci5: Long range 125 kbit/s TX, 125 kbit/s and 500 kbit/s RXCi6: Long range 500 kbit/s TX, 125 kbit/s and 500 kbit/s RXCeBMREQUESTTYPE (r) register accessor: an alias for \xe2\x80\xa6AlSETUP data, byte 1, bRequestDbField <code>BUFF_STATUS</code> reader - Raised when any bit in \xe2\x80\xa6000DbField <code>BUFF_STATUS</code> writer - Raised when any bit in \xe2\x80\xa60AfCache profiling enableCnField <code>CACHEPROFEN</code> reader - Cache profiling enableCnField <code>CACHEPROFEN</code> writer - Cache profiling enableAcCAMP2 is not ready.oCAMP2 is ready.CgWrite \xe2\x80\x981\xe2\x80\x99 to disable interrupt for CCASTOPPED eventCfWrite \xe2\x80\x981\xe2\x80\x99 to enable interrupt for CCASTOPPED eventA`Enable channels.CgState of charger detection. This bit is a read only \xe2\x80\xa6CmCH_WRITE_ADDR (rw) register accessor: DMA Channel 0 Write \xe2\x80\xa6AfCipher selection fieldCjThis field specifies the delay between powering up the \xe2\x80\xa600000000000CkFlag indicates that the count_1m count wasn\xe2\x80\x99t reached \xe2\x80\xa6000BgField <code>clk_adc_adc</code> reader -00BgField <code>clk_adc_adc</code> writer -0BgCCM_CLKO1 output drives CCM_CLKO1 clockBgCCM_CLKO1 output drives CCM_CLKO2 clockClCLK_PERI_CTRL (rw) register accessor: Clock control, can \xe2\x80\xa6BgField <code>clk_rtc_rtc</code> reader -00BgField <code>clk_rtc_rtc</code> writer -0BgField <code>clk_sys_adc</code> reader -00BgField <code>clk_sys_adc</code> writer -0BgField <code>clk_sys_dma</code> reader -00BgField <code>clk_sys_dma</code> writer -0BgField <code>clk_sys_psm</code> reader -00BgField <code>clk_sys_psm</code> writer -0BgField <code>clk_sys_pwm</code> reader -00BgField <code>clk_sys_pwm</code> writer -0BgField <code>clk_sys_rom</code> reader -00BgField <code>clk_sys_rom</code> writer -0BgField <code>clk_sys_rtc</code> reader -00BgField <code>clk_sys_rtc</code> writer -0BgField <code>clk_sys_sio</code> reader -00BgField <code>clk_sys_sio</code> writer -0BgField <code>clk_sys_xip</code> reader -00BgField <code>clk_sys_xip</code> writer -0AdCLOSED ConfigurationCmThe sampling clock phase selection will be reset to phase \xe2\x80\xa6DkField <code>CLR_RX_DONE</code> reader - Read this register to clear the \xe2\x80\xa6DkField <code>CLR_RX_OVER</code> reader - Read this register to clear the \xe2\x80\xa6DkField <code>CLR_TX_ABRT</code> reader - Read this register to clear the \xe2\x80\xa6DkField <code>CLR_TX_OVER</code> reader - Read this register to clear the \xe2\x80\xa6AmDTCM total size configurationAmITCM total size configurationBiVector table offset register out of resetA`Code memory sizeCeThis bit is to support Flash Octal mode access by \xe2\x80\xa6CkThe trigger output send a positive pulse when the CC1IF \xe2\x80\xa6ClTRGO2 send a positive pulse when the CC1IF flag it to be \xe2\x80\xa6CkWhen this bit is set (MEMCOPY and BLIT modes only), the \xe2\x80\xa6C`Error signalled because an error is reported \xe2\x80\xa6000CiError is signalled because an error was reported when \xe2\x80\xa6000CjError is signalled because an error was reported while \xe2\x80\xa60000000BcSoftware reset for core0 debug onlyDjField <code>CROSS_INPUT</code> reader - If 1, feed the opposite lane\xe2\x80\x99\xe2\x80\xa6000DjField <code>CROSS_INPUT</code> writer - If 1, feed the opposite lane\xe2\x80\x99\xe2\x80\xa6000BoReset is not a result of the csu_reset_b event.BkReset is a result of the csu_reset_b event.BkShortcut between CTS event and STARTRX taskDjField <code>CTS_STARTRX</code> reader - Shortcut between CTS event and \xe2\x80\xa6DjField <code>CTS_STARTRX</code> writer - Shortcut between CTS event and \xe2\x80\xa6CnSet the threshold of current detector, if the peak current \xe2\x80\xa6C`Description collection[n]: Reserved for customerDmThe error type for fallible <code>Vec</code> and <code>String</code> methods.BnSingle parameter in a precise capturing bound.Cccapture/compare mode register x (x=1) (output mode)0DiField <code>DATAWHITEIV</code> reader - Data whitening initial value. \xe2\x80\xa6DiField <code>DATAWHITEIV</code> writer - Data whitening initial value. \xe2\x80\xa6CkEnables the LRADC to monitor USB_DP and USB_DM. This is \xe2\x80\xa6000CgDirectly control the SWD debug port of either processorCnSet bits high to enable pause when the corresponding debug \xe2\x80\xa6BkShortcut between DBLRDY event and STOP taskDiField <code>DBLRDY_STOP</code> reader - Shortcut between DBLRDY event \xe2\x80\xa6DiField <code>DBLRDY_STOP</code> writer - Shortcut between DBLRDY event \xe2\x80\xa6AnDCDC output over current alertAnDCDC output over voltage alertBnSelect [127:0] from SNVS Master Key as DCP keyC`Select [255:128] from SNVS Master Key as DCP keyAlUTMI Debug Status Register 00BlDescription collection[n]: Device identifierBfIndicates that the device is connected000DgField <code>DEV_SUSPEND</code> reader - Set when the device suspend \xe2\x80\xa6000DgField <code>DEV_SUSPEND</code> writer - Set when the device suspend \xe2\x80\xa60CaDiscarding unused bits at start or end of a frameDkField <code>DISCARDMODE</code> reader - Discarding unused bits at start \xe2\x80\xa6DkField <code>DISCARDMODE</code> writer - Discarding unused bits at start \xe2\x80\xa6Cd1: Unused bits are discarded at start of frame (SoF)Clexternal high frequency oscillator will be enabled, i.e. \xe2\x80\xa6Cmexternal high frequency oscillator will be disabled, i.e. \xe2\x80\xa6ChDIV_REMAINDER (rw) register accessor: Divider result \xe2\x80\xa6DhField <code>DIV_RUNNING</code> reader - post-divider is running this \xe2\x80\xa6ChDIV_SDIVIDEND (rw) register accessor: Divider signed \xe2\x80\xa6CjDIV_UDIVIDEND (rw) register accessor: Divider unsigned \xe2\x80\xa6BjETC DONE_2 and DONE_ERR IRQ State Register0AnSelect DCache or unified cacheC`A collection of methods that do not exist in \xe2\x80\xa6CgEDMA stop acknowledge. This is a status (read-only) bitAbEDMA stop request.BaIEEE 802.15.4 energy detect levelCl4: Energy above threshold test mode that will abort when \xe2\x80\xa6i11 framesBgindicates the state of the clock enable0CiReflects whether the selected cipher function must be \xe2\x80\xa6ClControl bit to enable the current-limit circuitry in the \xe2\x80\xa600000000000BkControl bit to enable the regulator output.000CkControl bit to enable the regulator output to be set by \xe2\x80\xa60001111CeDescription cluster[n]: Time added after the sequenceAaEndpoint Complete0BkShortcut between END event and ACQUIRE taskDjField <code>END_ACQUIRE</code> reader - Shortcut between END event and \xe2\x80\xa6DjField <code>END_ACQUIRE</code> writer - Shortcut between END event and \xe2\x80\xa6BkShortcut between END event and DISABLE taskDjField <code>END_DISABLE</code> reader - Shortcut between END event and \xe2\x80\xa6DjField <code>END_DISABLE</code> writer - Shortcut between END event and \xe2\x80\xa6ChSet bit 5 to 1 to override the control of the USB_DP \xe2\x80\xa6000CfEnables circuit to detect resistance of MiniAB ID pin.000AlPLL outputs for USBPHYn off.000AkPLL outputs for USBPHYn on.000ChWrite \xe2\x80\x981\xe2\x80\x99 to disable interrupt for EP0DATADONE eventCgWrite \xe2\x80\x981\xe2\x80\x99 to enable interrupt for EP0DATADONE eventCaEnable or disable interrupt for EP0DATADONE eventDdField <code>EP0DATADONE</code> reader - Write \xe2\x80\x981\xe2\x80\x99 to disable \xe2\x80\xa6DcField <code>EP0DATADONE</code> reader - Write \xe2\x80\x981\xe2\x80\x99 to enable \xe2\x80\xa6DkField <code>EP0DATADONE</code> reader - Enable or disable interrupt for \xe2\x80\xa6DdField <code>EP0DATADONE</code> writer - Write \xe2\x80\x981\xe2\x80\x99 to disable \xe2\x80\xa6DcField <code>EP0DATADONE</code> writer - Write \xe2\x80\x981\xe2\x80\x99 to enable \xe2\x80\xa6DkField <code>EP0DATADONE</code> writer - Enable or disable interrupt for \xe2\x80\xa6CnField <code>EP0_INT_NAK</code> reader - Device: Set bit in \xe2\x80\xa6CnField <code>EP0_INT_NAK</code> writer - Device: Set bit in \xe2\x80\xa6CfProvides information on which endpoint\xe2\x80\x99s EasyDMA \xe2\x80\xa6CnEP_ABORT_DONE (rw) register accessor: Device only: Used in \xe2\x80\xa6ChDevice only: Can be set to ignore the buffer control \xe2\x80\xa6CaRegister for erasing all non-volatile user memorylError sourceClError source Note : this register is read / write one to \xe2\x80\xa6111BgField <code>EVENTS_CTTO</code> reader -BgField <code>EVENTS_CTTO</code> writer -CfEVENTS_DBLRDY (rw) register accessor: an alias for \xe2\x80\xa6BgField <code>EVENTS_DONE</code> reader -0BgField <code>EVENTS_DONE</code> writer -0BgField <code>EVENTS_DOWN</code> reader -0BgField <code>EVENTS_DOWN</code> writer -0CfEVENTS_ENDECB (rw) register accessor: an alias for \xe2\x80\xa6CfEVENTS_EPDATA (rw) register accessor: an alias for \xe2\x80\xa6CfEVENTS_LASTRX (rw) register accessor: an alias for \xe2\x80\xa6CfEVENTS_LASTTX (rw) register accessor: an alias for \xe2\x80\xa6BgField <code>EVENTS_NCTS</code> reader -0BgField <code>EVENTS_NCTS</code> writer -0CfEVENTS_OVRFLW (rw) register accessor: an alias for \xe2\x80\xa6CfEVENTS_PHYEND (rw) register accessor: an alias for \xe2\x80\xa6BgField <code>EVENTS_PORT</code> reader -BgField <code>EVENTS_PORT</code> writer -BgField <code>EVENTS_READ</code> reader -BgField <code>EVENTS_READ</code> writer -kUnspecifiednRegister blockCfEVENTS_RXDRDY (rw) register accessor: an alias for \xe2\x80\xa60BgField <code>EVENTS_RXTO</code> reader -0BgField <code>EVENTS_RXTO</code> writer -0CfEVENTS_SEQEND (rw) register accessor: an alias for \xe2\x80\xa6BgField <code>EVENTS_TICK</code> reader -BgField <code>EVENTS_TICK</code> writer -CfEVENTS_TXDRDY (rw) register accessor: an alias for \xe2\x80\xa60CfEVENTS_VALRDY (rw) register accessor: an alias for \xe2\x80\xa6AeDisable event routingAdEnable event routingDhA referencing operation: <code>&amp;a</code> or <code>&amp;mut a</code>.BgField <code>FC0_MAX_KHZ</code> reader -BgField <code>FC0_MAX_KHZ</code> writer -BgField <code>FC0_MIN_KHZ</code> reader -BgField <code>FC0_MIN_KHZ</code> writer -BgField <code>FC0_REF_KHZ</code> reader -BgField <code>FC0_REF_KHZ</code> writer -AffSAMPLING=fDTS/16, N=5AffSAMPLING=fDTS/16, N=6AffSAMPLING=fDTS/16, N=8AffSAMPLING=fDTS/32, N=5AffSAMPLING=fDTS/32, N=6AffSAMPLING=fDTS/32, N=8Ag1: Valid field detectedDjField <code>FLUSH_READY</code> reader - Reads as 0 while a cache flush \xe2\x80\xa6CfFRAMEDELAYMAX (rw) register accessor: an alias for \xe2\x80\xa6CfFRAMEDELAYMIN (rw) register accessor: an alias for \xe2\x80\xa6CgWrite \xe2\x80\x981\xe2\x80\x99 to disable interrupt for FRAMESTART eventCfWrite \xe2\x80\x981\xe2\x80\x99 to enable interrupt for FRAMESTART eventBdForce into reset (i.e. power it off)BkNo hardware nor self test frequency errors.BhSame behavior as bit 0 of this register.0BmThe frequency counter has detected a failure.11CmUnnamed fields of a tuple struct or tuple variant such as \xe2\x80\xa6CbStream for the <code>flatten_stream</code> method.CcA foreign function in an <code>extern</code> block.ClIf bit 11 (SPECIAL) is set to 1 and bit 13(Device-ID) is \xe2\x80\xa6DkField <code>GC_OR_START</code> reader - If bit 11 (SPECIAL) is set to 1 \xe2\x80\xa6DkField <code>GC_OR_START</code> writer - If bit 11 (SPECIAL) is set to 1 \xe2\x80\xa6CmGITREF_RP2040 (r) register accessor: Git hash of the chip \xe2\x80\xa6mGPIO_EDGE_SELDgField <code>GPIO_HI_OUT</code> reader - Set output level (1/0 -&gt; \xe2\x80\xa6DgField <code>GPIO_HI_OUT</code> writer - Set output level (1/0 -&gt; \xe2\x80\xa6DjField <code>GPIO_OE_CLR</code> writer - Perform an atomic bit-clear on \xe2\x80\xa6DhField <code>GPIO_OE_SET</code> writer - Perform an atomic bit-set on \xe2\x80\xa6DiField <code>GPIO_OE_XOR</code> writer - Perform an atomic bitwise XOR \xe2\x80\xa6AaGPIO output valueCjGPIO_QSPI_SD0 (rw) register accessor: Pad control registerCjGPIO_QSPI_SD1 (rw) register accessor: Pad control registerCjGPIO_QSPI_SD2 (rw) register accessor: Pad control registerCjGPIO_QSPI_SD3 (rw) register accessor: Pad control registerBbGeneral purpose retention registerCeThis bit indicates that a hashing check operation \xe2\x80\xa6000ChThis bit indicates that a hashing check operation is \xe2\x80\xa600000000000CiStatus indicating that HFCLKSTART task has been triggeredCfHOST_IOT_KDR0 (rw) register accessor: an alias for \xe2\x80\xa6CeHOST_IOT_KDR1 (w) register accessor: an alias for \xe2\x80\xa6CeHOST_IOT_KDR2 (w) register accessor: an alias for \xe2\x80\xa6CeHOST_IOT_KDR3 (w) register accessor: an alias for \xe2\x80\xa6DfField <code>HOST_RESUME</code> reader - Host: raised when a device \xe2\x80\xa6000DfField <code>HOST_RESUME</code> writer - Host: raised when a device \xe2\x80\xa60Bn+15 counts per each 32768 ticks of the counterBn-16 counts per each 32768 ticks of the counterBn-15 counts per each 32768 ticks of the counterBm-2 counts per each 32768 ticks of the counterBm-1 counts per each 32768 ticks of the counterAhAlias for hours durationCeIC_CLR_RD_REQ (r) register accessor: Clear RD_REQ \xe2\x80\xa6CnI2C Receive FIFO Level Register This register contains the \xe2\x80\xa6BcI2C Receive FIFO Threshold RegisterCkI2C Transmit FIFO Level Register This register contains \xe2\x80\xa6BdI2C Transmit FIFO Threshold RegisterAeSPI interface timing.DdField <code>IMPLEMENTER</code> reader - Implementor code: 0x41 = ARMCnOne RTCCLK pulse is effectively inserted every 2^11 pulses \xe2\x80\xa6AbIndirect-read modeDgField <code>INST_DDR_EN</code> reader - Instruction DDR transfer enableDgField <code>INST_DDR_EN</code> writer - Instruction DDR transfer enableAaDisable interrupt00000000000000000000000000000000A`Enable interrupt00000000000000000000000000000000CnINTERP0_BASE0 (rw) register accessor: Read/write access to \xe2\x80\xa6CnINTERP0_BASE1 (rw) register accessor: Read/write access to \xe2\x80\xa6CnINTERP0_BASE2 (rw) register accessor: Read/write access to \xe2\x80\xa6CnINTERP1_BASE0 (rw) register accessor: Read/write access to \xe2\x80\xa6CnINTERP1_BASE1 (rw) register accessor: Read/write access to \xe2\x80\xa6CnINTERP1_BASE2 (rw) register accessor: Read/write access to \xe2\x80\xa6DjField <code>IN_SHIFTDIR</code> reader - 1 = shift input shift register \xe2\x80\xa6DjField <code>IN_SHIFTDIR</code> writer - 1 = shift input shift register \xe2\x80\xa6BiReset is not a result of ipp_reset_b pin.BeReset is a result of ipp_reset_b pin.AiInterrupt Enable for irq0AhInterrupt Force for irq0CeInterrupt status after masking &amp; forcing for irq0CmThis status bit is set to one when the temperature sensor \xe2\x80\xa60000000BaControls the split of ISO buffersBg128 Kbyte ITCM-RAM / 256 Kbyte AXI-SRAMBg192 Kbyte ITCM-RAM / 192 Kbyte AXI-SRAMBg256 Kbyte ITCM-RAM / 128 Kbyte AXI-SRAMD`Specialized formatting trait used by <code>format_ident!</code>.BlAn associated constant within an impl block.BhA macro invocation within an impl block.BlReset is not a result of the mentioned case.0BkShortcut between LASTRX event and STOP taskDiField <code>LASTRX_STOP</code> reader - Shortcut between LASTRX event \xe2\x80\xa6DiField <code>LASTRX_STOP</code> writer - Shortcut between LASTRX event \xe2\x80\xa6BkShortcut between LASTTX event and STOP taskDiField <code>LASTTX_STOP</code> reader - Shortcut between LASTTX event \xe2\x80\xa6DiField <code>LASTTX_STOP</code> writer - Shortcut between LASTTX event \xe2\x80\xa6CiStatus indicating that LFCLKSTART task has been triggeredAjClock source for the LFCLKAgLFRC mode configurationAcField is not lockedBbField is locked (read access only)CgRatio of integral control parameter to proportional \xe2\x80\xa6CfMagnitude of proportional control parameter in the \xe2\x80\xa6CjControls USBD peripheral low power mode during USB suspendCd+15 counts per each 32768 ticks of the counter clockCd-16 counts per each 32768 ticks of the counter clockCd-15 counts per each 32768 ticks of the counter clockCc-2 counts per each 32768 ticks of the counter clockCc-1 counts per each 32768 ticks of the counter clockBhSelector for the LPI2C clock multiplexorBdSelector for lpspi clock multiplexerldivide by 11ldivide by 12ldivide by 13ldivide by 14ldivide by 15ldivide by 16DeA lifetime definition: <code>&#39;a: &#39;b + &#39;c + &#39;d</code>.CkA dynamic capacity map/dictionary that performs lookups \xe2\x80\xa6BlExtension trait for <code>LocalSpawn</code>.CeMAINREGSTATUS (r) register accessor: an alias for \xe2\x80\xa6CnMask SCU IDLE for entering low power mode Assertion of all \xe2\x80\xa6AfMask wdog_rst_b sourceCkThis bit controls whether the DW_apb_i2c master is enabled.DiField <code>MASTER_MODE</code> reader - This bit controls whether the \xe2\x80\xa6DiField <code>MASTER_MODE</code> writer - This bit controls whether the \xe2\x80\xa6CfMAXPACKETSIZE (rw) register accessor: an alias for \xe2\x80\xa6AkMedium speed / medium powerAbMemory-mapped modeBcRadio mode configuration register 0ClOveride clock enable signal from GPT - clock will not be \xe2\x80\xa6ClOveride clock enable signal from PIT - clock will not be \xe2\x80\xa6CjUse the MPU Control Register to enable and disable the \xe2\x80\xa6ClUse the MPU Region Attribute and Size Register to define \xe2\x80\xa6CnRead the MPU Region Base Address Register to determine the \xe2\x80\xa6ClRead the MPU Type Register to determine if the processor \xe2\x80\xa6B`mclk frequency = hmclk frequencyBfmclk frequency = 1/2 * hmclk frequencyBfmclk frequency = 1/3 * hmclk frequencyClThis bit masks the R_START_DET interrupt in IC_INTR_STAT \xe2\x80\xa6DjField <code>M_START_DET</code> reader - This bit masks the R_START_DET \xe2\x80\xa6DjField <code>M_START_DET</code> writer - This bit masks the R_START_DET \xe2\x80\xa6BoA name-value pair within an attribute, like \xe2\x80\xa6Ai32-bit MurmurHash3 hasherCfOpt-in mutable access to <code>IndexSet</code> values.CfUsed by the host controller. Sets the wait time in \xe2\x80\xa6BkShortcut between NCTS event and STOPRX taskDkField <code>NCTS_STOPRX</code> reader - Shortcut between NCTS event and \xe2\x80\xa6DkField <code>NCTS_STOPRX</code> writer - Shortcut between NCTS event and \xe2\x80\xa6ClFTF is set if there are one or more free bytes available \xe2\x80\xa6lNfcTag stateCdField <code>NFCTAGSTATE</code> reader - NfcTag stateAnDisable non-maskable interruptAmEnable non-maskable interruptChWrite \xe2\x80\x981\xe2\x80\x99 to disable interrupt for NOTRESOLVED eventCgWrite \xe2\x80\x981\xe2\x80\x99 to enable interrupt for NOTRESOLVED eventDdField <code>NOTRESOLVED</code> reader - Write \xe2\x80\x981\xe2\x80\x99 to disable \xe2\x80\xa6DcField <code>NOTRESOLVED</code> reader - Write \xe2\x80\x981\xe2\x80\x99 to enable \xe2\x80\xa6DdField <code>NOTRESOLVED</code> writer - Write \xe2\x80\x981\xe2\x80\x99 to disable \xe2\x80\xa6DcField <code>NOTRESOLVED</code> writer - Write \xe2\x80\x981\xe2\x80\x99 to enable \xe2\x80\xa6CgThe transfer is not completed after the NBYTES data \xe2\x80\xa6Ae0: Task not triggered0AgNo companding algorithmAmAlias for nanosecond durationBiDefines network byte order serialization.CiA bus operation was not acknowledged, e.g. due to the \xe2\x80\xa60BbOCRAM TrustZone (TZ) start addressClThe TrustZone feature is disabled. Entire OCRAM space is \xe2\x80\xa6CnThe TrustZone feature is enabled. Access to address in the \xe2\x80\xa6CmThis bit enables the detector that signals when the 24MHz \xe2\x80\xa600000000000Ab75 - OTG_HS_EP1_INCkWhen set, it indicates that the OTP key is shifted from \xe2\x80\xa6000DgField <code>OUTFROMPERI</code> reader - output signal from selected \xe2\x80\xa60f3.000V000d1.1V000e2.50V000f3.400V000f2.875V000BnOUT transfer completed (triggers an interrupt)CmPWM_OUT_TRIGx will not set when the counter value matches \xe2\x80\xa6CmPWM_OUT_TRIGx will set when the counter value matches the \xe2\x80\xa6AaOversampling by 8DjA view into an occupied entry in a <code>HashMap</code>. It is part of \xe2\x80\xa6DjA view into an occupied entry in a <code>HashSet</code>. It is part of \xe2\x80\xa6DiA view into an occupied entry in a <code>HashTable</code>. It is part \xe2\x80\xa6BjAn occupied entry which can be manipulated0DiA view into an occupied entry in an <code>IndexMap</code>. It is part \xe2\x80\xa6DfThe error returned by <code>try_insert</code> when the key already \xe2\x80\xa6CjDouble ended iterator on the underlying buffer ordered \xe2\x80\xa6DdField <code>PARTNUMBER0</code> reader - These bits read back as 0x11DdField <code>PARTNUMBER0</code> reader - These bits read back as 0x22DcField <code>PARTNUMBER1</code> reader - These bits read back as 0x00C`Error signalled because an error is reported \xe2\x80\xa6000CiError is signalled because an error was reported when \xe2\x80\xa6000CjError is signalled because an error was reported while \xe2\x80\xa60000000B`Bus fabric performance counter 0B`Bus fabric performance counter 1B`Bus fabric performance counter 2B`Bus fabric performance counter 3C`Bus fabric performance event select for PERFCTR0C`Bus fabric performance event select for PERFCTR1C`Bus fabric performance event select for PERFCTR2C`Bus fabric performance event select for PERFCTR3DiField <code>PLATFCONFIG</code> reader - Tag platform configuration as \xe2\x80\xa6DiField <code>PLATFCONFIG</code> writer - Tag platform configuration as \xe2\x80\xa6CcPlatform register. Allows software to know what \xe2\x80\xa6BeIndicates the type of platform in useBaAnalog Audio PLL control Register0CgNumerator of Audio PLL Fractional Loop Divider Register01111ClDenominator of 528MHz System PLL Fractional Loop Divider \xe2\x80\xa60AaPOR_B pad controlCiDescription cluster[n]: RAMn power control clear registerCgDescription cluster[n]: RAMn power control set registerDgField <code>PREAMBLE_EN</code> reader - Host: Preable enable for LS \xe2\x80\xa6DgField <code>PREAMBLE_EN</code> writer - Host: Preable enable for LS \xe2\x80\xa6CjWrite \xe2\x80\x981\xe2\x80\x99 to disable interrupt for PREGION[0].RA eventCiWrite \xe2\x80\x981\xe2\x80\x99 to enable interrupt for PREGION[0].RA eventCmWrite \xe2\x80\x981\xe2\x80\x99 to enable non-maskable interrupt for PREGION\xe2\x80\xa6CnWrite \xe2\x80\x981\xe2\x80\x99 to disable non-maskable interrupt for PREGION\xe2\x80\xa6CjWrite \xe2\x80\x981\xe2\x80\x99 to disable interrupt for PREGION[0].WA eventCiWrite \xe2\x80\x981\xe2\x80\x99 to enable interrupt for PREGION[0].WA event32CjWrite \xe2\x80\x981\xe2\x80\x99 to disable interrupt for PREGION[1].RA eventCiWrite \xe2\x80\x981\xe2\x80\x99 to enable interrupt for PREGION[1].RA event54CjWrite \xe2\x80\x981\xe2\x80\x99 to disable interrupt for PREGION[1].WA eventCiWrite \xe2\x80\x981\xe2\x80\x99 to enable interrupt for PREGION[1].WA event76DfField <code>PROC0_SWCLK</code> reader - Directly drive processor 0 \xe2\x80\xa6DfField <code>PROC0_SWCLK</code> writer - Directly drive processor 0 \xe2\x80\xa6DfField <code>PROC1_SWCLK</code> reader - Directly drive processor 1 \xe2\x80\xa6DfField <code>PROC1_SWCLK</code> writer - Directly drive processor 1 \xe2\x80\xa6CfDescription collection[n]: Production test signature nDhField <code>PULLDOWN_EN</code> reader - Host: Enable pull down resistorsDhField <code>PULLDOWN_EN</code> writer - Host: Enable pull down resistorsDiField <code>PULL_THRESH</code> reader - Number of bits shifted out of \xe2\x80\xa6DiField <code>PULL_THRESH</code> writer - Number of bits shifted out of \xe2\x80\xa6DkField <code>PUSH_THRESH</code> reader - Number of bits shifted into ISR \xe2\x80\xa6DkField <code>PUSH_THRESH</code> writer - Number of bits shifted into ISR \xe2\x80\xa6CkPower Glitch Enable By default the detection of a power \xe2\x80\xa6DaThe <code>(A, B) -&gt; C</code> in <code>Fn(A, B) -&gt; C</code>.ChAngle bracketed or parenthesized arguments of a path \xe2\x80\xa6CdFuture for the <code>poll_immediate</code> function.BgStream for the poll_immediate function.CdA type predicate in a <code>where</code> clause: \xe2\x80\xa6AiRepetition counter cutoffCnThere is AHB read burst start address alignment limitation \xe2\x80\xa6CfThere is no AHB read burst start address alignment \xe2\x80\xa6CkAHB read size will be decided by other register setting \xe2\x80\xa6CkAHB read size to up size to 8 bytes aligned, no prefetchingBkShortcut between READY event and START taskDhField <code>READY_START</code> reader - Shortcut between READY event \xe2\x80\xa6DhField <code>READY_START</code> writer - Shortcut between READY event \xe2\x80\xa6Ck0: SEQ[n].REFRESH is used to determine loading internal \xe2\x80\xa6CcNot related to CCM. See Power Management Unit (PMU)000Ahno description available000AjNot related to oscillator.000AlEnable/disable regions watchmRegular alpha00CmIndicates whether a RESTART condition has occurred on the \xe2\x80\xa6DgField <code>RESTART_DET</code> reader - Indicates whether a RESTART \xe2\x80\xa6CgWrite \xe2\x80\x981\xe2\x80\x99 to disable interrupt for RESULTDONE eventCfWrite \xe2\x80\x981\xe2\x80\x99 to enable interrupt for RESULTDONE eventCnIndicates that the host is sending a wake-up after suspend \xe2\x80\xa6BoThe data inside RXDR and TXDR are right alignedAf18: <code>10010</code>000DdField <code>RXDATABYTES</code> reader - Number of complete bytes \xe2\x80\xa6A`Normal operationBfAlways read zero from Rx data register=CgWrite \xe2\x80\x981\xe2\x80\x99 to disable interrupt for RXFRAMEEND eventCfWrite \xe2\x80\x981\xe2\x80\x99 to enable interrupt for RXFRAMEEND eventDhField <code>RX_OVERFLOW</code> reader - RX overflow is raised by the \xe2\x80\xa6DhField <code>RX_OVERFLOW</code> writer - RX overflow is raised by the \xe2\x80\xa6CeRX_SAMPLE_DLY (rw) register accessor: RX sample delayCfSee IC_RAW_INTR_STAT for a detailed description of \xe2\x80\xa6DfField <code>R_START_DET</code> reader - See IC_RAW_INTR_STAT for a \xe2\x80\xa6C`Opt-in access to the experimental raw entry API.Df<code>RefCell</code>-based shared bus <code>I2c</code> implementation.Dl<code>RefCell</code>-based shared bus <code>SpiDevice</code> implementation.nRegister block000000000AjRegister block for ARMv7-M11AkAnalog-to-Digital ConvertercDMACiCluster TCD%s, containing TCD*_SADDR, TCD*_SOFF, TCD*_\xe2\x80\xa6fDMAMUXdGPIOcI2ScGPTcPWMCgCluster SM%s, containing SM?CNT, SM?INIT, SM?CTRL2, \xe2\x80\xa6cCCMgADC_ETCAhAIPSTZ Control RegistersAdAND/OR/INVERT modulejCCM_ANALOGmCSU registersdDCDCAlDCP register reference indexcEWMfFLEXIOgFLEXRAMgFlexSPIcGPCfIOMUXCjIOMUXC_GPRkIOMUXC_SNVS2mKPP RegisterseLPI2CeLPSPIfLPUARTAhno description availableeOTFAD1cPGCcPIT3cPMUdROMCdWDOGdSNVSeSPDIFcSRCAcTemperature MonitordTRNGcUSBjUSB Analog1AoUSBPHY Register Reference Index8oCrossbar SwitchjXTALOSC24MnRegister block000000000000000000000000000000000000000000000000000000000000000000000000BbRx LPI transition counter registerBcRx LPI microsecond counter registerChKeep retention on RAM section S0 when RAM section is offDiField <code>S0RETENTION</code> reader - Keep retention on RAM section \xe2\x80\xa6DiField <code>S0RETENTION</code> writer - Keep retention on RAM section \xe2\x80\xa600ChKeep retention on RAM section S1 when RAM section is offDiField <code>S1RETENTION</code> reader - Keep retention on RAM section \xe2\x80\xa6DiField <code>S1RETENTION</code> writer - Keep retention on RAM section \xe2\x80\xa600ChKeep retention on RAM section S2 when RAM section is offDiField <code>S2RETENTION</code> reader - Keep retention on RAM section \xe2\x80\xa6DiField <code>S2RETENTION</code> writer - Keep retention on RAM section \xe2\x80\xa600ChKeep retention on RAM section S3 when RAM section is offDiField <code>S3RETENTION</code> reader - Keep retention on RAM section \xe2\x80\xa6DiField <code>S3RETENTION</code> writer - Keep retention on RAM section \xe2\x80\xa600ChKeep retention on RAM section S4 when RAM section is offDiField <code>S4RETENTION</code> reader - Keep retention on RAM section \xe2\x80\xa6DiField <code>S4RETENTION</code> writer - Keep retention on RAM section \xe2\x80\xa600ChKeep retention on RAM section S5 when RAM section is offDiField <code>S5RETENTION</code> reader - Keep retention on RAM section \xe2\x80\xa6DiField <code>S5RETENTION</code> writer - Keep retention on RAM section \xe2\x80\xa600ChKeep retention on RAM section S6 when RAM section is offDiField <code>S6RETENTION</code> reader - Keep retention on RAM section \xe2\x80\xa6DiField <code>S6RETENTION</code> writer - Keep retention on RAM section \xe2\x80\xa600ChKeep retention on RAM section S7 when RAM section is offDiField <code>S7RETENTION</code> reader - Keep retention on RAM section \xe2\x80\xa6DiField <code>S7RETENTION</code> writer - Keep retention on RAM section \xe2\x80\xa600ChKeep retention on RAM section S8 when RAM section is offDiField <code>S8RETENTION</code> reader - Keep retention on RAM section \xe2\x80\xa6DiField <code>S8RETENTION</code> writer - Keep retention on RAM section \xe2\x80\xa600ChKeep retention on RAM section S9 when RAM section is offDiField <code>S9RETENTION</code> reader - Keep retention on RAM section \xe2\x80\xa6DiField <code>S9RETENTION</code> writer - Keep retention on RAM section \xe2\x80\xa600ChDivider for sai1 clock podf. The input clock to this \xe2\x80\xa6AlDivider for sai1 clock pred.Bbsai1.MCLK signal direction controlAeSAI1 stop acknowledgeAbSAI1 stop request.ChDivider for sai3 clock podf. The input clock to this \xe2\x80\xa6AlDivider for sai3 clock pred.Bbsai3.MCLK signal direction controlAeSAI3 stop acknowledgeAbSAI3 stop request.CjB_SCLK pad is used as port B SCLK clock output. Port B \xe2\x80\xa6CkB_SCLK pad is used as port A SCLK inverted clock output \xe2\x80\xa6ClSCLK is stopped during command sequence because Async RX \xe2\x80\xa6ClSCLK is stopped during command sequence because Async TX \xe2\x80\xa6CmScratch register. Information persists through soft reset \xe2\x80\xa60000000CjWrite \xe2\x80\x981\xe2\x80\x99 to disable interrupt for SEQSTARTED[0] eventCiWrite \xe2\x80\x981\xe2\x80\x99 to enable interrupt for SEQSTARTED[0] eventCcEnable or disable interrupt for SEQSTARTED[0] eventDdField <code>SEQSTARTED0</code> reader - Write \xe2\x80\x981\xe2\x80\x99 to disable \xe2\x80\xa6DcField <code>SEQSTARTED0</code> reader - Write \xe2\x80\x981\xe2\x80\x99 to enable \xe2\x80\xa6DkField <code>SEQSTARTED0</code> reader - Enable or disable interrupt for \xe2\x80\xa6DdField <code>SEQSTARTED0</code> writer - Write \xe2\x80\x981\xe2\x80\x99 to disable \xe2\x80\xa6DcField <code>SEQSTARTED0</code> writer - Write \xe2\x80\x981\xe2\x80\x99 to enable \xe2\x80\xa6DkField <code>SEQSTARTED0</code> writer - Enable or disable interrupt for \xe2\x80\xa6CjWrite \xe2\x80\x981\xe2\x80\x99 to disable interrupt for SEQSTARTED[1] eventCiWrite \xe2\x80\x981\xe2\x80\x99 to enable interrupt for SEQSTARTED[1] eventCcEnable or disable interrupt for SEQSTARTED[1] eventDdField <code>SEQSTARTED1</code> reader - Write \xe2\x80\x981\xe2\x80\x99 to disable \xe2\x80\xa6DcField <code>SEQSTARTED1</code> reader - Write \xe2\x80\x981\xe2\x80\x99 to enable \xe2\x80\xa6DkField <code>SEQSTARTED1</code> reader - Enable or disable interrupt for \xe2\x80\xa6DdField <code>SEQSTARTED1</code> writer - Write \xe2\x80\x981\xe2\x80\x99 to disable \xe2\x80\xa6DcField <code>SEQSTARTED1</code> writer - Write \xe2\x80\x981\xe2\x80\x99 to enable \xe2\x80\xa6DkField <code>SEQSTARTED1</code> writer - Enable or disable interrupt for \xe2\x80\xa6AjSETUP data packet receivedDkField <code>SIDE_PINDIR</code> reader - If 1, side-set data is asserted \xe2\x80\xa6DkField <code>SIDE_PINDIR</code> writer - If 1, side-set data is asserted \xe2\x80\xa6AdSIE control registerAb15 - SIO_IRQ_PROC0Ab16 - SIO_IRQ_PROC1Aa1: <code>1</code>000Ah0: Slave mode is enabledCgWrite \xe2\x80\x981\xe2\x80\x99 to disable interrupt for SLEEPENTER eventCfWrite \xe2\x80\x981\xe2\x80\x99 to enable interrupt for SLEEPENTER eventDhField <code>SLEEPONEXIT</code> reader - Indicates sleep-on-exit when \xe2\x80\xa6DhField <code>SLEEPONEXIT</code> writer - Indicates sleep-on-exit when \xe2\x80\xa6BgField <code>SM0_TXNFULL</code> reader -000BgField <code>SM0_TXNFULL</code> writer -0BgField <code>SM1_TXNFULL</code> reader -000BgField <code>SM1_TXNFULL</code> writer -0BgField <code>SM2_TXNFULL</code> reader -000BgField <code>SM2_TXNFULL</code> writer -0BgField <code>SM3_TXNFULL</code> reader -000BgField <code>SM3_TXNFULL</code> writer -0ClRead to see the instruction currently addressed by state \xe2\x80\xa6BoThe instance number for a peripheral singleton.BeReading from a spinlock address will:CoField <code>SPI_RXDS_EN</code> reader - Read data strobe enableCoField <code>SPI_RXDS_EN</code> writer - Read data strobe enableClRunning count of the squelch reset instead of normal end \xe2\x80\xa6CcSRTC stays valid in the case of security violation.CfSRTC is invalidated in the case of security violation.BkDMA control register, SSPDMACR on page 3-12DdField <code>SSPPCELLID0</code> reader - These bits read back as 0x0DDdField <code>SSPPCELLID1</code> reader - These bits read back as 0xF0DdField <code>SSPPCELLID2</code> reader - These bits read back as 0x05DdField <code>SSPPCELLID3</code> reader - These bits read back as 0xB1CoField <code>START_TRANS</code> reader - Host: Start transactionCoField <code>START_TRANS</code> writer - Host: Start transactionDkField <code>STREAM_ADDR</code> reader - The address of the next word to \xe2\x80\xa6DkField <code>STREAM_ADDR</code> writer - The address of the next word to \xe2\x80\xa6Aedivider factor is 512DhField <code>SYSRESETREQ</code> reader - Writing 1 to this bit causes \xe2\x80\xa6DhField <code>SYSRESETREQ</code> writer - Writing 1 to this bit causes \xe2\x80\xa6CmUse the SysTick Control and Status Register to enable the \xe2\x80\xa6CnUse the SysTick Current Value Register to find the current \xe2\x80\xa6CnUse the SysTick Reload Value Register to specify the start \xe2\x80\xa6BoTrait defining how data for a String is stored.AdSysTick clock source0CfSystem handlers, exceptions with configurable priorityCeTASKS_ACQUIRE (w) register accessor: an alias for \xe2\x80\xa6CeTASKS_BCSTART (w) register accessor: an alias for \xe2\x80\xa6CeTASKS_CAPTURE (w) register accessor: an alias for \xe2\x80\xa60CeTASKS_CCASTOP (w) register accessor: an alias for \xe2\x80\xa6BgField <code>TASKS_CLEAR</code> writer -00BgField <code>TASKS_COUNT</code> writer -0BgField <code>TASKS_CRYPT</code> writer -CeTASKS_CTSTART (w) register accessor: an alias for \xe2\x80\xa6CeTASKS_DISABLE (w) register accessor: an alias for \xe2\x80\xa60CeTASKS_EDSTART (w) register accessor: an alias for \xe2\x80\xa6CeTASKS_FLUSHRX (w) register accessor: an alias for \xe2\x80\xa6CeTASKS_GOSLEEP (w) register accessor: an alias for \xe2\x80\xa6BgField <code>TASKS_KSGEN</code> writer -CeTASKS_RELEASE (w) register accessor: an alias for \xe2\x80\xa6BgField <code>TASKS_SENSE</code> writer -CeTASKS_STARTRX (w) register accessor: an alias for \xe2\x80\xa6000CeTASKS_STARTTX (w) register accessor: an alias for \xe2\x80\xa60000BgField <code>TASKS_START</code> writer -00000000000000CeTASKS_STOPECB (w) register accessor: an alias for \xe2\x80\xa6CeTASKS_SUSPEND (w) register accessor: an alias for \xe2\x80\xa60000CeTASKS_TRIGGER (w) register accessor: an alias for \xe2\x80\xa6Ab63 - TEMP_LOW_HIGH0CmThis bit is used to test the channel semaphore transition \xe2\x80\xa6Ab44 - TIM8_UP_TIM13CbRaw read from bits 63:32 of time (no side effects)CaRaw read from bits 31:0 of time (no side effects)BdSelector for Trace clock multiplexerldivide by 11ldivide by 12ldivide by 13ldivide by 14ldivide by 15ldivide by 16BlData is output synchronously with PSSI_PDCK.AiETC_TRIG Counter Register0000000CiWrite \xe2\x80\x981\xe2\x80\x99 to disable interrupt for TRIGGERED[0] eventChWrite \xe2\x80\x981\xe2\x80\x99 to enable interrupt for TRIGGERED[0] eventCjWrite \xe2\x80\x981\xe2\x80\x99 to disable interrupt for TRIGGERED[10] eventCiWrite \xe2\x80\x981\xe2\x80\x99 to enable interrupt for TRIGGERED[10] eventCcEnable or disable interrupt for TRIGGERED[10] eventDdField <code>TRIGGERED10</code> reader - Write \xe2\x80\x981\xe2\x80\x99 to disable \xe2\x80\xa6DcField <code>TRIGGERED10</code> reader - Write \xe2\x80\x981\xe2\x80\x99 to enable \xe2\x80\xa6DkField <code>TRIGGERED10</code> reader - Enable or disable interrupt for \xe2\x80\xa6DdField <code>TRIGGERED10</code> writer - Write \xe2\x80\x981\xe2\x80\x99 to disable \xe2\x80\xa6DcField <code>TRIGGERED10</code> writer - Write \xe2\x80\x981\xe2\x80\x99 to enable \xe2\x80\xa6DkField <code>TRIGGERED10</code> writer - Enable or disable interrupt for \xe2\x80\xa6CjWrite \xe2\x80\x981\xe2\x80\x99 to disable interrupt for TRIGGERED[11] eventCiWrite \xe2\x80\x981\xe2\x80\x99 to enable interrupt for TRIGGERED[11] eventCcEnable or disable interrupt for TRIGGERED[11] eventDdField <code>TRIGGERED11</code> reader - Write \xe2\x80\x981\xe2\x80\x99 to disable \xe2\x80\xa6DcField <code>TRIGGERED11</code> reader - Write \xe2\x80\x981\xe2\x80\x99 to enable \xe2\x80\xa6DkField <code>TRIGGERED11</code> reader - Enable or disable interrupt for \xe2\x80\xa6DdField <code>TRIGGERED11</code> writer - Write \xe2\x80\x981\xe2\x80\x99 to disable \xe2\x80\xa6DcField <code>TRIGGERED11</code> writer - Write \xe2\x80\x981\xe2\x80\x99 to enable \xe2\x80\xa6DkField <code>TRIGGERED11</code> writer - Enable or disable interrupt for \xe2\x80\xa6CjWrite \xe2\x80\x981\xe2\x80\x99 to disable interrupt for TRIGGERED[12] eventCiWrite \xe2\x80\x981\xe2\x80\x99 to enable interrupt for TRIGGERED[12] eventCcEnable or disable interrupt for TRIGGERED[12] eventDdField <code>TRIGGERED12</code> reader - Write \xe2\x80\x981\xe2\x80\x99 to disable \xe2\x80\xa6DcField <code>TRIGGERED12</code> reader - Write \xe2\x80\x981\xe2\x80\x99 to enable \xe2\x80\xa6DkField <code>TRIGGERED12</code> reader - Enable or disable interrupt for \xe2\x80\xa6DdField <code>TRIGGERED12</code> writer - Write \xe2\x80\x981\xe2\x80\x99 to disable \xe2\x80\xa6DcField <code>TRIGGERED12</code> writer - Write \xe2\x80\x981\xe2\x80\x99 to enable \xe2\x80\xa6DkField <code>TRIGGERED12</code> writer - Enable or disable interrupt for \xe2\x80\xa6CjWrite \xe2\x80\x981\xe2\x80\x99 to disable interrupt for TRIGGERED[13] eventCiWrite \xe2\x80\x981\xe2\x80\x99 to enable interrupt for TRIGGERED[13] eventCcEnable or disable interrupt for TRIGGERED[13] eventDdField <code>TRIGGERED13</code> reader - Write \xe2\x80\x981\xe2\x80\x99 to disable \xe2\x80\xa6DcField <code>TRIGGERED13</code> reader - Write \xe2\x80\x981\xe2\x80\x99 to enable \xe2\x80\xa6DkField <code>TRIGGERED13</code> reader - Enable or disable interrupt for \xe2\x80\xa6DdField <code>TRIGGERED13</code> writer - Write \xe2\x80\x981\xe2\x80\x99 to disable \xe2\x80\xa6DcField <code>TRIGGERED13</code> writer - Write \xe2\x80\x981\xe2\x80\x99 to enable \xe2\x80\xa6DkField <code>TRIGGERED13</code> writer - Enable or disable interrupt for \xe2\x80\xa6CjWrite \xe2\x80\x981\xe2\x80\x99 to disable interrupt for TRIGGERED[14] eventCiWrite \xe2\x80\x981\xe2\x80\x99 to enable interrupt for TRIGGERED[14] eventCcEnable or disable interrupt for TRIGGERED[14] eventDdField <code>TRIGGERED14</code> reader - Write \xe2\x80\x981\xe2\x80\x99 to disable \xe2\x80\xa6DcField <code>TRIGGERED14</code> reader - Write \xe2\x80\x981\xe2\x80\x99 to enable \xe2\x80\xa6DkField <code>TRIGGERED14</code> reader - Enable or disable interrupt for \xe2\x80\xa6DdField <code>TRIGGERED14</code> writer - Write \xe2\x80\x981\xe2\x80\x99 to disable \xe2\x80\xa6DcField <code>TRIGGERED14</code> writer - Write \xe2\x80\x981\xe2\x80\x99 to enable \xe2\x80\xa6DkField <code>TRIGGERED14</code> writer - Enable or disable interrupt for \xe2\x80\xa6CjWrite \xe2\x80\x981\xe2\x80\x99 to disable interrupt for TRIGGERED[15] eventCiWrite \xe2\x80\x981\xe2\x80\x99 to enable interrupt for TRIGGERED[15] eventCcEnable or disable interrupt for TRIGGERED[15] eventDdField <code>TRIGGERED15</code> reader - Write \xe2\x80\x981\xe2\x80\x99 to disable \xe2\x80\xa6DcField <code>TRIGGERED15</code> reader - Write \xe2\x80\x981\xe2\x80\x99 to enable \xe2\x80\xa6DkField <code>TRIGGERED15</code> reader - Enable or disable interrupt for \xe2\x80\xa6DdField <code>TRIGGERED15</code> writer - Write \xe2\x80\x981\xe2\x80\x99 to disable \xe2\x80\xa6DcField <code>TRIGGERED15</code> writer - Write \xe2\x80\x981\xe2\x80\x99 to enable \xe2\x80\xa6DkField <code>TRIGGERED15</code> writer - Enable or disable interrupt for \xe2\x80\xa6CiWrite \xe2\x80\x981\xe2\x80\x99 to disable interrupt for TRIGGERED[1] eventChWrite \xe2\x80\x981\xe2\x80\x99 to enable interrupt for TRIGGERED[1] eventCiWrite \xe2\x80\x981\xe2\x80\x99 to disable interrupt for TRIGGERED[2] eventChWrite \xe2\x80\x981\xe2\x80\x99 to enable interrupt for TRIGGERED[2] eventCiWrite \xe2\x80\x981\xe2\x80\x99 to disable interrupt for TRIGGERED[3] eventChWrite \xe2\x80\x981\xe2\x80\x99 to enable interrupt for TRIGGERED[3] eventCiWrite \xe2\x80\x981\xe2\x80\x99 to disable interrupt for TRIGGERED[4] eventChWrite \xe2\x80\x981\xe2\x80\x99 to enable interrupt for TRIGGERED[4] eventCiWrite \xe2\x80\x981\xe2\x80\x99 to disable interrupt for TRIGGERED[5] eventChWrite \xe2\x80\x981\xe2\x80\x99 to enable interrupt for TRIGGERED[5] eventCiWrite \xe2\x80\x981\xe2\x80\x99 to disable interrupt for TRIGGERED[6] eventChWrite \xe2\x80\x981\xe2\x80\x99 to enable interrupt for TRIGGERED[6] eventCiWrite \xe2\x80\x981\xe2\x80\x99 to disable interrupt for TRIGGERED[7] eventChWrite \xe2\x80\x981\xe2\x80\x99 to enable interrupt for TRIGGERED[7] eventCiWrite \xe2\x80\x981\xe2\x80\x99 to disable interrupt for TRIGGERED[8] eventChWrite \xe2\x80\x981\xe2\x80\x99 to enable interrupt for TRIGGERED[8] eventCiWrite \xe2\x80\x981\xe2\x80\x99 to disable interrupt for TRIGGERED[9] eventChWrite \xe2\x80\x981\xe2\x80\x99 to enable interrupt for TRIGGERED[9] eventCfExternal trigger priority, 7 is highest, 0 is lowest .000AeTRNG stop acknowledgeAbTRNG stop request.i12 framesDiField <code>TXDATABYTES</code> reader - Number of complete bytes that \xe2\x80\xa6DiField <code>TXDATABYTES</code> writer - Number of complete bytes that \xe2\x80\xa6BaSend out digital zero on SPDIF TxAcTx Normal operationAkReset to 1 sample remainingCgWrite \xe2\x80\x981\xe2\x80\x99 to disable interrupt for TXFRAMEEND eventCfWrite \xe2\x80\x981\xe2\x80\x99 to enable interrupt for TXFRAMEEND eventCiSpdif transfer clock enable. When data is going to be \xe2\x80\xa6DhField <code>TX_DIFFMODE</code> reader - TX_DIFFMODE=0: Single ended modeDhField <code>TX_DIFFMODE</code> writer - TX_DIFFMODE=0: Single ended modeAi10-bit address mode type.0CmVirtual Basic timers without CR2 register for common part \xe2\x80\xa6CfTimer peripheral based <code>TimerQueueBackend</code>.0000CmAlias for durations that come from timers with a specific \xe2\x80\xa6CdAn associated type within the definition of a trait.BbTx LPI transition counter registerBaTx LPI microsecond timer registerEdAn <code>impl Bound1 + Bound2 + Bound3</code> type where <code>Bound</code> is a \xe2\x80\xa6DoA reference type: <code>&amp;&#39;a T</code> or <code>&amp;&#39;a mut T</code>.BgFractional Baud Rate Register, UARTFBRDBdInteger Baud Rate Register, UARTIBRDBnInterrupt FIFO Level Select Register, UARTIFLSBiIrDA Low-Power Counter Register, UARTILPRBkInterrupt Mask Set/Clear Register, UARTIMSCCkUARTPERIPHID0 (r) register accessor: UARTPeriphID0 RegisterCkUARTPERIPHID1 (r) register accessor: UARTPeriphID1 RegisterCkUARTPERIPHID2 (r) register accessor: UARTPeriphID2 RegisterCkUARTPERIPHID3 (r) register accessor: UARTPeriphID3 RegisterAlDivider for uart clock podf.DjField <code>UNALIGN_TRP</code> reader - Always reads as one, indicates \xe2\x80\xa6CiNormal operation. MASK* bits within the corresponding \xe2\x80\xa6ClImmediate operation. MASK* bits within the corresponding \xe2\x80\xa6AjUSB Loopback Test Register0AaUSB Misc Register00000mUSBCTRL_DPRAMAlDPRAM layout for USB device.ChWrite \xe2\x80\x981\xe2\x80\x99 to disable interrupt for USBDETECTED eventCgWrite \xe2\x80\x981\xe2\x80\x99 to enable interrupt for USBDETECTED eventDdField <code>USBDETECTED</code> reader - Write \xe2\x80\x981\xe2\x80\x99 to disable \xe2\x80\xa6DcField <code>USBDETECTED</code> reader - Write \xe2\x80\x981\xe2\x80\x99 to enable \xe2\x80\xa6DdField <code>USBDETECTED</code> writer - Write \xe2\x80\x981\xe2\x80\x99 to disable \xe2\x80\xa6DcField <code>USBDETECTED</code> writer - Write \xe2\x80\x981\xe2\x80\x99 to enable \xe2\x80\xa6CnUSBPHY_DIRECT (rw) register accessor: This register allows \xe2\x80\xa6CgWrite \xe2\x80\x981\xe2\x80\x99 to disable interrupt for USBREMOVED eventCfWrite \xe2\x80\x981\xe2\x80\x99 to enable interrupt for USBREMOVED eventAiUSB OTG1 Control Register0AgUtilize VBUS OTG1 power000AgUtilize VBUS OTG2 power000C`Used by the PHY to indicate a powered-down state000BkShortcut between VALRDY event and STOP taskDiField <code>VALRDY_STOP</code> reader - Shortcut between VALRDY event \xe2\x80\xa6DiField <code>VALRDY_STOP</code> writer - Shortcut between VALRDY event \xe2\x80\xa6DhField <code>VBUS_DETECT</code> reader - Source: SIE_STATUS.VBUS_DETECTED000BgField <code>VBUS_DETECT</code> reader -DhField <code>VBUS_DETECT</code> writer - Source: SIE_STATUS.VBUS_DETECTED0BgField <code>VBUS_DETECT</code> writer -DjField <code>VECTPENDING</code> reader - Indicates the exception number \xe2\x80\xa6DiA visibility level restricted to some path: <code>pub(self)</code> or \xe2\x80\xa6DgField <code>WAIT_CYCLES</code> reader - Wait cycles between control \xe2\x80\xa6DgField <code>WAIT_CYCLES</code> writer - Wait cycles between control \xe2\x80\xa6Aienable clock in wake mode0CfReset is not a result of the watchdog3 time-out event.CbReset is a result of the watchdog3 time-out event.BbSETUP data, byte 7, MSB of wLengthBbSETUP data, byte 6, LSB of wLengthDdField <code>WRAP_BOTTOM</code> reader - After reaching wrap_top, \xe2\x80\xa6DdField <code>WRAP_BOTTOM</code> writer - After reaching wrap_top, \xe2\x80\xa6DhField <code>WRITE_ERROR</code> reader - If 1, the channel received a \xe2\x80\xa6000DhField <code>WRITE_ERROR</code> writer - If 1, the channel received a \xe2\x80\xa6000CjZeroizable Master Key Error Correcting Code Value This \xe2\x80\xa6AlADP Timeout Interrupt EnableAjADP Timeout Interrupt MaskdAIN00AmAIN0 selected as analog input0dAIN10AmAIN1 selected as analog input0dAIN20AmAIN2 selected as analog input0dAIN30AmAIN3 selected as analog input0dAIN40AmAIN4 selected as analog input0dAIN50AmAIN5 selected as analog input0dAIN60AmAIN6 selected as analog input0dAIN70AmAIN7 selected as analog input0n<code>0</code>000CmReturns a pair of mutable slices which contain, in order, \xe2\x80\xa6BeSearch over a sorted set for a value.0DjModifies this set to contain the intersection of <code>self</code> and \xe2\x80\xa6ClModifies this set to contain the symmetric difference of \xe2\x80\xa6CfLong range 125 kbit/s TX, 125 kbit/s and 500 kbit/s RXCfLong range 500 kbit/s TX, 125 kbit/s and 500 kbit/s RXBaSETUP data, byte 0, bmRequestTypeBi0x480 - SETUP data, byte 0, bmRequestTypehBits 0:70BbRCC APB1 High Sleep Clock RegisterBaRCC APB1 Low Sleep Clock RegisterClCalculates the current time from the half period counter \xe2\x80\xa6CaBit 4 - Write \xe2\x80\x981\xe2\x80\x99 to enable interrupt for \xe2\x80\xa60CbBit 4 - Write \xe2\x80\x981\xe2\x80\x99 to disable interrupt for \xe2\x80\xa60CkBit 4 - Enable or disable interrupt for CALIBRATEDONE event0DiCasts the <code>LenT</code> type to a new type, preserving everything \xe2\x80\xa60CmDMA Channel 0 Write Address pointer This register updates \xe2\x80\xa6Cl0x04 - DMA Channel 0 Write Address pointer This register \xe2\x80\xa6AiClears current value to 0000ChClock control, can be changed on-the-fly (except for \xe2\x80\xa6Ck0x48 - Clock control, can be changed on-the-fly (except \xe2\x80\xa6fBit 240000fBit 260000eBit 000000fBit 280000fBit 290000fBit 300000fBit 31000044444eBit 10000eBit 40000eBit 50000eBit 70000eBit 90000CeBit 0 - Read this register to clear the START_DET \xe2\x80\xa6CgBit 8 - Shortcut between COMPARE[0] event and STOP task000CgBit 9 - Shortcut between COMPARE[1] event and STOP task000ChBit 10 - Shortcut between COMPARE[2] event and STOP task000ChBit 11 - Shortcut between COMPARE[3] event and STOP task000ChBit 12 - Shortcut between COMPARE[4] event and STOP task0ChBit 13 - Shortcut between COMPARE[5] event and STOP task0BgBits 0:7 - These bits read back as 0x000AiBit 0 - Enable controller0CmOptional. This is used to save power, this is called when \xe2\x80\xa600DeDisables TRACE. See <code>DCB::enable_trace()</code> for more details00CeBit 3 - Shortcut between DISABLED event and RXEN task0CeBit 2 - Shortcut between DISABLED event and TXEN task0CaUnused bits are discarded at start of frame (SoF)DjDivider result remainder The result of <code>DIVIDEND % DIVISOR</code> \xe2\x80\xa6Ca0x74 - Divider result remainder The result of \xe2\x80\xa6CmDivider signed dividend The same as UDIVIDEND, but starts \xe2\x80\xa6Cm0x68 - Divider signed dividend The same as UDIVIDEND, but \xe2\x80\xa6CnDivider unsigned dividend Write to the DIVIDEND operand of \xe2\x80\xa6Cj0x60 - Divider unsigned dividend Write to the DIVIDEND \xe2\x80\xa6CiEnergy above threshold test mode that will abort when \xe2\x80\xa6CfBit 16 - Shortcut between EDEND event and DISABLE task0BfEnables D-cache if currently disabled.00BfEnables I-cache if currently disabled.00jBits 26:27000CeBit 5 - Shortcut between ENDRX event and STARTRX task0ClBit 31 - Device: Set bit in EP_STATUS_STALL_NAK when EP0 \xe2\x80\xa60DiDevice only: Used in conjunction with <code>EP_ABORT</code>. Set once \xe2\x80\xa6Dk0x64 - Device only: Used in conjunction with <code>EP_ABORT</code>. Set \xe2\x80\xa6AoDouble displacement(s) detectedBg0x10c - Double displacement(s) detectedeBit 00AjECB block encrypt completeBb0x100 - ECB block encrypt complete22CnA data transfer has occurred on a data endpoint, indicated \xe2\x80\xa6Cl0x160 - A data transfer has occurred on a data endpoint, \xe2\x80\xa644C`Byte boundary, starting to receive the last byteCh0x15c - Byte boundary, starting to receive the last byte66CaByte boundary, starting to transmit the last byteCi0x160 - Byte boundary, starting to transmit the last byte88AiEvent on COUNTER overflowBa0x104 - Event on COUNTER overflow::CaGenerated in Ble_LR125Kbit, Ble_LR500Kbit and \xe2\x80\xa6Ci0x16c - Generated in Ble_LR125Kbit, Ble_LR500Kbit and \xe2\x80\xa6<<Aj0x100..0x120 - UnspecifiedAcCluster UnspecifiedAdData received in RXDAl0x108 - Data received in RXDeBit 00CmData received in RXD (but potentially not yet transferred \xe2\x80\xa6Ci0x108 - Data received in RXD (but potentially not yet \xe2\x80\xa622CfDescription collection[n]: Emitted at end of every \xe2\x80\xa6Cl0x110..0x118 - Description collection[n]: Emitted at end \xe2\x80\xa644AbData sent from TXDAj0x11c - Data sent from TXD661066CmEvent being generated for every new random number written \xe2\x80\xa6Cm0x100 - Event being generated for every new random number \xe2\x80\xa688CfFactor out a homogeneous type from an either of pairs.AhBank 1 ECC error addressDkOffsets the pointer\xe2\x80\x99s address by adding <code>val</code> (in units of \xe2\x80\xa6DgOffsets the pointer\xe2\x80\x99s address by subtracting <code>val</code> (in \xe2\x80\xa6CaBit 1 - Write \xe2\x80\x981\xe2\x80\x99 to enable interrupt for \xe2\x80\xa60CbBit 1 - Write \xe2\x80\x981\xe2\x80\x99 to disable interrupt for \xe2\x80\xa60CkBit 1 - Enable or disable interrupt for FIELDDETECTED event0AcMaximum frame delayAk0x508 - Maximum frame delayCjBits 0:19 - Maximum frame delay in number of 13.56 MHz \xe2\x80\xa60AcMinimum frame delayAk0x504 - Minimum frame delayCjBits 0:15 - Minimum frame delay in number of 13.56 MHz \xe2\x80\xa60AnConvert from duration to rate.0CeReturn item index, mutable reference to key and valueCdReturn item index and mutable reference to the valueClReturns a tuple of references to the key and the mutable \xe2\x80\xa6CmGet a key-value pair by index, with mutable access to the \xe2\x80\xa6AmGet a key-value pair by indexClReturns the key-value pair corresponding to the supplied \xe2\x80\xa6CjReturn references to the stored key-value pair for the \xe2\x80\xa6CkGets a reference to the entry\xe2\x80\x99s key and value in the map.DkInserts the given <code>value</code> into the set if it is not present, \xe2\x80\xa6CkReturns a mutable slice of key-value pairs in the given \xe2\x80\xa60CiReturns a reference to the element at the given index \xe2\x80\xa6CkGit hash of the chip source. Used to identify chip version.Cm0x40 - Git hash of the chip source. Used to identify chip \xe2\x80\xa6AdPad control registerAk0x08 - Pad control register1Ak0x0c - Pad control register2Ak0x10 - Pad control register3Ak0x14 - Pad control registerCl0x00..0x08 - Cluster GPIO_QSPISCLK, containing GPIO_QSPI_\xe2\x80\xa6CfBit 1 - HIGH_PRIORITY gives a channel preferential \xe2\x80\xa60000000CfBit 0 - Host: raised when a device is connected or \xe2\x80\xa600000ClThis register holds bits 31:0 of K_DR. The value of this \xe2\x80\xa6Cm0x1a50 - This register holds bits 31:0 of K_DR. The value \xe2\x80\xa6CkBits 0:31 - Write: K_DR bits 31:0 Read: 0x00000000 when \xe2\x80\xa60CmThis register holds bits 63:32 of K_DR. The value of this \xe2\x80\xa6Cn0x1a54 - This register holds bits 63:32 of K_DR. The value \xe2\x80\xa6AkBits 0:31 - K_DR bits 63:32CmThis register holds bits 95:64 of K_DR. The value of this \xe2\x80\xa6Cn0x1a58 - This register holds bits 95:64 of K_DR. The value \xe2\x80\xa6AkBits 0:31 - K_DR bits 95:64CnThis register holds bits 127:96 of K_DR. The value of this \xe2\x80\xa6Ci0x1a5c - This register holds bits 127:96 of K_DR. The \xe2\x80\xa6AlBits 0:31 - K_DR bits 127:96CjHigh speed clock division ratio These bits are set and \xe2\x80\xa6CmCreates a new suffixed integer literal with the specified \xe2\x80\xa6CeCreates a new unsuffixed integer literal with the \xe2\x80\xa6AoClear RD_REQ Interrupt RegisterBf0x50 - Clear RD_REQ Interrupt RegisterCmBit 5 - Determines whether RESTART conditions may be sent \xe2\x80\xa60CnBit 18 - If 1, use a bit of OUT data as an auxiliary write \xe2\x80\xa60CnInsert a key-value pair in the map before the entry at the \xe2\x80\xa6CiInsert the value into the set before the value at the \xe2\x80\xa6CnInserts the entry\xe2\x80\x99s key and the given value into the map \xe2\x80\xa6CnInsert a key-value pair in the map at its ordered position \xe2\x80\xa6CiInsert the value into the set at its ordered position \xe2\x80\xa6DjInserts an element into the <code>HashTable</code> with the given hash \xe2\x80\xa6CfBits 1:15 - Host: Enable interrupt endpoint 1 -&gt; 150BdRead/write access to BASE0 register.Bk0x88 - Read/write access to BASE0 register.BdRead/write access to BASE1 register.Bk0x8c - Read/write access to BASE1 register.BdRead/write access to BASE2 register.Bk0x90 - Read/write access to BASE2 register.5Bk0xc8 - Read/write access to BASE0 register.4Bk0xcc - Read/write access to BASE1 register.3Bk0xd0 - Read/write access to BASE2 register.AnConvert from rate to duration.0ClChecks if the value of the field is <code>_32BIT_ZERO</code>CkChecks if the value of the field is <code>ACTIVE_LOW</code>000AeSlave 7Bit addressingAkMaster 7Bit addressing modeCkChecks if the value of the field is <code>ARRAY_LIST</code>000CkChecks if the value of the field is <code>BAUD115200</code>0CkChecks if the value of the field is <code>BAUD230400</code>0CkChecks if the value of the field is <code>BAUD250000</code>0CkChecks if the value of the field is <code>BAUD460800</code>0CkChecks if the value of the field is <code>BAUD921600</code>0CkChecks if the value of the field is <code>CONTINUOUS</code>CkChecks if the value of the field is <code>CPUPENDING</code>CkChecks if the value of the field is <code>CRCCORRECT</code>CkChecks if the value of the field is <code>DECRYPTION</code>CkChecks if the value of the field is <code>DISCONNECT</code>CkChecks if the value of the field is <code>ENCRYPTION</code>DjReturns <code>true</code> if the stimulus port is ready to accept more \xe2\x80\xa6CkChecks if the value of the field is <code>IEEE802154</code>CkChecks if the value of the field is <code>INDIVIDUAL</code>CkChecks if the value of the field is <code>LONG_RANGE</code>CkChecks if the value of the field is <code>NO_OVERRUN</code>BgIs a floating-point context not active?CkChecks if the value of the field is <code>NOT_HALTED</code>0CkChecks if the value of the field is <code>NOT_LOCKED</code>AmIs in privileged thread mode?CkChecks if the value of the field is <code>REF1_16VDD</code>CkChecks if the value of the field is <code>REF3_16VDD</code>CkChecks if the value of the field is <code>REF5_16VDD</code>CkChecks if the value of the field is <code>REF7_16VDD</code>CkChecks if the value of the field is <code>REF9_16VDD</code>Ai<code>101010100001</code>n<code>1</code>Ai<code>101010100010</code>o<code>10</code>Ai<code>101010100011</code>o<code>11</code>CkChecks if the value of the field is <code>RX_DISABLE</code>AgSTART byte transmissionDjReturns <code>true</code> if the underlying future should no longer be \xe2\x80\xa6DcReturns <code>true</code> if the stream should no longer be polled.10CkChecks if the value of the field is <code>TX_DISABLE</code>BeSelect the XIP Streaming FIFO as TREQ000CnA mutable iterator visiting all elements which may match a \xe2\x80\xa6CkBit 10 - Host: Enable keep alive packet (for low speed bus)0DbIterator over the lifetime parameters in <code>self.params</code>.CjBit 12 - This bit masks the R_RESTART_DET interrupt in \xe2\x80\xa60AbMain supply statusAj0x640 - Main supply statusAjBit 0 - Main supply statusCkLength of key-stream generated when MODE.LENGTH = Extended.Cm0x518 - Length of key-stream generated when MODE.LENGTH = \xe2\x80\xa6CnBits 0:7 - Length of key-stream generated when MODE.LENGTH \xe2\x80\xa60ChMakes locks work on N-tuples, locks the mutexes from \xe2\x80\xa6BiD1 DStandby entry reset option status bitClOption byte erase after D1 DStandby option configuration \xe2\x80\xa6BfD1 DStop entry reset option status bitCiOption byte erase after D1 DStop option configuration bitCjParse a set of parentheses and expose their content to \xe2\x80\xa6BgParses an unnamed (tuple struct) field.CnPeek retrieves a mutable reference to the next item in the \xe2\x80\xa6CeRemoves the last element from a vector and returns itCoRemoves the <em>top</em> (greatest if max-heap, smallest if \xe2\x80\xa6CmPop an element from the list without checking so the list \xe2\x80\xa6BfBank 1 highest PCROP protected addressCdBank 1 highest PCROP protected address configurationDgSame as <code>quote!</code>, but applies a given span to all tokens \xe2\x80\xa6ClBit 12 - See IC_RAW_INTR_STAT for a detailed description \xe2\x80\xa6ClThis crate contains an MMIO abstraction that uses macros \xe2\x80\xa6CkReads IEEE754 single-precision (4 bytes) floating point \xe2\x80\xa60DgReads signed 16 bit integers from <code>src</code> to <code>dst</code>.DiReads signed 32 bit integers from <code>src</code> into <code>dst</code>.DiReads signed 64 bit integers from <code>src</code> into <code>dst</code>.DkReads unsigned 16 bit integers from <code>src</code> into <code>dst</code>.DkReads unsigned 32 bit integers from <code>src</code> into <code>dst</code>.DkReads unsigned 64 bit integers from <code>src</code> into <code>dst</code>.CfBit 15 - Shortcut between READY event and EDSTART task0ChSEQ[n].REFRESH is used to determine loading internal \xe2\x80\xa6CkReplaces the key at the given index with this entry\xe2\x80\x99s \xe2\x80\xa6CmReplaces the key at the given index. The new key does not \xe2\x80\xa6CmReplaces the value at the given index. The new value does \xe2\x80\xa6CnAn error if this path is not a single ident, as defined in \xe2\x80\xa6DfReserve capacity for <code>additional</code> more key-value pairs, \xe2\x80\xa6DeReserve capacity for <code>additional</code> more values, without \xe2\x80\xa6Ab<code>10010</code>000oRX sample delayAf0xf0 - RX sample delayCfBit 19 - Shortcut between RXREADY event and START task0CkShorthand for creating a duration which represents seconds.0CnShorthand for creating a duration which represents seconds \xe2\x80\xa60111111CkAcknowledgment Fail interrupt enable Set and cleared by \xe2\x80\xa6CgVoltage levels ready bit for currently used VOS and \xe2\x80\xa6CbADC1/2 Peripheral Clocks Enable During CSleep Mode0A`Master ADC readyoSlave ADC readyBcIEEE 1588 High Word Register EnableoAlternate bytesCl31: 0]: Alternate bytes. Optional data to be sent to the \xe2\x80\xa6Ck31: 0]: Alternate bytes Optional data to be sent to the \xe2\x80\xa6BbAutomatic PTP SYNC message TriggerBiWait signal during asynchronous transfers0BdAuxiliary Timestamp Trigger SnapshotAdAXISRAM block enableAdSet a range of bits.AgBackup RAM Clock Enable0nBoot address 00nBoot Address 0nBoot address 10nBoot Address 1CmEnable the reception of the boot acknowledgment. This bit \xe2\x80\xa6Ckend of SDMMC_D0 Busy following a CMD response detected. \xe2\x80\xa6Bgcalibration factor in differential modeBgcalibration factor in single-ended modeChCCRCFAIL flag clear bit Set by software to clear the \xe2\x80\xa6AdBank 1 CRC clear bitAlBank 1 OPERR1 flag clear bitCnCommand response received interrupt enable Set and cleared \xe2\x80\xa6CmCommand sent interrupt enable Set and cleared by software \xe2\x80\xa6AeCounter Stop RolloverAcCOMP12 Blocks ResetlCORDIC resetCncounter mode enabled The COUNTMODE bit selects which clock \xe2\x80\xa6AaSet the CPI count00AeBank 1 CRC burst sizeChCTIMEOUT flag clear bit Set by software to clear the \xe2\x80\xa6AlD1 debug clock enable enableAlD3 debug clock enable enableCaDAC1/2 peripheral clock enable during CSleep mode0ClData count value When read, the number of remaining data \xe2\x80\xa6ClData end interrupt enable Set and cleared by software to \xe2\x80\xa6AdData fetch suspendedCfData block end interrupt enable Set and cleared by \xe2\x80\xa6ChDCRCFAIL flag clear bit Set by software to clear the \xe2\x80\xa6AbDFSDM1 block resetBhDFSDM1 kernel Clk clock source selectionBdDFSDM2 kernel clock source selectionBeDMA2D Clock Enable During CSleep Mode0AoInput DMA request line selectedBnD1 DTCM2 Block Clock Enable During CSleep mode0ChDTIMEOUT flag clear bit Set by software to clear the \xe2\x80\xa6BlEnd of Sampling phase flag of the master ADCBkEnd of Sampling phase flag of the slave ADCCbEthernet Reception Clock Enable During CSleep Mode0CeEthernet Transmission Clock Enable During CSleep Mode0ClExternal trigger valid edge clear flag Writing 1 to this \xe2\x80\xa6BmExternal trigger valid edge Interrupt Enable.CaFDCAN Peripheral Clocks Enable During CSleep Mode0BeFLASH Clock Enable During CSleep ModeBoFlash interface clock enable during csleep modeBgCapture complete interrupt status clearBhCapture complete masked interrupt statusBeCapture complete raw interrupt statusAaFrame list lengthBkFreeze independent watchdog in Standby modeBhFreeze independent watchdog in Stop modeBiGlobal non-periodic IN NAK effective masknGlobal UnicastAmGlobal OUT NAK effective maskBoGPIO peripheral clock enable during CSleep mode000000000000000000000oHash Table SizeBlHost CDP port voltage detector enable on DP.C`HRTIM peripheral clock enable during CSleep mode0AjRC48 ready Interrupt ClearAiRC48 ready Interrupt FlagBjHost CDP port Voltage source enable on DM.AcI2C DatSe0 USB modeAbI2C Device AddressCkBuffer 0 memory base address bits [31:2], shall be word \xe2\x80\xa6ClBuffer 1 memory base address, shall be word aligned (bit \xe2\x80\xa6CjBuffer mode selection. This bit can only be written by \xe2\x80\xa6CjIDMA buffer transfer complete interrupt enable Set and \xe2\x80\xa6BgIncomplete isochronous IN transfer maskBbIN endpoint TxFIFO space availableBgIN EP Tx FIFO empty interrupt mask bitsAhOCTOSPI IO manager resetBhIN token received when TxFIFO empty maskAoIndependent Watchdog reset flag0AbJPGDEC block resetCfInjected Context Queue Overflow flag of the master ADCCeInjected Context Queue Overflow flag of the slave ADCoTIM block resetBdLPTIM1 kernel clock source selectionAbLPTIM2 block resetBdLPTIM2 kernel clock source selectionAbLPTIM3 block resetAbLPTIM4 block resetAbLPTIM5 block resetB`LPUART1 Peripheral Clocks Enable0AaSet the lsu count00AkRemote wakeup packet filterC`MDIOS peripheral clock enable during CSleep mode0BbMissed Packet Counter Overflow BitAeMissed Packet CounterChMute detection interrupt enable. This bit is set and \xe2\x80\xa6AhClock stretching disableC`OPAMP peripheral clock enable during CSleep mode0BaOTFDEC1 enable during CSleep Mode0BaOTFDEC2 enable during CSleep Mode0AmOverflow Counter Overflow BitAgOverflow Packet CounterAlPLL1 fractional latch enableAbPLL1 VCO selectionAeNumber of PPS OutputsAgPPS Output Signal WidthBaProbe Delta (resolution for RTIM)BkProbe Discharge time (times for TADP_DSCHG)CkPrecision required (number of iterations/cycles), where \xe2\x80\xa6oClock prescalerCmClock prescaler. This field defines the scaler factor for \xe2\x80\xa6BfQUADSPI and QUADSPI Delay Clock Enable0C`Regular data of the master/slave alternated ADCsAnRegular data of the master ADCAmRegular data of the slave ADCAjRx Alignment Error PacketsCmRx FIFO full interrupt enable Set and cleared by software \xe2\x80\xa6CmRx FIFO overrun error interrupt enable Set and cleared by \xe2\x80\xa6CoSchedule info for isochronuous &amp; interrupt pipes (xfrsiz\xe2\x80\xa6BcSDMMC1 and SDMMC1 delay block resetBcSDMMC2 and SDMMC2 Delay block resetBiSet the SLEEPDEEP bit in the SCR register00BcBank 1 single correction error flagB`SPDIFRX Peripheral Clocks Enable0BnSPI/I2S1,2 and 3 kernel clock source selectionBeSRAM1 Clock Enable During CSleep Mode0BeSRAM2 Clock Enable During CSleep Mode0BeSRAM3 Clock Enable During CSleep Mode0AlSRAM4 Autonomous mode enableBeSRAM4 Clock Enable During CSleep Mode0AdBank 1 CRC start bitBhBank 1 strobe error interrupt enable bitAoBank swapping configuration bitCaSWPMI Peripheral Clocks Enable During CSleep Mode0AgSYNC warning clear flagAaSYNC warning flagAbSYSCFG block resetAfTamper pull-up disableC`TIM12 peripheral clock enable during CSleep mode0C`TIM13 peripheral clock enable during CSleep mode0C`TIM14 peripheral clock enable during CSleep mode0C`TIM15 peripheral clock enable during CSleep mode0C`TIM16 peripheral clock enable during CSleep mode0C`TIM17 peripheral clock enable during CSleep mode0BeTIM23 block enable during CSleep Mode0BeTIM24 block enable during CSleep Mode0AmPPS Target Time Register BusyBlTimestamp Digital or Binary Rollover ControlBlEnable Timestamp Snapshot for Event MessagesCcEnable Processing of PTP Packets Sent over IPv4-UDPCcEnable Processing of PTP Packets Sent over IPv6-UDPBoEnable Snapshot for Messages Relevant to MasterCaEnable PTP Packet Processing for Version 2 FormatCnTx FIFO empty interrupt enable Set and cleared by software \xe2\x80\xa6AgTransmit Queue in PauseAnMTL Tx Status FIFO Full StatusCmTXUNDERR flag clear bit Set by software to clear TXUNDERR \xe2\x80\xa6CaUART4 Peripheral Clocks Enable During CSleep Mode0CaUART5 Peripheral Clocks Enable During CSleep Mode0CaUART7 Peripheral Clocks Enable During CSleep Mode0CaUART8 Peripheral Clocks Enable During CSleep Mode0B`USART10 Peripheral Clocks Enable0AbUSART1 block resetAbUSART2 block resetAbUSART3 block resetAbUSART6 block resetChSoftware override value of the VBUS B-session detection.AiVBUS valid override valueCeEnables a software override of the VBUS B-session \xe2\x80\xa6CiVoltage switch procedure enable. This bit can only be \xe2\x80\xa6BeVertical synch interrupt status clearAmVSYNC masked interrupt statusAjVSYNC raw interrupt statusBeWWDG1 Clock Enable During CSleep Mode0AjWindow Watchdog reset flag0CaWWDG2 peripheral Clocks Enable During CSleep Mode0CkShrinks the capacity of the map as much as possible. It \xe2\x80\xa6CkShrinks the capacity of the set as much as possible. It \xe2\x80\xa6CmShrinks the capacity of the table as much as possible. It \xe2\x80\xa6CcShrink the capacity of the map as much as possible.CcShrink the capacity of the set as much as possible.CiBits 29:31 - The number of MSBs of the Delay/Side-set \xe2\x80\xa60n<code>1</code>000AeSlave mode is enabledCbSort the set\xe2\x80\x99s values by their default ordering.CfCreate a new diagnostic message that points to the \xe2\x80\xa6ChIterator for array of: 0x100..0x180 - Reading from a \xe2\x80\xa6mstm32-metapacAoBank swapping option status bitBfBank swapping option configuration bitAeAcquire SPI semaphoreAl0x24 - Acquire SPI semaphoreeBit 0AeStart the bit counterAl0x1c - Start the bit counter2CkDescription collection[n]: Capture Timer value to CC[n] \xe2\x80\xa6Ci0x40..0x50 - Description collection[n]: Capture Timer \xe2\x80\xa641Ci0x40..0x58 - Description collection[n]: Capture Timer \xe2\x80\xa65BaStop the clear channel assessmentBh0x30 - Stop the clear channel assessment7AgStart calibration timerAn0x14 - Start calibration timer9mDisable RADIOAd0x10 - Disable RADIO;AgDisable NFCT peripheralAn0x04 - Disable NFCT peripheral=CmStart the energy detect measurement used in IEEE 802.15.4 \xe2\x80\xa6Ck0x24 - Start the energy detect measurement used in IEEE \xe2\x80\xa6?AlFlush RX FIFO into RX bufferBc0x2c - Flush RX FIFO into RX buffereBit 0BdForce state machine to SLEEP_A stateBk0x28 - Force state machine to SLEEP_A state2CkRelease SPI semaphore, enabling the SPI slave to acquire itCk0x28 - Release SPI semaphore, enabling the SPI slave to \xe2\x80\xa64AcStart UART receiverAj0x00 - Start UART receiver6106AjStart TWI receive sequenceBa0x00 - Start TWI receive sequence8108AfStart UART transmitterAm0x08 - Start UART transmitter:10:AkStart TWI transmit sequenceBb0x08 - Start TWI transmit sequence<10<ClStart transmission of an outgoing frame, change state to \xe2\x80\xa6Cj0x0c - Start transmission of an outgoing frame, change \xe2\x80\xa6>BhAbort a possible executing ECB operationBo0x04 - Abort a possible executing ECB operationeBit 0lSuspend UARTAc0x1c - Suspend UART2AgSuspend SPI transactionAn0x1c - Suspend SPI transaction4AgSuspend TWI transactionAn0x1c - Suspend TWI transaction6106106CkDescription collection[n]: Trigger n for triggering the \xe2\x80\xa6Ci0x00..0x40 - Description collection[n]: Trigger n for \xe2\x80\xa68CkBits 8:11 - Power-fail comparator threshold setting for \xe2\x80\xa60BbTimeout after a specific duration.0000000BkTimeout after at least a specific duration.AlOffset trimming value (NMOS)AlOffset trimming value (PMOS)CaConst try from rate, checking for divide-by-zero.0CaConst try into rate, checking for divide-by-zero.0DePoll this <code>TryStream</code> as if it were a <code>Stream</code>.0ClBit 8 - This bit controls the generation of the TX_EMPTY \xe2\x80\xa60CfBit 18 - Shortcut between TXREADY event and START task0CmCreates a new suffixed integer literal with the specified \xe2\x80\xa6CeCreates a new unsuffixed integer literal with the \xe2\x80\xa6AfUARTPeriphID0 RegisterAn0xfe0 - UARTPeriphID0 RegisterAfUARTPeriphID1 RegisterAn0xfe4 - UARTPeriphID1 RegisterAfUARTPeriphID2 RegisterAn0xfe8 - UARTPeriphID2 RegisterAfUARTPeriphID3 RegisterAn0xfec - UARTPeriphID3 RegisterAlgithub\xe2\x80\x82crates-io\xe2\x80\x82docs-rsCaUSART1, 6, 9 and 10 kernel clock source selectionAfUSB_OTG_FS block resetAfUSB_OTG_HS block resetAlDPRAM layout for USB device.CkThis register allows for direct control of the USB phy. \xe2\x80\xa6Cm0x7c - This register allows for direct control of the USB \xe2\x80\xa6AmBit 0 - Device: VBUS DetectedCmBit 1 - Clears all active state information for fixed and \xe2\x80\xa60CmWait until the pin is high. If it is already high, return \xe2\x80\xa6DdCreates an empty <code>HashTable</code> with the specified capacity.DfCreate a new map with capacity for <code>n</code> key-value pairs. \xe2\x80\xa6DiCreate a new set with capacity for <code>n</code> elements. (Does not \xe2\x80\xa6CkWrites a 4-byte aligned <code>buffer</code> to an ITM port.DiWrites signed 8 bit integers from <code>src</code> into <code>dst</code>.CfBit 13 - Shortcut between WRITE event and SUSPEND task0EmWrites an unsigned integer <code>n</code> to <code>buf</code> using only <code>nbytes</code>.Cm0: Master or Slave-Transmitter lost arbitration- scenario \xe2\x80\xa6CmACK General Call. When set to 1, DW_apb_i2c responds with \xe2\x80\xa6DjField <code>ACK_GEN_CALL</code> reader - ACK General Call. When set to \xe2\x80\xa6DjField <code>ACK_GEN_CALL</code> writer - ACK General Call. When set to \xe2\x80\xa6BcDevice address and endpoint controlAkAnalog detect configurationAfAccess port protectionDfField <code>ARCHITECTURE</code> reader - Constant that defines the \xe2\x80\xa6EfThe <code>&lt;&#39;a, T&gt;</code> in <code>core::slice::iter&lt;&#39;a, T&gt;</code>.DeField <code>BAUD_DIVFRAC</code> reader - The fractional baud rate \xe2\x80\xa6DeField <code>BAUD_DIVFRAC</code> writer - The fractional baud rate \xe2\x80\xa6CnThis field configures the button press time out values for \xe2\x80\xa6ClDisabled. For all AHB write access (no matter bufferable \xe2\x80\xa6CjEnabled. For AHB bufferable write access, FlexSPI will \xe2\x80\xa6AmDetermines the bypass source.000000000000000C`A priority queue implemented with a binary heap.DiA set of bound lifetimes: <code>for&lt;&#39;a, &#39;b, &#39;c&gt;</code>.ChCalibration output is 512 Hz (with default prescaler \xe2\x80\xa6DkField <code>CCACORRTHRES</code> reader - CCA correlator busy threshold. \xe2\x80\xa6DkField <code>CCACORRTHRES</code> writer - CCA correlator busy threshold. \xe2\x80\xa6BlShortcut between CCAIDLE event and STOP taskDkField <code>CCAIDLE_STOP</code> reader - Shortcut between CCAIDLE event \xe2\x80\xa6DkField <code>CCAIDLE_STOP</code> writer - Shortcut between CCAIDLE event \xe2\x80\xa6BlShortcut between CCAIDLE event and TXEN taskDkField <code>CCAIDLE_TXEN</code> reader - Shortcut between CCAIDLE event \xe2\x80\xa6DkField <code>CCAIDLE_TXEN</code> writer - Shortcut between CCAIDLE event \xe2\x80\xa6ClCH0_DBG_CTDREQ (rw) register accessor: Read: get channel \xe2\x80\xa6CmIndicates that the interrupt for channel 0 must be merged \xe2\x80\xa6000ClCH1_DBG_CTDREQ (rw) register accessor: Read: get channel \xe2\x80\xa6ClCH2_DBG_CTDREQ (rw) register accessor: Read: get channel \xe2\x80\xa6ClCH3_DBG_CTDREQ (rw) register accessor: Read: get channel \xe2\x80\xa6ClCH4_DBG_CTDREQ (rw) register accessor: Read: get channel \xe2\x80\xa6ClCH5_DBG_CTDREQ (rw) register accessor: Read: get channel \xe2\x80\xa6ClCH6_DBG_CTDREQ (rw) register accessor: Read: get channel \xe2\x80\xa6ClCH7_DBG_CTDREQ (rw) register accessor: Read: get channel \xe2\x80\xa6ClCH8_DBG_CTDREQ (rw) register accessor: Read: get channel \xe2\x80\xa6ClCH9_DBG_CTDREQ (rw) register accessor: Read: get channel \xe2\x80\xa6BfChannel halted (triggers an interrupt)ChCH_TRANS_COUNT (rw) register accessor: DMA Channel 0 \xe2\x80\xa6ChWhen the cipher block is enabled, this bit indicates \xe2\x80\xa6ClDivider minus 1 for the 1 second counter. Safe to change \xe2\x80\xa6Aa0: <code>0</code>0000Aa1: <code>1</code>000Ab3: <code>11</code>00021Ab2: <code>10</code>333CmCLK_GPOUT0_DIV (rw) register accessor: Clock divisor, can \xe2\x80\xa6CmCLK_GPOUT1_DIV (rw) register accessor: Clock divisor, can \xe2\x80\xa6CmCLK_GPOUT2_DIV (rw) register accessor: Clock divisor, can \xe2\x80\xa6CmCLK_GPOUT3_DIV (rw) register accessor: Clock divisor, can \xe2\x80\xa6BhField <code>clk_sys_i2c0</code> reader -00BhField <code>clk_sys_i2c0</code> writer -0BhField <code>clk_sys_i2c1</code> reader -00BhField <code>clk_sys_i2c1</code> writer -0BhField <code>clk_sys_jtag</code> reader -00BhField <code>clk_sys_jtag</code> writer -0BhField <code>clk_sys_pads</code> reader -00BhField <code>clk_sys_pads</code> writer -0BhField <code>clk_sys_pio0</code> reader -00BhField <code>clk_sys_pio0</code> writer -0BhField <code>clk_sys_pio1</code> reader -00BhField <code>clk_sys_pio1</code> writer -0BhField <code>clk_sys_rosc</code> reader -00BhField <code>clk_sys_rosc</code> writer -0BhField <code>clk_sys_spi0</code> reader -00BhField <code>clk_sys_spi0</code> writer -0BhField <code>clk_sys_spi1</code> reader -00BhField <code>clk_sys_spi1</code> writer -0BhField <code>clk_sys_xosc</code> reader -00BhField <code>clk_sys_xosc</code> writer -0CkAHB RX/TX Buffer will not be cleaned automatically when \xe2\x80\xa6CgAHB RX/TX Buffer will be cleaned automatically when \xe2\x80\xa6DiField <code>CLR_ACTIVITY</code> reader - Reading this register clears \xe2\x80\xa6DhField <code>CLR_GEN_CALL</code> reader - Read this register to clear \xe2\x80\xa6DhField <code>CLR_RX_UNDER</code> reader - Read this register to clear \xe2\x80\xa6DhField <code>CLR_STOP_DET</code> reader - Read this register to clear \xe2\x80\xa6CnField <code>CODEPAGESIZE</code> reader - Code memory page sizeCeOn chip oscillator will not be powered down, i.e. \xe2\x80\xa6CnOn chip oscillator will be powered down, i.e. cosc_pwrdown \xe2\x80\xa6jCRC statusDkField <code>CROSS_RESULT</code> reader - If 1, feed the opposite lane\xe2\x80\x99\xe2\x80\xa6000DkField <code>CROSS_RESULT</code> writer - If 1, feed the opposite lane\xe2\x80\x99\xe2\x80\xa6000A`CS interval unitCecapture/compare mode register x (x=1-2) (output mode)ClRead to sample the pad output enables (direction) PIO is \xe2\x80\xa6CkDo not assert debug resets after power gating event of corenDCDC status OKAgProcessor debug controlCfReflects whether the channel\xe2\x80\x99s semaphore must be \xe2\x80\xa6CfDEVICEADDRTYPE (r) register accessor: an alias for \xe2\x80\xa6Aa1: Device-to-hostDkField <code>DEV_CONN_DIS</code> reader - Set when the device connection \xe2\x80\xa6000DkField <code>DEV_CONN_DIS</code> writer - Set when the device connection \xe2\x80\xa60AgUSB OTG discharge VBUS.000ClField <code>DM_PULLDN_EN</code> reader - DM pull down enableClField <code>DM_PULLDN_EN</code> writer - DM pull down enableCjField <code>DM_PULLUP_EN</code> reader - DM pull up enableCjField <code>DM_PULLUP_EN</code> writer - DM pull up enableCnState D+ and D- lines will be forced into by the DPDMDRIVE \xe2\x80\xa6ClField <code>DP_PULLDN_EN</code> reader - DP pull down enableClField <code>DP_PULLDN_EN</code> writer - DP pull down enableCjField <code>DP_PULLUP_EN</code> reader - DP pull up enableCjField <code>DP_PULLUP_EN</code> writer - DP pull up enableAfDTCM Write Read SelectAmDMA/Interrupt enable registerCgSetting a bit in this field enables the DMA channel \xe2\x80\xa6000ClReflects whether the selected hashing function should be \xe2\x80\xa6CjEncoder mode 1 - Counter counts up/down on TI2FP1 edge \xe2\x80\xa6CjEncoder mode 2 - Counter counts up/down on TI1FP2 edge \xe2\x80\xa6CnEncoder mode 3 - Counter counts up/down on both TI1FP1 and \xe2\x80\xa6CnEnables the feature to wakeup USB if DP/DM is toggled when \xe2\x80\xa6000AeEndpoint Setup Status0AeSetup Endpoint StatusBlShortcut between ENDRX event and STOPRX taskDiField <code>ENDRX_STOPRX</code> reader - Shortcut between ENDRX event \xe2\x80\xa6DiField <code>ENDRX_STOPRX</code> writer - Shortcut between ENDRX event \xe2\x80\xa6CnEnables interrupt for the detection of connectivity to the \xe2\x80\xa6000CeSet bit to allow squelch to reset high-speed receive.000CmEnables the feature to wakeup USB if VBUS is toggled when \xe2\x80\xa6000ChWrite \xe2\x80\x981\xe2\x80\x99 to disable interrupt for EP0DATADONE eventCgWrite \xe2\x80\x981\xe2\x80\x99 to enable interrupt for EP0DATADONE eventDkField <code>EP0_INT_1BUF</code> reader - Device: Set bit in BUFF_STATUS \xe2\x80\xa6DkField <code>EP0_INT_1BUF</code> writer - Device: Set bit in BUFF_STATUS \xe2\x80\xa6DkField <code>EP0_INT_2BUF</code> reader - Device: Set bit in BUFF_STATUS \xe2\x80\xa6DkField <code>EP0_INT_2BUF</code> writer - Device: Set bit in BUFF_STATUS \xe2\x80\xa6DcField <code>EP_STALL_NAK</code> reader - Raised when any bit in \xe2\x80\xa6000DcField <code>EP_STALL_NAK</code> writer - Raised when any bit in \xe2\x80\xa60BhRegister for erasing a page in code areaCmDeprecated register - Register for erasing a page in code \xe2\x80\xa60CgRegister for erasing user information configuration \xe2\x80\xa6DhField <code>ERR_BADWRITE</code> reader - When 1, writes to any alias \xe2\x80\xa6DhField <code>ERR_BADWRITE</code> writer - When 1, writes to any alias \xe2\x80\xa6BhField <code>EVENTS_ACCOF</code> reader -BhField <code>EVENTS_ACCOF</code> writer -CgEVENTS_ADDRESS (rw) register accessor: an alias for \xe2\x80\xa6CnTWI byte boundary, generated before each byte that is sent \xe2\x80\xa6CgEVENTS_BCMATCH (rw) register accessor: an alias for \xe2\x80\xa6CgEVENTS_CCABUSY (rw) register accessor: an alias for \xe2\x80\xa6CgEVENTS_CCAIDLE (rw) register accessor: an alias for \xe2\x80\xa6CgEVENTS_COMPARE (rw) register accessor: an alias for \xe2\x80\xa600BhField <code>EVENTS_CRCOK</code> reader -BhField <code>EVENTS_CRCOK</code> writer -BhField <code>EVENTS_CROSS</code> reader -0BhField <code>EVENTS_CROSS</code> writer -0CgEVENTS_DATARDY (rw) register accessor: an alias for \xe2\x80\xa6CgEVENTS_DEVMISS (rw) register accessor: an alias for \xe2\x80\xa6BhField <code>EVENTS_EDEND</code> reader -BhField <code>EVENTS_EDEND</code> writer -CgEVENTS_ENDEPIN (rw) register accessor: an alias for \xe2\x80\xa6BhField <code>EVENTS_ENDRX</code> reader -000BhField <code>EVENTS_ENDRX</code> writer -000BhField <code>EVENTS_ENDTX</code> reader -00BhField <code>EVENTS_ENDTX</code> writer -00BhField <code>EVENTS_ERROR</code> reader -000000BhField <code>EVENTS_ERROR</code> writer -000000CgDescription collection[n]: Event generated from pin \xe2\x80\xa6CgEVENTS_PAYLOAD (rw) register accessor: an alias for \xe2\x80\xa6CgEVENTS_POFWARN (rw) register accessor: an alias for \xe2\x80\xa6kUnspecifiednRegister blockBhField <code>EVENTS_READY</code> reader -00000BhField <code>EVENTS_READY</code> writer -00000CgEVENTS_RSSIEND (rw) register accessor: an alias for \xe2\x80\xa6CgEVENTS_RXERROR (rw) register accessor: an alias for \xe2\x80\xa6CgEVENTS_RXREADY (rw) register accessor: an alias for \xe2\x80\xa6CgEVENTS_STARTED (rw) register accessor: an alias for \xe2\x80\xa60000CgEVENTS_STOPPED (rw) register accessor: an alias for \xe2\x80\xa600000000CgEVENTS_TIMEOUT (rw) register accessor: an alias for \xe2\x80\xa6CgEVENTS_TXDSENT (rw) register accessor: an alias for \xe2\x80\xa6CgEVENTS_TXREADY (rw) register accessor: an alias for \xe2\x80\xa6oUpward crossing0BhField <code>EVENTS_WRITE</code> reader -BhField <code>EVENTS_WRITE</code> writer -DiField <code>EXEC_STALLED</code> reader - If 1, an instruction written \xe2\x80\xa6AiExternal reference select0ChExternal Clock Mode 1 - Rising edges of the selected \xe2\x80\xa6CnA method call expression: <code>x.foo::&lt;T&gt;(a, b)</code>.CeFeedback divisor (note: this PLL does not support \xe2\x80\xa6CnDelays the start of frequency counting to allow the mux to \xe2\x80\xa6BhField <code>FC0_INTERVAL</code> reader -BhField <code>FC0_INTERVAL</code> writer -ClIndicates if a valid field is present. Available only in \xe2\x80\xa6DjField <code>FIELDPRESENT</code> reader - Indicates if a valid field is \xe2\x80\xa6i15 frameskdivide by 1kdivide by 2kdivide by 3kdivide by 4kdivide by 5kdivide by 6kdivide by 7kdivide by 8AdOCyREF is forced lowCgReturns the current value of the start of frame counterCgFRAMEDELAYMODE (rw) register accessor: an alias for \xe2\x80\xa6CgSPI frequency. Accuracy depends on the HFCLK source \xe2\x80\xa6iFrequency1CgTWI frequency. Accuracy depends on the HFCLK source \xe2\x80\xa60DgA possible error value when converting a <code>String</code> from a \xe2\x80\xa6CeGPIO control including function select and overrides.0ClGPIO_HI_OE_CLR (w) register accessor: QSPI output enable \xe2\x80\xa6ClGPIO_HI_OE_SET (w) register accessor: QSPI output enable \xe2\x80\xa6ClGPIO_HI_OE_XOR (w) register accessor: QSPI output enable \xe2\x80\xa6DkField <code>GPIO_OUT_CLR</code> writer - Perform an atomic bit-clear on \xe2\x80\xa6DiField <code>GPIO_OUT_SET</code> writer - Perform an atomic bit-set on \xe2\x80\xa6DjField <code>GPIO_OUT_XOR</code> writer - Perform an atomic bitwise XOR \xe2\x80\xa6CkGPIO_QSPI_SCLK (rw) register accessor: Pad control registerBbGeneral purpose retention registerCnHigh Assurance Counter Initial Value This register is used \xe2\x80\xa6CiWrite \xe2\x80\x981\xe2\x80\x99 to disable interrupt for HFCLKSTARTED eventChWrite \xe2\x80\x981\xe2\x80\x99 to enable interrupt for HFCLKSTARTED eventDeField <code>HFCLKSTARTED</code> reader - Write \xe2\x80\x981\xe2\x80\x99 to disable \xe2\x80\xa6DdField <code>HFCLKSTARTED</code> reader - Write \xe2\x80\x981\xe2\x80\x99 to enable \xe2\x80\xa6DeField <code>HFCLKSTARTED</code> writer - Write \xe2\x80\x981\xe2\x80\x99 to disable \xe2\x80\xa6DdField <code>HFCLKSTARTED</code> writer - Write \xe2\x80\x981\xe2\x80\x99 to enable \xe2\x80\xa6lHFCLK statusCiHFXO debounce time. Debounce time = HFXODEBOUNCE * 16 us.DiField <code>HFXODEBOUNCE</code> reader - HFXO debounce time. Debounce \xe2\x80\xa6DiField <code>HFXODEBOUNCE</code> writer - HFXO debounce time. Debounce \xe2\x80\xa6CdHOST_ADDR_ENDP (rw) register accessor: Interrupt \xe2\x80\xa6DgField <code>HOST_NDEVICE</code> reader - Device mode = 0, Host mode = 1DgField <code>HOST_NDEVICE</code> writer - Device mode = 0, Host mode = 1Aa0: Host-to-deviceBkA \xe2\x80\x9cview\xe2\x80\x9d into a <code>HistoryBuf</code>BdI-code cache configuration register.CgIC_CLR_RX_DONE (r) register accessor: Clear RX_DONE \xe2\x80\xa6CgIC_CLR_RX_OVER (r) register accessor: Clear RX_OVER \xe2\x80\xa6CgIC_CLR_TX_ABRT (r) register accessor: Clear TX_ABRT \xe2\x80\xa6CgIC_CLR_TX_OVER (r) register accessor: Clear TX_OVER \xe2\x80\xa6DfField <code>IC_COMP_TYPE</code> reader - Designware Component Type \xe2\x80\xa6AdDMA Control RegisterAcI2C Enable RegisterClIC_FS_SCL_HCNT (rw) register accessor: Fast Mode or Fast \xe2\x80\xa6ClIC_FS_SCL_LCNT (rw) register accessor: Fast Mode or Fast \xe2\x80\xa6DfField <code>IC_FS_SPKLEN</code> reader - This register must be set \xe2\x80\xa6DfField <code>IC_FS_SPKLEN</code> writer - This register must be set \xe2\x80\xa6CmIC_SS_SCL_HCNT (rw) register accessor: Standard Speed I2C \xe2\x80\xa6CmIC_SS_SCL_LCNT (rw) register accessor: Standard Speed I2C \xe2\x80\xa6AcI2C Status RegisterAhInterface configuration.0AcIndirect-write modeA`DTCM is disabledoDTCM is enabledA`ITCM is disabledoITCM is enabledClReflects whether the DCP engine byteswaps the input data \xe2\x80\xa6ClReflects whether the DCP engine wordswaps the input data \xe2\x80\xa6CcWrite-only access to instruction memory location %sClINTERP0_ACCUM0 (rw) register accessor: Read/write access \xe2\x80\xa6ClINTERP0_ACCUM1 (rw) register accessor: Read/write access \xe2\x80\xa6ClINTERP1_ACCUM0 (rw) register accessor: Read/write access \xe2\x80\xa6ClINTERP1_ACCUM1 (rw) register accessor: Read/write access \xe2\x80\xa6nInverted alpha00iNo error.CkIP command with JMP_ON_CS instruction used in the sequence.CdThere is unknown instruction opcode in the sequence.CjInstruction DUMMY_SDR/DUMMY_RWDS_SDR used in DDR sequence.CjInstruction DUMMY_DDR/DUMMY_RWDS_DDR used in SDR sequence.CmFlash access start address exceed the whole flash address \xe2\x80\xa6CnWriting a 1 to each of these bits will forcibly assert the \xe2\x80\xa6AfITCM Write Read SelectDdA block of foreign items: <code>extern &quot;C&quot; { ... }</code>.DkA trait alias: <code>pub trait SharableIterator = Iterator + Sync</code>\xe2\x80\xa6CkThis field is read-only and indicates if CRYPTOCELL LCS \xe2\x80\xa6DhField <code>LCS_IS_VALID</code> reader - This field is read-only and \xe2\x80\xa6DhField <code>LCS_IS_VALID</code> writer - This field is read-only and \xe2\x80\xa6CiWrite \xe2\x80\x981\xe2\x80\x99 to disable interrupt for LFCLKSTARTED eventChWrite \xe2\x80\x981\xe2\x80\x99 to enable interrupt for LFCLKSTARTED eventDeField <code>LFCLKSTARTED</code> reader - Write \xe2\x80\x981\xe2\x80\x99 to disable \xe2\x80\xa6DdField <code>LFCLKSTARTED</code> reader - Write \xe2\x80\x981\xe2\x80\x99 to enable \xe2\x80\xa6DeField <code>LFCLKSTARTED</code> writer - Write \xe2\x80\x981\xe2\x80\x99 to disable \xe2\x80\xa6DdField <code>LFCLKSTARTED</code> writer - Write \xe2\x80\x981\xe2\x80\x99 to enable \xe2\x80\xa6lLFCLK statusCmTwo\xe2\x80\x99s complement feed forward step in duty cycle in the \xe2\x80\xa6CkDivider for lpi2c clock podf. Divider should be updated \xe2\x80\xa6DeBase struct for <code>LinearMap</code> and <code>LinearMapView</code>CnA custom trait object for polling futures, roughly akin to \xe2\x80\xa600AeMain control registerBhField <code>MANUFACTURER</code> reader -CnMask WFI of core0 for entering low power mode Assertion of \xe2\x80\xa6BjMask L2CC IDLE for entering low power modeCndon\xe2\x80\x99t mask interrupt due to lrf of PLLs - interrupt will \xe2\x80\xa6Bamask interrupt due to lrf of PLLsAgMask wdog3_rst_b sourceCkMaster Key Select These bits select the SNVS Master Key \xe2\x80\xa6BhField <code>MATCH_ACTIVE</code> reader -jNo RequestAkRequest power down sequence1AiRequest power up sequenceA`MIC check resultBeOveride clock enable signal from TRNGBeMedium Quality Sound (MQS) OversampleClMaster FSM Activity Status. When the Master Finite State \xe2\x80\xa6DhField <code>MST_ACTIVITY</code> reader - Master FSM Activity Status. \xe2\x80\xa6DiA grouping token that surrounds a macro body: <code>m!(...)</code> or \xe2\x80\xa6AnAlias for microsecond durationAnAlias for millisecond durationAiMMC Rx interrupt registerAiMMC Tx interrupt registerClFTF is set if there are two or more free bytes available \xe2\x80\xa6ClNo key blob integrity error was detected for context \xe2\x80\x9cn\xe2\x80\xa6000ChWrite \xe2\x80\x981\xe2\x80\x99 to disable interrupt for NOTRESOLVED eventCgWrite \xe2\x80\x981\xe2\x80\x99 to enable interrupt for NOTRESOLVED eventBjNo burst split when crossing page boundaryCgUse the Interrupt Clear-Enable Registers to disable \xe2\x80\xa6CmUse the Interrupt Clear-Pending Register to clear pending \xe2\x80\xa6CmUse the Interrupt Priority Registers to assign a priority \xe2\x80\xa60000000CnUse the Interrupt Set-Enable Register to enable interrupts \xe2\x80\xa6CkThe NVIC_ISPR forces interrupts into the pending state, \xe2\x80\xa6CeNumber available in the NVIC for configuring priority00AfNon maskable interruptAc74 - OTG_HS_EP1_OUTCjOTG ID change interrupt. Indicates the value of ID pin \xe2\x80\xa6000CnOne Time Programmable Master Key Syndrome In the case of a \xe2\x80\xa6DjField <code>OUT_SHIFTDIR</code> reader - 1 = shift out of output shift \xe2\x80\xa6DjField <code>OUT_SHIFTDIR</code> writer - 1 = shift out of output shift \xe2\x80\xa6AbOversampling by 16AmEnables overcurrent detectionAnDisables overcurrent detectionCnHigh active (high on this signal represents an overcurrent \xe2\x80\xa6ClLow active (low on this signal represents an overcurrent \xe2\x80\xa6nPacket pointerCgPacket pointer for TXD and RXD data storage in Data RAMAoParity status of received frameDhField <code>PARITYSTATUS</code> reader - Parity status of received frameDhField <code>PARITYSTATUS</code> writer - Parity status of received frameBiSelector for the perclk clock multiplexorBbSelector for peripheral main clockBlShortcut between PHYEND event and START taskDjField <code>PHYEND_START</code> reader - Shortcut between PHYEND event \xe2\x80\xa6DjField <code>PHYEND_START</code> writer - Shortcut between PHYEND event \xe2\x80\xa6BdPIT stop acknowledge is not assertedB`PIT stop acknowledge is assertedA`stop request offostop request onCmPLL3 is being used by peripherals and is enabled when SoC \xe2\x80\xa6000CmPLL3 can be disabled when the SoC is not in any low power \xe2\x80\xa6000kDivide by 1kDivide by 2nDivide by 4096AhTimer prescaler registerBj12 bit prescaler for COUNTER frequency \xe2\x80\xa61AiConfiguration for PWM_CLKClIndicates whether the crypto (cipher/hash) functions are \xe2\x80\xa6000DjField <code>PROC0_ATTACH</code> reader - Attach processor 0 debug port \xe2\x80\xa6DjField <code>PROC0_ATTACH</code> writer - Attach processor 0 debug port \xe2\x80\xa6DfField <code>PROC0_HALTED</code> reader - Indication that proc0 has \xe2\x80\xa6CkPROC0_NMI_MASK (rw) register accessor: Processor core 0 \xe2\x80\xa6DjField <code>PROC1_ATTACH</code> reader - Attach processor 1 debug port \xe2\x80\xa6DjField <code>PROC1_ATTACH</code> writer - Attach processor 1 debug port \xe2\x80\xa6DfField <code>PROC1_HALTED</code> reader - Indication that proc1 has \xe2\x80\xa6CkPROC1_NMI_MASK (rw) register accessor: Processor core 1 \xe2\x80\xa6CiDescription collection[n]: Mapping of the nRESET functionBbpower down output range comparatorCiWrite \xe2\x80\x981\xe2\x80\x99 to disable interrupt for PWMPERIODEND eventChWrite \xe2\x80\x981\xe2\x80\x99 to enable interrupt for PWMPERIODEND eventCbEnable or disable interrupt for PWMPERIODEND eventDeField <code>PWMPERIODEND</code> reader - Write \xe2\x80\x981\xe2\x80\x99 to disable \xe2\x80\xa6DdField <code>PWMPERIODEND</code> reader - Write \xe2\x80\x981\xe2\x80\x99 to enable \xe2\x80\xa6DhField <code>PWMPERIODEND</code> reader - Enable or disable interrupt \xe2\x80\xa6DeField <code>PWMPERIODEND</code> writer - Write \xe2\x80\x981\xe2\x80\x99 to disable \xe2\x80\xa6DdField <code>PWMPERIODEND</code> writer - Write \xe2\x80\x981\xe2\x80\x99 to enable \xe2\x80\xa6DhField <code>PWMPERIODEND</code> writer - Enable or disable interrupt \xe2\x80\xa6BlA tuple struct or tuple variant pattern: \xe2\x80\xa6ChPrecise capturing bound: the \xe2\x80\x98use&lt;\xe2\x80\xa6&gt;\xe2\x80\x99 in \xe2\x80\xa6BiDeprecated register - RAM status registerCiThis just reads the state of the oscillator output so \xe2\x80\xa6AkData rate override setting.DdField <code>RATEOVERRIDE</code> reader - Data rate override setting.DdField <code>RATEOVERRIDE</code> writer - Data rate override setting.jReady flagChIndicates which channels are ready to proceed with a \xe2\x80\xa6000BlShortcut between READY event and SAMPLE task0DiField <code>READY_SAMPLE</code> reader - Shortcut between READY event \xe2\x80\xa60DiField <code>READY_SAMPLE</code> writer - Shortcut between READY event \xe2\x80\xa60BaOTP Controller Read Data Register0BlShortcut between READ event and SUSPEND taskDhField <code>READ_SUSPEND</code> reader - Shortcut between READ event \xe2\x80\xa6DhField <code>READ_SUSPEND</code> writer - Shortcut between READ event \xe2\x80\xa6DjField <code>RECEIVE_DATA</code> reader - Host: Receive transaction (IN \xe2\x80\xa6DjField <code>RECEIVE_DATA</code> writer - Host: Receive transaction (IN \xe2\x80\xa6CfThis field indicates the recovery time for the channel000000000000000CkThis field defines the brown out voltage offset for the \xe2\x80\xa60000000CjReg0 brownout status bit.Not related to CCM. See Power \xe2\x80\xa6000AiReg0 brownout status bit.000CjEnables the brownout detection.Not related to CCM. See \xe2\x80\xa6000AoEnables the brownout detection.000CmNumber of clock periods (24MHz clock).Not related to CCM. \xe2\x80\xa6000BfNumber of clock periods (24MHz clock).00066666666CkReg1 brownout status bit. Not related to CCM. See Power \xe2\x80\xa6000AiReg1 brownout status bit.000555544443333222288888888CjReg2 brownout status bit.Not related to CCM. See Power \xe2\x80\xa6000AiReg2 brownout status bit.0007777666655554444CgSet to force re-loading the shadow registers (HW/SW \xe2\x80\xa6000CmNumber of samples to be taken before REPORTRDY and DBLRDY \xe2\x80\xa6nRequest statuslReset reasonAc4: <code>100</code>0Aa0: <code>0</code>Ab3: <code>11</code>Ab2: <code>10</code>003jRun statusAhno description availableCiWrite \xe2\x80\x981\xe2\x80\x99 to disable interrupt for RXFRAMESTART eventChWrite \xe2\x80\x981\xe2\x80\x99 to enable interrupt for RXFRAMESTART eventCbEnable or disable interrupt for RXFRAMESTART eventDeField <code>RXFRAMESTART</code> reader - Write \xe2\x80\x981\xe2\x80\x99 to disable \xe2\x80\xa6DdField <code>RXFRAMESTART</code> reader - Write \xe2\x80\x981\xe2\x80\x99 to enable \xe2\x80\xa6DhField <code>RXFRAMESTART</code> reader - Enable or disable interrupt \xe2\x80\xa6DeField <code>RXFRAMESTART</code> writer - Write \xe2\x80\x981\xe2\x80\x99 to disable \xe2\x80\xa6DdField <code>RXFRAMESTART</code> writer - Write \xe2\x80\x981\xe2\x80\x99 to enable \xe2\x80\xa6DhField <code>RXFRAMESTART</code> writer - Enable or disable interrupt \xe2\x80\xa6ChKeep retention on RAM section S0 when RAM section is \xe2\x80\xa60CiKeep retention on RAM section S10 when RAM section is offDjField <code>S10RETENTION</code> reader - Keep retention on RAM section \xe2\x80\xa6DjField <code>S10RETENTION</code> writer - Keep retention on RAM section \xe2\x80\xa600CiKeep retention on RAM section S11 when RAM section is offDjField <code>S11RETENTION</code> reader - Keep retention on RAM section \xe2\x80\xa6DjField <code>S11RETENTION</code> writer - Keep retention on RAM section \xe2\x80\xa600CiKeep retention on RAM section S12 when RAM section is offDjField <code>S12RETENTION</code> reader - Keep retention on RAM section \xe2\x80\xa6DjField <code>S12RETENTION</code> writer - Keep retention on RAM section \xe2\x80\xa600CiKeep retention on RAM section S13 when RAM section is offDjField <code>S13RETENTION</code> reader - Keep retention on RAM section \xe2\x80\xa6DjField <code>S13RETENTION</code> writer - Keep retention on RAM section \xe2\x80\xa600CiKeep retention on RAM section S14 when RAM section is offDjField <code>S14RETENTION</code> reader - Keep retention on RAM section \xe2\x80\xa6DjField <code>S14RETENTION</code> writer - Keep retention on RAM section \xe2\x80\xa600CiKeep retention on RAM section S15 when RAM section is offDjField <code>S15RETENTION</code> reader - Keep retention on RAM section \xe2\x80\xa6DjField <code>S15RETENTION</code> writer - Keep retention on RAM section \xe2\x80\xa600ChKeep retention on RAM section S1 when RAM section is \xe2\x80\xa60ChKeep retention on RAM section S2 when RAM section is \xe2\x80\xa60ChKeep retention on RAM section S3 when RAM section is \xe2\x80\xa60ChKeep retention on RAM section S4 when RAM section is \xe2\x80\xa60ChKeep retention on RAM section S5 when RAM section is \xe2\x80\xa60ChKeep retention on RAM section S6 when RAM section is \xe2\x80\xa60ChKeep retention on RAM section S7 when RAM section is \xe2\x80\xa60ChKeep retention on RAM section S8 when RAM section is \xe2\x80\xa60ChKeep retention on RAM section S9 when RAM section is \xe2\x80\xa60Akderive clock from PLL3 PFD2Agderive from pll3_sw_clkAfderive clock from PLL4AhSAI1 MCLK1 source selectAhSAI1 MCLK2 source selectAhSAI1 MCLK3 source select543AhSAI3 MCLK3 source selectAgIn Individual mode, \xe2\x80\xa6CkFLSHA1CR0/FLSHA1CR1/FLSHA1CR2 register settings will be \xe2\x80\xa6mSample periodhDisable.gEnable.mOKEY responseAbSLVError (default)BnShortcut between SEQEND[0] event and STOP taskDgField <code>SEQEND0_STOP</code> reader - Shortcut between SEQEND[0] \xe2\x80\xa6DgField <code>SEQEND0_STOP</code> writer - Shortcut between SEQEND[0] \xe2\x80\xa6BnShortcut between SEQEND[1] event and STOP taskDgField <code>SEQEND1_STOP</code> reader - Shortcut between SEQEND[1] \xe2\x80\xa6DgField <code>SEQEND1_STOP</code> writer - Shortcut between SEQEND[1] \xe2\x80\xa6CjWrite \xe2\x80\x981\xe2\x80\x99 to disable interrupt for SEQSTARTED[0] eventCiWrite \xe2\x80\x981\xe2\x80\x99 to enable interrupt for SEQSTARTED[0] eventCjWrite \xe2\x80\x981\xe2\x80\x99 to disable interrupt for SEQSTARTED[1] eventCiWrite \xe2\x80\x981\xe2\x80\x99 to enable interrupt for SEQSTARTED[1] eventDiField <code>SIDESET_BASE</code> reader - The lowest-numbered pin that \xe2\x80\xa6DiField <code>SIDESET_BASE</code> writer - The lowest-numbered pin that \xe2\x80\xa6i16 framesClWhen CALW16 is set to \xe2\x80\x981\xe2\x80\x99, the 16-second calibration \xe2\x80\xa6Ai1: Slave mode is disabledAjenable clock in sleep mode0CjSlave FSM Activity Status. When the Slave Finite State \xe2\x80\xa6DgField <code>SLV_ACTIVITY</code> reader - Slave FSM Activity Status. \xe2\x80\xa6BhField <code>SM0_RXNEMPTY</code> reader -000BhField <code>SM0_RXNEMPTY</code> writer -0BhField <code>SM1_RXNEMPTY</code> reader -000BhField <code>SM1_RXNEMPTY</code> writer -0BhField <code>SM2_RXNEMPTY</code> reader -000BhField <code>SM2_RXNEMPTY</code> writer -0BhField <code>SM3_RXNEMPTY</code> reader -000BhField <code>SM3_RXNEMPTY</code> writer -0CjClock divisor register for state machine 0 Frequency = \xe2\x80\xa6BeSelector for spdif0 clock multiplexerC`SSI_VERSION_ID (r) register accessor: Version IDCcSoft Fail to Non-Secure State transition is enabledCdSoft Fail to Non-Secure State transition is disabledCmStall status for EasyDMA RAM accesses. The fields in this \xe2\x80\xa6BkUnderrun is detected at begin of data frameAn0: Standard request GET_STATUSChDescription cluster[n]: Source of event/interrupt in \xe2\x80\xa60DdField <code>SVCALLPENDED</code> reader - Reads as 1 if SVCall is \xe2\x80\xa6DdField <code>SVCALLPENDED</code> writer - Reads as 1 if SVCall is \xe2\x80\xa6AcSystem OFF registerCdFuture for the <code>select_next_some</code> method.BmSystick based <code>TimerQueueBackend</code>.CfTASKS_ACTIVATE (w) register accessor: an alias for \xe2\x80\xa60BhField <code>TASKS_BCSTOP</code> writer -AiStart calibration of LFRCCfTASKS_CCASTART (w) register accessor: an alias for \xe2\x80\xa6CfDescription collection[n]: Task for writing to pin \xe2\x80\xa6CfTASKS_CONSTLAT (w) register accessor: an alias for \xe2\x80\xa6BhField <code>TASKS_CTSTOP</code> writer -BhField <code>TASKS_EDSTOP</code> writer -CfTASKS_EP0STALL (w) register accessor: an alias for \xe2\x80\xa6BhField <code>TASKS_GOIDLE</code> writer -BhField <code>TASKS_LOWPWR</code> writer -CfTASKS_NEXTSTEP (w) register accessor: an alias for \xe2\x80\xa67CfTASKS_RDCLRACC (w) register accessor: an alias for \xe2\x80\xa6CfTASKS_RDCLRDBL (w) register accessor: an alias for \xe2\x80\xa6BhField <code>TASKS_RESUME</code> writer -000CfTASKS_RSSISTOP (w) register accessor: an alias for \xe2\x80\xa6BhField <code>TASKS_SAMPLE</code> writer -00CfTASKS_SEQSTART (w) register accessor: an alias for \xe2\x80\xa6=CfTASKS_SHUTDOWN (w) register accessor: an alias for \xe2\x80\xa60CfTASKS_STARTECB (w) register accessor: an alias for \xe2\x80\xa6BhField <code>TASKS_STOPRX</code> writer -0BhField <code>TASKS_STOPTX</code> writer -0ClTCM read fast mode: Read RAM accesses are expected to be \xe2\x80\xa6ClTCM read wait mode: Read RAM accesses are expected to be \xe2\x80\xa6CnTCM write fast mode: Write RAM accesses are expected to be \xe2\x80\xa6CnTCM write wait mode: Write RAM accesses are expected to be \xe2\x80\xa6AmTempsensor Control Register 000000AmTempsensor Control Register 100000AmTempsensor Control Register 200000m3/4 full FIFOAc43 - TIM8_BRK_TIM12CjWrite \xe2\x80\x981\xe2\x80\x99 to disable interrupt for TRIGGERED[10] eventCiWrite \xe2\x80\x981\xe2\x80\x99 to enable interrupt for TRIGGERED[10] eventCjWrite \xe2\x80\x981\xe2\x80\x99 to disable interrupt for TRIGGERED[11] eventCiWrite \xe2\x80\x981\xe2\x80\x99 to enable interrupt for TRIGGERED[11] eventCjWrite \xe2\x80\x981\xe2\x80\x99 to disable interrupt for TRIGGERED[12] eventCiWrite \xe2\x80\x981\xe2\x80\x99 to enable interrupt for TRIGGERED[12] eventCjWrite \xe2\x80\x981\xe2\x80\x99 to disable interrupt for TRIGGERED[13] eventCiWrite \xe2\x80\x981\xe2\x80\x99 to enable interrupt for TRIGGERED[13] eventCjWrite \xe2\x80\x981\xe2\x80\x99 to disable interrupt for TRIGGERED[14] eventCiWrite \xe2\x80\x981\xe2\x80\x99 to enable interrupt for TRIGGERED[14] eventCjWrite \xe2\x80\x981\xe2\x80\x99 to disable interrupt for TRIGGERED[15] eventCiWrite \xe2\x80\x981\xe2\x80\x99 to enable interrupt for TRIGGERED[15] eventAgTransmit address selectAmXTALOSC input (XTALOSC clock)Bmtx_clk input (from SPDIF0_CLK_ROOT. See CCM.)Actx_clk1 (from SAI1)B`tx_clk2 SPDIF_EXT_CLK, from padsActx_clk3 (from SAI2)Baipg_clk input (frequency divided)Actx_clk4 (from SAI3)CdTXD_DRIVE_EDGE (rw) register accessor: TX drive edgeCiWrite \xe2\x80\x981\xe2\x80\x99 to disable interrupt for TXFRAMESTART eventChWrite \xe2\x80\x981\xe2\x80\x99 to enable interrupt for TXFRAMESTART eventCbEnable or disable interrupt for TXFRAMESTART eventDeField <code>TXFRAMESTART</code> reader - Write \xe2\x80\x981\xe2\x80\x99 to disable \xe2\x80\xa6DdField <code>TXFRAMESTART</code> reader - Write \xe2\x80\x981\xe2\x80\x99 to enable \xe2\x80\xa6DhField <code>TXFRAMESTART</code> reader - Enable or disable interrupt \xe2\x80\xa6DeField <code>TXFRAMESTART</code> writer - Write \xe2\x80\x981\xe2\x80\x99 to disable \xe2\x80\xa6DdField <code>TXFRAMESTART</code> writer - Write \xe2\x80\x981\xe2\x80\x99 to enable \xe2\x80\xa6DhField <code>TXFRAMESTART</code> writer - Enable or disable interrupt \xe2\x80\xa6CmIn Master mode: - 1\xe2\x80\x99b1: Blocks the transmission of data \xe2\x80\xa6DfField <code>TX_CMD_BLOCK</code> reader - In Master mode: - 1\xe2\x80\x99b1: \xe2\x80\xa6DfField <code>TX_CMD_BLOCK</code> writer - In Master mode: - 1\xe2\x80\x99b1: \xe2\x80\xa6DeField <code>TX_FLUSH_CNT</code> reader - This field indicates the \xe2\x80\xa6CjTokenStream extension trait with methods for appending \xe2\x80\xa6ChAn associated constant within the definition of a trait.CdA macro invocation within the definition of a trait.ChA trait or lifetime used as a bound on a type parameter.AoDMA Control Register, UARTDMACRB`Line Control Register, UARTLCR_HDeField <code>UARTPCELLID0</code> reader - These bits read back as 0x0DDeField <code>UARTPCELLID1</code> reader - These bits read back as 0xF0DeField <code>UARTPCELLID2</code> reader - These bits read back as 0x05DeField <code>UARTPCELLID3</code> reader - These bits read back as 0xB1Ajderive clock from pll3_80mAiderive clock from osc_clkAnderive clock from per_clk_rootChWrite \xe2\x80\x981\xe2\x80\x99 to disable interrupt for USBDETECTED eventCgWrite \xe2\x80\x981\xe2\x80\x99 to enable interrupt for USBDETECTED eventAjControl of the USB pull-upClUSB MAC has been woken up and operational. Write \xe2\x80\x981\xe2\x80\x99 \xe2\x80\xa6DjField <code>USBWUALLOWED</code> reader - USB MAC has been woken up and \xe2\x80\xa6DjField <code>USBWUALLOWED</code> writer - USB MAC has been woken up and \xe2\x80\xa6gInvalideValidAmSetting this bit can enable 1000CgPredivider for the source clock of the PLL\xe2\x80\x99s. Not \xe2\x80\xa6000CnVOLTAGE_SELECT (rw) register accessor: Voltage select. Per \xe2\x80\xa60DkA view into a vacant entry in a <code>HashMap</code>. It is part of the \xe2\x80\xa6DhImplementation of <code>VecStorage</code> that stores the data in an \xe2\x80\xa6ChDPDM changes wake-up to be disabled only when VBUS is 0.Ck(Default) DPDM changes wake-up to be enabled, it is for \xe2\x80\xa6gDisablefEnableEnA single predicate in a <code>where</code> clause: <code>T: Deserialize&lt;&#39;de&gt;</code>.CjAddress offset into the external memory for Execute in \xe2\x80\xa6Ck1\xe2\x80\x99b1: Disable xtalok detection circuit 1\xe2\x80\x99b0: Enable \xe2\x80\xa6BaZMK ECC Failure was not detected.AmZMK ECC Failure was detected.CmAbort macro execution and display all the emitted errors, \xe2\x80\xa6CkBit 6 - This field indicates that the Master is in High \xe2\x80\xa6CgBit 16 - This is a master-mode-only bit. Master has \xe2\x80\xa6BhBits 0:1 - APB data bus width is 32 bitsCcGenerates a <code>fmt::Debug</code> implementation.CiBorrow the data and call <code>RefCell::borrow_mut</code>CjBits 0:15 - 64 byte aligned buffer address for this EP \xe2\x80\xa6000AgByte character literal.CmReturns log2 of the number of words in the smallest cache \xe2\x80\xa600000CnRead: get channel DREQ counter (i.e. how many accesses the \xe2\x80\xa6Ci0x800 - Read: get channel DREQ counter (i.e. how many \xe2\x80\xa6hBits 0:502Ci0x840 - Read: get channel DREQ counter (i.e. how many \xe2\x80\xa6113Ci0x880 - Read: get channel DREQ counter (i.e. how many \xe2\x80\xa6224Ci0x8c0 - Read: get channel DREQ counter (i.e. how many \xe2\x80\xa6335Ci0x900 - Read: get channel DREQ counter (i.e. how many \xe2\x80\xa6446Ci0x940 - Read: get channel DREQ counter (i.e. how many \xe2\x80\xa6557Ci0x980 - Read: get channel DREQ counter (i.e. how many \xe2\x80\xa6668Ci0x9c0 - Read: get channel DREQ counter (i.e. how many \xe2\x80\xa6779Ci0xa00 - Read: get channel DREQ counter (i.e. how many \xe2\x80\xa688:Ci0xa40 - Read: get channel DREQ counter (i.e. how many \xe2\x80\xa699CjDMA Channel 0 Transfer Count Program the number of bus \xe2\x80\xa6Cm0x08 - DMA Channel 0 Transfer Count Program the number of \xe2\x80\xa6BhClock divisor, can be changed on-the-flyBo0x04 - Clock divisor, can be changed on-the-fly1Bo0x10 - Clock divisor, can be changed on-the-fly2Bo0x1c - Clock divisor, can be changed on-the-fly3Bo0x28 - Clock divisor, can be changed on-the-flyeBit 60000eBit 80000eBit 00000fBit 180000eBit 20000CnBits 8:11 - Restart a state machine\xe2\x80\x99s clock divider from \xe2\x80\xa60n<code>0</code>0000n<code>1</code>000o<code>11</code>00021o<code>10</code>333ChBit 0 - Shortcut between COMPARE[0] event and CLEAR task000ChBit 1 - Shortcut between COMPARE[1] event and CLEAR task000ChBit 2 - Shortcut between COMPARE[2] event and CLEAR task000ChBit 3 - Shortcut between COMPARE[3] event and CLEAR task000ChBit 4 - Shortcut between COMPARE[4] event and CLEAR task0ChBit 5 - Shortcut between COMPARE[5] event and CLEAR task0BfConst try from, checking for overflow.000BfConst try into, checking for overflow.000BbCPU maximum frequency boost enableAkCRC start address on bank 1ClDefine a type that supports parsing and printing a given \xe2\x80\xa6AmBit 31 - Data Sequence Error.0CaReturns whether the D-cache is currently enabled.00AcDevice address typeAj0xa0 - Device address typeAkBit 0 - Device address typeBfDisables D-cache if currently enabled.00BfDisables I-cache if currently enabled.00CnBits 8:12 - Value to drive to USB PHY DM pulldown resistor \xe2\x80\xa60CmBits 0:4 - Value to drive to USB PHY DP pulldown resistor \xe2\x80\xa60oEnables counter000CfBit 0 - Shortcut between ENDKSGEN event and CRYPT task0CmBit 30 - Device: EP0 single buffered = 0, double buffered \xe2\x80\xa60BiBit 5 - Source: SIE_STATUS.DATA_SEQ_ERROR00000AhAddress sent or receivedB`0x104 - Address sent or receivedeBit 00BcBit counter reached bit count valueBk0x128 - Bit counter reached bit count value22BbWireless medium busy - do not sendBj0x148 - Wireless medium busy - do not send44BgWireless medium in idle - clear to sendBo0x144 - Wireless medium in idle - clear to send66CgDescription collection[n]: Compare event on CC[n] matchCn0x140..0x150 - Description collection[n]: Compare event on \xe2\x80\xa68810881Cn0x140..0x158 - Description collection[n]: Compare event on \xe2\x80\xa699BlTemperature measurement complete, data readyCd0x100 - Temperature measurement complete, data ready;;CiNo device address match occurred on the last received \xe2\x80\xa6Ch0x118 - No device address match occurred on the last \xe2\x80\xa6==CkDescription collection[n]: The whole EPIN[n] buffer has \xe2\x80\xa6Ck0x108..0x128 - Description collection[n]: The whole EPIN[n]??AoPacket payload sent or receivedBg0x108 - Packet payload sent or receivedeBit 00AePower failure warningAm0x108 - Power failure warning22Aj0x160..0x170 - UnspecifiedAcCluster UnspecifiedBlSampling of receive signal strength completeCd0x11c - Sampling of receive signal strength complete66ClNFC RX frame error reported. The FRAMESTATUS.RX register \xe2\x80\xa6Ck0x128 - NFC RX frame error reported. The FRAMESTATUS.RX \xe2\x80\xa688CfRADIO has ramped up and is ready to be started RX pathCm0x158 - RADIO has ramped up and is ready to be started RX \xe2\x80\xa6::AcTransaction startedAk0x14c - Transaction started<<BkEasyDMA is ready to receive or send frames.Cc0x150 - EasyDMA is ready to receive or send frames.>>AeThe SAADC has startedAm0x100 - The SAADC has startedeBit 00AhPDM transfer has startedB`0x100 - PDM transfer has started22CmConfirms that the EPIN[n].PTR and EPIN[n].MAXCNT, or EPOUT\xe2\x80\xa6Cm0x104 - Confirms that the EPIN[n].PTR and EPIN[n].MAXCNT, \xe2\x80\xa644AkSPI transaction has stoppedBc0x104 - SPI transaction has stopped66kTWI stoppedAc0x104 - TWI stopped8810881088AeThe SAADC has stoppedAm0x114 - The SAADC has stopped::AeQDEC has been stoppedAm0x110 - QDEC has been stopped<<CiResponse to STOP task, emitted when PWM pulses are no \xe2\x80\xa6Cn0x104 - Response to STOP task, emitted when PWM pulses are \xe2\x80\xa6>>AiPDM transfer has finishedBa0x104 - PDM transfer has finishedeBit 00AeI2S transfer stopped.Am0x108 - I2S transfer stopped.22A`Watchdog timeoutAh0x100 - Watchdog timeout44AaTWI TXD byte sentAi0x11c - TWI TXD byte sent66CfRADIO has ramped up and is ready to be started TX pathCm0x154 - RADIO has ramped up and is ready to be started TX \xe2\x80\xa688C`Creates a new unsuffixed floating-point literal.0DnOffsets the pointer\xe2\x80\x99s address by adding <code>val</code> <em>bytes</em>, \xe2\x80\xa6EcOffsets the pointer\xe2\x80\x99s address by subtracting <code>val</code> <em>bytes</em>, \xe2\x80\xa6ClFlatten the execution of this future when the successful \xe2\x80\xa60C`Configuration register for the Frame Delay TimerCh0x50c - Configuration register for the Frame Delay TimerCkBits 0:1 - Configuration register for the Frame Delay Timer0BmAccess an entry by hash, including its index.CkConverts the given slice of IEEE754 single-precision (4 \xe2\x80\xa6CkConverts the given slice of IEEE754 double-precision (8 \xe2\x80\xa6CkConverts the given slice of signed 16 bit integers to a \xe2\x80\xa6CkConverts the given slice of signed 32 bit integers to a \xe2\x80\xa6CkConverts the given slice of signed 64 bit integers to a \xe2\x80\xa6CmConverts the given slice of unsigned 16 bit integers to a \xe2\x80\xa6CmConverts the given slice of unsigned 32 bit integers to a \xe2\x80\xa6CmConverts the given slice of unsigned 64 bit integers to a \xe2\x80\xa6ClGets a mutable reference to an entry in the table at the \xe2\x80\xa6CfReturn mutable reference to key and value at an index.CbReturn mutable reference to the value at an index.eBit 20000000000000000eBit 60000000000000000fBit 100000000000000000fBit 140000000000000000fBit 180000000000000000fBit 220000000000000000fBit 260000000000000000fBit 300000000000000000AhQSPI output enable clearAo0x48 - QSPI output enable clearCnBits 0:5 - Perform an atomic bit-clear on GPIO_HI_OE, i.e. \xe2\x80\xa6AfQSPI output enable setAm0x44 - QSPI output enable setClBits 0:5 - Perform an atomic bit-set on GPIO_HI_OE, i.e. \xe2\x80\xa6AfQSPI output enable XORAm0x4c - QSPI output enable XORCkBits 0:5 - Perform an atomic bitwise XOR on GPIO_HI_OE, \xe2\x80\xa6ClIterator for array of: 0x00..0x30 - Cluster GPIO_QSPI%s, \xe2\x80\xa6AdPad control registerAk0x04 - Pad control registerBmInterrupt endpoints. Only valid in HOST mode.Cj0x04..0x40 - Interrupt endpoints. Only valid in HOST mode.CiShorthand for creating a duration which represents hours.0ClShorthand for creating a duration which represents hours \xe2\x80\xa60111111CeCreates a new unsuffixed integer literal with the \xe2\x80\xa600B`Clear RX_DONE Interrupt RegisterBg0x58 - Clear RX_DONE Interrupt RegisterB`Clear RX_OVER Interrupt RegisterBg0x48 - Clear RX_OVER Interrupt RegisterB`Clear TX_ABRT Interrupt RegisterBg0x54 - Clear TX_ABRT Interrupt RegisterB`Clear TX_OVER Interrupt RegisterBg0x4c - Clear TX_OVER Interrupt RegisterChFast Mode or Fast Mode Plus I2C Clock SCL High Count \xe2\x80\xa6Ci0x1c - Fast Mode or Fast Mode Plus I2C Clock SCL High \xe2\x80\xa6ClBits 0:15 - This register must be set before any I2C bus \xe2\x80\xa60CgFast Mode or Fast Mode Plus I2C Clock SCL Low Count \xe2\x80\xa6Cn0x20 - Fast Mode or Fast Mode Plus I2C Clock SCL Low Count \xe2\x80\xa622ClBits 16:23 - Sets the required SDA hold time in units of \xe2\x80\xa60CkBits 0:15 - Sets the required SDA hold time in units of \xe2\x80\xa60C`Standard Speed I2C Clock SCL High Count RegisterCg0x14 - Standard Speed I2C Clock SCL High Count Register66BoStandard Speed I2C Clock SCL Low Count RegisterCf0x18 - Standard Speed I2C Clock SCL Low Count Register88CaReturns whether the I-cache is currently enabled.00ClIterator for array of: 0x48..0xc8 - Write-only access to \xe2\x80\xa6CkBit 26 - Interrupt EP requires preamble (is a low speed \xe2\x80\xa60BbRead/write access to accumulator 0Bi0x80 - Read/write access to accumulator 0BbRead/write access to accumulator 1Bi0x84 - Read/write access to accumulator 13Bi0xc0 - Read/write access to accumulator 02Bi0xc4 - Read/write access to accumulator 1ClChecks if the value of the field is <code>ACTIVE_HIGH</code>000AfSlave 10Bit addressingAlMaster 10Bit addressing modeClChecks if the value of the field is <code>DISCARD_END</code>CnEEPROM read mode (TX then RX; RX starts after control data \xe2\x80\xa6ClChecks if the value of the field is <code>FRAME_DELAY</code>n<code>1</code>0ClChecks if the value of the field is <code>LEFT_RISING</code>ClChecks if the value of the field is <code>NOT_ALLOWED</code>B`Tx Command execution not blockedClChecks if the value of the field is <code>NOT_LATCHED</code>0000000000000000000000000000000ClChecks if the value of the field is <code>NOT_PRESENT</code>000000000000ClChecks if the value of the field is <code>NOT_RUNNING</code>00ClChecks if the value of the field is <code>NOT_STARTED</code>000000ClChecks if the value of the field is <code>REF11_16VDD</code>ClChecks if the value of the field is <code>REF13_16VDD</code>ClChecks if the value of the field is <code>REF15_16VDD</code>A`<code>100</code>0o<code>10</code>o<code>11</code>ClChecks if the value of the field is <code>UNSPECIFIED</code>0000ClChecks if the value of the field is <code>UP_AND_DOWN</code>e0.80Ve0.85Ve0.90Ve0.95Ve1.00Ve1.05Vo1.10V (default)e1.15Ve1.20Ve1.25Ve1.30VClChecks if the value of the field is <code>WINDOW_GRID</code>A`<code>101</code>000o<code>10</code>o<code>11</code>A`<code>100</code>1113CmCreates a new suffixed integer literal with the specified \xe2\x80\xa6CgBit 10 - Shortcut between LASTRX event and STARTTX task0CgBit 11 - Shortcut between LASTRX event and SUSPEND task0CfBit 7 - Shortcut between LASTTX event and STARTRX task0CfBit 8 - Shortcut between LASTTX event and SUSPEND task0CfBit 4 - Shortcut between LOOPSDONE event and STOP task0ClMaps this future\xe2\x80\x99s success value to a different value, \xe2\x80\xa60BaGet the maximum duty cycle value.BeBits 2:3 - MAX SPEED MODE = FAST MODECfShorthand for creating a duration which represents \xe2\x80\xa6000000000DjGet a static reference to a <code>Waker</code> which does nothing when \xe2\x80\xa60ChReturns double ended iterator for iterating over the \xe2\x80\xa6BmOption byte change error interrupt enable bitCnEnsures a value is in the entry by inserting the result of \xe2\x80\xa6000DkInserts the result of the <code>call</code> function in the entry if it \xe2\x80\xa60AmPend the timer\xe2\x80\x99s interrupt.0CgBit 20 - Shortcut between PHYEND event and DISABLE task0CmCreates a future that is immediately ready with an Option \xe2\x80\xa6ChCreates a new stream that always immediately returns \xe2\x80\xa6CmProcessor core 0 NMI source mask Set a bit high to enable \xe2\x80\xa6Cm0x00 - Processor core 0 NMI source mask Set a bit high to \xe2\x80\xa6CmProcessor core 1 NMI source mask Set a bit high to enable \xe2\x80\xa6Cm0x04 - Processor core 1 NMI source mask Set a bit high to \xe2\x80\xa6CjAppends an <code>item</code> to the back of the collectionCnPushes an item onto the binary heap without first checking \xe2\x80\xa6CmPushes a value onto the list without checking if the list \xe2\x80\xa6DjReads signed 128 bit integers from <code>src</code> into <code>dst</code>.DlReads unsigned 128 bit integers from <code>src</code> into <code>dst</code>.CfBit 3 - Shortcut between REPORTRDY event and STOP task0F`Resizes the <code>Vec</code> in-place so that <code>len</code> is equal to <code>new_len</code>.A`<code>100</code>0n<code>0</code>o<code>11</code>o<code>10</code>003AmRTC_ALARM output type on PC13BdReceived data PID/SETUP packet countCfBit 1 - Shortcut between SAMPLERDY event and STOP task0nSD0PID/SEVNFRM0BfBank 1 lowest secure protected addressCdBank 1 lowest secure protected address configurationCmBoot acknowledgment timeout. Interrupt flag is cleared by \xe2\x80\xa6BhAutomatic PTP Pdelay_Req message TriggerAiAutomatic trimming enableBcNumber of Auxiliary Snapshot InputsAiBRK2 DFSDM1_BREAK1 enableCiBUSYD0END flag clear bit Set by software to clear the \xe2\x80\xa6msee Table 432ChCommand CRC fail interrupt enable Set and cleared by \xe2\x80\xa6B`Bank 1 CRC sector list clear bitAmBank 1 CRCEND1 flag clear bitAmBank 1 INCERR1 flag clear bitAlBank 1 PGSERR1 flag clear biAmBank 1 RDPERR1 flag clear bitAmBank 1 RDSERR1 flag clear bitAmBank 1 WRPERR1 flag clear bitCnThe CPSM treats the command as a Suspend or Resume command \xe2\x80\xa6A`Full-Half PresetAmCOMP12 Autonomous mode enableCbCOMP1/2 peripheral clock enable during CSleep mode0B`CORDIC enable during CSleep Mode0BjBank 1 CRC read error interrupt enable bitCgCommand timeout interrupt enable Set and cleared by \xe2\x80\xa6CjData length value This register can only be written by \xe2\x80\xa6CfBank 1 ECC double detection error interrupt enable bitAnAllow debug in D1 Standby modeAkAllow debug in D1 Stop modeClData block size This bit can only be written by firmware \xe2\x80\xa6CnData CRC fail interrupt enable Set and cleared by software \xe2\x80\xa6CbDFSDM1 Peripheral Clocks Enable During CSleep Mode0CaDisable Dropping of TCP/IP Checksum Error PacketsCmData timeout interrupt enable Set and cleared by software \xe2\x80\xa6CcSet the duty cycle to <code>duty / max_duty</code>.jEONUM/DPID0B`Set the folded instruction count00AhGlobal OUT NAK effectiveAkRC48 ready Interrupt EnableBfI2C1,2,3 kernel clock source selectionCnInput trigger selection bit for temperature sensor 1 These \xe2\x80\xa6BlOCTOSPI IO manager enable during CSleep Mode0BfJPGDEC Clock Enable During CSleep Mode0AlLinearity Calibration FactorAfLPM retry count statusCbLPTIM1 Peripheral Clocks Enable During CSleep Mode0AmLPTIM2 Autonomous mode enableCbLPTIM2 Peripheral Clocks Enable During CSleep Mode0AmLPTIM3 Autonomous mode enableCbLPTIM3 Peripheral Clocks Enable During CSleep Mode0AmLPTIM4 Autonomous mode enableCbLPTIM4 Peripheral Clocks Enable During CSleep Mode0AmLPTIM5 Autonomous mode enableCbLPTIM5 Peripheral Clocks Enable During CSleep Mode0AcLPUART1 block resetBeLPUART1 kernel clock source selectionAdVBUS sensing disableBhOCTOSPI2 and OCTOSPI2 delay block enable0BeOCTOSPI kernel clock source selectionBaoffset number x channel selectionA`Product ID fieldClQuick measurement option bit This bit is set and cleared \xe2\x80\xa6BeQUADSPI and QUADSPI delay block resetBeQUADSPI kernel clock source selectionCeEngineering value of the ramp coefficient for the \xe2\x80\xa6CmReference clock selection bit This bit is set and cleared \xe2\x80\xa6BgRTC APB Clock Enable During CSleep Mode0CbRemote wakeup Packet Filter Register Pointer ResetCcMMC Receive CRC Error Packet Counter Interrupt MaskCeMMC Receive CRC Error Packet Counter Interrupt StatusCiRx FIFO half full interrupt enable Set and cleared by \xe2\x80\xa6AeMTL Receive FIFO SizeCaMMC Receive LPI transition counter interrupt MaskCcMMC Receive LPI transition counter interrupt statusCbMMC Receive LPI microsecond counter interrupt MaskCdMMC Receive LPI microsecond counter interrupt statusCgSDMMC1 and SDMMC1 Delay Clock Enable During CSleep Mode0CgSDMMC2 and SDMMC2 Delay Clock Enable During CSleep Mode0BgSelect PTP packets for Taking SnapshotsCgBank 1 ECC single correction error interrupt enable bitAcSPDIFRX block resetBeSPDIFRX kernel clock source selectionAmSYNC warning interrupt enableCaSYSCFG peripheral clock enable during CSleep mode0AiTrace clock enable enableAkTimestamp Target Time ErrorCjTx FIFO half empty interrupt enable Set and cleared by \xe2\x80\xa6AfMTL Transmit FIFO SizeCbMMC Transmit LPI transition counter interrupt MaskCdMMC Transmit LPI transition counter interrupt statusCcMMC Transmit LPI microsecond counter interrupt MaskCeMMC Transmit LPI microsecond counter interrupt statusCgMMC Transmit Multiple Collision Good Packet Counter \xe2\x80\xa60BbTx Multiple Collision Good PacketsCeMMC Transmit Single Collision Good Packet Counter \xe2\x80\xa60B`Tx Single Collision Good PacketsCnTx FIFO underrun error interrupt enable Set and cleared by \xe2\x80\xa6AhULPI External VBUS DriveAlULPI external VBUS indicatorAcUSART10 block resetCbUSART1 Peripheral Clocks Enable During CSleep Mode0CbUSART2 Peripheral Clocks Enable During CSleep Mode0CbUSART3 Peripheral Clocks Enable During CSleep Mode0CbUSART6 Peripheral Clocks Enable During CSleep Mode0AbFlash signal delayB`Size of Y buffer in 16-bit wordsAfSlave mode is disablednSODDFRM/SD1PIDCnSplit a type\xe2\x80\x99s generics into the pieces required for impl\xe2\x80\xa6CnReturns the last key-value pair and the rest of the slice, \xe2\x80\xa6jVersion IDAa0x5c - Version IDEeSwaps elements at indices <code>i</code> and <code>j</code> without checking that \xe2\x80\xa6CnActivate NFCT peripheral for incoming and outgoing frames, \xe2\x80\xa6Cm0x00 - Activate NFCT peripheral for incoming and outgoing \xe2\x80\xa6eBit 0AgActivate QSPI interfaceAn0x00 - Activate QSPI interface2ClStart the clear channel assessment used in IEEE 802.15.4 \xe2\x80\xa6Cj0x2c - Start the clear channel assessment used in IEEE \xe2\x80\xa64AlEnable constant latency modeBc0x78 - Enable constant latency mode6CbStalls data and status stage on control endpoint 0Ci0x54 - Stalls data and status stage on control endpoint 08CmSteps by one value in the current sequence on all enabled \xe2\x80\xa6Cl0x10 - Steps by one value in the current sequence on all \xe2\x80\xa6:AbRead and clear ACCAi0x0c - Read and clear ACC<AeRead and clear ACCDBLAl0x10 - Read and clear ACCDBL>AiStop the RSSI measurementB`0x18 - Stop the RSSI measurementeBit 0CkDescription collection[n]: Loads the first PWM value on \xe2\x80\xa6Ck0x08..0x10 - Description collection[n]: Loads the first \xe2\x80\xa62BeDeprecated register - Shut down timerBl0x10 - Deprecated register - Shut down timer4104AgStart ECB block encryptAn0x00 - Start ECB block encrypt6eBit 20CgBits 0:1 - Speed of trace port clock. Note that the \xe2\x80\xa60CkDetermines whether this punctuated sequence ends with a \xe2\x80\xa6CjBit 3 - Raised every time SIE_STATUS.TRANS_COMPLETE is \xe2\x80\xa600000AnBit 18 - Transaction complete.0BcBit 18 - Power down bus transceiver0CnAttempt to filter the values produced by this stream while \xe2\x80\xa60BoWraps a future into a <code>TryMaybeDone</code>DhA convenience method for calling <code>TryFuture::try_poll</code> on \xe2\x80\xa60CcSkip elements on this stream while the provided \xe2\x80\xa60CcTake elements on this stream while the provided \xe2\x80\xa60mTX drive edgeAd0xf8 - TX drive edgeCeCreates a new unsuffixed integer literal with the \xe2\x80\xa600CkUnwraps this future\xe2\x80\x99s output, producing a future with \xe2\x80\xa60CkUSART2/3, UART4,5, 7/8 (APB1) kernel clock source selectionCeUSB_OTG_FS peripheral clock enable during CSleep mode0CeUSB_OTG_HS peripheral clock enable during CSleep mode0CmCreates a new suffixed integer literal with the specified \xe2\x80\xa6BcBit 10 - VBUS over current detectedB`Voltage select. Per bank controlBg0x00 - Voltage select. Per bank controleBit 002100DgCreates an empty <code>HashMap</code> which will use the given hash \xe2\x80\xa6CiCreates a new empty hash set which will use the given \xe2\x80\xa6ClWrites IEEE754 single-precision (4 bytes) floating point \xe2\x80\xa6ClWrites IEEE754 double-precision (8 bytes) floating point \xe2\x80\xa6DjWrites signed 16 bit integers from <code>src</code> into <code>dst</code>.DjWrites signed 32 bit integers from <code>src</code> into <code>dst</code>.DjWrites signed 64 bit integers from <code>src</code> into <code>dst</code>.DlWrites unsigned 16 bit integers from <code>src</code> into <code>dst</code>.DlWrites unsigned 32 bit integers from <code>src</code> into <code>dst</code>.DlWrites unsigned 64 bit integers from <code>src</code> into <code>dst</code>.ChSnapshot of the ACCDBL, updated by the READCLRACC or \xe2\x80\xa6CjSet channel to active level on match. OCyREF signal is \xe2\x80\xa6opll3_sw_clk / 8iNo error.ClAHB Write command with JMP_ON_CS instruction used in the \xe2\x80\xa6CdThere is unknown instruction opcode in the sequence.CjInstruction DUMMY_SDR/DUMMY_RWDS_SDR used in DDR sequence.CjInstruction DUMMY_DDR/DUMMY_RWDS_DDR used in SDR sequence.Ckdivider is not busy and its value represents the actual \xe2\x80\xa6Ckdivider is busy with handshake process with module. The \xe2\x80\xa6CmCCM interrupt request 1 generated due to frequency change \xe2\x80\xa6ClAllow the logic to automatically gate the clock when the \xe2\x80\xa600000000000Aedivide by 1 (Default)0000000kdivide by 200000001111111100000000CkThe arbitration was lost, e.g. electrical problems with \xe2\x80\xa60BiField <code>BMREQUESTTYPE</code> reader -BiField <code>BMREQUESTTYPE</code> writer -EdBase struct for <code>BinaryHeap</code> and <code>BinaryHeapView</code>, generic \xe2\x80\xa6CjWrite \xe2\x80\x981\xe2\x80\x99 to disable interrupt for CALIBRATEDONE eventCiWrite \xe2\x80\x981\xe2\x80\x99 to enable interrupt for CALIBRATEDONE eventCcEnable or disable interrupt for CALIBRATEDONE eventDfField <code>CALIBRATEDONE</code> reader - Write \xe2\x80\x981\xe2\x80\x99 to disable \xe2\x80\xa6DeField <code>CALIBRATEDONE</code> reader - Write \xe2\x80\x981\xe2\x80\x99 to enable \xe2\x80\xa6DiField <code>CALIBRATEDONE</code> reader - Enable or disable interrupt \xe2\x80\xa6DfField <code>CALIBRATEDONE</code> writer - Write \xe2\x80\x981\xe2\x80\x99 to disable \xe2\x80\xa6DeField <code>CALIBRATEDONE</code> writer - Write \xe2\x80\x981\xe2\x80\x99 to enable \xe2\x80\xa6DiField <code>CALIBRATEDONE</code> writer - Enable or disable interrupt \xe2\x80\xa6ChThe counter counts up and down alternatively. Output \xe2\x80\xa600CmCH10_DBG_CTDREQ (rw) register accessor: Read: get channel \xe2\x80\xa6CmCH11_DBG_CTDREQ (rw) register accessor: Read: get channel \xe2\x80\xa6AlDCP channel control register00000CiAbort an in-progress transfer sequence on one or more \xe2\x80\xa6ClA charger (either a dedicated charger or a host charger) \xe2\x80\xa6AmChip reset control and statusBjCustom instruction configuration register.BcCustom instruction data register 0.BcCustom instruction data register 1.e0.5ms00000000000e1.0ms00000000000e2.0ms00000000")