<center>
    <h1 align="center">ADDS4</h1>
    <h4 align="center">A Verilog exercise for 4-bit Adder & Subtractor on 7-Segment Display design</strong> </h4>
    <p align="center">
        <strong>Last updated:</strong> 12 July 2024<br>
        <strong>Last tested version:</strong> 0712
    </p> 
</center>

# About the project
I referred to the Verilog tutorial from YouTuber Merak's channel.

* A = 0000, B = 0000, M = 1, S = 0, Cout = 1, V = 0
![A0000_B0000_M1_S0_Cout1_V0](./img/A0000_B0000_M1_S0_Cout1_V0.jpg)

* A = 0011, B = 0100, M = 0, S = 7, Cout = 0, V = 0
![A0011_B0100_M0_S7_Cout0_V0](./img/A0011_B0100_M0_S7_Cout0_V0.jpg)

* A = 0111, B = 0100, M = 0, S = -3, Cout = 0, V = 1
![A0111_B0100_M0_S-3_Cout0_V1](./img/A0111_B0100_M0_S-3_Cout0_V1.jpg)

* A = 0111, B = 0100, M = 1, S = 3, Cout = 1, V = 0
![A0111_B0100_M1_S3_Cout1_V0](./img/A0111_B0100_M1_S3_Cout1_V0.jpg)

* A = 1011, B = 1001, M = 0, S = -4, Cout = 1, V = 1
![A1011_B1001_M0_S-4_Cout1_V1](./img/A1011_B1001_M0_S-4_Cout1_V1.jpg)

* A = 1011, B = 1001, M = 1, S = -2, Cout = 1, V = 1
![A1011_B1001_M1_S-2_Cout1_V1](./img/A1011_B1001_M1_S-2_Cout1_V1.jpg)