// Seed: 154539259
module module_0 (
    id_1,
    id_2,
    id_3,
    id_4
);
  inout wire id_4;
  input wire id_3;
  output wire id_2;
  output wire id_1;
  assign id_2 = 1;
  uwire id_5 = 1 & 1'b0;
  final $display(1);
endmodule
module module_1 ();
  wor id_1 = 1, id_2;
  assign id_1 = 1;
  module_0(
      id_2, id_1, id_1, id_2
  );
endmodule
module module_2 (
    input uwire id_0,
    output supply1 id_1,
    input wor id_2,
    output tri1 id_3,
    input wire id_4,
    output supply1 id_5
);
  wor id_7 = 1;
  and (id_3, id_4, id_7);
  module_0(
      id_7, id_7, id_7, id_7
  );
endmodule
