// Seed: 1198874655
module module_0;
endmodule
module module_1 (
    input tri1 id_0,
    input uwire id_1,
    input supply1 id_2,
    input wand id_3,
    output wor id_4
);
  logic [1 : -1] id_6 = (id_0 && 1) < 1;
  module_0 modCall_1 ();
endmodule
module module_2 (
    id_1,
    id_2,
    id_3,
    id_4
);
  output wire id_4;
  input wire id_3;
  module_0 modCall_1 ();
  inout wire id_2;
  input wire id_1;
  wire id_5;
  logic [-1 : -1] id_6;
  ;
endmodule
