$date
	Wed Jul 16 16:15:16 2025
$end
$version
	Icarus Verilog
$end
$timescale
	1s
$end
$scope module counter_tb $end
$var wire 4 ! count [3:0] $end
$var reg 1 " clk $end
$var reg 1 # en $end
$var reg 1 $ rst $end
$var reg 1 % up_down $end
$scope module uut $end
$var wire 1 " clk $end
$var wire 1 # en $end
$var wire 1 $ rst $end
$var wire 1 % up_down $end
$var reg 4 & count [3:0] $end
$upscope $end
$upscope $end
$enddefinitions $end
#0
$dumpvars
bx &
1%
1$
1#
0"
bx !
$end
#5
b0 !
b0 &
1"
#10
0"
0$
#15
b1 !
b1 &
1"
#20
0"
0#
#25
b0 !
b0 &
1"
1$
#30
0"
#35
b1 !
b1 &
1"
1#
0$
#40
0"
#45
b10 !
b10 &
1"
#50
0"
#55
b11 !
b11 &
1"
#60
0"
#65
b10 !
b10 &
1"
0%
#70
0"
#75
b1 !
b1 &
1"
#80
0"
#85
b0 !
b0 &
1"
#90
0"
#95
b1111 !
b1111 &
1"
#100
0"
#105
b1110 !
b1110 &
1"
#110
0"
#115
b1101 !
b1101 &
1"
#120
0"
#125
b1100 !
b1100 &
1"
#130
0"
#135
b1011 !
b1011 &
1"
#140
0"
#145
b1010 !
b1010 &
1"
#150
0"
#155
b1001 !
b1001 &
1"
#160
0"
#165
b1000 !
b1000 &
1"
