<!DOCTYPE html>
<html>
<style type="text/css">
.tg  {border-collapse:collapse;border-spacing:0;border-color:#999;}
.tg td{font-family:Arial, sans-serif;font-size:14px;padding:10px 5px;border-style:solid;border-width:1px;overflow:hidden;word-break:normal;border-color:#999;color:#444;background-color:#F7FDFA;}
.tg th{font-family:Arial, sans-serif;font-size:14px;font-weight:normal;padding:10px 5px;border-style:solid;border-width:1px;overflow:hidden;word-break:normal;border-color:#999;color:#fff;background-color:#26ADE4;}
.tg .tg-kftd{background-color:#efefef;text-align:left;vertical-align:top}
.tg .tg-6sgx{background-color:#ffffff;text-align:left;vertical-align:top}
.tg .tg-fjir{background-color:#343434;color:#ffffff;text-align:left;vertical-align:top}
</style>

    <head>
        <title>System Memory Map for Linux+RTOS mode</title>
    </head>
    <body>
        <h1>System Memory Map for Linux+RTOS mode</h1>
        <p>Note, this file is auto generated using PyTI_PSDK_RTOS tool</p>
        <table class="tg">
            <tr>
                <th class="tg-fjir">Name</th>
                <th class="tg-fjir">Start Addr</th>
                <th class="tg-fjir">End Addr</th>
                <th class="tg-fjir">Size </th>
                <th class="tg-fjir">Attributes</th>
                <th class="tg-fjir">Description</th>
            </tr>
            <tr>
                <td class="tg-kftd">MAIN_OCRAM_MCU2_0</td>
                <td class="tg-kftd">0x60000000</td>
                <td class="tg-kftd">0x6007FFFF</td>
                <td class="tg-kftd">512.00 KB</td>
                <td class="tg-kftd">RWIX</td>
                <td class="tg-kftd">Main OCRAM for MCU2_0</td>
            </tr>
            <tr>
                <td class="tg-6sgx">L2RAM_C7x_1</td>
                <td class="tg-6sgx">0x64800000</td>
                <td class="tg-6sgx">0x6486FFFF</td>
                <td class="tg-6sgx">448.00 KB</td>
                <td class="tg-6sgx">RWIX</td>
                <td class="tg-6sgx">L2 for C7x_1</td>
            </tr>
            <tr>
                <td class="tg-kftd">L1RAM_C7x_1</td>
                <td class="tg-kftd">0x64E00000</td>
                <td class="tg-kftd">0x64E03FFF</td>
                <td class="tg-kftd">16.00 KB</td>
                <td class="tg-kftd">RWIX</td>
                <td class="tg-kftd">L1 for C7x_1</td>
            </tr>
            <tr>
                <td class="tg-6sgx">L2RAM_C7x_2</td>
                <td class="tg-6sgx">0x65800000</td>
                <td class="tg-6sgx">0x6586FFFF</td>
                <td class="tg-6sgx">448.00 KB</td>
                <td class="tg-6sgx">RWIX</td>
                <td class="tg-6sgx">L2 for C7x_2</td>
            </tr>
            <tr>
                <td class="tg-kftd">L1RAM_C7x_2</td>
                <td class="tg-kftd">0x65E00000</td>
                <td class="tg-kftd">0x65E03FFF</td>
                <td class="tg-kftd">16.00 KB</td>
                <td class="tg-kftd">RWIX</td>
                <td class="tg-kftd">L1 for C7x_2</td>
            </tr>
            <tr>
                <td class="tg-6sgx">MSMC_MPU1</td>
                <td class="tg-6sgx">0x70000000</td>
                <td class="tg-6sgx">0x7001FFFF</td>
                <td class="tg-6sgx">128.00 KB</td>
                <td class="tg-6sgx">RWIX</td>
                <td class="tg-6sgx">MSMC reserved for MPU1 for ATF</td>
            </tr>
            <tr>
                <td class="tg-kftd">MSMC_C7x_1</td>
                <td class="tg-kftd">0x70020000</td>
                <td class="tg-kftd">0x703E7FFF</td>
                <td class="tg-kftd"> 3.78 MB</td>
                <td class="tg-kftd">RWIX</td>
                <td class="tg-kftd">MSMC for C7x_1</td>
            </tr>
            <tr>
                <td class="tg-6sgx">MSMC_DMSC</td>
                <td class="tg-6sgx">0x703F0000</td>
                <td class="tg-6sgx">0x703FFFFF</td>
                <td class="tg-6sgx">64.00 KB</td>
                <td class="tg-6sgx">RWIX</td>
                <td class="tg-6sgx">MSMC reserved for DMSC IPC</td>
            </tr>
            <tr>
                <td class="tg-kftd">DDR_MCU1_0_IPC</td>
                <td class="tg-kftd">0xA0000000</td>
                <td class="tg-kftd">0xA00FFFFF</td>
                <td class="tg-kftd">1024.00 KB</td>
                <td class="tg-kftd">RWIX</td>
                <td class="tg-kftd">DDR for MCU1_0 for Linux IPC</td>
            </tr>
            <tr>
                <td class="tg-6sgx">DDR_MCU1_0_RESOURCE_TABLE</td>
                <td class="tg-6sgx">0xA0100000</td>
                <td class="tg-6sgx">0xA01003FF</td>
                <td class="tg-6sgx">1024 B</td>
                <td class="tg-6sgx">RWIX</td>
                <td class="tg-6sgx">DDR for MCU1_0 for Linux resource table</td>
            </tr>
            <tr>
                <td class="tg-kftd">DDR_MCU1_0</td>
                <td class="tg-kftd">0xA0100400</td>
                <td class="tg-kftd">0xA0FFFFFF</td>
                <td class="tg-kftd">15.00 MB</td>
                <td class="tg-kftd">RWIX</td>
                <td class="tg-kftd">DDR for MCU1_0 for code/data</td>
            </tr>
            <tr>
                <td class="tg-6sgx">DDR_MCU2_0_IPC</td>
                <td class="tg-6sgx">0xA1000000</td>
                <td class="tg-6sgx">0xA10FFFFF</td>
                <td class="tg-6sgx">1024.00 KB</td>
                <td class="tg-6sgx">RWIX</td>
                <td class="tg-6sgx">DDR for MCU2_0 for Linux IPC</td>
            </tr>
            <tr>
                <td class="tg-kftd">DDR_MCU2_0_RESOURCE_TABLE</td>
                <td class="tg-kftd">0xA1100000</td>
                <td class="tg-kftd">0xA11003FF</td>
                <td class="tg-kftd">1024 B</td>
                <td class="tg-kftd">RWIX</td>
                <td class="tg-kftd">DDR for MCU2_0 for Linux resource table</td>
            </tr>
            <tr>
                <td class="tg-6sgx">DDR_MCU2_0</td>
                <td class="tg-6sgx">0xA1100400</td>
                <td class="tg-6sgx">0xA2FFFFFF</td>
                <td class="tg-6sgx">31.00 MB</td>
                <td class="tg-6sgx">RWIX</td>
                <td class="tg-6sgx">DDR for MCU2_0 for code/data</td>
            </tr>
            <tr>
                <td class="tg-kftd">IPC_VRING_MEM</td>
                <td class="tg-kftd">0xA8000000</td>
                <td class="tg-kftd">0xA9FFFFFF</td>
                <td class="tg-kftd">32.00 MB</td>
                <td class="tg-kftd"></td>
                <td class="tg-kftd">Memory for IPC Vring's. MUST be non-cached or cache-coherent</td>
            </tr>
            <tr>
                <td class="tg-6sgx">APP_LOG_MEM</td>
                <td class="tg-6sgx">0xAA000000</td>
                <td class="tg-6sgx">0xAA03FFFF</td>
                <td class="tg-6sgx">256.00 KB</td>
                <td class="tg-6sgx"></td>
                <td class="tg-6sgx">Memory for remote core logging</td>
            </tr>
            <tr>
                <td class="tg-kftd">TIOVX_OBJ_DESC_MEM</td>
                <td class="tg-kftd">0xAA040000</td>
                <td class="tg-kftd">0xADFFFFFF</td>
                <td class="tg-kftd">63.75 MB</td>
                <td class="tg-kftd"></td>
                <td class="tg-kftd">Memory for TI OpenVX shared memory. MUST be non-cached or cache-coherent</td>
            </tr>
            <tr>
                <td class="tg-6sgx">APP_FILEIO_MEM</td>
                <td class="tg-6sgx">0xAE000000</td>
                <td class="tg-6sgx">0xAE3FFFFF</td>
                <td class="tg-6sgx"> 4.00 MB</td>
                <td class="tg-6sgx"></td>
                <td class="tg-6sgx">Memory for remote core file operations</td>
            </tr>
            <tr>
                <td class="tg-kftd">TIOVX_LOG_RT_MEM</td>
                <td class="tg-kftd">0xAE400000</td>
                <td class="tg-kftd">0xAFFFFFFF</td>
                <td class="tg-kftd">28.00 MB</td>
                <td class="tg-kftd"></td>
                <td class="tg-kftd">Memory for TI OpenVX shared memory for Run-time logging. MUST be non-cached or cache-coherent</td>
            </tr>
            <tr>
                <td class="tg-6sgx">DDR_C7x_1_IPC</td>
                <td class="tg-6sgx">0xB0000000</td>
                <td class="tg-6sgx">0xB00FFFFF</td>
                <td class="tg-6sgx">1024.00 KB</td>
                <td class="tg-6sgx">RWIX</td>
                <td class="tg-6sgx">DDR for C7x_1 for Linux IPC</td>
            </tr>
            <tr>
                <td class="tg-kftd">DDR_C7x_1_RESOURCE_TABLE</td>
                <td class="tg-kftd">0xB0100000</td>
                <td class="tg-kftd">0xB01003FF</td>
                <td class="tg-kftd">1024 B</td>
                <td class="tg-kftd">RWIX</td>
                <td class="tg-kftd">DDR for C7x_1 for Linux resource table</td>
            </tr>
            <tr>
                <td class="tg-6sgx">DDR_C7x_1</td>
                <td class="tg-6sgx">0xB0200000</td>
                <td class="tg-6sgx">0xB3FFFFFF</td>
                <td class="tg-6sgx">62.00 MB</td>
                <td class="tg-6sgx">RWIX</td>
                <td class="tg-6sgx">DDR for C7x_1 for code/data</td>
            </tr>
            <tr>
                <td class="tg-kftd">DDR_C7x_2_IPC</td>
                <td class="tg-kftd">0xB4000000</td>
                <td class="tg-kftd">0xB40FFFFF</td>
                <td class="tg-kftd">1024.00 KB</td>
                <td class="tg-kftd">RWIX</td>
                <td class="tg-kftd">DDR for C7x_2 for Linux IPC</td>
            </tr>
            <tr>
                <td class="tg-6sgx">DDR_C7x_2_RESOURCE_TABLE</td>
                <td class="tg-6sgx">0xB4100000</td>
                <td class="tg-6sgx">0xB41003FF</td>
                <td class="tg-6sgx">1024 B</td>
                <td class="tg-6sgx">RWIX</td>
                <td class="tg-6sgx">DDR for C7x_2 for Linux resource table</td>
            </tr>
            <tr>
                <td class="tg-kftd">DDR_C7x_2</td>
                <td class="tg-kftd">0xB4200000</td>
                <td class="tg-kftd">0xB7FFFFFF</td>
                <td class="tg-kftd">62.00 MB</td>
                <td class="tg-kftd">RWIX</td>
                <td class="tg-kftd">DDR for C7x_2 for code/data</td>
            </tr>
            <tr>
                <td class="tg-6sgx">DDR_MCU1_0_LOCAL_HEAP</td>
                <td class="tg-6sgx">0xB8000000</td>
                <td class="tg-6sgx">0xB87FFFFF</td>
                <td class="tg-6sgx"> 8.00 MB</td>
                <td class="tg-6sgx">RWIX</td>
                <td class="tg-6sgx">DDR for MCU1_0 for local heap</td>
            </tr>
            <tr>
                <td class="tg-kftd">DDR_MCU2_0_LOCAL_HEAP</td>
                <td class="tg-kftd">0xB8800000</td>
                <td class="tg-kftd">0xB97FFFFF</td>
                <td class="tg-kftd">16.00 MB</td>
                <td class="tg-kftd">RWIX</td>
                <td class="tg-kftd">DDR for MCU2_0 for local heap</td>
            </tr>
            <tr>
                <td class="tg-6sgx">DDR_SHARED_MEM</td>
                <td class="tg-6sgx">0xC0000000</td>
                <td class="tg-6sgx">0xDFFFFFFF</td>
                <td class="tg-6sgx">512.00 MB</td>
                <td class="tg-6sgx"></td>
                <td class="tg-6sgx">Memory for shared memory buffers in DDR</td>
            </tr>
            <tr>
                <td class="tg-kftd">DDR_C7X_1_SCRATCH</td>
                <td class="tg-kftd">0x100000000</td>
                <td class="tg-kftd">0x107FFFFFF</td>
                <td class="tg-kftd">128.00 MB</td>
                <td class="tg-kftd">RWIX</td>
                <td class="tg-kftd">DDR for c7x_1 for Scratch Memory</td>
            </tr>
            <tr>
                <td class="tg-6sgx">DDR_C7X_1_LOCAL_HEAP</td>
                <td class="tg-6sgx">0x108000000</td>
                <td class="tg-6sgx">0x10FFFFFFF</td>
                <td class="tg-6sgx">128.00 MB</td>
                <td class="tg-6sgx">RWIX</td>
                <td class="tg-6sgx">DDR for c7x_1 for local heap</td>
            </tr>
            <tr>
                <td class="tg-kftd">DDR_C7X_2_LOCAL_HEAP</td>
                <td class="tg-kftd">0x110000000</td>
                <td class="tg-kftd">0x117FFFFFF</td>
                <td class="tg-kftd">128.00 MB</td>
                <td class="tg-kftd">RWIX</td>
                <td class="tg-kftd">DDR for c7x_2 for local heap</td>
            </tr>
            <tr>
                <td class="tg-6sgx">DDR_C7X_2_SCRATCH</td>
                <td class="tg-6sgx">0x118000000</td>
                <td class="tg-6sgx">0x11FFFFFFF</td>
                <td class="tg-6sgx">128.00 MB</td>
                <td class="tg-6sgx">RWIX</td>
                <td class="tg-6sgx">DDR for c7x_2 for Scratch Memory</td>
            </tr>
        </table>
    </body>
</html>
