Copyright 1986-2017 Xilinx, Inc. All Rights Reserved.
-----------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2017.1 (win64) Build 1846317 Fri Apr 14 18:55:03 MDT 2017
| Date         : Wed May 17 15:18:44 2017
| Host         : MSEBPHD running 64-bit Service Pack 1  (build 7601)
| Command      : report_timing_summary -warn_on_violation -max_paths 10 -file Top_timing_summary_routed.rpt -rpx Top_timing_summary_routed.rpx
| Design       : Top
| Device       : 7vx485t-ffg1157
| Speed File   : -1  PRODUCTION 1.12 2014-09-11
-----------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  false

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There are 111 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There are 96 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock
--------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      0.048        0.000                      0                   96        1.463        0.000                      0                   96        1.100        0.000                       0                   198  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock                 Waveform(ns)         Period(ns)      Frequency(MHz)
-----                 ------------         ----------      --------------
clk                   {0.000 2.500}        5.000           200.000         
  clk_out1_clk_wiz_0  {0.000 3.401}        6.803           147.000         
  clkfbout_clk_wiz_0  {0.000 10.000}       20.000          50.000          


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock                     WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----                     -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
clk                                                                                                                                                                     1.100        0.000                       0                     1  
  clk_out1_clk_wiz_0        0.048        0.000                      0                   96        1.463        0.000                      0                   96        3.001        0.000                       0                   194  
  clkfbout_clk_wiz_0                                                                                                                                                   18.400        0.000                       0                     3  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  clk
  To Clock:  clk

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        1.100ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk
Waveform(ns):       { 0.000 2.500 }
Period(ns):         5.000
Sources:            { clk }

Check Type        Corner  Lib Pin            Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     MMCME2_ADV/CLKIN1  n/a            1.249         5.000       3.751      MMCME2_ADV_X0Y1  clk_wiz_inst/inst/mmcm_adv_inst/CLKIN1
Max Period        n/a     MMCME2_ADV/CLKIN1  n/a            100.000       5.000       95.000     MMCME2_ADV_X0Y1  clk_wiz_inst/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Slow    MMCME2_ADV/CLKIN1  n/a            1.400         2.500       1.100      MMCME2_ADV_X0Y1  clk_wiz_inst/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Fast    MMCME2_ADV/CLKIN1  n/a            1.400         2.500       1.100      MMCME2_ADV_X0Y1  clk_wiz_inst/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Fast    MMCME2_ADV/CLKIN1  n/a            1.400         2.500       1.100      MMCME2_ADV_X0Y1  clk_wiz_inst/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Slow    MMCME2_ADV/CLKIN1  n/a            1.400         2.500       1.100      MMCME2_ADV_X0Y1  clk_wiz_inst/inst/mmcm_adv_inst/CLKIN1



---------------------------------------------------------------------------------------------------
From Clock:  clk_out1_clk_wiz_0
  To Clock:  clk_out1_clk_wiz_0

Setup :            0  Failing Endpoints,  Worst Slack        0.048ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        1.463ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        3.001ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.048ns  (required time - arrival time)
  Source:                 indata_reg_reg[31]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@3.401ns period=6.803ns})
  Destination:            outdata_reg_reg[34]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@3.401ns period=6.803ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.803ns  (clk_out1_clk_wiz_0 rise@6.803ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        6.742ns  (logic 1.110ns (16.465%)  route 5.632ns (83.535%))
  Logic Levels:           11  (LUT5=7 LUT6=4)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.122ns = ( 4.681 - 6.803 ) 
    Source Clock Delay      (SCD):    -2.671ns
    Clock Pessimism Removal (CPR):    -0.549ns
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    AL31                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_inst/inst/clk_in1
    AL31                 IBUF (Prop_ibuf_I_O)         0.765     0.765 r  clk_wiz_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.230     1.995    clk_wiz_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -8.705    -6.710 r  clk_wiz_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.396    -4.314    clk_wiz_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.120    -4.194 r  clk_wiz_inst/inst/clkout1_buf/O
                         net (fo=192, routed)         1.523    -2.671    sys_clk
    SLICE_X49Y171        FDCE                                         r  indata_reg_reg[31]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y171        FDCE (Prop_fdce_C_Q)         0.269    -2.402 r  indata_reg_reg[31]/Q
                         net (fo=2, routed)           0.479    -1.924    BenesNetwork128_inst/CSG128/Q[31]
    SLICE_X48Y171        LUT6 (Prop_lut6_I0_O)        0.053    -1.871 r  BenesNetwork128_inst/CSG128/outdata_reg[93]_i_328/O
                         net (fo=2, routed)           0.725    -1.146    BenesNetwork128_inst/CSG128/sub_indata_0[15]
    SLICE_X45Y171        LUT5 (Prop_lut5_I4_O)        0.053    -1.093 r  BenesNetwork128_inst/CSG128/outdata_reg[93]_i_203/O
                         net (fo=2, routed)           0.456    -0.637    BenesNetwork128_inst/CSG128/outdata_reg[93]_i_203_n_0
    SLICE_X44Y169        LUT5 (Prop_lut5_I0_O)        0.053    -0.584 r  BenesNetwork128_inst/CSG128/outdata_reg[27]_i_139/O
                         net (fo=2, routed)           0.498    -0.086    BenesNetwork128_inst/CSG128/outdata_reg[27]_i_139_n_0
    SLICE_X42Y169        LUT5 (Prop_lut5_I3_O)        0.065    -0.021 r  BenesNetwork128_inst/CSG128/outdata_reg[27]_i_114/O
                         net (fo=2, routed)           0.354     0.332    BenesNetwork128_inst/CSG128/outdata_reg[27]_i_114_n_0
    SLICE_X42Y169        LUT5 (Prop_lut5_I4_O)        0.168     0.500 r  BenesNetwork128_inst/CSG128/outdata_reg[27]_i_69/O
                         net (fo=3, routed)           0.543     1.043    BenesNetwork128_inst/CSG128/outdata_reg[27]_i_69_n_0
    SLICE_X39Y170        LUT6 (Prop_lut6_I5_O)        0.053     1.096 r  BenesNetwork128_inst/CSG128/outdata_reg[59]_i_66/O
                         net (fo=2, routed)           0.530     1.627    BenesNetwork128_inst/CSG128/outdata_reg[59]_i_66_n_0
    SLICE_X38Y167        LUT5 (Prop_lut5_I0_O)        0.053     1.680 r  BenesNetwork128_inst/CSG128/outdata_reg[47]_i_32/O
                         net (fo=2, routed)           0.391     2.071    BenesNetwork128_inst/CSG128/outdata_reg[47]_i_32_n_0
    SLICE_X38Y167        LUT6 (Prop_lut6_I0_O)        0.053     2.124 r  BenesNetwork128_inst/CSG128/outdata_reg[39]_i_17/O
                         net (fo=2, routed)           0.353     2.476    BenesNetwork128_inst/CSG128/outdata_reg[39]_i_17_n_0
    SLICE_X41Y167        LUT6 (Prop_lut6_I0_O)        0.053     2.529 r  BenesNetwork128_inst/CSG128/outdata_reg[35]_i_7/O
                         net (fo=2, routed)           0.774     3.303    BenesNetwork128_inst/CSG128/outdata_reg[35]_i_7_n_0
    SLICE_X44Y159        LUT5 (Prop_lut5_I4_O)        0.067     3.370 r  BenesNetwork128_inst/CSG128/outdata_reg[35]_i_3/O
                         net (fo=2, routed)           0.530     3.900    BenesNetwork128_inst/CSG128/settop_b_128/sub_outdata_0[9]
    SLICE_X46Y157        LUT5 (Prop_lut5_I4_O)        0.170     4.070 r  BenesNetwork128_inst/CSG128/settop_b_128/outdata_reg[34]_i_1/O
                         net (fo=1, routed)           0.000     4.070    outdata[34]
    SLICE_X46Y157        FDCE                                         r  outdata_reg_reg[34]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      6.803     6.803 r  
    AL31                                              0.000     6.803 r  clk (IN)
                         net (fo=0)                   0.000     6.803    clk_wiz_inst/inst/clk_in1
    AL31                 IBUF (Prop_ibuf_I_O)         0.639     7.442 r  clk_wiz_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.149     8.591    clk_wiz_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.748     0.843 r  clk_wiz_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.284     3.127    clk_wiz_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.113     3.240 r  clk_wiz_inst/inst/clkout1_buf/O
                         net (fo=192, routed)         1.441     4.681    sys_clk
    SLICE_X46Y157        FDCE                                         r  outdata_reg_reg[34]/C
                         clock pessimism             -0.549     4.132    
                         clock uncertainty           -0.084     4.048    
    SLICE_X46Y157        FDCE (Setup_fdce_C_D)        0.071     4.119    outdata_reg_reg[34]
  -------------------------------------------------------------------
                         required time                          4.119    
                         arrival time                          -4.070    
  -------------------------------------------------------------------
                         slack                                  0.048    

Slack (MET) :             0.057ns  (required time - arrival time)
  Source:                 indata_reg_reg[31]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@3.401ns period=6.803ns})
  Destination:            outdata_reg_reg[35]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@3.401ns period=6.803ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.803ns  (clk_out1_clk_wiz_0 rise@6.803ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        6.754ns  (logic 1.122ns (16.613%)  route 5.632ns (83.387%))
  Logic Levels:           11  (LUT5=7 LUT6=4)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.122ns = ( 4.681 - 6.803 ) 
    Source Clock Delay      (SCD):    -2.671ns
    Clock Pessimism Removal (CPR):    -0.549ns
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    AL31                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_inst/inst/clk_in1
    AL31                 IBUF (Prop_ibuf_I_O)         0.765     0.765 r  clk_wiz_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.230     1.995    clk_wiz_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -8.705    -6.710 r  clk_wiz_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.396    -4.314    clk_wiz_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.120    -4.194 r  clk_wiz_inst/inst/clkout1_buf/O
                         net (fo=192, routed)         1.523    -2.671    sys_clk
    SLICE_X49Y171        FDCE                                         r  indata_reg_reg[31]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y171        FDCE (Prop_fdce_C_Q)         0.269    -2.402 r  indata_reg_reg[31]/Q
                         net (fo=2, routed)           0.479    -1.924    BenesNetwork128_inst/CSG128/Q[31]
    SLICE_X48Y171        LUT6 (Prop_lut6_I0_O)        0.053    -1.871 r  BenesNetwork128_inst/CSG128/outdata_reg[93]_i_328/O
                         net (fo=2, routed)           0.725    -1.146    BenesNetwork128_inst/CSG128/sub_indata_0[15]
    SLICE_X45Y171        LUT5 (Prop_lut5_I4_O)        0.053    -1.093 r  BenesNetwork128_inst/CSG128/outdata_reg[93]_i_203/O
                         net (fo=2, routed)           0.456    -0.637    BenesNetwork128_inst/CSG128/outdata_reg[93]_i_203_n_0
    SLICE_X44Y169        LUT5 (Prop_lut5_I0_O)        0.053    -0.584 r  BenesNetwork128_inst/CSG128/outdata_reg[27]_i_139/O
                         net (fo=2, routed)           0.498    -0.086    BenesNetwork128_inst/CSG128/outdata_reg[27]_i_139_n_0
    SLICE_X42Y169        LUT5 (Prop_lut5_I3_O)        0.065    -0.021 r  BenesNetwork128_inst/CSG128/outdata_reg[27]_i_114/O
                         net (fo=2, routed)           0.354     0.332    BenesNetwork128_inst/CSG128/outdata_reg[27]_i_114_n_0
    SLICE_X42Y169        LUT5 (Prop_lut5_I4_O)        0.168     0.500 r  BenesNetwork128_inst/CSG128/outdata_reg[27]_i_69/O
                         net (fo=3, routed)           0.543     1.043    BenesNetwork128_inst/CSG128/outdata_reg[27]_i_69_n_0
    SLICE_X39Y170        LUT6 (Prop_lut6_I5_O)        0.053     1.096 r  BenesNetwork128_inst/CSG128/outdata_reg[59]_i_66/O
                         net (fo=2, routed)           0.530     1.627    BenesNetwork128_inst/CSG128/outdata_reg[59]_i_66_n_0
    SLICE_X38Y167        LUT5 (Prop_lut5_I0_O)        0.053     1.680 r  BenesNetwork128_inst/CSG128/outdata_reg[47]_i_32/O
                         net (fo=2, routed)           0.391     2.071    BenesNetwork128_inst/CSG128/outdata_reg[47]_i_32_n_0
    SLICE_X38Y167        LUT6 (Prop_lut6_I0_O)        0.053     2.124 r  BenesNetwork128_inst/CSG128/outdata_reg[39]_i_17/O
                         net (fo=2, routed)           0.353     2.476    BenesNetwork128_inst/CSG128/outdata_reg[39]_i_17_n_0
    SLICE_X41Y167        LUT6 (Prop_lut6_I0_O)        0.053     2.529 r  BenesNetwork128_inst/CSG128/outdata_reg[35]_i_7/O
                         net (fo=2, routed)           0.774     3.303    BenesNetwork128_inst/CSG128/outdata_reg[35]_i_7_n_0
    SLICE_X44Y159        LUT5 (Prop_lut5_I4_O)        0.067     3.370 r  BenesNetwork128_inst/CSG128/outdata_reg[35]_i_3/O
                         net (fo=2, routed)           0.530     3.900    BenesNetwork128_inst/CSG128/settop_b_128/sub_outdata_0[9]
    SLICE_X46Y157        LUT5 (Prop_lut5_I3_O)        0.182     4.082 r  BenesNetwork128_inst/CSG128/settop_b_128/outdata_reg[35]_i_1/O
                         net (fo=1, routed)           0.000     4.082    outdata[35]
    SLICE_X46Y157        FDCE                                         r  outdata_reg_reg[35]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      6.803     6.803 r  
    AL31                                              0.000     6.803 r  clk (IN)
                         net (fo=0)                   0.000     6.803    clk_wiz_inst/inst/clk_in1
    AL31                 IBUF (Prop_ibuf_I_O)         0.639     7.442 r  clk_wiz_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.149     8.591    clk_wiz_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.748     0.843 r  clk_wiz_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.284     3.127    clk_wiz_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.113     3.240 r  clk_wiz_inst/inst/clkout1_buf/O
                         net (fo=192, routed)         1.441     4.681    sys_clk
    SLICE_X46Y157        FDCE                                         r  outdata_reg_reg[35]/C
                         clock pessimism             -0.549     4.132    
                         clock uncertainty           -0.084     4.048    
    SLICE_X46Y157        FDCE (Setup_fdce_C_D)        0.092     4.140    outdata_reg_reg[35]
  -------------------------------------------------------------------
                         required time                          4.140    
                         arrival time                          -4.082    
  -------------------------------------------------------------------
                         slack                                  0.057    

Slack (MET) :             0.076ns  (required time - arrival time)
  Source:                 indata_reg_reg[72]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@3.401ns period=6.803ns})
  Destination:            outdata_reg_reg[76]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@3.401ns period=6.803ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.803ns  (clk_out1_clk_wiz_0 rise@6.803ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        6.654ns  (logic 1.341ns (20.153%)  route 5.313ns (79.847%))
  Logic Levels:           11  (LUT5=7 LUT6=4)
  Clock Path Skew:        -0.023ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.134ns = ( 4.669 - 6.803 ) 
    Source Clock Delay      (SCD):    -2.655ns
    Clock Pessimism Removal (CPR):    -0.544ns
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    AL31                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_inst/inst/clk_in1
    AL31                 IBUF (Prop_ibuf_I_O)         0.765     0.765 r  clk_wiz_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.230     1.995    clk_wiz_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -8.705    -6.710 r  clk_wiz_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.396    -4.314    clk_wiz_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.120    -4.194 r  clk_wiz_inst/inst/clkout1_buf/O
                         net (fo=192, routed)         1.539    -2.655    sys_clk
    SLICE_X45Y168        FDCE                                         r  indata_reg_reg[72]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y168        FDCE (Prop_fdce_C_Q)         0.269    -2.386 r  indata_reg_reg[72]/Q
                         net (fo=2, routed)           0.388    -1.998    BenesNetwork128_inst/CSG128/Q[72]
    SLICE_X44Y168        LUT6 (Prop_lut6_I0_O)        0.053    -1.945 r  BenesNetwork128_inst/CSG128/outdata_reg[27]_i_161/O
                         net (fo=2, routed)           0.446    -1.499    BenesNetwork128_inst/CSG128/sub_indata_1[36]
    SLICE_X45Y168        LUT5 (Prop_lut5_I4_O)        0.065    -1.434 r  BenesNetwork128_inst/CSG128/outdata_reg[51]_i_233/O
                         net (fo=2, routed)           0.736    -0.698    BenesNetwork128_inst/CSG128/outdata_reg[51]_i_233_n_0
    SLICE_X49Y163        LUT6 (Prop_lut6_I5_O)        0.170    -0.528 r  BenesNetwork128_inst/CSG128/outdata_reg[59]_i_146/O
                         net (fo=2, routed)           0.295    -0.233    BenesNetwork128_inst/CSG128/outdata_reg[59]_i_146_n_0
    SLICE_X51Y164        LUT5 (Prop_lut5_I0_O)        0.056    -0.177 r  BenesNetwork128_inst/CSG128/outdata_reg[59]_i_132/O
                         net (fo=2, routed)           0.436     0.259    BenesNetwork128_inst/CSG128/outdata_reg[59]_i_132_n_0
    SLICE_X51Y163        LUT5 (Prop_lut5_I3_O)        0.173     0.432 r  BenesNetwork128_inst/CSG128/outdata_reg[59]_i_102/O
                         net (fo=3, routed)           0.575     1.007    BenesNetwork128_inst/CSG128/outdata_reg[59]_i_102_n_0
    SLICE_X53Y166        LUT5 (Prop_lut5_I4_O)        0.170     1.177 r  BenesNetwork128_inst/CSG128/outdata_reg[95]_i_70/O
                         net (fo=2, routed)           0.365     1.542    BenesNetwork128_inst/CSG128/outdata_reg[95]_i_70_n_0
    SLICE_X52Y169        LUT6 (Prop_lut6_I5_O)        0.053     1.595 r  BenesNetwork128_inst/CSG128/outdata_reg[79]_i_49/O
                         net (fo=2, routed)           0.443     2.038    BenesNetwork128_inst/CSG128/outdata_reg[79]_i_49_n_0
    SLICE_X48Y169        LUT6 (Prop_lut6_I0_O)        0.053     2.091 r  BenesNetwork128_inst/CSG128/outdata_reg[79]_i_46/O
                         net (fo=2, routed)           0.715     2.806    BenesNetwork128_inst/CSG128/outdata_reg[79]_i_46_n_0
    SLICE_X47Y169        LUT5 (Prop_lut5_I4_O)        0.053     2.859 r  BenesNetwork128_inst/CSG128/outdata_reg[79]_i_18/O
                         net (fo=2, routed)           0.511     3.370    BenesNetwork128_inst/CSG128/outdata_reg[79]_i_18_n_0
    SLICE_X47Y173        LUT5 (Prop_lut5_I4_O)        0.056     3.426 r  BenesNetwork128_inst/CSG128/outdata_reg[77]_i_3/O
                         net (fo=2, routed)           0.403     3.829    BenesNetwork128_inst/CSG128/settop_b_128/sub_outdata_1[36]
    SLICE_X47Y172        LUT5 (Prop_lut5_I3_O)        0.170     3.999 r  BenesNetwork128_inst/CSG128/settop_b_128/outdata_reg[76]_i_1/O
                         net (fo=1, routed)           0.000     3.999    outdata[76]
    SLICE_X47Y172        FDCE                                         r  outdata_reg_reg[76]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      6.803     6.803 r  
    AL31                                              0.000     6.803 r  clk (IN)
                         net (fo=0)                   0.000     6.803    clk_wiz_inst/inst/clk_in1
    AL31                 IBUF (Prop_ibuf_I_O)         0.639     7.442 r  clk_wiz_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.149     8.591    clk_wiz_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.748     0.843 r  clk_wiz_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.284     3.127    clk_wiz_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.113     3.240 r  clk_wiz_inst/inst/clkout1_buf/O
                         net (fo=192, routed)         1.429     4.669    sys_clk
    SLICE_X47Y172        FDCE                                         r  outdata_reg_reg[76]/C
                         clock pessimism             -0.544     4.125    
                         clock uncertainty           -0.084     4.041    
    SLICE_X47Y172        FDCE (Setup_fdce_C_D)        0.034     4.075    outdata_reg_reg[76]
  -------------------------------------------------------------------
                         required time                          4.075    
                         arrival time                          -3.999    
  -------------------------------------------------------------------
                         slack                                  0.076    

Slack (MET) :             0.088ns  (required time - arrival time)
  Source:                 indata_reg_reg[31]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@3.401ns period=6.803ns})
  Destination:            outdata_reg_reg[54]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@3.401ns period=6.803ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.803ns  (clk_out1_clk_wiz_0 rise@6.803ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        6.665ns  (logic 1.226ns (18.396%)  route 5.439ns (81.604%))
  Logic Levels:           11  (LUT3=1 LUT5=7 LUT6=3)
  Clock Path Skew:        -0.001ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.123ns = ( 4.680 - 6.803 ) 
    Source Clock Delay      (SCD):    -2.671ns
    Clock Pessimism Removal (CPR):    -0.549ns
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    AL31                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_inst/inst/clk_in1
    AL31                 IBUF (Prop_ibuf_I_O)         0.765     0.765 r  clk_wiz_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.230     1.995    clk_wiz_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -8.705    -6.710 r  clk_wiz_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.396    -4.314    clk_wiz_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.120    -4.194 r  clk_wiz_inst/inst/clkout1_buf/O
                         net (fo=192, routed)         1.523    -2.671    sys_clk
    SLICE_X49Y171        FDCE                                         r  indata_reg_reg[31]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y171        FDCE (Prop_fdce_C_Q)         0.269    -2.402 r  indata_reg_reg[31]/Q
                         net (fo=2, routed)           0.479    -1.924    BenesNetwork128_inst/CSG128/Q[31]
    SLICE_X48Y171        LUT6 (Prop_lut6_I0_O)        0.053    -1.871 r  BenesNetwork128_inst/CSG128/outdata_reg[93]_i_328/O
                         net (fo=2, routed)           0.725    -1.146    BenesNetwork128_inst/CSG128/sub_indata_0[15]
    SLICE_X45Y171        LUT5 (Prop_lut5_I4_O)        0.053    -1.093 r  BenesNetwork128_inst/CSG128/outdata_reg[93]_i_203/O
                         net (fo=2, routed)           0.456    -0.637    BenesNetwork128_inst/CSG128/outdata_reg[93]_i_203_n_0
    SLICE_X44Y169        LUT5 (Prop_lut5_I0_O)        0.053    -0.584 r  BenesNetwork128_inst/CSG128/outdata_reg[27]_i_139/O
                         net (fo=2, routed)           0.498    -0.086    BenesNetwork128_inst/CSG128/outdata_reg[27]_i_139_n_0
    SLICE_X42Y169        LUT5 (Prop_lut5_I3_O)        0.065    -0.021 r  BenesNetwork128_inst/CSG128/outdata_reg[27]_i_114/O
                         net (fo=2, routed)           0.354     0.332    BenesNetwork128_inst/CSG128/outdata_reg[27]_i_114_n_0
    SLICE_X42Y169        LUT5 (Prop_lut5_I4_O)        0.168     0.500 r  BenesNetwork128_inst/CSG128/outdata_reg[27]_i_69/O
                         net (fo=3, routed)           0.543     1.043    BenesNetwork128_inst/CSG128/outdata_reg[27]_i_69_n_0
    SLICE_X39Y170        LUT6 (Prop_lut6_I5_O)        0.053     1.096 r  BenesNetwork128_inst/CSG128/outdata_reg[59]_i_66/O
                         net (fo=2, routed)           0.530     1.627    BenesNetwork128_inst/CSG128/outdata_reg[59]_i_66_n_0
    SLICE_X38Y167        LUT5 (Prop_lut5_I4_O)        0.065     1.692 r  BenesNetwork128_inst/CSG128/outdata_reg[59]_i_36/O
                         net (fo=2, routed)           0.424     2.116    BenesNetwork128_inst/CSG128/outdata_reg[59]_i_36_n_0
    SLICE_X38Y166        LUT6 (Prop_lut6_I0_O)        0.168     2.284 r  BenesNetwork128_inst/CSG128/outdata_reg[55]_i_14/O
                         net (fo=2, routed)           0.413     2.697    BenesNetwork128_inst/CSG128/outdata_reg[55]_i_14_n_0
    SLICE_X43Y166        LUT5 (Prop_lut5_I3_O)        0.053     2.750 r  BenesNetwork128_inst/CSG128/outdata_reg[55]_i_7/O
                         net (fo=2, routed)           0.613     3.363    BenesNetwork128_inst/CSG128/outdata_reg[55]_i_7_n_0
    SLICE_X44Y161        LUT5 (Prop_lut5_I4_O)        0.056     3.419 r  BenesNetwork128_inst/CSG128/outdata_reg[55]_i_2/O
                         net (fo=2, routed)           0.404     3.823    BenesNetwork128_inst/CSG128/settop_b_128/sub_outdata_0[19]
    SLICE_X45Y160        LUT3 (Prop_lut3_I2_O)        0.170     3.993 r  BenesNetwork128_inst/CSG128/settop_b_128/outdata_reg[54]_i_1/O
                         net (fo=1, routed)           0.000     3.993    outdata[54]
    SLICE_X45Y160        FDCE                                         r  outdata_reg_reg[54]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      6.803     6.803 r  
    AL31                                              0.000     6.803 r  clk (IN)
                         net (fo=0)                   0.000     6.803    clk_wiz_inst/inst/clk_in1
    AL31                 IBUF (Prop_ibuf_I_O)         0.639     7.442 r  clk_wiz_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.149     8.591    clk_wiz_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.748     0.843 r  clk_wiz_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.284     3.127    clk_wiz_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.113     3.240 r  clk_wiz_inst/inst/clkout1_buf/O
                         net (fo=192, routed)         1.440     4.680    sys_clk
    SLICE_X45Y160        FDCE                                         r  outdata_reg_reg[54]/C
                         clock pessimism             -0.549     4.131    
                         clock uncertainty           -0.084     4.047    
    SLICE_X45Y160        FDCE (Setup_fdce_C_D)        0.035     4.082    outdata_reg_reg[54]
  -------------------------------------------------------------------
                         required time                          4.082    
                         arrival time                          -3.993    
  -------------------------------------------------------------------
                         slack                                  0.088    

Slack (MET) :             0.096ns  (required time - arrival time)
  Source:                 indata_reg_reg[72]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@3.401ns period=6.803ns})
  Destination:            outdata_reg_reg[77]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@3.401ns period=6.803ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.803ns  (clk_out1_clk_wiz_0 rise@6.803ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        6.663ns  (logic 1.350ns (20.261%)  route 5.313ns (79.739%))
  Logic Levels:           11  (LUT5=7 LUT6=4)
  Clock Path Skew:        -0.023ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.134ns = ( 4.669 - 6.803 ) 
    Source Clock Delay      (SCD):    -2.655ns
    Clock Pessimism Removal (CPR):    -0.544ns
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    AL31                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_inst/inst/clk_in1
    AL31                 IBUF (Prop_ibuf_I_O)         0.765     0.765 r  clk_wiz_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.230     1.995    clk_wiz_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -8.705    -6.710 r  clk_wiz_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.396    -4.314    clk_wiz_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.120    -4.194 r  clk_wiz_inst/inst/clkout1_buf/O
                         net (fo=192, routed)         1.539    -2.655    sys_clk
    SLICE_X45Y168        FDCE                                         r  indata_reg_reg[72]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y168        FDCE (Prop_fdce_C_Q)         0.269    -2.386 r  indata_reg_reg[72]/Q
                         net (fo=2, routed)           0.388    -1.998    BenesNetwork128_inst/CSG128/Q[72]
    SLICE_X44Y168        LUT6 (Prop_lut6_I0_O)        0.053    -1.945 r  BenesNetwork128_inst/CSG128/outdata_reg[27]_i_161/O
                         net (fo=2, routed)           0.446    -1.499    BenesNetwork128_inst/CSG128/sub_indata_1[36]
    SLICE_X45Y168        LUT5 (Prop_lut5_I4_O)        0.065    -1.434 r  BenesNetwork128_inst/CSG128/outdata_reg[51]_i_233/O
                         net (fo=2, routed)           0.736    -0.698    BenesNetwork128_inst/CSG128/outdata_reg[51]_i_233_n_0
    SLICE_X49Y163        LUT6 (Prop_lut6_I5_O)        0.170    -0.528 r  BenesNetwork128_inst/CSG128/outdata_reg[59]_i_146/O
                         net (fo=2, routed)           0.295    -0.233    BenesNetwork128_inst/CSG128/outdata_reg[59]_i_146_n_0
    SLICE_X51Y164        LUT5 (Prop_lut5_I0_O)        0.056    -0.177 r  BenesNetwork128_inst/CSG128/outdata_reg[59]_i_132/O
                         net (fo=2, routed)           0.436     0.259    BenesNetwork128_inst/CSG128/outdata_reg[59]_i_132_n_0
    SLICE_X51Y163        LUT5 (Prop_lut5_I3_O)        0.173     0.432 r  BenesNetwork128_inst/CSG128/outdata_reg[59]_i_102/O
                         net (fo=3, routed)           0.575     1.007    BenesNetwork128_inst/CSG128/outdata_reg[59]_i_102_n_0
    SLICE_X53Y166        LUT5 (Prop_lut5_I4_O)        0.170     1.177 r  BenesNetwork128_inst/CSG128/outdata_reg[95]_i_70/O
                         net (fo=2, routed)           0.365     1.542    BenesNetwork128_inst/CSG128/outdata_reg[95]_i_70_n_0
    SLICE_X52Y169        LUT6 (Prop_lut6_I5_O)        0.053     1.595 r  BenesNetwork128_inst/CSG128/outdata_reg[79]_i_49/O
                         net (fo=2, routed)           0.443     2.038    BenesNetwork128_inst/CSG128/outdata_reg[79]_i_49_n_0
    SLICE_X48Y169        LUT6 (Prop_lut6_I0_O)        0.053     2.091 r  BenesNetwork128_inst/CSG128/outdata_reg[79]_i_46/O
                         net (fo=2, routed)           0.715     2.806    BenesNetwork128_inst/CSG128/outdata_reg[79]_i_46_n_0
    SLICE_X47Y169        LUT5 (Prop_lut5_I4_O)        0.053     2.859 r  BenesNetwork128_inst/CSG128/outdata_reg[79]_i_18/O
                         net (fo=2, routed)           0.511     3.370    BenesNetwork128_inst/CSG128/outdata_reg[79]_i_18_n_0
    SLICE_X47Y173        LUT5 (Prop_lut5_I4_O)        0.056     3.426 r  BenesNetwork128_inst/CSG128/outdata_reg[77]_i_3/O
                         net (fo=2, routed)           0.403     3.829    BenesNetwork128_inst/CSG128/settop_b_128/sub_outdata_1[36]
    SLICE_X47Y172        LUT5 (Prop_lut5_I4_O)        0.179     4.008 r  BenesNetwork128_inst/CSG128/settop_b_128/outdata_reg[77]_i_1/O
                         net (fo=1, routed)           0.000     4.008    outdata[77]
    SLICE_X47Y172        FDCE                                         r  outdata_reg_reg[77]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      6.803     6.803 r  
    AL31                                              0.000     6.803 r  clk (IN)
                         net (fo=0)                   0.000     6.803    clk_wiz_inst/inst/clk_in1
    AL31                 IBUF (Prop_ibuf_I_O)         0.639     7.442 r  clk_wiz_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.149     8.591    clk_wiz_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.748     0.843 r  clk_wiz_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.284     3.127    clk_wiz_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.113     3.240 r  clk_wiz_inst/inst/clkout1_buf/O
                         net (fo=192, routed)         1.429     4.669    sys_clk
    SLICE_X47Y172        FDCE                                         r  outdata_reg_reg[77]/C
                         clock pessimism             -0.544     4.125    
                         clock uncertainty           -0.084     4.041    
    SLICE_X47Y172        FDCE (Setup_fdce_C_D)        0.063     4.104    outdata_reg_reg[77]
  -------------------------------------------------------------------
                         required time                          4.104    
                         arrival time                          -4.008    
  -------------------------------------------------------------------
                         slack                                  0.096    

Slack (MET) :             0.103ns  (required time - arrival time)
  Source:                 indata_reg_reg[31]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@3.401ns period=6.803ns})
  Destination:            outdata_reg_reg[55]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@3.401ns period=6.803ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.803ns  (clk_out1_clk_wiz_0 rise@6.803ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        6.678ns  (logic 1.239ns (18.555%)  route 5.439ns (81.445%))
  Logic Levels:           11  (LUT3=1 LUT5=7 LUT6=3)
  Clock Path Skew:        -0.001ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.123ns = ( 4.680 - 6.803 ) 
    Source Clock Delay      (SCD):    -2.671ns
    Clock Pessimism Removal (CPR):    -0.549ns
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    AL31                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_inst/inst/clk_in1
    AL31                 IBUF (Prop_ibuf_I_O)         0.765     0.765 r  clk_wiz_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.230     1.995    clk_wiz_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -8.705    -6.710 r  clk_wiz_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.396    -4.314    clk_wiz_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.120    -4.194 r  clk_wiz_inst/inst/clkout1_buf/O
                         net (fo=192, routed)         1.523    -2.671    sys_clk
    SLICE_X49Y171        FDCE                                         r  indata_reg_reg[31]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y171        FDCE (Prop_fdce_C_Q)         0.269    -2.402 r  indata_reg_reg[31]/Q
                         net (fo=2, routed)           0.479    -1.924    BenesNetwork128_inst/CSG128/Q[31]
    SLICE_X48Y171        LUT6 (Prop_lut6_I0_O)        0.053    -1.871 r  BenesNetwork128_inst/CSG128/outdata_reg[93]_i_328/O
                         net (fo=2, routed)           0.725    -1.146    BenesNetwork128_inst/CSG128/sub_indata_0[15]
    SLICE_X45Y171        LUT5 (Prop_lut5_I4_O)        0.053    -1.093 r  BenesNetwork128_inst/CSG128/outdata_reg[93]_i_203/O
                         net (fo=2, routed)           0.456    -0.637    BenesNetwork128_inst/CSG128/outdata_reg[93]_i_203_n_0
    SLICE_X44Y169        LUT5 (Prop_lut5_I0_O)        0.053    -0.584 r  BenesNetwork128_inst/CSG128/outdata_reg[27]_i_139/O
                         net (fo=2, routed)           0.498    -0.086    BenesNetwork128_inst/CSG128/outdata_reg[27]_i_139_n_0
    SLICE_X42Y169        LUT5 (Prop_lut5_I3_O)        0.065    -0.021 r  BenesNetwork128_inst/CSG128/outdata_reg[27]_i_114/O
                         net (fo=2, routed)           0.354     0.332    BenesNetwork128_inst/CSG128/outdata_reg[27]_i_114_n_0
    SLICE_X42Y169        LUT5 (Prop_lut5_I4_O)        0.168     0.500 r  BenesNetwork128_inst/CSG128/outdata_reg[27]_i_69/O
                         net (fo=3, routed)           0.543     1.043    BenesNetwork128_inst/CSG128/outdata_reg[27]_i_69_n_0
    SLICE_X39Y170        LUT6 (Prop_lut6_I5_O)        0.053     1.096 r  BenesNetwork128_inst/CSG128/outdata_reg[59]_i_66/O
                         net (fo=2, routed)           0.530     1.627    BenesNetwork128_inst/CSG128/outdata_reg[59]_i_66_n_0
    SLICE_X38Y167        LUT5 (Prop_lut5_I4_O)        0.065     1.692 r  BenesNetwork128_inst/CSG128/outdata_reg[59]_i_36/O
                         net (fo=2, routed)           0.424     2.116    BenesNetwork128_inst/CSG128/outdata_reg[59]_i_36_n_0
    SLICE_X38Y166        LUT6 (Prop_lut6_I0_O)        0.168     2.284 r  BenesNetwork128_inst/CSG128/outdata_reg[55]_i_14/O
                         net (fo=2, routed)           0.413     2.697    BenesNetwork128_inst/CSG128/outdata_reg[55]_i_14_n_0
    SLICE_X43Y166        LUT5 (Prop_lut5_I3_O)        0.053     2.750 r  BenesNetwork128_inst/CSG128/outdata_reg[55]_i_7/O
                         net (fo=2, routed)           0.613     3.363    BenesNetwork128_inst/CSG128/outdata_reg[55]_i_7_n_0
    SLICE_X44Y161        LUT5 (Prop_lut5_I4_O)        0.056     3.419 r  BenesNetwork128_inst/CSG128/outdata_reg[55]_i_2/O
                         net (fo=2, routed)           0.404     3.823    BenesNetwork128_inst/CSG128/settop_b_128/sub_outdata_0[19]
    SLICE_X45Y160        LUT3 (Prop_lut3_I0_O)        0.183     4.006 r  BenesNetwork128_inst/CSG128/settop_b_128/outdata_reg[55]_i_1/O
                         net (fo=1, routed)           0.000     4.006    outdata[55]
    SLICE_X45Y160        FDCE                                         r  outdata_reg_reg[55]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      6.803     6.803 r  
    AL31                                              0.000     6.803 r  clk (IN)
                         net (fo=0)                   0.000     6.803    clk_wiz_inst/inst/clk_in1
    AL31                 IBUF (Prop_ibuf_I_O)         0.639     7.442 r  clk_wiz_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.149     8.591    clk_wiz_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.748     0.843 r  clk_wiz_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.284     3.127    clk_wiz_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.113     3.240 r  clk_wiz_inst/inst/clkout1_buf/O
                         net (fo=192, routed)         1.440     4.680    sys_clk
    SLICE_X45Y160        FDCE                                         r  outdata_reg_reg[55]/C
                         clock pessimism             -0.549     4.131    
                         clock uncertainty           -0.084     4.047    
    SLICE_X45Y160        FDCE (Setup_fdce_C_D)        0.063     4.110    outdata_reg_reg[55]
  -------------------------------------------------------------------
                         required time                          4.110    
                         arrival time                          -4.006    
  -------------------------------------------------------------------
                         slack                                  0.103    

Slack (MET) :             0.112ns  (required time - arrival time)
  Source:                 indata_reg_reg[14]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@3.401ns period=6.803ns})
  Destination:            outdata_reg_reg[48]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@3.401ns period=6.803ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.803ns  (clk_out1_clk_wiz_0 rise@6.803ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        6.639ns  (logic 1.468ns (22.111%)  route 5.171ns (77.889%))
  Logic Levels:           11  (LUT5=6 LUT6=5)
  Clock Path Skew:        -0.002ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.126ns = ( 4.677 - 6.803 ) 
    Source Clock Delay      (SCD):    -2.673ns
    Clock Pessimism Removal (CPR):    -0.549ns
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    AL31                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_inst/inst/clk_in1
    AL31                 IBUF (Prop_ibuf_I_O)         0.765     0.765 r  clk_wiz_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.230     1.995    clk_wiz_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -8.705    -6.710 r  clk_wiz_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.396    -4.314    clk_wiz_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.120    -4.194 r  clk_wiz_inst/inst/clkout1_buf/O
                         net (fo=192, routed)         1.521    -2.673    sys_clk
    SLICE_X52Y170        FDCE                                         r  indata_reg_reg[14]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y170        FDCE (Prop_fdce_C_Q)         0.282    -2.391 r  indata_reg_reg[14]/Q
                         net (fo=2, routed)           0.354    -2.037    BenesNetwork128_inst/CSG128/Q[14]
    SLICE_X53Y170        LUT6 (Prop_lut6_I5_O)        0.157    -1.880 r  BenesNetwork128_inst/CSG128/outdata_reg[93]_i_279/O
                         net (fo=2, routed)           0.298    -1.582    BenesNetwork128_inst/CSG128/sub_indata_0[7]
    SLICE_X53Y170        LUT5 (Prop_lut5_I4_O)        0.062    -1.520 r  BenesNetwork128_inst/CSG128/outdata_reg[93]_i_354/O
                         net (fo=2, routed)           0.799    -0.721    BenesNetwork128_inst/CSG128/outdata_reg[93]_i_354_n_0
    SLICE_X41Y170        LUT6 (Prop_lut6_I5_O)        0.169    -0.552 r  BenesNetwork128_inst/CSG128/outdata_reg[93]_i_378/O
                         net (fo=2, routed)           0.510    -0.042    BenesNetwork128_inst/CSG128/outdata_reg[93]_i_378_n_0
    SLICE_X40Y165        LUT5 (Prop_lut5_I3_O)        0.053     0.011 r  BenesNetwork128_inst/CSG128/outdata_reg[93]_i_268/O
                         net (fo=2, routed)           0.559     0.570    BenesNetwork128_inst/CSG128/outdata_reg[93]_i_268_n_0
    SLICE_X41Y161        LUT5 (Prop_lut5_I4_O)        0.056     0.626 r  BenesNetwork128_inst/CSG128/outdata_reg[93]_i_166/O
                         net (fo=3, routed)           0.494     1.121    BenesNetwork128_inst/CSG128/outdata_reg[93]_i_166_n_0
    SLICE_X45Y160        LUT6 (Prop_lut6_I3_O)        0.170     1.291 r  BenesNetwork128_inst/CSG128/outdata_reg[59]_i_58/O
                         net (fo=2, routed)           0.446     1.737    BenesNetwork128_inst/CSG128/outdata_reg[59]_i_58_n_0
    SLICE_X45Y160        LUT5 (Prop_lut5_I0_O)        0.065     1.802 r  BenesNetwork128_inst/CSG128/outdata_reg[59]_i_32/O
                         net (fo=2, routed)           0.384     2.186    BenesNetwork128_inst/CSG128/outdata_reg[59]_i_32_n_0
    SLICE_X45Y161        LUT6 (Prop_lut6_I0_O)        0.170     2.356 r  BenesNetwork128_inst/CSG128/outdata_reg[55]_i_13/O
                         net (fo=2, routed)           0.306     2.662    BenesNetwork128_inst/CSG128/outdata_reg[55]_i_13_n_0
    SLICE_X44Y161        LUT5 (Prop_lut5_I3_O)        0.062     2.724 r  BenesNetwork128_inst/CSG128/outdata_reg[51]_i_19/O
                         net (fo=2, routed)           0.436     3.160    BenesNetwork128_inst/CSG128/outdata_reg[51]_i_19_n_0
    SLICE_X42Y166        LUT6 (Prop_lut6_I5_O)        0.169     3.329 r  BenesNetwork128_inst/CSG128/outdata_reg[49]_i_2/O
                         net (fo=2, routed)           0.584     3.913    BenesNetwork128_inst/CSG128/settop_b_128/sub_outdata_0[16]
    SLICE_X47Y163        LUT5 (Prop_lut5_I4_O)        0.053     3.966 r  BenesNetwork128_inst/CSG128/settop_b_128/outdata_reg[48]_i_1/O
                         net (fo=1, routed)           0.000     3.966    outdata[48]
    SLICE_X47Y163        FDCE                                         r  outdata_reg_reg[48]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      6.803     6.803 r  
    AL31                                              0.000     6.803 r  clk (IN)
                         net (fo=0)                   0.000     6.803    clk_wiz_inst/inst/clk_in1
    AL31                 IBUF (Prop_ibuf_I_O)         0.639     7.442 r  clk_wiz_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.149     8.591    clk_wiz_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.748     0.843 r  clk_wiz_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.284     3.127    clk_wiz_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.113     3.240 r  clk_wiz_inst/inst/clkout1_buf/O
                         net (fo=192, routed)         1.437     4.677    sys_clk
    SLICE_X47Y163        FDCE                                         r  outdata_reg_reg[48]/C
                         clock pessimism             -0.549     4.128    
                         clock uncertainty           -0.084     4.044    
    SLICE_X47Y163        FDCE (Setup_fdce_C_D)        0.034     4.078    outdata_reg_reg[48]
  -------------------------------------------------------------------
                         required time                          4.078    
                         arrival time                          -3.966    
  -------------------------------------------------------------------
                         slack                                  0.112    

Slack (MET) :             0.122ns  (required time - arrival time)
  Source:                 indata_reg_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@3.401ns period=6.803ns})
  Destination:            outdata_reg_reg[20]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@3.401ns period=6.803ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.803ns  (clk_out1_clk_wiz_0 rise@6.803ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        6.611ns  (logic 1.362ns (20.603%)  route 5.249ns (79.397%))
  Logic Levels:           11  (LUT3=1 LUT4=1 LUT5=5 LUT6=4)
  Clock Path Skew:        -0.021ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.135ns = ( 4.668 - 6.803 ) 
    Source Clock Delay      (SCD):    -2.663ns
    Clock Pessimism Removal (CPR):    -0.549ns
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    AL31                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_inst/inst/clk_in1
    AL31                 IBUF (Prop_ibuf_I_O)         0.765     0.765 r  clk_wiz_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.230     1.995    clk_wiz_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -8.705    -6.710 r  clk_wiz_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.396    -4.314    clk_wiz_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.120    -4.194 r  clk_wiz_inst/inst/clkout1_buf/O
                         net (fo=192, routed)         1.531    -2.663    sys_clk
    SLICE_X47Y175        FDCE                                         r  indata_reg_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y175        FDCE (Prop_fdce_C_Q)         0.269    -2.394 r  indata_reg_reg[3]/Q
                         net (fo=2, routed)           0.447    -1.947    BenesNetwork128_inst/CSG128/Q[3]
    SLICE_X47Y175        LUT4 (Prop_lut4_I0_O)        0.065    -1.882 r  BenesNetwork128_inst/CSG128/outdata_reg[93]_i_353/O
                         net (fo=2, routed)           0.377    -1.505    BenesNetwork128_inst/subnetwork_0/indata_reg_reg[63][1]
    SLICE_X43Y175        LUT6 (Prop_lut6_I0_O)        0.170    -1.335 r  BenesNetwork128_inst/subnetwork_0/outdata_reg[93]_i_287/O
                         net (fo=2, routed)           0.447    -0.888    BenesNetwork128_inst/subnetwork_0/outdata_reg_reg[88]_1
    SLICE_X42Y173        LUT6 (Prop_lut6_I0_O)        0.053    -0.835 r  BenesNetwork128_inst/subnetwork_0/outdata_reg[93]_i_179/O
                         net (fo=2, routed)           0.559    -0.276    BenesNetwork128_inst/CSG128/indata_reg_reg[5]
    SLICE_X43Y169        LUT5 (Prop_lut5_I3_O)        0.056    -0.220 r  BenesNetwork128_inst/CSG128/outdata_reg[93]_i_108/O
                         net (fo=2, routed)           0.509     0.289    BenesNetwork128_inst/CSG128/outdata_reg[93]_i_108_n_0
    SLICE_X41Y168        LUT5 (Prop_lut5_I0_O)        0.186     0.475 r  BenesNetwork128_inst/CSG128/outdata_reg[93]_i_57/O
                         net (fo=3, routed)           0.362     0.838    BenesNetwork128_inst/CSG128/outdata_reg[93]_i_57_n_0
    SLICE_X40Y167        LUT6 (Prop_lut6_I5_O)        0.169     1.007 r  BenesNetwork128_inst/CSG128/outdata_reg[27]_i_75/O
                         net (fo=2, routed)           0.394     1.401    BenesNetwork128_inst/CSG128/outdata_reg[27]_i_75_n_0
    SLICE_X40Y166        LUT6 (Prop_lut6_I5_O)        0.053     1.454 r  BenesNetwork128_inst/CSG128/outdata_reg[27]_i_33/O
                         net (fo=2, routed)           0.515     1.969    BenesNetwork128_inst/CSG128/outdata_reg[27]_i_33_n_0
    SLICE_X41Y163        LUT3 (Prop_lut3_I0_O)        0.065     2.034 r  BenesNetwork128_inst/CSG128/outdata_reg[19]_i_8/O
                         net (fo=2, routed)           0.338     2.371    BenesNetwork128_inst/CSG128/outdata_reg[19]_i_8_n_0
    SLICE_X41Y163        LUT5 (Prop_lut5_I3_O)        0.170     2.541 r  BenesNetwork128_inst/CSG128/outdata_reg[23]_i_7/O
                         net (fo=2, routed)           0.689     3.230    BenesNetwork128_inst/CSG128/outdata_reg[23]_i_7_n_0
    SLICE_X47Y158        LUT5 (Prop_lut5_I0_O)        0.053     3.283 r  BenesNetwork128_inst/CSG128/outdata_reg[21]_i_3/O
                         net (fo=2, routed)           0.611     3.894    BenesNetwork128_inst/CSG128/settop_b_128/sub_outdata_0[4]
    SLICE_X49Y157        LUT5 (Prop_lut5_I4_O)        0.053     3.947 r  BenesNetwork128_inst/CSG128/settop_b_128/outdata_reg[20]_i_1/O
                         net (fo=1, routed)           0.000     3.947    outdata[20]
    SLICE_X49Y157        FDCE                                         r  outdata_reg_reg[20]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      6.803     6.803 r  
    AL31                                              0.000     6.803 r  clk (IN)
                         net (fo=0)                   0.000     6.803    clk_wiz_inst/inst/clk_in1
    AL31                 IBUF (Prop_ibuf_I_O)         0.639     7.442 r  clk_wiz_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.149     8.591    clk_wiz_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.748     0.843 r  clk_wiz_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.284     3.127    clk_wiz_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.113     3.240 r  clk_wiz_inst/inst/clkout1_buf/O
                         net (fo=192, routed)         1.428     4.668    sys_clk
    SLICE_X49Y157        FDCE                                         r  outdata_reg_reg[20]/C
                         clock pessimism             -0.549     4.119    
                         clock uncertainty           -0.084     4.035    
    SLICE_X49Y157        FDCE (Setup_fdce_C_D)        0.035     4.070    outdata_reg_reg[20]
  -------------------------------------------------------------------
                         required time                          4.070    
                         arrival time                          -3.947    
  -------------------------------------------------------------------
                         slack                                  0.122    

Slack (MET) :             0.132ns  (required time - arrival time)
  Source:                 indata_reg_reg[14]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@3.401ns period=6.803ns})
  Destination:            outdata_reg_reg[49]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@3.401ns period=6.803ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.803ns  (clk_out1_clk_wiz_0 rise@6.803ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        6.648ns  (logic 1.477ns (22.216%)  route 5.171ns (77.784%))
  Logic Levels:           11  (LUT5=6 LUT6=5)
  Clock Path Skew:        -0.002ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.126ns = ( 4.677 - 6.803 ) 
    Source Clock Delay      (SCD):    -2.673ns
    Clock Pessimism Removal (CPR):    -0.549ns
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    AL31                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_inst/inst/clk_in1
    AL31                 IBUF (Prop_ibuf_I_O)         0.765     0.765 r  clk_wiz_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.230     1.995    clk_wiz_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -8.705    -6.710 r  clk_wiz_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.396    -4.314    clk_wiz_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.120    -4.194 r  clk_wiz_inst/inst/clkout1_buf/O
                         net (fo=192, routed)         1.521    -2.673    sys_clk
    SLICE_X52Y170        FDCE                                         r  indata_reg_reg[14]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y170        FDCE (Prop_fdce_C_Q)         0.282    -2.391 r  indata_reg_reg[14]/Q
                         net (fo=2, routed)           0.354    -2.037    BenesNetwork128_inst/CSG128/Q[14]
    SLICE_X53Y170        LUT6 (Prop_lut6_I5_O)        0.157    -1.880 r  BenesNetwork128_inst/CSG128/outdata_reg[93]_i_279/O
                         net (fo=2, routed)           0.298    -1.582    BenesNetwork128_inst/CSG128/sub_indata_0[7]
    SLICE_X53Y170        LUT5 (Prop_lut5_I4_O)        0.062    -1.520 r  BenesNetwork128_inst/CSG128/outdata_reg[93]_i_354/O
                         net (fo=2, routed)           0.799    -0.721    BenesNetwork128_inst/CSG128/outdata_reg[93]_i_354_n_0
    SLICE_X41Y170        LUT6 (Prop_lut6_I5_O)        0.169    -0.552 r  BenesNetwork128_inst/CSG128/outdata_reg[93]_i_378/O
                         net (fo=2, routed)           0.510    -0.042    BenesNetwork128_inst/CSG128/outdata_reg[93]_i_378_n_0
    SLICE_X40Y165        LUT5 (Prop_lut5_I3_O)        0.053     0.011 r  BenesNetwork128_inst/CSG128/outdata_reg[93]_i_268/O
                         net (fo=2, routed)           0.559     0.570    BenesNetwork128_inst/CSG128/outdata_reg[93]_i_268_n_0
    SLICE_X41Y161        LUT5 (Prop_lut5_I4_O)        0.056     0.626 r  BenesNetwork128_inst/CSG128/outdata_reg[93]_i_166/O
                         net (fo=3, routed)           0.494     1.121    BenesNetwork128_inst/CSG128/outdata_reg[93]_i_166_n_0
    SLICE_X45Y160        LUT6 (Prop_lut6_I3_O)        0.170     1.291 r  BenesNetwork128_inst/CSG128/outdata_reg[59]_i_58/O
                         net (fo=2, routed)           0.446     1.737    BenesNetwork128_inst/CSG128/outdata_reg[59]_i_58_n_0
    SLICE_X45Y160        LUT5 (Prop_lut5_I0_O)        0.065     1.802 r  BenesNetwork128_inst/CSG128/outdata_reg[59]_i_32/O
                         net (fo=2, routed)           0.384     2.186    BenesNetwork128_inst/CSG128/outdata_reg[59]_i_32_n_0
    SLICE_X45Y161        LUT6 (Prop_lut6_I0_O)        0.170     2.356 r  BenesNetwork128_inst/CSG128/outdata_reg[55]_i_13/O
                         net (fo=2, routed)           0.306     2.662    BenesNetwork128_inst/CSG128/outdata_reg[55]_i_13_n_0
    SLICE_X44Y161        LUT5 (Prop_lut5_I3_O)        0.062     2.724 r  BenesNetwork128_inst/CSG128/outdata_reg[51]_i_19/O
                         net (fo=2, routed)           0.436     3.160    BenesNetwork128_inst/CSG128/outdata_reg[51]_i_19_n_0
    SLICE_X42Y166        LUT6 (Prop_lut6_I5_O)        0.169     3.329 r  BenesNetwork128_inst/CSG128/outdata_reg[49]_i_2/O
                         net (fo=2, routed)           0.584     3.913    BenesNetwork128_inst/CSG128/settop_b_128/sub_outdata_0[16]
    SLICE_X47Y163        LUT5 (Prop_lut5_I3_O)        0.062     3.975 r  BenesNetwork128_inst/CSG128/settop_b_128/outdata_reg[49]_i_1/O
                         net (fo=1, routed)           0.000     3.975    outdata[49]
    SLICE_X47Y163        FDCE                                         r  outdata_reg_reg[49]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      6.803     6.803 r  
    AL31                                              0.000     6.803 r  clk (IN)
                         net (fo=0)                   0.000     6.803    clk_wiz_inst/inst/clk_in1
    AL31                 IBUF (Prop_ibuf_I_O)         0.639     7.442 r  clk_wiz_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.149     8.591    clk_wiz_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.748     0.843 r  clk_wiz_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.284     3.127    clk_wiz_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.113     3.240 r  clk_wiz_inst/inst/clkout1_buf/O
                         net (fo=192, routed)         1.437     4.677    sys_clk
    SLICE_X47Y163        FDCE                                         r  outdata_reg_reg[49]/C
                         clock pessimism             -0.549     4.128    
                         clock uncertainty           -0.084     4.044    
    SLICE_X47Y163        FDCE (Setup_fdce_C_D)        0.063     4.107    outdata_reg_reg[49]
  -------------------------------------------------------------------
                         required time                          4.107    
                         arrival time                          -3.975    
  -------------------------------------------------------------------
                         slack                                  0.132    

Slack (MET) :             0.133ns  (required time - arrival time)
  Source:                 indata_reg_reg[7]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@3.401ns period=6.803ns})
  Destination:            outdata_reg_reg[64]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@3.401ns period=6.803ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.803ns  (clk_out1_clk_wiz_0 rise@6.803ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        6.602ns  (logic 1.106ns (16.754%)  route 5.496ns (83.246%))
  Logic Levels:           11  (LUT3=3 LUT5=3 LUT6=5)
  Clock Path Skew:        -0.018ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.137ns = ( 4.666 - 6.803 ) 
    Source Clock Delay      (SCD):    -2.663ns
    Clock Pessimism Removal (CPR):    -0.544ns
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    AL31                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_inst/inst/clk_in1
    AL31                 IBUF (Prop_ibuf_I_O)         0.765     0.765 r  clk_wiz_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.230     1.995    clk_wiz_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -8.705    -6.710 r  clk_wiz_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.396    -4.314    clk_wiz_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.120    -4.194 r  clk_wiz_inst/inst/clkout1_buf/O
                         net (fo=192, routed)         1.531    -2.663    sys_clk
    SLICE_X47Y174        FDCE                                         r  indata_reg_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y174        FDCE (Prop_fdce_C_Q)         0.269    -2.394 r  indata_reg_reg[7]/Q
                         net (fo=2, routed)           0.573    -1.821    BenesNetwork128_inst/CSG128/Q[7]
    SLICE_X48Y174        LUT6 (Prop_lut6_I5_O)        0.053    -1.768 r  BenesNetwork128_inst/CSG128/outdata_reg[51]_i_239/O
                         net (fo=2, routed)           0.420    -1.349    BenesNetwork128_inst/CSG128/sub_indata_1[3]
    SLICE_X48Y173        LUT5 (Prop_lut5_I4_O)        0.065    -1.284 r  BenesNetwork128_inst/CSG128/outdata_reg[51]_i_166/O
                         net (fo=3, routed)           0.363    -0.921    BenesNetwork128_inst/subnetwork_1/indata_reg_reg[4]
    SLICE_X51Y173        LUT3 (Prop_lut3_I2_O)        0.168    -0.753 r  BenesNetwork128_inst/subnetwork_1/outdata_reg[59]_i_137/O
                         net (fo=3, routed)           0.769     0.016    BenesNetwork128_inst/subnetwork_1/outdata_reg_reg[56]_1
    SLICE_X52Y167        LUT3 (Prop_lut3_I0_O)        0.065     0.081 r  BenesNetwork128_inst/subnetwork_1/outdata_reg[59]_i_121/O
                         net (fo=2, routed)           0.376     0.457    BenesNetwork128_inst/subnetwork_1/outdata_reg_reg[56]_0
    SLICE_X51Y166        LUT5 (Prop_lut5_I0_O)        0.168     0.625 r  BenesNetwork128_inst/subnetwork_1/outdata_reg[59]_i_92/O
                         net (fo=3, routed)           0.609     1.234    BenesNetwork128_inst/CSG128/indata_reg_reg[4]
    SLICE_X51Y166        LUT5 (Prop_lut5_I0_O)        0.053     1.287 r  BenesNetwork128_inst/CSG128/outdata_reg[95]_i_68/O
                         net (fo=2, routed)           0.304     1.592    BenesNetwork128_inst/CSG128/outdata_reg[95]_i_68_n_0
    SLICE_X49Y166        LUT6 (Prop_lut6_I5_O)        0.053     1.645 r  BenesNetwork128_inst/CSG128/outdata_reg[79]_i_51/O
                         net (fo=2, routed)           0.702     2.347    BenesNetwork128_inst/CSG128/outdata_reg[79]_i_51_n_0
    SLICE_X52Y174        LUT6 (Prop_lut6_I0_O)        0.053     2.400 r  BenesNetwork128_inst/CSG128/outdata_reg[71]_i_21/O
                         net (fo=2, routed)           0.222     2.622    BenesNetwork128_inst/CSG128/outdata_reg[71]_i_21_n_0
    SLICE_X52Y174        LUT6 (Prop_lut6_I0_O)        0.053     2.675 r  BenesNetwork128_inst/CSG128/outdata_reg[67]_i_14/O
                         net (fo=2, routed)           0.757     3.432    BenesNetwork128_inst/CSG128/outdata_reg[67]_i_14_n_0
    SLICE_X47Y174        LUT6 (Prop_lut6_I0_O)        0.053     3.485 r  BenesNetwork128_inst/CSG128/outdata_reg[65]_i_4/O
                         net (fo=2, routed)           0.400     3.885    BenesNetwork128_inst/CSG128/settop_b_128/sub_outdata_1[30]
    SLICE_X45Y174        LUT3 (Prop_lut3_I0_O)        0.053     3.938 r  BenesNetwork128_inst/CSG128/settop_b_128/outdata_reg[64]_i_1/O
                         net (fo=1, routed)           0.000     3.938    outdata[64]
    SLICE_X45Y174        FDCE                                         r  outdata_reg_reg[64]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      6.803     6.803 r  
    AL31                                              0.000     6.803 r  clk (IN)
                         net (fo=0)                   0.000     6.803    clk_wiz_inst/inst/clk_in1
    AL31                 IBUF (Prop_ibuf_I_O)         0.639     7.442 r  clk_wiz_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.149     8.591    clk_wiz_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.748     0.843 r  clk_wiz_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.284     3.127    clk_wiz_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.113     3.240 r  clk_wiz_inst/inst/clkout1_buf/O
                         net (fo=192, routed)         1.426     4.666    sys_clk
    SLICE_X45Y174        FDCE                                         r  outdata_reg_reg[64]/C
                         clock pessimism             -0.544     4.122    
                         clock uncertainty           -0.084     4.038    
    SLICE_X45Y174        FDCE (Setup_fdce_C_D)        0.034     4.072    outdata_reg_reg[64]
  -------------------------------------------------------------------
                         required time                          4.072    
                         arrival time                          -3.938    
  -------------------------------------------------------------------
                         slack                                  0.133    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             1.463ns  (arrival time - required time)
  Source:                 indata_reg_reg[34]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@3.401ns period=6.803ns})
  Destination:            outdata_reg_reg[93]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@3.401ns period=6.803ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        1.567ns  (logic 0.298ns (19.012%)  route 1.269ns (80.988%))
  Logic Levels:           7  (LUT5=6 LUT6=1)
  Clock Path Skew:        0.008ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.748ns
    Source Clock Delay      (SCD):    -0.778ns
    Clock Pessimism Removal (CPR):    0.022ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    AL31                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_inst/inst/clk_in1
    AL31                 IBUF (Prop_ibuf_I_O)         0.165     0.165 r  clk_wiz_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.503     0.668    clk_wiz_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.046    -2.378 r  clk_wiz_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.944    -1.434    clk_wiz_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.408 r  clk_wiz_inst/inst/clkout1_buf/O
                         net (fo=192, routed)         0.630    -0.778    sys_clk
    SLICE_X47Y168        FDCE                                         r  indata_reg_reg[34]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y168        FDCE (Prop_fdce_C_Q)         0.100    -0.678 r  indata_reg_reg[34]/Q
                         net (fo=4, routed)           0.133    -0.545    BenesNetwork128_inst/CSG128/Q[34]
    SLICE_X46Y168        LUT5 (Prop_lut5_I2_O)        0.028    -0.517 r  BenesNetwork128_inst/CSG128/outdata_reg[93]_i_190/O
                         net (fo=2, routed)           0.252    -0.265    BenesNetwork128_inst/CSG128/outdata_reg[93]_i_190_n_0
    SLICE_X43Y170        LUT5 (Prop_lut5_I4_O)        0.028    -0.237 r  BenesNetwork128_inst/CSG128/outdata_reg[93]_i_111/O
                         net (fo=4, routed)           0.132    -0.105    BenesNetwork128_inst/CSG128/outdata_reg[93]_i_111_n_0
    SLICE_X43Y169        LUT5 (Prop_lut5_I0_O)        0.028    -0.077 r  BenesNetwork128_inst/CSG128/outdata_reg[93]_i_69/O
                         net (fo=3, routed)           0.150     0.073    BenesNetwork128_inst/CSG128/outdata_reg[93]_i_69_n_0
    SLICE_X41Y169        LUT5 (Prop_lut5_I2_O)        0.028     0.101 r  BenesNetwork128_inst/CSG128/outdata_reg[93]_i_27/O
                         net (fo=2, routed)           0.134     0.235    BenesNetwork128_inst/CSG128/outdata_reg[93]_i_27_n_0
    SLICE_X41Y170        LUT6 (Prop_lut6_I5_O)        0.028     0.263 r  BenesNetwork128_inst/CSG128/outdata_reg[93]_i_9/O
                         net (fo=4, routed)           0.197     0.460    BenesNetwork128_inst/CSG128/outdata_reg[93]_i_9_n_0
    SLICE_X42Y171        LUT5 (Prop_lut5_I2_O)        0.028     0.488 r  BenesNetwork128_inst/CSG128/outdata_reg[93]_i_2/O
                         net (fo=3, routed)           0.272     0.760    BenesNetwork128_inst/CSG128/settop_b_128/indata_reg_reg[13]_1
    SLICE_X46Y172        LUT5 (Prop_lut5_I0_O)        0.030     0.790 r  BenesNetwork128_inst/CSG128/settop_b_128/outdata_reg[93]_i_1/O
                         net (fo=1, routed)           0.000     0.790    outdata[93]
    SLICE_X46Y172        FDCE                                         r  outdata_reg_reg[93]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    AL31                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_inst/inst/clk_in1
    AL31                 IBUF (Prop_ibuf_I_O)         0.332     0.332 r  clk_wiz_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.553     0.885    clk_wiz_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.499    -2.614 r  clk_wiz_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.010    -1.604    clk_wiz_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030    -1.574 r  clk_wiz_inst/inst/clkout1_buf/O
                         net (fo=192, routed)         0.826    -0.748    sys_clk
    SLICE_X46Y172        FDCE                                         r  outdata_reg_reg[93]/C
                         clock pessimism             -0.022    -0.770    
    SLICE_X46Y172        FDCE (Hold_fdce_C_D)         0.096    -0.674    outdata_reg_reg[93]
  -------------------------------------------------------------------
                         required time                          0.674    
                         arrival time                           0.790    
  -------------------------------------------------------------------
                         slack                                  1.463    

Slack (MET) :             1.470ns  (arrival time - required time)
  Source:                 indata_reg_reg[34]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@3.401ns period=6.803ns})
  Destination:            outdata_reg_reg[92]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@3.401ns period=6.803ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        1.565ns  (logic 0.296ns (18.908%)  route 1.269ns (81.092%))
  Logic Levels:           7  (LUT5=6 LUT6=1)
  Clock Path Skew:        0.008ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.748ns
    Source Clock Delay      (SCD):    -0.778ns
    Clock Pessimism Removal (CPR):    0.022ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    AL31                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_inst/inst/clk_in1
    AL31                 IBUF (Prop_ibuf_I_O)         0.165     0.165 r  clk_wiz_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.503     0.668    clk_wiz_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.046    -2.378 r  clk_wiz_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.944    -1.434    clk_wiz_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.408 r  clk_wiz_inst/inst/clkout1_buf/O
                         net (fo=192, routed)         0.630    -0.778    sys_clk
    SLICE_X47Y168        FDCE                                         r  indata_reg_reg[34]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y168        FDCE (Prop_fdce_C_Q)         0.100    -0.678 r  indata_reg_reg[34]/Q
                         net (fo=4, routed)           0.133    -0.545    BenesNetwork128_inst/CSG128/Q[34]
    SLICE_X46Y168        LUT5 (Prop_lut5_I2_O)        0.028    -0.517 r  BenesNetwork128_inst/CSG128/outdata_reg[93]_i_190/O
                         net (fo=2, routed)           0.252    -0.265    BenesNetwork128_inst/CSG128/outdata_reg[93]_i_190_n_0
    SLICE_X43Y170        LUT5 (Prop_lut5_I4_O)        0.028    -0.237 r  BenesNetwork128_inst/CSG128/outdata_reg[93]_i_111/O
                         net (fo=4, routed)           0.132    -0.105    BenesNetwork128_inst/CSG128/outdata_reg[93]_i_111_n_0
    SLICE_X43Y169        LUT5 (Prop_lut5_I0_O)        0.028    -0.077 r  BenesNetwork128_inst/CSG128/outdata_reg[93]_i_69/O
                         net (fo=3, routed)           0.150     0.073    BenesNetwork128_inst/CSG128/outdata_reg[93]_i_69_n_0
    SLICE_X41Y169        LUT5 (Prop_lut5_I2_O)        0.028     0.101 r  BenesNetwork128_inst/CSG128/outdata_reg[93]_i_27/O
                         net (fo=2, routed)           0.134     0.235    BenesNetwork128_inst/CSG128/outdata_reg[93]_i_27_n_0
    SLICE_X41Y170        LUT6 (Prop_lut6_I5_O)        0.028     0.263 r  BenesNetwork128_inst/CSG128/outdata_reg[93]_i_9/O
                         net (fo=4, routed)           0.197     0.460    BenesNetwork128_inst/CSG128/outdata_reg[93]_i_9_n_0
    SLICE_X42Y171        LUT5 (Prop_lut5_I2_O)        0.028     0.488 r  BenesNetwork128_inst/CSG128/outdata_reg[93]_i_2/O
                         net (fo=3, routed)           0.272     0.760    BenesNetwork128_inst/CSG128/settop_b_128/indata_reg_reg[13]_1
    SLICE_X46Y172        LUT5 (Prop_lut5_I0_O)        0.028     0.788 r  BenesNetwork128_inst/CSG128/settop_b_128/outdata_reg[92]_i_1/O
                         net (fo=1, routed)           0.000     0.788    outdata[92]
    SLICE_X46Y172        FDCE                                         r  outdata_reg_reg[92]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    AL31                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_inst/inst/clk_in1
    AL31                 IBUF (Prop_ibuf_I_O)         0.332     0.332 r  clk_wiz_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.553     0.885    clk_wiz_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.499    -2.614 r  clk_wiz_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.010    -1.604    clk_wiz_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030    -1.574 r  clk_wiz_inst/inst/clkout1_buf/O
                         net (fo=192, routed)         0.826    -0.748    sys_clk
    SLICE_X46Y172        FDCE                                         r  outdata_reg_reg[92]/C
                         clock pessimism             -0.022    -0.770    
    SLICE_X46Y172        FDCE (Hold_fdce_C_D)         0.087    -0.683    outdata_reg_reg[92]
  -------------------------------------------------------------------
                         required time                          0.683    
                         arrival time                           0.788    
  -------------------------------------------------------------------
                         slack                                  1.470    

Slack (MET) :             1.516ns  (arrival time - required time)
  Source:                 indata_reg_reg[34]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@3.401ns period=6.803ns})
  Destination:            outdata_reg_reg[89]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@3.401ns period=6.803ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        1.600ns  (logic 0.339ns (21.190%)  route 1.261ns (78.810%))
  Logic Levels:           7  (LUT5=6 LUT6=1)
  Clock Path Skew:        0.009ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.747ns
    Source Clock Delay      (SCD):    -0.778ns
    Clock Pessimism Removal (CPR):    0.022ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    AL31                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_inst/inst/clk_in1
    AL31                 IBUF (Prop_ibuf_I_O)         0.165     0.165 r  clk_wiz_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.503     0.668    clk_wiz_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.046    -2.378 r  clk_wiz_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.944    -1.434    clk_wiz_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.408 r  clk_wiz_inst/inst/clkout1_buf/O
                         net (fo=192, routed)         0.630    -0.778    sys_clk
    SLICE_X47Y168        FDCE                                         r  indata_reg_reg[34]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y168        FDCE (Prop_fdce_C_Q)         0.100    -0.678 r  indata_reg_reg[34]/Q
                         net (fo=4, routed)           0.133    -0.545    BenesNetwork128_inst/CSG128/Q[34]
    SLICE_X46Y168        LUT5 (Prop_lut5_I2_O)        0.028    -0.517 r  BenesNetwork128_inst/CSG128/outdata_reg[93]_i_190/O
                         net (fo=2, routed)           0.252    -0.265    BenesNetwork128_inst/CSG128/outdata_reg[93]_i_190_n_0
    SLICE_X43Y170        LUT5 (Prop_lut5_I4_O)        0.028    -0.237 r  BenesNetwork128_inst/CSG128/outdata_reg[93]_i_111/O
                         net (fo=4, routed)           0.132    -0.105    BenesNetwork128_inst/CSG128/outdata_reg[93]_i_111_n_0
    SLICE_X43Y169        LUT5 (Prop_lut5_I0_O)        0.028    -0.077 r  BenesNetwork128_inst/CSG128/outdata_reg[93]_i_69/O
                         net (fo=3, routed)           0.150     0.073    BenesNetwork128_inst/CSG128/outdata_reg[93]_i_69_n_0
    SLICE_X41Y169        LUT5 (Prop_lut5_I2_O)        0.028     0.101 r  BenesNetwork128_inst/CSG128/outdata_reg[93]_i_27/O
                         net (fo=2, routed)           0.134     0.235    BenesNetwork128_inst/CSG128/outdata_reg[93]_i_27_n_0
    SLICE_X41Y170        LUT6 (Prop_lut6_I5_O)        0.028     0.263 r  BenesNetwork128_inst/CSG128/outdata_reg[93]_i_9/O
                         net (fo=4, routed)           0.197     0.460    BenesNetwork128_inst/CSG128/outdata_reg[93]_i_9_n_0
    SLICE_X42Y171        LUT5 (Prop_lut5_I2_O)        0.030     0.490 r  BenesNetwork128_inst/CSG128/outdata_reg[91]_i_2/O
                         net (fo=4, routed)           0.263     0.753    BenesNetwork128_inst/CSG128/settop_b_128/indata_reg_reg[13]_0
    SLICE_X47Y171        LUT5 (Prop_lut5_I2_O)        0.069     0.822 r  BenesNetwork128_inst/CSG128/settop_b_128/outdata_reg[89]_i_1/O
                         net (fo=1, routed)           0.000     0.822    outdata[89]
    SLICE_X47Y171        FDCE                                         r  outdata_reg_reg[89]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    AL31                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_inst/inst/clk_in1
    AL31                 IBUF (Prop_ibuf_I_O)         0.332     0.332 r  clk_wiz_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.553     0.885    clk_wiz_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.499    -2.614 r  clk_wiz_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.010    -1.604    clk_wiz_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030    -1.574 r  clk_wiz_inst/inst/clkout1_buf/O
                         net (fo=192, routed)         0.827    -0.747    sys_clk
    SLICE_X47Y171        FDCE                                         r  outdata_reg_reg[89]/C
                         clock pessimism             -0.022    -0.769    
    SLICE_X47Y171        FDCE (Hold_fdce_C_D)         0.075    -0.694    outdata_reg_reg[89]
  -------------------------------------------------------------------
                         required time                          0.694    
                         arrival time                           0.822    
  -------------------------------------------------------------------
                         slack                                  1.516    

Slack (MET) :             1.523ns  (arrival time - required time)
  Source:                 indata_reg_reg[28]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@3.401ns period=6.803ns})
  Destination:            outdata_reg_reg[7]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@3.401ns period=6.803ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        1.642ns  (logic 0.326ns (19.858%)  route 1.316ns (80.142%))
  Logic Levels:           8  (LUT4=1 LUT5=4 LUT6=3)
  Clock Path Skew:        0.023ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.749ns
    Source Clock Delay      (SCD):    -0.793ns
    Clock Pessimism Removal (CPR):    0.021ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    AL31                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_inst/inst/clk_in1
    AL31                 IBUF (Prop_ibuf_I_O)         0.165     0.165 r  clk_wiz_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.503     0.668    clk_wiz_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.046    -2.378 r  clk_wiz_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.944    -1.434    clk_wiz_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.408 r  clk_wiz_inst/inst/clkout1_buf/O
                         net (fo=192, routed)         0.615    -0.793    sys_clk
    SLICE_X51Y171        FDCE                                         r  indata_reg_reg[28]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y171        FDCE (Prop_fdce_C_Q)         0.100    -0.693 r  indata_reg_reg[28]/Q
                         net (fo=4, routed)           0.187    -0.506    BenesNetwork128_inst/CSG128/Q[28]
    SLICE_X51Y170        LUT5 (Prop_lut5_I0_O)        0.028    -0.478 r  BenesNetwork128_inst/CSG128/outdata_reg[51]_i_229/O
                         net (fo=3, routed)           0.107    -0.370    BenesNetwork128_inst/CSG128/outdata_reg[51]_i_229_n_0
    SLICE_X51Y169        LUT4 (Prop_lut4_I3_O)        0.028    -0.342 r  BenesNetwork128_inst/CSG128/outdata_reg[51]_i_149/O
                         net (fo=3, routed)           0.226    -0.116    BenesNetwork128_inst/CSG128/outdata_reg[51]_i_149_n_0
    SLICE_X49Y167        LUT5 (Prop_lut5_I0_O)        0.028    -0.088 r  BenesNetwork128_inst/CSG128/outdata_reg[51]_i_94/O
                         net (fo=3, routed)           0.209     0.120    BenesNetwork128_inst/CSG128/outdata_reg[51]_i_94_n_0
    SLICE_X49Y164        LUT6 (Prop_lut6_I3_O)        0.028     0.148 r  BenesNetwork128_inst/CSG128/outdata_reg[27]_i_91/O
                         net (fo=2, routed)           0.159     0.308    BenesNetwork128_inst/CSG128/outdata_reg[27]_i_91_n_0
    SLICE_X49Y161        LUT6 (Prop_lut6_I0_O)        0.028     0.336 r  BenesNetwork128_inst/CSG128/outdata_reg[7]_i_25/O
                         net (fo=2, routed)           0.133     0.468    BenesNetwork128_inst/CSG128/outdata_reg[7]_i_25_n_0
    SLICE_X49Y161        LUT6 (Prop_lut6_I5_O)        0.028     0.496 r  BenesNetwork128_inst/CSG128/outdata_reg[7]_i_18/O
                         net (fo=3, routed)           0.125     0.621    BenesNetwork128_inst/CSG128/outdata_reg[7]_i_18_n_0
    SLICE_X49Y161        LUT5 (Prop_lut5_I2_O)        0.028     0.649 r  BenesNetwork128_inst/CSG128/outdata_reg[7]_i_6/O
                         net (fo=2, routed)           0.170     0.819    BenesNetwork128_inst/CSG128/settop_b_128/sub_outdata_1[3]
    SLICE_X48Y159        LUT5 (Prop_lut5_I4_O)        0.030     0.849 r  BenesNetwork128_inst/CSG128/settop_b_128/outdata_reg[7]_i_1/O
                         net (fo=1, routed)           0.000     0.849    outdata[7]
    SLICE_X48Y159        FDCE                                         r  outdata_reg_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    AL31                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_inst/inst/clk_in1
    AL31                 IBUF (Prop_ibuf_I_O)         0.332     0.332 r  clk_wiz_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.553     0.885    clk_wiz_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.499    -2.614 r  clk_wiz_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.010    -1.604    clk_wiz_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030    -1.574 r  clk_wiz_inst/inst/clkout1_buf/O
                         net (fo=192, routed)         0.825    -0.749    sys_clk
    SLICE_X48Y159        FDCE                                         r  outdata_reg_reg[7]/C
                         clock pessimism             -0.021    -0.770    
    SLICE_X48Y159        FDCE (Hold_fdce_C_D)         0.096    -0.674    outdata_reg_reg[7]
  -------------------------------------------------------------------
                         required time                          0.674    
                         arrival time                           0.849    
  -------------------------------------------------------------------
                         slack                                  1.523    

Slack (MET) :             1.529ns  (arrival time - required time)
  Source:                 indata_reg_reg[34]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@3.401ns period=6.803ns})
  Destination:            outdata_reg_reg[88]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@3.401ns period=6.803ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        1.599ns  (logic 0.338ns (21.141%)  route 1.261ns (78.859%))
  Logic Levels:           7  (LUT5=6 LUT6=1)
  Clock Path Skew:        0.009ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.747ns
    Source Clock Delay      (SCD):    -0.778ns
    Clock Pessimism Removal (CPR):    0.022ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    AL31                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_inst/inst/clk_in1
    AL31                 IBUF (Prop_ibuf_I_O)         0.165     0.165 r  clk_wiz_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.503     0.668    clk_wiz_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.046    -2.378 r  clk_wiz_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.944    -1.434    clk_wiz_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.408 r  clk_wiz_inst/inst/clkout1_buf/O
                         net (fo=192, routed)         0.630    -0.778    sys_clk
    SLICE_X47Y168        FDCE                                         r  indata_reg_reg[34]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y168        FDCE (Prop_fdce_C_Q)         0.100    -0.678 r  indata_reg_reg[34]/Q
                         net (fo=4, routed)           0.133    -0.545    BenesNetwork128_inst/CSG128/Q[34]
    SLICE_X46Y168        LUT5 (Prop_lut5_I2_O)        0.028    -0.517 r  BenesNetwork128_inst/CSG128/outdata_reg[93]_i_190/O
                         net (fo=2, routed)           0.252    -0.265    BenesNetwork128_inst/CSG128/outdata_reg[93]_i_190_n_0
    SLICE_X43Y170        LUT5 (Prop_lut5_I4_O)        0.028    -0.237 r  BenesNetwork128_inst/CSG128/outdata_reg[93]_i_111/O
                         net (fo=4, routed)           0.132    -0.105    BenesNetwork128_inst/CSG128/outdata_reg[93]_i_111_n_0
    SLICE_X43Y169        LUT5 (Prop_lut5_I0_O)        0.028    -0.077 r  BenesNetwork128_inst/CSG128/outdata_reg[93]_i_69/O
                         net (fo=3, routed)           0.150     0.073    BenesNetwork128_inst/CSG128/outdata_reg[93]_i_69_n_0
    SLICE_X41Y169        LUT5 (Prop_lut5_I2_O)        0.028     0.101 r  BenesNetwork128_inst/CSG128/outdata_reg[93]_i_27/O
                         net (fo=2, routed)           0.134     0.235    BenesNetwork128_inst/CSG128/outdata_reg[93]_i_27_n_0
    SLICE_X41Y170        LUT6 (Prop_lut6_I5_O)        0.028     0.263 r  BenesNetwork128_inst/CSG128/outdata_reg[93]_i_9/O
                         net (fo=4, routed)           0.197     0.460    BenesNetwork128_inst/CSG128/outdata_reg[93]_i_9_n_0
    SLICE_X42Y171        LUT5 (Prop_lut5_I2_O)        0.030     0.490 r  BenesNetwork128_inst/CSG128/outdata_reg[91]_i_2/O
                         net (fo=4, routed)           0.263     0.753    BenesNetwork128_inst/CSG128/settop_b_128/indata_reg_reg[13]_0
    SLICE_X47Y171        LUT5 (Prop_lut5_I2_O)        0.068     0.821 r  BenesNetwork128_inst/CSG128/settop_b_128/outdata_reg[88]_i_1/O
                         net (fo=1, routed)           0.000     0.821    outdata[88]
    SLICE_X47Y171        FDCE                                         r  outdata_reg_reg[88]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    AL31                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_inst/inst/clk_in1
    AL31                 IBUF (Prop_ibuf_I_O)         0.332     0.332 r  clk_wiz_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.553     0.885    clk_wiz_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.499    -2.614 r  clk_wiz_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.010    -1.604    clk_wiz_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030    -1.574 r  clk_wiz_inst/inst/clkout1_buf/O
                         net (fo=192, routed)         0.827    -0.747    sys_clk
    SLICE_X47Y171        FDCE                                         r  outdata_reg_reg[88]/C
                         clock pessimism             -0.022    -0.769    
    SLICE_X47Y171        FDCE (Hold_fdce_C_D)         0.061    -0.708    outdata_reg_reg[88]
  -------------------------------------------------------------------
                         required time                          0.708    
                         arrival time                           0.821    
  -------------------------------------------------------------------
                         slack                                  1.529    

Slack (MET) :             1.530ns  (arrival time - required time)
  Source:                 indata_reg_reg[28]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@3.401ns period=6.803ns})
  Destination:            outdata_reg_reg[6]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@3.401ns period=6.803ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        1.640ns  (logic 0.324ns (19.761%)  route 1.316ns (80.239%))
  Logic Levels:           8  (LUT4=1 LUT5=4 LUT6=3)
  Clock Path Skew:        0.023ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.749ns
    Source Clock Delay      (SCD):    -0.793ns
    Clock Pessimism Removal (CPR):    0.021ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    AL31                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_inst/inst/clk_in1
    AL31                 IBUF (Prop_ibuf_I_O)         0.165     0.165 r  clk_wiz_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.503     0.668    clk_wiz_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.046    -2.378 r  clk_wiz_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.944    -1.434    clk_wiz_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.408 r  clk_wiz_inst/inst/clkout1_buf/O
                         net (fo=192, routed)         0.615    -0.793    sys_clk
    SLICE_X51Y171        FDCE                                         r  indata_reg_reg[28]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y171        FDCE (Prop_fdce_C_Q)         0.100    -0.693 r  indata_reg_reg[28]/Q
                         net (fo=4, routed)           0.187    -0.506    BenesNetwork128_inst/CSG128/Q[28]
    SLICE_X51Y170        LUT5 (Prop_lut5_I0_O)        0.028    -0.478 r  BenesNetwork128_inst/CSG128/outdata_reg[51]_i_229/O
                         net (fo=3, routed)           0.107    -0.370    BenesNetwork128_inst/CSG128/outdata_reg[51]_i_229_n_0
    SLICE_X51Y169        LUT4 (Prop_lut4_I3_O)        0.028    -0.342 r  BenesNetwork128_inst/CSG128/outdata_reg[51]_i_149/O
                         net (fo=3, routed)           0.226    -0.116    BenesNetwork128_inst/CSG128/outdata_reg[51]_i_149_n_0
    SLICE_X49Y167        LUT5 (Prop_lut5_I0_O)        0.028    -0.088 r  BenesNetwork128_inst/CSG128/outdata_reg[51]_i_94/O
                         net (fo=3, routed)           0.209     0.120    BenesNetwork128_inst/CSG128/outdata_reg[51]_i_94_n_0
    SLICE_X49Y164        LUT6 (Prop_lut6_I3_O)        0.028     0.148 r  BenesNetwork128_inst/CSG128/outdata_reg[27]_i_91/O
                         net (fo=2, routed)           0.159     0.308    BenesNetwork128_inst/CSG128/outdata_reg[27]_i_91_n_0
    SLICE_X49Y161        LUT6 (Prop_lut6_I0_O)        0.028     0.336 r  BenesNetwork128_inst/CSG128/outdata_reg[7]_i_25/O
                         net (fo=2, routed)           0.133     0.468    BenesNetwork128_inst/CSG128/outdata_reg[7]_i_25_n_0
    SLICE_X49Y161        LUT6 (Prop_lut6_I5_O)        0.028     0.496 r  BenesNetwork128_inst/CSG128/outdata_reg[7]_i_18/O
                         net (fo=3, routed)           0.125     0.621    BenesNetwork128_inst/CSG128/outdata_reg[7]_i_18_n_0
    SLICE_X49Y161        LUT5 (Prop_lut5_I2_O)        0.028     0.649 r  BenesNetwork128_inst/CSG128/outdata_reg[7]_i_6/O
                         net (fo=2, routed)           0.170     0.819    BenesNetwork128_inst/CSG128/settop_b_128/sub_outdata_1[3]
    SLICE_X48Y159        LUT5 (Prop_lut5_I3_O)        0.028     0.847 r  BenesNetwork128_inst/CSG128/settop_b_128/outdata_reg[6]_i_1/O
                         net (fo=1, routed)           0.000     0.847    outdata[6]
    SLICE_X48Y159        FDCE                                         r  outdata_reg_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    AL31                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_inst/inst/clk_in1
    AL31                 IBUF (Prop_ibuf_I_O)         0.332     0.332 r  clk_wiz_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.553     0.885    clk_wiz_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.499    -2.614 r  clk_wiz_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.010    -1.604    clk_wiz_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030    -1.574 r  clk_wiz_inst/inst/clkout1_buf/O
                         net (fo=192, routed)         0.825    -0.749    sys_clk
    SLICE_X48Y159        FDCE                                         r  outdata_reg_reg[6]/C
                         clock pessimism             -0.021    -0.770    
    SLICE_X48Y159        FDCE (Hold_fdce_C_D)         0.087    -0.683    outdata_reg_reg[6]
  -------------------------------------------------------------------
                         required time                          0.683    
                         arrival time                           0.847    
  -------------------------------------------------------------------
                         slack                                  1.530    

Slack (MET) :             1.530ns  (arrival time - required time)
  Source:                 indata_reg_reg[34]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@3.401ns period=6.803ns})
  Destination:            outdata_reg_reg[91]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@3.401ns period=6.803ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        1.634ns  (logic 0.339ns (20.748%)  route 1.295ns (79.252%))
  Logic Levels:           7  (LUT5=6 LUT6=1)
  Clock Path Skew:        0.008ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.748ns
    Source Clock Delay      (SCD):    -0.778ns
    Clock Pessimism Removal (CPR):    0.022ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    AL31                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_inst/inst/clk_in1
    AL31                 IBUF (Prop_ibuf_I_O)         0.165     0.165 r  clk_wiz_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.503     0.668    clk_wiz_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.046    -2.378 r  clk_wiz_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.944    -1.434    clk_wiz_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.408 r  clk_wiz_inst/inst/clkout1_buf/O
                         net (fo=192, routed)         0.630    -0.778    sys_clk
    SLICE_X47Y168        FDCE                                         r  indata_reg_reg[34]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y168        FDCE (Prop_fdce_C_Q)         0.100    -0.678 r  indata_reg_reg[34]/Q
                         net (fo=4, routed)           0.133    -0.545    BenesNetwork128_inst/CSG128/Q[34]
    SLICE_X46Y168        LUT5 (Prop_lut5_I2_O)        0.028    -0.517 r  BenesNetwork128_inst/CSG128/outdata_reg[93]_i_190/O
                         net (fo=2, routed)           0.252    -0.265    BenesNetwork128_inst/CSG128/outdata_reg[93]_i_190_n_0
    SLICE_X43Y170        LUT5 (Prop_lut5_I4_O)        0.028    -0.237 r  BenesNetwork128_inst/CSG128/outdata_reg[93]_i_111/O
                         net (fo=4, routed)           0.132    -0.105    BenesNetwork128_inst/CSG128/outdata_reg[93]_i_111_n_0
    SLICE_X43Y169        LUT5 (Prop_lut5_I0_O)        0.028    -0.077 r  BenesNetwork128_inst/CSG128/outdata_reg[93]_i_69/O
                         net (fo=3, routed)           0.150     0.073    BenesNetwork128_inst/CSG128/outdata_reg[93]_i_69_n_0
    SLICE_X41Y169        LUT5 (Prop_lut5_I2_O)        0.028     0.101 r  BenesNetwork128_inst/CSG128/outdata_reg[93]_i_27/O
                         net (fo=2, routed)           0.134     0.235    BenesNetwork128_inst/CSG128/outdata_reg[93]_i_27_n_0
    SLICE_X41Y170        LUT6 (Prop_lut6_I5_O)        0.028     0.263 r  BenesNetwork128_inst/CSG128/outdata_reg[93]_i_9/O
                         net (fo=4, routed)           0.197     0.460    BenesNetwork128_inst/CSG128/outdata_reg[93]_i_9_n_0
    SLICE_X42Y171        LUT5 (Prop_lut5_I2_O)        0.030     0.490 r  BenesNetwork128_inst/CSG128/outdata_reg[91]_i_2/O
                         net (fo=4, routed)           0.297     0.787    BenesNetwork128_inst/CSG128/settop_b_128/indata_reg_reg[13]_0
    SLICE_X46Y172        LUT5 (Prop_lut5_I0_O)        0.069     0.856 r  BenesNetwork128_inst/CSG128/settop_b_128/outdata_reg[91]_i_1/O
                         net (fo=1, routed)           0.000     0.856    outdata[91]
    SLICE_X46Y172        FDCE                                         r  outdata_reg_reg[91]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    AL31                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_inst/inst/clk_in1
    AL31                 IBUF (Prop_ibuf_I_O)         0.332     0.332 r  clk_wiz_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.553     0.885    clk_wiz_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.499    -2.614 r  clk_wiz_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.010    -1.604    clk_wiz_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030    -1.574 r  clk_wiz_inst/inst/clkout1_buf/O
                         net (fo=192, routed)         0.826    -0.748    sys_clk
    SLICE_X46Y172        FDCE                                         r  outdata_reg_reg[91]/C
                         clock pessimism             -0.022    -0.770    
    SLICE_X46Y172        FDCE (Hold_fdce_C_D)         0.096    -0.674    outdata_reg_reg[91]
  -------------------------------------------------------------------
                         required time                          0.674    
                         arrival time                           0.856    
  -------------------------------------------------------------------
                         slack                                  1.530    

Slack (MET) :             1.538ns  (arrival time - required time)
  Source:                 indata_reg_reg[34]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@3.401ns period=6.803ns})
  Destination:            outdata_reg_reg[90]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@3.401ns period=6.803ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        1.633ns  (logic 0.338ns (20.699%)  route 1.295ns (79.301%))
  Logic Levels:           7  (LUT5=6 LUT6=1)
  Clock Path Skew:        0.008ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.748ns
    Source Clock Delay      (SCD):    -0.778ns
    Clock Pessimism Removal (CPR):    0.022ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    AL31                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_inst/inst/clk_in1
    AL31                 IBUF (Prop_ibuf_I_O)         0.165     0.165 r  clk_wiz_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.503     0.668    clk_wiz_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.046    -2.378 r  clk_wiz_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.944    -1.434    clk_wiz_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.408 r  clk_wiz_inst/inst/clkout1_buf/O
                         net (fo=192, routed)         0.630    -0.778    sys_clk
    SLICE_X47Y168        FDCE                                         r  indata_reg_reg[34]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y168        FDCE (Prop_fdce_C_Q)         0.100    -0.678 r  indata_reg_reg[34]/Q
                         net (fo=4, routed)           0.133    -0.545    BenesNetwork128_inst/CSG128/Q[34]
    SLICE_X46Y168        LUT5 (Prop_lut5_I2_O)        0.028    -0.517 r  BenesNetwork128_inst/CSG128/outdata_reg[93]_i_190/O
                         net (fo=2, routed)           0.252    -0.265    BenesNetwork128_inst/CSG128/outdata_reg[93]_i_190_n_0
    SLICE_X43Y170        LUT5 (Prop_lut5_I4_O)        0.028    -0.237 r  BenesNetwork128_inst/CSG128/outdata_reg[93]_i_111/O
                         net (fo=4, routed)           0.132    -0.105    BenesNetwork128_inst/CSG128/outdata_reg[93]_i_111_n_0
    SLICE_X43Y169        LUT5 (Prop_lut5_I0_O)        0.028    -0.077 r  BenesNetwork128_inst/CSG128/outdata_reg[93]_i_69/O
                         net (fo=3, routed)           0.150     0.073    BenesNetwork128_inst/CSG128/outdata_reg[93]_i_69_n_0
    SLICE_X41Y169        LUT5 (Prop_lut5_I2_O)        0.028     0.101 r  BenesNetwork128_inst/CSG128/outdata_reg[93]_i_27/O
                         net (fo=2, routed)           0.134     0.235    BenesNetwork128_inst/CSG128/outdata_reg[93]_i_27_n_0
    SLICE_X41Y170        LUT6 (Prop_lut6_I5_O)        0.028     0.263 r  BenesNetwork128_inst/CSG128/outdata_reg[93]_i_9/O
                         net (fo=4, routed)           0.197     0.460    BenesNetwork128_inst/CSG128/outdata_reg[93]_i_9_n_0
    SLICE_X42Y171        LUT5 (Prop_lut5_I2_O)        0.030     0.490 r  BenesNetwork128_inst/CSG128/outdata_reg[91]_i_2/O
                         net (fo=4, routed)           0.297     0.787    BenesNetwork128_inst/CSG128/settop_b_128/indata_reg_reg[13]_0
    SLICE_X46Y172        LUT5 (Prop_lut5_I0_O)        0.068     0.855 r  BenesNetwork128_inst/CSG128/settop_b_128/outdata_reg[90]_i_1/O
                         net (fo=1, routed)           0.000     0.855    outdata[90]
    SLICE_X46Y172        FDCE                                         r  outdata_reg_reg[90]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    AL31                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_inst/inst/clk_in1
    AL31                 IBUF (Prop_ibuf_I_O)         0.332     0.332 r  clk_wiz_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.553     0.885    clk_wiz_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.499    -2.614 r  clk_wiz_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.010    -1.604    clk_wiz_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030    -1.574 r  clk_wiz_inst/inst/clkout1_buf/O
                         net (fo=192, routed)         0.826    -0.748    sys_clk
    SLICE_X46Y172        FDCE                                         r  outdata_reg_reg[90]/C
                         clock pessimism             -0.022    -0.770    
    SLICE_X46Y172        FDCE (Hold_fdce_C_D)         0.087    -0.683    outdata_reg_reg[90]
  -------------------------------------------------------------------
                         required time                          0.683    
                         arrival time                           0.855    
  -------------------------------------------------------------------
                         slack                                  1.538    

Slack (MET) :             1.541ns  (arrival time - required time)
  Source:                 indata_reg_reg[26]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@3.401ns period=6.803ns})
  Destination:            outdata_reg_reg[83]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@3.401ns period=6.803ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        1.647ns  (logic 0.386ns (23.430%)  route 1.261ns (76.570%))
  Logic Levels:           8  (LUT5=4 LUT6=4)
  Clock Path Skew:        0.010ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.761ns
    Source Clock Delay      (SCD):    -0.792ns
    Clock Pessimism Removal (CPR):    0.021ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    AL31                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_inst/inst/clk_in1
    AL31                 IBUF (Prop_ibuf_I_O)         0.165     0.165 r  clk_wiz_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.503     0.668    clk_wiz_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.046    -2.378 r  clk_wiz_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.944    -1.434    clk_wiz_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.408 r  clk_wiz_inst/inst/clkout1_buf/O
                         net (fo=192, routed)         0.616    -0.792    sys_clk
    SLICE_X48Y170        FDCE                                         r  indata_reg_reg[26]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y170        FDCE (Prop_fdce_C_Q)         0.118    -0.674 r  indata_reg_reg[26]/Q
                         net (fo=4, routed)           0.170    -0.504    BenesNetwork128_inst/CSG128/Q[26]
    SLICE_X51Y170        LUT5 (Prop_lut5_I2_O)        0.028    -0.476 r  BenesNetwork128_inst/CSG128/outdata_reg[51]_i_227/O
                         net (fo=3, routed)           0.136    -0.340    BenesNetwork128_inst/CSG128/outdata_reg[51]_i_227_n_0
    SLICE_X49Y169        LUT6 (Prop_lut6_I3_O)        0.028    -0.312 r  BenesNetwork128_inst/CSG128/outdata_reg[95]_i_74/O
                         net (fo=2, routed)           0.179    -0.133    BenesNetwork128_inst/CSG128/outdata_reg[95]_i_74_n_0
    SLICE_X48Y169        LUT5 (Prop_lut5_I0_O)        0.030    -0.103 r  BenesNetwork128_inst/CSG128/outdata_reg[95]_i_60/O
                         net (fo=3, routed)           0.143     0.040    BenesNetwork128_inst/CSG128/outdata_reg[95]_i_60_n_0
    SLICE_X48Y169        LUT6 (Prop_lut6_I0_O)        0.068     0.108 r  BenesNetwork128_inst/CSG128/outdata_reg[95]_i_32/O
                         net (fo=2, routed)           0.108     0.216    BenesNetwork128_inst/CSG128/outdata_reg[95]_i_32_n_0
    SLICE_X49Y169        LUT6 (Prop_lut6_I5_O)        0.028     0.244 r  BenesNetwork128_inst/CSG128/outdata_reg[95]_i_11/O
                         net (fo=2, routed)           0.180     0.424    BenesNetwork128_inst/CSG128/outdata_reg[95]_i_11_n_0
    SLICE_X48Y170        LUT6 (Prop_lut6_I5_O)        0.028     0.452 r  BenesNetwork128_inst/CSG128/outdata_reg[87]_i_18/O
                         net (fo=4, routed)           0.174     0.626    BenesNetwork128_inst/CSG128/outdata_reg[87]_i_18_n_0
    SLICE_X48Y171        LUT5 (Prop_lut5_I0_O)        0.028     0.654 r  BenesNetwork128_inst/CSG128/outdata_reg[83]_i_6/O
                         net (fo=2, routed)           0.172     0.826    BenesNetwork128_inst/CSG128/settop_b_128/sub_outdata_1[39]
    SLICE_X48Y172        LUT5 (Prop_lut5_I4_O)        0.030     0.856 r  BenesNetwork128_inst/CSG128/settop_b_128/outdata_reg[83]_i_1/O
                         net (fo=1, routed)           0.000     0.856    outdata[83]
    SLICE_X48Y172        FDCE                                         r  outdata_reg_reg[83]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    AL31                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_inst/inst/clk_in1
    AL31                 IBUF (Prop_ibuf_I_O)         0.332     0.332 r  clk_wiz_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.553     0.885    clk_wiz_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.499    -2.614 r  clk_wiz_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.010    -1.604    clk_wiz_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030    -1.574 r  clk_wiz_inst/inst/clkout1_buf/O
                         net (fo=192, routed)         0.813    -0.761    sys_clk
    SLICE_X48Y172        FDCE                                         r  outdata_reg_reg[83]/C
                         clock pessimism             -0.021    -0.782    
    SLICE_X48Y172        FDCE (Hold_fdce_C_D)         0.096    -0.686    outdata_reg_reg[83]
  -------------------------------------------------------------------
                         required time                          0.686    
                         arrival time                           0.856    
  -------------------------------------------------------------------
                         slack                                  1.541    

Slack (MET) :             1.542ns  (arrival time - required time)
  Source:                 indata_reg_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@3.401ns period=6.803ns})
  Destination:            outdata_reg_reg[27]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@3.401ns period=6.803ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        1.663ns  (logic 0.316ns (19.004%)  route 1.347ns (80.996%))
  Logic Levels:           7  (LUT5=6 LUT6=1)
  Clock Path Skew:        0.025ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.749ns
    Source Clock Delay      (SCD):    -0.795ns
    Clock Pessimism Removal (CPR):    0.021ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    AL31                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_inst/inst/clk_in1
    AL31                 IBUF (Prop_ibuf_I_O)         0.165     0.165 r  clk_wiz_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.503     0.668    clk_wiz_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.046    -2.378 r  clk_wiz_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.944    -1.434    clk_wiz_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.408 r  clk_wiz_inst/inst/clkout1_buf/O
                         net (fo=192, routed)         0.613    -0.795    sys_clk
    SLICE_X48Y173        FDCE                                         r  indata_reg_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y173        FDCE (Prop_fdce_C_Q)         0.118    -0.677 r  indata_reg_reg[4]/Q
                         net (fo=4, routed)           0.199    -0.478    BenesNetwork128_inst/CSG128/Q[4]
    SLICE_X48Y173        LUT5 (Prop_lut5_I2_O)        0.028    -0.450 r  BenesNetwork128_inst/CSG128/outdata_reg[51]_i_206/O
                         net (fo=4, routed)           0.230    -0.220    BenesNetwork128_inst/CSG128/outdata_reg[51]_i_206_n_0
    SLICE_X48Y170        LUT5 (Prop_lut5_I0_O)        0.028    -0.192 r  BenesNetwork128_inst/CSG128/outdata_reg[27]_i_121/O
                         net (fo=2, routed)           0.083    -0.110    BenesNetwork128_inst/CSG128/outdata_reg[27]_i_121_n_0
    SLICE_X48Y170        LUT5 (Prop_lut5_I0_O)        0.028    -0.082 r  BenesNetwork128_inst/CSG128/outdata_reg[27]_i_79/O
                         net (fo=3, routed)           0.163     0.081    BenesNetwork128_inst/CSG128/outdata_reg[27]_i_79_n_0
    SLICE_X51Y168        LUT6 (Prop_lut6_I3_O)        0.028     0.109 r  BenesNetwork128_inst/CSG128/outdata_reg[27]_i_34/O
                         net (fo=4, routed)           0.351     0.460    BenesNetwork128_inst/CSG128/outdata_reg[27]_i_34_n_0
    SLICE_X49Y160        LUT5 (Prop_lut5_I0_O)        0.028     0.488 r  BenesNetwork128_inst/CSG128/outdata_reg[27]_i_18/O
                         net (fo=3, routed)           0.183     0.671    BenesNetwork128_inst/CSG128/outdata_reg[27]_i_18_n_0
    SLICE_X49Y159        LUT5 (Prop_lut5_I0_O)        0.028     0.699 r  BenesNetwork128_inst/CSG128/outdata_reg[27]_i_6/O
                         net (fo=2, routed)           0.139     0.838    BenesNetwork128_inst/CSG128/settop_b_128/sub_outdata_1[13]
    SLICE_X48Y159        LUT5 (Prop_lut5_I4_O)        0.030     0.868 r  BenesNetwork128_inst/CSG128/settop_b_128/outdata_reg[27]_i_1/O
                         net (fo=1, routed)           0.000     0.868    outdata[27]
    SLICE_X48Y159        FDCE                                         r  outdata_reg_reg[27]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    AL31                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_inst/inst/clk_in1
    AL31                 IBUF (Prop_ibuf_I_O)         0.332     0.332 r  clk_wiz_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.553     0.885    clk_wiz_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.499    -2.614 r  clk_wiz_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.010    -1.604    clk_wiz_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030    -1.574 r  clk_wiz_inst/inst/clkout1_buf/O
                         net (fo=192, routed)         0.825    -0.749    sys_clk
    SLICE_X48Y159        FDCE                                         r  outdata_reg_reg[27]/C
                         clock pessimism             -0.021    -0.770    
    SLICE_X48Y159        FDCE (Hold_fdce_C_D)         0.096    -0.674    outdata_reg_reg[27]
  -------------------------------------------------------------------
                         required time                          0.674    
                         arrival time                           0.868    
  -------------------------------------------------------------------
                         slack                                  1.542    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_out1_clk_wiz_0
Waveform(ns):       { 0.000 3.401 }
Period(ns):         6.803
Sources:            { clk_wiz_inst/inst/mmcm_adv_inst/CLKOUT0 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     BUFG/I              n/a            1.600         6.803       5.203      BUFGCTRL_X0Y0    clk_wiz_inst/inst/clkout1_buf/I
Min Period        n/a     MMCME2_ADV/CLKOUT0  n/a            1.249         6.803       5.554      MMCME2_ADV_X0Y1  clk_wiz_inst/inst/mmcm_adv_inst/CLKOUT0
Min Period        n/a     FDCE/C              n/a            0.750         6.803       6.053      SLICE_X46Y160    indata_reg_reg[86]/C
Min Period        n/a     FDCE/C              n/a            0.750         6.803       6.053      SLICE_X46Y157    outdata_reg_reg[35]/C
Min Period        n/a     FDCE/C              n/a            0.750         6.803       6.053      SLICE_X45Y162    outdata_reg_reg[37]/C
Min Period        n/a     FDCE/C              n/a            0.750         6.803       6.053      SLICE_X45Y162    outdata_reg_reg[39]/C
Min Period        n/a     FDCE/C              n/a            0.750         6.803       6.053      SLICE_X47Y161    outdata_reg_reg[3]/C
Min Period        n/a     FDCE/C              n/a            0.750         6.803       6.053      SLICE_X44Y164    outdata_reg_reg[41]/C
Min Period        n/a     FDCE/C              n/a            0.750         6.803       6.053      SLICE_X45Y166    outdata_reg_reg[43]/C
Min Period        n/a     FDCE/C              n/a            0.750         6.803       6.053      SLICE_X45Y164    outdata_reg_reg[45]/C
Max Period        n/a     MMCME2_ADV/CLKOUT0  n/a            213.360       6.803       206.557    MMCME2_ADV_X0Y1  clk_wiz_inst/inst/mmcm_adv_inst/CLKOUT0
Low Pulse Width   Slow    FDCE/C              n/a            0.400         3.401       3.001      SLICE_X46Y160    indata_reg_reg[86]/C
Low Pulse Width   Slow    FDCE/C              n/a            0.400         3.401       3.001      SLICE_X45Y160    outdata_reg_reg[55]/C
Low Pulse Width   Slow    FDCE/C              n/a            0.400         3.401       3.001      SLICE_X47Y159    outdata_reg_reg[23]/C
Low Pulse Width   Slow    FDCE/C              n/a            0.400         3.401       3.001      SLICE_X47Y159    outdata_reg_reg[31]/C
Low Pulse Width   Slow    FDCE/C              n/a            0.400         3.401       3.001      SLICE_X46Y157    outdata_reg_reg[35]/C
Low Pulse Width   Slow    FDCE/C              n/a            0.400         3.401       3.001      SLICE_X47Y161    outdata_reg_reg[3]/C
Low Pulse Width   Slow    FDCE/C              n/a            0.400         3.401       3.001      SLICE_X45Y165    outdata_reg_reg[47]/C
Low Pulse Width   Slow    FDCE/C              n/a            0.400         3.401       3.001      SLICE_X46Y161    outdata_reg_reg[53]/C
Low Pulse Width   Slow    FDCE/C              n/a            0.400         3.401       3.001      SLICE_X46Y171    outdata_reg_reg[73]/C
Low Pulse Width   Slow    FDCE/C              n/a            0.400         3.401       3.001      SLICE_X46Y171    outdata_reg_reg[75]/C
High Pulse Width  Fast    FDCE/C              n/a            0.350         3.401       3.051      SLICE_X49Y164    indata_reg_reg[77]/C
High Pulse Width  Fast    FDCE/C              n/a            0.350         3.401       3.051      SLICE_X49Y163    indata_reg_reg[78]/C
High Pulse Width  Slow    FDCE/C              n/a            0.350         3.401       3.051      SLICE_X46Y163    indata_reg_reg[79]/C
High Pulse Width  Fast    FDCE/C              n/a            0.350         3.401       3.051      SLICE_X46Y163    indata_reg_reg[79]/C
High Pulse Width  Slow    FDCE/C              n/a            0.350         3.401       3.051      SLICE_X47Y174    indata_reg_reg[7]/C
High Pulse Width  Fast    FDCE/C              n/a            0.350         3.401       3.051      SLICE_X47Y174    indata_reg_reg[7]/C
High Pulse Width  Slow    FDCE/C              n/a            0.350         3.401       3.051      SLICE_X47Y168    indata_reg_reg[80]/C
High Pulse Width  Fast    FDCE/C              n/a            0.350         3.401       3.051      SLICE_X47Y168    indata_reg_reg[80]/C
High Pulse Width  Slow    FDCE/C              n/a            0.350         3.401       3.051      SLICE_X47Y168    indata_reg_reg[81]/C
High Pulse Width  Fast    FDCE/C              n/a            0.350         3.401       3.051      SLICE_X47Y168    indata_reg_reg[81]/C



---------------------------------------------------------------------------------------------------
From Clock:  clkfbout_clk_wiz_0
  To Clock:  clkfbout_clk_wiz_0

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack       18.400ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clkfbout_clk_wiz_0
Waveform(ns):       { 0.000 10.000 }
Period(ns):         20.000
Sources:            { clk_wiz_inst/inst/mmcm_adv_inst/CLKFBOUT }

Check Type  Corner  Lib Pin              Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period  n/a     BUFG/I               n/a            1.600         20.000      18.400     BUFGCTRL_X0Y1    clk_wiz_inst/inst/clkf_buf/I
Min Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            1.249         20.000      18.751     MMCME2_ADV_X0Y1  clk_wiz_inst/inst/mmcm_adv_inst/CLKFBOUT
Min Period  n/a     MMCME2_ADV/CLKFBIN   n/a            1.249         20.000      18.751     MMCME2_ADV_X0Y1  clk_wiz_inst/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBIN   n/a            100.000       20.000      80.000     MMCME2_ADV_X0Y1  clk_wiz_inst/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            213.360       20.000      193.360    MMCME2_ADV_X0Y1  clk_wiz_inst/inst/mmcm_adv_inst/CLKFBOUT



