/*******************************************************************************
Copyright (c) 2022-2024 Rapid Silicon
This source code contains proprietary information belonging to Rapid Silicon
(the "licensor") released under license and non-disclosure agreement to the
recipient (the "licensee").

The information shared and protected by the license and non-disclosure agreement
includes but is not limited to the following:
* operational algorithms of the product
* logos, graphics, source code, and visual presentation of the product
* confidential operational information of the licensor

The recipient of this source code is NOT permitted to publicly disclose,
re-use, archive beyond the period of the license agreement, transfer to a
sub-licensee, or re-implement any portion of the content covered by the license
and non-disclosure agreement without the prior written consent of the licensor.
*********************************************************************************/

Version  : 2024.07
Build    : 1.1.32
Hash     : f231183
Date     : Jul 19 2024
Type     : Engineering
Log Time   : Fri Jul 19 10:28:25 2024 GMT
/*******************************************************************************
Copyright (c) 2022-2024 Rapid Silicon
This source code contains proprietary information belonging to Rapid Silicon
(the "licensor") released under license and non-disclosure agreement to the
recipient (the "licensee").

The information shared and protected by the license and non-disclosure agreement
includes but is not limited to the following:
* operational algorithms of the product
* logos, graphics, source code, and visual presentation of the product
* confidential operational information of the licensor

The recipient of this source code is NOT permitted to publicly disclose,
re-use, archive beyond the period of the license agreement, transfer to a
sub-licensee, or re-implement any portion of the content covered by the license
and non-disclosure agreement without the prior written consent of the licensor.
*********************************************************************************/

Version  : 2024.07
Build    : 1.1.32
Hash     : f231183
Date     : Jul 19 2024
Type     : Engineering
Log Time   : Fri Jul 19 10:28:25 2024 GMT

 /----------------------------------------------------------------------------\
 |                                                                            |
 |  yosys -- Yosys Open SYnthesis Suite                                       |
 |                                                                            |
 |  Copyright (C) 2012 - 2020  Claire Xenia Wolf <claire@yosyshq.com>         |
 |                                                                            |
 |  Permission to use, copy, modify, and/or distribute this software for any  |
 |  purpose with or without fee is hereby granted, provided that the above    |
 |  copyright notice and this permission notice appear in all copies.         |
 |                                                                            |
 |  THE SOFTWARE IS PROVIDED "AS IS" AND THE AUTHOR DISCLAIMS ALL WARRANTIES  |
 |  WITH REGARD TO THIS SOFTWARE INCLUDING ALL IMPLIED WARRANTIES OF          |
 |  MERCHANTABILITY AND FITNESS. IN NO EVENT SHALL THE AUTHOR BE LIABLE FOR   |
 |  ANY SPECIAL, DIRECT, INDIRECT, OR CONSEQUENTIAL DAMAGES OR ANY DAMAGES    |
 |  WHATSOEVER RESULTING FROM LOSS OF USE, DATA OR PROFITS, WHETHER IN AN     |
 |  ACTION OF CONTRACT, NEGLIGENCE OR OTHER TORTIOUS ACTION, ARISING OUT OF   |
 |  OR IN CONNECTION WITH THE USE OR PERFORMANCE OF THIS SOFTWARE.            |
 |                                                                            |
 \----------------------------------------------------------------------------/

 Yosys 0.38 (git sha1 d2189b06a, gcc 11.2.1 -fPIC -Os)


-- Executing script file `/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/jira_testcases/video_stream_scaler_EDA-2184/results_dir/video_stream_scalar_EDA-2184/run_1/synth_1_1/analysis/video_stream_scalar_EDA-2184_analyzer.cmd' --

1. Executing Verilog-2005 frontend: /nfs_eda_sw/softwares/Raptor/instl_dir/07_19_2024_09_15_02/share/raptor/sim_models/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/blackbox_models/cell_sim_blackbox.v
Parsing SystemVerilog input from `/nfs_eda_sw/softwares/Raptor/instl_dir/07_19_2024_09_15_02/share/raptor/sim_models/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/blackbox_models/cell_sim_blackbox.v' to AST representation.
Generating RTLIL representation for module `\BOOT_CLOCK'.
Generating RTLIL representation for module `\CARRY'.
Generating RTLIL representation for module `\CLK_BUF'.
Generating RTLIL representation for module `\DFFNRE'.
Generating RTLIL representation for module `\DFFRE'.
Generating RTLIL representation for module `\DSP19X2'.
Generating RTLIL representation for module `\DSP38'.
Generating RTLIL representation for module `\FCLK_BUF'.
Generating RTLIL representation for module `\FIFO18KX2'.
Generating RTLIL representation for module `\FIFO36K'.
Generating RTLIL representation for module `\I_BUF_DS'.
Generating RTLIL representation for module `\I_BUF'.
Generating RTLIL representation for module `\I_DDR'.
Generating RTLIL representation for module `\I_DELAY'.
Generating RTLIL representation for module `\I_SERDES'.
Generating RTLIL representation for module `\LUT1'.
Generating RTLIL representation for module `\LUT2'.
Generating RTLIL representation for module `\LUT3'.
Generating RTLIL representation for module `\LUT4'.
Generating RTLIL representation for module `\LUT5'.
Generating RTLIL representation for module `\LUT6'.
Generating RTLIL representation for module `\O_BUF_DS'.
Generating RTLIL representation for module `\O_BUFT_DS'.
Generating RTLIL representation for module `\O_BUFT'.
Generating RTLIL representation for module `\O_BUF'.
Generating RTLIL representation for module `\O_DDR'.
Generating RTLIL representation for module `\O_DELAY'.
Generating RTLIL representation for module `\O_SERDES_CLK'.
Generating RTLIL representation for module `\O_SERDES'.
Generating RTLIL representation for module `\PLL'.
Generating RTLIL representation for module `\SOC_FPGA_INTF_AHB_M'.
Generating RTLIL representation for module `\SOC_FPGA_INTF_AHB_S'.
Generating RTLIL representation for module `\SOC_FPGA_INTF_AXI_M0'.
Generating RTLIL representation for module `\SOC_FPGA_INTF_AXI_M1'.
Generating RTLIL representation for module `\SOC_FPGA_INTF_DMA'.
Generating RTLIL representation for module `\SOC_FPGA_INTF_IRQ'.
Generating RTLIL representation for module `\SOC_FPGA_INTF_JTAG'.
Generating RTLIL representation for module `\SOC_FPGA_TEMPERATURE'.
Generating RTLIL representation for module `\TDP_RAM18KX2'.
Generating RTLIL representation for module `\TDP_RAM36K'.
Generating RTLIL representation for module `\LATCH'.
Generating RTLIL representation for module `\LATCHN'.
Generating RTLIL representation for module `\LATCHR'.
Generating RTLIL representation for module `\LATCHS'.
Generating RTLIL representation for module `\LATCHNR'.
Generating RTLIL representation for module `\LATCHNS'.
Generating RTLIL representation for module `\BRAM2x18_TDP'.
Generating RTLIL representation for module `\BRAM2x18_SDP'.
Generating RTLIL representation for module `\_$_mem_v2_asymmetric'.
Successfully finished Verilog frontend.

2. Executing Verilog-2005 frontend: /nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/jira_testcases/video_stream_scaler_EDA-2184/results_dir/.././rtl/scaler.v
Parsing Verilog input from `/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/jira_testcases/video_stream_scaler_EDA-2184/results_dir/.././rtl/scaler.v' to AST representation.
Generating RTLIL representation for module `\streamScaler'.
Generating RTLIL representation for module `\ramFifo'.
/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/jira_testcases/video_stream_scaler_EDA-2184/results_dir/.././rtl/scaler.v:624: Warning: Range [0:-1] select out of bounds on signal `\readSelect': Setting 1 LSB bits to undef.
Generating RTLIL representation for module `\ramDualPort'.
Successfully finished Verilog frontend.

3. Executing Verilog-2005 frontend: /nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/jira_testcases/video_stream_scaler_EDA-2184/results_dir/.././rtl/scaler_sr_top.v
Parsing Verilog input from `/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/jira_testcases/video_stream_scaler_EDA-2184/results_dir/.././rtl/scaler_sr_top.v' to AST representation.
Generating RTLIL representation for module `\streamScaler_sr_top'.
Successfully finished Verilog frontend.

-- Running command `hierarchy -top streamScaler_sr_top' --

4. Executing HIERARCHY pass (managing design hierarchy).

4.1. Analyzing design hierarchy..
Top module:  \streamScaler_sr_top
Used module:     \streamScaler
Used module:         \ramFifo
Used module:             \ramDualPort
Parameter \DATA_WIDTH = 8
Parameter \ADDRESS_WIDTH = 11
Parameter \BUFFER_SIZE = 4

4.2. Executing AST frontend in derive mode using pre-parsed AST for module `\ramFifo'.
Parameter \DATA_WIDTH = 8
Parameter \ADDRESS_WIDTH = 11
Parameter \BUFFER_SIZE = 4
Generating RTLIL representation for module `$paramod$860786f6f2fd7b12cd3bf751c52138cfca08ba9b\ramFifo'.
Parameter \DATA_WIDTH = 8
Parameter \ADDRESS_WIDTH = 8

4.3. Executing AST frontend in derive mode using pre-parsed AST for module `\ramDualPort'.
Parameter \DATA_WIDTH = 8
Parameter \ADDRESS_WIDTH = 8
Generating RTLIL representation for module `$paramod$b098088021a308c8eb75e64cabf8851707a43e74\ramDualPort'.
Parameter \DATA_WIDTH = 8
Parameter \ADDRESS_WIDTH = 8
Found cached RTLIL representation for module `$paramod$b098088021a308c8eb75e64cabf8851707a43e74\ramDualPort'.
Reprocessing module ramFifo because instantiated module ramDualPort has become available.
Generating RTLIL representation for module `\ramFifo'.
/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/jira_testcases/video_stream_scaler_EDA-2184/results_dir/.././rtl/scaler.v:624: Warning: Range [0:-1] select out of bounds on signal `\readSelect': Setting 1 LSB bits to undef.
Parameter \DATA_WIDTH = 8
Parameter \CHANNELS = 1
Parameter \DISCARD_CNT_WIDTH = 8
Parameter \INPUT_X_RES_WIDTH = 11
Parameter \INPUT_Y_RES_WIDTH = 11
Parameter \OUTPUT_X_RES_WIDTH = 11
Parameter \OUTPUT_Y_RES_WIDTH = 11
Parameter \FRACTION_BITS = 8
Parameter \SCALE_INT_BITS = 4
Parameter \SCALE_FRAC_BITS = 14
Parameter \BUFFER_SIZE = 4
Parameter \COEFF_WIDTH = 9
Parameter \SCALE_BITS = 18
Parameter \BUFFER_SIZE_WIDTH = 3

4.4. Executing AST frontend in derive mode using pre-parsed AST for module `\streamScaler'.
Parameter \DATA_WIDTH = 8
Parameter \CHANNELS = 1
Parameter \DISCARD_CNT_WIDTH = 8
Parameter \INPUT_X_RES_WIDTH = 11
Parameter \INPUT_Y_RES_WIDTH = 11
Parameter \OUTPUT_X_RES_WIDTH = 11
Parameter \OUTPUT_Y_RES_WIDTH = 11
Parameter \FRACTION_BITS = 8
Parameter \SCALE_INT_BITS = 4
Parameter \SCALE_FRAC_BITS = 14
Parameter \BUFFER_SIZE = 4
Parameter \COEFF_WIDTH = 9
Parameter \SCALE_BITS = 18
Parameter \BUFFER_SIZE_WIDTH = 3
Generating RTLIL representation for module `$paramod$35d7ee669ab3f736185a188d54797f87db819916\streamScaler'.

4.5. Analyzing design hierarchy..
Top module:  \streamScaler_sr_top
Used module:     $paramod$35d7ee669ab3f736185a188d54797f87db819916\streamScaler
Used module:         \ramFifo
Used module:             \ramDualPort
Parameter \DATA_WIDTH = 8
Parameter \ADDRESS_WIDTH = 8
Found cached RTLIL representation for module `$paramod$b098088021a308c8eb75e64cabf8851707a43e74\ramDualPort'.
Parameter \DATA_WIDTH = 8
Parameter \ADDRESS_WIDTH = 8
Found cached RTLIL representation for module `$paramod$b098088021a308c8eb75e64cabf8851707a43e74\ramDualPort'.
Parameter \DATA_WIDTH = 8
Parameter \ADDRESS_WIDTH = 11
Parameter \BUFFER_SIZE = 4
Found cached RTLIL representation for module `$paramod$860786f6f2fd7b12cd3bf751c52138cfca08ba9b\ramFifo'.

4.6. Analyzing design hierarchy..
Top module:  \streamScaler_sr_top
Used module:     $paramod$35d7ee669ab3f736185a188d54797f87db819916\streamScaler
Used module:         $paramod$860786f6f2fd7b12cd3bf751c52138cfca08ba9b\ramFifo
Used module:             \ramDualPort
Parameter \DATA_WIDTH = 8
Parameter \ADDRESS_WIDTH = 11

4.7. Executing AST frontend in derive mode using pre-parsed AST for module `\ramDualPort'.
Parameter \DATA_WIDTH = 8
Parameter \ADDRESS_WIDTH = 11
Generating RTLIL representation for module `$paramod$18cb21fb90708fc6090f5cc5f35688a6f5908992\ramDualPort'.
Parameter \DATA_WIDTH = 8
Parameter \ADDRESS_WIDTH = 11
Found cached RTLIL representation for module `$paramod$18cb21fb90708fc6090f5cc5f35688a6f5908992\ramDualPort'.
Parameter \DATA_WIDTH = 8
Parameter \ADDRESS_WIDTH = 11
Found cached RTLIL representation for module `$paramod$18cb21fb90708fc6090f5cc5f35688a6f5908992\ramDualPort'.
Parameter \DATA_WIDTH = 8
Parameter \ADDRESS_WIDTH = 11
Found cached RTLIL representation for module `$paramod$18cb21fb90708fc6090f5cc5f35688a6f5908992\ramDualPort'.
Reprocessing module $paramod$860786f6f2fd7b12cd3bf751c52138cfca08ba9b\ramFifo because instantiated module $paramod$18cb21fb90708fc6090f5cc5f35688a6f5908992\ramDualPort has become available.
Generating RTLIL representation for module `$paramod$860786f6f2fd7b12cd3bf751c52138cfca08ba9b\ramFifo'.

4.8. Analyzing design hierarchy..
Top module:  \streamScaler_sr_top
Used module:     $paramod$35d7ee669ab3f736185a188d54797f87db819916\streamScaler
Used module:         $paramod$860786f6f2fd7b12cd3bf751c52138cfca08ba9b\ramFifo
Used module:             \ramDualPort
Parameter \DATA_WIDTH = 8
Parameter \ADDRESS_WIDTH = 11
Found cached RTLIL representation for module `$paramod$18cb21fb90708fc6090f5cc5f35688a6f5908992\ramDualPort'.
Parameter \DATA_WIDTH = 8
Parameter \ADDRESS_WIDTH = 11
Found cached RTLIL representation for module `$paramod$18cb21fb90708fc6090f5cc5f35688a6f5908992\ramDualPort'.
Parameter \DATA_WIDTH = 8
Parameter \ADDRESS_WIDTH = 11
Found cached RTLIL representation for module `$paramod$18cb21fb90708fc6090f5cc5f35688a6f5908992\ramDualPort'.
Parameter \DATA_WIDTH = 8
Parameter \ADDRESS_WIDTH = 11
Found cached RTLIL representation for module `$paramod$18cb21fb90708fc6090f5cc5f35688a6f5908992\ramDualPort'.

4.9. Analyzing design hierarchy..
Top module:  \streamScaler_sr_top
Used module:     $paramod$35d7ee669ab3f736185a188d54797f87db819916\streamScaler
Used module:         $paramod$860786f6f2fd7b12cd3bf751c52138cfca08ba9b\ramFifo
Used module:             $paramod$18cb21fb90708fc6090f5cc5f35688a6f5908992\ramDualPort

4.10. Analyzing design hierarchy..
Top module:  \streamScaler_sr_top
Used module:     $paramod$35d7ee669ab3f736185a188d54797f87db819916\streamScaler
Used module:         $paramod$860786f6f2fd7b12cd3bf751c52138cfca08ba9b\ramFifo
Used module:             $paramod$18cb21fb90708fc6090f5cc5f35688a6f5908992\ramDualPort
Removing unused module `\ramFifo'.
Removing unused module `\ramDualPort'.
Removing unused module `$paramod$b098088021a308c8eb75e64cabf8851707a43e74\ramDualPort'.
Removing unused module `\streamScaler'.
Removed 4 unused modules.

Dumping file hier_info.json ...
 Process module "$paramod$18cb21fb90708fc6090f5cc5f35688a6f5908992\\ramDualPort"
 Process module "$paramod$35d7ee669ab3f736185a188d54797f87db819916\\streamScaler"
 Process module "$paramod$860786f6f2fd7b12cd3bf751c52138cfca08ba9b\\ramFifo"
Dumping file port_info.json ...

Warnings: 1 unique messages, 2 total
End of script. Logfile hash: 2fb25fe35c, CPU: user 0.16s system 0.02s, MEM: 15.91 MB peak
Yosys 0.38 (git sha1 d2189b06a, gcc 11.2.1 -fPIC -Os)
Time spent: 53% 6x read_verilog (0 sec), 43% 1x hierarchy (0 sec), ...
