Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2018.2 (win64) Build 2258646 Thu Jun 14 20:03:12 MDT 2018
| Date         : Sun Feb 10 02:54:05 2019
| Host         : PCPHESEBE02 running 64-bit Service Pack 1  (build 7601)
| Command      : report_design_analysis -timing -setup -max_paths 10 -extend -show_all -logic_level_distribution -logic_level_dist_paths 1000 -complexity -congestion -name design_analysis_1 -file design_analysis.txt
| Design       : wrapper
| Device       : xcvu9p
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Report Design Analysis

Table of Contents
-----------------
1. Setup Path Characteristics 1-10
2. Logic Level Distribution
3. Complexity Characteristics (Cells)
4. Placed Maximum Level Congestion Reporting
5. Initial Estimated Router Congestion Reporting
6. Routed Maximum Level Congestion Reporting
7. SLR Net Crossing Reporting
8. Placed Tile Based Congestion Metric (Vertical)
9. Placed Tile Based Congestion Metric (Horizontal)

1. Setup Path Characteristics 1-10
----------------------------------

Setup Characteristics for Path #1
+---------------------------+--------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
|      Characteristics      |     WorstPath to Src     |                                                                                       Path #1                                                                                       |                                                                                       WorstPath from Dst                                                                                      |
+---------------------------+--------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
| Requirement               |                   12.500 |                                                                                                                                                                              12.500 |                                                                                                                                                                                        12.500 |
| Path Delay                |                    0.473 |                                                                                                                                                                              16.305 |                                                                                                                                                                                        16.034 |
| Logic Delay               | 0.099(21%)               | 3.806(24%)                                                                                                                                                                          | 4.189(27%)                                                                                                                                                                                    |
| Net Delay                 | 0.374(79%)               | 12.499(76%)                                                                                                                                                                         | 11.845(73%)                                                                                                                                                                                   |
| Clock Skew                |                   -0.126 |                                                                                                                                                                              -0.104 |                                                                                                                                                                                         0.139 |
| Slack                     |                   11.892 |                                                                                                                                                                              -3.917 |                                                                                                                                                                                        -3.403 |
| Timing Exception          |                          |                                                                                                                                                                                     |                                                                                                                                                                                               |
| Bounding Box Size         | 1% x 0%                  | 14% x 6%                                                                                                                                                                            | 19% x 3%                                                                                                                                                                                      |
| Clock Region Distance     | (0, 0)                   | (0, 1)                                                                                                                                                                              | (1, 0)                                                                                                                                                                                        |
| Cumulative Fanout         |                        4 |                                                                                                                                                                                 339 |                                                                                                                                                                                           270 |
| Fixed Loc                 |                        0 |                                                                                                                                                                                   0 |                                                                                                                                                                                             0 |
| Fixed Route               |                        0 |                                                                                                                                                                                   0 |                                                                                                                                                                                             0 |
| Hold Fix Detour           |                        0 |                                                                                                                                                                                   0 |                                                                                                                                                                                             0 |
| Combined LUT Pairs        |                        0 |                                                                                                                                                                                   0 |                                                                                                                                                                                             0 |
| Clock Relationship        | Safely Timed             | Safely Timed                                                                                                                                                                        | Safely Timed                                                                                                                                                                                  |
| Logic Levels              |                        0 |                                                                                                                                                                                  34 |                                                                                                                                                                                            36 |
| Routes                    |                        1 |                                                                                                                                                                                  34 |                                                                                                                                                                                            36 |
| Logical Path              | FDRE FDRE                | FDRE LUT4 LUT5 LUT6 LUT6 LUT6 LUT2 LUT6 LUT6 LUT3 LUT6 LUT6 LUT6 LUT6 LUT6 LUT6 LUT3 LUT5 LUT3 LUT6 LUT6 LUT5 LUT6 LUT6 LUT5 LUT5 LUT5 LUT4 LUT3 LUT6 LUT2 LUT6 LUT4 LUT4 LUT6 FDRE | FDRE LUT6 LUT6 LUT6 LUT6 LUT3 LUT6 LUT6 LUT6 LUT6 LUT4 LUT6 LUT5 LUT5 LUT6 LUT6 LUT6 LUT5 LUT6 LUT6 LUT6 LUT4 LUT4 LUT4 LUT4 LUT6 LUT6 LUT6 LUT6 LUT3 LUT6 LUT6 LUT6 LUT6 LUT5 LUT6 LUT6 FDRE |
| Start Point Clock         | clk                      | clk                                                                                                                                                                                 | clk                                                                                                                                                                                           |
| End Point Clock           | clk                      | clk                                                                                                                                                                                 | clk                                                                                                                                                                                           |
| DSP Block                 | None                     | None                                                                                                                                                                                | None                                                                                                                                                                                          |
| BRAM                      | None                     | None                                                                                                                                                                                | None                                                                                                                                                                                          |
| IO Crossings              |                        0 |                                                                                                                                                                                   0 |                                                                                                                                                                                             0 |
| SLR Crossings             |                        0 |                                                                                                                                                                                   0 |                                                                                                                                                                                             0 |
| PBlocks                   |                        0 |                                                                                                                                                                                   0 |                                                                                                                                                                                             0 |
| High Fanout               |                        4 |                                                                                                                                                                                  43 |                                                                                                                                                                                            58 |
| Dont Touch                |                        0 |                                                                                                                                                                                   0 |                                                                                                                                                                                             0 |
| Mark Debug                |                        0 |                                                                                                                                                                                   0 |                                                                                                                                                                                             0 |
| Start Point Pin Primitive | FDRE/C                   | FDRE/C                                                                                                                                                                              | FDRE/C                                                                                                                                                                                        |
| End Point Pin Primitive   | FDRE/D                   | FDRE/D                                                                                                                                                                              | FDRE/D                                                                                                                                                                                        |
| Start Point Pin           | sr_p.sr_15[325]/C        | muon_cand_20.pt_1_rep1/C                                                                                                                                                            | sector_ret_13449/C                                                                                                                                                                            |
| End Point Pin             | muon_cand_20.pt_1_rep1/D | sector_ret_13449/D                                                                                                                                                                  | pt_ret_2878/D                                                                                                                                                                                 |
+---------------------------+--------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
* Bounding box calculated as % of dimensions for the target device (3842, 1864)


Setup Characteristics for Path #2
+---------------------------+--------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------+
|      Characteristics      |     WorstPath to Src     |                                                                                          Path #2                                                                                         |    WorstPath from Dst    |
+---------------------------+--------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------+
| Requirement               |                   12.500 |                                                                                                                                                                                   12.500 |                   12.500 |
| Path Delay                |                    1.431 |                                                                                                                                                                                   16.275 |                    2.223 |
| Logic Delay               | 0.096(7%)                | 4.238(27%)                                                                                                                                                                               | 0.517(24%)               |
| Net Delay                 | 1.335(93%)               | 12.037(73%)                                                                                                                                                                              | 1.706(76%)               |
| Clock Skew                |                   -0.101 |                                                                                                                                                                                   -0.133 |                   -0.062 |
| Slack                     |                   10.959 |                                                                                                                                                                                   -3.916 |                   10.207 |
| Timing Exception          |                          |                                                                                                                                                                                          |                          |
| Bounding Box Size         | 4% x 0%                  | 15% x 5%                                                                                                                                                                                 | 16% x 4%                 |
| Clock Region Distance     | (0, 0)                   | (0, 1)                                                                                                                                                                                   | (1, 1)                   |
| Cumulative Fanout         |                        4 |                                                                                                                                                                                      373 |                        4 |
| Fixed Loc                 |                        0 |                                                                                                                                                                                        0 |                        0 |
| Fixed Route               |                        0 |                                                                                                                                                                                        0 |                        0 |
| Hold Fix Detour           |                        0 |                                                                                                                                                                                        0 |                        0 |
| Combined LUT Pairs        |                        0 |                                                                                                                                                                                        0 |                        0 |
| Clock Relationship        | Safely Timed             | Safely Timed                                                                                                                                                                             | Safely Timed             |
| Logic Levels              |                        0 |                                                                                                                                                                                       35 |                        3 |
| Routes                    |                        1 |                                                                                                                                                                                       35 |                        3 |
| Logical Path              | FDRE FDRE                | FDRE LUT4 LUT5 LUT6 LUT6 LUT3 LUT6 LUT5 LUT6 LUT5 LUT6 LUT5 LUT6 LUT4 LUT6 LUT2 LUT6 LUT5 LUT6 LUT5 LUT5 LUT6 LUT6 LUT6 LUT3 LUT6 LUT5 LUT6 LUT4 LUT4 LUT5 LUT5 LUT6 LUT4 LUT5 LUT5 FDRE | FDRE LUT5 LUT5 LUT6 FDRE |
| Start Point Clock         | clk                      | clk                                                                                                                                                                                      | clk                      |
| End Point Clock           | clk                      | clk                                                                                                                                                                                      | clk                      |
| DSP Block                 | None                     | None                                                                                                                                                                                     | None                     |
| BRAM                      | None                     | None                                                                                                                                                                                     | None                     |
| IO Crossings              |                        0 |                                                                                                                                                                                        0 |                        0 |
| SLR Crossings             |                        0 |                                                                                                                                                                                        0 |                        0 |
| PBlocks                   |                        0 |                                                                                                                                                                                        0 |                        0 |
| High Fanout               |                        4 |                                                                                                                                                                                       58 |                        1 |
| Dont Touch                |                        0 |                                                                                                                                                                                        0 |                        0 |
| Mark Debug                |                        0 |                                                                                                                                                                                        0 |                        0 |
| Start Point Pin Primitive | FDRE/C                   | FDRE/C                                                                                                                                                                                   | FDRE/C                   |
| End Point Pin Primitive   | FDRE/D                   | FDRE/D                                                                                                                                                                                   | FDRE/D                   |
| Start Point Pin           | sr_p.sr_15[309]/C        | muon_cand_19.pt_1_rep1/C                                                                                                                                                                 | sector_ret_15505/C       |
| End Point Pin             | muon_cand_19.pt_1_rep1/D | sector_ret_15505/D                                                                                                                                                                       | sr_2_7.sector[1]/D       |
+---------------------------+--------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------+
* Bounding box calculated as % of dimensions for the target device (3842, 1864)


Setup Characteristics for Path #3
+---------------------------+--------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
|      Characteristics      |     WorstPath to Src     |                                                                                       Path #3                                                                                       |                                                                                    WorstPath from Dst                                                                                    |
+---------------------------+--------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
| Requirement               |                   12.500 |                                                                                                                                                                              12.500 |                                                                                                                                                                                   12.500 |
| Path Delay                |                    0.473 |                                                                                                                                                                              16.277 |                                                                                                                                                                                   13.489 |
| Logic Delay               | 0.099(21%)               | 3.804(24%)                                                                                                                                                                          | 3.974(30%)                                                                                                                                                                               |
| Net Delay                 | 0.374(79%)               | 12.473(76%)                                                                                                                                                                         | 9.515(70%)                                                                                                                                                                               |
| Clock Skew                |                   -0.126 |                                                                                                                                                                              -0.127 |                                                                                                                                                                                    0.182 |
| Slack                     |                   11.892 |                                                                                                                                                                              -3.912 |                                                                                                                                                                                   -0.815 |
| Timing Exception          |                          |                                                                                                                                                                                     |                                                                                                                                                                                          |
| Bounding Box Size         | 1% x 0%                  | 14% x 6%                                                                                                                                                                            | 21% x 3%                                                                                                                                                                                 |
| Clock Region Distance     | (0, 0)                   | (0, 1)                                                                                                                                                                              | (1, 0)                                                                                                                                                                                   |
| Cumulative Fanout         |                        4 |                                                                                                                                                                                 339 |                                                                                                                                                                                      295 |
| Fixed Loc                 |                        0 |                                                                                                                                                                                   0 |                                                                                                                                                                                        0 |
| Fixed Route               |                        0 |                                                                                                                                                                                   0 |                                                                                                                                                                                        0 |
| Hold Fix Detour           |                        0 |                                                                                                                                                                                   0 |                                                                                                                                                                                        0 |
| Combined LUT Pairs        |                        0 |                                                                                                                                                                                   0 |                                                                                                                                                                                        0 |
| Clock Relationship        | Safely Timed             | Safely Timed                                                                                                                                                                        | Safely Timed                                                                                                                                                                             |
| Logic Levels              |                        0 |                                                                                                                                                                                  34 |                                                                                                                                                                                       35 |
| Routes                    |                        1 |                                                                                                                                                                                  34 |                                                                                                                                                                                       35 |
| Logical Path              | FDRE FDRE                | FDRE LUT4 LUT5 LUT6 LUT6 LUT6 LUT2 LUT6 LUT6 LUT3 LUT6 LUT6 LUT6 LUT6 LUT6 LUT6 LUT3 LUT5 LUT3 LUT6 LUT6 LUT5 LUT6 LUT6 LUT5 LUT5 LUT5 LUT4 LUT3 LUT6 LUT2 LUT6 LUT4 LUT4 LUT5 FDRE | FDRE LUT6 LUT6 LUT6 LUT6 LUT5 LUT4 LUT5 LUT5 LUT6 LUT6 LUT5 LUT6 LUT6 LUT6 LUT6 LUT5 LUT3 LUT6 LUT5 LUT4 LUT5 LUT4 LUT4 LUT5 LUT6 LUT5 LUT6 LUT6 LUT4 LUT5 LUT3 LUT6 LUT6 LUT4 LUT6 FDRE |
| Start Point Clock         | clk                      | clk                                                                                                                                                                                 | clk                                                                                                                                                                                      |
| End Point Clock           | clk                      | clk                                                                                                                                                                                 | clk                                                                                                                                                                                      |
| DSP Block                 | None                     | None                                                                                                                                                                                | None                                                                                                                                                                                     |
| BRAM                      | None                     | None                                                                                                                                                                                | None                                                                                                                                                                                     |
| IO Crossings              |                        0 |                                                                                                                                                                                   0 |                                                                                                                                                                                        0 |
| SLR Crossings             |                        0 |                                                                                                                                                                                   0 |                                                                                                                                                                                        0 |
| PBlocks                   |                        0 |                                                                                                                                                                                   0 |                                                                                                                                                                                        0 |
| High Fanout               |                        4 |                                                                                                                                                                                  43 |                                                                                                                                                                                       46 |
| Dont Touch                |                        0 |                                                                                                                                                                                   0 |                                                                                                                                                                                        0 |
| Mark Debug                |                        0 |                                                                                                                                                                                   0 |                                                                                                                                                                                        0 |
| Start Point Pin Primitive | FDRE/C                   | FDRE/C                                                                                                                                                                              | FDRE/C                                                                                                                                                                                   |
| End Point Pin Primitive   | FDRE/D                   | FDRE/D                                                                                                                                                                              | FDRE/D                                                                                                                                                                                   |
| Start Point Pin           | sr_p.sr_15[325]/C        | muon_cand_20.pt_1_rep1/C                                                                                                                                                            | pt_ret_2321/C                                                                                                                                                                            |
| End Point Pin             | muon_cand_20.pt_1_rep1/D | pt_ret_2321/D                                                                                                                                                                       | sector_ret_155/D                                                                                                                                                                         |
+---------------------------+--------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
* Bounding box calculated as % of dimensions for the target device (3842, 1864)


Setup Characteristics for Path #4
+---------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------+
|      Characteristics      |                                                                                WorstPath to Src                                                                                |                                                                                          Path #4                                                                                         |  WorstPath from Dst |
+---------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------+
| Requirement               |                                                                                                                                                                         12.500 |                                                                                                                                                                                   12.500 |              12.500 |
| Path Delay                |                                                                                                                                                                         15.124 |                                                                                                                                                                                   16.343 |               2.570 |
| Logic Delay               | 3.821(26%)                                                                                                                                                                     | 4.461(28%)                                                                                                                                                                               | 0.281(11%)          |
| Net Delay                 | 11.303(74%)                                                                                                                                                                    | 11.882(72%)                                                                                                                                                                              | 2.289(89%)          |
| Clock Skew                |                                                                                                                                                                         -0.047 |                                                                                                                                                                                   -0.060 |              -0.309 |
| Slack                     |                                                                                                                                                                         -2.679 |                                                                                                                                                                                   -3.912 |               9.613 |
| Timing Exception          |                                                                                                                                                                                |                                                                                                                                                                                          |                     |
| Bounding Box Size         | 15% x 5%                                                                                                                                                                       | 17% x 3%                                                                                                                                                                                 | 7% x 9%             |
| Clock Region Distance     | (0, 1)                                                                                                                                                                         | (1, 0)                                                                                                                                                                                   | (1, 1)              |
| Cumulative Fanout         |                                                                                                                                                                            302 |                                                                                                                                                                                      441 |                  18 |
| Fixed Loc                 |                                                                                                                                                                              0 |                                                                                                                                                                                        0 |                   0 |
| Fixed Route               |                                                                                                                                                                              0 |                                                                                                                                                                                        0 |                   0 |
| Hold Fix Detour           |                                                                                                                                                                              0 |                                                                                                                                                                                        0 |                   0 |
| Combined LUT Pairs        |                                                                                                                                                                              0 |                                                                                                                                                                                        0 |                   0 |
| Clock Relationship        | Safely Timed                                                                                                                                                                   | Safely Timed                                                                                                                                                                             | Safely Timed        |
| Logic Levels              |                                                                                                                                                                             33 |                                                                                                                                                                                       35 |                   2 |
| Routes                    |                                                                                                                                                                             34 |                                                                                                                                                                                       35 |                   2 |
| Logical Path              | FDRE LUT4 LUT5 LUT6 LUT6 LUT4 LUT5 LUT6 LUT6 LUT6 LUT5 LUT4 LUT4 LUT6 LUT6 LUT6 LUT6 LUT6 LUT6 LUT5 LUT6 LUT5 LUT6 LUT6 LUT4 LUT4 LUT4 LUT6 LUT6 LUT6 LUT6 LUT5 LUT3 LUT6 FDRE | FDRE LUT6 LUT5 LUT6 LUT6 LUT5 LUT2 LUT4 LUT6 LUT6 LUT5 LUT4 LUT4 LUT4 LUT5 LUT5 LUT4 LUT4 LUT6 LUT6 LUT5 LUT4 LUT4 LUT4 LUT5 LUT4 LUT5 LUT5 LUT5 LUT4 LUT6 LUT5 LUT2 LUT6 LUT5 LUT6 FDRE | FDRE LUT6 LUT6 FDRE |
| Start Point Clock         | clk                                                                                                                                                                            | clk                                                                                                                                                                                      | clk                 |
| End Point Clock           | clk                                                                                                                                                                            | clk                                                                                                                                                                                      | clk                 |
| DSP Block                 | None                                                                                                                                                                           | None                                                                                                                                                                                     | None                |
| BRAM                      | None                                                                                                                                                                           | None                                                                                                                                                                                     | None                |
| IO Crossings              |                                                                                                                                                                              0 |                                                                                                                                                                                        0 |                   0 |
| SLR Crossings             |                                                                                                                                                                              0 |                                                                                                                                                                                        0 |                   0 |
| PBlocks                   |                                                                                                                                                                              0 |                                                                                                                                                                                        0 |                   0 |
| High Fanout               |                                                                                                                                                                             45 |                                                                                                                                                                                       70 |                  16 |
| Dont Touch                |                                                                                                                                                                              0 |                                                                                                                                                                                        0 |                   0 |
| Mark Debug                |                                                                                                                                                                              0 |                                                                                                                                                                                        0 |                   0 |
| Start Point Pin Primitive | FDRE/C                                                                                                                                                                         | FDRE/C                                                                                                                                                                                   | FDRE/C              |
| End Point Pin Primitive   | FDRE/D                                                                                                                                                                         | FDRE/D                                                                                                                                                                                   | FDRE/D              |
| Start Point Pin           | muon_cand_22.pt_1_rep2/C                                                                                                                                                       | sector_ret_296/C                                                                                                                                                                         | pt_ret_2154/C       |
| End Point Pin             | sector_ret_296/D                                                                                                                                                               | pt_ret_2154/D                                                                                                                                                                            | sr_3_15.sector[3]/D |
+---------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------+
* Bounding box calculated as % of dimensions for the target device (3842, 1864)


Setup Characteristics for Path #5
+---------------------------+---------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
|      Characteristics      |      WorstPath to Src     |                                                                                                 Path #5                                                                                                 |                                                                                                 WorstPath from Dst                                                                                                |
+---------------------------+---------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
| Requirement               |                    12.500 |                                                                                                                                                                                                  12.500 |                                                                                                                                                                                                            12.500 |
| Path Delay                |                     0.916 |                                                                                                                                                                                                  16.278 |                                                                                                                                                                                                            15.441 |
| Logic Delay               | 0.097(11%)                | 4.569(29%)                                                                                                                                                                                              | 5.257(35%)                                                                                                                                                                                                        |
| Net Delay                 | 0.819(89%)                | 11.709(71%)                                                                                                                                                                                             | 10.184(65%)                                                                                                                                                                                                       |
| Clock Skew                |                    -0.118 |                                                                                                                                                                                                  -0.125 |                                                                                                                                                                                                             0.178 |
| Slack                     |                    11.457 |                                                                                                                                                                                                  -3.911 |                                                                                                                                                                                                            -2.771 |
| Timing Exception          |                           |                                                                                                                                                                                                         |                                                                                                                                                                                                                   |
| Bounding Box Size         | 2% x 1%                   | 16% x 6%                                                                                                                                                                                                | 21% x 3%                                                                                                                                                                                                          |
| Clock Region Distance     | (0, 0)                    | (0, 1)                                                                                                                                                                                                  | (1, 0)                                                                                                                                                                                                            |
| Cumulative Fanout         |                         4 |                                                                                                                                                                                                     305 |                                                                                                                                                                                                               332 |
| Fixed Loc                 |                         0 |                                                                                                                                                                                                       0 |                                                                                                                                                                                                                 0 |
| Fixed Route               |                         0 |                                                                                                                                                                                                       0 |                                                                                                                                                                                                                 0 |
| Hold Fix Detour           |                         0 |                                                                                                                                                                                                       0 |                                                                                                                                                                                                                 0 |
| Combined LUT Pairs        |                         0 |                                                                                                                                                                                                       0 |                                                                                                                                                                                                                 0 |
| Clock Relationship        | Safely Timed              | Safely Timed                                                                                                                                                                                            | Safely Timed                                                                                                                                                                                                      |
| Logic Levels              |                         0 |                                                                                                                                                                                                      38 |                                                                                                                                                                                                                40 |
| Routes                    |                         1 |                                                                                                                                                                                                      38 |                                                                                                                                                                                                                40 |
| Logical Path              | FDRE FDRE                 | FDRE LUT4 LUT5 LUT6 LUT3 LUT6 LUT4 LUT6 LUT3 LUT6 LUT6 LUT5 LUT5 LUT6 LUT5 LUT5 LUT4 LUT4 LUT6 LUT6 LUT3 LUT6 LUT6 LUT6 LUT5 LUT4 LUT4 LUT6 LUT6 LUT4 LUT5 LUT6 LUT6 LUT5 LUT5 LUT4 LUT4 LUT6 LUT5 FDRE | FDRE LUT6 LUT4 LUT4 LUT6 LUT6 LUT6 LUT6 LUT5 LUT4 LUT5 LUT5 LUT6 LUT5 LUT4 LUT6 LUT6 LUT6 LUT6 LUT3 LUT6 LUT5 LUT3 LUT6 LUT5 LUT4 LUT5 LUT4 LUT4 LUT5 LUT6 LUT5 LUT6 LUT6 LUT4 LUT5 LUT3 LUT6 LUT6 LUT4 LUT6 FDRE |
| Start Point Clock         | clk                       | clk                                                                                                                                                                                                     | clk                                                                                                                                                                                                               |
| End Point Clock           | clk                       | clk                                                                                                                                                                                                     | clk                                                                                                                                                                                                               |
| DSP Block                 | None                      | None                                                                                                                                                                                                    | None                                                                                                                                                                                                              |
| BRAM                      | None                      | None                                                                                                                                                                                                    | None                                                                                                                                                                                                              |
| IO Crossings              |                         0 |                                                                                                                                                                                                       0 |                                                                                                                                                                                                                 0 |
| SLR Crossings             |                         0 |                                                                                                                                                                                                       0 |                                                                                                                                                                                                                 0 |
| PBlocks                   |                         0 |                                                                                                                                                                                                       0 |                                                                                                                                                                                                                 0 |
| High Fanout               |                         4 |                                                                                                                                                                                                      48 |                                                                                                                                                                                                                47 |
| Dont Touch                |                         0 |                                                                                                                                                                                                       0 |                                                                                                                                                                                                                 0 |
| Mark Debug                |                         0 |                                                                                                                                                                                                       0 |                                                                                                                                                                                                                 0 |
| Start Point Pin Primitive | FDRE/C                    | FDRE/C                                                                                                                                                                                                  | FDRE/C                                                                                                                                                                                                            |
| End Point Pin Primitive   | FDRE/D                    | FDRE/D                                                                                                                                                                                                  | FDRE/D                                                                                                                                                                                                            |
| Start Point Pin           | sr_p.sr_15[277]/C         | muon_cand_17.pt_fast[1]/C                                                                                                                                                                               | sector_ret_18606/C                                                                                                                                                                                                |
| End Point Pin             | muon_cand_17.pt_fast[1]/D | sector_ret_18606/D                                                                                                                                                                                      | sector_ret_155/D                                                                                                                                                                                                  |
+---------------------------+---------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
* Bounding box calculated as % of dimensions for the target device (3842, 1864)


Setup Characteristics for Path #6
+---------------------------+--------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
|      Characteristics      |     WorstPath to Src     |                                                                                            Path #6                                                                                            |                                                                                  WorstPath from Dst                                                                                 |
+---------------------------+--------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
| Requirement               |                   12.500 |                                                                                                                                                                                        12.500 |                                                                                                                                                                              12.500 |
| Path Delay                |                    1.431 |                                                                                                                                                                                        16.272 |                                                                                                                                                                              15.434 |
| Logic Delay               | 0.096(7%)                | 4.051(25%)                                                                                                                                                                                    | 4.022(27%)                                                                                                                                                                          |
| Net Delay                 | 1.335(93%)               | 12.221(75%)                                                                                                                                                                                   | 11.412(73%)                                                                                                                                                                         |
| Clock Skew                |                   -0.101 |                                                                                                                                                                                        -0.131 |                                                                                                                                                                               0.032 |
| Slack                     |                   10.959 |                                                                                                                                                                                        -3.911 |                                                                                                                                                                              -2.910 |
| Timing Exception          |                          |                                                                                                                                                                                               |                                                                                                                                                                                     |
| Bounding Box Size         | 4% x 0%                  | 15% x 5%                                                                                                                                                                                      | 19% x 4%                                                                                                                                                                            |
| Clock Region Distance     | (0, 0)                   | (0, 1)                                                                                                                                                                                        | (1, 0)                                                                                                                                                                              |
| Cumulative Fanout         |                        4 |                                                                                                                                                                                           363 |                                                                                                                                                                                 373 |
| Fixed Loc                 |                        0 |                                                                                                                                                                                             0 |                                                                                                                                                                                   0 |
| Fixed Route               |                        0 |                                                                                                                                                                                             0 |                                                                                                                                                                                   0 |
| Hold Fix Detour           |                        0 |                                                                                                                                                                                             0 |                                                                                                                                                                                   0 |
| Combined LUT Pairs        |                        0 |                                                                                                                                                                                             0 |                                                                                                                                                                                   0 |
| Clock Relationship        | Safely Timed             | Safely Timed                                                                                                                                                                                  | Safely Timed                                                                                                                                                                        |
| Logic Levels              |                        0 |                                                                                                                                                                                            36 |                                                                                                                                                                                  34 |
| Routes                    |                        1 |                                                                                                                                                                                            36 |                                                                                                                                                                                  34 |
| Logical Path              | FDRE FDRE                | FDRE LUT4 LUT5 LUT6 LUT6 LUT3 LUT6 LUT5 LUT6 LUT5 LUT6 LUT5 LUT6 LUT4 LUT6 LUT2 LUT6 LUT5 LUT6 LUT5 LUT5 LUT6 LUT6 LUT6 LUT3 LUT6 LUT5 LUT6 LUT5 LUT6 LUT6 LUT5 LUT5 LUT6 LUT6 LUT6 LUT6 FDRE | FDRE LUT6 LUT6 LUT6 LUT6 LUT3 LUT6 LUT5 LUT6 LUT5 LUT4 LUT4 LUT4 LUT5 LUT5 LUT4 LUT4 LUT6 LUT6 LUT5 LUT4 LUT4 LUT4 LUT5 LUT4 LUT5 LUT5 LUT5 LUT4 LUT6 LUT5 LUT2 LUT6 LUT5 LUT6 FDRE |
| Start Point Clock         | clk                      | clk                                                                                                                                                                                           | clk                                                                                                                                                                                 |
| End Point Clock           | clk                      | clk                                                                                                                                                                                           | clk                                                                                                                                                                                 |
| DSP Block                 | None                     | None                                                                                                                                                                                          | None                                                                                                                                                                                |
| BRAM                      | None                     | None                                                                                                                                                                                          | None                                                                                                                                                                                |
| IO Crossings              |                        0 |                                                                                                                                                                                             0 |                                                                                                                                                                                   0 |
| SLR Crossings             |                        0 |                                                                                                                                                                                             0 |                                                                                                                                                                                   0 |
| PBlocks                   |                        0 |                                                                                                                                                                                             0 |                                                                                                                                                                                   0 |
| High Fanout               |                        4 |                                                                                                                                                                                            53 |                                                                                                                                                                                  70 |
| Dont Touch                |                        0 |                                                                                                                                                                                             0 |                                                                                                                                                                                   0 |
| Mark Debug                |                        0 |                                                                                                                                                                                             0 |                                                                                                                                                                                   0 |
| Start Point Pin Primitive | FDRE/C                   | FDRE/C                                                                                                                                                                                        | FDRE/C                                                                                                                                                                              |
| End Point Pin Primitive   | FDRE/D                   | FDRE/D                                                                                                                                                                                        | FDRE/D                                                                                                                                                                              |
| Start Point Pin           | sr_p.sr_15[309]/C        | muon_cand_19.pt_1_rep1/C                                                                                                                                                                      | roi_ret_6288/C                                                                                                                                                                      |
| End Point Pin             | muon_cand_19.pt_1_rep1/D | roi_ret_6288/D                                                                                                                                                                                | pt_ret_2154/D                                                                                                                                                                       |
+---------------------------+--------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
* Bounding box calculated as % of dimensions for the target device (3842, 1864)


Setup Characteristics for Path #7
+---------------------------+--------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
|      Characteristics      |     WorstPath to Src     |                                                                                          Path #7                                                                                         |                                                                                       WorstPath from Dst                                                                                      |
+---------------------------+--------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
| Requirement               |                   12.500 |                                                                                                                                                                                   12.500 |                                                                                                                                                                                        12.500 |
| Path Delay                |                    1.431 |                                                                                                                                                                                   16.288 |                                                                                                                                                                                        15.714 |
| Logic Delay               | 0.096(7%)                | 4.202(26%)                                                                                                                                                                               | 4.169(27%)                                                                                                                                                                                    |
| Net Delay                 | 1.335(93%)               | 12.086(74%)                                                                                                                                                                              | 11.545(73%)                                                                                                                                                                                   |
| Clock Skew                |                   -0.101 |                                                                                                                                                                                   -0.114 |                                                                                                                                                                                         0.136 |
| Slack                     |                   10.959 |                                                                                                                                                                                   -3.910 |                                                                                                                                                                                        -3.086 |
| Timing Exception          |                          |                                                                                                                                                                                          |                                                                                                                                                                                               |
| Bounding Box Size         | 4% x 0%                  | 16% x 5%                                                                                                                                                                                 | 19% x 3%                                                                                                                                                                                      |
| Clock Region Distance     | (0, 0)                   | (0, 1)                                                                                                                                                                                   | (1, 0)                                                                                                                                                                                        |
| Cumulative Fanout         |                        4 |                                                                                                                                                                                      363 |                                                                                                                                                                                           273 |
| Fixed Loc                 |                        0 |                                                                                                                                                                                        0 |                                                                                                                                                                                             0 |
| Fixed Route               |                        0 |                                                                                                                                                                                        0 |                                                                                                                                                                                             0 |
| Hold Fix Detour           |                        0 |                                                                                                                                                                                        0 |                                                                                                                                                                                             0 |
| Combined LUT Pairs        |                        0 |                                                                                                                                                                                        0 |                                                                                                                                                                                             0 |
| Clock Relationship        | Safely Timed             | Safely Timed                                                                                                                                                                             | Safely Timed                                                                                                                                                                                  |
| Logic Levels              |                        0 |                                                                                                                                                                                       35 |                                                                                                                                                                                            36 |
| Routes                    |                        1 |                                                                                                                                                                                       35 |                                                                                                                                                                                            36 |
| Logical Path              | FDRE FDRE                | FDRE LUT4 LUT5 LUT6 LUT6 LUT3 LUT6 LUT5 LUT6 LUT5 LUT6 LUT5 LUT6 LUT4 LUT6 LUT2 LUT6 LUT5 LUT6 LUT6 LUT5 LUT6 LUT6 LUT3 LUT6 LUT5 LUT6 LUT6 LUT4 LUT4 LUT4 LUT6 LUT5 LUT5 LUT4 LUT6 FDRE | FDRE LUT6 LUT4 LUT5 LUT4 LUT6 LUT6 LUT4 LUT6 LUT6 LUT4 LUT6 LUT5 LUT5 LUT6 LUT6 LUT6 LUT5 LUT6 LUT6 LUT6 LUT4 LUT4 LUT4 LUT4 LUT6 LUT6 LUT6 LUT6 LUT3 LUT6 LUT6 LUT6 LUT6 LUT5 LUT6 LUT6 FDRE |
| Start Point Clock         | clk                      | clk                                                                                                                                                                                      | clk                                                                                                                                                                                           |
| End Point Clock           | clk                      | clk                                                                                                                                                                                      | clk                                                                                                                                                                                           |
| DSP Block                 | None                     | None                                                                                                                                                                                     | None                                                                                                                                                                                          |
| BRAM                      | None                     | None                                                                                                                                                                                     | None                                                                                                                                                                                          |
| IO Crossings              |                        0 |                                                                                                                                                                                        0 |                                                                                                                                                                                             0 |
| SLR Crossings             |                        0 |                                                                                                                                                                                        0 |                                                                                                                                                                                             0 |
| PBlocks                   |                        0 |                                                                                                                                                                                        0 |                                                                                                                                                                                             0 |
| High Fanout               |                        4 |                                                                                                                                                                                       53 |                                                                                                                                                                                            58 |
| Dont Touch                |                        0 |                                                                                                                                                                                        0 |                                                                                                                                                                                             0 |
| Mark Debug                |                        0 |                                                                                                                                                                                        0 |                                                                                                                                                                                             0 |
| Start Point Pin Primitive | FDRE/C                   | FDRE/C                                                                                                                                                                                   | FDRE/C                                                                                                                                                                                        |
| End Point Pin Primitive   | FDRE/D                   | FDRE/D                                                                                                                                                                                   | FDRE/D                                                                                                                                                                                        |
| Start Point Pin           | sr_p.sr_15[309]/C        | muon_cand_19.pt_1_rep1/C                                                                                                                                                                 | roi_ret_6673/C                                                                                                                                                                                |
| End Point Pin             | muon_cand_19.pt_1_rep1/D | roi_ret_6673/D                                                                                                                                                                           | pt_ret_2878/D                                                                                                                                                                                 |
+---------------------------+--------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
* Bounding box calculated as % of dimensions for the target device (3842, 1864)


Setup Characteristics for Path #8
+---------------------------+--------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------+
|      Characteristics      |     WorstPath to Src     |                                                                                          Path #8                                                                                         |  WorstPath from Dst |
+---------------------------+--------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------+
| Requirement               |                   12.500 |                                                                                                                                                                                   12.500 |              12.500 |
| Path Delay                |                    0.473 |                                                                                                                                                                                   16.298 |               1.427 |
| Logic Delay               | 0.099(21%)               | 3.808(24%)                                                                                                                                                                               | 0.385(27%)          |
| Net Delay                 | 0.374(79%)               | 12.490(76%)                                                                                                                                                                              | 1.042(73%)          |
| Clock Skew                |                   -0.126 |                                                                                                                                                                                   -0.104 |              -0.100 |
| Slack                     |                   11.892 |                                                                                                                                                                                   -3.910 |              10.965 |
| Timing Exception          |                          |                                                                                                                                                                                          |                     |
| Bounding Box Size         | 1% x 0%                  | 16% x 5%                                                                                                                                                                                 | 10% x 4%            |
| Clock Region Distance     | (0, 0)                   | (0, 1)                                                                                                                                                                                   | (1, 1)              |
| Cumulative Fanout         |                        4 |                                                                                                                                                                                      336 |                   3 |
| Fixed Loc                 |                        0 |                                                                                                                                                                                        0 |                   0 |
| Fixed Route               |                        0 |                                                                                                                                                                                        0 |                   0 |
| Hold Fix Detour           |                        0 |                                                                                                                                                                                        0 |                   0 |
| Combined LUT Pairs        |                        0 |                                                                                                                                                                                        0 |                   0 |
| Clock Relationship        | Safely Timed             | Safely Timed                                                                                                                                                                             | Safely Timed        |
| Logic Levels              |                        0 |                                                                                                                                                                                       35 |                   2 |
| Routes                    |                        1 |                                                                                                                                                                                       35 |                   2 |
| Logical Path              | FDRE FDRE                | FDRE LUT4 LUT5 LUT6 LUT6 LUT6 LUT2 LUT6 LUT6 LUT3 LUT6 LUT6 LUT6 LUT6 LUT6 LUT6 LUT3 LUT5 LUT3 LUT6 LUT6 LUT6 LUT5 LUT5 LUT4 LUT6 LUT5 LUT6 LUT6 LUT6 LUT6 LUT6 LUT6 LUT6 LUT6 LUT6 FDRE | FDRE LUT6 LUT6 FDRE |
| Start Point Clock         | clk                      | clk                                                                                                                                                                                      | clk                 |
| End Point Clock           | clk                      | clk                                                                                                                                                                                      | clk                 |
| DSP Block                 | None                     | None                                                                                                                                                                                     | None                |
| BRAM                      | None                     | None                                                                                                                                                                                     | None                |
| IO Crossings              |                        0 |                                                                                                                                                                                        0 |                   0 |
| SLR Crossings             |                        0 |                                                                                                                                                                                        0 |                   0 |
| PBlocks                   |                        0 |                                                                                                                                                                                        0 |                   0 |
| High Fanout               |                        4 |                                                                                                                                                                                       43 |                   1 |
| Dont Touch                |                        0 |                                                                                                                                                                                        0 |                   0 |
| Mark Debug                |                        0 |                                                                                                                                                                                        0 |                   0 |
| Start Point Pin Primitive | FDRE/C                   | FDRE/C                                                                                                                                                                                   | FDRE/C              |
| End Point Pin Primitive   | FDRE/D                   | FDRE/D                                                                                                                                                                                   | FDRE/D              |
| Start Point Pin           | sr_p.sr_15[325]/C        | muon_cand_20.pt_1_rep1/C                                                                                                                                                                 | roi_ret_5723/C      |
| End Point Pin             | muon_cand_20.pt_1_rep1/D | roi_ret_5723/D                                                                                                                                                                           | sr_2_7.roi[6]/D     |
+---------------------------+--------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------+
* Bounding box calculated as % of dimensions for the target device (3842, 1864)


Setup Characteristics for Path #9
+---------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------+
|      Characteristics      |                                                                                     WorstPath to Src                                                                                     |                                                                                                         Path #9                                                                                                        |    WorstPath from Dst    |
+---------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------+
| Requirement               |                                                                                                                                                                                   12.500 |                                                                                                                                                                                                                 12.500 |                   12.500 |
| Path Delay                |                                                                                                                                                                                   16.112 |                                                                                                                                                                                                                 16.507 |                    2.971 |
| Logic Delay               | 4.103(26%)                                                                                                                                                                               | 5.370(33%)                                                                                                                                                                                                             | 0.364(13%)               |
| Net Delay                 | 12.009(74%)                                                                                                                                                                              | 11.137(67%)                                                                                                                                                                                                            | 2.607(87%)               |
| Clock Skew                |                                                                                                                                                                                   -0.076 |                                                                                                                                                                                                                  0.108 |                   -0.471 |
| Slack                     |                                                                                                                                                                                   -3.696 |                                                                                                                                                                                                                 -3.908 |                    9.050 |
| Timing Exception          |                                                                                                                                                                                          |                                                                                                                                                                                                                        |                          |
| Bounding Box Size         | 15% x 5%                                                                                                                                                                                 | 21% x 3%                                                                                                                                                                                                               | 11% x 8%                 |
| Clock Region Distance     | (0, 1)                                                                                                                                                                                   | (1, 0)                                                                                                                                                                                                                 | (1, 1)                   |
| Cumulative Fanout         |                                                                                                                                                                                      373 |                                                                                                                                                                                                                    342 |                       19 |
| Fixed Loc                 |                                                                                                                                                                                        0 |                                                                                                                                                                                                                      0 |                        0 |
| Fixed Route               |                                                                                                                                                                                        0 |                                                                                                                                                                                                                      0 |                        0 |
| Hold Fix Detour           |                                                                                                                                                                                        0 |                                                                                                                                                                                                                      0 |                        0 |
| Combined LUT Pairs        |                                                                                                                                                                                        0 |                                                                                                                                                                                                                      0 |                        0 |
| Clock Relationship        | Safely Timed                                                                                                                                                                             | Safely Timed                                                                                                                                                                                                           | Safely Timed             |
| Logic Levels              |                                                                                                                                                                                       35 |                                                                                                                                                                                                                     41 |                        3 |
| Routes                    |                                                                                                                                                                                       35 |                                                                                                                                                                                                                     41 |                        3 |
| Logical Path              | FDRE LUT4 LUT5 LUT6 LUT6 LUT3 LUT6 LUT5 LUT6 LUT5 LUT6 LUT5 LUT6 LUT4 LUT6 LUT2 LUT6 LUT5 LUT6 LUT5 LUT5 LUT6 LUT6 LUT6 LUT3 LUT6 LUT5 LUT6 LUT4 LUT4 LUT5 LUT5 LUT6 LUT4 LUT5 LUT5 FDRE | FDRE LUT5 LUT6 LUT5 LUT6 LUT5 LUT5 LUT6 LUT6 LUT5 LUT4 LUT5 LUT5 LUT6 LUT5 LUT4 LUT6 LUT6 LUT6 LUT6 LUT3 LUT6 LUT5 LUT3 LUT6 LUT5 LUT4 LUT5 LUT4 LUT4 LUT5 LUT6 LUT5 LUT6 LUT6 LUT4 LUT5 LUT3 LUT6 LUT6 LUT4 LUT6 FDRE | FDRE LUT6 LUT6 LUT6 FDRE |
| Start Point Clock         | clk                                                                                                                                                                                      | clk                                                                                                                                                                                                                    | clk                      |
| End Point Clock           | clk                                                                                                                                                                                      | clk                                                                                                                                                                                                                    | clk                      |
| DSP Block                 | None                                                                                                                                                                                     | None                                                                                                                                                                                                                   | None                     |
| BRAM                      | None                                                                                                                                                                                     | None                                                                                                                                                                                                                   | None                     |
| IO Crossings              |                                                                                                                                                                                        0 |                                                                                                                                                                                                                      0 |                        0 |
| SLR Crossings             |                                                                                                                                                                                        0 |                                                                                                                                                                                                                      0 |                        0 |
| PBlocks                   |                                                                                                                                                                                        0 |                                                                                                                                                                                                                      0 |                        0 |
| High Fanout               |                                                                                                                                                                                       58 |                                                                                                                                                                                                                     46 |                       16 |
| Dont Touch                |                                                                                                                                                                                        0 |                                                                                                                                                                                                                      0 |                        0 |
| Mark Debug                |                                                                                                                                                                                        0 |                                                                                                                                                                                                                      0 |                        0 |
| Start Point Pin Primitive | FDRE/C                                                                                                                                                                                   | FDRE/C                                                                                                                                                                                                                 | FDRE/C                   |
| End Point Pin Primitive   | FDRE/D                                                                                                                                                                                   | FDRE/D                                                                                                                                                                                                                 | FDRE/D                   |
| Start Point Pin           | muon_cand_19.pt_1_rep1/C                                                                                                                                                                 | sector_ret_18588_fast_rep_137/C                                                                                                                                                                                        | sector_ret_155/C         |
| End Point Pin             | sector_ret_18588_fast_rep_137/D                                                                                                                                                          | sector_ret_155/D                                                                                                                                                                                                       | sr_3_15.roi[2]/D         |
+---------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------+
* Bounding box calculated as % of dimensions for the target device (3842, 1864)


Setup Characteristics for Path #10
+---------------------------+--------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
|      Characteristics      |     WorstPath to Src     |                                                                                         Path #10                                                                                         |                                                                               WorstPath from Dst                                                                               |
+---------------------------+--------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
| Requirement               |                   12.500 |                                                                                                                                                                                   12.500 |                                                                                                                                                                         12.500 |
| Path Delay                |                    1.431 |                                                                                                                                                                                   16.286 |                                                                                                                                                                         15.071 |
| Logic Delay               | 0.096(7%)                | 4.149(26%)                                                                                                                                                                               | 4.010(27%)                                                                                                                                                                     |
| Net Delay                 | 1.335(93%)               | 12.137(74%)                                                                                                                                                                              | 11.061(73%)                                                                                                                                                                    |
| Clock Skew                |                   -0.101 |                                                                                                                                                                                   -0.113 |                                                                                                                                                                          0.003 |
| Slack                     |                   10.959 |                                                                                                                                                                                   -3.907 |                                                                                                                                                                         -2.576 |
| Timing Exception          |                          |                                                                                                                                                                                          |                                                                                                                                                                                |
| Bounding Box Size         | 4% x 0%                  | 16% x 5%                                                                                                                                                                                 | 19% x 3%                                                                                                                                                                       |
| Clock Region Distance     | (0, 0)                   | (0, 1)                                                                                                                                                                                   | (1, 0)                                                                                                                                                                         |
| Cumulative Fanout         |                        4 |                                                                                                                                                                                      363 |                                                                                                                                                                            360 |
| Fixed Loc                 |                        0 |                                                                                                                                                                                        0 |                                                                                                                                                                              0 |
| Fixed Route               |                        0 |                                                                                                                                                                                        0 |                                                                                                                                                                              0 |
| Hold Fix Detour           |                        0 |                                                                                                                                                                                        0 |                                                                                                                                                                              0 |
| Combined LUT Pairs        |                        0 |                                                                                                                                                                                        0 |                                                                                                                                                                              0 |
| Clock Relationship        | Safely Timed             | Safely Timed                                                                                                                                                                             | Safely Timed                                                                                                                                                                   |
| Logic Levels              |                        0 |                                                                                                                                                                                       35 |                                                                                                                                                                             33 |
| Routes                    |                        1 |                                                                                                                                                                                       35 |                                                                                                                                                                             33 |
| Logical Path              | FDRE FDRE                | FDRE LUT4 LUT5 LUT6 LUT6 LUT3 LUT6 LUT5 LUT6 LUT5 LUT6 LUT5 LUT6 LUT4 LUT6 LUT2 LUT6 LUT5 LUT6 LUT6 LUT5 LUT6 LUT6 LUT3 LUT6 LUT5 LUT6 LUT6 LUT4 LUT4 LUT4 LUT6 LUT5 LUT5 LUT4 LUT5 FDRE | FDRE LUT6 LUT6 LUT6 LUT6 LUT5 LUT6 LUT6 LUT6 LUT3 LUT6 LUT4 LUT6 LUT6 LUT6 LUT6 LUT5 LUT6 LUT6 LUT6 LUT4 LUT4 LUT5 LUT4 LUT5 LUT5 LUT5 LUT4 LUT6 LUT5 LUT2 LUT6 LUT5 LUT6 FDRE |
| Start Point Clock         | clk                      | clk                                                                                                                                                                                      | clk                                                                                                                                                                            |
| End Point Clock           | clk                      | clk                                                                                                                                                                                      | clk                                                                                                                                                                            |
| DSP Block                 | None                     | None                                                                                                                                                                                     | None                                                                                                                                                                           |
| BRAM                      | None                     | None                                                                                                                                                                                     | None                                                                                                                                                                           |
| IO Crossings              |                        0 |                                                                                                                                                                                        0 |                                                                                                                                                                              0 |
| SLR Crossings             |                        0 |                                                                                                                                                                                        0 |                                                                                                                                                                              0 |
| PBlocks                   |                        0 |                                                                                                                                                                                        0 |                                                                                                                                                                              0 |
| High Fanout               |                        4 |                                                                                                                                                                                       53 |                                                                                                                                                                             70 |
| Dont Touch                |                        0 |                                                                                                                                                                                        0 |                                                                                                                                                                              0 |
| Mark Debug                |                        0 |                                                                                                                                                                                        0 |                                                                                                                                                                              0 |
| Start Point Pin Primitive | FDRE/C                   | FDRE/C                                                                                                                                                                                   | FDRE/C                                                                                                                                                                         |
| End Point Pin Primitive   | FDRE/D                   | FDRE/D                                                                                                                                                                                   | FDRE/D                                                                                                                                                                         |
| Start Point Pin           | sr_p.sr_15[309]/C        | muon_cand_19.pt_1_rep1/C                                                                                                                                                                 | sector_ret_18823/C                                                                                                                                                             |
| End Point Pin             | muon_cand_19.pt_1_rep1/D | sector_ret_18823/D                                                                                                                                                                       | pt_ret_2154/D                                                                                                                                                                  |
+---------------------------+--------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
* Bounding box calculated as % of dimensions for the target device (3842, 1864)


2. Logic Level Distribution
---------------------------

+-----------------+-------------+----+----+----+----+----+-----+-----+-----+-----+-----+----+----+----+----+----+
| End Point Clock | Requirement | 27 | 28 | 29 | 30 | 31 |  32 |  33 |  34 |  35 |  36 | 37 | 38 | 39 | 40 | 41 |
+-----------------+-------------+----+----+----+----+----+-----+-----+-----+-----+-----+----+----+----+----+----+
| clk             | 12.500ns    | 19 | 46 | 44 | 88 | 74 | 111 | 135 | 170 | 118 | 100 | 41 | 32 |  9 | 11 |  2 |
+-----------------+-------------+----+----+----+----+----+-----+-----+-----+-----+-----+----+----+----+----+----+
* Columns represents the logic levels per end point clock
** Distribution is for top worst 1000 paths


3. Complexity Characteristics (Cells)
-------------------------------------

+------------------+----------------------------------------------------+------+----------------+-----------------+---------+-----------+------------+-------------+-------------+--------------+------------+-----+------+------+------+
|     Instance     |                       Module                       | Rent | Average Fanout | Total Instances |   LUT1  |    LUT2   |    LUT3    |     LUT4    |     LUT5    |     LUT6     | Memory LUT | DSP | RAMB | MUXF | URAM |
+------------------+----------------------------------------------------+------+----------------+-----------------+---------+-----------+------------+-------------+-------------+--------------+------------+-----+------+------+------+
| (top)            |                                            wrapper | 0.73 |           3.31 |           36232 | 0(0.0%) | 463(2.3%) | 1357(6.8%) | 2401(12.0%) | 5539(27.7%) | 10216(51.1%) |        107 |   0 |    0 |    0 |    0 |
|  muon_sorter_1   | muon_sorter_I032_O016_D003-freq80retfan10000_rev_1 | 0.91 |           4.25 |           22822 | 0(0.0%) | 459(2.3%) | 1350(6.8%) | 2297(11.6%) | 5501(27.8%) | 10186(51.5%) |        107 |   0 |    0 |    0 |    0 |
|  shift_reg_tap_i |                                shift_reg_tap_512_4 | 0.00 |           1.04 |            7680 | 0(0.0%) |   0(0.0%) |    0(0.0%) |     0(0.0%) |     0(0.0%) |      0(0.0%) |          0 |   0 |    0 |    0 |    0 |
|  shift_reg_tap_o |                                shift_reg_tap_256_4 | 0.00 |           1.00 |            3840 | 0(0.0%) |   0(0.0%) |    0(0.0%) |     0(0.0%) |     0(0.0%) |      0(0.0%) |          0 |   0 |    0 |    0 |    0 |
+------------------+----------------------------------------------------+------+----------------+-----------------+---------+-----------+------------+-------------+-------------+--------------+------------+-----+------+------+------+
* Complexity Ranges 
** 0.0 - 0.3 -> Very Low, 0.3 - 0.5 -> low, 0.5 - 0.65 -> normal,  0.65 - 0.85 -> high, 0.85 - 1.0 -> very high
*** -* -> Not computable as cell size is very small


4. Placed Maximum Level Congestion Reporting
--------------------------------------------

+-----------+------------------+------------+---------------------------------+---------------------------------+---------------+---------------+--------------+------------+------+------+------+------+-----+-------+-----+
| Direction | Congestion Level | Congestion |        Congestion Window        |            Cell Names           | Combined LUTs | Avg LUT Input | LUT as logic | Lut Memory | Flop | MUXF | RAMB | URAM | DSP | CARRY | SRL |
+-----------+------------------+------------+---------------------------------+---------------------------------+---------------+---------------+--------------+------------+------+------+------+------+-----+-------+-----+
| North     |                2 |       108% | (CLEL_R_X62Y383,CLEM_X64Y386)   | muon_sorter_1(92%),wrapper(7%)  |            0% |       4.10156 | 72%          | 0%         |  23% |   0% | NA   | NA   | NA  |    0% |  0% |
| East      |                4 |       122% | (CLEL_R_X47Y359,CLEL_R_X54Y374) | muon_sorter_1(83%),wrapper(16%) |            0% |       4.58998 | 88%          | 0%         |   9% |   0% | 0%   | NA   | 0%  |    0% |  0% |
| South     |                4 |       127% | (CLEL_R_X41Y326,CLEL_R_X49Y341) | muon_sorter_1(90%),wrapper(9%)  |            0% |       4.22813 | 79%          | 0%         |  27% |   0% | NA   | 0%   | NA  |    0% |  0% |
| West      |                4 |       102% | (CLEL_R_X45Y338,CLEL_R_X52Y353) | muon_sorter_1(90%),wrapper(9%)  |            0% |       4.76442 | 89%          | 0%         |  19% |   0% | NA   | NA   | 0%  |    0% |  0% |
+-----------+------------------+------------+---------------------------------+---------------------------------+---------------+---------------+--------------+------------+------+------+------+------+-----+-------+-----+


5. Initial Estimated Router Congestion Reporting
------------------------------------------------

+-----------+--------+------------------+------------------+-------------------------------+---------------------------------+---------------+---------------+--------------+------------+------+------+------+------+-----+-------+-----+
| Direction |  Type  | Congestion Level | Percentage Tiles |       Congestion Window       |            Cell Names           | Combined LUTs | Avg LUT Input | LUT as logic | Lut Memory | Flop | MUXF | RAMB | URAM | DSP | CARRY | SRL |
+-----------+--------+------------------+------------------+-------------------------------+---------------------------------+---------------+---------------+--------------+------------+------+------+------+------+-----+-------+-----+
| North     | Global |                5 |           0.885% | (CLEM_X39Y313,CLEM_X54Y392)   | muon_sorter_1(83%),wrapper(16%) |            0% |       3.66056 | 70%          | 0%         |  12% |   0% | 0%   | 0%   | 0%  |    0% |  0% |
| South     | Global |                4 |           0.236% | (CLEM_X48Y308,CLEL_R_X55Y323) | muon_sorter_1(99%)              |            0% |       4.70247 | 89%          | 0%         |   0% |   0% | 0%   | NA   | 0%  |    0% |  0% |
| East      | Global |                5 |           0.883% | (NULL_X282Y359,CLEM_X56Y393)  | muon_sorter_1(82%),wrapper(17%) |            0% |       4.01865 | 77%          | 0%         |  12% |   0% | 0%   | 0%   | 0%  |    0% |  0% |
| West      | Global |                5 |           0.350% | (CLEM_X48Y332,CLEM_X63Y363)   | muon_sorter_1(83%),wrapper(16%) |            0% |       3.64905 | 68%          | 0%         |  11% |   0% | 0%   | 0%   | 0%  |    0% |  0% |
| North     | Long   |                4 |           0.409% | (CLEM_X42Y320,CLEM_X49Y351)   | muon_sorter_1(93%),wrapper(6%)  |            0% |       4.70222 | 89%          | 0%         |  21% |   0% | NA   | 0%   | NA  |    0% |  0% |
| South     | Long   |                4 |           0.197% | (CLEM_X49Y354,CLEM_X64Y369)   | muon_sorter_1(80%),wrapper(19%) |            0% |       4.35685 | 82%          | 0%         |  12% |   0% | 0%   | 0%   | 0%  |    0% |  0% |
| East      | Long   |                4 |           0.378% | (NULL_X282Y365,CLEM_X56Y375)  | muon_sorter_1(81%),wrapper(18%) |            0% |       3.74075 | 73%          | 0%         |   8% |   0% | 0%   | 0%   | 0%  |    0% |  0% |
| West      | Long   |                4 |           0.160% | (CLEM_X48Y340,CLEM_X63Y355)   | muon_sorter_1(86%),wrapper(13%) |            0% |       4.26776 | 80%          | 0%         |   9% |   0% | 0%   | 0%   | 0%  |    0% |  0% |
| North     | Short  |                6 |           1.165% | (CLEL_R_X32Y324,CLEM_X63Y387) | muon_sorter_1(79%),wrapper(20%) |            0% |       2.85283 | 54%          | 0%         |  12% |   0% | 0%   | 0%   | 0%  |    0% |  0% |
| South     | Short  |                4 |           0.572% | (CLEM_X44Y308,CLEM_X59Y331)   | muon_sorter_1(98%)              |            0% |       4.73417 | 91%          | 0%         |   1% |   0% | 0%   | NA   | 0%  |    0% |  0% |
| East      | Short  |                6 |           1.227% | (CLEL_R_X32Y320,CLEM_X63Y383) | muon_sorter_1(80%),wrapper(19%) |            0% |       2.85834 | 54%          | 0%         |  11% |   0% | 0%   | 0%   | 0%  |    0% |  0% |
| West      | Short  |                5 |           0.734% | (NULL_X282Y330,CLEM_X56Y381)  | muon_sorter_1(88%),wrapper(11%) |            0% |       4.11812 | 78%          | 0%         |  11% |   0% | 0%   | 0%   | 0%  |    0% |  0% |
+-----------+--------+------------------+------------------+-------------------------------+---------------------------------+---------------+---------------+--------------+------------+------+------+------+------+-----+-------+-----+


6. Routed Maximum Level Congestion Reporting
--------------------------------------------

+-----------+------------------+------------+-------------------------------+---------------------------------+---------------+---------------+--------------+------------+------+------+------+------+-----+-------+-----+
| Direction | Congestion Level | Congestion |       Congestion Window       |            Cell Names           | Combined LUTs | Avg LUT Input | LUT as logic | Lut Memory | Flop | MUXF | RAMB | URAM | DSP | CARRY | SRL |
+-----------+------------------+------------+-------------------------------+---------------------------------+---------------+---------------+--------------+------------+------+------+------+------+-----+-------+-----+
| North     |                2 |        87% | (CLEM_X44Y380,CLEM_X47Y383)   | muon_sorter_1(95%)              |            0% |        4.9375 | 93%          | 0%         |   3% |   0% | NA   | NA   | NA  |    0% |  0% |
| North     |                2 |        85% | (CLEM_X44Y376,CLEM_X47Y379)   | muon_sorter_1(96%)              |            0% |       4.65179 | 95%          | 0%         |   2% |   0% | NA   | NA   | NA  |    0% |  0% |
| North     |                2 |        86% | (CLEM_X44Y332,CLEM_X47Y335)   | muon_sorter_1(96%)              |            0% |       4.70982 | 86%          | 0%         |  15% |   0% | NA   | NA   | NA  |    0% |  0% |
| North     |                2 |        87% | (CLEM_X44Y328,CLEM_X47Y331)   | muon_sorter_1(95%)              |            0% |       4.69643 | 88%          | 0%         |  16% |   0% | NA   | NA   | NA  |    0% |  0% |
| East      |                2 |        86% | (CLEM_X48Y368,CLEM_X51Y371)   | muon_sorter_1(87%),wrapper(12%) |            0% |       4.49107 | 86%          | 0%         |   5% |   0% | NA   | NA   | NA  |    0% |  0% |
| East      |                2 |        86% | (CLEM_X44Y364,CLEM_X47Y367)   | muon_sorter_1(91%),wrapper(8%)  |            0% |       4.85714 | 96%          | 0%         |   4% |   0% | NA   | NA   | NA  |    0% |  0% |
| East      |                2 |        87% | (CLEM_X48Y364,CLEM_X51Y367)   | muon_sorter_1(88%),wrapper(11%) |            0% |       4.93304 | 91%          | 0%         |   6% |   0% | NA   | NA   | NA  |    0% |  0% |
| South     |                0 |        88% | (CLEM_X52Y316,CLEM_X52Y316)   | muon_sorter_1(100%)             |            0% |         4.875 | 87%          | 0%         |   6% |   0% | NA   | NA   | NA  |    0% |  0% |
| West      |                2 |        85% | (CLEM_X48Y340,CLEM_X51Y343)   | muon_sorter_1(92%),wrapper(7%)  |            0% |        5.0625 | 95%          | 0%         |  17% |   0% | NA   | NA   | NA  |    0% |  0% |
| West      |                2 |        86% | (CLEM_X52Y340,CLEL_R_X55Y343) | muon_sorter_1(87%),wrapper(12%) |            0% |       4.70313 | 84%          | 0%         |  10% |   0% | 0%   | NA   | NA  |    0% |  0% |
+-----------+------------------+------------+-------------------------------+---------------------------------+---------------+---------------+--------------+------------+------+------+------+------+-----+-------+-----+
* Congested regions with less than 85% congestion are not reported.


7. SLR Net Crossing Reporting
-----------------------------

+------------+-----------------------------+-------------+-------------+-------------+
| Cell Names | Number of Nets crossing SLR | 0 - 1 Cuts  | 0 - 2 Cuts  | 1 - 2 Cuts  |
+------------+-----------------------------+-------------+-------------+-------------+
* Information not available. There are no nets crossing SLRs.


8. Placed Tile Based Congestion Metric (Vertical)
-------------------------------------------------

+----------------+-----------------+--------------+----------------------+---------------------------------+---------------------+
|    Tile Name   | RPM Grid Column | RPM Grid Row | Congestion in Window |            Cell Names           | Placer Max Overlap? |
+----------------+-----------------+--------------+----------------------+---------------------------------+---------------------+
| CLEM_X46Y340   | 302             | 579          | 71%                  | muon_sorter_1(70%),wrapper(29%) | Y                   |
| CLEL_R_X45Y336 | 301             | 583          | 71%                  | muon_sorter_1(100%)             | Y                   |
| CLEL_R_X45Y340 | 301             | 579          | 71%                  | muon_sorter_1(100%)             | Y                   |
| CLEL_R_X45Y337 | 301             | 582          | 70%                  | muon_sorter_1(100%)             | Y                   |
| CLEL_R_X45Y339 | 301             | 580          | 70%                  | muon_sorter_1(75%),wrapper(25%) | Y                   |
| CLEL_R_X44Y339 | 298             | 580          | 69%                  | muon_sorter_1(100%)             | Y                   |
| CLEM_X46Y337   | 302             | 582          | 69%                  | muon_sorter_1(100%)             | Y                   |
| CLEM_X45Y336   | 299             | 583          | 69%                  | muon_sorter_1(100%)             | Y                   |
| CLEL_R_X44Y336 | 298             | 583          | 69%                  | muon_sorter_1(100%)             | Y                   |
| CLEM_X45Y337   | 299             | 582          | 68%                  | muon_sorter_1(81%),wrapper(18%) | Y                   |
+----------------+-----------------+--------------+----------------------+---------------------------------+---------------------+


9. Placed Tile Based Congestion Metric (Horizontal)
---------------------------------------------------

+--------------+-----------------+--------------+----------------------+---------------------------------+---------------------+
|   Tile Name  | RPM Grid Column | RPM Grid Row | Congestion in Window |            Cell Names           | Placer Max Overlap? |
+--------------+-----------------+--------------+----------------------+---------------------------------+---------------------+
| CLEM_X52Y348 | 328             | 571          | 55%                  | muon_sorter_1(88%),wrapper(11%) | Y                   |
| CLEM_X51Y346 | 324             | 573          | 55%                  | muon_sorter_1(72%),wrapper(27%) | Y                   |
| CLEM_X51Y348 | 324             | 571          | 54%                  | muon_sorter_1(63%),wrapper(36%) | Y                   |
| CLEM_X47Y343 | 307             | 576          | 54%                  | muon_sorter_1(100%)             | Y                   |
| CLEM_X50Y364 | 319             | 554          | 53%                  | muon_sorter_1(88%),wrapper(11%) | Y                   |
| CLEM_X48Y343 | 310             | 576          | 53%                  | muon_sorter_1(100%)             | Y                   |
| CLEM_X50Y363 | 319             | 555          | 53%                  | muon_sorter_1(100%)             | Y                   |
| CLEM_X51Y350 | 324             | 569          | 53%                  | muon_sorter_1(100%)             | Y                   |
| CLEM_X51Y363 | 324             | 555          | 53%                  | muon_sorter_1(100%)             | Y                   |
| CLEM_X51Y364 | 324             | 554          | 53%                  | muon_sorter_1(100%)             | Y                   |
+--------------+-----------------+--------------+----------------------+---------------------------------+---------------------+


