#DEFINE GUIDELINE_ESD
#DEFINE DATATYPE_WARNING
#DEFINE FRONT_END
#DEFINE BACK_END
#DEFINE FULL_CHIP
#DEFINE WITH_SEALRING
#DEFINE WITH_POLYIMIDE
#DEFINE HALF_NODE
#DEFINE GS
#DEFINE eDRAM
#DEFINE CHECK_LOW_DENSITY
#DEFINE DVIAxR3_For_NonFlipChip
#DEFINE VERTICAL_TCD_PATTERN
#DEFINE CHECK_LATCHUP_BY_PAD_CONNECTION
VARIABLE PAD_TEXT  "?"
VARIABLE VDD_TEXT  "VDD?"
VARIABLE VSS_TEXT  "VSS?"
VARIABLE IP_PIN_TEXT  "?"
VARIABLE xLB   0.0
VARIABLE yLB   0.0
VARIABLE xRT   1000.0
VARIABLE yRT   1000.0
#DEFINE Required
#DEFINE Recommended
#DEFINE First_priority
#DEFINE Parametric
#DEFINE Systematic
#DEFINE Defect
#DEFINE Analog
#DEFINE Guideline
VARIABLE CellsForRRuleRequired "*"
VARIABLE CellsForRRuleRecommended "*"
VARIABLE CellsForRRuleAnalog " "
VARIABLE CellsForRRuleGuideline "*"
VARIABLE ExclCellsForRRuleRequired " "
VARIABLE ExclCellsForRRuleRecommended " "
VARIABLE ExclCellsForRRuleAnalog " "
VARIABLE ExclCellsForRRuleGuideline " "
#DEFINE _POEX2_
#DEFINE _POS5_
#DEFINE _POS6_
#DEFINE _ODW1_
#DEFINE _ODS1_
#DEFINE _ODS6_
#DEFINE _ODDN4_
#DEFINE _ODDN5_
#DEFINE _ODDN6_
#DEFINE _ODDN7_
#DEFINE _ODDN8_
#DEFINE _ODDN9_
#DEFINE _DODR2_
#DEFINE _SRDODS3_
#DEFINE _SRDODDN1_
#DEFINE _DNWEN1_
#DEFINE _NWRODS3_
#DEFINE _NWRSTIEN2_
#DEFINE _POS1_
#DEFINE _POS2_
#DEFINE _POS4_1_
#DEFINE _POS17_
#DEFINE _POS18_
#DEFINE _POEX1_
#DEFINE _PODN4_
#DEFINE _PODN5_
#DEFINE _PODN6_
#DEFINE _PODN7_
#DEFINE _PODN8_
#DEFINE _PODN9_
#DEFINE _SRDPOS1_
#DEFINE _SRDPOL1_
#DEFINE _SRDPOL3_
#DEFINE _SRDPODN1_
#DEFINE _ESDIMPEN1_
#DEFINE _COS3_
#DEFINE _COEN1_
#DEFINE _COEN11_
#DEFINE _COEN3_
#DEFINE _COS7_
#DEFINE _M1S1_
#DEFINE _M1S7_
#DEFINE _M1A1_
#DEFINE _M1EN1_M1EN2_
#DEFINE _M1EN5_
#DEFINE _M1DN6_
#DEFINE _VIA1EN1_VIA1EN2_
#DEFINE _M2S1_
#DEFINE _M2S7_
#DEFINE _M2A1_
#DEFINE _M2EN1_M2EN2_
#DEFINE _M2DN6_
#DEFINE _VIA2EN1_VIA2EN2_
#DEFINE _M3S1_
#DEFINE _M3S7_
#DEFINE _M3A1_
#DEFINE _M3EN1_M3EN2_
#DEFINE _M3DN6_
#DEFINE _MxDN7_M1_M2_M3_
#DEFINE _VIA3EN1_VIA3EN2_
#DEFINE _M4S1_
#DEFINE _M4S7_
#DEFINE _M4A1_
#DEFINE _M4EN1_M4EN2_
#DEFINE _M4DN6_
#DEFINE _MxDN7_M2_M3_M4_
#DEFINE _VIA4EN1_VIA4EN2_
#DEFINE _M5S1_
#DEFINE _M5S7_
#DEFINE _M5A1_
#DEFINE _M5EN1_M5EN2_
#DEFINE _M5DN6_
#DEFINE _MxDN7_M3_M4_M5_
#DEFINE _VIA5EN1_VIA5EN2_
#DEFINE _M6S1_
#DEFINE _M6S7_
#DEFINE _M6A1_
#DEFINE _M6EN1_M6EN2_
#DEFINE _M6DN6_
#DEFINE _MxDN7_M4_M5_M6_
#DEFINE _VIA6EN1_VIA6EN2_
#DEFINE _M7S1_
#DEFINE _M7S7_
#DEFINE _M7A1_
#DEFINE _M7EN1_M7EN2_
#DEFINE _M7DN6_
#DEFINE _MxDN7_M5_M6_M7_
#DEFINE _VIA7EN1_VIA7EN2_
#DEFINE _M8S1_
#DEFINE _M8S7_
#DEFINE _M8A1_
#DEFINE _M8EN1_M8EN2_
#DEFINE _M8DN6_
#DEFINE _MxDN7_M6_M7_M8_
#DEFINE _VIAxR8_
#DEFINE _MxDN8_
#DEFINE _M9W3_
#DEFINE _M10W3_
#DEFINE _ROMR3_
#DEFINE _DTCDDN1_
#DEFINE _POS14m_
#DEFINE _POEN1m_
#DEFINE _POEN2m_
#DEFINE _POEN3m_
#DEFINE _POS5m_
#DEFINE _POS6m_
#DEFINE _POS61m_
#DEFINE _POEX1m_
#DEFINE _BJTR2_
#DEFINE _BJTR7_
#DEFINE _ANR17_
#DEFINE _ANR20_
#DEFINE _NWR1_
#DEFINE _DNWR6_
#DEFINE _NWRODR3_NWRSTIR3_
#DEFINE _RESR15_
#DEFINE _COS6_
#DEFINE _COR5_
#DEFINE _VIA1R9_
#DEFINE _VIA2R9_
#DEFINE _VIA3R9_
#DEFINE _VIA4R9_
#DEFINE _VIA5R9_
#DEFINE _VIA6R9_
#DEFINE _VIA7R9_
#DEFINE _VIA8R5_
#DEFINE _VIA9R5_
PRECISION    1000
RESOLUTION      5
LAYOUT SYSTEM GDSII
LAYOUT PATH "GDSFILENAME"
LAYOUT PRIMARY "TOPCELLNAME"
DRC RESULTS DATABASE "DRC_RES.db"
DRC SUMMARY REPORT "DRC.rep"
DRC KEEP EMPTY NO
DRC CHECK TEXT ALL
DRC MAXIMUM RESULTS ALL
FLAG OFFGRID YES
FLAG ACUTE YES
FLAG SKEW YES
FLAG NONSIMPLE YES
LAYOUT PROCESS BOX RECORD YES
#IFDEF FULL_CHIP
#DEFINE CHECK_LOW_DENSITY
#ENDIF
#IFDEF GS
#DEFINE HALF_NODE
#ENDIF
#IFDEF HALF_NODE
#IFNDEF GS
#DEFINE WIDE_ADJUST
#ENDIF
#ENDIF
#IFDEF P3_SEALRING
#DEFINE OLD_SEALRING
#ENDIF
#IFDEF P3R_SEALRING
#DEFINE OLD_SEALRING
#ENDIF
#IFDEF DFM_ONLY
#DEFINE DFM
#ENDIF
#IFDEF DEFINE_PAD_BY_TEXT
#DEFINE CHECK_LATCHUP_BY_PAD_CONNECTION
#ENDIF
VARIABLE METAL_LOW_DEN_WINDOW_SIZE 125
VARIABLE METAL_LOW_DEN_WINDOW_STEP 62.5
VARIABLE METAL_HIGH_DEN_WINDOW_SIZE 125
VARIABLE METAL_HIGH_DEN_WINDOW_STEP 62.5
VARIABLE  GRID      0.005
VARIABLE  BIG_AREA  4000000
VARIABLE  DNW_W_1   3.0
VARIABLE  DNW_S_1   3.5
VARIABLE  DNW_S_2   2.5
VARIABLE  DNW_S_3   1.65
VARIABLE  DNW_S_4   0.8
VARIABLE  DNW_S_5   1.0
VARIABLE  DNW_EN_3  0.48
VARIABLE  DNW_O_1   0.4
VARIABLE  OD_W_1    0.06
VARIABLE  OD_W_2    0.12
VARIABLE  OD_W_2_1  10.0
#IFDEF GS
VARIABLE  OD_W_2_2  1.50
#ENDIF
VARIABLE  OD_W_3    0.32
VARIABLE  OD_W_4    0.17
VARIABLE  OD_S_1    0.08
VARIABLE  OD_S_2    0.15
VARIABLE  OD_S_3    0.10
VARIABLE  OD_S_3_L  0.14
VARIABLE  OD_S_3_W  0.12
VARIABLE  OD_S_3_1    0.11
VARIABLE  OD_S_3_1_L  0.14
VARIABLE  OD_S_3_1_W  0.12
VARIABLE  OD_S_4    0.17
VARIABLE  OD_S_5    0.15
VARIABLE  OD_A_1    0.035
VARIABLE  OD_A_1_W  0.06
VARIABLE  OD_A_1_L  0.26
VARIABLE  OD_A_2    0.055
VARIABLE  OD_A_2_L  0.21
VARIABLE  OD_A_3    0.04
VARIABLE  OD_A_4    0.077
VARIABLE  OD_A_4_L  0.21
#IFDEF GS
VARIABLE  OD_A_5    300
VARIABLE  OD_A_5_S1 0.22
VARIABLE  OD_A_5_S2 0.08
#ENDIF
#IFNDEF WIDE_ADJUST
VARIABLE  OD_L_1    0.4
VARIABLE  OD_L_2    60
#ELSE
VARIABLE  OD_L_1    0.44
VARIABLE  OD_L_2    66
#ENDIF
VARIABLE  OD_L_1_W  0.12
VARIABLE  OD_L_2_W  0.12
VARIABLE  OD_DN_1    0.25
VARIABLE  OD_DN_1_1  0.75
VARIABLE  OD_DN_2    0.2
VARIABLE  OD_DN_2_W  150
VARIABLE  OD_DN_2_S  75
VARIABLE  OD_DN_2_E  37.5
VARIABLE  OD_DN_2_1 0.8
VARIABLE  OD_DN_2_1_W 150
VARIABLE  OD_DN_2_1_S 75
VARIABLE  OD_DN_2_1_E 37.5
VARIABLE  OD_DN_2_2 0.9
VARIABLE  OD_DN_2_2_W 150
VARIABLE  OD_DN_2_2_S 75
VARIABLE  OD_DN_2_2_E 37.5
VARIABLE  OD_DN_3 0.2
VARIABLE  OD_DN_3_W 150
VARIABLE  OD_DN_3_S 75
VARIABLE  OD_DN_3_E 37.5
VARIABLE  OD_DN_3_1 0.8
VARIABLE  OD_DN_3_1_W 150
VARIABLE  OD_DN_3_1_S 75
VARIABLE  OD_DN_3_1_E 37.5
VARIABLE  OD_DN_3_2 0.9
VARIABLE  OD_DN_3_2_W 150
VARIABLE  OD_DN_3_2_S 75
VARIABLE  OD_DN_3_2_E 37.5
VARIABLE  ODRZ_X    0.11
VARIABLE  ODRZ_Y    0.08
VARIABLE  ODRZ_S    0.16
VARIABLE  SRDOD_W_1     0.1
VARIABLE  SRDOD_W_2	0.5
VARIABLE  SRDOD_S_1     0.12
VARIABLE  SRDOD_S_1_1   0.12
VARIABLE  SRDOD_S_2     0.05
VARIABLE  SRDOD_S_3     0.03
VARIABLE  SRDOD_S_4     0.17
VARIABLE  SRDOD_S_5     0.15
VARIABLE  SRDOD_S_6R    0.35
VARIABLE  SRDOD_S_7     0.08
VARIABLE  SRDOD_S_8     0.60
VARIABLE  SRDOD_S_9     0.00
VARIABLE  SRDOD_S_10    1.20
VARIABLE  SRDOD_S_11    0.14
VARIABLE  SRDOD_EN_1    0.08
VARIABLE  SRDOD_EN_2    0.60
VARIABLE  SRDOD_A_1     0.05
VARIABLE  SRDOD_A_1_W   0.06
VARIABLE  SRDOD_A_1_L   0.26
VARIABLE  SRDOD_A_3     0.04
VARIABLE  SRDOD_A_4     0.077
VARIABLE  SRDOD_A_4_L   0.21
VARIABLE  SRDOD_L_1	0.5
VARIABLE  SRDOD_L_2	10
VARIABLE  NW_W_1    0.34
VARIABLE  NW_S_1    0.34
VARIABLE  NW_S_2    0.80
VARIABLE  NW_S_3    1.0
VARIABLE  NW_S_4    1.0
VARIABLE  NW_S_5    0.08
VARIABLE  NW_S_6    0.08
VARIABLE  NW_S_6_1  0.16
VARIABLE  NW_S_7    0.22
VARIABLE  NW_EN_1   0.08
VARIABLE  NW_EN_2   0.08
VARIABLE  NW_EN_2_1 0.16
VARIABLE  NW_EN_3   0.22
VARIABLE  NW_A_1    0.64
VARIABLE  NW_A_2    0.64
VARIABLE  NWROD_W_1   1.8
VARIABLE  NWROD_S_1   1.0
VARIABLE  NWROD_S_2   0.3
VARIABLE  NWROD_EN_1  1.0
VARIABLE  NWROD_EN_2  0.3
VARIABLE  NWROD_O_1   0.4
VARIABLE  NWRSTI_W_1  1.8
VARIABLE  NWRSTI_S_1  1.0
VARIABLE  NWRSTI_EN_1 0.4
VARIABLE  NWRSTI_EN_2 0.3
VARIABLE  NWRSTI_EN_3 0.3
VARIABLE  NWRSTI_EX_1 0.3
VARIABLE  NWROD_R_1_L_M	20
VARIABLE  NWROD_R_1_W_M	1.8
VARIABLE  NWROD_R_1_S_M	5
VARIABLE  NWRSTI_R_1_L_M 20
VARIABLE  NWRSTI_R_1_W_M 1.8
VARIABLE  NWRSTI_R_1_S_M 5
VARIABLE  NTN_W_1    0.34
VARIABLE  NTN_W_2    0.30
VARIABLE  NTN_W_3    1.20
VARIABLE  NTN_W_4    0.8
VARIABLE  NTN_W_5    0.5
VARIABLE  NTN_S_1    0.34
VARIABLE  NTN_S_2    0.38
VARIABLE  NTN_S_3    1.0
VARIABLE  NTN_EN_1   0.26
VARIABLE  NTN_EX_1   0.35
VARIABLE  NTN_A_1    0.64
VARIABLE  NTN_A_2    0.64
VARIABLE  OD2_W_1     0.34
VARIABLE  OD2_W_2     0.34
VARIABLE  OD2_S_1     0.34
VARIABLE  OD2_S_2     0.20
VARIABLE  OD2_S_3     0.25
VARIABLE  OD2_S_4     0.34
VARIABLE  OD2_S_5     0.34
VARIABLE  OD2_S_6     0.34
VARIABLE  OD2_S_7     0.34
VARIABLE  OD2_EN_1    0.25
VARIABLE  OD2_EX_1    0.34
VARIABLE  OD2_EX_2    0.34
VARIABLE  OD2_EX_3    0.20
VARIABLE  OD2_O_1     0.34
VARIABLE  DCO_W_1     0.34
VARIABLE  DCO_W_2     0.34
VARIABLE  DCO_S_1     0.34
VARIABLE  DCO_S_2     0.05
VARIABLE  DCO_S_3     0.16
VARIABLE  DCO_S_4     0.09
VARIABLE  DCO_S_5     0.34
VARIABLE  DCO_S_6     0.34
VARIABLE  DCO_S_8     0.34
VARIABLE  DCO_S_9     0.34
VARIABLE  DCO_S_10    0.34
VARIABLE  DCO_EN_1    0.16
VARIABLE  DCO_EN_2    0.09
VARIABLE  DCO_EX_1    0.34
VARIABLE  DCO_EX_2    0.34
VARIABLE  DCO_EX_3    0.05
VARIABLE  DCO_A_1     0.7
VARIABLE  DCO_A_2     0.7
VARIABLE  DCO_O_1     0.34
VARIABLE  OD12_W_1     0.34
VARIABLE  OD12_W_3     0.07
VARIABLE  OD12_S_1     0.34
VARIABLE  OD12_S_2     0.05
VARIABLE  OD12_S_3     0.16
VARIABLE  OD12_S_4     0.09
VARIABLE  OD12_S_6     0.18
VARIABLE  OD12_EN_1    0.16
VARIABLE  OD12_EN_2    0.09
VARIABLE  OD12_EX_3    0.05
VARIABLE  OD12_A_1     0.64
VARIABLE  OD12_A_2     0.64
VARIABLE  OD12_R_4     0.14
#IFDEF COMPATIBLE_MODE
VARIABLE  OD25_33_W_1 0.55
VARIABLE  OD25_33_W_2 0.44
#ELSE
#IFDEF HALF_NODE
VARIABLE  OD25_33_W_1 0.55
VARIABLE  OD25_33_W_2 0.44
#ELSE
VARIABLE  OD25_33_W_1 0.50
VARIABLE  OD25_33_W_2 0.40
#ENDIF
#ENDIF
#IFDEF GS
VARIABLE  OD25_18_W_1GS 0.27
#ENDIF
VARIABLE  OD25_18_W_1 0.25
VARIABLE  OD25_33_W_3 1.2
VARIABLE  OD25_18_W_2 1.2
#IFDEF GS
VARIABLE  OD18_15_W_1 0.105
#ELSE
VARIABLE  OD18_15_W_1 0.125
#ENDIF
VARIABLE  PO_W_1        0.04
VARIABLE  PO_W_2        0.27
VARIABLE  PO_W_3        0.42
VARIABLE  PO_W_4        0.15
#IFDEF GS
VARIABLE  PO_W_6A       0.04
VARIABLE  PO_W_6B       0.045
VARIABLE  PO_W_6C       0.05
VARIABLE  PO_W_6D       0.06
VARIABLE  PO_W_6E       0.07
VARIABLE  PO_W_6F       0.08
VARIABLE  PO_W_6G       10
#ENDIF
VARIABLE  PO_W_7        0.17
#IFNDEF GS
VARIABLE  PO_W_8        10
#ENDIF
VARIABLE  PO_S_1        0.10
#IFDEF GS
VARIABLE  PO_S_2_W      0.08
VARIABLE  PO_S_2A      0.14
VARIABLE  PO_S_2B      0.16
VARIABLE  PO_S_2C      0.20
VARIABLE  PO_S_2_1      0.14
VARIABLE  PO_S_2_1_W    0.08
VARIABLE  PO_S_2_1_1    0.32
VARIABLE  PO_S_2_1_1_W  0.08
#ELSE
VARIABLE  PO_S_2_W      0.06
#IFDEF COMPATIBLE_MODE
VARIABLE  PO_S_2A     0.13
#ELSE
#IFDEF HALF_NODE
VARIABLE  PO_S_2A     0.13
#ELSE
VARIABLE  PO_S_2A     0.12
#ENDIF
#ENDIF
VARIABLE  PO_S_2B     0.22
VARIABLE  PO_S_2C     0.32
VARIABLE  PO_S_2_1      0.14
VARIABLE  PO_S_2_1_W    0.06
#ENDIF
VARIABLE  PO_S_3        0.22
VARIABLE  PO_S_4        0.03
VARIABLE  PO_S_4_1      0.11
VARIABLE  PO_S_4_1_A    0.0121
VARIABLE  PO_S_6        0.04
VARIABLE  PO_S_6_L      0.06
VARIABLE  PO_S_6_1      0.05
VARIABLE  PO_S_6_1_L1   0.06
VARIABLE  PO_S_6_1_L2   0.1
VARIABLE  PO_S_7        0.16
VARIABLE  PO_S_7_L      0.14
VARIABLE  PO_S_7_W      0.12
VARIABLE  PO_S_9        0.18
VARIABLE  PO_S_10       0.11
VARIABLE  PO_S_10_Q     0.07
VARIABLE  PO_S_10_E     0.035
VARIABLE  PO_S_10_L	0.04
VARIABLE  PO_S_15       1.0
VARIABLE  PO_S_15_W1     0.08
VARIABLE  PO_S_15_A     630
VARIABLE  PO_S_15_D     0.7
VARIABLE  PO_S_15_W2     30
VARIABLE  PO_S_15_S     15
VARIABLE  PO_S_16       0.17
VARIABLE  PO_EX_1       0.09
VARIABLE  PO_EX_2       0.09
VARIABLE  PO_EX_3       0.11
VARIABLE  PO_EX_3_S     0.10
VARIABLE  PO_EX_3_J     0.02
#IFNDEF WIDE_ADJUST
VARIABLE  PO_L_1        18.0
#ELSE
VARIABLE  PO_L_1        19.8
#ENDIF
VARIABLE  PO_L_1_W      0.08
VARIABLE  PO_L_2        0.26
VARIABLE  PO_A_1        0.022
VARIABLE  PO_A_1_L      0.3
VARIABLE  PO_A_2        0.055
VARIABLE  PO_A_2_L      0.21
VARIABLE  PO_A_3        0.04
VARIABLE  PO_A_4        0.077
VARIABLE  PO_A_4_L      0.21
VARIABLE  PO_DN_1  	0.14
VARIABLE  PO_DN_1_1     0.40
VARIABLE  PO_DN_2       0.001
VARIABLE  PO_DN_2_W     20
VARIABLE  PO_DN_2_S     10
VARIABLE  PO_DN_2_E     5
VARIABLE  PO_DN_3       0.14
VARIABLE  PO_R_6_S      0.43
VARIABLE  PO_R_6_W1      0.10
VARIABLE  PO_R_6_W2      0.25
VARIABLE  PO_R_6_L      0.065
VARIABLE  SRDPO_W_1     0.04
VARIABLE  SRDPO_W_2     0.10
VARIABLE  SRDPO_W_6     0.17
VARIABLE  SRDPO_S_1     0.10
VARIABLE  SRDPO_S_2     0.14
VARIABLE  SRDPO_S_3     0.22
VARIABLE  SRDPO_S_4     0.03
VARIABLE  SRDPO_S_9     0.18
VARIABLE  SRDPO_S_16    0.17
VARIABLE  SRDPO_S_17    0.05
VARIABLE  SRDPO_S_18    0.38
VARIABLE  SRDPO_S_19    0.04
VARIABLE  SRDPO_S_20    0.08
VARIABLE  SRDPO_EN_1    0.01
VARIABLE  SRDPO_EN_2    0.02
VARIABLE  SRDPO_EX_1    0.09
VARIABLE  SRDPO_EX_2    0.03
VARIABLE  SRDPO_L_2     0.26
VARIABLE  SRDPO_A_1     0.022
VARIABLE  SRDPO_A_1_L   0.3
VARIABLE  SRDPO_A_2     0.055
VARIABLE  SRDPO_A_2_L   0.21
VARIABLE  SRDPO_A_3     0.04
VARIABLE  SRDPO_A_4     0.077
VARIABLE  SRDPO_A_4_L   0.21
VARIABLE  VTHN_W_1   0.18
VARIABLE  VTHN_S_1   0.18
VARIABLE  VTHN_S_2   0.08
VARIABLE  VTHN_S_2_1 0.14
VARIABLE  VTHN_S_3   0.18
VARIABLE  VTHN_EN_1  0.14
VARIABLE  VTHN_EN_2  0.08
VARIABLE  VTHN_A_1   0.19
VARIABLE  VTHN_A_2   0.19
VARIABLE  VTHN_R_3   0.14
VARIABLE  VTHN_L_1   0.50
VARIABLE  VTHP_W_1   0.18
VARIABLE  VTHP_S_1   0.18
VARIABLE  VTHP_S_2   0.08
VARIABLE  VTHP_S_2_1 0.14
VARIABLE  VTHP_S_3   0.18
VARIABLE  VTHP_EN_1  0.14
VARIABLE  VTHP_EN_2  0.08
VARIABLE  VTHP_A_1   0.19
VARIABLE  VTHP_A_2   0.19
VARIABLE  VTHP_R_3   0.14
VARIABLE  VTHP_L_1   0.50
VARIABLE  VTLN_W_1   0.18
VARIABLE  VTLN_S_1   0.18
VARIABLE  VTLN_S_2   0.08
VARIABLE  VTLN_S_2_1 0.14
VARIABLE  VTLN_S_3   0.18
VARIABLE  VTLN_EN_1  0.14
VARIABLE  VTLN_EN_2  0.08
VARIABLE  VTLN_A_1   0.19
VARIABLE  VTLN_A_2   0.19
VARIABLE  VTLN_R_3   0.14
VARIABLE  VTLN_L_1   0.50
VARIABLE  VTLP_W_1   0.18
VARIABLE  VTLP_S_1   0.18
VARIABLE  VTLP_S_2   0.08
VARIABLE  VTLP_S_2_1 0.14
VARIABLE  VTLP_S_3   0.18
VARIABLE  VTLP_EN_1  0.14
VARIABLE  VTLP_EN_2  0.08
VARIABLE  VTLP_A_1   0.19
VARIABLE  VTLP_A_2   0.19
VARIABLE  VTLP_R_3   0.14
VARIABLE  VTLP_L_1   0.50
VARIABLE VTLN18_W_1    0.2
VARIABLE VTLN18_W_1_1  1.2
VARIABLE VTLN18_W_1_2  0.11
VARIABLE VTLN18_W_2    0.54
VARIABLE VTLN18_W_3    1
VARIABLE VTLN18_S_1    0.22
VARIABLE VTLN18_S_2    0.22
VARIABLE VTLN18_S_3    0.08
VARIABLE VTLN18_S_4    0.03
VARIABLE VTLN18_EN_1   0.1
VARIABLE VTLN18_EN_2   0.52
VARIABLE VTLN18_EN_3   0.19
VARIABLE VTLN18_EN_4   0
VARIABLE VTLN18_EX_1   0.09
VARIABLE  PP_W_1   0.18
VARIABLE  PP_S_1   0.18
VARIABLE  PP_S_2   0.08
VARIABLE  PP_S_4   0.02
VARIABLE  PP_S_5   0.23
VARIABLE  PP_S_6   0.23
VARIABLE  PP_S_6_J 0.13
VARIABLE  PP_S_7   0.14
VARIABLE  PP_EN_1  0.11
VARIABLE  PP_EX_1  0.08
VARIABLE  PP_EX_2  0.02
VARIABLE  PP_EX_3  0.14
VARIABLE  PP_EX_4  0.23
VARIABLE  PP_O_1   0.10
VARIABLE  PP_A_1   0.11
VARIABLE  PP_A_2   0.11
VARIABLE  PP_A_3   0.021
VARIABLE  PP_R_1   0.08
VARIABLE  PP_L_1   0.50
VARIABLE  NP_W_1   0.18
VARIABLE  NP_S_1   0.18
VARIABLE  NP_S_2   0.08
VARIABLE  NP_S_4   0.02
VARIABLE  NP_S_5   0.23
VARIABLE  NP_S_6   0.23
VARIABLE  NP_S_6_J 0.13
VARIABLE  NP_S_7   0.14
VARIABLE  NP_EN_1  0.11
VARIABLE  NP_EX_1  0.08
VARIABLE  NP_EX_2  0.02
VARIABLE  NP_EX_3  0.14
VARIABLE  NP_EX_4  0.23
VARIABLE  NP_O_1   0.10
VARIABLE  NP_A_1   0.11
VARIABLE  NP_A_2   0.11
VARIABLE  NP_A_3   0.021
VARIABLE  NP_R_1   0.08
VARIABLE  NP_L_1   0.50
VARIABLE  LDN_EX_1  0.18
VARIABLE  LDP_EX_1  0.18
VARIABLE  LDP_EX_2  0.18
VARIABLE  LDN_O_1   0.18
VARIABLE  LDP_O_2   0.18
VARIABLE  VT_S_1    0.18
VARIABLE  VT_EX_2   0.18
VARIABLE  ESDIMP_W_1  0.5
VARIABLE  ESDIMP_S_1  0.5
VARIABLE  ESDIMP_EN_1 0.4
VARIABLE  ESDIMP_A_1  1.0
VARIABLE  ESDIMP_A_2  1.0
VARIABLE  RPO_W_1    0.4
VARIABLE  RPO_S_1    0.4
VARIABLE  RPO_S_2    0.22
VARIABLE  RPO_S_3    0.22
VARIABLE  RPO_S_4    0.38
VARIABLE  RPO_S_5    0.30
VARIABLE  RPO_EX_1   0.22
VARIABLE  RPO_EX_1_1   0.30
VARIABLE  RPO_EX_1_1_W 10.0
VARIABLE  RPO_EX_1_2   0.30
VARIABLE  RPO_EX_1_2_W 0.43
VARIABLE  RPO_EX_2   0.22
VARIABLE  RPO_A_1    1.00
VARIABLE  RPO_A_2    1.00
VARIABLE  RES_W_1    0.4
VARIABLE  RES_L_1    0.4
VARIABLE  RES_R_1    1.0
VARIABLE  RES_S_1    0.16
VARIABLE  RES_S_2    0.08
VARIABLE  RES_EN_1   0.19
VARIABLE  VAR_W_1    0.20
VARIABLE  VAR_W_3    0.40
VARIABLE  VAR_W_4    0.32
VARIABLE  VAR_W_5    0.35
VARIABLE  VAR_S_1    0.13
VARIABLE  VAR_EN_1   0.16
VARIABLE  VAR_R_4    0.16
VARIABLE  VAR_R_5_X  0.19
VARIABLE  VAR_R_5_Y  0.13
VARIABLE  VAR_R_5_1_X  0.19
VARIABLE  VAR_R_5_1_Y  0.13
VARIABLE  VAR_A_1      25
VARIABLE  HVD_N_W_1     0.47
VARIABLE  HVD_N_S_1     0.47
VARIABLE  HVD_N_S_2     1.37
VARIABLE  HVD_N_S_3     1.6
VARIABLE  HVD_N_S_4     0.3
VARIABLE  HVD_N_S_5     0.6
VARIABLE  HVD_N_S_6     3.0
VARIABLE  HVD_N_EX_1    0.24
#IFDEF HALF_NODE
VARIABLE  HVD_N_O_1     0.33
VARIABLE  HVD_N_L_1     0.875
#ELSE
VARIABLE  HVD_N_O_1     0.3
VARIABLE  HVD_N_L_1     0.8
#ENDIF
VARIABLE  HVD_N_A_1     0.64
VARIABLE  HVD_N_A_2     0.64
VARIABLE  HVD_P_W_1     0.47
VARIABLE  HVD_P_S_1     0.47
VARIABLE  HVD_P_S_2     1.2
VARIABLE  HVD_P_S_4     0.24
VARIABLE  HVD_P_S_5     0.48
VARIABLE  HVD_P_EX_1    0.24
VARIABLE  HVD_P_EN_1    0.6
VARIABLE  HVD_P_EN_2    0.6
#IFDEF HALF_NODE
VARIABLE  HVD_P_O_1     0.28
VARIABLE  HVD_P_L_1     0.655
#ELSE
VARIABLE  HVD_P_O_1     0.25
VARIABLE  HVD_P_L_1     0.6
#ENDIF
VARIABLE  HVD_P_A_1     0.64
VARIABLE  HVD_P_A_2     0.64
VARIABLE  CO_W_1     0.06
VARIABLE  CO_S_1     0.08
VARIABLE  CO_S_2     0.10
VARIABLE  CO_S_2_D   0.11
VARIABLE  CO_S_2_1   0.11
VARIABLE  CO_S_3     0.04
VARIABLE  CO_S_3_S   0.035
VARIABLE  CO_S_4     0.05
VARIABLE  CO_S_5     0.08
#IFDEF HALF_NODE
VARIABLE  CO_S_5_1   0.6
#ELSE
VARIABLE  CO_S_5_1   0.54
#ENDIF
VARIABLE  CO_S_6     0.04
VARIABLE  CO_EN_1    0.01
VARIABLE  CO_EN_1_1  0.03
VARIABLE  CO_EN_1_2  0.02
VARIABLE  CO_EN_1_3  0.02
VARIABLE  CO_EN_2    0.01
VARIABLE  CO_EN_3    0.02
VARIABLE  CO_EN_5A    0.005
VARIABLE  CO_EN_5B  0.015
VARIABLE  CO_EN_6    0.03
VARIABLE  M1_W_1     0.07
VARIABLE  M1_W_2     0.17
VARIABLE  M1_S_1     0.07
#IFNDEF WIDE_ADJUST
VARIABLE  M1_W_3     4.50
VARIABLE  M1_S_2     0.08
VARIABLE  M1_S_2_W   0.17
VARIABLE  M1_S_2_L   0.27
VARIABLE  M1_S_2_1   0.12
VARIABLE  M1_S_2_1_W 0.24
VARIABLE  M1_S_2_1_L 0.27
VARIABLE  M1_S_2_2   0.14
VARIABLE  M1_S_2_2_W 0.31
VARIABLE  M1_S_2_2_L 0.40
VARIABLE  M1_S_2_3   0.21
VARIABLE  M1_S_2_3_W 0.62
VARIABLE  M1_S_2_3_L 0.62
VARIABLE  M1_S_3     0.50
VARIABLE  M1_S_3_W   1.50
VARIABLE  M1_S_3_L   1.50
#ELSE
VARIABLE  M1_W_3     4.95
VARIABLE  M1_S_2     0.08
VARIABLE  M1_S_2_W   0.19
VARIABLE  M1_S_2_L   0.30
VARIABLE  M1_S_2_1   0.12
VARIABLE  M1_S_2_1_W 0.265
VARIABLE  M1_S_2_1_L 0.30
VARIABLE  M1_S_2_2   0.14
VARIABLE  M1_S_2_2_W 0.345
VARIABLE  M1_S_2_2_L 0.44
VARIABLE  M1_S_2_3   0.21
VARIABLE  M1_S_2_3_W 0.685
VARIABLE  M1_S_2_3_L 0.685
VARIABLE  M1_S_2_4   0.075
VARIABLE  M1_S_2_4_W 0.17
VARIABLE  M1_S_2_4_L 0.30
VARIABLE  M1_S_2_5   0.085
VARIABLE  M1_S_2_5_W 0.24
VARIABLE  M1_S_2_5_L 0.30
VARIABLE  M1_S_2_6   0.13
VARIABLE  M1_S_2_6_W 0.31
VARIABLE  M1_S_2_6_L 0.44
VARIABLE  M1_S_2_7   0.15
VARIABLE  M1_S_2_7_W 0.62
VARIABLE  M1_S_2_7_L 0.685
VARIABLE  M1_S_3     0.50
VARIABLE  M1_S_3_W   1.65
VARIABLE  M1_S_3_L   1.65
#ENDIF
VARIABLE  M1_S_5     0.08
VARIABLE  M1_S_5_W   0.09
VARIABLE  M1_S_5_Q   0.07
VARIABLE  M1_S_5_T   0.025
VARIABLE  M1_S_6     0.17
VARIABLE  M1_S_8     0.1
VARIABLE  M1_S_8_1   0.08
VARIABLE  M1_S_1_1   0.09
VARIABLE  M1_S_8_2   0.18
VARIABLE  M1_S_9     0.15
VARIABLE  M1_S_9_A   0.06
VARIABLE  M1_S_9_B   0.12
VARIABLE  M1_S_9_C   0.13
VARIABLE  M1_S_9_D   0.01
VARIABLE  M1_EN_1    0
VARIABLE  M1_EN_2    0.03
VARIABLE  M1_EN_3    0.02
VARIABLE  M1_EN_3_1  0.005
VARIABLE  M1_EN_3_2  0.025
VARIABLE  M1_EN_4    0.03
VARIABLE  M1_EN_4_W  0.7
VARIABLE  M1_EN_5    0.015
VARIABLE  M1_EN_5_W  0.11
VARIABLE  M1_EN_5_L  0.27
VARIABLE  M1_EN_5_S  0.08
VARIABLE  M1_A_1     0.0215
VARIABLE  M1_A_2     0.055
VARIABLE  M1_A_2_W   0.07
VARIABLE  M1_A_2_L1   0.17
VARIABLE  M1_A_2_L2   0.17
VARIABLE  M1_A_3     0.2
VARIABLE  M1_DN_1    0.1
VARIABLE  M1_DN_1_W  METAL_LOW_DEN_WINDOW_SIZE
VARIABLE  M1_DN_1_S  METAL_LOW_DEN_WINDOW_STEP
VARIABLE  M1_DN_1_E  M1_DN_1_W/4
VARIABLE  M1_DN_1_1  0.85
VARIABLE  M1_DN_1_1_W  METAL_HIGH_DEN_WINDOW_SIZE
VARIABLE  M1_DN_1_1_S  METAL_HIGH_DEN_WINDOW_STEP
VARIABLE  M1_DN_1_1_E  M1_DN_1_1_W/4
VARIABLE  M1_DN_4_W  200
VARIABLE  M1_DN_4    0.5
VARIABLE  M1_DN_6_W_A 80
VARIABLE  M1_DN_6_S_A 40
VARIABLE  M1_DN_6_E_A 40
VARIABLE  M1_DN_6     0.01
VARIABLE  M1_DN_6_W_BC 10
VARIABLE  M1_DN_6_S_BC 5
VARIABLE  M1_DN_6_E_BC 5
VARIABLE  M1_DN_6_A_B 6400
VARIABLE  M1_DN_6_A_C 18000
VARIABLE  M1_DN_6_U   30
VARIABLE  M1_DN_6_W_A_R 40
VARIABLE  M1_DN_6_S_A_R 40
VARIABLE  M1_DN_6_E_A_R 20
VARIABLE  M1_DN_6_R     0.01
VARIABLE  M1_DN_6_W_BC_R 10
VARIABLE  M1_DN_6_S_BC_R 5
VARIABLE  M1_DN_6_E_BC_R 5
VARIABLE  M1_DN_6_A_B_R 1600
VARIABLE  M1_DN_6_A_C_R 4500
VARIABLE  M1_DN_6_U_R   30
VARIABLE  VIA1_W_1     0.07
VARIABLE  VIA1_S_1     0.07
VARIABLE  VIA1_S_1_1   0.2
VARIABLE  VIA1_S_2     0.09
VARIABLE  VIA1_S_2_D   0.098
VARIABLE  VIA1_S_3     0.095
VARIABLE  VIA1_S_3_1   0.11
VARIABLE  VIA1_EN_1    0
VARIABLE  VIA1_EN_2    0.03
VARIABLE  VIA1_EN_3_1    0.015
VARIABLE  VIA1_EN_3_1_W  0.11
VARIABLE  VIA1_EN_3_1_L  0.27
VARIABLE  VIA1_EN_3_1_S  0.08
VARIABLE  VIA1_EN_4    0.01
VARIABLE  VIA1_EN_4_1  0.02
#IFNDEF WIDE_ADJUST
VARIABLE  VIA1_R_2_S1  0.14
VARIABLE  VIA1_R_2_S2  0.63
VARIABLE  VIA1_R_2_W   0.21
VARIABLE  VIA1_R_3_S1  0.14
VARIABLE  VIA1_R_3_S2  0.83
VARIABLE  VIA1_R_3_W   0.55
VARIABLE  VIA1_R_4_W   0.21
VARIABLE  VIA1_R_4_D   1.14
VARIABLE  VIA1_R_5_W   1.4
VARIABLE  VIA1_R_5_D   2.8
VARIABLE  VIA1_R_6_W   2.1
VARIABLE  VIA1_R_6_L   7.0
VARIABLE  VIA1_R_6_D   7.1
VARIABLE  VIA1_R_11_L1 5.0
VARIABLE  VIA1_R_11_A  5.0
VARIABLE  VIA1_R_11_L2  1.0
VARIABLE  VIA1_R_11_W  0.21
#ELSE
VARIABLE  VIA1_R_2_S1  0.16
VARIABLE  VIA1_R_2_S2  0.70
VARIABLE  VIA1_R_2_W   0.235
VARIABLE  VIA1_R_3_S1  0.16
VARIABLE  VIA1_R_3_S2  0.92
VARIABLE  VIA1_R_3_W   0.605
VARIABLE  VIA1_R_4_W   0.235
VARIABLE  VIA1_R_4_D   1.14
VARIABLE  VIA1_R_5_W   1.54
VARIABLE  VIA1_R_5_D   2.80
VARIABLE  VIA1_R_6_W   2.31
VARIABLE  VIA1_R_6_L   7.70
VARIABLE  VIA1_R_6_D   7.10
VARIABLE  VIA1_R_11_L2  1.00
VARIABLE  VIA1_R_11_W  0.235
VARIABLE  VIA1_R_11_A  5.00
VARIABLE  VIA1_R_11_L1 5.00
#ENDIF
VARIABLE  M2_W_1      0.07
VARIABLE  M2_W_2      0.17
VARIABLE  M2_S_1      0.07
#IFNDEF WIDE_ADJUST
VARIABLE  M2_W_3      4.50
VARIABLE  M2_S_2      0.10
VARIABLE  M2_S_2_W    0.17
VARIABLE  M2_S_2_L    0.27
VARIABLE  M2_S_2_1    0.12
VARIABLE  M2_S_2_1_W  0.24
VARIABLE  M2_S_2_1_L  0.27
VARIABLE  M2_S_2_2    0.15
VARIABLE  M2_S_2_2_W  0.31
VARIABLE  M2_S_2_2_L  0.40
VARIABLE  M2_S_2_3    0.21
VARIABLE  M2_S_2_3_W  0.62
VARIABLE  M2_S_2_3_L  0.62
VARIABLE  M2_S_3      0.50
VARIABLE  M2_S_3_W    1.50
VARIABLE  M2_S_3_L    1.50
#ELSE
VARIABLE  M2_W_3      4.95
VARIABLE  M2_S_2      0.10
VARIABLE  M2_S_2_W    0.19
VARIABLE  M2_S_2_L    0.30
VARIABLE  M2_S_2_1    0.12
VARIABLE  M2_S_2_1_W  0.265
VARIABLE  M2_S_2_1_L  0.30
VARIABLE  M2_S_2_2    0.15
VARIABLE  M2_S_2_2_W  0.345
VARIABLE  M2_S_2_2_L  0.44
VARIABLE  M2_S_2_3    0.21
VARIABLE  M2_S_2_3_W  0.685
VARIABLE  M2_S_2_3_L  0.685
VARIABLE  M2_S_2_4    0.075
VARIABLE  M2_S_2_4_W  0.17
VARIABLE  M2_S_2_4_L  0.30
VARIABLE  M2_S_2_5    0.11
VARIABLE  M2_S_2_5_W  0.24
VARIABLE  M2_S_2_5_L  0.30
VARIABLE  M2_S_2_6    0.13
VARIABLE  M2_S_2_6_W  0.31
VARIABLE  M2_S_2_6_L  0.44
VARIABLE  M2_S_2_7    0.165
VARIABLE  M2_S_2_7_W  0.62
VARIABLE  M2_S_2_7_L  0.685
VARIABLE  M2_S_3      0.50
VARIABLE  M2_S_3_W    1.65
VARIABLE  M2_S_3_L    1.65
#ENDIF
VARIABLE  M2_S_5      0.10
VARIABLE  M2_S_5_W    0.10
VARIABLE  M2_S_5_T    0.035
VARIABLE  M2_S_5_L    0.07
VARIABLE  M2_S_5_1    0.12
VARIABLE  M2_S_5_1_W  0.10
VARIABLE  M2_S_5_1_T  0.035
VARIABLE  M2_S_5_1_E  0.05
VARIABLE  M2_S_5_1_E2 0.035
VARIABLE  M2_S_5_1_E3 0.040
VARIABLE  M2_S_5_1_E4 0.045
VARIABLE  M2_S_5_1_S2 0.115
VARIABLE  M2_S_5_1_S3 0.110
VARIABLE  M2_S_5_1_S4 0.105
VARIABLE  M2_S_6      0.17
VARIABLE  M2_S_8      0.1
VARIABLE  M2_S_8_1    0.08
VARIABLE  M2_S_1_1    0.09
VARIABLE  M2_S_8_2    0.18
VARIABLE  M2_S_9      0.15
VARIABLE  M2_S_9_A   0.06
VARIABLE  M2_S_9_B   0.12
VARIABLE  M2_S_9_C   0.13
VARIABLE  M2_S_9_D   0.01
VARIABLE  M2_EN_1     0
VARIABLE  M2_EN_2     0.03
VARIABLE  M2_EN_3     0.01
VARIABLE  M2_EN_3_1   0.02
VARIABLE  M2_A_1      0.027
VARIABLE  M2_A_2      0.06
VARIABLE  M2_A_2_W    0.07
VARIABLE  M2_A_2_L1    0.17
VARIABLE  M2_A_2_L2    0.17
VARIABLE  M2_A_3      0.20
VARIABLE  M2_DN_1    0.1
VARIABLE  M2_DN_1_W  METAL_LOW_DEN_WINDOW_SIZE
VARIABLE  M2_DN_1_S  METAL_LOW_DEN_WINDOW_STEP
VARIABLE  M2_DN_1_E  M2_DN_1_W/4
VARIABLE  M2_DN_1_1  0.85
VARIABLE  M2_DN_1_1_W  METAL_HIGH_DEN_WINDOW_SIZE
VARIABLE  M2_DN_1_1_S  METAL_HIGH_DEN_WINDOW_STEP
VARIABLE  M2_DN_1_1_E  M2_DN_1_1_W/4
VARIABLE  M2_DN_4     0.5
VARIABLE  M2_DN_4_W   200
VARIABLE  M2_DN_6_W_A 80
VARIABLE  M2_DN_6_S_A 40
VARIABLE  M2_DN_6_E_A 40
VARIABLE  M2_DN_6     0.01
VARIABLE  M2_DN_6_W_BC 10
VARIABLE  M2_DN_6_S_BC 5
VARIABLE  M2_DN_6_E_BC 5
VARIABLE  M2_DN_6_A_B 6400
VARIABLE  M2_DN_6_A_C 18000
VARIABLE  M2_DN_6_U   30
VARIABLE  M2_DN_6_W_A_R 40
VARIABLE  M2_DN_6_S_A_R 40
VARIABLE  M2_DN_6_E_A_R 20
VARIABLE  M2_DN_6_R     0.01
VARIABLE  M2_DN_6_W_BC_R 10
VARIABLE  M2_DN_6_S_BC_R 5
VARIABLE  M2_DN_6_E_BC_R 5
VARIABLE  M2_DN_6_A_B_R 1600
VARIABLE  M2_DN_6_A_C_R 4500
VARIABLE  M2_DN_6_U_R   30
VARIABLE  VIA2_W_1     0.07
VARIABLE  VIA2_S_1     0.07
VARIABLE  VIA2_S_1_1   0.2
VARIABLE  VIA2_S_2     0.09
VARIABLE  VIA2_S_2_D   0.098
VARIABLE  VIA2_S_3     0.095
VARIABLE  VIA2_S_3_1   0.11
VARIABLE  VIA2_EN_1    0
VARIABLE  VIA2_EN_2    0.03
VARIABLE  VIA2_EN_4    0.01
VARIABLE  VIA2_EN_4_1  0.02
#IFNDEF WIDE_ADJUST
VARIABLE  VIA2_R_2_S1  0.14
VARIABLE  VIA2_R_2_S2  0.63
VARIABLE  VIA2_R_2_W   0.21
VARIABLE  VIA2_R_3_S1  0.14
VARIABLE  VIA2_R_3_S2  0.83
VARIABLE  VIA2_R_3_W   0.55
VARIABLE  VIA2_R_4_W   0.21
VARIABLE  VIA2_R_4_D   1.14
VARIABLE  VIA2_R_5_W   1.4
VARIABLE  VIA2_R_5_D   2.8
VARIABLE  VIA2_R_6_W   2.1
VARIABLE  VIA2_R_6_L   7.0
VARIABLE  VIA2_R_6_D   7.1
VARIABLE  VIA2_R_11_L1 5.0
VARIABLE  VIA2_R_11_A  5.0
VARIABLE  VIA2_R_11_L2  1.0
VARIABLE  VIA2_R_11_W  0.21
#ELSE
VARIABLE  VIA2_R_2_S1  0.16
VARIABLE  VIA2_R_2_S2  0.70
VARIABLE  VIA2_R_2_W   0.235
VARIABLE  VIA2_R_3_S1  0.16
VARIABLE  VIA2_R_3_S2  0.92
VARIABLE  VIA2_R_3_W   0.605
VARIABLE  VIA2_R_4_W   0.235
VARIABLE  VIA2_R_4_D   1.14
VARIABLE  VIA2_R_5_W   1.54
VARIABLE  VIA2_R_5_D   2.80
VARIABLE  VIA2_R_6_W   2.31
VARIABLE  VIA2_R_6_L   7.70
VARIABLE  VIA2_R_6_D   7.10
VARIABLE  VIA2_R_11_L2  1.00
VARIABLE  VIA2_R_11_W  0.235
VARIABLE  VIA2_R_11_A  5.00
VARIABLE  VIA2_R_11_L1 5.00
#ENDIF
VARIABLE  M3_W_1      0.07
VARIABLE  M3_W_2      0.17
VARIABLE  M3_S_1      0.07
#IFNDEF WIDE_ADJUST
VARIABLE  M3_W_3      4.50
VARIABLE  M3_S_2      0.10
VARIABLE  M3_S_2_W    0.17
VARIABLE  M3_S_2_L    0.27
VARIABLE  M3_S_2_1    0.12
VARIABLE  M3_S_2_1_W  0.24
VARIABLE  M3_S_2_1_L  0.27
VARIABLE  M3_S_2_2    0.15
VARIABLE  M3_S_2_2_W  0.31
VARIABLE  M3_S_2_2_L  0.40
VARIABLE  M3_S_2_3    0.21
VARIABLE  M3_S_2_3_W  0.62
VARIABLE  M3_S_2_3_L  0.62
VARIABLE  M3_S_3      0.50
VARIABLE  M3_S_3_W    1.50
VARIABLE  M3_S_3_L    1.50
#ELSE
VARIABLE  M3_W_3      4.95
VARIABLE  M3_S_2      0.10
VARIABLE  M3_S_2_W    0.19
VARIABLE  M3_S_2_L    0.30
VARIABLE  M3_S_2_1    0.12
VARIABLE  M3_S_2_1_W  0.265
VARIABLE  M3_S_2_1_L  0.30
VARIABLE  M3_S_2_2    0.15
VARIABLE  M3_S_2_2_W  0.345
VARIABLE  M3_S_2_2_L  0.44
VARIABLE  M3_S_2_3    0.21
VARIABLE  M3_S_2_3_W  0.685
VARIABLE  M3_S_2_3_L  0.685
VARIABLE  M3_S_2_4    0.075
VARIABLE  M3_S_2_4_W  0.17
VARIABLE  M3_S_2_4_L  0.30
VARIABLE  M3_S_2_5    0.11
VARIABLE  M3_S_2_5_W  0.24
VARIABLE  M3_S_2_5_L  0.30
VARIABLE  M3_S_2_6    0.13
VARIABLE  M3_S_2_6_W  0.31
VARIABLE  M3_S_2_6_L  0.44
VARIABLE  M3_S_2_7    0.165
VARIABLE  M3_S_2_7_W  0.62
VARIABLE  M3_S_2_7_L  0.685
VARIABLE  M3_S_3      0.50
VARIABLE  M3_S_3_W    1.65
VARIABLE  M3_S_3_L    1.65
#ENDIF
VARIABLE  M3_S_5      0.10
VARIABLE  M3_S_5_W    0.10
VARIABLE  M3_S_5_T    0.035
VARIABLE  M3_S_5_L    0.07
VARIABLE  M3_S_5_1    0.12
VARIABLE  M3_S_5_1_W  0.10
VARIABLE  M3_S_5_1_T  0.035
VARIABLE  M3_S_5_1_E  0.05
VARIABLE  M3_S_5_1_E2 0.035
VARIABLE  M3_S_5_1_E3 0.040
VARIABLE  M3_S_5_1_E4 0.045
VARIABLE  M3_S_5_1_S2 0.115
VARIABLE  M3_S_5_1_S3 0.110
VARIABLE  M3_S_5_1_S4 0.105
VARIABLE  M3_S_6      0.17
VARIABLE  M3_S_8      0.1
VARIABLE  M3_S_8_1    0.08
VARIABLE  M3_S_1_1    0.09
VARIABLE  M3_S_8_2    0.18
VARIABLE  M3_S_9      0.15
VARIABLE  M3_S_9_A   0.06
VARIABLE  M3_S_9_B   0.12
VARIABLE  M3_S_9_C   0.13
VARIABLE  M3_S_9_D   0.01
VARIABLE  M3_EN_1     0
VARIABLE  M3_EN_2     0.03
VARIABLE  M3_EN_3     0.01
VARIABLE  M3_EN_3_1   0.02
VARIABLE  M3_A_1      0.027
VARIABLE  M3_A_2      0.06
VARIABLE  M3_A_2_W    0.07
VARIABLE  M3_A_2_L1    0.17
VARIABLE  M3_A_2_L2    0.17
VARIABLE  M3_A_3      0.20
VARIABLE  M3_DN_1    0.1
VARIABLE  M3_DN_1_W  METAL_LOW_DEN_WINDOW_SIZE
VARIABLE  M3_DN_1_S  METAL_LOW_DEN_WINDOW_STEP
VARIABLE  M3_DN_1_E  M3_DN_1_W/4
VARIABLE  M3_DN_1_1  0.85
VARIABLE  M3_DN_1_1_W  METAL_HIGH_DEN_WINDOW_SIZE
VARIABLE  M3_DN_1_1_S  METAL_HIGH_DEN_WINDOW_STEP
VARIABLE  M3_DN_1_1_E  M3_DN_1_1_W/4
VARIABLE  M3_DN_4     0.5
VARIABLE  M3_DN_4_W   200
VARIABLE  M3_DN_6_W_A 80
VARIABLE  M3_DN_6_S_A 40
VARIABLE  M3_DN_6_E_A 40
VARIABLE  M3_DN_6     0.01
VARIABLE  M3_DN_6_W_BC 10
VARIABLE  M3_DN_6_S_BC 5
VARIABLE  M3_DN_6_E_BC 5
VARIABLE  M3_DN_6_A_B 6400
VARIABLE  M3_DN_6_A_C 18000
VARIABLE  M3_DN_6_U   30
VARIABLE  M3_DN_6_W_A_R 40
VARIABLE  M3_DN_6_S_A_R 40
VARIABLE  M3_DN_6_E_A_R 20
VARIABLE  M3_DN_6_R     0.01
VARIABLE  M3_DN_6_W_BC_R 10
VARIABLE  M3_DN_6_S_BC_R 5
VARIABLE  M3_DN_6_E_BC_R 5
VARIABLE  M3_DN_6_A_B_R 1600
VARIABLE  M3_DN_6_A_C_R 4500
VARIABLE  M3_DN_6_U_R   30
VARIABLE  M1_DN_5_W   62.5
VARIABLE  M1_DN_5_S   31.25
VARIABLE  M1_DN_5     0.85
VARIABLE  M1_DN_7_W   30
VARIABLE  M1_DN_7_S   15
VARIABLE  M1_DN_7_E   15
VARIABLE  M1_DN_7     0.05
VARIABLE  M1_DN_7_W_R 15
VARIABLE  M1_DN_7_S_R 15
VARIABLE  M1_DN_7_E_R 7.5
VARIABLE  M1_DN_7_R   0.05
VARIABLE  VIA3_W_1     0.07
VARIABLE  VIA3_S_1     0.07
VARIABLE  VIA3_S_1_1   0.2
VARIABLE  VIA3_S_2     0.09
VARIABLE  VIA3_S_2_D   0.098
VARIABLE  VIA3_S_3     0.095
VARIABLE  VIA3_S_3_1   0.11
VARIABLE  VIA3_EN_1    0
VARIABLE  VIA3_EN_2    0.03
VARIABLE  VIA3_EN_4    0.01
VARIABLE  VIA3_EN_4_1  0.02
#IFNDEF WIDE_ADJUST
VARIABLE  VIA3_R_2_S1  0.14
VARIABLE  VIA3_R_2_S2  0.63
VARIABLE  VIA3_R_2_W   0.21
VARIABLE  VIA3_R_3_S1  0.14
VARIABLE  VIA3_R_3_S2  0.83
VARIABLE  VIA3_R_3_W   0.55
VARIABLE  VIA3_R_4_W   0.21
VARIABLE  VIA3_R_4_D   1.14
VARIABLE  VIA3_R_5_W   1.4
VARIABLE  VIA3_R_5_D   2.8
VARIABLE  VIA3_R_6_W   2.1
VARIABLE  VIA3_R_6_L   7.0
VARIABLE  VIA3_R_6_D   7.1
VARIABLE  VIA3_R_11_L1 5.0
VARIABLE  VIA3_R_11_A  5.0
VARIABLE  VIA3_R_11_L2  1.0
VARIABLE  VIA3_R_11_W  0.21
#ELSE
VARIABLE  VIA3_R_2_S1  0.16
VARIABLE  VIA3_R_2_S2  0.70
VARIABLE  VIA3_R_2_W   0.235
VARIABLE  VIA3_R_3_S1  0.16
VARIABLE  VIA3_R_3_S2  0.92
VARIABLE  VIA3_R_3_W   0.605
VARIABLE  VIA3_R_4_W   0.235
VARIABLE  VIA3_R_4_D   1.14
VARIABLE  VIA3_R_5_W   1.54
VARIABLE  VIA3_R_5_D   2.80
VARIABLE  VIA3_R_6_W   2.31
VARIABLE  VIA3_R_6_L   7.70
VARIABLE  VIA3_R_6_D   7.10
VARIABLE  VIA3_R_11_L2  1.00
VARIABLE  VIA3_R_11_W  0.235
VARIABLE  VIA3_R_11_A  5.00
VARIABLE  VIA3_R_11_L1 5.00
#ENDIF
VARIABLE  M4_W_1      0.07
VARIABLE  M4_W_2      0.17
VARIABLE  M4_S_1      0.07
#IFNDEF WIDE_ADJUST
VARIABLE  M4_W_3      4.50
VARIABLE  M4_S_2      0.10
VARIABLE  M4_S_2_W    0.17
VARIABLE  M4_S_2_L    0.27
VARIABLE  M4_S_2_1    0.12
VARIABLE  M4_S_2_1_W  0.24
VARIABLE  M4_S_2_1_L  0.27
VARIABLE  M4_S_2_2    0.15
VARIABLE  M4_S_2_2_W  0.31
VARIABLE  M4_S_2_2_L  0.40
VARIABLE  M4_S_2_3    0.21
VARIABLE  M4_S_2_3_W  0.62
VARIABLE  M4_S_2_3_L  0.62
VARIABLE  M4_S_3      0.50
VARIABLE  M4_S_3_W    1.50
VARIABLE  M4_S_3_L    1.50
#ELSE
VARIABLE  M4_W_3      4.95
VARIABLE  M4_S_2      0.10
VARIABLE  M4_S_2_W    0.19
VARIABLE  M4_S_2_L    0.30
VARIABLE  M4_S_2_1    0.12
VARIABLE  M4_S_2_1_W  0.265
VARIABLE  M4_S_2_1_L  0.30
VARIABLE  M4_S_2_2    0.15
VARIABLE  M4_S_2_2_W  0.345
VARIABLE  M4_S_2_2_L  0.44
VARIABLE  M4_S_2_3    0.21
VARIABLE  M4_S_2_3_W  0.685
VARIABLE  M4_S_2_3_L  0.685
VARIABLE  M4_S_2_4    0.075
VARIABLE  M4_S_2_4_W  0.17
VARIABLE  M4_S_2_4_L  0.30
VARIABLE  M4_S_2_5    0.11
VARIABLE  M4_S_2_5_W  0.24
VARIABLE  M4_S_2_5_L  0.30
VARIABLE  M4_S_2_6    0.13
VARIABLE  M4_S_2_6_W  0.31
VARIABLE  M4_S_2_6_L  0.44
VARIABLE  M4_S_2_7    0.165
VARIABLE  M4_S_2_7_W  0.62
VARIABLE  M4_S_2_7_L  0.685
VARIABLE  M4_S_3      0.50
VARIABLE  M4_S_3_W    1.65
VARIABLE  M4_S_3_L    1.65
#ENDIF
VARIABLE  M4_S_5      0.10
VARIABLE  M4_S_5_W    0.10
VARIABLE  M4_S_5_T    0.035
VARIABLE  M4_S_5_L    0.07
VARIABLE  M4_S_5_1    0.12
VARIABLE  M4_S_5_1_W  0.10
VARIABLE  M4_S_5_1_T  0.035
VARIABLE  M4_S_5_1_E  0.05
VARIABLE  M4_S_5_1_E2 0.035
VARIABLE  M4_S_5_1_E3 0.040
VARIABLE  M4_S_5_1_E4 0.045
VARIABLE  M4_S_5_1_S2 0.115
VARIABLE  M4_S_5_1_S3 0.110
VARIABLE  M4_S_5_1_S4 0.105
VARIABLE  M4_S_6      0.17
VARIABLE  M4_S_8      0.1
VARIABLE  M4_S_8_1    0.08
VARIABLE  M4_S_1_1    0.09
VARIABLE  M4_S_8_2    0.18
VARIABLE  M4_S_9      0.15
VARIABLE  M4_S_9_A   0.06
VARIABLE  M4_S_9_B   0.12
VARIABLE  M4_S_9_C   0.13
VARIABLE  M4_S_9_D   0.01
VARIABLE  M4_EN_1     0
VARIABLE  M4_EN_2     0.03
VARIABLE  M4_EN_3     0.01
VARIABLE  M4_EN_3_1   0.02
VARIABLE  M4_A_1      0.027
VARIABLE  M4_A_2      0.06
VARIABLE  M4_A_2_W    0.07
VARIABLE  M4_A_2_L1    0.17
VARIABLE  M4_A_2_L2    0.17
VARIABLE  M4_A_3      0.20
VARIABLE  M4_DN_1    0.1
VARIABLE  M4_DN_1_W  METAL_LOW_DEN_WINDOW_SIZE
VARIABLE  M4_DN_1_S  METAL_LOW_DEN_WINDOW_STEP
VARIABLE  M4_DN_1_E  M4_DN_1_W/4
VARIABLE  M4_DN_1_1  0.85
VARIABLE  M4_DN_1_1_W  METAL_HIGH_DEN_WINDOW_SIZE
VARIABLE  M4_DN_1_1_S  METAL_HIGH_DEN_WINDOW_STEP
VARIABLE  M4_DN_1_1_E  M4_DN_1_1_W/4
VARIABLE  M4_DN_4     0.5
VARIABLE  M4_DN_4_W   200
VARIABLE  M4_DN_6_W_A 80
VARIABLE  M4_DN_6_S_A 40
VARIABLE  M4_DN_6_E_A 40
VARIABLE  M4_DN_6     0.01
VARIABLE  M4_DN_6_W_BC 10
VARIABLE  M4_DN_6_S_BC 5
VARIABLE  M4_DN_6_E_BC 5
VARIABLE  M4_DN_6_A_B 6400
VARIABLE  M4_DN_6_A_C 18000
VARIABLE  M4_DN_6_U   30
VARIABLE  M4_DN_6_W_A_R 40
VARIABLE  M4_DN_6_S_A_R 40
VARIABLE  M4_DN_6_E_A_R 20
VARIABLE  M4_DN_6_R     0.01
VARIABLE  M4_DN_6_W_BC_R 10
VARIABLE  M4_DN_6_S_BC_R 5
VARIABLE  M4_DN_6_E_BC_R 5
VARIABLE  M4_DN_6_A_B_R 1600
VARIABLE  M4_DN_6_A_C_R 4500
VARIABLE  M4_DN_6_U_R   30
VARIABLE  M2_DN_5_W   62.5
VARIABLE  M2_DN_5_S   31.25
VARIABLE  M2_DN_5     0.85
VARIABLE  M2_DN_7_W   30
VARIABLE  M2_DN_7_S   15
VARIABLE  M2_DN_7_E   15
VARIABLE  M2_DN_7     0.05
VARIABLE  M2_DN_7_W_R 15
VARIABLE  M2_DN_7_S_R 15
VARIABLE  M2_DN_7_E_R 7.5
VARIABLE  M2_DN_7_R   0.05
VARIABLE  VIA4_W_1     0.07
VARIABLE  VIA4_S_1     0.07
VARIABLE  VIA4_S_1_1   0.2
VARIABLE  VIA4_S_2     0.09
VARIABLE  VIA4_S_2_D   0.098
VARIABLE  VIA4_S_3     0.095
VARIABLE  VIA4_S_3_1   0.11
VARIABLE  VIA4_EN_1    0
VARIABLE  VIA4_EN_2    0.03
VARIABLE  VIA4_EN_4    0.01
VARIABLE  VIA4_EN_4_1  0.02
#IFNDEF WIDE_ADJUST
VARIABLE  VIA4_R_2_S1  0.14
VARIABLE  VIA4_R_2_S2  0.63
VARIABLE  VIA4_R_2_W   0.21
VARIABLE  VIA4_R_3_S1  0.14
VARIABLE  VIA4_R_3_S2  0.83
VARIABLE  VIA4_R_3_W   0.55
VARIABLE  VIA4_R_4_W   0.21
VARIABLE  VIA4_R_4_D   1.14
VARIABLE  VIA4_R_5_W   1.4
VARIABLE  VIA4_R_5_D   2.8
VARIABLE  VIA4_R_6_W   2.1
VARIABLE  VIA4_R_6_L   7.0
VARIABLE  VIA4_R_6_D   7.1
VARIABLE  VIA4_R_11_L1 5.0
VARIABLE  VIA4_R_11_A  5.0
VARIABLE  VIA4_R_11_L2  1.0
VARIABLE  VIA4_R_11_W  0.21
#ELSE
VARIABLE  VIA4_R_2_S1  0.16
VARIABLE  VIA4_R_2_S2  0.70
VARIABLE  VIA4_R_2_W   0.235
VARIABLE  VIA4_R_3_S1  0.16
VARIABLE  VIA4_R_3_S2  0.92
VARIABLE  VIA4_R_3_W   0.605
VARIABLE  VIA4_R_4_W   0.235
VARIABLE  VIA4_R_4_D   1.14
VARIABLE  VIA4_R_5_W   1.54
VARIABLE  VIA4_R_5_D   2.80
VARIABLE  VIA4_R_6_W   2.31
VARIABLE  VIA4_R_6_L   7.70
VARIABLE  VIA4_R_6_D   7.10
VARIABLE  VIA4_R_11_L2  1.00
VARIABLE  VIA4_R_11_W  0.235
VARIABLE  VIA4_R_11_A  5.00
VARIABLE  VIA4_R_11_L1 5.00
#ENDIF
VARIABLE  M5_W_1      0.07
VARIABLE  M5_W_2      0.17
VARIABLE  M5_S_1      0.07
#IFNDEF WIDE_ADJUST
VARIABLE  M5_W_3      4.50
VARIABLE  M5_S_2      0.10
VARIABLE  M5_S_2_W    0.17
VARIABLE  M5_S_2_L    0.27
VARIABLE  M5_S_2_1    0.12
VARIABLE  M5_S_2_1_W  0.24
VARIABLE  M5_S_2_1_L  0.27
VARIABLE  M5_S_2_2    0.15
VARIABLE  M5_S_2_2_W  0.31
VARIABLE  M5_S_2_2_L  0.40
VARIABLE  M5_S_2_3    0.21
VARIABLE  M5_S_2_3_W  0.62
VARIABLE  M5_S_2_3_L  0.62
VARIABLE  M5_S_3      0.50
VARIABLE  M5_S_3_W    1.50
VARIABLE  M5_S_3_L    1.50
#ELSE
VARIABLE  M5_W_3      4.95
VARIABLE  M5_S_2      0.10
VARIABLE  M5_S_2_W    0.19
VARIABLE  M5_S_2_L    0.30
VARIABLE  M5_S_2_1    0.12
VARIABLE  M5_S_2_1_W  0.265
VARIABLE  M5_S_2_1_L  0.30
VARIABLE  M5_S_2_2    0.15
VARIABLE  M5_S_2_2_W  0.345
VARIABLE  M5_S_2_2_L  0.44
VARIABLE  M5_S_2_3    0.21
VARIABLE  M5_S_2_3_W  0.685
VARIABLE  M5_S_2_3_L  0.685
VARIABLE  M5_S_2_4    0.075
VARIABLE  M5_S_2_4_W  0.17
VARIABLE  M5_S_2_4_L  0.30
VARIABLE  M5_S_2_5    0.11
VARIABLE  M5_S_2_5_W  0.24
VARIABLE  M5_S_2_5_L  0.30
VARIABLE  M5_S_2_6    0.13
VARIABLE  M5_S_2_6_W  0.31
VARIABLE  M5_S_2_6_L  0.44
VARIABLE  M5_S_2_7    0.165
VARIABLE  M5_S_2_7_W  0.62
VARIABLE  M5_S_2_7_L  0.685
VARIABLE  M5_S_3      0.50
VARIABLE  M5_S_3_W    1.65
VARIABLE  M5_S_3_L    1.65
#ENDIF
VARIABLE  M5_S_5      0.10
VARIABLE  M5_S_5_W    0.10
VARIABLE  M5_S_5_T    0.035
VARIABLE  M5_S_5_L    0.07
VARIABLE  M5_S_5_1    0.12
VARIABLE  M5_S_5_1_W  0.10
VARIABLE  M5_S_5_1_T  0.035
VARIABLE  M5_S_5_1_E  0.05
VARIABLE  M5_S_5_1_E2 0.035
VARIABLE  M5_S_5_1_E3 0.040
VARIABLE  M5_S_5_1_E4 0.045
VARIABLE  M5_S_5_1_S2 0.115
VARIABLE  M5_S_5_1_S3 0.110
VARIABLE  M5_S_5_1_S4 0.105
VARIABLE  M5_S_6      0.17
VARIABLE  M5_S_8      0.1
VARIABLE  M5_S_8_1    0.08
VARIABLE  M5_S_1_1    0.09
VARIABLE  M5_S_8_2    0.18
VARIABLE  M5_S_9      0.15
VARIABLE  M5_S_9_A   0.06
VARIABLE  M5_S_9_B   0.12
VARIABLE  M5_S_9_C   0.13
VARIABLE  M5_S_9_D   0.01
VARIABLE  M5_EN_1     0
VARIABLE  M5_EN_2     0.03
VARIABLE  M5_EN_3     0.01
VARIABLE  M5_EN_3_1   0.02
VARIABLE  M5_A_1      0.027
VARIABLE  M5_A_2      0.06
VARIABLE  M5_A_2_W    0.07
VARIABLE  M5_A_2_L1    0.17
VARIABLE  M5_A_2_L2    0.17
VARIABLE  M5_A_3      0.20
VARIABLE  M5_DN_1    0.1
VARIABLE  M5_DN_1_W  METAL_LOW_DEN_WINDOW_SIZE
VARIABLE  M5_DN_1_S  METAL_LOW_DEN_WINDOW_STEP
VARIABLE  M5_DN_1_E  M5_DN_1_W/4
VARIABLE  M5_DN_1_1  0.85
VARIABLE  M5_DN_1_1_W  METAL_HIGH_DEN_WINDOW_SIZE
VARIABLE  M5_DN_1_1_S  METAL_HIGH_DEN_WINDOW_STEP
VARIABLE  M5_DN_1_1_E  M5_DN_1_1_W/4
VARIABLE  M5_DN_4     0.5
VARIABLE  M5_DN_4_W   200
VARIABLE  M5_DN_6_W_A 80
VARIABLE  M5_DN_6_S_A 40
VARIABLE  M5_DN_6_E_A 40
VARIABLE  M5_DN_6     0.01
VARIABLE  M5_DN_6_W_BC 10
VARIABLE  M5_DN_6_S_BC 5
VARIABLE  M5_DN_6_E_BC 5
VARIABLE  M5_DN_6_A_B 6400
VARIABLE  M5_DN_6_A_C 18000
VARIABLE  M5_DN_6_U   30
VARIABLE  M5_DN_6_W_A_R 40
VARIABLE  M5_DN_6_S_A_R 40
VARIABLE  M5_DN_6_E_A_R 20
VARIABLE  M5_DN_6_R     0.01
VARIABLE  M5_DN_6_W_BC_R 10
VARIABLE  M5_DN_6_S_BC_R 5
VARIABLE  M5_DN_6_E_BC_R 5
VARIABLE  M5_DN_6_A_B_R 1600
VARIABLE  M5_DN_6_A_C_R 4500
VARIABLE  M5_DN_6_U_R   30
VARIABLE  M3_DN_5_W   62.5
VARIABLE  M3_DN_5_S   31.25
VARIABLE  M3_DN_5     0.85
VARIABLE  M3_DN_7_W   30
VARIABLE  M3_DN_7_S   15
VARIABLE  M3_DN_7_E   15
VARIABLE  M3_DN_7     0.05
VARIABLE  M3_DN_7_W_R 15
VARIABLE  M3_DN_7_S_R 15
VARIABLE  M3_DN_7_E_R 7.5
VARIABLE  M3_DN_7_R   0.05
VARIABLE  VIA5_W_1     0.07
VARIABLE  VIA5_S_1     0.07
VARIABLE  VIA5_S_1_1   0.2
VARIABLE  VIA5_S_2     0.09
VARIABLE  VIA5_S_2_D   0.098
VARIABLE  VIA5_S_3     0.095
VARIABLE  VIA5_S_3_1   0.11
VARIABLE  VIA5_EN_1    0
VARIABLE  VIA5_EN_2    0.03
VARIABLE  VIA5_EN_4    0.01
VARIABLE  VIA5_EN_4_1  0.02
#IFNDEF WIDE_ADJUST
VARIABLE  VIA5_R_2_S1  0.14
VARIABLE  VIA5_R_2_S2  0.63
VARIABLE  VIA5_R_2_W   0.21
VARIABLE  VIA5_R_3_S1  0.14
VARIABLE  VIA5_R_3_S2  0.83
VARIABLE  VIA5_R_3_W   0.55
VARIABLE  VIA5_R_4_W   0.21
VARIABLE  VIA5_R_4_D   1.14
VARIABLE  VIA5_R_5_W   1.4
VARIABLE  VIA5_R_5_D   2.8
VARIABLE  VIA5_R_6_W   2.1
VARIABLE  VIA5_R_6_L   7.0
VARIABLE  VIA5_R_6_D   7.1
VARIABLE  VIA5_R_11_L1 5.0
VARIABLE  VIA5_R_11_A  5.0
VARIABLE  VIA5_R_11_L2  1.0
VARIABLE  VIA5_R_11_W  0.21
#ELSE
VARIABLE  VIA5_R_2_S1  0.16
VARIABLE  VIA5_R_2_S2  0.70
VARIABLE  VIA5_R_2_W   0.235
VARIABLE  VIA5_R_3_S1  0.16
VARIABLE  VIA5_R_3_S2  0.92
VARIABLE  VIA5_R_3_W   0.605
VARIABLE  VIA5_R_4_W   0.235
VARIABLE  VIA5_R_4_D   1.14
VARIABLE  VIA5_R_5_W   1.54
VARIABLE  VIA5_R_5_D   2.80
VARIABLE  VIA5_R_6_W   2.31
VARIABLE  VIA5_R_6_L   7.70
VARIABLE  VIA5_R_6_D   7.10
VARIABLE  VIA5_R_11_L2  1.00
VARIABLE  VIA5_R_11_W  0.235
VARIABLE  VIA5_R_11_A  5.00
VARIABLE  VIA5_R_11_L1 5.00
#ENDIF
VARIABLE  M6_W_1      0.07
VARIABLE  M6_W_2      0.17
VARIABLE  M6_S_1      0.07
#IFNDEF WIDE_ADJUST
VARIABLE  M6_W_3      4.50
VARIABLE  M6_S_2      0.10
VARIABLE  M6_S_2_W    0.17
VARIABLE  M6_S_2_L    0.27
VARIABLE  M6_S_2_1    0.12
VARIABLE  M6_S_2_1_W  0.24
VARIABLE  M6_S_2_1_L  0.27
VARIABLE  M6_S_2_2    0.15
VARIABLE  M6_S_2_2_W  0.31
VARIABLE  M6_S_2_2_L  0.40
VARIABLE  M6_S_2_3    0.21
VARIABLE  M6_S_2_3_W  0.62
VARIABLE  M6_S_2_3_L  0.62
VARIABLE  M6_S_3      0.50
VARIABLE  M6_S_3_W    1.50
VARIABLE  M6_S_3_L    1.50
#ELSE
VARIABLE  M6_W_3      4.95
VARIABLE  M6_S_2      0.10
VARIABLE  M6_S_2_W    0.19
VARIABLE  M6_S_2_L    0.30
VARIABLE  M6_S_2_1    0.12
VARIABLE  M6_S_2_1_W  0.265
VARIABLE  M6_S_2_1_L  0.30
VARIABLE  M6_S_2_2    0.15
VARIABLE  M6_S_2_2_W  0.345
VARIABLE  M6_S_2_2_L  0.44
VARIABLE  M6_S_2_3    0.21
VARIABLE  M6_S_2_3_W  0.685
VARIABLE  M6_S_2_3_L  0.685
VARIABLE  M6_S_2_4    0.075
VARIABLE  M6_S_2_4_W  0.17
VARIABLE  M6_S_2_4_L  0.30
VARIABLE  M6_S_2_5    0.11
VARIABLE  M6_S_2_5_W  0.24
VARIABLE  M6_S_2_5_L  0.30
VARIABLE  M6_S_2_6    0.13
VARIABLE  M6_S_2_6_W  0.31
VARIABLE  M6_S_2_6_L  0.44
VARIABLE  M6_S_2_7    0.165
VARIABLE  M6_S_2_7_W  0.62
VARIABLE  M6_S_2_7_L  0.685
VARIABLE  M6_S_3      0.50
VARIABLE  M6_S_3_W    1.65
VARIABLE  M6_S_3_L    1.65
#ENDIF
VARIABLE  M6_S_5      0.10
VARIABLE  M6_S_5_W    0.10
VARIABLE  M6_S_5_T    0.035
VARIABLE  M6_S_5_L    0.07
VARIABLE  M6_S_5_1    0.12
VARIABLE  M6_S_5_1_W  0.10
VARIABLE  M6_S_5_1_T  0.035
VARIABLE  M6_S_5_1_E  0.05
VARIABLE  M6_S_5_1_E2 0.035
VARIABLE  M6_S_5_1_E3 0.040
VARIABLE  M6_S_5_1_E4 0.045
VARIABLE  M6_S_5_1_S2 0.115
VARIABLE  M6_S_5_1_S3 0.110
VARIABLE  M6_S_5_1_S4 0.105
VARIABLE  M6_S_6      0.17
VARIABLE  M6_S_8      0.1
VARIABLE  M6_S_8_1    0.08
VARIABLE  M6_S_1_1    0.09
VARIABLE  M6_S_8_2    0.18
VARIABLE  M6_S_9      0.15
VARIABLE  M6_S_9_A   0.06
VARIABLE  M6_S_9_B   0.12
VARIABLE  M6_S_9_C   0.13
VARIABLE  M6_S_9_D   0.01
VARIABLE  M6_EN_1     0
VARIABLE  M6_EN_2     0.03
VARIABLE  M6_EN_3     0.01
VARIABLE  M6_EN_3_1   0.02
VARIABLE  M6_A_1      0.027
VARIABLE  M6_A_2      0.06
VARIABLE  M6_A_2_W    0.07
VARIABLE  M6_A_2_L1    0.17
VARIABLE  M6_A_2_L2    0.17
VARIABLE  M6_A_3      0.20
VARIABLE  M6_DN_1    0.1
VARIABLE  M6_DN_1_W  METAL_LOW_DEN_WINDOW_SIZE
VARIABLE  M6_DN_1_S  METAL_LOW_DEN_WINDOW_STEP
VARIABLE  M6_DN_1_E  M6_DN_1_W/4
VARIABLE  M6_DN_1_1  0.85
VARIABLE  M6_DN_1_1_W  METAL_HIGH_DEN_WINDOW_SIZE
VARIABLE  M6_DN_1_1_S  METAL_HIGH_DEN_WINDOW_STEP
VARIABLE  M6_DN_1_1_E  M6_DN_1_1_W/4
VARIABLE  M6_DN_4     0.5
VARIABLE  M6_DN_4_W   200
VARIABLE  M6_DN_6_W_A 80
VARIABLE  M6_DN_6_S_A 40
VARIABLE  M6_DN_6_E_A 40
VARIABLE  M6_DN_6     0.01
VARIABLE  M6_DN_6_W_BC 10
VARIABLE  M6_DN_6_S_BC 5
VARIABLE  M6_DN_6_E_BC 5
VARIABLE  M6_DN_6_A_B 6400
VARIABLE  M6_DN_6_A_C 18000
VARIABLE  M6_DN_6_U   30
VARIABLE  M6_DN_6_W_A_R 40
VARIABLE  M6_DN_6_S_A_R 40
VARIABLE  M6_DN_6_E_A_R 20
VARIABLE  M6_DN_6_R     0.01
VARIABLE  M6_DN_6_W_BC_R 10
VARIABLE  M6_DN_6_S_BC_R 5
VARIABLE  M6_DN_6_E_BC_R 5
VARIABLE  M6_DN_6_A_B_R 1600
VARIABLE  M6_DN_6_A_C_R 4500
VARIABLE  M6_DN_6_U_R   30
VARIABLE  M4_DN_5_W   62.5
VARIABLE  M4_DN_5_S   31.25
VARIABLE  M4_DN_5     0.85
VARIABLE  M4_DN_7_W   30
VARIABLE  M4_DN_7_S   15
VARIABLE  M4_DN_7_E   15
VARIABLE  M4_DN_7     0.05
VARIABLE  M4_DN_7_W_R 15
VARIABLE  M4_DN_7_S_R 15
VARIABLE  M4_DN_7_E_R 7.5
VARIABLE  M4_DN_7_R   0.05
VARIABLE  VIA6_W_1     0.07
VARIABLE  VIA6_S_1     0.07
VARIABLE  VIA6_S_1_1   0.2
VARIABLE  VIA6_S_2     0.09
VARIABLE  VIA6_S_2_D   0.098
VARIABLE  VIA6_S_3     0.095
VARIABLE  VIA6_S_3_1   0.11
VARIABLE  VIA6_EN_1    0
VARIABLE  VIA6_EN_2    0.03
VARIABLE  VIA6_EN_4    0.01
VARIABLE  VIA6_EN_4_1  0.02
#IFNDEF WIDE_ADJUST
VARIABLE  VIA6_R_2_S1  0.14
VARIABLE  VIA6_R_2_S2  0.63
VARIABLE  VIA6_R_2_W   0.21
VARIABLE  VIA6_R_3_S1  0.14
VARIABLE  VIA6_R_3_S2  0.83
VARIABLE  VIA6_R_3_W   0.55
VARIABLE  VIA6_R_4_W   0.21
VARIABLE  VIA6_R_4_D   1.14
VARIABLE  VIA6_R_5_W   1.4
VARIABLE  VIA6_R_5_D   2.8
VARIABLE  VIA6_R_6_W   2.1
VARIABLE  VIA6_R_6_L   7.0
VARIABLE  VIA6_R_6_D   7.1
VARIABLE  VIA6_R_11_L1 5.0
VARIABLE  VIA6_R_11_A  5.0
VARIABLE  VIA6_R_11_L2  1.0
VARIABLE  VIA6_R_11_W  0.21
#ELSE
VARIABLE  VIA6_R_2_S1  0.16
VARIABLE  VIA6_R_2_S2  0.70
VARIABLE  VIA6_R_2_W   0.235
VARIABLE  VIA6_R_3_S1  0.16
VARIABLE  VIA6_R_3_S2  0.92
VARIABLE  VIA6_R_3_W   0.605
VARIABLE  VIA6_R_4_W   0.235
VARIABLE  VIA6_R_4_D   1.14
VARIABLE  VIA6_R_5_W   1.54
VARIABLE  VIA6_R_5_D   2.80
VARIABLE  VIA6_R_6_W   2.31
VARIABLE  VIA6_R_6_L   7.70
VARIABLE  VIA6_R_6_D   7.10
VARIABLE  VIA6_R_11_L2  1.00
VARIABLE  VIA6_R_11_W  0.235
VARIABLE  VIA6_R_11_A  5.00
VARIABLE  VIA6_R_11_L1 5.00
#ENDIF
VARIABLE  M7_W_1      0.07
VARIABLE  M7_W_2      0.17
VARIABLE  M7_S_1      0.07
#IFNDEF WIDE_ADJUST
VARIABLE  M7_W_3      4.50
VARIABLE  M7_S_2      0.10
VARIABLE  M7_S_2_W    0.17
VARIABLE  M7_S_2_L    0.27
VARIABLE  M7_S_2_1    0.12
VARIABLE  M7_S_2_1_W  0.24
VARIABLE  M7_S_2_1_L  0.27
VARIABLE  M7_S_2_2    0.15
VARIABLE  M7_S_2_2_W  0.31
VARIABLE  M7_S_2_2_L  0.40
VARIABLE  M7_S_2_3    0.21
VARIABLE  M7_S_2_3_W  0.62
VARIABLE  M7_S_2_3_L  0.62
VARIABLE  M7_S_3      0.50
VARIABLE  M7_S_3_W    1.50
VARIABLE  M7_S_3_L    1.50
#ELSE
VARIABLE  M7_W_3      4.95
VARIABLE  M7_S_2      0.10
VARIABLE  M7_S_2_W    0.19
VARIABLE  M7_S_2_L    0.30
VARIABLE  M7_S_2_1    0.12
VARIABLE  M7_S_2_1_W  0.265
VARIABLE  M7_S_2_1_L  0.30
VARIABLE  M7_S_2_2    0.15
VARIABLE  M7_S_2_2_W  0.345
VARIABLE  M7_S_2_2_L  0.44
VARIABLE  M7_S_2_3    0.21
VARIABLE  M7_S_2_3_W  0.685
VARIABLE  M7_S_2_3_L  0.685
VARIABLE  M7_S_2_4    0.075
VARIABLE  M7_S_2_4_W  0.17
VARIABLE  M7_S_2_4_L  0.30
VARIABLE  M7_S_2_5    0.11
VARIABLE  M7_S_2_5_W  0.24
VARIABLE  M7_S_2_5_L  0.30
VARIABLE  M7_S_2_6    0.13
VARIABLE  M7_S_2_6_W  0.31
VARIABLE  M7_S_2_6_L  0.44
VARIABLE  M7_S_2_7    0.165
VARIABLE  M7_S_2_7_W  0.62
VARIABLE  M7_S_2_7_L  0.685
VARIABLE  M7_S_3      0.50
VARIABLE  M7_S_3_W    1.65
VARIABLE  M7_S_3_L    1.65
#ENDIF
VARIABLE  M7_S_5      0.10
VARIABLE  M7_S_5_W    0.10
VARIABLE  M7_S_5_T    0.035
VARIABLE  M7_S_5_L    0.07
VARIABLE  M7_S_5_1    0.12
VARIABLE  M7_S_5_1_W  0.10
VARIABLE  M7_S_5_1_T  0.035
VARIABLE  M7_S_5_1_E  0.05
VARIABLE  M7_S_5_1_E2 0.035
VARIABLE  M7_S_5_1_E3 0.040
VARIABLE  M7_S_5_1_E4 0.045
VARIABLE  M7_S_5_1_S2 0.115
VARIABLE  M7_S_5_1_S3 0.110
VARIABLE  M7_S_5_1_S4 0.105
VARIABLE  M7_S_6      0.17
VARIABLE  M7_S_8      0.1
VARIABLE  M7_S_8_1    0.08
VARIABLE  M7_S_1_1    0.09
VARIABLE  M7_S_8_2    0.18
VARIABLE  M7_S_9      0.15
VARIABLE  M7_S_9_A   0.06
VARIABLE  M7_S_9_B   0.12
VARIABLE  M7_S_9_C   0.13
VARIABLE  M7_S_9_D   0.01
VARIABLE  M7_EN_1     0
VARIABLE  M7_EN_2     0.03
VARIABLE  M7_EN_3     0.01
VARIABLE  M7_EN_3_1   0.02
VARIABLE  M7_A_1      0.027
VARIABLE  M7_A_2      0.06
VARIABLE  M7_A_2_W    0.07
VARIABLE  M7_A_2_L1    0.17
VARIABLE  M7_A_2_L2    0.17
VARIABLE  M7_A_3      0.20
VARIABLE  M7_DN_1    0.1
VARIABLE  M7_DN_1_W  METAL_LOW_DEN_WINDOW_SIZE
VARIABLE  M7_DN_1_S  METAL_LOW_DEN_WINDOW_STEP
VARIABLE  M7_DN_1_E  M7_DN_1_W/4
VARIABLE  M7_DN_1_1  0.85
VARIABLE  M7_DN_1_1_W  METAL_HIGH_DEN_WINDOW_SIZE
VARIABLE  M7_DN_1_1_S  METAL_HIGH_DEN_WINDOW_STEP
VARIABLE  M7_DN_1_1_E  M7_DN_1_1_W/4
VARIABLE  M7_DN_4     0.5
VARIABLE  M7_DN_4_W   200
VARIABLE  M7_DN_6_W_A 80
VARIABLE  M7_DN_6_S_A 40
VARIABLE  M7_DN_6_E_A 40
VARIABLE  M7_DN_6     0.01
VARIABLE  M7_DN_6_W_BC 10
VARIABLE  M7_DN_6_S_BC 5
VARIABLE  M7_DN_6_E_BC 5
VARIABLE  M7_DN_6_A_B 6400
VARIABLE  M7_DN_6_A_C 18000
VARIABLE  M7_DN_6_U   30
VARIABLE  M7_DN_6_W_A_R 40
VARIABLE  M7_DN_6_S_A_R 40
VARIABLE  M7_DN_6_E_A_R 20
VARIABLE  M7_DN_6_R     0.01
VARIABLE  M7_DN_6_W_BC_R 10
VARIABLE  M7_DN_6_S_BC_R 5
VARIABLE  M7_DN_6_E_BC_R 5
VARIABLE  M7_DN_6_A_B_R 1600
VARIABLE  M7_DN_6_A_C_R 4500
VARIABLE  M7_DN_6_U_R   30
VARIABLE  M5_DN_5_W   62.5
VARIABLE  M5_DN_5_S   31.25
VARIABLE  M5_DN_5     0.85
VARIABLE  M5_DN_7_W   30
VARIABLE  M5_DN_7_S   15
VARIABLE  M5_DN_7_E   15
VARIABLE  M5_DN_7     0.05
VARIABLE  M5_DN_7_W_R 15
VARIABLE  M5_DN_7_S_R 15
VARIABLE  M5_DN_7_E_R 7.5
VARIABLE  M5_DN_7_R   0.05
VARIABLE  VIA7_W_1     0.07
VARIABLE  VIA7_S_1     0.07
VARIABLE  VIA7_S_1_1   0.2
VARIABLE  VIA7_S_2     0.09
VARIABLE  VIA7_S_2_D   0.098
VARIABLE  VIA7_S_3     0.095
VARIABLE  VIA7_S_3_1   0.11
VARIABLE  VIA7_EN_1    0
VARIABLE  VIA7_EN_2    0.03
VARIABLE  VIA7_EN_4    0.01
VARIABLE  VIA7_EN_4_1  0.02
#IFNDEF WIDE_ADJUST
VARIABLE  VIA7_R_2_S1  0.14
VARIABLE  VIA7_R_2_S2  0.63
VARIABLE  VIA7_R_2_W   0.21
VARIABLE  VIA7_R_3_S1  0.14
VARIABLE  VIA7_R_3_S2  0.83
VARIABLE  VIA7_R_3_W   0.55
VARIABLE  VIA7_R_4_W   0.21
VARIABLE  VIA7_R_4_D   1.14
VARIABLE  VIA7_R_5_W   1.4
VARIABLE  VIA7_R_5_D   2.8
VARIABLE  VIA7_R_6_W   2.1
VARIABLE  VIA7_R_6_L   7.0
VARIABLE  VIA7_R_6_D   7.1
VARIABLE  VIA7_R_11_L1 5.0
VARIABLE  VIA7_R_11_A  5.0
VARIABLE  VIA7_R_11_L2  1.0
VARIABLE  VIA7_R_11_W  0.21
#ELSE
VARIABLE  VIA7_R_2_S1  0.16
VARIABLE  VIA7_R_2_S2  0.70
VARIABLE  VIA7_R_2_W   0.235
VARIABLE  VIA7_R_3_S1  0.16
VARIABLE  VIA7_R_3_S2  0.92
VARIABLE  VIA7_R_3_W   0.605
VARIABLE  VIA7_R_4_W   0.235
VARIABLE  VIA7_R_4_D   1.14
VARIABLE  VIA7_R_5_W   1.54
VARIABLE  VIA7_R_5_D   2.80
VARIABLE  VIA7_R_6_W   2.31
VARIABLE  VIA7_R_6_L   7.70
VARIABLE  VIA7_R_6_D   7.10
VARIABLE  VIA7_R_11_L2  1.00
VARIABLE  VIA7_R_11_W  0.235
VARIABLE  VIA7_R_11_A  5.00
VARIABLE  VIA7_R_11_L1 5.00
#ENDIF
VARIABLE  M8_W_1      0.07
VARIABLE  M8_W_2      0.17
VARIABLE  M8_S_1      0.07
#IFNDEF WIDE_ADJUST
VARIABLE  M8_W_3      4.50
VARIABLE  M8_S_2      0.10
VARIABLE  M8_S_2_W    0.17
VARIABLE  M8_S_2_L    0.27
VARIABLE  M8_S_2_1    0.12
VARIABLE  M8_S_2_1_W  0.24
VARIABLE  M8_S_2_1_L  0.27
VARIABLE  M8_S_2_2    0.15
VARIABLE  M8_S_2_2_W  0.31
VARIABLE  M8_S_2_2_L  0.40
VARIABLE  M8_S_2_3    0.21
VARIABLE  M8_S_2_3_W  0.62
VARIABLE  M8_S_2_3_L  0.62
VARIABLE  M8_S_3      0.50
VARIABLE  M8_S_3_W    1.50
VARIABLE  M8_S_3_L    1.50
#ELSE
VARIABLE  M8_W_3      4.95
VARIABLE  M8_S_2      0.10
VARIABLE  M8_S_2_W    0.19
VARIABLE  M8_S_2_L    0.30
VARIABLE  M8_S_2_1    0.12
VARIABLE  M8_S_2_1_W  0.265
VARIABLE  M8_S_2_1_L  0.30
VARIABLE  M8_S_2_2    0.15
VARIABLE  M8_S_2_2_W  0.345
VARIABLE  M8_S_2_2_L  0.44
VARIABLE  M8_S_2_3    0.21
VARIABLE  M8_S_2_3_W  0.685
VARIABLE  M8_S_2_3_L  0.685
VARIABLE  M8_S_2_4    0.075
VARIABLE  M8_S_2_4_W  0.17
VARIABLE  M8_S_2_4_L  0.30
VARIABLE  M8_S_2_5    0.11
VARIABLE  M8_S_2_5_W  0.24
VARIABLE  M8_S_2_5_L  0.30
VARIABLE  M8_S_2_6    0.13
VARIABLE  M8_S_2_6_W  0.31
VARIABLE  M8_S_2_6_L  0.44
VARIABLE  M8_S_2_7    0.165
VARIABLE  M8_S_2_7_W  0.62
VARIABLE  M8_S_2_7_L  0.685
VARIABLE  M8_S_3      0.50
VARIABLE  M8_S_3_W    1.65
VARIABLE  M8_S_3_L    1.65
#ENDIF
VARIABLE  M8_S_5      0.10
VARIABLE  M8_S_5_W    0.10
VARIABLE  M8_S_5_T    0.035
VARIABLE  M8_S_5_L    0.07
VARIABLE  M8_S_5_1    0.12
VARIABLE  M8_S_5_1_W  0.10
VARIABLE  M8_S_5_1_T  0.035
VARIABLE  M8_S_5_1_E  0.05
VARIABLE  M8_S_5_1_E2 0.035
VARIABLE  M8_S_5_1_E3 0.040
VARIABLE  M8_S_5_1_E4 0.045
VARIABLE  M8_S_5_1_S2 0.115
VARIABLE  M8_S_5_1_S3 0.110
VARIABLE  M8_S_5_1_S4 0.105
VARIABLE  M8_S_6      0.17
VARIABLE  M8_S_8      0.1
VARIABLE  M8_S_8_1    0.08
VARIABLE  M8_S_1_1    0.09
VARIABLE  M8_S_8_2    0.18
VARIABLE  M8_S_9      0.15
VARIABLE  M8_S_9_A   0.06
VARIABLE  M8_S_9_B   0.12
VARIABLE  M8_S_9_C   0.13
VARIABLE  M8_S_9_D   0.01
VARIABLE  M8_EN_1     0
VARIABLE  M8_EN_2     0.03
VARIABLE  M8_EN_3     0.01
VARIABLE  M8_EN_3_1   0.02
VARIABLE  M8_A_1      0.027
VARIABLE  M8_A_2      0.06
VARIABLE  M8_A_2_W    0.07
VARIABLE  M8_A_2_L1    0.17
VARIABLE  M8_A_2_L2    0.17
VARIABLE  M8_A_3      0.20
VARIABLE  M8_DN_1    0.1
VARIABLE  M8_DN_1_W  METAL_LOW_DEN_WINDOW_SIZE
VARIABLE  M8_DN_1_S  METAL_LOW_DEN_WINDOW_STEP
VARIABLE  M8_DN_1_E  M8_DN_1_W/4
VARIABLE  M8_DN_1_1  0.85
VARIABLE  M8_DN_1_1_W  METAL_HIGH_DEN_WINDOW_SIZE
VARIABLE  M8_DN_1_1_S  METAL_HIGH_DEN_WINDOW_STEP
VARIABLE  M8_DN_1_1_E  M8_DN_1_1_W/4
VARIABLE  M8_DN_4     0.5
VARIABLE  M8_DN_4_W   200
VARIABLE  M8_DN_6_W_A 80
VARIABLE  M8_DN_6_S_A 40
VARIABLE  M8_DN_6_E_A 40
VARIABLE  M8_DN_6     0.01
VARIABLE  M8_DN_6_W_BC 10
VARIABLE  M8_DN_6_S_BC 5
VARIABLE  M8_DN_6_E_BC 5
VARIABLE  M8_DN_6_A_B 6400
VARIABLE  M8_DN_6_A_C 18000
VARIABLE  M8_DN_6_U   30
VARIABLE  M8_DN_6_W_A_R 40
VARIABLE  M8_DN_6_S_A_R 40
VARIABLE  M8_DN_6_E_A_R 20
VARIABLE  M8_DN_6_R     0.01
VARIABLE  M8_DN_6_W_BC_R 10
VARIABLE  M8_DN_6_S_BC_R 5
VARIABLE  M8_DN_6_E_BC_R 5
VARIABLE  M8_DN_6_A_B_R 1600
VARIABLE  M8_DN_6_A_C_R 4500
VARIABLE  M8_DN_6_U_R   30
VARIABLE  M6_DN_5_W   62.5
VARIABLE  M6_DN_5_S   31.25
VARIABLE  M6_DN_5     0.85
VARIABLE  M6_DN_7_W   30
VARIABLE  M6_DN_7_S   15
VARIABLE  M6_DN_7_E   15
VARIABLE  M6_DN_7     0.05
VARIABLE  M6_DN_7_W_R 15
VARIABLE  M6_DN_7_S_R 15
VARIABLE  M6_DN_7_E_R 7.5
VARIABLE  M6_DN_7_R   0.05
VARIABLE  VIA8_W_1   0.36
VARIABLE  VIA8_S_1   0.34
VARIABLE  VIA8_S_2   0.54
VARIABLE  VIA8_S_2_D 0.56
VARIABLE  VIA8_EN_1  0.02
VARIABLE  VIA8_EN_2  0.08
#IFNDEF  WIDE_ADJUST
VARIABLE  VIA8_R_2_S 1.7
VARIABLE  VIA8_R_2_W 1.8
VARIABLE  VIA8_R_3_W 3.0
VARIABLE  VIA8_R_3_L 10.0
VARIABLE  VIA8_R_3_D 5.0
#ELSE
VARIABLE  VIA8_R_2_S 1.87
VARIABLE  VIA8_R_2_W 1.98
VARIABLE  VIA8_R_3_W 3.3
VARIABLE  VIA8_R_3_L 11.0
VARIABLE  VIA8_R_3_D 5.0
#ENDIF
VARIABLE  M9_W_1   0.40
VARIABLE  M9_S_1   0.40
#IFNDEF WIDE_ADJUST
VARIABLE  M9_W_2   12.0
VARIABLE  M9_S_2   0.5
VARIABLE  M9_S_2_W 1.5
VARIABLE  M9_S_2_L 1.5
VARIABLE  M9_S_3   1.5
VARIABLE  M9_S_3_W 4.5
VARIABLE  M9_S_3_L 4.5
#ELSE
VARIABLE  M9_W_2   13.2
VARIABLE  M9_S_2   0.50
VARIABLE  M9_S_2_W 1.65
VARIABLE  M9_S_2_L 1.65
VARIABLE  M9_S_3   1.50
VARIABLE  M9_S_3_W 4.95
VARIABLE  M9_S_3_L 4.95
#ENDIF
VARIABLE  M9_EN_1  0.02
VARIABLE  M9_EN_2  0.08
VARIABLE  M9_A_1   0.565
VARIABLE  M9_A_2   0.565
VARIABLE  M9_DN_1    0.1
VARIABLE  M9_DN_1_W  METAL_LOW_DEN_WINDOW_SIZE
VARIABLE  M9_DN_1_S  METAL_LOW_DEN_WINDOW_STEP
VARIABLE  M9_DN_1_E  M9_DN_1_W/4
VARIABLE  M9_DN_1_1  0.85
VARIABLE  M9_DN_1_1_W  METAL_HIGH_DEN_WINDOW_SIZE
VARIABLE  M9_DN_1_1_S  METAL_HIGH_DEN_WINDOW_STEP
VARIABLE  M9_DN_1_1_E  M9_DN_1_1_W/4
VARIABLE  M9_DN_4     0.5
VARIABLE  M9_DN_4_W   200
VARIABLE  VIA9_W_1   0.36
VARIABLE  VIA9_S_1   0.34
VARIABLE  VIA9_S_2   0.54
VARIABLE  VIA9_S_2_D 0.56
VARIABLE  VIA9_EN_1  0.02
VARIABLE  VIA9_EN_2  0.08
#IFNDEF  WIDE_ADJUST
VARIABLE  VIA9_R_2_S 1.7
VARIABLE  VIA9_R_2_W 1.8
VARIABLE  VIA9_R_3_W 3.0
VARIABLE  VIA9_R_3_L 10.0
VARIABLE  VIA9_R_3_D 5.0
#ELSE
VARIABLE  VIA9_R_2_S 1.87
VARIABLE  VIA9_R_2_W 1.98
VARIABLE  VIA9_R_3_W 3.3
VARIABLE  VIA9_R_3_L 11.0
VARIABLE  VIA9_R_3_D 5.0
#ENDIF
VARIABLE  M10_W_1   0.40
VARIABLE  M10_S_1   0.40
#IFNDEF WIDE_ADJUST
VARIABLE  M10_W_2   12.0
VARIABLE  M10_S_2   0.5
VARIABLE  M10_S_2_W 1.5
VARIABLE  M10_S_2_L 1.5
VARIABLE  M10_S_3   1.5
VARIABLE  M10_S_3_W 4.5
VARIABLE  M10_S_3_L 4.5
#ELSE
VARIABLE  M10_W_2   13.2
VARIABLE  M10_S_2   0.50
VARIABLE  M10_S_2_W 1.65
VARIABLE  M10_S_2_L 1.65
VARIABLE  M10_S_3   1.50
VARIABLE  M10_S_3_W 4.95
VARIABLE  M10_S_3_L 4.95
#ENDIF
VARIABLE  M10_EN_1  0.02
VARIABLE  M10_EN_2  0.08
VARIABLE  M10_A_1   0.565
VARIABLE  M10_A_2   0.565
VARIABLE  M10_DN_1    0.1
VARIABLE  M10_DN_1_W  METAL_LOW_DEN_WINDOW_SIZE
VARIABLE  M10_DN_1_S  METAL_LOW_DEN_WINDOW_STEP
VARIABLE  M10_DN_1_E  M10_DN_1_W/4
VARIABLE  M10_DN_1_1  0.85
VARIABLE  M10_DN_1_1_W  METAL_HIGH_DEN_WINDOW_SIZE
VARIABLE  M10_DN_1_1_S  METAL_HIGH_DEN_WINDOW_STEP
VARIABLE  M10_DN_1_1_E  M10_DN_1_1_W/4
VARIABLE  M10_DN_4     0.5
VARIABLE  M10_DN_4_W   200
VARIABLE LOWMEDN_W_1 0.14
VARIABLE LOWMEDN_W_2 0.14
VARIABLE LOWMEDN_S_1 0.14
VARIABLE LOWMEDN_S_2 0.14
VARIABLE LOWMEDN_R_5 4
VARIABLE VIAx_W_6  0.07
VARIABLE VIAx_S_7  0.365
VARIABLE VIAx_S_8  0.74
VARIABLE VIAx_EN_8 0.21
VARIABLE Mx_EN_4   0.21
VARIABLE  RV_W_1A    3.0
VARIABLE  RV_W_1B    2.0
VARIABLE  RV_S_1     2.0
VARIABLE  RV_EN_1    0.5
#IFDEF AP_36K_THICKNESS
VARIABLE  AP_W_1     3.0
#ELSE
VARIABLE  AP_W_1     2.0
#ENDIF
VARIABLE  AP_W_2     35.0
VARIABLE  AP_S_1     2.0
VARIABLE  AP_EN_1    0.5
VARIABLE  AP_EN_1I   0.5
VARIABLE  AP_DN_1    0.1
#IFDEF AP_36K_THICKNESS
VARIABLE  AP_DN_1_1  0.85
#ELSE
VARIABLE  AP_DN_1_1  0.7
#ENDIF
VARIABLE  MOM_S_2    0.1
VARIABLE  MOM_A_1    1.31E6
VARIABLE  PO_EX_2_R	0.13
VARIABLE  PO_EX_2_PS    0.16
#IFDEF GS
VARIABLE  PO_S_5_R	0.06
VARIABLE  PO_S_6_R	0.07
#ELSE
VARIABLE  PO_S_5_R	0.10
VARIABLE  PO_S_6_R	0.10
#ENDIF
VARIABLE  OD_S_6_R	0.35
VARIABLE  DOD_R_2_R	1.8
VARIABLE  OD_DN_4_R     0.10
VARIABLE  OD_DN_5_R     0.55
VARIABLE  OD_DN_6_R     0.20
VARIABLE  OD_DN_7_R     0.55
VARIABLE  OD_DN_8_R     0.2
VARIABLE  OD_DN_9_R     0.6
VARIABLE  DNW_EN_1_R	1.00
#IFNDEF GS
VARIABLE  PO_S_2_R	0.14
#ENDIF
VARIABLE  PO_S_17_R	0.16
VARIABLE  PO_S_17_R_GL	0.04
VARIABLE  PO_S_17_R_GW	0.2
VARIABLE  PO_S_17_R_W	0.12
VARIABLE  PO_S_17_R_L	0.1
VARIABLE  PO_S_18_R_1   0.14
VARIABLE  PO_S_18_R_2   0.2
VARIABLE  PO_S_18_R_GL	0.08
VARIABLE  PO_S_18_R_S	0.2
VARIABLE  PO_S_18_R_W	0.08
VARIABLE  PO_EX_1_R	0.11
VARIABLE  PO_DN_4_R     0.05
VARIABLE  PO_DN_5_R     0.35
VARIABLE  PO_DN_6_R     0.15
VARIABLE  PO_DN_7_R     0.35
VARIABLE  PO_DN_8_R     0.15
VARIABLE  PO_DN_9_R     0.40
VARIABLE  ESDIMP_EN_1R  0.4
VARIABLE  SRDPO_W_1_R	0.04
VARIABLE  SRDPO_W_1_S_R  0.32
VARIABLE  SRDPO_S_1_R	0.12
VARIABLE  SRDPO_L_3_R	10
VARIABLE  SRDPO_L_1_R	0.5
VARIABLE  SRDPO_DN_1_R   0.04
VARIABLE  SRDOD_W_1_R     0.1
VARIABLE  SRDOD_S_3_R    0.05
VARIABLE  SRDOD_DN_1_R   0.08
VARIABLE  SRDOD_DN_1_R_S1 2.5
VARIABLE  SRDOD_DN_1_R_S2 0.4
VARIABLE  NWROD_S_3_R	0.30
VARIABLE  NWRSTI_EN_2_R	0.30
VARIABLE  OD_W_1_R	0.08
VARIABLE  PO_S_4_1_R	0.14
VARIABLE  PO_S_4_1_A_R	0.0196
VARIABLE  CO_EN_1_R	0.03
VARIABLE  CO_EN_1_1_R	0.04
VARIABLE  CO_EN_3_R	0.04
VARIABLE  CO_S_7_R_L    0.05
VARIABLE  CO_S_7_R_W    1.0
VARIABLE  CO_S_7_R_S    0.22
VARIABLE  CO_S_7_R      0.29
VARIABLE  OD_S_1_R	0.10
VARIABLE  PO_S_1_R	0.12
VARIABLE  CO_S_3_R	0.05
VARIABLE  M1_S_1_R	0.09
VARIABLE  M2_S_1_R	0.09
VARIABLE  M3_S_1_R	0.09
VARIABLE  M4_S_1_R	0.09
VARIABLE  M5_S_1_R	0.09
VARIABLE  M6_S_1_R	0.09
VARIABLE  M7_S_1_R	0.09
VARIABLE  M8_S_1_R	0.09
VARIABLE  M1_EN_1_R	0.03
VARIABLE  M1_EN_2_R	0.05
VARIABLE  M1_EN_5_R     0.015
VARIABLE  M1_EN_5_R_W   0.11
VARIABLE  M1_EN_5_R_S   0.08
VARIABLE  M1_A_1_R      0.0351
VARIABLE  VIA1_EN_1_R	0.03
VARIABLE  VIA1_EN_2_R	0.05
VARIABLE  M2_EN_1_R	0.03
VARIABLE  M2_EN_2_R	0.05
VARIABLE  M2_A_1_R     0.0351
VARIABLE  VIA2_EN_1_R	0.03
VARIABLE  VIA2_EN_2_R	0.05
VARIABLE  M3_EN_1_R	0.03
VARIABLE  M3_EN_2_R	0.05
VARIABLE  M3_A_1_R     0.0351
VARIABLE  VIA3_EN_1_R	0.03
VARIABLE  VIA3_EN_2_R	0.05
VARIABLE  M4_EN_1_R	0.03
VARIABLE  M4_EN_2_R	0.05
VARIABLE  M4_A_1_R     0.0351
VARIABLE  VIA4_EN_1_R	0.03
VARIABLE  VIA4_EN_2_R	0.05
VARIABLE  M5_EN_1_R	0.03
VARIABLE  M5_EN_2_R	0.05
VARIABLE  M5_A_1_R     0.0351
VARIABLE  VIA5_EN_1_R	0.03
VARIABLE  VIA5_EN_2_R	0.05
VARIABLE  M6_EN_1_R	0.03
VARIABLE  M6_EN_2_R	0.05
VARIABLE  M6_A_1_R     0.0351
VARIABLE  VIA6_EN_1_R	0.03
VARIABLE  VIA6_EN_2_R	0.05
VARIABLE  M7_EN_1_R	0.03
VARIABLE  M7_EN_2_R	0.05
VARIABLE  M7_A_1_R     0.0351
VARIABLE  VIA7_EN_1_R	0.03
VARIABLE  VIA7_EN_2_R	0.05
VARIABLE  M8_EN_1_R	0.03
VARIABLE  M8_EN_2_R	0.05
VARIABLE  M8_A_1_R     0.0351
VARIABLE  M1_S_7_R	0.35
VARIABLE  M2_S_7_R	0.35
VARIABLE  M3_S_7_R	0.35
VARIABLE  M4_S_7_R	0.35
VARIABLE  M5_S_7_R	0.35
VARIABLE  M6_S_7_R	0.35
VARIABLE  M7_S_7_R	0.35
VARIABLE  M8_S_7_R	0.35
VARIABLE  M9_W_3_R	0.42
VARIABLE  M9_W_3_S_R	5.00
VARIABLE  M9_W_3_G_R	1.00
VARIABLE  M10_W_3_R	0.42
VARIABLE  M10_W_3_S_R	5.00
VARIABLE  M10_W_3_G_R	1.00
VARIABLE  Mx_DN_8_W   0.07
VARIABLE  Mx_DN_8_L   0.52
VARIABLE  Mx_DN_8_S   0.07
VARIABLE  Mx_DN_8_R1  0.209
VARIABLE  Mx_DN_8_R2  0.52
VARIABLE  Mx_DN_8     0.065
#IFDEF GS
VARIABLE  PO_S_14_MR	0.8
VARIABLE  PO_EN_1_MR	1.0
VARIABLE  PO_EN_2_MR	3.7
VARIABLE  PO_EN_3_MR	2.3
#ELSE
VARIABLE  PO_S_14_MR	1.40
VARIABLE  PO_EN_1_MR	1.40
VARIABLE  PO_EN_2_MR	2.00
VARIABLE  PO_EN_3_MR	1.80
#ENDIF
VARIABLE  PO_S_5_MR	0.20
VARIABLE  PO_S_6_MR	0.10
VARIABLE  PO_S_6_1_MR	0.18
VARIABLE  PO_S_6_1_W_MR	0.3
VARIABLE  PO_S_6_1_L_MR	0.1
VARIABLE  PO_EX_1_MR	0.11
VARIABLE  PO_EX_2_L_MR	0.29
VARIABLE  PO_EX_2_H_MR	0.48
VARIABLE  BJT_R_2_S_R	2.00
VARIABLE  BJT_R_2_M_R	5.00
VARIABLE  BJT_R_2_B_R	10.0
VARIABLE  DTCD_DN_1_R   0.7
VARIABLE  DTCD_DN_1_WR  2000
VARIABLE ICOVL_S_1  40
VARIABLE ICOVL_S_3  2
VARIABLE ICOVL_R_7  8
VARIABLE ICOVL_R_8  4
VARIABLE  LOGO_S_1   10.0
VARIABLE  DTCD_W_1A 12.0
VARIABLE  DTCD_W_1B 9.245
VARIABLE  DTCD_W_2A 0.43
VARIABLE  DTCD_W_2B 4.0
VARIABLE  DTCD_W_2C 5.0
VARIABLE  DTCD_W_3  0.04
VARIABLE  DTCD_S_1  0.14
VARIABLE  DTCD_W_1_1A 5.71
VARIABLE  DTCD_W_1_1B 3.57
VARIABLE  DTCD_W_1_2A 3.6
VARIABLE  DTCD_W_1_2B 6.33
VARIABLE  DTCD_W_2_1A 0.31
VARIABLE  DTCD_W_2_1B 0.41
VARIABLE  DTCD_W_2_1C 2.4
VARIABLE  DTCD_S_1_1A 0.14
VARIABLE  DTCD_S_1_1B 0.2
VARIABLE  DTCD_S_1_1W 2.0
VARIABLE  DTCD_S_1_2  0.14
VARIABLE  DTCD_S_1_2W 2.0
VARIABLE  DTCD_R_4    0.5
VARIABLE  DOD_W_1   0.5
VARIABLE  DOD_S_1   0.4
VARIABLE  DOD_S_2   0.34
VARIABLE  DOD_S_3   0.3
VARIABLE  DOD_S_5   0.3
VARIABLE  DOD_S_8   0.6
VARIABLE  DOD_S_10  1.2
VARIABLE  DOD_EN_1  0.3
VARIABLE  DOD_EN_2  0.6
VARIABLE  DPO_W_1   0.4
VARIABLE  DPO_S_1   0.3
VARIABLE  DPO_S_2   0.2
VARIABLE  DPO_S_3   0.5
VARIABLE  DPO_S_9   1.2
VARIABLE  DPO_EN_1  0.6
VARIABLE  DM1_W_2     3.0
VARIABLE  DM1_S_3     1.5
VARIABLE  DM1_S_3_W   4.5
VARIABLE  DM1_S_3_L   4.5
VARIABLE  DM1_EN_1    2.5
VARIABLE  DM2_W_2     3.0
VARIABLE  DM2_S_3     1.5
VARIABLE  DM2_S_3_W   4.5
VARIABLE  DM2_S_3_L   4.5
VARIABLE  DM2_EN_1    2.5
VARIABLE  DM3_W_2     3.0
VARIABLE  DM3_S_3     1.5
VARIABLE  DM3_S_3_W   4.5
VARIABLE  DM3_S_3_L   4.5
VARIABLE  DM3_EN_1    2.5
VARIABLE  DM4_W_2     3.0
VARIABLE  DM4_S_3     1.5
VARIABLE  DM4_S_3_W   4.5
VARIABLE  DM4_S_3_L   4.5
VARIABLE  DM4_EN_1    2.5
VARIABLE  DM5_W_2     3.0
VARIABLE  DM5_S_3     1.5
VARIABLE  DM5_S_3_W   4.5
VARIABLE  DM5_S_3_L   4.5
VARIABLE  DM5_EN_1    2.5
VARIABLE  DM6_W_2     3.0
VARIABLE  DM6_S_3     1.5
VARIABLE  DM6_S_3_W   4.5
VARIABLE  DM6_S_3_L   4.5
VARIABLE  DM6_EN_1    2.5
VARIABLE  DM7_W_2     3.0
VARIABLE  DM7_S_3     1.5
VARIABLE  DM7_S_3_W   4.5
VARIABLE  DM7_S_3_L   4.5
VARIABLE  DM7_EN_1    2.5
VARIABLE  DM8_W_2     3.0
VARIABLE  DM8_S_3     1.5
VARIABLE  DM8_S_3_W   4.5
VARIABLE  DM8_S_3_L   4.5
VARIABLE  DM8_EN_1    2.5
VARIABLE  DM9_W_2     3.0
VARIABLE  DM9_S_3     1.5
VARIABLE  DM9_S_3_W   4.5
VARIABLE  DM9_S_3_L   4.5
VARIABLE  DM9_EN_1    2.5
VARIABLE  DM10_W_2     3.0
VARIABLE  DM10_S_3     1.5
VARIABLE  DM10_S_3_W   4.5
VARIABLE  DM10_S_3_L   4.5
VARIABLE  DM10_EN_1    2.5
VARIABLE  DM1_W_1   0.14
VARIABLE  DM1_S_1   0.14
VARIABLE  DM1_S_2a  0.6
VARIABLE  DM1_S_2b  1.5
VARIABLE  DM1_A_1   0.16
VARIABLE  DM1_A_2   80.0
VARIABLE  DM1_EN_2  0.01
VARIABLE  DM2_W_1   0.14
VARIABLE  DM2_S_1   0.14
VARIABLE  DM2_S_2a  0.6
VARIABLE  DM2_S_2b  1.5
VARIABLE  DM2_A_1   0.16
VARIABLE  DM2_A_2   80.0
VARIABLE  DM2_EN_2  0.01
VARIABLE  DM3_W_1   0.14
VARIABLE  DM3_S_1   0.14
VARIABLE  DM3_S_2a  0.6
VARIABLE  DM3_S_2b  1.5
VARIABLE  DM3_A_1   0.16
VARIABLE  DM3_A_2   80.0
VARIABLE  DM3_EN_2  0.01
VARIABLE  DM4_W_1   0.14
VARIABLE  DM4_S_1   0.14
VARIABLE  DM4_S_2a  0.6
VARIABLE  DM4_S_2b  1.5
VARIABLE  DM4_A_1   0.16
VARIABLE  DM4_A_2   80.0
VARIABLE  DM4_EN_2  0.01
VARIABLE  DM5_W_1   0.14
VARIABLE  DM5_S_1   0.14
VARIABLE  DM5_S_2a  0.6
VARIABLE  DM5_S_2b  1.5
VARIABLE  DM5_A_1   0.16
VARIABLE  DM5_A_2   80.0
VARIABLE  DM5_EN_2  0.01
VARIABLE  DM6_W_1   0.14
VARIABLE  DM6_S_1   0.14
VARIABLE  DM6_S_2a  0.6
VARIABLE  DM6_S_2b  1.5
VARIABLE  DM6_A_1   0.16
VARIABLE  DM6_A_2   80.0
VARIABLE  DM6_EN_2  0.01
VARIABLE  DM7_W_1   0.14
VARIABLE  DM7_S_1   0.14
VARIABLE  DM7_S_2a  0.6
VARIABLE  DM7_S_2b  1.5
VARIABLE  DM7_A_1   0.16
VARIABLE  DM7_A_2   80.0
VARIABLE  DM7_EN_2  0.01
VARIABLE  DM8_W_1   0.14
VARIABLE  DM8_S_1   0.14
VARIABLE  DM8_S_2a  0.6
VARIABLE  DM8_S_2b  1.5
VARIABLE  DM8_A_1   0.16
VARIABLE  DM8_A_2   80.0
VARIABLE  DM8_EN_2  0.01
VARIABLE  DM9_W_1  0.4
VARIABLE  DM9_S_1  0.4
VARIABLE  DM9_S_2  0.6
VARIABLE  DM9_A_1  0.565
VARIABLE  DM9_A_2  160.0
VARIABLE  DM10_W_1  0.4
VARIABLE  DM10_S_1  0.4
VARIABLE  DM10_S_2  0.6
VARIABLE  DM10_A_1  0.565
VARIABLE  DM10_A_2  160.0
VARIABLE  DVIA1_W_1   0.12
VARIABLE  DVIA1_S_1   0.2
VARIABLE  DVIA1_S_2   0.2
VARIABLE  DVIA1_EN_1  0.01
VARIABLE  DVIA1_R_3   0.01
VARIABLE  DVIA2_W_1   0.12
VARIABLE  DVIA2_S_1   0.2
VARIABLE  DVIA2_S_2   0.2
VARIABLE  DVIA2_EN_1  0.01
VARIABLE  DVIA2_R_3   0.01
VARIABLE  DVIA3_W_1   0.12
VARIABLE  DVIA3_S_1   0.2
VARIABLE  DVIA3_S_2   0.2
VARIABLE  DVIA3_EN_1  0.01
VARIABLE  DVIA3_R_3   0.01
VARIABLE  DVIA4_W_1   0.12
VARIABLE  DVIA4_S_1   0.2
VARIABLE  DVIA4_S_2   0.2
VARIABLE  DVIA4_EN_1  0.01
VARIABLE  DVIA4_R_3   0.01
VARIABLE  DVIA5_W_1   0.12
VARIABLE  DVIA5_S_1   0.2
VARIABLE  DVIA5_S_2   0.2
VARIABLE  DVIA5_EN_1  0.01
VARIABLE  DVIA5_R_3   0.01
VARIABLE  DVIA6_W_1   0.12
VARIABLE  DVIA6_S_1   0.2
VARIABLE  DVIA6_S_2   0.2
VARIABLE  DVIA6_EN_1  0.01
VARIABLE  DVIA6_R_3   0.01
VARIABLE  DVIA7_W_1   0.12
VARIABLE  DVIA7_S_1   0.2
VARIABLE  DVIA7_S_2   0.2
VARIABLE  DVIA7_EN_1  0.01
VARIABLE  DVIA7_R_3   0.01
VARIABLE  LUP_2       15.0
VARIABLE  LUP_2_S     5.0
VARIABLE  LUP_3_W     0.2
VARIABLE  LUP_3_1_1   2.0
VARIABLE  LUP_3_1_2   3.0
VARIABLE  LUP_3_2_1   2.3
VARIABLE  LUP_3_2_2   4.0
VARIABLE  LUP_3_3_1   2.6
VARIABLE  LUP_3_3_2   5.0
VARIABLE  LUP_3_4_1   4.0
VARIABLE  LUP_3_4_2   8.0
VARIABLE  LUP_3_5_1   10
VARIABLE  LUP_3_5_2   15
VARIABLE  LUP_4       0.12
VARIABLE  LUP_5_1_1   2.0
VARIABLE  LUP_5_1_2   3.0
VARIABLE  LUP_5_2_1   2.3
VARIABLE  LUP_5_2_2   4.0
VARIABLE  LUP_5_3_1   2.6
VARIABLE  LUP_5_3_2   5.0
VARIABLE  LUP_5_4_1   4.0
VARIABLE  LUP_5_4_2   8.0
VARIABLE  LUP_5_5_1   10
VARIABLE  LUP_5_5_2   15
VARIABLE  LUP_6       30.0
VARIABLE  LUP_6_SRAM  40.0
VARIABLE  ESD_3g_MIN  15.0
VARIABLE  ESD_3g_MAX  60.0
VARIABLE  ESD_6g      2.00
VARIABLE  ESD_7g      1.20
VARIABLE  ESD_16g      360
VARIABLE  ESD_17g      480
VARIABLE  ESD_18g_33V 0.42
VARIABLE  ESD_18g_25V 0.35
VARIABLE  ESD_18g_18V 0.20
VARIABLE  ESD_18g_LV  0.10
VARIABLE  ESD_20g     0.06
VARIABLE  ESD_21g     1.00
VARIABLE  ESD_22g     0.60
VARIABLE  ESD_23g     0.22
VARIABLE  ESD_24g      360
VARIABLE  ESD_25g      480
VARIABLE  ESD_26g_5V  0.42
VARIABLE  ESD_26g_33V 0.35
VARIABLE  ESD_26g_25V 0.20
VARIABLE  ESD_28g     0.06
VARIABLE  ESD_29g     0.06
VARIABLE  ESD_30g     1.00
VARIABLE  ESD_31g     0.60
VARIABLE  ESD_32g     0.22
VARIABLE  ESD_33g     0.25
VARIABLE  ESD_33g_MIN  0.22
VARIABLE  ESD_37g_HV  1000
VARIABLE  ESD_37g_LV  1900
VARIABLE  ESD_38g_33V 0.42
VARIABLE  ESD_38g_25V 0.35
VARIABLE  ESD_38g_18V 0.20
VARIABLE  ESD_38g_LV  0.10
VARIABLE  ESD_48g  360
VARIABLE  ESD_49g  360
VARIABLE  ESD_50g  0.35
VARIABLE  ESD_51g_MIN 15
VARIABLE  ESD_51g_MAX 60
VARIABLE  ESD_53g  0.86
VARIABLE  ESD_54g  1.95
VARIABLE  ESD_55g  0.1
VARIABLE  ESD_56g  0.22
VARIABLE  ESD_57g  2.4
VARIABLE  SRESD_W_1   0.18
VARIABLE  SRESD_W_2   0.10
VARIABLE  SRESD_W_3a  15
VARIABLE  SRESD_W_3b  60
VARIABLE  SRESD_S_1   0.18
VARIABLE  SRESD_EX_1  0.02
VARIABLE  SRESD_L_1   60
VARIABLE  SRAM_W_1     0.19
VARIABLE  SRAM_S_1     0.19
VARIABLE  SRAM_S_2     0.14
VARIABLE  SRAM_EN_1    0.14
VARIABLE  SRAM_EN_2    0.09
VARIABLE  SRAM_EX_1    0.19
VARIABLE  SRAM_O_1     0.19
VARIABLE  SRAM_A_1     11
VARIABLE  SRAM_R_31_W   0.3
VARIABLE  SRAM_R_31_S1  0.14
VARIABLE  SRAM_R_31_S2  0.63
VARIABLE  SRAM_R_32_W  0.3
VARIABLE  SRAM_R_32_D  1.14
VARIABLE  NPre_W_1   0.2
VARIABLE  NPre_S_1   0.18
VARIABLE  NPre_S_2   0.08
VARIABLE  NPre_S_4   0.02
VARIABLE  NPre_S_5   0.23
VARIABLE  NPre_S_7   0.14
VARIABLE  NPre_EX_4  0.03
VARIABLE  NPre_O_1   0.01
VARIABLE  NPre_A_1   0.11
VARIABLE  NPre_A_2   0.11
VARIABLE  NPre_L_1   0.50
VARIABLE  WLD_R_2   0.035
VARIABLE  WLD_R_3   0.1
VARIABLE  WLD_R_7   100
VARIABLE  WLD_R_9   2
VARIABLE  CO2_W_1   0.06
VARIABLE  CO2_R_2   0.015*0.005
VARIABLE  ROM_W_1A  0.12
VARIABLE  ROM_W_1B  0.35
VARIABLE  ROM_W_2A  0.045
VARIABLE  ROM_W_2B  0.05
VARIABLE  IND_W_1   0.28-2*GRID
VARIABLE  IND_W_2   0.28-2*GRID
VARIABLE  IND_W_3   0.40-2*GRID
VARIABLE  IND_W_4   0.40-2*GRID
VARIABLE  IND_W_5   0.55-2*GRID
VARIABLE  IND_W_6   2.00-2*GRID
VARIABLE  IND_W_7   4.50+2*GRID
VARIABLE  IND_W_8   12.0+2*GRID
VARIABLE  IND_W_9   30.0+2*GRID
VARIABLE  IND_W_10  600+2*GRID
VARIABLE  IND_S_1   0.28-2*GRID
VARIABLE  IND_S_2   0.28-2*GRID
VARIABLE  IND_S_3   0.40-2*GRID
VARIABLE  IND_S_4   0.40-2*GRID
VARIABLE  IND_S_5   0.55-2*GRID
VARIABLE  IND_S_6   1.00-2*GRID
VARIABLE  IND_S_7   0.50-2*GRID
VARIABLE  IND_S_7_W 1.50
VARIABLE  IND_S_7_L 1.50
VARIABLE  IND_S_8   0.65-2*GRID
VARIABLE  IND_S_8_W 1.50
VARIABLE  IND_S_8_L 1.50
VARIABLE  IND_S_9   1.50-2*GRID
VARIABLE  IND_S_9_W 4.50
VARIABLE  IND_S_9_L 4.50
VARIABLE  IND_S_10   2.0-2*GRID
VARIABLE  IND_S_10_W 12.0
VARIABLE  IND_S_10_L 12.0
VARIABLE  IND_R_2    1.7
VARIABLE  IND_R_3    1.7
VARIABLE  IND_R_4    1.7
VARIABLE  IND_DN_1   0.05
VARIABLE  IND_DN_2   0.85
VARIABLE  IND_DN_2_W 125
VARIABLE  IND_DN_2_S 62.5
VARIABLE  IND_DN_3   0.20
VARIABLE  IND_DN_7   0.14
VARIABLE  IND_DN_7_W 1600
VARIABLE  IND_DN_7_S  800
#IFDEF IND_INTER_MET_VIA
VARIABLE  IND_DN_6   0.15
VARIABLE  IND_DN_6R  4
VARIABLE  IND_DN_6W  125
VARIABLE  IND_R_11   0.14
VARIABLE  IND_R_11C  100
VARIABLE  IND_R_12   0.29
VARIABLE  IND_R_12C  81
VARIABLE  IND_R_13   0.57
VARIABLE  IND_R_13C  36
#ENDIF
VARIABLE OD_SEx_eDRAM  0.05
VARIABLE OD_SEy_eDRAM  0.002
VARIABLE BJT_R_1_G1	0.3
VARIABLE BJT_R_8	0.13
VARIABLE  CSR_R_1    74
VARIABLE  CSR_W_1A   9
VARIABLE  CSR_W_1B   10
VARIABLE  CSR_L_1A   24
VARIABLE  CSR_L_1B   25
VARIABLE  CSR_R_3A   18
VARIABLE  CSR_R_3B   20
VARIABLE  SR_S_1     6
VARIABLE CSR_DM1_W_1    0.8
VARIABLE CSR_DM1_S_1    0.4
VARIABLE CSR_DM1_S_2    0.5
VARIABLE CSR_DM1_O_1    0.7
VARIABLE SR_DM1_W_1    0.8
VARIABLE SR_DM1_S_1    0.4
VARIABLE SR_DM1_S_2    0.4
VARIABLE SR_DM1_O_1    0.7
VARIABLE CSR_DM2_W_1    0.8
VARIABLE CSR_DM2_S_1    0.4
VARIABLE CSR_DM2_S_2    0.5
VARIABLE CSR_DM2_O_1    0.7
VARIABLE SR_DM2_W_1    0.8
VARIABLE SR_DM2_S_1    0.4
VARIABLE SR_DM2_S_2    0.4
VARIABLE SR_DM2_O_1    0.7
VARIABLE CSR_DM3_W_1    0.8
VARIABLE CSR_DM3_S_1    0.4
VARIABLE CSR_DM3_S_2    0.5
VARIABLE CSR_DM3_O_1    0.7
VARIABLE SR_DM3_W_1    0.8
VARIABLE SR_DM3_S_1    0.4
VARIABLE SR_DM3_S_2    0.4
VARIABLE SR_DM3_O_1    0.7
VARIABLE CSR_DM4_W_1    0.8
VARIABLE CSR_DM4_S_1    0.4
VARIABLE CSR_DM4_S_2    0.5
VARIABLE CSR_DM4_O_1    0.7
VARIABLE SR_DM4_W_1    0.8
VARIABLE SR_DM4_S_1    0.4
VARIABLE SR_DM4_S_2    0.4
VARIABLE SR_DM4_O_1    0.7
VARIABLE CSR_DM5_W_1    0.8
VARIABLE CSR_DM5_S_1    0.4
VARIABLE CSR_DM5_S_2    0.5
VARIABLE CSR_DM5_O_1    0.7
VARIABLE SR_DM5_W_1    0.8
VARIABLE SR_DM5_S_1    0.4
VARIABLE SR_DM5_S_2    0.4
VARIABLE SR_DM5_O_1    0.7
VARIABLE CSR_DM6_W_1    0.8
VARIABLE CSR_DM6_S_1    0.4
VARIABLE CSR_DM6_S_2    0.5
VARIABLE CSR_DM6_O_1    0.7
VARIABLE SR_DM6_W_1    0.8
VARIABLE SR_DM6_S_1    0.4
VARIABLE SR_DM6_S_2    0.4
VARIABLE SR_DM6_O_1    0.7
VARIABLE CSR_DM7_W_1    0.8
VARIABLE CSR_DM7_S_1    0.4
VARIABLE CSR_DM7_S_2    0.5
VARIABLE CSR_DM7_O_1    0.7
VARIABLE SR_DM7_W_1    0.8
VARIABLE SR_DM7_S_1    0.4
VARIABLE SR_DM7_S_2    0.4
VARIABLE SR_DM7_O_1    0.7
VARIABLE CSR_DM8_W_1    0.8
VARIABLE CSR_DM8_S_1    0.4
VARIABLE CSR_DM8_S_2    0.5
VARIABLE CSR_DM8_O_1    0.7
VARIABLE SR_DM8_W_1    0.8
VARIABLE SR_DM8_S_1    0.4
VARIABLE SR_DM8_S_2    0.4
VARIABLE SR_DM8_O_1    0.7
VARIABLE CSR_DM9_W_1    0.8
VARIABLE CSR_DM9_S_1    0.4
VARIABLE CSR_DM9_S_2    0.5
VARIABLE CSR_DM9_O_1    0.7
VARIABLE SR_DM9_W_1    0.8
VARIABLE SR_DM9_S_1    0.4
VARIABLE SR_DM9_S_2    0.4
VARIABLE SR_DM9_O_1    0.7
VARIABLE CSR_DM10_W_1    0.8
VARIABLE CSR_DM10_S_1    0.4
VARIABLE CSR_DM10_S_2    0.5
VARIABLE CSR_DM10_O_1    0.7
VARIABLE SR_DM10_W_1    0.8
VARIABLE SR_DM10_S_1    0.4
VARIABLE SR_DM10_S_2    0.4
VARIABLE SR_DM10_O_1    0.7
VARIABLE CSR_DV1_W_1    0.07
VARIABLE CSR_DV1_S_1    0.11
VARIABLE CSR_DV1_EN_1   0.135
VARIABLE SR_DV1_W_1    0.07
VARIABLE SR_DV1_S_1    0.11
VARIABLE SR_DV1_EN_1   0.135
VARIABLE CSR_DV2_W_1    0.07
VARIABLE CSR_DV2_S_1    0.11
VARIABLE CSR_DV2_EN_1   0.135
VARIABLE SR_DV2_W_1    0.07
VARIABLE SR_DV2_S_1    0.11
VARIABLE SR_DV2_EN_1   0.135
VARIABLE CSR_DV3_W_1    0.07
VARIABLE CSR_DV3_S_1    0.11
VARIABLE CSR_DV3_EN_1   0.135
VARIABLE SR_DV3_W_1    0.07
VARIABLE SR_DV3_S_1    0.11
VARIABLE SR_DV3_EN_1   0.135
VARIABLE CSR_DV4_W_1    0.07
VARIABLE CSR_DV4_S_1    0.11
VARIABLE CSR_DV4_EN_1   0.135
VARIABLE SR_DV4_W_1    0.07
VARIABLE SR_DV4_S_1    0.11
VARIABLE SR_DV4_EN_1   0.135
VARIABLE CSR_DV5_W_1    0.07
VARIABLE CSR_DV5_S_1    0.11
VARIABLE CSR_DV5_EN_1   0.135
VARIABLE SR_DV5_W_1    0.07
VARIABLE SR_DV5_S_1    0.11
VARIABLE SR_DV5_EN_1   0.135
VARIABLE CSR_DV6_W_1    0.07
VARIABLE CSR_DV6_S_1    0.11
VARIABLE CSR_DV6_EN_1   0.135
VARIABLE SR_DV6_W_1    0.07
VARIABLE SR_DV6_S_1    0.11
VARIABLE SR_DV6_EN_1   0.135
VARIABLE CSR_DV7_W_1    0.07
VARIABLE CSR_DV7_S_1    0.11
VARIABLE CSR_DV7_EN_1   0.135
VARIABLE SR_DV7_W_1    0.07
VARIABLE SR_DV7_S_1    0.11
VARIABLE SR_DV7_EN_1   0.135
VARIABLE CSR_DV8_W_1    0.36
VARIABLE CSR_DV8_S_1    0.84
VARIABLE CSR_DV8_EN_1   0.17
VARIABLE SR_DV8_W_1    0.36
VARIABLE SR_DV8_S_1    0.84
VARIABLE SR_DV8_EN_1   0.17
VARIABLE CSR_DV9_W_1    0.36
VARIABLE CSR_DV9_S_1    0.84
VARIABLE CSR_DV9_EN_1   0.17
VARIABLE SR_DV9_W_1    0.36
VARIABLE SR_DV9_S_1    0.84
VARIABLE SR_DV9_EN_1   0.17
VARIABLE BIB_S_1        4
VARIABLE BIB_S_2        0.4
#IFDEF P4_SEALRING
VARIABLE BIB_W_1        2
VARIABLE BIB_W_2        0.35
VARIABLE BIB_S_3        0.36
VARIABLE BIB_L_1        16
VARIABLE BIB_L_2        6
VARIABLE BIB_L_3        16
VARIABLE BIB_EN_1       3
VARIABLE BIB_EN_2       3
VARIABLE BIB_EN_3       3
#ELSE
VARIABLE BIB_W_1        1.1
VARIABLE BIB_W_2        0.17
VARIABLE BIB_W_3        0.965
VARIABLE BIB_S_3        0.095
VARIABLE BIB_L_1        16.5
VARIABLE BIB_L_2        7.7
VARIABLE BIB_L_3        16.5
VARIABLE BIB_L_4_1      6.265
VARIABLE BIB_L_4_2      6.53
VARIABLE BIB_EN_1       3.3
VARIABLE BIB_EN_2       4
VARIABLE BIB_EN_3       4
#ENDIF
VARIABLE BIB_EN_4       5
VARIABLE BIB_EN_5       5
VARIABLE BIB_R_2        52
VARIABLE BIB_R_3        28
VARIABLE CB_O_1         1
VARIABLE CB_W_3         2
VARIABLE CB_EN_2        1
VARIABLE AP_W_3         4
VARIABLE CB2_W_5        2
VARIABLE CB_W_4         2
VARIABLE CB_EN_3        1
VARIABLE AP_W_4         4
VARIABLE CB2_W_6        2
VARIABLE  CO_W_2        0.06
VARIABLE  M1_W_4        2
VARIABLE  M1_W_5        6
VARIABLE  M1_W_6        0.5
VARIABLE  VIA1_W_2      0.5
VARIABLE  VIA1_W_3      0.07
VARIABLE  VIA1_W_4      0.5
VARIABLE  VIA1_W_5      0.07
VARIABLE  VIA1_S_4      0.35
VARIABLE  VIA1_S_5      0.365
VARIABLE  VIA1_S_6      0.35
VARIABLE  VIA1_EN_5     0.21
VARIABLE  VIA1_EN_6     0.22
VARIABLE  VIA1_EN_7     0.015
VARIABLE  M2_W_4       2
VARIABLE  M2_W_5       6
VARIABLE  M2_W_6       0.5
VARIABLE  VIA2_W_2      0.5
VARIABLE  VIA2_W_3      0.07
VARIABLE  VIA2_W_4      0.5
VARIABLE  VIA2_W_5      0.07
VARIABLE  VIA2_S_4      0.35
VARIABLE  VIA2_S_5      0.365
VARIABLE  VIA2_S_6      0.35
VARIABLE  VIA2_EN_5     0.21
VARIABLE  VIA2_EN_6     0.22
VARIABLE  VIA2_EN_7     0.015
VARIABLE  M3_W_4       2
VARIABLE  M3_W_5       6
VARIABLE  M3_W_6       0.5
VARIABLE  VIA3_W_2      0.5
VARIABLE  VIA3_W_3      0.07
VARIABLE  VIA3_W_4      0.5
VARIABLE  VIA3_W_5      0.07
VARIABLE  VIA3_S_4      0.35
VARIABLE  VIA3_S_5      0.365
VARIABLE  VIA3_S_6      0.35
VARIABLE  VIA3_EN_5     0.21
VARIABLE  VIA3_EN_6     0.22
VARIABLE  VIA3_EN_7     0.015
VARIABLE  M4_W_4       2
VARIABLE  M4_W_5       6
VARIABLE  M4_W_6       0.5
VARIABLE  VIA4_W_2      0.5
VARIABLE  VIA4_W_3      0.07
VARIABLE  VIA4_W_4      0.5
VARIABLE  VIA4_W_5      0.07
VARIABLE  VIA4_S_4      0.35
VARIABLE  VIA4_S_5      0.365
VARIABLE  VIA4_S_6      0.35
VARIABLE  VIA4_EN_5     0.21
VARIABLE  VIA4_EN_6     0.22
VARIABLE  VIA4_EN_7     0.015
VARIABLE  M5_W_4       2
VARIABLE  M5_W_5       6
VARIABLE  M5_W_6       0.5
VARIABLE  VIA5_W_2      0.5
VARIABLE  VIA5_W_3      0.07
VARIABLE  VIA5_W_4      0.5
VARIABLE  VIA5_W_5      0.07
VARIABLE  VIA5_S_4      0.35
VARIABLE  VIA5_S_5      0.365
VARIABLE  VIA5_S_6      0.35
VARIABLE  VIA5_EN_5     0.21
VARIABLE  VIA5_EN_6     0.22
VARIABLE  VIA5_EN_7     0.015
VARIABLE  M6_W_4       2
VARIABLE  M6_W_5       6
VARIABLE  M6_W_6       0.5
VARIABLE  VIA6_W_2      0.5
VARIABLE  VIA6_W_3      0.07
VARIABLE  VIA6_W_4      0.5
VARIABLE  VIA6_W_5      0.07
VARIABLE  VIA6_S_4      0.35
VARIABLE  VIA6_S_5      0.365
VARIABLE  VIA6_S_6      0.35
VARIABLE  VIA6_EN_5     0.21
VARIABLE  VIA6_EN_6     0.22
VARIABLE  VIA6_EN_7     0.015
VARIABLE  M7_W_4       2
VARIABLE  M7_W_5       6
VARIABLE  M7_W_6       0.5
VARIABLE  VIA7_W_2      0.5
VARIABLE  VIA7_W_3      0.07
VARIABLE  VIA7_W_4      0.5
VARIABLE  VIA7_W_5      0.07
VARIABLE  VIA7_S_4      0.35
VARIABLE  VIA7_S_5      0.365
VARIABLE  VIA7_S_6      0.35
VARIABLE  VIA7_EN_5     0.21
VARIABLE  VIA7_EN_6     0.22
VARIABLE  VIA7_EN_7     0.015
VARIABLE  M8_W_4       2
VARIABLE  M8_W_5       6
VARIABLE  M8_W_6       0.5
VARIABLE  VIA8_W_2   0.5
VARIABLE  VIA8_W_3   0.36
#IFDEF P3_SEALRING
VARIABLE  VIA8_W_2_P3   2
VARIABLE  VIA8_W_3_P3   6
#ENDIF
VARIABLE  VIA8_W_4   0.5
VARIABLE  VIA8_W_5   0.36
VARIABLE  VIA8_S_4   0.54
VARIABLE  VIA8_S_5   0.34
VARIABLE  VIA8_S_6   0.54
VARIABLE  VIA8_S_7   0.54
VARIABLE  VIA8_EN_5  0.21
VARIABLE  VIA8_EN_5_1 0.3
VARIABLE  VIA8_EN_6  0.21
VARIABLE  M9_W_4    2
VARIABLE  M9_W_5    6
VARIABLE  M9_W_6    3.5
VARIABLE  VIA9_W_2   0.5
VARIABLE  VIA9_W_3   0.36
#IFDEF P3_SEALRING
VARIABLE  VIA9_W_2_P3   2
VARIABLE  VIA9_W_3_P3   6
#ENDIF
VARIABLE  VIA9_W_4   0.5
VARIABLE  VIA9_W_5   0.36
VARIABLE  VIA9_S_4   0.54
VARIABLE  VIA9_S_5   0.34
VARIABLE  VIA9_S_6   0.54
VARIABLE  VIA9_S_7   0.54
VARIABLE  VIA9_EN_5  0.21
VARIABLE  VIA9_EN_5_1 0.3
VARIABLE  VIA9_EN_6  0.21
VARIABLE  M10_W_4    2
VARIABLE  M10_W_5    6
VARIABLE  M10_W_6    3.5
LAYER RESOLUTION COi 1
LAYER RESOLUTION POi 1
LAYER DNWi       1
LAYER NWi        3000
LAYER MAP 3 DATATYPE >=0 <=255 3000
LAYER NWiOTHERS 3001
LAYER MAP 3 DATATYPE >=1 <=255 3001
LAYER OD12i      1401
LAYER MAP 14 DATATYPE 1 1401
LAYER OD18i      16
LAYER OD1815     442
LAYER MAP 16 DATATYPE 4 442
LAYER OD25i      18
LAYER OD2533     451
LAYER MAP 18 DATATYPE 3 451
LAYER OD2518     452
LAYER MAP 18 DATATYPE 4 452
LAYER OD25_LK    453
LAYER MAP 18 DATATYPE 6 453
LAYER OD33i      15
LAYER ODDECAP    118
LAYER PPi        25
LAYER NPi        26
LAYER HVD_N      9101
LAYER MAP 91 DATATYPE 1 9101
LAYER HVD_P      9102
LAYER MAP 91 DATATYPE 2 9102
LAYER COi        30
LAYER COPUSH     3011
LAYER MAP 30 DATATYPE 11 3011
LAYER COiSRAM 3012
LAYER MAP 30 DATATYPE >=11 <=13 3012
LAYER COiOTHERS 3013
LAYER MAP 30 DATATYPE >=1 <=10 3013
LAYER MAP 30 DATATYPE >=12 <=255 3013
LAYER CBi        76
LAYER CB2Fi      8600
LAYER MAP 86 DATATYPE 0  8600
LAYER CB2Wi      8620
LAYER MAP 86 DATATYPE 20 8620
LAYER RPOi       29
LAYER NTNi       11000
LAYER MAP 11 DATATYPE 0  11000
LAYER NCapNTNi   11020
LAYER MAP 11 DATATYPE 20 11020
LAYER LPP_NTNi	 11010
LAYER MAP 11 DATATYPE 10 11010
LAYER LPP_NTN_21i 11021
LAYER MAP 11 DATATYPE 21 11021
LAYER LPP_NTN_DPOi 11022
LAYER MAP 11 DATATYPE 22 11022
LAYER LPP_NTN_120i 11120
LAYER MAP 11 DATATYPE 120 11120
LAYER POFUSE     648
LAYER MAP 156 DATATYPE 0 648
LAYER FUSELINK 649
LAYER MAP 156 DATATYPE 1 649
LAYER PMi        5
LAYER PM1i   	 5001
LAYER MAP 5 DATATYPE 1 5001
LAYER PM2i   	 5002
LAYER MAP 5 DATATYPE 2 5002
LAYER SEALRING_ORI 1620
LAYER MAP 162 DATATYPE 0 1620
LAYER SEALRING_DB 1621
LAYER MAP 162 DATATYPE 1 1621
LAYER SEALRING_ALL 1622
LAYER MAP 162 DATATYPE 2 1622
LAYER VTHNi      67
LAYER VTHPi      68
LAYER VTLNi      12
LAYER VTLPi      13
LAYER VTULNi     1510
LAYER MAP 151 DATATYPE 0 1510
LAYER VTULPi     1520
LAYER MAP 152 DATATYPE 0 1520
LAYER VTLN18      7901
LAYER MAP 79 DATATYPE 1 7901
LAYER CBDi       169
LAYER CBDB       16910
LAYER MAP 169 DATATYPE 100 16910
LAYER UBMi       170
LAYER UBMB       17010
LAYER MAP 170 DATATYPE 100 17010
LAYER RH         117
LAYER ESDIMP     1890
LAYER MAP 189 DATATYPE 0 1890
LAYER VARi       14300
LAYER MAP 143 DATATYPE 0 14300
LAYER DVAR       14310
LAYER MAP 143 DATATYPE 10 14310
LAYER APi        74
LAYER Cu_PPIi    7410
LAYER MAP 74 DATATYPE 10 7410
LAYER AP_BSL     7411
LAYER MAP 74 DATATYPE 100 7411
LAYER AP_BSP     7412
LAYER MAP 74 DATATYPE 102 7412
LAYER CBMi       88
LAYER CTMi       77
LAYER RVi        85
LAYER RV_BSL     8510
LAYER MAP 85 DATATYPE 100 8510
LAYER DCOi       90
LAYER LMARK      109
LAYER SRM        5000
LAYER MAP 50 DATATYPE 0  5000
LAYER SRMN       5010
LAYER MAP 50 DATATYPE 1  5010
LAYER SRMP       5020
LAYER MAP 50 DATATYPE 2  5020
LAYER SRMRP      5050
LAYER MAP 50 DATATYPE 5  5050
LAYER NPreDOSRM  5021
LAYER MAP 50 DATATYPE 21 5021
LAYER ROM        5006
LAYER MAP 50 DATATYPE 6  5006
LAYER SRM_HS     5007
LAYER MAP 50 DATATYPE 7  5007
LAYER SRAMDMY            1860
LAYER MAP 186 DATATYPE 0 1860
LAYER SRAMDMY_PAS        1861
LAYER MAP 186 DATATYPE 1 1861
LAYER SRAMDMY_PERI_LP    1864
LAYER MAP 186 DATATYPE 4 1864
LAYER SRAMDMY_PERI_G     1865
LAYER MAP 186 DATATYPE 5 1865
SRAMDMY_PERI = SRAMDMY_PERI_G OR SRAMDMY_PERI_LP
LAYER CO2         1000
LAYER MAP 100 DATATYPE 0 1000
LAYER DPSRM       8000
LAYER MAP 80 DATATYPE 0 8000
LAYER PRSRM       8011
LAYER MAP 80 DATATYPE 11 8011
LAYER SRMLOP12    8012
LAYER MAP 80 DATATYPE 12 8012
LAYER SRMLOP13    8013
LAYER MAP 80 DATATYPE 13 8013
LAYER SRMLOP14    8014
LAYER MAP 80 DATATYPE 14 8014
LAYER LVLOP       8015
LAYER MAP 80 DATATYPE 15 8015
LAYER HCDPLOP     8016
LAYER MAP 80 DATATYPE 16 8016
LAYER TPLOP_8T    8017
LAYER MAP 80 DATATYPE 17 8017
LAYER TPLOP_10T   8018
LAYER MAP 80 DATATYPE 18 8018
LAYER DUMMYOD1    8201
LAYER MAP 82 DATATYPE 1 8201
LAYER DUMMYOD2    8202
LAYER MAP 82 DATATYPE 2 8202
LAYER DUMMYOD3    8203
LAYER MAP 82 DATATYPE 3 8203
LAYER DUMMYOD4    8204
LAYER MAP 82 DATATYPE 4 8204
LAYER DUMMYOD5    8205
LAYER MAP 82 DATATYPE 5 8205
LAYER DUMMYOD6    8206
LAYER MAP 82 DATATYPE 6 8206
LAYER DUMMYOD7    8207
LAYER MAP 82 DATATYPE 7 8207
LAYER DUMMYOD8    8208
LAYER MAP 82 DATATYPE 8 8208
LAYER DUMMYOD9    8209
LAYER MAP 82 DATATYPE 9 8209
LAYER DUMMYOD10   8210
LAYER MAP 82 DATATYPE 10 8210
LAYER DUMMYOD11   8211
LAYER MAP 82 DATATYPE 11 8211
LAYER DUMMYOD12   8212
LAYER MAP 82 DATATYPE 12 8212
LAYER DUMMYOD13   8213
LAYER MAP 82 DATATYPE 13 8213
LAYER DUMMYOD14   8214
LAYER MAP 82 DATATYPE 14 8214
LAYER DUMMYOD15   8215
LAYER MAP 82 DATATYPE 15 8215
LAYER DUMMYOD16   8216
LAYER MAP 82 DATATYPE 16 8216
LAYER DUMMYPO1    8301
LAYER MAP 83 DATATYPE 1 8301
LAYER DUMMYPO2    8302
LAYER MAP 83 DATATYPE 2 8302
LAYER DUMMYPO3    8303
LAYER MAP 83 DATATYPE 3 8303
LAYER DUMMYPO4    8304
LAYER MAP 83 DATATYPE 4 8304
LAYER DUMMYPO5    8305
LAYER MAP 83 DATATYPE 5 8305
LAYER DUMMYPO6    8306
LAYER MAP 83 DATATYPE 6 8306
LAYER DUMMYPO7    8307
LAYER MAP 83 DATATYPE 7 8307
LAYER RAM1TDMY   1600
LAYER MAP 160 DATATYPE 0 1600
LAYER OD1T       2700
LAYER MAP 27  DATATYPE 0 2700
LAYER OD1TH      2701
LAYER MAP 27  DATATYPE 1 2701
LAYER OD1TM      2702
LAYER MAP 27  DATATYPE 2 2702
LAYER OD1T_WLD     2703
LAYER MAP 27  DATATYPE 3 2703
LAYER OD1T_MOSCAP  2704
LAYER MAP 27  DATATYPE 4 2704
LAYER OD1T_CP      2705
LAYER MAP 27  DATATYPE 5 2705
LAYER OD1T_20      2706
LAYER MAP 27  DATATYPE 6 2706
LAYER OD1T_18      2707
LAYER MAP 27  DATATYPE 7 2707
LAYER OD1T_16      2708
LAYER MAP 27  DATATYPE 8 2708
LAYER CLDD       9200
LAYER MAP 92  DATATYPE 0 9200
LAYER EDRAM_DECAP      9201
LAYER MAP 92  DATATYPE 1 9201
LAYER SNCT       101
LAYER CROWN      102
LAYER P3         103
LAYER LDDBLK     1040
LAYER MAP 104 DATATYPE 0 1040
LAYER NWDMY      114
LAYER RPDMY      115
LAYER SDI        122
LAYER CSRDMY	 1660
LAYER MAP 166 DATATYPE 0 1660
LAYER CSRBIB1DMY 1661
LAYER MAP 166 DATATYPE 1 1661
LAYER CSRBIB2DMY 1662
LAYER MAP 166 DATATYPE 2 1662
LAYER CDUDMY     1650
LAYER MAP 165 DATATYPE 0  1650
LAYER TCDDMY     1651
LAYER MAP 165 DATATYPE 1  1651
LAYER TCDDMY_H   1654
LAYER MAP 165 DATATYPE 4  1654
LAYER TCDDMY_V   1655
LAYER MAP 165 DATATYPE 5  1655
LAYER ICOVL     1653
LAYER MAP 165 DATATYPE 3  1653
LAYER LOGO       158
LAYER INDDMY     1440
LAYER MAP 144 DATATYPE >=0 <=14 1440
LAYER TLDMY     11630
LAYER MAP 116 DATATYPE 30 11630
LAYER MOMDMY_1   1551
LAYER MAP 155 DATATYPE 1 1551
LAYER MOMDMY_2   1552
LAYER MAP 155 DATATYPE 2 1552
LAYER MOMDMY_3   1553
LAYER MAP 155 DATATYPE 3 1553
LAYER MOMDMY_4   1554
LAYER MAP 155 DATATYPE 4 1554
LAYER MOMDMY_5   1555
LAYER MAP 155 DATATYPE 5 1555
LAYER MOMDMY_6   1556
LAYER MAP 155 DATATYPE 6 1556
LAYER MOMDMY_7   1557
LAYER MAP 155 DATATYPE 7 1557
LAYER MOMDMY_8   1558
LAYER MAP 155 DATATYPE 8 1558
LAYER MOMDMY_9   1559
LAYER MAP 155 DATATYPE 9 1559
LAYER MOMDMY_10   1560
LAYER MAP 155 DATATYPE 10 1560
LAYER MOMDMY_AP  1570
LAYER MAP 155 DATATYPE 20 1570
LAYER MOMDMY   1571
LAYER MAP 155 DATATYPE 21 1571
LAYER MOMDMY_0  1572
LAYER MAP 155 DATATYPE 0 1572
LAYER MOMDMY_100  1573
LAYER MAP 155 DATATYPE 100 1573
LAYER WBDMY      157
LAYER DIODMY     119
LAYER SRESD      1210
LAYER MAP 121 DATATYPE 0 1210
LAYER RODMY      49
LAYER RFDMY      1610
LAYER MAP 161 DATATYPE 0 1610
LAYER RFIPDMY    1611
LAYER MAP 161 DATATYPE 1 1611
LAYER LUPWDMY    2551
LAYER MAP 255 DATATYPE 1 2551
LAYER M1i         501
LAYER MAP 31 DATATYPE 0  501
LAYER MAP 31 DATATYPE 7  501
LAYER DM1_O       781
LAYER MAP 31 DATATYPE 7  781
LAYER M1i_R       761
LAYER MAP 31 DATATYPE 0  761
LAYER DUM1        541
LAYER MAP 31 DATATYPE 1  541
LAYER NOUSEM1     581
LAYER MAP 31 DATATYPE 20 581
LAYER MAP 31 DATATYPE 21 581
LAYER MAP 31 DATATYPE 40 581
LAYER MAP 31 DATATYPE 41 581
LAYER MAP 31 DATATYPE 60 581
LAYER MAP 31 DATATYPE 61 581
LAYER MAP 31 DATATYPE 80 581
LAYER MAP 31 DATATYPE 81 581
LAYER NOTUSEM1   621
LAYER MAP 31 DATATYPE >=161 <=165 621
LAYER DM1EXCL  371
LAYER MAP 150 DATATYPE 1 371
LAYER M1_LVi      901
LAYER MAP 31 DATATYPE >= 200 < 215 901
LAYER M1_MVi      921
LAYER MAP 31 DATATYPE >= 215 < 218 921
LAYER M1_HVi      961
LAYER MAP 31 DATATYPE >= 218 <= 220 961
LAYER M1_HV_5Vi   981
LAYER MAP 31 DATATYPE 221 981
LAYER M2i         502
LAYER MAP 32 DATATYPE 0  502
LAYER MAP 32 DATATYPE 7  502
LAYER DM2_O       782
LAYER MAP 32 DATATYPE 7  782
LAYER M2i_R       762
LAYER MAP 32 DATATYPE 0  762
LAYER DUM2        542
LAYER MAP 32 DATATYPE 1  542
LAYER NOUSEM2     582
LAYER MAP 32 DATATYPE 20 582
LAYER MAP 32 DATATYPE 21 582
LAYER MAP 32 DATATYPE 40 582
LAYER MAP 32 DATATYPE 41 582
LAYER MAP 32 DATATYPE 60 582
LAYER MAP 32 DATATYPE 61 582
LAYER MAP 32 DATATYPE 80 582
LAYER MAP 32 DATATYPE 81 582
LAYER NOTUSEM2   622
LAYER MAP 32 DATATYPE >=161 <=165 622
LAYER DM2EXCL  372
LAYER MAP 150 DATATYPE 2 372
LAYER M2_LVi      902
LAYER MAP 32 DATATYPE >= 200 < 215 902
LAYER M2_MVi      922
LAYER MAP 32 DATATYPE >= 215 < 218 922
LAYER M2_HVi      962
LAYER MAP 32 DATATYPE >= 218 <= 220 962
LAYER M2_HV_5Vi   982
LAYER MAP 32 DATATYPE 221 982
LAYER M3i         503
LAYER MAP 33 DATATYPE 0  503
LAYER MAP 33 DATATYPE 7  503
LAYER DM3_O       783
LAYER MAP 33 DATATYPE 7  783
LAYER M3i_R       763
LAYER MAP 33 DATATYPE 0  763
LAYER DUM3        543
LAYER MAP 33 DATATYPE 1  543
LAYER NOUSEM3     583
LAYER MAP 33 DATATYPE 20 583
LAYER MAP 33 DATATYPE 21 583
LAYER MAP 33 DATATYPE 40 583
LAYER MAP 33 DATATYPE 41 583
LAYER MAP 33 DATATYPE 60 583
LAYER MAP 33 DATATYPE 61 583
LAYER MAP 33 DATATYPE 80 583
LAYER MAP 33 DATATYPE 81 583
LAYER NOTUSEM3   623
LAYER MAP 33 DATATYPE >=161 <=165 623
LAYER DM3EXCL  373
LAYER MAP 150 DATATYPE 3 373
LAYER M3_LVi      903
LAYER MAP 33 DATATYPE >= 200 < 215 903
LAYER M3_MVi      923
LAYER MAP 33 DATATYPE >= 215 < 218 923
LAYER M3_HVi      963
LAYER MAP 33 DATATYPE >= 218 <= 220 963
LAYER M3_HV_5Vi   983
LAYER MAP 33 DATATYPE 221 983
LAYER M4i         504
LAYER MAP 34 DATATYPE 0  504
LAYER MAP 34 DATATYPE 7  504
LAYER DM4_O       784
LAYER MAP 34 DATATYPE 7  784
LAYER M4i_R       764
LAYER MAP 34 DATATYPE 0  764
LAYER DUM4        544
LAYER MAP 34 DATATYPE 1  544
LAYER NOUSEM4     584
LAYER MAP 34 DATATYPE 20 584
LAYER MAP 34 DATATYPE 21 584
LAYER MAP 34 DATATYPE 40 584
LAYER MAP 34 DATATYPE 41 584
LAYER MAP 34 DATATYPE 60 584
LAYER MAP 34 DATATYPE 61 584
LAYER MAP 34 DATATYPE 80 584
LAYER MAP 34 DATATYPE 81 584
LAYER NOTUSEM4   624
LAYER MAP 34 DATATYPE >=161 <=165 624
LAYER DM4EXCL  374
LAYER MAP 150 DATATYPE 4 374
LAYER M4_LVi      904
LAYER MAP 34 DATATYPE >= 200 < 215 904
LAYER M4_MVi      924
LAYER MAP 34 DATATYPE >= 215 < 218 924
LAYER M4_HVi      964
LAYER MAP 34 DATATYPE >= 218 <= 220 964
LAYER M4_HV_5Vi   984
LAYER MAP 34 DATATYPE 221 984
LAYER M5i         505
LAYER MAP 35 DATATYPE 0  505
LAYER MAP 35 DATATYPE 7  505
LAYER DM5_O       785
LAYER MAP 35 DATATYPE 7  785
LAYER M5i_R       765
LAYER MAP 35 DATATYPE 0  765
LAYER DUM5        545
LAYER MAP 35 DATATYPE 1  545
LAYER NOUSEM5     585
LAYER MAP 35 DATATYPE 20 585
LAYER MAP 35 DATATYPE 21 585
LAYER MAP 35 DATATYPE 40 585
LAYER MAP 35 DATATYPE 41 585
LAYER MAP 35 DATATYPE 60 585
LAYER MAP 35 DATATYPE 61 585
LAYER MAP 35 DATATYPE 80 585
LAYER MAP 35 DATATYPE 81 585
LAYER NOTUSEM5   625
LAYER MAP 35 DATATYPE >=161 <=165 625
LAYER DM5EXCL  375
LAYER MAP 150 DATATYPE 5 375
LAYER M5_LVi      905
LAYER MAP 35 DATATYPE >= 200 < 215 905
LAYER M5_MVi      925
LAYER MAP 35 DATATYPE >= 215 < 218 925
LAYER M5_HVi      965
LAYER MAP 35 DATATYPE >= 218 <= 220 965
LAYER M5_HV_5Vi   985
LAYER MAP 35 DATATYPE 221 985
LAYER M6i         506
LAYER MAP 36 DATATYPE 0  506
LAYER MAP 36 DATATYPE 7  506
LAYER DM6_O       786
LAYER MAP 36 DATATYPE 7  786
LAYER M6i_R       766
LAYER MAP 36 DATATYPE 0  766
LAYER DUM6        546
LAYER MAP 36 DATATYPE 1  546
LAYER NOUSEM6     586
LAYER MAP 36 DATATYPE 20 586
LAYER MAP 36 DATATYPE 21 586
LAYER MAP 36 DATATYPE 40 586
LAYER MAP 36 DATATYPE 41 586
LAYER MAP 36 DATATYPE 60 586
LAYER MAP 36 DATATYPE 61 586
LAYER MAP 36 DATATYPE 80 586
LAYER MAP 36 DATATYPE 81 586
LAYER NOTUSEM6   626
LAYER MAP 36 DATATYPE >=161 <=165 626
LAYER DM6EXCL  376
LAYER MAP 150 DATATYPE 6 376
LAYER M6_LVi      906
LAYER MAP 36 DATATYPE >= 200 < 215 906
LAYER M6_MVi      926
LAYER MAP 36 DATATYPE >= 215 < 218 926
LAYER M6_HVi      966
LAYER MAP 36 DATATYPE >= 218 <= 220 966
LAYER M6_HV_5Vi   986
LAYER MAP 36 DATATYPE 221 986
LAYER M7i         507
LAYER MAP 37 DATATYPE 0  507
LAYER MAP 37 DATATYPE 7  507
LAYER DM7_O       787
LAYER MAP 37 DATATYPE 7  787
LAYER M7i_R       767
LAYER MAP 37 DATATYPE 0  767
LAYER DUM7        547
LAYER MAP 37 DATATYPE 1  547
LAYER NOUSEM7     587
LAYER MAP 37 DATATYPE 20 587
LAYER MAP 37 DATATYPE 21 587
LAYER MAP 37 DATATYPE 40 587
LAYER MAP 37 DATATYPE 41 587
LAYER MAP 37 DATATYPE 60 587
LAYER MAP 37 DATATYPE 61 587
LAYER MAP 37 DATATYPE 80 587
LAYER MAP 37 DATATYPE 81 587
LAYER NOTUSEM7   627
LAYER MAP 37 DATATYPE >=161 <=165 627
LAYER DM7EXCL  377
LAYER MAP 150 DATATYPE 7 377
LAYER M7_LVi      907
LAYER MAP 37 DATATYPE >= 200 < 215 907
LAYER M7_MVi      927
LAYER MAP 37 DATATYPE >= 215 < 218 927
LAYER M7_HVi      967
LAYER MAP 37 DATATYPE >= 218 <= 220 967
LAYER M7_HV_5Vi   987
LAYER MAP 37 DATATYPE 221 987
LAYER M8i         508
LAYER MAP 38 DATATYPE 0  508
LAYER MAP 38 DATATYPE 7  508
LAYER DM8_O       788
LAYER MAP 38 DATATYPE 7  788
LAYER M8i_R       768
LAYER MAP 38 DATATYPE 0  768
LAYER DUM8        548
LAYER MAP 38 DATATYPE 1  548
LAYER NOUSEM8     588
LAYER MAP 38 DATATYPE 20 588
LAYER MAP 38 DATATYPE 21 588
LAYER MAP 38 DATATYPE 40 588
LAYER MAP 38 DATATYPE 41 588
LAYER MAP 38 DATATYPE 60 588
LAYER MAP 38 DATATYPE 61 588
LAYER MAP 38 DATATYPE 80 588
LAYER MAP 38 DATATYPE 81 588
LAYER NOTUSEM8   628
LAYER MAP 38 DATATYPE >=161 <=165 628
LAYER DM8EXCL  378
LAYER MAP 150 DATATYPE 8 378
LAYER M8_LVi      908
LAYER MAP 38 DATATYPE >= 200 < 215 908
LAYER M8_MVi      928
LAYER MAP 38 DATATYPE >= 215 < 218 928
LAYER M8_HVi      968
LAYER MAP 38 DATATYPE >= 218 <= 220 968
LAYER M8_HV_5Vi   988
LAYER MAP 38 DATATYPE 221 988
LAYER M9_OLD      509
LAYER MAP 39 DATATYPE 0  509
LAYER M9_NEW      529
LAYER MAP 39 DATATYPE 40 529
#IFDEF MIXED_SCHEME
M9i = M9_OLD OR M9_NEW
#ELSE
M9i = COPY M9_NEW
#ENDIF
LAYER DUM9_OLD    549
LAYER MAP 39 DATATYPE 1  549
LAYER DUM9_NEW    569
LAYER MAP 39 DATATYPE 41 569
#IFDEF MIXED_SCHEME
DUM9 = DUM9_OLD OR DUM9_NEW
#ELSE
DUM9 = COPY DUM9_NEW
#ENDIF
LAYER NOUSEM9_NEW 589
LAYER MAP 39 DATATYPE 0  589
LAYER MAP 39 DATATYPE 1  589
LAYER NOUSEM9_OLD 609
LAYER MAP 39 DATATYPE 20 609
LAYER MAP 39 DATATYPE 21 609
LAYER MAP 39 DATATYPE 60 609
LAYER MAP 39 DATATYPE 61 609
LAYER MAP 39 DATATYPE 80 609
LAYER MAP 39 DATATYPE 81 609
#IFDEF MIXED_SCHEME
NOUSEM9 = COPY NOUSEM9_OLD
#ELSE
NOUSEM9 = NOUSEM9_NEW OR NOUSEM9_OLD
#ENDIF
LAYER NOTUSEM9   629
LAYER MAP 39 DATATYPE >=161 <=165 629
LAYER DM9EXCL  379
LAYER MAP 150 DATATYPE 9 379
LAYER M9_LVi      909
LAYER MAP 39 DATATYPE >= 200 < 215 909
LAYER M9_MVi      929
LAYER MAP 39 DATATYPE >= 215 < 218 929
LAYER M9_HVi      969
LAYER MAP 39 DATATYPE >= 218 <= 220 969
LAYER M9_HV_5Vi   989
LAYER MAP 39 DATATYPE 221 989
LAYER M10_OLD      510
LAYER MAP 40 DATATYPE 0  510
LAYER M10_NEW      530
LAYER MAP 40 DATATYPE 40 530
#IFDEF MIXED_SCHEME
M10i = M10_OLD OR M10_NEW
#ELSE
M10i = COPY M10_NEW
#ENDIF
LAYER DUM10_OLD    550
LAYER MAP 40 DATATYPE 1  550
LAYER DUM10_NEW    570
LAYER MAP 40 DATATYPE 41 570
#IFDEF MIXED_SCHEME
DUM10 = DUM10_OLD OR DUM10_NEW
#ELSE
DUM10 = COPY DUM10_NEW
#ENDIF
LAYER NOUSEM10_NEW 590
LAYER MAP 40 DATATYPE 0  590
LAYER MAP 40 DATATYPE 1  590
LAYER NOUSEM10_OLD 610
LAYER MAP 40 DATATYPE 20 610
LAYER MAP 40 DATATYPE 21 610
LAYER MAP 40 DATATYPE 60 610
LAYER MAP 40 DATATYPE 61 610
LAYER MAP 40 DATATYPE 80 610
LAYER MAP 40 DATATYPE 81 610
#IFDEF MIXED_SCHEME
NOUSEM10 = COPY NOUSEM10_OLD
#ELSE
NOUSEM10 = NOUSEM10_NEW OR NOUSEM10_OLD
#ENDIF
LAYER NOTUSEM10   630
LAYER MAP 40 DATATYPE >=161 <=165 630
LAYER DM10EXCL  380
LAYER MAP 150 DATATYPE 10 380
LAYER M10_LVi      910
LAYER MAP 40 DATATYPE >= 200 < 215 910
LAYER M10_MVi      930
LAYER MAP 40 DATATYPE >= 215 < 218 930
LAYER M10_HVi      970
LAYER MAP 40 DATATYPE >= 218 <= 220 970
LAYER M10_HV_5Vi   990
LAYER MAP 40 DATATYPE 221 990
LAYER VIA1i      801
LAYER MAP 51 DATATYPE 0  801
LAYER DVIA1      401
LAYER MAP 51 DATATYPE 1  401
LAYER NOUSEV1    841
LAYER MAP 51 DATATYPE 20 841
LAYER MAP 51 DATATYPE 40 841
LAYER MAP 51 DATATYPE 60 841
LAYER MAP 51 DATATYPE 80 841
LAYER VIA2i      802
LAYER MAP 52 DATATYPE 0  802
LAYER DVIA2      402
LAYER MAP 52 DATATYPE 1  402
LAYER NOUSEV2    842
LAYER MAP 52 DATATYPE 20 842
LAYER MAP 52 DATATYPE 40 842
LAYER MAP 52 DATATYPE 60 842
LAYER MAP 52 DATATYPE 80 842
LAYER VIA3i      803
LAYER MAP 53 DATATYPE 0  803
LAYER DVIA3      403
LAYER MAP 53 DATATYPE 1  403
LAYER NOUSEV3    843
LAYER MAP 53 DATATYPE 20 843
LAYER MAP 53 DATATYPE 40 843
LAYER MAP 53 DATATYPE 60 843
LAYER MAP 53 DATATYPE 80 843
LAYER VIA4i      804
LAYER MAP 54 DATATYPE 0  804
LAYER DVIA4      404
LAYER MAP 54 DATATYPE 1  404
LAYER NOUSEV4    844
LAYER MAP 54 DATATYPE 20 844
LAYER MAP 54 DATATYPE 40 844
LAYER MAP 54 DATATYPE 60 844
LAYER MAP 54 DATATYPE 80 844
LAYER VIA5i      805
LAYER MAP 55 DATATYPE 0  805
LAYER DVIA5      405
LAYER MAP 55 DATATYPE 1  405
LAYER NOUSEV5    845
LAYER MAP 55 DATATYPE 20 845
LAYER MAP 55 DATATYPE 40 845
LAYER MAP 55 DATATYPE 60 845
LAYER MAP 55 DATATYPE 80 845
LAYER VIA6i      806
LAYER MAP 56 DATATYPE 0  806
LAYER DVIA6      406
LAYER MAP 56 DATATYPE 1  406
LAYER NOUSEV6    846
LAYER MAP 56 DATATYPE 20 846
LAYER MAP 56 DATATYPE 40 846
LAYER MAP 56 DATATYPE 60 846
LAYER MAP 56 DATATYPE 80 846
LAYER VIA7i      807
LAYER MAP 57 DATATYPE 0  807
LAYER DVIA7      407
LAYER MAP 57 DATATYPE 1  407
LAYER NOUSEV7    847
LAYER MAP 57 DATATYPE 20 847
LAYER MAP 57 DATATYPE 40 847
LAYER MAP 57 DATATYPE 60 847
LAYER MAP 57 DATATYPE 80 847
LAYER VIA8_OLD      808
LAYER MAP 58 DATATYPE 0 808
LAYER VIA8_NEW      828
LAYER MAP 58 DATATYPE 40  828
#IFDEF MIXED_SCHEME
VIA8i = VIA8_OLD OR VIA8_NEW
#ELSE
VIA8i = COPY VIA8_NEW
#ENDIF
LAYER NOUSEV8_NEW    848
LAYER MAP 58 DATATYPE 0 848
LAYER NOUSEV8_OLD    868
LAYER MAP 58 DATATYPE 20 868
LAYER MAP 58 DATATYPE 60 868
LAYER MAP 58 DATATYPE 80 868
LAYER MAP 58 DATATYPE 1  868
#IFDEF MIXED_SCHEME
NOUSEV8 = COPY NOUSEV8_OLD
#ELSE
NOUSEV8 = NOUSEV8_NEW OR NOUSEV8_OLD
#ENDIF
LAYER VIA9_OLD      809
LAYER MAP 59 DATATYPE 0 809
LAYER VIA9_NEW      829
LAYER MAP 59 DATATYPE 40  829
#IFDEF MIXED_SCHEME
VIA9i = VIA9_OLD OR VIA9_NEW
#ELSE
VIA9i = COPY VIA9_NEW
#ENDIF
LAYER NOUSEV9_NEW    849
LAYER MAP 59 DATATYPE 0 849
LAYER NOUSEV9_OLD    869
LAYER MAP 59 DATATYPE 20 869
LAYER MAP 59 DATATYPE 60 869
LAYER MAP 59 DATATYPE 80 869
LAYER MAP 59 DATATYPE 1  869
#IFDEF MIXED_SCHEME
NOUSEV9 = COPY NOUSEV9_OLD
#ELSE
NOUSEV9 = NOUSEV9_NEW OR NOUSEV9_OLD
#ENDIF
LAYER METAL_ABOVE_TOP 41
LAYER VIA_ABOVE_TOP 60
LAYER M1_PIN     1301
LAYER MAP 131 DATATYPE 0 1301
LAYER M1_PIN_TEXT   11301
LAYER MAP 131 TEXTTYPE 0 11301
LAYER M2_PIN     1302
LAYER MAP 132 DATATYPE 0 1302
LAYER M2_PIN_TEXT   11302
LAYER MAP 132 TEXTTYPE 0 11302
LAYER M3_PIN     1303
LAYER MAP 133 DATATYPE 0 1303
LAYER M3_PIN_TEXT   11303
LAYER MAP 133 TEXTTYPE 0 11303
LAYER M4_PIN     1304
LAYER MAP 134 DATATYPE 0 1304
LAYER M4_PIN_TEXT   11304
LAYER MAP 134 TEXTTYPE 0 11304
LAYER M5_PIN     1305
LAYER MAP 135 DATATYPE 0 1305
LAYER M5_PIN_TEXT   11305
LAYER MAP 135 TEXTTYPE 0 11305
LAYER M6_PIN     1306
LAYER MAP 136 DATATYPE 0 1306
LAYER M6_PIN_TEXT   11306
LAYER MAP 136 TEXTTYPE 0 11306
LAYER M7_PIN     1307
LAYER MAP 137 DATATYPE 0 1307
LAYER M7_PIN_TEXT   11307
LAYER MAP 137 TEXTTYPE 0 11307
LAYER M8_PIN     1308
LAYER MAP 138 DATATYPE 0 1308
LAYER M8_PIN_TEXT   11308
LAYER MAP 138 TEXTTYPE 0 11308
LAYER M9_PIN     1309
LAYER MAP 139 DATATYPE 0 1309
LAYER M9_PIN_TEXT   11309
LAYER MAP 139 TEXTTYPE 0 11309
LAYER M10_PIN     1310
LAYER MAP 140 DATATYPE 0 1310
LAYER M10_PIN_TEXT   11310
LAYER MAP 140 TEXTTYPE 0 11310
LAYER AP_PIN 1260
LAYER MAP 126 DATATYPE 0 1260
LAYER AP_PIN_TEXT 11260
LAYER MAP 126 TEXTTYPE 0 11260
LAYER ODi 350 7 8
LAYER MAP 6 DATATYPE 0           350
LAYER MAP 6 DATATYPE 2           350
LAYER MAP 6 DATATYPE >=4   <=6   350
LAYER MAP 6 DATATYPE >=8   <=160 350
LAYER MAP 6 DATATYPE >=166 <=255 350
LAYER ODiRFDRAIN 351
LAYER MAP 6 DATATYPE 3 351
LAYER ODiSRAM    352
LAYER MAP 6 DATATYPE 11 352
LAYER MAP 6 DATATYPE 12 352
LAYER MAP 6 DATATYPE 13 352
LAYER ODiOTHERS  353 7 8
LAYER MAP 6 DATATYPE 2           353
LAYER MAP 6 DATATYPE >=4 <=6     353
LAYER MAP 6 DATATYPE >=8 <=160   353
LAYER MAP 6 DATATYPE >=166 <=255 353
LAYER DOD 354
LAYER MAP 6 DATATYPE 1 354
LAYER SRDOD     357
LAYER MAP 6 DATATYPE 7 357
LAYER NOTUSEOD 355
LAYER MAP 6 DATATYPE >=161 <=165 355
LAYER POi 364
LAYER MAP 17 DATATYPE 0           364
LAYER MAP 17 DATATYPE >=2   <=6   364
LAYER MAP 17 DATATYPE >=8   <=50  364
LAYER MAP 17 DATATYPE >=52  <=160 364
LAYER MAP 17 DATATYPE >=166 <=255 364
LAYER POiSRAM 365
LAYER MAP 17 DATATYPE 11 365
LAYER MAP 17 DATATYPE 12 365
LAYER MAP 17 DATATYPE 13 365
LAYER POiOTHERS 366
LAYER MAP 17 DATATYPE >=2   <=6   366
LAYER MAP 17 DATATYPE >=8   <=50  366
LAYER MAP 17 DATATYPE >=52  <=160 366
LAYER MAP 17 DATATYPE >=166 <=255 366
LAYER DPO        361
LAYER MAP 17 DATATYPE 1 361
LAYER SRDPO     367
LAYER MAP 17 DATATYPE 7 367
LAYER mVTLi      362
LAYER MAP 17 DATATYPE 51 362
LAYER NOTUSEPO   363
LAYER MAP 17 DATATYPE >=161 <=165 363
LAYER ODBLK      392
LAYER MAP 150 DATATYPE 20 392
LAYER POBLK      393
LAYER MAP 150 DATATYPE 21 393
LAYER RRuleRequired      1821
LAYER MAP 182 DATATYPE 1 1821
LAYER RRuleRecommended   1822
LAYER MAP 182 DATATYPE 2 1822
LAYER RRuleAnalog        1823
LAYER MAP 182 DATATYPE 3 1823
LAYER RRuleGuideline     1824
LAYER MAP 182 DATATYPE 4 1824
LAYER excludeRRuleRequired    1831
LAYER MAP 182 DATATYPE 11     1831
LAYER excludeRRuleRecommended 1832
LAYER MAP 182 DATATYPE 12     1832
LAYER excludeRRuleAnalog      1833
LAYER MAP 182 DATATYPE 13     1833
LAYER excludeRRuleGuideline   1834
LAYER MAP 182 DATATYPE 14     1834
LAYER BJTDMY  110
LAYER VDDDMY 2554
LAYER MAP 255 DATATYPE 4 2554
LAYER VSSDMY 2555
LAYER MAP 255 DATATYPE 5 2555
LAYER SENDMY 2558
LAYER MAP 255 DATATYPE 8 2558
LAYER RES200 2559
LAYER MAP 255 DATATYPE 9 2559
LAYER LOWMEDN 2560
LAYER MAP 255 DATATYPE 15 2560
LAYER POS1        2541
LAYER MAP 254 DATATYPE 1 2541
LAYER POS2        2542
LAYER MAP 254 DATATYPE 2 2542
LAYER POS_OTHERS  2543
LAYER MAP 254 DATATYPE >=3 <=255 2543
LAYOUT BASE LAYER OD18i OD25i OD33i NTNi NcapNTNi VTHNi VTHPi VTLNi VTLPi
LAYOUT BASE LAYER DNWi NWi ODi POi PPi NPi COi RPOi RH COPUSH
#IFDEF ChipWindowUsed
LAYER ChipWindow 500
POLYGON xLB yLB xRT yRT ChipWindow
CHIP       = PUSH ChipWindow
#ELSE
CHIP  = EXTENT ( EXTENT DRAWN DNWi NWi OD12i OD18i OD25i OD25_LK OD33i ODDECAP PPi NPi HVD_N HVD_P CBi CB2Fi CB2Wi RPOi NTNi LPP_NTNi LPP_NTN_21i LPP_NTN_DPOi LPP_NTN_120i POFUSE FUSELINK PMi PM1i PM2i VTHNi VTHPi VTLNi VTLPi VTULNi VTULPi VTLN18 CBDi CBDB UBMi UBMB RH ESDIMP VARi DVAR APi Cu_PPIi AP_BSL AP_BSP CBMi CTMi RVi RV_BSL DCOi LMARK SRM SRMN SRMP SRMRP NPreDOSRM ROM SRM_HS SRAMDMY SRAMDMY_PAS SRAMDMY_PERI_LP SRAMDMY_PERI_G CO2 DPSRM PRSRM SRMLOP12 SRMLOP13 SRMLOP14 LVLOP HCDPLOP TPLOP_8T TPLOP_10T RAM1TDMY OD1T OD1TH OD1TM OD1T_WLD OD1T_MOSCAP OD1T_CP OD1T_20 OD1T_18 OD1T_16 CLDD EDRAM_DECAP SNCT CROWN P3 LDDBLK ICOVL TLDMY RODMY M1i DM1_O DUM1 M2i DM2_O DUM2 M3i DM3_O DUM3 M4i DM4_O DUM4 M5i DM5_O DUM5 M6i DM6_O DUM6 M7i DM7_O DUM7 M8i DM8_O DUM8 M9_OLD M9_NEW DUM9_OLD DUM9_NEW M10_OLD M10_NEW DUM10_OLD DUM10_NEW DVIA1 DVIA2 DVIA3 DVIA4 DVIA5 DVIA6 DVIA7 ODi ODiSRAM DOD SRDOD POi POiSRAM DPO SRDPO mVTLi BJTDMY POS1 POS2 POS_OTHERS )
#ENDIF
CHIPx        = MERGE CHIP
BULK         = SIZE CHIP BY 1.0
PWELi        = BULK NOT NWi
EMPTYi       = CHIP NOT BULK
#IFDEF FULL_CHIP
#IFDEF WITH_SEALRING
#IFDEF OLD_SEALRING
SR_EDGE = CHIP NOT (SIZE CHIP BY -16)
SR_EXC  = EXT SR_EDGE < 73.715 ABUT == 90 REGION INTERSECTING ONLY
SRCSR   = SR_EDGE OR SR_EXC
#ELSE
SRCSR   = COPY SEALRING_ALL
#ENDIF
EMPTY_AREA = COPY EMPTYi
CHIP_EDGE_a = CHIP NOT SRCSR
ISO_REGION = (SIZE CHIP_EDGE_a BY SR_S_1) NOT CHIP_EDGE_a
CHIP_EDGE  = EXTENT CHIP_EDGE_a
#ELSE
SRCSR = COPY EMPTYi
EMPTY_AREA = INT CHIP < CSR_R_1 ABUT == 90 REGION INTERSECTING ONLY
CHIP_EDGE_a = CHIP NOT EMPTY_AREA
CHIP_EDGE = COPY CHIP
#ENDIF
#ELSE
EMPTY_AREA = COPY EMPTYi
SRCSR = COPY EMPTYi
#ENDIF
SEALRING_EXCLUDE = (SRCSR OR SEALRING_ALL) OR SEALRING_ORI
SRAM_EXCLUDE = COPY EMPTYi
SRAM_REGION  = SRAMDMY NOT RAM1TDMY
ALL_OD = (ODi OR SRDOD) OR DOD
ALL_POLY = (POi OR SRDPO) OR DPO
M1x = M1i OR DUM1
M2x = M2i OR DUM2
M3x = M3i OR DUM3
M4x = M4i OR DUM4
M5x = M5i OR DUM5
M6x = M6i OR DUM6
M7x = M7i OR DUM7
M8x = M8i OR DUM8
M9x = M9i OR DUM9
M10x = M10i OR DUM10
PWEL    = PWELi   NOT SRAM_EXCLUDE
DNW     = DNWi    NOT INSIDE SRAM_EXCLUDE
NWEL    = NWi     NOT INSIDE SRAM_EXCLUDE
OD      = ODi     NOT SRAM_EXCLUDE
ODs     = ODi     NOT INSIDE SRAM_EXCLUDE
OD12    = OD12i   NOT SRAM_EXCLUDE
OD12s   = OD12i   NOT INSIDE SRAM_EXCLUDE
OD18    = OD18i   NOT SRAM_EXCLUDE
OD25    = OD25i   NOT SRAM_EXCLUDE
OD33    = OD33i   NOT SRAM_EXCLUDE
POLY    = POi     NOT SRAM_EXCLUDE
POLYs   = POi     NOT INSIDE SRAM_EXCLUDE
PP      = PPi     NOT INSIDE SRAM_EXCLUDE
NP      = NPi     NOT INSIDE SRAM_EXCLUDE
VTHN    = VTHNi   NOT SRAM_EXCLUDE
VTHNs   = VTHNi   NOT INSIDE SRAM_EXCLUDE
VTHP    = VTHPi   NOT SRAM_EXCLUDE
VTHPs   = VTHPi   NOT INSIDE SRAM_EXCLUDE
VTLN    = VTLNi   NOT SRAM_EXCLUDE
VTLNs   = VTLNi   NOT INSIDE SRAM_EXCLUDE
VTLP    = VTLPi   NOT SRAM_EXCLUDE
VTLPs   = VTLPi   NOT INSIDE SRAM_EXCLUDE
RPO     = RPOi    NOT SRAM_EXCLUDE
RPOs    = RPOi    NOT INSIDE SRAM_EXCLUDE
NTN     = NTNi    NOT SRAM_EXCLUDE
NTNs    = NTNi    NOT INSIDE SRAM_EXCLUDE
NCapNTN = NCapNTNi NOT SRAM_EXCLUDE
CO      = COi     NOT SRAM_EXCLUDE
COs     = COi     NOT INSIDE SRAM_EXCLUDE
M1      = M1i     NOT SRAM_EXCLUDE
M1s     = M1i     NOT INSIDE SRAM_EXCLUDE
VIA1    = VIA1i   NOT SRAM_EXCLUDE
VIA1s   = VIA1i   NOT INSIDE SRAM_EXCLUDE
DCO     = DCOi    NOT SRAM_EXCLUDE
DCOs    = DCOi    NOT INSIDE SRAM_EXCLUDE
M2      = COPY M2i
VIA2    = COPY VIA2i
M3      = COPY M3i
VIA3    = COPY VIA3i
M4      = COPY M4i
VIA4    = COPY VIA4i
M5      = COPY M5i
VIA5    = COPY VIA5i
M6      = COPY M6i
VIA6    = COPY VIA6i
M7      = COPY M7i
VIA7    = COPY VIA7i
M8      = COPY M8i
VIA8    = COPY VIA8i
M9      = COPY M9i
VIA9    = COPY VIA9i
M10      = COPY M10i
RV      = COPY RVi
AP      = COPY APi
CB      = COPY CBi
PM      = COPY PMi
CBM     = COPY CBMi
CTM     = COPY CTMi
VAR	= COPY VARi
mVTL    = COPY mVTLi
UBM_MT = SIZE (UBMi INTERACT CBDi) BY 5 INSIDE OF M10i STEP M10_S_1*0.7
CB_MT = SIZE ((CBi OR CB2Wi) NOT SEALRING_EXCLUDE) BY 5 INSIDE OF M10i STEP M10_S_1*0.7
MTOP_EXC = UBM_MT OR CB_MT
VIA1_HOLE = RECTANGLE VIA1i == VIA1_W_1 BY == VIA1_W_1 ORTHOGONAL ONLY
VIA1_BAR = VIA1i NOT VIA1_HOLE
VIA2_HOLE = RECTANGLE VIA2i == VIA2_W_1 BY == VIA2_W_1 ORTHOGONAL ONLY
VIA2_BAR = VIA2i NOT VIA2_HOLE
VIA3_HOLE = RECTANGLE VIA3i == VIA3_W_1 BY == VIA3_W_1 ORTHOGONAL ONLY
VIA3_BAR = VIA3i NOT VIA3_HOLE
VIA4_HOLE = RECTANGLE VIA4i == VIA4_W_1 BY == VIA4_W_1 ORTHOGONAL ONLY
VIA4_BAR = VIA4i NOT VIA4_HOLE
VIA5_HOLE = RECTANGLE VIA5i == VIA5_W_1 BY == VIA5_W_1 ORTHOGONAL ONLY
VIA5_BAR = VIA5i NOT VIA5_HOLE
VIA6_HOLE = RECTANGLE VIA6i == VIA6_W_1 BY == VIA6_W_1 ORTHOGONAL ONLY
VIA6_BAR = VIA6i NOT VIA6_HOLE
VIA7_HOLE = RECTANGLE VIA7i == VIA7_W_1 BY == VIA7_W_1 ORTHOGONAL ONLY
VIA7_BAR = VIA7i NOT VIA7_HOLE
LOWMEDN_CORE1 = SIZE LOWMEDN BY -1
LOWMEDN_CORE2 = SIZE LOWMEDN BY -4
LOWMEDN_CORE3 = SIZE LOWMEDN BY -5
P_RING_REGION1 = LOWMEDN NOT LOWMEDN_CORE1
P_RING_REGION = LOWMEDN NOT LOWMEDN_CORE2
P_RING_REGION2 = LOWMEDN NOT LOWMEDN_CORE3
LOWMEDN_IND = LOWMEDN INTERACT INDDMY
P_RING_VIA1 = P_RING_REGION AND VIA1_BAR
P_RING_VIA1_IND = P_RING_VIA1 INTERACT LOWMEDN_IND
P_RING_VIA1_noIND = P_RING_VIA1 NOT INTERACT LOWMEDN_IND
P_RING_VIA2 = P_RING_REGION AND VIA2_BAR
P_RING_VIA2_IND = P_RING_VIA2 INTERACT LOWMEDN_IND
P_RING_VIA2_noIND = P_RING_VIA2 NOT INTERACT LOWMEDN_IND
P_RING_VIA3 = P_RING_REGION AND VIA3_BAR
P_RING_VIA3_IND = P_RING_VIA3 INTERACT LOWMEDN_IND
P_RING_VIA3_noIND = P_RING_VIA3 NOT INTERACT LOWMEDN_IND
P_RING_VIA4 = P_RING_REGION AND VIA4_BAR
P_RING_VIA4_IND = P_RING_VIA4 INTERACT LOWMEDN_IND
P_RING_VIA4_noIND = P_RING_VIA4 NOT INTERACT LOWMEDN_IND
P_RING_VIA5 = P_RING_REGION AND VIA5_BAR
P_RING_VIA5_IND = P_RING_VIA5 INTERACT LOWMEDN_IND
P_RING_VIA5_noIND = P_RING_VIA5 NOT INTERACT LOWMEDN_IND
P_RING_VIA6 = P_RING_REGION AND VIA6_BAR
P_RING_VIA6_IND = P_RING_VIA6 INTERACT LOWMEDN_IND
P_RING_VIA6_noIND = P_RING_VIA6 NOT INTERACT LOWMEDN_IND
P_RING_VIA7 = P_RING_REGION AND VIA7_BAR
P_RING_VIA7_IND = P_RING_VIA7 INTERACT LOWMEDN_IND
P_RING_VIA7_noIND = P_RING_VIA7 NOT INTERACT LOWMEDN_IND
VIA_EXD = SEALRING_ORI OR SEALRING_DB
VIA1_EXD = (VIA1 NOT VIA_EXD) NOT P_RING_VIA1
VIA2_EXD = (VIA2 NOT VIA_EXD) NOT P_RING_VIA2
VIA3_EXD = (VIA3 NOT VIA_EXD) NOT P_RING_VIA3
VIA4_EXD = (VIA4 NOT VIA_EXD) NOT P_RING_VIA4
VIA5_EXD = (VIA5 NOT VIA_EXD) NOT P_RING_VIA5
VIA6_EXD = (VIA6 NOT VIA_EXD) NOT P_RING_VIA6
VIA7_EXD = (VIA7 NOT VIA_EXD) NOT P_RING_VIA7
VIA8_EXD = VIA8 NOT VIA_EXD
VIA9_EXD = VIA9 NOT VIA_EXD
IND_REGION = SIZE INDDMY BY 16
IND_EXD = SIZE INDDMY BY 22
M1_MAX_WIDTH_EXC_a = (SEALRING_ORI OR CSRDMY) OR IND_REGION
M1_MAX_WIDTH_EXC_b = COPY EMPTYi
M1_MAX_WIDTH = M1 NOT (M1_MAX_WIDTH_EXC_a OR M1_MAX_WIDTH_EXC_b)
M2_MAX_WIDTH_EXC_a = (SEALRING_ORI OR CSRDMY) OR IND_REGION
M2_MAX_WIDTH_EXC_b = COPY EMPTYi
M2_MAX_WIDTH = M2 NOT (M2_MAX_WIDTH_EXC_a OR M2_MAX_WIDTH_EXC_b)
M3_MAX_WIDTH_EXC_a = (SEALRING_ORI OR CSRDMY) OR IND_REGION
M3_MAX_WIDTH_EXC_b = COPY EMPTYi
M3_MAX_WIDTH = M3 NOT (M3_MAX_WIDTH_EXC_a OR M3_MAX_WIDTH_EXC_b)
M4_MAX_WIDTH_EXC_a = (SEALRING_ORI OR CSRDMY) OR IND_REGION
M4_MAX_WIDTH_EXC_b = COPY EMPTYi
M4_MAX_WIDTH = M4 NOT (M4_MAX_WIDTH_EXC_a OR M4_MAX_WIDTH_EXC_b)
M5_MAX_WIDTH_EXC_a = (SEALRING_ORI OR CSRDMY) OR IND_REGION
M5_MAX_WIDTH_EXC_b = COPY EMPTYi
M5_MAX_WIDTH = M5 NOT (M5_MAX_WIDTH_EXC_a OR M5_MAX_WIDTH_EXC_b)
M6_MAX_WIDTH_EXC_a = (SEALRING_ORI OR CSRDMY) OR IND_REGION
M6_MAX_WIDTH_EXC_b = COPY EMPTYi
M6_MAX_WIDTH = M6 NOT (M6_MAX_WIDTH_EXC_a OR M6_MAX_WIDTH_EXC_b)
M7_MAX_WIDTH_EXC_a = (SEALRING_ORI OR CSRDMY) OR IND_REGION
M7_MAX_WIDTH_EXC_b = COPY EMPTYi
M7_MAX_WIDTH = M7 NOT (M7_MAX_WIDTH_EXC_a OR M7_MAX_WIDTH_EXC_b)
M8_MAX_WIDTH_EXC_a = (SEALRING_ORI OR CSRDMY) OR IND_REGION
M8_MAX_WIDTH_EXC_b = COPY EMPTYi
M8_MAX_WIDTH = M8 NOT (M8_MAX_WIDTH_EXC_a OR M8_MAX_WIDTH_EXC_b)
M9_MAX_WIDTH_EXC_a = COPY IND_EXD
M9_MAX_WIDTH_EXC_b = WBDMY OR CB_MT
M9_MAX_WIDTH = M9 NOT (M9_MAX_WIDTH_EXC_a OR M9_MAX_WIDTH_EXC_b)
M10_MAX_WIDTH_EXC_a = COPY IND_EXD
M10_MAX_WIDTH_EXC_b = MTOP_EXC OR LMARK
M10_MAX_WIDTH = M10 NOT (M10_MAX_WIDTH_EXC_a OR M10_MAX_WIDTH_EXC_b)
#IFDEF FULL_CHIP
DEN_EXC_LOW =  ((LOGO OR INDDMY) OR SEALRING_EXCLUDE) OR EMPTY_AREA
DEN_EXC_HIGH =  SEALRING_EXCLUDE OR INDDMY
#ELSE
DEN_EXC_LOW = LOGO OR INDDMY
DEN_EXC_HIGH = CSRDMY OR INDDMY
#ENDIF
M1_EXC_LOW  = COPY DEN_EXC_LOW
M1_EXC_HIGH = COPY DEN_EXC_HIGH
M2_EXC_LOW  = COPY DEN_EXC_LOW
M2_EXC_HIGH = COPY DEN_EXC_HIGH
M3_EXC_LOW  = COPY DEN_EXC_LOW
M3_EXC_HIGH = COPY DEN_EXC_HIGH
M4_EXC_LOW  = COPY DEN_EXC_LOW
M4_EXC_HIGH = COPY DEN_EXC_HIGH
M5_EXC_LOW  = COPY DEN_EXC_LOW
M5_EXC_HIGH = COPY DEN_EXC_HIGH
M6_EXC_LOW  = COPY DEN_EXC_LOW
M6_EXC_HIGH = COPY DEN_EXC_HIGH
M7_EXC_LOW  = COPY DEN_EXC_LOW
M7_EXC_HIGH = COPY DEN_EXC_HIGH
M8_EXC_LOW  = COPY DEN_EXC_LOW
M8_EXC_HIGH = COPY DEN_EXC_HIGH
M9_EXC_LOW  = COPY DEN_EXC_LOW
M9_EXC_HIGH = DEN_EXC_HIGH OR (WBDMY OR CB_MT)
M10_EXC_LOW  = COPY DEN_EXC_LOW
M10_EXC_HIGH = DEN_EXC_HIGH OR MTOP_EXC
NEW_DEN_EXC = EMPTY_AREA OR LOWMEDN
OD2 = (OD18 OR OD25) OR OD33
OD2i = (OD18i OR OD25i) OR OD33i
IMP          = NPi OR PPi
NPOD         = OD AND NP
PPOD         = OD AND PP
COOD         = CO AND OD
SR_COPO      = CO AND SRDPO
COPO         = (CO NOT OD) NOT SRDPO
RNWEL = NWEL INTERACT NWDMY
NWRES = RNWEL INTERACT RPO
NONWR = NWEL NOT RNWEL
ODWR  = OD INTERACT NWRES
NPWR  = NP INTERACT NWRES
COWR  = COOD INTERACT NWRES
RHWR  = ODWR NOT RPO
NWRES_STI = RNWEL NOT INTERACT RPO
ODWR_STI = OD INTERACT NWRES_STI
NPWR_STI = NP INTERACT NWRES_STI
COWR_STI = COOD INTERACT NWRES_STI
NSTP         = NPOD AND NONWR
NACT         = NPOD NOT NWEL
PACT         = PPOD AND NWEL
NACT2        = NACT INTERACT OD2
PACT2        = PACT INTERACT OD2
PSTP         = PPOD NOT NWEL
DACT         = NACT OR PACT
DSTP         = NSTP OR PSTP
GATE         = POLY AND OD
GATEi        = POi AND ODi
SD           = (DACT ENCLOSE GATE) NOT GATE
FPO1         = POLY NOT OD
HV_GATE      = GATE AND OD2
LV_GATE      = GATE NOT OD2
GATE_NP      = GATE AND NP
GATE_PP      = GATE AND PP
GATE_W       = POLY COIN INSIDE EDGE GATE
GATE_Wi      = POi COIN INSIDE EDGE GATEi
GATE_L       = GATE NOT TOUCH EDGE GATE_W
GATE_Li      = GATEi NOT TOUCH EDGE GATE_Wi
GATEN_W      = GATE_W INSIDE EDGE NP
GATEP_W      = GATE_W INSIDE EDGE PP
HV_GATE_W    = GATE_W INSIDE EDGE OD2
LV_GATE_W    = GATE_W NOT INSIDE EDGE OD2
HV_GATE_L    = GATE_L INSIDE EDGE OD2
LV_GATE_L    = GATE_L NOT INSIDE EDGE OD2
18V_GATE_W   = HV_GATE_W INSIDE EDGE OD18
25V_GATE_W   = HV_GATE_W INSIDE EDGE OD25
33V_GATE_W   = HV_GATE_W INSIDE EDGE OD33
HVD_NMOS_DRAIN = SD INTERACT HVD_N
HVD_NGATE = HV_GATE INTERACT HVD_N
HVD_PMOS_DRAIN = SD INTERACT HVD_P
HVD_PGATE = HV_GATE INTERACT HVD_P
HVD_GATE  = HVD_NGATE OR HVD_PGATE
SR_POLY      = SRDPO OR POLY
SR_GATE      = SRDPO AND OD
SR_GATE_W    = SRDPO COIN INSIDE EDGE SR_GATE
SR_GATE_L    = SR_GATE NOT TOUCH EDGE SR_GATE_W
SR_HV_GATE   = SR_GATE AND OD2
RPDMYi        = RPDMY NOT INTERACT RPOi
RPO_RPDMY     = RPOi OR RPDMYi
ILP1          = POLY NOT RPO_RPDMY
INOD          = OD NOT RPO_RPDMY
FOD           = (OD OUTSIDE NWDMY) NOT GATE
OD_RES_RPO    = ((RPDMY AND OD) AND RH) AND RPO
OD_RES_noRPO  = ((RPDMY AND OD) AND RH) NOT RPO
OD_RES        =  OD_RES_RPO OR OD_RES_noRPO
PO_RES_RPO    = ((RPDMY AND POLY) AND RH) AND RPO
PO_RES_noRPO  = ((RPDMY AND POLY) AND RH) NOT RPO
PO_RES        =  PO_RES_RPO OR PO_RES_noRPO
OD_RES_RPO_PP = PP AND OD_RES_RPO
OD_RES_RPO_NP = NP AND OD_RES_RPO
PO_RES_RPO_PP = PP AND PO_RES_RPO
PO_RES_RPO_NP = NP AND PO_RES_RPO
ODPO_RES_RPO_PP = OD_RES_RPO_PP OR PO_RES_RPO_PP
ODPO_RES_RPO_NP = OD_RES_RPO_NP OR PO_RES_RPO_NP
ODPO_RES_RPO    = OD_RES_RPO OR PO_RES_RPO
NW_RES = NWEL AND NWDMY
NW_RES_underOD  = NW_RES AND OD
NW_RES_underSTI = NW_RES NOT OD
NWROD  = NWEL INTERACT NW_RES_underOD
NWRSTI = NWEL INTERACT NW_RES_underSTI
NWROD_or_NWRSTI = NWROD OR NWRSTI
OD_RES_200ohm = OD_RES AND RES200
PO_RES_200ohm = PO_RES AND RES200
NW_RES_200ohm = NW_RES AND RES200
SEN_GATE = ((((GATE INTERACT SENDMY) NOT LOGO) NOT CSRDMY) NOT (SRAMDMY AND RODMY)) WITH EDGE (LENGTH GATE_L <= 0.05)
SEN_PO_RES_RPO = SENDMY AND PO_RES_RPO
NP_PP_BTE     = NPOD COIN OUTSIDE EDGE PPOD
BUTT_PSTP     = PSTP TOUCH NACT
BUTT_NSTP     = NSTP TOUCH PACT
PP_EMOD = PACT AND BJTDMY
NP_EMOD = NACT AND BJTDMY
EMOD = PP_EMOD OR NP_EMOD
Block = LOGO OR SRCSR
ILP1i = POi NOT RPO_RPDMY
NONWRi = NWi NOT INTERACT NWDMY
NWRiT = (NWi INTERACT NWDMY) NOT NWDMY
RWi = PWELi INSIDE DNWi
NPODi = NPi AND ODi
PPODi = PPi AND ODi
NACTi = NPODi NOT NWi
PACTi = PPODi AND NWi
NSDi  = NACTi NOT POi
PSDi  = PACTi NOT POi
NSDc  = NSDi NOT RPO_RPDMY
PSDc  = PSDi NOT RPO_RPDMY
NSTPi = NPODi AND NONWRi
PSTPi = PPODi NOT NWi
CONNECT NWEL DNW
CONNECT NSTPi NWi
CONNECT NSTPi PSDc
CONNECT PSTPi RWi
CONNECT PSTPi PWELi
CONNECT PSTPi NSDc
CONNECT COi PSDc
CONNECT COi NSDc
CONNECT COi ILP1i
CONNECT COi SRDPO
CONNECT M1i ILP1i NSTPi PSTPi PSDc NSDc NWRiT BY COi
CONNECT M1i M2i BY VIA1i
CONNECT M2i M3i BY VIA2i
CONNECT M3i M4i BY VIA3i
CONNECT M4i M5i BY VIA4i
CONNECT M5i M6i BY VIA5i
CONNECT M6i M7i BY VIA6i
CONNECT M7i M8i BY VIA7i
CONNECT M8i M9i BY VIA8i
CONNECT M9i M10i BY VIA9i
CONNECT CBi M10i
CONNECT M10i APi  BY RVi
CONNECT M10i APi  BY CBi
CONNECT M10i APi  BY CBDi
CONNECT CB2Wi APi
CONNECT UBMi APi BY CB2Fi
CONNECT UBMi M10i BY CBDi
NWu   = COPY NWi
RWu   = COPY RWi
PWELu = COPY PWELi
NWRuT = COPY NWRiT
POu   = COPY POi
NSDu  = COPY NSDi
PSDu  = COPY PSDi
NSTPu = NPODi AND NWi
PSTPu = COPY PSTPi
COu   = COPY COi
M1u   = COPY M1i
VIA1u = COPY VIA1i
M2u   = COPY M2i
VIA2u = COPY VIA2i
M3u   = COPY M3i
VIA3u = COPY VIA3i
M4u   = COPY M4i
VIA4u = COPY VIA4i
M5u   = COPY M5i
VIA5u = COPY VIA5i
M6u   = COPY M6i
VIA6u = COPY VIA6i
M7u   = COPY M7i
VIA7u = COPY VIA7i
M8u   = COPY M8i
VIA8u = COPY VIA8i
M9u   = COPY M9i
VIA9u = COPY VIA9i
M10u   = COPY M10i
RVu   = COPY RVi
CBu   = COPY CBi
CBDu  = COPY CBDi
CB2Fu = COPY CB2Fi
CB2Wu = COPY CB2Wi
APu   = COPY APi
UBMu  = COPY UBMi
CONNECT NSTPu NWu
CONNECT NSTPu PSDu
CONNECT PSTPu RWu
CONNECT PSTPu PWELu
CONNECT PSTPu NSDu
CONNECT COu PSDu
CONNECT COu NSDu
CONNECT COu POu
CONNECT M1u POu NSTPu PSTPu PSDu NSDu BY COu
CONNECT M1u NWRuT BY COu
CONNECT M1u M2u BY VIA1u
CONNECT M2u M3u BY VIA2u
CONNECT M3u M4u BY VIA3u
CONNECT M4u M5u BY VIA4u
CONNECT M5u M6u BY VIA5u
CONNECT M6u M7u BY VIA6u
CONNECT M7u M8u BY VIA7u
CONNECT M8u M9u BY VIA8u
CONNECT M9u M10u BY VIA9u
CONNECT CBu M10u
CONNECT M10u APu  BY RVu
CONNECT M10u APu  BY CBu
CONNECT M10u APu  BY CBDu
CONNECT CB2Wu APu
CONNECT UBMu APu BY CB2Fu
CONNECT UBMu M10u BY CBDu
NWj   = NWi NOT NW_RES_200ohm
RWj   = EMPTYi OR RWi
PWELj = EMPTYi OR PWELi
POj   = POi NOT PO_RES_200ohm
NSDj  = NSDi NOT OD_RES_200ohm
PSDj  = PSDi NOT OD_RES_200ohm
NSTPj = EMPTYi OR (NPODi AND NWi)
PSTPj = EMPTYi OR PSTPi
COj   = EMPTYi OR COi
M1j   = EMPTYi OR M1i
VIA1j = EMPTYi OR VIA1i
M2j   = EMPTYi OR M2i
VIA2j = EMPTYi OR VIA2i
M3j   = EMPTYi OR M3i
VIA3j = EMPTYi OR VIA3i
M4j   = EMPTYi OR M4i
VIA4j = EMPTYi OR VIA4i
M5j   = EMPTYi OR M5i
VIA5j = EMPTYi OR VIA5i
M6j   = EMPTYi OR M6i
VIA6j = EMPTYi OR VIA6i
M7j   = EMPTYi OR M7i
VIA7j = EMPTYi OR VIA7i
M8j   = EMPTYi OR M8i
VIA8j = EMPTYi OR VIA8i
M9j   = EMPTYi OR M9i
VIA9j = EMPTYi OR VIA9i
M10j   = EMPTYi OR M10i
RVj   = EMPTYi OR RVi
CBj   = EMPTYi OR CBi
CBDj  = EMPTYi OR CBDi
CB2Fj = EMPTYi OR CB2Fi
CB2Wj = EMPTYi OR CB2Wi
APj   = EMPTYi OR APi
UBMj  = EMPTYi OR UBMi
CONNECT NSTPj NWj
CONNECT NSTPj PSDj
CONNECT PSTPj RWj
CONNECT PSTPj PWELj
CONNECT PSTPj NSDj
CONNECT COj PSDj
CONNECT COj NSDj
CONNECT COj POj
CONNECT M1j POj NSTPj PSTPj PSDj NSDj BY COj
CONNECT M1j M2j BY VIA1j
CONNECT M2j M3j BY VIA2j
CONNECT M3j M4j BY VIA3j
CONNECT M4j M5j BY VIA4j
CONNECT M5j M6j BY VIA5j
CONNECT M6j M7j BY VIA6j
CONNECT M7j M8j BY VIA7j
CONNECT M8j M9j BY VIA8j
CONNECT M9j M10j BY VIA9j
CONNECT CBj M10j
CONNECT M10j APj  BY RVj
CONNECT M10j APj  BY CBj
CONNECT M10j APj  BY CBDj
CONNECT CB2Wj APj
CONNECT UBMj APj BY CB2Fj
CONNECT UBMj M10j BY CBDj
SD_HVD    = SD AND (HVD_N OR HVD_P)
SD_OD2    = (SD AND (OD2i NOT OD1815)) NOT SD_HVD
SD_UD15   = SD AND (OD2i AND OD1815)
SD_CORE   = SD NOT OD2i
PSD_HVD   = STAMP SD_HVD BY PSDc
NSD_HVD   = STAMP SD_HVD BY NSDc
S_HVD_GATE = STAMP HVD_GATE BY ILP1i
PSD_OD2   = STAMP SD_OD2 BY PSDc
NSD_OD2   = STAMP SD_OD2 BY NSDc
S_HV_GATE = STAMP (HV_GATE NOT OD1815) BY ILP1i
PSD_UD15  = STAMP SD_UD15 BY PSDc
NSD_UD15  = STAMP SD_UD15 BY NSDc
S_MV_GATE = STAMP (HV_GATE AND OD1815) BY ILP1i
PSD_CORE  = STAMP SD_CORE BY PSDc
NSD_CORE  = STAMP SD_CORE BY NSDc
S_LV_GATE = STAMP LV_GATE BY ILP1i
M1_HV_5V = STAMP (M1_HV_5Vi AND M1i) BY M1i
M1_HV = STAMP (M1_HVi AND M1i) BY M1i
M1_MV = STAMP (M1_MVi AND M1i) BY M1i
M1_LV = STAMP (M1_LVi AND M1i) BY M1i
M2_HV_5V = STAMP (M2_HV_5Vi AND M2i) BY M2i
M2_HV = STAMP (M2_HVi AND M2i) BY M2i
M2_MV = STAMP (M2_MVi AND M2i) BY M2i
M2_LV = STAMP (M2_LVi AND M2i) BY M2i
M3_HV_5V = STAMP (M3_HV_5Vi AND M3i) BY M3i
M3_HV = STAMP (M3_HVi AND M3i) BY M3i
M3_MV = STAMP (M3_MVi AND M3i) BY M3i
M3_LV = STAMP (M3_LVi AND M3i) BY M3i
M4_HV_5V = STAMP (M4_HV_5Vi AND M4i) BY M4i
M4_HV = STAMP (M4_HVi AND M4i) BY M4i
M4_MV = STAMP (M4_MVi AND M4i) BY M4i
M4_LV = STAMP (M4_LVi AND M4i) BY M4i
M5_HV_5V = STAMP (M5_HV_5Vi AND M5i) BY M5i
M5_HV = STAMP (M5_HVi AND M5i) BY M5i
M5_MV = STAMP (M5_MVi AND M5i) BY M5i
M5_LV = STAMP (M5_LVi AND M5i) BY M5i
M6_HV_5V = STAMP (M6_HV_5Vi AND M6i) BY M6i
M6_HV = STAMP (M6_HVi AND M6i) BY M6i
M6_MV = STAMP (M6_MVi AND M6i) BY M6i
M6_LV = STAMP (M6_LVi AND M6i) BY M6i
M7_HV_5V = STAMP (M7_HV_5Vi AND M7i) BY M7i
M7_HV = STAMP (M7_HVi AND M7i) BY M7i
M7_MV = STAMP (M7_MVi AND M7i) BY M7i
M7_LV = STAMP (M7_LVi AND M7i) BY M7i
M8_HV_5V = STAMP (M8_HV_5Vi AND M8i) BY M8i
M8_HV = STAMP (M8_HVi AND M8i) BY M8i
M8_MV = STAMP (M8_MVi AND M8i) BY M8i
M8_LV = STAMP (M8_LVi AND M8i) BY M8i
M9_HV_5V = STAMP (M9_HV_5Vi AND M9i) BY M9i
M9_HV = STAMP (M9_HVi AND M9i) BY M9i
M9_MV = STAMP (M9_MVi AND M9i) BY M9i
M9_LV = STAMP (M9_LVi AND M9i) BY M9i
M10_HV_5V = STAMP (M10_HV_5Vi AND M10i) BY M10i
M10_HV = STAMP (M10_HVi AND M10i) BY M10i
M10_MV = STAMP (M10_MVi AND M10i) BY M10i
M10_LV = STAMP (M10_LVi AND M10i) BY M10i
RFIP = RFDMY AND RFIPDMY
OD_RAM = OD INSIDE RAM1TDMY
OD_SF1 = OD_RAM WITH WIDTH == OD_SEx_eDRAM
OD_SF2 = (OD_RAM TOUCH EDGE OD_SF1) NOT COIN INSIDE EDGE OD_SF1
OD_SF3 = EXPAND EDGE OD_SF2 INSIDE BY OD_SEy_eDRAM
OD_NSF = (OD NOT OD_SF1) NOT OD_SF3
OD_DMY = (OD_RAM NOT INTERACT CO) NOT INTERACT SNCT
RAM_OD = OD NOT OUTSIDE RAM1TDMY
RAM_POLY = POLY NOT OUTSIDE RAM1TDMY
RAM_GATE_W = GATE_W INSIDE EDGE RAM1TDMY
RAM_GATE = GATE INSIDE RAM1TDMY
#IFDEF P3_SEALRING
#IFDEF P3R_SEALRING
OPTION.SEALRING.ERROR1 {bracket}
#ENDIF
#ENDIF
#IFDEF P3_SEALRING
#IFDEF P4_SEALRING
OPTION.SEALRING.ERROR2 {bracket}
#ENDIF
#ENDIF
#IFDEF P3R_SEALRING
#IFDEF P4_SEALRING
OPTION.SEALRING.ERROR3 {bracket}
#ENDIF
#ENDIF
#IFDEF WITH_SEALRING
#IFNDEF FULL_CHIP
OPTION.SEALRING.ERROR4 {bracket}
#ENDIF
#ENDIF
#IFDEF P3_SEALRING
#IFNDEF WITH_SEALRING
OPTION.SEALRING.ERROR5 {bracket}
#ENDIF
#ENDIF
#IFDEF P3R_SEALRING
#IFNDEF WITH_SEALRING
OPTION.SEALRING.ERROR6 {bracket}
#ENDIF
#ENDIF
#IFDEF P4_SEALRING
#IFNDEF WITH_SEALRING
OPTION.SEALRING.ERROR7 {bracket}
#ENDIF
#ENDIF
#IFDEF COMPATIBLE_MODE
#IFDEF HALF_NODE
OPTION.COMPATIBLE_MODE.WARNING {bracket}
#ENDIF
#IFDEF GS
OPTION.COMPATIBLE_MODE.ERROR {bracket}
#ENDIF
#ENDIF
#IFDEF GS
3.3V_IO.WARN1{bracket}
DCO.WARN {bracket}
5V_HVMOS.WARN {bracket}
#ELSE
#IFNDEF HALF_NODE
3.3V_IO.WARN2{bracket}
OD18_15.WARN{bracket}
#ENDIF
OD12.WARN{bracket}
#ENDIF
#IFDEF OLD_SEALRING
SEALRING.WARN1{bracket}
#ENDIF
#IFDEF P4_SEALRING
SEALRING.WARN2{bracket}
#ENDIF
M11_VIA10.WARN {bracket}
#IFNDEF DFM_ONLY
G.1.DNWi {bracket}
G.1.NWi {bracket}
G.1.OD12i {bracket}
G.1.OD18i {bracket}
G.1.OD1815 {bracket}
G.1.OD25i {bracket}
G.1.OD2533 {bracket}
G.1.OD2518 {bracket}
G.1.OD25_LK {bracket}
G.1.OD33i {bracket}
G.1.ODDECAP {bracket}
G.1.PPi {bracket}
G.1.NPi {bracket}
G.1.HVD_N {bracket}
G.1.HVD_P {bracket}
G.1.CBi {bracket}
G.1.CB2Wi {bracket}
G.1.RPOi {bracket}
G.1.NTNi {bracket}
G.1.LPP_NTNi {bracket}
G.1.LPP_NTN_21i {bracket}
G.1.LPP_NTN_DPOi {bracket}
G.1.LPP_NTN_120i {bracket}
G.1.POFUSE {bracket}
G.1.FUSELINK {bracket}
G.1.PM1i {bracket}
G.1.PM2i {bracket}
G.1.SEALRING_ORI {bracket}
G.1.SEALRING_DB {bracket}
G.1.SEALRING_ALL {bracket}
G.1.VTHNi {bracket}
G.1.VTHPi {bracket}
G.1.VTLNi {bracket}
G.1.VTLPi {bracket}
G.1.VTULNi {bracket}
G.1.VTULPi {bracket}
G.1.VTLN18 {bracket}
G.1.CBDB {bracket}
G.1.UBMB {bracket}
G.1.RH {bracket}
G.1.ESDIMP {bracket}
G.1.VARi {bracket}
G.1.DVAR {bracket}
G.1.APi {bracket}
G.1.Cu_PPIi {bracket}
G.1.AP_BSL {bracket}
G.1.AP_BSP {bracket}
G.1.CBMi {bracket}
G.1.CTMi {bracket}
G.1.RVi {bracket}
G.1.RV_BSL {bracket}
G.1.DCOi {bracket}
G.1.LMARK {bracket}
G.1.SRM {bracket}
G.1.SRMN {bracket}
G.1.SRMP {bracket}
G.1.SRMRP {bracket}
G.1.NPreDOSRM {bracket}
G.1.ROM {bracket}
G.1.SRM_HS {bracket}
G.1.SRAMDMY {bracket}
G.1.SRAMDMY_PAS {bracket}
G.1.SRAMDMY_PERI_LP {bracket}
G.1.SRAMDMY_PERI_G {bracket}
G.1.CO2 {bracket}
G.1.DPSRM {bracket}
G.1.PRSRM {bracket}
G.1.SRMLOP12 {bracket}
G.1.SRMLOP13 {bracket}
G.1.SRMLOP14 {bracket}
G.1.LVLOP {bracket}
G.1.HCDPLOP {bracket}
G.1.TPLOP_8T {bracket}
G.1.TPLOP_10T {bracket}
G.1.RAM1TDMY {bracket}
G.1.OD1T {bracket}
G.1.OD1TH {bracket}
G.1.OD1TM {bracket}
G.1.OD1T_WLD {bracket}
G.1.OD1T_MOSCAP {bracket}
G.1.OD1T_CP {bracket}
G.1.OD1T_20 {bracket}
G.1.OD1T_18 {bracket}
G.1.OD1T_16 {bracket}
G.1.CLDD {bracket}
G.1.EDRAM_DECAP {bracket}
G.1.SNCT {bracket}
G.1.LDDBLK {bracket}
G.1.CDUDMY {bracket}
G.1.TCDDMY {bracket}
G.1.TCDDMY_H {bracket}
G.1.TCDDMY_V {bracket}
G.1.ICOVL {bracket}
G.1.LOGO {bracket}
G.1.TLDMY {bracket}
G.1.DIODMY {bracket}
G.1.RFDMY {bracket}
G.1.RFIPDMY {bracket}
G.1.LUPWDMY {bracket}
G.1.M1i {bracket}
G.1.DM1_O {bracket}
G.1.DUM1 {bracket}
G.1.M2i {bracket}
G.1.DM2_O {bracket}
G.1.DUM2 {bracket}
G.1.M3i {bracket}
G.1.DM3_O {bracket}
G.1.DUM3 {bracket}
G.1.M4i {bracket}
G.1.DM4_O {bracket}
G.1.DUM4 {bracket}
G.1.M5i {bracket}
G.1.DM5_O {bracket}
G.1.DUM5 {bracket}
G.1.M6i {bracket}
G.1.DM6_O {bracket}
G.1.DUM6 {bracket}
G.1.M7i {bracket}
G.1.DM7_O {bracket}
G.1.DUM7 {bracket}
G.1.M8i {bracket}
G.1.DM8_O {bracket}
G.1.DUM8 {bracket}
G.1.M9_OLD {bracket}
G.1.M9_NEW {bracket}
G.1.DUM9_OLD {bracket}
G.1.DUM9_NEW {bracket}
G.1.M10_OLD {bracket}
G.1.M10_NEW {bracket}
G.1.DUM10_OLD {bracket}
G.1.DUM10_NEW {bracket}
G.1.VIA1i {bracket}
G.1.DVIA1 {bracket}
G.1.VIA2i {bracket}
G.1.DVIA2 {bracket}
G.1.VIA3i {bracket}
G.1.DVIA3 {bracket}
G.1.VIA4i {bracket}
G.1.DVIA4 {bracket}
G.1.VIA5i {bracket}
G.1.DVIA5 {bracket}
G.1.VIA6i {bracket}
G.1.DVIA6 {bracket}
G.1.VIA7i {bracket}
G.1.DVIA7 {bracket}
G.1.VIA8_OLD {bracket}
G.1.VIA8_NEW {bracket}
G.1.VIA9_OLD {bracket}
G.1.VIA9_NEW {bracket}
G.1.DOD {bracket}
G.1.SRDOD {bracket}
G.1.DPO {bracket}
G.1.SRDPO {bracket}
G.1.mVTLi {bracket}
G.1.BJTDMY {bracket}
G.1.POS1 {bracket}
G.1.POS2 {bracket}
G.1.POS_OTHERS {bracket}
G.1.CO {bracket}
G.1.PO {bracket}
G.1.OD {bracket}
G.1.CBD {bracket}
G.1.CB2F {bracket}
G.1.PM {bracket}
G.2.DNWi {bracket}
G.2.NWi {bracket}
G.2.OD12i {bracket}
G.2.OD18i {bracket}
G.2.OD1815 {bracket}
G.2.OD25i {bracket}
G.2.OD2533 {bracket}
G.2.OD2518 {bracket}
G.2.OD25_LK {bracket}
G.2.OD33i {bracket}
G.2.ODDECAP {bracket}
G.2.PPi {bracket}
G.2.NPi {bracket}
G.2.HVD_N {bracket}
G.2.HVD_P {bracket}
G.2.COi {bracket}
G.2.COPUSH {bracket}
G.2.COiSRAM {bracket}
G.2.CBi {bracket}
G.2.CB2Wi {bracket}
G.2.RPOi {bracket}
G.2.NTNi {bracket}
G.2.LPP_NTNi {bracket}
G.2.LPP_NTN_21i {bracket}
G.2.LPP_NTN_DPOi {bracket}
G.2.LPP_NTN_120i {bracket}
G.2.POFUSE {bracket}
G.2.FUSELINK {bracket}
G.2.PM1i {bracket}
G.2.PM2i {bracket}
G.2.SEALRING_ORI {bracket}
G.2.SEALRING_DB {bracket}
G.2.SEALRING_ALL {bracket}
G.2.VTHNi {bracket}
G.2.VTHPi {bracket}
G.2.VTLNi {bracket}
G.2.VTLPi {bracket}
G.2.VTULNi {bracket}
G.2.VTULPi {bracket}
G.2.VTLN18 {bracket}
G.2.CBDB {bracket}
G.2.UBMB {bracket}
G.2.RH {bracket}
G.2.ESDIMP {bracket}
G.2.VARi {bracket}
G.2.DVAR {bracket}
G.2.APi {bracket}
G.2.Cu_PPIi {bracket}
G.2.AP_BSL {bracket}
G.2.AP_BSP {bracket}
G.2.CBMi {bracket}
G.2.CTMi {bracket}
G.2.RVi {bracket}
G.2.RV_BSL {bracket}
G.2.DCOi {bracket}
G.2.SRM {bracket}
G.2.SRMN {bracket}
G.2.SRMP {bracket}
G.2.SRMRP {bracket}
G.2.NPreDOSRM {bracket}
G.2.ROM {bracket}
G.2.SRM_HS {bracket}
G.2.SRAMDMY {bracket}
G.2.SRAMDMY_PAS {bracket}
G.2.SRAMDMY_PERI_LP {bracket}
G.2.SRAMDMY_PERI_G {bracket}
G.2.CO2 {bracket}
G.2.DPSRM {bracket}
G.2.PRSRM {bracket}
G.2.SRMLOP12 {bracket}
G.2.SRMLOP13 {bracket}
G.2.SRMLOP14 {bracket}
G.2.LVLOP {bracket}
G.2.HCDPLOP {bracket}
G.2.TPLOP_8T {bracket}
G.2.TPLOP_10T {bracket}
G.2.RAM1TDMY {bracket}
G.2.OD1T {bracket}
G.2.OD1TH {bracket}
G.2.OD1TM {bracket}
G.2.OD1T_WLD {bracket}
G.2.OD1T_MOSCAP {bracket}
G.2.OD1T_CP {bracket}
G.2.OD1T_20 {bracket}
G.2.OD1T_18 {bracket}
G.2.OD1T_16 {bracket}
G.2.CLDD {bracket}
G.2.EDRAM_DECAP {bracket}
G.2.SNCT {bracket}
G.2.CROWN {bracket}
G.2.P3 {bracket}
G.2.LDDBLK {bracket}
G.2.CDUDMY {bracket}
G.2.TCDDMY {bracket}
G.2.TCDDMY_H {bracket}
G.2.TCDDMY_V {bracket}
G.2.ICOVL {bracket}
G.2.LOGO {bracket}
G.2.TLDMY {bracket}
G.2.DIODMY {bracket}
G.2.RFDMY {bracket}
G.2.RFIPDMY {bracket}
G.2.LUPWDMY {bracket}
G.2.M1i {bracket}
G.2.DM1_O {bracket}
G.2.DUM1 {bracket}
G.2.M2i {bracket}
G.2.DM2_O {bracket}
G.2.DUM2 {bracket}
G.2.M3i {bracket}
G.2.DM3_O {bracket}
G.2.DUM3 {bracket}
G.2.M4i {bracket}
G.2.DM4_O {bracket}
G.2.DUM4 {bracket}
G.2.M5i {bracket}
G.2.DM5_O {bracket}
G.2.DUM5 {bracket}
G.2.M6i {bracket}
G.2.DM6_O {bracket}
G.2.DUM6 {bracket}
G.2.M7i {bracket}
G.2.DM7_O {bracket}
G.2.DUM7 {bracket}
G.2.M8i {bracket}
G.2.DM8_O {bracket}
G.2.DUM8 {bracket}
G.2.M9_OLD {bracket}
G.2.M9_NEW {bracket}
G.2.DUM9_OLD {bracket}
G.2.DUM9_NEW {bracket}
G.2.M10_OLD {bracket}
G.2.M10_NEW {bracket}
G.2.DUM10_OLD {bracket}
G.2.DUM10_NEW {bracket}
G.2.VIA1i {bracket}
G.2.DVIA1 {bracket}
G.2.VIA2i {bracket}
G.2.DVIA2 {bracket}
G.2.VIA3i {bracket}
G.2.DVIA3 {bracket}
G.2.VIA4i {bracket}
G.2.DVIA4 {bracket}
G.2.VIA5i {bracket}
G.2.DVIA5 {bracket}
G.2.VIA6i {bracket}
G.2.DVIA6 {bracket}
G.2.VIA7i {bracket}
G.2.DVIA7 {bracket}
G.2.VIA8_OLD {bracket}
G.2.VIA8_NEW {bracket}
G.2.VIA9_OLD {bracket}
G.2.VIA9_NEW {bracket}
G.2.ODi {bracket}
G.2.ODiRFDRAIN {bracket}
G.2.ODiSRAM {bracket}
G.2.DOD {bracket}
G.2.SRDOD {bracket}
G.2.POi {bracket}
G.2.POiSRAM {bracket}
G.2.DPO {bracket}
G.2.SRDPO {bracket}
G.2.mVTLi {bracket}
G.2.BJTDMY {bracket}
G.2.POS1 {bracket}
G.2.POS2 {bracket}
G.2.POS_OTHERS {bracket}
G.2.CBD {bracket}
G.2.CB2F {bracket}
G.2.PM {bracket}
G.3.DNWi {bracket}
G.3.NWi {bracket}
G.3.OD12i {bracket}
G.3.OD18i {bracket}
G.3.OD1815 {bracket}
G.3.OD25i {bracket}
G.3.OD2533 {bracket}
G.3.OD2518 {bracket}
G.3.OD25_LK {bracket}
G.3.OD33i {bracket}
G.3.ODDECAP {bracket}
G.3.PPi {bracket}
G.3.NPi {bracket}
G.3.HVD_N {bracket}
G.3.HVD_P {bracket}
G.3.COi {bracket}
G.3.COPUSH {bracket}
G.3.COiSRAM {bracket}
G.3.CBi {bracket}
G.3.CB2Wi {bracket}
G.3.RPOi {bracket}
G.3.NTNi {bracket}
G.3.LPP_NTNi {bracket}
G.3.LPP_NTN_21i {bracket}
G.3.LPP_NTN_DPOi {bracket}
G.3.LPP_NTN_120i {bracket}
G.3.POFUSE {bracket}
G.3.FUSELINK {bracket}
G.3.PM1i {bracket}
G.3.PM2i {bracket}
G.3.SEALRING_ORI {bracket}
G.3.SEALRING_DB {bracket}
G.3.SEALRING_ALL {bracket}
G.3.VTHNi {bracket}
G.3.VTHPi {bracket}
G.3.VTLNi {bracket}
G.3.VTLPi {bracket}
G.3.VTULNi {bracket}
G.3.VTULPi {bracket}
G.3.VTLN18 {bracket}
G.3.CBDB {bracket}
G.3.UBMB {bracket}
G.3.RH {bracket}
G.3.ESDIMP {bracket}
G.3.VARi {bracket}
G.3.DVAR {bracket}
G.3.APi {bracket}
G.3.Cu_PPIi {bracket}
G.3.AP_BSL {bracket}
G.3.AP_BSP {bracket}
G.3.CBMi {bracket}
G.3.CTMi {bracket}
G.3.RVi {bracket}
G.3.RV_BSL {bracket}
G.3.DCOi {bracket}
G.3.SRM {bracket}
G.3.SRMN {bracket}
G.3.SRMP {bracket}
G.3.SRMRP {bracket}
G.3.NPreDOSRM {bracket}
G.3.ROM {bracket}
G.3.SRM_HS {bracket}
G.3.SRAMDMY {bracket}
G.3.SRAMDMY_PAS {bracket}
G.3.SRAMDMY_PERI_LP {bracket}
G.3.SRAMDMY_PERI_G {bracket}
G.3.CO2 {bracket}
G.3.DPSRM {bracket}
G.3.PRSRM {bracket}
G.3.SRMLOP12 {bracket}
G.3.SRMLOP13 {bracket}
G.3.SRMLOP14 {bracket}
G.3.LVLOP {bracket}
G.3.HCDPLOP {bracket}
G.3.TPLOP_8T {bracket}
G.3.TPLOP_10T {bracket}
G.3.RAM1TDMY {bracket}
G.3.OD1T {bracket}
G.3.OD1TH {bracket}
G.3.OD1TM {bracket}
G.3.OD1T_WLD {bracket}
G.3.OD1T_MOSCAP {bracket}
G.3.OD1T_CP {bracket}
G.3.OD1T_20 {bracket}
G.3.OD1T_18 {bracket}
G.3.OD1T_16 {bracket}
G.3.CLDD {bracket}
G.3.EDRAM_DECAP {bracket}
G.3.SNCT {bracket}
G.3.CROWN {bracket}
G.3.P3 {bracket}
G.3.LDDBLK {bracket}
G.3.CDUDMY {bracket}
G.3.TCDDMY {bracket}
G.3.TCDDMY_H {bracket}
G.3.TCDDMY_V {bracket}
G.3.ICOVL {bracket}
G.3.LOGO {bracket}
G.3.TLDMY {bracket}
G.3.DIODMY {bracket}
G.3.RFDMY {bracket}
G.3.RFIPDMY {bracket}
G.3.LUPWDMY {bracket}
G.3.M1i {bracket}
G.3.DM1_O {bracket}
G.3.DUM1 {bracket}
G.3.M2i {bracket}
G.3.DM2_O {bracket}
G.3.DUM2 {bracket}
G.3.M3i {bracket}
G.3.DM3_O {bracket}
G.3.DUM3 {bracket}
G.3.M4i {bracket}
G.3.DM4_O {bracket}
G.3.DUM4 {bracket}
G.3.M5i {bracket}
G.3.DM5_O {bracket}
G.3.DUM5 {bracket}
G.3.M6i {bracket}
G.3.DM6_O {bracket}
G.3.DUM6 {bracket}
G.3.M7i {bracket}
G.3.DM7_O {bracket}
G.3.DUM7 {bracket}
G.3.M8i {bracket}
G.3.DM8_O {bracket}
G.3.DUM8 {bracket}
G.3.M9_OLD {bracket}
G.3.M9_NEW {bracket}
G.3.DUM9_OLD {bracket}
G.3.DUM9_NEW {bracket}
G.3.M10_OLD {bracket}
G.3.M10_NEW {bracket}
G.3.DUM10_OLD {bracket}
G.3.DUM10_NEW {bracket}
G.3.VIA1i {bracket}
G.3.DVIA1 {bracket}
G.3.VIA2i {bracket}
G.3.DVIA2 {bracket}
G.3.VIA3i {bracket}
G.3.DVIA3 {bracket}
G.3.VIA4i {bracket}
G.3.DVIA4 {bracket}
G.3.VIA5i {bracket}
G.3.DVIA5 {bracket}
G.3.VIA6i {bracket}
G.3.DVIA6 {bracket}
G.3.VIA7i {bracket}
G.3.DVIA7 {bracket}
G.3.VIA8_OLD {bracket}
G.3.VIA8_NEW {bracket}
G.3.VIA9_OLD {bracket}
G.3.VIA9_NEW {bracket}
G.3.ODi {bracket}
G.3.ODiRFDRAIN {bracket}
G.3.ODiSRAM {bracket}
G.3.DOD {bracket}
G.3.SRDOD {bracket}
G.3.POi {bracket}
G.3.POiSRAM {bracket}
G.3.DPO {bracket}
G.3.SRDPO {bracket}
G.3.mVTLi {bracket}
G.3.BJTDMY {bracket}
G.3.POS1 {bracket}
G.3.POS2 {bracket}
G.3.POS_OTHERS {bracket}
G.3.PMi {bracket}
G.3.CBDi {bracket}
G.3.CB2Fi {bracket}
G.4.PPi {bracket}
G.4.NPi {bracket}
G.4.ODi {bracket}
G.4.POi {bracket}
G.4.VTHNi {bracket}
G.4.VTHPi {bracket}
G.4.VTLNi {bracket}
G.4.VTLPi {bracket}
G.4.M1i {bracket}
G.4.SRDOD {bracket}
G.4.SRDPO {bracket}
G.4.M2i {bracket}
G.4.M3i {bracket}
G.4.M4i {bracket}
G.4.M5i {bracket}
G.4.M6i {bracket}
G.4.M7i {bracket}
G.4.M8i {bracket}
USER_GUIDE.M1 {bracket}
USER_GUIDE.M2 {bracket}
USER_GUIDE.M3 {bracket}
USER_GUIDE.M4 {bracket}
USER_GUIDE.M5 {bracket}
USER_GUIDE.M6 {bracket}
USER_GUIDE.M7 {bracket}
USER_GUIDE.M8 {bracket}
USER_GUIDE.M9 {bracket}
USER_GUIDE.M10 {bracket}
USER_GUIDE.VIA1 {bracket}
USER_GUIDE.VIA2 {bracket}
USER_GUIDE.VIA3 {bracket}
USER_GUIDE.VIA4 {bracket}
USER_GUIDE.VIA5 {bracket}
USER_GUIDE.VIA6 {bracket}
USER_GUIDE.VIA7 {bracket}
USER_GUIDE.VIA8 {bracket}
USER_GUIDE.VIA9 {bracket}
#IFDEF DATATYPE_WARNING
NW_DATATYPE.WARNING {bracket}
OD_DATATYPE.WARNING1 {bracket}
OD_DATATYPE.WARNING2 {bracket}
OD_DATATYPE.WARNING3 {bracket}
PO_DATATYPE.WARNING1 {bracket}
PO_DATATYPE.WARNING2 {bracket}
CO_DATATYPE.WARNING1 {bracket}
CO_DATATYPE.WARNING2 {bracket}
#ENDIF
#IFDEF FRONT_END
NW2V = NWEL AND OD2
NW1V = NWEL NOT OD2
NW.W.1 {bracket}
NW.S.1 {bracket}
NW.S.2 {bracket}
NW.S.3 {bracket}
NW.S.4 {bracket}
#IFDEF NW_SUGGESTED
SUGGESTED.NW.S.3_NW.S.4 {bracket}
#ENDIF
NW.S.5 {bracket}
NW.S.6 {bracket}
NW.S.6.1 {bracket}
NW.S.7 {bracket}
NW.EN.1 {bracket}
NW.EN.2 {bracket}
NW.EN.2.1 {bracket}
NW.EN.3 {bracket}
NW.A.1 {bracket}
NW.A.2 {bracket}
NWROD.W.1 {bracket}
NWROD.S.1 {bracket}
NWROD.S.2 {bracket}
NWROD.EN.1 {bracket}
NWROD.EN.2 {bracket}
NWROD.O.1 {bracket}
NWROD.O.2 {bracket}
NWROD.R.4 {bracket}
NWROD.R.5 {bracket}
NWROD.R.6 {bracket}
NWROD.R.7 {bracket}
NWRSTI.EN.1 {bracket}
NWRSTI.EN.2 {bracket}
NWRSTI.EX.1 {bracket}
NWRSTI.O.1 {bracket}
NTN_OD      = NTN AND OD
NTN_PO      = NTN AND POLY
NTN_GATE_W  = NTN_PO INSIDE EDGE NTN_OD
NTN_2533V_GATE_W = NTN_GATE_W INSIDE EDGE (((OD25 OR OD33) NOT OD2533) NOT OD2518)
NTN_18V_GATE_W   = NTN_GATE_W INSIDE EDGE OD18
NT_N.W.1 {bracket}
NT_N.W.2 {bracket}
NT_N.W.3 {bracket}
NT_N.W.4 {bracket}
NT_N.W.5 {bracket}
NT_N.S.1 {bracket}
NTN_exc_ind = COPY NTN
NT_N.S.2 {bracket}
NT_N.S.3 {bracket}
NT_N.EN.1 {bracket}
NT_N.EX.1 {bracket}
NT_N.A.1 {bracket}
NT_N.A.2 {bracket}
NT_N.R.1 {bracket}
NT_N.R.3 {bracket}
NT_N.R.2 {bracket}
DNW.W.1 {bracket}
DNW.S.1 {bracket}
DNW.S.2 {bracket}
DNW.S.3 {bracket}
RW   = PWEL INSIDE DNW
RW1V = RW OUTSIDE OD2
RW2V = RW NOT OUTSIDE OD2
RW1V_NODAL = STAMP RW1V BY RWi
RW2V_NODAL = STAMP RW2V BY RWi
PWELx = PWEL NOT INSIDE DNW
PWEL_NODAL = STAMP PWELx BY PWELi
DNW.S.4 {bracket}
DNW.S.5 {bracket}
DNW.EN.3 {bracket}
DNW.O.1 {bracket}
DNW.R.5 {bracket}
OD.W.1 {bracket}
ODW2_NOTCHECK = SRAM_REGION OR RAM1TDMY
OD.W.2 {bracket}
ODW2x_NOTCHECK = (((LOGO OR VAR) OR NTN) OR TCDDMY) OR SRESD
#IFDEF GS
ODW21_LV_GATE_W_C =  (LV_GATE_W NOT INSIDE EDGE ODW2x_NOTCHECK) INSIDE EDGE NP
#ELSE
ODW21_LV_GATE_W_C =  ((LV_GATE_W NOT INSIDE EDGE ODW2x_NOTCHECK) INSIDE EDGE NP) INSIDE EDGE DCO
#ENDIF
OD.W.2.1 {bracket}
#IFDEF GS
OD.W.2.2 {bracket}
#ENDIF
OD.W.3 {bracket}
OD_EDGE_45 = OD ANGLE == 45
OD.W.4 {bracket}
OD.S.1 {bracket}
HV_OD_E = OD INSIDE EDGE OD2
OD.S.2 {bracket}
Wide_OD_0.12 = OD WITH WIDTH > OD_S_3_W
OD.S.3 {bracket}
OD.S.3.1 {bracket}
OD.S.4 {bracket}
OD.S.5 {bracket}
OD.A.1 {bracket}
OD.A.2 {bracket}
OD.A.3 {bracket}
OD.A.4 {bracket}
#IFDEF GS
CORE_PACT = PACTi NOT OD2
ODRX = (SIZE ((SIZE GATEi BY OD_A_5_S1-OD_A_5_S2) AND CORE_PACT) BY OD_A_5_S2) AND CORE_PACT
CONNECT ODRX
OD.A.5 {bracket}
#ENDIF
OD.L.1 {bracket}
OD.L.2 {bracket}
OD.R.1 {bracket}
DOD.W.1 {bracket}
DOD.S.1 {bracket}
DOD.S.2 {bracket}
DOD.S.3 {bracket}
DOD.S.5 {bracket}
DOD.S.8 {bracket}
DOD.S.10 {bracket}
DOD.EN.1 {bracket}
#IFDEF FULL_CHIP
DOD.EN.2 {bracket}
DOD.R.1 {bracket}
#ENDIF
DOD.R.3 {bracket}
#IFDEF FULL_CHIP
OD.DN.1 {bracket}
OD.DN.1.1 {bracket}
#ENDIF
OD_EXC = NWDMY OR DEN_EXC_LOW
ODx = ALL_OD NOT OD_EXC
CHIP_NOT_ODEXC = CHIP NOT OD_EXC
#IFDEF CHECK_LOW_DENSITY
OD.DN.2 {bracket}
#ENDIF
OD.DN.2.2 {bracket}
ODx_MAX_CORE = ODx NOT OD2
CHIP_MAX_CORE = CHIP_NOT_ODEXC NOT OD2
OD.DN.2.1 {bracket}
CHIP_ODBLK = CHIP_NOT_ODEXC AND ODBLK
OD_ODBLK = ODx AND ODBLK
CHIP_ODBLKx = COPY CHIP_ODBLK
OD.DN.3 {bracket}
OD.DN.3.2 {bracket}
ODx_MAX_CORE_ODBLK = OD_ODBLK NOT OD2
CHIP_MAX_CORE_ODBLK = CHIP_ODBLK NOT OD2
OD.DN.3.1 {bracket}
SR_DOD.W.1 {bracket}
SR_DOD.W.2 {bracket}
SR_DOD.S.1 {bracket}
SR_DOD.S.1.1 {bracket}
SR_DOD.S.2 {bracket}
SR_DOD.S.3 {bracket}
SR_DOD.S.4 {bracket}
SR_DOD.S.7 {bracket}
SR_DOD.S.8 {bracket}
SR_DOD.S.9 {bracket}
SR_DOD.S.10 {bracket}
SR_DOD.S.11 {bracket}
SR_DOD.EN.1 {bracket}
#IFDEF FULL_CHIP
SR_DOD.EN.2 {bracket}
#ENDIF
SR_DOD.A.1 {bracket}
SR_DOD.L.1 {bracket}
SR_DOD.L.2 {bracket}
SR_DOD.R.1 {bracket}
SR_DOD.R.2 {bracket}
SR_DOD.R.3 {bracket}
OD2.W.1 {bracket}
OD2.W.2 {bracket}
OD2.S.1 {bracket}
OD2.S.2 {bracket}
OD2.S.3 {bracket}
OD2.S.4 {bracket}
OD2.S.5 {bracket}
OD2.S.6 {bracket}
OD2.S.7 {bracket}
OD2.EN.1 {bracket}
OD2.EX.1 {bracket}
OD2.EX.2 {bracket}
OD2.EX.3 {bracket}
OD2.O.1 {bracket}
OD2.R.1 {bracket}
DCO.W.1 {bracket}
DCO.W.2 {bracket}
DCO.S.1 {bracket}
DCO.S.2 {bracket}
DCO.S.3__DCO.S.4 {bracket}
DCO.S.5 {bracket}
DCO.S.6 {bracket}
DCO.S.8 {bracket}
DCO.S.9 {bracket}
DCO.S.10 {bracket}
DCO.EN.1__DCO.EN.2 {bracket}
DCO.EX.1 {bracket}
DCO.EX.2 {bracket}
DCO.EX.3 {bracket}
DCO.A.1 {bracket}
DCO.A.2 {bracket}
DCO.O.1 {bracket}
DCO.R.2 {bracket}
DCO.R.3 {bracket}
OD12_OA1 = INT OD12s < OD12_W_1 ABUT < 90 REGION PROJ==0
OD12_OB1 = OD12s NOT (EXPAND EDGE OD12s INSIDE BY OD12_R_4/2)
OD12_OB2 = OD12s NOT (EXPAND EDGE OD12s INSIDE BY OD12_R_4)
OD12_OC1 = EXT OD12_OB1 < GRID SINGULAR INTERSECTING ONLY REGION
OD12_OC2 = EXT OD12_OB2 < GRID SINGULAR INTERSECTING ONLY REGION
OD12_O = OD12_OA1 ENCLOSE (OD12_OC1 OR OD12_OC2)
OD12_SA1 = EXT OD12s < OD12_S_1 ABUT < 90 REGION PROJ==0
OD12_SB1 = OD12s OR (EXPAND EDGE OD12s OUTSIDE BY OD12_R_4/2)
OD12_SB2 = OD12s OR (EXPAND EDGE OD12s OUTSIDE BY OD12_R_4)
OD12_SC1 = EXT OD12_SB1 < GRID SINGULAR INTERSECTING ONLY REGION
OD12_SC2 = EXT OD12_SB2 < GRID SINGULAR INTERSECTING ONLY REGION
OD12_S = OD12_SA1 ENCLOSE (OD12_SC1 OR OD12_SC2)
OD12_P = EXT OD12s < OD12_S_1 SINGULAR INTERSECTING ONLY REGION
OD_12.W.1 {bracket}
OD_12.W.3 {bracket}
OD_12.S.1 {bracket}
OD_12.S.2 {bracket}
OD_12.S.3_4 {bracket}
OD_12.S.6 {bracket}
OD_12.EN.1_2 {bracket}
OD_12.EX.3 {bracket}
OD_12.A.1 {bracket}
OD_12.A.2 {bracket}
OD_12.R.2 {bracket}
OD_12.R.3 {bracket}
18_15V_GATE_W = 18V_GATE_W INSIDE EDGE OD1815
OD18_15.W.1 {bracket}
OD18_15.R.1 {bracket}
OD18_15.R.2 {bracket}
25_33V_GATE_W = 25V_GATE_W INSIDE EDGE OD2533
OD25_33.W.1 {bracket}
OD25_33.W.2 {bracket}
OD25_33.W.3 {bracket}
OD25_33.R.1 {bracket}
25_18V_GATE_W = 25V_GATE_W INSIDE EDGE OD2518
OD25_18.W.1 {bracket}
#IFDEF GS
OD25_18.W.1GS {bracket}
#ENDIF
OD25_18.W.2 {bracket}
OD25_18.R.1 {bracket}
PO.W.1 {bracket}
PO.W.2 {bracket}
PO.W.3 {bracket}
PO.W.4 {bracket}
PO_EDGE_45 = POLY ANGLE == 45
#IFDEF GS
PO.W.6 {bracket}
#ENDIF
PO.W.7 {bracket}
#IFNDEF GS
PO.W.8 {bracket}
#ENDIF
PO.S.1 {bracket}
PO.S.3 {bracket}
PO.S.4 {bracket}
PO.S.4.1 {bracket}
PO.S.6 {bracket}
PO.S.6.1 {bracket}
PO.S.7 {bracket}
PO.S.9 {bracket}
PO.S.10 {bracket}
PO.S.15 {bracket}
PO.S.16 {bracket}
PO.EX.1 {bracket}
PO.EX.2 {bracket}
PO.EX.3 {bracket}
PO.L.1 {bracket}
PO.A.1 {bracket}
PO.A.2 {bracket}
PO.A.3 {bracket}
PO.A.4 {bracket}
#IFDEF FULL_CHIP
PO.DN.1 {bracket}
PO.DN.1.1 {bracket}
#ENDIF
ALL_POD = ALL_OD OR ALL_POLY
PODEXC  = ((ODBLK OR POBLK) OR NWDMY) OR DEN_EXC_LOW
#IFDEF CHECK_LOW_DENSITY
PO.DN.2 {bracket}
#ENDIF
PODN3_POBLK = ((((POBLK NOT RFIP) NOT TCDDMY) NOT ICOVL) NOT MOMDMY) NOT DEN_EXC_LOW
CHIP_POBLK = CHIP AND PODN3_POBLK
PO_POBLK = ALL_POLY AND PODN3_POBLK
PO.DN.3 {bracket}
PO.R.1 {bracket}
PO.R.4 {bracket}
POR7_REGION = (SRM OR SRAMDMY) NOT RAM1TDMY
POR7_GATE = (GATEi NOT OUTSIDE POR7_REGION) OUTSIDE RODMY
POR7_GATE_W = POi COIN INSIDE EDGE POR7_GATE
POR7_GATE_W_V = EXPAND EDGE (ANGLE POR7_GATE_W == 90) INSIDE BY GRID
POR7_GATE_W_H = EXPAND EDGE (ANGLE POR7_GATE_W == 0) INSIDE BY GRID
POR7_BAD = (CHIP INTERACT POR7_GATE_W_V) INTERACT POR7_GATE_W_H
PO.R.7_V {bracket}
PO.R.7_H {bracket}
PO.R.6 {bracket}
GATEu  = STAMP GATEi BY POu
NSDu_g = NSDu INTERACT POu
PSDu_g = PSDu INTERACT POu
Float_GATE = NET AREA RATIO GATEu PSTPu NSTPu PSDu_g NSDu_g CBu CB2Fu CB2Wu UBMu COu > 0
[!AREA(PSTPu)*!AREA(NSTPu)*!AREA(PSDu_g)*!AREA(NSDu_g)*!AREA(CBu)*!AREA(CB2Fu)*!AREA(CB2Wu)*!AREA(UBMu)+!AREA(COu)]
Float_NSD = NET AREA RATIO NSDu_g PSDu_g GATEu PSTPu NSTPu CBu CB2Fu CB2Wu UBMu > 0
[~(COUNT(NSDu_g)-1)*!AREA(PSDu_g)*!AREA(GATEu)*!AREA(PSTPu)*!AREA(NSTPu)*!AREA(CBu)*!AREA(CB2Fu)*!AREA(CB2Wu)*!AREA(UBMu)]
Float_PSD = NET AREA RATIO PSDu_g NSDu_g GATEu PSTPu NSTPu CBu CB2Fu CB2Wu UBMu > 0
[~(COUNT(PSDu_g)-1)*!AREA(NSDu_g)*!AREA(GATEu)*!AREA(PSTPu)*!AREA(NSTPu)*!AREA(CBu)*!AREA(CB2Fu)*!AREA(CB2Wu)*!AREA(UBMu)]
effective_NSD = NSDu_g NOT Float_NSD
effective_PSD = PSDu_g NOT Float_PSD
Float_NSD_a = Float_NSD NOT ((Float_NSD OR GATE) INTERACT effective_NSD > 1 BY NET)
Float_PSD_a = Float_PSD NOT ((Float_PSD OR GATE) INTERACT effective_PSD > 1 BY NET)
#IFDEF CHECK_FLOATING_GATE_BY_TEXT
IP_PIN_M1u_BY_TEXT = M1u WITH TEXT IP_PIN_TEXT M1_PIN_TEXT
IP_PIN_M2u_BY_TEXT = M2u WITH TEXT IP_PIN_TEXT M2_PIN_TEXT
IP_PIN_M3u_BY_TEXT = M3u WITH TEXT IP_PIN_TEXT M3_PIN_TEXT
IP_PIN_M4u_BY_TEXT = M4u WITH TEXT IP_PIN_TEXT M4_PIN_TEXT
IP_PIN_M5u_BY_TEXT = M5u WITH TEXT IP_PIN_TEXT M5_PIN_TEXT
IP_PIN_M6u_BY_TEXT = M6u WITH TEXT IP_PIN_TEXT M6_PIN_TEXT
IP_PIN_M7u_BY_TEXT = M7u WITH TEXT IP_PIN_TEXT M7_PIN_TEXT
IP_PIN_M8u_BY_TEXT = M8u WITH TEXT IP_PIN_TEXT M8_PIN_TEXT
IP_PIN_M9u_BY_TEXT = M9u WITH TEXT IP_PIN_TEXT M9_PIN_TEXT
IP_PIN_M10u_BY_TEXT = M10u WITH TEXT IP_PIN_TEXT M10_PIN_TEXT
IP_PIN_APu_BY_TEXT = APu WITH TEXT IP_PIN_TEXT AP_PIN_TEXT
IP_PIN_WAIVE = NET AREA RATIO GATEu OVER IP_PIN_M10u_BY_TEXT IP_PIN_M9u_BY_TEXT IP_PIN_M8u_BY_TEXT IP_PIN_M7u_BY_TEXT IP_PIN_M6u_BY_TEXT IP_PIN_M5u_BY_TEXT IP_PIN_M4u_BY_TEXT IP_PIN_M3u_BY_TEXT IP_PIN_M2u_BY_TEXT IP_PIN_M1u_BY_TEXT IP_PIN_APu_BY_TEXT > 0
Float_GATE_check = (Float_GATE NOT INTERACT (Float_NSD_a OR Float_PSD_a)) NOT INTERACT IP_PIN_WAIVE
#ELSE
Float_GATE_check = Float_GATE NOT INTERACT (Float_NSD_a OR Float_PSD_a)
#ENDIF
#IFDEF CHECK_FLOATING_GATE_BY_TEXT
#DEFINE CHECK_POR8
#ENDIF
#IFDEF FULL_CHIP
#DEFINE CHECK_POR8
#ENDIF
#IFDEF CHECK_POR8
Float_GATE_fail_n = Float_GATE_check INTERACT NSDu > 1 BY NET
Float_GATE_fail_p = Float_GATE_check INTERACT PSDu > 1 BY NET
PO.R.8 {bracket}
PO.R.8.SRAM {bracket}
#ENDIF
#IFDEF GS
WLD_POS2_WAIVE = COPY SRAMDMY_PERI_G
#ELSE
WLD_POS2_WAIVE = COPY EMPTYi
#ENDIF
POS2_GATEW = GATE_W NOT INSIDE EDGE WLD_POS2_WAIVE
POS2_CHECK = (INT [POS2_GATEW] < PO_S_2_W OPPOSITE) NOT INSIDE EDGE SRAM_REGION
#IFDEF GS
POS2_GOOD1 = TDDRC [ALL_POLY] SPACE == PO_S_2A EXCLUDE SHIELDED 4 OPPOSITE
POS2_GOOD2 = TDDRC [ALL_POLY] SPACE == PO_S_2B EXCLUDE SHIELDED 4 OPPOSITE
POS2_GOOD3 = TDDRC [ALL_POLY] SPACE == PO_S_2C EXCLUDE SHIELDED 4 OPPOSITE
POS2_BAD   = ((POS2_CHECK NOT COIN INSIDE EDGE POS2_GOOD1) NOT COIN INSIDE EDGE POS2_GOOD2) NOT COIN INSIDE EDGE POS2_GOOD3
#ELSE
POS2_GOOD1 = TDDRC [ALL_POLY] SPACE >= PO_S_2A <= PO_S_2B EXCLUDE SHIELDED 4 OPPOSITE
POS2_GOOD2 = TDDRC [ALL_POLY] SPACE == PO_S_2C EXCLUDE SHIELDED 4 OPPOSITE
POS2_BAD   = (POS2_CHECK NOT COIN INSIDE EDGE POS2_GOOD1) NOT COIN INSIDE EDGE POS2_GOOD2
#ENDIF
GATE_EXP   = EXPAND EDGE ( GATE_W TOUCH INSIDE EDGE POS2_BAD ) INSIDE BY GRID
CONNECT GATE_EXP
#IFDEF GS
PO.S.2 {bracket}
#ELSE
PO.S.2 {bracket}
#ENDIF
#IFNDEF FULL_CHIP
#IFDEF SKIP_POS2_BOUNDARY
DRC UNSELECT CHECK PO.S.2
#IFDEF GS
PO.S.2_SkipBoundary {bracket}
#ELSE
PO.S.2_SkipBoundary {bracket}
#ENDIF
#ENDIF
#ENDIF
PO.S.2.1 {bracket}
#IFDEF GS
PO.S.2.1.1__PO.EX.2.1 {bracket}
#ENDIF
SRDPO_EDGE_45 = SRDPO ANGLE == 45
SR_DPO.W.1 {bracket}
SR_DPO.W.2 {bracket}
SR_DPO.W.6 {bracket}
SR_DPO.S.1 {bracket}
SR_DPO.S.2 {bracket}
HV_DACT = DACT AND OD2
CONNECT HV_DACT
SR_DPO.S.3 {bracket}
SR_DPO.S.4 {bracket}
SR_DPO.S.9 {bracket}
SR_DPO.S.16 {bracket}
SR_DPO.S.17 {bracket}
SR_DPO.S.18 {bracket}
SR_DPO.S.19 {bracket}
SR_DPO.S.20 {bracket}
SR_DPO.EN.1 {bracket}
SR_DPO.EN.2 {bracket}
SR_DPO.EX.1 {bracket}
SR_DPO.EX.2 {bracket}
SR_DPO.L.2 {bracket}
SR_DPO.A.1 {bracket}
SR_DPO.A.2 {bracket}
SR_DPO.A.3 {bracket}
SR_DPO.A.4 {bracket}
SR_DPO.R.1 {bracket}
SR_DPO.R.4 {bracket}
SR_DPO.R.5 {bracket}
SR_DPO.R.6 {bracket}
DPO.W.1 {bracket}
DPO.S.1 {bracket}
DPO.S.2 {bracket}
DPO.S.3 {bracket}
DPO.S.9 {bracket}
#IFDEF FULL_CHIP
DPO.EN.1 {bracket}
DPO.R.1 {bracket}
#ENDIF
DPO.R.3 {bracket}
VARIABLE POS1_W_1  0.04
VARIABLE POS1_S_1  0.06
VARIABLE POS1_EN_1 0.04
VARIABLE POS1_EX_1 0.04
POS1.W.1 {bracket}
POS1.S.1 {bracket}
POS1.EN.1 {bracket}
POS1.EX.1 {bracket}
POS1.R.2 {bracket}
POS1.R.3 {bracket}
VARIABLE POS2_W_1  0.04
VARIABLE POS2_S_1  0.06
VARIABLE POS2_EN_1 0.04
VARIABLE POS2_EX_1 0.04
POS2.W.1 {bracket}
POS2.S.1 {bracket}
POS2.EN.1 {bracket}
POS2.EX.1 {bracket}
POS2.R.2 {bracket}
POS2.R.3 {bracket}
POSx.WARN {bracket}
PO_TCD = POi AND TCDDMY
OD_TCD = ODi AND TCDDMY
GATE_TCD = (PO_TCD AND OD_TCD) AND TCDDMY
GATE_L_TCD = GATE_L INSIDE EDGE TCDDMY
OLD_TCD = (TCDDMY NOT TCDDMY_H) NOT TCDDMY_V
NEW_TCD = TCDDMY_H OR TCDDMY_V
GATE_W_OLD_TCD = GATE_W INSIDE EDGE OLD_TCD
GATE_W_NEW_TCD = GATE_W INSIDE EDGE NEW_TCD
DTCD.W.1 {bracket}
DTCD.W.2 {bracket}
DTCD.W.3 {bracket}
DTCD.S.1 {bracket}
DTCD.R.1 {bracket}
DTCD.R.2 {bracket}
DTCD.W.1.1 {bracket}
DTCD.W.1.2 {bracket}
DTCD.W.2.1 {bracket}
DTCD.S.1.1 {bracket}
DTCD.S.1.2{bracket}
DTCD.R.4 {bracket}
NEW_DTCD_GATE_W_V = EXPAND EDGE (ANGLE GATE_W_NEW_TCD == 90) INSIDE BY 0.005
NEW_DTCD_GATE_W_H = EXPAND EDGE (ANGLE GATE_W_NEW_TCD == 0) INSIDE BY 0.005
NEW_DTCD_BAD = (CHIP INTERACT NEW_DTCD_GATE_W_V) INTERACT NEW_DTCD_GATE_W_H
#IFDEF CYBER_SHUTTLE
DTCD.R.5 {bracket}
#ENDIF
DTCD.R.6_V {bracket}
DTCD.R.6_H {bracket}
VTHN_R = COPY VTHNs
VTHN_A1 = INT VTHNs < VTHN_W_1 ABUT < 90 REGION PROJ==0
VTHN_B1 = VTHN_R NOT (EXPAND EDGE VTHN_R INSIDE BY VTHN_R_3/2)
VTHN_C1 = EXT VTHN_B1 < GRID SINGULAR INTERSECTING ONLY REGION
VTHN_D1 = VTHN_A1 ENCLOSE VTHN_C1
VTHN_A2 = EXT VTHNs < VTHN_S_1 ABUT < 90 REGION PROJ==0
VTHN_B2 = VTHN_R OR (EXPAND EDGE VTHN_R OUTSIDE BY VTHN_R_3/2)
VTHN_C2 = EXT VTHN_B2 < GRID SINGULAR INTERSECTING ONLY REGION
VTHN_D2  = VTHN_A2 ENCLOSE VTHN_C2
VTHN_P = EXT VTHN_R < VTHN_S_1 SINGULAR INTERSECTING ONLY REGION
VTH_N.W.1 {bracket}
VTH_N.S.1 {bracket}
VTH_N.S.2_VTH_N.S.2.1 {bracket}
VTH_N.S.3 {bracket}
VTH_N.EN.1_VTH_N.EN.2 {bracket}
VTH_N.A.1 {bracket}
VTH_N.A.2 {bracket}
VTH_N.R.1 {bracket}
VTH_N.L.1 {bracket}
VTHP_R = COPY VTHPs
VTHP_A1 = INT VTHPs < VTHP_W_1 ABUT < 90 REGION PROJ==0
VTHP_B1 = VTHP_R NOT (EXPAND EDGE VTHP_R INSIDE BY VTHP_R_3/2)
VTHP_C1 = EXT VTHP_B1 < GRID SINGULAR INTERSECTING ONLY REGION
VTHP_D1 = VTHP_A1 ENCLOSE VTHP_C1
VTHP_A2 = EXT VTHPs < VTHP_S_1 ABUT < 90 REGION PROJ==0
VTHP_B2 = VTHP_R OR (EXPAND EDGE VTHP_R OUTSIDE BY VTHP_R_3/2)
VTHP_C2 = EXT VTHP_B2 < GRID SINGULAR INTERSECTING ONLY REGION
VTHP_D2  = VTHP_A2 ENCLOSE VTHP_C2
VTHP_P = EXT VTHP_R < VTHP_S_1 SINGULAR INTERSECTING ONLY REGION
VTH_P.W.1 {bracket}
VTH_P.S.1 {bracket}
VTH_P.S.2_VTH_P.S.2.1 {bracket}
VTH_P.S.3 {bracket}
VTH_P.EN.1_VTH_P.EN.2 {bracket}
VTH_P.A.1 {bracket}
VTH_P.A.2 {bracket}
VTH_P.R.1 {bracket}
VTH_P.L.1 {bracket}
VTLN_R = COPY VTLNs
VTLN_A1 = INT VTLNs < VTLN_W_1 ABUT < 90 REGION PROJ==0
VTLN_B1 = VTLN_R NOT (EXPAND EDGE VTLN_R INSIDE BY VTLN_R_3/2)
VTLN_C1 = EXT VTLN_B1 < GRID SINGULAR INTERSECTING ONLY REGION
VTLN_D1 = VTLN_A1 ENCLOSE VTLN_C1
VTLN_A2 = EXT VTLNs < VTLN_S_1 ABUT < 90 REGION PROJ==0
VTLN_B2 = VTLN_R OR (EXPAND EDGE VTLN_R OUTSIDE BY VTLN_R_3/2)
VTLN_C2 = EXT VTLN_B2 < GRID SINGULAR INTERSECTING ONLY REGION
VTLN_D2  = VTLN_A2 ENCLOSE VTLN_C2
VTLN_P = EXT VTLN_R < VTLN_S_1 SINGULAR INTERSECTING ONLY REGION
VTL_N.W.1 {bracket}
VTL_N.S.1 {bracket}
VTL_N.S.2_VTL_N.S.2.1 {bracket}
VTL_N.S.3 {bracket}
VTL_N.EN.1_VTL_N.EN.2 {bracket}
VTL_N.A.1 {bracket}
VTL_N.A.2 {bracket}
VTL_N.R.1 {bracket}
VTL_N.L.1 {bracket}
VTLP_R = COPY VTLPs
VTLP_A1 = INT VTLPs < VTLP_W_1 ABUT < 90 REGION PROJ==0
VTLP_B1 = VTLP_R NOT (EXPAND EDGE VTLP_R INSIDE BY VTLP_R_3/2)
VTLP_C1 = EXT VTLP_B1 < GRID SINGULAR INTERSECTING ONLY REGION
VTLP_D1 = VTLP_A1 ENCLOSE VTLP_C1
VTLP_A2 = EXT VTLPs < VTLP_S_1 ABUT < 90 REGION PROJ==0
VTLP_B2 = VTLP_R OR (EXPAND EDGE VTLP_R OUTSIDE BY VTLP_R_3/2)
VTLP_C2 = EXT VTLP_B2 < GRID SINGULAR INTERSECTING ONLY REGION
VTLP_D2  = VTLP_A2 ENCLOSE VTLP_C2
VTLP_P = EXT VTLP_R < VTLP_S_1 SINGULAR INTERSECTING ONLY REGION
VTL_P.W.1 {bracket}
VTL_P.S.1 {bracket}
VTL_P.S.2_VTL_P.S.2.1 {bracket}
VTL_P.S.3 {bracket}
VTL_P.EN.1_VTL_P.EN.2 {bracket}
VTL_P.A.1 {bracket}
VTL_P.A.2 {bracket}
VTL_P.R.1 {bracket}
VTL_P.L.1 {bracket}
VTLN18_OD      = VTLN18 AND OD
VTLN18_PO      = VTLN18 AND POLY
VTLN18_GATE    = VTLN18 AND GATE
VTLN18_SRDPO   = VTLN18 AND SRDPO
VTLN18_GATE_W  = VTLN18_PO INSIDE EDGE VTLN18_OD
VTLN18_GATE_L  = VTLN18_OD INSIDE EDGE VTLN18_PO
VTLN18_DACT    = VTLN18 AND DACT
VTLN18_NTN     = VTLN18 AND NTN
VTL_N_18.W.1 {bracket}
VTL_N_18.W.1.1 {bracket}
VTL_N_18.W.1.2 {bracket}
VTL_N_18.W.2 {bracket}
VTL_N_18.W.3 {bracket}
VTL_N_18.S.1 {bracket}
VTL_N_18.S.2 {bracket}
VTL_N_18.S.3 {bracket}
VTL_N_18.EN.1 {bracket}
VTL_N_18.EN.2 {bracket}
VTL_N_18.EN.3 {bracket}
VTL_N_18.EN.4 {bracket}
VTL_N_18.R.1 {bracket}
VTL_N_18.R.2 {bracket}
ODIMP = OD COINCIDENT INSIDE EDGE IMP
PP_BEDGE = PP INSIDE EDGE OD
PP.W.1 {bracket}
PP.S.1 {bracket}
PP.S.2 {bracket}
PP.S.4 {bracket}
PP.S.5 {bracket}
EX_GATEN = EXPAND EDGE GATEN_W OUTSIDE BY PP_S_6 EXTEND BY PP_S_6_J
PP.S.6 {bracket}
PP.S.7 {bracket}
PP.EN.1 {bracket}
PP.EX.1 {bracket}
PP.EX.2 {bracket}
PP.EX.3 {bracket}
PP.EX.4 {bracket}
PP.O.1 {bracket}
PP.A.1 {bracket}
PP.A.2 {bracket}
PP.A.3 {bracket}
PP.R.1 {bracket}
PP.R.2 {bracket}
PP.L.1 {bracket}
NP_BEDGE = NP INSIDE EDGE OD
NP.W.1 {bracket}
NP.S.1 {bracket}
NP.S.2 {bracket}
NP.S.4 {bracket}
NP.S.5 {bracket}
EX_GATEP = EXPAND EDGE GATEP_W OUTSIDE BY NP_S_6 EXTEND BY NP_S_6_J
NP.S.6 {bracket}
NP.S.7 {bracket}
NP.EX.1 {bracket}
NP.EX.2 {bracket}
NP.EX.3 {bracket}
NP.EX.4 {bracket}
NP.O.1 {bracket}
NP.A.1 {bracket}
NP.A.2 {bracket}
NP.A.3 {bracket}
NP.R.1 {bracket}
NP.L.1 {bracket}
VARIABLE  NLDDN1V_SU  0.089
VARIABLE  NLDDN1V_SD  0.178
VARIABLE  NLDDN2V_SU  0.089
VARIABLE  NLDDN2V_SD  0.178
VARIABLE  VTLN_SU     0.089
VARIABLE  VTLN_SD     0.178
VARIABLE  PLDDP1V_SU  0.089
VARIABLE  PLDDP1V_SD  0.178
VARIABLE  PLDDP2V_SU  0.089
VARIABLE  PLDDP2V_SD  0.178
VARIABLE  VTLP_SU     0.089
VARIABLE  VTLP_SD     0.178
VTLND = COPY VTLN
VTLPD = COPY VTLP
NP_NOT_NW = NP NOT NWEL
NLDDN1 = ((((NP_NOT_NW NOT OD2) NOT RH) NOT VAR) NOT BJTDMY) NOT POFUSE
NLDDN1V = SIZE (SIZE (SIZE NLDDN1 BY NLDDN1V_SU) BY - NLDDN1V_SD) BY NLDDN1V_SU
#IFDEF GS
NLDDN2 = (((((NP_NOT_NW AND OD2) NOT RH) NOT VAR) NOT BJTDMY) NOT NTN) NOT POFUSE
#ELSE
NLDDN2 = ((((NP_NOT_NW AND OD2) NOT RH) NOT VAR) NOT BJTDMY) NOT POFUSE
#ENDIF
NLDDN2V = SIZE (SIZE (SIZE NLDDN2 BY NLDDN2V_SU) BY - NLDDN2V_SD) BY NLDDN2V_SU
VTL_N_LD = SIZE (SIZE (SIZE ((OD2 OR NWEL) OR VTLND) BY VTLN_SU) BY -VTLN_SD) BY VTLN_SU
PP_AND_NW = PP AND NWEL
PLDDP1 = ((((PP_AND_NW NOT OD2) NOT RH) NOT VAR) NOT BJTDMY) NOT POFUSE
PLDDP1V = SIZE (SIZE (SIZE PLDDP1 BY PLDDP1V_SU) BY - PLDDP1V_SD) BY PLDDP1V_SU
PLDDP2 = ((((PP_AND_NW AND OD2) NOT RH) NOT VAR) NOT BJTDMY) NOT POFUSE
PLDDP2V = SIZE (SIZE (SIZE PLDDP2 BY PLDDP2V_SU) BY - PLDDP2V_SD) BY PLDDP2V_SU
VTL_P_LD = SIZE (SIZE (SIZE ((NWEL NOT OD2) NOT VTLPD) BY VTLP_SU) BY -VTLP_SD) BY VTLP_SU
LDN.EX.1 {bracket}
LDN.O.1 {bracket}
LDP.EX.1 {bracket}
LDP.O.2 {bracket}
VT.S.1 {bracket}
VT.EX.2 {bracket}
ESDIMP.W.1 {bracket}
ESDIMP.S.1 {bracket}
ESDIMP.EN.1 {bracket}
ESDIMP.A.1 {bracket}
ESDIMP.A.2 {bracket}
ESDIMP.R.1 {bracket}
FPO1A      = FPO1 NOT SDI
Wide_RPO   = RPO INTERACT (SIZE RPO BY - RPO_EX_1_1_W /2)
RPO.W.1 {bracket}
RPO.S.1 {bracket}
RPO.S.2 {bracket}
RPO.S.3 {bracket}
RPO.S.4 {bracket}
RPO.S.5 {bracket}
OD_NOSDI = OD NOT SDI
RPO.EX.1 {bracket}
RPO.EX.1.1 {bracket}
Wide_RPO2 = RPO INTERACT (WITH WIDTH RPO <= RPO_EX_1_2_W)
RPO.EX.1.2 {bracket}
RPO.EX.2 {bracket}
RPO.A.1 {bracket}
RPO.A.2 {bracket}
RPO.R.1 {bracket}
RES.W.1.OD {bracket}
RES.W.1.PO {bracket}
RES.L.1.OD {bracket}
RES.L.1.PO {bracket}
OD_RES_RPO_L = EXPAND EDGE (OD_RES_RPO NOT INSIDE EDGE OD) BY 0.005
OD_RES_RPO_W = EXPAND EDGE (OD_RES_RPO INSIDE EDGE OD) BY 0.005
CONNECT OD_RES_RPO_L OD_RES_RPO_W
RES.R.1.OD {bracket}
PO_RES_RPO_L = EXPAND EDGE (PO_RES_RPO NOT INSIDE EDGE POLY) BY 0.005
PO_RES_RPO_W = EXPAND EDGE (PO_RES_RPO INSIDE EDGE POLY) BY 0.005
CONNECT PO_RES_RPO_L PO_RES_RPO_W
RES.R.1.PO {bracket}
RES.S.1 {bracket}
RES.S.2 {bracket}
RES.EN.1 {bracket}
RES.R.2 {bracket}
RES.R.3 {bracket}
RES.R.4 {bracket}
RES.R.5 {bracket}
VAR_GATE     = GATE NOT OUTSIDE VAR
VAR_GATE_W   = VAR_GATE INSIDE EDGE OD
DVAR_GATE = GATE NOT OUTSIDE DVAR
DVAR_GATE_W = DVAR_GATE INSIDE EDGE OD
VAR.W.1 {bracket}
VAR.W.3 {bracket}
VAR.W.4 {bracket}
VAR.W.5 {bracket}
VAR.S.1 {bracket}
VAR.EN.1 {bracket}
VAR.R.1 {bracket}
VAR.R.2 {bracket}
VAR.R.3 {bracket}
VAR.R.3.1 {bracket}
VAR.R.4 {bracket}
VAR.R.5 {bracket}
VAR.R.5.1 {bracket}
VAR.R.6 {bracket}
VAR.R.7 {bracket}
VAR.R.8 {bracket}
#IFDEF GS
VAR.A.1 {bracket}
#ELSE
VAR.A.1 {bracket}
#ENDIF
HVD_N.W.1 {bracket}
HVD_N.S.1 {bracket}
HVD_N.S.2 {bracket}
HVD_N.S.3 {bracket}
HVD_N.S.4 {bracket}
HVD_N.S.5 {bracket}
HVD_N.S.6 {bracket}
HVD_N.EX.1 {bracket}
HVD_N.O.1 {bracket}
HVD_N.L.1 {bracket}
HVD_N.A.1 {bracket}
HVD_N.A.2 {bracket}
HVD_N.R.1 {bracket}
HVD_N.R.2 {bracket}
HVD_N.R.3 {bracket}
HVD_N.R.4 {bracket}
HVD_P.W.1 {bracket}
HVD_P.S.1 {bracket}
HVD_P.S.2 {bracket}
HVD_P.S.4 {bracket}
HVD_P.S.5 {bracket}
HVD_P.EX.1 {bracket}
HVD_P.EN.1 {bracket}
HVD_P.EN.2 {bracket}
HVD_P.O.1 {bracket}
HVD_P.L.1 {bracket}
HVD_P.A.1 {bracket}
HVD_P.A.2 {bracket}
HVD_P.R.1 {bracket}
HVD_P.R.2 {bracket}
HVD_P.R.3 {bracket}
HVD_P.R.4 {bracket}
HVD_P.R.6 {bracket}
#ENDIF
SRAM_CO  = COi INSIDE SRAM_REGION
SRAM_BCO = SRAM_CO NOT COPUSH
SRAM_SCO = SRAM_CO NOT SRAM_BCO
CO.W.1 {bracket}
CO.S.1 {bracket}
CO.S.2 {bracket}
CO_NODAL = STAMP CO BY COi
CO.S.2.1 {bracket}
CO.S.3 {bracket}
CO.S.4 {bracket}
CO.S.5 {bracket}
CO.S.5.1 {bracket}
CO.S.6 {bracket}
CO.EN.1 {bracket}
PICK_UP = DSTP NOT VAR
COOD_ACT = COOD NOT INSIDE PICK_UP
COOD_STP = COOD INSIDE PICK_UP
CO.EN.1.1_CO.EN.1.3 {bracket}
CO.EN.1.2 {bracket}
CO.EN.0 {bracket}
#IFDEF BACK_END
#IFNDEF WIDE_ADJUST
M1Wide_2_0 = M1 WITH WIDTH > M1_S_2_W
M1Wide_2_1 = M1Wide_2_0 WITH WIDTH > M1_S_2_1_W
M1Wide_2_2 = M1Wide_2_1 WITH WIDTH > M1_S_2_2_W
M1Wide_2_3 = M1Wide_2_2 WITH WIDTH > M1_S_2_3_W
M1Wide_3_0 = M1Wide_2_3 WITH WIDTH > M1_S_3_W
#ELSE
M1Wide_2_4 = M1 WITH WIDTH > M1_S_2_4_W
M1Wide_2_0 = M1Wide_2_4 WITH WIDTH > M1_S_2_W
M1Wide_2_5 = M1Wide_2_0 WITH WIDTH > M1_S_2_5_W
M1Wide_2_1 = M1Wide_2_5 WITH WIDTH > M1_S_2_1_W
M1Wide_2_6 = M1Wide_2_1 WITH WIDTH > M1_S_2_6_W
M1Wide_2_2 = M1Wide_2_6 WITH WIDTH > M1_S_2_2_W
M1Wide_2_7 = M1Wide_2_2 WITH WIDTH > M1_S_2_7_W
M1Wide_2_3 = M1Wide_2_7 WITH WIDTH > M1_S_2_3_W
M1Wide_3_0 = M1Wide_2_3 WITH WIDTH > M1_S_3_W
#ENDIF
M1_EDGE_45 = M1 ANGLE == 45
M1.W.1 {bracket}
M1.W.2 {bracket}
M1.W.3 {bracket}
M1.S.1 {bracket}
M1.S.2 {bracket}
M1.S.2.1 {bracket}
M1.S.2.2 {bracket}
M1.S.2.3 {bracket}
#IFDEF WIDE_ADJUST
M1.S.2.4 {bracket}
M1.S.2.5 {bracket}
M1.S.2.6 {bracket}
M1.S.2.7 {bracket}
#ENDIF
M1.S.3 {bracket}
M1.S.5 {bracket}
M1.S.6 {bracket}
M1_HVN_5V = NET AREA RATIO M1i OVER M10_HV_5V M9_HV_5V M8_HV_5V M7_HV_5V M6_HV_5V M5_HV_5V M4_HV_5V M3_HV_5V M2_HV_5V M1_HV_5V > 0
M1_HVN = NET AREA RATIO M1i OVER M10_HV M9_HV M8_HV M7_HV M6_HV M5_HV M4_HV M3_HV M2_HV M1_HV > 0
M1_MVN = NET AREA RATIO M1i OVER M10_MV M9_MV M8_MV M7_MV M6_MV M5_MV M4_MV M3_MV M2_MV M1_MV > 0
M1_LVN = NET AREA RATIO M1i OVER M10_LV M9_LV M8_LV M7_LV M6_LV M5_LV M4_LV M3_LV M2_LV M1_LV > 0
M1_NOMARK = (((M1i NOT M1_HVN_5V) NOT M1_HVN) NOT M1_MVN) NOT M1_LVN
#IFDEF Mx_S_8_IO_NET
M1_NOMARK_5V = NET AREA RATIO M1_NOMARK PSD_HVD NSD_HVD S_HVD_GATE PSTPi > 0
[(!!AREA(PSD_HVD)+!!AREA(NSD_HVD)+!!AREA(S_HVD_GATE))*!AREA(PSTPi)]
M1_NOMARK_HV = NET AREA RATIO M1_NOMARK PSD_OD2 NSD_OD2 S_HV_GATE PSTPi > 0
[(!!AREA(PSD_OD2)+!!AREA(NSD_OD2)+!!AREA(S_HV_GATE))*!AREA(PSTPi)]
M1_NOMARK_MV = NET AREA RATIO M1_NOMARK PSD_UD15 NSD_UD15 S_MV_GATE PSTPi > 0
[(!!AREA(PSD_UD15)+!!AREA(NSD_UD15)+!!AREA(S_MV_GATE))*!AREA(PSTPi)]
#ELSE
M1_NOMARK_5V = NET AREA RATIO M1_NOMARK PSD_HVD NSD_HVD S_HVD_GATE PSTPi PSD_CORE NSD_CORE S_LV_GATE > 0
[(!!AREA(PSD_HVD)+!!AREA(NSD_HVD)+!!AREA(S_HVD_GATE))*!AREA(PSTPi)*!AREA(PSD_CORE)*!AREA(NSD_CORE)*!AREA(S_LV_GATE)]
M1_NOMARK_HV = NET AREA RATIO M1_NOMARK PSD_OD2 NSD_OD2 S_HV_GATE PSTPi PSD_CORE NSD_CORE S_LV_GATE > 0
[(!!AREA(PSD_OD2)+!!AREA(NSD_OD2)+!!AREA(S_HV_GATE))*!AREA(PSTPi)*!AREA(PSD_CORE)*!AREA(NSD_CORE)*!AREA(S_LV_GATE)]
M1_NOMARK_MV = NET AREA RATIO M1_NOMARK PSD_UD15 NSD_UD15 S_MV_GATE PSTPi PSD_CORE NSD_CORE S_LV_GATE > 0
[(!!AREA(PSD_UD15)+!!AREA(NSD_UD15)+!!AREA(S_MV_GATE))*!AREA(PSTPi)*!AREA(PSD_CORE)*!AREA(NSD_CORE)*!AREA(S_LV_GATE)]
#ENDIF
M1_5V_ALL = M1_HVN_5V OR M1_NOMARK_5V
M1_HV_ALL = M1_HVN OR M1_NOMARK_HV
M1_MV_ALL = M1_MVN OR M1_NOMARK_MV
M1.S.1.1 {bracket}
M1.S.8.2 {bracket}
M1.S.8 {bracket}
M1.S.9 {bracket}
M1.S.8.1 {bracket}
M1.EN.1 {bracket}
M1.EN.2__M1.EN.3__M1.EN.3.1__M1.EN.3.2 {bracket}
M1Wide_0.7 = M1Wide_2_0 WITH WIDTH > M1_EN_4_W
M1.EN.4 {bracket}
M1.EN.5 {bracket}
M1.A.1 {bracket}
M1.A.2 {bracket}
VARIABLE M1_A_3pre ((M1_A_3 + (M1_S_1 * M1_S_1 * 3.142))/(2 * M1_S_1))*((M1_A_3 + (M1_S_1 * M1_S_1 * 3.142))/(2 * M1_S_1))/3.141
M1.A.3 {bracket}
#IFDEF FULL_CHIP
CHIP_M1 = COPY CHIP
#ELSE
CHIP_M1 = CHIP INTERACT M1x
#ENDIF
#IFDEF CHECK_LOW_DENSITY
M1.DN.1 {bracket}
#ENDIF
M1.DN.1.1 {bracket}
M1.DN.4 {bracket}
#IFDEF CHECK_LOW_DENSITY
M1.DN.6 {bracket}
#ENDIF
M1_CORE = M1x NOT SEALRING_EXCLUDE
M1.R.2 {bracket}
#IFNDEF WIDE_ADJUST
M2Wide_2_0 = M2 WITH WIDTH > M2_S_2_W
M2Wide_2_1 = M2Wide_2_0 WITH WIDTH > M2_S_2_1_W
M2Wide_2_2 = M2Wide_2_1 WITH WIDTH > M2_S_2_2_W
M2Wide_2_3 = M2Wide_2_2 WITH WIDTH > M2_S_2_3_W
M2Wide_3_0 = M2Wide_2_3 WITH WIDTH > M2_S_3_W
#ELSE
M2Wide_2_4 = M2 WITH WIDTH > M2_S_2_4_W
M2Wide_2_0 = M2Wide_2_4 WITH WIDTH > M2_S_2_W
M2Wide_2_5 = M2Wide_2_0 WITH WIDTH > M2_S_2_5_W
M2Wide_2_1 = M2Wide_2_5 WITH WIDTH > M2_S_2_1_W
M2Wide_2_6 = M2Wide_2_1 WITH WIDTH > M2_S_2_6_W
M2Wide_2_2 = M2Wide_2_6 WITH WIDTH > M2_S_2_2_W
M2Wide_2_7 = M2Wide_2_2 WITH WIDTH > M2_S_2_7_W
M2Wide_2_3 = M2Wide_2_7 WITH WIDTH > M2_S_2_3_W
M2Wide_3_0 = M2Wide_2_3 WITH WIDTH > M2_S_3_W
#ENDIF
M1Wide_R2_VIA1 = M1Wide_2_0 WITH WIDTH > VIA1_R_2_W
M1Wide_R4_VIA1 = M1Wide_R2_VIA1 WITH WIDTH > VIA1_R_4_W
M1Wide_R3_VIA1 = M1Wide_R4_VIA1 WITH WIDTH > VIA1_R_3_W
M1Wide_R5_VIA1 = M1Wide_R3_VIA1 WITH WIDTH > VIA1_R_5_W
M1Wide_R6_VIA1 = M1Wide_R5_VIA1 WITH WIDTH > VIA1_R_6_W
M2Wide_R2_VIA1 = M2Wide_2_0 WITH WIDTH > VIA1_R_2_W
M2Wide_R4_VIA1 = M2Wide_R2_VIA1 WITH WIDTH > VIA1_R_4_W
M2Wide_R3_VIA1 = M2Wide_R4_VIA1 WITH WIDTH > VIA1_R_3_W
M2Wide_R5_VIA1 = M2Wide_R3_VIA1 WITH WIDTH > VIA1_R_5_W
M2Wide_R6_VIA1 = M2Wide_R5_VIA1 WITH WIDTH > VIA1_R_6_W
VIA1.W.1 {bracket}
VIA1.S.1 {bracket}
VIA1.S.1.1 {bracket}
VIA1.S.2 {bracket}
VIA1.S.3 {bracket}
VIA1.S.3.1 {bracket}
VIA1.EN.1 {bracket}
VIA1.EN.2__VIA1.EN.4__VIA1.EN.4.1 {bracket}
VIA1.EN.3.1 {bracket}
VIA1.R.2__VIA1.R.3 {bracket}
VIA1.R.4.M1 {bracket}
VIA1.R.4.M2 {bracket}
VIA1.R.5.M1 {bracket}
VIA1.R.5.M2 {bracket}
M1Big_R6_VIA1 = ENCLOSE RECTANGLE M1Wide_R6_VIA1 VIA1_R_6_W VIA1_R_6_L+GRID
VIA1.R.6.M1 {bracket}
M2Big_R6_VIA1 = ENCLOSE RECTANGLE M2Wide_R6_VIA1 VIA1_R_6_W VIA1_R_6_L+GRID
VIA1.R.6.M2 {bracket}
VIA1.R.11 {bracket}
VIA1.R.12 {bracket}
M2_EDGE_45 = M2 ANGLE == 45
M2.W.1 {bracket}
M2.W.2 {bracket}
M2.W.3 {bracket}
M2.S.1 {bracket}
M2.S.2 {bracket}
M2.S.2.1 {bracket}
M2.S.2.2 {bracket}
M2.S.2.3 {bracket}
#IFDEF WIDE_ADJUST
M2.S.2.4 {bracket}
M2.S.2.5 {bracket}
M2.S.2.6 {bracket}
M2.S.2.7 {bracket}
#ENDIF
M2.S.3 {bracket}
M2.S.5 {bracket}
M2.S.5.1 {bracket}
M2.S.6 {bracket}
M2_HVN_5V = NET AREA RATIO M2i OVER M10_HV_5V M9_HV_5V M8_HV_5V M7_HV_5V M6_HV_5V M5_HV_5V M4_HV_5V M3_HV_5V M2_HV_5V M1_HV_5V > 0
M2_HVN = NET AREA RATIO M2i OVER M10_HV M9_HV M8_HV M7_HV M6_HV M5_HV M4_HV M3_HV M2_HV M1_HV > 0
M2_MVN = NET AREA RATIO M2i OVER M10_MV M9_MV M8_MV M7_MV M6_MV M5_MV M4_MV M3_MV M2_MV M1_MV > 0
M2_LVN = NET AREA RATIO M2i OVER M10_LV M9_LV M8_LV M7_LV M6_LV M5_LV M4_LV M3_LV M2_LV M1_LV > 0
M2_NOMARK = (((M2i NOT M2_HVN_5V) NOT M2_HVN) NOT M2_MVN) NOT M2_LVN
#IFDEF Mx_S_8_IO_NET
M2_NOMARK_5V = NET AREA RATIO M2_NOMARK PSD_HVD NSD_HVD S_HVD_GATE PSTPi > 0
[(!!AREA(PSD_HVD)+!!AREA(NSD_HVD)+!!AREA(S_HVD_GATE))*!AREA(PSTPi)]
M2_NOMARK_HV = NET AREA RATIO M2_NOMARK PSD_OD2 NSD_OD2 S_HV_GATE PSTPi > 0
[(!!AREA(PSD_OD2)+!!AREA(NSD_OD2)+!!AREA(S_HV_GATE))*!AREA(PSTPi)]
M2_NOMARK_MV = NET AREA RATIO M2_NOMARK PSD_UD15 NSD_UD15 S_MV_GATE PSTPi > 0
[(!!AREA(PSD_UD15)+!!AREA(NSD_UD15)+!!AREA(S_MV_GATE))*!AREA(PSTPi)]
#ELSE
M2_NOMARK_5V = NET AREA RATIO M2_NOMARK PSD_HVD NSD_HVD S_HVD_GATE PSTPi PSD_CORE NSD_CORE S_LV_GATE > 0
[(!!AREA(PSD_HVD)+!!AREA(NSD_HVD)+!!AREA(S_HVD_GATE))*!AREA(PSTPi)*!AREA(PSD_CORE)*!AREA(NSD_CORE)*!AREA(S_LV_GATE)]
M2_NOMARK_HV = NET AREA RATIO M2_NOMARK PSD_OD2 NSD_OD2 S_HV_GATE PSTPi PSD_CORE NSD_CORE S_LV_GATE > 0
[(!!AREA(PSD_OD2)+!!AREA(NSD_OD2)+!!AREA(S_HV_GATE))*!AREA(PSTPi)*!AREA(PSD_CORE)*!AREA(NSD_CORE)*!AREA(S_LV_GATE)]
M2_NOMARK_MV = NET AREA RATIO M2_NOMARK PSD_UD15 NSD_UD15 S_MV_GATE PSTPi PSD_CORE NSD_CORE S_LV_GATE > 0
[(!!AREA(PSD_UD15)+!!AREA(NSD_UD15)+!!AREA(S_MV_GATE))*!AREA(PSTPi)*!AREA(PSD_CORE)*!AREA(NSD_CORE)*!AREA(S_LV_GATE)]
#ENDIF
M2_5V_ALL = M2_HVN_5V OR M2_NOMARK_5V
M2_HV_ALL = M2_HVN OR M2_NOMARK_HV
M2_MV_ALL = M2_MVN OR M2_NOMARK_MV
M2.S.1.1 {bracket}
M2.S.8.2 {bracket}
M2.S.8 {bracket}
M2.S.8.1 {bracket}
M2.S.9 {bracket}
M2.EN.1 {bracket}
M2.EN.2__M2.EN.3__M2.EN.3.1 {bracket}
M2.A.1 {bracket}
M2.A.2 {bracket}
VARIABLE M2_A_3pre ((M2_A_3 + (M2_S_1 * M2_S_1 * 3.142))/(2 * M2_S_1))*((M2_A_3 + (M2_S_1 * M2_S_1 * 3.142))/(2 * M2_S_1))/3.141
M2.A.3 {bracket}
#IFDEF FULL_CHIP
CHIP_M2 = COPY CHIP
#ELSE
CHIP_M2 = CHIP INTERACT M2x
#ENDIF
#IFDEF CHECK_LOW_DENSITY
M2.DN.1 {bracket}
#ENDIF
M2.DN.1.1 {bracket}
M2.DN.4 {bracket}
#IFDEF CHECK_LOW_DENSITY
M2.DN.6 {bracket}
#ENDIF
M2_CORE = M2x NOT SEALRING_EXCLUDE
M2.R.3 {bracket}
#IFNDEF WIDE_ADJUST
M3Wide_2_0 = M3 WITH WIDTH > M3_S_2_W
M3Wide_2_1 = M3Wide_2_0 WITH WIDTH > M3_S_2_1_W
M3Wide_2_2 = M3Wide_2_1 WITH WIDTH > M3_S_2_2_W
M3Wide_2_3 = M3Wide_2_2 WITH WIDTH > M3_S_2_3_W
M3Wide_3_0 = M3Wide_2_3 WITH WIDTH > M3_S_3_W
#ELSE
M3Wide_2_4 = M3 WITH WIDTH > M3_S_2_4_W
M3Wide_2_0 = M3Wide_2_4 WITH WIDTH > M3_S_2_W
M3Wide_2_5 = M3Wide_2_0 WITH WIDTH > M3_S_2_5_W
M3Wide_2_1 = M3Wide_2_5 WITH WIDTH > M3_S_2_1_W
M3Wide_2_6 = M3Wide_2_1 WITH WIDTH > M3_S_2_6_W
M3Wide_2_2 = M3Wide_2_6 WITH WIDTH > M3_S_2_2_W
M3Wide_2_7 = M3Wide_2_2 WITH WIDTH > M3_S_2_7_W
M3Wide_2_3 = M3Wide_2_7 WITH WIDTH > M3_S_2_3_W
M3Wide_3_0 = M3Wide_2_3 WITH WIDTH > M3_S_3_W
#ENDIF
M2Wide_R2_VIA2 = M2Wide_2_0 WITH WIDTH > VIA2_R_2_W
M2Wide_R4_VIA2 = M2Wide_R2_VIA2 WITH WIDTH > VIA2_R_4_W
M2Wide_R3_VIA2 = M2Wide_R4_VIA2 WITH WIDTH > VIA2_R_3_W
M2Wide_R5_VIA2 = M2Wide_R3_VIA2 WITH WIDTH > VIA2_R_5_W
M2Wide_R6_VIA2 = M2Wide_R5_VIA2 WITH WIDTH > VIA2_R_6_W
M3Wide_R2_VIA2 = M3Wide_2_0 WITH WIDTH > VIA2_R_2_W
M3Wide_R4_VIA2 = M3Wide_R2_VIA2 WITH WIDTH > VIA2_R_4_W
M3Wide_R3_VIA2 = M3Wide_R4_VIA2 WITH WIDTH > VIA2_R_3_W
M3Wide_R5_VIA2 = M3Wide_R3_VIA2 WITH WIDTH > VIA2_R_5_W
M3Wide_R6_VIA2 = M3Wide_R5_VIA2 WITH WIDTH > VIA2_R_6_W
VIA2.W.1 {bracket}
VIA2.S.1 {bracket}
VIA2.S.1.1 {bracket}
VIA2.S.2 {bracket}
VIA2.S.3 {bracket}
VIA2.S.3.1 {bracket}
VIA2.EN.1 {bracket}
VIA2.EN.2__VIA2.EN.4__VIA2.EN.4.1 {bracket}
VIA2.R.2__VIA2.R.3 {bracket}
VIA2.R.4.M2 {bracket}
VIA2.R.4.M3 {bracket}
VIA2.R.5.M2 {bracket}
VIA2.R.5.M3 {bracket}
M2Big_R6_VIA2 = ENCLOSE RECTANGLE M2Wide_R6_VIA2 VIA2_R_6_W VIA2_R_6_L+GRID
VIA2.R.6.M2 {bracket}
M3Big_R6_VIA2 = ENCLOSE RECTANGLE M3Wide_R6_VIA2 VIA2_R_6_W VIA2_R_6_L+GRID
VIA2.R.6.M3 {bracket}
VIA2.R.11 {bracket}
VIA2.R.12 {bracket}
M3_EDGE_45 = M3 ANGLE == 45
M3.W.1 {bracket}
M3.W.2 {bracket}
M3.W.3 {bracket}
M3.S.1 {bracket}
M3.S.2 {bracket}
M3.S.2.1 {bracket}
M3.S.2.2 {bracket}
M3.S.2.3 {bracket}
#IFDEF WIDE_ADJUST
M3.S.2.4 {bracket}
M3.S.2.5 {bracket}
M3.S.2.6 {bracket}
M3.S.2.7 {bracket}
#ENDIF
M3.S.3 {bracket}
M3.S.5 {bracket}
M3.S.5.1 {bracket}
M3.S.6 {bracket}
M3_HVN_5V = NET AREA RATIO M3i OVER M10_HV_5V M9_HV_5V M8_HV_5V M7_HV_5V M6_HV_5V M5_HV_5V M4_HV_5V M3_HV_5V M2_HV_5V M1_HV_5V > 0
M3_HVN = NET AREA RATIO M3i OVER M10_HV M9_HV M8_HV M7_HV M6_HV M5_HV M4_HV M3_HV M2_HV M1_HV > 0
M3_MVN = NET AREA RATIO M3i OVER M10_MV M9_MV M8_MV M7_MV M6_MV M5_MV M4_MV M3_MV M2_MV M1_MV > 0
M3_LVN = NET AREA RATIO M3i OVER M10_LV M9_LV M8_LV M7_LV M6_LV M5_LV M4_LV M3_LV M2_LV M1_LV > 0
M3_NOMARK = (((M3i NOT M3_HVN_5V) NOT M3_HVN) NOT M3_MVN) NOT M3_LVN
#IFDEF Mx_S_8_IO_NET
M3_NOMARK_5V = NET AREA RATIO M3_NOMARK PSD_HVD NSD_HVD S_HVD_GATE PSTPi > 0
[(!!AREA(PSD_HVD)+!!AREA(NSD_HVD)+!!AREA(S_HVD_GATE))*!AREA(PSTPi)]
M3_NOMARK_HV = NET AREA RATIO M3_NOMARK PSD_OD2 NSD_OD2 S_HV_GATE PSTPi > 0
[(!!AREA(PSD_OD2)+!!AREA(NSD_OD2)+!!AREA(S_HV_GATE))*!AREA(PSTPi)]
M3_NOMARK_MV = NET AREA RATIO M3_NOMARK PSD_UD15 NSD_UD15 S_MV_GATE PSTPi > 0
[(!!AREA(PSD_UD15)+!!AREA(NSD_UD15)+!!AREA(S_MV_GATE))*!AREA(PSTPi)]
#ELSE
M3_NOMARK_5V = NET AREA RATIO M3_NOMARK PSD_HVD NSD_HVD S_HVD_GATE PSTPi PSD_CORE NSD_CORE S_LV_GATE > 0
[(!!AREA(PSD_HVD)+!!AREA(NSD_HVD)+!!AREA(S_HVD_GATE))*!AREA(PSTPi)*!AREA(PSD_CORE)*!AREA(NSD_CORE)*!AREA(S_LV_GATE)]
M3_NOMARK_HV = NET AREA RATIO M3_NOMARK PSD_OD2 NSD_OD2 S_HV_GATE PSTPi PSD_CORE NSD_CORE S_LV_GATE > 0
[(!!AREA(PSD_OD2)+!!AREA(NSD_OD2)+!!AREA(S_HV_GATE))*!AREA(PSTPi)*!AREA(PSD_CORE)*!AREA(NSD_CORE)*!AREA(S_LV_GATE)]
M3_NOMARK_MV = NET AREA RATIO M3_NOMARK PSD_UD15 NSD_UD15 S_MV_GATE PSTPi PSD_CORE NSD_CORE S_LV_GATE > 0
[(!!AREA(PSD_UD15)+!!AREA(NSD_UD15)+!!AREA(S_MV_GATE))*!AREA(PSTPi)*!AREA(PSD_CORE)*!AREA(NSD_CORE)*!AREA(S_LV_GATE)]
#ENDIF
M3_5V_ALL = M3_HVN_5V OR M3_NOMARK_5V
M3_HV_ALL = M3_HVN OR M3_NOMARK_HV
M3_MV_ALL = M3_MVN OR M3_NOMARK_MV
M3.S.1.1 {bracket}
M3.S.8.2 {bracket}
M3.S.8 {bracket}
M3.S.8.1 {bracket}
M3.S.9 {bracket}
M3.EN.1 {bracket}
M3.EN.2__M3.EN.3__M3.EN.3.1 {bracket}
M3.A.1 {bracket}
M3.A.2 {bracket}
VARIABLE M3_A_3pre ((M3_A_3 + (M3_S_1 * M3_S_1 * 3.142))/(2 * M3_S_1))*((M3_A_3 + (M3_S_1 * M3_S_1 * 3.142))/(2 * M3_S_1))/3.141
M3.A.3 {bracket}
#IFDEF FULL_CHIP
CHIP_M3 = COPY CHIP
#ELSE
CHIP_M3 = CHIP INTERACT M3x
#ENDIF
#IFDEF CHECK_LOW_DENSITY
M3.DN.1 {bracket}
#ENDIF
M3.DN.1.1 {bracket}
M3.DN.4 {bracket}
#IFDEF CHECK_LOW_DENSITY
M3.DN.6 {bracket}
#ENDIF
M3_CORE = M3x NOT SEALRING_EXCLUDE
Mx.DN.5:M1_M2_M3 {bracket}
#IFDEF CHECK_LOW_DENSITY
Mx.DN.7:M1_M2_M3 {bracket}
#ENDIF
M3.R.3 {bracket}
#IFNDEF WIDE_ADJUST
M4Wide_2_0 = M4 WITH WIDTH > M4_S_2_W
M4Wide_2_1 = M4Wide_2_0 WITH WIDTH > M4_S_2_1_W
M4Wide_2_2 = M4Wide_2_1 WITH WIDTH > M4_S_2_2_W
M4Wide_2_3 = M4Wide_2_2 WITH WIDTH > M4_S_2_3_W
M4Wide_3_0 = M4Wide_2_3 WITH WIDTH > M4_S_3_W
#ELSE
M4Wide_2_4 = M4 WITH WIDTH > M4_S_2_4_W
M4Wide_2_0 = M4Wide_2_4 WITH WIDTH > M4_S_2_W
M4Wide_2_5 = M4Wide_2_0 WITH WIDTH > M4_S_2_5_W
M4Wide_2_1 = M4Wide_2_5 WITH WIDTH > M4_S_2_1_W
M4Wide_2_6 = M4Wide_2_1 WITH WIDTH > M4_S_2_6_W
M4Wide_2_2 = M4Wide_2_6 WITH WIDTH > M4_S_2_2_W
M4Wide_2_7 = M4Wide_2_2 WITH WIDTH > M4_S_2_7_W
M4Wide_2_3 = M4Wide_2_7 WITH WIDTH > M4_S_2_3_W
M4Wide_3_0 = M4Wide_2_3 WITH WIDTH > M4_S_3_W
#ENDIF
M3Wide_R2_VIA3 = M3Wide_2_0 WITH WIDTH > VIA3_R_2_W
M3Wide_R4_VIA3 = M3Wide_R2_VIA3 WITH WIDTH > VIA3_R_4_W
M3Wide_R3_VIA3 = M3Wide_R4_VIA3 WITH WIDTH > VIA3_R_3_W
M3Wide_R5_VIA3 = M3Wide_R3_VIA3 WITH WIDTH > VIA3_R_5_W
M3Wide_R6_VIA3 = M3Wide_R5_VIA3 WITH WIDTH > VIA3_R_6_W
M4Wide_R2_VIA3 = M4Wide_2_0 WITH WIDTH > VIA3_R_2_W
M4Wide_R4_VIA3 = M4Wide_R2_VIA3 WITH WIDTH > VIA3_R_4_W
M4Wide_R3_VIA3 = M4Wide_R4_VIA3 WITH WIDTH > VIA3_R_3_W
M4Wide_R5_VIA3 = M4Wide_R3_VIA3 WITH WIDTH > VIA3_R_5_W
M4Wide_R6_VIA3 = M4Wide_R5_VIA3 WITH WIDTH > VIA3_R_6_W
VIA3.W.1 {bracket}
VIA3.S.1 {bracket}
VIA3.S.1.1 {bracket}
VIA3.S.2 {bracket}
VIA3.S.3 {bracket}
VIA3.S.3.1 {bracket}
VIA3.EN.1 {bracket}
VIA3.EN.2__VIA3.EN.4__VIA3.EN.4.1 {bracket}
VIA3.R.2__VIA3.R.3 {bracket}
VIA3.R.4.M3 {bracket}
VIA3.R.4.M4 {bracket}
VIA3.R.5.M3 {bracket}
VIA3.R.5.M4 {bracket}
M3Big_R6_VIA3 = ENCLOSE RECTANGLE M3Wide_R6_VIA3 VIA3_R_6_W VIA3_R_6_L+GRID
VIA3.R.6.M3 {bracket}
M4Big_R6_VIA3 = ENCLOSE RECTANGLE M4Wide_R6_VIA3 VIA3_R_6_W VIA3_R_6_L+GRID
VIA3.R.6.M4 {bracket}
VIA3.R.11 {bracket}
VIA3.R.12 {bracket}
M4_EDGE_45 = M4 ANGLE == 45
M4.W.1 {bracket}
M4.W.2 {bracket}
M4.W.3 {bracket}
M4.S.1 {bracket}
M4.S.2 {bracket}
M4.S.2.1 {bracket}
M4.S.2.2 {bracket}
M4.S.2.3 {bracket}
#IFDEF WIDE_ADJUST
M4.S.2.4 {bracket}
M4.S.2.5 {bracket}
M4.S.2.6 {bracket}
M4.S.2.7 {bracket}
#ENDIF
M4.S.3 {bracket}
M4.S.5 {bracket}
M4.S.5.1 {bracket}
M4.S.6 {bracket}
M4_HVN_5V = NET AREA RATIO M4i OVER M10_HV_5V M9_HV_5V M8_HV_5V M7_HV_5V M6_HV_5V M5_HV_5V M4_HV_5V M3_HV_5V M2_HV_5V M1_HV_5V > 0
M4_HVN = NET AREA RATIO M4i OVER M10_HV M9_HV M8_HV M7_HV M6_HV M5_HV M4_HV M3_HV M2_HV M1_HV > 0
M4_MVN = NET AREA RATIO M4i OVER M10_MV M9_MV M8_MV M7_MV M6_MV M5_MV M4_MV M3_MV M2_MV M1_MV > 0
M4_LVN = NET AREA RATIO M4i OVER M10_LV M9_LV M8_LV M7_LV M6_LV M5_LV M4_LV M3_LV M2_LV M1_LV > 0
M4_NOMARK = (((M4i NOT M4_HVN_5V) NOT M4_HVN) NOT M4_MVN) NOT M4_LVN
#IFDEF Mx_S_8_IO_NET
M4_NOMARK_5V = NET AREA RATIO M4_NOMARK PSD_HVD NSD_HVD S_HVD_GATE PSTPi > 0
[(!!AREA(PSD_HVD)+!!AREA(NSD_HVD)+!!AREA(S_HVD_GATE))*!AREA(PSTPi)]
M4_NOMARK_HV = NET AREA RATIO M4_NOMARK PSD_OD2 NSD_OD2 S_HV_GATE PSTPi > 0
[(!!AREA(PSD_OD2)+!!AREA(NSD_OD2)+!!AREA(S_HV_GATE))*!AREA(PSTPi)]
M4_NOMARK_MV = NET AREA RATIO M4_NOMARK PSD_UD15 NSD_UD15 S_MV_GATE PSTPi > 0
[(!!AREA(PSD_UD15)+!!AREA(NSD_UD15)+!!AREA(S_MV_GATE))*!AREA(PSTPi)]
#ELSE
M4_NOMARK_5V = NET AREA RATIO M4_NOMARK PSD_HVD NSD_HVD S_HVD_GATE PSTPi PSD_CORE NSD_CORE S_LV_GATE > 0
[(!!AREA(PSD_HVD)+!!AREA(NSD_HVD)+!!AREA(S_HVD_GATE))*!AREA(PSTPi)*!AREA(PSD_CORE)*!AREA(NSD_CORE)*!AREA(S_LV_GATE)]
M4_NOMARK_HV = NET AREA RATIO M4_NOMARK PSD_OD2 NSD_OD2 S_HV_GATE PSTPi PSD_CORE NSD_CORE S_LV_GATE > 0
[(!!AREA(PSD_OD2)+!!AREA(NSD_OD2)+!!AREA(S_HV_GATE))*!AREA(PSTPi)*!AREA(PSD_CORE)*!AREA(NSD_CORE)*!AREA(S_LV_GATE)]
M4_NOMARK_MV = NET AREA RATIO M4_NOMARK PSD_UD15 NSD_UD15 S_MV_GATE PSTPi PSD_CORE NSD_CORE S_LV_GATE > 0
[(!!AREA(PSD_UD15)+!!AREA(NSD_UD15)+!!AREA(S_MV_GATE))*!AREA(PSTPi)*!AREA(PSD_CORE)*!AREA(NSD_CORE)*!AREA(S_LV_GATE)]
#ENDIF
M4_5V_ALL = M4_HVN_5V OR M4_NOMARK_5V
M4_HV_ALL = M4_HVN OR M4_NOMARK_HV
M4_MV_ALL = M4_MVN OR M4_NOMARK_MV
M4.S.1.1 {bracket}
M4.S.8.2 {bracket}
M4.S.8 {bracket}
M4.S.8.1 {bracket}
M4.S.9 {bracket}
M4.EN.1 {bracket}
M4.EN.2__M4.EN.3__M4.EN.3.1 {bracket}
M4.A.1 {bracket}
M4.A.2 {bracket}
VARIABLE M4_A_3pre ((M4_A_3 + (M4_S_1 * M4_S_1 * 3.142))/(2 * M4_S_1))*((M4_A_3 + (M4_S_1 * M4_S_1 * 3.142))/(2 * M4_S_1))/3.141
M4.A.3 {bracket}
#IFDEF FULL_CHIP
CHIP_M4 = COPY CHIP
#ELSE
CHIP_M4 = CHIP INTERACT M4x
#ENDIF
#IFDEF CHECK_LOW_DENSITY
M4.DN.1 {bracket}
#ENDIF
M4.DN.1.1 {bracket}
M4.DN.4 {bracket}
#IFDEF CHECK_LOW_DENSITY
M4.DN.6 {bracket}
#ENDIF
M4_CORE = M4x NOT SEALRING_EXCLUDE
Mx.DN.5:M2_M3_M4 {bracket}
#IFDEF CHECK_LOW_DENSITY
Mx.DN.7:M2_M3_M4 {bracket}
#ENDIF
M4.R.3 {bracket}
#IFNDEF WIDE_ADJUST
M5Wide_2_0 = M5 WITH WIDTH > M5_S_2_W
M5Wide_2_1 = M5Wide_2_0 WITH WIDTH > M5_S_2_1_W
M5Wide_2_2 = M5Wide_2_1 WITH WIDTH > M5_S_2_2_W
M5Wide_2_3 = M5Wide_2_2 WITH WIDTH > M5_S_2_3_W
M5Wide_3_0 = M5Wide_2_3 WITH WIDTH > M5_S_3_W
#ELSE
M5Wide_2_4 = M5 WITH WIDTH > M5_S_2_4_W
M5Wide_2_0 = M5Wide_2_4 WITH WIDTH > M5_S_2_W
M5Wide_2_5 = M5Wide_2_0 WITH WIDTH > M5_S_2_5_W
M5Wide_2_1 = M5Wide_2_5 WITH WIDTH > M5_S_2_1_W
M5Wide_2_6 = M5Wide_2_1 WITH WIDTH > M5_S_2_6_W
M5Wide_2_2 = M5Wide_2_6 WITH WIDTH > M5_S_2_2_W
M5Wide_2_7 = M5Wide_2_2 WITH WIDTH > M5_S_2_7_W
M5Wide_2_3 = M5Wide_2_7 WITH WIDTH > M5_S_2_3_W
M5Wide_3_0 = M5Wide_2_3 WITH WIDTH > M5_S_3_W
#ENDIF
M4Wide_R2_VIA4 = M4Wide_2_0 WITH WIDTH > VIA4_R_2_W
M4Wide_R4_VIA4 = M4Wide_R2_VIA4 WITH WIDTH > VIA4_R_4_W
M4Wide_R3_VIA4 = M4Wide_R4_VIA4 WITH WIDTH > VIA4_R_3_W
M4Wide_R5_VIA4 = M4Wide_R3_VIA4 WITH WIDTH > VIA4_R_5_W
M4Wide_R6_VIA4 = M4Wide_R5_VIA4 WITH WIDTH > VIA4_R_6_W
M5Wide_R2_VIA4 = M5Wide_2_0 WITH WIDTH > VIA4_R_2_W
M5Wide_R4_VIA4 = M5Wide_R2_VIA4 WITH WIDTH > VIA4_R_4_W
M5Wide_R3_VIA4 = M5Wide_R4_VIA4 WITH WIDTH > VIA4_R_3_W
M5Wide_R5_VIA4 = M5Wide_R3_VIA4 WITH WIDTH > VIA4_R_5_W
M5Wide_R6_VIA4 = M5Wide_R5_VIA4 WITH WIDTH > VIA4_R_6_W
VIA4.W.1 {bracket}
VIA4.S.1 {bracket}
VIA4.S.1.1 {bracket}
VIA4.S.2 {bracket}
VIA4.S.3 {bracket}
VIA4.S.3.1 {bracket}
VIA4.EN.1 {bracket}
VIA4.EN.2__VIA4.EN.4__VIA4.EN.4.1 {bracket}
VIA4.R.2__VIA4.R.3 {bracket}
VIA4.R.4.M4 {bracket}
VIA4.R.4.M5 {bracket}
VIA4.R.5.M4 {bracket}
VIA4.R.5.M5 {bracket}
M4Big_R6_VIA4 = ENCLOSE RECTANGLE M4Wide_R6_VIA4 VIA4_R_6_W VIA4_R_6_L+GRID
VIA4.R.6.M4 {bracket}
M5Big_R6_VIA4 = ENCLOSE RECTANGLE M5Wide_R6_VIA4 VIA4_R_6_W VIA4_R_6_L+GRID
VIA4.R.6.M5 {bracket}
VIA4.R.11 {bracket}
VIA4.R.12 {bracket}
M5_EDGE_45 = M5 ANGLE == 45
M5.W.1 {bracket}
M5.W.2 {bracket}
M5.W.3 {bracket}
M5.S.1 {bracket}
M5.S.2 {bracket}
M5.S.2.1 {bracket}
M5.S.2.2 {bracket}
M5.S.2.3 {bracket}
#IFDEF WIDE_ADJUST
M5.S.2.4 {bracket}
M5.S.2.5 {bracket}
M5.S.2.6 {bracket}
M5.S.2.7 {bracket}
#ENDIF
M5.S.3 {bracket}
M5.S.5 {bracket}
M5.S.5.1 {bracket}
M5.S.6 {bracket}
M5_HVN_5V = NET AREA RATIO M5i OVER M10_HV_5V M9_HV_5V M8_HV_5V M7_HV_5V M6_HV_5V M5_HV_5V M4_HV_5V M3_HV_5V M2_HV_5V M1_HV_5V > 0
M5_HVN = NET AREA RATIO M5i OVER M10_HV M9_HV M8_HV M7_HV M6_HV M5_HV M4_HV M3_HV M2_HV M1_HV > 0
M5_MVN = NET AREA RATIO M5i OVER M10_MV M9_MV M8_MV M7_MV M6_MV M5_MV M4_MV M3_MV M2_MV M1_MV > 0
M5_LVN = NET AREA RATIO M5i OVER M10_LV M9_LV M8_LV M7_LV M6_LV M5_LV M4_LV M3_LV M2_LV M1_LV > 0
M5_NOMARK = (((M5i NOT M5_HVN_5V) NOT M5_HVN) NOT M5_MVN) NOT M5_LVN
#IFDEF Mx_S_8_IO_NET
M5_NOMARK_5V = NET AREA RATIO M5_NOMARK PSD_HVD NSD_HVD S_HVD_GATE PSTPi > 0
[(!!AREA(PSD_HVD)+!!AREA(NSD_HVD)+!!AREA(S_HVD_GATE))*!AREA(PSTPi)]
M5_NOMARK_HV = NET AREA RATIO M5_NOMARK PSD_OD2 NSD_OD2 S_HV_GATE PSTPi > 0
[(!!AREA(PSD_OD2)+!!AREA(NSD_OD2)+!!AREA(S_HV_GATE))*!AREA(PSTPi)]
M5_NOMARK_MV = NET AREA RATIO M5_NOMARK PSD_UD15 NSD_UD15 S_MV_GATE PSTPi > 0
[(!!AREA(PSD_UD15)+!!AREA(NSD_UD15)+!!AREA(S_MV_GATE))*!AREA(PSTPi)]
#ELSE
M5_NOMARK_5V = NET AREA RATIO M5_NOMARK PSD_HVD NSD_HVD S_HVD_GATE PSTPi PSD_CORE NSD_CORE S_LV_GATE > 0
[(!!AREA(PSD_HVD)+!!AREA(NSD_HVD)+!!AREA(S_HVD_GATE))*!AREA(PSTPi)*!AREA(PSD_CORE)*!AREA(NSD_CORE)*!AREA(S_LV_GATE)]
M5_NOMARK_HV = NET AREA RATIO M5_NOMARK PSD_OD2 NSD_OD2 S_HV_GATE PSTPi PSD_CORE NSD_CORE S_LV_GATE > 0
[(!!AREA(PSD_OD2)+!!AREA(NSD_OD2)+!!AREA(S_HV_GATE))*!AREA(PSTPi)*!AREA(PSD_CORE)*!AREA(NSD_CORE)*!AREA(S_LV_GATE)]
M5_NOMARK_MV = NET AREA RATIO M5_NOMARK PSD_UD15 NSD_UD15 S_MV_GATE PSTPi PSD_CORE NSD_CORE S_LV_GATE > 0
[(!!AREA(PSD_UD15)+!!AREA(NSD_UD15)+!!AREA(S_MV_GATE))*!AREA(PSTPi)*!AREA(PSD_CORE)*!AREA(NSD_CORE)*!AREA(S_LV_GATE)]
#ENDIF
M5_5V_ALL = M5_HVN_5V OR M5_NOMARK_5V
M5_HV_ALL = M5_HVN OR M5_NOMARK_HV
M5_MV_ALL = M5_MVN OR M5_NOMARK_MV
M5.S.1.1 {bracket}
M5.S.8.2 {bracket}
M5.S.8 {bracket}
M5.S.8.1 {bracket}
M5.S.9 {bracket}
M5.EN.1 {bracket}
M5.EN.2__M5.EN.3__M5.EN.3.1 {bracket}
M5.A.1 {bracket}
M5.A.2 {bracket}
VARIABLE M5_A_3pre ((M5_A_3 + (M5_S_1 * M5_S_1 * 3.142))/(2 * M5_S_1))*((M5_A_3 + (M5_S_1 * M5_S_1 * 3.142))/(2 * M5_S_1))/3.141
M5.A.3 {bracket}
#IFDEF FULL_CHIP
CHIP_M5 = COPY CHIP
#ELSE
CHIP_M5 = CHIP INTERACT M5x
#ENDIF
#IFDEF CHECK_LOW_DENSITY
M5.DN.1 {bracket}
#ENDIF
M5.DN.1.1 {bracket}
M5.DN.4 {bracket}
#IFDEF CHECK_LOW_DENSITY
M5.DN.6 {bracket}
#ENDIF
M5_CORE = M5x NOT SEALRING_EXCLUDE
Mx.DN.5:M3_M4_M5 {bracket}
#IFDEF CHECK_LOW_DENSITY
Mx.DN.7:M3_M4_M5 {bracket}
#ENDIF
M5.R.3 {bracket}
#IFNDEF WIDE_ADJUST
M6Wide_2_0 = M6 WITH WIDTH > M6_S_2_W
M6Wide_2_1 = M6Wide_2_0 WITH WIDTH > M6_S_2_1_W
M6Wide_2_2 = M6Wide_2_1 WITH WIDTH > M6_S_2_2_W
M6Wide_2_3 = M6Wide_2_2 WITH WIDTH > M6_S_2_3_W
M6Wide_3_0 = M6Wide_2_3 WITH WIDTH > M6_S_3_W
#ELSE
M6Wide_2_4 = M6 WITH WIDTH > M6_S_2_4_W
M6Wide_2_0 = M6Wide_2_4 WITH WIDTH > M6_S_2_W
M6Wide_2_5 = M6Wide_2_0 WITH WIDTH > M6_S_2_5_W
M6Wide_2_1 = M6Wide_2_5 WITH WIDTH > M6_S_2_1_W
M6Wide_2_6 = M6Wide_2_1 WITH WIDTH > M6_S_2_6_W
M6Wide_2_2 = M6Wide_2_6 WITH WIDTH > M6_S_2_2_W
M6Wide_2_7 = M6Wide_2_2 WITH WIDTH > M6_S_2_7_W
M6Wide_2_3 = M6Wide_2_7 WITH WIDTH > M6_S_2_3_W
M6Wide_3_0 = M6Wide_2_3 WITH WIDTH > M6_S_3_W
#ENDIF
M5Wide_R2_VIA5 = M5Wide_2_0 WITH WIDTH > VIA5_R_2_W
M5Wide_R4_VIA5 = M5Wide_R2_VIA5 WITH WIDTH > VIA5_R_4_W
M5Wide_R3_VIA5 = M5Wide_R4_VIA5 WITH WIDTH > VIA5_R_3_W
M5Wide_R5_VIA5 = M5Wide_R3_VIA5 WITH WIDTH > VIA5_R_5_W
M5Wide_R6_VIA5 = M5Wide_R5_VIA5 WITH WIDTH > VIA5_R_6_W
M6Wide_R2_VIA5 = M6Wide_2_0 WITH WIDTH > VIA5_R_2_W
M6Wide_R4_VIA5 = M6Wide_R2_VIA5 WITH WIDTH > VIA5_R_4_W
M6Wide_R3_VIA5 = M6Wide_R4_VIA5 WITH WIDTH > VIA5_R_3_W
M6Wide_R5_VIA5 = M6Wide_R3_VIA5 WITH WIDTH > VIA5_R_5_W
M6Wide_R6_VIA5 = M6Wide_R5_VIA5 WITH WIDTH > VIA5_R_6_W
VIA5.W.1 {bracket}
VIA5.S.1 {bracket}
VIA5.S.1.1 {bracket}
VIA5.S.2 {bracket}
VIA5.S.3 {bracket}
VIA5.S.3.1 {bracket}
VIA5.EN.1 {bracket}
VIA5.EN.2__VIA5.EN.4__VIA5.EN.4.1 {bracket}
VIA5.R.2__VIA5.R.3 {bracket}
VIA5.R.4.M5 {bracket}
VIA5.R.4.M6 {bracket}
VIA5.R.5.M5 {bracket}
VIA5.R.5.M6 {bracket}
M5Big_R6_VIA5 = ENCLOSE RECTANGLE M5Wide_R6_VIA5 VIA5_R_6_W VIA5_R_6_L+GRID
VIA5.R.6.M5 {bracket}
M6Big_R6_VIA5 = ENCLOSE RECTANGLE M6Wide_R6_VIA5 VIA5_R_6_W VIA5_R_6_L+GRID
VIA5.R.6.M6 {bracket}
VIA5.R.11 {bracket}
VIA5.R.12 {bracket}
M6_EDGE_45 = M6 ANGLE == 45
M6.W.1 {bracket}
M6.W.2 {bracket}
M6.W.3 {bracket}
M6.S.1 {bracket}
M6.S.2 {bracket}
M6.S.2.1 {bracket}
M6.S.2.2 {bracket}
M6.S.2.3 {bracket}
#IFDEF WIDE_ADJUST
M6.S.2.4 {bracket}
M6.S.2.5 {bracket}
M6.S.2.6 {bracket}
M6.S.2.7 {bracket}
#ENDIF
M6.S.3 {bracket}
M6.S.5 {bracket}
M6.S.5.1 {bracket}
M6.S.6 {bracket}
M6_HVN_5V = NET AREA RATIO M6i OVER M10_HV_5V M9_HV_5V M8_HV_5V M7_HV_5V M6_HV_5V M5_HV_5V M4_HV_5V M3_HV_5V M2_HV_5V M1_HV_5V > 0
M6_HVN = NET AREA RATIO M6i OVER M10_HV M9_HV M8_HV M7_HV M6_HV M5_HV M4_HV M3_HV M2_HV M1_HV > 0
M6_MVN = NET AREA RATIO M6i OVER M10_MV M9_MV M8_MV M7_MV M6_MV M5_MV M4_MV M3_MV M2_MV M1_MV > 0
M6_LVN = NET AREA RATIO M6i OVER M10_LV M9_LV M8_LV M7_LV M6_LV M5_LV M4_LV M3_LV M2_LV M1_LV > 0
M6_NOMARK = (((M6i NOT M6_HVN_5V) NOT M6_HVN) NOT M6_MVN) NOT M6_LVN
#IFDEF Mx_S_8_IO_NET
M6_NOMARK_5V = NET AREA RATIO M6_NOMARK PSD_HVD NSD_HVD S_HVD_GATE PSTPi > 0
[(!!AREA(PSD_HVD)+!!AREA(NSD_HVD)+!!AREA(S_HVD_GATE))*!AREA(PSTPi)]
M6_NOMARK_HV = NET AREA RATIO M6_NOMARK PSD_OD2 NSD_OD2 S_HV_GATE PSTPi > 0
[(!!AREA(PSD_OD2)+!!AREA(NSD_OD2)+!!AREA(S_HV_GATE))*!AREA(PSTPi)]
M6_NOMARK_MV = NET AREA RATIO M6_NOMARK PSD_UD15 NSD_UD15 S_MV_GATE PSTPi > 0
[(!!AREA(PSD_UD15)+!!AREA(NSD_UD15)+!!AREA(S_MV_GATE))*!AREA(PSTPi)]
#ELSE
M6_NOMARK_5V = NET AREA RATIO M6_NOMARK PSD_HVD NSD_HVD S_HVD_GATE PSTPi PSD_CORE NSD_CORE S_LV_GATE > 0
[(!!AREA(PSD_HVD)+!!AREA(NSD_HVD)+!!AREA(S_HVD_GATE))*!AREA(PSTPi)*!AREA(PSD_CORE)*!AREA(NSD_CORE)*!AREA(S_LV_GATE)]
M6_NOMARK_HV = NET AREA RATIO M6_NOMARK PSD_OD2 NSD_OD2 S_HV_GATE PSTPi PSD_CORE NSD_CORE S_LV_GATE > 0
[(!!AREA(PSD_OD2)+!!AREA(NSD_OD2)+!!AREA(S_HV_GATE))*!AREA(PSTPi)*!AREA(PSD_CORE)*!AREA(NSD_CORE)*!AREA(S_LV_GATE)]
M6_NOMARK_MV = NET AREA RATIO M6_NOMARK PSD_UD15 NSD_UD15 S_MV_GATE PSTPi PSD_CORE NSD_CORE S_LV_GATE > 0
[(!!AREA(PSD_UD15)+!!AREA(NSD_UD15)+!!AREA(S_MV_GATE))*!AREA(PSTPi)*!AREA(PSD_CORE)*!AREA(NSD_CORE)*!AREA(S_LV_GATE)]
#ENDIF
M6_5V_ALL = M6_HVN_5V OR M6_NOMARK_5V
M6_HV_ALL = M6_HVN OR M6_NOMARK_HV
M6_MV_ALL = M6_MVN OR M6_NOMARK_MV
M6.S.1.1 {bracket}
M6.S.8.2 {bracket}
M6.S.8 {bracket}
M6.S.8.1 {bracket}
M6.S.9 {bracket}
M6.EN.1 {bracket}
M6.EN.2__M6.EN.3__M6.EN.3.1 {bracket}
M6.A.1 {bracket}
M6.A.2 {bracket}
VARIABLE M6_A_3pre ((M6_A_3 + (M6_S_1 * M6_S_1 * 3.142))/(2 * M6_S_1))*((M6_A_3 + (M6_S_1 * M6_S_1 * 3.142))/(2 * M6_S_1))/3.141
M6.A.3 {bracket}
#IFDEF FULL_CHIP
CHIP_M6 = COPY CHIP
#ELSE
CHIP_M6 = CHIP INTERACT M6x
#ENDIF
#IFDEF CHECK_LOW_DENSITY
M6.DN.1 {bracket}
#ENDIF
M6.DN.1.1 {bracket}
M6.DN.4 {bracket}
#IFDEF CHECK_LOW_DENSITY
M6.DN.6 {bracket}
#ENDIF
M6_CORE = M6x NOT SEALRING_EXCLUDE
Mx.DN.5:M4_M5_M6 {bracket}
#IFDEF CHECK_LOW_DENSITY
Mx.DN.7:M4_M5_M6 {bracket}
#ENDIF
M6.R.3 {bracket}
#IFNDEF WIDE_ADJUST
M7Wide_2_0 = M7 WITH WIDTH > M7_S_2_W
M7Wide_2_1 = M7Wide_2_0 WITH WIDTH > M7_S_2_1_W
M7Wide_2_2 = M7Wide_2_1 WITH WIDTH > M7_S_2_2_W
M7Wide_2_3 = M7Wide_2_2 WITH WIDTH > M7_S_2_3_W
M7Wide_3_0 = M7Wide_2_3 WITH WIDTH > M7_S_3_W
#ELSE
M7Wide_2_4 = M7 WITH WIDTH > M7_S_2_4_W
M7Wide_2_0 = M7Wide_2_4 WITH WIDTH > M7_S_2_W
M7Wide_2_5 = M7Wide_2_0 WITH WIDTH > M7_S_2_5_W
M7Wide_2_1 = M7Wide_2_5 WITH WIDTH > M7_S_2_1_W
M7Wide_2_6 = M7Wide_2_1 WITH WIDTH > M7_S_2_6_W
M7Wide_2_2 = M7Wide_2_6 WITH WIDTH > M7_S_2_2_W
M7Wide_2_7 = M7Wide_2_2 WITH WIDTH > M7_S_2_7_W
M7Wide_2_3 = M7Wide_2_7 WITH WIDTH > M7_S_2_3_W
M7Wide_3_0 = M7Wide_2_3 WITH WIDTH > M7_S_3_W
#ENDIF
M6Wide_R2_VIA6 = M6Wide_2_0 WITH WIDTH > VIA6_R_2_W
M6Wide_R4_VIA6 = M6Wide_R2_VIA6 WITH WIDTH > VIA6_R_4_W
M6Wide_R3_VIA6 = M6Wide_R4_VIA6 WITH WIDTH > VIA6_R_3_W
M6Wide_R5_VIA6 = M6Wide_R3_VIA6 WITH WIDTH > VIA6_R_5_W
M6Wide_R6_VIA6 = M6Wide_R5_VIA6 WITH WIDTH > VIA6_R_6_W
M7Wide_R2_VIA6 = M7Wide_2_0 WITH WIDTH > VIA6_R_2_W
M7Wide_R4_VIA6 = M7Wide_R2_VIA6 WITH WIDTH > VIA6_R_4_W
M7Wide_R3_VIA6 = M7Wide_R4_VIA6 WITH WIDTH > VIA6_R_3_W
M7Wide_R5_VIA6 = M7Wide_R3_VIA6 WITH WIDTH > VIA6_R_5_W
M7Wide_R6_VIA6 = M7Wide_R5_VIA6 WITH WIDTH > VIA6_R_6_W
VIA6.W.1 {bracket}
VIA6.S.1 {bracket}
VIA6.S.1.1 {bracket}
VIA6.S.2 {bracket}
VIA6.S.3 {bracket}
VIA6.S.3.1 {bracket}
VIA6.EN.1 {bracket}
VIA6.EN.2__VIA6.EN.4__VIA6.EN.4.1 {bracket}
VIA6.R.2__VIA6.R.3 {bracket}
VIA6.R.4.M6 {bracket}
VIA6.R.4.M7 {bracket}
VIA6.R.5.M6 {bracket}
VIA6.R.5.M7 {bracket}
M6Big_R6_VIA6 = ENCLOSE RECTANGLE M6Wide_R6_VIA6 VIA6_R_6_W VIA6_R_6_L+GRID
VIA6.R.6.M6 {bracket}
M7Big_R6_VIA6 = ENCLOSE RECTANGLE M7Wide_R6_VIA6 VIA6_R_6_W VIA6_R_6_L+GRID
VIA6.R.6.M7 {bracket}
VIA6.R.11 {bracket}
VIA6.R.12 {bracket}
M7_EDGE_45 = M7 ANGLE == 45
M7.W.1 {bracket}
M7.W.2 {bracket}
M7.W.3 {bracket}
M7.S.1 {bracket}
M7.S.2 {bracket}
M7.S.2.1 {bracket}
M7.S.2.2 {bracket}
M7.S.2.3 {bracket}
#IFDEF WIDE_ADJUST
M7.S.2.4 {bracket}
M7.S.2.5 {bracket}
M7.S.2.6 {bracket}
M7.S.2.7 {bracket}
#ENDIF
M7.S.3 {bracket}
M7.S.5 {bracket}
M7.S.5.1 {bracket}
M7.S.6 {bracket}
M7_HVN_5V = NET AREA RATIO M7i OVER M10_HV_5V M9_HV_5V M8_HV_5V M7_HV_5V M6_HV_5V M5_HV_5V M4_HV_5V M3_HV_5V M2_HV_5V M1_HV_5V > 0
M7_HVN = NET AREA RATIO M7i OVER M10_HV M9_HV M8_HV M7_HV M6_HV M5_HV M4_HV M3_HV M2_HV M1_HV > 0
M7_MVN = NET AREA RATIO M7i OVER M10_MV M9_MV M8_MV M7_MV M6_MV M5_MV M4_MV M3_MV M2_MV M1_MV > 0
M7_LVN = NET AREA RATIO M7i OVER M10_LV M9_LV M8_LV M7_LV M6_LV M5_LV M4_LV M3_LV M2_LV M1_LV > 0
M7_NOMARK = (((M7i NOT M7_HVN_5V) NOT M7_HVN) NOT M7_MVN) NOT M7_LVN
#IFDEF Mx_S_8_IO_NET
M7_NOMARK_5V = NET AREA RATIO M7_NOMARK PSD_HVD NSD_HVD S_HVD_GATE PSTPi > 0
[(!!AREA(PSD_HVD)+!!AREA(NSD_HVD)+!!AREA(S_HVD_GATE))*!AREA(PSTPi)]
M7_NOMARK_HV = NET AREA RATIO M7_NOMARK PSD_OD2 NSD_OD2 S_HV_GATE PSTPi > 0
[(!!AREA(PSD_OD2)+!!AREA(NSD_OD2)+!!AREA(S_HV_GATE))*!AREA(PSTPi)]
M7_NOMARK_MV = NET AREA RATIO M7_NOMARK PSD_UD15 NSD_UD15 S_MV_GATE PSTPi > 0
[(!!AREA(PSD_UD15)+!!AREA(NSD_UD15)+!!AREA(S_MV_GATE))*!AREA(PSTPi)]
#ELSE
M7_NOMARK_5V = NET AREA RATIO M7_NOMARK PSD_HVD NSD_HVD S_HVD_GATE PSTPi PSD_CORE NSD_CORE S_LV_GATE > 0
[(!!AREA(PSD_HVD)+!!AREA(NSD_HVD)+!!AREA(S_HVD_GATE))*!AREA(PSTPi)*!AREA(PSD_CORE)*!AREA(NSD_CORE)*!AREA(S_LV_GATE)]
M7_NOMARK_HV = NET AREA RATIO M7_NOMARK PSD_OD2 NSD_OD2 S_HV_GATE PSTPi PSD_CORE NSD_CORE S_LV_GATE > 0
[(!!AREA(PSD_OD2)+!!AREA(NSD_OD2)+!!AREA(S_HV_GATE))*!AREA(PSTPi)*!AREA(PSD_CORE)*!AREA(NSD_CORE)*!AREA(S_LV_GATE)]
M7_NOMARK_MV = NET AREA RATIO M7_NOMARK PSD_UD15 NSD_UD15 S_MV_GATE PSTPi PSD_CORE NSD_CORE S_LV_GATE > 0
[(!!AREA(PSD_UD15)+!!AREA(NSD_UD15)+!!AREA(S_MV_GATE))*!AREA(PSTPi)*!AREA(PSD_CORE)*!AREA(NSD_CORE)*!AREA(S_LV_GATE)]
#ENDIF
M7_5V_ALL = M7_HVN_5V OR M7_NOMARK_5V
M7_HV_ALL = M7_HVN OR M7_NOMARK_HV
M7_MV_ALL = M7_MVN OR M7_NOMARK_MV
M7.S.1.1 {bracket}
M7.S.8.2 {bracket}
M7.S.8 {bracket}
M7.S.8.1 {bracket}
M7.S.9 {bracket}
M7.EN.1 {bracket}
M7.EN.2__M7.EN.3__M7.EN.3.1 {bracket}
M7.A.1 {bracket}
M7.A.2 {bracket}
VARIABLE M7_A_3pre ((M7_A_3 + (M7_S_1 * M7_S_1 * 3.142))/(2 * M7_S_1))*((M7_A_3 + (M7_S_1 * M7_S_1 * 3.142))/(2 * M7_S_1))/3.141
M7.A.3 {bracket}
#IFDEF FULL_CHIP
CHIP_M7 = COPY CHIP
#ELSE
CHIP_M7 = CHIP INTERACT M7x
#ENDIF
#IFDEF CHECK_LOW_DENSITY
M7.DN.1 {bracket}
#ENDIF
M7.DN.1.1 {bracket}
M7.DN.4 {bracket}
#IFDEF CHECK_LOW_DENSITY
M7.DN.6 {bracket}
#ENDIF
M7_CORE = M7x NOT SEALRING_EXCLUDE
Mx.DN.5:M5_M6_M7 {bracket}
#IFDEF CHECK_LOW_DENSITY
Mx.DN.7:M5_M6_M7 {bracket}
#ENDIF
M7.R.3 {bracket}
#IFNDEF WIDE_ADJUST
M8Wide_2_0 = M8 WITH WIDTH > M8_S_2_W
M8Wide_2_1 = M8Wide_2_0 WITH WIDTH > M8_S_2_1_W
M8Wide_2_2 = M8Wide_2_1 WITH WIDTH > M8_S_2_2_W
M8Wide_2_3 = M8Wide_2_2 WITH WIDTH > M8_S_2_3_W
M8Wide_3_0 = M8Wide_2_3 WITH WIDTH > M8_S_3_W
#ELSE
M8Wide_2_4 = M8 WITH WIDTH > M8_S_2_4_W
M8Wide_2_0 = M8Wide_2_4 WITH WIDTH > M8_S_2_W
M8Wide_2_5 = M8Wide_2_0 WITH WIDTH > M8_S_2_5_W
M8Wide_2_1 = M8Wide_2_5 WITH WIDTH > M8_S_2_1_W
M8Wide_2_6 = M8Wide_2_1 WITH WIDTH > M8_S_2_6_W
M8Wide_2_2 = M8Wide_2_6 WITH WIDTH > M8_S_2_2_W
M8Wide_2_7 = M8Wide_2_2 WITH WIDTH > M8_S_2_7_W
M8Wide_2_3 = M8Wide_2_7 WITH WIDTH > M8_S_2_3_W
M8Wide_3_0 = M8Wide_2_3 WITH WIDTH > M8_S_3_W
#ENDIF
M7Wide_R2_VIA7 = M7Wide_2_0 WITH WIDTH > VIA7_R_2_W
M7Wide_R4_VIA7 = M7Wide_R2_VIA7 WITH WIDTH > VIA7_R_4_W
M7Wide_R3_VIA7 = M7Wide_R4_VIA7 WITH WIDTH > VIA7_R_3_W
M7Wide_R5_VIA7 = M7Wide_R3_VIA7 WITH WIDTH > VIA7_R_5_W
M7Wide_R6_VIA7 = M7Wide_R5_VIA7 WITH WIDTH > VIA7_R_6_W
M8Wide_R2_VIA7 = M8Wide_2_0 WITH WIDTH > VIA7_R_2_W
M8Wide_R4_VIA7 = M8Wide_R2_VIA7 WITH WIDTH > VIA7_R_4_W
M8Wide_R3_VIA7 = M8Wide_R4_VIA7 WITH WIDTH > VIA7_R_3_W
M8Wide_R5_VIA7 = M8Wide_R3_VIA7 WITH WIDTH > VIA7_R_5_W
M8Wide_R6_VIA7 = M8Wide_R5_VIA7 WITH WIDTH > VIA7_R_6_W
VIA7.W.1 {bracket}
VIA7.S.1 {bracket}
VIA7.S.1.1 {bracket}
VIA7.S.2 {bracket}
VIA7.S.3 {bracket}
VIA7.S.3.1 {bracket}
VIA7.EN.1 {bracket}
VIA7.EN.2__VIA7.EN.4__VIA7.EN.4.1 {bracket}
VIA7.R.2__VIA7.R.3 {bracket}
VIA7.R.4.M7 {bracket}
VIA7.R.4.M8 {bracket}
VIA7.R.5.M7 {bracket}
VIA7.R.5.M8 {bracket}
M7Big_R6_VIA7 = ENCLOSE RECTANGLE M7Wide_R6_VIA7 VIA7_R_6_W VIA7_R_6_L+GRID
VIA7.R.6.M7 {bracket}
M8Big_R6_VIA7 = ENCLOSE RECTANGLE M8Wide_R6_VIA7 VIA7_R_6_W VIA7_R_6_L+GRID
VIA7.R.6.M8 {bracket}
VIA7.R.11 {bracket}
VIA7.R.12 {bracket}
M8_EDGE_45 = M8 ANGLE == 45
M8.W.1 {bracket}
M8.W.2 {bracket}
M8.W.3 {bracket}
M8.S.1 {bracket}
M8.S.2 {bracket}
M8.S.2.1 {bracket}
M8.S.2.2 {bracket}
M8.S.2.3 {bracket}
#IFDEF WIDE_ADJUST
M8.S.2.4 {bracket}
M8.S.2.5 {bracket}
M8.S.2.6 {bracket}
M8.S.2.7 {bracket}
#ENDIF
M8.S.3 {bracket}
M8.S.5 {bracket}
M8.S.5.1 {bracket}
M8.S.6 {bracket}
M8_HVN_5V = NET AREA RATIO M8i OVER M10_HV_5V M9_HV_5V M8_HV_5V M7_HV_5V M6_HV_5V M5_HV_5V M4_HV_5V M3_HV_5V M2_HV_5V M1_HV_5V > 0
M8_HVN = NET AREA RATIO M8i OVER M10_HV M9_HV M8_HV M7_HV M6_HV M5_HV M4_HV M3_HV M2_HV M1_HV > 0
M8_MVN = NET AREA RATIO M8i OVER M10_MV M9_MV M8_MV M7_MV M6_MV M5_MV M4_MV M3_MV M2_MV M1_MV > 0
M8_LVN = NET AREA RATIO M8i OVER M10_LV M9_LV M8_LV M7_LV M6_LV M5_LV M4_LV M3_LV M2_LV M1_LV > 0
M8_NOMARK = (((M8i NOT M8_HVN_5V) NOT M8_HVN) NOT M8_MVN) NOT M8_LVN
#IFDEF Mx_S_8_IO_NET
M8_NOMARK_5V = NET AREA RATIO M8_NOMARK PSD_HVD NSD_HVD S_HVD_GATE PSTPi > 0
[(!!AREA(PSD_HVD)+!!AREA(NSD_HVD)+!!AREA(S_HVD_GATE))*!AREA(PSTPi)]
M8_NOMARK_HV = NET AREA RATIO M8_NOMARK PSD_OD2 NSD_OD2 S_HV_GATE PSTPi > 0
[(!!AREA(PSD_OD2)+!!AREA(NSD_OD2)+!!AREA(S_HV_GATE))*!AREA(PSTPi)]
M8_NOMARK_MV = NET AREA RATIO M8_NOMARK PSD_UD15 NSD_UD15 S_MV_GATE PSTPi > 0
[(!!AREA(PSD_UD15)+!!AREA(NSD_UD15)+!!AREA(S_MV_GATE))*!AREA(PSTPi)]
#ELSE
M8_NOMARK_5V = NET AREA RATIO M8_NOMARK PSD_HVD NSD_HVD S_HVD_GATE PSTPi PSD_CORE NSD_CORE S_LV_GATE > 0
[(!!AREA(PSD_HVD)+!!AREA(NSD_HVD)+!!AREA(S_HVD_GATE))*!AREA(PSTPi)*!AREA(PSD_CORE)*!AREA(NSD_CORE)*!AREA(S_LV_GATE)]
M8_NOMARK_HV = NET AREA RATIO M8_NOMARK PSD_OD2 NSD_OD2 S_HV_GATE PSTPi PSD_CORE NSD_CORE S_LV_GATE > 0
[(!!AREA(PSD_OD2)+!!AREA(NSD_OD2)+!!AREA(S_HV_GATE))*!AREA(PSTPi)*!AREA(PSD_CORE)*!AREA(NSD_CORE)*!AREA(S_LV_GATE)]
M8_NOMARK_MV = NET AREA RATIO M8_NOMARK PSD_UD15 NSD_UD15 S_MV_GATE PSTPi PSD_CORE NSD_CORE S_LV_GATE > 0
[(!!AREA(PSD_UD15)+!!AREA(NSD_UD15)+!!AREA(S_MV_GATE))*!AREA(PSTPi)*!AREA(PSD_CORE)*!AREA(NSD_CORE)*!AREA(S_LV_GATE)]
#ENDIF
M8_5V_ALL = M8_HVN_5V OR M8_NOMARK_5V
M8_HV_ALL = M8_HVN OR M8_NOMARK_HV
M8_MV_ALL = M8_MVN OR M8_NOMARK_MV
M8.S.1.1 {bracket}
M8.S.8.2 {bracket}
M8.S.8 {bracket}
M8.S.8.1 {bracket}
M8.S.9 {bracket}
M8.EN.1 {bracket}
M8.EN.2__M8.EN.3__M8.EN.3.1 {bracket}
M8.A.1 {bracket}
M8.A.2 {bracket}
VARIABLE M8_A_3pre ((M8_A_3 + (M8_S_1 * M8_S_1 * 3.142))/(2 * M8_S_1))*((M8_A_3 + (M8_S_1 * M8_S_1 * 3.142))/(2 * M8_S_1))/3.141
M8.A.3 {bracket}
#IFDEF FULL_CHIP
CHIP_M8 = COPY CHIP
#ELSE
CHIP_M8 = CHIP INTERACT M8x
#ENDIF
#IFDEF CHECK_LOW_DENSITY
M8.DN.1 {bracket}
#ENDIF
M8.DN.1.1 {bracket}
M8.DN.4 {bracket}
#IFDEF CHECK_LOW_DENSITY
M8.DN.6 {bracket}
#ENDIF
M8_CORE = M8x NOT SEALRING_EXCLUDE
Mx.DN.5:M6_M7_M8 {bracket}
#IFDEF CHECK_LOW_DENSITY
Mx.DN.7:M6_M7_M8 {bracket}
#ENDIF
M8.R.3 {bracket}
VIA8.W.1 {bracket}
VIA8.S.1 {bracket}
VIA8.S.2 {bracket}
VIA8.EN.1 {bracket}
VIA8.EN.2 {bracket}
M9Wide_1.8_VIA8T = M9 WITH WIDTH > VIA8_R_2_W
M8Wide_1.8_VIA8T = M8 WITH WIDTH > VIA8_R_2_W
M9Wide_3_VIA8T = M9Wide_1.8_VIA8T WITH WIDTH > VIA8_R_3_W
M8Wide_3_VIA8T =  M8Wide_1.8_VIA8T WITH WIDTH > VIA8_R_3_W
VIA8.R.2 {bracket}
M8Big_3_VIA8T = ENCLOSE RECTANGLE M8Wide_3_VIA8T VIA8_R_3_W VIA8_R_3_L+GRID
VIA8.R.3.M8 {bracket}
M9Big_3_VIA8T = ENCLOSE RECTANGLE M9Wide_3_VIA8T VIA8_R_3_W VIA8_R_3_L+GRID
VIA8.R.3.M9 {bracket}
VIA8.R.6 {bracket}
M9Wide_1.5 =  M9 WITH WIDTH > M9_S_2_W
M9Wide_4.5 =  M9Wide_1.5 WITH WIDTH > M9_S_3_W
M9.W.1 {bracket}
M9.W.2 {bracket}
M9.S.1 {bracket}
M9.S.2 {bracket}
M9.S.3 {bracket}
M9.EN.1 {bracket}
M9.EN.2 {bracket}
M9.A.1 {bracket}
VARIABLE M9_A_2pre ((M9_A_2 + (M9_S_1 * M9_S_1 * 3.142))/(2 * M9_S_1))*((M9_A_2 + (M9_S_1 * M9_S_1 * 3.142))/(2 * M9_S_1))/3.141
M9.A.2 {bracket}
#IFDEF FULL_CHIP
CHIP_M9 = COPY CHIP
#ELSE
CHIP_M9 = CHIP INTERACT M9x
#ENDIF
#IFDEF CHECK_LOW_DENSITY
M9.DN.1 {bracket}
#ENDIF
M9.DN.1.1 {bracket}
M9.DN.4 {bracket}
M9.R.2 {bracket}
VIA9.W.1 {bracket}
VIA9.S.1 {bracket}
VIA9.S.2 {bracket}
VIA9.EN.1 {bracket}
VIA9.EN.2 {bracket}
M10Wide_1.8_VIA9T = M10 WITH WIDTH > VIA9_R_2_W
M9Wide_1.8_VIA9T = M9 WITH WIDTH > VIA9_R_2_W
M10Wide_3_VIA9T = M10Wide_1.8_VIA9T WITH WIDTH > VIA9_R_3_W
M9Wide_3_VIA9T =  M9Wide_1.8_VIA9T WITH WIDTH > VIA9_R_3_W
VIA9.R.2 {bracket}
M9Big_3_VIA9T = ENCLOSE RECTANGLE M9Wide_3_VIA9T VIA9_R_3_W VIA9_R_3_L+GRID
VIA9.R.3.M9 {bracket}
M10Big_3_VIA9T = ENCLOSE RECTANGLE M10Wide_3_VIA9T VIA9_R_3_W VIA9_R_3_L+GRID
VIA9.R.3.M10 {bracket}
VIA9.R.6 {bracket}
M10Wide_1.5 =  M10 WITH WIDTH > M10_S_2_W
M10Wide_4.5 =  M10Wide_1.5 WITH WIDTH > M10_S_3_W
M10.W.1 {bracket}
M10.W.2 {bracket}
M10.S.1 {bracket}
M10.S.2 {bracket}
M10.S.3 {bracket}
M10.EN.1 {bracket}
M10.EN.2 {bracket}
M10.A.1 {bracket}
VARIABLE M10_A_2pre ((M10_A_2 + (M10_S_1 * M10_S_1 * 3.142))/(2 * M10_S_1))*((M10_A_2 + (M10_S_1 * M10_S_1 * 3.142))/(2 * M10_S_1))/3.141
M10.A.2 {bracket}
#IFDEF FULL_CHIP
CHIP_M10 = COPY CHIP
#ELSE
CHIP_M10 = CHIP INTERACT M10x
#ENDIF
#IFDEF CHECK_LOW_DENSITY
M10.DN.1 {bracket}
#ENDIF
M10.DN.1.1 {bracket}
M10.DN.4 {bracket}
M10.R.2 {bracket}
LOWMEDN.W.1 {bracket}
LOWMEDN.W.2.M2 {bracket}
LOWMEDN.W.2.M3 {bracket}
LOWMEDN.W.2.M4 {bracket}
LOWMEDN.W.2.M5 {bracket}
LOWMEDN.W.2.M6 {bracket}
LOWMEDN.W.2.M7 {bracket}
LOWMEDN.W.2.M8 {bracket}
LOWMEDN.S.1 {bracket}
LOWMEDN.S.2.M2 {bracket}
LOWMEDN.S.2.M3 {bracket}
LOWMEDN.S.2.M4 {bracket}
LOWMEDN.S.2.M5 {bracket}
LOWMEDN.S.2.M6 {bracket}
LOWMEDN.S.2.M7 {bracket}
LOWMEDN.S.2.M8 {bracket}
LOWMEDN.R.1 {bracket}
LOWMEDN.R.2 {bracket}
LOWMEDN.R.5 {bracket}
LOWMEDN.R.6 {bracket}
VIA1.W.6 {bracket}
VIA1.S.7 {bracket}
VIA1.S.8 {bracket}
VIA1.EN.8 {bracket}
M2.EN.4 {bracket}
VIA2.W.6 {bracket}
VIA2.S.7 {bracket}
VIA2.S.8 {bracket}
VIA2.EN.8 {bracket}
M3.EN.4 {bracket}
VIA3.W.6 {bracket}
VIA3.S.7 {bracket}
VIA3.S.8 {bracket}
VIA3.EN.8 {bracket}
M4.EN.4 {bracket}
VIA4.W.6 {bracket}
VIA4.S.7 {bracket}
VIA4.S.8 {bracket}
VIA4.EN.8 {bracket}
M5.EN.4 {bracket}
VIA5.W.6 {bracket}
VIA5.S.7 {bracket}
VIA5.S.8 {bracket}
VIA5.EN.8 {bracket}
M6.EN.4 {bracket}
VIA6.W.6 {bracket}
VIA6.S.7 {bracket}
VIA6.S.8 {bracket}
VIA6.EN.8 {bracket}
M7.EN.4 {bracket}
VIA7.W.6 {bracket}
VIA7.S.7 {bracket}
VIA7.S.8 {bracket}
VIA7.EN.8 {bracket}
M8.EN.4 {bracket}
RV_CHECK = RV NOT SEALRING_EXCLUDE
RV_NIND = RV_CHECK NOT INSIDE IND_EXD
RV_IND = RV_CHECK INSIDE IND_EXD
RV.W.1 {bracket}
RV.S.1 {bracket}
RV.EN.1 {bracket}
RV.R.1 {bracket}
AP.W.1 {bracket}
AP.W.2 {bracket}
AP.S.1 {bracket}
AP.EN.1 {bracket}
#IFDEF FULL_CHIP
AP.DN.1 {bracket}
AP.DN.1.1 {bracket}
#ENDIF
#IFDEF HALF_NODE
VARIABLE m1_thickness 0.125
#ELSE
VARIABLE m1_thickness 0.13
#ENDIF
#IFDEF HALF_NODE
VARIABLE m2_thickness 0.15
#ELSE
VARIABLE m2_thickness 0.14
#ENDIF
#IFDEF HALF_NODE
VARIABLE m3_thickness 0.15
#ELSE
VARIABLE m3_thickness 0.14
#ENDIF
#IFDEF HALF_NODE
VARIABLE m4_thickness 0.15
#ELSE
VARIABLE m4_thickness 0.14
#ENDIF
#IFDEF HALF_NODE
VARIABLE m5_thickness 0.15
#ELSE
VARIABLE m5_thickness 0.14
#ENDIF
#IFDEF HALF_NODE
VARIABLE m6_thickness 0.15
#ELSE
VARIABLE m6_thickness 0.14
#ENDIF
#IFDEF HALF_NODE
VARIABLE m7_thickness 0.15
#ELSE
VARIABLE m7_thickness 0.14
#ENDIF
#IFDEF HALF_NODE
VARIABLE m8_thickness 0.15
#ELSE
VARIABLE m8_thickness 0.14
#ENDIF
#IFDEF HALF_NODE
VARIABLE m9_thickness 0.85
#ELSE
VARIABLE m9_thickness 0.9
#ENDIF
#IFDEF HALF_NODE
VARIABLE m10_thickness 0.85
#ELSE
VARIABLE m10_thickness 0.9
#ENDIF
#IFDEF AP_36K_THICKNESS
VARIABLE ap_thickness 3.6
#ELSE
#IFDEF AP_28K_THICKNESS
VARIABLE ap_thickness 2.8
#ELSE
#IFDEF AP_20K_THICKNESS
VARIABLE ap_thickness 2.0
#ELSE
VARIABLE ap_thickness 1.45
#ENDIF
#ENDIF
#ENDIF
CHIP_MOM = COPY CHIPx
CONNECT CHIP_MOM
MOM_M1 = MOMDMY_1 AND M1
MOM_M1_EDGE = M1 COIN INSIDE EDGE MOM_M1
MOM_M1_LINE_END = CONVEX EDGE MOM_M1_EDGE ANGLE1 == 90 ANGLE2 == 90
MOM_M1_SIDE_EDGE = MOM_M1_EDGE NOT COIN INSIDE EDGE MOM_M1_LINE_END
MOM_M1_CAP_EDGE = EXT [MOM_M1_SIDE_EDGE] < (M1_W_1+2*M1_S_1) OPPOSITE SPACE
MOM_M1_CAP_EDGE_EXP = EXPAND EDGE MOM_M1_CAP_EDGE INSIDE BY 0.001
MOM_M1_CAP_EDGE_EXP_C = STAMP MOM_M1_CAP_EDGE_EXP BY CHIP_MOM
MOM_M2 = MOMDMY_2 AND M2
MOM_M2_EDGE = M2 COIN INSIDE EDGE MOM_M2
MOM_M2_LINE_END = CONVEX EDGE MOM_M2_EDGE ANGLE1 == 90 ANGLE2 == 90
MOM_M2_SIDE_EDGE = MOM_M2_EDGE NOT COIN INSIDE EDGE MOM_M2_LINE_END
MOM_M2_CAP_EDGE = EXT [MOM_M2_SIDE_EDGE] < (M2_W_1+2*M2_S_1) OPPOSITE SPACE
MOM_M2_CAP_EDGE_EXP = EXPAND EDGE MOM_M2_CAP_EDGE INSIDE BY 0.001
MOM_M2_CAP_EDGE_EXP_C = STAMP MOM_M2_CAP_EDGE_EXP BY CHIP_MOM
MOM_M3 = MOMDMY_3 AND M3
MOM_M3_EDGE = M3 COIN INSIDE EDGE MOM_M3
MOM_M3_LINE_END = CONVEX EDGE MOM_M3_EDGE ANGLE1 == 90 ANGLE2 == 90
MOM_M3_SIDE_EDGE = MOM_M3_EDGE NOT COIN INSIDE EDGE MOM_M3_LINE_END
MOM_M3_CAP_EDGE = EXT [MOM_M3_SIDE_EDGE] < (M3_W_1+2*M3_S_1) OPPOSITE SPACE
MOM_M3_CAP_EDGE_EXP = EXPAND EDGE MOM_M3_CAP_EDGE INSIDE BY 0.001
MOM_M3_CAP_EDGE_EXP_C = STAMP MOM_M3_CAP_EDGE_EXP BY CHIP_MOM
MOM_M4 = MOMDMY_4 AND M4
MOM_M4_EDGE = M4 COIN INSIDE EDGE MOM_M4
MOM_M4_LINE_END = CONVEX EDGE MOM_M4_EDGE ANGLE1 == 90 ANGLE2 == 90
MOM_M4_SIDE_EDGE = MOM_M4_EDGE NOT COIN INSIDE EDGE MOM_M4_LINE_END
MOM_M4_CAP_EDGE = EXT [MOM_M4_SIDE_EDGE] < (M4_W_1+2*M4_S_1) OPPOSITE SPACE
MOM_M4_CAP_EDGE_EXP = EXPAND EDGE MOM_M4_CAP_EDGE INSIDE BY 0.001
MOM_M4_CAP_EDGE_EXP_C = STAMP MOM_M4_CAP_EDGE_EXP BY CHIP_MOM
MOM_M5 = MOMDMY_5 AND M5
MOM_M5_EDGE = M5 COIN INSIDE EDGE MOM_M5
MOM_M5_LINE_END = CONVEX EDGE MOM_M5_EDGE ANGLE1 == 90 ANGLE2 == 90
MOM_M5_SIDE_EDGE = MOM_M5_EDGE NOT COIN INSIDE EDGE MOM_M5_LINE_END
MOM_M5_CAP_EDGE = EXT [MOM_M5_SIDE_EDGE] < (M5_W_1+2*M5_S_1) OPPOSITE SPACE
MOM_M5_CAP_EDGE_EXP = EXPAND EDGE MOM_M5_CAP_EDGE INSIDE BY 0.001
MOM_M5_CAP_EDGE_EXP_C = STAMP MOM_M5_CAP_EDGE_EXP BY CHIP_MOM
MOM_M6 = MOMDMY_6 AND M6
MOM_M6_EDGE = M6 COIN INSIDE EDGE MOM_M6
MOM_M6_LINE_END = CONVEX EDGE MOM_M6_EDGE ANGLE1 == 90 ANGLE2 == 90
MOM_M6_SIDE_EDGE = MOM_M6_EDGE NOT COIN INSIDE EDGE MOM_M6_LINE_END
MOM_M6_CAP_EDGE = EXT [MOM_M6_SIDE_EDGE] < (M6_W_1+2*M6_S_1) OPPOSITE SPACE
MOM_M6_CAP_EDGE_EXP = EXPAND EDGE MOM_M6_CAP_EDGE INSIDE BY 0.001
MOM_M6_CAP_EDGE_EXP_C = STAMP MOM_M6_CAP_EDGE_EXP BY CHIP_MOM
MOM_M7 = MOMDMY_7 AND M7
MOM_M7_EDGE = M7 COIN INSIDE EDGE MOM_M7
MOM_M7_LINE_END = CONVEX EDGE MOM_M7_EDGE ANGLE1 == 90 ANGLE2 == 90
MOM_M7_SIDE_EDGE = MOM_M7_EDGE NOT COIN INSIDE EDGE MOM_M7_LINE_END
MOM_M7_CAP_EDGE = EXT [MOM_M7_SIDE_EDGE] < (M7_W_1+2*M7_S_1) OPPOSITE SPACE
MOM_M7_CAP_EDGE_EXP = EXPAND EDGE MOM_M7_CAP_EDGE INSIDE BY 0.001
MOM_M7_CAP_EDGE_EXP_C = STAMP MOM_M7_CAP_EDGE_EXP BY CHIP_MOM
MOM_M8 = MOMDMY_8 AND M8
MOM_M8_EDGE = M8 COIN INSIDE EDGE MOM_M8
MOM_M8_LINE_END = CONVEX EDGE MOM_M8_EDGE ANGLE1 == 90 ANGLE2 == 90
MOM_M8_SIDE_EDGE = MOM_M8_EDGE NOT COIN INSIDE EDGE MOM_M8_LINE_END
MOM_M8_CAP_EDGE = EXT [MOM_M8_SIDE_EDGE] < (M8_W_1+2*M8_S_1) OPPOSITE SPACE
MOM_M8_CAP_EDGE_EXP = EXPAND EDGE MOM_M8_CAP_EDGE INSIDE BY 0.001
MOM_M8_CAP_EDGE_EXP_C = STAMP MOM_M8_CAP_EDGE_EXP BY CHIP_MOM
MOM_M9 = MOMDMY_9 AND M9
MOM_M9_EDGE = M9 COIN INSIDE EDGE MOM_M9
MOM_M9_LINE_END = CONVEX EDGE MOM_M9_EDGE ANGLE1 == 90 ANGLE2 == 90
MOM_M9_SIDE_EDGE = MOM_M9_EDGE NOT COIN INSIDE EDGE MOM_M9_LINE_END
MOM_M9_CAP_EDGE = EXT [MOM_M9_SIDE_EDGE] < (M9_W_1+2*M9_S_1) OPPOSITE SPACE
MOM_M9_CAP_EDGE_EXP = EXPAND EDGE MOM_M9_CAP_EDGE INSIDE BY 0.001
MOM_M9_CAP_EDGE_EXP_C = STAMP MOM_M9_CAP_EDGE_EXP BY CHIP_MOM
MOM_M10 = MOMDMY_10 AND M10
MOM_M10_EDGE = M10 COIN INSIDE EDGE MOM_M10
MOM_M10_LINE_END = CONVEX EDGE MOM_M10_EDGE ANGLE1 == 90 ANGLE2 == 90
MOM_M10_SIDE_EDGE = MOM_M10_EDGE NOT COIN INSIDE EDGE MOM_M10_LINE_END
MOM_M10_CAP_EDGE = EXT [MOM_M10_SIDE_EDGE] < (M10_W_1+2*M10_S_1) OPPOSITE SPACE
MOM_M10_CAP_EDGE_EXP = EXPAND EDGE MOM_M10_CAP_EDGE INSIDE BY 0.001
MOM_M10_CAP_EDGE_EXP_C = STAMP MOM_M10_CAP_EDGE_EXP BY CHIP_MOM
MOM_AP = MOMDMY_AP AND AP
MOM_AP_EDGE = AP COIN INSIDE EDGE MOM_AP
MOM_AP_LINE_END = CONVEX EDGE MOM_AP_EDGE ANGLE1 == 90 ANGLE2 == 90
MOM_AP_SIDE_EDGE = MOM_AP_EDGE NOT COIN INSIDE EDGE MOM_AP_LINE_END
MOM_AP_CAP_EDGE = EXT [MOM_AP_SIDE_EDGE] < (AP_W_1+2*AP_S_1) OPPOSITE SPACE
MOM_AP_CAP_EDGE_EXP = EXPAND EDGE MOM_AP_CAP_EDGE INSIDE BY 0.001
MOM_AP_CAP_EDGE_EXP_C = STAMP MOM_AP_CAP_EDGE_EXP BY CHIP_MOM
MOM.S.2.M1 {bracket}
MOM.S.2.M2 {bracket}
MOM.S.2.M3 {bracket}
MOM.S.2.M4 {bracket}
MOM.S.2.M5 {bracket}
MOM.S.2.M6 {bracket}
MOM.S.2.M7 {bracket}
MOM.S.2.M8 {bracket}
MOM.A.1 {bracket}
MOM.R.1 {bracket}
#IFDEF FULL_CHIP
MOM.R.2 {bracket}
#ENDIF
DM1.W.1 {bracket}
DM1.W.2 {bracket}
DM1.S.1 {bracket}
DM1.S.2 {bracket}
DM1.S.3 {bracket}
#IFDEF FULL_CHIP
DM1.EN.1 {bracket}
#ENDIF
DM1.A.1 {bracket}
DM1.A.2 {bracket}
#IFDEF FULL_CHIP
DM1.R.1 {bracket}
#ENDIF
DM1.R.3 {bracket}
DM1_O.R.1 {bracket}
DM2.W.1 {bracket}
DM2.W.2 {bracket}
DM2.S.1 {bracket}
DM2.S.2 {bracket}
DM2.S.3 {bracket}
#IFDEF FULL_CHIP
DM2.EN.1 {bracket}
#ENDIF
DM2.EN.2 {bracket}
DM2.A.1 {bracket}
DM2.A.2 {bracket}
#IFDEF FULL_CHIP
DM2.R.1 {bracket}
#ENDIF
DM2.R.3 {bracket}
DM2_O.R.1 {bracket}
DM3.W.1 {bracket}
DM3.W.2 {bracket}
DM3.S.1 {bracket}
DM3.S.2 {bracket}
DM3.S.3 {bracket}
#IFDEF FULL_CHIP
DM3.EN.1 {bracket}
#ENDIF
DM3.EN.2 {bracket}
DM3.A.1 {bracket}
DM3.A.2 {bracket}
#IFDEF FULL_CHIP
DM3.R.1 {bracket}
#ENDIF
DM3.R.3 {bracket}
DM3_O.R.1 {bracket}
DM4.W.1 {bracket}
DM4.W.2 {bracket}
DM4.S.1 {bracket}
DM4.S.2 {bracket}
DM4.S.3 {bracket}
#IFDEF FULL_CHIP
DM4.EN.1 {bracket}
#ENDIF
DM4.EN.2 {bracket}
DM4.A.1 {bracket}
DM4.A.2 {bracket}
#IFDEF FULL_CHIP
DM4.R.1 {bracket}
#ENDIF
DM4.R.3 {bracket}
DM4_O.R.1 {bracket}
DM5.W.1 {bracket}
DM5.W.2 {bracket}
DM5.S.1 {bracket}
DM5.S.2 {bracket}
DM5.S.3 {bracket}
#IFDEF FULL_CHIP
DM5.EN.1 {bracket}
#ENDIF
DM5.EN.2 {bracket}
DM5.A.1 {bracket}
DM5.A.2 {bracket}
#IFDEF FULL_CHIP
DM5.R.1 {bracket}
#ENDIF
DM5.R.3 {bracket}
DM5_O.R.1 {bracket}
DM6.W.1 {bracket}
DM6.W.2 {bracket}
DM6.S.1 {bracket}
DM6.S.2 {bracket}
DM6.S.3 {bracket}
#IFDEF FULL_CHIP
DM6.EN.1 {bracket}
#ENDIF
DM6.EN.2 {bracket}
DM6.A.1 {bracket}
DM6.A.2 {bracket}
#IFDEF FULL_CHIP
DM6.R.1 {bracket}
#ENDIF
DM6.R.3 {bracket}
DM6_O.R.1 {bracket}
DM7.W.1 {bracket}
DM7.W.2 {bracket}
DM7.S.1 {bracket}
DM7.S.2 {bracket}
DM7.S.3 {bracket}
#IFDEF FULL_CHIP
DM7.EN.1 {bracket}
#ENDIF
DM7.EN.2 {bracket}
DM7.A.1 {bracket}
DM7.A.2 {bracket}
#IFDEF FULL_CHIP
DM7.R.1 {bracket}
#ENDIF
DM7.R.3 {bracket}
DM7_O.R.1 {bracket}
DM8.W.1 {bracket}
DM8.W.2 {bracket}
DM8.S.1 {bracket}
DM8.S.2 {bracket}
DM8.S.3 {bracket}
#IFDEF FULL_CHIP
DM8.EN.1 {bracket}
#ENDIF
DM8.EN.2 {bracket}
DM8.A.1 {bracket}
DM8.A.2 {bracket}
#IFDEF FULL_CHIP
DM8.R.1 {bracket}
#ENDIF
DM8.R.3 {bracket}
DM8_O.R.1 {bracket}
DM9.W.1 {bracket}
DM9.W.2 {bracket}
DM9.S.1 {bracket}
DM9.S.2 {bracket}
DM9.S.3 {bracket}
#IFDEF FULL_CHIP
DM9.EN.1 {bracket}
#ENDIF
DM9.A.1 {bracket}
DM9.A.2 {bracket}
#IFDEF FULL_CHIP
DM9.R.1 {bracket}
#ENDIF
DM9.R.3 {bracket}
DM10.W.1 {bracket}
DM10.W.2 {bracket}
DM10.S.1 {bracket}
DM10.S.2 {bracket}
DM10.S.3 {bracket}
#IFDEF FULL_CHIP
DM10.EN.1 {bracket}
#ENDIF
DM10.A.1 {bracket}
DM10.A.2 {bracket}
#IFDEF FULL_CHIP
DM10.R.1 {bracket}
#ENDIF
DM10.R.3 {bracket}
DVIA1.W.1 {bracket}
DVIA1.S.1 {bracket}
DVIA1.S.2 {bracket}
DVIA1.EN.1 {bracket}
DVIA1.R.1 {bracket}
DVIA1.R.2 {bracket}
#IFDEF FULL_CHIP
#IFDEF DVIAxR3_For_NonFlipChip
DVIAxR3_CHECK = COPY CHIPx
#ELSE
DVIAxR3_CHECK = CHIPx INTERACT UBMi
#ENDIF
DVIA1.R.3 {bracket}
#ENDIF
DVIA2.W.1 {bracket}
DVIA2.S.1 {bracket}
DVIA2.S.2 {bracket}
DVIA2.EN.1 {bracket}
DVIA2.R.1 {bracket}
DVIA2.R.2 {bracket}
#IFDEF FULL_CHIP
DVIA2.R.3 {bracket}
#ENDIF
DVIA3.W.1 {bracket}
DVIA3.S.1 {bracket}
DVIA3.S.2 {bracket}
DVIA3.EN.1 {bracket}
DVIA3.R.1 {bracket}
DVIA3.R.2 {bracket}
#IFDEF FULL_CHIP
DVIA3.R.3 {bracket}
#ENDIF
DVIA4.W.1 {bracket}
DVIA4.S.1 {bracket}
DVIA4.S.2 {bracket}
DVIA4.EN.1 {bracket}
DVIA4.R.1 {bracket}
DVIA4.R.2 {bracket}
#IFDEF FULL_CHIP
DVIA4.R.3 {bracket}
#ENDIF
DVIA5.W.1 {bracket}
DVIA5.S.1 {bracket}
DVIA5.S.2 {bracket}
DVIA5.EN.1 {bracket}
DVIA5.R.1 {bracket}
DVIA5.R.2 {bracket}
#IFDEF FULL_CHIP
DVIA5.R.3 {bracket}
#ENDIF
DVIA6.W.1 {bracket}
DVIA6.S.1 {bracket}
DVIA6.S.2 {bracket}
DVIA6.EN.1 {bracket}
DVIA6.R.1 {bracket}
DVIA6.R.2 {bracket}
#IFDEF FULL_CHIP
DVIA6.R.3 {bracket}
#ENDIF
DVIA7.W.1 {bracket}
DVIA7.S.1 {bracket}
DVIA7.S.2 {bracket}
DVIA7.EN.1 {bracket}
DVIA7.R.1 {bracket}
DVIA7.R.2 {bracket}
#IFDEF FULL_CHIP
DVIA7.R.3 {bracket}
#ENDIF
#ENDIF
LOGO.S.1 {bracket}
LOGO.O.1 {bracket}
#IFDEF FULL_CHIP
#IFNDEF WITH_SEALRING
CSR.R.1.DNWi {bracket}
CSR.R.1.NWi {bracket}
CSR.R.1.OD12i {bracket}
CSR.R.1.OD18i {bracket}
CSR.R.1.OD1815 {bracket}
CSR.R.1.OD25i {bracket}
CSR.R.1.OD2533 {bracket}
CSR.R.1.OD2518 {bracket}
CSR.R.1.OD25_LK {bracket}
CSR.R.1.OD33i {bracket}
CSR.R.1.ODDECAP {bracket}
CSR.R.1.PPi {bracket}
CSR.R.1.NPi {bracket}
CSR.R.1.HVD_N {bracket}
CSR.R.1.HVD_P {bracket}
CSR.R.1.COi {bracket}
CSR.R.1.COPUSH {bracket}
CSR.R.1.COiSRAM {bracket}
CSR.R.1.CBi {bracket}
CSR.R.1.CB2Fi {bracket}
CSR.R.1.CB2Wi {bracket}
CSR.R.1.RPOi {bracket}
CSR.R.1.NTNi {bracket}
CSR.R.1.NCapNTNi {bracket}
CSR.R.1.LPP_NTNi {bracket}
CSR.R.1.LPP_NTN_21i {bracket}
CSR.R.1.LPP_NTN_DPOi {bracket}
CSR.R.1.LPP_NTN_120i {bracket}
CSR.R.1.POFUSE {bracket}
CSR.R.1.FUSELINK {bracket}
CSR.R.1.PMi {bracket}
CSR.R.1.PM1i {bracket}
CSR.R.1.PM2i {bracket}
CSR.R.1.SEALRING_ORI {bracket}
CSR.R.1.SEALRING_DB {bracket}
CSR.R.1.SEALRING_ALL {bracket}
CSR.R.1.VTHNi {bracket}
CSR.R.1.VTHPi {bracket}
CSR.R.1.VTLNi {bracket}
CSR.R.1.VTLPi {bracket}
CSR.R.1.VTULNi {bracket}
CSR.R.1.VTULPi {bracket}
CSR.R.1.VTLN18 {bracket}
CSR.R.1.CBDi {bracket}
CSR.R.1.CBDB {bracket}
CSR.R.1.UBMi {bracket}
CSR.R.1.UBMB {bracket}
CSR.R.1.RH {bracket}
CSR.R.1.ESDIMP {bracket}
CSR.R.1.VARi {bracket}
CSR.R.1.DVAR {bracket}
CSR.R.1.APi {bracket}
CSR.R.1.Cu_PPIi {bracket}
CSR.R.1.AP_BSL {bracket}
CSR.R.1.AP_BSP {bracket}
CSR.R.1.CBMi {bracket}
CSR.R.1.CTMi {bracket}
CSR.R.1.RVi {bracket}
CSR.R.1.RV_BSL {bracket}
CSR.R.1.DCOi {bracket}
CSR.R.1.LMARK {bracket}
CSR.R.1.SRM {bracket}
CSR.R.1.SRMN {bracket}
CSR.R.1.SRMP {bracket}
CSR.R.1.SRMRP {bracket}
CSR.R.1.NPreDOSRM {bracket}
CSR.R.1.ROM {bracket}
CSR.R.1.SRM_HS {bracket}
CSR.R.1.SRAMDMY {bracket}
CSR.R.1.SRAMDMY_PAS {bracket}
CSR.R.1.SRAMDMY_PERI_LP {bracket}
CSR.R.1.SRAMDMY_PERI_G {bracket}
CSR.R.1.CO2 {bracket}
CSR.R.1.DPSRM {bracket}
CSR.R.1.PRSRM {bracket}
CSR.R.1.SRMLOP12 {bracket}
CSR.R.1.SRMLOP13 {bracket}
CSR.R.1.SRMLOP14 {bracket}
CSR.R.1.LVLOP {bracket}
CSR.R.1.HCDPLOP {bracket}
CSR.R.1.TPLOP_8T {bracket}
CSR.R.1.TPLOP_10T {bracket}
CSR.R.1.RAM1TDMY {bracket}
CSR.R.1.OD1T {bracket}
CSR.R.1.OD1TH {bracket}
CSR.R.1.OD1TM {bracket}
CSR.R.1.OD1T_WLD {bracket}
CSR.R.1.OD1T_MOSCAP {bracket}
CSR.R.1.OD1T_CP {bracket}
CSR.R.1.OD1T_20 {bracket}
CSR.R.1.OD1T_18 {bracket}
CSR.R.1.OD1T_16 {bracket}
CSR.R.1.CLDD {bracket}
CSR.R.1.EDRAM_DECAP {bracket}
CSR.R.1.SNCT {bracket}
CSR.R.1.CROWN {bracket}
CSR.R.1.P3 {bracket}
CSR.R.1.LDDBLK {bracket}
CSR.R.1.CSRDMY {bracket}
CSR.R.1.CSRBIB1DMY {bracket}
CSR.R.1.CSRBIB2DMY {bracket}
CSR.R.1.CDUDMY {bracket}
CSR.R.1.TCDDMY {bracket}
CSR.R.1.TCDDMY_H {bracket}
CSR.R.1.TCDDMY_V {bracket}
CSR.R.1.ICOVL {bracket}
CSR.R.1.LOGO {bracket}
CSR.R.1.INDDMY {bracket}
CSR.R.1.TLDMY {bracket}
CSR.R.1.WBDMY {bracket}
CSR.R.1.DIODMY {bracket}
CSR.R.1.RFDMY {bracket}
CSR.R.1.RFIPDMY {bracket}
CSR.R.1.LUPWDMY {bracket}
CSR.R.1.M1i {bracket}
CSR.R.1.DM1_O {bracket}
CSR.R.1.DUM1 {bracket}
CSR.R.1.M2i {bracket}
CSR.R.1.DM2_O {bracket}
CSR.R.1.DUM2 {bracket}
CSR.R.1.M3i {bracket}
CSR.R.1.DM3_O {bracket}
CSR.R.1.DUM3 {bracket}
CSR.R.1.M4i {bracket}
CSR.R.1.DM4_O {bracket}
CSR.R.1.DUM4 {bracket}
CSR.R.1.M5i {bracket}
CSR.R.1.DM5_O {bracket}
CSR.R.1.DUM5 {bracket}
CSR.R.1.M6i {bracket}
CSR.R.1.DM6_O {bracket}
CSR.R.1.DUM6 {bracket}
CSR.R.1.M7i {bracket}
CSR.R.1.DM7_O {bracket}
CSR.R.1.DUM7 {bracket}
CSR.R.1.M8i {bracket}
CSR.R.1.DM8_O {bracket}
CSR.R.1.DUM8 {bracket}
CSR.R.1.M9_OLD {bracket}
CSR.R.1.M9_NEW {bracket}
CSR.R.1.DUM9_OLD {bracket}
CSR.R.1.DUM9_NEW {bracket}
CSR.R.1.M10_OLD {bracket}
CSR.R.1.M10_NEW {bracket}
CSR.R.1.DUM10_OLD {bracket}
CSR.R.1.DUM10_NEW {bracket}
CSR.R.1.VIA1i {bracket}
CSR.R.1.DVIA1 {bracket}
CSR.R.1.VIA2i {bracket}
CSR.R.1.DVIA2 {bracket}
CSR.R.1.VIA3i {bracket}
CSR.R.1.DVIA3 {bracket}
CSR.R.1.VIA4i {bracket}
CSR.R.1.DVIA4 {bracket}
CSR.R.1.VIA5i {bracket}
CSR.R.1.DVIA5 {bracket}
CSR.R.1.VIA6i {bracket}
CSR.R.1.DVIA6 {bracket}
CSR.R.1.VIA7i {bracket}
CSR.R.1.DVIA7 {bracket}
CSR.R.1.VIA8_OLD {bracket}
CSR.R.1.VIA8_NEW {bracket}
CSR.R.1.VIA9_OLD {bracket}
CSR.R.1.VIA9_NEW {bracket}
CSR.R.1.ODi {bracket}
CSR.R.1.ODiRFDRAIN {bracket}
CSR.R.1.ODiSRAM {bracket}
CSR.R.1.DOD {bracket}
CSR.R.1.SRDOD {bracket}
CSR.R.1.POi {bracket}
CSR.R.1.POiSRAM {bracket}
CSR.R.1.DPO {bracket}
CSR.R.1.SRDPO {bracket}
CSR.R.1.mVTLi {bracket}
CSR.R.1.BJTDMY {bracket}
CSR.R.1.POS1 {bracket}
CSR.R.1.POS2 {bracket}
CSR.R.1.POS_OTHERS {bracket}
#ELSE
SEALRING_INNER = SEALRING_ORI INSIDE (HOLES SEALRING_ORI)
SEALRING_OUTER = SEALRING_ORI NOT SEALRING_INNER
CSR_M1 = M1i AND CSRDMY
Reinforced_M1 = (CSR_M1 NOT SEALRING_ORI) INTERACT SEALRING_ORI
SR_M1 = M1i AND SEALRING_ORI
SR_M1_INNER = SR_M1 INTERACT SEALRING_INNER
SR_M1_OUTER = SR_M1 INTERACT SEALRING_OUTER
CSR_M2 = M2i AND CSRDMY
Reinforced_M2 = (CSR_M2 NOT SEALRING_ORI) INTERACT SEALRING_ORI
SR_M2 = M2i AND SEALRING_ORI
SR_M2_INNER = SR_M2 INTERACT SEALRING_INNER
SR_M2_OUTER = SR_M2 INTERACT SEALRING_OUTER
CSR_M3 = M3i AND CSRDMY
Reinforced_M3 = (CSR_M3 NOT SEALRING_ORI) INTERACT SEALRING_ORI
SR_M3 = M3i AND SEALRING_ORI
SR_M3_INNER = SR_M3 INTERACT SEALRING_INNER
SR_M3_OUTER = SR_M3 INTERACT SEALRING_OUTER
CSR_M4 = M4i AND CSRDMY
Reinforced_M4 = (CSR_M4 NOT SEALRING_ORI) INTERACT SEALRING_ORI
SR_M4 = M4i AND SEALRING_ORI
SR_M4_INNER = SR_M4 INTERACT SEALRING_INNER
SR_M4_OUTER = SR_M4 INTERACT SEALRING_OUTER
CSR_M5 = M5i AND CSRDMY
Reinforced_M5 = (CSR_M5 NOT SEALRING_ORI) INTERACT SEALRING_ORI
SR_M5 = M5i AND SEALRING_ORI
SR_M5_INNER = SR_M5 INTERACT SEALRING_INNER
SR_M5_OUTER = SR_M5 INTERACT SEALRING_OUTER
CSR_M6 = M6i AND CSRDMY
Reinforced_M6 = (CSR_M6 NOT SEALRING_ORI) INTERACT SEALRING_ORI
SR_M6 = M6i AND SEALRING_ORI
SR_M6_INNER = SR_M6 INTERACT SEALRING_INNER
SR_M6_OUTER = SR_M6 INTERACT SEALRING_OUTER
CSR_M7 = M7i AND CSRDMY
Reinforced_M7 = (CSR_M7 NOT SEALRING_ORI) INTERACT SEALRING_ORI
SR_M7 = M7i AND SEALRING_ORI
SR_M7_INNER = SR_M7 INTERACT SEALRING_INNER
SR_M7_OUTER = SR_M7 INTERACT SEALRING_OUTER
CSR_M8 = M8i AND CSRDMY
Reinforced_M8 = (CSR_M8 NOT SEALRING_ORI) INTERACT SEALRING_ORI
SR_M8 = M8i AND SEALRING_ORI
SR_M8_INNER = SR_M8 INTERACT SEALRING_INNER
SR_M8_OUTER = SR_M8 INTERACT SEALRING_OUTER
CSR_M9 = M9i AND CSRDMY
Reinforced_M9 = (CSR_M9 NOT SEALRING_ORI) INTERACT SEALRING_ORI
SR_M9 = M9i AND SEALRING_ORI
SR_M9_INNER = SR_M9 INTERACT SEALRING_INNER
SR_M9_OUTER = SR_M9 INTERACT SEALRING_OUTER
CSR_M10 = M10i AND CSRDMY
Reinforced_M10 = (CSR_M10 NOT SEALRING_ORI) INTERACT SEALRING_ORI
SR_M10 = M10i AND SEALRING_ORI
SR_M10_INNER = SR_M10 INTERACT SEALRING_INNER
SR_M10_OUTER = SR_M10 INTERACT SEALRING_OUTER
SR_CO = CO INTERACT (SEALRING_ORI OR SEALRING_DB)
SR_VIA1 = VIA1 INTERACT (SEALRING_ORI OR SEALRING_DB)
SR_VIA1_BAR = NOT RECTANGLE SR_VIA1
SR_VIA1_HOLE = SR_VIA1 NOT SR_VIA1_BAR
SR_VIA1_BAR_INNER = SR_VIA1_BAR INTERACT SEALRING_INNER
SR_VIA1_BAR_OUTER = SR_VIA1_BAR INTERACT SEALRING_OUTER
SR_VIA2 = VIA2 INTERACT (SEALRING_ORI OR SEALRING_DB)
SR_VIA2_BAR = NOT RECTANGLE SR_VIA2
SR_VIA2_HOLE = SR_VIA2 NOT SR_VIA2_BAR
SR_VIA2_BAR_INNER = SR_VIA2_BAR INTERACT SEALRING_INNER
SR_VIA2_BAR_OUTER = SR_VIA2_BAR INTERACT SEALRING_OUTER
SR_VIA3 = VIA3 INTERACT (SEALRING_ORI OR SEALRING_DB)
SR_VIA3_BAR = NOT RECTANGLE SR_VIA3
SR_VIA3_HOLE = SR_VIA3 NOT SR_VIA3_BAR
SR_VIA3_BAR_INNER = SR_VIA3_BAR INTERACT SEALRING_INNER
SR_VIA3_BAR_OUTER = SR_VIA3_BAR INTERACT SEALRING_OUTER
SR_VIA4 = VIA4 INTERACT (SEALRING_ORI OR SEALRING_DB)
SR_VIA4_BAR = NOT RECTANGLE SR_VIA4
SR_VIA4_HOLE = SR_VIA4 NOT SR_VIA4_BAR
SR_VIA4_BAR_INNER = SR_VIA4_BAR INTERACT SEALRING_INNER
SR_VIA4_BAR_OUTER = SR_VIA4_BAR INTERACT SEALRING_OUTER
SR_VIA5 = VIA5 INTERACT (SEALRING_ORI OR SEALRING_DB)
SR_VIA5_BAR = NOT RECTANGLE SR_VIA5
SR_VIA5_HOLE = SR_VIA5 NOT SR_VIA5_BAR
SR_VIA5_BAR_INNER = SR_VIA5_BAR INTERACT SEALRING_INNER
SR_VIA5_BAR_OUTER = SR_VIA5_BAR INTERACT SEALRING_OUTER
SR_VIA6 = VIA6 INTERACT (SEALRING_ORI OR SEALRING_DB)
SR_VIA6_BAR = NOT RECTANGLE SR_VIA6
SR_VIA6_HOLE = SR_VIA6 NOT SR_VIA6_BAR
SR_VIA6_BAR_INNER = SR_VIA6_BAR INTERACT SEALRING_INNER
SR_VIA6_BAR_OUTER = SR_VIA6_BAR INTERACT SEALRING_OUTER
SR_VIA7 = VIA7 INTERACT (SEALRING_ORI OR SEALRING_DB)
SR_VIA7_BAR = NOT RECTANGLE SR_VIA7
SR_VIA7_HOLE = SR_VIA7 NOT SR_VIA7_BAR
SR_VIA7_BAR_INNER = SR_VIA7_BAR INTERACT SEALRING_INNER
SR_VIA7_BAR_OUTER = SR_VIA7_BAR INTERACT SEALRING_OUTER
SR_VIA8 = VIA8 INTERACT (SEALRING_ORI OR SEALRING_DB)
SR_VIA8_BAR = NOT RECTANGLE SR_VIA8
SR_VIA8_HOLE = SR_VIA8 NOT SR_VIA8_BAR
SR_VIA8_BAR_INNER = SR_VIA8_BAR INTERACT SEALRING_INNER
SR_VIA8_BAR_OUTER = SR_VIA8_BAR INTERACT SEALRING_OUTER
SR_VIA9 = VIA9 INTERACT (SEALRING_ORI OR SEALRING_DB)
SR_VIA9_BAR = NOT RECTANGLE SR_VIA9
SR_VIA9_HOLE = SR_VIA9 NOT SR_VIA9_BAR
SR_VIA9_BAR_INNER = SR_VIA9_BAR INTERACT SEALRING_INNER
SR_VIA9_BAR_OUTER = SR_VIA9_BAR INTERACT SEALRING_OUTER
#IFNDEF OLD_SEALRING
CHIP_CORNER_C = (CHIP NOT ((HOLES SEALRING_DB) OR SEALRING_DB)) AND SEALRING_ALL
CSR_M1_D =  ((CSR_M1 NOT SEALRING_ORI) NOT Reinforced_M1) OR (M1i AND CHIP_CORNER_C)
ISO_M1_D = (M1 INSIDE ISO_REGION) NOT CDUDMY
SLDB_M1 = M1 INTERACT SEALRING_DB
CSR_M2_D =  ((CSR_M2 NOT SEALRING_ORI) NOT Reinforced_M2) OR (M2i AND CHIP_CORNER_C)
ISO_M2_D = (M2 INSIDE ISO_REGION) NOT CDUDMY
SLDB_M2 = M2 INTERACT SEALRING_DB
CSR_M3_D =  ((CSR_M3 NOT SEALRING_ORI) NOT Reinforced_M3) OR (M3i AND CHIP_CORNER_C)
ISO_M3_D = (M3 INSIDE ISO_REGION) NOT CDUDMY
SLDB_M3 = M3 INTERACT SEALRING_DB
CSR_M4_D =  ((CSR_M4 NOT SEALRING_ORI) NOT Reinforced_M4) OR (M4i AND CHIP_CORNER_C)
ISO_M4_D = (M4 INSIDE ISO_REGION) NOT CDUDMY
SLDB_M4 = M4 INTERACT SEALRING_DB
CSR_M5_D =  ((CSR_M5 NOT SEALRING_ORI) NOT Reinforced_M5) OR (M5i AND CHIP_CORNER_C)
ISO_M5_D = (M5 INSIDE ISO_REGION) NOT CDUDMY
SLDB_M5 = M5 INTERACT SEALRING_DB
CSR_M6_D =  ((CSR_M6 NOT SEALRING_ORI) NOT Reinforced_M6) OR (M6i AND CHIP_CORNER_C)
ISO_M6_D = (M6 INSIDE ISO_REGION) NOT CDUDMY
SLDB_M6 = M6 INTERACT SEALRING_DB
CSR_M7_D =  ((CSR_M7 NOT SEALRING_ORI) NOT Reinforced_M7) OR (M7i AND CHIP_CORNER_C)
ISO_M7_D = (M7 INSIDE ISO_REGION) NOT CDUDMY
SLDB_M7 = M7 INTERACT SEALRING_DB
CSR_M8_D =  ((CSR_M8 NOT SEALRING_ORI) NOT Reinforced_M8) OR (M8i AND CHIP_CORNER_C)
ISO_M8_D = (M8 INSIDE ISO_REGION) NOT CDUDMY
SLDB_M8 = M8 INTERACT SEALRING_DB
CSR_M9_D =  ((CSR_M9 NOT SEALRING_ORI) NOT Reinforced_M9) OR (M9i AND CHIP_CORNER_C)
ISO_M9_D = (M9 INSIDE ISO_REGION) NOT CDUDMY
SLDB_M9 = M9 INTERACT SEALRING_DB
CSR_M10_D =  ((CSR_M10 NOT SEALRING_ORI) NOT Reinforced_M10) OR (M10i AND CHIP_CORNER_C)
ISO_M10_D = (M10 INSIDE ISO_REGION) NOT CDUDMY
SLDB_M10 = M10 INTERACT SEALRING_DB
CSR_VIA1_D = (((VIA1i AND CSRDMY) NOT SEALRING_ORI) NOT Reinforced_M1) OR (VIA1i AND CHIP_CORNER_C)
ISO_VIA1_D = (VIA1 INSIDE ISO_REGION) NOT CDUDMY
SR_VIA1_BAR_SLDB = SR_VIA1_BAR AND SEALRING_DB
SR_VIA1_BAR_SR = SR_VIA1_BAR NOT SEALRING_DB
SR_VIA1_HOLE_SLDB = SR_VIA1_HOLE AND SEALRING_DB
SR_VIA1_HOLE_SR = SR_VIA1_HOLE NOT SEALRING_DB
CSR_VIA2_D = (((VIA2i AND CSRDMY) NOT SEALRING_ORI) NOT Reinforced_M2) OR (VIA2i AND CHIP_CORNER_C)
ISO_VIA2_D = (VIA2 INSIDE ISO_REGION) NOT CDUDMY
SR_VIA2_BAR_SLDB = SR_VIA2_BAR AND SEALRING_DB
SR_VIA2_BAR_SR = SR_VIA2_BAR NOT SEALRING_DB
SR_VIA2_HOLE_SLDB = SR_VIA2_HOLE AND SEALRING_DB
SR_VIA2_HOLE_SR = SR_VIA2_HOLE NOT SEALRING_DB
CSR_VIA3_D = (((VIA3i AND CSRDMY) NOT SEALRING_ORI) NOT Reinforced_M3) OR (VIA3i AND CHIP_CORNER_C)
ISO_VIA3_D = (VIA3 INSIDE ISO_REGION) NOT CDUDMY
SR_VIA3_BAR_SLDB = SR_VIA3_BAR AND SEALRING_DB
SR_VIA3_BAR_SR = SR_VIA3_BAR NOT SEALRING_DB
SR_VIA3_HOLE_SLDB = SR_VIA3_HOLE AND SEALRING_DB
SR_VIA3_HOLE_SR = SR_VIA3_HOLE NOT SEALRING_DB
CSR_VIA4_D = (((VIA4i AND CSRDMY) NOT SEALRING_ORI) NOT Reinforced_M4) OR (VIA4i AND CHIP_CORNER_C)
ISO_VIA4_D = (VIA4 INSIDE ISO_REGION) NOT CDUDMY
SR_VIA4_BAR_SLDB = SR_VIA4_BAR AND SEALRING_DB
SR_VIA4_BAR_SR = SR_VIA4_BAR NOT SEALRING_DB
SR_VIA4_HOLE_SLDB = SR_VIA4_HOLE AND SEALRING_DB
SR_VIA4_HOLE_SR = SR_VIA4_HOLE NOT SEALRING_DB
CSR_VIA5_D = (((VIA5i AND CSRDMY) NOT SEALRING_ORI) NOT Reinforced_M5) OR (VIA5i AND CHIP_CORNER_C)
ISO_VIA5_D = (VIA5 INSIDE ISO_REGION) NOT CDUDMY
SR_VIA5_BAR_SLDB = SR_VIA5_BAR AND SEALRING_DB
SR_VIA5_BAR_SR = SR_VIA5_BAR NOT SEALRING_DB
SR_VIA5_HOLE_SLDB = SR_VIA5_HOLE AND SEALRING_DB
SR_VIA5_HOLE_SR = SR_VIA5_HOLE NOT SEALRING_DB
CSR_VIA6_D = (((VIA6i AND CSRDMY) NOT SEALRING_ORI) NOT Reinforced_M6) OR (VIA6i AND CHIP_CORNER_C)
ISO_VIA6_D = (VIA6 INSIDE ISO_REGION) NOT CDUDMY
SR_VIA6_BAR_SLDB = SR_VIA6_BAR AND SEALRING_DB
SR_VIA6_BAR_SR = SR_VIA6_BAR NOT SEALRING_DB
SR_VIA6_HOLE_SLDB = SR_VIA6_HOLE AND SEALRING_DB
SR_VIA6_HOLE_SR = SR_VIA6_HOLE NOT SEALRING_DB
CSR_VIA7_D = (((VIA7i AND CSRDMY) NOT SEALRING_ORI) NOT Reinforced_M7) OR (VIA7i AND CHIP_CORNER_C)
ISO_VIA7_D = (VIA7 INSIDE ISO_REGION) NOT CDUDMY
SR_VIA7_BAR_SLDB = SR_VIA7_BAR AND SEALRING_DB
SR_VIA7_BAR_SR = SR_VIA7_BAR NOT SEALRING_DB
SR_VIA7_HOLE_SLDB = SR_VIA7_HOLE AND SEALRING_DB
SR_VIA7_HOLE_SR = SR_VIA7_HOLE NOT SEALRING_DB
CSR_VIA8_D = (((VIA8i AND CSRDMY) NOT SEALRING_ORI) NOT Reinforced_M8) OR (VIA8i AND CHIP_CORNER_C)
ISO_VIA8_D = (VIA8 INSIDE ISO_REGION) NOT CDUDMY
SR_VIA8_BAR_SLDB = SR_VIA8_BAR AND SEALRING_DB
SR_VIA8_BAR_SR = SR_VIA8_BAR NOT SEALRING_DB
SR_VIA8_HOLE_SLDB = SR_VIA8_HOLE AND SEALRING_DB
SR_VIA8_HOLE_SR = SR_VIA8_HOLE NOT SEALRING_DB
CSR_VIA9_D = (((VIA9i AND CSRDMY) NOT SEALRING_ORI) NOT Reinforced_M9) OR (VIA9i AND CHIP_CORNER_C)
ISO_VIA9_D = (VIA9 INSIDE ISO_REGION) NOT CDUDMY
SR_VIA9_BAR_SLDB = SR_VIA9_BAR AND SEALRING_DB
SR_VIA9_BAR_SR = SR_VIA9_BAR NOT SEALRING_DB
SR_VIA9_HOLE_SLDB = SR_VIA9_HOLE AND SEALRING_DB
SR_VIA9_HOLE_SR = SR_VIA9_HOLE NOT SEALRING_DB
SR_CB_BAR_INNER = (CBi OR CBDi) INTERACT SEALRING_INNER
#IFDEF SINGLE_PASSIVATION
SR_CB_BAR_OUTER = (CBi OR CBDi) INTERACT SEALRING_OUTER
#ENDIF
SR_CB_BAR_SLDB = (CBi OR CBDi) INTERACT SEALRING_DB
SR_AP_BAR_INNER = AP AND SEALRING_INNER
SR_AP_BAR_SLDB = AP INTERACT SEALRING_DB
SR_CB2_BAR_OUTER = (CB2Fi OR CB2Wi) INTERACT SEALRING_OUTER
SR_CB2_BAR_SLDB = (CB2Fi OR CB2Wi) INTERACT SEALRING_DB
#ENDIF
CSR.R.2 {bracket}
CSR.W.1.M1 {bracket}
CSR.L.1.M1 {bracket}
CSR.W.1.M2 {bracket}
CSR.L.1.M2 {bracket}
CSR.W.1.M3 {bracket}
CSR.L.1.M3 {bracket}
CSR.W.1.M4 {bracket}
CSR.L.1.M4 {bracket}
CSR.W.1.M5 {bracket}
CSR.L.1.M5 {bracket}
CSR.W.1.M6 {bracket}
CSR.L.1.M6 {bracket}
CSR.W.1.M7 {bracket}
CSR.L.1.M7 {bracket}
CSR.W.1.M8 {bracket}
CSR.L.1.M8 {bracket}
CSR.W.1.M9 {bracket}
CSR.L.1.M9 {bracket}
CSR.W.1.M10 {bracket}
CSR.L.1.M10 {bracket}
CSR.R.3 {bracket}
#IFNDEF OLD_SEALRING
CSR.R.4 {bracket}
CSR.R.5 {bracket}
SR.R.2 {bracket}
CSR_DM1.W.1 {bracket}
CSR_DM1.S.1 {bracket}
CSR_DM1.S.2 {bracket}
CSR_DM1.O.1 {bracket}
SR_DM1.W.1  {bracket}
SR_DM1.S.1 {bracket}
SR_DM1.S.2 {bracket}
SR_DM1.O.1 {bracket}
CSR_DM2.W.1 {bracket}
CSR_DM2.S.1 {bracket}
CSR_DM2.S.2 {bracket}
CSR_DM2.O.1 {bracket}
SR_DM2.W.1  {bracket}
SR_DM2.S.1 {bracket}
SR_DM2.S.2 {bracket}
SR_DM2.O.1 {bracket}
CSR_DM3.W.1 {bracket}
CSR_DM3.S.1 {bracket}
CSR_DM3.S.2 {bracket}
CSR_DM3.O.1 {bracket}
SR_DM3.W.1  {bracket}
SR_DM3.S.1 {bracket}
SR_DM3.S.2 {bracket}
SR_DM3.O.1 {bracket}
CSR_DM4.W.1 {bracket}
CSR_DM4.S.1 {bracket}
CSR_DM4.S.2 {bracket}
CSR_DM4.O.1 {bracket}
SR_DM4.W.1  {bracket}
SR_DM4.S.1 {bracket}
SR_DM4.S.2 {bracket}
SR_DM4.O.1 {bracket}
CSR_DM5.W.1 {bracket}
CSR_DM5.S.1 {bracket}
CSR_DM5.S.2 {bracket}
CSR_DM5.O.1 {bracket}
SR_DM5.W.1  {bracket}
SR_DM5.S.1 {bracket}
SR_DM5.S.2 {bracket}
SR_DM5.O.1 {bracket}
CSR_DM6.W.1 {bracket}
CSR_DM6.S.1 {bracket}
CSR_DM6.S.2 {bracket}
CSR_DM6.O.1 {bracket}
SR_DM6.W.1  {bracket}
SR_DM6.S.1 {bracket}
SR_DM6.S.2 {bracket}
SR_DM6.O.1 {bracket}
CSR_DM7.W.1 {bracket}
CSR_DM7.S.1 {bracket}
CSR_DM7.S.2 {bracket}
CSR_DM7.O.1 {bracket}
SR_DM7.W.1  {bracket}
SR_DM7.S.1 {bracket}
SR_DM7.S.2 {bracket}
SR_DM7.O.1 {bracket}
CSR_DM8.W.1 {bracket}
CSR_DM8.S.1 {bracket}
CSR_DM8.S.2 {bracket}
CSR_DM8.O.1 {bracket}
SR_DM8.W.1  {bracket}
SR_DM8.S.1 {bracket}
SR_DM8.S.2 {bracket}
SR_DM8.O.1 {bracket}
CSR_DM9.W.1 {bracket}
CSR_DM9.S.1 {bracket}
CSR_DM9.S.2 {bracket}
CSR_DM9.O.1 {bracket}
SR_DM9.W.1  {bracket}
SR_DM9.S.1 {bracket}
SR_DM9.S.2 {bracket}
SR_DM9.O.1 {bracket}
CSR_DM10.W.1 {bracket}
CSR_DM10.S.1 {bracket}
CSR_DM10.S.2 {bracket}
SR_DM10.W.1  {bracket}
SR_DM10.S.1 {bracket}
SR_DM10.S.2 {bracket}
CSR_DV1.W.1 {bracket}
CSR_DV1.S.1 {bracket}
CSR_DV1.EN.1 {bracket}
SR_DV1.W.1 {bracket}
SR_DV1.S.1 {bracket}
SR_DV1.EN.1 {bracket}
CSR_DV2.W.1 {bracket}
CSR_DV2.S.1 {bracket}
CSR_DV2.EN.1 {bracket}
SR_DV2.W.1 {bracket}
SR_DV2.S.1 {bracket}
SR_DV2.EN.1 {bracket}
CSR_DV3.W.1 {bracket}
CSR_DV3.S.1 {bracket}
CSR_DV3.EN.1 {bracket}
SR_DV3.W.1 {bracket}
SR_DV3.S.1 {bracket}
SR_DV3.EN.1 {bracket}
CSR_DV4.W.1 {bracket}
CSR_DV4.S.1 {bracket}
CSR_DV4.EN.1 {bracket}
SR_DV4.W.1 {bracket}
SR_DV4.S.1 {bracket}
SR_DV4.EN.1 {bracket}
CSR_DV5.W.1 {bracket}
CSR_DV5.S.1 {bracket}
CSR_DV5.EN.1 {bracket}
SR_DV5.W.1 {bracket}
SR_DV5.S.1 {bracket}
SR_DV5.EN.1 {bracket}
CSR_DV6.W.1 {bracket}
CSR_DV6.S.1 {bracket}
CSR_DV6.EN.1 {bracket}
SR_DV6.W.1 {bracket}
SR_DV6.S.1 {bracket}
SR_DV6.EN.1 {bracket}
CSR_DV7.W.1 {bracket}
CSR_DV7.S.1 {bracket}
CSR_DV7.EN.1 {bracket}
SR_DV7.W.1 {bracket}
SR_DV7.S.1 {bracket}
SR_DV7.EN.1 {bracket}
CSR_DV8.W.1 {bracket}
CSR_DV8.S.1 {bracket}
CSR_DV8.EN.1 {bracket}
SR_DV8.W.1 {bracket}
SR_DV8.S.1 {bracket}
SR_DV8.EN.1 {bracket}
CSR_DV9.W.1 {bracket}
CSR_DV9.S.1 {bracket}
CSR_DV9.EN.1 {bracket}
SR_DV9.W.1 {bracket}
SR_DV9.S.1 {bracket}
SR_DV9.EN.1 {bracket}
CSR_OD_HOLE = (HOLES SEALRING_INNER) INTERACT CSRDMY
OD_RING_BIB = OD INSIDE CSR_OD_HOLE
#IFDEF P4_SEALRING
PO_RING_BIB = POLY INSIDE CSR_OD_HOLE
#ELSE
PO_RING_BIB = CSR_OD_HOLE NOT POLY
#ENDIF
CO_BIB = CO INSIDE CSR_OD_HOLE
#IFNDEF P4_SEALRING
CO_BIB_GROUP = SIZE CO_BIB BY 0.05 OVERUNDER
#ENDIF
OD_BULK_BIB = EXTENTS OD_RING_BIB
PO_BULK_BIB = EXTENTS PO_RING_BIB
OD_BULK_BIB_POOD = OD_BULK_BIB ENCLOSE PO_RING_BIB
PO_BULK_BIB_POOD = PO_BULK_BIB INSIDE OD_BULK_BIB
#IFDEF P4_SEALRING
OD_BULK_BIB_COOD = OD_BULK_BIB INTERACT CO_BIB == BIB_R_2+BIB_R_3
PO_BULK_BIB_COOD = PO_BULK_BIB INTERACT CO_BIB == BIB_R_2+BIB_R_3
CO_BULK_BIB_pre1 = SIZE CO_BIB BY BIB_L_1-2*BIB_EN_2 OVERUNDER
CO_BULK_OUTER_BIB = EXTENTS CO_BULK_BIB_pre1
CO_RING_OUTER_BIB = CO_BULK_OUTER_BIB NOT (SIZE CO_BULK_OUTER_BIB BY -BIB_W_2)
CO_BULK_BIB_pre2 = SIZE (CO_BIB NOT CO_RING_OUTER_BIB) BY BIB_L_1-2*BIB_EN_4 OVERUNDER
CO_BULK_INNER_BIB = EXTENTS CO_BULK_BIB_pre2
#ELSE
OD_BULK_BIB_COOD = OD_BULK_BIB INTERACT CO_BIB_GROUP == 4
PO_BULK_BIB_COOD = PO_BULK_BIB INTERACT CO_BIB_GROUP == 4
#ENDIF
OD_HOLE_BIB_POOD = OD_BULK_BIB_POOD NOT OD_RING_BIB
OD_HOLE_BIB_COOD = OD_BULK_BIB_COOD NOT OD_RING_BIB
PO_HOLE_BIB_POOD = PO_BULK_BIB_POOD NOT PO_RING_BIB
PO_HOLE_BIB_COOD = PO_BULK_BIB_COOD NOT PO_RING_BIB
BiB.R.1 {bracket}
BiB.W.1 {bracket}
BiB.W.2 {bracket}
BiB.S.1 {bracket}
BiB.S.2 {bracket}
BiB.L.1 {bracket}
BiB.L.2 {bracket}
BiB.L.3 {bracket}
BiB.EN.1 {bracket}
#IFDEF P4_SEALRING
BiB.S.3 {bracket}
BiB.EN.2 {bracket}
BiB.EN.3 {bracket}
BiB.EN.4 {bracket}
BiB.EN.5 {bracket}
BiB.R.2 {bracket}
BiB.R.3 {bracket}
#ELSE
BIB.W.3__BIB.L.4 {bracket}
BiB.S.3 {bracket}
BiB.EN.2 {bracket}
BiB.EN.3 {bracket}
#ENDIF
BiB.R.4 {bracket}
#ENDIF
#ENDIF
#ENDIF
#IFDEF FULL_CHIP
#IFDEF WITH_SEALRING
SR.S.1 {bracket}
SR.S.1.M1 {bracket}
SR.S.1.M2 {bracket}
SR.S.1.M3 {bracket}
SR.S.1.M4 {bracket}
SR.S.1.M5 {bracket}
SR.S.1.M6 {bracket}
SR.S.1.M7 {bracket}
SR.S.1.M8 {bracket}
SR.S.1.M9 {bracket}
SR.S.1.M10 {bracket}
SR.S.1.AP {bracket}
SR.R.1 {bracket}
SR.R.7 {bracket}
SR.UBM.WARN {bracket}
#IFNDEF OLD_SEALRING
#IFDEF SINGLE_PASSIVATION
CB.O.1 {bracket}
#ELSE
CB.W.3 {bracket}
CB.W.4 {bracket}
CB.EN.2 {bracket}
CB.EN.3 {bracket}
AP.W.3 {bracket}
AP.W.4 {bracket}
CB2.W.5 {bracket}
CB2.W.6 {bracket}
#ENDIF
#IFDEF WITH_POLYIMIDE
PM.R.3 {bracket}
#ENDIF
#ENDIF
#ENDIF
#ENDIF
#IFDEF FULL_CHIP
#IFDEF WITH_SEALRING
CO.W.2 {bracket}
#IFNDEF OLD_SEALRING
M1.W.4 {bracket}
M1.W.5 {bracket}
M1.W.6 {bracket}
#ENDIF
#IFNDEF P3_SEALRING
VIA1.W.2__VIA1.W.4 {bracket}
VIA1.W.3__VIA1.W.5 {bracket}
#ELSE
VIA1.W.2 {bracket}
VIA1.W.3 {bracket}
#ENDIF
#IFNDEF OLD_SEALRING
VIA1.EN.5 {bracket}
VIA1.EN.6 {bracket}
VIA1.EN.7 {bracket}
VIA1.S.4 {bracket}
VIA1.S.5 {bracket}
VIA1.S.6 {bracket}
#ENDIF
#IFNDEF OLD_SEALRING
M2.W.4 {bracket}
M2.W.5 {bracket}
M2.W.6 {bracket}
#ENDIF
#IFNDEF P3_SEALRING
VIA2.W.2__VIA2.W.4 {bracket}
VIA2.W.3__VIA2.W.5 {bracket}
#ELSE
VIA2.W.2 {bracket}
VIA2.W.3 {bracket}
#ENDIF
#IFNDEF OLD_SEALRING
VIA2.EN.5 {bracket}
VIA2.EN.6 {bracket}
VIA2.EN.7 {bracket}
VIA2.S.4 {bracket}
VIA2.S.5 {bracket}
VIA2.S.6 {bracket}
#ENDIF
#IFNDEF OLD_SEALRING
M3.W.4 {bracket}
M3.W.5 {bracket}
M3.W.6 {bracket}
#ENDIF
#IFNDEF P3_SEALRING
VIA3.W.2__VIA3.W.4 {bracket}
VIA3.W.3__VIA3.W.5 {bracket}
#ELSE
VIA3.W.2 {bracket}
VIA3.W.3 {bracket}
#ENDIF
#IFNDEF OLD_SEALRING
VIA3.EN.5 {bracket}
VIA3.EN.6 {bracket}
VIA3.EN.7 {bracket}
VIA3.S.4 {bracket}
VIA3.S.5 {bracket}
VIA3.S.6 {bracket}
#ENDIF
#IFNDEF OLD_SEALRING
M4.W.4 {bracket}
M4.W.5 {bracket}
M4.W.6 {bracket}
#ENDIF
#IFNDEF P3_SEALRING
VIA4.W.2__VIA4.W.4 {bracket}
VIA4.W.3__VIA4.W.5 {bracket}
#ELSE
VIA4.W.2 {bracket}
VIA4.W.3 {bracket}
#ENDIF
#IFNDEF OLD_SEALRING
VIA4.EN.5 {bracket}
VIA4.EN.6 {bracket}
VIA4.EN.7 {bracket}
VIA4.S.4 {bracket}
VIA4.S.5 {bracket}
VIA4.S.6 {bracket}
#ENDIF
#IFNDEF OLD_SEALRING
M5.W.4 {bracket}
M5.W.5 {bracket}
M5.W.6 {bracket}
#ENDIF
#IFNDEF P3_SEALRING
VIA5.W.2__VIA5.W.4 {bracket}
VIA5.W.3__VIA5.W.5 {bracket}
#ELSE
VIA5.W.2 {bracket}
VIA5.W.3 {bracket}
#ENDIF
#IFNDEF OLD_SEALRING
VIA5.EN.5 {bracket}
VIA5.EN.6 {bracket}
VIA5.EN.7 {bracket}
VIA5.S.4 {bracket}
VIA5.S.5 {bracket}
VIA5.S.6 {bracket}
#ENDIF
#IFNDEF OLD_SEALRING
M6.W.4 {bracket}
M6.W.5 {bracket}
M6.W.6 {bracket}
#ENDIF
#IFNDEF P3_SEALRING
VIA6.W.2__VIA6.W.4 {bracket}
VIA6.W.3__VIA6.W.5 {bracket}
#ELSE
VIA6.W.2 {bracket}
VIA6.W.3 {bracket}
#ENDIF
#IFNDEF OLD_SEALRING
VIA6.EN.5 {bracket}
VIA6.EN.6 {bracket}
VIA6.EN.7 {bracket}
VIA6.S.4 {bracket}
VIA6.S.5 {bracket}
VIA6.S.6 {bracket}
#ENDIF
#IFNDEF OLD_SEALRING
M7.W.4 {bracket}
M7.W.5 {bracket}
M7.W.6 {bracket}
#ENDIF
#IFNDEF P3_SEALRING
VIA7.W.2__VIA7.W.4 {bracket}
VIA7.W.3__VIA7.W.5 {bracket}
#ELSE
VIA7.W.2 {bracket}
VIA7.W.3 {bracket}
#ENDIF
#IFNDEF OLD_SEALRING
VIA7.EN.5 {bracket}
VIA7.EN.6 {bracket}
VIA7.EN.7 {bracket}
VIA7.S.4 {bracket}
VIA7.S.5 {bracket}
VIA7.S.6 {bracket}
#ENDIF
#IFNDEF OLD_SEALRING
M8.W.4 {bracket}
M8.W.5 {bracket}
M8.W.6 {bracket}
#ENDIF
#IFNDEF P3_SEALRING
VIA8.W.2__VIA8.W.4 {bracket}
VIA8.W.3__VIA8.W.5 {bracket}
#ELSE
VIA8.W.2 {bracket}
VIA8.W.3 {bracket}
#ENDIF
#IFNDEF OLD_SEALRING
VIA8.EN.5 {bracket}
VIA8.EN.6 {bracket}
VIA8.S.4 {bracket}
VIA8.S.5 {bracket}
VIA8.S.6 {bracket}
VIA8.S.7 {bracket}
#ENDIF
#IFNDEF OLD_SEALRING
M9.W.4 {bracket}
M9.W.5 {bracket}
M9.W.6 {bracket}
#ENDIF
#IFNDEF P3_SEALRING
VIA9.W.2__VIA9.W.4 {bracket}
VIA9.W.3__VIA9.W.5 {bracket}
#ELSE
VIA9.W.2 {bracket}
VIA9.W.3 {bracket}
#ENDIF
#IFNDEF OLD_SEALRING
VIA9.EN.5 {bracket}
VIA9.EN.6 {bracket}
VIA9.S.4 {bracket}
VIA9.S.5 {bracket}
VIA9.S.6 {bracket}
VIA9.S.7 {bracket}
#ENDIF
#IFNDEF OLD_SEALRING
M10.W.4 {bracket}
M10.W.5 {bracket}
M10.W.6 {bracket}
#ENDIF
#IFNDEF OLD_SEALRING
CDU.R.1 {bracket}
CDU.R.2 {bracket}
#ENDIF
#ENDIF
#ENDIF
#IFDEF FRONT_END
#IFDEF DISCONNECT_ALL_RESISTOR
NSTPiu = NSTPi NOT EMPTYi
PSTPiu = PSTPi NOT EMPTYi
NSDiu  = NSDc  NOT EMPTYi
PSDiu  = PSDc  NOT EMPTYi
CBiu   = CBi   NOT EMPTYi
CB2Fiu = CB2Fi NOT EMPTYi
CB2Wiu = CB2Wi NOT EMPTYi
UBMiu  = UBMi  NOT EMPTYi
PWR_M1iu_BY_TEXT = M1i WITH TEXT VDD_TEXT M1_PIN_TEXT PRIMARY ONLY
GND_M1iu_BY_TEXT = M1i WITH TEXT VSS_TEXT M1_PIN_TEXT PRIMARY ONLY
PAD_M1iu_BY_TEXT = M1i WITH TEXT PAD_TEXT M1_PIN_TEXT PRIMARY ONLY
PWR_M2iu_BY_TEXT = M2i WITH TEXT VDD_TEXT M2_PIN_TEXT PRIMARY ONLY
GND_M2iu_BY_TEXT = M2i WITH TEXT VSS_TEXT M2_PIN_TEXT PRIMARY ONLY
PAD_M2iu_BY_TEXT = M2i WITH TEXT PAD_TEXT M2_PIN_TEXT PRIMARY ONLY
PWR_M3iu_BY_TEXT = M3i WITH TEXT VDD_TEXT M3_PIN_TEXT PRIMARY ONLY
GND_M3iu_BY_TEXT = M3i WITH TEXT VSS_TEXT M3_PIN_TEXT PRIMARY ONLY
PAD_M3iu_BY_TEXT = M3i WITH TEXT PAD_TEXT M3_PIN_TEXT PRIMARY ONLY
PWR_M4iu_BY_TEXT = M4i WITH TEXT VDD_TEXT M4_PIN_TEXT PRIMARY ONLY
GND_M4iu_BY_TEXT = M4i WITH TEXT VSS_TEXT M4_PIN_TEXT PRIMARY ONLY
PAD_M4iu_BY_TEXT = M4i WITH TEXT PAD_TEXT M4_PIN_TEXT PRIMARY ONLY
PWR_M5iu_BY_TEXT = M5i WITH TEXT VDD_TEXT M5_PIN_TEXT PRIMARY ONLY
GND_M5iu_BY_TEXT = M5i WITH TEXT VSS_TEXT M5_PIN_TEXT PRIMARY ONLY
PAD_M5iu_BY_TEXT = M5i WITH TEXT PAD_TEXT M5_PIN_TEXT PRIMARY ONLY
PWR_M6iu_BY_TEXT = M6i WITH TEXT VDD_TEXT M6_PIN_TEXT PRIMARY ONLY
GND_M6iu_BY_TEXT = M6i WITH TEXT VSS_TEXT M6_PIN_TEXT PRIMARY ONLY
PAD_M6iu_BY_TEXT = M6i WITH TEXT PAD_TEXT M6_PIN_TEXT PRIMARY ONLY
PWR_M7iu_BY_TEXT = M7i WITH TEXT VDD_TEXT M7_PIN_TEXT PRIMARY ONLY
GND_M7iu_BY_TEXT = M7i WITH TEXT VSS_TEXT M7_PIN_TEXT PRIMARY ONLY
PAD_M7iu_BY_TEXT = M7i WITH TEXT PAD_TEXT M7_PIN_TEXT PRIMARY ONLY
PWR_M8iu_BY_TEXT = M8i WITH TEXT VDD_TEXT M8_PIN_TEXT PRIMARY ONLY
GND_M8iu_BY_TEXT = M8i WITH TEXT VSS_TEXT M8_PIN_TEXT PRIMARY ONLY
PAD_M8iu_BY_TEXT = M8i WITH TEXT PAD_TEXT M8_PIN_TEXT PRIMARY ONLY
PWR_M9iu_BY_TEXT = M9i WITH TEXT VDD_TEXT M9_PIN_TEXT PRIMARY ONLY
GND_M9iu_BY_TEXT = M9i WITH TEXT VSS_TEXT M9_PIN_TEXT PRIMARY ONLY
PAD_M9iu_BY_TEXT = M9i WITH TEXT PAD_TEXT M9_PIN_TEXT PRIMARY ONLY
PWR_M10iu_BY_TEXT = M10i WITH TEXT VDD_TEXT M10_PIN_TEXT PRIMARY ONLY
GND_M10iu_BY_TEXT = M10i WITH TEXT VSS_TEXT M10_PIN_TEXT PRIMARY ONLY
PAD_M10iu_BY_TEXT = M10i WITH TEXT PAD_TEXT M10_PIN_TEXT PRIMARY ONLY
PWR_APiu_BY_TEXT = APi WITH TEXT VDD_TEXT AP_PIN_TEXT PRIMARY ONLY
GND_APiu_BY_TEXT = APi WITH TEXT VSS_TEXT AP_PIN_TEXT PRIMARY ONLY
PAD_APiu_BY_TEXT = APi WITH TEXT PAD_TEXT AP_PIN_TEXT PRIMARY ONLY
#ELSE
#IFDEF CONNECT_ALL_RESISTOR
NSTPiu = NSTPu NOT EMPTYi
PSTPiu = PSTPu NOT EMPTYi
NSDiu  = NSDu  NOT EMPTYi
PSDiu  = PSDu  NOT EMPTYi
CBiu   = CBu   NOT EMPTYi
CB2Fiu = CB2Fu NOT EMPTYi
CB2Wiu = CB2Wu NOT EMPTYi
UBMiu  = UBMu  NOT EMPTYi
PWR_M1iu_BY_TEXT = M1u WITH TEXT VDD_TEXT M1_PIN_TEXT PRIMARY ONLY
GND_M1iu_BY_TEXT = M1u WITH TEXT VSS_TEXT M1_PIN_TEXT PRIMARY ONLY
PAD_M1iu_BY_TEXT = M1u WITH TEXT PAD_TEXT M1_PIN_TEXT PRIMARY ONLY
PWR_M2iu_BY_TEXT = M2u WITH TEXT VDD_TEXT M2_PIN_TEXT PRIMARY ONLY
GND_M2iu_BY_TEXT = M2u WITH TEXT VSS_TEXT M2_PIN_TEXT PRIMARY ONLY
PAD_M2iu_BY_TEXT = M2u WITH TEXT PAD_TEXT M2_PIN_TEXT PRIMARY ONLY
PWR_M3iu_BY_TEXT = M3u WITH TEXT VDD_TEXT M3_PIN_TEXT PRIMARY ONLY
GND_M3iu_BY_TEXT = M3u WITH TEXT VSS_TEXT M3_PIN_TEXT PRIMARY ONLY
PAD_M3iu_BY_TEXT = M3u WITH TEXT PAD_TEXT M3_PIN_TEXT PRIMARY ONLY
PWR_M4iu_BY_TEXT = M4u WITH TEXT VDD_TEXT M4_PIN_TEXT PRIMARY ONLY
GND_M4iu_BY_TEXT = M4u WITH TEXT VSS_TEXT M4_PIN_TEXT PRIMARY ONLY
PAD_M4iu_BY_TEXT = M4u WITH TEXT PAD_TEXT M4_PIN_TEXT PRIMARY ONLY
PWR_M5iu_BY_TEXT = M5u WITH TEXT VDD_TEXT M5_PIN_TEXT PRIMARY ONLY
GND_M5iu_BY_TEXT = M5u WITH TEXT VSS_TEXT M5_PIN_TEXT PRIMARY ONLY
PAD_M5iu_BY_TEXT = M5u WITH TEXT PAD_TEXT M5_PIN_TEXT PRIMARY ONLY
PWR_M6iu_BY_TEXT = M6u WITH TEXT VDD_TEXT M6_PIN_TEXT PRIMARY ONLY
GND_M6iu_BY_TEXT = M6u WITH TEXT VSS_TEXT M6_PIN_TEXT PRIMARY ONLY
PAD_M6iu_BY_TEXT = M6u WITH TEXT PAD_TEXT M6_PIN_TEXT PRIMARY ONLY
PWR_M7iu_BY_TEXT = M7u WITH TEXT VDD_TEXT M7_PIN_TEXT PRIMARY ONLY
GND_M7iu_BY_TEXT = M7u WITH TEXT VSS_TEXT M7_PIN_TEXT PRIMARY ONLY
PAD_M7iu_BY_TEXT = M7u WITH TEXT PAD_TEXT M7_PIN_TEXT PRIMARY ONLY
PWR_M8iu_BY_TEXT = M8u WITH TEXT VDD_TEXT M8_PIN_TEXT PRIMARY ONLY
GND_M8iu_BY_TEXT = M8u WITH TEXT VSS_TEXT M8_PIN_TEXT PRIMARY ONLY
PAD_M8iu_BY_TEXT = M8u WITH TEXT PAD_TEXT M8_PIN_TEXT PRIMARY ONLY
PWR_M9iu_BY_TEXT = M9u WITH TEXT VDD_TEXT M9_PIN_TEXT PRIMARY ONLY
GND_M9iu_BY_TEXT = M9u WITH TEXT VSS_TEXT M9_PIN_TEXT PRIMARY ONLY
PAD_M9iu_BY_TEXT = M9u WITH TEXT PAD_TEXT M9_PIN_TEXT PRIMARY ONLY
PWR_M10iu_BY_TEXT = M10u WITH TEXT VDD_TEXT M10_PIN_TEXT PRIMARY ONLY
GND_M10iu_BY_TEXT = M10u WITH TEXT VSS_TEXT M10_PIN_TEXT PRIMARY ONLY
PAD_M10iu_BY_TEXT = M10u WITH TEXT PAD_TEXT M10_PIN_TEXT PRIMARY ONLY
PWR_APiu_BY_TEXT = APu WITH TEXT VDD_TEXT AP_PIN_TEXT PRIMARY ONLY
GND_APiu_BY_TEXT = APu WITH TEXT VSS_TEXT AP_PIN_TEXT PRIMARY ONLY
PAD_APiu_BY_TEXT = APu WITH TEXT PAD_TEXT AP_PIN_TEXT PRIMARY ONLY
#ELSE
NSTPiu = NSTPj NOT EMPTYi
PSTPiu = PSTPj NOT EMPTYi
NSDiu  = NSDj  NOT EMPTYi
PSDiu  = PSDj  NOT EMPTYi
CBiu   = CBj   NOT EMPTYi
CB2Fiu = CB2Fj NOT EMPTYi
CB2Wiu = CB2Wj NOT EMPTYi
UBMiu  = UBMj  NOT EMPTYi
PWR_M1iu_BY_TEXT = M1j WITH TEXT VDD_TEXT M1_PIN_TEXT PRIMARY ONLY
GND_M1iu_BY_TEXT = M1j WITH TEXT VSS_TEXT M1_PIN_TEXT PRIMARY ONLY
PAD_M1iu_BY_TEXT = M1j WITH TEXT PAD_TEXT M1_PIN_TEXT PRIMARY ONLY
PWR_M2iu_BY_TEXT = M2j WITH TEXT VDD_TEXT M2_PIN_TEXT PRIMARY ONLY
GND_M2iu_BY_TEXT = M2j WITH TEXT VSS_TEXT M2_PIN_TEXT PRIMARY ONLY
PAD_M2iu_BY_TEXT = M2j WITH TEXT PAD_TEXT M2_PIN_TEXT PRIMARY ONLY
PWR_M3iu_BY_TEXT = M3j WITH TEXT VDD_TEXT M3_PIN_TEXT PRIMARY ONLY
GND_M3iu_BY_TEXT = M3j WITH TEXT VSS_TEXT M3_PIN_TEXT PRIMARY ONLY
PAD_M3iu_BY_TEXT = M3j WITH TEXT PAD_TEXT M3_PIN_TEXT PRIMARY ONLY
PWR_M4iu_BY_TEXT = M4j WITH TEXT VDD_TEXT M4_PIN_TEXT PRIMARY ONLY
GND_M4iu_BY_TEXT = M4j WITH TEXT VSS_TEXT M4_PIN_TEXT PRIMARY ONLY
PAD_M4iu_BY_TEXT = M4j WITH TEXT PAD_TEXT M4_PIN_TEXT PRIMARY ONLY
PWR_M5iu_BY_TEXT = M5j WITH TEXT VDD_TEXT M5_PIN_TEXT PRIMARY ONLY
GND_M5iu_BY_TEXT = M5j WITH TEXT VSS_TEXT M5_PIN_TEXT PRIMARY ONLY
PAD_M5iu_BY_TEXT = M5j WITH TEXT PAD_TEXT M5_PIN_TEXT PRIMARY ONLY
PWR_M6iu_BY_TEXT = M6j WITH TEXT VDD_TEXT M6_PIN_TEXT PRIMARY ONLY
GND_M6iu_BY_TEXT = M6j WITH TEXT VSS_TEXT M6_PIN_TEXT PRIMARY ONLY
PAD_M6iu_BY_TEXT = M6j WITH TEXT PAD_TEXT M6_PIN_TEXT PRIMARY ONLY
PWR_M7iu_BY_TEXT = M7j WITH TEXT VDD_TEXT M7_PIN_TEXT PRIMARY ONLY
GND_M7iu_BY_TEXT = M7j WITH TEXT VSS_TEXT M7_PIN_TEXT PRIMARY ONLY
PAD_M7iu_BY_TEXT = M7j WITH TEXT PAD_TEXT M7_PIN_TEXT PRIMARY ONLY
PWR_M8iu_BY_TEXT = M8j WITH TEXT VDD_TEXT M8_PIN_TEXT PRIMARY ONLY
GND_M8iu_BY_TEXT = M8j WITH TEXT VSS_TEXT M8_PIN_TEXT PRIMARY ONLY
PAD_M8iu_BY_TEXT = M8j WITH TEXT PAD_TEXT M8_PIN_TEXT PRIMARY ONLY
PWR_M9iu_BY_TEXT = M9j WITH TEXT VDD_TEXT M9_PIN_TEXT PRIMARY ONLY
GND_M9iu_BY_TEXT = M9j WITH TEXT VSS_TEXT M9_PIN_TEXT PRIMARY ONLY
PAD_M9iu_BY_TEXT = M9j WITH TEXT PAD_TEXT M9_PIN_TEXT PRIMARY ONLY
PWR_M10iu_BY_TEXT = M10j WITH TEXT VDD_TEXT M10_PIN_TEXT PRIMARY ONLY
GND_M10iu_BY_TEXT = M10j WITH TEXT VSS_TEXT M10_PIN_TEXT PRIMARY ONLY
PAD_M10iu_BY_TEXT = M10j WITH TEXT PAD_TEXT M10_PIN_TEXT PRIMARY ONLY
PWR_APiu_BY_TEXT = APj WITH TEXT VDD_TEXT AP_PIN_TEXT PRIMARY ONLY
GND_APiu_BY_TEXT = APj WITH TEXT VSS_TEXT AP_PIN_TEXT PRIMARY ONLY
PAD_APiu_BY_TEXT = APj WITH TEXT PAD_TEXT AP_PIN_TEXT PRIMARY ONLY
#ENDIF
#ENDIF
MOS = DACT INTERACT GATE
G_DIODE   = MOS INTERACT ((GATE INTERACT PP) INTERACT NP)
NSTPux = (NSTPi NOT INTERACT RNWEL) NOT VAR
PSTPux = PSTPi NOT VAR
VDD_CB = NET AREA RATIO CBi NSTPux > 0
VSS_CB = NET AREA RATIO CBi PSTPux > 0
VDD_CB2F = NET AREA RATIO CB2Fi NSTPux > 0
VSS_CB2F = NET AREA RATIO CB2Fi PSTPux > 0
VDD_CB2W = NET AREA RATIO CB2Wi NSTPux > 0
VSS_CB2W = NET AREA RATIO CB2Wi PSTPux > 0
VDD_UBM = NET AREA RATIO UBMi NSTPux > 0
VSS_UBM = NET AREA RATIO UBMi PSTPux > 0
VDD_CB_BY_DUMMY = CBi NOT OUTSIDE VDDDMY
VSS_CB_BY_DUMMY = CBi NOT OUTSIDE VSSDMY
VDD_CB2F_BY_DUMMY = CB2Fi NOT OUTSIDE VDDDMY
VSS_CB2F_BY_DUMMY = CB2Fi NOT OUTSIDE VSSDMY
VDD_CB2W_BY_DUMMY = CB2Wi NOT OUTSIDE VDDDMY
VSS_CB2W_BY_DUMMY = CB2Wi NOT OUTSIDE VSSDMY
VDD_UBM_BY_DUMMY = UBMi NOT OUTSIDE VDDDMY
VSS_UBM_BY_DUMMY = UBMi NOT OUTSIDE VSSDMY
IO_CB  = (((CBiu NOT VDD_CB) NOT VSS_CB) NOT VDD_CB_BY_DUMMY) NOT VSS_CB_BY_DUMMY
IO_CB2F = (((CB2Fiu NOT VDD_CB2F) NOT VSS_CB2F) NOT VDD_CB2F_BY_DUMMY) NOT VSS_CB2F_BY_DUMMY
IO_CB2W = (((CB2Wiu NOT VDD_CB2W) NOT VSS_CB2W) NOT VDD_CB2W_BY_DUMMY) NOT VSS_CB2W_BY_DUMMY
IO_UBM = (((UBMiu NOT VDD_UBM) NOT VSS_UBM) NOT VDD_UBM_BY_DUMMY) NOT VSS_UBM_BY_DUMMY
PSD_PAD = NET AREA RATIO PSDiu CBiu CB2Fiu CB2Wiu UBMiu > 0 [!!AREA(CBiu)+!!AREA(CB2Fiu)+!!AREA(CB2Wiu)+!!AREA(UBMiu)]
NSD_PAD = NET AREA RATIO NSDiu CBiu CB2Fiu CB2Wiu UBMiu > 0 [!!AREA(CBiu)+!!AREA(CB2Fiu)+!!AREA(CB2Wiu)+!!AREA(UBMiu)]
PSD_IOPAD_stp = NET AREA RATIO PSDiu IO_CB IO_CB2F IO_CB2W IO_UBM > 0 [!!AREA(IO_CB)+!!AREA(IO_CB2W)+!!AREA(IO_CB2F)+!!AREA(IO_UBM)]
NSD_IOPAD_stp = NET AREA RATIO NSDiu IO_CB IO_CB2F IO_CB2W IO_UBM > 0 [!!AREA(IO_CB)+!!AREA(IO_CB2W)+!!AREA(IO_CB2F)+!!AREA(IO_UBM)]
#IFDEF  DEFINE_PAD_BY_TEXT
PSD_PAD_TEXT = NET AREA RATIO PSDiu OVER PAD_M10iu_BY_TEXT PAD_M9iu_BY_TEXT PAD_M8iu_BY_TEXT PAD_M7iu_BY_TEXT PAD_M6iu_BY_TEXT PAD_M5iu_BY_TEXT PAD_M4iu_BY_TEXT PAD_M3iu_BY_TEXT PAD_M2iu_BY_TEXT PAD_M1iu_BY_TEXT PAD_APiu_BY_TEXT > 0
NSD_PAD_TEXT = NET AREA RATIO NSDiu OVER PAD_M10iu_BY_TEXT PAD_M9iu_BY_TEXT PAD_M8iu_BY_TEXT PAD_M7iu_BY_TEXT PAD_M6iu_BY_TEXT PAD_M5iu_BY_TEXT PAD_M4iu_BY_TEXT PAD_M3iu_BY_TEXT PAD_M2iu_BY_TEXT PAD_M1iu_BY_TEXT PAD_APiu_BY_TEXT > 0
PSD_VDD_VSS_PAD_TEXT = NET AREA RATIO PSDiu OVER PWR_M10iu_BY_TEXT PWR_M9iu_BY_TEXT PWR_M8iu_BY_TEXT PWR_M7iu_BY_TEXT PWR_M6iu_BY_TEXT PWR_M5iu_BY_TEXT PWR_M4iu_BY_TEXT PWR_M3iu_BY_TEXT PWR_M2iu_BY_TEXT PWR_M1iu_BY_TEXT PWR_APiu_BY_TEXT GND_M10iu_BY_TEXT GND_M9iu_BY_TEXT GND_M8iu_BY_TEXT GND_M7iu_BY_TEXT GND_M6iu_BY_TEXT GND_M5iu_BY_TEXT GND_M4iu_BY_TEXT GND_M3iu_BY_TEXT GND_M2iu_BY_TEXT GND_M1iu_BY_TEXT GND_APiu_BY_TEXT > 0
NSD_VDD_VSS_PAD_TEXT = NET AREA RATIO NSDiu OVER PWR_M10iu_BY_TEXT PWR_M9iu_BY_TEXT PWR_M8iu_BY_TEXT PWR_M7iu_BY_TEXT PWR_M6iu_BY_TEXT PWR_M5iu_BY_TEXT PWR_M4iu_BY_TEXT PWR_M3iu_BY_TEXT PWR_M2iu_BY_TEXT PWR_M1iu_BY_TEXT PWR_APiu_BY_TEXT GND_M10iu_BY_TEXT GND_M9iu_BY_TEXT GND_M8iu_BY_TEXT GND_M7iu_BY_TEXT GND_M6iu_BY_TEXT GND_M5iu_BY_TEXT GND_M4iu_BY_TEXT GND_M3iu_BY_TEXT GND_M2iu_BY_TEXT GND_M1iu_BY_TEXT GND_APiu_BY_TEXT > 0
PSD_IOPAD = PSDiu INTERACT ((PSD_IOPAD_stp OR PSD_PAD_TEXT) NOT PSD_VDD_VSS_PAD_TEXT)
NSD_IOPAD = NSDiu INTERACT ((NSD_IOPAD_stp OR NSD_PAD_TEXT) NOT NSD_VDD_VSS_PAD_TEXT)
PMOS_filter = COPY EMPTYi
NMOS_filter = COPY EMPTYi
#ELSE
PSD_IOPAD = PSDiu INTERACT PSD_IOPAD_stp
NSD_IOPAD = NSDiu INTERACT NSD_IOPAD_stp
MOS_filter_DMY = CHIP INTERACT (VDDDMY OR VSSDMY)
PMOS_filter = (MOS INTERACT PSD_PAD == 1 BY NET) NOT MOS_filter_DMY
NMOS_filter = (MOS INTERACT NSD_PAD == 1 BY NET) NOT MOS_filter_DMY
#ENDIF
SD_IOPAD = PSD_IOPAD OR NSD_IOPAD
DUMMY_MOS = (MOS NOT INTERACT CO) NOT INTERACT (POLY INTERACT CO)
DUMMY_DIODE = (DACT NOT INTERACT POLY) NOT INTERACT CO
DACT_real = ((((DACT NOT INTERACT OD_RES) NOT INTERACT RNWEL) NOT DUMMY_MOS) NOT G_DIODE) NOT DUMMY_DIODE
PACT_real = PACT AND DACT_real
NACT_real = NACT AND DACT_real
POST_DRIVER_ACT1 = DACT_real AND SDI
POST_DRIVER_ACT2 = ((DACT_real NOT PMOS_filter) NOT NMOS_filter) INTERACT SD_IOPAD
#IFDEF CHECK_LATCHUP_BY_PAD_CONNECTION
POST_DRIVER_ACT = POST_DRIVER_ACT1 OR POST_DRIVER_ACT2
#ELSE
POST_DRIVER_ACT = COPY POST_DRIVER_ACT1
#ENDIF
NW_inside_guard_ring_pre1 = NWi NOT NSTPi
NW_inside_guard_ring_pre2 = NW_inside_guard_ring_pre1 NOT COIN OUTSIDE EDGE NSTPi
NW_inside_guard_ring = NW_inside_guard_ring_pre1 NOT WITH EDGE NW_inside_guard_ring_pre2
PW_inside_guard_ring_pre1 = PWELi NOT PSTPi
PW_inside_guard_ring_pre2 = PW_inside_guard_ring_pre1 NOT COIN OUTSIDE EDGE PSTPi
PW_inside_guard_ring = PW_inside_guard_ring_pre1 NOT WITH EDGE PW_inside_guard_ring_pre2
NTAP_guard_ring_hole = ((HOLES NSTPi INNER) INSIDE NWi) OR NW_inside_guard_ring
PTAP_guard_ring_hole = ((HOLES PSTPi INNER) INSIDE PWELi) OR PW_inside_guard_ring
POST_DRIVER_PACT = (POST_DRIVER_ACT INTERACT PSDiu) NOT INSIDE LUPWDMY
POST_DRIVER_NACT = (POST_DRIVER_ACT INTERACT NSDiu) NOT INSIDE LUPWDMY
POST_DRIVER_PMOS = POST_DRIVER_PACT INTERACT GATE
POST_DRIVER_PMOS_NW = STAMP POST_DRIVER_PMOS BY NWEL
POST_DRIVER_PMOS_NW_HV  = POST_DRIVER_PMOS_NW INTERACT OD2
POST_DRIVER_PMOS_NW_5V = POST_DRIVER_PMOS_NW_HV INTERACT HVD_P
POST_DRIVER_PMOS_NW_33V = POST_DRIVER_PMOS_NW_HV INTERACT OD33
POST_DRIVER_PMOS_NW_25V = POST_DRIVER_PMOS_NW_HV INTERACT OD25
POST_DRIVER_PMOS_NW_18V = POST_DRIVER_PMOS_NW_HV INTERACT OD18
POST_DRIVER_PMOS_NW_LV  = POST_DRIVER_PMOS_NW NOT POST_DRIVER_PMOS_NW_HV
POST_DRIVER_NMOS = POST_DRIVER_NACT INTERACT GATE
POST_DRIVER_NMOS_RW = STAMP (POST_DRIVER_NMOS INSIDE DNW) BY DNW
POST_DRIVER_NMOS_RW_HV  = POST_DRIVER_NMOS_RW INTERACT OD2
POST_DRIVER_NMOS_RW_5V = POST_DRIVER_NMOS_RW_HV INTERACT HVD_N
POST_DRIVER_NMOS_RW_33V = POST_DRIVER_NMOS_RW_HV INTERACT OD33
POST_DRIVER_NMOS_RW_25V = POST_DRIVER_NMOS_RW_HV INTERACT OD25
POST_DRIVER_NMOS_RW_18V = POST_DRIVER_NMOS_RW_HV INTERACT OD18
POST_DRIVER_NMOS_RW_LV  = POST_DRIVER_NMOS_RW NOT POST_DRIVER_NMOS_RW_HV
POST_DRIVER_NMOS_PW = POST_DRIVER_NMOS NOT POST_DRIVER_NMOS_RW
POST_DRIVER_NMOS_PW_HV  = POST_DRIVER_NMOS_PW INTERACT OD2
POST_DRIVER_NMOS_PW_5V = POST_DRIVER_NMOS_PW_HV INTERACT HVD_N
POST_DRIVER_NMOS_PW_33V = POST_DRIVER_NMOS_PW_HV INTERACT OD33
POST_DRIVER_NMOS_PW_25V = POST_DRIVER_NMOS_PW_HV INTERACT OD25
POST_DRIVER_NMOS_PW_18V = POST_DRIVER_NMOS_PW_HV INTERACT OD18
POST_DRIVER_NMOS_PW_LV  = POST_DRIVER_NMOS_PW NOT POST_DRIVER_NMOS_PW_HV
BESIDE_POST_DRIVER = SIZE (POST_DRIVER_NMOS OR POST_DRIVER_PMOS) BY LUP_2
BESIDE_POST_DRIVER_NMOS = ((NACT_real INTERACT GATE) NOT OUTSIDE BESIDE_POST_DRIVER) NOT POST_DRIVER_NMOS
BESIDE_POST_DRIVER_PMOS = ((PACT_real INTERACT GATE) NOT OUTSIDE BESIDE_POST_DRIVER) NOT POST_DRIVER_PMOS
PTAP_guard_ring_holex = PTAP_guard_ring_hole ENCLOSE (POST_DRIVER_NACT OR BESIDE_POST_DRIVER_NMOS)
NTAP_guard_ring_holex = NTAP_guard_ring_hole ENCLOSE (POST_DRIVER_PACT OR BESIDE_POST_DRIVER_PMOS)
PTAP_guard_ring_wide = (PSTPi TOUCH PTAP_guard_ring_holex) WITH WIDTH >= LUP_3_W
NTAP_guard_ring_wide = (NSTPi TOUCH NTAP_guard_ring_holex) WITH WIDTH >= LUP_3_W
PW_inside_guard_ring_wide_pre = PW_inside_guard_ring NOT COIN OUTSIDE EDGE PTAP_guard_ring_wide
PW_inside_guard_ring_wide = PW_inside_guard_ring NOT WITH EDGE PW_inside_guard_ring_wide_pre
NW_inside_guard_ring_wide_pre = NW_inside_guard_ring NOT COIN OUTSIDE EDGE NTAP_guard_ring_wide
NW_inside_guard_ring_wide = NW_inside_guard_ring NOT WITH EDGE NW_inside_guard_ring_wide_pre
PTAP_guard_ring_wide_hole = ((HOLES PTAP_guard_ring_wide INNER) INSIDE PWELi) OR PW_inside_guard_ring_wide
NTAP_guard_ring_wide_hole = ((HOLES NTAP_guard_ring_wide INNER) INSIDE NWi) OR NW_inside_guard_ring_wide
POST_DRIVER_PMOS_NW_5V_NG = POST_DRIVER_PMOS_NW_5V NOT INSIDE NTAP_guard_ring_wide_hole
POST_DRIVER_PMOS_NW_33V_NG = POST_DRIVER_PMOS_NW_33V NOT INSIDE NTAP_guard_ring_wide_hole
POST_DRIVER_PMOS_NW_25V_NG = POST_DRIVER_PMOS_NW_25V NOT INSIDE NTAP_guard_ring_wide_hole
POST_DRIVER_PMOS_NW_18V_NG = POST_DRIVER_PMOS_NW_18V NOT INSIDE NTAP_guard_ring_wide_hole
POST_DRIVER_PMOS_NW_LV_NG  = POST_DRIVER_PMOS_NW_LV  NOT INSIDE NTAP_guard_ring_wide_hole
POST_DRIVER_NMOS_RW_5V_NG = POST_DRIVER_NMOS_RW_5V NOT INSIDE PTAP_guard_ring_wide_hole
POST_DRIVER_NMOS_RW_33V_NG = POST_DRIVER_NMOS_RW_33V NOT INSIDE PTAP_guard_ring_wide_hole
POST_DRIVER_NMOS_RW_25V_NG = POST_DRIVER_NMOS_RW_25V NOT INSIDE PTAP_guard_ring_wide_hole
POST_DRIVER_NMOS_RW_18V_NG = POST_DRIVER_NMOS_RW_18V NOT INSIDE PTAP_guard_ring_wide_hole
POST_DRIVER_NMOS_RW_LV_NG  = POST_DRIVER_NMOS_RW_LV  NOT INSIDE PTAP_guard_ring_wide_hole
POST_DRIVER_NMOS_PW_5V_NG = POST_DRIVER_NMOS_PW_5V NOT INSIDE PTAP_guard_ring_wide_hole
POST_DRIVER_NMOS_PW_33V_NG = POST_DRIVER_NMOS_PW_33V NOT INSIDE PTAP_guard_ring_wide_hole
POST_DRIVER_NMOS_PW_25V_NG = POST_DRIVER_NMOS_PW_25V NOT INSIDE PTAP_guard_ring_wide_hole
POST_DRIVER_NMOS_PW_18V_NG = POST_DRIVER_NMOS_PW_18V NOT INSIDE PTAP_guard_ring_wide_hole
POST_DRIVER_NMOS_PW_LV_NG  = POST_DRIVER_NMOS_PW_LV  NOT INSIDE PTAP_guard_ring_wide_hole
POST_DRIVER_PMOS_NWi = STAMP POST_DRIVER_PMOS BY NWi
POST_DRIVER_PMOS_NWi_HV  = POST_DRIVER_PMOS_NWi INTERACT OD2
POST_DRIVER_PMOS_NWi_5V  = POST_DRIVER_PMOS_NWi_HV INTERACT HVD_P
POST_DRIVER_PMOS_NWi_33V = POST_DRIVER_PMOS_NWi_HV INTERACT OD33
POST_DRIVER_PMOS_NWi_25V = POST_DRIVER_PMOS_NWi_HV INTERACT OD25
POST_DRIVER_PMOS_NWi_18V = POST_DRIVER_PMOS_NWi_HV INTERACT OD18
POST_DRIVER_PMOS_NWi_LV  = POST_DRIVER_PMOS_NWi NOT POST_DRIVER_PMOS_NWi_HV
DNWc = STAMP DNW BY NWi
POST_DRIVER_NMOS_RWi = STAMP (POST_DRIVER_NMOS INSIDE DNW) BY DNWc
POST_DRIVER_NMOS_RWi_HV  = POST_DRIVER_NMOS_RWi INTERACT OD2
POST_DRIVER_NMOS_RWi_5V  = POST_DRIVER_NMOS_RWi_HV INTERACT HVD_N
POST_DRIVER_NMOS_RWi_33V = POST_DRIVER_NMOS_RWi_HV INTERACT OD33
POST_DRIVER_NMOS_RWi_25V = POST_DRIVER_NMOS_RWi_HV INTERACT OD25
POST_DRIVER_NMOS_RWi_18V = POST_DRIVER_NMOS_RWi_HV INTERACT OD18
POST_DRIVER_NMOS_RWi_LV  = POST_DRIVER_NMOS_RWi NOT POST_DRIVER_NMOS_RWi_HV
POST_DRIVER_PMOS_NWi_5V_NG  = POST_DRIVER_PMOS_NWi_5V  NOT INSIDE NTAP_guard_ring_wide_hole
POST_DRIVER_PMOS_NWi_33V_NG = POST_DRIVER_PMOS_NWi_33V NOT INSIDE NTAP_guard_ring_wide_hole
POST_DRIVER_PMOS_NWi_25V_NG = POST_DRIVER_PMOS_NWi_25V NOT INSIDE NTAP_guard_ring_wide_hole
POST_DRIVER_PMOS_NWi_18V_NG = POST_DRIVER_PMOS_NWi_18V NOT INSIDE NTAP_guard_ring_wide_hole
POST_DRIVER_PMOS_NWi_LV_NG  = POST_DRIVER_PMOS_NWi_LV  NOT INSIDE NTAP_guard_ring_wide_hole
POST_DRIVER_NMOS_RWi_5V_NG  = POST_DRIVER_NMOS_RWi_5V  NOT INSIDE PTAP_guard_ring_wide_hole
POST_DRIVER_NMOS_RWi_33V_NG = POST_DRIVER_NMOS_RWi_33V NOT INSIDE PTAP_guard_ring_wide_hole
POST_DRIVER_NMOS_RWi_25V_NG = POST_DRIVER_NMOS_RWi_25V NOT INSIDE PTAP_guard_ring_wide_hole
POST_DRIVER_NMOS_RWi_18V_NG = POST_DRIVER_NMOS_RWi_18V NOT INSIDE PTAP_guard_ring_wide_hole
POST_DRIVER_NMOS_RWi_LV_NG  = POST_DRIVER_NMOS_RWi_LV  NOT INSIDE PTAP_guard_ring_wide_hole
BESIDE_POST_DRIVER_PMOS_NW = STAMP BESIDE_POST_DRIVER_PMOS BY NWEL
BESIDE_POST_DRIVER_NMOS_RW = STAMP (BESIDE_POST_DRIVER_NMOS INSIDE DNW) BY DNW
BESIDE_POST_DRIVER_NMOS_PW = BESIDE_POST_DRIVER_NMOS NOT BESIDE_POST_DRIVER_NMOS_RW
BESIDE_POST_DRIVER_PMOS_NW_NG = BESIDE_POST_DRIVER_PMOS_NW NOT INSIDE NTAP_guard_ring_wide_hole
BESIDE_POST_DRIVER_NMOS_RW_NG = BESIDE_POST_DRIVER_NMOS_RW NOT INSIDE PTAP_guard_ring_wide_hole
BESIDE_POST_DRIVER_NMOS_PW_NG = BESIDE_POST_DRIVER_NMOS_PW NOT INSIDE PTAP_guard_ring_wide_hole
BESIDE_POST_DRIVER_PMOS_NWi = STAMP BESIDE_POST_DRIVER_PMOS BY NWi
BESIDE_POST_DRIVER_NMOS_RWi = STAMP (BESIDE_POST_DRIVER_NMOS INSIDE DNW) BY DNWc
BESIDE_POST_DRIVER_PMOS_NWi_NG = BESIDE_POST_DRIVER_PMOS_NWi NOT INSIDE NTAP_guard_ring_wide_hole
BESIDE_POST_DRIVER_NMOS_RWi_NG = BESIDE_POST_DRIVER_NMOS_RWi NOT INSIDE PTAP_guard_ring_wide_hole
LUP.1 {bracket}
LUP.2 {bracket}
LUP.3.1.1 {bracket}
LUP.3.1.2 {bracket}
LUP.3.2.1 {bracket}
LUP.3.2.2 {bracket}
LUP.3.3.1 {bracket}
LUP.3.3.2 {bracket}
LUP.3.4.1 {bracket}
LUP.3.4.2 {bracket}
LUP.3.5.1 {bracket}
LUP.3.5.2 {bracket}
LUP.4 {bracket}
LUP.5.1.1 {bracket}
LUP.5.1.2 {bracket}
LUP.5.2.1 {bracket}
LUP.5.2.2 {bracket}
LUP.5.3.1 {bracket}
LUP.5.3.2 {bracket}
LUP.5.4.1 {bracket}
LUP.5.4.2 {bracket}
LUP.5.5.1 {bracket}
LUP.5.5.2 {bracket}
CO_PACT = COi OR (PSDc NOT OUTSIDE COi)
NPUi = NSTPi INTERACT CO_PACT
NPUi_SRAM = NPUi INSIDE SRM
NSTP_OS = SIZE NPUi BY LUP_6 INSIDE OF NWi STEP NW_S_1*0.7 TRUNCATE NW_S_1*0.7
NSTP_OS_SRAM = SIZE NPUi_SRAM BY LUP_6_SRAM INSIDE OF NWi STEP NW_S_1*0.7 TRUNCATE NW_S_1*0.7
PACT_CHECK = ((PACTi INTERACT COi) INTERACT POi) NOT POi
PACT_CHECK_NON_SRAM = PACT_CHECK NOT INSIDE SRM
PACT_CHECK_SRAM =  PACT_CHECK INSIDE SRM
CO_NACT = COi OR (NSDc NOT OUTSIDE COi)
PPUi = PSTPi INTERACT CO_NACT
PPUi_SRAM = PPUi INSIDE SRM
PSTP_OS = SIZE PPUi BY LUP_6 INSIDE OF PWELi STEP NW_S_1*0.7 TRUNCATE NW_S_1*0.7
PSTP_OS_SRAM = SIZE PPUi_SRAM BY LUP_6_SRAM INSIDE OF PWELi STEP NW_S_1*0.7 TRUNCATE NW_S_1*0.7
NACT_CHECK = ((NACTi INTERACT COi) INTERACT POi) NOT POi
NACT_CHECK_NON_SRAM = NACT_CHECK NOT INSIDE SRM
NACT_CHECK_SRAM =  NACT_CHECK INSIDE SRM
LUP.6 {bracket}
#IFDEF GUIDELINE_ESD
PMOSi = (PACTi INTERACT POi) INTERACT COi
NMOSi = (NACTi INTERACT POi) INTERACT COi
EPMOS = PMOSi AND SDI
ENMOS = NMOSi AND SDI
EMOS = EPMOS OR ENMOS
PASD = PACT NOT POLY
NASD = NACT NOT POLY
EPSD = SDI AND PASD
ENSD = SDI AND NASD
EGTE = SDI AND GATE
ECO  = (CO AND SDI) AND OD
EGTE_FULL_RPO = EGTE INSIDE RPO
EGTE_PART_RPO = EGTE CUT RPO
EGTE_NO_RPO = EGTE NOT INTERACT RPO
REG_ENMOS = (ENMOS INTERACT EGTE_PART_RPO) NOT INTERACT EGTE_FULL_RPO
REG_EPMOS = (EPMOS INTERACT EGTE_PART_RPO) NOT INTERACT EGTE_FULL_RPO
TOL_ENMOS = (ENMOS INTERACT EGTE_PART_RPO) INTERACT EGTE_FULL_RPO
PCL_ENMOS = ENMOS NOT INTERACT RPO
REG_EGTE = EGTE AND (REG_ENMOS OR REG_EPMOS)
TOL_EGTE = EGTE AND (TOL_ENMOS OR REG_EPMOS)
PCL_EGTE = EGTE AND PCL_ENMOS
NSDc_HVMOS = NSDc INTERACT HV_GATE
NSDc_LVMOS = NSDc INTERACT LV_GATE
PSDc_HVMOS = PSDc INTERACT HV_GATE
PSDc_LVMOS = PSDc INTERACT LV_GATE
NSDc_HVMOS_SDI = NSDc_HVMOS INTERACT SDI
NSDc_LVMOS_SDI = NSDc_LVMOS INTERACT SDI
PSDc_HVMOS_SDI = PSDc_HVMOS INTERACT SDI
PSDc_LVMOS_SDI = PSDc_LVMOS INTERACT SDI
HV_GATEc = STAMP HV_GATE BY ILP1i
LV_GATEc = STAMP LV_GATE BY ILP1i
CONNECT ENSD NSDu
CONNECT EPSD PSDu
ENSDi = COPY ENSD
EPSDi = COPY EPSD
CONNECT ENSDi NSDc
CONNECT EPSDi PSDc
PSTP_real = PSTPi NOT DIODMY
NSTP_real = NSTPi NOT DIODMY
ENSD_SOURCE_pre = NET AREA RATIO ENSDi PSTP_real > 0 [!!AREA(ENSDi)*!!AREA(PSTP_real)]
EPSD_SOURCE_pre = NET AREA RATIO EPSDi NSTP_real > 0 [!!AREA(EPSDi)*!!AREA(NSTP_real)]
ENSD_SOURCE = ENSD_SOURCE_pre OR ((ENSD NOT PCL_ENMOS) OUTSIDE RPO)
EPSD_SOURCE = EPSD_SOURCE_pre OR (EPSD OUTSIDE RPO)
ENSD_DRAIN = ENSD NOT ENSD_SOURCE
EPSD_DRAIN = EPSD NOT EPSD_SOURCE
ENSD_DRAINx = ENSD_DRAIN INTERACT CO
ENMOSc = STAMP ENMOS BY ENSD_DRAINx
EPMOSc = STAMP EPMOS BY EPSD_DRAIN
#IFDEF FULL_CHIP
ESD.WARN.1 {bracket}
#ENDIF
ESD.WARN.2 {bracket}
ESD.1g {bracket}
ESD.3g {bracket}
ESD.4g {bracket}
ESD.5g {bracket}
ESD.6g {bracket}
NWELc = COPY NWEL
CONNECT NWELc
PWELc = COPY PWEL
CONNECT PWELc
ESD.7g {bracket}
#IFDEF DEFINE_PAD_BY_TEXT
PAD_M1u_BY_TEXT = M1u WITH TEXT PAD_TEXT M1_PIN_TEXT PRIMARY ONLY
PAD_M2u_BY_TEXT = M2u WITH TEXT PAD_TEXT M2_PIN_TEXT PRIMARY ONLY
PAD_M3u_BY_TEXT = M3u WITH TEXT PAD_TEXT M3_PIN_TEXT PRIMARY ONLY
PAD_M4u_BY_TEXT = M4u WITH TEXT PAD_TEXT M4_PIN_TEXT PRIMARY ONLY
PAD_M5u_BY_TEXT = M5u WITH TEXT PAD_TEXT M5_PIN_TEXT PRIMARY ONLY
PAD_M6u_BY_TEXT = M6u WITH TEXT PAD_TEXT M6_PIN_TEXT PRIMARY ONLY
PAD_M7u_BY_TEXT = M7u WITH TEXT PAD_TEXT M7_PIN_TEXT PRIMARY ONLY
PAD_M8u_BY_TEXT = M8u WITH TEXT PAD_TEXT M8_PIN_TEXT PRIMARY ONLY
PAD_M9u_BY_TEXT = M9u WITH TEXT PAD_TEXT M9_PIN_TEXT PRIMARY ONLY
PAD_M10u_BY_TEXT = M10u WITH TEXT PAD_TEXT M10_PIN_TEXT PRIMARY ONLY
PAD_APu_BY_TEXT = APu WITH TEXT PAD_TEXT AP_PIN_TEXT PRIMARY ONLY
#ENDIF
ESD.12g {bracket}
ESD_GATE_W = GATE_W INSIDE EDGE SDI
ESD_PMOS_GATE_W = ESD_GATE_W INSIDE EDGE PP
ESD_NMOS_GATE_W = ESD_GATE_W INSIDE EDGE NP
ESD_PMOS_GATE_W_EXP = EXPAND EDGE ESD_PMOS_GATE_W INSIDE BY GRID
ESD_NMOS_GATE_W_EXP = EXPAND EDGE ESD_NMOS_GATE_W INSIDE BY GRID
ESD_PMOS_GATE_W_EXPc = STAMP ESD_PMOS_GATE_W_EXP BY EPMOSc
ESD_NMOS_GATE_W_EXPc = STAMP ESD_NMOS_GATE_W_EXP BY ENMOSc
ESD.16g {bracket}
ESD.17g {bracket}
ESD.18g {bracket}
ESD.18.1g {bracket}
ESD.18.2g {bracket}
ESD.18.3g {bracket}
ESD.19g {bracket}
ESD.20g {bracket}
ESD.21g {bracket}
ESD.22g {bracket}
ESD.23g {bracket}
TOL_ENOD = ENSD INTERACT TOL_EGTE
TOL_ENG  = (TOL_ENOD NOT INTERACT ECO) NOT INTERACT PSTP
TOL_ENSD = TOL_ENOD NOT TOL_ENG
TOL_ENS  = TOL_ENSD OUTSIDE RPO
TOL_END  = TOL_ENSD NOT OUTSIDE RPO
ESD.26g {bracket}
ESD.26.1g {bracket}
ESD.26.2g {bracket}
ESD.27g {bracket}
ESD.28g {bracket}
ESD.29g {bracket}
ESD.30g {bracket}
ESD.31g {bracket}
ESD.32g {bracket}
ESD.33g {bracket}
ESD.34g {bracket}
PCL_GATE_W = ESD_GATE_W INSIDE EDGE PCL_ENMOS
PCL_HV_GATE_W = PCL_GATE_W INSIDE EDGE OD2
PCL_LV_GATE_W = PCL_GATE_W NOT INSIDE EDGE OD2
PCL_HV_GATE_W_EXP = EXPAND EDGE PCL_HV_GATE_W INSIDE BY GRID
PCL_LV_GATE_W_EXP = EXPAND EDGE PCL_LV_GATE_W INSIDE BY GRID
PCL_HV_GATE_W_EXPc = STAMP PCL_HV_GATE_W_EXP BY ENMOSc
PCL_LV_GATE_W_EXPc = STAMP PCL_LV_GATE_W_EXP BY ENMOSc
ESD.37g {bracket}
ESD.37.1g {bracket}
ESD.38g {bracket}
ESD.38.1g {bracket}
ESD.38.2g {bracket}
ESD.38.3g {bracket}
NFD = ((NACT NOT INTERACT POLY) AND SDI) CUT RPO
PFD = ((PACT NOT INTERACT POLY) AND SDI) CUT RPO
NFDc = STAMP NFD BY NSDc
PFDc = STAMP PFD BY PSDc
NFD_Emitter = NET AREA RATIO NFDc PSTPi > 0
NFD_Collector = NFDc NOT NFD_Emitter
PFD_Emitter = NET AREA RATIO PFDc NSTPi > 0
PFD_Collector = PFDc NOT PFD_Emitter
NFD_STI = EXT NFD_Collector NFD_Emitter == ESD_50g OPPOSITE REGION
PFD_STI = EXT PFD_Collector PFD_Emitter == ESD_50g OPPOSITE REGION
ESD.47g {bracket}
ESD.48g {bracket}
ESD.49g {bracket}
ESD.50g {bracket}
ESD.51g	{bracket}
ESD.52g	{bracket}
ESD.53g {bracket}
ESD.54g	{bracket}
ESD.55g	{bracket}
ESD.56g {bracket}
ESD.57g	{bracket}
#ENDIF
SR_ESD.W.1 {bracket}
SRESD_GATE = GATE NOT OUTSIDE SRESD
SRESD_GATE_W = POi COIN INSIDE EDGE SRESD_GATE
SRESD_GATE_L = SRESD_GATE NOT TOUCH EDGE SRESD_GATE_W
SR_ESD.W.2 {bracket}
SR_ESD.W.3 {bracket}
SR_ESD.S.1 {bracket}
SR_ESD.EX.1 {bracket}
SR_ESD.L.1 {bracket}
SR_ESD.R.1 {bracket}
SRAM.W.1 {bracket}
SRAM.S.1 {bracket}
SRAM.S.2 {bracket}
SRAM.EN.1__SRAM.EN.2 {bracket}
SRAM.EX.1 {bracket}
SRAM.O.1 {bracket}
SRAM.A.1 {bracket}
SRAM.R.12 {bracket}
SRAM.R.13 {bracket}
SRAM.R.15 {bracket}
SRAM.R.17 {bracket}
SRAM.R.19 {bracket}
SRAM.R.20 {bracket}
SRAM.R.21 {bracket}
SRAM_R22_24L = ((((((SRMLOP12 OR SRMLOP13) OR SRMLOP14) OR LVLOP) OR HCDPLOP) OR TPLOP_8T) OR TPLOP_10T) OR DPSRM
SRAM.R.22.DPSRM {bracket}
SRAM.R.22.SRMLOP12 {bracket}
SRAM.R.22.SRMLOP13 {bracket}
SRAM.R.22.SRMLOP14 {bracket}
SRAM.R.22.LVLOP {bracket}
SRAM.R.22.HCDPLOP {bracket}
SRAM.R.22.TPLOP_8T {bracket}
SRAM.R.22.TPLOP_10T {bracket}
SRAM.R.23 {bracket}
SRAM.R.24.DPSRM {bracket}
SRAM.R.24.SRMLOP12 {bracket}
SRAM.R.24.SRMLOP13 {bracket}
SRAM.R.24.SRMLOP14 {bracket}
SRAM.R.24.HCDPLOP {bracket}
SRAM.R.24.TPLOP_10T {bracket}
SRAM.R.25.DPSRM {bracket}
SRAM.R.25.SRMLOP12 {bracket}
SRAM.R.25.SRMLOP13 {bracket}
SRAM.R.25.SRMLOP14 {bracket}
SRAM.R.25.LVLOP {bracket}
SRAM.R.25.HCDPLOP {bracket}
SRAM.R.25.TPLOP_8T {bracket}
SRAM.R.26 {bracket}
#IFDEF GS
SRAM.R.27 {bracket}
#ELSE
SRAM.R.28 {bracket}
SRAM.R.29 {bracket}
#ENDIF
SRAM.R.31 {bracket}
SRAM.R.32.M1 {bracket}
SRAM.R.32.M2 {bracket}
SRAM.R.33.DPSRM {bracket}
SRAM.R.33.SRMLOP14 {bracket}
SRAM.R.33.HCDPLOP {bracket}
SRAM.R.34.DPSRM {bracket}
SRAM.R.34.SRMLOP13 {bracket}
SRAM.R.34.SRMLOP14 {bracket}
SRAM.R.34.HCDPLOP {bracket}
SRAM.R.35.DPSRM {bracket}
SRAM.R.35.SRMLOP13 {bracket}
SRAM.R.35.SRMLOP14 {bracket}
SRAM.R.36 {bracket}
SRAM.R.37 {bracket}
SRAM.R.38.DPSRM {bracket}
SRAM.R.38.SRMLOP {bracket}
SRAM.R.38.HCDPLOP {bracket}
SRAM.R.39 {bracket}
SRAM.R.40 {bracket}
SRAM.R.41{bracket}
NPre.W.1 {bracket}
NPre.S.1 {bracket}
NPre.S.2 {bracket}
NPre.S.4 {bracket}
NPre.S.5 {bracket}
NPre.S.7 {bracket}
NPre.EX.4 {bracket}
NPre.O.1 {bracket}
NPre.A.1 {bracket}
NPre.A.2 {bracket}
NPre.R.2 {bracket}
NPre.L.1 {bracket}
OD_PERI = ODi AND SRAMDMY_PERI
CO_PERI = COi NOT OUTSIDE SRAMDMY_PERI
WLD.R.2 {bracket}
COOD_PERI = CO_PERI NOT OUTSIDE OD_PERI
CONNECT COOD_PERI OD_PERI
WLD.R.3 {bracket}
WLD.R.6 {bracket}
WLD.R.7 {bracket}
WLDR8_GATE = GATEi NOT OUTSIDE SRAMDMY_PERI
WLDR8_GATE_W = POi COIN INSIDE EDGE WLDR8_GATE
WLDR8_GATE_W_V = EXPAND EDGE (ANGLE WLDR8_GATE_W == 90) INSIDE BY GRID
WLDR8_GATE_W_H = EXPAND EDGE (ANGLE WLDR8_GATE_W == 0) INSIDE BY GRID
WLDR8_V = CHIP INTERACT WLDR8_GATE_W_V
WLDR8_H = CHIP INTERACT WLDR8_GATE_W_H
WLDR8_V_BAD = WLDR8_V INTERACT POR7_GATE_W_H
WLDR8_H_BAD = WLDR8_H INTERACT POR7_GATE_W_V
WLD.R.8_V {bracket}
WLD.R.8_H {bracket}
WLD.R.9 {bracket}
#IFDEF eDRAM
CO2.W.1 {bracket}
CO2.R.1 {bracket}
CO2.R.2 {bracket}
#ENDIF
ROM_GATE_W = GATE_W NOT OUTSIDE EDGE ROM
ROM.W.1 {bracket}
ROM.W.2 {bracket}
BJT.R.1 {bracket}
BJT.R.8 {bracket}
NWRODR1m_NWCellIn = INSIDE CELL NWi CellsForRRuleAnalog
NWRODR1m_NWCellOut = NOT INSIDE CELL NWi ExclCellsForRRuleAnalog
NWRODR1m_NWCell = NWRODR1m_NWCellIn AND NWRODR1m_NWCellOut
NWRODR1m_NWMarker = NWi AND RRuleAnalog
NWRODR1m_NW = ((( NWRODR1m_NWCell OR NWRODR1m_NWMarker ) NOT INSIDE SRAM_EXCLUDE ) OUTSIDE Block) NOT excludeRRuleAnalog
NWRODR1m_NWRES = ( NWRODR1m_NW AND NWRES ) AND NWDMY
NWRODR1m_NWRES_L = NWRODR1m_NWRES NOT INSIDE EDGE NWEL
NWRODR1m_NWRES_W = NWRODR1m_NWRES INSIDE EDGE NWEL
NWRODR1m_NWRES_L_ex = EXPAND EDGE NWRODR1m_NWRES_L BY 0.005
NWRODR1m_NWRES_W_ex = EXPAND EDGE NWRODR1m_NWRES_W BY 0.005
CONNECT NWRODR1m_NWRES_L_ex NWRODR1m_NWRES_W_ex
NWROD.R.1m {bracket}
NWRSTIR1m_NWCellIn = INSIDE CELL NWi CellsForRRuleAnalog
NWRSTIR1m_NWCellOut = NOT INSIDE CELL NWi ExclCellsForRRuleAnalog
NWRSTIR1m_NWCell = NWRSTIR1m_NWCellIn AND NWRSTIR1m_NWCellOut
NWRSTIR1m_NWMarker = NWi AND RRuleAnalog
NWRSTIR1m_NW = ((( NWRSTIR1m_NWCell OR NWRSTIR1m_NWMarker ) NOT INSIDE SRAM_EXCLUDE ) OUTSIDE Block) NOT excludeRRuleAnalog
NWRSTIR1m_NWRES = ( NWRSTIR1m_NW AND NWRES_STI ) AND NWDMY
NWRSTIR1m_NWRES_L = NWRSTIR1m_NWRES NOT INSIDE EDGE NWEL
NWRSTIR1m_NWRES_W = NWRSTIR1m_NWRES INSIDE EDGE NWEL
NWRSTIR1m_NWRES_L_ex = EXPAND EDGE NWRSTIR1m_NWRES_L BY 0.005
NWRSTIR1m_NWRES_W_ex = EXPAND EDGE NWRSTIR1m_NWRES_W BY 0.005
CONNECT NWRSTIR1m_NWRES_L_ex NWRSTIR1m_NWRES_W_ex
NWRSTI.R.1m {bracket}
#ENDIF
#IFDEF BACK_END
IND.W.1 {bracket}
IND.W.2.M2 {bracket}
IND.W.2.M3 {bracket}
IND.W.2.M4 {bracket}
IND.W.2.M5 {bracket}
IND.W.2.M6 {bracket}
IND.W.2.M7 {bracket}
IND.W.2.M8 {bracket}
IND.W.4.M9 {bracket}
IND.W.4.M10 {bracket}
IND.W.7.M1 {bracket}
IND.W.7.M2 {bracket}
IND.W.7.M3 {bracket}
IND.W.7.M4 {bracket}
IND.W.7.M5 {bracket}
IND.W.7.M6 {bracket}
IND.W.7.M7 {bracket}
IND.W.7.M8 {bracket}
IND.W.9.M9 {bracket}
IND.W.9.M10 {bracket}
IND.W.10 {bracket}
IND.S.1 {bracket}
IND.S.2.M2 {bracket}
IND.S.2.M3 {bracket}
IND.S.2.M4 {bracket}
IND.S.2.M5 {bracket}
IND.S.2.M6 {bracket}
IND.S.2.M7 {bracket}
IND.S.2.M8 {bracket}
IND.S.4.M9 {bracket}
IND.S.4.M10 {bracket}
IND.S.7.M1 {bracket}
IND.S.7.M2 {bracket}
IND.S.7.M3 {bracket}
IND.S.7.M4 {bracket}
IND.S.7.M5 {bracket}
IND.S.7.M6 {bracket}
IND.S.7.M7 {bracket}
IND.S.7.M8 {bracket}
IND.S.7.M9 {bracket}
IND.S.7.M10 {bracket}
IND.S.9.M9 {bracket}
IND.S.9.M10 {bracket}
#IFNDEF IND_INTER_MET_VIA
IND.R.1 {bracket}
#ENDIF
IND.R.2.VIA8 {bracket}
IND.R.2.VIA9 {bracket}
#IFNDEF IND_INTER_MET_VIA
IND.R.5 {bracket}
#ENDIF
#IFDEF FULL_CHIP
IND.DN.1 {bracket}
#ENDIF
IND.DN.2.M1 {bracket}
IND.DN.2.M2 {bracket}
IND.DN.2.M3 {bracket}
IND.DN.2.M4 {bracket}
IND.DN.2.M5 {bracket}
IND.DN.2.M6 {bracket}
IND.DN.2.M7 {bracket}
IND.DN.2.M8 {bracket}
CHIP_IND = CHIP INTERACT INDDMY
#IFDEF FULL_CHIP
IND.DN.3.M1 {bracket}
IND.DN.3.M2 {bracket}
IND.DN.3.M3 {bracket}
IND.DN.3.M4 {bracket}
IND.DN.3.M5 {bracket}
IND.DN.3.M6 {bracket}
IND.DN.3.M7 {bracket}
IND.DN.3.M8 {bracket}
IND.DN.3.M9 {bracket}
IND.DN.3.M10 {bracket}
#ENDIF
#IFDEF FULL_CHIP
IND.DN.7 {bracket}
#ENDIF
#IFDEF IND_INTER_MET_VIA
INT_VIA1pre = (SIZE (VIA1 AND INDDMY) BY IND_DN_6R) AND INDDMY
INT_VIA1 = COPY INT_VIA1pre
INT_VIA2pre = (SIZE (VIA2 AND INDDMY) BY IND_DN_6R) AND INDDMY
INT_VIA2 = INT_VIA2pre OR INT_VIA1
INT_VIA3pre = (SIZE (VIA3 AND INDDMY) BY IND_DN_6R) AND INDDMY
INT_VIA3 = INT_VIA3pre OR INT_VIA2
INT_VIA4pre = (SIZE (VIA4 AND INDDMY) BY IND_DN_6R) AND INDDMY
INT_VIA4 = INT_VIA4pre OR INT_VIA3
INT_VIA5pre = (SIZE (VIA5 AND INDDMY) BY IND_DN_6R) AND INDDMY
INT_VIA5 = INT_VIA5pre OR INT_VIA4
INT_VIA6pre = (SIZE (VIA6 AND INDDMY) BY IND_DN_6R) AND INDDMY
INT_VIA6 = INT_VIA6pre OR INT_VIA5
INT_VIA7pre = (SIZE (VIA7 AND INDDMY) BY IND_DN_6R) AND INDDMY
INT_VIA7 = INT_VIA7pre OR INT_VIA6
INT_DEN_CHK = COPY INT_VIA7
INT_DEN_CHKx = COPY INT_DEN_CHK
IND.DN.6.M1 {bracket}
IND.DN.6.M2 {bracket}
IND.DN.6.M3 {bracket}
IND.DN.6.M4 {bracket}
IND.DN.6.M5 {bracket}
IND.DN.6.M6 {bracket}
IND.DN.6.M7 {bracket}
IND.R.11.VIA1 {bracket}
IND.R.11.VIA2 {bracket}
IND.R.11.VIA3 {bracket}
IND.R.11.VIA4 {bracket}
IND.R.11.VIA5 {bracket}
IND.R.11.VIA6 {bracket}
IND.R.11.VIA7 {bracket}
#ENDIF
#ENDIF
#ENDIF
#IFDEF DFM
#IFDEF Systematic
#DEFINE SP
#DEFINE SD
#DEFINE FSP
#ELSE
#IFDEF Parametric
#DEFINE SP
#DEFINE FSP
#ELSE
#IFDEF Defect
#DEFINE SD
#ELSE
#IFDEF First_priority
#DEFINE FSP
#ENDIF
#ENDIF
#ENDIF
#ENDIF
#IFDEF Required
#IFDEF _POEX2_
POEX2_ODCellIn = INSIDE CELL ODi CellsForRRuleRequired
POEX2_ODCellOut = NOT INSIDE CELL ODi ExclCellsForRRuleRequired
POEX2_ODCell = POEX2_ODCellIn AND POEX2_ODCellOut
POEX2_ODMarker = ODi AND RRuleRequired
POEX2_OD = ((( POEX2_ODCell OR POEX2_ODMarker ) NOT SRAM_EXCLUDE ) OUTSIDE Block ) NOT excludeRRuleRequired
RR:AR:POEX2 {bracket}
#ENDIF
#IFDEF _POS5_
POS5_POCellIn = INSIDE CELL POi CellsForRRuleRequired
POS5_POCellOut = NOT INSIDE CELL POi ExclCellsForRRuleRequired
POS5_POCell = POS5_POCellIn AND POS5_POCellOut
POS5_POMarker = POi AND RRuleRequired
POS5_PO = ((( POS5_POCell OR POS5_POMarker ) NOT SRAM_EXCLUDE ) OUTSIDE Block ) NOT excludeRRuleRequired
POS5_GateW = GATE_W COIN INSIDE EDGE POS5_PO
POS5_GateWExp = EXPAND EDGE POS5_GateW INSIDE BY GRID EXTEND BY OD_S_1
POS5_GateWExe = POS5_PO COIN INSIDE EDGE POS5_GateWExp
RR:AR:POS5 {bracket}
#ENDIF
#IFDEF _POS6_
POS6_ODCellIn = INSIDE CELL ODi CellsForRRuleRequired
POS6_ODCellOut = NOT INSIDE CELL ODi ExclCellsForRRuleRequired
POS6_ODCell = POS6_ODCellIn AND POS6_ODCellOut
POS6_ODMarker = ODi AND RRuleRequired
POS6_OD = ((( POS6_ODCell OR POS6_ODMarker ) NOT SRAM_EXCLUDE ) OUTSIDE Block ) NOT excludeRRuleRequired
POS6_OD_CHK = POS6_OD NOT TCDDMY
POS6_GateL = GATE_L COIN INSIDE EDGE POS6_OD_CHK
POS6_GateLExp = EXPAND EDGE POS6_GateL INSIDE BY GRID EXTEND BY PO_S_1
POS6_GateLExe = (POS6_OD_CHK COIN INSIDE EDGE POS6_GateLExp) TOUCH INSIDE EDGE POS6_GateL
RR:AR:POS6 {bracket}
#ENDIF
#ENDIF
#IFDEF Recommended
#IFDEF Systematic
#IFDEF _ODS6_
ODS6_ODCellIn = INSIDE CELL ODi CellsForRRuleRecommended
ODS6_ODCellOut = NOT INSIDE CELL ODi ExclCellsForRRuleRecommended
ODS6_ODCell = ODS6_ODCellIn AND ODS6_ODCellOut
ODS6_ODMarker = ODi AND RRuleRecommended
ODS6_OD = ((( ODS6_ODCell OR ODS6_ODMarker ) NOT SRAM_EXCLUDE ) OUTSIDE Block ) NOT excludeRRuleRecommended
ODS6Area = AREA ( ODi NOT INTERACT SEALRING_EXCLUDE ) > BIG_AREA
RR:RE:S:ODS6 {bracket}
#ENDIF
#IFDEF _SRDODS3_
SRDODS3_SRDODCellIn = INSIDE CELL SRDOD CellsForRRuleRecommended
SRDODS3_SRDODCellOut = NOT INSIDE CELL SRDOD ExclCellsForRRuleRecommended
SRDODS3_SRDODCell = SRDODS3_SRDODCellIn AND SRDODS3_SRDODCellOut
SRDODS3_SRDODMarker = SRDOD AND RRuleRecommended
SRDODS3_SRDOD = ((( SRDODS3_SRDODCell OR SRDODS3_SRDODMarker ) NOT INSIDE SRAM_EXCLUDE ) OUTSIDE Block) NOT excludeRRuleRecommended
RR:RE:S:SRDODS3 {bracket}
#ENDIF
#IFDEF _SRDPOL1_
SRDPOL1_SRDPOCellIn = INSIDE CELL SRDPO CellsForRRuleRecommended
SRDPOL1_SRDPOCellOut = NOT INSIDE CELL SRDPO ExclCellsForRRuleRecommended
SRDPOL1_SRDPOCell = SRDPOL1_SRDPOCellIn AND SRDPOL1_SRDPOCellOut
SRDPOL1_SRDPOMarker = SRDPO AND RRuleRecommended
SRDPOL1_SRDPO = ((( SRDPOL1_SRDPOCell OR SRDPOL1_SRDPOMarker ) NOT INSIDE SRAM_EXCLUDE ) OUTSIDE Block) NOT excludeRRuleRecommended
RR:RE:L:SRDPOL1 {bracket}
#ENDIF
#IFDEF _SRDPOL3_
SRDPOL3_SRDPOCellIn = INSIDE CELL SRDPO CellsForRRuleRecommended
SRDPOL3_SRDPOCellOut = NOT INSIDE CELL SRDPO ExclCellsForRRuleRecommended
SRDPOL3_SRDPOCell = SRDPOL3_SRDPOCellIn AND SRDPOL3_SRDPOCellOut
SRDPOL3_SRDPOMarker = SRDPO AND RRuleRecommended
SRDPOL3_SRDPO = ((( SRDPOL3_SRDPOCell OR SRDPOL3_SRDPOMarker ) NOT INSIDE SRAM_EXCLUDE ) OUTSIDE Block) NOT excludeRRuleRecommended
RR:RE:L:SRDPOL3 {bracket}
#ENDIF
#IFDEF _DNWEN1_
DNWEN1_DNWCellIn = INSIDE CELL DNWi CellsForRRuleRecommended
DNWEN1_DNWCellOut = NOT INSIDE CELL DNWi ExclCellsForRRuleRecommended
DNWEN1_DNWCell = DNWEN1_DNWCellIn AND DNWEN1_DNWCellOut
DNWEN1_DNWMarker = DNWi AND RRuleRecommended
DNWEN1_DNW = ((( DNWEN1_DNWCell OR DNWEN1_DNWMarker ) NOT INSIDE SRAM_EXCLUDE ) OUTSIDE Block) NOT excludeRRuleRecommended
RR:RE:S:DNWEN1 {bracket}
#ENDIF
#IFDEF _ESDIMPEN1_
ESDIMPEN1_ODCellIn = INSIDE CELL ODi CellsForRRuleRecommended
ESDIMPEN1_ODCellOut = NOT INSIDE CELL ODi ExclCellsForRRuleRecommended
ESDIMPEN1_ODCell = ESDIMPEN1_ODCellIn AND ESDIMPEN1_ODCellOut
ESDIMPEN1_ODMarker = ODi AND RRuleRecommended
ESDIMPEN1_OD = ((( ESDIMPEN1_ODCell OR ESDIMPEN1_ODMarker ) NOT SRAM_EXCLUDE ) OUTSIDE Block ) NOT excludeRRuleRecommended
RR:RE:S:ESDIMPEN1 {bracket}
#ENDIF
#IFDEF _M1S7_
M1S7_M1CellIn = INSIDE CELL M1i CellsForRRuleRecommended
M1S7_M1CellOut = NOT INSIDE CELL M1i ExclCellsForRRuleRecommended
M1S7_M1Cell = M1S7_M1CellIn AND M1S7_M1CellOut
M1S7_M1Marker = M1i AND RRuleRecommended
M1S7_M1 = ((M1S7_M1Cell OR M1S7_M1Marker) NOT Block ) NOT excludeRRuleRecommended
M1S7_DM1CellIn = INSIDE CELL DUM1 CellsForRRuleRecommended
M1S7_DM1CellOut = NOT INSIDE CELL DUM1 ExclCellsForRRuleRecommended
M1S7_DM1Cell = M1S7_DM1CellIn AND M1S7_DM1CellOut
M1S7_DM1Marker = DUM1 AND RRuleRecommended
M1S7_DM1 = ((M1S7_DM1Cell OR M1S7_DM1Marker) NOT Block ) NOT excludeRRuleRecommended
M1S7_M1x = M1S7_M1 OR M1S7_DM1
M1S7_NOT_M1x = CHIP NOT M1x
M1S7_BIGAREA = AREA M1S7_NOT_M1x > BIG_AREA
M1S7_ERROR = (EXT M1S7_BIGAREA M1S7_NOT_M1x < M1_S_7_R SPACE ABUT < 90 SINGULAR REGION) NOT OUTSIDE M1S7_M1x
RR:RE:S:M1S7 {bracket}
#ENDIF
#IFDEF _M1DN6_
M1DN6_M1CellIn = INSIDE CELL M1i CellsForRRuleRecommended
M1DN6_M1CellOut = NOT INSIDE CELL M1i ExclCellsForRRuleRecommended
M1DN6_M1Cell = M1DN6_M1CellIn AND M1DN6_M1CellOut
M1DN6_M1Marker = M1i AND RRuleRecommended
M1DN6_M1 = ((M1DN6_M1Cell OR M1DN6_M1Marker) NOT Block ) NOT excludeRRuleRecommended
M1DN6_DM1CellIn = INSIDE CELL DUM1 CellsForRRuleRecommended
M1DN6_DM1CellOut = NOT INSIDE CELL DUM1 ExclCellsForRRuleRecommended
M1DN6_DM1Cell = M1DN6_DM1CellIn AND M1DN6_DM1CellOut
M1DN6_DM1Marker = DUM1 AND RRuleRecommended
M1DN6_DM1 = ((M1DN6_DM1Cell OR M1DN6_DM1Marker) NOT Block ) NOT excludeRRuleRecommended
M1DN6_M1x = M1DN6_M1 OR M1DN6_DM1
M1DN6_M1_CHECK = M1DN6_M1x NOT NEW_DEN_EXC
M1DN6_CHIP_CHECK = (CHIP NOT NEW_DEN_EXC) NOT excludeRRuleRecommended
#IFDEF FULL_CHIP
M1DN6_CHIP_M1 = COPY CHIP
#ELSE
M1DN6_CHIP_M1 = CHIP INTERACT M1DN6_M1x
#ENDIF
RR:RE:S:M1DN6 {bracket}
#ENDIF
#IFDEF _M2S7_
M2S7_M2CellIn = INSIDE CELL M2i CellsForRRuleRecommended
M2S7_M2CellOut = NOT INSIDE CELL M2i ExclCellsForRRuleRecommended
M2S7_M2Cell = M2S7_M2CellIn AND M2S7_M2CellOut
M2S7_M2Marker = M2i AND RRuleRecommended
M2S7_M2 = ((M2S7_M2Cell OR M2S7_M2Marker) NOT Block ) NOT excludeRRuleRecommended
M2S7_DM2CellIn = INSIDE CELL DUM2 CellsForRRuleRecommended
M2S7_DM2CellOut = NOT INSIDE CELL DUM2 ExclCellsForRRuleRecommended
M2S7_DM2Cell = M2S7_DM2CellIn AND M2S7_DM2CellOut
M2S7_DM2Marker = DUM2 AND RRuleRecommended
M2S7_DM2 = ((M2S7_DM2Cell OR M2S7_DM2Marker) NOT Block ) NOT excludeRRuleRecommended
M2S7_M2x = M2S7_M2 OR M2S7_DM2
M2S7_NOT_M2x = CHIP NOT M2x
M2S7_BIGAREA = AREA M2S7_NOT_M2x > BIG_AREA
M2S7_ERROR = (EXT M2S7_BIGAREA M2S7_NOT_M2x < M2_S_7_R SPACE ABUT < 90 SINGULAR REGION) NOT OUTSIDE M2S7_M2x
RR:RE:S:M2S7 {bracket}
#ENDIF
#IFDEF _M2DN6_
M2DN6_M2CellIn = INSIDE CELL M2i CellsForRRuleRecommended
M2DN6_M2CellOut = NOT INSIDE CELL M2i ExclCellsForRRuleRecommended
M2DN6_M2Cell = M2DN6_M2CellIn AND M2DN6_M2CellOut
M2DN6_M2Marker = M2i AND RRuleRecommended
M2DN6_M2 = ((M2DN6_M2Cell OR M2DN6_M2Marker) NOT Block ) NOT excludeRRuleRecommended
M2DN6_DM2CellIn = INSIDE CELL DUM2 CellsForRRuleRecommended
M2DN6_DM2CellOut = NOT INSIDE CELL DUM2 ExclCellsForRRuleRecommended
M2DN6_DM2Cell = M2DN6_DM2CellIn AND M2DN6_DM2CellOut
M2DN6_DM2Marker = DUM2 AND RRuleRecommended
M2DN6_DM2 = ((M2DN6_DM2Cell OR M2DN6_DM2Marker) NOT Block ) NOT excludeRRuleRecommended
M2DN6_M2x = M2DN6_M2 OR M2DN6_DM2
M2DN6_M2_CHECK = M2DN6_M2x NOT NEW_DEN_EXC
M2DN6_CHIP_CHECK = (CHIP NOT NEW_DEN_EXC) NOT excludeRRuleRecommended
#IFDEF FULL_CHIP
M2DN6_CHIP_M2 = COPY CHIP
#ELSE
M2DN6_CHIP_M2 = CHIP INTERACT M2DN6_M2x
#ENDIF
RR:RE:S:M2DN6 {bracket}
#ENDIF
#IFDEF _M3S7_
M3S7_M3CellIn = INSIDE CELL M3i CellsForRRuleRecommended
M3S7_M3CellOut = NOT INSIDE CELL M3i ExclCellsForRRuleRecommended
M3S7_M3Cell = M3S7_M3CellIn AND M3S7_M3CellOut
M3S7_M3Marker = M3i AND RRuleRecommended
M3S7_M3 = ((M3S7_M3Cell OR M3S7_M3Marker) NOT Block ) NOT excludeRRuleRecommended
M3S7_DM3CellIn = INSIDE CELL DUM3 CellsForRRuleRecommended
M3S7_DM3CellOut = NOT INSIDE CELL DUM3 ExclCellsForRRuleRecommended
M3S7_DM3Cell = M3S7_DM3CellIn AND M3S7_DM3CellOut
M3S7_DM3Marker = DUM3 AND RRuleRecommended
M3S7_DM3 = ((M3S7_DM3Cell OR M3S7_DM3Marker) NOT Block ) NOT excludeRRuleRecommended
M3S7_M3x = M3S7_M3 OR M3S7_DM3
M3S7_NOT_M3x = CHIP NOT M3x
M3S7_BIGAREA = AREA M3S7_NOT_M3x > BIG_AREA
M3S7_ERROR = (EXT M3S7_BIGAREA M3S7_NOT_M3x < M3_S_7_R SPACE ABUT < 90 SINGULAR REGION) NOT OUTSIDE M3S7_M3x
RR:RE:S:M3S7 {bracket}
#ENDIF
#IFDEF _M3DN6_
M3DN6_M3CellIn = INSIDE CELL M3i CellsForRRuleRecommended
M3DN6_M3CellOut = NOT INSIDE CELL M3i ExclCellsForRRuleRecommended
M3DN6_M3Cell = M3DN6_M3CellIn AND M3DN6_M3CellOut
M3DN6_M3Marker = M3i AND RRuleRecommended
M3DN6_M3 = ((M3DN6_M3Cell OR M3DN6_M3Marker) NOT Block ) NOT excludeRRuleRecommended
M3DN6_DM3CellIn = INSIDE CELL DUM3 CellsForRRuleRecommended
M3DN6_DM3CellOut = NOT INSIDE CELL DUM3 ExclCellsForRRuleRecommended
M3DN6_DM3Cell = M3DN6_DM3CellIn AND M3DN6_DM3CellOut
M3DN6_DM3Marker = DUM3 AND RRuleRecommended
M3DN6_DM3 = ((M3DN6_DM3Cell OR M3DN6_DM3Marker) NOT Block ) NOT excludeRRuleRecommended
M3DN6_M3x = M3DN6_M3 OR M3DN6_DM3
M3DN6_M3_CHECK = M3DN6_M3x NOT NEW_DEN_EXC
M3DN6_CHIP_CHECK = (CHIP NOT NEW_DEN_EXC) NOT excludeRRuleRecommended
#IFDEF FULL_CHIP
M3DN6_CHIP_M3 = COPY CHIP
#ELSE
M3DN6_CHIP_M3 = CHIP INTERACT M3DN6_M3x
#ENDIF
RR:RE:S:M3DN6 {bracket}
#ENDIF
#IFDEF _MxDN7_M1_M2_M3_
MxDN7_M1_M2_M3_M1CellIn = INSIDE CELL M1i CellsForRRuleRecommended
MxDN7_M1_M2_M3_M1CellOut = NOT INSIDE CELL M1i ExclCellsForRRuleRecommended
MxDN7_M1_M2_M3_M1Cell = MxDN7_M1_M2_M3_M1CellIn AND MxDN7_M1_M2_M3_M1CellOut
MxDN7_M1_M2_M3_M1Marker = M1i AND RRuleRecommended
MxDN7_M1_M2_M3_M1 = ((MxDN7_M1_M2_M3_M1Cell OR MxDN7_M1_M2_M3_M1Marker) NOT Block ) NOT excludeRRuleRecommended
MxDN7_M1_M2_M3_DM1CellIn = INSIDE CELL DUM1 CellsForRRuleRecommended
MxDN7_M1_M2_M3_DM1CellOut = NOT INSIDE CELL DUM1 ExclCellsForRRuleRecommended
MxDN7_M1_M2_M3_DM1Cell = MxDN7_M1_M2_M3_DM1CellIn AND MxDN7_M1_M2_M3_DM1CellOut
MxDN7_M1_M2_M3_DM1Marker = DUM1 AND RRuleRecommended
MxDN7_M1_M2_M3_DM1 = ((MxDN7_M1_M2_M3_DM1Cell OR MxDN7_M1_M2_M3_DM1Marker) NOT Block ) NOT excludeRRuleRecommended
MxDN7_M1_M2_M3_M2CellIn = INSIDE CELL M2i CellsForRRuleRecommended
MxDN7_M1_M2_M3_M2CellOut = NOT INSIDE CELL M2i ExclCellsForRRuleRecommended
MxDN7_M1_M2_M3_M2Cell = MxDN7_M1_M2_M3_M2CellIn AND MxDN7_M1_M2_M3_M2CellOut
MxDN7_M1_M2_M3_M2Marker = M2i AND RRuleRecommended
MxDN7_M1_M2_M3_M2 = ((MxDN7_M1_M2_M3_M2Cell OR MxDN7_M1_M2_M3_M2Marker) NOT Block ) NOT excludeRRuleRecommended
MxDN7_M1_M2_M3_DM2CellIn = INSIDE CELL DUM2 CellsForRRuleRecommended
MxDN7_M1_M2_M3_DM2CellOut = NOT INSIDE CELL DUM2 ExclCellsForRRuleRecommended
MxDN7_M1_M2_M3_DM2Cell = MxDN7_M1_M2_M3_DM2CellIn AND MxDN7_M1_M2_M3_DM2CellOut
MxDN7_M1_M2_M3_DM2Marker = DUM2 AND RRuleRecommended
MxDN7_M1_M2_M3_DM2 = ((MxDN7_M1_M2_M3_DM2Cell OR MxDN7_M1_M2_M3_DM2Marker) NOT Block ) NOT excludeRRuleRecommended
MxDN7_M1_M2_M3_M3CellIn = INSIDE CELL M3i CellsForRRuleRecommended
MxDN7_M1_M2_M3_M3CellOut = NOT INSIDE CELL M3i ExclCellsForRRuleRecommended
MxDN7_M1_M2_M3_M3Cell = MxDN7_M1_M2_M3_M3CellIn AND MxDN7_M1_M2_M3_M3CellOut
MxDN7_M1_M2_M3_M3Marker = M3i AND RRuleRecommended
MxDN7_M1_M2_M3_M3 = ((MxDN7_M1_M2_M3_M3Cell OR MxDN7_M1_M2_M3_M3Marker) NOT Block ) NOT excludeRRuleRecommended
MxDN7_M1_M2_M3_DM3CellIn = INSIDE CELL DUM3 CellsForRRuleRecommended
MxDN7_M1_M2_M3_DM3CellOut = NOT INSIDE CELL DUM3 ExclCellsForRRuleRecommended
MxDN7_M1_M2_M3_DM3Cell = MxDN7_M1_M2_M3_DM3CellIn AND MxDN7_M1_M2_M3_DM3CellOut
MxDN7_M1_M2_M3_DM3Marker = DUM3 AND RRuleRecommended
MxDN7_M1_M2_M3_DM3 = ((MxDN7_M1_M2_M3_DM3Cell OR MxDN7_M1_M2_M3_DM3Marker) NOT Block ) NOT excludeRRuleRecommended
MxDN7_M1_M2_M3_M1x = MxDN7_M1_M2_M3_M1 OR MxDN7_M1_M2_M3_DM1
MxDN7_M1_M2_M3_M2x = MxDN7_M1_M2_M3_M2 OR MxDN7_M1_M2_M3_DM2
MxDN7_M1_M2_M3_M3x = MxDN7_M1_M2_M3_M3 OR MxDN7_M1_M2_M3_DM3
MxDN7_M1_M2_M3_M1_CHECK = MxDN7_M1_M2_M3_M1x NOT NEW_DEN_EXC
MxDN7_M1_M2_M3_M2_CHECK = MxDN7_M1_M2_M3_M2x NOT NEW_DEN_EXC
MxDN7_M1_M2_M3_M3_CHECK = MxDN7_M1_M2_M3_M3x NOT NEW_DEN_EXC
MxDN7_M1_M2_M3_CHIP_CHECK = (CHIP NOT NEW_DEN_EXC) NOT excludeRRuleRecommended
#IFDEF FULL_CHIP
MxDN7_M1_M2_M3_CHIP_M3 = COPY CHIP
#ELSE
MxDN7_M1_M2_M3_CHIP_M3 = CHIP INTERACT MxDN7_M1_M2_M3_M3x
#ENDIF
RR:RE:S:MxDN7_M1_M2_M3 {bracket}
#ENDIF
#IFDEF _M4S7_
M4S7_M4CellIn = INSIDE CELL M4i CellsForRRuleRecommended
M4S7_M4CellOut = NOT INSIDE CELL M4i ExclCellsForRRuleRecommended
M4S7_M4Cell = M4S7_M4CellIn AND M4S7_M4CellOut
M4S7_M4Marker = M4i AND RRuleRecommended
M4S7_M4 = ((M4S7_M4Cell OR M4S7_M4Marker) NOT Block ) NOT excludeRRuleRecommended
M4S7_DM4CellIn = INSIDE CELL DUM4 CellsForRRuleRecommended
M4S7_DM4CellOut = NOT INSIDE CELL DUM4 ExclCellsForRRuleRecommended
M4S7_DM4Cell = M4S7_DM4CellIn AND M4S7_DM4CellOut
M4S7_DM4Marker = DUM4 AND RRuleRecommended
M4S7_DM4 = ((M4S7_DM4Cell OR M4S7_DM4Marker) NOT Block ) NOT excludeRRuleRecommended
M4S7_M4x = M4S7_M4 OR M4S7_DM4
M4S7_NOT_M4x = CHIP NOT M4x
M4S7_BIGAREA = AREA M4S7_NOT_M4x > BIG_AREA
M4S7_ERROR = (EXT M4S7_BIGAREA M4S7_NOT_M4x < M4_S_7_R SPACE ABUT < 90 SINGULAR REGION) NOT OUTSIDE M4S7_M4x
RR:RE:S:M4S7 {bracket}
#ENDIF
#IFDEF _M4DN6_
M4DN6_M4CellIn = INSIDE CELL M4i CellsForRRuleRecommended
M4DN6_M4CellOut = NOT INSIDE CELL M4i ExclCellsForRRuleRecommended
M4DN6_M4Cell = M4DN6_M4CellIn AND M4DN6_M4CellOut
M4DN6_M4Marker = M4i AND RRuleRecommended
M4DN6_M4 = ((M4DN6_M4Cell OR M4DN6_M4Marker) NOT Block ) NOT excludeRRuleRecommended
M4DN6_DM4CellIn = INSIDE CELL DUM4 CellsForRRuleRecommended
M4DN6_DM4CellOut = NOT INSIDE CELL DUM4 ExclCellsForRRuleRecommended
M4DN6_DM4Cell = M4DN6_DM4CellIn AND M4DN6_DM4CellOut
M4DN6_DM4Marker = DUM4 AND RRuleRecommended
M4DN6_DM4 = ((M4DN6_DM4Cell OR M4DN6_DM4Marker) NOT Block ) NOT excludeRRuleRecommended
M4DN6_M4x = M4DN6_M4 OR M4DN6_DM4
M4DN6_M4_CHECK = M4DN6_M4x NOT NEW_DEN_EXC
M4DN6_CHIP_CHECK = (CHIP NOT NEW_DEN_EXC) NOT excludeRRuleRecommended
#IFDEF FULL_CHIP
M4DN6_CHIP_M4 = COPY CHIP
#ELSE
M4DN6_CHIP_M4 = CHIP INTERACT M4DN6_M4x
#ENDIF
RR:RE:S:M4DN6 {bracket}
#ENDIF
#IFDEF _MxDN7_M2_M3_M4_
MxDN7_M2_M3_M4_M2CellIn = INSIDE CELL M2i CellsForRRuleRecommended
MxDN7_M2_M3_M4_M2CellOut = NOT INSIDE CELL M2i ExclCellsForRRuleRecommended
MxDN7_M2_M3_M4_M2Cell = MxDN7_M2_M3_M4_M2CellIn AND MxDN7_M2_M3_M4_M2CellOut
MxDN7_M2_M3_M4_M2Marker = M2i AND RRuleRecommended
MxDN7_M2_M3_M4_M2 = ((MxDN7_M2_M3_M4_M2Cell OR MxDN7_M2_M3_M4_M2Marker) NOT Block ) NOT excludeRRuleRecommended
MxDN7_M2_M3_M4_DM2CellIn = INSIDE CELL DUM2 CellsForRRuleRecommended
MxDN7_M2_M3_M4_DM2CellOut = NOT INSIDE CELL DUM2 ExclCellsForRRuleRecommended
MxDN7_M2_M3_M4_DM2Cell = MxDN7_M2_M3_M4_DM2CellIn AND MxDN7_M2_M3_M4_DM2CellOut
MxDN7_M2_M3_M4_DM2Marker = DUM2 AND RRuleRecommended
MxDN7_M2_M3_M4_DM2 = ((MxDN7_M2_M3_M4_DM2Cell OR MxDN7_M2_M3_M4_DM2Marker) NOT Block ) NOT excludeRRuleRecommended
MxDN7_M2_M3_M4_M3CellIn = INSIDE CELL M3i CellsForRRuleRecommended
MxDN7_M2_M3_M4_M3CellOut = NOT INSIDE CELL M3i ExclCellsForRRuleRecommended
MxDN7_M2_M3_M4_M3Cell = MxDN7_M2_M3_M4_M3CellIn AND MxDN7_M2_M3_M4_M3CellOut
MxDN7_M2_M3_M4_M3Marker = M3i AND RRuleRecommended
MxDN7_M2_M3_M4_M3 = ((MxDN7_M2_M3_M4_M3Cell OR MxDN7_M2_M3_M4_M3Marker) NOT Block ) NOT excludeRRuleRecommended
MxDN7_M2_M3_M4_DM3CellIn = INSIDE CELL DUM3 CellsForRRuleRecommended
MxDN7_M2_M3_M4_DM3CellOut = NOT INSIDE CELL DUM3 ExclCellsForRRuleRecommended
MxDN7_M2_M3_M4_DM3Cell = MxDN7_M2_M3_M4_DM3CellIn AND MxDN7_M2_M3_M4_DM3CellOut
MxDN7_M2_M3_M4_DM3Marker = DUM3 AND RRuleRecommended
MxDN7_M2_M3_M4_DM3 = ((MxDN7_M2_M3_M4_DM3Cell OR MxDN7_M2_M3_M4_DM3Marker) NOT Block ) NOT excludeRRuleRecommended
MxDN7_M2_M3_M4_M4CellIn = INSIDE CELL M4i CellsForRRuleRecommended
MxDN7_M2_M3_M4_M4CellOut = NOT INSIDE CELL M4i ExclCellsForRRuleRecommended
MxDN7_M2_M3_M4_M4Cell = MxDN7_M2_M3_M4_M4CellIn AND MxDN7_M2_M3_M4_M4CellOut
MxDN7_M2_M3_M4_M4Marker = M4i AND RRuleRecommended
MxDN7_M2_M3_M4_M4 = ((MxDN7_M2_M3_M4_M4Cell OR MxDN7_M2_M3_M4_M4Marker) NOT Block ) NOT excludeRRuleRecommended
MxDN7_M2_M3_M4_DM4CellIn = INSIDE CELL DUM4 CellsForRRuleRecommended
MxDN7_M2_M3_M4_DM4CellOut = NOT INSIDE CELL DUM4 ExclCellsForRRuleRecommended
MxDN7_M2_M3_M4_DM4Cell = MxDN7_M2_M3_M4_DM4CellIn AND MxDN7_M2_M3_M4_DM4CellOut
MxDN7_M2_M3_M4_DM4Marker = DUM4 AND RRuleRecommended
MxDN7_M2_M3_M4_DM4 = ((MxDN7_M2_M3_M4_DM4Cell OR MxDN7_M2_M3_M4_DM4Marker) NOT Block ) NOT excludeRRuleRecommended
MxDN7_M2_M3_M4_M2x = MxDN7_M2_M3_M4_M2 OR MxDN7_M2_M3_M4_DM2
MxDN7_M2_M3_M4_M3x = MxDN7_M2_M3_M4_M3 OR MxDN7_M2_M3_M4_DM3
MxDN7_M2_M3_M4_M4x = MxDN7_M2_M3_M4_M4 OR MxDN7_M2_M3_M4_DM4
MxDN7_M2_M3_M4_M2_CHECK = MxDN7_M2_M3_M4_M2x NOT NEW_DEN_EXC
MxDN7_M2_M3_M4_M3_CHECK = MxDN7_M2_M3_M4_M3x NOT NEW_DEN_EXC
MxDN7_M2_M3_M4_M4_CHECK = MxDN7_M2_M3_M4_M4x NOT NEW_DEN_EXC
MxDN7_M2_M3_M4_CHIP_CHECK = (CHIP NOT NEW_DEN_EXC) NOT excludeRRuleRecommended
#IFDEF FULL_CHIP
MxDN7_M2_M3_M4_CHIP_M4 = COPY CHIP
#ELSE
MxDN7_M2_M3_M4_CHIP_M4 = CHIP INTERACT MxDN7_M2_M3_M4_M4x
#ENDIF
RR:RE:S:MxDN7_M2_M3_M4 {bracket}
#ENDIF
#IFDEF _M5S7_
M5S7_M5CellIn = INSIDE CELL M5i CellsForRRuleRecommended
M5S7_M5CellOut = NOT INSIDE CELL M5i ExclCellsForRRuleRecommended
M5S7_M5Cell = M5S7_M5CellIn AND M5S7_M5CellOut
M5S7_M5Marker = M5i AND RRuleRecommended
M5S7_M5 = ((M5S7_M5Cell OR M5S7_M5Marker) NOT Block ) NOT excludeRRuleRecommended
M5S7_DM5CellIn = INSIDE CELL DUM5 CellsForRRuleRecommended
M5S7_DM5CellOut = NOT INSIDE CELL DUM5 ExclCellsForRRuleRecommended
M5S7_DM5Cell = M5S7_DM5CellIn AND M5S7_DM5CellOut
M5S7_DM5Marker = DUM5 AND RRuleRecommended
M5S7_DM5 = ((M5S7_DM5Cell OR M5S7_DM5Marker) NOT Block ) NOT excludeRRuleRecommended
M5S7_M5x = M5S7_M5 OR M5S7_DM5
M5S7_NOT_M5x = CHIP NOT M5x
M5S7_BIGAREA = AREA M5S7_NOT_M5x > BIG_AREA
M5S7_ERROR = (EXT M5S7_BIGAREA M5S7_NOT_M5x < M5_S_7_R SPACE ABUT < 90 SINGULAR REGION) NOT OUTSIDE M5S7_M5x
RR:RE:S:M5S7 {bracket}
#ENDIF
#IFDEF _M5DN6_
M5DN6_M5CellIn = INSIDE CELL M5i CellsForRRuleRecommended
M5DN6_M5CellOut = NOT INSIDE CELL M5i ExclCellsForRRuleRecommended
M5DN6_M5Cell = M5DN6_M5CellIn AND M5DN6_M5CellOut
M5DN6_M5Marker = M5i AND RRuleRecommended
M5DN6_M5 = ((M5DN6_M5Cell OR M5DN6_M5Marker) NOT Block ) NOT excludeRRuleRecommended
M5DN6_DM5CellIn = INSIDE CELL DUM5 CellsForRRuleRecommended
M5DN6_DM5CellOut = NOT INSIDE CELL DUM5 ExclCellsForRRuleRecommended
M5DN6_DM5Cell = M5DN6_DM5CellIn AND M5DN6_DM5CellOut
M5DN6_DM5Marker = DUM5 AND RRuleRecommended
M5DN6_DM5 = ((M5DN6_DM5Cell OR M5DN6_DM5Marker) NOT Block ) NOT excludeRRuleRecommended
M5DN6_M5x = M5DN6_M5 OR M5DN6_DM5
M5DN6_M5_CHECK = M5DN6_M5x NOT NEW_DEN_EXC
M5DN6_CHIP_CHECK = (CHIP NOT NEW_DEN_EXC) NOT excludeRRuleRecommended
#IFDEF FULL_CHIP
M5DN6_CHIP_M5 = COPY CHIP
#ELSE
M5DN6_CHIP_M5 = CHIP INTERACT M5DN6_M5x
#ENDIF
RR:RE:S:M5DN6 {bracket}
#ENDIF
#IFDEF _MxDN7_M3_M4_M5_
MxDN7_M3_M4_M5_M3CellIn = INSIDE CELL M3i CellsForRRuleRecommended
MxDN7_M3_M4_M5_M3CellOut = NOT INSIDE CELL M3i ExclCellsForRRuleRecommended
MxDN7_M3_M4_M5_M3Cell = MxDN7_M3_M4_M5_M3CellIn AND MxDN7_M3_M4_M5_M3CellOut
MxDN7_M3_M4_M5_M3Marker = M3i AND RRuleRecommended
MxDN7_M3_M4_M5_M3 = ((MxDN7_M3_M4_M5_M3Cell OR MxDN7_M3_M4_M5_M3Marker) NOT Block ) NOT excludeRRuleRecommended
MxDN7_M3_M4_M5_DM3CellIn = INSIDE CELL DUM3 CellsForRRuleRecommended
MxDN7_M3_M4_M5_DM3CellOut = NOT INSIDE CELL DUM3 ExclCellsForRRuleRecommended
MxDN7_M3_M4_M5_DM3Cell = MxDN7_M3_M4_M5_DM3CellIn AND MxDN7_M3_M4_M5_DM3CellOut
MxDN7_M3_M4_M5_DM3Marker = DUM3 AND RRuleRecommended
MxDN7_M3_M4_M5_DM3 = ((MxDN7_M3_M4_M5_DM3Cell OR MxDN7_M3_M4_M5_DM3Marker) NOT Block ) NOT excludeRRuleRecommended
MxDN7_M3_M4_M5_M4CellIn = INSIDE CELL M4i CellsForRRuleRecommended
MxDN7_M3_M4_M5_M4CellOut = NOT INSIDE CELL M4i ExclCellsForRRuleRecommended
MxDN7_M3_M4_M5_M4Cell = MxDN7_M3_M4_M5_M4CellIn AND MxDN7_M3_M4_M5_M4CellOut
MxDN7_M3_M4_M5_M4Marker = M4i AND RRuleRecommended
MxDN7_M3_M4_M5_M4 = ((MxDN7_M3_M4_M5_M4Cell OR MxDN7_M3_M4_M5_M4Marker) NOT Block ) NOT excludeRRuleRecommended
MxDN7_M3_M4_M5_DM4CellIn = INSIDE CELL DUM4 CellsForRRuleRecommended
MxDN7_M3_M4_M5_DM4CellOut = NOT INSIDE CELL DUM4 ExclCellsForRRuleRecommended
MxDN7_M3_M4_M5_DM4Cell = MxDN7_M3_M4_M5_DM4CellIn AND MxDN7_M3_M4_M5_DM4CellOut
MxDN7_M3_M4_M5_DM4Marker = DUM4 AND RRuleRecommended
MxDN7_M3_M4_M5_DM4 = ((MxDN7_M3_M4_M5_DM4Cell OR MxDN7_M3_M4_M5_DM4Marker) NOT Block ) NOT excludeRRuleRecommended
MxDN7_M3_M4_M5_M5CellIn = INSIDE CELL M5i CellsForRRuleRecommended
MxDN7_M3_M4_M5_M5CellOut = NOT INSIDE CELL M5i ExclCellsForRRuleRecommended
MxDN7_M3_M4_M5_M5Cell = MxDN7_M3_M4_M5_M5CellIn AND MxDN7_M3_M4_M5_M5CellOut
MxDN7_M3_M4_M5_M5Marker = M5i AND RRuleRecommended
MxDN7_M3_M4_M5_M5 = ((MxDN7_M3_M4_M5_M5Cell OR MxDN7_M3_M4_M5_M5Marker) NOT Block ) NOT excludeRRuleRecommended
MxDN7_M3_M4_M5_DM5CellIn = INSIDE CELL DUM5 CellsForRRuleRecommended
MxDN7_M3_M4_M5_DM5CellOut = NOT INSIDE CELL DUM5 ExclCellsForRRuleRecommended
MxDN7_M3_M4_M5_DM5Cell = MxDN7_M3_M4_M5_DM5CellIn AND MxDN7_M3_M4_M5_DM5CellOut
MxDN7_M3_M4_M5_DM5Marker = DUM5 AND RRuleRecommended
MxDN7_M3_M4_M5_DM5 = ((MxDN7_M3_M4_M5_DM5Cell OR MxDN7_M3_M4_M5_DM5Marker) NOT Block ) NOT excludeRRuleRecommended
MxDN7_M3_M4_M5_M3x = MxDN7_M3_M4_M5_M3 OR MxDN7_M3_M4_M5_DM3
MxDN7_M3_M4_M5_M4x = MxDN7_M3_M4_M5_M4 OR MxDN7_M3_M4_M5_DM4
MxDN7_M3_M4_M5_M5x = MxDN7_M3_M4_M5_M5 OR MxDN7_M3_M4_M5_DM5
MxDN7_M3_M4_M5_M3_CHECK = MxDN7_M3_M4_M5_M3x NOT NEW_DEN_EXC
MxDN7_M3_M4_M5_M4_CHECK = MxDN7_M3_M4_M5_M4x NOT NEW_DEN_EXC
MxDN7_M3_M4_M5_M5_CHECK = MxDN7_M3_M4_M5_M5x NOT NEW_DEN_EXC
MxDN7_M3_M4_M5_CHIP_CHECK = (CHIP NOT NEW_DEN_EXC) NOT excludeRRuleRecommended
#IFDEF FULL_CHIP
MxDN7_M3_M4_M5_CHIP_M5 = COPY CHIP
#ELSE
MxDN7_M3_M4_M5_CHIP_M5 = CHIP INTERACT MxDN7_M3_M4_M5_M5x
#ENDIF
RR:RE:S:MxDN7_M3_M4_M5 {bracket}
#ENDIF
#IFDEF _M6S7_
M6S7_M6CellIn = INSIDE CELL M6i CellsForRRuleRecommended
M6S7_M6CellOut = NOT INSIDE CELL M6i ExclCellsForRRuleRecommended
M6S7_M6Cell = M6S7_M6CellIn AND M6S7_M6CellOut
M6S7_M6Marker = M6i AND RRuleRecommended
M6S7_M6 = ((M6S7_M6Cell OR M6S7_M6Marker) NOT Block ) NOT excludeRRuleRecommended
M6S7_DM6CellIn = INSIDE CELL DUM6 CellsForRRuleRecommended
M6S7_DM6CellOut = NOT INSIDE CELL DUM6 ExclCellsForRRuleRecommended
M6S7_DM6Cell = M6S7_DM6CellIn AND M6S7_DM6CellOut
M6S7_DM6Marker = DUM6 AND RRuleRecommended
M6S7_DM6 = ((M6S7_DM6Cell OR M6S7_DM6Marker) NOT Block ) NOT excludeRRuleRecommended
M6S7_M6x = M6S7_M6 OR M6S7_DM6
M6S7_NOT_M6x = CHIP NOT M6x
M6S7_BIGAREA = AREA M6S7_NOT_M6x > BIG_AREA
M6S7_ERROR = (EXT M6S7_BIGAREA M6S7_NOT_M6x < M6_S_7_R SPACE ABUT < 90 SINGULAR REGION) NOT OUTSIDE M6S7_M6x
RR:RE:S:M6S7 {bracket}
#ENDIF
#IFDEF _M6DN6_
M6DN6_M6CellIn = INSIDE CELL M6i CellsForRRuleRecommended
M6DN6_M6CellOut = NOT INSIDE CELL M6i ExclCellsForRRuleRecommended
M6DN6_M6Cell = M6DN6_M6CellIn AND M6DN6_M6CellOut
M6DN6_M6Marker = M6i AND RRuleRecommended
M6DN6_M6 = ((M6DN6_M6Cell OR M6DN6_M6Marker) NOT Block ) NOT excludeRRuleRecommended
M6DN6_DM6CellIn = INSIDE CELL DUM6 CellsForRRuleRecommended
M6DN6_DM6CellOut = NOT INSIDE CELL DUM6 ExclCellsForRRuleRecommended
M6DN6_DM6Cell = M6DN6_DM6CellIn AND M6DN6_DM6CellOut
M6DN6_DM6Marker = DUM6 AND RRuleRecommended
M6DN6_DM6 = ((M6DN6_DM6Cell OR M6DN6_DM6Marker) NOT Block ) NOT excludeRRuleRecommended
M6DN6_M6x = M6DN6_M6 OR M6DN6_DM6
M6DN6_M6_CHECK = M6DN6_M6x NOT NEW_DEN_EXC
M6DN6_CHIP_CHECK = (CHIP NOT NEW_DEN_EXC) NOT excludeRRuleRecommended
#IFDEF FULL_CHIP
M6DN6_CHIP_M6 = COPY CHIP
#ELSE
M6DN6_CHIP_M6 = CHIP INTERACT M6DN6_M6x
#ENDIF
RR:RE:S:M6DN6 {bracket}
#ENDIF
#IFDEF _MxDN7_M4_M5_M6_
MxDN7_M4_M5_M6_M4CellIn = INSIDE CELL M4i CellsForRRuleRecommended
MxDN7_M4_M5_M6_M4CellOut = NOT INSIDE CELL M4i ExclCellsForRRuleRecommended
MxDN7_M4_M5_M6_M4Cell = MxDN7_M4_M5_M6_M4CellIn AND MxDN7_M4_M5_M6_M4CellOut
MxDN7_M4_M5_M6_M4Marker = M4i AND RRuleRecommended
MxDN7_M4_M5_M6_M4 = ((MxDN7_M4_M5_M6_M4Cell OR MxDN7_M4_M5_M6_M4Marker) NOT Block ) NOT excludeRRuleRecommended
MxDN7_M4_M5_M6_DM4CellIn = INSIDE CELL DUM4 CellsForRRuleRecommended
MxDN7_M4_M5_M6_DM4CellOut = NOT INSIDE CELL DUM4 ExclCellsForRRuleRecommended
MxDN7_M4_M5_M6_DM4Cell = MxDN7_M4_M5_M6_DM4CellIn AND MxDN7_M4_M5_M6_DM4CellOut
MxDN7_M4_M5_M6_DM4Marker = DUM4 AND RRuleRecommended
MxDN7_M4_M5_M6_DM4 = ((MxDN7_M4_M5_M6_DM4Cell OR MxDN7_M4_M5_M6_DM4Marker) NOT Block ) NOT excludeRRuleRecommended
MxDN7_M4_M5_M6_M5CellIn = INSIDE CELL M5i CellsForRRuleRecommended
MxDN7_M4_M5_M6_M5CellOut = NOT INSIDE CELL M5i ExclCellsForRRuleRecommended
MxDN7_M4_M5_M6_M5Cell = MxDN7_M4_M5_M6_M5CellIn AND MxDN7_M4_M5_M6_M5CellOut
MxDN7_M4_M5_M6_M5Marker = M5i AND RRuleRecommended
MxDN7_M4_M5_M6_M5 = ((MxDN7_M4_M5_M6_M5Cell OR MxDN7_M4_M5_M6_M5Marker) NOT Block ) NOT excludeRRuleRecommended
MxDN7_M4_M5_M6_DM5CellIn = INSIDE CELL DUM5 CellsForRRuleRecommended
MxDN7_M4_M5_M6_DM5CellOut = NOT INSIDE CELL DUM5 ExclCellsForRRuleRecommended
MxDN7_M4_M5_M6_DM5Cell = MxDN7_M4_M5_M6_DM5CellIn AND MxDN7_M4_M5_M6_DM5CellOut
MxDN7_M4_M5_M6_DM5Marker = DUM5 AND RRuleRecommended
MxDN7_M4_M5_M6_DM5 = ((MxDN7_M4_M5_M6_DM5Cell OR MxDN7_M4_M5_M6_DM5Marker) NOT Block ) NOT excludeRRuleRecommended
MxDN7_M4_M5_M6_M6CellIn = INSIDE CELL M6i CellsForRRuleRecommended
MxDN7_M4_M5_M6_M6CellOut = NOT INSIDE CELL M6i ExclCellsForRRuleRecommended
MxDN7_M4_M5_M6_M6Cell = MxDN7_M4_M5_M6_M6CellIn AND MxDN7_M4_M5_M6_M6CellOut
MxDN7_M4_M5_M6_M6Marker = M6i AND RRuleRecommended
MxDN7_M4_M5_M6_M6 = ((MxDN7_M4_M5_M6_M6Cell OR MxDN7_M4_M5_M6_M6Marker) NOT Block ) NOT excludeRRuleRecommended
MxDN7_M4_M5_M6_DM6CellIn = INSIDE CELL DUM6 CellsForRRuleRecommended
MxDN7_M4_M5_M6_DM6CellOut = NOT INSIDE CELL DUM6 ExclCellsForRRuleRecommended
MxDN7_M4_M5_M6_DM6Cell = MxDN7_M4_M5_M6_DM6CellIn AND MxDN7_M4_M5_M6_DM6CellOut
MxDN7_M4_M5_M6_DM6Marker = DUM6 AND RRuleRecommended
MxDN7_M4_M5_M6_DM6 = ((MxDN7_M4_M5_M6_DM6Cell OR MxDN7_M4_M5_M6_DM6Marker) NOT Block ) NOT excludeRRuleRecommended
MxDN7_M4_M5_M6_M4x = MxDN7_M4_M5_M6_M4 OR MxDN7_M4_M5_M6_DM4
MxDN7_M4_M5_M6_M5x = MxDN7_M4_M5_M6_M5 OR MxDN7_M4_M5_M6_DM5
MxDN7_M4_M5_M6_M6x = MxDN7_M4_M5_M6_M6 OR MxDN7_M4_M5_M6_DM6
MxDN7_M4_M5_M6_M4_CHECK = MxDN7_M4_M5_M6_M4x NOT NEW_DEN_EXC
MxDN7_M4_M5_M6_M5_CHECK = MxDN7_M4_M5_M6_M5x NOT NEW_DEN_EXC
MxDN7_M4_M5_M6_M6_CHECK = MxDN7_M4_M5_M6_M6x NOT NEW_DEN_EXC
MxDN7_M4_M5_M6_CHIP_CHECK = (CHIP NOT NEW_DEN_EXC) NOT excludeRRuleRecommended
#IFDEF FULL_CHIP
MxDN7_M4_M5_M6_CHIP_M6 = COPY CHIP
#ELSE
MxDN7_M4_M5_M6_CHIP_M6 = CHIP INTERACT MxDN7_M4_M5_M6_M6x
#ENDIF
RR:RE:S:MxDN7_M4_M5_M6 {bracket}
#ENDIF
#IFDEF _M7S7_
M7S7_M7CellIn = INSIDE CELL M7i CellsForRRuleRecommended
M7S7_M7CellOut = NOT INSIDE CELL M7i ExclCellsForRRuleRecommended
M7S7_M7Cell = M7S7_M7CellIn AND M7S7_M7CellOut
M7S7_M7Marker = M7i AND RRuleRecommended
M7S7_M7 = ((M7S7_M7Cell OR M7S7_M7Marker) NOT Block ) NOT excludeRRuleRecommended
M7S7_DM7CellIn = INSIDE CELL DUM7 CellsForRRuleRecommended
M7S7_DM7CellOut = NOT INSIDE CELL DUM7 ExclCellsForRRuleRecommended
M7S7_DM7Cell = M7S7_DM7CellIn AND M7S7_DM7CellOut
M7S7_DM7Marker = DUM7 AND RRuleRecommended
M7S7_DM7 = ((M7S7_DM7Cell OR M7S7_DM7Marker) NOT Block ) NOT excludeRRuleRecommended
M7S7_M7x = M7S7_M7 OR M7S7_DM7
M7S7_NOT_M7x = CHIP NOT M7x
M7S7_BIGAREA = AREA M7S7_NOT_M7x > BIG_AREA
M7S7_ERROR = (EXT M7S7_BIGAREA M7S7_NOT_M7x < M7_S_7_R SPACE ABUT < 90 SINGULAR REGION) NOT OUTSIDE M7S7_M7x
RR:RE:S:M7S7 {bracket}
#ENDIF
#IFDEF _M7DN6_
M7DN6_M7CellIn = INSIDE CELL M7i CellsForRRuleRecommended
M7DN6_M7CellOut = NOT INSIDE CELL M7i ExclCellsForRRuleRecommended
M7DN6_M7Cell = M7DN6_M7CellIn AND M7DN6_M7CellOut
M7DN6_M7Marker = M7i AND RRuleRecommended
M7DN6_M7 = ((M7DN6_M7Cell OR M7DN6_M7Marker) NOT Block ) NOT excludeRRuleRecommended
M7DN6_DM7CellIn = INSIDE CELL DUM7 CellsForRRuleRecommended
M7DN6_DM7CellOut = NOT INSIDE CELL DUM7 ExclCellsForRRuleRecommended
M7DN6_DM7Cell = M7DN6_DM7CellIn AND M7DN6_DM7CellOut
M7DN6_DM7Marker = DUM7 AND RRuleRecommended
M7DN6_DM7 = ((M7DN6_DM7Cell OR M7DN6_DM7Marker) NOT Block ) NOT excludeRRuleRecommended
M7DN6_M7x = M7DN6_M7 OR M7DN6_DM7
M7DN6_M7_CHECK = M7DN6_M7x NOT NEW_DEN_EXC
M7DN6_CHIP_CHECK = (CHIP NOT NEW_DEN_EXC) NOT excludeRRuleRecommended
#IFDEF FULL_CHIP
M7DN6_CHIP_M7 = COPY CHIP
#ELSE
M7DN6_CHIP_M7 = CHIP INTERACT M7DN6_M7x
#ENDIF
RR:RE:S:M7DN6 {bracket}
#ENDIF
#IFDEF _MxDN7_M5_M6_M7_
MxDN7_M5_M6_M7_M5CellIn = INSIDE CELL M5i CellsForRRuleRecommended
MxDN7_M5_M6_M7_M5CellOut = NOT INSIDE CELL M5i ExclCellsForRRuleRecommended
MxDN7_M5_M6_M7_M5Cell = MxDN7_M5_M6_M7_M5CellIn AND MxDN7_M5_M6_M7_M5CellOut
MxDN7_M5_M6_M7_M5Marker = M5i AND RRuleRecommended
MxDN7_M5_M6_M7_M5 = ((MxDN7_M5_M6_M7_M5Cell OR MxDN7_M5_M6_M7_M5Marker) NOT Block ) NOT excludeRRuleRecommended
MxDN7_M5_M6_M7_DM5CellIn = INSIDE CELL DUM5 CellsForRRuleRecommended
MxDN7_M5_M6_M7_DM5CellOut = NOT INSIDE CELL DUM5 ExclCellsForRRuleRecommended
MxDN7_M5_M6_M7_DM5Cell = MxDN7_M5_M6_M7_DM5CellIn AND MxDN7_M5_M6_M7_DM5CellOut
MxDN7_M5_M6_M7_DM5Marker = DUM5 AND RRuleRecommended
MxDN7_M5_M6_M7_DM5 = ((MxDN7_M5_M6_M7_DM5Cell OR MxDN7_M5_M6_M7_DM5Marker) NOT Block ) NOT excludeRRuleRecommended
MxDN7_M5_M6_M7_M6CellIn = INSIDE CELL M6i CellsForRRuleRecommended
MxDN7_M5_M6_M7_M6CellOut = NOT INSIDE CELL M6i ExclCellsForRRuleRecommended
MxDN7_M5_M6_M7_M6Cell = MxDN7_M5_M6_M7_M6CellIn AND MxDN7_M5_M6_M7_M6CellOut
MxDN7_M5_M6_M7_M6Marker = M6i AND RRuleRecommended
MxDN7_M5_M6_M7_M6 = ((MxDN7_M5_M6_M7_M6Cell OR MxDN7_M5_M6_M7_M6Marker) NOT Block ) NOT excludeRRuleRecommended
MxDN7_M5_M6_M7_DM6CellIn = INSIDE CELL DUM6 CellsForRRuleRecommended
MxDN7_M5_M6_M7_DM6CellOut = NOT INSIDE CELL DUM6 ExclCellsForRRuleRecommended
MxDN7_M5_M6_M7_DM6Cell = MxDN7_M5_M6_M7_DM6CellIn AND MxDN7_M5_M6_M7_DM6CellOut
MxDN7_M5_M6_M7_DM6Marker = DUM6 AND RRuleRecommended
MxDN7_M5_M6_M7_DM6 = ((MxDN7_M5_M6_M7_DM6Cell OR MxDN7_M5_M6_M7_DM6Marker) NOT Block ) NOT excludeRRuleRecommended
MxDN7_M5_M6_M7_M7CellIn = INSIDE CELL M7i CellsForRRuleRecommended
MxDN7_M5_M6_M7_M7CellOut = NOT INSIDE CELL M7i ExclCellsForRRuleRecommended
MxDN7_M5_M6_M7_M7Cell = MxDN7_M5_M6_M7_M7CellIn AND MxDN7_M5_M6_M7_M7CellOut
MxDN7_M5_M6_M7_M7Marker = M7i AND RRuleRecommended
MxDN7_M5_M6_M7_M7 = ((MxDN7_M5_M6_M7_M7Cell OR MxDN7_M5_M6_M7_M7Marker) NOT Block ) NOT excludeRRuleRecommended
MxDN7_M5_M6_M7_DM7CellIn = INSIDE CELL DUM7 CellsForRRuleRecommended
MxDN7_M5_M6_M7_DM7CellOut = NOT INSIDE CELL DUM7 ExclCellsForRRuleRecommended
MxDN7_M5_M6_M7_DM7Cell = MxDN7_M5_M6_M7_DM7CellIn AND MxDN7_M5_M6_M7_DM7CellOut
MxDN7_M5_M6_M7_DM7Marker = DUM7 AND RRuleRecommended
MxDN7_M5_M6_M7_DM7 = ((MxDN7_M5_M6_M7_DM7Cell OR MxDN7_M5_M6_M7_DM7Marker) NOT Block ) NOT excludeRRuleRecommended
MxDN7_M5_M6_M7_M5x = MxDN7_M5_M6_M7_M5 OR MxDN7_M5_M6_M7_DM5
MxDN7_M5_M6_M7_M6x = MxDN7_M5_M6_M7_M6 OR MxDN7_M5_M6_M7_DM6
MxDN7_M5_M6_M7_M7x = MxDN7_M5_M6_M7_M7 OR MxDN7_M5_M6_M7_DM7
MxDN7_M5_M6_M7_M5_CHECK = MxDN7_M5_M6_M7_M5x NOT NEW_DEN_EXC
MxDN7_M5_M6_M7_M6_CHECK = MxDN7_M5_M6_M7_M6x NOT NEW_DEN_EXC
MxDN7_M5_M6_M7_M7_CHECK = MxDN7_M5_M6_M7_M7x NOT NEW_DEN_EXC
MxDN7_M5_M6_M7_CHIP_CHECK = (CHIP NOT NEW_DEN_EXC) NOT excludeRRuleRecommended
#IFDEF FULL_CHIP
MxDN7_M5_M6_M7_CHIP_M7 = COPY CHIP
#ELSE
MxDN7_M5_M6_M7_CHIP_M7 = CHIP INTERACT MxDN7_M5_M6_M7_M7x
#ENDIF
RR:RE:S:MxDN7_M5_M6_M7 {bracket}
#ENDIF
#IFDEF _M8S7_
M8S7_M8CellIn = INSIDE CELL M8i CellsForRRuleRecommended
M8S7_M8CellOut = NOT INSIDE CELL M8i ExclCellsForRRuleRecommended
M8S7_M8Cell = M8S7_M8CellIn AND M8S7_M8CellOut
M8S7_M8Marker = M8i AND RRuleRecommended
M8S7_M8 = ((M8S7_M8Cell OR M8S7_M8Marker) NOT Block ) NOT excludeRRuleRecommended
M8S7_DM8CellIn = INSIDE CELL DUM8 CellsForRRuleRecommended
M8S7_DM8CellOut = NOT INSIDE CELL DUM8 ExclCellsForRRuleRecommended
M8S7_DM8Cell = M8S7_DM8CellIn AND M8S7_DM8CellOut
M8S7_DM8Marker = DUM8 AND RRuleRecommended
M8S7_DM8 = ((M8S7_DM8Cell OR M8S7_DM8Marker) NOT Block ) NOT excludeRRuleRecommended
M8S7_M8x = M8S7_M8 OR M8S7_DM8
M8S7_NOT_M8x = CHIP NOT M8x
M8S7_BIGAREA = AREA M8S7_NOT_M8x > BIG_AREA
M8S7_ERROR = (EXT M8S7_BIGAREA M8S7_NOT_M8x < M8_S_7_R SPACE ABUT < 90 SINGULAR REGION) NOT OUTSIDE M8S7_M8x
RR:RE:S:M8S7 {bracket}
#ENDIF
#IFDEF _M8DN6_
M8DN6_M8CellIn = INSIDE CELL M8i CellsForRRuleRecommended
M8DN6_M8CellOut = NOT INSIDE CELL M8i ExclCellsForRRuleRecommended
M8DN6_M8Cell = M8DN6_M8CellIn AND M8DN6_M8CellOut
M8DN6_M8Marker = M8i AND RRuleRecommended
M8DN6_M8 = ((M8DN6_M8Cell OR M8DN6_M8Marker) NOT Block ) NOT excludeRRuleRecommended
M8DN6_DM8CellIn = INSIDE CELL DUM8 CellsForRRuleRecommended
M8DN6_DM8CellOut = NOT INSIDE CELL DUM8 ExclCellsForRRuleRecommended
M8DN6_DM8Cell = M8DN6_DM8CellIn AND M8DN6_DM8CellOut
M8DN6_DM8Marker = DUM8 AND RRuleRecommended
M8DN6_DM8 = ((M8DN6_DM8Cell OR M8DN6_DM8Marker) NOT Block ) NOT excludeRRuleRecommended
M8DN6_M8x = M8DN6_M8 OR M8DN6_DM8
M8DN6_M8_CHECK = M8DN6_M8x NOT NEW_DEN_EXC
M8DN6_CHIP_CHECK = (CHIP NOT NEW_DEN_EXC) NOT excludeRRuleRecommended
#IFDEF FULL_CHIP
M8DN6_CHIP_M8 = COPY CHIP
#ELSE
M8DN6_CHIP_M8 = CHIP INTERACT M8DN6_M8x
#ENDIF
RR:RE:S:M8DN6 {bracket}
#ENDIF
#IFDEF _MxDN7_M6_M7_M8_
MxDN7_M6_M7_M8_M6CellIn = INSIDE CELL M6i CellsForRRuleRecommended
MxDN7_M6_M7_M8_M6CellOut = NOT INSIDE CELL M6i ExclCellsForRRuleRecommended
MxDN7_M6_M7_M8_M6Cell = MxDN7_M6_M7_M8_M6CellIn AND MxDN7_M6_M7_M8_M6CellOut
MxDN7_M6_M7_M8_M6Marker = M6i AND RRuleRecommended
MxDN7_M6_M7_M8_M6 = ((MxDN7_M6_M7_M8_M6Cell OR MxDN7_M6_M7_M8_M6Marker) NOT Block ) NOT excludeRRuleRecommended
MxDN7_M6_M7_M8_DM6CellIn = INSIDE CELL DUM6 CellsForRRuleRecommended
MxDN7_M6_M7_M8_DM6CellOut = NOT INSIDE CELL DUM6 ExclCellsForRRuleRecommended
MxDN7_M6_M7_M8_DM6Cell = MxDN7_M6_M7_M8_DM6CellIn AND MxDN7_M6_M7_M8_DM6CellOut
MxDN7_M6_M7_M8_DM6Marker = DUM6 AND RRuleRecommended
MxDN7_M6_M7_M8_DM6 = ((MxDN7_M6_M7_M8_DM6Cell OR MxDN7_M6_M7_M8_DM6Marker) NOT Block ) NOT excludeRRuleRecommended
MxDN7_M6_M7_M8_M7CellIn = INSIDE CELL M7i CellsForRRuleRecommended
MxDN7_M6_M7_M8_M7CellOut = NOT INSIDE CELL M7i ExclCellsForRRuleRecommended
MxDN7_M6_M7_M8_M7Cell = MxDN7_M6_M7_M8_M7CellIn AND MxDN7_M6_M7_M8_M7CellOut
MxDN7_M6_M7_M8_M7Marker = M7i AND RRuleRecommended
MxDN7_M6_M7_M8_M7 = ((MxDN7_M6_M7_M8_M7Cell OR MxDN7_M6_M7_M8_M7Marker) NOT Block ) NOT excludeRRuleRecommended
MxDN7_M6_M7_M8_DM7CellIn = INSIDE CELL DUM7 CellsForRRuleRecommended
MxDN7_M6_M7_M8_DM7CellOut = NOT INSIDE CELL DUM7 ExclCellsForRRuleRecommended
MxDN7_M6_M7_M8_DM7Cell = MxDN7_M6_M7_M8_DM7CellIn AND MxDN7_M6_M7_M8_DM7CellOut
MxDN7_M6_M7_M8_DM7Marker = DUM7 AND RRuleRecommended
MxDN7_M6_M7_M8_DM7 = ((MxDN7_M6_M7_M8_DM7Cell OR MxDN7_M6_M7_M8_DM7Marker) NOT Block ) NOT excludeRRuleRecommended
MxDN7_M6_M7_M8_M8CellIn = INSIDE CELL M8i CellsForRRuleRecommended
MxDN7_M6_M7_M8_M8CellOut = NOT INSIDE CELL M8i ExclCellsForRRuleRecommended
MxDN7_M6_M7_M8_M8Cell = MxDN7_M6_M7_M8_M8CellIn AND MxDN7_M6_M7_M8_M8CellOut
MxDN7_M6_M7_M8_M8Marker = M8i AND RRuleRecommended
MxDN7_M6_M7_M8_M8 = ((MxDN7_M6_M7_M8_M8Cell OR MxDN7_M6_M7_M8_M8Marker) NOT Block ) NOT excludeRRuleRecommended
MxDN7_M6_M7_M8_DM8CellIn = INSIDE CELL DUM8 CellsForRRuleRecommended
MxDN7_M6_M7_M8_DM8CellOut = NOT INSIDE CELL DUM8 ExclCellsForRRuleRecommended
MxDN7_M6_M7_M8_DM8Cell = MxDN7_M6_M7_M8_DM8CellIn AND MxDN7_M6_M7_M8_DM8CellOut
MxDN7_M6_M7_M8_DM8Marker = DUM8 AND RRuleRecommended
MxDN7_M6_M7_M8_DM8 = ((MxDN7_M6_M7_M8_DM8Cell OR MxDN7_M6_M7_M8_DM8Marker) NOT Block ) NOT excludeRRuleRecommended
MxDN7_M6_M7_M8_M6x = MxDN7_M6_M7_M8_M6 OR MxDN7_M6_M7_M8_DM6
MxDN7_M6_M7_M8_M7x = MxDN7_M6_M7_M8_M7 OR MxDN7_M6_M7_M8_DM7
MxDN7_M6_M7_M8_M8x = MxDN7_M6_M7_M8_M8 OR MxDN7_M6_M7_M8_DM8
MxDN7_M6_M7_M8_M6_CHECK = MxDN7_M6_M7_M8_M6x NOT NEW_DEN_EXC
MxDN7_M6_M7_M8_M7_CHECK = MxDN7_M6_M7_M8_M7x NOT NEW_DEN_EXC
MxDN7_M6_M7_M8_M8_CHECK = MxDN7_M6_M7_M8_M8x NOT NEW_DEN_EXC
MxDN7_M6_M7_M8_CHIP_CHECK = (CHIP NOT NEW_DEN_EXC) NOT excludeRRuleRecommended
#IFDEF FULL_CHIP
MxDN7_M6_M7_M8_CHIP_M8 = COPY CHIP
#ELSE
MxDN7_M6_M7_M8_CHIP_M8 = CHIP INTERACT MxDN7_M6_M7_M8_M8x
#ENDIF
RR:RE:S:MxDN7_M6_M7_M8 {bracket}
#ENDIF
#IFDEF _M9W3_
#IFDEF MIXED_SCHEME
M9W3_M9_OLDCellIn = INSIDE CELL M9_OLD CellsForRRuleRecommended
M9W3_M9_OLDCellOut = NOT INSIDE CELL M9_OLD ExclCellsForRRuleRecommended
M9W3_M9_OLDCell = M9W3_M9_OLDCellIn AND M9W3_M9_OLDCellOut
M9W3_M9_OLDMarker = M9_OLD AND RRuleRecommended
M9W3_M9_OLD = ((M9W3_M9_OLDCell OR M9W3_M9_OLDMarker) NOT Block ) NOT excludeRRuleRecommended
M9W3_M9_NEWCellIn = INSIDE CELL M9_NEW CellsForRRuleRecommended
M9W3_M9_NEWCellOut = NOT INSIDE CELL M9_NEW ExclCellsForRRuleRecommended
M9W3_M9_NEWCell = M9W3_M9_NEWCellIn AND M9W3_M9_NEWCellOut
M9W3_M9_NEWMarker = M9_NEW AND RRuleRecommended
M9W3_M9_NEW = ((M9W3_M9_NEWCell OR M9W3_M9_NEWMarker) NOT Block ) NOT excludeRRuleRecommended
M9W3_M9 = M9W3_M9_OLD OR M9W3_M9_NEW
#ELSE
M9W3_M9CellIn = INSIDE CELL M9_NEW CellsForRRuleRecommended
M9W3_M9CellOut = NOT INSIDE CELL M9_NEW ExclCellsForRRuleRecommended
M9W3_M9Cell = M9W3_M9CellIn AND M9W3_M9CellOut
M9W3_M9Marker = M9_NEW AND RRuleRecommended
M9W3_M9 = ((M9W3_M9Cell OR M9W3_M9Marker) NOT Block ) NOT excludeRRuleRecommended
#ENDIF
M9W3_EXT = CHIP NOT ( SIZE M8x BY (M9_W_3_S_R/2 - 0.001) OVERUNDER )
M9W3_BIG = SIZE( SIZE M9W3_EXT BY (M9_W_3_S_R/2 - 0.001) UNDEROVER ) BY M9_W_3_G_R
M9W3_CHECK = M9W3_M9 INSIDE EDGE M9W3_BIG
RR:RE:S:M9W3 {bracket}
#ENDIF
#IFDEF _M10W3_
#IFDEF MIXED_SCHEME
M10W3_M10_OLDCellIn = INSIDE CELL M10_OLD CellsForRRuleRecommended
M10W3_M10_OLDCellOut = NOT INSIDE CELL M10_OLD ExclCellsForRRuleRecommended
M10W3_M10_OLDCell = M10W3_M10_OLDCellIn AND M10W3_M10_OLDCellOut
M10W3_M10_OLDMarker = M10_OLD AND RRuleRecommended
M10W3_M10_OLD = ((M10W3_M10_OLDCell OR M10W3_M10_OLDMarker) NOT Block ) NOT excludeRRuleRecommended
M10W3_M10_NEWCellIn = INSIDE CELL M10_NEW CellsForRRuleRecommended
M10W3_M10_NEWCellOut = NOT INSIDE CELL M10_NEW ExclCellsForRRuleRecommended
M10W3_M10_NEWCell = M10W3_M10_NEWCellIn AND M10W3_M10_NEWCellOut
M10W3_M10_NEWMarker = M10_NEW AND RRuleRecommended
M10W3_M10_NEW = ((M10W3_M10_NEWCell OR M10W3_M10_NEWMarker) NOT Block ) NOT excludeRRuleRecommended
M10W3_M10 = M10W3_M10_OLD OR M10W3_M10_NEW
#ELSE
M10W3_M10CellIn = INSIDE CELL M10_NEW CellsForRRuleRecommended
M10W3_M10CellOut = NOT INSIDE CELL M10_NEW ExclCellsForRRuleRecommended
M10W3_M10Cell = M10W3_M10CellIn AND M10W3_M10CellOut
M10W3_M10Marker = M10_NEW AND RRuleRecommended
M10W3_M10 = ((M10W3_M10Cell OR M10W3_M10Marker) NOT Block ) NOT excludeRRuleRecommended
#ENDIF
M10W3_EXT = CHIP NOT ( SIZE M9x BY (M10_W_3_S_R/2 - 0.001) OVERUNDER )
M10W3_BIG = SIZE( SIZE M10W3_EXT BY (M10_W_3_S_R/2 - 0.001) UNDEROVER ) BY M10_W_3_G_R
M10W3_CHECK = M10W3_M10 INSIDE EDGE M10W3_BIG
RR:RE:S:M10W3 {bracket}
#ENDIF
#IFDEF _VIAxR8_
SINGLE_VIA1 = (VIA1 INTERACT ( (M1i AND M2i) INTERACT VIA1 == 1 )) NOT P_RING_VIA1
SINGLE_VIA2 = (VIA2 INTERACT ( (M2i AND M3i) INTERACT VIA2 == 1 )) NOT P_RING_VIA2
SINGLE_VIA3 = (VIA3 INTERACT ( (M3i AND M4i) INTERACT VIA3 == 1 )) NOT P_RING_VIA3
SINGLE_VIA4 = (VIA4 INTERACT ( (M4i AND M5i) INTERACT VIA4 == 1 )) NOT P_RING_VIA4
SINGLE_VIA5 = (VIA5 INTERACT ( (M5i AND M6i) INTERACT VIA5 == 1 )) NOT P_RING_VIA5
SINGLE_VIA6 = (VIA6 INTERACT ( (M6i AND M7i) INTERACT VIA6 == 1 )) NOT P_RING_VIA6
SINGLE_VIA7 = (VIA7 INTERACT ( (M7i AND M8i) INTERACT VIA7 == 1 )) NOT P_RING_VIA7
VIAxR8_V4CellIn = INSIDE CELL VIA4i CellsForRRuleRecommended
VIAxR8_V4CellOut = NOT INSIDE CELL VIA4i ExclCellsForRRuleRecommended
VIAxR8_V4Cell = VIAxR8_V4CellIn AND VIAxR8_V4CellOut
VIAxR8_V4Marker = VIA4i AND RRuleRecommended
VIAxR8_V4 = ((VIAxR8_V4Cell OR VIAxR8_V4Marker) NOT Block ) NOT excludeRRuleRecommended
VIAxR8_STACK_V3V5 = ((SINGLE_VIA3 AND SINGLE_VIA4) AND SINGLE_VIA5) AND VIAxR8_V4
RR:RE:S:VIAxR8_V1V5 {bracket}
RR:RE:S:VIAxR8_V2V6 {bracket}
RR:RE:S:VIAxR8_V3V7 {bracket}
#ENDIF
#ENDIF
#IFDEF Defect
#IFDEF _ODS1_
ODS1_ODCellIn = INSIDE CELL ODi CellsForRRuleRecommended
ODS1_ODCellOut = NOT INSIDE CELL ODi ExclCellsForRRuleRecommended
ODS1_ODCell = ODS1_ODCellIn AND ODS1_ODCellOut
ODS1_ODMarker = ODi AND RRuleRecommended
ODS1_OD = ((( ODS1_ODCell OR ODS1_ODMarker ) NOT SRAM_EXCLUDE ) OUTSIDE Block ) NOT excludeRRuleRecommended
RR:RE:D:ODS1 {bracket}
#ENDIF
#IFDEF _POS1_
POS1_POCellIn = INSIDE CELL POi CellsForRRuleRecommended
POS1_POCellOut = NOT INSIDE CELL POi ExclCellsForRRuleRecommended
POS1_POCell = POS1_POCellIn AND POS1_POCellOut
POS1_POMarker = POi AND RRuleRecommended
POS1_PO = ((( POS1_POCell OR POS1_POMarker ) NOT SRAM_EXCLUDE ) OUTSIDE Block ) NOT excludeRRuleRecommended
POS1_PO_CHK = POS1_PO NOT TCDDMY
POS1Err = EXT [POS1_PO_CHK] < PO_S_1_R ABUT < 90
POS1ErrLong = POS1Err NOT TOUCH EDGE GATE
RR:RE:D:POS1 {bracket}
#ENDIF
#IFDEF _M1S1_
M1S1_M1CellIn = INSIDE CELL M1i CellsForRRuleRecommended
M1S1_M1CellOut = NOT INSIDE CELL M1i ExclCellsForRRuleRecommended
M1S1_M1Cell = M1S1_M1CellIn AND M1S1_M1CellOut
M1S1_M1Marker = M1i AND RRuleRecommended
M1S1_M1 = ((( M1S1_M1Cell OR M1S1_M1Marker ) NOT SRAM_EXCLUDE ) OUTSIDE Block ) NOT excludeRRuleRecommended
RR:RE:D:M1S1 {bracket}
#ENDIF
#IFDEF _M2S1_
M2S1_M2CellIn = INSIDE CELL M2i CellsForRRuleRecommended
M2S1_M2CellOut = NOT INSIDE CELL M2i ExclCellsForRRuleRecommended
M2S1_M2Cell = M2S1_M2CellIn AND M2S1_M2CellOut
M2S1_M2Marker = M2i AND RRuleRecommended
M2S1_M2 = ((M2S1_M2Cell OR M2S1_M2Marker) NOT Block ) NOT excludeRRuleRecommended
RR:RE:D:M2S1 {bracket}
#ENDIF
#IFDEF _M3S1_
M3S1_M3CellIn = INSIDE CELL M3i CellsForRRuleRecommended
M3S1_M3CellOut = NOT INSIDE CELL M3i ExclCellsForRRuleRecommended
M3S1_M3Cell = M3S1_M3CellIn AND M3S1_M3CellOut
M3S1_M3Marker = M3i AND RRuleRecommended
M3S1_M3 = ((M3S1_M3Cell OR M3S1_M3Marker) NOT Block ) NOT excludeRRuleRecommended
RR:RE:D:M3S1 {bracket}
#ENDIF
#IFDEF _M4S1_
M4S1_M4CellIn = INSIDE CELL M4i CellsForRRuleRecommended
M4S1_M4CellOut = NOT INSIDE CELL M4i ExclCellsForRRuleRecommended
M4S1_M4Cell = M4S1_M4CellIn AND M4S1_M4CellOut
M4S1_M4Marker = M4i AND RRuleRecommended
M4S1_M4 = ((M4S1_M4Cell OR M4S1_M4Marker) NOT Block ) NOT excludeRRuleRecommended
RR:RE:D:M4S1 {bracket}
#ENDIF
#IFDEF _M5S1_
M5S1_M5CellIn = INSIDE CELL M5i CellsForRRuleRecommended
M5S1_M5CellOut = NOT INSIDE CELL M5i ExclCellsForRRuleRecommended
M5S1_M5Cell = M5S1_M5CellIn AND M5S1_M5CellOut
M5S1_M5Marker = M5i AND RRuleRecommended
M5S1_M5 = ((M5S1_M5Cell OR M5S1_M5Marker) NOT Block ) NOT excludeRRuleRecommended
RR:RE:D:M5S1 {bracket}
#ENDIF
#IFDEF _M6S1_
M6S1_M6CellIn = INSIDE CELL M6i CellsForRRuleRecommended
M6S1_M6CellOut = NOT INSIDE CELL M6i ExclCellsForRRuleRecommended
M6S1_M6Cell = M6S1_M6CellIn AND M6S1_M6CellOut
M6S1_M6Marker = M6i AND RRuleRecommended
M6S1_M6 = ((M6S1_M6Cell OR M6S1_M6Marker) NOT Block ) NOT excludeRRuleRecommended
RR:RE:D:M6S1 {bracket}
#ENDIF
#IFDEF _M7S1_
M7S1_M7CellIn = INSIDE CELL M7i CellsForRRuleRecommended
M7S1_M7CellOut = NOT INSIDE CELL M7i ExclCellsForRRuleRecommended
M7S1_M7Cell = M7S1_M7CellIn AND M7S1_M7CellOut
M7S1_M7Marker = M7i AND RRuleRecommended
M7S1_M7 = ((M7S1_M7Cell OR M7S1_M7Marker) NOT Block ) NOT excludeRRuleRecommended
RR:RE:D:M7S1 {bracket}
#ENDIF
#IFDEF _M8S1_
M8S1_M8CellIn = INSIDE CELL M8i CellsForRRuleRecommended
M8S1_M8CellOut = NOT INSIDE CELL M8i ExclCellsForRRuleRecommended
M8S1_M8Cell = M8S1_M8CellIn AND M8S1_M8CellOut
M8S1_M8Marker = M8i AND RRuleRecommended
M8S1_M8 = ((M8S1_M8Cell OR M8S1_M8Marker) NOT Block ) NOT excludeRRuleRecommended
RR:RE:D:M8S1 {bracket}
#ENDIF
#ENDIF
#IFDEF Parametric
#IFDEF _ODW1_
ODW1_ODCellIn = INSIDE CELL ODi CellsForRRuleRecommended
ODW1_ODCellOut = NOT INSIDE CELL ODi ExclCellsForRRuleRecommended
ODW1_ODCell = ODW1_ODCellIn AND ODW1_ODCellOut
ODW1_ODMarker = ODi AND RRuleRecommended
ODW1_OD = ((( ODW1_ODCell OR ODW1_ODMarker ) NOT SRAM_EXCLUDE ) OUTSIDE Block ) NOT excludeRRuleRecommended
RR:RE:P:ODW1 {bracket}
#ENDIF
#IFDEF _NWRODS3_
NWRODS3_NWCellIn = INSIDE CELL NWi CellsForRRuleRecommended
NWRODS3_NWCellOut = NOT INSIDE CELL NWi ExclCellsForRRuleRecommended
NWRODS3_NWCell = NWRODS3_NWCellIn AND NWRODS3_NWCellOut
NWRODS3_NWMarker = NWi AND RRuleRecommended
NWRODS3_NW = ((( NWRODS3_NWCell OR NWRODS3_NWMarker ) NOT INSIDE SRAM_EXCLUDE ) OUTSIDE Block) NOT excludeRRuleRecommended
RR:RE:P:NWRODS3 {bracket}
#ENDIF
#IFDEF _NWRSTIEN2_
NWRSTIEN2_NWCellIn = INSIDE CELL NWi CellsForRRuleRecommended
NWRSTIEN2_NWCellOut = NOT INSIDE CELL NWi ExclCellsForRRuleRecommended
NWRSTIEN2_NWCell = NWRSTIEN2_NWCellIn AND NWRSTIEN2_NWCellOut
NWRSTIEN2_NWMarker = NWi AND RRuleRecommended
NWRSTIEN2_NW = ((( NWRSTIEN2_NWCell OR NWRSTIEN2_NWMarker ) NOT INSIDE SRAM_EXCLUDE ) OUTSIDE Block) NOT excludeRRuleRecommended
RR:RE:P:NWRSTIEN2 {bracket}
#ENDIF
#IFDEF _POS4_1_
POS4_1_ODCellIn = INSIDE CELL ODi CellsForRRuleRecommended
POS4_1_ODCellOut = NOT INSIDE CELL ODi ExclCellsForRRuleRecommended
POS4_1_ODCell = POS4_1_ODCellIn AND POS4_1_ODCellOut
POS4_1_ODMarker = ODi AND RRuleRecommended
POS4_1_OD = ((( POS4_1_ODCell OR POS4_1_ODMarker ) NOT SRAM_EXCLUDE ) OUTSIDE Block ) NOT excludeRRuleRecommended
POS4_1_GATE  = POLY AND POS4_1_OD
RR:RE:P:POS4_1 {bracket}
#ENDIF
#IFDEF _SRDPOS1_
SRDPOS1_SRDPOCellIn = INSIDE CELL SRDPO CellsForRRuleRecommended
SRDPOS1_SRDPOCellOut = NOT INSIDE CELL SRDPO ExclCellsForRRuleRecommended
SRDPOS1_SRDPOCell = SRDPOS1_SRDPOCellIn AND SRDPOS1_SRDPOCellOut
SRDPOS1_SRDPOMarker = SRDPO AND RRuleRecommended
SRDPOS1_SRDPO = ((( SRDPOS1_SRDPOCell OR SRDPOS1_SRDPOMarker ) NOT INSIDE SRAM_EXCLUDE ) OUTSIDE Block) NOT excludeRRuleRecommended
SRDPOS1_POCellIn = INSIDE CELL POi CellsForRRuleRecommended
SRDPOS1_POCellOut = NOT INSIDE CELL POi ExclCellsForRRuleRecommended
SRDPOS1_POCell = SRDPOS1_POCellIn AND SRDPOS1_POCellOut
SRDPOS1_POMarker = POi AND RRuleRecommended
SRDPOS1_PO = ((( SRDPOS1_POCell OR SRDPOS1_POMarker ) NOT INSIDE SRAM_EXCLUDE ) OUTSIDE Block) NOT excludeRRuleRecommended
RR:RE:S:SRDPOS1 {bracket}
#ENDIF
#ENDIF
#IFDEF SP
#IFDEF _POEX1_
POEX1_ODCellIn = INSIDE CELL ODi CellsForRRuleRecommended
POEX1_ODCellOut = NOT INSIDE CELL ODi ExclCellsForRRuleRecommended
POEX1_ODCell = POEX1_ODCellIn AND POEX1_ODCellOut
POEX1_ODMarker = ODi AND RRuleRecommended
POEX1_OD = ((( POEX1_ODCell OR POEX1_ODMarker ) NOT SRAM_EXCLUDE ) OUTSIDE Block ) NOT excludeRRuleRecommended
RR:RE:SP:POEX1 {bracket}
#ENDIF
#IFNDEF GS
#IFDEF _POS2_
POS2_ODCellIn = INSIDE CELL ODi CellsForRRuleRecommended
POS2_ODCellOut = NOT INSIDE CELL ODi ExclCellsForRRuleRecommended
POS2_ODCell = POS2_ODCellIn AND POS2_ODCellOut
POS2_ODMarker = ODi AND RRuleRecommended
POS2_OD = ((( POS2_ODCell OR POS2_ODMarker ) NOT SRAM_EXCLUDE ) OUTSIDE Block ) NOT excludeRRuleRecommended
POS2_GATE_W = POLY INSIDE EDGE POS2_OD
POS2_GATE  = POLY AND POS2_OD
RR:RE:SP:POS2 {bracket}
#ENDIF
#ENDIF
#IFDEF _COEN1_
COEN1_COCellIn = INSIDE CELL COi CellsForRRuleRecommended
COEN1_COCellOut = NOT INSIDE CELL COi ExclCellsForRRuleRecommended
COEN1_COCell = COEN1_COCellIn AND COEN1_COCellOut
COEN1_COMarker = COi AND RRuleRecommended
COEN1_CO = ((( COEN1_COCell OR COEN1_COMarker ) NOT SRAM_EXCLUDE ) OUTSIDE Block ) NOT excludeRRuleRecommended
RR:RE:SP:COEN1 {bracket}
#ENDIF
#IFDEF _COEN11_
COEN11_COCellIn = INSIDE CELL COi CellsForRRuleRecommended
COEN11_COCellOut = NOT INSIDE CELL COi ExclCellsForRRuleRecommended
COEN11_COCell = COEN11_COCellIn AND COEN11_COCellOut
COEN11_COMarker = COi AND RRuleRecommended
COEN11_CO = ((( COEN11_COCell OR COEN11_COMarker ) NOT SRAM_EXCLUDE ) OUTSIDE Block ) NOT excludeRRuleRecommended
RR:RE:SP:COEN11 {bracket}
#ENDIF
#IFDEF _COEN3_
COEN3_COCellIn = INSIDE CELL COi CellsForRRuleRecommended
COEN3_COCellOut = NOT INSIDE CELL COi ExclCellsForRRuleRecommended
COEN3_COCell = COEN3_COCellIn AND COEN3_COCellOut
COEN3_COMarker = COi AND RRuleRecommended
COEN3_CO = ((( COEN3_COCell OR COEN3_COMarker ) NOT SRAM_EXCLUDE ) OUTSIDE Block ) NOT excludeRRuleRecommended
RR:RE:SP:COEN3 {bracket}
#ENDIF
#ENDIF
#IFDEF SD
#IFDEF _COS3_
COS3_COCellIn = INSIDE CELL COi CellsForRRuleRecommended
COS3_COCellOut = NOT INSIDE CELL COi ExclCellsForRRuleRecommended
COS3_COCell = COS3_COCellIn AND COS3_COCellOut
COS3_COMarker = COi AND RRuleRecommended
COS3_CO = ((( COS3_COCell OR COS3_COMarker ) NOT SRAM_EXCLUDE ) OUTSIDE Block ) NOT excludeRRuleRecommended
RR:RE:SD:COS3 {bracket}
#ENDIF
#ENDIF
#IFDEF FSP
#IFDEF _M1EN1_M1EN2_
M1EN1_M1EN2_COCellIn = INSIDE CELL COi CellsForRRuleRecommended
M1EN1_M1EN2_COCellOut = NOT INSIDE CELL COi ExclCellsForRRuleRecommended
M1EN1_M1EN2_COCell = M1EN1_M1EN2_COCellIn AND M1EN1_M1EN2_COCellOut
M1EN1_M1EN2_COMarker = COi AND RRuleRecommended
M1EN1_M1EN2_CO = ((( M1EN1_M1EN2_COCell OR M1EN1_M1EN2_COMarker ) NOT INSIDE SRAM_EXCLUDE ) OUTSIDE Block) NOT excludeRRuleRecommended
RR:RE:FP:M1EN1_M1EN2 {bracket}
#ENDIF
#IFDEF _VIA1EN1_VIA1EN2_
VIA1EN1_VIA1EN2_VIA1CellIn = INSIDE CELL VIA1i CellsForRRuleRecommended
VIA1EN1_VIA1EN2_VIA1CellOut = NOT INSIDE CELL VIA1i ExclCellsForRRuleRecommended
VIA1EN1_VIA1EN2_VIA1Cell = VIA1EN1_VIA1EN2_VIA1CellIn AND VIA1EN1_VIA1EN2_VIA1CellOut
VIA1EN1_VIA1EN2_VIA1Marker = VIA1i AND RRuleRecommended
VIA1EN1_VIA1EN2_VIA1 = ((( VIA1EN1_VIA1EN2_VIA1Cell OR VIA1EN1_VIA1EN2_VIA1Marker ) NOT SRAM_EXCLUDE ) OUTSIDE Block ) NOT excludeRRuleRecommended
RR:RE:FP:VIA1EN1_VIA1EN2 {bracket}
#ENDIF
#IFDEF _M2EN1_M2EN2_
M2EN1_M2EN2_VIA1CellIn = INSIDE CELL VIA1i CellsForRRuleRecommended
M2EN1_M2EN2_VIA1CellOut = NOT INSIDE CELL VIA1i ExclCellsForRRuleRecommended
M2EN1_M2EN2_VIA1Cell = M2EN1_M2EN2_VIA1CellIn AND M2EN1_M2EN2_VIA1CellOut
M2EN1_M2EN2_VIA1Marker = VIA1i AND RRuleRecommended
M2EN1_M2EN2_VIA1 = ((( M2EN1_M2EN2_VIA1Cell OR M2EN1_M2EN2_VIA1Marker ) NOT SRAM_EXCLUDE ) OUTSIDE Block ) NOT excludeRRuleRecommended
RR:RE:FP:M2EN1_M2EN2 {bracket}
#ENDIF
#IFDEF _VIA2EN1_VIA2EN2_
VIA2EN1_VIA2EN2_VIA2CellIn = INSIDE CELL VIA2i CellsForRRuleRecommended
VIA2EN1_VIA2EN2_VIA2CellOut = NOT INSIDE CELL VIA2i ExclCellsForRRuleRecommended
VIA2EN1_VIA2EN2_VIA2Cell = VIA2EN1_VIA2EN2_VIA2CellIn AND VIA2EN1_VIA2EN2_VIA2CellOut
VIA2EN1_VIA2EN2_VIA2Marker = VIA2i AND RRuleRecommended
VIA2EN1_VIA2EN2_VIA2 = ((( VIA2EN1_VIA2EN2_VIA2Cell OR VIA2EN1_VIA2EN2_VIA2Marker ) NOT SRAM_EXCLUDE ) OUTSIDE Block ) NOT excludeRRuleRecommended
RR:RE:FP:VIA2EN1_VIA2EN2 {bracket}
#ENDIF
#IFDEF _M3EN1_M3EN2_
M3EN1_M3EN2_VIA2CellIn = INSIDE CELL VIA2i CellsForRRuleRecommended
M3EN1_M3EN2_VIA2CellOut = NOT INSIDE CELL VIA2i ExclCellsForRRuleRecommended
M3EN1_M3EN2_VIA2Cell = M3EN1_M3EN2_VIA2CellIn AND M3EN1_M3EN2_VIA2CellOut
M3EN1_M3EN2_VIA2Marker = VIA2i AND RRuleRecommended
M3EN1_M3EN2_VIA2 = ((( M3EN1_M3EN2_VIA2Cell OR M3EN1_M3EN2_VIA2Marker ) NOT SRAM_EXCLUDE ) OUTSIDE Block ) NOT excludeRRuleRecommended
RR:RE:FP:M3EN1_M3EN2 {bracket}
#ENDIF
#IFDEF _VIA3EN1_VIA3EN2_
VIA3EN1_VIA3EN2_VIA3CellIn = INSIDE CELL VIA3i CellsForRRuleRecommended
VIA3EN1_VIA3EN2_VIA3CellOut = NOT INSIDE CELL VIA3i ExclCellsForRRuleRecommended
VIA3EN1_VIA3EN2_VIA3Cell = VIA3EN1_VIA3EN2_VIA3CellIn AND VIA3EN1_VIA3EN2_VIA3CellOut
VIA3EN1_VIA3EN2_VIA3Marker = VIA3i AND RRuleRecommended
VIA3EN1_VIA3EN2_VIA3 = ((VIA3EN1_VIA3EN2_VIA3Cell OR VIA3EN1_VIA3EN2_VIA3Marker) NOT Block ) NOT excludeRRuleRecommended
RR:RE:FP:VIA3EN1_VIA3EN2 {bracket}
#ENDIF
#IFDEF _M4EN1_M4EN2_
M4EN1_M4EN2_VIA3CellIn = INSIDE CELL VIA3i CellsForRRuleRecommended
M4EN1_M4EN2_VIA3CellOut = NOT INSIDE CELL VIA3i ExclCellsForRRuleRecommended
M4EN1_M4EN2_VIA3Cell = M4EN1_M4EN2_VIA3CellIn AND M4EN1_M4EN2_VIA3CellOut
M4EN1_M4EN2_VIA3Marker = VIA3i AND RRuleRecommended
M4EN1_M4EN2_VIA3 = ((M4EN1_M4EN2_VIA3Cell OR M4EN1_M4EN2_VIA3Marker) NOT Block ) NOT excludeRRuleRecommended
RR:RE:FP:M4EN1_M4EN2 {bracket}
#ENDIF
#IFDEF _VIA4EN1_VIA4EN2_
VIA4EN1_VIA4EN2_VIA4CellIn = INSIDE CELL VIA4i CellsForRRuleRecommended
VIA4EN1_VIA4EN2_VIA4CellOut = NOT INSIDE CELL VIA4i ExclCellsForRRuleRecommended
VIA4EN1_VIA4EN2_VIA4Cell = VIA4EN1_VIA4EN2_VIA4CellIn AND VIA4EN1_VIA4EN2_VIA4CellOut
VIA4EN1_VIA4EN2_VIA4Marker = VIA4i AND RRuleRecommended
VIA4EN1_VIA4EN2_VIA4 = ((VIA4EN1_VIA4EN2_VIA4Cell OR VIA4EN1_VIA4EN2_VIA4Marker) NOT Block ) NOT excludeRRuleRecommended
RR:RE:FP:VIA4EN1_VIA4EN2 {bracket}
#ENDIF
#IFDEF _M5EN1_M5EN2_
M5EN1_M5EN2_VIA4CellIn = INSIDE CELL VIA4i CellsForRRuleRecommended
M5EN1_M5EN2_VIA4CellOut = NOT INSIDE CELL VIA4i ExclCellsForRRuleRecommended
M5EN1_M5EN2_VIA4Cell = M5EN1_M5EN2_VIA4CellIn AND M5EN1_M5EN2_VIA4CellOut
M5EN1_M5EN2_VIA4Marker = VIA4i AND RRuleRecommended
M5EN1_M5EN2_VIA4 = ((M5EN1_M5EN2_VIA4Cell OR M5EN1_M5EN2_VIA4Marker) NOT Block ) NOT excludeRRuleRecommended
RR:RE:FP:M5EN1_M5EN2 {bracket}
#ENDIF
#IFDEF _VIA5EN1_VIA5EN2_
VIA5EN1_VIA5EN2_VIA5CellIn = INSIDE CELL VIA5i CellsForRRuleRecommended
VIA5EN1_VIA5EN2_VIA5CellOut = NOT INSIDE CELL VIA5i ExclCellsForRRuleRecommended
VIA5EN1_VIA5EN2_VIA5Cell = VIA5EN1_VIA5EN2_VIA5CellIn AND VIA5EN1_VIA5EN2_VIA5CellOut
VIA5EN1_VIA5EN2_VIA5Marker = VIA5i AND RRuleRecommended
VIA5EN1_VIA5EN2_VIA5 = ((VIA5EN1_VIA5EN2_VIA5Cell OR VIA5EN1_VIA5EN2_VIA5Marker) NOT Block ) NOT excludeRRuleRecommended
RR:RE:FP:VIA5EN1_VIA5EN2 {bracket}
#ENDIF
#IFDEF _M6EN1_M6EN2_
M6EN1_M6EN2_VIA5CellIn = INSIDE CELL VIA5i CellsForRRuleRecommended
M6EN1_M6EN2_VIA5CellOut = NOT INSIDE CELL VIA5i ExclCellsForRRuleRecommended
M6EN1_M6EN2_VIA5Cell = M6EN1_M6EN2_VIA5CellIn AND M6EN1_M6EN2_VIA5CellOut
M6EN1_M6EN2_VIA5Marker = VIA5i AND RRuleRecommended
M6EN1_M6EN2_VIA5 = ((M6EN1_M6EN2_VIA5Cell OR M6EN1_M6EN2_VIA5Marker) NOT Block ) NOT excludeRRuleRecommended
RR:RE:FP:M6EN1_M6EN2 {bracket}
#ENDIF
#IFDEF _VIA6EN1_VIA6EN2_
VIA6EN1_VIA6EN2_VIA6CellIn = INSIDE CELL VIA6i CellsForRRuleRecommended
VIA6EN1_VIA6EN2_VIA6CellOut = NOT INSIDE CELL VIA6i ExclCellsForRRuleRecommended
VIA6EN1_VIA6EN2_VIA6Cell = VIA6EN1_VIA6EN2_VIA6CellIn AND VIA6EN1_VIA6EN2_VIA6CellOut
VIA6EN1_VIA6EN2_VIA6Marker = VIA6i AND RRuleRecommended
VIA6EN1_VIA6EN2_VIA6 = ((VIA6EN1_VIA6EN2_VIA6Cell OR VIA6EN1_VIA6EN2_VIA6Marker) NOT Block ) NOT excludeRRuleRecommended
RR:RE:FP:VIA6EN1_VIA6EN2 {bracket}
#ENDIF
#IFDEF _M7EN1_M7EN2_
M7EN1_M7EN2_VIA6CellIn = INSIDE CELL VIA6i CellsForRRuleRecommended
M7EN1_M7EN2_VIA6CellOut = NOT INSIDE CELL VIA6i ExclCellsForRRuleRecommended
M7EN1_M7EN2_VIA6Cell = M7EN1_M7EN2_VIA6CellIn AND M7EN1_M7EN2_VIA6CellOut
M7EN1_M7EN2_VIA6Marker = VIA6i AND RRuleRecommended
M7EN1_M7EN2_VIA6 = ((M7EN1_M7EN2_VIA6Cell OR M7EN1_M7EN2_VIA6Marker) NOT Block ) NOT excludeRRuleRecommended
RR:RE:FP:M7EN1_M7EN2 {bracket}
#ENDIF
#IFDEF _VIA7EN1_VIA7EN2_
VIA7EN1_VIA7EN2_VIA7CellIn = INSIDE CELL VIA7i CellsForRRuleRecommended
VIA7EN1_VIA7EN2_VIA7CellOut = NOT INSIDE CELL VIA7i ExclCellsForRRuleRecommended
VIA7EN1_VIA7EN2_VIA7Cell = VIA7EN1_VIA7EN2_VIA7CellIn AND VIA7EN1_VIA7EN2_VIA7CellOut
VIA7EN1_VIA7EN2_VIA7Marker = VIA7i AND RRuleRecommended
VIA7EN1_VIA7EN2_VIA7 = ((VIA7EN1_VIA7EN2_VIA7Cell OR VIA7EN1_VIA7EN2_VIA7Marker) NOT Block ) NOT excludeRRuleRecommended
RR:RE:FP:VIA7EN1_VIA7EN2 {bracket}
#ENDIF
#IFDEF _M8EN1_M8EN2_
M8EN1_M8EN2_VIA7CellIn = INSIDE CELL VIA7i CellsForRRuleRecommended
M8EN1_M8EN2_VIA7CellOut = NOT INSIDE CELL VIA7i ExclCellsForRRuleRecommended
M8EN1_M8EN2_VIA7Cell = M8EN1_M8EN2_VIA7CellIn AND M8EN1_M8EN2_VIA7CellOut
M8EN1_M8EN2_VIA7Marker = VIA7i AND RRuleRecommended
M8EN1_M8EN2_VIA7 = ((M8EN1_M8EN2_VIA7Cell OR M8EN1_M8EN2_VIA7Marker) NOT Block ) NOT excludeRRuleRecommended
RR:RE:FP:M8EN1_M8EN2 {bracket}
#ENDIF
#ENDIF
#IFDEF FULL_CHIP
#IFDEF _DTCDDN1_
RR:RE:DTCDDN1 {bracket}
#ENDIF
#ENDIF
#ENDIF
#IFDEF Analog
#IFDEF _POS14m_
POS14m_POCellIn = INSIDE CELL POi CellsForRRuleAnalog
POS14m_POCellOut = NOT INSIDE CELL POi ExclCellsForRRuleAnalog
POS14m_POCell = POS14m_POCellIn AND POS14m_POCellOut
POS14m_POMarker = POi AND RRuleAnalog
POS14m_PO = ((( POS14m_POCell OR POS14m_POMarker ) NOT SRAM_EXCLUDE ) OUTSIDE Block ) NOT excludeRRuleAnalog
POS14m_GATE = ( GATE_NP AND POS14m_PO ) NOT OD2
POS14m_NW = OD2 OR (NWEL OR NTN)
RR:AN:POS14m {bracket}
#ENDIF
#IFDEF _POEN1m_
POEN1m_POCellIn = INSIDE CELL POi CellsForRRuleAnalog
POEN1m_POCellOut = NOT INSIDE CELL POi ExclCellsForRRuleAnalog
POEN1m_POCell = POEN1m_POCellIn AND POEN1m_POCellOut
POEN1m_POMarker = POi AND RRuleAnalog
POEN1m_PO = ((( POEN1m_POCell OR POEN1m_POMarker ) NOT SRAM_EXCLUDE ) OUTSIDE Block ) NOT excludeRRuleAnalog
POEN1m_GATE = ( GATE_PP AND POEN1m_PO ) NOT OD2
#IFDEF GS
POEN1m_NW = (NWEL NOT OD2) NOT NTN
RR:AN:POEN1m {bracket}
#ELSE
POEN1m_NW = NWEL NOT NTN
RR:AN:POEN1m {bracket}
#ENDIF
#ENDIF
#IFDEF _POEN2m_
POEN2m_POCellIn = INSIDE CELL POi CellsForRRuleAnalog
POEN2m_POCellOut = NOT INSIDE CELL POi ExclCellsForRRuleAnalog
POEN2m_POCell = POEN2m_POCellIn AND POEN2m_POCellOut
POEN2m_POMarker = POi AND RRuleAnalog
POEN2m_PO = ((( POEN2m_POCell OR POEN2m_POMarker ) NOT SRAM_EXCLUDE ) OUTSIDE Block ) NOT excludeRRuleAnalog
POEN2m_GATE = ( GATE_NP AND POEN2m_PO ) AND OD2
POEN2m_NW = OD2 NOT ( NWEL OR NTN)
RR:AN:POEN2m {bracket}
#ENDIF
#IFDEF _POEN3m_
POEN3m_POCellIn = INSIDE CELL POi CellsForRRuleAnalog
POEN3m_POCellOut = NOT INSIDE CELL POi ExclCellsForRRuleAnalog
POEN3m_POCell = POEN3m_POCellIn AND POEN3m_POCellOut
POEN3m_POMarker = POi AND RRuleAnalog
POEN3m_PO = ((( POEN3m_POCell OR POEN3m_POMarker ) NOT SRAM_EXCLUDE ) OUTSIDE Block ) NOT excludeRRuleAnalog
POEN3m_GATE = ( GATE_PP AND POEN3m_PO ) AND OD2
#IFDEF GS
POEN3m_NW = (NWEL AND OD2) NOT NTN
RR:AN:POEN3m {bracket}
#ELSE
POEN3m_NW = NWEL NOT NTN
RR:AN:POEN3m {bracket}
#ENDIF
#ENDIF
#IFDEF _POS5m_
POS5m_POCellIn = INSIDE CELL POi CellsForRRuleAnalog
POS5m_POCellOut = NOT INSIDE CELL POi ExclCellsForRRuleAnalog
POS5m_POCell = POS5m_POCellIn AND POS5m_POCellOut
POS5m_POMarker = POi AND RRuleAnalog
POS5m_PO = ((( POS5m_POCell OR POS5m_POMarker ) NOT SRAM_EXCLUDE ) OUTSIDE Block ) NOT excludeRRuleAnalog
POS5m_GateW = GATE_W COIN INSIDE EDGE POS5m_PO
POS5m_GateWExp = EXPAND EDGE POS5m_GateW INSIDE BY GRID EXTEND BY OD_S_1
POS5m_GateWExe = POS5m_PO COIN INSIDE EDGE POS5m_GateWExp
RR:AN:POS5m {bracket}
#ENDIF
#IFDEF _POS6m_
POS6m_ODCellIn = INSIDE CELL ODi CellsForRRuleAnalog
POS6m_ODCellOut = NOT INSIDE CELL ODi ExclCellsForRRuleAnalog
POS6m_ODCell = POS6m_ODCellIn AND POS6m_ODCellOut
POS6m_ODMarker = ODi AND RRuleAnalog
POS6m_OD = ((( POS6m_ODCell OR POS6m_ODMarker ) NOT SRAM_EXCLUDE ) OUTSIDE Block ) NOT excludeRRuleAnalog
POS6m_GateL = GATE_L COIN INSIDE EDGE POS6m_OD
POS6m_GateLExp = EXPAND EDGE POS6m_GateL INSIDE BY GRID EXTEND BY PO_S_1
POS6m_GateLExe = (POS6m_OD COIN INSIDE EDGE POS6m_GateLExp) TOUCH INSIDE EDGE POS6m_GateL
RR:AN:POS6m {bracket}
#ENDIF
#IFDEF _POS61m_
POS61m_ODCellIn = INSIDE CELL ODi CellsForRRuleAnalog
POS61m_ODCellOut = NOT INSIDE CELL ODi ExclCellsForRRuleAnalog
POS61m_ODCell = POS61m_ODCellIn AND POS61m_ODCellOut
POS61m_ODMarker = ODi AND RRuleAnalog
POS61m_OD = ((( POS61m_ODCell OR POS61m_ODMarker ) NOT SRAM_EXCLUDE ) OUTSIDE Block ) NOT excludeRRuleAnalog
RR:AN:POS61m {bracket}
#ENDIF
#IFDEF _POEX1m_
POEX1m_ODCellIn = INSIDE CELL ODi CellsForRRuleAnalog
POEX1m_ODCellOut = NOT INSIDE CELL ODi ExclCellsForRRuleAnalog
POEX1m_ODCell = POEX1m_ODCellIn AND POEX1m_ODCellOut
POEX1m_ODMarker = ODi AND RRuleAnalog
POEX1m_OD = ((( POEX1m_ODCell OR POEX1m_ODMarker ) NOT SRAM_EXCLUDE ) OUTSIDE Block ) NOT excludeRRuleAnalog
RR:AN:POEX1m {bracket}
#ENDIF
#IFDEF _BJTR2_
BJT.R.2R {bracket}
#ENDIF
#IFDEF _BJTR7_
BJT.R.7R {bracket}
#ENDIF
#IFDEF _ANR17_
ANR17mg_POCellIn = INSIDE CELL POi CellsForRRuleAnalog
ANR17mg_POCellOut = NOT INSIDE CELL POi ExclCellsForRRuleAnalog
ANR17mg_POCell = ANR17mg_POCellIn AND ANR17mg_POCellOut
ANR17mg_POMarker = POi AND RRuleAnalog
ANR17mg_PO = ((( ANR17mg_POCell OR ANR17mg_POMarker ) NOT SRAM_EXCLUDE ) OUTSIDE Block ) NOT excludeRRuleAnalog
ANR17mg_PORES = ANR17mg_PO AND PO_RES_RPO
RR:AN:ANR17mg {bracket}
#ENDIF
#IFDEF _ANR20_
ANR20mg_VARCellIn = INSIDE CELL VARi CellsForRRuleAnalog
ANR20mg_VARCellOut = NOT INSIDE CELL VARi ExclCellsForRRuleAnalog
ANR20mg_VARCell = ANR20mg_VARCellIn AND ANR20mg_VARCellOut
ANR20mg_VARMarker = VARi AND RRuleAnalog
ANR20mg_VAR = ((ANR20mg_VARCell OR ANR20mg_VARMarker) NOT Block ) NOT excludeRRuleAnalog
ANR20mg_VAROD = ANR20mg_VAR AND OD
RR:AN:ANR20mg {bracket}
#ENDIF
#ENDIF
#IFDEF Guideline
#IFDEF _NWR1_
NWR1_NWCellIn = INSIDE CELL NWi CellsForRRuleGuideline
NWR1_NWCellOut = NOT INSIDE CELL NWi ExclCellsForRRuleGuideline
NWR1_NWCell = NWR1_NWCellIn AND NWR1_NWCellOut
NWR1_NWMarker = NWi AND RRuleGuideline
NWR1_NW = ((( NWR1_NWCell OR NWR1_NWMarker ) NOT INSIDE SRAM_EXCLUDE ) OUTSIDE Block) NOT excludeRRuleGuideline
RR:GL:NWR1 {bracket}
#ENDIF
#IFDEF _DNWR6_
DNWR6_DNWCellIn = INSIDE CELL DNWi CellsForRRuleGuideline
DNWR6_DNWCellOut = NOT INSIDE CELL DNWi ExclCellsForRRuleGuideline
DNWR6_DNWCell = DNWR6_DNWCellIn AND DNWR6_DNWCellOut
DNWR6_DNWMarker = DNWi AND RRuleGuideline
DNWR6_DNW = ((( DNWR6_DNWCell OR DNWR6_DNWMarker ) NOT INSIDE SRAM_EXCLUDE ) OUTSIDE Block) NOT excludeRRuleGuideline
RR:GL:DNWR6 {bracket}
#ENDIF
#IFDEF _NWRODR3_NWRSTIR3_
NWRODR3_NWDMYCellIn = INSIDE CELL NWDMY CellsForRRuleGuideline
NWRODR3_NWDMYCellOut = NOT INSIDE CELL NWDMY ExclCellsForRRuleGuideline
NWRODR3_NWDMYCell = NWRODR3_NWDMYCellIn AND NWRODR3_NWDMYCellOut
NWRODR3_NWDMYMarker = NWDMY AND RRuleGuideline
NWRODR3_NWDMY = ((( NWRODR3_NWDMYCell OR NWRODR3_NWDMYMarker ) NOT INSIDE SRAM_EXCLUDE ) OUTSIDE Block) NOT excludeRRuleGuideline
RR:GL:NWRODR3_NWRSTIR3 {bracket}
#ENDIF
#IFDEF _RESR15_
RESR15_RHCellIn = INSIDE CELL RH CellsForRRuleGuideline
RESR15_RHCellOut = NOT INSIDE CELL RH ExclCellsForRRuleGuideline
RESR15_RHCell = RESR15_RHCellIn AND RESR15_RHCellOut
RESR15_RHMarker = RH AND RRuleGuideline
RESR15_RH = ((( RESR15_RHCell OR RESR15_RHMarker ) NOT INSIDE SRAM_EXCLUDE ) OUTSIDE Block) NOT excludeRRuleGuideline
RR:GL:RESR15 {bracket}
#ENDIF
#IFDEF _COS6_
COS6_ODCellIn = INSIDE CELL ODi CellsForRRuleGuideline
COS6_ODCellOut = NOT INSIDE CELL ODi ExclCellsForRRuleGuideline
COS6_ODCell = COS6_ODCellIn AND COS6_ODCellOut
COS6_ODMarker = ODi AND RRuleGuideline
COS6_OD = ((( COS6_ODCell OR COS6_ODMarker ) NOT INSIDE SRAM_EXCLUDE ) OUTSIDE Block) NOT excludeRRuleGuideline
RR:GL:COS6 {bracket}
#ENDIF
#IFDEF _COR5_
COR5_COCellIn = INSIDE CELL COi CellsForRRuleGuideline
COR5_COCellOut = NOT INSIDE CELL COi ExclCellsForRRuleGuideline
COR5_COCell = COR5_COCellIn AND COR5_COCellOut
COR5_COMarker = COi AND RRuleGuideline
COR5_CO = ((( COR5_COCell OR COR5_COMarker ) NOT INSIDE SRAM_EXCLUDE ) OUTSIDE Block) NOT excludeRRuleGuideline
RR:GL:COR5 {bracket}
#ENDIF
#IFDEF _VIA1R9_
VIA1R9_VIA1CellIn = INSIDE CELL VIA1i CellsForRRuleGuideline
VIA1R9_VIA1CellOut = NOT INSIDE CELL VIA1i ExclCellsForRRuleGuideline
VIA1R9_VIA1Cell = VIA1R9_VIA1CellIn AND VIA1R9_VIA1CellOut
VIA1R9_VIA1Marker = VIA1i AND RRuleGuideline
VIA1R9_VIA1 = ((( VIA1R9_VIA1Cell OR VIA1R9_VIA1Marker ) NOT SRAM_EXCLUDE ) OUTSIDE Block ) NOT excludeRRuleGuideline
RR:GL:VIA1R9{bracket}
#ENDIF
#IFDEF _VIA2R9_
VIA2R9_VIA2CellIn = INSIDE CELL VIA2i CellsForRRuleGuideline
VIA2R9_VIA2CellOut = NOT INSIDE CELL VIA2i ExclCellsForRRuleGuideline
VIA2R9_VIA2Cell = VIA2R9_VIA2CellIn AND VIA2R9_VIA2CellOut
VIA2R9_VIA2Marker = VIA2i AND RRuleGuideline
VIA2R9_VIA2 = ((( VIA2R9_VIA2Cell OR VIA2R9_VIA2Marker ) NOT SRAM_EXCLUDE ) OUTSIDE Block ) NOT excludeRRuleGuideline
RR:GL:VIA2R9{bracket}
#ENDIF
#IFDEF _VIA3R9_
VIA3R9_VIA3CellIn = INSIDE CELL VIA3i CellsForRRuleGuideline
VIA3R9_VIA3CellOut = NOT INSIDE CELL VIA3i ExclCellsForRRuleGuideline
VIA3R9_VIA3Cell = VIA3R9_VIA3CellIn AND VIA3R9_VIA3CellOut
VIA3R9_VIA3Marker = VIA3i AND RRuleGuideline
VIA3R9_VIA3 = ((VIA3R9_VIA3Cell OR VIA3R9_VIA3Marker) NOT Block ) NOT excludeRRuleGuideline
RR:GL:VIA3R9{bracket}
#ENDIF
#IFDEF _VIA4R9_
VIA4R9_VIA4CellIn = INSIDE CELL VIA4i CellsForRRuleGuideline
VIA4R9_VIA4CellOut = NOT INSIDE CELL VIA4i ExclCellsForRRuleGuideline
VIA4R9_VIA4Cell = VIA4R9_VIA4CellIn AND VIA4R9_VIA4CellOut
VIA4R9_VIA4Marker = VIA4i AND RRuleGuideline
VIA4R9_VIA4 = ((VIA4R9_VIA4Cell OR VIA4R9_VIA4Marker) NOT Block ) NOT excludeRRuleGuideline
RR:GL:VIA4R9{bracket}
#ENDIF
#IFDEF _VIA5R9_
VIA5R9_VIA5CellIn = INSIDE CELL VIA5i CellsForRRuleGuideline
VIA5R9_VIA5CellOut = NOT INSIDE CELL VIA5i ExclCellsForRRuleGuideline
VIA5R9_VIA5Cell = VIA5R9_VIA5CellIn AND VIA5R9_VIA5CellOut
VIA5R9_VIA5Marker = VIA5i AND RRuleGuideline
VIA5R9_VIA5 = ((VIA5R9_VIA5Cell OR VIA5R9_VIA5Marker) NOT Block ) NOT excludeRRuleGuideline
RR:GL:VIA5R9{bracket}
#ENDIF
#IFDEF _VIA6R9_
VIA6R9_VIA6CellIn = INSIDE CELL VIA6i CellsForRRuleGuideline
VIA6R9_VIA6CellOut = NOT INSIDE CELL VIA6i ExclCellsForRRuleGuideline
VIA6R9_VIA6Cell = VIA6R9_VIA6CellIn AND VIA6R9_VIA6CellOut
VIA6R9_VIA6Marker = VIA6i AND RRuleGuideline
VIA6R9_VIA6 = ((VIA6R9_VIA6Cell OR VIA6R9_VIA6Marker) NOT Block ) NOT excludeRRuleGuideline
RR:GL:VIA6R9{bracket}
#ENDIF
#IFDEF _VIA7R9_
VIA7R9_VIA7CellIn = INSIDE CELL VIA7i CellsForRRuleGuideline
VIA7R9_VIA7CellOut = NOT INSIDE CELL VIA7i ExclCellsForRRuleGuideline
VIA7R9_VIA7Cell = VIA7R9_VIA7CellIn AND VIA7R9_VIA7CellOut
VIA7R9_VIA7Marker = VIA7i AND RRuleGuideline
VIA7R9_VIA7 = ((VIA7R9_VIA7Cell OR VIA7R9_VIA7Marker) NOT Block ) NOT excludeRRuleGuideline
RR:GL:VIA7R9{bracket}
#ENDIF
#IFDEF _VIA8R5_
#IFDEF MIXED_SCHEME
VIA8R5_VIA8_OLDCellIn = INSIDE CELL VIA8_OLD CellsForRRuleGuideline
VIA8R5_VIA8_OLDCellOut = NOT INSIDE CELL VIA8_OLD ExclCellsForRRuleGuideline
VIA8R5_VIA8_OLDCell = VIA8R5_VIA8_OLDCellIn AND VIA8R5_VIA8_OLDCellOut
VIA8R5_VIA8_OLDMarker = VIA8_OLD AND RRuleGuideline
VIA8R5_VIA8_OLD = ((VIA8R5_VIA8_OLDCell OR VIA8R5_VIA8_OLDMarker) NOT Block ) NOT excludeRRuleGuideline
VIA8R5_VIA8_NEWCellIn = INSIDE CELL VIA8_NEW CellsForRRuleGuideline
VIA8R5_VIA8_NEWCellOut = NOT INSIDE CELL VIA8_NEW ExclCellsForRRuleGuideline
VIA8R5_VIA8_NEWCell = VIA8R5_VIA8_NEWCellIn AND VIA8R5_VIA8_NEWCellOut
VIA8R5_VIA8_NEWMarker = VIA8_NEW AND RRuleGuideline
VIA8R5_VIA8_NEW = ((VIA8R5_VIA8_NEWCell OR VIA8R5_VIA8_NEWMarker) NOT Block ) NOT excludeRRuleGuideline
VIA8R5_VIA8 = VIA8R5_VIA8_OLD OR VIA8R5_VIA8_NEW
#ELSE
VIA8R5_VIA8CellIn = INSIDE CELL VIA8_NEW CellsForRRuleGuideline
VIA8R5_VIA8CellOut = NOT INSIDE CELL VIA8_NEW ExclCellsForRRuleGuideline
VIA8R5_VIA8Cell = VIA8R5_VIA8CellIn AND VIA8R5_VIA8CellOut
VIA8R5_VIA8Marker = VIA8_NEW AND RRuleGuideline
VIA8R5_VIA8 = ((VIA8R5_VIA8Cell OR VIA8R5_VIA8Marker) NOT Block ) NOT excludeRRuleGuideline
#ENDIF
RR:GL:VIA8R5{bracket}
#ENDIF
#IFDEF _VIA9R5_
#IFDEF MIXED_SCHEME
VIA9R5_VIA9_OLDCellIn = INSIDE CELL VIA9_OLD CellsForRRuleGuideline
VIA9R5_VIA9_OLDCellOut = NOT INSIDE CELL VIA9_OLD ExclCellsForRRuleGuideline
VIA9R5_VIA9_OLDCell = VIA9R5_VIA9_OLDCellIn AND VIA9R5_VIA9_OLDCellOut
VIA9R5_VIA9_OLDMarker = VIA9_OLD AND RRuleGuideline
VIA9R5_VIA9_OLD = ((VIA9R5_VIA9_OLDCell OR VIA9R5_VIA9_OLDMarker) NOT Block ) NOT excludeRRuleGuideline
VIA9R5_VIA9_NEWCellIn = INSIDE CELL VIA9_NEW CellsForRRuleGuideline
VIA9R5_VIA9_NEWCellOut = NOT INSIDE CELL VIA9_NEW ExclCellsForRRuleGuideline
VIA9R5_VIA9_NEWCell = VIA9R5_VIA9_NEWCellIn AND VIA9R5_VIA9_NEWCellOut
VIA9R5_VIA9_NEWMarker = VIA9_NEW AND RRuleGuideline
VIA9R5_VIA9_NEW = ((VIA9R5_VIA9_NEWCell OR VIA9R5_VIA9_NEWMarker) NOT Block ) NOT excludeRRuleGuideline
VIA9R5_VIA9 = VIA9R5_VIA9_OLD OR VIA9R5_VIA9_NEW
#ELSE
VIA9R5_VIA9CellIn = INSIDE CELL VIA9_NEW CellsForRRuleGuideline
VIA9R5_VIA9CellOut = NOT INSIDE CELL VIA9_NEW ExclCellsForRRuleGuideline
VIA9R5_VIA9Cell = VIA9R5_VIA9CellIn AND VIA9R5_VIA9CellOut
VIA9R5_VIA9Marker = VIA9_NEW AND RRuleGuideline
VIA9R5_VIA9 = ((VIA9R5_VIA9Cell OR VIA9R5_VIA9Marker) NOT Block ) NOT excludeRRuleGuideline
#ENDIF
RR:GL:VIA9R5{bracket}
#ENDIF
#ENDIF
#IFDEF Recommended
#IFDEF SP
#IFDEF _POS17_
POS17_POCellIn = INSIDE CELL POi CellsForRRuleRecommended
POS17_POCellOut = NOT INSIDE CELL POi ExclCellsForRRuleRecommended
POS17_POCell = POS17_POCellIn AND POS17_POCellOut
POS17_POMarker = POi AND RRuleRecommended
POS17_PO = ((( POS17_POCell OR POS17_POMarker ) NOT SRAM_EXCLUDE ) OUTSIDE Block ) NOT excludeRRuleRecommended
RR:RE:POS17 {bracket}
#ENDIF
#ENDIF
#IFDEF GS
#IFDEF Parametric
#IFDEF _POS18_
POS18_POCellIn = INSIDE CELL POi CellsForRRuleRecommended
POS18_POCellOut = NOT INSIDE CELL POi ExclCellsForRRuleRecommended
POS18_POCell = POS18_POCellIn AND POS18_POCellOut
POS18_POMarker = POi AND RRuleRecommended
POS18_PO = ((( POS18_POCell OR POS18_POMarker ) NOT SRAM_EXCLUDE ) OUTSIDE Block ) NOT excludeRRuleRecommended
RR:RE:POS18 {bracket}
#ENDIF
#ENDIF
#ENDIF
#IFDEF Defect
#IFDEF _M1EN5_
M1EN5_COCellIn = INSIDE CELL COi CellsForRRuleRecommended
M1EN5_COCellOut = NOT INSIDE CELL COi ExclCellsForRRuleRecommended
M1EN5_COCell = M1EN5_COCellIn AND M1EN5_COCellOut
M1EN5_COMarker = COi AND RRuleRecommended
M1EN5_CO = ((( M1EN5_COCell OR M1EN5_COMarker ) NOT SRAM_EXCLUDE ) OUTSIDE Block ) NOT excludeRRuleRecommended
RR:RE:M1EN5 {bracket}
#ENDIF
#ENDIF
#IFDEF SD
M1A1_M1CellIn = INSIDE CELL M1i_R CellsForRRuleRecommended
M1A1_M1CellOut = NOT INSIDE CELL M1i_R ExclCellsForRRuleRecommended
M1A1_M1Cell = M1A1_M1CellIn AND M1A1_M1CellOut
M1A1_M1Marker = M1i_R AND RRuleRecommended
M1A1_M1 = ((M1A1_M1Cell OR M1A1_M1Marker) NOT Block ) NOT excludeRRuleRecommended
#IFDEF _M1A1_
RR:RE:M1A1 {bracket}
#ENDIF
M2A1_M2CellIn = INSIDE CELL M2i_R CellsForRRuleRecommended
M2A1_M2CellOut = NOT INSIDE CELL M2i_R ExclCellsForRRuleRecommended
M2A1_M2Cell = M2A1_M2CellIn AND M2A1_M2CellOut
M2A1_M2Marker = M2i_R AND RRuleRecommended
M2A1_M2 = ((M2A1_M2Cell OR M2A1_M2Marker) NOT Block ) NOT excludeRRuleRecommended
#IFDEF _M2A1_
RR:RE:M2A1 {bracket}
#ENDIF
M3A1_M3CellIn = INSIDE CELL M3i_R CellsForRRuleRecommended
M3A1_M3CellOut = NOT INSIDE CELL M3i_R ExclCellsForRRuleRecommended
M3A1_M3Cell = M3A1_M3CellIn AND M3A1_M3CellOut
M3A1_M3Marker = M3i_R AND RRuleRecommended
M3A1_M3 = ((M3A1_M3Cell OR M3A1_M3Marker) NOT Block ) NOT excludeRRuleRecommended
#IFDEF _M3A1_
RR:RE:M3A1 {bracket}
#ENDIF
M4A1_M4CellIn = INSIDE CELL M4i_R CellsForRRuleRecommended
M4A1_M4CellOut = NOT INSIDE CELL M4i_R ExclCellsForRRuleRecommended
M4A1_M4Cell = M4A1_M4CellIn AND M4A1_M4CellOut
M4A1_M4Marker = M4i_R AND RRuleRecommended
M4A1_M4 = ((M4A1_M4Cell OR M4A1_M4Marker) NOT Block ) NOT excludeRRuleRecommended
#IFDEF _M4A1_
RR:RE:M4A1 {bracket}
#ENDIF
M5A1_M5CellIn = INSIDE CELL M5i_R CellsForRRuleRecommended
M5A1_M5CellOut = NOT INSIDE CELL M5i_R ExclCellsForRRuleRecommended
M5A1_M5Cell = M5A1_M5CellIn AND M5A1_M5CellOut
M5A1_M5Marker = M5i_R AND RRuleRecommended
M5A1_M5 = ((M5A1_M5Cell OR M5A1_M5Marker) NOT Block ) NOT excludeRRuleRecommended
#IFDEF _M5A1_
RR:RE:M5A1 {bracket}
#ENDIF
M6A1_M6CellIn = INSIDE CELL M6i_R CellsForRRuleRecommended
M6A1_M6CellOut = NOT INSIDE CELL M6i_R ExclCellsForRRuleRecommended
M6A1_M6Cell = M6A1_M6CellIn AND M6A1_M6CellOut
M6A1_M6Marker = M6i_R AND RRuleRecommended
M6A1_M6 = ((M6A1_M6Cell OR M6A1_M6Marker) NOT Block ) NOT excludeRRuleRecommended
#IFDEF _M6A1_
RR:RE:M6A1 {bracket}
#ENDIF
M7A1_M7CellIn = INSIDE CELL M7i_R CellsForRRuleRecommended
M7A1_M7CellOut = NOT INSIDE CELL M7i_R ExclCellsForRRuleRecommended
M7A1_M7Cell = M7A1_M7CellIn AND M7A1_M7CellOut
M7A1_M7Marker = M7i_R AND RRuleRecommended
M7A1_M7 = ((M7A1_M7Cell OR M7A1_M7Marker) NOT Block ) NOT excludeRRuleRecommended
#IFDEF _M7A1_
RR:RE:M7A1 {bracket}
#ENDIF
M8A1_M8CellIn = INSIDE CELL M8i_R CellsForRRuleRecommended
M8A1_M8CellOut = NOT INSIDE CELL M8i_R ExclCellsForRRuleRecommended
M8A1_M8Cell = M8A1_M8CellIn AND M8A1_M8CellOut
M8A1_M8Marker = M8i_R AND RRuleRecommended
M8A1_M8 = ((M8A1_M8Cell OR M8A1_M8Marker) NOT Block ) NOT excludeRRuleRecommended
#IFDEF _M8A1_
RR:RE:M8A1 {bracket}
#ENDIF
#ENDIF
#ENDIF
#ENDIF
#IFDEF DFM
#IFDEF Recommended
#IFDEF Parametric
#DEFINE DFM_SANITY
#ENDIF
#ENDIF
#ENDIF
#IFDEF SANITY_CHECKER_FOR_PDE_AND_CO_PLACEMENT
#DEFINE DFM_SANITY
#DEFINE _ODDN4_
#DEFINE _ODDN5_
#DEFINE _ODDN6_
#DEFINE _ODDN7_
#DEFINE _ODDN8_
#DEFINE _ODDN9_
#DEFINE _DODR2_
#DEFINE _PODN4_
#DEFINE _PODN5_
#DEFINE _PODN6_
#DEFINE _PODN7_
#DEFINE _PODN8_
#DEFINE _PODN9_
#DEFINE _COS7_
#ENDIF
#IFDEF DFM_SANITY
#IFDEF _ODDN4_
RR:RE:ODDN4 {bracket}
#ENDIF
#IFDEF _ODDN5_
RR:RE:ODDN5 {bracket}
#ENDIF
#IFDEF _ODDN6_
RR:RE:ODDN6 {bracket}
#ENDIF
#IFDEF _ODDN7_
RR:RE:ODDN7 {bracket}
#ENDIF
#IFDEF _ODDN8_
RR:RE:ODDN8 {bracket}
#ENDIF
#IFDEF _ODDN9_
RR:RE:ODDN9 {bracket}
#ENDIF
#IFDEF _DODR2_
DODR2_POCellIn = INSIDE CELL POi CellsForRRuleRecommended
DODR2_POCellOut = NOT INSIDE CELL POi ExclCellsForRRuleRecommended
DODR2_POCell = DODR2_POCellIn AND DODR2_POCellOut
DODR2_POMarker = POi AND RRuleRecommended
DODR2_PO = ((( DODR2_POCell OR DODR2_POMarker ) NOT SRAM_EXCLUDE ) OUTSIDE Block ) NOT excludeRRuleRecommended
RR:RE:DODR2 {bracket}
#ENDIF
#IFDEF _PODN4_
RR:RE:PODN4 {bracket}
#ENDIF
#IFDEF _PODN5_
RR:RE:PODN5 {bracket}
#ENDIF
#IFDEF _PODN6_
RR:RE:PODN6 {bracket}
#ENDIF
#IFDEF _PODN7_
RR:RE:PODN7 {bracket}
#ENDIF
#IFDEF _PODN8_
RR:RE:PODN8 {bracket}
#ENDIF
#IFDEF _PODN9_
RR:RE:PODN9 {bracket}
#ENDIF
#IFDEF _COS7_
COS7_POCellIn = INSIDE CELL POi CellsForRRuleRecommended
COS7_POCellOut = NOT INSIDE CELL POi ExclCellsForRRuleRecommended
COS7_POCell = COS7_POCellIn AND COS7_POCellOut
COS7_POMarker = POi AND RRuleRecommended
COS7_PO = ((( COS7_POCell OR COS7_POMarker ) NOT SRAM_EXCLUDE ) OUTSIDE Block ) NOT excludeRRuleRecommended
RR:RE:COS7 {bracket}
#ENDIF
#ENDIF
#IFDEF DFM
#IFDEF Recommended
#IFDEF First_priority
#IFDEF FULL_CHIP
OD_PO = ODi OR POi
MOS_R1 = OD_PO INTERACT (GATE NOT INTERACT ((TCDDMY OR CDUDMY) OR CSRDMY))
MOS_R2 = SIZE OD_PO BY SRDOD_DN_1_R_S2
MOS_R3 = SIZE MOS_R1 BY SRDOD_DN_1_R_S1
MOS_R4 = MOS_R3 NOT MOS_R2
MOS_AREA = (MOS_R4 NOT SRAMDMY) NOT OD2
#IFDEF _SRDODDN1_
RR:RE:SR_DOD.DN.1 {bracket}
#ENDIF
#IFDEF _SRDPODN1_
RR:RE:SR_DPO.DN.1 {bracket}
#ENDIF
#IFDEF _MxDN8_
M2_ISLAND = RECTANGLE M2i == Mx_DN_8_W BY <= Mx_DN_8_L ORTHOGONAL ONLY
M2_SPACE = EXT M2_ISLAND M2i == Mx_DN_8_S OPPOSITE REGION
M2_LONG = (M2_SPACE ENCLOSE RECTANGLE GRID Mx_DN_8_R1) NOT ENCLOSE RECTANGLE GRID Mx_DN_8_R2
M2_AREA = M2_ISLAND INTERACT M2_LONG >= 2
M2_COUNT = EXTENTS M2_AREA CENTERS 0.1
M3_ISLAND = RECTANGLE M3i == Mx_DN_8_W BY <= Mx_DN_8_L ORTHOGONAL ONLY
M3_SPACE = EXT M3_ISLAND M3i == Mx_DN_8_S OPPOSITE REGION
M3_LONG = (M3_SPACE ENCLOSE RECTANGLE GRID Mx_DN_8_R1) NOT ENCLOSE RECTANGLE GRID Mx_DN_8_R2
M3_AREA = M3_ISLAND INTERACT M3_LONG >= 2
M3_COUNT = EXTENTS M3_AREA CENTERS 0.1
M4_ISLAND = RECTANGLE M4i == Mx_DN_8_W BY <= Mx_DN_8_L ORTHOGONAL ONLY
M4_SPACE = EXT M4_ISLAND M4i == Mx_DN_8_S OPPOSITE REGION
M4_LONG = (M4_SPACE ENCLOSE RECTANGLE GRID Mx_DN_8_R1) NOT ENCLOSE RECTANGLE GRID Mx_DN_8_R2
M4_AREA = M4_ISLAND INTERACT M4_LONG >= 2
M4_COUNT = EXTENTS M4_AREA CENTERS 0.1
M5_ISLAND = RECTANGLE M5i == Mx_DN_8_W BY <= Mx_DN_8_L ORTHOGONAL ONLY
M5_SPACE = EXT M5_ISLAND M5i == Mx_DN_8_S OPPOSITE REGION
M5_LONG = (M5_SPACE ENCLOSE RECTANGLE GRID Mx_DN_8_R1) NOT ENCLOSE RECTANGLE GRID Mx_DN_8_R2
M5_AREA = M5_ISLAND INTERACT M5_LONG >= 2
M5_COUNT = EXTENTS M5_AREA CENTERS 0.1
M6_ISLAND = RECTANGLE M6i == Mx_DN_8_W BY <= Mx_DN_8_L ORTHOGONAL ONLY
M6_SPACE = EXT M6_ISLAND M6i == Mx_DN_8_S OPPOSITE REGION
M6_LONG = (M6_SPACE ENCLOSE RECTANGLE GRID Mx_DN_8_R1) NOT ENCLOSE RECTANGLE GRID Mx_DN_8_R2
M6_AREA = M6_ISLAND INTERACT M6_LONG >= 2
M6_COUNT = EXTENTS M6_AREA CENTERS 0.1
M7_ISLAND = RECTANGLE M7i == Mx_DN_8_W BY <= Mx_DN_8_L ORTHOGONAL ONLY
M7_SPACE = EXT M7_ISLAND M7i == Mx_DN_8_S OPPOSITE REGION
M7_LONG = (M7_SPACE ENCLOSE RECTANGLE GRID Mx_DN_8_R1) NOT ENCLOSE RECTANGLE GRID Mx_DN_8_R2
M7_AREA = M7_ISLAND INTERACT M7_LONG >= 2
M7_COUNT = EXTENTS M7_AREA CENTERS 0.1
M8_ISLAND = RECTANGLE M8i == Mx_DN_8_W BY <= Mx_DN_8_L ORTHOGONAL ONLY
M8_SPACE = EXT M8_ISLAND M8i == Mx_DN_8_S OPPOSITE REGION
M8_LONG = (M8_SPACE ENCLOSE RECTANGLE GRID Mx_DN_8_R1) NOT ENCLOSE RECTANGLE GRID Mx_DN_8_R2
M8_AREA = M8_ISLAND INTERACT M8_LONG >= 2
M8_COUNT = EXTENTS M8_AREA CENTERS 0.1
RR:RE:Mx.DN.8 {bracket}
#ENDIF
#IFDEF _ROMR3_
RR:RE:ROM.R.3 {bracket}
#ENDIF
#ENDIF
#ENDIF
#ENDIF
#ENDIF
#IFDEF DFM
#DEFINE ICOVL
#ENDIF
#IFDEF ICOVL
OVL_PO_OD = ICOVL NOT INTERACT COi
OVL_CO_PO = ICOVL INTERACT COi
#IFDEF TSMC_ROTATE
CHIP_X = ANGLE CHIPx == 90
CHIP_Y = ANGLE CHIPx == 0
#ELSE
CHIP_X = ANGLE CHIPx == 0
CHIP_Y = ANGLE CHIPx == 90
#ENDIF
CHIP_X1 = LENGTH CHIP_X > 14310
CHIP_X2 = LENGTH CHIP_X > 9510 <= 14310
CHIP_Y1 = LENGTH CHIP_Y > 18240
CHIP_Y2 = LENGTH CHIP_Y > 12130 <= 18240
CHIP_1x1 = (CHIPx WITH EDGE CHIP_X1) WITH EDGE CHIP_Y1
CHIP_1x2 = (CHIPx WITH EDGE CHIP_X1) WITH EDGE CHIP_Y2
CHIP_2x1 = (CHIPx WITH EDGE CHIP_X2) WITH EDGE CHIP_Y1
CHIP_2x2 = (CHIPx WITH EDGE CHIP_X2) WITH EDGE CHIP_Y2
RR:RE:ICOVL.S.1{bracket}
RR:RE:ICOVL.S.3{bracket}
#IFDEF FULL_CHIP
RR:RE:ICOVL.R.7 {bracket}
RR:RE:ICOVL.R.8 {bracket}
#ENDIF
#ENDIF
