============================================================
  Generated by:           Genus(TM) Synthesis Solution GENUS15.20 - 15.20-p004_1
  Generated on:           May 26 2024  11:47:55 am
  Module:                 synth_wrapper
  Interconnect mode:      global
  Area mode:              timing library
============================================================


Path 1: MET (2 ps) Setup Check with Pin u1/counter_q_reg[1]/CLK->D
     Startpoint: (R) u1/counter_q_reg[0]/CLK
          Clock: (R) clk
       Endpoint: (F) u1/counter_q_reg[1]/D
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     833            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     833            0     
                                              
             Setup:-     118                  
       Uncertainty:-       8                  
     Required Time:=     707                  
      Launch Clock:-       0                  
         Data Path:-     705                  
             Slack:=       2                  

#--------------------------------------------------------------------------------------------------------
#      Timing Point       Flags    Arc   Edge           Cell             Fanout Load Trans Delay Arrival 
#                                                                               (fF)  (ps)  (ps)   (ps)  
#--------------------------------------------------------------------------------------------------------
  u1/counter_q_reg[0]/CLK -       -      R     (arrival)                      9    -     0     -       0 
  u1/counter_q_reg[0]/Q   -       CLK->Q F     sky130_fd_sc_hd__dfxtp_4       7 22.3    54   342     342 
  u1/g20/Y                -       A->Y   R     sky130_fd_sc_hd__inv_2         3 12.0    62    74     416 
  u1/g2416/Y              -       A->Y   F     sky130_fd_sc_hd__nand2_1       1  3.5    40    53     468 
  u1/g2415/Y              -       B->Y   R     sky130_fd_sc_hd__nand2_1       2  5.6    69    76     545 
  u1/g2406/Y              -       A_N->Y R     sky130_fd_sc_hd__nand3b_1      1  3.7    72   109     654 
  u1/g2402/Y              -       A->Y   F     sky130_fd_sc_hd__nand2_1       1  2.8    36    51     705 
  u1/counter_q_reg[1]/D   -       -      F     sky130_fd_sc_hd__dfxtp_4       1    -     -     0     705 
#--------------------------------------------------------------------------------------------------------



Path 2: MET (3 ps) Setup Check with Pin u1/counter_q_reg[2]/CLK->D
     Startpoint: (F) rst_n
          Clock: (R) clk
       Endpoint: (F) u1/counter_q_reg[2]/D
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     833            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     833            0     
                                              
             Setup:-     126                  
       Uncertainty:-       8                  
     Required Time:=     700                  
      Launch Clock:-       0                  
       Input Delay:-     417                  
         Data Path:-     280                  
             Slack:=       3                  

#----------------------------------------------------------------------------------------------------
#     Timing Point      Flags   Arc   Edge           Cell            Fanout Load Trans Delay Arrival 
#                                                                           (fF)  (ps)  (ps)   (ps)  
#----------------------------------------------------------------------------------------------------
  rst_n                 (a)     -     F     (arrival)                    11 17.7     0     0     417 
  u1/g2417/X            -       B->X  F     sky130_fd_sc_hd__and2_4       2  5.7    33   135     552 
  u1/g2410/Y            -       A->Y  R     sky130_fd_sc_hd__nand4_1      1  3.8    80    66     618 
  u1/g2400/Y            -       C->Y  F     sky130_fd_sc_hd__nand3_1      1  2.8    54    79     697 
  u1/counter_q_reg[2]/D -       -     F     sky130_fd_sc_hd__dfxtp_4      1    -     -     0     697 
#----------------------------------------------------------------------------------------------------

(a) : Net has asynchronous load pins which are being considered ideal.



Path 3: MET (3 ps) Setup Check with Pin u1/counter_q_reg[3]/CLK->D
     Startpoint: (R) sel_i_reg_reg/CLK
          Clock: (R) clk
       Endpoint: (F) u1/counter_q_reg[3]/D
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     833            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     833            0     
                                              
             Setup:-     126                  
       Uncertainty:-       8                  
     Required Time:=     699                  
      Launch Clock:-       0                  
         Data Path:-     696                  
             Slack:=       3                  

#------------------------------------------------------------------------------------------------------
#     Timing Point      Flags    Arc   Edge           Cell             Fanout Load Trans Delay Arrival 
#                                                                             (fF)  (ps)  (ps)   (ps)  
#------------------------------------------------------------------------------------------------------
  sel_i_reg_reg/CLK     -       -      R     (arrival)                      9    -     0     -       0 
  sel_i_reg_reg/Q       -       CLK->Q F     sky130_fd_sc_hd__dfrtp_2       4 14.8    72   406     406 
  u1/g27/Y              -       A->Y   R     sky130_fd_sc_hd__clkinv_1      2  8.6    58    76     482 
  u1/g26/Y              -       A->Y   F     sky130_fd_sc_hd__nand4_2       1  3.6    67    66     548 
  u1/g2398/Y            -       A->Y   R     sky130_fd_sc_hd__nand4_1       1  3.6    78    80     627 
  u1/g2396/Y            -       A->Y   F     sky130_fd_sc_hd__nand3_1       1  2.8    55    69     696 
  u1/counter_q_reg[3]/D -       -      F     sky130_fd_sc_hd__dfxtp_4       1    -     -     0     696 
#------------------------------------------------------------------------------------------------------



Path 4: MET (84 ps) Late External Delay Assertion at pin data_o[0]
     Startpoint: (R) data_o_reg[0]/CLK
          Clock: (R) clk
       Endpoint: (F) data_o[0]
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     833            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     833            0     
                                              
      Output Delay:-     417                  
       Uncertainty:-       8                  
     Required Time:=     409                  
      Launch Clock:-       0                  
         Data Path:-     325                  
             Slack:=      84                  

#-------------------------------------------------------------------------------------------------
#   Timing Point    Flags    Arc   Edge           Cell            Fanout Load Trans Delay Arrival 
#                                                                        (fF)  (ps)  (ps)   (ps)  
#-------------------------------------------------------------------------------------------------
  data_o_reg[0]/CLK -       -      R     (arrival)                     9    -     0     -       0 
  data_o_reg[0]/Q   -       CLK->Q F     sky130_fd_sc_hd__dfrtp_1      1  1.3    33   325     325 
  data_o[0]         -       -      F     (port)                        -    -     -     0     325 
#-------------------------------------------------------------------------------------------------



Path 5: MET (84 ps) Late External Delay Assertion at pin data_o[1]
     Startpoint: (R) data_o_reg[1]/CLK
          Clock: (R) clk
       Endpoint: (F) data_o[1]
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     833            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     833            0     
                                              
      Output Delay:-     417                  
       Uncertainty:-       8                  
     Required Time:=     409                  
      Launch Clock:-       0                  
         Data Path:-     325                  
             Slack:=      84                  

#-------------------------------------------------------------------------------------------------
#   Timing Point    Flags    Arc   Edge           Cell            Fanout Load Trans Delay Arrival 
#                                                                        (fF)  (ps)  (ps)   (ps)  
#-------------------------------------------------------------------------------------------------
  data_o_reg[1]/CLK -       -      R     (arrival)                     9    -     0     -       0 
  data_o_reg[1]/Q   -       CLK->Q F     sky130_fd_sc_hd__dfrtp_1      1  1.3    33   325     325 
  data_o[1]         -       -      F     (port)                        -    -     -     0     325 
#-------------------------------------------------------------------------------------------------



Path 6: MET (84 ps) Late External Delay Assertion at pin data_o[2]
     Startpoint: (R) data_o_reg[2]/CLK
          Clock: (R) clk
       Endpoint: (F) data_o[2]
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     833            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     833            0     
                                              
      Output Delay:-     417                  
       Uncertainty:-       8                  
     Required Time:=     409                  
      Launch Clock:-       0                  
         Data Path:-     325                  
             Slack:=      84                  

#-------------------------------------------------------------------------------------------------
#   Timing Point    Flags    Arc   Edge           Cell            Fanout Load Trans Delay Arrival 
#                                                                        (fF)  (ps)  (ps)   (ps)  
#-------------------------------------------------------------------------------------------------
  data_o_reg[2]/CLK -       -      R     (arrival)                     9    -     0     -       0 
  data_o_reg[2]/Q   -       CLK->Q F     sky130_fd_sc_hd__dfrtp_1      1  1.3    33   325     325 
  data_o[2]         -       -      F     (port)                        -    -     -     0     325 
#-------------------------------------------------------------------------------------------------



Path 7: MET (84 ps) Late External Delay Assertion at pin data_o[3]
     Startpoint: (R) data_o_reg[3]/CLK
          Clock: (R) clk
       Endpoint: (F) data_o[3]
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     833            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     833            0     
                                              
      Output Delay:-     417                  
       Uncertainty:-       8                  
     Required Time:=     409                  
      Launch Clock:-       0                  
         Data Path:-     325                  
             Slack:=      84                  

#-------------------------------------------------------------------------------------------------
#   Timing Point    Flags    Arc   Edge           Cell            Fanout Load Trans Delay Arrival 
#                                                                        (fF)  (ps)  (ps)   (ps)  
#-------------------------------------------------------------------------------------------------
  data_o_reg[3]/CLK -       -      R     (arrival)                     9    -     0     -       0 
  data_o_reg[3]/Q   -       CLK->Q F     sky130_fd_sc_hd__dfrtp_1      1  1.3    33   325     325 
  data_o[3]         -       -      F     (port)                        -    -     -     0     325 
#-------------------------------------------------------------------------------------------------



Path 8: MET (157 ps) Setup Check with Pin u1/counter_q_reg[0]/CLK->D
     Startpoint: (F) rst_n
          Clock: (R) clk
       Endpoint: (F) u1/counter_q_reg[0]/D
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     833            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     833            0     
                                              
             Setup:-     117                  
       Uncertainty:-       8                  
     Required Time:=     709                  
      Launch Clock:-       0                  
       Input Delay:-     417                  
         Data Path:-     135                  
             Slack:=     157                  

#----------------------------------------------------------------------------------------------------
#     Timing Point      Flags   Arc   Edge           Cell            Fanout Load Trans Delay Arrival 
#                                                                           (fF)  (ps)  (ps)   (ps)  
#----------------------------------------------------------------------------------------------------
  rst_n                 (a)     -     F     (arrival)                    11 17.7     0     0     417 
  u1/g2417/X            -       B->X  F     sky130_fd_sc_hd__and2_4       2  5.7    33   135     552 
  u1/counter_q_reg[0]/D -       -     F     sky130_fd_sc_hd__dfxtp_4      2    -     -     0     552 
#----------------------------------------------------------------------------------------------------

(a) : Net has asynchronous load pins which are being considered ideal.



Path 9: MET (302 ps) Setup Check with Pin sel_i_reg_reg/CLK->D
     Startpoint: (F) sel_i
          Clock: (R) clk
       Endpoint: (F) sel_i_reg_reg/D
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     833            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     833            0     
                                              
             Setup:-     106                  
       Uncertainty:-       8                  
     Required Time:=     719                  
      Launch Clock:-       0                  
       Input Delay:-     417                  
         Data Path:-       0                  
             Slack:=     302                  

#----------------------------------------------------------------------------------------------
#  Timing Point   Flags   Arc   Edge           Cell            Fanout Load Trans Delay Arrival 
#                                                                     (fF)  (ps)  (ps)   (ps)  
#----------------------------------------------------------------------------------------------
  sel_i           -       -     F     (arrival)                     1  3.2     0     0     417 
  sel_i_reg_reg/D -       -     F     sky130_fd_sc_hd__dfrtp_2      1    -     -     0     417 
#----------------------------------------------------------------------------------------------



Path 10: MET (352 ps) Setup Check with Pin data_o_reg[1]/CLK->D
     Startpoint: (R) u1/counter_q_reg[1]/CLK
          Clock: (R) clk
       Endpoint: (F) data_o_reg[1]/D
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     833            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     833            0     
                                              
             Setup:-     129                  
       Uncertainty:-       8                  
     Required Time:=     696                  
      Launch Clock:-       0                  
         Data Path:-     344                  
             Slack:=     352                  

#-------------------------------------------------------------------------------------------------------
#      Timing Point       Flags    Arc   Edge           Cell            Fanout Load Trans Delay Arrival 
#                                                                              (fF)  (ps)  (ps)   (ps)  
#-------------------------------------------------------------------------------------------------------
  u1/counter_q_reg[1]/CLK -       -      R     (arrival)                     9    -     0     -       0 
  u1/counter_q_reg[1]/Q   -       CLK->Q F     sky130_fd_sc_hd__dfxtp_4      6 23.8    55   344     344 
  data_o_reg[1]/D         -       -      F     sky130_fd_sc_hd__dfrtp_1      6    -     -     0     344 
#-------------------------------------------------------------------------------------------------------

