// Seed: 257201876
module module_0 (
    id_1,
    id_2,
    id_3,
    id_4
);
  inout wire id_4;
  output wire id_3;
  inout wire id_2;
  input wire id_1;
endmodule
module module_1 #(
    parameter id_0 = 32'd68,
    parameter id_2 = 32'd71
) (
    input  wor   _id_0[-1 'b0 : id_2  ?  id_0 : id_0],
    output logic id_1,
    input  uwire _id_2
);
  for (id_4 = -1 + id_2; id_2; id_1 = 1) begin : LABEL_0
    wire [id_0 : -1] id_5, id_6;
  end
  wire id_7, id_8, id_9, id_10;
  module_0 modCall_1 (
      id_4,
      id_9,
      id_4,
      id_10
  );
endmodule
