// Seed: 3290256189
module module_0 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6
);
  output wire id_6;
  output wire id_5;
  input wire id_4;
  output wire id_3;
  output wire id_2;
  output wire id_1;
  assign id_5 = id_4;
endmodule
module module_1 (
    input uwire id_0,
    input wire id_1,
    input tri0 id_2,
    input tri0 id_3,
    input supply1 id_4,
    input wor id_5,
    input wire id_6,
    input wand id_7,
    output wand id_8,
    output supply1 id_9,
    input wor id_10,
    input wire id_11,
    output supply1 id_12
);
  supply1 id_14 = 1 == 1'b0;
  module_0 modCall_1 (
      id_14,
      id_14,
      id_14,
      id_14,
      id_14,
      id_14
  );
  assign id_12 = 1;
endmodule
