Copyright 1986-2014 Xilinx, Inc. All Rights Reserved.
----------------------------------------------------------------------------------------
| Tool Version : Vivado v.2014.2 (win64) Build 932637 Wed Jun 11 13:33:10 MDT 2014
| Date         : Mon Apr 22 16:42:20 2019
| Host         : DESKTOP-AUBSM1F running 64-bit major release  (build 9200)
| Command      : report_control_sets -verbose -file DAC_Control_control_sets_placed.rpt
| Design       : DAC_Control
| Device       : xc7z020
----------------------------------------------------------------------------------------

Control Set Information

Table of Contents
-----------------
1. Summary
2. Flip-Flop Distribution
3. Detailed Control Set Information

1. Summary
----------

+-------------------------------------------------------------------+-------+
|                               Status                              | Count |
+-------------------------------------------------------------------+-------+
| Number of unique control sets                                     |     7 |
| Minimum Number of register sites lost to control set restrictions |    30 |
+-------------------------------------------------------------------+-------+


2. Flip-Flop Distribution
-------------------------

+--------------+-----------------------+------------------------+-----------------+--------------+
| Clock Enable | Synchronous Set/Reset | Asynchronous Set/Reset | Total Registers | Total Slices |
+--------------+-----------------------+------------------------+-----------------+--------------+
| No           | No                    | No                     |               7 |            7 |
| No           | No                    | Yes                    |               0 |            0 |
| No           | Yes                   | No                     |              31 |            8 |
| Yes          | No                    | No                     |               8 |            4 |
| Yes          | No                    | Yes                    |               0 |            0 |
| Yes          | Yes                   | No                     |               4 |            1 |
+--------------+-----------------------+------------------------+-----------------+--------------+


3. Detailed Control Set Information
-----------------------------------

+-----------------------+-----------------------------+--------------------+------------------+----------------+
|      Clock Signal     |        Enable Signal        |  Set/Reset Signal  | Slice Load Count | Bel Load Count |
+-----------------------+-----------------------------+--------------------+------------------+----------------+
|  n_0_wr_dac_p_reg_i_2 |                             |                    |                1 |              1 |
|  n_0_wr_blk_p_reg_i_2 |                             |                    |                1 |              1 |
|  GCLK_IBUF_BUFG       |                             |                    |                2 |              2 |
|  n_0_clock_reg        |                             |                    |                3 |              3 |
|  n_0_clock_reg        | n_0_bit_ptr[3]_i_2          | n_0_bit_ptr[3]_i_1 |                1 |              4 |
|  n_0_clock_reg        | n_0_FSM_onehot_Sreg0[7]_i_1 |                    |                4 |              8 |
|  GCLK_IBUF_BUFG       |                             | n_0_count[31]_i_1  |                8 |             31 |
+-----------------------+-----------------------------+--------------------+------------------+----------------+


