// ==============================================================
// RTL generated by Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC
// Version: 2018.3
// Copyright (C) 1986-2018 Xilinx, Inc. All Rights Reserved.
// 
// ===========================================================

#ifndef _rozmycie_HH_
#define _rozmycie_HH_

#include "systemc.h"
#include "AESL_pkg.h"

#include "filtr_Gauss_mac_muladd_8ns_8s_16ns_16_1_1.h"
#include "filtr_Gauss_mac_muladd_8ns_8s_16s_16_1_1.h"
#include "rozmycie_coeff_tab_V.h"
#include "rozmycie_buffer_val_0.h"

namespace ap_rtl {

struct rozmycie : public sc_module {
    // Port declarations 16
    sc_in_clk ap_clk;
    sc_in< sc_logic > ap_rst;
    sc_in< sc_logic > ap_start;
    sc_in< sc_logic > start_full_n;
    sc_out< sc_logic > ap_done;
    sc_in< sc_logic > ap_continue;
    sc_out< sc_logic > ap_idle;
    sc_out< sc_logic > ap_ready;
    sc_out< sc_logic > start_out;
    sc_out< sc_logic > start_write;
    sc_in< sc_lv<8> > img_in_data_stream_V_dout;
    sc_in< sc_logic > img_in_data_stream_V_empty_n;
    sc_out< sc_logic > img_in_data_stream_V_read;
    sc_out< sc_lv<8> > img_out_data_stream_V_din;
    sc_in< sc_logic > img_out_data_stream_V_full_n;
    sc_out< sc_logic > img_out_data_stream_V_write;


    // Module declarations
    rozmycie(sc_module_name name);
    SC_HAS_PROCESS(rozmycie);

    ~rozmycie();

    sc_trace_file* mVcdFile;

    rozmycie_coeff_tab_V* coeff_tab_V_U;
    rozmycie_buffer_val_0* buffer_val_0_U;
    rozmycie_buffer_val_0* buffer_val_1_U;
    filtr_Gauss_mac_muladd_8ns_8s_16ns_16_1_1<1,1,8,8,16,16>* filtr_Gauss_mac_muladd_8ns_8s_16ns_16_1_1_U9;
    filtr_Gauss_mac_muladd_8ns_8s_16ns_16_1_1<1,1,8,8,16,16>* filtr_Gauss_mac_muladd_8ns_8s_16ns_16_1_1_U10;
    filtr_Gauss_mac_muladd_8ns_8s_16ns_16_1_1<1,1,8,8,16,16>* filtr_Gauss_mac_muladd_8ns_8s_16ns_16_1_1_U11;
    filtr_Gauss_mac_muladd_8ns_8s_16ns_16_1_1<1,1,8,8,16,16>* filtr_Gauss_mac_muladd_8ns_8s_16ns_16_1_1_U12;
    filtr_Gauss_mac_muladd_8ns_8s_16s_16_1_1<1,1,8,8,16,16>* filtr_Gauss_mac_muladd_8ns_8s_16s_16_1_1_U13;
    sc_signal< sc_logic > real_start;
    sc_signal< sc_logic > start_once_reg;
    sc_signal< sc_logic > ap_done_reg;
    sc_signal< sc_lv<7> > ap_CS_fsm;
    sc_signal< sc_logic > ap_CS_fsm_state1;
    sc_signal< sc_logic > internal_ap_ready;
    sc_signal< sc_lv<4> > coeff_tab_V_address0;
    sc_signal< sc_logic > coeff_tab_V_ce0;
    sc_signal< sc_lv<8> > coeff_tab_V_q0;
    sc_signal< sc_lv<4> > coeff_tab_V_address1;
    sc_signal< sc_logic > coeff_tab_V_ce1;
    sc_signal< sc_lv<8> > coeff_tab_V_q1;
    sc_signal< sc_logic > img_in_data_stream_V_blk_n;
    sc_signal< sc_logic > ap_CS_fsm_pp0_stage1;
    sc_signal< sc_logic > ap_enable_reg_pp0_iter0;
    sc_signal< bool > ap_block_pp0_stage1;
    sc_signal< sc_lv<1> > exitcond_flatten_reg_783;
    sc_signal< sc_lv<1> > tmp_4_reg_813;
    sc_signal< sc_lv<1> > tmp_mid2_reg_798;
    sc_signal< sc_logic > img_out_data_stream_V_blk_n;
    sc_signal< sc_logic > ap_CS_fsm_pp0_stage0;
    sc_signal< sc_logic > ap_enable_reg_pp0_iter2;
    sc_signal< bool > ap_block_pp0_stage0;
    sc_signal< sc_lv<1> > or_cond6_reg_831;
    sc_signal< sc_lv<1> > or_cond6_reg_831_pp0_iter1_reg;
    sc_signal< sc_lv<20> > indvar_flatten_reg_229;
    sc_signal< sc_lv<10> > i_reg_240;
    sc_signal< sc_lv<11> > col_assign_reg_251;
    sc_signal< sc_lv<8> > reg_271;
    sc_signal< bool > ap_predicate_op81_read_state3;
    sc_signal< bool > ap_block_state3_pp0_stage1_iter0;
    sc_signal< bool > ap_block_state8_pp0_stage1_iter1;
    sc_signal< bool > ap_block_pp0_stage1_11001;
    sc_signal< sc_logic > ap_CS_fsm_pp0_stage3;
    sc_signal< bool > ap_block_state5_pp0_stage3_iter0;
    sc_signal< bool > ap_block_state10_pp0_stage3_iter1;
    sc_signal< bool > ap_block_pp0_stage3_11001;
    sc_signal< sc_logic > ap_enable_reg_pp0_iter1;
    sc_signal< bool > ap_block_state2_pp0_stage0_iter0;
    sc_signal< bool > ap_block_state7_pp0_stage0_iter1;
    sc_signal< bool > ap_block_state12_pp0_stage0_iter2;
    sc_signal< bool > ap_block_pp0_stage0_11001;
    sc_signal< sc_lv<8> > reg_275;
    sc_signal< sc_logic > ap_CS_fsm_pp0_stage2;
    sc_signal< bool > ap_block_state4_pp0_stage2_iter0;
    sc_signal< bool > ap_block_state9_pp0_stage2_iter1;
    sc_signal< bool > ap_block_pp0_stage2_11001;
    sc_signal< sc_lv<8> > okno_val_0_2_load_reg_768;
    sc_signal< sc_lv<8> > okno_val_1_2_load_reg_773;
    sc_signal< sc_lv<8> > okno_val_2_2_load_reg_778;
    sc_signal< sc_lv<1> > exitcond_flatten_fu_289_p2;
    sc_signal< sc_lv<20> > indvar_flatten_next_fu_295_p2;
    sc_signal< sc_lv<20> > indvar_flatten_next_reg_787;
    sc_signal< sc_lv<11> > col_assign_mid2_fu_328_p3;
    sc_signal< sc_lv<11> > col_assign_mid2_reg_792;
    sc_signal< sc_lv<1> > tmp_mid2_fu_348_p3;
    sc_signal< sc_lv<1> > tmp_mid2_reg_798_pp0_iter1_reg;
    sc_signal< sc_lv<1> > tmp_1_mid2_fu_388_p3;
    sc_signal< sc_lv<1> > tmp_1_mid2_reg_803;
    sc_signal< sc_lv<1> > tmp_1_mid2_reg_803_pp0_iter1_reg;
    sc_signal< sc_lv<10> > i_mid2_fu_416_p3;
    sc_signal< sc_lv<10> > i_mid2_reg_808;
    sc_signal< sc_lv<1> > tmp_4_fu_424_p2;
    sc_signal< sc_lv<1> > tmp_4_reg_813_pp0_iter1_reg;
    sc_signal< sc_lv<11> > buffer_val_1_addr_reg_821;
    sc_signal< sc_lv<11> > buffer_val_0_addr_reg_826;
    sc_signal< sc_lv<1> > or_cond6_fu_442_p2;
    sc_signal< sc_lv<8> > coeff_tab_V_load_3_reg_835;
    sc_signal< sc_lv<16> > ret_V_2_2_i_fu_478_p2;
    sc_signal< sc_lv<16> > ret_V_2_2_i_reg_840;
    sc_signal< sc_lv<16> > grp_fu_676_p3;
    sc_signal< sc_lv<16> > tmp6_reg_845;
    sc_signal< sc_lv<8> > okno_val_1_1_load_1_reg_850;
    sc_signal< sc_logic > ap_CS_fsm_pp0_stage4;
    sc_signal< bool > ap_block_state6_pp0_stage4_iter0;
    sc_signal< bool > ap_block_state11_pp0_stage4_iter1;
    sc_signal< bool > ap_block_pp0_stage4_11001;
    sc_signal< sc_lv<8> > okno_val_2_1_load_1_reg_855;
    sc_signal< sc_lv<8> > okno_val_2_0_fu_535_p3;
    sc_signal< sc_lv<8> > okno_val_2_0_reg_860;
    sc_signal< sc_lv<8> > okno_val_1_0_fu_542_p3;
    sc_signal< sc_lv<8> > okno_val_1_0_reg_865;
    sc_signal< sc_lv<1> > icmp_fu_558_p2;
    sc_signal< sc_lv<1> > icmp_reg_870;
    sc_signal< sc_lv<1> > icmp_reg_870_pp0_iter1_reg;
    sc_signal< sc_lv<16> > ret_V_1_2_i_fu_571_p2;
    sc_signal< sc_lv<16> > ret_V_1_2_i_reg_875;
    sc_signal< sc_lv<8> > coeff_tab_V_load_6_reg_880;
    sc_signal< sc_lv<11> > j_fu_587_p2;
    sc_signal< sc_lv<11> > j_reg_885;
    sc_signal< sc_lv<16> > grp_fu_684_p3;
    sc_signal< sc_lv<16> > tmp7_reg_890;
    sc_signal< sc_lv<16> > tmp5_fu_618_p2;
    sc_signal< sc_lv<16> > tmp5_reg_895;
    sc_signal< sc_lv<16> > grp_fu_692_p3;
    sc_signal< sc_lv<16> > tmp11_reg_900;
    sc_signal< sc_lv<16> > grp_fu_699_p3;
    sc_signal< sc_lv<16> > tmp9_reg_905;
    sc_signal< sc_lv<16> > acc_V_2_2_i_fu_639_p2;
    sc_signal< sc_lv<16> > acc_V_2_2_i_reg_910;
    sc_signal< bool > ap_block_state1;
    sc_signal< bool > ap_block_pp0_stage0_subdone;
    sc_signal< sc_logic > ap_condition_pp0_exit_iter0_state2;
    sc_signal< bool > ap_block_pp0_stage4_subdone;
    sc_signal< sc_lv<11> > buffer_val_0_address0;
    sc_signal< sc_logic > buffer_val_0_ce0;
    sc_signal< sc_logic > buffer_val_0_we0;
    sc_signal< sc_lv<8> > buffer_val_0_q0;
    sc_signal< sc_lv<11> > buffer_val_1_address0;
    sc_signal< sc_logic > buffer_val_1_ce0;
    sc_signal< sc_logic > buffer_val_1_we0;
    sc_signal< sc_lv<8> > buffer_val_1_q0;
    sc_signal< sc_lv<20> > ap_phi_mux_indvar_flatten_phi_fu_233_p4;
    sc_signal< sc_lv<10> > ap_phi_mux_i_phi_fu_244_p4;
    sc_signal< sc_lv<11> > ap_phi_mux_col_assign_phi_fu_255_p4;
    sc_signal< sc_lv<64> > tmp_6_fu_430_p1;
    sc_signal< bool > ap_block_pp0_stage0_01001;
    sc_signal< sc_lv<8> > okno_val_0_1_fu_128;
    sc_signal< sc_lv<8> > okno_val_0_0_fu_487_p3;
    sc_signal< bool > ap_block_pp0_stage3;
    sc_signal< sc_lv<8> > okno_val_0_2_fu_132;
    sc_signal< sc_lv<8> > okno_val_1_1_fu_136;
    sc_signal< bool > ap_block_pp0_stage4;
    sc_signal< sc_lv<8> > okno_val_1_2_fu_140;
    sc_signal< sc_lv<8> > okno_val_2_1_fu_144;
    sc_signal< sc_lv<8> > okno_val_2_2_fu_148;
    sc_signal< sc_lv<8> > okno_val_0_0_1_fu_152;
    sc_signal< sc_lv<32> > tmp2_1_fu_156;
    sc_signal< sc_lv<32> > tmp2_fu_452_p1;
    sc_signal< sc_lv<32> > tmp1_1_fu_160;
    sc_signal< sc_lv<32> > tmp1_fu_448_p1;
    sc_signal< bool > ap_block_pp0_stage2;
    sc_signal< sc_lv<1> > exitcond_fu_322_p2;
    sc_signal< sc_lv<10> > i_1_fu_316_p2;
    sc_signal< sc_lv<1> > tmp_mid1_fu_336_p2;
    sc_signal< sc_lv<1> > tmp_fu_342_p2;
    sc_signal< sc_lv<9> > tmp_1_fu_356_p4;
    sc_signal< sc_lv<9> > tmp_2_fu_372_p4;
    sc_signal< sc_lv<1> > icmp1_fu_366_p2;
    sc_signal< sc_lv<1> > icmp2_fu_382_p2;
    sc_signal< sc_lv<1> > tmp_2_mid1_fu_396_p2;
    sc_signal< sc_lv<1> > tmp_s_fu_402_p2;
    sc_signal< sc_lv<1> > tmp_2_mid2_fu_408_p3;
    sc_signal< sc_lv<1> > tmp_8_fu_436_p2;
    sc_signal< sc_lv<8> > ret_V_2_2_i_fu_478_p0;
    sc_signal< sc_lv<8> > ret_V_2_2_i_fu_478_p1;
    sc_signal< sc_lv<8> > ret_V_0_i_fu_502_p0;
    sc_signal< sc_lv<8> > ret_V_0_i_fu_502_p1;
    sc_signal< sc_lv<8> > okno_val_2_0_1_fu_527_p1;
    sc_signal< sc_lv<8> > okno_val_1_0_1_fu_531_p1;
    sc_signal< sc_lv<10> > tmp_12_fu_549_p4;
    sc_signal< sc_lv<8> > ret_V_1_2_i_fu_571_p0;
    sc_signal< sc_lv<8> > ret_V_1_2_i_fu_571_p1;
    sc_signal< sc_lv<8> > ret_V_1_i_fu_605_p0;
    sc_signal< sc_lv<8> > ret_V_1_i_fu_605_p1;
    sc_signal< sc_lv<16> > grp_fu_706_p3;
    sc_signal< sc_lv<16> > tmp8_fu_635_p2;
    sc_signal< sc_lv<1> > tmp4_fu_648_p2;
    sc_signal< sc_lv<1> > tmp3_fu_644_p2;
    sc_signal< sc_lv<1> > or_cond5_fu_652_p2;
    sc_signal< sc_lv<8> > v0_assign_fu_658_p4;
    sc_signal< sc_lv<8> > grp_fu_676_p0;
    sc_signal< sc_lv<16> > grp_fu_676_p2;
    sc_signal< sc_lv<8> > grp_fu_684_p0;
    sc_signal< sc_lv<16> > grp_fu_684_p2;
    sc_signal< sc_lv<8> > grp_fu_692_p0;
    sc_signal< sc_lv<8> > grp_fu_699_p0;
    sc_signal< sc_lv<8> > grp_fu_706_p0;
    sc_signal< sc_logic > ap_CS_fsm_state13;
    sc_signal< sc_lv<7> > ap_NS_fsm;
    sc_signal< bool > ap_block_pp0_stage1_subdone;
    sc_signal< bool > ap_block_pp0_stage2_subdone;
    sc_signal< bool > ap_block_pp0_stage3_subdone;
    sc_signal< bool > ap_block_pp0;
    sc_signal< bool > ap_predicate_op63_load_state2;
    sc_signal< bool > ap_enable_operation_63;
    sc_signal< bool > ap_enable_state2_pp0_iter0_stage0;
    sc_signal< bool > ap_predicate_op71_load_state3;
    sc_signal< bool > ap_enable_operation_71;
    sc_signal< bool > ap_enable_state3_pp0_iter0_stage1;
    sc_signal< bool > ap_predicate_op73_store_state3;
    sc_signal< bool > ap_enable_operation_73;
    sc_signal< bool > ap_predicate_op65_load_state2;
    sc_signal< bool > ap_enable_operation_65;
    sc_signal< bool > ap_predicate_op72_load_state3;
    sc_signal< bool > ap_enable_operation_72;
    sc_signal< bool > ap_predicate_op83_store_state3;
    sc_signal< bool > ap_enable_operation_83;
    sc_signal< sc_logic > ap_idle_pp0;
    sc_signal< sc_logic > ap_enable_pp0;
    sc_signal< sc_lv<16> > grp_fu_676_p00;
    sc_signal< sc_lv<16> > grp_fu_684_p00;
    sc_signal< sc_lv<16> > grp_fu_692_p00;
    sc_signal< sc_lv<16> > grp_fu_699_p00;
    sc_signal< sc_lv<16> > grp_fu_706_p00;
    sc_signal< sc_lv<16> > ret_V_0_i_fu_502_p00;
    sc_signal< sc_lv<16> > ret_V_1_2_i_fu_571_p00;
    sc_signal< sc_lv<16> > ret_V_1_i_fu_605_p00;
    sc_signal< sc_lv<16> > ret_V_2_2_i_fu_478_p00;
    static const sc_logic ap_const_logic_1;
    static const sc_logic ap_const_logic_0;
    static const sc_lv<7> ap_ST_fsm_state1;
    static const sc_lv<7> ap_ST_fsm_pp0_stage0;
    static const sc_lv<7> ap_ST_fsm_pp0_stage1;
    static const sc_lv<7> ap_ST_fsm_pp0_stage2;
    static const sc_lv<7> ap_ST_fsm_pp0_stage3;
    static const sc_lv<7> ap_ST_fsm_pp0_stage4;
    static const sc_lv<7> ap_ST_fsm_state13;
    static const bool ap_const_boolean_1;
    static const sc_lv<32> ap_const_lv32_0;
    static const sc_lv<32> ap_const_lv32_2;
    static const bool ap_const_boolean_0;
    static const sc_lv<1> ap_const_lv1_0;
    static const sc_lv<1> ap_const_lv1_1;
    static const sc_lv<32> ap_const_lv32_1;
    static const sc_lv<32> ap_const_lv32_4;
    static const sc_lv<32> ap_const_lv32_3;
    static const sc_lv<32> ap_const_lv32_5;
    static const sc_lv<20> ap_const_lv20_0;
    static const sc_lv<10> ap_const_lv10_0;
    static const sc_lv<11> ap_const_lv11_0;
    static const sc_lv<4> ap_const_lv4_0;
    static const sc_lv<4> ap_const_lv4_3;
    static const sc_lv<4> ap_const_lv4_1;
    static const sc_lv<4> ap_const_lv4_8;
    static const sc_lv<4> ap_const_lv4_2;
    static const sc_lv<4> ap_const_lv4_4;
    static const sc_lv<4> ap_const_lv4_5;
    static const sc_lv<4> ap_const_lv4_6;
    static const sc_lv<4> ap_const_lv4_7;
    static const sc_lv<20> ap_const_lv20_E17D1;
    static const sc_lv<20> ap_const_lv20_1;
    static const sc_lv<10> ap_const_lv10_1;
    static const sc_lv<11> ap_const_lv11_501;
    static const sc_lv<10> ap_const_lv10_2D0;
    static const sc_lv<32> ap_const_lv32_9;
    static const sc_lv<9> ap_const_lv9_0;
    static const sc_lv<11> ap_const_lv11_500;
    static const sc_lv<32> ap_const_lv32_A;
    static const sc_lv<11> ap_const_lv11_1;
    static const sc_lv<32> ap_const_lv32_8;
    static const sc_lv<32> ap_const_lv32_F;
    static const sc_lv<8> ap_const_lv8_0;
    static const sc_lv<32> ap_const_lv32_6;
    // Thread declarations
    void thread_ap_clk_no_reset_();
    void thread_acc_V_2_2_i_fu_639_p2();
    void thread_ap_CS_fsm_pp0_stage0();
    void thread_ap_CS_fsm_pp0_stage1();
    void thread_ap_CS_fsm_pp0_stage2();
    void thread_ap_CS_fsm_pp0_stage3();
    void thread_ap_CS_fsm_pp0_stage4();
    void thread_ap_CS_fsm_state1();
    void thread_ap_CS_fsm_state13();
    void thread_ap_block_pp0();
    void thread_ap_block_pp0_stage0();
    void thread_ap_block_pp0_stage0_01001();
    void thread_ap_block_pp0_stage0_11001();
    void thread_ap_block_pp0_stage0_subdone();
    void thread_ap_block_pp0_stage1();
    void thread_ap_block_pp0_stage1_11001();
    void thread_ap_block_pp0_stage1_subdone();
    void thread_ap_block_pp0_stage2();
    void thread_ap_block_pp0_stage2_11001();
    void thread_ap_block_pp0_stage2_subdone();
    void thread_ap_block_pp0_stage3();
    void thread_ap_block_pp0_stage3_11001();
    void thread_ap_block_pp0_stage3_subdone();
    void thread_ap_block_pp0_stage4();
    void thread_ap_block_pp0_stage4_11001();
    void thread_ap_block_pp0_stage4_subdone();
    void thread_ap_block_state1();
    void thread_ap_block_state10_pp0_stage3_iter1();
    void thread_ap_block_state11_pp0_stage4_iter1();
    void thread_ap_block_state12_pp0_stage0_iter2();
    void thread_ap_block_state2_pp0_stage0_iter0();
    void thread_ap_block_state3_pp0_stage1_iter0();
    void thread_ap_block_state4_pp0_stage2_iter0();
    void thread_ap_block_state5_pp0_stage3_iter0();
    void thread_ap_block_state6_pp0_stage4_iter0();
    void thread_ap_block_state7_pp0_stage0_iter1();
    void thread_ap_block_state8_pp0_stage1_iter1();
    void thread_ap_block_state9_pp0_stage2_iter1();
    void thread_ap_condition_pp0_exit_iter0_state2();
    void thread_ap_done();
    void thread_ap_enable_operation_63();
    void thread_ap_enable_operation_65();
    void thread_ap_enable_operation_71();
    void thread_ap_enable_operation_72();
    void thread_ap_enable_operation_73();
    void thread_ap_enable_operation_83();
    void thread_ap_enable_pp0();
    void thread_ap_enable_state2_pp0_iter0_stage0();
    void thread_ap_enable_state3_pp0_iter0_stage1();
    void thread_ap_idle();
    void thread_ap_idle_pp0();
    void thread_ap_phi_mux_col_assign_phi_fu_255_p4();
    void thread_ap_phi_mux_i_phi_fu_244_p4();
    void thread_ap_phi_mux_indvar_flatten_phi_fu_233_p4();
    void thread_ap_predicate_op63_load_state2();
    void thread_ap_predicate_op65_load_state2();
    void thread_ap_predicate_op71_load_state3();
    void thread_ap_predicate_op72_load_state3();
    void thread_ap_predicate_op73_store_state3();
    void thread_ap_predicate_op81_read_state3();
    void thread_ap_predicate_op83_store_state3();
    void thread_ap_ready();
    void thread_buffer_val_0_address0();
    void thread_buffer_val_0_ce0();
    void thread_buffer_val_0_we0();
    void thread_buffer_val_1_address0();
    void thread_buffer_val_1_ce0();
    void thread_buffer_val_1_we0();
    void thread_coeff_tab_V_address0();
    void thread_coeff_tab_V_address1();
    void thread_coeff_tab_V_ce0();
    void thread_coeff_tab_V_ce1();
    void thread_col_assign_mid2_fu_328_p3();
    void thread_exitcond_flatten_fu_289_p2();
    void thread_exitcond_fu_322_p2();
    void thread_grp_fu_676_p0();
    void thread_grp_fu_676_p00();
    void thread_grp_fu_676_p2();
    void thread_grp_fu_684_p0();
    void thread_grp_fu_684_p00();
    void thread_grp_fu_684_p2();
    void thread_grp_fu_692_p0();
    void thread_grp_fu_692_p00();
    void thread_grp_fu_699_p0();
    void thread_grp_fu_699_p00();
    void thread_grp_fu_706_p0();
    void thread_grp_fu_706_p00();
    void thread_i_1_fu_316_p2();
    void thread_i_mid2_fu_416_p3();
    void thread_icmp1_fu_366_p2();
    void thread_icmp2_fu_382_p2();
    void thread_icmp_fu_558_p2();
    void thread_img_in_data_stream_V_blk_n();
    void thread_img_in_data_stream_V_read();
    void thread_img_out_data_stream_V_blk_n();
    void thread_img_out_data_stream_V_din();
    void thread_img_out_data_stream_V_write();
    void thread_indvar_flatten_next_fu_295_p2();
    void thread_internal_ap_ready();
    void thread_j_fu_587_p2();
    void thread_okno_val_0_0_fu_487_p3();
    void thread_okno_val_1_0_1_fu_531_p1();
    void thread_okno_val_1_0_fu_542_p3();
    void thread_okno_val_2_0_1_fu_527_p1();
    void thread_okno_val_2_0_fu_535_p3();
    void thread_or_cond5_fu_652_p2();
    void thread_or_cond6_fu_442_p2();
    void thread_real_start();
    void thread_ret_V_0_i_fu_502_p0();
    void thread_ret_V_0_i_fu_502_p00();
    void thread_ret_V_0_i_fu_502_p1();
    void thread_ret_V_1_2_i_fu_571_p0();
    void thread_ret_V_1_2_i_fu_571_p00();
    void thread_ret_V_1_2_i_fu_571_p1();
    void thread_ret_V_1_2_i_fu_571_p2();
    void thread_ret_V_1_i_fu_605_p0();
    void thread_ret_V_1_i_fu_605_p00();
    void thread_ret_V_1_i_fu_605_p1();
    void thread_ret_V_2_2_i_fu_478_p0();
    void thread_ret_V_2_2_i_fu_478_p00();
    void thread_ret_V_2_2_i_fu_478_p1();
    void thread_ret_V_2_2_i_fu_478_p2();
    void thread_start_out();
    void thread_start_write();
    void thread_tmp1_fu_448_p1();
    void thread_tmp2_fu_452_p1();
    void thread_tmp3_fu_644_p2();
    void thread_tmp4_fu_648_p2();
    void thread_tmp5_fu_618_p2();
    void thread_tmp8_fu_635_p2();
    void thread_tmp_12_fu_549_p4();
    void thread_tmp_1_fu_356_p4();
    void thread_tmp_1_mid2_fu_388_p3();
    void thread_tmp_2_fu_372_p4();
    void thread_tmp_2_mid1_fu_396_p2();
    void thread_tmp_2_mid2_fu_408_p3();
    void thread_tmp_4_fu_424_p2();
    void thread_tmp_6_fu_430_p1();
    void thread_tmp_8_fu_436_p2();
    void thread_tmp_fu_342_p2();
    void thread_tmp_mid1_fu_336_p2();
    void thread_tmp_mid2_fu_348_p3();
    void thread_tmp_s_fu_402_p2();
    void thread_v0_assign_fu_658_p4();
    void thread_ap_NS_fsm();
};

}

using namespace ap_rtl;

#endif
