#-----------------------------------------------------------
# Vivado v2016.3 (64-bit)
# SW Build 1682563 on Mon Oct 10 19:07:26 MDT 2016
# IP Build 1681267 on Mon Oct 10 21:28:31 MDT 2016
# Start of session at: Wed Dec 21 14:38:36 2016
# Process ID: 14655
# Current directory: /home/stefan/Dropbox/ROB_ELEC/FPGA/PWM/PWM.runs/unity_synth
# Command line: vivado -log unity_wrapper.vds -product Vivado -mode batch -messageDb vivado.pb -notrace -source unity_wrapper.tcl
# Log file: /home/stefan/Dropbox/ROB_ELEC/FPGA/PWM/PWM.runs/unity_synth/unity_wrapper.vds
# Journal file: /home/stefan/Dropbox/ROB_ELEC/FPGA/PWM/PWM.runs/unity_synth/vivado.jou
#-----------------------------------------------------------
source unity_wrapper.tcl -notrace
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository '/home/stefan/ip_repo'.
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository '/home/stefan/HDD/Vivado/2016.3/data/ip'.
Command: synth_design -top unity_wrapper -part xc7z010clg225-1
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7z010'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7z010'
INFO: Launching helper process for spawning children vivado processes
INFO: Helper process launched with PID 14672 
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:10 ; elapsed = 00:00:11 . Memory (MB): peak = 1072.676 ; gain = 169.301 ; free physical = 2418 ; free virtual = 20153
---------------------------------------------------------------------------------
INFO: [Synth 8-638] synthesizing module 'unity_wrapper' [/home/stefan/Dropbox/ROB_ELEC/FPGA/PWM/PWM.srcs/sources_1/bd/unity/hdl/unity_wrapper.vhd:39]
INFO: [Synth 8-3491] module 'unity' declared at '/home/stefan/Dropbox/ROB_ELEC/FPGA/PWM/PWM.srcs/sources_1/bd/unity/hdl/unity.vhd:1066' bound to instance 'unity_i' of component 'unity' [/home/stefan/Dropbox/ROB_ELEC/FPGA/PWM/PWM.srcs/sources_1/bd/unity/hdl/unity_wrapper.vhd:65]
INFO: [Synth 8-638] synthesizing module 'unity' [/home/stefan/Dropbox/ROB_ELEC/FPGA/PWM/PWM.srcs/sources_1/bd/unity/hdl/unity.vhd:1095]
INFO: [Synth 8-638] synthesizing module 'ACCELEROMETER_SAMPLER_imp_1VBEWXY' [/home/stefan/Dropbox/ROB_ELEC/FPGA/PWM/PWM.srcs/sources_1/bd/unity/hdl/unity.vhd:28]
INFO: [Synth 8-3491] module 'unity_AD7887_0_0' declared at '/home/stefan/Dropbox/ROB_ELEC/FPGA/PWM/PWM.runs/unity_synth/.Xil/Vivado-14655-Leviathan/realtime/unity_AD7887_0_0_stub.vhdl:5' bound to instance 'AD7887_0' of component 'unity_AD7887_0_0' [/home/stefan/Dropbox/ROB_ELEC/FPGA/PWM/PWM.srcs/sources_1/bd/unity/hdl/unity.vhd:131]
INFO: [Synth 8-638] synthesizing module 'unity_AD7887_0_0' [/home/stefan/Dropbox/ROB_ELEC/FPGA/PWM/PWM.runs/unity_synth/.Xil/Vivado-14655-Leviathan/realtime/unity_AD7887_0_0_stub.vhdl:18]
INFO: [Synth 8-3491] module 'unity_AXIS_INVERTER_0_0' declared at '/home/stefan/Dropbox/ROB_ELEC/FPGA/PWM/PWM.runs/unity_synth/.Xil/Vivado-14655-Leviathan/realtime/unity_AXIS_INVERTER_0_0_stub.vhdl:5' bound to instance 'AXIS_INVERTER_0' of component 'unity_AXIS_INVERTER_0_0' [/home/stefan/Dropbox/ROB_ELEC/FPGA/PWM/PWM.srcs/sources_1/bd/unity/hdl/unity.vhd:141]
INFO: [Synth 8-638] synthesizing module 'unity_AXIS_INVERTER_0_0' [/home/stefan/Dropbox/ROB_ELEC/FPGA/PWM/PWM.runs/unity_synth/.Xil/Vivado-14655-Leviathan/realtime/unity_AXIS_INVERTER_0_0_stub.vhdl:13]
INFO: [Synth 8-3491] module 'unity_RUNNING_AVG_0_0' declared at '/home/stefan/Dropbox/ROB_ELEC/FPGA/PWM/PWM.runs/unity_synth/.Xil/Vivado-14655-Leviathan/realtime/unity_RUNNING_AVG_0_0_stub.vhdl:5' bound to instance 'RUNNING_AVG_0' of component 'unity_RUNNING_AVG_0_0' [/home/stefan/Dropbox/ROB_ELEC/FPGA/PWM/PWM.srcs/sources_1/bd/unity/hdl/unity.vhd:146]
INFO: [Synth 8-638] synthesizing module 'unity_RUNNING_AVG_0_0' [/home/stefan/Dropbox/ROB_ELEC/FPGA/PWM/PWM.runs/unity_synth/.Xil/Vivado-14655-Leviathan/realtime/unity_RUNNING_AVG_0_0_stub.vhdl:15]
INFO: [Synth 8-3491] module 'unity_SPI_Master_0_0' declared at '/home/stefan/Dropbox/ROB_ELEC/FPGA/PWM/PWM.runs/unity_synth/.Xil/Vivado-14655-Leviathan/realtime/unity_SPI_Master_0_0_stub.vhdl:5' bound to instance 'SPI_Master_0' of component 'unity_SPI_Master_0_0' [/home/stefan/Dropbox/ROB_ELEC/FPGA/PWM/PWM.srcs/sources_1/bd/unity/hdl/unity.vhd:153]
INFO: [Synth 8-638] synthesizing module 'unity_SPI_Master_0_0' [/home/stefan/Dropbox/ROB_ELEC/FPGA/PWM/PWM.runs/unity_synth/.Xil/Vivado-14655-Leviathan/realtime/unity_SPI_Master_0_0_stub.vhdl:21]
INFO: [Synth 8-3491] module 'unity_Toggler_1_0' declared at '/home/stefan/Dropbox/ROB_ELEC/FPGA/PWM/PWM.runs/unity_synth/.Xil/Vivado-14655-Leviathan/realtime/unity_Toggler_1_0_stub.vhdl:5' bound to instance 'Toggler_1' of component 'unity_Toggler_1_0' [/home/stefan/Dropbox/ROB_ELEC/FPGA/PWM/PWM.srcs/sources_1/bd/unity/hdl/unity.vhd:166]
INFO: [Synth 8-638] synthesizing module 'unity_Toggler_1_0' [/home/stefan/Dropbox/ROB_ELEC/FPGA/PWM/PWM.runs/unity_synth/.Xil/Vivado-14655-Leviathan/realtime/unity_Toggler_1_0_stub.vhdl:15]
INFO: [Synth 8-3491] module 'unity_xlconcat_1_0' declared at '/home/stefan/Dropbox/ROB_ELEC/FPGA/PWM/PWM.runs/unity_synth/.Xil/Vivado-14655-Leviathan/realtime/unity_xlconcat_1_0_stub.vhdl:5' bound to instance 'xlconcat_1' of component 'unity_xlconcat_1_0' [/home/stefan/Dropbox/ROB_ELEC/FPGA/PWM/PWM.srcs/sources_1/bd/unity/hdl/unity.vhd:173]
INFO: [Synth 8-638] synthesizing module 'unity_xlconcat_1_0' [/home/stefan/Dropbox/ROB_ELEC/FPGA/PWM/PWM.runs/unity_synth/.Xil/Vivado-14655-Leviathan/realtime/unity_xlconcat_1_0_stub.vhdl:14]
INFO: [Synth 8-3491] module 'unity_xlconcat_1_1' declared at '/home/stefan/Dropbox/ROB_ELEC/FPGA/PWM/PWM.runs/unity_synth/.Xil/Vivado-14655-Leviathan/realtime/unity_xlconcat_1_1_stub.vhdl:5' bound to instance 'xlconcat_2' of component 'unity_xlconcat_1_1' [/home/stefan/Dropbox/ROB_ELEC/FPGA/PWM/PWM.srcs/sources_1/bd/unity/hdl/unity.vhd:179]
INFO: [Synth 8-638] synthesizing module 'unity_xlconcat_1_1' [/home/stefan/Dropbox/ROB_ELEC/FPGA/PWM/PWM.runs/unity_synth/.Xil/Vivado-14655-Leviathan/realtime/unity_xlconcat_1_1_stub.vhdl:14]
INFO: [Synth 8-3491] module 'unity_xlconcat_1_2' declared at '/home/stefan/Dropbox/ROB_ELEC/FPGA/PWM/PWM.runs/unity_synth/.Xil/Vivado-14655-Leviathan/realtime/unity_xlconcat_1_2_stub.vhdl:5' bound to instance 'xlconcat_3' of component 'unity_xlconcat_1_2' [/home/stefan/Dropbox/ROB_ELEC/FPGA/PWM/PWM.srcs/sources_1/bd/unity/hdl/unity.vhd:185]
INFO: [Synth 8-638] synthesizing module 'unity_xlconcat_1_2' [/home/stefan/Dropbox/ROB_ELEC/FPGA/PWM/PWM.runs/unity_synth/.Xil/Vivado-14655-Leviathan/realtime/unity_xlconcat_1_2_stub.vhdl:14]
INFO: [Synth 8-3491] module 'unity_xlconstant_1_0' declared at '/home/stefan/Dropbox/ROB_ELEC/FPGA/PWM/PWM.runs/unity_synth/.Xil/Vivado-14655-Leviathan/realtime/unity_xlconstant_1_0_stub.vhdl:5' bound to instance 'xlconstant_1' of component 'unity_xlconstant_1_0' [/home/stefan/Dropbox/ROB_ELEC/FPGA/PWM/PWM.srcs/sources_1/bd/unity/hdl/unity.vhd:191]
INFO: [Synth 8-638] synthesizing module 'unity_xlconstant_1_0' [/home/stefan/Dropbox/ROB_ELEC/FPGA/PWM/PWM.runs/unity_synth/.Xil/Vivado-14655-Leviathan/realtime/unity_xlconstant_1_0_stub.vhdl:12]
INFO: [Synth 8-256] done synthesizing module 'ACCELEROMETER_SAMPLER_imp_1VBEWXY' (1#1) [/home/stefan/Dropbox/ROB_ELEC/FPGA/PWM/PWM.srcs/sources_1/bd/unity/hdl/unity.vhd:28]
INFO: [Synth 8-638] synthesizing module 'BLDC_MOTOR_CONTROL_imp_8MH9GC' [/home/stefan/Dropbox/ROB_ELEC/FPGA/PWM/PWM.srcs/sources_1/bd/unity/hdl/unity.vhd:938]
INFO: [Synth 8-3491] module 'unity_BLDC_SPEED_OBSERVER_0_1' declared at '/home/stefan/Dropbox/ROB_ELEC/FPGA/PWM/PWM.runs/unity_synth/.Xil/Vivado-14655-Leviathan/realtime/unity_BLDC_SPEED_OBSERVER_0_1_stub.vhdl:5' bound to instance 'BLDC_SPEED_OBSERVER_0' of component 'unity_BLDC_SPEED_OBSERVER_0_1' [/home/stefan/Dropbox/ROB_ELEC/FPGA/PWM/PWM.srcs/sources_1/bd/unity/hdl/unity.vhd:1004]
INFO: [Synth 8-638] synthesizing module 'unity_BLDC_SPEED_OBSERVER_0_1' [/home/stefan/Dropbox/ROB_ELEC/FPGA/PWM/PWM.runs/unity_synth/.Xil/Vivado-14655-Leviathan/realtime/unity_BLDC_SPEED_OBSERVER_0_1_stub.vhdl:16]
INFO: [Synth 8-3491] module 'unity_DIR_SENSE_0_0' declared at '/home/stefan/Dropbox/ROB_ELEC/FPGA/PWM/PWM.runs/unity_synth/.Xil/Vivado-14655-Leviathan/realtime/unity_DIR_SENSE_0_0_stub.vhdl:5' bound to instance 'DIR_SENSE_0' of component 'unity_DIR_SENSE_0_0' [/home/stefan/Dropbox/ROB_ELEC/FPGA/PWM/PWM.srcs/sources_1/bd/unity/hdl/unity.vhd:1012]
INFO: [Synth 8-638] synthesizing module 'unity_DIR_SENSE_0_0' [/home/stefan/Dropbox/ROB_ELEC/FPGA/PWM/PWM.runs/unity_synth/.Xil/Vivado-14655-Leviathan/realtime/unity_DIR_SENSE_0_0_stub.vhdl:14]
INFO: [Synth 8-638] synthesizing module 'PWM_SMOOTHER_imp_1IQFBXQ' [/home/stefan/Dropbox/ROB_ELEC/FPGA/PWM/PWM.srcs/sources_1/bd/unity/hdl/unity.vhd:474]
INFO: [Synth 8-3491] module 'unity_PWM_smoother_0_0' declared at '/home/stefan/Dropbox/ROB_ELEC/FPGA/PWM/PWM.runs/unity_synth/.Xil/Vivado-14655-Leviathan/realtime/unity_PWM_smoother_0_0_stub.vhdl:5' bound to instance 'PWM_smoother_0' of component 'unity_PWM_smoother_0_0' [/home/stefan/Dropbox/ROB_ELEC/FPGA/PWM/PWM.srcs/sources_1/bd/unity/hdl/unity.vhd:517]
INFO: [Synth 8-638] synthesizing module 'unity_PWM_smoother_0_0' [/home/stefan/Dropbox/ROB_ELEC/FPGA/PWM/PWM.runs/unity_synth/.Xil/Vivado-14655-Leviathan/realtime/unity_PWM_smoother_0_0_stub.vhdl:15]
INFO: [Synth 8-3491] module 'unity_SIGNED_TO_UNSIGNED_CONV_0_0' declared at '/home/stefan/Dropbox/ROB_ELEC/FPGA/PWM/PWM.runs/unity_synth/.Xil/Vivado-14655-Leviathan/realtime/unity_SIGNED_TO_UNSIGNED_CONV_0_0_stub.vhdl:5' bound to instance 'SIGNED_TO_UNSIGNED_CONV_0' of component 'unity_SIGNED_TO_UNSIGNED_CONV_0_0' [/home/stefan/Dropbox/ROB_ELEC/FPGA/PWM/PWM.srcs/sources_1/bd/unity/hdl/unity.vhd:524]
INFO: [Synth 8-638] synthesizing module 'unity_SIGNED_TO_UNSIGNED_CONV_0_0' [/home/stefan/Dropbox/ROB_ELEC/FPGA/PWM/PWM.runs/unity_synth/.Xil/Vivado-14655-Leviathan/realtime/unity_SIGNED_TO_UNSIGNED_CONV_0_0_stub.vhdl:15]
INFO: [Synth 8-3491] module 'unity_UNSIGNED_TO_SIGNED_CONV_0_0' declared at '/home/stefan/Dropbox/ROB_ELEC/FPGA/PWM/PWM.runs/unity_synth/.Xil/Vivado-14655-Leviathan/realtime/unity_UNSIGNED_TO_SIGNED_CONV_0_0_stub.vhdl:5' bound to instance 'UNSIGNED_TO_SIGNED_CONV_0' of component 'unity_UNSIGNED_TO_SIGNED_CONV_0_0' [/home/stefan/Dropbox/ROB_ELEC/FPGA/PWM/PWM.srcs/sources_1/bd/unity/hdl/unity.vhd:531]
INFO: [Synth 8-638] synthesizing module 'unity_UNSIGNED_TO_SIGNED_CONV_0_0' [/home/stefan/Dropbox/ROB_ELEC/FPGA/PWM/PWM.runs/unity_synth/.Xil/Vivado-14655-Leviathan/realtime/unity_UNSIGNED_TO_SIGNED_CONV_0_0_stub.vhdl:15]
INFO: [Synth 8-3491] module 'unity_xlconstant_0_0' declared at '/home/stefan/Dropbox/ROB_ELEC/FPGA/PWM/PWM.runs/unity_synth/.Xil/Vivado-14655-Leviathan/realtime/unity_xlconstant_0_0_stub.vhdl:5' bound to instance 'xlconstant_0' of component 'unity_xlconstant_0_0' [/home/stefan/Dropbox/ROB_ELEC/FPGA/PWM/PWM.srcs/sources_1/bd/unity/hdl/unity.vhd:538]
INFO: [Synth 8-638] synthesizing module 'unity_xlconstant_0_0' [/home/stefan/Dropbox/ROB_ELEC/FPGA/PWM/PWM.runs/unity_synth/.Xil/Vivado-14655-Leviathan/realtime/unity_xlconstant_0_0_stub.vhdl:12]
INFO: [Synth 8-256] done synthesizing module 'PWM_SMOOTHER_imp_1IQFBXQ' (2#1) [/home/stefan/Dropbox/ROB_ELEC/FPGA/PWM/PWM.srcs/sources_1/bd/unity/hdl/unity.vhd:474]
INFO: [Synth 8-3491] module 'unity_PWM_generator_0_0' declared at '/home/stefan/Dropbox/ROB_ELEC/FPGA/PWM/PWM.runs/unity_synth/.Xil/Vivado-14655-Leviathan/realtime/unity_PWM_generator_0_0_stub.vhdl:5' bound to instance 'PWM_generator_0' of component 'unity_PWM_generator_0_0' [/home/stefan/Dropbox/ROB_ELEC/FPGA/PWM/PWM.srcs/sources_1/bd/unity/hdl/unity.vhd:1025]
INFO: [Synth 8-638] synthesizing module 'unity_PWM_generator_0_0' [/home/stefan/Dropbox/ROB_ELEC/FPGA/PWM/PWM.runs/unity_synth/.Xil/Vivado-14655-Leviathan/realtime/unity_PWM_generator_0_0_stub.vhdl:15]
INFO: [Synth 8-638] synthesizing module 'STARTUP_imp_3CE0CA' [/home/stefan/Dropbox/ROB_ELEC/FPGA/PWM/PWM.srcs/sources_1/bd/unity/hdl/unity.vhd:806]
INFO: [Synth 8-3491] module 'unity_BLDC_STARTUP_0_0' declared at '/home/stefan/Dropbox/ROB_ELEC/FPGA/PWM/PWM.runs/unity_synth/.Xil/Vivado-14655-Leviathan/realtime/unity_BLDC_STARTUP_0_0_stub.vhdl:5' bound to instance 'BLDC_STARTUP_0' of component 'unity_BLDC_STARTUP_0_0' [/home/stefan/Dropbox/ROB_ELEC/FPGA/PWM/PWM.srcs/sources_1/bd/unity/hdl/unity.vhd:871]
INFO: [Synth 8-638] synthesizing module 'unity_BLDC_STARTUP_0_0' [/home/stefan/Dropbox/ROB_ELEC/FPGA/PWM/PWM.runs/unity_synth/.Xil/Vivado-14655-Leviathan/realtime/unity_BLDC_STARTUP_0_0_stub.vhdl:15]
INFO: [Synth 8-3491] module 'unity_OL_BLDC_Stepper_0_0' declared at '/home/stefan/Dropbox/ROB_ELEC/FPGA/PWM/PWM.runs/unity_synth/.Xil/Vivado-14655-Leviathan/realtime/unity_OL_BLDC_Stepper_0_0_stub.vhdl:5' bound to instance 'OL_BLDC_Stepper_0' of component 'unity_OL_BLDC_Stepper_0_0' [/home/stefan/Dropbox/ROB_ELEC/FPGA/PWM/PWM.srcs/sources_1/bd/unity/hdl/unity.vhd:878]
INFO: [Synth 8-638] synthesizing module 'unity_OL_BLDC_Stepper_0_0' [/home/stefan/Dropbox/ROB_ELEC/FPGA/PWM/PWM.runs/unity_synth/.Xil/Vivado-14655-Leviathan/realtime/unity_OL_BLDC_Stepper_0_0_stub.vhdl:17]
INFO: [Synth 8-638] synthesizing module 'STARTUP_PWM_MOD_imp_8VAPRA' [/home/stefan/Dropbox/ROB_ELEC/FPGA/PWM/PWM.srcs/sources_1/bd/unity/hdl/unity.vhd:615]
INFO: [Synth 8-3491] module 'unity_PWM_generator_0_1' declared at '/home/stefan/Dropbox/ROB_ELEC/FPGA/PWM/PWM.runs/unity_synth/.Xil/Vivado-14655-Leviathan/realtime/unity_PWM_generator_0_1_stub.vhdl:5' bound to instance 'STARTUP_PWM' of component 'unity_PWM_generator_0_1' [/home/stefan/Dropbox/ROB_ELEC/FPGA/PWM/PWM.srcs/sources_1/bd/unity/hdl/unity.vhd:637]
INFO: [Synth 8-638] synthesizing module 'unity_PWM_generator_0_1' [/home/stefan/Dropbox/ROB_ELEC/FPGA/PWM/PWM.runs/unity_synth/.Xil/Vivado-14655-Leviathan/realtime/unity_PWM_generator_0_1_stub.vhdl:15]
INFO: [Synth 8-3491] module 'unity_xlconstant_1_2' declared at '/home/stefan/Dropbox/ROB_ELEC/FPGA/PWM/PWM.runs/unity_synth/.Xil/Vivado-14655-Leviathan/realtime/unity_xlconstant_1_2_stub.vhdl:5' bound to instance 'xlconstant_3' of component 'unity_xlconstant_1_2' [/home/stefan/Dropbox/ROB_ELEC/FPGA/PWM/PWM.srcs/sources_1/bd/unity/hdl/unity.vhd:644]
INFO: [Synth 8-638] synthesizing module 'unity_xlconstant_1_2' [/home/stefan/Dropbox/ROB_ELEC/FPGA/PWM/PWM.runs/unity_synth/.Xil/Vivado-14655-Leviathan/realtime/unity_xlconstant_1_2_stub.vhdl:12]
INFO: [Synth 8-256] done synthesizing module 'STARTUP_PWM_MOD_imp_8VAPRA' (3#1) [/home/stefan/Dropbox/ROB_ELEC/FPGA/PWM/PWM.srcs/sources_1/bd/unity/hdl/unity.vhd:615]
INFO: [Synth 8-3491] module 'unity_vector_mux_0_1' declared at '/home/stefan/Dropbox/ROB_ELEC/FPGA/PWM/PWM.runs/unity_synth/.Xil/Vivado-14655-Leviathan/realtime/unity_vector_mux_0_1_stub.vhdl:5' bound to instance 'vector_mux_1' of component 'unity_vector_mux_0_1' [/home/stefan/Dropbox/ROB_ELEC/FPGA/PWM/PWM.srcs/sources_1/bd/unity/hdl/unity.vhd:893]
INFO: [Synth 8-638] synthesizing module 'unity_vector_mux_0_1' [/home/stefan/Dropbox/ROB_ELEC/FPGA/PWM/PWM.runs/unity_synth/.Xil/Vivado-14655-Leviathan/realtime/unity_vector_mux_0_1_stub.vhdl:15]
INFO: [Synth 8-3491] module 'unity_vector_mux_1_0' declared at '/home/stefan/Dropbox/ROB_ELEC/FPGA/PWM/PWM.runs/unity_synth/.Xil/Vivado-14655-Leviathan/realtime/unity_vector_mux_1_0_stub.vhdl:5' bound to instance 'vector_mux_2' of component 'unity_vector_mux_1_0' [/home/stefan/Dropbox/ROB_ELEC/FPGA/PWM/PWM.srcs/sources_1/bd/unity/hdl/unity.vhd:900]
INFO: [Synth 8-638] synthesizing module 'unity_vector_mux_1_0' [/home/stefan/Dropbox/ROB_ELEC/FPGA/PWM/PWM.runs/unity_synth/.Xil/Vivado-14655-Leviathan/realtime/unity_vector_mux_1_0_stub.vhdl:15]
INFO: [Synth 8-3491] module 'unity_xlconcat_0_1' declared at '/home/stefan/Dropbox/ROB_ELEC/FPGA/PWM/PWM.runs/unity_synth/.Xil/Vivado-14655-Leviathan/realtime/unity_xlconcat_0_1_stub.vhdl:5' bound to instance 'xlconcat_1' of component 'unity_xlconcat_0_1' [/home/stefan/Dropbox/ROB_ELEC/FPGA/PWM/PWM.srcs/sources_1/bd/unity/hdl/unity.vhd:907]
INFO: [Synth 8-638] synthesizing module 'unity_xlconcat_0_1' [/home/stefan/Dropbox/ROB_ELEC/FPGA/PWM/PWM.runs/unity_synth/.Xil/Vivado-14655-Leviathan/realtime/unity_xlconcat_0_1_stub.vhdl:15]
INFO: [Synth 8-256] done synthesizing module 'STARTUP_imp_3CE0CA' (4#1) [/home/stefan/Dropbox/ROB_ELEC/FPGA/PWM/PWM.srcs/sources_1/bd/unity/hdl/unity.vhd:806]
INFO: [Synth 8-638] synthesizing module 'STATE_CONTROLLER_imp_ZYZLDG' [/home/stefan/Dropbox/ROB_ELEC/FPGA/PWM/PWM.srcs/sources_1/bd/unity/hdl/unity.vhd:669]
INFO: [Synth 8-3491] module 'unity_BLDC_DIR_CTRL_0_0' declared at '/home/stefan/Dropbox/ROB_ELEC/FPGA/PWM/PWM.runs/unity_synth/.Xil/Vivado-14655-Leviathan/realtime/unity_BLDC_DIR_CTRL_0_0_stub.vhdl:5' bound to instance 'BLDC_DIR_CTRL_0' of component 'unity_BLDC_DIR_CTRL_0_0' [/home/stefan/Dropbox/ROB_ELEC/FPGA/PWM/PWM.srcs/sources_1/bd/unity/hdl/unity.vhd:747]
INFO: [Synth 8-638] synthesizing module 'unity_BLDC_DIR_CTRL_0_0' [/home/stefan/Dropbox/ROB_ELEC/FPGA/PWM/PWM.runs/unity_synth/.Xil/Vivado-14655-Leviathan/realtime/unity_BLDC_DIR_CTRL_0_0_stub.vhdl:20]
INFO: [Synth 8-3491] module 'unity_BLDC_STATE_CONTROLLER_0_0' declared at '/home/stefan/Dropbox/ROB_ELEC/FPGA/PWM/PWM.runs/unity_synth/.Xil/Vivado-14655-Leviathan/realtime/unity_BLDC_STATE_CONTROLLER_0_0_stub.vhdl:5' bound to instance 'BLDC_STATE_CONTROLLER_0' of component 'unity_BLDC_STATE_CONTROLLER_0_0' [/home/stefan/Dropbox/ROB_ELEC/FPGA/PWM/PWM.srcs/sources_1/bd/unity/hdl/unity.vhd:759]
INFO: [Synth 8-638] synthesizing module 'unity_BLDC_STATE_CONTROLLER_0_0' [/home/stefan/Dropbox/ROB_ELEC/FPGA/PWM/PWM.runs/unity_synth/.Xil/Vivado-14655-Leviathan/realtime/unity_BLDC_STATE_CONTROLLER_0_0_stub.vhdl:23]
INFO: [Synth 8-3491] module 'unity_xlslice_0_0' declared at '/home/stefan/Dropbox/ROB_ELEC/FPGA/PWM/PWM.runs/unity_synth/.Xil/Vivado-14655-Leviathan/realtime/unity_xlslice_0_0_stub.vhdl:5' bound to instance 'xlslice_0' of component 'unity_xlslice_0_0' [/home/stefan/Dropbox/ROB_ELEC/FPGA/PWM/PWM.srcs/sources_1/bd/unity/hdl/unity.vhd:774]
INFO: [Synth 8-638] synthesizing module 'unity_xlslice_0_0' [/home/stefan/Dropbox/ROB_ELEC/FPGA/PWM/PWM.runs/unity_synth/.Xil/Vivado-14655-Leviathan/realtime/unity_xlslice_0_0_stub.vhdl:13]
INFO: [Synth 8-3491] module 'unity_xlslice_0_1' declared at '/home/stefan/Dropbox/ROB_ELEC/FPGA/PWM/PWM.runs/unity_synth/.Xil/Vivado-14655-Leviathan/realtime/unity_xlslice_0_1_stub.vhdl:5' bound to instance 'xlslice_1' of component 'unity_xlslice_0_1' [/home/stefan/Dropbox/ROB_ELEC/FPGA/PWM/PWM.srcs/sources_1/bd/unity/hdl/unity.vhd:779]
INFO: [Synth 8-638] synthesizing module 'unity_xlslice_0_1' [/home/stefan/Dropbox/ROB_ELEC/FPGA/PWM/PWM.runs/unity_synth/.Xil/Vivado-14655-Leviathan/realtime/unity_xlslice_0_1_stub.vhdl:13]
INFO: [Synth 8-3491] module 'unity_xlslice_1_0' declared at '/home/stefan/Dropbox/ROB_ELEC/FPGA/PWM/PWM.runs/unity_synth/.Xil/Vivado-14655-Leviathan/realtime/unity_xlslice_1_0_stub.vhdl:5' bound to instance 'xlslice_2' of component 'unity_xlslice_1_0' [/home/stefan/Dropbox/ROB_ELEC/FPGA/PWM/PWM.srcs/sources_1/bd/unity/hdl/unity.vhd:784]
INFO: [Synth 8-638] synthesizing module 'unity_xlslice_1_0' [/home/stefan/Dropbox/ROB_ELEC/FPGA/PWM/PWM.runs/unity_synth/.Xil/Vivado-14655-Leviathan/realtime/unity_xlslice_1_0_stub.vhdl:13]
INFO: [Synth 8-256] done synthesizing module 'STATE_CONTROLLER_imp_ZYZLDG' (5#1) [/home/stefan/Dropbox/ROB_ELEC/FPGA/PWM/PWM.srcs/sources_1/bd/unity/hdl/unity.vhd:669]
INFO: [Synth 8-3491] module 'unity_VECTOR_INV_0_0' declared at '/home/stefan/Dropbox/ROB_ELEC/FPGA/PWM/PWM.runs/unity_synth/.Xil/Vivado-14655-Leviathan/realtime/unity_VECTOR_INV_0_0_stub.vhdl:5' bound to instance 'VECTOR_INV_0' of component 'unity_VECTOR_INV_0_0' [/home/stefan/Dropbox/ROB_ELEC/FPGA/PWM/PWM.srcs/sources_1/bd/unity/hdl/unity.vhd:1056]
INFO: [Synth 8-638] synthesizing module 'unity_VECTOR_INV_0_0' [/home/stefan/Dropbox/ROB_ELEC/FPGA/PWM/PWM.runs/unity_synth/.Xil/Vivado-14655-Leviathan/realtime/unity_VECTOR_INV_0_0_stub.vhdl:13]
INFO: [Synth 8-256] done synthesizing module 'BLDC_MOTOR_CONTROL_imp_8MH9GC' (6#1) [/home/stefan/Dropbox/ROB_ELEC/FPGA/PWM/PWM.srcs/sources_1/bd/unity/hdl/unity.vhd:938]
INFO: [Synth 8-638] synthesizing module 'CONTROL_METHOD_SELECTOR_imp_DVXXS6' [/home/stefan/Dropbox/ROB_ELEC/FPGA/PWM/PWM.srcs/sources_1/bd/unity/hdl/unity.vhd:209]
INFO: [Synth 8-3491] module 'unity_vector_mux_0_0' declared at '/home/stefan/Dropbox/ROB_ELEC/FPGA/PWM/PWM.runs/unity_synth/.Xil/Vivado-14655-Leviathan/realtime/unity_vector_mux_0_0_stub.vhdl:5' bound to instance 'vector_mux_0' of component 'unity_vector_mux_0_0' [/home/stefan/Dropbox/ROB_ELEC/FPGA/PWM/PWM.srcs/sources_1/bd/unity/hdl/unity.vhd:248]
INFO: [Synth 8-638] synthesizing module 'unity_vector_mux_0_0' [/home/stefan/Dropbox/ROB_ELEC/FPGA/PWM/PWM.runs/unity_synth/.Xil/Vivado-14655-Leviathan/realtime/unity_vector_mux_0_0_stub.vhdl:15]
INFO: [Synth 8-3491] module 'unity_xlslice_0_2' declared at '/home/stefan/Dropbox/ROB_ELEC/FPGA/PWM/PWM.runs/unity_synth/.Xil/Vivado-14655-Leviathan/realtime/unity_xlslice_0_2_stub.vhdl:5' bound to instance 'xlslice_0' of component 'unity_xlslice_0_2' [/home/stefan/Dropbox/ROB_ELEC/FPGA/PWM/PWM.srcs/sources_1/bd/unity/hdl/unity.vhd:255]
INFO: [Synth 8-638] synthesizing module 'unity_xlslice_0_2' [/home/stefan/Dropbox/ROB_ELEC/FPGA/PWM/PWM.runs/unity_synth/.Xil/Vivado-14655-Leviathan/realtime/unity_xlslice_0_2_stub.vhdl:13]
INFO: [Synth 8-3491] module 'unity_xlslice_1_2' declared at '/home/stefan/Dropbox/ROB_ELEC/FPGA/PWM/PWM.runs/unity_synth/.Xil/Vivado-14655-Leviathan/realtime/unity_xlslice_1_2_stub.vhdl:5' bound to instance 'xlslice_2' of component 'unity_xlslice_1_2' [/home/stefan/Dropbox/ROB_ELEC/FPGA/PWM/PWM.srcs/sources_1/bd/unity/hdl/unity.vhd:260]
INFO: [Synth 8-638] synthesizing module 'unity_xlslice_1_2' [/home/stefan/Dropbox/ROB_ELEC/FPGA/PWM/PWM.runs/unity_synth/.Xil/Vivado-14655-Leviathan/realtime/unity_xlslice_1_2_stub.vhdl:13]
INFO: [Synth 8-3491] module 'unity_xlslice_8_0' declared at '/home/stefan/Dropbox/ROB_ELEC/FPGA/PWM/PWM.runs/unity_synth/.Xil/Vivado-14655-Leviathan/realtime/unity_xlslice_8_0_stub.vhdl:5' bound to instance 'xlslice_9' of component 'unity_xlslice_8_0' [/home/stefan/Dropbox/ROB_ELEC/FPGA/PWM/PWM.srcs/sources_1/bd/unity/hdl/unity.vhd:265]
INFO: [Synth 8-638] synthesizing module 'unity_xlslice_8_0' [/home/stefan/Dropbox/ROB_ELEC/FPGA/PWM/PWM.runs/unity_synth/.Xil/Vivado-14655-Leviathan/realtime/unity_xlslice_8_0_stub.vhdl:13]
INFO: [Synth 8-256] done synthesizing module 'CONTROL_METHOD_SELECTOR_imp_DVXXS6' (7#1) [/home/stefan/Dropbox/ROB_ELEC/FPGA/PWM/PWM.srcs/sources_1/bd/unity/hdl/unity.vhd:209]
INFO: [Synth 8-638] synthesizing module 'DIRECTION_TOGGLER_imp_K8OM8L' [/home/stefan/Dropbox/ROB_ELEC/FPGA/PWM/PWM.srcs/sources_1/bd/unity/hdl/unity.vhd:284]
INFO: [Synth 8-3491] module 'unity_Debouncer_5_0' declared at '/home/stefan/Dropbox/ROB_ELEC/FPGA/PWM/PWM.runs/unity_synth/.Xil/Vivado-14655-Leviathan/realtime/unity_Debouncer_5_0_stub.vhdl:5' bound to instance 'Debouncer_5' of component 'unity_Debouncer_5_0' [/home/stefan/Dropbox/ROB_ELEC/FPGA/PWM/PWM.srcs/sources_1/bd/unity/hdl/unity.vhd:317]
INFO: [Synth 8-638] synthesizing module 'unity_Debouncer_5_0' [/home/stefan/Dropbox/ROB_ELEC/FPGA/PWM/PWM.runs/unity_synth/.Xil/Vivado-14655-Leviathan/realtime/unity_Debouncer_5_0_stub.vhdl:14]
INFO: [Synth 8-3491] module 'unity_Toggler_0_0' declared at '/home/stefan/Dropbox/ROB_ELEC/FPGA/PWM/PWM.runs/unity_synth/.Xil/Vivado-14655-Leviathan/realtime/unity_Toggler_0_0_stub.vhdl:5' bound to instance 'Toggler_0' of component 'unity_Toggler_0_0' [/home/stefan/Dropbox/ROB_ELEC/FPGA/PWM/PWM.srcs/sources_1/bd/unity/hdl/unity.vhd:323]
INFO: [Synth 8-638] synthesizing module 'unity_Toggler_0_0' [/home/stefan/Dropbox/ROB_ELEC/FPGA/PWM/PWM.runs/unity_synth/.Xil/Vivado-14655-Leviathan/realtime/unity_Toggler_0_0_stub.vhdl:15]
INFO: [Synth 8-3491] module 'unity_inverter_1_0' declared at '/home/stefan/Dropbox/ROB_ELEC/FPGA/PWM/PWM.runs/unity_synth/.Xil/Vivado-14655-Leviathan/realtime/unity_inverter_1_0_stub.vhdl:5' bound to instance 'inverter_1' of component 'unity_inverter_1_0' [/home/stefan/Dropbox/ROB_ELEC/FPGA/PWM/PWM.srcs/sources_1/bd/unity/hdl/unity.vhd:330]
INFO: [Synth 8-638] synthesizing module 'unity_inverter_1_0' [/home/stefan/Dropbox/ROB_ELEC/FPGA/PWM/PWM.runs/unity_synth/.Xil/Vivado-14655-Leviathan/realtime/unity_inverter_1_0_stub.vhdl:13]
INFO: [Synth 8-256] done synthesizing module 'DIRECTION_TOGGLER_imp_K8OM8L' (8#1) [/home/stefan/Dropbox/ROB_ELEC/FPGA/PWM/PWM.srcs/sources_1/bd/unity/hdl/unity.vhd:284]
INFO: [Synth 8-638] synthesizing module 'DIRECTION_UNITY_OUTPUT_imp_1XZOGWW' [/home/stefan/Dropbox/ROB_ELEC/FPGA/PWM/PWM.srcs/sources_1/bd/unity/hdl/unity.vhd:349]
INFO: [Synth 8-3491] module 'unity_xlconcat_0_2' declared at '/home/stefan/Dropbox/ROB_ELEC/FPGA/PWM/PWM.runs/unity_synth/.Xil/Vivado-14655-Leviathan/realtime/unity_xlconcat_0_2_stub.vhdl:5' bound to instance 'xlconcat_0' of component 'unity_xlconcat_0_2' [/home/stefan/Dropbox/ROB_ELEC/FPGA/PWM/PWM.srcs/sources_1/bd/unity/hdl/unity.vhd:374]
INFO: [Synth 8-638] synthesizing module 'unity_xlconcat_0_2' [/home/stefan/Dropbox/ROB_ELEC/FPGA/PWM/PWM.runs/unity_synth/.Xil/Vivado-14655-Leviathan/realtime/unity_xlconcat_0_2_stub.vhdl:16]
INFO: [Synth 8-3491] module 'unity_xlconstant_0_1' declared at '/home/stefan/Dropbox/ROB_ELEC/FPGA/PWM/PWM.runs/unity_synth/.Xil/Vivado-14655-Leviathan/realtime/unity_xlconstant_0_1_stub.vhdl:5' bound to instance 'xlconstant_0' of component 'unity_xlconstant_0_1' [/home/stefan/Dropbox/ROB_ELEC/FPGA/PWM/PWM.srcs/sources_1/bd/unity/hdl/unity.vhd:382]
INFO: [Synth 8-638] synthesizing module 'unity_xlconstant_0_1' [/home/stefan/Dropbox/ROB_ELEC/FPGA/PWM/PWM.runs/unity_synth/.Xil/Vivado-14655-Leviathan/realtime/unity_xlconstant_0_1_stub.vhdl:12]
INFO: [Synth 8-256] done synthesizing module 'DIRECTION_UNITY_OUTPUT_imp_1XZOGWW' (9#1) [/home/stefan/Dropbox/ROB_ELEC/FPGA/PWM/PWM.srcs/sources_1/bd/unity/hdl/unity.vhd:349]
INFO: [Synth 8-638] synthesizing module 'PID_hier_imp_1F95VWF' [/home/stefan/Dropbox/ROB_ELEC/FPGA/PWM/PWM.srcs/sources_1/bd/unity/hdl/unity.vhd:407]
INFO: [Synth 8-3491] module 'unity_PID_0_0' declared at '/home/stefan/Dropbox/ROB_ELEC/FPGA/PWM/PWM.runs/unity_synth/.Xil/Vivado-14655-Leviathan/realtime/unity_PID_0_0_stub.vhdl:5' bound to instance 'PID_0' of component 'unity_PID_0_0' [/home/stefan/Dropbox/ROB_ELEC/FPGA/PWM/PWM.srcs/sources_1/bd/unity/hdl/unity.vhd:446]
INFO: [Synth 8-638] synthesizing module 'unity_PID_0_0' [/home/stefan/Dropbox/ROB_ELEC/FPGA/PWM/PWM.runs/unity_synth/.Xil/Vivado-14655-Leviathan/realtime/unity_PID_0_0_stub.vhdl:22]
INFO: [Synth 8-256] done synthesizing module 'PID_hier_imp_1F95VWF' (10#1) [/home/stefan/Dropbox/ROB_ELEC/FPGA/PWM/PWM.srcs/sources_1/bd/unity/hdl/unity.vhd:407]
INFO: [Synth 8-3491] module 'unity_xlslice_1_1' declared at '/home/stefan/Dropbox/ROB_ELEC/FPGA/PWM/PWM.runs/unity_synth/.Xil/Vivado-14655-Leviathan/realtime/unity_xlslice_1_1_stub.vhdl:5' bound to instance 'RESET' of component 'unity_xlslice_1_1' [/home/stefan/Dropbox/ROB_ELEC/FPGA/PWM/PWM.srcs/sources_1/bd/unity/hdl/unity.vhd:1348]
INFO: [Synth 8-638] synthesizing module 'unity_xlslice_1_1' [/home/stefan/Dropbox/ROB_ELEC/FPGA/PWM/PWM.runs/unity_synth/.Xil/Vivado-14655-Leviathan/realtime/unity_xlslice_1_1_stub.vhdl:13]
INFO: [Synth 8-638] synthesizing module 'STARTUP_BUTTON_imp_72QCQ5' [/home/stefan/Dropbox/ROB_ELEC/FPGA/PWM/PWM.srcs/sources_1/bd/unity/hdl/unity.vhd:555]
INFO: [Synth 8-3491] module 'unity_Debouncer_5_1' declared at '/home/stefan/Dropbox/ROB_ELEC/FPGA/PWM/PWM.runs/unity_synth/.Xil/Vivado-14655-Leviathan/realtime/unity_Debouncer_5_1_stub.vhdl:5' bound to instance 'Debouncer_6' of component 'unity_Debouncer_5_1' [/home/stefan/Dropbox/ROB_ELEC/FPGA/PWM/PWM.srcs/sources_1/bd/unity/hdl/unity.vhd:585]
INFO: [Synth 8-638] synthesizing module 'unity_Debouncer_5_1' [/home/stefan/Dropbox/ROB_ELEC/FPGA/PWM/PWM.runs/unity_synth/.Xil/Vivado-14655-Leviathan/realtime/unity_Debouncer_5_1_stub.vhdl:14]
INFO: [Synth 8-3491] module 'unity_PULSER_0_1' declared at '/home/stefan/Dropbox/ROB_ELEC/FPGA/PWM/PWM.runs/unity_synth/.Xil/Vivado-14655-Leviathan/realtime/unity_PULSER_0_1_stub.vhdl:5' bound to instance 'PULSER_0' of component 'unity_PULSER_0_1' [/home/stefan/Dropbox/ROB_ELEC/FPGA/PWM/PWM.srcs/sources_1/bd/unity/hdl/unity.vhd:591]
INFO: [Synth 8-638] synthesizing module 'unity_PULSER_0_1' [/home/stefan/Dropbox/ROB_ELEC/FPGA/PWM/PWM.runs/unity_synth/.Xil/Vivado-14655-Leviathan/realtime/unity_PULSER_0_1_stub.vhdl:14]
INFO: [Synth 8-3491] module 'unity_inverter_0_1' declared at '/home/stefan/Dropbox/ROB_ELEC/FPGA/PWM/PWM.runs/unity_synth/.Xil/Vivado-14655-Leviathan/realtime/unity_inverter_0_1_stub.vhdl:5' bound to instance 'inverter_2' of component 'unity_inverter_0_1' [/home/stefan/Dropbox/ROB_ELEC/FPGA/PWM/PWM.srcs/sources_1/bd/unity/hdl/unity.vhd:597]
INFO: [Synth 8-638] synthesizing module 'unity_inverter_0_1' [/home/stefan/Dropbox/ROB_ELEC/FPGA/PWM/PWM.runs/unity_synth/.Xil/Vivado-14655-Leviathan/realtime/unity_inverter_0_1_stub.vhdl:13]
INFO: [Synth 8-256] done synthesizing module 'STARTUP_BUTTON_imp_72QCQ5' (11#1) [/home/stefan/Dropbox/ROB_ELEC/FPGA/PWM/PWM.srcs/sources_1/bd/unity/hdl/unity.vhd:555]
INFO: [Synth 8-3491] module 'unity_processing_system7_0_0' declared at '/home/stefan/Dropbox/ROB_ELEC/FPGA/PWM/PWM.runs/unity_synth/.Xil/Vivado-14655-Leviathan/realtime/unity_processing_system7_0_0_stub.vhdl:5' bound to instance 'processing_system7_0' of component 'unity_processing_system7_0_0' [/home/stefan/Dropbox/ROB_ELEC/FPGA/PWM/PWM.srcs/sources_1/bd/unity/hdl/unity.vhd:1359]
INFO: [Synth 8-638] synthesizing module 'unity_processing_system7_0_0' [/home/stefan/Dropbox/ROB_ELEC/FPGA/PWM/PWM.runs/unity_synth/.Xil/Vivado-14655-Leviathan/realtime/unity_processing_system7_0_0_stub.vhdl:58]
INFO: [Synth 8-3491] module 'unity_unity_ctrl_0_0' declared at '/home/stefan/Dropbox/ROB_ELEC/FPGA/PWM/PWM.runs/unity_synth/.Xil/Vivado-14655-Leviathan/realtime/unity_unity_ctrl_0_0_stub.vhdl:5' bound to instance 'unity_ctrl_0' of component 'unity_unity_ctrl_0_0' [/home/stefan/Dropbox/ROB_ELEC/FPGA/PWM/PWM.srcs/sources_1/bd/unity/hdl/unity.vhd:1409]
INFO: [Synth 8-638] synthesizing module 'unity_unity_ctrl_0_0' [/home/stefan/Dropbox/ROB_ELEC/FPGA/PWM/PWM.runs/unity_synth/.Xil/Vivado-14655-Leviathan/realtime/unity_unity_ctrl_0_0_stub.vhdl:37]
INFO: [Synth 8-3491] module 'unity_xlslice_3_0' declared at '/home/stefan/Dropbox/ROB_ELEC/FPGA/PWM/PWM.runs/unity_synth/.Xil/Vivado-14655-Leviathan/realtime/unity_xlslice_3_0_stub.vhdl:5' bound to instance 'xlslice_3' of component 'unity_xlslice_3_0' [/home/stefan/Dropbox/ROB_ELEC/FPGA/PWM/PWM.srcs/sources_1/bd/unity/hdl/unity.vhd:1438]
INFO: [Synth 8-638] synthesizing module 'unity_xlslice_3_0' [/home/stefan/Dropbox/ROB_ELEC/FPGA/PWM/PWM.runs/unity_synth/.Xil/Vivado-14655-Leviathan/realtime/unity_xlslice_3_0_stub.vhdl:13]
INFO: [Synth 8-256] done synthesizing module 'unity' (12#1) [/home/stefan/Dropbox/ROB_ELEC/FPGA/PWM/PWM.srcs/sources_1/bd/unity/hdl/unity.vhd:1095]
INFO: [Synth 8-256] done synthesizing module 'unity_wrapper' (13#1) [/home/stefan/Dropbox/ROB_ELEC/FPGA/PWM/PWM.srcs/sources_1/bd/unity/hdl/unity_wrapper.vhd:39]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:11 ; elapsed = 00:00:12 . Memory (MB): peak = 1115.145 ; gain = 211.770 ; free physical = 2385 ; free virtual = 20116
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:12 ; elapsed = 00:00:12 . Memory (MB): peak = 1115.145 ; gain = 211.770 ; free physical = 2385 ; free virtual = 20116
---------------------------------------------------------------------------------
WARNING: [Project 1-486] Could not resolve non-primitive black box cell 'unity_AD7887_0_0' instantiated as 'unity_i/ACCELEROMETER_SAMPLER/AD7887_0' [/home/stefan/Dropbox/ROB_ELEC/FPGA/PWM/PWM.srcs/sources_1/bd/unity/hdl/unity.vhd:131]
WARNING: [Project 1-486] Could not resolve non-primitive black box cell 'unity_AXIS_INVERTER_0_0' instantiated as 'unity_i/ACCELEROMETER_SAMPLER/AXIS_INVERTER_0' [/home/stefan/Dropbox/ROB_ELEC/FPGA/PWM/PWM.srcs/sources_1/bd/unity/hdl/unity.vhd:141]
WARNING: [Project 1-486] Could not resolve non-primitive black box cell 'unity_BLDC_DIR_CTRL_0_0' instantiated as 'unity_i/BLDC_MOTOR_CONTROL/STATE_CONTROLLER/BLDC_DIR_CTRL_0' [/home/stefan/Dropbox/ROB_ELEC/FPGA/PWM/PWM.srcs/sources_1/bd/unity/hdl/unity.vhd:747]
WARNING: [Project 1-486] Could not resolve non-primitive black box cell 'unity_BLDC_SPEED_OBSERVER_0_1' instantiated as 'unity_i/BLDC_MOTOR_CONTROL/BLDC_SPEED_OBSERVER_0' [/home/stefan/Dropbox/ROB_ELEC/FPGA/PWM/PWM.srcs/sources_1/bd/unity/hdl/unity.vhd:1004]
WARNING: [Project 1-486] Could not resolve non-primitive black box cell 'unity_BLDC_STARTUP_0_0' instantiated as 'unity_i/BLDC_MOTOR_CONTROL/STARTUP/BLDC_STARTUP_0' [/home/stefan/Dropbox/ROB_ELEC/FPGA/PWM/PWM.srcs/sources_1/bd/unity/hdl/unity.vhd:871]
WARNING: [Project 1-486] Could not resolve non-primitive black box cell 'unity_BLDC_STATE_CONTROLLER_0_0' instantiated as 'unity_i/BLDC_MOTOR_CONTROL/STATE_CONTROLLER/BLDC_STATE_CONTROLLER_0' [/home/stefan/Dropbox/ROB_ELEC/FPGA/PWM/PWM.srcs/sources_1/bd/unity/hdl/unity.vhd:759]
WARNING: [Project 1-486] Could not resolve non-primitive black box cell 'unity_DIR_SENSE_0_0' instantiated as 'unity_i/BLDC_MOTOR_CONTROL/DIR_SENSE_0' [/home/stefan/Dropbox/ROB_ELEC/FPGA/PWM/PWM.srcs/sources_1/bd/unity/hdl/unity.vhd:1012]
WARNING: [Project 1-486] Could not resolve non-primitive black box cell 'unity_Debouncer_5_0' instantiated as 'unity_i/DIRECTION_TOGGLER/Debouncer_5' [/home/stefan/Dropbox/ROB_ELEC/FPGA/PWM/PWM.srcs/sources_1/bd/unity/hdl/unity.vhd:317]
WARNING: [Project 1-486] Could not resolve non-primitive black box cell 'unity_Debouncer_5_1' instantiated as 'unity_i/STARTUP_BUTTON/Debouncer_6' [/home/stefan/Dropbox/ROB_ELEC/FPGA/PWM/PWM.srcs/sources_1/bd/unity/hdl/unity.vhd:585]
WARNING: [Project 1-486] Could not resolve non-primitive black box cell 'unity_OL_BLDC_Stepper_0_0' instantiated as 'unity_i/BLDC_MOTOR_CONTROL/STARTUP/OL_BLDC_Stepper_0' [/home/stefan/Dropbox/ROB_ELEC/FPGA/PWM/PWM.srcs/sources_1/bd/unity/hdl/unity.vhd:878]
WARNING: [Project 1-486] Could not resolve non-primitive black box cell 'unity_PID_0_0' instantiated as 'unity_i/PID_hier/PID_0' [/home/stefan/Dropbox/ROB_ELEC/FPGA/PWM/PWM.srcs/sources_1/bd/unity/hdl/unity.vhd:446]
WARNING: [Project 1-486] Could not resolve non-primitive black box cell 'unity_PULSER_0_1' instantiated as 'unity_i/STARTUP_BUTTON/PULSER_0' [/home/stefan/Dropbox/ROB_ELEC/FPGA/PWM/PWM.srcs/sources_1/bd/unity/hdl/unity.vhd:591]
WARNING: [Project 1-486] Could not resolve non-primitive black box cell 'unity_PWM_generator_0_0' instantiated as 'unity_i/BLDC_MOTOR_CONTROL/PWM_generator_0' [/home/stefan/Dropbox/ROB_ELEC/FPGA/PWM/PWM.srcs/sources_1/bd/unity/hdl/unity.vhd:1025]
WARNING: [Project 1-486] Could not resolve non-primitive black box cell 'unity_PWM_generator_0_1' instantiated as 'unity_i/BLDC_MOTOR_CONTROL/STARTUP/STARTUP_PWM_MOD/STARTUP_PWM' [/home/stefan/Dropbox/ROB_ELEC/FPGA/PWM/PWM.srcs/sources_1/bd/unity/hdl/unity.vhd:637]
WARNING: [Project 1-486] Could not resolve non-primitive black box cell 'unity_PWM_smoother_0_0' instantiated as 'unity_i/BLDC_MOTOR_CONTROL/PWM_SMOOTHER/PWM_smoother_0' [/home/stefan/Dropbox/ROB_ELEC/FPGA/PWM/PWM.srcs/sources_1/bd/unity/hdl/unity.vhd:517]
WARNING: [Project 1-486] Could not resolve non-primitive black box cell 'unity_RUNNING_AVG_0_0' instantiated as 'unity_i/ACCELEROMETER_SAMPLER/RUNNING_AVG_0' [/home/stefan/Dropbox/ROB_ELEC/FPGA/PWM/PWM.srcs/sources_1/bd/unity/hdl/unity.vhd:146]
WARNING: [Project 1-486] Could not resolve non-primitive black box cell 'unity_SIGNED_TO_UNSIGNED_CONV_0_0' instantiated as 'unity_i/BLDC_MOTOR_CONTROL/PWM_SMOOTHER/SIGNED_TO_UNSIGNED_CONV_0' [/home/stefan/Dropbox/ROB_ELEC/FPGA/PWM/PWM.srcs/sources_1/bd/unity/hdl/unity.vhd:524]
WARNING: [Project 1-486] Could not resolve non-primitive black box cell 'unity_SPI_Master_0_0' instantiated as 'unity_i/ACCELEROMETER_SAMPLER/SPI_Master_0' [/home/stefan/Dropbox/ROB_ELEC/FPGA/PWM/PWM.srcs/sources_1/bd/unity/hdl/unity.vhd:153]
WARNING: [Project 1-486] Could not resolve non-primitive black box cell 'unity_Toggler_0_0' instantiated as 'unity_i/DIRECTION_TOGGLER/Toggler_0' [/home/stefan/Dropbox/ROB_ELEC/FPGA/PWM/PWM.srcs/sources_1/bd/unity/hdl/unity.vhd:323]
WARNING: [Project 1-486] Could not resolve non-primitive black box cell 'unity_Toggler_1_0' instantiated as 'unity_i/ACCELEROMETER_SAMPLER/Toggler_1' [/home/stefan/Dropbox/ROB_ELEC/FPGA/PWM/PWM.srcs/sources_1/bd/unity/hdl/unity.vhd:166]
WARNING: [Project 1-486] Could not resolve non-primitive black box cell 'unity_UNSIGNED_TO_SIGNED_CONV_0_0' instantiated as 'unity_i/BLDC_MOTOR_CONTROL/PWM_SMOOTHER/UNSIGNED_TO_SIGNED_CONV_0' [/home/stefan/Dropbox/ROB_ELEC/FPGA/PWM/PWM.srcs/sources_1/bd/unity/hdl/unity.vhd:531]
WARNING: [Project 1-486] Could not resolve non-primitive black box cell 'unity_VECTOR_INV_0_0' instantiated as 'unity_i/BLDC_MOTOR_CONTROL/VECTOR_INV_0' [/home/stefan/Dropbox/ROB_ELEC/FPGA/PWM/PWM.srcs/sources_1/bd/unity/hdl/unity.vhd:1056]
WARNING: [Project 1-486] Could not resolve non-primitive black box cell 'unity_inverter_0_1' instantiated as 'unity_i/STARTUP_BUTTON/inverter_2' [/home/stefan/Dropbox/ROB_ELEC/FPGA/PWM/PWM.srcs/sources_1/bd/unity/hdl/unity.vhd:597]
WARNING: [Project 1-486] Could not resolve non-primitive black box cell 'unity_inverter_1_0' instantiated as 'unity_i/DIRECTION_TOGGLER/inverter_1' [/home/stefan/Dropbox/ROB_ELEC/FPGA/PWM/PWM.srcs/sources_1/bd/unity/hdl/unity.vhd:330]
WARNING: [Project 1-486] Could not resolve non-primitive black box cell 'unity_processing_system7_0_0' instantiated as 'unity_i/processing_system7_0' [/home/stefan/Dropbox/ROB_ELEC/FPGA/PWM/PWM.srcs/sources_1/bd/unity/hdl/unity.vhd:1359]
WARNING: [Project 1-486] Could not resolve non-primitive black box cell 'unity_unity_ctrl_0_0' instantiated as 'unity_i/unity_ctrl_0' [/home/stefan/Dropbox/ROB_ELEC/FPGA/PWM/PWM.srcs/sources_1/bd/unity/hdl/unity.vhd:1409]
WARNING: [Project 1-486] Could not resolve non-primitive black box cell 'unity_vector_mux_0_0' instantiated as 'unity_i/CONTROL_METHOD_SELECTOR/vector_mux_0' [/home/stefan/Dropbox/ROB_ELEC/FPGA/PWM/PWM.srcs/sources_1/bd/unity/hdl/unity.vhd:248]
WARNING: [Project 1-486] Could not resolve non-primitive black box cell 'unity_vector_mux_0_1' instantiated as 'unity_i/BLDC_MOTOR_CONTROL/STARTUP/vector_mux_1' [/home/stefan/Dropbox/ROB_ELEC/FPGA/PWM/PWM.srcs/sources_1/bd/unity/hdl/unity.vhd:893]
WARNING: [Project 1-486] Could not resolve non-primitive black box cell 'unity_vector_mux_1_0' instantiated as 'unity_i/BLDC_MOTOR_CONTROL/STARTUP/vector_mux_2' [/home/stefan/Dropbox/ROB_ELEC/FPGA/PWM/PWM.srcs/sources_1/bd/unity/hdl/unity.vhd:900]
WARNING: [Project 1-486] Could not resolve non-primitive black box cell 'unity_xlconcat_0_1' instantiated as 'unity_i/BLDC_MOTOR_CONTROL/STARTUP/xlconcat_1' [/home/stefan/Dropbox/ROB_ELEC/FPGA/PWM/PWM.srcs/sources_1/bd/unity/hdl/unity.vhd:907]
WARNING: [Project 1-486] Could not resolve non-primitive black box cell 'unity_xlconcat_0_2' instantiated as 'unity_i/DIRECTION_UNITY_OUTPUT/xlconcat_0' [/home/stefan/Dropbox/ROB_ELEC/FPGA/PWM/PWM.srcs/sources_1/bd/unity/hdl/unity.vhd:374]
WARNING: [Project 1-486] Could not resolve non-primitive black box cell 'unity_xlconcat_1_0' instantiated as 'unity_i/ACCELEROMETER_SAMPLER/xlconcat_1' [/home/stefan/Dropbox/ROB_ELEC/FPGA/PWM/PWM.srcs/sources_1/bd/unity/hdl/unity.vhd:173]
WARNING: [Project 1-486] Could not resolve non-primitive black box cell 'unity_xlconcat_1_1' instantiated as 'unity_i/ACCELEROMETER_SAMPLER/xlconcat_2' [/home/stefan/Dropbox/ROB_ELEC/FPGA/PWM/PWM.srcs/sources_1/bd/unity/hdl/unity.vhd:179]
WARNING: [Project 1-486] Could not resolve non-primitive black box cell 'unity_xlconcat_1_2' instantiated as 'unity_i/ACCELEROMETER_SAMPLER/xlconcat_3' [/home/stefan/Dropbox/ROB_ELEC/FPGA/PWM/PWM.srcs/sources_1/bd/unity/hdl/unity.vhd:185]
WARNING: [Project 1-486] Could not resolve non-primitive black box cell 'unity_xlconstant_0_0' instantiated as 'unity_i/BLDC_MOTOR_CONTROL/PWM_SMOOTHER/xlconstant_0' [/home/stefan/Dropbox/ROB_ELEC/FPGA/PWM/PWM.srcs/sources_1/bd/unity/hdl/unity.vhd:538]
WARNING: [Project 1-486] Could not resolve non-primitive black box cell 'unity_xlconstant_0_1' instantiated as 'unity_i/DIRECTION_UNITY_OUTPUT/xlconstant_0' [/home/stefan/Dropbox/ROB_ELEC/FPGA/PWM/PWM.srcs/sources_1/bd/unity/hdl/unity.vhd:382]
WARNING: [Project 1-486] Could not resolve non-primitive black box cell 'unity_xlconstant_1_0' instantiated as 'unity_i/ACCELEROMETER_SAMPLER/xlconstant_1' [/home/stefan/Dropbox/ROB_ELEC/FPGA/PWM/PWM.srcs/sources_1/bd/unity/hdl/unity.vhd:191]
WARNING: [Project 1-486] Could not resolve non-primitive black box cell 'unity_xlconstant_1_2' instantiated as 'unity_i/BLDC_MOTOR_CONTROL/STARTUP/STARTUP_PWM_MOD/xlconstant_3' [/home/stefan/Dropbox/ROB_ELEC/FPGA/PWM/PWM.srcs/sources_1/bd/unity/hdl/unity.vhd:644]
WARNING: [Project 1-486] Could not resolve non-primitive black box cell 'unity_xlslice_0_0' instantiated as 'unity_i/BLDC_MOTOR_CONTROL/STATE_CONTROLLER/xlslice_0' [/home/stefan/Dropbox/ROB_ELEC/FPGA/PWM/PWM.srcs/sources_1/bd/unity/hdl/unity.vhd:774]
WARNING: [Project 1-486] Could not resolve non-primitive black box cell 'unity_xlslice_0_1' instantiated as 'unity_i/BLDC_MOTOR_CONTROL/STATE_CONTROLLER/xlslice_1' [/home/stefan/Dropbox/ROB_ELEC/FPGA/PWM/PWM.srcs/sources_1/bd/unity/hdl/unity.vhd:779]
WARNING: [Project 1-486] Could not resolve non-primitive black box cell 'unity_xlslice_0_2' instantiated as 'unity_i/CONTROL_METHOD_SELECTOR/xlslice_0' [/home/stefan/Dropbox/ROB_ELEC/FPGA/PWM/PWM.srcs/sources_1/bd/unity/hdl/unity.vhd:255]
WARNING: [Project 1-486] Could not resolve non-primitive black box cell 'unity_xlslice_1_0' instantiated as 'unity_i/BLDC_MOTOR_CONTROL/STATE_CONTROLLER/xlslice_2' [/home/stefan/Dropbox/ROB_ELEC/FPGA/PWM/PWM.srcs/sources_1/bd/unity/hdl/unity.vhd:784]
WARNING: [Project 1-486] Could not resolve non-primitive black box cell 'unity_xlslice_1_1' instantiated as 'unity_i/RESET' [/home/stefan/Dropbox/ROB_ELEC/FPGA/PWM/PWM.srcs/sources_1/bd/unity/hdl/unity.vhd:1348]
WARNING: [Project 1-486] Could not resolve non-primitive black box cell 'unity_xlslice_1_2' instantiated as 'unity_i/CONTROL_METHOD_SELECTOR/xlslice_2' [/home/stefan/Dropbox/ROB_ELEC/FPGA/PWM/PWM.srcs/sources_1/bd/unity/hdl/unity.vhd:260]
WARNING: [Project 1-486] Could not resolve non-primitive black box cell 'unity_xlslice_3_0' instantiated as 'unity_i/xlslice_3' [/home/stefan/Dropbox/ROB_ELEC/FPGA/PWM/PWM.srcs/sources_1/bd/unity/hdl/unity.vhd:1438]
WARNING: [Project 1-486] Could not resolve non-primitive black box cell 'unity_xlslice_8_0' instantiated as 'unity_i/CONTROL_METHOD_SELECTOR/xlslice_9' [/home/stefan/Dropbox/ROB_ELEC/FPGA/PWM/PWM.srcs/sources_1/bd/unity/hdl/unity.vhd:265]
INFO: [Device 21-403] Loading part xc7z010clg225-1
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [/home/stefan/Dropbox/ROB_ELEC/FPGA/PWM/PWM.runs/unity_synth/.Xil/Vivado-14655-Leviathan/dcp/unity_processing_system7_0_0_in_context.xdc] for cell 'unity_i/processing_system7_0'
Finished Parsing XDC File [/home/stefan/Dropbox/ROB_ELEC/FPGA/PWM/PWM.runs/unity_synth/.Xil/Vivado-14655-Leviathan/dcp/unity_processing_system7_0_0_in_context.xdc] for cell 'unity_i/processing_system7_0'
Parsing XDC File [/home/stefan/Dropbox/ROB_ELEC/FPGA/PWM/PWM.runs/unity_synth/.Xil/Vivado-14655-Leviathan/dcp_2/unity_unity_ctrl_0_0_in_context.xdc] for cell 'unity_i/unity_ctrl_0'
Finished Parsing XDC File [/home/stefan/Dropbox/ROB_ELEC/FPGA/PWM/PWM.runs/unity_synth/.Xil/Vivado-14655-Leviathan/dcp_2/unity_unity_ctrl_0_0_in_context.xdc] for cell 'unity_i/unity_ctrl_0'
Parsing XDC File [/home/stefan/Dropbox/ROB_ELEC/FPGA/PWM/PWM.runs/unity_synth/.Xil/Vivado-14655-Leviathan/dcp_3/unity_PWM_generator_0_0_in_context.xdc] for cell 'unity_i/BLDC_MOTOR_CONTROL/PWM_generator_0'
Finished Parsing XDC File [/home/stefan/Dropbox/ROB_ELEC/FPGA/PWM/PWM.runs/unity_synth/.Xil/Vivado-14655-Leviathan/dcp_3/unity_PWM_generator_0_0_in_context.xdc] for cell 'unity_i/BLDC_MOTOR_CONTROL/PWM_generator_0'
Parsing XDC File [/home/stefan/Dropbox/ROB_ELEC/FPGA/PWM/PWM.runs/unity_synth/.Xil/Vivado-14655-Leviathan/dcp_4/unity_OL_BLDC_Stepper_0_0_in_context.xdc] for cell 'unity_i/BLDC_MOTOR_CONTROL/STARTUP/OL_BLDC_Stepper_0'
Finished Parsing XDC File [/home/stefan/Dropbox/ROB_ELEC/FPGA/PWM/PWM.runs/unity_synth/.Xil/Vivado-14655-Leviathan/dcp_4/unity_OL_BLDC_Stepper_0_0_in_context.xdc] for cell 'unity_i/BLDC_MOTOR_CONTROL/STARTUP/OL_BLDC_Stepper_0'
Parsing XDC File [/home/stefan/Dropbox/ROB_ELEC/FPGA/PWM/PWM.runs/unity_synth/.Xil/Vivado-14655-Leviathan/dcp_5/unity_Debouncer_5_0_in_context.xdc] for cell 'unity_i/DIRECTION_TOGGLER/Debouncer_5'
Finished Parsing XDC File [/home/stefan/Dropbox/ROB_ELEC/FPGA/PWM/PWM.runs/unity_synth/.Xil/Vivado-14655-Leviathan/dcp_5/unity_Debouncer_5_0_in_context.xdc] for cell 'unity_i/DIRECTION_TOGGLER/Debouncer_5'
Parsing XDC File [/home/stefan/Dropbox/ROB_ELEC/FPGA/PWM/PWM.runs/unity_synth/.Xil/Vivado-14655-Leviathan/dcp_6/unity_Toggler_0_0_in_context.xdc] for cell 'unity_i/DIRECTION_TOGGLER/Toggler_0'
Finished Parsing XDC File [/home/stefan/Dropbox/ROB_ELEC/FPGA/PWM/PWM.runs/unity_synth/.Xil/Vivado-14655-Leviathan/dcp_6/unity_Toggler_0_0_in_context.xdc] for cell 'unity_i/DIRECTION_TOGGLER/Toggler_0'
Parsing XDC File [/home/stefan/Dropbox/ROB_ELEC/FPGA/PWM/PWM.runs/unity_synth/.Xil/Vivado-14655-Leviathan/dcp_7/unity_inverter_1_0_in_context.xdc] for cell 'unity_i/DIRECTION_TOGGLER/inverter_1'
Finished Parsing XDC File [/home/stefan/Dropbox/ROB_ELEC/FPGA/PWM/PWM.runs/unity_synth/.Xil/Vivado-14655-Leviathan/dcp_7/unity_inverter_1_0_in_context.xdc] for cell 'unity_i/DIRECTION_TOGGLER/inverter_1'
Parsing XDC File [/home/stefan/Dropbox/ROB_ELEC/FPGA/PWM/PWM.runs/unity_synth/.Xil/Vivado-14655-Leviathan/dcp_8/unity_BLDC_STARTUP_0_0_in_context.xdc] for cell 'unity_i/BLDC_MOTOR_CONTROL/STARTUP/BLDC_STARTUP_0'
Finished Parsing XDC File [/home/stefan/Dropbox/ROB_ELEC/FPGA/PWM/PWM.runs/unity_synth/.Xil/Vivado-14655-Leviathan/dcp_8/unity_BLDC_STARTUP_0_0_in_context.xdc] for cell 'unity_i/BLDC_MOTOR_CONTROL/STARTUP/BLDC_STARTUP_0'
Parsing XDC File [/home/stefan/Dropbox/ROB_ELEC/FPGA/PWM/PWM.runs/unity_synth/.Xil/Vivado-14655-Leviathan/dcp_9/unity_Debouncer_5_1_in_context.xdc] for cell 'unity_i/STARTUP_BUTTON/Debouncer_6'
Finished Parsing XDC File [/home/stefan/Dropbox/ROB_ELEC/FPGA/PWM/PWM.runs/unity_synth/.Xil/Vivado-14655-Leviathan/dcp_9/unity_Debouncer_5_1_in_context.xdc] for cell 'unity_i/STARTUP_BUTTON/Debouncer_6'
Parsing XDC File [/home/stefan/Dropbox/ROB_ELEC/FPGA/PWM/PWM.runs/unity_synth/.Xil/Vivado-14655-Leviathan/dcp_10/unity_inverter_0_1_in_context.xdc] for cell 'unity_i/STARTUP_BUTTON/inverter_2'
Finished Parsing XDC File [/home/stefan/Dropbox/ROB_ELEC/FPGA/PWM/PWM.runs/unity_synth/.Xil/Vivado-14655-Leviathan/dcp_10/unity_inverter_0_1_in_context.xdc] for cell 'unity_i/STARTUP_BUTTON/inverter_2'
Parsing XDC File [/home/stefan/Dropbox/ROB_ELEC/FPGA/PWM/PWM.runs/unity_synth/.Xil/Vivado-14655-Leviathan/dcp_11/unity_vector_mux_0_1_in_context.xdc] for cell 'unity_i/BLDC_MOTOR_CONTROL/STARTUP/vector_mux_1'
Finished Parsing XDC File [/home/stefan/Dropbox/ROB_ELEC/FPGA/PWM/PWM.runs/unity_synth/.Xil/Vivado-14655-Leviathan/dcp_11/unity_vector_mux_0_1_in_context.xdc] for cell 'unity_i/BLDC_MOTOR_CONTROL/STARTUP/vector_mux_1'
Parsing XDC File [/home/stefan/Dropbox/ROB_ELEC/FPGA/PWM/PWM.runs/unity_synth/.Xil/Vivado-14655-Leviathan/dcp_12/unity_xlconcat_0_1_in_context.xdc] for cell 'unity_i/BLDC_MOTOR_CONTROL/STARTUP/xlconcat_1'
Finished Parsing XDC File [/home/stefan/Dropbox/ROB_ELEC/FPGA/PWM/PWM.runs/unity_synth/.Xil/Vivado-14655-Leviathan/dcp_12/unity_xlconcat_0_1_in_context.xdc] for cell 'unity_i/BLDC_MOTOR_CONTROL/STARTUP/xlconcat_1'
Parsing XDC File [/home/stefan/Dropbox/ROB_ELEC/FPGA/PWM/PWM.runs/unity_synth/.Xil/Vivado-14655-Leviathan/dcp_13/unity_xlslice_0_0_in_context.xdc] for cell 'unity_i/BLDC_MOTOR_CONTROL/STATE_CONTROLLER/xlslice_0'
Finished Parsing XDC File [/home/stefan/Dropbox/ROB_ELEC/FPGA/PWM/PWM.runs/unity_synth/.Xil/Vivado-14655-Leviathan/dcp_13/unity_xlslice_0_0_in_context.xdc] for cell 'unity_i/BLDC_MOTOR_CONTROL/STATE_CONTROLLER/xlslice_0'
Parsing XDC File [/home/stefan/Dropbox/ROB_ELEC/FPGA/PWM/PWM.runs/unity_synth/.Xil/Vivado-14655-Leviathan/dcp_14/unity_xlslice_0_1_in_context.xdc] for cell 'unity_i/BLDC_MOTOR_CONTROL/STATE_CONTROLLER/xlslice_1'
Finished Parsing XDC File [/home/stefan/Dropbox/ROB_ELEC/FPGA/PWM/PWM.runs/unity_synth/.Xil/Vivado-14655-Leviathan/dcp_14/unity_xlslice_0_1_in_context.xdc] for cell 'unity_i/BLDC_MOTOR_CONTROL/STATE_CONTROLLER/xlslice_1'
Parsing XDC File [/home/stefan/Dropbox/ROB_ELEC/FPGA/PWM/PWM.runs/unity_synth/.Xil/Vivado-14655-Leviathan/dcp_15/unity_xlslice_1_0_in_context.xdc] for cell 'unity_i/BLDC_MOTOR_CONTROL/STATE_CONTROLLER/xlslice_2'
Finished Parsing XDC File [/home/stefan/Dropbox/ROB_ELEC/FPGA/PWM/PWM.runs/unity_synth/.Xil/Vivado-14655-Leviathan/dcp_15/unity_xlslice_1_0_in_context.xdc] for cell 'unity_i/BLDC_MOTOR_CONTROL/STATE_CONTROLLER/xlslice_2'
Parsing XDC File [/home/stefan/Dropbox/ROB_ELEC/FPGA/PWM/PWM.runs/unity_synth/.Xil/Vivado-14655-Leviathan/dcp_16/unity_VECTOR_INV_0_0_in_context.xdc] for cell 'unity_i/BLDC_MOTOR_CONTROL/VECTOR_INV_0'
Finished Parsing XDC File [/home/stefan/Dropbox/ROB_ELEC/FPGA/PWM/PWM.runs/unity_synth/.Xil/Vivado-14655-Leviathan/dcp_16/unity_VECTOR_INV_0_0_in_context.xdc] for cell 'unity_i/BLDC_MOTOR_CONTROL/VECTOR_INV_0'
Parsing XDC File [/home/stefan/Dropbox/ROB_ELEC/FPGA/PWM/PWM.runs/unity_synth/.Xil/Vivado-14655-Leviathan/dcp_17/unity_DIR_SENSE_0_0_in_context.xdc] for cell 'unity_i/BLDC_MOTOR_CONTROL/DIR_SENSE_0'
Finished Parsing XDC File [/home/stefan/Dropbox/ROB_ELEC/FPGA/PWM/PWM.runs/unity_synth/.Xil/Vivado-14655-Leviathan/dcp_17/unity_DIR_SENSE_0_0_in_context.xdc] for cell 'unity_i/BLDC_MOTOR_CONTROL/DIR_SENSE_0'
Parsing XDC File [/home/stefan/Dropbox/ROB_ELEC/FPGA/PWM/PWM.runs/unity_synth/.Xil/Vivado-14655-Leviathan/dcp_18/unity_BLDC_STATE_CONTROLLER_0_0_in_context.xdc] for cell 'unity_i/BLDC_MOTOR_CONTROL/STATE_CONTROLLER/BLDC_STATE_CONTROLLER_0'
Finished Parsing XDC File [/home/stefan/Dropbox/ROB_ELEC/FPGA/PWM/PWM.runs/unity_synth/.Xil/Vivado-14655-Leviathan/dcp_18/unity_BLDC_STATE_CONTROLLER_0_0_in_context.xdc] for cell 'unity_i/BLDC_MOTOR_CONTROL/STATE_CONTROLLER/BLDC_STATE_CONTROLLER_0'
Parsing XDC File [/home/stefan/Dropbox/ROB_ELEC/FPGA/PWM/PWM.runs/unity_synth/.Xil/Vivado-14655-Leviathan/dcp_19/unity_PWM_generator_0_1_in_context.xdc] for cell 'unity_i/BLDC_MOTOR_CONTROL/STARTUP/STARTUP_PWM_MOD/STARTUP_PWM'
Finished Parsing XDC File [/home/stefan/Dropbox/ROB_ELEC/FPGA/PWM/PWM.runs/unity_synth/.Xil/Vivado-14655-Leviathan/dcp_19/unity_PWM_generator_0_1_in_context.xdc] for cell 'unity_i/BLDC_MOTOR_CONTROL/STARTUP/STARTUP_PWM_MOD/STARTUP_PWM'
Parsing XDC File [/home/stefan/Dropbox/ROB_ELEC/FPGA/PWM/PWM.runs/unity_synth/.Xil/Vivado-14655-Leviathan/dcp_20/unity_xlconstant_1_2_in_context.xdc] for cell 'unity_i/BLDC_MOTOR_CONTROL/STARTUP/STARTUP_PWM_MOD/xlconstant_3'
Finished Parsing XDC File [/home/stefan/Dropbox/ROB_ELEC/FPGA/PWM/PWM.runs/unity_synth/.Xil/Vivado-14655-Leviathan/dcp_20/unity_xlconstant_1_2_in_context.xdc] for cell 'unity_i/BLDC_MOTOR_CONTROL/STARTUP/STARTUP_PWM_MOD/xlconstant_3'
Parsing XDC File [/home/stefan/Dropbox/ROB_ELEC/FPGA/PWM/PWM.runs/unity_synth/.Xil/Vivado-14655-Leviathan/dcp_21/unity_vector_mux_1_0_in_context.xdc] for cell 'unity_i/BLDC_MOTOR_CONTROL/STARTUP/vector_mux_2'
Finished Parsing XDC File [/home/stefan/Dropbox/ROB_ELEC/FPGA/PWM/PWM.runs/unity_synth/.Xil/Vivado-14655-Leviathan/dcp_21/unity_vector_mux_1_0_in_context.xdc] for cell 'unity_i/BLDC_MOTOR_CONTROL/STARTUP/vector_mux_2'
Parsing XDC File [/home/stefan/Dropbox/ROB_ELEC/FPGA/PWM/PWM.runs/unity_synth/.Xil/Vivado-14655-Leviathan/dcp_22/unity_BLDC_DIR_CTRL_0_0_in_context.xdc] for cell 'unity_i/BLDC_MOTOR_CONTROL/STATE_CONTROLLER/BLDC_DIR_CTRL_0'
Finished Parsing XDC File [/home/stefan/Dropbox/ROB_ELEC/FPGA/PWM/PWM.runs/unity_synth/.Xil/Vivado-14655-Leviathan/dcp_22/unity_BLDC_DIR_CTRL_0_0_in_context.xdc] for cell 'unity_i/BLDC_MOTOR_CONTROL/STATE_CONTROLLER/BLDC_DIR_CTRL_0'
Parsing XDC File [/home/stefan/Dropbox/ROB_ELEC/FPGA/PWM/PWM.runs/unity_synth/.Xil/Vivado-14655-Leviathan/dcp_23/unity_BLDC_SPEED_OBSERVER_0_1_in_context.xdc] for cell 'unity_i/BLDC_MOTOR_CONTROL/BLDC_SPEED_OBSERVER_0'
Finished Parsing XDC File [/home/stefan/Dropbox/ROB_ELEC/FPGA/PWM/PWM.runs/unity_synth/.Xil/Vivado-14655-Leviathan/dcp_23/unity_BLDC_SPEED_OBSERVER_0_1_in_context.xdc] for cell 'unity_i/BLDC_MOTOR_CONTROL/BLDC_SPEED_OBSERVER_0'
Parsing XDC File [/home/stefan/Dropbox/ROB_ELEC/FPGA/PWM/PWM.runs/unity_synth/.Xil/Vivado-14655-Leviathan/dcp_24/unity_PULSER_0_1_in_context.xdc] for cell 'unity_i/STARTUP_BUTTON/PULSER_0'
Finished Parsing XDC File [/home/stefan/Dropbox/ROB_ELEC/FPGA/PWM/PWM.runs/unity_synth/.Xil/Vivado-14655-Leviathan/dcp_24/unity_PULSER_0_1_in_context.xdc] for cell 'unity_i/STARTUP_BUTTON/PULSER_0'
Parsing XDC File [/home/stefan/Dropbox/ROB_ELEC/FPGA/PWM/PWM.runs/unity_synth/.Xil/Vivado-14655-Leviathan/dcp_25/unity_xlslice_1_1_in_context.xdc] for cell 'unity_i/RESET'
Finished Parsing XDC File [/home/stefan/Dropbox/ROB_ELEC/FPGA/PWM/PWM.runs/unity_synth/.Xil/Vivado-14655-Leviathan/dcp_25/unity_xlslice_1_1_in_context.xdc] for cell 'unity_i/RESET'
Parsing XDC File [/home/stefan/Dropbox/ROB_ELEC/FPGA/PWM/PWM.runs/unity_synth/.Xil/Vivado-14655-Leviathan/dcp_26/unity_xlslice_8_0_in_context.xdc] for cell 'unity_i/CONTROL_METHOD_SELECTOR/xlslice_9'
Finished Parsing XDC File [/home/stefan/Dropbox/ROB_ELEC/FPGA/PWM/PWM.runs/unity_synth/.Xil/Vivado-14655-Leviathan/dcp_26/unity_xlslice_8_0_in_context.xdc] for cell 'unity_i/CONTROL_METHOD_SELECTOR/xlslice_9'
Parsing XDC File [/home/stefan/Dropbox/ROB_ELEC/FPGA/PWM/PWM.runs/unity_synth/.Xil/Vivado-14655-Leviathan/dcp_27/unity_xlconcat_0_2_in_context.xdc] for cell 'unity_i/DIRECTION_UNITY_OUTPUT/xlconcat_0'
Finished Parsing XDC File [/home/stefan/Dropbox/ROB_ELEC/FPGA/PWM/PWM.runs/unity_synth/.Xil/Vivado-14655-Leviathan/dcp_27/unity_xlconcat_0_2_in_context.xdc] for cell 'unity_i/DIRECTION_UNITY_OUTPUT/xlconcat_0'
Parsing XDC File [/home/stefan/Dropbox/ROB_ELEC/FPGA/PWM/PWM.runs/unity_synth/.Xil/Vivado-14655-Leviathan/dcp_28/unity_xlconstant_0_1_in_context.xdc] for cell 'unity_i/DIRECTION_UNITY_OUTPUT/xlconstant_0'
Finished Parsing XDC File [/home/stefan/Dropbox/ROB_ELEC/FPGA/PWM/PWM.runs/unity_synth/.Xil/Vivado-14655-Leviathan/dcp_28/unity_xlconstant_0_1_in_context.xdc] for cell 'unity_i/DIRECTION_UNITY_OUTPUT/xlconstant_0'
Parsing XDC File [/home/stefan/Dropbox/ROB_ELEC/FPGA/PWM/PWM.runs/unity_synth/.Xil/Vivado-14655-Leviathan/dcp_29/unity_xlslice_3_0_in_context.xdc] for cell 'unity_i/xlslice_3'
Finished Parsing XDC File [/home/stefan/Dropbox/ROB_ELEC/FPGA/PWM/PWM.runs/unity_synth/.Xil/Vivado-14655-Leviathan/dcp_29/unity_xlslice_3_0_in_context.xdc] for cell 'unity_i/xlslice_3'
Parsing XDC File [/home/stefan/Dropbox/ROB_ELEC/FPGA/PWM/PWM.runs/unity_synth/.Xil/Vivado-14655-Leviathan/dcp_30/unity_AD7887_0_0_in_context.xdc] for cell 'unity_i/ACCELEROMETER_SAMPLER/AD7887_0'
Finished Parsing XDC File [/home/stefan/Dropbox/ROB_ELEC/FPGA/PWM/PWM.runs/unity_synth/.Xil/Vivado-14655-Leviathan/dcp_30/unity_AD7887_0_0_in_context.xdc] for cell 'unity_i/ACCELEROMETER_SAMPLER/AD7887_0'
Parsing XDC File [/home/stefan/Dropbox/ROB_ELEC/FPGA/PWM/PWM.runs/unity_synth/.Xil/Vivado-14655-Leviathan/dcp_31/unity_SPI_Master_0_0_in_context.xdc] for cell 'unity_i/ACCELEROMETER_SAMPLER/SPI_Master_0'
Finished Parsing XDC File [/home/stefan/Dropbox/ROB_ELEC/FPGA/PWM/PWM.runs/unity_synth/.Xil/Vivado-14655-Leviathan/dcp_31/unity_SPI_Master_0_0_in_context.xdc] for cell 'unity_i/ACCELEROMETER_SAMPLER/SPI_Master_0'
Parsing XDC File [/home/stefan/Dropbox/ROB_ELEC/FPGA/PWM/PWM.runs/unity_synth/.Xil/Vivado-14655-Leviathan/dcp_32/design_1_xlconcat_0_1_in_context.xdc] for cell 'unity_i/ACCELEROMETER_SAMPLER/xlconcat_1'
Finished Parsing XDC File [/home/stefan/Dropbox/ROB_ELEC/FPGA/PWM/PWM.runs/unity_synth/.Xil/Vivado-14655-Leviathan/dcp_32/design_1_xlconcat_0_1_in_context.xdc] for cell 'unity_i/ACCELEROMETER_SAMPLER/xlconcat_1'
Parsing XDC File [/home/stefan/Dropbox/ROB_ELEC/FPGA/PWM/PWM.runs/unity_synth/.Xil/Vivado-14655-Leviathan/dcp_33/design_1_xlconstant_1_0_in_context.xdc] for cell 'unity_i/ACCELEROMETER_SAMPLER/xlconstant_1'
Finished Parsing XDC File [/home/stefan/Dropbox/ROB_ELEC/FPGA/PWM/PWM.runs/unity_synth/.Xil/Vivado-14655-Leviathan/dcp_33/design_1_xlconstant_1_0_in_context.xdc] for cell 'unity_i/ACCELEROMETER_SAMPLER/xlconstant_1'
Parsing XDC File [/home/stefan/Dropbox/ROB_ELEC/FPGA/PWM/PWM.runs/unity_synth/.Xil/Vivado-14655-Leviathan/dcp_34/design_1_xlconcat_0_1_in_context.xdc] for cell 'unity_i/ACCELEROMETER_SAMPLER/xlconcat_2'
Finished Parsing XDC File [/home/stefan/Dropbox/ROB_ELEC/FPGA/PWM/PWM.runs/unity_synth/.Xil/Vivado-14655-Leviathan/dcp_34/design_1_xlconcat_0_1_in_context.xdc] for cell 'unity_i/ACCELEROMETER_SAMPLER/xlconcat_2'
Parsing XDC File [/home/stefan/Dropbox/ROB_ELEC/FPGA/PWM/PWM.runs/unity_synth/.Xil/Vivado-14655-Leviathan/dcp_35/unity_PID_0_0_in_context.xdc] for cell 'unity_i/PID_hier/PID_0'
Finished Parsing XDC File [/home/stefan/Dropbox/ROB_ELEC/FPGA/PWM/PWM.runs/unity_synth/.Xil/Vivado-14655-Leviathan/dcp_35/unity_PID_0_0_in_context.xdc] for cell 'unity_i/PID_hier/PID_0'
Parsing XDC File [/home/stefan/Dropbox/ROB_ELEC/FPGA/PWM/PWM.runs/unity_synth/.Xil/Vivado-14655-Leviathan/dcp_36/unity_xlslice_8_0_in_context.xdc] for cell 'unity_i/CONTROL_METHOD_SELECTOR/xlslice_0'
Finished Parsing XDC File [/home/stefan/Dropbox/ROB_ELEC/FPGA/PWM/PWM.runs/unity_synth/.Xil/Vivado-14655-Leviathan/dcp_36/unity_xlslice_8_0_in_context.xdc] for cell 'unity_i/CONTROL_METHOD_SELECTOR/xlslice_0'
Parsing XDC File [/home/stefan/Dropbox/ROB_ELEC/FPGA/PWM/PWM.runs/unity_synth/.Xil/Vivado-14655-Leviathan/dcp_37/unity_vector_mux_0_0_in_context.xdc] for cell 'unity_i/CONTROL_METHOD_SELECTOR/vector_mux_0'
Finished Parsing XDC File [/home/stefan/Dropbox/ROB_ELEC/FPGA/PWM/PWM.runs/unity_synth/.Xil/Vivado-14655-Leviathan/dcp_37/unity_vector_mux_0_0_in_context.xdc] for cell 'unity_i/CONTROL_METHOD_SELECTOR/vector_mux_0'
Parsing XDC File [/home/stefan/Dropbox/ROB_ELEC/FPGA/PWM/PWM.runs/unity_synth/.Xil/Vivado-14655-Leviathan/dcp_38/unity_xlslice_1_1_in_context.xdc] for cell 'unity_i/CONTROL_METHOD_SELECTOR/xlslice_2'
Finished Parsing XDC File [/home/stefan/Dropbox/ROB_ELEC/FPGA/PWM/PWM.runs/unity_synth/.Xil/Vivado-14655-Leviathan/dcp_38/unity_xlslice_1_1_in_context.xdc] for cell 'unity_i/CONTROL_METHOD_SELECTOR/xlslice_2'
Parsing XDC File [/home/stefan/Dropbox/ROB_ELEC/FPGA/PWM/PWM.runs/unity_synth/.Xil/Vivado-14655-Leviathan/dcp_39/unity_AXIS_INVERTER_0_0_in_context.xdc] for cell 'unity_i/ACCELEROMETER_SAMPLER/AXIS_INVERTER_0'
Finished Parsing XDC File [/home/stefan/Dropbox/ROB_ELEC/FPGA/PWM/PWM.runs/unity_synth/.Xil/Vivado-14655-Leviathan/dcp_39/unity_AXIS_INVERTER_0_0_in_context.xdc] for cell 'unity_i/ACCELEROMETER_SAMPLER/AXIS_INVERTER_0'
Parsing XDC File [/home/stefan/Dropbox/ROB_ELEC/FPGA/PWM/PWM.runs/unity_synth/.Xil/Vivado-14655-Leviathan/dcp_40/unity_RUNNING_AVG_0_0_in_context.xdc] for cell 'unity_i/ACCELEROMETER_SAMPLER/RUNNING_AVG_0'
Finished Parsing XDC File [/home/stefan/Dropbox/ROB_ELEC/FPGA/PWM/PWM.runs/unity_synth/.Xil/Vivado-14655-Leviathan/dcp_40/unity_RUNNING_AVG_0_0_in_context.xdc] for cell 'unity_i/ACCELEROMETER_SAMPLER/RUNNING_AVG_0'
Parsing XDC File [/home/stefan/Dropbox/ROB_ELEC/FPGA/PWM/PWM.runs/unity_synth/.Xil/Vivado-14655-Leviathan/dcp_41/unity_Toggler_1_0_in_context.xdc] for cell 'unity_i/ACCELEROMETER_SAMPLER/Toggler_1'
Finished Parsing XDC File [/home/stefan/Dropbox/ROB_ELEC/FPGA/PWM/PWM.runs/unity_synth/.Xil/Vivado-14655-Leviathan/dcp_41/unity_Toggler_1_0_in_context.xdc] for cell 'unity_i/ACCELEROMETER_SAMPLER/Toggler_1'
Parsing XDC File [/home/stefan/Dropbox/ROB_ELEC/FPGA/PWM/PWM.runs/unity_synth/.Xil/Vivado-14655-Leviathan/dcp_42/design_1_xlconcat_0_1_in_context.xdc] for cell 'unity_i/ACCELEROMETER_SAMPLER/xlconcat_3'
Finished Parsing XDC File [/home/stefan/Dropbox/ROB_ELEC/FPGA/PWM/PWM.runs/unity_synth/.Xil/Vivado-14655-Leviathan/dcp_42/design_1_xlconcat_0_1_in_context.xdc] for cell 'unity_i/ACCELEROMETER_SAMPLER/xlconcat_3'
Parsing XDC File [/home/stefan/Dropbox/ROB_ELEC/FPGA/PWM/PWM.runs/unity_synth/.Xil/Vivado-14655-Leviathan/dcp_43/unity_PWM_smoother_0_0_in_context.xdc] for cell 'unity_i/BLDC_MOTOR_CONTROL/PWM_SMOOTHER/PWM_smoother_0'
Finished Parsing XDC File [/home/stefan/Dropbox/ROB_ELEC/FPGA/PWM/PWM.runs/unity_synth/.Xil/Vivado-14655-Leviathan/dcp_43/unity_PWM_smoother_0_0_in_context.xdc] for cell 'unity_i/BLDC_MOTOR_CONTROL/PWM_SMOOTHER/PWM_smoother_0'
Parsing XDC File [/home/stefan/Dropbox/ROB_ELEC/FPGA/PWM/PWM.runs/unity_synth/.Xil/Vivado-14655-Leviathan/dcp_44/unity_SIGNED_TO_UNSIGNED_CONV_0_0_in_context.xdc] for cell 'unity_i/BLDC_MOTOR_CONTROL/PWM_SMOOTHER/SIGNED_TO_UNSIGNED_CONV_0'
Finished Parsing XDC File [/home/stefan/Dropbox/ROB_ELEC/FPGA/PWM/PWM.runs/unity_synth/.Xil/Vivado-14655-Leviathan/dcp_44/unity_SIGNED_TO_UNSIGNED_CONV_0_0_in_context.xdc] for cell 'unity_i/BLDC_MOTOR_CONTROL/PWM_SMOOTHER/SIGNED_TO_UNSIGNED_CONV_0'
Parsing XDC File [/home/stefan/Dropbox/ROB_ELEC/FPGA/PWM/PWM.runs/unity_synth/.Xil/Vivado-14655-Leviathan/dcp_45/unity_UNSIGNED_TO_SIGNED_CONV_0_0_in_context.xdc] for cell 'unity_i/BLDC_MOTOR_CONTROL/PWM_SMOOTHER/UNSIGNED_TO_SIGNED_CONV_0'
Finished Parsing XDC File [/home/stefan/Dropbox/ROB_ELEC/FPGA/PWM/PWM.runs/unity_synth/.Xil/Vivado-14655-Leviathan/dcp_45/unity_UNSIGNED_TO_SIGNED_CONV_0_0_in_context.xdc] for cell 'unity_i/BLDC_MOTOR_CONTROL/PWM_SMOOTHER/UNSIGNED_TO_SIGNED_CONV_0'
Parsing XDC File [/home/stefan/Dropbox/ROB_ELEC/FPGA/PWM/PWM.runs/unity_synth/.Xil/Vivado-14655-Leviathan/dcp_46/BLDC_CONTROL_xlconstant_0_1_in_context.xdc] for cell 'unity_i/BLDC_MOTOR_CONTROL/PWM_SMOOTHER/xlconstant_0'
Finished Parsing XDC File [/home/stefan/Dropbox/ROB_ELEC/FPGA/PWM/PWM.runs/unity_synth/.Xil/Vivado-14655-Leviathan/dcp_46/BLDC_CONTROL_xlconstant_0_1_in_context.xdc] for cell 'unity_i/BLDC_MOTOR_CONTROL/PWM_SMOOTHER/xlconstant_0'
Parsing XDC File [/home/stefan/Dropbox/ROB_ELEC/FPGA/PWM/PWM.srcs/constrs_1/new/constraints.xdc]
WARNING: [Vivado 12-584] No ports matched 'SCKL'. [/home/stefan/Dropbox/ROB_ELEC/FPGA/PWM/PWM.srcs/constrs_1/new/constraints.xdc:4]
WARNING: [Vivado 12-584] No ports matched 'SCKL'. [/home/stefan/Dropbox/ROB_ELEC/FPGA/PWM/PWM.srcs/constrs_1/new/constraints.xdc:5]
Finished Parsing XDC File [/home/stefan/Dropbox/ROB_ELEC/FPGA/PWM/PWM.srcs/constrs_1/new/constraints.xdc]
WARNING: [Project 1-498] One or more constraints failed evaluation while reading constraint file [/home/stefan/Dropbox/ROB_ELEC/FPGA/PWM/PWM.srcs/constrs_1/new/constraints.xdc] and the design contains unresolved black boxes. These constraints will be read post-synthesis (as long as their source constraint file is marked as used_in_implementation) and should be applied correctly then. You should review the constraints listed in the file [.Xil/unity_wrapper_propImpl.xdc] and check the run log file to verify that these constraints were correctly applied.
Parsing XDC File [/home/stefan/Dropbox/ROB_ELEC/FPGA/PWM/PWM.srcs/constrs_1/new/unity_constr.xdc]
WARNING: [Vivado 12-584] No ports matched 'leds_o[1]'. [/home/stefan/Dropbox/ROB_ELEC/FPGA/PWM/PWM.srcs/constrs_1/new/unity_constr.xdc:3]
WARNING: [Vivado 12-584] No ports matched 'leds_o[2]'. [/home/stefan/Dropbox/ROB_ELEC/FPGA/PWM/PWM.srcs/constrs_1/new/unity_constr.xdc:4]
WARNING: [Vivado 12-584] No ports matched 'leds_o[3]'. [/home/stefan/Dropbox/ROB_ELEC/FPGA/PWM/PWM.srcs/constrs_1/new/unity_constr.xdc:5]
WARNING: [Vivado 12-584] No ports matched 'leds_o[4]'. [/home/stefan/Dropbox/ROB_ELEC/FPGA/PWM/PWM.srcs/constrs_1/new/unity_constr.xdc:6]
WARNING: [Vivado 12-584] No ports matched 'leds_o[5]'. [/home/stefan/Dropbox/ROB_ELEC/FPGA/PWM/PWM.srcs/constrs_1/new/unity_constr.xdc:7]
WARNING: [Vivado 12-584] No ports matched 'leds_o[6]'. [/home/stefan/Dropbox/ROB_ELEC/FPGA/PWM/PWM.srcs/constrs_1/new/unity_constr.xdc:8]
WARNING: [Vivado 12-584] No ports matched 'leds_o[7]'. [/home/stefan/Dropbox/ROB_ELEC/FPGA/PWM/PWM.srcs/constrs_1/new/unity_constr.xdc:9]
WARNING: [Vivado 12-584] No ports matched 'leds_o[7]'. [/home/stefan/Dropbox/ROB_ELEC/FPGA/PWM/PWM.srcs/constrs_1/new/unity_constr.xdc:11]
WARNING: [Vivado 12-584] No ports matched 'leds_o[6]'. [/home/stefan/Dropbox/ROB_ELEC/FPGA/PWM/PWM.srcs/constrs_1/new/unity_constr.xdc:12]
WARNING: [Vivado 12-584] No ports matched 'leds_o[5]'. [/home/stefan/Dropbox/ROB_ELEC/FPGA/PWM/PWM.srcs/constrs_1/new/unity_constr.xdc:13]
WARNING: [Vivado 12-584] No ports matched 'leds_o[4]'. [/home/stefan/Dropbox/ROB_ELEC/FPGA/PWM/PWM.srcs/constrs_1/new/unity_constr.xdc:14]
WARNING: [Vivado 12-584] No ports matched 'leds_o[3]'. [/home/stefan/Dropbox/ROB_ELEC/FPGA/PWM/PWM.srcs/constrs_1/new/unity_constr.xdc:15]
WARNING: [Vivado 12-584] No ports matched 'leds_o[2]'. [/home/stefan/Dropbox/ROB_ELEC/FPGA/PWM/PWM.srcs/constrs_1/new/unity_constr.xdc:16]
WARNING: [Vivado 12-584] No ports matched 'leds_o[1]'. [/home/stefan/Dropbox/ROB_ELEC/FPGA/PWM/PWM.srcs/constrs_1/new/unity_constr.xdc:18]
WARNING: [Vivado 12-584] No ports matched 'leds_o[0]'. [/home/stefan/Dropbox/ROB_ELEC/FPGA/PWM/PWM.srcs/constrs_1/new/unity_constr.xdc:19]
WARNING: [Vivado 12-584] No ports matched 'leds_o[0]'. [/home/stefan/Dropbox/ROB_ELEC/FPGA/PWM/PWM.srcs/constrs_1/new/unity_constr.xdc:34]
WARNING: [Vivado 12-584] No ports matched 'PWM_out'. [/home/stefan/Dropbox/ROB_ELEC/FPGA/PWM/PWM.srcs/constrs_1/new/unity_constr.xdc:43]
WARNING: [Vivado 12-584] No ports matched 'SW_A_in'. [/home/stefan/Dropbox/ROB_ELEC/FPGA/PWM/PWM.srcs/constrs_1/new/unity_constr.xdc:58]
WARNING: [Vivado 12-584] No ports matched 'SW_B_in'. [/home/stefan/Dropbox/ROB_ELEC/FPGA/PWM/PWM.srcs/constrs_1/new/unity_constr.xdc:59]
WARNING: [Vivado 12-584] No ports matched 'SW_B_in'. [/home/stefan/Dropbox/ROB_ELEC/FPGA/PWM/PWM.srcs/constrs_1/new/unity_constr.xdc:60]
WARNING: [Vivado 12-584] No ports matched 'SW_A_in'. [/home/stefan/Dropbox/ROB_ELEC/FPGA/PWM/PWM.srcs/constrs_1/new/unity_constr.xdc:61]
Finished Parsing XDC File [/home/stefan/Dropbox/ROB_ELEC/FPGA/PWM/PWM.srcs/constrs_1/new/unity_constr.xdc]
WARNING: [Project 1-498] One or more constraints failed evaluation while reading constraint file [/home/stefan/Dropbox/ROB_ELEC/FPGA/PWM/PWM.srcs/constrs_1/new/unity_constr.xdc] and the design contains unresolved black boxes. These constraints will be read post-synthesis (as long as their source constraint file is marked as used_in_implementation) and should be applied correctly then. You should review the constraints listed in the file [.Xil/unity_wrapper_propImpl.xdc] and check the run log file to verify that these constraints were correctly applied.
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [/home/stefan/Dropbox/ROB_ELEC/FPGA/PWM/PWM.srcs/constrs_1/new/unity_constr.xdc]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/unity_wrapper_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/unity_wrapper_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
Parsing XDC File [/home/stefan/Dropbox/ROB_ELEC/FPGA/PWM/PWM.runs/unity_synth/dont_touch.xdc]
Finished Parsing XDC File [/home/stefan/Dropbox/ROB_ELEC/FPGA/PWM/PWM.runs/unity_synth/dont_touch.xdc]
Completed Processing XDC Constraints

INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Constraint Validation Runtime : Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.01 . Memory (MB): peak = 1429.074 ; gain = 0.000 ; free physical = 2233 ; free virtual = 19950
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:23 ; elapsed = 00:00:24 . Memory (MB): peak = 1429.074 ; gain = 525.699 ; free physical = 2245 ; free virtual = 19963
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7z010clg225-1
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:23 ; elapsed = 00:00:24 . Memory (MB): peak = 1429.074 ; gain = 525.699 ; free physical = 2245 ; free virtual = 19963
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
Applied set_property IO_BUFFER_TYPE = NONE for FIXED_IO_mio[0]. (constraint file  /home/stefan/Dropbox/ROB_ELEC/FPGA/PWM/PWM.runs/unity_synth/.Xil/Vivado-14655-Leviathan/dcp/unity_processing_system7_0_0_in_context.xdc, line 4).
Applied set_property CLOCK_BUFFER_TYPE = NONE for FIXED_IO_mio[0]. (constraint file  /home/stefan/Dropbox/ROB_ELEC/FPGA/PWM/PWM.runs/unity_synth/.Xil/Vivado-14655-Leviathan/dcp/unity_processing_system7_0_0_in_context.xdc, line 5).
Applied set_property IO_BUFFER_TYPE = NONE for FIXED_IO_mio[10]. (constraint file  /home/stefan/Dropbox/ROB_ELEC/FPGA/PWM/PWM.runs/unity_synth/.Xil/Vivado-14655-Leviathan/dcp/unity_processing_system7_0_0_in_context.xdc, line 6).
Applied set_property CLOCK_BUFFER_TYPE = NONE for FIXED_IO_mio[10]. (constraint file  /home/stefan/Dropbox/ROB_ELEC/FPGA/PWM/PWM.runs/unity_synth/.Xil/Vivado-14655-Leviathan/dcp/unity_processing_system7_0_0_in_context.xdc, line 7).
Applied set_property IO_BUFFER_TYPE = NONE for FIXED_IO_mio[11]. (constraint file  /home/stefan/Dropbox/ROB_ELEC/FPGA/PWM/PWM.runs/unity_synth/.Xil/Vivado-14655-Leviathan/dcp/unity_processing_system7_0_0_in_context.xdc, line 8).
Applied set_property CLOCK_BUFFER_TYPE = NONE for FIXED_IO_mio[11]. (constraint file  /home/stefan/Dropbox/ROB_ELEC/FPGA/PWM/PWM.runs/unity_synth/.Xil/Vivado-14655-Leviathan/dcp/unity_processing_system7_0_0_in_context.xdc, line 9).
Applied set_property IO_BUFFER_TYPE = NONE for FIXED_IO_mio[12]. (constraint file  /home/stefan/Dropbox/ROB_ELEC/FPGA/PWM/PWM.runs/unity_synth/.Xil/Vivado-14655-Leviathan/dcp/unity_processing_system7_0_0_in_context.xdc, line 10).
Applied set_property CLOCK_BUFFER_TYPE = NONE for FIXED_IO_mio[12]. (constraint file  /home/stefan/Dropbox/ROB_ELEC/FPGA/PWM/PWM.runs/unity_synth/.Xil/Vivado-14655-Leviathan/dcp/unity_processing_system7_0_0_in_context.xdc, line 11).
Applied set_property IO_BUFFER_TYPE = NONE for FIXED_IO_mio[13]. (constraint file  /home/stefan/Dropbox/ROB_ELEC/FPGA/PWM/PWM.runs/unity_synth/.Xil/Vivado-14655-Leviathan/dcp/unity_processing_system7_0_0_in_context.xdc, line 12).
Applied set_property CLOCK_BUFFER_TYPE = NONE for FIXED_IO_mio[13]. (constraint file  /home/stefan/Dropbox/ROB_ELEC/FPGA/PWM/PWM.runs/unity_synth/.Xil/Vivado-14655-Leviathan/dcp/unity_processing_system7_0_0_in_context.xdc, line 13).
Applied set_property IO_BUFFER_TYPE = NONE for FIXED_IO_mio[14]. (constraint file  /home/stefan/Dropbox/ROB_ELEC/FPGA/PWM/PWM.runs/unity_synth/.Xil/Vivado-14655-Leviathan/dcp/unity_processing_system7_0_0_in_context.xdc, line 14).
Applied set_property CLOCK_BUFFER_TYPE = NONE for FIXED_IO_mio[14]. (constraint file  /home/stefan/Dropbox/ROB_ELEC/FPGA/PWM/PWM.runs/unity_synth/.Xil/Vivado-14655-Leviathan/dcp/unity_processing_system7_0_0_in_context.xdc, line 15).
Applied set_property IO_BUFFER_TYPE = NONE for FIXED_IO_mio[15]. (constraint file  /home/stefan/Dropbox/ROB_ELEC/FPGA/PWM/PWM.runs/unity_synth/.Xil/Vivado-14655-Leviathan/dcp/unity_processing_system7_0_0_in_context.xdc, line 16).
Applied set_property CLOCK_BUFFER_TYPE = NONE for FIXED_IO_mio[15]. (constraint file  /home/stefan/Dropbox/ROB_ELEC/FPGA/PWM/PWM.runs/unity_synth/.Xil/Vivado-14655-Leviathan/dcp/unity_processing_system7_0_0_in_context.xdc, line 17).
Applied set_property IO_BUFFER_TYPE = NONE for FIXED_IO_mio[16]. (constraint file  /home/stefan/Dropbox/ROB_ELEC/FPGA/PWM/PWM.runs/unity_synth/.Xil/Vivado-14655-Leviathan/dcp/unity_processing_system7_0_0_in_context.xdc, line 18).
Applied set_property CLOCK_BUFFER_TYPE = NONE for FIXED_IO_mio[16]. (constraint file  /home/stefan/Dropbox/ROB_ELEC/FPGA/PWM/PWM.runs/unity_synth/.Xil/Vivado-14655-Leviathan/dcp/unity_processing_system7_0_0_in_context.xdc, line 19).
Applied set_property IO_BUFFER_TYPE = NONE for FIXED_IO_mio[17]. (constraint file  /home/stefan/Dropbox/ROB_ELEC/FPGA/PWM/PWM.runs/unity_synth/.Xil/Vivado-14655-Leviathan/dcp/unity_processing_system7_0_0_in_context.xdc, line 20).
Applied set_property CLOCK_BUFFER_TYPE = NONE for FIXED_IO_mio[17]. (constraint file  /home/stefan/Dropbox/ROB_ELEC/FPGA/PWM/PWM.runs/unity_synth/.Xil/Vivado-14655-Leviathan/dcp/unity_processing_system7_0_0_in_context.xdc, line 21).
Applied set_property IO_BUFFER_TYPE = NONE for FIXED_IO_mio[18]. (constraint file  /home/stefan/Dropbox/ROB_ELEC/FPGA/PWM/PWM.runs/unity_synth/.Xil/Vivado-14655-Leviathan/dcp/unity_processing_system7_0_0_in_context.xdc, line 22).
Applied set_property CLOCK_BUFFER_TYPE = NONE for FIXED_IO_mio[18]. (constraint file  /home/stefan/Dropbox/ROB_ELEC/FPGA/PWM/PWM.runs/unity_synth/.Xil/Vivado-14655-Leviathan/dcp/unity_processing_system7_0_0_in_context.xdc, line 23).
Applied set_property IO_BUFFER_TYPE = NONE for FIXED_IO_mio[19]. (constraint file  /home/stefan/Dropbox/ROB_ELEC/FPGA/PWM/PWM.runs/unity_synth/.Xil/Vivado-14655-Leviathan/dcp/unity_processing_system7_0_0_in_context.xdc, line 24).
Applied set_property CLOCK_BUFFER_TYPE = NONE for FIXED_IO_mio[19]. (constraint file  /home/stefan/Dropbox/ROB_ELEC/FPGA/PWM/PWM.runs/unity_synth/.Xil/Vivado-14655-Leviathan/dcp/unity_processing_system7_0_0_in_context.xdc, line 25).
Applied set_property IO_BUFFER_TYPE = NONE for FIXED_IO_mio[1]. (constraint file  /home/stefan/Dropbox/ROB_ELEC/FPGA/PWM/PWM.runs/unity_synth/.Xil/Vivado-14655-Leviathan/dcp/unity_processing_system7_0_0_in_context.xdc, line 26).
Applied set_property CLOCK_BUFFER_TYPE = NONE for FIXED_IO_mio[1]. (constraint file  /home/stefan/Dropbox/ROB_ELEC/FPGA/PWM/PWM.runs/unity_synth/.Xil/Vivado-14655-Leviathan/dcp/unity_processing_system7_0_0_in_context.xdc, line 27).
Applied set_property IO_BUFFER_TYPE = NONE for FIXED_IO_mio[20]. (constraint file  /home/stefan/Dropbox/ROB_ELEC/FPGA/PWM/PWM.runs/unity_synth/.Xil/Vivado-14655-Leviathan/dcp/unity_processing_system7_0_0_in_context.xdc, line 28).
Applied set_property CLOCK_BUFFER_TYPE = NONE for FIXED_IO_mio[20]. (constraint file  /home/stefan/Dropbox/ROB_ELEC/FPGA/PWM/PWM.runs/unity_synth/.Xil/Vivado-14655-Leviathan/dcp/unity_processing_system7_0_0_in_context.xdc, line 29).
Applied set_property IO_BUFFER_TYPE = NONE for FIXED_IO_mio[21]. (constraint file  /home/stefan/Dropbox/ROB_ELEC/FPGA/PWM/PWM.runs/unity_synth/.Xil/Vivado-14655-Leviathan/dcp/unity_processing_system7_0_0_in_context.xdc, line 30).
Applied set_property CLOCK_BUFFER_TYPE = NONE for FIXED_IO_mio[21]. (constraint file  /home/stefan/Dropbox/ROB_ELEC/FPGA/PWM/PWM.runs/unity_synth/.Xil/Vivado-14655-Leviathan/dcp/unity_processing_system7_0_0_in_context.xdc, line 31).
Applied set_property IO_BUFFER_TYPE = NONE for FIXED_IO_mio[22]. (constraint file  /home/stefan/Dropbox/ROB_ELEC/FPGA/PWM/PWM.runs/unity_synth/.Xil/Vivado-14655-Leviathan/dcp/unity_processing_system7_0_0_in_context.xdc, line 32).
Applied set_property CLOCK_BUFFER_TYPE = NONE for FIXED_IO_mio[22]. (constraint file  /home/stefan/Dropbox/ROB_ELEC/FPGA/PWM/PWM.runs/unity_synth/.Xil/Vivado-14655-Leviathan/dcp/unity_processing_system7_0_0_in_context.xdc, line 33).
Applied set_property IO_BUFFER_TYPE = NONE for FIXED_IO_mio[23]. (constraint file  /home/stefan/Dropbox/ROB_ELEC/FPGA/PWM/PWM.runs/unity_synth/.Xil/Vivado-14655-Leviathan/dcp/unity_processing_system7_0_0_in_context.xdc, line 34).
Applied set_property CLOCK_BUFFER_TYPE = NONE for FIXED_IO_mio[23]. (constraint file  /home/stefan/Dropbox/ROB_ELEC/FPGA/PWM/PWM.runs/unity_synth/.Xil/Vivado-14655-Leviathan/dcp/unity_processing_system7_0_0_in_context.xdc, line 35).
Applied set_property IO_BUFFER_TYPE = NONE for FIXED_IO_mio[24]. (constraint file  /home/stefan/Dropbox/ROB_ELEC/FPGA/PWM/PWM.runs/unity_synth/.Xil/Vivado-14655-Leviathan/dcp/unity_processing_system7_0_0_in_context.xdc, line 36).
Applied set_property CLOCK_BUFFER_TYPE = NONE for FIXED_IO_mio[24]. (constraint file  /home/stefan/Dropbox/ROB_ELEC/FPGA/PWM/PWM.runs/unity_synth/.Xil/Vivado-14655-Leviathan/dcp/unity_processing_system7_0_0_in_context.xdc, line 37).
Applied set_property IO_BUFFER_TYPE = NONE for FIXED_IO_mio[25]. (constraint file  /home/stefan/Dropbox/ROB_ELEC/FPGA/PWM/PWM.runs/unity_synth/.Xil/Vivado-14655-Leviathan/dcp/unity_processing_system7_0_0_in_context.xdc, line 38).
Applied set_property CLOCK_BUFFER_TYPE = NONE for FIXED_IO_mio[25]. (constraint file  /home/stefan/Dropbox/ROB_ELEC/FPGA/PWM/PWM.runs/unity_synth/.Xil/Vivado-14655-Leviathan/dcp/unity_processing_system7_0_0_in_context.xdc, line 39).
Applied set_property IO_BUFFER_TYPE = NONE for FIXED_IO_mio[26]. (constraint file  /home/stefan/Dropbox/ROB_ELEC/FPGA/PWM/PWM.runs/unity_synth/.Xil/Vivado-14655-Leviathan/dcp/unity_processing_system7_0_0_in_context.xdc, line 40).
Applied set_property CLOCK_BUFFER_TYPE = NONE for FIXED_IO_mio[26]. (constraint file  /home/stefan/Dropbox/ROB_ELEC/FPGA/PWM/PWM.runs/unity_synth/.Xil/Vivado-14655-Leviathan/dcp/unity_processing_system7_0_0_in_context.xdc, line 41).
Applied set_property IO_BUFFER_TYPE = NONE for FIXED_IO_mio[27]. (constraint file  /home/stefan/Dropbox/ROB_ELEC/FPGA/PWM/PWM.runs/unity_synth/.Xil/Vivado-14655-Leviathan/dcp/unity_processing_system7_0_0_in_context.xdc, line 42).
Applied set_property CLOCK_BUFFER_TYPE = NONE for FIXED_IO_mio[27]. (constraint file  /home/stefan/Dropbox/ROB_ELEC/FPGA/PWM/PWM.runs/unity_synth/.Xil/Vivado-14655-Leviathan/dcp/unity_processing_system7_0_0_in_context.xdc, line 43).
Applied set_property IO_BUFFER_TYPE = NONE for FIXED_IO_mio[28]. (constraint file  /home/stefan/Dropbox/ROB_ELEC/FPGA/PWM/PWM.runs/unity_synth/.Xil/Vivado-14655-Leviathan/dcp/unity_processing_system7_0_0_in_context.xdc, line 44).
Applied set_property CLOCK_BUFFER_TYPE = NONE for FIXED_IO_mio[28]. (constraint file  /home/stefan/Dropbox/ROB_ELEC/FPGA/PWM/PWM.runs/unity_synth/.Xil/Vivado-14655-Leviathan/dcp/unity_processing_system7_0_0_in_context.xdc, line 45).
Applied set_property IO_BUFFER_TYPE = NONE for FIXED_IO_mio[29]. (constraint file  /home/stefan/Dropbox/ROB_ELEC/FPGA/PWM/PWM.runs/unity_synth/.Xil/Vivado-14655-Leviathan/dcp/unity_processing_system7_0_0_in_context.xdc, line 46).
Applied set_property CLOCK_BUFFER_TYPE = NONE for FIXED_IO_mio[29]. (constraint file  /home/stefan/Dropbox/ROB_ELEC/FPGA/PWM/PWM.runs/unity_synth/.Xil/Vivado-14655-Leviathan/dcp/unity_processing_system7_0_0_in_context.xdc, line 47).
Applied set_property IO_BUFFER_TYPE = NONE for FIXED_IO_mio[2]. (constraint file  /home/stefan/Dropbox/ROB_ELEC/FPGA/PWM/PWM.runs/unity_synth/.Xil/Vivado-14655-Leviathan/dcp/unity_processing_system7_0_0_in_context.xdc, line 48).
Applied set_property CLOCK_BUFFER_TYPE = NONE for FIXED_IO_mio[2]. (constraint file  /home/stefan/Dropbox/ROB_ELEC/FPGA/PWM/PWM.runs/unity_synth/.Xil/Vivado-14655-Leviathan/dcp/unity_processing_system7_0_0_in_context.xdc, line 49).
Applied set_property IO_BUFFER_TYPE = NONE for FIXED_IO_mio[30]. (constraint file  /home/stefan/Dropbox/ROB_ELEC/FPGA/PWM/PWM.runs/unity_synth/.Xil/Vivado-14655-Leviathan/dcp/unity_processing_system7_0_0_in_context.xdc, line 50).
Applied set_property CLOCK_BUFFER_TYPE = NONE for FIXED_IO_mio[30]. (constraint file  /home/stefan/Dropbox/ROB_ELEC/FPGA/PWM/PWM.runs/unity_synth/.Xil/Vivado-14655-Leviathan/dcp/unity_processing_system7_0_0_in_context.xdc, line 51).
Applied set_property IO_BUFFER_TYPE = NONE for FIXED_IO_mio[31]. (constraint file  /home/stefan/Dropbox/ROB_ELEC/FPGA/PWM/PWM.runs/unity_synth/.Xil/Vivado-14655-Leviathan/dcp/unity_processing_system7_0_0_in_context.xdc, line 52).
Applied set_property CLOCK_BUFFER_TYPE = NONE for FIXED_IO_mio[31]. (constraint file  /home/stefan/Dropbox/ROB_ELEC/FPGA/PWM/PWM.runs/unity_synth/.Xil/Vivado-14655-Leviathan/dcp/unity_processing_system7_0_0_in_context.xdc, line 53).
Applied set_property IO_BUFFER_TYPE = NONE for FIXED_IO_mio[3]. (constraint file  /home/stefan/Dropbox/ROB_ELEC/FPGA/PWM/PWM.runs/unity_synth/.Xil/Vivado-14655-Leviathan/dcp/unity_processing_system7_0_0_in_context.xdc, line 54).
Applied set_property CLOCK_BUFFER_TYPE = NONE for FIXED_IO_mio[3]. (constraint file  /home/stefan/Dropbox/ROB_ELEC/FPGA/PWM/PWM.runs/unity_synth/.Xil/Vivado-14655-Leviathan/dcp/unity_processing_system7_0_0_in_context.xdc, line 55).
Applied set_property IO_BUFFER_TYPE = NONE for FIXED_IO_mio[4]. (constraint file  /home/stefan/Dropbox/ROB_ELEC/FPGA/PWM/PWM.runs/unity_synth/.Xil/Vivado-14655-Leviathan/dcp/unity_processing_system7_0_0_in_context.xdc, line 56).
Applied set_property CLOCK_BUFFER_TYPE = NONE for FIXED_IO_mio[4]. (constraint file  /home/stefan/Dropbox/ROB_ELEC/FPGA/PWM/PWM.runs/unity_synth/.Xil/Vivado-14655-Leviathan/dcp/unity_processing_system7_0_0_in_context.xdc, line 57).
Applied set_property IO_BUFFER_TYPE = NONE for FIXED_IO_mio[5]. (constraint file  /home/stefan/Dropbox/ROB_ELEC/FPGA/PWM/PWM.runs/unity_synth/.Xil/Vivado-14655-Leviathan/dcp/unity_processing_system7_0_0_in_context.xdc, line 58).
Applied set_property CLOCK_BUFFER_TYPE = NONE for FIXED_IO_mio[5]. (constraint file  /home/stefan/Dropbox/ROB_ELEC/FPGA/PWM/PWM.runs/unity_synth/.Xil/Vivado-14655-Leviathan/dcp/unity_processing_system7_0_0_in_context.xdc, line 59).
Applied set_property IO_BUFFER_TYPE = NONE for FIXED_IO_mio[6]. (constraint file  /home/stefan/Dropbox/ROB_ELEC/FPGA/PWM/PWM.runs/unity_synth/.Xil/Vivado-14655-Leviathan/dcp/unity_processing_system7_0_0_in_context.xdc, line 60).
Applied set_property CLOCK_BUFFER_TYPE = NONE for FIXED_IO_mio[6]. (constraint file  /home/stefan/Dropbox/ROB_ELEC/FPGA/PWM/PWM.runs/unity_synth/.Xil/Vivado-14655-Leviathan/dcp/unity_processing_system7_0_0_in_context.xdc, line 61).
Applied set_property IO_BUFFER_TYPE = NONE for FIXED_IO_mio[7]. (constraint file  /home/stefan/Dropbox/ROB_ELEC/FPGA/PWM/PWM.runs/unity_synth/.Xil/Vivado-14655-Leviathan/dcp/unity_processing_system7_0_0_in_context.xdc, line 62).
Applied set_property CLOCK_BUFFER_TYPE = NONE for FIXED_IO_mio[7]. (constraint file  /home/stefan/Dropbox/ROB_ELEC/FPGA/PWM/PWM.runs/unity_synth/.Xil/Vivado-14655-Leviathan/dcp/unity_processing_system7_0_0_in_context.xdc, line 63).
Applied set_property IO_BUFFER_TYPE = NONE for FIXED_IO_mio[8]. (constraint file  /home/stefan/Dropbox/ROB_ELEC/FPGA/PWM/PWM.runs/unity_synth/.Xil/Vivado-14655-Leviathan/dcp/unity_processing_system7_0_0_in_context.xdc, line 64).
Applied set_property CLOCK_BUFFER_TYPE = NONE for FIXED_IO_mio[8]. (constraint file  /home/stefan/Dropbox/ROB_ELEC/FPGA/PWM/PWM.runs/unity_synth/.Xil/Vivado-14655-Leviathan/dcp/unity_processing_system7_0_0_in_context.xdc, line 65).
Applied set_property IO_BUFFER_TYPE = NONE for FIXED_IO_mio[9]. (constraint file  /home/stefan/Dropbox/ROB_ELEC/FPGA/PWM/PWM.runs/unity_synth/.Xil/Vivado-14655-Leviathan/dcp/unity_processing_system7_0_0_in_context.xdc, line 66).
Applied set_property CLOCK_BUFFER_TYPE = NONE for FIXED_IO_mio[9]. (constraint file  /home/stefan/Dropbox/ROB_ELEC/FPGA/PWM/PWM.runs/unity_synth/.Xil/Vivado-14655-Leviathan/dcp/unity_processing_system7_0_0_in_context.xdc, line 67).
Applied set_property IO_BUFFER_TYPE = NONE for FIXED_IO_ps_clk. (constraint file  /home/stefan/Dropbox/ROB_ELEC/FPGA/PWM/PWM.runs/unity_synth/.Xil/Vivado-14655-Leviathan/dcp/unity_processing_system7_0_0_in_context.xdc, line 68).
Applied set_property CLOCK_BUFFER_TYPE = NONE for FIXED_IO_ps_clk. (constraint file  /home/stefan/Dropbox/ROB_ELEC/FPGA/PWM/PWM.runs/unity_synth/.Xil/Vivado-14655-Leviathan/dcp/unity_processing_system7_0_0_in_context.xdc, line 69).
Applied set_property IO_BUFFER_TYPE = NONE for FIXED_IO_ps_porb. (constraint file  /home/stefan/Dropbox/ROB_ELEC/FPGA/PWM/PWM.runs/unity_synth/.Xil/Vivado-14655-Leviathan/dcp/unity_processing_system7_0_0_in_context.xdc, line 70).
Applied set_property CLOCK_BUFFER_TYPE = NONE for FIXED_IO_ps_porb. (constraint file  /home/stefan/Dropbox/ROB_ELEC/FPGA/PWM/PWM.runs/unity_synth/.Xil/Vivado-14655-Leviathan/dcp/unity_processing_system7_0_0_in_context.xdc, line 71).
Applied set_property IO_BUFFER_TYPE = NONE for FIXED_IO_ps_srstb. (constraint file  /home/stefan/Dropbox/ROB_ELEC/FPGA/PWM/PWM.runs/unity_synth/.Xil/Vivado-14655-Leviathan/dcp/unity_processing_system7_0_0_in_context.xdc, line 72).
Applied set_property CLOCK_BUFFER_TYPE = NONE for FIXED_IO_ps_srstb. (constraint file  /home/stefan/Dropbox/ROB_ELEC/FPGA/PWM/PWM.runs/unity_synth/.Xil/Vivado-14655-Leviathan/dcp/unity_processing_system7_0_0_in_context.xdc, line 73).
Applied set_property DONT_TOUCH = true for unity_i. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for unity_i/ACCELEROMETER_SAMPLER/AD7887_0. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for unity_i/ACCELEROMETER_SAMPLER/AXIS_INVERTER_0. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for unity_i/ACCELEROMETER_SAMPLER/RUNNING_AVG_0. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for unity_i/ACCELEROMETER_SAMPLER/SPI_Master_0. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for unity_i/ACCELEROMETER_SAMPLER/Toggler_1. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for unity_i/ACCELEROMETER_SAMPLER/xlconcat_1. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for unity_i/ACCELEROMETER_SAMPLER/xlconcat_2. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for unity_i/ACCELEROMETER_SAMPLER/xlconcat_3. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for unity_i/ACCELEROMETER_SAMPLER/xlconstant_1. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for unity_i/BLDC_MOTOR_CONTROL/BLDC_SPEED_OBSERVER_0. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for unity_i/BLDC_MOTOR_CONTROL/DIR_SENSE_0. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for unity_i/BLDC_MOTOR_CONTROL/PWM_SMOOTHER/PWM_smoother_0. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for unity_i/BLDC_MOTOR_CONTROL/PWM_SMOOTHER/SIGNED_TO_UNSIGNED_CONV_0. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for unity_i/BLDC_MOTOR_CONTROL/PWM_SMOOTHER/UNSIGNED_TO_SIGNED_CONV_0. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for unity_i/BLDC_MOTOR_CONTROL/PWM_SMOOTHER/xlconstant_0. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for unity_i/BLDC_MOTOR_CONTROL/PWM_generator_0. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for unity_i/BLDC_MOTOR_CONTROL/STARTUP/BLDC_STARTUP_0. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for unity_i/BLDC_MOTOR_CONTROL/STARTUP/OL_BLDC_Stepper_0. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for unity_i/BLDC_MOTOR_CONTROL/STARTUP/STARTUP_PWM_MOD/STARTUP_PWM. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for unity_i/BLDC_MOTOR_CONTROL/STARTUP/STARTUP_PWM_MOD/xlconstant_3. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for unity_i/BLDC_MOTOR_CONTROL/STARTUP/vector_mux_1. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for unity_i/BLDC_MOTOR_CONTROL/STARTUP/vector_mux_2. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for unity_i/BLDC_MOTOR_CONTROL/STARTUP/xlconcat_1. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for unity_i/BLDC_MOTOR_CONTROL/STATE_CONTROLLER/BLDC_DIR_CTRL_0. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for unity_i/BLDC_MOTOR_CONTROL/STATE_CONTROLLER/BLDC_STATE_CONTROLLER_0. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for unity_i/BLDC_MOTOR_CONTROL/STATE_CONTROLLER/xlslice_0. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for unity_i/BLDC_MOTOR_CONTROL/STATE_CONTROLLER/xlslice_1. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for unity_i/BLDC_MOTOR_CONTROL/STATE_CONTROLLER/xlslice_2. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for unity_i/BLDC_MOTOR_CONTROL/VECTOR_INV_0. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for unity_i/CONTROL_METHOD_SELECTOR/vector_mux_0. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for unity_i/CONTROL_METHOD_SELECTOR/xlslice_0. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for unity_i/CONTROL_METHOD_SELECTOR/xlslice_2. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for unity_i/CONTROL_METHOD_SELECTOR/xlslice_9. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for unity_i/DIRECTION_TOGGLER/Debouncer_5. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for unity_i/DIRECTION_TOGGLER/Toggler_0. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for unity_i/DIRECTION_TOGGLER/inverter_1. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for unity_i/DIRECTION_UNITY_OUTPUT/xlconcat_0. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for unity_i/DIRECTION_UNITY_OUTPUT/xlconstant_0. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for unity_i/PID_hier/PID_0. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for unity_i/RESET. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for unity_i/STARTUP_BUTTON/Debouncer_6. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for unity_i/STARTUP_BUTTON/PULSER_0. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for unity_i/STARTUP_BUTTON/inverter_2. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for unity_i/processing_system7_0. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for unity_i/unity_ctrl_0. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for unity_i/xlslice_3. (constraint file  auto generated constraint, line ).
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:24 ; elapsed = 00:00:24 . Memory (MB): peak = 1429.074 ; gain = 525.699 ; free physical = 2245 ; free virtual = 19963
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:24 ; elapsed = 00:00:24 . Memory (MB): peak = 1429.074 ; gain = 525.699 ; free physical = 2245 ; free virtual = 19963
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Hierarchical Component Statistics 
---------------------------------------------------------------------------------
Hierarchical RTL Component report 
---------------------------------------------------------------------------------
Finished RTL Hierarchical Component Statistics
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 80 (col length:40)
BRAMs: 120 (col length: RAMB18 40 RAMB36 20)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:24 ; elapsed = 00:00:25 . Memory (MB): peak = 1429.074 ; gain = 525.699 ; free physical = 2245 ; free virtual = 19963
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
INFO: [Synth 8-5578] Moved timing constraint from pin 'unity_i/processing_system7_0/FCLK_CLK0' to pin 'unity_i/processing_system7_0/bbstub_FCLK_CLK0/O'
INFO: [Synth 8-5578] Moved timing constraint from pin 'unity_i/processing_system7_0/FCLK_CLK1' to pin 'unity_i/processing_system7_0/bbstub_FCLK_CLK1/O'
INFO: [Synth 8-5578] Moved timing constraint from pin 'unity_i/processing_system7_0/FCLK_CLK2' to pin 'unity_i/processing_system7_0/bbstub_FCLK_CLK2/O'
INFO: [Synth 8-5819] Moved 3 constraints on hierarchical pins to their respective driving/loading pins
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:00:33 ; elapsed = 00:00:34 . Memory (MB): peak = 1429.074 ; gain = 525.699 ; free physical = 2221 ; free virtual = 19934
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:33 ; elapsed = 00:00:34 . Memory (MB): peak = 1429.074 ; gain = 525.699 ; free physical = 2221 ; free virtual = 19933
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:33 ; elapsed = 00:00:34 . Memory (MB): peak = 1429.074 ; gain = 525.699 ; free physical = 2211 ; free virtual = 19924
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:34 ; elapsed = 00:00:34 . Memory (MB): peak = 1429.074 ; gain = 525.699 ; free physical = 2211 ; free virtual = 19924
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:34 ; elapsed = 00:00:34 . Memory (MB): peak = 1429.074 ; gain = 525.699 ; free physical = 2211 ; free virtual = 19924
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:34 ; elapsed = 00:00:34 . Memory (MB): peak = 1429.074 ; gain = 525.699 ; free physical = 2211 ; free virtual = 19924
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:34 ; elapsed = 00:00:34 . Memory (MB): peak = 1429.074 ; gain = 525.699 ; free physical = 2211 ; free virtual = 19924
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:34 ; elapsed = 00:00:34 . Memory (MB): peak = 1429.074 ; gain = 525.699 ; free physical = 2211 ; free virtual = 19924
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:00:34 ; elapsed = 00:00:34 . Memory (MB): peak = 1429.074 ; gain = 525.699 ; free physical = 2211 ; free virtual = 19924
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+------+----------------------------------+----------+
|      |BlackBox name                     |Instances |
+------+----------------------------------+----------+
|1     |unity_xlslice_1_1                 |         1|
|2     |unity_processing_system7_0_0      |         1|
|3     |unity_unity_ctrl_0_0              |         1|
|4     |unity_xlslice_3_0                 |         1|
|5     |unity_AD7887_0_0                  |         1|
|6     |unity_AXIS_INVERTER_0_0           |         1|
|7     |unity_RUNNING_AVG_0_0             |         1|
|8     |unity_SPI_Master_0_0              |         1|
|9     |unity_Toggler_1_0                 |         1|
|10    |unity_xlconcat_1_0                |         1|
|11    |unity_xlconcat_1_1                |         1|
|12    |unity_xlconcat_1_2                |         1|
|13    |unity_xlconstant_1_0              |         1|
|14    |unity_BLDC_SPEED_OBSERVER_0_1     |         1|
|15    |unity_DIR_SENSE_0_0               |         1|
|16    |unity_PWM_generator_0_0           |         1|
|17    |unity_VECTOR_INV_0_0              |         1|
|18    |unity_PWM_smoother_0_0            |         1|
|19    |unity_SIGNED_TO_UNSIGNED_CONV_0_0 |         1|
|20    |unity_UNSIGNED_TO_SIGNED_CONV_0_0 |         1|
|21    |unity_xlconstant_0_0              |         1|
|22    |unity_BLDC_STARTUP_0_0            |         1|
|23    |unity_OL_BLDC_Stepper_0_0         |         1|
|24    |unity_vector_mux_0_1              |         1|
|25    |unity_vector_mux_1_0              |         1|
|26    |unity_xlconcat_0_1                |         1|
|27    |unity_PWM_generator_0_1           |         1|
|28    |unity_xlconstant_1_2              |         1|
|29    |unity_BLDC_DIR_CTRL_0_0           |         1|
|30    |unity_BLDC_STATE_CONTROLLER_0_0   |         1|
|31    |unity_xlslice_0_0                 |         1|
|32    |unity_xlslice_0_1                 |         1|
|33    |unity_xlslice_1_0                 |         1|
|34    |unity_vector_mux_0_0              |         1|
|35    |unity_xlslice_0_2                 |         1|
|36    |unity_xlslice_1_2                 |         1|
|37    |unity_xlslice_8_0                 |         1|
|38    |unity_Debouncer_5_0               |         1|
|39    |unity_Toggler_0_0                 |         1|
|40    |unity_inverter_1_0                |         1|
|41    |unity_xlconcat_0_2                |         1|
|42    |unity_xlconstant_0_1              |         1|
|43    |unity_PID_0_0                     |         1|
|44    |unity_Debouncer_5_1               |         1|
|45    |unity_PULSER_0_1                  |         1|
|46    |unity_inverter_0_1                |         1|
+------+----------------------------------+----------+

Report Cell Usage: 
+------+---------------------------------------+------+
|      |Cell                                   |Count |
+------+---------------------------------------+------+
|1     |unity_AD7887_0_0_bbox                  |     1|
|2     |unity_AXIS_INVERTER_0_0_bbox           |     1|
|3     |unity_BLDC_DIR_CTRL_0_0_bbox           |     1|
|4     |unity_BLDC_SPEED_OBSERVER_0_1_bbox     |     1|
|5     |unity_BLDC_STARTUP_0_0_bbox            |     1|
|6     |unity_BLDC_STATE_CONTROLLER_0_0_bbox   |     1|
|7     |unity_DIR_SENSE_0_0_bbox               |     1|
|8     |unity_Debouncer_5_0_bbox               |     1|
|9     |unity_Debouncer_5_1_bbox               |     1|
|10    |unity_OL_BLDC_Stepper_0_0_bbox         |     1|
|11    |unity_PID_0_0_bbox                     |     1|
|12    |unity_PULSER_0_1_bbox                  |     1|
|13    |unity_PWM_generator_0_0_bbox           |     1|
|14    |unity_PWM_generator_0_1_bbox           |     1|
|15    |unity_PWM_smoother_0_0_bbox            |     1|
|16    |unity_RUNNING_AVG_0_0_bbox             |     1|
|17    |unity_SIGNED_TO_UNSIGNED_CONV_0_0_bbox |     1|
|18    |unity_SPI_Master_0_0_bbox              |     1|
|19    |unity_Toggler_0_0_bbox                 |     1|
|20    |unity_Toggler_1_0_bbox                 |     1|
|21    |unity_UNSIGNED_TO_SIGNED_CONV_0_0_bbox |     1|
|22    |unity_VECTOR_INV_0_0_bbox              |     1|
|23    |unity_inverter_0_1_bbox                |     1|
|24    |unity_inverter_1_0_bbox                |     1|
|25    |unity_processing_system7_0_0_bbox      |     1|
|26    |unity_unity_ctrl_0_0_bbox              |     1|
|27    |unity_vector_mux_0_0_bbox              |     1|
|28    |unity_vector_mux_0_1_bbox              |     1|
|29    |unity_vector_mux_1_0_bbox              |     1|
|30    |unity_xlconcat_0_1_bbox                |     1|
|31    |unity_xlconcat_0_2_bbox                |     1|
|32    |unity_xlconcat_1_0_bbox                |     1|
|33    |unity_xlconcat_1_1_bbox                |     1|
|34    |unity_xlconcat_1_2_bbox                |     1|
|35    |unity_xlconstant_0_0_bbox              |     1|
|36    |unity_xlconstant_0_1_bbox              |     1|
|37    |unity_xlconstant_1_0_bbox              |     1|
|38    |unity_xlconstant_1_2_bbox              |     1|
|39    |unity_xlslice_0_0_bbox                 |     1|
|40    |unity_xlslice_0_1_bbox                 |     1|
|41    |unity_xlslice_0_2_bbox                 |     1|
|42    |unity_xlslice_1_0_bbox                 |     1|
|43    |unity_xlslice_1_1_bbox                 |     1|
|44    |unity_xlslice_1_2_bbox                 |     1|
|45    |unity_xlslice_3_0_bbox                 |     1|
|46    |unity_xlslice_8_0_bbox                 |     1|
|47    |IBUF                                   |     7|
|48    |OBUF                                   |    17|
+------+---------------------------------------+------+

Report Instance Areas: 
+------+----------------------------+-----------------------------------+------+
|      |Instance                    |Module                             |Cells |
+------+----------------------------+-----------------------------------+------+
|1     |top                         |                                   |  1186|
|2     |  unity_i                   |unity                              |  1162|
|3     |    ACCELEROMETER_SAMPLER   |ACCELEROMETER_SAMPLER_imp_1VBEWXY  |   202|
|4     |    BLDC_MOTOR_CONTROL      |BLDC_MOTOR_CONTROL_imp_8MH9GC      |   125|
|5     |      PWM_SMOOTHER          |PWM_SMOOTHER_imp_1IQFBXQ           |    28|
|6     |      STARTUP               |STARTUP_imp_3CE0CA                 |    44|
|7     |        STARTUP_PWM_MOD     |STARTUP_PWM_MOD_imp_8VAPRA         |     9|
|8     |      STATE_CONTROLLER      |STATE_CONTROLLER_imp_ZYZLDG        |    13|
|9     |    CONTROL_METHOD_SELECTOR |CONTROL_METHOD_SELECTOR_imp_DVXXS6 |    25|
|10    |    DIRECTION_TOGGLER       |DIRECTION_TOGGLER_imp_K8OM8L       |     3|
|11    |    DIRECTION_UNITY_OUTPUT  |DIRECTION_UNITY_OUTPUT_imp_1XZOGWW |    61|
|12    |    PID_hier                |PID_hier_imp_1F95VWF               |    32|
|13    |    STARTUP_BUTTON          |STARTUP_BUTTON_imp_72QCQ5          |     3|
+------+----------------------------+-----------------------------------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:34 ; elapsed = 00:00:34 . Memory (MB): peak = 1429.074 ; gain = 525.699 ; free physical = 2211 ; free virtual = 19924
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 0 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:22 ; elapsed = 00:00:22 . Memory (MB): peak = 1429.074 ; gain = 108.469 ; free physical = 2211 ; free virtual = 19924
Synthesis Optimization Complete : Time (s): cpu = 00:00:34 ; elapsed = 00:00:34 . Memory (MB): peak = 1429.074 ; gain = 525.699 ; free physical = 2213 ; free virtual = 19925
INFO: [Project 1-571] Translating synthesized netlist
INFO: [Netlist 29-17] Analyzing 7 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

INFO: [Common 17-83] Releasing license: Synthesis
197 Infos, 71 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:30 ; elapsed = 00:00:30 . Memory (MB): peak = 1429.074 ; gain = 438.980 ; free physical = 2210 ; free virtual = 19922
INFO: [Common 17-1381] The checkpoint '/home/stefan/Dropbox/ROB_ELEC/FPGA/PWM/PWM.runs/unity_synth/unity_wrapper.dcp' has been generated.
report_utilization: Time (s): cpu = 00:00:00.02 ; elapsed = 00:00:00.05 . Memory (MB): peak = 1429.074 ; gain = 0.000 ; free physical = 2206 ; free virtual = 19919
INFO: [Common 17-206] Exiting Vivado at Wed Dec 21 14:39:19 2016...
