
*** Running vivado
    with args -log desinf_xlconcat_0_0.vds -m64 -product Vivado -mode batch -messageDb vivado.pb -notrace -source desinf_xlconcat_0_0.tcl


****** Vivado v2016.4 (64-bit)
  **** SW Build 1756540 on Mon Jan 23 19:11:23 MST 2017
  **** IP Build 1755317 on Mon Jan 23 20:30:07 MST 2017
    ** Copyright 1986-2016 Xilinx, Inc. All Rights Reserved.

source desinf_xlconcat_0_0.tcl -notrace
Starting RTL Elaboration : Time (s): cpu = 00:00:14 ; elapsed = 00:00:34 . Memory (MB): peak = 291.422 ; gain = 81.375
INFO: [Synth 8-638] synthesizing module 'desinf_xlconcat_0_0' [c:/Users/Joao/Desktop/cr/Git/Reconfigurable_Computing/Lesson6/project_1/project_1.srcs/sources_1/bd/desinf/ip/desinf_xlconcat_0_0/synth/desinf_xlconcat_0_0.vhd:67]
INFO: [Synth 8-638] synthesizing module 'xlconcat' [c:/Users/Joao/Desktop/cr/Git/Reconfigurable_Computing/Lesson6/project_1/project_1.srcs/sources_1/bd/desinf/ipshared/2e37/xlconcat.vhd:100]
INFO: [Synth 8-256] done synthesizing module 'xlconcat' (1#1) [c:/Users/Joao/Desktop/cr/Git/Reconfigurable_Computing/Lesson6/project_1/project_1.srcs/sources_1/bd/desinf/ipshared/2e37/xlconcat.vhd:100]
INFO: [Synth 8-256] done synthesizing module 'desinf_xlconcat_0_0' (2#1) [c:/Users/Joao/Desktop/cr/Git/Reconfigurable_Computing/Lesson6/project_1/project_1.srcs/sources_1/bd/desinf/ip/desinf_xlconcat_0_0/synth/desinf_xlconcat_0_0.vhd:67]
Finished RTL Elaboration : Time (s): cpu = 00:00:16 ; elapsed = 00:00:37 . Memory (MB): peak = 328.789 ; gain = 118.742
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:16 ; elapsed = 00:00:37 . Memory (MB): peak = 328.789 ; gain = 118.742
INFO: [Device 21-403] Loading part xc7a100tcsg324-1
Constraint Validation Runtime : Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.516 . Memory (MB): peak = 535.445 ; gain = 0.000
Finished Constraint Validation : Time (s): cpu = 00:00:33 ; elapsed = 00:01:02 . Memory (MB): peak = 535.445 ; gain = 325.398
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:33 ; elapsed = 00:01:02 . Memory (MB): peak = 535.445 ; gain = 325.398
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:33 ; elapsed = 00:01:03 . Memory (MB): peak = 535.445 ; gain = 325.398
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:33 ; elapsed = 00:01:03 . Memory (MB): peak = 535.445 ; gain = 325.398
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:34 ; elapsed = 00:01:04 . Memory (MB): peak = 535.445 ; gain = 325.398
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:00:55 ; elapsed = 00:01:26 . Memory (MB): peak = 566.344 ; gain = 356.297
Finished Timing Optimization : Time (s): cpu = 00:00:55 ; elapsed = 00:01:26 . Memory (MB): peak = 566.344 ; gain = 356.297
Finished Technology Mapping : Time (s): cpu = 00:00:55 ; elapsed = 00:01:26 . Memory (MB): peak = 575.984 ; gain = 365.938
Finished IO Insertion : Time (s): cpu = 00:00:56 ; elapsed = 00:01:28 . Memory (MB): peak = 575.984 ; gain = 365.938
Finished Renaming Generated Instances : Time (s): cpu = 00:00:56 ; elapsed = 00:01:28 . Memory (MB): peak = 575.984 ; gain = 365.938
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:56 ; elapsed = 00:01:28 . Memory (MB): peak = 575.984 ; gain = 365.938
Finished Renaming Generated Ports : Time (s): cpu = 00:00:56 ; elapsed = 00:01:28 . Memory (MB): peak = 575.984 ; gain = 365.938
Finished Handling Custom Attributes : Time (s): cpu = 00:00:56 ; elapsed = 00:01:28 . Memory (MB): peak = 575.984 ; gain = 365.938
Finished Renaming Generated Nets : Time (s): cpu = 00:00:56 ; elapsed = 00:01:28 . Memory (MB): peak = 575.984 ; gain = 365.938

Report Cell Usage: 
+-+-----+------+
| |Cell |Count |
+-+-----+------+
+-+-----+------+
Finished Writing Synthesis Report : Time (s): cpu = 00:00:56 ; elapsed = 00:01:28 . Memory (MB): peak = 575.984 ; gain = 365.938
synth_design: Time (s): cpu = 00:00:51 ; elapsed = 00:01:12 . Memory (MB): peak = 592.094 ; gain = 375.887
