Loading plugins phase: Elapsed time ==> 0s.194ms
Initializing data phase: Elapsed time ==> 0s.000ms
<CYPRESSTAG name="CyDsfit arguments...">
cydsfit arguments: -.fdsnotice -.fdswarpdepfile=warp_dependencies.txt -.fdselabdepfile=elab_dependencies.txt -.fdsbldfile=generated_files.txt -p C:\Users\xavieran\Desktop\ECE3091\WorkingCamera\Camera_vis\camera_test.cydsn\camera_test.cyprj -d CY8C5488AXI-LP120 -s C:\Users\xavieran\Desktop\ECE3091\WorkingCamera\Camera_vis\camera_test.cydsn\Generated_Source\PSoC5 -- -yv2 -q10 -ygs -o2 -v3 -.fftcfgtype=LE</CYPRESSTAG>
<CYPRESSTAG name="Design elaboration results...">
</CYPRESSTAG>
Elaboration phase: Elapsed time ==> 4s.219ms
<CYPRESSTAG name="HDL generation results...">
</CYPRESSTAG>
HDL generation phase: Elapsed time ==> 0s.127ms
<CYPRESSTAG name="Synthesis results...">

     | | | | | | |
   _________________
  -|               |-
  -|               |-
  -|               |-
  -|    CYPRESS    |-
  -|               |-
  -|               |-   Warp Verilog Synthesis Compiler: Version 6.3 IR 41
  -|               |-   Copyright (C) 1991-2001 Cypress Semiconductor
   |_______________|
     | | | | | | |

======================================================================
Compiling:  camera_test.v
Program  :   C:\Program Files (x86)\Cypress\PSoC Creator\3.2\PSoC Creator\warp\bin/warp.exe
Options  :    -yv2 -q10 -ygs -o2 -v3 -.fftcfgtype=LE -ya -.fftprj=C:\Users\xavieran\Desktop\ECE3091\WorkingCamera\Camera_vis\camera_test.cydsn\camera_test.cyprj -dcpsoc3 camera_test.v -verilog
======================================================================

======================================================================
Compiling:  camera_test.v
Program  :   C:\Program Files (x86)\Cypress\PSoC Creator\3.2\PSoC Creator\warp\bin/warp.exe
Options  :    -yv2 -q10 -ygs -o2 -v3 -.fftcfgtype=LE -ya -.fftprj=C:\Users\xavieran\Desktop\ECE3091\WorkingCamera\Camera_vis\camera_test.cydsn\camera_test.cyprj -dcpsoc3 camera_test.v -verilog
======================================================================

======================================================================
Compiling:  camera_test.v
Program  :   vlogfe
Options  :    -yv2 -q10 -ygs -o2 -v3 -.fftcfgtype=LE -ya -.fftprj=C:\Users\xavieran\Desktop\ECE3091\WorkingCamera\Camera_vis\camera_test.cydsn\camera_test.cyprj -dcpsoc3 -verilog camera_test.v
======================================================================

vlogfe V6.3 IR 41:  Verilog parser
Tue Sep 22 16:30:32 2015


======================================================================
Compiling:  camera_test.v
Program  :   vpp
Options  :    -yv2 -q10 camera_test.v
======================================================================

vpp V6.3 IR 41:  Verilog Pre-Processor
Tue Sep 22 16:30:32 2015

Flattening file '..\FIFO\FIFO.v'
Flattening file 'C:\Program Files (x86)\Cypress\PSoC Creator\3.2\PSoC Creator\warp\lib\common\cypress.v'
Flattening file 'C:\Program Files (x86)\Cypress\PSoC Creator\3.2\PSoC Creator\warp\lib\common\cy_psoc3_inc.v'
Flattening file 'C:\Program Files (x86)\Cypress\PSoC Creator\3.2\PSoC Creator\warp\..\psoc\content\cyprimitives\CyPrimitives.cylib\cy_UDB_clockenable_v1_0\cy_UDB_clockenable_v1_0.v'
Flattening file 'C:\Program Files (x86)\Cypress\PSoC Creator\3.2\PSoC Creator\warp\lib\common\cypress.v'
Flattening file 'C:\Program Files (x86)\Cypress\PSoC Creator\3.2\PSoC Creator\warp\..\psoc\content\cyprimitives\CyPrimitives.cylib\cy_constant_v1_0\cy_constant_v1_0.v'
Flattening file 'C:\Program Files (x86)\Cypress\PSoC Creator\3.2\PSoC Creator\warp\..\psoc\content\cyprimitives\CyPrimitives.cylib\cy_virtualmux_v1_0\cy_virtualmux_v1_0.v'
Flattening file 'C:\Program Files (x86)\Cypress\PSoC Creator\3.2\PSoC Creator\warp\..\psoc\content\cyprimitives\CyPrimitives.cylib\OneTerminal\OneTerminal.v'
Flattening file 'C:\Program Files (x86)\Cypress\PSoC Creator\3.2\PSoC Creator\warp\..\psoc\content\cyprimitives\CyPrimitives.cylib\or_v1_0\or_v1_0.v'
Flattening file 'C:\Program Files (x86)\Cypress\PSoC Creator\3.2\PSoC Creator\warp\..\psoc\content\cyprimitives\CyPrimitives.cylib\ZeroTerminal\ZeroTerminal.v'
Flattening file 'C:\Program Files (x86)\Cypress\PSoC Creator\3.2\PSoC Creator\warp\..\psoc\content\cyprimitives\CyPrimitives.cylib\CyControlReg_v1_80\CyControlReg_v1_80.v'
Flattening file 'C:\Program Files (x86)\Cypress\PSoC Creator\3.2\PSoC Creator\warp\lib\common\cypress.v'
Flattening file 'C:\Program Files (x86)\Cypress\PSoC Creator\3.2\PSoC Creator\warp\..\psoc\content\cycomponentlibrary\CyComponentLibrary.cylib\B_Timer_v2_70\B_Timer_v2_70.v'
Flattening file 'C:\Program Files (x86)\Cypress\PSoC Creator\3.2\PSoC Creator\warp\lib\common\cypress.v'
Flattening file 'C:\Program Files (x86)\Cypress\PSoC Creator\3.2\PSoC Creator\warp\..\psoc\content\cyprimitives\CyPrimitives.cylib\cydff_v1_30\cydff_v1_30.v'
Flattening file 'C:\Program Files (x86)\Cypress\PSoC Creator\3.2\PSoC Creator\warp\..\psoc\content\cycomponentlibrary\CyComponentLibrary.cylib\bI2C_v3_50\bI2C_v3_50.v'
Flattening file 'C:\Program Files (x86)\Cypress\PSoC Creator\3.2\PSoC Creator\warp\lib\common\cypress.v'
Flattening file 'C:\Program Files (x86)\Cypress\PSoC Creator\3.2\PSoC Creator\warp\..\psoc\content\cycomponentlibrary\CyComponentLibrary.cylib\B_PWM_v3_30\B_PWM_v3_30.v'
Flattening file 'C:\Program Files (x86)\Cypress\PSoC Creator\3.2\PSoC Creator\warp\lib\common\cypress.v'
Flattening file 'C:\Program Files (x86)\Cypress\PSoC Creator\3.2\PSoC Creator\warp\..\psoc\content\cyprimitives\CyPrimitives.cylib\not_v1_0\not_v1_0.v'

vpp:  No errors.

Library 'work' => directory 'lcpsoc3'
General_symbol_table
General_symbol_table
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.2\PSoC Creator\warp\lib\common\std.vhd'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.2\PSoC Creator\warp\lib\common\cypress.vhd'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.2\PSoC Creator\warp\lib\common\work\cypress.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.2\PSoC Creator\warp\lib\ieee\work\stdlogic.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.2\PSoC Creator\warp\lib\common\stdlogic\lpmpkg.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.2\PSoC Creator\warp\lib\common\stdlogic\rtlpkg.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.2\PSoC Creator\warp\lib\common\stdlogic\mod_cnst.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.2\PSoC Creator\warp\lib\common\stdlogic\mod_mthv.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.2\PSoC Creator\warp\lib\common\stdlogic\mod_genv.vif'.
Using control file 'camera_test.ctl'.
C:\Program Files (x86)\Cypress\PSoC Creator\3.2\PSoC Creator\warp\..\psoc\content\cycomponentlibrary\CyComponentLibrary.cylib\B_Timer_v2_70\B_Timer_v2_70.v (line 368, col 46):  Note: Substituting module 'cmp_vv_vv' for '='.
C:\Program Files (x86)\Cypress\PSoC Creator\3.2\PSoC Creator\warp\..\psoc\content\cycomponentlibrary\CyComponentLibrary.cylib\B_Timer_v2_70\B_Timer_v2_70.v (line 374, col 62):  Note: Substituting module 'add_vv_vv' for '+'.
C:\Program Files (x86)\Cypress\PSoC Creator\3.2\PSoC Creator\warp\..\psoc\content\cycomponentlibrary\CyComponentLibrary.cylib\bI2C_v3_50\bI2C_v3_50.v (line 836, col 120):  Note: Substituting module 'cmp_vv_vv' for '/='.
C:\Program Files (x86)\Cypress\PSoC Creator\3.2\PSoC Creator\warp\..\psoc\content\cycomponentlibrary\CyComponentLibrary.cylib\bI2C_v3_50\bI2C_v3_50.v (line 915, col 46):  Note: Substituting module 'cmp_vv_vv' for '='.
C:\Program Files (x86)\Cypress\PSoC Creator\3.2\PSoC Creator\warp\..\psoc\content\cycomponentlibrary\CyComponentLibrary.cylib\B_PWM_v3_30\B_PWM_v3_30.v (line 947, col 46):  Note: Substituting module 'sub_vi_vv' for '-'.
C:\Program Files (x86)\Cypress\PSoC Creator\3.2\PSoC Creator\warp\..\psoc\content\cycomponentlibrary\CyComponentLibrary.cylib\B_PWM_v3_30\B_PWM_v3_30.v (line 977, col 46):  Note: Substituting module 'add_vi_vv' for '+'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.2\PSoC Creator\warp\lib\common\stdlogic\cy_psoc3pkg.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.2\PSoC Creator\warp\lib\common\stdlogic\cy_psoc3.vif'.

vlogfe:  No errors.


======================================================================
Compiling:  camera_test.v
Program  :   tovif
Options  :    -yv2 -q10 -ygs -o2 -v3 -.fftcfgtype=LE -ya -.fftprj=C:\Users\xavieran\Desktop\ECE3091\WorkingCamera\Camera_vis\camera_test.cydsn\camera_test.cyprj -dcpsoc3 -verilog camera_test.v
======================================================================

tovif V6.3 IR 41:  High-level synthesis
Tue Sep 22 16:30:32 2015

Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.2\PSoC Creator\warp\lib\common\std.vhd'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.2\PSoC Creator\warp\lib\common\cypress.vhd'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.2\PSoC Creator\warp\lib\common\work\cypress.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.2\PSoC Creator\warp\lib\ieee\work\stdlogic.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.2\PSoC Creator\warp\lib\common\stdlogic\lpmpkg.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.2\PSoC Creator\warp\lib\common\stdlogic\rtlpkg.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.2\PSoC Creator\warp\lib\common\stdlogic\mod_cnst.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.2\PSoC Creator\warp\lib\common\stdlogic\mod_mthv.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.2\PSoC Creator\warp\lib\common\stdlogic\mod_genv.vif'.
Linking 'C:\Users\xavieran\Desktop\ECE3091\WorkingCamera\Camera_vis\camera_test.cydsn\codegentemp\camera_test.ctl'.
Linking 'C:\Users\xavieran\Desktop\ECE3091\WorkingCamera\Camera_vis\camera_test.cydsn\codegentemp\..\FIFO\FIFO.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.2\PSoC Creator\warp\lib\common\cypress.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.2\PSoC Creator\warp\lib\common\cy_psoc3_inc.v'.
Linking 'C:\Users\xavieran\Desktop\ECE3091\WorkingCamera\Camera_vis\camera_test.cydsn\codegentemp\camera_test.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.2\PSoC Creator\psoc\content\cyprimitives\CyPrimitives.cylib\cy_UDB_clockenable_v1_0\cy_UDB_clockenable_v1_0.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.2\PSoC Creator\psoc\content\cyprimitives\CyPrimitives.cylib\cy_constant_v1_0\cy_constant_v1_0.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.2\PSoC Creator\psoc\content\cyprimitives\CyPrimitives.cylib\cy_virtualmux_v1_0\cy_virtualmux_v1_0.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.2\PSoC Creator\psoc\content\cyprimitives\CyPrimitives.cylib\OneTerminal\OneTerminal.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.2\PSoC Creator\psoc\content\cyprimitives\CyPrimitives.cylib\or_v1_0\or_v1_0.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.2\PSoC Creator\psoc\content\cyprimitives\CyPrimitives.cylib\ZeroTerminal\ZeroTerminal.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.2\PSoC Creator\psoc\content\cyprimitives\CyPrimitives.cylib\CyControlReg_v1_80\CyControlReg_v1_80.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.2\PSoC Creator\psoc\content\cycomponentlibrary\CyComponentLibrary.cylib\B_Timer_v2_70\B_Timer_v2_70.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.2\PSoC Creator\psoc\content\cyprimitives\CyPrimitives.cylib\cydff_v1_30\cydff_v1_30.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.2\PSoC Creator\psoc\content\cycomponentlibrary\CyComponentLibrary.cylib\bI2C_v3_50\bI2C_v3_50.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.2\PSoC Creator\psoc\content\cycomponentlibrary\CyComponentLibrary.cylib\B_PWM_v3_30\B_PWM_v3_30.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.2\PSoC Creator\psoc\content\cyprimitives\CyPrimitives.cylib\not_v1_0\not_v1_0.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.2\PSoC Creator\warp\lib\common\stdlogic\cy_psoc3pkg.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.2\PSoC Creator\warp\lib\common\stdlogic\cy_psoc3.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.2\PSoC Creator\warp\lib\common\stdlogic\mcompare.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.2\PSoC Creator\warp\lib\lcpsoc3\stdlogic\mod_cnst.vif'.

tovif:  No errors.


======================================================================
Compiling:  camera_test.v
Program  :   topld
Options  :    -yv2 -q10 -ygs -o2 -v3 -.fftcfgtype=LE -ya -.fftprj=C:\Users\xavieran\Desktop\ECE3091\WorkingCamera\Camera_vis\camera_test.cydsn\camera_test.cyprj -dcpsoc3 -verilog camera_test.v
======================================================================

topld V6.3 IR 41:  Synthesis and optimization
Tue Sep 22 16:30:34 2015

Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.2\PSoC Creator\warp\lib\common\std.vhd'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.2\PSoC Creator\warp\lib\common\cypress.vhd'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.2\PSoC Creator\warp\lib\common\work\cypress.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.2\PSoC Creator\warp\lib\ieee\work\stdlogic.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.2\PSoC Creator\warp\lib\common\stdlogic\lpmpkg.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.2\PSoC Creator\warp\lib\common\stdlogic\rtlpkg.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.2\PSoC Creator\warp\lib\common\stdlogic\mod_cnst.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.2\PSoC Creator\warp\lib\common\stdlogic\mod_mthv.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.2\PSoC Creator\warp\lib\common\stdlogic\mod_genv.vif'.
Linking 'C:\Users\xavieran\Desktop\ECE3091\WorkingCamera\Camera_vis\camera_test.cydsn\codegentemp\camera_test.ctl'.
Linking 'C:\Users\xavieran\Desktop\ECE3091\WorkingCamera\Camera_vis\camera_test.cydsn\codegentemp\..\FIFO\FIFO.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.2\PSoC Creator\warp\lib\common\cypress.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.2\PSoC Creator\warp\lib\common\cy_psoc3_inc.v'.
Linking 'C:\Users\xavieran\Desktop\ECE3091\WorkingCamera\Camera_vis\camera_test.cydsn\codegentemp\camera_test.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.2\PSoC Creator\psoc\content\cyprimitives\CyPrimitives.cylib\cy_UDB_clockenable_v1_0\cy_UDB_clockenable_v1_0.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.2\PSoC Creator\psoc\content\cyprimitives\CyPrimitives.cylib\cy_constant_v1_0\cy_constant_v1_0.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.2\PSoC Creator\psoc\content\cyprimitives\CyPrimitives.cylib\cy_virtualmux_v1_0\cy_virtualmux_v1_0.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.2\PSoC Creator\psoc\content\cyprimitives\CyPrimitives.cylib\OneTerminal\OneTerminal.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.2\PSoC Creator\psoc\content\cyprimitives\CyPrimitives.cylib\or_v1_0\or_v1_0.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.2\PSoC Creator\psoc\content\cyprimitives\CyPrimitives.cylib\ZeroTerminal\ZeroTerminal.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.2\PSoC Creator\psoc\content\cyprimitives\CyPrimitives.cylib\CyControlReg_v1_80\CyControlReg_v1_80.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.2\PSoC Creator\psoc\content\cycomponentlibrary\CyComponentLibrary.cylib\B_Timer_v2_70\B_Timer_v2_70.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.2\PSoC Creator\psoc\content\cyprimitives\CyPrimitives.cylib\cydff_v1_30\cydff_v1_30.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.2\PSoC Creator\psoc\content\cycomponentlibrary\CyComponentLibrary.cylib\bI2C_v3_50\bI2C_v3_50.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.2\PSoC Creator\psoc\content\cycomponentlibrary\CyComponentLibrary.cylib\B_PWM_v3_30\B_PWM_v3_30.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.2\PSoC Creator\psoc\content\cyprimitives\CyPrimitives.cylib\not_v1_0\not_v1_0.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.2\PSoC Creator\warp\lib\common\stdlogic\cy_psoc3pkg.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.2\PSoC Creator\warp\lib\common\stdlogic\cy_psoc3.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.2\PSoC Creator\warp\lib\common\stdlogic\mcompare.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.2\PSoC Creator\warp\lib\lcpsoc3\stdlogic\mod_cnst.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.2\PSoC Creator\warp\lib\lcpsoc3\stdlogic\cpsoc3.vif'.

----------------------------------------------------------
Detecting unused logic.
----------------------------------------------------------
    User names
	\Camera:I2C:udb_clk\
	\Camera:Net_102\
	\Camera:I2C:Net_973\
	\Camera:Net_103\
	\Camera:I2C:Net_974\
	\Camera:I2C:timeout_clk\
	\Camera:Net_108\
	\Camera:I2C:Net_975\
	\Camera:Net_107\
	\Camera:Net_106\
	\USB:dma_nrq_0\
	\USB:Net_1800\
	\USB:dma_nrq_3\
	\USB:Net_1803\
	\USB:Net_1801\
	\USB:dma_nrq_1\
	\USB:dma_nrq_4\
	\USB:Net_1804\
	\USB:dma_nrq_5\
	\USB:Net_1805\
	\USB:dma_nrq_6\
	\USB:Net_1806\
	\USB:dma_nrq_7\
	\USB:Net_1807\
	\USB:dma_nrq_2\
	\USB:Net_1802\
	\LCD:Net_26\
	\LCD:Net_22\
	Net_2794
	Net_2791
	\Gripper_PWM:Net_114\
	\Timer:Net_260\
	Net_828
	Net_833
	\Timer:Net_53\
	\Timer:TimerUDB:ctrl_ten\
	\Timer:TimerUDB:ctrl_cmode_0\
	\Timer:TimerUDB:ctrl_tmode_1\
	\Timer:TimerUDB:ctrl_tmode_0\
	\Timer:TimerUDB:ctrl_ic_1\
	\Timer:TimerUDB:ctrl_ic_0\
	Net_832
	\Timer:TimerUDB:zeros_3\
	\Timer:Net_102\
	\Timer:Net_266\
	Net_2805
	Net_2802
	\MOTOR_L:Net_114\
	Net_2816
	Net_2813
	\MOTOR_R:Net_114\
	\Button:Net_275\
	\Button:PWM:Net_114\
	\I2C:bI2C_UDB:ctrl_hw_addr_en\
	\I2C:bI2C_UDB:scl_went_high\
	\I2C:bI2C_UDB:genblk6:MODULE_1:g1:a0:gx:u0:albi_1\
	\I2C:bI2C_UDB:genblk6:MODULE_1:g1:a0:gx:u0:agbi_1\
	\I2C:bI2C_UDB:genblk6:MODULE_1:g1:a0:gx:u0:lt_0\
	\I2C:bI2C_UDB:genblk6:MODULE_1:g1:a0:gx:u0:gt_0\
	\I2C:bI2C_UDB:genblk6:MODULE_1:g1:a0:gx:u0:lti_0\
	\I2C:bI2C_UDB:genblk6:MODULE_1:g1:a0:gx:u0:gti_0\
	\I2C:bI2C_UDB:genblk6:MODULE_1:g1:a0:gx:u0:albi_0\
	\I2C:bI2C_UDB:genblk6:MODULE_1:g1:a0:gx:u0:agbi_0\
	\I2C:bI2C_UDB:genblk6:MODULE_1:g1:a0:xeq\
	\I2C:bI2C_UDB:genblk6:MODULE_1:g1:a0:xlt\
	\I2C:bI2C_UDB:genblk6:MODULE_1:g1:a0:xlte\
	\I2C:bI2C_UDB:genblk6:MODULE_1:g1:a0:xgt\
	\I2C:bI2C_UDB:genblk6:MODULE_1:g1:a0:xgte\
	\I2C:bI2C_UDB:genblk6:MODULE_1:lt\
	\I2C:bI2C_UDB:genblk6:MODULE_1:eq\
	\I2C:bI2C_UDB:genblk6:MODULE_1:gt\
	\I2C:bI2C_UDB:genblk6:MODULE_1:gte\
	\I2C:bI2C_UDB:genblk6:MODULE_1:lte\
	\I2C:bI2C_UDB:genblk6:MODULE_2:g1:a0:gx:u0:albi_1\
	\I2C:bI2C_UDB:genblk6:MODULE_2:g1:a0:gx:u0:agbi_1\
	\I2C:bI2C_UDB:genblk6:MODULE_2:g1:a0:gx:u0:lt_0\
	\I2C:bI2C_UDB:genblk6:MODULE_2:g1:a0:gx:u0:gt_0\
	\I2C:bI2C_UDB:genblk6:MODULE_2:g1:a0:gx:u0:lti_0\
	\I2C:bI2C_UDB:genblk6:MODULE_2:g1:a0:gx:u0:gti_0\
	\I2C:bI2C_UDB:genblk6:MODULE_2:g1:a0:gx:u0:albi_0\
	\I2C:bI2C_UDB:genblk6:MODULE_2:g1:a0:gx:u0:agbi_0\
	\I2C:bI2C_UDB:genblk6:MODULE_2:g1:a0:xneq\
	\I2C:bI2C_UDB:genblk6:MODULE_2:g1:a0:xlt\
	\I2C:bI2C_UDB:genblk6:MODULE_2:g1:a0:xlte\
	\I2C:bI2C_UDB:genblk6:MODULE_2:g1:a0:xgt\
	\I2C:bI2C_UDB:genblk6:MODULE_2:g1:a0:xgte\
	\I2C:bI2C_UDB:genblk6:MODULE_2:lt\
	\I2C:bI2C_UDB:genblk6:MODULE_2:gt\
	\I2C:bI2C_UDB:genblk6:MODULE_2:gte\
	\I2C:bI2C_UDB:genblk6:MODULE_2:lte\
	\I2C:bI2C_UDB:genblk6:MODULE_2:neq\
	Net_866
	\I2C:Net_973\
	Net_867
	\I2C:Net_974\
	\I2C:timeout_clk\
	Net_872
	\I2C:Net_975\
	Net_871
	Net_870
	\HC_PWM:PWMUDB:km_run\
	\HC_PWM:PWMUDB:ctrl_cmpmode2_2\
	\HC_PWM:PWMUDB:ctrl_cmpmode2_1\
	\HC_PWM:PWMUDB:ctrl_cmpmode2_0\
	\HC_PWM:PWMUDB:ctrl_cmpmode1_2\
	\HC_PWM:PWMUDB:ctrl_cmpmode1_1\
	\HC_PWM:PWMUDB:ctrl_cmpmode1_0\
	\HC_PWM:PWMUDB:capt_rising\
	\HC_PWM:PWMUDB:capt_falling\
	\HC_PWM:PWMUDB:trig_rise\
	\HC_PWM:PWMUDB:trig_fall\
	\HC_PWM:PWMUDB:sc_kill\
	\HC_PWM:PWMUDB:min_kill\
	\HC_PWM:PWMUDB:km_tc\
	\HC_PWM:PWMUDB:db_tc\
	\HC_PWM:PWMUDB:dith_sel\
	\HC_PWM:Net_101\
	\HC_PWM:Net_96\
	\HC_PWM:PWMUDB:MODULE_3:b_31\
	\HC_PWM:PWMUDB:MODULE_3:b_30\
	\HC_PWM:PWMUDB:MODULE_3:b_29\
	\HC_PWM:PWMUDB:MODULE_3:b_28\
	\HC_PWM:PWMUDB:MODULE_3:b_27\
	\HC_PWM:PWMUDB:MODULE_3:b_26\
	\HC_PWM:PWMUDB:MODULE_3:b_25\
	\HC_PWM:PWMUDB:MODULE_3:b_24\
	\HC_PWM:PWMUDB:MODULE_3:b_23\
	\HC_PWM:PWMUDB:MODULE_3:b_22\
	\HC_PWM:PWMUDB:MODULE_3:b_21\
	\HC_PWM:PWMUDB:MODULE_3:b_20\
	\HC_PWM:PWMUDB:MODULE_3:b_19\
	\HC_PWM:PWMUDB:MODULE_3:b_18\
	\HC_PWM:PWMUDB:MODULE_3:b_17\
	\HC_PWM:PWMUDB:MODULE_3:b_16\
	\HC_PWM:PWMUDB:MODULE_3:b_15\
	\HC_PWM:PWMUDB:MODULE_3:b_14\
	\HC_PWM:PWMUDB:MODULE_3:b_13\
	\HC_PWM:PWMUDB:MODULE_3:b_12\
	\HC_PWM:PWMUDB:MODULE_3:b_11\
	\HC_PWM:PWMUDB:MODULE_3:b_10\
	\HC_PWM:PWMUDB:MODULE_3:b_9\
	\HC_PWM:PWMUDB:MODULE_3:b_8\
	\HC_PWM:PWMUDB:MODULE_3:b_7\
	\HC_PWM:PWMUDB:MODULE_3:b_6\
	\HC_PWM:PWMUDB:MODULE_3:b_5\
	\HC_PWM:PWMUDB:MODULE_3:b_4\
	\HC_PWM:PWMUDB:MODULE_3:b_3\
	\HC_PWM:PWMUDB:MODULE_3:b_2\
	\HC_PWM:PWMUDB:MODULE_3:b_1\
	\HC_PWM:PWMUDB:MODULE_3:b_0\
	\HC_PWM:PWMUDB:MODULE_3:g2:a0:a_31\
	\HC_PWM:PWMUDB:MODULE_3:g2:a0:a_30\
	\HC_PWM:PWMUDB:MODULE_3:g2:a0:a_29\
	\HC_PWM:PWMUDB:MODULE_3:g2:a0:a_28\
	\HC_PWM:PWMUDB:MODULE_3:g2:a0:a_27\
	\HC_PWM:PWMUDB:MODULE_3:g2:a0:a_26\
	\HC_PWM:PWMUDB:MODULE_3:g2:a0:a_25\
	\HC_PWM:PWMUDB:MODULE_3:g2:a0:a_24\
	\HC_PWM:PWMUDB:MODULE_3:g2:a0:b_31\
	\HC_PWM:PWMUDB:MODULE_3:g2:a0:b_30\
	\HC_PWM:PWMUDB:MODULE_3:g2:a0:b_29\
	\HC_PWM:PWMUDB:MODULE_3:g2:a0:b_28\
	\HC_PWM:PWMUDB:MODULE_3:g2:a0:b_27\
	\HC_PWM:PWMUDB:MODULE_3:g2:a0:b_26\
	\HC_PWM:PWMUDB:MODULE_3:g2:a0:b_25\
	\HC_PWM:PWMUDB:MODULE_3:g2:a0:b_24\
	\HC_PWM:PWMUDB:MODULE_3:g2:a0:b_23\
	\HC_PWM:PWMUDB:MODULE_3:g2:a0:b_22\
	\HC_PWM:PWMUDB:MODULE_3:g2:a0:b_21\
	\HC_PWM:PWMUDB:MODULE_3:g2:a0:b_20\
	\HC_PWM:PWMUDB:MODULE_3:g2:a0:b_19\
	\HC_PWM:PWMUDB:MODULE_3:g2:a0:b_18\
	\HC_PWM:PWMUDB:MODULE_3:g2:a0:b_17\
	\HC_PWM:PWMUDB:MODULE_3:g2:a0:b_16\
	\HC_PWM:PWMUDB:MODULE_3:g2:a0:b_15\
	\HC_PWM:PWMUDB:MODULE_3:g2:a0:b_14\
	\HC_PWM:PWMUDB:MODULE_3:g2:a0:b_13\
	\HC_PWM:PWMUDB:MODULE_3:g2:a0:b_12\
	\HC_PWM:PWMUDB:MODULE_3:g2:a0:b_11\
	\HC_PWM:PWMUDB:MODULE_3:g2:a0:b_10\
	\HC_PWM:PWMUDB:MODULE_3:g2:a0:b_9\
	\HC_PWM:PWMUDB:MODULE_3:g2:a0:b_8\
	\HC_PWM:PWMUDB:MODULE_3:g2:a0:b_7\
	\HC_PWM:PWMUDB:MODULE_3:g2:a0:b_6\
	\HC_PWM:PWMUDB:MODULE_3:g2:a0:b_5\
	\HC_PWM:PWMUDB:MODULE_3:g2:a0:b_4\
	\HC_PWM:PWMUDB:MODULE_3:g2:a0:b_3\
	\HC_PWM:PWMUDB:MODULE_3:g2:a0:b_2\
	\HC_PWM:PWMUDB:MODULE_3:g2:a0:b_1\
	\HC_PWM:PWMUDB:MODULE_3:g2:a0:b_0\
	\HC_PWM:PWMUDB:MODULE_3:g2:a0:s_31\
	\HC_PWM:PWMUDB:MODULE_3:g2:a0:s_30\
	\HC_PWM:PWMUDB:MODULE_3:g2:a0:s_29\
	\HC_PWM:PWMUDB:MODULE_3:g2:a0:s_28\
	\HC_PWM:PWMUDB:MODULE_3:g2:a0:s_27\
	\HC_PWM:PWMUDB:MODULE_3:g2:a0:s_26\
	\HC_PWM:PWMUDB:MODULE_3:g2:a0:s_25\
	\HC_PWM:PWMUDB:MODULE_3:g2:a0:s_24\
	\HC_PWM:PWMUDB:MODULE_3:g2:a0:s_23\
	\HC_PWM:PWMUDB:MODULE_3:g2:a0:s_22\
	\HC_PWM:PWMUDB:MODULE_3:g2:a0:s_21\
	\HC_PWM:PWMUDB:MODULE_3:g2:a0:s_20\
	\HC_PWM:PWMUDB:MODULE_3:g2:a0:s_19\
	\HC_PWM:PWMUDB:MODULE_3:g2:a0:s_18\
	\HC_PWM:PWMUDB:MODULE_3:g2:a0:s_17\
	\HC_PWM:PWMUDB:MODULE_3:g2:a0:s_16\
	\HC_PWM:PWMUDB:MODULE_3:g2:a0:s_15\
	\HC_PWM:PWMUDB:MODULE_3:g2:a0:s_14\
	\HC_PWM:PWMUDB:MODULE_3:g2:a0:s_13\
	\HC_PWM:PWMUDB:MODULE_3:g2:a0:s_12\
	\HC_PWM:PWMUDB:MODULE_3:g2:a0:s_11\
	\HC_PWM:PWMUDB:MODULE_3:g2:a0:s_10\
	\HC_PWM:PWMUDB:MODULE_3:g2:a0:s_9\
	\HC_PWM:PWMUDB:MODULE_3:g2:a0:s_8\
	\HC_PWM:PWMUDB:MODULE_3:g2:a0:s_7\
	\HC_PWM:PWMUDB:MODULE_3:g2:a0:s_6\
	\HC_PWM:PWMUDB:MODULE_3:g2:a0:s_5\
	\HC_PWM:PWMUDB:MODULE_3:g2:a0:s_4\
	\HC_PWM:PWMUDB:MODULE_3:g2:a0:s_3\
	\HC_PWM:PWMUDB:MODULE_3:g2:a0:s_2\
	\HC_PWM:PWMUDB:MODULE_3:g2:a0:g1:z1:s0:g1:u0:c_31\
	\HC_PWM:PWMUDB:MODULE_3:g2:a0:g1:z1:s0:g1:u0:c_30\
	\HC_PWM:PWMUDB:MODULE_3:g2:a0:g1:z1:s0:g1:u0:c_29\
	\HC_PWM:PWMUDB:MODULE_3:g2:a0:g1:z1:s0:g1:u0:c_28\
	\HC_PWM:PWMUDB:MODULE_3:g2:a0:g1:z1:s0:g1:u0:c_27\
	\HC_PWM:PWMUDB:MODULE_3:g2:a0:g1:z1:s0:g1:u0:c_26\
	\HC_PWM:PWMUDB:MODULE_3:g2:a0:g1:z1:s0:g1:u0:c_25\
	Net_2831
	Net_2825
	Net_2824
	\HC_PWM:Net_113\
	\HC_PWM:Net_107\
	\HC_PWM:Net_114\
	\HC_Timer:Net_260\
	Net_884
	Net_889
	\HC_Timer:Net_53\
	\HC_Timer:TimerUDB:ctrl_enable\
	\HC_Timer:TimerUDB:ctrl_ten\
	\HC_Timer:TimerUDB:control_7\
	\HC_Timer:TimerUDB:control_6\
	\HC_Timer:TimerUDB:control_5\
	\HC_Timer:TimerUDB:control_4\
	\HC_Timer:TimerUDB:control_3\
	\HC_Timer:TimerUDB:control_2\
	\HC_Timer:TimerUDB:control_1\
	\HC_Timer:TimerUDB:control_0\
	\HC_Timer:TimerUDB:ctrl_cmode_0\
	\HC_Timer:TimerUDB:ctrl_tmode_1\
	\HC_Timer:TimerUDB:ctrl_tmode_0\
	\HC_Timer:TimerUDB:ctrl_ic_1\
	\HC_Timer:TimerUDB:ctrl_ic_0\
	Net_888
	\HC_Timer:TimerUDB:zeros_3\
	\HC_Timer:TimerUDB:zeros_2\
	\HC_Timer:Net_102\
	\HC_Timer:Net_266\
	\Arm_PWM:PWMUDB:km_run\
	\Arm_PWM:PWMUDB:ctrl_cmpmode2_2\
	\Arm_PWM:PWMUDB:ctrl_cmpmode2_1\
	\Arm_PWM:PWMUDB:ctrl_cmpmode2_0\
	\Arm_PWM:PWMUDB:ctrl_cmpmode1_2\
	\Arm_PWM:PWMUDB:ctrl_cmpmode1_1\
	\Arm_PWM:PWMUDB:ctrl_cmpmode1_0\
	\Arm_PWM:PWMUDB:capt_rising\
	\Arm_PWM:PWMUDB:capt_falling\
	\Arm_PWM:PWMUDB:trig_rise\
	\Arm_PWM:PWMUDB:trig_fall\
	\Arm_PWM:PWMUDB:sc_kill\
	\Arm_PWM:PWMUDB:min_kill\
	\Arm_PWM:PWMUDB:km_tc\
	\Arm_PWM:PWMUDB:db_tc\
	\Arm_PWM:PWMUDB:dith_sel\
	\Arm_PWM:PWMUDB:compare2\
	\Arm_PWM:Net_101\
	Net_2836
	Net_2837
	\Arm_PWM:PWMUDB:MODULE_4:b_31\
	\Arm_PWM:PWMUDB:MODULE_4:b_30\
	\Arm_PWM:PWMUDB:MODULE_4:b_29\
	\Arm_PWM:PWMUDB:MODULE_4:b_28\
	\Arm_PWM:PWMUDB:MODULE_4:b_27\
	\Arm_PWM:PWMUDB:MODULE_4:b_26\
	\Arm_PWM:PWMUDB:MODULE_4:b_25\
	\Arm_PWM:PWMUDB:MODULE_4:b_24\
	\Arm_PWM:PWMUDB:MODULE_4:b_23\
	\Arm_PWM:PWMUDB:MODULE_4:b_22\
	\Arm_PWM:PWMUDB:MODULE_4:b_21\
	\Arm_PWM:PWMUDB:MODULE_4:b_20\
	\Arm_PWM:PWMUDB:MODULE_4:b_19\
	\Arm_PWM:PWMUDB:MODULE_4:b_18\
	\Arm_PWM:PWMUDB:MODULE_4:b_17\
	\Arm_PWM:PWMUDB:MODULE_4:b_16\
	\Arm_PWM:PWMUDB:MODULE_4:b_15\
	\Arm_PWM:PWMUDB:MODULE_4:b_14\
	\Arm_PWM:PWMUDB:MODULE_4:b_13\
	\Arm_PWM:PWMUDB:MODULE_4:b_12\
	\Arm_PWM:PWMUDB:MODULE_4:b_11\
	\Arm_PWM:PWMUDB:MODULE_4:b_10\
	\Arm_PWM:PWMUDB:MODULE_4:b_9\
	\Arm_PWM:PWMUDB:MODULE_4:b_8\
	\Arm_PWM:PWMUDB:MODULE_4:b_7\
	\Arm_PWM:PWMUDB:MODULE_4:b_6\
	\Arm_PWM:PWMUDB:MODULE_4:b_5\
	\Arm_PWM:PWMUDB:MODULE_4:b_4\
	\Arm_PWM:PWMUDB:MODULE_4:b_3\
	\Arm_PWM:PWMUDB:MODULE_4:b_2\
	\Arm_PWM:PWMUDB:MODULE_4:b_1\
	\Arm_PWM:PWMUDB:MODULE_4:b_0\
	\Arm_PWM:PWMUDB:MODULE_4:g2:a0:a_31\
	\Arm_PWM:PWMUDB:MODULE_4:g2:a0:a_30\
	\Arm_PWM:PWMUDB:MODULE_4:g2:a0:a_29\
	\Arm_PWM:PWMUDB:MODULE_4:g2:a0:a_28\
	\Arm_PWM:PWMUDB:MODULE_4:g2:a0:a_27\
	\Arm_PWM:PWMUDB:MODULE_4:g2:a0:a_26\
	\Arm_PWM:PWMUDB:MODULE_4:g2:a0:a_25\
	\Arm_PWM:PWMUDB:MODULE_4:g2:a0:a_24\
	\Arm_PWM:PWMUDB:MODULE_4:g2:a0:b_31\
	\Arm_PWM:PWMUDB:MODULE_4:g2:a0:b_30\
	\Arm_PWM:PWMUDB:MODULE_4:g2:a0:b_29\
	\Arm_PWM:PWMUDB:MODULE_4:g2:a0:b_28\
	\Arm_PWM:PWMUDB:MODULE_4:g2:a0:b_27\
	\Arm_PWM:PWMUDB:MODULE_4:g2:a0:b_26\
	\Arm_PWM:PWMUDB:MODULE_4:g2:a0:b_25\
	\Arm_PWM:PWMUDB:MODULE_4:g2:a0:b_24\
	\Arm_PWM:PWMUDB:MODULE_4:g2:a0:b_23\
	\Arm_PWM:PWMUDB:MODULE_4:g2:a0:b_22\
	\Arm_PWM:PWMUDB:MODULE_4:g2:a0:b_21\
	\Arm_PWM:PWMUDB:MODULE_4:g2:a0:b_20\
	\Arm_PWM:PWMUDB:MODULE_4:g2:a0:b_19\
	\Arm_PWM:PWMUDB:MODULE_4:g2:a0:b_18\
	\Arm_PWM:PWMUDB:MODULE_4:g2:a0:b_17\
	\Arm_PWM:PWMUDB:MODULE_4:g2:a0:b_16\
	\Arm_PWM:PWMUDB:MODULE_4:g2:a0:b_15\
	\Arm_PWM:PWMUDB:MODULE_4:g2:a0:b_14\
	\Arm_PWM:PWMUDB:MODULE_4:g2:a0:b_13\
	\Arm_PWM:PWMUDB:MODULE_4:g2:a0:b_12\
	\Arm_PWM:PWMUDB:MODULE_4:g2:a0:b_11\
	\Arm_PWM:PWMUDB:MODULE_4:g2:a0:b_10\
	\Arm_PWM:PWMUDB:MODULE_4:g2:a0:b_9\
	\Arm_PWM:PWMUDB:MODULE_4:g2:a0:b_8\
	\Arm_PWM:PWMUDB:MODULE_4:g2:a0:b_7\
	\Arm_PWM:PWMUDB:MODULE_4:g2:a0:b_6\
	\Arm_PWM:PWMUDB:MODULE_4:g2:a0:b_5\
	\Arm_PWM:PWMUDB:MODULE_4:g2:a0:b_4\
	\Arm_PWM:PWMUDB:MODULE_4:g2:a0:b_3\
	\Arm_PWM:PWMUDB:MODULE_4:g2:a0:b_2\
	\Arm_PWM:PWMUDB:MODULE_4:g2:a0:b_1\
	\Arm_PWM:PWMUDB:MODULE_4:g2:a0:b_0\
	\Arm_PWM:PWMUDB:MODULE_4:g2:a0:s_31\
	\Arm_PWM:PWMUDB:MODULE_4:g2:a0:s_30\
	\Arm_PWM:PWMUDB:MODULE_4:g2:a0:s_29\
	\Arm_PWM:PWMUDB:MODULE_4:g2:a0:s_28\
	\Arm_PWM:PWMUDB:MODULE_4:g2:a0:s_27\
	\Arm_PWM:PWMUDB:MODULE_4:g2:a0:s_26\
	\Arm_PWM:PWMUDB:MODULE_4:g2:a0:s_25\
	\Arm_PWM:PWMUDB:MODULE_4:g2:a0:s_24\
	\Arm_PWM:PWMUDB:MODULE_4:g2:a0:s_23\
	\Arm_PWM:PWMUDB:MODULE_4:g2:a0:s_22\
	\Arm_PWM:PWMUDB:MODULE_4:g2:a0:s_21\
	\Arm_PWM:PWMUDB:MODULE_4:g2:a0:s_20\
	\Arm_PWM:PWMUDB:MODULE_4:g2:a0:s_19\
	\Arm_PWM:PWMUDB:MODULE_4:g2:a0:s_18\
	\Arm_PWM:PWMUDB:MODULE_4:g2:a0:s_17\
	\Arm_PWM:PWMUDB:MODULE_4:g2:a0:s_16\
	\Arm_PWM:PWMUDB:MODULE_4:g2:a0:s_15\
	\Arm_PWM:PWMUDB:MODULE_4:g2:a0:s_14\
	\Arm_PWM:PWMUDB:MODULE_4:g2:a0:s_13\
	\Arm_PWM:PWMUDB:MODULE_4:g2:a0:s_12\
	\Arm_PWM:PWMUDB:MODULE_4:g2:a0:s_11\
	\Arm_PWM:PWMUDB:MODULE_4:g2:a0:s_10\
	\Arm_PWM:PWMUDB:MODULE_4:g2:a0:s_9\
	\Arm_PWM:PWMUDB:MODULE_4:g2:a0:s_8\
	\Arm_PWM:PWMUDB:MODULE_4:g2:a0:s_7\
	\Arm_PWM:PWMUDB:MODULE_4:g2:a0:s_6\
	\Arm_PWM:PWMUDB:MODULE_4:g2:a0:s_5\
	\Arm_PWM:PWMUDB:MODULE_4:g2:a0:s_4\
	\Arm_PWM:PWMUDB:MODULE_4:g2:a0:s_3\
	\Arm_PWM:PWMUDB:MODULE_4:g2:a0:s_2\
	\Arm_PWM:PWMUDB:MODULE_4:g2:a0:g1:z1:s0:g1:u0:c_31\
	\Arm_PWM:PWMUDB:MODULE_4:g2:a0:g1:z1:s0:g1:u0:c_30\
	\Arm_PWM:PWMUDB:MODULE_4:g2:a0:g1:z1:s0:g1:u0:c_29\
	\Arm_PWM:PWMUDB:MODULE_4:g2:a0:g1:z1:s0:g1:u0:c_28\
	\Arm_PWM:PWMUDB:MODULE_4:g2:a0:g1:z1:s0:g1:u0:c_27\
	\Arm_PWM:PWMUDB:MODULE_4:g2:a0:g1:z1:s0:g1:u0:c_26\
	\Arm_PWM:PWMUDB:MODULE_4:g2:a0:g1:z1:s0:g1:u0:c_25\
	Net_2838
	Net_2835
	\Arm_PWM:Net_113\
	\Arm_PWM:Net_107\
	\Arm_PWM:Net_114\
	Net_904

    Synthesized names
	\HC_PWM:PWMUDB:add_vi_vv_MODGEN_3_31\
	\HC_PWM:PWMUDB:add_vi_vv_MODGEN_3_30\
	\HC_PWM:PWMUDB:add_vi_vv_MODGEN_3_29\
	\HC_PWM:PWMUDB:add_vi_vv_MODGEN_3_28\
	\HC_PWM:PWMUDB:add_vi_vv_MODGEN_3_27\
	\HC_PWM:PWMUDB:add_vi_vv_MODGEN_3_26\
	\HC_PWM:PWMUDB:add_vi_vv_MODGEN_3_25\
	\HC_PWM:PWMUDB:add_vi_vv_MODGEN_3_24\
	\HC_PWM:PWMUDB:add_vi_vv_MODGEN_3_23\
	\HC_PWM:PWMUDB:add_vi_vv_MODGEN_3_22\
	\HC_PWM:PWMUDB:add_vi_vv_MODGEN_3_21\
	\HC_PWM:PWMUDB:add_vi_vv_MODGEN_3_20\
	\HC_PWM:PWMUDB:add_vi_vv_MODGEN_3_19\
	\HC_PWM:PWMUDB:add_vi_vv_MODGEN_3_18\
	\HC_PWM:PWMUDB:add_vi_vv_MODGEN_3_17\
	\HC_PWM:PWMUDB:add_vi_vv_MODGEN_3_16\
	\HC_PWM:PWMUDB:add_vi_vv_MODGEN_3_15\
	\HC_PWM:PWMUDB:add_vi_vv_MODGEN_3_14\
	\HC_PWM:PWMUDB:add_vi_vv_MODGEN_3_13\
	\HC_PWM:PWMUDB:add_vi_vv_MODGEN_3_12\
	\HC_PWM:PWMUDB:add_vi_vv_MODGEN_3_11\
	\HC_PWM:PWMUDB:add_vi_vv_MODGEN_3_10\
	\HC_PWM:PWMUDB:add_vi_vv_MODGEN_3_9\
	\HC_PWM:PWMUDB:add_vi_vv_MODGEN_3_8\
	\HC_PWM:PWMUDB:add_vi_vv_MODGEN_3_7\
	\HC_PWM:PWMUDB:add_vi_vv_MODGEN_3_6\
	\HC_PWM:PWMUDB:add_vi_vv_MODGEN_3_5\
	\HC_PWM:PWMUDB:add_vi_vv_MODGEN_3_4\
	\HC_PWM:PWMUDB:add_vi_vv_MODGEN_3_3\
	\HC_PWM:PWMUDB:add_vi_vv_MODGEN_3_2\
	\Arm_PWM:PWMUDB:add_vi_vv_MODGEN_4_31\
	\Arm_PWM:PWMUDB:add_vi_vv_MODGEN_4_30\
	\Arm_PWM:PWMUDB:add_vi_vv_MODGEN_4_29\
	\Arm_PWM:PWMUDB:add_vi_vv_MODGEN_4_28\
	\Arm_PWM:PWMUDB:add_vi_vv_MODGEN_4_27\
	\Arm_PWM:PWMUDB:add_vi_vv_MODGEN_4_26\
	\Arm_PWM:PWMUDB:add_vi_vv_MODGEN_4_25\
	\Arm_PWM:PWMUDB:add_vi_vv_MODGEN_4_24\
	\Arm_PWM:PWMUDB:add_vi_vv_MODGEN_4_23\
	\Arm_PWM:PWMUDB:add_vi_vv_MODGEN_4_22\
	\Arm_PWM:PWMUDB:add_vi_vv_MODGEN_4_21\
	\Arm_PWM:PWMUDB:add_vi_vv_MODGEN_4_20\
	\Arm_PWM:PWMUDB:add_vi_vv_MODGEN_4_19\
	\Arm_PWM:PWMUDB:add_vi_vv_MODGEN_4_18\
	\Arm_PWM:PWMUDB:add_vi_vv_MODGEN_4_17\
	\Arm_PWM:PWMUDB:add_vi_vv_MODGEN_4_16\
	\Arm_PWM:PWMUDB:add_vi_vv_MODGEN_4_15\
	\Arm_PWM:PWMUDB:add_vi_vv_MODGEN_4_14\
	\Arm_PWM:PWMUDB:add_vi_vv_MODGEN_4_13\
	\Arm_PWM:PWMUDB:add_vi_vv_MODGEN_4_12\
	\Arm_PWM:PWMUDB:add_vi_vv_MODGEN_4_11\
	\Arm_PWM:PWMUDB:add_vi_vv_MODGEN_4_10\
	\Arm_PWM:PWMUDB:add_vi_vv_MODGEN_4_9\
	\Arm_PWM:PWMUDB:add_vi_vv_MODGEN_4_8\
	\Arm_PWM:PWMUDB:add_vi_vv_MODGEN_4_7\
	\Arm_PWM:PWMUDB:add_vi_vv_MODGEN_4_6\
	\Arm_PWM:PWMUDB:add_vi_vv_MODGEN_4_5\
	\Arm_PWM:PWMUDB:add_vi_vv_MODGEN_4_4\
	\Arm_PWM:PWMUDB:add_vi_vv_MODGEN_4_3\
	\Arm_PWM:PWMUDB:add_vi_vv_MODGEN_4_2\

Deleted 392 User equations/components.
Deleted 60 Synthesized equations/components.

------------------------------------------------------
Alias Detection
------------------------------------------------------
Aliasing one to tmpOE__SCLK_B_net_0
Aliasing tmpOE__SDAT_B_net_0 to tmpOE__SCLK_B_net_0
Aliasing \Camera:tmpOE__XCLK_net_0\ to tmpOE__SCLK_B_net_0
Aliasing \Camera:tmpOE__HREF_net_0\ to tmpOE__SCLK_B_net_0
Aliasing \Camera:tmpOE__D_net_7\ to tmpOE__SCLK_B_net_0
Aliasing \Camera:tmpOE__D_net_6\ to tmpOE__SCLK_B_net_0
Aliasing \Camera:tmpOE__D_net_5\ to tmpOE__SCLK_B_net_0
Aliasing \Camera:tmpOE__D_net_4\ to tmpOE__SCLK_B_net_0
Aliasing \Camera:tmpOE__D_net_3\ to tmpOE__SCLK_B_net_0
Aliasing \Camera:tmpOE__D_net_2\ to tmpOE__SCLK_B_net_0
Aliasing \Camera:tmpOE__D_net_1\ to tmpOE__SCLK_B_net_0
Aliasing \Camera:tmpOE__D_net_0\ to tmpOE__SCLK_B_net_0
Aliasing \Camera:tmpOE__PCLK_net_0\ to tmpOE__SCLK_B_net_0
Aliasing \Camera:Net_43\ to tmpOE__SCLK_B_net_0
Aliasing \Camera:tmpOE__VSYNC_net_0\ to tmpOE__SCLK_B_net_0
Aliasing \Camera:tmpOE__SIOD_net_0\ to tmpOE__SCLK_B_net_0
Aliasing \Camera:tmpOE__SIOC_net_0\ to tmpOE__SCLK_B_net_0
Aliasing \Camera:I2C:Net_969\ to tmpOE__SCLK_B_net_0
Aliasing \Camera:I2C:Net_968\ to tmpOE__SCLK_B_net_0
Aliasing tmpOE__SDAT_A_net_0 to tmpOE__SCLK_B_net_0
Aliasing tmpOE__SCLK_A_net_0 to tmpOE__SCLK_B_net_0
Aliasing \USB:tmpOE__Dm_net_0\ to tmpOE__SCLK_B_net_0
Aliasing \USB:tmpOE__Dp_net_0\ to tmpOE__SCLK_B_net_0
Aliasing tmpOE__V0_net_0 to tmpOE__SCLK_B_net_0
Aliasing tmpOE__D7_net_0 to tmpOE__SCLK_B_net_0
Aliasing tmpOE__D6_net_0 to tmpOE__SCLK_B_net_0
Aliasing tmpOE__D5_net_0 to tmpOE__SCLK_B_net_0
Aliasing tmpOE__D4_net_0 to tmpOE__SCLK_B_net_0
Aliasing tmpOE__E_net_0 to tmpOE__SCLK_B_net_0
Aliasing tmpOE__RS_net_0 to tmpOE__SCLK_B_net_0
Aliasing \LCD:Cntl_Port:clk\ to zero
Aliasing \LCD:Cntl_Port:rst\ to zero
Aliasing \Gripper_PWM:Net_113\ to tmpOE__SCLK_B_net_0
Aliasing Net_835 to zero
Aliasing tmpOE__RED_net_0 to tmpOE__SCLK_B_net_0
Aliasing \Timer:TimerUDB:ctrl_cmode_1\ to zero
Aliasing \Timer:TimerUDB:trigger_enable\ to tmpOE__SCLK_B_net_0
Aliasing \Timer:TimerUDB:status_6\ to zero
Aliasing \Timer:TimerUDB:status_5\ to zero
Aliasing \Timer:TimerUDB:status_4\ to zero
Aliasing \Timer:TimerUDB:status_0\ to \Timer:TimerUDB:tc_i\
Aliasing Net_827 to zero
Aliasing tmpOE__WHITE_net_0 to tmpOE__SCLK_B_net_0
Aliasing tmpOE__BLUE_net_0 to tmpOE__SCLK_B_net_0
Aliasing tmpOE__ORANGE_net_0 to tmpOE__SCLK_B_net_0
Aliasing tmpOE__GRIPPER_PIN_net_0 to tmpOE__SCLK_B_net_0
Aliasing \MOTOR_L:Net_113\ to tmpOE__SCLK_B_net_0
Aliasing Net_842 to zero
Aliasing tmpOE__MLEN_net_0 to tmpOE__SCLK_B_net_0
Aliasing tmpOE__MLIN1_net_0 to tmpOE__SCLK_B_net_0
Aliasing tmpOE__MLIN2_net_0 to tmpOE__SCLK_B_net_0
Aliasing \MOTOR_R:Net_113\ to tmpOE__SCLK_B_net_0
Aliasing Net_855 to zero
Aliasing tmpOE__MREN_net_0 to tmpOE__SCLK_B_net_0
Aliasing tmpOE__MRIN1_net_0 to tmpOE__SCLK_B_net_0
Aliasing tmpOE__MRIN2_net_0 to tmpOE__SCLK_B_net_0
Aliasing \Button:tmpOE__Button_net_1\ to tmpOE__SCLK_B_net_0
Aliasing \Button:tmpOE__Button_net_0\ to tmpOE__SCLK_B_net_0
Aliasing \Button:PWM:Net_113\ to tmpOE__SCLK_B_net_0
Aliasing \Button:Net_17\ to zero
Aliasing \Button:Net_11\ to zero
Aliasing tmpOE__ISR_CHECKP_net_0 to tmpOE__SCLK_B_net_0
Aliasing tmpOE__I2C_SDA_net_0 to tmpOE__SCLK_B_net_0
Aliasing tmpOE__I2C_SCL_net_0 to tmpOE__SCLK_B_net_0
Aliasing \I2C:bI2C_UDB:status_6\ to zero
Aliasing \I2C:bI2C_UDB:cs_addr_shifter_2\ to zero
Aliasing \I2C:bI2C_UDB:cs_addr_clkgen_2\ to zero
Aliasing \I2C:bI2C_UDB:bus_busy\ to zero
Aliasing \I2C:bI2C_UDB:lost_arb\ to zero
Aliasing \I2C:bI2C_UDB:genblk6:MODULE_1:g1:a0:newa_0\ to \I2C:sda_x_wire\
Aliasing \I2C:bI2C_UDB:genblk6:MODULE_1:g1:a0:gx:u0:aeqb_0\ to tmpOE__SCLK_B_net_0
Aliasing \I2C:bI2C_UDB:genblk6:MODULE_2:g1:a0:gx:u0:aeqb_0\ to tmpOE__SCLK_B_net_0
Aliasing \I2C:scl_x_wire\ to \I2C:bI2C_UDB:genblk6:MODULE_2:g1:a0:newa_0\
Aliasing \I2C:Net_969\ to tmpOE__SCLK_B_net_0
Aliasing \I2C:Net_968\ to tmpOE__SCLK_B_net_0
Aliasing \HC_PWM:PWMUDB:hwCapture\ to zero
Aliasing \HC_PWM:PWMUDB:trig_out\ to tmpOE__SCLK_B_net_0
Aliasing \HC_PWM:PWMUDB:runmode_enable\\R\ to zero
Aliasing \HC_PWM:PWMUDB:runmode_enable\\S\ to zero
Aliasing \HC_PWM:PWMUDB:ltch_kill_reg\\R\ to zero
Aliasing \HC_PWM:PWMUDB:ltch_kill_reg\\S\ to zero
Aliasing \HC_PWM:PWMUDB:min_kill_reg\\R\ to zero
Aliasing \HC_PWM:PWMUDB:min_kill_reg\\S\ to zero
Aliasing \HC_PWM:PWMUDB:final_kill\ to tmpOE__SCLK_B_net_0
Aliasing \HC_PWM:PWMUDB:dith_count_1\\R\ to zero
Aliasing \HC_PWM:PWMUDB:dith_count_1\\S\ to zero
Aliasing \HC_PWM:PWMUDB:dith_count_0\\R\ to zero
Aliasing \HC_PWM:PWMUDB:dith_count_0\\S\ to zero
Aliasing \HC_PWM:PWMUDB:reset\ to zero
Aliasing \HC_PWM:PWMUDB:status_6\ to zero
Aliasing \HC_PWM:PWMUDB:status_4\ to zero
Aliasing \HC_PWM:PWMUDB:cmp1_status_reg\\R\ to zero
Aliasing \HC_PWM:PWMUDB:cmp1_status_reg\\S\ to zero
Aliasing \HC_PWM:PWMUDB:cmp2_status_reg\\R\ to zero
Aliasing \HC_PWM:PWMUDB:cmp2_status_reg\\S\ to zero
Aliasing \HC_PWM:PWMUDB:final_kill_reg\\R\ to zero
Aliasing \HC_PWM:PWMUDB:final_kill_reg\\S\ to zero
Aliasing \HC_PWM:PWMUDB:cs_addr_0\ to zero
Aliasing \HC_PWM:PWMUDB:pwm_temp\ to zero
Aliasing \HC_PWM:PWMUDB:MODULE_3:g2:a0:a_23\ to zero
Aliasing \HC_PWM:PWMUDB:MODULE_3:g2:a0:a_22\ to zero
Aliasing \HC_PWM:PWMUDB:MODULE_3:g2:a0:a_21\ to zero
Aliasing \HC_PWM:PWMUDB:MODULE_3:g2:a0:a_20\ to zero
Aliasing \HC_PWM:PWMUDB:MODULE_3:g2:a0:a_19\ to zero
Aliasing \HC_PWM:PWMUDB:MODULE_3:g2:a0:a_18\ to zero
Aliasing \HC_PWM:PWMUDB:MODULE_3:g2:a0:a_17\ to zero
Aliasing \HC_PWM:PWMUDB:MODULE_3:g2:a0:a_16\ to zero
Aliasing \HC_PWM:PWMUDB:MODULE_3:g2:a0:a_15\ to zero
Aliasing \HC_PWM:PWMUDB:MODULE_3:g2:a0:a_14\ to zero
Aliasing \HC_PWM:PWMUDB:MODULE_3:g2:a0:a_13\ to zero
Aliasing \HC_PWM:PWMUDB:MODULE_3:g2:a0:a_12\ to zero
Aliasing \HC_PWM:PWMUDB:MODULE_3:g2:a0:a_11\ to zero
Aliasing \HC_PWM:PWMUDB:MODULE_3:g2:a0:a_10\ to zero
Aliasing \HC_PWM:PWMUDB:MODULE_3:g2:a0:a_9\ to zero
Aliasing \HC_PWM:PWMUDB:MODULE_3:g2:a0:a_8\ to zero
Aliasing \HC_PWM:PWMUDB:MODULE_3:g2:a0:a_7\ to zero
Aliasing \HC_PWM:PWMUDB:MODULE_3:g2:a0:a_6\ to zero
Aliasing \HC_PWM:PWMUDB:MODULE_3:g2:a0:a_5\ to zero
Aliasing \HC_PWM:PWMUDB:MODULE_3:g2:a0:a_4\ to zero
Aliasing \HC_PWM:PWMUDB:MODULE_3:g2:a0:a_3\ to zero
Aliasing \HC_PWM:PWMUDB:MODULE_3:g2:a0:a_2\ to zero
Aliasing \HC_PWM:PWMUDB:MODULE_3:g2:a0:g1:z1:s0:g1:u0:b_0\ to tmpOE__SCLK_B_net_0
Aliasing \HC_Timer:TimerUDB:ctrl_cmode_1\ to zero
Aliasing \HC_Timer:TimerUDB:trigger_enable\ to tmpOE__SCLK_B_net_0
Aliasing \HC_Timer:TimerUDB:status_6\ to zero
Aliasing \HC_Timer:TimerUDB:status_5\ to zero
Aliasing \HC_Timer:TimerUDB:status_4\ to zero
Aliasing \HC_Timer:TimerUDB:status_0\ to \HC_Timer:TimerUDB:tc_i\
Aliasing tmpOE__HC_ECHO_net_0 to tmpOE__SCLK_B_net_0
Aliasing tmpOE__HC_TRIG_net_0 to tmpOE__SCLK_B_net_0
Aliasing \Arm_PWM:PWMUDB:hwCapture\ to zero
Aliasing \Arm_PWM:PWMUDB:trig_out\ to tmpOE__SCLK_B_net_0
Aliasing \Arm_PWM:PWMUDB:runmode_enable\\R\ to zero
Aliasing \Arm_PWM:PWMUDB:runmode_enable\\S\ to zero
Aliasing \Arm_PWM:PWMUDB:ltch_kill_reg\\R\ to zero
Aliasing \Arm_PWM:PWMUDB:ltch_kill_reg\\S\ to zero
Aliasing \Arm_PWM:PWMUDB:min_kill_reg\\R\ to zero
Aliasing \Arm_PWM:PWMUDB:min_kill_reg\\S\ to zero
Aliasing \Arm_PWM:PWMUDB:final_kill\ to tmpOE__SCLK_B_net_0
Aliasing \Arm_PWM:PWMUDB:dith_count_1\\R\ to zero
Aliasing \Arm_PWM:PWMUDB:dith_count_1\\S\ to zero
Aliasing \Arm_PWM:PWMUDB:dith_count_0\\R\ to zero
Aliasing \Arm_PWM:PWMUDB:dith_count_0\\S\ to zero
Aliasing \Arm_PWM:PWMUDB:reset\ to zero
Aliasing \Arm_PWM:PWMUDB:status_6\ to zero
Aliasing \Arm_PWM:PWMUDB:status_4\ to zero
Aliasing \Arm_PWM:PWMUDB:cmp2\ to zero
Aliasing \Arm_PWM:PWMUDB:cmp1_status_reg\\R\ to zero
Aliasing \Arm_PWM:PWMUDB:cmp1_status_reg\\S\ to zero
Aliasing \Arm_PWM:PWMUDB:cmp2_status_reg\\R\ to zero
Aliasing \Arm_PWM:PWMUDB:cmp2_status_reg\\S\ to zero
Aliasing \Arm_PWM:PWMUDB:final_kill_reg\\R\ to zero
Aliasing \Arm_PWM:PWMUDB:final_kill_reg\\S\ to zero
Aliasing \Arm_PWM:PWMUDB:cs_addr_0\ to zero
Aliasing \Arm_PWM:PWMUDB:pwm1_i\ to zero
Aliasing \Arm_PWM:PWMUDB:pwm2_i\ to zero
Aliasing \Arm_PWM:PWMUDB:MODULE_4:g2:a0:a_23\ to zero
Aliasing \Arm_PWM:PWMUDB:MODULE_4:g2:a0:a_22\ to zero
Aliasing \Arm_PWM:PWMUDB:MODULE_4:g2:a0:a_21\ to zero
Aliasing \Arm_PWM:PWMUDB:MODULE_4:g2:a0:a_20\ to zero
Aliasing \Arm_PWM:PWMUDB:MODULE_4:g2:a0:a_19\ to zero
Aliasing \Arm_PWM:PWMUDB:MODULE_4:g2:a0:a_18\ to zero
Aliasing \Arm_PWM:PWMUDB:MODULE_4:g2:a0:a_17\ to zero
Aliasing \Arm_PWM:PWMUDB:MODULE_4:g2:a0:a_16\ to zero
Aliasing \Arm_PWM:PWMUDB:MODULE_4:g2:a0:a_15\ to zero
Aliasing \Arm_PWM:PWMUDB:MODULE_4:g2:a0:a_14\ to zero
Aliasing \Arm_PWM:PWMUDB:MODULE_4:g2:a0:a_13\ to zero
Aliasing \Arm_PWM:PWMUDB:MODULE_4:g2:a0:a_12\ to zero
Aliasing \Arm_PWM:PWMUDB:MODULE_4:g2:a0:a_11\ to zero
Aliasing \Arm_PWM:PWMUDB:MODULE_4:g2:a0:a_10\ to zero
Aliasing \Arm_PWM:PWMUDB:MODULE_4:g2:a0:a_9\ to zero
Aliasing \Arm_PWM:PWMUDB:MODULE_4:g2:a0:a_8\ to zero
Aliasing \Arm_PWM:PWMUDB:MODULE_4:g2:a0:a_7\ to zero
Aliasing \Arm_PWM:PWMUDB:MODULE_4:g2:a0:a_6\ to zero
Aliasing \Arm_PWM:PWMUDB:MODULE_4:g2:a0:a_5\ to zero
Aliasing \Arm_PWM:PWMUDB:MODULE_4:g2:a0:a_4\ to zero
Aliasing \Arm_PWM:PWMUDB:MODULE_4:g2:a0:a_3\ to zero
Aliasing \Arm_PWM:PWMUDB:MODULE_4:g2:a0:a_2\ to zero
Aliasing \Arm_PWM:PWMUDB:MODULE_4:g2:a0:g1:z1:s0:g1:u0:b_0\ to tmpOE__SCLK_B_net_0
Aliasing tmpOE__COMPASS_DRDY_net_0 to tmpOE__SCLK_B_net_0
Aliasing tmpOE__ARM_PIN_net_0 to tmpOE__SCLK_B_net_0
Aliasing \Timer:TimerUDB:capture_last\\D\ to zero
Aliasing \Timer:TimerUDB:hwEnable_reg\\D\ to \Timer:TimerUDB:run_mode\
Aliasing \Timer:TimerUDB:capture_out_reg_i\\D\ to \Timer:TimerUDB:capt_fifo_load_int\
Aliasing \I2C:bI2C_UDB:scl_in_reg\\D\ to \I2C:bI2C_UDB:genblk6:MODULE_2:g1:a0:newb_0\
Aliasing \I2C:bI2C_UDB:sda_in_last_reg\\D\ to \I2C:bI2C_UDB:genblk6:MODULE_1:g1:a0:newb_0\
Aliasing \HC_PWM:PWMUDB:min_kill_reg\\D\ to tmpOE__SCLK_B_net_0
Aliasing \HC_PWM:PWMUDB:prevCapture\\D\ to zero
Aliasing \HC_PWM:PWMUDB:trig_last\\D\ to zero
Aliasing \HC_PWM:PWMUDB:ltch_kill_reg\\D\ to tmpOE__SCLK_B_net_0
Aliasing \HC_PWM:PWMUDB:tc_i_reg\\D\ to \HC_PWM:PWMUDB:status_2\
Aliasing \HC_Timer:TimerUDB:capture_last\\D\ to zero
Aliasing \HC_Timer:TimerUDB:hwEnable_reg\\D\ to \HC_Timer:TimerUDB:run_mode\
Aliasing \HC_Timer:TimerUDB:capture_out_reg_i\\D\ to \HC_Timer:TimerUDB:capt_fifo_load_int\
Aliasing \Arm_PWM:PWMUDB:min_kill_reg\\D\ to tmpOE__SCLK_B_net_0
Aliasing \Arm_PWM:PWMUDB:prevCapture\\D\ to zero
Aliasing \Arm_PWM:PWMUDB:trig_last\\D\ to zero
Aliasing \Arm_PWM:PWMUDB:ltch_kill_reg\\D\ to tmpOE__SCLK_B_net_0
Aliasing \Arm_PWM:PWMUDB:prevCompare1\\D\ to \Arm_PWM:PWMUDB:pwm_temp\
Aliasing \Arm_PWM:PWMUDB:tc_i_reg\\D\ to \Arm_PWM:PWMUDB:status_2\
Removing Lhs of wire one[6] = tmpOE__SCLK_B_net_0[1]
Removing Lhs of wire tmpOE__SDAT_B_net_0[9] = tmpOE__SCLK_B_net_0[1]
Removing Lhs of wire \Camera:tmpOE__XCLK_net_0\[17] = tmpOE__SCLK_B_net_0[1]
Removing Lhs of wire \Camera:tmpOE__HREF_net_0\[23] = tmpOE__SCLK_B_net_0[1]
Removing Lhs of wire \Camera:tmpOE__D_net_7\[29] = tmpOE__SCLK_B_net_0[1]
Removing Lhs of wire \Camera:tmpOE__D_net_6\[30] = tmpOE__SCLK_B_net_0[1]
Removing Lhs of wire \Camera:tmpOE__D_net_5\[31] = tmpOE__SCLK_B_net_0[1]
Removing Lhs of wire \Camera:tmpOE__D_net_4\[32] = tmpOE__SCLK_B_net_0[1]
Removing Lhs of wire \Camera:tmpOE__D_net_3\[33] = tmpOE__SCLK_B_net_0[1]
Removing Lhs of wire \Camera:tmpOE__D_net_2\[34] = tmpOE__SCLK_B_net_0[1]
Removing Lhs of wire \Camera:tmpOE__D_net_1\[35] = tmpOE__SCLK_B_net_0[1]
Removing Lhs of wire \Camera:tmpOE__D_net_0\[36] = tmpOE__SCLK_B_net_0[1]
Removing Lhs of wire \Camera:tmpOE__PCLK_net_0\[61] = tmpOE__SCLK_B_net_0[1]
Removing Lhs of wire \Camera:Net_43\[67] = tmpOE__SCLK_B_net_0[1]
Removing Lhs of wire \Camera:tmpOE__VSYNC_net_0\[69] = tmpOE__SCLK_B_net_0[1]
Removing Lhs of wire \Camera:tmpOE__SIOD_net_0\[75] = tmpOE__SCLK_B_net_0[1]
Removing Lhs of wire \Camera:tmpOE__SIOC_net_0\[81] = tmpOE__SCLK_B_net_0[1]
Removing Rhs of wire \Camera:I2C:sda_x_wire\[86] = \Camera:I2C:Net_643_1\[87]
Removing Rhs of wire \Camera:I2C:Net_697\[89] = \Camera:I2C:Net_643_2\[95]
Removing Rhs of wire \Camera:I2C:Net_1109_0\[92] = \Camera:I2C:scl_yfb\[105]
Removing Rhs of wire \Camera:I2C:Net_1109_1\[93] = \Camera:I2C:sda_yfb\[106]
Removing Lhs of wire \Camera:I2C:scl_x_wire\[96] = \Camera:I2C:Net_643_0\[94]
Removing Lhs of wire \Camera:I2C:Net_969\[97] = tmpOE__SCLK_B_net_0[1]
Removing Lhs of wire \Camera:I2C:Net_968\[98] = tmpOE__SCLK_B_net_0[1]
Removing Lhs of wire \Camera:I2C:tmpOE__Bufoe_scl_net_0\[108] = tmpOE__SCLK_B_net_0[1]
Removing Lhs of wire \Camera:I2C:tmpOE__Bufoe_sda_net_0\[110] = tmpOE__SCLK_B_net_0[1]
Removing Lhs of wire tmpOE__SDAT_A_net_0[120] = tmpOE__SCLK_B_net_0[1]
Removing Lhs of wire tmpOE__SCLK_A_net_0[126] = tmpOE__SCLK_B_net_0[1]
Removing Lhs of wire \USB:tmpOE__Dm_net_0\[161] = tmpOE__SCLK_B_net_0[1]
Removing Lhs of wire \USB:tmpOE__Dp_net_0\[168] = tmpOE__SCLK_B_net_0[1]
Removing Lhs of wire tmpOE__V0_net_0[194] = tmpOE__SCLK_B_net_0[1]
Removing Lhs of wire tmpOE__D7_net_0[201] = tmpOE__SCLK_B_net_0[1]
Removing Rhs of wire Net_819[202] = \LCD:Cntl_Port:control_out_3\[247]
Removing Rhs of wire Net_819[202] = \LCD:Cntl_Port:control_3\[259]
Removing Lhs of wire tmpOE__D6_net_0[208] = tmpOE__SCLK_B_net_0[1]
Removing Rhs of wire Net_818[209] = \LCD:Cntl_Port:control_out_2\[246]
Removing Rhs of wire Net_818[209] = \LCD:Cntl_Port:control_2\[260]
Removing Lhs of wire tmpOE__D5_net_0[215] = tmpOE__SCLK_B_net_0[1]
Removing Rhs of wire Net_817[216] = \LCD:Cntl_Port:control_out_1\[245]
Removing Rhs of wire Net_817[216] = \LCD:Cntl_Port:control_1\[261]
Removing Lhs of wire tmpOE__D4_net_0[222] = tmpOE__SCLK_B_net_0[1]
Removing Rhs of wire Net_816[223] = \LCD:Cntl_Port:control_out_0\[244]
Removing Rhs of wire Net_816[223] = \LCD:Cntl_Port:control_0\[262]
Removing Lhs of wire tmpOE__E_net_0[229] = tmpOE__SCLK_B_net_0[1]
Removing Rhs of wire Net_815[230] = \LCD:Cntl_Port:control_out_4\[248]
Removing Rhs of wire Net_815[230] = \LCD:Cntl_Port:control_4\[258]
Removing Lhs of wire tmpOE__RS_net_0[236] = tmpOE__SCLK_B_net_0[1]
Removing Rhs of wire Net_814[237] = \LCD:Cntl_Port:control_out_5\[249]
Removing Rhs of wire Net_814[237] = \LCD:Cntl_Port:control_5\[257]
Removing Lhs of wire \LCD:Cntl_Port:clk\[242] = zero[2]
Removing Lhs of wire \LCD:Cntl_Port:rst\[243] = zero[2]
Removing Lhs of wire \Gripper_PWM:Net_107\[265] = zero[2]
Removing Lhs of wire \Gripper_PWM:Net_113\[266] = tmpOE__SCLK_B_net_0[1]
Removing Rhs of wire Net_1591[270] = \Gripper_PWM:Net_57\[268]
Removing Lhs of wire Net_835[273] = zero[2]
Removing Lhs of wire tmpOE__RED_net_0[276] = tmpOE__SCLK_B_net_0[1]
Removing Lhs of wire \Timer:TimerUDB:ctrl_enable\[299] = \Timer:TimerUDB:control_7\[291]
Removing Lhs of wire \Timer:TimerUDB:ctrl_cmode_1\[301] = zero[2]
Removing Rhs of wire \Timer:TimerUDB:timer_enable\[310] = \Timer:TimerUDB:runmode_enable\[322]
Removing Rhs of wire \Timer:TimerUDB:run_mode\[311] = \Timer:TimerUDB:hwEnable\[312]
Removing Lhs of wire \Timer:TimerUDB:run_mode\[311] = \Timer:TimerUDB:control_7\[291]
Removing Lhs of wire \Timer:TimerUDB:trigger_enable\[314] = tmpOE__SCLK_B_net_0[1]
Removing Lhs of wire \Timer:TimerUDB:tc_i\[316] = \Timer:TimerUDB:status_tc\[313]
Removing Lhs of wire \Timer:TimerUDB:capt_fifo_load_int\[321] = \Timer:TimerUDB:capt_fifo_load\[309]
Removing Lhs of wire \Timer:TimerUDB:status_6\[324] = zero[2]
Removing Lhs of wire \Timer:TimerUDB:status_5\[325] = zero[2]
Removing Lhs of wire \Timer:TimerUDB:status_4\[326] = zero[2]
Removing Lhs of wire \Timer:TimerUDB:status_0\[327] = \Timer:TimerUDB:status_tc\[313]
Removing Lhs of wire \Timer:TimerUDB:status_1\[328] = \Timer:TimerUDB:capt_fifo_load\[309]
Removing Rhs of wire \Timer:TimerUDB:status_2\[329] = \Timer:TimerUDB:fifo_full\[330]
Removing Rhs of wire \Timer:TimerUDB:status_3\[331] = \Timer:TimerUDB:fifo_nempty\[332]
Removing Lhs of wire Net_827[334] = zero[2]
Removing Lhs of wire \Timer:TimerUDB:cs_addr_2\[335] = zero[2]
Removing Lhs of wire \Timer:TimerUDB:cs_addr_1\[336] = \Timer:TimerUDB:trig_reg\[323]
Removing Lhs of wire \Timer:TimerUDB:cs_addr_0\[337] = \Timer:TimerUDB:per_zero\[315]
Removing Lhs of wire tmpOE__WHITE_net_0[469] = tmpOE__SCLK_B_net_0[1]
Removing Lhs of wire tmpOE__BLUE_net_0[475] = tmpOE__SCLK_B_net_0[1]
Removing Lhs of wire tmpOE__ORANGE_net_0[481] = tmpOE__SCLK_B_net_0[1]
Removing Lhs of wire tmpOE__GRIPPER_PIN_net_0[487] = tmpOE__SCLK_B_net_0[1]
Removing Lhs of wire \MOTOR_L:Net_107\[493] = zero[2]
Removing Lhs of wire \MOTOR_L:Net_113\[494] = tmpOE__SCLK_B_net_0[1]
Removing Rhs of wire Net_1872[498] = \MOTOR_L:Net_57\[496]
Removing Lhs of wire Net_842[501] = zero[2]
Removing Lhs of wire tmpOE__MLEN_net_0[504] = tmpOE__SCLK_B_net_0[1]
Removing Lhs of wire tmpOE__MLIN1_net_0[510] = tmpOE__SCLK_B_net_0[1]
Removing Lhs of wire tmpOE__MLIN2_net_0[516] = tmpOE__SCLK_B_net_0[1]
Removing Lhs of wire \MOTOR_R:Net_107\[522] = zero[2]
Removing Lhs of wire \MOTOR_R:Net_113\[523] = tmpOE__SCLK_B_net_0[1]
Removing Rhs of wire Net_2019[527] = \MOTOR_R:Net_57\[525]
Removing Lhs of wire Net_855[530] = zero[2]
Removing Lhs of wire tmpOE__MREN_net_0[534] = tmpOE__SCLK_B_net_0[1]
Removing Lhs of wire tmpOE__MRIN1_net_0[540] = tmpOE__SCLK_B_net_0[1]
Removing Lhs of wire tmpOE__MRIN2_net_0[546] = tmpOE__SCLK_B_net_0[1]
Removing Lhs of wire \Button:tmpOE__Button_net_1\[552] = tmpOE__SCLK_B_net_0[1]
Removing Lhs of wire \Button:tmpOE__Button_net_0\[553] = tmpOE__SCLK_B_net_0[1]
Removing Rhs of wire \Button:Net_329\[554] = \Button:PWM:Net_57\[572]
Removing Rhs of wire \Button:Net_226\[561] = \Button:PWM:Net_63\[571]
Removing Lhs of wire \Button:Net_283_1\[564] = \Button:cydff_1_1\[562]
Removing Lhs of wire \Button:Net_283_0\[565] = \Button:cydff_1_0\[563]
Removing Lhs of wire \Button:PWM:Net_107\[568] = zero[2]
Removing Lhs of wire \Button:PWM:Net_113\[569] = tmpOE__SCLK_B_net_0[1]
Removing Lhs of wire \Button:Net_17\[570] = zero[2]
Removing Lhs of wire \Button:Net_11\[575] = zero[2]
Removing Rhs of wire Net_54[577] = \Button:cydff_1_0\[563]
Removing Rhs of wire Net_55[578] = \Button:cydff_1_1\[562]
Removing Lhs of wire tmpOE__ISR_CHECKP_net_0[583] = tmpOE__SCLK_B_net_0[1]
Removing Lhs of wire tmpOE__I2C_SDA_net_0[589] = tmpOE__SCLK_B_net_0[1]
Removing Lhs of wire tmpOE__I2C_SCL_net_0[595] = tmpOE__SCLK_B_net_0[1]
Removing Rhs of wire \I2C:sda_x_wire\[600] = \I2C:Net_643_4\[601]
Removing Rhs of wire \I2C:sda_x_wire\[600] = \I2C:bI2C_UDB:m_sda_out_reg\[813]
Removing Rhs of wire \I2C:Net_697\[603] = \I2C:Net_643_5\[604]
Removing Rhs of wire \I2C:Net_697\[603] = \I2C:bI2C_UDB:sts_irq\[627]
Removing Lhs of wire \I2C:udb_clk\[608] = \I2C:Net_970\[606]
Removing Lhs of wire \I2C:bI2C_UDB:status_6\[620] = zero[2]
Removing Rhs of wire \I2C:bI2C_UDB:status_5\[621] = \I2C:bI2C_UDB:stop_detect\[709]
Removing Rhs of wire \I2C:bI2C_UDB:status_3\[623] = \I2C:bI2C_UDB:m_address_reg\[715]
Removing Rhs of wire \I2C:bI2C_UDB:status_2\[624] = \I2C:bI2C_UDB:master_mode_reg\[716]
Removing Rhs of wire \I2C:bI2C_UDB:status_1\[625] = \I2C:bI2C_UDB:m_lrb_reg\[717]
Removing Rhs of wire \I2C:bI2C_UDB:status_0\[626] = \I2C:bI2C_UDB:m_byte_complete_reg\[718]
Removing Lhs of wire \I2C:bI2C_UDB:cs_addr_shifter_2\[629] = zero[2]
Removing Rhs of wire \I2C:bI2C_UDB:cs_addr_shifter_1\[630] = \I2C:bI2C_UDB:m_load_dummy\[738]
Removing Rhs of wire \I2C:bI2C_UDB:cs_addr_shifter_0\[631] = \I2C:bI2C_UDB:m_shift_en\[751]
Removing Lhs of wire \I2C:bI2C_UDB:cs_addr_clkgen_2\[666] = zero[2]
Removing Rhs of wire \I2C:bI2C_UDB:cs_addr_clkgen_0\[668] = \I2C:bI2C_UDB:clkgen_en\[750]
Removing Lhs of wire \I2C:bI2C_UDB:ctrl_start_gen\[701] = \I2C:bI2C_UDB:control_7\[611]
Removing Lhs of wire \I2C:bI2C_UDB:ctrl_stop_gen\[702] = \I2C:bI2C_UDB:control_6\[612]
Removing Lhs of wire \I2C:bI2C_UDB:ctrl_restart_gen\[703] = \I2C:bI2C_UDB:control_5\[613]
Removing Lhs of wire \I2C:bI2C_UDB:ctrl_nack\[704] = \I2C:bI2C_UDB:control_4\[614]
Removing Lhs of wire \I2C:bI2C_UDB:ctrl_transmit\[706] = \I2C:bI2C_UDB:control_2\[616]
Removing Lhs of wire \I2C:bI2C_UDB:ctrl_master_en\[707] = \I2C:bI2C_UDB:control_1\[617]
Removing Lhs of wire \I2C:bI2C_UDB:ctrl_slave_en\[708] = \I2C:bI2C_UDB:control_0\[618]
Removing Rhs of wire \I2C:Net_1109_0\[720] = \I2C:scl_yfb\[824]
Removing Rhs of wire \I2C:Net_1109_1\[723] = \I2C:sda_yfb\[825]
Removing Rhs of wire \I2C:bI2C_UDB:m_reset\[731] = \I2C:bI2C_UDB:master_rst_reg\[815]
Removing Lhs of wire \I2C:bI2C_UDB:bus_busy\[733] = zero[2]
Removing Lhs of wire \I2C:bI2C_UDB:genblk6:cmp_vv_vv_MODGEN_1\[741] = \I2C:bI2C_UDB:genblk6:MODULE_1:g1:a0:xneq\[772]
Removing Lhs of wire \I2C:bI2C_UDB:lost_arb\[743] = zero[2]
Removing Lhs of wire \I2C:bI2C_UDB:genblk6:cmp_vv_vv_MODGEN_2\[748] = \I2C:bI2C_UDB:genblk6:MODULE_2:g1:a0:xeq\[801]
Removing Rhs of wire \I2C:Net_643_3\[749] = \I2C:bI2C_UDB:m_scl_out_reg\[812]
Removing Lhs of wire \I2C:bI2C_UDB:genblk6:MODULE_1:g1:a0:newa_0\[752] = \I2C:sda_x_wire\[600]
Removing Lhs of wire \I2C:bI2C_UDB:genblk6:MODULE_1:g1:a0:newb_0\[753] = \I2C:bI2C_UDB:sda_in_reg\[632]
Removing Lhs of wire \I2C:bI2C_UDB:genblk6:MODULE_1:g1:a0:dataa_0\[754] = \I2C:sda_x_wire\[600]
Removing Lhs of wire \I2C:bI2C_UDB:genblk6:MODULE_1:g1:a0:datab_0\[755] = \I2C:bI2C_UDB:sda_in_reg\[632]
Removing Lhs of wire \I2C:bI2C_UDB:genblk6:MODULE_1:g1:a0:gx:u0:a_0\[756] = \I2C:sda_x_wire\[600]
Removing Lhs of wire \I2C:bI2C_UDB:genblk6:MODULE_1:g1:a0:gx:u0:b_0\[757] = \I2C:bI2C_UDB:sda_in_reg\[632]
Removing Lhs of wire \I2C:bI2C_UDB:genblk6:MODULE_1:g1:a0:gx:u0:aeqb_0\[759] = tmpOE__SCLK_B_net_0[1]
Removing Lhs of wire \I2C:bI2C_UDB:genblk6:MODULE_1:g1:a0:gx:u0:eq_0\[760] = \I2C:bI2C_UDB:genblk6:MODULE_1:g1:a0:gx:u0:xnor_array_0\[758]
Removing Lhs of wire \I2C:bI2C_UDB:genblk6:MODULE_1:g1:a0:gx:u0:eqi_0\[761] = \I2C:bI2C_UDB:genblk6:MODULE_1:g1:a0:gx:u0:xnor_array_0\[758]
Removing Lhs of wire \I2C:bI2C_UDB:genblk6:MODULE_2:g1:a0:newa_0\[782] = \I2C:Net_643_3\[749]
Removing Lhs of wire \I2C:bI2C_UDB:genblk6:MODULE_2:g1:a0:newb_0\[783] = \I2C:Net_1109_0\[720]
Removing Lhs of wire \I2C:bI2C_UDB:genblk6:MODULE_2:g1:a0:dataa_0\[784] = \I2C:Net_643_3\[749]
Removing Lhs of wire \I2C:bI2C_UDB:genblk6:MODULE_2:g1:a0:datab_0\[785] = \I2C:Net_1109_0\[720]
Removing Lhs of wire \I2C:bI2C_UDB:genblk6:MODULE_2:g1:a0:gx:u0:a_0\[786] = \I2C:Net_643_3\[749]
Removing Lhs of wire \I2C:bI2C_UDB:genblk6:MODULE_2:g1:a0:gx:u0:b_0\[787] = \I2C:Net_1109_0\[720]
Removing Lhs of wire \I2C:bI2C_UDB:genblk6:MODULE_2:g1:a0:gx:u0:aeqb_0\[789] = tmpOE__SCLK_B_net_0[1]
Removing Lhs of wire \I2C:bI2C_UDB:genblk6:MODULE_2:g1:a0:gx:u0:eq_0\[790] = \I2C:bI2C_UDB:genblk6:MODULE_2:g1:a0:gx:u0:xnor_array_0\[788]
Removing Lhs of wire \I2C:bI2C_UDB:genblk6:MODULE_2:g1:a0:gx:u0:eqi_0\[791] = \I2C:bI2C_UDB:genblk6:MODULE_2:g1:a0:gx:u0:xnor_array_0\[788]
Removing Rhs of wire \I2C:bI2C_UDB:genblk6:MODULE_2:g1:a0:xeq\[801] = \I2C:bI2C_UDB:genblk6:MODULE_2:g1:a0:gx:u0:aeqb_1\[792]
Removing Lhs of wire \I2C:scl_x_wire\[816] = \I2C:Net_643_3\[749]
Removing Lhs of wire \I2C:Net_969\[817] = tmpOE__SCLK_B_net_0[1]
Removing Lhs of wire \I2C:Net_968\[818] = tmpOE__SCLK_B_net_0[1]
Removing Lhs of wire \I2C:tmpOE__Bufoe_scl_net_0\[827] = tmpOE__SCLK_B_net_0[1]
Removing Lhs of wire \I2C:tmpOE__Bufoe_sda_net_0\[829] = tmpOE__SCLK_B_net_0[1]
Removing Lhs of wire \HC_PWM:PWMUDB:ctrl_enable\[849] = \HC_PWM:PWMUDB:control_7\[841]
Removing Lhs of wire \HC_PWM:PWMUDB:hwCapture\[859] = zero[2]
Removing Lhs of wire \HC_PWM:PWMUDB:hwEnable\[860] = \HC_PWM:PWMUDB:control_7\[841]
Removing Lhs of wire \HC_PWM:PWMUDB:trig_out\[864] = tmpOE__SCLK_B_net_0[1]
Removing Lhs of wire \HC_PWM:PWMUDB:runmode_enable\\R\[866] = zero[2]
Removing Lhs of wire \HC_PWM:PWMUDB:runmode_enable\\S\[867] = zero[2]
Removing Lhs of wire \HC_PWM:PWMUDB:final_enable\[868] = \HC_PWM:PWMUDB:runmode_enable\[865]
Removing Lhs of wire \HC_PWM:PWMUDB:ltch_kill_reg\\R\[872] = zero[2]
Removing Lhs of wire \HC_PWM:PWMUDB:ltch_kill_reg\\S\[873] = zero[2]
Removing Lhs of wire \HC_PWM:PWMUDB:min_kill_reg\\R\[874] = zero[2]
Removing Lhs of wire \HC_PWM:PWMUDB:min_kill_reg\\S\[875] = zero[2]
Removing Lhs of wire \HC_PWM:PWMUDB:final_kill\[878] = tmpOE__SCLK_B_net_0[1]
Removing Lhs of wire \HC_PWM:PWMUDB:add_vi_vv_MODGEN_3_1\[882] = \HC_PWM:PWMUDB:MODULE_3:g2:a0:s_1\[1171]
Removing Lhs of wire \HC_PWM:PWMUDB:add_vi_vv_MODGEN_3_0\[884] = \HC_PWM:PWMUDB:MODULE_3:g2:a0:s_0\[1172]
Removing Lhs of wire \HC_PWM:PWMUDB:dith_count_1\\R\[885] = zero[2]
Removing Lhs of wire \HC_PWM:PWMUDB:dith_count_1\\S\[886] = zero[2]
Removing Lhs of wire \HC_PWM:PWMUDB:dith_count_0\\R\[887] = zero[2]
Removing Lhs of wire \HC_PWM:PWMUDB:dith_count_0\\S\[888] = zero[2]
Removing Lhs of wire \HC_PWM:PWMUDB:reset\[891] = zero[2]
Removing Lhs of wire \HC_PWM:PWMUDB:status_6\[892] = zero[2]
Removing Rhs of wire \HC_PWM:PWMUDB:status_5\[893] = \HC_PWM:PWMUDB:final_kill_reg\[908]
Removing Lhs of wire \HC_PWM:PWMUDB:status_4\[894] = zero[2]
Removing Rhs of wire \HC_PWM:PWMUDB:status_3\[895] = \HC_PWM:PWMUDB:fifo_full\[915]
Removing Rhs of wire \HC_PWM:PWMUDB:status_1\[897] = \HC_PWM:PWMUDB:cmp2_status_reg\[907]
Removing Rhs of wire \HC_PWM:PWMUDB:status_0\[898] = \HC_PWM:PWMUDB:cmp1_status_reg\[906]
Removing Lhs of wire \HC_PWM:PWMUDB:cmp1_status_reg\\R\[909] = zero[2]
Removing Lhs of wire \HC_PWM:PWMUDB:cmp1_status_reg\\S\[910] = zero[2]
Removing Lhs of wire \HC_PWM:PWMUDB:cmp2_status_reg\\R\[911] = zero[2]
Removing Lhs of wire \HC_PWM:PWMUDB:cmp2_status_reg\\S\[912] = zero[2]
Removing Lhs of wire \HC_PWM:PWMUDB:final_kill_reg\\R\[913] = zero[2]
Removing Lhs of wire \HC_PWM:PWMUDB:final_kill_reg\\S\[914] = zero[2]
Removing Lhs of wire \HC_PWM:PWMUDB:cs_addr_2\[916] = \HC_PWM:PWMUDB:tc_i\[870]
Removing Lhs of wire \HC_PWM:PWMUDB:cs_addr_1\[917] = \HC_PWM:PWMUDB:runmode_enable\[865]
Removing Lhs of wire \HC_PWM:PWMUDB:cs_addr_0\[918] = zero[2]
Removing Lhs of wire \HC_PWM:PWMUDB:compare2\[1000] = \HC_PWM:PWMUDB:cmp2_less\[973]
Removing Rhs of wire Net_1697[1010] = \HC_PWM:PWMUDB:pwm1_i_reg\[1003]
Removing Rhs of wire Net_2330[1011] = \HC_PWM:PWMUDB:pwm2_i_reg\[1005]
Removing Lhs of wire \HC_PWM:PWMUDB:pwm_temp\[1012] = zero[2]
Removing Lhs of wire \HC_PWM:PWMUDB:MODULE_3:g2:a0:a_23\[1053] = zero[2]
Removing Lhs of wire \HC_PWM:PWMUDB:MODULE_3:g2:a0:a_22\[1054] = zero[2]
Removing Lhs of wire \HC_PWM:PWMUDB:MODULE_3:g2:a0:a_21\[1055] = zero[2]
Removing Lhs of wire \HC_PWM:PWMUDB:MODULE_3:g2:a0:a_20\[1056] = zero[2]
Removing Lhs of wire \HC_PWM:PWMUDB:MODULE_3:g2:a0:a_19\[1057] = zero[2]
Removing Lhs of wire \HC_PWM:PWMUDB:MODULE_3:g2:a0:a_18\[1058] = zero[2]
Removing Lhs of wire \HC_PWM:PWMUDB:MODULE_3:g2:a0:a_17\[1059] = zero[2]
Removing Lhs of wire \HC_PWM:PWMUDB:MODULE_3:g2:a0:a_16\[1060] = zero[2]
Removing Lhs of wire \HC_PWM:PWMUDB:MODULE_3:g2:a0:a_15\[1061] = zero[2]
Removing Lhs of wire \HC_PWM:PWMUDB:MODULE_3:g2:a0:a_14\[1062] = zero[2]
Removing Lhs of wire \HC_PWM:PWMUDB:MODULE_3:g2:a0:a_13\[1063] = zero[2]
Removing Lhs of wire \HC_PWM:PWMUDB:MODULE_3:g2:a0:a_12\[1064] = zero[2]
Removing Lhs of wire \HC_PWM:PWMUDB:MODULE_3:g2:a0:a_11\[1065] = zero[2]
Removing Lhs of wire \HC_PWM:PWMUDB:MODULE_3:g2:a0:a_10\[1066] = zero[2]
Removing Lhs of wire \HC_PWM:PWMUDB:MODULE_3:g2:a0:a_9\[1067] = zero[2]
Removing Lhs of wire \HC_PWM:PWMUDB:MODULE_3:g2:a0:a_8\[1068] = zero[2]
Removing Lhs of wire \HC_PWM:PWMUDB:MODULE_3:g2:a0:a_7\[1069] = zero[2]
Removing Lhs of wire \HC_PWM:PWMUDB:MODULE_3:g2:a0:a_6\[1070] = zero[2]
Removing Lhs of wire \HC_PWM:PWMUDB:MODULE_3:g2:a0:a_5\[1071] = zero[2]
Removing Lhs of wire \HC_PWM:PWMUDB:MODULE_3:g2:a0:a_4\[1072] = zero[2]
Removing Lhs of wire \HC_PWM:PWMUDB:MODULE_3:g2:a0:a_3\[1073] = zero[2]
Removing Lhs of wire \HC_PWM:PWMUDB:MODULE_3:g2:a0:a_2\[1074] = zero[2]
Removing Lhs of wire \HC_PWM:PWMUDB:MODULE_3:g2:a0:a_1\[1075] = \HC_PWM:PWMUDB:MODIN1_1\[1076]
Removing Lhs of wire \HC_PWM:PWMUDB:MODIN1_1\[1076] = \HC_PWM:PWMUDB:dith_count_1\[881]
Removing Lhs of wire \HC_PWM:PWMUDB:MODULE_3:g2:a0:a_0\[1077] = \HC_PWM:PWMUDB:MODIN1_0\[1078]
Removing Lhs of wire \HC_PWM:PWMUDB:MODIN1_0\[1078] = \HC_PWM:PWMUDB:dith_count_0\[883]
Removing Lhs of wire \HC_PWM:PWMUDB:MODULE_3:g2:a0:g1:z1:s0:g1:u0:c_0\[1210] = tmpOE__SCLK_B_net_0[1]
Removing Lhs of wire \HC_PWM:PWMUDB:MODULE_3:g2:a0:g1:z1:s0:g1:u0:b_0\[1211] = tmpOE__SCLK_B_net_0[1]
Removing Lhs of wire \HC_Timer:TimerUDB:ctrl_cmode_1\[1235] = zero[2]
Removing Rhs of wire \HC_Timer:TimerUDB:timer_enable\[1244] = \HC_Timer:TimerUDB:runmode_enable\[1257]
Removing Rhs of wire \HC_Timer:TimerUDB:run_mode\[1245] = \HC_Timer:TimerUDB:hwEnable\[1246]
Removing Lhs of wire \HC_Timer:TimerUDB:run_mode\[1245] = Net_885[1253]
Removing Lhs of wire \HC_Timer:TimerUDB:trigger_enable\[1248] = tmpOE__SCLK_B_net_0[1]
Removing Lhs of wire \HC_Timer:TimerUDB:tc_i\[1250] = \HC_Timer:TimerUDB:status_tc\[1247]
Removing Lhs of wire \HC_Timer:TimerUDB:capt_fifo_load_int\[1256] = \HC_Timer:TimerUDB:capt_fifo_load\[1243]
Removing Lhs of wire \HC_Timer:TimerUDB:status_6\[1259] = zero[2]
Removing Lhs of wire \HC_Timer:TimerUDB:status_5\[1260] = zero[2]
Removing Lhs of wire \HC_Timer:TimerUDB:status_4\[1261] = zero[2]
Removing Lhs of wire \HC_Timer:TimerUDB:status_0\[1262] = \HC_Timer:TimerUDB:status_tc\[1247]
Removing Lhs of wire \HC_Timer:TimerUDB:status_1\[1263] = \HC_Timer:TimerUDB:capt_fifo_load\[1243]
Removing Rhs of wire \HC_Timer:TimerUDB:status_2\[1264] = \HC_Timer:TimerUDB:fifo_full\[1265]
Removing Rhs of wire \HC_Timer:TimerUDB:status_3\[1266] = \HC_Timer:TimerUDB:fifo_nempty\[1267]
Removing Lhs of wire \HC_Timer:TimerUDB:cs_addr_2\[1269] = Net_1697[1010]
Removing Lhs of wire \HC_Timer:TimerUDB:cs_addr_1\[1270] = \HC_Timer:TimerUDB:trig_reg\[1258]
Removing Lhs of wire \HC_Timer:TimerUDB:cs_addr_0\[1271] = \HC_Timer:TimerUDB:per_zero\[1249]
Removing Lhs of wire tmpOE__HC_ECHO_net_0[1356] = tmpOE__SCLK_B_net_0[1]
Removing Lhs of wire tmpOE__HC_TRIG_net_0[1361] = tmpOE__SCLK_B_net_0[1]
Removing Lhs of wire \Arm_PWM:PWMUDB:ctrl_enable\[1379] = \Arm_PWM:PWMUDB:control_7\[1371]
Removing Lhs of wire \Arm_PWM:PWMUDB:hwCapture\[1389] = zero[2]
Removing Lhs of wire \Arm_PWM:PWMUDB:hwEnable\[1390] = \Arm_PWM:PWMUDB:control_7\[1371]
Removing Lhs of wire \Arm_PWM:PWMUDB:trig_out\[1394] = tmpOE__SCLK_B_net_0[1]
Removing Lhs of wire \Arm_PWM:PWMUDB:runmode_enable\\R\[1396] = zero[2]
Removing Lhs of wire \Arm_PWM:PWMUDB:runmode_enable\\S\[1397] = zero[2]
Removing Lhs of wire \Arm_PWM:PWMUDB:final_enable\[1398] = \Arm_PWM:PWMUDB:runmode_enable\[1395]
Removing Lhs of wire \Arm_PWM:PWMUDB:ltch_kill_reg\\R\[1402] = zero[2]
Removing Lhs of wire \Arm_PWM:PWMUDB:ltch_kill_reg\\S\[1403] = zero[2]
Removing Lhs of wire \Arm_PWM:PWMUDB:min_kill_reg\\R\[1404] = zero[2]
Removing Lhs of wire \Arm_PWM:PWMUDB:min_kill_reg\\S\[1405] = zero[2]
Removing Lhs of wire \Arm_PWM:PWMUDB:final_kill\[1408] = tmpOE__SCLK_B_net_0[1]
Removing Lhs of wire \Arm_PWM:PWMUDB:add_vi_vv_MODGEN_4_1\[1412] = \Arm_PWM:PWMUDB:MODULE_4:g2:a0:s_1\[1700]
Removing Lhs of wire \Arm_PWM:PWMUDB:add_vi_vv_MODGEN_4_0\[1414] = \Arm_PWM:PWMUDB:MODULE_4:g2:a0:s_0\[1701]
Removing Lhs of wire \Arm_PWM:PWMUDB:dith_count_1\\R\[1415] = zero[2]
Removing Lhs of wire \Arm_PWM:PWMUDB:dith_count_1\\S\[1416] = zero[2]
Removing Lhs of wire \Arm_PWM:PWMUDB:dith_count_0\\R\[1417] = zero[2]
Removing Lhs of wire \Arm_PWM:PWMUDB:dith_count_0\\S\[1418] = zero[2]
Removing Lhs of wire \Arm_PWM:PWMUDB:reset\[1421] = zero[2]
Removing Lhs of wire \Arm_PWM:PWMUDB:status_6\[1422] = zero[2]
Removing Rhs of wire \Arm_PWM:PWMUDB:status_5\[1423] = \Arm_PWM:PWMUDB:final_kill_reg\[1437]
Removing Lhs of wire \Arm_PWM:PWMUDB:status_4\[1424] = zero[2]
Removing Rhs of wire \Arm_PWM:PWMUDB:status_3\[1425] = \Arm_PWM:PWMUDB:fifo_full\[1444]
Removing Rhs of wire \Arm_PWM:PWMUDB:status_1\[1427] = \Arm_PWM:PWMUDB:cmp2_status_reg\[1436]
Removing Rhs of wire \Arm_PWM:PWMUDB:status_0\[1428] = \Arm_PWM:PWMUDB:cmp1_status_reg\[1435]
Removing Lhs of wire \Arm_PWM:PWMUDB:cmp2_status\[1433] = zero[2]
Removing Lhs of wire \Arm_PWM:PWMUDB:cmp2\[1434] = zero[2]
Removing Lhs of wire \Arm_PWM:PWMUDB:cmp1_status_reg\\R\[1438] = zero[2]
Removing Lhs of wire \Arm_PWM:PWMUDB:cmp1_status_reg\\S\[1439] = zero[2]
Removing Lhs of wire \Arm_PWM:PWMUDB:cmp2_status_reg\\R\[1440] = zero[2]
Removing Lhs of wire \Arm_PWM:PWMUDB:cmp2_status_reg\\S\[1441] = zero[2]
Removing Lhs of wire \Arm_PWM:PWMUDB:final_kill_reg\\R\[1442] = zero[2]
Removing Lhs of wire \Arm_PWM:PWMUDB:final_kill_reg\\S\[1443] = zero[2]
Removing Lhs of wire \Arm_PWM:PWMUDB:cs_addr_2\[1445] = \Arm_PWM:PWMUDB:tc_i\[1400]
Removing Lhs of wire \Arm_PWM:PWMUDB:cs_addr_1\[1446] = \Arm_PWM:PWMUDB:runmode_enable\[1395]
Removing Lhs of wire \Arm_PWM:PWMUDB:cs_addr_0\[1447] = zero[2]
Removing Lhs of wire \Arm_PWM:PWMUDB:compare1\[1528] = \Arm_PWM:PWMUDB:cmp1_less\[1499]
Removing Lhs of wire \Arm_PWM:PWMUDB:pwm1_i\[1533] = zero[2]
Removing Lhs of wire \Arm_PWM:PWMUDB:pwm2_i\[1535] = zero[2]
Removing Rhs of wire \Arm_PWM:Net_96\[1538] = \Arm_PWM:PWMUDB:pwm_i_reg\[1530]
Removing Lhs of wire \Arm_PWM:PWMUDB:pwm_temp\[1541] = \Arm_PWM:PWMUDB:cmp1\[1431]
Removing Lhs of wire \Arm_PWM:PWMUDB:MODULE_4:g2:a0:a_23\[1582] = zero[2]
Removing Lhs of wire \Arm_PWM:PWMUDB:MODULE_4:g2:a0:a_22\[1583] = zero[2]
Removing Lhs of wire \Arm_PWM:PWMUDB:MODULE_4:g2:a0:a_21\[1584] = zero[2]
Removing Lhs of wire \Arm_PWM:PWMUDB:MODULE_4:g2:a0:a_20\[1585] = zero[2]
Removing Lhs of wire \Arm_PWM:PWMUDB:MODULE_4:g2:a0:a_19\[1586] = zero[2]
Removing Lhs of wire \Arm_PWM:PWMUDB:MODULE_4:g2:a0:a_18\[1587] = zero[2]
Removing Lhs of wire \Arm_PWM:PWMUDB:MODULE_4:g2:a0:a_17\[1588] = zero[2]
Removing Lhs of wire \Arm_PWM:PWMUDB:MODULE_4:g2:a0:a_16\[1589] = zero[2]
Removing Lhs of wire \Arm_PWM:PWMUDB:MODULE_4:g2:a0:a_15\[1590] = zero[2]
Removing Lhs of wire \Arm_PWM:PWMUDB:MODULE_4:g2:a0:a_14\[1591] = zero[2]
Removing Lhs of wire \Arm_PWM:PWMUDB:MODULE_4:g2:a0:a_13\[1592] = zero[2]
Removing Lhs of wire \Arm_PWM:PWMUDB:MODULE_4:g2:a0:a_12\[1593] = zero[2]
Removing Lhs of wire \Arm_PWM:PWMUDB:MODULE_4:g2:a0:a_11\[1594] = zero[2]
Removing Lhs of wire \Arm_PWM:PWMUDB:MODULE_4:g2:a0:a_10\[1595] = zero[2]
Removing Lhs of wire \Arm_PWM:PWMUDB:MODULE_4:g2:a0:a_9\[1596] = zero[2]
Removing Lhs of wire \Arm_PWM:PWMUDB:MODULE_4:g2:a0:a_8\[1597] = zero[2]
Removing Lhs of wire \Arm_PWM:PWMUDB:MODULE_4:g2:a0:a_7\[1598] = zero[2]
Removing Lhs of wire \Arm_PWM:PWMUDB:MODULE_4:g2:a0:a_6\[1599] = zero[2]
Removing Lhs of wire \Arm_PWM:PWMUDB:MODULE_4:g2:a0:a_5\[1600] = zero[2]
Removing Lhs of wire \Arm_PWM:PWMUDB:MODULE_4:g2:a0:a_4\[1601] = zero[2]
Removing Lhs of wire \Arm_PWM:PWMUDB:MODULE_4:g2:a0:a_3\[1602] = zero[2]
Removing Lhs of wire \Arm_PWM:PWMUDB:MODULE_4:g2:a0:a_2\[1603] = zero[2]
Removing Lhs of wire \Arm_PWM:PWMUDB:MODULE_4:g2:a0:a_1\[1604] = \Arm_PWM:PWMUDB:MODIN2_1\[1605]
Removing Lhs of wire \Arm_PWM:PWMUDB:MODIN2_1\[1605] = \Arm_PWM:PWMUDB:dith_count_1\[1411]
Removing Lhs of wire \Arm_PWM:PWMUDB:MODULE_4:g2:a0:a_0\[1606] = \Arm_PWM:PWMUDB:MODIN2_0\[1607]
Removing Lhs of wire \Arm_PWM:PWMUDB:MODIN2_0\[1607] = \Arm_PWM:PWMUDB:dith_count_0\[1413]
Removing Lhs of wire \Arm_PWM:PWMUDB:MODULE_4:g2:a0:g1:z1:s0:g1:u0:c_0\[1739] = tmpOE__SCLK_B_net_0[1]
Removing Lhs of wire \Arm_PWM:PWMUDB:MODULE_4:g2:a0:g1:z1:s0:g1:u0:b_0\[1740] = tmpOE__SCLK_B_net_0[1]
Removing Rhs of wire Net_1273[1741] = \Arm_PWM:Net_96\[1538]
Removing Lhs of wire tmpOE__COMPASS_DRDY_net_0[1750] = tmpOE__SCLK_B_net_0[1]
Removing Lhs of wire tmpOE__ARM_PIN_net_0[1758] = tmpOE__SCLK_B_net_0[1]
Removing Lhs of wire \Timer:TimerUDB:capture_last\\D\[1763] = zero[2]
Removing Lhs of wire \Timer:TimerUDB:tc_reg_i\\D\[1764] = \Timer:TimerUDB:status_tc\[313]
Removing Lhs of wire \Timer:TimerUDB:hwEnable_reg\\D\[1765] = \Timer:TimerUDB:control_7\[291]
Removing Lhs of wire \Timer:TimerUDB:capture_out_reg_i\\D\[1766] = \Timer:TimerUDB:capt_fifo_load\[309]
Removing Lhs of wire \Button:cydff_1_1\\D\[1767] = \Button:Net_76_1\[555]
Removing Lhs of wire \Button:cydff_1_0\\D\[1768] = \Button:Net_76_0\[556]
Removing Lhs of wire \I2C:bI2C_UDB:sda_in_reg\\D\[1769] = \I2C:Net_1109_1\[723]
Removing Lhs of wire \I2C:bI2C_UDB:scl_in_reg\\D\[1779] = \I2C:Net_1109_0\[720]
Removing Lhs of wire \I2C:bI2C_UDB:scl_in_last_reg\\D\[1780] = \I2C:bI2C_UDB:scl_in_reg\[719]
Removing Lhs of wire \I2C:bI2C_UDB:scl_in_last2_reg\\D\[1781] = \I2C:bI2C_UDB:scl_in_last_reg\[721]
Removing Lhs of wire \I2C:bI2C_UDB:sda_in_last_reg\\D\[1782] = \I2C:bI2C_UDB:sda_in_reg\[632]
Removing Lhs of wire \I2C:bI2C_UDB:sda_in_last2_reg\\D\[1783] = \I2C:bI2C_UDB:sda_in_last_reg\[724]
Removing Lhs of wire \I2C:bI2C_UDB:clk_eq_reg\\D\[1790] = \I2C:bI2C_UDB:genblk6:MODULE_2:g1:a0:xeq\[801]
Removing Lhs of wire \HC_PWM:PWMUDB:min_kill_reg\\D\[1795] = tmpOE__SCLK_B_net_0[1]
Removing Lhs of wire \HC_PWM:PWMUDB:prevCapture\\D\[1796] = zero[2]
Removing Lhs of wire \HC_PWM:PWMUDB:trig_last\\D\[1797] = zero[2]
Removing Lhs of wire \HC_PWM:PWMUDB:ltch_kill_reg\\D\[1800] = tmpOE__SCLK_B_net_0[1]
Removing Lhs of wire \HC_PWM:PWMUDB:prevCompare1\\D\[1803] = \HC_PWM:PWMUDB:cmp1\[901]
Removing Lhs of wire \HC_PWM:PWMUDB:prevCompare2\\D\[1804] = \HC_PWM:PWMUDB:cmp2\[904]
Removing Lhs of wire \HC_PWM:PWMUDB:cmp1_status_reg\\D\[1805] = \HC_PWM:PWMUDB:cmp1_status\[902]
Removing Lhs of wire \HC_PWM:PWMUDB:cmp2_status_reg\\D\[1806] = \HC_PWM:PWMUDB:cmp2_status\[905]
Removing Lhs of wire \HC_PWM:PWMUDB:pwm_i_reg\\D\[1808] = \HC_PWM:PWMUDB:pwm_i\[1002]
Removing Lhs of wire \HC_PWM:PWMUDB:pwm1_i_reg\\D\[1809] = \HC_PWM:PWMUDB:pwm1_i\[1004]
Removing Lhs of wire \HC_PWM:PWMUDB:pwm2_i_reg\\D\[1810] = \HC_PWM:PWMUDB:pwm2_i\[1006]
Removing Lhs of wire \HC_PWM:PWMUDB:tc_i_reg\\D\[1811] = \HC_PWM:PWMUDB:status_2\[896]
Removing Lhs of wire \HC_Timer:TimerUDB:capture_last\\D\[1812] = zero[2]
Removing Lhs of wire \HC_Timer:TimerUDB:tc_reg_i\\D\[1813] = \HC_Timer:TimerUDB:status_tc\[1247]
Removing Lhs of wire \HC_Timer:TimerUDB:hwEnable_reg\\D\[1814] = Net_885[1253]
Removing Lhs of wire \HC_Timer:TimerUDB:capture_out_reg_i\\D\[1815] = \HC_Timer:TimerUDB:capt_fifo_load\[1243]
Removing Lhs of wire \Arm_PWM:PWMUDB:min_kill_reg\\D\[1816] = tmpOE__SCLK_B_net_0[1]
Removing Lhs of wire \Arm_PWM:PWMUDB:prevCapture\\D\[1817] = zero[2]
Removing Lhs of wire \Arm_PWM:PWMUDB:trig_last\\D\[1818] = zero[2]
Removing Lhs of wire \Arm_PWM:PWMUDB:ltch_kill_reg\\D\[1821] = tmpOE__SCLK_B_net_0[1]
Removing Lhs of wire \Arm_PWM:PWMUDB:prevCompare1\\D\[1824] = \Arm_PWM:PWMUDB:cmp1\[1431]
Removing Lhs of wire \Arm_PWM:PWMUDB:cmp1_status_reg\\D\[1825] = \Arm_PWM:PWMUDB:cmp1_status\[1432]
Removing Lhs of wire \Arm_PWM:PWMUDB:cmp2_status_reg\\D\[1826] = zero[2]
Removing Lhs of wire \Arm_PWM:PWMUDB:pwm_i_reg\\D\[1828] = \Arm_PWM:PWMUDB:pwm_i\[1531]
Removing Lhs of wire \Arm_PWM:PWMUDB:pwm1_i_reg\\D\[1829] = zero[2]
Removing Lhs of wire \Arm_PWM:PWMUDB:pwm2_i_reg\\D\[1830] = zero[2]
Removing Lhs of wire \Arm_PWM:PWMUDB:tc_i_reg\\D\[1831] = \Arm_PWM:PWMUDB:status_2\[1426]

------------------------------------------------------
Aliased 0 equations, 360 wires.
------------------------------------------------------

----------------------------------------------------------
Circuit simplification
----------------------------------------------------------

Substituting virtuals - pass 1:

Note:  Expanding virtual equation for 'tmpOE__SCLK_B_net_0' (cost = 0):
tmpOE__SCLK_B_net_0 <=  ('1') ;

Note:  Expanding virtual equation for 'zero' (cost = 0):
zero <=  ('0') ;

Note:  Expanding virtual equation for '\Timer:TimerUDB:fifo_load_polarized\' (cost = 0):
\Timer:TimerUDB:fifo_load_polarized\ <=  ('0') ;

Note:  Expanding virtual equation for '\Timer:TimerUDB:timer_enable\' (cost = 0):
\Timer:TimerUDB:timer_enable\ <= (\Timer:TimerUDB:control_7\);

Note:  Expanding virtual equation for '\I2C:bI2C_UDB:sda_went_high\' (cost = 1):
\I2C:bI2C_UDB:sda_went_high\ <= ((not \I2C:bI2C_UDB:sda_in_last2_reg\ and \I2C:bI2C_UDB:sda_in_last_reg\));

Note:  Virtual signal \I2C:bI2C_UDB:cs_addr_shifter_1\ with ( cost: 108 or cost_inv: 3)  > 90 or with size: 5 > 102 has been made a (soft) node.
\I2C:bI2C_UDB:cs_addr_shifter_1\ <= ((not \I2C:bI2C_UDB:tx_reg_empty\ and \I2C:bI2C_UDB:m_state_0\ and \I2C:bI2C_UDB:clkgen_tc1_reg\)
	OR (not \I2C:bI2C_UDB:tx_reg_empty\ and \I2C:bI2C_UDB:m_state_1\ and \I2C:bI2C_UDB:clkgen_tc1_reg\)
	OR (not \I2C:bI2C_UDB:tx_reg_empty\ and \I2C:bI2C_UDB:m_state_2\ and \I2C:bI2C_UDB:clkgen_tc1_reg\)
	OR (not \I2C:bI2C_UDB:tx_reg_empty\ and \I2C:bI2C_UDB:m_state_3\ and \I2C:bI2C_UDB:clkgen_tc1_reg\)
	OR (not \I2C:bI2C_UDB:tx_reg_empty\ and \I2C:bI2C_UDB:m_state_4\ and \I2C:bI2C_UDB:clkgen_tc1_reg\));

Note:  Expanding virtual equation for '\I2C:bI2C_UDB:txdata\' (cost = 54):
\I2C:bI2C_UDB:txdata\ <= ((not \I2C:bI2C_UDB:m_state_4\ and \I2C:bI2C_UDB:m_state_3\));

Note:  Expanding virtual equation for '\I2C:bI2C_UDB:rxdata\' (cost = 2):
\I2C:bI2C_UDB:rxdata\ <= ((not \I2C:bI2C_UDB:m_state_3\ and \I2C:bI2C_UDB:m_state_4\));

Note:  Expanding virtual equation for '\I2C:bI2C_UDB:sda_went_low\' (cost = 1):
\I2C:bI2C_UDB:sda_went_low\ <= ((not \I2C:bI2C_UDB:sda_in_last_reg\ and \I2C:bI2C_UDB:sda_in_last2_reg\));

Note:  Expanding virtual equation for '\I2C:bI2C_UDB:scl_went_low\' (cost = 4):
\I2C:bI2C_UDB:scl_went_low\ <= ((not \I2C:bI2C_UDB:scl_in_reg\ and \I2C:bI2C_UDB:scl_in_last_reg\));

Note:  Expanding virtual equation for '\I2C:bI2C_UDB:start_detect\' (cost = 2):
\I2C:bI2C_UDB:start_detect\ <= ((not \I2C:bI2C_UDB:sda_in_last_reg\ and \I2C:bI2C_UDB:scl_in_reg\ and \I2C:bI2C_UDB:scl_in_last_reg\ and \I2C:bI2C_UDB:scl_in_last2_reg\ and \I2C:bI2C_UDB:sda_in_last2_reg\));

Note:  Expanding virtual equation for '\I2C:bI2C_UDB:stalled\' (cost = 16):
\I2C:bI2C_UDB:stalled\ <= ((not \I2C:bI2C_UDB:m_state_4\ and not \I2C:bI2C_UDB:m_state_3\ and \I2C:bI2C_UDB:m_state_2\ and \I2C:bI2C_UDB:m_state_1\));

Note:  Expanding virtual equation for '\I2C:bI2C_UDB:genblk6:MODULE_1:g1:a0:gx:u0:xnor_array_0\' (cost = 2):
\I2C:bI2C_UDB:genblk6:MODULE_1:g1:a0:gx:u0:xnor_array_0\ <= ((not \I2C:sda_x_wire\ and not \I2C:bI2C_UDB:sda_in_reg\)
	OR (\I2C:sda_x_wire\ and \I2C:bI2C_UDB:sda_in_reg\));

Note:  Expanding virtual equation for '\I2C:bI2C_UDB:genblk6:MODULE_1:g1:a0:gx:u0:aeqb_1\' (cost = 2):
\I2C:bI2C_UDB:genblk6:MODULE_1:g1:a0:gx:u0:aeqb_1\ <= ((not \I2C:sda_x_wire\ and not \I2C:bI2C_UDB:sda_in_reg\)
	OR (\I2C:sda_x_wire\ and \I2C:bI2C_UDB:sda_in_reg\));

Note:  Expanding virtual equation for '\I2C:bI2C_UDB:genblk6:MODULE_2:g1:a0:gx:u0:xnor_array_0\' (cost = 2):
\I2C:bI2C_UDB:genblk6:MODULE_2:g1:a0:gx:u0:xnor_array_0\ <= ((not \I2C:Net_1109_0\ and not \I2C:Net_643_3\)
	OR (\I2C:Net_1109_0\ and \I2C:Net_643_3\));

Note:  Expanding virtual equation for '\HC_PWM:PWMUDB:compare1\' (cost = 0):
\HC_PWM:PWMUDB:compare1\ <= (not \HC_PWM:PWMUDB:cmp1_less\);

Note:  Expanding virtual equation for '\HC_PWM:PWMUDB:cmp2\' (cost = 0):
\HC_PWM:PWMUDB:cmp2\ <= (\HC_PWM:PWMUDB:cmp2_less\);

Note:  Expanding virtual equation for '\HC_PWM:PWMUDB:MODULE_3:g2:a0:g1:z1:s0:g1:u0:c_1\' (cost = 0):
\HC_PWM:PWMUDB:MODULE_3:g2:a0:g1:z1:s0:g1:u0:c_1\ <= (\HC_PWM:PWMUDB:dith_count_0\);

Note:  Expanding virtual equation for '\HC_PWM:PWMUDB:MODULE_3:g2:a0:s_0\' (cost = 0):
\HC_PWM:PWMUDB:MODULE_3:g2:a0:s_0\ <= (not \HC_PWM:PWMUDB:dith_count_0\);

Note:  Expanding virtual equation for '\HC_PWM:PWMUDB:MODULE_3:g2:a0:g1:z1:s0:g1:u0:c_17\' (cost = 0):
\HC_PWM:PWMUDB:MODULE_3:g2:a0:g1:z1:s0:g1:u0:c_17\ <=  ('0') ;

Note:  Expanding virtual equation for '\HC_PWM:PWMUDB:MODULE_3:g2:a0:g1:z1:s0:g1:u0:c_9\' (cost = 0):
\HC_PWM:PWMUDB:MODULE_3:g2:a0:g1:z1:s0:g1:u0:c_9\ <=  ('0') ;

Note:  Expanding virtual equation for '\HC_PWM:PWMUDB:MODULE_3:g2:a0:g1:z1:s0:g1:u0:c_2\' (cost = 0):
\HC_PWM:PWMUDB:MODULE_3:g2:a0:g1:z1:s0:g1:u0:c_2\ <= ((\HC_PWM:PWMUDB:dith_count_1\ and \HC_PWM:PWMUDB:dith_count_0\));

Note:  Expanding virtual equation for '\HC_Timer:TimerUDB:fifo_load_polarized\' (cost = 0):
\HC_Timer:TimerUDB:fifo_load_polarized\ <=  ('0') ;

Note:  Expanding virtual equation for '\HC_Timer:TimerUDB:timer_enable\' (cost = 0):
\HC_Timer:TimerUDB:timer_enable\ <= (Net_885);

Note:  Expanding virtual equation for '\Arm_PWM:PWMUDB:cmp1\' (cost = 0):
\Arm_PWM:PWMUDB:cmp1\ <= (\Arm_PWM:PWMUDB:cmp1_less\);

Note:  Expanding virtual equation for '\Arm_PWM:PWMUDB:MODULE_4:g2:a0:g1:z1:s0:g1:u0:c_1\' (cost = 0):
\Arm_PWM:PWMUDB:MODULE_4:g2:a0:g1:z1:s0:g1:u0:c_1\ <= (\Arm_PWM:PWMUDB:dith_count_0\);

Note:  Expanding virtual equation for '\Arm_PWM:PWMUDB:MODULE_4:g2:a0:s_0\' (cost = 0):
\Arm_PWM:PWMUDB:MODULE_4:g2:a0:s_0\ <= (not \Arm_PWM:PWMUDB:dith_count_0\);

Note:  Expanding virtual equation for '\Arm_PWM:PWMUDB:MODULE_4:g2:a0:g1:z1:s0:g1:u0:c_17\' (cost = 0):
\Arm_PWM:PWMUDB:MODULE_4:g2:a0:g1:z1:s0:g1:u0:c_17\ <=  ('0') ;

Note:  Expanding virtual equation for '\Arm_PWM:PWMUDB:MODULE_4:g2:a0:g1:z1:s0:g1:u0:c_9\' (cost = 0):
\Arm_PWM:PWMUDB:MODULE_4:g2:a0:g1:z1:s0:g1:u0:c_9\ <=  ('0') ;

Note:  Expanding virtual equation for '\Arm_PWM:PWMUDB:MODULE_4:g2:a0:g1:z1:s0:g1:u0:c_2\' (cost = 0):
\Arm_PWM:PWMUDB:MODULE_4:g2:a0:g1:z1:s0:g1:u0:c_2\ <= ((\Arm_PWM:PWMUDB:dith_count_1\ and \Arm_PWM:PWMUDB:dith_count_0\));


Substituting virtuals - pass 2:

Note:  Expanding virtual equation for '\I2C:bI2C_UDB:status_5\' (cost = 10):
\I2C:bI2C_UDB:status_5\ <= ((not \I2C:bI2C_UDB:sda_in_last2_reg\ and \I2C:bI2C_UDB:scl_in_reg\ and \I2C:bI2C_UDB:scl_in_last_reg\ and \I2C:bI2C_UDB:scl_in_last2_reg\ and \I2C:bI2C_UDB:sda_in_last_reg\));

Note:  Virtual signal \I2C:bI2C_UDB:cnt_reset\ with ( cost: 330 or cost_inv: 6)  > 90 or with size: 4 > 102 has been made a (soft) node.
\I2C:bI2C_UDB:cnt_reset\ <= ((not \I2C:bI2C_UDB:scl_in_reg\ and not \I2C:bI2C_UDB:clkgen_tc1_reg\ and \I2C:bI2C_UDB:m_state_1\ and \I2C:bI2C_UDB:m_state_0\ and \I2C:bI2C_UDB:scl_in_last_reg\ and \I2C:Net_643_3\)
	OR (not \I2C:bI2C_UDB:scl_in_reg\ and not \I2C:bI2C_UDB:clkgen_tc1_reg\ and \I2C:bI2C_UDB:m_state_2\ and \I2C:bI2C_UDB:scl_in_last_reg\ and \I2C:Net_643_3\)
	OR (not \I2C:bI2C_UDB:scl_in_reg\ and not \I2C:bI2C_UDB:clkgen_tc1_reg\ and \I2C:bI2C_UDB:m_state_3\ and \I2C:bI2C_UDB:scl_in_last_reg\ and \I2C:Net_643_3\)
	OR (not \I2C:bI2C_UDB:scl_in_reg\ and not \I2C:bI2C_UDB:clkgen_tc1_reg\ and \I2C:bI2C_UDB:m_state_4\ and \I2C:bI2C_UDB:scl_in_last_reg\ and \I2C:Net_643_3\));

Note:  Expanding virtual equation for '\I2C:bI2C_UDB:genblk6:MODULE_1:g1:a0:xneq\' (cost = 8):
\I2C:bI2C_UDB:genblk6:MODULE_1:g1:a0:xneq\ <= ((not \I2C:bI2C_UDB:sda_in_reg\ and \I2C:sda_x_wire\)
	OR (not \I2C:sda_x_wire\ and \I2C:bI2C_UDB:sda_in_reg\));

Note:  Expanding virtual equation for '\HC_PWM:PWMUDB:cmp1\' (cost = 0):
\HC_PWM:PWMUDB:cmp1\ <= (not \HC_PWM:PWMUDB:cmp1_less\);

Note:  Expanding virtual equation for '\HC_PWM:PWMUDB:MODULE_3:g2:a0:s_1\' (cost = 2):
\HC_PWM:PWMUDB:MODULE_3:g2:a0:s_1\ <= ((not \HC_PWM:PWMUDB:dith_count_0\ and \HC_PWM:PWMUDB:dith_count_1\)
	OR (not \HC_PWM:PWMUDB:dith_count_1\ and \HC_PWM:PWMUDB:dith_count_0\));

Note:  Expanding virtual equation for '\HC_PWM:PWMUDB:MODULE_3:g2:a0:g1:z1:s0:g1:u0:c_18\' (cost = 0):
\HC_PWM:PWMUDB:MODULE_3:g2:a0:g1:z1:s0:g1:u0:c_18\ <=  ('0') ;

Note:  Expanding virtual equation for '\HC_PWM:PWMUDB:MODULE_3:g2:a0:g1:z1:s0:g1:u0:c_10\' (cost = 0):
\HC_PWM:PWMUDB:MODULE_3:g2:a0:g1:z1:s0:g1:u0:c_10\ <=  ('0') ;

Note:  Expanding virtual equation for '\HC_PWM:PWMUDB:MODULE_3:g2:a0:g1:z1:s0:g1:u0:c_3\' (cost = 0):
\HC_PWM:PWMUDB:MODULE_3:g2:a0:g1:z1:s0:g1:u0:c_3\ <=  ('0') ;

Note:  Expanding virtual equation for '\Arm_PWM:PWMUDB:MODULE_4:g2:a0:s_1\' (cost = 2):
\Arm_PWM:PWMUDB:MODULE_4:g2:a0:s_1\ <= ((not \Arm_PWM:PWMUDB:dith_count_0\ and \Arm_PWM:PWMUDB:dith_count_1\)
	OR (not \Arm_PWM:PWMUDB:dith_count_1\ and \Arm_PWM:PWMUDB:dith_count_0\));

Note:  Expanding virtual equation for '\Arm_PWM:PWMUDB:MODULE_4:g2:a0:g1:z1:s0:g1:u0:c_18\' (cost = 0):
\Arm_PWM:PWMUDB:MODULE_4:g2:a0:g1:z1:s0:g1:u0:c_18\ <=  ('0') ;

Note:  Expanding virtual equation for '\Arm_PWM:PWMUDB:MODULE_4:g2:a0:g1:z1:s0:g1:u0:c_10\' (cost = 0):
\Arm_PWM:PWMUDB:MODULE_4:g2:a0:g1:z1:s0:g1:u0:c_10\ <=  ('0') ;

Note:  Expanding virtual equation for '\Arm_PWM:PWMUDB:MODULE_4:g2:a0:g1:z1:s0:g1:u0:c_3\' (cost = 0):
\Arm_PWM:PWMUDB:MODULE_4:g2:a0:g1:z1:s0:g1:u0:c_3\ <=  ('0') ;


Substituting virtuals - pass 3:

Note:  Expanding virtual equation for '\I2C:bI2C_UDB:contention\' (cost = 8):
\I2C:bI2C_UDB:contention\ <= ((not \I2C:bI2C_UDB:sda_in_reg\ and not \I2C:bI2C_UDB:m_state_2\ and not \I2C:bI2C_UDB:m_state_1\ and not \I2C:bI2C_UDB:m_state_0\ and \I2C:sda_x_wire\ and \I2C:bI2C_UDB:m_state_3\ and \I2C:bI2C_UDB:cnt_reset\)
	OR (not \I2C:sda_x_wire\ and not \I2C:bI2C_UDB:m_state_2\ and not \I2C:bI2C_UDB:m_state_1\ and not \I2C:bI2C_UDB:m_state_0\ and \I2C:bI2C_UDB:sda_in_reg\ and \I2C:bI2C_UDB:m_state_3\ and \I2C:bI2C_UDB:cnt_reset\)
	OR (not \I2C:bI2C_UDB:sda_in_reg\ and not \I2C:bI2C_UDB:m_state_2\ and not \I2C:bI2C_UDB:m_state_1\ and not \I2C:bI2C_UDB:m_state_0\ and \I2C:sda_x_wire\ and \I2C:bI2C_UDB:clkgen_tc\ and \I2C:bI2C_UDB:m_state_3\)
	OR (not \I2C:sda_x_wire\ and not \I2C:bI2C_UDB:m_state_2\ and not \I2C:bI2C_UDB:m_state_1\ and not \I2C:bI2C_UDB:m_state_0\ and \I2C:bI2C_UDB:sda_in_reg\ and \I2C:bI2C_UDB:clkgen_tc\ and \I2C:bI2C_UDB:m_state_3\)
	OR (not \I2C:bI2C_UDB:sda_in_reg\ and not \I2C:bI2C_UDB:m_state_4\ and \I2C:sda_x_wire\ and \I2C:bI2C_UDB:m_state_3\ and \I2C:bI2C_UDB:cnt_reset\)
	OR (not \I2C:sda_x_wire\ and not \I2C:bI2C_UDB:m_state_4\ and \I2C:bI2C_UDB:sda_in_reg\ and \I2C:bI2C_UDB:m_state_3\ and \I2C:bI2C_UDB:cnt_reset\)
	OR (not \I2C:bI2C_UDB:sda_in_reg\ and not \I2C:bI2C_UDB:m_state_4\ and \I2C:sda_x_wire\ and \I2C:bI2C_UDB:clkgen_tc\ and \I2C:bI2C_UDB:m_state_3\)
	OR (not \I2C:sda_x_wire\ and not \I2C:bI2C_UDB:m_state_4\ and \I2C:bI2C_UDB:sda_in_reg\ and \I2C:bI2C_UDB:clkgen_tc\ and \I2C:bI2C_UDB:m_state_3\));

Note:  Expanding virtual equation for '\HC_PWM:PWMUDB:MODULE_3:g2:a0:g1:z1:s0:g1:u0:c_19\' (cost = 0):
\HC_PWM:PWMUDB:MODULE_3:g2:a0:g1:z1:s0:g1:u0:c_19\ <=  ('0') ;

Note:  Expanding virtual equation for '\HC_PWM:PWMUDB:MODULE_3:g2:a0:g1:z1:s0:g1:u0:c_11\' (cost = 0):
\HC_PWM:PWMUDB:MODULE_3:g2:a0:g1:z1:s0:g1:u0:c_11\ <=  ('0') ;

Note:  Expanding virtual equation for '\HC_PWM:PWMUDB:MODULE_3:g2:a0:g1:z1:s0:g1:u0:c_4\' (cost = 0):
\HC_PWM:PWMUDB:MODULE_3:g2:a0:g1:z1:s0:g1:u0:c_4\ <=  ('0') ;

Note:  Expanding virtual equation for '\Arm_PWM:PWMUDB:MODULE_4:g2:a0:g1:z1:s0:g1:u0:c_19\' (cost = 0):
\Arm_PWM:PWMUDB:MODULE_4:g2:a0:g1:z1:s0:g1:u0:c_19\ <=  ('0') ;

Note:  Expanding virtual equation for '\Arm_PWM:PWMUDB:MODULE_4:g2:a0:g1:z1:s0:g1:u0:c_11\' (cost = 0):
\Arm_PWM:PWMUDB:MODULE_4:g2:a0:g1:z1:s0:g1:u0:c_11\ <=  ('0') ;

Note:  Expanding virtual equation for '\Arm_PWM:PWMUDB:MODULE_4:g2:a0:g1:z1:s0:g1:u0:c_4\' (cost = 0):
\Arm_PWM:PWMUDB:MODULE_4:g2:a0:g1:z1:s0:g1:u0:c_4\ <=  ('0') ;


Substituting virtuals - pass 4:

Note:  Expanding virtual equation for '\HC_PWM:PWMUDB:MODULE_3:g2:a0:g1:z1:s0:g1:u0:c_20\' (cost = 0):
\HC_PWM:PWMUDB:MODULE_3:g2:a0:g1:z1:s0:g1:u0:c_20\ <=  ('0') ;

Note:  Expanding virtual equation for '\HC_PWM:PWMUDB:MODULE_3:g2:a0:g1:z1:s0:g1:u0:c_12\' (cost = 0):
\HC_PWM:PWMUDB:MODULE_3:g2:a0:g1:z1:s0:g1:u0:c_12\ <=  ('0') ;

Note:  Expanding virtual equation for '\HC_PWM:PWMUDB:MODULE_3:g2:a0:g1:z1:s0:g1:u0:c_5\' (cost = 0):
\HC_PWM:PWMUDB:MODULE_3:g2:a0:g1:z1:s0:g1:u0:c_5\ <=  ('0') ;

Note:  Expanding virtual equation for '\Arm_PWM:PWMUDB:MODULE_4:g2:a0:g1:z1:s0:g1:u0:c_20\' (cost = 0):
\Arm_PWM:PWMUDB:MODULE_4:g2:a0:g1:z1:s0:g1:u0:c_20\ <=  ('0') ;

Note:  Expanding virtual equation for '\Arm_PWM:PWMUDB:MODULE_4:g2:a0:g1:z1:s0:g1:u0:c_12\' (cost = 0):
\Arm_PWM:PWMUDB:MODULE_4:g2:a0:g1:z1:s0:g1:u0:c_12\ <=  ('0') ;

Note:  Expanding virtual equation for '\Arm_PWM:PWMUDB:MODULE_4:g2:a0:g1:z1:s0:g1:u0:c_5\' (cost = 0):
\Arm_PWM:PWMUDB:MODULE_4:g2:a0:g1:z1:s0:g1:u0:c_5\ <=  ('0') ;


Substituting virtuals - pass 5:

Note:  Expanding virtual equation for '\HC_PWM:PWMUDB:MODULE_3:g2:a0:g1:z1:s0:g1:u0:c_21\' (cost = 0):
\HC_PWM:PWMUDB:MODULE_3:g2:a0:g1:z1:s0:g1:u0:c_21\ <=  ('0') ;

Note:  Expanding virtual equation for '\HC_PWM:PWMUDB:MODULE_3:g2:a0:g1:z1:s0:g1:u0:c_13\' (cost = 0):
\HC_PWM:PWMUDB:MODULE_3:g2:a0:g1:z1:s0:g1:u0:c_13\ <=  ('0') ;

Note:  Expanding virtual equation for '\HC_PWM:PWMUDB:MODULE_3:g2:a0:g1:z1:s0:g1:u0:c_6\' (cost = 0):
\HC_PWM:PWMUDB:MODULE_3:g2:a0:g1:z1:s0:g1:u0:c_6\ <=  ('0') ;

Note:  Expanding virtual equation for '\Arm_PWM:PWMUDB:MODULE_4:g2:a0:g1:z1:s0:g1:u0:c_21\' (cost = 0):
\Arm_PWM:PWMUDB:MODULE_4:g2:a0:g1:z1:s0:g1:u0:c_21\ <=  ('0') ;

Note:  Expanding virtual equation for '\Arm_PWM:PWMUDB:MODULE_4:g2:a0:g1:z1:s0:g1:u0:c_13\' (cost = 0):
\Arm_PWM:PWMUDB:MODULE_4:g2:a0:g1:z1:s0:g1:u0:c_13\ <=  ('0') ;

Note:  Expanding virtual equation for '\Arm_PWM:PWMUDB:MODULE_4:g2:a0:g1:z1:s0:g1:u0:c_6\' (cost = 0):
\Arm_PWM:PWMUDB:MODULE_4:g2:a0:g1:z1:s0:g1:u0:c_6\ <=  ('0') ;


Substituting virtuals - pass 6:

Note:  Expanding virtual equation for '\HC_PWM:PWMUDB:MODULE_3:g2:a0:g1:z1:s0:g1:u0:c_22\' (cost = 0):
\HC_PWM:PWMUDB:MODULE_3:g2:a0:g1:z1:s0:g1:u0:c_22\ <=  ('0') ;

Note:  Expanding virtual equation for '\HC_PWM:PWMUDB:MODULE_3:g2:a0:g1:z1:s0:g1:u0:c_14\' (cost = 0):
\HC_PWM:PWMUDB:MODULE_3:g2:a0:g1:z1:s0:g1:u0:c_14\ <=  ('0') ;

Note:  Expanding virtual equation for '\HC_PWM:PWMUDB:MODULE_3:g2:a0:g1:z1:s0:g1:u0:c_7\' (cost = 0):
\HC_PWM:PWMUDB:MODULE_3:g2:a0:g1:z1:s0:g1:u0:c_7\ <=  ('0') ;

Note:  Expanding virtual equation for '\Arm_PWM:PWMUDB:MODULE_4:g2:a0:g1:z1:s0:g1:u0:c_22\' (cost = 0):
\Arm_PWM:PWMUDB:MODULE_4:g2:a0:g1:z1:s0:g1:u0:c_22\ <=  ('0') ;

Note:  Expanding virtual equation for '\Arm_PWM:PWMUDB:MODULE_4:g2:a0:g1:z1:s0:g1:u0:c_14\' (cost = 0):
\Arm_PWM:PWMUDB:MODULE_4:g2:a0:g1:z1:s0:g1:u0:c_14\ <=  ('0') ;

Note:  Expanding virtual equation for '\Arm_PWM:PWMUDB:MODULE_4:g2:a0:g1:z1:s0:g1:u0:c_7\' (cost = 0):
\Arm_PWM:PWMUDB:MODULE_4:g2:a0:g1:z1:s0:g1:u0:c_7\ <=  ('0') ;


Substituting virtuals - pass 7:

Note:  Expanding virtual equation for '\HC_PWM:PWMUDB:MODULE_3:g2:a0:g1:z1:s0:g1:u0:c_23\' (cost = 0):
\HC_PWM:PWMUDB:MODULE_3:g2:a0:g1:z1:s0:g1:u0:c_23\ <=  ('0') ;

Note:  Expanding virtual equation for '\HC_PWM:PWMUDB:MODULE_3:g2:a0:g1:z1:s0:g1:u0:c_15\' (cost = 0):
\HC_PWM:PWMUDB:MODULE_3:g2:a0:g1:z1:s0:g1:u0:c_15\ <=  ('0') ;

Note:  Expanding virtual equation for '\Arm_PWM:PWMUDB:MODULE_4:g2:a0:g1:z1:s0:g1:u0:c_23\' (cost = 0):
\Arm_PWM:PWMUDB:MODULE_4:g2:a0:g1:z1:s0:g1:u0:c_23\ <=  ('0') ;

Note:  Expanding virtual equation for '\Arm_PWM:PWMUDB:MODULE_4:g2:a0:g1:z1:s0:g1:u0:c_15\' (cost = 0):
\Arm_PWM:PWMUDB:MODULE_4:g2:a0:g1:z1:s0:g1:u0:c_15\ <=  ('0') ;


Substituting virtuals - pass 8:


----------------------------------------------------------
Circuit simplification results:

	Expanded 69 signals.
	Turned 2 signals into soft nodes.
	Maximum default expansion cost was set at 3.
----------------------------------------------------------

------------------------------------------------------
Alias Detection
------------------------------------------------------
Aliasing \Timer:TimerUDB:capt_fifo_load\ to zero
Aliasing \HC_PWM:PWMUDB:final_capture\ to zero
Aliasing \HC_PWM:PWMUDB:pwm_i\ to zero
Aliasing \HC_PWM:PWMUDB:MODULE_3:g2:a0:g1:z1:s0:g1:u0:b_24\ to zero
Aliasing \HC_PWM:PWMUDB:MODULE_3:g2:a0:g1:z1:s0:g1:u0:b_16\ to zero
Aliasing \HC_PWM:PWMUDB:MODULE_3:g2:a0:g1:z1:s0:g1:u0:b_8\ to zero
Aliasing \HC_Timer:TimerUDB:capt_fifo_load\ to zero
Aliasing \Arm_PWM:PWMUDB:final_capture\ to zero
Aliasing \Arm_PWM:PWMUDB:MODULE_4:g2:a0:g1:z1:s0:g1:u0:b_24\ to zero
Aliasing \Arm_PWM:PWMUDB:MODULE_4:g2:a0:g1:z1:s0:g1:u0:b_16\ to zero
Aliasing \Arm_PWM:PWMUDB:MODULE_4:g2:a0:g1:z1:s0:g1:u0:b_8\ to zero
Aliasing \I2C:bI2C_UDB:lost_arb2_reg\\D\ to zero
Aliasing \HC_PWM:PWMUDB:final_kill_reg\\D\ to zero
Aliasing \Arm_PWM:PWMUDB:final_kill_reg\\D\ to zero
Removing Lhs of wire \Timer:TimerUDB:capt_fifo_load\[309] = zero[2]
Removing Lhs of wire \Timer:TimerUDB:trig_reg\[323] = \Timer:TimerUDB:control_7\[291]
Removing Lhs of wire \HC_PWM:PWMUDB:final_capture\[920] = zero[2]
Removing Lhs of wire \HC_PWM:PWMUDB:pwm_i\[1002] = zero[2]
Removing Lhs of wire \HC_PWM:PWMUDB:MODULE_3:g2:a0:g1:z1:s0:g1:u0:b_24\[1181] = zero[2]
Removing Lhs of wire \HC_PWM:PWMUDB:MODULE_3:g2:a0:g1:z1:s0:g1:u0:b_16\[1191] = zero[2]
Removing Lhs of wire \HC_PWM:PWMUDB:MODULE_3:g2:a0:g1:z1:s0:g1:u0:b_8\[1201] = zero[2]
Removing Lhs of wire \HC_Timer:TimerUDB:capt_fifo_load\[1243] = zero[2]
Removing Lhs of wire \HC_Timer:TimerUDB:trig_reg\[1258] = Net_885[1253]
Removing Lhs of wire \Arm_PWM:PWMUDB:final_capture\[1449] = zero[2]
Removing Lhs of wire \Arm_PWM:PWMUDB:MODULE_4:g2:a0:g1:z1:s0:g1:u0:b_24\[1710] = zero[2]
Removing Lhs of wire \Arm_PWM:PWMUDB:MODULE_4:g2:a0:g1:z1:s0:g1:u0:b_16\[1720] = zero[2]
Removing Lhs of wire \Arm_PWM:PWMUDB:MODULE_4:g2:a0:g1:z1:s0:g1:u0:b_8\[1730] = zero[2]
Removing Lhs of wire \I2C:bI2C_UDB:lost_arb2_reg\\D\[1786] = zero[2]
Removing Lhs of wire \HC_PWM:PWMUDB:runmode_enable\\D\[1798] = \HC_PWM:PWMUDB:control_7\[841]
Removing Lhs of wire \HC_PWM:PWMUDB:final_kill_reg\\D\[1807] = zero[2]
Removing Lhs of wire \Arm_PWM:PWMUDB:runmode_enable\\D\[1819] = \Arm_PWM:PWMUDB:control_7\[1371]
Removing Lhs of wire \Arm_PWM:PWMUDB:final_kill_reg\\D\[1827] = zero[2]

------------------------------------------------------
Aliased 0 equations, 18 wires.
------------------------------------------------------

----------------------------------------------------------
Circuit simplification
----------------------------------------------------------

Eliminating unused logic - pass 1:


Eliminating unused logic - pass 2:


Substituting virtuals - pass 1:


----------------------------------------------------------
Circuit simplification results:

	Expanded 0 signals.
	Turned 0 signals into soft nodes.
	Maximum default expansion cost was set at 3.
----------------------------------------------------------

topld:  No errors.

CYPRESS_DIR    : C:\Program Files (x86)\Cypress\PSoC Creator\3.2\PSoC Creator\warp
Warp Program   : C:\Program Files (x86)\Cypress\PSoC Creator\3.2\PSoC Creator\warp\bin/warp.exe
Warp Arguments : -yv2 -q10 -ygs -o2 -v3 -.fftcfgtype=LE -ya -.fftprj=C:\Users\xavieran\Desktop\ECE3091\WorkingCamera\Camera_vis\camera_test.cydsn\camera_test.cyprj -dcpsoc3 camera_test.v -verilog
</CYPRESSTAG>
Warp synthesis phase: Elapsed time ==> 2s.538ms
<CYPRESSTAG name="Fitter results...">
<CYPRESSTAG name="Fitter startup details...">
cyp3fit: V3.2.0.6175, Family: PSoC3, Started at: Tuesday, 22 September 2015 16:30:34
Options: -yv2 -q10 -ygs -o2 -v3 -.fftcfgtype=LE -ya -.fftprj=C:\Users\xavieran\Desktop\ECE3091\WorkingCamera\Camera_vis\camera_test.cydsn\camera_test.cyprj -d CY8C5488AXI-LP120 camera_test.v -verilog
</CYPRESSTAG>
<CYPRESSTAG name="Design parsing">
Design parsing phase: Elapsed time ==> 0s.057ms
</CYPRESSTAG>
<CYPRESSTAG name="Tech mapping">
<CYPRESSTAG name="Initial Mapping" icon="FILE_RPT_TECHM">
    Removed wire end \Arm_PWM:PWMUDB:MODULE_4:g2:a0:g1:z1:s0:g1:u0:c_16\ kept zero
    Removed wire end \Arm_PWM:PWMUDB:MODULE_4:g2:a0:g1:z1:s0:g1:u0:c_24\ kept zero
    Removed wire end \Arm_PWM:PWMUDB:MODULE_4:g2:a0:g1:z1:s0:g1:u0:c_8\ kept zero
    Removed wire end \HC_PWM:PWMUDB:MODULE_3:g2:a0:g1:z1:s0:g1:u0:c_16\ kept zero
    Removed wire end \HC_PWM:PWMUDB:MODULE_3:g2:a0:g1:z1:s0:g1:u0:c_24\ kept zero
    Removed wire end \HC_PWM:PWMUDB:MODULE_3:g2:a0:g1:z1:s0:g1:u0:c_8\ kept zero
    Converted constant MacroCell: \Arm_PWM:PWMUDB:status_1\ from registered to combinatorial
    Converted constant MacroCell: \Arm_PWM:PWMUDB:status_5\ from registered to combinatorial
    Converted constant MacroCell: \Arm_PWM:PWMUDB:prevCapture\ from registered to combinatorial
    Converted constant MacroCell: \Arm_PWM:PWMUDB:pwm1_i_reg\ from registered to combinatorial
    Converted constant MacroCell: \Arm_PWM:PWMUDB:pwm2_i_reg\ from registered to combinatorial
    Converted constant MacroCell: \Arm_PWM:PWMUDB:trig_last\ from registered to combinatorial
    Converted constant MacroCell: \HC_PWM:PWMUDB:status_5\ from registered to combinatorial
    Converted constant MacroCell: \HC_PWM:PWMUDB:prevCapture\ from registered to combinatorial
    Converted constant MacroCell: \HC_PWM:PWMUDB:pwm_i_reg\ from registered to combinatorial
    Converted constant MacroCell: \HC_PWM:PWMUDB:trig_last\ from registered to combinatorial
    Converted constant MacroCell: \HC_Timer:TimerUDB:capture_last\ from registered to combinatorial
    Converted constant MacroCell: \HC_Timer:TimerUDB:capture_out_reg_i\ from registered to combinatorial
    Converted constant MacroCell: \I2C:bI2C_UDB:lost_arb2_reg\ from registered to combinatorial
    Converted constant MacroCell: \Timer:TimerUDB:capture_last\ from registered to combinatorial
    Converted constant MacroCell: \Timer:TimerUDB:capture_out_reg_i\ from registered to combinatorial
Assigning clock Camera_I2C_BusClock to clock BUS_CLK because it is a pass-through
Assigning clock USB_Clock_vbus to clock BUS_CLK because it is a pass-through
<CYPRESSTAG name="Global Clock Selection" icon="FILE_RPT_TECHM">
    Digital Clock 0: Automatic-assigning  clock 'Camera_CLK'. Fanout=1, Signal=Net_410
    Digital Clock 1: Automatic-assigning  clock 'BUT_CLOCK'. Fanout=1, Signal=Net_52
    Digital Clock 2: Automatic-assigning  clock 'I2C_IntClock'. Fanout=1, Signal=\I2C:Net_970\
    Digital Clock 3: Automatic-assigning  clock 'HC_Clock'. Fanout=2, Signal=Net_4386
    Digital Clock 4: Automatic-assigning  clock 'Motor_Clock'. Fanout=4, Signal=Net_1260
    Digital Clock 5: Automatic-assigning  clock 'timer_clock'. Fanout=3, Signal=Net_254
</CYPRESSTAG>

Removing unused cells resulting from optimization
Done removing unused cells.
<CYPRESSTAG name="UDB Clock/Enable Remapping Results">
    UDB Clk/Enable \Arm_PWM:PWMUDB:clock_enable_block\: with output requested to be synchronous
        ClockIn: Motor_Clock was determined to be a global clock that is synchronous to BUS_CLK
        EnableIn: Constant 1 was determined to be synchronous to ClockIn
        ClockOut: Motor_Clock, EnableOut: Constant 1
    UDB Clk/Enable \Camera:Async:udbclkenable\: with output requested to be asynchronous
        ClockIn: \Camera:PCLK(0)\:iocell.fb was determined to be a routed clock that is asynchronous
        EnableIn: Constant 1 was determined to be synchronous to ClockIn
        ClockOut: \Camera:PCLK(0)\:iocell.fb, EnableOut: Constant 1
    UDB Clk/Enable \HC_PWM:PWMUDB:clock_enable_block\: with output requested to be synchronous
        ClockIn: HC_Clock was determined to be a global clock that is synchronous to BUS_CLK
        EnableIn: Constant 1 was determined to be synchronous to ClockIn
        ClockOut: HC_Clock, EnableOut: Constant 1
    UDB Clk/Enable \HC_Timer:TimerUDB:clock_enable_block\: with output requested to be synchronous
        ClockIn: HC_Clock was determined to be a global clock that is synchronous to BUS_CLK
        EnableIn: Constant 1 was determined to be synchronous to ClockIn
        ClockOut: HC_Clock, EnableOut: Constant 1
    UDB Clk/Enable \I2C:bI2C_UDB:ClkSync0\: with output requested to be synchronous
        ClockIn: I2C_IntClock was determined to be a global clock that is synchronous to BUS_CLK
        EnableIn: Constant 1 was determined to be synchronous to ClockIn
        ClockOut: I2C_IntClock, EnableOut: Constant 1
    UDB Clk/Enable \Timer:TimerUDB:clock_enable_block\: with output requested to be synchronous
        ClockIn: timer_clock was determined to be a global clock that is synchronous to BUS_CLK
        EnableIn: Constant 1 was determined to be synchronous to ClockIn
        ClockOut: timer_clock, EnableOut: Constant 1
    UDB Clk/Enable \Timer:TimerUDB:sCTRLReg:SyncCtl:cy_psoc3_udb_Ctl_Clk_Sync\: with output requested to be synchronous
        ClockIn: timer_clock was determined to be a global clock that is synchronous to BUS_CLK
        EnableIn: Constant 1 was determined to be synchronous to ClockIn
        ClockOut: timer_clock, EnableOut: Constant 1
</CYPRESSTAG>
<CYPRESSTAG name="UDB Routed Clock Assignment">
    Routed Clock: \Button:PWM:PWMHW\:timercell.tc
        Effective Clock: \Button:PWM:PWMHW\:timercell.tc
        Enable Signal: True
</CYPRESSTAG>

Removing unused cells resulting from optimization
Done removing unused cells.
<CYPRESSTAG name="Duplicate Macrocell detection">
</CYPRESSTAG>
</CYPRESSTAG>
<CYPRESSTAG name="Duplicate Macrocell detection">

Removing unused cells resulting from optimization
Done removing unused cells.
</CYPRESSTAG>
<CYPRESSTAG name="Design Equations" icon="FILE_RPT_EQUATION">

------------------------------------------------------------
Design Equations
------------------------------------------------------------
    <CYPRESSTAG name="Pin listing">

    ------------------------------------------------------------
    Pin listing
    ------------------------------------------------------------

    Pin : Name = ARM_PIN(0)
        Attributes:
            In Group/Port: True
            In Sync Option: AUTO
            Out Sync Option: NOSYNC
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: CMOS_OUT
            VTrip: EITHER
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO RefSel: VCC_IO
            Required Capabilitites: DIGITAL, ROUTABLE
            Initial Value: 0
            IO Voltage: 0
        PORT MAP (
            pa_out => ARM_PIN(0)__PA ,
            input => Net_1273 ,
            pad => ARM_PIN(0)_PAD );
        Properties:
        {
        }

    Pin : Name = BLUE(0)
        Attributes:
            In Group/Port: True
            In Sync Option: AUTO
            Out Sync Option: NOSYNC
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: CMOS_OUT
            VTrip: EITHER
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO RefSel: VCC_IO
            Required Capabilitites: DIGITAL
            Initial Value: 0
            IO Voltage: 0
        PORT MAP (
            pa_out => BLUE(0)__PA ,
            pad => BLUE(0)_PAD );
        Properties:
        {
        }

    Pin : Name = COMPASS_DRDY(0)
        Attributes:
            In Group/Port: True
            In Sync Option: SYNC
            Out Sync Option: AUTO
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: HI_Z_DIGITAL
            VTrip: CMOS
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO RefSel: VCC_IO
            Required Capabilitites: DIGITAL, ROUTABLE
            Initial Value: 0
            IO Voltage: 0
        PORT MAP (
            pa_out => COMPASS_DRDY(0)__PA ,
            fb => Net_905 ,
            pad => COMPASS_DRDY(0)_PAD );
        Properties:
        {
        }

    Pin : Name = D4(0)
        Attributes:
            In Group/Port: True
            In Sync Option: AUTO
            Out Sync Option: NOSYNC
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: CMOS_OUT
            VTrip: EITHER
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO RefSel: VCC_IO
            Required Capabilitites: DIGITAL, ROUTABLE
            Initial Value: 0
            IO Voltage: 0
        PORT MAP (
            pa_out => D4(0)__PA ,
            input => Net_816 ,
            pad => D4(0)_PAD );
        Properties:
        {
        }

    Pin : Name = D5(0)
        Attributes:
            In Group/Port: True
            In Sync Option: AUTO
            Out Sync Option: NOSYNC
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: CMOS_OUT
            VTrip: EITHER
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO RefSel: VCC_IO
            Required Capabilitites: DIGITAL, ROUTABLE
            Initial Value: 0
            IO Voltage: 0
        PORT MAP (
            pa_out => D5(0)__PA ,
            input => Net_817 ,
            pad => D5(0)_PAD );
        Properties:
        {
        }

    Pin : Name = D6(0)
        Attributes:
            In Group/Port: True
            In Sync Option: AUTO
            Out Sync Option: NOSYNC
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: CMOS_OUT
            VTrip: EITHER
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO RefSel: VCC_IO
            Required Capabilitites: DIGITAL, ROUTABLE
            Initial Value: 0
            IO Voltage: 0
        PORT MAP (
            pa_out => D6(0)__PA ,
            input => Net_818 ,
            pad => D6(0)_PAD );
        Properties:
        {
        }

    Pin : Name = D7(0)
        Attributes:
            In Group/Port: True
            In Sync Option: AUTO
            Out Sync Option: NOSYNC
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: CMOS_OUT
            VTrip: EITHER
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO RefSel: VCC_IO
            Required Capabilitites: DIGITAL, ROUTABLE
            Initial Value: 0
            IO Voltage: 0
        PORT MAP (
            pa_out => D7(0)__PA ,
            input => Net_819 ,
            pad => D7(0)_PAD );
        Properties:
        {
        }

    Pin : Name = E(0)
        Attributes:
            In Group/Port: True
            In Sync Option: AUTO
            Out Sync Option: NOSYNC
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: CMOS_OUT
            VTrip: EITHER
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO RefSel: VCC_IO
            Required Capabilitites: DIGITAL, ROUTABLE
            Initial Value: 0
            IO Voltage: 0
        PORT MAP (
            pa_out => E(0)__PA ,
            input => Net_815 ,
            pad => E(0)_PAD );
        Properties:
        {
        }

    Pin : Name = GRIPPER_PIN(0)
        Attributes:
            In Group/Port: True
            In Sync Option: AUTO
            Out Sync Option: NOSYNC
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: CMOS_OUT
            VTrip: EITHER
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO RefSel: VCC_IO
            Required Capabilitites: DIGITAL, ROUTABLE
            Initial Value: 0
            IO Voltage: 0
        PORT MAP (
            pa_out => GRIPPER_PIN(0)__PA ,
            input => Net_1591 ,
            pad => GRIPPER_PIN(0)_PAD );
        Properties:
        {
        }

    Pin : Name = HC_ECHO(0)
        Attributes:
            In Group/Port: True
            In Sync Option: SYNC
            Out Sync Option: AUTO
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: HI_Z_DIGITAL
            VTrip: CMOS
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO RefSel: VCC_IO
            Required Capabilitites: DIGITAL, ROUTABLE
            Initial Value: 0
            IO Voltage: 0
        PORT MAP (
            pa_out => HC_ECHO(0)__PA ,
            fb => Net_885 ,
            pad => HC_ECHO(0)_PAD );
        Properties:
        {
        }

    Pin : Name = HC_TRIG(0)
        Attributes:
            In Group/Port: True
            In Sync Option: AUTO
            Out Sync Option: NOSYNC
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: CMOS_OUT
            VTrip: EITHER
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO RefSel: VCC_IO
            Required Capabilitites: DIGITAL, ROUTABLE
            Initial Value: 1
            IO Voltage: 0
        PORT MAP (
            pa_out => HC_TRIG(0)__PA ,
            input => Net_1697 ,
            pad => HC_TRIG(0)_PAD );
        Properties:
        {
        }

    Pin : Name = I2C_SCL(0)
        Attributes:
            In Group/Port: True
            In Sync Option: SYNC
            Out Sync Option: NOSYNC
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: OPEN_DRAIN_LO
            VTrip: CMOS
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO RefSel: VCC_IO
            Required Capabilitites: DIGITAL, ROUTABLE
            Initial Value: 1
            IO Voltage: 0
        PORT MAP (
            pa_out => I2C_SCL(0)__PA ,
            fb => \I2C:Net_1109_0\ ,
            input => \I2C:Net_643_3\ ,
            pad => I2C_SCL(0)_PAD );
        Properties:
        {
        }

    Pin : Name = I2C_SDA(0)
        Attributes:
            In Group/Port: True
            In Sync Option: SYNC
            Out Sync Option: NOSYNC
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: OPEN_DRAIN_LO
            VTrip: CMOS
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO RefSel: VCC_IO
            Required Capabilitites: DIGITAL, ROUTABLE
            Initial Value: 1
            IO Voltage: 0
        PORT MAP (
            pa_out => I2C_SDA(0)__PA ,
            fb => \I2C:Net_1109_1\ ,
            input => \I2C:sda_x_wire\ ,
            pad => I2C_SDA(0)_PAD );
        Properties:
        {
        }

    Pin : Name = ISR_CHECKP(0)
        Attributes:
            In Group/Port: True
            In Sync Option: AUTO
            Out Sync Option: NOSYNC
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: CMOS_OUT
            VTrip: EITHER
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO RefSel: VCC_IO
            Required Capabilitites: DIGITAL
            Initial Value: 0
            IO Voltage: 0
        PORT MAP (
            pa_out => ISR_CHECKP(0)__PA ,
            pad => ISR_CHECKP(0)_PAD );
        Properties:
        {
        }

    Pin : Name = MLEN(0)
        Attributes:
            In Group/Port: True
            In Sync Option: AUTO
            Out Sync Option: NOSYNC
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: CMOS_OUT
            VTrip: EITHER
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO RefSel: VCC_IO
            Required Capabilitites: DIGITAL, ROUTABLE
            Initial Value: 0
            IO Voltage: 0
        PORT MAP (
            pa_out => MLEN(0)__PA ,
            input => Net_1872 ,
            pad => MLEN(0)_PAD );
        Properties:
        {
        }

    Pin : Name = MLIN1(0)
        Attributes:
            In Group/Port: True
            In Sync Option: AUTO
            Out Sync Option: NOSYNC
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: CMOS_OUT
            VTrip: EITHER
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO RefSel: VCC_IO
            Required Capabilitites: DIGITAL
            Initial Value: 0
            IO Voltage: 0
        PORT MAP (
            pa_out => MLIN1(0)__PA ,
            pad => MLIN1(0)_PAD );
        Properties:
        {
        }

    Pin : Name = MLIN2(0)
        Attributes:
            In Group/Port: True
            In Sync Option: AUTO
            Out Sync Option: NOSYNC
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: CMOS_OUT
            VTrip: EITHER
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO RefSel: VCC_IO
            Required Capabilitites: DIGITAL
            Initial Value: 0
            IO Voltage: 0
        PORT MAP (
            pa_out => MLIN2(0)__PA ,
            pad => MLIN2(0)_PAD );
        Properties:
        {
        }

    Pin : Name = MREN(0)
        Attributes:
            In Group/Port: True
            In Sync Option: AUTO
            Out Sync Option: NOSYNC
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: CMOS_OUT
            VTrip: EITHER
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO RefSel: VCC_IO
            Required Capabilitites: DIGITAL, ROUTABLE
            Initial Value: 0
            IO Voltage: 0
        PORT MAP (
            pa_out => MREN(0)__PA ,
            input => Net_2019 ,
            pad => MREN(0)_PAD );
        Properties:
        {
        }

    Pin : Name = MRIN1(0)
        Attributes:
            In Group/Port: True
            In Sync Option: AUTO
            Out Sync Option: NOSYNC
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: CMOS_OUT
            VTrip: EITHER
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO RefSel: VCC_IO
            Required Capabilitites: DIGITAL
            Initial Value: 0
            IO Voltage: 0
        PORT MAP (
            pa_out => MRIN1(0)__PA ,
            pad => MRIN1(0)_PAD );
        Properties:
        {
        }

    Pin : Name = MRIN2(0)
        Attributes:
            In Group/Port: True
            In Sync Option: AUTO
            Out Sync Option: NOSYNC
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: CMOS_OUT
            VTrip: EITHER
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO RefSel: VCC_IO
            Required Capabilitites: DIGITAL
            Initial Value: 0
            IO Voltage: 0
        PORT MAP (
            pa_out => MRIN2(0)__PA ,
            pad => MRIN2(0)_PAD );
        Properties:
        {
        }

    Pin : Name = ORANGE(0)
        Attributes:
            In Group/Port: True
            In Sync Option: AUTO
            Out Sync Option: NOSYNC
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: OPEN_DRAIN_HI
            VTrip: EITHER
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO RefSel: VCC_IO
            Required Capabilitites: DIGITAL
            Initial Value: 0
            IO Voltage: 0
        PORT MAP (
            pa_out => ORANGE(0)__PA ,
            pad => ORANGE(0)_PAD );
        Properties:
        {
        }

    Pin : Name = RED(0)
        Attributes:
            In Group/Port: True
            In Sync Option: AUTO
            Out Sync Option: NOSYNC
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: OPEN_DRAIN_HI
            VTrip: EITHER
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO RefSel: VCC_IO
            Required Capabilitites: DIGITAL
            Initial Value: 0
            IO Voltage: 0
        PORT MAP (
            pa_out => RED(0)__PA ,
            pad => RED(0)_PAD );
        Properties:
        {
        }

    Pin : Name = RS(0)
        Attributes:
            In Group/Port: True
            In Sync Option: AUTO
            Out Sync Option: NOSYNC
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: CMOS_OUT
            VTrip: EITHER
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO RefSel: VCC_IO
            Required Capabilitites: DIGITAL, ROUTABLE
            Initial Value: 0
            IO Voltage: 0
        PORT MAP (
            pa_out => RS(0)__PA ,
            input => Net_814 ,
            pad => RS(0)_PAD );
        Properties:
        {
        }

    Pin : Name = SCLK_A(0)
        Attributes:
            In Group/Port: True
            In Sync Option: SYNC
            Out Sync Option: NOSYNC
            Interrupt generated: True
            Interrupt mode: FALLING
            Drive mode: OPEN_DRAIN_LO
            VTrip: CMOS
            Slew: FAST
            Input Sync needed: True
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: False
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO RefSel: VCC_IO
            Required Capabilitites: DIGITAL, ROUTABLE, PORT_INTERRUPT
            Initial Value: 1
            IO Voltage: 0
        PORT MAP (
            pa_out => SCLK_A(0)__PA ,
            pad => SCLK_A(0)_PAD );
        Properties:
        {
        }

    Pin : Name = SCLK_B(0)
        Attributes:
            In Group/Port: True
            In Sync Option: SYNC
            Out Sync Option: NOSYNC
            Interrupt generated: True
            Interrupt mode: FALLING
            Drive mode: OPEN_DRAIN_LO
            VTrip: CMOS
            Slew: FAST
            Input Sync needed: True
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: False
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO RefSel: VCC_IO
            Required Capabilitites: DIGITAL, ROUTABLE, PORT_INTERRUPT
            Initial Value: 1
            IO Voltage: 0
        PORT MAP (
            pa_out => SCLK_B(0)__PA ,
            pad => SCLK_B(0)_PAD );
        Properties:
        {
        }

    Pin : Name = SDAT_A(0)
        Attributes:
            In Group/Port: True
            In Sync Option: SYNC
            Out Sync Option: NOSYNC
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: OPEN_DRAIN_LO
            VTrip: CMOS
            Slew: FAST
            Input Sync needed: True
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO RefSel: VCC_IO
            Required Capabilitites: DIGITAL, ROUTABLE
            Initial Value: 1
            IO Voltage: 0
        PORT MAP (
            pa_out => SDAT_A(0)__PA ,
            pad => SDAT_A(0)_PAD );
        Properties:
        {
        }

    Pin : Name = SDAT_B(0)
        Attributes:
            In Group/Port: True
            In Sync Option: SYNC
            Out Sync Option: NOSYNC
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: OPEN_DRAIN_LO
            VTrip: CMOS
            Slew: FAST
            Input Sync needed: True
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO RefSel: VCC_IO
            Required Capabilitites: DIGITAL, ROUTABLE
            Initial Value: 1
            IO Voltage: 0
        PORT MAP (
            pa_out => SDAT_B(0)__PA ,
            pad => SDAT_B(0)_PAD );
        Properties:
        {
        }

    Pin : Name = V0(0)
        Attributes:
            In Group/Port: True
            In Sync Option: AUTO
            Out Sync Option: NOSYNC
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: CMOS_OUT
            VTrip: EITHER
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO RefSel: VCC_IO
            Required Capabilitites: DIGITAL, ROUTABLE
            Initial Value: 0
            IO Voltage: 0
        PORT MAP (
            pa_out => V0(0)__PA ,
            input => Net_254_local ,
            pad => V0(0)_PAD );
        Properties:
        {
        }

    Pin : Name = WHITE(0)
        Attributes:
            In Group/Port: True
            In Sync Option: AUTO
            Out Sync Option: NOSYNC
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: OPEN_DRAIN_HI
            VTrip: EITHER
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO RefSel: VCC_IO
            Required Capabilitites: DIGITAL
            Initial Value: 0
            IO Voltage: 0
        PORT MAP (
            pa_out => WHITE(0)__PA ,
            pad => WHITE(0)_PAD );
        Properties:
        {
        }

    Pin : Name = \Button:Button(0)\
        Attributes:
            In Group/Port: True
            In Sync Option: NOSYNC
            Out Sync Option: NOSYNC
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: RES_PULL_DOWN
            VTrip: CMOS
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO RefSel: VCC_IO
            Required Capabilitites: DIGITAL, ROUTABLE
            Initial Value: 0
            IO Voltage: 0
        PORT MAP (
            pa_out => \Button:Button(0)\__PA ,
            input => \Button:Net_329\ ,
            fb => \Button:Net_76_0\ ,
            pad => \Button:Button(0)_PAD\ );
        Properties:
        {
        }

    Pin : Name = \Button:Button(1)\
        Attributes:
            In Group/Port: True
            In Sync Option: NOSYNC
            Out Sync Option: NOSYNC
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: RES_PULL_DOWN
            VTrip: CMOS
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO RefSel: VCC_IO
            Required Capabilitites: DIGITAL, ROUTABLE
            Initial Value: 0
            IO Voltage: 0
        PORT MAP (
            pa_out => \Button:Button(1)\__PA ,
            input => \Button:Net_329\ ,
            fb => \Button:Net_76_1\ ,
            pad => \Button:Button(1)_PAD\ );
        Properties:
        {
        }

    Pin : Name = \Camera:D(0)\
        Attributes:
            In Group/Port: True
            In Sync Option: NOSYNC
            Out Sync Option: AUTO
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: HI_Z_DIGITAL
            VTrip: LVTTL
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO RefSel: VCC_IO
            Required Capabilitites: DIGITAL, ROUTABLE
            Initial Value: 0
            IO Voltage: 0
        PORT MAP (
            pa_out => \Camera:D(0)\__PA ,
            fb => \Camera:Net_38_0\ ,
            pad => \Camera:D(0)_PAD\ );
        Properties:
        {
        }

    Pin : Name = \Camera:D(1)\
        Attributes:
            In Group/Port: True
            In Sync Option: NOSYNC
            Out Sync Option: AUTO
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: HI_Z_DIGITAL
            VTrip: LVTTL
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO RefSel: VCC_IO
            Required Capabilitites: DIGITAL, ROUTABLE
            Initial Value: 0
            IO Voltage: 0
        PORT MAP (
            pa_out => \Camera:D(1)\__PA ,
            fb => \Camera:Net_38_1\ ,
            pad => \Camera:D(1)_PAD\ );
        Properties:
        {
        }

    Pin : Name = \Camera:D(2)\
        Attributes:
            In Group/Port: True
            In Sync Option: NOSYNC
            Out Sync Option: AUTO
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: HI_Z_DIGITAL
            VTrip: LVTTL
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO RefSel: VCC_IO
            Required Capabilitites: DIGITAL, ROUTABLE
            Initial Value: 0
            IO Voltage: 0
        PORT MAP (
            pa_out => \Camera:D(2)\__PA ,
            fb => \Camera:Net_38_2\ ,
            pad => \Camera:D(2)_PAD\ );
        Properties:
        {
        }

    Pin : Name = \Camera:D(3)\
        Attributes:
            In Group/Port: True
            In Sync Option: NOSYNC
            Out Sync Option: AUTO
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: HI_Z_DIGITAL
            VTrip: LVTTL
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO RefSel: VCC_IO
            Required Capabilitites: DIGITAL, ROUTABLE
            Initial Value: 0
            IO Voltage: 0
        PORT MAP (
            pa_out => \Camera:D(3)\__PA ,
            fb => \Camera:Net_38_3\ ,
            pad => \Camera:D(3)_PAD\ );
        Properties:
        {
        }

    Pin : Name = \Camera:D(4)\
        Attributes:
            In Group/Port: True
            In Sync Option: NOSYNC
            Out Sync Option: AUTO
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: HI_Z_DIGITAL
            VTrip: CMOS
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO RefSel: VCC_IO
            Required Capabilitites: DIGITAL, ROUTABLE
            Initial Value: 0
            IO Voltage: 0
        PORT MAP (
            pa_out => \Camera:D(4)\__PA ,
            fb => \Camera:Net_38_4\ ,
            pad => \Camera:D(4)_PAD\ );
        Properties:
        {
        }

    Pin : Name = \Camera:D(5)\
        Attributes:
            In Group/Port: True
            In Sync Option: NOSYNC
            Out Sync Option: AUTO
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: HI_Z_DIGITAL
            VTrip: CMOS
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO RefSel: VCC_IO
            Required Capabilitites: DIGITAL, ROUTABLE
            Initial Value: 0
            IO Voltage: 0
        PORT MAP (
            pa_out => \Camera:D(5)\__PA ,
            fb => \Camera:Net_38_5\ ,
            pad => \Camera:D(5)_PAD\ );
        Properties:
        {
        }

    Pin : Name = \Camera:D(6)\
        Attributes:
            In Group/Port: True
            In Sync Option: NOSYNC
            Out Sync Option: AUTO
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: HI_Z_DIGITAL
            VTrip: CMOS
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO RefSel: VCC_IO
            Required Capabilitites: DIGITAL, ROUTABLE
            Initial Value: 0
            IO Voltage: 0
        PORT MAP (
            pa_out => \Camera:D(6)\__PA ,
            fb => \Camera:Net_38_6\ ,
            pad => \Camera:D(6)_PAD\ );
        Properties:
        {
        }

    Pin : Name = \Camera:D(7)\
        Attributes:
            In Group/Port: True
            In Sync Option: NOSYNC
            Out Sync Option: AUTO
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: HI_Z_DIGITAL
            VTrip: CMOS
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO RefSel: VCC_IO
            Required Capabilitites: DIGITAL, ROUTABLE
            Initial Value: 0
            IO Voltage: 0
        PORT MAP (
            pa_out => \Camera:D(7)\__PA ,
            fb => \Camera:Net_38_7\ ,
            pad => \Camera:D(7)_PAD\ );
        Properties:
        {
        }

    Pin : Name = \Camera:HREF(0)\
        Attributes:
            In Group/Port: True
            In Sync Option: NOSYNC
            Out Sync Option: AUTO
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: HI_Z_DIGITAL
            VTrip: CMOS
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO RefSel: VCC_IO
            Required Capabilitites: DIGITAL, ROUTABLE
            Initial Value: 0
            IO Voltage: 0
        PORT MAP (
            pa_out => \Camera:HREF(0)\__PA ,
            fb => \Camera:Net_37\ ,
            pad => \Camera:HREF(0)_PAD\ );
        Properties:
        {
        }

    Pin : Name = \Camera:PCLK(0)\
        Attributes:
            In Group/Port: True
            In Sync Option: NOSYNC
            Out Sync Option: AUTO
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: HI_Z_DIGITAL
            VTrip: CMOS
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO RefSel: VCC_IO
            Required Capabilitites: DIGITAL, ROUTABLE
            Initial Value: 0
            IO Voltage: 0
        PORT MAP (
            pa_out => \Camera:PCLK(0)\__PA ,
            fb => \Camera:Net_42\ ,
            pad => \Camera:PCLK(0)_PAD\ );
        Properties:
        {
        }

    Pin : Name = \Camera:SIOC(0)\
        Attributes:
            In Group/Port: True
            In Sync Option: SYNC
            Out Sync Option: NOSYNC
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: OPEN_DRAIN_LO
            VTrip: CMOS
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO RefSel: VCC_IO
            Required Capabilitites: DIGITAL, ROUTABLE
            Initial Value: 1
            IO Voltage: 0
        PORT MAP (
            pa_out => \Camera:SIOC(0)\__PA ,
            fb => \Camera:I2C:Net_1109_0\ ,
            input => \Camera:I2C:Net_643_0\ ,
            pad => \Camera:SIOC(0)_PAD\ );
        Properties:
        {
        }

    Pin : Name = \Camera:SIOD(0)\
        Attributes:
            In Group/Port: True
            In Sync Option: SYNC
            Out Sync Option: NOSYNC
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: OPEN_DRAIN_LO
            VTrip: CMOS
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO RefSel: VCC_IO
            Required Capabilitites: DIGITAL, ROUTABLE
            Initial Value: 1
            IO Voltage: 0
        PORT MAP (
            pa_out => \Camera:SIOD(0)\__PA ,
            fb => \Camera:I2C:Net_1109_1\ ,
            input => \Camera:I2C:sda_x_wire\ ,
            pad => \Camera:SIOD(0)_PAD\ );
        Properties:
        {
        }

    Pin : Name = \Camera:VSYNC(0)\
        Attributes:
            In Group/Port: True
            In Sync Option: NOSYNC
            Out Sync Option: AUTO
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: HI_Z_DIGITAL
            VTrip: CMOS
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO RefSel: VCC_IO
            Required Capabilitites: DIGITAL
            Initial Value: 0
            IO Voltage: 0
        PORT MAP (
            pa_out => \Camera:VSYNC(0)\__PA ,
            pad => \Camera:VSYNC(0)_PAD\ );
        Properties:
        {
        }

    Pin : Name = \Camera:XCLK(0)\
        Attributes:
            In Group/Port: True
            In Sync Option: AUTO
            Out Sync Option: NOSYNC
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: CMOS_OUT
            VTrip: EITHER
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO RefSel: VCC_IO
            Required Capabilitites: DIGITAL, ROUTABLE
            Initial Value: 0
            IO Voltage: 0
        PORT MAP (
            pa_out => \Camera:XCLK(0)\__PA ,
            input => Net_410_local ,
            pad => \Camera:XCLK(0)_PAD\ );
        Properties:
        {
        }

    Pin : Name = \USB:Dm(0)\
        Attributes:
            In Group/Port: True
            In Sync Option: AUTO
            Out Sync Option: AUTO
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: HI_Z_ANALOG
            VTrip: EITHER
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: True
            Can contain Digital: False
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO RefSel: VCC_IO
            Required Capabilitites: USB_D_MINUS
            Initial Value: 0
            IO Voltage: 0
        PORT MAP (
            pa_out => \USB:Dm(0)\__PA ,
            analog_term => \USB:Net_597\ ,
            pad => \USB:Dm(0)_PAD\ );
        Properties:
        {
        }

    Pin : Name = \USB:Dp(0)\
        Attributes:
            In Group/Port: True
            In Sync Option: SYNC
            Out Sync Option: AUTO
            Interrupt generated: True
            Interrupt mode: FALLING
            Drive mode: HI_Z_ANALOG
            VTrip: CMOS
            Slew: FAST
            Input Sync needed: True
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: False
            Is OE Registered: False
            Uses Analog: True
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO RefSel: VCC_IO
            Required Capabilitites: USB_D_PLUS
            Initial Value: 0
            IO Voltage: 0
        PORT MAP (
            pa_out => \USB:Dp(0)\__PA ,
            analog_term => \USB:Net_1000\ ,
            pad => \USB:Dp(0)_PAD\ );
        Properties:
        {
        }
    </CYPRESSTAG>
    <CYPRESSTAG name="Macrocell listing" icon="FILE_RPT_EQUATION">

    ------------------------------------------------------------
    Macrocell listing
    ------------------------------------------------------------

    MacroCell: Name=Net_1273, Mode=(D-Register)
        Total # of inputs        : 2
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_1260) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \Arm_PWM:PWMUDB:runmode_enable\ * \Arm_PWM:PWMUDB:cmp1_less\
        );
        Output = Net_1273 (fanout=1)

    MacroCell: Name=Net_1697, Mode=(D-Register)
        Total # of inputs        : 2
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_4386) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \HC_PWM:PWMUDB:runmode_enable\ * !\HC_PWM:PWMUDB:cmp1_less\
        );
        Output = Net_1697 (fanout=4)

    MacroCell: Name=Net_2330, Mode=(D-Register)
        Total # of inputs        : 2
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_4386) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \HC_PWM:PWMUDB:runmode_enable\ * \HC_PWM:PWMUDB:cmp2_less\
        );
        Output = Net_2330 (fanout=1)

    MacroCell: Name=Net_54, Mode=(D-Register)
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (\Button:Net_226\)
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \Button:Net_76_0\
        );
        Output = Net_54 (fanout=1)

    MacroCell: Name=Net_55, Mode=(D-Register)
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (\Button:Net_226\)
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \Button:Net_76_1\
        );
        Output = Net_55 (fanout=1)

    MacroCell: Name=Net_906, Mode=(Combinatorial)
        Total # of inputs        : 1
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              !Net_905_SYNCOUT
        );
        Output = Net_906 (fanout=1)

    MacroCell: Name=\Arm_PWM:PWMUDB:prevCompare1\, Mode=(D-Register)
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_1260) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \Arm_PWM:PWMUDB:cmp1_less\
        );
        Output = \Arm_PWM:PWMUDB:prevCompare1\ (fanout=1)

    MacroCell: Name=\Arm_PWM:PWMUDB:runmode_enable\, Mode=(D-Register)
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_1260) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \Arm_PWM:PWMUDB:control_7\
        );
        Output = \Arm_PWM:PWMUDB:runmode_enable\ (fanout=4)

    MacroCell: Name=\Arm_PWM:PWMUDB:status_0\, Mode=(D-Register)
        Total # of inputs        : 2
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_1260) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              !\Arm_PWM:PWMUDB:prevCompare1\ * \Arm_PWM:PWMUDB:cmp1_less\
        );
        Output = \Arm_PWM:PWMUDB:status_0\ (fanout=1)

    MacroCell: Name=\Arm_PWM:PWMUDB:status_2\, Mode=(Combinatorial)
        Total # of inputs        : 2
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \Arm_PWM:PWMUDB:runmode_enable\ * \Arm_PWM:PWMUDB:tc_i\
        );
        Output = \Arm_PWM:PWMUDB:status_2\ (fanout=1)

    MacroCell: Name=\HC_PWM:PWMUDB:prevCompare1\, Mode=(D-Register)
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_4386) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              !\HC_PWM:PWMUDB:cmp1_less\
        );
        Output = \HC_PWM:PWMUDB:prevCompare1\ (fanout=1)

    MacroCell: Name=\HC_PWM:PWMUDB:prevCompare2\, Mode=(D-Register)
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_4386) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \HC_PWM:PWMUDB:cmp2_less\
        );
        Output = \HC_PWM:PWMUDB:prevCompare2\ (fanout=1)

    MacroCell: Name=\HC_PWM:PWMUDB:runmode_enable\, Mode=(D-Register)
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_4386) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \HC_PWM:PWMUDB:control_7\
        );
        Output = \HC_PWM:PWMUDB:runmode_enable\ (fanout=5)

    MacroCell: Name=\HC_PWM:PWMUDB:status_0\, Mode=(D-Register)
        Total # of inputs        : 2
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_4386) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              !\HC_PWM:PWMUDB:prevCompare1\ * !\HC_PWM:PWMUDB:cmp1_less\
        );
        Output = \HC_PWM:PWMUDB:status_0\ (fanout=1)

    MacroCell: Name=\HC_PWM:PWMUDB:status_1\, Mode=(D-Register)
        Total # of inputs        : 2
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_4386) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              !\HC_PWM:PWMUDB:prevCompare2\ * \HC_PWM:PWMUDB:cmp2_less\
        );
        Output = \HC_PWM:PWMUDB:status_1\ (fanout=1)

    MacroCell: Name=\HC_PWM:PWMUDB:status_2\, Mode=(Combinatorial)
        Total # of inputs        : 2
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \HC_PWM:PWMUDB:runmode_enable\ * \HC_PWM:PWMUDB:tc_i\
        );
        Output = \HC_PWM:PWMUDB:status_2\ (fanout=1)

    MacroCell: Name=\HC_Timer:TimerUDB:status_tc\, Mode=(Combinatorial)
        Total # of inputs        : 2
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \HC_Timer:TimerUDB:per_zero\ * Net_885_SYNCOUT
        );
        Output = \HC_Timer:TimerUDB:status_tc\ (fanout=1)

    MacroCell: Name=\I2C:Net_643_3\, Mode=(D-Register)
        Total # of inputs        : 9
        Total # of product terms : 6
        List of special equations: 
            Clock  = (\I2C:Net_970\) => Global
            Clock Enable: True
        Main Equation            : 6 pterms
        !(
              !\I2C:bI2C_UDB:clkgen_cl1\ * \I2C:bI2C_UDB:m_state_4\ * 
              !\I2C:bI2C_UDB:m_reset\
            + !\I2C:bI2C_UDB:clkgen_cl1\ * \I2C:bI2C_UDB:m_state_3\ * 
              !\I2C:bI2C_UDB:m_reset\
            + !\I2C:bI2C_UDB:clkgen_cl1\ * \I2C:bI2C_UDB:m_state_2\ * 
              !\I2C:bI2C_UDB:m_reset\ * !\I2C:bI2C_UDB:clkgen_tc1_reg\
            + !\I2C:bI2C_UDB:clkgen_cl1\ * \I2C:bI2C_UDB:m_state_1\ * 
              \I2C:bI2C_UDB:m_state_0\ * !\I2C:bI2C_UDB:m_reset\ * 
              \I2C:bI2C_UDB:clkgen_tc1_reg\
            + !\I2C:bI2C_UDB:m_state_4\ * !\I2C:bI2C_UDB:m_state_3\ * 
              \I2C:bI2C_UDB:m_state_2\ * \I2C:bI2C_UDB:m_state_1\ * 
              !\I2C:bI2C_UDB:m_reset\
            + !\I2C:bI2C_UDB:m_reset\ * \I2C:bI2C_UDB:cnt_reset\
        );
        Output = \I2C:Net_643_3\ (fanout=3)

    MacroCell: Name=\I2C:bI2C_UDB:bus_busy_reg\, Mode=(T-Register)
        Total # of inputs        : 7
        Total # of product terms : 3
        List of special equations: 
            Clock  = (\I2C:Net_970\) => Global
            Clock Enable: True
        Main Equation            : 3 pterms
        (
              \I2C:bI2C_UDB:scl_in_reg\ * \I2C:bI2C_UDB:scl_in_last_reg\ * 
              \I2C:bI2C_UDB:scl_in_last2_reg\ * 
              !\I2C:bI2C_UDB:sda_in_last_reg\ * 
              \I2C:bI2C_UDB:sda_in_last2_reg\ * !\I2C:bI2C_UDB:m_reset\ * 
              !\I2C:bI2C_UDB:bus_busy_reg\
            + \I2C:bI2C_UDB:scl_in_reg\ * \I2C:bI2C_UDB:scl_in_last_reg\ * 
              \I2C:bI2C_UDB:scl_in_last2_reg\ * 
              \I2C:bI2C_UDB:sda_in_last_reg\ * 
              !\I2C:bI2C_UDB:sda_in_last2_reg\ * \I2C:bI2C_UDB:bus_busy_reg\
            + \I2C:bI2C_UDB:m_reset\ * \I2C:bI2C_UDB:bus_busy_reg\
        );
        Output = \I2C:bI2C_UDB:bus_busy_reg\ (fanout=1)

    MacroCell: Name=\I2C:bI2C_UDB:clk_eq_reg\, Mode=(D-Register)
        Total # of inputs        : 2
        Total # of product terms : 2
        List of special equations: 
            Clock  = (\I2C:Net_970\) => Global
            Clock Enable: True
        Main Equation            : 2 pterms
        (
              !\I2C:Net_643_3\ * !\I2C:Net_1109_0_SYNCOUT\
            + \I2C:Net_643_3\ * \I2C:Net_1109_0_SYNCOUT\
        );
        Output = \I2C:bI2C_UDB:clk_eq_reg\ (fanout=1)

    MacroCell: Name=\I2C:bI2C_UDB:clkgen_tc1_reg\, Mode=(D-Register)
        Total # of inputs        : 3
        Total # of product terms : 1
        List of special equations: 
            Clock  = (\I2C:Net_970\) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        !(
              !\I2C:bI2C_UDB:clkgen_tc\ * !\I2C:bI2C_UDB:m_reset\ * 
              !\I2C:bI2C_UDB:cnt_reset\
        );
        Output = \I2C:bI2C_UDB:clkgen_tc1_reg\ (fanout=12)

    MacroCell: Name=\I2C:bI2C_UDB:clkgen_tc2_reg\, Mode=(D-Register)
        Total # of inputs        : 2
        Total # of product terms : 1
        List of special equations: 
            Clock  = (\I2C:Net_970\) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        !(
              !\I2C:bI2C_UDB:m_reset\ * !\I2C:bI2C_UDB:clkgen_tc1_reg\
        );
        Output = \I2C:bI2C_UDB:clkgen_tc2_reg\ (fanout=1)

    MacroCell: Name=\I2C:bI2C_UDB:cnt_reset\, Mode=(Combinatorial)
        Total # of inputs        : 9
        Total # of product terms : 4
            Clock Enable: True
        Main Equation            : 4 pterms
        (
              \I2C:bI2C_UDB:m_state_4\ * !\I2C:bI2C_UDB:scl_in_reg\ * 
              \I2C:bI2C_UDB:scl_in_last_reg\ * !\I2C:bI2C_UDB:clkgen_tc1_reg\ * 
              \I2C:Net_643_3\
            + \I2C:bI2C_UDB:m_state_3\ * !\I2C:bI2C_UDB:scl_in_reg\ * 
              \I2C:bI2C_UDB:scl_in_last_reg\ * !\I2C:bI2C_UDB:clkgen_tc1_reg\ * 
              \I2C:Net_643_3\
            + \I2C:bI2C_UDB:m_state_2\ * !\I2C:bI2C_UDB:scl_in_reg\ * 
              \I2C:bI2C_UDB:scl_in_last_reg\ * !\I2C:bI2C_UDB:clkgen_tc1_reg\ * 
              \I2C:Net_643_3\
            + \I2C:bI2C_UDB:m_state_1\ * \I2C:bI2C_UDB:m_state_0\ * 
              !\I2C:bI2C_UDB:scl_in_reg\ * \I2C:bI2C_UDB:scl_in_last_reg\ * 
              !\I2C:bI2C_UDB:clkgen_tc1_reg\ * \I2C:Net_643_3\
        );
        Output = \I2C:bI2C_UDB:cnt_reset\ (fanout=4)
        Properties               : 
        {
            soft = 1
        }

    MacroCell: Name=\I2C:bI2C_UDB:cs_addr_clkgen_0\, Mode=(Combinatorial)
        Total # of inputs        : 7
        Total # of product terms : 2
            Clock Enable: True
        Main Equation            : 2 pterms
        !(
              \I2C:bI2C_UDB:tx_reg_empty\ * !\I2C:bI2C_UDB:m_state_4\ * 
              !\I2C:bI2C_UDB:m_state_3\ * !\I2C:bI2C_UDB:m_state_2\ * 
              !\I2C:bI2C_UDB:m_state_1\ * !\I2C:bI2C_UDB:m_state_0\
            + !\I2C:bI2C_UDB:clk_eq_reg\
        );
        Output = \I2C:bI2C_UDB:cs_addr_clkgen_0\ (fanout=1)

    MacroCell: Name=\I2C:bI2C_UDB:cs_addr_clkgen_1\, Mode=(Combinatorial)
        Total # of inputs        : 2
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        !(
              !\I2C:bI2C_UDB:clkgen_tc\ * !\I2C:bI2C_UDB:cnt_reset\
        );
        Output = \I2C:bI2C_UDB:cs_addr_clkgen_1\ (fanout=1)

    MacroCell: Name=\I2C:bI2C_UDB:cs_addr_shifter_0\, Mode=(Combinatorial)
        Total # of inputs        : 4
        Total # of product terms : 3
            Clock Enable: True
        Main Equation            : 3 pterms
        !(
              !\I2C:bI2C_UDB:clkgen_tc\ * !\I2C:bI2C_UDB:cnt_reset\
            + !\I2C:bI2C_UDB:m_state_4\ * !\I2C:bI2C_UDB:m_state_3\
            + \I2C:bI2C_UDB:m_state_4\ * \I2C:bI2C_UDB:m_state_3\
        );
        Output = \I2C:bI2C_UDB:cs_addr_shifter_0\ (fanout=1)

    MacroCell: Name=\I2C:bI2C_UDB:cs_addr_shifter_1\, Mode=(Combinatorial)
        Total # of inputs        : 7
        Total # of product terms : 3
            Clock Enable: True
        Main Equation            : 3 pterms
        !(
              \I2C:bI2C_UDB:tx_reg_empty\
            + !\I2C:bI2C_UDB:m_state_4\ * !\I2C:bI2C_UDB:m_state_3\ * 
              !\I2C:bI2C_UDB:m_state_2\ * !\I2C:bI2C_UDB:m_state_1\ * 
              !\I2C:bI2C_UDB:m_state_0\
            + !\I2C:bI2C_UDB:clkgen_tc1_reg\
        );
        Output = \I2C:bI2C_UDB:cs_addr_shifter_1\ (fanout=4)
        Properties               : 
        {
            soft = 1
        }

    MacroCell: Name=\I2C:bI2C_UDB:lost_arb_reg\, Mode=(D-Register)
        Total # of inputs        : 3
        Total # of product terms : 1
        List of special equations: 
            Clock  = (\I2C:Net_970\) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              !\I2C:bI2C_UDB:cs_addr_shifter_1\ * !\I2C:bI2C_UDB:m_reset\ * 
              \I2C:bI2C_UDB:lost_arb_reg\
        );
        Output = \I2C:bI2C_UDB:lost_arb_reg\ (fanout=6)

    MacroCell: Name=\I2C:bI2C_UDB:m_reset\, Mode=(D-Register)
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (\I2C:Net_970\) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              !\I2C:bI2C_UDB:control_1\
        );
        Output = \I2C:bI2C_UDB:m_reset\ (fanout=18)

    MacroCell: Name=\I2C:bI2C_UDB:m_state_0\, Mode=(D-Register)
        Total # of inputs        : 9
        Total # of product terms : 5
        List of special equations: 
            Clock  = (\I2C:Net_970\) => Global
            Clock Enable: True
        Main Equation            : 5 pterms
        (
              !\I2C:bI2C_UDB:tx_reg_empty\ * !\I2C:bI2C_UDB:m_state_3\ * 
              !\I2C:bI2C_UDB:m_state_1\ * !\I2C:bI2C_UDB:m_state_0\ * 
              !\I2C:bI2C_UDB:m_reset\ * \I2C:bI2C_UDB:clkgen_tc1_reg\
            + \I2C:bI2C_UDB:tx_reg_empty\ * !\I2C:bI2C_UDB:m_state_4\ * 
              \I2C:bI2C_UDB:m_state_2\ * \I2C:bI2C_UDB:m_state_1\ * 
              \I2C:bI2C_UDB:m_state_0\ * !\I2C:bI2C_UDB:m_reset\
            + !\I2C:bI2C_UDB:m_state_4\ * \I2C:bI2C_UDB:m_state_3\ * 
              !\I2C:bI2C_UDB:m_state_0\ * !\I2C:bI2C_UDB:m_reset\ * 
              \I2C:bI2C_UDB:clkgen_tc1_reg\
            + \I2C:bI2C_UDB:m_state_0\ * !\I2C:bI2C_UDB:m_reset\ * 
              !\I2C:bI2C_UDB:clkgen_tc1_reg\
            + \I2C:bI2C_UDB:m_state_0_split\
        );
        Output = \I2C:bI2C_UDB:m_state_0\ (fanout=16)

    MacroCell: Name=\I2C:bI2C_UDB:m_state_0_split\, Mode=(Combinatorial)
        Total # of inputs        : 12
        Total # of product terms : 8
            Clock Enable: True
        Main Equation            : 8 pterms
        (
              \I2C:bI2C_UDB:control_7\ * !\I2C:bI2C_UDB:m_state_3\ * 
              !\I2C:bI2C_UDB:m_state_2\ * \I2C:bI2C_UDB:m_state_1\ * 
              !\I2C:bI2C_UDB:m_state_0\ * !\I2C:bI2C_UDB:m_reset\ * 
              \I2C:bI2C_UDB:clkgen_tc1_reg\
            + \I2C:bI2C_UDB:control_6\ * !\I2C:bI2C_UDB:m_state_4\ * 
              \I2C:bI2C_UDB:m_state_2\ * \I2C:bI2C_UDB:m_state_1\ * 
              \I2C:bI2C_UDB:m_state_0\ * !\I2C:bI2C_UDB:m_reset\ * 
              !\I2C:bI2C_UDB:lost_arb_reg\
            + !\I2C:bI2C_UDB:control_5\ * \I2C:bI2C_UDB:control_4\ * 
              \I2C:bI2C_UDB:m_state_3\ * !\I2C:bI2C_UDB:m_state_2\ * 
              !\I2C:bI2C_UDB:m_state_1\ * !\I2C:bI2C_UDB:m_state_0\ * 
              !\I2C:bI2C_UDB:m_reset\ * \I2C:bI2C_UDB:clkgen_tc1_reg\
            + !\I2C:bI2C_UDB:m_state_4\ * !\I2C:bI2C_UDB:m_state_3\ * 
              !\I2C:bI2C_UDB:m_state_2\ * !\I2C:bI2C_UDB:m_state_1\ * 
              \I2C:bI2C_UDB:m_state_0\ * !\I2C:bI2C_UDB:m_reset\
            + !\I2C:bI2C_UDB:m_state_4\ * \I2C:bI2C_UDB:m_state_3\ * 
              \I2C:bI2C_UDB:m_state_2\ * \I2C:bI2C_UDB:m_state_1\ * 
              !\I2C:bI2C_UDB:m_reset\ * \I2C:bI2C_UDB:clkgen_tc1_reg\
            + \I2C:bI2C_UDB:m_state_4\ * !\I2C:bI2C_UDB:m_state_3\ * 
              !\I2C:bI2C_UDB:m_state_0\ * !\I2C:bI2C_UDB:m_reset\ * 
              \I2C:bI2C_UDB:clkgen_tc1_reg\
            + \I2C:bI2C_UDB:m_state_4\ * \I2C:bI2C_UDB:m_state_3\ * 
              !\I2C:bI2C_UDB:m_state_2\ * !\I2C:bI2C_UDB:m_state_1\ * 
              \I2C:bI2C_UDB:m_state_0\ * !\I2C:bI2C_UDB:m_reset\
            + !\I2C:bI2C_UDB:m_state_3\ * \I2C:bI2C_UDB:m_state_2\ * 
              !\I2C:bI2C_UDB:m_state_1\ * !\I2C:bI2C_UDB:m_state_0\ * 
              !\I2C:bI2C_UDB:m_reset\ * \I2C:bI2C_UDB:clkgen_tc1_reg\
        );
        Output = \I2C:bI2C_UDB:m_state_0_split\ (fanout=1)

    MacroCell: Name=\I2C:bI2C_UDB:m_state_1\, Mode=(D-Register)
        Total # of inputs        : 8
        Total # of product terms : 8
        List of special equations: 
            Clock  = (\I2C:Net_970\) => Global
            Clock Enable: True
        Main Equation            : 8 pterms
        (
              \I2C:bI2C_UDB:tx_reg_empty\ * !\I2C:bI2C_UDB:m_state_3\ * 
              \I2C:bI2C_UDB:m_state_2\ * \I2C:bI2C_UDB:m_state_1\ * 
              !\I2C:bI2C_UDB:m_reset\
            + !\I2C:bI2C_UDB:m_state_4\ * !\I2C:bI2C_UDB:m_state_3\ * 
              \I2C:bI2C_UDB:m_state_2\ * !\I2C:bI2C_UDB:m_state_1\ * 
              !\I2C:bI2C_UDB:m_state_0\ * !\I2C:bI2C_UDB:m_reset\ * 
              \I2C:bI2C_UDB:clkgen_tc1_reg\
            + !\I2C:bI2C_UDB:m_state_4\ * \I2C:bI2C_UDB:m_state_3\ * 
              !\I2C:bI2C_UDB:m_state_1\ * \I2C:bI2C_UDB:m_state_0\ * 
              !\I2C:bI2C_UDB:m_reset\ * \I2C:bI2C_UDB:clkgen_tc1_reg\
            + !\I2C:bI2C_UDB:m_state_4\ * \I2C:bI2C_UDB:m_state_3\ * 
              \I2C:bI2C_UDB:m_state_1\ * !\I2C:bI2C_UDB:m_state_0\ * 
              !\I2C:bI2C_UDB:m_reset\
            + \I2C:bI2C_UDB:m_state_4\ * !\I2C:bI2C_UDB:m_state_3\ * 
              \I2C:bI2C_UDB:m_state_2\ * \I2C:bI2C_UDB:m_state_0\ * 
              !\I2C:bI2C_UDB:m_reset\ * \I2C:bI2C_UDB:clkgen_tc1_reg\
            + \I2C:bI2C_UDB:m_state_4\ * !\I2C:bI2C_UDB:m_state_3\ * 
              \I2C:bI2C_UDB:m_state_1\ * !\I2C:bI2C_UDB:m_state_0\ * 
              !\I2C:bI2C_UDB:m_reset\
            + !\I2C:bI2C_UDB:m_state_2\ * !\I2C:bI2C_UDB:m_state_1\ * 
              \I2C:bI2C_UDB:m_state_0\ * !\I2C:bI2C_UDB:m_reset\ * 
              \I2C:bI2C_UDB:clkgen_tc1_reg\
            + \I2C:bI2C_UDB:m_state_1\ * !\I2C:bI2C_UDB:m_reset\ * 
              !\I2C:bI2C_UDB:clkgen_tc1_reg\
        );
        Output = \I2C:bI2C_UDB:m_state_1\ (fanout=17)

    MacroCell: Name=\I2C:bI2C_UDB:m_state_2\, Mode=(T-Register)
        Total # of inputs        : 6
        Total # of product terms : 3
        List of special equations: 
            Clock  = (\I2C:Net_970\) => Global
            Clock Enable: True
        Main Equation            : 3 pterms
        (
              \I2C:bI2C_UDB:m_state_4\ * \I2C:bI2C_UDB:m_state_3\ * 
              \I2C:bI2C_UDB:m_state_2\ * \I2C:bI2C_UDB:clkgen_tc1_reg\
            + \I2C:bI2C_UDB:m_state_2\ * \I2C:bI2C_UDB:m_reset\
            + \I2C:bI2C_UDB:m_state_2_split\
        );
        Output = \I2C:bI2C_UDB:m_state_2\ (fanout=18)

    MacroCell: Name=\I2C:bI2C_UDB:m_state_2_split\, Mode=(Combinatorial)
        Total # of inputs        : 12
        Total # of product terms : 8
            Clock Enable: True
        Main Equation            : 8 pterms
        (
              !\I2C:bI2C_UDB:control_6\ * !\I2C:bI2C_UDB:control_5\ * 
              !\I2C:bI2C_UDB:tx_reg_empty\ * !\I2C:bI2C_UDB:m_state_4\ * 
              !\I2C:bI2C_UDB:m_state_3\ * \I2C:bI2C_UDB:m_state_2\ * 
              \I2C:bI2C_UDB:clkgen_tc1_reg\
            + \I2C:bI2C_UDB:control_4\ * \I2C:bI2C_UDB:m_state_4\ * 
              \I2C:bI2C_UDB:m_state_3\ * !\I2C:bI2C_UDB:m_state_1\ * 
              !\I2C:bI2C_UDB:m_reset\ * \I2C:bI2C_UDB:clkgen_tc1_reg\
            + !\I2C:bI2C_UDB:tx_reg_empty\ * !\I2C:bI2C_UDB:m_state_4\ * 
              !\I2C:bI2C_UDB:m_state_3\ * \I2C:bI2C_UDB:m_state_2\ * 
              !\I2C:bI2C_UDB:m_state_0\ * \I2C:bI2C_UDB:clkgen_tc1_reg\
            + !\I2C:bI2C_UDB:tx_reg_empty\ * !\I2C:bI2C_UDB:m_state_4\ * 
              !\I2C:bI2C_UDB:m_state_3\ * \I2C:bI2C_UDB:m_state_2\ * 
              \I2C:bI2C_UDB:clkgen_tc1_reg\ * \I2C:bI2C_UDB:lost_arb_reg\
            + !\I2C:bI2C_UDB:m_state_4\ * !\I2C:bI2C_UDB:m_state_3\ * 
              \I2C:bI2C_UDB:m_state_2\ * !\I2C:bI2C_UDB:m_state_1\ * 
              \I2C:bI2C_UDB:clkgen_tc1_reg\
            + !\I2C:bI2C_UDB:m_state_4\ * \I2C:bI2C_UDB:m_state_3\ * 
              \I2C:bI2C_UDB:m_state_1\ * \I2C:bI2C_UDB:m_state_0\ * 
              !\I2C:bI2C_UDB:m_reset\ * \I2C:bI2C_UDB:clkgen_tc1_reg\
            + \I2C:bI2C_UDB:m_state_4\ * !\I2C:bI2C_UDB:m_state_3\ * 
              !\I2C:bI2C_UDB:m_state_2\ * \I2C:bI2C_UDB:m_state_1\ * 
              \I2C:bI2C_UDB:m_state_0\ * !\I2C:bI2C_UDB:m_reset\ * 
              \I2C:bI2C_UDB:clkgen_tc1_reg\
            + \I2C:bI2C_UDB:m_state_4\ * \I2C:bI2C_UDB:m_state_3\ * 
              !\I2C:bI2C_UDB:m_state_1\ * \I2C:bI2C_UDB:m_state_0\ * 
              !\I2C:bI2C_UDB:m_reset\ * \I2C:bI2C_UDB:clkgen_tc1_reg\
        );
        Output = \I2C:bI2C_UDB:m_state_2_split\ (fanout=1)

    MacroCell: Name=\I2C:bI2C_UDB:m_state_3\, Mode=(D-Register)
        Total # of inputs        : 12
        Total # of product terms : 5
        List of special equations: 
            Clock  = (\I2C:Net_970\) => Global
            Clock Enable: True
        Main Equation            : 5 pterms
        (
              !\I2C:bI2C_UDB:control_6\ * !\I2C:bI2C_UDB:control_5\ * 
              \I2C:bI2C_UDB:control_2\ * !\I2C:bI2C_UDB:tx_reg_empty\ * 
              !\I2C:bI2C_UDB:m_state_4\ * \I2C:bI2C_UDB:m_state_1\ * 
              \I2C:bI2C_UDB:m_state_0\ * !\I2C:bI2C_UDB:m_reset\ * 
              \I2C:bI2C_UDB:clkgen_tc1_reg\ * !\I2C:bI2C_UDB:lost_arb_reg\
            + !\I2C:bI2C_UDB:tx_reg_empty\ * !\I2C:bI2C_UDB:m_state_4\ * 
              \I2C:bI2C_UDB:m_state_2\ * \I2C:bI2C_UDB:m_state_1\ * 
              !\I2C:bI2C_UDB:m_state_0\ * !\I2C:bI2C_UDB:m_reset\ * 
              \I2C:bI2C_UDB:clkgen_tc1_reg\ * !\I2C:bI2C_UDB:lost_arb_reg\
            + !\I2C:bI2C_UDB:m_state_4\ * \I2C:bI2C_UDB:m_state_3\ * 
              !\I2C:bI2C_UDB:m_reset\
            + !\I2C:bI2C_UDB:m_state_4\ * !\I2C:bI2C_UDB:m_state_2\ * 
              \I2C:bI2C_UDB:m_state_1\ * \I2C:bI2C_UDB:m_state_0\ * 
              !\I2C:bI2C_UDB:m_reset\ * \I2C:bI2C_UDB:clkgen_tc1_reg\
            + \I2C:bI2C_UDB:m_state_3\ * !\I2C:bI2C_UDB:m_reset\ * 
              !\I2C:bI2C_UDB:clkgen_tc1_reg\
        );
        Output = \I2C:bI2C_UDB:m_state_3\ (fanout=18)

    MacroCell: Name=\I2C:bI2C_UDB:m_state_4\, Mode=(D-Register)
        Total # of inputs        : 7
        Total # of product terms : 2
        List of special equations: 
            Clock  = (\I2C:Net_970\) => Global
            Clock Enable: True
        Main Equation            : 2 pterms
        (
              !\I2C:bI2C_UDB:control_4\ * \I2C:bI2C_UDB:m_state_4\ * 
              !\I2C:bI2C_UDB:m_state_2\ * !\I2C:bI2C_UDB:m_state_1\ * 
              !\I2C:bI2C_UDB:m_state_0\ * !\I2C:bI2C_UDB:m_reset\
            + \I2C:bI2C_UDB:m_state_4_split\
        );
        Output = \I2C:bI2C_UDB:m_state_4\ (fanout=19)

    MacroCell: Name=\I2C:bI2C_UDB:m_state_4_split\, Mode=(Combinatorial)
        Total # of inputs        : 12
        Total # of product terms : 7
            Clock Enable: True
        Main Equation            : 7 pterms
        (
              !\I2C:bI2C_UDB:control_6\ * !\I2C:bI2C_UDB:control_5\ * 
              !\I2C:bI2C_UDB:control_2\ * !\I2C:bI2C_UDB:tx_reg_empty\ * 
              !\I2C:bI2C_UDB:m_state_4\ * \I2C:bI2C_UDB:m_state_2\ * 
              \I2C:bI2C_UDB:m_state_1\ * \I2C:bI2C_UDB:m_state_0\ * 
              !\I2C:bI2C_UDB:m_reset\ * \I2C:bI2C_UDB:clkgen_tc1_reg\ * 
              !\I2C:bI2C_UDB:lost_arb_reg\
            + !\I2C:bI2C_UDB:tx_reg_empty\ * !\I2C:bI2C_UDB:m_state_3\ * 
              \I2C:bI2C_UDB:m_state_2\ * \I2C:bI2C_UDB:m_state_1\ * 
              !\I2C:bI2C_UDB:m_state_0\ * !\I2C:bI2C_UDB:m_reset\ * 
              \I2C:bI2C_UDB:clkgen_tc1_reg\ * !\I2C:bI2C_UDB:lost_arb_reg\
            + !\I2C:bI2C_UDB:m_state_4\ * \I2C:bI2C_UDB:m_state_3\ * 
              \I2C:bI2C_UDB:m_state_2\ * \I2C:bI2C_UDB:m_state_1\ * 
              \I2C:bI2C_UDB:m_state_0\ * !\I2C:bI2C_UDB:m_reset\ * 
              \I2C:bI2C_UDB:clkgen_tc1_reg\
            + \I2C:bI2C_UDB:m_state_4\ * !\I2C:bI2C_UDB:m_state_3\ * 
              !\I2C:bI2C_UDB:m_state_2\ * !\I2C:bI2C_UDB:m_reset\
            + \I2C:bI2C_UDB:m_state_4\ * !\I2C:bI2C_UDB:m_state_3\ * 
              !\I2C:bI2C_UDB:m_state_1\ * !\I2C:bI2C_UDB:m_reset\
            + \I2C:bI2C_UDB:m_state_4\ * !\I2C:bI2C_UDB:m_state_3\ * 
              !\I2C:bI2C_UDB:m_state_0\ * !\I2C:bI2C_UDB:m_reset\
            + \I2C:bI2C_UDB:m_state_4\ * !\I2C:bI2C_UDB:m_reset\ * 
              !\I2C:bI2C_UDB:clkgen_tc1_reg\
        );
        Output = \I2C:bI2C_UDB:m_state_4_split\ (fanout=1)

    MacroCell: Name=\I2C:bI2C_UDB:scl_in_last2_reg\, Mode=(D-Register)
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (\I2C:Net_970\) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \I2C:bI2C_UDB:scl_in_last_reg\
        );
        Output = \I2C:bI2C_UDB:scl_in_last2_reg\ (fanout=2)

    MacroCell: Name=\I2C:bI2C_UDB:scl_in_last_reg\, Mode=(D-Register)
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (\I2C:Net_970\) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \I2C:bI2C_UDB:scl_in_reg\
        );
        Output = \I2C:bI2C_UDB:scl_in_last_reg\ (fanout=4)

    MacroCell: Name=\I2C:bI2C_UDB:scl_in_reg\, Mode=(D-Register)
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (\I2C:Net_970\) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \I2C:Net_1109_0_SYNCOUT\
        );
        Output = \I2C:bI2C_UDB:scl_in_reg\ (fanout=4)

    MacroCell: Name=\I2C:bI2C_UDB:sda_in_last2_reg\, Mode=(D-Register)
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (\I2C:Net_970\) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \I2C:bI2C_UDB:sda_in_last_reg\
        );
        Output = \I2C:bI2C_UDB:sda_in_last2_reg\ (fanout=2)

    MacroCell: Name=\I2C:bI2C_UDB:sda_in_last_reg\, Mode=(D-Register)
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (\I2C:Net_970\) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \I2C:bI2C_UDB:sda_in_reg\
        );
        Output = \I2C:bI2C_UDB:sda_in_last_reg\ (fanout=3)

    MacroCell: Name=\I2C:bI2C_UDB:sda_in_reg\, Mode=(D-Register)
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (\I2C:Net_970\) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \I2C:Net_1109_1_SYNCOUT\
        );
        Output = \I2C:bI2C_UDB:sda_in_reg\ (fanout=2)

    MacroCell: Name=\I2C:bI2C_UDB:status_0\, Mode=(D-Register)
        Total # of inputs        : 7
        Total # of product terms : 2
        List of special equations: 
            Clock  = (\I2C:Net_970\) => Global
            Clock Enable: True
        Main Equation            : 2 pterms
        (
              \I2C:bI2C_UDB:status_0\ * !\I2C:bI2C_UDB:cs_addr_shifter_1\ * 
              !\I2C:bI2C_UDB:m_reset\
            + !\I2C:bI2C_UDB:cs_addr_shifter_1\ * !\I2C:bI2C_UDB:m_state_4\ * 
              !\I2C:bI2C_UDB:m_state_3\ * \I2C:bI2C_UDB:m_state_2\ * 
              \I2C:bI2C_UDB:m_state_1\ * !\I2C:bI2C_UDB:m_reset\
        );
        Output = \I2C:bI2C_UDB:status_0\ (fanout=2)

    MacroCell: Name=\I2C:bI2C_UDB:status_1\, Mode=(T-Register)
        Total # of inputs        : 9
        Total # of product terms : 3
        List of special equations: 
            Clock  = (\I2C:Net_970\) => Global
            Clock Enable: True
        Main Equation            : 3 pterms
        (
              !\I2C:bI2C_UDB:status_1\ * \I2C:bI2C_UDB:m_state_4\ * 
              \I2C:bI2C_UDB:m_state_3\ * !\I2C:bI2C_UDB:m_state_2\ * 
              !\I2C:bI2C_UDB:m_state_1\ * \I2C:bI2C_UDB:m_state_0\ * 
              !\I2C:bI2C_UDB:m_reset\ * \I2C:bI2C_UDB:clkgen_tc1_reg\ * 
              \I2C:Net_1109_1_SYNCOUT\
            + \I2C:bI2C_UDB:status_1\ * \I2C:bI2C_UDB:m_state_4\ * 
              \I2C:bI2C_UDB:m_state_3\ * !\I2C:bI2C_UDB:m_state_2\ * 
              !\I2C:bI2C_UDB:m_state_1\ * \I2C:bI2C_UDB:m_state_0\ * 
              \I2C:bI2C_UDB:clkgen_tc1_reg\ * !\I2C:Net_1109_1_SYNCOUT\
            + \I2C:bI2C_UDB:status_1\ * \I2C:bI2C_UDB:m_reset\
        );
        Output = \I2C:bI2C_UDB:status_1\ (fanout=2)

    MacroCell: Name=\I2C:bI2C_UDB:status_2\, Mode=(T-Register)
        Total # of inputs        : 7
        Total # of product terms : 4
        List of special equations: 
            Clock  = (\I2C:Net_970\) => Global
            Clock Enable: True
        Main Equation            : 4 pterms
        (
              !\I2C:bI2C_UDB:status_2\ * !\I2C:bI2C_UDB:m_state_4\ * 
              !\I2C:bI2C_UDB:m_state_3\ * !\I2C:bI2C_UDB:m_state_2\ * 
              \I2C:bI2C_UDB:m_state_1\ * \I2C:bI2C_UDB:m_state_0\ * 
              !\I2C:bI2C_UDB:m_reset\
            + \I2C:bI2C_UDB:status_2\ * !\I2C:bI2C_UDB:m_state_4\ * 
              !\I2C:bI2C_UDB:m_state_3\ * !\I2C:bI2C_UDB:m_state_2\ * 
              !\I2C:bI2C_UDB:m_state_1\ * !\I2C:bI2C_UDB:m_state_0\
            + \I2C:bI2C_UDB:status_2\ * !\I2C:bI2C_UDB:m_state_4\ * 
              !\I2C:bI2C_UDB:m_state_3\ * \I2C:bI2C_UDB:m_state_2\ * 
              !\I2C:bI2C_UDB:m_state_1\ * \I2C:bI2C_UDB:m_state_0\
            + \I2C:bI2C_UDB:status_2\ * \I2C:bI2C_UDB:m_reset\
        );
        Output = \I2C:bI2C_UDB:status_2\ (fanout=2)

    MacroCell: Name=\I2C:bI2C_UDB:status_3\, Mode=(T-Register)
        Total # of inputs        : 8
        Total # of product terms : 4
        List of special equations: 
            Clock  = (\I2C:Net_970\) => Global
            Clock Enable: True
        Main Equation            : 4 pterms
        (
              !\I2C:bI2C_UDB:status_3\ * !\I2C:bI2C_UDB:cs_addr_shifter_1\ * 
              !\I2C:bI2C_UDB:m_state_4\ * !\I2C:bI2C_UDB:m_state_3\ * 
              !\I2C:bI2C_UDB:m_state_2\ * \I2C:bI2C_UDB:m_state_1\ * 
              \I2C:bI2C_UDB:m_state_0\ * !\I2C:bI2C_UDB:m_reset\
            + \I2C:bI2C_UDB:status_3\ * \I2C:bI2C_UDB:cs_addr_shifter_1\
            + \I2C:bI2C_UDB:status_3\ * !\I2C:bI2C_UDB:m_state_4\ * 
              !\I2C:bI2C_UDB:m_state_3\ * !\I2C:bI2C_UDB:m_state_2\ * 
              !\I2C:bI2C_UDB:m_state_1\ * !\I2C:bI2C_UDB:m_state_0\
            + \I2C:bI2C_UDB:status_3\ * \I2C:bI2C_UDB:m_reset\
        );
        Output = \I2C:bI2C_UDB:status_3\ (fanout=2)

    MacroCell: Name=\I2C:bI2C_UDB:status_4\, Mode=(Combinatorial)
        Total # of inputs        : 5
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        !(
              !\I2C:bI2C_UDB:m_state_4\ * !\I2C:bI2C_UDB:m_state_3\ * 
              !\I2C:bI2C_UDB:m_state_2\ * !\I2C:bI2C_UDB:m_state_1\ * 
              !\I2C:bI2C_UDB:m_state_0\
        );
        Output = \I2C:bI2C_UDB:status_4\ (fanout=1)

    MacroCell: Name=\I2C:bI2C_UDB:status_5\, Mode=(Combinatorial)
        Total # of inputs        : 5
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \I2C:bI2C_UDB:scl_in_reg\ * \I2C:bI2C_UDB:scl_in_last_reg\ * 
              \I2C:bI2C_UDB:scl_in_last2_reg\ * 
              \I2C:bI2C_UDB:sda_in_last_reg\ * 
              !\I2C:bI2C_UDB:sda_in_last2_reg\
        );
        Output = \I2C:bI2C_UDB:status_5\ (fanout=1)

    MacroCell: Name=\I2C:sda_x_wire\, Mode=(D-Register)
        Total # of inputs        : 11
        Total # of product terms : 5
        List of special equations: 
            Clock  = (\I2C:Net_970\) => Global
            Clock Enable: True
        Main Equation            : 5 pterms
        !(
              !\I2C:sda_x_wire\ * !\I2C:bI2C_UDB:m_reset\ * 
              !\I2C:bI2C_UDB:clkgen_tc2_reg\
            + !\I2C:bI2C_UDB:control_4\ * \I2C:bI2C_UDB:m_state_4\ * 
              \I2C:bI2C_UDB:m_state_3\ * !\I2C:bI2C_UDB:m_state_2\ * 
              !\I2C:bI2C_UDB:m_state_1\ * !\I2C:bI2C_UDB:m_state_0\ * 
              !\I2C:bI2C_UDB:m_reset\ * !\I2C:bI2C_UDB:lost_arb_reg\ * 
              \I2C:bI2C_UDB:clkgen_tc2_reg\
            + !\I2C:bI2C_UDB:shift_data_out\ * !\I2C:bI2C_UDB:m_state_4\ * 
              \I2C:bI2C_UDB:m_state_3\ * !\I2C:bI2C_UDB:m_reset\ * 
              !\I2C:bI2C_UDB:lost_arb_reg\ * \I2C:bI2C_UDB:clkgen_tc2_reg\
            + !\I2C:bI2C_UDB:m_state_4\ * !\I2C:bI2C_UDB:m_state_3\ * 
              !\I2C:bI2C_UDB:m_state_2\ * \I2C:bI2C_UDB:m_state_1\ * 
              \I2C:bI2C_UDB:m_state_0\ * !\I2C:bI2C_UDB:m_reset\ * 
              \I2C:bI2C_UDB:clkgen_tc2_reg\
            + !\I2C:bI2C_UDB:m_state_4\ * !\I2C:bI2C_UDB:m_state_3\ * 
              \I2C:bI2C_UDB:m_state_2\ * !\I2C:bI2C_UDB:m_state_1\ * 
              \I2C:bI2C_UDB:m_state_0\ * !\I2C:bI2C_UDB:m_reset\ * 
              \I2C:bI2C_UDB:clkgen_tc2_reg\
        );
        Output = \I2C:sda_x_wire\ (fanout=2)

    MacroCell: Name=\Timer:TimerUDB:status_tc\, Mode=(Combinatorial)
        Total # of inputs        : 2
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \Timer:TimerUDB:control_7\ * \Timer:TimerUDB:per_zero\
        );
        Output = \Timer:TimerUDB:status_tc\ (fanout=1)

    MacroCell: Name=__ONE__, Mode=(Combinatorial)
        Total # of inputs        : 0
        Total # of product terms : 0
            Clock Enable: True
        Main Equation            : 0 pterms
        !(
            0
        );
        Output = __ONE__ (fanout=4)
    </CYPRESSTAG>
    <CYPRESSTAG name="Datapath listing">

    ------------------------------------------------------------
    Datapath listing
    ------------------------------------------------------------

    datapathcell: Name =\Arm_PWM:PWMUDB:sP16:pwmdp:u0\
        PORT MAP (
            clock => Net_1260 ,
            cs_addr_2 => \Arm_PWM:PWMUDB:tc_i\ ,
            cs_addr_1 => \Arm_PWM:PWMUDB:runmode_enable\ ,
            chain_out => \Arm_PWM:PWMUDB:sP16:pwmdp:carry\ );
        Properties:
        {
            a0_init = "00000000"
            a1_init = "00000000"
            ce0_sync = 1
            ce1_sync = 1
            cl0_sync = 1
            cl1_sync = 1
            cmsb_sync = 1
            co_msb_sync = 1
            cy_dpconfig = "0000000001000000000000001100000001000000010000000000000011000000000000001100000000000000110000000000000011000000000000001100000011111111000000001111111111111111101000000000000000000100000000000000000000011000"
            d0_init = "00000000"
            d1_init = "00000000"
            f0_blk_sync = 1
            f0_bus_sync = 1
            f1_blk_sync = 1
            f1_bus_sync = 1
            ff0_sync = 1
            ff1_sync = 1
            ov_msb_sync = 1
            so_sync = 1
            z0_sync = 1
            z1_sync = 1
        }
        Clock Polarity: Active High
        Clock Enable: True
        Next in chain : \Arm_PWM:PWMUDB:sP16:pwmdp:u1\

    datapathcell: Name =\Arm_PWM:PWMUDB:sP16:pwmdp:u1\
        PORT MAP (
            clock => Net_1260 ,
            cs_addr_2 => \Arm_PWM:PWMUDB:tc_i\ ,
            cs_addr_1 => \Arm_PWM:PWMUDB:runmode_enable\ ,
            cl0_comb => \Arm_PWM:PWMUDB:cmp1_less\ ,
            z0_comb => \Arm_PWM:PWMUDB:tc_i\ ,
            f1_blk_stat_comb => \Arm_PWM:PWMUDB:status_3\ ,
            chain_in => \Arm_PWM:PWMUDB:sP16:pwmdp:carry\ );
        Properties:
        {
            a0_init = "00000000"
            a1_init = "00000000"
            ce0_sync = 1
            ce1_sync = 1
            cl0_sync = 1
            cl1_sync = 1
            cmsb_sync = 1
            co_msb_sync = 1
            cy_dpconfig = "0000000001000000000000001100000001000000010000000000000011000000000000001100000000000000110000000000000011000000000000001100000011111111000000001111111111111111101011110000000000000100000011110000000000011000"
            d0_init = "00000000"
            d1_init = "00000000"
            f0_blk_sync = 1
            f0_bus_sync = 1
            f1_blk_sync = 1
            f1_bus_sync = 1
            ff0_sync = 1
            ff1_sync = 1
            ov_msb_sync = 1
            so_sync = 1
            z0_sync = 1
            z1_sync = 1
        }
        Clock Polarity: Active High
        Clock Enable: True
        Previous in chain : \Arm_PWM:PWMUDB:sP16:pwmdp:u0\

    datapathcell: Name =\Camera:FIFO:dp\
        PORT MAP (
            clock => \Camera:Net_42\ ,
            f0_load => \Camera:Net_37\ ,
            f0_bus_stat_comb => \Camera:Net_39\ ,
            p_in_7 => \Camera:Net_38_7\ ,
            p_in_6 => \Camera:Net_38_6\ ,
            p_in_5 => \Camera:Net_38_5\ ,
            p_in_4 => \Camera:Net_38_4\ ,
            p_in_3 => \Camera:Net_38_3\ ,
            p_in_2 => \Camera:Net_38_2\ ,
            p_in_1 => \Camera:Net_38_1\ ,
            p_in_0 => \Camera:Net_38_0\ );
        Properties:
        {
            a0_init = "00000000"
            a1_init = "00000000"
            ce0_sync = 1
            ce1_sync = 1
            cl0_sync = 1
            cl1_sync = 1
            cmsb_sync = 1
            co_msb_sync = 1
            cy_dpconfig = "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000011111111000000001111111111111111000000000000000010000011000000000000000000000000"
            d0_init = "00000000"
            d1_init = "00000000"
            f0_blk_sync = 1
            f0_bus_sync = 1
            f1_blk_sync = 1
            f1_bus_sync = 1
            ff0_sync = 1
            ff1_sync = 1
            ov_msb_sync = 1
            so_sync = 1
            z0_sync = 1
            z1_sync = 1
        }
        Clock Polarity: Active High
        Clock Enable: True

    datapathcell: Name =\HC_PWM:PWMUDB:sP16:pwmdp:u0\
        PORT MAP (
            clock => Net_4386 ,
            cs_addr_2 => \HC_PWM:PWMUDB:tc_i\ ,
            cs_addr_1 => \HC_PWM:PWMUDB:runmode_enable\ ,
            chain_out => \HC_PWM:PWMUDB:sP16:pwmdp:carry\ );
        Properties:
        {
            a0_init = "00000000"
            a1_init = "00000000"
            ce0_sync = 1
            ce1_sync = 1
            cl0_sync = 1
            cl1_sync = 1
            cmsb_sync = 1
            co_msb_sync = 1
            cy_dpconfig = "0000000001000000000000001100000001000000010000000000000011000000000000001100000000000000110000000000000011000000000000001100000011111111000000001111111111111111101000000000000000000100000000000000000000011000"
            d0_init = "00000000"
            d1_init = "00000000"
            f0_blk_sync = 1
            f0_bus_sync = 1
            f1_blk_sync = 1
            f1_bus_sync = 1
            ff0_sync = 1
            ff1_sync = 1
            ov_msb_sync = 1
            so_sync = 1
            z0_sync = 1
            z1_sync = 1
        }
        Clock Polarity: Active High
        Clock Enable: True
        Next in chain : \HC_PWM:PWMUDB:sP16:pwmdp:u1\

    datapathcell: Name =\HC_PWM:PWMUDB:sP16:pwmdp:u1\
        PORT MAP (
            clock => Net_4386 ,
            cs_addr_2 => \HC_PWM:PWMUDB:tc_i\ ,
            cs_addr_1 => \HC_PWM:PWMUDB:runmode_enable\ ,
            cl0_comb => \HC_PWM:PWMUDB:cmp1_less\ ,
            z0_comb => \HC_PWM:PWMUDB:tc_i\ ,
            cl1_comb => \HC_PWM:PWMUDB:cmp2_less\ ,
            f1_blk_stat_comb => \HC_PWM:PWMUDB:status_3\ ,
            chain_in => \HC_PWM:PWMUDB:sP16:pwmdp:carry\ );
        Properties:
        {
            a0_init = "00000000"
            a1_init = "00000000"
            ce0_sync = 1
            ce1_sync = 1
            cl0_sync = 1
            cl1_sync = 1
            cmsb_sync = 1
            co_msb_sync = 1
            cy_dpconfig = "0000000001000000000000001100000001000000010000000000000011000000000000001100000000000000110000000000000011000000000000001100000011111111000000001111111111111111101011110000000000000100000011110000000000011000"
            d0_init = "00000000"
            d1_init = "00000000"
            f0_blk_sync = 1
            f0_bus_sync = 1
            f1_blk_sync = 1
            f1_bus_sync = 1
            ff0_sync = 1
            ff1_sync = 1
            ov_msb_sync = 1
            so_sync = 1
            z0_sync = 1
            z1_sync = 1
        }
        Clock Polarity: Active High
        Clock Enable: True
        Previous in chain : \HC_PWM:PWMUDB:sP16:pwmdp:u0\

    datapathcell: Name =\HC_Timer:TimerUDB:sT16:timerdp:u0\
        PORT MAP (
            clock => Net_4386 ,
            cs_addr_2 => Net_1697 ,
            cs_addr_1 => Net_885_SYNCOUT ,
            cs_addr_0 => \HC_Timer:TimerUDB:per_zero\ ,
            chain_out => \HC_Timer:TimerUDB:sT16:timerdp:carry\ );
        Properties:
        {
            a0_init = "00000000"
            a1_init = "00000000"
            ce0_sync = 1
            ce1_sync = 1
            cl0_sync = 1
            cl1_sync = 1
            cmsb_sync = 1
            co_msb_sync = 1
            cy_dpconfig = "0000000001000000000000000100000001000000010000000000000010000000000000001000000000000000100000000000000010000000000000001000000011111111000000001111111111111111000000000000000000000001000000000000000000011000"
            d0_init = "00000000"
            d1_init = "00000000"
            f0_blk_sync = 1
            f0_bus_sync = 1
            f1_blk_sync = 1
            f1_bus_sync = 1
            ff0_sync = 1
            ff1_sync = 1
            ov_msb_sync = 1
            so_sync = 1
            z0_sync = 1
            z1_sync = 1
        }
        Clock Polarity: Active High
        Clock Enable: True
        Next in chain : \HC_Timer:TimerUDB:sT16:timerdp:u1\

    datapathcell: Name =\HC_Timer:TimerUDB:sT16:timerdp:u1\
        PORT MAP (
            clock => Net_4386 ,
            cs_addr_2 => Net_1697 ,
            cs_addr_1 => Net_885_SYNCOUT ,
            cs_addr_0 => \HC_Timer:TimerUDB:per_zero\ ,
            z0_comb => \HC_Timer:TimerUDB:per_zero\ ,
            f0_bus_stat_comb => \HC_Timer:TimerUDB:status_3\ ,
            f0_blk_stat_comb => \HC_Timer:TimerUDB:status_2\ ,
            chain_in => \HC_Timer:TimerUDB:sT16:timerdp:carry\ );
        Properties:
        {
            a0_init = "00000000"
            a1_init = "00000000"
            ce0_sync = 1
            ce1_sync = 1
            cl0_sync = 1
            cl1_sync = 1
            cmsb_sync = 1
            co_msb_sync = 1
            cy_dpconfig = "0000000001000000000000000100000001000000010000000000000010000000000000001000000000000000100000000000000010000000000000001000000011111111000000001111111111111111100000110000000000000001000000110000000000011000"
            d0_init = "00000000"
            d1_init = "00000000"
            f0_blk_sync = 1
            f0_bus_sync = 1
            f1_blk_sync = 1
            f1_bus_sync = 1
            ff0_sync = 1
            ff1_sync = 1
            ov_msb_sync = 1
            so_sync = 1
            z0_sync = 1
            z1_sync = 1
        }
        Clock Polarity: Active High
        Clock Enable: True
        Previous in chain : \HC_Timer:TimerUDB:sT16:timerdp:u0\

    datapathcell: Name =\I2C:bI2C_UDB:Master:ClkGen:u0\
        PORT MAP (
            clock => \I2C:Net_970\ ,
            cs_addr_1 => \I2C:bI2C_UDB:cs_addr_clkgen_1\ ,
            cs_addr_0 => \I2C:bI2C_UDB:cs_addr_clkgen_0\ ,
            z0_comb => \I2C:bI2C_UDB:clkgen_tc\ ,
            cl1_comb => \I2C:bI2C_UDB:clkgen_cl1\ );
        Properties:
        {
            a0_init = "00000000"
            a1_init = "00000000"
            ce0_sync = 1
            ce1_sync = 1
            cl0_sync = 1
            cl1_sync = 1
            cmsb_sync = 1
            co_msb_sync = 1
            cy_dpconfig = "0100100000000000010010000100000001001000100000000100100010000000000000000000000000000000000000000000000000000000000000000000000011111111000000001111111111111111101000000100001000000000011100000001000000001000"
            d0_init = "00001111"
            d1_init = "00001000"
            f0_blk_sync = 1
            f0_bus_sync = 1
            f1_blk_sync = 1
            f1_bus_sync = 1
            ff0_sync = 1
            ff1_sync = 1
            ov_msb_sync = 1
            so_sync = 1
            z0_sync = 1
            z1_sync = 1
        }
        Clock Polarity: Active High
        Clock Enable: True

    datapathcell: Name =\I2C:bI2C_UDB:Shifter:u0\
        PORT MAP (
            clock => \I2C:Net_970\ ,
            cs_addr_1 => \I2C:bI2C_UDB:cs_addr_shifter_1\ ,
            cs_addr_0 => \I2C:bI2C_UDB:cs_addr_shifter_0\ ,
            route_si => \I2C:bI2C_UDB:sda_in_reg\ ,
            so_comb => \I2C:bI2C_UDB:shift_data_out\ ,
            f1_blk_stat_comb => \I2C:bI2C_UDB:tx_reg_empty\ );
        Properties:
        {
            a0_init = "00000000"
            a1_init = "00000000"
            ce0_sync = 1
            ce1_sync = 1
            cl0_sync = 1
            cl1_sync = 1
            cmsb_sync = 1
            co_msb_sync = 1
            cy_dpconfig = "0000100100000000000010010100000000001001001100000000000000000000000000000000000000000000000000000000000000000000000000000000000011111111000000001111111101111111101000000100001000000000011100000000000000001100"
            d0_init = "00000100"
            d1_init = "00000000"
            f0_blk_sync = 1
            f0_bus_sync = 1
            f1_blk_sync = 1
            f1_bus_sync = 1
            ff0_sync = 1
            ff1_sync = 1
            ov_msb_sync = 1
            so_sync = 1
            z0_sync = 1
            z1_sync = 1
        }
        Clock Polarity: Active High
        Clock Enable: True

    datapathcell: Name =\Timer:TimerUDB:sT24:timerdp:u0\
        PORT MAP (
            clock => Net_254 ,
            cs_addr_1 => \Timer:TimerUDB:control_7\ ,
            cs_addr_0 => \Timer:TimerUDB:per_zero\ ,
            chain_out => \Timer:TimerUDB:sT24:timerdp:carry0\ );
        Properties:
        {
            a0_init = "00000000"
            a1_init = "00000000"
            ce0_sync = 1
            ce1_sync = 1
            cl0_sync = 1
            cl1_sync = 1
            cmsb_sync = 1
            co_msb_sync = 1
            cy_dpconfig = "0000000001000000000000000100000001000000010000000000000010000000000000001000000000000000100000000000000010000000000000001000000011111111000000001111111111111111000000000000000000000001000000000000000000011000"
            d0_init = "00000000"
            d1_init = "00000000"
            f0_blk_sync = 1
            f0_bus_sync = 1
            f1_blk_sync = 1
            f1_bus_sync = 1
            ff0_sync = 1
            ff1_sync = 1
            ov_msb_sync = 1
            so_sync = 1
            z0_sync = 1
            z1_sync = 1
        }
        Clock Polarity: Active High
        Clock Enable: True
        Next in chain : \Timer:TimerUDB:sT24:timerdp:u1\

    datapathcell: Name =\Timer:TimerUDB:sT24:timerdp:u1\
        PORT MAP (
            clock => Net_254 ,
            cs_addr_1 => \Timer:TimerUDB:control_7\ ,
            cs_addr_0 => \Timer:TimerUDB:per_zero\ ,
            chain_in => \Timer:TimerUDB:sT24:timerdp:carry0\ ,
            chain_out => \Timer:TimerUDB:sT24:timerdp:carry1\ );
        Properties:
        {
            a0_init = "00000000"
            a1_init = "00000000"
            ce0_sync = 1
            ce1_sync = 1
            cl0_sync = 1
            cl1_sync = 1
            cmsb_sync = 1
            co_msb_sync = 1
            cy_dpconfig = "0000000001000000000000000100000001000000010000000000000010000000000000001000000000000000100000000000000010000000000000001000000011111111000000001111111111111111100000110000000000000001000000110000000000011000"
            d0_init = "00000000"
            d1_init = "00000000"
            f0_blk_sync = 1
            f0_bus_sync = 1
            f1_blk_sync = 1
            f1_bus_sync = 1
            ff0_sync = 1
            ff1_sync = 1
            ov_msb_sync = 1
            so_sync = 1
            z0_sync = 1
            z1_sync = 1
        }
        Clock Polarity: Active High
        Clock Enable: True
        Previous in chain : \Timer:TimerUDB:sT24:timerdp:u0\
        Next in chain : \Timer:TimerUDB:sT24:timerdp:u2\

    datapathcell: Name =\Timer:TimerUDB:sT24:timerdp:u2\
        PORT MAP (
            clock => Net_254 ,
            cs_addr_1 => \Timer:TimerUDB:control_7\ ,
            cs_addr_0 => \Timer:TimerUDB:per_zero\ ,
            z0_comb => \Timer:TimerUDB:per_zero\ ,
            f0_bus_stat_comb => \Timer:TimerUDB:status_3\ ,
            f0_blk_stat_comb => \Timer:TimerUDB:status_2\ ,
            chain_in => \Timer:TimerUDB:sT24:timerdp:carry1\ );
        Properties:
        {
            a0_init = "00000000"
            a1_init = "00000000"
            ce0_sync = 1
            ce1_sync = 1
            cl0_sync = 1
            cl1_sync = 1
            cmsb_sync = 1
            co_msb_sync = 1
            cy_dpconfig = "0000000001000000000000000100000001000000010000000000000010000000000000001000000000000000100000000000000010000000000000001000000011111111000000001111111111111111100000110000000000000001000000110000000000011000"
            d0_init = "00000000"
            d1_init = "00000000"
            f0_blk_sync = 1
            f0_bus_sync = 1
            f1_blk_sync = 1
            f1_bus_sync = 1
            ff0_sync = 1
            ff1_sync = 1
            ov_msb_sync = 1
            so_sync = 1
            z0_sync = 1
            z1_sync = 1
        }
        Clock Polarity: Active High
        Clock Enable: True
        Previous in chain : \Timer:TimerUDB:sT24:timerdp:u1\
    </CYPRESSTAG>
    <CYPRESSTAG name="Status register listing">
    </CYPRESSTAG>
    <CYPRESSTAG name="StatusI register listing">

    ------------------------------------------------------------
    StatusI register listing
    ------------------------------------------------------------

    statusicell: Name =\Arm_PWM:PWMUDB:genblk8:stsreg\
        PORT MAP (
            clock => Net_1260 ,
            status_3 => \Arm_PWM:PWMUDB:status_3\ ,
            status_2 => \Arm_PWM:PWMUDB:status_2\ ,
            status_0 => \Arm_PWM:PWMUDB:status_0\ );
        Properties:
        {
            cy_force_order = 1
            cy_int_mask = "1111111"
            cy_md_select = "0100111"
        }
        Clock Polarity: Active High
        Clock Enable: True

    statusicell: Name =\HC_PWM:PWMUDB:genblk8:stsreg\
        PORT MAP (
            clock => Net_4386 ,
            status_3 => \HC_PWM:PWMUDB:status_3\ ,
            status_2 => \HC_PWM:PWMUDB:status_2\ ,
            status_1 => \HC_PWM:PWMUDB:status_1\ ,
            status_0 => \HC_PWM:PWMUDB:status_0\ );
        Properties:
        {
            cy_force_order = 1
            cy_int_mask = "1111111"
            cy_md_select = "0100111"
        }
        Clock Polarity: Active High
        Clock Enable: True

    statusicell: Name =\HC_Timer:TimerUDB:rstSts:stsreg\
        PORT MAP (
            reset => Net_1697 ,
            clock => Net_4386 ,
            status_3 => \HC_Timer:TimerUDB:status_3\ ,
            status_2 => \HC_Timer:TimerUDB:status_2\ ,
            status_0 => \HC_Timer:TimerUDB:status_tc\ );
        Properties:
        {
            cy_force_order = 1
            cy_int_mask = "1111111"
            cy_md_select = "0000011"
        }
        Clock Polarity: Active High
        Clock Enable: True

    statusicell: Name =\I2C:bI2C_UDB:StsReg\
        PORT MAP (
            clock => \I2C:Net_970\ ,
            status_5 => \I2C:bI2C_UDB:status_5\ ,
            status_4 => \I2C:bI2C_UDB:status_4\ ,
            status_3 => \I2C:bI2C_UDB:status_3\ ,
            status_2 => \I2C:bI2C_UDB:status_2\ ,
            status_1 => \I2C:bI2C_UDB:status_1\ ,
            status_0 => \I2C:bI2C_UDB:status_0\ ,
            interrupt => \I2C:Net_697\ );
        Properties:
        {
            cy_force_order = 1
            cy_int_mask = "0000000"
            cy_md_select = "0100000"
        }
        Clock Polarity: Active High
        Clock Enable: True

    statusicell: Name =\Timer:TimerUDB:rstSts:stsreg\
        PORT MAP (
            clock => Net_254 ,
            status_3 => \Timer:TimerUDB:status_3\ ,
            status_2 => \Timer:TimerUDB:status_2\ ,
            status_0 => \Timer:TimerUDB:status_tc\ );
        Properties:
        {
            cy_force_order = 1
            cy_int_mask = "1111111"
            cy_md_select = "0000011"
        }
        Clock Polarity: Active High
        Clock Enable: True
    </CYPRESSTAG>
    <CYPRESSTAG name="Sync listing">

    ------------------------------------------------------------
    Sync listing
    ------------------------------------------------------------

    synccell: Name =COMPASS_DRDY(0)_SYNC
        PORT MAP (
            in => Net_905 ,
            out => Net_905_SYNCOUT ,
            clock => ClockBlock_BUS_CLK );
        Clock Polarity: Active High
        Clock Enable: True

    synccell: Name =HC_ECHO(0)_SYNC
        PORT MAP (
            in => Net_885 ,
            out => Net_885_SYNCOUT ,
            clock => ClockBlock_BUS_CLK );
        Clock Polarity: Active High
        Clock Enable: True

    synccell: Name =I2C_SCL(0)_SYNC
        PORT MAP (
            in => \I2C:Net_1109_0\ ,
            out => \I2C:Net_1109_0_SYNCOUT\ ,
            clock => ClockBlock_BUS_CLK );
        Clock Polarity: Active High
        Clock Enable: True

    synccell: Name =I2C_SDA(0)_SYNC
        PORT MAP (
            in => \I2C:Net_1109_1\ ,
            out => \I2C:Net_1109_1_SYNCOUT\ ,
            clock => ClockBlock_BUS_CLK );
        Clock Polarity: Active High
        Clock Enable: True

    synccell: Name =\Camera:SIOC(0)_SYNC\
        PORT MAP (
            in => \Camera:I2C:Net_1109_0\ ,
            out => \Camera:I2C:Net_1109_0_SYNCOUT\ ,
            clock => ClockBlock_BUS_CLK );
        Clock Polarity: Active High
        Clock Enable: True

    synccell: Name =\Camera:SIOD(0)_SYNC\
        PORT MAP (
            in => \Camera:I2C:Net_1109_1\ ,
            out => \Camera:I2C:Net_1109_1_SYNCOUT\ ,
            clock => ClockBlock_BUS_CLK );
        Clock Polarity: Active High
        Clock Enable: True
    </CYPRESSTAG>
    <CYPRESSTAG name="Control register listing">

    ------------------------------------------------------------
    Control register listing
    ------------------------------------------------------------

    controlcell: Name =\Arm_PWM:PWMUDB:genblk1:ctrlreg\
        PORT MAP (
            clock => Net_1260 ,
            control_7 => \Arm_PWM:PWMUDB:control_7\ ,
            control_6 => \Arm_PWM:PWMUDB:control_6\ ,
            control_5 => \Arm_PWM:PWMUDB:control_5\ ,
            control_4 => \Arm_PWM:PWMUDB:control_4\ ,
            control_3 => \Arm_PWM:PWMUDB:control_3\ ,
            control_2 => \Arm_PWM:PWMUDB:control_2\ ,
            control_1 => \Arm_PWM:PWMUDB:control_1\ ,
            control_0 => \Arm_PWM:PWMUDB:control_0\ );
        Properties:
        {
            cy_ctrl_mode_0 = "11111111"
            cy_ctrl_mode_1 = "00000000"
            cy_ext_reset = 0
            cy_force_order = 1
            cy_init_value = "00000000"
        }
        Clock Polarity: Active High
        Clock Enable: True

    controlcell: Name =\HC_PWM:PWMUDB:genblk1:ctrlreg\
        PORT MAP (
            clock => Net_4386 ,
            control_7 => \HC_PWM:PWMUDB:control_7\ ,
            control_6 => \HC_PWM:PWMUDB:control_6\ ,
            control_5 => \HC_PWM:PWMUDB:control_5\ ,
            control_4 => \HC_PWM:PWMUDB:control_4\ ,
            control_3 => \HC_PWM:PWMUDB:control_3\ ,
            control_2 => \HC_PWM:PWMUDB:control_2\ ,
            control_1 => \HC_PWM:PWMUDB:control_1\ ,
            control_0 => \HC_PWM:PWMUDB:control_0\ );
        Properties:
        {
            cy_ctrl_mode_0 = "11111111"
            cy_ctrl_mode_1 = "00000000"
            cy_ext_reset = 0
            cy_force_order = 1
            cy_init_value = "00000000"
        }
        Clock Polarity: Active High
        Clock Enable: True

    controlcell: Name =\I2C:bI2C_UDB:SyncCtl:CtrlReg\
        PORT MAP (
            clock => \I2C:Net_970\ ,
            control_7 => \I2C:bI2C_UDB:control_7\ ,
            control_6 => \I2C:bI2C_UDB:control_6\ ,
            control_5 => \I2C:bI2C_UDB:control_5\ ,
            control_4 => \I2C:bI2C_UDB:control_4\ ,
            control_3 => \I2C:bI2C_UDB:control_3\ ,
            control_2 => \I2C:bI2C_UDB:control_2\ ,
            control_1 => \I2C:bI2C_UDB:control_1\ ,
            control_0 => \I2C:bI2C_UDB:control_0\ );
        Properties:
        {
            cy_ctrl_mode_0 = "11111111"
            cy_ctrl_mode_1 = "00000000"
            cy_ext_reset = 0
            cy_force_order = 1
            cy_init_value = "00000000"
        }
        Clock Polarity: Active High
        Clock Enable: True

    controlcell: Name =\LCD:Cntl_Port:Sync:ctrl_reg\
        PORT MAP (
            control_7 => \LCD:Cntl_Port:control_7\ ,
            control_6 => \LCD:Cntl_Port:control_6\ ,
            control_5 => Net_814 ,
            control_4 => Net_815 ,
            control_3 => Net_819 ,
            control_2 => Net_818 ,
            control_1 => Net_817 ,
            control_0 => Net_816 );
        Properties:
        {
            cy_ctrl_mode_0 = "00000000"
            cy_ctrl_mode_1 = "00000000"
            cy_ext_reset = 0
            cy_force_order = 1
            cy_init_value = "00000000"
        }
        Clock Enable: True

    controlcell: Name =\Timer:TimerUDB:sCTRLReg:SyncCtl:ctrlreg\
        PORT MAP (
            clock => Net_254 ,
            control_7 => \Timer:TimerUDB:control_7\ ,
            control_6 => \Timer:TimerUDB:control_6\ ,
            control_5 => \Timer:TimerUDB:control_5\ ,
            control_4 => \Timer:TimerUDB:control_4\ ,
            control_3 => \Timer:TimerUDB:control_3\ ,
            control_2 => \Timer:TimerUDB:control_2\ ,
            control_1 => \Timer:TimerUDB:control_1\ ,
            control_0 => \Timer:TimerUDB:control_0\ );
        Properties:
        {
            cy_ctrl_mode_0 = "11111111"
            cy_ctrl_mode_1 = "00000000"
            cy_ext_reset = 0
            cy_force_order = 1
            cy_init_value = "00000000"
        }
        Clock Polarity: Active High
        Clock Enable: True
    </CYPRESSTAG>
    <CYPRESSTAG name="Count7 listing">
    </CYPRESSTAG>
    <CYPRESSTAG name="DRQ listing">

    ------------------------------------------------------------
    DRQ listing
    ------------------------------------------------------------

    drqcell: Name =\Camera:DMA\
        PORT MAP (
            dmareq => \Camera:Net_39\ ,
            termin => zero ,
            termout => \Camera:Net_41\ );
        Properties:
        {
            drq_type = "01"
            num_tds = 0
        }
    </CYPRESSTAG>
    <CYPRESSTAG name="Interrupt listing">

    ------------------------------------------------------------
    Interrupt listing
    ------------------------------------------------------------

    interrupt: Name =Compass_DRDY_ISR
        PORT MAP (
            interrupt => Net_906 );
        Properties:
        {
            int_type = "00"
        }

    interrupt: Name =HC_ISR
        PORT MAP (
            interrupt => Net_2330 );
        Properties:
        {
            int_type = "00"
        }

    interrupt: Name =\Camera:I2C:I2C_IRQ\
        PORT MAP (
            interrupt => \Camera:I2C:Net_697\ );
        Properties:
        {
            int_type = "00"
        }

    interrupt: Name =\I2C:I2C_IRQ\
        PORT MAP (
            interrupt => \I2C:Net_697\ );
        Properties:
        {
            int_type = "00"
        }

    interrupt: Name =\USB:arb_int\
        PORT MAP (
            interrupt => \USB:Net_79\ );
        Properties:
        {
            int_type = "10"
        }

    interrupt: Name =\USB:bus_reset\
        PORT MAP (
            interrupt => \USB:Net_81\ );
        Properties:
        {
            int_type = "10"
        }

    interrupt: Name =\USB:dp_int\
        PORT MAP (
            interrupt => \USB:Net_1010\ );
        Properties:
        {
            int_type = "10"
        }

    interrupt: Name =\USB:ep_0\
        PORT MAP (
            interrupt => \USB:ept_int_0\ );
        Properties:
        {
            int_type = "10"
        }

    interrupt: Name =\USB:ep_1\
        PORT MAP (
            interrupt => \USB:ept_int_1\ );
        Properties:
        {
            int_type = "10"
        }

    interrupt: Name =\USB:ep_2\
        PORT MAP (
            interrupt => \USB:ept_int_2\ );
        Properties:
        {
            int_type = "10"
        }

    interrupt: Name =\USB:ep_3\
        PORT MAP (
            interrupt => \USB:ept_int_3\ );
        Properties:
        {
            int_type = "10"
        }

    interrupt: Name =\USB:sof_int\
        PORT MAP (
            interrupt => Net_820 );
        Properties:
        {
            int_type = "10"
        }

    interrupt: Name =but0
        PORT MAP (
            interrupt => Net_54 );
        Properties:
        {
            int_type = "10"
        }

    interrupt: Name =but1
        PORT MAP (
            interrupt => Net_55 );
        Properties:
        {
            int_type = "10"
        }

    interrupt: Name =sclk_a_isr
        PORT MAP (
            interrupt => Net_53 );
        Properties:
        {
            int_type = "10"
        }

    interrupt: Name =sclk_b_isr
        PORT MAP (
            interrupt => Net_325 );
        Properties:
        {
            int_type = "10"
        }
    </CYPRESSTAG>
</CYPRESSTAG>
<CYPRESSTAG name="Technology mapping summary" expanded>

------------------------------------------------------------
Technology mapping summary
------------------------------------------------------------

Resource Type                 : Used : Free :  Max :  % Used
============================================================
Digital clock dividers        :    6 :    2 :    8 :  75.00%
Analog clock dividers         :    0 :    4 :    4 :   0.00%
Pins                          :   47 :   25 :   72 :  65.28%
UDB Macrocells                :   52 :  140 :  192 :  27.08%
UDB Unique Pterms             :  116 :  268 :  384 :  30.21%
UDB Total Pterms              :  118 :      :      : 
UDB Datapath Cells            :   12 :   12 :   24 :  50.00%
UDB Status Cells              :    8 :   16 :   24 :  33.33%
            StatusI Registers :    5 
                   Sync Cells :    6 (in 2 status cells)
         Datapath Parallel In :    1 
UDB Control Cells             :    5 :   19 :   24 :  20.83%
            Control Registers :    5 
DMA Channels                  :    1 :   23 :   24 :   4.17%
Interrupts                    :   16 :   16 :   32 :  50.00%
VIDAC Fixed Blocks            :    0 :    2 :    2 :   0.00%
SC Fixed Blocks               :    0 :    2 :    2 :   0.00%
Comparator Fixed Blocks       :    0 :    4 :    4 :   0.00%
Opamp Fixed Blocks            :    0 :    2 :    2 :   0.00%
CapSense Buffers              :    0 :    2 :    2 :   0.00%
I2C Fixed Blocks              :    1 :    0 :    1 : 100.00%
Timer Fixed Blocks            :    4 :    0 :    4 : 100.00%
USB Fixed Blocks              :    1 :    0 :    1 : 100.00%
LCD Fixed Blocks              :    0 :    1 :    1 :   0.00%
EMIF Fixed Blocks             :    0 :    1 :    1 :   0.00%
LPF Fixed Blocks              :    0 :    2 :    2 :   0.00%
SAR Fixed Blocks              :    0 :    1 :    1 :   0.00%
</CYPRESSTAG>
Technology Mapping: Elapsed time ==> 0s.778ms
Tech mapping phase: Elapsed time ==> 0s.937ms
</CYPRESSTAG>
<CYPRESSTAG name="Analog Placement">
Initial Analog Placement Results:
IO_4@[IOP=(0)][IoId=(4)] : ARM_PIN(0) (fixed)
IO_5@[IOP=(5)][IoId=(5)] : BLUE(0) (fixed)
IO_6@[IOP=(12)][IoId=(6)] : COMPASS_DRDY(0) (fixed)
IO_0@[IOP=(4)][IoId=(0)] : D4(0) (fixed)
IO_1@[IOP=(4)][IoId=(1)] : D5(0) (fixed)
IO_6@[IOP=(0)][IoId=(6)] : D6(0) (fixed)
IO_7@[IOP=(0)][IoId=(7)] : D7(0) (fixed)
IO_2@[IOP=(12)][IoId=(2)] : E(0) (fixed)
IO_5@[IOP=(0)][IoId=(5)] : GRIPPER_PIN(0) (fixed)
IO_2@[IOP=(3)][IoId=(2)] : HC_ECHO(0) (fixed)
IO_3@[IOP=(3)][IoId=(3)] : HC_TRIG(0) (fixed)
IO_7@[IOP=(1)][IoId=(7)] : I2C_SCL(0) (fixed)
IO_6@[IOP=(1)][IoId=(6)] : I2C_SDA(0) (fixed)
IO_2@[IOP=(0)][IoId=(2)] : ISR_CHECKP(0) (fixed)
IO_5@[IOP=(12)][IoId=(5)] : MLEN(0) (fixed)
IO_5@[IOP=(6)][IoId=(5)] : MLIN1(0) (fixed)
IO_6@[IOP=(6)][IoId=(6)] : MLIN2(0) (fixed)
IO_1@[IOP=(5)][IoId=(1)] : MREN(0) (fixed)
IO_7@[IOP=(6)][IoId=(7)] : MRIN1(0) (fixed)
IO_0@[IOP=(5)][IoId=(0)] : MRIN2(0) (fixed)
IO_6@[IOP=(5)][IoId=(6)] : ORANGE(0) (fixed)
IO_7@[IOP=(12)][IoId=(7)] : RED(0) (fixed)
IO_3@[IOP=(15)][IoId=(3)] : RS(0) (fixed)
IO_0@[IOP=(0)][IoId=(0)] : SCLK_A(0) (fixed)
IO_0@[IOP=(12)][IoId=(0)] : SCLK_B(0) (fixed)
IO_1@[IOP=(0)][IoId=(1)] : SDAT_A(0) (fixed)
IO_1@[IOP=(12)][IoId=(1)] : SDAT_B(0) (fixed)
IO_3@[IOP=(12)][IoId=(3)] : V0(0) (fixed)
IO_4@[IOP=(5)][IoId=(4)] : WHITE(0) (fixed)
IO_7@[IOP=(5)][IoId=(7)] : \Button:Button(0)\ (fixed)
IO_4@[IOP=(6)][IoId=(4)] : \Button:Button(1)\ (fixed)
IO_7@[IOP=(4)][IoId=(7)] : \Camera:D(0)\ (fixed)
IO_5@[IOP=(4)][IoId=(5)] : \Camera:D(1)\ (fixed)
IO_4@[IOP=(4)][IoId=(4)] : \Camera:D(2)\ (fixed)
IO_6@[IOP=(4)][IoId=(6)] : \Camera:D(3)\ (fixed)
IO_0@[IOP=(6)][IoId=(0)] : \Camera:D(4)\ (fixed)
IO_2@[IOP=(6)][IoId=(2)] : \Camera:D(5)\ (fixed)
IO_3@[IOP=(6)][IoId=(3)] : \Camera:D(6)\ (fixed)
IO_5@[IOP=(15)][IoId=(5)] : \Camera:D(7)\ (fixed)
IO_0@[IOP=(2)][IoId=(0)] : \Camera:HREF(0)\ (fixed)
IO_1@[IOP=(6)][IoId=(1)] : \Camera:PCLK(0)\ (fixed)
IO_4@[IOP=(2)][IoId=(4)] : \Camera:SIOC(0)\ (fixed)
IO_5@[IOP=(2)][IoId=(5)] : \Camera:SIOD(0)\ (fixed)
IO_2@[IOP=(2)][IoId=(2)] : \Camera:VSYNC(0)\ (fixed)
IO_4@[IOP=(15)][IoId=(4)] : \Camera:XCLK(0)\ (fixed)
IO_7@[IOP=(15)][IoId=(7)] : \USB:Dm(0)\ (fixed)
IO_6@[IOP=(15)][IoId=(6)] : \USB:Dp(0)\ (fixed)
USB[0]@[FFB(USB,0)] : \USB:USB\
Analog Placement phase: Elapsed time ==> 0s.068ms
</CYPRESSTAG>
<CYPRESSTAG name="Analog Routing">
Analog Routing phase: Elapsed time ==> 0s.000ms
</CYPRESSTAG>
<CYPRESSTAG name="Analog Code Generation">
============ Analog Final Answer Routes ============
Dump of CyAnalogRoutingResultsDB
Map of net to items {
}
Map of item to net {
}
Mux Info {
}
Dump of CyP35AnalogRoutingResultsDB
IsVddaHalfUsedForComp = False
IsVddaHalfUsedForSar0 = False
IsVddaHalfUsedForSar1 = False
Analog Code Generation phase: Elapsed time ==> 0s.522ms
</CYPRESSTAG>
<CYPRESSTAG name="Digital Placement">
<CYPRESSTAG name="Detailed placement messages">
I2076: Total run-time: 2.1 sec.

</CYPRESSTAG>
<CYPRESSTAG name="PLD Packing">
<CYPRESSTAG name="PLD Packing Summary" expanded>

------------------------------------------------------------
PLD Packing Summary
------------------------------------------------------------
            Resource Type : Used : Free :  Max :  % Used
    ====================================================
                     PLDs :   32 :   16 :   48 :  66.67%

<CYPRESSTAG name="PLD Statistics">

        PLD Resource Type :     Average/LAB
    =======================================
                   Inputs :            6.81
                   Pterms :            3.69
               Macrocells :            1.63
</CYPRESSTAG>
<CYPRESSTAG name="Packed PLD Contents">
Packed PLD Contents not displayed at this verbose level.</CYPRESSTAG>
</CYPRESSTAG>
PLD Packing: Elapsed time ==> 0s.002ms
</CYPRESSTAG>
<CYPRESSTAG name="Partitioning">
<CYPRESSTAG name="Initial Partitioning Summary">
Initial Partitioning Summary not displayed at this verbose level.</CYPRESSTAG>
<CYPRESSTAG name="Final Partitioning Summary">
Final Partitioning Summary not displayed at this verbose level.</CYPRESSTAG>
Partitioning: Elapsed time ==> 0s.410ms
</CYPRESSTAG>
<CYPRESSTAG name="Simulated Annealing">
Annealing: Elapsed time ==> 0s.003ms
<CYPRESSTAG name="Simulated Annealing Results">
The seed used for moves was 114161200.
Inital cost was 1029, final cost is 1029 (0.00% improvement).</CYPRESSTAG>
</CYPRESSTAG>
<CYPRESSTAG name="Final Placement Summary">

------------------------------------------------------------
Final Placement Summary
------------------------------------------------------------

       Resource Type :      Count : Avg Inputs : Avg Outputs
    ========================================================
                 UDB :         19 :       8.47 :       2.74
<CYPRESSTAG name="Final Placement Details">
<CYPRESSTAG name="Component Details">

------------------------------------------------------------
Component Placement Details
------------------------------------------------------------
UDB [UDB=(0,0)] is empty.
UDB [UDB=(0,1)] is empty.
UDB [UDB=(0,2)] contents:
LAB@[UDB=(0,2)][LB=0] #macrocells=2, #inputs=9, #pterms=5
{
    [McSlotId=0]:     MacroCell: Name=\I2C:bI2C_UDB:bus_busy_reg\, Mode=(T-Register) @ [UDB=(0,2)][LB=0][MC=0]
        Total # of inputs        : 7
        Total # of product terms : 3
        List of special equations: 
            Clock  = (\I2C:Net_970\) => Global
            Clock Enable: True
        Main Equation            : 3 pterms
        (
              \I2C:bI2C_UDB:scl_in_reg\ * \I2C:bI2C_UDB:scl_in_last_reg\ * 
              \I2C:bI2C_UDB:scl_in_last2_reg\ * 
              !\I2C:bI2C_UDB:sda_in_last_reg\ * 
              \I2C:bI2C_UDB:sda_in_last2_reg\ * !\I2C:bI2C_UDB:m_reset\ * 
              !\I2C:bI2C_UDB:bus_busy_reg\
            + \I2C:bI2C_UDB:scl_in_reg\ * \I2C:bI2C_UDB:scl_in_last_reg\ * 
              \I2C:bI2C_UDB:scl_in_last2_reg\ * 
              \I2C:bI2C_UDB:sda_in_last_reg\ * 
              !\I2C:bI2C_UDB:sda_in_last2_reg\ * \I2C:bI2C_UDB:bus_busy_reg\
            + \I2C:bI2C_UDB:m_reset\ * \I2C:bI2C_UDB:bus_busy_reg\
        );
        Output = \I2C:bI2C_UDB:bus_busy_reg\ (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=1]:     MacroCell: Name=\I2C:bI2C_UDB:clk_eq_reg\, Mode=(D-Register) @ [UDB=(0,2)][LB=0][MC=1]
        Total # of inputs        : 2
        Total # of product terms : 2
        List of special equations: 
            Clock  = (\I2C:Net_970\) => Global
            Clock Enable: True
        Main Equation            : 2 pterms
        (
              !\I2C:Net_643_3\ * !\I2C:Net_1109_0_SYNCOUT\
            + \I2C:Net_643_3\ * \I2C:Net_1109_0_SYNCOUT\
        );
        Output = \I2C:bI2C_UDB:clk_eq_reg\ (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=2]: (empty)
    [McSlotId=3]: (empty)
}

LAB@[UDB=(0,2)][LB=1] #macrocells=4, #inputs=4, #pterms=4
{
    [McSlotId=0]:     MacroCell: Name=\I2C:bI2C_UDB:scl_in_last2_reg\, Mode=(D-Register) @ [UDB=(0,2)][LB=1][MC=0]
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (\I2C:Net_970\) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \I2C:bI2C_UDB:scl_in_last_reg\
        );
        Output = \I2C:bI2C_UDB:scl_in_last2_reg\ (fanout=2)
        Properties               : 
        {
        }

    [McSlotId=1]:     MacroCell: Name=\I2C:bI2C_UDB:sda_in_last2_reg\, Mode=(D-Register) @ [UDB=(0,2)][LB=1][MC=1]
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (\I2C:Net_970\) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \I2C:bI2C_UDB:sda_in_last_reg\
        );
        Output = \I2C:bI2C_UDB:sda_in_last2_reg\ (fanout=2)
        Properties               : 
        {
        }

    [McSlotId=2]:     MacroCell: Name=\I2C:bI2C_UDB:scl_in_reg\, Mode=(D-Register) @ [UDB=(0,2)][LB=1][MC=2]
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (\I2C:Net_970\) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \I2C:Net_1109_0_SYNCOUT\
        );
        Output = \I2C:bI2C_UDB:scl_in_reg\ (fanout=4)
        Properties               : 
        {
        }

    [McSlotId=3]:     MacroCell: Name=Net_906, Mode=(Combinatorial) @ [UDB=(0,2)][LB=1][MC=3]
        Total # of inputs        : 1
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              !Net_905_SYNCOUT
        );
        Output = Net_906 (fanout=1)
        Properties               : 
        {
        }
}

synccell: Name =COMPASS_DRDY(0)_SYNC
    PORT MAP (
        in => Net_905 ,
        out => Net_905_SYNCOUT ,
        clock => ClockBlock_BUS_CLK );
    Properties:
    {
    }
    Clock Polarity: Active High
    Clock Enable: True

synccell: Name =I2C_SCL(0)_SYNC
    PORT MAP (
        in => \I2C:Net_1109_0\ ,
        out => \I2C:Net_1109_0_SYNCOUT\ ,
        clock => ClockBlock_BUS_CLK );
    Properties:
    {
    }
    Clock Polarity: Active High
    Clock Enable: True

synccell: Name =I2C_SDA(0)_SYNC
    PORT MAP (
        in => \I2C:Net_1109_1\ ,
        out => \I2C:Net_1109_1_SYNCOUT\ ,
        clock => ClockBlock_BUS_CLK );
    Properties:
    {
    }
    Clock Polarity: Active High
    Clock Enable: True

UDB [UDB=(0,3)] contents:
LAB@[UDB=(0,3)][LB=0] #macrocells=1, #inputs=5, #pterms=1
{
    [McSlotId=0]:     MacroCell: Name=\I2C:bI2C_UDB:status_5\, Mode=(Combinatorial) @ [UDB=(0,3)][LB=0][MC=0]
        Total # of inputs        : 5
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \I2C:bI2C_UDB:scl_in_reg\ * \I2C:bI2C_UDB:scl_in_last_reg\ * 
              \I2C:bI2C_UDB:scl_in_last2_reg\ * 
              \I2C:bI2C_UDB:sda_in_last_reg\ * 
              !\I2C:bI2C_UDB:sda_in_last2_reg\
        );
        Output = \I2C:bI2C_UDB:status_5\ (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=1]: (empty)
    [McSlotId=2]: (empty)
    [McSlotId=3]: (empty)
}

LAB@[UDB=(0,3)][LB=1] #macrocells=2, #inputs=8, #pterms=3
{
    [McSlotId=0]:     MacroCell: Name=\I2C:bI2C_UDB:cs_addr_clkgen_0\, Mode=(Combinatorial) @ [UDB=(0,3)][LB=1][MC=0]
        Total # of inputs        : 7
        Total # of product terms : 2
            Clock Enable: True
        Main Equation            : 2 pterms
        !(
              \I2C:bI2C_UDB:tx_reg_empty\ * !\I2C:bI2C_UDB:m_state_4\ * 
              !\I2C:bI2C_UDB:m_state_3\ * !\I2C:bI2C_UDB:m_state_2\ * 
              !\I2C:bI2C_UDB:m_state_1\ * !\I2C:bI2C_UDB:m_state_0\
            + !\I2C:bI2C_UDB:clk_eq_reg\
        );
        Output = \I2C:bI2C_UDB:cs_addr_clkgen_0\ (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=1]: (empty)
    [McSlotId=2]: (empty)
    [McSlotId=3]:     MacroCell: Name=\I2C:bI2C_UDB:scl_in_last_reg\, Mode=(D-Register) @ [UDB=(0,3)][LB=1][MC=3]
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (\I2C:Net_970\) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \I2C:bI2C_UDB:scl_in_reg\
        );
        Output = \I2C:bI2C_UDB:scl_in_last_reg\ (fanout=4)
        Properties               : 
        {
        }
}

UDB [UDB=(0,4)] contents:
LAB@[UDB=(0,4)][LB=0] #macrocells=3, #inputs=12, #pterms=6
{
    [McSlotId=0]:     MacroCell: Name=\I2C:bI2C_UDB:cnt_reset\, Mode=(Combinatorial) @ [UDB=(0,4)][LB=0][MC=0]
        Total # of inputs        : 9
        Total # of product terms : 4
            Clock Enable: True
        Main Equation            : 4 pterms
        (
              \I2C:bI2C_UDB:m_state_4\ * !\I2C:bI2C_UDB:scl_in_reg\ * 
              \I2C:bI2C_UDB:scl_in_last_reg\ * !\I2C:bI2C_UDB:clkgen_tc1_reg\ * 
              \I2C:Net_643_3\
            + \I2C:bI2C_UDB:m_state_3\ * !\I2C:bI2C_UDB:scl_in_reg\ * 
              \I2C:bI2C_UDB:scl_in_last_reg\ * !\I2C:bI2C_UDB:clkgen_tc1_reg\ * 
              \I2C:Net_643_3\
            + \I2C:bI2C_UDB:m_state_2\ * !\I2C:bI2C_UDB:scl_in_reg\ * 
              \I2C:bI2C_UDB:scl_in_last_reg\ * !\I2C:bI2C_UDB:clkgen_tc1_reg\ * 
              \I2C:Net_643_3\
            + \I2C:bI2C_UDB:m_state_1\ * \I2C:bI2C_UDB:m_state_0\ * 
              !\I2C:bI2C_UDB:scl_in_reg\ * \I2C:bI2C_UDB:scl_in_last_reg\ * 
              !\I2C:bI2C_UDB:clkgen_tc1_reg\ * \I2C:Net_643_3\
        );
        Output = \I2C:bI2C_UDB:cnt_reset\ (fanout=4)
        Properties               : 
        {
            soft = 1
        }

    [McSlotId=1]: (empty)
    [McSlotId=2]:     MacroCell: Name=\I2C:bI2C_UDB:cs_addr_clkgen_1\, Mode=(Combinatorial) @ [UDB=(0,4)][LB=0][MC=2]
        Total # of inputs        : 2
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        !(
              !\I2C:bI2C_UDB:clkgen_tc\ * !\I2C:bI2C_UDB:cnt_reset\
        );
        Output = \I2C:bI2C_UDB:cs_addr_clkgen_1\ (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=3]:     MacroCell: Name=Net_54, Mode=(D-Register) @ [UDB=(0,4)][LB=0][MC=3]
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (\Button:Net_226\)
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \Button:Net_76_0\
        );
        Output = Net_54 (fanout=1)
        Properties               : 
        {
        }
}

LAB@[UDB=(0,4)][LB=1] #macrocells=1, #inputs=1, #pterms=1
{
    [McSlotId=0]: (empty)
    [McSlotId=1]: (empty)
    [McSlotId=2]: (empty)
    [McSlotId=3]:     MacroCell: Name=Net_55, Mode=(D-Register) @ [UDB=(0,4)][LB=1][MC=3]
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (\Button:Net_226\)
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \Button:Net_76_1\
        );
        Output = Net_55 (fanout=1)
        Properties               : 
        {
        }
}

datapathcell: Name =\I2C:bI2C_UDB:Master:ClkGen:u0\
    PORT MAP (
        clock => \I2C:Net_970\ ,
        cs_addr_1 => \I2C:bI2C_UDB:cs_addr_clkgen_1\ ,
        cs_addr_0 => \I2C:bI2C_UDB:cs_addr_clkgen_0\ ,
        z0_comb => \I2C:bI2C_UDB:clkgen_tc\ ,
        cl1_comb => \I2C:bI2C_UDB:clkgen_cl1\ );
    Properties:
    {
        a0_init = "00000000"
        a1_init = "00000000"
        ce0_sync = 1
        ce1_sync = 1
        cl0_sync = 1
        cl1_sync = 1
        cmsb_sync = 1
        co_msb_sync = 1
        cy_dpconfig = "0100100000000000010010000100000001001000100000000100100010000000000000000000000000000000000000000000000000000000000000000000000011111111000000001111111111111111101000000100001000000000011100000001000000001000"
        d0_init = "00001111"
        d1_init = "00001000"
        f0_blk_sync = 1
        f0_bus_sync = 1
        f1_blk_sync = 1
        f1_bus_sync = 1
        ff0_sync = 1
        ff1_sync = 1
        ov_msb_sync = 1
        so_sync = 1
        z0_sync = 1
        z1_sync = 1
    }
    Clock Polarity: Active High
    Clock Enable: True

synccell: Name =\Camera:SIOC(0)_SYNC\
    PORT MAP (
        in => \Camera:I2C:Net_1109_0\ ,
        out => \Camera:I2C:Net_1109_0_SYNCOUT\ ,
        clock => ClockBlock_BUS_CLK );
    Properties:
    {
    }
    Clock Polarity: Active High
    Clock Enable: True

synccell: Name =\Camera:SIOD(0)_SYNC\
    PORT MAP (
        in => \Camera:I2C:Net_1109_1\ ,
        out => \Camera:I2C:Net_1109_1_SYNCOUT\ ,
        clock => ClockBlock_BUS_CLK );
    Properties:
    {
    }
    Clock Polarity: Active High
    Clock Enable: True

UDB [UDB=(0,5)] contents:
LAB@[UDB=(0,5)][LB=0] #macrocells=1, #inputs=9, #pterms=6
{
    [McSlotId=0]: (empty)
    [McSlotId=1]:     MacroCell: Name=\I2C:Net_643_3\, Mode=(D-Register) @ [UDB=(0,5)][LB=0][MC=1]
        Total # of inputs        : 9
        Total # of product terms : 6
        List of special equations: 
            Clock  = (\I2C:Net_970\) => Global
            Clock Enable: True
        Main Equation            : 6 pterms
        !(
              !\I2C:bI2C_UDB:clkgen_cl1\ * \I2C:bI2C_UDB:m_state_4\ * 
              !\I2C:bI2C_UDB:m_reset\
            + !\I2C:bI2C_UDB:clkgen_cl1\ * \I2C:bI2C_UDB:m_state_3\ * 
              !\I2C:bI2C_UDB:m_reset\
            + !\I2C:bI2C_UDB:clkgen_cl1\ * \I2C:bI2C_UDB:m_state_2\ * 
              !\I2C:bI2C_UDB:m_reset\ * !\I2C:bI2C_UDB:clkgen_tc1_reg\
            + !\I2C:bI2C_UDB:clkgen_cl1\ * \I2C:bI2C_UDB:m_state_1\ * 
              \I2C:bI2C_UDB:m_state_0\ * !\I2C:bI2C_UDB:m_reset\ * 
              \I2C:bI2C_UDB:clkgen_tc1_reg\
            + !\I2C:bI2C_UDB:m_state_4\ * !\I2C:bI2C_UDB:m_state_3\ * 
              \I2C:bI2C_UDB:m_state_2\ * \I2C:bI2C_UDB:m_state_1\ * 
              !\I2C:bI2C_UDB:m_reset\
            + !\I2C:bI2C_UDB:m_reset\ * \I2C:bI2C_UDB:cnt_reset\
        );
        Output = \I2C:Net_643_3\ (fanout=3)
        Properties               : 
        {
        }

    [McSlotId=2]: (empty)
    [McSlotId=3]: (empty)
}

LAB@[UDB=(0,5)][LB=1] #macrocells=1, #inputs=8, #pterms=8
{
    [McSlotId=0]:     MacroCell: Name=\I2C:bI2C_UDB:m_state_1\, Mode=(D-Register) @ [UDB=(0,5)][LB=1][MC=0]
        Total # of inputs        : 8
        Total # of product terms : 8
        List of special equations: 
            Clock  = (\I2C:Net_970\) => Global
            Clock Enable: True
        Main Equation            : 8 pterms
        (
              \I2C:bI2C_UDB:tx_reg_empty\ * !\I2C:bI2C_UDB:m_state_3\ * 
              \I2C:bI2C_UDB:m_state_2\ * \I2C:bI2C_UDB:m_state_1\ * 
              !\I2C:bI2C_UDB:m_reset\
            + !\I2C:bI2C_UDB:m_state_4\ * !\I2C:bI2C_UDB:m_state_3\ * 
              \I2C:bI2C_UDB:m_state_2\ * !\I2C:bI2C_UDB:m_state_1\ * 
              !\I2C:bI2C_UDB:m_state_0\ * !\I2C:bI2C_UDB:m_reset\ * 
              \I2C:bI2C_UDB:clkgen_tc1_reg\
            + !\I2C:bI2C_UDB:m_state_4\ * \I2C:bI2C_UDB:m_state_3\ * 
              !\I2C:bI2C_UDB:m_state_1\ * \I2C:bI2C_UDB:m_state_0\ * 
              !\I2C:bI2C_UDB:m_reset\ * \I2C:bI2C_UDB:clkgen_tc1_reg\
            + !\I2C:bI2C_UDB:m_state_4\ * \I2C:bI2C_UDB:m_state_3\ * 
              \I2C:bI2C_UDB:m_state_1\ * !\I2C:bI2C_UDB:m_state_0\ * 
              !\I2C:bI2C_UDB:m_reset\
            + \I2C:bI2C_UDB:m_state_4\ * !\I2C:bI2C_UDB:m_state_3\ * 
              \I2C:bI2C_UDB:m_state_2\ * \I2C:bI2C_UDB:m_state_0\ * 
              !\I2C:bI2C_UDB:m_reset\ * \I2C:bI2C_UDB:clkgen_tc1_reg\
            + \I2C:bI2C_UDB:m_state_4\ * !\I2C:bI2C_UDB:m_state_3\ * 
              \I2C:bI2C_UDB:m_state_1\ * !\I2C:bI2C_UDB:m_state_0\ * 
              !\I2C:bI2C_UDB:m_reset\
            + !\I2C:bI2C_UDB:m_state_2\ * !\I2C:bI2C_UDB:m_state_1\ * 
              \I2C:bI2C_UDB:m_state_0\ * !\I2C:bI2C_UDB:m_reset\ * 
              \I2C:bI2C_UDB:clkgen_tc1_reg\
            + \I2C:bI2C_UDB:m_state_1\ * !\I2C:bI2C_UDB:m_reset\ * 
              !\I2C:bI2C_UDB:clkgen_tc1_reg\
        );
        Output = \I2C:bI2C_UDB:m_state_1\ (fanout=17)
        Properties               : 
        {
        }

    [McSlotId=1]: (empty)
    [McSlotId=2]: (empty)
    [McSlotId=3]: (empty)
}

datapathcell: Name =\Camera:FIFO:dp\
    PORT MAP (
        clock => \Camera:Net_42\ ,
        f0_load => \Camera:Net_37\ ,
        f0_bus_stat_comb => \Camera:Net_39\ );
    Properties:
    {
        a0_init = "00000000"
        a1_init = "00000000"
        ce0_sync = 1
        ce1_sync = 1
        cl0_sync = 1
        cl1_sync = 1
        cmsb_sync = 1
        co_msb_sync = 1
        cy_dpconfig = "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000011111111000000001111111111111111000000000000000010000011000000000000000000000000"
        d0_init = "00000000"
        d1_init = "00000000"
        f0_blk_sync = 1
        f0_bus_sync = 1
        f1_blk_sync = 1
        f1_bus_sync = 1
        ff0_sync = 1
        ff1_sync = 1
        ov_msb_sync = 1
        so_sync = 1
        z0_sync = 1
        z1_sync = 1
    }
    Clock Polarity: Active High
    Clock Enable: True

UDB [UDB=(1,0)] is empty.
UDB [UDB=(1,1)] contents:
LAB@[UDB=(1,1)][LB=0] #macrocells=1, #inputs=0, #pterms=0
{
    [McSlotId=0]: (empty)
    [McSlotId=1]: (empty)
    [McSlotId=2]: (empty)
    [McSlotId=3]:     MacroCell: Name=__ONE__, Mode=(Combinatorial) @ [UDB=(1,1)][LB=0][MC=3]
        Total # of inputs        : 0
        Total # of product terms : 0
            Clock Enable: True
        Main Equation            : 0 pterms
        !(
            0
        );
        Output = __ONE__ (fanout=4)
        Properties               : 
        {
        }
}

UDB [UDB=(1,2)] contents:
LAB@[UDB=(1,2)][LB=0] #macrocells=1, #inputs=7, #pterms=4
{
    [McSlotId=0]:     MacroCell: Name=\I2C:bI2C_UDB:status_2\, Mode=(T-Register) @ [UDB=(1,2)][LB=0][MC=0]
        Total # of inputs        : 7
        Total # of product terms : 4
        List of special equations: 
            Clock  = (\I2C:Net_970\) => Global
            Clock Enable: True
        Main Equation            : 4 pterms
        (
              !\I2C:bI2C_UDB:status_2\ * !\I2C:bI2C_UDB:m_state_4\ * 
              !\I2C:bI2C_UDB:m_state_3\ * !\I2C:bI2C_UDB:m_state_2\ * 
              \I2C:bI2C_UDB:m_state_1\ * \I2C:bI2C_UDB:m_state_0\ * 
              !\I2C:bI2C_UDB:m_reset\
            + \I2C:bI2C_UDB:status_2\ * !\I2C:bI2C_UDB:m_state_4\ * 
              !\I2C:bI2C_UDB:m_state_3\ * !\I2C:bI2C_UDB:m_state_2\ * 
              !\I2C:bI2C_UDB:m_state_1\ * !\I2C:bI2C_UDB:m_state_0\
            + \I2C:bI2C_UDB:status_2\ * !\I2C:bI2C_UDB:m_state_4\ * 
              !\I2C:bI2C_UDB:m_state_3\ * \I2C:bI2C_UDB:m_state_2\ * 
              !\I2C:bI2C_UDB:m_state_1\ * \I2C:bI2C_UDB:m_state_0\
            + \I2C:bI2C_UDB:status_2\ * \I2C:bI2C_UDB:m_reset\
        );
        Output = \I2C:bI2C_UDB:status_2\ (fanout=2)
        Properties               : 
        {
        }

    [McSlotId=1]: (empty)
    [McSlotId=2]: (empty)
    [McSlotId=3]: (empty)
}

LAB@[UDB=(1,2)][LB=1] #macrocells=2, #inputs=9, #pterms=4
{
    [McSlotId=0]:     MacroCell: Name=\I2C:bI2C_UDB:sda_in_reg\, Mode=(D-Register) @ [UDB=(1,2)][LB=1][MC=0]
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (\I2C:Net_970\) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \I2C:Net_1109_1_SYNCOUT\
        );
        Output = \I2C:bI2C_UDB:sda_in_reg\ (fanout=2)
        Properties               : 
        {
        }

    [McSlotId=1]: (empty)
    [McSlotId=2]: (empty)
    [McSlotId=3]:     MacroCell: Name=\I2C:bI2C_UDB:status_1\, Mode=(T-Register) @ [UDB=(1,2)][LB=1][MC=3]
        Total # of inputs        : 9
        Total # of product terms : 3
        List of special equations: 
            Clock  = (\I2C:Net_970\) => Global
            Clock Enable: True
        Main Equation            : 3 pterms
        (
              !\I2C:bI2C_UDB:status_1\ * \I2C:bI2C_UDB:m_state_4\ * 
              \I2C:bI2C_UDB:m_state_3\ * !\I2C:bI2C_UDB:m_state_2\ * 
              !\I2C:bI2C_UDB:m_state_1\ * \I2C:bI2C_UDB:m_state_0\ * 
              !\I2C:bI2C_UDB:m_reset\ * \I2C:bI2C_UDB:clkgen_tc1_reg\ * 
              \I2C:Net_1109_1_SYNCOUT\
            + \I2C:bI2C_UDB:status_1\ * \I2C:bI2C_UDB:m_state_4\ * 
              \I2C:bI2C_UDB:m_state_3\ * !\I2C:bI2C_UDB:m_state_2\ * 
              !\I2C:bI2C_UDB:m_state_1\ * \I2C:bI2C_UDB:m_state_0\ * 
              \I2C:bI2C_UDB:clkgen_tc1_reg\ * !\I2C:Net_1109_1_SYNCOUT\
            + \I2C:bI2C_UDB:status_1\ * \I2C:bI2C_UDB:m_reset\
        );
        Output = \I2C:bI2C_UDB:status_1\ (fanout=2)
        Properties               : 
        {
        }
}

UDB [UDB=(1,3)] contents:
LAB@[UDB=(1,3)][LB=0] #macrocells=1, #inputs=8, #pterms=4
{
    [McSlotId=0]: (empty)
    [McSlotId=1]: (empty)
    [McSlotId=2]: (empty)
    [McSlotId=3]:     MacroCell: Name=\I2C:bI2C_UDB:status_3\, Mode=(T-Register) @ [UDB=(1,3)][LB=0][MC=3]
        Total # of inputs        : 8
        Total # of product terms : 4
        List of special equations: 
            Clock  = (\I2C:Net_970\) => Global
            Clock Enable: True
        Main Equation            : 4 pterms
        (
              !\I2C:bI2C_UDB:status_3\ * !\I2C:bI2C_UDB:cs_addr_shifter_1\ * 
              !\I2C:bI2C_UDB:m_state_4\ * !\I2C:bI2C_UDB:m_state_3\ * 
              !\I2C:bI2C_UDB:m_state_2\ * \I2C:bI2C_UDB:m_state_1\ * 
              \I2C:bI2C_UDB:m_state_0\ * !\I2C:bI2C_UDB:m_reset\
            + \I2C:bI2C_UDB:status_3\ * \I2C:bI2C_UDB:cs_addr_shifter_1\
            + \I2C:bI2C_UDB:status_3\ * !\I2C:bI2C_UDB:m_state_4\ * 
              !\I2C:bI2C_UDB:m_state_3\ * !\I2C:bI2C_UDB:m_state_2\ * 
              !\I2C:bI2C_UDB:m_state_1\ * !\I2C:bI2C_UDB:m_state_0\
            + \I2C:bI2C_UDB:status_3\ * \I2C:bI2C_UDB:m_reset\
        );
        Output = \I2C:bI2C_UDB:status_3\ (fanout=2)
        Properties               : 
        {
        }
}

LAB@[UDB=(1,3)][LB=1] #macrocells=2, #inputs=8, #pterms=3
{
    [McSlotId=0]:     MacroCell: Name=\I2C:bI2C_UDB:status_0\, Mode=(D-Register) @ [UDB=(1,3)][LB=1][MC=0]
        Total # of inputs        : 7
        Total # of product terms : 2
        List of special equations: 
            Clock  = (\I2C:Net_970\) => Global
            Clock Enable: True
        Main Equation            : 2 pterms
        (
              \I2C:bI2C_UDB:status_0\ * !\I2C:bI2C_UDB:cs_addr_shifter_1\ * 
              !\I2C:bI2C_UDB:m_reset\
            + !\I2C:bI2C_UDB:cs_addr_shifter_1\ * !\I2C:bI2C_UDB:m_state_4\ * 
              !\I2C:bI2C_UDB:m_state_3\ * \I2C:bI2C_UDB:m_state_2\ * 
              \I2C:bI2C_UDB:m_state_1\ * !\I2C:bI2C_UDB:m_reset\
        );
        Output = \I2C:bI2C_UDB:status_0\ (fanout=2)
        Properties               : 
        {
        }

    [McSlotId=1]: (empty)
    [McSlotId=2]:     MacroCell: Name=\I2C:bI2C_UDB:sda_in_last_reg\, Mode=(D-Register) @ [UDB=(1,3)][LB=1][MC=2]
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (\I2C:Net_970\) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \I2C:bI2C_UDB:sda_in_reg\
        );
        Output = \I2C:bI2C_UDB:sda_in_last_reg\ (fanout=3)
        Properties               : 
        {
        }

    [McSlotId=3]: (empty)
}

datapathcell: Name =\I2C:bI2C_UDB:Shifter:u0\
    PORT MAP (
        clock => \I2C:Net_970\ ,
        cs_addr_1 => \I2C:bI2C_UDB:cs_addr_shifter_1\ ,
        cs_addr_0 => \I2C:bI2C_UDB:cs_addr_shifter_0\ ,
        route_si => \I2C:bI2C_UDB:sda_in_reg\ ,
        so_comb => \I2C:bI2C_UDB:shift_data_out\ ,
        f1_blk_stat_comb => \I2C:bI2C_UDB:tx_reg_empty\ );
    Properties:
    {
        a0_init = "00000000"
        a1_init = "00000000"
        ce0_sync = 1
        ce1_sync = 1
        cl0_sync = 1
        cl1_sync = 1
        cmsb_sync = 1
        co_msb_sync = 1
        cy_dpconfig = "0000100100000000000010010100000000001001001100000000000000000000000000000000000000000000000000000000000000000000000000000000000011111111000000001111111101111111101000000100001000000000011100000000000000001100"
        d0_init = "00000100"
        d1_init = "00000000"
        f0_blk_sync = 1
        f0_bus_sync = 1
        f1_blk_sync = 1
        f1_bus_sync = 1
        ff0_sync = 1
        ff1_sync = 1
        ov_msb_sync = 1
        so_sync = 1
        z0_sync = 1
        z1_sync = 1
    }
    Clock Polarity: Active High
    Clock Enable: True

statusicell: Name =\I2C:bI2C_UDB:StsReg\
    PORT MAP (
        clock => \I2C:Net_970\ ,
        status_5 => \I2C:bI2C_UDB:status_5\ ,
        status_4 => \I2C:bI2C_UDB:status_4\ ,
        status_3 => \I2C:bI2C_UDB:status_3\ ,
        status_2 => \I2C:bI2C_UDB:status_2\ ,
        status_1 => \I2C:bI2C_UDB:status_1\ ,
        status_0 => \I2C:bI2C_UDB:status_0\ ,
        interrupt => \I2C:Net_697\ );
    Properties:
    {
        cy_force_order = 1
        cy_int_mask = "0000000"
        cy_md_select = "0100000"
    }
    Clock Polarity: Active High
    Clock Enable: True

UDB [UDB=(1,4)] contents:
LAB@[UDB=(1,4)][LB=0] #macrocells=2, #inputs=8, #pterms=2
{
    [McSlotId=0]: (empty)
    [McSlotId=1]:     MacroCell: Name=\I2C:bI2C_UDB:clkgen_tc1_reg\, Mode=(D-Register) @ [UDB=(1,4)][LB=0][MC=1]
        Total # of inputs        : 3
        Total # of product terms : 1
        List of special equations: 
            Clock  = (\I2C:Net_970\) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        !(
              !\I2C:bI2C_UDB:clkgen_tc\ * !\I2C:bI2C_UDB:m_reset\ * 
              !\I2C:bI2C_UDB:cnt_reset\
        );
        Output = \I2C:bI2C_UDB:clkgen_tc1_reg\ (fanout=12)
        Properties               : 
        {
        }

    [McSlotId=2]: (empty)
    [McSlotId=3]:     MacroCell: Name=\I2C:bI2C_UDB:status_4\, Mode=(Combinatorial) @ [UDB=(1,4)][LB=0][MC=3]
        Total # of inputs        : 5
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        !(
              !\I2C:bI2C_UDB:m_state_4\ * !\I2C:bI2C_UDB:m_state_3\ * 
              !\I2C:bI2C_UDB:m_state_2\ * !\I2C:bI2C_UDB:m_state_1\ * 
              !\I2C:bI2C_UDB:m_state_0\
        );
        Output = \I2C:bI2C_UDB:status_4\ (fanout=1)
        Properties               : 
        {
        }
}

LAB@[UDB=(1,4)][LB=1] #macrocells=1, #inputs=4, #pterms=3
{
    [McSlotId=0]: (empty)
    [McSlotId=1]: (empty)
    [McSlotId=2]:     MacroCell: Name=\I2C:bI2C_UDB:cs_addr_shifter_0\, Mode=(Combinatorial) @ [UDB=(1,4)][LB=1][MC=2]
        Total # of inputs        : 4
        Total # of product terms : 3
            Clock Enable: True
        Main Equation            : 3 pterms
        !(
              !\I2C:bI2C_UDB:clkgen_tc\ * !\I2C:bI2C_UDB:cnt_reset\
            + !\I2C:bI2C_UDB:m_state_4\ * !\I2C:bI2C_UDB:m_state_3\
            + \I2C:bI2C_UDB:m_state_4\ * \I2C:bI2C_UDB:m_state_3\
        );
        Output = \I2C:bI2C_UDB:cs_addr_shifter_0\ (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=3]: (empty)
}

UDB [UDB=(1,5)] contents:
LAB@[UDB=(1,5)][LB=1] #macrocells=1, #inputs=9, #pterms=5
{
    [McSlotId=0]: (empty)
    [McSlotId=1]: (empty)
    [McSlotId=2]: (empty)
    [McSlotId=3]:     MacroCell: Name=\I2C:bI2C_UDB:m_state_0\, Mode=(D-Register) @ [UDB=(1,5)][LB=1][MC=3]
        Total # of inputs        : 9
        Total # of product terms : 5
        List of special equations: 
            Clock  = (\I2C:Net_970\) => Global
            Clock Enable: True
        Main Equation            : 5 pterms
        (
              !\I2C:bI2C_UDB:tx_reg_empty\ * !\I2C:bI2C_UDB:m_state_3\ * 
              !\I2C:bI2C_UDB:m_state_1\ * !\I2C:bI2C_UDB:m_state_0\ * 
              !\I2C:bI2C_UDB:m_reset\ * \I2C:bI2C_UDB:clkgen_tc1_reg\
            + \I2C:bI2C_UDB:tx_reg_empty\ * !\I2C:bI2C_UDB:m_state_4\ * 
              \I2C:bI2C_UDB:m_state_2\ * \I2C:bI2C_UDB:m_state_1\ * 
              \I2C:bI2C_UDB:m_state_0\ * !\I2C:bI2C_UDB:m_reset\
            + !\I2C:bI2C_UDB:m_state_4\ * \I2C:bI2C_UDB:m_state_3\ * 
              !\I2C:bI2C_UDB:m_state_0\ * !\I2C:bI2C_UDB:m_reset\ * 
              \I2C:bI2C_UDB:clkgen_tc1_reg\
            + \I2C:bI2C_UDB:m_state_0\ * !\I2C:bI2C_UDB:m_reset\ * 
              !\I2C:bI2C_UDB:clkgen_tc1_reg\
            + \I2C:bI2C_UDB:m_state_0_split\
        );
        Output = \I2C:bI2C_UDB:m_state_0\ (fanout=16)
        Properties               : 
        {
        }
}

UDB [UDB=(2,0)] contents:
LAB@[UDB=(2,0)][LB=0] #macrocells=1, #inputs=2, #pterms=1
{
    [McSlotId=0]: (empty)
    [McSlotId=1]: (empty)
    [McSlotId=2]: (empty)
    [McSlotId=3]:     MacroCell: Name=Net_2330, Mode=(D-Register) @ [UDB=(2,0)][LB=0][MC=3]
        Total # of inputs        : 2
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_4386) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \HC_PWM:PWMUDB:runmode_enable\ * \HC_PWM:PWMUDB:cmp2_less\
        );
        Output = Net_2330 (fanout=1)
        Properties               : 
        {
        }
}

LAB@[UDB=(2,0)][LB=1] #macrocells=1, #inputs=2, #pterms=1
{
    [McSlotId=0]: (empty)
    [McSlotId=1]:     MacroCell: Name=Net_1697, Mode=(D-Register) @ [UDB=(2,0)][LB=1][MC=1]
        Total # of inputs        : 2
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_4386) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \HC_PWM:PWMUDB:runmode_enable\ * !\HC_PWM:PWMUDB:cmp1_less\
        );
        Output = Net_1697 (fanout=4)
        Properties               : 
        {
        }

    [McSlotId=2]: (empty)
    [McSlotId=3]: (empty)
}

datapathcell: Name =\HC_PWM:PWMUDB:sP16:pwmdp:u0\
    PORT MAP (
        clock => Net_4386 ,
        cs_addr_2 => \HC_PWM:PWMUDB:tc_i\ ,
        cs_addr_1 => \HC_PWM:PWMUDB:runmode_enable\ ,
        chain_out => \HC_PWM:PWMUDB:sP16:pwmdp:carry\ );
    Properties:
    {
        a0_init = "00000000"
        a1_init = "00000000"
        ce0_sync = 1
        ce1_sync = 1
        cl0_sync = 1
        cl1_sync = 1
        cmsb_sync = 1
        co_msb_sync = 1
        cy_dpconfig = "0000000001000000000000001100000001000000010000000000000011000000000000001100000000000000110000000000000011000000000000001100000011111111000000001111111111111111101000000000000000000100000000000000000000011000"
        d0_init = "00000000"
        d1_init = "00000000"
        f0_blk_sync = 1
        f0_bus_sync = 1
        f1_blk_sync = 1
        f1_bus_sync = 1
        ff0_sync = 1
        ff1_sync = 1
        ov_msb_sync = 1
        so_sync = 1
        z0_sync = 1
        z1_sync = 1
    }
    Clock Polarity: Active High
    Clock Enable: True
    Next in chain : \HC_PWM:PWMUDB:sP16:pwmdp:u1\

UDB [UDB=(2,1)] contents:
LAB@[UDB=(2,1)][LB=0] #macrocells=3, #inputs=9, #pterms=5
{
    [McSlotId=0]:     MacroCell: Name=\I2C:bI2C_UDB:m_state_2\, Mode=(T-Register) @ [UDB=(2,1)][LB=0][MC=0]
        Total # of inputs        : 6
        Total # of product terms : 3
        List of special equations: 
            Clock  = (\I2C:Net_970\) => Global
            Clock Enable: True
        Main Equation            : 3 pterms
        (
              \I2C:bI2C_UDB:m_state_4\ * \I2C:bI2C_UDB:m_state_3\ * 
              \I2C:bI2C_UDB:m_state_2\ * \I2C:bI2C_UDB:clkgen_tc1_reg\
            + \I2C:bI2C_UDB:m_state_2\ * \I2C:bI2C_UDB:m_reset\
            + \I2C:bI2C_UDB:m_state_2_split\
        );
        Output = \I2C:bI2C_UDB:m_state_2\ (fanout=18)
        Properties               : 
        {
        }

    [McSlotId=1]:     MacroCell: Name=\I2C:bI2C_UDB:m_reset\, Mode=(D-Register) @ [UDB=(2,1)][LB=0][MC=1]
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (\I2C:Net_970\) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              !\I2C:bI2C_UDB:control_1\
        );
        Output = \I2C:bI2C_UDB:m_reset\ (fanout=18)
        Properties               : 
        {
        }

    [McSlotId=2]:     MacroCell: Name=\HC_Timer:TimerUDB:status_tc\, Mode=(Combinatorial) @ [UDB=(2,1)][LB=0][MC=2]
        Total # of inputs        : 2
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \HC_Timer:TimerUDB:per_zero\ * Net_885_SYNCOUT
        );
        Output = \HC_Timer:TimerUDB:status_tc\ (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=3]: (empty)
}

LAB@[UDB=(2,1)][LB=1] #macrocells=2, #inputs=12, #pterms=6
{
    [McSlotId=0]:     MacroCell: Name=\I2C:sda_x_wire\, Mode=(D-Register) @ [UDB=(2,1)][LB=1][MC=0]
        Total # of inputs        : 11
        Total # of product terms : 5
        List of special equations: 
            Clock  = (\I2C:Net_970\) => Global
            Clock Enable: True
        Main Equation            : 5 pterms
        !(
              !\I2C:sda_x_wire\ * !\I2C:bI2C_UDB:m_reset\ * 
              !\I2C:bI2C_UDB:clkgen_tc2_reg\
            + !\I2C:bI2C_UDB:control_4\ * \I2C:bI2C_UDB:m_state_4\ * 
              \I2C:bI2C_UDB:m_state_3\ * !\I2C:bI2C_UDB:m_state_2\ * 
              !\I2C:bI2C_UDB:m_state_1\ * !\I2C:bI2C_UDB:m_state_0\ * 
              !\I2C:bI2C_UDB:m_reset\ * !\I2C:bI2C_UDB:lost_arb_reg\ * 
              \I2C:bI2C_UDB:clkgen_tc2_reg\
            + !\I2C:bI2C_UDB:shift_data_out\ * !\I2C:bI2C_UDB:m_state_4\ * 
              \I2C:bI2C_UDB:m_state_3\ * !\I2C:bI2C_UDB:m_reset\ * 
              !\I2C:bI2C_UDB:lost_arb_reg\ * \I2C:bI2C_UDB:clkgen_tc2_reg\
            + !\I2C:bI2C_UDB:m_state_4\ * !\I2C:bI2C_UDB:m_state_3\ * 
              !\I2C:bI2C_UDB:m_state_2\ * \I2C:bI2C_UDB:m_state_1\ * 
              \I2C:bI2C_UDB:m_state_0\ * !\I2C:bI2C_UDB:m_reset\ * 
              \I2C:bI2C_UDB:clkgen_tc2_reg\
            + !\I2C:bI2C_UDB:m_state_4\ * !\I2C:bI2C_UDB:m_state_3\ * 
              \I2C:bI2C_UDB:m_state_2\ * !\I2C:bI2C_UDB:m_state_1\ * 
              \I2C:bI2C_UDB:m_state_0\ * !\I2C:bI2C_UDB:m_reset\ * 
              \I2C:bI2C_UDB:clkgen_tc2_reg\
        );
        Output = \I2C:sda_x_wire\ (fanout=2)
        Properties               : 
        {
        }

    [McSlotId=1]: (empty)
    [McSlotId=2]:     MacroCell: Name=\I2C:bI2C_UDB:clkgen_tc2_reg\, Mode=(D-Register) @ [UDB=(2,1)][LB=1][MC=2]
        Total # of inputs        : 2
        Total # of product terms : 1
        List of special equations: 
            Clock  = (\I2C:Net_970\) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        !(
              !\I2C:bI2C_UDB:m_reset\ * !\I2C:bI2C_UDB:clkgen_tc1_reg\
        );
        Output = \I2C:bI2C_UDB:clkgen_tc2_reg\ (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=3]: (empty)
}

datapathcell: Name =\HC_Timer:TimerUDB:sT16:timerdp:u1\
    PORT MAP (
        clock => Net_4386 ,
        cs_addr_2 => Net_1697 ,
        cs_addr_1 => Net_885_SYNCOUT ,
        cs_addr_0 => \HC_Timer:TimerUDB:per_zero\ ,
        z0_comb => \HC_Timer:TimerUDB:per_zero\ ,
        f0_bus_stat_comb => \HC_Timer:TimerUDB:status_3\ ,
        f0_blk_stat_comb => \HC_Timer:TimerUDB:status_2\ ,
        chain_in => \HC_Timer:TimerUDB:sT16:timerdp:carry\ );
    Properties:
    {
        a0_init = "00000000"
        a1_init = "00000000"
        ce0_sync = 1
        ce1_sync = 1
        cl0_sync = 1
        cl1_sync = 1
        cmsb_sync = 1
        co_msb_sync = 1
        cy_dpconfig = "0000000001000000000000000100000001000000010000000000000010000000000000001000000000000000100000000000000010000000000000001000000011111111000000001111111111111111100000110000000000000001000000110000000000011000"
        d0_init = "00000000"
        d1_init = "00000000"
        f0_blk_sync = 1
        f0_bus_sync = 1
        f1_blk_sync = 1
        f1_bus_sync = 1
        ff0_sync = 1
        ff1_sync = 1
        ov_msb_sync = 1
        so_sync = 1
        z0_sync = 1
        z1_sync = 1
    }
    Clock Polarity: Active High
    Clock Enable: True
    Previous in chain : \HC_Timer:TimerUDB:sT16:timerdp:u0\

statusicell: Name =\HC_Timer:TimerUDB:rstSts:stsreg\
    PORT MAP (
        reset => Net_1697 ,
        clock => Net_4386 ,
        status_3 => \HC_Timer:TimerUDB:status_3\ ,
        status_2 => \HC_Timer:TimerUDB:status_2\ ,
        status_0 => \HC_Timer:TimerUDB:status_tc\ );
    Properties:
    {
        cy_force_order = 1
        cy_int_mask = "1111111"
        cy_md_select = "0000011"
    }
    Clock Polarity: Active High
    Clock Enable: True

UDB [UDB=(2,2)] contents:
LAB@[UDB=(2,2)][LB=0] #macrocells=1, #inputs=12, #pterms=5
{
    [McSlotId=0]:     MacroCell: Name=\I2C:bI2C_UDB:m_state_3\, Mode=(D-Register) @ [UDB=(2,2)][LB=0][MC=0]
        Total # of inputs        : 12
        Total # of product terms : 5
        List of special equations: 
            Clock  = (\I2C:Net_970\) => Global
            Clock Enable: True
        Main Equation            : 5 pterms
        (
              !\I2C:bI2C_UDB:control_6\ * !\I2C:bI2C_UDB:control_5\ * 
              \I2C:bI2C_UDB:control_2\ * !\I2C:bI2C_UDB:tx_reg_empty\ * 
              !\I2C:bI2C_UDB:m_state_4\ * \I2C:bI2C_UDB:m_state_1\ * 
              \I2C:bI2C_UDB:m_state_0\ * !\I2C:bI2C_UDB:m_reset\ * 
              \I2C:bI2C_UDB:clkgen_tc1_reg\ * !\I2C:bI2C_UDB:lost_arb_reg\
            + !\I2C:bI2C_UDB:tx_reg_empty\ * !\I2C:bI2C_UDB:m_state_4\ * 
              \I2C:bI2C_UDB:m_state_2\ * \I2C:bI2C_UDB:m_state_1\ * 
              !\I2C:bI2C_UDB:m_state_0\ * !\I2C:bI2C_UDB:m_reset\ * 
              \I2C:bI2C_UDB:clkgen_tc1_reg\ * !\I2C:bI2C_UDB:lost_arb_reg\
            + !\I2C:bI2C_UDB:m_state_4\ * \I2C:bI2C_UDB:m_state_3\ * 
              !\I2C:bI2C_UDB:m_reset\
            + !\I2C:bI2C_UDB:m_state_4\ * !\I2C:bI2C_UDB:m_state_2\ * 
              \I2C:bI2C_UDB:m_state_1\ * \I2C:bI2C_UDB:m_state_0\ * 
              !\I2C:bI2C_UDB:m_reset\ * \I2C:bI2C_UDB:clkgen_tc1_reg\
            + \I2C:bI2C_UDB:m_state_3\ * !\I2C:bI2C_UDB:m_reset\ * 
              !\I2C:bI2C_UDB:clkgen_tc1_reg\
        );
        Output = \I2C:bI2C_UDB:m_state_3\ (fanout=18)
        Properties               : 
        {
        }

    [McSlotId=1]: (empty)
    [McSlotId=2]: (empty)
    [McSlotId=3]: (empty)
}

LAB@[UDB=(2,2)][LB=1] #macrocells=1, #inputs=12, #pterms=8
{
    [McSlotId=0]:     MacroCell: Name=\I2C:bI2C_UDB:m_state_2_split\, Mode=(Combinatorial) @ [UDB=(2,2)][LB=1][MC=0]
        Total # of inputs        : 12
        Total # of product terms : 8
            Clock Enable: True
        Main Equation            : 8 pterms
        (
              !\I2C:bI2C_UDB:control_6\ * !\I2C:bI2C_UDB:control_5\ * 
              !\I2C:bI2C_UDB:tx_reg_empty\ * !\I2C:bI2C_UDB:m_state_4\ * 
              !\I2C:bI2C_UDB:m_state_3\ * \I2C:bI2C_UDB:m_state_2\ * 
              \I2C:bI2C_UDB:clkgen_tc1_reg\
            + \I2C:bI2C_UDB:control_4\ * \I2C:bI2C_UDB:m_state_4\ * 
              \I2C:bI2C_UDB:m_state_3\ * !\I2C:bI2C_UDB:m_state_1\ * 
              !\I2C:bI2C_UDB:m_reset\ * \I2C:bI2C_UDB:clkgen_tc1_reg\
            + !\I2C:bI2C_UDB:tx_reg_empty\ * !\I2C:bI2C_UDB:m_state_4\ * 
              !\I2C:bI2C_UDB:m_state_3\ * \I2C:bI2C_UDB:m_state_2\ * 
              !\I2C:bI2C_UDB:m_state_0\ * \I2C:bI2C_UDB:clkgen_tc1_reg\
            + !\I2C:bI2C_UDB:tx_reg_empty\ * !\I2C:bI2C_UDB:m_state_4\ * 
              !\I2C:bI2C_UDB:m_state_3\ * \I2C:bI2C_UDB:m_state_2\ * 
              \I2C:bI2C_UDB:clkgen_tc1_reg\ * \I2C:bI2C_UDB:lost_arb_reg\
            + !\I2C:bI2C_UDB:m_state_4\ * !\I2C:bI2C_UDB:m_state_3\ * 
              \I2C:bI2C_UDB:m_state_2\ * !\I2C:bI2C_UDB:m_state_1\ * 
              \I2C:bI2C_UDB:clkgen_tc1_reg\
            + !\I2C:bI2C_UDB:m_state_4\ * \I2C:bI2C_UDB:m_state_3\ * 
              \I2C:bI2C_UDB:m_state_1\ * \I2C:bI2C_UDB:m_state_0\ * 
              !\I2C:bI2C_UDB:m_reset\ * \I2C:bI2C_UDB:clkgen_tc1_reg\
            + \I2C:bI2C_UDB:m_state_4\ * !\I2C:bI2C_UDB:m_state_3\ * 
              !\I2C:bI2C_UDB:m_state_2\ * \I2C:bI2C_UDB:m_state_1\ * 
              \I2C:bI2C_UDB:m_state_0\ * !\I2C:bI2C_UDB:m_reset\ * 
              \I2C:bI2C_UDB:clkgen_tc1_reg\
            + \I2C:bI2C_UDB:m_state_4\ * \I2C:bI2C_UDB:m_state_3\ * 
              !\I2C:bI2C_UDB:m_state_1\ * \I2C:bI2C_UDB:m_state_0\ * 
              !\I2C:bI2C_UDB:m_reset\ * \I2C:bI2C_UDB:clkgen_tc1_reg\
        );
        Output = \I2C:bI2C_UDB:m_state_2_split\ (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=1]: (empty)
    [McSlotId=2]: (empty)
    [McSlotId=3]: (empty)
}

controlcell: Name =\I2C:bI2C_UDB:SyncCtl:CtrlReg\
    PORT MAP (
        clock => \I2C:Net_970\ ,
        control_7 => \I2C:bI2C_UDB:control_7\ ,
        control_6 => \I2C:bI2C_UDB:control_6\ ,
        control_5 => \I2C:bI2C_UDB:control_5\ ,
        control_4 => \I2C:bI2C_UDB:control_4\ ,
        control_3 => \I2C:bI2C_UDB:control_3\ ,
        control_2 => \I2C:bI2C_UDB:control_2\ ,
        control_1 => \I2C:bI2C_UDB:control_1\ ,
        control_0 => \I2C:bI2C_UDB:control_0\ );
    Properties:
    {
        cy_ctrl_mode_0 = "11111111"
        cy_ctrl_mode_1 = "00000000"
        cy_ext_reset = 0
        cy_force_order = 1
        cy_init_value = "00000000"
    }
    Clock Polarity: Active High
    Clock Enable: True

UDB [UDB=(2,3)] contents:
LAB@[UDB=(2,3)][LB=0] #macrocells=1, #inputs=12, #pterms=8
{
    [McSlotId=0]: (empty)
    [McSlotId=1]: (empty)
    [McSlotId=2]:     MacroCell: Name=\I2C:bI2C_UDB:m_state_0_split\, Mode=(Combinatorial) @ [UDB=(2,3)][LB=0][MC=2]
        Total # of inputs        : 12
        Total # of product terms : 8
            Clock Enable: True
        Main Equation            : 8 pterms
        (
              \I2C:bI2C_UDB:control_7\ * !\I2C:bI2C_UDB:m_state_3\ * 
              !\I2C:bI2C_UDB:m_state_2\ * \I2C:bI2C_UDB:m_state_1\ * 
              !\I2C:bI2C_UDB:m_state_0\ * !\I2C:bI2C_UDB:m_reset\ * 
              \I2C:bI2C_UDB:clkgen_tc1_reg\
            + \I2C:bI2C_UDB:control_6\ * !\I2C:bI2C_UDB:m_state_4\ * 
              \I2C:bI2C_UDB:m_state_2\ * \I2C:bI2C_UDB:m_state_1\ * 
              \I2C:bI2C_UDB:m_state_0\ * !\I2C:bI2C_UDB:m_reset\ * 
              !\I2C:bI2C_UDB:lost_arb_reg\
            + !\I2C:bI2C_UDB:control_5\ * \I2C:bI2C_UDB:control_4\ * 
              \I2C:bI2C_UDB:m_state_3\ * !\I2C:bI2C_UDB:m_state_2\ * 
              !\I2C:bI2C_UDB:m_state_1\ * !\I2C:bI2C_UDB:m_state_0\ * 
              !\I2C:bI2C_UDB:m_reset\ * \I2C:bI2C_UDB:clkgen_tc1_reg\
            + !\I2C:bI2C_UDB:m_state_4\ * !\I2C:bI2C_UDB:m_state_3\ * 
              !\I2C:bI2C_UDB:m_state_2\ * !\I2C:bI2C_UDB:m_state_1\ * 
              \I2C:bI2C_UDB:m_state_0\ * !\I2C:bI2C_UDB:m_reset\
            + !\I2C:bI2C_UDB:m_state_4\ * \I2C:bI2C_UDB:m_state_3\ * 
              \I2C:bI2C_UDB:m_state_2\ * \I2C:bI2C_UDB:m_state_1\ * 
              !\I2C:bI2C_UDB:m_reset\ * \I2C:bI2C_UDB:clkgen_tc1_reg\
            + \I2C:bI2C_UDB:m_state_4\ * !\I2C:bI2C_UDB:m_state_3\ * 
              !\I2C:bI2C_UDB:m_state_0\ * !\I2C:bI2C_UDB:m_reset\ * 
              \I2C:bI2C_UDB:clkgen_tc1_reg\
            + \I2C:bI2C_UDB:m_state_4\ * \I2C:bI2C_UDB:m_state_3\ * 
              !\I2C:bI2C_UDB:m_state_2\ * !\I2C:bI2C_UDB:m_state_1\ * 
              \I2C:bI2C_UDB:m_state_0\ * !\I2C:bI2C_UDB:m_reset\
            + !\I2C:bI2C_UDB:m_state_3\ * \I2C:bI2C_UDB:m_state_2\ * 
              !\I2C:bI2C_UDB:m_state_1\ * !\I2C:bI2C_UDB:m_state_0\ * 
              !\I2C:bI2C_UDB:m_reset\ * \I2C:bI2C_UDB:clkgen_tc1_reg\
        );
        Output = \I2C:bI2C_UDB:m_state_0_split\ (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=3]: (empty)
}

LAB@[UDB=(2,3)][LB=1] #macrocells=1, #inputs=12, #pterms=7
{
    [McSlotId=0]:     MacroCell: Name=\I2C:bI2C_UDB:m_state_4_split\, Mode=(Combinatorial) @ [UDB=(2,3)][LB=1][MC=0]
        Total # of inputs        : 12
        Total # of product terms : 7
            Clock Enable: True
        Main Equation            : 7 pterms
        (
              !\I2C:bI2C_UDB:control_6\ * !\I2C:bI2C_UDB:control_5\ * 
              !\I2C:bI2C_UDB:control_2\ * !\I2C:bI2C_UDB:tx_reg_empty\ * 
              !\I2C:bI2C_UDB:m_state_4\ * \I2C:bI2C_UDB:m_state_2\ * 
              \I2C:bI2C_UDB:m_state_1\ * \I2C:bI2C_UDB:m_state_0\ * 
              !\I2C:bI2C_UDB:m_reset\ * \I2C:bI2C_UDB:clkgen_tc1_reg\ * 
              !\I2C:bI2C_UDB:lost_arb_reg\
            + !\I2C:bI2C_UDB:tx_reg_empty\ * !\I2C:bI2C_UDB:m_state_3\ * 
              \I2C:bI2C_UDB:m_state_2\ * \I2C:bI2C_UDB:m_state_1\ * 
              !\I2C:bI2C_UDB:m_state_0\ * !\I2C:bI2C_UDB:m_reset\ * 
              \I2C:bI2C_UDB:clkgen_tc1_reg\ * !\I2C:bI2C_UDB:lost_arb_reg\
            + !\I2C:bI2C_UDB:m_state_4\ * \I2C:bI2C_UDB:m_state_3\ * 
              \I2C:bI2C_UDB:m_state_2\ * \I2C:bI2C_UDB:m_state_1\ * 
              \I2C:bI2C_UDB:m_state_0\ * !\I2C:bI2C_UDB:m_reset\ * 
              \I2C:bI2C_UDB:clkgen_tc1_reg\
            + \I2C:bI2C_UDB:m_state_4\ * !\I2C:bI2C_UDB:m_state_3\ * 
              !\I2C:bI2C_UDB:m_state_2\ * !\I2C:bI2C_UDB:m_reset\
            + \I2C:bI2C_UDB:m_state_4\ * !\I2C:bI2C_UDB:m_state_3\ * 
              !\I2C:bI2C_UDB:m_state_1\ * !\I2C:bI2C_UDB:m_reset\
            + \I2C:bI2C_UDB:m_state_4\ * !\I2C:bI2C_UDB:m_state_3\ * 
              !\I2C:bI2C_UDB:m_state_0\ * !\I2C:bI2C_UDB:m_reset\
            + \I2C:bI2C_UDB:m_state_4\ * !\I2C:bI2C_UDB:m_reset\ * 
              !\I2C:bI2C_UDB:clkgen_tc1_reg\
        );
        Output = \I2C:bI2C_UDB:m_state_4_split\ (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=1]: (empty)
    [McSlotId=2]: (empty)
    [McSlotId=3]: (empty)
}

datapathcell: Name =\Timer:TimerUDB:sT24:timerdp:u0\
    PORT MAP (
        clock => Net_254 ,
        cs_addr_1 => \Timer:TimerUDB:control_7\ ,
        cs_addr_0 => \Timer:TimerUDB:per_zero\ ,
        chain_out => \Timer:TimerUDB:sT24:timerdp:carry0\ );
    Properties:
    {
        a0_init = "00000000"
        a1_init = "00000000"
        ce0_sync = 1
        ce1_sync = 1
        cl0_sync = 1
        cl1_sync = 1
        cmsb_sync = 1
        co_msb_sync = 1
        cy_dpconfig = "0000000001000000000000000100000001000000010000000000000010000000000000001000000000000000100000000000000010000000000000001000000011111111000000001111111111111111000000000000000000000001000000000000000000011000"
        d0_init = "00000000"
        d1_init = "00000000"
        f0_blk_sync = 1
        f0_bus_sync = 1
        f1_blk_sync = 1
        f1_bus_sync = 1
        ff0_sync = 1
        ff1_sync = 1
        ov_msb_sync = 1
        so_sync = 1
        z0_sync = 1
        z1_sync = 1
    }
    Clock Polarity: Active High
    Clock Enable: True
    Next in chain : \Timer:TimerUDB:sT24:timerdp:u1\

controlcell: Name =\Timer:TimerUDB:sCTRLReg:SyncCtl:ctrlreg\
    PORT MAP (
        clock => Net_254 ,
        control_7 => \Timer:TimerUDB:control_7\ ,
        control_6 => \Timer:TimerUDB:control_6\ ,
        control_5 => \Timer:TimerUDB:control_5\ ,
        control_4 => \Timer:TimerUDB:control_4\ ,
        control_3 => \Timer:TimerUDB:control_3\ ,
        control_2 => \Timer:TimerUDB:control_2\ ,
        control_1 => \Timer:TimerUDB:control_1\ ,
        control_0 => \Timer:TimerUDB:control_0\ );
    Properties:
    {
        cy_ctrl_mode_0 = "11111111"
        cy_ctrl_mode_1 = "00000000"
        cy_ext_reset = 0
        cy_force_order = 1
        cy_init_value = "00000000"
    }
    Clock Polarity: Active High
    Clock Enable: True

UDB [UDB=(2,4)] contents:
LAB@[UDB=(2,4)][LB=0] #macrocells=1, #inputs=3, #pterms=1
{
    [McSlotId=0]: (empty)
    [McSlotId=1]: (empty)
    [McSlotId=2]: (empty)
    [McSlotId=3]:     MacroCell: Name=\I2C:bI2C_UDB:lost_arb_reg\, Mode=(D-Register) @ [UDB=(2,4)][LB=0][MC=3]
        Total # of inputs        : 3
        Total # of product terms : 1
        List of special equations: 
            Clock  = (\I2C:Net_970\) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              !\I2C:bI2C_UDB:cs_addr_shifter_1\ * !\I2C:bI2C_UDB:m_reset\ * 
              \I2C:bI2C_UDB:lost_arb_reg\
        );
        Output = \I2C:bI2C_UDB:lost_arb_reg\ (fanout=6)
        Properties               : 
        {
        }
}

LAB@[UDB=(2,4)][LB=1] #macrocells=3, #inputs=11, #pterms=5
{
    [McSlotId=0]:     MacroCell: Name=\I2C:bI2C_UDB:cs_addr_shifter_1\, Mode=(Combinatorial) @ [UDB=(2,4)][LB=1][MC=0]
        Total # of inputs        : 7
        Total # of product terms : 3
            Clock Enable: True
        Main Equation            : 3 pterms
        !(
              \I2C:bI2C_UDB:tx_reg_empty\
            + !\I2C:bI2C_UDB:m_state_4\ * !\I2C:bI2C_UDB:m_state_3\ * 
              !\I2C:bI2C_UDB:m_state_2\ * !\I2C:bI2C_UDB:m_state_1\ * 
              !\I2C:bI2C_UDB:m_state_0\
            + !\I2C:bI2C_UDB:clkgen_tc1_reg\
        );
        Output = \I2C:bI2C_UDB:cs_addr_shifter_1\ (fanout=4)
        Properties               : 
        {
            soft = 1
        }

    [McSlotId=1]:     MacroCell: Name=\Arm_PWM:PWMUDB:status_0\, Mode=(D-Register) @ [UDB=(2,4)][LB=1][MC=1]
        Total # of inputs        : 2
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_1260) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              !\Arm_PWM:PWMUDB:prevCompare1\ * \Arm_PWM:PWMUDB:cmp1_less\
        );
        Output = \Arm_PWM:PWMUDB:status_0\ (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=2]: (empty)
    [McSlotId=3]:     MacroCell: Name=\Arm_PWM:PWMUDB:status_2\, Mode=(Combinatorial) @ [UDB=(2,4)][LB=1][MC=3]
        Total # of inputs        : 2
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \Arm_PWM:PWMUDB:runmode_enable\ * \Arm_PWM:PWMUDB:tc_i\
        );
        Output = \Arm_PWM:PWMUDB:status_2\ (fanout=1)
        Properties               : 
        {
        }
}

datapathcell: Name =\Arm_PWM:PWMUDB:sP16:pwmdp:u1\
    PORT MAP (
        clock => Net_1260 ,
        cs_addr_2 => \Arm_PWM:PWMUDB:tc_i\ ,
        cs_addr_1 => \Arm_PWM:PWMUDB:runmode_enable\ ,
        cl0_comb => \Arm_PWM:PWMUDB:cmp1_less\ ,
        z0_comb => \Arm_PWM:PWMUDB:tc_i\ ,
        f1_blk_stat_comb => \Arm_PWM:PWMUDB:status_3\ ,
        chain_in => \Arm_PWM:PWMUDB:sP16:pwmdp:carry\ );
    Properties:
    {
        a0_init = "00000000"
        a1_init = "00000000"
        ce0_sync = 1
        ce1_sync = 1
        cl0_sync = 1
        cl1_sync = 1
        cmsb_sync = 1
        co_msb_sync = 1
        cy_dpconfig = "0000000001000000000000001100000001000000010000000000000011000000000000001100000000000000110000000000000011000000000000001100000011111111000000001111111111111111101011110000000000000100000011110000000000011000"
        d0_init = "00000000"
        d1_init = "00000000"
        f0_blk_sync = 1
        f0_bus_sync = 1
        f1_blk_sync = 1
        f1_bus_sync = 1
        ff0_sync = 1
        ff1_sync = 1
        ov_msb_sync = 1
        so_sync = 1
        z0_sync = 1
        z1_sync = 1
    }
    Clock Polarity: Active High
    Clock Enable: True
    Previous in chain : \Arm_PWM:PWMUDB:sP16:pwmdp:u0\

statusicell: Name =\Arm_PWM:PWMUDB:genblk8:stsreg\
    PORT MAP (
        clock => Net_1260 ,
        status_3 => \Arm_PWM:PWMUDB:status_3\ ,
        status_2 => \Arm_PWM:PWMUDB:status_2\ ,
        status_0 => \Arm_PWM:PWMUDB:status_0\ );
    Properties:
    {
        cy_force_order = 1
        cy_int_mask = "1111111"
        cy_md_select = "0100111"
    }
    Clock Polarity: Active High
    Clock Enable: True

UDB [UDB=(2,5)] is empty.
UDB [UDB=(3,0)] contents:
LAB@[UDB=(3,0)][LB=0] #macrocells=3, #inputs=5, #pterms=3
{
    [McSlotId=0]:     MacroCell: Name=\HC_PWM:PWMUDB:status_1\, Mode=(D-Register) @ [UDB=(3,0)][LB=0][MC=0]
        Total # of inputs        : 2
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_4386) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              !\HC_PWM:PWMUDB:prevCompare2\ * \HC_PWM:PWMUDB:cmp2_less\
        );
        Output = \HC_PWM:PWMUDB:status_1\ (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=1]: (empty)
    [McSlotId=2]:     MacroCell: Name=\HC_PWM:PWMUDB:status_2\, Mode=(Combinatorial) @ [UDB=(3,0)][LB=0][MC=2]
        Total # of inputs        : 2
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \HC_PWM:PWMUDB:runmode_enable\ * \HC_PWM:PWMUDB:tc_i\
        );
        Output = \HC_PWM:PWMUDB:status_2\ (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=3]:     MacroCell: Name=\HC_PWM:PWMUDB:prevCompare1\, Mode=(D-Register) @ [UDB=(3,0)][LB=0][MC=3]
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_4386) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              !\HC_PWM:PWMUDB:cmp1_less\
        );
        Output = \HC_PWM:PWMUDB:prevCompare1\ (fanout=1)
        Properties               : 
        {
        }
}

LAB@[UDB=(3,0)][LB=1] #macrocells=3, #inputs=4, #pterms=3
{
    [McSlotId=0]: (empty)
    [McSlotId=1]:     MacroCell: Name=\HC_PWM:PWMUDB:status_0\, Mode=(D-Register) @ [UDB=(3,0)][LB=1][MC=1]
        Total # of inputs        : 2
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_4386) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              !\HC_PWM:PWMUDB:prevCompare1\ * !\HC_PWM:PWMUDB:cmp1_less\
        );
        Output = \HC_PWM:PWMUDB:status_0\ (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=2]:     MacroCell: Name=\HC_PWM:PWMUDB:prevCompare2\, Mode=(D-Register) @ [UDB=(3,0)][LB=1][MC=2]
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_4386) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \HC_PWM:PWMUDB:cmp2_less\
        );
        Output = \HC_PWM:PWMUDB:prevCompare2\ (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=3]:     MacroCell: Name=\HC_PWM:PWMUDB:runmode_enable\, Mode=(D-Register) @ [UDB=(3,0)][LB=1][MC=3]
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_4386) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \HC_PWM:PWMUDB:control_7\
        );
        Output = \HC_PWM:PWMUDB:runmode_enable\ (fanout=5)
        Properties               : 
        {
        }
}

datapathcell: Name =\HC_PWM:PWMUDB:sP16:pwmdp:u1\
    PORT MAP (
        clock => Net_4386 ,
        cs_addr_2 => \HC_PWM:PWMUDB:tc_i\ ,
        cs_addr_1 => \HC_PWM:PWMUDB:runmode_enable\ ,
        cl0_comb => \HC_PWM:PWMUDB:cmp1_less\ ,
        z0_comb => \HC_PWM:PWMUDB:tc_i\ ,
        cl1_comb => \HC_PWM:PWMUDB:cmp2_less\ ,
        f1_blk_stat_comb => \HC_PWM:PWMUDB:status_3\ ,
        chain_in => \HC_PWM:PWMUDB:sP16:pwmdp:carry\ );
    Properties:
    {
        a0_init = "00000000"
        a1_init = "00000000"
        ce0_sync = 1
        ce1_sync = 1
        cl0_sync = 1
        cl1_sync = 1
        cmsb_sync = 1
        co_msb_sync = 1
        cy_dpconfig = "0000000001000000000000001100000001000000010000000000000011000000000000001100000000000000110000000000000011000000000000001100000011111111000000001111111111111111101011110000000000000100000011110000000000011000"
        d0_init = "00000000"
        d1_init = "00000000"
        f0_blk_sync = 1
        f0_bus_sync = 1
        f1_blk_sync = 1
        f1_bus_sync = 1
        ff0_sync = 1
        ff1_sync = 1
        ov_msb_sync = 1
        so_sync = 1
        z0_sync = 1
        z1_sync = 1
    }
    Clock Polarity: Active High
    Clock Enable: True
    Previous in chain : \HC_PWM:PWMUDB:sP16:pwmdp:u0\

statusicell: Name =\HC_PWM:PWMUDB:genblk8:stsreg\
    PORT MAP (
        clock => Net_4386 ,
        status_3 => \HC_PWM:PWMUDB:status_3\ ,
        status_2 => \HC_PWM:PWMUDB:status_2\ ,
        status_1 => \HC_PWM:PWMUDB:status_1\ ,
        status_0 => \HC_PWM:PWMUDB:status_0\ );
    Properties:
    {
        cy_force_order = 1
        cy_int_mask = "1111111"
        cy_md_select = "0100111"
    }
    Clock Polarity: Active High
    Clock Enable: True

controlcell: Name =\HC_PWM:PWMUDB:genblk1:ctrlreg\
    PORT MAP (
        clock => Net_4386 ,
        control_7 => \HC_PWM:PWMUDB:control_7\ ,
        control_6 => \HC_PWM:PWMUDB:control_6\ ,
        control_5 => \HC_PWM:PWMUDB:control_5\ ,
        control_4 => \HC_PWM:PWMUDB:control_4\ ,
        control_3 => \HC_PWM:PWMUDB:control_3\ ,
        control_2 => \HC_PWM:PWMUDB:control_2\ ,
        control_1 => \HC_PWM:PWMUDB:control_1\ ,
        control_0 => \HC_PWM:PWMUDB:control_0\ );
    Properties:
    {
        cy_ctrl_mode_0 = "11111111"
        cy_ctrl_mode_1 = "00000000"
        cy_ext_reset = 0
        cy_force_order = 1
        cy_init_value = "00000000"
    }
    Clock Polarity: Active High
    Clock Enable: True

UDB [UDB=(3,1)] contents:
datapathcell: Name =\HC_Timer:TimerUDB:sT16:timerdp:u0\
    PORT MAP (
        clock => Net_4386 ,
        cs_addr_2 => Net_1697 ,
        cs_addr_1 => Net_885_SYNCOUT ,
        cs_addr_0 => \HC_Timer:TimerUDB:per_zero\ ,
        chain_out => \HC_Timer:TimerUDB:sT16:timerdp:carry\ );
    Properties:
    {
        a0_init = "00000000"
        a1_init = "00000000"
        ce0_sync = 1
        ce1_sync = 1
        cl0_sync = 1
        cl1_sync = 1
        cmsb_sync = 1
        co_msb_sync = 1
        cy_dpconfig = "0000000001000000000000000100000001000000010000000000000010000000000000001000000000000000100000000000000010000000000000001000000011111111000000001111111111111111000000000000000000000001000000000000000000011000"
        d0_init = "00000000"
        d1_init = "00000000"
        f0_blk_sync = 1
        f0_bus_sync = 1
        f1_blk_sync = 1
        f1_bus_sync = 1
        ff0_sync = 1
        ff1_sync = 1
        ov_msb_sync = 1
        so_sync = 1
        z0_sync = 1
        z1_sync = 1
    }
    Clock Polarity: Active High
    Clock Enable: True
    Next in chain : \HC_Timer:TimerUDB:sT16:timerdp:u1\

synccell: Name =HC_ECHO(0)_SYNC
    PORT MAP (
        in => Net_885 ,
        out => Net_885_SYNCOUT ,
        clock => ClockBlock_BUS_CLK );
    Properties:
    {
    }
    Clock Polarity: Active High
    Clock Enable: True

UDB [UDB=(3,2)] contents:
LAB@[UDB=(3,2)][LB=1] #macrocells=1, #inputs=2, #pterms=1
{
    [McSlotId=0]: (empty)
    [McSlotId=1]:     MacroCell: Name=\Timer:TimerUDB:status_tc\, Mode=(Combinatorial) @ [UDB=(3,2)][LB=1][MC=1]
        Total # of inputs        : 2
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \Timer:TimerUDB:control_7\ * \Timer:TimerUDB:per_zero\
        );
        Output = \Timer:TimerUDB:status_tc\ (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=2]: (empty)
    [McSlotId=3]: (empty)
}

datapathcell: Name =\Timer:TimerUDB:sT24:timerdp:u2\
    PORT MAP (
        clock => Net_254 ,
        cs_addr_1 => \Timer:TimerUDB:control_7\ ,
        cs_addr_0 => \Timer:TimerUDB:per_zero\ ,
        z0_comb => \Timer:TimerUDB:per_zero\ ,
        f0_bus_stat_comb => \Timer:TimerUDB:status_3\ ,
        f0_blk_stat_comb => \Timer:TimerUDB:status_2\ ,
        chain_in => \Timer:TimerUDB:sT24:timerdp:carry1\ );
    Properties:
    {
        a0_init = "00000000"
        a1_init = "00000000"
        ce0_sync = 1
        ce1_sync = 1
        cl0_sync = 1
        cl1_sync = 1
        cmsb_sync = 1
        co_msb_sync = 1
        cy_dpconfig = "0000000001000000000000000100000001000000010000000000000010000000000000001000000000000000100000000000000010000000000000001000000011111111000000001111111111111111100000110000000000000001000000110000000000011000"
        d0_init = "00000000"
        d1_init = "00000000"
        f0_blk_sync = 1
        f0_bus_sync = 1
        f1_blk_sync = 1
        f1_bus_sync = 1
        ff0_sync = 1
        ff1_sync = 1
        ov_msb_sync = 1
        so_sync = 1
        z0_sync = 1
        z1_sync = 1
    }
    Clock Polarity: Active High
    Clock Enable: True
    Previous in chain : \Timer:TimerUDB:sT24:timerdp:u1\

statusicell: Name =\Timer:TimerUDB:rstSts:stsreg\
    PORT MAP (
        clock => Net_254 ,
        status_3 => \Timer:TimerUDB:status_3\ ,
        status_2 => \Timer:TimerUDB:status_2\ ,
        status_0 => \Timer:TimerUDB:status_tc\ );
    Properties:
    {
        cy_force_order = 1
        cy_int_mask = "1111111"
        cy_md_select = "0000011"
    }
    Clock Polarity: Active High
    Clock Enable: True

UDB [UDB=(3,3)] contents:
LAB@[UDB=(3,3)][LB=0] #macrocells=1, #inputs=7, #pterms=2
{
    [McSlotId=0]:     MacroCell: Name=\I2C:bI2C_UDB:m_state_4\, Mode=(D-Register) @ [UDB=(3,3)][LB=0][MC=0]
        Total # of inputs        : 7
        Total # of product terms : 2
        List of special equations: 
            Clock  = (\I2C:Net_970\) => Global
            Clock Enable: True
        Main Equation            : 2 pterms
        (
              !\I2C:bI2C_UDB:control_4\ * \I2C:bI2C_UDB:m_state_4\ * 
              !\I2C:bI2C_UDB:m_state_2\ * !\I2C:bI2C_UDB:m_state_1\ * 
              !\I2C:bI2C_UDB:m_state_0\ * !\I2C:bI2C_UDB:m_reset\
            + \I2C:bI2C_UDB:m_state_4_split\
        );
        Output = \I2C:bI2C_UDB:m_state_4\ (fanout=19)
        Properties               : 
        {
        }

    [McSlotId=1]: (empty)
    [McSlotId=2]: (empty)
    [McSlotId=3]: (empty)
}

datapathcell: Name =\Timer:TimerUDB:sT24:timerdp:u1\
    PORT MAP (
        clock => Net_254 ,
        cs_addr_1 => \Timer:TimerUDB:control_7\ ,
        cs_addr_0 => \Timer:TimerUDB:per_zero\ ,
        chain_in => \Timer:TimerUDB:sT24:timerdp:carry0\ ,
        chain_out => \Timer:TimerUDB:sT24:timerdp:carry1\ );
    Properties:
    {
        a0_init = "00000000"
        a1_init = "00000000"
        ce0_sync = 1
        ce1_sync = 1
        cl0_sync = 1
        cl1_sync = 1
        cmsb_sync = 1
        co_msb_sync = 1
        cy_dpconfig = "0000000001000000000000000100000001000000010000000000000010000000000000001000000000000000100000000000000010000000000000001000000011111111000000001111111111111111100000110000000000000001000000110000000000011000"
        d0_init = "00000000"
        d1_init = "00000000"
        f0_blk_sync = 1
        f0_bus_sync = 1
        f1_blk_sync = 1
        f1_bus_sync = 1
        ff0_sync = 1
        ff1_sync = 1
        ov_msb_sync = 1
        so_sync = 1
        z0_sync = 1
        z1_sync = 1
    }
    Clock Polarity: Active High
    Clock Enable: True
    Previous in chain : \Timer:TimerUDB:sT24:timerdp:u0\
    Next in chain : \Timer:TimerUDB:sT24:timerdp:u2\

controlcell: Name =\Arm_PWM:PWMUDB:genblk1:ctrlreg\
    PORT MAP (
        clock => Net_1260 ,
        control_7 => \Arm_PWM:PWMUDB:control_7\ ,
        control_6 => \Arm_PWM:PWMUDB:control_6\ ,
        control_5 => \Arm_PWM:PWMUDB:control_5\ ,
        control_4 => \Arm_PWM:PWMUDB:control_4\ ,
        control_3 => \Arm_PWM:PWMUDB:control_3\ ,
        control_2 => \Arm_PWM:PWMUDB:control_2\ ,
        control_1 => \Arm_PWM:PWMUDB:control_1\ ,
        control_0 => \Arm_PWM:PWMUDB:control_0\ );
    Properties:
    {
        cy_ctrl_mode_0 = "11111111"
        cy_ctrl_mode_1 = "00000000"
        cy_ext_reset = 0
        cy_force_order = 1
        cy_init_value = "00000000"
    }
    Clock Polarity: Active High
    Clock Enable: True

UDB [UDB=(3,4)] contents:
LAB@[UDB=(3,4)][LB=0] #macrocells=2, #inputs=2, #pterms=2
{
    [McSlotId=0]:     MacroCell: Name=\Arm_PWM:PWMUDB:runmode_enable\, Mode=(D-Register) @ [UDB=(3,4)][LB=0][MC=0]
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_1260) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \Arm_PWM:PWMUDB:control_7\
        );
        Output = \Arm_PWM:PWMUDB:runmode_enable\ (fanout=4)
        Properties               : 
        {
        }

    [McSlotId=1]:     MacroCell: Name=\Arm_PWM:PWMUDB:prevCompare1\, Mode=(D-Register) @ [UDB=(3,4)][LB=0][MC=1]
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_1260) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \Arm_PWM:PWMUDB:cmp1_less\
        );
        Output = \Arm_PWM:PWMUDB:prevCompare1\ (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=2]: (empty)
    [McSlotId=3]: (empty)
}

LAB@[UDB=(3,4)][LB=1] #macrocells=1, #inputs=2, #pterms=1
{
    [McSlotId=0]: (empty)
    [McSlotId=1]: (empty)
    [McSlotId=2]:     MacroCell: Name=Net_1273, Mode=(D-Register) @ [UDB=(3,4)][LB=1][MC=2]
        Total # of inputs        : 2
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_1260) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \Arm_PWM:PWMUDB:runmode_enable\ * \Arm_PWM:PWMUDB:cmp1_less\
        );
        Output = Net_1273 (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=3]: (empty)
}

datapathcell: Name =\Arm_PWM:PWMUDB:sP16:pwmdp:u0\
    PORT MAP (
        clock => Net_1260 ,
        cs_addr_2 => \Arm_PWM:PWMUDB:tc_i\ ,
        cs_addr_1 => \Arm_PWM:PWMUDB:runmode_enable\ ,
        chain_out => \Arm_PWM:PWMUDB:sP16:pwmdp:carry\ );
    Properties:
    {
        a0_init = "00000000"
        a1_init = "00000000"
        ce0_sync = 1
        ce1_sync = 1
        cl0_sync = 1
        cl1_sync = 1
        cmsb_sync = 1
        co_msb_sync = 1
        cy_dpconfig = "0000000001000000000000001100000001000000010000000000000011000000000000001100000000000000110000000000000011000000000000001100000011111111000000001111111111111111101000000000000000000100000000000000000000011000"
        d0_init = "00000000"
        d1_init = "00000000"
        f0_blk_sync = 1
        f0_bus_sync = 1
        f1_blk_sync = 1
        f1_bus_sync = 1
        ff0_sync = 1
        ff1_sync = 1
        ov_msb_sync = 1
        so_sync = 1
        z0_sync = 1
        z1_sync = 1
    }
    Clock Polarity: Active High
    Clock Enable: True
    Next in chain : \Arm_PWM:PWMUDB:sP16:pwmdp:u1\

controlcell: Name =\LCD:Cntl_Port:Sync:ctrl_reg\
    PORT MAP (
        control_7 => \LCD:Cntl_Port:control_7\ ,
        control_6 => \LCD:Cntl_Port:control_6\ ,
        control_5 => Net_814 ,
        control_4 => Net_815 ,
        control_3 => Net_819 ,
        control_2 => Net_818 ,
        control_1 => Net_817 ,
        control_0 => Net_816 );
    Properties:
    {
        cy_ctrl_mode_0 = "00000000"
        cy_ctrl_mode_1 = "00000000"
        cy_ext_reset = 0
        cy_force_order = 1
        cy_init_value = "00000000"
    }
    Clock Enable: True

UDB [UDB=(3,5)] is empty.
Intr hod @ [IntrHod=(0)]: 
  Intr@ [IntrHod=(0)][IntrId=(0)] 
    interrupt: Name =Compass_DRDY_ISR
        PORT MAP (
            interrupt => Net_906 );
        Properties:
        {
            int_type = "00"
        }
  Intr@ [IntrHod=(0)][IntrId=(1)] 
    interrupt: Name =HC_ISR
        PORT MAP (
            interrupt => Net_2330 );
        Properties:
        {
            int_type = "00"
        }
  Intr@ [IntrHod=(0)][IntrId=(2)] 
    interrupt: Name =\I2C:I2C_IRQ\
        PORT MAP (
            interrupt => \I2C:Net_697\ );
        Properties:
        {
            int_type = "00"
        }
  Intr@ [IntrHod=(0)][IntrId=(3)] 
    interrupt: Name =\USB:ep_1\
        PORT MAP (
            interrupt => \USB:ept_int_1\ );
        Properties:
        {
            int_type = "10"
        }
  Intr@ [IntrHod=(0)][IntrId=(4)] 
    interrupt: Name =sclk_a_isr
        PORT MAP (
            interrupt => Net_53 );
        Properties:
        {
            int_type = "10"
        }
  Intr@ [IntrHod=(0)][IntrId=(5)] 
    interrupt: Name =\USB:ep_2\
        PORT MAP (
            interrupt => \USB:ept_int_2\ );
        Properties:
        {
            int_type = "10"
        }
  Intr@ [IntrHod=(0)][IntrId=(6)] 
    interrupt: Name =\USB:ep_3\
        PORT MAP (
            interrupt => \USB:ept_int_3\ );
        Properties:
        {
            int_type = "10"
        }
  Intr@ [IntrHod=(0)][IntrId=(7)] 
    interrupt: Name =but0
        PORT MAP (
            interrupt => Net_54 );
        Properties:
        {
            int_type = "10"
        }
  Intr@ [IntrHod=(0)][IntrId=(8)] 
    interrupt: Name =but1
        PORT MAP (
            interrupt => Net_55 );
        Properties:
        {
            int_type = "10"
        }
  Intr@ [IntrHod=(0)][IntrId=(11)] 
    interrupt: Name =sclk_b_isr
        PORT MAP (
            interrupt => Net_325 );
        Properties:
        {
            int_type = "10"
        }
  Intr@ [IntrHod=(0)][IntrId=(12)] 
    interrupt: Name =\USB:dp_int\
        PORT MAP (
            interrupt => \USB:Net_1010\ );
        Properties:
        {
            int_type = "10"
        }
  Intr@ [IntrHod=(0)][IntrId=(15)] 
    interrupt: Name =\Camera:I2C:I2C_IRQ\
        PORT MAP (
            interrupt => \Camera:I2C:Net_697\ );
        Properties:
        {
            int_type = "00"
        }
  Intr@ [IntrHod=(0)][IntrId=(21)] 
    interrupt: Name =\USB:sof_int\
        PORT MAP (
            interrupt => Net_820 );
        Properties:
        {
            int_type = "10"
        }
  Intr@ [IntrHod=(0)][IntrId=(22)] 
    interrupt: Name =\USB:arb_int\
        PORT MAP (
            interrupt => \USB:Net_79\ );
        Properties:
        {
            int_type = "10"
        }
  Intr@ [IntrHod=(0)][IntrId=(23)] 
    interrupt: Name =\USB:bus_reset\
        PORT MAP (
            interrupt => \USB:Net_81\ );
        Properties:
        {
            int_type = "10"
        }
  Intr@ [IntrHod=(0)][IntrId=(24)] 
    interrupt: Name =\USB:ep_0\
        PORT MAP (
            interrupt => \USB:ept_int_0\ );
        Properties:
        {
            int_type = "10"
        }
Drq hod @ [DrqHod=(0)]: 
  Dma@ [DrqHod=(0)][DrqId=(0)] 
    drqcell: Name =\Camera:DMA\
        PORT MAP (
            dmareq => \Camera:Net_39\ ,
            termin => zero ,
            termout => \Camera:Net_41\ );
        Properties:
        {
            drq_type = "01"
            num_tds = 0
        }
Port 0 generates interrupt for logical port:
    logicalport: Name =SCLK_A
        PORT MAP (
            in_clock_en => tmpOE__SCLK_B_net_0 ,
            in_reset => zero ,
            out_clock_en => tmpOE__SCLK_B_net_0 ,
            out_reset => zero ,
            interrupt => Net_53 ,
            in_clock => ClockBlock_BUS_CLK );
        Properties:
        {
            drive_mode = "100"
            ibuf_enabled = "1"
            id = "264be2d3-9481-494b-8d9c-c1905a45e9cc"
            init_dr_st = "1"
            input_buffer_sel = "00"
            input_clk_en = 0
            input_sync = "1"
            input_sync_mode = "0"
            intr_mode = "10"
            invert_in_clock = 0
            invert_in_clock_en = 0
            invert_in_reset = 0
            invert_out_clock = 0
            invert_out_clock_en = 0
            invert_out_reset = 0
            io_voltage = ""
            layout_mode = "CONTIGUOUS"
            oe_conn = "0"
            oe_reset = 0
            oe_sync = "0"
            output_clk_en = 0
            output_clock_mode = "0"
            output_conn = "0"
            output_mode = "0"
            output_reset = 0
            output_sync = "0"
            ovt_hyst_trim = "0"
            ovt_needed = "0"
            ovt_slew_control = "00"
            pa_in_clock = -1
            pa_in_clock_en = -1
            pa_in_reset = -1
            pa_out_clock = -1
            pa_out_clock_en = -1
            pa_out_reset = -1
            pin_aliases = ""
            pin_mode = "B"
            por_state = 4
            port_alias_group = ""
            port_alias_required = 0
            sio_group_cnt = 0
            sio_hifreq = ""
            sio_hyst = "1"
            sio_ibuf = "00000000"
            sio_info = "00"
            sio_obuf = "00000000"
            sio_refsel = "00000000"
            sio_vtrip = "00000000"
            slew_rate = "0"
            spanning = 0
            sw_only = 0
            use_annotation = "0"
            vtrip = "00"
            width = 1
        }
    and contains the following IO cells:
[IoId=0]: 
Pin : Name = SCLK_A(0)
    Attributes:
        In Group/Port: True
        In Sync Option: SYNC
        Out Sync Option: NOSYNC
        Interrupt generated: True
        Interrupt mode: FALLING
        Drive mode: OPEN_DRAIN_LO
        VTrip: CMOS
        Slew: FAST
        Input Sync needed: True
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: False
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO RefSel: VCC_IO
        Required Capabilitites: DIGITAL, ROUTABLE, PORT_INTERRUPT
        Initial Value: 1
        IO Voltage: 0
    PORT MAP (
        pa_out => SCLK_A(0)__PA ,
        pad => SCLK_A(0)_PAD );
    Properties:
    {
    }

[IoId=1]: 
Pin : Name = SDAT_A(0)
    Attributes:
        In Group/Port: True
        In Sync Option: SYNC
        Out Sync Option: NOSYNC
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: OPEN_DRAIN_LO
        VTrip: CMOS
        Slew: FAST
        Input Sync needed: True
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO RefSel: VCC_IO
        Required Capabilitites: DIGITAL, ROUTABLE
        Initial Value: 1
        IO Voltage: 0
    PORT MAP (
        pa_out => SDAT_A(0)__PA ,
        pad => SDAT_A(0)_PAD );
    Properties:
    {
    }

[IoId=2]: 
Pin : Name = ISR_CHECKP(0)
    Attributes:
        In Group/Port: True
        In Sync Option: AUTO
        Out Sync Option: NOSYNC
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: CMOS_OUT
        VTrip: EITHER
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO RefSel: VCC_IO
        Required Capabilitites: DIGITAL
        Initial Value: 0
        IO Voltage: 0
    PORT MAP (
        pa_out => ISR_CHECKP(0)__PA ,
        pad => ISR_CHECKP(0)_PAD );
    Properties:
    {
    }

[IoId=4]: 
Pin : Name = ARM_PIN(0)
    Attributes:
        In Group/Port: True
        In Sync Option: AUTO
        Out Sync Option: NOSYNC
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: CMOS_OUT
        VTrip: EITHER
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO RefSel: VCC_IO
        Required Capabilitites: DIGITAL, ROUTABLE
        Initial Value: 0
        IO Voltage: 0
    PORT MAP (
        pa_out => ARM_PIN(0)__PA ,
        input => Net_1273 ,
        pad => ARM_PIN(0)_PAD );
    Properties:
    {
    }

[IoId=5]: 
Pin : Name = GRIPPER_PIN(0)
    Attributes:
        In Group/Port: True
        In Sync Option: AUTO
        Out Sync Option: NOSYNC
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: CMOS_OUT
        VTrip: EITHER
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO RefSel: VCC_IO
        Required Capabilitites: DIGITAL, ROUTABLE
        Initial Value: 0
        IO Voltage: 0
    PORT MAP (
        pa_out => GRIPPER_PIN(0)__PA ,
        input => Net_1591 ,
        pad => GRIPPER_PIN(0)_PAD );
    Properties:
    {
    }

[IoId=6]: 
Pin : Name = D6(0)
    Attributes:
        In Group/Port: True
        In Sync Option: AUTO
        Out Sync Option: NOSYNC
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: CMOS_OUT
        VTrip: EITHER
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO RefSel: VCC_IO
        Required Capabilitites: DIGITAL, ROUTABLE
        Initial Value: 0
        IO Voltage: 0
    PORT MAP (
        pa_out => D6(0)__PA ,
        input => Net_818 ,
        pad => D6(0)_PAD );
    Properties:
    {
    }

[IoId=7]: 
Pin : Name = D7(0)
    Attributes:
        In Group/Port: True
        In Sync Option: AUTO
        Out Sync Option: NOSYNC
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: CMOS_OUT
        VTrip: EITHER
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO RefSel: VCC_IO
        Required Capabilitites: DIGITAL, ROUTABLE
        Initial Value: 0
        IO Voltage: 0
    PORT MAP (
        pa_out => D7(0)__PA ,
        input => Net_819 ,
        pad => D7(0)_PAD );
    Properties:
    {
    }

Port 1 contains the following IO cells:
[IoId=6]: 
Pin : Name = I2C_SDA(0)
    Attributes:
        In Group/Port: True
        In Sync Option: SYNC
        Out Sync Option: NOSYNC
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: OPEN_DRAIN_LO
        VTrip: CMOS
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO RefSel: VCC_IO
        Required Capabilitites: DIGITAL, ROUTABLE
        Initial Value: 1
        IO Voltage: 0
    PORT MAP (
        pa_out => I2C_SDA(0)__PA ,
        fb => \I2C:Net_1109_1\ ,
        input => \I2C:sda_x_wire\ ,
        pad => I2C_SDA(0)_PAD );
    Properties:
    {
    }

[IoId=7]: 
Pin : Name = I2C_SCL(0)
    Attributes:
        In Group/Port: True
        In Sync Option: SYNC
        Out Sync Option: NOSYNC
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: OPEN_DRAIN_LO
        VTrip: CMOS
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO RefSel: VCC_IO
        Required Capabilitites: DIGITAL, ROUTABLE
        Initial Value: 1
        IO Voltage: 0
    PORT MAP (
        pa_out => I2C_SCL(0)__PA ,
        fb => \I2C:Net_1109_0\ ,
        input => \I2C:Net_643_3\ ,
        pad => I2C_SCL(0)_PAD );
    Properties:
    {
    }

Port 2 contains the following IO cells:
[IoId=0]: 
Pin : Name = \Camera:HREF(0)\
    Attributes:
        In Group/Port: True
        In Sync Option: NOSYNC
        Out Sync Option: AUTO
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: HI_Z_DIGITAL
        VTrip: CMOS
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO RefSel: VCC_IO
        Required Capabilitites: DIGITAL, ROUTABLE
        Initial Value: 0
        IO Voltage: 0
    PORT MAP (
        pa_out => \Camera:HREF(0)\__PA ,
        fb => \Camera:Net_37\ ,
        pad => \Camera:HREF(0)_PAD\ );
    Properties:
    {
    }

[IoId=2]: 
Pin : Name = \Camera:VSYNC(0)\
    Attributes:
        In Group/Port: True
        In Sync Option: NOSYNC
        Out Sync Option: AUTO
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: HI_Z_DIGITAL
        VTrip: CMOS
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO RefSel: VCC_IO
        Required Capabilitites: DIGITAL
        Initial Value: 0
        IO Voltage: 0
    PORT MAP (
        pa_out => \Camera:VSYNC(0)\__PA ,
        pad => \Camera:VSYNC(0)_PAD\ );
    Properties:
    {
    }

[IoId=4]: 
Pin : Name = \Camera:SIOC(0)\
    Attributes:
        In Group/Port: True
        In Sync Option: SYNC
        Out Sync Option: NOSYNC
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: OPEN_DRAIN_LO
        VTrip: CMOS
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO RefSel: VCC_IO
        Required Capabilitites: DIGITAL, ROUTABLE
        Initial Value: 1
        IO Voltage: 0
    PORT MAP (
        pa_out => \Camera:SIOC(0)\__PA ,
        fb => \Camera:I2C:Net_1109_0\ ,
        input => \Camera:I2C:Net_643_0\ ,
        pad => \Camera:SIOC(0)_PAD\ );
    Properties:
    {
    }

[IoId=5]: 
Pin : Name = \Camera:SIOD(0)\
    Attributes:
        In Group/Port: True
        In Sync Option: SYNC
        Out Sync Option: NOSYNC
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: OPEN_DRAIN_LO
        VTrip: CMOS
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO RefSel: VCC_IO
        Required Capabilitites: DIGITAL, ROUTABLE
        Initial Value: 1
        IO Voltage: 0
    PORT MAP (
        pa_out => \Camera:SIOD(0)\__PA ,
        fb => \Camera:I2C:Net_1109_1\ ,
        input => \Camera:I2C:sda_x_wire\ ,
        pad => \Camera:SIOD(0)_PAD\ );
    Properties:
    {
    }

Port 3 contains the following IO cells:
[IoId=2]: 
Pin : Name = HC_ECHO(0)
    Attributes:
        In Group/Port: True
        In Sync Option: SYNC
        Out Sync Option: AUTO
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: HI_Z_DIGITAL
        VTrip: CMOS
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO RefSel: VCC_IO
        Required Capabilitites: DIGITAL, ROUTABLE
        Initial Value: 0
        IO Voltage: 0
    PORT MAP (
        pa_out => HC_ECHO(0)__PA ,
        fb => Net_885 ,
        pad => HC_ECHO(0)_PAD );
    Properties:
    {
    }

[IoId=3]: 
Pin : Name = HC_TRIG(0)
    Attributes:
        In Group/Port: True
        In Sync Option: AUTO
        Out Sync Option: NOSYNC
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: CMOS_OUT
        VTrip: EITHER
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO RefSel: VCC_IO
        Required Capabilitites: DIGITAL, ROUTABLE
        Initial Value: 1
        IO Voltage: 0
    PORT MAP (
        pa_out => HC_TRIG(0)__PA ,
        input => Net_1697 ,
        pad => HC_TRIG(0)_PAD );
    Properties:
    {
    }

Port 4 contains the following IO cells:
[IoId=0]: 
Pin : Name = D4(0)
    Attributes:
        In Group/Port: True
        In Sync Option: AUTO
        Out Sync Option: NOSYNC
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: CMOS_OUT
        VTrip: EITHER
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO RefSel: VCC_IO
        Required Capabilitites: DIGITAL, ROUTABLE
        Initial Value: 0
        IO Voltage: 0
    PORT MAP (
        pa_out => D4(0)__PA ,
        input => Net_816 ,
        pad => D4(0)_PAD );
    Properties:
    {
    }

[IoId=1]: 
Pin : Name = D5(0)
    Attributes:
        In Group/Port: True
        In Sync Option: AUTO
        Out Sync Option: NOSYNC
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: CMOS_OUT
        VTrip: EITHER
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO RefSel: VCC_IO
        Required Capabilitites: DIGITAL, ROUTABLE
        Initial Value: 0
        IO Voltage: 0
    PORT MAP (
        pa_out => D5(0)__PA ,
        input => Net_817 ,
        pad => D5(0)_PAD );
    Properties:
    {
    }

[IoId=4]: 
Pin : Name = \Camera:D(2)\
    Attributes:
        In Group/Port: True
        In Sync Option: NOSYNC
        Out Sync Option: AUTO
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: HI_Z_DIGITAL
        VTrip: LVTTL
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO RefSel: VCC_IO
        Required Capabilitites: DIGITAL, ROUTABLE
        Initial Value: 0
        IO Voltage: 0
    PORT MAP (
        pa_out => \Camera:D(2)\__PA ,
        fb => \Camera:Net_38_2\ ,
        pad => \Camera:D(2)_PAD\ );
    Properties:
    {
    }

[IoId=5]: 
Pin : Name = \Camera:D(1)\
    Attributes:
        In Group/Port: True
        In Sync Option: NOSYNC
        Out Sync Option: AUTO
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: HI_Z_DIGITAL
        VTrip: LVTTL
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO RefSel: VCC_IO
        Required Capabilitites: DIGITAL, ROUTABLE
        Initial Value: 0
        IO Voltage: 0
    PORT MAP (
        pa_out => \Camera:D(1)\__PA ,
        fb => \Camera:Net_38_1\ ,
        pad => \Camera:D(1)_PAD\ );
    Properties:
    {
    }

[IoId=6]: 
Pin : Name = \Camera:D(3)\
    Attributes:
        In Group/Port: True
        In Sync Option: NOSYNC
        Out Sync Option: AUTO
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: HI_Z_DIGITAL
        VTrip: LVTTL
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO RefSel: VCC_IO
        Required Capabilitites: DIGITAL, ROUTABLE
        Initial Value: 0
        IO Voltage: 0
    PORT MAP (
        pa_out => \Camera:D(3)\__PA ,
        fb => \Camera:Net_38_3\ ,
        pad => \Camera:D(3)_PAD\ );
    Properties:
    {
    }

[IoId=7]: 
Pin : Name = \Camera:D(0)\
    Attributes:
        In Group/Port: True
        In Sync Option: NOSYNC
        Out Sync Option: AUTO
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: HI_Z_DIGITAL
        VTrip: LVTTL
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO RefSel: VCC_IO
        Required Capabilitites: DIGITAL, ROUTABLE
        Initial Value: 0
        IO Voltage: 0
    PORT MAP (
        pa_out => \Camera:D(0)\__PA ,
        fb => \Camera:Net_38_0\ ,
        pad => \Camera:D(0)_PAD\ );
    Properties:
    {
    }

Port 5 contains the following IO cells:
[IoId=0]: 
Pin : Name = MRIN2(0)
    Attributes:
        In Group/Port: True
        In Sync Option: AUTO
        Out Sync Option: NOSYNC
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: CMOS_OUT
        VTrip: EITHER
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO RefSel: VCC_IO
        Required Capabilitites: DIGITAL
        Initial Value: 0
        IO Voltage: 0
    PORT MAP (
        pa_out => MRIN2(0)__PA ,
        pad => MRIN2(0)_PAD );
    Properties:
    {
    }

[IoId=1]: 
Pin : Name = MREN(0)
    Attributes:
        In Group/Port: True
        In Sync Option: AUTO
        Out Sync Option: NOSYNC
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: CMOS_OUT
        VTrip: EITHER
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO RefSel: VCC_IO
        Required Capabilitites: DIGITAL, ROUTABLE
        Initial Value: 0
        IO Voltage: 0
    PORT MAP (
        pa_out => MREN(0)__PA ,
        input => Net_2019 ,
        pad => MREN(0)_PAD );
    Properties:
    {
    }

[IoId=4]: 
Pin : Name = WHITE(0)
    Attributes:
        In Group/Port: True
        In Sync Option: AUTO
        Out Sync Option: NOSYNC
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: OPEN_DRAIN_HI
        VTrip: EITHER
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO RefSel: VCC_IO
        Required Capabilitites: DIGITAL
        Initial Value: 0
        IO Voltage: 0
    PORT MAP (
        pa_out => WHITE(0)__PA ,
        pad => WHITE(0)_PAD );
    Properties:
    {
    }

[IoId=5]: 
Pin : Name = BLUE(0)
    Attributes:
        In Group/Port: True
        In Sync Option: AUTO
        Out Sync Option: NOSYNC
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: CMOS_OUT
        VTrip: EITHER
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO RefSel: VCC_IO
        Required Capabilitites: DIGITAL
        Initial Value: 0
        IO Voltage: 0
    PORT MAP (
        pa_out => BLUE(0)__PA ,
        pad => BLUE(0)_PAD );
    Properties:
    {
    }

[IoId=6]: 
Pin : Name = ORANGE(0)
    Attributes:
        In Group/Port: True
        In Sync Option: AUTO
        Out Sync Option: NOSYNC
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: OPEN_DRAIN_HI
        VTrip: EITHER
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO RefSel: VCC_IO
        Required Capabilitites: DIGITAL
        Initial Value: 0
        IO Voltage: 0
    PORT MAP (
        pa_out => ORANGE(0)__PA ,
        pad => ORANGE(0)_PAD );
    Properties:
    {
    }

[IoId=7]: 
Pin : Name = \Button:Button(0)\
    Attributes:
        In Group/Port: True
        In Sync Option: NOSYNC
        Out Sync Option: NOSYNC
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: RES_PULL_DOWN
        VTrip: CMOS
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO RefSel: VCC_IO
        Required Capabilitites: DIGITAL, ROUTABLE
        Initial Value: 0
        IO Voltage: 0
    PORT MAP (
        pa_out => \Button:Button(0)\__PA ,
        input => \Button:Net_329\ ,
        fb => \Button:Net_76_0\ ,
        pad => \Button:Button(0)_PAD\ );
    Properties:
    {
    }

Port 6 contains the following IO cells:
[IoId=0]: 
Pin : Name = \Camera:D(4)\
    Attributes:
        In Group/Port: True
        In Sync Option: NOSYNC
        Out Sync Option: AUTO
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: HI_Z_DIGITAL
        VTrip: CMOS
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO RefSel: VCC_IO
        Required Capabilitites: DIGITAL, ROUTABLE
        Initial Value: 0
        IO Voltage: 0
    PORT MAP (
        pa_out => \Camera:D(4)\__PA ,
        fb => \Camera:Net_38_4\ ,
        pad => \Camera:D(4)_PAD\ );
    Properties:
    {
    }

[IoId=1]: 
Pin : Name = \Camera:PCLK(0)\
    Attributes:
        In Group/Port: True
        In Sync Option: NOSYNC
        Out Sync Option: AUTO
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: HI_Z_DIGITAL
        VTrip: CMOS
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO RefSel: VCC_IO
        Required Capabilitites: DIGITAL, ROUTABLE
        Initial Value: 0
        IO Voltage: 0
    PORT MAP (
        pa_out => \Camera:PCLK(0)\__PA ,
        fb => \Camera:Net_42\ ,
        pad => \Camera:PCLK(0)_PAD\ );
    Properties:
    {
    }

[IoId=2]: 
Pin : Name = \Camera:D(5)\
    Attributes:
        In Group/Port: True
        In Sync Option: NOSYNC
        Out Sync Option: AUTO
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: HI_Z_DIGITAL
        VTrip: CMOS
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO RefSel: VCC_IO
        Required Capabilitites: DIGITAL, ROUTABLE
        Initial Value: 0
        IO Voltage: 0
    PORT MAP (
        pa_out => \Camera:D(5)\__PA ,
        fb => \Camera:Net_38_5\ ,
        pad => \Camera:D(5)_PAD\ );
    Properties:
    {
    }

[IoId=3]: 
Pin : Name = \Camera:D(6)\
    Attributes:
        In Group/Port: True
        In Sync Option: NOSYNC
        Out Sync Option: AUTO
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: HI_Z_DIGITAL
        VTrip: CMOS
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO RefSel: VCC_IO
        Required Capabilitites: DIGITAL, ROUTABLE
        Initial Value: 0
        IO Voltage: 0
    PORT MAP (
        pa_out => \Camera:D(6)\__PA ,
        fb => \Camera:Net_38_6\ ,
        pad => \Camera:D(6)_PAD\ );
    Properties:
    {
    }

[IoId=4]: 
Pin : Name = \Button:Button(1)\
    Attributes:
        In Group/Port: True
        In Sync Option: NOSYNC
        Out Sync Option: NOSYNC
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: RES_PULL_DOWN
        VTrip: CMOS
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO RefSel: VCC_IO
        Required Capabilitites: DIGITAL, ROUTABLE
        Initial Value: 0
        IO Voltage: 0
    PORT MAP (
        pa_out => \Button:Button(1)\__PA ,
        input => \Button:Net_329\ ,
        fb => \Button:Net_76_1\ ,
        pad => \Button:Button(1)_PAD\ );
    Properties:
    {
    }

[IoId=5]: 
Pin : Name = MLIN1(0)
    Attributes:
        In Group/Port: True
        In Sync Option: AUTO
        Out Sync Option: NOSYNC
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: CMOS_OUT
        VTrip: EITHER
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO RefSel: VCC_IO
        Required Capabilitites: DIGITAL
        Initial Value: 0
        IO Voltage: 0
    PORT MAP (
        pa_out => MLIN1(0)__PA ,
        pad => MLIN1(0)_PAD );
    Properties:
    {
    }

[IoId=6]: 
Pin : Name = MLIN2(0)
    Attributes:
        In Group/Port: True
        In Sync Option: AUTO
        Out Sync Option: NOSYNC
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: CMOS_OUT
        VTrip: EITHER
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO RefSel: VCC_IO
        Required Capabilitites: DIGITAL
        Initial Value: 0
        IO Voltage: 0
    PORT MAP (
        pa_out => MLIN2(0)__PA ,
        pad => MLIN2(0)_PAD );
    Properties:
    {
    }

[IoId=7]: 
Pin : Name = MRIN1(0)
    Attributes:
        In Group/Port: True
        In Sync Option: AUTO
        Out Sync Option: NOSYNC
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: CMOS_OUT
        VTrip: EITHER
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO RefSel: VCC_IO
        Required Capabilitites: DIGITAL
        Initial Value: 0
        IO Voltage: 0
    PORT MAP (
        pa_out => MRIN1(0)__PA ,
        pad => MRIN1(0)_PAD );
    Properties:
    {
    }

Port 12 generates interrupt for logical port:
    logicalport: Name =SCLK_B
        PORT MAP (
            in_clock_en => tmpOE__SCLK_B_net_0 ,
            in_reset => zero ,
            out_clock_en => tmpOE__SCLK_B_net_0 ,
            out_reset => zero ,
            interrupt => Net_325 ,
            in_clock => ClockBlock_BUS_CLK );
        Properties:
        {
            drive_mode = "100"
            ibuf_enabled = "1"
            id = "2765169e-244f-4d10-a6de-5c5cd01f50d3"
            init_dr_st = "1"
            input_buffer_sel = "00"
            input_clk_en = 0
            input_sync = "1"
            input_sync_mode = "0"
            intr_mode = "10"
            invert_in_clock = 0
            invert_in_clock_en = 0
            invert_in_reset = 0
            invert_out_clock = 0
            invert_out_clock_en = 0
            invert_out_reset = 0
            io_voltage = ""
            layout_mode = "CONTIGUOUS"
            oe_conn = "0"
            oe_reset = 0
            oe_sync = "0"
            output_clk_en = 0
            output_clock_mode = "0"
            output_conn = "0"
            output_mode = "0"
            output_reset = 0
            output_sync = "0"
            ovt_hyst_trim = "0"
            ovt_needed = "0"
            ovt_slew_control = "00"
            pa_in_clock = -1
            pa_in_clock_en = -1
            pa_in_reset = -1
            pa_out_clock = -1
            pa_out_clock_en = -1
            pa_out_reset = -1
            pin_aliases = ""
            pin_mode = "B"
            por_state = 4
            port_alias_group = ""
            port_alias_required = 0
            sio_group_cnt = 0
            sio_hifreq = ""
            sio_hyst = "1"
            sio_ibuf = "00000000"
            sio_info = "00"
            sio_obuf = "00000000"
            sio_refsel = "00000000"
            sio_vtrip = "00000000"
            slew_rate = "0"
            spanning = 0
            sw_only = 0
            use_annotation = "0"
            vtrip = "00"
            width = 1
        }
    and contains the following IO cells:
[IoId=0]: 
Pin : Name = SCLK_B(0)
    Attributes:
        In Group/Port: True
        In Sync Option: SYNC
        Out Sync Option: NOSYNC
        Interrupt generated: True
        Interrupt mode: FALLING
        Drive mode: OPEN_DRAIN_LO
        VTrip: CMOS
        Slew: FAST
        Input Sync needed: True
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: False
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO RefSel: VCC_IO
        Required Capabilitites: DIGITAL, ROUTABLE, PORT_INTERRUPT
        Initial Value: 1
        IO Voltage: 0
    PORT MAP (
        pa_out => SCLK_B(0)__PA ,
        pad => SCLK_B(0)_PAD );
    Properties:
    {
    }

[IoId=1]: 
Pin : Name = SDAT_B(0)
    Attributes:
        In Group/Port: True
        In Sync Option: SYNC
        Out Sync Option: NOSYNC
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: OPEN_DRAIN_LO
        VTrip: CMOS
        Slew: FAST
        Input Sync needed: True
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO RefSel: VCC_IO
        Required Capabilitites: DIGITAL, ROUTABLE
        Initial Value: 1
        IO Voltage: 0
    PORT MAP (
        pa_out => SDAT_B(0)__PA ,
        pad => SDAT_B(0)_PAD );
    Properties:
    {
    }

[IoId=2]: 
Pin : Name = E(0)
    Attributes:
        In Group/Port: True
        In Sync Option: AUTO
        Out Sync Option: NOSYNC
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: CMOS_OUT
        VTrip: EITHER
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO RefSel: VCC_IO
        Required Capabilitites: DIGITAL, ROUTABLE
        Initial Value: 0
        IO Voltage: 0
    PORT MAP (
        pa_out => E(0)__PA ,
        input => Net_815 ,
        pad => E(0)_PAD );
    Properties:
    {
    }

[IoId=3]: 
Pin : Name = V0(0)
    Attributes:
        In Group/Port: True
        In Sync Option: AUTO
        Out Sync Option: NOSYNC
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: CMOS_OUT
        VTrip: EITHER
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO RefSel: VCC_IO
        Required Capabilitites: DIGITAL, ROUTABLE
        Initial Value: 0
        IO Voltage: 0
    PORT MAP (
        pa_out => V0(0)__PA ,
        input => Net_254_local ,
        pad => V0(0)_PAD );
    Properties:
    {
    }

[IoId=5]: 
Pin : Name = MLEN(0)
    Attributes:
        In Group/Port: True
        In Sync Option: AUTO
        Out Sync Option: NOSYNC
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: CMOS_OUT
        VTrip: EITHER
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO RefSel: VCC_IO
        Required Capabilitites: DIGITAL, ROUTABLE
        Initial Value: 0
        IO Voltage: 0
    PORT MAP (
        pa_out => MLEN(0)__PA ,
        input => Net_1872 ,
        pad => MLEN(0)_PAD );
    Properties:
    {
    }

[IoId=6]: 
Pin : Name = COMPASS_DRDY(0)
    Attributes:
        In Group/Port: True
        In Sync Option: SYNC
        Out Sync Option: AUTO
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: HI_Z_DIGITAL
        VTrip: CMOS
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO RefSel: VCC_IO
        Required Capabilitites: DIGITAL, ROUTABLE
        Initial Value: 0
        IO Voltage: 0
    PORT MAP (
        pa_out => COMPASS_DRDY(0)__PA ,
        fb => Net_905 ,
        pad => COMPASS_DRDY(0)_PAD );
    Properties:
    {
    }

[IoId=7]: 
Pin : Name = RED(0)
    Attributes:
        In Group/Port: True
        In Sync Option: AUTO
        Out Sync Option: NOSYNC
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: OPEN_DRAIN_HI
        VTrip: EITHER
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO RefSel: VCC_IO
        Required Capabilitites: DIGITAL
        Initial Value: 0
        IO Voltage: 0
    PORT MAP (
        pa_out => RED(0)__PA ,
        pad => RED(0)_PAD );
    Properties:
    {
    }

Port 15 generates interrupt for logical port:
    logicalport: Name =\USB:Dp\
        PORT MAP (
            in_clock_en => tmpOE__SCLK_B_net_0 ,
            in_reset => zero ,
            out_clock_en => tmpOE__SCLK_B_net_0 ,
            out_reset => zero ,
            interrupt => \USB:Net_1010\ ,
            in_clock => ClockBlock_BUS_CLK );
        Properties:
        {
            drive_mode = "000"
            ibuf_enabled = "0"
            id = "2b269b96-47a4-4e9a-937e-76d4080bb211/618a72fc-5ddd-4df5-958f-a3d55102db42"
            init_dr_st = "0"
            input_buffer_sel = "00"
            input_clk_en = 0
            input_sync = "1"
            input_sync_mode = "0"
            intr_mode = "10"
            invert_in_clock = 0
            invert_in_clock_en = 0
            invert_in_reset = 0
            invert_out_clock = 0
            invert_out_clock_en = 0
            invert_out_reset = 0
            io_voltage = ""
            layout_mode = "CONTIGUOUS"
            oe_conn = "0"
            oe_reset = 0
            oe_sync = "0"
            output_clk_en = 0
            output_clock_mode = "0"
            output_conn = "0"
            output_mode = "0"
            output_reset = 0
            output_sync = "0"
            ovt_hyst_trim = "0"
            ovt_needed = "0"
            ovt_slew_control = "00"
            pa_in_clock = -1
            pa_in_clock_en = -1
            pa_in_reset = -1
            pa_out_clock = -1
            pa_out_clock_en = -1
            pa_out_reset = -1
            pin_aliases = ""
            pin_mode = "I"
            por_state = 4
            port_alias_group = ""
            port_alias_required = 0
            sio_group_cnt = 0
            sio_hifreq = ""
            sio_hyst = "1"
            sio_ibuf = "00000000"
            sio_info = "00"
            sio_obuf = "00000000"
            sio_refsel = "00000000"
            sio_vtrip = "00000000"
            slew_rate = "0"
            spanning = 0
            sw_only = 0
            use_annotation = "0"
            vtrip = "00"
            width = 1
        }
    and contains the following IO cells:
[IoId=3]: 
Pin : Name = RS(0)
    Attributes:
        In Group/Port: True
        In Sync Option: AUTO
        Out Sync Option: NOSYNC
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: CMOS_OUT
        VTrip: EITHER
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO RefSel: VCC_IO
        Required Capabilitites: DIGITAL, ROUTABLE
        Initial Value: 0
        IO Voltage: 0
    PORT MAP (
        pa_out => RS(0)__PA ,
        input => Net_814 ,
        pad => RS(0)_PAD );
    Properties:
    {
    }

[IoId=4]: 
Pin : Name = \Camera:XCLK(0)\
    Attributes:
        In Group/Port: True
        In Sync Option: AUTO
        Out Sync Option: NOSYNC
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: CMOS_OUT
        VTrip: EITHER
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO RefSel: VCC_IO
        Required Capabilitites: DIGITAL, ROUTABLE
        Initial Value: 0
        IO Voltage: 0
    PORT MAP (
        pa_out => \Camera:XCLK(0)\__PA ,
        input => Net_410_local ,
        pad => \Camera:XCLK(0)_PAD\ );
    Properties:
    {
    }

[IoId=5]: 
Pin : Name = \Camera:D(7)\
    Attributes:
        In Group/Port: True
        In Sync Option: NOSYNC
        Out Sync Option: AUTO
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: HI_Z_DIGITAL
        VTrip: CMOS
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO RefSel: VCC_IO
        Required Capabilitites: DIGITAL, ROUTABLE
        Initial Value: 0
        IO Voltage: 0
    PORT MAP (
        pa_out => \Camera:D(7)\__PA ,
        fb => \Camera:Net_38_7\ ,
        pad => \Camera:D(7)_PAD\ );
    Properties:
    {
    }

[IoId=6]: 
Pin : Name = \USB:Dp(0)\
    Attributes:
        In Group/Port: True
        In Sync Option: SYNC
        Out Sync Option: AUTO
        Interrupt generated: True
        Interrupt mode: FALLING
        Drive mode: HI_Z_ANALOG
        VTrip: CMOS
        Slew: FAST
        Input Sync needed: True
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: False
        Is OE Registered: False
        Uses Analog: True
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO RefSel: VCC_IO
        Required Capabilitites: USB_D_PLUS
        Initial Value: 0
        IO Voltage: 0
    PORT MAP (
        pa_out => \USB:Dp(0)\__PA ,
        analog_term => \USB:Net_1000\ ,
        pad => \USB:Dp(0)_PAD\ );
    Properties:
    {
    }

[IoId=7]: 
Pin : Name = \USB:Dm(0)\
    Attributes:
        In Group/Port: True
        In Sync Option: AUTO
        Out Sync Option: AUTO
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: HI_Z_ANALOG
        VTrip: EITHER
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: True
        Can contain Digital: False
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO RefSel: VCC_IO
        Required Capabilitites: USB_D_MINUS
        Initial Value: 0
        IO Voltage: 0
    PORT MAP (
        pa_out => \USB:Dm(0)\__PA ,
        analog_term => \USB:Net_597\ ,
        pad => \USB:Dm(0)_PAD\ );
    Properties:
    {
    }

CAN Fixed Block group 0: empty
Cache group 0: empty
CapSense group 0: empty
Clock group 0: 
    Clock Block @ [FFB(Clock,0)]: 
    clockblockcell: Name =ClockBlock
        PORT MAP (
            imo => ClockBlock_IMO ,
            pllout => ClockBlock_PLL_OUT ,
            ilo => ClockBlock_ILO ,
            clk_100k => ClockBlock_100k ,
            clk_1k => ClockBlock_1k ,
            clk_32k => ClockBlock_32k ,
            xtal => ClockBlock_XTAL ,
            clk_32k_xtal => ClockBlock_XTAL_32KHZ ,
            clk_sync => ClockBlock_MASTER_CLK ,
            clk_bus_glb => ClockBlock_BUS_CLK ,
            clk_bus => ClockBlock_BUS_CLK_local ,
            dclk_glb_0 => Net_410 ,
            dclk_0 => Net_410_local ,
            dclk_glb_1 => Net_52 ,
            dclk_1 => Net_52_local ,
            dclk_glb_2 => \I2C:Net_970\ ,
            dclk_2 => \I2C:Net_970_local\ ,
            dclk_glb_3 => Net_4386 ,
            dclk_3 => Net_4386_local ,
            dclk_glb_4 => Net_1260 ,
            dclk_4 => Net_1260_local ,
            dclk_glb_5 => Net_254 ,
            dclk_5 => Net_254_local );
        Properties:
        {
        }
Comparator Fixed Block group 0: empty
DFB Fixed Block group 0: empty
DSM Fixed Block group 0: empty
Decimator Fixed Block group 0: empty
EMIF Fixed Block group 0: empty
I2C Fixed Block group 0: 
    I2C Block @ [FFB(I2C,0)]: 
    i2ccell: Name =\Camera:I2C:I2C_FF\
        PORT MAP (
            clock => ClockBlock_BUS_CLK ,
            scl_in => \Camera:I2C:Net_1109_0\ ,
            sda_in => \Camera:I2C:Net_1109_1\ ,
            scl_out => \Camera:I2C:Net_643_0\ ,
            sda_out => \Camera:I2C:sda_x_wire\ ,
            interrupt => \Camera:I2C:Net_697\ );
        Properties:
        {
            cy_registers = ""
            use_wakeup = 0
        }
LCD Fixed Block group 0: empty
LVD group 0: empty
PM group 0: empty
SC Fixed Block group 0: empty
SPC group 0: empty
Timer Fixed Block group 0: 
    Timer Block @ [FFB(Timer,0)]: 
    timercell: Name =\Button:PWM:PWMHW\
        PORT MAP (
            clock => Net_52 ,
            enable => __ONE__ ,
            tc => \Button:Net_226\ ,
            cmp => \Button:Net_329\ ,
            irq => \Button:PWM:Net_54\ );
        Properties:
        {
            cy_registers = ""
        }
    Timer Block @ [FFB(Timer,1)]: 
    timercell: Name =\Gripper_PWM:PWMHW\
        PORT MAP (
            clock => Net_1260 ,
            enable => __ONE__ ,
            tc => \Gripper_PWM:Net_63\ ,
            cmp => Net_1591 ,
            irq => \Gripper_PWM:Net_54\ );
        Properties:
        {
            cy_registers = ""
        }
    Timer Block @ [FFB(Timer,2)]: 
    timercell: Name =\MOTOR_L:PWMHW\
        PORT MAP (
            clock => Net_1260 ,
            enable => __ONE__ ,
            tc => \MOTOR_L:Net_63\ ,
            cmp => Net_1872 ,
            irq => \MOTOR_L:Net_54\ );
        Properties:
        {
            cy_registers = ""
        }
    Timer Block @ [FFB(Timer,3)]: 
    timercell: Name =\MOTOR_R:PWMHW\
        PORT MAP (
            clock => Net_1260 ,
            enable => __ONE__ ,
            tc => \MOTOR_R:Net_63\ ,
            cmp => Net_2019 ,
            irq => \MOTOR_R:Net_54\ );
        Properties:
        {
            cy_registers = ""
        }
USB Fixed Block group 0: 
    USB Block @ [FFB(USB,0)]: 
    usbcell: Name =\USB:USB\
        PORT MAP (
            dp => \USB:Net_1000\ ,
            dm => \USB:Net_597\ ,
            sof_int => Net_820 ,
            arb_int => \USB:Net_79\ ,
            usb_int => \USB:Net_81\ ,
            ept_int_8 => \USB:ept_int_8\ ,
            ept_int_7 => \USB:ept_int_7\ ,
            ept_int_6 => \USB:ept_int_6\ ,
            ept_int_5 => \USB:ept_int_5\ ,
            ept_int_4 => \USB:ept_int_4\ ,
            ept_int_3 => \USB:ept_int_3\ ,
            ept_int_2 => \USB:ept_int_2\ ,
            ept_int_1 => \USB:ept_int_1\ ,
            ept_int_0 => \USB:ept_int_0\ ,
            ord_int => \USB:Net_95\ ,
            dma_req_7 => \USB:dma_req_7\ ,
            dma_req_6 => \USB:dma_req_6\ ,
            dma_req_5 => \USB:dma_req_5\ ,
            dma_req_4 => \USB:dma_req_4\ ,
            dma_req_3 => \USB:dma_req_3\ ,
            dma_req_2 => \USB:dma_req_2\ ,
            dma_req_1 => \USB:dma_req_1\ ,
            dma_req_0 => \USB:dma_req_0\ ,
            dma_termin => \USB:Net_824\ );
        Properties:
        {
            cy_registers = ""
        }
VIDAC Fixed Block group 0: empty
Opamp Fixed Block group 0: empty
CapSense Buffer group 0: empty
Vref group 0: empty
LPF Fixed Block group 0: empty
SAR Fixed Block group 0: empty
</CYPRESSTAG>
<CYPRESSTAG name="Port Configuration Details">

------------------------------------------------------------
Port Configuration report
------------------------------------------------------------
     |     |       | Interrupt |                  |                    | 
Port | Pin | Fixed |      Type |       Drive Mode |               Name | Connections
-----+-----+-------+-----------+------------------+--------------------+---------------------------------------------------------
   0 |   0 |     * |   FALLING |    OPEN_DRAIN_LO |          SCLK_A(0) | 
     |   1 |     * |      NONE |    OPEN_DRAIN_LO |          SDAT_A(0) | 
     |   2 |     * |      NONE |         CMOS_OUT |      ISR_CHECKP(0) | 
     |   4 |     * |      NONE |         CMOS_OUT |         ARM_PIN(0) | In(Net_1273)
     |   5 |     * |      NONE |         CMOS_OUT |     GRIPPER_PIN(0) | In(Net_1591)
     |   6 |     * |      NONE |         CMOS_OUT |              D6(0) | In(Net_818)
     |   7 |     * |      NONE |         CMOS_OUT |              D7(0) | In(Net_819)
-----+-----+-------+-----------+------------------+--------------------+---------------------------------------------------------
   1 |   6 |     * |      NONE |    OPEN_DRAIN_LO |         I2C_SDA(0) | FB(\I2C:Net_1109_1\), In(\I2C:sda_x_wire\)
     |   7 |     * |      NONE |    OPEN_DRAIN_LO |         I2C_SCL(0) | FB(\I2C:Net_1109_0\), In(\I2C:Net_643_3\)
-----+-----+-------+-----------+------------------+--------------------+---------------------------------------------------------
   2 |   0 |     * |      NONE |     HI_Z_DIGITAL |   \Camera:HREF(0)\ | FB(\Camera:Net_37\)
     |   2 |     * |      NONE |     HI_Z_DIGITAL |  \Camera:VSYNC(0)\ | 
     |   4 |     * |      NONE |    OPEN_DRAIN_LO |   \Camera:SIOC(0)\ | FB(\Camera:I2C:Net_1109_0\), In(\Camera:I2C:Net_643_0\)
     |   5 |     * |      NONE |    OPEN_DRAIN_LO |   \Camera:SIOD(0)\ | FB(\Camera:I2C:Net_1109_1\), In(\Camera:I2C:sda_x_wire\)
-----+-----+-------+-----------+------------------+--------------------+---------------------------------------------------------
   3 |   2 |     * |      NONE |     HI_Z_DIGITAL |         HC_ECHO(0) | FB(Net_885)
     |   3 |     * |      NONE |         CMOS_OUT |         HC_TRIG(0) | In(Net_1697)
-----+-----+-------+-----------+------------------+--------------------+---------------------------------------------------------
   4 |   0 |     * |      NONE |         CMOS_OUT |              D4(0) | In(Net_816)
     |   1 |     * |      NONE |         CMOS_OUT |              D5(0) | In(Net_817)
     |   4 |     * |      NONE |     HI_Z_DIGITAL |      \Camera:D(2)\ | FB(\Camera:Net_38_2\)
     |   5 |     * |      NONE |     HI_Z_DIGITAL |      \Camera:D(1)\ | FB(\Camera:Net_38_1\)
     |   6 |     * |      NONE |     HI_Z_DIGITAL |      \Camera:D(3)\ | FB(\Camera:Net_38_3\)
     |   7 |     * |      NONE |     HI_Z_DIGITAL |      \Camera:D(0)\ | FB(\Camera:Net_38_0\)
-----+-----+-------+-----------+------------------+--------------------+---------------------------------------------------------
   5 |   0 |     * |      NONE |         CMOS_OUT |           MRIN2(0) | 
     |   1 |     * |      NONE |         CMOS_OUT |            MREN(0) | In(Net_2019)
     |   4 |     * |      NONE |    OPEN_DRAIN_HI |           WHITE(0) | 
     |   5 |     * |      NONE |         CMOS_OUT |            BLUE(0) | 
     |   6 |     * |      NONE |    OPEN_DRAIN_HI |          ORANGE(0) | 
     |   7 |     * |      NONE |    RES_PULL_DOWN | \Button:Button(0)\ | FB(\Button:Net_76_0\), In(\Button:Net_329\)
-----+-----+-------+-----------+------------------+--------------------+---------------------------------------------------------
   6 |   0 |     * |      NONE |     HI_Z_DIGITAL |      \Camera:D(4)\ | FB(\Camera:Net_38_4\)
     |   1 |     * |      NONE |     HI_Z_DIGITAL |   \Camera:PCLK(0)\ | FB(\Camera:Net_42\)
     |   2 |     * |      NONE |     HI_Z_DIGITAL |      \Camera:D(5)\ | FB(\Camera:Net_38_5\)
     |   3 |     * |      NONE |     HI_Z_DIGITAL |      \Camera:D(6)\ | FB(\Camera:Net_38_6\)
     |   4 |     * |      NONE |    RES_PULL_DOWN | \Button:Button(1)\ | FB(\Button:Net_76_1\), In(\Button:Net_329\)
     |   5 |     * |      NONE |         CMOS_OUT |           MLIN1(0) | 
     |   6 |     * |      NONE |         CMOS_OUT |           MLIN2(0) | 
     |   7 |     * |      NONE |         CMOS_OUT |           MRIN1(0) | 
-----+-----+-------+-----------+------------------+--------------------+---------------------------------------------------------
  12 |   0 |     * |   FALLING |    OPEN_DRAIN_LO |          SCLK_B(0) | 
     |   1 |     * |      NONE |    OPEN_DRAIN_LO |          SDAT_B(0) | 
     |   2 |     * |      NONE |         CMOS_OUT |               E(0) | In(Net_815)
     |   3 |     * |      NONE |         CMOS_OUT |              V0(0) | In(Net_254_local)
     |   5 |     * |      NONE |         CMOS_OUT |            MLEN(0) | In(Net_1872)
     |   6 |     * |      NONE |     HI_Z_DIGITAL |    COMPASS_DRDY(0) | FB(Net_905)
     |   7 |     * |      NONE |    OPEN_DRAIN_HI |             RED(0) | 
-----+-----+-------+-----------+------------------+--------------------+---------------------------------------------------------
  15 |   3 |     * |      NONE |         CMOS_OUT |              RS(0) | In(Net_814)
     |   4 |     * |      NONE |         CMOS_OUT |   \Camera:XCLK(0)\ | In(Net_410_local)
     |   5 |     * |      NONE |     HI_Z_DIGITAL |      \Camera:D(7)\ | FB(\Camera:Net_38_7\)
     |   6 |     * |   FALLING |      HI_Z_ANALOG |        \USB:Dp(0)\ | Analog(\USB:Net_1000\)
     |   7 |     * |      NONE |      HI_Z_ANALOG |        \USB:Dm(0)\ | Analog(\USB:Net_597\)
---------------------------------------------------------------------------------------------------------------------------------
</CYPRESSTAG>
</CYPRESSTAG>
</CYPRESSTAG>
Digital component placer commit/Report: Elapsed time ==> 0s.008ms
Digital Placement phase: Elapsed time ==> 2s.792ms
</CYPRESSTAG>
<CYPRESSTAG name="Digital Routing">
Routing successful.
Digital Routing phase: Elapsed time ==> 4s.242ms
</CYPRESSTAG>
<CYPRESSTAG name="Bitstream and API generation">
Bitstream and API generation phase: Elapsed time ==> 0s.650ms
</CYPRESSTAG>
<CYPRESSTAG name="Bitstream verification">
Bitstream verification phase: Elapsed time ==> 0s.150ms
</CYPRESSTAG>
<CYPRESSTAG name="Static timing analysis">
Timing report is in camera_test_timing.html.
Static timing analysis phase: Elapsed time ==> 0s.817ms
</CYPRESSTAG>
<CYPRESSTAG name="Data reporting">
Data reporting phase: Elapsed time ==> 0s.000ms
</CYPRESSTAG>
<CYPRESSTAG name="Database update...">
Design database save phase: Elapsed time ==> 0s.351ms
</CYPRESSTAG>
cydsfit: Elapsed time ==> 10s.608ms
</CYPRESSTAG>
Fitter phase: Elapsed time ==> 10s.674ms
API generation phase: Elapsed time ==> 2s.799ms
Dependency generation phase: Elapsed time ==> 0s.017ms
Cleanup phase: Elapsed time ==> 0s.001ms
