
V2X_OBU.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   0000013c  08000000  08000000  00001000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         000086a8  08000140  08000140  00001140  2**4
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       00000410  080087e8  080087e8  000097e8  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM          00000008  08008bf8  08008bf8  00009bf8  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  4 .init_array   00000004  08008c00  08008c00  00009c00  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  5 .fini_array   00000004  08008c04  08008c04  00009c04  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  6 .data         00000078  20000008  08008c08  0000a008  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  7 .bss          00001d10  20000080  08008c80  0000a080  2**2
                  ALLOC
  8 ._user_heap_stack 00000600  20001d90  08008c80  0000ad90  2**0
                  ALLOC
  9 .ARM.attributes 00000030  00000000  00000000  0000a080  2**0
                  CONTENTS, READONLY
 10 .debug_info   00021e94  00000000  00000000  0000a0b0  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 11 .debug_abbrev 00004500  00000000  00000000  0002bf44  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 12 .debug_aranges 000020e0  00000000  00000000  00030448  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 13 .debug_rnglists 00001952  00000000  00000000  00032528  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_macro  000052f8  00000000  00000000  00033e7a  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_line   0001d7c0  00000000  00000000  00039172  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_str    000ee291  00000000  00000000  00056932  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .comment      00000043  00000000  00000000  00144bc3  2**0
                  CONTENTS, READONLY
 18 .debug_frame  00009398  00000000  00000000  00144c08  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .debug_line_str 00000069  00000000  00000000  0014dfa0  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

08000140 <__do_global_dtors_aux>:
 8000140:	b510      	push	{r4, lr}
 8000142:	4c05      	ldr	r4, [pc, #20]	@ (8000158 <__do_global_dtors_aux+0x18>)
 8000144:	7823      	ldrb	r3, [r4, #0]
 8000146:	b933      	cbnz	r3, 8000156 <__do_global_dtors_aux+0x16>
 8000148:	4b04      	ldr	r3, [pc, #16]	@ (800015c <__do_global_dtors_aux+0x1c>)
 800014a:	b113      	cbz	r3, 8000152 <__do_global_dtors_aux+0x12>
 800014c:	4804      	ldr	r0, [pc, #16]	@ (8000160 <__do_global_dtors_aux+0x20>)
 800014e:	f3af 8000 	nop.w
 8000152:	2301      	movs	r3, #1
 8000154:	7023      	strb	r3, [r4, #0]
 8000156:	bd10      	pop	{r4, pc}
 8000158:	20000080 	.word	0x20000080
 800015c:	00000000 	.word	0x00000000
 8000160:	080087d0 	.word	0x080087d0

08000164 <frame_dummy>:
 8000164:	b508      	push	{r3, lr}
 8000166:	4b03      	ldr	r3, [pc, #12]	@ (8000174 <frame_dummy+0x10>)
 8000168:	b11b      	cbz	r3, 8000172 <frame_dummy+0xe>
 800016a:	4903      	ldr	r1, [pc, #12]	@ (8000178 <frame_dummy+0x14>)
 800016c:	4803      	ldr	r0, [pc, #12]	@ (800017c <frame_dummy+0x18>)
 800016e:	f3af 8000 	nop.w
 8000172:	bd08      	pop	{r3, pc}
 8000174:	00000000 	.word	0x00000000
 8000178:	20000084 	.word	0x20000084
 800017c:	080087d0 	.word	0x080087d0

08000180 <memchr>:
 8000180:	f001 01ff 	and.w	r1, r1, #255	@ 0xff
 8000184:	2a10      	cmp	r2, #16
 8000186:	db2b      	blt.n	80001e0 <memchr+0x60>
 8000188:	f010 0f07 	tst.w	r0, #7
 800018c:	d008      	beq.n	80001a0 <memchr+0x20>
 800018e:	f810 3b01 	ldrb.w	r3, [r0], #1
 8000192:	3a01      	subs	r2, #1
 8000194:	428b      	cmp	r3, r1
 8000196:	d02d      	beq.n	80001f4 <memchr+0x74>
 8000198:	f010 0f07 	tst.w	r0, #7
 800019c:	b342      	cbz	r2, 80001f0 <memchr+0x70>
 800019e:	d1f6      	bne.n	800018e <memchr+0xe>
 80001a0:	b4f0      	push	{r4, r5, r6, r7}
 80001a2:	ea41 2101 	orr.w	r1, r1, r1, lsl #8
 80001a6:	ea41 4101 	orr.w	r1, r1, r1, lsl #16
 80001aa:	f022 0407 	bic.w	r4, r2, #7
 80001ae:	f07f 0700 	mvns.w	r7, #0
 80001b2:	2300      	movs	r3, #0
 80001b4:	e8f0 5602 	ldrd	r5, r6, [r0], #8
 80001b8:	3c08      	subs	r4, #8
 80001ba:	ea85 0501 	eor.w	r5, r5, r1
 80001be:	ea86 0601 	eor.w	r6, r6, r1
 80001c2:	fa85 f547 	uadd8	r5, r5, r7
 80001c6:	faa3 f587 	sel	r5, r3, r7
 80001ca:	fa86 f647 	uadd8	r6, r6, r7
 80001ce:	faa5 f687 	sel	r6, r5, r7
 80001d2:	b98e      	cbnz	r6, 80001f8 <memchr+0x78>
 80001d4:	d1ee      	bne.n	80001b4 <memchr+0x34>
 80001d6:	bcf0      	pop	{r4, r5, r6, r7}
 80001d8:	f001 01ff 	and.w	r1, r1, #255	@ 0xff
 80001dc:	f002 0207 	and.w	r2, r2, #7
 80001e0:	b132      	cbz	r2, 80001f0 <memchr+0x70>
 80001e2:	f810 3b01 	ldrb.w	r3, [r0], #1
 80001e6:	3a01      	subs	r2, #1
 80001e8:	ea83 0301 	eor.w	r3, r3, r1
 80001ec:	b113      	cbz	r3, 80001f4 <memchr+0x74>
 80001ee:	d1f8      	bne.n	80001e2 <memchr+0x62>
 80001f0:	2000      	movs	r0, #0
 80001f2:	4770      	bx	lr
 80001f4:	3801      	subs	r0, #1
 80001f6:	4770      	bx	lr
 80001f8:	2d00      	cmp	r5, #0
 80001fa:	bf06      	itte	eq
 80001fc:	4635      	moveq	r5, r6
 80001fe:	3803      	subeq	r0, #3
 8000200:	3807      	subne	r0, #7
 8000202:	f015 0f01 	tst.w	r5, #1
 8000206:	d107      	bne.n	8000218 <memchr+0x98>
 8000208:	3001      	adds	r0, #1
 800020a:	f415 7f80 	tst.w	r5, #256	@ 0x100
 800020e:	bf02      	ittt	eq
 8000210:	3001      	addeq	r0, #1
 8000212:	f415 3fc0 	tsteq.w	r5, #98304	@ 0x18000
 8000216:	3001      	addeq	r0, #1
 8000218:	bcf0      	pop	{r4, r5, r6, r7}
 800021a:	3801      	subs	r0, #1
 800021c:	4770      	bx	lr
 800021e:	bf00      	nop

08000220 <__aeabi_uldivmod>:
 8000220:	b953      	cbnz	r3, 8000238 <__aeabi_uldivmod+0x18>
 8000222:	b94a      	cbnz	r2, 8000238 <__aeabi_uldivmod+0x18>
 8000224:	2900      	cmp	r1, #0
 8000226:	bf08      	it	eq
 8000228:	2800      	cmpeq	r0, #0
 800022a:	bf1c      	itt	ne
 800022c:	f04f 31ff 	movne.w	r1, #4294967295	@ 0xffffffff
 8000230:	f04f 30ff 	movne.w	r0, #4294967295	@ 0xffffffff
 8000234:	f000 b988 	b.w	8000548 <__aeabi_idiv0>
 8000238:	f1ad 0c08 	sub.w	ip, sp, #8
 800023c:	e96d ce04 	strd	ip, lr, [sp, #-16]!
 8000240:	f000 f806 	bl	8000250 <__udivmoddi4>
 8000244:	f8dd e004 	ldr.w	lr, [sp, #4]
 8000248:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 800024c:	b004      	add	sp, #16
 800024e:	4770      	bx	lr

08000250 <__udivmoddi4>:
 8000250:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8000254:	9d08      	ldr	r5, [sp, #32]
 8000256:	468e      	mov	lr, r1
 8000258:	4604      	mov	r4, r0
 800025a:	4688      	mov	r8, r1
 800025c:	2b00      	cmp	r3, #0
 800025e:	d14a      	bne.n	80002f6 <__udivmoddi4+0xa6>
 8000260:	428a      	cmp	r2, r1
 8000262:	4617      	mov	r7, r2
 8000264:	d962      	bls.n	800032c <__udivmoddi4+0xdc>
 8000266:	fab2 f682 	clz	r6, r2
 800026a:	b14e      	cbz	r6, 8000280 <__udivmoddi4+0x30>
 800026c:	f1c6 0320 	rsb	r3, r6, #32
 8000270:	fa01 f806 	lsl.w	r8, r1, r6
 8000274:	fa20 f303 	lsr.w	r3, r0, r3
 8000278:	40b7      	lsls	r7, r6
 800027a:	ea43 0808 	orr.w	r8, r3, r8
 800027e:	40b4      	lsls	r4, r6
 8000280:	ea4f 4e17 	mov.w	lr, r7, lsr #16
 8000284:	fa1f fc87 	uxth.w	ip, r7
 8000288:	fbb8 f1fe 	udiv	r1, r8, lr
 800028c:	0c23      	lsrs	r3, r4, #16
 800028e:	fb0e 8811 	mls	r8, lr, r1, r8
 8000292:	ea43 4308 	orr.w	r3, r3, r8, lsl #16
 8000296:	fb01 f20c 	mul.w	r2, r1, ip
 800029a:	429a      	cmp	r2, r3
 800029c:	d909      	bls.n	80002b2 <__udivmoddi4+0x62>
 800029e:	18fb      	adds	r3, r7, r3
 80002a0:	f101 30ff 	add.w	r0, r1, #4294967295	@ 0xffffffff
 80002a4:	f080 80ea 	bcs.w	800047c <__udivmoddi4+0x22c>
 80002a8:	429a      	cmp	r2, r3
 80002aa:	f240 80e7 	bls.w	800047c <__udivmoddi4+0x22c>
 80002ae:	3902      	subs	r1, #2
 80002b0:	443b      	add	r3, r7
 80002b2:	1a9a      	subs	r2, r3, r2
 80002b4:	b2a3      	uxth	r3, r4
 80002b6:	fbb2 f0fe 	udiv	r0, r2, lr
 80002ba:	fb0e 2210 	mls	r2, lr, r0, r2
 80002be:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 80002c2:	fb00 fc0c 	mul.w	ip, r0, ip
 80002c6:	459c      	cmp	ip, r3
 80002c8:	d909      	bls.n	80002de <__udivmoddi4+0x8e>
 80002ca:	18fb      	adds	r3, r7, r3
 80002cc:	f100 32ff 	add.w	r2, r0, #4294967295	@ 0xffffffff
 80002d0:	f080 80d6 	bcs.w	8000480 <__udivmoddi4+0x230>
 80002d4:	459c      	cmp	ip, r3
 80002d6:	f240 80d3 	bls.w	8000480 <__udivmoddi4+0x230>
 80002da:	443b      	add	r3, r7
 80002dc:	3802      	subs	r0, #2
 80002de:	ea40 4001 	orr.w	r0, r0, r1, lsl #16
 80002e2:	eba3 030c 	sub.w	r3, r3, ip
 80002e6:	2100      	movs	r1, #0
 80002e8:	b11d      	cbz	r5, 80002f2 <__udivmoddi4+0xa2>
 80002ea:	40f3      	lsrs	r3, r6
 80002ec:	2200      	movs	r2, #0
 80002ee:	e9c5 3200 	strd	r3, r2, [r5]
 80002f2:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 80002f6:	428b      	cmp	r3, r1
 80002f8:	d905      	bls.n	8000306 <__udivmoddi4+0xb6>
 80002fa:	b10d      	cbz	r5, 8000300 <__udivmoddi4+0xb0>
 80002fc:	e9c5 0100 	strd	r0, r1, [r5]
 8000300:	2100      	movs	r1, #0
 8000302:	4608      	mov	r0, r1
 8000304:	e7f5      	b.n	80002f2 <__udivmoddi4+0xa2>
 8000306:	fab3 f183 	clz	r1, r3
 800030a:	2900      	cmp	r1, #0
 800030c:	d146      	bne.n	800039c <__udivmoddi4+0x14c>
 800030e:	4573      	cmp	r3, lr
 8000310:	d302      	bcc.n	8000318 <__udivmoddi4+0xc8>
 8000312:	4282      	cmp	r2, r0
 8000314:	f200 8105 	bhi.w	8000522 <__udivmoddi4+0x2d2>
 8000318:	1a84      	subs	r4, r0, r2
 800031a:	eb6e 0203 	sbc.w	r2, lr, r3
 800031e:	2001      	movs	r0, #1
 8000320:	4690      	mov	r8, r2
 8000322:	2d00      	cmp	r5, #0
 8000324:	d0e5      	beq.n	80002f2 <__udivmoddi4+0xa2>
 8000326:	e9c5 4800 	strd	r4, r8, [r5]
 800032a:	e7e2      	b.n	80002f2 <__udivmoddi4+0xa2>
 800032c:	2a00      	cmp	r2, #0
 800032e:	f000 8090 	beq.w	8000452 <__udivmoddi4+0x202>
 8000332:	fab2 f682 	clz	r6, r2
 8000336:	2e00      	cmp	r6, #0
 8000338:	f040 80a4 	bne.w	8000484 <__udivmoddi4+0x234>
 800033c:	1a8a      	subs	r2, r1, r2
 800033e:	0c03      	lsrs	r3, r0, #16
 8000340:	ea4f 4e17 	mov.w	lr, r7, lsr #16
 8000344:	b280      	uxth	r0, r0
 8000346:	b2bc      	uxth	r4, r7
 8000348:	2101      	movs	r1, #1
 800034a:	fbb2 fcfe 	udiv	ip, r2, lr
 800034e:	fb0e 221c 	mls	r2, lr, ip, r2
 8000352:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 8000356:	fb04 f20c 	mul.w	r2, r4, ip
 800035a:	429a      	cmp	r2, r3
 800035c:	d907      	bls.n	800036e <__udivmoddi4+0x11e>
 800035e:	18fb      	adds	r3, r7, r3
 8000360:	f10c 38ff 	add.w	r8, ip, #4294967295	@ 0xffffffff
 8000364:	d202      	bcs.n	800036c <__udivmoddi4+0x11c>
 8000366:	429a      	cmp	r2, r3
 8000368:	f200 80e0 	bhi.w	800052c <__udivmoddi4+0x2dc>
 800036c:	46c4      	mov	ip, r8
 800036e:	1a9b      	subs	r3, r3, r2
 8000370:	fbb3 f2fe 	udiv	r2, r3, lr
 8000374:	fb0e 3312 	mls	r3, lr, r2, r3
 8000378:	ea40 4303 	orr.w	r3, r0, r3, lsl #16
 800037c:	fb02 f404 	mul.w	r4, r2, r4
 8000380:	429c      	cmp	r4, r3
 8000382:	d907      	bls.n	8000394 <__udivmoddi4+0x144>
 8000384:	18fb      	adds	r3, r7, r3
 8000386:	f102 30ff 	add.w	r0, r2, #4294967295	@ 0xffffffff
 800038a:	d202      	bcs.n	8000392 <__udivmoddi4+0x142>
 800038c:	429c      	cmp	r4, r3
 800038e:	f200 80ca 	bhi.w	8000526 <__udivmoddi4+0x2d6>
 8000392:	4602      	mov	r2, r0
 8000394:	1b1b      	subs	r3, r3, r4
 8000396:	ea42 400c 	orr.w	r0, r2, ip, lsl #16
 800039a:	e7a5      	b.n	80002e8 <__udivmoddi4+0x98>
 800039c:	f1c1 0620 	rsb	r6, r1, #32
 80003a0:	408b      	lsls	r3, r1
 80003a2:	fa22 f706 	lsr.w	r7, r2, r6
 80003a6:	431f      	orrs	r7, r3
 80003a8:	fa0e f401 	lsl.w	r4, lr, r1
 80003ac:	fa20 f306 	lsr.w	r3, r0, r6
 80003b0:	fa2e fe06 	lsr.w	lr, lr, r6
 80003b4:	ea4f 4917 	mov.w	r9, r7, lsr #16
 80003b8:	4323      	orrs	r3, r4
 80003ba:	fa00 f801 	lsl.w	r8, r0, r1
 80003be:	fa1f fc87 	uxth.w	ip, r7
 80003c2:	fbbe f0f9 	udiv	r0, lr, r9
 80003c6:	0c1c      	lsrs	r4, r3, #16
 80003c8:	fb09 ee10 	mls	lr, r9, r0, lr
 80003cc:	ea44 440e 	orr.w	r4, r4, lr, lsl #16
 80003d0:	fb00 fe0c 	mul.w	lr, r0, ip
 80003d4:	45a6      	cmp	lr, r4
 80003d6:	fa02 f201 	lsl.w	r2, r2, r1
 80003da:	d909      	bls.n	80003f0 <__udivmoddi4+0x1a0>
 80003dc:	193c      	adds	r4, r7, r4
 80003de:	f100 3aff 	add.w	sl, r0, #4294967295	@ 0xffffffff
 80003e2:	f080 809c 	bcs.w	800051e <__udivmoddi4+0x2ce>
 80003e6:	45a6      	cmp	lr, r4
 80003e8:	f240 8099 	bls.w	800051e <__udivmoddi4+0x2ce>
 80003ec:	3802      	subs	r0, #2
 80003ee:	443c      	add	r4, r7
 80003f0:	eba4 040e 	sub.w	r4, r4, lr
 80003f4:	fa1f fe83 	uxth.w	lr, r3
 80003f8:	fbb4 f3f9 	udiv	r3, r4, r9
 80003fc:	fb09 4413 	mls	r4, r9, r3, r4
 8000400:	ea4e 4404 	orr.w	r4, lr, r4, lsl #16
 8000404:	fb03 fc0c 	mul.w	ip, r3, ip
 8000408:	45a4      	cmp	ip, r4
 800040a:	d908      	bls.n	800041e <__udivmoddi4+0x1ce>
 800040c:	193c      	adds	r4, r7, r4
 800040e:	f103 3eff 	add.w	lr, r3, #4294967295	@ 0xffffffff
 8000412:	f080 8082 	bcs.w	800051a <__udivmoddi4+0x2ca>
 8000416:	45a4      	cmp	ip, r4
 8000418:	d97f      	bls.n	800051a <__udivmoddi4+0x2ca>
 800041a:	3b02      	subs	r3, #2
 800041c:	443c      	add	r4, r7
 800041e:	ea43 4000 	orr.w	r0, r3, r0, lsl #16
 8000422:	eba4 040c 	sub.w	r4, r4, ip
 8000426:	fba0 ec02 	umull	lr, ip, r0, r2
 800042a:	4564      	cmp	r4, ip
 800042c:	4673      	mov	r3, lr
 800042e:	46e1      	mov	r9, ip
 8000430:	d362      	bcc.n	80004f8 <__udivmoddi4+0x2a8>
 8000432:	d05f      	beq.n	80004f4 <__udivmoddi4+0x2a4>
 8000434:	b15d      	cbz	r5, 800044e <__udivmoddi4+0x1fe>
 8000436:	ebb8 0203 	subs.w	r2, r8, r3
 800043a:	eb64 0409 	sbc.w	r4, r4, r9
 800043e:	fa04 f606 	lsl.w	r6, r4, r6
 8000442:	fa22 f301 	lsr.w	r3, r2, r1
 8000446:	431e      	orrs	r6, r3
 8000448:	40cc      	lsrs	r4, r1
 800044a:	e9c5 6400 	strd	r6, r4, [r5]
 800044e:	2100      	movs	r1, #0
 8000450:	e74f      	b.n	80002f2 <__udivmoddi4+0xa2>
 8000452:	fbb1 fcf2 	udiv	ip, r1, r2
 8000456:	0c01      	lsrs	r1, r0, #16
 8000458:	ea41 410e 	orr.w	r1, r1, lr, lsl #16
 800045c:	b280      	uxth	r0, r0
 800045e:	ea40 4201 	orr.w	r2, r0, r1, lsl #16
 8000462:	463b      	mov	r3, r7
 8000464:	4638      	mov	r0, r7
 8000466:	463c      	mov	r4, r7
 8000468:	46b8      	mov	r8, r7
 800046a:	46be      	mov	lr, r7
 800046c:	2620      	movs	r6, #32
 800046e:	fbb1 f1f7 	udiv	r1, r1, r7
 8000472:	eba2 0208 	sub.w	r2, r2, r8
 8000476:	ea41 410c 	orr.w	r1, r1, ip, lsl #16
 800047a:	e766      	b.n	800034a <__udivmoddi4+0xfa>
 800047c:	4601      	mov	r1, r0
 800047e:	e718      	b.n	80002b2 <__udivmoddi4+0x62>
 8000480:	4610      	mov	r0, r2
 8000482:	e72c      	b.n	80002de <__udivmoddi4+0x8e>
 8000484:	f1c6 0220 	rsb	r2, r6, #32
 8000488:	fa2e f302 	lsr.w	r3, lr, r2
 800048c:	40b7      	lsls	r7, r6
 800048e:	40b1      	lsls	r1, r6
 8000490:	fa20 f202 	lsr.w	r2, r0, r2
 8000494:	ea4f 4e17 	mov.w	lr, r7, lsr #16
 8000498:	430a      	orrs	r2, r1
 800049a:	fbb3 f8fe 	udiv	r8, r3, lr
 800049e:	b2bc      	uxth	r4, r7
 80004a0:	fb0e 3318 	mls	r3, lr, r8, r3
 80004a4:	0c11      	lsrs	r1, r2, #16
 80004a6:	ea41 4103 	orr.w	r1, r1, r3, lsl #16
 80004aa:	fb08 f904 	mul.w	r9, r8, r4
 80004ae:	40b0      	lsls	r0, r6
 80004b0:	4589      	cmp	r9, r1
 80004b2:	ea4f 4310 	mov.w	r3, r0, lsr #16
 80004b6:	b280      	uxth	r0, r0
 80004b8:	d93e      	bls.n	8000538 <__udivmoddi4+0x2e8>
 80004ba:	1879      	adds	r1, r7, r1
 80004bc:	f108 3cff 	add.w	ip, r8, #4294967295	@ 0xffffffff
 80004c0:	d201      	bcs.n	80004c6 <__udivmoddi4+0x276>
 80004c2:	4589      	cmp	r9, r1
 80004c4:	d81f      	bhi.n	8000506 <__udivmoddi4+0x2b6>
 80004c6:	eba1 0109 	sub.w	r1, r1, r9
 80004ca:	fbb1 f9fe 	udiv	r9, r1, lr
 80004ce:	fb09 f804 	mul.w	r8, r9, r4
 80004d2:	fb0e 1119 	mls	r1, lr, r9, r1
 80004d6:	b292      	uxth	r2, r2
 80004d8:	ea42 4201 	orr.w	r2, r2, r1, lsl #16
 80004dc:	4542      	cmp	r2, r8
 80004de:	d229      	bcs.n	8000534 <__udivmoddi4+0x2e4>
 80004e0:	18ba      	adds	r2, r7, r2
 80004e2:	f109 31ff 	add.w	r1, r9, #4294967295	@ 0xffffffff
 80004e6:	d2c4      	bcs.n	8000472 <__udivmoddi4+0x222>
 80004e8:	4542      	cmp	r2, r8
 80004ea:	d2c2      	bcs.n	8000472 <__udivmoddi4+0x222>
 80004ec:	f1a9 0102 	sub.w	r1, r9, #2
 80004f0:	443a      	add	r2, r7
 80004f2:	e7be      	b.n	8000472 <__udivmoddi4+0x222>
 80004f4:	45f0      	cmp	r8, lr
 80004f6:	d29d      	bcs.n	8000434 <__udivmoddi4+0x1e4>
 80004f8:	ebbe 0302 	subs.w	r3, lr, r2
 80004fc:	eb6c 0c07 	sbc.w	ip, ip, r7
 8000500:	3801      	subs	r0, #1
 8000502:	46e1      	mov	r9, ip
 8000504:	e796      	b.n	8000434 <__udivmoddi4+0x1e4>
 8000506:	eba7 0909 	sub.w	r9, r7, r9
 800050a:	4449      	add	r1, r9
 800050c:	f1a8 0c02 	sub.w	ip, r8, #2
 8000510:	fbb1 f9fe 	udiv	r9, r1, lr
 8000514:	fb09 f804 	mul.w	r8, r9, r4
 8000518:	e7db      	b.n	80004d2 <__udivmoddi4+0x282>
 800051a:	4673      	mov	r3, lr
 800051c:	e77f      	b.n	800041e <__udivmoddi4+0x1ce>
 800051e:	4650      	mov	r0, sl
 8000520:	e766      	b.n	80003f0 <__udivmoddi4+0x1a0>
 8000522:	4608      	mov	r0, r1
 8000524:	e6fd      	b.n	8000322 <__udivmoddi4+0xd2>
 8000526:	443b      	add	r3, r7
 8000528:	3a02      	subs	r2, #2
 800052a:	e733      	b.n	8000394 <__udivmoddi4+0x144>
 800052c:	f1ac 0c02 	sub.w	ip, ip, #2
 8000530:	443b      	add	r3, r7
 8000532:	e71c      	b.n	800036e <__udivmoddi4+0x11e>
 8000534:	4649      	mov	r1, r9
 8000536:	e79c      	b.n	8000472 <__udivmoddi4+0x222>
 8000538:	eba1 0109 	sub.w	r1, r1, r9
 800053c:	46c4      	mov	ip, r8
 800053e:	fbb1 f9fe 	udiv	r9, r1, lr
 8000542:	fb09 f804 	mul.w	r8, r9, r4
 8000546:	e7c4      	b.n	80004d2 <__udivmoddi4+0x282>

08000548 <__aeabi_idiv0>:
 8000548:	4770      	bx	lr
 800054a:	bf00      	nop

0800054c <ITM_SendChar>:
           \li Is blocking when a debugger is connected, but the previous character sent has not been transmitted.
  \param [in]     ch  Character to transmit.
  \returns            Character to transmit.
 */
__STATIC_INLINE uint32_t ITM_SendChar (uint32_t ch)
{
 800054c:	b480      	push	{r7}
 800054e:	b083      	sub	sp, #12
 8000550:	af00      	add	r7, sp, #0
 8000552:	6078      	str	r0, [r7, #4]
  if (((ITM->TCR & ITM_TCR_ITMENA_Msk) != 0UL) &&      /* ITM enabled */
 8000554:	f04f 4360 	mov.w	r3, #3758096384	@ 0xe0000000
 8000558:	f8d3 3e80 	ldr.w	r3, [r3, #3712]	@ 0xe80
 800055c:	f003 0301 	and.w	r3, r3, #1
 8000560:	2b00      	cmp	r3, #0
 8000562:	d013      	beq.n	800058c <ITM_SendChar+0x40>
      ((ITM->TER & 1UL               ) != 0UL)   )     /* ITM Port #0 enabled */
 8000564:	f04f 4360 	mov.w	r3, #3758096384	@ 0xe0000000
 8000568:	f8d3 3e00 	ldr.w	r3, [r3, #3584]	@ 0xe00
 800056c:	f003 0301 	and.w	r3, r3, #1
  if (((ITM->TCR & ITM_TCR_ITMENA_Msk) != 0UL) &&      /* ITM enabled */
 8000570:	2b00      	cmp	r3, #0
 8000572:	d00b      	beq.n	800058c <ITM_SendChar+0x40>
  {
    while (ITM->PORT[0U].u32 == 0UL)
 8000574:	e000      	b.n	8000578 <ITM_SendChar+0x2c>
    {
      __NOP();
 8000576:	bf00      	nop
    while (ITM->PORT[0U].u32 == 0UL)
 8000578:	f04f 4360 	mov.w	r3, #3758096384	@ 0xe0000000
 800057c:	681b      	ldr	r3, [r3, #0]
 800057e:	2b00      	cmp	r3, #0
 8000580:	d0f9      	beq.n	8000576 <ITM_SendChar+0x2a>
    }
    ITM->PORT[0U].u8 = (uint8_t)ch;
 8000582:	f04f 4360 	mov.w	r3, #3758096384	@ 0xe0000000
 8000586:	687a      	ldr	r2, [r7, #4]
 8000588:	b2d2      	uxtb	r2, r2
 800058a:	701a      	strb	r2, [r3, #0]
  }
  return (ch);
 800058c:	687b      	ldr	r3, [r7, #4]
}
 800058e:	4618      	mov	r0, r3
 8000590:	370c      	adds	r7, #12
 8000592:	46bd      	mov	sp, r7
 8000594:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000598:	4770      	bx	lr

0800059a <LL_AHB2_GRP1_EnableClock>:
  *         @arg @ref LL_AHB2_GRP1_PERIPH_AES1 (*)
  * @note  (*) Not supported by all the devices
  * @retval None
  */
__STATIC_INLINE void LL_AHB2_GRP1_EnableClock(uint32_t Periphs)
{
 800059a:	b480      	push	{r7}
 800059c:	b085      	sub	sp, #20
 800059e:	af00      	add	r7, sp, #0
 80005a0:	6078      	str	r0, [r7, #4]
  __IO uint32_t tmpreg;
  SET_BIT(RCC->AHB2ENR, Periphs);
 80005a2:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 80005a6:	6cda      	ldr	r2, [r3, #76]	@ 0x4c
 80005a8:	f04f 41b0 	mov.w	r1, #1476395008	@ 0x58000000
 80005ac:	687b      	ldr	r3, [r7, #4]
 80005ae:	4313      	orrs	r3, r2
 80005b0:	64cb      	str	r3, [r1, #76]	@ 0x4c
  /* Delay after an RCC peripheral clock enabling */
  tmpreg = READ_BIT(RCC->AHB2ENR, Periphs);
 80005b2:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 80005b6:	6cda      	ldr	r2, [r3, #76]	@ 0x4c
 80005b8:	687b      	ldr	r3, [r7, #4]
 80005ba:	4013      	ands	r3, r2
 80005bc:	60fb      	str	r3, [r7, #12]
  (void)tmpreg;
 80005be:	68fb      	ldr	r3, [r7, #12]
}
 80005c0:	bf00      	nop
 80005c2:	3714      	adds	r7, #20
 80005c4:	46bd      	mov	sp, r7
 80005c6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80005ca:	4770      	bx	lr

080005cc <ValidateReceivedData>:
/* USER CODE END PFP */

/* Private user code ---------------------------------------------------------*/
/* USER CODE BEGIN 0 */
//THIS IS TO VALIDATE RECEIVED DATA frome ESP-NOW 
uint8_t ValidateReceivedData(Item *data) {
 80005cc:	b480      	push	{r7}
 80005ce:	b085      	sub	sp, #20
 80005d0:	af00      	add	r7, sp, #0
 80005d2:	6078      	str	r0, [r7, #4]
    // Check if at least one byte of MAC address is non-zero
    for (int i = 0; i < 6; i++) {
 80005d4:	2300      	movs	r3, #0
 80005d6:	60fb      	str	r3, [r7, #12]
 80005d8:	e00b      	b.n	80005f2 <ValidateReceivedData+0x26>
        if (data->MacAddress[i] != 0) {
 80005da:	687a      	ldr	r2, [r7, #4]
 80005dc:	68fb      	ldr	r3, [r7, #12]
 80005de:	4413      	add	r3, r2
 80005e0:	3304      	adds	r3, #4
 80005e2:	781b      	ldrb	r3, [r3, #0]
 80005e4:	2b00      	cmp	r3, #0
 80005e6:	d001      	beq.n	80005ec <ValidateReceivedData+0x20>
            return 1;
 80005e8:	2301      	movs	r3, #1
 80005ea:	e006      	b.n	80005fa <ValidateReceivedData+0x2e>
    for (int i = 0; i < 6; i++) {
 80005ec:	68fb      	ldr	r3, [r7, #12]
 80005ee:	3301      	adds	r3, #1
 80005f0:	60fb      	str	r3, [r7, #12]
 80005f2:	68fb      	ldr	r3, [r7, #12]
 80005f4:	2b05      	cmp	r3, #5
 80005f6:	ddf0      	ble.n	80005da <ValidateReceivedData+0xe>
        }
    }
    return 0;
 80005f8:	2300      	movs	r3, #0
}
 80005fa:	4618      	mov	r0, r3
 80005fc:	3714      	adds	r7, #20
 80005fe:	46bd      	mov	sp, r7
 8000600:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000604:	4770      	bx	lr

08000606 <ValidateReceivedCANData>:

//THIS IS TO VALIDATE RECEIVED DATA frome CAN
uint8_t ValidateReceivedCANData(CANFrame *data) {
 8000606:	b480      	push	{r7}
 8000608:	b083      	sub	sp, #12
 800060a:	af00      	add	r7, sp, #0
 800060c:	6078      	str	r0, [r7, #4]
    if (data->can_id == 0 || data->dlc > 8) {
 800060e:	687b      	ldr	r3, [r7, #4]
 8000610:	681b      	ldr	r3, [r3, #0]
 8000612:	2b00      	cmp	r3, #0
 8000614:	d003      	beq.n	800061e <ValidateReceivedCANData+0x18>
 8000616:	687b      	ldr	r3, [r7, #4]
 8000618:	791b      	ldrb	r3, [r3, #4]
 800061a:	2b08      	cmp	r3, #8
 800061c:	d901      	bls.n	8000622 <ValidateReceivedCANData+0x1c>
        return 0;  // Invalid
 800061e:	2300      	movs	r3, #0
 8000620:	e000      	b.n	8000624 <ValidateReceivedCANData+0x1e>
    }
    return 1; // Accept
 8000622:	2301      	movs	r3, #1
}
 8000624:	4618      	mov	r0, r3
 8000626:	370c      	adds	r7, #12
 8000628:	46bd      	mov	sp, r7
 800062a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800062e:	4770      	bx	lr

08000630 <main>:
/**
  * @brief  The application entry point.
  * @retval int
  */
int main(void)
{
 8000630:	b580      	push	{r7, lr}
 8000632:	af00      	add	r7, sp, #0
  /* USER CODE END 1 */

  /* MCU Configuration--------------------------------------------------------*/

  /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
  HAL_Init();
 8000634:	f000 fefc 	bl	8001430 <HAL_Init>

  /* USER CODE BEGIN Init */
  /* USER CODE END Init */

  /* Configure the system clock */
  SystemClock_Config();
 8000638:	f000 f874 	bl	8000724 <SystemClock_Config>

  /* Configure the peripherals common clocks */
  PeriphCommonClock_Config();
 800063c:	f000 f8ca 	bl	80007d4 <PeriphCommonClock_Config>

  /* USER CODE BEGIN SysInit */
  /* USER CODE END SysInit */

  /* Initialize all configured peripherals */
  MX_GPIO_Init();
 8000640:	f000 f97e 	bl	8000940 <MX_GPIO_Init>
  MX_USART1_UART_Init();
 8000644:	f000 f930 	bl	80008a8 <MX_USART1_UART_Init>
  MX_LPUART1_UART_Init();
 8000648:	f000 f8e2 	bl	8000810 <MX_LPUART1_UART_Init>
  /* USER CODE BEGIN 2 */

  printf("STM32 will start receiving Item struct data via USART and LPUART...\n");
 800064c:	4826      	ldr	r0, [pc, #152]	@ (80006e8 <main+0xb8>)
 800064e:	f007 f9bd 	bl	80079cc <puts>
  /* USER CODE END 2 */

  /* Init scheduler */
  osKernelInitialize();
 8000652:	f004 fa9f 	bl	8004b94 <osKernelInitialize>

  /* USER CODE BEGIN RTOS_TIMERS */
  /* USER CODE END RTOS_TIMERS */

  /* USER CODE BEGIN RTOS_QUEUES */
  UARTQueue = xQueueCreate(10, sizeof(Item));  // Increased queue size
 8000656:	2200      	movs	r2, #0
 8000658:	210c      	movs	r1, #12
 800065a:	200a      	movs	r0, #10
 800065c:	f004 fd61 	bl	8005122 <xQueueGenericCreate>
 8000660:	4603      	mov	r3, r0
 8000662:	4a22      	ldr	r2, [pc, #136]	@ (80006ec <main+0xbc>)
 8000664:	6013      	str	r3, [r2, #0]
  if (UARTQueue == NULL) {
 8000666:	4b21      	ldr	r3, [pc, #132]	@ (80006ec <main+0xbc>)
 8000668:	681b      	ldr	r3, [r3, #0]
 800066a:	2b00      	cmp	r3, #0
 800066c:	d101      	bne.n	8000672 <main+0x42>
      Error_Handler(); // Handle queue creation failure
 800066e:	f000 fb7a 	bl	8000d66 <Error_Handler>
  }
  UARTQueue2 = xQueueCreate(10, sizeof(CANFrame));  // Increased queue size
 8000672:	2200      	movs	r2, #0
 8000674:	2110      	movs	r1, #16
 8000676:	200a      	movs	r0, #10
 8000678:	f004 fd53 	bl	8005122 <xQueueGenericCreate>
 800067c:	4603      	mov	r3, r0
 800067e:	4a1c      	ldr	r2, [pc, #112]	@ (80006f0 <main+0xc0>)
 8000680:	6013      	str	r3, [r2, #0]
  if (UARTQueue2 == NULL) {
 8000682:	4b1b      	ldr	r3, [pc, #108]	@ (80006f0 <main+0xc0>)
 8000684:	681b      	ldr	r3, [r3, #0]
 8000686:	2b00      	cmp	r3, #0
 8000688:	d101      	bne.n	800068e <main+0x5e>
      Error_Handler(); // Handle queue creation failure
 800068a:	f000 fb6c 	bl	8000d66 <Error_Handler>
  }
  /* USER CODE END RTOS_QUEUES */

  /* Create the thread(s) */
  /* creation of SenderTask */
  SenderTaskHandle = osThreadNew(StartSenderTask, NULL, &SenderTask_attributes);
 800068e:	4a19      	ldr	r2, [pc, #100]	@ (80006f4 <main+0xc4>)
 8000690:	2100      	movs	r1, #0
 8000692:	4819      	ldr	r0, [pc, #100]	@ (80006f8 <main+0xc8>)
 8000694:	f004 fac8 	bl	8004c28 <osThreadNew>
 8000698:	4603      	mov	r3, r0
 800069a:	4a18      	ldr	r2, [pc, #96]	@ (80006fc <main+0xcc>)
 800069c:	6013      	str	r3, [r2, #0]

  /* creation of TskUART */
  TskUARTHandle = osThreadNew(StartTskUART, NULL, &TskUART_attributes);
 800069e:	4a18      	ldr	r2, [pc, #96]	@ (8000700 <main+0xd0>)
 80006a0:	2100      	movs	r1, #0
 80006a2:	4818      	ldr	r0, [pc, #96]	@ (8000704 <main+0xd4>)
 80006a4:	f004 fac0 	bl	8004c28 <osThreadNew>
 80006a8:	4603      	mov	r3, r0
 80006aa:	4a17      	ldr	r2, [pc, #92]	@ (8000708 <main+0xd8>)
 80006ac:	6013      	str	r3, [r2, #0]

  /* creation of SenderTask2 */
  SenderTask2Handle = osThreadNew(StartSenderTask2, NULL, &SenderTask2_attributes);
 80006ae:	4a17      	ldr	r2, [pc, #92]	@ (800070c <main+0xdc>)
 80006b0:	2100      	movs	r1, #0
 80006b2:	4817      	ldr	r0, [pc, #92]	@ (8000710 <main+0xe0>)
 80006b4:	f004 fab8 	bl	8004c28 <osThreadNew>
 80006b8:	4603      	mov	r3, r0
 80006ba:	4a16      	ldr	r2, [pc, #88]	@ (8000714 <main+0xe4>)
 80006bc:	6013      	str	r3, [r2, #0]

  /* creation of TskUART2 */
  TskUART2Handle = osThreadNew(StartTskUART2, NULL, &TskUART2_attributes);
 80006be:	4a16      	ldr	r2, [pc, #88]	@ (8000718 <main+0xe8>)
 80006c0:	2100      	movs	r1, #0
 80006c2:	4816      	ldr	r0, [pc, #88]	@ (800071c <main+0xec>)
 80006c4:	f004 fab0 	bl	8004c28 <osThreadNew>
 80006c8:	4603      	mov	r3, r0
 80006ca:	4a15      	ldr	r2, [pc, #84]	@ (8000720 <main+0xf0>)
 80006cc:	6013      	str	r3, [r2, #0]

  /* USER CODE BEGIN RTOS_EVENTS */
  /* USER CODE END RTOS_EVENTS */

  /* Initialize leds */
  BSP_LED_Init(LED_BLUE);//Indicates received data from CAN bus via usart1rx
 80006ce:	2000      	movs	r0, #0
 80006d0:	f000 fe5a 	bl	8001388 <BSP_LED_Init>
  BSP_LED_Init(LED_GREEN);//Indicates received data from esp-now ESP32 via lpuart1 rx
 80006d4:	2001      	movs	r0, #1
 80006d6:	f000 fe57 	bl	8001388 <BSP_LED_Init>
  BSP_LED_Init(LED_RED);//Indicates transmitted data to esp-now ESP32 via lpuart1 tx 
 80006da:	2002      	movs	r0, #2
 80006dc:	f000 fe54 	bl	8001388 <BSP_LED_Init>
  /* Start scheduler */
  osKernelStart();
 80006e0:	f004 fa7c 	bl	8004bdc <osKernelStart>

  /* We should never get here as control is now taken by the scheduler */

  /* Infinite loop */
  /* USER CODE BEGIN WHILE */
  while (1)
 80006e4:	bf00      	nop
 80006e6:	e7fd      	b.n	80006e4 <main+0xb4>
 80006e8:	08008814 	.word	0x08008814
 80006ec:	20000200 	.word	0x20000200
 80006f0:	20000204 	.word	0x20000204
 80006f4:	08008a64 	.word	0x08008a64
 80006f8:	08000a05 	.word	0x08000a05
 80006fc:	200001e0 	.word	0x200001e0
 8000700:	08008a88 	.word	0x08008a88
 8000704:	08000b1d 	.word	0x08000b1d
 8000708:	200001e4 	.word	0x200001e4
 800070c:	08008aac 	.word	0x08008aac
 8000710:	08000bfd 	.word	0x08000bfd
 8000714:	200001e8 	.word	0x200001e8
 8000718:	08008ad0 	.word	0x08008ad0
 800071c:	08000c69 	.word	0x08000c69
 8000720:	200001ec 	.word	0x200001ec

08000724 <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 8000724:	b580      	push	{r7, lr}
 8000726:	b09a      	sub	sp, #104	@ 0x68
 8000728:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 800072a:	f107 0320 	add.w	r3, r7, #32
 800072e:	2248      	movs	r2, #72	@ 0x48
 8000730:	2100      	movs	r1, #0
 8000732:	4618      	mov	r0, r3
 8000734:	f007 fa2a 	bl	8007b8c <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 8000738:	1d3b      	adds	r3, r7, #4
 800073a:	2200      	movs	r2, #0
 800073c:	601a      	str	r2, [r3, #0]
 800073e:	605a      	str	r2, [r3, #4]
 8000740:	609a      	str	r2, [r3, #8]
 8000742:	60da      	str	r2, [r3, #12]
 8000744:	611a      	str	r2, [r3, #16]
 8000746:	615a      	str	r2, [r3, #20]
 8000748:	619a      	str	r2, [r3, #24]

  /** Configure the main internal regulator output voltage
  */
  __HAL_PWR_VOLTAGESCALING_CONFIG(PWR_REGULATOR_VOLTAGE_SCALE1);
 800074a:	4b21      	ldr	r3, [pc, #132]	@ (80007d0 <SystemClock_Config+0xac>)
 800074c:	681b      	ldr	r3, [r3, #0]
 800074e:	f423 63c0 	bic.w	r3, r3, #1536	@ 0x600
 8000752:	4a1f      	ldr	r2, [pc, #124]	@ (80007d0 <SystemClock_Config+0xac>)
 8000754:	f443 7300 	orr.w	r3, r3, #512	@ 0x200
 8000758:	6013      	str	r3, [r2, #0]
 800075a:	4b1d      	ldr	r3, [pc, #116]	@ (80007d0 <SystemClock_Config+0xac>)
 800075c:	681b      	ldr	r3, [r3, #0]
 800075e:	f403 63c0 	and.w	r3, r3, #1536	@ 0x600
 8000762:	603b      	str	r3, [r7, #0]
 8000764:	683b      	ldr	r3, [r7, #0]

  /** Initializes the RCC Oscillators according to the specified parameters
  * in the RCC_OscInitTypeDef structure.
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSI|RCC_OSCILLATORTYPE_MSI;
 8000766:	2322      	movs	r3, #34	@ 0x22
 8000768:	623b      	str	r3, [r7, #32]
  RCC_OscInitStruct.HSIState = RCC_HSI_ON;
 800076a:	f44f 7380 	mov.w	r3, #256	@ 0x100
 800076e:	62fb      	str	r3, [r7, #44]	@ 0x2c
  RCC_OscInitStruct.MSIState = RCC_MSI_ON;
 8000770:	2301      	movs	r3, #1
 8000772:	63fb      	str	r3, [r7, #60]	@ 0x3c
  RCC_OscInitStruct.HSICalibrationValue = RCC_HSICALIBRATION_DEFAULT;
 8000774:	2340      	movs	r3, #64	@ 0x40
 8000776:	633b      	str	r3, [r7, #48]	@ 0x30
  RCC_OscInitStruct.MSICalibrationValue = RCC_MSICALIBRATION_DEFAULT;
 8000778:	2300      	movs	r3, #0
 800077a:	643b      	str	r3, [r7, #64]	@ 0x40
  RCC_OscInitStruct.MSIClockRange = RCC_MSIRANGE_10;
 800077c:	23a0      	movs	r3, #160	@ 0xa0
 800077e:	647b      	str	r3, [r7, #68]	@ 0x44
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_NONE;
 8000780:	2300      	movs	r3, #0
 8000782:	64fb      	str	r3, [r7, #76]	@ 0x4c
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 8000784:	f107 0320 	add.w	r3, r7, #32
 8000788:	4618      	mov	r0, r3
 800078a:	f001 fd9d 	bl	80022c8 <HAL_RCC_OscConfig>
 800078e:	4603      	mov	r3, r0
 8000790:	2b00      	cmp	r3, #0
 8000792:	d001      	beq.n	8000798 <SystemClock_Config+0x74>
  {
    Error_Handler();
 8000794:	f000 fae7 	bl	8000d66 <Error_Handler>
  }

  /** Configure the SYSCLKSource, HCLK, PCLK1 and PCLK2 clocks dividers
  */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK4|RCC_CLOCKTYPE_HCLK2
 8000798:	236f      	movs	r3, #111	@ 0x6f
 800079a:	607b      	str	r3, [r7, #4]
                              |RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
                              |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_MSI;
 800079c:	2300      	movs	r3, #0
 800079e:	60bb      	str	r3, [r7, #8]
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 80007a0:	2300      	movs	r3, #0
 80007a2:	60fb      	str	r3, [r7, #12]
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV1;
 80007a4:	2300      	movs	r3, #0
 80007a6:	613b      	str	r3, [r7, #16]
  RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV1;
 80007a8:	2300      	movs	r3, #0
 80007aa:	617b      	str	r3, [r7, #20]
  RCC_ClkInitStruct.AHBCLK2Divider = RCC_SYSCLK_DIV1;
 80007ac:	2300      	movs	r3, #0
 80007ae:	61bb      	str	r3, [r7, #24]
  RCC_ClkInitStruct.AHBCLK4Divider = RCC_SYSCLK_DIV1;
 80007b0:	2300      	movs	r3, #0
 80007b2:	61fb      	str	r3, [r7, #28]

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_1) != HAL_OK)
 80007b4:	1d3b      	adds	r3, r7, #4
 80007b6:	2101      	movs	r1, #1
 80007b8:	4618      	mov	r0, r3
 80007ba:	f002 f8f9 	bl	80029b0 <HAL_RCC_ClockConfig>
 80007be:	4603      	mov	r3, r0
 80007c0:	2b00      	cmp	r3, #0
 80007c2:	d001      	beq.n	80007c8 <SystemClock_Config+0xa4>
  {
    Error_Handler();
 80007c4:	f000 facf 	bl	8000d66 <Error_Handler>
  }
}
 80007c8:	bf00      	nop
 80007ca:	3768      	adds	r7, #104	@ 0x68
 80007cc:	46bd      	mov	sp, r7
 80007ce:	bd80      	pop	{r7, pc}
 80007d0:	58000400 	.word	0x58000400

080007d4 <PeriphCommonClock_Config>:
/**
  * @brief Peripherals Common Clock Configuration
  * @retval None
  */
void PeriphCommonClock_Config(void)
{
 80007d4:	b580      	push	{r7, lr}
 80007d6:	b094      	sub	sp, #80	@ 0x50
 80007d8:	af00      	add	r7, sp, #0
  RCC_PeriphCLKInitTypeDef PeriphClkInitStruct = {0};
 80007da:	463b      	mov	r3, r7
 80007dc:	2250      	movs	r2, #80	@ 0x50
 80007de:	2100      	movs	r1, #0
 80007e0:	4618      	mov	r0, r3
 80007e2:	f007 f9d3 	bl	8007b8c <memset>

  /** Initializes the peripherals clock
  */
  PeriphClkInitStruct.PeriphClockSelection = RCC_PERIPHCLK_SMPS;
 80007e6:	f44f 5300 	mov.w	r3, #8192	@ 0x2000
 80007ea:	603b      	str	r3, [r7, #0]
  PeriphClkInitStruct.SmpsClockSelection = RCC_SMPSCLKSOURCE_HSI;
 80007ec:	2300      	movs	r3, #0
 80007ee:	64bb      	str	r3, [r7, #72]	@ 0x48
  PeriphClkInitStruct.SmpsDivSelection = RCC_SMPSCLKDIV_RANGE0;
 80007f0:	2300      	movs	r3, #0
 80007f2:	64fb      	str	r3, [r7, #76]	@ 0x4c

  if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInitStruct) != HAL_OK)
 80007f4:	463b      	mov	r3, r7
 80007f6:	4618      	mov	r0, r3
 80007f8:	f002 fd49 	bl	800328e <HAL_RCCEx_PeriphCLKConfig>
 80007fc:	4603      	mov	r3, r0
 80007fe:	2b00      	cmp	r3, #0
 8000800:	d001      	beq.n	8000806 <PeriphCommonClock_Config+0x32>
  {
    Error_Handler();
 8000802:	f000 fab0 	bl	8000d66 <Error_Handler>
  }
  /* USER CODE BEGIN Smps */
  /* USER CODE END Smps */
}
 8000806:	bf00      	nop
 8000808:	3750      	adds	r7, #80	@ 0x50
 800080a:	46bd      	mov	sp, r7
 800080c:	bd80      	pop	{r7, pc}
	...

08000810 <MX_LPUART1_UART_Init>:
  * @brief LPUART1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_LPUART1_UART_Init(void)
{
 8000810:	b580      	push	{r7, lr}
 8000812:	af00      	add	r7, sp, #0
  /* USER CODE END LPUART1_Init 0 */

  /* USER CODE BEGIN LPUART1_Init 1 */

  /* USER CODE END LPUART1_Init 1 */
  hlpuart1.Instance = LPUART1;
 8000814:	4b22      	ldr	r3, [pc, #136]	@ (80008a0 <MX_LPUART1_UART_Init+0x90>)
 8000816:	4a23      	ldr	r2, [pc, #140]	@ (80008a4 <MX_LPUART1_UART_Init+0x94>)
 8000818:	601a      	str	r2, [r3, #0]
  hlpuart1.Init.BaudRate = 115200;
 800081a:	4b21      	ldr	r3, [pc, #132]	@ (80008a0 <MX_LPUART1_UART_Init+0x90>)
 800081c:	f44f 32e1 	mov.w	r2, #115200	@ 0x1c200
 8000820:	605a      	str	r2, [r3, #4]
  hlpuart1.Init.WordLength = UART_WORDLENGTH_8B;
 8000822:	4b1f      	ldr	r3, [pc, #124]	@ (80008a0 <MX_LPUART1_UART_Init+0x90>)
 8000824:	2200      	movs	r2, #0
 8000826:	609a      	str	r2, [r3, #8]
  hlpuart1.Init.StopBits = UART_STOPBITS_1;
 8000828:	4b1d      	ldr	r3, [pc, #116]	@ (80008a0 <MX_LPUART1_UART_Init+0x90>)
 800082a:	2200      	movs	r2, #0
 800082c:	60da      	str	r2, [r3, #12]
  hlpuart1.Init.Parity = UART_PARITY_NONE;
 800082e:	4b1c      	ldr	r3, [pc, #112]	@ (80008a0 <MX_LPUART1_UART_Init+0x90>)
 8000830:	2200      	movs	r2, #0
 8000832:	611a      	str	r2, [r3, #16]
  hlpuart1.Init.Mode = UART_MODE_TX_RX;
 8000834:	4b1a      	ldr	r3, [pc, #104]	@ (80008a0 <MX_LPUART1_UART_Init+0x90>)
 8000836:	220c      	movs	r2, #12
 8000838:	615a      	str	r2, [r3, #20]
  hlpuart1.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 800083a:	4b19      	ldr	r3, [pc, #100]	@ (80008a0 <MX_LPUART1_UART_Init+0x90>)
 800083c:	2200      	movs	r2, #0
 800083e:	619a      	str	r2, [r3, #24]
  hlpuart1.Init.OneBitSampling = UART_ONE_BIT_SAMPLE_DISABLE;
 8000840:	4b17      	ldr	r3, [pc, #92]	@ (80008a0 <MX_LPUART1_UART_Init+0x90>)
 8000842:	2200      	movs	r2, #0
 8000844:	621a      	str	r2, [r3, #32]
  hlpuart1.Init.ClockPrescaler = UART_PRESCALER_DIV1;
 8000846:	4b16      	ldr	r3, [pc, #88]	@ (80008a0 <MX_LPUART1_UART_Init+0x90>)
 8000848:	2200      	movs	r2, #0
 800084a:	625a      	str	r2, [r3, #36]	@ 0x24
  hlpuart1.AdvancedInit.AdvFeatureInit = UART_ADVFEATURE_NO_INIT;
 800084c:	4b14      	ldr	r3, [pc, #80]	@ (80008a0 <MX_LPUART1_UART_Init+0x90>)
 800084e:	2200      	movs	r2, #0
 8000850:	629a      	str	r2, [r3, #40]	@ 0x28
  hlpuart1.FifoMode = UART_FIFOMODE_DISABLE;
 8000852:	4b13      	ldr	r3, [pc, #76]	@ (80008a0 <MX_LPUART1_UART_Init+0x90>)
 8000854:	2200      	movs	r2, #0
 8000856:	665a      	str	r2, [r3, #100]	@ 0x64
  if (HAL_UART_Init(&hlpuart1) != HAL_OK)
 8000858:	4811      	ldr	r0, [pc, #68]	@ (80008a0 <MX_LPUART1_UART_Init+0x90>)
 800085a:	f003 fa27 	bl	8003cac <HAL_UART_Init>
 800085e:	4603      	mov	r3, r0
 8000860:	2b00      	cmp	r3, #0
 8000862:	d001      	beq.n	8000868 <MX_LPUART1_UART_Init+0x58>
  {
    Error_Handler();
 8000864:	f000 fa7f 	bl	8000d66 <Error_Handler>
  }
  if (HAL_UARTEx_SetTxFifoThreshold(&hlpuart1, UART_TXFIFO_THRESHOLD_1_8) != HAL_OK)
 8000868:	2100      	movs	r1, #0
 800086a:	480d      	ldr	r0, [pc, #52]	@ (80008a0 <MX_LPUART1_UART_Init+0x90>)
 800086c:	f004 f884 	bl	8004978 <HAL_UARTEx_SetTxFifoThreshold>
 8000870:	4603      	mov	r3, r0
 8000872:	2b00      	cmp	r3, #0
 8000874:	d001      	beq.n	800087a <MX_LPUART1_UART_Init+0x6a>
  {
    Error_Handler();
 8000876:	f000 fa76 	bl	8000d66 <Error_Handler>
  }
  if (HAL_UARTEx_SetRxFifoThreshold(&hlpuart1, UART_RXFIFO_THRESHOLD_1_8) != HAL_OK)
 800087a:	2100      	movs	r1, #0
 800087c:	4808      	ldr	r0, [pc, #32]	@ (80008a0 <MX_LPUART1_UART_Init+0x90>)
 800087e:	f004 f8b9 	bl	80049f4 <HAL_UARTEx_SetRxFifoThreshold>
 8000882:	4603      	mov	r3, r0
 8000884:	2b00      	cmp	r3, #0
 8000886:	d001      	beq.n	800088c <MX_LPUART1_UART_Init+0x7c>
  {
    Error_Handler();
 8000888:	f000 fa6d 	bl	8000d66 <Error_Handler>
  }
  if (HAL_UARTEx_DisableFifoMode(&hlpuart1) != HAL_OK)
 800088c:	4804      	ldr	r0, [pc, #16]	@ (80008a0 <MX_LPUART1_UART_Init+0x90>)
 800088e:	f004 f83a 	bl	8004906 <HAL_UARTEx_DisableFifoMode>
 8000892:	4603      	mov	r3, r0
 8000894:	2b00      	cmp	r3, #0
 8000896:	d001      	beq.n	800089c <MX_LPUART1_UART_Init+0x8c>
  {
    Error_Handler();
 8000898:	f000 fa65 	bl	8000d66 <Error_Handler>
  }
  /* USER CODE BEGIN LPUART1_Init 2 */

  /* USER CODE END LPUART1_Init 2 */

}
 800089c:	bf00      	nop
 800089e:	bd80      	pop	{r7, pc}
 80008a0:	200000b8 	.word	0x200000b8
 80008a4:	40008000 	.word	0x40008000

080008a8 <MX_USART1_UART_Init>:
  * @brief USART1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_USART1_UART_Init(void)
{
 80008a8:	b580      	push	{r7, lr}
 80008aa:	af00      	add	r7, sp, #0
  /* USER CODE END USART1_Init 0 */

  /* USER CODE BEGIN USART1_Init 1 */

  /* USER CODE END USART1_Init 1 */
  huart1.Instance = USART1;
 80008ac:	4b22      	ldr	r3, [pc, #136]	@ (8000938 <MX_USART1_UART_Init+0x90>)
 80008ae:	4a23      	ldr	r2, [pc, #140]	@ (800093c <MX_USART1_UART_Init+0x94>)
 80008b0:	601a      	str	r2, [r3, #0]
  huart1.Init.BaudRate = 115200;
 80008b2:	4b21      	ldr	r3, [pc, #132]	@ (8000938 <MX_USART1_UART_Init+0x90>)
 80008b4:	f44f 32e1 	mov.w	r2, #115200	@ 0x1c200
 80008b8:	605a      	str	r2, [r3, #4]
  huart1.Init.WordLength = UART_WORDLENGTH_8B;
 80008ba:	4b1f      	ldr	r3, [pc, #124]	@ (8000938 <MX_USART1_UART_Init+0x90>)
 80008bc:	2200      	movs	r2, #0
 80008be:	609a      	str	r2, [r3, #8]
  huart1.Init.StopBits = UART_STOPBITS_1;
 80008c0:	4b1d      	ldr	r3, [pc, #116]	@ (8000938 <MX_USART1_UART_Init+0x90>)
 80008c2:	2200      	movs	r2, #0
 80008c4:	60da      	str	r2, [r3, #12]
  huart1.Init.Parity = UART_PARITY_NONE;
 80008c6:	4b1c      	ldr	r3, [pc, #112]	@ (8000938 <MX_USART1_UART_Init+0x90>)
 80008c8:	2200      	movs	r2, #0
 80008ca:	611a      	str	r2, [r3, #16]
  huart1.Init.Mode = UART_MODE_TX_RX;
 80008cc:	4b1a      	ldr	r3, [pc, #104]	@ (8000938 <MX_USART1_UART_Init+0x90>)
 80008ce:	220c      	movs	r2, #12
 80008d0:	615a      	str	r2, [r3, #20]
  huart1.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 80008d2:	4b19      	ldr	r3, [pc, #100]	@ (8000938 <MX_USART1_UART_Init+0x90>)
 80008d4:	2200      	movs	r2, #0
 80008d6:	619a      	str	r2, [r3, #24]
  huart1.Init.OverSampling = UART_OVERSAMPLING_16;
 80008d8:	4b17      	ldr	r3, [pc, #92]	@ (8000938 <MX_USART1_UART_Init+0x90>)
 80008da:	2200      	movs	r2, #0
 80008dc:	61da      	str	r2, [r3, #28]
  huart1.Init.OneBitSampling = UART_ONE_BIT_SAMPLE_DISABLE;
 80008de:	4b16      	ldr	r3, [pc, #88]	@ (8000938 <MX_USART1_UART_Init+0x90>)
 80008e0:	2200      	movs	r2, #0
 80008e2:	621a      	str	r2, [r3, #32]
  huart1.Init.ClockPrescaler = UART_PRESCALER_DIV1;
 80008e4:	4b14      	ldr	r3, [pc, #80]	@ (8000938 <MX_USART1_UART_Init+0x90>)
 80008e6:	2200      	movs	r2, #0
 80008e8:	625a      	str	r2, [r3, #36]	@ 0x24
  huart1.AdvancedInit.AdvFeatureInit = UART_ADVFEATURE_NO_INIT;
 80008ea:	4b13      	ldr	r3, [pc, #76]	@ (8000938 <MX_USART1_UART_Init+0x90>)
 80008ec:	2200      	movs	r2, #0
 80008ee:	629a      	str	r2, [r3, #40]	@ 0x28
  if (HAL_UART_Init(&huart1) != HAL_OK)
 80008f0:	4811      	ldr	r0, [pc, #68]	@ (8000938 <MX_USART1_UART_Init+0x90>)
 80008f2:	f003 f9db 	bl	8003cac <HAL_UART_Init>
 80008f6:	4603      	mov	r3, r0
 80008f8:	2b00      	cmp	r3, #0
 80008fa:	d001      	beq.n	8000900 <MX_USART1_UART_Init+0x58>
  {
    Error_Handler();
 80008fc:	f000 fa33 	bl	8000d66 <Error_Handler>
  }
  if (HAL_UARTEx_SetTxFifoThreshold(&huart1, UART_TXFIFO_THRESHOLD_1_8) != HAL_OK)
 8000900:	2100      	movs	r1, #0
 8000902:	480d      	ldr	r0, [pc, #52]	@ (8000938 <MX_USART1_UART_Init+0x90>)
 8000904:	f004 f838 	bl	8004978 <HAL_UARTEx_SetTxFifoThreshold>
 8000908:	4603      	mov	r3, r0
 800090a:	2b00      	cmp	r3, #0
 800090c:	d001      	beq.n	8000912 <MX_USART1_UART_Init+0x6a>
  {
    Error_Handler();
 800090e:	f000 fa2a 	bl	8000d66 <Error_Handler>
  }
  if (HAL_UARTEx_SetRxFifoThreshold(&huart1, UART_RXFIFO_THRESHOLD_1_8) != HAL_OK)
 8000912:	2100      	movs	r1, #0
 8000914:	4808      	ldr	r0, [pc, #32]	@ (8000938 <MX_USART1_UART_Init+0x90>)
 8000916:	f004 f86d 	bl	80049f4 <HAL_UARTEx_SetRxFifoThreshold>
 800091a:	4603      	mov	r3, r0
 800091c:	2b00      	cmp	r3, #0
 800091e:	d001      	beq.n	8000924 <MX_USART1_UART_Init+0x7c>
  {
    Error_Handler();
 8000920:	f000 fa21 	bl	8000d66 <Error_Handler>
  }
  if (HAL_UARTEx_DisableFifoMode(&huart1) != HAL_OK)
 8000924:	4804      	ldr	r0, [pc, #16]	@ (8000938 <MX_USART1_UART_Init+0x90>)
 8000926:	f003 ffee 	bl	8004906 <HAL_UARTEx_DisableFifoMode>
 800092a:	4603      	mov	r3, r0
 800092c:	2b00      	cmp	r3, #0
 800092e:	d001      	beq.n	8000934 <MX_USART1_UART_Init+0x8c>
  {
    Error_Handler();
 8000930:	f000 fa19 	bl	8000d66 <Error_Handler>
  }
  /* USER CODE BEGIN USART1_Init 2 */

  /* USER CODE END USART1_Init 2 */

}
 8000934:	bf00      	nop
 8000936:	bd80      	pop	{r7, pc}
 8000938:	2000014c 	.word	0x2000014c
 800093c:	40013800 	.word	0x40013800

08000940 <MX_GPIO_Init>:
  * @brief GPIO Initialization Function
  * @param None
  * @retval None
  */
static void MX_GPIO_Init(void)
{
 8000940:	b580      	push	{r7, lr}
 8000942:	b086      	sub	sp, #24
 8000944:	af00      	add	r7, sp, #0
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8000946:	1d3b      	adds	r3, r7, #4
 8000948:	2200      	movs	r2, #0
 800094a:	601a      	str	r2, [r3, #0]
 800094c:	605a      	str	r2, [r3, #4]
 800094e:	609a      	str	r2, [r3, #8]
 8000950:	60da      	str	r2, [r3, #12]
 8000952:	611a      	str	r2, [r3, #16]
  /* USER CODE BEGIN MX_GPIO_Init_1 */
  /* USER CODE END MX_GPIO_Init_1 */

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOC_CLK_ENABLE();
 8000954:	2004      	movs	r0, #4
 8000956:	f7ff fe20 	bl	800059a <LL_AHB2_GRP1_EnableClock>
  __HAL_RCC_GPIOA_CLK_ENABLE();
 800095a:	2001      	movs	r0, #1
 800095c:	f7ff fe1d 	bl	800059a <LL_AHB2_GRP1_EnableClock>
  __HAL_RCC_GPIOB_CLK_ENABLE();
 8000960:	2002      	movs	r0, #2
 8000962:	f7ff fe1a 	bl	800059a <LL_AHB2_GRP1_EnableClock>
  __HAL_RCC_GPIOD_CLK_ENABLE();
 8000966:	2008      	movs	r0, #8
 8000968:	f7ff fe17 	bl	800059a <LL_AHB2_GRP1_EnableClock>

  /*Configure GPIO pin : B1_Pin */
  GPIO_InitStruct.Pin = B1_Pin;
 800096c:	2310      	movs	r3, #16
 800096e:	607b      	str	r3, [r7, #4]
  GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 8000970:	2300      	movs	r3, #0
 8000972:	60bb      	str	r3, [r7, #8]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000974:	2300      	movs	r3, #0
 8000976:	60fb      	str	r3, [r7, #12]
  HAL_GPIO_Init(B1_GPIO_Port, &GPIO_InitStruct);
 8000978:	1d3b      	adds	r3, r7, #4
 800097a:	4619      	mov	r1, r3
 800097c:	4811      	ldr	r0, [pc, #68]	@ (80009c4 <MX_GPIO_Init+0x84>)
 800097e:	f000 fe83 	bl	8001688 <HAL_GPIO_Init>

  /*Configure GPIO pins : USB_DM_Pin USB_DP_Pin */
  GPIO_InitStruct.Pin = USB_DM_Pin|USB_DP_Pin;
 8000982:	f44f 53c0 	mov.w	r3, #6144	@ 0x1800
 8000986:	607b      	str	r3, [r7, #4]
  GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8000988:	2302      	movs	r3, #2
 800098a:	60bb      	str	r3, [r7, #8]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 800098c:	2300      	movs	r3, #0
 800098e:	60fb      	str	r3, [r7, #12]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8000990:	2300      	movs	r3, #0
 8000992:	613b      	str	r3, [r7, #16]
  GPIO_InitStruct.Alternate = GPIO_AF10_USB;
 8000994:	230a      	movs	r3, #10
 8000996:	617b      	str	r3, [r7, #20]
  HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8000998:	1d3b      	adds	r3, r7, #4
 800099a:	4619      	mov	r1, r3
 800099c:	f04f 4090 	mov.w	r0, #1207959552	@ 0x48000000
 80009a0:	f000 fe72 	bl	8001688 <HAL_GPIO_Init>

  /*Configure GPIO pins : B2_Pin B3_Pin */
  GPIO_InitStruct.Pin = B2_Pin|B3_Pin;
 80009a4:	2303      	movs	r3, #3
 80009a6:	607b      	str	r3, [r7, #4]
  GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 80009a8:	2300      	movs	r3, #0
 80009aa:	60bb      	str	r3, [r7, #8]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80009ac:	2300      	movs	r3, #0
 80009ae:	60fb      	str	r3, [r7, #12]
  HAL_GPIO_Init(GPIOD, &GPIO_InitStruct);
 80009b0:	1d3b      	adds	r3, r7, #4
 80009b2:	4619      	mov	r1, r3
 80009b4:	4804      	ldr	r0, [pc, #16]	@ (80009c8 <MX_GPIO_Init+0x88>)
 80009b6:	f000 fe67 	bl	8001688 <HAL_GPIO_Init>

  /* USER CODE BEGIN MX_GPIO_Init_2 */
  /* USER CODE END MX_GPIO_Init_2 */
}
 80009ba:	bf00      	nop
 80009bc:	3718      	adds	r7, #24
 80009be:	46bd      	mov	sp, r7
 80009c0:	bd80      	pop	{r7, pc}
 80009c2:	bf00      	nop
 80009c4:	48000800 	.word	0x48000800
 80009c8:	48000c00 	.word	0x48000c00

080009cc <_write>:

/* USER CODE BEGIN 4 */
int _write(int file, char *ptr, int len)
{
 80009cc:	b580      	push	{r7, lr}
 80009ce:	b086      	sub	sp, #24
 80009d0:	af00      	add	r7, sp, #0
 80009d2:	60f8      	str	r0, [r7, #12]
 80009d4:	60b9      	str	r1, [r7, #8]
 80009d6:	607a      	str	r2, [r7, #4]
  (void)file;
  int DataIdx;
  for (DataIdx = 0; DataIdx < len; DataIdx++)
 80009d8:	2300      	movs	r3, #0
 80009da:	617b      	str	r3, [r7, #20]
 80009dc:	e009      	b.n	80009f2 <_write+0x26>
  {
    ITM_SendChar(*ptr++);
 80009de:	68bb      	ldr	r3, [r7, #8]
 80009e0:	1c5a      	adds	r2, r3, #1
 80009e2:	60ba      	str	r2, [r7, #8]
 80009e4:	781b      	ldrb	r3, [r3, #0]
 80009e6:	4618      	mov	r0, r3
 80009e8:	f7ff fdb0 	bl	800054c <ITM_SendChar>
  for (DataIdx = 0; DataIdx < len; DataIdx++)
 80009ec:	697b      	ldr	r3, [r7, #20]
 80009ee:	3301      	adds	r3, #1
 80009f0:	617b      	str	r3, [r7, #20]
 80009f2:	697a      	ldr	r2, [r7, #20]
 80009f4:	687b      	ldr	r3, [r7, #4]
 80009f6:	429a      	cmp	r2, r3
 80009f8:	dbf1      	blt.n	80009de <_write+0x12>
  }
  return len;
 80009fa:	687b      	ldr	r3, [r7, #4]
}
 80009fc:	4618      	mov	r0, r3
 80009fe:	3718      	adds	r7, #24
 8000a00:	46bd      	mov	sp, r7
 8000a02:	bd80      	pop	{r7, pc}

08000a04 <StartSenderTask>:

/////////////////////////////////////////////// Code to receive ESP-now data ////////////////////////////////////////////

void StartSenderTask(void *argument)
{
 8000a04:	b5f0      	push	{r4, r5, r6, r7, lr}
 8000a06:	b091      	sub	sp, #68	@ 0x44
 8000a08:	af04      	add	r7, sp, #16
 8000a0a:	6078      	str	r0, [r7, #4]

  /* Infinite loop */
  for(;;)
  {
    // Check if we have received data to process
    if (xQueueReceive(UARTQueue, &receivedItem, 0) == pdTRUE) {
 8000a0c:	4b3b      	ldr	r3, [pc, #236]	@ (8000afc <StartSenderTask+0xf8>)
 8000a0e:	681b      	ldr	r3, [r3, #0]
 8000a10:	f107 0110 	add.w	r1, r7, #16
 8000a14:	2200      	movs	r2, #0
 8000a16:	4618      	mov	r0, r3
 8000a18:	f004 fd82 	bl	8005520 <xQueueReceive>
 8000a1c:	4603      	mov	r3, r0
 8000a1e:	2b01      	cmp	r3, #1
 8000a20:	d114      	bne.n	8000a4c <StartSenderTask+0x48>
      printf("Received from ESP32 - Value: %u, MAC: %02X:%02X:%02X:%02X:%02X:%02X\n",
 8000a22:	6939      	ldr	r1, [r7, #16]
             receivedItem.value,
             receivedItem.MacAddress[0], receivedItem.MacAddress[1], receivedItem.MacAddress[2],
 8000a24:	7d3b      	ldrb	r3, [r7, #20]
      printf("Received from ESP32 - Value: %u, MAC: %02X:%02X:%02X:%02X:%02X:%02X\n",
 8000a26:	461d      	mov	r5, r3
             receivedItem.MacAddress[0], receivedItem.MacAddress[1], receivedItem.MacAddress[2],
 8000a28:	7d7b      	ldrb	r3, [r7, #21]
      printf("Received from ESP32 - Value: %u, MAC: %02X:%02X:%02X:%02X:%02X:%02X\n",
 8000a2a:	461e      	mov	r6, r3
             receivedItem.MacAddress[0], receivedItem.MacAddress[1], receivedItem.MacAddress[2],
 8000a2c:	7dbb      	ldrb	r3, [r7, #22]
             receivedItem.MacAddress[3], receivedItem.MacAddress[4], receivedItem.MacAddress[5]);
 8000a2e:	7dfa      	ldrb	r2, [r7, #23]
 8000a30:	7e38      	ldrb	r0, [r7, #24]
 8000a32:	7e7c      	ldrb	r4, [r7, #25]
      printf("Received from ESP32 - Value: %u, MAC: %02X:%02X:%02X:%02X:%02X:%02X\n",
 8000a34:	9403      	str	r4, [sp, #12]
 8000a36:	9002      	str	r0, [sp, #8]
 8000a38:	9201      	str	r2, [sp, #4]
 8000a3a:	9300      	str	r3, [sp, #0]
 8000a3c:	4633      	mov	r3, r6
 8000a3e:	462a      	mov	r2, r5
 8000a40:	482f      	ldr	r0, [pc, #188]	@ (8000b00 <StartSenderTask+0xfc>)
 8000a42:	f006 ff53 	bl	80078ec <iprintf>
      osDelay(100);
 8000a46:	2064      	movs	r0, #100	@ 0x64
 8000a48:	f004 f980 	bl	8004d4c <osDelay>
    }

    // Send data to ESP32 periodically
    uint32_t current_time = HAL_GetTick();
 8000a4c:	f000 fd24 	bl	8001498 <HAL_GetTick>
 8000a50:	62f8      	str	r0, [r7, #44]	@ 0x2c
    if (current_time - last_tx_time >= UART_TX_INTERVAL) {
 8000a52:	4b2c      	ldr	r3, [pc, #176]	@ (8000b04 <StartSenderTask+0x100>)
 8000a54:	681b      	ldr	r3, [r3, #0]
 8000a56:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 8000a58:	1ad3      	subs	r3, r2, r3
 8000a5a:	f5b3 6ffa 	cmp.w	r3, #2000	@ 0x7d0
 8000a5e:	d349      	bcc.n	8000af4 <StartSenderTask+0xf0>
      // Prepare data to send
      itemToSend.value = ++message_counter;
 8000a60:	4b29      	ldr	r3, [pc, #164]	@ (8000b08 <StartSenderTask+0x104>)
 8000a62:	681b      	ldr	r3, [r3, #0]
 8000a64:	3301      	adds	r3, #1
 8000a66:	4a28      	ldr	r2, [pc, #160]	@ (8000b08 <StartSenderTask+0x104>)
 8000a68:	6013      	str	r3, [r2, #0]
 8000a6a:	4b27      	ldr	r3, [pc, #156]	@ (8000b08 <StartSenderTask+0x104>)
 8000a6c:	681b      	ldr	r3, [r3, #0]
 8000a6e:	61fb      	str	r3, [r7, #28]
      uint8_t stm32_mac[6] = {0xAA, 0xBB, 0xCC, 0xDD, 0xEE, 0xFF}; // Dummy STM32 MAC
 8000a70:	4a26      	ldr	r2, [pc, #152]	@ (8000b0c <StartSenderTask+0x108>)
 8000a72:	f107 0308 	add.w	r3, r7, #8
 8000a76:	e892 0003 	ldmia.w	r2, {r0, r1}
 8000a7a:	6018      	str	r0, [r3, #0]
 8000a7c:	3304      	adds	r3, #4
 8000a7e:	8019      	strh	r1, [r3, #0]
      memcpy(itemToSend.MacAddress, stm32_mac, 6);
 8000a80:	f107 0320 	add.w	r3, r7, #32
 8000a84:	f107 0208 	add.w	r2, r7, #8
 8000a88:	e892 0003 	ldmia.w	r2, {r0, r1}
 8000a8c:	6018      	str	r0, [r3, #0]
 8000a8e:	3304      	adds	r3, #4
 8000a90:	8019      	strh	r1, [r3, #0]

      // Send struct data
      HAL_StatusTypeDef status = HAL_UART_Transmit(&hlpuart1, (uint8_t*)&itemToSend, sizeof(Item), 1000);
 8000a92:	f107 011c 	add.w	r1, r7, #28
 8000a96:	f44f 737a 	mov.w	r3, #1000	@ 0x3e8
 8000a9a:	220c      	movs	r2, #12
 8000a9c:	481c      	ldr	r0, [pc, #112]	@ (8000b10 <StartSenderTask+0x10c>)
 8000a9e:	f003 f994 	bl	8003dca <HAL_UART_Transmit>
 8000aa2:	4603      	mov	r3, r0
 8000aa4:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b

      if (status == HAL_OK) {
 8000aa8:	f897 302b 	ldrb.w	r3, [r7, #43]	@ 0x2b
 8000aac:	2b00      	cmp	r3, #0
 8000aae:	d11b      	bne.n	8000ae8 <StartSenderTask+0xe4>
        BSP_LED_Toggle(LED_RED);
 8000ab0:	2002      	movs	r0, #2
 8000ab2:	f000 fca3 	bl	80013fc <BSP_LED_Toggle>
        printf("Sent to ESP32 - Value: %u, MAC: %02X:%02X:%02X:%02X:%02X:%02X\n",
 8000ab6:	69f9      	ldr	r1, [r7, #28]
               itemToSend.value,
               itemToSend.MacAddress[0], itemToSend.MacAddress[1], itemToSend.MacAddress[2],
 8000ab8:	f897 3020 	ldrb.w	r3, [r7, #32]
        printf("Sent to ESP32 - Value: %u, MAC: %02X:%02X:%02X:%02X:%02X:%02X\n",
 8000abc:	461d      	mov	r5, r3
               itemToSend.MacAddress[0], itemToSend.MacAddress[1], itemToSend.MacAddress[2],
 8000abe:	f897 3021 	ldrb.w	r3, [r7, #33]	@ 0x21
        printf("Sent to ESP32 - Value: %u, MAC: %02X:%02X:%02X:%02X:%02X:%02X\n",
 8000ac2:	461e      	mov	r6, r3
               itemToSend.MacAddress[0], itemToSend.MacAddress[1], itemToSend.MacAddress[2],
 8000ac4:	f897 3022 	ldrb.w	r3, [r7, #34]	@ 0x22
               itemToSend.MacAddress[3], itemToSend.MacAddress[4], itemToSend.MacAddress[5]);
 8000ac8:	f897 2023 	ldrb.w	r2, [r7, #35]	@ 0x23
 8000acc:	f897 0024 	ldrb.w	r0, [r7, #36]	@ 0x24
 8000ad0:	f897 4025 	ldrb.w	r4, [r7, #37]	@ 0x25
        printf("Sent to ESP32 - Value: %u, MAC: %02X:%02X:%02X:%02X:%02X:%02X\n",
 8000ad4:	9403      	str	r4, [sp, #12]
 8000ad6:	9002      	str	r0, [sp, #8]
 8000ad8:	9201      	str	r2, [sp, #4]
 8000ada:	9300      	str	r3, [sp, #0]
 8000adc:	4633      	mov	r3, r6
 8000ade:	462a      	mov	r2, r5
 8000ae0:	480c      	ldr	r0, [pc, #48]	@ (8000b14 <StartSenderTask+0x110>)
 8000ae2:	f006 ff03 	bl	80078ec <iprintf>
 8000ae6:	e002      	b.n	8000aee <StartSenderTask+0xea>
      } else {
        printf("Failed to send data to ESP32\n");
 8000ae8:	480b      	ldr	r0, [pc, #44]	@ (8000b18 <StartSenderTask+0x114>)
 8000aea:	f006 ff6f 	bl	80079cc <puts>
      }

      last_tx_time = current_time;
 8000aee:	4a05      	ldr	r2, [pc, #20]	@ (8000b04 <StartSenderTask+0x100>)
 8000af0:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8000af2:	6013      	str	r3, [r2, #0]
    }

    osDelay(50);
 8000af4:	2032      	movs	r0, #50	@ 0x32
 8000af6:	f004 f929 	bl	8004d4c <osDelay>
  {
 8000afa:	e787      	b.n	8000a0c <StartSenderTask+0x8>
 8000afc:	20000200 	.word	0x20000200
 8000b00:	08008858 	.word	0x08008858
 8000b04:	200001f8 	.word	0x200001f8
 8000b08:	200001f4 	.word	0x200001f4
 8000b0c:	08008900 	.word	0x08008900
 8000b10:	200000b8 	.word	0x200000b8
 8000b14:	080088a0 	.word	0x080088a0
 8000b18:	080088e0 	.word	0x080088e0

08000b1c <StartTskUART>:
  }
}

void StartTskUART(void *argument)
{
 8000b1c:	b580      	push	{r7, lr}
 8000b1e:	b084      	sub	sp, #16
 8000b20:	af00      	add	r7, sp, #0
 8000b22:	6078      	str	r0, [r7, #4]
  for(;;)
  {
    // Receive Item struct data from ESP32
    HAL_StatusTypeDef status = HAL_UART_Receive(&hlpuart1, (uint8_t *)&receivedData, sizeof(Item), UART_TIMEOUT_MS);
 8000b24:	f44f 737a 	mov.w	r3, #1000	@ 0x3e8
 8000b28:	220c      	movs	r2, #12
 8000b2a:	492b      	ldr	r1, [pc, #172]	@ (8000bd8 <StartTskUART+0xbc>)
 8000b2c:	482b      	ldr	r0, [pc, #172]	@ (8000bdc <StartTskUART+0xc0>)
 8000b2e:	f003 f9da 	bl	8003ee6 <HAL_UART_Receive>
 8000b32:	4603      	mov	r3, r0
 8000b34:	73fb      	strb	r3, [r7, #15]

    if (status == HAL_OK) {
 8000b36:	7bfb      	ldrb	r3, [r7, #15]
 8000b38:	2b00      	cmp	r3, #0
 8000b3a:	d11d      	bne.n	8000b78 <StartTskUART+0x5c>
      uart_timeout_counter = 0;
 8000b3c:	4b28      	ldr	r3, [pc, #160]	@ (8000be0 <StartTskUART+0xc4>)
 8000b3e:	2200      	movs	r2, #0
 8000b40:	601a      	str	r2, [r3, #0]

      // Validate received data
      if (ValidateReceivedData((Item*)&receivedData)) {
 8000b42:	4825      	ldr	r0, [pc, #148]	@ (8000bd8 <StartTskUART+0xbc>)
 8000b44:	f7ff fd42 	bl	80005cc <ValidateReceivedData>
 8000b48:	4603      	mov	r3, r0
 8000b4a:	2b00      	cmp	r3, #0
 8000b4c:	d010      	beq.n	8000b70 <StartTskUART+0x54>
        // Send valid data to queue
        if (xQueueSend(UARTQueue, &receivedData, 0) != pdTRUE) {
 8000b4e:	4b25      	ldr	r3, [pc, #148]	@ (8000be4 <StartTskUART+0xc8>)
 8000b50:	6818      	ldr	r0, [r3, #0]
 8000b52:	2300      	movs	r3, #0
 8000b54:	2200      	movs	r2, #0
 8000b56:	4920      	ldr	r1, [pc, #128]	@ (8000bd8 <StartTskUART+0xbc>)
 8000b58:	f004 fb42 	bl	80051e0 <xQueueGenericSend>
 8000b5c:	4603      	mov	r3, r0
 8000b5e:	2b01      	cmp	r3, #1
 8000b60:	d002      	beq.n	8000b68 <StartTskUART+0x4c>
          printf("Queue full - message dropped\n");
 8000b62:	4821      	ldr	r0, [pc, #132]	@ (8000be8 <StartTskUART+0xcc>)
 8000b64:	f006 ff32 	bl	80079cc <puts>
        }
        BSP_LED_Toggle(LED_GREEN); // Indicate successful reception
 8000b68:	2001      	movs	r0, #1
 8000b6a:	f000 fc47 	bl	80013fc <BSP_LED_Toggle>
 8000b6e:	e02e      	b.n	8000bce <StartTskUART+0xb2>
      } else {
        printf("UART Warning - Received corrupted data with invalid MAC\n");
 8000b70:	481e      	ldr	r0, [pc, #120]	@ (8000bec <StartTskUART+0xd0>)
 8000b72:	f006 ff2b 	bl	80079cc <puts>
 8000b76:	e02a      	b.n	8000bce <StartTskUART+0xb2>
      }
    }
    else if (status == HAL_TIMEOUT) {
 8000b78:	7bfb      	ldrb	r3, [r7, #15]
 8000b7a:	2b03      	cmp	r3, #3
 8000b7c:	d117      	bne.n	8000bae <StartTskUART+0x92>
      uart_timeout_counter++;
 8000b7e:	4b18      	ldr	r3, [pc, #96]	@ (8000be0 <StartTskUART+0xc4>)
 8000b80:	681b      	ldr	r3, [r3, #0]
 8000b82:	3301      	adds	r3, #1
 8000b84:	4a16      	ldr	r2, [pc, #88]	@ (8000be0 <StartTskUART+0xc4>)
 8000b86:	6013      	str	r3, [r2, #0]
      if (uart_timeout_counter % 100 == 0) {  // Reduced frequency of timeout2 messages
 8000b88:	4b15      	ldr	r3, [pc, #84]	@ (8000be0 <StartTskUART+0xc4>)
 8000b8a:	681a      	ldr	r2, [r3, #0]
 8000b8c:	4b18      	ldr	r3, [pc, #96]	@ (8000bf0 <StartTskUART+0xd4>)
 8000b8e:	fba3 1302 	umull	r1, r3, r3, r2
 8000b92:	095b      	lsrs	r3, r3, #5
 8000b94:	2164      	movs	r1, #100	@ 0x64
 8000b96:	fb01 f303 	mul.w	r3, r1, r3
 8000b9a:	1ad3      	subs	r3, r2, r3
 8000b9c:	2b00      	cmp	r3, #0
 8000b9e:	d116      	bne.n	8000bce <StartTskUART+0xb2>
        printf("UART Waiting for data... (%lu)\n", uart_timeout_counter);
 8000ba0:	4b0f      	ldr	r3, [pc, #60]	@ (8000be0 <StartTskUART+0xc4>)
 8000ba2:	681b      	ldr	r3, [r3, #0]
 8000ba4:	4619      	mov	r1, r3
 8000ba6:	4813      	ldr	r0, [pc, #76]	@ (8000bf4 <StartTskUART+0xd8>)
 8000ba8:	f006 fea0 	bl	80078ec <iprintf>
 8000bac:	e00f      	b.n	8000bce <StartTskUART+0xb2>
      }
    }
    else {
      printf("UART Error: %d, resetting...\n", status);
 8000bae:	7bfb      	ldrb	r3, [r7, #15]
 8000bb0:	4619      	mov	r1, r3
 8000bb2:	4811      	ldr	r0, [pc, #68]	@ (8000bf8 <StartTskUART+0xdc>)
 8000bb4:	f006 fe9a 	bl	80078ec <iprintf>
      HAL_UART_DeInit(&hlpuart1);
 8000bb8:	4808      	ldr	r0, [pc, #32]	@ (8000bdc <StartTskUART+0xc0>)
 8000bba:	f003 f8c7 	bl	8003d4c <HAL_UART_DeInit>
      osDelay(10);
 8000bbe:	200a      	movs	r0, #10
 8000bc0:	f004 f8c4 	bl	8004d4c <osDelay>
      MX_LPUART1_UART_Init();
 8000bc4:	f7ff fe24 	bl	8000810 <MX_LPUART1_UART_Init>
      uart_timeout_counter = 0;
 8000bc8:	4b05      	ldr	r3, [pc, #20]	@ (8000be0 <StartTskUART+0xc4>)
 8000bca:	2200      	movs	r2, #0
 8000bcc:	601a      	str	r2, [r3, #0]
    }
    osDelay(10); // Small delay
 8000bce:	200a      	movs	r0, #10
 8000bd0:	f004 f8bc 	bl	8004d4c <osDelay>
  {
 8000bd4:	e7a6      	b.n	8000b24 <StartTskUART+0x8>
 8000bd6:	bf00      	nop
 8000bd8:	2000009c 	.word	0x2000009c
 8000bdc:	200000b8 	.word	0x200000b8
 8000be0:	200001f0 	.word	0x200001f0
 8000be4:	20000200 	.word	0x20000200
 8000be8:	08008908 	.word	0x08008908
 8000bec:	08008928 	.word	0x08008928
 8000bf0:	51eb851f 	.word	0x51eb851f
 8000bf4:	08008960 	.word	0x08008960
 8000bf8:	08008980 	.word	0x08008980

08000bfc <StartSenderTask2>:
}


/////////////////////////////////////// Tasks to receive CAN Bus data ( CAN IDs, Data length, and Data) /////////////////
void StartSenderTask2(void *argument)
{
 8000bfc:	b580      	push	{r7, lr}
 8000bfe:	b08a      	sub	sp, #40	@ 0x28
 8000c00:	af00      	add	r7, sp, #0
 8000c02:	6078      	str	r0, [r7, #4]

  /* Infinite loop */
  for(;;)
  {
    // Check if we have received data to process
    if (xQueueReceive(UARTQueue2, &receivedCANFrame, 0) == pdTRUE) {
 8000c04:	4b15      	ldr	r3, [pc, #84]	@ (8000c5c <StartSenderTask2+0x60>)
 8000c06:	681b      	ldr	r3, [r3, #0]
 8000c08:	f107 0108 	add.w	r1, r7, #8
 8000c0c:	2200      	movs	r2, #0
 8000c0e:	4618      	mov	r0, r3
 8000c10:	f004 fc86 	bl	8005520 <xQueueReceive>
 8000c14:	4603      	mov	r3, r0
 8000c16:	2b01      	cmp	r3, #1
 8000c18:	d1f4      	bne.n	8000c04 <StartSenderTask2+0x8>
      printf("Received from CAN Bus | CAN_ID: 0x%lX | DLC: %u | DATA:",receivedCANFrame.can_id,receivedCANFrame.dlc);
 8000c1a:	68bb      	ldr	r3, [r7, #8]
 8000c1c:	7b3a      	ldrb	r2, [r7, #12]
 8000c1e:	4619      	mov	r1, r3
 8000c20:	480f      	ldr	r0, [pc, #60]	@ (8000c60 <StartSenderTask2+0x64>)
 8000c22:	f006 fe63 	bl	80078ec <iprintf>
      for (int i = 0; i < receivedCANFrame.dlc; i++) {
 8000c26:	2300      	movs	r3, #0
 8000c28:	627b      	str	r3, [r7, #36]	@ 0x24
 8000c2a:	e00b      	b.n	8000c44 <StartSenderTask2+0x48>
          printf("%02X ", receivedCANFrame.data[i]);
 8000c2c:	f107 020d 	add.w	r2, r7, #13
 8000c30:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8000c32:	4413      	add	r3, r2
 8000c34:	781b      	ldrb	r3, [r3, #0]
 8000c36:	4619      	mov	r1, r3
 8000c38:	480a      	ldr	r0, [pc, #40]	@ (8000c64 <StartSenderTask2+0x68>)
 8000c3a:	f006 fe57 	bl	80078ec <iprintf>
      for (int i = 0; i < receivedCANFrame.dlc; i++) {
 8000c3e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8000c40:	3301      	adds	r3, #1
 8000c42:	627b      	str	r3, [r7, #36]	@ 0x24
 8000c44:	7b3b      	ldrb	r3, [r7, #12]
 8000c46:	461a      	mov	r2, r3
 8000c48:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8000c4a:	4293      	cmp	r3, r2
 8000c4c:	dbee      	blt.n	8000c2c <StartSenderTask2+0x30>
      }
      printf("\n");
 8000c4e:	200a      	movs	r0, #10
 8000c50:	f006 fe5e 	bl	8007910 <putchar>
      osDelay(100);
 8000c54:	2064      	movs	r0, #100	@ 0x64
 8000c56:	f004 f879 	bl	8004d4c <osDelay>
    if (xQueueReceive(UARTQueue2, &receivedCANFrame, 0) == pdTRUE) {
 8000c5a:	e7d3      	b.n	8000c04 <StartSenderTask2+0x8>
 8000c5c:	20000204 	.word	0x20000204
 8000c60:	080089a0 	.word	0x080089a0
 8000c64:	080089d8 	.word	0x080089d8

08000c68 <StartTskUART2>:
    }
  }
}

void StartTskUART2(void *argument)
{
 8000c68:	b580      	push	{r7, lr}
 8000c6a:	b084      	sub	sp, #16
 8000c6c:	af00      	add	r7, sp, #0
 8000c6e:	6078      	str	r0, [r7, #4]
  for(;;)
  {
    // Receive CANFrame struct data from ESP32
    HAL_StatusTypeDef status = HAL_UART_Receive(&huart1, (uint8_t *)&CANreceivedData, sizeof(CANFrame), UART2_TIMEOUT_MS);
 8000c70:	f44f 737a 	mov.w	r3, #1000	@ 0x3e8
 8000c74:	2210      	movs	r2, #16
 8000c76:	492b      	ldr	r1, [pc, #172]	@ (8000d24 <StartTskUART2+0xbc>)
 8000c78:	482b      	ldr	r0, [pc, #172]	@ (8000d28 <StartTskUART2+0xc0>)
 8000c7a:	f003 f934 	bl	8003ee6 <HAL_UART_Receive>
 8000c7e:	4603      	mov	r3, r0
 8000c80:	73fb      	strb	r3, [r7, #15]
    if (status == HAL_OK) {
 8000c82:	7bfb      	ldrb	r3, [r7, #15]
 8000c84:	2b00      	cmp	r3, #0
 8000c86:	d11d      	bne.n	8000cc4 <StartTskUART2+0x5c>
      uart_timeout_counter2 = 0;
 8000c88:	4b28      	ldr	r3, [pc, #160]	@ (8000d2c <StartTskUART2+0xc4>)
 8000c8a:	2200      	movs	r2, #0
 8000c8c:	601a      	str	r2, [r3, #0]
      // Validate received data
      if (ValidateReceivedCANData((CANFrame*)&CANreceivedData)) {
 8000c8e:	4825      	ldr	r0, [pc, #148]	@ (8000d24 <StartTskUART2+0xbc>)
 8000c90:	f7ff fcb9 	bl	8000606 <ValidateReceivedCANData>
 8000c94:	4603      	mov	r3, r0
 8000c96:	2b00      	cmp	r3, #0
 8000c98:	d010      	beq.n	8000cbc <StartTskUART2+0x54>
        // Send valid data to queue
        if (xQueueSend(UARTQueue2, (const void *)&CANreceivedData, 0) != pdTRUE) {
 8000c9a:	4b25      	ldr	r3, [pc, #148]	@ (8000d30 <StartTskUART2+0xc8>)
 8000c9c:	6818      	ldr	r0, [r3, #0]
 8000c9e:	2300      	movs	r3, #0
 8000ca0:	2200      	movs	r2, #0
 8000ca2:	4920      	ldr	r1, [pc, #128]	@ (8000d24 <StartTskUART2+0xbc>)
 8000ca4:	f004 fa9c 	bl	80051e0 <xQueueGenericSend>
 8000ca8:	4603      	mov	r3, r0
 8000caa:	2b01      	cmp	r3, #1
 8000cac:	d002      	beq.n	8000cb4 <StartTskUART2+0x4c>
          printf("Queue full - message dropped\n");
 8000cae:	4821      	ldr	r0, [pc, #132]	@ (8000d34 <StartTskUART2+0xcc>)
 8000cb0:	f006 fe8c 	bl	80079cc <puts>
        }
        BSP_LED_Toggle(LED_BLUE); // Indicate successful reception
 8000cb4:	2000      	movs	r0, #0
 8000cb6:	f000 fba1 	bl	80013fc <BSP_LED_Toggle>
 8000cba:	e02e      	b.n	8000d1a <StartTskUART2+0xb2>
      } else {
        printf("UART Warning - Received corrupted data with invalid CAN frame\n");
 8000cbc:	481e      	ldr	r0, [pc, #120]	@ (8000d38 <StartTskUART2+0xd0>)
 8000cbe:	f006 fe85 	bl	80079cc <puts>
 8000cc2:	e02a      	b.n	8000d1a <StartTskUART2+0xb2>
      }
    }
    else if (status == HAL_TIMEOUT) {
 8000cc4:	7bfb      	ldrb	r3, [r7, #15]
 8000cc6:	2b03      	cmp	r3, #3
 8000cc8:	d117      	bne.n	8000cfa <StartTskUART2+0x92>
      uart_timeout_counter2++;
 8000cca:	4b18      	ldr	r3, [pc, #96]	@ (8000d2c <StartTskUART2+0xc4>)
 8000ccc:	681b      	ldr	r3, [r3, #0]
 8000cce:	3301      	adds	r3, #1
 8000cd0:	4a16      	ldr	r2, [pc, #88]	@ (8000d2c <StartTskUART2+0xc4>)
 8000cd2:	6013      	str	r3, [r2, #0]
      if (uart_timeout_counter2 % 100 == 0) {  // Reduced frequency of timeout2 messages
 8000cd4:	4b15      	ldr	r3, [pc, #84]	@ (8000d2c <StartTskUART2+0xc4>)
 8000cd6:	681a      	ldr	r2, [r3, #0]
 8000cd8:	4b18      	ldr	r3, [pc, #96]	@ (8000d3c <StartTskUART2+0xd4>)
 8000cda:	fba3 1302 	umull	r1, r3, r3, r2
 8000cde:	095b      	lsrs	r3, r3, #5
 8000ce0:	2164      	movs	r1, #100	@ 0x64
 8000ce2:	fb01 f303 	mul.w	r3, r1, r3
 8000ce6:	1ad3      	subs	r3, r2, r3
 8000ce8:	2b00      	cmp	r3, #0
 8000cea:	d116      	bne.n	8000d1a <StartTskUART2+0xb2>
        printf("UART Waiting for data... (%lu)\n", uart_timeout_counter2);
 8000cec:	4b0f      	ldr	r3, [pc, #60]	@ (8000d2c <StartTskUART2+0xc4>)
 8000cee:	681b      	ldr	r3, [r3, #0]
 8000cf0:	4619      	mov	r1, r3
 8000cf2:	4813      	ldr	r0, [pc, #76]	@ (8000d40 <StartTskUART2+0xd8>)
 8000cf4:	f006 fdfa 	bl	80078ec <iprintf>
 8000cf8:	e00f      	b.n	8000d1a <StartTskUART2+0xb2>
      }
    }
    else {
      printf("UART Error: %d, resetting...\n", status);
 8000cfa:	7bfb      	ldrb	r3, [r7, #15]
 8000cfc:	4619      	mov	r1, r3
 8000cfe:	4811      	ldr	r0, [pc, #68]	@ (8000d44 <StartTskUART2+0xdc>)
 8000d00:	f006 fdf4 	bl	80078ec <iprintf>
      HAL_UART_DeInit(&huart1);
 8000d04:	4808      	ldr	r0, [pc, #32]	@ (8000d28 <StartTskUART2+0xc0>)
 8000d06:	f003 f821 	bl	8003d4c <HAL_UART_DeInit>
      osDelay(10);
 8000d0a:	200a      	movs	r0, #10
 8000d0c:	f004 f81e 	bl	8004d4c <osDelay>
      MX_USART1_UART_Init();
 8000d10:	f7ff fdca 	bl	80008a8 <MX_USART1_UART_Init>
      uart_timeout_counter2 = 0;
 8000d14:	4b05      	ldr	r3, [pc, #20]	@ (8000d2c <StartTskUART2+0xc4>)
 8000d16:	2200      	movs	r2, #0
 8000d18:	601a      	str	r2, [r3, #0]
    }
    osDelay(10); // Small delay
 8000d1a:	200a      	movs	r0, #10
 8000d1c:	f004 f816 	bl	8004d4c <osDelay>
  {
 8000d20:	e7a6      	b.n	8000c70 <StartTskUART2+0x8>
 8000d22:	bf00      	nop
 8000d24:	200000a8 	.word	0x200000a8
 8000d28:	2000014c 	.word	0x2000014c
 8000d2c:	200001fc 	.word	0x200001fc
 8000d30:	20000204 	.word	0x20000204
 8000d34:	08008908 	.word	0x08008908
 8000d38:	080089e0 	.word	0x080089e0
 8000d3c:	51eb851f 	.word	0x51eb851f
 8000d40:	08008960 	.word	0x08008960
 8000d44:	08008980 	.word	0x08008980

08000d48 <HAL_TIM_PeriodElapsedCallback>:
  * a global variable "uwTick" used as application time base.
  * @param  htim : TIM handle
  * @retval None
  */
void HAL_TIM_PeriodElapsedCallback(TIM_HandleTypeDef *htim)
{
 8000d48:	b580      	push	{r7, lr}
 8000d4a:	b082      	sub	sp, #8
 8000d4c:	af00      	add	r7, sp, #0
 8000d4e:	6078      	str	r0, [r7, #4]
  /* USER CODE BEGIN Callback 0 */
  /* USER CODE END Callback 0 */
  if (htim->Instance == TIM2)
 8000d50:	687b      	ldr	r3, [r7, #4]
 8000d52:	681b      	ldr	r3, [r3, #0]
 8000d54:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8000d58:	d101      	bne.n	8000d5e <HAL_TIM_PeriodElapsedCallback+0x16>
  {
    HAL_IncTick();
 8000d5a:	f000 fb89 	bl	8001470 <HAL_IncTick>
  }
  /* USER CODE BEGIN Callback 1 */
  /* USER CODE END Callback 1 */
}
 8000d5e:	bf00      	nop
 8000d60:	3708      	adds	r7, #8
 8000d62:	46bd      	mov	sp, r7
 8000d64:	bd80      	pop	{r7, pc}

08000d66 <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
 8000d66:	b480      	push	{r7}
 8000d68:	af00      	add	r7, sp, #0
  \details Disables IRQ interrupts by setting the I-bit in the CPSR.
           Can only be executed in Privileged modes.
 */
__STATIC_FORCEINLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
 8000d6a:	b672      	cpsid	i
}
 8000d6c:	bf00      	nop
  /* USER CODE BEGIN Error_Handler_Debug */
  /* User can add his own implementation to report the HAL error return state */
  __disable_irq();
  while (1)
 8000d6e:	bf00      	nop
 8000d70:	e7fd      	b.n	8000d6e <Error_Handler+0x8>

08000d72 <LL_AHB2_GRP1_EnableClock>:
{
 8000d72:	b480      	push	{r7}
 8000d74:	b085      	sub	sp, #20
 8000d76:	af00      	add	r7, sp, #0
 8000d78:	6078      	str	r0, [r7, #4]
  SET_BIT(RCC->AHB2ENR, Periphs);
 8000d7a:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 8000d7e:	6cda      	ldr	r2, [r3, #76]	@ 0x4c
 8000d80:	f04f 41b0 	mov.w	r1, #1476395008	@ 0x58000000
 8000d84:	687b      	ldr	r3, [r7, #4]
 8000d86:	4313      	orrs	r3, r2
 8000d88:	64cb      	str	r3, [r1, #76]	@ 0x4c
  tmpreg = READ_BIT(RCC->AHB2ENR, Periphs);
 8000d8a:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 8000d8e:	6cda      	ldr	r2, [r3, #76]	@ 0x4c
 8000d90:	687b      	ldr	r3, [r7, #4]
 8000d92:	4013      	ands	r3, r2
 8000d94:	60fb      	str	r3, [r7, #12]
  (void)tmpreg;
 8000d96:	68fb      	ldr	r3, [r7, #12]
}
 8000d98:	bf00      	nop
 8000d9a:	3714      	adds	r7, #20
 8000d9c:	46bd      	mov	sp, r7
 8000d9e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000da2:	4770      	bx	lr

08000da4 <LL_APB1_GRP2_EnableClock>:
  *         @arg @ref LL_APB1_GRP2_PERIPH_LPTIM2
  * @note  (*) Not supported by all the devices
  * @retval None
  */
__STATIC_INLINE void LL_APB1_GRP2_EnableClock(uint32_t Periphs)
{
 8000da4:	b480      	push	{r7}
 8000da6:	b085      	sub	sp, #20
 8000da8:	af00      	add	r7, sp, #0
 8000daa:	6078      	str	r0, [r7, #4]
  __IO uint32_t tmpreg;
  SET_BIT(RCC->APB1ENR2, Periphs);
 8000dac:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 8000db0:	6dda      	ldr	r2, [r3, #92]	@ 0x5c
 8000db2:	f04f 41b0 	mov.w	r1, #1476395008	@ 0x58000000
 8000db6:	687b      	ldr	r3, [r7, #4]
 8000db8:	4313      	orrs	r3, r2
 8000dba:	65cb      	str	r3, [r1, #92]	@ 0x5c
  /* Delay after an RCC peripheral clock enabling */
  tmpreg = READ_BIT(RCC->APB1ENR2, Periphs);
 8000dbc:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 8000dc0:	6dda      	ldr	r2, [r3, #92]	@ 0x5c
 8000dc2:	687b      	ldr	r3, [r7, #4]
 8000dc4:	4013      	ands	r3, r2
 8000dc6:	60fb      	str	r3, [r7, #12]
  (void)tmpreg;
 8000dc8:	68fb      	ldr	r3, [r7, #12]
}
 8000dca:	bf00      	nop
 8000dcc:	3714      	adds	r7, #20
 8000dce:	46bd      	mov	sp, r7
 8000dd0:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000dd4:	4770      	bx	lr

08000dd6 <LL_APB1_GRP2_DisableClock>:
  *         @arg @ref LL_APB1_GRP2_PERIPH_LPTIM2
  * @note  (*) Not supported by all the devices
  * @retval None
  */
__STATIC_INLINE void LL_APB1_GRP2_DisableClock(uint32_t Periphs)
{
 8000dd6:	b480      	push	{r7}
 8000dd8:	b083      	sub	sp, #12
 8000dda:	af00      	add	r7, sp, #0
 8000ddc:	6078      	str	r0, [r7, #4]
  CLEAR_BIT(RCC->APB1ENR2, Periphs);
 8000dde:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 8000de2:	6dda      	ldr	r2, [r3, #92]	@ 0x5c
 8000de4:	687b      	ldr	r3, [r7, #4]
 8000de6:	43db      	mvns	r3, r3
 8000de8:	f04f 41b0 	mov.w	r1, #1476395008	@ 0x58000000
 8000dec:	4013      	ands	r3, r2
 8000dee:	65cb      	str	r3, [r1, #92]	@ 0x5c
}
 8000df0:	bf00      	nop
 8000df2:	370c      	adds	r7, #12
 8000df4:	46bd      	mov	sp, r7
 8000df6:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000dfa:	4770      	bx	lr

08000dfc <LL_APB2_GRP1_EnableClock>:
  *         @arg @ref LL_APB2_GRP1_PERIPH_SAI1 (*)
  * @note  (*) Not supported by all the devices
  * @retval None
  */
__STATIC_INLINE void LL_APB2_GRP1_EnableClock(uint32_t Periphs)
{
 8000dfc:	b480      	push	{r7}
 8000dfe:	b085      	sub	sp, #20
 8000e00:	af00      	add	r7, sp, #0
 8000e02:	6078      	str	r0, [r7, #4]
  __IO uint32_t tmpreg;
  SET_BIT(RCC->APB2ENR, Periphs);
 8000e04:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 8000e08:	6e1a      	ldr	r2, [r3, #96]	@ 0x60
 8000e0a:	f04f 41b0 	mov.w	r1, #1476395008	@ 0x58000000
 8000e0e:	687b      	ldr	r3, [r7, #4]
 8000e10:	4313      	orrs	r3, r2
 8000e12:	660b      	str	r3, [r1, #96]	@ 0x60
  /* Delay after an RCC peripheral clock enabling */
  tmpreg = READ_BIT(RCC->APB2ENR, Periphs);
 8000e14:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 8000e18:	6e1a      	ldr	r2, [r3, #96]	@ 0x60
 8000e1a:	687b      	ldr	r3, [r7, #4]
 8000e1c:	4013      	ands	r3, r2
 8000e1e:	60fb      	str	r3, [r7, #12]
  (void)tmpreg;
 8000e20:	68fb      	ldr	r3, [r7, #12]
}
 8000e22:	bf00      	nop
 8000e24:	3714      	adds	r7, #20
 8000e26:	46bd      	mov	sp, r7
 8000e28:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000e2c:	4770      	bx	lr

08000e2e <LL_APB2_GRP1_DisableClock>:
  *         @arg @ref LL_APB2_GRP1_PERIPH_SAI1 (*)
  * @note  (*) Not supported by all the devices
  * @retval None
  */
__STATIC_INLINE void LL_APB2_GRP1_DisableClock(uint32_t Periphs)
{
 8000e2e:	b480      	push	{r7}
 8000e30:	b083      	sub	sp, #12
 8000e32:	af00      	add	r7, sp, #0
 8000e34:	6078      	str	r0, [r7, #4]
  CLEAR_BIT(RCC->APB2ENR, Periphs);
 8000e36:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 8000e3a:	6e1a      	ldr	r2, [r3, #96]	@ 0x60
 8000e3c:	687b      	ldr	r3, [r7, #4]
 8000e3e:	43db      	mvns	r3, r3
 8000e40:	f04f 41b0 	mov.w	r1, #1476395008	@ 0x58000000
 8000e44:	4013      	ands	r3, r2
 8000e46:	660b      	str	r3, [r1, #96]	@ 0x60
}
 8000e48:	bf00      	nop
 8000e4a:	370c      	adds	r7, #12
 8000e4c:	46bd      	mov	sp, r7
 8000e4e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000e52:	4770      	bx	lr

08000e54 <HAL_MspInit>:
/* USER CODE END 0 */
/**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 8000e54:	b580      	push	{r7, lr}
 8000e56:	af00      	add	r7, sp, #0

  /* USER CODE END MspInit 0 */

  /* System interrupt init*/
  /* PendSV_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(PendSV_IRQn, 15, 0);
 8000e58:	2200      	movs	r2, #0
 8000e5a:	210f      	movs	r1, #15
 8000e5c:	f06f 0001 	mvn.w	r0, #1
 8000e60:	f000 fbea 	bl	8001638 <HAL_NVIC_SetPriority>

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 8000e64:	bf00      	nop
 8000e66:	bd80      	pop	{r7, pc}

08000e68 <HAL_UART_MspInit>:
  * This function configures the hardware resources used in this example
  * @param huart: UART handle pointer
  * @retval None
  */
void HAL_UART_MspInit(UART_HandleTypeDef* huart)
{
 8000e68:	b580      	push	{r7, lr}
 8000e6a:	b09c      	sub	sp, #112	@ 0x70
 8000e6c:	af00      	add	r7, sp, #0
 8000e6e:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8000e70:	f107 035c 	add.w	r3, r7, #92	@ 0x5c
 8000e74:	2200      	movs	r2, #0
 8000e76:	601a      	str	r2, [r3, #0]
 8000e78:	605a      	str	r2, [r3, #4]
 8000e7a:	609a      	str	r2, [r3, #8]
 8000e7c:	60da      	str	r2, [r3, #12]
 8000e7e:	611a      	str	r2, [r3, #16]
  RCC_PeriphCLKInitTypeDef PeriphClkInitStruct = {0};
 8000e80:	f107 030c 	add.w	r3, r7, #12
 8000e84:	2250      	movs	r2, #80	@ 0x50
 8000e86:	2100      	movs	r1, #0
 8000e88:	4618      	mov	r0, r3
 8000e8a:	f006 fe7f 	bl	8007b8c <memset>
  if(huart->Instance==LPUART1)
 8000e8e:	687b      	ldr	r3, [r7, #4]
 8000e90:	681b      	ldr	r3, [r3, #0]
 8000e92:	4a36      	ldr	r2, [pc, #216]	@ (8000f6c <HAL_UART_MspInit+0x104>)
 8000e94:	4293      	cmp	r3, r2
 8000e96:	d139      	bne.n	8000f0c <HAL_UART_MspInit+0xa4>

    /* USER CODE END LPUART1_MspInit 0 */

  /** Initializes the peripherals clock
  */
    PeriphClkInitStruct.PeriphClockSelection = RCC_PERIPHCLK_LPUART1;
 8000e98:	2302      	movs	r3, #2
 8000e9a:	60fb      	str	r3, [r7, #12]
    PeriphClkInitStruct.Lpuart1ClockSelection = RCC_LPUART1CLKSOURCE_PCLK1;
 8000e9c:	2300      	movs	r3, #0
 8000e9e:	62bb      	str	r3, [r7, #40]	@ 0x28
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInitStruct) != HAL_OK)
 8000ea0:	f107 030c 	add.w	r3, r7, #12
 8000ea4:	4618      	mov	r0, r3
 8000ea6:	f002 f9f2 	bl	800328e <HAL_RCCEx_PeriphCLKConfig>
 8000eaa:	4603      	mov	r3, r0
 8000eac:	2b00      	cmp	r3, #0
 8000eae:	d001      	beq.n	8000eb4 <HAL_UART_MspInit+0x4c>
    {
      Error_Handler();
 8000eb0:	f7ff ff59 	bl	8000d66 <Error_Handler>
    }

    /* Peripheral clock enable */
    __HAL_RCC_LPUART1_CLK_ENABLE();
 8000eb4:	2001      	movs	r0, #1
 8000eb6:	f7ff ff75 	bl	8000da4 <LL_APB1_GRP2_EnableClock>

    __HAL_RCC_GPIOA_CLK_ENABLE();
 8000eba:	2001      	movs	r0, #1
 8000ebc:	f7ff ff59 	bl	8000d72 <LL_AHB2_GRP1_EnableClock>
    __HAL_RCC_GPIOB_CLK_ENABLE();
 8000ec0:	2002      	movs	r0, #2
 8000ec2:	f7ff ff56 	bl	8000d72 <LL_AHB2_GRP1_EnableClock>
    /**LPUART1 GPIO Configuration
    PA3     ------> LPUART1_RX
    PB11     ------> LPUART1_TX
    */
    GPIO_InitStruct.Pin = GPIO_PIN_3;
 8000ec6:	2308      	movs	r3, #8
 8000ec8:	65fb      	str	r3, [r7, #92]	@ 0x5c
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8000eca:	2302      	movs	r3, #2
 8000ecc:	663b      	str	r3, [r7, #96]	@ 0x60
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000ece:	2300      	movs	r3, #0
 8000ed0:	667b      	str	r3, [r7, #100]	@ 0x64
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8000ed2:	2300      	movs	r3, #0
 8000ed4:	66bb      	str	r3, [r7, #104]	@ 0x68
    GPIO_InitStruct.Alternate = GPIO_AF8_LPUART1;
 8000ed6:	2308      	movs	r3, #8
 8000ed8:	66fb      	str	r3, [r7, #108]	@ 0x6c
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8000eda:	f107 035c 	add.w	r3, r7, #92	@ 0x5c
 8000ede:	4619      	mov	r1, r3
 8000ee0:	f04f 4090 	mov.w	r0, #1207959552	@ 0x48000000
 8000ee4:	f000 fbd0 	bl	8001688 <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = GPIO_PIN_11;
 8000ee8:	f44f 6300 	mov.w	r3, #2048	@ 0x800
 8000eec:	65fb      	str	r3, [r7, #92]	@ 0x5c
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8000eee:	2302      	movs	r3, #2
 8000ef0:	663b      	str	r3, [r7, #96]	@ 0x60
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000ef2:	2300      	movs	r3, #0
 8000ef4:	667b      	str	r3, [r7, #100]	@ 0x64
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8000ef6:	2300      	movs	r3, #0
 8000ef8:	66bb      	str	r3, [r7, #104]	@ 0x68
    GPIO_InitStruct.Alternate = GPIO_AF8_LPUART1;
 8000efa:	2308      	movs	r3, #8
 8000efc:	66fb      	str	r3, [r7, #108]	@ 0x6c
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8000efe:	f107 035c 	add.w	r3, r7, #92	@ 0x5c
 8000f02:	4619      	mov	r1, r3
 8000f04:	481a      	ldr	r0, [pc, #104]	@ (8000f70 <HAL_UART_MspInit+0x108>)
 8000f06:	f000 fbbf 	bl	8001688 <HAL_GPIO_Init>
    /* USER CODE BEGIN USART1_MspInit 1 */

    /* USER CODE END USART1_MspInit 1 */
  }

}
 8000f0a:	e02b      	b.n	8000f64 <HAL_UART_MspInit+0xfc>
  else if(huart->Instance==USART1)
 8000f0c:	687b      	ldr	r3, [r7, #4]
 8000f0e:	681b      	ldr	r3, [r3, #0]
 8000f10:	4a18      	ldr	r2, [pc, #96]	@ (8000f74 <HAL_UART_MspInit+0x10c>)
 8000f12:	4293      	cmp	r3, r2
 8000f14:	d126      	bne.n	8000f64 <HAL_UART_MspInit+0xfc>
    PeriphClkInitStruct.PeriphClockSelection = RCC_PERIPHCLK_USART1;
 8000f16:	2301      	movs	r3, #1
 8000f18:	60fb      	str	r3, [r7, #12]
    PeriphClkInitStruct.Usart1ClockSelection = RCC_USART1CLKSOURCE_PCLK2;
 8000f1a:	2300      	movs	r3, #0
 8000f1c:	627b      	str	r3, [r7, #36]	@ 0x24
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInitStruct) != HAL_OK)
 8000f1e:	f107 030c 	add.w	r3, r7, #12
 8000f22:	4618      	mov	r0, r3
 8000f24:	f002 f9b3 	bl	800328e <HAL_RCCEx_PeriphCLKConfig>
 8000f28:	4603      	mov	r3, r0
 8000f2a:	2b00      	cmp	r3, #0
 8000f2c:	d001      	beq.n	8000f32 <HAL_UART_MspInit+0xca>
      Error_Handler();
 8000f2e:	f7ff ff1a 	bl	8000d66 <Error_Handler>
    __HAL_RCC_USART1_CLK_ENABLE();
 8000f32:	f44f 4080 	mov.w	r0, #16384	@ 0x4000
 8000f36:	f7ff ff61 	bl	8000dfc <LL_APB2_GRP1_EnableClock>
    __HAL_RCC_GPIOA_CLK_ENABLE();
 8000f3a:	2001      	movs	r0, #1
 8000f3c:	f7ff ff19 	bl	8000d72 <LL_AHB2_GRP1_EnableClock>
    GPIO_InitStruct.Pin = GPIO_PIN_9|GPIO_PIN_10;
 8000f40:	f44f 63c0 	mov.w	r3, #1536	@ 0x600
 8000f44:	65fb      	str	r3, [r7, #92]	@ 0x5c
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8000f46:	2302      	movs	r3, #2
 8000f48:	663b      	str	r3, [r7, #96]	@ 0x60
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000f4a:	2300      	movs	r3, #0
 8000f4c:	667b      	str	r3, [r7, #100]	@ 0x64
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8000f4e:	2300      	movs	r3, #0
 8000f50:	66bb      	str	r3, [r7, #104]	@ 0x68
    GPIO_InitStruct.Alternate = GPIO_AF7_USART1;
 8000f52:	2307      	movs	r3, #7
 8000f54:	66fb      	str	r3, [r7, #108]	@ 0x6c
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8000f56:	f107 035c 	add.w	r3, r7, #92	@ 0x5c
 8000f5a:	4619      	mov	r1, r3
 8000f5c:	f04f 4090 	mov.w	r0, #1207959552	@ 0x48000000
 8000f60:	f000 fb92 	bl	8001688 <HAL_GPIO_Init>
}
 8000f64:	bf00      	nop
 8000f66:	3770      	adds	r7, #112	@ 0x70
 8000f68:	46bd      	mov	sp, r7
 8000f6a:	bd80      	pop	{r7, pc}
 8000f6c:	40008000 	.word	0x40008000
 8000f70:	48000400 	.word	0x48000400
 8000f74:	40013800 	.word	0x40013800

08000f78 <HAL_UART_MspDeInit>:
  * This function freeze the hardware resources used in this example
  * @param huart: UART handle pointer
  * @retval None
  */
void HAL_UART_MspDeInit(UART_HandleTypeDef* huart)
{
 8000f78:	b580      	push	{r7, lr}
 8000f7a:	b082      	sub	sp, #8
 8000f7c:	af00      	add	r7, sp, #0
 8000f7e:	6078      	str	r0, [r7, #4]
  if(huart->Instance==LPUART1)
 8000f80:	687b      	ldr	r3, [r7, #4]
 8000f82:	681b      	ldr	r3, [r3, #0]
 8000f84:	4a11      	ldr	r2, [pc, #68]	@ (8000fcc <HAL_UART_MspDeInit+0x54>)
 8000f86:	4293      	cmp	r3, r2
 8000f88:	d10d      	bne.n	8000fa6 <HAL_UART_MspDeInit+0x2e>
  {
    /* USER CODE BEGIN LPUART1_MspDeInit 0 */

    /* USER CODE END LPUART1_MspDeInit 0 */
    /* Peripheral clock disable */
    __HAL_RCC_LPUART1_CLK_DISABLE();
 8000f8a:	2001      	movs	r0, #1
 8000f8c:	f7ff ff23 	bl	8000dd6 <LL_APB1_GRP2_DisableClock>

    /**LPUART1 GPIO Configuration
    PA3     ------> LPUART1_RX
    PB11     ------> LPUART1_TX
    */
    HAL_GPIO_DeInit(GPIOA, GPIO_PIN_3);
 8000f90:	2108      	movs	r1, #8
 8000f92:	f04f 4090 	mov.w	r0, #1207959552	@ 0x48000000
 8000f96:	f000 fce7 	bl	8001968 <HAL_GPIO_DeInit>

    HAL_GPIO_DeInit(GPIOB, GPIO_PIN_11);
 8000f9a:	f44f 6100 	mov.w	r1, #2048	@ 0x800
 8000f9e:	480c      	ldr	r0, [pc, #48]	@ (8000fd0 <HAL_UART_MspDeInit+0x58>)
 8000fa0:	f000 fce2 	bl	8001968 <HAL_GPIO_DeInit>
    /* USER CODE BEGIN USART1_MspDeInit 1 */

    /* USER CODE END USART1_MspDeInit 1 */
  }

}
 8000fa4:	e00e      	b.n	8000fc4 <HAL_UART_MspDeInit+0x4c>
  else if(huart->Instance==USART1)
 8000fa6:	687b      	ldr	r3, [r7, #4]
 8000fa8:	681b      	ldr	r3, [r3, #0]
 8000faa:	4a0a      	ldr	r2, [pc, #40]	@ (8000fd4 <HAL_UART_MspDeInit+0x5c>)
 8000fac:	4293      	cmp	r3, r2
 8000fae:	d109      	bne.n	8000fc4 <HAL_UART_MspDeInit+0x4c>
    __HAL_RCC_USART1_CLK_DISABLE();
 8000fb0:	f44f 4080 	mov.w	r0, #16384	@ 0x4000
 8000fb4:	f7ff ff3b 	bl	8000e2e <LL_APB2_GRP1_DisableClock>
    HAL_GPIO_DeInit(GPIOA, GPIO_PIN_9|GPIO_PIN_10);
 8000fb8:	f44f 61c0 	mov.w	r1, #1536	@ 0x600
 8000fbc:	f04f 4090 	mov.w	r0, #1207959552	@ 0x48000000
 8000fc0:	f000 fcd2 	bl	8001968 <HAL_GPIO_DeInit>
}
 8000fc4:	bf00      	nop
 8000fc6:	3708      	adds	r7, #8
 8000fc8:	46bd      	mov	sp, r7
 8000fca:	bd80      	pop	{r7, pc}
 8000fcc:	40008000 	.word	0x40008000
 8000fd0:	48000400 	.word	0x48000400
 8000fd4:	40013800 	.word	0x40013800

08000fd8 <LL_APB1_GRP1_EnableClock>:
{
 8000fd8:	b480      	push	{r7}
 8000fda:	b085      	sub	sp, #20
 8000fdc:	af00      	add	r7, sp, #0
 8000fde:	6078      	str	r0, [r7, #4]
  SET_BIT(RCC->APB1ENR1, Periphs);
 8000fe0:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 8000fe4:	6d9a      	ldr	r2, [r3, #88]	@ 0x58
 8000fe6:	f04f 41b0 	mov.w	r1, #1476395008	@ 0x58000000
 8000fea:	687b      	ldr	r3, [r7, #4]
 8000fec:	4313      	orrs	r3, r2
 8000fee:	658b      	str	r3, [r1, #88]	@ 0x58
  tmpreg = READ_BIT(RCC->APB1ENR1, Periphs);
 8000ff0:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 8000ff4:	6d9a      	ldr	r2, [r3, #88]	@ 0x58
 8000ff6:	687b      	ldr	r3, [r7, #4]
 8000ff8:	4013      	ands	r3, r2
 8000ffa:	60fb      	str	r3, [r7, #12]
  (void)tmpreg;
 8000ffc:	68fb      	ldr	r3, [r7, #12]
}
 8000ffe:	bf00      	nop
 8001000:	3714      	adds	r7, #20
 8001002:	46bd      	mov	sp, r7
 8001004:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001008:	4770      	bx	lr
	...

0800100c <HAL_InitTick>:
  *         reset by HAL_Init() or at any time when clock is configured, by HAL_RCC_ClockConfig().
  * @param  TickPriority: Tick interrupt priority.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 800100c:	b580      	push	{r7, lr}
 800100e:	b08e      	sub	sp, #56	@ 0x38
 8001010:	af00      	add	r7, sp, #0
 8001012:	6078      	str	r0, [r7, #4]
  RCC_ClkInitTypeDef    clkconfig;
  uint32_t              uwTimclock = 0;
 8001014:	2300      	movs	r3, #0
 8001016:	633b      	str	r3, [r7, #48]	@ 0x30
  uint32_t              uwPrescalerValue = 0;
 8001018:	2300      	movs	r3, #0
 800101a:	62fb      	str	r3, [r7, #44]	@ 0x2c
  uint32_t              pFLatency;

  HAL_StatusTypeDef     status = HAL_OK;
 800101c:	2300      	movs	r3, #0
 800101e:	f887 3037 	strb.w	r3, [r7, #55]	@ 0x37

  /*Configure the TIM2 IRQ priority */
  HAL_NVIC_SetPriority(TIM2_IRQn, TickPriority ,0);
 8001022:	2200      	movs	r2, #0
 8001024:	6879      	ldr	r1, [r7, #4]
 8001026:	201c      	movs	r0, #28
 8001028:	f000 fb06 	bl	8001638 <HAL_NVIC_SetPriority>
  /* Enable the TIM2 global Interrupt */
  HAL_NVIC_EnableIRQ(TIM2_IRQn);
 800102c:	201c      	movs	r0, #28
 800102e:	f000 fb1d 	bl	800166c <HAL_NVIC_EnableIRQ>

  /* Enable TIM2 clock */
  __HAL_RCC_TIM2_CLK_ENABLE();
 8001032:	2001      	movs	r0, #1
 8001034:	f7ff ffd0 	bl	8000fd8 <LL_APB1_GRP1_EnableClock>

  /* Get clock configuration */
  HAL_RCC_GetClockConfig(&clkconfig, &pFLatency);
 8001038:	f107 020c 	add.w	r2, r7, #12
 800103c:	f107 0310 	add.w	r3, r7, #16
 8001040:	4611      	mov	r1, r2
 8001042:	4618      	mov	r0, r3
 8001044:	f001 fea0 	bl	8002d88 <HAL_RCC_GetClockConfig>

  /* Compute TIM2 clock */
  uwTimclock = HAL_RCC_GetPCLK1Freq();
 8001048:	f001 fe72 	bl	8002d30 <HAL_RCC_GetPCLK1Freq>
 800104c:	6338      	str	r0, [r7, #48]	@ 0x30

  /* Compute the prescaler value to have TIM2 counter clock equal to 1MHz */
  uwPrescalerValue = (uint32_t) ((uwTimclock / 1000000U) - 1U);
 800104e:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8001050:	4a21      	ldr	r2, [pc, #132]	@ (80010d8 <HAL_InitTick+0xcc>)
 8001052:	fba2 2303 	umull	r2, r3, r2, r3
 8001056:	0c9b      	lsrs	r3, r3, #18
 8001058:	3b01      	subs	r3, #1
 800105a:	62fb      	str	r3, [r7, #44]	@ 0x2c

  /* Initialize TIM2 */
  htim2.Instance = TIM2;
 800105c:	4b1f      	ldr	r3, [pc, #124]	@ (80010dc <HAL_InitTick+0xd0>)
 800105e:	f04f 4280 	mov.w	r2, #1073741824	@ 0x40000000
 8001062:	601a      	str	r2, [r3, #0]
   * Period = [(TIM2CLK/1000) - 1]. to have a (1/1000) s time base.
   * Prescaler = (uwTimclock/1000000 - 1) to have a 1MHz counter clock.
   * ClockDivision = 0
   * Counter direction = Up
   */
  htim2.Init.Period = (1000000U / 1000U) - 1U;
 8001064:	4b1d      	ldr	r3, [pc, #116]	@ (80010dc <HAL_InitTick+0xd0>)
 8001066:	f240 32e7 	movw	r2, #999	@ 0x3e7
 800106a:	60da      	str	r2, [r3, #12]
  htim2.Init.Prescaler = uwPrescalerValue;
 800106c:	4a1b      	ldr	r2, [pc, #108]	@ (80010dc <HAL_InitTick+0xd0>)
 800106e:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8001070:	6053      	str	r3, [r2, #4]
  htim2.Init.ClockDivision = 0;
 8001072:	4b1a      	ldr	r3, [pc, #104]	@ (80010dc <HAL_InitTick+0xd0>)
 8001074:	2200      	movs	r2, #0
 8001076:	611a      	str	r2, [r3, #16]
  htim2.Init.CounterMode = TIM_COUNTERMODE_UP;
 8001078:	4b18      	ldr	r3, [pc, #96]	@ (80010dc <HAL_InitTick+0xd0>)
 800107a:	2200      	movs	r2, #0
 800107c:	609a      	str	r2, [r3, #8]

  status = HAL_TIM_Base_Init(&htim2);
 800107e:	4817      	ldr	r0, [pc, #92]	@ (80010dc <HAL_InitTick+0xd0>)
 8001080:	f002 fb8c 	bl	800379c <HAL_TIM_Base_Init>
 8001084:	4603      	mov	r3, r0
 8001086:	f887 3037 	strb.w	r3, [r7, #55]	@ 0x37
  if (status == HAL_OK)
 800108a:	f897 3037 	ldrb.w	r3, [r7, #55]	@ 0x37
 800108e:	2b00      	cmp	r3, #0
 8001090:	d11b      	bne.n	80010ca <HAL_InitTick+0xbe>
  {
    /* Start the TIM time Base generation in interrupt mode */
    status = HAL_TIM_Base_Start_IT(&htim2);
 8001092:	4812      	ldr	r0, [pc, #72]	@ (80010dc <HAL_InitTick+0xd0>)
 8001094:	f002 fbe4 	bl	8003860 <HAL_TIM_Base_Start_IT>
 8001098:	4603      	mov	r3, r0
 800109a:	f887 3037 	strb.w	r3, [r7, #55]	@ 0x37
    if (status == HAL_OK)
 800109e:	f897 3037 	ldrb.w	r3, [r7, #55]	@ 0x37
 80010a2:	2b00      	cmp	r3, #0
 80010a4:	d111      	bne.n	80010ca <HAL_InitTick+0xbe>
    {
    /* Enable the TIM2 global Interrupt */
        HAL_NVIC_EnableIRQ(TIM2_IRQn);
 80010a6:	201c      	movs	r0, #28
 80010a8:	f000 fae0 	bl	800166c <HAL_NVIC_EnableIRQ>
      /* Configure the SysTick IRQ priority */
      if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 80010ac:	687b      	ldr	r3, [r7, #4]
 80010ae:	2b0f      	cmp	r3, #15
 80010b0:	d808      	bhi.n	80010c4 <HAL_InitTick+0xb8>
      {
        /* Configure the TIM IRQ priority */
        HAL_NVIC_SetPriority(TIM2_IRQn, TickPriority, 0U);
 80010b2:	2200      	movs	r2, #0
 80010b4:	6879      	ldr	r1, [r7, #4]
 80010b6:	201c      	movs	r0, #28
 80010b8:	f000 fabe 	bl	8001638 <HAL_NVIC_SetPriority>
        uwTickPrio = TickPriority;
 80010bc:	4a08      	ldr	r2, [pc, #32]	@ (80010e0 <HAL_InitTick+0xd4>)
 80010be:	687b      	ldr	r3, [r7, #4]
 80010c0:	6013      	str	r3, [r2, #0]
 80010c2:	e002      	b.n	80010ca <HAL_InitTick+0xbe>
      }
      else
      {
        status = HAL_ERROR;
 80010c4:	2301      	movs	r3, #1
 80010c6:	f887 3037 	strb.w	r3, [r7, #55]	@ 0x37
      }
    }
  }

 /* Return function status */
  return status;
 80010ca:	f897 3037 	ldrb.w	r3, [r7, #55]	@ 0x37
}
 80010ce:	4618      	mov	r0, r3
 80010d0:	3738      	adds	r7, #56	@ 0x38
 80010d2:	46bd      	mov	sp, r7
 80010d4:	bd80      	pop	{r7, pc}
 80010d6:	bf00      	nop
 80010d8:	431bde83 	.word	0x431bde83
 80010dc:	20000208 	.word	0x20000208
 80010e0:	20000018 	.word	0x20000018

080010e4 <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 80010e4:	b480      	push	{r7}
 80010e6:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
   while (1)
 80010e8:	bf00      	nop
 80010ea:	e7fd      	b.n	80010e8 <NMI_Handler+0x4>

080010ec <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 80010ec:	b480      	push	{r7}
 80010ee:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 80010f0:	bf00      	nop
 80010f2:	e7fd      	b.n	80010f0 <HardFault_Handler+0x4>

080010f4 <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 80010f4:	b480      	push	{r7}
 80010f6:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 80010f8:	bf00      	nop
 80010fa:	e7fd      	b.n	80010f8 <MemManage_Handler+0x4>

080010fc <BusFault_Handler>:

/**
  * @brief This function handles Prefetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 80010fc:	b480      	push	{r7}
 80010fe:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 8001100:	bf00      	nop
 8001102:	e7fd      	b.n	8001100 <BusFault_Handler+0x4>

08001104 <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 8001104:	b480      	push	{r7}
 8001106:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 8001108:	bf00      	nop
 800110a:	e7fd      	b.n	8001108 <UsageFault_Handler+0x4>

0800110c <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 800110c:	b480      	push	{r7}
 800110e:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 8001110:	bf00      	nop
 8001112:	46bd      	mov	sp, r7
 8001114:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001118:	4770      	bx	lr
	...

0800111c <TIM2_IRQHandler>:

/**
  * @brief This function handles TIM2 global interrupt.
  */
void TIM2_IRQHandler(void)
{
 800111c:	b580      	push	{r7, lr}
 800111e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN TIM2_IRQn 0 */

  /* USER CODE END TIM2_IRQn 0 */
  HAL_TIM_IRQHandler(&htim2);
 8001120:	4802      	ldr	r0, [pc, #8]	@ (800112c <TIM2_IRQHandler+0x10>)
 8001122:	f002 fbeb 	bl	80038fc <HAL_TIM_IRQHandler>
  /* USER CODE BEGIN TIM2_IRQn 1 */

  /* USER CODE END TIM2_IRQn 1 */
}
 8001126:	bf00      	nop
 8001128:	bd80      	pop	{r7, pc}
 800112a:	bf00      	nop
 800112c:	20000208 	.word	0x20000208

08001130 <_read>:
  _kill(status, -1);
  while (1) {}    /* Make sure we hang here */
}

__attribute__((weak)) int _read(int file, char *ptr, int len)
{
 8001130:	b580      	push	{r7, lr}
 8001132:	b086      	sub	sp, #24
 8001134:	af00      	add	r7, sp, #0
 8001136:	60f8      	str	r0, [r7, #12]
 8001138:	60b9      	str	r1, [r7, #8]
 800113a:	607a      	str	r2, [r7, #4]
  (void)file;
  int DataIdx;

  for (DataIdx = 0; DataIdx < len; DataIdx++)
 800113c:	2300      	movs	r3, #0
 800113e:	617b      	str	r3, [r7, #20]
 8001140:	e00a      	b.n	8001158 <_read+0x28>
  {
    *ptr++ = __io_getchar();
 8001142:	f3af 8000 	nop.w
 8001146:	4601      	mov	r1, r0
 8001148:	68bb      	ldr	r3, [r7, #8]
 800114a:	1c5a      	adds	r2, r3, #1
 800114c:	60ba      	str	r2, [r7, #8]
 800114e:	b2ca      	uxtb	r2, r1
 8001150:	701a      	strb	r2, [r3, #0]
  for (DataIdx = 0; DataIdx < len; DataIdx++)
 8001152:	697b      	ldr	r3, [r7, #20]
 8001154:	3301      	adds	r3, #1
 8001156:	617b      	str	r3, [r7, #20]
 8001158:	697a      	ldr	r2, [r7, #20]
 800115a:	687b      	ldr	r3, [r7, #4]
 800115c:	429a      	cmp	r2, r3
 800115e:	dbf0      	blt.n	8001142 <_read+0x12>
  }

  return len;
 8001160:	687b      	ldr	r3, [r7, #4]
}
 8001162:	4618      	mov	r0, r3
 8001164:	3718      	adds	r7, #24
 8001166:	46bd      	mov	sp, r7
 8001168:	bd80      	pop	{r7, pc}

0800116a <_close>:
  }
  return len;
}

int _close(int file)
{
 800116a:	b480      	push	{r7}
 800116c:	b083      	sub	sp, #12
 800116e:	af00      	add	r7, sp, #0
 8001170:	6078      	str	r0, [r7, #4]
  (void)file;
  return -1;
 8001172:	f04f 33ff 	mov.w	r3, #4294967295	@ 0xffffffff
}
 8001176:	4618      	mov	r0, r3
 8001178:	370c      	adds	r7, #12
 800117a:	46bd      	mov	sp, r7
 800117c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001180:	4770      	bx	lr

08001182 <_fstat>:


int _fstat(int file, struct stat *st)
{
 8001182:	b480      	push	{r7}
 8001184:	b083      	sub	sp, #12
 8001186:	af00      	add	r7, sp, #0
 8001188:	6078      	str	r0, [r7, #4]
 800118a:	6039      	str	r1, [r7, #0]
  (void)file;
  st->st_mode = S_IFCHR;
 800118c:	683b      	ldr	r3, [r7, #0]
 800118e:	f44f 5200 	mov.w	r2, #8192	@ 0x2000
 8001192:	605a      	str	r2, [r3, #4]
  return 0;
 8001194:	2300      	movs	r3, #0
}
 8001196:	4618      	mov	r0, r3
 8001198:	370c      	adds	r7, #12
 800119a:	46bd      	mov	sp, r7
 800119c:	f85d 7b04 	ldr.w	r7, [sp], #4
 80011a0:	4770      	bx	lr

080011a2 <_isatty>:

int _isatty(int file)
{
 80011a2:	b480      	push	{r7}
 80011a4:	b083      	sub	sp, #12
 80011a6:	af00      	add	r7, sp, #0
 80011a8:	6078      	str	r0, [r7, #4]
  (void)file;
  return 1;
 80011aa:	2301      	movs	r3, #1
}
 80011ac:	4618      	mov	r0, r3
 80011ae:	370c      	adds	r7, #12
 80011b0:	46bd      	mov	sp, r7
 80011b2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80011b6:	4770      	bx	lr

080011b8 <_lseek>:

int _lseek(int file, int ptr, int dir)
{
 80011b8:	b480      	push	{r7}
 80011ba:	b085      	sub	sp, #20
 80011bc:	af00      	add	r7, sp, #0
 80011be:	60f8      	str	r0, [r7, #12]
 80011c0:	60b9      	str	r1, [r7, #8]
 80011c2:	607a      	str	r2, [r7, #4]
  (void)file;
  (void)ptr;
  (void)dir;
  return 0;
 80011c4:	2300      	movs	r3, #0
}
 80011c6:	4618      	mov	r0, r3
 80011c8:	3714      	adds	r7, #20
 80011ca:	46bd      	mov	sp, r7
 80011cc:	f85d 7b04 	ldr.w	r7, [sp], #4
 80011d0:	4770      	bx	lr
	...

080011d4 <_sbrk>:
 *
 * @param incr Memory size
 * @return Pointer to allocated memory
 */
void *_sbrk(ptrdiff_t incr)
{
 80011d4:	b580      	push	{r7, lr}
 80011d6:	b086      	sub	sp, #24
 80011d8:	af00      	add	r7, sp, #0
 80011da:	6078      	str	r0, [r7, #4]
  extern uint8_t _end; /* Symbol defined in the linker script */
  extern uint8_t _estack; /* Symbol defined in the linker script */
  extern uint32_t _Min_Stack_Size; /* Symbol defined in the linker script */
  const uint32_t stack_limit = (uint32_t)&_estack - (uint32_t)&_Min_Stack_Size;
 80011dc:	4a14      	ldr	r2, [pc, #80]	@ (8001230 <_sbrk+0x5c>)
 80011de:	4b15      	ldr	r3, [pc, #84]	@ (8001234 <_sbrk+0x60>)
 80011e0:	1ad3      	subs	r3, r2, r3
 80011e2:	617b      	str	r3, [r7, #20]
  const uint8_t *max_heap = (uint8_t *)stack_limit;
 80011e4:	697b      	ldr	r3, [r7, #20]
 80011e6:	613b      	str	r3, [r7, #16]
  uint8_t *prev_heap_end;

  /* Initialize heap end at first call */
  if (NULL == __sbrk_heap_end)
 80011e8:	4b13      	ldr	r3, [pc, #76]	@ (8001238 <_sbrk+0x64>)
 80011ea:	681b      	ldr	r3, [r3, #0]
 80011ec:	2b00      	cmp	r3, #0
 80011ee:	d102      	bne.n	80011f6 <_sbrk+0x22>
  {
    __sbrk_heap_end = &_end;
 80011f0:	4b11      	ldr	r3, [pc, #68]	@ (8001238 <_sbrk+0x64>)
 80011f2:	4a12      	ldr	r2, [pc, #72]	@ (800123c <_sbrk+0x68>)
 80011f4:	601a      	str	r2, [r3, #0]
  }

  /* Protect heap from growing into the reserved MSP stack */
  if (__sbrk_heap_end + incr > max_heap)
 80011f6:	4b10      	ldr	r3, [pc, #64]	@ (8001238 <_sbrk+0x64>)
 80011f8:	681a      	ldr	r2, [r3, #0]
 80011fa:	687b      	ldr	r3, [r7, #4]
 80011fc:	4413      	add	r3, r2
 80011fe:	693a      	ldr	r2, [r7, #16]
 8001200:	429a      	cmp	r2, r3
 8001202:	d207      	bcs.n	8001214 <_sbrk+0x40>
  {
    errno = ENOMEM;
 8001204:	f006 fd6e 	bl	8007ce4 <__errno>
 8001208:	4603      	mov	r3, r0
 800120a:	220c      	movs	r2, #12
 800120c:	601a      	str	r2, [r3, #0]
    return (void *)-1;
 800120e:	f04f 33ff 	mov.w	r3, #4294967295	@ 0xffffffff
 8001212:	e009      	b.n	8001228 <_sbrk+0x54>
  }

  prev_heap_end = __sbrk_heap_end;
 8001214:	4b08      	ldr	r3, [pc, #32]	@ (8001238 <_sbrk+0x64>)
 8001216:	681b      	ldr	r3, [r3, #0]
 8001218:	60fb      	str	r3, [r7, #12]
  __sbrk_heap_end += incr;
 800121a:	4b07      	ldr	r3, [pc, #28]	@ (8001238 <_sbrk+0x64>)
 800121c:	681a      	ldr	r2, [r3, #0]
 800121e:	687b      	ldr	r3, [r7, #4]
 8001220:	4413      	add	r3, r2
 8001222:	4a05      	ldr	r2, [pc, #20]	@ (8001238 <_sbrk+0x64>)
 8001224:	6013      	str	r3, [r2, #0]

  return (void *)prev_heap_end;
 8001226:	68fb      	ldr	r3, [r7, #12]
}
 8001228:	4618      	mov	r0, r3
 800122a:	3718      	adds	r7, #24
 800122c:	46bd      	mov	sp, r7
 800122e:	bd80      	pop	{r7, pc}
 8001230:	20030000 	.word	0x20030000
 8001234:	00000400 	.word	0x00000400
 8001238:	20000254 	.word	0x20000254
 800123c:	20001d90 	.word	0x20001d90

08001240 <SystemInit>:
  * @brief  Setup the microcontroller system.
  * @param  None
  * @retval None
  */
void SystemInit(void)
{
 8001240:	b480      	push	{r7}
 8001242:	af00      	add	r7, sp, #0
  SCB->VTOR = VECT_TAB_BASE_ADDRESS | VECT_TAB_OFFSET;
#endif /* USER_VECT_TAB_ADDRESS */

  /* FPU settings ------------------------------------------------------------*/
#if (__FPU_PRESENT == 1) && (__FPU_USED == 1)
  SCB->CPACR |= ((3UL << (10UL * 2UL)) | (3UL << (11UL * 2UL))); /* set CP10 and CP11 Full Access */
 8001244:	4b24      	ldr	r3, [pc, #144]	@ (80012d8 <SystemInit+0x98>)
 8001246:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 800124a:	4a23      	ldr	r2, [pc, #140]	@ (80012d8 <SystemInit+0x98>)
 800124c:	f443 0370 	orr.w	r3, r3, #15728640	@ 0xf00000
 8001250:	f8c2 3088 	str.w	r3, [r2, #136]	@ 0x88
#endif /* FPU */

  /* Reset the RCC clock configuration to the default reset state ------------*/
  /* Set MSION bit */
  RCC->CR |= RCC_CR_MSION;
 8001254:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 8001258:	681b      	ldr	r3, [r3, #0]
 800125a:	f04f 42b0 	mov.w	r2, #1476395008	@ 0x58000000
 800125e:	f043 0301 	orr.w	r3, r3, #1
 8001262:	6013      	str	r3, [r2, #0]

  /* Reset CFGR register */
  RCC->CFGR = 0x00070000U;
 8001264:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 8001268:	f44f 22e0 	mov.w	r2, #458752	@ 0x70000
 800126c:	609a      	str	r2, [r3, #8]

  /* Reset PLLSAI1ON, PLLON, HSECSSON, HSEON, HSION, and MSIPLLON bits */
  RCC->CR &= (uint32_t)0xFAF6FEFBU;
 800126e:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 8001272:	681a      	ldr	r2, [r3, #0]
 8001274:	f04f 41b0 	mov.w	r1, #1476395008	@ 0x58000000
 8001278:	4b18      	ldr	r3, [pc, #96]	@ (80012dc <SystemInit+0x9c>)
 800127a:	4013      	ands	r3, r2
 800127c:	600b      	str	r3, [r1, #0]

  /*!< Reset LSI1 and LSI2 bits */
  RCC->CSR &= (uint32_t)0xFFFFFFFAU;
 800127e:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 8001282:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 8001286:	f04f 42b0 	mov.w	r2, #1476395008	@ 0x58000000
 800128a:	f023 0305 	bic.w	r3, r3, #5
 800128e:	f8c2 3094 	str.w	r3, [r2, #148]	@ 0x94

  /*!< Reset HSI48ON  bit */
  RCC->CRRCR &= (uint32_t)0xFFFFFFFEU;
 8001292:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 8001296:	f8d3 3098 	ldr.w	r3, [r3, #152]	@ 0x98
 800129a:	f04f 42b0 	mov.w	r2, #1476395008	@ 0x58000000
 800129e:	f023 0301 	bic.w	r3, r3, #1
 80012a2:	f8c2 3098 	str.w	r3, [r2, #152]	@ 0x98

  /* Reset PLLCFGR register */
  RCC->PLLCFGR = 0x22041000U;
 80012a6:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 80012aa:	4a0d      	ldr	r2, [pc, #52]	@ (80012e0 <SystemInit+0xa0>)
 80012ac:	60da      	str	r2, [r3, #12]

#if defined(STM32WB55xx) || defined(STM32WB5Mxx)
  /* Reset PLLSAI1CFGR register */
  RCC->PLLSAI1CFGR = 0x22041000U;
 80012ae:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 80012b2:	4a0b      	ldr	r2, [pc, #44]	@ (80012e0 <SystemInit+0xa0>)
 80012b4:	611a      	str	r2, [r3, #16]
#endif /* STM32WB55xx || STM32WB5Mxx */

  /* Reset HSEBYP bit */
  RCC->CR &= 0xFFFBFFFFU;
 80012b6:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 80012ba:	681b      	ldr	r3, [r3, #0]
 80012bc:	f04f 42b0 	mov.w	r2, #1476395008	@ 0x58000000
 80012c0:	f423 2380 	bic.w	r3, r3, #262144	@ 0x40000
 80012c4:	6013      	str	r3, [r2, #0]

  /* Disable all interrupts */
  RCC->CIER = 0x00000000;
 80012c6:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 80012ca:	2200      	movs	r2, #0
 80012cc:	619a      	str	r2, [r3, #24]
}
 80012ce:	bf00      	nop
 80012d0:	46bd      	mov	sp, r7
 80012d2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80012d6:	4770      	bx	lr
 80012d8:	e000ed00 	.word	0xe000ed00
 80012dc:	faf6fefb 	.word	0xfaf6fefb
 80012e0:	22041000 	.word	0x22041000

080012e4 <CopyDataInit>:
  bl LoopCopyDataInit
.endm

.section  .text.data_initializers
CopyDataInit:
  ldr r4, [r2, r3]
 80012e4:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 80012e6:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 80012e8:	3304      	adds	r3, #4

080012ea <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 80012ea:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 80012ec:	428c      	cmp	r4, r1
  bcc  CopyDataInit
 80012ee:	d3f9      	bcc.n	80012e4 <CopyDataInit>
  bx lr
 80012f0:	4770      	bx	lr

080012f2 <FillZerobss>:

FillZerobss:
  str  r3, [r0]
 80012f2:	6003      	str	r3, [r0, #0]
  adds r0, r0, #4
 80012f4:	3004      	adds	r0, #4

080012f6 <LoopFillZerobss>:

LoopFillZerobss:
  cmp r0, r1
 80012f6:	4288      	cmp	r0, r1
  bcc FillZerobss
 80012f8:	d3fb      	bcc.n	80012f2 <FillZerobss>
  bx lr
 80012fa:	4770      	bx	lr

080012fc <Reset_Handler>:

  .section .text.Reset_Handler
  .weak Reset_Handler
  .type Reset_Handler, %function
Reset_Handler:
  ldr   r0, =_estack
 80012fc:	480c      	ldr	r0, [pc, #48]	@ (8001330 <LoopForever+0x2>)
  mov   sp, r0          /* set stack pointer */
 80012fe:	4685      	mov	sp, r0
/* Call the clock system initialization function.*/
  bl  SystemInit
 8001300:	f7ff ff9e 	bl	8001240 <SystemInit>

/* Copy the data segment initializers from flash to SRAM */
  INIT_DATA _sdata, _edata, _sidata
 8001304:	480b      	ldr	r0, [pc, #44]	@ (8001334 <LoopForever+0x6>)
 8001306:	490c      	ldr	r1, [pc, #48]	@ (8001338 <LoopForever+0xa>)
 8001308:	4a0c      	ldr	r2, [pc, #48]	@ (800133c <LoopForever+0xe>)
 800130a:	2300      	movs	r3, #0
 800130c:	f7ff ffed 	bl	80012ea <LoopCopyDataInit>
  INIT_DATA _sMB_MEM2, _eMB_MEM2, _siMB_MEM2
 8001310:	480b      	ldr	r0, [pc, #44]	@ (8001340 <LoopForever+0x12>)
 8001312:	490c      	ldr	r1, [pc, #48]	@ (8001344 <LoopForever+0x16>)
 8001314:	4a0c      	ldr	r2, [pc, #48]	@ (8001348 <LoopForever+0x1a>)
 8001316:	2300      	movs	r3, #0
 8001318:	f7ff ffe7 	bl	80012ea <LoopCopyDataInit>

/* Zero fill the bss segments. */
  INIT_BSS _sbss, _ebss
 800131c:	480b      	ldr	r0, [pc, #44]	@ (800134c <LoopForever+0x1e>)
 800131e:	490c      	ldr	r1, [pc, #48]	@ (8001350 <LoopForever+0x22>)
 8001320:	2300      	movs	r3, #0
 8001322:	f7ff ffe8 	bl	80012f6 <LoopFillZerobss>

/* Call static constructors */
  bl __libc_init_array
 8001326:	f006 fce3 	bl	8007cf0 <__libc_init_array>
/* Call the application s entry point.*/
  bl main
 800132a:	f7ff f981 	bl	8000630 <main>

0800132e <LoopForever>:

LoopForever:
  b LoopForever
 800132e:	e7fe      	b.n	800132e <LoopForever>
  ldr   r0, =_estack
 8001330:	20030000 	.word	0x20030000
  INIT_DATA _sdata, _edata, _sidata
 8001334:	20000008 	.word	0x20000008
 8001338:	20000080 	.word	0x20000080
 800133c:	08008c08 	.word	0x08008c08
  INIT_DATA _sMB_MEM2, _eMB_MEM2, _siMB_MEM2
 8001340:	20030000 	.word	0x20030000
 8001344:	20030000 	.word	0x20030000
 8001348:	08008c80 	.word	0x08008c80
  INIT_BSS _sbss, _ebss
 800134c:	20000080 	.word	0x20000080
 8001350:	20001d90 	.word	0x20001d90

08001354 <ADC1_IRQHandler>:
 * @retval None
*/
  .section .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b Infinite_Loop
 8001354:	e7fe      	b.n	8001354 <ADC1_IRQHandler>

08001356 <LL_AHB2_GRP1_EnableClock>:
{
 8001356:	b480      	push	{r7}
 8001358:	b085      	sub	sp, #20
 800135a:	af00      	add	r7, sp, #0
 800135c:	6078      	str	r0, [r7, #4]
  SET_BIT(RCC->AHB2ENR, Periphs);
 800135e:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 8001362:	6cda      	ldr	r2, [r3, #76]	@ 0x4c
 8001364:	f04f 41b0 	mov.w	r1, #1476395008	@ 0x58000000
 8001368:	687b      	ldr	r3, [r7, #4]
 800136a:	4313      	orrs	r3, r2
 800136c:	64cb      	str	r3, [r1, #76]	@ 0x4c
  tmpreg = READ_BIT(RCC->AHB2ENR, Periphs);
 800136e:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 8001372:	6cda      	ldr	r2, [r3, #76]	@ 0x4c
 8001374:	687b      	ldr	r3, [r7, #4]
 8001376:	4013      	ands	r3, r2
 8001378:	60fb      	str	r3, [r7, #12]
  (void)tmpreg;
 800137a:	68fb      	ldr	r3, [r7, #12]
}
 800137c:	bf00      	nop
 800137e:	3714      	adds	r7, #20
 8001380:	46bd      	mov	sp, r7
 8001382:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001386:	4770      	bx	lr

08001388 <BSP_LED_Init>:
  *            @arg LED2
  *            @arg LED3
  * @retval None
  */
void BSP_LED_Init(Led_TypeDef Led)
{
 8001388:	b580      	push	{r7, lr}
 800138a:	b088      	sub	sp, #32
 800138c:	af00      	add	r7, sp, #0
 800138e:	4603      	mov	r3, r0
 8001390:	71fb      	strb	r3, [r7, #7]
  GPIO_InitTypeDef  gpioinitstruct = {0};
 8001392:	f107 030c 	add.w	r3, r7, #12
 8001396:	2200      	movs	r2, #0
 8001398:	601a      	str	r2, [r3, #0]
 800139a:	605a      	str	r2, [r3, #4]
 800139c:	609a      	str	r2, [r3, #8]
 800139e:	60da      	str	r2, [r3, #12]
 80013a0:	611a      	str	r2, [r3, #16]
  
  /* Enable the GPIO_LED Clock */
  LEDx_GPIO_CLK_ENABLE(Led);
 80013a2:	2002      	movs	r0, #2
 80013a4:	f7ff ffd7 	bl	8001356 <LL_AHB2_GRP1_EnableClock>

  /* Configure the GPIO_LED pin */
  gpioinitstruct.Pin = GPIO_PIN[Led];
 80013a8:	79fb      	ldrb	r3, [r7, #7]
 80013aa:	4a12      	ldr	r2, [pc, #72]	@ (80013f4 <BSP_LED_Init+0x6c>)
 80013ac:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 80013b0:	60fb      	str	r3, [r7, #12]
  gpioinitstruct.Mode = GPIO_MODE_OUTPUT_PP;
 80013b2:	2301      	movs	r3, #1
 80013b4:	613b      	str	r3, [r7, #16]
  gpioinitstruct.Pull = GPIO_NOPULL;
 80013b6:	2300      	movs	r3, #0
 80013b8:	617b      	str	r3, [r7, #20]
  gpioinitstruct.Speed = GPIO_SPEED_FREQ_HIGH;
 80013ba:	2302      	movs	r3, #2
 80013bc:	61bb      	str	r3, [r7, #24]
  
  HAL_GPIO_Init(GPIO_PORT[Led], &gpioinitstruct);
 80013be:	79fb      	ldrb	r3, [r7, #7]
 80013c0:	4a0d      	ldr	r2, [pc, #52]	@ (80013f8 <BSP_LED_Init+0x70>)
 80013c2:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 80013c6:	f107 020c 	add.w	r2, r7, #12
 80013ca:	4611      	mov	r1, r2
 80013cc:	4618      	mov	r0, r3
 80013ce:	f000 f95b 	bl	8001688 <HAL_GPIO_Init>
  
  HAL_GPIO_WritePin(GPIO_PORT[Led], GPIO_PIN[Led], GPIO_PIN_RESET);
 80013d2:	79fb      	ldrb	r3, [r7, #7]
 80013d4:	4a08      	ldr	r2, [pc, #32]	@ (80013f8 <BSP_LED_Init+0x70>)
 80013d6:	f852 0023 	ldr.w	r0, [r2, r3, lsl #2]
 80013da:	79fb      	ldrb	r3, [r7, #7]
 80013dc:	4a05      	ldr	r2, [pc, #20]	@ (80013f4 <BSP_LED_Init+0x6c>)
 80013de:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 80013e2:	2200      	movs	r2, #0
 80013e4:	4619      	mov	r1, r3
 80013e6:	f000 fb9d 	bl	8001b24 <HAL_GPIO_WritePin>
}
 80013ea:	bf00      	nop
 80013ec:	3720      	adds	r7, #32
 80013ee:	46bd      	mov	sp, r7
 80013f0:	bd80      	pop	{r7, pc}
 80013f2:	bf00      	nop
 80013f4:	08008b94 	.word	0x08008b94
 80013f8:	2000000c 	.word	0x2000000c

080013fc <BSP_LED_Toggle>:
  *     @arg LED2
  *     @arg LED3
  * @retval None
  */
void BSP_LED_Toggle(Led_TypeDef Led)
{
 80013fc:	b580      	push	{r7, lr}
 80013fe:	b082      	sub	sp, #8
 8001400:	af00      	add	r7, sp, #0
 8001402:	4603      	mov	r3, r0
 8001404:	71fb      	strb	r3, [r7, #7]
  HAL_GPIO_TogglePin(GPIO_PORT[Led], GPIO_PIN[Led]);
 8001406:	79fb      	ldrb	r3, [r7, #7]
 8001408:	4a07      	ldr	r2, [pc, #28]	@ (8001428 <BSP_LED_Toggle+0x2c>)
 800140a:	f852 2023 	ldr.w	r2, [r2, r3, lsl #2]
 800140e:	79fb      	ldrb	r3, [r7, #7]
 8001410:	4906      	ldr	r1, [pc, #24]	@ (800142c <BSP_LED_Toggle+0x30>)
 8001412:	f831 3013 	ldrh.w	r3, [r1, r3, lsl #1]
 8001416:	4619      	mov	r1, r3
 8001418:	4610      	mov	r0, r2
 800141a:	f000 fb9b 	bl	8001b54 <HAL_GPIO_TogglePin>
}
 800141e:	bf00      	nop
 8001420:	3708      	adds	r7, #8
 8001422:	46bd      	mov	sp, r7
 8001424:	bd80      	pop	{r7, pc}
 8001426:	bf00      	nop
 8001428:	2000000c 	.word	0x2000000c
 800142c:	08008b94 	.word	0x08008b94

08001430 <HAL_Init>:
  *         need to ensure that the SysTick time base is always set to 1 millisecond
  *         to have correct HAL operation.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 8001430:	b580      	push	{r7, lr}
 8001432:	b082      	sub	sp, #8
 8001434:	af00      	add	r7, sp, #0
  HAL_StatusTypeDef  status = HAL_OK;
 8001436:	2300      	movs	r3, #0
 8001438:	71fb      	strb	r3, [r7, #7]
#if (DATA_CACHE_ENABLE == 0U)
  __HAL_FLASH_DATA_CACHE_DISABLE();
#endif /* DATA_CACHE_ENABLE */

#if (PREFETCH_ENABLE != 0U)
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
 800143a:	4b0c      	ldr	r3, [pc, #48]	@ (800146c <HAL_Init+0x3c>)
 800143c:	681b      	ldr	r3, [r3, #0]
 800143e:	4a0b      	ldr	r2, [pc, #44]	@ (800146c <HAL_Init+0x3c>)
 8001440:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 8001444:	6013      	str	r3, [r2, #0]
#endif /* PREFETCH_ENABLE */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 8001446:	2003      	movs	r0, #3
 8001448:	f000 f8eb 	bl	8001622 <HAL_NVIC_SetPriorityGrouping>

  /* Use SysTick as time base source and configure 1ms tick (default clock after Reset is MSI) */
  if (HAL_InitTick(TICK_INT_PRIORITY) != HAL_OK)
 800144c:	200f      	movs	r0, #15
 800144e:	f7ff fddd 	bl	800100c <HAL_InitTick>
 8001452:	4603      	mov	r3, r0
 8001454:	2b00      	cmp	r3, #0
 8001456:	d002      	beq.n	800145e <HAL_Init+0x2e>
  {
    status = HAL_ERROR;
 8001458:	2301      	movs	r3, #1
 800145a:	71fb      	strb	r3, [r7, #7]
 800145c:	e001      	b.n	8001462 <HAL_Init+0x32>
  }
  else
  {
    /* Init the low level hardware */
    HAL_MspInit();
 800145e:	f7ff fcf9 	bl	8000e54 <HAL_MspInit>
  }

  /* Return function status */
  return status;
 8001462:	79fb      	ldrb	r3, [r7, #7]
}
 8001464:	4618      	mov	r0, r3
 8001466:	3708      	adds	r7, #8
 8001468:	46bd      	mov	sp, r7
 800146a:	bd80      	pop	{r7, pc}
 800146c:	58004000 	.word	0x58004000

08001470 <HAL_IncTick>:
  * @note This function is declared as __weak to be overwritten in case of other
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 8001470:	b480      	push	{r7}
 8001472:	af00      	add	r7, sp, #0
  uwTick += (uint32_t)uwTickFreq;
 8001474:	4b06      	ldr	r3, [pc, #24]	@ (8001490 <HAL_IncTick+0x20>)
 8001476:	781b      	ldrb	r3, [r3, #0]
 8001478:	461a      	mov	r2, r3
 800147a:	4b06      	ldr	r3, [pc, #24]	@ (8001494 <HAL_IncTick+0x24>)
 800147c:	681b      	ldr	r3, [r3, #0]
 800147e:	4413      	add	r3, r2
 8001480:	4a04      	ldr	r2, [pc, #16]	@ (8001494 <HAL_IncTick+0x24>)
 8001482:	6013      	str	r3, [r2, #0]
}
 8001484:	bf00      	nop
 8001486:	46bd      	mov	sp, r7
 8001488:	f85d 7b04 	ldr.w	r7, [sp], #4
 800148c:	4770      	bx	lr
 800148e:	bf00      	nop
 8001490:	2000001c 	.word	0x2000001c
 8001494:	20000258 	.word	0x20000258

08001498 <HAL_GetTick>:
  * @note This function is declared as __weak to be overwritten in case of other
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 8001498:	b480      	push	{r7}
 800149a:	af00      	add	r7, sp, #0
  return uwTick;
 800149c:	4b03      	ldr	r3, [pc, #12]	@ (80014ac <HAL_GetTick+0x14>)
 800149e:	681b      	ldr	r3, [r3, #0]
}
 80014a0:	4618      	mov	r0, r3
 80014a2:	46bd      	mov	sp, r7
 80014a4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80014a8:	4770      	bx	lr
 80014aa:	bf00      	nop
 80014ac:	20000258 	.word	0x20000258

080014b0 <HAL_GetTickPrio>:
/**
  * @brief This function returns a tick priority.
  * @retval tick priority
  */
uint32_t HAL_GetTickPrio(void)
{
 80014b0:	b480      	push	{r7}
 80014b2:	af00      	add	r7, sp, #0
  return uwTickPrio;
 80014b4:	4b03      	ldr	r3, [pc, #12]	@ (80014c4 <HAL_GetTickPrio+0x14>)
 80014b6:	681b      	ldr	r3, [r3, #0]
}
 80014b8:	4618      	mov	r0, r3
 80014ba:	46bd      	mov	sp, r7
 80014bc:	f85d 7b04 	ldr.w	r7, [sp], #4
 80014c0:	4770      	bx	lr
 80014c2:	bf00      	nop
 80014c4:	20000018 	.word	0x20000018

080014c8 <__NVIC_SetPriorityGrouping>:
{
 80014c8:	b480      	push	{r7}
 80014ca:	b085      	sub	sp, #20
 80014cc:	af00      	add	r7, sp, #0
 80014ce:	6078      	str	r0, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 80014d0:	687b      	ldr	r3, [r7, #4]
 80014d2:	f003 0307 	and.w	r3, r3, #7
 80014d6:	60fb      	str	r3, [r7, #12]
  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 80014d8:	4b0c      	ldr	r3, [pc, #48]	@ (800150c <__NVIC_SetPriorityGrouping+0x44>)
 80014da:	68db      	ldr	r3, [r3, #12]
 80014dc:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 80014de:	68ba      	ldr	r2, [r7, #8]
 80014e0:	f64f 03ff 	movw	r3, #63743	@ 0xf8ff
 80014e4:	4013      	ands	r3, r2
 80014e6:	60bb      	str	r3, [r7, #8]
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos)  );              /* Insert write key and priority group */
 80014e8:	68fb      	ldr	r3, [r7, #12]
 80014ea:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 80014ec:	68bb      	ldr	r3, [r7, #8]
 80014ee:	4313      	orrs	r3, r2
  reg_value  =  (reg_value                                   |
 80014f0:	f043 63bf 	orr.w	r3, r3, #100139008	@ 0x5f80000
 80014f4:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 80014f8:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 80014fa:	4a04      	ldr	r2, [pc, #16]	@ (800150c <__NVIC_SetPriorityGrouping+0x44>)
 80014fc:	68bb      	ldr	r3, [r7, #8]
 80014fe:	60d3      	str	r3, [r2, #12]
}
 8001500:	bf00      	nop
 8001502:	3714      	adds	r7, #20
 8001504:	46bd      	mov	sp, r7
 8001506:	f85d 7b04 	ldr.w	r7, [sp], #4
 800150a:	4770      	bx	lr
 800150c:	e000ed00 	.word	0xe000ed00

08001510 <__NVIC_GetPriorityGrouping>:
{
 8001510:	b480      	push	{r7}
 8001512:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 8001514:	4b04      	ldr	r3, [pc, #16]	@ (8001528 <__NVIC_GetPriorityGrouping+0x18>)
 8001516:	68db      	ldr	r3, [r3, #12]
 8001518:	0a1b      	lsrs	r3, r3, #8
 800151a:	f003 0307 	and.w	r3, r3, #7
}
 800151e:	4618      	mov	r0, r3
 8001520:	46bd      	mov	sp, r7
 8001522:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001526:	4770      	bx	lr
 8001528:	e000ed00 	.word	0xe000ed00

0800152c <__NVIC_EnableIRQ>:
{
 800152c:	b480      	push	{r7}
 800152e:	b083      	sub	sp, #12
 8001530:	af00      	add	r7, sp, #0
 8001532:	4603      	mov	r3, r0
 8001534:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8001536:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800153a:	2b00      	cmp	r3, #0
 800153c:	db0b      	blt.n	8001556 <__NVIC_EnableIRQ+0x2a>
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 800153e:	79fb      	ldrb	r3, [r7, #7]
 8001540:	f003 021f 	and.w	r2, r3, #31
 8001544:	4907      	ldr	r1, [pc, #28]	@ (8001564 <__NVIC_EnableIRQ+0x38>)
 8001546:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800154a:	095b      	lsrs	r3, r3, #5
 800154c:	2001      	movs	r0, #1
 800154e:	fa00 f202 	lsl.w	r2, r0, r2
 8001552:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
}
 8001556:	bf00      	nop
 8001558:	370c      	adds	r7, #12
 800155a:	46bd      	mov	sp, r7
 800155c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001560:	4770      	bx	lr
 8001562:	bf00      	nop
 8001564:	e000e100 	.word	0xe000e100

08001568 <__NVIC_SetPriority>:
{
 8001568:	b480      	push	{r7}
 800156a:	b083      	sub	sp, #12
 800156c:	af00      	add	r7, sp, #0
 800156e:	4603      	mov	r3, r0
 8001570:	6039      	str	r1, [r7, #0]
 8001572:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8001574:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8001578:	2b00      	cmp	r3, #0
 800157a:	db0a      	blt.n	8001592 <__NVIC_SetPriority+0x2a>
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 800157c:	683b      	ldr	r3, [r7, #0]
 800157e:	b2da      	uxtb	r2, r3
 8001580:	490c      	ldr	r1, [pc, #48]	@ (80015b4 <__NVIC_SetPriority+0x4c>)
 8001582:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8001586:	0112      	lsls	r2, r2, #4
 8001588:	b2d2      	uxtb	r2, r2
 800158a:	440b      	add	r3, r1
 800158c:	f883 2300 	strb.w	r2, [r3, #768]	@ 0x300
}
 8001590:	e00a      	b.n	80015a8 <__NVIC_SetPriority+0x40>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8001592:	683b      	ldr	r3, [r7, #0]
 8001594:	b2da      	uxtb	r2, r3
 8001596:	4908      	ldr	r1, [pc, #32]	@ (80015b8 <__NVIC_SetPriority+0x50>)
 8001598:	79fb      	ldrb	r3, [r7, #7]
 800159a:	f003 030f 	and.w	r3, r3, #15
 800159e:	3b04      	subs	r3, #4
 80015a0:	0112      	lsls	r2, r2, #4
 80015a2:	b2d2      	uxtb	r2, r2
 80015a4:	440b      	add	r3, r1
 80015a6:	761a      	strb	r2, [r3, #24]
}
 80015a8:	bf00      	nop
 80015aa:	370c      	adds	r7, #12
 80015ac:	46bd      	mov	sp, r7
 80015ae:	f85d 7b04 	ldr.w	r7, [sp], #4
 80015b2:	4770      	bx	lr
 80015b4:	e000e100 	.word	0xe000e100
 80015b8:	e000ed00 	.word	0xe000ed00

080015bc <NVIC_EncodePriority>:
{
 80015bc:	b480      	push	{r7}
 80015be:	b089      	sub	sp, #36	@ 0x24
 80015c0:	af00      	add	r7, sp, #0
 80015c2:	60f8      	str	r0, [r7, #12]
 80015c4:	60b9      	str	r1, [r7, #8]
 80015c6:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 80015c8:	68fb      	ldr	r3, [r7, #12]
 80015ca:	f003 0307 	and.w	r3, r3, #7
 80015ce:	61fb      	str	r3, [r7, #28]
  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 80015d0:	69fb      	ldr	r3, [r7, #28]
 80015d2:	f1c3 0307 	rsb	r3, r3, #7
 80015d6:	2b04      	cmp	r3, #4
 80015d8:	bf28      	it	cs
 80015da:	2304      	movcs	r3, #4
 80015dc:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 80015de:	69fb      	ldr	r3, [r7, #28]
 80015e0:	3304      	adds	r3, #4
 80015e2:	2b06      	cmp	r3, #6
 80015e4:	d902      	bls.n	80015ec <NVIC_EncodePriority+0x30>
 80015e6:	69fb      	ldr	r3, [r7, #28]
 80015e8:	3b03      	subs	r3, #3
 80015ea:	e000      	b.n	80015ee <NVIC_EncodePriority+0x32>
 80015ec:	2300      	movs	r3, #0
 80015ee:	617b      	str	r3, [r7, #20]
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 80015f0:	f04f 32ff 	mov.w	r2, #4294967295	@ 0xffffffff
 80015f4:	69bb      	ldr	r3, [r7, #24]
 80015f6:	fa02 f303 	lsl.w	r3, r2, r3
 80015fa:	43da      	mvns	r2, r3
 80015fc:	68bb      	ldr	r3, [r7, #8]
 80015fe:	401a      	ands	r2, r3
 8001600:	697b      	ldr	r3, [r7, #20]
 8001602:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 8001604:	f04f 31ff 	mov.w	r1, #4294967295	@ 0xffffffff
 8001608:	697b      	ldr	r3, [r7, #20]
 800160a:	fa01 f303 	lsl.w	r3, r1, r3
 800160e:	43d9      	mvns	r1, r3
 8001610:	687b      	ldr	r3, [r7, #4]
 8001612:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8001614:	4313      	orrs	r3, r2
}
 8001616:	4618      	mov	r0, r3
 8001618:	3724      	adds	r7, #36	@ 0x24
 800161a:	46bd      	mov	sp, r7
 800161c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001620:	4770      	bx	lr

08001622 <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ pre-emption is no more possible.
  *         The pending IRQ priority will be managed only by the subpriority.
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8001622:	b580      	push	{r7, lr}
 8001624:	b082      	sub	sp, #8
 8001626:	af00      	add	r7, sp, #0
 8001628:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));

  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 800162a:	6878      	ldr	r0, [r7, #4]
 800162c:	f7ff ff4c 	bl	80014c8 <__NVIC_SetPriorityGrouping>
}
 8001630:	bf00      	nop
 8001632:	3708      	adds	r7, #8
 8001634:	46bd      	mov	sp, r7
 8001636:	bd80      	pop	{r7, pc}

08001638 <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{
 8001638:	b580      	push	{r7, lr}
 800163a:	b086      	sub	sp, #24
 800163c:	af00      	add	r7, sp, #0
 800163e:	4603      	mov	r3, r0
 8001640:	60b9      	str	r1, [r7, #8]
 8001642:	607a      	str	r2, [r7, #4]
 8001644:	73fb      	strb	r3, [r7, #15]

  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));

  prioritygroup = NVIC_GetPriorityGrouping();
 8001646:	f7ff ff63 	bl	8001510 <__NVIC_GetPriorityGrouping>
 800164a:	6178      	str	r0, [r7, #20]

  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 800164c:	687a      	ldr	r2, [r7, #4]
 800164e:	68b9      	ldr	r1, [r7, #8]
 8001650:	6978      	ldr	r0, [r7, #20]
 8001652:	f7ff ffb3 	bl	80015bc <NVIC_EncodePriority>
 8001656:	4602      	mov	r2, r0
 8001658:	f997 300f 	ldrsb.w	r3, [r7, #15]
 800165c:	4611      	mov	r1, r2
 800165e:	4618      	mov	r0, r3
 8001660:	f7ff ff82 	bl	8001568 <__NVIC_SetPriority>
}
 8001664:	bf00      	nop
 8001666:	3718      	adds	r7, #24
 8001668:	46bd      	mov	sp, r7
 800166a:	bd80      	pop	{r7, pc}

0800166c <HAL_NVIC_EnableIRQ>:
  *         This parameter can be an enumerator of IRQn_Type enumeration
  *         (For the complete STM32 Devices IRQ Channels list, please refer to the appropriate CMSIS device file (stm32wbxxxx.h))
  * @retval None
  */
void HAL_NVIC_EnableIRQ(IRQn_Type IRQn)
{
 800166c:	b580      	push	{r7, lr}
 800166e:	b082      	sub	sp, #8
 8001670:	af00      	add	r7, sp, #0
 8001672:	4603      	mov	r3, r0
 8001674:	71fb      	strb	r3, [r7, #7]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));

  /* Enable interrupt */
  NVIC_EnableIRQ(IRQn);
 8001676:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800167a:	4618      	mov	r0, r3
 800167c:	f7ff ff56 	bl	800152c <__NVIC_EnableIRQ>
}
 8001680:	bf00      	nop
 8001682:	3708      	adds	r7, #8
 8001684:	46bd      	mov	sp, r7
 8001686:	bd80      	pop	{r7, pc}

08001688 <HAL_GPIO_Init>:
  * @param GPIO_Init pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 8001688:	b480      	push	{r7}
 800168a:	b087      	sub	sp, #28
 800168c:	af00      	add	r7, sp, #0
 800168e:	6078      	str	r0, [r7, #4]
 8001690:	6039      	str	r1, [r7, #0]
  uint32_t position = 0x00u;
 8001692:	2300      	movs	r3, #0
 8001694:	617b      	str	r3, [r7, #20]
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));
  assert_param(IS_GPIO_PULL(GPIO_Init->Pull));

  /* Configure the port pins */
  while (((GPIO_Init->Pin) >> position) != 0x00u)
 8001696:	e14c      	b.n	8001932 <HAL_GPIO_Init+0x2aa>
  {
    /* Get current io position */
    iocurrent = (GPIO_Init->Pin) & (1uL << position);
 8001698:	683b      	ldr	r3, [r7, #0]
 800169a:	681a      	ldr	r2, [r3, #0]
 800169c:	2101      	movs	r1, #1
 800169e:	697b      	ldr	r3, [r7, #20]
 80016a0:	fa01 f303 	lsl.w	r3, r1, r3
 80016a4:	4013      	ands	r3, r2
 80016a6:	60fb      	str	r3, [r7, #12]

    if (iocurrent != 0x00u)
 80016a8:	68fb      	ldr	r3, [r7, #12]
 80016aa:	2b00      	cmp	r3, #0
 80016ac:	f000 813e 	beq.w	800192c <HAL_GPIO_Init+0x2a4>
    {
      /*--------------------- GPIO Mode Configuration ------------------------*/
      /* In case of Output or Alternate function mode selection */
      if (((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) || ((GPIO_Init->Mode & GPIO_MODE) == MODE_AF))
 80016b0:	683b      	ldr	r3, [r7, #0]
 80016b2:	685b      	ldr	r3, [r3, #4]
 80016b4:	f003 0303 	and.w	r3, r3, #3
 80016b8:	2b01      	cmp	r3, #1
 80016ba:	d005      	beq.n	80016c8 <HAL_GPIO_Init+0x40>
 80016bc:	683b      	ldr	r3, [r7, #0]
 80016be:	685b      	ldr	r3, [r3, #4]
 80016c0:	f003 0303 	and.w	r3, r3, #3
 80016c4:	2b02      	cmp	r3, #2
 80016c6:	d130      	bne.n	800172a <HAL_GPIO_Init+0xa2>
      {
        /* Check the Speed parameter */
        assert_param(IS_GPIO_SPEED(GPIO_Init->Speed));
        /* Configure the IO Speed */
        temp = GPIOx->OSPEEDR;
 80016c8:	687b      	ldr	r3, [r7, #4]
 80016ca:	689b      	ldr	r3, [r3, #8]
 80016cc:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_OSPEEDR_OSPEED0 << (position * 2u));
 80016ce:	697b      	ldr	r3, [r7, #20]
 80016d0:	005b      	lsls	r3, r3, #1
 80016d2:	2203      	movs	r2, #3
 80016d4:	fa02 f303 	lsl.w	r3, r2, r3
 80016d8:	43db      	mvns	r3, r3
 80016da:	693a      	ldr	r2, [r7, #16]
 80016dc:	4013      	ands	r3, r2
 80016de:	613b      	str	r3, [r7, #16]
        temp |= (GPIO_Init->Speed << (position * 2u));
 80016e0:	683b      	ldr	r3, [r7, #0]
 80016e2:	68da      	ldr	r2, [r3, #12]
 80016e4:	697b      	ldr	r3, [r7, #20]
 80016e6:	005b      	lsls	r3, r3, #1
 80016e8:	fa02 f303 	lsl.w	r3, r2, r3
 80016ec:	693a      	ldr	r2, [r7, #16]
 80016ee:	4313      	orrs	r3, r2
 80016f0:	613b      	str	r3, [r7, #16]
        GPIOx->OSPEEDR = temp;
 80016f2:	687b      	ldr	r3, [r7, #4]
 80016f4:	693a      	ldr	r2, [r7, #16]
 80016f6:	609a      	str	r2, [r3, #8]

        /* Configure the IO Output Type */
        temp = GPIOx->OTYPER;
 80016f8:	687b      	ldr	r3, [r7, #4]
 80016fa:	685b      	ldr	r3, [r3, #4]
 80016fc:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_OTYPER_OT0 << position) ;
 80016fe:	2201      	movs	r2, #1
 8001700:	697b      	ldr	r3, [r7, #20]
 8001702:	fa02 f303 	lsl.w	r3, r2, r3
 8001706:	43db      	mvns	r3, r3
 8001708:	693a      	ldr	r2, [r7, #16]
 800170a:	4013      	ands	r3, r2
 800170c:	613b      	str	r3, [r7, #16]
        temp |= (((GPIO_Init->Mode & OUTPUT_TYPE) >> OUTPUT_TYPE_Pos) << position);
 800170e:	683b      	ldr	r3, [r7, #0]
 8001710:	685b      	ldr	r3, [r3, #4]
 8001712:	091b      	lsrs	r3, r3, #4
 8001714:	f003 0201 	and.w	r2, r3, #1
 8001718:	697b      	ldr	r3, [r7, #20]
 800171a:	fa02 f303 	lsl.w	r3, r2, r3
 800171e:	693a      	ldr	r2, [r7, #16]
 8001720:	4313      	orrs	r3, r2
 8001722:	613b      	str	r3, [r7, #16]
        GPIOx->OTYPER = temp;
 8001724:	687b      	ldr	r3, [r7, #4]
 8001726:	693a      	ldr	r2, [r7, #16]
 8001728:	605a      	str	r2, [r3, #4]
      }

      /* Activate the Pull-up or Pull down resistor for the current IO */
      if ((GPIO_Init->Mode & GPIO_MODE) != MODE_ANALOG)
 800172a:	683b      	ldr	r3, [r7, #0]
 800172c:	685b      	ldr	r3, [r3, #4]
 800172e:	f003 0303 	and.w	r3, r3, #3
 8001732:	2b03      	cmp	r3, #3
 8001734:	d017      	beq.n	8001766 <HAL_GPIO_Init+0xde>
      {
        temp = GPIOx->PUPDR;
 8001736:	687b      	ldr	r3, [r7, #4]
 8001738:	68db      	ldr	r3, [r3, #12]
 800173a:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_PUPDR_PUPD0 << (position * 2U));
 800173c:	697b      	ldr	r3, [r7, #20]
 800173e:	005b      	lsls	r3, r3, #1
 8001740:	2203      	movs	r2, #3
 8001742:	fa02 f303 	lsl.w	r3, r2, r3
 8001746:	43db      	mvns	r3, r3
 8001748:	693a      	ldr	r2, [r7, #16]
 800174a:	4013      	ands	r3, r2
 800174c:	613b      	str	r3, [r7, #16]
        temp |= ((GPIO_Init->Pull) << (position * 2U));
 800174e:	683b      	ldr	r3, [r7, #0]
 8001750:	689a      	ldr	r2, [r3, #8]
 8001752:	697b      	ldr	r3, [r7, #20]
 8001754:	005b      	lsls	r3, r3, #1
 8001756:	fa02 f303 	lsl.w	r3, r2, r3
 800175a:	693a      	ldr	r2, [r7, #16]
 800175c:	4313      	orrs	r3, r2
 800175e:	613b      	str	r3, [r7, #16]
        GPIOx->PUPDR = temp;
 8001760:	687b      	ldr	r3, [r7, #4]
 8001762:	693a      	ldr	r2, [r7, #16]
 8001764:	60da      	str	r2, [r3, #12]
      }

      /* In case of Alternate function mode selection */
      if ((GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 8001766:	683b      	ldr	r3, [r7, #0]
 8001768:	685b      	ldr	r3, [r3, #4]
 800176a:	f003 0303 	and.w	r3, r3, #3
 800176e:	2b02      	cmp	r3, #2
 8001770:	d123      	bne.n	80017ba <HAL_GPIO_Init+0x132>
        /* Check the Alternate function parameters */
        assert_param(IS_GPIO_AF_INSTANCE(GPIOx));
        assert_param(IS_GPIO_AF(GPIO_Init->Alternate));

        /* Configure Alternate function mapped with the current IO */
        temp = GPIOx->AFR[position >> 3u];
 8001772:	697b      	ldr	r3, [r7, #20]
 8001774:	08da      	lsrs	r2, r3, #3
 8001776:	687b      	ldr	r3, [r7, #4]
 8001778:	3208      	adds	r2, #8
 800177a:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 800177e:	613b      	str	r3, [r7, #16]
        temp &= ~(0xFu << ((position & 0x07u) * 4u));
 8001780:	697b      	ldr	r3, [r7, #20]
 8001782:	f003 0307 	and.w	r3, r3, #7
 8001786:	009b      	lsls	r3, r3, #2
 8001788:	220f      	movs	r2, #15
 800178a:	fa02 f303 	lsl.w	r3, r2, r3
 800178e:	43db      	mvns	r3, r3
 8001790:	693a      	ldr	r2, [r7, #16]
 8001792:	4013      	ands	r3, r2
 8001794:	613b      	str	r3, [r7, #16]
        temp |= ((GPIO_Init->Alternate) << ((position & 0x07u) * 4u));
 8001796:	683b      	ldr	r3, [r7, #0]
 8001798:	691a      	ldr	r2, [r3, #16]
 800179a:	697b      	ldr	r3, [r7, #20]
 800179c:	f003 0307 	and.w	r3, r3, #7
 80017a0:	009b      	lsls	r3, r3, #2
 80017a2:	fa02 f303 	lsl.w	r3, r2, r3
 80017a6:	693a      	ldr	r2, [r7, #16]
 80017a8:	4313      	orrs	r3, r2
 80017aa:	613b      	str	r3, [r7, #16]
        GPIOx->AFR[position >> 3u] = temp;
 80017ac:	697b      	ldr	r3, [r7, #20]
 80017ae:	08da      	lsrs	r2, r3, #3
 80017b0:	687b      	ldr	r3, [r7, #4]
 80017b2:	3208      	adds	r2, #8
 80017b4:	6939      	ldr	r1, [r7, #16]
 80017b6:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
      }

      /* Configure IO Direction mode (Input, Output, Alternate or Analog) */
      temp = GPIOx->MODER;
 80017ba:	687b      	ldr	r3, [r7, #4]
 80017bc:	681b      	ldr	r3, [r3, #0]
 80017be:	613b      	str	r3, [r7, #16]
      temp &= ~(GPIO_MODER_MODE0 << (position * 2u));
 80017c0:	697b      	ldr	r3, [r7, #20]
 80017c2:	005b      	lsls	r3, r3, #1
 80017c4:	2203      	movs	r2, #3
 80017c6:	fa02 f303 	lsl.w	r3, r2, r3
 80017ca:	43db      	mvns	r3, r3
 80017cc:	693a      	ldr	r2, [r7, #16]
 80017ce:	4013      	ands	r3, r2
 80017d0:	613b      	str	r3, [r7, #16]
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2u));
 80017d2:	683b      	ldr	r3, [r7, #0]
 80017d4:	685b      	ldr	r3, [r3, #4]
 80017d6:	f003 0203 	and.w	r2, r3, #3
 80017da:	697b      	ldr	r3, [r7, #20]
 80017dc:	005b      	lsls	r3, r3, #1
 80017de:	fa02 f303 	lsl.w	r3, r2, r3
 80017e2:	693a      	ldr	r2, [r7, #16]
 80017e4:	4313      	orrs	r3, r2
 80017e6:	613b      	str	r3, [r7, #16]
      GPIOx->MODER = temp;
 80017e8:	687b      	ldr	r3, [r7, #4]
 80017ea:	693a      	ldr	r2, [r7, #16]
 80017ec:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if ((GPIO_Init->Mode & EXTI_MODE) != 0x00u)
 80017ee:	683b      	ldr	r3, [r7, #0]
 80017f0:	685b      	ldr	r3, [r3, #4]
 80017f2:	f403 3340 	and.w	r3, r3, #196608	@ 0x30000
 80017f6:	2b00      	cmp	r3, #0
 80017f8:	f000 8098 	beq.w	800192c <HAL_GPIO_Init+0x2a4>
      {
        temp = SYSCFG->EXTICR[position >> 2u];
 80017fc:	4a54      	ldr	r2, [pc, #336]	@ (8001950 <HAL_GPIO_Init+0x2c8>)
 80017fe:	697b      	ldr	r3, [r7, #20]
 8001800:	089b      	lsrs	r3, r3, #2
 8001802:	3302      	adds	r3, #2
 8001804:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8001808:	613b      	str	r3, [r7, #16]
        temp &= ~(0x0FuL << (4u * (position & 0x03u)));
 800180a:	697b      	ldr	r3, [r7, #20]
 800180c:	f003 0303 	and.w	r3, r3, #3
 8001810:	009b      	lsls	r3, r3, #2
 8001812:	220f      	movs	r2, #15
 8001814:	fa02 f303 	lsl.w	r3, r2, r3
 8001818:	43db      	mvns	r3, r3
 800181a:	693a      	ldr	r2, [r7, #16]
 800181c:	4013      	ands	r3, r2
 800181e:	613b      	str	r3, [r7, #16]
        temp |= (GPIO_GET_INDEX(GPIOx) << (4u * (position & 0x03u)));
 8001820:	687b      	ldr	r3, [r7, #4]
 8001822:	f1b3 4f90 	cmp.w	r3, #1207959552	@ 0x48000000
 8001826:	d019      	beq.n	800185c <HAL_GPIO_Init+0x1d4>
 8001828:	687b      	ldr	r3, [r7, #4]
 800182a:	4a4a      	ldr	r2, [pc, #296]	@ (8001954 <HAL_GPIO_Init+0x2cc>)
 800182c:	4293      	cmp	r3, r2
 800182e:	d013      	beq.n	8001858 <HAL_GPIO_Init+0x1d0>
 8001830:	687b      	ldr	r3, [r7, #4]
 8001832:	4a49      	ldr	r2, [pc, #292]	@ (8001958 <HAL_GPIO_Init+0x2d0>)
 8001834:	4293      	cmp	r3, r2
 8001836:	d00d      	beq.n	8001854 <HAL_GPIO_Init+0x1cc>
 8001838:	687b      	ldr	r3, [r7, #4]
 800183a:	4a48      	ldr	r2, [pc, #288]	@ (800195c <HAL_GPIO_Init+0x2d4>)
 800183c:	4293      	cmp	r3, r2
 800183e:	d007      	beq.n	8001850 <HAL_GPIO_Init+0x1c8>
 8001840:	687b      	ldr	r3, [r7, #4]
 8001842:	4a47      	ldr	r2, [pc, #284]	@ (8001960 <HAL_GPIO_Init+0x2d8>)
 8001844:	4293      	cmp	r3, r2
 8001846:	d101      	bne.n	800184c <HAL_GPIO_Init+0x1c4>
 8001848:	2304      	movs	r3, #4
 800184a:	e008      	b.n	800185e <HAL_GPIO_Init+0x1d6>
 800184c:	2307      	movs	r3, #7
 800184e:	e006      	b.n	800185e <HAL_GPIO_Init+0x1d6>
 8001850:	2303      	movs	r3, #3
 8001852:	e004      	b.n	800185e <HAL_GPIO_Init+0x1d6>
 8001854:	2302      	movs	r3, #2
 8001856:	e002      	b.n	800185e <HAL_GPIO_Init+0x1d6>
 8001858:	2301      	movs	r3, #1
 800185a:	e000      	b.n	800185e <HAL_GPIO_Init+0x1d6>
 800185c:	2300      	movs	r3, #0
 800185e:	697a      	ldr	r2, [r7, #20]
 8001860:	f002 0203 	and.w	r2, r2, #3
 8001864:	0092      	lsls	r2, r2, #2
 8001866:	4093      	lsls	r3, r2
 8001868:	693a      	ldr	r2, [r7, #16]
 800186a:	4313      	orrs	r3, r2
 800186c:	613b      	str	r3, [r7, #16]
        SYSCFG->EXTICR[position >> 2u] = temp;
 800186e:	4938      	ldr	r1, [pc, #224]	@ (8001950 <HAL_GPIO_Init+0x2c8>)
 8001870:	697b      	ldr	r3, [r7, #20]
 8001872:	089b      	lsrs	r3, r3, #2
 8001874:	3302      	adds	r3, #2
 8001876:	693a      	ldr	r2, [r7, #16]
 8001878:	f841 2023 	str.w	r2, [r1, r3, lsl #2]

        /* Clear Rising Falling edge configuration */
        temp = EXTI->RTSR1;
 800187c:	4b39      	ldr	r3, [pc, #228]	@ (8001964 <HAL_GPIO_Init+0x2dc>)
 800187e:	681b      	ldr	r3, [r3, #0]
 8001880:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 8001882:	68fb      	ldr	r3, [r7, #12]
 8001884:	43db      	mvns	r3, r3
 8001886:	693a      	ldr	r2, [r7, #16]
 8001888:	4013      	ands	r3, r2
 800188a:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & TRIGGER_RISING) != 0x00u)
 800188c:	683b      	ldr	r3, [r7, #0]
 800188e:	685b      	ldr	r3, [r3, #4]
 8001890:	f403 1380 	and.w	r3, r3, #1048576	@ 0x100000
 8001894:	2b00      	cmp	r3, #0
 8001896:	d003      	beq.n	80018a0 <HAL_GPIO_Init+0x218>
        {
          temp |= iocurrent;
 8001898:	693a      	ldr	r2, [r7, #16]
 800189a:	68fb      	ldr	r3, [r7, #12]
 800189c:	4313      	orrs	r3, r2
 800189e:	613b      	str	r3, [r7, #16]
        }
        EXTI->RTSR1 = temp;
 80018a0:	4a30      	ldr	r2, [pc, #192]	@ (8001964 <HAL_GPIO_Init+0x2dc>)
 80018a2:	693b      	ldr	r3, [r7, #16]
 80018a4:	6013      	str	r3, [r2, #0]

        temp = EXTI->FTSR1;
 80018a6:	4b2f      	ldr	r3, [pc, #188]	@ (8001964 <HAL_GPIO_Init+0x2dc>)
 80018a8:	685b      	ldr	r3, [r3, #4]
 80018aa:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 80018ac:	68fb      	ldr	r3, [r7, #12]
 80018ae:	43db      	mvns	r3, r3
 80018b0:	693a      	ldr	r2, [r7, #16]
 80018b2:	4013      	ands	r3, r2
 80018b4:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & TRIGGER_FALLING) != 0x00u)
 80018b6:	683b      	ldr	r3, [r7, #0]
 80018b8:	685b      	ldr	r3, [r3, #4]
 80018ba:	f403 1300 	and.w	r3, r3, #2097152	@ 0x200000
 80018be:	2b00      	cmp	r3, #0
 80018c0:	d003      	beq.n	80018ca <HAL_GPIO_Init+0x242>
        {
          temp |= iocurrent;
 80018c2:	693a      	ldr	r2, [r7, #16]
 80018c4:	68fb      	ldr	r3, [r7, #12]
 80018c6:	4313      	orrs	r3, r2
 80018c8:	613b      	str	r3, [r7, #16]
        }
        EXTI->FTSR1 = temp;
 80018ca:	4a26      	ldr	r2, [pc, #152]	@ (8001964 <HAL_GPIO_Init+0x2dc>)
 80018cc:	693b      	ldr	r3, [r7, #16]
 80018ce:	6053      	str	r3, [r2, #4]

        /* Clear EXTI line configuration */
        temp = EXTI->IMR1;
 80018d0:	4b24      	ldr	r3, [pc, #144]	@ (8001964 <HAL_GPIO_Init+0x2dc>)
 80018d2:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 80018d6:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 80018d8:	68fb      	ldr	r3, [r7, #12]
 80018da:	43db      	mvns	r3, r3
 80018dc:	693a      	ldr	r2, [r7, #16]
 80018de:	4013      	ands	r3, r2
 80018e0:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & EXTI_IT) != 0x00u)
 80018e2:	683b      	ldr	r3, [r7, #0]
 80018e4:	685b      	ldr	r3, [r3, #4]
 80018e6:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 80018ea:	2b00      	cmp	r3, #0
 80018ec:	d003      	beq.n	80018f6 <HAL_GPIO_Init+0x26e>
        {
          temp |= iocurrent;
 80018ee:	693a      	ldr	r2, [r7, #16]
 80018f0:	68fb      	ldr	r3, [r7, #12]
 80018f2:	4313      	orrs	r3, r2
 80018f4:	613b      	str	r3, [r7, #16]
        }
        EXTI->IMR1 = temp;
 80018f6:	4a1b      	ldr	r2, [pc, #108]	@ (8001964 <HAL_GPIO_Init+0x2dc>)
 80018f8:	693b      	ldr	r3, [r7, #16]
 80018fa:	f8c2 3080 	str.w	r3, [r2, #128]	@ 0x80

        temp = EXTI->EMR1;
 80018fe:	4b19      	ldr	r3, [pc, #100]	@ (8001964 <HAL_GPIO_Init+0x2dc>)
 8001900:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 8001904:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 8001906:	68fb      	ldr	r3, [r7, #12]
 8001908:	43db      	mvns	r3, r3
 800190a:	693a      	ldr	r2, [r7, #16]
 800190c:	4013      	ands	r3, r2
 800190e:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & EXTI_EVT) != 0x00u)
 8001910:	683b      	ldr	r3, [r7, #0]
 8001912:	685b      	ldr	r3, [r3, #4]
 8001914:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8001918:	2b00      	cmp	r3, #0
 800191a:	d003      	beq.n	8001924 <HAL_GPIO_Init+0x29c>
        {
          temp |= iocurrent;
 800191c:	693a      	ldr	r2, [r7, #16]
 800191e:	68fb      	ldr	r3, [r7, #12]
 8001920:	4313      	orrs	r3, r2
 8001922:	613b      	str	r3, [r7, #16]
        }
        EXTI->EMR1 = temp;
 8001924:	4a0f      	ldr	r2, [pc, #60]	@ (8001964 <HAL_GPIO_Init+0x2dc>)
 8001926:	693b      	ldr	r3, [r7, #16]
 8001928:	f8c2 3084 	str.w	r3, [r2, #132]	@ 0x84
      }
    }

    position++;
 800192c:	697b      	ldr	r3, [r7, #20]
 800192e:	3301      	adds	r3, #1
 8001930:	617b      	str	r3, [r7, #20]
  while (((GPIO_Init->Pin) >> position) != 0x00u)
 8001932:	683b      	ldr	r3, [r7, #0]
 8001934:	681a      	ldr	r2, [r3, #0]
 8001936:	697b      	ldr	r3, [r7, #20]
 8001938:	fa22 f303 	lsr.w	r3, r2, r3
 800193c:	2b00      	cmp	r3, #0
 800193e:	f47f aeab 	bne.w	8001698 <HAL_GPIO_Init+0x10>
  }
}
 8001942:	bf00      	nop
 8001944:	bf00      	nop
 8001946:	371c      	adds	r7, #28
 8001948:	46bd      	mov	sp, r7
 800194a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800194e:	4770      	bx	lr
 8001950:	40010000 	.word	0x40010000
 8001954:	48000400 	.word	0x48000400
 8001958:	48000800 	.word	0x48000800
 800195c:	48000c00 	.word	0x48000c00
 8001960:	48001000 	.word	0x48001000
 8001964:	58000800 	.word	0x58000800

08001968 <HAL_GPIO_DeInit>:
  * @param GPIO_Pin specifies the port bit to be written.
  *         This parameter can be one of GPIO_PIN_x where x can be (0..15).
  * @retval None
  */
void HAL_GPIO_DeInit(GPIO_TypeDef  *GPIOx, uint32_t GPIO_Pin)
{
 8001968:	b480      	push	{r7}
 800196a:	b087      	sub	sp, #28
 800196c:	af00      	add	r7, sp, #0
 800196e:	6078      	str	r0, [r7, #4]
 8001970:	6039      	str	r1, [r7, #0]
  uint32_t position = 0x00u;
 8001972:	2300      	movs	r3, #0
 8001974:	617b      	str	r3, [r7, #20]
  /* Check the parameters */
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Pin));

  /* Configure the port pins */
  while ((GPIO_Pin >> position) != 0x00u)
 8001976:	e0bb      	b.n	8001af0 <HAL_GPIO_DeInit+0x188>
  {
    /* Get current io position */
    iocurrent = (GPIO_Pin) & (1uL << position);
 8001978:	2201      	movs	r2, #1
 800197a:	697b      	ldr	r3, [r7, #20]
 800197c:	fa02 f303 	lsl.w	r3, r2, r3
 8001980:	683a      	ldr	r2, [r7, #0]
 8001982:	4013      	ands	r3, r2
 8001984:	613b      	str	r3, [r7, #16]

    if (iocurrent != 0x00u)
 8001986:	693b      	ldr	r3, [r7, #16]
 8001988:	2b00      	cmp	r3, #0
 800198a:	f000 80ae 	beq.w	8001aea <HAL_GPIO_DeInit+0x182>
    {
      /*------------------------- EXTI Mode Configuration --------------------*/
      /* Clear the External Interrupt or Event for the current IO */

      tmp = SYSCFG->EXTICR[position >> 2u];
 800198e:	4a5f      	ldr	r2, [pc, #380]	@ (8001b0c <HAL_GPIO_DeInit+0x1a4>)
 8001990:	697b      	ldr	r3, [r7, #20]
 8001992:	089b      	lsrs	r3, r3, #2
 8001994:	3302      	adds	r3, #2
 8001996:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 800199a:	60fb      	str	r3, [r7, #12]
      tmp &= (0x0FUL << (4u * (position & 0x03u)));
 800199c:	697b      	ldr	r3, [r7, #20]
 800199e:	f003 0303 	and.w	r3, r3, #3
 80019a2:	009b      	lsls	r3, r3, #2
 80019a4:	220f      	movs	r2, #15
 80019a6:	fa02 f303 	lsl.w	r3, r2, r3
 80019aa:	68fa      	ldr	r2, [r7, #12]
 80019ac:	4013      	ands	r3, r2
 80019ae:	60fb      	str	r3, [r7, #12]
      if (tmp == (GPIO_GET_INDEX(GPIOx) << (4u * (position & 0x03u))))
 80019b0:	687b      	ldr	r3, [r7, #4]
 80019b2:	f1b3 4f90 	cmp.w	r3, #1207959552	@ 0x48000000
 80019b6:	d019      	beq.n	80019ec <HAL_GPIO_DeInit+0x84>
 80019b8:	687b      	ldr	r3, [r7, #4]
 80019ba:	4a55      	ldr	r2, [pc, #340]	@ (8001b10 <HAL_GPIO_DeInit+0x1a8>)
 80019bc:	4293      	cmp	r3, r2
 80019be:	d013      	beq.n	80019e8 <HAL_GPIO_DeInit+0x80>
 80019c0:	687b      	ldr	r3, [r7, #4]
 80019c2:	4a54      	ldr	r2, [pc, #336]	@ (8001b14 <HAL_GPIO_DeInit+0x1ac>)
 80019c4:	4293      	cmp	r3, r2
 80019c6:	d00d      	beq.n	80019e4 <HAL_GPIO_DeInit+0x7c>
 80019c8:	687b      	ldr	r3, [r7, #4]
 80019ca:	4a53      	ldr	r2, [pc, #332]	@ (8001b18 <HAL_GPIO_DeInit+0x1b0>)
 80019cc:	4293      	cmp	r3, r2
 80019ce:	d007      	beq.n	80019e0 <HAL_GPIO_DeInit+0x78>
 80019d0:	687b      	ldr	r3, [r7, #4]
 80019d2:	4a52      	ldr	r2, [pc, #328]	@ (8001b1c <HAL_GPIO_DeInit+0x1b4>)
 80019d4:	4293      	cmp	r3, r2
 80019d6:	d101      	bne.n	80019dc <HAL_GPIO_DeInit+0x74>
 80019d8:	2304      	movs	r3, #4
 80019da:	e008      	b.n	80019ee <HAL_GPIO_DeInit+0x86>
 80019dc:	2307      	movs	r3, #7
 80019de:	e006      	b.n	80019ee <HAL_GPIO_DeInit+0x86>
 80019e0:	2303      	movs	r3, #3
 80019e2:	e004      	b.n	80019ee <HAL_GPIO_DeInit+0x86>
 80019e4:	2302      	movs	r3, #2
 80019e6:	e002      	b.n	80019ee <HAL_GPIO_DeInit+0x86>
 80019e8:	2301      	movs	r3, #1
 80019ea:	e000      	b.n	80019ee <HAL_GPIO_DeInit+0x86>
 80019ec:	2300      	movs	r3, #0
 80019ee:	697a      	ldr	r2, [r7, #20]
 80019f0:	f002 0203 	and.w	r2, r2, #3
 80019f4:	0092      	lsls	r2, r2, #2
 80019f6:	4093      	lsls	r3, r2
 80019f8:	68fa      	ldr	r2, [r7, #12]
 80019fa:	429a      	cmp	r2, r3
 80019fc:	d136      	bne.n	8001a6c <HAL_GPIO_DeInit+0x104>
      {
        /* Clear EXTI line configuration */
        EXTI->IMR1 &= ~(iocurrent);
 80019fe:	4b48      	ldr	r3, [pc, #288]	@ (8001b20 <HAL_GPIO_DeInit+0x1b8>)
 8001a00:	f8d3 2080 	ldr.w	r2, [r3, #128]	@ 0x80
 8001a04:	693b      	ldr	r3, [r7, #16]
 8001a06:	43db      	mvns	r3, r3
 8001a08:	4945      	ldr	r1, [pc, #276]	@ (8001b20 <HAL_GPIO_DeInit+0x1b8>)
 8001a0a:	4013      	ands	r3, r2
 8001a0c:	f8c1 3080 	str.w	r3, [r1, #128]	@ 0x80
        EXTI->EMR1 &= ~(iocurrent);
 8001a10:	4b43      	ldr	r3, [pc, #268]	@ (8001b20 <HAL_GPIO_DeInit+0x1b8>)
 8001a12:	f8d3 2084 	ldr.w	r2, [r3, #132]	@ 0x84
 8001a16:	693b      	ldr	r3, [r7, #16]
 8001a18:	43db      	mvns	r3, r3
 8001a1a:	4941      	ldr	r1, [pc, #260]	@ (8001b20 <HAL_GPIO_DeInit+0x1b8>)
 8001a1c:	4013      	ands	r3, r2
 8001a1e:	f8c1 3084 	str.w	r3, [r1, #132]	@ 0x84

        /* Clear Rising Falling edge configuration */
        EXTI->RTSR1 &= ~(iocurrent);
 8001a22:	4b3f      	ldr	r3, [pc, #252]	@ (8001b20 <HAL_GPIO_DeInit+0x1b8>)
 8001a24:	681a      	ldr	r2, [r3, #0]
 8001a26:	693b      	ldr	r3, [r7, #16]
 8001a28:	43db      	mvns	r3, r3
 8001a2a:	493d      	ldr	r1, [pc, #244]	@ (8001b20 <HAL_GPIO_DeInit+0x1b8>)
 8001a2c:	4013      	ands	r3, r2
 8001a2e:	600b      	str	r3, [r1, #0]
        EXTI->FTSR1 &= ~(iocurrent);
 8001a30:	4b3b      	ldr	r3, [pc, #236]	@ (8001b20 <HAL_GPIO_DeInit+0x1b8>)
 8001a32:	685a      	ldr	r2, [r3, #4]
 8001a34:	693b      	ldr	r3, [r7, #16]
 8001a36:	43db      	mvns	r3, r3
 8001a38:	4939      	ldr	r1, [pc, #228]	@ (8001b20 <HAL_GPIO_DeInit+0x1b8>)
 8001a3a:	4013      	ands	r3, r2
 8001a3c:	604b      	str	r3, [r1, #4]

        tmp = 0x0FuL << (4u * (position & 0x03u));
 8001a3e:	697b      	ldr	r3, [r7, #20]
 8001a40:	f003 0303 	and.w	r3, r3, #3
 8001a44:	009b      	lsls	r3, r3, #2
 8001a46:	220f      	movs	r2, #15
 8001a48:	fa02 f303 	lsl.w	r3, r2, r3
 8001a4c:	60fb      	str	r3, [r7, #12]
        SYSCFG->EXTICR[position >> 2u] &= ~tmp;
 8001a4e:	4a2f      	ldr	r2, [pc, #188]	@ (8001b0c <HAL_GPIO_DeInit+0x1a4>)
 8001a50:	697b      	ldr	r3, [r7, #20]
 8001a52:	089b      	lsrs	r3, r3, #2
 8001a54:	3302      	adds	r3, #2
 8001a56:	f852 1023 	ldr.w	r1, [r2, r3, lsl #2]
 8001a5a:	68fb      	ldr	r3, [r7, #12]
 8001a5c:	43da      	mvns	r2, r3
 8001a5e:	482b      	ldr	r0, [pc, #172]	@ (8001b0c <HAL_GPIO_DeInit+0x1a4>)
 8001a60:	697b      	ldr	r3, [r7, #20]
 8001a62:	089b      	lsrs	r3, r3, #2
 8001a64:	400a      	ands	r2, r1
 8001a66:	3302      	adds	r3, #2
 8001a68:	f840 2023 	str.w	r2, [r0, r3, lsl #2]
      }

      /*------------------------- GPIO Mode Configuration --------------------*/
      /* Configure IO in Analog Mode */
      GPIOx->MODER |= (GPIO_MODER_MODE0 << (position * 2u));
 8001a6c:	687b      	ldr	r3, [r7, #4]
 8001a6e:	681a      	ldr	r2, [r3, #0]
 8001a70:	697b      	ldr	r3, [r7, #20]
 8001a72:	005b      	lsls	r3, r3, #1
 8001a74:	2103      	movs	r1, #3
 8001a76:	fa01 f303 	lsl.w	r3, r1, r3
 8001a7a:	431a      	orrs	r2, r3
 8001a7c:	687b      	ldr	r3, [r7, #4]
 8001a7e:	601a      	str	r2, [r3, #0]

      /* Configure the default Alternate Function in current IO */
      GPIOx->AFR[position >> 3u] &= ~(0xFu << ((position & 0x07u) * 4u)) ;
 8001a80:	697b      	ldr	r3, [r7, #20]
 8001a82:	08da      	lsrs	r2, r3, #3
 8001a84:	687b      	ldr	r3, [r7, #4]
 8001a86:	3208      	adds	r2, #8
 8001a88:	f853 1022 	ldr.w	r1, [r3, r2, lsl #2]
 8001a8c:	697b      	ldr	r3, [r7, #20]
 8001a8e:	f003 0307 	and.w	r3, r3, #7
 8001a92:	009b      	lsls	r3, r3, #2
 8001a94:	220f      	movs	r2, #15
 8001a96:	fa02 f303 	lsl.w	r3, r2, r3
 8001a9a:	43db      	mvns	r3, r3
 8001a9c:	697a      	ldr	r2, [r7, #20]
 8001a9e:	08d2      	lsrs	r2, r2, #3
 8001aa0:	4019      	ands	r1, r3
 8001aa2:	687b      	ldr	r3, [r7, #4]
 8001aa4:	3208      	adds	r2, #8
 8001aa6:	f843 1022 	str.w	r1, [r3, r2, lsl #2]

      /* Deactivate the Pull-up and Pull-down resistor for the current IO */
      GPIOx->PUPDR &= ~(GPIO_PUPDR_PUPD0 << (position * 2u));
 8001aaa:	687b      	ldr	r3, [r7, #4]
 8001aac:	68da      	ldr	r2, [r3, #12]
 8001aae:	697b      	ldr	r3, [r7, #20]
 8001ab0:	005b      	lsls	r3, r3, #1
 8001ab2:	2103      	movs	r1, #3
 8001ab4:	fa01 f303 	lsl.w	r3, r1, r3
 8001ab8:	43db      	mvns	r3, r3
 8001aba:	401a      	ands	r2, r3
 8001abc:	687b      	ldr	r3, [r7, #4]
 8001abe:	60da      	str	r2, [r3, #12]

      /* Configure the default value IO Output Type */
      GPIOx->OTYPER  &= ~(GPIO_OTYPER_OT0 << position) ;
 8001ac0:	687b      	ldr	r3, [r7, #4]
 8001ac2:	685a      	ldr	r2, [r3, #4]
 8001ac4:	2101      	movs	r1, #1
 8001ac6:	697b      	ldr	r3, [r7, #20]
 8001ac8:	fa01 f303 	lsl.w	r3, r1, r3
 8001acc:	43db      	mvns	r3, r3
 8001ace:	401a      	ands	r2, r3
 8001ad0:	687b      	ldr	r3, [r7, #4]
 8001ad2:	605a      	str	r2, [r3, #4]

      /* Configure the default value for IO Speed */
      GPIOx->OSPEEDR &= ~(GPIO_OSPEEDR_OSPEED0 << (position * 2u));
 8001ad4:	687b      	ldr	r3, [r7, #4]
 8001ad6:	689a      	ldr	r2, [r3, #8]
 8001ad8:	697b      	ldr	r3, [r7, #20]
 8001ada:	005b      	lsls	r3, r3, #1
 8001adc:	2103      	movs	r1, #3
 8001ade:	fa01 f303 	lsl.w	r3, r1, r3
 8001ae2:	43db      	mvns	r3, r3
 8001ae4:	401a      	ands	r2, r3
 8001ae6:	687b      	ldr	r3, [r7, #4]
 8001ae8:	609a      	str	r2, [r3, #8]
    }

    position++;
 8001aea:	697b      	ldr	r3, [r7, #20]
 8001aec:	3301      	adds	r3, #1
 8001aee:	617b      	str	r3, [r7, #20]
  while ((GPIO_Pin >> position) != 0x00u)
 8001af0:	683a      	ldr	r2, [r7, #0]
 8001af2:	697b      	ldr	r3, [r7, #20]
 8001af4:	fa22 f303 	lsr.w	r3, r2, r3
 8001af8:	2b00      	cmp	r3, #0
 8001afa:	f47f af3d 	bne.w	8001978 <HAL_GPIO_DeInit+0x10>
  }
}
 8001afe:	bf00      	nop
 8001b00:	bf00      	nop
 8001b02:	371c      	adds	r7, #28
 8001b04:	46bd      	mov	sp, r7
 8001b06:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001b0a:	4770      	bx	lr
 8001b0c:	40010000 	.word	0x40010000
 8001b10:	48000400 	.word	0x48000400
 8001b14:	48000800 	.word	0x48000800
 8001b18:	48000c00 	.word	0x48000c00
 8001b1c:	48001000 	.word	0x48001000
 8001b20:	58000800 	.word	0x58000800

08001b24 <HAL_GPIO_WritePin>:
  *            @arg GPIO_PIN_RESET: to clear the port pin
  *            @arg GPIO_PIN_SET: to set the port pin
  * @retval None
  */
void HAL_GPIO_WritePin(GPIO_TypeDef *GPIOx, uint16_t GPIO_Pin, GPIO_PinState PinState)
{
 8001b24:	b480      	push	{r7}
 8001b26:	b083      	sub	sp, #12
 8001b28:	af00      	add	r7, sp, #0
 8001b2a:	6078      	str	r0, [r7, #4]
 8001b2c:	460b      	mov	r3, r1
 8001b2e:	807b      	strh	r3, [r7, #2]
 8001b30:	4613      	mov	r3, r2
 8001b32:	707b      	strb	r3, [r7, #1]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if (PinState != GPIO_PIN_RESET)
 8001b34:	787b      	ldrb	r3, [r7, #1]
 8001b36:	2b00      	cmp	r3, #0
 8001b38:	d003      	beq.n	8001b42 <HAL_GPIO_WritePin+0x1e>
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin;
 8001b3a:	887a      	ldrh	r2, [r7, #2]
 8001b3c:	687b      	ldr	r3, [r7, #4]
 8001b3e:	619a      	str	r2, [r3, #24]
  }
  else
  {
    GPIOx->BRR = (uint32_t)GPIO_Pin;
  }
}
 8001b40:	e002      	b.n	8001b48 <HAL_GPIO_WritePin+0x24>
    GPIOx->BRR = (uint32_t)GPIO_Pin;
 8001b42:	887a      	ldrh	r2, [r7, #2]
 8001b44:	687b      	ldr	r3, [r7, #4]
 8001b46:	629a      	str	r2, [r3, #40]	@ 0x28
}
 8001b48:	bf00      	nop
 8001b4a:	370c      	adds	r7, #12
 8001b4c:	46bd      	mov	sp, r7
 8001b4e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001b52:	4770      	bx	lr

08001b54 <HAL_GPIO_TogglePin>:
  * @param GPIOx where x can be (A..H) to select the GPIO peripheral for STM32WBxx family
  * @param GPIO_Pin specifies the pin to be toggled.
  * @retval None
  */
void HAL_GPIO_TogglePin(GPIO_TypeDef *GPIOx, uint16_t GPIO_Pin)
{
 8001b54:	b480      	push	{r7}
 8001b56:	b085      	sub	sp, #20
 8001b58:	af00      	add	r7, sp, #0
 8001b5a:	6078      	str	r0, [r7, #4]
 8001b5c:	460b      	mov	r3, r1
 8001b5e:	807b      	strh	r3, [r7, #2]

  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));

  /* get current Output Data Register value */
  odr = GPIOx->ODR;
 8001b60:	687b      	ldr	r3, [r7, #4]
 8001b62:	695b      	ldr	r3, [r3, #20]
 8001b64:	60fb      	str	r3, [r7, #12]

  /* Set selected pins that were at low level, and reset ones that were high */
  GPIOx->BSRR = ((odr & GPIO_Pin) << GPIO_NUMBER) | (~odr & GPIO_Pin);
 8001b66:	887a      	ldrh	r2, [r7, #2]
 8001b68:	68fb      	ldr	r3, [r7, #12]
 8001b6a:	4013      	ands	r3, r2
 8001b6c:	041a      	lsls	r2, r3, #16
 8001b6e:	68fb      	ldr	r3, [r7, #12]
 8001b70:	43d9      	mvns	r1, r3
 8001b72:	887b      	ldrh	r3, [r7, #2]
 8001b74:	400b      	ands	r3, r1
 8001b76:	431a      	orrs	r2, r3
 8001b78:	687b      	ldr	r3, [r7, #4]
 8001b7a:	619a      	str	r2, [r3, #24]
}
 8001b7c:	bf00      	nop
 8001b7e:	3714      	adds	r7, #20
 8001b80:	46bd      	mov	sp, r7
 8001b82:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001b86:	4770      	bx	lr

08001b88 <HAL_PWR_EnableBkUpAccess>:
  * @note   LSEON bit that switches on and off the LSE crystal belongs as well to the
  *         back-up domain.
  * @retval None
  */
void HAL_PWR_EnableBkUpAccess(void)
{
 8001b88:	b480      	push	{r7}
 8001b8a:	af00      	add	r7, sp, #0
  SET_BIT(PWR->CR1, PWR_CR1_DBP);
 8001b8c:	4b05      	ldr	r3, [pc, #20]	@ (8001ba4 <HAL_PWR_EnableBkUpAccess+0x1c>)
 8001b8e:	681b      	ldr	r3, [r3, #0]
 8001b90:	4a04      	ldr	r2, [pc, #16]	@ (8001ba4 <HAL_PWR_EnableBkUpAccess+0x1c>)
 8001b92:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 8001b96:	6013      	str	r3, [r2, #0]
}
 8001b98:	bf00      	nop
 8001b9a:	46bd      	mov	sp, r7
 8001b9c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001ba0:	4770      	bx	lr
 8001ba2:	bf00      	nop
 8001ba4:	58000400 	.word	0x58000400

08001ba8 <HAL_PWREx_GetVoltageRange>:
/**
  * @brief Return Voltage Scaling Range.
  * @retval VOS bit field (PWR_REGULATOR_VOLTAGE_RANGE1 or PWR_REGULATOR_VOLTAGE_RANGE2)
  */
uint32_t HAL_PWREx_GetVoltageRange(void)
{
 8001ba8:	b480      	push	{r7}
 8001baa:	af00      	add	r7, sp, #0
  return (PWR->CR1 & PWR_CR1_VOS);
 8001bac:	4b04      	ldr	r3, [pc, #16]	@ (8001bc0 <HAL_PWREx_GetVoltageRange+0x18>)
 8001bae:	681b      	ldr	r3, [r3, #0]
 8001bb0:	f403 63c0 	and.w	r3, r3, #1536	@ 0x600
}
 8001bb4:	4618      	mov	r0, r3
 8001bb6:	46bd      	mov	sp, r7
 8001bb8:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001bbc:	4770      	bx	lr
 8001bbe:	bf00      	nop
 8001bc0:	58000400 	.word	0x58000400

08001bc4 <LL_RCC_HSE_IsEnabledDiv2>:
  * @brief  Get HSE sysclk and pll prescaler
  * @rmtoll CR           HSEPRE        LL_RCC_HSE_IsEnabledDiv2
  * @retval None
  */
__STATIC_INLINE uint32_t LL_RCC_HSE_IsEnabledDiv2(void)
{
 8001bc4:	b480      	push	{r7}
 8001bc6:	af00      	add	r7, sp, #0
  return ((READ_BIT(RCC->CR, RCC_CR_HSEPRE) == (RCC_CR_HSEPRE)) ? 1UL : 0UL);
 8001bc8:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 8001bcc:	681b      	ldr	r3, [r3, #0]
 8001bce:	f403 1380 	and.w	r3, r3, #1048576	@ 0x100000
 8001bd2:	f5b3 1f80 	cmp.w	r3, #1048576	@ 0x100000
 8001bd6:	d101      	bne.n	8001bdc <LL_RCC_HSE_IsEnabledDiv2+0x18>
 8001bd8:	2301      	movs	r3, #1
 8001bda:	e000      	b.n	8001bde <LL_RCC_HSE_IsEnabledDiv2+0x1a>
 8001bdc:	2300      	movs	r3, #0
}
 8001bde:	4618      	mov	r0, r3
 8001be0:	46bd      	mov	sp, r7
 8001be2:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001be6:	4770      	bx	lr

08001be8 <LL_RCC_HSE_Enable>:
  * @brief  Enable HSE crystal oscillator (HSE ON)
  * @rmtoll CR           HSEON         LL_RCC_HSE_Enable
  * @retval None
  */
__STATIC_INLINE void LL_RCC_HSE_Enable(void)
{
 8001be8:	b480      	push	{r7}
 8001bea:	af00      	add	r7, sp, #0
  SET_BIT(RCC->CR, RCC_CR_HSEON);
 8001bec:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 8001bf0:	681b      	ldr	r3, [r3, #0]
 8001bf2:	f04f 42b0 	mov.w	r2, #1476395008	@ 0x58000000
 8001bf6:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8001bfa:	6013      	str	r3, [r2, #0]
}
 8001bfc:	bf00      	nop
 8001bfe:	46bd      	mov	sp, r7
 8001c00:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001c04:	4770      	bx	lr

08001c06 <LL_RCC_HSE_Disable>:
  * @brief  Disable HSE crystal oscillator (HSE ON)
  * @rmtoll CR           HSEON         LL_RCC_HSE_Disable
  * @retval None
  */
__STATIC_INLINE void LL_RCC_HSE_Disable(void)
{
 8001c06:	b480      	push	{r7}
 8001c08:	af00      	add	r7, sp, #0
  CLEAR_BIT(RCC->CR, RCC_CR_HSEON);
 8001c0a:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 8001c0e:	681b      	ldr	r3, [r3, #0]
 8001c10:	f04f 42b0 	mov.w	r2, #1476395008	@ 0x58000000
 8001c14:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 8001c18:	6013      	str	r3, [r2, #0]
}
 8001c1a:	bf00      	nop
 8001c1c:	46bd      	mov	sp, r7
 8001c1e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001c22:	4770      	bx	lr

08001c24 <LL_RCC_HSE_IsReady>:
  * @brief  Check if HSE oscillator Ready
  * @rmtoll CR           HSERDY        LL_RCC_HSE_IsReady
  * @retval State of bit (1 or 0).
  */
__STATIC_INLINE uint32_t LL_RCC_HSE_IsReady(void)
{
 8001c24:	b480      	push	{r7}
 8001c26:	af00      	add	r7, sp, #0
  return ((READ_BIT(RCC->CR, RCC_CR_HSERDY) == (RCC_CR_HSERDY)) ? 1UL : 0UL);
 8001c28:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 8001c2c:	681b      	ldr	r3, [r3, #0]
 8001c2e:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8001c32:	f5b3 3f00 	cmp.w	r3, #131072	@ 0x20000
 8001c36:	d101      	bne.n	8001c3c <LL_RCC_HSE_IsReady+0x18>
 8001c38:	2301      	movs	r3, #1
 8001c3a:	e000      	b.n	8001c3e <LL_RCC_HSE_IsReady+0x1a>
 8001c3c:	2300      	movs	r3, #0
}
 8001c3e:	4618      	mov	r0, r3
 8001c40:	46bd      	mov	sp, r7
 8001c42:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001c46:	4770      	bx	lr

08001c48 <LL_RCC_HSI_Enable>:
  * @brief  Enable HSI oscillator
  * @rmtoll CR           HSION         LL_RCC_HSI_Enable
  * @retval None
  */
__STATIC_INLINE void LL_RCC_HSI_Enable(void)
{
 8001c48:	b480      	push	{r7}
 8001c4a:	af00      	add	r7, sp, #0
  SET_BIT(RCC->CR, RCC_CR_HSION);
 8001c4c:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 8001c50:	681b      	ldr	r3, [r3, #0]
 8001c52:	f04f 42b0 	mov.w	r2, #1476395008	@ 0x58000000
 8001c56:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 8001c5a:	6013      	str	r3, [r2, #0]
}
 8001c5c:	bf00      	nop
 8001c5e:	46bd      	mov	sp, r7
 8001c60:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001c64:	4770      	bx	lr

08001c66 <LL_RCC_HSI_Disable>:
  * @brief  Disable HSI oscillator
  * @rmtoll CR           HSION         LL_RCC_HSI_Disable
  * @retval None
  */
__STATIC_INLINE void LL_RCC_HSI_Disable(void)
{
 8001c66:	b480      	push	{r7}
 8001c68:	af00      	add	r7, sp, #0
  CLEAR_BIT(RCC->CR, RCC_CR_HSION);
 8001c6a:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 8001c6e:	681b      	ldr	r3, [r3, #0]
 8001c70:	f04f 42b0 	mov.w	r2, #1476395008	@ 0x58000000
 8001c74:	f423 7380 	bic.w	r3, r3, #256	@ 0x100
 8001c78:	6013      	str	r3, [r2, #0]
}
 8001c7a:	bf00      	nop
 8001c7c:	46bd      	mov	sp, r7
 8001c7e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001c82:	4770      	bx	lr

08001c84 <LL_RCC_HSI_IsReady>:
  * @brief  Check if HSI clock is ready
  * @rmtoll CR           HSIRDY        LL_RCC_HSI_IsReady
  * @retval State of bit (1 or 0).
  */
__STATIC_INLINE uint32_t LL_RCC_HSI_IsReady(void)
{
 8001c84:	b480      	push	{r7}
 8001c86:	af00      	add	r7, sp, #0
  return ((READ_BIT(RCC->CR, RCC_CR_HSIRDY) == (RCC_CR_HSIRDY)) ? 1UL : 0UL);
 8001c88:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 8001c8c:	681b      	ldr	r3, [r3, #0]
 8001c8e:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8001c92:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 8001c96:	d101      	bne.n	8001c9c <LL_RCC_HSI_IsReady+0x18>
 8001c98:	2301      	movs	r3, #1
 8001c9a:	e000      	b.n	8001c9e <LL_RCC_HSI_IsReady+0x1a>
 8001c9c:	2300      	movs	r3, #0
}
 8001c9e:	4618      	mov	r0, r3
 8001ca0:	46bd      	mov	sp, r7
 8001ca2:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001ca6:	4770      	bx	lr

08001ca8 <LL_RCC_HSI_SetCalibTrimming>:
  * @rmtoll ICSCR        HSITRIM       LL_RCC_HSI_SetCalibTrimming
  * @param  Value Between Min_Data = 0 and Max_Data = 127
  * @retval None
  */
__STATIC_INLINE void LL_RCC_HSI_SetCalibTrimming(uint32_t Value)
{
 8001ca8:	b480      	push	{r7}
 8001caa:	b083      	sub	sp, #12
 8001cac:	af00      	add	r7, sp, #0
 8001cae:	6078      	str	r0, [r7, #4]
  MODIFY_REG(RCC->ICSCR, RCC_ICSCR_HSITRIM, Value << RCC_ICSCR_HSITRIM_Pos);
 8001cb0:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 8001cb4:	685b      	ldr	r3, [r3, #4]
 8001cb6:	f023 42fe 	bic.w	r2, r3, #2130706432	@ 0x7f000000
 8001cba:	687b      	ldr	r3, [r7, #4]
 8001cbc:	061b      	lsls	r3, r3, #24
 8001cbe:	f04f 41b0 	mov.w	r1, #1476395008	@ 0x58000000
 8001cc2:	4313      	orrs	r3, r2
 8001cc4:	604b      	str	r3, [r1, #4]
}
 8001cc6:	bf00      	nop
 8001cc8:	370c      	adds	r7, #12
 8001cca:	46bd      	mov	sp, r7
 8001ccc:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001cd0:	4770      	bx	lr

08001cd2 <LL_RCC_HSI48_Enable>:
  * @brief  Enable HSI48
  * @rmtoll CRRCR          HSI48ON       LL_RCC_HSI48_Enable
  * @retval None
  */
__STATIC_INLINE void LL_RCC_HSI48_Enable(void)
{
 8001cd2:	b480      	push	{r7}
 8001cd4:	af00      	add	r7, sp, #0
  SET_BIT(RCC->CRRCR, RCC_CRRCR_HSI48ON);
 8001cd6:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 8001cda:	f8d3 3098 	ldr.w	r3, [r3, #152]	@ 0x98
 8001cde:	f04f 42b0 	mov.w	r2, #1476395008	@ 0x58000000
 8001ce2:	f043 0301 	orr.w	r3, r3, #1
 8001ce6:	f8c2 3098 	str.w	r3, [r2, #152]	@ 0x98
}
 8001cea:	bf00      	nop
 8001cec:	46bd      	mov	sp, r7
 8001cee:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001cf2:	4770      	bx	lr

08001cf4 <LL_RCC_HSI48_Disable>:
  * @brief  Disable HSI48
  * @rmtoll CRRCR          HSI48ON       LL_RCC_HSI48_Disable
  * @retval None
  */
__STATIC_INLINE void LL_RCC_HSI48_Disable(void)
{
 8001cf4:	b480      	push	{r7}
 8001cf6:	af00      	add	r7, sp, #0
  CLEAR_BIT(RCC->CRRCR, RCC_CRRCR_HSI48ON);
 8001cf8:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 8001cfc:	f8d3 3098 	ldr.w	r3, [r3, #152]	@ 0x98
 8001d00:	f04f 42b0 	mov.w	r2, #1476395008	@ 0x58000000
 8001d04:	f023 0301 	bic.w	r3, r3, #1
 8001d08:	f8c2 3098 	str.w	r3, [r2, #152]	@ 0x98
}
 8001d0c:	bf00      	nop
 8001d0e:	46bd      	mov	sp, r7
 8001d10:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001d14:	4770      	bx	lr

08001d16 <LL_RCC_HSI48_IsReady>:
  * @brief  Check if HSI48 oscillator Ready
  * @rmtoll CRRCR          HSI48RDY      LL_RCC_HSI48_IsReady
  * @retval State of bit (1 or 0).
  */
__STATIC_INLINE uint32_t LL_RCC_HSI48_IsReady(void)
{
 8001d16:	b480      	push	{r7}
 8001d18:	af00      	add	r7, sp, #0
  return ((READ_BIT(RCC->CRRCR, RCC_CRRCR_HSI48RDY) == (RCC_CRRCR_HSI48RDY)) ? 1UL : 0UL);
 8001d1a:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 8001d1e:	f8d3 3098 	ldr.w	r3, [r3, #152]	@ 0x98
 8001d22:	f003 0302 	and.w	r3, r3, #2
 8001d26:	2b02      	cmp	r3, #2
 8001d28:	d101      	bne.n	8001d2e <LL_RCC_HSI48_IsReady+0x18>
 8001d2a:	2301      	movs	r3, #1
 8001d2c:	e000      	b.n	8001d30 <LL_RCC_HSI48_IsReady+0x1a>
 8001d2e:	2300      	movs	r3, #0
}
 8001d30:	4618      	mov	r0, r3
 8001d32:	46bd      	mov	sp, r7
 8001d34:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001d38:	4770      	bx	lr

08001d3a <LL_RCC_LSE_Enable>:
  * @brief  Enable  Low Speed External (LSE) crystal.
  * @rmtoll BDCR         LSEON         LL_RCC_LSE_Enable
  * @retval None
  */
__STATIC_INLINE void LL_RCC_LSE_Enable(void)
{
 8001d3a:	b480      	push	{r7}
 8001d3c:	af00      	add	r7, sp, #0
  SET_BIT(RCC->BDCR, RCC_BDCR_LSEON);
 8001d3e:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 8001d42:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8001d46:	f04f 42b0 	mov.w	r2, #1476395008	@ 0x58000000
 8001d4a:	f043 0301 	orr.w	r3, r3, #1
 8001d4e:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90
}
 8001d52:	bf00      	nop
 8001d54:	46bd      	mov	sp, r7
 8001d56:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001d5a:	4770      	bx	lr

08001d5c <LL_RCC_LSE_Disable>:
  * @brief  Disable  Low Speed External (LSE) crystal.
  * @rmtoll BDCR         LSEON         LL_RCC_LSE_Disable
  * @retval None
  */
__STATIC_INLINE void LL_RCC_LSE_Disable(void)
{
 8001d5c:	b480      	push	{r7}
 8001d5e:	af00      	add	r7, sp, #0
  CLEAR_BIT(RCC->BDCR, RCC_BDCR_LSEON);
 8001d60:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 8001d64:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8001d68:	f04f 42b0 	mov.w	r2, #1476395008	@ 0x58000000
 8001d6c:	f023 0301 	bic.w	r3, r3, #1
 8001d70:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90
}
 8001d74:	bf00      	nop
 8001d76:	46bd      	mov	sp, r7
 8001d78:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001d7c:	4770      	bx	lr

08001d7e <LL_RCC_LSE_EnableBypass>:
  * @brief  Enable external clock source (LSE bypass).
  * @rmtoll BDCR         LSEBYP        LL_RCC_LSE_EnableBypass
  * @retval None
  */
__STATIC_INLINE void LL_RCC_LSE_EnableBypass(void)
{
 8001d7e:	b480      	push	{r7}
 8001d80:	af00      	add	r7, sp, #0
  SET_BIT(RCC->BDCR, RCC_BDCR_LSEBYP);
 8001d82:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 8001d86:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8001d8a:	f04f 42b0 	mov.w	r2, #1476395008	@ 0x58000000
 8001d8e:	f043 0304 	orr.w	r3, r3, #4
 8001d92:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90
}
 8001d96:	bf00      	nop
 8001d98:	46bd      	mov	sp, r7
 8001d9a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001d9e:	4770      	bx	lr

08001da0 <LL_RCC_LSE_DisableBypass>:
  * @brief  Disable external clock source (LSE bypass).
  * @rmtoll BDCR         LSEBYP        LL_RCC_LSE_DisableBypass
  * @retval None
  */
__STATIC_INLINE void LL_RCC_LSE_DisableBypass(void)
{
 8001da0:	b480      	push	{r7}
 8001da2:	af00      	add	r7, sp, #0
  CLEAR_BIT(RCC->BDCR, RCC_BDCR_LSEBYP);
 8001da4:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 8001da8:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8001dac:	f04f 42b0 	mov.w	r2, #1476395008	@ 0x58000000
 8001db0:	f023 0304 	bic.w	r3, r3, #4
 8001db4:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90
}
 8001db8:	bf00      	nop
 8001dba:	46bd      	mov	sp, r7
 8001dbc:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001dc0:	4770      	bx	lr

08001dc2 <LL_RCC_LSE_IsReady>:
  * @brief  Check if LSE oscillator Ready
  * @rmtoll BDCR         LSERDY        LL_RCC_LSE_IsReady
  * @retval State of bit (1 or 0).
  */
__STATIC_INLINE uint32_t LL_RCC_LSE_IsReady(void)
{
 8001dc2:	b480      	push	{r7}
 8001dc4:	af00      	add	r7, sp, #0
  return ((READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == (RCC_BDCR_LSERDY)) ? 1UL : 0UL);
 8001dc6:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 8001dca:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8001dce:	f003 0302 	and.w	r3, r3, #2
 8001dd2:	2b02      	cmp	r3, #2
 8001dd4:	d101      	bne.n	8001dda <LL_RCC_LSE_IsReady+0x18>
 8001dd6:	2301      	movs	r3, #1
 8001dd8:	e000      	b.n	8001ddc <LL_RCC_LSE_IsReady+0x1a>
 8001dda:	2300      	movs	r3, #0
}
 8001ddc:	4618      	mov	r0, r3
 8001dde:	46bd      	mov	sp, r7
 8001de0:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001de4:	4770      	bx	lr

08001de6 <LL_RCC_LSI1_Enable>:
  * @brief  Enable LSI1 Oscillator
  * @rmtoll CSR          LSI1ON         LL_RCC_LSI1_Enable
  * @retval None
  */
__STATIC_INLINE void LL_RCC_LSI1_Enable(void)
{
 8001de6:	b480      	push	{r7}
 8001de8:	af00      	add	r7, sp, #0
  SET_BIT(RCC->CSR, RCC_CSR_LSI1ON);
 8001dea:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 8001dee:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 8001df2:	f04f 42b0 	mov.w	r2, #1476395008	@ 0x58000000
 8001df6:	f043 0301 	orr.w	r3, r3, #1
 8001dfa:	f8c2 3094 	str.w	r3, [r2, #148]	@ 0x94
}
 8001dfe:	bf00      	nop
 8001e00:	46bd      	mov	sp, r7
 8001e02:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001e06:	4770      	bx	lr

08001e08 <LL_RCC_LSI1_Disable>:
  * @brief  Disable LSI1 Oscillator
  * @rmtoll CSR          LSI1ON         LL_RCC_LSI1_Disable
  * @retval None
  */
__STATIC_INLINE void LL_RCC_LSI1_Disable(void)
{
 8001e08:	b480      	push	{r7}
 8001e0a:	af00      	add	r7, sp, #0
  CLEAR_BIT(RCC->CSR, RCC_CSR_LSI1ON);
 8001e0c:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 8001e10:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 8001e14:	f04f 42b0 	mov.w	r2, #1476395008	@ 0x58000000
 8001e18:	f023 0301 	bic.w	r3, r3, #1
 8001e1c:	f8c2 3094 	str.w	r3, [r2, #148]	@ 0x94
}
 8001e20:	bf00      	nop
 8001e22:	46bd      	mov	sp, r7
 8001e24:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001e28:	4770      	bx	lr

08001e2a <LL_RCC_LSI1_IsReady>:
  * @brief  Check if LSI1 is Ready
  * @rmtoll CSR          LSI1RDY        LL_RCC_LSI1_IsReady
  * @retval State of bit (1 or 0).
  */
__STATIC_INLINE uint32_t LL_RCC_LSI1_IsReady(void)
{
 8001e2a:	b480      	push	{r7}
 8001e2c:	af00      	add	r7, sp, #0
  return ((READ_BIT(RCC->CSR, RCC_CSR_LSI1RDY) == (RCC_CSR_LSI1RDY)) ? 1UL : 0UL);
 8001e2e:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 8001e32:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 8001e36:	f003 0302 	and.w	r3, r3, #2
 8001e3a:	2b02      	cmp	r3, #2
 8001e3c:	d101      	bne.n	8001e42 <LL_RCC_LSI1_IsReady+0x18>
 8001e3e:	2301      	movs	r3, #1
 8001e40:	e000      	b.n	8001e44 <LL_RCC_LSI1_IsReady+0x1a>
 8001e42:	2300      	movs	r3, #0
}
 8001e44:	4618      	mov	r0, r3
 8001e46:	46bd      	mov	sp, r7
 8001e48:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001e4c:	4770      	bx	lr

08001e4e <LL_RCC_LSI2_Enable>:
  * @brief  Enable LSI2 Oscillator
  * @rmtoll CSR          LSI2ON         LL_RCC_LSI2_Enable
  * @retval None
  */
__STATIC_INLINE void LL_RCC_LSI2_Enable(void)
{
 8001e4e:	b480      	push	{r7}
 8001e50:	af00      	add	r7, sp, #0
  SET_BIT(RCC->CSR, RCC_CSR_LSI2ON);
 8001e52:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 8001e56:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 8001e5a:	f04f 42b0 	mov.w	r2, #1476395008	@ 0x58000000
 8001e5e:	f043 0304 	orr.w	r3, r3, #4
 8001e62:	f8c2 3094 	str.w	r3, [r2, #148]	@ 0x94
}
 8001e66:	bf00      	nop
 8001e68:	46bd      	mov	sp, r7
 8001e6a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001e6e:	4770      	bx	lr

08001e70 <LL_RCC_LSI2_Disable>:
  * @brief  Disable LSI2 Oscillator
  * @rmtoll CSR          LSI2ON         LL_RCC_LSI2_Disable
  * @retval None
  */
__STATIC_INLINE void LL_RCC_LSI2_Disable(void)
{
 8001e70:	b480      	push	{r7}
 8001e72:	af00      	add	r7, sp, #0
  CLEAR_BIT(RCC->CSR, RCC_CSR_LSI2ON);
 8001e74:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 8001e78:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 8001e7c:	f04f 42b0 	mov.w	r2, #1476395008	@ 0x58000000
 8001e80:	f023 0304 	bic.w	r3, r3, #4
 8001e84:	f8c2 3094 	str.w	r3, [r2, #148]	@ 0x94
}
 8001e88:	bf00      	nop
 8001e8a:	46bd      	mov	sp, r7
 8001e8c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001e90:	4770      	bx	lr

08001e92 <LL_RCC_LSI2_IsReady>:
  * @brief  Check if LSI2 is Ready
  * @rmtoll CSR          LSI2RDY        LL_RCC_LSI2_IsReady
  * @retval State of bit (1 or 0).
  */
__STATIC_INLINE uint32_t LL_RCC_LSI2_IsReady(void)
{
 8001e92:	b480      	push	{r7}
 8001e94:	af00      	add	r7, sp, #0
  return ((READ_BIT(RCC->CSR, RCC_CSR_LSI2RDY) == (RCC_CSR_LSI2RDY)) ? 1UL : 0UL);
 8001e96:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 8001e9a:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 8001e9e:	f003 0308 	and.w	r3, r3, #8
 8001ea2:	2b08      	cmp	r3, #8
 8001ea4:	d101      	bne.n	8001eaa <LL_RCC_LSI2_IsReady+0x18>
 8001ea6:	2301      	movs	r3, #1
 8001ea8:	e000      	b.n	8001eac <LL_RCC_LSI2_IsReady+0x1a>
 8001eaa:	2300      	movs	r3, #0
}
 8001eac:	4618      	mov	r0, r3
 8001eae:	46bd      	mov	sp, r7
 8001eb0:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001eb4:	4770      	bx	lr

08001eb6 <LL_RCC_LSI2_SetTrimming>:
  * @rmtoll CSR        LSI2TRIM       LL_RCC_LSI2_SetTrimming
  * @param  Value Between Min_Data = 0 and Max_Data = 15
  * @retval None
  */
__STATIC_INLINE void LL_RCC_LSI2_SetTrimming(uint32_t Value)
{
 8001eb6:	b480      	push	{r7}
 8001eb8:	b083      	sub	sp, #12
 8001eba:	af00      	add	r7, sp, #0
 8001ebc:	6078      	str	r0, [r7, #4]
  MODIFY_REG(RCC->CSR, RCC_CSR_LSI2TRIM, Value << RCC_CSR_LSI2TRIM_Pos);
 8001ebe:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 8001ec2:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 8001ec6:	f423 6270 	bic.w	r2, r3, #3840	@ 0xf00
 8001eca:	687b      	ldr	r3, [r7, #4]
 8001ecc:	021b      	lsls	r3, r3, #8
 8001ece:	f04f 41b0 	mov.w	r1, #1476395008	@ 0x58000000
 8001ed2:	4313      	orrs	r3, r2
 8001ed4:	f8c1 3094 	str.w	r3, [r1, #148]	@ 0x94
}
 8001ed8:	bf00      	nop
 8001eda:	370c      	adds	r7, #12
 8001edc:	46bd      	mov	sp, r7
 8001ede:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001ee2:	4770      	bx	lr

08001ee4 <LL_RCC_MSI_Enable>:
  * @brief  Enable MSI oscillator
  * @rmtoll CR           MSION         LL_RCC_MSI_Enable
  * @retval None
  */
__STATIC_INLINE void LL_RCC_MSI_Enable(void)
{
 8001ee4:	b480      	push	{r7}
 8001ee6:	af00      	add	r7, sp, #0
  SET_BIT(RCC->CR, RCC_CR_MSION);
 8001ee8:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 8001eec:	681b      	ldr	r3, [r3, #0]
 8001eee:	f04f 42b0 	mov.w	r2, #1476395008	@ 0x58000000
 8001ef2:	f043 0301 	orr.w	r3, r3, #1
 8001ef6:	6013      	str	r3, [r2, #0]
}
 8001ef8:	bf00      	nop
 8001efa:	46bd      	mov	sp, r7
 8001efc:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001f00:	4770      	bx	lr

08001f02 <LL_RCC_MSI_Disable>:
  * @brief  Disable MSI oscillator
  * @rmtoll CR           MSION         LL_RCC_MSI_Disable
  * @retval None
  */
__STATIC_INLINE void LL_RCC_MSI_Disable(void)
{
 8001f02:	b480      	push	{r7}
 8001f04:	af00      	add	r7, sp, #0
  CLEAR_BIT(RCC->CR, RCC_CR_MSION);
 8001f06:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 8001f0a:	681b      	ldr	r3, [r3, #0]
 8001f0c:	f04f 42b0 	mov.w	r2, #1476395008	@ 0x58000000
 8001f10:	f023 0301 	bic.w	r3, r3, #1
 8001f14:	6013      	str	r3, [r2, #0]
}
 8001f16:	bf00      	nop
 8001f18:	46bd      	mov	sp, r7
 8001f1a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001f1e:	4770      	bx	lr

08001f20 <LL_RCC_MSI_IsReady>:
  * @brief  Check if MSI oscillator Ready
  * @rmtoll CR           MSIRDY        LL_RCC_MSI_IsReady
  * @retval State of bit (1 or 0).
  */
__STATIC_INLINE uint32_t LL_RCC_MSI_IsReady(void)
{
 8001f20:	b480      	push	{r7}
 8001f22:	af00      	add	r7, sp, #0
  return ((READ_BIT(RCC->CR, RCC_CR_MSIRDY) == (RCC_CR_MSIRDY)) ? 1UL : 0UL);
 8001f24:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 8001f28:	681b      	ldr	r3, [r3, #0]
 8001f2a:	f003 0302 	and.w	r3, r3, #2
 8001f2e:	2b02      	cmp	r3, #2
 8001f30:	d101      	bne.n	8001f36 <LL_RCC_MSI_IsReady+0x16>
 8001f32:	2301      	movs	r3, #1
 8001f34:	e000      	b.n	8001f38 <LL_RCC_MSI_IsReady+0x18>
 8001f36:	2300      	movs	r3, #0
}
 8001f38:	4618      	mov	r0, r3
 8001f3a:	46bd      	mov	sp, r7
 8001f3c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001f40:	4770      	bx	lr

08001f42 <LL_RCC_MSI_SetRange>:
  *         @arg @ref LL_RCC_MSIRANGE_10
  *         @arg @ref LL_RCC_MSIRANGE_11
  * @retval None
  */
__STATIC_INLINE void LL_RCC_MSI_SetRange(uint32_t Range)
{
 8001f42:	b480      	push	{r7}
 8001f44:	b083      	sub	sp, #12
 8001f46:	af00      	add	r7, sp, #0
 8001f48:	6078      	str	r0, [r7, #4]
  MODIFY_REG(RCC->CR, RCC_CR_MSIRANGE, Range);
 8001f4a:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 8001f4e:	681b      	ldr	r3, [r3, #0]
 8001f50:	f023 02f0 	bic.w	r2, r3, #240	@ 0xf0
 8001f54:	f04f 41b0 	mov.w	r1, #1476395008	@ 0x58000000
 8001f58:	687b      	ldr	r3, [r7, #4]
 8001f5a:	4313      	orrs	r3, r2
 8001f5c:	600b      	str	r3, [r1, #0]
}
 8001f5e:	bf00      	nop
 8001f60:	370c      	adds	r7, #12
 8001f62:	46bd      	mov	sp, r7
 8001f64:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001f68:	4770      	bx	lr

08001f6a <LL_RCC_MSI_GetRange>:
  *         @arg @ref LL_RCC_MSIRANGE_9
  *         @arg @ref LL_RCC_MSIRANGE_10
  *         @arg @ref LL_RCC_MSIRANGE_11
  */
__STATIC_INLINE uint32_t LL_RCC_MSI_GetRange(void)
{
 8001f6a:	b480      	push	{r7}
 8001f6c:	b083      	sub	sp, #12
 8001f6e:	af00      	add	r7, sp, #0
  uint32_t msiRange = READ_BIT(RCC->CR, RCC_CR_MSIRANGE);
 8001f70:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 8001f74:	681b      	ldr	r3, [r3, #0]
 8001f76:	f003 03f0 	and.w	r3, r3, #240	@ 0xf0
 8001f7a:	607b      	str	r3, [r7, #4]
  if (msiRange > LL_RCC_MSIRANGE_11)
 8001f7c:	687b      	ldr	r3, [r7, #4]
 8001f7e:	2bb0      	cmp	r3, #176	@ 0xb0
 8001f80:	d901      	bls.n	8001f86 <LL_RCC_MSI_GetRange+0x1c>
  {
    msiRange = LL_RCC_MSIRANGE_11;
 8001f82:	23b0      	movs	r3, #176	@ 0xb0
 8001f84:	607b      	str	r3, [r7, #4]
  }
  return msiRange;
 8001f86:	687b      	ldr	r3, [r7, #4]
}
 8001f88:	4618      	mov	r0, r3
 8001f8a:	370c      	adds	r7, #12
 8001f8c:	46bd      	mov	sp, r7
 8001f8e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001f92:	4770      	bx	lr

08001f94 <LL_RCC_MSI_SetCalibTrimming>:
  * @rmtoll ICSCR        MSITRIM       LL_RCC_MSI_SetCalibTrimming
  * @param  Value Between Min_Data = 0 and Max_Data = 255
  * @retval None
  */
__STATIC_INLINE void LL_RCC_MSI_SetCalibTrimming(uint32_t Value)
{
 8001f94:	b480      	push	{r7}
 8001f96:	b083      	sub	sp, #12
 8001f98:	af00      	add	r7, sp, #0
 8001f9a:	6078      	str	r0, [r7, #4]
  MODIFY_REG(RCC->ICSCR, RCC_ICSCR_MSITRIM, Value << RCC_ICSCR_MSITRIM_Pos);
 8001f9c:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 8001fa0:	685b      	ldr	r3, [r3, #4]
 8001fa2:	f423 427f 	bic.w	r2, r3, #65280	@ 0xff00
 8001fa6:	687b      	ldr	r3, [r7, #4]
 8001fa8:	021b      	lsls	r3, r3, #8
 8001faa:	f04f 41b0 	mov.w	r1, #1476395008	@ 0x58000000
 8001fae:	4313      	orrs	r3, r2
 8001fb0:	604b      	str	r3, [r1, #4]
}
 8001fb2:	bf00      	nop
 8001fb4:	370c      	adds	r7, #12
 8001fb6:	46bd      	mov	sp, r7
 8001fb8:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001fbc:	4770      	bx	lr

08001fbe <LL_RCC_SetSysClkSource>:
  *         @arg @ref LL_RCC_SYS_CLKSOURCE_HSE
  *         @arg @ref LL_RCC_SYS_CLKSOURCE_PLL
  * @retval None
  */
__STATIC_INLINE void LL_RCC_SetSysClkSource(uint32_t Source)
{
 8001fbe:	b480      	push	{r7}
 8001fc0:	b083      	sub	sp, #12
 8001fc2:	af00      	add	r7, sp, #0
 8001fc4:	6078      	str	r0, [r7, #4]
  MODIFY_REG(RCC->CFGR, RCC_CFGR_SW, Source);
 8001fc6:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 8001fca:	689b      	ldr	r3, [r3, #8]
 8001fcc:	f023 0203 	bic.w	r2, r3, #3
 8001fd0:	f04f 41b0 	mov.w	r1, #1476395008	@ 0x58000000
 8001fd4:	687b      	ldr	r3, [r7, #4]
 8001fd6:	4313      	orrs	r3, r2
 8001fd8:	608b      	str	r3, [r1, #8]
}
 8001fda:	bf00      	nop
 8001fdc:	370c      	adds	r7, #12
 8001fde:	46bd      	mov	sp, r7
 8001fe0:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001fe4:	4770      	bx	lr

08001fe6 <LL_RCC_GetSysClkSource>:
  *         @arg @ref LL_RCC_SYS_CLKSOURCE_STATUS_HSI
  *         @arg @ref LL_RCC_SYS_CLKSOURCE_STATUS_HSE
  *         @arg @ref LL_RCC_SYS_CLKSOURCE_STATUS_PLL
  */
__STATIC_INLINE uint32_t LL_RCC_GetSysClkSource(void)
{
 8001fe6:	b480      	push	{r7}
 8001fe8:	af00      	add	r7, sp, #0
  return (uint32_t)(READ_BIT(RCC->CFGR, RCC_CFGR_SWS));
 8001fea:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 8001fee:	689b      	ldr	r3, [r3, #8]
 8001ff0:	f003 030c 	and.w	r3, r3, #12
}
 8001ff4:	4618      	mov	r0, r3
 8001ff6:	46bd      	mov	sp, r7
 8001ff8:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001ffc:	4770      	bx	lr

08001ffe <LL_RCC_SetAHBPrescaler>:
  *         @arg @ref LL_RCC_SYSCLK_DIV_256
  *         @arg @ref LL_RCC_SYSCLK_DIV_512
  * @retval None
  */
__STATIC_INLINE void LL_RCC_SetAHBPrescaler(uint32_t Prescaler)
{
 8001ffe:	b480      	push	{r7}
 8002000:	b083      	sub	sp, #12
 8002002:	af00      	add	r7, sp, #0
 8002004:	6078      	str	r0, [r7, #4]
  MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, Prescaler);
 8002006:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 800200a:	689b      	ldr	r3, [r3, #8]
 800200c:	f023 02f0 	bic.w	r2, r3, #240	@ 0xf0
 8002010:	f04f 41b0 	mov.w	r1, #1476395008	@ 0x58000000
 8002014:	687b      	ldr	r3, [r7, #4]
 8002016:	4313      	orrs	r3, r2
 8002018:	608b      	str	r3, [r1, #8]
}
 800201a:	bf00      	nop
 800201c:	370c      	adds	r7, #12
 800201e:	46bd      	mov	sp, r7
 8002020:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002024:	4770      	bx	lr

08002026 <LL_C2_RCC_SetAHBPrescaler>:
  *         @arg @ref LL_RCC_SYSCLK_DIV_256
  *         @arg @ref LL_RCC_SYSCLK_DIV_512
  * @retval None
  */
__STATIC_INLINE void LL_C2_RCC_SetAHBPrescaler(uint32_t Prescaler)
{
 8002026:	b480      	push	{r7}
 8002028:	b083      	sub	sp, #12
 800202a:	af00      	add	r7, sp, #0
 800202c:	6078      	str	r0, [r7, #4]
  MODIFY_REG(RCC->EXTCFGR, RCC_EXTCFGR_C2HPRE, Prescaler);
 800202e:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 8002032:	f8d3 3108 	ldr.w	r3, [r3, #264]	@ 0x108
 8002036:	f023 02f0 	bic.w	r2, r3, #240	@ 0xf0
 800203a:	f04f 41b0 	mov.w	r1, #1476395008	@ 0x58000000
 800203e:	687b      	ldr	r3, [r7, #4]
 8002040:	4313      	orrs	r3, r2
 8002042:	f8c1 3108 	str.w	r3, [r1, #264]	@ 0x108
}
 8002046:	bf00      	nop
 8002048:	370c      	adds	r7, #12
 800204a:	46bd      	mov	sp, r7
 800204c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002050:	4770      	bx	lr

08002052 <LL_RCC_SetAHB4Prescaler>:
  *         @arg @ref LL_RCC_SYSCLK_DIV_256
  *         @arg @ref LL_RCC_SYSCLK_DIV_512
  * @retval None
  */
__STATIC_INLINE void LL_RCC_SetAHB4Prescaler(uint32_t Prescaler)
{
 8002052:	b480      	push	{r7}
 8002054:	b083      	sub	sp, #12
 8002056:	af00      	add	r7, sp, #0
 8002058:	6078      	str	r0, [r7, #4]
  MODIFY_REG(RCC->EXTCFGR, RCC_EXTCFGR_SHDHPRE, Prescaler >> 4);
 800205a:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 800205e:	f8d3 3108 	ldr.w	r3, [r3, #264]	@ 0x108
 8002062:	f023 020f 	bic.w	r2, r3, #15
 8002066:	687b      	ldr	r3, [r7, #4]
 8002068:	091b      	lsrs	r3, r3, #4
 800206a:	f04f 41b0 	mov.w	r1, #1476395008	@ 0x58000000
 800206e:	4313      	orrs	r3, r2
 8002070:	f8c1 3108 	str.w	r3, [r1, #264]	@ 0x108
}
 8002074:	bf00      	nop
 8002076:	370c      	adds	r7, #12
 8002078:	46bd      	mov	sp, r7
 800207a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800207e:	4770      	bx	lr

08002080 <LL_RCC_SetAPB1Prescaler>:
  *         @arg @ref LL_RCC_APB1_DIV_8
  *         @arg @ref LL_RCC_APB1_DIV_16
  * @retval None
  */
__STATIC_INLINE void LL_RCC_SetAPB1Prescaler(uint32_t Prescaler)
{
 8002080:	b480      	push	{r7}
 8002082:	b083      	sub	sp, #12
 8002084:	af00      	add	r7, sp, #0
 8002086:	6078      	str	r0, [r7, #4]
  MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, Prescaler);
 8002088:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 800208c:	689b      	ldr	r3, [r3, #8]
 800208e:	f423 62e0 	bic.w	r2, r3, #1792	@ 0x700
 8002092:	f04f 41b0 	mov.w	r1, #1476395008	@ 0x58000000
 8002096:	687b      	ldr	r3, [r7, #4]
 8002098:	4313      	orrs	r3, r2
 800209a:	608b      	str	r3, [r1, #8]
}
 800209c:	bf00      	nop
 800209e:	370c      	adds	r7, #12
 80020a0:	46bd      	mov	sp, r7
 80020a2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80020a6:	4770      	bx	lr

080020a8 <LL_RCC_SetAPB2Prescaler>:
  *         @arg @ref LL_RCC_APB2_DIV_8
  *         @arg @ref LL_RCC_APB2_DIV_16
  * @retval None
  */
__STATIC_INLINE void LL_RCC_SetAPB2Prescaler(uint32_t Prescaler)
{
 80020a8:	b480      	push	{r7}
 80020aa:	b083      	sub	sp, #12
 80020ac:	af00      	add	r7, sp, #0
 80020ae:	6078      	str	r0, [r7, #4]
  MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, Prescaler);
 80020b0:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 80020b4:	689b      	ldr	r3, [r3, #8]
 80020b6:	f423 5260 	bic.w	r2, r3, #14336	@ 0x3800
 80020ba:	f04f 41b0 	mov.w	r1, #1476395008	@ 0x58000000
 80020be:	687b      	ldr	r3, [r7, #4]
 80020c0:	4313      	orrs	r3, r2
 80020c2:	608b      	str	r3, [r1, #8]
}
 80020c4:	bf00      	nop
 80020c6:	370c      	adds	r7, #12
 80020c8:	46bd      	mov	sp, r7
 80020ca:	f85d 7b04 	ldr.w	r7, [sp], #4
 80020ce:	4770      	bx	lr

080020d0 <LL_RCC_GetAHBPrescaler>:
  *         @arg @ref LL_RCC_SYSCLK_DIV_128
  *         @arg @ref LL_RCC_SYSCLK_DIV_256
  *         @arg @ref LL_RCC_SYSCLK_DIV_512
  */
__STATIC_INLINE uint32_t LL_RCC_GetAHBPrescaler(void)
{
 80020d0:	b480      	push	{r7}
 80020d2:	af00      	add	r7, sp, #0
  return (uint32_t)(READ_BIT(RCC->CFGR, RCC_CFGR_HPRE));
 80020d4:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 80020d8:	689b      	ldr	r3, [r3, #8]
 80020da:	f003 03f0 	and.w	r3, r3, #240	@ 0xf0
}
 80020de:	4618      	mov	r0, r3
 80020e0:	46bd      	mov	sp, r7
 80020e2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80020e6:	4770      	bx	lr

080020e8 <LL_C2_RCC_GetAHBPrescaler>:
  *         @arg @ref LL_RCC_SYSCLK_DIV_128
  *         @arg @ref LL_RCC_SYSCLK_DIV_256
  *         @arg @ref LL_RCC_SYSCLK_DIV_512
  */
__STATIC_INLINE uint32_t LL_C2_RCC_GetAHBPrescaler(void)
{
 80020e8:	b480      	push	{r7}
 80020ea:	af00      	add	r7, sp, #0
  return (uint32_t)(READ_BIT(RCC->EXTCFGR, RCC_EXTCFGR_C2HPRE));
 80020ec:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 80020f0:	f8d3 3108 	ldr.w	r3, [r3, #264]	@ 0x108
 80020f4:	f003 03f0 	and.w	r3, r3, #240	@ 0xf0
}
 80020f8:	4618      	mov	r0, r3
 80020fa:	46bd      	mov	sp, r7
 80020fc:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002100:	4770      	bx	lr

08002102 <LL_RCC_GetAHB4Prescaler>:
  *         @arg @ref LL_RCC_SYSCLK_DIV_128
  *         @arg @ref LL_RCC_SYSCLK_DIV_256
  *         @arg @ref LL_RCC_SYSCLK_DIV_512
  */
__STATIC_INLINE uint32_t LL_RCC_GetAHB4Prescaler(void)
{
 8002102:	b480      	push	{r7}
 8002104:	af00      	add	r7, sp, #0
  return (uint32_t)(READ_BIT(RCC->EXTCFGR, RCC_EXTCFGR_SHDHPRE) << 4);
 8002106:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 800210a:	f8d3 3108 	ldr.w	r3, [r3, #264]	@ 0x108
 800210e:	011b      	lsls	r3, r3, #4
 8002110:	f003 03f0 	and.w	r3, r3, #240	@ 0xf0
}
 8002114:	4618      	mov	r0, r3
 8002116:	46bd      	mov	sp, r7
 8002118:	f85d 7b04 	ldr.w	r7, [sp], #4
 800211c:	4770      	bx	lr

0800211e <LL_RCC_GetAPB1Prescaler>:
  *         @arg @ref LL_RCC_APB1_DIV_4
  *         @arg @ref LL_RCC_APB1_DIV_8
  *         @arg @ref LL_RCC_APB1_DIV_16
  */
__STATIC_INLINE uint32_t LL_RCC_GetAPB1Prescaler(void)
{
 800211e:	b480      	push	{r7}
 8002120:	af00      	add	r7, sp, #0
  return (uint32_t)(READ_BIT(RCC->CFGR, RCC_CFGR_PPRE1));
 8002122:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 8002126:	689b      	ldr	r3, [r3, #8]
 8002128:	f403 63e0 	and.w	r3, r3, #1792	@ 0x700
}
 800212c:	4618      	mov	r0, r3
 800212e:	46bd      	mov	sp, r7
 8002130:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002134:	4770      	bx	lr

08002136 <LL_RCC_GetAPB2Prescaler>:
  *         @arg @ref LL_RCC_APB2_DIV_4
  *         @arg @ref LL_RCC_APB2_DIV_8
  *         @arg @ref LL_RCC_APB2_DIV_16
  */
__STATIC_INLINE uint32_t LL_RCC_GetAPB2Prescaler(void)
{
 8002136:	b480      	push	{r7}
 8002138:	af00      	add	r7, sp, #0
  return (uint32_t)(READ_BIT(RCC->CFGR, RCC_CFGR_PPRE2));
 800213a:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 800213e:	689b      	ldr	r3, [r3, #8]
 8002140:	f403 5360 	and.w	r3, r3, #14336	@ 0x3800
}
 8002144:	4618      	mov	r0, r3
 8002146:	46bd      	mov	sp, r7
 8002148:	f85d 7b04 	ldr.w	r7, [sp], #4
 800214c:	4770      	bx	lr

0800214e <LL_RCC_PLL_Enable>:
  * @brief  Enable PLL
  * @rmtoll CR           PLLON         LL_RCC_PLL_Enable
  * @retval None
  */
__STATIC_INLINE void LL_RCC_PLL_Enable(void)
{
 800214e:	b480      	push	{r7}
 8002150:	af00      	add	r7, sp, #0
  SET_BIT(RCC->CR, RCC_CR_PLLON);
 8002152:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 8002156:	681b      	ldr	r3, [r3, #0]
 8002158:	f04f 42b0 	mov.w	r2, #1476395008	@ 0x58000000
 800215c:	f043 7380 	orr.w	r3, r3, #16777216	@ 0x1000000
 8002160:	6013      	str	r3, [r2, #0]
}
 8002162:	bf00      	nop
 8002164:	46bd      	mov	sp, r7
 8002166:	f85d 7b04 	ldr.w	r7, [sp], #4
 800216a:	4770      	bx	lr

0800216c <LL_RCC_PLL_Disable>:
  * @note Cannot be disabled if the PLL clock is used as the system clock
  * @rmtoll CR           PLLON         LL_RCC_PLL_Disable
  * @retval None
  */
__STATIC_INLINE void LL_RCC_PLL_Disable(void)
{
 800216c:	b480      	push	{r7}
 800216e:	af00      	add	r7, sp, #0
  CLEAR_BIT(RCC->CR, RCC_CR_PLLON);
 8002170:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 8002174:	681b      	ldr	r3, [r3, #0]
 8002176:	f04f 42b0 	mov.w	r2, #1476395008	@ 0x58000000
 800217a:	f023 7380 	bic.w	r3, r3, #16777216	@ 0x1000000
 800217e:	6013      	str	r3, [r2, #0]
}
 8002180:	bf00      	nop
 8002182:	46bd      	mov	sp, r7
 8002184:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002188:	4770      	bx	lr

0800218a <LL_RCC_PLL_IsReady>:
  * @brief  Check if PLL Ready
  * @rmtoll CR           PLLRDY        LL_RCC_PLL_IsReady
  * @retval State of bit (1 or 0).
  */
__STATIC_INLINE uint32_t LL_RCC_PLL_IsReady(void)
{
 800218a:	b480      	push	{r7}
 800218c:	af00      	add	r7, sp, #0
  return ((READ_BIT(RCC->CR, RCC_CR_PLLRDY) == (RCC_CR_PLLRDY)) ? 1UL : 0UL);
 800218e:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 8002192:	681b      	ldr	r3, [r3, #0]
 8002194:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8002198:	f1b3 7f00 	cmp.w	r3, #33554432	@ 0x2000000
 800219c:	d101      	bne.n	80021a2 <LL_RCC_PLL_IsReady+0x18>
 800219e:	2301      	movs	r3, #1
 80021a0:	e000      	b.n	80021a4 <LL_RCC_PLL_IsReady+0x1a>
 80021a2:	2300      	movs	r3, #0
}
 80021a4:	4618      	mov	r0, r3
 80021a6:	46bd      	mov	sp, r7
 80021a8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80021ac:	4770      	bx	lr

080021ae <LL_RCC_PLL_GetN>:
  * @brief  Get Main PLL multiplication factor for VCO
  * @rmtoll PLLCFGR      PLLN          LL_RCC_PLL_GetN
  * @retval Between 6 and 127
  */
__STATIC_INLINE uint32_t LL_RCC_PLL_GetN(void)
{
 80021ae:	b480      	push	{r7}
 80021b0:	af00      	add	r7, sp, #0
  return (uint32_t)(READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLN) >>  RCC_PLLCFGR_PLLN_Pos);
 80021b2:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 80021b6:	68db      	ldr	r3, [r3, #12]
 80021b8:	0a1b      	lsrs	r3, r3, #8
 80021ba:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
}
 80021be:	4618      	mov	r0, r3
 80021c0:	46bd      	mov	sp, r7
 80021c2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80021c6:	4770      	bx	lr

080021c8 <LL_RCC_PLL_GetR>:
  *         @arg @ref LL_RCC_PLLR_DIV_6
  *         @arg @ref LL_RCC_PLLR_DIV_7
  *         @arg @ref LL_RCC_PLLR_DIV_8
  */
__STATIC_INLINE uint32_t LL_RCC_PLL_GetR(void)
{
 80021c8:	b480      	push	{r7}
 80021ca:	af00      	add	r7, sp, #0
  return (uint32_t)(READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLR));
 80021cc:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 80021d0:	68db      	ldr	r3, [r3, #12]
 80021d2:	f003 4360 	and.w	r3, r3, #3758096384	@ 0xe0000000
}
 80021d6:	4618      	mov	r0, r3
 80021d8:	46bd      	mov	sp, r7
 80021da:	f85d 7b04 	ldr.w	r7, [sp], #4
 80021de:	4770      	bx	lr

080021e0 <LL_RCC_PLL_GetDivider>:
  *         @arg @ref LL_RCC_PLLM_DIV_6
  *         @arg @ref LL_RCC_PLLM_DIV_7
  *         @arg @ref LL_RCC_PLLM_DIV_8
  */
__STATIC_INLINE uint32_t LL_RCC_PLL_GetDivider(void)
{
 80021e0:	b480      	push	{r7}
 80021e2:	af00      	add	r7, sp, #0
  return (uint32_t)(READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLM));
 80021e4:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 80021e8:	68db      	ldr	r3, [r3, #12]
 80021ea:	f003 0370 	and.w	r3, r3, #112	@ 0x70
}
 80021ee:	4618      	mov	r0, r3
 80021f0:	46bd      	mov	sp, r7
 80021f2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80021f6:	4770      	bx	lr

080021f8 <LL_RCC_PLL_GetMainSource>:
  *         @arg @ref LL_RCC_PLLSOURCE_MSI
  *         @arg @ref LL_RCC_PLLSOURCE_HSI
  *         @arg @ref LL_RCC_PLLSOURCE_HSE
  */
__STATIC_INLINE uint32_t LL_RCC_PLL_GetMainSource(void)
{
 80021f8:	b480      	push	{r7}
 80021fa:	af00      	add	r7, sp, #0
  return (uint32_t)(READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLSRC));
 80021fc:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 8002200:	68db      	ldr	r3, [r3, #12]
 8002202:	f003 0303 	and.w	r3, r3, #3
}
 8002206:	4618      	mov	r0, r3
 8002208:	46bd      	mov	sp, r7
 800220a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800220e:	4770      	bx	lr

08002210 <LL_RCC_IsActiveFlag_HPRE>:
  * @brief  Check if HCLK1 prescaler flag value has been applied or not
  * @rmtoll CFGR         HPREF       LL_RCC_IsActiveFlag_HPRE
  * @retval State of bit (1 or 0).
  */
__STATIC_INLINE uint32_t LL_RCC_IsActiveFlag_HPRE(void)
{
 8002210:	b480      	push	{r7}
 8002212:	af00      	add	r7, sp, #0
  return ((READ_BIT(RCC->CFGR, RCC_CFGR_HPREF) == (RCC_CFGR_HPREF)) ? 1UL : 0UL);
 8002214:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 8002218:	689b      	ldr	r3, [r3, #8]
 800221a:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 800221e:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 8002222:	d101      	bne.n	8002228 <LL_RCC_IsActiveFlag_HPRE+0x18>
 8002224:	2301      	movs	r3, #1
 8002226:	e000      	b.n	800222a <LL_RCC_IsActiveFlag_HPRE+0x1a>
 8002228:	2300      	movs	r3, #0
}
 800222a:	4618      	mov	r0, r3
 800222c:	46bd      	mov	sp, r7
 800222e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002232:	4770      	bx	lr

08002234 <LL_RCC_IsActiveFlag_C2HPRE>:
  * @brief  Check if HCLK2 prescaler flag value has been applied or not
  * @rmtoll EXTCFGR         C2HPREF       LL_RCC_IsActiveFlag_C2HPRE
  * @retval State of bit (1 or 0).
  */
__STATIC_INLINE uint32_t LL_RCC_IsActiveFlag_C2HPRE(void)
{
 8002234:	b480      	push	{r7}
 8002236:	af00      	add	r7, sp, #0
  return ((READ_BIT(RCC->EXTCFGR, RCC_EXTCFGR_C2HPREF) == (RCC_EXTCFGR_C2HPREF)) ? 1UL : 0UL);
 8002238:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 800223c:	f8d3 3108 	ldr.w	r3, [r3, #264]	@ 0x108
 8002240:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8002244:	f5b3 3f00 	cmp.w	r3, #131072	@ 0x20000
 8002248:	d101      	bne.n	800224e <LL_RCC_IsActiveFlag_C2HPRE+0x1a>
 800224a:	2301      	movs	r3, #1
 800224c:	e000      	b.n	8002250 <LL_RCC_IsActiveFlag_C2HPRE+0x1c>
 800224e:	2300      	movs	r3, #0
}
 8002250:	4618      	mov	r0, r3
 8002252:	46bd      	mov	sp, r7
 8002254:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002258:	4770      	bx	lr

0800225a <LL_RCC_IsActiveFlag_SHDHPRE>:
  * @brief  Check if HCLK4 prescaler flag value has been applied or not
  * @rmtoll EXTCFGR         SHDHPREF       LL_RCC_IsActiveFlag_SHDHPRE
  * @retval State of bit (1 or 0).
  */
__STATIC_INLINE uint32_t LL_RCC_IsActiveFlag_SHDHPRE(void)
{
 800225a:	b480      	push	{r7}
 800225c:	af00      	add	r7, sp, #0
  return ((READ_BIT(RCC->EXTCFGR, RCC_EXTCFGR_SHDHPREF) == (RCC_EXTCFGR_SHDHPREF)) ? 1UL : 0UL);
 800225e:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 8002262:	f8d3 3108 	ldr.w	r3, [r3, #264]	@ 0x108
 8002266:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 800226a:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 800226e:	d101      	bne.n	8002274 <LL_RCC_IsActiveFlag_SHDHPRE+0x1a>
 8002270:	2301      	movs	r3, #1
 8002272:	e000      	b.n	8002276 <LL_RCC_IsActiveFlag_SHDHPRE+0x1c>
 8002274:	2300      	movs	r3, #0
}
 8002276:	4618      	mov	r0, r3
 8002278:	46bd      	mov	sp, r7
 800227a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800227e:	4770      	bx	lr

08002280 <LL_RCC_IsActiveFlag_PPRE1>:
  * @brief  Check if PLCK1 prescaler flag value has been applied or not
  * @rmtoll CFGR         PPRE1F       LL_RCC_IsActiveFlag_PPRE1
  * @retval State of bit (1 or 0).
  */
__STATIC_INLINE uint32_t LL_RCC_IsActiveFlag_PPRE1(void)
{
 8002280:	b480      	push	{r7}
 8002282:	af00      	add	r7, sp, #0
  return ((READ_BIT(RCC->CFGR, RCC_CFGR_PPRE1F) == (RCC_CFGR_PPRE1F)) ? 1UL : 0UL);
 8002284:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 8002288:	689b      	ldr	r3, [r3, #8]
 800228a:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 800228e:	f5b3 3f00 	cmp.w	r3, #131072	@ 0x20000
 8002292:	d101      	bne.n	8002298 <LL_RCC_IsActiveFlag_PPRE1+0x18>
 8002294:	2301      	movs	r3, #1
 8002296:	e000      	b.n	800229a <LL_RCC_IsActiveFlag_PPRE1+0x1a>
 8002298:	2300      	movs	r3, #0
}
 800229a:	4618      	mov	r0, r3
 800229c:	46bd      	mov	sp, r7
 800229e:	f85d 7b04 	ldr.w	r7, [sp], #4
 80022a2:	4770      	bx	lr

080022a4 <LL_RCC_IsActiveFlag_PPRE2>:
  * @brief  Check if PLCK2 prescaler flag value has been applied or not
  * @rmtoll CFGR         PPRE2F       LL_RCC_IsActiveFlag_PPRE2
  * @retval State of bit (1 or 0).
  */
__STATIC_INLINE uint32_t LL_RCC_IsActiveFlag_PPRE2(void)
{
 80022a4:	b480      	push	{r7}
 80022a6:	af00      	add	r7, sp, #0
  return ((READ_BIT(RCC->CFGR, RCC_CFGR_PPRE2F) == (RCC_CFGR_PPRE2F)) ? 1UL : 0UL);
 80022a8:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 80022ac:	689b      	ldr	r3, [r3, #8]
 80022ae:	f403 2380 	and.w	r3, r3, #262144	@ 0x40000
 80022b2:	f5b3 2f80 	cmp.w	r3, #262144	@ 0x40000
 80022b6:	d101      	bne.n	80022bc <LL_RCC_IsActiveFlag_PPRE2+0x18>
 80022b8:	2301      	movs	r3, #1
 80022ba:	e000      	b.n	80022be <LL_RCC_IsActiveFlag_PPRE2+0x1a>
 80022bc:	2300      	movs	r3, #0
}
 80022be:	4618      	mov	r0, r3
 80022c0:	46bd      	mov	sp, r7
 80022c2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80022c6:	4770      	bx	lr

080022c8 <HAL_RCC_OscConfig>:
  * @note   The PLL is not disabled when used as system clock.
  * @note   The PLL source is not updated when used as PLLSAI1 clock source.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 80022c8:	b590      	push	{r4, r7, lr}
 80022ca:	b08d      	sub	sp, #52	@ 0x34
 80022cc:	af00      	add	r7, sp, #0
 80022ce:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;

  /* Check Null pointer */
  if (RCC_OscInitStruct == NULL)
 80022d0:	687b      	ldr	r3, [r7, #4]
 80022d2:	2b00      	cmp	r3, #0
 80022d4:	d101      	bne.n	80022da <HAL_RCC_OscConfig+0x12>
  {
    return HAL_ERROR;
 80022d6:	2301      	movs	r3, #1
 80022d8:	e363      	b.n	80029a2 <HAL_RCC_OscConfig+0x6da>

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));

  /*----------------------------- MSI Configuration --------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_MSI) == RCC_OSCILLATORTYPE_MSI)
 80022da:	687b      	ldr	r3, [r7, #4]
 80022dc:	681b      	ldr	r3, [r3, #0]
 80022de:	f003 0320 	and.w	r3, r3, #32
 80022e2:	2b00      	cmp	r3, #0
 80022e4:	f000 808d 	beq.w	8002402 <HAL_RCC_OscConfig+0x13a>
    assert_param(IS_RCC_MSI(RCC_OscInitStruct->MSIState));
    assert_param(IS_RCC_MSICALIBRATION_VALUE(RCC_OscInitStruct->MSICalibrationValue));
    assert_param(IS_RCC_MSI_CLOCK_RANGE(RCC_OscInitStruct->MSIClockRange));

    /* When the MSI is used as system clock it will not be disabled */
    const uint32_t temp_sysclksrc = __HAL_RCC_GET_SYSCLK_SOURCE();
 80022e8:	f7ff fe7d 	bl	8001fe6 <LL_RCC_GetSysClkSource>
 80022ec:	62f8      	str	r0, [r7, #44]	@ 0x2c
    const uint32_t temp_plloscsrc = __HAL_RCC_GET_PLL_OSCSOURCE();
 80022ee:	f7ff ff83 	bl	80021f8 <LL_RCC_PLL_GetMainSource>
 80022f2:	62b8      	str	r0, [r7, #40]	@ 0x28
    if ((temp_sysclksrc == RCC_SYSCLKSOURCE_STATUS_MSI) ||
 80022f4:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 80022f6:	2b00      	cmp	r3, #0
 80022f8:	d005      	beq.n	8002306 <HAL_RCC_OscConfig+0x3e>
 80022fa:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 80022fc:	2b0c      	cmp	r3, #12
 80022fe:	d147      	bne.n	8002390 <HAL_RCC_OscConfig+0xc8>
        ((temp_sysclksrc == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (temp_plloscsrc == RCC_PLLSOURCE_MSI)))
 8002300:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8002302:	2b01      	cmp	r3, #1
 8002304:	d144      	bne.n	8002390 <HAL_RCC_OscConfig+0xc8>
    {
      if (RCC_OscInitStruct->MSIState == RCC_MSI_OFF)
 8002306:	687b      	ldr	r3, [r7, #4]
 8002308:	69db      	ldr	r3, [r3, #28]
 800230a:	2b00      	cmp	r3, #0
 800230c:	d101      	bne.n	8002312 <HAL_RCC_OscConfig+0x4a>
      {
        return HAL_ERROR;
 800230e:	2301      	movs	r3, #1
 8002310:	e347      	b.n	80029a2 <HAL_RCC_OscConfig+0x6da>
      else
      {
        /* To correctly read data from FLASH memory, the number of wait states (LATENCY)
           must be correctly programmed according to the frequency of the AHB4 clock
           and the supply voltage of the device. */
        if (RCC_OscInitStruct->MSIClockRange > __HAL_RCC_GET_MSI_RANGE())
 8002312:	687b      	ldr	r3, [r7, #4]
 8002314:	6a5c      	ldr	r4, [r3, #36]	@ 0x24
 8002316:	f7ff fe28 	bl	8001f6a <LL_RCC_MSI_GetRange>
 800231a:	4603      	mov	r3, r0
 800231c:	429c      	cmp	r4, r3
 800231e:	d914      	bls.n	800234a <HAL_RCC_OscConfig+0x82>
        {
          /* First increase number of wait states update if necessary */
          if (RCC_SetFlashLatencyFromMSIRange(RCC_OscInitStruct->MSIClockRange) != HAL_OK)
 8002320:	687b      	ldr	r3, [r7, #4]
 8002322:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8002324:	4618      	mov	r0, r3
 8002326:	f000 fd61 	bl	8002dec <RCC_SetFlashLatencyFromMSIRange>
 800232a:	4603      	mov	r3, r0
 800232c:	2b00      	cmp	r3, #0
 800232e:	d001      	beq.n	8002334 <HAL_RCC_OscConfig+0x6c>
          {
            return HAL_ERROR;
 8002330:	2301      	movs	r3, #1
 8002332:	e336      	b.n	80029a2 <HAL_RCC_OscConfig+0x6da>
          }

          /* Selects the Multiple Speed oscillator (MSI) clock range .*/
          __HAL_RCC_MSI_RANGE_CONFIG(RCC_OscInitStruct->MSIClockRange);
 8002334:	687b      	ldr	r3, [r7, #4]
 8002336:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8002338:	4618      	mov	r0, r3
 800233a:	f7ff fe02 	bl	8001f42 <LL_RCC_MSI_SetRange>
          /* Adjusts the Multiple Speed oscillator (MSI) calibration value.*/
          __HAL_RCC_MSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->MSICalibrationValue);
 800233e:	687b      	ldr	r3, [r7, #4]
 8002340:	6a1b      	ldr	r3, [r3, #32]
 8002342:	4618      	mov	r0, r3
 8002344:	f7ff fe26 	bl	8001f94 <LL_RCC_MSI_SetCalibTrimming>
 8002348:	e013      	b.n	8002372 <HAL_RCC_OscConfig+0xaa>
        }
        else
        {
          /* Else, keep current flash latency while decreasing applies */
          /* Selects the Multiple Speed oscillator (MSI) clock range .*/
          __HAL_RCC_MSI_RANGE_CONFIG(RCC_OscInitStruct->MSIClockRange);
 800234a:	687b      	ldr	r3, [r7, #4]
 800234c:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800234e:	4618      	mov	r0, r3
 8002350:	f7ff fdf7 	bl	8001f42 <LL_RCC_MSI_SetRange>
          /* Adjusts the Multiple Speed oscillator (MSI) calibration value.*/
          __HAL_RCC_MSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->MSICalibrationValue);
 8002354:	687b      	ldr	r3, [r7, #4]
 8002356:	6a1b      	ldr	r3, [r3, #32]
 8002358:	4618      	mov	r0, r3
 800235a:	f7ff fe1b 	bl	8001f94 <LL_RCC_MSI_SetCalibTrimming>

          /* Decrease number of wait states update if necessary */
          if (RCC_SetFlashLatencyFromMSIRange(RCC_OscInitStruct->MSIClockRange) != HAL_OK)
 800235e:	687b      	ldr	r3, [r7, #4]
 8002360:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8002362:	4618      	mov	r0, r3
 8002364:	f000 fd42 	bl	8002dec <RCC_SetFlashLatencyFromMSIRange>
 8002368:	4603      	mov	r3, r0
 800236a:	2b00      	cmp	r3, #0
 800236c:	d001      	beq.n	8002372 <HAL_RCC_OscConfig+0xaa>
          {
            return HAL_ERROR;
 800236e:	2301      	movs	r3, #1
 8002370:	e317      	b.n	80029a2 <HAL_RCC_OscConfig+0x6da>
          }
        }

        /* Update the SystemCoreClock global variable */
        SystemCoreClock = HAL_RCC_GetHCLKFreq();
 8002372:	f000 fcc9 	bl	8002d08 <HAL_RCC_GetHCLKFreq>
 8002376:	4603      	mov	r3, r0
 8002378:	4aa4      	ldr	r2, [pc, #656]	@ (800260c <HAL_RCC_OscConfig+0x344>)
 800237a:	6013      	str	r3, [r2, #0]

        if (HAL_InitTick(uwTickPrio) != HAL_OK)
 800237c:	4ba4      	ldr	r3, [pc, #656]	@ (8002610 <HAL_RCC_OscConfig+0x348>)
 800237e:	681b      	ldr	r3, [r3, #0]
 8002380:	4618      	mov	r0, r3
 8002382:	f7fe fe43 	bl	800100c <HAL_InitTick>
 8002386:	4603      	mov	r3, r0
 8002388:	2b00      	cmp	r3, #0
 800238a:	d039      	beq.n	8002400 <HAL_RCC_OscConfig+0x138>
        {
          return HAL_ERROR;
 800238c:	2301      	movs	r3, #1
 800238e:	e308      	b.n	80029a2 <HAL_RCC_OscConfig+0x6da>
      }
    }
    else
    {
      /* Check the MSI State */
      if (RCC_OscInitStruct->MSIState != RCC_MSI_OFF)
 8002390:	687b      	ldr	r3, [r7, #4]
 8002392:	69db      	ldr	r3, [r3, #28]
 8002394:	2b00      	cmp	r3, #0
 8002396:	d01e      	beq.n	80023d6 <HAL_RCC_OscConfig+0x10e>
      {
        /* Enable the Internal High Speed oscillator (MSI). */
        __HAL_RCC_MSI_ENABLE();
 8002398:	f7ff fda4 	bl	8001ee4 <LL_RCC_MSI_Enable>

        /* Get timeout */
        tickstart = HAL_GetTick();
 800239c:	f7ff f87c 	bl	8001498 <HAL_GetTick>
 80023a0:	6278      	str	r0, [r7, #36]	@ 0x24

        /* Wait till MSI is ready */
        while (LL_RCC_MSI_IsReady() == 0U)
 80023a2:	e008      	b.n	80023b6 <HAL_RCC_OscConfig+0xee>
        {
          if ((HAL_GetTick() - tickstart) > MSI_TIMEOUT_VALUE)
 80023a4:	f7ff f878 	bl	8001498 <HAL_GetTick>
 80023a8:	4602      	mov	r2, r0
 80023aa:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80023ac:	1ad3      	subs	r3, r2, r3
 80023ae:	2b02      	cmp	r3, #2
 80023b0:	d901      	bls.n	80023b6 <HAL_RCC_OscConfig+0xee>
          {
            return HAL_TIMEOUT;
 80023b2:	2303      	movs	r3, #3
 80023b4:	e2f5      	b.n	80029a2 <HAL_RCC_OscConfig+0x6da>
        while (LL_RCC_MSI_IsReady() == 0U)
 80023b6:	f7ff fdb3 	bl	8001f20 <LL_RCC_MSI_IsReady>
 80023ba:	4603      	mov	r3, r0
 80023bc:	2b00      	cmp	r3, #0
 80023be:	d0f1      	beq.n	80023a4 <HAL_RCC_OscConfig+0xdc>
          }
        }

        /* Selects the Multiple Speed oscillator (MSI) clock range .*/
        __HAL_RCC_MSI_RANGE_CONFIG(RCC_OscInitStruct->MSIClockRange);
 80023c0:	687b      	ldr	r3, [r7, #4]
 80023c2:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80023c4:	4618      	mov	r0, r3
 80023c6:	f7ff fdbc 	bl	8001f42 <LL_RCC_MSI_SetRange>
        /* Adjusts the Multiple Speed oscillator (MSI) calibration value.*/
        __HAL_RCC_MSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->MSICalibrationValue);
 80023ca:	687b      	ldr	r3, [r7, #4]
 80023cc:	6a1b      	ldr	r3, [r3, #32]
 80023ce:	4618      	mov	r0, r3
 80023d0:	f7ff fde0 	bl	8001f94 <LL_RCC_MSI_SetCalibTrimming>
 80023d4:	e015      	b.n	8002402 <HAL_RCC_OscConfig+0x13a>

      }
      else
      {
        /* Disable the Internal High Speed oscillator (MSI). */
        __HAL_RCC_MSI_DISABLE();
 80023d6:	f7ff fd94 	bl	8001f02 <LL_RCC_MSI_Disable>

        /* Get timeout */
        tickstart = HAL_GetTick();
 80023da:	f7ff f85d 	bl	8001498 <HAL_GetTick>
 80023de:	6278      	str	r0, [r7, #36]	@ 0x24

        /* Wait till MSI is disabled */
        while (LL_RCC_MSI_IsReady() != 0U)
 80023e0:	e008      	b.n	80023f4 <HAL_RCC_OscConfig+0x12c>
        {
          if ((HAL_GetTick() - tickstart) > MSI_TIMEOUT_VALUE)
 80023e2:	f7ff f859 	bl	8001498 <HAL_GetTick>
 80023e6:	4602      	mov	r2, r0
 80023e8:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80023ea:	1ad3      	subs	r3, r2, r3
 80023ec:	2b02      	cmp	r3, #2
 80023ee:	d901      	bls.n	80023f4 <HAL_RCC_OscConfig+0x12c>
          {
            return HAL_TIMEOUT;
 80023f0:	2303      	movs	r3, #3
 80023f2:	e2d6      	b.n	80029a2 <HAL_RCC_OscConfig+0x6da>
        while (LL_RCC_MSI_IsReady() != 0U)
 80023f4:	f7ff fd94 	bl	8001f20 <LL_RCC_MSI_IsReady>
 80023f8:	4603      	mov	r3, r0
 80023fa:	2b00      	cmp	r3, #0
 80023fc:	d1f1      	bne.n	80023e2 <HAL_RCC_OscConfig+0x11a>
 80023fe:	e000      	b.n	8002402 <HAL_RCC_OscConfig+0x13a>
      if (RCC_OscInitStruct->MSIState == RCC_MSI_OFF)
 8002400:	bf00      	nop
      }
    }
  }

  /*------------------------------- HSE Configuration ------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 8002402:	687b      	ldr	r3, [r7, #4]
 8002404:	681b      	ldr	r3, [r3, #0]
 8002406:	f003 0301 	and.w	r3, r3, #1
 800240a:	2b00      	cmp	r3, #0
 800240c:	d047      	beq.n	800249e <HAL_RCC_OscConfig+0x1d6>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));

    /* When the HSE is used as system clock or clock source for PLL in these cases it is not allowed to be disabled */
    const uint32_t temp_sysclksrc = __HAL_RCC_GET_SYSCLK_SOURCE();
 800240e:	f7ff fdea 	bl	8001fe6 <LL_RCC_GetSysClkSource>
 8002412:	6238      	str	r0, [r7, #32]
    const uint32_t temp_plloscsrc = __HAL_RCC_GET_PLL_OSCSOURCE();
 8002414:	f7ff fef0 	bl	80021f8 <LL_RCC_PLL_GetMainSource>
 8002418:	61f8      	str	r0, [r7, #28]
    if ((temp_sysclksrc == RCC_SYSCLKSOURCE_STATUS_HSE) ||
 800241a:	6a3b      	ldr	r3, [r7, #32]
 800241c:	2b08      	cmp	r3, #8
 800241e:	d005      	beq.n	800242c <HAL_RCC_OscConfig+0x164>
 8002420:	6a3b      	ldr	r3, [r7, #32]
 8002422:	2b0c      	cmp	r3, #12
 8002424:	d108      	bne.n	8002438 <HAL_RCC_OscConfig+0x170>
        ((temp_sysclksrc == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (temp_plloscsrc == RCC_PLLSOURCE_HSE)))
 8002426:	69fb      	ldr	r3, [r7, #28]
 8002428:	2b03      	cmp	r3, #3
 800242a:	d105      	bne.n	8002438 <HAL_RCC_OscConfig+0x170>
    {
      if (RCC_OscInitStruct->HSEState == RCC_HSE_OFF)
 800242c:	687b      	ldr	r3, [r7, #4]
 800242e:	685b      	ldr	r3, [r3, #4]
 8002430:	2b00      	cmp	r3, #0
 8002432:	d134      	bne.n	800249e <HAL_RCC_OscConfig+0x1d6>
      {
        return HAL_ERROR;
 8002434:	2301      	movs	r3, #1
 8002436:	e2b4      	b.n	80029a2 <HAL_RCC_OscConfig+0x6da>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 8002438:	687b      	ldr	r3, [r7, #4]
 800243a:	685b      	ldr	r3, [r3, #4]
 800243c:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 8002440:	d102      	bne.n	8002448 <HAL_RCC_OscConfig+0x180>
 8002442:	f7ff fbd1 	bl	8001be8 <LL_RCC_HSE_Enable>
 8002446:	e001      	b.n	800244c <HAL_RCC_OscConfig+0x184>
 8002448:	f7ff fbdd 	bl	8001c06 <LL_RCC_HSE_Disable>

      /* Check the HSE State */
      if (RCC_OscInitStruct->HSEState != RCC_HSE_OFF)
 800244c:	687b      	ldr	r3, [r7, #4]
 800244e:	685b      	ldr	r3, [r3, #4]
 8002450:	2b00      	cmp	r3, #0
 8002452:	d012      	beq.n	800247a <HAL_RCC_OscConfig+0x1b2>
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8002454:	f7ff f820 	bl	8001498 <HAL_GetTick>
 8002458:	6278      	str	r0, [r7, #36]	@ 0x24

        /* Wait till HSE is ready */
        while (LL_RCC_HSE_IsReady() == 0U)
 800245a:	e008      	b.n	800246e <HAL_RCC_OscConfig+0x1a6>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 800245c:	f7ff f81c 	bl	8001498 <HAL_GetTick>
 8002460:	4602      	mov	r2, r0
 8002462:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8002464:	1ad3      	subs	r3, r2, r3
 8002466:	2b64      	cmp	r3, #100	@ 0x64
 8002468:	d901      	bls.n	800246e <HAL_RCC_OscConfig+0x1a6>
          {
            return HAL_TIMEOUT;
 800246a:	2303      	movs	r3, #3
 800246c:	e299      	b.n	80029a2 <HAL_RCC_OscConfig+0x6da>
        while (LL_RCC_HSE_IsReady() == 0U)
 800246e:	f7ff fbd9 	bl	8001c24 <LL_RCC_HSE_IsReady>
 8002472:	4603      	mov	r3, r0
 8002474:	2b00      	cmp	r3, #0
 8002476:	d0f1      	beq.n	800245c <HAL_RCC_OscConfig+0x194>
 8002478:	e011      	b.n	800249e <HAL_RCC_OscConfig+0x1d6>
        }
      }
      else
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 800247a:	f7ff f80d 	bl	8001498 <HAL_GetTick>
 800247e:	6278      	str	r0, [r7, #36]	@ 0x24

        /* Wait till HSE is disabled */
        while (LL_RCC_HSE_IsReady() != 0U)
 8002480:	e008      	b.n	8002494 <HAL_RCC_OscConfig+0x1cc>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 8002482:	f7ff f809 	bl	8001498 <HAL_GetTick>
 8002486:	4602      	mov	r2, r0
 8002488:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800248a:	1ad3      	subs	r3, r2, r3
 800248c:	2b64      	cmp	r3, #100	@ 0x64
 800248e:	d901      	bls.n	8002494 <HAL_RCC_OscConfig+0x1cc>
          {
            return HAL_TIMEOUT;
 8002490:	2303      	movs	r3, #3
 8002492:	e286      	b.n	80029a2 <HAL_RCC_OscConfig+0x6da>
        while (LL_RCC_HSE_IsReady() != 0U)
 8002494:	f7ff fbc6 	bl	8001c24 <LL_RCC_HSE_IsReady>
 8002498:	4603      	mov	r3, r0
 800249a:	2b00      	cmp	r3, #0
 800249c:	d1f1      	bne.n	8002482 <HAL_RCC_OscConfig+0x1ba>
      }
    }
  }

  /*----------------------------- HSI Configuration --------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 800249e:	687b      	ldr	r3, [r7, #4]
 80024a0:	681b      	ldr	r3, [r3, #0]
 80024a2:	f003 0302 	and.w	r3, r3, #2
 80024a6:	2b00      	cmp	r3, #0
 80024a8:	d04c      	beq.n	8002544 <HAL_RCC_OscConfig+0x27c>
    /* Check the parameters */
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_HSI_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));

    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */
    const uint32_t temp_sysclksrc = __HAL_RCC_GET_SYSCLK_SOURCE();
 80024aa:	f7ff fd9c 	bl	8001fe6 <LL_RCC_GetSysClkSource>
 80024ae:	61b8      	str	r0, [r7, #24]
    const uint32_t temp_plloscsrc = __HAL_RCC_GET_PLL_OSCSOURCE();
 80024b0:	f7ff fea2 	bl	80021f8 <LL_RCC_PLL_GetMainSource>
 80024b4:	6178      	str	r0, [r7, #20]
    if ((temp_sysclksrc == RCC_SYSCLKSOURCE_STATUS_HSI) ||
 80024b6:	69bb      	ldr	r3, [r7, #24]
 80024b8:	2b04      	cmp	r3, #4
 80024ba:	d005      	beq.n	80024c8 <HAL_RCC_OscConfig+0x200>
 80024bc:	69bb      	ldr	r3, [r7, #24]
 80024be:	2b0c      	cmp	r3, #12
 80024c0:	d10e      	bne.n	80024e0 <HAL_RCC_OscConfig+0x218>
        ((temp_sysclksrc == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (temp_plloscsrc == RCC_PLLSOURCE_HSI)))
 80024c2:	697b      	ldr	r3, [r7, #20]
 80024c4:	2b02      	cmp	r3, #2
 80024c6:	d10b      	bne.n	80024e0 <HAL_RCC_OscConfig+0x218>
    {
      /* When HSI is used as system clock it will not be disabled */
      if (RCC_OscInitStruct->HSIState == RCC_HSI_OFF)
 80024c8:	687b      	ldr	r3, [r7, #4]
 80024ca:	68db      	ldr	r3, [r3, #12]
 80024cc:	2b00      	cmp	r3, #0
 80024ce:	d101      	bne.n	80024d4 <HAL_RCC_OscConfig+0x20c>
      {
        return HAL_ERROR;
 80024d0:	2301      	movs	r3, #1
 80024d2:	e266      	b.n	80029a2 <HAL_RCC_OscConfig+0x6da>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 80024d4:	687b      	ldr	r3, [r7, #4]
 80024d6:	691b      	ldr	r3, [r3, #16]
 80024d8:	4618      	mov	r0, r3
 80024da:	f7ff fbe5 	bl	8001ca8 <LL_RCC_HSI_SetCalibTrimming>
      if (RCC_OscInitStruct->HSIState == RCC_HSI_OFF)
 80024de:	e031      	b.n	8002544 <HAL_RCC_OscConfig+0x27c>
      }
    }
    else
    {
      /* Check the HSI State */
      if (RCC_OscInitStruct->HSIState != RCC_HSI_OFF)
 80024e0:	687b      	ldr	r3, [r7, #4]
 80024e2:	68db      	ldr	r3, [r3, #12]
 80024e4:	2b00      	cmp	r3, #0
 80024e6:	d019      	beq.n	800251c <HAL_RCC_OscConfig+0x254>
      {
        /* Enable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_ENABLE();
 80024e8:	f7ff fbae 	bl	8001c48 <LL_RCC_HSI_Enable>

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 80024ec:	f7fe ffd4 	bl	8001498 <HAL_GetTick>
 80024f0:	6278      	str	r0, [r7, #36]	@ 0x24

        /* Wait till HSI is ready */
        while (LL_RCC_HSI_IsReady() == 0U)
 80024f2:	e008      	b.n	8002506 <HAL_RCC_OscConfig+0x23e>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 80024f4:	f7fe ffd0 	bl	8001498 <HAL_GetTick>
 80024f8:	4602      	mov	r2, r0
 80024fa:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80024fc:	1ad3      	subs	r3, r2, r3
 80024fe:	2b02      	cmp	r3, #2
 8002500:	d901      	bls.n	8002506 <HAL_RCC_OscConfig+0x23e>
          {
            return HAL_TIMEOUT;
 8002502:	2303      	movs	r3, #3
 8002504:	e24d      	b.n	80029a2 <HAL_RCC_OscConfig+0x6da>
        while (LL_RCC_HSI_IsReady() == 0U)
 8002506:	f7ff fbbd 	bl	8001c84 <LL_RCC_HSI_IsReady>
 800250a:	4603      	mov	r3, r0
 800250c:	2b00      	cmp	r3, #0
 800250e:	d0f1      	beq.n	80024f4 <HAL_RCC_OscConfig+0x22c>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8002510:	687b      	ldr	r3, [r7, #4]
 8002512:	691b      	ldr	r3, [r3, #16]
 8002514:	4618      	mov	r0, r3
 8002516:	f7ff fbc7 	bl	8001ca8 <LL_RCC_HSI_SetCalibTrimming>
 800251a:	e013      	b.n	8002544 <HAL_RCC_OscConfig+0x27c>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 800251c:	f7ff fba3 	bl	8001c66 <LL_RCC_HSI_Disable>

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8002520:	f7fe ffba 	bl	8001498 <HAL_GetTick>
 8002524:	6278      	str	r0, [r7, #36]	@ 0x24

        /* Wait till HSI is disabled */
        while (LL_RCC_HSI_IsReady() != 0U)
 8002526:	e008      	b.n	800253a <HAL_RCC_OscConfig+0x272>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 8002528:	f7fe ffb6 	bl	8001498 <HAL_GetTick>
 800252c:	4602      	mov	r2, r0
 800252e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8002530:	1ad3      	subs	r3, r2, r3
 8002532:	2b02      	cmp	r3, #2
 8002534:	d901      	bls.n	800253a <HAL_RCC_OscConfig+0x272>
          {
            return HAL_TIMEOUT;
 8002536:	2303      	movs	r3, #3
 8002538:	e233      	b.n	80029a2 <HAL_RCC_OscConfig+0x6da>
        while (LL_RCC_HSI_IsReady() != 0U)
 800253a:	f7ff fba3 	bl	8001c84 <LL_RCC_HSI_IsReady>
 800253e:	4603      	mov	r3, r0
 8002540:	2b00      	cmp	r3, #0
 8002542:	d1f1      	bne.n	8002528 <HAL_RCC_OscConfig+0x260>
      }
    }
  }
  /*------------------------------ LSI Configuration (LSI1 or LSI2) -------------------------*/

  if ((((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI1) == RCC_OSCILLATORTYPE_LSI1) || \
 8002544:	687b      	ldr	r3, [r7, #4]
 8002546:	681b      	ldr	r3, [r3, #0]
 8002548:	f003 0308 	and.w	r3, r3, #8
 800254c:	2b00      	cmp	r3, #0
 800254e:	d106      	bne.n	800255e <HAL_RCC_OscConfig+0x296>
      (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI2) == RCC_OSCILLATORTYPE_LSI2))
 8002550:	687b      	ldr	r3, [r7, #4]
 8002552:	681b      	ldr	r3, [r3, #0]
 8002554:	f003 0310 	and.w	r3, r3, #16
  if ((((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI1) == RCC_OSCILLATORTYPE_LSI1) || \
 8002558:	2b00      	cmp	r3, #0
 800255a:	f000 80a3 	beq.w	80026a4 <HAL_RCC_OscConfig+0x3dc>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check the LSI State */
    if (RCC_OscInitStruct->LSIState != RCC_LSI_OFF)
 800255e:	687b      	ldr	r3, [r7, #4]
 8002560:	695b      	ldr	r3, [r3, #20]
 8002562:	2b00      	cmp	r3, #0
 8002564:	d076      	beq.n	8002654 <HAL_RCC_OscConfig+0x38c>
    {
      /*------------------------------ LSI2 selected by default (when Switch ON) -------------------------*/
      if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI2) == RCC_OSCILLATORTYPE_LSI2)
 8002566:	687b      	ldr	r3, [r7, #4]
 8002568:	681b      	ldr	r3, [r3, #0]
 800256a:	f003 0310 	and.w	r3, r3, #16
 800256e:	2b00      	cmp	r3, #0
 8002570:	d046      	beq.n	8002600 <HAL_RCC_OscConfig+0x338>
      {
        assert_param(IS_RCC_LSI2_CALIBRATION_VALUE(RCC_OscInitStruct->LSI2CalibrationValue));

        /* 1. Check LSI1 state and enable if required */
        if (LL_RCC_LSI1_IsReady() == 0U)
 8002572:	f7ff fc5a 	bl	8001e2a <LL_RCC_LSI1_IsReady>
 8002576:	4603      	mov	r3, r0
 8002578:	2b00      	cmp	r3, #0
 800257a:	d113      	bne.n	80025a4 <HAL_RCC_OscConfig+0x2dc>
        {
          /* This is required to enable LSI1 before enabling LSI2 */
          __HAL_RCC_LSI1_ENABLE();
 800257c:	f7ff fc33 	bl	8001de6 <LL_RCC_LSI1_Enable>

          /* Get Start Tick*/
          tickstart = HAL_GetTick();
 8002580:	f7fe ff8a 	bl	8001498 <HAL_GetTick>
 8002584:	6278      	str	r0, [r7, #36]	@ 0x24

          /* Wait till LSI1 is ready */
          while (LL_RCC_LSI1_IsReady() == 0U)
 8002586:	e008      	b.n	800259a <HAL_RCC_OscConfig+0x2d2>
          {
            if ((HAL_GetTick() - tickstart) > LSI1_TIMEOUT_VALUE)
 8002588:	f7fe ff86 	bl	8001498 <HAL_GetTick>
 800258c:	4602      	mov	r2, r0
 800258e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8002590:	1ad3      	subs	r3, r2, r3
 8002592:	2b02      	cmp	r3, #2
 8002594:	d901      	bls.n	800259a <HAL_RCC_OscConfig+0x2d2>
            {
              return HAL_TIMEOUT;
 8002596:	2303      	movs	r3, #3
 8002598:	e203      	b.n	80029a2 <HAL_RCC_OscConfig+0x6da>
          while (LL_RCC_LSI1_IsReady() == 0U)
 800259a:	f7ff fc46 	bl	8001e2a <LL_RCC_LSI1_IsReady>
 800259e:	4603      	mov	r3, r0
 80025a0:	2b00      	cmp	r3, #0
 80025a2:	d0f1      	beq.n	8002588 <HAL_RCC_OscConfig+0x2c0>
            }
          }
        }

        /* 2. Enable the Internal Low Speed oscillator (LSI2) and set trimming value */
        __HAL_RCC_LSI2_ENABLE();
 80025a4:	f7ff fc53 	bl	8001e4e <LL_RCC_LSI2_Enable>

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 80025a8:	f7fe ff76 	bl	8001498 <HAL_GetTick>
 80025ac:	6278      	str	r0, [r7, #36]	@ 0x24

        /* Wait till LSI2 is ready */
        while (LL_RCC_LSI2_IsReady() == 0U)
 80025ae:	e008      	b.n	80025c2 <HAL_RCC_OscConfig+0x2fa>
        {
          if ((HAL_GetTick() - tickstart) > LSI2_TIMEOUT_VALUE)
 80025b0:	f7fe ff72 	bl	8001498 <HAL_GetTick>
 80025b4:	4602      	mov	r2, r0
 80025b6:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80025b8:	1ad3      	subs	r3, r2, r3
 80025ba:	2b03      	cmp	r3, #3
 80025bc:	d901      	bls.n	80025c2 <HAL_RCC_OscConfig+0x2fa>
          {
            return HAL_TIMEOUT;
 80025be:	2303      	movs	r3, #3
 80025c0:	e1ef      	b.n	80029a2 <HAL_RCC_OscConfig+0x6da>
        while (LL_RCC_LSI2_IsReady() == 0U)
 80025c2:	f7ff fc66 	bl	8001e92 <LL_RCC_LSI2_IsReady>
 80025c6:	4603      	mov	r3, r0
 80025c8:	2b00      	cmp	r3, #0
 80025ca:	d0f1      	beq.n	80025b0 <HAL_RCC_OscConfig+0x2e8>
          }
        }
        /* Adjusts the Internal Low Spee oscillator (LSI2) calibration value */
        __HAL_RCC_LSI2_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->LSI2CalibrationValue);
 80025cc:	687b      	ldr	r3, [r7, #4]
 80025ce:	699b      	ldr	r3, [r3, #24]
 80025d0:	4618      	mov	r0, r3
 80025d2:	f7ff fc70 	bl	8001eb6 <LL_RCC_LSI2_SetTrimming>

        /* 3. Disable LSI1 */

        /* LSI1 was initially not enable, require to disable it */
        __HAL_RCC_LSI1_DISABLE();
 80025d6:	f7ff fc17 	bl	8001e08 <LL_RCC_LSI1_Disable>

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 80025da:	f7fe ff5d 	bl	8001498 <HAL_GetTick>
 80025de:	6278      	str	r0, [r7, #36]	@ 0x24

        /* Wait till LSI1 is disabled */
        while (LL_RCC_LSI1_IsReady() != 0U)
 80025e0:	e008      	b.n	80025f4 <HAL_RCC_OscConfig+0x32c>
        {
          if ((HAL_GetTick() - tickstart) > LSI1_TIMEOUT_VALUE)
 80025e2:	f7fe ff59 	bl	8001498 <HAL_GetTick>
 80025e6:	4602      	mov	r2, r0
 80025e8:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80025ea:	1ad3      	subs	r3, r2, r3
 80025ec:	2b02      	cmp	r3, #2
 80025ee:	d901      	bls.n	80025f4 <HAL_RCC_OscConfig+0x32c>
          {
            return HAL_TIMEOUT;
 80025f0:	2303      	movs	r3, #3
 80025f2:	e1d6      	b.n	80029a2 <HAL_RCC_OscConfig+0x6da>
        while (LL_RCC_LSI1_IsReady() != 0U)
 80025f4:	f7ff fc19 	bl	8001e2a <LL_RCC_LSI1_IsReady>
 80025f8:	4603      	mov	r3, r0
 80025fa:	2b00      	cmp	r3, #0
 80025fc:	d1f1      	bne.n	80025e2 <HAL_RCC_OscConfig+0x31a>
 80025fe:	e051      	b.n	80026a4 <HAL_RCC_OscConfig+0x3dc>
      else
      {
        /*------------------------------ LSI1 selected (only if LSI2 OFF)-------------------------*/

        /* 1. Enable the Internal Low Speed oscillator (LSI1). */
        __HAL_RCC_LSI1_ENABLE();
 8002600:	f7ff fbf1 	bl	8001de6 <LL_RCC_LSI1_Enable>

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8002604:	f7fe ff48 	bl	8001498 <HAL_GetTick>
 8002608:	6278      	str	r0, [r7, #36]	@ 0x24

        /* Wait till LSI1 is ready */
        while (LL_RCC_LSI1_IsReady() == 0U)
 800260a:	e00c      	b.n	8002626 <HAL_RCC_OscConfig+0x35e>
 800260c:	20000008 	.word	0x20000008
 8002610:	20000018 	.word	0x20000018
        {
          if ((HAL_GetTick() - tickstart) > LSI1_TIMEOUT_VALUE)
 8002614:	f7fe ff40 	bl	8001498 <HAL_GetTick>
 8002618:	4602      	mov	r2, r0
 800261a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800261c:	1ad3      	subs	r3, r2, r3
 800261e:	2b02      	cmp	r3, #2
 8002620:	d901      	bls.n	8002626 <HAL_RCC_OscConfig+0x35e>
          {
            return HAL_TIMEOUT;
 8002622:	2303      	movs	r3, #3
 8002624:	e1bd      	b.n	80029a2 <HAL_RCC_OscConfig+0x6da>
        while (LL_RCC_LSI1_IsReady() == 0U)
 8002626:	f7ff fc00 	bl	8001e2a <LL_RCC_LSI1_IsReady>
 800262a:	4603      	mov	r3, r0
 800262c:	2b00      	cmp	r3, #0
 800262e:	d0f1      	beq.n	8002614 <HAL_RCC_OscConfig+0x34c>
          }
        }
        /*2. Switch OFF LSI2*/

        /* Disable the Internal Low Speed oscillator (LSI2). */
        __HAL_RCC_LSI2_DISABLE();
 8002630:	f7ff fc1e 	bl	8001e70 <LL_RCC_LSI2_Disable>

        /* Wait till LSI2 is disabled */
        while (LL_RCC_LSI2_IsReady() != 0U)
 8002634:	e008      	b.n	8002648 <HAL_RCC_OscConfig+0x380>
        {
          if ((HAL_GetTick() - tickstart) > LSI2_TIMEOUT_VALUE)
 8002636:	f7fe ff2f 	bl	8001498 <HAL_GetTick>
 800263a:	4602      	mov	r2, r0
 800263c:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800263e:	1ad3      	subs	r3, r2, r3
 8002640:	2b03      	cmp	r3, #3
 8002642:	d901      	bls.n	8002648 <HAL_RCC_OscConfig+0x380>
          {
            return HAL_TIMEOUT;
 8002644:	2303      	movs	r3, #3
 8002646:	e1ac      	b.n	80029a2 <HAL_RCC_OscConfig+0x6da>
        while (LL_RCC_LSI2_IsReady() != 0U)
 8002648:	f7ff fc23 	bl	8001e92 <LL_RCC_LSI2_IsReady>
 800264c:	4603      	mov	r3, r0
 800264e:	2b00      	cmp	r3, #0
 8002650:	d1f1      	bne.n	8002636 <HAL_RCC_OscConfig+0x36e>
 8002652:	e027      	b.n	80026a4 <HAL_RCC_OscConfig+0x3dc>
    }
    else
    {

      /* Disable the Internal Low Speed oscillator (LSI2). */
      __HAL_RCC_LSI2_DISABLE();
 8002654:	f7ff fc0c 	bl	8001e70 <LL_RCC_LSI2_Disable>

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8002658:	f7fe ff1e 	bl	8001498 <HAL_GetTick>
 800265c:	6278      	str	r0, [r7, #36]	@ 0x24

      /* Wait till LSI2 is disabled */
      while (LL_RCC_LSI2_IsReady() != 0U)
 800265e:	e008      	b.n	8002672 <HAL_RCC_OscConfig+0x3aa>
      {
        if ((HAL_GetTick() - tickstart) > LSI2_TIMEOUT_VALUE)
 8002660:	f7fe ff1a 	bl	8001498 <HAL_GetTick>
 8002664:	4602      	mov	r2, r0
 8002666:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8002668:	1ad3      	subs	r3, r2, r3
 800266a:	2b03      	cmp	r3, #3
 800266c:	d901      	bls.n	8002672 <HAL_RCC_OscConfig+0x3aa>
        {
          return HAL_TIMEOUT;
 800266e:	2303      	movs	r3, #3
 8002670:	e197      	b.n	80029a2 <HAL_RCC_OscConfig+0x6da>
      while (LL_RCC_LSI2_IsReady() != 0U)
 8002672:	f7ff fc0e 	bl	8001e92 <LL_RCC_LSI2_IsReady>
 8002676:	4603      	mov	r3, r0
 8002678:	2b00      	cmp	r3, #0
 800267a:	d1f1      	bne.n	8002660 <HAL_RCC_OscConfig+0x398>
        }
      }

      /* Disable the Internal Low Speed oscillator (LSI1). */
      __HAL_RCC_LSI1_DISABLE();
 800267c:	f7ff fbc4 	bl	8001e08 <LL_RCC_LSI1_Disable>

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8002680:	f7fe ff0a 	bl	8001498 <HAL_GetTick>
 8002684:	6278      	str	r0, [r7, #36]	@ 0x24

      /* Wait till LSI1 is disabled */
      while (LL_RCC_LSI1_IsReady() != 0U)
 8002686:	e008      	b.n	800269a <HAL_RCC_OscConfig+0x3d2>
      {
        if ((HAL_GetTick() - tickstart) > LSI1_TIMEOUT_VALUE)
 8002688:	f7fe ff06 	bl	8001498 <HAL_GetTick>
 800268c:	4602      	mov	r2, r0
 800268e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8002690:	1ad3      	subs	r3, r2, r3
 8002692:	2b02      	cmp	r3, #2
 8002694:	d901      	bls.n	800269a <HAL_RCC_OscConfig+0x3d2>
        {
          return HAL_TIMEOUT;
 8002696:	2303      	movs	r3, #3
 8002698:	e183      	b.n	80029a2 <HAL_RCC_OscConfig+0x6da>
      while (LL_RCC_LSI1_IsReady() != 0U)
 800269a:	f7ff fbc6 	bl	8001e2a <LL_RCC_LSI1_IsReady>
 800269e:	4603      	mov	r3, r0
 80026a0:	2b00      	cmp	r3, #0
 80026a2:	d1f1      	bne.n	8002688 <HAL_RCC_OscConfig+0x3c0>
      }
    }
  }

  /*------------------------------ LSE Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 80026a4:	687b      	ldr	r3, [r7, #4]
 80026a6:	681b      	ldr	r3, [r3, #0]
 80026a8:	f003 0304 	and.w	r3, r3, #4
 80026ac:	2b00      	cmp	r3, #0
 80026ae:	d05b      	beq.n	8002768 <HAL_RCC_OscConfig+0x4a0>
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain of necessary */

    if (HAL_IS_BIT_CLR(PWR->CR1, PWR_CR1_DBP))
 80026b0:	4ba7      	ldr	r3, [pc, #668]	@ (8002950 <HAL_RCC_OscConfig+0x688>)
 80026b2:	681b      	ldr	r3, [r3, #0]
 80026b4:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 80026b8:	2b00      	cmp	r3, #0
 80026ba:	d114      	bne.n	80026e6 <HAL_RCC_OscConfig+0x41e>
    {
      /* Enable write access to Backup domain */
      HAL_PWR_EnableBkUpAccess();
 80026bc:	f7ff fa64 	bl	8001b88 <HAL_PWR_EnableBkUpAccess>

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 80026c0:	f7fe feea 	bl	8001498 <HAL_GetTick>
 80026c4:	6278      	str	r0, [r7, #36]	@ 0x24

      while (HAL_IS_BIT_CLR(PWR->CR1, PWR_CR1_DBP))
 80026c6:	e008      	b.n	80026da <HAL_RCC_OscConfig+0x412>
      {
        if ((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 80026c8:	f7fe fee6 	bl	8001498 <HAL_GetTick>
 80026cc:	4602      	mov	r2, r0
 80026ce:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80026d0:	1ad3      	subs	r3, r2, r3
 80026d2:	2b02      	cmp	r3, #2
 80026d4:	d901      	bls.n	80026da <HAL_RCC_OscConfig+0x412>
        {
          return HAL_TIMEOUT;
 80026d6:	2303      	movs	r3, #3
 80026d8:	e163      	b.n	80029a2 <HAL_RCC_OscConfig+0x6da>
      while (HAL_IS_BIT_CLR(PWR->CR1, PWR_CR1_DBP))
 80026da:	4b9d      	ldr	r3, [pc, #628]	@ (8002950 <HAL_RCC_OscConfig+0x688>)
 80026dc:	681b      	ldr	r3, [r3, #0]
 80026de:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 80026e2:	2b00      	cmp	r3, #0
 80026e4:	d0f0      	beq.n	80026c8 <HAL_RCC_OscConfig+0x400>
        }
      }
    }

    /* Set the new LSE configuration -----------------------------------------*/
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 80026e6:	687b      	ldr	r3, [r7, #4]
 80026e8:	689b      	ldr	r3, [r3, #8]
 80026ea:	2b01      	cmp	r3, #1
 80026ec:	d102      	bne.n	80026f4 <HAL_RCC_OscConfig+0x42c>
 80026ee:	f7ff fb24 	bl	8001d3a <LL_RCC_LSE_Enable>
 80026f2:	e00c      	b.n	800270e <HAL_RCC_OscConfig+0x446>
 80026f4:	687b      	ldr	r3, [r7, #4]
 80026f6:	689b      	ldr	r3, [r3, #8]
 80026f8:	2b05      	cmp	r3, #5
 80026fa:	d104      	bne.n	8002706 <HAL_RCC_OscConfig+0x43e>
 80026fc:	f7ff fb3f 	bl	8001d7e <LL_RCC_LSE_EnableBypass>
 8002700:	f7ff fb1b 	bl	8001d3a <LL_RCC_LSE_Enable>
 8002704:	e003      	b.n	800270e <HAL_RCC_OscConfig+0x446>
 8002706:	f7ff fb29 	bl	8001d5c <LL_RCC_LSE_Disable>
 800270a:	f7ff fb49 	bl	8001da0 <LL_RCC_LSE_DisableBypass>

    /* Check the LSE State */
    if (RCC_OscInitStruct->LSEState != RCC_LSE_OFF)
 800270e:	687b      	ldr	r3, [r7, #4]
 8002710:	689b      	ldr	r3, [r3, #8]
 8002712:	2b00      	cmp	r3, #0
 8002714:	d014      	beq.n	8002740 <HAL_RCC_OscConfig+0x478>
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8002716:	f7fe febf 	bl	8001498 <HAL_GetTick>
 800271a:	6278      	str	r0, [r7, #36]	@ 0x24

      /* Wait till LSE is ready */
      while (LL_RCC_LSE_IsReady() == 0U)
 800271c:	e00a      	b.n	8002734 <HAL_RCC_OscConfig+0x46c>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 800271e:	f7fe febb 	bl	8001498 <HAL_GetTick>
 8002722:	4602      	mov	r2, r0
 8002724:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8002726:	1ad3      	subs	r3, r2, r3
 8002728:	f241 3288 	movw	r2, #5000	@ 0x1388
 800272c:	4293      	cmp	r3, r2
 800272e:	d901      	bls.n	8002734 <HAL_RCC_OscConfig+0x46c>
        {
          return HAL_TIMEOUT;
 8002730:	2303      	movs	r3, #3
 8002732:	e136      	b.n	80029a2 <HAL_RCC_OscConfig+0x6da>
      while (LL_RCC_LSE_IsReady() == 0U)
 8002734:	f7ff fb45 	bl	8001dc2 <LL_RCC_LSE_IsReady>
 8002738:	4603      	mov	r3, r0
 800273a:	2b00      	cmp	r3, #0
 800273c:	d0ef      	beq.n	800271e <HAL_RCC_OscConfig+0x456>
 800273e:	e013      	b.n	8002768 <HAL_RCC_OscConfig+0x4a0>
      }
    }
    else
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8002740:	f7fe feaa 	bl	8001498 <HAL_GetTick>
 8002744:	6278      	str	r0, [r7, #36]	@ 0x24

      /* Wait till LSE is disabled */
      while (LL_RCC_LSE_IsReady() != 0U)
 8002746:	e00a      	b.n	800275e <HAL_RCC_OscConfig+0x496>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8002748:	f7fe fea6 	bl	8001498 <HAL_GetTick>
 800274c:	4602      	mov	r2, r0
 800274e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8002750:	1ad3      	subs	r3, r2, r3
 8002752:	f241 3288 	movw	r2, #5000	@ 0x1388
 8002756:	4293      	cmp	r3, r2
 8002758:	d901      	bls.n	800275e <HAL_RCC_OscConfig+0x496>
        {
          return HAL_TIMEOUT;
 800275a:	2303      	movs	r3, #3
 800275c:	e121      	b.n	80029a2 <HAL_RCC_OscConfig+0x6da>
      while (LL_RCC_LSE_IsReady() != 0U)
 800275e:	f7ff fb30 	bl	8001dc2 <LL_RCC_LSE_IsReady>
 8002762:	4603      	mov	r3, r0
 8002764:	2b00      	cmp	r3, #0
 8002766:	d1ef      	bne.n	8002748 <HAL_RCC_OscConfig+0x480>
    }

  }
#if defined(RCC_HSI48_SUPPORT)
  /*------------------------------ HSI48 Configuration -----------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI48) == RCC_OSCILLATORTYPE_HSI48)
 8002768:	687b      	ldr	r3, [r7, #4]
 800276a:	681b      	ldr	r3, [r3, #0]
 800276c:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8002770:	2b00      	cmp	r3, #0
 8002772:	d02c      	beq.n	80027ce <HAL_RCC_OscConfig+0x506>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSI48(RCC_OscInitStruct->HSI48State));

    /* Check the HSI State */
    if (RCC_OscInitStruct->HSI48State != RCC_HSI48_OFF)
 8002774:	687b      	ldr	r3, [r7, #4]
 8002776:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8002778:	2b00      	cmp	r3, #0
 800277a:	d014      	beq.n	80027a6 <HAL_RCC_OscConfig+0x4de>
    {
      /* Enable the Internal Low Speed oscillator (HSI48). */
      __HAL_RCC_HSI48_ENABLE();
 800277c:	f7ff faa9 	bl	8001cd2 <LL_RCC_HSI48_Enable>

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8002780:	f7fe fe8a 	bl	8001498 <HAL_GetTick>
 8002784:	6278      	str	r0, [r7, #36]	@ 0x24

      /* Wait till HSI48 is ready */
      while (LL_RCC_HSI48_IsReady() == 0U)
 8002786:	e008      	b.n	800279a <HAL_RCC_OscConfig+0x4d2>
      {
        if ((HAL_GetTick() - tickstart) > HSI48_TIMEOUT_VALUE)
 8002788:	f7fe fe86 	bl	8001498 <HAL_GetTick>
 800278c:	4602      	mov	r2, r0
 800278e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8002790:	1ad3      	subs	r3, r2, r3
 8002792:	2b02      	cmp	r3, #2
 8002794:	d901      	bls.n	800279a <HAL_RCC_OscConfig+0x4d2>
        {
          return HAL_TIMEOUT;
 8002796:	2303      	movs	r3, #3
 8002798:	e103      	b.n	80029a2 <HAL_RCC_OscConfig+0x6da>
      while (LL_RCC_HSI48_IsReady() == 0U)
 800279a:	f7ff fabc 	bl	8001d16 <LL_RCC_HSI48_IsReady>
 800279e:	4603      	mov	r3, r0
 80027a0:	2b00      	cmp	r3, #0
 80027a2:	d0f1      	beq.n	8002788 <HAL_RCC_OscConfig+0x4c0>
 80027a4:	e013      	b.n	80027ce <HAL_RCC_OscConfig+0x506>
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (HSI48). */
      __HAL_RCC_HSI48_DISABLE();
 80027a6:	f7ff faa5 	bl	8001cf4 <LL_RCC_HSI48_Disable>

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 80027aa:	f7fe fe75 	bl	8001498 <HAL_GetTick>
 80027ae:	6278      	str	r0, [r7, #36]	@ 0x24

      /* Wait till HSI48 is disabled */
      while (LL_RCC_HSI48_IsReady() != 0U)
 80027b0:	e008      	b.n	80027c4 <HAL_RCC_OscConfig+0x4fc>
      {
        if ((HAL_GetTick() - tickstart) > HSI48_TIMEOUT_VALUE)
 80027b2:	f7fe fe71 	bl	8001498 <HAL_GetTick>
 80027b6:	4602      	mov	r2, r0
 80027b8:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80027ba:	1ad3      	subs	r3, r2, r3
 80027bc:	2b02      	cmp	r3, #2
 80027be:	d901      	bls.n	80027c4 <HAL_RCC_OscConfig+0x4fc>
        {
          return HAL_TIMEOUT;
 80027c0:	2303      	movs	r3, #3
 80027c2:	e0ee      	b.n	80029a2 <HAL_RCC_OscConfig+0x6da>
      while (LL_RCC_HSI48_IsReady() != 0U)
 80027c4:	f7ff faa7 	bl	8001d16 <LL_RCC_HSI48_IsReady>
 80027c8:	4603      	mov	r3, r0
 80027ca:	2b00      	cmp	r3, #0
 80027cc:	d1f1      	bne.n	80027b2 <HAL_RCC_OscConfig+0x4ea>
#endif /* RCC_HSI48_SUPPORT */
  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));

  if (RCC_OscInitStruct->PLL.PLLState != RCC_PLL_NONE)
 80027ce:	687b      	ldr	r3, [r7, #4]
 80027d0:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80027d2:	2b00      	cmp	r3, #0
 80027d4:	f000 80e4 	beq.w	80029a0 <HAL_RCC_OscConfig+0x6d8>
  {
    const uint32_t temp_sysclksrc = __HAL_RCC_GET_SYSCLK_SOURCE();
 80027d8:	f7ff fc05 	bl	8001fe6 <LL_RCC_GetSysClkSource>
 80027dc:	6138      	str	r0, [r7, #16]
    const uint32_t temp_pllconfig = RCC->PLLCFGR;
 80027de:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 80027e2:	68db      	ldr	r3, [r3, #12]
 80027e4:	60fb      	str	r3, [r7, #12]

    /* PLL On ? */
    if (RCC_OscInitStruct->PLL.PLLState == RCC_PLL_ON)
 80027e6:	687b      	ldr	r3, [r7, #4]
 80027e8:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80027ea:	2b02      	cmp	r3, #2
 80027ec:	f040 80b4 	bne.w	8002958 <HAL_RCC_OscConfig+0x690>
      assert_param(IS_RCC_PLLP_VALUE(RCC_OscInitStruct->PLL.PLLP));
      assert_param(IS_RCC_PLLQ_VALUE(RCC_OscInitStruct->PLL.PLLQ));
      assert_param(IS_RCC_PLLR_VALUE(RCC_OscInitStruct->PLL.PLLR));

      /* Do nothing if PLL configuration is unchanged */
      if ((READ_BIT(temp_pllconfig, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 80027f0:	68fb      	ldr	r3, [r7, #12]
 80027f2:	f003 0203 	and.w	r2, r3, #3
 80027f6:	687b      	ldr	r3, [r7, #4]
 80027f8:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80027fa:	429a      	cmp	r2, r3
 80027fc:	d123      	bne.n	8002846 <HAL_RCC_OscConfig+0x57e>
          (READ_BIT(temp_pllconfig, RCC_PLLCFGR_PLLM) != RCC_OscInitStruct->PLL.PLLM) ||
 80027fe:	68fb      	ldr	r3, [r7, #12]
 8002800:	f003 0270 	and.w	r2, r3, #112	@ 0x70
 8002804:	687b      	ldr	r3, [r7, #4]
 8002806:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
      if ((READ_BIT(temp_pllconfig, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 8002808:	429a      	cmp	r2, r3
 800280a:	d11c      	bne.n	8002846 <HAL_RCC_OscConfig+0x57e>
          ((READ_BIT(temp_pllconfig, RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos) != RCC_OscInitStruct->PLL.PLLN) ||
 800280c:	68fb      	ldr	r3, [r7, #12]
 800280e:	0a1b      	lsrs	r3, r3, #8
 8002810:	f003 027f 	and.w	r2, r3, #127	@ 0x7f
 8002814:	687b      	ldr	r3, [r7, #4]
 8002816:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
          (READ_BIT(temp_pllconfig, RCC_PLLCFGR_PLLM) != RCC_OscInitStruct->PLL.PLLM) ||
 8002818:	429a      	cmp	r2, r3
 800281a:	d114      	bne.n	8002846 <HAL_RCC_OscConfig+0x57e>
          (READ_BIT(temp_pllconfig, RCC_PLLCFGR_PLLP) != RCC_OscInitStruct->PLL.PLLP) ||
 800281c:	68fb      	ldr	r3, [r7, #12]
 800281e:	f403 1278 	and.w	r2, r3, #4063232	@ 0x3e0000
 8002822:	687b      	ldr	r3, [r7, #4]
 8002824:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
          ((READ_BIT(temp_pllconfig, RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos) != RCC_OscInitStruct->PLL.PLLN) ||
 8002826:	429a      	cmp	r2, r3
 8002828:	d10d      	bne.n	8002846 <HAL_RCC_OscConfig+0x57e>
          (READ_BIT(temp_pllconfig, RCC_PLLCFGR_PLLQ) != RCC_OscInitStruct->PLL.PLLQ) ||
 800282a:	68fb      	ldr	r3, [r7, #12]
 800282c:	f003 6260 	and.w	r2, r3, #234881024	@ 0xe000000
 8002830:	687b      	ldr	r3, [r7, #4]
 8002832:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
          (READ_BIT(temp_pllconfig, RCC_PLLCFGR_PLLP) != RCC_OscInitStruct->PLL.PLLP) ||
 8002834:	429a      	cmp	r2, r3
 8002836:	d106      	bne.n	8002846 <HAL_RCC_OscConfig+0x57e>
          (READ_BIT(temp_pllconfig, RCC_PLLCFGR_PLLR) != RCC_OscInitStruct->PLL.PLLR))
 8002838:	68fb      	ldr	r3, [r7, #12]
 800283a:	f003 4260 	and.w	r2, r3, #3758096384	@ 0xe0000000
 800283e:	687b      	ldr	r3, [r7, #4]
 8002840:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
          (READ_BIT(temp_pllconfig, RCC_PLLCFGR_PLLQ) != RCC_OscInitStruct->PLL.PLLQ) ||
 8002842:	429a      	cmp	r2, r3
 8002844:	d05d      	beq.n	8002902 <HAL_RCC_OscConfig+0x63a>
      {
        /* Check if the PLL is used as system clock or not */
        if (temp_sysclksrc != RCC_SYSCLKSOURCE_STATUS_PLLCLK)
 8002846:	693b      	ldr	r3, [r7, #16]
 8002848:	2b0c      	cmp	r3, #12
 800284a:	d058      	beq.n	80028fe <HAL_RCC_OscConfig+0x636>
        {
#if defined(SAI1)
          /* Check if main PLL can be updated */
          /* Not possible if the source is shared by other enabled PLLSAIx */
          if (READ_BIT(RCC->CR, RCC_CR_PLLSAI1ON) != 0U)
 800284c:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 8002850:	681b      	ldr	r3, [r3, #0]
 8002852:	f003 6380 	and.w	r3, r3, #67108864	@ 0x4000000
 8002856:	2b00      	cmp	r3, #0
 8002858:	d001      	beq.n	800285e <HAL_RCC_OscConfig+0x596>

          {
            return HAL_ERROR;
 800285a:	2301      	movs	r3, #1
 800285c:	e0a1      	b.n	80029a2 <HAL_RCC_OscConfig+0x6da>
          }
          else
#endif /* SAI1 */
          {
            /* Disable the main PLL. */
            __HAL_RCC_PLL_DISABLE();
 800285e:	f7ff fc85 	bl	800216c <LL_RCC_PLL_Disable>

            /* Get Start Tick*/
            tickstart = HAL_GetTick();
 8002862:	f7fe fe19 	bl	8001498 <HAL_GetTick>
 8002866:	6278      	str	r0, [r7, #36]	@ 0x24

            /* Wait till PLL is ready */
            while (READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 8002868:	e008      	b.n	800287c <HAL_RCC_OscConfig+0x5b4>
            {
              if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 800286a:	f7fe fe15 	bl	8001498 <HAL_GetTick>
 800286e:	4602      	mov	r2, r0
 8002870:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8002872:	1ad3      	subs	r3, r2, r3
 8002874:	2b02      	cmp	r3, #2
 8002876:	d901      	bls.n	800287c <HAL_RCC_OscConfig+0x5b4>
              {
                return HAL_TIMEOUT;
 8002878:	2303      	movs	r3, #3
 800287a:	e092      	b.n	80029a2 <HAL_RCC_OscConfig+0x6da>
            while (READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 800287c:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 8002880:	681b      	ldr	r3, [r3, #0]
 8002882:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8002886:	2b00      	cmp	r3, #0
 8002888:	d1ef      	bne.n	800286a <HAL_RCC_OscConfig+0x5a2>
              }
            }

            /* Configure the main PLL clock source, multiplication and division factors. */
            __HAL_RCC_PLL_CONFIG(RCC_OscInitStruct->PLL.PLLSource,
 800288a:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 800288e:	68da      	ldr	r2, [r3, #12]
 8002890:	4b30      	ldr	r3, [pc, #192]	@ (8002954 <HAL_RCC_OscConfig+0x68c>)
 8002892:	4013      	ands	r3, r2
 8002894:	687a      	ldr	r2, [r7, #4]
 8002896:	6b11      	ldr	r1, [r2, #48]	@ 0x30
 8002898:	687a      	ldr	r2, [r7, #4]
 800289a:	6b52      	ldr	r2, [r2, #52]	@ 0x34
 800289c:	4311      	orrs	r1, r2
 800289e:	687a      	ldr	r2, [r7, #4]
 80028a0:	6b92      	ldr	r2, [r2, #56]	@ 0x38
 80028a2:	0212      	lsls	r2, r2, #8
 80028a4:	4311      	orrs	r1, r2
 80028a6:	687a      	ldr	r2, [r7, #4]
 80028a8:	6bd2      	ldr	r2, [r2, #60]	@ 0x3c
 80028aa:	4311      	orrs	r1, r2
 80028ac:	687a      	ldr	r2, [r7, #4]
 80028ae:	6c12      	ldr	r2, [r2, #64]	@ 0x40
 80028b0:	4311      	orrs	r1, r2
 80028b2:	687a      	ldr	r2, [r7, #4]
 80028b4:	6c52      	ldr	r2, [r2, #68]	@ 0x44
 80028b6:	430a      	orrs	r2, r1
 80028b8:	f04f 41b0 	mov.w	r1, #1476395008	@ 0x58000000
 80028bc:	4313      	orrs	r3, r2
 80028be:	60cb      	str	r3, [r1, #12]
                                 RCC_OscInitStruct->PLL.PLLP,
                                 RCC_OscInitStruct->PLL.PLLQ,
                                 RCC_OscInitStruct->PLL.PLLR);

            /* Enable the main PLL. */
            __HAL_RCC_PLL_ENABLE();
 80028c0:	f7ff fc45 	bl	800214e <LL_RCC_PLL_Enable>

            /* Enable PLL System Clock output. */
            __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_SYSCLK);
 80028c4:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 80028c8:	68db      	ldr	r3, [r3, #12]
 80028ca:	f04f 42b0 	mov.w	r2, #1476395008	@ 0x58000000
 80028ce:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 80028d2:	60d3      	str	r3, [r2, #12]

            /* Get Start Tick*/
            tickstart = HAL_GetTick();
 80028d4:	f7fe fde0 	bl	8001498 <HAL_GetTick>
 80028d8:	6278      	str	r0, [r7, #36]	@ 0x24

            /* Wait till PLL is ready */
            while (READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 80028da:	e008      	b.n	80028ee <HAL_RCC_OscConfig+0x626>
            {
              if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 80028dc:	f7fe fddc 	bl	8001498 <HAL_GetTick>
 80028e0:	4602      	mov	r2, r0
 80028e2:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80028e4:	1ad3      	subs	r3, r2, r3
 80028e6:	2b02      	cmp	r3, #2
 80028e8:	d901      	bls.n	80028ee <HAL_RCC_OscConfig+0x626>
              {
                return HAL_TIMEOUT;
 80028ea:	2303      	movs	r3, #3
 80028ec:	e059      	b.n	80029a2 <HAL_RCC_OscConfig+0x6da>
            while (READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 80028ee:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 80028f2:	681b      	ldr	r3, [r3, #0]
 80028f4:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 80028f8:	2b00      	cmp	r3, #0
 80028fa:	d0ef      	beq.n	80028dc <HAL_RCC_OscConfig+0x614>
        if (temp_sysclksrc != RCC_SYSCLKSOURCE_STATUS_PLLCLK)
 80028fc:	e050      	b.n	80029a0 <HAL_RCC_OscConfig+0x6d8>
          }
        }
        else
        {
          /* PLL is already used as System core clock */
          return HAL_ERROR;
 80028fe:	2301      	movs	r3, #1
 8002900:	e04f      	b.n	80029a2 <HAL_RCC_OscConfig+0x6da>
      }
      else
      {
        /* PLL configuration is unchanged */
        /* Re-enable PLL if it was disabled (ie. low power mode) */
        if (READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 8002902:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 8002906:	681b      	ldr	r3, [r3, #0]
 8002908:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 800290c:	2b00      	cmp	r3, #0
 800290e:	d147      	bne.n	80029a0 <HAL_RCC_OscConfig+0x6d8>
        {
          /* Enable the main PLL. */
          __HAL_RCC_PLL_ENABLE();
 8002910:	f7ff fc1d 	bl	800214e <LL_RCC_PLL_Enable>

          /* Enable PLL System Clock output. */
          __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_SYSCLK);
 8002914:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 8002918:	68db      	ldr	r3, [r3, #12]
 800291a:	f04f 42b0 	mov.w	r2, #1476395008	@ 0x58000000
 800291e:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8002922:	60d3      	str	r3, [r2, #12]

          /* Get Start Tick*/
          tickstart = HAL_GetTick();
 8002924:	f7fe fdb8 	bl	8001498 <HAL_GetTick>
 8002928:	6278      	str	r0, [r7, #36]	@ 0x24

          /* Wait till PLL is ready */
          while (READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 800292a:	e008      	b.n	800293e <HAL_RCC_OscConfig+0x676>
          {
            if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 800292c:	f7fe fdb4 	bl	8001498 <HAL_GetTick>
 8002930:	4602      	mov	r2, r0
 8002932:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8002934:	1ad3      	subs	r3, r2, r3
 8002936:	2b02      	cmp	r3, #2
 8002938:	d901      	bls.n	800293e <HAL_RCC_OscConfig+0x676>
            {
              return HAL_TIMEOUT;
 800293a:	2303      	movs	r3, #3
 800293c:	e031      	b.n	80029a2 <HAL_RCC_OscConfig+0x6da>
          while (READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 800293e:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 8002942:	681b      	ldr	r3, [r3, #0]
 8002944:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8002948:	2b00      	cmp	r3, #0
 800294a:	d0ef      	beq.n	800292c <HAL_RCC_OscConfig+0x664>
 800294c:	e028      	b.n	80029a0 <HAL_RCC_OscConfig+0x6d8>
 800294e:	bf00      	nop
 8002950:	58000400 	.word	0x58000400
 8002954:	11c1808c 	.word	0x11c1808c
      }
    }
    else
    {
      /* Check that PLL is not used as system clock or not */
      if (temp_sysclksrc != RCC_SYSCLKSOURCE_STATUS_PLLCLK)
 8002958:	693b      	ldr	r3, [r7, #16]
 800295a:	2b0c      	cmp	r3, #12
 800295c:	d01e      	beq.n	800299c <HAL_RCC_OscConfig+0x6d4>
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 800295e:	f7ff fc05 	bl	800216c <LL_RCC_PLL_Disable>

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8002962:	f7fe fd99 	bl	8001498 <HAL_GetTick>
 8002966:	6278      	str	r0, [r7, #36]	@ 0x24

        /* Wait till PLL is disabled */
        while (READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 8002968:	e008      	b.n	800297c <HAL_RCC_OscConfig+0x6b4>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 800296a:	f7fe fd95 	bl	8001498 <HAL_GetTick>
 800296e:	4602      	mov	r2, r0
 8002970:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8002972:	1ad3      	subs	r3, r2, r3
 8002974:	2b02      	cmp	r3, #2
 8002976:	d901      	bls.n	800297c <HAL_RCC_OscConfig+0x6b4>
          {
            return HAL_TIMEOUT;
 8002978:	2303      	movs	r3, #3
 800297a:	e012      	b.n	80029a2 <HAL_RCC_OscConfig+0x6da>
        while (READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 800297c:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 8002980:	681b      	ldr	r3, [r3, #0]
 8002982:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8002986:	2b00      	cmp	r3, #0
 8002988:	d1ef      	bne.n	800296a <HAL_RCC_OscConfig+0x6a2>
          }
        }

        /* Disable the PLL source and outputs to save power when PLL is off */
#if defined(SAI1) && defined(USB)
        CLEAR_BIT(RCC->PLLCFGR, (RCC_PLLCFGR_PLLSRC | RCC_PLLCFGR_PLLPEN | RCC_PLLCFGR_PLLQEN | RCC_PLLCFGR_PLLREN));
 800298a:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 800298e:	68da      	ldr	r2, [r3, #12]
 8002990:	f04f 41b0 	mov.w	r1, #1476395008	@ 0x58000000
 8002994:	4b05      	ldr	r3, [pc, #20]	@ (80029ac <HAL_RCC_OscConfig+0x6e4>)
 8002996:	4013      	ands	r3, r2
 8002998:	60cb      	str	r3, [r1, #12]
 800299a:	e001      	b.n	80029a0 <HAL_RCC_OscConfig+0x6d8>
#endif /* SAI1 && USB */
      }
      else
      {
        /* PLL is already used as System core clock */
        return HAL_ERROR;
 800299c:	2301      	movs	r3, #1
 800299e:	e000      	b.n	80029a2 <HAL_RCC_OscConfig+0x6da>
      }
    }
  }
  return HAL_OK;
 80029a0:	2300      	movs	r3, #0
}
 80029a2:	4618      	mov	r0, r3
 80029a4:	3734      	adds	r7, #52	@ 0x34
 80029a6:	46bd      	mov	sp, r7
 80029a8:	bd90      	pop	{r4, r7, pc}
 80029aa:	bf00      	nop
 80029ac:	eefefffc 	.word	0xeefefffc

080029b0 <HAL_RCC_ClockConfig>:
  *         HPRE[3:0] bits to ensure that HCLK1 not exceed the maximum allowed frequency
  *         (for more details refer to section above "Initialization/de-initialization functions")
  * @retval None
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 80029b0:	b580      	push	{r7, lr}
 80029b2:	b084      	sub	sp, #16
 80029b4:	af00      	add	r7, sp, #0
 80029b6:	6078      	str	r0, [r7, #4]
 80029b8:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;

  /* Check Null pointer */
  if (RCC_ClkInitStruct == NULL)
 80029ba:	687b      	ldr	r3, [r7, #4]
 80029bc:	2b00      	cmp	r3, #0
 80029be:	d101      	bne.n	80029c4 <HAL_RCC_ClockConfig+0x14>
  {
    return HAL_ERROR;
 80029c0:	2301      	movs	r3, #1
 80029c2:	e12d      	b.n	8002c20 <HAL_RCC_ClockConfig+0x270>
  /* To correctly read data from FLASH memory, the number of wait states (LATENCY)
    must be correctly programmed according to the frequency of the FLASH clock
    (HCLK4) and the supply voltage of the device. */

  /* Increasing the number of wait states because of higher CPU frequency */
  if (FLatency > __HAL_FLASH_GET_LATENCY())
 80029c4:	4b98      	ldr	r3, [pc, #608]	@ (8002c28 <HAL_RCC_ClockConfig+0x278>)
 80029c6:	681b      	ldr	r3, [r3, #0]
 80029c8:	f003 0307 	and.w	r3, r3, #7
 80029cc:	683a      	ldr	r2, [r7, #0]
 80029ce:	429a      	cmp	r2, r3
 80029d0:	d91b      	bls.n	8002a0a <HAL_RCC_ClockConfig+0x5a>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 80029d2:	4b95      	ldr	r3, [pc, #596]	@ (8002c28 <HAL_RCC_ClockConfig+0x278>)
 80029d4:	681b      	ldr	r3, [r3, #0]
 80029d6:	f023 0207 	bic.w	r2, r3, #7
 80029da:	4993      	ldr	r1, [pc, #588]	@ (8002c28 <HAL_RCC_ClockConfig+0x278>)
 80029dc:	683b      	ldr	r3, [r7, #0]
 80029de:	4313      	orrs	r3, r2
 80029e0:	600b      	str	r3, [r1, #0]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 80029e2:	f7fe fd59 	bl	8001498 <HAL_GetTick>
 80029e6:	60f8      	str	r0, [r7, #12]

    /* Check that the new number of wait states is taken into account to access the Flash
       memory by reading the FLASH_ACR register */
    while (__HAL_FLASH_GET_LATENCY() != FLatency)
 80029e8:	e008      	b.n	80029fc <HAL_RCC_ClockConfig+0x4c>
    {
      if ((HAL_GetTick() - tickstart) > LATENCY_TIMEOUT_VALUE)
 80029ea:	f7fe fd55 	bl	8001498 <HAL_GetTick>
 80029ee:	4602      	mov	r2, r0
 80029f0:	68fb      	ldr	r3, [r7, #12]
 80029f2:	1ad3      	subs	r3, r2, r3
 80029f4:	2b02      	cmp	r3, #2
 80029f6:	d901      	bls.n	80029fc <HAL_RCC_ClockConfig+0x4c>
      {
        return HAL_TIMEOUT;
 80029f8:	2303      	movs	r3, #3
 80029fa:	e111      	b.n	8002c20 <HAL_RCC_ClockConfig+0x270>
    while (__HAL_FLASH_GET_LATENCY() != FLatency)
 80029fc:	4b8a      	ldr	r3, [pc, #552]	@ (8002c28 <HAL_RCC_ClockConfig+0x278>)
 80029fe:	681b      	ldr	r3, [r3, #0]
 8002a00:	f003 0307 	and.w	r3, r3, #7
 8002a04:	683a      	ldr	r2, [r7, #0]
 8002a06:	429a      	cmp	r2, r3
 8002a08:	d1ef      	bne.n	80029ea <HAL_RCC_ClockConfig+0x3a>
      }
    }
  }

  /*-------------------------- HCLK1 Configuration --------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 8002a0a:	687b      	ldr	r3, [r7, #4]
 8002a0c:	681b      	ldr	r3, [r3, #0]
 8002a0e:	f003 0302 	and.w	r3, r3, #2
 8002a12:	2b00      	cmp	r3, #0
 8002a14:	d016      	beq.n	8002a44 <HAL_RCC_ClockConfig+0x94>
  {
    assert_param(IS_RCC_HCLKx(RCC_ClkInitStruct->AHBCLKDivider));
    LL_RCC_SetAHBPrescaler(RCC_ClkInitStruct->AHBCLKDivider);
 8002a16:	687b      	ldr	r3, [r7, #4]
 8002a18:	689b      	ldr	r3, [r3, #8]
 8002a1a:	4618      	mov	r0, r3
 8002a1c:	f7ff faef 	bl	8001ffe <LL_RCC_SetAHBPrescaler>

    /* HCLK1 prescaler flag when value applied */
    tickstart = HAL_GetTick();
 8002a20:	f7fe fd3a 	bl	8001498 <HAL_GetTick>
 8002a24:	60f8      	str	r0, [r7, #12]
    while (LL_RCC_IsActiveFlag_HPRE() == 0U)
 8002a26:	e008      	b.n	8002a3a <HAL_RCC_ClockConfig+0x8a>
    {
      if ((HAL_GetTick() - tickstart) > PRESCALER_TIMEOUT_VALUE)
 8002a28:	f7fe fd36 	bl	8001498 <HAL_GetTick>
 8002a2c:	4602      	mov	r2, r0
 8002a2e:	68fb      	ldr	r3, [r7, #12]
 8002a30:	1ad3      	subs	r3, r2, r3
 8002a32:	2b02      	cmp	r3, #2
 8002a34:	d901      	bls.n	8002a3a <HAL_RCC_ClockConfig+0x8a>
      {
        return HAL_TIMEOUT;
 8002a36:	2303      	movs	r3, #3
 8002a38:	e0f2      	b.n	8002c20 <HAL_RCC_ClockConfig+0x270>
    while (LL_RCC_IsActiveFlag_HPRE() == 0U)
 8002a3a:	f7ff fbe9 	bl	8002210 <LL_RCC_IsActiveFlag_HPRE>
 8002a3e:	4603      	mov	r3, r0
 8002a40:	2b00      	cmp	r3, #0
 8002a42:	d0f1      	beq.n	8002a28 <HAL_RCC_ClockConfig+0x78>
      }
    }
  }

  /*-------------------------- HCLK2 Configuration --------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK2) == RCC_CLOCKTYPE_HCLK2)
 8002a44:	687b      	ldr	r3, [r7, #4]
 8002a46:	681b      	ldr	r3, [r3, #0]
 8002a48:	f003 0320 	and.w	r3, r3, #32
 8002a4c:	2b00      	cmp	r3, #0
 8002a4e:	d016      	beq.n	8002a7e <HAL_RCC_ClockConfig+0xce>
  {
    assert_param(IS_RCC_HCLKx(RCC_ClkInitStruct->AHBCLK2Divider));
    LL_C2_RCC_SetAHBPrescaler(RCC_ClkInitStruct->AHBCLK2Divider);
 8002a50:	687b      	ldr	r3, [r7, #4]
 8002a52:	695b      	ldr	r3, [r3, #20]
 8002a54:	4618      	mov	r0, r3
 8002a56:	f7ff fae6 	bl	8002026 <LL_C2_RCC_SetAHBPrescaler>

    /* HCLK2 prescaler flag when value applied */
    tickstart = HAL_GetTick();
 8002a5a:	f7fe fd1d 	bl	8001498 <HAL_GetTick>
 8002a5e:	60f8      	str	r0, [r7, #12]
    while (LL_RCC_IsActiveFlag_C2HPRE() == 0U)
 8002a60:	e008      	b.n	8002a74 <HAL_RCC_ClockConfig+0xc4>
    {
      if ((HAL_GetTick() - tickstart) > PRESCALER_TIMEOUT_VALUE)
 8002a62:	f7fe fd19 	bl	8001498 <HAL_GetTick>
 8002a66:	4602      	mov	r2, r0
 8002a68:	68fb      	ldr	r3, [r7, #12]
 8002a6a:	1ad3      	subs	r3, r2, r3
 8002a6c:	2b02      	cmp	r3, #2
 8002a6e:	d901      	bls.n	8002a74 <HAL_RCC_ClockConfig+0xc4>
      {
        return HAL_TIMEOUT;
 8002a70:	2303      	movs	r3, #3
 8002a72:	e0d5      	b.n	8002c20 <HAL_RCC_ClockConfig+0x270>
    while (LL_RCC_IsActiveFlag_C2HPRE() == 0U)
 8002a74:	f7ff fbde 	bl	8002234 <LL_RCC_IsActiveFlag_C2HPRE>
 8002a78:	4603      	mov	r3, r0
 8002a7a:	2b00      	cmp	r3, #0
 8002a7c:	d0f1      	beq.n	8002a62 <HAL_RCC_ClockConfig+0xb2>
      }
    }
  }
  /*-------------------------- HCLK4 Configuration --------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK4) == RCC_CLOCKTYPE_HCLK4)
 8002a7e:	687b      	ldr	r3, [r7, #4]
 8002a80:	681b      	ldr	r3, [r3, #0]
 8002a82:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8002a86:	2b00      	cmp	r3, #0
 8002a88:	d016      	beq.n	8002ab8 <HAL_RCC_ClockConfig+0x108>
  {
    assert_param(IS_RCC_HCLKx(RCC_ClkInitStruct->AHBCLK4Divider));
    LL_RCC_SetAHB4Prescaler(RCC_ClkInitStruct->AHBCLK4Divider);
 8002a8a:	687b      	ldr	r3, [r7, #4]
 8002a8c:	699b      	ldr	r3, [r3, #24]
 8002a8e:	4618      	mov	r0, r3
 8002a90:	f7ff fadf 	bl	8002052 <LL_RCC_SetAHB4Prescaler>

    /* AHB shared prescaler flag when value applied */
    tickstart = HAL_GetTick();
 8002a94:	f7fe fd00 	bl	8001498 <HAL_GetTick>
 8002a98:	60f8      	str	r0, [r7, #12]
    while (LL_RCC_IsActiveFlag_SHDHPRE() == 0U)
 8002a9a:	e008      	b.n	8002aae <HAL_RCC_ClockConfig+0xfe>
    {
      if ((HAL_GetTick() - tickstart) > PRESCALER_TIMEOUT_VALUE)
 8002a9c:	f7fe fcfc 	bl	8001498 <HAL_GetTick>
 8002aa0:	4602      	mov	r2, r0
 8002aa2:	68fb      	ldr	r3, [r7, #12]
 8002aa4:	1ad3      	subs	r3, r2, r3
 8002aa6:	2b02      	cmp	r3, #2
 8002aa8:	d901      	bls.n	8002aae <HAL_RCC_ClockConfig+0xfe>
      {
        return HAL_TIMEOUT;
 8002aaa:	2303      	movs	r3, #3
 8002aac:	e0b8      	b.n	8002c20 <HAL_RCC_ClockConfig+0x270>
    while (LL_RCC_IsActiveFlag_SHDHPRE() == 0U)
 8002aae:	f7ff fbd4 	bl	800225a <LL_RCC_IsActiveFlag_SHDHPRE>
 8002ab2:	4603      	mov	r3, r0
 8002ab4:	2b00      	cmp	r3, #0
 8002ab6:	d0f1      	beq.n	8002a9c <HAL_RCC_ClockConfig+0xec>
      }
    }
  }

  /*-------------------------- PCLK1 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8002ab8:	687b      	ldr	r3, [r7, #4]
 8002aba:	681b      	ldr	r3, [r3, #0]
 8002abc:	f003 0304 	and.w	r3, r3, #4
 8002ac0:	2b00      	cmp	r3, #0
 8002ac2:	d016      	beq.n	8002af2 <HAL_RCC_ClockConfig+0x142>
  {
    assert_param(IS_RCC_PCLKx(RCC_ClkInitStruct->APB1CLKDivider));
    LL_RCC_SetAPB1Prescaler(RCC_ClkInitStruct->APB1CLKDivider);
 8002ac4:	687b      	ldr	r3, [r7, #4]
 8002ac6:	68db      	ldr	r3, [r3, #12]
 8002ac8:	4618      	mov	r0, r3
 8002aca:	f7ff fad9 	bl	8002080 <LL_RCC_SetAPB1Prescaler>

    /* APB1 prescaler flag when value applied */
    tickstart = HAL_GetTick();
 8002ace:	f7fe fce3 	bl	8001498 <HAL_GetTick>
 8002ad2:	60f8      	str	r0, [r7, #12]
    while (LL_RCC_IsActiveFlag_PPRE1() == 0U)
 8002ad4:	e008      	b.n	8002ae8 <HAL_RCC_ClockConfig+0x138>
    {
      if ((HAL_GetTick() - tickstart) > PRESCALER_TIMEOUT_VALUE)
 8002ad6:	f7fe fcdf 	bl	8001498 <HAL_GetTick>
 8002ada:	4602      	mov	r2, r0
 8002adc:	68fb      	ldr	r3, [r7, #12]
 8002ade:	1ad3      	subs	r3, r2, r3
 8002ae0:	2b02      	cmp	r3, #2
 8002ae2:	d901      	bls.n	8002ae8 <HAL_RCC_ClockConfig+0x138>
      {
        return HAL_TIMEOUT;
 8002ae4:	2303      	movs	r3, #3
 8002ae6:	e09b      	b.n	8002c20 <HAL_RCC_ClockConfig+0x270>
    while (LL_RCC_IsActiveFlag_PPRE1() == 0U)
 8002ae8:	f7ff fbca 	bl	8002280 <LL_RCC_IsActiveFlag_PPRE1>
 8002aec:	4603      	mov	r3, r0
 8002aee:	2b00      	cmp	r3, #0
 8002af0:	d0f1      	beq.n	8002ad6 <HAL_RCC_ClockConfig+0x126>
      }
    }
  }

  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8002af2:	687b      	ldr	r3, [r7, #4]
 8002af4:	681b      	ldr	r3, [r3, #0]
 8002af6:	f003 0308 	and.w	r3, r3, #8
 8002afa:	2b00      	cmp	r3, #0
 8002afc:	d017      	beq.n	8002b2e <HAL_RCC_ClockConfig+0x17e>
  {
    assert_param(IS_RCC_PCLKx(RCC_ClkInitStruct->APB2CLKDivider));
    LL_RCC_SetAPB2Prescaler((RCC_ClkInitStruct->APB2CLKDivider) << 3U);
 8002afe:	687b      	ldr	r3, [r7, #4]
 8002b00:	691b      	ldr	r3, [r3, #16]
 8002b02:	00db      	lsls	r3, r3, #3
 8002b04:	4618      	mov	r0, r3
 8002b06:	f7ff facf 	bl	80020a8 <LL_RCC_SetAPB2Prescaler>

    /* APB2 prescaler flag when value applied */
    tickstart = HAL_GetTick();
 8002b0a:	f7fe fcc5 	bl	8001498 <HAL_GetTick>
 8002b0e:	60f8      	str	r0, [r7, #12]
    while (LL_RCC_IsActiveFlag_PPRE2() == 0U)
 8002b10:	e008      	b.n	8002b24 <HAL_RCC_ClockConfig+0x174>
    {
      if ((HAL_GetTick() - tickstart) > PRESCALER_TIMEOUT_VALUE)
 8002b12:	f7fe fcc1 	bl	8001498 <HAL_GetTick>
 8002b16:	4602      	mov	r2, r0
 8002b18:	68fb      	ldr	r3, [r7, #12]
 8002b1a:	1ad3      	subs	r3, r2, r3
 8002b1c:	2b02      	cmp	r3, #2
 8002b1e:	d901      	bls.n	8002b24 <HAL_RCC_ClockConfig+0x174>
      {
        return HAL_TIMEOUT;
 8002b20:	2303      	movs	r3, #3
 8002b22:	e07d      	b.n	8002c20 <HAL_RCC_ClockConfig+0x270>
    while (LL_RCC_IsActiveFlag_PPRE2() == 0U)
 8002b24:	f7ff fbbe 	bl	80022a4 <LL_RCC_IsActiveFlag_PPRE2>
 8002b28:	4603      	mov	r3, r0
 8002b2a:	2b00      	cmp	r3, #0
 8002b2c:	d0f1      	beq.n	8002b12 <HAL_RCC_ClockConfig+0x162>
      }
    }
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 8002b2e:	687b      	ldr	r3, [r7, #4]
 8002b30:	681b      	ldr	r3, [r3, #0]
 8002b32:	f003 0301 	and.w	r3, r3, #1
 8002b36:	2b00      	cmp	r3, #0
 8002b38:	d043      	beq.n	8002bc2 <HAL_RCC_ClockConfig+0x212>
  {
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));

    /* HSE is selected as System Clock Source */
    if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 8002b3a:	687b      	ldr	r3, [r7, #4]
 8002b3c:	685b      	ldr	r3, [r3, #4]
 8002b3e:	2b02      	cmp	r3, #2
 8002b40:	d106      	bne.n	8002b50 <HAL_RCC_ClockConfig+0x1a0>
    {
      /* Check the HSE ready flag */
      if (LL_RCC_HSE_IsReady() == 0U)
 8002b42:	f7ff f86f 	bl	8001c24 <LL_RCC_HSE_IsReady>
 8002b46:	4603      	mov	r3, r0
 8002b48:	2b00      	cmp	r3, #0
 8002b4a:	d11e      	bne.n	8002b8a <HAL_RCC_ClockConfig+0x1da>
      {
        return HAL_ERROR;
 8002b4c:	2301      	movs	r3, #1
 8002b4e:	e067      	b.n	8002c20 <HAL_RCC_ClockConfig+0x270>
      }
    }
    /* PLL is selected as System Clock Source */
    else if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)
 8002b50:	687b      	ldr	r3, [r7, #4]
 8002b52:	685b      	ldr	r3, [r3, #4]
 8002b54:	2b03      	cmp	r3, #3
 8002b56:	d106      	bne.n	8002b66 <HAL_RCC_ClockConfig+0x1b6>
    {
      /* Check the PLL ready flag */
      if (LL_RCC_PLL_IsReady() == 0U)
 8002b58:	f7ff fb17 	bl	800218a <LL_RCC_PLL_IsReady>
 8002b5c:	4603      	mov	r3, r0
 8002b5e:	2b00      	cmp	r3, #0
 8002b60:	d113      	bne.n	8002b8a <HAL_RCC_ClockConfig+0x1da>
      {
        return HAL_ERROR;
 8002b62:	2301      	movs	r3, #1
 8002b64:	e05c      	b.n	8002c20 <HAL_RCC_ClockConfig+0x270>
      }
    }
    /* MSI is selected as System Clock Source */
    else if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_MSI)
 8002b66:	687b      	ldr	r3, [r7, #4]
 8002b68:	685b      	ldr	r3, [r3, #4]
 8002b6a:	2b00      	cmp	r3, #0
 8002b6c:	d106      	bne.n	8002b7c <HAL_RCC_ClockConfig+0x1cc>
    {
      /* Check the MSI ready flag */
      if (LL_RCC_MSI_IsReady() == 0U)
 8002b6e:	f7ff f9d7 	bl	8001f20 <LL_RCC_MSI_IsReady>
 8002b72:	4603      	mov	r3, r0
 8002b74:	2b00      	cmp	r3, #0
 8002b76:	d108      	bne.n	8002b8a <HAL_RCC_ClockConfig+0x1da>
      {
        return HAL_ERROR;
 8002b78:	2301      	movs	r3, #1
 8002b7a:	e051      	b.n	8002c20 <HAL_RCC_ClockConfig+0x270>
    }
    /* HSI is selected as System Clock Source */
    else
    {
      /* Check the HSI ready flag */
      if (LL_RCC_HSI_IsReady() == 0U)
 8002b7c:	f7ff f882 	bl	8001c84 <LL_RCC_HSI_IsReady>
 8002b80:	4603      	mov	r3, r0
 8002b82:	2b00      	cmp	r3, #0
 8002b84:	d101      	bne.n	8002b8a <HAL_RCC_ClockConfig+0x1da>
      {
        return HAL_ERROR;
 8002b86:	2301      	movs	r3, #1
 8002b88:	e04a      	b.n	8002c20 <HAL_RCC_ClockConfig+0x270>
      }

    }

    /* apply system clock switch */
    LL_RCC_SetSysClkSource(RCC_ClkInitStruct->SYSCLKSource);
 8002b8a:	687b      	ldr	r3, [r7, #4]
 8002b8c:	685b      	ldr	r3, [r3, #4]
 8002b8e:	4618      	mov	r0, r3
 8002b90:	f7ff fa15 	bl	8001fbe <LL_RCC_SetSysClkSource>

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 8002b94:	f7fe fc80 	bl	8001498 <HAL_GetTick>
 8002b98:	60f8      	str	r0, [r7, #12]

    /* check system clock source switch status */
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8002b9a:	e00a      	b.n	8002bb2 <HAL_RCC_ClockConfig+0x202>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 8002b9c:	f7fe fc7c 	bl	8001498 <HAL_GetTick>
 8002ba0:	4602      	mov	r2, r0
 8002ba2:	68fb      	ldr	r3, [r7, #12]
 8002ba4:	1ad3      	subs	r3, r2, r3
 8002ba6:	f241 3288 	movw	r2, #5000	@ 0x1388
 8002baa:	4293      	cmp	r3, r2
 8002bac:	d901      	bls.n	8002bb2 <HAL_RCC_ClockConfig+0x202>
      {
        return HAL_TIMEOUT;
 8002bae:	2303      	movs	r3, #3
 8002bb0:	e036      	b.n	8002c20 <HAL_RCC_ClockConfig+0x270>
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8002bb2:	f7ff fa18 	bl	8001fe6 <LL_RCC_GetSysClkSource>
 8002bb6:	4602      	mov	r2, r0
 8002bb8:	687b      	ldr	r3, [r7, #4]
 8002bba:	685b      	ldr	r3, [r3, #4]
 8002bbc:	009b      	lsls	r3, r3, #2
 8002bbe:	429a      	cmp	r2, r3
 8002bc0:	d1ec      	bne.n	8002b9c <HAL_RCC_ClockConfig+0x1ec>
      }
    }
  }

  /* Decreasing the number of wait states because of lower CPU frequency */
  if (FLatency < __HAL_FLASH_GET_LATENCY())
 8002bc2:	4b19      	ldr	r3, [pc, #100]	@ (8002c28 <HAL_RCC_ClockConfig+0x278>)
 8002bc4:	681b      	ldr	r3, [r3, #0]
 8002bc6:	f003 0307 	and.w	r3, r3, #7
 8002bca:	683a      	ldr	r2, [r7, #0]
 8002bcc:	429a      	cmp	r2, r3
 8002bce:	d21b      	bcs.n	8002c08 <HAL_RCC_ClockConfig+0x258>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8002bd0:	4b15      	ldr	r3, [pc, #84]	@ (8002c28 <HAL_RCC_ClockConfig+0x278>)
 8002bd2:	681b      	ldr	r3, [r3, #0]
 8002bd4:	f023 0207 	bic.w	r2, r3, #7
 8002bd8:	4913      	ldr	r1, [pc, #76]	@ (8002c28 <HAL_RCC_ClockConfig+0x278>)
 8002bda:	683b      	ldr	r3, [r7, #0]
 8002bdc:	4313      	orrs	r3, r2
 8002bde:	600b      	str	r3, [r1, #0]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 8002be0:	f7fe fc5a 	bl	8001498 <HAL_GetTick>
 8002be4:	60f8      	str	r0, [r7, #12]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    while (__HAL_FLASH_GET_LATENCY() != FLatency)
 8002be6:	e008      	b.n	8002bfa <HAL_RCC_ClockConfig+0x24a>
    {
      if ((HAL_GetTick() - tickstart) > LATENCY_TIMEOUT_VALUE)
 8002be8:	f7fe fc56 	bl	8001498 <HAL_GetTick>
 8002bec:	4602      	mov	r2, r0
 8002bee:	68fb      	ldr	r3, [r7, #12]
 8002bf0:	1ad3      	subs	r3, r2, r3
 8002bf2:	2b02      	cmp	r3, #2
 8002bf4:	d901      	bls.n	8002bfa <HAL_RCC_ClockConfig+0x24a>
      {
        return HAL_TIMEOUT;
 8002bf6:	2303      	movs	r3, #3
 8002bf8:	e012      	b.n	8002c20 <HAL_RCC_ClockConfig+0x270>
    while (__HAL_FLASH_GET_LATENCY() != FLatency)
 8002bfa:	4b0b      	ldr	r3, [pc, #44]	@ (8002c28 <HAL_RCC_ClockConfig+0x278>)
 8002bfc:	681b      	ldr	r3, [r3, #0]
 8002bfe:	f003 0307 	and.w	r3, r3, #7
 8002c02:	683a      	ldr	r2, [r7, #0]
 8002c04:	429a      	cmp	r2, r3
 8002c06:	d1ef      	bne.n	8002be8 <HAL_RCC_ClockConfig+0x238>
  }

  /*---------------------------------------------------------------------------*/

  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetHCLKFreq();
 8002c08:	f000 f87e 	bl	8002d08 <HAL_RCC_GetHCLKFreq>
 8002c0c:	4603      	mov	r3, r0
 8002c0e:	4a07      	ldr	r2, [pc, #28]	@ (8002c2c <HAL_RCC_ClockConfig+0x27c>)
 8002c10:	6013      	str	r3, [r2, #0]

  /* Configure the source of time base considering new system clocks settings*/
  return HAL_InitTick(HAL_GetTickPrio());
 8002c12:	f7fe fc4d 	bl	80014b0 <HAL_GetTickPrio>
 8002c16:	4603      	mov	r3, r0
 8002c18:	4618      	mov	r0, r3
 8002c1a:	f7fe f9f7 	bl	800100c <HAL_InitTick>
 8002c1e:	4603      	mov	r3, r0
}
 8002c20:	4618      	mov	r0, r3
 8002c22:	3710      	adds	r7, #16
 8002c24:	46bd      	mov	sp, r7
 8002c26:	bd80      	pop	{r7, pc}
 8002c28:	58004000 	.word	0x58004000
 8002c2c:	20000008 	.word	0x20000008

08002c30 <HAL_RCC_GetSysClockFreq>:
  *
  *
  * @retval SYSCLK frequency
  */
uint32_t HAL_RCC_GetSysClockFreq(void)
{
 8002c30:	b590      	push	{r4, r7, lr}
 8002c32:	b085      	sub	sp, #20
 8002c34:	af00      	add	r7, sp, #0
  uint32_t pllsource;
  uint32_t sysclockfreq;
  uint32_t pllinputfreq;
  const uint32_t temp_sysclksrc = __HAL_RCC_GET_SYSCLK_SOURCE();
 8002c36:	f7ff f9d6 	bl	8001fe6 <LL_RCC_GetSysClkSource>
 8002c3a:	6078      	str	r0, [r7, #4]

  if (temp_sysclksrc == RCC_SYSCLKSOURCE_STATUS_MSI)
 8002c3c:	687b      	ldr	r3, [r7, #4]
 8002c3e:	2b00      	cmp	r3, #0
 8002c40:	d10a      	bne.n	8002c58 <HAL_RCC_GetSysClockFreq+0x28>
  {
    /* Retrieve MSI frequency range in HZ*/
    /* MSI used as system clock source */
    sysclockfreq = __LL_RCC_CALC_MSI_FREQ(LL_RCC_MSI_GetRange());
 8002c42:	f7ff f992 	bl	8001f6a <LL_RCC_MSI_GetRange>
 8002c46:	4603      	mov	r3, r0
 8002c48:	091b      	lsrs	r3, r3, #4
 8002c4a:	f003 030f 	and.w	r3, r3, #15
 8002c4e:	4a2b      	ldr	r2, [pc, #172]	@ (8002cfc <HAL_RCC_GetSysClockFreq+0xcc>)
 8002c50:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8002c54:	60fb      	str	r3, [r7, #12]
 8002c56:	e04b      	b.n	8002cf0 <HAL_RCC_GetSysClockFreq+0xc0>
  }
  else if (temp_sysclksrc == RCC_SYSCLKSOURCE_STATUS_HSI)
 8002c58:	687b      	ldr	r3, [r7, #4]
 8002c5a:	2b04      	cmp	r3, #4
 8002c5c:	d102      	bne.n	8002c64 <HAL_RCC_GetSysClockFreq+0x34>
  {
    /* HSI used as system clock source */
    sysclockfreq = HSI_VALUE;
 8002c5e:	4b28      	ldr	r3, [pc, #160]	@ (8002d00 <HAL_RCC_GetSysClockFreq+0xd0>)
 8002c60:	60fb      	str	r3, [r7, #12]
 8002c62:	e045      	b.n	8002cf0 <HAL_RCC_GetSysClockFreq+0xc0>
  }
  else if (temp_sysclksrc == RCC_SYSCLKSOURCE_STATUS_HSE)
 8002c64:	687b      	ldr	r3, [r7, #4]
 8002c66:	2b08      	cmp	r3, #8
 8002c68:	d10a      	bne.n	8002c80 <HAL_RCC_GetSysClockFreq+0x50>
  {
    /* HSE used as system clock source */
    if (LL_RCC_HSE_IsEnabledDiv2() == 1U)
 8002c6a:	f7fe ffab 	bl	8001bc4 <LL_RCC_HSE_IsEnabledDiv2>
 8002c6e:	4603      	mov	r3, r0
 8002c70:	2b01      	cmp	r3, #1
 8002c72:	d102      	bne.n	8002c7a <HAL_RCC_GetSysClockFreq+0x4a>
    {
      sysclockfreq = HSE_VALUE / 2U;
 8002c74:	4b22      	ldr	r3, [pc, #136]	@ (8002d00 <HAL_RCC_GetSysClockFreq+0xd0>)
 8002c76:	60fb      	str	r3, [r7, #12]
 8002c78:	e03a      	b.n	8002cf0 <HAL_RCC_GetSysClockFreq+0xc0>
    }
    else
    {
      sysclockfreq = HSE_VALUE;
 8002c7a:	4b22      	ldr	r3, [pc, #136]	@ (8002d04 <HAL_RCC_GetSysClockFreq+0xd4>)
 8002c7c:	60fb      	str	r3, [r7, #12]
 8002c7e:	e037      	b.n	8002cf0 <HAL_RCC_GetSysClockFreq+0xc0>
    }
  }
  else
  {
    /* PLL used as system clock  source */
    pllsource = LL_RCC_PLL_GetMainSource();
 8002c80:	f7ff faba 	bl	80021f8 <LL_RCC_PLL_GetMainSource>
 8002c84:	6038      	str	r0, [r7, #0]
    switch (pllsource)
 8002c86:	683b      	ldr	r3, [r7, #0]
 8002c88:	2b02      	cmp	r3, #2
 8002c8a:	d003      	beq.n	8002c94 <HAL_RCC_GetSysClockFreq+0x64>
 8002c8c:	683b      	ldr	r3, [r7, #0]
 8002c8e:	2b03      	cmp	r3, #3
 8002c90:	d003      	beq.n	8002c9a <HAL_RCC_GetSysClockFreq+0x6a>
 8002c92:	e00d      	b.n	8002cb0 <HAL_RCC_GetSysClockFreq+0x80>
    {
      case RCC_PLLSOURCE_HSI:  /* HSI used as PLL clock source */
        pllinputfreq = HSI_VALUE;
 8002c94:	4b1a      	ldr	r3, [pc, #104]	@ (8002d00 <HAL_RCC_GetSysClockFreq+0xd0>)
 8002c96:	60bb      	str	r3, [r7, #8]
        break;
 8002c98:	e015      	b.n	8002cc6 <HAL_RCC_GetSysClockFreq+0x96>
      case RCC_PLLSOURCE_HSE:  /* HSE used as PLL clock source */
        if (LL_RCC_HSE_IsEnabledDiv2() == 1U)
 8002c9a:	f7fe ff93 	bl	8001bc4 <LL_RCC_HSE_IsEnabledDiv2>
 8002c9e:	4603      	mov	r3, r0
 8002ca0:	2b01      	cmp	r3, #1
 8002ca2:	d102      	bne.n	8002caa <HAL_RCC_GetSysClockFreq+0x7a>
        {
          pllinputfreq = HSE_VALUE / 2U;
 8002ca4:	4b16      	ldr	r3, [pc, #88]	@ (8002d00 <HAL_RCC_GetSysClockFreq+0xd0>)
 8002ca6:	60bb      	str	r3, [r7, #8]
        }
        else
        {
          pllinputfreq = HSE_VALUE;
        }
        break;
 8002ca8:	e00d      	b.n	8002cc6 <HAL_RCC_GetSysClockFreq+0x96>
          pllinputfreq = HSE_VALUE;
 8002caa:	4b16      	ldr	r3, [pc, #88]	@ (8002d04 <HAL_RCC_GetSysClockFreq+0xd4>)
 8002cac:	60bb      	str	r3, [r7, #8]
        break;
 8002cae:	e00a      	b.n	8002cc6 <HAL_RCC_GetSysClockFreq+0x96>
      case RCC_PLLSOURCE_MSI:  /* MSI used as PLL clock source */
      default:
        pllinputfreq = __LL_RCC_CALC_MSI_FREQ(LL_RCC_MSI_GetRange());
 8002cb0:	f7ff f95b 	bl	8001f6a <LL_RCC_MSI_GetRange>
 8002cb4:	4603      	mov	r3, r0
 8002cb6:	091b      	lsrs	r3, r3, #4
 8002cb8:	f003 030f 	and.w	r3, r3, #15
 8002cbc:	4a0f      	ldr	r2, [pc, #60]	@ (8002cfc <HAL_RCC_GetSysClockFreq+0xcc>)
 8002cbe:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8002cc2:	60bb      	str	r3, [r7, #8]
        break;
 8002cc4:	bf00      	nop
    }
    sysclockfreq = __LL_RCC_CALC_PLLCLK_FREQ(pllinputfreq, LL_RCC_PLL_GetDivider(), LL_RCC_PLL_GetN(),
 8002cc6:	f7ff fa72 	bl	80021ae <LL_RCC_PLL_GetN>
 8002cca:	4602      	mov	r2, r0
 8002ccc:	68bb      	ldr	r3, [r7, #8]
 8002cce:	fb03 f402 	mul.w	r4, r3, r2
 8002cd2:	f7ff fa85 	bl	80021e0 <LL_RCC_PLL_GetDivider>
 8002cd6:	4603      	mov	r3, r0
 8002cd8:	091b      	lsrs	r3, r3, #4
 8002cda:	3301      	adds	r3, #1
 8002cdc:	fbb4 f4f3 	udiv	r4, r4, r3
 8002ce0:	f7ff fa72 	bl	80021c8 <LL_RCC_PLL_GetR>
 8002ce4:	4603      	mov	r3, r0
 8002ce6:	0f5b      	lsrs	r3, r3, #29
 8002ce8:	3301      	adds	r3, #1
 8002cea:	fbb4 f3f3 	udiv	r3, r4, r3
 8002cee:	60fb      	str	r3, [r7, #12]
                                             LL_RCC_PLL_GetR());
  }

  return sysclockfreq;
 8002cf0:	68fb      	ldr	r3, [r7, #12]
}
 8002cf2:	4618      	mov	r0, r3
 8002cf4:	3714      	adds	r7, #20
 8002cf6:	46bd      	mov	sp, r7
 8002cf8:	bd90      	pop	{r4, r7, pc}
 8002cfa:	bf00      	nop
 8002cfc:	08008b54 	.word	0x08008b54
 8002d00:	00f42400 	.word	0x00f42400
 8002d04:	01e84800 	.word	0x01e84800

08002d08 <HAL_RCC_GetHCLKFreq>:
/**
  * @brief  Return the HCLK frequency.
  * @retval HCLK frequency in Hz
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
 8002d08:	b598      	push	{r3, r4, r7, lr}
 8002d0a:	af00      	add	r7, sp, #0
  /* Get SysClock and Compute HCLK1 frequency ---------------------------*/
  return ((uint32_t)(__LL_RCC_CALC_HCLK1_FREQ(HAL_RCC_GetSysClockFreq(), LL_RCC_GetAHBPrescaler())));
 8002d0c:	f7ff ff90 	bl	8002c30 <HAL_RCC_GetSysClockFreq>
 8002d10:	4604      	mov	r4, r0
 8002d12:	f7ff f9dd 	bl	80020d0 <LL_RCC_GetAHBPrescaler>
 8002d16:	4603      	mov	r3, r0
 8002d18:	091b      	lsrs	r3, r3, #4
 8002d1a:	f003 030f 	and.w	r3, r3, #15
 8002d1e:	4a03      	ldr	r2, [pc, #12]	@ (8002d2c <HAL_RCC_GetHCLKFreq+0x24>)
 8002d20:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8002d24:	fbb4 f3f3 	udiv	r3, r4, r3
}
 8002d28:	4618      	mov	r0, r3
 8002d2a:	bd98      	pop	{r3, r4, r7, pc}
 8002d2c:	08008af4 	.word	0x08008af4

08002d30 <HAL_RCC_GetPCLK1Freq>:
  * @note   Each time PCLK1 changes, this function must be called to update the
  *         right PCLK1 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK1 frequency in Hz
  */
uint32_t HAL_RCC_GetPCLK1Freq(void)
{
 8002d30:	b598      	push	{r3, r4, r7, lr}
 8002d32:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return ((uint32_t)(__LL_RCC_CALC_PCLK1_FREQ(HAL_RCC_GetHCLKFreq(), LL_RCC_GetAPB1Prescaler())));
 8002d34:	f7ff ffe8 	bl	8002d08 <HAL_RCC_GetHCLKFreq>
 8002d38:	4604      	mov	r4, r0
 8002d3a:	f7ff f9f0 	bl	800211e <LL_RCC_GetAPB1Prescaler>
 8002d3e:	4603      	mov	r3, r0
 8002d40:	0a1b      	lsrs	r3, r3, #8
 8002d42:	f003 0307 	and.w	r3, r3, #7
 8002d46:	4a04      	ldr	r2, [pc, #16]	@ (8002d58 <HAL_RCC_GetPCLK1Freq+0x28>)
 8002d48:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8002d4c:	f003 031f 	and.w	r3, r3, #31
 8002d50:	fa24 f303 	lsr.w	r3, r4, r3
}
 8002d54:	4618      	mov	r0, r3
 8002d56:	bd98      	pop	{r3, r4, r7, pc}
 8002d58:	08008b34 	.word	0x08008b34

08002d5c <HAL_RCC_GetPCLK2Freq>:
  * @note   Each time PCLK2 changes, this function must be called to update the
  *         right PCLK2 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK2 frequency in Hz
  */
uint32_t HAL_RCC_GetPCLK2Freq(void)
{
 8002d5c:	b598      	push	{r3, r4, r7, lr}
 8002d5e:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK2 frequency ---------------------------*/
  return ((uint32_t)(__LL_RCC_CALC_PCLK2_FREQ(HAL_RCC_GetHCLKFreq(), LL_RCC_GetAPB2Prescaler())));
 8002d60:	f7ff ffd2 	bl	8002d08 <HAL_RCC_GetHCLKFreq>
 8002d64:	4604      	mov	r4, r0
 8002d66:	f7ff f9e6 	bl	8002136 <LL_RCC_GetAPB2Prescaler>
 8002d6a:	4603      	mov	r3, r0
 8002d6c:	0adb      	lsrs	r3, r3, #11
 8002d6e:	f003 0307 	and.w	r3, r3, #7
 8002d72:	4a04      	ldr	r2, [pc, #16]	@ (8002d84 <HAL_RCC_GetPCLK2Freq+0x28>)
 8002d74:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8002d78:	f003 031f 	and.w	r3, r3, #31
 8002d7c:	fa24 f303 	lsr.w	r3, r4, r3
}
 8002d80:	4618      	mov	r0, r3
 8002d82:	bd98      	pop	{r3, r4, r7, pc}
 8002d84:	08008b34 	.word	0x08008b34

08002d88 <HAL_RCC_GetClockConfig>:
  *                           will be configured.
  * @param  pFLatency         Pointer on the Flash Latency.
  * @retval None
  */
void HAL_RCC_GetClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t *pFLatency)
{
 8002d88:	b580      	push	{r7, lr}
 8002d8a:	b082      	sub	sp, #8
 8002d8c:	af00      	add	r7, sp, #0
 8002d8e:	6078      	str	r0, [r7, #4]
 8002d90:	6039      	str	r1, [r7, #0]
  /* Check the parameters */
  assert_param(RCC_ClkInitStruct != (void *)NULL);
  assert_param(pFLatency != (void *)NULL);

  /* Set all possible values for the Clock type parameter --------------------*/
  RCC_ClkInitStruct->ClockType = (RCC_CLOCKTYPE_SYSCLK | RCC_CLOCKTYPE_HCLK | RCC_CLOCKTYPE_PCLK1 |
 8002d92:	687b      	ldr	r3, [r7, #4]
 8002d94:	226f      	movs	r2, #111	@ 0x6f
 8002d96:	601a      	str	r2, [r3, #0]
                                  RCC_CLOCKTYPE_PCLK2 | RCC_CLOCKTYPE_HCLK2 | RCC_CLOCKTYPE_HCLK4);

  /* Get the SYSCLK configuration --------------------------------------------*/
  RCC_ClkInitStruct->SYSCLKSource = LL_RCC_GetSysClkSource();
 8002d98:	f7ff f925 	bl	8001fe6 <LL_RCC_GetSysClkSource>
 8002d9c:	4602      	mov	r2, r0
 8002d9e:	687b      	ldr	r3, [r7, #4]
 8002da0:	605a      	str	r2, [r3, #4]

  /* Get the HCLK configuration ----------------------------------------------*/
  RCC_ClkInitStruct->AHBCLKDivider = LL_RCC_GetAHBPrescaler();
 8002da2:	f7ff f995 	bl	80020d0 <LL_RCC_GetAHBPrescaler>
 8002da6:	4602      	mov	r2, r0
 8002da8:	687b      	ldr	r3, [r7, #4]
 8002daa:	609a      	str	r2, [r3, #8]

  /* Get the APB1 configuration ----------------------------------------------*/
  RCC_ClkInitStruct->APB1CLKDivider = LL_RCC_GetAPB1Prescaler();
 8002dac:	f7ff f9b7 	bl	800211e <LL_RCC_GetAPB1Prescaler>
 8002db0:	4602      	mov	r2, r0
 8002db2:	687b      	ldr	r3, [r7, #4]
 8002db4:	60da      	str	r2, [r3, #12]

  /* Get the APB2 configuration ----------------------------------------------*/
  RCC_ClkInitStruct->APB2CLKDivider = LL_RCC_GetAPB2Prescaler();
 8002db6:	f7ff f9be 	bl	8002136 <LL_RCC_GetAPB2Prescaler>
 8002dba:	4602      	mov	r2, r0
 8002dbc:	687b      	ldr	r3, [r7, #4]
 8002dbe:	611a      	str	r2, [r3, #16]

  /* Get the AHBCLK2Divider configuration ------------------------------------*/
  RCC_ClkInitStruct->AHBCLK2Divider = LL_C2_RCC_GetAHBPrescaler();
 8002dc0:	f7ff f992 	bl	80020e8 <LL_C2_RCC_GetAHBPrescaler>
 8002dc4:	4602      	mov	r2, r0
 8002dc6:	687b      	ldr	r3, [r7, #4]
 8002dc8:	615a      	str	r2, [r3, #20]

  /* Get the AHBCLK4Divider configuration ------------------------------------*/
  RCC_ClkInitStruct->AHBCLK4Divider = LL_RCC_GetAHB4Prescaler();
 8002dca:	f7ff f99a 	bl	8002102 <LL_RCC_GetAHB4Prescaler>
 8002dce:	4602      	mov	r2, r0
 8002dd0:	687b      	ldr	r3, [r7, #4]
 8002dd2:	619a      	str	r2, [r3, #24]

  /* Get the Flash Wait State (Latency) configuration ------------------------*/
  *pFLatency = __HAL_FLASH_GET_LATENCY();
 8002dd4:	4b04      	ldr	r3, [pc, #16]	@ (8002de8 <HAL_RCC_GetClockConfig+0x60>)
 8002dd6:	681b      	ldr	r3, [r3, #0]
 8002dd8:	f003 0207 	and.w	r2, r3, #7
 8002ddc:	683b      	ldr	r3, [r7, #0]
 8002dde:	601a      	str	r2, [r3, #0]
}
 8002de0:	bf00      	nop
 8002de2:	3708      	adds	r7, #8
 8002de4:	46bd      	mov	sp, r7
 8002de6:	bd80      	pop	{r7, pc}
 8002de8:	58004000 	.word	0x58004000

08002dec <RCC_SetFlashLatencyFromMSIRange>:
            voltage range.
  * @param  MSI_Range  MSI range value from @ref RCC_MSIRANGE_0 to @ref RCC_MSIRANGE_11
  * @retval HAL status
  */
static HAL_StatusTypeDef RCC_SetFlashLatencyFromMSIRange(uint32_t MSI_Range)
{
 8002dec:	b590      	push	{r4, r7, lr}
 8002dee:	b085      	sub	sp, #20
 8002df0:	af00      	add	r7, sp, #0
 8002df2:	6078      	str	r0, [r7, #4]

  /* Check the parameters */
  assert_param(IS_RCC_MSI_CLOCK_RANGE(MSI_Range));

  /* MSI frequency range in Hz */
  if (MSI_Range > RCC_MSIRANGE_11)
 8002df4:	687b      	ldr	r3, [r7, #4]
 8002df6:	2bb0      	cmp	r3, #176	@ 0xb0
 8002df8:	d903      	bls.n	8002e02 <RCC_SetFlashLatencyFromMSIRange+0x16>
  {
    msifreq = __LL_RCC_CALC_MSI_FREQ(RCC_MSIRANGE_11);
 8002dfa:	4b15      	ldr	r3, [pc, #84]	@ (8002e50 <RCC_SetFlashLatencyFromMSIRange+0x64>)
 8002dfc:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8002dfe:	60fb      	str	r3, [r7, #12]
 8002e00:	e007      	b.n	8002e12 <RCC_SetFlashLatencyFromMSIRange+0x26>
  }
  else
  {
    msifreq = __LL_RCC_CALC_MSI_FREQ(MSI_Range);
 8002e02:	687b      	ldr	r3, [r7, #4]
 8002e04:	091b      	lsrs	r3, r3, #4
 8002e06:	f003 030f 	and.w	r3, r3, #15
 8002e0a:	4a11      	ldr	r2, [pc, #68]	@ (8002e50 <RCC_SetFlashLatencyFromMSIRange+0x64>)
 8002e0c:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8002e10:	60fb      	str	r3, [r7, #12]
  }

  flash_clksrcfreq = __LL_RCC_CALC_HCLK4_FREQ(msifreq, LL_RCC_GetAHB4Prescaler());
 8002e12:	f7ff f976 	bl	8002102 <LL_RCC_GetAHB4Prescaler>
 8002e16:	4603      	mov	r3, r0
 8002e18:	091b      	lsrs	r3, r3, #4
 8002e1a:	f003 030f 	and.w	r3, r3, #15
 8002e1e:	4a0d      	ldr	r2, [pc, #52]	@ (8002e54 <RCC_SetFlashLatencyFromMSIRange+0x68>)
 8002e20:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8002e24:	68fa      	ldr	r2, [r7, #12]
 8002e26:	fbb2 f3f3 	udiv	r3, r2, r3
 8002e2a:	60bb      	str	r3, [r7, #8]

#if defined(PWR_CR1_VOS)
  return RCC_SetFlashLatency((flash_clksrcfreq / MEGA_HZ), HAL_PWREx_GetVoltageRange());
 8002e2c:	68bb      	ldr	r3, [r7, #8]
 8002e2e:	4a0a      	ldr	r2, [pc, #40]	@ (8002e58 <RCC_SetFlashLatencyFromMSIRange+0x6c>)
 8002e30:	fba2 2303 	umull	r2, r3, r2, r3
 8002e34:	0c9c      	lsrs	r4, r3, #18
 8002e36:	f7fe feb7 	bl	8001ba8 <HAL_PWREx_GetVoltageRange>
 8002e3a:	4603      	mov	r3, r0
 8002e3c:	4619      	mov	r1, r3
 8002e3e:	4620      	mov	r0, r4
 8002e40:	f000 f80c 	bl	8002e5c <RCC_SetFlashLatency>
 8002e44:	4603      	mov	r3, r0
#else
  return RCC_SetFlashLatency((flash_clksrcfreq / MEGA_HZ), PWR_REGULATOR_VOLTAGE_SCALE1);
#endif /* PWR_CR1_VOS */
}
 8002e46:	4618      	mov	r0, r3
 8002e48:	3714      	adds	r7, #20
 8002e4a:	46bd      	mov	sp, r7
 8002e4c:	bd90      	pop	{r4, r7, pc}
 8002e4e:	bf00      	nop
 8002e50:	08008b54 	.word	0x08008b54
 8002e54:	08008af4 	.word	0x08008af4
 8002e58:	431bde83 	.word	0x431bde83

08002e5c <RCC_SetFlashLatency>:
  * @param  Flash_ClkSrcFreq  Flash Clock Source (in MHz)
  * @param  VCORE_Voltage     Current Vcore voltage (PWR_REGULATOR_VOLTAGE_SCALE1 or PWR_REGULATOR_VOLTAGE_SCALE2)
  * @retval HAL status
  */
static HAL_StatusTypeDef RCC_SetFlashLatency(uint32_t Flash_ClkSrcFreq, uint32_t VCORE_Voltage)
{
 8002e5c:	b590      	push	{r4, r7, lr}
 8002e5e:	b093      	sub	sp, #76	@ 0x4c
 8002e60:	af00      	add	r7, sp, #0
 8002e62:	6078      	str	r0, [r7, #4]
 8002e64:	6039      	str	r1, [r7, #0]
  /* Flash Clock source (HCLK4) range in MHz with a VCORE is range1 */
  const uint32_t FLASH_CLK_SRC_RANGE_VOS1[] = {18UL, 36UL, 54UL, 64UL};
 8002e66:	4b37      	ldr	r3, [pc, #220]	@ (8002f44 <RCC_SetFlashLatency+0xe8>)
 8002e68:	f107 0428 	add.w	r4, r7, #40	@ 0x28
 8002e6c:	cb0f      	ldmia	r3, {r0, r1, r2, r3}
 8002e6e:	e884 000f 	stmia.w	r4, {r0, r1, r2, r3}
#if defined(PWR_CR1_VOS)
  /* Flash Clock source (HCLK4) range in MHz with a VCORE is range2 */
  const uint32_t FLASH_CLK_SRC_RANGE_VOS2[] = {6UL, 12UL, 16UL};
 8002e72:	4a35      	ldr	r2, [pc, #212]	@ (8002f48 <RCC_SetFlashLatency+0xec>)
 8002e74:	f107 031c 	add.w	r3, r7, #28
 8002e78:	ca07      	ldmia	r2, {r0, r1, r2}
 8002e7a:	e883 0007 	stmia.w	r3, {r0, r1, r2}
#endif /* PWR_CR1_VOS */
  /* Flash Latency range */
  const uint32_t FLASH_LATENCY_RANGE[] = {FLASH_LATENCY_0, FLASH_LATENCY_1, FLASH_LATENCY_2, FLASH_LATENCY_3};
 8002e7e:	4b33      	ldr	r3, [pc, #204]	@ (8002f4c <RCC_SetFlashLatency+0xf0>)
 8002e80:	f107 040c 	add.w	r4, r7, #12
 8002e84:	cb0f      	ldmia	r3, {r0, r1, r2, r3}
 8002e86:	e884 000f 	stmia.w	r4, {r0, r1, r2, r3}
  uint32_t latency   = FLASH_LATENCY_0;  /* default value 0WS */
 8002e8a:	2300      	movs	r3, #0
 8002e8c:	647b      	str	r3, [r7, #68]	@ 0x44
  uint32_t tickstart;

#if defined(PWR_CR1_VOS)
  if (VCORE_Voltage == PWR_REGULATOR_VOLTAGE_SCALE1)
 8002e8e:	683b      	ldr	r3, [r7, #0]
 8002e90:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 8002e94:	d11a      	bne.n	8002ecc <RCC_SetFlashLatency+0x70>
  {
    for (uint32_t index = 0; index < __COUNTOF(FLASH_CLK_SRC_RANGE_VOS1); index++)
 8002e96:	2300      	movs	r3, #0
 8002e98:	643b      	str	r3, [r7, #64]	@ 0x40
 8002e9a:	e013      	b.n	8002ec4 <RCC_SetFlashLatency+0x68>
    {
      if (Flash_ClkSrcFreq <= FLASH_CLK_SRC_RANGE_VOS1[index])
 8002e9c:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 8002e9e:	009b      	lsls	r3, r3, #2
 8002ea0:	3348      	adds	r3, #72	@ 0x48
 8002ea2:	443b      	add	r3, r7
 8002ea4:	f853 3c20 	ldr.w	r3, [r3, #-32]
 8002ea8:	687a      	ldr	r2, [r7, #4]
 8002eaa:	429a      	cmp	r2, r3
 8002eac:	d807      	bhi.n	8002ebe <RCC_SetFlashLatency+0x62>
      {
        latency = FLASH_LATENCY_RANGE[index];
 8002eae:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 8002eb0:	009b      	lsls	r3, r3, #2
 8002eb2:	3348      	adds	r3, #72	@ 0x48
 8002eb4:	443b      	add	r3, r7
 8002eb6:	f853 3c3c 	ldr.w	r3, [r3, #-60]
 8002eba:	647b      	str	r3, [r7, #68]	@ 0x44
        break;
 8002ebc:	e020      	b.n	8002f00 <RCC_SetFlashLatency+0xa4>
    for (uint32_t index = 0; index < __COUNTOF(FLASH_CLK_SRC_RANGE_VOS1); index++)
 8002ebe:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 8002ec0:	3301      	adds	r3, #1
 8002ec2:	643b      	str	r3, [r7, #64]	@ 0x40
 8002ec4:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 8002ec6:	2b03      	cmp	r3, #3
 8002ec8:	d9e8      	bls.n	8002e9c <RCC_SetFlashLatency+0x40>
 8002eca:	e019      	b.n	8002f00 <RCC_SetFlashLatency+0xa4>
      }
    }
  }
  else  /* PWR_REGULATOR_VOLTAGE_SCALE2 */
  {
    for (uint32_t index = 0; index < __COUNTOF(FLASH_CLK_SRC_RANGE_VOS2); index++)
 8002ecc:	2300      	movs	r3, #0
 8002ece:	63fb      	str	r3, [r7, #60]	@ 0x3c
 8002ed0:	e013      	b.n	8002efa <RCC_SetFlashLatency+0x9e>
    {
      if (Flash_ClkSrcFreq <= FLASH_CLK_SRC_RANGE_VOS2[index])
 8002ed2:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8002ed4:	009b      	lsls	r3, r3, #2
 8002ed6:	3348      	adds	r3, #72	@ 0x48
 8002ed8:	443b      	add	r3, r7
 8002eda:	f853 3c2c 	ldr.w	r3, [r3, #-44]
 8002ede:	687a      	ldr	r2, [r7, #4]
 8002ee0:	429a      	cmp	r2, r3
 8002ee2:	d807      	bhi.n	8002ef4 <RCC_SetFlashLatency+0x98>
      {
        latency = FLASH_LATENCY_RANGE[index];
 8002ee4:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8002ee6:	009b      	lsls	r3, r3, #2
 8002ee8:	3348      	adds	r3, #72	@ 0x48
 8002eea:	443b      	add	r3, r7
 8002eec:	f853 3c3c 	ldr.w	r3, [r3, #-60]
 8002ef0:	647b      	str	r3, [r7, #68]	@ 0x44
        break;
 8002ef2:	e005      	b.n	8002f00 <RCC_SetFlashLatency+0xa4>
    for (uint32_t index = 0; index < __COUNTOF(FLASH_CLK_SRC_RANGE_VOS2); index++)
 8002ef4:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8002ef6:	3301      	adds	r3, #1
 8002ef8:	63fb      	str	r3, [r7, #60]	@ 0x3c
 8002efa:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8002efc:	2b02      	cmp	r3, #2
 8002efe:	d9e8      	bls.n	8002ed2 <RCC_SetFlashLatency+0x76>
      break;
    }
  }
#endif /* PWR_CR1_VOS */

  __HAL_FLASH_SET_LATENCY(latency);
 8002f00:	4b13      	ldr	r3, [pc, #76]	@ (8002f50 <RCC_SetFlashLatency+0xf4>)
 8002f02:	681b      	ldr	r3, [r3, #0]
 8002f04:	f023 0207 	bic.w	r2, r3, #7
 8002f08:	4911      	ldr	r1, [pc, #68]	@ (8002f50 <RCC_SetFlashLatency+0xf4>)
 8002f0a:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 8002f0c:	4313      	orrs	r3, r2
 8002f0e:	600b      	str	r3, [r1, #0]

  /* Get Start Tick*/
  tickstart = HAL_GetTick();
 8002f10:	f7fe fac2 	bl	8001498 <HAL_GetTick>
 8002f14:	63b8      	str	r0, [r7, #56]	@ 0x38

  /* Check that the new number of wait states is taken into account to access the Flash
     memory by reading the FLASH_ACR register */
  while (__HAL_FLASH_GET_LATENCY() != latency)
 8002f16:	e008      	b.n	8002f2a <RCC_SetFlashLatency+0xce>
  {
    if ((HAL_GetTick() - tickstart) > LATENCY_TIMEOUT_VALUE)
 8002f18:	f7fe fabe 	bl	8001498 <HAL_GetTick>
 8002f1c:	4602      	mov	r2, r0
 8002f1e:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8002f20:	1ad3      	subs	r3, r2, r3
 8002f22:	2b02      	cmp	r3, #2
 8002f24:	d901      	bls.n	8002f2a <RCC_SetFlashLatency+0xce>
    {
      return HAL_TIMEOUT;
 8002f26:	2303      	movs	r3, #3
 8002f28:	e007      	b.n	8002f3a <RCC_SetFlashLatency+0xde>
  while (__HAL_FLASH_GET_LATENCY() != latency)
 8002f2a:	4b09      	ldr	r3, [pc, #36]	@ (8002f50 <RCC_SetFlashLatency+0xf4>)
 8002f2c:	681b      	ldr	r3, [r3, #0]
 8002f2e:	f003 0307 	and.w	r3, r3, #7
 8002f32:	6c7a      	ldr	r2, [r7, #68]	@ 0x44
 8002f34:	429a      	cmp	r2, r3
 8002f36:	d1ef      	bne.n	8002f18 <RCC_SetFlashLatency+0xbc>
    }
  }
  return HAL_OK;
 8002f38:	2300      	movs	r3, #0
}
 8002f3a:	4618      	mov	r0, r3
 8002f3c:	374c      	adds	r7, #76	@ 0x4c
 8002f3e:	46bd      	mov	sp, r7
 8002f40:	bd90      	pop	{r4, r7, pc}
 8002f42:	bf00      	nop
 8002f44:	08008a20 	.word	0x08008a20
 8002f48:	08008a30 	.word	0x08008a30
 8002f4c:	08008a3c 	.word	0x08008a3c
 8002f50:	58004000 	.word	0x58004000

08002f54 <LL_RCC_LSE_IsEnabled>:
{
 8002f54:	b480      	push	{r7}
 8002f56:	af00      	add	r7, sp, #0
  return ((READ_BIT(RCC->BDCR, RCC_BDCR_LSEON) == (RCC_BDCR_LSEON)) ? 1UL : 0UL);
 8002f58:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 8002f5c:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8002f60:	f003 0301 	and.w	r3, r3, #1
 8002f64:	2b01      	cmp	r3, #1
 8002f66:	d101      	bne.n	8002f6c <LL_RCC_LSE_IsEnabled+0x18>
 8002f68:	2301      	movs	r3, #1
 8002f6a:	e000      	b.n	8002f6e <LL_RCC_LSE_IsEnabled+0x1a>
 8002f6c:	2300      	movs	r3, #0
}
 8002f6e:	4618      	mov	r0, r3
 8002f70:	46bd      	mov	sp, r7
 8002f72:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002f76:	4770      	bx	lr

08002f78 <LL_RCC_LSE_IsReady>:
{
 8002f78:	b480      	push	{r7}
 8002f7a:	af00      	add	r7, sp, #0
  return ((READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == (RCC_BDCR_LSERDY)) ? 1UL : 0UL);
 8002f7c:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 8002f80:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8002f84:	f003 0302 	and.w	r3, r3, #2
 8002f88:	2b02      	cmp	r3, #2
 8002f8a:	d101      	bne.n	8002f90 <LL_RCC_LSE_IsReady+0x18>
 8002f8c:	2301      	movs	r3, #1
 8002f8e:	e000      	b.n	8002f92 <LL_RCC_LSE_IsReady+0x1a>
 8002f90:	2300      	movs	r3, #0
}
 8002f92:	4618      	mov	r0, r3
 8002f94:	46bd      	mov	sp, r7
 8002f96:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002f9a:	4770      	bx	lr

08002f9c <LL_RCC_SetRFWKPClockSource>:
{
 8002f9c:	b480      	push	{r7}
 8002f9e:	b083      	sub	sp, #12
 8002fa0:	af00      	add	r7, sp, #0
 8002fa2:	6078      	str	r0, [r7, #4]
  MODIFY_REG(RCC->CSR, RCC_CSR_RFWKPSEL, Source);
 8002fa4:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 8002fa8:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 8002fac:	f423 4240 	bic.w	r2, r3, #49152	@ 0xc000
 8002fb0:	f04f 41b0 	mov.w	r1, #1476395008	@ 0x58000000
 8002fb4:	687b      	ldr	r3, [r7, #4]
 8002fb6:	4313      	orrs	r3, r2
 8002fb8:	f8c1 3094 	str.w	r3, [r1, #148]	@ 0x94
}
 8002fbc:	bf00      	nop
 8002fbe:	370c      	adds	r7, #12
 8002fc0:	46bd      	mov	sp, r7
 8002fc2:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002fc6:	4770      	bx	lr

08002fc8 <LL_RCC_SetSMPSClockSource>:
{
 8002fc8:	b480      	push	{r7}
 8002fca:	b083      	sub	sp, #12
 8002fcc:	af00      	add	r7, sp, #0
 8002fce:	6078      	str	r0, [r7, #4]
  MODIFY_REG(RCC->SMPSCR, RCC_SMPSCR_SMPSSEL, SMPSSource);
 8002fd0:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 8002fd4:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8002fd6:	f023 0203 	bic.w	r2, r3, #3
 8002fda:	f04f 41b0 	mov.w	r1, #1476395008	@ 0x58000000
 8002fde:	687b      	ldr	r3, [r7, #4]
 8002fe0:	4313      	orrs	r3, r2
 8002fe2:	624b      	str	r3, [r1, #36]	@ 0x24
}
 8002fe4:	bf00      	nop
 8002fe6:	370c      	adds	r7, #12
 8002fe8:	46bd      	mov	sp, r7
 8002fea:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002fee:	4770      	bx	lr

08002ff0 <LL_RCC_SetSMPSPrescaler>:
{
 8002ff0:	b480      	push	{r7}
 8002ff2:	b083      	sub	sp, #12
 8002ff4:	af00      	add	r7, sp, #0
 8002ff6:	6078      	str	r0, [r7, #4]
  MODIFY_REG(RCC->SMPSCR, RCC_SMPSCR_SMPSDIV, Prescaler);
 8002ff8:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 8002ffc:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8002ffe:	f023 0230 	bic.w	r2, r3, #48	@ 0x30
 8003002:	f04f 41b0 	mov.w	r1, #1476395008	@ 0x58000000
 8003006:	687b      	ldr	r3, [r7, #4]
 8003008:	4313      	orrs	r3, r2
 800300a:	624b      	str	r3, [r1, #36]	@ 0x24
}
 800300c:	bf00      	nop
 800300e:	370c      	adds	r7, #12
 8003010:	46bd      	mov	sp, r7
 8003012:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003016:	4770      	bx	lr

08003018 <LL_RCC_SetUSARTClockSource>:
{
 8003018:	b480      	push	{r7}
 800301a:	b083      	sub	sp, #12
 800301c:	af00      	add	r7, sp, #0
 800301e:	6078      	str	r0, [r7, #4]
  MODIFY_REG(RCC->CCIPR, RCC_CCIPR_USART1SEL, USARTxSource);
 8003020:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 8003024:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8003028:	f023 0203 	bic.w	r2, r3, #3
 800302c:	f04f 41b0 	mov.w	r1, #1476395008	@ 0x58000000
 8003030:	687b      	ldr	r3, [r7, #4]
 8003032:	4313      	orrs	r3, r2
 8003034:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
}
 8003038:	bf00      	nop
 800303a:	370c      	adds	r7, #12
 800303c:	46bd      	mov	sp, r7
 800303e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003042:	4770      	bx	lr

08003044 <LL_RCC_SetLPUARTClockSource>:
{
 8003044:	b480      	push	{r7}
 8003046:	b083      	sub	sp, #12
 8003048:	af00      	add	r7, sp, #0
 800304a:	6078      	str	r0, [r7, #4]
  MODIFY_REG(RCC->CCIPR, RCC_CCIPR_LPUART1SEL, LPUARTxSource);
 800304c:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 8003050:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8003054:	f423 6240 	bic.w	r2, r3, #3072	@ 0xc00
 8003058:	f04f 41b0 	mov.w	r1, #1476395008	@ 0x58000000
 800305c:	687b      	ldr	r3, [r7, #4]
 800305e:	4313      	orrs	r3, r2
 8003060:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
}
 8003064:	bf00      	nop
 8003066:	370c      	adds	r7, #12
 8003068:	46bd      	mov	sp, r7
 800306a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800306e:	4770      	bx	lr

08003070 <LL_RCC_SetI2CClockSource>:
{
 8003070:	b480      	push	{r7}
 8003072:	b083      	sub	sp, #12
 8003074:	af00      	add	r7, sp, #0
 8003076:	6078      	str	r0, [r7, #4]
  MODIFY_REG(RCC->CCIPR, ((I2CxSource >> 4) & 0x000FF000U), ((I2CxSource << 4) & 0x000FF000U));
 8003078:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 800307c:	f8d3 2088 	ldr.w	r2, [r3, #136]	@ 0x88
 8003080:	687b      	ldr	r3, [r7, #4]
 8003082:	091b      	lsrs	r3, r3, #4
 8003084:	f403 237f 	and.w	r3, r3, #1044480	@ 0xff000
 8003088:	43db      	mvns	r3, r3
 800308a:	401a      	ands	r2, r3
 800308c:	687b      	ldr	r3, [r7, #4]
 800308e:	011b      	lsls	r3, r3, #4
 8003090:	f403 237f 	and.w	r3, r3, #1044480	@ 0xff000
 8003094:	f04f 41b0 	mov.w	r1, #1476395008	@ 0x58000000
 8003098:	4313      	orrs	r3, r2
 800309a:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
}
 800309e:	bf00      	nop
 80030a0:	370c      	adds	r7, #12
 80030a2:	46bd      	mov	sp, r7
 80030a4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80030a8:	4770      	bx	lr

080030aa <LL_RCC_SetLPTIMClockSource>:
{
 80030aa:	b480      	push	{r7}
 80030ac:	b083      	sub	sp, #12
 80030ae:	af00      	add	r7, sp, #0
 80030b0:	6078      	str	r0, [r7, #4]
  MODIFY_REG(RCC->CCIPR, (LPTIMxSource & 0xFFFF0000U), (LPTIMxSource << 16));
 80030b2:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 80030b6:	f8d3 2088 	ldr.w	r2, [r3, #136]	@ 0x88
 80030ba:	687b      	ldr	r3, [r7, #4]
 80030bc:	0c1b      	lsrs	r3, r3, #16
 80030be:	041b      	lsls	r3, r3, #16
 80030c0:	43db      	mvns	r3, r3
 80030c2:	401a      	ands	r2, r3
 80030c4:	687b      	ldr	r3, [r7, #4]
 80030c6:	041b      	lsls	r3, r3, #16
 80030c8:	f04f 41b0 	mov.w	r1, #1476395008	@ 0x58000000
 80030cc:	4313      	orrs	r3, r2
 80030ce:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
}
 80030d2:	bf00      	nop
 80030d4:	370c      	adds	r7, #12
 80030d6:	46bd      	mov	sp, r7
 80030d8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80030dc:	4770      	bx	lr

080030de <LL_RCC_SetSAIClockSource>:
{
 80030de:	b480      	push	{r7}
 80030e0:	b083      	sub	sp, #12
 80030e2:	af00      	add	r7, sp, #0
 80030e4:	6078      	str	r0, [r7, #4]
  MODIFY_REG(RCC->CCIPR, RCC_CCIPR_SAI1SEL, SAIxSource);
 80030e6:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 80030ea:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 80030ee:	f423 0240 	bic.w	r2, r3, #12582912	@ 0xc00000
 80030f2:	f04f 41b0 	mov.w	r1, #1476395008	@ 0x58000000
 80030f6:	687b      	ldr	r3, [r7, #4]
 80030f8:	4313      	orrs	r3, r2
 80030fa:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
}
 80030fe:	bf00      	nop
 8003100:	370c      	adds	r7, #12
 8003102:	46bd      	mov	sp, r7
 8003104:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003108:	4770      	bx	lr

0800310a <LL_RCC_SetRNGClockSource>:
{
 800310a:	b480      	push	{r7}
 800310c:	b083      	sub	sp, #12
 800310e:	af00      	add	r7, sp, #0
 8003110:	6078      	str	r0, [r7, #4]
  MODIFY_REG(RCC->CCIPR, RCC_CCIPR_RNGSEL, RNGxSource);
 8003112:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 8003116:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 800311a:	f023 4240 	bic.w	r2, r3, #3221225472	@ 0xc0000000
 800311e:	f04f 41b0 	mov.w	r1, #1476395008	@ 0x58000000
 8003122:	687b      	ldr	r3, [r7, #4]
 8003124:	4313      	orrs	r3, r2
 8003126:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
}
 800312a:	bf00      	nop
 800312c:	370c      	adds	r7, #12
 800312e:	46bd      	mov	sp, r7
 8003130:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003134:	4770      	bx	lr

08003136 <LL_RCC_SetCLK48ClockSource>:
{
 8003136:	b480      	push	{r7}
 8003138:	b083      	sub	sp, #12
 800313a:	af00      	add	r7, sp, #0
 800313c:	6078      	str	r0, [r7, #4]
  MODIFY_REG(RCC->CCIPR, RCC_CCIPR_CLK48SEL, CLK48xSource);
 800313e:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 8003142:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8003146:	f023 6240 	bic.w	r2, r3, #201326592	@ 0xc000000
 800314a:	f04f 41b0 	mov.w	r1, #1476395008	@ 0x58000000
 800314e:	687b      	ldr	r3, [r7, #4]
 8003150:	4313      	orrs	r3, r2
 8003152:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
}
 8003156:	bf00      	nop
 8003158:	370c      	adds	r7, #12
 800315a:	46bd      	mov	sp, r7
 800315c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003160:	4770      	bx	lr

08003162 <LL_RCC_SetUSBClockSource>:
{
 8003162:	b580      	push	{r7, lr}
 8003164:	b082      	sub	sp, #8
 8003166:	af00      	add	r7, sp, #0
 8003168:	6078      	str	r0, [r7, #4]
  LL_RCC_SetCLK48ClockSource(USBxSource);
 800316a:	6878      	ldr	r0, [r7, #4]
 800316c:	f7ff ffe3 	bl	8003136 <LL_RCC_SetCLK48ClockSource>
}
 8003170:	bf00      	nop
 8003172:	3708      	adds	r7, #8
 8003174:	46bd      	mov	sp, r7
 8003176:	bd80      	pop	{r7, pc}

08003178 <LL_RCC_SetADCClockSource>:
{
 8003178:	b480      	push	{r7}
 800317a:	b083      	sub	sp, #12
 800317c:	af00      	add	r7, sp, #0
 800317e:	6078      	str	r0, [r7, #4]
  MODIFY_REG(RCC->CCIPR, RCC_CCIPR_ADCSEL, ADCxSource);
 8003180:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 8003184:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8003188:	f023 5240 	bic.w	r2, r3, #805306368	@ 0x30000000
 800318c:	f04f 41b0 	mov.w	r1, #1476395008	@ 0x58000000
 8003190:	687b      	ldr	r3, [r7, #4]
 8003192:	4313      	orrs	r3, r2
 8003194:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
}
 8003198:	bf00      	nop
 800319a:	370c      	adds	r7, #12
 800319c:	46bd      	mov	sp, r7
 800319e:	f85d 7b04 	ldr.w	r7, [sp], #4
 80031a2:	4770      	bx	lr

080031a4 <LL_RCC_SetRTCClockSource>:
{
 80031a4:	b480      	push	{r7}
 80031a6:	b083      	sub	sp, #12
 80031a8:	af00      	add	r7, sp, #0
 80031aa:	6078      	str	r0, [r7, #4]
  MODIFY_REG(RCC->BDCR, RCC_BDCR_RTCSEL, Source);
 80031ac:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 80031b0:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 80031b4:	f423 7240 	bic.w	r2, r3, #768	@ 0x300
 80031b8:	f04f 41b0 	mov.w	r1, #1476395008	@ 0x58000000
 80031bc:	687b      	ldr	r3, [r7, #4]
 80031be:	4313      	orrs	r3, r2
 80031c0:	f8c1 3090 	str.w	r3, [r1, #144]	@ 0x90
}
 80031c4:	bf00      	nop
 80031c6:	370c      	adds	r7, #12
 80031c8:	46bd      	mov	sp, r7
 80031ca:	f85d 7b04 	ldr.w	r7, [sp], #4
 80031ce:	4770      	bx	lr

080031d0 <LL_RCC_GetRTCClockSource>:
{
 80031d0:	b480      	push	{r7}
 80031d2:	af00      	add	r7, sp, #0
  return (uint32_t)(READ_BIT(RCC->BDCR, RCC_BDCR_RTCSEL));
 80031d4:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 80031d8:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 80031dc:	f403 7340 	and.w	r3, r3, #768	@ 0x300
}
 80031e0:	4618      	mov	r0, r3
 80031e2:	46bd      	mov	sp, r7
 80031e4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80031e8:	4770      	bx	lr

080031ea <LL_RCC_ForceBackupDomainReset>:
{
 80031ea:	b480      	push	{r7}
 80031ec:	af00      	add	r7, sp, #0
  SET_BIT(RCC->BDCR, RCC_BDCR_BDRST);
 80031ee:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 80031f2:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 80031f6:	f04f 42b0 	mov.w	r2, #1476395008	@ 0x58000000
 80031fa:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 80031fe:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90
}
 8003202:	bf00      	nop
 8003204:	46bd      	mov	sp, r7
 8003206:	f85d 7b04 	ldr.w	r7, [sp], #4
 800320a:	4770      	bx	lr

0800320c <LL_RCC_ReleaseBackupDomainReset>:
{
 800320c:	b480      	push	{r7}
 800320e:	af00      	add	r7, sp, #0
  CLEAR_BIT(RCC->BDCR, RCC_BDCR_BDRST);
 8003210:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 8003214:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8003218:	f04f 42b0 	mov.w	r2, #1476395008	@ 0x58000000
 800321c:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 8003220:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90
}
 8003224:	bf00      	nop
 8003226:	46bd      	mov	sp, r7
 8003228:	f85d 7b04 	ldr.w	r7, [sp], #4
 800322c:	4770      	bx	lr

0800322e <LL_RCC_PLLSAI1_Enable>:
{
 800322e:	b480      	push	{r7}
 8003230:	af00      	add	r7, sp, #0
  SET_BIT(RCC->CR, RCC_CR_PLLSAI1ON);
 8003232:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 8003236:	681b      	ldr	r3, [r3, #0]
 8003238:	f04f 42b0 	mov.w	r2, #1476395008	@ 0x58000000
 800323c:	f043 6380 	orr.w	r3, r3, #67108864	@ 0x4000000
 8003240:	6013      	str	r3, [r2, #0]
}
 8003242:	bf00      	nop
 8003244:	46bd      	mov	sp, r7
 8003246:	f85d 7b04 	ldr.w	r7, [sp], #4
 800324a:	4770      	bx	lr

0800324c <LL_RCC_PLLSAI1_Disable>:
{
 800324c:	b480      	push	{r7}
 800324e:	af00      	add	r7, sp, #0
  CLEAR_BIT(RCC->CR, RCC_CR_PLLSAI1ON);
 8003250:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 8003254:	681b      	ldr	r3, [r3, #0]
 8003256:	f04f 42b0 	mov.w	r2, #1476395008	@ 0x58000000
 800325a:	f023 6380 	bic.w	r3, r3, #67108864	@ 0x4000000
 800325e:	6013      	str	r3, [r2, #0]
}
 8003260:	bf00      	nop
 8003262:	46bd      	mov	sp, r7
 8003264:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003268:	4770      	bx	lr

0800326a <LL_RCC_PLLSAI1_IsReady>:
{
 800326a:	b480      	push	{r7}
 800326c:	af00      	add	r7, sp, #0
  return ((READ_BIT(RCC->CR, RCC_CR_PLLSAI1RDY) == (RCC_CR_PLLSAI1RDY)) ? 1UL : 0UL);
 800326e:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 8003272:	681b      	ldr	r3, [r3, #0]
 8003274:	f003 6300 	and.w	r3, r3, #134217728	@ 0x8000000
 8003278:	f1b3 6f00 	cmp.w	r3, #134217728	@ 0x8000000
 800327c:	d101      	bne.n	8003282 <LL_RCC_PLLSAI1_IsReady+0x18>
 800327e:	2301      	movs	r3, #1
 8003280:	e000      	b.n	8003284 <LL_RCC_PLLSAI1_IsReady+0x1a>
 8003282:	2300      	movs	r3, #0
}
 8003284:	4618      	mov	r0, r3
 8003286:	46bd      	mov	sp, r7
 8003288:	f85d 7b04 	ldr.w	r7, [sp], #4
 800328c:	4770      	bx	lr

0800328e <HAL_RCCEx_PeriphCLKConfig>:
  *         the RTC clock source: in this case the access to Backup domain is enabled.
  *
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCCEx_PeriphCLKConfig(RCC_PeriphCLKInitTypeDef  *PeriphClkInit)
{
 800328e:	b580      	push	{r7, lr}
 8003290:	b088      	sub	sp, #32
 8003292:	af00      	add	r7, sp, #0
 8003294:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  HAL_StatusTypeDef ret     = HAL_OK;      /* Intermediate status */
 8003296:	2300      	movs	r3, #0
 8003298:	77fb      	strb	r3, [r7, #31]
  HAL_StatusTypeDef status  = HAL_OK;   /* Final status */
 800329a:	2300      	movs	r3, #0
 800329c:	77bb      	strb	r3, [r7, #30]
  /* Check the parameters */
  assert_param(IS_RCC_PERIPHCLOCK(PeriphClkInit->PeriphClockSelection));

#if defined(SAI1)
  /*-------------------------- SAI1 clock source configuration ---------------------*/
  if ((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI1) == RCC_PERIPHCLK_SAI1))
 800329e:	687b      	ldr	r3, [r7, #4]
 80032a0:	681b      	ldr	r3, [r3, #0]
 80032a2:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 80032a6:	2b00      	cmp	r3, #0
 80032a8:	d034      	beq.n	8003314 <HAL_RCCEx_PeriphCLKConfig+0x86>
  {
    /* Check the parameters */
    assert_param(IS_RCC_SAI1CLK(PeriphClkInit->Sai1ClockSelection));

    switch (PeriphClkInit->Sai1ClockSelection)
 80032aa:	687b      	ldr	r3, [r7, #4]
 80032ac:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80032ae:	f5b3 0f40 	cmp.w	r3, #12582912	@ 0xc00000
 80032b2:	d021      	beq.n	80032f8 <HAL_RCCEx_PeriphCLKConfig+0x6a>
 80032b4:	f5b3 0f40 	cmp.w	r3, #12582912	@ 0xc00000
 80032b8:	d81b      	bhi.n	80032f2 <HAL_RCCEx_PeriphCLKConfig+0x64>
 80032ba:	f5b3 0f00 	cmp.w	r3, #8388608	@ 0x800000
 80032be:	d01d      	beq.n	80032fc <HAL_RCCEx_PeriphCLKConfig+0x6e>
 80032c0:	f5b3 0f00 	cmp.w	r3, #8388608	@ 0x800000
 80032c4:	d815      	bhi.n	80032f2 <HAL_RCCEx_PeriphCLKConfig+0x64>
 80032c6:	2b00      	cmp	r3, #0
 80032c8:	d00b      	beq.n	80032e2 <HAL_RCCEx_PeriphCLKConfig+0x54>
 80032ca:	f5b3 0f80 	cmp.w	r3, #4194304	@ 0x400000
 80032ce:	d110      	bne.n	80032f2 <HAL_RCCEx_PeriphCLKConfig+0x64>
    {
      case RCC_SAI1CLKSOURCE_PLL:      /* PLL is used as clock source for SAI1 */
        /* Enable SAI1 Clock output generated form System PLL . */
        __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_SAI1CLK);
 80032d0:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 80032d4:	68db      	ldr	r3, [r3, #12]
 80032d6:	f04f 42b0 	mov.w	r2, #1476395008	@ 0x58000000
 80032da:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 80032de:	60d3      	str	r3, [r2, #12]

        /* SAI1 clock source config set later after clock selection check */
        break;
 80032e0:	e00d      	b.n	80032fe <HAL_RCCEx_PeriphCLKConfig+0x70>

      case RCC_SAI1CLKSOURCE_PLLSAI1: /* PLLSAI1 is used as clock source for SAI1 */
        /* PLLSAI1 parameters N & P configuration and clock output (PLLSAI1ClockOut) */
        ret = RCCEx_PLLSAI1_ConfigNP(&(PeriphClkInit->PLLSAI1));
 80032e2:	687b      	ldr	r3, [r7, #4]
 80032e4:	3304      	adds	r3, #4
 80032e6:	4618      	mov	r0, r3
 80032e8:	f000 f947 	bl	800357a <RCCEx_PLLSAI1_ConfigNP>
 80032ec:	4603      	mov	r3, r0
 80032ee:	77fb      	strb	r3, [r7, #31]
        /* SAI1 clock source config set later after clock selection check */
        break;
 80032f0:	e005      	b.n	80032fe <HAL_RCCEx_PeriphCLKConfig+0x70>
      case RCC_SAI1CLKSOURCE_HSI:

        break;

      default:
        ret = HAL_ERROR;
 80032f2:	2301      	movs	r3, #1
 80032f4:	77fb      	strb	r3, [r7, #31]
        break;
 80032f6:	e002      	b.n	80032fe <HAL_RCCEx_PeriphCLKConfig+0x70>
        break;
 80032f8:	bf00      	nop
 80032fa:	e000      	b.n	80032fe <HAL_RCCEx_PeriphCLKConfig+0x70>
        break;
 80032fc:	bf00      	nop
    }

    if (ret == HAL_OK)
 80032fe:	7ffb      	ldrb	r3, [r7, #31]
 8003300:	2b00      	cmp	r3, #0
 8003302:	d105      	bne.n	8003310 <HAL_RCCEx_PeriphCLKConfig+0x82>
    {
      /* Set the source of SAI1 clock*/
      __HAL_RCC_SAI1_CONFIG(PeriphClkInit->Sai1ClockSelection);
 8003304:	687b      	ldr	r3, [r7, #4]
 8003306:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8003308:	4618      	mov	r0, r3
 800330a:	f7ff fee8 	bl	80030de <LL_RCC_SetSAIClockSource>
 800330e:	e001      	b.n	8003314 <HAL_RCCEx_PeriphCLKConfig+0x86>
    }
    else
    {
      /* set overall return value */
      status = ret;
 8003310:	7ffb      	ldrb	r3, [r7, #31]
 8003312:	77bb      	strb	r3, [r7, #30]
    }
  }
#endif /* SAI1 */

  /*-------------------------- RTC clock source configuration ----------------------*/
  if ((PeriphClkInit->PeriphClockSelection & RCC_PERIPHCLK_RTC) == RCC_PERIPHCLK_RTC)
 8003314:	687b      	ldr	r3, [r7, #4]
 8003316:	681b      	ldr	r3, [r3, #0]
 8003318:	f403 6300 	and.w	r3, r3, #2048	@ 0x800
 800331c:	2b00      	cmp	r3, #0
 800331e:	d046      	beq.n	80033ae <HAL_RCCEx_PeriphCLKConfig+0x120>
  {
    uint32_t rtcclocksource = LL_RCC_GetRTCClockSource();
 8003320:	f7ff ff56 	bl	80031d0 <LL_RCC_GetRTCClockSource>
 8003324:	61b8      	str	r0, [r7, #24]

    /* Check for RTC Parameters used to output RTCCLK */
    assert_param(IS_RCC_RTCCLKSOURCE(PeriphClkInit->RTCClockSelection));

    /* Configure the clock source only if a different source is expected */
    if (rtcclocksource != PeriphClkInit->RTCClockSelection)
 8003326:	687b      	ldr	r3, [r7, #4]
 8003328:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800332a:	69ba      	ldr	r2, [r7, #24]
 800332c:	429a      	cmp	r2, r3
 800332e:	d03c      	beq.n	80033aa <HAL_RCCEx_PeriphCLKConfig+0x11c>
    {
      /* Enable write access to Backup domain */
      HAL_PWR_EnableBkUpAccess();
 8003330:	f7fe fc2a 	bl	8001b88 <HAL_PWR_EnableBkUpAccess>

      /* If a clock source is not yet selected */
      if (rtcclocksource == RCC_RTCCLKSOURCE_NONE)
 8003334:	69bb      	ldr	r3, [r7, #24]
 8003336:	2b00      	cmp	r3, #0
 8003338:	d105      	bne.n	8003346 <HAL_RCCEx_PeriphCLKConfig+0xb8>
      {
        /* Directly set the configuration of the clock source selection */
        LL_RCC_SetRTCClockSource(PeriphClkInit->RTCClockSelection);
 800333a:	687b      	ldr	r3, [r7, #4]
 800333c:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800333e:	4618      	mov	r0, r3
 8003340:	f7ff ff30 	bl	80031a4 <LL_RCC_SetRTCClockSource>
 8003344:	e02e      	b.n	80033a4 <HAL_RCCEx_PeriphCLKConfig+0x116>
      }
      else /* A clock source is already selected */
      {
        /* Store the content of BDCR register before the reset of Backup Domain */
        uint32_t bdcr = LL_RCC_ReadReg(BDCR);
 8003346:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 800334a:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 800334e:	617b      	str	r3, [r7, #20]

        /* RTC Clock selection can be changed only if the Backup Domain is reset */
        LL_RCC_ForceBackupDomainReset();
 8003350:	f7ff ff4b 	bl	80031ea <LL_RCC_ForceBackupDomainReset>
        LL_RCC_ReleaseBackupDomainReset();
 8003354:	f7ff ff5a 	bl	800320c <LL_RCC_ReleaseBackupDomainReset>

        /* Set the value of the clock source selection */
        MODIFY_REG(bdcr, RCC_BDCR_RTCSEL, PeriphClkInit->RTCClockSelection);
 8003358:	697b      	ldr	r3, [r7, #20]
 800335a:	f423 7240 	bic.w	r2, r3, #768	@ 0x300
 800335e:	687b      	ldr	r3, [r7, #4]
 8003360:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8003362:	4313      	orrs	r3, r2
 8003364:	617b      	str	r3, [r7, #20]

        /* Restore the content of BDCR register */
        LL_RCC_WriteReg(BDCR, bdcr);
 8003366:	f04f 42b0 	mov.w	r2, #1476395008	@ 0x58000000
 800336a:	697b      	ldr	r3, [r7, #20]
 800336c:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90

        /* Wait for LSE reactivation if LSE was enable prior to Backup Domain reset */
        if (LL_RCC_LSE_IsEnabled() == 1U)
 8003370:	f7ff fdf0 	bl	8002f54 <LL_RCC_LSE_IsEnabled>
 8003374:	4603      	mov	r3, r0
 8003376:	2b01      	cmp	r3, #1
 8003378:	d114      	bne.n	80033a4 <HAL_RCCEx_PeriphCLKConfig+0x116>
        {
          /* Get Start Tick*/
          tickstart = HAL_GetTick();
 800337a:	f7fe f88d 	bl	8001498 <HAL_GetTick>
 800337e:	6138      	str	r0, [r7, #16]

          /* Wait till LSE is ready */
          while (LL_RCC_LSE_IsReady() != 1U)
 8003380:	e00b      	b.n	800339a <HAL_RCCEx_PeriphCLKConfig+0x10c>
          {
            if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8003382:	f7fe f889 	bl	8001498 <HAL_GetTick>
 8003386:	4602      	mov	r2, r0
 8003388:	693b      	ldr	r3, [r7, #16]
 800338a:	1ad3      	subs	r3, r2, r3
 800338c:	f241 3288 	movw	r2, #5000	@ 0x1388
 8003390:	4293      	cmp	r3, r2
 8003392:	d902      	bls.n	800339a <HAL_RCCEx_PeriphCLKConfig+0x10c>
            {
              ret = HAL_TIMEOUT;
 8003394:	2303      	movs	r3, #3
 8003396:	77fb      	strb	r3, [r7, #31]
              break;
 8003398:	e004      	b.n	80033a4 <HAL_RCCEx_PeriphCLKConfig+0x116>
          while (LL_RCC_LSE_IsReady() != 1U)
 800339a:	f7ff fded 	bl	8002f78 <LL_RCC_LSE_IsReady>
 800339e:	4603      	mov	r3, r0
 80033a0:	2b01      	cmp	r3, #1
 80033a2:	d1ee      	bne.n	8003382 <HAL_RCCEx_PeriphCLKConfig+0xf4>
          }
        }
      }

      /* set overall return value */
      status = ret;
 80033a4:	7ffb      	ldrb	r3, [r7, #31]
 80033a6:	77bb      	strb	r3, [r7, #30]
 80033a8:	e001      	b.n	80033ae <HAL_RCCEx_PeriphCLKConfig+0x120>
    }
    else
    {
      /* set overall return value */
      status = ret;
 80033aa:	7ffb      	ldrb	r3, [r7, #31]
 80033ac:	77bb      	strb	r3, [r7, #30]
    }

  }

  /*-------------------------- USART1 clock source configuration -------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART1) == RCC_PERIPHCLK_USART1)
 80033ae:	687b      	ldr	r3, [r7, #4]
 80033b0:	681b      	ldr	r3, [r3, #0]
 80033b2:	f003 0301 	and.w	r3, r3, #1
 80033b6:	2b00      	cmp	r3, #0
 80033b8:	d004      	beq.n	80033c4 <HAL_RCCEx_PeriphCLKConfig+0x136>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART1CLKSOURCE(PeriphClkInit->Usart1ClockSelection));

    /* Configure the USART1 clock source */
    __HAL_RCC_USART1_CONFIG(PeriphClkInit->Usart1ClockSelection);
 80033ba:	687b      	ldr	r3, [r7, #4]
 80033bc:	699b      	ldr	r3, [r3, #24]
 80033be:	4618      	mov	r0, r3
 80033c0:	f7ff fe2a 	bl	8003018 <LL_RCC_SetUSARTClockSource>
  }

#if defined(LPUART1)
  /*-------------------------- LPUART1 clock source configuration ------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPUART1) == RCC_PERIPHCLK_LPUART1)
 80033c4:	687b      	ldr	r3, [r7, #4]
 80033c6:	681b      	ldr	r3, [r3, #0]
 80033c8:	f003 0302 	and.w	r3, r3, #2
 80033cc:	2b00      	cmp	r3, #0
 80033ce:	d004      	beq.n	80033da <HAL_RCCEx_PeriphCLKConfig+0x14c>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LPUART1CLKSOURCE(PeriphClkInit->Lpuart1ClockSelection));

    /* Configure the LPUAR1 clock source */
    __HAL_RCC_LPUART1_CONFIG(PeriphClkInit->Lpuart1ClockSelection);
 80033d0:	687b      	ldr	r3, [r7, #4]
 80033d2:	69db      	ldr	r3, [r3, #28]
 80033d4:	4618      	mov	r0, r3
 80033d6:	f7ff fe35 	bl	8003044 <LL_RCC_SetLPUARTClockSource>
  }
#endif /* LPUART1 */

  /*-------------------------- LPTIM1 clock source configuration -------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPTIM1) == (RCC_PERIPHCLK_LPTIM1))
 80033da:	687b      	ldr	r3, [r7, #4]
 80033dc:	681b      	ldr	r3, [r3, #0]
 80033de:	f003 0310 	and.w	r3, r3, #16
 80033e2:	2b00      	cmp	r3, #0
 80033e4:	d004      	beq.n	80033f0 <HAL_RCCEx_PeriphCLKConfig+0x162>
  {
    assert_param(IS_RCC_LPTIM1CLK(PeriphClkInit->Lptim1ClockSelection));
    __HAL_RCC_LPTIM1_CONFIG(PeriphClkInit->Lptim1ClockSelection);
 80033e6:	687b      	ldr	r3, [r7, #4]
 80033e8:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80033ea:	4618      	mov	r0, r3
 80033ec:	f7ff fe5d 	bl	80030aa <LL_RCC_SetLPTIMClockSource>
  }

  /*-------------------------- LPTIM2 clock source configuration -------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPTIM2) == (RCC_PERIPHCLK_LPTIM2))
 80033f0:	687b      	ldr	r3, [r7, #4]
 80033f2:	681b      	ldr	r3, [r3, #0]
 80033f4:	f003 0320 	and.w	r3, r3, #32
 80033f8:	2b00      	cmp	r3, #0
 80033fa:	d004      	beq.n	8003406 <HAL_RCCEx_PeriphCLKConfig+0x178>
  {
    assert_param(IS_RCC_LPTIM2CLK(PeriphClkInit->Lptim2ClockSelection));
    __HAL_RCC_LPTIM2_CONFIG(PeriphClkInit->Lptim2ClockSelection);
 80033fc:	687b      	ldr	r3, [r7, #4]
 80033fe:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8003400:	4618      	mov	r0, r3
 8003402:	f7ff fe52 	bl	80030aa <LL_RCC_SetLPTIMClockSource>
  }

  /*-------------------------- I2C1 clock source configuration ---------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C1) == RCC_PERIPHCLK_I2C1)
 8003406:	687b      	ldr	r3, [r7, #4]
 8003408:	681b      	ldr	r3, [r3, #0]
 800340a:	f003 0304 	and.w	r3, r3, #4
 800340e:	2b00      	cmp	r3, #0
 8003410:	d004      	beq.n	800341c <HAL_RCCEx_PeriphCLKConfig+0x18e>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C1CLKSOURCE(PeriphClkInit->I2c1ClockSelection));

    /* Configure the I2C1 clock source */
    __HAL_RCC_I2C1_CONFIG(PeriphClkInit->I2c1ClockSelection);
 8003412:	687b      	ldr	r3, [r7, #4]
 8003414:	6a1b      	ldr	r3, [r3, #32]
 8003416:	4618      	mov	r0, r3
 8003418:	f7ff fe2a 	bl	8003070 <LL_RCC_SetI2CClockSource>
  }

#if defined(I2C3)
  /*-------------------------- I2C3 clock source configuration ---------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C3) == RCC_PERIPHCLK_I2C3)
 800341c:	687b      	ldr	r3, [r7, #4]
 800341e:	681b      	ldr	r3, [r3, #0]
 8003420:	f003 0308 	and.w	r3, r3, #8
 8003424:	2b00      	cmp	r3, #0
 8003426:	d004      	beq.n	8003432 <HAL_RCCEx_PeriphCLKConfig+0x1a4>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C3CLKSOURCE(PeriphClkInit->I2c3ClockSelection));

    /* Configure the I2C3 clock source */
    __HAL_RCC_I2C3_CONFIG(PeriphClkInit->I2c3ClockSelection);
 8003428:	687b      	ldr	r3, [r7, #4]
 800342a:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800342c:	4618      	mov	r0, r3
 800342e:	f7ff fe1f 	bl	8003070 <LL_RCC_SetI2CClockSource>
  }
#endif /* I2C3 */

#if defined(USB)
  /*-------------------------- USB clock source configuration ----------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USB) == (RCC_PERIPHCLK_USB))
 8003432:	687b      	ldr	r3, [r7, #4]
 8003434:	681b      	ldr	r3, [r3, #0]
 8003436:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 800343a:	2b00      	cmp	r3, #0
 800343c:	d022      	beq.n	8003484 <HAL_RCCEx_PeriphCLKConfig+0x1f6>
  {
    assert_param(IS_RCC_USBCLKSOURCE(PeriphClkInit->UsbClockSelection));
    __HAL_RCC_USB_CONFIG(PeriphClkInit->UsbClockSelection);
 800343e:	687b      	ldr	r3, [r7, #4]
 8003440:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8003442:	4618      	mov	r0, r3
 8003444:	f7ff fe8d 	bl	8003162 <LL_RCC_SetUSBClockSource>

    if (PeriphClkInit->UsbClockSelection == RCC_USBCLKSOURCE_PLL)
 8003448:	687b      	ldr	r3, [r7, #4]
 800344a:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 800344c:	f1b3 6f00 	cmp.w	r3, #134217728	@ 0x8000000
 8003450:	d107      	bne.n	8003462 <HAL_RCCEx_PeriphCLKConfig+0x1d4>
    {
      /* Enable PLLQ output */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_USBCLK);
 8003452:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 8003456:	68db      	ldr	r3, [r3, #12]
 8003458:	f04f 42b0 	mov.w	r2, #1476395008	@ 0x58000000
 800345c:	f043 7380 	orr.w	r3, r3, #16777216	@ 0x1000000
 8003460:	60d3      	str	r3, [r2, #12]
    }
#if defined(SAI1)
    if (PeriphClkInit->UsbClockSelection == RCC_USBCLKSOURCE_PLLSAI1)
 8003462:	687b      	ldr	r3, [r7, #4]
 8003464:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8003466:	f1b3 6f80 	cmp.w	r3, #67108864	@ 0x4000000
 800346a:	d10b      	bne.n	8003484 <HAL_RCCEx_PeriphCLKConfig+0x1f6>
    {
      /* PLLSAI1 parameters N & Q configuration and clock output (PLLSAI1ClockOut) */
      ret = RCCEx_PLLSAI1_ConfigNQ(&(PeriphClkInit->PLLSAI1));
 800346c:	687b      	ldr	r3, [r7, #4]
 800346e:	3304      	adds	r3, #4
 8003470:	4618      	mov	r0, r3
 8003472:	f000 f8dd 	bl	8003630 <RCCEx_PLLSAI1_ConfigNQ>
 8003476:	4603      	mov	r3, r0
 8003478:	77fb      	strb	r3, [r7, #31]

      if (ret != HAL_OK)
 800347a:	7ffb      	ldrb	r3, [r7, #31]
 800347c:	2b00      	cmp	r3, #0
 800347e:	d001      	beq.n	8003484 <HAL_RCCEx_PeriphCLKConfig+0x1f6>
      {
        /* set overall return value */
        status = ret;
 8003480:	7ffb      	ldrb	r3, [r7, #31]
 8003482:	77bb      	strb	r3, [r7, #30]
#endif /* SAI1 */
  }
#endif /* USB */

  /*-------------------------- RNG clock source configuration ----------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_RNG) == (RCC_PERIPHCLK_RNG))
 8003484:	687b      	ldr	r3, [r7, #4]
 8003486:	681b      	ldr	r3, [r3, #0]
 8003488:	f403 7300 	and.w	r3, r3, #512	@ 0x200
 800348c:	2b00      	cmp	r3, #0
 800348e:	d02b      	beq.n	80034e8 <HAL_RCCEx_PeriphCLKConfig+0x25a>
  {
    /* Check the parameters */
    assert_param(IS_RCC_RNGCLKSOURCE(PeriphClkInit->RngClockSelection));

    /* Configure the RNG clock source */
    __HAL_RCC_RNG_CONFIG(PeriphClkInit->RngClockSelection);
 8003490:	687b      	ldr	r3, [r7, #4]
 8003492:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8003494:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8003498:	d008      	beq.n	80034ac <HAL_RCCEx_PeriphCLKConfig+0x21e>
 800349a:	687b      	ldr	r3, [r7, #4]
 800349c:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800349e:	f1b3 4f00 	cmp.w	r3, #2147483648	@ 0x80000000
 80034a2:	d003      	beq.n	80034ac <HAL_RCCEx_PeriphCLKConfig+0x21e>
 80034a4:	687b      	ldr	r3, [r7, #4]
 80034a6:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 80034a8:	2b00      	cmp	r3, #0
 80034aa:	d105      	bne.n	80034b8 <HAL_RCCEx_PeriphCLKConfig+0x22a>
 80034ac:	687b      	ldr	r3, [r7, #4]
 80034ae:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 80034b0:	4618      	mov	r0, r3
 80034b2:	f7ff fe2a 	bl	800310a <LL_RCC_SetRNGClockSource>
 80034b6:	e00a      	b.n	80034ce <HAL_RCCEx_PeriphCLKConfig+0x240>
 80034b8:	687b      	ldr	r3, [r7, #4]
 80034ba:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 80034bc:	f023 5380 	bic.w	r3, r3, #268435456	@ 0x10000000
 80034c0:	60fb      	str	r3, [r7, #12]
 80034c2:	2000      	movs	r0, #0
 80034c4:	f7ff fe21 	bl	800310a <LL_RCC_SetRNGClockSource>
 80034c8:	68f8      	ldr	r0, [r7, #12]
 80034ca:	f7ff fe34 	bl	8003136 <LL_RCC_SetCLK48ClockSource>

    if (PeriphClkInit->RngClockSelection == RCC_RNGCLKSOURCE_PLL)
 80034ce:	687b      	ldr	r3, [r7, #4]
 80034d0:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 80034d2:	f1b3 5fc0 	cmp.w	r3, #402653184	@ 0x18000000
 80034d6:	d107      	bne.n	80034e8 <HAL_RCCEx_PeriphCLKConfig+0x25a>
    {
      /* Enable PLLQ output */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_RNGCLK);
 80034d8:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 80034dc:	68db      	ldr	r3, [r3, #12]
 80034de:	f04f 42b0 	mov.w	r2, #1476395008	@ 0x58000000
 80034e2:	f043 7380 	orr.w	r3, r3, #16777216	@ 0x1000000
 80034e6:	60d3      	str	r3, [r2, #12]
    }
  }

  /*-------------------------- ADC clock source configuration ----------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_ADC) == RCC_PERIPHCLK_ADC)
 80034e8:	687b      	ldr	r3, [r7, #4]
 80034ea:	681b      	ldr	r3, [r3, #0]
 80034ec:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 80034f0:	2b00      	cmp	r3, #0
 80034f2:	d022      	beq.n	800353a <HAL_RCCEx_PeriphCLKConfig+0x2ac>
  {
    /* Check the parameters */
    assert_param(IS_RCC_ADCCLKSOURCE(PeriphClkInit->AdcClockSelection));

    /* Configure the ADC interface clock source */
    __HAL_RCC_ADC_CONFIG(PeriphClkInit->AdcClockSelection);
 80034f4:	687b      	ldr	r3, [r7, #4]
 80034f6:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 80034f8:	4618      	mov	r0, r3
 80034fa:	f7ff fe3d 	bl	8003178 <LL_RCC_SetADCClockSource>

    if (PeriphClkInit->AdcClockSelection == RCC_ADCCLKSOURCE_PLL)
 80034fe:	687b      	ldr	r3, [r7, #4]
 8003500:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8003502:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
 8003506:	d107      	bne.n	8003518 <HAL_RCCEx_PeriphCLKConfig+0x28a>
    {
      /* Enable RCC_PLL_RNGCLK output */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_ADCCLK);
 8003508:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 800350c:	68db      	ldr	r3, [r3, #12]
 800350e:	f04f 42b0 	mov.w	r2, #1476395008	@ 0x58000000
 8003512:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8003516:	60d3      	str	r3, [r2, #12]
    }

#if defined(SAI1)
    if (PeriphClkInit->AdcClockSelection == RCC_ADCCLKSOURCE_PLLSAI1)
 8003518:	687b      	ldr	r3, [r7, #4]
 800351a:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 800351c:	f1b3 5f80 	cmp.w	r3, #268435456	@ 0x10000000
 8003520:	d10b      	bne.n	800353a <HAL_RCCEx_PeriphCLKConfig+0x2ac>
    {
      /* PLLSAI1 parameters N & R configuration and clock output (PLLSAI1ClockOut) */
      ret = RCCEx_PLLSAI1_ConfigNR(&(PeriphClkInit->PLLSAI1));
 8003522:	687b      	ldr	r3, [r7, #4]
 8003524:	3304      	adds	r3, #4
 8003526:	4618      	mov	r0, r3
 8003528:	f000 f8dd 	bl	80036e6 <RCCEx_PLLSAI1_ConfigNR>
 800352c:	4603      	mov	r3, r0
 800352e:	77fb      	strb	r3, [r7, #31]

      if (ret != HAL_OK)
 8003530:	7ffb      	ldrb	r3, [r7, #31]
 8003532:	2b00      	cmp	r3, #0
 8003534:	d001      	beq.n	800353a <HAL_RCCEx_PeriphCLKConfig+0x2ac>
      {
        /* set overall return value */
        status = ret;
 8003536:	7ffb      	ldrb	r3, [r7, #31]
 8003538:	77bb      	strb	r3, [r7, #30]
    }
#endif /* SAI1 */
  }

  /*-------------------------- RFWKP clock source configuration ----------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_RFWAKEUP) == RCC_PERIPHCLK_RFWAKEUP)
 800353a:	687b      	ldr	r3, [r7, #4]
 800353c:	681b      	ldr	r3, [r3, #0]
 800353e:	f403 5380 	and.w	r3, r3, #4096	@ 0x1000
 8003542:	2b00      	cmp	r3, #0
 8003544:	d004      	beq.n	8003550 <HAL_RCCEx_PeriphCLKConfig+0x2c2>
  {
    /* Check the parameters */
    assert_param(IS_RCC_RFWKPCLKSOURCE(PeriphClkInit->RFWakeUpClockSelection));

    /* Configure the RFWKP interface clock source */
    __HAL_RCC_RFWAKEUP_CONFIG(PeriphClkInit->RFWakeUpClockSelection);
 8003546:	687b      	ldr	r3, [r7, #4]
 8003548:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800354a:	4618      	mov	r0, r3
 800354c:	f7ff fd26 	bl	8002f9c <LL_RCC_SetRFWKPClockSource>

  }

#if defined(RCC_SMPS_SUPPORT)
  /*-------------------------- SMPS clock source configuration ----------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SMPS) == RCC_PERIPHCLK_SMPS)
 8003550:	687b      	ldr	r3, [r7, #4]
 8003552:	681b      	ldr	r3, [r3, #0]
 8003554:	f403 5300 	and.w	r3, r3, #8192	@ 0x2000
 8003558:	2b00      	cmp	r3, #0
 800355a:	d009      	beq.n	8003570 <HAL_RCCEx_PeriphCLKConfig+0x2e2>
    /* Check the parameters */
    assert_param(IS_RCC_SMPSCLKDIV(PeriphClkInit->SmpsDivSelection));
    assert_param(IS_RCC_SMPSCLKSOURCE(PeriphClkInit->SmpsClockSelection));

    /* Configure the SMPS interface clock division factor */
    __HAL_RCC_SMPS_DIV_CONFIG(PeriphClkInit->SmpsDivSelection);
 800355c:	687b      	ldr	r3, [r7, #4]
 800355e:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8003560:	4618      	mov	r0, r3
 8003562:	f7ff fd45 	bl	8002ff0 <LL_RCC_SetSMPSPrescaler>

    /* Configure the SMPS interface clock source */
    __HAL_RCC_SMPS_CONFIG(PeriphClkInit->SmpsClockSelection);
 8003566:	687b      	ldr	r3, [r7, #4]
 8003568:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 800356a:	4618      	mov	r0, r3
 800356c:	f7ff fd2c 	bl	8002fc8 <LL_RCC_SetSMPSClockSource>
  }
#endif /* RCC_SMPS_SUPPORT */

  return status;
 8003570:	7fbb      	ldrb	r3, [r7, #30]
}
 8003572:	4618      	mov	r0, r3
 8003574:	3720      	adds	r7, #32
 8003576:	46bd      	mov	sp, r7
 8003578:	bd80      	pop	{r7, pc}

0800357a <RCCEx_PLLSAI1_ConfigNP>:
  * @note   PLLSAI1 is temporary disable to apply new parameters
  *
  * @retval HAL status
  */
static HAL_StatusTypeDef RCCEx_PLLSAI1_ConfigNP(RCC_PLLSAI1InitTypeDef *PLLSAI1)
{
 800357a:	b580      	push	{r7, lr}
 800357c:	b084      	sub	sp, #16
 800357e:	af00      	add	r7, sp, #0
 8003580:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  HAL_StatusTypeDef status = HAL_OK;
 8003582:	2300      	movs	r3, #0
 8003584:	73fb      	strb	r3, [r7, #15]
  assert_param(IS_RCC_PLLN_VALUE(PLLSAI1->PLLN));
  assert_param(IS_RCC_PLLP_VALUE(PLLSAI1->PLLP));
  assert_param(IS_RCC_PLLSAI1CLOCKOUT_VALUE(PLLSAI1->PLLSAI1ClockOut));

  /* Disable the PLLSAI1 */
  __HAL_RCC_PLLSAI1_DISABLE();
 8003586:	f7ff fe61 	bl	800324c <LL_RCC_PLLSAI1_Disable>

  /* Get Start Tick*/
  tickstart = HAL_GetTick();
 800358a:	f7fd ff85 	bl	8001498 <HAL_GetTick>
 800358e:	60b8      	str	r0, [r7, #8]

  /* Wait till PLLSAI1 is ready to be updated */
  while (LL_RCC_PLLSAI1_IsReady() != 0U)
 8003590:	e009      	b.n	80035a6 <RCCEx_PLLSAI1_ConfigNP+0x2c>
  {
    if ((HAL_GetTick() - tickstart) > PLLSAI1_TIMEOUT_VALUE)
 8003592:	f7fd ff81 	bl	8001498 <HAL_GetTick>
 8003596:	4602      	mov	r2, r0
 8003598:	68bb      	ldr	r3, [r7, #8]
 800359a:	1ad3      	subs	r3, r2, r3
 800359c:	2b02      	cmp	r3, #2
 800359e:	d902      	bls.n	80035a6 <RCCEx_PLLSAI1_ConfigNP+0x2c>
    {
      status = HAL_TIMEOUT;
 80035a0:	2303      	movs	r3, #3
 80035a2:	73fb      	strb	r3, [r7, #15]
      break;
 80035a4:	e004      	b.n	80035b0 <RCCEx_PLLSAI1_ConfigNP+0x36>
  while (LL_RCC_PLLSAI1_IsReady() != 0U)
 80035a6:	f7ff fe60 	bl	800326a <LL_RCC_PLLSAI1_IsReady>
 80035aa:	4603      	mov	r3, r0
 80035ac:	2b00      	cmp	r3, #0
 80035ae:	d1f0      	bne.n	8003592 <RCCEx_PLLSAI1_ConfigNP+0x18>
    }
  }

  if (status == HAL_OK)
 80035b0:	7bfb      	ldrb	r3, [r7, #15]
 80035b2:	2b00      	cmp	r3, #0
 80035b4:	d137      	bne.n	8003626 <RCCEx_PLLSAI1_ConfigNP+0xac>
  {
    /* Configure the PLLSAI1 Multiplication factor N */
    __HAL_RCC_PLLSAI1_MULN_CONFIG(PLLSAI1->PLLN);
 80035b6:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 80035ba:	691b      	ldr	r3, [r3, #16]
 80035bc:	f423 42fe 	bic.w	r2, r3, #32512	@ 0x7f00
 80035c0:	687b      	ldr	r3, [r7, #4]
 80035c2:	681b      	ldr	r3, [r3, #0]
 80035c4:	021b      	lsls	r3, r3, #8
 80035c6:	f04f 41b0 	mov.w	r1, #1476395008	@ 0x58000000
 80035ca:	4313      	orrs	r3, r2
 80035cc:	610b      	str	r3, [r1, #16]

    /* Configure the PLLSAI1 Division factor P */
    __HAL_RCC_PLLSAI1_DIVP_CONFIG(PLLSAI1->PLLP);
 80035ce:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 80035d2:	691b      	ldr	r3, [r3, #16]
 80035d4:	f423 1278 	bic.w	r2, r3, #4063232	@ 0x3e0000
 80035d8:	687b      	ldr	r3, [r7, #4]
 80035da:	685b      	ldr	r3, [r3, #4]
 80035dc:	f04f 41b0 	mov.w	r1, #1476395008	@ 0x58000000
 80035e0:	4313      	orrs	r3, r2
 80035e2:	610b      	str	r3, [r1, #16]

    /* Enable the PLLSAI1 again by setting PLLSAI1ON to 1*/
    __HAL_RCC_PLLSAI1_ENABLE();
 80035e4:	f7ff fe23 	bl	800322e <LL_RCC_PLLSAI1_Enable>

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 80035e8:	f7fd ff56 	bl	8001498 <HAL_GetTick>
 80035ec:	60b8      	str	r0, [r7, #8]

    /* Wait till PLLSAI1 is ready */
    while (LL_RCC_PLLSAI1_IsReady() != 1U)
 80035ee:	e009      	b.n	8003604 <RCCEx_PLLSAI1_ConfigNP+0x8a>
    {
      if ((HAL_GetTick() - tickstart) > PLLSAI1_TIMEOUT_VALUE)
 80035f0:	f7fd ff52 	bl	8001498 <HAL_GetTick>
 80035f4:	4602      	mov	r2, r0
 80035f6:	68bb      	ldr	r3, [r7, #8]
 80035f8:	1ad3      	subs	r3, r2, r3
 80035fa:	2b02      	cmp	r3, #2
 80035fc:	d902      	bls.n	8003604 <RCCEx_PLLSAI1_ConfigNP+0x8a>
      {
        status = HAL_TIMEOUT;
 80035fe:	2303      	movs	r3, #3
 8003600:	73fb      	strb	r3, [r7, #15]
        break;
 8003602:	e004      	b.n	800360e <RCCEx_PLLSAI1_ConfigNP+0x94>
    while (LL_RCC_PLLSAI1_IsReady() != 1U)
 8003604:	f7ff fe31 	bl	800326a <LL_RCC_PLLSAI1_IsReady>
 8003608:	4603      	mov	r3, r0
 800360a:	2b01      	cmp	r3, #1
 800360c:	d1f0      	bne.n	80035f0 <RCCEx_PLLSAI1_ConfigNP+0x76>
      }
    }

    if (status == HAL_OK)
 800360e:	7bfb      	ldrb	r3, [r7, #15]
 8003610:	2b00      	cmp	r3, #0
 8003612:	d108      	bne.n	8003626 <RCCEx_PLLSAI1_ConfigNP+0xac>
    {
      /* Configure the PLLSAI1 Clock output(s) */
      __HAL_RCC_PLLSAI1CLKOUT_ENABLE(PLLSAI1->PLLSAI1ClockOut);
 8003614:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 8003618:	691a      	ldr	r2, [r3, #16]
 800361a:	687b      	ldr	r3, [r7, #4]
 800361c:	691b      	ldr	r3, [r3, #16]
 800361e:	f04f 41b0 	mov.w	r1, #1476395008	@ 0x58000000
 8003622:	4313      	orrs	r3, r2
 8003624:	610b      	str	r3, [r1, #16]
    }
  }

  return status;
 8003626:	7bfb      	ldrb	r3, [r7, #15]
}
 8003628:	4618      	mov	r0, r3
 800362a:	3710      	adds	r7, #16
 800362c:	46bd      	mov	sp, r7
 800362e:	bd80      	pop	{r7, pc}

08003630 <RCCEx_PLLSAI1_ConfigNQ>:
  * @note   PLLSAI1 is temporary disable to apply new parameters
  *
  * @retval HAL status
  */
static HAL_StatusTypeDef RCCEx_PLLSAI1_ConfigNQ(RCC_PLLSAI1InitTypeDef *PLLSAI1)
{
 8003630:	b580      	push	{r7, lr}
 8003632:	b084      	sub	sp, #16
 8003634:	af00      	add	r7, sp, #0
 8003636:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  HAL_StatusTypeDef status = HAL_OK;
 8003638:	2300      	movs	r3, #0
 800363a:	73fb      	strb	r3, [r7, #15]
  assert_param(IS_RCC_PLLN_VALUE(PLLSAI1->PLLN));
  assert_param(IS_RCC_PLLQ_VALUE(PLLSAI1->PLLQ));
  assert_param(IS_RCC_PLLSAI1CLOCKOUT_VALUE(PLLSAI1->PLLSAI1ClockOut));

  /* Disable the PLLSAI1 */
  __HAL_RCC_PLLSAI1_DISABLE();
 800363c:	f7ff fe06 	bl	800324c <LL_RCC_PLLSAI1_Disable>

  /* Get Start Tick*/
  tickstart = HAL_GetTick();
 8003640:	f7fd ff2a 	bl	8001498 <HAL_GetTick>
 8003644:	60b8      	str	r0, [r7, #8]

  /* Wait till PLLSAI1 is ready to be updated */
  while (LL_RCC_PLLSAI1_IsReady() != 0U)
 8003646:	e009      	b.n	800365c <RCCEx_PLLSAI1_ConfigNQ+0x2c>
  {
    if ((HAL_GetTick() - tickstart) > PLLSAI1_TIMEOUT_VALUE)
 8003648:	f7fd ff26 	bl	8001498 <HAL_GetTick>
 800364c:	4602      	mov	r2, r0
 800364e:	68bb      	ldr	r3, [r7, #8]
 8003650:	1ad3      	subs	r3, r2, r3
 8003652:	2b02      	cmp	r3, #2
 8003654:	d902      	bls.n	800365c <RCCEx_PLLSAI1_ConfigNQ+0x2c>
    {
      status = HAL_TIMEOUT;
 8003656:	2303      	movs	r3, #3
 8003658:	73fb      	strb	r3, [r7, #15]
      break;
 800365a:	e004      	b.n	8003666 <RCCEx_PLLSAI1_ConfigNQ+0x36>
  while (LL_RCC_PLLSAI1_IsReady() != 0U)
 800365c:	f7ff fe05 	bl	800326a <LL_RCC_PLLSAI1_IsReady>
 8003660:	4603      	mov	r3, r0
 8003662:	2b00      	cmp	r3, #0
 8003664:	d1f0      	bne.n	8003648 <RCCEx_PLLSAI1_ConfigNQ+0x18>
    }
  }

  if (status == HAL_OK)
 8003666:	7bfb      	ldrb	r3, [r7, #15]
 8003668:	2b00      	cmp	r3, #0
 800366a:	d137      	bne.n	80036dc <RCCEx_PLLSAI1_ConfigNQ+0xac>
  {
    /* Configure the PLLSAI1 Multiplication factor N */
    __HAL_RCC_PLLSAI1_MULN_CONFIG(PLLSAI1->PLLN);
 800366c:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 8003670:	691b      	ldr	r3, [r3, #16]
 8003672:	f423 42fe 	bic.w	r2, r3, #32512	@ 0x7f00
 8003676:	687b      	ldr	r3, [r7, #4]
 8003678:	681b      	ldr	r3, [r3, #0]
 800367a:	021b      	lsls	r3, r3, #8
 800367c:	f04f 41b0 	mov.w	r1, #1476395008	@ 0x58000000
 8003680:	4313      	orrs	r3, r2
 8003682:	610b      	str	r3, [r1, #16]
    /* Configure the PLLSAI1 Division factor Q */
    __HAL_RCC_PLLSAI1_DIVQ_CONFIG(PLLSAI1->PLLQ);
 8003684:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 8003688:	691b      	ldr	r3, [r3, #16]
 800368a:	f023 6260 	bic.w	r2, r3, #234881024	@ 0xe000000
 800368e:	687b      	ldr	r3, [r7, #4]
 8003690:	689b      	ldr	r3, [r3, #8]
 8003692:	f04f 41b0 	mov.w	r1, #1476395008	@ 0x58000000
 8003696:	4313      	orrs	r3, r2
 8003698:	610b      	str	r3, [r1, #16]

    /* Enable the PLLSAI1 again by setting PLLSAI1ON to 1*/
    __HAL_RCC_PLLSAI1_ENABLE();
 800369a:	f7ff fdc8 	bl	800322e <LL_RCC_PLLSAI1_Enable>

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 800369e:	f7fd fefb 	bl	8001498 <HAL_GetTick>
 80036a2:	60b8      	str	r0, [r7, #8]

    /* Wait till PLLSAI1 is ready */
    while (LL_RCC_PLLSAI1_IsReady() != 1U)
 80036a4:	e009      	b.n	80036ba <RCCEx_PLLSAI1_ConfigNQ+0x8a>
    {
      if ((HAL_GetTick() - tickstart) > PLLSAI1_TIMEOUT_VALUE)
 80036a6:	f7fd fef7 	bl	8001498 <HAL_GetTick>
 80036aa:	4602      	mov	r2, r0
 80036ac:	68bb      	ldr	r3, [r7, #8]
 80036ae:	1ad3      	subs	r3, r2, r3
 80036b0:	2b02      	cmp	r3, #2
 80036b2:	d902      	bls.n	80036ba <RCCEx_PLLSAI1_ConfigNQ+0x8a>
      {
        status = HAL_TIMEOUT;
 80036b4:	2303      	movs	r3, #3
 80036b6:	73fb      	strb	r3, [r7, #15]
        break;
 80036b8:	e004      	b.n	80036c4 <RCCEx_PLLSAI1_ConfigNQ+0x94>
    while (LL_RCC_PLLSAI1_IsReady() != 1U)
 80036ba:	f7ff fdd6 	bl	800326a <LL_RCC_PLLSAI1_IsReady>
 80036be:	4603      	mov	r3, r0
 80036c0:	2b01      	cmp	r3, #1
 80036c2:	d1f0      	bne.n	80036a6 <RCCEx_PLLSAI1_ConfigNQ+0x76>
      }
    }

    if (status == HAL_OK)
 80036c4:	7bfb      	ldrb	r3, [r7, #15]
 80036c6:	2b00      	cmp	r3, #0
 80036c8:	d108      	bne.n	80036dc <RCCEx_PLLSAI1_ConfigNQ+0xac>
    {
      /* Configure the PLLSAI1 Clock output(s) */
      __HAL_RCC_PLLSAI1CLKOUT_ENABLE(PLLSAI1->PLLSAI1ClockOut);
 80036ca:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 80036ce:	691a      	ldr	r2, [r3, #16]
 80036d0:	687b      	ldr	r3, [r7, #4]
 80036d2:	691b      	ldr	r3, [r3, #16]
 80036d4:	f04f 41b0 	mov.w	r1, #1476395008	@ 0x58000000
 80036d8:	4313      	orrs	r3, r2
 80036da:	610b      	str	r3, [r1, #16]
    }
  }

  return status;
 80036dc:	7bfb      	ldrb	r3, [r7, #15]
}
 80036de:	4618      	mov	r0, r3
 80036e0:	3710      	adds	r7, #16
 80036e2:	46bd      	mov	sp, r7
 80036e4:	bd80      	pop	{r7, pc}

080036e6 <RCCEx_PLLSAI1_ConfigNR>:
  * @note   PLLSAI1 is temporary disable to apply new parameters
  *
  * @retval HAL status
  */
static HAL_StatusTypeDef RCCEx_PLLSAI1_ConfigNR(RCC_PLLSAI1InitTypeDef *PLLSAI1)
{
 80036e6:	b580      	push	{r7, lr}
 80036e8:	b084      	sub	sp, #16
 80036ea:	af00      	add	r7, sp, #0
 80036ec:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  HAL_StatusTypeDef status = HAL_OK;
 80036ee:	2300      	movs	r3, #0
 80036f0:	73fb      	strb	r3, [r7, #15]
  assert_param(IS_RCC_PLLN_VALUE(PLLSAI1->PLLN));
  assert_param(IS_RCC_PLLR_VALUE(PLLSAI1->PLLR));
  assert_param(IS_RCC_PLLSAI1CLOCKOUT_VALUE(PLLSAI1->PLLSAI1ClockOut));

  /* Disable the PLLSAI1 */
  __HAL_RCC_PLLSAI1_DISABLE();
 80036f2:	f7ff fdab 	bl	800324c <LL_RCC_PLLSAI1_Disable>

  /* Get Start Tick*/
  tickstart = HAL_GetTick();
 80036f6:	f7fd fecf 	bl	8001498 <HAL_GetTick>
 80036fa:	60b8      	str	r0, [r7, #8]

  /* Wait till PLLSAI1 is ready to be updated */
  while (LL_RCC_PLLSAI1_IsReady() != 0U)
 80036fc:	e009      	b.n	8003712 <RCCEx_PLLSAI1_ConfigNR+0x2c>
  {
    if ((HAL_GetTick() - tickstart) > PLLSAI1_TIMEOUT_VALUE)
 80036fe:	f7fd fecb 	bl	8001498 <HAL_GetTick>
 8003702:	4602      	mov	r2, r0
 8003704:	68bb      	ldr	r3, [r7, #8]
 8003706:	1ad3      	subs	r3, r2, r3
 8003708:	2b02      	cmp	r3, #2
 800370a:	d902      	bls.n	8003712 <RCCEx_PLLSAI1_ConfigNR+0x2c>
    {
      status = HAL_TIMEOUT;
 800370c:	2303      	movs	r3, #3
 800370e:	73fb      	strb	r3, [r7, #15]
      break;
 8003710:	e004      	b.n	800371c <RCCEx_PLLSAI1_ConfigNR+0x36>
  while (LL_RCC_PLLSAI1_IsReady() != 0U)
 8003712:	f7ff fdaa 	bl	800326a <LL_RCC_PLLSAI1_IsReady>
 8003716:	4603      	mov	r3, r0
 8003718:	2b00      	cmp	r3, #0
 800371a:	d1f0      	bne.n	80036fe <RCCEx_PLLSAI1_ConfigNR+0x18>
    }
  }

  if (status == HAL_OK)
 800371c:	7bfb      	ldrb	r3, [r7, #15]
 800371e:	2b00      	cmp	r3, #0
 8003720:	d137      	bne.n	8003792 <RCCEx_PLLSAI1_ConfigNR+0xac>
  {
    /* Configure the PLLSAI1 Multiplication factor N */
    __HAL_RCC_PLLSAI1_MULN_CONFIG(PLLSAI1->PLLN);
 8003722:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 8003726:	691b      	ldr	r3, [r3, #16]
 8003728:	f423 42fe 	bic.w	r2, r3, #32512	@ 0x7f00
 800372c:	687b      	ldr	r3, [r7, #4]
 800372e:	681b      	ldr	r3, [r3, #0]
 8003730:	021b      	lsls	r3, r3, #8
 8003732:	f04f 41b0 	mov.w	r1, #1476395008	@ 0x58000000
 8003736:	4313      	orrs	r3, r2
 8003738:	610b      	str	r3, [r1, #16]
    /* Configure the PLLSAI1 Division factor R */
    __HAL_RCC_PLLSAI1_DIVR_CONFIG(PLLSAI1->PLLR);
 800373a:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 800373e:	691b      	ldr	r3, [r3, #16]
 8003740:	f023 4260 	bic.w	r2, r3, #3758096384	@ 0xe0000000
 8003744:	687b      	ldr	r3, [r7, #4]
 8003746:	68db      	ldr	r3, [r3, #12]
 8003748:	f04f 41b0 	mov.w	r1, #1476395008	@ 0x58000000
 800374c:	4313      	orrs	r3, r2
 800374e:	610b      	str	r3, [r1, #16]

    /* Enable the PLLSAI1 again by setting PLLSAI1ON to 1*/
    __HAL_RCC_PLLSAI1_ENABLE();
 8003750:	f7ff fd6d 	bl	800322e <LL_RCC_PLLSAI1_Enable>

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 8003754:	f7fd fea0 	bl	8001498 <HAL_GetTick>
 8003758:	60b8      	str	r0, [r7, #8]

    /* Wait till PLLSAI1 is ready */
    while (LL_RCC_PLLSAI1_IsReady() != 1U)
 800375a:	e009      	b.n	8003770 <RCCEx_PLLSAI1_ConfigNR+0x8a>
    {
      if ((HAL_GetTick() - tickstart) > PLLSAI1_TIMEOUT_VALUE)
 800375c:	f7fd fe9c 	bl	8001498 <HAL_GetTick>
 8003760:	4602      	mov	r2, r0
 8003762:	68bb      	ldr	r3, [r7, #8]
 8003764:	1ad3      	subs	r3, r2, r3
 8003766:	2b02      	cmp	r3, #2
 8003768:	d902      	bls.n	8003770 <RCCEx_PLLSAI1_ConfigNR+0x8a>
      {
        status = HAL_TIMEOUT;
 800376a:	2303      	movs	r3, #3
 800376c:	73fb      	strb	r3, [r7, #15]
        break;
 800376e:	e004      	b.n	800377a <RCCEx_PLLSAI1_ConfigNR+0x94>
    while (LL_RCC_PLLSAI1_IsReady() != 1U)
 8003770:	f7ff fd7b 	bl	800326a <LL_RCC_PLLSAI1_IsReady>
 8003774:	4603      	mov	r3, r0
 8003776:	2b01      	cmp	r3, #1
 8003778:	d1f0      	bne.n	800375c <RCCEx_PLLSAI1_ConfigNR+0x76>
      }
    }

    if (status == HAL_OK)
 800377a:	7bfb      	ldrb	r3, [r7, #15]
 800377c:	2b00      	cmp	r3, #0
 800377e:	d108      	bne.n	8003792 <RCCEx_PLLSAI1_ConfigNR+0xac>
    {
      /* Configure the PLLSAI1 Clock output(s) */
      __HAL_RCC_PLLSAI1CLKOUT_ENABLE(PLLSAI1->PLLSAI1ClockOut);
 8003780:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 8003784:	691a      	ldr	r2, [r3, #16]
 8003786:	687b      	ldr	r3, [r7, #4]
 8003788:	691b      	ldr	r3, [r3, #16]
 800378a:	f04f 41b0 	mov.w	r1, #1476395008	@ 0x58000000
 800378e:	4313      	orrs	r3, r2
 8003790:	610b      	str	r3, [r1, #16]
    }
  }

  return status;
 8003792:	7bfb      	ldrb	r3, [r7, #15]
}
 8003794:	4618      	mov	r0, r3
 8003796:	3710      	adds	r7, #16
 8003798:	46bd      	mov	sp, r7
 800379a:	bd80      	pop	{r7, pc}

0800379c <HAL_TIM_Base_Init>:
  *         Ex: call @ref HAL_TIM_Base_DeInit() before HAL_TIM_Base_Init()
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Init(TIM_HandleTypeDef *htim)
{
 800379c:	b580      	push	{r7, lr}
 800379e:	b082      	sub	sp, #8
 80037a0:	af00      	add	r7, sp, #0
 80037a2:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 80037a4:	687b      	ldr	r3, [r7, #4]
 80037a6:	2b00      	cmp	r3, #0
 80037a8:	d101      	bne.n	80037ae <HAL_TIM_Base_Init+0x12>
  {
    return HAL_ERROR;
 80037aa:	2301      	movs	r3, #1
 80037ac:	e049      	b.n	8003842 <HAL_TIM_Base_Init+0xa6>
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_PERIOD(htim, htim->Init.Period));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 80037ae:	687b      	ldr	r3, [r7, #4]
 80037b0:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 80037b4:	b2db      	uxtb	r3, r3
 80037b6:	2b00      	cmp	r3, #0
 80037b8:	d106      	bne.n	80037c8 <HAL_TIM_Base_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 80037ba:	687b      	ldr	r3, [r7, #4]
 80037bc:	2200      	movs	r2, #0
 80037be:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->Base_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    HAL_TIM_Base_MspInit(htim);
 80037c2:	6878      	ldr	r0, [r7, #4]
 80037c4:	f000 f841 	bl	800384a <HAL_TIM_Base_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 80037c8:	687b      	ldr	r3, [r7, #4]
 80037ca:	2202      	movs	r2, #2
 80037cc:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Set the Time Base configuration */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 80037d0:	687b      	ldr	r3, [r7, #4]
 80037d2:	681a      	ldr	r2, [r3, #0]
 80037d4:	687b      	ldr	r3, [r7, #4]
 80037d6:	3304      	adds	r3, #4
 80037d8:	4619      	mov	r1, r3
 80037da:	4610      	mov	r0, r2
 80037dc:	f000 f9be 	bl	8003b5c <TIM_Base_SetConfig>

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 80037e0:	687b      	ldr	r3, [r7, #4]
 80037e2:	2201      	movs	r2, #1
 80037e4:	f883 2048 	strb.w	r2, [r3, #72]	@ 0x48

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 80037e8:	687b      	ldr	r3, [r7, #4]
 80037ea:	2201      	movs	r2, #1
 80037ec:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
 80037f0:	687b      	ldr	r3, [r7, #4]
 80037f2:	2201      	movs	r2, #1
 80037f4:	f883 203f 	strb.w	r2, [r3, #63]	@ 0x3f
 80037f8:	687b      	ldr	r3, [r7, #4]
 80037fa:	2201      	movs	r2, #1
 80037fc:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
 8003800:	687b      	ldr	r3, [r7, #4]
 8003802:	2201      	movs	r2, #1
 8003804:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
 8003808:	687b      	ldr	r3, [r7, #4]
 800380a:	2201      	movs	r2, #1
 800380c:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
 8003810:	687b      	ldr	r3, [r7, #4]
 8003812:	2201      	movs	r2, #1
 8003814:	f883 2043 	strb.w	r2, [r3, #67]	@ 0x43
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8003818:	687b      	ldr	r3, [r7, #4]
 800381a:	2201      	movs	r2, #1
 800381c:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
 8003820:	687b      	ldr	r3, [r7, #4]
 8003822:	2201      	movs	r2, #1
 8003824:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45
 8003828:	687b      	ldr	r3, [r7, #4]
 800382a:	2201      	movs	r2, #1
 800382c:	f883 2046 	strb.w	r2, [r3, #70]	@ 0x46
 8003830:	687b      	ldr	r3, [r7, #4]
 8003832:	2201      	movs	r2, #1
 8003834:	f883 2047 	strb.w	r2, [r3, #71]	@ 0x47

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 8003838:	687b      	ldr	r3, [r7, #4]
 800383a:	2201      	movs	r2, #1
 800383c:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  return HAL_OK;
 8003840:	2300      	movs	r3, #0
}
 8003842:	4618      	mov	r0, r3
 8003844:	3708      	adds	r7, #8
 8003846:	46bd      	mov	sp, r7
 8003848:	bd80      	pop	{r7, pc}

0800384a <HAL_TIM_Base_MspInit>:
  * @brief  Initializes the TIM Base MSP.
  * @param  htim TIM Base handle
  * @retval None
  */
__weak void HAL_TIM_Base_MspInit(TIM_HandleTypeDef *htim)
{
 800384a:	b480      	push	{r7}
 800384c:	b083      	sub	sp, #12
 800384e:	af00      	add	r7, sp, #0
 8003850:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_Base_MspInit could be implemented in the user file
   */
}
 8003852:	bf00      	nop
 8003854:	370c      	adds	r7, #12
 8003856:	46bd      	mov	sp, r7
 8003858:	f85d 7b04 	ldr.w	r7, [sp], #4
 800385c:	4770      	bx	lr
	...

08003860 <HAL_TIM_Base_Start_IT>:
  * @brief  Starts the TIM Base generation in interrupt mode.
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Start_IT(TIM_HandleTypeDef *htim)
{
 8003860:	b480      	push	{r7}
 8003862:	b085      	sub	sp, #20
 8003864:	af00      	add	r7, sp, #0
 8003866:	6078      	str	r0, [r7, #4]

  /* Check the parameters */
  assert_param(IS_TIM_INSTANCE(htim->Instance));

  /* Check the TIM state */
  if (htim->State != HAL_TIM_STATE_READY)
 8003868:	687b      	ldr	r3, [r7, #4]
 800386a:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 800386e:	b2db      	uxtb	r3, r3
 8003870:	2b01      	cmp	r3, #1
 8003872:	d001      	beq.n	8003878 <HAL_TIM_Base_Start_IT+0x18>
  {
    return HAL_ERROR;
 8003874:	2301      	movs	r3, #1
 8003876:	e036      	b.n	80038e6 <HAL_TIM_Base_Start_IT+0x86>
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8003878:	687b      	ldr	r3, [r7, #4]
 800387a:	2202      	movs	r2, #2
 800387c:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Enable the TIM Update interrupt */
  __HAL_TIM_ENABLE_IT(htim, TIM_IT_UPDATE);
 8003880:	687b      	ldr	r3, [r7, #4]
 8003882:	681b      	ldr	r3, [r3, #0]
 8003884:	68da      	ldr	r2, [r3, #12]
 8003886:	687b      	ldr	r3, [r7, #4]
 8003888:	681b      	ldr	r3, [r3, #0]
 800388a:	f042 0201 	orr.w	r2, r2, #1
 800388e:	60da      	str	r2, [r3, #12]

  /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 8003890:	687b      	ldr	r3, [r7, #4]
 8003892:	681b      	ldr	r3, [r3, #0]
 8003894:	4a17      	ldr	r2, [pc, #92]	@ (80038f4 <HAL_TIM_Base_Start_IT+0x94>)
 8003896:	4293      	cmp	r3, r2
 8003898:	d004      	beq.n	80038a4 <HAL_TIM_Base_Start_IT+0x44>
 800389a:	687b      	ldr	r3, [r7, #4]
 800389c:	681b      	ldr	r3, [r3, #0]
 800389e:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 80038a2:	d115      	bne.n	80038d0 <HAL_TIM_Base_Start_IT+0x70>
  {
    tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 80038a4:	687b      	ldr	r3, [r7, #4]
 80038a6:	681b      	ldr	r3, [r3, #0]
 80038a8:	689a      	ldr	r2, [r3, #8]
 80038aa:	4b13      	ldr	r3, [pc, #76]	@ (80038f8 <HAL_TIM_Base_Start_IT+0x98>)
 80038ac:	4013      	ands	r3, r2
 80038ae:	60fb      	str	r3, [r7, #12]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 80038b0:	68fb      	ldr	r3, [r7, #12]
 80038b2:	2b06      	cmp	r3, #6
 80038b4:	d015      	beq.n	80038e2 <HAL_TIM_Base_Start_IT+0x82>
 80038b6:	68fb      	ldr	r3, [r7, #12]
 80038b8:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 80038bc:	d011      	beq.n	80038e2 <HAL_TIM_Base_Start_IT+0x82>
    {
      __HAL_TIM_ENABLE(htim);
 80038be:	687b      	ldr	r3, [r7, #4]
 80038c0:	681b      	ldr	r3, [r3, #0]
 80038c2:	681a      	ldr	r2, [r3, #0]
 80038c4:	687b      	ldr	r3, [r7, #4]
 80038c6:	681b      	ldr	r3, [r3, #0]
 80038c8:	f042 0201 	orr.w	r2, r2, #1
 80038cc:	601a      	str	r2, [r3, #0]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 80038ce:	e008      	b.n	80038e2 <HAL_TIM_Base_Start_IT+0x82>
    }
  }
  else
  {
    __HAL_TIM_ENABLE(htim);
 80038d0:	687b      	ldr	r3, [r7, #4]
 80038d2:	681b      	ldr	r3, [r3, #0]
 80038d4:	681a      	ldr	r2, [r3, #0]
 80038d6:	687b      	ldr	r3, [r7, #4]
 80038d8:	681b      	ldr	r3, [r3, #0]
 80038da:	f042 0201 	orr.w	r2, r2, #1
 80038de:	601a      	str	r2, [r3, #0]
 80038e0:	e000      	b.n	80038e4 <HAL_TIM_Base_Start_IT+0x84>
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 80038e2:	bf00      	nop
  }

  /* Return function status */
  return HAL_OK;
 80038e4:	2300      	movs	r3, #0
}
 80038e6:	4618      	mov	r0, r3
 80038e8:	3714      	adds	r7, #20
 80038ea:	46bd      	mov	sp, r7
 80038ec:	f85d 7b04 	ldr.w	r7, [sp], #4
 80038f0:	4770      	bx	lr
 80038f2:	bf00      	nop
 80038f4:	40012c00 	.word	0x40012c00
 80038f8:	00010007 	.word	0x00010007

080038fc <HAL_TIM_IRQHandler>:
  * @brief  This function handles TIM interrupts requests.
  * @param  htim TIM  handle
  * @retval None
  */
void HAL_TIM_IRQHandler(TIM_HandleTypeDef *htim)
{
 80038fc:	b580      	push	{r7, lr}
 80038fe:	b084      	sub	sp, #16
 8003900:	af00      	add	r7, sp, #0
 8003902:	6078      	str	r0, [r7, #4]
  uint32_t itsource = htim->Instance->DIER;
 8003904:	687b      	ldr	r3, [r7, #4]
 8003906:	681b      	ldr	r3, [r3, #0]
 8003908:	68db      	ldr	r3, [r3, #12]
 800390a:	60fb      	str	r3, [r7, #12]
  uint32_t itflag   = htim->Instance->SR;
 800390c:	687b      	ldr	r3, [r7, #4]
 800390e:	681b      	ldr	r3, [r3, #0]
 8003910:	691b      	ldr	r3, [r3, #16]
 8003912:	60bb      	str	r3, [r7, #8]

  /* Capture compare 1 event */
  if ((itflag & (TIM_FLAG_CC1)) == (TIM_FLAG_CC1))
 8003914:	68bb      	ldr	r3, [r7, #8]
 8003916:	f003 0302 	and.w	r3, r3, #2
 800391a:	2b00      	cmp	r3, #0
 800391c:	d020      	beq.n	8003960 <HAL_TIM_IRQHandler+0x64>
  {
    if ((itsource & (TIM_IT_CC1)) == (TIM_IT_CC1))
 800391e:	68fb      	ldr	r3, [r7, #12]
 8003920:	f003 0302 	and.w	r3, r3, #2
 8003924:	2b00      	cmp	r3, #0
 8003926:	d01b      	beq.n	8003960 <HAL_TIM_IRQHandler+0x64>
    {
      {
        __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC1);
 8003928:	687b      	ldr	r3, [r7, #4]
 800392a:	681b      	ldr	r3, [r3, #0]
 800392c:	f06f 0202 	mvn.w	r2, #2
 8003930:	611a      	str	r2, [r3, #16]
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_1;
 8003932:	687b      	ldr	r3, [r7, #4]
 8003934:	2201      	movs	r2, #1
 8003936:	771a      	strb	r2, [r3, #28]

        /* Input capture event */
        if ((htim->Instance->CCMR1 & TIM_CCMR1_CC1S) != 0x00U)
 8003938:	687b      	ldr	r3, [r7, #4]
 800393a:	681b      	ldr	r3, [r3, #0]
 800393c:	699b      	ldr	r3, [r3, #24]
 800393e:	f003 0303 	and.w	r3, r3, #3
 8003942:	2b00      	cmp	r3, #0
 8003944:	d003      	beq.n	800394e <HAL_TIM_IRQHandler+0x52>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->IC_CaptureCallback(htim);
#else
          HAL_TIM_IC_CaptureCallback(htim);
 8003946:	6878      	ldr	r0, [r7, #4]
 8003948:	f000 f8e9 	bl	8003b1e <HAL_TIM_IC_CaptureCallback>
 800394c:	e005      	b.n	800395a <HAL_TIM_IRQHandler+0x5e>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->OC_DelayElapsedCallback(htim);
          htim->PWM_PulseFinishedCallback(htim);
#else
          HAL_TIM_OC_DelayElapsedCallback(htim);
 800394e:	6878      	ldr	r0, [r7, #4]
 8003950:	f000 f8db 	bl	8003b0a <HAL_TIM_OC_DelayElapsedCallback>
          HAL_TIM_PWM_PulseFinishedCallback(htim);
 8003954:	6878      	ldr	r0, [r7, #4]
 8003956:	f000 f8ec 	bl	8003b32 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
        }
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 800395a:	687b      	ldr	r3, [r7, #4]
 800395c:	2200      	movs	r2, #0
 800395e:	771a      	strb	r2, [r3, #28]
      }
    }
  }
  /* Capture compare 2 event */
  if ((itflag & (TIM_FLAG_CC2)) == (TIM_FLAG_CC2))
 8003960:	68bb      	ldr	r3, [r7, #8]
 8003962:	f003 0304 	and.w	r3, r3, #4
 8003966:	2b00      	cmp	r3, #0
 8003968:	d020      	beq.n	80039ac <HAL_TIM_IRQHandler+0xb0>
  {
    if ((itsource & (TIM_IT_CC2)) == (TIM_IT_CC2))
 800396a:	68fb      	ldr	r3, [r7, #12]
 800396c:	f003 0304 	and.w	r3, r3, #4
 8003970:	2b00      	cmp	r3, #0
 8003972:	d01b      	beq.n	80039ac <HAL_TIM_IRQHandler+0xb0>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC2);
 8003974:	687b      	ldr	r3, [r7, #4]
 8003976:	681b      	ldr	r3, [r3, #0]
 8003978:	f06f 0204 	mvn.w	r2, #4
 800397c:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_2;
 800397e:	687b      	ldr	r3, [r7, #4]
 8003980:	2202      	movs	r2, #2
 8003982:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR1 & TIM_CCMR1_CC2S) != 0x00U)
 8003984:	687b      	ldr	r3, [r7, #4]
 8003986:	681b      	ldr	r3, [r3, #0]
 8003988:	699b      	ldr	r3, [r3, #24]
 800398a:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 800398e:	2b00      	cmp	r3, #0
 8003990:	d003      	beq.n	800399a <HAL_TIM_IRQHandler+0x9e>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 8003992:	6878      	ldr	r0, [r7, #4]
 8003994:	f000 f8c3 	bl	8003b1e <HAL_TIM_IC_CaptureCallback>
 8003998:	e005      	b.n	80039a6 <HAL_TIM_IRQHandler+0xaa>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 800399a:	6878      	ldr	r0, [r7, #4]
 800399c:	f000 f8b5 	bl	8003b0a <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 80039a0:	6878      	ldr	r0, [r7, #4]
 80039a2:	f000 f8c6 	bl	8003b32 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 80039a6:	687b      	ldr	r3, [r7, #4]
 80039a8:	2200      	movs	r2, #0
 80039aa:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 3 event */
  if ((itflag & (TIM_FLAG_CC3)) == (TIM_FLAG_CC3))
 80039ac:	68bb      	ldr	r3, [r7, #8]
 80039ae:	f003 0308 	and.w	r3, r3, #8
 80039b2:	2b00      	cmp	r3, #0
 80039b4:	d020      	beq.n	80039f8 <HAL_TIM_IRQHandler+0xfc>
  {
    if ((itsource & (TIM_IT_CC3)) == (TIM_IT_CC3))
 80039b6:	68fb      	ldr	r3, [r7, #12]
 80039b8:	f003 0308 	and.w	r3, r3, #8
 80039bc:	2b00      	cmp	r3, #0
 80039be:	d01b      	beq.n	80039f8 <HAL_TIM_IRQHandler+0xfc>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC3);
 80039c0:	687b      	ldr	r3, [r7, #4]
 80039c2:	681b      	ldr	r3, [r3, #0]
 80039c4:	f06f 0208 	mvn.w	r2, #8
 80039c8:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_3;
 80039ca:	687b      	ldr	r3, [r7, #4]
 80039cc:	2204      	movs	r2, #4
 80039ce:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC3S) != 0x00U)
 80039d0:	687b      	ldr	r3, [r7, #4]
 80039d2:	681b      	ldr	r3, [r3, #0]
 80039d4:	69db      	ldr	r3, [r3, #28]
 80039d6:	f003 0303 	and.w	r3, r3, #3
 80039da:	2b00      	cmp	r3, #0
 80039dc:	d003      	beq.n	80039e6 <HAL_TIM_IRQHandler+0xea>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 80039de:	6878      	ldr	r0, [r7, #4]
 80039e0:	f000 f89d 	bl	8003b1e <HAL_TIM_IC_CaptureCallback>
 80039e4:	e005      	b.n	80039f2 <HAL_TIM_IRQHandler+0xf6>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 80039e6:	6878      	ldr	r0, [r7, #4]
 80039e8:	f000 f88f 	bl	8003b0a <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 80039ec:	6878      	ldr	r0, [r7, #4]
 80039ee:	f000 f8a0 	bl	8003b32 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 80039f2:	687b      	ldr	r3, [r7, #4]
 80039f4:	2200      	movs	r2, #0
 80039f6:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 4 event */
  if ((itflag & (TIM_FLAG_CC4)) == (TIM_FLAG_CC4))
 80039f8:	68bb      	ldr	r3, [r7, #8]
 80039fa:	f003 0310 	and.w	r3, r3, #16
 80039fe:	2b00      	cmp	r3, #0
 8003a00:	d020      	beq.n	8003a44 <HAL_TIM_IRQHandler+0x148>
  {
    if ((itsource & (TIM_IT_CC4)) == (TIM_IT_CC4))
 8003a02:	68fb      	ldr	r3, [r7, #12]
 8003a04:	f003 0310 	and.w	r3, r3, #16
 8003a08:	2b00      	cmp	r3, #0
 8003a0a:	d01b      	beq.n	8003a44 <HAL_TIM_IRQHandler+0x148>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC4);
 8003a0c:	687b      	ldr	r3, [r7, #4]
 8003a0e:	681b      	ldr	r3, [r3, #0]
 8003a10:	f06f 0210 	mvn.w	r2, #16
 8003a14:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_4;
 8003a16:	687b      	ldr	r3, [r7, #4]
 8003a18:	2208      	movs	r2, #8
 8003a1a:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC4S) != 0x00U)
 8003a1c:	687b      	ldr	r3, [r7, #4]
 8003a1e:	681b      	ldr	r3, [r3, #0]
 8003a20:	69db      	ldr	r3, [r3, #28]
 8003a22:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 8003a26:	2b00      	cmp	r3, #0
 8003a28:	d003      	beq.n	8003a32 <HAL_TIM_IRQHandler+0x136>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 8003a2a:	6878      	ldr	r0, [r7, #4]
 8003a2c:	f000 f877 	bl	8003b1e <HAL_TIM_IC_CaptureCallback>
 8003a30:	e005      	b.n	8003a3e <HAL_TIM_IRQHandler+0x142>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 8003a32:	6878      	ldr	r0, [r7, #4]
 8003a34:	f000 f869 	bl	8003b0a <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8003a38:	6878      	ldr	r0, [r7, #4]
 8003a3a:	f000 f87a 	bl	8003b32 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8003a3e:	687b      	ldr	r3, [r7, #4]
 8003a40:	2200      	movs	r2, #0
 8003a42:	771a      	strb	r2, [r3, #28]
    }
  }
  /* TIM Update event */
  if ((itflag & (TIM_FLAG_UPDATE)) == (TIM_FLAG_UPDATE))
 8003a44:	68bb      	ldr	r3, [r7, #8]
 8003a46:	f003 0301 	and.w	r3, r3, #1
 8003a4a:	2b00      	cmp	r3, #0
 8003a4c:	d00c      	beq.n	8003a68 <HAL_TIM_IRQHandler+0x16c>
  {
    if ((itsource & (TIM_IT_UPDATE)) == (TIM_IT_UPDATE))
 8003a4e:	68fb      	ldr	r3, [r7, #12]
 8003a50:	f003 0301 	and.w	r3, r3, #1
 8003a54:	2b00      	cmp	r3, #0
 8003a56:	d007      	beq.n	8003a68 <HAL_TIM_IRQHandler+0x16c>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_UPDATE);
 8003a58:	687b      	ldr	r3, [r7, #4]
 8003a5a:	681b      	ldr	r3, [r3, #0]
 8003a5c:	f06f 0201 	mvn.w	r2, #1
 8003a60:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->PeriodElapsedCallback(htim);
#else
      HAL_TIM_PeriodElapsedCallback(htim);
 8003a62:	6878      	ldr	r0, [r7, #4]
 8003a64:	f7fd f970 	bl	8000d48 <HAL_TIM_PeriodElapsedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Break input event */
  if (((itflag & (TIM_FLAG_BREAK)) == (TIM_FLAG_BREAK)) || \
 8003a68:	68bb      	ldr	r3, [r7, #8]
 8003a6a:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8003a6e:	2b00      	cmp	r3, #0
 8003a70:	d104      	bne.n	8003a7c <HAL_TIM_IRQHandler+0x180>
      ((itflag & (TIM_FLAG_SYSTEM_BREAK)) == (TIM_FLAG_SYSTEM_BREAK)))
 8003a72:	68bb      	ldr	r3, [r7, #8]
 8003a74:	f403 5300 	and.w	r3, r3, #8192	@ 0x2000
  if (((itflag & (TIM_FLAG_BREAK)) == (TIM_FLAG_BREAK)) || \
 8003a78:	2b00      	cmp	r3, #0
 8003a7a:	d00c      	beq.n	8003a96 <HAL_TIM_IRQHandler+0x19a>
  {
    if ((itsource & (TIM_IT_BREAK)) == (TIM_IT_BREAK))
 8003a7c:	68fb      	ldr	r3, [r7, #12]
 8003a7e:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8003a82:	2b00      	cmp	r3, #0
 8003a84:	d007      	beq.n	8003a96 <HAL_TIM_IRQHandler+0x19a>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_BREAK | TIM_FLAG_SYSTEM_BREAK);
 8003a86:	687b      	ldr	r3, [r7, #4]
 8003a88:	681b      	ldr	r3, [r3, #0]
 8003a8a:	f46f 5202 	mvn.w	r2, #8320	@ 0x2080
 8003a8e:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->BreakCallback(htim);
#else
      HAL_TIMEx_BreakCallback(htim);
 8003a90:	6878      	ldr	r0, [r7, #4]
 8003a92:	f000 f8d7 	bl	8003c44 <HAL_TIMEx_BreakCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Break2 input event */
  if ((itflag & (TIM_FLAG_BREAK2)) == (TIM_FLAG_BREAK2))
 8003a96:	68bb      	ldr	r3, [r7, #8]
 8003a98:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8003a9c:	2b00      	cmp	r3, #0
 8003a9e:	d00c      	beq.n	8003aba <HAL_TIM_IRQHandler+0x1be>
  {
    if ((itsource & (TIM_IT_BREAK)) == (TIM_IT_BREAK))
 8003aa0:	68fb      	ldr	r3, [r7, #12]
 8003aa2:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8003aa6:	2b00      	cmp	r3, #0
 8003aa8:	d007      	beq.n	8003aba <HAL_TIM_IRQHandler+0x1be>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_BREAK2);
 8003aaa:	687b      	ldr	r3, [r7, #4]
 8003aac:	681b      	ldr	r3, [r3, #0]
 8003aae:	f46f 7280 	mvn.w	r2, #256	@ 0x100
 8003ab2:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->Break2Callback(htim);
#else
      HAL_TIMEx_Break2Callback(htim);
 8003ab4:	6878      	ldr	r0, [r7, #4]
 8003ab6:	f000 f8cf 	bl	8003c58 <HAL_TIMEx_Break2Callback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Trigger detection event */
  if ((itflag & (TIM_FLAG_TRIGGER)) == (TIM_FLAG_TRIGGER))
 8003aba:	68bb      	ldr	r3, [r7, #8]
 8003abc:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8003ac0:	2b00      	cmp	r3, #0
 8003ac2:	d00c      	beq.n	8003ade <HAL_TIM_IRQHandler+0x1e2>
  {
    if ((itsource & (TIM_IT_TRIGGER)) == (TIM_IT_TRIGGER))
 8003ac4:	68fb      	ldr	r3, [r7, #12]
 8003ac6:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8003aca:	2b00      	cmp	r3, #0
 8003acc:	d007      	beq.n	8003ade <HAL_TIM_IRQHandler+0x1e2>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_TRIGGER);
 8003ace:	687b      	ldr	r3, [r7, #4]
 8003ad0:	681b      	ldr	r3, [r3, #0]
 8003ad2:	f06f 0240 	mvn.w	r2, #64	@ 0x40
 8003ad6:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->TriggerCallback(htim);
#else
      HAL_TIM_TriggerCallback(htim);
 8003ad8:	6878      	ldr	r0, [r7, #4]
 8003ada:	f000 f834 	bl	8003b46 <HAL_TIM_TriggerCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM commutation event */
  if ((itflag & (TIM_FLAG_COM)) == (TIM_FLAG_COM))
 8003ade:	68bb      	ldr	r3, [r7, #8]
 8003ae0:	f003 0320 	and.w	r3, r3, #32
 8003ae4:	2b00      	cmp	r3, #0
 8003ae6:	d00c      	beq.n	8003b02 <HAL_TIM_IRQHandler+0x206>
  {
    if ((itsource & (TIM_IT_COM)) == (TIM_IT_COM))
 8003ae8:	68fb      	ldr	r3, [r7, #12]
 8003aea:	f003 0320 	and.w	r3, r3, #32
 8003aee:	2b00      	cmp	r3, #0
 8003af0:	d007      	beq.n	8003b02 <HAL_TIM_IRQHandler+0x206>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_COM);
 8003af2:	687b      	ldr	r3, [r7, #4]
 8003af4:	681b      	ldr	r3, [r3, #0]
 8003af6:	f06f 0220 	mvn.w	r2, #32
 8003afa:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->CommutationCallback(htim);
#else
      HAL_TIMEx_CommutCallback(htim);
 8003afc:	6878      	ldr	r0, [r7, #4]
 8003afe:	f000 f897 	bl	8003c30 <HAL_TIMEx_CommutCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
}
 8003b02:	bf00      	nop
 8003b04:	3710      	adds	r7, #16
 8003b06:	46bd      	mov	sp, r7
 8003b08:	bd80      	pop	{r7, pc}

08003b0a <HAL_TIM_OC_DelayElapsedCallback>:
  * @brief  Output Compare callback in non-blocking mode
  * @param  htim TIM OC handle
  * @retval None
  */
__weak void HAL_TIM_OC_DelayElapsedCallback(TIM_HandleTypeDef *htim)
{
 8003b0a:	b480      	push	{r7}
 8003b0c:	b083      	sub	sp, #12
 8003b0e:	af00      	add	r7, sp, #0
 8003b10:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_OC_DelayElapsedCallback could be implemented in the user file
   */
}
 8003b12:	bf00      	nop
 8003b14:	370c      	adds	r7, #12
 8003b16:	46bd      	mov	sp, r7
 8003b18:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003b1c:	4770      	bx	lr

08003b1e <HAL_TIM_IC_CaptureCallback>:
  * @brief  Input Capture callback in non-blocking mode
  * @param  htim TIM IC handle
  * @retval None
  */
__weak void HAL_TIM_IC_CaptureCallback(TIM_HandleTypeDef *htim)
{
 8003b1e:	b480      	push	{r7}
 8003b20:	b083      	sub	sp, #12
 8003b22:	af00      	add	r7, sp, #0
 8003b24:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_IC_CaptureCallback could be implemented in the user file
   */
}
 8003b26:	bf00      	nop
 8003b28:	370c      	adds	r7, #12
 8003b2a:	46bd      	mov	sp, r7
 8003b2c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003b30:	4770      	bx	lr

08003b32 <HAL_TIM_PWM_PulseFinishedCallback>:
  * @brief  PWM Pulse finished callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_PWM_PulseFinishedCallback(TIM_HandleTypeDef *htim)
{
 8003b32:	b480      	push	{r7}
 8003b34:	b083      	sub	sp, #12
 8003b36:	af00      	add	r7, sp, #0
 8003b38:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_PWM_PulseFinishedCallback could be implemented in the user file
   */
}
 8003b3a:	bf00      	nop
 8003b3c:	370c      	adds	r7, #12
 8003b3e:	46bd      	mov	sp, r7
 8003b40:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003b44:	4770      	bx	lr

08003b46 <HAL_TIM_TriggerCallback>:
  * @brief  Hall Trigger detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_TriggerCallback(TIM_HandleTypeDef *htim)
{
 8003b46:	b480      	push	{r7}
 8003b48:	b083      	sub	sp, #12
 8003b4a:	af00      	add	r7, sp, #0
 8003b4c:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_TriggerCallback could be implemented in the user file
   */
}
 8003b4e:	bf00      	nop
 8003b50:	370c      	adds	r7, #12
 8003b52:	46bd      	mov	sp, r7
 8003b54:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003b58:	4770      	bx	lr
	...

08003b5c <TIM_Base_SetConfig>:
  * @param  TIMx TIM peripheral
  * @param  Structure TIM Base configuration structure
  * @retval None
  */
void TIM_Base_SetConfig(TIM_TypeDef *TIMx, const TIM_Base_InitTypeDef *Structure)
{
 8003b5c:	b480      	push	{r7}
 8003b5e:	b085      	sub	sp, #20
 8003b60:	af00      	add	r7, sp, #0
 8003b62:	6078      	str	r0, [r7, #4]
 8003b64:	6039      	str	r1, [r7, #0]
  uint32_t tmpcr1;
  tmpcr1 = TIMx->CR1;
 8003b66:	687b      	ldr	r3, [r7, #4]
 8003b68:	681b      	ldr	r3, [r3, #0]
 8003b6a:	60fb      	str	r3, [r7, #12]

  /* Set TIM Time Base Unit parameters ---------------------------------------*/
  if (IS_TIM_COUNTER_MODE_SELECT_INSTANCE(TIMx))
 8003b6c:	687b      	ldr	r3, [r7, #4]
 8003b6e:	4a2d      	ldr	r2, [pc, #180]	@ (8003c24 <TIM_Base_SetConfig+0xc8>)
 8003b70:	4293      	cmp	r3, r2
 8003b72:	d003      	beq.n	8003b7c <TIM_Base_SetConfig+0x20>
 8003b74:	687b      	ldr	r3, [r7, #4]
 8003b76:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8003b7a:	d108      	bne.n	8003b8e <TIM_Base_SetConfig+0x32>
  {
    /* Select the Counter Mode */
    tmpcr1 &= ~(TIM_CR1_DIR | TIM_CR1_CMS);
 8003b7c:	68fb      	ldr	r3, [r7, #12]
 8003b7e:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 8003b82:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= Structure->CounterMode;
 8003b84:	683b      	ldr	r3, [r7, #0]
 8003b86:	685b      	ldr	r3, [r3, #4]
 8003b88:	68fa      	ldr	r2, [r7, #12]
 8003b8a:	4313      	orrs	r3, r2
 8003b8c:	60fb      	str	r3, [r7, #12]
  }

  if (IS_TIM_CLOCK_DIVISION_INSTANCE(TIMx))
 8003b8e:	687b      	ldr	r3, [r7, #4]
 8003b90:	4a24      	ldr	r2, [pc, #144]	@ (8003c24 <TIM_Base_SetConfig+0xc8>)
 8003b92:	4293      	cmp	r3, r2
 8003b94:	d00b      	beq.n	8003bae <TIM_Base_SetConfig+0x52>
 8003b96:	687b      	ldr	r3, [r7, #4]
 8003b98:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8003b9c:	d007      	beq.n	8003bae <TIM_Base_SetConfig+0x52>
 8003b9e:	687b      	ldr	r3, [r7, #4]
 8003ba0:	4a21      	ldr	r2, [pc, #132]	@ (8003c28 <TIM_Base_SetConfig+0xcc>)
 8003ba2:	4293      	cmp	r3, r2
 8003ba4:	d003      	beq.n	8003bae <TIM_Base_SetConfig+0x52>
 8003ba6:	687b      	ldr	r3, [r7, #4]
 8003ba8:	4a20      	ldr	r2, [pc, #128]	@ (8003c2c <TIM_Base_SetConfig+0xd0>)
 8003baa:	4293      	cmp	r3, r2
 8003bac:	d108      	bne.n	8003bc0 <TIM_Base_SetConfig+0x64>
  {
    /* Set the clock division */
    tmpcr1 &= ~TIM_CR1_CKD;
 8003bae:	68fb      	ldr	r3, [r7, #12]
 8003bb0:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 8003bb4:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= (uint32_t)Structure->ClockDivision;
 8003bb6:	683b      	ldr	r3, [r7, #0]
 8003bb8:	68db      	ldr	r3, [r3, #12]
 8003bba:	68fa      	ldr	r2, [r7, #12]
 8003bbc:	4313      	orrs	r3, r2
 8003bbe:	60fb      	str	r3, [r7, #12]
  }

  /* Set the auto-reload preload */
  MODIFY_REG(tmpcr1, TIM_CR1_ARPE, Structure->AutoReloadPreload);
 8003bc0:	68fb      	ldr	r3, [r7, #12]
 8003bc2:	f023 0280 	bic.w	r2, r3, #128	@ 0x80
 8003bc6:	683b      	ldr	r3, [r7, #0]
 8003bc8:	695b      	ldr	r3, [r3, #20]
 8003bca:	4313      	orrs	r3, r2
 8003bcc:	60fb      	str	r3, [r7, #12]

  /* Set the Autoreload value */
  TIMx->ARR = (uint32_t)Structure->Period ;
 8003bce:	683b      	ldr	r3, [r7, #0]
 8003bd0:	689a      	ldr	r2, [r3, #8]
 8003bd2:	687b      	ldr	r3, [r7, #4]
 8003bd4:	62da      	str	r2, [r3, #44]	@ 0x2c

  /* Set the Prescaler value */
  TIMx->PSC = Structure->Prescaler;
 8003bd6:	683b      	ldr	r3, [r7, #0]
 8003bd8:	681a      	ldr	r2, [r3, #0]
 8003bda:	687b      	ldr	r3, [r7, #4]
 8003bdc:	629a      	str	r2, [r3, #40]	@ 0x28

  if (IS_TIM_REPETITION_COUNTER_INSTANCE(TIMx))
 8003bde:	687b      	ldr	r3, [r7, #4]
 8003be0:	4a10      	ldr	r2, [pc, #64]	@ (8003c24 <TIM_Base_SetConfig+0xc8>)
 8003be2:	4293      	cmp	r3, r2
 8003be4:	d007      	beq.n	8003bf6 <TIM_Base_SetConfig+0x9a>
 8003be6:	687b      	ldr	r3, [r7, #4]
 8003be8:	4a0f      	ldr	r2, [pc, #60]	@ (8003c28 <TIM_Base_SetConfig+0xcc>)
 8003bea:	4293      	cmp	r3, r2
 8003bec:	d003      	beq.n	8003bf6 <TIM_Base_SetConfig+0x9a>
 8003bee:	687b      	ldr	r3, [r7, #4]
 8003bf0:	4a0e      	ldr	r2, [pc, #56]	@ (8003c2c <TIM_Base_SetConfig+0xd0>)
 8003bf2:	4293      	cmp	r3, r2
 8003bf4:	d103      	bne.n	8003bfe <TIM_Base_SetConfig+0xa2>
  {
    /* Set the Repetition Counter value */
    TIMx->RCR = Structure->RepetitionCounter;
 8003bf6:	683b      	ldr	r3, [r7, #0]
 8003bf8:	691a      	ldr	r2, [r3, #16]
 8003bfa:	687b      	ldr	r3, [r7, #4]
 8003bfc:	631a      	str	r2, [r3, #48]	@ 0x30
  }

  /* Disable Update Event (UEV) with Update Generation (UG)
     by changing Update Request Source (URS) to avoid Update flag (UIF) */
  SET_BIT(TIMx->CR1, TIM_CR1_URS);
 8003bfe:	687b      	ldr	r3, [r7, #4]
 8003c00:	681b      	ldr	r3, [r3, #0]
 8003c02:	f043 0204 	orr.w	r2, r3, #4
 8003c06:	687b      	ldr	r3, [r7, #4]
 8003c08:	601a      	str	r2, [r3, #0]

  /* Generate an update event to reload the Prescaler
     and the repetition counter (only for advanced timer) value immediately */
  TIMx->EGR = TIM_EGR_UG;
 8003c0a:	687b      	ldr	r3, [r7, #4]
 8003c0c:	2201      	movs	r2, #1
 8003c0e:	615a      	str	r2, [r3, #20]

  TIMx->CR1 = tmpcr1;
 8003c10:	687b      	ldr	r3, [r7, #4]
 8003c12:	68fa      	ldr	r2, [r7, #12]
 8003c14:	601a      	str	r2, [r3, #0]
}
 8003c16:	bf00      	nop
 8003c18:	3714      	adds	r7, #20
 8003c1a:	46bd      	mov	sp, r7
 8003c1c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003c20:	4770      	bx	lr
 8003c22:	bf00      	nop
 8003c24:	40012c00 	.word	0x40012c00
 8003c28:	40014400 	.word	0x40014400
 8003c2c:	40014800 	.word	0x40014800

08003c30 <HAL_TIMEx_CommutCallback>:
  * @brief  Commutation callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_CommutCallback(TIM_HandleTypeDef *htim)
{
 8003c30:	b480      	push	{r7}
 8003c32:	b083      	sub	sp, #12
 8003c34:	af00      	add	r7, sp, #0
 8003c36:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_CommutCallback could be implemented in the user file
   */
}
 8003c38:	bf00      	nop
 8003c3a:	370c      	adds	r7, #12
 8003c3c:	46bd      	mov	sp, r7
 8003c3e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003c42:	4770      	bx	lr

08003c44 <HAL_TIMEx_BreakCallback>:
  * @brief  Break detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_BreakCallback(TIM_HandleTypeDef *htim)
{
 8003c44:	b480      	push	{r7}
 8003c46:	b083      	sub	sp, #12
 8003c48:	af00      	add	r7, sp, #0
 8003c4a:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_BreakCallback could be implemented in the user file
   */
}
 8003c4c:	bf00      	nop
 8003c4e:	370c      	adds	r7, #12
 8003c50:	46bd      	mov	sp, r7
 8003c52:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003c56:	4770      	bx	lr

08003c58 <HAL_TIMEx_Break2Callback>:
  * @brief  Break2 detection callback in non blocking mode
  * @param  htim: TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_Break2Callback(TIM_HandleTypeDef *htim)
{
 8003c58:	b480      	push	{r7}
 8003c5a:	b083      	sub	sp, #12
 8003c5c:	af00      	add	r7, sp, #0
 8003c5e:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_TIMEx_Break2Callback could be implemented in the user file
   */
}
 8003c60:	bf00      	nop
 8003c62:	370c      	adds	r7, #12
 8003c64:	46bd      	mov	sp, r7
 8003c66:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003c6a:	4770      	bx	lr

08003c6c <LL_RCC_GetUSARTClockSource>:
{
 8003c6c:	b480      	push	{r7}
 8003c6e:	b083      	sub	sp, #12
 8003c70:	af00      	add	r7, sp, #0
 8003c72:	6078      	str	r0, [r7, #4]
  return (uint32_t)(READ_BIT(RCC->CCIPR, USARTx));
 8003c74:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 8003c78:	f8d3 2088 	ldr.w	r2, [r3, #136]	@ 0x88
 8003c7c:	687b      	ldr	r3, [r7, #4]
 8003c7e:	4013      	ands	r3, r2
}
 8003c80:	4618      	mov	r0, r3
 8003c82:	370c      	adds	r7, #12
 8003c84:	46bd      	mov	sp, r7
 8003c86:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003c8a:	4770      	bx	lr

08003c8c <LL_RCC_GetLPUARTClockSource>:
{
 8003c8c:	b480      	push	{r7}
 8003c8e:	b083      	sub	sp, #12
 8003c90:	af00      	add	r7, sp, #0
 8003c92:	6078      	str	r0, [r7, #4]
  return (uint32_t)(READ_BIT(RCC->CCIPR, LPUARTx));
 8003c94:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 8003c98:	f8d3 2088 	ldr.w	r2, [r3, #136]	@ 0x88
 8003c9c:	687b      	ldr	r3, [r7, #4]
 8003c9e:	4013      	ands	r3, r2
}
 8003ca0:	4618      	mov	r0, r3
 8003ca2:	370c      	adds	r7, #12
 8003ca4:	46bd      	mov	sp, r7
 8003ca6:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003caa:	4770      	bx	lr

08003cac <HAL_UART_Init>:
  *        parameters in the UART_InitTypeDef and initialize the associated handle.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Init(UART_HandleTypeDef *huart)
{
 8003cac:	b580      	push	{r7, lr}
 8003cae:	b082      	sub	sp, #8
 8003cb0:	af00      	add	r7, sp, #0
 8003cb2:	6078      	str	r0, [r7, #4]
  /* Check the UART handle allocation */
  if (huart == NULL)
 8003cb4:	687b      	ldr	r3, [r7, #4]
 8003cb6:	2b00      	cmp	r3, #0
 8003cb8:	d101      	bne.n	8003cbe <HAL_UART_Init+0x12>
  {
    return HAL_ERROR;
 8003cba:	2301      	movs	r3, #1
 8003cbc:	e042      	b.n	8003d44 <HAL_UART_Init+0x98>
#else
    assert_param(IS_UART_INSTANCE(huart->Instance));
#endif /* LPUART1 */
  }

  if (huart->gState == HAL_UART_STATE_RESET)
 8003cbe:	687b      	ldr	r3, [r7, #4]
 8003cc0:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8003cc4:	2b00      	cmp	r3, #0
 8003cc6:	d106      	bne.n	8003cd6 <HAL_UART_Init+0x2a>
  {
    /* Allocate lock resource and initialize it */
    huart->Lock = HAL_UNLOCKED;
 8003cc8:	687b      	ldr	r3, [r7, #4]
 8003cca:	2200      	movs	r2, #0
 8003ccc:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

    /* Init the low level hardware */
    huart->MspInitCallback(huart);
#else
    /* Init the low level hardware : GPIO, CLOCK */
    HAL_UART_MspInit(huart);
 8003cd0:	6878      	ldr	r0, [r7, #4]
 8003cd2:	f7fd f8c9 	bl	8000e68 <HAL_UART_MspInit>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
  }

  huart->gState = HAL_UART_STATE_BUSY;
 8003cd6:	687b      	ldr	r3, [r7, #4]
 8003cd8:	2224      	movs	r2, #36	@ 0x24
 8003cda:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

  __HAL_UART_DISABLE(huart);
 8003cde:	687b      	ldr	r3, [r7, #4]
 8003ce0:	681b      	ldr	r3, [r3, #0]
 8003ce2:	681a      	ldr	r2, [r3, #0]
 8003ce4:	687b      	ldr	r3, [r7, #4]
 8003ce6:	681b      	ldr	r3, [r3, #0]
 8003ce8:	f022 0201 	bic.w	r2, r2, #1
 8003cec:	601a      	str	r2, [r3, #0]

  /* Perform advanced settings configuration */
  /* For some items, configuration requires to be done prior TE and RE bits are set */
  if (huart->AdvancedInit.AdvFeatureInit != UART_ADVFEATURE_NO_INIT)
 8003cee:	687b      	ldr	r3, [r7, #4]
 8003cf0:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8003cf2:	2b00      	cmp	r3, #0
 8003cf4:	d002      	beq.n	8003cfc <HAL_UART_Init+0x50>
  {
    UART_AdvFeatureConfig(huart);
 8003cf6:	6878      	ldr	r0, [r7, #4]
 8003cf8:	f000 fbe6 	bl	80044c8 <UART_AdvFeatureConfig>
  }

  /* Set the UART Communication parameters */
  if (UART_SetConfig(huart) == HAL_ERROR)
 8003cfc:	6878      	ldr	r0, [r7, #4]
 8003cfe:	f000 f9bb 	bl	8004078 <UART_SetConfig>
 8003d02:	4603      	mov	r3, r0
 8003d04:	2b01      	cmp	r3, #1
 8003d06:	d101      	bne.n	8003d0c <HAL_UART_Init+0x60>
  {
    return HAL_ERROR;
 8003d08:	2301      	movs	r3, #1
 8003d0a:	e01b      	b.n	8003d44 <HAL_UART_Init+0x98>
  }

  /* In asynchronous mode, the following bits must be kept cleared:
  - LINEN and CLKEN bits in the USART_CR2 register,
  - SCEN, HDSEL and IREN  bits in the USART_CR3 register.*/
  CLEAR_BIT(huart->Instance->CR2, (USART_CR2_LINEN | USART_CR2_CLKEN));
 8003d0c:	687b      	ldr	r3, [r7, #4]
 8003d0e:	681b      	ldr	r3, [r3, #0]
 8003d10:	685a      	ldr	r2, [r3, #4]
 8003d12:	687b      	ldr	r3, [r7, #4]
 8003d14:	681b      	ldr	r3, [r3, #0]
 8003d16:	f422 4290 	bic.w	r2, r2, #18432	@ 0x4800
 8003d1a:	605a      	str	r2, [r3, #4]
  CLEAR_BIT(huart->Instance->CR3, (USART_CR3_SCEN | USART_CR3_HDSEL | USART_CR3_IREN));
 8003d1c:	687b      	ldr	r3, [r7, #4]
 8003d1e:	681b      	ldr	r3, [r3, #0]
 8003d20:	689a      	ldr	r2, [r3, #8]
 8003d22:	687b      	ldr	r3, [r7, #4]
 8003d24:	681b      	ldr	r3, [r3, #0]
 8003d26:	f022 022a 	bic.w	r2, r2, #42	@ 0x2a
 8003d2a:	609a      	str	r2, [r3, #8]

  __HAL_UART_ENABLE(huart);
 8003d2c:	687b      	ldr	r3, [r7, #4]
 8003d2e:	681b      	ldr	r3, [r3, #0]
 8003d30:	681a      	ldr	r2, [r3, #0]
 8003d32:	687b      	ldr	r3, [r7, #4]
 8003d34:	681b      	ldr	r3, [r3, #0]
 8003d36:	f042 0201 	orr.w	r2, r2, #1
 8003d3a:	601a      	str	r2, [r3, #0]

  /* TEACK and/or REACK to check before moving huart->gState and huart->RxState to Ready */
  return (UART_CheckIdleState(huart));
 8003d3c:	6878      	ldr	r0, [r7, #4]
 8003d3e:	f000 fc65 	bl	800460c <UART_CheckIdleState>
 8003d42:	4603      	mov	r3, r0
}
 8003d44:	4618      	mov	r0, r3
 8003d46:	3708      	adds	r7, #8
 8003d48:	46bd      	mov	sp, r7
 8003d4a:	bd80      	pop	{r7, pc}

08003d4c <HAL_UART_DeInit>:
  * @brief DeInitialize the UART peripheral.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_DeInit(UART_HandleTypeDef *huart)
{
 8003d4c:	b580      	push	{r7, lr}
 8003d4e:	b082      	sub	sp, #8
 8003d50:	af00      	add	r7, sp, #0
 8003d52:	6078      	str	r0, [r7, #4]
  /* Check the UART handle allocation */
  if (huart == NULL)
 8003d54:	687b      	ldr	r3, [r7, #4]
 8003d56:	2b00      	cmp	r3, #0
 8003d58:	d101      	bne.n	8003d5e <HAL_UART_DeInit+0x12>
  {
    return HAL_ERROR;
 8003d5a:	2301      	movs	r3, #1
 8003d5c:	e031      	b.n	8003dc2 <HAL_UART_DeInit+0x76>
  assert_param((IS_UART_INSTANCE(huart->Instance)) || (IS_LPUART_INSTANCE(huart->Instance)));
#else
  assert_param(IS_UART_INSTANCE(huart->Instance));
#endif /* LPUART1 */

  huart->gState = HAL_UART_STATE_BUSY;
 8003d5e:	687b      	ldr	r3, [r7, #4]
 8003d60:	2224      	movs	r2, #36	@ 0x24
 8003d62:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

  __HAL_UART_DISABLE(huart);
 8003d66:	687b      	ldr	r3, [r7, #4]
 8003d68:	681b      	ldr	r3, [r3, #0]
 8003d6a:	681a      	ldr	r2, [r3, #0]
 8003d6c:	687b      	ldr	r3, [r7, #4]
 8003d6e:	681b      	ldr	r3, [r3, #0]
 8003d70:	f022 0201 	bic.w	r2, r2, #1
 8003d74:	601a      	str	r2, [r3, #0]

  huart->Instance->CR1 = 0x0U;
 8003d76:	687b      	ldr	r3, [r7, #4]
 8003d78:	681b      	ldr	r3, [r3, #0]
 8003d7a:	2200      	movs	r2, #0
 8003d7c:	601a      	str	r2, [r3, #0]
  huart->Instance->CR2 = 0x0U;
 8003d7e:	687b      	ldr	r3, [r7, #4]
 8003d80:	681b      	ldr	r3, [r3, #0]
 8003d82:	2200      	movs	r2, #0
 8003d84:	605a      	str	r2, [r3, #4]
  huart->Instance->CR3 = 0x0U;
 8003d86:	687b      	ldr	r3, [r7, #4]
 8003d88:	681b      	ldr	r3, [r3, #0]
 8003d8a:	2200      	movs	r2, #0
 8003d8c:	609a      	str	r2, [r3, #8]
  }
  /* DeInit the low level hardware */
  huart->MspDeInitCallback(huart);
#else
  /* DeInit the low level hardware */
  HAL_UART_MspDeInit(huart);
 8003d8e:	6878      	ldr	r0, [r7, #4]
 8003d90:	f7fd f8f2 	bl	8000f78 <HAL_UART_MspDeInit>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */

  huart->ErrorCode = HAL_UART_ERROR_NONE;
 8003d94:	687b      	ldr	r3, [r7, #4]
 8003d96:	2200      	movs	r2, #0
 8003d98:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90
  huart->gState = HAL_UART_STATE_RESET;
 8003d9c:	687b      	ldr	r3, [r7, #4]
 8003d9e:	2200      	movs	r2, #0
 8003da0:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88
  huart->RxState = HAL_UART_STATE_RESET;
 8003da4:	687b      	ldr	r3, [r7, #4]
 8003da6:	2200      	movs	r2, #0
 8003da8:	f8c3 208c 	str.w	r2, [r3, #140]	@ 0x8c
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8003dac:	687b      	ldr	r3, [r7, #4]
 8003dae:	2200      	movs	r2, #0
 8003db0:	66da      	str	r2, [r3, #108]	@ 0x6c
  huart->RxEventType = HAL_UART_RXEVENT_TC;
 8003db2:	687b      	ldr	r3, [r7, #4]
 8003db4:	2200      	movs	r2, #0
 8003db6:	671a      	str	r2, [r3, #112]	@ 0x70

  __HAL_UNLOCK(huart);
 8003db8:	687b      	ldr	r3, [r7, #4]
 8003dba:	2200      	movs	r2, #0
 8003dbc:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

  return HAL_OK;
 8003dc0:	2300      	movs	r3, #0
}
 8003dc2:	4618      	mov	r0, r3
 8003dc4:	3708      	adds	r7, #8
 8003dc6:	46bd      	mov	sp, r7
 8003dc8:	bd80      	pop	{r7, pc}

08003dca <HAL_UART_Transmit>:
  * @param Size    Amount of data elements (u8 or u16) to be sent.
  * @param Timeout Timeout duration.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Transmit(UART_HandleTypeDef *huart, const uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 8003dca:	b580      	push	{r7, lr}
 8003dcc:	b08a      	sub	sp, #40	@ 0x28
 8003dce:	af02      	add	r7, sp, #8
 8003dd0:	60f8      	str	r0, [r7, #12]
 8003dd2:	60b9      	str	r1, [r7, #8]
 8003dd4:	603b      	str	r3, [r7, #0]
 8003dd6:	4613      	mov	r3, r2
 8003dd8:	80fb      	strh	r3, [r7, #6]
  const uint8_t  *pdata8bits;
  const uint16_t *pdata16bits;
  uint32_t tickstart;

  /* Check that a Tx process is not already ongoing */
  if (huart->gState == HAL_UART_STATE_READY)
 8003dda:	68fb      	ldr	r3, [r7, #12]
 8003ddc:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8003de0:	2b20      	cmp	r3, #32
 8003de2:	d17b      	bne.n	8003edc <HAL_UART_Transmit+0x112>
  {
    if ((pData == NULL) || (Size == 0U))
 8003de4:	68bb      	ldr	r3, [r7, #8]
 8003de6:	2b00      	cmp	r3, #0
 8003de8:	d002      	beq.n	8003df0 <HAL_UART_Transmit+0x26>
 8003dea:	88fb      	ldrh	r3, [r7, #6]
 8003dec:	2b00      	cmp	r3, #0
 8003dee:	d101      	bne.n	8003df4 <HAL_UART_Transmit+0x2a>
    {
      return  HAL_ERROR;
 8003df0:	2301      	movs	r3, #1
 8003df2:	e074      	b.n	8003ede <HAL_UART_Transmit+0x114>
    }

    huart->ErrorCode = HAL_UART_ERROR_NONE;
 8003df4:	68fb      	ldr	r3, [r7, #12]
 8003df6:	2200      	movs	r2, #0
 8003df8:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90
    huart->gState = HAL_UART_STATE_BUSY_TX;
 8003dfc:	68fb      	ldr	r3, [r7, #12]
 8003dfe:	2221      	movs	r2, #33	@ 0x21
 8003e00:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

    /* Init tickstart for timeout management */
    tickstart = HAL_GetTick();
 8003e04:	f7fd fb48 	bl	8001498 <HAL_GetTick>
 8003e08:	6178      	str	r0, [r7, #20]

    huart->TxXferSize  = Size;
 8003e0a:	68fb      	ldr	r3, [r7, #12]
 8003e0c:	88fa      	ldrh	r2, [r7, #6]
 8003e0e:	f8a3 2054 	strh.w	r2, [r3, #84]	@ 0x54
    huart->TxXferCount = Size;
 8003e12:	68fb      	ldr	r3, [r7, #12]
 8003e14:	88fa      	ldrh	r2, [r7, #6]
 8003e16:	f8a3 2056 	strh.w	r2, [r3, #86]	@ 0x56

    /* In case of 9bits/No Parity transfer, pData needs to be handled as a uint16_t pointer */
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 8003e1a:	68fb      	ldr	r3, [r7, #12]
 8003e1c:	689b      	ldr	r3, [r3, #8]
 8003e1e:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 8003e22:	d108      	bne.n	8003e36 <HAL_UART_Transmit+0x6c>
 8003e24:	68fb      	ldr	r3, [r7, #12]
 8003e26:	691b      	ldr	r3, [r3, #16]
 8003e28:	2b00      	cmp	r3, #0
 8003e2a:	d104      	bne.n	8003e36 <HAL_UART_Transmit+0x6c>
    {
      pdata8bits  = NULL;
 8003e2c:	2300      	movs	r3, #0
 8003e2e:	61fb      	str	r3, [r7, #28]
      pdata16bits = (const uint16_t *) pData;
 8003e30:	68bb      	ldr	r3, [r7, #8]
 8003e32:	61bb      	str	r3, [r7, #24]
 8003e34:	e003      	b.n	8003e3e <HAL_UART_Transmit+0x74>
    }
    else
    {
      pdata8bits  = pData;
 8003e36:	68bb      	ldr	r3, [r7, #8]
 8003e38:	61fb      	str	r3, [r7, #28]
      pdata16bits = NULL;
 8003e3a:	2300      	movs	r3, #0
 8003e3c:	61bb      	str	r3, [r7, #24]
    }

    while (huart->TxXferCount > 0U)
 8003e3e:	e030      	b.n	8003ea2 <HAL_UART_Transmit+0xd8>
    {
      if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TXE, RESET, tickstart, Timeout) != HAL_OK)
 8003e40:	683b      	ldr	r3, [r7, #0]
 8003e42:	9300      	str	r3, [sp, #0]
 8003e44:	697b      	ldr	r3, [r7, #20]
 8003e46:	2200      	movs	r2, #0
 8003e48:	2180      	movs	r1, #128	@ 0x80
 8003e4a:	68f8      	ldr	r0, [r7, #12]
 8003e4c:	f000 fc88 	bl	8004760 <UART_WaitOnFlagUntilTimeout>
 8003e50:	4603      	mov	r3, r0
 8003e52:	2b00      	cmp	r3, #0
 8003e54:	d005      	beq.n	8003e62 <HAL_UART_Transmit+0x98>
      {

        huart->gState = HAL_UART_STATE_READY;
 8003e56:	68fb      	ldr	r3, [r7, #12]
 8003e58:	2220      	movs	r2, #32
 8003e5a:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

        return HAL_TIMEOUT;
 8003e5e:	2303      	movs	r3, #3
 8003e60:	e03d      	b.n	8003ede <HAL_UART_Transmit+0x114>
      }
      if (pdata8bits == NULL)
 8003e62:	69fb      	ldr	r3, [r7, #28]
 8003e64:	2b00      	cmp	r3, #0
 8003e66:	d10b      	bne.n	8003e80 <HAL_UART_Transmit+0xb6>
      {
        huart->Instance->TDR = (uint16_t)(*pdata16bits & 0x01FFU);
 8003e68:	69bb      	ldr	r3, [r7, #24]
 8003e6a:	881b      	ldrh	r3, [r3, #0]
 8003e6c:	461a      	mov	r2, r3
 8003e6e:	68fb      	ldr	r3, [r7, #12]
 8003e70:	681b      	ldr	r3, [r3, #0]
 8003e72:	f3c2 0208 	ubfx	r2, r2, #0, #9
 8003e76:	629a      	str	r2, [r3, #40]	@ 0x28
        pdata16bits++;
 8003e78:	69bb      	ldr	r3, [r7, #24]
 8003e7a:	3302      	adds	r3, #2
 8003e7c:	61bb      	str	r3, [r7, #24]
 8003e7e:	e007      	b.n	8003e90 <HAL_UART_Transmit+0xc6>
      }
      else
      {
        huart->Instance->TDR = (uint8_t)(*pdata8bits & 0xFFU);
 8003e80:	69fb      	ldr	r3, [r7, #28]
 8003e82:	781a      	ldrb	r2, [r3, #0]
 8003e84:	68fb      	ldr	r3, [r7, #12]
 8003e86:	681b      	ldr	r3, [r3, #0]
 8003e88:	629a      	str	r2, [r3, #40]	@ 0x28
        pdata8bits++;
 8003e8a:	69fb      	ldr	r3, [r7, #28]
 8003e8c:	3301      	adds	r3, #1
 8003e8e:	61fb      	str	r3, [r7, #28]
      }
      huart->TxXferCount--;
 8003e90:	68fb      	ldr	r3, [r7, #12]
 8003e92:	f8b3 3056 	ldrh.w	r3, [r3, #86]	@ 0x56
 8003e96:	b29b      	uxth	r3, r3
 8003e98:	3b01      	subs	r3, #1
 8003e9a:	b29a      	uxth	r2, r3
 8003e9c:	68fb      	ldr	r3, [r7, #12]
 8003e9e:	f8a3 2056 	strh.w	r2, [r3, #86]	@ 0x56
    while (huart->TxXferCount > 0U)
 8003ea2:	68fb      	ldr	r3, [r7, #12]
 8003ea4:	f8b3 3056 	ldrh.w	r3, [r3, #86]	@ 0x56
 8003ea8:	b29b      	uxth	r3, r3
 8003eaa:	2b00      	cmp	r3, #0
 8003eac:	d1c8      	bne.n	8003e40 <HAL_UART_Transmit+0x76>
    }

    if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TC, RESET, tickstart, Timeout) != HAL_OK)
 8003eae:	683b      	ldr	r3, [r7, #0]
 8003eb0:	9300      	str	r3, [sp, #0]
 8003eb2:	697b      	ldr	r3, [r7, #20]
 8003eb4:	2200      	movs	r2, #0
 8003eb6:	2140      	movs	r1, #64	@ 0x40
 8003eb8:	68f8      	ldr	r0, [r7, #12]
 8003eba:	f000 fc51 	bl	8004760 <UART_WaitOnFlagUntilTimeout>
 8003ebe:	4603      	mov	r3, r0
 8003ec0:	2b00      	cmp	r3, #0
 8003ec2:	d005      	beq.n	8003ed0 <HAL_UART_Transmit+0x106>
    {
      huart->gState = HAL_UART_STATE_READY;
 8003ec4:	68fb      	ldr	r3, [r7, #12]
 8003ec6:	2220      	movs	r2, #32
 8003ec8:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

      return HAL_TIMEOUT;
 8003ecc:	2303      	movs	r3, #3
 8003ece:	e006      	b.n	8003ede <HAL_UART_Transmit+0x114>
    }

    /* At end of Tx process, restore huart->gState to Ready */
    huart->gState = HAL_UART_STATE_READY;
 8003ed0:	68fb      	ldr	r3, [r7, #12]
 8003ed2:	2220      	movs	r2, #32
 8003ed4:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

    return HAL_OK;
 8003ed8:	2300      	movs	r3, #0
 8003eda:	e000      	b.n	8003ede <HAL_UART_Transmit+0x114>
  }
  else
  {
    return HAL_BUSY;
 8003edc:	2302      	movs	r3, #2
  }
}
 8003ede:	4618      	mov	r0, r3
 8003ee0:	3720      	adds	r7, #32
 8003ee2:	46bd      	mov	sp, r7
 8003ee4:	bd80      	pop	{r7, pc}

08003ee6 <HAL_UART_Receive>:
  * @param Size    Amount of data elements (u8 or u16) to be received.
  * @param Timeout Timeout duration.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Receive(UART_HandleTypeDef *huart, uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 8003ee6:	b580      	push	{r7, lr}
 8003ee8:	b08a      	sub	sp, #40	@ 0x28
 8003eea:	af02      	add	r7, sp, #8
 8003eec:	60f8      	str	r0, [r7, #12]
 8003eee:	60b9      	str	r1, [r7, #8]
 8003ef0:	603b      	str	r3, [r7, #0]
 8003ef2:	4613      	mov	r3, r2
 8003ef4:	80fb      	strh	r3, [r7, #6]
  uint16_t *pdata16bits;
  uint16_t uhMask;
  uint32_t tickstart;

  /* Check that a Rx process is not already ongoing */
  if (huart->RxState == HAL_UART_STATE_READY)
 8003ef6:	68fb      	ldr	r3, [r7, #12]
 8003ef8:	f8d3 308c 	ldr.w	r3, [r3, #140]	@ 0x8c
 8003efc:	2b20      	cmp	r3, #32
 8003efe:	f040 80b5 	bne.w	800406c <HAL_UART_Receive+0x186>
  {
    if ((pData == NULL) || (Size == 0U))
 8003f02:	68bb      	ldr	r3, [r7, #8]
 8003f04:	2b00      	cmp	r3, #0
 8003f06:	d002      	beq.n	8003f0e <HAL_UART_Receive+0x28>
 8003f08:	88fb      	ldrh	r3, [r7, #6]
 8003f0a:	2b00      	cmp	r3, #0
 8003f0c:	d101      	bne.n	8003f12 <HAL_UART_Receive+0x2c>
    {
      return  HAL_ERROR;
 8003f0e:	2301      	movs	r3, #1
 8003f10:	e0ad      	b.n	800406e <HAL_UART_Receive+0x188>
    }

    huart->ErrorCode = HAL_UART_ERROR_NONE;
 8003f12:	68fb      	ldr	r3, [r7, #12]
 8003f14:	2200      	movs	r2, #0
 8003f16:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90
    huart->RxState = HAL_UART_STATE_BUSY_RX;
 8003f1a:	68fb      	ldr	r3, [r7, #12]
 8003f1c:	2222      	movs	r2, #34	@ 0x22
 8003f1e:	f8c3 208c 	str.w	r2, [r3, #140]	@ 0x8c
    huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8003f22:	68fb      	ldr	r3, [r7, #12]
 8003f24:	2200      	movs	r2, #0
 8003f26:	66da      	str	r2, [r3, #108]	@ 0x6c

    /* Init tickstart for timeout management */
    tickstart = HAL_GetTick();
 8003f28:	f7fd fab6 	bl	8001498 <HAL_GetTick>
 8003f2c:	6178      	str	r0, [r7, #20]

    huart->RxXferSize  = Size;
 8003f2e:	68fb      	ldr	r3, [r7, #12]
 8003f30:	88fa      	ldrh	r2, [r7, #6]
 8003f32:	f8a3 205c 	strh.w	r2, [r3, #92]	@ 0x5c
    huart->RxXferCount = Size;
 8003f36:	68fb      	ldr	r3, [r7, #12]
 8003f38:	88fa      	ldrh	r2, [r7, #6]
 8003f3a:	f8a3 205e 	strh.w	r2, [r3, #94]	@ 0x5e

    /* Computation of UART mask to apply to RDR register */
    UART_MASK_COMPUTATION(huart);
 8003f3e:	68fb      	ldr	r3, [r7, #12]
 8003f40:	689b      	ldr	r3, [r3, #8]
 8003f42:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 8003f46:	d10e      	bne.n	8003f66 <HAL_UART_Receive+0x80>
 8003f48:	68fb      	ldr	r3, [r7, #12]
 8003f4a:	691b      	ldr	r3, [r3, #16]
 8003f4c:	2b00      	cmp	r3, #0
 8003f4e:	d105      	bne.n	8003f5c <HAL_UART_Receive+0x76>
 8003f50:	68fb      	ldr	r3, [r7, #12]
 8003f52:	f240 12ff 	movw	r2, #511	@ 0x1ff
 8003f56:	f8a3 2060 	strh.w	r2, [r3, #96]	@ 0x60
 8003f5a:	e02d      	b.n	8003fb8 <HAL_UART_Receive+0xd2>
 8003f5c:	68fb      	ldr	r3, [r7, #12]
 8003f5e:	22ff      	movs	r2, #255	@ 0xff
 8003f60:	f8a3 2060 	strh.w	r2, [r3, #96]	@ 0x60
 8003f64:	e028      	b.n	8003fb8 <HAL_UART_Receive+0xd2>
 8003f66:	68fb      	ldr	r3, [r7, #12]
 8003f68:	689b      	ldr	r3, [r3, #8]
 8003f6a:	2b00      	cmp	r3, #0
 8003f6c:	d10d      	bne.n	8003f8a <HAL_UART_Receive+0xa4>
 8003f6e:	68fb      	ldr	r3, [r7, #12]
 8003f70:	691b      	ldr	r3, [r3, #16]
 8003f72:	2b00      	cmp	r3, #0
 8003f74:	d104      	bne.n	8003f80 <HAL_UART_Receive+0x9a>
 8003f76:	68fb      	ldr	r3, [r7, #12]
 8003f78:	22ff      	movs	r2, #255	@ 0xff
 8003f7a:	f8a3 2060 	strh.w	r2, [r3, #96]	@ 0x60
 8003f7e:	e01b      	b.n	8003fb8 <HAL_UART_Receive+0xd2>
 8003f80:	68fb      	ldr	r3, [r7, #12]
 8003f82:	227f      	movs	r2, #127	@ 0x7f
 8003f84:	f8a3 2060 	strh.w	r2, [r3, #96]	@ 0x60
 8003f88:	e016      	b.n	8003fb8 <HAL_UART_Receive+0xd2>
 8003f8a:	68fb      	ldr	r3, [r7, #12]
 8003f8c:	689b      	ldr	r3, [r3, #8]
 8003f8e:	f1b3 5f80 	cmp.w	r3, #268435456	@ 0x10000000
 8003f92:	d10d      	bne.n	8003fb0 <HAL_UART_Receive+0xca>
 8003f94:	68fb      	ldr	r3, [r7, #12]
 8003f96:	691b      	ldr	r3, [r3, #16]
 8003f98:	2b00      	cmp	r3, #0
 8003f9a:	d104      	bne.n	8003fa6 <HAL_UART_Receive+0xc0>
 8003f9c:	68fb      	ldr	r3, [r7, #12]
 8003f9e:	227f      	movs	r2, #127	@ 0x7f
 8003fa0:	f8a3 2060 	strh.w	r2, [r3, #96]	@ 0x60
 8003fa4:	e008      	b.n	8003fb8 <HAL_UART_Receive+0xd2>
 8003fa6:	68fb      	ldr	r3, [r7, #12]
 8003fa8:	223f      	movs	r2, #63	@ 0x3f
 8003faa:	f8a3 2060 	strh.w	r2, [r3, #96]	@ 0x60
 8003fae:	e003      	b.n	8003fb8 <HAL_UART_Receive+0xd2>
 8003fb0:	68fb      	ldr	r3, [r7, #12]
 8003fb2:	2200      	movs	r2, #0
 8003fb4:	f8a3 2060 	strh.w	r2, [r3, #96]	@ 0x60
    uhMask = huart->Mask;
 8003fb8:	68fb      	ldr	r3, [r7, #12]
 8003fba:	f8b3 3060 	ldrh.w	r3, [r3, #96]	@ 0x60
 8003fbe:	827b      	strh	r3, [r7, #18]

    /* In case of 9bits/No Parity transfer, pRxData needs to be handled as a uint16_t pointer */
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 8003fc0:	68fb      	ldr	r3, [r7, #12]
 8003fc2:	689b      	ldr	r3, [r3, #8]
 8003fc4:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 8003fc8:	d108      	bne.n	8003fdc <HAL_UART_Receive+0xf6>
 8003fca:	68fb      	ldr	r3, [r7, #12]
 8003fcc:	691b      	ldr	r3, [r3, #16]
 8003fce:	2b00      	cmp	r3, #0
 8003fd0:	d104      	bne.n	8003fdc <HAL_UART_Receive+0xf6>
    {
      pdata8bits  = NULL;
 8003fd2:	2300      	movs	r3, #0
 8003fd4:	61fb      	str	r3, [r7, #28]
      pdata16bits = (uint16_t *) pData;
 8003fd6:	68bb      	ldr	r3, [r7, #8]
 8003fd8:	61bb      	str	r3, [r7, #24]
 8003fda:	e003      	b.n	8003fe4 <HAL_UART_Receive+0xfe>
    }
    else
    {
      pdata8bits  = pData;
 8003fdc:	68bb      	ldr	r3, [r7, #8]
 8003fde:	61fb      	str	r3, [r7, #28]
      pdata16bits = NULL;
 8003fe0:	2300      	movs	r3, #0
 8003fe2:	61bb      	str	r3, [r7, #24]
    }

    /* as long as data have to be received */
    while (huart->RxXferCount > 0U)
 8003fe4:	e036      	b.n	8004054 <HAL_UART_Receive+0x16e>
    {
      if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_RXNE, RESET, tickstart, Timeout) != HAL_OK)
 8003fe6:	683b      	ldr	r3, [r7, #0]
 8003fe8:	9300      	str	r3, [sp, #0]
 8003fea:	697b      	ldr	r3, [r7, #20]
 8003fec:	2200      	movs	r2, #0
 8003fee:	2120      	movs	r1, #32
 8003ff0:	68f8      	ldr	r0, [r7, #12]
 8003ff2:	f000 fbb5 	bl	8004760 <UART_WaitOnFlagUntilTimeout>
 8003ff6:	4603      	mov	r3, r0
 8003ff8:	2b00      	cmp	r3, #0
 8003ffa:	d005      	beq.n	8004008 <HAL_UART_Receive+0x122>
      {
        huart->RxState = HAL_UART_STATE_READY;
 8003ffc:	68fb      	ldr	r3, [r7, #12]
 8003ffe:	2220      	movs	r2, #32
 8004000:	f8c3 208c 	str.w	r2, [r3, #140]	@ 0x8c

        return HAL_TIMEOUT;
 8004004:	2303      	movs	r3, #3
 8004006:	e032      	b.n	800406e <HAL_UART_Receive+0x188>
      }
      if (pdata8bits == NULL)
 8004008:	69fb      	ldr	r3, [r7, #28]
 800400a:	2b00      	cmp	r3, #0
 800400c:	d10c      	bne.n	8004028 <HAL_UART_Receive+0x142>
      {
        *pdata16bits = (uint16_t)(huart->Instance->RDR & uhMask);
 800400e:	68fb      	ldr	r3, [r7, #12]
 8004010:	681b      	ldr	r3, [r3, #0]
 8004012:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8004014:	b29a      	uxth	r2, r3
 8004016:	8a7b      	ldrh	r3, [r7, #18]
 8004018:	4013      	ands	r3, r2
 800401a:	b29a      	uxth	r2, r3
 800401c:	69bb      	ldr	r3, [r7, #24]
 800401e:	801a      	strh	r2, [r3, #0]
        pdata16bits++;
 8004020:	69bb      	ldr	r3, [r7, #24]
 8004022:	3302      	adds	r3, #2
 8004024:	61bb      	str	r3, [r7, #24]
 8004026:	e00c      	b.n	8004042 <HAL_UART_Receive+0x15c>
      }
      else
      {
        *pdata8bits = (uint8_t)(huart->Instance->RDR & (uint8_t)uhMask);
 8004028:	68fb      	ldr	r3, [r7, #12]
 800402a:	681b      	ldr	r3, [r3, #0]
 800402c:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800402e:	b2da      	uxtb	r2, r3
 8004030:	8a7b      	ldrh	r3, [r7, #18]
 8004032:	b2db      	uxtb	r3, r3
 8004034:	4013      	ands	r3, r2
 8004036:	b2da      	uxtb	r2, r3
 8004038:	69fb      	ldr	r3, [r7, #28]
 800403a:	701a      	strb	r2, [r3, #0]
        pdata8bits++;
 800403c:	69fb      	ldr	r3, [r7, #28]
 800403e:	3301      	adds	r3, #1
 8004040:	61fb      	str	r3, [r7, #28]
      }
      huart->RxXferCount--;
 8004042:	68fb      	ldr	r3, [r7, #12]
 8004044:	f8b3 305e 	ldrh.w	r3, [r3, #94]	@ 0x5e
 8004048:	b29b      	uxth	r3, r3
 800404a:	3b01      	subs	r3, #1
 800404c:	b29a      	uxth	r2, r3
 800404e:	68fb      	ldr	r3, [r7, #12]
 8004050:	f8a3 205e 	strh.w	r2, [r3, #94]	@ 0x5e
    while (huart->RxXferCount > 0U)
 8004054:	68fb      	ldr	r3, [r7, #12]
 8004056:	f8b3 305e 	ldrh.w	r3, [r3, #94]	@ 0x5e
 800405a:	b29b      	uxth	r3, r3
 800405c:	2b00      	cmp	r3, #0
 800405e:	d1c2      	bne.n	8003fe6 <HAL_UART_Receive+0x100>
    }

    /* At end of Rx process, restore huart->RxState to Ready */
    huart->RxState = HAL_UART_STATE_READY;
 8004060:	68fb      	ldr	r3, [r7, #12]
 8004062:	2220      	movs	r2, #32
 8004064:	f8c3 208c 	str.w	r2, [r3, #140]	@ 0x8c

    return HAL_OK;
 8004068:	2300      	movs	r3, #0
 800406a:	e000      	b.n	800406e <HAL_UART_Receive+0x188>
  }
  else
  {
    return HAL_BUSY;
 800406c:	2302      	movs	r3, #2
  }
}
 800406e:	4618      	mov	r0, r3
 8004070:	3720      	adds	r7, #32
 8004072:	46bd      	mov	sp, r7
 8004074:	bd80      	pop	{r7, pc}
	...

08004078 <UART_SetConfig>:
  * @brief Configure the UART peripheral.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_SetConfig(UART_HandleTypeDef *huart)
{
 8004078:	e92d 4fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp, lr}
 800407c:	b08c      	sub	sp, #48	@ 0x30
 800407e:	af00      	add	r7, sp, #0
 8004080:	6178      	str	r0, [r7, #20]
  uint32_t tmpreg;
  uint16_t brrtemp;
  UART_ClockSourceTypeDef clocksource;
  uint32_t usartdiv;
  HAL_StatusTypeDef ret               = HAL_OK;
 8004082:	2300      	movs	r3, #0
 8004084:	f887 302a 	strb.w	r3, [r7, #42]	@ 0x2a
  *  the UART Word Length, Parity, Mode and oversampling:
  *  set the M bits according to huart->Init.WordLength value
  *  set PCE and PS bits according to huart->Init.Parity value
  *  set TE and RE bits according to huart->Init.Mode value
  *  set OVER8 bit according to huart->Init.OverSampling value */
  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling ;
 8004088:	697b      	ldr	r3, [r7, #20]
 800408a:	689a      	ldr	r2, [r3, #8]
 800408c:	697b      	ldr	r3, [r7, #20]
 800408e:	691b      	ldr	r3, [r3, #16]
 8004090:	431a      	orrs	r2, r3
 8004092:	697b      	ldr	r3, [r7, #20]
 8004094:	695b      	ldr	r3, [r3, #20]
 8004096:	431a      	orrs	r2, r3
 8004098:	697b      	ldr	r3, [r7, #20]
 800409a:	69db      	ldr	r3, [r3, #28]
 800409c:	4313      	orrs	r3, r2
 800409e:	62fb      	str	r3, [r7, #44]	@ 0x2c
  MODIFY_REG(huart->Instance->CR1, USART_CR1_FIELDS, tmpreg);
 80040a0:	697b      	ldr	r3, [r7, #20]
 80040a2:	681b      	ldr	r3, [r3, #0]
 80040a4:	681a      	ldr	r2, [r3, #0]
 80040a6:	4baf      	ldr	r3, [pc, #700]	@ (8004364 <UART_SetConfig+0x2ec>)
 80040a8:	4013      	ands	r3, r2
 80040aa:	697a      	ldr	r2, [r7, #20]
 80040ac:	6812      	ldr	r2, [r2, #0]
 80040ae:	6af9      	ldr	r1, [r7, #44]	@ 0x2c
 80040b0:	430b      	orrs	r3, r1
 80040b2:	6013      	str	r3, [r2, #0]

  /*-------------------------- USART CR2 Configuration -----------------------*/
  /* Configure the UART Stop Bits: Set STOP[13:12] bits according
  * to huart->Init.StopBits value */
  MODIFY_REG(huart->Instance->CR2, USART_CR2_STOP, huart->Init.StopBits);
 80040b4:	697b      	ldr	r3, [r7, #20]
 80040b6:	681b      	ldr	r3, [r3, #0]
 80040b8:	685b      	ldr	r3, [r3, #4]
 80040ba:	f423 5140 	bic.w	r1, r3, #12288	@ 0x3000
 80040be:	697b      	ldr	r3, [r7, #20]
 80040c0:	68da      	ldr	r2, [r3, #12]
 80040c2:	697b      	ldr	r3, [r7, #20]
 80040c4:	681b      	ldr	r3, [r3, #0]
 80040c6:	430a      	orrs	r2, r1
 80040c8:	605a      	str	r2, [r3, #4]
  /* Configure
  * - UART HardWare Flow Control: set CTSE and RTSE bits according
  *   to huart->Init.HwFlowCtl value
  * - one-bit sampling method versus three samples' majority rule according
  *   to huart->Init.OneBitSampling (not applicable to LPUART) */
  tmpreg = (uint32_t)huart->Init.HwFlowCtl;
 80040ca:	697b      	ldr	r3, [r7, #20]
 80040cc:	699b      	ldr	r3, [r3, #24]
 80040ce:	62fb      	str	r3, [r7, #44]	@ 0x2c

#if defined(LPUART1)
  if (!(UART_INSTANCE_LOWPOWER(huart)))
 80040d0:	697b      	ldr	r3, [r7, #20]
 80040d2:	681b      	ldr	r3, [r3, #0]
 80040d4:	4aa4      	ldr	r2, [pc, #656]	@ (8004368 <UART_SetConfig+0x2f0>)
 80040d6:	4293      	cmp	r3, r2
 80040d8:	d004      	beq.n	80040e4 <UART_SetConfig+0x6c>
  {
    tmpreg |= huart->Init.OneBitSampling;
 80040da:	697b      	ldr	r3, [r7, #20]
 80040dc:	6a1b      	ldr	r3, [r3, #32]
 80040de:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 80040e0:	4313      	orrs	r3, r2
 80040e2:	62fb      	str	r3, [r7, #44]	@ 0x2c
  }
#else
  tmpreg |= huart->Init.OneBitSampling;
#endif /* LPUART1 */
  MODIFY_REG(huart->Instance->CR3, USART_CR3_FIELDS, tmpreg);
 80040e4:	697b      	ldr	r3, [r7, #20]
 80040e6:	681b      	ldr	r3, [r3, #0]
 80040e8:	689b      	ldr	r3, [r3, #8]
 80040ea:	f023 436e 	bic.w	r3, r3, #3992977408	@ 0xee000000
 80040ee:	f423 6330 	bic.w	r3, r3, #2816	@ 0xb00
 80040f2:	697a      	ldr	r2, [r7, #20]
 80040f4:	6812      	ldr	r2, [r2, #0]
 80040f6:	6af9      	ldr	r1, [r7, #44]	@ 0x2c
 80040f8:	430b      	orrs	r3, r1
 80040fa:	6093      	str	r3, [r2, #8]

  /*-------------------------- USART PRESC Configuration -----------------------*/
  /* Configure
  * - UART Clock Prescaler : set PRESCALER according to huart->Init.ClockPrescaler value */
  MODIFY_REG(huart->Instance->PRESC, USART_PRESC_PRESCALER, huart->Init.ClockPrescaler);
 80040fc:	697b      	ldr	r3, [r7, #20]
 80040fe:	681b      	ldr	r3, [r3, #0]
 8004100:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8004102:	f023 010f 	bic.w	r1, r3, #15
 8004106:	697b      	ldr	r3, [r7, #20]
 8004108:	6a5a      	ldr	r2, [r3, #36]	@ 0x24
 800410a:	697b      	ldr	r3, [r7, #20]
 800410c:	681b      	ldr	r3, [r3, #0]
 800410e:	430a      	orrs	r2, r1
 8004110:	62da      	str	r2, [r3, #44]	@ 0x2c

  /*-------------------------- USART BRR Configuration -----------------------*/
  UART_GETCLOCKSOURCE(huart, clocksource);
 8004112:	697b      	ldr	r3, [r7, #20]
 8004114:	681b      	ldr	r3, [r3, #0]
 8004116:	4a95      	ldr	r2, [pc, #596]	@ (800436c <UART_SetConfig+0x2f4>)
 8004118:	4293      	cmp	r3, r2
 800411a:	d125      	bne.n	8004168 <UART_SetConfig+0xf0>
 800411c:	2003      	movs	r0, #3
 800411e:	f7ff fda5 	bl	8003c6c <LL_RCC_GetUSARTClockSource>
 8004122:	4603      	mov	r3, r0
 8004124:	2b03      	cmp	r3, #3
 8004126:	d81b      	bhi.n	8004160 <UART_SetConfig+0xe8>
 8004128:	a201      	add	r2, pc, #4	@ (adr r2, 8004130 <UART_SetConfig+0xb8>)
 800412a:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800412e:	bf00      	nop
 8004130:	08004141 	.word	0x08004141
 8004134:	08004151 	.word	0x08004151
 8004138:	08004149 	.word	0x08004149
 800413c:	08004159 	.word	0x08004159
 8004140:	2301      	movs	r3, #1
 8004142:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 8004146:	e042      	b.n	80041ce <UART_SetConfig+0x156>
 8004148:	2302      	movs	r3, #2
 800414a:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 800414e:	e03e      	b.n	80041ce <UART_SetConfig+0x156>
 8004150:	2304      	movs	r3, #4
 8004152:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 8004156:	e03a      	b.n	80041ce <UART_SetConfig+0x156>
 8004158:	2308      	movs	r3, #8
 800415a:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 800415e:	e036      	b.n	80041ce <UART_SetConfig+0x156>
 8004160:	2310      	movs	r3, #16
 8004162:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 8004166:	e032      	b.n	80041ce <UART_SetConfig+0x156>
 8004168:	697b      	ldr	r3, [r7, #20]
 800416a:	681b      	ldr	r3, [r3, #0]
 800416c:	4a7e      	ldr	r2, [pc, #504]	@ (8004368 <UART_SetConfig+0x2f0>)
 800416e:	4293      	cmp	r3, r2
 8004170:	d12a      	bne.n	80041c8 <UART_SetConfig+0x150>
 8004172:	f44f 6040 	mov.w	r0, #3072	@ 0xc00
 8004176:	f7ff fd89 	bl	8003c8c <LL_RCC_GetLPUARTClockSource>
 800417a:	4603      	mov	r3, r0
 800417c:	f5b3 6f40 	cmp.w	r3, #3072	@ 0xc00
 8004180:	d01a      	beq.n	80041b8 <UART_SetConfig+0x140>
 8004182:	f5b3 6f40 	cmp.w	r3, #3072	@ 0xc00
 8004186:	d81b      	bhi.n	80041c0 <UART_SetConfig+0x148>
 8004188:	f5b3 6f00 	cmp.w	r3, #2048	@ 0x800
 800418c:	d00c      	beq.n	80041a8 <UART_SetConfig+0x130>
 800418e:	f5b3 6f00 	cmp.w	r3, #2048	@ 0x800
 8004192:	d815      	bhi.n	80041c0 <UART_SetConfig+0x148>
 8004194:	2b00      	cmp	r3, #0
 8004196:	d003      	beq.n	80041a0 <UART_SetConfig+0x128>
 8004198:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 800419c:	d008      	beq.n	80041b0 <UART_SetConfig+0x138>
 800419e:	e00f      	b.n	80041c0 <UART_SetConfig+0x148>
 80041a0:	2300      	movs	r3, #0
 80041a2:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 80041a6:	e012      	b.n	80041ce <UART_SetConfig+0x156>
 80041a8:	2302      	movs	r3, #2
 80041aa:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 80041ae:	e00e      	b.n	80041ce <UART_SetConfig+0x156>
 80041b0:	2304      	movs	r3, #4
 80041b2:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 80041b6:	e00a      	b.n	80041ce <UART_SetConfig+0x156>
 80041b8:	2308      	movs	r3, #8
 80041ba:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 80041be:	e006      	b.n	80041ce <UART_SetConfig+0x156>
 80041c0:	2310      	movs	r3, #16
 80041c2:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 80041c6:	e002      	b.n	80041ce <UART_SetConfig+0x156>
 80041c8:	2310      	movs	r3, #16
 80041ca:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b

#if defined(LPUART1)
  /* Check LPUART instance */
  if (UART_INSTANCE_LOWPOWER(huart))
 80041ce:	697b      	ldr	r3, [r7, #20]
 80041d0:	681b      	ldr	r3, [r3, #0]
 80041d2:	4a65      	ldr	r2, [pc, #404]	@ (8004368 <UART_SetConfig+0x2f0>)
 80041d4:	4293      	cmp	r3, r2
 80041d6:	f040 8097 	bne.w	8004308 <UART_SetConfig+0x290>
  {
    /* Retrieve frequency clock */
    switch (clocksource)
 80041da:	f897 302b 	ldrb.w	r3, [r7, #43]	@ 0x2b
 80041de:	2b08      	cmp	r3, #8
 80041e0:	d823      	bhi.n	800422a <UART_SetConfig+0x1b2>
 80041e2:	a201      	add	r2, pc, #4	@ (adr r2, 80041e8 <UART_SetConfig+0x170>)
 80041e4:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80041e8:	0800420d 	.word	0x0800420d
 80041ec:	0800422b 	.word	0x0800422b
 80041f0:	08004215 	.word	0x08004215
 80041f4:	0800422b 	.word	0x0800422b
 80041f8:	0800421b 	.word	0x0800421b
 80041fc:	0800422b 	.word	0x0800422b
 8004200:	0800422b 	.word	0x0800422b
 8004204:	0800422b 	.word	0x0800422b
 8004208:	08004223 	.word	0x08004223
    {
      case UART_CLOCKSOURCE_PCLK1:
        pclk = HAL_RCC_GetPCLK1Freq();
 800420c:	f7fe fd90 	bl	8002d30 <HAL_RCC_GetPCLK1Freq>
 8004210:	6278      	str	r0, [r7, #36]	@ 0x24
        break;
 8004212:	e010      	b.n	8004236 <UART_SetConfig+0x1be>
      case UART_CLOCKSOURCE_HSI:
        pclk = (uint32_t) HSI_VALUE;
 8004214:	4b56      	ldr	r3, [pc, #344]	@ (8004370 <UART_SetConfig+0x2f8>)
 8004216:	627b      	str	r3, [r7, #36]	@ 0x24
        break;
 8004218:	e00d      	b.n	8004236 <UART_SetConfig+0x1be>
      case UART_CLOCKSOURCE_SYSCLK:
        pclk = HAL_RCC_GetSysClockFreq();
 800421a:	f7fe fd09 	bl	8002c30 <HAL_RCC_GetSysClockFreq>
 800421e:	6278      	str	r0, [r7, #36]	@ 0x24
        break;
 8004220:	e009      	b.n	8004236 <UART_SetConfig+0x1be>
      case UART_CLOCKSOURCE_LSE:
        pclk = (uint32_t) LSE_VALUE;
 8004222:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 8004226:	627b      	str	r3, [r7, #36]	@ 0x24
        break;
 8004228:	e005      	b.n	8004236 <UART_SetConfig+0x1be>
      default:
        pclk = 0U;
 800422a:	2300      	movs	r3, #0
 800422c:	627b      	str	r3, [r7, #36]	@ 0x24
        ret = HAL_ERROR;
 800422e:	2301      	movs	r3, #1
 8004230:	f887 302a 	strb.w	r3, [r7, #42]	@ 0x2a
        break;
 8004234:	bf00      	nop
    }

    /* If proper clock source reported */
    if (pclk != 0U)
 8004236:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8004238:	2b00      	cmp	r3, #0
 800423a:	f000 812b 	beq.w	8004494 <UART_SetConfig+0x41c>
    {
      /* Compute clock after Prescaler */
      lpuart_ker_ck_pres = (pclk / UARTPrescTable[huart->Init.ClockPrescaler]);
 800423e:	697b      	ldr	r3, [r7, #20]
 8004240:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8004242:	4a4c      	ldr	r2, [pc, #304]	@ (8004374 <UART_SetConfig+0x2fc>)
 8004244:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 8004248:	461a      	mov	r2, r3
 800424a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800424c:	fbb3 f3f2 	udiv	r3, r3, r2
 8004250:	61bb      	str	r3, [r7, #24]

      /* Ensure that Frequency clock is in the range [3 * baudrate, 4096 * baudrate] */
      if ((lpuart_ker_ck_pres < (3U * huart->Init.BaudRate)) ||
 8004252:	697b      	ldr	r3, [r7, #20]
 8004254:	685a      	ldr	r2, [r3, #4]
 8004256:	4613      	mov	r3, r2
 8004258:	005b      	lsls	r3, r3, #1
 800425a:	4413      	add	r3, r2
 800425c:	69ba      	ldr	r2, [r7, #24]
 800425e:	429a      	cmp	r2, r3
 8004260:	d305      	bcc.n	800426e <UART_SetConfig+0x1f6>
          (lpuart_ker_ck_pres > (4096U * huart->Init.BaudRate)))
 8004262:	697b      	ldr	r3, [r7, #20]
 8004264:	685b      	ldr	r3, [r3, #4]
 8004266:	031b      	lsls	r3, r3, #12
      if ((lpuart_ker_ck_pres < (3U * huart->Init.BaudRate)) ||
 8004268:	69ba      	ldr	r2, [r7, #24]
 800426a:	429a      	cmp	r2, r3
 800426c:	d903      	bls.n	8004276 <UART_SetConfig+0x1fe>
      {
        ret = HAL_ERROR;
 800426e:	2301      	movs	r3, #1
 8004270:	f887 302a 	strb.w	r3, [r7, #42]	@ 0x2a
 8004274:	e10e      	b.n	8004494 <UART_SetConfig+0x41c>
      }
      else
      {
        /* Check computed UsartDiv value is in allocated range
           (it is forbidden to write values lower than 0x300 in the LPUART_BRR register) */
        usartdiv = (uint32_t)(UART_DIV_LPUART(pclk, huart->Init.BaudRate, huart->Init.ClockPrescaler));
 8004276:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8004278:	2200      	movs	r2, #0
 800427a:	60bb      	str	r3, [r7, #8]
 800427c:	60fa      	str	r2, [r7, #12]
 800427e:	697b      	ldr	r3, [r7, #20]
 8004280:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8004282:	4a3c      	ldr	r2, [pc, #240]	@ (8004374 <UART_SetConfig+0x2fc>)
 8004284:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 8004288:	b29b      	uxth	r3, r3
 800428a:	2200      	movs	r2, #0
 800428c:	603b      	str	r3, [r7, #0]
 800428e:	607a      	str	r2, [r7, #4]
 8004290:	e9d7 2300 	ldrd	r2, r3, [r7]
 8004294:	e9d7 0102 	ldrd	r0, r1, [r7, #8]
 8004298:	f7fb ffc2 	bl	8000220 <__aeabi_uldivmod>
 800429c:	4602      	mov	r2, r0
 800429e:	460b      	mov	r3, r1
 80042a0:	4610      	mov	r0, r2
 80042a2:	4619      	mov	r1, r3
 80042a4:	f04f 0200 	mov.w	r2, #0
 80042a8:	f04f 0300 	mov.w	r3, #0
 80042ac:	020b      	lsls	r3, r1, #8
 80042ae:	ea43 6310 	orr.w	r3, r3, r0, lsr #24
 80042b2:	0202      	lsls	r2, r0, #8
 80042b4:	6979      	ldr	r1, [r7, #20]
 80042b6:	6849      	ldr	r1, [r1, #4]
 80042b8:	0849      	lsrs	r1, r1, #1
 80042ba:	2000      	movs	r0, #0
 80042bc:	460c      	mov	r4, r1
 80042be:	4605      	mov	r5, r0
 80042c0:	eb12 0804 	adds.w	r8, r2, r4
 80042c4:	eb43 0905 	adc.w	r9, r3, r5
 80042c8:	697b      	ldr	r3, [r7, #20]
 80042ca:	685b      	ldr	r3, [r3, #4]
 80042cc:	2200      	movs	r2, #0
 80042ce:	469a      	mov	sl, r3
 80042d0:	4693      	mov	fp, r2
 80042d2:	4652      	mov	r2, sl
 80042d4:	465b      	mov	r3, fp
 80042d6:	4640      	mov	r0, r8
 80042d8:	4649      	mov	r1, r9
 80042da:	f7fb ffa1 	bl	8000220 <__aeabi_uldivmod>
 80042de:	4602      	mov	r2, r0
 80042e0:	460b      	mov	r3, r1
 80042e2:	4613      	mov	r3, r2
 80042e4:	623b      	str	r3, [r7, #32]
        if ((usartdiv >= LPUART_BRR_MIN) && (usartdiv <= LPUART_BRR_MAX))
 80042e6:	6a3b      	ldr	r3, [r7, #32]
 80042e8:	f5b3 7f40 	cmp.w	r3, #768	@ 0x300
 80042ec:	d308      	bcc.n	8004300 <UART_SetConfig+0x288>
 80042ee:	6a3b      	ldr	r3, [r7, #32]
 80042f0:	f5b3 1f80 	cmp.w	r3, #1048576	@ 0x100000
 80042f4:	d204      	bcs.n	8004300 <UART_SetConfig+0x288>
        {
          huart->Instance->BRR = usartdiv;
 80042f6:	697b      	ldr	r3, [r7, #20]
 80042f8:	681b      	ldr	r3, [r3, #0]
 80042fa:	6a3a      	ldr	r2, [r7, #32]
 80042fc:	60da      	str	r2, [r3, #12]
 80042fe:	e0c9      	b.n	8004494 <UART_SetConfig+0x41c>
        }
        else
        {
          ret = HAL_ERROR;
 8004300:	2301      	movs	r3, #1
 8004302:	f887 302a 	strb.w	r3, [r7, #42]	@ 0x2a
 8004306:	e0c5      	b.n	8004494 <UART_SetConfig+0x41c>
      } /* if ( (lpuart_ker_ck_pres < (3 * huart->Init.BaudRate) ) ||
                (lpuart_ker_ck_pres > (4096 * huart->Init.BaudRate) )) */
    } /* if (pclk != 0) */
  }
  /* Check UART Over Sampling to set Baud Rate Register */
  else if (huart->Init.OverSampling == UART_OVERSAMPLING_8)
 8004308:	697b      	ldr	r3, [r7, #20]
 800430a:	69db      	ldr	r3, [r3, #28]
 800430c:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 8004310:	d16d      	bne.n	80043ee <UART_SetConfig+0x376>
#else
  if (huart->Init.OverSampling == UART_OVERSAMPLING_8)
#endif /* LPUART1 */
  {
    switch (clocksource)
 8004312:	f897 302b 	ldrb.w	r3, [r7, #43]	@ 0x2b
 8004316:	3b01      	subs	r3, #1
 8004318:	2b07      	cmp	r3, #7
 800431a:	d82d      	bhi.n	8004378 <UART_SetConfig+0x300>
 800431c:	a201      	add	r2, pc, #4	@ (adr r2, 8004324 <UART_SetConfig+0x2ac>)
 800431e:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8004322:	bf00      	nop
 8004324:	08004345 	.word	0x08004345
 8004328:	0800434d 	.word	0x0800434d
 800432c:	08004379 	.word	0x08004379
 8004330:	08004353 	.word	0x08004353
 8004334:	08004379 	.word	0x08004379
 8004338:	08004379 	.word	0x08004379
 800433c:	08004379 	.word	0x08004379
 8004340:	0800435b 	.word	0x0800435b
    {
      case UART_CLOCKSOURCE_PCLK2:
        pclk = HAL_RCC_GetPCLK2Freq();
 8004344:	f7fe fd0a 	bl	8002d5c <HAL_RCC_GetPCLK2Freq>
 8004348:	6278      	str	r0, [r7, #36]	@ 0x24
        break;
 800434a:	e01b      	b.n	8004384 <UART_SetConfig+0x30c>
      case UART_CLOCKSOURCE_HSI:
        pclk = (uint32_t) HSI_VALUE;
 800434c:	4b08      	ldr	r3, [pc, #32]	@ (8004370 <UART_SetConfig+0x2f8>)
 800434e:	627b      	str	r3, [r7, #36]	@ 0x24
        break;
 8004350:	e018      	b.n	8004384 <UART_SetConfig+0x30c>
      case UART_CLOCKSOURCE_SYSCLK:
        pclk = HAL_RCC_GetSysClockFreq();
 8004352:	f7fe fc6d 	bl	8002c30 <HAL_RCC_GetSysClockFreq>
 8004356:	6278      	str	r0, [r7, #36]	@ 0x24
        break;
 8004358:	e014      	b.n	8004384 <UART_SetConfig+0x30c>
      case UART_CLOCKSOURCE_LSE:
        pclk = (uint32_t) LSE_VALUE;
 800435a:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 800435e:	627b      	str	r3, [r7, #36]	@ 0x24
        break;
 8004360:	e010      	b.n	8004384 <UART_SetConfig+0x30c>
 8004362:	bf00      	nop
 8004364:	cfff69f3 	.word	0xcfff69f3
 8004368:	40008000 	.word	0x40008000
 800436c:	40013800 	.word	0x40013800
 8004370:	00f42400 	.word	0x00f42400
 8004374:	08008b9c 	.word	0x08008b9c
      default:
        pclk = 0U;
 8004378:	2300      	movs	r3, #0
 800437a:	627b      	str	r3, [r7, #36]	@ 0x24
        ret = HAL_ERROR;
 800437c:	2301      	movs	r3, #1
 800437e:	f887 302a 	strb.w	r3, [r7, #42]	@ 0x2a
        break;
 8004382:	bf00      	nop
    }

    /* USARTDIV must be greater than or equal to 0d16 */
    if (pclk != 0U)
 8004384:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8004386:	2b00      	cmp	r3, #0
 8004388:	f000 8084 	beq.w	8004494 <UART_SetConfig+0x41c>
    {
      usartdiv = (uint32_t)(UART_DIV_SAMPLING8(pclk, huart->Init.BaudRate, huart->Init.ClockPrescaler));
 800438c:	697b      	ldr	r3, [r7, #20]
 800438e:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8004390:	4a4b      	ldr	r2, [pc, #300]	@ (80044c0 <UART_SetConfig+0x448>)
 8004392:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 8004396:	461a      	mov	r2, r3
 8004398:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800439a:	fbb3 f3f2 	udiv	r3, r3, r2
 800439e:	005a      	lsls	r2, r3, #1
 80043a0:	697b      	ldr	r3, [r7, #20]
 80043a2:	685b      	ldr	r3, [r3, #4]
 80043a4:	085b      	lsrs	r3, r3, #1
 80043a6:	441a      	add	r2, r3
 80043a8:	697b      	ldr	r3, [r7, #20]
 80043aa:	685b      	ldr	r3, [r3, #4]
 80043ac:	fbb2 f3f3 	udiv	r3, r2, r3
 80043b0:	623b      	str	r3, [r7, #32]
      if ((usartdiv >= UART_BRR_MIN) && (usartdiv <= UART_BRR_MAX))
 80043b2:	6a3b      	ldr	r3, [r7, #32]
 80043b4:	2b0f      	cmp	r3, #15
 80043b6:	d916      	bls.n	80043e6 <UART_SetConfig+0x36e>
 80043b8:	6a3b      	ldr	r3, [r7, #32]
 80043ba:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 80043be:	d212      	bcs.n	80043e6 <UART_SetConfig+0x36e>
      {
        brrtemp = (uint16_t)(usartdiv & 0xFFF0U);
 80043c0:	6a3b      	ldr	r3, [r7, #32]
 80043c2:	b29b      	uxth	r3, r3
 80043c4:	f023 030f 	bic.w	r3, r3, #15
 80043c8:	83fb      	strh	r3, [r7, #30]
        brrtemp |= (uint16_t)((usartdiv & (uint16_t)0x000FU) >> 1U);
 80043ca:	6a3b      	ldr	r3, [r7, #32]
 80043cc:	085b      	lsrs	r3, r3, #1
 80043ce:	b29b      	uxth	r3, r3
 80043d0:	f003 0307 	and.w	r3, r3, #7
 80043d4:	b29a      	uxth	r2, r3
 80043d6:	8bfb      	ldrh	r3, [r7, #30]
 80043d8:	4313      	orrs	r3, r2
 80043da:	83fb      	strh	r3, [r7, #30]
        huart->Instance->BRR = brrtemp;
 80043dc:	697b      	ldr	r3, [r7, #20]
 80043de:	681b      	ldr	r3, [r3, #0]
 80043e0:	8bfa      	ldrh	r2, [r7, #30]
 80043e2:	60da      	str	r2, [r3, #12]
 80043e4:	e056      	b.n	8004494 <UART_SetConfig+0x41c>
      }
      else
      {
        ret = HAL_ERROR;
 80043e6:	2301      	movs	r3, #1
 80043e8:	f887 302a 	strb.w	r3, [r7, #42]	@ 0x2a
 80043ec:	e052      	b.n	8004494 <UART_SetConfig+0x41c>
      }
    }
  }
  else
  {
    switch (clocksource)
 80043ee:	f897 302b 	ldrb.w	r3, [r7, #43]	@ 0x2b
 80043f2:	3b01      	subs	r3, #1
 80043f4:	2b07      	cmp	r3, #7
 80043f6:	d822      	bhi.n	800443e <UART_SetConfig+0x3c6>
 80043f8:	a201      	add	r2, pc, #4	@ (adr r2, 8004400 <UART_SetConfig+0x388>)
 80043fa:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80043fe:	bf00      	nop
 8004400:	08004421 	.word	0x08004421
 8004404:	08004429 	.word	0x08004429
 8004408:	0800443f 	.word	0x0800443f
 800440c:	0800442f 	.word	0x0800442f
 8004410:	0800443f 	.word	0x0800443f
 8004414:	0800443f 	.word	0x0800443f
 8004418:	0800443f 	.word	0x0800443f
 800441c:	08004437 	.word	0x08004437
    {
      case UART_CLOCKSOURCE_PCLK2:
        pclk = HAL_RCC_GetPCLK2Freq();
 8004420:	f7fe fc9c 	bl	8002d5c <HAL_RCC_GetPCLK2Freq>
 8004424:	6278      	str	r0, [r7, #36]	@ 0x24
        break;
 8004426:	e010      	b.n	800444a <UART_SetConfig+0x3d2>
      case UART_CLOCKSOURCE_HSI:
        pclk = (uint32_t) HSI_VALUE;
 8004428:	4b26      	ldr	r3, [pc, #152]	@ (80044c4 <UART_SetConfig+0x44c>)
 800442a:	627b      	str	r3, [r7, #36]	@ 0x24
        break;
 800442c:	e00d      	b.n	800444a <UART_SetConfig+0x3d2>
      case UART_CLOCKSOURCE_SYSCLK:
        pclk = HAL_RCC_GetSysClockFreq();
 800442e:	f7fe fbff 	bl	8002c30 <HAL_RCC_GetSysClockFreq>
 8004432:	6278      	str	r0, [r7, #36]	@ 0x24
        break;
 8004434:	e009      	b.n	800444a <UART_SetConfig+0x3d2>
      case UART_CLOCKSOURCE_LSE:
        pclk = (uint32_t) LSE_VALUE;
 8004436:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 800443a:	627b      	str	r3, [r7, #36]	@ 0x24
        break;
 800443c:	e005      	b.n	800444a <UART_SetConfig+0x3d2>
      default:
        pclk = 0U;
 800443e:	2300      	movs	r3, #0
 8004440:	627b      	str	r3, [r7, #36]	@ 0x24
        ret = HAL_ERROR;
 8004442:	2301      	movs	r3, #1
 8004444:	f887 302a 	strb.w	r3, [r7, #42]	@ 0x2a
        break;
 8004448:	bf00      	nop
    }

    if (pclk != 0U)
 800444a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800444c:	2b00      	cmp	r3, #0
 800444e:	d021      	beq.n	8004494 <UART_SetConfig+0x41c>
    {
      /* USARTDIV must be greater than or equal to 0d16 */
      usartdiv = (uint32_t)(UART_DIV_SAMPLING16(pclk, huart->Init.BaudRate, huart->Init.ClockPrescaler));
 8004450:	697b      	ldr	r3, [r7, #20]
 8004452:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8004454:	4a1a      	ldr	r2, [pc, #104]	@ (80044c0 <UART_SetConfig+0x448>)
 8004456:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 800445a:	461a      	mov	r2, r3
 800445c:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800445e:	fbb3 f2f2 	udiv	r2, r3, r2
 8004462:	697b      	ldr	r3, [r7, #20]
 8004464:	685b      	ldr	r3, [r3, #4]
 8004466:	085b      	lsrs	r3, r3, #1
 8004468:	441a      	add	r2, r3
 800446a:	697b      	ldr	r3, [r7, #20]
 800446c:	685b      	ldr	r3, [r3, #4]
 800446e:	fbb2 f3f3 	udiv	r3, r2, r3
 8004472:	623b      	str	r3, [r7, #32]
      if ((usartdiv >= UART_BRR_MIN) && (usartdiv <= UART_BRR_MAX))
 8004474:	6a3b      	ldr	r3, [r7, #32]
 8004476:	2b0f      	cmp	r3, #15
 8004478:	d909      	bls.n	800448e <UART_SetConfig+0x416>
 800447a:	6a3b      	ldr	r3, [r7, #32]
 800447c:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 8004480:	d205      	bcs.n	800448e <UART_SetConfig+0x416>
      {
        huart->Instance->BRR = (uint16_t)usartdiv;
 8004482:	6a3b      	ldr	r3, [r7, #32]
 8004484:	b29a      	uxth	r2, r3
 8004486:	697b      	ldr	r3, [r7, #20]
 8004488:	681b      	ldr	r3, [r3, #0]
 800448a:	60da      	str	r2, [r3, #12]
 800448c:	e002      	b.n	8004494 <UART_SetConfig+0x41c>
      }
      else
      {
        ret = HAL_ERROR;
 800448e:	2301      	movs	r3, #1
 8004490:	f887 302a 	strb.w	r3, [r7, #42]	@ 0x2a
      }
    }
  }

  /* Initialize the number of data to process during RX/TX ISR execution */
  huart->NbTxDataToProcess = 1;
 8004494:	697b      	ldr	r3, [r7, #20]
 8004496:	2201      	movs	r2, #1
 8004498:	f8a3 206a 	strh.w	r2, [r3, #106]	@ 0x6a
  huart->NbRxDataToProcess = 1;
 800449c:	697b      	ldr	r3, [r7, #20]
 800449e:	2201      	movs	r2, #1
 80044a0:	f8a3 2068 	strh.w	r2, [r3, #104]	@ 0x68

  /* Clear ISR function pointers */
  huart->RxISR = NULL;
 80044a4:	697b      	ldr	r3, [r7, #20]
 80044a6:	2200      	movs	r2, #0
 80044a8:	675a      	str	r2, [r3, #116]	@ 0x74
  huart->TxISR = NULL;
 80044aa:	697b      	ldr	r3, [r7, #20]
 80044ac:	2200      	movs	r2, #0
 80044ae:	679a      	str	r2, [r3, #120]	@ 0x78

  return ret;
 80044b0:	f897 302a 	ldrb.w	r3, [r7, #42]	@ 0x2a
}
 80044b4:	4618      	mov	r0, r3
 80044b6:	3730      	adds	r7, #48	@ 0x30
 80044b8:	46bd      	mov	sp, r7
 80044ba:	e8bd 8fb0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, sl, fp, pc}
 80044be:	bf00      	nop
 80044c0:	08008b9c 	.word	0x08008b9c
 80044c4:	00f42400 	.word	0x00f42400

080044c8 <UART_AdvFeatureConfig>:
  * @brief Configure the UART peripheral advanced features.
  * @param huart UART handle.
  * @retval None
  */
void UART_AdvFeatureConfig(UART_HandleTypeDef *huart)
{
 80044c8:	b480      	push	{r7}
 80044ca:	b083      	sub	sp, #12
 80044cc:	af00      	add	r7, sp, #0
 80044ce:	6078      	str	r0, [r7, #4]
  /* Check whether the set of advanced features to configure is properly set */
  assert_param(IS_UART_ADVFEATURE_INIT(huart->AdvancedInit.AdvFeatureInit));

  /* if required, configure RX/TX pins swap */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_SWAP_INIT))
 80044d0:	687b      	ldr	r3, [r7, #4]
 80044d2:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80044d4:	f003 0308 	and.w	r3, r3, #8
 80044d8:	2b00      	cmp	r3, #0
 80044da:	d00a      	beq.n	80044f2 <UART_AdvFeatureConfig+0x2a>
  {
    assert_param(IS_UART_ADVFEATURE_SWAP(huart->AdvancedInit.Swap));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_SWAP, huart->AdvancedInit.Swap);
 80044dc:	687b      	ldr	r3, [r7, #4]
 80044de:	681b      	ldr	r3, [r3, #0]
 80044e0:	685b      	ldr	r3, [r3, #4]
 80044e2:	f423 4100 	bic.w	r1, r3, #32768	@ 0x8000
 80044e6:	687b      	ldr	r3, [r7, #4]
 80044e8:	6b9a      	ldr	r2, [r3, #56]	@ 0x38
 80044ea:	687b      	ldr	r3, [r7, #4]
 80044ec:	681b      	ldr	r3, [r3, #0]
 80044ee:	430a      	orrs	r2, r1
 80044f0:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure TX pin active level inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_TXINVERT_INIT))
 80044f2:	687b      	ldr	r3, [r7, #4]
 80044f4:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80044f6:	f003 0301 	and.w	r3, r3, #1
 80044fa:	2b00      	cmp	r3, #0
 80044fc:	d00a      	beq.n	8004514 <UART_AdvFeatureConfig+0x4c>
  {
    assert_param(IS_UART_ADVFEATURE_TXINV(huart->AdvancedInit.TxPinLevelInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_TXINV, huart->AdvancedInit.TxPinLevelInvert);
 80044fe:	687b      	ldr	r3, [r7, #4]
 8004500:	681b      	ldr	r3, [r3, #0]
 8004502:	685b      	ldr	r3, [r3, #4]
 8004504:	f423 3100 	bic.w	r1, r3, #131072	@ 0x20000
 8004508:	687b      	ldr	r3, [r7, #4]
 800450a:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 800450c:	687b      	ldr	r3, [r7, #4]
 800450e:	681b      	ldr	r3, [r3, #0]
 8004510:	430a      	orrs	r2, r1
 8004512:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure RX pin active level inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_RXINVERT_INIT))
 8004514:	687b      	ldr	r3, [r7, #4]
 8004516:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8004518:	f003 0302 	and.w	r3, r3, #2
 800451c:	2b00      	cmp	r3, #0
 800451e:	d00a      	beq.n	8004536 <UART_AdvFeatureConfig+0x6e>
  {
    assert_param(IS_UART_ADVFEATURE_RXINV(huart->AdvancedInit.RxPinLevelInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_RXINV, huart->AdvancedInit.RxPinLevelInvert);
 8004520:	687b      	ldr	r3, [r7, #4]
 8004522:	681b      	ldr	r3, [r3, #0]
 8004524:	685b      	ldr	r3, [r3, #4]
 8004526:	f423 3180 	bic.w	r1, r3, #65536	@ 0x10000
 800452a:	687b      	ldr	r3, [r7, #4]
 800452c:	6b1a      	ldr	r2, [r3, #48]	@ 0x30
 800452e:	687b      	ldr	r3, [r7, #4]
 8004530:	681b      	ldr	r3, [r3, #0]
 8004532:	430a      	orrs	r2, r1
 8004534:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure data inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_DATAINVERT_INIT))
 8004536:	687b      	ldr	r3, [r7, #4]
 8004538:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800453a:	f003 0304 	and.w	r3, r3, #4
 800453e:	2b00      	cmp	r3, #0
 8004540:	d00a      	beq.n	8004558 <UART_AdvFeatureConfig+0x90>
  {
    assert_param(IS_UART_ADVFEATURE_DATAINV(huart->AdvancedInit.DataInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_DATAINV, huart->AdvancedInit.DataInvert);
 8004542:	687b      	ldr	r3, [r7, #4]
 8004544:	681b      	ldr	r3, [r3, #0]
 8004546:	685b      	ldr	r3, [r3, #4]
 8004548:	f423 2180 	bic.w	r1, r3, #262144	@ 0x40000
 800454c:	687b      	ldr	r3, [r7, #4]
 800454e:	6b5a      	ldr	r2, [r3, #52]	@ 0x34
 8004550:	687b      	ldr	r3, [r7, #4]
 8004552:	681b      	ldr	r3, [r3, #0]
 8004554:	430a      	orrs	r2, r1
 8004556:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure RX overrun detection disabling */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_RXOVERRUNDISABLE_INIT))
 8004558:	687b      	ldr	r3, [r7, #4]
 800455a:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800455c:	f003 0310 	and.w	r3, r3, #16
 8004560:	2b00      	cmp	r3, #0
 8004562:	d00a      	beq.n	800457a <UART_AdvFeatureConfig+0xb2>
  {
    assert_param(IS_UART_OVERRUN(huart->AdvancedInit.OverrunDisable));
    MODIFY_REG(huart->Instance->CR3, USART_CR3_OVRDIS, huart->AdvancedInit.OverrunDisable);
 8004564:	687b      	ldr	r3, [r7, #4]
 8004566:	681b      	ldr	r3, [r3, #0]
 8004568:	689b      	ldr	r3, [r3, #8]
 800456a:	f423 5180 	bic.w	r1, r3, #4096	@ 0x1000
 800456e:	687b      	ldr	r3, [r7, #4]
 8004570:	6bda      	ldr	r2, [r3, #60]	@ 0x3c
 8004572:	687b      	ldr	r3, [r7, #4]
 8004574:	681b      	ldr	r3, [r3, #0]
 8004576:	430a      	orrs	r2, r1
 8004578:	609a      	str	r2, [r3, #8]
  }

  /* if required, configure DMA disabling on reception error */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_DMADISABLEONERROR_INIT))
 800457a:	687b      	ldr	r3, [r7, #4]
 800457c:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800457e:	f003 0320 	and.w	r3, r3, #32
 8004582:	2b00      	cmp	r3, #0
 8004584:	d00a      	beq.n	800459c <UART_AdvFeatureConfig+0xd4>
  {
    assert_param(IS_UART_ADVFEATURE_DMAONRXERROR(huart->AdvancedInit.DMADisableonRxError));
    MODIFY_REG(huart->Instance->CR3, USART_CR3_DDRE, huart->AdvancedInit.DMADisableonRxError);
 8004586:	687b      	ldr	r3, [r7, #4]
 8004588:	681b      	ldr	r3, [r3, #0]
 800458a:	689b      	ldr	r3, [r3, #8]
 800458c:	f423 5100 	bic.w	r1, r3, #8192	@ 0x2000
 8004590:	687b      	ldr	r3, [r7, #4]
 8004592:	6c1a      	ldr	r2, [r3, #64]	@ 0x40
 8004594:	687b      	ldr	r3, [r7, #4]
 8004596:	681b      	ldr	r3, [r3, #0]
 8004598:	430a      	orrs	r2, r1
 800459a:	609a      	str	r2, [r3, #8]
  }

  /* if required, configure auto Baud rate detection scheme */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_AUTOBAUDRATE_INIT))
 800459c:	687b      	ldr	r3, [r7, #4]
 800459e:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80045a0:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 80045a4:	2b00      	cmp	r3, #0
 80045a6:	d01a      	beq.n	80045de <UART_AdvFeatureConfig+0x116>
  {
    assert_param(IS_USART_AUTOBAUDRATE_DETECTION_INSTANCE(huart->Instance));
    assert_param(IS_UART_ADVFEATURE_AUTOBAUDRATE(huart->AdvancedInit.AutoBaudRateEnable));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_ABREN, huart->AdvancedInit.AutoBaudRateEnable);
 80045a8:	687b      	ldr	r3, [r7, #4]
 80045aa:	681b      	ldr	r3, [r3, #0]
 80045ac:	685b      	ldr	r3, [r3, #4]
 80045ae:	f423 1180 	bic.w	r1, r3, #1048576	@ 0x100000
 80045b2:	687b      	ldr	r3, [r7, #4]
 80045b4:	6c5a      	ldr	r2, [r3, #68]	@ 0x44
 80045b6:	687b      	ldr	r3, [r7, #4]
 80045b8:	681b      	ldr	r3, [r3, #0]
 80045ba:	430a      	orrs	r2, r1
 80045bc:	605a      	str	r2, [r3, #4]
    /* set auto Baudrate detection parameters if detection is enabled */
    if (huart->AdvancedInit.AutoBaudRateEnable == UART_ADVFEATURE_AUTOBAUDRATE_ENABLE)
 80045be:	687b      	ldr	r3, [r7, #4]
 80045c0:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80045c2:	f5b3 1f80 	cmp.w	r3, #1048576	@ 0x100000
 80045c6:	d10a      	bne.n	80045de <UART_AdvFeatureConfig+0x116>
    {
      assert_param(IS_UART_ADVFEATURE_AUTOBAUDRATEMODE(huart->AdvancedInit.AutoBaudRateMode));
      MODIFY_REG(huart->Instance->CR2, USART_CR2_ABRMODE, huart->AdvancedInit.AutoBaudRateMode);
 80045c8:	687b      	ldr	r3, [r7, #4]
 80045ca:	681b      	ldr	r3, [r3, #0]
 80045cc:	685b      	ldr	r3, [r3, #4]
 80045ce:	f423 01c0 	bic.w	r1, r3, #6291456	@ 0x600000
 80045d2:	687b      	ldr	r3, [r7, #4]
 80045d4:	6c9a      	ldr	r2, [r3, #72]	@ 0x48
 80045d6:	687b      	ldr	r3, [r7, #4]
 80045d8:	681b      	ldr	r3, [r3, #0]
 80045da:	430a      	orrs	r2, r1
 80045dc:	605a      	str	r2, [r3, #4]
    }
  }

  /* if required, configure MSB first on communication line */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_MSBFIRST_INIT))
 80045de:	687b      	ldr	r3, [r7, #4]
 80045e0:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80045e2:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 80045e6:	2b00      	cmp	r3, #0
 80045e8:	d00a      	beq.n	8004600 <UART_AdvFeatureConfig+0x138>
  {
    assert_param(IS_UART_ADVFEATURE_MSBFIRST(huart->AdvancedInit.MSBFirst));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_MSBFIRST, huart->AdvancedInit.MSBFirst);
 80045ea:	687b      	ldr	r3, [r7, #4]
 80045ec:	681b      	ldr	r3, [r3, #0]
 80045ee:	685b      	ldr	r3, [r3, #4]
 80045f0:	f423 2100 	bic.w	r1, r3, #524288	@ 0x80000
 80045f4:	687b      	ldr	r3, [r7, #4]
 80045f6:	6cda      	ldr	r2, [r3, #76]	@ 0x4c
 80045f8:	687b      	ldr	r3, [r7, #4]
 80045fa:	681b      	ldr	r3, [r3, #0]
 80045fc:	430a      	orrs	r2, r1
 80045fe:	605a      	str	r2, [r3, #4]
  }
}
 8004600:	bf00      	nop
 8004602:	370c      	adds	r7, #12
 8004604:	46bd      	mov	sp, r7
 8004606:	f85d 7b04 	ldr.w	r7, [sp], #4
 800460a:	4770      	bx	lr

0800460c <UART_CheckIdleState>:
  * @brief Check the UART Idle State.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_CheckIdleState(UART_HandleTypeDef *huart)
{
 800460c:	b580      	push	{r7, lr}
 800460e:	b098      	sub	sp, #96	@ 0x60
 8004610:	af02      	add	r7, sp, #8
 8004612:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;

  /* Initialize the UART ErrorCode */
  huart->ErrorCode = HAL_UART_ERROR_NONE;
 8004614:	687b      	ldr	r3, [r7, #4]
 8004616:	2200      	movs	r2, #0
 8004618:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90

  /* Init tickstart for timeout management */
  tickstart = HAL_GetTick();
 800461c:	f7fc ff3c 	bl	8001498 <HAL_GetTick>
 8004620:	6578      	str	r0, [r7, #84]	@ 0x54

  /* Check if the Transmitter is enabled */
  if ((huart->Instance->CR1 & USART_CR1_TE) == USART_CR1_TE)
 8004622:	687b      	ldr	r3, [r7, #4]
 8004624:	681b      	ldr	r3, [r3, #0]
 8004626:	681b      	ldr	r3, [r3, #0]
 8004628:	f003 0308 	and.w	r3, r3, #8
 800462c:	2b08      	cmp	r3, #8
 800462e:	d12f      	bne.n	8004690 <UART_CheckIdleState+0x84>
  {
    /* Wait until TEACK flag is set */
    if (UART_WaitOnFlagUntilTimeout(huart, USART_ISR_TEACK, RESET, tickstart, HAL_UART_TIMEOUT_VALUE) != HAL_OK)
 8004630:	f06f 437e 	mvn.w	r3, #4261412864	@ 0xfe000000
 8004634:	9300      	str	r3, [sp, #0]
 8004636:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 8004638:	2200      	movs	r2, #0
 800463a:	f44f 1100 	mov.w	r1, #2097152	@ 0x200000
 800463e:	6878      	ldr	r0, [r7, #4]
 8004640:	f000 f88e 	bl	8004760 <UART_WaitOnFlagUntilTimeout>
 8004644:	4603      	mov	r3, r0
 8004646:	2b00      	cmp	r3, #0
 8004648:	d022      	beq.n	8004690 <UART_CheckIdleState+0x84>
    {
      /* Disable TXE interrupt for the interrupt process */
      ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_TXEIE_TXFNFIE));
 800464a:	687b      	ldr	r3, [r7, #4]
 800464c:	681b      	ldr	r3, [r3, #0]
 800464e:	63bb      	str	r3, [r7, #56]	@ 0x38
 */
__STATIC_FORCEINLINE uint32_t __LDREXW(volatile uint32_t *addr)
{
    uint32_t result;

   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8004650:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8004652:	e853 3f00 	ldrex	r3, [r3]
 8004656:	637b      	str	r3, [r7, #52]	@ 0x34
   return(result);
 8004658:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800465a:	f023 0380 	bic.w	r3, r3, #128	@ 0x80
 800465e:	653b      	str	r3, [r7, #80]	@ 0x50
 8004660:	687b      	ldr	r3, [r7, #4]
 8004662:	681b      	ldr	r3, [r3, #0]
 8004664:	461a      	mov	r2, r3
 8004666:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 8004668:	647b      	str	r3, [r7, #68]	@ 0x44
 800466a:	643a      	str	r2, [r7, #64]	@ 0x40
 */
__STATIC_FORCEINLINE uint32_t __STREXW(uint32_t value, volatile uint32_t *addr)
{
   uint32_t result;

   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800466c:	6c39      	ldr	r1, [r7, #64]	@ 0x40
 800466e:	6c7a      	ldr	r2, [r7, #68]	@ 0x44
 8004670:	e841 2300 	strex	r3, r2, [r1]
 8004674:	63fb      	str	r3, [r7, #60]	@ 0x3c
   return(result);
 8004676:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8004678:	2b00      	cmp	r3, #0
 800467a:	d1e6      	bne.n	800464a <UART_CheckIdleState+0x3e>

      huart->gState = HAL_UART_STATE_READY;
 800467c:	687b      	ldr	r3, [r7, #4]
 800467e:	2220      	movs	r2, #32
 8004680:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

      __HAL_UNLOCK(huart);
 8004684:	687b      	ldr	r3, [r7, #4]
 8004686:	2200      	movs	r2, #0
 8004688:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

      /* Timeout occurred */
      return HAL_TIMEOUT;
 800468c:	2303      	movs	r3, #3
 800468e:	e063      	b.n	8004758 <UART_CheckIdleState+0x14c>
    }
  }

  /* Check if the Receiver is enabled */
  if ((huart->Instance->CR1 & USART_CR1_RE) == USART_CR1_RE)
 8004690:	687b      	ldr	r3, [r7, #4]
 8004692:	681b      	ldr	r3, [r3, #0]
 8004694:	681b      	ldr	r3, [r3, #0]
 8004696:	f003 0304 	and.w	r3, r3, #4
 800469a:	2b04      	cmp	r3, #4
 800469c:	d149      	bne.n	8004732 <UART_CheckIdleState+0x126>
  {
    /* Wait until REACK flag is set */
    if (UART_WaitOnFlagUntilTimeout(huart, USART_ISR_REACK, RESET, tickstart, HAL_UART_TIMEOUT_VALUE) != HAL_OK)
 800469e:	f06f 437e 	mvn.w	r3, #4261412864	@ 0xfe000000
 80046a2:	9300      	str	r3, [sp, #0]
 80046a4:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 80046a6:	2200      	movs	r2, #0
 80046a8:	f44f 0180 	mov.w	r1, #4194304	@ 0x400000
 80046ac:	6878      	ldr	r0, [r7, #4]
 80046ae:	f000 f857 	bl	8004760 <UART_WaitOnFlagUntilTimeout>
 80046b2:	4603      	mov	r3, r0
 80046b4:	2b00      	cmp	r3, #0
 80046b6:	d03c      	beq.n	8004732 <UART_CheckIdleState+0x126>
    {
      /* Disable RXNE, PE and ERR (Frame error, noise error, overrun error)
      interrupts for the interrupt process */
      ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE_RXFNEIE | USART_CR1_PEIE));
 80046b8:	687b      	ldr	r3, [r7, #4]
 80046ba:	681b      	ldr	r3, [r3, #0]
 80046bc:	627b      	str	r3, [r7, #36]	@ 0x24
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80046be:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80046c0:	e853 3f00 	ldrex	r3, [r3]
 80046c4:	623b      	str	r3, [r7, #32]
   return(result);
 80046c6:	6a3b      	ldr	r3, [r7, #32]
 80046c8:	f423 7390 	bic.w	r3, r3, #288	@ 0x120
 80046cc:	64fb      	str	r3, [r7, #76]	@ 0x4c
 80046ce:	687b      	ldr	r3, [r7, #4]
 80046d0:	681b      	ldr	r3, [r3, #0]
 80046d2:	461a      	mov	r2, r3
 80046d4:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 80046d6:	633b      	str	r3, [r7, #48]	@ 0x30
 80046d8:	62fa      	str	r2, [r7, #44]	@ 0x2c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80046da:	6af9      	ldr	r1, [r7, #44]	@ 0x2c
 80046dc:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 80046de:	e841 2300 	strex	r3, r2, [r1]
 80046e2:	62bb      	str	r3, [r7, #40]	@ 0x28
   return(result);
 80046e4:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80046e6:	2b00      	cmp	r3, #0
 80046e8:	d1e6      	bne.n	80046b8 <UART_CheckIdleState+0xac>
      ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 80046ea:	687b      	ldr	r3, [r7, #4]
 80046ec:	681b      	ldr	r3, [r3, #0]
 80046ee:	3308      	adds	r3, #8
 80046f0:	613b      	str	r3, [r7, #16]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80046f2:	693b      	ldr	r3, [r7, #16]
 80046f4:	e853 3f00 	ldrex	r3, [r3]
 80046f8:	60fb      	str	r3, [r7, #12]
   return(result);
 80046fa:	68fb      	ldr	r3, [r7, #12]
 80046fc:	f023 0301 	bic.w	r3, r3, #1
 8004700:	64bb      	str	r3, [r7, #72]	@ 0x48
 8004702:	687b      	ldr	r3, [r7, #4]
 8004704:	681b      	ldr	r3, [r3, #0]
 8004706:	3308      	adds	r3, #8
 8004708:	6cba      	ldr	r2, [r7, #72]	@ 0x48
 800470a:	61fa      	str	r2, [r7, #28]
 800470c:	61bb      	str	r3, [r7, #24]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800470e:	69b9      	ldr	r1, [r7, #24]
 8004710:	69fa      	ldr	r2, [r7, #28]
 8004712:	e841 2300 	strex	r3, r2, [r1]
 8004716:	617b      	str	r3, [r7, #20]
   return(result);
 8004718:	697b      	ldr	r3, [r7, #20]
 800471a:	2b00      	cmp	r3, #0
 800471c:	d1e5      	bne.n	80046ea <UART_CheckIdleState+0xde>

      huart->RxState = HAL_UART_STATE_READY;
 800471e:	687b      	ldr	r3, [r7, #4]
 8004720:	2220      	movs	r2, #32
 8004722:	f8c3 208c 	str.w	r2, [r3, #140]	@ 0x8c

      __HAL_UNLOCK(huart);
 8004726:	687b      	ldr	r3, [r7, #4]
 8004728:	2200      	movs	r2, #0
 800472a:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

      /* Timeout occurred */
      return HAL_TIMEOUT;
 800472e:	2303      	movs	r3, #3
 8004730:	e012      	b.n	8004758 <UART_CheckIdleState+0x14c>
    }
  }

  /* Initialize the UART State */
  huart->gState = HAL_UART_STATE_READY;
 8004732:	687b      	ldr	r3, [r7, #4]
 8004734:	2220      	movs	r2, #32
 8004736:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88
  huart->RxState = HAL_UART_STATE_READY;
 800473a:	687b      	ldr	r3, [r7, #4]
 800473c:	2220      	movs	r2, #32
 800473e:	f8c3 208c 	str.w	r2, [r3, #140]	@ 0x8c
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8004742:	687b      	ldr	r3, [r7, #4]
 8004744:	2200      	movs	r2, #0
 8004746:	66da      	str	r2, [r3, #108]	@ 0x6c
  huart->RxEventType = HAL_UART_RXEVENT_TC;
 8004748:	687b      	ldr	r3, [r7, #4]
 800474a:	2200      	movs	r2, #0
 800474c:	671a      	str	r2, [r3, #112]	@ 0x70

  __HAL_UNLOCK(huart);
 800474e:	687b      	ldr	r3, [r7, #4]
 8004750:	2200      	movs	r2, #0
 8004752:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

  return HAL_OK;
 8004756:	2300      	movs	r3, #0
}
 8004758:	4618      	mov	r0, r3
 800475a:	3758      	adds	r7, #88	@ 0x58
 800475c:	46bd      	mov	sp, r7
 800475e:	bd80      	pop	{r7, pc}

08004760 <UART_WaitOnFlagUntilTimeout>:
  * @param Timeout   Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef UART_WaitOnFlagUntilTimeout(UART_HandleTypeDef *huart, uint32_t Flag, FlagStatus Status,
                                              uint32_t Tickstart, uint32_t Timeout)
{
 8004760:	b580      	push	{r7, lr}
 8004762:	b084      	sub	sp, #16
 8004764:	af00      	add	r7, sp, #0
 8004766:	60f8      	str	r0, [r7, #12]
 8004768:	60b9      	str	r1, [r7, #8]
 800476a:	603b      	str	r3, [r7, #0]
 800476c:	4613      	mov	r3, r2
 800476e:	71fb      	strb	r3, [r7, #7]
  /* Wait until flag is set */
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 8004770:	e04f      	b.n	8004812 <UART_WaitOnFlagUntilTimeout+0xb2>
  {
    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 8004772:	69bb      	ldr	r3, [r7, #24]
 8004774:	f1b3 3fff 	cmp.w	r3, #4294967295	@ 0xffffffff
 8004778:	d04b      	beq.n	8004812 <UART_WaitOnFlagUntilTimeout+0xb2>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 800477a:	f7fc fe8d 	bl	8001498 <HAL_GetTick>
 800477e:	4602      	mov	r2, r0
 8004780:	683b      	ldr	r3, [r7, #0]
 8004782:	1ad3      	subs	r3, r2, r3
 8004784:	69ba      	ldr	r2, [r7, #24]
 8004786:	429a      	cmp	r2, r3
 8004788:	d302      	bcc.n	8004790 <UART_WaitOnFlagUntilTimeout+0x30>
 800478a:	69bb      	ldr	r3, [r7, #24]
 800478c:	2b00      	cmp	r3, #0
 800478e:	d101      	bne.n	8004794 <UART_WaitOnFlagUntilTimeout+0x34>
      {

        return HAL_TIMEOUT;
 8004790:	2303      	movs	r3, #3
 8004792:	e04e      	b.n	8004832 <UART_WaitOnFlagUntilTimeout+0xd2>
      }

      if ((READ_BIT(huart->Instance->CR1, USART_CR1_RE) != 0U) && (Flag != UART_FLAG_TXE) && (Flag != UART_FLAG_TC))
 8004794:	68fb      	ldr	r3, [r7, #12]
 8004796:	681b      	ldr	r3, [r3, #0]
 8004798:	681b      	ldr	r3, [r3, #0]
 800479a:	f003 0304 	and.w	r3, r3, #4
 800479e:	2b00      	cmp	r3, #0
 80047a0:	d037      	beq.n	8004812 <UART_WaitOnFlagUntilTimeout+0xb2>
 80047a2:	68bb      	ldr	r3, [r7, #8]
 80047a4:	2b80      	cmp	r3, #128	@ 0x80
 80047a6:	d034      	beq.n	8004812 <UART_WaitOnFlagUntilTimeout+0xb2>
 80047a8:	68bb      	ldr	r3, [r7, #8]
 80047aa:	2b40      	cmp	r3, #64	@ 0x40
 80047ac:	d031      	beq.n	8004812 <UART_WaitOnFlagUntilTimeout+0xb2>
      {
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_ORE) == SET)
 80047ae:	68fb      	ldr	r3, [r7, #12]
 80047b0:	681b      	ldr	r3, [r3, #0]
 80047b2:	69db      	ldr	r3, [r3, #28]
 80047b4:	f003 0308 	and.w	r3, r3, #8
 80047b8:	2b08      	cmp	r3, #8
 80047ba:	d110      	bne.n	80047de <UART_WaitOnFlagUntilTimeout+0x7e>
        {
          /* Clear Overrun Error flag*/
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_OREF);
 80047bc:	68fb      	ldr	r3, [r7, #12]
 80047be:	681b      	ldr	r3, [r3, #0]
 80047c0:	2208      	movs	r2, #8
 80047c2:	621a      	str	r2, [r3, #32]

          /* Blocking error : transfer is aborted
          Set the UART state ready to be able to start again the process,
          Disable Rx Interrupts if ongoing */
          UART_EndRxTransfer(huart);
 80047c4:	68f8      	ldr	r0, [r7, #12]
 80047c6:	f000 f838 	bl	800483a <UART_EndRxTransfer>

          huart->ErrorCode = HAL_UART_ERROR_ORE;
 80047ca:	68fb      	ldr	r3, [r7, #12]
 80047cc:	2208      	movs	r2, #8
 80047ce:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90

          /* Process Unlocked */
          __HAL_UNLOCK(huart);
 80047d2:	68fb      	ldr	r3, [r7, #12]
 80047d4:	2200      	movs	r2, #0
 80047d6:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

          return HAL_ERROR;
 80047da:	2301      	movs	r3, #1
 80047dc:	e029      	b.n	8004832 <UART_WaitOnFlagUntilTimeout+0xd2>
        }
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_RTOF) == SET)
 80047de:	68fb      	ldr	r3, [r7, #12]
 80047e0:	681b      	ldr	r3, [r3, #0]
 80047e2:	69db      	ldr	r3, [r3, #28]
 80047e4:	f403 6300 	and.w	r3, r3, #2048	@ 0x800
 80047e8:	f5b3 6f00 	cmp.w	r3, #2048	@ 0x800
 80047ec:	d111      	bne.n	8004812 <UART_WaitOnFlagUntilTimeout+0xb2>
        {
          /* Clear Receiver Timeout flag*/
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_RTOF);
 80047ee:	68fb      	ldr	r3, [r7, #12]
 80047f0:	681b      	ldr	r3, [r3, #0]
 80047f2:	f44f 6200 	mov.w	r2, #2048	@ 0x800
 80047f6:	621a      	str	r2, [r3, #32]

          /* Blocking error : transfer is aborted
          Set the UART state ready to be able to start again the process,
          Disable Rx Interrupts if ongoing */
          UART_EndRxTransfer(huart);
 80047f8:	68f8      	ldr	r0, [r7, #12]
 80047fa:	f000 f81e 	bl	800483a <UART_EndRxTransfer>

          huart->ErrorCode = HAL_UART_ERROR_RTO;
 80047fe:	68fb      	ldr	r3, [r7, #12]
 8004800:	2220      	movs	r2, #32
 8004802:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90

          /* Process Unlocked */
          __HAL_UNLOCK(huart);
 8004806:	68fb      	ldr	r3, [r7, #12]
 8004808:	2200      	movs	r2, #0
 800480a:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

          return HAL_TIMEOUT;
 800480e:	2303      	movs	r3, #3
 8004810:	e00f      	b.n	8004832 <UART_WaitOnFlagUntilTimeout+0xd2>
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 8004812:	68fb      	ldr	r3, [r7, #12]
 8004814:	681b      	ldr	r3, [r3, #0]
 8004816:	69da      	ldr	r2, [r3, #28]
 8004818:	68bb      	ldr	r3, [r7, #8]
 800481a:	4013      	ands	r3, r2
 800481c:	68ba      	ldr	r2, [r7, #8]
 800481e:	429a      	cmp	r2, r3
 8004820:	bf0c      	ite	eq
 8004822:	2301      	moveq	r3, #1
 8004824:	2300      	movne	r3, #0
 8004826:	b2db      	uxtb	r3, r3
 8004828:	461a      	mov	r2, r3
 800482a:	79fb      	ldrb	r3, [r7, #7]
 800482c:	429a      	cmp	r2, r3
 800482e:	d0a0      	beq.n	8004772 <UART_WaitOnFlagUntilTimeout+0x12>
        }
      }
    }
  }
  return HAL_OK;
 8004830:	2300      	movs	r3, #0
}
 8004832:	4618      	mov	r0, r3
 8004834:	3710      	adds	r7, #16
 8004836:	46bd      	mov	sp, r7
 8004838:	bd80      	pop	{r7, pc}

0800483a <UART_EndRxTransfer>:
  * @brief  End ongoing Rx transfer on UART peripheral (following error detection or Reception completion).
  * @param  huart UART handle.
  * @retval None
  */
static void UART_EndRxTransfer(UART_HandleTypeDef *huart)
{
 800483a:	b480      	push	{r7}
 800483c:	b095      	sub	sp, #84	@ 0x54
 800483e:	af00      	add	r7, sp, #0
 8004840:	6078      	str	r0, [r7, #4]
  /* Disable RXNE, PE and ERR (Frame error, noise error, overrun error) interrupts */
  ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE_RXFNEIE | USART_CR1_PEIE));
 8004842:	687b      	ldr	r3, [r7, #4]
 8004844:	681b      	ldr	r3, [r3, #0]
 8004846:	637b      	str	r3, [r7, #52]	@ 0x34
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8004848:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800484a:	e853 3f00 	ldrex	r3, [r3]
 800484e:	633b      	str	r3, [r7, #48]	@ 0x30
   return(result);
 8004850:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8004852:	f423 7390 	bic.w	r3, r3, #288	@ 0x120
 8004856:	64fb      	str	r3, [r7, #76]	@ 0x4c
 8004858:	687b      	ldr	r3, [r7, #4]
 800485a:	681b      	ldr	r3, [r3, #0]
 800485c:	461a      	mov	r2, r3
 800485e:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 8004860:	643b      	str	r3, [r7, #64]	@ 0x40
 8004862:	63fa      	str	r2, [r7, #60]	@ 0x3c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8004864:	6bf9      	ldr	r1, [r7, #60]	@ 0x3c
 8004866:	6c3a      	ldr	r2, [r7, #64]	@ 0x40
 8004868:	e841 2300 	strex	r3, r2, [r1]
 800486c:	63bb      	str	r3, [r7, #56]	@ 0x38
   return(result);
 800486e:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8004870:	2b00      	cmp	r3, #0
 8004872:	d1e6      	bne.n	8004842 <UART_EndRxTransfer+0x8>
  ATOMIC_CLEAR_BIT(huart->Instance->CR3, (USART_CR3_EIE | USART_CR3_RXFTIE));
 8004874:	687b      	ldr	r3, [r7, #4]
 8004876:	681b      	ldr	r3, [r3, #0]
 8004878:	3308      	adds	r3, #8
 800487a:	623b      	str	r3, [r7, #32]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800487c:	6a3b      	ldr	r3, [r7, #32]
 800487e:	e853 3f00 	ldrex	r3, [r3]
 8004882:	61fb      	str	r3, [r7, #28]
   return(result);
 8004884:	69fb      	ldr	r3, [r7, #28]
 8004886:	f023 5380 	bic.w	r3, r3, #268435456	@ 0x10000000
 800488a:	f023 0301 	bic.w	r3, r3, #1
 800488e:	64bb      	str	r3, [r7, #72]	@ 0x48
 8004890:	687b      	ldr	r3, [r7, #4]
 8004892:	681b      	ldr	r3, [r3, #0]
 8004894:	3308      	adds	r3, #8
 8004896:	6cba      	ldr	r2, [r7, #72]	@ 0x48
 8004898:	62fa      	str	r2, [r7, #44]	@ 0x2c
 800489a:	62bb      	str	r3, [r7, #40]	@ 0x28
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800489c:	6ab9      	ldr	r1, [r7, #40]	@ 0x28
 800489e:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 80048a0:	e841 2300 	strex	r3, r2, [r1]
 80048a4:	627b      	str	r3, [r7, #36]	@ 0x24
   return(result);
 80048a6:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80048a8:	2b00      	cmp	r3, #0
 80048aa:	d1e3      	bne.n	8004874 <UART_EndRxTransfer+0x3a>

  /* In case of reception waiting for IDLE event, disable also the IDLE IE interrupt source */
  if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 80048ac:	687b      	ldr	r3, [r7, #4]
 80048ae:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 80048b0:	2b01      	cmp	r3, #1
 80048b2:	d118      	bne.n	80048e6 <UART_EndRxTransfer+0xac>
  {
    ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 80048b4:	687b      	ldr	r3, [r7, #4]
 80048b6:	681b      	ldr	r3, [r3, #0]
 80048b8:	60fb      	str	r3, [r7, #12]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80048ba:	68fb      	ldr	r3, [r7, #12]
 80048bc:	e853 3f00 	ldrex	r3, [r3]
 80048c0:	60bb      	str	r3, [r7, #8]
   return(result);
 80048c2:	68bb      	ldr	r3, [r7, #8]
 80048c4:	f023 0310 	bic.w	r3, r3, #16
 80048c8:	647b      	str	r3, [r7, #68]	@ 0x44
 80048ca:	687b      	ldr	r3, [r7, #4]
 80048cc:	681b      	ldr	r3, [r3, #0]
 80048ce:	461a      	mov	r2, r3
 80048d0:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 80048d2:	61bb      	str	r3, [r7, #24]
 80048d4:	617a      	str	r2, [r7, #20]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80048d6:	6979      	ldr	r1, [r7, #20]
 80048d8:	69ba      	ldr	r2, [r7, #24]
 80048da:	e841 2300 	strex	r3, r2, [r1]
 80048de:	613b      	str	r3, [r7, #16]
   return(result);
 80048e0:	693b      	ldr	r3, [r7, #16]
 80048e2:	2b00      	cmp	r3, #0
 80048e4:	d1e6      	bne.n	80048b4 <UART_EndRxTransfer+0x7a>
  }

  /* At end of Rx process, restore huart->RxState to Ready */
  huart->RxState = HAL_UART_STATE_READY;
 80048e6:	687b      	ldr	r3, [r7, #4]
 80048e8:	2220      	movs	r2, #32
 80048ea:	f8c3 208c 	str.w	r2, [r3, #140]	@ 0x8c
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 80048ee:	687b      	ldr	r3, [r7, #4]
 80048f0:	2200      	movs	r2, #0
 80048f2:	66da      	str	r2, [r3, #108]	@ 0x6c

  /* Reset RxIsr function pointer */
  huart->RxISR = NULL;
 80048f4:	687b      	ldr	r3, [r7, #4]
 80048f6:	2200      	movs	r2, #0
 80048f8:	675a      	str	r2, [r3, #116]	@ 0x74
}
 80048fa:	bf00      	nop
 80048fc:	3754      	adds	r7, #84	@ 0x54
 80048fe:	46bd      	mov	sp, r7
 8004900:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004904:	4770      	bx	lr

08004906 <HAL_UARTEx_DisableFifoMode>:
  * @brief  Disable the FIFO mode.
  * @param huart      UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UARTEx_DisableFifoMode(UART_HandleTypeDef *huart)
{
 8004906:	b480      	push	{r7}
 8004908:	b085      	sub	sp, #20
 800490a:	af00      	add	r7, sp, #0
 800490c:	6078      	str	r0, [r7, #4]

  /* Check parameters */
  assert_param(IS_UART_FIFO_INSTANCE(huart->Instance));

  /* Process Locked */
  __HAL_LOCK(huart);
 800490e:	687b      	ldr	r3, [r7, #4]
 8004910:	f893 3084 	ldrb.w	r3, [r3, #132]	@ 0x84
 8004914:	2b01      	cmp	r3, #1
 8004916:	d101      	bne.n	800491c <HAL_UARTEx_DisableFifoMode+0x16>
 8004918:	2302      	movs	r3, #2
 800491a:	e027      	b.n	800496c <HAL_UARTEx_DisableFifoMode+0x66>
 800491c:	687b      	ldr	r3, [r7, #4]
 800491e:	2201      	movs	r2, #1
 8004920:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

  huart->gState = HAL_UART_STATE_BUSY;
 8004924:	687b      	ldr	r3, [r7, #4]
 8004926:	2224      	movs	r2, #36	@ 0x24
 8004928:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

  /* Save actual UART configuration */
  tmpcr1 = READ_REG(huart->Instance->CR1);
 800492c:	687b      	ldr	r3, [r7, #4]
 800492e:	681b      	ldr	r3, [r3, #0]
 8004930:	681b      	ldr	r3, [r3, #0]
 8004932:	60fb      	str	r3, [r7, #12]

  /* Disable UART */
  __HAL_UART_DISABLE(huart);
 8004934:	687b      	ldr	r3, [r7, #4]
 8004936:	681b      	ldr	r3, [r3, #0]
 8004938:	681a      	ldr	r2, [r3, #0]
 800493a:	687b      	ldr	r3, [r7, #4]
 800493c:	681b      	ldr	r3, [r3, #0]
 800493e:	f022 0201 	bic.w	r2, r2, #1
 8004942:	601a      	str	r2, [r3, #0]

  /* Disable FIFO mode */
  CLEAR_BIT(tmpcr1, USART_CR1_FIFOEN);
 8004944:	68fb      	ldr	r3, [r7, #12]
 8004946:	f023 5300 	bic.w	r3, r3, #536870912	@ 0x20000000
 800494a:	60fb      	str	r3, [r7, #12]
  huart->FifoMode = UART_FIFOMODE_DISABLE;
 800494c:	687b      	ldr	r3, [r7, #4]
 800494e:	2200      	movs	r2, #0
 8004950:	665a      	str	r2, [r3, #100]	@ 0x64

  /* Restore UART configuration */
  WRITE_REG(huart->Instance->CR1, tmpcr1);
 8004952:	687b      	ldr	r3, [r7, #4]
 8004954:	681b      	ldr	r3, [r3, #0]
 8004956:	68fa      	ldr	r2, [r7, #12]
 8004958:	601a      	str	r2, [r3, #0]

  huart->gState = HAL_UART_STATE_READY;
 800495a:	687b      	ldr	r3, [r7, #4]
 800495c:	2220      	movs	r2, #32
 800495e:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

  /* Process Unlocked */
  __HAL_UNLOCK(huart);
 8004962:	687b      	ldr	r3, [r7, #4]
 8004964:	2200      	movs	r2, #0
 8004966:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

  return HAL_OK;
 800496a:	2300      	movs	r3, #0
}
 800496c:	4618      	mov	r0, r3
 800496e:	3714      	adds	r7, #20
 8004970:	46bd      	mov	sp, r7
 8004972:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004976:	4770      	bx	lr

08004978 <HAL_UARTEx_SetTxFifoThreshold>:
  *            @arg @ref UART_TXFIFO_THRESHOLD_7_8
  *            @arg @ref UART_TXFIFO_THRESHOLD_8_8
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UARTEx_SetTxFifoThreshold(UART_HandleTypeDef *huart, uint32_t Threshold)
{
 8004978:	b580      	push	{r7, lr}
 800497a:	b084      	sub	sp, #16
 800497c:	af00      	add	r7, sp, #0
 800497e:	6078      	str	r0, [r7, #4]
 8004980:	6039      	str	r1, [r7, #0]
  /* Check parameters */
  assert_param(IS_UART_FIFO_INSTANCE(huart->Instance));
  assert_param(IS_UART_TXFIFO_THRESHOLD(Threshold));

  /* Process Locked */
  __HAL_LOCK(huart);
 8004982:	687b      	ldr	r3, [r7, #4]
 8004984:	f893 3084 	ldrb.w	r3, [r3, #132]	@ 0x84
 8004988:	2b01      	cmp	r3, #1
 800498a:	d101      	bne.n	8004990 <HAL_UARTEx_SetTxFifoThreshold+0x18>
 800498c:	2302      	movs	r3, #2
 800498e:	e02d      	b.n	80049ec <HAL_UARTEx_SetTxFifoThreshold+0x74>
 8004990:	687b      	ldr	r3, [r7, #4]
 8004992:	2201      	movs	r2, #1
 8004994:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

  huart->gState = HAL_UART_STATE_BUSY;
 8004998:	687b      	ldr	r3, [r7, #4]
 800499a:	2224      	movs	r2, #36	@ 0x24
 800499c:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

  /* Save actual UART configuration */
  tmpcr1 = READ_REG(huart->Instance->CR1);
 80049a0:	687b      	ldr	r3, [r7, #4]
 80049a2:	681b      	ldr	r3, [r3, #0]
 80049a4:	681b      	ldr	r3, [r3, #0]
 80049a6:	60fb      	str	r3, [r7, #12]

  /* Disable UART */
  __HAL_UART_DISABLE(huart);
 80049a8:	687b      	ldr	r3, [r7, #4]
 80049aa:	681b      	ldr	r3, [r3, #0]
 80049ac:	681a      	ldr	r2, [r3, #0]
 80049ae:	687b      	ldr	r3, [r7, #4]
 80049b0:	681b      	ldr	r3, [r3, #0]
 80049b2:	f022 0201 	bic.w	r2, r2, #1
 80049b6:	601a      	str	r2, [r3, #0]

  /* Update TX threshold configuration */
  MODIFY_REG(huart->Instance->CR3, USART_CR3_TXFTCFG, Threshold);
 80049b8:	687b      	ldr	r3, [r7, #4]
 80049ba:	681b      	ldr	r3, [r3, #0]
 80049bc:	689b      	ldr	r3, [r3, #8]
 80049be:	f023 4160 	bic.w	r1, r3, #3758096384	@ 0xe0000000
 80049c2:	687b      	ldr	r3, [r7, #4]
 80049c4:	681b      	ldr	r3, [r3, #0]
 80049c6:	683a      	ldr	r2, [r7, #0]
 80049c8:	430a      	orrs	r2, r1
 80049ca:	609a      	str	r2, [r3, #8]

  /* Determine the number of data to process during RX/TX ISR execution */
  UARTEx_SetNbDataToProcess(huart);
 80049cc:	6878      	ldr	r0, [r7, #4]
 80049ce:	f000 f84f 	bl	8004a70 <UARTEx_SetNbDataToProcess>

  /* Restore UART configuration */
  WRITE_REG(huart->Instance->CR1, tmpcr1);
 80049d2:	687b      	ldr	r3, [r7, #4]
 80049d4:	681b      	ldr	r3, [r3, #0]
 80049d6:	68fa      	ldr	r2, [r7, #12]
 80049d8:	601a      	str	r2, [r3, #0]

  huart->gState = HAL_UART_STATE_READY;
 80049da:	687b      	ldr	r3, [r7, #4]
 80049dc:	2220      	movs	r2, #32
 80049de:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

  /* Process Unlocked */
  __HAL_UNLOCK(huart);
 80049e2:	687b      	ldr	r3, [r7, #4]
 80049e4:	2200      	movs	r2, #0
 80049e6:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

  return HAL_OK;
 80049ea:	2300      	movs	r3, #0
}
 80049ec:	4618      	mov	r0, r3
 80049ee:	3710      	adds	r7, #16
 80049f0:	46bd      	mov	sp, r7
 80049f2:	bd80      	pop	{r7, pc}

080049f4 <HAL_UARTEx_SetRxFifoThreshold>:
  *            @arg @ref UART_RXFIFO_THRESHOLD_7_8
  *            @arg @ref UART_RXFIFO_THRESHOLD_8_8
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UARTEx_SetRxFifoThreshold(UART_HandleTypeDef *huart, uint32_t Threshold)
{
 80049f4:	b580      	push	{r7, lr}
 80049f6:	b084      	sub	sp, #16
 80049f8:	af00      	add	r7, sp, #0
 80049fa:	6078      	str	r0, [r7, #4]
 80049fc:	6039      	str	r1, [r7, #0]
  /* Check the parameters */
  assert_param(IS_UART_FIFO_INSTANCE(huart->Instance));
  assert_param(IS_UART_RXFIFO_THRESHOLD(Threshold));

  /* Process Locked */
  __HAL_LOCK(huart);
 80049fe:	687b      	ldr	r3, [r7, #4]
 8004a00:	f893 3084 	ldrb.w	r3, [r3, #132]	@ 0x84
 8004a04:	2b01      	cmp	r3, #1
 8004a06:	d101      	bne.n	8004a0c <HAL_UARTEx_SetRxFifoThreshold+0x18>
 8004a08:	2302      	movs	r3, #2
 8004a0a:	e02d      	b.n	8004a68 <HAL_UARTEx_SetRxFifoThreshold+0x74>
 8004a0c:	687b      	ldr	r3, [r7, #4]
 8004a0e:	2201      	movs	r2, #1
 8004a10:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

  huart->gState = HAL_UART_STATE_BUSY;
 8004a14:	687b      	ldr	r3, [r7, #4]
 8004a16:	2224      	movs	r2, #36	@ 0x24
 8004a18:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

  /* Save actual UART configuration */
  tmpcr1 = READ_REG(huart->Instance->CR1);
 8004a1c:	687b      	ldr	r3, [r7, #4]
 8004a1e:	681b      	ldr	r3, [r3, #0]
 8004a20:	681b      	ldr	r3, [r3, #0]
 8004a22:	60fb      	str	r3, [r7, #12]

  /* Disable UART */
  __HAL_UART_DISABLE(huart);
 8004a24:	687b      	ldr	r3, [r7, #4]
 8004a26:	681b      	ldr	r3, [r3, #0]
 8004a28:	681a      	ldr	r2, [r3, #0]
 8004a2a:	687b      	ldr	r3, [r7, #4]
 8004a2c:	681b      	ldr	r3, [r3, #0]
 8004a2e:	f022 0201 	bic.w	r2, r2, #1
 8004a32:	601a      	str	r2, [r3, #0]

  /* Update RX threshold configuration */
  MODIFY_REG(huart->Instance->CR3, USART_CR3_RXFTCFG, Threshold);
 8004a34:	687b      	ldr	r3, [r7, #4]
 8004a36:	681b      	ldr	r3, [r3, #0]
 8004a38:	689b      	ldr	r3, [r3, #8]
 8004a3a:	f023 6160 	bic.w	r1, r3, #234881024	@ 0xe000000
 8004a3e:	687b      	ldr	r3, [r7, #4]
 8004a40:	681b      	ldr	r3, [r3, #0]
 8004a42:	683a      	ldr	r2, [r7, #0]
 8004a44:	430a      	orrs	r2, r1
 8004a46:	609a      	str	r2, [r3, #8]

  /* Determine the number of data to process during RX/TX ISR execution */
  UARTEx_SetNbDataToProcess(huart);
 8004a48:	6878      	ldr	r0, [r7, #4]
 8004a4a:	f000 f811 	bl	8004a70 <UARTEx_SetNbDataToProcess>

  /* Restore UART configuration */
  WRITE_REG(huart->Instance->CR1, tmpcr1);
 8004a4e:	687b      	ldr	r3, [r7, #4]
 8004a50:	681b      	ldr	r3, [r3, #0]
 8004a52:	68fa      	ldr	r2, [r7, #12]
 8004a54:	601a      	str	r2, [r3, #0]

  huart->gState = HAL_UART_STATE_READY;
 8004a56:	687b      	ldr	r3, [r7, #4]
 8004a58:	2220      	movs	r2, #32
 8004a5a:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

  /* Process Unlocked */
  __HAL_UNLOCK(huart);
 8004a5e:	687b      	ldr	r3, [r7, #4]
 8004a60:	2200      	movs	r2, #0
 8004a62:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

  return HAL_OK;
 8004a66:	2300      	movs	r3, #0
}
 8004a68:	4618      	mov	r0, r3
 8004a6a:	3710      	adds	r7, #16
 8004a6c:	46bd      	mov	sp, r7
 8004a6e:	bd80      	pop	{r7, pc}

08004a70 <UARTEx_SetNbDataToProcess>:
  *       the UART configuration registers.
  * @param huart UART handle.
  * @retval None
  */
static void UARTEx_SetNbDataToProcess(UART_HandleTypeDef *huart)
{
 8004a70:	b480      	push	{r7}
 8004a72:	b085      	sub	sp, #20
 8004a74:	af00      	add	r7, sp, #0
 8004a76:	6078      	str	r0, [r7, #4]
  uint8_t rx_fifo_threshold;
  uint8_t tx_fifo_threshold;
  static const uint8_t numerator[] = {1U, 1U, 1U, 3U, 7U, 1U, 0U, 0U};
  static const uint8_t denominator[] = {8U, 4U, 2U, 4U, 8U, 1U, 1U, 1U};

  if (huart->FifoMode == UART_FIFOMODE_DISABLE)
 8004a78:	687b      	ldr	r3, [r7, #4]
 8004a7a:	6e5b      	ldr	r3, [r3, #100]	@ 0x64
 8004a7c:	2b00      	cmp	r3, #0
 8004a7e:	d108      	bne.n	8004a92 <UARTEx_SetNbDataToProcess+0x22>
  {
    huart->NbTxDataToProcess = 1U;
 8004a80:	687b      	ldr	r3, [r7, #4]
 8004a82:	2201      	movs	r2, #1
 8004a84:	f8a3 206a 	strh.w	r2, [r3, #106]	@ 0x6a
    huart->NbRxDataToProcess = 1U;
 8004a88:	687b      	ldr	r3, [r7, #4]
 8004a8a:	2201      	movs	r2, #1
 8004a8c:	f8a3 2068 	strh.w	r2, [r3, #104]	@ 0x68
    huart->NbTxDataToProcess = ((uint16_t)tx_fifo_depth * numerator[tx_fifo_threshold]) /
                               (uint16_t)denominator[tx_fifo_threshold];
    huart->NbRxDataToProcess = ((uint16_t)rx_fifo_depth * numerator[rx_fifo_threshold]) /
                               (uint16_t)denominator[rx_fifo_threshold];
  }
}
 8004a90:	e031      	b.n	8004af6 <UARTEx_SetNbDataToProcess+0x86>
    rx_fifo_depth = RX_FIFO_DEPTH;
 8004a92:	2308      	movs	r3, #8
 8004a94:	73fb      	strb	r3, [r7, #15]
    tx_fifo_depth = TX_FIFO_DEPTH;
 8004a96:	2308      	movs	r3, #8
 8004a98:	73bb      	strb	r3, [r7, #14]
    rx_fifo_threshold = (uint8_t)(READ_BIT(huart->Instance->CR3, USART_CR3_RXFTCFG) >> USART_CR3_RXFTCFG_Pos);
 8004a9a:	687b      	ldr	r3, [r7, #4]
 8004a9c:	681b      	ldr	r3, [r3, #0]
 8004a9e:	689b      	ldr	r3, [r3, #8]
 8004aa0:	0e5b      	lsrs	r3, r3, #25
 8004aa2:	b2db      	uxtb	r3, r3
 8004aa4:	f003 0307 	and.w	r3, r3, #7
 8004aa8:	737b      	strb	r3, [r7, #13]
    tx_fifo_threshold = (uint8_t)(READ_BIT(huart->Instance->CR3, USART_CR3_TXFTCFG) >> USART_CR3_TXFTCFG_Pos);
 8004aaa:	687b      	ldr	r3, [r7, #4]
 8004aac:	681b      	ldr	r3, [r3, #0]
 8004aae:	689b      	ldr	r3, [r3, #8]
 8004ab0:	0f5b      	lsrs	r3, r3, #29
 8004ab2:	b2db      	uxtb	r3, r3
 8004ab4:	f003 0307 	and.w	r3, r3, #7
 8004ab8:	733b      	strb	r3, [r7, #12]
    huart->NbTxDataToProcess = ((uint16_t)tx_fifo_depth * numerator[tx_fifo_threshold]) /
 8004aba:	7bbb      	ldrb	r3, [r7, #14]
 8004abc:	7b3a      	ldrb	r2, [r7, #12]
 8004abe:	4911      	ldr	r1, [pc, #68]	@ (8004b04 <UARTEx_SetNbDataToProcess+0x94>)
 8004ac0:	5c8a      	ldrb	r2, [r1, r2]
 8004ac2:	fb02 f303 	mul.w	r3, r2, r3
                               (uint16_t)denominator[tx_fifo_threshold];
 8004ac6:	7b3a      	ldrb	r2, [r7, #12]
 8004ac8:	490f      	ldr	r1, [pc, #60]	@ (8004b08 <UARTEx_SetNbDataToProcess+0x98>)
 8004aca:	5c8a      	ldrb	r2, [r1, r2]
    huart->NbTxDataToProcess = ((uint16_t)tx_fifo_depth * numerator[tx_fifo_threshold]) /
 8004acc:	fb93 f3f2 	sdiv	r3, r3, r2
 8004ad0:	b29a      	uxth	r2, r3
 8004ad2:	687b      	ldr	r3, [r7, #4]
 8004ad4:	f8a3 206a 	strh.w	r2, [r3, #106]	@ 0x6a
    huart->NbRxDataToProcess = ((uint16_t)rx_fifo_depth * numerator[rx_fifo_threshold]) /
 8004ad8:	7bfb      	ldrb	r3, [r7, #15]
 8004ada:	7b7a      	ldrb	r2, [r7, #13]
 8004adc:	4909      	ldr	r1, [pc, #36]	@ (8004b04 <UARTEx_SetNbDataToProcess+0x94>)
 8004ade:	5c8a      	ldrb	r2, [r1, r2]
 8004ae0:	fb02 f303 	mul.w	r3, r2, r3
                               (uint16_t)denominator[rx_fifo_threshold];
 8004ae4:	7b7a      	ldrb	r2, [r7, #13]
 8004ae6:	4908      	ldr	r1, [pc, #32]	@ (8004b08 <UARTEx_SetNbDataToProcess+0x98>)
 8004ae8:	5c8a      	ldrb	r2, [r1, r2]
    huart->NbRxDataToProcess = ((uint16_t)rx_fifo_depth * numerator[rx_fifo_threshold]) /
 8004aea:	fb93 f3f2 	sdiv	r3, r3, r2
 8004aee:	b29a      	uxth	r2, r3
 8004af0:	687b      	ldr	r3, [r7, #4]
 8004af2:	f8a3 2068 	strh.w	r2, [r3, #104]	@ 0x68
}
 8004af6:	bf00      	nop
 8004af8:	3714      	adds	r7, #20
 8004afa:	46bd      	mov	sp, r7
 8004afc:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004b00:	4770      	bx	lr
 8004b02:	bf00      	nop
 8004b04:	08008bb4 	.word	0x08008bb4
 8004b08:	08008bbc 	.word	0x08008bbc

08004b0c <__NVIC_SetPriority>:
{
 8004b0c:	b480      	push	{r7}
 8004b0e:	b083      	sub	sp, #12
 8004b10:	af00      	add	r7, sp, #0
 8004b12:	4603      	mov	r3, r0
 8004b14:	6039      	str	r1, [r7, #0]
 8004b16:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8004b18:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8004b1c:	2b00      	cmp	r3, #0
 8004b1e:	db0a      	blt.n	8004b36 <__NVIC_SetPriority+0x2a>
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8004b20:	683b      	ldr	r3, [r7, #0]
 8004b22:	b2da      	uxtb	r2, r3
 8004b24:	490c      	ldr	r1, [pc, #48]	@ (8004b58 <__NVIC_SetPriority+0x4c>)
 8004b26:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8004b2a:	0112      	lsls	r2, r2, #4
 8004b2c:	b2d2      	uxtb	r2, r2
 8004b2e:	440b      	add	r3, r1
 8004b30:	f883 2300 	strb.w	r2, [r3, #768]	@ 0x300
}
 8004b34:	e00a      	b.n	8004b4c <__NVIC_SetPriority+0x40>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8004b36:	683b      	ldr	r3, [r7, #0]
 8004b38:	b2da      	uxtb	r2, r3
 8004b3a:	4908      	ldr	r1, [pc, #32]	@ (8004b5c <__NVIC_SetPriority+0x50>)
 8004b3c:	79fb      	ldrb	r3, [r7, #7]
 8004b3e:	f003 030f 	and.w	r3, r3, #15
 8004b42:	3b04      	subs	r3, #4
 8004b44:	0112      	lsls	r2, r2, #4
 8004b46:	b2d2      	uxtb	r2, r2
 8004b48:	440b      	add	r3, r1
 8004b4a:	761a      	strb	r2, [r3, #24]
}
 8004b4c:	bf00      	nop
 8004b4e:	370c      	adds	r7, #12
 8004b50:	46bd      	mov	sp, r7
 8004b52:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004b56:	4770      	bx	lr
 8004b58:	e000e100 	.word	0xe000e100
 8004b5c:	e000ed00 	.word	0xe000ed00

08004b60 <SysTick_Handler>:

/*
  SysTick handler implementation that also clears overflow flag.
*/
#if (USE_CUSTOM_SYSTICK_HANDLER_IMPLEMENTATION == 0)
void SysTick_Handler (void) {
 8004b60:	b580      	push	{r7, lr}
 8004b62:	af00      	add	r7, sp, #0
  /* Clear overflow flag */
  SysTick->CTRL;
 8004b64:	4b05      	ldr	r3, [pc, #20]	@ (8004b7c <SysTick_Handler+0x1c>)
 8004b66:	681b      	ldr	r3, [r3, #0]

  if (xTaskGetSchedulerState() != taskSCHEDULER_NOT_STARTED) {
 8004b68:	f001 fd82 	bl	8006670 <xTaskGetSchedulerState>
 8004b6c:	4603      	mov	r3, r0
 8004b6e:	2b01      	cmp	r3, #1
 8004b70:	d001      	beq.n	8004b76 <SysTick_Handler+0x16>
    /* Call tick handler */
    xPortSysTickHandler();
 8004b72:	f002 fb79 	bl	8007268 <xPortSysTickHandler>
  }
}
 8004b76:	bf00      	nop
 8004b78:	bd80      	pop	{r7, pc}
 8004b7a:	bf00      	nop
 8004b7c:	e000e010 	.word	0xe000e010

08004b80 <SVC_Setup>:
#endif /* SysTick */

/*
  Setup SVC to reset value.
*/
__STATIC_INLINE void SVC_Setup (void) {
 8004b80:	b580      	push	{r7, lr}
 8004b82:	af00      	add	r7, sp, #0
#if (__ARM_ARCH_7A__ == 0U)
  /* Service Call interrupt might be configured before kernel start     */
  /* and when its priority is lower or equal to BASEPRI, svc intruction */
  /* causes a Hard Fault.                                               */
  NVIC_SetPriority (SVCall_IRQ_NBR, 0U);
 8004b84:	2100      	movs	r1, #0
 8004b86:	f06f 0004 	mvn.w	r0, #4
 8004b8a:	f7ff ffbf 	bl	8004b0c <__NVIC_SetPriority>
#endif
}
 8004b8e:	bf00      	nop
 8004b90:	bd80      	pop	{r7, pc}
	...

08004b94 <osKernelInitialize>:
static uint32_t OS_Tick_GetOverflow (void);
/* Get OS Tick interval */
static uint32_t OS_Tick_GetInterval (void);
/*---------------------------------------------------------------------------*/

osStatus_t osKernelInitialize (void) {
 8004b94:	b480      	push	{r7}
 8004b96:	b083      	sub	sp, #12
 8004b98:	af00      	add	r7, sp, #0
  __ASM volatile ("MRS %0, ipsr" : "=r" (result) );
 8004b9a:	f3ef 8305 	mrs	r3, IPSR
 8004b9e:	603b      	str	r3, [r7, #0]
  return(result);
 8004ba0:	683b      	ldr	r3, [r7, #0]
  osStatus_t stat;

  if (IS_IRQ()) {
 8004ba2:	2b00      	cmp	r3, #0
 8004ba4:	d003      	beq.n	8004bae <osKernelInitialize+0x1a>
    stat = osErrorISR;
 8004ba6:	f06f 0305 	mvn.w	r3, #5
 8004baa:	607b      	str	r3, [r7, #4]
 8004bac:	e00c      	b.n	8004bc8 <osKernelInitialize+0x34>
  }
  else {
    if (KernelState == osKernelInactive) {
 8004bae:	4b0a      	ldr	r3, [pc, #40]	@ (8004bd8 <osKernelInitialize+0x44>)
 8004bb0:	681b      	ldr	r3, [r3, #0]
 8004bb2:	2b00      	cmp	r3, #0
 8004bb4:	d105      	bne.n	8004bc2 <osKernelInitialize+0x2e>
        EvrFreeRTOSSetup(0U);
      #endif
      #if defined(USE_FreeRTOS_HEAP_5) && (HEAP_5_REGION_SETUP == 1)
        vPortDefineHeapRegions (configHEAP_5_REGIONS);
      #endif
      KernelState = osKernelReady;
 8004bb6:	4b08      	ldr	r3, [pc, #32]	@ (8004bd8 <osKernelInitialize+0x44>)
 8004bb8:	2201      	movs	r2, #1
 8004bba:	601a      	str	r2, [r3, #0]
      stat = osOK;
 8004bbc:	2300      	movs	r3, #0
 8004bbe:	607b      	str	r3, [r7, #4]
 8004bc0:	e002      	b.n	8004bc8 <osKernelInitialize+0x34>
    } else {
      stat = osError;
 8004bc2:	f04f 33ff 	mov.w	r3, #4294967295	@ 0xffffffff
 8004bc6:	607b      	str	r3, [r7, #4]
    }
  }

  return (stat);
 8004bc8:	687b      	ldr	r3, [r7, #4]
}
 8004bca:	4618      	mov	r0, r3
 8004bcc:	370c      	adds	r7, #12
 8004bce:	46bd      	mov	sp, r7
 8004bd0:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004bd4:	4770      	bx	lr
 8004bd6:	bf00      	nop
 8004bd8:	2000025c 	.word	0x2000025c

08004bdc <osKernelStart>:
  }

  return (state);
}

osStatus_t osKernelStart (void) {
 8004bdc:	b580      	push	{r7, lr}
 8004bde:	b082      	sub	sp, #8
 8004be0:	af00      	add	r7, sp, #0
  __ASM volatile ("MRS %0, ipsr" : "=r" (result) );
 8004be2:	f3ef 8305 	mrs	r3, IPSR
 8004be6:	603b      	str	r3, [r7, #0]
  return(result);
 8004be8:	683b      	ldr	r3, [r7, #0]
  osStatus_t stat;

  if (IS_IRQ()) {
 8004bea:	2b00      	cmp	r3, #0
 8004bec:	d003      	beq.n	8004bf6 <osKernelStart+0x1a>
    stat = osErrorISR;
 8004bee:	f06f 0305 	mvn.w	r3, #5
 8004bf2:	607b      	str	r3, [r7, #4]
 8004bf4:	e010      	b.n	8004c18 <osKernelStart+0x3c>
  }
  else {
    if (KernelState == osKernelReady) {
 8004bf6:	4b0b      	ldr	r3, [pc, #44]	@ (8004c24 <osKernelStart+0x48>)
 8004bf8:	681b      	ldr	r3, [r3, #0]
 8004bfa:	2b01      	cmp	r3, #1
 8004bfc:	d109      	bne.n	8004c12 <osKernelStart+0x36>
      /* Ensure SVC priority is at the reset value */
      SVC_Setup();
 8004bfe:	f7ff ffbf 	bl	8004b80 <SVC_Setup>
      /* Change state to enable IRQ masking check */
      KernelState = osKernelRunning;
 8004c02:	4b08      	ldr	r3, [pc, #32]	@ (8004c24 <osKernelStart+0x48>)
 8004c04:	2202      	movs	r2, #2
 8004c06:	601a      	str	r2, [r3, #0]
      /* Start the kernel scheduler */
      vTaskStartScheduler();
 8004c08:	f001 f8ce 	bl	8005da8 <vTaskStartScheduler>
      stat = osOK;
 8004c0c:	2300      	movs	r3, #0
 8004c0e:	607b      	str	r3, [r7, #4]
 8004c10:	e002      	b.n	8004c18 <osKernelStart+0x3c>
    } else {
      stat = osError;
 8004c12:	f04f 33ff 	mov.w	r3, #4294967295	@ 0xffffffff
 8004c16:	607b      	str	r3, [r7, #4]
    }
  }

  return (stat);
 8004c18:	687b      	ldr	r3, [r7, #4]
}
 8004c1a:	4618      	mov	r0, r3
 8004c1c:	3708      	adds	r7, #8
 8004c1e:	46bd      	mov	sp, r7
 8004c20:	bd80      	pop	{r7, pc}
 8004c22:	bf00      	nop
 8004c24:	2000025c 	.word	0x2000025c

08004c28 <osThreadNew>:
  return (configCPU_CLOCK_HZ);
}

/*---------------------------------------------------------------------------*/

osThreadId_t osThreadNew (osThreadFunc_t func, void *argument, const osThreadAttr_t *attr) {
 8004c28:	b580      	push	{r7, lr}
 8004c2a:	b08e      	sub	sp, #56	@ 0x38
 8004c2c:	af04      	add	r7, sp, #16
 8004c2e:	60f8      	str	r0, [r7, #12]
 8004c30:	60b9      	str	r1, [r7, #8]
 8004c32:	607a      	str	r2, [r7, #4]
  uint32_t stack;
  TaskHandle_t hTask;
  UBaseType_t prio;
  int32_t mem;

  hTask = NULL;
 8004c34:	2300      	movs	r3, #0
 8004c36:	613b      	str	r3, [r7, #16]
  __ASM volatile ("MRS %0, ipsr" : "=r" (result) );
 8004c38:	f3ef 8305 	mrs	r3, IPSR
 8004c3c:	617b      	str	r3, [r7, #20]
  return(result);
 8004c3e:	697b      	ldr	r3, [r7, #20]

  if (!IS_IRQ() && (func != NULL)) {
 8004c40:	2b00      	cmp	r3, #0
 8004c42:	d17e      	bne.n	8004d42 <osThreadNew+0x11a>
 8004c44:	68fb      	ldr	r3, [r7, #12]
 8004c46:	2b00      	cmp	r3, #0
 8004c48:	d07b      	beq.n	8004d42 <osThreadNew+0x11a>
    stack = configMINIMAL_STACK_SIZE;
 8004c4a:	2380      	movs	r3, #128	@ 0x80
 8004c4c:	623b      	str	r3, [r7, #32]
    prio  = (UBaseType_t)osPriorityNormal;
 8004c4e:	2318      	movs	r3, #24
 8004c50:	61fb      	str	r3, [r7, #28]

    name = NULL;
 8004c52:	2300      	movs	r3, #0
 8004c54:	627b      	str	r3, [r7, #36]	@ 0x24
    mem  = -1;
 8004c56:	f04f 33ff 	mov.w	r3, #4294967295	@ 0xffffffff
 8004c5a:	61bb      	str	r3, [r7, #24]

    if (attr != NULL) {
 8004c5c:	687b      	ldr	r3, [r7, #4]
 8004c5e:	2b00      	cmp	r3, #0
 8004c60:	d045      	beq.n	8004cee <osThreadNew+0xc6>
      if (attr->name != NULL) {
 8004c62:	687b      	ldr	r3, [r7, #4]
 8004c64:	681b      	ldr	r3, [r3, #0]
 8004c66:	2b00      	cmp	r3, #0
 8004c68:	d002      	beq.n	8004c70 <osThreadNew+0x48>
        name = attr->name;
 8004c6a:	687b      	ldr	r3, [r7, #4]
 8004c6c:	681b      	ldr	r3, [r3, #0]
 8004c6e:	627b      	str	r3, [r7, #36]	@ 0x24
      }
      if (attr->priority != osPriorityNone) {
 8004c70:	687b      	ldr	r3, [r7, #4]
 8004c72:	699b      	ldr	r3, [r3, #24]
 8004c74:	2b00      	cmp	r3, #0
 8004c76:	d002      	beq.n	8004c7e <osThreadNew+0x56>
        prio = (UBaseType_t)attr->priority;
 8004c78:	687b      	ldr	r3, [r7, #4]
 8004c7a:	699b      	ldr	r3, [r3, #24]
 8004c7c:	61fb      	str	r3, [r7, #28]
      }

      if ((prio < osPriorityIdle) || (prio > osPriorityISR) || ((attr->attr_bits & osThreadJoinable) == osThreadJoinable)) {
 8004c7e:	69fb      	ldr	r3, [r7, #28]
 8004c80:	2b00      	cmp	r3, #0
 8004c82:	d008      	beq.n	8004c96 <osThreadNew+0x6e>
 8004c84:	69fb      	ldr	r3, [r7, #28]
 8004c86:	2b38      	cmp	r3, #56	@ 0x38
 8004c88:	d805      	bhi.n	8004c96 <osThreadNew+0x6e>
 8004c8a:	687b      	ldr	r3, [r7, #4]
 8004c8c:	685b      	ldr	r3, [r3, #4]
 8004c8e:	f003 0301 	and.w	r3, r3, #1
 8004c92:	2b00      	cmp	r3, #0
 8004c94:	d001      	beq.n	8004c9a <osThreadNew+0x72>
        return (NULL);
 8004c96:	2300      	movs	r3, #0
 8004c98:	e054      	b.n	8004d44 <osThreadNew+0x11c>
      }

      if (attr->stack_size > 0U) {
 8004c9a:	687b      	ldr	r3, [r7, #4]
 8004c9c:	695b      	ldr	r3, [r3, #20]
 8004c9e:	2b00      	cmp	r3, #0
 8004ca0:	d003      	beq.n	8004caa <osThreadNew+0x82>
        /* In FreeRTOS stack is not in bytes, but in sizeof(StackType_t) which is 4 on ARM ports.       */
        /* Stack size should be therefore 4 byte aligned in order to avoid division caused side effects */
        stack = attr->stack_size / sizeof(StackType_t);
 8004ca2:	687b      	ldr	r3, [r7, #4]
 8004ca4:	695b      	ldr	r3, [r3, #20]
 8004ca6:	089b      	lsrs	r3, r3, #2
 8004ca8:	623b      	str	r3, [r7, #32]
      }

      if ((attr->cb_mem    != NULL) && (attr->cb_size    >= sizeof(StaticTask_t)) &&
 8004caa:	687b      	ldr	r3, [r7, #4]
 8004cac:	689b      	ldr	r3, [r3, #8]
 8004cae:	2b00      	cmp	r3, #0
 8004cb0:	d00e      	beq.n	8004cd0 <osThreadNew+0xa8>
 8004cb2:	687b      	ldr	r3, [r7, #4]
 8004cb4:	68db      	ldr	r3, [r3, #12]
 8004cb6:	2ba7      	cmp	r3, #167	@ 0xa7
 8004cb8:	d90a      	bls.n	8004cd0 <osThreadNew+0xa8>
          (attr->stack_mem != NULL) && (attr->stack_size >  0U)) {
 8004cba:	687b      	ldr	r3, [r7, #4]
 8004cbc:	691b      	ldr	r3, [r3, #16]
      if ((attr->cb_mem    != NULL) && (attr->cb_size    >= sizeof(StaticTask_t)) &&
 8004cbe:	2b00      	cmp	r3, #0
 8004cc0:	d006      	beq.n	8004cd0 <osThreadNew+0xa8>
          (attr->stack_mem != NULL) && (attr->stack_size >  0U)) {
 8004cc2:	687b      	ldr	r3, [r7, #4]
 8004cc4:	695b      	ldr	r3, [r3, #20]
 8004cc6:	2b00      	cmp	r3, #0
 8004cc8:	d002      	beq.n	8004cd0 <osThreadNew+0xa8>
        mem = 1;
 8004cca:	2301      	movs	r3, #1
 8004ccc:	61bb      	str	r3, [r7, #24]
 8004cce:	e010      	b.n	8004cf2 <osThreadNew+0xca>
      }
      else {
        if ((attr->cb_mem == NULL) && (attr->cb_size == 0U) && (attr->stack_mem == NULL)) {
 8004cd0:	687b      	ldr	r3, [r7, #4]
 8004cd2:	689b      	ldr	r3, [r3, #8]
 8004cd4:	2b00      	cmp	r3, #0
 8004cd6:	d10c      	bne.n	8004cf2 <osThreadNew+0xca>
 8004cd8:	687b      	ldr	r3, [r7, #4]
 8004cda:	68db      	ldr	r3, [r3, #12]
 8004cdc:	2b00      	cmp	r3, #0
 8004cde:	d108      	bne.n	8004cf2 <osThreadNew+0xca>
 8004ce0:	687b      	ldr	r3, [r7, #4]
 8004ce2:	691b      	ldr	r3, [r3, #16]
 8004ce4:	2b00      	cmp	r3, #0
 8004ce6:	d104      	bne.n	8004cf2 <osThreadNew+0xca>
          mem = 0;
 8004ce8:	2300      	movs	r3, #0
 8004cea:	61bb      	str	r3, [r7, #24]
 8004cec:	e001      	b.n	8004cf2 <osThreadNew+0xca>
        }
      }
    }
    else {
      mem = 0;
 8004cee:	2300      	movs	r3, #0
 8004cf0:	61bb      	str	r3, [r7, #24]
    }

    if (mem == 1) {
 8004cf2:	69bb      	ldr	r3, [r7, #24]
 8004cf4:	2b01      	cmp	r3, #1
 8004cf6:	d110      	bne.n	8004d1a <osThreadNew+0xf2>
      #if (configSUPPORT_STATIC_ALLOCATION == 1)
        hTask = xTaskCreateStatic ((TaskFunction_t)func, name, stack, argument, prio, (StackType_t  *)attr->stack_mem,
 8004cf8:	687b      	ldr	r3, [r7, #4]
 8004cfa:	691b      	ldr	r3, [r3, #16]
                                                                                      (StaticTask_t *)attr->cb_mem);
 8004cfc:	687a      	ldr	r2, [r7, #4]
 8004cfe:	6892      	ldr	r2, [r2, #8]
        hTask = xTaskCreateStatic ((TaskFunction_t)func, name, stack, argument, prio, (StackType_t  *)attr->stack_mem,
 8004d00:	9202      	str	r2, [sp, #8]
 8004d02:	9301      	str	r3, [sp, #4]
 8004d04:	69fb      	ldr	r3, [r7, #28]
 8004d06:	9300      	str	r3, [sp, #0]
 8004d08:	68bb      	ldr	r3, [r7, #8]
 8004d0a:	6a3a      	ldr	r2, [r7, #32]
 8004d0c:	6a79      	ldr	r1, [r7, #36]	@ 0x24
 8004d0e:	68f8      	ldr	r0, [r7, #12]
 8004d10:	f000 fe56 	bl	80059c0 <xTaskCreateStatic>
 8004d14:	4603      	mov	r3, r0
 8004d16:	613b      	str	r3, [r7, #16]
 8004d18:	e013      	b.n	8004d42 <osThreadNew+0x11a>
      #endif
    }
    else {
      if (mem == 0) {
 8004d1a:	69bb      	ldr	r3, [r7, #24]
 8004d1c:	2b00      	cmp	r3, #0
 8004d1e:	d110      	bne.n	8004d42 <osThreadNew+0x11a>
        #if (configSUPPORT_DYNAMIC_ALLOCATION == 1)
          if (xTaskCreate ((TaskFunction_t)func, name, (uint16_t)stack, argument, prio, &hTask) != pdPASS) {
 8004d20:	6a3b      	ldr	r3, [r7, #32]
 8004d22:	b29a      	uxth	r2, r3
 8004d24:	f107 0310 	add.w	r3, r7, #16
 8004d28:	9301      	str	r3, [sp, #4]
 8004d2a:	69fb      	ldr	r3, [r7, #28]
 8004d2c:	9300      	str	r3, [sp, #0]
 8004d2e:	68bb      	ldr	r3, [r7, #8]
 8004d30:	6a79      	ldr	r1, [r7, #36]	@ 0x24
 8004d32:	68f8      	ldr	r0, [r7, #12]
 8004d34:	f000 fea4 	bl	8005a80 <xTaskCreate>
 8004d38:	4603      	mov	r3, r0
 8004d3a:	2b01      	cmp	r3, #1
 8004d3c:	d001      	beq.n	8004d42 <osThreadNew+0x11a>
            hTask = NULL;
 8004d3e:	2300      	movs	r3, #0
 8004d40:	613b      	str	r3, [r7, #16]
        #endif
      }
    }
  }

  return ((osThreadId_t)hTask);
 8004d42:	693b      	ldr	r3, [r7, #16]
}
 8004d44:	4618      	mov	r0, r3
 8004d46:	3728      	adds	r7, #40	@ 0x28
 8004d48:	46bd      	mov	sp, r7
 8004d4a:	bd80      	pop	{r7, pc}

08004d4c <osDelay>:
  /* Return flags before clearing */
  return (rflags);
}
#endif /* (configUSE_OS2_THREAD_FLAGS == 1) */

osStatus_t osDelay (uint32_t ticks) {
 8004d4c:	b580      	push	{r7, lr}
 8004d4e:	b084      	sub	sp, #16
 8004d50:	af00      	add	r7, sp, #0
 8004d52:	6078      	str	r0, [r7, #4]
  __ASM volatile ("MRS %0, ipsr" : "=r" (result) );
 8004d54:	f3ef 8305 	mrs	r3, IPSR
 8004d58:	60bb      	str	r3, [r7, #8]
  return(result);
 8004d5a:	68bb      	ldr	r3, [r7, #8]
  osStatus_t stat;

  if (IS_IRQ()) {
 8004d5c:	2b00      	cmp	r3, #0
 8004d5e:	d003      	beq.n	8004d68 <osDelay+0x1c>
    stat = osErrorISR;
 8004d60:	f06f 0305 	mvn.w	r3, #5
 8004d64:	60fb      	str	r3, [r7, #12]
 8004d66:	e007      	b.n	8004d78 <osDelay+0x2c>
  }
  else {
    stat = osOK;
 8004d68:	2300      	movs	r3, #0
 8004d6a:	60fb      	str	r3, [r7, #12]

    if (ticks != 0U) {
 8004d6c:	687b      	ldr	r3, [r7, #4]
 8004d6e:	2b00      	cmp	r3, #0
 8004d70:	d002      	beq.n	8004d78 <osDelay+0x2c>
      vTaskDelay(ticks);
 8004d72:	6878      	ldr	r0, [r7, #4]
 8004d74:	f000 ffe2 	bl	8005d3c <vTaskDelay>
    }
  }

  return (stat);
 8004d78:	68fb      	ldr	r3, [r7, #12]
}
 8004d7a:	4618      	mov	r0, r3
 8004d7c:	3710      	adds	r7, #16
 8004d7e:	46bd      	mov	sp, r7
 8004d80:	bd80      	pop	{r7, pc}
	...

08004d84 <vApplicationGetIdleTaskMemory>:

/*
  vApplicationGetIdleTaskMemory gets called when configSUPPORT_STATIC_ALLOCATION
  equals to 1 and is required for static memory allocation support.
*/
__WEAK void vApplicationGetIdleTaskMemory (StaticTask_t **ppxIdleTaskTCBBuffer, StackType_t **ppxIdleTaskStackBuffer, uint32_t *pulIdleTaskStackSize) {
 8004d84:	b480      	push	{r7}
 8004d86:	b085      	sub	sp, #20
 8004d88:	af00      	add	r7, sp, #0
 8004d8a:	60f8      	str	r0, [r7, #12]
 8004d8c:	60b9      	str	r1, [r7, #8]
 8004d8e:	607a      	str	r2, [r7, #4]
  /* Idle task control block and stack */
  static StaticTask_t Idle_TCB;
  static StackType_t  Idle_Stack[configMINIMAL_STACK_SIZE];

  *ppxIdleTaskTCBBuffer   = &Idle_TCB;
 8004d90:	68fb      	ldr	r3, [r7, #12]
 8004d92:	4a07      	ldr	r2, [pc, #28]	@ (8004db0 <vApplicationGetIdleTaskMemory+0x2c>)
 8004d94:	601a      	str	r2, [r3, #0]
  *ppxIdleTaskStackBuffer = &Idle_Stack[0];
 8004d96:	68bb      	ldr	r3, [r7, #8]
 8004d98:	4a06      	ldr	r2, [pc, #24]	@ (8004db4 <vApplicationGetIdleTaskMemory+0x30>)
 8004d9a:	601a      	str	r2, [r3, #0]
  *pulIdleTaskStackSize   = (uint32_t)configMINIMAL_STACK_SIZE;
 8004d9c:	687b      	ldr	r3, [r7, #4]
 8004d9e:	2280      	movs	r2, #128	@ 0x80
 8004da0:	601a      	str	r2, [r3, #0]
}
 8004da2:	bf00      	nop
 8004da4:	3714      	adds	r7, #20
 8004da6:	46bd      	mov	sp, r7
 8004da8:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004dac:	4770      	bx	lr
 8004dae:	bf00      	nop
 8004db0:	20000260 	.word	0x20000260
 8004db4:	20000308 	.word	0x20000308

08004db8 <vApplicationGetTimerTaskMemory>:

/*
  vApplicationGetTimerTaskMemory gets called when configSUPPORT_STATIC_ALLOCATION
  equals to 1 and is required for static memory allocation support.
*/
__WEAK void vApplicationGetTimerTaskMemory (StaticTask_t **ppxTimerTaskTCBBuffer, StackType_t **ppxTimerTaskStackBuffer, uint32_t *pulTimerTaskStackSize) {
 8004db8:	b480      	push	{r7}
 8004dba:	b085      	sub	sp, #20
 8004dbc:	af00      	add	r7, sp, #0
 8004dbe:	60f8      	str	r0, [r7, #12]
 8004dc0:	60b9      	str	r1, [r7, #8]
 8004dc2:	607a      	str	r2, [r7, #4]
  /* Timer task control block and stack */
  static StaticTask_t Timer_TCB;
  static StackType_t  Timer_Stack[configTIMER_TASK_STACK_DEPTH];

  *ppxTimerTaskTCBBuffer   = &Timer_TCB;
 8004dc4:	68fb      	ldr	r3, [r7, #12]
 8004dc6:	4a07      	ldr	r2, [pc, #28]	@ (8004de4 <vApplicationGetTimerTaskMemory+0x2c>)
 8004dc8:	601a      	str	r2, [r3, #0]
  *ppxTimerTaskStackBuffer = &Timer_Stack[0];
 8004dca:	68bb      	ldr	r3, [r7, #8]
 8004dcc:	4a06      	ldr	r2, [pc, #24]	@ (8004de8 <vApplicationGetTimerTaskMemory+0x30>)
 8004dce:	601a      	str	r2, [r3, #0]
  *pulTimerTaskStackSize   = (uint32_t)configTIMER_TASK_STACK_DEPTH;
 8004dd0:	687b      	ldr	r3, [r7, #4]
 8004dd2:	f44f 7280 	mov.w	r2, #256	@ 0x100
 8004dd6:	601a      	str	r2, [r3, #0]
}
 8004dd8:	bf00      	nop
 8004dda:	3714      	adds	r7, #20
 8004ddc:	46bd      	mov	sp, r7
 8004dde:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004de2:	4770      	bx	lr
 8004de4:	20000508 	.word	0x20000508
 8004de8:	200005b0 	.word	0x200005b0

08004dec <vListInitialise>:
/*-----------------------------------------------------------
 * PUBLIC LIST API documented in list.h
 *----------------------------------------------------------*/

void vListInitialise( List_t * const pxList )
{
 8004dec:	b480      	push	{r7}
 8004dee:	b083      	sub	sp, #12
 8004df0:	af00      	add	r7, sp, #0
 8004df2:	6078      	str	r0, [r7, #4]
	/* The list structure contains a list item which is used to mark the
	end of the list.  To initialise the list the list end is inserted
	as the only list entry. */
	pxList->pxIndex = ( ListItem_t * ) &( pxList->xListEnd );			/*lint !e826 !e740 !e9087 The mini list structure is used as the list end to save RAM.  This is checked and valid. */
 8004df4:	687b      	ldr	r3, [r7, #4]
 8004df6:	f103 0208 	add.w	r2, r3, #8
 8004dfa:	687b      	ldr	r3, [r7, #4]
 8004dfc:	605a      	str	r2, [r3, #4]

	/* The list end value is the highest possible value in the list to
	ensure it remains at the end of the list. */
	pxList->xListEnd.xItemValue = portMAX_DELAY;
 8004dfe:	687b      	ldr	r3, [r7, #4]
 8004e00:	f04f 32ff 	mov.w	r2, #4294967295	@ 0xffffffff
 8004e04:	609a      	str	r2, [r3, #8]

	/* The list end next and previous pointers point to itself so we know
	when the list is empty. */
	pxList->xListEnd.pxNext = ( ListItem_t * ) &( pxList->xListEnd );	/*lint !e826 !e740 !e9087 The mini list structure is used as the list end to save RAM.  This is checked and valid. */
 8004e06:	687b      	ldr	r3, [r7, #4]
 8004e08:	f103 0208 	add.w	r2, r3, #8
 8004e0c:	687b      	ldr	r3, [r7, #4]
 8004e0e:	60da      	str	r2, [r3, #12]
	pxList->xListEnd.pxPrevious = ( ListItem_t * ) &( pxList->xListEnd );/*lint !e826 !e740 !e9087 The mini list structure is used as the list end to save RAM.  This is checked and valid. */
 8004e10:	687b      	ldr	r3, [r7, #4]
 8004e12:	f103 0208 	add.w	r2, r3, #8
 8004e16:	687b      	ldr	r3, [r7, #4]
 8004e18:	611a      	str	r2, [r3, #16]

	pxList->uxNumberOfItems = ( UBaseType_t ) 0U;
 8004e1a:	687b      	ldr	r3, [r7, #4]
 8004e1c:	2200      	movs	r2, #0
 8004e1e:	601a      	str	r2, [r3, #0]

	/* Write known values into the list if
	configUSE_LIST_DATA_INTEGRITY_CHECK_BYTES is set to 1. */
	listSET_LIST_INTEGRITY_CHECK_1_VALUE( pxList );
	listSET_LIST_INTEGRITY_CHECK_2_VALUE( pxList );
}
 8004e20:	bf00      	nop
 8004e22:	370c      	adds	r7, #12
 8004e24:	46bd      	mov	sp, r7
 8004e26:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004e2a:	4770      	bx	lr

08004e2c <vListInitialiseItem>:
/*-----------------------------------------------------------*/

void vListInitialiseItem( ListItem_t * const pxItem )
{
 8004e2c:	b480      	push	{r7}
 8004e2e:	b083      	sub	sp, #12
 8004e30:	af00      	add	r7, sp, #0
 8004e32:	6078      	str	r0, [r7, #4]
	/* Make sure the list item is not recorded as being on a list. */
	pxItem->pxContainer = NULL;
 8004e34:	687b      	ldr	r3, [r7, #4]
 8004e36:	2200      	movs	r2, #0
 8004e38:	611a      	str	r2, [r3, #16]

	/* Write known values into the list item if
	configUSE_LIST_DATA_INTEGRITY_CHECK_BYTES is set to 1. */
	listSET_FIRST_LIST_ITEM_INTEGRITY_CHECK_VALUE( pxItem );
	listSET_SECOND_LIST_ITEM_INTEGRITY_CHECK_VALUE( pxItem );
}
 8004e3a:	bf00      	nop
 8004e3c:	370c      	adds	r7, #12
 8004e3e:	46bd      	mov	sp, r7
 8004e40:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004e44:	4770      	bx	lr

08004e46 <vListInsertEnd>:
/*-----------------------------------------------------------*/

void vListInsertEnd( List_t * const pxList, ListItem_t * const pxNewListItem )
{
 8004e46:	b480      	push	{r7}
 8004e48:	b085      	sub	sp, #20
 8004e4a:	af00      	add	r7, sp, #0
 8004e4c:	6078      	str	r0, [r7, #4]
 8004e4e:	6039      	str	r1, [r7, #0]
ListItem_t * const pxIndex = pxList->pxIndex;
 8004e50:	687b      	ldr	r3, [r7, #4]
 8004e52:	685b      	ldr	r3, [r3, #4]
 8004e54:	60fb      	str	r3, [r7, #12]
	listTEST_LIST_ITEM_INTEGRITY( pxNewListItem );

	/* Insert a new list item into pxList, but rather than sort the list,
	makes the new list item the last item to be removed by a call to
	listGET_OWNER_OF_NEXT_ENTRY(). */
	pxNewListItem->pxNext = pxIndex;
 8004e56:	683b      	ldr	r3, [r7, #0]
 8004e58:	68fa      	ldr	r2, [r7, #12]
 8004e5a:	605a      	str	r2, [r3, #4]
	pxNewListItem->pxPrevious = pxIndex->pxPrevious;
 8004e5c:	68fb      	ldr	r3, [r7, #12]
 8004e5e:	689a      	ldr	r2, [r3, #8]
 8004e60:	683b      	ldr	r3, [r7, #0]
 8004e62:	609a      	str	r2, [r3, #8]

	/* Only used during decision coverage testing. */
	mtCOVERAGE_TEST_DELAY();

	pxIndex->pxPrevious->pxNext = pxNewListItem;
 8004e64:	68fb      	ldr	r3, [r7, #12]
 8004e66:	689b      	ldr	r3, [r3, #8]
 8004e68:	683a      	ldr	r2, [r7, #0]
 8004e6a:	605a      	str	r2, [r3, #4]
	pxIndex->pxPrevious = pxNewListItem;
 8004e6c:	68fb      	ldr	r3, [r7, #12]
 8004e6e:	683a      	ldr	r2, [r7, #0]
 8004e70:	609a      	str	r2, [r3, #8]

	/* Remember which list the item is in. */
	pxNewListItem->pxContainer = pxList;
 8004e72:	683b      	ldr	r3, [r7, #0]
 8004e74:	687a      	ldr	r2, [r7, #4]
 8004e76:	611a      	str	r2, [r3, #16]

	( pxList->uxNumberOfItems )++;
 8004e78:	687b      	ldr	r3, [r7, #4]
 8004e7a:	681b      	ldr	r3, [r3, #0]
 8004e7c:	1c5a      	adds	r2, r3, #1
 8004e7e:	687b      	ldr	r3, [r7, #4]
 8004e80:	601a      	str	r2, [r3, #0]
}
 8004e82:	bf00      	nop
 8004e84:	3714      	adds	r7, #20
 8004e86:	46bd      	mov	sp, r7
 8004e88:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004e8c:	4770      	bx	lr

08004e8e <vListInsert>:
/*-----------------------------------------------------------*/

void vListInsert( List_t * const pxList, ListItem_t * const pxNewListItem )
{
 8004e8e:	b480      	push	{r7}
 8004e90:	b085      	sub	sp, #20
 8004e92:	af00      	add	r7, sp, #0
 8004e94:	6078      	str	r0, [r7, #4]
 8004e96:	6039      	str	r1, [r7, #0]
ListItem_t *pxIterator;
const TickType_t xValueOfInsertion = pxNewListItem->xItemValue;
 8004e98:	683b      	ldr	r3, [r7, #0]
 8004e9a:	681b      	ldr	r3, [r3, #0]
 8004e9c:	60bb      	str	r3, [r7, #8]
	new list item should be placed after it.  This ensures that TCBs which are
	stored in ready lists (all of which have the same xItemValue value) get a
	share of the CPU.  However, if the xItemValue is the same as the back marker
	the iteration loop below will not end.  Therefore the value is checked
	first, and the algorithm slightly modified if necessary. */
	if( xValueOfInsertion == portMAX_DELAY )
 8004e9e:	68bb      	ldr	r3, [r7, #8]
 8004ea0:	f1b3 3fff 	cmp.w	r3, #4294967295	@ 0xffffffff
 8004ea4:	d103      	bne.n	8004eae <vListInsert+0x20>
	{
		pxIterator = pxList->xListEnd.pxPrevious;
 8004ea6:	687b      	ldr	r3, [r7, #4]
 8004ea8:	691b      	ldr	r3, [r3, #16]
 8004eaa:	60fb      	str	r3, [r7, #12]
 8004eac:	e00c      	b.n	8004ec8 <vListInsert+0x3a>
			4) Using a queue or semaphore before it has been initialised or
			   before the scheduler has been started (are interrupts firing
			   before vTaskStartScheduler() has been called?).
		**********************************************************************/

		for( pxIterator = ( ListItem_t * ) &( pxList->xListEnd ); pxIterator->pxNext->xItemValue <= xValueOfInsertion; pxIterator = pxIterator->pxNext ) /*lint !e826 !e740 !e9087 The mini list structure is used as the list end to save RAM.  This is checked and valid. *//*lint !e440 The iterator moves to a different value, not xValueOfInsertion. */
 8004eae:	687b      	ldr	r3, [r7, #4]
 8004eb0:	3308      	adds	r3, #8
 8004eb2:	60fb      	str	r3, [r7, #12]
 8004eb4:	e002      	b.n	8004ebc <vListInsert+0x2e>
 8004eb6:	68fb      	ldr	r3, [r7, #12]
 8004eb8:	685b      	ldr	r3, [r3, #4]
 8004eba:	60fb      	str	r3, [r7, #12]
 8004ebc:	68fb      	ldr	r3, [r7, #12]
 8004ebe:	685b      	ldr	r3, [r3, #4]
 8004ec0:	681b      	ldr	r3, [r3, #0]
 8004ec2:	68ba      	ldr	r2, [r7, #8]
 8004ec4:	429a      	cmp	r2, r3
 8004ec6:	d2f6      	bcs.n	8004eb6 <vListInsert+0x28>
			/* There is nothing to do here, just iterating to the wanted
			insertion position. */
		}
	}

	pxNewListItem->pxNext = pxIterator->pxNext;
 8004ec8:	68fb      	ldr	r3, [r7, #12]
 8004eca:	685a      	ldr	r2, [r3, #4]
 8004ecc:	683b      	ldr	r3, [r7, #0]
 8004ece:	605a      	str	r2, [r3, #4]
	pxNewListItem->pxNext->pxPrevious = pxNewListItem;
 8004ed0:	683b      	ldr	r3, [r7, #0]
 8004ed2:	685b      	ldr	r3, [r3, #4]
 8004ed4:	683a      	ldr	r2, [r7, #0]
 8004ed6:	609a      	str	r2, [r3, #8]
	pxNewListItem->pxPrevious = pxIterator;
 8004ed8:	683b      	ldr	r3, [r7, #0]
 8004eda:	68fa      	ldr	r2, [r7, #12]
 8004edc:	609a      	str	r2, [r3, #8]
	pxIterator->pxNext = pxNewListItem;
 8004ede:	68fb      	ldr	r3, [r7, #12]
 8004ee0:	683a      	ldr	r2, [r7, #0]
 8004ee2:	605a      	str	r2, [r3, #4]

	/* Remember which list the item is in.  This allows fast removal of the
	item later. */
	pxNewListItem->pxContainer = pxList;
 8004ee4:	683b      	ldr	r3, [r7, #0]
 8004ee6:	687a      	ldr	r2, [r7, #4]
 8004ee8:	611a      	str	r2, [r3, #16]

	( pxList->uxNumberOfItems )++;
 8004eea:	687b      	ldr	r3, [r7, #4]
 8004eec:	681b      	ldr	r3, [r3, #0]
 8004eee:	1c5a      	adds	r2, r3, #1
 8004ef0:	687b      	ldr	r3, [r7, #4]
 8004ef2:	601a      	str	r2, [r3, #0]
}
 8004ef4:	bf00      	nop
 8004ef6:	3714      	adds	r7, #20
 8004ef8:	46bd      	mov	sp, r7
 8004efa:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004efe:	4770      	bx	lr

08004f00 <uxListRemove>:
/*-----------------------------------------------------------*/

UBaseType_t uxListRemove( ListItem_t * const pxItemToRemove )
{
 8004f00:	b480      	push	{r7}
 8004f02:	b085      	sub	sp, #20
 8004f04:	af00      	add	r7, sp, #0
 8004f06:	6078      	str	r0, [r7, #4]
/* The list item knows which list it is in.  Obtain the list from the list
item. */
List_t * const pxList = pxItemToRemove->pxContainer;
 8004f08:	687b      	ldr	r3, [r7, #4]
 8004f0a:	691b      	ldr	r3, [r3, #16]
 8004f0c:	60fb      	str	r3, [r7, #12]

	pxItemToRemove->pxNext->pxPrevious = pxItemToRemove->pxPrevious;
 8004f0e:	687b      	ldr	r3, [r7, #4]
 8004f10:	685b      	ldr	r3, [r3, #4]
 8004f12:	687a      	ldr	r2, [r7, #4]
 8004f14:	6892      	ldr	r2, [r2, #8]
 8004f16:	609a      	str	r2, [r3, #8]
	pxItemToRemove->pxPrevious->pxNext = pxItemToRemove->pxNext;
 8004f18:	687b      	ldr	r3, [r7, #4]
 8004f1a:	689b      	ldr	r3, [r3, #8]
 8004f1c:	687a      	ldr	r2, [r7, #4]
 8004f1e:	6852      	ldr	r2, [r2, #4]
 8004f20:	605a      	str	r2, [r3, #4]

	/* Only used during decision coverage testing. */
	mtCOVERAGE_TEST_DELAY();

	/* Make sure the index is left pointing to a valid item. */
	if( pxList->pxIndex == pxItemToRemove )
 8004f22:	68fb      	ldr	r3, [r7, #12]
 8004f24:	685b      	ldr	r3, [r3, #4]
 8004f26:	687a      	ldr	r2, [r7, #4]
 8004f28:	429a      	cmp	r2, r3
 8004f2a:	d103      	bne.n	8004f34 <uxListRemove+0x34>
	{
		pxList->pxIndex = pxItemToRemove->pxPrevious;
 8004f2c:	687b      	ldr	r3, [r7, #4]
 8004f2e:	689a      	ldr	r2, [r3, #8]
 8004f30:	68fb      	ldr	r3, [r7, #12]
 8004f32:	605a      	str	r2, [r3, #4]
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}

	pxItemToRemove->pxContainer = NULL;
 8004f34:	687b      	ldr	r3, [r7, #4]
 8004f36:	2200      	movs	r2, #0
 8004f38:	611a      	str	r2, [r3, #16]
	( pxList->uxNumberOfItems )--;
 8004f3a:	68fb      	ldr	r3, [r7, #12]
 8004f3c:	681b      	ldr	r3, [r3, #0]
 8004f3e:	1e5a      	subs	r2, r3, #1
 8004f40:	68fb      	ldr	r3, [r7, #12]
 8004f42:	601a      	str	r2, [r3, #0]

	return pxList->uxNumberOfItems;
 8004f44:	68fb      	ldr	r3, [r7, #12]
 8004f46:	681b      	ldr	r3, [r3, #0]
}
 8004f48:	4618      	mov	r0, r3
 8004f4a:	3714      	adds	r7, #20
 8004f4c:	46bd      	mov	sp, r7
 8004f4e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004f52:	4770      	bx	lr

08004f54 <xQueueGenericReset>:
	}														\
	taskEXIT_CRITICAL()
/*-----------------------------------------------------------*/

BaseType_t xQueueGenericReset( QueueHandle_t xQueue, BaseType_t xNewQueue )
{
 8004f54:	b580      	push	{r7, lr}
 8004f56:	b084      	sub	sp, #16
 8004f58:	af00      	add	r7, sp, #0
 8004f5a:	6078      	str	r0, [r7, #4]
 8004f5c:	6039      	str	r1, [r7, #0]
Queue_t * const pxQueue = xQueue;
 8004f5e:	687b      	ldr	r3, [r7, #4]
 8004f60:	60fb      	str	r3, [r7, #12]

	configASSERT( pxQueue );
 8004f62:	68fb      	ldr	r3, [r7, #12]
 8004f64:	2b00      	cmp	r3, #0
 8004f66:	d10b      	bne.n	8004f80 <xQueueGenericReset+0x2c>

portFORCE_INLINE static void vPortRaiseBASEPRI( void )
{
uint32_t ulNewBASEPRI;

	__asm volatile
 8004f68:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8004f6c:	f383 8811 	msr	BASEPRI, r3
 8004f70:	f3bf 8f6f 	isb	sy
 8004f74:	f3bf 8f4f 	dsb	sy
 8004f78:	60bb      	str	r3, [r7, #8]
		"	msr basepri, %0											\n" \
		"	isb														\n" \
		"	dsb														\n" \
		:"=r" (ulNewBASEPRI) : "i" ( configMAX_SYSCALL_INTERRUPT_PRIORITY ) : "memory"
	);
}
 8004f7a:	bf00      	nop
 8004f7c:	bf00      	nop
 8004f7e:	e7fd      	b.n	8004f7c <xQueueGenericReset+0x28>

	taskENTER_CRITICAL();
 8004f80:	f002 f8e2 	bl	8007148 <vPortEnterCritical>
	{
		pxQueue->u.xQueue.pcTail = pxQueue->pcHead + ( pxQueue->uxLength * pxQueue->uxItemSize ); /*lint !e9016 Pointer arithmetic allowed on char types, especially when it assists conveying intent. */
 8004f84:	68fb      	ldr	r3, [r7, #12]
 8004f86:	681a      	ldr	r2, [r3, #0]
 8004f88:	68fb      	ldr	r3, [r7, #12]
 8004f8a:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8004f8c:	68f9      	ldr	r1, [r7, #12]
 8004f8e:	6c09      	ldr	r1, [r1, #64]	@ 0x40
 8004f90:	fb01 f303 	mul.w	r3, r1, r3
 8004f94:	441a      	add	r2, r3
 8004f96:	68fb      	ldr	r3, [r7, #12]
 8004f98:	609a      	str	r2, [r3, #8]
		pxQueue->uxMessagesWaiting = ( UBaseType_t ) 0U;
 8004f9a:	68fb      	ldr	r3, [r7, #12]
 8004f9c:	2200      	movs	r2, #0
 8004f9e:	639a      	str	r2, [r3, #56]	@ 0x38
		pxQueue->pcWriteTo = pxQueue->pcHead;
 8004fa0:	68fb      	ldr	r3, [r7, #12]
 8004fa2:	681a      	ldr	r2, [r3, #0]
 8004fa4:	68fb      	ldr	r3, [r7, #12]
 8004fa6:	605a      	str	r2, [r3, #4]
		pxQueue->u.xQueue.pcReadFrom = pxQueue->pcHead + ( ( pxQueue->uxLength - 1U ) * pxQueue->uxItemSize ); /*lint !e9016 Pointer arithmetic allowed on char types, especially when it assists conveying intent. */
 8004fa8:	68fb      	ldr	r3, [r7, #12]
 8004faa:	681a      	ldr	r2, [r3, #0]
 8004fac:	68fb      	ldr	r3, [r7, #12]
 8004fae:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8004fb0:	3b01      	subs	r3, #1
 8004fb2:	68f9      	ldr	r1, [r7, #12]
 8004fb4:	6c09      	ldr	r1, [r1, #64]	@ 0x40
 8004fb6:	fb01 f303 	mul.w	r3, r1, r3
 8004fba:	441a      	add	r2, r3
 8004fbc:	68fb      	ldr	r3, [r7, #12]
 8004fbe:	60da      	str	r2, [r3, #12]
		pxQueue->cRxLock = queueUNLOCKED;
 8004fc0:	68fb      	ldr	r3, [r7, #12]
 8004fc2:	22ff      	movs	r2, #255	@ 0xff
 8004fc4:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
		pxQueue->cTxLock = queueUNLOCKED;
 8004fc8:	68fb      	ldr	r3, [r7, #12]
 8004fca:	22ff      	movs	r2, #255	@ 0xff
 8004fcc:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45

		if( xNewQueue == pdFALSE )
 8004fd0:	683b      	ldr	r3, [r7, #0]
 8004fd2:	2b00      	cmp	r3, #0
 8004fd4:	d114      	bne.n	8005000 <xQueueGenericReset+0xac>
			/* If there are tasks blocked waiting to read from the queue, then
			the tasks will remain blocked as after this function exits the queue
			will still be empty.  If there are tasks blocked waiting to write to
			the queue, then one should be unblocked as after this function exits
			it will be possible to write to it. */
			if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToSend ) ) == pdFALSE )
 8004fd6:	68fb      	ldr	r3, [r7, #12]
 8004fd8:	691b      	ldr	r3, [r3, #16]
 8004fda:	2b00      	cmp	r3, #0
 8004fdc:	d01a      	beq.n	8005014 <xQueueGenericReset+0xc0>
			{
				if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToSend ) ) != pdFALSE )
 8004fde:	68fb      	ldr	r3, [r7, #12]
 8004fe0:	3310      	adds	r3, #16
 8004fe2:	4618      	mov	r0, r3
 8004fe4:	f001 f97e 	bl	80062e4 <xTaskRemoveFromEventList>
 8004fe8:	4603      	mov	r3, r0
 8004fea:	2b00      	cmp	r3, #0
 8004fec:	d012      	beq.n	8005014 <xQueueGenericReset+0xc0>
				{
					queueYIELD_IF_USING_PREEMPTION();
 8004fee:	4b0d      	ldr	r3, [pc, #52]	@ (8005024 <xQueueGenericReset+0xd0>)
 8004ff0:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 8004ff4:	601a      	str	r2, [r3, #0]
 8004ff6:	f3bf 8f4f 	dsb	sy
 8004ffa:	f3bf 8f6f 	isb	sy
 8004ffe:	e009      	b.n	8005014 <xQueueGenericReset+0xc0>
			}
		}
		else
		{
			/* Ensure the event queues start in the correct state. */
			vListInitialise( &( pxQueue->xTasksWaitingToSend ) );
 8005000:	68fb      	ldr	r3, [r7, #12]
 8005002:	3310      	adds	r3, #16
 8005004:	4618      	mov	r0, r3
 8005006:	f7ff fef1 	bl	8004dec <vListInitialise>
			vListInitialise( &( pxQueue->xTasksWaitingToReceive ) );
 800500a:	68fb      	ldr	r3, [r7, #12]
 800500c:	3324      	adds	r3, #36	@ 0x24
 800500e:	4618      	mov	r0, r3
 8005010:	f7ff feec 	bl	8004dec <vListInitialise>
		}
	}
	taskEXIT_CRITICAL();
 8005014:	f002 f8ca 	bl	80071ac <vPortExitCritical>

	/* A value is returned for calling semantic consistency with previous
	versions. */
	return pdPASS;
 8005018:	2301      	movs	r3, #1
}
 800501a:	4618      	mov	r0, r3
 800501c:	3710      	adds	r7, #16
 800501e:	46bd      	mov	sp, r7
 8005020:	bd80      	pop	{r7, pc}
 8005022:	bf00      	nop
 8005024:	e000ed04 	.word	0xe000ed04

08005028 <xQueueGenericCreateStatic>:
/*-----------------------------------------------------------*/

#if( configSUPPORT_STATIC_ALLOCATION == 1 )

	QueueHandle_t xQueueGenericCreateStatic( const UBaseType_t uxQueueLength, const UBaseType_t uxItemSize, uint8_t *pucQueueStorage, StaticQueue_t *pxStaticQueue, const uint8_t ucQueueType )
	{
 8005028:	b580      	push	{r7, lr}
 800502a:	b08e      	sub	sp, #56	@ 0x38
 800502c:	af02      	add	r7, sp, #8
 800502e:	60f8      	str	r0, [r7, #12]
 8005030:	60b9      	str	r1, [r7, #8]
 8005032:	607a      	str	r2, [r7, #4]
 8005034:	603b      	str	r3, [r7, #0]
	Queue_t *pxNewQueue;

		configASSERT( uxQueueLength > ( UBaseType_t ) 0 );
 8005036:	68fb      	ldr	r3, [r7, #12]
 8005038:	2b00      	cmp	r3, #0
 800503a:	d10b      	bne.n	8005054 <xQueueGenericCreateStatic+0x2c>
	__asm volatile
 800503c:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8005040:	f383 8811 	msr	BASEPRI, r3
 8005044:	f3bf 8f6f 	isb	sy
 8005048:	f3bf 8f4f 	dsb	sy
 800504c:	62bb      	str	r3, [r7, #40]	@ 0x28
}
 800504e:	bf00      	nop
 8005050:	bf00      	nop
 8005052:	e7fd      	b.n	8005050 <xQueueGenericCreateStatic+0x28>

		/* The StaticQueue_t structure and the queue storage area must be
		supplied. */
		configASSERT( pxStaticQueue != NULL );
 8005054:	683b      	ldr	r3, [r7, #0]
 8005056:	2b00      	cmp	r3, #0
 8005058:	d10b      	bne.n	8005072 <xQueueGenericCreateStatic+0x4a>
	__asm volatile
 800505a:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800505e:	f383 8811 	msr	BASEPRI, r3
 8005062:	f3bf 8f6f 	isb	sy
 8005066:	f3bf 8f4f 	dsb	sy
 800506a:	627b      	str	r3, [r7, #36]	@ 0x24
}
 800506c:	bf00      	nop
 800506e:	bf00      	nop
 8005070:	e7fd      	b.n	800506e <xQueueGenericCreateStatic+0x46>

		/* A queue storage area should be provided if the item size is not 0, and
		should not be provided if the item size is 0. */
		configASSERT( !( ( pucQueueStorage != NULL ) && ( uxItemSize == 0 ) ) );
 8005072:	687b      	ldr	r3, [r7, #4]
 8005074:	2b00      	cmp	r3, #0
 8005076:	d002      	beq.n	800507e <xQueueGenericCreateStatic+0x56>
 8005078:	68bb      	ldr	r3, [r7, #8]
 800507a:	2b00      	cmp	r3, #0
 800507c:	d001      	beq.n	8005082 <xQueueGenericCreateStatic+0x5a>
 800507e:	2301      	movs	r3, #1
 8005080:	e000      	b.n	8005084 <xQueueGenericCreateStatic+0x5c>
 8005082:	2300      	movs	r3, #0
 8005084:	2b00      	cmp	r3, #0
 8005086:	d10b      	bne.n	80050a0 <xQueueGenericCreateStatic+0x78>
	__asm volatile
 8005088:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800508c:	f383 8811 	msr	BASEPRI, r3
 8005090:	f3bf 8f6f 	isb	sy
 8005094:	f3bf 8f4f 	dsb	sy
 8005098:	623b      	str	r3, [r7, #32]
}
 800509a:	bf00      	nop
 800509c:	bf00      	nop
 800509e:	e7fd      	b.n	800509c <xQueueGenericCreateStatic+0x74>
		configASSERT( !( ( pucQueueStorage == NULL ) && ( uxItemSize != 0 ) ) );
 80050a0:	687b      	ldr	r3, [r7, #4]
 80050a2:	2b00      	cmp	r3, #0
 80050a4:	d102      	bne.n	80050ac <xQueueGenericCreateStatic+0x84>
 80050a6:	68bb      	ldr	r3, [r7, #8]
 80050a8:	2b00      	cmp	r3, #0
 80050aa:	d101      	bne.n	80050b0 <xQueueGenericCreateStatic+0x88>
 80050ac:	2301      	movs	r3, #1
 80050ae:	e000      	b.n	80050b2 <xQueueGenericCreateStatic+0x8a>
 80050b0:	2300      	movs	r3, #0
 80050b2:	2b00      	cmp	r3, #0
 80050b4:	d10b      	bne.n	80050ce <xQueueGenericCreateStatic+0xa6>
	__asm volatile
 80050b6:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80050ba:	f383 8811 	msr	BASEPRI, r3
 80050be:	f3bf 8f6f 	isb	sy
 80050c2:	f3bf 8f4f 	dsb	sy
 80050c6:	61fb      	str	r3, [r7, #28]
}
 80050c8:	bf00      	nop
 80050ca:	bf00      	nop
 80050cc:	e7fd      	b.n	80050ca <xQueueGenericCreateStatic+0xa2>
		#if( configASSERT_DEFINED == 1 )
		{
			/* Sanity check that the size of the structure used to declare a
			variable of type StaticQueue_t or StaticSemaphore_t equals the size of
			the real queue and semaphore structures. */
			volatile size_t xSize = sizeof( StaticQueue_t );
 80050ce:	2350      	movs	r3, #80	@ 0x50
 80050d0:	617b      	str	r3, [r7, #20]
			configASSERT( xSize == sizeof( Queue_t ) );
 80050d2:	697b      	ldr	r3, [r7, #20]
 80050d4:	2b50      	cmp	r3, #80	@ 0x50
 80050d6:	d00b      	beq.n	80050f0 <xQueueGenericCreateStatic+0xc8>
	__asm volatile
 80050d8:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80050dc:	f383 8811 	msr	BASEPRI, r3
 80050e0:	f3bf 8f6f 	isb	sy
 80050e4:	f3bf 8f4f 	dsb	sy
 80050e8:	61bb      	str	r3, [r7, #24]
}
 80050ea:	bf00      	nop
 80050ec:	bf00      	nop
 80050ee:	e7fd      	b.n	80050ec <xQueueGenericCreateStatic+0xc4>
			( void ) xSize; /* Keeps lint quiet when configASSERT() is not defined. */
 80050f0:	697b      	ldr	r3, [r7, #20]
		#endif /* configASSERT_DEFINED */

		/* The address of a statically allocated queue was passed in, use it.
		The address of a statically allocated storage area was also passed in
		but is already set. */
		pxNewQueue = ( Queue_t * ) pxStaticQueue; /*lint !e740 !e9087 Unusual cast is ok as the structures are designed to have the same alignment, and the size is checked by an assert. */
 80050f2:	683b      	ldr	r3, [r7, #0]
 80050f4:	62fb      	str	r3, [r7, #44]	@ 0x2c

		if( pxNewQueue != NULL )
 80050f6:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 80050f8:	2b00      	cmp	r3, #0
 80050fa:	d00d      	beq.n	8005118 <xQueueGenericCreateStatic+0xf0>
			#if( configSUPPORT_DYNAMIC_ALLOCATION == 1 )
			{
				/* Queues can be allocated wither statically or dynamically, so
				note this queue was allocated statically in case the queue is
				later deleted. */
				pxNewQueue->ucStaticallyAllocated = pdTRUE;
 80050fc:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 80050fe:	2201      	movs	r2, #1
 8005100:	f883 2046 	strb.w	r2, [r3, #70]	@ 0x46
			}
			#endif /* configSUPPORT_DYNAMIC_ALLOCATION */

			prvInitialiseNewQueue( uxQueueLength, uxItemSize, pucQueueStorage, ucQueueType, pxNewQueue );
 8005104:	f897 2038 	ldrb.w	r2, [r7, #56]	@ 0x38
 8005108:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800510a:	9300      	str	r3, [sp, #0]
 800510c:	4613      	mov	r3, r2
 800510e:	687a      	ldr	r2, [r7, #4]
 8005110:	68b9      	ldr	r1, [r7, #8]
 8005112:	68f8      	ldr	r0, [r7, #12]
 8005114:	f000 f840 	bl	8005198 <prvInitialiseNewQueue>
		{
			traceQUEUE_CREATE_FAILED( ucQueueType );
			mtCOVERAGE_TEST_MARKER();
		}

		return pxNewQueue;
 8005118:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
	}
 800511a:	4618      	mov	r0, r3
 800511c:	3730      	adds	r7, #48	@ 0x30
 800511e:	46bd      	mov	sp, r7
 8005120:	bd80      	pop	{r7, pc}

08005122 <xQueueGenericCreate>:
/*-----------------------------------------------------------*/

#if( configSUPPORT_DYNAMIC_ALLOCATION == 1 )

	QueueHandle_t xQueueGenericCreate( const UBaseType_t uxQueueLength, const UBaseType_t uxItemSize, const uint8_t ucQueueType )
	{
 8005122:	b580      	push	{r7, lr}
 8005124:	b08a      	sub	sp, #40	@ 0x28
 8005126:	af02      	add	r7, sp, #8
 8005128:	60f8      	str	r0, [r7, #12]
 800512a:	60b9      	str	r1, [r7, #8]
 800512c:	4613      	mov	r3, r2
 800512e:	71fb      	strb	r3, [r7, #7]
	Queue_t *pxNewQueue;
	size_t xQueueSizeInBytes;
	uint8_t *pucQueueStorage;

		configASSERT( uxQueueLength > ( UBaseType_t ) 0 );
 8005130:	68fb      	ldr	r3, [r7, #12]
 8005132:	2b00      	cmp	r3, #0
 8005134:	d10b      	bne.n	800514e <xQueueGenericCreate+0x2c>
	__asm volatile
 8005136:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800513a:	f383 8811 	msr	BASEPRI, r3
 800513e:	f3bf 8f6f 	isb	sy
 8005142:	f3bf 8f4f 	dsb	sy
 8005146:	613b      	str	r3, [r7, #16]
}
 8005148:	bf00      	nop
 800514a:	bf00      	nop
 800514c:	e7fd      	b.n	800514a <xQueueGenericCreate+0x28>

		/* Allocate enough space to hold the maximum number of items that
		can be in the queue at any time.  It is valid for uxItemSize to be
		zero in the case the queue is used as a semaphore. */
		xQueueSizeInBytes = ( size_t ) ( uxQueueLength * uxItemSize ); /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 800514e:	68fb      	ldr	r3, [r7, #12]
 8005150:	68ba      	ldr	r2, [r7, #8]
 8005152:	fb02 f303 	mul.w	r3, r2, r3
 8005156:	61fb      	str	r3, [r7, #28]
		alignment requirements of the Queue_t structure - which in this case
		is an int8_t *.  Therefore, whenever the stack alignment requirements
		are greater than or equal to the pointer to char requirements the cast
		is safe.  In other cases alignment requirements are not strict (one or
		two bytes). */
		pxNewQueue = ( Queue_t * ) pvPortMalloc( sizeof( Queue_t ) + xQueueSizeInBytes ); /*lint !e9087 !e9079 see comment above. */
 8005158:	69fb      	ldr	r3, [r7, #28]
 800515a:	3350      	adds	r3, #80	@ 0x50
 800515c:	4618      	mov	r0, r3
 800515e:	f002 f915 	bl	800738c <pvPortMalloc>
 8005162:	61b8      	str	r0, [r7, #24]

		if( pxNewQueue != NULL )
 8005164:	69bb      	ldr	r3, [r7, #24]
 8005166:	2b00      	cmp	r3, #0
 8005168:	d011      	beq.n	800518e <xQueueGenericCreate+0x6c>
		{
			/* Jump past the queue structure to find the location of the queue
			storage area. */
			pucQueueStorage = ( uint8_t * ) pxNewQueue;
 800516a:	69bb      	ldr	r3, [r7, #24]
 800516c:	617b      	str	r3, [r7, #20]
			pucQueueStorage += sizeof( Queue_t ); /*lint !e9016 Pointer arithmetic allowed on char types, especially when it assists conveying intent. */
 800516e:	697b      	ldr	r3, [r7, #20]
 8005170:	3350      	adds	r3, #80	@ 0x50
 8005172:	617b      	str	r3, [r7, #20]
			#if( configSUPPORT_STATIC_ALLOCATION == 1 )
			{
				/* Queues can be created either statically or dynamically, so
				note this task was created dynamically in case it is later
				deleted. */
				pxNewQueue->ucStaticallyAllocated = pdFALSE;
 8005174:	69bb      	ldr	r3, [r7, #24]
 8005176:	2200      	movs	r2, #0
 8005178:	f883 2046 	strb.w	r2, [r3, #70]	@ 0x46
			}
			#endif /* configSUPPORT_STATIC_ALLOCATION */

			prvInitialiseNewQueue( uxQueueLength, uxItemSize, pucQueueStorage, ucQueueType, pxNewQueue );
 800517c:	79fa      	ldrb	r2, [r7, #7]
 800517e:	69bb      	ldr	r3, [r7, #24]
 8005180:	9300      	str	r3, [sp, #0]
 8005182:	4613      	mov	r3, r2
 8005184:	697a      	ldr	r2, [r7, #20]
 8005186:	68b9      	ldr	r1, [r7, #8]
 8005188:	68f8      	ldr	r0, [r7, #12]
 800518a:	f000 f805 	bl	8005198 <prvInitialiseNewQueue>
		{
			traceQUEUE_CREATE_FAILED( ucQueueType );
			mtCOVERAGE_TEST_MARKER();
		}

		return pxNewQueue;
 800518e:	69bb      	ldr	r3, [r7, #24]
	}
 8005190:	4618      	mov	r0, r3
 8005192:	3720      	adds	r7, #32
 8005194:	46bd      	mov	sp, r7
 8005196:	bd80      	pop	{r7, pc}

08005198 <prvInitialiseNewQueue>:

#endif /* configSUPPORT_STATIC_ALLOCATION */
/*-----------------------------------------------------------*/

static void prvInitialiseNewQueue( const UBaseType_t uxQueueLength, const UBaseType_t uxItemSize, uint8_t *pucQueueStorage, const uint8_t ucQueueType, Queue_t *pxNewQueue )
{
 8005198:	b580      	push	{r7, lr}
 800519a:	b084      	sub	sp, #16
 800519c:	af00      	add	r7, sp, #0
 800519e:	60f8      	str	r0, [r7, #12]
 80051a0:	60b9      	str	r1, [r7, #8]
 80051a2:	607a      	str	r2, [r7, #4]
 80051a4:	70fb      	strb	r3, [r7, #3]
	/* Remove compiler warnings about unused parameters should
	configUSE_TRACE_FACILITY not be set to 1. */
	( void ) ucQueueType;

	if( uxItemSize == ( UBaseType_t ) 0 )
 80051a6:	68bb      	ldr	r3, [r7, #8]
 80051a8:	2b00      	cmp	r3, #0
 80051aa:	d103      	bne.n	80051b4 <prvInitialiseNewQueue+0x1c>
	{
		/* No RAM was allocated for the queue storage area, but PC head cannot
		be set to NULL because NULL is used as a key to say the queue is used as
		a mutex.  Therefore just set pcHead to point to the queue as a benign
		value that is known to be within the memory map. */
		pxNewQueue->pcHead = ( int8_t * ) pxNewQueue;
 80051ac:	69bb      	ldr	r3, [r7, #24]
 80051ae:	69ba      	ldr	r2, [r7, #24]
 80051b0:	601a      	str	r2, [r3, #0]
 80051b2:	e002      	b.n	80051ba <prvInitialiseNewQueue+0x22>
	}
	else
	{
		/* Set the head to the start of the queue storage area. */
		pxNewQueue->pcHead = ( int8_t * ) pucQueueStorage;
 80051b4:	69bb      	ldr	r3, [r7, #24]
 80051b6:	687a      	ldr	r2, [r7, #4]
 80051b8:	601a      	str	r2, [r3, #0]
	}

	/* Initialise the queue members as described where the queue type is
	defined. */
	pxNewQueue->uxLength = uxQueueLength;
 80051ba:	69bb      	ldr	r3, [r7, #24]
 80051bc:	68fa      	ldr	r2, [r7, #12]
 80051be:	63da      	str	r2, [r3, #60]	@ 0x3c
	pxNewQueue->uxItemSize = uxItemSize;
 80051c0:	69bb      	ldr	r3, [r7, #24]
 80051c2:	68ba      	ldr	r2, [r7, #8]
 80051c4:	641a      	str	r2, [r3, #64]	@ 0x40
	( void ) xQueueGenericReset( pxNewQueue, pdTRUE );
 80051c6:	2101      	movs	r1, #1
 80051c8:	69b8      	ldr	r0, [r7, #24]
 80051ca:	f7ff fec3 	bl	8004f54 <xQueueGenericReset>

	#if ( configUSE_TRACE_FACILITY == 1 )
	{
		pxNewQueue->ucQueueType = ucQueueType;
 80051ce:	69bb      	ldr	r3, [r7, #24]
 80051d0:	78fa      	ldrb	r2, [r7, #3]
 80051d2:	f883 204c 	strb.w	r2, [r3, #76]	@ 0x4c
		pxNewQueue->pxQueueSetContainer = NULL;
	}
	#endif /* configUSE_QUEUE_SETS */

	traceQUEUE_CREATE( pxNewQueue );
}
 80051d6:	bf00      	nop
 80051d8:	3710      	adds	r7, #16
 80051da:	46bd      	mov	sp, r7
 80051dc:	bd80      	pop	{r7, pc}
	...

080051e0 <xQueueGenericSend>:

#endif /* ( ( configUSE_COUNTING_SEMAPHORES == 1 ) && ( configSUPPORT_DYNAMIC_ALLOCATION == 1 ) ) */
/*-----------------------------------------------------------*/

BaseType_t xQueueGenericSend( QueueHandle_t xQueue, const void * const pvItemToQueue, TickType_t xTicksToWait, const BaseType_t xCopyPosition )
{
 80051e0:	b580      	push	{r7, lr}
 80051e2:	b08e      	sub	sp, #56	@ 0x38
 80051e4:	af00      	add	r7, sp, #0
 80051e6:	60f8      	str	r0, [r7, #12]
 80051e8:	60b9      	str	r1, [r7, #8]
 80051ea:	607a      	str	r2, [r7, #4]
 80051ec:	603b      	str	r3, [r7, #0]
BaseType_t xEntryTimeSet = pdFALSE, xYieldRequired;
 80051ee:	2300      	movs	r3, #0
 80051f0:	637b      	str	r3, [r7, #52]	@ 0x34
TimeOut_t xTimeOut;
Queue_t * const pxQueue = xQueue;
 80051f2:	68fb      	ldr	r3, [r7, #12]
 80051f4:	633b      	str	r3, [r7, #48]	@ 0x30

	configASSERT( pxQueue );
 80051f6:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80051f8:	2b00      	cmp	r3, #0
 80051fa:	d10b      	bne.n	8005214 <xQueueGenericSend+0x34>
	__asm volatile
 80051fc:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8005200:	f383 8811 	msr	BASEPRI, r3
 8005204:	f3bf 8f6f 	isb	sy
 8005208:	f3bf 8f4f 	dsb	sy
 800520c:	62bb      	str	r3, [r7, #40]	@ 0x28
}
 800520e:	bf00      	nop
 8005210:	bf00      	nop
 8005212:	e7fd      	b.n	8005210 <xQueueGenericSend+0x30>
	configASSERT( !( ( pvItemToQueue == NULL ) && ( pxQueue->uxItemSize != ( UBaseType_t ) 0U ) ) );
 8005214:	68bb      	ldr	r3, [r7, #8]
 8005216:	2b00      	cmp	r3, #0
 8005218:	d103      	bne.n	8005222 <xQueueGenericSend+0x42>
 800521a:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800521c:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800521e:	2b00      	cmp	r3, #0
 8005220:	d101      	bne.n	8005226 <xQueueGenericSend+0x46>
 8005222:	2301      	movs	r3, #1
 8005224:	e000      	b.n	8005228 <xQueueGenericSend+0x48>
 8005226:	2300      	movs	r3, #0
 8005228:	2b00      	cmp	r3, #0
 800522a:	d10b      	bne.n	8005244 <xQueueGenericSend+0x64>
	__asm volatile
 800522c:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8005230:	f383 8811 	msr	BASEPRI, r3
 8005234:	f3bf 8f6f 	isb	sy
 8005238:	f3bf 8f4f 	dsb	sy
 800523c:	627b      	str	r3, [r7, #36]	@ 0x24
}
 800523e:	bf00      	nop
 8005240:	bf00      	nop
 8005242:	e7fd      	b.n	8005240 <xQueueGenericSend+0x60>
	configASSERT( !( ( xCopyPosition == queueOVERWRITE ) && ( pxQueue->uxLength != 1 ) ) );
 8005244:	683b      	ldr	r3, [r7, #0]
 8005246:	2b02      	cmp	r3, #2
 8005248:	d103      	bne.n	8005252 <xQueueGenericSend+0x72>
 800524a:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800524c:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 800524e:	2b01      	cmp	r3, #1
 8005250:	d101      	bne.n	8005256 <xQueueGenericSend+0x76>
 8005252:	2301      	movs	r3, #1
 8005254:	e000      	b.n	8005258 <xQueueGenericSend+0x78>
 8005256:	2300      	movs	r3, #0
 8005258:	2b00      	cmp	r3, #0
 800525a:	d10b      	bne.n	8005274 <xQueueGenericSend+0x94>
	__asm volatile
 800525c:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8005260:	f383 8811 	msr	BASEPRI, r3
 8005264:	f3bf 8f6f 	isb	sy
 8005268:	f3bf 8f4f 	dsb	sy
 800526c:	623b      	str	r3, [r7, #32]
}
 800526e:	bf00      	nop
 8005270:	bf00      	nop
 8005272:	e7fd      	b.n	8005270 <xQueueGenericSend+0x90>
	#if ( ( INCLUDE_xTaskGetSchedulerState == 1 ) || ( configUSE_TIMERS == 1 ) )
	{
		configASSERT( !( ( xTaskGetSchedulerState() == taskSCHEDULER_SUSPENDED ) && ( xTicksToWait != 0 ) ) );
 8005274:	f001 f9fc 	bl	8006670 <xTaskGetSchedulerState>
 8005278:	4603      	mov	r3, r0
 800527a:	2b00      	cmp	r3, #0
 800527c:	d102      	bne.n	8005284 <xQueueGenericSend+0xa4>
 800527e:	687b      	ldr	r3, [r7, #4]
 8005280:	2b00      	cmp	r3, #0
 8005282:	d101      	bne.n	8005288 <xQueueGenericSend+0xa8>
 8005284:	2301      	movs	r3, #1
 8005286:	e000      	b.n	800528a <xQueueGenericSend+0xaa>
 8005288:	2300      	movs	r3, #0
 800528a:	2b00      	cmp	r3, #0
 800528c:	d10b      	bne.n	80052a6 <xQueueGenericSend+0xc6>
	__asm volatile
 800528e:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8005292:	f383 8811 	msr	BASEPRI, r3
 8005296:	f3bf 8f6f 	isb	sy
 800529a:	f3bf 8f4f 	dsb	sy
 800529e:	61fb      	str	r3, [r7, #28]
}
 80052a0:	bf00      	nop
 80052a2:	bf00      	nop
 80052a4:	e7fd      	b.n	80052a2 <xQueueGenericSend+0xc2>
	/*lint -save -e904 This function relaxes the coding standard somewhat to
	allow return statements within the function itself.  This is done in the
	interest of execution time efficiency. */
	for( ;; )
	{
		taskENTER_CRITICAL();
 80052a6:	f001 ff4f 	bl	8007148 <vPortEnterCritical>
		{
			/* Is there room on the queue now?  The running task must be the
			highest priority task wanting to access the queue.  If the head item
			in the queue is to be overwritten then it does not matter if the
			queue is full. */
			if( ( pxQueue->uxMessagesWaiting < pxQueue->uxLength ) || ( xCopyPosition == queueOVERWRITE ) )
 80052aa:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80052ac:	6b9a      	ldr	r2, [r3, #56]	@ 0x38
 80052ae:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80052b0:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 80052b2:	429a      	cmp	r2, r3
 80052b4:	d302      	bcc.n	80052bc <xQueueGenericSend+0xdc>
 80052b6:	683b      	ldr	r3, [r7, #0]
 80052b8:	2b02      	cmp	r3, #2
 80052ba:	d129      	bne.n	8005310 <xQueueGenericSend+0x130>
						}
					}
				}
				#else /* configUSE_QUEUE_SETS */
				{
					xYieldRequired = prvCopyDataToQueue( pxQueue, pvItemToQueue, xCopyPosition );
 80052bc:	683a      	ldr	r2, [r7, #0]
 80052be:	68b9      	ldr	r1, [r7, #8]
 80052c0:	6b38      	ldr	r0, [r7, #48]	@ 0x30
 80052c2:	f000 fa0f 	bl	80056e4 <prvCopyDataToQueue>
 80052c6:	62f8      	str	r0, [r7, #44]	@ 0x2c

					/* If there was a task waiting for data to arrive on the
					queue then unblock it now. */
					if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToReceive ) ) == pdFALSE )
 80052c8:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80052ca:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80052cc:	2b00      	cmp	r3, #0
 80052ce:	d010      	beq.n	80052f2 <xQueueGenericSend+0x112>
					{
						if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToReceive ) ) != pdFALSE )
 80052d0:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80052d2:	3324      	adds	r3, #36	@ 0x24
 80052d4:	4618      	mov	r0, r3
 80052d6:	f001 f805 	bl	80062e4 <xTaskRemoveFromEventList>
 80052da:	4603      	mov	r3, r0
 80052dc:	2b00      	cmp	r3, #0
 80052de:	d013      	beq.n	8005308 <xQueueGenericSend+0x128>
						{
							/* The unblocked task has a priority higher than
							our own so yield immediately.  Yes it is ok to do
							this from within the critical section - the kernel
							takes care of that. */
							queueYIELD_IF_USING_PREEMPTION();
 80052e0:	4b3f      	ldr	r3, [pc, #252]	@ (80053e0 <xQueueGenericSend+0x200>)
 80052e2:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 80052e6:	601a      	str	r2, [r3, #0]
 80052e8:	f3bf 8f4f 	dsb	sy
 80052ec:	f3bf 8f6f 	isb	sy
 80052f0:	e00a      	b.n	8005308 <xQueueGenericSend+0x128>
						else
						{
							mtCOVERAGE_TEST_MARKER();
						}
					}
					else if( xYieldRequired != pdFALSE )
 80052f2:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 80052f4:	2b00      	cmp	r3, #0
 80052f6:	d007      	beq.n	8005308 <xQueueGenericSend+0x128>
					{
						/* This path is a special case that will only get
						executed if the task was holding multiple mutexes and
						the mutexes were given back in an order that is
						different to that in which they were taken. */
						queueYIELD_IF_USING_PREEMPTION();
 80052f8:	4b39      	ldr	r3, [pc, #228]	@ (80053e0 <xQueueGenericSend+0x200>)
 80052fa:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 80052fe:	601a      	str	r2, [r3, #0]
 8005300:	f3bf 8f4f 	dsb	sy
 8005304:	f3bf 8f6f 	isb	sy
						mtCOVERAGE_TEST_MARKER();
					}
				}
				#endif /* configUSE_QUEUE_SETS */

				taskEXIT_CRITICAL();
 8005308:	f001 ff50 	bl	80071ac <vPortExitCritical>
				return pdPASS;
 800530c:	2301      	movs	r3, #1
 800530e:	e063      	b.n	80053d8 <xQueueGenericSend+0x1f8>
			}
			else
			{
				if( xTicksToWait == ( TickType_t ) 0 )
 8005310:	687b      	ldr	r3, [r7, #4]
 8005312:	2b00      	cmp	r3, #0
 8005314:	d103      	bne.n	800531e <xQueueGenericSend+0x13e>
				{
					/* The queue was full and no block time is specified (or
					the block time has expired) so leave now. */
					taskEXIT_CRITICAL();
 8005316:	f001 ff49 	bl	80071ac <vPortExitCritical>

					/* Return to the original privilege level before exiting
					the function. */
					traceQUEUE_SEND_FAILED( pxQueue );
					return errQUEUE_FULL;
 800531a:	2300      	movs	r3, #0
 800531c:	e05c      	b.n	80053d8 <xQueueGenericSend+0x1f8>
				}
				else if( xEntryTimeSet == pdFALSE )
 800531e:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8005320:	2b00      	cmp	r3, #0
 8005322:	d106      	bne.n	8005332 <xQueueGenericSend+0x152>
				{
					/* The queue was full and a block time was specified so
					configure the timeout structure. */
					vTaskInternalSetTimeOutState( &xTimeOut );
 8005324:	f107 0314 	add.w	r3, r7, #20
 8005328:	4618      	mov	r0, r3
 800532a:	f001 f83f 	bl	80063ac <vTaskInternalSetTimeOutState>
					xEntryTimeSet = pdTRUE;
 800532e:	2301      	movs	r3, #1
 8005330:	637b      	str	r3, [r7, #52]	@ 0x34
					/* Entry time was already set. */
					mtCOVERAGE_TEST_MARKER();
				}
			}
		}
		taskEXIT_CRITICAL();
 8005332:	f001 ff3b 	bl	80071ac <vPortExitCritical>

		/* Interrupts and other tasks can send to and receive from the queue
		now the critical section has been exited. */

		vTaskSuspendAll();
 8005336:	f000 fda7 	bl	8005e88 <vTaskSuspendAll>
		prvLockQueue( pxQueue );
 800533a:	f001 ff05 	bl	8007148 <vPortEnterCritical>
 800533e:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8005340:	f893 3044 	ldrb.w	r3, [r3, #68]	@ 0x44
 8005344:	b25b      	sxtb	r3, r3
 8005346:	f1b3 3fff 	cmp.w	r3, #4294967295	@ 0xffffffff
 800534a:	d103      	bne.n	8005354 <xQueueGenericSend+0x174>
 800534c:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800534e:	2200      	movs	r2, #0
 8005350:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
 8005354:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8005356:	f893 3045 	ldrb.w	r3, [r3, #69]	@ 0x45
 800535a:	b25b      	sxtb	r3, r3
 800535c:	f1b3 3fff 	cmp.w	r3, #4294967295	@ 0xffffffff
 8005360:	d103      	bne.n	800536a <xQueueGenericSend+0x18a>
 8005362:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8005364:	2200      	movs	r2, #0
 8005366:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45
 800536a:	f001 ff1f 	bl	80071ac <vPortExitCritical>

		/* Update the timeout state to see if it has expired yet. */
		if( xTaskCheckForTimeOut( &xTimeOut, &xTicksToWait ) == pdFALSE )
 800536e:	1d3a      	adds	r2, r7, #4
 8005370:	f107 0314 	add.w	r3, r7, #20
 8005374:	4611      	mov	r1, r2
 8005376:	4618      	mov	r0, r3
 8005378:	f001 f82e 	bl	80063d8 <xTaskCheckForTimeOut>
 800537c:	4603      	mov	r3, r0
 800537e:	2b00      	cmp	r3, #0
 8005380:	d124      	bne.n	80053cc <xQueueGenericSend+0x1ec>
		{
			if( prvIsQueueFull( pxQueue ) != pdFALSE )
 8005382:	6b38      	ldr	r0, [r7, #48]	@ 0x30
 8005384:	f000 faa6 	bl	80058d4 <prvIsQueueFull>
 8005388:	4603      	mov	r3, r0
 800538a:	2b00      	cmp	r3, #0
 800538c:	d018      	beq.n	80053c0 <xQueueGenericSend+0x1e0>
			{
				traceBLOCKING_ON_QUEUE_SEND( pxQueue );
				vTaskPlaceOnEventList( &( pxQueue->xTasksWaitingToSend ), xTicksToWait );
 800538e:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8005390:	3310      	adds	r3, #16
 8005392:	687a      	ldr	r2, [r7, #4]
 8005394:	4611      	mov	r1, r2
 8005396:	4618      	mov	r0, r3
 8005398:	f000 ff52 	bl	8006240 <vTaskPlaceOnEventList>
				/* Unlocking the queue means queue events can effect the
				event list.  It is possible that interrupts occurring now
				remove this task from the event list again - but as the
				scheduler is suspended the task will go onto the pending
				ready last instead of the actual ready list. */
				prvUnlockQueue( pxQueue );
 800539c:	6b38      	ldr	r0, [r7, #48]	@ 0x30
 800539e:	f000 fa31 	bl	8005804 <prvUnlockQueue>
				/* Resuming the scheduler will move tasks from the pending
				ready list into the ready list - so it is feasible that this
				task is already in a ready list before it yields - in which
				case the yield will not cause a context switch unless there
				is also a higher priority task in the pending ready list. */
				if( xTaskResumeAll() == pdFALSE )
 80053a2:	f000 fd7f 	bl	8005ea4 <xTaskResumeAll>
 80053a6:	4603      	mov	r3, r0
 80053a8:	2b00      	cmp	r3, #0
 80053aa:	f47f af7c 	bne.w	80052a6 <xQueueGenericSend+0xc6>
				{
					portYIELD_WITHIN_API();
 80053ae:	4b0c      	ldr	r3, [pc, #48]	@ (80053e0 <xQueueGenericSend+0x200>)
 80053b0:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 80053b4:	601a      	str	r2, [r3, #0]
 80053b6:	f3bf 8f4f 	dsb	sy
 80053ba:	f3bf 8f6f 	isb	sy
 80053be:	e772      	b.n	80052a6 <xQueueGenericSend+0xc6>
				}
			}
			else
			{
				/* Try again. */
				prvUnlockQueue( pxQueue );
 80053c0:	6b38      	ldr	r0, [r7, #48]	@ 0x30
 80053c2:	f000 fa1f 	bl	8005804 <prvUnlockQueue>
				( void ) xTaskResumeAll();
 80053c6:	f000 fd6d 	bl	8005ea4 <xTaskResumeAll>
 80053ca:	e76c      	b.n	80052a6 <xQueueGenericSend+0xc6>
			}
		}
		else
		{
			/* The timeout has expired. */
			prvUnlockQueue( pxQueue );
 80053cc:	6b38      	ldr	r0, [r7, #48]	@ 0x30
 80053ce:	f000 fa19 	bl	8005804 <prvUnlockQueue>
			( void ) xTaskResumeAll();
 80053d2:	f000 fd67 	bl	8005ea4 <xTaskResumeAll>

			traceQUEUE_SEND_FAILED( pxQueue );
			return errQUEUE_FULL;
 80053d6:	2300      	movs	r3, #0
		}
	} /*lint -restore */
}
 80053d8:	4618      	mov	r0, r3
 80053da:	3738      	adds	r7, #56	@ 0x38
 80053dc:	46bd      	mov	sp, r7
 80053de:	bd80      	pop	{r7, pc}
 80053e0:	e000ed04 	.word	0xe000ed04

080053e4 <xQueueGenericSendFromISR>:
/*-----------------------------------------------------------*/

BaseType_t xQueueGenericSendFromISR( QueueHandle_t xQueue, const void * const pvItemToQueue, BaseType_t * const pxHigherPriorityTaskWoken, const BaseType_t xCopyPosition )
{
 80053e4:	b580      	push	{r7, lr}
 80053e6:	b090      	sub	sp, #64	@ 0x40
 80053e8:	af00      	add	r7, sp, #0
 80053ea:	60f8      	str	r0, [r7, #12]
 80053ec:	60b9      	str	r1, [r7, #8]
 80053ee:	607a      	str	r2, [r7, #4]
 80053f0:	603b      	str	r3, [r7, #0]
BaseType_t xReturn;
UBaseType_t uxSavedInterruptStatus;
Queue_t * const pxQueue = xQueue;
 80053f2:	68fb      	ldr	r3, [r7, #12]
 80053f4:	63bb      	str	r3, [r7, #56]	@ 0x38

	configASSERT( pxQueue );
 80053f6:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 80053f8:	2b00      	cmp	r3, #0
 80053fa:	d10b      	bne.n	8005414 <xQueueGenericSendFromISR+0x30>
	__asm volatile
 80053fc:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8005400:	f383 8811 	msr	BASEPRI, r3
 8005404:	f3bf 8f6f 	isb	sy
 8005408:	f3bf 8f4f 	dsb	sy
 800540c:	62bb      	str	r3, [r7, #40]	@ 0x28
}
 800540e:	bf00      	nop
 8005410:	bf00      	nop
 8005412:	e7fd      	b.n	8005410 <xQueueGenericSendFromISR+0x2c>
	configASSERT( !( ( pvItemToQueue == NULL ) && ( pxQueue->uxItemSize != ( UBaseType_t ) 0U ) ) );
 8005414:	68bb      	ldr	r3, [r7, #8]
 8005416:	2b00      	cmp	r3, #0
 8005418:	d103      	bne.n	8005422 <xQueueGenericSendFromISR+0x3e>
 800541a:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800541c:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800541e:	2b00      	cmp	r3, #0
 8005420:	d101      	bne.n	8005426 <xQueueGenericSendFromISR+0x42>
 8005422:	2301      	movs	r3, #1
 8005424:	e000      	b.n	8005428 <xQueueGenericSendFromISR+0x44>
 8005426:	2300      	movs	r3, #0
 8005428:	2b00      	cmp	r3, #0
 800542a:	d10b      	bne.n	8005444 <xQueueGenericSendFromISR+0x60>
	__asm volatile
 800542c:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8005430:	f383 8811 	msr	BASEPRI, r3
 8005434:	f3bf 8f6f 	isb	sy
 8005438:	f3bf 8f4f 	dsb	sy
 800543c:	627b      	str	r3, [r7, #36]	@ 0x24
}
 800543e:	bf00      	nop
 8005440:	bf00      	nop
 8005442:	e7fd      	b.n	8005440 <xQueueGenericSendFromISR+0x5c>
	configASSERT( !( ( xCopyPosition == queueOVERWRITE ) && ( pxQueue->uxLength != 1 ) ) );
 8005444:	683b      	ldr	r3, [r7, #0]
 8005446:	2b02      	cmp	r3, #2
 8005448:	d103      	bne.n	8005452 <xQueueGenericSendFromISR+0x6e>
 800544a:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800544c:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 800544e:	2b01      	cmp	r3, #1
 8005450:	d101      	bne.n	8005456 <xQueueGenericSendFromISR+0x72>
 8005452:	2301      	movs	r3, #1
 8005454:	e000      	b.n	8005458 <xQueueGenericSendFromISR+0x74>
 8005456:	2300      	movs	r3, #0
 8005458:	2b00      	cmp	r3, #0
 800545a:	d10b      	bne.n	8005474 <xQueueGenericSendFromISR+0x90>
	__asm volatile
 800545c:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8005460:	f383 8811 	msr	BASEPRI, r3
 8005464:	f3bf 8f6f 	isb	sy
 8005468:	f3bf 8f4f 	dsb	sy
 800546c:	623b      	str	r3, [r7, #32]
}
 800546e:	bf00      	nop
 8005470:	bf00      	nop
 8005472:	e7fd      	b.n	8005470 <xQueueGenericSendFromISR+0x8c>
	that have been assigned a priority at or (logically) below the maximum
	system call	interrupt priority.  FreeRTOS maintains a separate interrupt
	safe API to ensure interrupt entry is as fast and as simple as possible.
	More information (albeit Cortex-M specific) is provided on the following
	link: http://www.freertos.org/RTOS-Cortex-M3-M4.html */
	portASSERT_IF_INTERRUPT_PRIORITY_INVALID();
 8005474:	f001 ff48 	bl	8007308 <vPortValidateInterruptPriority>

portFORCE_INLINE static uint32_t ulPortRaiseBASEPRI( void )
{
uint32_t ulOriginalBASEPRI, ulNewBASEPRI;

	__asm volatile
 8005478:	f3ef 8211 	mrs	r2, BASEPRI
 800547c:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8005480:	f383 8811 	msr	BASEPRI, r3
 8005484:	f3bf 8f6f 	isb	sy
 8005488:	f3bf 8f4f 	dsb	sy
 800548c:	61fa      	str	r2, [r7, #28]
 800548e:	61bb      	str	r3, [r7, #24]
		:"=r" (ulOriginalBASEPRI), "=r" (ulNewBASEPRI) : "i" ( configMAX_SYSCALL_INTERRUPT_PRIORITY ) : "memory"
	);

	/* This return will not be reached but is necessary to prevent compiler
	warnings. */
	return ulOriginalBASEPRI;
 8005490:	69fb      	ldr	r3, [r7, #28]
	/* Similar to xQueueGenericSend, except without blocking if there is no room
	in the queue.  Also don't directly wake a task that was blocked on a queue
	read, instead return a flag to say whether a context switch is required or
	not (i.e. has a task with a higher priority than us been woken by this
	post). */
	uxSavedInterruptStatus = portSET_INTERRUPT_MASK_FROM_ISR();
 8005492:	637b      	str	r3, [r7, #52]	@ 0x34
	{
		if( ( pxQueue->uxMessagesWaiting < pxQueue->uxLength ) || ( xCopyPosition == queueOVERWRITE ) )
 8005494:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8005496:	6b9a      	ldr	r2, [r3, #56]	@ 0x38
 8005498:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800549a:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 800549c:	429a      	cmp	r2, r3
 800549e:	d302      	bcc.n	80054a6 <xQueueGenericSendFromISR+0xc2>
 80054a0:	683b      	ldr	r3, [r7, #0]
 80054a2:	2b02      	cmp	r3, #2
 80054a4:	d12f      	bne.n	8005506 <xQueueGenericSendFromISR+0x122>
		{
			const int8_t cTxLock = pxQueue->cTxLock;
 80054a6:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 80054a8:	f893 3045 	ldrb.w	r3, [r3, #69]	@ 0x45
 80054ac:	f887 3033 	strb.w	r3, [r7, #51]	@ 0x33
			const UBaseType_t uxPreviousMessagesWaiting = pxQueue->uxMessagesWaiting;
 80054b0:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 80054b2:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 80054b4:	62fb      	str	r3, [r7, #44]	@ 0x2c
			/* Semaphores use xQueueGiveFromISR(), so pxQueue will not be a
			semaphore or mutex.  That means prvCopyDataToQueue() cannot result
			in a task disinheriting a priority and prvCopyDataToQueue() can be
			called here even though the disinherit function does not check if
			the scheduler is suspended before accessing the ready lists. */
			( void ) prvCopyDataToQueue( pxQueue, pvItemToQueue, xCopyPosition );
 80054b6:	683a      	ldr	r2, [r7, #0]
 80054b8:	68b9      	ldr	r1, [r7, #8]
 80054ba:	6bb8      	ldr	r0, [r7, #56]	@ 0x38
 80054bc:	f000 f912 	bl	80056e4 <prvCopyDataToQueue>

			/* The event list is not altered if the queue is locked.  This will
			be done when the queue is unlocked later. */
			if( cTxLock == queueUNLOCKED )
 80054c0:	f997 3033 	ldrsb.w	r3, [r7, #51]	@ 0x33
 80054c4:	f1b3 3fff 	cmp.w	r3, #4294967295	@ 0xffffffff
 80054c8:	d112      	bne.n	80054f0 <xQueueGenericSendFromISR+0x10c>
						}
					}
				}
				#else /* configUSE_QUEUE_SETS */
				{
					if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToReceive ) ) == pdFALSE )
 80054ca:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 80054cc:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80054ce:	2b00      	cmp	r3, #0
 80054d0:	d016      	beq.n	8005500 <xQueueGenericSendFromISR+0x11c>
					{
						if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToReceive ) ) != pdFALSE )
 80054d2:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 80054d4:	3324      	adds	r3, #36	@ 0x24
 80054d6:	4618      	mov	r0, r3
 80054d8:	f000 ff04 	bl	80062e4 <xTaskRemoveFromEventList>
 80054dc:	4603      	mov	r3, r0
 80054de:	2b00      	cmp	r3, #0
 80054e0:	d00e      	beq.n	8005500 <xQueueGenericSendFromISR+0x11c>
						{
							/* The task waiting has a higher priority so record that a
							context	switch is required. */
							if( pxHigherPriorityTaskWoken != NULL )
 80054e2:	687b      	ldr	r3, [r7, #4]
 80054e4:	2b00      	cmp	r3, #0
 80054e6:	d00b      	beq.n	8005500 <xQueueGenericSendFromISR+0x11c>
							{
								*pxHigherPriorityTaskWoken = pdTRUE;
 80054e8:	687b      	ldr	r3, [r7, #4]
 80054ea:	2201      	movs	r2, #1
 80054ec:	601a      	str	r2, [r3, #0]
 80054ee:	e007      	b.n	8005500 <xQueueGenericSendFromISR+0x11c>
			}
			else
			{
				/* Increment the lock count so the task that unlocks the queue
				knows that data was posted while it was locked. */
				pxQueue->cTxLock = ( int8_t ) ( cTxLock + 1 );
 80054f0:	f897 3033 	ldrb.w	r3, [r7, #51]	@ 0x33
 80054f4:	3301      	adds	r3, #1
 80054f6:	b2db      	uxtb	r3, r3
 80054f8:	b25a      	sxtb	r2, r3
 80054fa:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 80054fc:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45
			}

			xReturn = pdPASS;
 8005500:	2301      	movs	r3, #1
 8005502:	63fb      	str	r3, [r7, #60]	@ 0x3c
		{
 8005504:	e001      	b.n	800550a <xQueueGenericSendFromISR+0x126>
		}
		else
		{
			traceQUEUE_SEND_FROM_ISR_FAILED( pxQueue );
			xReturn = errQUEUE_FULL;
 8005506:	2300      	movs	r3, #0
 8005508:	63fb      	str	r3, [r7, #60]	@ 0x3c
 800550a:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800550c:	617b      	str	r3, [r7, #20]
}
/*-----------------------------------------------------------*/

portFORCE_INLINE static void vPortSetBASEPRI( uint32_t ulNewMaskValue )
{
	__asm volatile
 800550e:	697b      	ldr	r3, [r7, #20]
 8005510:	f383 8811 	msr	BASEPRI, r3
	(
		"	msr basepri, %0	" :: "r" ( ulNewMaskValue ) : "memory"
	);
}
 8005514:	bf00      	nop
		}
	}
	portCLEAR_INTERRUPT_MASK_FROM_ISR( uxSavedInterruptStatus );

	return xReturn;
 8005516:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
}
 8005518:	4618      	mov	r0, r3
 800551a:	3740      	adds	r7, #64	@ 0x40
 800551c:	46bd      	mov	sp, r7
 800551e:	bd80      	pop	{r7, pc}

08005520 <xQueueReceive>:
	return xReturn;
}
/*-----------------------------------------------------------*/

BaseType_t xQueueReceive( QueueHandle_t xQueue, void * const pvBuffer, TickType_t xTicksToWait )
{
 8005520:	b580      	push	{r7, lr}
 8005522:	b08c      	sub	sp, #48	@ 0x30
 8005524:	af00      	add	r7, sp, #0
 8005526:	60f8      	str	r0, [r7, #12]
 8005528:	60b9      	str	r1, [r7, #8]
 800552a:	607a      	str	r2, [r7, #4]
BaseType_t xEntryTimeSet = pdFALSE;
 800552c:	2300      	movs	r3, #0
 800552e:	62fb      	str	r3, [r7, #44]	@ 0x2c
TimeOut_t xTimeOut;
Queue_t * const pxQueue = xQueue;
 8005530:	68fb      	ldr	r3, [r7, #12]
 8005532:	62bb      	str	r3, [r7, #40]	@ 0x28

	/* Check the pointer is not NULL. */
	configASSERT( ( pxQueue ) );
 8005534:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8005536:	2b00      	cmp	r3, #0
 8005538:	d10b      	bne.n	8005552 <xQueueReceive+0x32>
	__asm volatile
 800553a:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800553e:	f383 8811 	msr	BASEPRI, r3
 8005542:	f3bf 8f6f 	isb	sy
 8005546:	f3bf 8f4f 	dsb	sy
 800554a:	623b      	str	r3, [r7, #32]
}
 800554c:	bf00      	nop
 800554e:	bf00      	nop
 8005550:	e7fd      	b.n	800554e <xQueueReceive+0x2e>

	/* The buffer into which data is received can only be NULL if the data size
	is zero (so no data is copied into the buffer. */
	configASSERT( !( ( ( pvBuffer ) == NULL ) && ( ( pxQueue )->uxItemSize != ( UBaseType_t ) 0U ) ) );
 8005552:	68bb      	ldr	r3, [r7, #8]
 8005554:	2b00      	cmp	r3, #0
 8005556:	d103      	bne.n	8005560 <xQueueReceive+0x40>
 8005558:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800555a:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800555c:	2b00      	cmp	r3, #0
 800555e:	d101      	bne.n	8005564 <xQueueReceive+0x44>
 8005560:	2301      	movs	r3, #1
 8005562:	e000      	b.n	8005566 <xQueueReceive+0x46>
 8005564:	2300      	movs	r3, #0
 8005566:	2b00      	cmp	r3, #0
 8005568:	d10b      	bne.n	8005582 <xQueueReceive+0x62>
	__asm volatile
 800556a:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800556e:	f383 8811 	msr	BASEPRI, r3
 8005572:	f3bf 8f6f 	isb	sy
 8005576:	f3bf 8f4f 	dsb	sy
 800557a:	61fb      	str	r3, [r7, #28]
}
 800557c:	bf00      	nop
 800557e:	bf00      	nop
 8005580:	e7fd      	b.n	800557e <xQueueReceive+0x5e>

	/* Cannot block if the scheduler is suspended. */
	#if ( ( INCLUDE_xTaskGetSchedulerState == 1 ) || ( configUSE_TIMERS == 1 ) )
	{
		configASSERT( !( ( xTaskGetSchedulerState() == taskSCHEDULER_SUSPENDED ) && ( xTicksToWait != 0 ) ) );
 8005582:	f001 f875 	bl	8006670 <xTaskGetSchedulerState>
 8005586:	4603      	mov	r3, r0
 8005588:	2b00      	cmp	r3, #0
 800558a:	d102      	bne.n	8005592 <xQueueReceive+0x72>
 800558c:	687b      	ldr	r3, [r7, #4]
 800558e:	2b00      	cmp	r3, #0
 8005590:	d101      	bne.n	8005596 <xQueueReceive+0x76>
 8005592:	2301      	movs	r3, #1
 8005594:	e000      	b.n	8005598 <xQueueReceive+0x78>
 8005596:	2300      	movs	r3, #0
 8005598:	2b00      	cmp	r3, #0
 800559a:	d10b      	bne.n	80055b4 <xQueueReceive+0x94>
	__asm volatile
 800559c:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80055a0:	f383 8811 	msr	BASEPRI, r3
 80055a4:	f3bf 8f6f 	isb	sy
 80055a8:	f3bf 8f4f 	dsb	sy
 80055ac:	61bb      	str	r3, [r7, #24]
}
 80055ae:	bf00      	nop
 80055b0:	bf00      	nop
 80055b2:	e7fd      	b.n	80055b0 <xQueueReceive+0x90>
	/*lint -save -e904  This function relaxes the coding standard somewhat to
	allow return statements within the function itself.  This is done in the
	interest of execution time efficiency. */
	for( ;; )
	{
		taskENTER_CRITICAL();
 80055b4:	f001 fdc8 	bl	8007148 <vPortEnterCritical>
		{
			const UBaseType_t uxMessagesWaiting = pxQueue->uxMessagesWaiting;
 80055b8:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80055ba:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 80055bc:	627b      	str	r3, [r7, #36]	@ 0x24

			/* Is there data in the queue now?  To be running the calling task
			must be the highest priority task wanting to access the queue. */
			if( uxMessagesWaiting > ( UBaseType_t ) 0 )
 80055be:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80055c0:	2b00      	cmp	r3, #0
 80055c2:	d01f      	beq.n	8005604 <xQueueReceive+0xe4>
			{
				/* Data available, remove one item. */
				prvCopyDataFromQueue( pxQueue, pvBuffer );
 80055c4:	68b9      	ldr	r1, [r7, #8]
 80055c6:	6ab8      	ldr	r0, [r7, #40]	@ 0x28
 80055c8:	f000 f8f6 	bl	80057b8 <prvCopyDataFromQueue>
				traceQUEUE_RECEIVE( pxQueue );
				pxQueue->uxMessagesWaiting = uxMessagesWaiting - ( UBaseType_t ) 1;
 80055cc:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80055ce:	1e5a      	subs	r2, r3, #1
 80055d0:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80055d2:	639a      	str	r2, [r3, #56]	@ 0x38

				/* There is now space in the queue, were any tasks waiting to
				post to the queue?  If so, unblock the highest priority waiting
				task. */
				if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToSend ) ) == pdFALSE )
 80055d4:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80055d6:	691b      	ldr	r3, [r3, #16]
 80055d8:	2b00      	cmp	r3, #0
 80055da:	d00f      	beq.n	80055fc <xQueueReceive+0xdc>
				{
					if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToSend ) ) != pdFALSE )
 80055dc:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80055de:	3310      	adds	r3, #16
 80055e0:	4618      	mov	r0, r3
 80055e2:	f000 fe7f 	bl	80062e4 <xTaskRemoveFromEventList>
 80055e6:	4603      	mov	r3, r0
 80055e8:	2b00      	cmp	r3, #0
 80055ea:	d007      	beq.n	80055fc <xQueueReceive+0xdc>
					{
						queueYIELD_IF_USING_PREEMPTION();
 80055ec:	4b3c      	ldr	r3, [pc, #240]	@ (80056e0 <xQueueReceive+0x1c0>)
 80055ee:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 80055f2:	601a      	str	r2, [r3, #0]
 80055f4:	f3bf 8f4f 	dsb	sy
 80055f8:	f3bf 8f6f 	isb	sy
				else
				{
					mtCOVERAGE_TEST_MARKER();
				}

				taskEXIT_CRITICAL();
 80055fc:	f001 fdd6 	bl	80071ac <vPortExitCritical>
				return pdPASS;
 8005600:	2301      	movs	r3, #1
 8005602:	e069      	b.n	80056d8 <xQueueReceive+0x1b8>
			}
			else
			{
				if( xTicksToWait == ( TickType_t ) 0 )
 8005604:	687b      	ldr	r3, [r7, #4]
 8005606:	2b00      	cmp	r3, #0
 8005608:	d103      	bne.n	8005612 <xQueueReceive+0xf2>
				{
					/* The queue was empty and no block time is specified (or
					the block time has expired) so leave now. */
					taskEXIT_CRITICAL();
 800560a:	f001 fdcf 	bl	80071ac <vPortExitCritical>
					traceQUEUE_RECEIVE_FAILED( pxQueue );
					return errQUEUE_EMPTY;
 800560e:	2300      	movs	r3, #0
 8005610:	e062      	b.n	80056d8 <xQueueReceive+0x1b8>
				}
				else if( xEntryTimeSet == pdFALSE )
 8005612:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8005614:	2b00      	cmp	r3, #0
 8005616:	d106      	bne.n	8005626 <xQueueReceive+0x106>
				{
					/* The queue was empty and a block time was specified so
					configure the timeout structure. */
					vTaskInternalSetTimeOutState( &xTimeOut );
 8005618:	f107 0310 	add.w	r3, r7, #16
 800561c:	4618      	mov	r0, r3
 800561e:	f000 fec5 	bl	80063ac <vTaskInternalSetTimeOutState>
					xEntryTimeSet = pdTRUE;
 8005622:	2301      	movs	r3, #1
 8005624:	62fb      	str	r3, [r7, #44]	@ 0x2c
					/* Entry time was already set. */
					mtCOVERAGE_TEST_MARKER();
				}
			}
		}
		taskEXIT_CRITICAL();
 8005626:	f001 fdc1 	bl	80071ac <vPortExitCritical>

		/* Interrupts and other tasks can send to and receive from the queue
		now the critical section has been exited. */

		vTaskSuspendAll();
 800562a:	f000 fc2d 	bl	8005e88 <vTaskSuspendAll>
		prvLockQueue( pxQueue );
 800562e:	f001 fd8b 	bl	8007148 <vPortEnterCritical>
 8005632:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8005634:	f893 3044 	ldrb.w	r3, [r3, #68]	@ 0x44
 8005638:	b25b      	sxtb	r3, r3
 800563a:	f1b3 3fff 	cmp.w	r3, #4294967295	@ 0xffffffff
 800563e:	d103      	bne.n	8005648 <xQueueReceive+0x128>
 8005640:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8005642:	2200      	movs	r2, #0
 8005644:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
 8005648:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800564a:	f893 3045 	ldrb.w	r3, [r3, #69]	@ 0x45
 800564e:	b25b      	sxtb	r3, r3
 8005650:	f1b3 3fff 	cmp.w	r3, #4294967295	@ 0xffffffff
 8005654:	d103      	bne.n	800565e <xQueueReceive+0x13e>
 8005656:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8005658:	2200      	movs	r2, #0
 800565a:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45
 800565e:	f001 fda5 	bl	80071ac <vPortExitCritical>

		/* Update the timeout state to see if it has expired yet. */
		if( xTaskCheckForTimeOut( &xTimeOut, &xTicksToWait ) == pdFALSE )
 8005662:	1d3a      	adds	r2, r7, #4
 8005664:	f107 0310 	add.w	r3, r7, #16
 8005668:	4611      	mov	r1, r2
 800566a:	4618      	mov	r0, r3
 800566c:	f000 feb4 	bl	80063d8 <xTaskCheckForTimeOut>
 8005670:	4603      	mov	r3, r0
 8005672:	2b00      	cmp	r3, #0
 8005674:	d123      	bne.n	80056be <xQueueReceive+0x19e>
		{
			/* The timeout has not expired.  If the queue is still empty place
			the task on the list of tasks waiting to receive from the queue. */
			if( prvIsQueueEmpty( pxQueue ) != pdFALSE )
 8005676:	6ab8      	ldr	r0, [r7, #40]	@ 0x28
 8005678:	f000 f916 	bl	80058a8 <prvIsQueueEmpty>
 800567c:	4603      	mov	r3, r0
 800567e:	2b00      	cmp	r3, #0
 8005680:	d017      	beq.n	80056b2 <xQueueReceive+0x192>
			{
				traceBLOCKING_ON_QUEUE_RECEIVE( pxQueue );
				vTaskPlaceOnEventList( &( pxQueue->xTasksWaitingToReceive ), xTicksToWait );
 8005682:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8005684:	3324      	adds	r3, #36	@ 0x24
 8005686:	687a      	ldr	r2, [r7, #4]
 8005688:	4611      	mov	r1, r2
 800568a:	4618      	mov	r0, r3
 800568c:	f000 fdd8 	bl	8006240 <vTaskPlaceOnEventList>
				prvUnlockQueue( pxQueue );
 8005690:	6ab8      	ldr	r0, [r7, #40]	@ 0x28
 8005692:	f000 f8b7 	bl	8005804 <prvUnlockQueue>
				if( xTaskResumeAll() == pdFALSE )
 8005696:	f000 fc05 	bl	8005ea4 <xTaskResumeAll>
 800569a:	4603      	mov	r3, r0
 800569c:	2b00      	cmp	r3, #0
 800569e:	d189      	bne.n	80055b4 <xQueueReceive+0x94>
				{
					portYIELD_WITHIN_API();
 80056a0:	4b0f      	ldr	r3, [pc, #60]	@ (80056e0 <xQueueReceive+0x1c0>)
 80056a2:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 80056a6:	601a      	str	r2, [r3, #0]
 80056a8:	f3bf 8f4f 	dsb	sy
 80056ac:	f3bf 8f6f 	isb	sy
 80056b0:	e780      	b.n	80055b4 <xQueueReceive+0x94>
			}
			else
			{
				/* The queue contains data again.  Loop back to try and read the
				data. */
				prvUnlockQueue( pxQueue );
 80056b2:	6ab8      	ldr	r0, [r7, #40]	@ 0x28
 80056b4:	f000 f8a6 	bl	8005804 <prvUnlockQueue>
				( void ) xTaskResumeAll();
 80056b8:	f000 fbf4 	bl	8005ea4 <xTaskResumeAll>
 80056bc:	e77a      	b.n	80055b4 <xQueueReceive+0x94>
		}
		else
		{
			/* Timed out.  If there is no data in the queue exit, otherwise loop
			back and attempt to read the data. */
			prvUnlockQueue( pxQueue );
 80056be:	6ab8      	ldr	r0, [r7, #40]	@ 0x28
 80056c0:	f000 f8a0 	bl	8005804 <prvUnlockQueue>
			( void ) xTaskResumeAll();
 80056c4:	f000 fbee 	bl	8005ea4 <xTaskResumeAll>

			if( prvIsQueueEmpty( pxQueue ) != pdFALSE )
 80056c8:	6ab8      	ldr	r0, [r7, #40]	@ 0x28
 80056ca:	f000 f8ed 	bl	80058a8 <prvIsQueueEmpty>
 80056ce:	4603      	mov	r3, r0
 80056d0:	2b00      	cmp	r3, #0
 80056d2:	f43f af6f 	beq.w	80055b4 <xQueueReceive+0x94>
			{
				traceQUEUE_RECEIVE_FAILED( pxQueue );
				return errQUEUE_EMPTY;
 80056d6:	2300      	movs	r3, #0
			{
				mtCOVERAGE_TEST_MARKER();
			}
		}
	} /*lint -restore */
}
 80056d8:	4618      	mov	r0, r3
 80056da:	3730      	adds	r7, #48	@ 0x30
 80056dc:	46bd      	mov	sp, r7
 80056de:	bd80      	pop	{r7, pc}
 80056e0:	e000ed04 	.word	0xe000ed04

080056e4 <prvCopyDataToQueue>:

#endif /* configUSE_MUTEXES */
/*-----------------------------------------------------------*/

static BaseType_t prvCopyDataToQueue( Queue_t * const pxQueue, const void *pvItemToQueue, const BaseType_t xPosition )
{
 80056e4:	b580      	push	{r7, lr}
 80056e6:	b086      	sub	sp, #24
 80056e8:	af00      	add	r7, sp, #0
 80056ea:	60f8      	str	r0, [r7, #12]
 80056ec:	60b9      	str	r1, [r7, #8]
 80056ee:	607a      	str	r2, [r7, #4]
BaseType_t xReturn = pdFALSE;
 80056f0:	2300      	movs	r3, #0
 80056f2:	617b      	str	r3, [r7, #20]
UBaseType_t uxMessagesWaiting;

	/* This function is called from a critical section. */

	uxMessagesWaiting = pxQueue->uxMessagesWaiting;
 80056f4:	68fb      	ldr	r3, [r7, #12]
 80056f6:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 80056f8:	613b      	str	r3, [r7, #16]

	if( pxQueue->uxItemSize == ( UBaseType_t ) 0 )
 80056fa:	68fb      	ldr	r3, [r7, #12]
 80056fc:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80056fe:	2b00      	cmp	r3, #0
 8005700:	d10d      	bne.n	800571e <prvCopyDataToQueue+0x3a>
	{
		#if ( configUSE_MUTEXES == 1 )
		{
			if( pxQueue->uxQueueType == queueQUEUE_IS_MUTEX )
 8005702:	68fb      	ldr	r3, [r7, #12]
 8005704:	681b      	ldr	r3, [r3, #0]
 8005706:	2b00      	cmp	r3, #0
 8005708:	d14d      	bne.n	80057a6 <prvCopyDataToQueue+0xc2>
			{
				/* The mutex is no longer being held. */
				xReturn = xTaskPriorityDisinherit( pxQueue->u.xSemaphore.xMutexHolder );
 800570a:	68fb      	ldr	r3, [r7, #12]
 800570c:	689b      	ldr	r3, [r3, #8]
 800570e:	4618      	mov	r0, r3
 8005710:	f000 ffcc 	bl	80066ac <xTaskPriorityDisinherit>
 8005714:	6178      	str	r0, [r7, #20]
				pxQueue->u.xSemaphore.xMutexHolder = NULL;
 8005716:	68fb      	ldr	r3, [r7, #12]
 8005718:	2200      	movs	r2, #0
 800571a:	609a      	str	r2, [r3, #8]
 800571c:	e043      	b.n	80057a6 <prvCopyDataToQueue+0xc2>
				mtCOVERAGE_TEST_MARKER();
			}
		}
		#endif /* configUSE_MUTEXES */
	}
	else if( xPosition == queueSEND_TO_BACK )
 800571e:	687b      	ldr	r3, [r7, #4]
 8005720:	2b00      	cmp	r3, #0
 8005722:	d119      	bne.n	8005758 <prvCopyDataToQueue+0x74>
	{
		( void ) memcpy( ( void * ) pxQueue->pcWriteTo, pvItemToQueue, ( size_t ) pxQueue->uxItemSize ); /*lint !e961 !e418 !e9087 MISRA exception as the casts are only redundant for some ports, plus previous logic ensures a null pointer can only be passed to memcpy() if the copy size is 0.  Cast to void required by function signature and safe as no alignment requirement and copy length specified in bytes. */
 8005724:	68fb      	ldr	r3, [r7, #12]
 8005726:	6858      	ldr	r0, [r3, #4]
 8005728:	68fb      	ldr	r3, [r7, #12]
 800572a:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800572c:	461a      	mov	r2, r3
 800572e:	68b9      	ldr	r1, [r7, #8]
 8005730:	f002 fb05 	bl	8007d3e <memcpy>
		pxQueue->pcWriteTo += pxQueue->uxItemSize; /*lint !e9016 Pointer arithmetic on char types ok, especially in this use case where it is the clearest way of conveying intent. */
 8005734:	68fb      	ldr	r3, [r7, #12]
 8005736:	685a      	ldr	r2, [r3, #4]
 8005738:	68fb      	ldr	r3, [r7, #12]
 800573a:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800573c:	441a      	add	r2, r3
 800573e:	68fb      	ldr	r3, [r7, #12]
 8005740:	605a      	str	r2, [r3, #4]
		if( pxQueue->pcWriteTo >= pxQueue->u.xQueue.pcTail ) /*lint !e946 MISRA exception justified as comparison of pointers is the cleanest solution. */
 8005742:	68fb      	ldr	r3, [r7, #12]
 8005744:	685a      	ldr	r2, [r3, #4]
 8005746:	68fb      	ldr	r3, [r7, #12]
 8005748:	689b      	ldr	r3, [r3, #8]
 800574a:	429a      	cmp	r2, r3
 800574c:	d32b      	bcc.n	80057a6 <prvCopyDataToQueue+0xc2>
		{
			pxQueue->pcWriteTo = pxQueue->pcHead;
 800574e:	68fb      	ldr	r3, [r7, #12]
 8005750:	681a      	ldr	r2, [r3, #0]
 8005752:	68fb      	ldr	r3, [r7, #12]
 8005754:	605a      	str	r2, [r3, #4]
 8005756:	e026      	b.n	80057a6 <prvCopyDataToQueue+0xc2>
			mtCOVERAGE_TEST_MARKER();
		}
	}
	else
	{
		( void ) memcpy( ( void * ) pxQueue->u.xQueue.pcReadFrom, pvItemToQueue, ( size_t ) pxQueue->uxItemSize ); /*lint !e961 !e9087 !e418 MISRA exception as the casts are only redundant for some ports.  Cast to void required by function signature and safe as no alignment requirement and copy length specified in bytes.  Assert checks null pointer only used when length is 0. */
 8005758:	68fb      	ldr	r3, [r7, #12]
 800575a:	68d8      	ldr	r0, [r3, #12]
 800575c:	68fb      	ldr	r3, [r7, #12]
 800575e:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8005760:	461a      	mov	r2, r3
 8005762:	68b9      	ldr	r1, [r7, #8]
 8005764:	f002 faeb 	bl	8007d3e <memcpy>
		pxQueue->u.xQueue.pcReadFrom -= pxQueue->uxItemSize;
 8005768:	68fb      	ldr	r3, [r7, #12]
 800576a:	68da      	ldr	r2, [r3, #12]
 800576c:	68fb      	ldr	r3, [r7, #12]
 800576e:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8005770:	425b      	negs	r3, r3
 8005772:	441a      	add	r2, r3
 8005774:	68fb      	ldr	r3, [r7, #12]
 8005776:	60da      	str	r2, [r3, #12]
		if( pxQueue->u.xQueue.pcReadFrom < pxQueue->pcHead ) /*lint !e946 MISRA exception justified as comparison of pointers is the cleanest solution. */
 8005778:	68fb      	ldr	r3, [r7, #12]
 800577a:	68da      	ldr	r2, [r3, #12]
 800577c:	68fb      	ldr	r3, [r7, #12]
 800577e:	681b      	ldr	r3, [r3, #0]
 8005780:	429a      	cmp	r2, r3
 8005782:	d207      	bcs.n	8005794 <prvCopyDataToQueue+0xb0>
		{
			pxQueue->u.xQueue.pcReadFrom = ( pxQueue->u.xQueue.pcTail - pxQueue->uxItemSize );
 8005784:	68fb      	ldr	r3, [r7, #12]
 8005786:	689a      	ldr	r2, [r3, #8]
 8005788:	68fb      	ldr	r3, [r7, #12]
 800578a:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800578c:	425b      	negs	r3, r3
 800578e:	441a      	add	r2, r3
 8005790:	68fb      	ldr	r3, [r7, #12]
 8005792:	60da      	str	r2, [r3, #12]
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}

		if( xPosition == queueOVERWRITE )
 8005794:	687b      	ldr	r3, [r7, #4]
 8005796:	2b02      	cmp	r3, #2
 8005798:	d105      	bne.n	80057a6 <prvCopyDataToQueue+0xc2>
		{
			if( uxMessagesWaiting > ( UBaseType_t ) 0 )
 800579a:	693b      	ldr	r3, [r7, #16]
 800579c:	2b00      	cmp	r3, #0
 800579e:	d002      	beq.n	80057a6 <prvCopyDataToQueue+0xc2>
			{
				/* An item is not being added but overwritten, so subtract
				one from the recorded number of items in the queue so when
				one is added again below the number of recorded items remains
				correct. */
				--uxMessagesWaiting;
 80057a0:	693b      	ldr	r3, [r7, #16]
 80057a2:	3b01      	subs	r3, #1
 80057a4:	613b      	str	r3, [r7, #16]
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}

	pxQueue->uxMessagesWaiting = uxMessagesWaiting + ( UBaseType_t ) 1;
 80057a6:	693b      	ldr	r3, [r7, #16]
 80057a8:	1c5a      	adds	r2, r3, #1
 80057aa:	68fb      	ldr	r3, [r7, #12]
 80057ac:	639a      	str	r2, [r3, #56]	@ 0x38

	return xReturn;
 80057ae:	697b      	ldr	r3, [r7, #20]
}
 80057b0:	4618      	mov	r0, r3
 80057b2:	3718      	adds	r7, #24
 80057b4:	46bd      	mov	sp, r7
 80057b6:	bd80      	pop	{r7, pc}

080057b8 <prvCopyDataFromQueue>:
/*-----------------------------------------------------------*/

static void prvCopyDataFromQueue( Queue_t * const pxQueue, void * const pvBuffer )
{
 80057b8:	b580      	push	{r7, lr}
 80057ba:	b082      	sub	sp, #8
 80057bc:	af00      	add	r7, sp, #0
 80057be:	6078      	str	r0, [r7, #4]
 80057c0:	6039      	str	r1, [r7, #0]
	if( pxQueue->uxItemSize != ( UBaseType_t ) 0 )
 80057c2:	687b      	ldr	r3, [r7, #4]
 80057c4:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80057c6:	2b00      	cmp	r3, #0
 80057c8:	d018      	beq.n	80057fc <prvCopyDataFromQueue+0x44>
	{
		pxQueue->u.xQueue.pcReadFrom += pxQueue->uxItemSize; /*lint !e9016 Pointer arithmetic on char types ok, especially in this use case where it is the clearest way of conveying intent. */
 80057ca:	687b      	ldr	r3, [r7, #4]
 80057cc:	68da      	ldr	r2, [r3, #12]
 80057ce:	687b      	ldr	r3, [r7, #4]
 80057d0:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80057d2:	441a      	add	r2, r3
 80057d4:	687b      	ldr	r3, [r7, #4]
 80057d6:	60da      	str	r2, [r3, #12]
		if( pxQueue->u.xQueue.pcReadFrom >= pxQueue->u.xQueue.pcTail ) /*lint !e946 MISRA exception justified as use of the relational operator is the cleanest solutions. */
 80057d8:	687b      	ldr	r3, [r7, #4]
 80057da:	68da      	ldr	r2, [r3, #12]
 80057dc:	687b      	ldr	r3, [r7, #4]
 80057de:	689b      	ldr	r3, [r3, #8]
 80057e0:	429a      	cmp	r2, r3
 80057e2:	d303      	bcc.n	80057ec <prvCopyDataFromQueue+0x34>
		{
			pxQueue->u.xQueue.pcReadFrom = pxQueue->pcHead;
 80057e4:	687b      	ldr	r3, [r7, #4]
 80057e6:	681a      	ldr	r2, [r3, #0]
 80057e8:	687b      	ldr	r3, [r7, #4]
 80057ea:	60da      	str	r2, [r3, #12]
		}
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
		( void ) memcpy( ( void * ) pvBuffer, ( void * ) pxQueue->u.xQueue.pcReadFrom, ( size_t ) pxQueue->uxItemSize ); /*lint !e961 !e418 !e9087 MISRA exception as the casts are only redundant for some ports.  Also previous logic ensures a null pointer can only be passed to memcpy() when the count is 0.  Cast to void required by function signature and safe as no alignment requirement and copy length specified in bytes. */
 80057ec:	687b      	ldr	r3, [r7, #4]
 80057ee:	68d9      	ldr	r1, [r3, #12]
 80057f0:	687b      	ldr	r3, [r7, #4]
 80057f2:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80057f4:	461a      	mov	r2, r3
 80057f6:	6838      	ldr	r0, [r7, #0]
 80057f8:	f002 faa1 	bl	8007d3e <memcpy>
	}
}
 80057fc:	bf00      	nop
 80057fe:	3708      	adds	r7, #8
 8005800:	46bd      	mov	sp, r7
 8005802:	bd80      	pop	{r7, pc}

08005804 <prvUnlockQueue>:
/*-----------------------------------------------------------*/

static void prvUnlockQueue( Queue_t * const pxQueue )
{
 8005804:	b580      	push	{r7, lr}
 8005806:	b084      	sub	sp, #16
 8005808:	af00      	add	r7, sp, #0
 800580a:	6078      	str	r0, [r7, #4]

	/* The lock counts contains the number of extra data items placed or
	removed from the queue while the queue was locked.  When a queue is
	locked items can be added or removed, but the event lists cannot be
	updated. */
	taskENTER_CRITICAL();
 800580c:	f001 fc9c 	bl	8007148 <vPortEnterCritical>
	{
		int8_t cTxLock = pxQueue->cTxLock;
 8005810:	687b      	ldr	r3, [r7, #4]
 8005812:	f893 3045 	ldrb.w	r3, [r3, #69]	@ 0x45
 8005816:	73fb      	strb	r3, [r7, #15]

		/* See if data was added to the queue while it was locked. */
		while( cTxLock > queueLOCKED_UNMODIFIED )
 8005818:	e011      	b.n	800583e <prvUnlockQueue+0x3a>
			}
			#else /* configUSE_QUEUE_SETS */
			{
				/* Tasks that are removed from the event list will get added to
				the pending ready list as the scheduler is still suspended. */
				if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToReceive ) ) == pdFALSE )
 800581a:	687b      	ldr	r3, [r7, #4]
 800581c:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800581e:	2b00      	cmp	r3, #0
 8005820:	d012      	beq.n	8005848 <prvUnlockQueue+0x44>
				{
					if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToReceive ) ) != pdFALSE )
 8005822:	687b      	ldr	r3, [r7, #4]
 8005824:	3324      	adds	r3, #36	@ 0x24
 8005826:	4618      	mov	r0, r3
 8005828:	f000 fd5c 	bl	80062e4 <xTaskRemoveFromEventList>
 800582c:	4603      	mov	r3, r0
 800582e:	2b00      	cmp	r3, #0
 8005830:	d001      	beq.n	8005836 <prvUnlockQueue+0x32>
					{
						/* The task waiting has a higher priority so record that
						a context switch is required. */
						vTaskMissedYield();
 8005832:	f000 fe35 	bl	80064a0 <vTaskMissedYield>
					break;
				}
			}
			#endif /* configUSE_QUEUE_SETS */

			--cTxLock;
 8005836:	7bfb      	ldrb	r3, [r7, #15]
 8005838:	3b01      	subs	r3, #1
 800583a:	b2db      	uxtb	r3, r3
 800583c:	73fb      	strb	r3, [r7, #15]
		while( cTxLock > queueLOCKED_UNMODIFIED )
 800583e:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8005842:	2b00      	cmp	r3, #0
 8005844:	dce9      	bgt.n	800581a <prvUnlockQueue+0x16>
 8005846:	e000      	b.n	800584a <prvUnlockQueue+0x46>
					break;
 8005848:	bf00      	nop
		}

		pxQueue->cTxLock = queueUNLOCKED;
 800584a:	687b      	ldr	r3, [r7, #4]
 800584c:	22ff      	movs	r2, #255	@ 0xff
 800584e:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45
	}
	taskEXIT_CRITICAL();
 8005852:	f001 fcab 	bl	80071ac <vPortExitCritical>

	/* Do the same for the Rx lock. */
	taskENTER_CRITICAL();
 8005856:	f001 fc77 	bl	8007148 <vPortEnterCritical>
	{
		int8_t cRxLock = pxQueue->cRxLock;
 800585a:	687b      	ldr	r3, [r7, #4]
 800585c:	f893 3044 	ldrb.w	r3, [r3, #68]	@ 0x44
 8005860:	73bb      	strb	r3, [r7, #14]

		while( cRxLock > queueLOCKED_UNMODIFIED )
 8005862:	e011      	b.n	8005888 <prvUnlockQueue+0x84>
		{
			if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToSend ) ) == pdFALSE )
 8005864:	687b      	ldr	r3, [r7, #4]
 8005866:	691b      	ldr	r3, [r3, #16]
 8005868:	2b00      	cmp	r3, #0
 800586a:	d012      	beq.n	8005892 <prvUnlockQueue+0x8e>
			{
				if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToSend ) ) != pdFALSE )
 800586c:	687b      	ldr	r3, [r7, #4]
 800586e:	3310      	adds	r3, #16
 8005870:	4618      	mov	r0, r3
 8005872:	f000 fd37 	bl	80062e4 <xTaskRemoveFromEventList>
 8005876:	4603      	mov	r3, r0
 8005878:	2b00      	cmp	r3, #0
 800587a:	d001      	beq.n	8005880 <prvUnlockQueue+0x7c>
				{
					vTaskMissedYield();
 800587c:	f000 fe10 	bl	80064a0 <vTaskMissedYield>
				else
				{
					mtCOVERAGE_TEST_MARKER();
				}

				--cRxLock;
 8005880:	7bbb      	ldrb	r3, [r7, #14]
 8005882:	3b01      	subs	r3, #1
 8005884:	b2db      	uxtb	r3, r3
 8005886:	73bb      	strb	r3, [r7, #14]
		while( cRxLock > queueLOCKED_UNMODIFIED )
 8005888:	f997 300e 	ldrsb.w	r3, [r7, #14]
 800588c:	2b00      	cmp	r3, #0
 800588e:	dce9      	bgt.n	8005864 <prvUnlockQueue+0x60>
 8005890:	e000      	b.n	8005894 <prvUnlockQueue+0x90>
			}
			else
			{
				break;
 8005892:	bf00      	nop
			}
		}

		pxQueue->cRxLock = queueUNLOCKED;
 8005894:	687b      	ldr	r3, [r7, #4]
 8005896:	22ff      	movs	r2, #255	@ 0xff
 8005898:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
	}
	taskEXIT_CRITICAL();
 800589c:	f001 fc86 	bl	80071ac <vPortExitCritical>
}
 80058a0:	bf00      	nop
 80058a2:	3710      	adds	r7, #16
 80058a4:	46bd      	mov	sp, r7
 80058a6:	bd80      	pop	{r7, pc}

080058a8 <prvIsQueueEmpty>:
/*-----------------------------------------------------------*/

static BaseType_t prvIsQueueEmpty( const Queue_t *pxQueue )
{
 80058a8:	b580      	push	{r7, lr}
 80058aa:	b084      	sub	sp, #16
 80058ac:	af00      	add	r7, sp, #0
 80058ae:	6078      	str	r0, [r7, #4]
BaseType_t xReturn;

	taskENTER_CRITICAL();
 80058b0:	f001 fc4a 	bl	8007148 <vPortEnterCritical>
	{
		if( pxQueue->uxMessagesWaiting == ( UBaseType_t )  0 )
 80058b4:	687b      	ldr	r3, [r7, #4]
 80058b6:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 80058b8:	2b00      	cmp	r3, #0
 80058ba:	d102      	bne.n	80058c2 <prvIsQueueEmpty+0x1a>
		{
			xReturn = pdTRUE;
 80058bc:	2301      	movs	r3, #1
 80058be:	60fb      	str	r3, [r7, #12]
 80058c0:	e001      	b.n	80058c6 <prvIsQueueEmpty+0x1e>
		}
		else
		{
			xReturn = pdFALSE;
 80058c2:	2300      	movs	r3, #0
 80058c4:	60fb      	str	r3, [r7, #12]
		}
	}
	taskEXIT_CRITICAL();
 80058c6:	f001 fc71 	bl	80071ac <vPortExitCritical>

	return xReturn;
 80058ca:	68fb      	ldr	r3, [r7, #12]
}
 80058cc:	4618      	mov	r0, r3
 80058ce:	3710      	adds	r7, #16
 80058d0:	46bd      	mov	sp, r7
 80058d2:	bd80      	pop	{r7, pc}

080058d4 <prvIsQueueFull>:
	return xReturn;
} /*lint !e818 xQueue could not be pointer to const because it is a typedef. */
/*-----------------------------------------------------------*/

static BaseType_t prvIsQueueFull( const Queue_t *pxQueue )
{
 80058d4:	b580      	push	{r7, lr}
 80058d6:	b084      	sub	sp, #16
 80058d8:	af00      	add	r7, sp, #0
 80058da:	6078      	str	r0, [r7, #4]
BaseType_t xReturn;

	taskENTER_CRITICAL();
 80058dc:	f001 fc34 	bl	8007148 <vPortEnterCritical>
	{
		if( pxQueue->uxMessagesWaiting == pxQueue->uxLength )
 80058e0:	687b      	ldr	r3, [r7, #4]
 80058e2:	6b9a      	ldr	r2, [r3, #56]	@ 0x38
 80058e4:	687b      	ldr	r3, [r7, #4]
 80058e6:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 80058e8:	429a      	cmp	r2, r3
 80058ea:	d102      	bne.n	80058f2 <prvIsQueueFull+0x1e>
		{
			xReturn = pdTRUE;
 80058ec:	2301      	movs	r3, #1
 80058ee:	60fb      	str	r3, [r7, #12]
 80058f0:	e001      	b.n	80058f6 <prvIsQueueFull+0x22>
		}
		else
		{
			xReturn = pdFALSE;
 80058f2:	2300      	movs	r3, #0
 80058f4:	60fb      	str	r3, [r7, #12]
		}
	}
	taskEXIT_CRITICAL();
 80058f6:	f001 fc59 	bl	80071ac <vPortExitCritical>

	return xReturn;
 80058fa:	68fb      	ldr	r3, [r7, #12]
}
 80058fc:	4618      	mov	r0, r3
 80058fe:	3710      	adds	r7, #16
 8005900:	46bd      	mov	sp, r7
 8005902:	bd80      	pop	{r7, pc}

08005904 <vQueueAddToRegistry>:
/*-----------------------------------------------------------*/

#if ( configQUEUE_REGISTRY_SIZE > 0 )

	void vQueueAddToRegistry( QueueHandle_t xQueue, const char *pcQueueName ) /*lint !e971 Unqualified char types are allowed for strings and single characters only. */
	{
 8005904:	b480      	push	{r7}
 8005906:	b085      	sub	sp, #20
 8005908:	af00      	add	r7, sp, #0
 800590a:	6078      	str	r0, [r7, #4]
 800590c:	6039      	str	r1, [r7, #0]
	UBaseType_t ux;

		/* See if there is an empty space in the registry.  A NULL name denotes
		a free slot. */
		for( ux = ( UBaseType_t ) 0U; ux < ( UBaseType_t ) configQUEUE_REGISTRY_SIZE; ux++ )
 800590e:	2300      	movs	r3, #0
 8005910:	60fb      	str	r3, [r7, #12]
 8005912:	e014      	b.n	800593e <vQueueAddToRegistry+0x3a>
		{
			if( xQueueRegistry[ ux ].pcQueueName == NULL )
 8005914:	4a0f      	ldr	r2, [pc, #60]	@ (8005954 <vQueueAddToRegistry+0x50>)
 8005916:	68fb      	ldr	r3, [r7, #12]
 8005918:	f852 3033 	ldr.w	r3, [r2, r3, lsl #3]
 800591c:	2b00      	cmp	r3, #0
 800591e:	d10b      	bne.n	8005938 <vQueueAddToRegistry+0x34>
			{
				/* Store the information on this queue. */
				xQueueRegistry[ ux ].pcQueueName = pcQueueName;
 8005920:	490c      	ldr	r1, [pc, #48]	@ (8005954 <vQueueAddToRegistry+0x50>)
 8005922:	68fb      	ldr	r3, [r7, #12]
 8005924:	683a      	ldr	r2, [r7, #0]
 8005926:	f841 2033 	str.w	r2, [r1, r3, lsl #3]
				xQueueRegistry[ ux ].xHandle = xQueue;
 800592a:	4a0a      	ldr	r2, [pc, #40]	@ (8005954 <vQueueAddToRegistry+0x50>)
 800592c:	68fb      	ldr	r3, [r7, #12]
 800592e:	00db      	lsls	r3, r3, #3
 8005930:	4413      	add	r3, r2
 8005932:	687a      	ldr	r2, [r7, #4]
 8005934:	605a      	str	r2, [r3, #4]

				traceQUEUE_REGISTRY_ADD( xQueue, pcQueueName );
				break;
 8005936:	e006      	b.n	8005946 <vQueueAddToRegistry+0x42>
		for( ux = ( UBaseType_t ) 0U; ux < ( UBaseType_t ) configQUEUE_REGISTRY_SIZE; ux++ )
 8005938:	68fb      	ldr	r3, [r7, #12]
 800593a:	3301      	adds	r3, #1
 800593c:	60fb      	str	r3, [r7, #12]
 800593e:	68fb      	ldr	r3, [r7, #12]
 8005940:	2b07      	cmp	r3, #7
 8005942:	d9e7      	bls.n	8005914 <vQueueAddToRegistry+0x10>
			else
			{
				mtCOVERAGE_TEST_MARKER();
			}
		}
	}
 8005944:	bf00      	nop
 8005946:	bf00      	nop
 8005948:	3714      	adds	r7, #20
 800594a:	46bd      	mov	sp, r7
 800594c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005950:	4770      	bx	lr
 8005952:	bf00      	nop
 8005954:	200009b0 	.word	0x200009b0

08005958 <vQueueWaitForMessageRestricted>:
/*-----------------------------------------------------------*/

#if ( configUSE_TIMERS == 1 )

	void vQueueWaitForMessageRestricted( QueueHandle_t xQueue, TickType_t xTicksToWait, const BaseType_t xWaitIndefinitely )
	{
 8005958:	b580      	push	{r7, lr}
 800595a:	b086      	sub	sp, #24
 800595c:	af00      	add	r7, sp, #0
 800595e:	60f8      	str	r0, [r7, #12]
 8005960:	60b9      	str	r1, [r7, #8]
 8005962:	607a      	str	r2, [r7, #4]
	Queue_t * const pxQueue = xQueue;
 8005964:	68fb      	ldr	r3, [r7, #12]
 8005966:	617b      	str	r3, [r7, #20]
		will not actually cause the task to block, just place it on a blocked
		list.  It will not block until the scheduler is unlocked - at which
		time a yield will be performed.  If an item is added to the queue while
		the queue is locked, and the calling task blocks on the queue, then the
		calling task will be immediately unblocked when the queue is unlocked. */
		prvLockQueue( pxQueue );
 8005968:	f001 fbee 	bl	8007148 <vPortEnterCritical>
 800596c:	697b      	ldr	r3, [r7, #20]
 800596e:	f893 3044 	ldrb.w	r3, [r3, #68]	@ 0x44
 8005972:	b25b      	sxtb	r3, r3
 8005974:	f1b3 3fff 	cmp.w	r3, #4294967295	@ 0xffffffff
 8005978:	d103      	bne.n	8005982 <vQueueWaitForMessageRestricted+0x2a>
 800597a:	697b      	ldr	r3, [r7, #20]
 800597c:	2200      	movs	r2, #0
 800597e:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
 8005982:	697b      	ldr	r3, [r7, #20]
 8005984:	f893 3045 	ldrb.w	r3, [r3, #69]	@ 0x45
 8005988:	b25b      	sxtb	r3, r3
 800598a:	f1b3 3fff 	cmp.w	r3, #4294967295	@ 0xffffffff
 800598e:	d103      	bne.n	8005998 <vQueueWaitForMessageRestricted+0x40>
 8005990:	697b      	ldr	r3, [r7, #20]
 8005992:	2200      	movs	r2, #0
 8005994:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45
 8005998:	f001 fc08 	bl	80071ac <vPortExitCritical>
		if( pxQueue->uxMessagesWaiting == ( UBaseType_t ) 0U )
 800599c:	697b      	ldr	r3, [r7, #20]
 800599e:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 80059a0:	2b00      	cmp	r3, #0
 80059a2:	d106      	bne.n	80059b2 <vQueueWaitForMessageRestricted+0x5a>
		{
			/* There is nothing in the queue, block for the specified period. */
			vTaskPlaceOnEventListRestricted( &( pxQueue->xTasksWaitingToReceive ), xTicksToWait, xWaitIndefinitely );
 80059a4:	697b      	ldr	r3, [r7, #20]
 80059a6:	3324      	adds	r3, #36	@ 0x24
 80059a8:	687a      	ldr	r2, [r7, #4]
 80059aa:	68b9      	ldr	r1, [r7, #8]
 80059ac:	4618      	mov	r0, r3
 80059ae:	f000 fc6d 	bl	800628c <vTaskPlaceOnEventListRestricted>
		}
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
		prvUnlockQueue( pxQueue );
 80059b2:	6978      	ldr	r0, [r7, #20]
 80059b4:	f7ff ff26 	bl	8005804 <prvUnlockQueue>
	}
 80059b8:	bf00      	nop
 80059ba:	3718      	adds	r7, #24
 80059bc:	46bd      	mov	sp, r7
 80059be:	bd80      	pop	{r7, pc}

080059c0 <xTaskCreateStatic>:
									const uint32_t ulStackDepth,
									void * const pvParameters,
									UBaseType_t uxPriority,
									StackType_t * const puxStackBuffer,
									StaticTask_t * const pxTaskBuffer )
	{
 80059c0:	b580      	push	{r7, lr}
 80059c2:	b08e      	sub	sp, #56	@ 0x38
 80059c4:	af04      	add	r7, sp, #16
 80059c6:	60f8      	str	r0, [r7, #12]
 80059c8:	60b9      	str	r1, [r7, #8]
 80059ca:	607a      	str	r2, [r7, #4]
 80059cc:	603b      	str	r3, [r7, #0]
	TCB_t *pxNewTCB;
	TaskHandle_t xReturn;

		configASSERT( puxStackBuffer != NULL );
 80059ce:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 80059d0:	2b00      	cmp	r3, #0
 80059d2:	d10b      	bne.n	80059ec <xTaskCreateStatic+0x2c>
	__asm volatile
 80059d4:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80059d8:	f383 8811 	msr	BASEPRI, r3
 80059dc:	f3bf 8f6f 	isb	sy
 80059e0:	f3bf 8f4f 	dsb	sy
 80059e4:	623b      	str	r3, [r7, #32]
}
 80059e6:	bf00      	nop
 80059e8:	bf00      	nop
 80059ea:	e7fd      	b.n	80059e8 <xTaskCreateStatic+0x28>
		configASSERT( pxTaskBuffer != NULL );
 80059ec:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 80059ee:	2b00      	cmp	r3, #0
 80059f0:	d10b      	bne.n	8005a0a <xTaskCreateStatic+0x4a>
	__asm volatile
 80059f2:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80059f6:	f383 8811 	msr	BASEPRI, r3
 80059fa:	f3bf 8f6f 	isb	sy
 80059fe:	f3bf 8f4f 	dsb	sy
 8005a02:	61fb      	str	r3, [r7, #28]
}
 8005a04:	bf00      	nop
 8005a06:	bf00      	nop
 8005a08:	e7fd      	b.n	8005a06 <xTaskCreateStatic+0x46>
		#if( configASSERT_DEFINED == 1 )
		{
			/* Sanity check that the size of the structure used to declare a
			variable of type StaticTask_t equals the size of the real task
			structure. */
			volatile size_t xSize = sizeof( StaticTask_t );
 8005a0a:	23a8      	movs	r3, #168	@ 0xa8
 8005a0c:	613b      	str	r3, [r7, #16]
			configASSERT( xSize == sizeof( TCB_t ) );
 8005a0e:	693b      	ldr	r3, [r7, #16]
 8005a10:	2ba8      	cmp	r3, #168	@ 0xa8
 8005a12:	d00b      	beq.n	8005a2c <xTaskCreateStatic+0x6c>
	__asm volatile
 8005a14:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8005a18:	f383 8811 	msr	BASEPRI, r3
 8005a1c:	f3bf 8f6f 	isb	sy
 8005a20:	f3bf 8f4f 	dsb	sy
 8005a24:	61bb      	str	r3, [r7, #24]
}
 8005a26:	bf00      	nop
 8005a28:	bf00      	nop
 8005a2a:	e7fd      	b.n	8005a28 <xTaskCreateStatic+0x68>
			( void ) xSize; /* Prevent lint warning when configASSERT() is not used. */
 8005a2c:	693b      	ldr	r3, [r7, #16]
		}
		#endif /* configASSERT_DEFINED */


		if( ( pxTaskBuffer != NULL ) && ( puxStackBuffer != NULL ) )
 8005a2e:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8005a30:	2b00      	cmp	r3, #0
 8005a32:	d01e      	beq.n	8005a72 <xTaskCreateStatic+0xb2>
 8005a34:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8005a36:	2b00      	cmp	r3, #0
 8005a38:	d01b      	beq.n	8005a72 <xTaskCreateStatic+0xb2>
		{
			/* The memory used for the task's TCB and stack are passed into this
			function - use them. */
			pxNewTCB = ( TCB_t * ) pxTaskBuffer; /*lint !e740 !e9087 Unusual cast is ok as the structures are designed to have the same alignment, and the size is checked by an assert. */
 8005a3a:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8005a3c:	627b      	str	r3, [r7, #36]	@ 0x24
			pxNewTCB->pxStack = ( StackType_t * ) puxStackBuffer;
 8005a3e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8005a40:	6b7a      	ldr	r2, [r7, #52]	@ 0x34
 8005a42:	631a      	str	r2, [r3, #48]	@ 0x30

			#if( tskSTATIC_AND_DYNAMIC_ALLOCATION_POSSIBLE != 0 ) /*lint !e731 !e9029 Macro has been consolidated for readability reasons. */
			{
				/* Tasks can be created statically or dynamically, so note this
				task was created statically in case the task is later deleted. */
				pxNewTCB->ucStaticallyAllocated = tskSTATICALLY_ALLOCATED_STACK_AND_TCB;
 8005a44:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8005a46:	2202      	movs	r2, #2
 8005a48:	f883 20a5 	strb.w	r2, [r3, #165]	@ 0xa5
			}
			#endif /* tskSTATIC_AND_DYNAMIC_ALLOCATION_POSSIBLE */

			prvInitialiseNewTask( pxTaskCode, pcName, ulStackDepth, pvParameters, uxPriority, &xReturn, pxNewTCB, NULL );
 8005a4c:	2300      	movs	r3, #0
 8005a4e:	9303      	str	r3, [sp, #12]
 8005a50:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8005a52:	9302      	str	r3, [sp, #8]
 8005a54:	f107 0314 	add.w	r3, r7, #20
 8005a58:	9301      	str	r3, [sp, #4]
 8005a5a:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8005a5c:	9300      	str	r3, [sp, #0]
 8005a5e:	683b      	ldr	r3, [r7, #0]
 8005a60:	687a      	ldr	r2, [r7, #4]
 8005a62:	68b9      	ldr	r1, [r7, #8]
 8005a64:	68f8      	ldr	r0, [r7, #12]
 8005a66:	f000 f851 	bl	8005b0c <prvInitialiseNewTask>
			prvAddNewTaskToReadyList( pxNewTCB );
 8005a6a:	6a78      	ldr	r0, [r7, #36]	@ 0x24
 8005a6c:	f000 f8f6 	bl	8005c5c <prvAddNewTaskToReadyList>
 8005a70:	e001      	b.n	8005a76 <xTaskCreateStatic+0xb6>
		}
		else
		{
			xReturn = NULL;
 8005a72:	2300      	movs	r3, #0
 8005a74:	617b      	str	r3, [r7, #20]
		}

		return xReturn;
 8005a76:	697b      	ldr	r3, [r7, #20]
	}
 8005a78:	4618      	mov	r0, r3
 8005a7a:	3728      	adds	r7, #40	@ 0x28
 8005a7c:	46bd      	mov	sp, r7
 8005a7e:	bd80      	pop	{r7, pc}

08005a80 <xTaskCreate>:
							const char * const pcName,		/*lint !e971 Unqualified char types are allowed for strings and single characters only. */
							const configSTACK_DEPTH_TYPE usStackDepth,
							void * const pvParameters,
							UBaseType_t uxPriority,
							TaskHandle_t * const pxCreatedTask )
	{
 8005a80:	b580      	push	{r7, lr}
 8005a82:	b08c      	sub	sp, #48	@ 0x30
 8005a84:	af04      	add	r7, sp, #16
 8005a86:	60f8      	str	r0, [r7, #12]
 8005a88:	60b9      	str	r1, [r7, #8]
 8005a8a:	603b      	str	r3, [r7, #0]
 8005a8c:	4613      	mov	r3, r2
 8005a8e:	80fb      	strh	r3, [r7, #6]
		#else /* portSTACK_GROWTH */
		{
		StackType_t *pxStack;

			/* Allocate space for the stack used by the task being created. */
			pxStack = pvPortMalloc( ( ( ( size_t ) usStackDepth ) * sizeof( StackType_t ) ) ); /*lint !e9079 All values returned by pvPortMalloc() have at least the alignment required by the MCU's stack and this allocation is the stack. */
 8005a90:	88fb      	ldrh	r3, [r7, #6]
 8005a92:	009b      	lsls	r3, r3, #2
 8005a94:	4618      	mov	r0, r3
 8005a96:	f001 fc79 	bl	800738c <pvPortMalloc>
 8005a9a:	6178      	str	r0, [r7, #20]

			if( pxStack != NULL )
 8005a9c:	697b      	ldr	r3, [r7, #20]
 8005a9e:	2b00      	cmp	r3, #0
 8005aa0:	d00e      	beq.n	8005ac0 <xTaskCreate+0x40>
			{
				/* Allocate space for the TCB. */
				pxNewTCB = ( TCB_t * ) pvPortMalloc( sizeof( TCB_t ) ); /*lint !e9087 !e9079 All values returned by pvPortMalloc() have at least the alignment required by the MCU's stack, and the first member of TCB_t is always a pointer to the task's stack. */
 8005aa2:	20a8      	movs	r0, #168	@ 0xa8
 8005aa4:	f001 fc72 	bl	800738c <pvPortMalloc>
 8005aa8:	61f8      	str	r0, [r7, #28]

				if( pxNewTCB != NULL )
 8005aaa:	69fb      	ldr	r3, [r7, #28]
 8005aac:	2b00      	cmp	r3, #0
 8005aae:	d003      	beq.n	8005ab8 <xTaskCreate+0x38>
				{
					/* Store the stack location in the TCB. */
					pxNewTCB->pxStack = pxStack;
 8005ab0:	69fb      	ldr	r3, [r7, #28]
 8005ab2:	697a      	ldr	r2, [r7, #20]
 8005ab4:	631a      	str	r2, [r3, #48]	@ 0x30
 8005ab6:	e005      	b.n	8005ac4 <xTaskCreate+0x44>
				}
				else
				{
					/* The stack cannot be used as the TCB was not created.  Free
					it again. */
					vPortFree( pxStack );
 8005ab8:	6978      	ldr	r0, [r7, #20]
 8005aba:	f001 fd35 	bl	8007528 <vPortFree>
 8005abe:	e001      	b.n	8005ac4 <xTaskCreate+0x44>
				}
			}
			else
			{
				pxNewTCB = NULL;
 8005ac0:	2300      	movs	r3, #0
 8005ac2:	61fb      	str	r3, [r7, #28]
			}
		}
		#endif /* portSTACK_GROWTH */

		if( pxNewTCB != NULL )
 8005ac4:	69fb      	ldr	r3, [r7, #28]
 8005ac6:	2b00      	cmp	r3, #0
 8005ac8:	d017      	beq.n	8005afa <xTaskCreate+0x7a>
		{
			#if( tskSTATIC_AND_DYNAMIC_ALLOCATION_POSSIBLE != 0 ) /*lint !e9029 !e731 Macro has been consolidated for readability reasons. */
			{
				/* Tasks can be created statically or dynamically, so note this
				task was created dynamically in case it is later deleted. */
				pxNewTCB->ucStaticallyAllocated = tskDYNAMICALLY_ALLOCATED_STACK_AND_TCB;
 8005aca:	69fb      	ldr	r3, [r7, #28]
 8005acc:	2200      	movs	r2, #0
 8005ace:	f883 20a5 	strb.w	r2, [r3, #165]	@ 0xa5
			}
			#endif /* tskSTATIC_AND_DYNAMIC_ALLOCATION_POSSIBLE */

			prvInitialiseNewTask( pxTaskCode, pcName, ( uint32_t ) usStackDepth, pvParameters, uxPriority, pxCreatedTask, pxNewTCB, NULL );
 8005ad2:	88fa      	ldrh	r2, [r7, #6]
 8005ad4:	2300      	movs	r3, #0
 8005ad6:	9303      	str	r3, [sp, #12]
 8005ad8:	69fb      	ldr	r3, [r7, #28]
 8005ada:	9302      	str	r3, [sp, #8]
 8005adc:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8005ade:	9301      	str	r3, [sp, #4]
 8005ae0:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8005ae2:	9300      	str	r3, [sp, #0]
 8005ae4:	683b      	ldr	r3, [r7, #0]
 8005ae6:	68b9      	ldr	r1, [r7, #8]
 8005ae8:	68f8      	ldr	r0, [r7, #12]
 8005aea:	f000 f80f 	bl	8005b0c <prvInitialiseNewTask>
			prvAddNewTaskToReadyList( pxNewTCB );
 8005aee:	69f8      	ldr	r0, [r7, #28]
 8005af0:	f000 f8b4 	bl	8005c5c <prvAddNewTaskToReadyList>
			xReturn = pdPASS;
 8005af4:	2301      	movs	r3, #1
 8005af6:	61bb      	str	r3, [r7, #24]
 8005af8:	e002      	b.n	8005b00 <xTaskCreate+0x80>
		}
		else
		{
			xReturn = errCOULD_NOT_ALLOCATE_REQUIRED_MEMORY;
 8005afa:	f04f 33ff 	mov.w	r3, #4294967295	@ 0xffffffff
 8005afe:	61bb      	str	r3, [r7, #24]
		}

		return xReturn;
 8005b00:	69bb      	ldr	r3, [r7, #24]
	}
 8005b02:	4618      	mov	r0, r3
 8005b04:	3720      	adds	r7, #32
 8005b06:	46bd      	mov	sp, r7
 8005b08:	bd80      	pop	{r7, pc}
	...

08005b0c <prvInitialiseNewTask>:
									void * const pvParameters,
									UBaseType_t uxPriority,
									TaskHandle_t * const pxCreatedTask,
									TCB_t *pxNewTCB,
									const MemoryRegion_t * const xRegions )
{
 8005b0c:	b580      	push	{r7, lr}
 8005b0e:	b088      	sub	sp, #32
 8005b10:	af00      	add	r7, sp, #0
 8005b12:	60f8      	str	r0, [r7, #12]
 8005b14:	60b9      	str	r1, [r7, #8]
 8005b16:	607a      	str	r2, [r7, #4]
 8005b18:	603b      	str	r3, [r7, #0]

	/* Avoid dependency on memset() if it is not required. */
	#if( tskSET_NEW_STACKS_TO_KNOWN_VALUE == 1 )
	{
		/* Fill the stack with a known value to assist debugging. */
		( void ) memset( pxNewTCB->pxStack, ( int ) tskSTACK_FILL_BYTE, ( size_t ) ulStackDepth * sizeof( StackType_t ) );
 8005b1a:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8005b1c:	6b18      	ldr	r0, [r3, #48]	@ 0x30
 8005b1e:	687b      	ldr	r3, [r7, #4]
 8005b20:	009b      	lsls	r3, r3, #2
 8005b22:	461a      	mov	r2, r3
 8005b24:	21a5      	movs	r1, #165	@ 0xa5
 8005b26:	f002 f831 	bl	8007b8c <memset>
	grows from high memory to low (as per the 80x86) or vice versa.
	portSTACK_GROWTH is used to make the result positive or negative as required
	by the port. */
	#if( portSTACK_GROWTH < 0 )
	{
		pxTopOfStack = &( pxNewTCB->pxStack[ ulStackDepth - ( uint32_t ) 1 ] );
 8005b2a:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8005b2c:	6b1a      	ldr	r2, [r3, #48]	@ 0x30
 8005b2e:	687b      	ldr	r3, [r7, #4]
 8005b30:	f103 4380 	add.w	r3, r3, #1073741824	@ 0x40000000
 8005b34:	3b01      	subs	r3, #1
 8005b36:	009b      	lsls	r3, r3, #2
 8005b38:	4413      	add	r3, r2
 8005b3a:	61bb      	str	r3, [r7, #24]
		pxTopOfStack = ( StackType_t * ) ( ( ( portPOINTER_SIZE_TYPE ) pxTopOfStack ) & ( ~( ( portPOINTER_SIZE_TYPE ) portBYTE_ALIGNMENT_MASK ) ) ); /*lint !e923 !e9033 !e9078 MISRA exception.  Avoiding casts between pointers and integers is not practical.  Size differences accounted for using portPOINTER_SIZE_TYPE type.  Checked by assert(). */
 8005b3c:	69bb      	ldr	r3, [r7, #24]
 8005b3e:	f023 0307 	bic.w	r3, r3, #7
 8005b42:	61bb      	str	r3, [r7, #24]

		/* Check the alignment of the calculated top of stack is correct. */
		configASSERT( ( ( ( portPOINTER_SIZE_TYPE ) pxTopOfStack & ( portPOINTER_SIZE_TYPE ) portBYTE_ALIGNMENT_MASK ) == 0UL ) );
 8005b44:	69bb      	ldr	r3, [r7, #24]
 8005b46:	f003 0307 	and.w	r3, r3, #7
 8005b4a:	2b00      	cmp	r3, #0
 8005b4c:	d00b      	beq.n	8005b66 <prvInitialiseNewTask+0x5a>
	__asm volatile
 8005b4e:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8005b52:	f383 8811 	msr	BASEPRI, r3
 8005b56:	f3bf 8f6f 	isb	sy
 8005b5a:	f3bf 8f4f 	dsb	sy
 8005b5e:	617b      	str	r3, [r7, #20]
}
 8005b60:	bf00      	nop
 8005b62:	bf00      	nop
 8005b64:	e7fd      	b.n	8005b62 <prvInitialiseNewTask+0x56>
		pxNewTCB->pxEndOfStack = pxNewTCB->pxStack + ( ulStackDepth - ( uint32_t ) 1 );
	}
	#endif /* portSTACK_GROWTH */

	/* Store the task name in the TCB. */
	if( pcName != NULL )
 8005b66:	68bb      	ldr	r3, [r7, #8]
 8005b68:	2b00      	cmp	r3, #0
 8005b6a:	d01f      	beq.n	8005bac <prvInitialiseNewTask+0xa0>
	{
		for( x = ( UBaseType_t ) 0; x < ( UBaseType_t ) configMAX_TASK_NAME_LEN; x++ )
 8005b6c:	2300      	movs	r3, #0
 8005b6e:	61fb      	str	r3, [r7, #28]
 8005b70:	e012      	b.n	8005b98 <prvInitialiseNewTask+0x8c>
		{
			pxNewTCB->pcTaskName[ x ] = pcName[ x ];
 8005b72:	68ba      	ldr	r2, [r7, #8]
 8005b74:	69fb      	ldr	r3, [r7, #28]
 8005b76:	4413      	add	r3, r2
 8005b78:	7819      	ldrb	r1, [r3, #0]
 8005b7a:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 8005b7c:	69fb      	ldr	r3, [r7, #28]
 8005b7e:	4413      	add	r3, r2
 8005b80:	3334      	adds	r3, #52	@ 0x34
 8005b82:	460a      	mov	r2, r1
 8005b84:	701a      	strb	r2, [r3, #0]

			/* Don't copy all configMAX_TASK_NAME_LEN if the string is shorter than
			configMAX_TASK_NAME_LEN characters just in case the memory after the
			string is not accessible (extremely unlikely). */
			if( pcName[ x ] == ( char ) 0x00 )
 8005b86:	68ba      	ldr	r2, [r7, #8]
 8005b88:	69fb      	ldr	r3, [r7, #28]
 8005b8a:	4413      	add	r3, r2
 8005b8c:	781b      	ldrb	r3, [r3, #0]
 8005b8e:	2b00      	cmp	r3, #0
 8005b90:	d006      	beq.n	8005ba0 <prvInitialiseNewTask+0x94>
		for( x = ( UBaseType_t ) 0; x < ( UBaseType_t ) configMAX_TASK_NAME_LEN; x++ )
 8005b92:	69fb      	ldr	r3, [r7, #28]
 8005b94:	3301      	adds	r3, #1
 8005b96:	61fb      	str	r3, [r7, #28]
 8005b98:	69fb      	ldr	r3, [r7, #28]
 8005b9a:	2b0f      	cmp	r3, #15
 8005b9c:	d9e9      	bls.n	8005b72 <prvInitialiseNewTask+0x66>
 8005b9e:	e000      	b.n	8005ba2 <prvInitialiseNewTask+0x96>
			{
				break;
 8005ba0:	bf00      	nop
			}
		}

		/* Ensure the name string is terminated in the case that the string length
		was greater or equal to configMAX_TASK_NAME_LEN. */
		pxNewTCB->pcTaskName[ configMAX_TASK_NAME_LEN - 1 ] = '\0';
 8005ba2:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8005ba4:	2200      	movs	r2, #0
 8005ba6:	f883 2043 	strb.w	r2, [r3, #67]	@ 0x43
 8005baa:	e003      	b.n	8005bb4 <prvInitialiseNewTask+0xa8>
	}
	else
	{
		/* The task has not been given a name, so just ensure there is a NULL
		terminator when it is read out. */
		pxNewTCB->pcTaskName[ 0 ] = 0x00;
 8005bac:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8005bae:	2200      	movs	r2, #0
 8005bb0:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34
	}

	/* This is used as an array index so must ensure it's not too large.  First
	remove the privilege bit if one is present. */
	if( uxPriority >= ( UBaseType_t ) configMAX_PRIORITIES )
 8005bb4:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8005bb6:	2b37      	cmp	r3, #55	@ 0x37
 8005bb8:	d901      	bls.n	8005bbe <prvInitialiseNewTask+0xb2>
	{
		uxPriority = ( UBaseType_t ) configMAX_PRIORITIES - ( UBaseType_t ) 1U;
 8005bba:	2337      	movs	r3, #55	@ 0x37
 8005bbc:	62bb      	str	r3, [r7, #40]	@ 0x28
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}

	pxNewTCB->uxPriority = uxPriority;
 8005bbe:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8005bc0:	6aba      	ldr	r2, [r7, #40]	@ 0x28
 8005bc2:	62da      	str	r2, [r3, #44]	@ 0x2c
	#if ( configUSE_MUTEXES == 1 )
	{
		pxNewTCB->uxBasePriority = uxPriority;
 8005bc4:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8005bc6:	6aba      	ldr	r2, [r7, #40]	@ 0x28
 8005bc8:	64da      	str	r2, [r3, #76]	@ 0x4c
		pxNewTCB->uxMutexesHeld = 0;
 8005bca:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8005bcc:	2200      	movs	r2, #0
 8005bce:	651a      	str	r2, [r3, #80]	@ 0x50
	}
	#endif /* configUSE_MUTEXES */

	vListInitialiseItem( &( pxNewTCB->xStateListItem ) );
 8005bd0:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8005bd2:	3304      	adds	r3, #4
 8005bd4:	4618      	mov	r0, r3
 8005bd6:	f7ff f929 	bl	8004e2c <vListInitialiseItem>
	vListInitialiseItem( &( pxNewTCB->xEventListItem ) );
 8005bda:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8005bdc:	3318      	adds	r3, #24
 8005bde:	4618      	mov	r0, r3
 8005be0:	f7ff f924 	bl	8004e2c <vListInitialiseItem>

	/* Set the pxNewTCB as a link back from the ListItem_t.  This is so we can get
	back to	the containing TCB from a generic item in a list. */
	listSET_LIST_ITEM_OWNER( &( pxNewTCB->xStateListItem ), pxNewTCB );
 8005be4:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8005be6:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 8005be8:	611a      	str	r2, [r3, #16]

	/* Event lists are always in priority order. */
	listSET_LIST_ITEM_VALUE( &( pxNewTCB->xEventListItem ), ( TickType_t ) configMAX_PRIORITIES - ( TickType_t ) uxPriority ); /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 8005bea:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8005bec:	f1c3 0238 	rsb	r2, r3, #56	@ 0x38
 8005bf0:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8005bf2:	619a      	str	r2, [r3, #24]
	listSET_LIST_ITEM_OWNER( &( pxNewTCB->xEventListItem ), pxNewTCB );
 8005bf4:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8005bf6:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 8005bf8:	625a      	str	r2, [r3, #36]	@ 0x24
	}
	#endif

	#if ( configUSE_TASK_NOTIFICATIONS == 1 )
	{
		pxNewTCB->ulNotifiedValue = 0;
 8005bfa:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8005bfc:	2200      	movs	r2, #0
 8005bfe:	f8c3 20a0 	str.w	r2, [r3, #160]	@ 0xa0
		pxNewTCB->ucNotifyState = taskNOT_WAITING_NOTIFICATION;
 8005c02:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8005c04:	2200      	movs	r2, #0
 8005c06:	f883 20a4 	strb.w	r2, [r3, #164]	@ 0xa4
	#if ( configUSE_NEWLIB_REENTRANT == 1 )
	{
		/* Initialise this task's Newlib reent structure.
		See the third party link http://www.nadler.com/embedded/newlibAndFreeRTOS.html
		for additional information. */
		_REENT_INIT_PTR( ( &( pxNewTCB->xNewLib_reent ) ) );
 8005c0a:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8005c0c:	3354      	adds	r3, #84	@ 0x54
 8005c0e:	224c      	movs	r2, #76	@ 0x4c
 8005c10:	2100      	movs	r1, #0
 8005c12:	4618      	mov	r0, r3
 8005c14:	f001 ffba 	bl	8007b8c <memset>
 8005c18:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8005c1a:	4a0d      	ldr	r2, [pc, #52]	@ (8005c50 <prvInitialiseNewTask+0x144>)
 8005c1c:	659a      	str	r2, [r3, #88]	@ 0x58
 8005c1e:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8005c20:	4a0c      	ldr	r2, [pc, #48]	@ (8005c54 <prvInitialiseNewTask+0x148>)
 8005c22:	65da      	str	r2, [r3, #92]	@ 0x5c
 8005c24:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8005c26:	4a0c      	ldr	r2, [pc, #48]	@ (8005c58 <prvInitialiseNewTask+0x14c>)
 8005c28:	661a      	str	r2, [r3, #96]	@ 0x60
			}
			#endif /* portSTACK_GROWTH */
		}
		#else /* portHAS_STACK_OVERFLOW_CHECKING */
		{
			pxNewTCB->pxTopOfStack = pxPortInitialiseStack( pxTopOfStack, pxTaskCode, pvParameters );
 8005c2a:	683a      	ldr	r2, [r7, #0]
 8005c2c:	68f9      	ldr	r1, [r7, #12]
 8005c2e:	69b8      	ldr	r0, [r7, #24]
 8005c30:	f001 f95a 	bl	8006ee8 <pxPortInitialiseStack>
 8005c34:	4602      	mov	r2, r0
 8005c36:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8005c38:	601a      	str	r2, [r3, #0]
		}
		#endif /* portHAS_STACK_OVERFLOW_CHECKING */
	}
	#endif /* portUSING_MPU_WRAPPERS */

	if( pxCreatedTask != NULL )
 8005c3a:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8005c3c:	2b00      	cmp	r3, #0
 8005c3e:	d002      	beq.n	8005c46 <prvInitialiseNewTask+0x13a>
	{
		/* Pass the handle out in an anonymous way.  The handle can be used to
		change the created task's priority, delete the created task, etc.*/
		*pxCreatedTask = ( TaskHandle_t ) pxNewTCB;
 8005c40:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8005c42:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 8005c44:	601a      	str	r2, [r3, #0]
	}
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}
}
 8005c46:	bf00      	nop
 8005c48:	3720      	adds	r7, #32
 8005c4a:	46bd      	mov	sp, r7
 8005c4c:	bd80      	pop	{r7, pc}
 8005c4e:	bf00      	nop
 8005c50:	20001c44 	.word	0x20001c44
 8005c54:	20001cac 	.word	0x20001cac
 8005c58:	20001d14 	.word	0x20001d14

08005c5c <prvAddNewTaskToReadyList>:
/*-----------------------------------------------------------*/

static void prvAddNewTaskToReadyList( TCB_t *pxNewTCB )
{
 8005c5c:	b580      	push	{r7, lr}
 8005c5e:	b082      	sub	sp, #8
 8005c60:	af00      	add	r7, sp, #0
 8005c62:	6078      	str	r0, [r7, #4]
	/* Ensure interrupts don't access the task lists while the lists are being
	updated. */
	taskENTER_CRITICAL();
 8005c64:	f001 fa70 	bl	8007148 <vPortEnterCritical>
	{
		uxCurrentNumberOfTasks++;
 8005c68:	4b2d      	ldr	r3, [pc, #180]	@ (8005d20 <prvAddNewTaskToReadyList+0xc4>)
 8005c6a:	681b      	ldr	r3, [r3, #0]
 8005c6c:	3301      	adds	r3, #1
 8005c6e:	4a2c      	ldr	r2, [pc, #176]	@ (8005d20 <prvAddNewTaskToReadyList+0xc4>)
 8005c70:	6013      	str	r3, [r2, #0]
		if( pxCurrentTCB == NULL )
 8005c72:	4b2c      	ldr	r3, [pc, #176]	@ (8005d24 <prvAddNewTaskToReadyList+0xc8>)
 8005c74:	681b      	ldr	r3, [r3, #0]
 8005c76:	2b00      	cmp	r3, #0
 8005c78:	d109      	bne.n	8005c8e <prvAddNewTaskToReadyList+0x32>
		{
			/* There are no other tasks, or all the other tasks are in
			the suspended state - make this the current task. */
			pxCurrentTCB = pxNewTCB;
 8005c7a:	4a2a      	ldr	r2, [pc, #168]	@ (8005d24 <prvAddNewTaskToReadyList+0xc8>)
 8005c7c:	687b      	ldr	r3, [r7, #4]
 8005c7e:	6013      	str	r3, [r2, #0]

			if( uxCurrentNumberOfTasks == ( UBaseType_t ) 1 )
 8005c80:	4b27      	ldr	r3, [pc, #156]	@ (8005d20 <prvAddNewTaskToReadyList+0xc4>)
 8005c82:	681b      	ldr	r3, [r3, #0]
 8005c84:	2b01      	cmp	r3, #1
 8005c86:	d110      	bne.n	8005caa <prvAddNewTaskToReadyList+0x4e>
			{
				/* This is the first task to be created so do the preliminary
				initialisation required.  We will not recover if this call
				fails, but we will report the failure. */
				prvInitialiseTaskLists();
 8005c88:	f000 fc2e 	bl	80064e8 <prvInitialiseTaskLists>
 8005c8c:	e00d      	b.n	8005caa <prvAddNewTaskToReadyList+0x4e>
		else
		{
			/* If the scheduler is not already running, make this task the
			current task if it is the highest priority task to be created
			so far. */
			if( xSchedulerRunning == pdFALSE )
 8005c8e:	4b26      	ldr	r3, [pc, #152]	@ (8005d28 <prvAddNewTaskToReadyList+0xcc>)
 8005c90:	681b      	ldr	r3, [r3, #0]
 8005c92:	2b00      	cmp	r3, #0
 8005c94:	d109      	bne.n	8005caa <prvAddNewTaskToReadyList+0x4e>
			{
				if( pxCurrentTCB->uxPriority <= pxNewTCB->uxPriority )
 8005c96:	4b23      	ldr	r3, [pc, #140]	@ (8005d24 <prvAddNewTaskToReadyList+0xc8>)
 8005c98:	681b      	ldr	r3, [r3, #0]
 8005c9a:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8005c9c:	687b      	ldr	r3, [r7, #4]
 8005c9e:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8005ca0:	429a      	cmp	r2, r3
 8005ca2:	d802      	bhi.n	8005caa <prvAddNewTaskToReadyList+0x4e>
				{
					pxCurrentTCB = pxNewTCB;
 8005ca4:	4a1f      	ldr	r2, [pc, #124]	@ (8005d24 <prvAddNewTaskToReadyList+0xc8>)
 8005ca6:	687b      	ldr	r3, [r7, #4]
 8005ca8:	6013      	str	r3, [r2, #0]
			{
				mtCOVERAGE_TEST_MARKER();
			}
		}

		uxTaskNumber++;
 8005caa:	4b20      	ldr	r3, [pc, #128]	@ (8005d2c <prvAddNewTaskToReadyList+0xd0>)
 8005cac:	681b      	ldr	r3, [r3, #0]
 8005cae:	3301      	adds	r3, #1
 8005cb0:	4a1e      	ldr	r2, [pc, #120]	@ (8005d2c <prvAddNewTaskToReadyList+0xd0>)
 8005cb2:	6013      	str	r3, [r2, #0]

		#if ( configUSE_TRACE_FACILITY == 1 )
		{
			/* Add a counter into the TCB for tracing only. */
			pxNewTCB->uxTCBNumber = uxTaskNumber;
 8005cb4:	4b1d      	ldr	r3, [pc, #116]	@ (8005d2c <prvAddNewTaskToReadyList+0xd0>)
 8005cb6:	681a      	ldr	r2, [r3, #0]
 8005cb8:	687b      	ldr	r3, [r7, #4]
 8005cba:	645a      	str	r2, [r3, #68]	@ 0x44
		}
		#endif /* configUSE_TRACE_FACILITY */
		traceTASK_CREATE( pxNewTCB );

		prvAddTaskToReadyList( pxNewTCB );
 8005cbc:	687b      	ldr	r3, [r7, #4]
 8005cbe:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8005cc0:	4b1b      	ldr	r3, [pc, #108]	@ (8005d30 <prvAddNewTaskToReadyList+0xd4>)
 8005cc2:	681b      	ldr	r3, [r3, #0]
 8005cc4:	429a      	cmp	r2, r3
 8005cc6:	d903      	bls.n	8005cd0 <prvAddNewTaskToReadyList+0x74>
 8005cc8:	687b      	ldr	r3, [r7, #4]
 8005cca:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8005ccc:	4a18      	ldr	r2, [pc, #96]	@ (8005d30 <prvAddNewTaskToReadyList+0xd4>)
 8005cce:	6013      	str	r3, [r2, #0]
 8005cd0:	687b      	ldr	r3, [r7, #4]
 8005cd2:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8005cd4:	4613      	mov	r3, r2
 8005cd6:	009b      	lsls	r3, r3, #2
 8005cd8:	4413      	add	r3, r2
 8005cda:	009b      	lsls	r3, r3, #2
 8005cdc:	4a15      	ldr	r2, [pc, #84]	@ (8005d34 <prvAddNewTaskToReadyList+0xd8>)
 8005cde:	441a      	add	r2, r3
 8005ce0:	687b      	ldr	r3, [r7, #4]
 8005ce2:	3304      	adds	r3, #4
 8005ce4:	4619      	mov	r1, r3
 8005ce6:	4610      	mov	r0, r2
 8005ce8:	f7ff f8ad 	bl	8004e46 <vListInsertEnd>

		portSETUP_TCB( pxNewTCB );
	}
	taskEXIT_CRITICAL();
 8005cec:	f001 fa5e 	bl	80071ac <vPortExitCritical>

	if( xSchedulerRunning != pdFALSE )
 8005cf0:	4b0d      	ldr	r3, [pc, #52]	@ (8005d28 <prvAddNewTaskToReadyList+0xcc>)
 8005cf2:	681b      	ldr	r3, [r3, #0]
 8005cf4:	2b00      	cmp	r3, #0
 8005cf6:	d00e      	beq.n	8005d16 <prvAddNewTaskToReadyList+0xba>
	{
		/* If the created task is of a higher priority than the current task
		then it should run now. */
		if( pxCurrentTCB->uxPriority < pxNewTCB->uxPriority )
 8005cf8:	4b0a      	ldr	r3, [pc, #40]	@ (8005d24 <prvAddNewTaskToReadyList+0xc8>)
 8005cfa:	681b      	ldr	r3, [r3, #0]
 8005cfc:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8005cfe:	687b      	ldr	r3, [r7, #4]
 8005d00:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8005d02:	429a      	cmp	r2, r3
 8005d04:	d207      	bcs.n	8005d16 <prvAddNewTaskToReadyList+0xba>
		{
			taskYIELD_IF_USING_PREEMPTION();
 8005d06:	4b0c      	ldr	r3, [pc, #48]	@ (8005d38 <prvAddNewTaskToReadyList+0xdc>)
 8005d08:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 8005d0c:	601a      	str	r2, [r3, #0]
 8005d0e:	f3bf 8f4f 	dsb	sy
 8005d12:	f3bf 8f6f 	isb	sy
	}
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}
}
 8005d16:	bf00      	nop
 8005d18:	3708      	adds	r7, #8
 8005d1a:	46bd      	mov	sp, r7
 8005d1c:	bd80      	pop	{r7, pc}
 8005d1e:	bf00      	nop
 8005d20:	20000ec4 	.word	0x20000ec4
 8005d24:	200009f0 	.word	0x200009f0
 8005d28:	20000ed0 	.word	0x20000ed0
 8005d2c:	20000ee0 	.word	0x20000ee0
 8005d30:	20000ecc 	.word	0x20000ecc
 8005d34:	200009f4 	.word	0x200009f4
 8005d38:	e000ed04 	.word	0xe000ed04

08005d3c <vTaskDelay>:
/*-----------------------------------------------------------*/

#if ( INCLUDE_vTaskDelay == 1 )

	void vTaskDelay( const TickType_t xTicksToDelay )
	{
 8005d3c:	b580      	push	{r7, lr}
 8005d3e:	b084      	sub	sp, #16
 8005d40:	af00      	add	r7, sp, #0
 8005d42:	6078      	str	r0, [r7, #4]
	BaseType_t xAlreadyYielded = pdFALSE;
 8005d44:	2300      	movs	r3, #0
 8005d46:	60fb      	str	r3, [r7, #12]

		/* A delay time of zero just forces a reschedule. */
		if( xTicksToDelay > ( TickType_t ) 0U )
 8005d48:	687b      	ldr	r3, [r7, #4]
 8005d4a:	2b00      	cmp	r3, #0
 8005d4c:	d018      	beq.n	8005d80 <vTaskDelay+0x44>
		{
			configASSERT( uxSchedulerSuspended == 0 );
 8005d4e:	4b14      	ldr	r3, [pc, #80]	@ (8005da0 <vTaskDelay+0x64>)
 8005d50:	681b      	ldr	r3, [r3, #0]
 8005d52:	2b00      	cmp	r3, #0
 8005d54:	d00b      	beq.n	8005d6e <vTaskDelay+0x32>
	__asm volatile
 8005d56:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8005d5a:	f383 8811 	msr	BASEPRI, r3
 8005d5e:	f3bf 8f6f 	isb	sy
 8005d62:	f3bf 8f4f 	dsb	sy
 8005d66:	60bb      	str	r3, [r7, #8]
}
 8005d68:	bf00      	nop
 8005d6a:	bf00      	nop
 8005d6c:	e7fd      	b.n	8005d6a <vTaskDelay+0x2e>
			vTaskSuspendAll();
 8005d6e:	f000 f88b 	bl	8005e88 <vTaskSuspendAll>
				list or removed from the blocked list until the scheduler
				is resumed.

				This task cannot be in an event list as it is the currently
				executing task. */
				prvAddCurrentTaskToDelayedList( xTicksToDelay, pdFALSE );
 8005d72:	2100      	movs	r1, #0
 8005d74:	6878      	ldr	r0, [r7, #4]
 8005d76:	f000 fd09 	bl	800678c <prvAddCurrentTaskToDelayedList>
			}
			xAlreadyYielded = xTaskResumeAll();
 8005d7a:	f000 f893 	bl	8005ea4 <xTaskResumeAll>
 8005d7e:	60f8      	str	r0, [r7, #12]
			mtCOVERAGE_TEST_MARKER();
		}

		/* Force a reschedule if xTaskResumeAll has not already done so, we may
		have put ourselves to sleep. */
		if( xAlreadyYielded == pdFALSE )
 8005d80:	68fb      	ldr	r3, [r7, #12]
 8005d82:	2b00      	cmp	r3, #0
 8005d84:	d107      	bne.n	8005d96 <vTaskDelay+0x5a>
		{
			portYIELD_WITHIN_API();
 8005d86:	4b07      	ldr	r3, [pc, #28]	@ (8005da4 <vTaskDelay+0x68>)
 8005d88:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 8005d8c:	601a      	str	r2, [r3, #0]
 8005d8e:	f3bf 8f4f 	dsb	sy
 8005d92:	f3bf 8f6f 	isb	sy
		}
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}
 8005d96:	bf00      	nop
 8005d98:	3710      	adds	r7, #16
 8005d9a:	46bd      	mov	sp, r7
 8005d9c:	bd80      	pop	{r7, pc}
 8005d9e:	bf00      	nop
 8005da0:	20000eec 	.word	0x20000eec
 8005da4:	e000ed04 	.word	0xe000ed04

08005da8 <vTaskStartScheduler>:

#endif /* ( ( INCLUDE_xTaskResumeFromISR == 1 ) && ( INCLUDE_vTaskSuspend == 1 ) ) */
/*-----------------------------------------------------------*/

void vTaskStartScheduler( void )
{
 8005da8:	b580      	push	{r7, lr}
 8005daa:	b08a      	sub	sp, #40	@ 0x28
 8005dac:	af04      	add	r7, sp, #16
BaseType_t xReturn;

	/* Add the idle task at the lowest priority. */
	#if( configSUPPORT_STATIC_ALLOCATION == 1 )
	{
		StaticTask_t *pxIdleTaskTCBBuffer = NULL;
 8005dae:	2300      	movs	r3, #0
 8005db0:	60bb      	str	r3, [r7, #8]
		StackType_t *pxIdleTaskStackBuffer = NULL;
 8005db2:	2300      	movs	r3, #0
 8005db4:	607b      	str	r3, [r7, #4]
		uint32_t ulIdleTaskStackSize;

		/* The Idle task is created using user provided RAM - obtain the
		address of the RAM then create the idle task. */
		vApplicationGetIdleTaskMemory( &pxIdleTaskTCBBuffer, &pxIdleTaskStackBuffer, &ulIdleTaskStackSize );
 8005db6:	463a      	mov	r2, r7
 8005db8:	1d39      	adds	r1, r7, #4
 8005dba:	f107 0308 	add.w	r3, r7, #8
 8005dbe:	4618      	mov	r0, r3
 8005dc0:	f7fe ffe0 	bl	8004d84 <vApplicationGetIdleTaskMemory>
		xIdleTaskHandle = xTaskCreateStatic(	prvIdleTask,
 8005dc4:	6839      	ldr	r1, [r7, #0]
 8005dc6:	687b      	ldr	r3, [r7, #4]
 8005dc8:	68ba      	ldr	r2, [r7, #8]
 8005dca:	9202      	str	r2, [sp, #8]
 8005dcc:	9301      	str	r3, [sp, #4]
 8005dce:	2300      	movs	r3, #0
 8005dd0:	9300      	str	r3, [sp, #0]
 8005dd2:	2300      	movs	r3, #0
 8005dd4:	460a      	mov	r2, r1
 8005dd6:	4924      	ldr	r1, [pc, #144]	@ (8005e68 <vTaskStartScheduler+0xc0>)
 8005dd8:	4824      	ldr	r0, [pc, #144]	@ (8005e6c <vTaskStartScheduler+0xc4>)
 8005dda:	f7ff fdf1 	bl	80059c0 <xTaskCreateStatic>
 8005dde:	4603      	mov	r3, r0
 8005de0:	4a23      	ldr	r2, [pc, #140]	@ (8005e70 <vTaskStartScheduler+0xc8>)
 8005de2:	6013      	str	r3, [r2, #0]
												( void * ) NULL, /*lint !e961.  The cast is not redundant for all compilers. */
												portPRIVILEGE_BIT, /* In effect ( tskIDLE_PRIORITY | portPRIVILEGE_BIT ), but tskIDLE_PRIORITY is zero. */
												pxIdleTaskStackBuffer,
												pxIdleTaskTCBBuffer ); /*lint !e961 MISRA exception, justified as it is not a redundant explicit cast to all supported compilers. */

		if( xIdleTaskHandle != NULL )
 8005de4:	4b22      	ldr	r3, [pc, #136]	@ (8005e70 <vTaskStartScheduler+0xc8>)
 8005de6:	681b      	ldr	r3, [r3, #0]
 8005de8:	2b00      	cmp	r3, #0
 8005dea:	d002      	beq.n	8005df2 <vTaskStartScheduler+0x4a>
		{
			xReturn = pdPASS;
 8005dec:	2301      	movs	r3, #1
 8005dee:	617b      	str	r3, [r7, #20]
 8005df0:	e001      	b.n	8005df6 <vTaskStartScheduler+0x4e>
		}
		else
		{
			xReturn = pdFAIL;
 8005df2:	2300      	movs	r3, #0
 8005df4:	617b      	str	r3, [r7, #20]
	}
	#endif /* configSUPPORT_STATIC_ALLOCATION */

	#if ( configUSE_TIMERS == 1 )
	{
		if( xReturn == pdPASS )
 8005df6:	697b      	ldr	r3, [r7, #20]
 8005df8:	2b01      	cmp	r3, #1
 8005dfa:	d102      	bne.n	8005e02 <vTaskStartScheduler+0x5a>
		{
			xReturn = xTimerCreateTimerTask();
 8005dfc:	f000 fd1a 	bl	8006834 <xTimerCreateTimerTask>
 8005e00:	6178      	str	r0, [r7, #20]
			mtCOVERAGE_TEST_MARKER();
		}
	}
	#endif /* configUSE_TIMERS */

	if( xReturn == pdPASS )
 8005e02:	697b      	ldr	r3, [r7, #20]
 8005e04:	2b01      	cmp	r3, #1
 8005e06:	d11b      	bne.n	8005e40 <vTaskStartScheduler+0x98>
	__asm volatile
 8005e08:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8005e0c:	f383 8811 	msr	BASEPRI, r3
 8005e10:	f3bf 8f6f 	isb	sy
 8005e14:	f3bf 8f4f 	dsb	sy
 8005e18:	613b      	str	r3, [r7, #16]
}
 8005e1a:	bf00      	nop
		{
			/* Switch Newlib's _impure_ptr variable to point to the _reent
			structure specific to the task that will run first.
			See the third party link http://www.nadler.com/embedded/newlibAndFreeRTOS.html
			for additional information. */
			_impure_ptr = &( pxCurrentTCB->xNewLib_reent );
 8005e1c:	4b15      	ldr	r3, [pc, #84]	@ (8005e74 <vTaskStartScheduler+0xcc>)
 8005e1e:	681b      	ldr	r3, [r3, #0]
 8005e20:	3354      	adds	r3, #84	@ 0x54
 8005e22:	4a15      	ldr	r2, [pc, #84]	@ (8005e78 <vTaskStartScheduler+0xd0>)
 8005e24:	6013      	str	r3, [r2, #0]
		}
		#endif /* configUSE_NEWLIB_REENTRANT */

		xNextTaskUnblockTime = portMAX_DELAY;
 8005e26:	4b15      	ldr	r3, [pc, #84]	@ (8005e7c <vTaskStartScheduler+0xd4>)
 8005e28:	f04f 32ff 	mov.w	r2, #4294967295	@ 0xffffffff
 8005e2c:	601a      	str	r2, [r3, #0]
		xSchedulerRunning = pdTRUE;
 8005e2e:	4b14      	ldr	r3, [pc, #80]	@ (8005e80 <vTaskStartScheduler+0xd8>)
 8005e30:	2201      	movs	r2, #1
 8005e32:	601a      	str	r2, [r3, #0]
		xTickCount = ( TickType_t ) configINITIAL_TICK_COUNT;
 8005e34:	4b13      	ldr	r3, [pc, #76]	@ (8005e84 <vTaskStartScheduler+0xdc>)
 8005e36:	2200      	movs	r2, #0
 8005e38:	601a      	str	r2, [r3, #0]

		traceTASK_SWITCHED_IN();

		/* Setting up the timer tick is hardware specific and thus in the
		portable interface. */
		if( xPortStartScheduler() != pdFALSE )
 8005e3a:	f001 f8e1 	bl	8007000 <xPortStartScheduler>
	}

	/* Prevent compiler warnings if INCLUDE_xTaskGetIdleTaskHandle is set to 0,
	meaning xIdleTaskHandle is not used anywhere else. */
	( void ) xIdleTaskHandle;
}
 8005e3e:	e00f      	b.n	8005e60 <vTaskStartScheduler+0xb8>
		configASSERT( xReturn != errCOULD_NOT_ALLOCATE_REQUIRED_MEMORY );
 8005e40:	697b      	ldr	r3, [r7, #20]
 8005e42:	f1b3 3fff 	cmp.w	r3, #4294967295	@ 0xffffffff
 8005e46:	d10b      	bne.n	8005e60 <vTaskStartScheduler+0xb8>
	__asm volatile
 8005e48:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8005e4c:	f383 8811 	msr	BASEPRI, r3
 8005e50:	f3bf 8f6f 	isb	sy
 8005e54:	f3bf 8f4f 	dsb	sy
 8005e58:	60fb      	str	r3, [r7, #12]
}
 8005e5a:	bf00      	nop
 8005e5c:	bf00      	nop
 8005e5e:	e7fd      	b.n	8005e5c <vTaskStartScheduler+0xb4>
}
 8005e60:	bf00      	nop
 8005e62:	3718      	adds	r7, #24
 8005e64:	46bd      	mov	sp, r7
 8005e66:	bd80      	pop	{r7, pc}
 8005e68:	08008a4c 	.word	0x08008a4c
 8005e6c:	080064b9 	.word	0x080064b9
 8005e70:	20000ee8 	.word	0x20000ee8
 8005e74:	200009f0 	.word	0x200009f0
 8005e78:	20000030 	.word	0x20000030
 8005e7c:	20000ee4 	.word	0x20000ee4
 8005e80:	20000ed0 	.word	0x20000ed0
 8005e84:	20000ec8 	.word	0x20000ec8

08005e88 <vTaskSuspendAll>:
	vPortEndScheduler();
}
/*----------------------------------------------------------*/

void vTaskSuspendAll( void )
{
 8005e88:	b480      	push	{r7}
 8005e8a:	af00      	add	r7, sp, #0
	do not otherwise exhibit real time behaviour. */
	portSOFTWARE_BARRIER();

	/* The scheduler is suspended if uxSchedulerSuspended is non-zero.  An increment
	is used to allow calls to vTaskSuspendAll() to nest. */
	++uxSchedulerSuspended;
 8005e8c:	4b04      	ldr	r3, [pc, #16]	@ (8005ea0 <vTaskSuspendAll+0x18>)
 8005e8e:	681b      	ldr	r3, [r3, #0]
 8005e90:	3301      	adds	r3, #1
 8005e92:	4a03      	ldr	r2, [pc, #12]	@ (8005ea0 <vTaskSuspendAll+0x18>)
 8005e94:	6013      	str	r3, [r2, #0]

	/* Enforces ordering for ports and optimised compilers that may otherwise place
	the above increment elsewhere. */
	portMEMORY_BARRIER();
}
 8005e96:	bf00      	nop
 8005e98:	46bd      	mov	sp, r7
 8005e9a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005e9e:	4770      	bx	lr
 8005ea0:	20000eec 	.word	0x20000eec

08005ea4 <xTaskResumeAll>:

#endif /* configUSE_TICKLESS_IDLE */
/*----------------------------------------------------------*/

BaseType_t xTaskResumeAll( void )
{
 8005ea4:	b580      	push	{r7, lr}
 8005ea6:	b084      	sub	sp, #16
 8005ea8:	af00      	add	r7, sp, #0
TCB_t *pxTCB = NULL;
 8005eaa:	2300      	movs	r3, #0
 8005eac:	60fb      	str	r3, [r7, #12]
BaseType_t xAlreadyYielded = pdFALSE;
 8005eae:	2300      	movs	r3, #0
 8005eb0:	60bb      	str	r3, [r7, #8]

	/* If uxSchedulerSuspended is zero then this function does not match a
	previous call to vTaskSuspendAll(). */
	configASSERT( uxSchedulerSuspended );
 8005eb2:	4b42      	ldr	r3, [pc, #264]	@ (8005fbc <xTaskResumeAll+0x118>)
 8005eb4:	681b      	ldr	r3, [r3, #0]
 8005eb6:	2b00      	cmp	r3, #0
 8005eb8:	d10b      	bne.n	8005ed2 <xTaskResumeAll+0x2e>
	__asm volatile
 8005eba:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8005ebe:	f383 8811 	msr	BASEPRI, r3
 8005ec2:	f3bf 8f6f 	isb	sy
 8005ec6:	f3bf 8f4f 	dsb	sy
 8005eca:	603b      	str	r3, [r7, #0]
}
 8005ecc:	bf00      	nop
 8005ece:	bf00      	nop
 8005ed0:	e7fd      	b.n	8005ece <xTaskResumeAll+0x2a>
	/* It is possible that an ISR caused a task to be removed from an event
	list while the scheduler was suspended.  If this was the case then the
	removed task will have been added to the xPendingReadyList.  Once the
	scheduler has been resumed it is safe to move all the pending ready
	tasks from this list into their appropriate ready list. */
	taskENTER_CRITICAL();
 8005ed2:	f001 f939 	bl	8007148 <vPortEnterCritical>
	{
		--uxSchedulerSuspended;
 8005ed6:	4b39      	ldr	r3, [pc, #228]	@ (8005fbc <xTaskResumeAll+0x118>)
 8005ed8:	681b      	ldr	r3, [r3, #0]
 8005eda:	3b01      	subs	r3, #1
 8005edc:	4a37      	ldr	r2, [pc, #220]	@ (8005fbc <xTaskResumeAll+0x118>)
 8005ede:	6013      	str	r3, [r2, #0]

		if( uxSchedulerSuspended == ( UBaseType_t ) pdFALSE )
 8005ee0:	4b36      	ldr	r3, [pc, #216]	@ (8005fbc <xTaskResumeAll+0x118>)
 8005ee2:	681b      	ldr	r3, [r3, #0]
 8005ee4:	2b00      	cmp	r3, #0
 8005ee6:	d162      	bne.n	8005fae <xTaskResumeAll+0x10a>
		{
			if( uxCurrentNumberOfTasks > ( UBaseType_t ) 0U )
 8005ee8:	4b35      	ldr	r3, [pc, #212]	@ (8005fc0 <xTaskResumeAll+0x11c>)
 8005eea:	681b      	ldr	r3, [r3, #0]
 8005eec:	2b00      	cmp	r3, #0
 8005eee:	d05e      	beq.n	8005fae <xTaskResumeAll+0x10a>
			{
				/* Move any readied tasks from the pending list into the
				appropriate ready list. */
				while( listLIST_IS_EMPTY( &xPendingReadyList ) == pdFALSE )
 8005ef0:	e02f      	b.n	8005f52 <xTaskResumeAll+0xae>
				{
					pxTCB = listGET_OWNER_OF_HEAD_ENTRY( ( &xPendingReadyList ) ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 8005ef2:	4b34      	ldr	r3, [pc, #208]	@ (8005fc4 <xTaskResumeAll+0x120>)
 8005ef4:	68db      	ldr	r3, [r3, #12]
 8005ef6:	68db      	ldr	r3, [r3, #12]
 8005ef8:	60fb      	str	r3, [r7, #12]
					( void ) uxListRemove( &( pxTCB->xEventListItem ) );
 8005efa:	68fb      	ldr	r3, [r7, #12]
 8005efc:	3318      	adds	r3, #24
 8005efe:	4618      	mov	r0, r3
 8005f00:	f7fe fffe 	bl	8004f00 <uxListRemove>
					( void ) uxListRemove( &( pxTCB->xStateListItem ) );
 8005f04:	68fb      	ldr	r3, [r7, #12]
 8005f06:	3304      	adds	r3, #4
 8005f08:	4618      	mov	r0, r3
 8005f0a:	f7fe fff9 	bl	8004f00 <uxListRemove>
					prvAddTaskToReadyList( pxTCB );
 8005f0e:	68fb      	ldr	r3, [r7, #12]
 8005f10:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8005f12:	4b2d      	ldr	r3, [pc, #180]	@ (8005fc8 <xTaskResumeAll+0x124>)
 8005f14:	681b      	ldr	r3, [r3, #0]
 8005f16:	429a      	cmp	r2, r3
 8005f18:	d903      	bls.n	8005f22 <xTaskResumeAll+0x7e>
 8005f1a:	68fb      	ldr	r3, [r7, #12]
 8005f1c:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8005f1e:	4a2a      	ldr	r2, [pc, #168]	@ (8005fc8 <xTaskResumeAll+0x124>)
 8005f20:	6013      	str	r3, [r2, #0]
 8005f22:	68fb      	ldr	r3, [r7, #12]
 8005f24:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8005f26:	4613      	mov	r3, r2
 8005f28:	009b      	lsls	r3, r3, #2
 8005f2a:	4413      	add	r3, r2
 8005f2c:	009b      	lsls	r3, r3, #2
 8005f2e:	4a27      	ldr	r2, [pc, #156]	@ (8005fcc <xTaskResumeAll+0x128>)
 8005f30:	441a      	add	r2, r3
 8005f32:	68fb      	ldr	r3, [r7, #12]
 8005f34:	3304      	adds	r3, #4
 8005f36:	4619      	mov	r1, r3
 8005f38:	4610      	mov	r0, r2
 8005f3a:	f7fe ff84 	bl	8004e46 <vListInsertEnd>

					/* If the moved task has a priority higher than the current
					task then a yield must be performed. */
					if( pxTCB->uxPriority >= pxCurrentTCB->uxPriority )
 8005f3e:	68fb      	ldr	r3, [r7, #12]
 8005f40:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8005f42:	4b23      	ldr	r3, [pc, #140]	@ (8005fd0 <xTaskResumeAll+0x12c>)
 8005f44:	681b      	ldr	r3, [r3, #0]
 8005f46:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8005f48:	429a      	cmp	r2, r3
 8005f4a:	d302      	bcc.n	8005f52 <xTaskResumeAll+0xae>
					{
						xYieldPending = pdTRUE;
 8005f4c:	4b21      	ldr	r3, [pc, #132]	@ (8005fd4 <xTaskResumeAll+0x130>)
 8005f4e:	2201      	movs	r2, #1
 8005f50:	601a      	str	r2, [r3, #0]
				while( listLIST_IS_EMPTY( &xPendingReadyList ) == pdFALSE )
 8005f52:	4b1c      	ldr	r3, [pc, #112]	@ (8005fc4 <xTaskResumeAll+0x120>)
 8005f54:	681b      	ldr	r3, [r3, #0]
 8005f56:	2b00      	cmp	r3, #0
 8005f58:	d1cb      	bne.n	8005ef2 <xTaskResumeAll+0x4e>
					{
						mtCOVERAGE_TEST_MARKER();
					}
				}

				if( pxTCB != NULL )
 8005f5a:	68fb      	ldr	r3, [r7, #12]
 8005f5c:	2b00      	cmp	r3, #0
 8005f5e:	d001      	beq.n	8005f64 <xTaskResumeAll+0xc0>
					which may have prevented the next unblock time from being
					re-calculated, in which case re-calculate it now.  Mainly
					important for low power tickless implementations, where
					this can prevent an unnecessary exit from low power
					state. */
					prvResetNextTaskUnblockTime();
 8005f60:	f000 fb66 	bl	8006630 <prvResetNextTaskUnblockTime>
				/* If any ticks occurred while the scheduler was suspended then
				they should be processed now.  This ensures the tick count does
				not	slip, and that any delayed tasks are resumed at the correct
				time. */
				{
					TickType_t xPendedCounts = xPendedTicks; /* Non-volatile copy. */
 8005f64:	4b1c      	ldr	r3, [pc, #112]	@ (8005fd8 <xTaskResumeAll+0x134>)
 8005f66:	681b      	ldr	r3, [r3, #0]
 8005f68:	607b      	str	r3, [r7, #4]

					if( xPendedCounts > ( TickType_t ) 0U )
 8005f6a:	687b      	ldr	r3, [r7, #4]
 8005f6c:	2b00      	cmp	r3, #0
 8005f6e:	d010      	beq.n	8005f92 <xTaskResumeAll+0xee>
					{
						do
						{
							if( xTaskIncrementTick() != pdFALSE )
 8005f70:	f000 f846 	bl	8006000 <xTaskIncrementTick>
 8005f74:	4603      	mov	r3, r0
 8005f76:	2b00      	cmp	r3, #0
 8005f78:	d002      	beq.n	8005f80 <xTaskResumeAll+0xdc>
							{
								xYieldPending = pdTRUE;
 8005f7a:	4b16      	ldr	r3, [pc, #88]	@ (8005fd4 <xTaskResumeAll+0x130>)
 8005f7c:	2201      	movs	r2, #1
 8005f7e:	601a      	str	r2, [r3, #0]
							}
							else
							{
								mtCOVERAGE_TEST_MARKER();
							}
							--xPendedCounts;
 8005f80:	687b      	ldr	r3, [r7, #4]
 8005f82:	3b01      	subs	r3, #1
 8005f84:	607b      	str	r3, [r7, #4]
						} while( xPendedCounts > ( TickType_t ) 0U );
 8005f86:	687b      	ldr	r3, [r7, #4]
 8005f88:	2b00      	cmp	r3, #0
 8005f8a:	d1f1      	bne.n	8005f70 <xTaskResumeAll+0xcc>

						xPendedTicks = 0;
 8005f8c:	4b12      	ldr	r3, [pc, #72]	@ (8005fd8 <xTaskResumeAll+0x134>)
 8005f8e:	2200      	movs	r2, #0
 8005f90:	601a      	str	r2, [r3, #0]
					{
						mtCOVERAGE_TEST_MARKER();
					}
				}

				if( xYieldPending != pdFALSE )
 8005f92:	4b10      	ldr	r3, [pc, #64]	@ (8005fd4 <xTaskResumeAll+0x130>)
 8005f94:	681b      	ldr	r3, [r3, #0]
 8005f96:	2b00      	cmp	r3, #0
 8005f98:	d009      	beq.n	8005fae <xTaskResumeAll+0x10a>
				{
					#if( configUSE_PREEMPTION != 0 )
					{
						xAlreadyYielded = pdTRUE;
 8005f9a:	2301      	movs	r3, #1
 8005f9c:	60bb      	str	r3, [r7, #8]
					}
					#endif
					taskYIELD_IF_USING_PREEMPTION();
 8005f9e:	4b0f      	ldr	r3, [pc, #60]	@ (8005fdc <xTaskResumeAll+0x138>)
 8005fa0:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 8005fa4:	601a      	str	r2, [r3, #0]
 8005fa6:	f3bf 8f4f 	dsb	sy
 8005faa:	f3bf 8f6f 	isb	sy
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}
	taskEXIT_CRITICAL();
 8005fae:	f001 f8fd 	bl	80071ac <vPortExitCritical>

	return xAlreadyYielded;
 8005fb2:	68bb      	ldr	r3, [r7, #8]
}
 8005fb4:	4618      	mov	r0, r3
 8005fb6:	3710      	adds	r7, #16
 8005fb8:	46bd      	mov	sp, r7
 8005fba:	bd80      	pop	{r7, pc}
 8005fbc:	20000eec 	.word	0x20000eec
 8005fc0:	20000ec4 	.word	0x20000ec4
 8005fc4:	20000e84 	.word	0x20000e84
 8005fc8:	20000ecc 	.word	0x20000ecc
 8005fcc:	200009f4 	.word	0x200009f4
 8005fd0:	200009f0 	.word	0x200009f0
 8005fd4:	20000ed8 	.word	0x20000ed8
 8005fd8:	20000ed4 	.word	0x20000ed4
 8005fdc:	e000ed04 	.word	0xe000ed04

08005fe0 <xTaskGetTickCount>:
/*-----------------------------------------------------------*/

TickType_t xTaskGetTickCount( void )
{
 8005fe0:	b480      	push	{r7}
 8005fe2:	b083      	sub	sp, #12
 8005fe4:	af00      	add	r7, sp, #0
TickType_t xTicks;

	/* Critical section required if running on a 16 bit processor. */
	portTICK_TYPE_ENTER_CRITICAL();
	{
		xTicks = xTickCount;
 8005fe6:	4b05      	ldr	r3, [pc, #20]	@ (8005ffc <xTaskGetTickCount+0x1c>)
 8005fe8:	681b      	ldr	r3, [r3, #0]
 8005fea:	607b      	str	r3, [r7, #4]
	}
	portTICK_TYPE_EXIT_CRITICAL();

	return xTicks;
 8005fec:	687b      	ldr	r3, [r7, #4]
}
 8005fee:	4618      	mov	r0, r3
 8005ff0:	370c      	adds	r7, #12
 8005ff2:	46bd      	mov	sp, r7
 8005ff4:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005ff8:	4770      	bx	lr
 8005ffa:	bf00      	nop
 8005ffc:	20000ec8 	.word	0x20000ec8

08006000 <xTaskIncrementTick>:

#endif /* INCLUDE_xTaskAbortDelay */
/*----------------------------------------------------------*/

BaseType_t xTaskIncrementTick( void )
{
 8006000:	b580      	push	{r7, lr}
 8006002:	b086      	sub	sp, #24
 8006004:	af00      	add	r7, sp, #0
TCB_t * pxTCB;
TickType_t xItemValue;
BaseType_t xSwitchRequired = pdFALSE;
 8006006:	2300      	movs	r3, #0
 8006008:	617b      	str	r3, [r7, #20]

	/* Called by the portable layer each time a tick interrupt occurs.
	Increments the tick then checks to see if the new tick value will cause any
	tasks to be unblocked. */
	traceTASK_INCREMENT_TICK( xTickCount );
	if( uxSchedulerSuspended == ( UBaseType_t ) pdFALSE )
 800600a:	4b4f      	ldr	r3, [pc, #316]	@ (8006148 <xTaskIncrementTick+0x148>)
 800600c:	681b      	ldr	r3, [r3, #0]
 800600e:	2b00      	cmp	r3, #0
 8006010:	f040 8090 	bne.w	8006134 <xTaskIncrementTick+0x134>
	{
		/* Minor optimisation.  The tick count cannot change in this
		block. */
		const TickType_t xConstTickCount = xTickCount + ( TickType_t ) 1;
 8006014:	4b4d      	ldr	r3, [pc, #308]	@ (800614c <xTaskIncrementTick+0x14c>)
 8006016:	681b      	ldr	r3, [r3, #0]
 8006018:	3301      	adds	r3, #1
 800601a:	613b      	str	r3, [r7, #16]

		/* Increment the RTOS tick, switching the delayed and overflowed
		delayed lists if it wraps to 0. */
		xTickCount = xConstTickCount;
 800601c:	4a4b      	ldr	r2, [pc, #300]	@ (800614c <xTaskIncrementTick+0x14c>)
 800601e:	693b      	ldr	r3, [r7, #16]
 8006020:	6013      	str	r3, [r2, #0]

		if( xConstTickCount == ( TickType_t ) 0U ) /*lint !e774 'if' does not always evaluate to false as it is looking for an overflow. */
 8006022:	693b      	ldr	r3, [r7, #16]
 8006024:	2b00      	cmp	r3, #0
 8006026:	d121      	bne.n	800606c <xTaskIncrementTick+0x6c>
		{
			taskSWITCH_DELAYED_LISTS();
 8006028:	4b49      	ldr	r3, [pc, #292]	@ (8006150 <xTaskIncrementTick+0x150>)
 800602a:	681b      	ldr	r3, [r3, #0]
 800602c:	681b      	ldr	r3, [r3, #0]
 800602e:	2b00      	cmp	r3, #0
 8006030:	d00b      	beq.n	800604a <xTaskIncrementTick+0x4a>
	__asm volatile
 8006032:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8006036:	f383 8811 	msr	BASEPRI, r3
 800603a:	f3bf 8f6f 	isb	sy
 800603e:	f3bf 8f4f 	dsb	sy
 8006042:	603b      	str	r3, [r7, #0]
}
 8006044:	bf00      	nop
 8006046:	bf00      	nop
 8006048:	e7fd      	b.n	8006046 <xTaskIncrementTick+0x46>
 800604a:	4b41      	ldr	r3, [pc, #260]	@ (8006150 <xTaskIncrementTick+0x150>)
 800604c:	681b      	ldr	r3, [r3, #0]
 800604e:	60fb      	str	r3, [r7, #12]
 8006050:	4b40      	ldr	r3, [pc, #256]	@ (8006154 <xTaskIncrementTick+0x154>)
 8006052:	681b      	ldr	r3, [r3, #0]
 8006054:	4a3e      	ldr	r2, [pc, #248]	@ (8006150 <xTaskIncrementTick+0x150>)
 8006056:	6013      	str	r3, [r2, #0]
 8006058:	4a3e      	ldr	r2, [pc, #248]	@ (8006154 <xTaskIncrementTick+0x154>)
 800605a:	68fb      	ldr	r3, [r7, #12]
 800605c:	6013      	str	r3, [r2, #0]
 800605e:	4b3e      	ldr	r3, [pc, #248]	@ (8006158 <xTaskIncrementTick+0x158>)
 8006060:	681b      	ldr	r3, [r3, #0]
 8006062:	3301      	adds	r3, #1
 8006064:	4a3c      	ldr	r2, [pc, #240]	@ (8006158 <xTaskIncrementTick+0x158>)
 8006066:	6013      	str	r3, [r2, #0]
 8006068:	f000 fae2 	bl	8006630 <prvResetNextTaskUnblockTime>

		/* See if this tick has made a timeout expire.  Tasks are stored in
		the	queue in the order of their wake time - meaning once one task
		has been found whose block time has not expired there is no need to
		look any further down the list. */
		if( xConstTickCount >= xNextTaskUnblockTime )
 800606c:	4b3b      	ldr	r3, [pc, #236]	@ (800615c <xTaskIncrementTick+0x15c>)
 800606e:	681b      	ldr	r3, [r3, #0]
 8006070:	693a      	ldr	r2, [r7, #16]
 8006072:	429a      	cmp	r2, r3
 8006074:	d349      	bcc.n	800610a <xTaskIncrementTick+0x10a>
		{
			for( ;; )
			{
				if( listLIST_IS_EMPTY( pxDelayedTaskList ) != pdFALSE )
 8006076:	4b36      	ldr	r3, [pc, #216]	@ (8006150 <xTaskIncrementTick+0x150>)
 8006078:	681b      	ldr	r3, [r3, #0]
 800607a:	681b      	ldr	r3, [r3, #0]
 800607c:	2b00      	cmp	r3, #0
 800607e:	d104      	bne.n	800608a <xTaskIncrementTick+0x8a>
					/* The delayed list is empty.  Set xNextTaskUnblockTime
					to the maximum possible value so it is extremely
					unlikely that the
					if( xTickCount >= xNextTaskUnblockTime ) test will pass
					next time through. */
					xNextTaskUnblockTime = portMAX_DELAY; /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 8006080:	4b36      	ldr	r3, [pc, #216]	@ (800615c <xTaskIncrementTick+0x15c>)
 8006082:	f04f 32ff 	mov.w	r2, #4294967295	@ 0xffffffff
 8006086:	601a      	str	r2, [r3, #0]
					break;
 8006088:	e03f      	b.n	800610a <xTaskIncrementTick+0x10a>
				{
					/* The delayed list is not empty, get the value of the
					item at the head of the delayed list.  This is the time
					at which the task at the head of the delayed list must
					be removed from the Blocked state. */
					pxTCB = listGET_OWNER_OF_HEAD_ENTRY( pxDelayedTaskList ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 800608a:	4b31      	ldr	r3, [pc, #196]	@ (8006150 <xTaskIncrementTick+0x150>)
 800608c:	681b      	ldr	r3, [r3, #0]
 800608e:	68db      	ldr	r3, [r3, #12]
 8006090:	68db      	ldr	r3, [r3, #12]
 8006092:	60bb      	str	r3, [r7, #8]
					xItemValue = listGET_LIST_ITEM_VALUE( &( pxTCB->xStateListItem ) );
 8006094:	68bb      	ldr	r3, [r7, #8]
 8006096:	685b      	ldr	r3, [r3, #4]
 8006098:	607b      	str	r3, [r7, #4]

					if( xConstTickCount < xItemValue )
 800609a:	693a      	ldr	r2, [r7, #16]
 800609c:	687b      	ldr	r3, [r7, #4]
 800609e:	429a      	cmp	r2, r3
 80060a0:	d203      	bcs.n	80060aa <xTaskIncrementTick+0xaa>
						/* It is not time to unblock this item yet, but the
						item value is the time at which the task at the head
						of the blocked list must be removed from the Blocked
						state -	so record the item value in
						xNextTaskUnblockTime. */
						xNextTaskUnblockTime = xItemValue;
 80060a2:	4a2e      	ldr	r2, [pc, #184]	@ (800615c <xTaskIncrementTick+0x15c>)
 80060a4:	687b      	ldr	r3, [r7, #4]
 80060a6:	6013      	str	r3, [r2, #0]
						break; /*lint !e9011 Code structure here is deedmed easier to understand with multiple breaks. */
 80060a8:	e02f      	b.n	800610a <xTaskIncrementTick+0x10a>
					{
						mtCOVERAGE_TEST_MARKER();
					}

					/* It is time to remove the item from the Blocked state. */
					( void ) uxListRemove( &( pxTCB->xStateListItem ) );
 80060aa:	68bb      	ldr	r3, [r7, #8]
 80060ac:	3304      	adds	r3, #4
 80060ae:	4618      	mov	r0, r3
 80060b0:	f7fe ff26 	bl	8004f00 <uxListRemove>

					/* Is the task waiting on an event also?  If so remove
					it from the event list. */
					if( listLIST_ITEM_CONTAINER( &( pxTCB->xEventListItem ) ) != NULL )
 80060b4:	68bb      	ldr	r3, [r7, #8]
 80060b6:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80060b8:	2b00      	cmp	r3, #0
 80060ba:	d004      	beq.n	80060c6 <xTaskIncrementTick+0xc6>
					{
						( void ) uxListRemove( &( pxTCB->xEventListItem ) );
 80060bc:	68bb      	ldr	r3, [r7, #8]
 80060be:	3318      	adds	r3, #24
 80060c0:	4618      	mov	r0, r3
 80060c2:	f7fe ff1d 	bl	8004f00 <uxListRemove>
						mtCOVERAGE_TEST_MARKER();
					}

					/* Place the unblocked task into the appropriate ready
					list. */
					prvAddTaskToReadyList( pxTCB );
 80060c6:	68bb      	ldr	r3, [r7, #8]
 80060c8:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 80060ca:	4b25      	ldr	r3, [pc, #148]	@ (8006160 <xTaskIncrementTick+0x160>)
 80060cc:	681b      	ldr	r3, [r3, #0]
 80060ce:	429a      	cmp	r2, r3
 80060d0:	d903      	bls.n	80060da <xTaskIncrementTick+0xda>
 80060d2:	68bb      	ldr	r3, [r7, #8]
 80060d4:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80060d6:	4a22      	ldr	r2, [pc, #136]	@ (8006160 <xTaskIncrementTick+0x160>)
 80060d8:	6013      	str	r3, [r2, #0]
 80060da:	68bb      	ldr	r3, [r7, #8]
 80060dc:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 80060de:	4613      	mov	r3, r2
 80060e0:	009b      	lsls	r3, r3, #2
 80060e2:	4413      	add	r3, r2
 80060e4:	009b      	lsls	r3, r3, #2
 80060e6:	4a1f      	ldr	r2, [pc, #124]	@ (8006164 <xTaskIncrementTick+0x164>)
 80060e8:	441a      	add	r2, r3
 80060ea:	68bb      	ldr	r3, [r7, #8]
 80060ec:	3304      	adds	r3, #4
 80060ee:	4619      	mov	r1, r3
 80060f0:	4610      	mov	r0, r2
 80060f2:	f7fe fea8 	bl	8004e46 <vListInsertEnd>
					{
						/* Preemption is on, but a context switch should
						only be performed if the unblocked task has a
						priority that is equal to or higher than the
						currently executing task. */
						if( pxTCB->uxPriority >= pxCurrentTCB->uxPriority )
 80060f6:	68bb      	ldr	r3, [r7, #8]
 80060f8:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 80060fa:	4b1b      	ldr	r3, [pc, #108]	@ (8006168 <xTaskIncrementTick+0x168>)
 80060fc:	681b      	ldr	r3, [r3, #0]
 80060fe:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8006100:	429a      	cmp	r2, r3
 8006102:	d3b8      	bcc.n	8006076 <xTaskIncrementTick+0x76>
						{
							xSwitchRequired = pdTRUE;
 8006104:	2301      	movs	r3, #1
 8006106:	617b      	str	r3, [r7, #20]
				if( listLIST_IS_EMPTY( pxDelayedTaskList ) != pdFALSE )
 8006108:	e7b5      	b.n	8006076 <xTaskIncrementTick+0x76>
		/* Tasks of equal priority to the currently running task will share
		processing time (time slice) if preemption is on, and the application
		writer has not explicitly turned time slicing off. */
		#if ( ( configUSE_PREEMPTION == 1 ) && ( configUSE_TIME_SLICING == 1 ) )
		{
			if( listCURRENT_LIST_LENGTH( &( pxReadyTasksLists[ pxCurrentTCB->uxPriority ] ) ) > ( UBaseType_t ) 1 )
 800610a:	4b17      	ldr	r3, [pc, #92]	@ (8006168 <xTaskIncrementTick+0x168>)
 800610c:	681b      	ldr	r3, [r3, #0]
 800610e:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8006110:	4914      	ldr	r1, [pc, #80]	@ (8006164 <xTaskIncrementTick+0x164>)
 8006112:	4613      	mov	r3, r2
 8006114:	009b      	lsls	r3, r3, #2
 8006116:	4413      	add	r3, r2
 8006118:	009b      	lsls	r3, r3, #2
 800611a:	440b      	add	r3, r1
 800611c:	681b      	ldr	r3, [r3, #0]
 800611e:	2b01      	cmp	r3, #1
 8006120:	d901      	bls.n	8006126 <xTaskIncrementTick+0x126>
			{
				xSwitchRequired = pdTRUE;
 8006122:	2301      	movs	r3, #1
 8006124:	617b      	str	r3, [r7, #20]
		}
		#endif /* configUSE_TICK_HOOK */

		#if ( configUSE_PREEMPTION == 1 )
		{
			if( xYieldPending != pdFALSE )
 8006126:	4b11      	ldr	r3, [pc, #68]	@ (800616c <xTaskIncrementTick+0x16c>)
 8006128:	681b      	ldr	r3, [r3, #0]
 800612a:	2b00      	cmp	r3, #0
 800612c:	d007      	beq.n	800613e <xTaskIncrementTick+0x13e>
			{
				xSwitchRequired = pdTRUE;
 800612e:	2301      	movs	r3, #1
 8006130:	617b      	str	r3, [r7, #20]
 8006132:	e004      	b.n	800613e <xTaskIncrementTick+0x13e>
		}
		#endif /* configUSE_PREEMPTION */
	}
	else
	{
		++xPendedTicks;
 8006134:	4b0e      	ldr	r3, [pc, #56]	@ (8006170 <xTaskIncrementTick+0x170>)
 8006136:	681b      	ldr	r3, [r3, #0]
 8006138:	3301      	adds	r3, #1
 800613a:	4a0d      	ldr	r2, [pc, #52]	@ (8006170 <xTaskIncrementTick+0x170>)
 800613c:	6013      	str	r3, [r2, #0]
			vApplicationTickHook();
		}
		#endif
	}

	return xSwitchRequired;
 800613e:	697b      	ldr	r3, [r7, #20]
}
 8006140:	4618      	mov	r0, r3
 8006142:	3718      	adds	r7, #24
 8006144:	46bd      	mov	sp, r7
 8006146:	bd80      	pop	{r7, pc}
 8006148:	20000eec 	.word	0x20000eec
 800614c:	20000ec8 	.word	0x20000ec8
 8006150:	20000e7c 	.word	0x20000e7c
 8006154:	20000e80 	.word	0x20000e80
 8006158:	20000edc 	.word	0x20000edc
 800615c:	20000ee4 	.word	0x20000ee4
 8006160:	20000ecc 	.word	0x20000ecc
 8006164:	200009f4 	.word	0x200009f4
 8006168:	200009f0 	.word	0x200009f0
 800616c:	20000ed8 	.word	0x20000ed8
 8006170:	20000ed4 	.word	0x20000ed4

08006174 <vTaskSwitchContext>:

#endif /* configUSE_APPLICATION_TASK_TAG */
/*-----------------------------------------------------------*/

void vTaskSwitchContext( void )
{
 8006174:	b480      	push	{r7}
 8006176:	b085      	sub	sp, #20
 8006178:	af00      	add	r7, sp, #0
	if( uxSchedulerSuspended != ( UBaseType_t ) pdFALSE )
 800617a:	4b2b      	ldr	r3, [pc, #172]	@ (8006228 <vTaskSwitchContext+0xb4>)
 800617c:	681b      	ldr	r3, [r3, #0]
 800617e:	2b00      	cmp	r3, #0
 8006180:	d003      	beq.n	800618a <vTaskSwitchContext+0x16>
	{
		/* The scheduler is currently suspended - do not allow a context
		switch. */
		xYieldPending = pdTRUE;
 8006182:	4b2a      	ldr	r3, [pc, #168]	@ (800622c <vTaskSwitchContext+0xb8>)
 8006184:	2201      	movs	r2, #1
 8006186:	601a      	str	r2, [r3, #0]
			for additional information. */
			_impure_ptr = &( pxCurrentTCB->xNewLib_reent );
		}
		#endif /* configUSE_NEWLIB_REENTRANT */
	}
}
 8006188:	e047      	b.n	800621a <vTaskSwitchContext+0xa6>
		xYieldPending = pdFALSE;
 800618a:	4b28      	ldr	r3, [pc, #160]	@ (800622c <vTaskSwitchContext+0xb8>)
 800618c:	2200      	movs	r2, #0
 800618e:	601a      	str	r2, [r3, #0]
		taskSELECT_HIGHEST_PRIORITY_TASK(); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 8006190:	4b27      	ldr	r3, [pc, #156]	@ (8006230 <vTaskSwitchContext+0xbc>)
 8006192:	681b      	ldr	r3, [r3, #0]
 8006194:	60fb      	str	r3, [r7, #12]
 8006196:	e011      	b.n	80061bc <vTaskSwitchContext+0x48>
 8006198:	68fb      	ldr	r3, [r7, #12]
 800619a:	2b00      	cmp	r3, #0
 800619c:	d10b      	bne.n	80061b6 <vTaskSwitchContext+0x42>
	__asm volatile
 800619e:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80061a2:	f383 8811 	msr	BASEPRI, r3
 80061a6:	f3bf 8f6f 	isb	sy
 80061aa:	f3bf 8f4f 	dsb	sy
 80061ae:	607b      	str	r3, [r7, #4]
}
 80061b0:	bf00      	nop
 80061b2:	bf00      	nop
 80061b4:	e7fd      	b.n	80061b2 <vTaskSwitchContext+0x3e>
 80061b6:	68fb      	ldr	r3, [r7, #12]
 80061b8:	3b01      	subs	r3, #1
 80061ba:	60fb      	str	r3, [r7, #12]
 80061bc:	491d      	ldr	r1, [pc, #116]	@ (8006234 <vTaskSwitchContext+0xc0>)
 80061be:	68fa      	ldr	r2, [r7, #12]
 80061c0:	4613      	mov	r3, r2
 80061c2:	009b      	lsls	r3, r3, #2
 80061c4:	4413      	add	r3, r2
 80061c6:	009b      	lsls	r3, r3, #2
 80061c8:	440b      	add	r3, r1
 80061ca:	681b      	ldr	r3, [r3, #0]
 80061cc:	2b00      	cmp	r3, #0
 80061ce:	d0e3      	beq.n	8006198 <vTaskSwitchContext+0x24>
 80061d0:	68fa      	ldr	r2, [r7, #12]
 80061d2:	4613      	mov	r3, r2
 80061d4:	009b      	lsls	r3, r3, #2
 80061d6:	4413      	add	r3, r2
 80061d8:	009b      	lsls	r3, r3, #2
 80061da:	4a16      	ldr	r2, [pc, #88]	@ (8006234 <vTaskSwitchContext+0xc0>)
 80061dc:	4413      	add	r3, r2
 80061de:	60bb      	str	r3, [r7, #8]
 80061e0:	68bb      	ldr	r3, [r7, #8]
 80061e2:	685b      	ldr	r3, [r3, #4]
 80061e4:	685a      	ldr	r2, [r3, #4]
 80061e6:	68bb      	ldr	r3, [r7, #8]
 80061e8:	605a      	str	r2, [r3, #4]
 80061ea:	68bb      	ldr	r3, [r7, #8]
 80061ec:	685a      	ldr	r2, [r3, #4]
 80061ee:	68bb      	ldr	r3, [r7, #8]
 80061f0:	3308      	adds	r3, #8
 80061f2:	429a      	cmp	r2, r3
 80061f4:	d104      	bne.n	8006200 <vTaskSwitchContext+0x8c>
 80061f6:	68bb      	ldr	r3, [r7, #8]
 80061f8:	685b      	ldr	r3, [r3, #4]
 80061fa:	685a      	ldr	r2, [r3, #4]
 80061fc:	68bb      	ldr	r3, [r7, #8]
 80061fe:	605a      	str	r2, [r3, #4]
 8006200:	68bb      	ldr	r3, [r7, #8]
 8006202:	685b      	ldr	r3, [r3, #4]
 8006204:	68db      	ldr	r3, [r3, #12]
 8006206:	4a0c      	ldr	r2, [pc, #48]	@ (8006238 <vTaskSwitchContext+0xc4>)
 8006208:	6013      	str	r3, [r2, #0]
 800620a:	4a09      	ldr	r2, [pc, #36]	@ (8006230 <vTaskSwitchContext+0xbc>)
 800620c:	68fb      	ldr	r3, [r7, #12]
 800620e:	6013      	str	r3, [r2, #0]
			_impure_ptr = &( pxCurrentTCB->xNewLib_reent );
 8006210:	4b09      	ldr	r3, [pc, #36]	@ (8006238 <vTaskSwitchContext+0xc4>)
 8006212:	681b      	ldr	r3, [r3, #0]
 8006214:	3354      	adds	r3, #84	@ 0x54
 8006216:	4a09      	ldr	r2, [pc, #36]	@ (800623c <vTaskSwitchContext+0xc8>)
 8006218:	6013      	str	r3, [r2, #0]
}
 800621a:	bf00      	nop
 800621c:	3714      	adds	r7, #20
 800621e:	46bd      	mov	sp, r7
 8006220:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006224:	4770      	bx	lr
 8006226:	bf00      	nop
 8006228:	20000eec 	.word	0x20000eec
 800622c:	20000ed8 	.word	0x20000ed8
 8006230:	20000ecc 	.word	0x20000ecc
 8006234:	200009f4 	.word	0x200009f4
 8006238:	200009f0 	.word	0x200009f0
 800623c:	20000030 	.word	0x20000030

08006240 <vTaskPlaceOnEventList>:
/*-----------------------------------------------------------*/

void vTaskPlaceOnEventList( List_t * const pxEventList, const TickType_t xTicksToWait )
{
 8006240:	b580      	push	{r7, lr}
 8006242:	b084      	sub	sp, #16
 8006244:	af00      	add	r7, sp, #0
 8006246:	6078      	str	r0, [r7, #4]
 8006248:	6039      	str	r1, [r7, #0]
	configASSERT( pxEventList );
 800624a:	687b      	ldr	r3, [r7, #4]
 800624c:	2b00      	cmp	r3, #0
 800624e:	d10b      	bne.n	8006268 <vTaskPlaceOnEventList+0x28>
	__asm volatile
 8006250:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8006254:	f383 8811 	msr	BASEPRI, r3
 8006258:	f3bf 8f6f 	isb	sy
 800625c:	f3bf 8f4f 	dsb	sy
 8006260:	60fb      	str	r3, [r7, #12]
}
 8006262:	bf00      	nop
 8006264:	bf00      	nop
 8006266:	e7fd      	b.n	8006264 <vTaskPlaceOnEventList+0x24>

	/* Place the event list item of the TCB in the appropriate event list.
	This is placed in the list in priority order so the highest priority task
	is the first to be woken by the event.  The queue that contains the event
	list is locked, preventing simultaneous access from interrupts. */
	vListInsert( pxEventList, &( pxCurrentTCB->xEventListItem ) );
 8006268:	4b07      	ldr	r3, [pc, #28]	@ (8006288 <vTaskPlaceOnEventList+0x48>)
 800626a:	681b      	ldr	r3, [r3, #0]
 800626c:	3318      	adds	r3, #24
 800626e:	4619      	mov	r1, r3
 8006270:	6878      	ldr	r0, [r7, #4]
 8006272:	f7fe fe0c 	bl	8004e8e <vListInsert>

	prvAddCurrentTaskToDelayedList( xTicksToWait, pdTRUE );
 8006276:	2101      	movs	r1, #1
 8006278:	6838      	ldr	r0, [r7, #0]
 800627a:	f000 fa87 	bl	800678c <prvAddCurrentTaskToDelayedList>
}
 800627e:	bf00      	nop
 8006280:	3710      	adds	r7, #16
 8006282:	46bd      	mov	sp, r7
 8006284:	bd80      	pop	{r7, pc}
 8006286:	bf00      	nop
 8006288:	200009f0 	.word	0x200009f0

0800628c <vTaskPlaceOnEventListRestricted>:
/*-----------------------------------------------------------*/

#if( configUSE_TIMERS == 1 )

	void vTaskPlaceOnEventListRestricted( List_t * const pxEventList, TickType_t xTicksToWait, const BaseType_t xWaitIndefinitely )
	{
 800628c:	b580      	push	{r7, lr}
 800628e:	b086      	sub	sp, #24
 8006290:	af00      	add	r7, sp, #0
 8006292:	60f8      	str	r0, [r7, #12]
 8006294:	60b9      	str	r1, [r7, #8]
 8006296:	607a      	str	r2, [r7, #4]
		configASSERT( pxEventList );
 8006298:	68fb      	ldr	r3, [r7, #12]
 800629a:	2b00      	cmp	r3, #0
 800629c:	d10b      	bne.n	80062b6 <vTaskPlaceOnEventListRestricted+0x2a>
	__asm volatile
 800629e:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80062a2:	f383 8811 	msr	BASEPRI, r3
 80062a6:	f3bf 8f6f 	isb	sy
 80062aa:	f3bf 8f4f 	dsb	sy
 80062ae:	617b      	str	r3, [r7, #20]
}
 80062b0:	bf00      	nop
 80062b2:	bf00      	nop
 80062b4:	e7fd      	b.n	80062b2 <vTaskPlaceOnEventListRestricted+0x26>

		/* Place the event list item of the TCB in the appropriate event list.
		In this case it is assume that this is the only task that is going to
		be waiting on this event list, so the faster vListInsertEnd() function
		can be used in place of vListInsert. */
		vListInsertEnd( pxEventList, &( pxCurrentTCB->xEventListItem ) );
 80062b6:	4b0a      	ldr	r3, [pc, #40]	@ (80062e0 <vTaskPlaceOnEventListRestricted+0x54>)
 80062b8:	681b      	ldr	r3, [r3, #0]
 80062ba:	3318      	adds	r3, #24
 80062bc:	4619      	mov	r1, r3
 80062be:	68f8      	ldr	r0, [r7, #12]
 80062c0:	f7fe fdc1 	bl	8004e46 <vListInsertEnd>

		/* If the task should block indefinitely then set the block time to a
		value that will be recognised as an indefinite delay inside the
		prvAddCurrentTaskToDelayedList() function. */
		if( xWaitIndefinitely != pdFALSE )
 80062c4:	687b      	ldr	r3, [r7, #4]
 80062c6:	2b00      	cmp	r3, #0
 80062c8:	d002      	beq.n	80062d0 <vTaskPlaceOnEventListRestricted+0x44>
		{
			xTicksToWait = portMAX_DELAY;
 80062ca:	f04f 33ff 	mov.w	r3, #4294967295	@ 0xffffffff
 80062ce:	60bb      	str	r3, [r7, #8]
		}

		traceTASK_DELAY_UNTIL( ( xTickCount + xTicksToWait ) );
		prvAddCurrentTaskToDelayedList( xTicksToWait, xWaitIndefinitely );
 80062d0:	6879      	ldr	r1, [r7, #4]
 80062d2:	68b8      	ldr	r0, [r7, #8]
 80062d4:	f000 fa5a 	bl	800678c <prvAddCurrentTaskToDelayedList>
	}
 80062d8:	bf00      	nop
 80062da:	3718      	adds	r7, #24
 80062dc:	46bd      	mov	sp, r7
 80062de:	bd80      	pop	{r7, pc}
 80062e0:	200009f0 	.word	0x200009f0

080062e4 <xTaskRemoveFromEventList>:

#endif /* configUSE_TIMERS */
/*-----------------------------------------------------------*/

BaseType_t xTaskRemoveFromEventList( const List_t * const pxEventList )
{
 80062e4:	b580      	push	{r7, lr}
 80062e6:	b086      	sub	sp, #24
 80062e8:	af00      	add	r7, sp, #0
 80062ea:	6078      	str	r0, [r7, #4]
	get called - the lock count on the queue will get modified instead.  This
	means exclusive access to the event list is guaranteed here.

	This function assumes that a check has already been made to ensure that
	pxEventList is not empty. */
	pxUnblockedTCB = listGET_OWNER_OF_HEAD_ENTRY( pxEventList ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 80062ec:	687b      	ldr	r3, [r7, #4]
 80062ee:	68db      	ldr	r3, [r3, #12]
 80062f0:	68db      	ldr	r3, [r3, #12]
 80062f2:	613b      	str	r3, [r7, #16]
	configASSERT( pxUnblockedTCB );
 80062f4:	693b      	ldr	r3, [r7, #16]
 80062f6:	2b00      	cmp	r3, #0
 80062f8:	d10b      	bne.n	8006312 <xTaskRemoveFromEventList+0x2e>
	__asm volatile
 80062fa:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80062fe:	f383 8811 	msr	BASEPRI, r3
 8006302:	f3bf 8f6f 	isb	sy
 8006306:	f3bf 8f4f 	dsb	sy
 800630a:	60fb      	str	r3, [r7, #12]
}
 800630c:	bf00      	nop
 800630e:	bf00      	nop
 8006310:	e7fd      	b.n	800630e <xTaskRemoveFromEventList+0x2a>
	( void ) uxListRemove( &( pxUnblockedTCB->xEventListItem ) );
 8006312:	693b      	ldr	r3, [r7, #16]
 8006314:	3318      	adds	r3, #24
 8006316:	4618      	mov	r0, r3
 8006318:	f7fe fdf2 	bl	8004f00 <uxListRemove>

	if( uxSchedulerSuspended == ( UBaseType_t ) pdFALSE )
 800631c:	4b1d      	ldr	r3, [pc, #116]	@ (8006394 <xTaskRemoveFromEventList+0xb0>)
 800631e:	681b      	ldr	r3, [r3, #0]
 8006320:	2b00      	cmp	r3, #0
 8006322:	d11d      	bne.n	8006360 <xTaskRemoveFromEventList+0x7c>
	{
		( void ) uxListRemove( &( pxUnblockedTCB->xStateListItem ) );
 8006324:	693b      	ldr	r3, [r7, #16]
 8006326:	3304      	adds	r3, #4
 8006328:	4618      	mov	r0, r3
 800632a:	f7fe fde9 	bl	8004f00 <uxListRemove>
		prvAddTaskToReadyList( pxUnblockedTCB );
 800632e:	693b      	ldr	r3, [r7, #16]
 8006330:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8006332:	4b19      	ldr	r3, [pc, #100]	@ (8006398 <xTaskRemoveFromEventList+0xb4>)
 8006334:	681b      	ldr	r3, [r3, #0]
 8006336:	429a      	cmp	r2, r3
 8006338:	d903      	bls.n	8006342 <xTaskRemoveFromEventList+0x5e>
 800633a:	693b      	ldr	r3, [r7, #16]
 800633c:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800633e:	4a16      	ldr	r2, [pc, #88]	@ (8006398 <xTaskRemoveFromEventList+0xb4>)
 8006340:	6013      	str	r3, [r2, #0]
 8006342:	693b      	ldr	r3, [r7, #16]
 8006344:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8006346:	4613      	mov	r3, r2
 8006348:	009b      	lsls	r3, r3, #2
 800634a:	4413      	add	r3, r2
 800634c:	009b      	lsls	r3, r3, #2
 800634e:	4a13      	ldr	r2, [pc, #76]	@ (800639c <xTaskRemoveFromEventList+0xb8>)
 8006350:	441a      	add	r2, r3
 8006352:	693b      	ldr	r3, [r7, #16]
 8006354:	3304      	adds	r3, #4
 8006356:	4619      	mov	r1, r3
 8006358:	4610      	mov	r0, r2
 800635a:	f7fe fd74 	bl	8004e46 <vListInsertEnd>
 800635e:	e005      	b.n	800636c <xTaskRemoveFromEventList+0x88>
	}
	else
	{
		/* The delayed and ready lists cannot be accessed, so hold this task
		pending until the scheduler is resumed. */
		vListInsertEnd( &( xPendingReadyList ), &( pxUnblockedTCB->xEventListItem ) );
 8006360:	693b      	ldr	r3, [r7, #16]
 8006362:	3318      	adds	r3, #24
 8006364:	4619      	mov	r1, r3
 8006366:	480e      	ldr	r0, [pc, #56]	@ (80063a0 <xTaskRemoveFromEventList+0xbc>)
 8006368:	f7fe fd6d 	bl	8004e46 <vListInsertEnd>
	}

	if( pxUnblockedTCB->uxPriority > pxCurrentTCB->uxPriority )
 800636c:	693b      	ldr	r3, [r7, #16]
 800636e:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8006370:	4b0c      	ldr	r3, [pc, #48]	@ (80063a4 <xTaskRemoveFromEventList+0xc0>)
 8006372:	681b      	ldr	r3, [r3, #0]
 8006374:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8006376:	429a      	cmp	r2, r3
 8006378:	d905      	bls.n	8006386 <xTaskRemoveFromEventList+0xa2>
	{
		/* Return true if the task removed from the event list has a higher
		priority than the calling task.  This allows the calling task to know if
		it should force a context switch now. */
		xReturn = pdTRUE;
 800637a:	2301      	movs	r3, #1
 800637c:	617b      	str	r3, [r7, #20]

		/* Mark that a yield is pending in case the user is not using the
		"xHigherPriorityTaskWoken" parameter to an ISR safe FreeRTOS function. */
		xYieldPending = pdTRUE;
 800637e:	4b0a      	ldr	r3, [pc, #40]	@ (80063a8 <xTaskRemoveFromEventList+0xc4>)
 8006380:	2201      	movs	r2, #1
 8006382:	601a      	str	r2, [r3, #0]
 8006384:	e001      	b.n	800638a <xTaskRemoveFromEventList+0xa6>
	}
	else
	{
		xReturn = pdFALSE;
 8006386:	2300      	movs	r3, #0
 8006388:	617b      	str	r3, [r7, #20]
	}

	return xReturn;
 800638a:	697b      	ldr	r3, [r7, #20]
}
 800638c:	4618      	mov	r0, r3
 800638e:	3718      	adds	r7, #24
 8006390:	46bd      	mov	sp, r7
 8006392:	bd80      	pop	{r7, pc}
 8006394:	20000eec 	.word	0x20000eec
 8006398:	20000ecc 	.word	0x20000ecc
 800639c:	200009f4 	.word	0x200009f4
 80063a0:	20000e84 	.word	0x20000e84
 80063a4:	200009f0 	.word	0x200009f0
 80063a8:	20000ed8 	.word	0x20000ed8

080063ac <vTaskInternalSetTimeOutState>:
	taskEXIT_CRITICAL();
}
/*-----------------------------------------------------------*/

void vTaskInternalSetTimeOutState( TimeOut_t * const pxTimeOut )
{
 80063ac:	b480      	push	{r7}
 80063ae:	b083      	sub	sp, #12
 80063b0:	af00      	add	r7, sp, #0
 80063b2:	6078      	str	r0, [r7, #4]
	/* For internal use only as it does not use a critical section. */
	pxTimeOut->xOverflowCount = xNumOfOverflows;
 80063b4:	4b06      	ldr	r3, [pc, #24]	@ (80063d0 <vTaskInternalSetTimeOutState+0x24>)
 80063b6:	681a      	ldr	r2, [r3, #0]
 80063b8:	687b      	ldr	r3, [r7, #4]
 80063ba:	601a      	str	r2, [r3, #0]
	pxTimeOut->xTimeOnEntering = xTickCount;
 80063bc:	4b05      	ldr	r3, [pc, #20]	@ (80063d4 <vTaskInternalSetTimeOutState+0x28>)
 80063be:	681a      	ldr	r2, [r3, #0]
 80063c0:	687b      	ldr	r3, [r7, #4]
 80063c2:	605a      	str	r2, [r3, #4]
}
 80063c4:	bf00      	nop
 80063c6:	370c      	adds	r7, #12
 80063c8:	46bd      	mov	sp, r7
 80063ca:	f85d 7b04 	ldr.w	r7, [sp], #4
 80063ce:	4770      	bx	lr
 80063d0:	20000edc 	.word	0x20000edc
 80063d4:	20000ec8 	.word	0x20000ec8

080063d8 <xTaskCheckForTimeOut>:
/*-----------------------------------------------------------*/

BaseType_t xTaskCheckForTimeOut( TimeOut_t * const pxTimeOut, TickType_t * const pxTicksToWait )
{
 80063d8:	b580      	push	{r7, lr}
 80063da:	b088      	sub	sp, #32
 80063dc:	af00      	add	r7, sp, #0
 80063de:	6078      	str	r0, [r7, #4]
 80063e0:	6039      	str	r1, [r7, #0]
BaseType_t xReturn;

	configASSERT( pxTimeOut );
 80063e2:	687b      	ldr	r3, [r7, #4]
 80063e4:	2b00      	cmp	r3, #0
 80063e6:	d10b      	bne.n	8006400 <xTaskCheckForTimeOut+0x28>
	__asm volatile
 80063e8:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80063ec:	f383 8811 	msr	BASEPRI, r3
 80063f0:	f3bf 8f6f 	isb	sy
 80063f4:	f3bf 8f4f 	dsb	sy
 80063f8:	613b      	str	r3, [r7, #16]
}
 80063fa:	bf00      	nop
 80063fc:	bf00      	nop
 80063fe:	e7fd      	b.n	80063fc <xTaskCheckForTimeOut+0x24>
	configASSERT( pxTicksToWait );
 8006400:	683b      	ldr	r3, [r7, #0]
 8006402:	2b00      	cmp	r3, #0
 8006404:	d10b      	bne.n	800641e <xTaskCheckForTimeOut+0x46>
	__asm volatile
 8006406:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800640a:	f383 8811 	msr	BASEPRI, r3
 800640e:	f3bf 8f6f 	isb	sy
 8006412:	f3bf 8f4f 	dsb	sy
 8006416:	60fb      	str	r3, [r7, #12]
}
 8006418:	bf00      	nop
 800641a:	bf00      	nop
 800641c:	e7fd      	b.n	800641a <xTaskCheckForTimeOut+0x42>

	taskENTER_CRITICAL();
 800641e:	f000 fe93 	bl	8007148 <vPortEnterCritical>
	{
		/* Minor optimisation.  The tick count cannot change in this block. */
		const TickType_t xConstTickCount = xTickCount;
 8006422:	4b1d      	ldr	r3, [pc, #116]	@ (8006498 <xTaskCheckForTimeOut+0xc0>)
 8006424:	681b      	ldr	r3, [r3, #0]
 8006426:	61bb      	str	r3, [r7, #24]
		const TickType_t xElapsedTime = xConstTickCount - pxTimeOut->xTimeOnEntering;
 8006428:	687b      	ldr	r3, [r7, #4]
 800642a:	685b      	ldr	r3, [r3, #4]
 800642c:	69ba      	ldr	r2, [r7, #24]
 800642e:	1ad3      	subs	r3, r2, r3
 8006430:	617b      	str	r3, [r7, #20]
			}
			else
		#endif

		#if ( INCLUDE_vTaskSuspend == 1 )
			if( *pxTicksToWait == portMAX_DELAY )
 8006432:	683b      	ldr	r3, [r7, #0]
 8006434:	681b      	ldr	r3, [r3, #0]
 8006436:	f1b3 3fff 	cmp.w	r3, #4294967295	@ 0xffffffff
 800643a:	d102      	bne.n	8006442 <xTaskCheckForTimeOut+0x6a>
			{
				/* If INCLUDE_vTaskSuspend is set to 1 and the block time
				specified is the maximum block time then the task should block
				indefinitely, and therefore never time out. */
				xReturn = pdFALSE;
 800643c:	2300      	movs	r3, #0
 800643e:	61fb      	str	r3, [r7, #28]
 8006440:	e023      	b.n	800648a <xTaskCheckForTimeOut+0xb2>
			}
			else
		#endif

		if( ( xNumOfOverflows != pxTimeOut->xOverflowCount ) && ( xConstTickCount >= pxTimeOut->xTimeOnEntering ) ) /*lint !e525 Indentation preferred as is to make code within pre-processor directives clearer. */
 8006442:	687b      	ldr	r3, [r7, #4]
 8006444:	681a      	ldr	r2, [r3, #0]
 8006446:	4b15      	ldr	r3, [pc, #84]	@ (800649c <xTaskCheckForTimeOut+0xc4>)
 8006448:	681b      	ldr	r3, [r3, #0]
 800644a:	429a      	cmp	r2, r3
 800644c:	d007      	beq.n	800645e <xTaskCheckForTimeOut+0x86>
 800644e:	687b      	ldr	r3, [r7, #4]
 8006450:	685b      	ldr	r3, [r3, #4]
 8006452:	69ba      	ldr	r2, [r7, #24]
 8006454:	429a      	cmp	r2, r3
 8006456:	d302      	bcc.n	800645e <xTaskCheckForTimeOut+0x86>
			/* The tick count is greater than the time at which
			vTaskSetTimeout() was called, but has also overflowed since
			vTaskSetTimeOut() was called.  It must have wrapped all the way
			around and gone past again. This passed since vTaskSetTimeout()
			was called. */
			xReturn = pdTRUE;
 8006458:	2301      	movs	r3, #1
 800645a:	61fb      	str	r3, [r7, #28]
 800645c:	e015      	b.n	800648a <xTaskCheckForTimeOut+0xb2>
		}
		else if( xElapsedTime < *pxTicksToWait ) /*lint !e961 Explicit casting is only redundant with some compilers, whereas others require it to prevent integer conversion errors. */
 800645e:	683b      	ldr	r3, [r7, #0]
 8006460:	681b      	ldr	r3, [r3, #0]
 8006462:	697a      	ldr	r2, [r7, #20]
 8006464:	429a      	cmp	r2, r3
 8006466:	d20b      	bcs.n	8006480 <xTaskCheckForTimeOut+0xa8>
		{
			/* Not a genuine timeout. Adjust parameters for time remaining. */
			*pxTicksToWait -= xElapsedTime;
 8006468:	683b      	ldr	r3, [r7, #0]
 800646a:	681a      	ldr	r2, [r3, #0]
 800646c:	697b      	ldr	r3, [r7, #20]
 800646e:	1ad2      	subs	r2, r2, r3
 8006470:	683b      	ldr	r3, [r7, #0]
 8006472:	601a      	str	r2, [r3, #0]
			vTaskInternalSetTimeOutState( pxTimeOut );
 8006474:	6878      	ldr	r0, [r7, #4]
 8006476:	f7ff ff99 	bl	80063ac <vTaskInternalSetTimeOutState>
			xReturn = pdFALSE;
 800647a:	2300      	movs	r3, #0
 800647c:	61fb      	str	r3, [r7, #28]
 800647e:	e004      	b.n	800648a <xTaskCheckForTimeOut+0xb2>
		}
		else
		{
			*pxTicksToWait = 0;
 8006480:	683b      	ldr	r3, [r7, #0]
 8006482:	2200      	movs	r2, #0
 8006484:	601a      	str	r2, [r3, #0]
			xReturn = pdTRUE;
 8006486:	2301      	movs	r3, #1
 8006488:	61fb      	str	r3, [r7, #28]
		}
	}
	taskEXIT_CRITICAL();
 800648a:	f000 fe8f 	bl	80071ac <vPortExitCritical>

	return xReturn;
 800648e:	69fb      	ldr	r3, [r7, #28]
}
 8006490:	4618      	mov	r0, r3
 8006492:	3720      	adds	r7, #32
 8006494:	46bd      	mov	sp, r7
 8006496:	bd80      	pop	{r7, pc}
 8006498:	20000ec8 	.word	0x20000ec8
 800649c:	20000edc 	.word	0x20000edc

080064a0 <vTaskMissedYield>:
/*-----------------------------------------------------------*/

void vTaskMissedYield( void )
{
 80064a0:	b480      	push	{r7}
 80064a2:	af00      	add	r7, sp, #0
	xYieldPending = pdTRUE;
 80064a4:	4b03      	ldr	r3, [pc, #12]	@ (80064b4 <vTaskMissedYield+0x14>)
 80064a6:	2201      	movs	r2, #1
 80064a8:	601a      	str	r2, [r3, #0]
}
 80064aa:	bf00      	nop
 80064ac:	46bd      	mov	sp, r7
 80064ae:	f85d 7b04 	ldr.w	r7, [sp], #4
 80064b2:	4770      	bx	lr
 80064b4:	20000ed8 	.word	0x20000ed8

080064b8 <prvIdleTask>:
 *
 * void prvIdleTask( void *pvParameters );
 *
 */
static portTASK_FUNCTION( prvIdleTask, pvParameters )
{
 80064b8:	b580      	push	{r7, lr}
 80064ba:	b082      	sub	sp, #8
 80064bc:	af00      	add	r7, sp, #0
 80064be:	6078      	str	r0, [r7, #4]

	for( ;; )
	{
		/* See if any tasks have deleted themselves - if so then the idle task
		is responsible for freeing the deleted task's TCB and stack. */
		prvCheckTasksWaitingTermination();
 80064c0:	f000 f852 	bl	8006568 <prvCheckTasksWaitingTermination>

			A critical region is not required here as we are just reading from
			the list, and an occasional incorrect value will not matter.  If
			the ready list at the idle priority contains more than one task
			then a task other than the idle task is ready to execute. */
			if( listCURRENT_LIST_LENGTH( &( pxReadyTasksLists[ tskIDLE_PRIORITY ] ) ) > ( UBaseType_t ) 1 )
 80064c4:	4b06      	ldr	r3, [pc, #24]	@ (80064e0 <prvIdleTask+0x28>)
 80064c6:	681b      	ldr	r3, [r3, #0]
 80064c8:	2b01      	cmp	r3, #1
 80064ca:	d9f9      	bls.n	80064c0 <prvIdleTask+0x8>
			{
				taskYIELD();
 80064cc:	4b05      	ldr	r3, [pc, #20]	@ (80064e4 <prvIdleTask+0x2c>)
 80064ce:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 80064d2:	601a      	str	r2, [r3, #0]
 80064d4:	f3bf 8f4f 	dsb	sy
 80064d8:	f3bf 8f6f 	isb	sy
		prvCheckTasksWaitingTermination();
 80064dc:	e7f0      	b.n	80064c0 <prvIdleTask+0x8>
 80064de:	bf00      	nop
 80064e0:	200009f4 	.word	0x200009f4
 80064e4:	e000ed04 	.word	0xe000ed04

080064e8 <prvInitialiseTaskLists>:

#endif /* portUSING_MPU_WRAPPERS */
/*-----------------------------------------------------------*/

static void prvInitialiseTaskLists( void )
{
 80064e8:	b580      	push	{r7, lr}
 80064ea:	b082      	sub	sp, #8
 80064ec:	af00      	add	r7, sp, #0
UBaseType_t uxPriority;

	for( uxPriority = ( UBaseType_t ) 0U; uxPriority < ( UBaseType_t ) configMAX_PRIORITIES; uxPriority++ )
 80064ee:	2300      	movs	r3, #0
 80064f0:	607b      	str	r3, [r7, #4]
 80064f2:	e00c      	b.n	800650e <prvInitialiseTaskLists+0x26>
	{
		vListInitialise( &( pxReadyTasksLists[ uxPriority ] ) );
 80064f4:	687a      	ldr	r2, [r7, #4]
 80064f6:	4613      	mov	r3, r2
 80064f8:	009b      	lsls	r3, r3, #2
 80064fa:	4413      	add	r3, r2
 80064fc:	009b      	lsls	r3, r3, #2
 80064fe:	4a12      	ldr	r2, [pc, #72]	@ (8006548 <prvInitialiseTaskLists+0x60>)
 8006500:	4413      	add	r3, r2
 8006502:	4618      	mov	r0, r3
 8006504:	f7fe fc72 	bl	8004dec <vListInitialise>
	for( uxPriority = ( UBaseType_t ) 0U; uxPriority < ( UBaseType_t ) configMAX_PRIORITIES; uxPriority++ )
 8006508:	687b      	ldr	r3, [r7, #4]
 800650a:	3301      	adds	r3, #1
 800650c:	607b      	str	r3, [r7, #4]
 800650e:	687b      	ldr	r3, [r7, #4]
 8006510:	2b37      	cmp	r3, #55	@ 0x37
 8006512:	d9ef      	bls.n	80064f4 <prvInitialiseTaskLists+0xc>
	}

	vListInitialise( &xDelayedTaskList1 );
 8006514:	480d      	ldr	r0, [pc, #52]	@ (800654c <prvInitialiseTaskLists+0x64>)
 8006516:	f7fe fc69 	bl	8004dec <vListInitialise>
	vListInitialise( &xDelayedTaskList2 );
 800651a:	480d      	ldr	r0, [pc, #52]	@ (8006550 <prvInitialiseTaskLists+0x68>)
 800651c:	f7fe fc66 	bl	8004dec <vListInitialise>
	vListInitialise( &xPendingReadyList );
 8006520:	480c      	ldr	r0, [pc, #48]	@ (8006554 <prvInitialiseTaskLists+0x6c>)
 8006522:	f7fe fc63 	bl	8004dec <vListInitialise>

	#if ( INCLUDE_vTaskDelete == 1 )
	{
		vListInitialise( &xTasksWaitingTermination );
 8006526:	480c      	ldr	r0, [pc, #48]	@ (8006558 <prvInitialiseTaskLists+0x70>)
 8006528:	f7fe fc60 	bl	8004dec <vListInitialise>
	}
	#endif /* INCLUDE_vTaskDelete */

	#if ( INCLUDE_vTaskSuspend == 1 )
	{
		vListInitialise( &xSuspendedTaskList );
 800652c:	480b      	ldr	r0, [pc, #44]	@ (800655c <prvInitialiseTaskLists+0x74>)
 800652e:	f7fe fc5d 	bl	8004dec <vListInitialise>
	}
	#endif /* INCLUDE_vTaskSuspend */

	/* Start with pxDelayedTaskList using list1 and the pxOverflowDelayedTaskList
	using list2. */
	pxDelayedTaskList = &xDelayedTaskList1;
 8006532:	4b0b      	ldr	r3, [pc, #44]	@ (8006560 <prvInitialiseTaskLists+0x78>)
 8006534:	4a05      	ldr	r2, [pc, #20]	@ (800654c <prvInitialiseTaskLists+0x64>)
 8006536:	601a      	str	r2, [r3, #0]
	pxOverflowDelayedTaskList = &xDelayedTaskList2;
 8006538:	4b0a      	ldr	r3, [pc, #40]	@ (8006564 <prvInitialiseTaskLists+0x7c>)
 800653a:	4a05      	ldr	r2, [pc, #20]	@ (8006550 <prvInitialiseTaskLists+0x68>)
 800653c:	601a      	str	r2, [r3, #0]
}
 800653e:	bf00      	nop
 8006540:	3708      	adds	r7, #8
 8006542:	46bd      	mov	sp, r7
 8006544:	bd80      	pop	{r7, pc}
 8006546:	bf00      	nop
 8006548:	200009f4 	.word	0x200009f4
 800654c:	20000e54 	.word	0x20000e54
 8006550:	20000e68 	.word	0x20000e68
 8006554:	20000e84 	.word	0x20000e84
 8006558:	20000e98 	.word	0x20000e98
 800655c:	20000eb0 	.word	0x20000eb0
 8006560:	20000e7c 	.word	0x20000e7c
 8006564:	20000e80 	.word	0x20000e80

08006568 <prvCheckTasksWaitingTermination>:
/*-----------------------------------------------------------*/

static void prvCheckTasksWaitingTermination( void )
{
 8006568:	b580      	push	{r7, lr}
 800656a:	b082      	sub	sp, #8
 800656c:	af00      	add	r7, sp, #0
	{
		TCB_t *pxTCB;

		/* uxDeletedTasksWaitingCleanUp is used to prevent taskENTER_CRITICAL()
		being called too often in the idle task. */
		while( uxDeletedTasksWaitingCleanUp > ( UBaseType_t ) 0U )
 800656e:	e019      	b.n	80065a4 <prvCheckTasksWaitingTermination+0x3c>
		{
			taskENTER_CRITICAL();
 8006570:	f000 fdea 	bl	8007148 <vPortEnterCritical>
			{
				pxTCB = listGET_OWNER_OF_HEAD_ENTRY( ( &xTasksWaitingTermination ) ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 8006574:	4b10      	ldr	r3, [pc, #64]	@ (80065b8 <prvCheckTasksWaitingTermination+0x50>)
 8006576:	68db      	ldr	r3, [r3, #12]
 8006578:	68db      	ldr	r3, [r3, #12]
 800657a:	607b      	str	r3, [r7, #4]
				( void ) uxListRemove( &( pxTCB->xStateListItem ) );
 800657c:	687b      	ldr	r3, [r7, #4]
 800657e:	3304      	adds	r3, #4
 8006580:	4618      	mov	r0, r3
 8006582:	f7fe fcbd 	bl	8004f00 <uxListRemove>
				--uxCurrentNumberOfTasks;
 8006586:	4b0d      	ldr	r3, [pc, #52]	@ (80065bc <prvCheckTasksWaitingTermination+0x54>)
 8006588:	681b      	ldr	r3, [r3, #0]
 800658a:	3b01      	subs	r3, #1
 800658c:	4a0b      	ldr	r2, [pc, #44]	@ (80065bc <prvCheckTasksWaitingTermination+0x54>)
 800658e:	6013      	str	r3, [r2, #0]
				--uxDeletedTasksWaitingCleanUp;
 8006590:	4b0b      	ldr	r3, [pc, #44]	@ (80065c0 <prvCheckTasksWaitingTermination+0x58>)
 8006592:	681b      	ldr	r3, [r3, #0]
 8006594:	3b01      	subs	r3, #1
 8006596:	4a0a      	ldr	r2, [pc, #40]	@ (80065c0 <prvCheckTasksWaitingTermination+0x58>)
 8006598:	6013      	str	r3, [r2, #0]
			}
			taskEXIT_CRITICAL();
 800659a:	f000 fe07 	bl	80071ac <vPortExitCritical>

			prvDeleteTCB( pxTCB );
 800659e:	6878      	ldr	r0, [r7, #4]
 80065a0:	f000 f810 	bl	80065c4 <prvDeleteTCB>
		while( uxDeletedTasksWaitingCleanUp > ( UBaseType_t ) 0U )
 80065a4:	4b06      	ldr	r3, [pc, #24]	@ (80065c0 <prvCheckTasksWaitingTermination+0x58>)
 80065a6:	681b      	ldr	r3, [r3, #0]
 80065a8:	2b00      	cmp	r3, #0
 80065aa:	d1e1      	bne.n	8006570 <prvCheckTasksWaitingTermination+0x8>
		}
	}
	#endif /* INCLUDE_vTaskDelete */
}
 80065ac:	bf00      	nop
 80065ae:	bf00      	nop
 80065b0:	3708      	adds	r7, #8
 80065b2:	46bd      	mov	sp, r7
 80065b4:	bd80      	pop	{r7, pc}
 80065b6:	bf00      	nop
 80065b8:	20000e98 	.word	0x20000e98
 80065bc:	20000ec4 	.word	0x20000ec4
 80065c0:	20000eac 	.word	0x20000eac

080065c4 <prvDeleteTCB>:
/*-----------------------------------------------------------*/

#if ( INCLUDE_vTaskDelete == 1 )

	static void prvDeleteTCB( TCB_t *pxTCB )
	{
 80065c4:	b580      	push	{r7, lr}
 80065c6:	b084      	sub	sp, #16
 80065c8:	af00      	add	r7, sp, #0
 80065ca:	6078      	str	r0, [r7, #4]
		to the task to free any memory allocated at the application level.
		See the third party link http://www.nadler.com/embedded/newlibAndFreeRTOS.html
		for additional information. */
		#if ( configUSE_NEWLIB_REENTRANT == 1 )
		{
			_reclaim_reent( &( pxTCB->xNewLib_reent ) );
 80065cc:	687b      	ldr	r3, [r7, #4]
 80065ce:	3354      	adds	r3, #84	@ 0x54
 80065d0:	4618      	mov	r0, r3
 80065d2:	f001 faf3 	bl	8007bbc <_reclaim_reent>
		#elif( tskSTATIC_AND_DYNAMIC_ALLOCATION_POSSIBLE != 0 ) /*lint !e731 !e9029 Macro has been consolidated for readability reasons. */
		{
			/* The task could have been allocated statically or dynamically, so
			check what was statically allocated before trying to free the
			memory. */
			if( pxTCB->ucStaticallyAllocated == tskDYNAMICALLY_ALLOCATED_STACK_AND_TCB )
 80065d6:	687b      	ldr	r3, [r7, #4]
 80065d8:	f893 30a5 	ldrb.w	r3, [r3, #165]	@ 0xa5
 80065dc:	2b00      	cmp	r3, #0
 80065de:	d108      	bne.n	80065f2 <prvDeleteTCB+0x2e>
			{
				/* Both the stack and TCB were allocated dynamically, so both
				must be freed. */
				vPortFree( pxTCB->pxStack );
 80065e0:	687b      	ldr	r3, [r7, #4]
 80065e2:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80065e4:	4618      	mov	r0, r3
 80065e6:	f000 ff9f 	bl	8007528 <vPortFree>
				vPortFree( pxTCB );
 80065ea:	6878      	ldr	r0, [r7, #4]
 80065ec:	f000 ff9c 	bl	8007528 <vPortFree>
				configASSERT( pxTCB->ucStaticallyAllocated == tskSTATICALLY_ALLOCATED_STACK_AND_TCB	);
				mtCOVERAGE_TEST_MARKER();
			}
		}
		#endif /* configSUPPORT_DYNAMIC_ALLOCATION */
	}
 80065f0:	e019      	b.n	8006626 <prvDeleteTCB+0x62>
			else if( pxTCB->ucStaticallyAllocated == tskSTATICALLY_ALLOCATED_STACK_ONLY )
 80065f2:	687b      	ldr	r3, [r7, #4]
 80065f4:	f893 30a5 	ldrb.w	r3, [r3, #165]	@ 0xa5
 80065f8:	2b01      	cmp	r3, #1
 80065fa:	d103      	bne.n	8006604 <prvDeleteTCB+0x40>
				vPortFree( pxTCB );
 80065fc:	6878      	ldr	r0, [r7, #4]
 80065fe:	f000 ff93 	bl	8007528 <vPortFree>
	}
 8006602:	e010      	b.n	8006626 <prvDeleteTCB+0x62>
				configASSERT( pxTCB->ucStaticallyAllocated == tskSTATICALLY_ALLOCATED_STACK_AND_TCB	);
 8006604:	687b      	ldr	r3, [r7, #4]
 8006606:	f893 30a5 	ldrb.w	r3, [r3, #165]	@ 0xa5
 800660a:	2b02      	cmp	r3, #2
 800660c:	d00b      	beq.n	8006626 <prvDeleteTCB+0x62>
	__asm volatile
 800660e:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8006612:	f383 8811 	msr	BASEPRI, r3
 8006616:	f3bf 8f6f 	isb	sy
 800661a:	f3bf 8f4f 	dsb	sy
 800661e:	60fb      	str	r3, [r7, #12]
}
 8006620:	bf00      	nop
 8006622:	bf00      	nop
 8006624:	e7fd      	b.n	8006622 <prvDeleteTCB+0x5e>
	}
 8006626:	bf00      	nop
 8006628:	3710      	adds	r7, #16
 800662a:	46bd      	mov	sp, r7
 800662c:	bd80      	pop	{r7, pc}
	...

08006630 <prvResetNextTaskUnblockTime>:

#endif /* INCLUDE_vTaskDelete */
/*-----------------------------------------------------------*/

static void prvResetNextTaskUnblockTime( void )
{
 8006630:	b480      	push	{r7}
 8006632:	b083      	sub	sp, #12
 8006634:	af00      	add	r7, sp, #0
TCB_t *pxTCB;

	if( listLIST_IS_EMPTY( pxDelayedTaskList ) != pdFALSE )
 8006636:	4b0c      	ldr	r3, [pc, #48]	@ (8006668 <prvResetNextTaskUnblockTime+0x38>)
 8006638:	681b      	ldr	r3, [r3, #0]
 800663a:	681b      	ldr	r3, [r3, #0]
 800663c:	2b00      	cmp	r3, #0
 800663e:	d104      	bne.n	800664a <prvResetNextTaskUnblockTime+0x1a>
	{
		/* The new current delayed list is empty.  Set xNextTaskUnblockTime to
		the maximum possible value so it is	extremely unlikely that the
		if( xTickCount >= xNextTaskUnblockTime ) test will pass until
		there is an item in the delayed list. */
		xNextTaskUnblockTime = portMAX_DELAY;
 8006640:	4b0a      	ldr	r3, [pc, #40]	@ (800666c <prvResetNextTaskUnblockTime+0x3c>)
 8006642:	f04f 32ff 	mov.w	r2, #4294967295	@ 0xffffffff
 8006646:	601a      	str	r2, [r3, #0]
		which the task at the head of the delayed list should be removed
		from the Blocked state. */
		( pxTCB ) = listGET_OWNER_OF_HEAD_ENTRY( pxDelayedTaskList ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
		xNextTaskUnblockTime = listGET_LIST_ITEM_VALUE( &( ( pxTCB )->xStateListItem ) );
	}
}
 8006648:	e008      	b.n	800665c <prvResetNextTaskUnblockTime+0x2c>
		( pxTCB ) = listGET_OWNER_OF_HEAD_ENTRY( pxDelayedTaskList ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 800664a:	4b07      	ldr	r3, [pc, #28]	@ (8006668 <prvResetNextTaskUnblockTime+0x38>)
 800664c:	681b      	ldr	r3, [r3, #0]
 800664e:	68db      	ldr	r3, [r3, #12]
 8006650:	68db      	ldr	r3, [r3, #12]
 8006652:	607b      	str	r3, [r7, #4]
		xNextTaskUnblockTime = listGET_LIST_ITEM_VALUE( &( ( pxTCB )->xStateListItem ) );
 8006654:	687b      	ldr	r3, [r7, #4]
 8006656:	685b      	ldr	r3, [r3, #4]
 8006658:	4a04      	ldr	r2, [pc, #16]	@ (800666c <prvResetNextTaskUnblockTime+0x3c>)
 800665a:	6013      	str	r3, [r2, #0]
}
 800665c:	bf00      	nop
 800665e:	370c      	adds	r7, #12
 8006660:	46bd      	mov	sp, r7
 8006662:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006666:	4770      	bx	lr
 8006668:	20000e7c 	.word	0x20000e7c
 800666c:	20000ee4 	.word	0x20000ee4

08006670 <xTaskGetSchedulerState>:
/*-----------------------------------------------------------*/

#if ( ( INCLUDE_xTaskGetSchedulerState == 1 ) || ( configUSE_TIMERS == 1 ) )

	BaseType_t xTaskGetSchedulerState( void )
	{
 8006670:	b480      	push	{r7}
 8006672:	b083      	sub	sp, #12
 8006674:	af00      	add	r7, sp, #0
	BaseType_t xReturn;

		if( xSchedulerRunning == pdFALSE )
 8006676:	4b0b      	ldr	r3, [pc, #44]	@ (80066a4 <xTaskGetSchedulerState+0x34>)
 8006678:	681b      	ldr	r3, [r3, #0]
 800667a:	2b00      	cmp	r3, #0
 800667c:	d102      	bne.n	8006684 <xTaskGetSchedulerState+0x14>
		{
			xReturn = taskSCHEDULER_NOT_STARTED;
 800667e:	2301      	movs	r3, #1
 8006680:	607b      	str	r3, [r7, #4]
 8006682:	e008      	b.n	8006696 <xTaskGetSchedulerState+0x26>
		}
		else
		{
			if( uxSchedulerSuspended == ( UBaseType_t ) pdFALSE )
 8006684:	4b08      	ldr	r3, [pc, #32]	@ (80066a8 <xTaskGetSchedulerState+0x38>)
 8006686:	681b      	ldr	r3, [r3, #0]
 8006688:	2b00      	cmp	r3, #0
 800668a:	d102      	bne.n	8006692 <xTaskGetSchedulerState+0x22>
			{
				xReturn = taskSCHEDULER_RUNNING;
 800668c:	2302      	movs	r3, #2
 800668e:	607b      	str	r3, [r7, #4]
 8006690:	e001      	b.n	8006696 <xTaskGetSchedulerState+0x26>
			}
			else
			{
				xReturn = taskSCHEDULER_SUSPENDED;
 8006692:	2300      	movs	r3, #0
 8006694:	607b      	str	r3, [r7, #4]
			}
		}

		return xReturn;
 8006696:	687b      	ldr	r3, [r7, #4]
	}
 8006698:	4618      	mov	r0, r3
 800669a:	370c      	adds	r7, #12
 800669c:	46bd      	mov	sp, r7
 800669e:	f85d 7b04 	ldr.w	r7, [sp], #4
 80066a2:	4770      	bx	lr
 80066a4:	20000ed0 	.word	0x20000ed0
 80066a8:	20000eec 	.word	0x20000eec

080066ac <xTaskPriorityDisinherit>:
/*-----------------------------------------------------------*/

#if ( configUSE_MUTEXES == 1 )

	BaseType_t xTaskPriorityDisinherit( TaskHandle_t const pxMutexHolder )
	{
 80066ac:	b580      	push	{r7, lr}
 80066ae:	b086      	sub	sp, #24
 80066b0:	af00      	add	r7, sp, #0
 80066b2:	6078      	str	r0, [r7, #4]
	TCB_t * const pxTCB = pxMutexHolder;
 80066b4:	687b      	ldr	r3, [r7, #4]
 80066b6:	613b      	str	r3, [r7, #16]
	BaseType_t xReturn = pdFALSE;
 80066b8:	2300      	movs	r3, #0
 80066ba:	617b      	str	r3, [r7, #20]

		if( pxMutexHolder != NULL )
 80066bc:	687b      	ldr	r3, [r7, #4]
 80066be:	2b00      	cmp	r3, #0
 80066c0:	d058      	beq.n	8006774 <xTaskPriorityDisinherit+0xc8>
		{
			/* A task can only have an inherited priority if it holds the mutex.
			If the mutex is held by a task then it cannot be given from an
			interrupt, and if a mutex is given by the holding task then it must
			be the running state task. */
			configASSERT( pxTCB == pxCurrentTCB );
 80066c2:	4b2f      	ldr	r3, [pc, #188]	@ (8006780 <xTaskPriorityDisinherit+0xd4>)
 80066c4:	681b      	ldr	r3, [r3, #0]
 80066c6:	693a      	ldr	r2, [r7, #16]
 80066c8:	429a      	cmp	r2, r3
 80066ca:	d00b      	beq.n	80066e4 <xTaskPriorityDisinherit+0x38>
	__asm volatile
 80066cc:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80066d0:	f383 8811 	msr	BASEPRI, r3
 80066d4:	f3bf 8f6f 	isb	sy
 80066d8:	f3bf 8f4f 	dsb	sy
 80066dc:	60fb      	str	r3, [r7, #12]
}
 80066de:	bf00      	nop
 80066e0:	bf00      	nop
 80066e2:	e7fd      	b.n	80066e0 <xTaskPriorityDisinherit+0x34>
			configASSERT( pxTCB->uxMutexesHeld );
 80066e4:	693b      	ldr	r3, [r7, #16]
 80066e6:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 80066e8:	2b00      	cmp	r3, #0
 80066ea:	d10b      	bne.n	8006704 <xTaskPriorityDisinherit+0x58>
	__asm volatile
 80066ec:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80066f0:	f383 8811 	msr	BASEPRI, r3
 80066f4:	f3bf 8f6f 	isb	sy
 80066f8:	f3bf 8f4f 	dsb	sy
 80066fc:	60bb      	str	r3, [r7, #8]
}
 80066fe:	bf00      	nop
 8006700:	bf00      	nop
 8006702:	e7fd      	b.n	8006700 <xTaskPriorityDisinherit+0x54>
			( pxTCB->uxMutexesHeld )--;
 8006704:	693b      	ldr	r3, [r7, #16]
 8006706:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8006708:	1e5a      	subs	r2, r3, #1
 800670a:	693b      	ldr	r3, [r7, #16]
 800670c:	651a      	str	r2, [r3, #80]	@ 0x50

			/* Has the holder of the mutex inherited the priority of another
			task? */
			if( pxTCB->uxPriority != pxTCB->uxBasePriority )
 800670e:	693b      	ldr	r3, [r7, #16]
 8006710:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8006712:	693b      	ldr	r3, [r7, #16]
 8006714:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8006716:	429a      	cmp	r2, r3
 8006718:	d02c      	beq.n	8006774 <xTaskPriorityDisinherit+0xc8>
			{
				/* Only disinherit if no other mutexes are held. */
				if( pxTCB->uxMutexesHeld == ( UBaseType_t ) 0 )
 800671a:	693b      	ldr	r3, [r7, #16]
 800671c:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 800671e:	2b00      	cmp	r3, #0
 8006720:	d128      	bne.n	8006774 <xTaskPriorityDisinherit+0xc8>
					/* A task can only have an inherited priority if it holds
					the mutex.  If the mutex is held by a task then it cannot be
					given from an interrupt, and if a mutex is given by the
					holding task then it must be the running state task.  Remove
					the holding task from the ready/delayed list. */
					if( uxListRemove( &( pxTCB->xStateListItem ) ) == ( UBaseType_t ) 0 )
 8006722:	693b      	ldr	r3, [r7, #16]
 8006724:	3304      	adds	r3, #4
 8006726:	4618      	mov	r0, r3
 8006728:	f7fe fbea 	bl	8004f00 <uxListRemove>
					}

					/* Disinherit the priority before adding the task into the
					new	ready list. */
					traceTASK_PRIORITY_DISINHERIT( pxTCB, pxTCB->uxBasePriority );
					pxTCB->uxPriority = pxTCB->uxBasePriority;
 800672c:	693b      	ldr	r3, [r7, #16]
 800672e:	6cda      	ldr	r2, [r3, #76]	@ 0x4c
 8006730:	693b      	ldr	r3, [r7, #16]
 8006732:	62da      	str	r2, [r3, #44]	@ 0x2c

					/* Reset the event list item value.  It cannot be in use for
					any other purpose if this task is running, and it must be
					running to give back the mutex. */
					listSET_LIST_ITEM_VALUE( &( pxTCB->xEventListItem ), ( TickType_t ) configMAX_PRIORITIES - ( TickType_t ) pxTCB->uxPriority ); /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 8006734:	693b      	ldr	r3, [r7, #16]
 8006736:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8006738:	f1c3 0238 	rsb	r2, r3, #56	@ 0x38
 800673c:	693b      	ldr	r3, [r7, #16]
 800673e:	619a      	str	r2, [r3, #24]
					prvAddTaskToReadyList( pxTCB );
 8006740:	693b      	ldr	r3, [r7, #16]
 8006742:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8006744:	4b0f      	ldr	r3, [pc, #60]	@ (8006784 <xTaskPriorityDisinherit+0xd8>)
 8006746:	681b      	ldr	r3, [r3, #0]
 8006748:	429a      	cmp	r2, r3
 800674a:	d903      	bls.n	8006754 <xTaskPriorityDisinherit+0xa8>
 800674c:	693b      	ldr	r3, [r7, #16]
 800674e:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8006750:	4a0c      	ldr	r2, [pc, #48]	@ (8006784 <xTaskPriorityDisinherit+0xd8>)
 8006752:	6013      	str	r3, [r2, #0]
 8006754:	693b      	ldr	r3, [r7, #16]
 8006756:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8006758:	4613      	mov	r3, r2
 800675a:	009b      	lsls	r3, r3, #2
 800675c:	4413      	add	r3, r2
 800675e:	009b      	lsls	r3, r3, #2
 8006760:	4a09      	ldr	r2, [pc, #36]	@ (8006788 <xTaskPriorityDisinherit+0xdc>)
 8006762:	441a      	add	r2, r3
 8006764:	693b      	ldr	r3, [r7, #16]
 8006766:	3304      	adds	r3, #4
 8006768:	4619      	mov	r1, r3
 800676a:	4610      	mov	r0, r2
 800676c:	f7fe fb6b 	bl	8004e46 <vListInsertEnd>
					in an order different to that in which they were taken.
					If a context switch did not occur when the first mutex was
					returned, even if a task was waiting on it, then a context
					switch should occur when the last mutex is returned whether
					a task is waiting on it or not. */
					xReturn = pdTRUE;
 8006770:	2301      	movs	r3, #1
 8006772:	617b      	str	r3, [r7, #20]
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}

		return xReturn;
 8006774:	697b      	ldr	r3, [r7, #20]
	}
 8006776:	4618      	mov	r0, r3
 8006778:	3718      	adds	r7, #24
 800677a:	46bd      	mov	sp, r7
 800677c:	bd80      	pop	{r7, pc}
 800677e:	bf00      	nop
 8006780:	200009f0 	.word	0x200009f0
 8006784:	20000ecc 	.word	0x20000ecc
 8006788:	200009f4 	.word	0x200009f4

0800678c <prvAddCurrentTaskToDelayedList>:

#endif
/*-----------------------------------------------------------*/

static void prvAddCurrentTaskToDelayedList( TickType_t xTicksToWait, const BaseType_t xCanBlockIndefinitely )
{
 800678c:	b580      	push	{r7, lr}
 800678e:	b084      	sub	sp, #16
 8006790:	af00      	add	r7, sp, #0
 8006792:	6078      	str	r0, [r7, #4]
 8006794:	6039      	str	r1, [r7, #0]
TickType_t xTimeToWake;
const TickType_t xConstTickCount = xTickCount;
 8006796:	4b21      	ldr	r3, [pc, #132]	@ (800681c <prvAddCurrentTaskToDelayedList+0x90>)
 8006798:	681b      	ldr	r3, [r3, #0]
 800679a:	60fb      	str	r3, [r7, #12]
	}
	#endif

	/* Remove the task from the ready list before adding it to the blocked list
	as the same list item is used for both lists. */
	if( uxListRemove( &( pxCurrentTCB->xStateListItem ) ) == ( UBaseType_t ) 0 )
 800679c:	4b20      	ldr	r3, [pc, #128]	@ (8006820 <prvAddCurrentTaskToDelayedList+0x94>)
 800679e:	681b      	ldr	r3, [r3, #0]
 80067a0:	3304      	adds	r3, #4
 80067a2:	4618      	mov	r0, r3
 80067a4:	f7fe fbac 	bl	8004f00 <uxListRemove>
		mtCOVERAGE_TEST_MARKER();
	}

	#if ( INCLUDE_vTaskSuspend == 1 )
	{
		if( ( xTicksToWait == portMAX_DELAY ) && ( xCanBlockIndefinitely != pdFALSE ) )
 80067a8:	687b      	ldr	r3, [r7, #4]
 80067aa:	f1b3 3fff 	cmp.w	r3, #4294967295	@ 0xffffffff
 80067ae:	d10a      	bne.n	80067c6 <prvAddCurrentTaskToDelayedList+0x3a>
 80067b0:	683b      	ldr	r3, [r7, #0]
 80067b2:	2b00      	cmp	r3, #0
 80067b4:	d007      	beq.n	80067c6 <prvAddCurrentTaskToDelayedList+0x3a>
		{
			/* Add the task to the suspended task list instead of a delayed task
			list to ensure it is not woken by a timing event.  It will block
			indefinitely. */
			vListInsertEnd( &xSuspendedTaskList, &( pxCurrentTCB->xStateListItem ) );
 80067b6:	4b1a      	ldr	r3, [pc, #104]	@ (8006820 <prvAddCurrentTaskToDelayedList+0x94>)
 80067b8:	681b      	ldr	r3, [r3, #0]
 80067ba:	3304      	adds	r3, #4
 80067bc:	4619      	mov	r1, r3
 80067be:	4819      	ldr	r0, [pc, #100]	@ (8006824 <prvAddCurrentTaskToDelayedList+0x98>)
 80067c0:	f7fe fb41 	bl	8004e46 <vListInsertEnd>

		/* Avoid compiler warning when INCLUDE_vTaskSuspend is not 1. */
		( void ) xCanBlockIndefinitely;
	}
	#endif /* INCLUDE_vTaskSuspend */
}
 80067c4:	e026      	b.n	8006814 <prvAddCurrentTaskToDelayedList+0x88>
			xTimeToWake = xConstTickCount + xTicksToWait;
 80067c6:	68fa      	ldr	r2, [r7, #12]
 80067c8:	687b      	ldr	r3, [r7, #4]
 80067ca:	4413      	add	r3, r2
 80067cc:	60bb      	str	r3, [r7, #8]
			listSET_LIST_ITEM_VALUE( &( pxCurrentTCB->xStateListItem ), xTimeToWake );
 80067ce:	4b14      	ldr	r3, [pc, #80]	@ (8006820 <prvAddCurrentTaskToDelayedList+0x94>)
 80067d0:	681b      	ldr	r3, [r3, #0]
 80067d2:	68ba      	ldr	r2, [r7, #8]
 80067d4:	605a      	str	r2, [r3, #4]
			if( xTimeToWake < xConstTickCount )
 80067d6:	68ba      	ldr	r2, [r7, #8]
 80067d8:	68fb      	ldr	r3, [r7, #12]
 80067da:	429a      	cmp	r2, r3
 80067dc:	d209      	bcs.n	80067f2 <prvAddCurrentTaskToDelayedList+0x66>
				vListInsert( pxOverflowDelayedTaskList, &( pxCurrentTCB->xStateListItem ) );
 80067de:	4b12      	ldr	r3, [pc, #72]	@ (8006828 <prvAddCurrentTaskToDelayedList+0x9c>)
 80067e0:	681a      	ldr	r2, [r3, #0]
 80067e2:	4b0f      	ldr	r3, [pc, #60]	@ (8006820 <prvAddCurrentTaskToDelayedList+0x94>)
 80067e4:	681b      	ldr	r3, [r3, #0]
 80067e6:	3304      	adds	r3, #4
 80067e8:	4619      	mov	r1, r3
 80067ea:	4610      	mov	r0, r2
 80067ec:	f7fe fb4f 	bl	8004e8e <vListInsert>
}
 80067f0:	e010      	b.n	8006814 <prvAddCurrentTaskToDelayedList+0x88>
				vListInsert( pxDelayedTaskList, &( pxCurrentTCB->xStateListItem ) );
 80067f2:	4b0e      	ldr	r3, [pc, #56]	@ (800682c <prvAddCurrentTaskToDelayedList+0xa0>)
 80067f4:	681a      	ldr	r2, [r3, #0]
 80067f6:	4b0a      	ldr	r3, [pc, #40]	@ (8006820 <prvAddCurrentTaskToDelayedList+0x94>)
 80067f8:	681b      	ldr	r3, [r3, #0]
 80067fa:	3304      	adds	r3, #4
 80067fc:	4619      	mov	r1, r3
 80067fe:	4610      	mov	r0, r2
 8006800:	f7fe fb45 	bl	8004e8e <vListInsert>
				if( xTimeToWake < xNextTaskUnblockTime )
 8006804:	4b0a      	ldr	r3, [pc, #40]	@ (8006830 <prvAddCurrentTaskToDelayedList+0xa4>)
 8006806:	681b      	ldr	r3, [r3, #0]
 8006808:	68ba      	ldr	r2, [r7, #8]
 800680a:	429a      	cmp	r2, r3
 800680c:	d202      	bcs.n	8006814 <prvAddCurrentTaskToDelayedList+0x88>
					xNextTaskUnblockTime = xTimeToWake;
 800680e:	4a08      	ldr	r2, [pc, #32]	@ (8006830 <prvAddCurrentTaskToDelayedList+0xa4>)
 8006810:	68bb      	ldr	r3, [r7, #8]
 8006812:	6013      	str	r3, [r2, #0]
}
 8006814:	bf00      	nop
 8006816:	3710      	adds	r7, #16
 8006818:	46bd      	mov	sp, r7
 800681a:	bd80      	pop	{r7, pc}
 800681c:	20000ec8 	.word	0x20000ec8
 8006820:	200009f0 	.word	0x200009f0
 8006824:	20000eb0 	.word	0x20000eb0
 8006828:	20000e80 	.word	0x20000e80
 800682c:	20000e7c 	.word	0x20000e7c
 8006830:	20000ee4 	.word	0x20000ee4

08006834 <xTimerCreateTimerTask>:
									TimerCallbackFunction_t pxCallbackFunction,
									Timer_t *pxNewTimer ) PRIVILEGED_FUNCTION;
/*-----------------------------------------------------------*/

BaseType_t xTimerCreateTimerTask( void )
{
 8006834:	b580      	push	{r7, lr}
 8006836:	b08a      	sub	sp, #40	@ 0x28
 8006838:	af04      	add	r7, sp, #16
BaseType_t xReturn = pdFAIL;
 800683a:	2300      	movs	r3, #0
 800683c:	617b      	str	r3, [r7, #20]

	/* This function is called when the scheduler is started if
	configUSE_TIMERS is set to 1.  Check that the infrastructure used by the
	timer service task has been created/initialised.  If timers have already
	been created then the initialisation will already have been performed. */
	prvCheckForValidListAndQueue();
 800683e:	f000 fb13 	bl	8006e68 <prvCheckForValidListAndQueue>

	if( xTimerQueue != NULL )
 8006842:	4b1d      	ldr	r3, [pc, #116]	@ (80068b8 <xTimerCreateTimerTask+0x84>)
 8006844:	681b      	ldr	r3, [r3, #0]
 8006846:	2b00      	cmp	r3, #0
 8006848:	d021      	beq.n	800688e <xTimerCreateTimerTask+0x5a>
	{
		#if( configSUPPORT_STATIC_ALLOCATION == 1 )
		{
			StaticTask_t *pxTimerTaskTCBBuffer = NULL;
 800684a:	2300      	movs	r3, #0
 800684c:	60fb      	str	r3, [r7, #12]
			StackType_t *pxTimerTaskStackBuffer = NULL;
 800684e:	2300      	movs	r3, #0
 8006850:	60bb      	str	r3, [r7, #8]
			uint32_t ulTimerTaskStackSize;

			vApplicationGetTimerTaskMemory( &pxTimerTaskTCBBuffer, &pxTimerTaskStackBuffer, &ulTimerTaskStackSize );
 8006852:	1d3a      	adds	r2, r7, #4
 8006854:	f107 0108 	add.w	r1, r7, #8
 8006858:	f107 030c 	add.w	r3, r7, #12
 800685c:	4618      	mov	r0, r3
 800685e:	f7fe faab 	bl	8004db8 <vApplicationGetTimerTaskMemory>
			xTimerTaskHandle = xTaskCreateStatic(	prvTimerTask,
 8006862:	6879      	ldr	r1, [r7, #4]
 8006864:	68bb      	ldr	r3, [r7, #8]
 8006866:	68fa      	ldr	r2, [r7, #12]
 8006868:	9202      	str	r2, [sp, #8]
 800686a:	9301      	str	r3, [sp, #4]
 800686c:	2302      	movs	r3, #2
 800686e:	9300      	str	r3, [sp, #0]
 8006870:	2300      	movs	r3, #0
 8006872:	460a      	mov	r2, r1
 8006874:	4911      	ldr	r1, [pc, #68]	@ (80068bc <xTimerCreateTimerTask+0x88>)
 8006876:	4812      	ldr	r0, [pc, #72]	@ (80068c0 <xTimerCreateTimerTask+0x8c>)
 8006878:	f7ff f8a2 	bl	80059c0 <xTaskCreateStatic>
 800687c:	4603      	mov	r3, r0
 800687e:	4a11      	ldr	r2, [pc, #68]	@ (80068c4 <xTimerCreateTimerTask+0x90>)
 8006880:	6013      	str	r3, [r2, #0]
													NULL,
													( ( UBaseType_t ) configTIMER_TASK_PRIORITY ) | portPRIVILEGE_BIT,
													pxTimerTaskStackBuffer,
													pxTimerTaskTCBBuffer );

			if( xTimerTaskHandle != NULL )
 8006882:	4b10      	ldr	r3, [pc, #64]	@ (80068c4 <xTimerCreateTimerTask+0x90>)
 8006884:	681b      	ldr	r3, [r3, #0]
 8006886:	2b00      	cmp	r3, #0
 8006888:	d001      	beq.n	800688e <xTimerCreateTimerTask+0x5a>
			{
				xReturn = pdPASS;
 800688a:	2301      	movs	r3, #1
 800688c:	617b      	str	r3, [r7, #20]
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}

	configASSERT( xReturn );
 800688e:	697b      	ldr	r3, [r7, #20]
 8006890:	2b00      	cmp	r3, #0
 8006892:	d10b      	bne.n	80068ac <xTimerCreateTimerTask+0x78>
	__asm volatile
 8006894:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8006898:	f383 8811 	msr	BASEPRI, r3
 800689c:	f3bf 8f6f 	isb	sy
 80068a0:	f3bf 8f4f 	dsb	sy
 80068a4:	613b      	str	r3, [r7, #16]
}
 80068a6:	bf00      	nop
 80068a8:	bf00      	nop
 80068aa:	e7fd      	b.n	80068a8 <xTimerCreateTimerTask+0x74>
	return xReturn;
 80068ac:	697b      	ldr	r3, [r7, #20]
}
 80068ae:	4618      	mov	r0, r3
 80068b0:	3718      	adds	r7, #24
 80068b2:	46bd      	mov	sp, r7
 80068b4:	bd80      	pop	{r7, pc}
 80068b6:	bf00      	nop
 80068b8:	20000f20 	.word	0x20000f20
 80068bc:	08008a54 	.word	0x08008a54
 80068c0:	08006a01 	.word	0x08006a01
 80068c4:	20000f24 	.word	0x20000f24

080068c8 <xTimerGenericCommand>:
	}
}
/*-----------------------------------------------------------*/

BaseType_t xTimerGenericCommand( TimerHandle_t xTimer, const BaseType_t xCommandID, const TickType_t xOptionalValue, BaseType_t * const pxHigherPriorityTaskWoken, const TickType_t xTicksToWait )
{
 80068c8:	b580      	push	{r7, lr}
 80068ca:	b08a      	sub	sp, #40	@ 0x28
 80068cc:	af00      	add	r7, sp, #0
 80068ce:	60f8      	str	r0, [r7, #12]
 80068d0:	60b9      	str	r1, [r7, #8]
 80068d2:	607a      	str	r2, [r7, #4]
 80068d4:	603b      	str	r3, [r7, #0]
BaseType_t xReturn = pdFAIL;
 80068d6:	2300      	movs	r3, #0
 80068d8:	627b      	str	r3, [r7, #36]	@ 0x24
DaemonTaskMessage_t xMessage;

	configASSERT( xTimer );
 80068da:	68fb      	ldr	r3, [r7, #12]
 80068dc:	2b00      	cmp	r3, #0
 80068de:	d10b      	bne.n	80068f8 <xTimerGenericCommand+0x30>
	__asm volatile
 80068e0:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80068e4:	f383 8811 	msr	BASEPRI, r3
 80068e8:	f3bf 8f6f 	isb	sy
 80068ec:	f3bf 8f4f 	dsb	sy
 80068f0:	623b      	str	r3, [r7, #32]
}
 80068f2:	bf00      	nop
 80068f4:	bf00      	nop
 80068f6:	e7fd      	b.n	80068f4 <xTimerGenericCommand+0x2c>

	/* Send a message to the timer service task to perform a particular action
	on a particular timer definition. */
	if( xTimerQueue != NULL )
 80068f8:	4b19      	ldr	r3, [pc, #100]	@ (8006960 <xTimerGenericCommand+0x98>)
 80068fa:	681b      	ldr	r3, [r3, #0]
 80068fc:	2b00      	cmp	r3, #0
 80068fe:	d02a      	beq.n	8006956 <xTimerGenericCommand+0x8e>
	{
		/* Send a command to the timer service task to start the xTimer timer. */
		xMessage.xMessageID = xCommandID;
 8006900:	68bb      	ldr	r3, [r7, #8]
 8006902:	613b      	str	r3, [r7, #16]
		xMessage.u.xTimerParameters.xMessageValue = xOptionalValue;
 8006904:	687b      	ldr	r3, [r7, #4]
 8006906:	617b      	str	r3, [r7, #20]
		xMessage.u.xTimerParameters.pxTimer = xTimer;
 8006908:	68fb      	ldr	r3, [r7, #12]
 800690a:	61bb      	str	r3, [r7, #24]

		if( xCommandID < tmrFIRST_FROM_ISR_COMMAND )
 800690c:	68bb      	ldr	r3, [r7, #8]
 800690e:	2b05      	cmp	r3, #5
 8006910:	dc18      	bgt.n	8006944 <xTimerGenericCommand+0x7c>
		{
			if( xTaskGetSchedulerState() == taskSCHEDULER_RUNNING )
 8006912:	f7ff fead 	bl	8006670 <xTaskGetSchedulerState>
 8006916:	4603      	mov	r3, r0
 8006918:	2b02      	cmp	r3, #2
 800691a:	d109      	bne.n	8006930 <xTimerGenericCommand+0x68>
			{
				xReturn = xQueueSendToBack( xTimerQueue, &xMessage, xTicksToWait );
 800691c:	4b10      	ldr	r3, [pc, #64]	@ (8006960 <xTimerGenericCommand+0x98>)
 800691e:	6818      	ldr	r0, [r3, #0]
 8006920:	f107 0110 	add.w	r1, r7, #16
 8006924:	2300      	movs	r3, #0
 8006926:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 8006928:	f7fe fc5a 	bl	80051e0 <xQueueGenericSend>
 800692c:	6278      	str	r0, [r7, #36]	@ 0x24
 800692e:	e012      	b.n	8006956 <xTimerGenericCommand+0x8e>
			}
			else
			{
				xReturn = xQueueSendToBack( xTimerQueue, &xMessage, tmrNO_DELAY );
 8006930:	4b0b      	ldr	r3, [pc, #44]	@ (8006960 <xTimerGenericCommand+0x98>)
 8006932:	6818      	ldr	r0, [r3, #0]
 8006934:	f107 0110 	add.w	r1, r7, #16
 8006938:	2300      	movs	r3, #0
 800693a:	2200      	movs	r2, #0
 800693c:	f7fe fc50 	bl	80051e0 <xQueueGenericSend>
 8006940:	6278      	str	r0, [r7, #36]	@ 0x24
 8006942:	e008      	b.n	8006956 <xTimerGenericCommand+0x8e>
			}
		}
		else
		{
			xReturn = xQueueSendToBackFromISR( xTimerQueue, &xMessage, pxHigherPriorityTaskWoken );
 8006944:	4b06      	ldr	r3, [pc, #24]	@ (8006960 <xTimerGenericCommand+0x98>)
 8006946:	6818      	ldr	r0, [r3, #0]
 8006948:	f107 0110 	add.w	r1, r7, #16
 800694c:	2300      	movs	r3, #0
 800694e:	683a      	ldr	r2, [r7, #0]
 8006950:	f7fe fd48 	bl	80053e4 <xQueueGenericSendFromISR>
 8006954:	6278      	str	r0, [r7, #36]	@ 0x24
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}

	return xReturn;
 8006956:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
}
 8006958:	4618      	mov	r0, r3
 800695a:	3728      	adds	r7, #40	@ 0x28
 800695c:	46bd      	mov	sp, r7
 800695e:	bd80      	pop	{r7, pc}
 8006960:	20000f20 	.word	0x20000f20

08006964 <prvProcessExpiredTimer>:
	return pxTimer->pcTimerName;
}
/*-----------------------------------------------------------*/

static void prvProcessExpiredTimer( const TickType_t xNextExpireTime, const TickType_t xTimeNow )
{
 8006964:	b580      	push	{r7, lr}
 8006966:	b088      	sub	sp, #32
 8006968:	af02      	add	r7, sp, #8
 800696a:	6078      	str	r0, [r7, #4]
 800696c:	6039      	str	r1, [r7, #0]
BaseType_t xResult;
Timer_t * const pxTimer = ( Timer_t * ) listGET_OWNER_OF_HEAD_ENTRY( pxCurrentTimerList ); /*lint !e9087 !e9079 void * is used as this macro is used with tasks and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 800696e:	4b23      	ldr	r3, [pc, #140]	@ (80069fc <prvProcessExpiredTimer+0x98>)
 8006970:	681b      	ldr	r3, [r3, #0]
 8006972:	68db      	ldr	r3, [r3, #12]
 8006974:	68db      	ldr	r3, [r3, #12]
 8006976:	617b      	str	r3, [r7, #20]

	/* Remove the timer from the list of active timers.  A check has already
	been performed to ensure the list is not empty. */
	( void ) uxListRemove( &( pxTimer->xTimerListItem ) );
 8006978:	697b      	ldr	r3, [r7, #20]
 800697a:	3304      	adds	r3, #4
 800697c:	4618      	mov	r0, r3
 800697e:	f7fe fabf 	bl	8004f00 <uxListRemove>
	traceTIMER_EXPIRED( pxTimer );

	/* If the timer is an auto-reload timer then calculate the next
	expiry time and re-insert the timer in the list of active timers. */
	if( ( pxTimer->ucStatus & tmrSTATUS_IS_AUTORELOAD ) != 0 )
 8006982:	697b      	ldr	r3, [r7, #20]
 8006984:	f893 3028 	ldrb.w	r3, [r3, #40]	@ 0x28
 8006988:	f003 0304 	and.w	r3, r3, #4
 800698c:	2b00      	cmp	r3, #0
 800698e:	d023      	beq.n	80069d8 <prvProcessExpiredTimer+0x74>
	{
		/* The timer is inserted into a list using a time relative to anything
		other than the current time.  It will therefore be inserted into the
		correct list relative to the time this task thinks it is now. */
		if( prvInsertTimerInActiveList( pxTimer, ( xNextExpireTime + pxTimer->xTimerPeriodInTicks ), xTimeNow, xNextExpireTime ) != pdFALSE )
 8006990:	697b      	ldr	r3, [r7, #20]
 8006992:	699a      	ldr	r2, [r3, #24]
 8006994:	687b      	ldr	r3, [r7, #4]
 8006996:	18d1      	adds	r1, r2, r3
 8006998:	687b      	ldr	r3, [r7, #4]
 800699a:	683a      	ldr	r2, [r7, #0]
 800699c:	6978      	ldr	r0, [r7, #20]
 800699e:	f000 f8d5 	bl	8006b4c <prvInsertTimerInActiveList>
 80069a2:	4603      	mov	r3, r0
 80069a4:	2b00      	cmp	r3, #0
 80069a6:	d020      	beq.n	80069ea <prvProcessExpiredTimer+0x86>
		{
			/* The timer expired before it was added to the active timer
			list.  Reload it now.  */
			xResult = xTimerGenericCommand( pxTimer, tmrCOMMAND_START_DONT_TRACE, xNextExpireTime, NULL, tmrNO_DELAY );
 80069a8:	2300      	movs	r3, #0
 80069aa:	9300      	str	r3, [sp, #0]
 80069ac:	2300      	movs	r3, #0
 80069ae:	687a      	ldr	r2, [r7, #4]
 80069b0:	2100      	movs	r1, #0
 80069b2:	6978      	ldr	r0, [r7, #20]
 80069b4:	f7ff ff88 	bl	80068c8 <xTimerGenericCommand>
 80069b8:	6138      	str	r0, [r7, #16]
			configASSERT( xResult );
 80069ba:	693b      	ldr	r3, [r7, #16]
 80069bc:	2b00      	cmp	r3, #0
 80069be:	d114      	bne.n	80069ea <prvProcessExpiredTimer+0x86>
	__asm volatile
 80069c0:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80069c4:	f383 8811 	msr	BASEPRI, r3
 80069c8:	f3bf 8f6f 	isb	sy
 80069cc:	f3bf 8f4f 	dsb	sy
 80069d0:	60fb      	str	r3, [r7, #12]
}
 80069d2:	bf00      	nop
 80069d4:	bf00      	nop
 80069d6:	e7fd      	b.n	80069d4 <prvProcessExpiredTimer+0x70>
			mtCOVERAGE_TEST_MARKER();
		}
	}
	else
	{
		pxTimer->ucStatus &= ~tmrSTATUS_IS_ACTIVE;
 80069d8:	697b      	ldr	r3, [r7, #20]
 80069da:	f893 3028 	ldrb.w	r3, [r3, #40]	@ 0x28
 80069de:	f023 0301 	bic.w	r3, r3, #1
 80069e2:	b2da      	uxtb	r2, r3
 80069e4:	697b      	ldr	r3, [r7, #20]
 80069e6:	f883 2028 	strb.w	r2, [r3, #40]	@ 0x28
		mtCOVERAGE_TEST_MARKER();
	}

	/* Call the timer callback. */
	pxTimer->pxCallbackFunction( ( TimerHandle_t ) pxTimer );
 80069ea:	697b      	ldr	r3, [r7, #20]
 80069ec:	6a1b      	ldr	r3, [r3, #32]
 80069ee:	6978      	ldr	r0, [r7, #20]
 80069f0:	4798      	blx	r3
}
 80069f2:	bf00      	nop
 80069f4:	3718      	adds	r7, #24
 80069f6:	46bd      	mov	sp, r7
 80069f8:	bd80      	pop	{r7, pc}
 80069fa:	bf00      	nop
 80069fc:	20000f18 	.word	0x20000f18

08006a00 <prvTimerTask>:
/*-----------------------------------------------------------*/

static portTASK_FUNCTION( prvTimerTask, pvParameters )
{
 8006a00:	b580      	push	{r7, lr}
 8006a02:	b084      	sub	sp, #16
 8006a04:	af00      	add	r7, sp, #0
 8006a06:	6078      	str	r0, [r7, #4]

	for( ;; )
	{
		/* Query the timers list to see if it contains any timers, and if so,
		obtain the time at which the next timer will expire. */
		xNextExpireTime = prvGetNextExpireTime( &xListWasEmpty );
 8006a08:	f107 0308 	add.w	r3, r7, #8
 8006a0c:	4618      	mov	r0, r3
 8006a0e:	f000 f859 	bl	8006ac4 <prvGetNextExpireTime>
 8006a12:	60f8      	str	r0, [r7, #12]

		/* If a timer has expired, process it.  Otherwise, block this task
		until either a timer does expire, or a command is received. */
		prvProcessTimerOrBlockTask( xNextExpireTime, xListWasEmpty );
 8006a14:	68bb      	ldr	r3, [r7, #8]
 8006a16:	4619      	mov	r1, r3
 8006a18:	68f8      	ldr	r0, [r7, #12]
 8006a1a:	f000 f805 	bl	8006a28 <prvProcessTimerOrBlockTask>

		/* Empty the command queue. */
		prvProcessReceivedCommands();
 8006a1e:	f000 f8d7 	bl	8006bd0 <prvProcessReceivedCommands>
		xNextExpireTime = prvGetNextExpireTime( &xListWasEmpty );
 8006a22:	bf00      	nop
 8006a24:	e7f0      	b.n	8006a08 <prvTimerTask+0x8>
	...

08006a28 <prvProcessTimerOrBlockTask>:
	}
}
/*-----------------------------------------------------------*/

static void prvProcessTimerOrBlockTask( const TickType_t xNextExpireTime, BaseType_t xListWasEmpty )
{
 8006a28:	b580      	push	{r7, lr}
 8006a2a:	b084      	sub	sp, #16
 8006a2c:	af00      	add	r7, sp, #0
 8006a2e:	6078      	str	r0, [r7, #4]
 8006a30:	6039      	str	r1, [r7, #0]
TickType_t xTimeNow;
BaseType_t xTimerListsWereSwitched;

	vTaskSuspendAll();
 8006a32:	f7ff fa29 	bl	8005e88 <vTaskSuspendAll>
		/* Obtain the time now to make an assessment as to whether the timer
		has expired or not.  If obtaining the time causes the lists to switch
		then don't process this timer as any timers that remained in the list
		when the lists were switched will have been processed within the
		prvSampleTimeNow() function. */
		xTimeNow = prvSampleTimeNow( &xTimerListsWereSwitched );
 8006a36:	f107 0308 	add.w	r3, r7, #8
 8006a3a:	4618      	mov	r0, r3
 8006a3c:	f000 f866 	bl	8006b0c <prvSampleTimeNow>
 8006a40:	60f8      	str	r0, [r7, #12]
		if( xTimerListsWereSwitched == pdFALSE )
 8006a42:	68bb      	ldr	r3, [r7, #8]
 8006a44:	2b00      	cmp	r3, #0
 8006a46:	d130      	bne.n	8006aaa <prvProcessTimerOrBlockTask+0x82>
		{
			/* The tick count has not overflowed, has the timer expired? */
			if( ( xListWasEmpty == pdFALSE ) && ( xNextExpireTime <= xTimeNow ) )
 8006a48:	683b      	ldr	r3, [r7, #0]
 8006a4a:	2b00      	cmp	r3, #0
 8006a4c:	d10a      	bne.n	8006a64 <prvProcessTimerOrBlockTask+0x3c>
 8006a4e:	687a      	ldr	r2, [r7, #4]
 8006a50:	68fb      	ldr	r3, [r7, #12]
 8006a52:	429a      	cmp	r2, r3
 8006a54:	d806      	bhi.n	8006a64 <prvProcessTimerOrBlockTask+0x3c>
			{
				( void ) xTaskResumeAll();
 8006a56:	f7ff fa25 	bl	8005ea4 <xTaskResumeAll>
				prvProcessExpiredTimer( xNextExpireTime, xTimeNow );
 8006a5a:	68f9      	ldr	r1, [r7, #12]
 8006a5c:	6878      	ldr	r0, [r7, #4]
 8006a5e:	f7ff ff81 	bl	8006964 <prvProcessExpiredTimer>
		else
		{
			( void ) xTaskResumeAll();
		}
	}
}
 8006a62:	e024      	b.n	8006aae <prvProcessTimerOrBlockTask+0x86>
				if( xListWasEmpty != pdFALSE )
 8006a64:	683b      	ldr	r3, [r7, #0]
 8006a66:	2b00      	cmp	r3, #0
 8006a68:	d008      	beq.n	8006a7c <prvProcessTimerOrBlockTask+0x54>
					xListWasEmpty = listLIST_IS_EMPTY( pxOverflowTimerList );
 8006a6a:	4b13      	ldr	r3, [pc, #76]	@ (8006ab8 <prvProcessTimerOrBlockTask+0x90>)
 8006a6c:	681b      	ldr	r3, [r3, #0]
 8006a6e:	681b      	ldr	r3, [r3, #0]
 8006a70:	2b00      	cmp	r3, #0
 8006a72:	d101      	bne.n	8006a78 <prvProcessTimerOrBlockTask+0x50>
 8006a74:	2301      	movs	r3, #1
 8006a76:	e000      	b.n	8006a7a <prvProcessTimerOrBlockTask+0x52>
 8006a78:	2300      	movs	r3, #0
 8006a7a:	603b      	str	r3, [r7, #0]
				vQueueWaitForMessageRestricted( xTimerQueue, ( xNextExpireTime - xTimeNow ), xListWasEmpty );
 8006a7c:	4b0f      	ldr	r3, [pc, #60]	@ (8006abc <prvProcessTimerOrBlockTask+0x94>)
 8006a7e:	6818      	ldr	r0, [r3, #0]
 8006a80:	687a      	ldr	r2, [r7, #4]
 8006a82:	68fb      	ldr	r3, [r7, #12]
 8006a84:	1ad3      	subs	r3, r2, r3
 8006a86:	683a      	ldr	r2, [r7, #0]
 8006a88:	4619      	mov	r1, r3
 8006a8a:	f7fe ff65 	bl	8005958 <vQueueWaitForMessageRestricted>
				if( xTaskResumeAll() == pdFALSE )
 8006a8e:	f7ff fa09 	bl	8005ea4 <xTaskResumeAll>
 8006a92:	4603      	mov	r3, r0
 8006a94:	2b00      	cmp	r3, #0
 8006a96:	d10a      	bne.n	8006aae <prvProcessTimerOrBlockTask+0x86>
					portYIELD_WITHIN_API();
 8006a98:	4b09      	ldr	r3, [pc, #36]	@ (8006ac0 <prvProcessTimerOrBlockTask+0x98>)
 8006a9a:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 8006a9e:	601a      	str	r2, [r3, #0]
 8006aa0:	f3bf 8f4f 	dsb	sy
 8006aa4:	f3bf 8f6f 	isb	sy
}
 8006aa8:	e001      	b.n	8006aae <prvProcessTimerOrBlockTask+0x86>
			( void ) xTaskResumeAll();
 8006aaa:	f7ff f9fb 	bl	8005ea4 <xTaskResumeAll>
}
 8006aae:	bf00      	nop
 8006ab0:	3710      	adds	r7, #16
 8006ab2:	46bd      	mov	sp, r7
 8006ab4:	bd80      	pop	{r7, pc}
 8006ab6:	bf00      	nop
 8006ab8:	20000f1c 	.word	0x20000f1c
 8006abc:	20000f20 	.word	0x20000f20
 8006ac0:	e000ed04 	.word	0xe000ed04

08006ac4 <prvGetNextExpireTime>:
/*-----------------------------------------------------------*/

static TickType_t prvGetNextExpireTime( BaseType_t * const pxListWasEmpty )
{
 8006ac4:	b480      	push	{r7}
 8006ac6:	b085      	sub	sp, #20
 8006ac8:	af00      	add	r7, sp, #0
 8006aca:	6078      	str	r0, [r7, #4]
	the timer with the nearest expiry time will expire.  If there are no
	active timers then just set the next expire time to 0.  That will cause
	this task to unblock when the tick count overflows, at which point the
	timer lists will be switched and the next expiry time can be
	re-assessed.  */
	*pxListWasEmpty = listLIST_IS_EMPTY( pxCurrentTimerList );
 8006acc:	4b0e      	ldr	r3, [pc, #56]	@ (8006b08 <prvGetNextExpireTime+0x44>)
 8006ace:	681b      	ldr	r3, [r3, #0]
 8006ad0:	681b      	ldr	r3, [r3, #0]
 8006ad2:	2b00      	cmp	r3, #0
 8006ad4:	d101      	bne.n	8006ada <prvGetNextExpireTime+0x16>
 8006ad6:	2201      	movs	r2, #1
 8006ad8:	e000      	b.n	8006adc <prvGetNextExpireTime+0x18>
 8006ada:	2200      	movs	r2, #0
 8006adc:	687b      	ldr	r3, [r7, #4]
 8006ade:	601a      	str	r2, [r3, #0]
	if( *pxListWasEmpty == pdFALSE )
 8006ae0:	687b      	ldr	r3, [r7, #4]
 8006ae2:	681b      	ldr	r3, [r3, #0]
 8006ae4:	2b00      	cmp	r3, #0
 8006ae6:	d105      	bne.n	8006af4 <prvGetNextExpireTime+0x30>
	{
		xNextExpireTime = listGET_ITEM_VALUE_OF_HEAD_ENTRY( pxCurrentTimerList );
 8006ae8:	4b07      	ldr	r3, [pc, #28]	@ (8006b08 <prvGetNextExpireTime+0x44>)
 8006aea:	681b      	ldr	r3, [r3, #0]
 8006aec:	68db      	ldr	r3, [r3, #12]
 8006aee:	681b      	ldr	r3, [r3, #0]
 8006af0:	60fb      	str	r3, [r7, #12]
 8006af2:	e001      	b.n	8006af8 <prvGetNextExpireTime+0x34>
	}
	else
	{
		/* Ensure the task unblocks when the tick count rolls over. */
		xNextExpireTime = ( TickType_t ) 0U;
 8006af4:	2300      	movs	r3, #0
 8006af6:	60fb      	str	r3, [r7, #12]
	}

	return xNextExpireTime;
 8006af8:	68fb      	ldr	r3, [r7, #12]
}
 8006afa:	4618      	mov	r0, r3
 8006afc:	3714      	adds	r7, #20
 8006afe:	46bd      	mov	sp, r7
 8006b00:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006b04:	4770      	bx	lr
 8006b06:	bf00      	nop
 8006b08:	20000f18 	.word	0x20000f18

08006b0c <prvSampleTimeNow>:
/*-----------------------------------------------------------*/

static TickType_t prvSampleTimeNow( BaseType_t * const pxTimerListsWereSwitched )
{
 8006b0c:	b580      	push	{r7, lr}
 8006b0e:	b084      	sub	sp, #16
 8006b10:	af00      	add	r7, sp, #0
 8006b12:	6078      	str	r0, [r7, #4]
TickType_t xTimeNow;
PRIVILEGED_DATA static TickType_t xLastTime = ( TickType_t ) 0U; /*lint !e956 Variable is only accessible to one task. */

	xTimeNow = xTaskGetTickCount();
 8006b14:	f7ff fa64 	bl	8005fe0 <xTaskGetTickCount>
 8006b18:	60f8      	str	r0, [r7, #12]

	if( xTimeNow < xLastTime )
 8006b1a:	4b0b      	ldr	r3, [pc, #44]	@ (8006b48 <prvSampleTimeNow+0x3c>)
 8006b1c:	681b      	ldr	r3, [r3, #0]
 8006b1e:	68fa      	ldr	r2, [r7, #12]
 8006b20:	429a      	cmp	r2, r3
 8006b22:	d205      	bcs.n	8006b30 <prvSampleTimeNow+0x24>
	{
		prvSwitchTimerLists();
 8006b24:	f000 f93a 	bl	8006d9c <prvSwitchTimerLists>
		*pxTimerListsWereSwitched = pdTRUE;
 8006b28:	687b      	ldr	r3, [r7, #4]
 8006b2a:	2201      	movs	r2, #1
 8006b2c:	601a      	str	r2, [r3, #0]
 8006b2e:	e002      	b.n	8006b36 <prvSampleTimeNow+0x2a>
	}
	else
	{
		*pxTimerListsWereSwitched = pdFALSE;
 8006b30:	687b      	ldr	r3, [r7, #4]
 8006b32:	2200      	movs	r2, #0
 8006b34:	601a      	str	r2, [r3, #0]
	}

	xLastTime = xTimeNow;
 8006b36:	4a04      	ldr	r2, [pc, #16]	@ (8006b48 <prvSampleTimeNow+0x3c>)
 8006b38:	68fb      	ldr	r3, [r7, #12]
 8006b3a:	6013      	str	r3, [r2, #0]

	return xTimeNow;
 8006b3c:	68fb      	ldr	r3, [r7, #12]
}
 8006b3e:	4618      	mov	r0, r3
 8006b40:	3710      	adds	r7, #16
 8006b42:	46bd      	mov	sp, r7
 8006b44:	bd80      	pop	{r7, pc}
 8006b46:	bf00      	nop
 8006b48:	20000f28 	.word	0x20000f28

08006b4c <prvInsertTimerInActiveList>:
/*-----------------------------------------------------------*/

static BaseType_t prvInsertTimerInActiveList( Timer_t * const pxTimer, const TickType_t xNextExpiryTime, const TickType_t xTimeNow, const TickType_t xCommandTime )
{
 8006b4c:	b580      	push	{r7, lr}
 8006b4e:	b086      	sub	sp, #24
 8006b50:	af00      	add	r7, sp, #0
 8006b52:	60f8      	str	r0, [r7, #12]
 8006b54:	60b9      	str	r1, [r7, #8]
 8006b56:	607a      	str	r2, [r7, #4]
 8006b58:	603b      	str	r3, [r7, #0]
BaseType_t xProcessTimerNow = pdFALSE;
 8006b5a:	2300      	movs	r3, #0
 8006b5c:	617b      	str	r3, [r7, #20]

	listSET_LIST_ITEM_VALUE( &( pxTimer->xTimerListItem ), xNextExpiryTime );
 8006b5e:	68fb      	ldr	r3, [r7, #12]
 8006b60:	68ba      	ldr	r2, [r7, #8]
 8006b62:	605a      	str	r2, [r3, #4]
	listSET_LIST_ITEM_OWNER( &( pxTimer->xTimerListItem ), pxTimer );
 8006b64:	68fb      	ldr	r3, [r7, #12]
 8006b66:	68fa      	ldr	r2, [r7, #12]
 8006b68:	611a      	str	r2, [r3, #16]

	if( xNextExpiryTime <= xTimeNow )
 8006b6a:	68ba      	ldr	r2, [r7, #8]
 8006b6c:	687b      	ldr	r3, [r7, #4]
 8006b6e:	429a      	cmp	r2, r3
 8006b70:	d812      	bhi.n	8006b98 <prvInsertTimerInActiveList+0x4c>
	{
		/* Has the expiry time elapsed between the command to start/reset a
		timer was issued, and the time the command was processed? */
		if( ( ( TickType_t ) ( xTimeNow - xCommandTime ) ) >= pxTimer->xTimerPeriodInTicks ) /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 8006b72:	687a      	ldr	r2, [r7, #4]
 8006b74:	683b      	ldr	r3, [r7, #0]
 8006b76:	1ad2      	subs	r2, r2, r3
 8006b78:	68fb      	ldr	r3, [r7, #12]
 8006b7a:	699b      	ldr	r3, [r3, #24]
 8006b7c:	429a      	cmp	r2, r3
 8006b7e:	d302      	bcc.n	8006b86 <prvInsertTimerInActiveList+0x3a>
		{
			/* The time between a command being issued and the command being
			processed actually exceeds the timers period.  */
			xProcessTimerNow = pdTRUE;
 8006b80:	2301      	movs	r3, #1
 8006b82:	617b      	str	r3, [r7, #20]
 8006b84:	e01b      	b.n	8006bbe <prvInsertTimerInActiveList+0x72>
		}
		else
		{
			vListInsert( pxOverflowTimerList, &( pxTimer->xTimerListItem ) );
 8006b86:	4b10      	ldr	r3, [pc, #64]	@ (8006bc8 <prvInsertTimerInActiveList+0x7c>)
 8006b88:	681a      	ldr	r2, [r3, #0]
 8006b8a:	68fb      	ldr	r3, [r7, #12]
 8006b8c:	3304      	adds	r3, #4
 8006b8e:	4619      	mov	r1, r3
 8006b90:	4610      	mov	r0, r2
 8006b92:	f7fe f97c 	bl	8004e8e <vListInsert>
 8006b96:	e012      	b.n	8006bbe <prvInsertTimerInActiveList+0x72>
		}
	}
	else
	{
		if( ( xTimeNow < xCommandTime ) && ( xNextExpiryTime >= xCommandTime ) )
 8006b98:	687a      	ldr	r2, [r7, #4]
 8006b9a:	683b      	ldr	r3, [r7, #0]
 8006b9c:	429a      	cmp	r2, r3
 8006b9e:	d206      	bcs.n	8006bae <prvInsertTimerInActiveList+0x62>
 8006ba0:	68ba      	ldr	r2, [r7, #8]
 8006ba2:	683b      	ldr	r3, [r7, #0]
 8006ba4:	429a      	cmp	r2, r3
 8006ba6:	d302      	bcc.n	8006bae <prvInsertTimerInActiveList+0x62>
		{
			/* If, since the command was issued, the tick count has overflowed
			but the expiry time has not, then the timer must have already passed
			its expiry time and should be processed immediately. */
			xProcessTimerNow = pdTRUE;
 8006ba8:	2301      	movs	r3, #1
 8006baa:	617b      	str	r3, [r7, #20]
 8006bac:	e007      	b.n	8006bbe <prvInsertTimerInActiveList+0x72>
		}
		else
		{
			vListInsert( pxCurrentTimerList, &( pxTimer->xTimerListItem ) );
 8006bae:	4b07      	ldr	r3, [pc, #28]	@ (8006bcc <prvInsertTimerInActiveList+0x80>)
 8006bb0:	681a      	ldr	r2, [r3, #0]
 8006bb2:	68fb      	ldr	r3, [r7, #12]
 8006bb4:	3304      	adds	r3, #4
 8006bb6:	4619      	mov	r1, r3
 8006bb8:	4610      	mov	r0, r2
 8006bba:	f7fe f968 	bl	8004e8e <vListInsert>
		}
	}

	return xProcessTimerNow;
 8006bbe:	697b      	ldr	r3, [r7, #20]
}
 8006bc0:	4618      	mov	r0, r3
 8006bc2:	3718      	adds	r7, #24
 8006bc4:	46bd      	mov	sp, r7
 8006bc6:	bd80      	pop	{r7, pc}
 8006bc8:	20000f1c 	.word	0x20000f1c
 8006bcc:	20000f18 	.word	0x20000f18

08006bd0 <prvProcessReceivedCommands>:
/*-----------------------------------------------------------*/

static void	prvProcessReceivedCommands( void )
{
 8006bd0:	b580      	push	{r7, lr}
 8006bd2:	b08e      	sub	sp, #56	@ 0x38
 8006bd4:	af02      	add	r7, sp, #8
DaemonTaskMessage_t xMessage;
Timer_t *pxTimer;
BaseType_t xTimerListsWereSwitched, xResult;
TickType_t xTimeNow;

	while( xQueueReceive( xTimerQueue, &xMessage, tmrNO_DELAY ) != pdFAIL ) /*lint !e603 xMessage does not have to be initialised as it is passed out, not in, and it is not used unless xQueueReceive() returns pdTRUE. */
 8006bd6:	e0ce      	b.n	8006d76 <prvProcessReceivedCommands+0x1a6>
	{
		#if ( INCLUDE_xTimerPendFunctionCall == 1 )
		{
			/* Negative commands are pended function calls rather than timer
			commands. */
			if( xMessage.xMessageID < ( BaseType_t ) 0 )
 8006bd8:	687b      	ldr	r3, [r7, #4]
 8006bda:	2b00      	cmp	r3, #0
 8006bdc:	da19      	bge.n	8006c12 <prvProcessReceivedCommands+0x42>
			{
				const CallbackParameters_t * const pxCallback = &( xMessage.u.xCallbackParameters );
 8006bde:	1d3b      	adds	r3, r7, #4
 8006be0:	3304      	adds	r3, #4
 8006be2:	62fb      	str	r3, [r7, #44]	@ 0x2c

				/* The timer uses the xCallbackParameters member to request a
				callback be executed.  Check the callback is not NULL. */
				configASSERT( pxCallback );
 8006be4:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8006be6:	2b00      	cmp	r3, #0
 8006be8:	d10b      	bne.n	8006c02 <prvProcessReceivedCommands+0x32>
	__asm volatile
 8006bea:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8006bee:	f383 8811 	msr	BASEPRI, r3
 8006bf2:	f3bf 8f6f 	isb	sy
 8006bf6:	f3bf 8f4f 	dsb	sy
 8006bfa:	61fb      	str	r3, [r7, #28]
}
 8006bfc:	bf00      	nop
 8006bfe:	bf00      	nop
 8006c00:	e7fd      	b.n	8006bfe <prvProcessReceivedCommands+0x2e>

				/* Call the function. */
				pxCallback->pxCallbackFunction( pxCallback->pvParameter1, pxCallback->ulParameter2 );
 8006c02:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8006c04:	681b      	ldr	r3, [r3, #0]
 8006c06:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 8006c08:	6850      	ldr	r0, [r2, #4]
 8006c0a:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 8006c0c:	6892      	ldr	r2, [r2, #8]
 8006c0e:	4611      	mov	r1, r2
 8006c10:	4798      	blx	r3
		}
		#endif /* INCLUDE_xTimerPendFunctionCall */

		/* Commands that are positive are timer commands rather than pended
		function calls. */
		if( xMessage.xMessageID >= ( BaseType_t ) 0 )
 8006c12:	687b      	ldr	r3, [r7, #4]
 8006c14:	2b00      	cmp	r3, #0
 8006c16:	f2c0 80ae 	blt.w	8006d76 <prvProcessReceivedCommands+0x1a6>
		{
			/* The messages uses the xTimerParameters member to work on a
			software timer. */
			pxTimer = xMessage.u.xTimerParameters.pxTimer;
 8006c1a:	68fb      	ldr	r3, [r7, #12]
 8006c1c:	62bb      	str	r3, [r7, #40]	@ 0x28

			if( listIS_CONTAINED_WITHIN( NULL, &( pxTimer->xTimerListItem ) ) == pdFALSE ) /*lint !e961. The cast is only redundant when NULL is passed into the macro. */
 8006c1e:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8006c20:	695b      	ldr	r3, [r3, #20]
 8006c22:	2b00      	cmp	r3, #0
 8006c24:	d004      	beq.n	8006c30 <prvProcessReceivedCommands+0x60>
			{
				/* The timer is in a list, remove it. */
				( void ) uxListRemove( &( pxTimer->xTimerListItem ) );
 8006c26:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8006c28:	3304      	adds	r3, #4
 8006c2a:	4618      	mov	r0, r3
 8006c2c:	f7fe f968 	bl	8004f00 <uxListRemove>
			it must be present in the function call.  prvSampleTimeNow() must be
			called after the message is received from xTimerQueue so there is no
			possibility of a higher priority task adding a message to the message
			queue with a time that is ahead of the timer daemon task (because it
			pre-empted the timer daemon task after the xTimeNow value was set). */
			xTimeNow = prvSampleTimeNow( &xTimerListsWereSwitched );
 8006c30:	463b      	mov	r3, r7
 8006c32:	4618      	mov	r0, r3
 8006c34:	f7ff ff6a 	bl	8006b0c <prvSampleTimeNow>
 8006c38:	6278      	str	r0, [r7, #36]	@ 0x24

			switch( xMessage.xMessageID )
 8006c3a:	687b      	ldr	r3, [r7, #4]
 8006c3c:	2b09      	cmp	r3, #9
 8006c3e:	f200 8097 	bhi.w	8006d70 <prvProcessReceivedCommands+0x1a0>
 8006c42:	a201      	add	r2, pc, #4	@ (adr r2, 8006c48 <prvProcessReceivedCommands+0x78>)
 8006c44:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8006c48:	08006c71 	.word	0x08006c71
 8006c4c:	08006c71 	.word	0x08006c71
 8006c50:	08006c71 	.word	0x08006c71
 8006c54:	08006ce7 	.word	0x08006ce7
 8006c58:	08006cfb 	.word	0x08006cfb
 8006c5c:	08006d47 	.word	0x08006d47
 8006c60:	08006c71 	.word	0x08006c71
 8006c64:	08006c71 	.word	0x08006c71
 8006c68:	08006ce7 	.word	0x08006ce7
 8006c6c:	08006cfb 	.word	0x08006cfb
				case tmrCOMMAND_START_FROM_ISR :
				case tmrCOMMAND_RESET :
				case tmrCOMMAND_RESET_FROM_ISR :
				case tmrCOMMAND_START_DONT_TRACE :
					/* Start or restart a timer. */
					pxTimer->ucStatus |= tmrSTATUS_IS_ACTIVE;
 8006c70:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8006c72:	f893 3028 	ldrb.w	r3, [r3, #40]	@ 0x28
 8006c76:	f043 0301 	orr.w	r3, r3, #1
 8006c7a:	b2da      	uxtb	r2, r3
 8006c7c:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8006c7e:	f883 2028 	strb.w	r2, [r3, #40]	@ 0x28
					if( prvInsertTimerInActiveList( pxTimer,  xMessage.u.xTimerParameters.xMessageValue + pxTimer->xTimerPeriodInTicks, xTimeNow, xMessage.u.xTimerParameters.xMessageValue ) != pdFALSE )
 8006c82:	68ba      	ldr	r2, [r7, #8]
 8006c84:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8006c86:	699b      	ldr	r3, [r3, #24]
 8006c88:	18d1      	adds	r1, r2, r3
 8006c8a:	68bb      	ldr	r3, [r7, #8]
 8006c8c:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8006c8e:	6ab8      	ldr	r0, [r7, #40]	@ 0x28
 8006c90:	f7ff ff5c 	bl	8006b4c <prvInsertTimerInActiveList>
 8006c94:	4603      	mov	r3, r0
 8006c96:	2b00      	cmp	r3, #0
 8006c98:	d06c      	beq.n	8006d74 <prvProcessReceivedCommands+0x1a4>
					{
						/* The timer expired before it was added to the active
						timer list.  Process it now. */
						pxTimer->pxCallbackFunction( ( TimerHandle_t ) pxTimer );
 8006c9a:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8006c9c:	6a1b      	ldr	r3, [r3, #32]
 8006c9e:	6ab8      	ldr	r0, [r7, #40]	@ 0x28
 8006ca0:	4798      	blx	r3
						traceTIMER_EXPIRED( pxTimer );

						if( ( pxTimer->ucStatus & tmrSTATUS_IS_AUTORELOAD ) != 0 )
 8006ca2:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8006ca4:	f893 3028 	ldrb.w	r3, [r3, #40]	@ 0x28
 8006ca8:	f003 0304 	and.w	r3, r3, #4
 8006cac:	2b00      	cmp	r3, #0
 8006cae:	d061      	beq.n	8006d74 <prvProcessReceivedCommands+0x1a4>
						{
							xResult = xTimerGenericCommand( pxTimer, tmrCOMMAND_START_DONT_TRACE, xMessage.u.xTimerParameters.xMessageValue + pxTimer->xTimerPeriodInTicks, NULL, tmrNO_DELAY );
 8006cb0:	68ba      	ldr	r2, [r7, #8]
 8006cb2:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8006cb4:	699b      	ldr	r3, [r3, #24]
 8006cb6:	441a      	add	r2, r3
 8006cb8:	2300      	movs	r3, #0
 8006cba:	9300      	str	r3, [sp, #0]
 8006cbc:	2300      	movs	r3, #0
 8006cbe:	2100      	movs	r1, #0
 8006cc0:	6ab8      	ldr	r0, [r7, #40]	@ 0x28
 8006cc2:	f7ff fe01 	bl	80068c8 <xTimerGenericCommand>
 8006cc6:	6238      	str	r0, [r7, #32]
							configASSERT( xResult );
 8006cc8:	6a3b      	ldr	r3, [r7, #32]
 8006cca:	2b00      	cmp	r3, #0
 8006ccc:	d152      	bne.n	8006d74 <prvProcessReceivedCommands+0x1a4>
	__asm volatile
 8006cce:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8006cd2:	f383 8811 	msr	BASEPRI, r3
 8006cd6:	f3bf 8f6f 	isb	sy
 8006cda:	f3bf 8f4f 	dsb	sy
 8006cde:	61bb      	str	r3, [r7, #24]
}
 8006ce0:	bf00      	nop
 8006ce2:	bf00      	nop
 8006ce4:	e7fd      	b.n	8006ce2 <prvProcessReceivedCommands+0x112>
					break;

				case tmrCOMMAND_STOP :
				case tmrCOMMAND_STOP_FROM_ISR :
					/* The timer has already been removed from the active list. */
					pxTimer->ucStatus &= ~tmrSTATUS_IS_ACTIVE;
 8006ce6:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8006ce8:	f893 3028 	ldrb.w	r3, [r3, #40]	@ 0x28
 8006cec:	f023 0301 	bic.w	r3, r3, #1
 8006cf0:	b2da      	uxtb	r2, r3
 8006cf2:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8006cf4:	f883 2028 	strb.w	r2, [r3, #40]	@ 0x28
					break;
 8006cf8:	e03d      	b.n	8006d76 <prvProcessReceivedCommands+0x1a6>

				case tmrCOMMAND_CHANGE_PERIOD :
				case tmrCOMMAND_CHANGE_PERIOD_FROM_ISR :
					pxTimer->ucStatus |= tmrSTATUS_IS_ACTIVE;
 8006cfa:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8006cfc:	f893 3028 	ldrb.w	r3, [r3, #40]	@ 0x28
 8006d00:	f043 0301 	orr.w	r3, r3, #1
 8006d04:	b2da      	uxtb	r2, r3
 8006d06:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8006d08:	f883 2028 	strb.w	r2, [r3, #40]	@ 0x28
					pxTimer->xTimerPeriodInTicks = xMessage.u.xTimerParameters.xMessageValue;
 8006d0c:	68ba      	ldr	r2, [r7, #8]
 8006d0e:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8006d10:	619a      	str	r2, [r3, #24]
					configASSERT( ( pxTimer->xTimerPeriodInTicks > 0 ) );
 8006d12:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8006d14:	699b      	ldr	r3, [r3, #24]
 8006d16:	2b00      	cmp	r3, #0
 8006d18:	d10b      	bne.n	8006d32 <prvProcessReceivedCommands+0x162>
	__asm volatile
 8006d1a:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8006d1e:	f383 8811 	msr	BASEPRI, r3
 8006d22:	f3bf 8f6f 	isb	sy
 8006d26:	f3bf 8f4f 	dsb	sy
 8006d2a:	617b      	str	r3, [r7, #20]
}
 8006d2c:	bf00      	nop
 8006d2e:	bf00      	nop
 8006d30:	e7fd      	b.n	8006d2e <prvProcessReceivedCommands+0x15e>
					be longer or shorter than the old one.  The command time is
					therefore set to the current time, and as the period cannot
					be zero the next expiry time can only be in the future,
					meaning (unlike for the xTimerStart() case above) there is
					no fail case that needs to be handled here. */
					( void ) prvInsertTimerInActiveList( pxTimer, ( xTimeNow + pxTimer->xTimerPeriodInTicks ), xTimeNow, xTimeNow );
 8006d32:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8006d34:	699a      	ldr	r2, [r3, #24]
 8006d36:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8006d38:	18d1      	adds	r1, r2, r3
 8006d3a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8006d3c:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8006d3e:	6ab8      	ldr	r0, [r7, #40]	@ 0x28
 8006d40:	f7ff ff04 	bl	8006b4c <prvInsertTimerInActiveList>
					break;
 8006d44:	e017      	b.n	8006d76 <prvProcessReceivedCommands+0x1a6>
					#if ( configSUPPORT_DYNAMIC_ALLOCATION == 1 )
					{
						/* The timer has already been removed from the active list,
						just free up the memory if the memory was dynamically
						allocated. */
						if( ( pxTimer->ucStatus & tmrSTATUS_IS_STATICALLY_ALLOCATED ) == ( uint8_t ) 0 )
 8006d46:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8006d48:	f893 3028 	ldrb.w	r3, [r3, #40]	@ 0x28
 8006d4c:	f003 0302 	and.w	r3, r3, #2
 8006d50:	2b00      	cmp	r3, #0
 8006d52:	d103      	bne.n	8006d5c <prvProcessReceivedCommands+0x18c>
						{
							vPortFree( pxTimer );
 8006d54:	6ab8      	ldr	r0, [r7, #40]	@ 0x28
 8006d56:	f000 fbe7 	bl	8007528 <vPortFree>
						no need to free the memory - just mark the timer as
						"not active". */
						pxTimer->ucStatus &= ~tmrSTATUS_IS_ACTIVE;
					}
					#endif /* configSUPPORT_DYNAMIC_ALLOCATION */
					break;
 8006d5a:	e00c      	b.n	8006d76 <prvProcessReceivedCommands+0x1a6>
							pxTimer->ucStatus &= ~tmrSTATUS_IS_ACTIVE;
 8006d5c:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8006d5e:	f893 3028 	ldrb.w	r3, [r3, #40]	@ 0x28
 8006d62:	f023 0301 	bic.w	r3, r3, #1
 8006d66:	b2da      	uxtb	r2, r3
 8006d68:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8006d6a:	f883 2028 	strb.w	r2, [r3, #40]	@ 0x28
					break;
 8006d6e:	e002      	b.n	8006d76 <prvProcessReceivedCommands+0x1a6>

				default	:
					/* Don't expect to get here. */
					break;
 8006d70:	bf00      	nop
 8006d72:	e000      	b.n	8006d76 <prvProcessReceivedCommands+0x1a6>
					break;
 8006d74:	bf00      	nop
	while( xQueueReceive( xTimerQueue, &xMessage, tmrNO_DELAY ) != pdFAIL ) /*lint !e603 xMessage does not have to be initialised as it is passed out, not in, and it is not used unless xQueueReceive() returns pdTRUE. */
 8006d76:	4b08      	ldr	r3, [pc, #32]	@ (8006d98 <prvProcessReceivedCommands+0x1c8>)
 8006d78:	681b      	ldr	r3, [r3, #0]
 8006d7a:	1d39      	adds	r1, r7, #4
 8006d7c:	2200      	movs	r2, #0
 8006d7e:	4618      	mov	r0, r3
 8006d80:	f7fe fbce 	bl	8005520 <xQueueReceive>
 8006d84:	4603      	mov	r3, r0
 8006d86:	2b00      	cmp	r3, #0
 8006d88:	f47f af26 	bne.w	8006bd8 <prvProcessReceivedCommands+0x8>
			}
		}
	}
}
 8006d8c:	bf00      	nop
 8006d8e:	bf00      	nop
 8006d90:	3730      	adds	r7, #48	@ 0x30
 8006d92:	46bd      	mov	sp, r7
 8006d94:	bd80      	pop	{r7, pc}
 8006d96:	bf00      	nop
 8006d98:	20000f20 	.word	0x20000f20

08006d9c <prvSwitchTimerLists>:
/*-----------------------------------------------------------*/

static void prvSwitchTimerLists( void )
{
 8006d9c:	b580      	push	{r7, lr}
 8006d9e:	b088      	sub	sp, #32
 8006da0:	af02      	add	r7, sp, #8

	/* The tick count has overflowed.  The timer lists must be switched.
	If there are any timers still referenced from the current timer list
	then they must have expired and should be processed before the lists
	are switched. */
	while( listLIST_IS_EMPTY( pxCurrentTimerList ) == pdFALSE )
 8006da2:	e049      	b.n	8006e38 <prvSwitchTimerLists+0x9c>
	{
		xNextExpireTime = listGET_ITEM_VALUE_OF_HEAD_ENTRY( pxCurrentTimerList );
 8006da4:	4b2e      	ldr	r3, [pc, #184]	@ (8006e60 <prvSwitchTimerLists+0xc4>)
 8006da6:	681b      	ldr	r3, [r3, #0]
 8006da8:	68db      	ldr	r3, [r3, #12]
 8006daa:	681b      	ldr	r3, [r3, #0]
 8006dac:	613b      	str	r3, [r7, #16]

		/* Remove the timer from the list. */
		pxTimer = ( Timer_t * ) listGET_OWNER_OF_HEAD_ENTRY( pxCurrentTimerList ); /*lint !e9087 !e9079 void * is used as this macro is used with tasks and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 8006dae:	4b2c      	ldr	r3, [pc, #176]	@ (8006e60 <prvSwitchTimerLists+0xc4>)
 8006db0:	681b      	ldr	r3, [r3, #0]
 8006db2:	68db      	ldr	r3, [r3, #12]
 8006db4:	68db      	ldr	r3, [r3, #12]
 8006db6:	60fb      	str	r3, [r7, #12]
		( void ) uxListRemove( &( pxTimer->xTimerListItem ) );
 8006db8:	68fb      	ldr	r3, [r7, #12]
 8006dba:	3304      	adds	r3, #4
 8006dbc:	4618      	mov	r0, r3
 8006dbe:	f7fe f89f 	bl	8004f00 <uxListRemove>
		traceTIMER_EXPIRED( pxTimer );

		/* Execute its callback, then send a command to restart the timer if
		it is an auto-reload timer.  It cannot be restarted here as the lists
		have not yet been switched. */
		pxTimer->pxCallbackFunction( ( TimerHandle_t ) pxTimer );
 8006dc2:	68fb      	ldr	r3, [r7, #12]
 8006dc4:	6a1b      	ldr	r3, [r3, #32]
 8006dc6:	68f8      	ldr	r0, [r7, #12]
 8006dc8:	4798      	blx	r3

		if( ( pxTimer->ucStatus & tmrSTATUS_IS_AUTORELOAD ) != 0 )
 8006dca:	68fb      	ldr	r3, [r7, #12]
 8006dcc:	f893 3028 	ldrb.w	r3, [r3, #40]	@ 0x28
 8006dd0:	f003 0304 	and.w	r3, r3, #4
 8006dd4:	2b00      	cmp	r3, #0
 8006dd6:	d02f      	beq.n	8006e38 <prvSwitchTimerLists+0x9c>
			the timer going into the same timer list then it has already expired
			and the timer should be re-inserted into the current list so it is
			processed again within this loop.  Otherwise a command should be sent
			to restart the timer to ensure it is only inserted into a list after
			the lists have been swapped. */
			xReloadTime = ( xNextExpireTime + pxTimer->xTimerPeriodInTicks );
 8006dd8:	68fb      	ldr	r3, [r7, #12]
 8006dda:	699b      	ldr	r3, [r3, #24]
 8006ddc:	693a      	ldr	r2, [r7, #16]
 8006dde:	4413      	add	r3, r2
 8006de0:	60bb      	str	r3, [r7, #8]
			if( xReloadTime > xNextExpireTime )
 8006de2:	68ba      	ldr	r2, [r7, #8]
 8006de4:	693b      	ldr	r3, [r7, #16]
 8006de6:	429a      	cmp	r2, r3
 8006de8:	d90e      	bls.n	8006e08 <prvSwitchTimerLists+0x6c>
			{
				listSET_LIST_ITEM_VALUE( &( pxTimer->xTimerListItem ), xReloadTime );
 8006dea:	68fb      	ldr	r3, [r7, #12]
 8006dec:	68ba      	ldr	r2, [r7, #8]
 8006dee:	605a      	str	r2, [r3, #4]
				listSET_LIST_ITEM_OWNER( &( pxTimer->xTimerListItem ), pxTimer );
 8006df0:	68fb      	ldr	r3, [r7, #12]
 8006df2:	68fa      	ldr	r2, [r7, #12]
 8006df4:	611a      	str	r2, [r3, #16]
				vListInsert( pxCurrentTimerList, &( pxTimer->xTimerListItem ) );
 8006df6:	4b1a      	ldr	r3, [pc, #104]	@ (8006e60 <prvSwitchTimerLists+0xc4>)
 8006df8:	681a      	ldr	r2, [r3, #0]
 8006dfa:	68fb      	ldr	r3, [r7, #12]
 8006dfc:	3304      	adds	r3, #4
 8006dfe:	4619      	mov	r1, r3
 8006e00:	4610      	mov	r0, r2
 8006e02:	f7fe f844 	bl	8004e8e <vListInsert>
 8006e06:	e017      	b.n	8006e38 <prvSwitchTimerLists+0x9c>
			}
			else
			{
				xResult = xTimerGenericCommand( pxTimer, tmrCOMMAND_START_DONT_TRACE, xNextExpireTime, NULL, tmrNO_DELAY );
 8006e08:	2300      	movs	r3, #0
 8006e0a:	9300      	str	r3, [sp, #0]
 8006e0c:	2300      	movs	r3, #0
 8006e0e:	693a      	ldr	r2, [r7, #16]
 8006e10:	2100      	movs	r1, #0
 8006e12:	68f8      	ldr	r0, [r7, #12]
 8006e14:	f7ff fd58 	bl	80068c8 <xTimerGenericCommand>
 8006e18:	6078      	str	r0, [r7, #4]
				configASSERT( xResult );
 8006e1a:	687b      	ldr	r3, [r7, #4]
 8006e1c:	2b00      	cmp	r3, #0
 8006e1e:	d10b      	bne.n	8006e38 <prvSwitchTimerLists+0x9c>
	__asm volatile
 8006e20:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8006e24:	f383 8811 	msr	BASEPRI, r3
 8006e28:	f3bf 8f6f 	isb	sy
 8006e2c:	f3bf 8f4f 	dsb	sy
 8006e30:	603b      	str	r3, [r7, #0]
}
 8006e32:	bf00      	nop
 8006e34:	bf00      	nop
 8006e36:	e7fd      	b.n	8006e34 <prvSwitchTimerLists+0x98>
	while( listLIST_IS_EMPTY( pxCurrentTimerList ) == pdFALSE )
 8006e38:	4b09      	ldr	r3, [pc, #36]	@ (8006e60 <prvSwitchTimerLists+0xc4>)
 8006e3a:	681b      	ldr	r3, [r3, #0]
 8006e3c:	681b      	ldr	r3, [r3, #0]
 8006e3e:	2b00      	cmp	r3, #0
 8006e40:	d1b0      	bne.n	8006da4 <prvSwitchTimerLists+0x8>
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}

	pxTemp = pxCurrentTimerList;
 8006e42:	4b07      	ldr	r3, [pc, #28]	@ (8006e60 <prvSwitchTimerLists+0xc4>)
 8006e44:	681b      	ldr	r3, [r3, #0]
 8006e46:	617b      	str	r3, [r7, #20]
	pxCurrentTimerList = pxOverflowTimerList;
 8006e48:	4b06      	ldr	r3, [pc, #24]	@ (8006e64 <prvSwitchTimerLists+0xc8>)
 8006e4a:	681b      	ldr	r3, [r3, #0]
 8006e4c:	4a04      	ldr	r2, [pc, #16]	@ (8006e60 <prvSwitchTimerLists+0xc4>)
 8006e4e:	6013      	str	r3, [r2, #0]
	pxOverflowTimerList = pxTemp;
 8006e50:	4a04      	ldr	r2, [pc, #16]	@ (8006e64 <prvSwitchTimerLists+0xc8>)
 8006e52:	697b      	ldr	r3, [r7, #20]
 8006e54:	6013      	str	r3, [r2, #0]
}
 8006e56:	bf00      	nop
 8006e58:	3718      	adds	r7, #24
 8006e5a:	46bd      	mov	sp, r7
 8006e5c:	bd80      	pop	{r7, pc}
 8006e5e:	bf00      	nop
 8006e60:	20000f18 	.word	0x20000f18
 8006e64:	20000f1c 	.word	0x20000f1c

08006e68 <prvCheckForValidListAndQueue>:
/*-----------------------------------------------------------*/

static void prvCheckForValidListAndQueue( void )
{
 8006e68:	b580      	push	{r7, lr}
 8006e6a:	b082      	sub	sp, #8
 8006e6c:	af02      	add	r7, sp, #8
	/* Check that the list from which active timers are referenced, and the
	queue used to communicate with the timer service, have been
	initialised. */
	taskENTER_CRITICAL();
 8006e6e:	f000 f96b 	bl	8007148 <vPortEnterCritical>
	{
		if( xTimerQueue == NULL )
 8006e72:	4b15      	ldr	r3, [pc, #84]	@ (8006ec8 <prvCheckForValidListAndQueue+0x60>)
 8006e74:	681b      	ldr	r3, [r3, #0]
 8006e76:	2b00      	cmp	r3, #0
 8006e78:	d120      	bne.n	8006ebc <prvCheckForValidListAndQueue+0x54>
		{
			vListInitialise( &xActiveTimerList1 );
 8006e7a:	4814      	ldr	r0, [pc, #80]	@ (8006ecc <prvCheckForValidListAndQueue+0x64>)
 8006e7c:	f7fd ffb6 	bl	8004dec <vListInitialise>
			vListInitialise( &xActiveTimerList2 );
 8006e80:	4813      	ldr	r0, [pc, #76]	@ (8006ed0 <prvCheckForValidListAndQueue+0x68>)
 8006e82:	f7fd ffb3 	bl	8004dec <vListInitialise>
			pxCurrentTimerList = &xActiveTimerList1;
 8006e86:	4b13      	ldr	r3, [pc, #76]	@ (8006ed4 <prvCheckForValidListAndQueue+0x6c>)
 8006e88:	4a10      	ldr	r2, [pc, #64]	@ (8006ecc <prvCheckForValidListAndQueue+0x64>)
 8006e8a:	601a      	str	r2, [r3, #0]
			pxOverflowTimerList = &xActiveTimerList2;
 8006e8c:	4b12      	ldr	r3, [pc, #72]	@ (8006ed8 <prvCheckForValidListAndQueue+0x70>)
 8006e8e:	4a10      	ldr	r2, [pc, #64]	@ (8006ed0 <prvCheckForValidListAndQueue+0x68>)
 8006e90:	601a      	str	r2, [r3, #0]
				/* The timer queue is allocated statically in case
				configSUPPORT_DYNAMIC_ALLOCATION is 0. */
				static StaticQueue_t xStaticTimerQueue; /*lint !e956 Ok to declare in this manner to prevent additional conditional compilation guards in other locations. */
				static uint8_t ucStaticTimerQueueStorage[ ( size_t ) configTIMER_QUEUE_LENGTH * sizeof( DaemonTaskMessage_t ) ]; /*lint !e956 Ok to declare in this manner to prevent additional conditional compilation guards in other locations. */

				xTimerQueue = xQueueCreateStatic( ( UBaseType_t ) configTIMER_QUEUE_LENGTH, ( UBaseType_t ) sizeof( DaemonTaskMessage_t ), &( ucStaticTimerQueueStorage[ 0 ] ), &xStaticTimerQueue );
 8006e92:	2300      	movs	r3, #0
 8006e94:	9300      	str	r3, [sp, #0]
 8006e96:	4b11      	ldr	r3, [pc, #68]	@ (8006edc <prvCheckForValidListAndQueue+0x74>)
 8006e98:	4a11      	ldr	r2, [pc, #68]	@ (8006ee0 <prvCheckForValidListAndQueue+0x78>)
 8006e9a:	2110      	movs	r1, #16
 8006e9c:	200a      	movs	r0, #10
 8006e9e:	f7fe f8c3 	bl	8005028 <xQueueGenericCreateStatic>
 8006ea2:	4603      	mov	r3, r0
 8006ea4:	4a08      	ldr	r2, [pc, #32]	@ (8006ec8 <prvCheckForValidListAndQueue+0x60>)
 8006ea6:	6013      	str	r3, [r2, #0]
			}
			#endif

			#if ( configQUEUE_REGISTRY_SIZE > 0 )
			{
				if( xTimerQueue != NULL )
 8006ea8:	4b07      	ldr	r3, [pc, #28]	@ (8006ec8 <prvCheckForValidListAndQueue+0x60>)
 8006eaa:	681b      	ldr	r3, [r3, #0]
 8006eac:	2b00      	cmp	r3, #0
 8006eae:	d005      	beq.n	8006ebc <prvCheckForValidListAndQueue+0x54>
				{
					vQueueAddToRegistry( xTimerQueue, "TmrQ" );
 8006eb0:	4b05      	ldr	r3, [pc, #20]	@ (8006ec8 <prvCheckForValidListAndQueue+0x60>)
 8006eb2:	681b      	ldr	r3, [r3, #0]
 8006eb4:	490b      	ldr	r1, [pc, #44]	@ (8006ee4 <prvCheckForValidListAndQueue+0x7c>)
 8006eb6:	4618      	mov	r0, r3
 8006eb8:	f7fe fd24 	bl	8005904 <vQueueAddToRegistry>
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}
	taskEXIT_CRITICAL();
 8006ebc:	f000 f976 	bl	80071ac <vPortExitCritical>
}
 8006ec0:	bf00      	nop
 8006ec2:	46bd      	mov	sp, r7
 8006ec4:	bd80      	pop	{r7, pc}
 8006ec6:	bf00      	nop
 8006ec8:	20000f20 	.word	0x20000f20
 8006ecc:	20000ef0 	.word	0x20000ef0
 8006ed0:	20000f04 	.word	0x20000f04
 8006ed4:	20000f18 	.word	0x20000f18
 8006ed8:	20000f1c 	.word	0x20000f1c
 8006edc:	20000fcc 	.word	0x20000fcc
 8006ee0:	20000f2c 	.word	0x20000f2c
 8006ee4:	08008a5c 	.word	0x08008a5c

08006ee8 <pxPortInitialiseStack>:

/*
 * See header file for description.
 */
StackType_t *pxPortInitialiseStack( StackType_t *pxTopOfStack, TaskFunction_t pxCode, void *pvParameters )
{
 8006ee8:	b480      	push	{r7}
 8006eea:	b085      	sub	sp, #20
 8006eec:	af00      	add	r7, sp, #0
 8006eee:	60f8      	str	r0, [r7, #12]
 8006ef0:	60b9      	str	r1, [r7, #8]
 8006ef2:	607a      	str	r2, [r7, #4]
	/* Simulate the stack frame as it would be created by a context switch
	interrupt. */

	/* Offset added to account for the way the MCU uses the stack on entry/exit
	of interrupts, and to ensure alignment. */
	pxTopOfStack--;
 8006ef4:	68fb      	ldr	r3, [r7, #12]
 8006ef6:	3b04      	subs	r3, #4
 8006ef8:	60fb      	str	r3, [r7, #12]

	*pxTopOfStack = portINITIAL_XPSR;	/* xPSR */
 8006efa:	68fb      	ldr	r3, [r7, #12]
 8006efc:	f04f 7280 	mov.w	r2, #16777216	@ 0x1000000
 8006f00:	601a      	str	r2, [r3, #0]
	pxTopOfStack--;
 8006f02:	68fb      	ldr	r3, [r7, #12]
 8006f04:	3b04      	subs	r3, #4
 8006f06:	60fb      	str	r3, [r7, #12]
	*pxTopOfStack = ( ( StackType_t ) pxCode ) & portSTART_ADDRESS_MASK;	/* PC */
 8006f08:	68bb      	ldr	r3, [r7, #8]
 8006f0a:	f023 0201 	bic.w	r2, r3, #1
 8006f0e:	68fb      	ldr	r3, [r7, #12]
 8006f10:	601a      	str	r2, [r3, #0]
	pxTopOfStack--;
 8006f12:	68fb      	ldr	r3, [r7, #12]
 8006f14:	3b04      	subs	r3, #4
 8006f16:	60fb      	str	r3, [r7, #12]
	*pxTopOfStack = ( StackType_t ) portTASK_RETURN_ADDRESS;	/* LR */
 8006f18:	4a0c      	ldr	r2, [pc, #48]	@ (8006f4c <pxPortInitialiseStack+0x64>)
 8006f1a:	68fb      	ldr	r3, [r7, #12]
 8006f1c:	601a      	str	r2, [r3, #0]

	/* Save code space by skipping register initialisation. */
	pxTopOfStack -= 5;	/* R12, R3, R2 and R1. */
 8006f1e:	68fb      	ldr	r3, [r7, #12]
 8006f20:	3b14      	subs	r3, #20
 8006f22:	60fb      	str	r3, [r7, #12]
	*pxTopOfStack = ( StackType_t ) pvParameters;	/* R0 */
 8006f24:	687a      	ldr	r2, [r7, #4]
 8006f26:	68fb      	ldr	r3, [r7, #12]
 8006f28:	601a      	str	r2, [r3, #0]

	/* A save method is being used that requires each task to maintain its
	own exec return value. */
	pxTopOfStack--;
 8006f2a:	68fb      	ldr	r3, [r7, #12]
 8006f2c:	3b04      	subs	r3, #4
 8006f2e:	60fb      	str	r3, [r7, #12]
	*pxTopOfStack = portINITIAL_EXC_RETURN;
 8006f30:	68fb      	ldr	r3, [r7, #12]
 8006f32:	f06f 0202 	mvn.w	r2, #2
 8006f36:	601a      	str	r2, [r3, #0]

	pxTopOfStack -= 8;	/* R11, R10, R9, R8, R7, R6, R5 and R4. */
 8006f38:	68fb      	ldr	r3, [r7, #12]
 8006f3a:	3b20      	subs	r3, #32
 8006f3c:	60fb      	str	r3, [r7, #12]

	return pxTopOfStack;
 8006f3e:	68fb      	ldr	r3, [r7, #12]
}
 8006f40:	4618      	mov	r0, r3
 8006f42:	3714      	adds	r7, #20
 8006f44:	46bd      	mov	sp, r7
 8006f46:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006f4a:	4770      	bx	lr
 8006f4c:	08006f51 	.word	0x08006f51

08006f50 <prvTaskExitError>:
/*-----------------------------------------------------------*/

static void prvTaskExitError( void )
{
 8006f50:	b480      	push	{r7}
 8006f52:	b085      	sub	sp, #20
 8006f54:	af00      	add	r7, sp, #0
volatile uint32_t ulDummy = 0;
 8006f56:	2300      	movs	r3, #0
 8006f58:	607b      	str	r3, [r7, #4]
	its caller as there is nothing to return to.  If a task wants to exit it
	should instead call vTaskDelete( NULL ).

	Artificially force an assert() to be triggered if configASSERT() is
	defined, then stop here so application writers can catch the error. */
	configASSERT( uxCriticalNesting == ~0UL );
 8006f5a:	4b13      	ldr	r3, [pc, #76]	@ (8006fa8 <prvTaskExitError+0x58>)
 8006f5c:	681b      	ldr	r3, [r3, #0]
 8006f5e:	f1b3 3fff 	cmp.w	r3, #4294967295	@ 0xffffffff
 8006f62:	d00b      	beq.n	8006f7c <prvTaskExitError+0x2c>
	__asm volatile
 8006f64:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8006f68:	f383 8811 	msr	BASEPRI, r3
 8006f6c:	f3bf 8f6f 	isb	sy
 8006f70:	f3bf 8f4f 	dsb	sy
 8006f74:	60fb      	str	r3, [r7, #12]
}
 8006f76:	bf00      	nop
 8006f78:	bf00      	nop
 8006f7a:	e7fd      	b.n	8006f78 <prvTaskExitError+0x28>
	__asm volatile
 8006f7c:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8006f80:	f383 8811 	msr	BASEPRI, r3
 8006f84:	f3bf 8f6f 	isb	sy
 8006f88:	f3bf 8f4f 	dsb	sy
 8006f8c:	60bb      	str	r3, [r7, #8]
}
 8006f8e:	bf00      	nop
	portDISABLE_INTERRUPTS();
	while( ulDummy == 0 )
 8006f90:	bf00      	nop
 8006f92:	687b      	ldr	r3, [r7, #4]
 8006f94:	2b00      	cmp	r3, #0
 8006f96:	d0fc      	beq.n	8006f92 <prvTaskExitError+0x42>
		about code appearing after this function is called - making ulDummy
		volatile makes the compiler think the function could return and
		therefore not output an 'unreachable code' warning for code that appears
		after it. */
	}
}
 8006f98:	bf00      	nop
 8006f9a:	bf00      	nop
 8006f9c:	3714      	adds	r7, #20
 8006f9e:	46bd      	mov	sp, r7
 8006fa0:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006fa4:	4770      	bx	lr
 8006fa6:	bf00      	nop
 8006fa8:	20000020 	.word	0x20000020
 8006fac:	00000000 	.word	0x00000000

08006fb0 <SVC_Handler>:
/*-----------------------------------------------------------*/

void vPortSVCHandler( void )
{
	__asm volatile (
 8006fb0:	4b07      	ldr	r3, [pc, #28]	@ (8006fd0 <pxCurrentTCBConst2>)
 8006fb2:	6819      	ldr	r1, [r3, #0]
 8006fb4:	6808      	ldr	r0, [r1, #0]
 8006fb6:	e8b0 4ff0 	ldmia.w	r0!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8006fba:	f380 8809 	msr	PSP, r0
 8006fbe:	f3bf 8f6f 	isb	sy
 8006fc2:	f04f 0000 	mov.w	r0, #0
 8006fc6:	f380 8811 	msr	BASEPRI, r0
 8006fca:	4770      	bx	lr
 8006fcc:	f3af 8000 	nop.w

08006fd0 <pxCurrentTCBConst2>:
 8006fd0:	200009f0 	.word	0x200009f0
					"	bx r14							\n"
					"									\n"
					"	.align 4						\n"
					"pxCurrentTCBConst2: .word pxCurrentTCB				\n"
				);
}
 8006fd4:	bf00      	nop
 8006fd6:	bf00      	nop

08006fd8 <prvPortStartFirstTask>:
{
	/* Start the first task.  This also clears the bit that indicates the FPU is
	in use in case the FPU was used before the scheduler was started - which
	would otherwise result in the unnecessary leaving of space in the SVC stack
	for lazy saving of FPU registers. */
	__asm volatile(
 8006fd8:	4808      	ldr	r0, [pc, #32]	@ (8006ffc <prvPortStartFirstTask+0x24>)
 8006fda:	6800      	ldr	r0, [r0, #0]
 8006fdc:	6800      	ldr	r0, [r0, #0]
 8006fde:	f380 8808 	msr	MSP, r0
 8006fe2:	f04f 0000 	mov.w	r0, #0
 8006fe6:	f380 8814 	msr	CONTROL, r0
 8006fea:	b662      	cpsie	i
 8006fec:	b661      	cpsie	f
 8006fee:	f3bf 8f4f 	dsb	sy
 8006ff2:	f3bf 8f6f 	isb	sy
 8006ff6:	df00      	svc	0
 8006ff8:	bf00      	nop
					" dsb					\n"
					" isb					\n"
					" svc 0					\n" /* System call to start first task. */
					" nop					\n"
				);
}
 8006ffa:	bf00      	nop
 8006ffc:	e000ed08 	.word	0xe000ed08

08007000 <xPortStartScheduler>:

/*
 * See header file for description.
 */
BaseType_t xPortStartScheduler( void )
{
 8007000:	b580      	push	{r7, lr}
 8007002:	b086      	sub	sp, #24
 8007004:	af00      	add	r7, sp, #0
	configASSERT( configMAX_SYSCALL_INTERRUPT_PRIORITY );

	/* This port can be used on all revisions of the Cortex-M7 core other than
	the r0p1 parts.  r0p1 parts should use the port from the
	/source/portable/GCC/ARM_CM7/r0p1 directory. */
	configASSERT( portCPUID != portCORTEX_M7_r0p1_ID );
 8007006:	4b47      	ldr	r3, [pc, #284]	@ (8007124 <xPortStartScheduler+0x124>)
 8007008:	681b      	ldr	r3, [r3, #0]
 800700a:	4a47      	ldr	r2, [pc, #284]	@ (8007128 <xPortStartScheduler+0x128>)
 800700c:	4293      	cmp	r3, r2
 800700e:	d10b      	bne.n	8007028 <xPortStartScheduler+0x28>
	__asm volatile
 8007010:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8007014:	f383 8811 	msr	BASEPRI, r3
 8007018:	f3bf 8f6f 	isb	sy
 800701c:	f3bf 8f4f 	dsb	sy
 8007020:	60fb      	str	r3, [r7, #12]
}
 8007022:	bf00      	nop
 8007024:	bf00      	nop
 8007026:	e7fd      	b.n	8007024 <xPortStartScheduler+0x24>
	configASSERT( portCPUID != portCORTEX_M7_r0p0_ID );
 8007028:	4b3e      	ldr	r3, [pc, #248]	@ (8007124 <xPortStartScheduler+0x124>)
 800702a:	681b      	ldr	r3, [r3, #0]
 800702c:	4a3f      	ldr	r2, [pc, #252]	@ (800712c <xPortStartScheduler+0x12c>)
 800702e:	4293      	cmp	r3, r2
 8007030:	d10b      	bne.n	800704a <xPortStartScheduler+0x4a>
	__asm volatile
 8007032:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8007036:	f383 8811 	msr	BASEPRI, r3
 800703a:	f3bf 8f6f 	isb	sy
 800703e:	f3bf 8f4f 	dsb	sy
 8007042:	613b      	str	r3, [r7, #16]
}
 8007044:	bf00      	nop
 8007046:	bf00      	nop
 8007048:	e7fd      	b.n	8007046 <xPortStartScheduler+0x46>

	#if( configASSERT_DEFINED == 1 )
	{
		volatile uint32_t ulOriginalPriority;
		volatile uint8_t * const pucFirstUserPriorityRegister = ( volatile uint8_t * const ) ( portNVIC_IP_REGISTERS_OFFSET_16 + portFIRST_USER_INTERRUPT_NUMBER );
 800704a:	4b39      	ldr	r3, [pc, #228]	@ (8007130 <xPortStartScheduler+0x130>)
 800704c:	617b      	str	r3, [r7, #20]
		functions can be called.  ISR safe functions are those that end in
		"FromISR".  FreeRTOS maintains separate thread and ISR API functions to
		ensure interrupt entry is as fast and simple as possible.

		Save the interrupt priority value that is about to be clobbered. */
		ulOriginalPriority = *pucFirstUserPriorityRegister;
 800704e:	697b      	ldr	r3, [r7, #20]
 8007050:	781b      	ldrb	r3, [r3, #0]
 8007052:	b2db      	uxtb	r3, r3
 8007054:	607b      	str	r3, [r7, #4]

		/* Determine the number of priority bits available.  First write to all
		possible bits. */
		*pucFirstUserPriorityRegister = portMAX_8_BIT_VALUE;
 8007056:	697b      	ldr	r3, [r7, #20]
 8007058:	22ff      	movs	r2, #255	@ 0xff
 800705a:	701a      	strb	r2, [r3, #0]

		/* Read the value back to see how many bits stuck. */
		ucMaxPriorityValue = *pucFirstUserPriorityRegister;
 800705c:	697b      	ldr	r3, [r7, #20]
 800705e:	781b      	ldrb	r3, [r3, #0]
 8007060:	b2db      	uxtb	r3, r3
 8007062:	70fb      	strb	r3, [r7, #3]

		/* Use the same mask on the maximum system call priority. */
		ucMaxSysCallPriority = configMAX_SYSCALL_INTERRUPT_PRIORITY & ucMaxPriorityValue;
 8007064:	78fb      	ldrb	r3, [r7, #3]
 8007066:	b2db      	uxtb	r3, r3
 8007068:	f003 0350 	and.w	r3, r3, #80	@ 0x50
 800706c:	b2da      	uxtb	r2, r3
 800706e:	4b31      	ldr	r3, [pc, #196]	@ (8007134 <xPortStartScheduler+0x134>)
 8007070:	701a      	strb	r2, [r3, #0]

		/* Calculate the maximum acceptable priority group value for the number
		of bits read back. */
		ulMaxPRIGROUPValue = portMAX_PRIGROUP_BITS;
 8007072:	4b31      	ldr	r3, [pc, #196]	@ (8007138 <xPortStartScheduler+0x138>)
 8007074:	2207      	movs	r2, #7
 8007076:	601a      	str	r2, [r3, #0]
		while( ( ucMaxPriorityValue & portTOP_BIT_OF_BYTE ) == portTOP_BIT_OF_BYTE )
 8007078:	e009      	b.n	800708e <xPortStartScheduler+0x8e>
		{
			ulMaxPRIGROUPValue--;
 800707a:	4b2f      	ldr	r3, [pc, #188]	@ (8007138 <xPortStartScheduler+0x138>)
 800707c:	681b      	ldr	r3, [r3, #0]
 800707e:	3b01      	subs	r3, #1
 8007080:	4a2d      	ldr	r2, [pc, #180]	@ (8007138 <xPortStartScheduler+0x138>)
 8007082:	6013      	str	r3, [r2, #0]
			ucMaxPriorityValue <<= ( uint8_t ) 0x01;
 8007084:	78fb      	ldrb	r3, [r7, #3]
 8007086:	b2db      	uxtb	r3, r3
 8007088:	005b      	lsls	r3, r3, #1
 800708a:	b2db      	uxtb	r3, r3
 800708c:	70fb      	strb	r3, [r7, #3]
		while( ( ucMaxPriorityValue & portTOP_BIT_OF_BYTE ) == portTOP_BIT_OF_BYTE )
 800708e:	78fb      	ldrb	r3, [r7, #3]
 8007090:	b2db      	uxtb	r3, r3
 8007092:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8007096:	2b80      	cmp	r3, #128	@ 0x80
 8007098:	d0ef      	beq.n	800707a <xPortStartScheduler+0x7a>
		#ifdef configPRIO_BITS
		{
			/* Check the FreeRTOS configuration that defines the number of
			priority bits matches the number of priority bits actually queried
			from the hardware. */
			configASSERT( ( portMAX_PRIGROUP_BITS - ulMaxPRIGROUPValue ) == configPRIO_BITS );
 800709a:	4b27      	ldr	r3, [pc, #156]	@ (8007138 <xPortStartScheduler+0x138>)
 800709c:	681b      	ldr	r3, [r3, #0]
 800709e:	f1c3 0307 	rsb	r3, r3, #7
 80070a2:	2b04      	cmp	r3, #4
 80070a4:	d00b      	beq.n	80070be <xPortStartScheduler+0xbe>
	__asm volatile
 80070a6:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80070aa:	f383 8811 	msr	BASEPRI, r3
 80070ae:	f3bf 8f6f 	isb	sy
 80070b2:	f3bf 8f4f 	dsb	sy
 80070b6:	60bb      	str	r3, [r7, #8]
}
 80070b8:	bf00      	nop
 80070ba:	bf00      	nop
 80070bc:	e7fd      	b.n	80070ba <xPortStartScheduler+0xba>
		}
		#endif

		/* Shift the priority group value back to its position within the AIRCR
		register. */
		ulMaxPRIGROUPValue <<= portPRIGROUP_SHIFT;
 80070be:	4b1e      	ldr	r3, [pc, #120]	@ (8007138 <xPortStartScheduler+0x138>)
 80070c0:	681b      	ldr	r3, [r3, #0]
 80070c2:	021b      	lsls	r3, r3, #8
 80070c4:	4a1c      	ldr	r2, [pc, #112]	@ (8007138 <xPortStartScheduler+0x138>)
 80070c6:	6013      	str	r3, [r2, #0]
		ulMaxPRIGROUPValue &= portPRIORITY_GROUP_MASK;
 80070c8:	4b1b      	ldr	r3, [pc, #108]	@ (8007138 <xPortStartScheduler+0x138>)
 80070ca:	681b      	ldr	r3, [r3, #0]
 80070cc:	f403 63e0 	and.w	r3, r3, #1792	@ 0x700
 80070d0:	4a19      	ldr	r2, [pc, #100]	@ (8007138 <xPortStartScheduler+0x138>)
 80070d2:	6013      	str	r3, [r2, #0]

		/* Restore the clobbered interrupt priority register to its original
		value. */
		*pucFirstUserPriorityRegister = ulOriginalPriority;
 80070d4:	687b      	ldr	r3, [r7, #4]
 80070d6:	b2da      	uxtb	r2, r3
 80070d8:	697b      	ldr	r3, [r7, #20]
 80070da:	701a      	strb	r2, [r3, #0]
	}
	#endif /* conifgASSERT_DEFINED */

	/* Make PendSV and SysTick the lowest priority interrupts. */
	portNVIC_SYSPRI2_REG |= portNVIC_PENDSV_PRI;
 80070dc:	4b17      	ldr	r3, [pc, #92]	@ (800713c <xPortStartScheduler+0x13c>)
 80070de:	681b      	ldr	r3, [r3, #0]
 80070e0:	4a16      	ldr	r2, [pc, #88]	@ (800713c <xPortStartScheduler+0x13c>)
 80070e2:	f443 0370 	orr.w	r3, r3, #15728640	@ 0xf00000
 80070e6:	6013      	str	r3, [r2, #0]
	portNVIC_SYSPRI2_REG |= portNVIC_SYSTICK_PRI;
 80070e8:	4b14      	ldr	r3, [pc, #80]	@ (800713c <xPortStartScheduler+0x13c>)
 80070ea:	681b      	ldr	r3, [r3, #0]
 80070ec:	4a13      	ldr	r2, [pc, #76]	@ (800713c <xPortStartScheduler+0x13c>)
 80070ee:	f043 4370 	orr.w	r3, r3, #4026531840	@ 0xf0000000
 80070f2:	6013      	str	r3, [r2, #0]

	/* Start the timer that generates the tick ISR.  Interrupts are disabled
	here already. */
	vPortSetupTimerInterrupt();
 80070f4:	f000 f8da 	bl	80072ac <vPortSetupTimerInterrupt>

	/* Initialise the critical nesting count ready for the first task. */
	uxCriticalNesting = 0;
 80070f8:	4b11      	ldr	r3, [pc, #68]	@ (8007140 <xPortStartScheduler+0x140>)
 80070fa:	2200      	movs	r2, #0
 80070fc:	601a      	str	r2, [r3, #0]

	/* Ensure the VFP is enabled - it should be anyway. */
	vPortEnableVFP();
 80070fe:	f000 f8f9 	bl	80072f4 <vPortEnableVFP>

	/* Lazy save always. */
	*( portFPCCR ) |= portASPEN_AND_LSPEN_BITS;
 8007102:	4b10      	ldr	r3, [pc, #64]	@ (8007144 <xPortStartScheduler+0x144>)
 8007104:	681b      	ldr	r3, [r3, #0]
 8007106:	4a0f      	ldr	r2, [pc, #60]	@ (8007144 <xPortStartScheduler+0x144>)
 8007108:	f043 4340 	orr.w	r3, r3, #3221225472	@ 0xc0000000
 800710c:	6013      	str	r3, [r2, #0]

	/* Start the first task. */
	prvPortStartFirstTask();
 800710e:	f7ff ff63 	bl	8006fd8 <prvPortStartFirstTask>
	exit error function to prevent compiler warnings about a static function
	not being called in the case that the application writer overrides this
	functionality by defining configTASK_RETURN_ADDRESS.  Call
	vTaskSwitchContext() so link time optimisation does not remove the
	symbol. */
	vTaskSwitchContext();
 8007112:	f7ff f82f 	bl	8006174 <vTaskSwitchContext>
	prvTaskExitError();
 8007116:	f7ff ff1b 	bl	8006f50 <prvTaskExitError>

	/* Should not get here! */
	return 0;
 800711a:	2300      	movs	r3, #0
}
 800711c:	4618      	mov	r0, r3
 800711e:	3718      	adds	r7, #24
 8007120:	46bd      	mov	sp, r7
 8007122:	bd80      	pop	{r7, pc}
 8007124:	e000ed00 	.word	0xe000ed00
 8007128:	410fc271 	.word	0x410fc271
 800712c:	410fc270 	.word	0x410fc270
 8007130:	e000e400 	.word	0xe000e400
 8007134:	2000101c 	.word	0x2000101c
 8007138:	20001020 	.word	0x20001020
 800713c:	e000ed20 	.word	0xe000ed20
 8007140:	20000020 	.word	0x20000020
 8007144:	e000ef34 	.word	0xe000ef34

08007148 <vPortEnterCritical>:
	configASSERT( uxCriticalNesting == 1000UL );
}
/*-----------------------------------------------------------*/

void vPortEnterCritical( void )
{
 8007148:	b480      	push	{r7}
 800714a:	b083      	sub	sp, #12
 800714c:	af00      	add	r7, sp, #0
	__asm volatile
 800714e:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8007152:	f383 8811 	msr	BASEPRI, r3
 8007156:	f3bf 8f6f 	isb	sy
 800715a:	f3bf 8f4f 	dsb	sy
 800715e:	607b      	str	r3, [r7, #4]
}
 8007160:	bf00      	nop
	portDISABLE_INTERRUPTS();
	uxCriticalNesting++;
 8007162:	4b10      	ldr	r3, [pc, #64]	@ (80071a4 <vPortEnterCritical+0x5c>)
 8007164:	681b      	ldr	r3, [r3, #0]
 8007166:	3301      	adds	r3, #1
 8007168:	4a0e      	ldr	r2, [pc, #56]	@ (80071a4 <vPortEnterCritical+0x5c>)
 800716a:	6013      	str	r3, [r2, #0]
	/* This is not the interrupt safe version of the enter critical function so
	assert() if it is being called from an interrupt context.  Only API
	functions that end in "FromISR" can be used in an interrupt.  Only assert if
	the critical nesting count is 1 to protect against recursive calls if the
	assert function also uses a critical section. */
	if( uxCriticalNesting == 1 )
 800716c:	4b0d      	ldr	r3, [pc, #52]	@ (80071a4 <vPortEnterCritical+0x5c>)
 800716e:	681b      	ldr	r3, [r3, #0]
 8007170:	2b01      	cmp	r3, #1
 8007172:	d110      	bne.n	8007196 <vPortEnterCritical+0x4e>
	{
		configASSERT( ( portNVIC_INT_CTRL_REG & portVECTACTIVE_MASK ) == 0 );
 8007174:	4b0c      	ldr	r3, [pc, #48]	@ (80071a8 <vPortEnterCritical+0x60>)
 8007176:	681b      	ldr	r3, [r3, #0]
 8007178:	b2db      	uxtb	r3, r3
 800717a:	2b00      	cmp	r3, #0
 800717c:	d00b      	beq.n	8007196 <vPortEnterCritical+0x4e>
	__asm volatile
 800717e:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8007182:	f383 8811 	msr	BASEPRI, r3
 8007186:	f3bf 8f6f 	isb	sy
 800718a:	f3bf 8f4f 	dsb	sy
 800718e:	603b      	str	r3, [r7, #0]
}
 8007190:	bf00      	nop
 8007192:	bf00      	nop
 8007194:	e7fd      	b.n	8007192 <vPortEnterCritical+0x4a>
	}
}
 8007196:	bf00      	nop
 8007198:	370c      	adds	r7, #12
 800719a:	46bd      	mov	sp, r7
 800719c:	f85d 7b04 	ldr.w	r7, [sp], #4
 80071a0:	4770      	bx	lr
 80071a2:	bf00      	nop
 80071a4:	20000020 	.word	0x20000020
 80071a8:	e000ed04 	.word	0xe000ed04

080071ac <vPortExitCritical>:
/*-----------------------------------------------------------*/

void vPortExitCritical( void )
{
 80071ac:	b480      	push	{r7}
 80071ae:	b083      	sub	sp, #12
 80071b0:	af00      	add	r7, sp, #0
	configASSERT( uxCriticalNesting );
 80071b2:	4b12      	ldr	r3, [pc, #72]	@ (80071fc <vPortExitCritical+0x50>)
 80071b4:	681b      	ldr	r3, [r3, #0]
 80071b6:	2b00      	cmp	r3, #0
 80071b8:	d10b      	bne.n	80071d2 <vPortExitCritical+0x26>
	__asm volatile
 80071ba:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80071be:	f383 8811 	msr	BASEPRI, r3
 80071c2:	f3bf 8f6f 	isb	sy
 80071c6:	f3bf 8f4f 	dsb	sy
 80071ca:	607b      	str	r3, [r7, #4]
}
 80071cc:	bf00      	nop
 80071ce:	bf00      	nop
 80071d0:	e7fd      	b.n	80071ce <vPortExitCritical+0x22>
	uxCriticalNesting--;
 80071d2:	4b0a      	ldr	r3, [pc, #40]	@ (80071fc <vPortExitCritical+0x50>)
 80071d4:	681b      	ldr	r3, [r3, #0]
 80071d6:	3b01      	subs	r3, #1
 80071d8:	4a08      	ldr	r2, [pc, #32]	@ (80071fc <vPortExitCritical+0x50>)
 80071da:	6013      	str	r3, [r2, #0]
	if( uxCriticalNesting == 0 )
 80071dc:	4b07      	ldr	r3, [pc, #28]	@ (80071fc <vPortExitCritical+0x50>)
 80071de:	681b      	ldr	r3, [r3, #0]
 80071e0:	2b00      	cmp	r3, #0
 80071e2:	d105      	bne.n	80071f0 <vPortExitCritical+0x44>
 80071e4:	2300      	movs	r3, #0
 80071e6:	603b      	str	r3, [r7, #0]
	__asm volatile
 80071e8:	683b      	ldr	r3, [r7, #0]
 80071ea:	f383 8811 	msr	BASEPRI, r3
}
 80071ee:	bf00      	nop
	{
		portENABLE_INTERRUPTS();
	}
}
 80071f0:	bf00      	nop
 80071f2:	370c      	adds	r7, #12
 80071f4:	46bd      	mov	sp, r7
 80071f6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80071fa:	4770      	bx	lr
 80071fc:	20000020 	.word	0x20000020

08007200 <PendSV_Handler>:

void xPortPendSVHandler( void )
{
	/* This is a naked function. */

	__asm volatile
 8007200:	f3ef 8009 	mrs	r0, PSP
 8007204:	f3bf 8f6f 	isb	sy
 8007208:	4b15      	ldr	r3, [pc, #84]	@ (8007260 <pxCurrentTCBConst>)
 800720a:	681a      	ldr	r2, [r3, #0]
 800720c:	f01e 0f10 	tst.w	lr, #16
 8007210:	bf08      	it	eq
 8007212:	ed20 8a10 	vstmdbeq	r0!, {s16-s31}
 8007216:	e920 4ff0 	stmdb	r0!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800721a:	6010      	str	r0, [r2, #0]
 800721c:	e92d 0009 	stmdb	sp!, {r0, r3}
 8007220:	f04f 0050 	mov.w	r0, #80	@ 0x50
 8007224:	f380 8811 	msr	BASEPRI, r0
 8007228:	f3bf 8f4f 	dsb	sy
 800722c:	f3bf 8f6f 	isb	sy
 8007230:	f7fe ffa0 	bl	8006174 <vTaskSwitchContext>
 8007234:	f04f 0000 	mov.w	r0, #0
 8007238:	f380 8811 	msr	BASEPRI, r0
 800723c:	bc09      	pop	{r0, r3}
 800723e:	6819      	ldr	r1, [r3, #0]
 8007240:	6808      	ldr	r0, [r1, #0]
 8007242:	e8b0 4ff0 	ldmia.w	r0!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8007246:	f01e 0f10 	tst.w	lr, #16
 800724a:	bf08      	it	eq
 800724c:	ecb0 8a10 	vldmiaeq	r0!, {s16-s31}
 8007250:	f380 8809 	msr	PSP, r0
 8007254:	f3bf 8f6f 	isb	sy
 8007258:	4770      	bx	lr
 800725a:	bf00      	nop
 800725c:	f3af 8000 	nop.w

08007260 <pxCurrentTCBConst>:
 8007260:	200009f0 	.word	0x200009f0
	"										\n"
	"	.align 4							\n"
	"pxCurrentTCBConst: .word pxCurrentTCB	\n"
	::"i"(configMAX_SYSCALL_INTERRUPT_PRIORITY)
	);
}
 8007264:	bf00      	nop
 8007266:	bf00      	nop

08007268 <xPortSysTickHandler>:
/*-----------------------------------------------------------*/

void xPortSysTickHandler( void )
{
 8007268:	b580      	push	{r7, lr}
 800726a:	b082      	sub	sp, #8
 800726c:	af00      	add	r7, sp, #0
	__asm volatile
 800726e:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8007272:	f383 8811 	msr	BASEPRI, r3
 8007276:	f3bf 8f6f 	isb	sy
 800727a:	f3bf 8f4f 	dsb	sy
 800727e:	607b      	str	r3, [r7, #4]
}
 8007280:	bf00      	nop
	save and then restore the interrupt mask value as its value is already
	known. */
	portDISABLE_INTERRUPTS();
	{
		/* Increment the RTOS tick. */
		if( xTaskIncrementTick() != pdFALSE )
 8007282:	f7fe febd 	bl	8006000 <xTaskIncrementTick>
 8007286:	4603      	mov	r3, r0
 8007288:	2b00      	cmp	r3, #0
 800728a:	d003      	beq.n	8007294 <xPortSysTickHandler+0x2c>
		{
			/* A context switch is required.  Context switching is performed in
			the PendSV interrupt.  Pend the PendSV interrupt. */
			portNVIC_INT_CTRL_REG = portNVIC_PENDSVSET_BIT;
 800728c:	4b06      	ldr	r3, [pc, #24]	@ (80072a8 <xPortSysTickHandler+0x40>)
 800728e:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 8007292:	601a      	str	r2, [r3, #0]
 8007294:	2300      	movs	r3, #0
 8007296:	603b      	str	r3, [r7, #0]
	__asm volatile
 8007298:	683b      	ldr	r3, [r7, #0]
 800729a:	f383 8811 	msr	BASEPRI, r3
}
 800729e:	bf00      	nop
		}
	}
	portENABLE_INTERRUPTS();
}
 80072a0:	bf00      	nop
 80072a2:	3708      	adds	r7, #8
 80072a4:	46bd      	mov	sp, r7
 80072a6:	bd80      	pop	{r7, pc}
 80072a8:	e000ed04 	.word	0xe000ed04

080072ac <vPortSetupTimerInterrupt>:
/*
 * Setup the systick timer to generate the tick interrupts at the required
 * frequency.
 */
__attribute__(( weak )) void vPortSetupTimerInterrupt( void )
{
 80072ac:	b480      	push	{r7}
 80072ae:	af00      	add	r7, sp, #0
		ulStoppedTimerCompensation = portMISSED_COUNTS_FACTOR / ( configCPU_CLOCK_HZ / configSYSTICK_CLOCK_HZ );
	}
	#endif /* configUSE_TICKLESS_IDLE */

	/* Stop and clear the SysTick. */
	portNVIC_SYSTICK_CTRL_REG = 0UL;
 80072b0:	4b0b      	ldr	r3, [pc, #44]	@ (80072e0 <vPortSetupTimerInterrupt+0x34>)
 80072b2:	2200      	movs	r2, #0
 80072b4:	601a      	str	r2, [r3, #0]
	portNVIC_SYSTICK_CURRENT_VALUE_REG = 0UL;
 80072b6:	4b0b      	ldr	r3, [pc, #44]	@ (80072e4 <vPortSetupTimerInterrupt+0x38>)
 80072b8:	2200      	movs	r2, #0
 80072ba:	601a      	str	r2, [r3, #0]

	/* Configure SysTick to interrupt at the requested rate. */
	portNVIC_SYSTICK_LOAD_REG = ( configSYSTICK_CLOCK_HZ / configTICK_RATE_HZ ) - 1UL;
 80072bc:	4b0a      	ldr	r3, [pc, #40]	@ (80072e8 <vPortSetupTimerInterrupt+0x3c>)
 80072be:	681b      	ldr	r3, [r3, #0]
 80072c0:	4a0a      	ldr	r2, [pc, #40]	@ (80072ec <vPortSetupTimerInterrupt+0x40>)
 80072c2:	fba2 2303 	umull	r2, r3, r2, r3
 80072c6:	099b      	lsrs	r3, r3, #6
 80072c8:	4a09      	ldr	r2, [pc, #36]	@ (80072f0 <vPortSetupTimerInterrupt+0x44>)
 80072ca:	3b01      	subs	r3, #1
 80072cc:	6013      	str	r3, [r2, #0]
	portNVIC_SYSTICK_CTRL_REG = ( portNVIC_SYSTICK_CLK_BIT | portNVIC_SYSTICK_INT_BIT | portNVIC_SYSTICK_ENABLE_BIT );
 80072ce:	4b04      	ldr	r3, [pc, #16]	@ (80072e0 <vPortSetupTimerInterrupt+0x34>)
 80072d0:	2207      	movs	r2, #7
 80072d2:	601a      	str	r2, [r3, #0]
}
 80072d4:	bf00      	nop
 80072d6:	46bd      	mov	sp, r7
 80072d8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80072dc:	4770      	bx	lr
 80072de:	bf00      	nop
 80072e0:	e000e010 	.word	0xe000e010
 80072e4:	e000e018 	.word	0xe000e018
 80072e8:	20000008 	.word	0x20000008
 80072ec:	10624dd3 	.word	0x10624dd3
 80072f0:	e000e014 	.word	0xe000e014

080072f4 <vPortEnableVFP>:
/*-----------------------------------------------------------*/

/* This is a naked function. */
static void vPortEnableVFP( void )
{
	__asm volatile
 80072f4:	f8df 000c 	ldr.w	r0, [pc, #12]	@ 8007304 <vPortEnableVFP+0x10>
 80072f8:	6801      	ldr	r1, [r0, #0]
 80072fa:	f441 0170 	orr.w	r1, r1, #15728640	@ 0xf00000
 80072fe:	6001      	str	r1, [r0, #0]
 8007300:	4770      	bx	lr
		"								\n"
		"	orr r1, r1, #( 0xf << 20 )	\n" /* Enable CP10 and CP11 coprocessors, then save back. */
		"	str r1, [r0]				\n"
		"	bx r14						"
	);
}
 8007302:	bf00      	nop
 8007304:	e000ed88 	.word	0xe000ed88

08007308 <vPortValidateInterruptPriority>:
/*-----------------------------------------------------------*/

#if( configASSERT_DEFINED == 1 )

	void vPortValidateInterruptPriority( void )
	{
 8007308:	b480      	push	{r7}
 800730a:	b085      	sub	sp, #20
 800730c:	af00      	add	r7, sp, #0
	uint32_t ulCurrentInterrupt;
	uint8_t ucCurrentPriority;

		/* Obtain the number of the currently executing interrupt. */
		__asm volatile( "mrs %0, ipsr" : "=r"( ulCurrentInterrupt ) :: "memory" );
 800730e:	f3ef 8305 	mrs	r3, IPSR
 8007312:	60fb      	str	r3, [r7, #12]

		/* Is the interrupt number a user defined interrupt? */
		if( ulCurrentInterrupt >= portFIRST_USER_INTERRUPT_NUMBER )
 8007314:	68fb      	ldr	r3, [r7, #12]
 8007316:	2b0f      	cmp	r3, #15
 8007318:	d915      	bls.n	8007346 <vPortValidateInterruptPriority+0x3e>
		{
			/* Look up the interrupt's priority. */
			ucCurrentPriority = pcInterruptPriorityRegisters[ ulCurrentInterrupt ];
 800731a:	4a18      	ldr	r2, [pc, #96]	@ (800737c <vPortValidateInterruptPriority+0x74>)
 800731c:	68fb      	ldr	r3, [r7, #12]
 800731e:	4413      	add	r3, r2
 8007320:	781b      	ldrb	r3, [r3, #0]
 8007322:	72fb      	strb	r3, [r7, #11]
			interrupt entry is as fast and simple as possible.

			The following links provide detailed information:
			http://www.freertos.org/RTOS-Cortex-M3-M4.html
			http://www.freertos.org/FAQHelp.html */
			configASSERT( ucCurrentPriority >= ucMaxSysCallPriority );
 8007324:	4b16      	ldr	r3, [pc, #88]	@ (8007380 <vPortValidateInterruptPriority+0x78>)
 8007326:	781b      	ldrb	r3, [r3, #0]
 8007328:	7afa      	ldrb	r2, [r7, #11]
 800732a:	429a      	cmp	r2, r3
 800732c:	d20b      	bcs.n	8007346 <vPortValidateInterruptPriority+0x3e>
	__asm volatile
 800732e:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8007332:	f383 8811 	msr	BASEPRI, r3
 8007336:	f3bf 8f6f 	isb	sy
 800733a:	f3bf 8f4f 	dsb	sy
 800733e:	607b      	str	r3, [r7, #4]
}
 8007340:	bf00      	nop
 8007342:	bf00      	nop
 8007344:	e7fd      	b.n	8007342 <vPortValidateInterruptPriority+0x3a>
		configuration then the correct setting can be achieved on all Cortex-M
		devices by calling NVIC_SetPriorityGrouping( 0 ); before starting the
		scheduler.  Note however that some vendor specific peripheral libraries
		assume a non-zero priority group setting, in which cases using a value
		of zero will result in unpredictable behaviour. */
		configASSERT( ( portAIRCR_REG & portPRIORITY_GROUP_MASK ) <= ulMaxPRIGROUPValue );
 8007346:	4b0f      	ldr	r3, [pc, #60]	@ (8007384 <vPortValidateInterruptPriority+0x7c>)
 8007348:	681b      	ldr	r3, [r3, #0]
 800734a:	f403 62e0 	and.w	r2, r3, #1792	@ 0x700
 800734e:	4b0e      	ldr	r3, [pc, #56]	@ (8007388 <vPortValidateInterruptPriority+0x80>)
 8007350:	681b      	ldr	r3, [r3, #0]
 8007352:	429a      	cmp	r2, r3
 8007354:	d90b      	bls.n	800736e <vPortValidateInterruptPriority+0x66>
	__asm volatile
 8007356:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800735a:	f383 8811 	msr	BASEPRI, r3
 800735e:	f3bf 8f6f 	isb	sy
 8007362:	f3bf 8f4f 	dsb	sy
 8007366:	603b      	str	r3, [r7, #0]
}
 8007368:	bf00      	nop
 800736a:	bf00      	nop
 800736c:	e7fd      	b.n	800736a <vPortValidateInterruptPriority+0x62>
	}
 800736e:	bf00      	nop
 8007370:	3714      	adds	r7, #20
 8007372:	46bd      	mov	sp, r7
 8007374:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007378:	4770      	bx	lr
 800737a:	bf00      	nop
 800737c:	e000e3f0 	.word	0xe000e3f0
 8007380:	2000101c 	.word	0x2000101c
 8007384:	e000ed0c 	.word	0xe000ed0c
 8007388:	20001020 	.word	0x20001020

0800738c <pvPortMalloc>:
static size_t xBlockAllocatedBit = 0;

/*-----------------------------------------------------------*/

void *pvPortMalloc( size_t xWantedSize )
{
 800738c:	b580      	push	{r7, lr}
 800738e:	b08a      	sub	sp, #40	@ 0x28
 8007390:	af00      	add	r7, sp, #0
 8007392:	6078      	str	r0, [r7, #4]
BlockLink_t *pxBlock, *pxPreviousBlock, *pxNewBlockLink;
void *pvReturn = NULL;
 8007394:	2300      	movs	r3, #0
 8007396:	61fb      	str	r3, [r7, #28]

	vTaskSuspendAll();
 8007398:	f7fe fd76 	bl	8005e88 <vTaskSuspendAll>
	{
		/* If this is the first call to malloc then the heap will require
		initialisation to setup the list of free blocks. */
		if( pxEnd == NULL )
 800739c:	4b5c      	ldr	r3, [pc, #368]	@ (8007510 <pvPortMalloc+0x184>)
 800739e:	681b      	ldr	r3, [r3, #0]
 80073a0:	2b00      	cmp	r3, #0
 80073a2:	d101      	bne.n	80073a8 <pvPortMalloc+0x1c>
		{
			prvHeapInit();
 80073a4:	f000 f924 	bl	80075f0 <prvHeapInit>

		/* Check the requested block size is not so large that the top bit is
		set.  The top bit of the block size member of the BlockLink_t structure
		is used to determine who owns the block - the application or the
		kernel, so it must be free. */
		if( ( xWantedSize & xBlockAllocatedBit ) == 0 )
 80073a8:	4b5a      	ldr	r3, [pc, #360]	@ (8007514 <pvPortMalloc+0x188>)
 80073aa:	681a      	ldr	r2, [r3, #0]
 80073ac:	687b      	ldr	r3, [r7, #4]
 80073ae:	4013      	ands	r3, r2
 80073b0:	2b00      	cmp	r3, #0
 80073b2:	f040 8095 	bne.w	80074e0 <pvPortMalloc+0x154>
		{
			/* The wanted size is increased so it can contain a BlockLink_t
			structure in addition to the requested amount of bytes. */
			if( xWantedSize > 0 )
 80073b6:	687b      	ldr	r3, [r7, #4]
 80073b8:	2b00      	cmp	r3, #0
 80073ba:	d01e      	beq.n	80073fa <pvPortMalloc+0x6e>
			{
				xWantedSize += xHeapStructSize;
 80073bc:	2208      	movs	r2, #8
 80073be:	687b      	ldr	r3, [r7, #4]
 80073c0:	4413      	add	r3, r2
 80073c2:	607b      	str	r3, [r7, #4]

				/* Ensure that blocks are always aligned to the required number
				of bytes. */
				if( ( xWantedSize & portBYTE_ALIGNMENT_MASK ) != 0x00 )
 80073c4:	687b      	ldr	r3, [r7, #4]
 80073c6:	f003 0307 	and.w	r3, r3, #7
 80073ca:	2b00      	cmp	r3, #0
 80073cc:	d015      	beq.n	80073fa <pvPortMalloc+0x6e>
				{
					/* Byte alignment required. */
					xWantedSize += ( portBYTE_ALIGNMENT - ( xWantedSize & portBYTE_ALIGNMENT_MASK ) );
 80073ce:	687b      	ldr	r3, [r7, #4]
 80073d0:	f023 0307 	bic.w	r3, r3, #7
 80073d4:	3308      	adds	r3, #8
 80073d6:	607b      	str	r3, [r7, #4]
					configASSERT( ( xWantedSize & portBYTE_ALIGNMENT_MASK ) == 0 );
 80073d8:	687b      	ldr	r3, [r7, #4]
 80073da:	f003 0307 	and.w	r3, r3, #7
 80073de:	2b00      	cmp	r3, #0
 80073e0:	d00b      	beq.n	80073fa <pvPortMalloc+0x6e>
	__asm volatile
 80073e2:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80073e6:	f383 8811 	msr	BASEPRI, r3
 80073ea:	f3bf 8f6f 	isb	sy
 80073ee:	f3bf 8f4f 	dsb	sy
 80073f2:	617b      	str	r3, [r7, #20]
}
 80073f4:	bf00      	nop
 80073f6:	bf00      	nop
 80073f8:	e7fd      	b.n	80073f6 <pvPortMalloc+0x6a>
			else
			{
				mtCOVERAGE_TEST_MARKER();
			}

			if( ( xWantedSize > 0 ) && ( xWantedSize <= xFreeBytesRemaining ) )
 80073fa:	687b      	ldr	r3, [r7, #4]
 80073fc:	2b00      	cmp	r3, #0
 80073fe:	d06f      	beq.n	80074e0 <pvPortMalloc+0x154>
 8007400:	4b45      	ldr	r3, [pc, #276]	@ (8007518 <pvPortMalloc+0x18c>)
 8007402:	681b      	ldr	r3, [r3, #0]
 8007404:	687a      	ldr	r2, [r7, #4]
 8007406:	429a      	cmp	r2, r3
 8007408:	d86a      	bhi.n	80074e0 <pvPortMalloc+0x154>
			{
				/* Traverse the list from the start	(lowest address) block until
				one	of adequate size is found. */
				pxPreviousBlock = &xStart;
 800740a:	4b44      	ldr	r3, [pc, #272]	@ (800751c <pvPortMalloc+0x190>)
 800740c:	623b      	str	r3, [r7, #32]
				pxBlock = xStart.pxNextFreeBlock;
 800740e:	4b43      	ldr	r3, [pc, #268]	@ (800751c <pvPortMalloc+0x190>)
 8007410:	681b      	ldr	r3, [r3, #0]
 8007412:	627b      	str	r3, [r7, #36]	@ 0x24
				while( ( pxBlock->xBlockSize < xWantedSize ) && ( pxBlock->pxNextFreeBlock != NULL ) )
 8007414:	e004      	b.n	8007420 <pvPortMalloc+0x94>
				{
					pxPreviousBlock = pxBlock;
 8007416:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8007418:	623b      	str	r3, [r7, #32]
					pxBlock = pxBlock->pxNextFreeBlock;
 800741a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800741c:	681b      	ldr	r3, [r3, #0]
 800741e:	627b      	str	r3, [r7, #36]	@ 0x24
				while( ( pxBlock->xBlockSize < xWantedSize ) && ( pxBlock->pxNextFreeBlock != NULL ) )
 8007420:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8007422:	685b      	ldr	r3, [r3, #4]
 8007424:	687a      	ldr	r2, [r7, #4]
 8007426:	429a      	cmp	r2, r3
 8007428:	d903      	bls.n	8007432 <pvPortMalloc+0xa6>
 800742a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800742c:	681b      	ldr	r3, [r3, #0]
 800742e:	2b00      	cmp	r3, #0
 8007430:	d1f1      	bne.n	8007416 <pvPortMalloc+0x8a>
				}

				/* If the end marker was reached then a block of adequate size
				was	not found. */
				if( pxBlock != pxEnd )
 8007432:	4b37      	ldr	r3, [pc, #220]	@ (8007510 <pvPortMalloc+0x184>)
 8007434:	681b      	ldr	r3, [r3, #0]
 8007436:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8007438:	429a      	cmp	r2, r3
 800743a:	d051      	beq.n	80074e0 <pvPortMalloc+0x154>
				{
					/* Return the memory space pointed to - jumping over the
					BlockLink_t structure at its start. */
					pvReturn = ( void * ) ( ( ( uint8_t * ) pxPreviousBlock->pxNextFreeBlock ) + xHeapStructSize );
 800743c:	6a3b      	ldr	r3, [r7, #32]
 800743e:	681b      	ldr	r3, [r3, #0]
 8007440:	2208      	movs	r2, #8
 8007442:	4413      	add	r3, r2
 8007444:	61fb      	str	r3, [r7, #28]

					/* This block is being returned for use so must be taken out
					of the list of free blocks. */
					pxPreviousBlock->pxNextFreeBlock = pxBlock->pxNextFreeBlock;
 8007446:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8007448:	681a      	ldr	r2, [r3, #0]
 800744a:	6a3b      	ldr	r3, [r7, #32]
 800744c:	601a      	str	r2, [r3, #0]

					/* If the block is larger than required it can be split into
					two. */
					if( ( pxBlock->xBlockSize - xWantedSize ) > heapMINIMUM_BLOCK_SIZE )
 800744e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8007450:	685a      	ldr	r2, [r3, #4]
 8007452:	687b      	ldr	r3, [r7, #4]
 8007454:	1ad2      	subs	r2, r2, r3
 8007456:	2308      	movs	r3, #8
 8007458:	005b      	lsls	r3, r3, #1
 800745a:	429a      	cmp	r2, r3
 800745c:	d920      	bls.n	80074a0 <pvPortMalloc+0x114>
					{
						/* This block is to be split into two.  Create a new
						block following the number of bytes requested. The void
						cast is used to prevent byte alignment warnings from the
						compiler. */
						pxNewBlockLink = ( void * ) ( ( ( uint8_t * ) pxBlock ) + xWantedSize );
 800745e:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8007460:	687b      	ldr	r3, [r7, #4]
 8007462:	4413      	add	r3, r2
 8007464:	61bb      	str	r3, [r7, #24]
						configASSERT( ( ( ( size_t ) pxNewBlockLink ) & portBYTE_ALIGNMENT_MASK ) == 0 );
 8007466:	69bb      	ldr	r3, [r7, #24]
 8007468:	f003 0307 	and.w	r3, r3, #7
 800746c:	2b00      	cmp	r3, #0
 800746e:	d00b      	beq.n	8007488 <pvPortMalloc+0xfc>
	__asm volatile
 8007470:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8007474:	f383 8811 	msr	BASEPRI, r3
 8007478:	f3bf 8f6f 	isb	sy
 800747c:	f3bf 8f4f 	dsb	sy
 8007480:	613b      	str	r3, [r7, #16]
}
 8007482:	bf00      	nop
 8007484:	bf00      	nop
 8007486:	e7fd      	b.n	8007484 <pvPortMalloc+0xf8>

						/* Calculate the sizes of two blocks split from the
						single block. */
						pxNewBlockLink->xBlockSize = pxBlock->xBlockSize - xWantedSize;
 8007488:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800748a:	685a      	ldr	r2, [r3, #4]
 800748c:	687b      	ldr	r3, [r7, #4]
 800748e:	1ad2      	subs	r2, r2, r3
 8007490:	69bb      	ldr	r3, [r7, #24]
 8007492:	605a      	str	r2, [r3, #4]
						pxBlock->xBlockSize = xWantedSize;
 8007494:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8007496:	687a      	ldr	r2, [r7, #4]
 8007498:	605a      	str	r2, [r3, #4]

						/* Insert the new block into the list of free blocks. */
						prvInsertBlockIntoFreeList( pxNewBlockLink );
 800749a:	69b8      	ldr	r0, [r7, #24]
 800749c:	f000 f90a 	bl	80076b4 <prvInsertBlockIntoFreeList>
					else
					{
						mtCOVERAGE_TEST_MARKER();
					}

					xFreeBytesRemaining -= pxBlock->xBlockSize;
 80074a0:	4b1d      	ldr	r3, [pc, #116]	@ (8007518 <pvPortMalloc+0x18c>)
 80074a2:	681a      	ldr	r2, [r3, #0]
 80074a4:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80074a6:	685b      	ldr	r3, [r3, #4]
 80074a8:	1ad3      	subs	r3, r2, r3
 80074aa:	4a1b      	ldr	r2, [pc, #108]	@ (8007518 <pvPortMalloc+0x18c>)
 80074ac:	6013      	str	r3, [r2, #0]

					if( xFreeBytesRemaining < xMinimumEverFreeBytesRemaining )
 80074ae:	4b1a      	ldr	r3, [pc, #104]	@ (8007518 <pvPortMalloc+0x18c>)
 80074b0:	681a      	ldr	r2, [r3, #0]
 80074b2:	4b1b      	ldr	r3, [pc, #108]	@ (8007520 <pvPortMalloc+0x194>)
 80074b4:	681b      	ldr	r3, [r3, #0]
 80074b6:	429a      	cmp	r2, r3
 80074b8:	d203      	bcs.n	80074c2 <pvPortMalloc+0x136>
					{
						xMinimumEverFreeBytesRemaining = xFreeBytesRemaining;
 80074ba:	4b17      	ldr	r3, [pc, #92]	@ (8007518 <pvPortMalloc+0x18c>)
 80074bc:	681b      	ldr	r3, [r3, #0]
 80074be:	4a18      	ldr	r2, [pc, #96]	@ (8007520 <pvPortMalloc+0x194>)
 80074c0:	6013      	str	r3, [r2, #0]
						mtCOVERAGE_TEST_MARKER();
					}

					/* The block is being returned - it is allocated and owned
					by the application and has no "next" block. */
					pxBlock->xBlockSize |= xBlockAllocatedBit;
 80074c2:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80074c4:	685a      	ldr	r2, [r3, #4]
 80074c6:	4b13      	ldr	r3, [pc, #76]	@ (8007514 <pvPortMalloc+0x188>)
 80074c8:	681b      	ldr	r3, [r3, #0]
 80074ca:	431a      	orrs	r2, r3
 80074cc:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80074ce:	605a      	str	r2, [r3, #4]
					pxBlock->pxNextFreeBlock = NULL;
 80074d0:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80074d2:	2200      	movs	r2, #0
 80074d4:	601a      	str	r2, [r3, #0]
					xNumberOfSuccessfulAllocations++;
 80074d6:	4b13      	ldr	r3, [pc, #76]	@ (8007524 <pvPortMalloc+0x198>)
 80074d8:	681b      	ldr	r3, [r3, #0]
 80074da:	3301      	adds	r3, #1
 80074dc:	4a11      	ldr	r2, [pc, #68]	@ (8007524 <pvPortMalloc+0x198>)
 80074de:	6013      	str	r3, [r2, #0]
			mtCOVERAGE_TEST_MARKER();
		}

		traceMALLOC( pvReturn, xWantedSize );
	}
	( void ) xTaskResumeAll();
 80074e0:	f7fe fce0 	bl	8005ea4 <xTaskResumeAll>
			mtCOVERAGE_TEST_MARKER();
		}
	}
	#endif

	configASSERT( ( ( ( size_t ) pvReturn ) & ( size_t ) portBYTE_ALIGNMENT_MASK ) == 0 );
 80074e4:	69fb      	ldr	r3, [r7, #28]
 80074e6:	f003 0307 	and.w	r3, r3, #7
 80074ea:	2b00      	cmp	r3, #0
 80074ec:	d00b      	beq.n	8007506 <pvPortMalloc+0x17a>
	__asm volatile
 80074ee:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80074f2:	f383 8811 	msr	BASEPRI, r3
 80074f6:	f3bf 8f6f 	isb	sy
 80074fa:	f3bf 8f4f 	dsb	sy
 80074fe:	60fb      	str	r3, [r7, #12]
}
 8007500:	bf00      	nop
 8007502:	bf00      	nop
 8007504:	e7fd      	b.n	8007502 <pvPortMalloc+0x176>
	return pvReturn;
 8007506:	69fb      	ldr	r3, [r7, #28]
}
 8007508:	4618      	mov	r0, r3
 800750a:	3728      	adds	r7, #40	@ 0x28
 800750c:	46bd      	mov	sp, r7
 800750e:	bd80      	pop	{r7, pc}
 8007510:	20001c2c 	.word	0x20001c2c
 8007514:	20001c40 	.word	0x20001c40
 8007518:	20001c30 	.word	0x20001c30
 800751c:	20001c24 	.word	0x20001c24
 8007520:	20001c34 	.word	0x20001c34
 8007524:	20001c38 	.word	0x20001c38

08007528 <vPortFree>:
/*-----------------------------------------------------------*/

void vPortFree( void *pv )
{
 8007528:	b580      	push	{r7, lr}
 800752a:	b086      	sub	sp, #24
 800752c:	af00      	add	r7, sp, #0
 800752e:	6078      	str	r0, [r7, #4]
uint8_t *puc = ( uint8_t * ) pv;
 8007530:	687b      	ldr	r3, [r7, #4]
 8007532:	617b      	str	r3, [r7, #20]
BlockLink_t *pxLink;

	if( pv != NULL )
 8007534:	687b      	ldr	r3, [r7, #4]
 8007536:	2b00      	cmp	r3, #0
 8007538:	d04f      	beq.n	80075da <vPortFree+0xb2>
	{
		/* The memory being freed will have an BlockLink_t structure immediately
		before it. */
		puc -= xHeapStructSize;
 800753a:	2308      	movs	r3, #8
 800753c:	425b      	negs	r3, r3
 800753e:	697a      	ldr	r2, [r7, #20]
 8007540:	4413      	add	r3, r2
 8007542:	617b      	str	r3, [r7, #20]

		/* This casting is to keep the compiler from issuing warnings. */
		pxLink = ( void * ) puc;
 8007544:	697b      	ldr	r3, [r7, #20]
 8007546:	613b      	str	r3, [r7, #16]

		/* Check the block is actually allocated. */
		configASSERT( ( pxLink->xBlockSize & xBlockAllocatedBit ) != 0 );
 8007548:	693b      	ldr	r3, [r7, #16]
 800754a:	685a      	ldr	r2, [r3, #4]
 800754c:	4b25      	ldr	r3, [pc, #148]	@ (80075e4 <vPortFree+0xbc>)
 800754e:	681b      	ldr	r3, [r3, #0]
 8007550:	4013      	ands	r3, r2
 8007552:	2b00      	cmp	r3, #0
 8007554:	d10b      	bne.n	800756e <vPortFree+0x46>
	__asm volatile
 8007556:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800755a:	f383 8811 	msr	BASEPRI, r3
 800755e:	f3bf 8f6f 	isb	sy
 8007562:	f3bf 8f4f 	dsb	sy
 8007566:	60fb      	str	r3, [r7, #12]
}
 8007568:	bf00      	nop
 800756a:	bf00      	nop
 800756c:	e7fd      	b.n	800756a <vPortFree+0x42>
		configASSERT( pxLink->pxNextFreeBlock == NULL );
 800756e:	693b      	ldr	r3, [r7, #16]
 8007570:	681b      	ldr	r3, [r3, #0]
 8007572:	2b00      	cmp	r3, #0
 8007574:	d00b      	beq.n	800758e <vPortFree+0x66>
	__asm volatile
 8007576:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800757a:	f383 8811 	msr	BASEPRI, r3
 800757e:	f3bf 8f6f 	isb	sy
 8007582:	f3bf 8f4f 	dsb	sy
 8007586:	60bb      	str	r3, [r7, #8]
}
 8007588:	bf00      	nop
 800758a:	bf00      	nop
 800758c:	e7fd      	b.n	800758a <vPortFree+0x62>

		if( ( pxLink->xBlockSize & xBlockAllocatedBit ) != 0 )
 800758e:	693b      	ldr	r3, [r7, #16]
 8007590:	685a      	ldr	r2, [r3, #4]
 8007592:	4b14      	ldr	r3, [pc, #80]	@ (80075e4 <vPortFree+0xbc>)
 8007594:	681b      	ldr	r3, [r3, #0]
 8007596:	4013      	ands	r3, r2
 8007598:	2b00      	cmp	r3, #0
 800759a:	d01e      	beq.n	80075da <vPortFree+0xb2>
		{
			if( pxLink->pxNextFreeBlock == NULL )
 800759c:	693b      	ldr	r3, [r7, #16]
 800759e:	681b      	ldr	r3, [r3, #0]
 80075a0:	2b00      	cmp	r3, #0
 80075a2:	d11a      	bne.n	80075da <vPortFree+0xb2>
			{
				/* The block is being returned to the heap - it is no longer
				allocated. */
				pxLink->xBlockSize &= ~xBlockAllocatedBit;
 80075a4:	693b      	ldr	r3, [r7, #16]
 80075a6:	685a      	ldr	r2, [r3, #4]
 80075a8:	4b0e      	ldr	r3, [pc, #56]	@ (80075e4 <vPortFree+0xbc>)
 80075aa:	681b      	ldr	r3, [r3, #0]
 80075ac:	43db      	mvns	r3, r3
 80075ae:	401a      	ands	r2, r3
 80075b0:	693b      	ldr	r3, [r7, #16]
 80075b2:	605a      	str	r2, [r3, #4]

				vTaskSuspendAll();
 80075b4:	f7fe fc68 	bl	8005e88 <vTaskSuspendAll>
				{
					/* Add this block to the list of free blocks. */
					xFreeBytesRemaining += pxLink->xBlockSize;
 80075b8:	693b      	ldr	r3, [r7, #16]
 80075ba:	685a      	ldr	r2, [r3, #4]
 80075bc:	4b0a      	ldr	r3, [pc, #40]	@ (80075e8 <vPortFree+0xc0>)
 80075be:	681b      	ldr	r3, [r3, #0]
 80075c0:	4413      	add	r3, r2
 80075c2:	4a09      	ldr	r2, [pc, #36]	@ (80075e8 <vPortFree+0xc0>)
 80075c4:	6013      	str	r3, [r2, #0]
					traceFREE( pv, pxLink->xBlockSize );
					prvInsertBlockIntoFreeList( ( ( BlockLink_t * ) pxLink ) );
 80075c6:	6938      	ldr	r0, [r7, #16]
 80075c8:	f000 f874 	bl	80076b4 <prvInsertBlockIntoFreeList>
					xNumberOfSuccessfulFrees++;
 80075cc:	4b07      	ldr	r3, [pc, #28]	@ (80075ec <vPortFree+0xc4>)
 80075ce:	681b      	ldr	r3, [r3, #0]
 80075d0:	3301      	adds	r3, #1
 80075d2:	4a06      	ldr	r2, [pc, #24]	@ (80075ec <vPortFree+0xc4>)
 80075d4:	6013      	str	r3, [r2, #0]
				}
				( void ) xTaskResumeAll();
 80075d6:	f7fe fc65 	bl	8005ea4 <xTaskResumeAll>
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}
}
 80075da:	bf00      	nop
 80075dc:	3718      	adds	r7, #24
 80075de:	46bd      	mov	sp, r7
 80075e0:	bd80      	pop	{r7, pc}
 80075e2:	bf00      	nop
 80075e4:	20001c40 	.word	0x20001c40
 80075e8:	20001c30 	.word	0x20001c30
 80075ec:	20001c3c 	.word	0x20001c3c

080075f0 <prvHeapInit>:
	/* This just exists to keep the linker quiet. */
}
/*-----------------------------------------------------------*/

static void prvHeapInit( void )
{
 80075f0:	b480      	push	{r7}
 80075f2:	b085      	sub	sp, #20
 80075f4:	af00      	add	r7, sp, #0
BlockLink_t *pxFirstFreeBlock;
uint8_t *pucAlignedHeap;
size_t uxAddress;
size_t xTotalHeapSize = configTOTAL_HEAP_SIZE;
 80075f6:	f44f 6340 	mov.w	r3, #3072	@ 0xc00
 80075fa:	60bb      	str	r3, [r7, #8]

	/* Ensure the heap starts on a correctly aligned boundary. */
	uxAddress = ( size_t ) ucHeap;
 80075fc:	4b27      	ldr	r3, [pc, #156]	@ (800769c <prvHeapInit+0xac>)
 80075fe:	60fb      	str	r3, [r7, #12]

	if( ( uxAddress & portBYTE_ALIGNMENT_MASK ) != 0 )
 8007600:	68fb      	ldr	r3, [r7, #12]
 8007602:	f003 0307 	and.w	r3, r3, #7
 8007606:	2b00      	cmp	r3, #0
 8007608:	d00c      	beq.n	8007624 <prvHeapInit+0x34>
	{
		uxAddress += ( portBYTE_ALIGNMENT - 1 );
 800760a:	68fb      	ldr	r3, [r7, #12]
 800760c:	3307      	adds	r3, #7
 800760e:	60fb      	str	r3, [r7, #12]
		uxAddress &= ~( ( size_t ) portBYTE_ALIGNMENT_MASK );
 8007610:	68fb      	ldr	r3, [r7, #12]
 8007612:	f023 0307 	bic.w	r3, r3, #7
 8007616:	60fb      	str	r3, [r7, #12]
		xTotalHeapSize -= uxAddress - ( size_t ) ucHeap;
 8007618:	68ba      	ldr	r2, [r7, #8]
 800761a:	68fb      	ldr	r3, [r7, #12]
 800761c:	1ad3      	subs	r3, r2, r3
 800761e:	4a1f      	ldr	r2, [pc, #124]	@ (800769c <prvHeapInit+0xac>)
 8007620:	4413      	add	r3, r2
 8007622:	60bb      	str	r3, [r7, #8]
	}

	pucAlignedHeap = ( uint8_t * ) uxAddress;
 8007624:	68fb      	ldr	r3, [r7, #12]
 8007626:	607b      	str	r3, [r7, #4]

	/* xStart is used to hold a pointer to the first item in the list of free
	blocks.  The void cast is used to prevent compiler warnings. */
	xStart.pxNextFreeBlock = ( void * ) pucAlignedHeap;
 8007628:	4a1d      	ldr	r2, [pc, #116]	@ (80076a0 <prvHeapInit+0xb0>)
 800762a:	687b      	ldr	r3, [r7, #4]
 800762c:	6013      	str	r3, [r2, #0]
	xStart.xBlockSize = ( size_t ) 0;
 800762e:	4b1c      	ldr	r3, [pc, #112]	@ (80076a0 <prvHeapInit+0xb0>)
 8007630:	2200      	movs	r2, #0
 8007632:	605a      	str	r2, [r3, #4]

	/* pxEnd is used to mark the end of the list of free blocks and is inserted
	at the end of the heap space. */
	uxAddress = ( ( size_t ) pucAlignedHeap ) + xTotalHeapSize;
 8007634:	687b      	ldr	r3, [r7, #4]
 8007636:	68ba      	ldr	r2, [r7, #8]
 8007638:	4413      	add	r3, r2
 800763a:	60fb      	str	r3, [r7, #12]
	uxAddress -= xHeapStructSize;
 800763c:	2208      	movs	r2, #8
 800763e:	68fb      	ldr	r3, [r7, #12]
 8007640:	1a9b      	subs	r3, r3, r2
 8007642:	60fb      	str	r3, [r7, #12]
	uxAddress &= ~( ( size_t ) portBYTE_ALIGNMENT_MASK );
 8007644:	68fb      	ldr	r3, [r7, #12]
 8007646:	f023 0307 	bic.w	r3, r3, #7
 800764a:	60fb      	str	r3, [r7, #12]
	pxEnd = ( void * ) uxAddress;
 800764c:	68fb      	ldr	r3, [r7, #12]
 800764e:	4a15      	ldr	r2, [pc, #84]	@ (80076a4 <prvHeapInit+0xb4>)
 8007650:	6013      	str	r3, [r2, #0]
	pxEnd->xBlockSize = 0;
 8007652:	4b14      	ldr	r3, [pc, #80]	@ (80076a4 <prvHeapInit+0xb4>)
 8007654:	681b      	ldr	r3, [r3, #0]
 8007656:	2200      	movs	r2, #0
 8007658:	605a      	str	r2, [r3, #4]
	pxEnd->pxNextFreeBlock = NULL;
 800765a:	4b12      	ldr	r3, [pc, #72]	@ (80076a4 <prvHeapInit+0xb4>)
 800765c:	681b      	ldr	r3, [r3, #0]
 800765e:	2200      	movs	r2, #0
 8007660:	601a      	str	r2, [r3, #0]

	/* To start with there is a single free block that is sized to take up the
	entire heap space, minus the space taken by pxEnd. */
	pxFirstFreeBlock = ( void * ) pucAlignedHeap;
 8007662:	687b      	ldr	r3, [r7, #4]
 8007664:	603b      	str	r3, [r7, #0]
	pxFirstFreeBlock->xBlockSize = uxAddress - ( size_t ) pxFirstFreeBlock;
 8007666:	683b      	ldr	r3, [r7, #0]
 8007668:	68fa      	ldr	r2, [r7, #12]
 800766a:	1ad2      	subs	r2, r2, r3
 800766c:	683b      	ldr	r3, [r7, #0]
 800766e:	605a      	str	r2, [r3, #4]
	pxFirstFreeBlock->pxNextFreeBlock = pxEnd;
 8007670:	4b0c      	ldr	r3, [pc, #48]	@ (80076a4 <prvHeapInit+0xb4>)
 8007672:	681a      	ldr	r2, [r3, #0]
 8007674:	683b      	ldr	r3, [r7, #0]
 8007676:	601a      	str	r2, [r3, #0]

	/* Only one block exists - and it covers the entire usable heap space. */
	xMinimumEverFreeBytesRemaining = pxFirstFreeBlock->xBlockSize;
 8007678:	683b      	ldr	r3, [r7, #0]
 800767a:	685b      	ldr	r3, [r3, #4]
 800767c:	4a0a      	ldr	r2, [pc, #40]	@ (80076a8 <prvHeapInit+0xb8>)
 800767e:	6013      	str	r3, [r2, #0]
	xFreeBytesRemaining = pxFirstFreeBlock->xBlockSize;
 8007680:	683b      	ldr	r3, [r7, #0]
 8007682:	685b      	ldr	r3, [r3, #4]
 8007684:	4a09      	ldr	r2, [pc, #36]	@ (80076ac <prvHeapInit+0xbc>)
 8007686:	6013      	str	r3, [r2, #0]

	/* Work out the position of the top bit in a size_t variable. */
	xBlockAllocatedBit = ( ( size_t ) 1 ) << ( ( sizeof( size_t ) * heapBITS_PER_BYTE ) - 1 );
 8007688:	4b09      	ldr	r3, [pc, #36]	@ (80076b0 <prvHeapInit+0xc0>)
 800768a:	f04f 4200 	mov.w	r2, #2147483648	@ 0x80000000
 800768e:	601a      	str	r2, [r3, #0]
}
 8007690:	bf00      	nop
 8007692:	3714      	adds	r7, #20
 8007694:	46bd      	mov	sp, r7
 8007696:	f85d 7b04 	ldr.w	r7, [sp], #4
 800769a:	4770      	bx	lr
 800769c:	20001024 	.word	0x20001024
 80076a0:	20001c24 	.word	0x20001c24
 80076a4:	20001c2c 	.word	0x20001c2c
 80076a8:	20001c34 	.word	0x20001c34
 80076ac:	20001c30 	.word	0x20001c30
 80076b0:	20001c40 	.word	0x20001c40

080076b4 <prvInsertBlockIntoFreeList>:
/*-----------------------------------------------------------*/

static void prvInsertBlockIntoFreeList( BlockLink_t *pxBlockToInsert )
{
 80076b4:	b480      	push	{r7}
 80076b6:	b085      	sub	sp, #20
 80076b8:	af00      	add	r7, sp, #0
 80076ba:	6078      	str	r0, [r7, #4]
BlockLink_t *pxIterator;
uint8_t *puc;

	/* Iterate through the list until a block is found that has a higher address
	than the block being inserted. */
	for( pxIterator = &xStart; pxIterator->pxNextFreeBlock < pxBlockToInsert; pxIterator = pxIterator->pxNextFreeBlock )
 80076bc:	4b28      	ldr	r3, [pc, #160]	@ (8007760 <prvInsertBlockIntoFreeList+0xac>)
 80076be:	60fb      	str	r3, [r7, #12]
 80076c0:	e002      	b.n	80076c8 <prvInsertBlockIntoFreeList+0x14>
 80076c2:	68fb      	ldr	r3, [r7, #12]
 80076c4:	681b      	ldr	r3, [r3, #0]
 80076c6:	60fb      	str	r3, [r7, #12]
 80076c8:	68fb      	ldr	r3, [r7, #12]
 80076ca:	681b      	ldr	r3, [r3, #0]
 80076cc:	687a      	ldr	r2, [r7, #4]
 80076ce:	429a      	cmp	r2, r3
 80076d0:	d8f7      	bhi.n	80076c2 <prvInsertBlockIntoFreeList+0xe>
		/* Nothing to do here, just iterate to the right position. */
	}

	/* Do the block being inserted, and the block it is being inserted after
	make a contiguous block of memory? */
	puc = ( uint8_t * ) pxIterator;
 80076d2:	68fb      	ldr	r3, [r7, #12]
 80076d4:	60bb      	str	r3, [r7, #8]
	if( ( puc + pxIterator->xBlockSize ) == ( uint8_t * ) pxBlockToInsert )
 80076d6:	68fb      	ldr	r3, [r7, #12]
 80076d8:	685b      	ldr	r3, [r3, #4]
 80076da:	68ba      	ldr	r2, [r7, #8]
 80076dc:	4413      	add	r3, r2
 80076de:	687a      	ldr	r2, [r7, #4]
 80076e0:	429a      	cmp	r2, r3
 80076e2:	d108      	bne.n	80076f6 <prvInsertBlockIntoFreeList+0x42>
	{
		pxIterator->xBlockSize += pxBlockToInsert->xBlockSize;
 80076e4:	68fb      	ldr	r3, [r7, #12]
 80076e6:	685a      	ldr	r2, [r3, #4]
 80076e8:	687b      	ldr	r3, [r7, #4]
 80076ea:	685b      	ldr	r3, [r3, #4]
 80076ec:	441a      	add	r2, r3
 80076ee:	68fb      	ldr	r3, [r7, #12]
 80076f0:	605a      	str	r2, [r3, #4]
		pxBlockToInsert = pxIterator;
 80076f2:	68fb      	ldr	r3, [r7, #12]
 80076f4:	607b      	str	r3, [r7, #4]
		mtCOVERAGE_TEST_MARKER();
	}

	/* Do the block being inserted, and the block it is being inserted before
	make a contiguous block of memory? */
	puc = ( uint8_t * ) pxBlockToInsert;
 80076f6:	687b      	ldr	r3, [r7, #4]
 80076f8:	60bb      	str	r3, [r7, #8]
	if( ( puc + pxBlockToInsert->xBlockSize ) == ( uint8_t * ) pxIterator->pxNextFreeBlock )
 80076fa:	687b      	ldr	r3, [r7, #4]
 80076fc:	685b      	ldr	r3, [r3, #4]
 80076fe:	68ba      	ldr	r2, [r7, #8]
 8007700:	441a      	add	r2, r3
 8007702:	68fb      	ldr	r3, [r7, #12]
 8007704:	681b      	ldr	r3, [r3, #0]
 8007706:	429a      	cmp	r2, r3
 8007708:	d118      	bne.n	800773c <prvInsertBlockIntoFreeList+0x88>
	{
		if( pxIterator->pxNextFreeBlock != pxEnd )
 800770a:	68fb      	ldr	r3, [r7, #12]
 800770c:	681a      	ldr	r2, [r3, #0]
 800770e:	4b15      	ldr	r3, [pc, #84]	@ (8007764 <prvInsertBlockIntoFreeList+0xb0>)
 8007710:	681b      	ldr	r3, [r3, #0]
 8007712:	429a      	cmp	r2, r3
 8007714:	d00d      	beq.n	8007732 <prvInsertBlockIntoFreeList+0x7e>
		{
			/* Form one big block from the two blocks. */
			pxBlockToInsert->xBlockSize += pxIterator->pxNextFreeBlock->xBlockSize;
 8007716:	687b      	ldr	r3, [r7, #4]
 8007718:	685a      	ldr	r2, [r3, #4]
 800771a:	68fb      	ldr	r3, [r7, #12]
 800771c:	681b      	ldr	r3, [r3, #0]
 800771e:	685b      	ldr	r3, [r3, #4]
 8007720:	441a      	add	r2, r3
 8007722:	687b      	ldr	r3, [r7, #4]
 8007724:	605a      	str	r2, [r3, #4]
			pxBlockToInsert->pxNextFreeBlock = pxIterator->pxNextFreeBlock->pxNextFreeBlock;
 8007726:	68fb      	ldr	r3, [r7, #12]
 8007728:	681b      	ldr	r3, [r3, #0]
 800772a:	681a      	ldr	r2, [r3, #0]
 800772c:	687b      	ldr	r3, [r7, #4]
 800772e:	601a      	str	r2, [r3, #0]
 8007730:	e008      	b.n	8007744 <prvInsertBlockIntoFreeList+0x90>
		}
		else
		{
			pxBlockToInsert->pxNextFreeBlock = pxEnd;
 8007732:	4b0c      	ldr	r3, [pc, #48]	@ (8007764 <prvInsertBlockIntoFreeList+0xb0>)
 8007734:	681a      	ldr	r2, [r3, #0]
 8007736:	687b      	ldr	r3, [r7, #4]
 8007738:	601a      	str	r2, [r3, #0]
 800773a:	e003      	b.n	8007744 <prvInsertBlockIntoFreeList+0x90>
		}
	}
	else
	{
		pxBlockToInsert->pxNextFreeBlock = pxIterator->pxNextFreeBlock;
 800773c:	68fb      	ldr	r3, [r7, #12]
 800773e:	681a      	ldr	r2, [r3, #0]
 8007740:	687b      	ldr	r3, [r7, #4]
 8007742:	601a      	str	r2, [r3, #0]

	/* If the block being inserted plugged a gab, so was merged with the block
	before and the block after, then it's pxNextFreeBlock pointer will have
	already been set, and should not be set here as that would make it point
	to itself. */
	if( pxIterator != pxBlockToInsert )
 8007744:	68fa      	ldr	r2, [r7, #12]
 8007746:	687b      	ldr	r3, [r7, #4]
 8007748:	429a      	cmp	r2, r3
 800774a:	d002      	beq.n	8007752 <prvInsertBlockIntoFreeList+0x9e>
	{
		pxIterator->pxNextFreeBlock = pxBlockToInsert;
 800774c:	68fb      	ldr	r3, [r7, #12]
 800774e:	687a      	ldr	r2, [r7, #4]
 8007750:	601a      	str	r2, [r3, #0]
	}
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}
}
 8007752:	bf00      	nop
 8007754:	3714      	adds	r7, #20
 8007756:	46bd      	mov	sp, r7
 8007758:	f85d 7b04 	ldr.w	r7, [sp], #4
 800775c:	4770      	bx	lr
 800775e:	bf00      	nop
 8007760:	20001c24 	.word	0x20001c24
 8007764:	20001c2c 	.word	0x20001c2c

08007768 <std>:
 8007768:	2300      	movs	r3, #0
 800776a:	b510      	push	{r4, lr}
 800776c:	4604      	mov	r4, r0
 800776e:	e9c0 3300 	strd	r3, r3, [r0]
 8007772:	e9c0 3304 	strd	r3, r3, [r0, #16]
 8007776:	6083      	str	r3, [r0, #8]
 8007778:	8181      	strh	r1, [r0, #12]
 800777a:	6643      	str	r3, [r0, #100]	@ 0x64
 800777c:	81c2      	strh	r2, [r0, #14]
 800777e:	6183      	str	r3, [r0, #24]
 8007780:	4619      	mov	r1, r3
 8007782:	2208      	movs	r2, #8
 8007784:	305c      	adds	r0, #92	@ 0x5c
 8007786:	f000 fa01 	bl	8007b8c <memset>
 800778a:	4b0d      	ldr	r3, [pc, #52]	@ (80077c0 <std+0x58>)
 800778c:	6263      	str	r3, [r4, #36]	@ 0x24
 800778e:	4b0d      	ldr	r3, [pc, #52]	@ (80077c4 <std+0x5c>)
 8007790:	62a3      	str	r3, [r4, #40]	@ 0x28
 8007792:	4b0d      	ldr	r3, [pc, #52]	@ (80077c8 <std+0x60>)
 8007794:	62e3      	str	r3, [r4, #44]	@ 0x2c
 8007796:	4b0d      	ldr	r3, [pc, #52]	@ (80077cc <std+0x64>)
 8007798:	6323      	str	r3, [r4, #48]	@ 0x30
 800779a:	4b0d      	ldr	r3, [pc, #52]	@ (80077d0 <std+0x68>)
 800779c:	6224      	str	r4, [r4, #32]
 800779e:	429c      	cmp	r4, r3
 80077a0:	d006      	beq.n	80077b0 <std+0x48>
 80077a2:	f103 0268 	add.w	r2, r3, #104	@ 0x68
 80077a6:	4294      	cmp	r4, r2
 80077a8:	d002      	beq.n	80077b0 <std+0x48>
 80077aa:	33d0      	adds	r3, #208	@ 0xd0
 80077ac:	429c      	cmp	r4, r3
 80077ae:	d105      	bne.n	80077bc <std+0x54>
 80077b0:	f104 0058 	add.w	r0, r4, #88	@ 0x58
 80077b4:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 80077b8:	f000 babe 	b.w	8007d38 <__retarget_lock_init_recursive>
 80077bc:	bd10      	pop	{r4, pc}
 80077be:	bf00      	nop
 80077c0:	080079dd 	.word	0x080079dd
 80077c4:	080079ff 	.word	0x080079ff
 80077c8:	08007a37 	.word	0x08007a37
 80077cc:	08007a5b 	.word	0x08007a5b
 80077d0:	20001c44 	.word	0x20001c44

080077d4 <stdio_exit_handler>:
 80077d4:	4a02      	ldr	r2, [pc, #8]	@ (80077e0 <stdio_exit_handler+0xc>)
 80077d6:	4903      	ldr	r1, [pc, #12]	@ (80077e4 <stdio_exit_handler+0x10>)
 80077d8:	4803      	ldr	r0, [pc, #12]	@ (80077e8 <stdio_exit_handler+0x14>)
 80077da:	f000 b869 	b.w	80078b0 <_fwalk_sglue>
 80077de:	bf00      	nop
 80077e0:	20000024 	.word	0x20000024
 80077e4:	080085f1 	.word	0x080085f1
 80077e8:	20000034 	.word	0x20000034

080077ec <cleanup_stdio>:
 80077ec:	6841      	ldr	r1, [r0, #4]
 80077ee:	4b0c      	ldr	r3, [pc, #48]	@ (8007820 <cleanup_stdio+0x34>)
 80077f0:	4299      	cmp	r1, r3
 80077f2:	b510      	push	{r4, lr}
 80077f4:	4604      	mov	r4, r0
 80077f6:	d001      	beq.n	80077fc <cleanup_stdio+0x10>
 80077f8:	f000 fefa 	bl	80085f0 <_fflush_r>
 80077fc:	68a1      	ldr	r1, [r4, #8]
 80077fe:	4b09      	ldr	r3, [pc, #36]	@ (8007824 <cleanup_stdio+0x38>)
 8007800:	4299      	cmp	r1, r3
 8007802:	d002      	beq.n	800780a <cleanup_stdio+0x1e>
 8007804:	4620      	mov	r0, r4
 8007806:	f000 fef3 	bl	80085f0 <_fflush_r>
 800780a:	68e1      	ldr	r1, [r4, #12]
 800780c:	4b06      	ldr	r3, [pc, #24]	@ (8007828 <cleanup_stdio+0x3c>)
 800780e:	4299      	cmp	r1, r3
 8007810:	d004      	beq.n	800781c <cleanup_stdio+0x30>
 8007812:	4620      	mov	r0, r4
 8007814:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 8007818:	f000 beea 	b.w	80085f0 <_fflush_r>
 800781c:	bd10      	pop	{r4, pc}
 800781e:	bf00      	nop
 8007820:	20001c44 	.word	0x20001c44
 8007824:	20001cac 	.word	0x20001cac
 8007828:	20001d14 	.word	0x20001d14

0800782c <global_stdio_init.part.0>:
 800782c:	b510      	push	{r4, lr}
 800782e:	4b0b      	ldr	r3, [pc, #44]	@ (800785c <global_stdio_init.part.0+0x30>)
 8007830:	4c0b      	ldr	r4, [pc, #44]	@ (8007860 <global_stdio_init.part.0+0x34>)
 8007832:	4a0c      	ldr	r2, [pc, #48]	@ (8007864 <global_stdio_init.part.0+0x38>)
 8007834:	601a      	str	r2, [r3, #0]
 8007836:	4620      	mov	r0, r4
 8007838:	2200      	movs	r2, #0
 800783a:	2104      	movs	r1, #4
 800783c:	f7ff ff94 	bl	8007768 <std>
 8007840:	f104 0068 	add.w	r0, r4, #104	@ 0x68
 8007844:	2201      	movs	r2, #1
 8007846:	2109      	movs	r1, #9
 8007848:	f7ff ff8e 	bl	8007768 <std>
 800784c:	f104 00d0 	add.w	r0, r4, #208	@ 0xd0
 8007850:	2202      	movs	r2, #2
 8007852:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 8007856:	2112      	movs	r1, #18
 8007858:	f7ff bf86 	b.w	8007768 <std>
 800785c:	20001d7c 	.word	0x20001d7c
 8007860:	20001c44 	.word	0x20001c44
 8007864:	080077d5 	.word	0x080077d5

08007868 <__sfp_lock_acquire>:
 8007868:	4801      	ldr	r0, [pc, #4]	@ (8007870 <__sfp_lock_acquire+0x8>)
 800786a:	f000 ba66 	b.w	8007d3a <__retarget_lock_acquire_recursive>
 800786e:	bf00      	nop
 8007870:	20001d85 	.word	0x20001d85

08007874 <__sfp_lock_release>:
 8007874:	4801      	ldr	r0, [pc, #4]	@ (800787c <__sfp_lock_release+0x8>)
 8007876:	f000 ba61 	b.w	8007d3c <__retarget_lock_release_recursive>
 800787a:	bf00      	nop
 800787c:	20001d85 	.word	0x20001d85

08007880 <__sinit>:
 8007880:	b510      	push	{r4, lr}
 8007882:	4604      	mov	r4, r0
 8007884:	f7ff fff0 	bl	8007868 <__sfp_lock_acquire>
 8007888:	6a23      	ldr	r3, [r4, #32]
 800788a:	b11b      	cbz	r3, 8007894 <__sinit+0x14>
 800788c:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 8007890:	f7ff bff0 	b.w	8007874 <__sfp_lock_release>
 8007894:	4b04      	ldr	r3, [pc, #16]	@ (80078a8 <__sinit+0x28>)
 8007896:	6223      	str	r3, [r4, #32]
 8007898:	4b04      	ldr	r3, [pc, #16]	@ (80078ac <__sinit+0x2c>)
 800789a:	681b      	ldr	r3, [r3, #0]
 800789c:	2b00      	cmp	r3, #0
 800789e:	d1f5      	bne.n	800788c <__sinit+0xc>
 80078a0:	f7ff ffc4 	bl	800782c <global_stdio_init.part.0>
 80078a4:	e7f2      	b.n	800788c <__sinit+0xc>
 80078a6:	bf00      	nop
 80078a8:	080077ed 	.word	0x080077ed
 80078ac:	20001d7c 	.word	0x20001d7c

080078b0 <_fwalk_sglue>:
 80078b0:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 80078b4:	4607      	mov	r7, r0
 80078b6:	4688      	mov	r8, r1
 80078b8:	4614      	mov	r4, r2
 80078ba:	2600      	movs	r6, #0
 80078bc:	e9d4 9501 	ldrd	r9, r5, [r4, #4]
 80078c0:	f1b9 0901 	subs.w	r9, r9, #1
 80078c4:	d505      	bpl.n	80078d2 <_fwalk_sglue+0x22>
 80078c6:	6824      	ldr	r4, [r4, #0]
 80078c8:	2c00      	cmp	r4, #0
 80078ca:	d1f7      	bne.n	80078bc <_fwalk_sglue+0xc>
 80078cc:	4630      	mov	r0, r6
 80078ce:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 80078d2:	89ab      	ldrh	r3, [r5, #12]
 80078d4:	2b01      	cmp	r3, #1
 80078d6:	d907      	bls.n	80078e8 <_fwalk_sglue+0x38>
 80078d8:	f9b5 300e 	ldrsh.w	r3, [r5, #14]
 80078dc:	3301      	adds	r3, #1
 80078de:	d003      	beq.n	80078e8 <_fwalk_sglue+0x38>
 80078e0:	4629      	mov	r1, r5
 80078e2:	4638      	mov	r0, r7
 80078e4:	47c0      	blx	r8
 80078e6:	4306      	orrs	r6, r0
 80078e8:	3568      	adds	r5, #104	@ 0x68
 80078ea:	e7e9      	b.n	80078c0 <_fwalk_sglue+0x10>

080078ec <iprintf>:
 80078ec:	b40f      	push	{r0, r1, r2, r3}
 80078ee:	b507      	push	{r0, r1, r2, lr}
 80078f0:	4906      	ldr	r1, [pc, #24]	@ (800790c <iprintf+0x20>)
 80078f2:	ab04      	add	r3, sp, #16
 80078f4:	6808      	ldr	r0, [r1, #0]
 80078f6:	f853 2b04 	ldr.w	r2, [r3], #4
 80078fa:	6881      	ldr	r1, [r0, #8]
 80078fc:	9301      	str	r3, [sp, #4]
 80078fe:	f000 fb4f 	bl	8007fa0 <_vfiprintf_r>
 8007902:	b003      	add	sp, #12
 8007904:	f85d eb04 	ldr.w	lr, [sp], #4
 8007908:	b004      	add	sp, #16
 800790a:	4770      	bx	lr
 800790c:	20000030 	.word	0x20000030

08007910 <putchar>:
 8007910:	4b02      	ldr	r3, [pc, #8]	@ (800791c <putchar+0xc>)
 8007912:	4601      	mov	r1, r0
 8007914:	6818      	ldr	r0, [r3, #0]
 8007916:	6882      	ldr	r2, [r0, #8]
 8007918:	f000 bef4 	b.w	8008704 <_putc_r>
 800791c:	20000030 	.word	0x20000030

08007920 <_puts_r>:
 8007920:	6a03      	ldr	r3, [r0, #32]
 8007922:	b570      	push	{r4, r5, r6, lr}
 8007924:	6884      	ldr	r4, [r0, #8]
 8007926:	4605      	mov	r5, r0
 8007928:	460e      	mov	r6, r1
 800792a:	b90b      	cbnz	r3, 8007930 <_puts_r+0x10>
 800792c:	f7ff ffa8 	bl	8007880 <__sinit>
 8007930:	6e63      	ldr	r3, [r4, #100]	@ 0x64
 8007932:	07db      	lsls	r3, r3, #31
 8007934:	d405      	bmi.n	8007942 <_puts_r+0x22>
 8007936:	89a3      	ldrh	r3, [r4, #12]
 8007938:	0598      	lsls	r0, r3, #22
 800793a:	d402      	bmi.n	8007942 <_puts_r+0x22>
 800793c:	6da0      	ldr	r0, [r4, #88]	@ 0x58
 800793e:	f000 f9fc 	bl	8007d3a <__retarget_lock_acquire_recursive>
 8007942:	89a3      	ldrh	r3, [r4, #12]
 8007944:	0719      	lsls	r1, r3, #28
 8007946:	d502      	bpl.n	800794e <_puts_r+0x2e>
 8007948:	6923      	ldr	r3, [r4, #16]
 800794a:	2b00      	cmp	r3, #0
 800794c:	d135      	bne.n	80079ba <_puts_r+0x9a>
 800794e:	4621      	mov	r1, r4
 8007950:	4628      	mov	r0, r5
 8007952:	f000 f8c5 	bl	8007ae0 <__swsetup_r>
 8007956:	b380      	cbz	r0, 80079ba <_puts_r+0x9a>
 8007958:	f04f 35ff 	mov.w	r5, #4294967295	@ 0xffffffff
 800795c:	6e63      	ldr	r3, [r4, #100]	@ 0x64
 800795e:	07da      	lsls	r2, r3, #31
 8007960:	d405      	bmi.n	800796e <_puts_r+0x4e>
 8007962:	89a3      	ldrh	r3, [r4, #12]
 8007964:	059b      	lsls	r3, r3, #22
 8007966:	d402      	bmi.n	800796e <_puts_r+0x4e>
 8007968:	6da0      	ldr	r0, [r4, #88]	@ 0x58
 800796a:	f000 f9e7 	bl	8007d3c <__retarget_lock_release_recursive>
 800796e:	4628      	mov	r0, r5
 8007970:	bd70      	pop	{r4, r5, r6, pc}
 8007972:	2b00      	cmp	r3, #0
 8007974:	da04      	bge.n	8007980 <_puts_r+0x60>
 8007976:	69a2      	ldr	r2, [r4, #24]
 8007978:	429a      	cmp	r2, r3
 800797a:	dc17      	bgt.n	80079ac <_puts_r+0x8c>
 800797c:	290a      	cmp	r1, #10
 800797e:	d015      	beq.n	80079ac <_puts_r+0x8c>
 8007980:	6823      	ldr	r3, [r4, #0]
 8007982:	1c5a      	adds	r2, r3, #1
 8007984:	6022      	str	r2, [r4, #0]
 8007986:	7019      	strb	r1, [r3, #0]
 8007988:	68a3      	ldr	r3, [r4, #8]
 800798a:	f816 1f01 	ldrb.w	r1, [r6, #1]!
 800798e:	3b01      	subs	r3, #1
 8007990:	60a3      	str	r3, [r4, #8]
 8007992:	2900      	cmp	r1, #0
 8007994:	d1ed      	bne.n	8007972 <_puts_r+0x52>
 8007996:	2b00      	cmp	r3, #0
 8007998:	da11      	bge.n	80079be <_puts_r+0x9e>
 800799a:	4622      	mov	r2, r4
 800799c:	210a      	movs	r1, #10
 800799e:	4628      	mov	r0, r5
 80079a0:	f000 f85f 	bl	8007a62 <__swbuf_r>
 80079a4:	3001      	adds	r0, #1
 80079a6:	d0d7      	beq.n	8007958 <_puts_r+0x38>
 80079a8:	250a      	movs	r5, #10
 80079aa:	e7d7      	b.n	800795c <_puts_r+0x3c>
 80079ac:	4622      	mov	r2, r4
 80079ae:	4628      	mov	r0, r5
 80079b0:	f000 f857 	bl	8007a62 <__swbuf_r>
 80079b4:	3001      	adds	r0, #1
 80079b6:	d1e7      	bne.n	8007988 <_puts_r+0x68>
 80079b8:	e7ce      	b.n	8007958 <_puts_r+0x38>
 80079ba:	3e01      	subs	r6, #1
 80079bc:	e7e4      	b.n	8007988 <_puts_r+0x68>
 80079be:	6823      	ldr	r3, [r4, #0]
 80079c0:	1c5a      	adds	r2, r3, #1
 80079c2:	6022      	str	r2, [r4, #0]
 80079c4:	220a      	movs	r2, #10
 80079c6:	701a      	strb	r2, [r3, #0]
 80079c8:	e7ee      	b.n	80079a8 <_puts_r+0x88>
	...

080079cc <puts>:
 80079cc:	4b02      	ldr	r3, [pc, #8]	@ (80079d8 <puts+0xc>)
 80079ce:	4601      	mov	r1, r0
 80079d0:	6818      	ldr	r0, [r3, #0]
 80079d2:	f7ff bfa5 	b.w	8007920 <_puts_r>
 80079d6:	bf00      	nop
 80079d8:	20000030 	.word	0x20000030

080079dc <__sread>:
 80079dc:	b510      	push	{r4, lr}
 80079de:	460c      	mov	r4, r1
 80079e0:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 80079e4:	f000 f95a 	bl	8007c9c <_read_r>
 80079e8:	2800      	cmp	r0, #0
 80079ea:	bfab      	itete	ge
 80079ec:	6d63      	ldrge	r3, [r4, #84]	@ 0x54
 80079ee:	89a3      	ldrhlt	r3, [r4, #12]
 80079f0:	181b      	addge	r3, r3, r0
 80079f2:	f423 5380 	biclt.w	r3, r3, #4096	@ 0x1000
 80079f6:	bfac      	ite	ge
 80079f8:	6563      	strge	r3, [r4, #84]	@ 0x54
 80079fa:	81a3      	strhlt	r3, [r4, #12]
 80079fc:	bd10      	pop	{r4, pc}

080079fe <__swrite>:
 80079fe:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8007a02:	461f      	mov	r7, r3
 8007a04:	898b      	ldrh	r3, [r1, #12]
 8007a06:	05db      	lsls	r3, r3, #23
 8007a08:	4605      	mov	r5, r0
 8007a0a:	460c      	mov	r4, r1
 8007a0c:	4616      	mov	r6, r2
 8007a0e:	d505      	bpl.n	8007a1c <__swrite+0x1e>
 8007a10:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8007a14:	2302      	movs	r3, #2
 8007a16:	2200      	movs	r2, #0
 8007a18:	f000 f92e 	bl	8007c78 <_lseek_r>
 8007a1c:	89a3      	ldrh	r3, [r4, #12]
 8007a1e:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 8007a22:	f423 5380 	bic.w	r3, r3, #4096	@ 0x1000
 8007a26:	81a3      	strh	r3, [r4, #12]
 8007a28:	4632      	mov	r2, r6
 8007a2a:	463b      	mov	r3, r7
 8007a2c:	4628      	mov	r0, r5
 8007a2e:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 8007a32:	f000 b945 	b.w	8007cc0 <_write_r>

08007a36 <__sseek>:
 8007a36:	b510      	push	{r4, lr}
 8007a38:	460c      	mov	r4, r1
 8007a3a:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8007a3e:	f000 f91b 	bl	8007c78 <_lseek_r>
 8007a42:	1c43      	adds	r3, r0, #1
 8007a44:	89a3      	ldrh	r3, [r4, #12]
 8007a46:	bf15      	itete	ne
 8007a48:	6560      	strne	r0, [r4, #84]	@ 0x54
 8007a4a:	f423 5380 	biceq.w	r3, r3, #4096	@ 0x1000
 8007a4e:	f443 5380 	orrne.w	r3, r3, #4096	@ 0x1000
 8007a52:	81a3      	strheq	r3, [r4, #12]
 8007a54:	bf18      	it	ne
 8007a56:	81a3      	strhne	r3, [r4, #12]
 8007a58:	bd10      	pop	{r4, pc}

08007a5a <__sclose>:
 8007a5a:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8007a5e:	f000 b89d 	b.w	8007b9c <_close_r>

08007a62 <__swbuf_r>:
 8007a62:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8007a64:	460e      	mov	r6, r1
 8007a66:	4614      	mov	r4, r2
 8007a68:	4605      	mov	r5, r0
 8007a6a:	b118      	cbz	r0, 8007a74 <__swbuf_r+0x12>
 8007a6c:	6a03      	ldr	r3, [r0, #32]
 8007a6e:	b90b      	cbnz	r3, 8007a74 <__swbuf_r+0x12>
 8007a70:	f7ff ff06 	bl	8007880 <__sinit>
 8007a74:	69a3      	ldr	r3, [r4, #24]
 8007a76:	60a3      	str	r3, [r4, #8]
 8007a78:	89a3      	ldrh	r3, [r4, #12]
 8007a7a:	071a      	lsls	r2, r3, #28
 8007a7c:	d501      	bpl.n	8007a82 <__swbuf_r+0x20>
 8007a7e:	6923      	ldr	r3, [r4, #16]
 8007a80:	b943      	cbnz	r3, 8007a94 <__swbuf_r+0x32>
 8007a82:	4621      	mov	r1, r4
 8007a84:	4628      	mov	r0, r5
 8007a86:	f000 f82b 	bl	8007ae0 <__swsetup_r>
 8007a8a:	b118      	cbz	r0, 8007a94 <__swbuf_r+0x32>
 8007a8c:	f04f 37ff 	mov.w	r7, #4294967295	@ 0xffffffff
 8007a90:	4638      	mov	r0, r7
 8007a92:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 8007a94:	6823      	ldr	r3, [r4, #0]
 8007a96:	6922      	ldr	r2, [r4, #16]
 8007a98:	1a98      	subs	r0, r3, r2
 8007a9a:	6963      	ldr	r3, [r4, #20]
 8007a9c:	b2f6      	uxtb	r6, r6
 8007a9e:	4283      	cmp	r3, r0
 8007aa0:	4637      	mov	r7, r6
 8007aa2:	dc05      	bgt.n	8007ab0 <__swbuf_r+0x4e>
 8007aa4:	4621      	mov	r1, r4
 8007aa6:	4628      	mov	r0, r5
 8007aa8:	f000 fda2 	bl	80085f0 <_fflush_r>
 8007aac:	2800      	cmp	r0, #0
 8007aae:	d1ed      	bne.n	8007a8c <__swbuf_r+0x2a>
 8007ab0:	68a3      	ldr	r3, [r4, #8]
 8007ab2:	3b01      	subs	r3, #1
 8007ab4:	60a3      	str	r3, [r4, #8]
 8007ab6:	6823      	ldr	r3, [r4, #0]
 8007ab8:	1c5a      	adds	r2, r3, #1
 8007aba:	6022      	str	r2, [r4, #0]
 8007abc:	701e      	strb	r6, [r3, #0]
 8007abe:	6962      	ldr	r2, [r4, #20]
 8007ac0:	1c43      	adds	r3, r0, #1
 8007ac2:	429a      	cmp	r2, r3
 8007ac4:	d004      	beq.n	8007ad0 <__swbuf_r+0x6e>
 8007ac6:	89a3      	ldrh	r3, [r4, #12]
 8007ac8:	07db      	lsls	r3, r3, #31
 8007aca:	d5e1      	bpl.n	8007a90 <__swbuf_r+0x2e>
 8007acc:	2e0a      	cmp	r6, #10
 8007ace:	d1df      	bne.n	8007a90 <__swbuf_r+0x2e>
 8007ad0:	4621      	mov	r1, r4
 8007ad2:	4628      	mov	r0, r5
 8007ad4:	f000 fd8c 	bl	80085f0 <_fflush_r>
 8007ad8:	2800      	cmp	r0, #0
 8007ada:	d0d9      	beq.n	8007a90 <__swbuf_r+0x2e>
 8007adc:	e7d6      	b.n	8007a8c <__swbuf_r+0x2a>
	...

08007ae0 <__swsetup_r>:
 8007ae0:	b538      	push	{r3, r4, r5, lr}
 8007ae2:	4b29      	ldr	r3, [pc, #164]	@ (8007b88 <__swsetup_r+0xa8>)
 8007ae4:	4605      	mov	r5, r0
 8007ae6:	6818      	ldr	r0, [r3, #0]
 8007ae8:	460c      	mov	r4, r1
 8007aea:	b118      	cbz	r0, 8007af4 <__swsetup_r+0x14>
 8007aec:	6a03      	ldr	r3, [r0, #32]
 8007aee:	b90b      	cbnz	r3, 8007af4 <__swsetup_r+0x14>
 8007af0:	f7ff fec6 	bl	8007880 <__sinit>
 8007af4:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 8007af8:	0719      	lsls	r1, r3, #28
 8007afa:	d422      	bmi.n	8007b42 <__swsetup_r+0x62>
 8007afc:	06da      	lsls	r2, r3, #27
 8007afe:	d407      	bmi.n	8007b10 <__swsetup_r+0x30>
 8007b00:	2209      	movs	r2, #9
 8007b02:	602a      	str	r2, [r5, #0]
 8007b04:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 8007b08:	81a3      	strh	r3, [r4, #12]
 8007b0a:	f04f 30ff 	mov.w	r0, #4294967295	@ 0xffffffff
 8007b0e:	e033      	b.n	8007b78 <__swsetup_r+0x98>
 8007b10:	0758      	lsls	r0, r3, #29
 8007b12:	d512      	bpl.n	8007b3a <__swsetup_r+0x5a>
 8007b14:	6b61      	ldr	r1, [r4, #52]	@ 0x34
 8007b16:	b141      	cbz	r1, 8007b2a <__swsetup_r+0x4a>
 8007b18:	f104 0344 	add.w	r3, r4, #68	@ 0x44
 8007b1c:	4299      	cmp	r1, r3
 8007b1e:	d002      	beq.n	8007b26 <__swsetup_r+0x46>
 8007b20:	4628      	mov	r0, r5
 8007b22:	f000 f91b 	bl	8007d5c <_free_r>
 8007b26:	2300      	movs	r3, #0
 8007b28:	6363      	str	r3, [r4, #52]	@ 0x34
 8007b2a:	89a3      	ldrh	r3, [r4, #12]
 8007b2c:	f023 0324 	bic.w	r3, r3, #36	@ 0x24
 8007b30:	81a3      	strh	r3, [r4, #12]
 8007b32:	2300      	movs	r3, #0
 8007b34:	6063      	str	r3, [r4, #4]
 8007b36:	6923      	ldr	r3, [r4, #16]
 8007b38:	6023      	str	r3, [r4, #0]
 8007b3a:	89a3      	ldrh	r3, [r4, #12]
 8007b3c:	f043 0308 	orr.w	r3, r3, #8
 8007b40:	81a3      	strh	r3, [r4, #12]
 8007b42:	6923      	ldr	r3, [r4, #16]
 8007b44:	b94b      	cbnz	r3, 8007b5a <__swsetup_r+0x7a>
 8007b46:	89a3      	ldrh	r3, [r4, #12]
 8007b48:	f403 7320 	and.w	r3, r3, #640	@ 0x280
 8007b4c:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 8007b50:	d003      	beq.n	8007b5a <__swsetup_r+0x7a>
 8007b52:	4621      	mov	r1, r4
 8007b54:	4628      	mov	r0, r5
 8007b56:	f000 fd99 	bl	800868c <__smakebuf_r>
 8007b5a:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 8007b5e:	f013 0201 	ands.w	r2, r3, #1
 8007b62:	d00a      	beq.n	8007b7a <__swsetup_r+0x9a>
 8007b64:	2200      	movs	r2, #0
 8007b66:	60a2      	str	r2, [r4, #8]
 8007b68:	6962      	ldr	r2, [r4, #20]
 8007b6a:	4252      	negs	r2, r2
 8007b6c:	61a2      	str	r2, [r4, #24]
 8007b6e:	6922      	ldr	r2, [r4, #16]
 8007b70:	b942      	cbnz	r2, 8007b84 <__swsetup_r+0xa4>
 8007b72:	f013 0080 	ands.w	r0, r3, #128	@ 0x80
 8007b76:	d1c5      	bne.n	8007b04 <__swsetup_r+0x24>
 8007b78:	bd38      	pop	{r3, r4, r5, pc}
 8007b7a:	0799      	lsls	r1, r3, #30
 8007b7c:	bf58      	it	pl
 8007b7e:	6962      	ldrpl	r2, [r4, #20]
 8007b80:	60a2      	str	r2, [r4, #8]
 8007b82:	e7f4      	b.n	8007b6e <__swsetup_r+0x8e>
 8007b84:	2000      	movs	r0, #0
 8007b86:	e7f7      	b.n	8007b78 <__swsetup_r+0x98>
 8007b88:	20000030 	.word	0x20000030

08007b8c <memset>:
 8007b8c:	4402      	add	r2, r0
 8007b8e:	4603      	mov	r3, r0
 8007b90:	4293      	cmp	r3, r2
 8007b92:	d100      	bne.n	8007b96 <memset+0xa>
 8007b94:	4770      	bx	lr
 8007b96:	f803 1b01 	strb.w	r1, [r3], #1
 8007b9a:	e7f9      	b.n	8007b90 <memset+0x4>

08007b9c <_close_r>:
 8007b9c:	b538      	push	{r3, r4, r5, lr}
 8007b9e:	4d06      	ldr	r5, [pc, #24]	@ (8007bb8 <_close_r+0x1c>)
 8007ba0:	2300      	movs	r3, #0
 8007ba2:	4604      	mov	r4, r0
 8007ba4:	4608      	mov	r0, r1
 8007ba6:	602b      	str	r3, [r5, #0]
 8007ba8:	f7f9 fadf 	bl	800116a <_close>
 8007bac:	1c43      	adds	r3, r0, #1
 8007bae:	d102      	bne.n	8007bb6 <_close_r+0x1a>
 8007bb0:	682b      	ldr	r3, [r5, #0]
 8007bb2:	b103      	cbz	r3, 8007bb6 <_close_r+0x1a>
 8007bb4:	6023      	str	r3, [r4, #0]
 8007bb6:	bd38      	pop	{r3, r4, r5, pc}
 8007bb8:	20001d80 	.word	0x20001d80

08007bbc <_reclaim_reent>:
 8007bbc:	4b2d      	ldr	r3, [pc, #180]	@ (8007c74 <_reclaim_reent+0xb8>)
 8007bbe:	681b      	ldr	r3, [r3, #0]
 8007bc0:	4283      	cmp	r3, r0
 8007bc2:	b570      	push	{r4, r5, r6, lr}
 8007bc4:	4604      	mov	r4, r0
 8007bc6:	d053      	beq.n	8007c70 <_reclaim_reent+0xb4>
 8007bc8:	69c3      	ldr	r3, [r0, #28]
 8007bca:	b31b      	cbz	r3, 8007c14 <_reclaim_reent+0x58>
 8007bcc:	68db      	ldr	r3, [r3, #12]
 8007bce:	b163      	cbz	r3, 8007bea <_reclaim_reent+0x2e>
 8007bd0:	2500      	movs	r5, #0
 8007bd2:	69e3      	ldr	r3, [r4, #28]
 8007bd4:	68db      	ldr	r3, [r3, #12]
 8007bd6:	5959      	ldr	r1, [r3, r5]
 8007bd8:	b9b1      	cbnz	r1, 8007c08 <_reclaim_reent+0x4c>
 8007bda:	3504      	adds	r5, #4
 8007bdc:	2d80      	cmp	r5, #128	@ 0x80
 8007bde:	d1f8      	bne.n	8007bd2 <_reclaim_reent+0x16>
 8007be0:	69e3      	ldr	r3, [r4, #28]
 8007be2:	4620      	mov	r0, r4
 8007be4:	68d9      	ldr	r1, [r3, #12]
 8007be6:	f000 f8b9 	bl	8007d5c <_free_r>
 8007bea:	69e3      	ldr	r3, [r4, #28]
 8007bec:	6819      	ldr	r1, [r3, #0]
 8007bee:	b111      	cbz	r1, 8007bf6 <_reclaim_reent+0x3a>
 8007bf0:	4620      	mov	r0, r4
 8007bf2:	f000 f8b3 	bl	8007d5c <_free_r>
 8007bf6:	69e3      	ldr	r3, [r4, #28]
 8007bf8:	689d      	ldr	r5, [r3, #8]
 8007bfa:	b15d      	cbz	r5, 8007c14 <_reclaim_reent+0x58>
 8007bfc:	4629      	mov	r1, r5
 8007bfe:	4620      	mov	r0, r4
 8007c00:	682d      	ldr	r5, [r5, #0]
 8007c02:	f000 f8ab 	bl	8007d5c <_free_r>
 8007c06:	e7f8      	b.n	8007bfa <_reclaim_reent+0x3e>
 8007c08:	680e      	ldr	r6, [r1, #0]
 8007c0a:	4620      	mov	r0, r4
 8007c0c:	f000 f8a6 	bl	8007d5c <_free_r>
 8007c10:	4631      	mov	r1, r6
 8007c12:	e7e1      	b.n	8007bd8 <_reclaim_reent+0x1c>
 8007c14:	6961      	ldr	r1, [r4, #20]
 8007c16:	b111      	cbz	r1, 8007c1e <_reclaim_reent+0x62>
 8007c18:	4620      	mov	r0, r4
 8007c1a:	f000 f89f 	bl	8007d5c <_free_r>
 8007c1e:	69e1      	ldr	r1, [r4, #28]
 8007c20:	b111      	cbz	r1, 8007c28 <_reclaim_reent+0x6c>
 8007c22:	4620      	mov	r0, r4
 8007c24:	f000 f89a 	bl	8007d5c <_free_r>
 8007c28:	6b21      	ldr	r1, [r4, #48]	@ 0x30
 8007c2a:	b111      	cbz	r1, 8007c32 <_reclaim_reent+0x76>
 8007c2c:	4620      	mov	r0, r4
 8007c2e:	f000 f895 	bl	8007d5c <_free_r>
 8007c32:	6b61      	ldr	r1, [r4, #52]	@ 0x34
 8007c34:	b111      	cbz	r1, 8007c3c <_reclaim_reent+0x80>
 8007c36:	4620      	mov	r0, r4
 8007c38:	f000 f890 	bl	8007d5c <_free_r>
 8007c3c:	6ba1      	ldr	r1, [r4, #56]	@ 0x38
 8007c3e:	b111      	cbz	r1, 8007c46 <_reclaim_reent+0x8a>
 8007c40:	4620      	mov	r0, r4
 8007c42:	f000 f88b 	bl	8007d5c <_free_r>
 8007c46:	6ca1      	ldr	r1, [r4, #72]	@ 0x48
 8007c48:	b111      	cbz	r1, 8007c50 <_reclaim_reent+0x94>
 8007c4a:	4620      	mov	r0, r4
 8007c4c:	f000 f886 	bl	8007d5c <_free_r>
 8007c50:	6c61      	ldr	r1, [r4, #68]	@ 0x44
 8007c52:	b111      	cbz	r1, 8007c5a <_reclaim_reent+0x9e>
 8007c54:	4620      	mov	r0, r4
 8007c56:	f000 f881 	bl	8007d5c <_free_r>
 8007c5a:	6ae1      	ldr	r1, [r4, #44]	@ 0x2c
 8007c5c:	b111      	cbz	r1, 8007c64 <_reclaim_reent+0xa8>
 8007c5e:	4620      	mov	r0, r4
 8007c60:	f000 f87c 	bl	8007d5c <_free_r>
 8007c64:	6a23      	ldr	r3, [r4, #32]
 8007c66:	b11b      	cbz	r3, 8007c70 <_reclaim_reent+0xb4>
 8007c68:	4620      	mov	r0, r4
 8007c6a:	e8bd 4070 	ldmia.w	sp!, {r4, r5, r6, lr}
 8007c6e:	4718      	bx	r3
 8007c70:	bd70      	pop	{r4, r5, r6, pc}
 8007c72:	bf00      	nop
 8007c74:	20000030 	.word	0x20000030

08007c78 <_lseek_r>:
 8007c78:	b538      	push	{r3, r4, r5, lr}
 8007c7a:	4d07      	ldr	r5, [pc, #28]	@ (8007c98 <_lseek_r+0x20>)
 8007c7c:	4604      	mov	r4, r0
 8007c7e:	4608      	mov	r0, r1
 8007c80:	4611      	mov	r1, r2
 8007c82:	2200      	movs	r2, #0
 8007c84:	602a      	str	r2, [r5, #0]
 8007c86:	461a      	mov	r2, r3
 8007c88:	f7f9 fa96 	bl	80011b8 <_lseek>
 8007c8c:	1c43      	adds	r3, r0, #1
 8007c8e:	d102      	bne.n	8007c96 <_lseek_r+0x1e>
 8007c90:	682b      	ldr	r3, [r5, #0]
 8007c92:	b103      	cbz	r3, 8007c96 <_lseek_r+0x1e>
 8007c94:	6023      	str	r3, [r4, #0]
 8007c96:	bd38      	pop	{r3, r4, r5, pc}
 8007c98:	20001d80 	.word	0x20001d80

08007c9c <_read_r>:
 8007c9c:	b538      	push	{r3, r4, r5, lr}
 8007c9e:	4d07      	ldr	r5, [pc, #28]	@ (8007cbc <_read_r+0x20>)
 8007ca0:	4604      	mov	r4, r0
 8007ca2:	4608      	mov	r0, r1
 8007ca4:	4611      	mov	r1, r2
 8007ca6:	2200      	movs	r2, #0
 8007ca8:	602a      	str	r2, [r5, #0]
 8007caa:	461a      	mov	r2, r3
 8007cac:	f7f9 fa40 	bl	8001130 <_read>
 8007cb0:	1c43      	adds	r3, r0, #1
 8007cb2:	d102      	bne.n	8007cba <_read_r+0x1e>
 8007cb4:	682b      	ldr	r3, [r5, #0]
 8007cb6:	b103      	cbz	r3, 8007cba <_read_r+0x1e>
 8007cb8:	6023      	str	r3, [r4, #0]
 8007cba:	bd38      	pop	{r3, r4, r5, pc}
 8007cbc:	20001d80 	.word	0x20001d80

08007cc0 <_write_r>:
 8007cc0:	b538      	push	{r3, r4, r5, lr}
 8007cc2:	4d07      	ldr	r5, [pc, #28]	@ (8007ce0 <_write_r+0x20>)
 8007cc4:	4604      	mov	r4, r0
 8007cc6:	4608      	mov	r0, r1
 8007cc8:	4611      	mov	r1, r2
 8007cca:	2200      	movs	r2, #0
 8007ccc:	602a      	str	r2, [r5, #0]
 8007cce:	461a      	mov	r2, r3
 8007cd0:	f7f8 fe7c 	bl	80009cc <_write>
 8007cd4:	1c43      	adds	r3, r0, #1
 8007cd6:	d102      	bne.n	8007cde <_write_r+0x1e>
 8007cd8:	682b      	ldr	r3, [r5, #0]
 8007cda:	b103      	cbz	r3, 8007cde <_write_r+0x1e>
 8007cdc:	6023      	str	r3, [r4, #0]
 8007cde:	bd38      	pop	{r3, r4, r5, pc}
 8007ce0:	20001d80 	.word	0x20001d80

08007ce4 <__errno>:
 8007ce4:	4b01      	ldr	r3, [pc, #4]	@ (8007cec <__errno+0x8>)
 8007ce6:	6818      	ldr	r0, [r3, #0]
 8007ce8:	4770      	bx	lr
 8007cea:	bf00      	nop
 8007cec:	20000030 	.word	0x20000030

08007cf0 <__libc_init_array>:
 8007cf0:	b570      	push	{r4, r5, r6, lr}
 8007cf2:	4d0d      	ldr	r5, [pc, #52]	@ (8007d28 <__libc_init_array+0x38>)
 8007cf4:	4c0d      	ldr	r4, [pc, #52]	@ (8007d2c <__libc_init_array+0x3c>)
 8007cf6:	1b64      	subs	r4, r4, r5
 8007cf8:	10a4      	asrs	r4, r4, #2
 8007cfa:	2600      	movs	r6, #0
 8007cfc:	42a6      	cmp	r6, r4
 8007cfe:	d109      	bne.n	8007d14 <__libc_init_array+0x24>
 8007d00:	4d0b      	ldr	r5, [pc, #44]	@ (8007d30 <__libc_init_array+0x40>)
 8007d02:	4c0c      	ldr	r4, [pc, #48]	@ (8007d34 <__libc_init_array+0x44>)
 8007d04:	f000 fd64 	bl	80087d0 <_init>
 8007d08:	1b64      	subs	r4, r4, r5
 8007d0a:	10a4      	asrs	r4, r4, #2
 8007d0c:	2600      	movs	r6, #0
 8007d0e:	42a6      	cmp	r6, r4
 8007d10:	d105      	bne.n	8007d1e <__libc_init_array+0x2e>
 8007d12:	bd70      	pop	{r4, r5, r6, pc}
 8007d14:	f855 3b04 	ldr.w	r3, [r5], #4
 8007d18:	4798      	blx	r3
 8007d1a:	3601      	adds	r6, #1
 8007d1c:	e7ee      	b.n	8007cfc <__libc_init_array+0xc>
 8007d1e:	f855 3b04 	ldr.w	r3, [r5], #4
 8007d22:	4798      	blx	r3
 8007d24:	3601      	adds	r6, #1
 8007d26:	e7f2      	b.n	8007d0e <__libc_init_array+0x1e>
 8007d28:	08008c00 	.word	0x08008c00
 8007d2c:	08008c00 	.word	0x08008c00
 8007d30:	08008c00 	.word	0x08008c00
 8007d34:	08008c04 	.word	0x08008c04

08007d38 <__retarget_lock_init_recursive>:
 8007d38:	4770      	bx	lr

08007d3a <__retarget_lock_acquire_recursive>:
 8007d3a:	4770      	bx	lr

08007d3c <__retarget_lock_release_recursive>:
 8007d3c:	4770      	bx	lr

08007d3e <memcpy>:
 8007d3e:	440a      	add	r2, r1
 8007d40:	4291      	cmp	r1, r2
 8007d42:	f100 33ff 	add.w	r3, r0, #4294967295	@ 0xffffffff
 8007d46:	d100      	bne.n	8007d4a <memcpy+0xc>
 8007d48:	4770      	bx	lr
 8007d4a:	b510      	push	{r4, lr}
 8007d4c:	f811 4b01 	ldrb.w	r4, [r1], #1
 8007d50:	f803 4f01 	strb.w	r4, [r3, #1]!
 8007d54:	4291      	cmp	r1, r2
 8007d56:	d1f9      	bne.n	8007d4c <memcpy+0xe>
 8007d58:	bd10      	pop	{r4, pc}
	...

08007d5c <_free_r>:
 8007d5c:	b538      	push	{r3, r4, r5, lr}
 8007d5e:	4605      	mov	r5, r0
 8007d60:	2900      	cmp	r1, #0
 8007d62:	d041      	beq.n	8007de8 <_free_r+0x8c>
 8007d64:	f851 3c04 	ldr.w	r3, [r1, #-4]
 8007d68:	1f0c      	subs	r4, r1, #4
 8007d6a:	2b00      	cmp	r3, #0
 8007d6c:	bfb8      	it	lt
 8007d6e:	18e4      	addlt	r4, r4, r3
 8007d70:	f000 f8e0 	bl	8007f34 <__malloc_lock>
 8007d74:	4a1d      	ldr	r2, [pc, #116]	@ (8007dec <_free_r+0x90>)
 8007d76:	6813      	ldr	r3, [r2, #0]
 8007d78:	b933      	cbnz	r3, 8007d88 <_free_r+0x2c>
 8007d7a:	6063      	str	r3, [r4, #4]
 8007d7c:	6014      	str	r4, [r2, #0]
 8007d7e:	4628      	mov	r0, r5
 8007d80:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 8007d84:	f000 b8dc 	b.w	8007f40 <__malloc_unlock>
 8007d88:	42a3      	cmp	r3, r4
 8007d8a:	d908      	bls.n	8007d9e <_free_r+0x42>
 8007d8c:	6820      	ldr	r0, [r4, #0]
 8007d8e:	1821      	adds	r1, r4, r0
 8007d90:	428b      	cmp	r3, r1
 8007d92:	bf01      	itttt	eq
 8007d94:	6819      	ldreq	r1, [r3, #0]
 8007d96:	685b      	ldreq	r3, [r3, #4]
 8007d98:	1809      	addeq	r1, r1, r0
 8007d9a:	6021      	streq	r1, [r4, #0]
 8007d9c:	e7ed      	b.n	8007d7a <_free_r+0x1e>
 8007d9e:	461a      	mov	r2, r3
 8007da0:	685b      	ldr	r3, [r3, #4]
 8007da2:	b10b      	cbz	r3, 8007da8 <_free_r+0x4c>
 8007da4:	42a3      	cmp	r3, r4
 8007da6:	d9fa      	bls.n	8007d9e <_free_r+0x42>
 8007da8:	6811      	ldr	r1, [r2, #0]
 8007daa:	1850      	adds	r0, r2, r1
 8007dac:	42a0      	cmp	r0, r4
 8007dae:	d10b      	bne.n	8007dc8 <_free_r+0x6c>
 8007db0:	6820      	ldr	r0, [r4, #0]
 8007db2:	4401      	add	r1, r0
 8007db4:	1850      	adds	r0, r2, r1
 8007db6:	4283      	cmp	r3, r0
 8007db8:	6011      	str	r1, [r2, #0]
 8007dba:	d1e0      	bne.n	8007d7e <_free_r+0x22>
 8007dbc:	6818      	ldr	r0, [r3, #0]
 8007dbe:	685b      	ldr	r3, [r3, #4]
 8007dc0:	6053      	str	r3, [r2, #4]
 8007dc2:	4408      	add	r0, r1
 8007dc4:	6010      	str	r0, [r2, #0]
 8007dc6:	e7da      	b.n	8007d7e <_free_r+0x22>
 8007dc8:	d902      	bls.n	8007dd0 <_free_r+0x74>
 8007dca:	230c      	movs	r3, #12
 8007dcc:	602b      	str	r3, [r5, #0]
 8007dce:	e7d6      	b.n	8007d7e <_free_r+0x22>
 8007dd0:	6820      	ldr	r0, [r4, #0]
 8007dd2:	1821      	adds	r1, r4, r0
 8007dd4:	428b      	cmp	r3, r1
 8007dd6:	bf04      	itt	eq
 8007dd8:	6819      	ldreq	r1, [r3, #0]
 8007dda:	685b      	ldreq	r3, [r3, #4]
 8007ddc:	6063      	str	r3, [r4, #4]
 8007dde:	bf04      	itt	eq
 8007de0:	1809      	addeq	r1, r1, r0
 8007de2:	6021      	streq	r1, [r4, #0]
 8007de4:	6054      	str	r4, [r2, #4]
 8007de6:	e7ca      	b.n	8007d7e <_free_r+0x22>
 8007de8:	bd38      	pop	{r3, r4, r5, pc}
 8007dea:	bf00      	nop
 8007dec:	20001d8c 	.word	0x20001d8c

08007df0 <sbrk_aligned>:
 8007df0:	b570      	push	{r4, r5, r6, lr}
 8007df2:	4e0f      	ldr	r6, [pc, #60]	@ (8007e30 <sbrk_aligned+0x40>)
 8007df4:	460c      	mov	r4, r1
 8007df6:	6831      	ldr	r1, [r6, #0]
 8007df8:	4605      	mov	r5, r0
 8007dfa:	b911      	cbnz	r1, 8007e02 <sbrk_aligned+0x12>
 8007dfc:	f000 fcd8 	bl	80087b0 <_sbrk_r>
 8007e00:	6030      	str	r0, [r6, #0]
 8007e02:	4621      	mov	r1, r4
 8007e04:	4628      	mov	r0, r5
 8007e06:	f000 fcd3 	bl	80087b0 <_sbrk_r>
 8007e0a:	1c43      	adds	r3, r0, #1
 8007e0c:	d103      	bne.n	8007e16 <sbrk_aligned+0x26>
 8007e0e:	f04f 34ff 	mov.w	r4, #4294967295	@ 0xffffffff
 8007e12:	4620      	mov	r0, r4
 8007e14:	bd70      	pop	{r4, r5, r6, pc}
 8007e16:	1cc4      	adds	r4, r0, #3
 8007e18:	f024 0403 	bic.w	r4, r4, #3
 8007e1c:	42a0      	cmp	r0, r4
 8007e1e:	d0f8      	beq.n	8007e12 <sbrk_aligned+0x22>
 8007e20:	1a21      	subs	r1, r4, r0
 8007e22:	4628      	mov	r0, r5
 8007e24:	f000 fcc4 	bl	80087b0 <_sbrk_r>
 8007e28:	3001      	adds	r0, #1
 8007e2a:	d1f2      	bne.n	8007e12 <sbrk_aligned+0x22>
 8007e2c:	e7ef      	b.n	8007e0e <sbrk_aligned+0x1e>
 8007e2e:	bf00      	nop
 8007e30:	20001d88 	.word	0x20001d88

08007e34 <_malloc_r>:
 8007e34:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 8007e38:	1ccd      	adds	r5, r1, #3
 8007e3a:	f025 0503 	bic.w	r5, r5, #3
 8007e3e:	3508      	adds	r5, #8
 8007e40:	2d0c      	cmp	r5, #12
 8007e42:	bf38      	it	cc
 8007e44:	250c      	movcc	r5, #12
 8007e46:	2d00      	cmp	r5, #0
 8007e48:	4606      	mov	r6, r0
 8007e4a:	db01      	blt.n	8007e50 <_malloc_r+0x1c>
 8007e4c:	42a9      	cmp	r1, r5
 8007e4e:	d904      	bls.n	8007e5a <_malloc_r+0x26>
 8007e50:	230c      	movs	r3, #12
 8007e52:	6033      	str	r3, [r6, #0]
 8007e54:	2000      	movs	r0, #0
 8007e56:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 8007e5a:	f8df 80d4 	ldr.w	r8, [pc, #212]	@ 8007f30 <_malloc_r+0xfc>
 8007e5e:	f000 f869 	bl	8007f34 <__malloc_lock>
 8007e62:	f8d8 3000 	ldr.w	r3, [r8]
 8007e66:	461c      	mov	r4, r3
 8007e68:	bb44      	cbnz	r4, 8007ebc <_malloc_r+0x88>
 8007e6a:	4629      	mov	r1, r5
 8007e6c:	4630      	mov	r0, r6
 8007e6e:	f7ff ffbf 	bl	8007df0 <sbrk_aligned>
 8007e72:	1c43      	adds	r3, r0, #1
 8007e74:	4604      	mov	r4, r0
 8007e76:	d158      	bne.n	8007f2a <_malloc_r+0xf6>
 8007e78:	f8d8 4000 	ldr.w	r4, [r8]
 8007e7c:	4627      	mov	r7, r4
 8007e7e:	2f00      	cmp	r7, #0
 8007e80:	d143      	bne.n	8007f0a <_malloc_r+0xd6>
 8007e82:	2c00      	cmp	r4, #0
 8007e84:	d04b      	beq.n	8007f1e <_malloc_r+0xea>
 8007e86:	6823      	ldr	r3, [r4, #0]
 8007e88:	4639      	mov	r1, r7
 8007e8a:	4630      	mov	r0, r6
 8007e8c:	eb04 0903 	add.w	r9, r4, r3
 8007e90:	f000 fc8e 	bl	80087b0 <_sbrk_r>
 8007e94:	4581      	cmp	r9, r0
 8007e96:	d142      	bne.n	8007f1e <_malloc_r+0xea>
 8007e98:	6821      	ldr	r1, [r4, #0]
 8007e9a:	1a6d      	subs	r5, r5, r1
 8007e9c:	4629      	mov	r1, r5
 8007e9e:	4630      	mov	r0, r6
 8007ea0:	f7ff ffa6 	bl	8007df0 <sbrk_aligned>
 8007ea4:	3001      	adds	r0, #1
 8007ea6:	d03a      	beq.n	8007f1e <_malloc_r+0xea>
 8007ea8:	6823      	ldr	r3, [r4, #0]
 8007eaa:	442b      	add	r3, r5
 8007eac:	6023      	str	r3, [r4, #0]
 8007eae:	f8d8 3000 	ldr.w	r3, [r8]
 8007eb2:	685a      	ldr	r2, [r3, #4]
 8007eb4:	bb62      	cbnz	r2, 8007f10 <_malloc_r+0xdc>
 8007eb6:	f8c8 7000 	str.w	r7, [r8]
 8007eba:	e00f      	b.n	8007edc <_malloc_r+0xa8>
 8007ebc:	6822      	ldr	r2, [r4, #0]
 8007ebe:	1b52      	subs	r2, r2, r5
 8007ec0:	d420      	bmi.n	8007f04 <_malloc_r+0xd0>
 8007ec2:	2a0b      	cmp	r2, #11
 8007ec4:	d917      	bls.n	8007ef6 <_malloc_r+0xc2>
 8007ec6:	1961      	adds	r1, r4, r5
 8007ec8:	42a3      	cmp	r3, r4
 8007eca:	6025      	str	r5, [r4, #0]
 8007ecc:	bf18      	it	ne
 8007ece:	6059      	strne	r1, [r3, #4]
 8007ed0:	6863      	ldr	r3, [r4, #4]
 8007ed2:	bf08      	it	eq
 8007ed4:	f8c8 1000 	streq.w	r1, [r8]
 8007ed8:	5162      	str	r2, [r4, r5]
 8007eda:	604b      	str	r3, [r1, #4]
 8007edc:	4630      	mov	r0, r6
 8007ede:	f000 f82f 	bl	8007f40 <__malloc_unlock>
 8007ee2:	f104 000b 	add.w	r0, r4, #11
 8007ee6:	1d23      	adds	r3, r4, #4
 8007ee8:	f020 0007 	bic.w	r0, r0, #7
 8007eec:	1ac2      	subs	r2, r0, r3
 8007eee:	bf1c      	itt	ne
 8007ef0:	1a1b      	subne	r3, r3, r0
 8007ef2:	50a3      	strne	r3, [r4, r2]
 8007ef4:	e7af      	b.n	8007e56 <_malloc_r+0x22>
 8007ef6:	6862      	ldr	r2, [r4, #4]
 8007ef8:	42a3      	cmp	r3, r4
 8007efa:	bf0c      	ite	eq
 8007efc:	f8c8 2000 	streq.w	r2, [r8]
 8007f00:	605a      	strne	r2, [r3, #4]
 8007f02:	e7eb      	b.n	8007edc <_malloc_r+0xa8>
 8007f04:	4623      	mov	r3, r4
 8007f06:	6864      	ldr	r4, [r4, #4]
 8007f08:	e7ae      	b.n	8007e68 <_malloc_r+0x34>
 8007f0a:	463c      	mov	r4, r7
 8007f0c:	687f      	ldr	r7, [r7, #4]
 8007f0e:	e7b6      	b.n	8007e7e <_malloc_r+0x4a>
 8007f10:	461a      	mov	r2, r3
 8007f12:	685b      	ldr	r3, [r3, #4]
 8007f14:	42a3      	cmp	r3, r4
 8007f16:	d1fb      	bne.n	8007f10 <_malloc_r+0xdc>
 8007f18:	2300      	movs	r3, #0
 8007f1a:	6053      	str	r3, [r2, #4]
 8007f1c:	e7de      	b.n	8007edc <_malloc_r+0xa8>
 8007f1e:	230c      	movs	r3, #12
 8007f20:	6033      	str	r3, [r6, #0]
 8007f22:	4630      	mov	r0, r6
 8007f24:	f000 f80c 	bl	8007f40 <__malloc_unlock>
 8007f28:	e794      	b.n	8007e54 <_malloc_r+0x20>
 8007f2a:	6005      	str	r5, [r0, #0]
 8007f2c:	e7d6      	b.n	8007edc <_malloc_r+0xa8>
 8007f2e:	bf00      	nop
 8007f30:	20001d8c 	.word	0x20001d8c

08007f34 <__malloc_lock>:
 8007f34:	4801      	ldr	r0, [pc, #4]	@ (8007f3c <__malloc_lock+0x8>)
 8007f36:	f7ff bf00 	b.w	8007d3a <__retarget_lock_acquire_recursive>
 8007f3a:	bf00      	nop
 8007f3c:	20001d84 	.word	0x20001d84

08007f40 <__malloc_unlock>:
 8007f40:	4801      	ldr	r0, [pc, #4]	@ (8007f48 <__malloc_unlock+0x8>)
 8007f42:	f7ff befb 	b.w	8007d3c <__retarget_lock_release_recursive>
 8007f46:	bf00      	nop
 8007f48:	20001d84 	.word	0x20001d84

08007f4c <__sfputc_r>:
 8007f4c:	6893      	ldr	r3, [r2, #8]
 8007f4e:	3b01      	subs	r3, #1
 8007f50:	2b00      	cmp	r3, #0
 8007f52:	b410      	push	{r4}
 8007f54:	6093      	str	r3, [r2, #8]
 8007f56:	da08      	bge.n	8007f6a <__sfputc_r+0x1e>
 8007f58:	6994      	ldr	r4, [r2, #24]
 8007f5a:	42a3      	cmp	r3, r4
 8007f5c:	db01      	blt.n	8007f62 <__sfputc_r+0x16>
 8007f5e:	290a      	cmp	r1, #10
 8007f60:	d103      	bne.n	8007f6a <__sfputc_r+0x1e>
 8007f62:	f85d 4b04 	ldr.w	r4, [sp], #4
 8007f66:	f7ff bd7c 	b.w	8007a62 <__swbuf_r>
 8007f6a:	6813      	ldr	r3, [r2, #0]
 8007f6c:	1c58      	adds	r0, r3, #1
 8007f6e:	6010      	str	r0, [r2, #0]
 8007f70:	7019      	strb	r1, [r3, #0]
 8007f72:	4608      	mov	r0, r1
 8007f74:	f85d 4b04 	ldr.w	r4, [sp], #4
 8007f78:	4770      	bx	lr

08007f7a <__sfputs_r>:
 8007f7a:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8007f7c:	4606      	mov	r6, r0
 8007f7e:	460f      	mov	r7, r1
 8007f80:	4614      	mov	r4, r2
 8007f82:	18d5      	adds	r5, r2, r3
 8007f84:	42ac      	cmp	r4, r5
 8007f86:	d101      	bne.n	8007f8c <__sfputs_r+0x12>
 8007f88:	2000      	movs	r0, #0
 8007f8a:	e007      	b.n	8007f9c <__sfputs_r+0x22>
 8007f8c:	f814 1b01 	ldrb.w	r1, [r4], #1
 8007f90:	463a      	mov	r2, r7
 8007f92:	4630      	mov	r0, r6
 8007f94:	f7ff ffda 	bl	8007f4c <__sfputc_r>
 8007f98:	1c43      	adds	r3, r0, #1
 8007f9a:	d1f3      	bne.n	8007f84 <__sfputs_r+0xa>
 8007f9c:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
	...

08007fa0 <_vfiprintf_r>:
 8007fa0:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8007fa4:	460d      	mov	r5, r1
 8007fa6:	b09d      	sub	sp, #116	@ 0x74
 8007fa8:	4614      	mov	r4, r2
 8007faa:	4698      	mov	r8, r3
 8007fac:	4606      	mov	r6, r0
 8007fae:	b118      	cbz	r0, 8007fb8 <_vfiprintf_r+0x18>
 8007fb0:	6a03      	ldr	r3, [r0, #32]
 8007fb2:	b90b      	cbnz	r3, 8007fb8 <_vfiprintf_r+0x18>
 8007fb4:	f7ff fc64 	bl	8007880 <__sinit>
 8007fb8:	6e6b      	ldr	r3, [r5, #100]	@ 0x64
 8007fba:	07d9      	lsls	r1, r3, #31
 8007fbc:	d405      	bmi.n	8007fca <_vfiprintf_r+0x2a>
 8007fbe:	89ab      	ldrh	r3, [r5, #12]
 8007fc0:	059a      	lsls	r2, r3, #22
 8007fc2:	d402      	bmi.n	8007fca <_vfiprintf_r+0x2a>
 8007fc4:	6da8      	ldr	r0, [r5, #88]	@ 0x58
 8007fc6:	f7ff feb8 	bl	8007d3a <__retarget_lock_acquire_recursive>
 8007fca:	89ab      	ldrh	r3, [r5, #12]
 8007fcc:	071b      	lsls	r3, r3, #28
 8007fce:	d501      	bpl.n	8007fd4 <_vfiprintf_r+0x34>
 8007fd0:	692b      	ldr	r3, [r5, #16]
 8007fd2:	b99b      	cbnz	r3, 8007ffc <_vfiprintf_r+0x5c>
 8007fd4:	4629      	mov	r1, r5
 8007fd6:	4630      	mov	r0, r6
 8007fd8:	f7ff fd82 	bl	8007ae0 <__swsetup_r>
 8007fdc:	b170      	cbz	r0, 8007ffc <_vfiprintf_r+0x5c>
 8007fde:	6e6b      	ldr	r3, [r5, #100]	@ 0x64
 8007fe0:	07dc      	lsls	r4, r3, #31
 8007fe2:	d504      	bpl.n	8007fee <_vfiprintf_r+0x4e>
 8007fe4:	f04f 30ff 	mov.w	r0, #4294967295	@ 0xffffffff
 8007fe8:	b01d      	add	sp, #116	@ 0x74
 8007fea:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8007fee:	89ab      	ldrh	r3, [r5, #12]
 8007ff0:	0598      	lsls	r0, r3, #22
 8007ff2:	d4f7      	bmi.n	8007fe4 <_vfiprintf_r+0x44>
 8007ff4:	6da8      	ldr	r0, [r5, #88]	@ 0x58
 8007ff6:	f7ff fea1 	bl	8007d3c <__retarget_lock_release_recursive>
 8007ffa:	e7f3      	b.n	8007fe4 <_vfiprintf_r+0x44>
 8007ffc:	2300      	movs	r3, #0
 8007ffe:	9309      	str	r3, [sp, #36]	@ 0x24
 8008000:	2320      	movs	r3, #32
 8008002:	f88d 3029 	strb.w	r3, [sp, #41]	@ 0x29
 8008006:	f8cd 800c 	str.w	r8, [sp, #12]
 800800a:	2330      	movs	r3, #48	@ 0x30
 800800c:	f8df 81ac 	ldr.w	r8, [pc, #428]	@ 80081bc <_vfiprintf_r+0x21c>
 8008010:	f88d 302a 	strb.w	r3, [sp, #42]	@ 0x2a
 8008014:	f04f 0901 	mov.w	r9, #1
 8008018:	4623      	mov	r3, r4
 800801a:	469a      	mov	sl, r3
 800801c:	f813 2b01 	ldrb.w	r2, [r3], #1
 8008020:	b10a      	cbz	r2, 8008026 <_vfiprintf_r+0x86>
 8008022:	2a25      	cmp	r2, #37	@ 0x25
 8008024:	d1f9      	bne.n	800801a <_vfiprintf_r+0x7a>
 8008026:	ebba 0b04 	subs.w	fp, sl, r4
 800802a:	d00b      	beq.n	8008044 <_vfiprintf_r+0xa4>
 800802c:	465b      	mov	r3, fp
 800802e:	4622      	mov	r2, r4
 8008030:	4629      	mov	r1, r5
 8008032:	4630      	mov	r0, r6
 8008034:	f7ff ffa1 	bl	8007f7a <__sfputs_r>
 8008038:	3001      	adds	r0, #1
 800803a:	f000 80a7 	beq.w	800818c <_vfiprintf_r+0x1ec>
 800803e:	9a09      	ldr	r2, [sp, #36]	@ 0x24
 8008040:	445a      	add	r2, fp
 8008042:	9209      	str	r2, [sp, #36]	@ 0x24
 8008044:	f89a 3000 	ldrb.w	r3, [sl]
 8008048:	2b00      	cmp	r3, #0
 800804a:	f000 809f 	beq.w	800818c <_vfiprintf_r+0x1ec>
 800804e:	2300      	movs	r3, #0
 8008050:	f04f 32ff 	mov.w	r2, #4294967295	@ 0xffffffff
 8008054:	e9cd 2305 	strd	r2, r3, [sp, #20]
 8008058:	f10a 0a01 	add.w	sl, sl, #1
 800805c:	9304      	str	r3, [sp, #16]
 800805e:	9307      	str	r3, [sp, #28]
 8008060:	f88d 3053 	strb.w	r3, [sp, #83]	@ 0x53
 8008064:	931a      	str	r3, [sp, #104]	@ 0x68
 8008066:	4654      	mov	r4, sl
 8008068:	2205      	movs	r2, #5
 800806a:	f814 1b01 	ldrb.w	r1, [r4], #1
 800806e:	4853      	ldr	r0, [pc, #332]	@ (80081bc <_vfiprintf_r+0x21c>)
 8008070:	f7f8 f886 	bl	8000180 <memchr>
 8008074:	9a04      	ldr	r2, [sp, #16]
 8008076:	b9d8      	cbnz	r0, 80080b0 <_vfiprintf_r+0x110>
 8008078:	06d1      	lsls	r1, r2, #27
 800807a:	bf44      	itt	mi
 800807c:	2320      	movmi	r3, #32
 800807e:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 8008082:	0713      	lsls	r3, r2, #28
 8008084:	bf44      	itt	mi
 8008086:	232b      	movmi	r3, #43	@ 0x2b
 8008088:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 800808c:	f89a 3000 	ldrb.w	r3, [sl]
 8008090:	2b2a      	cmp	r3, #42	@ 0x2a
 8008092:	d015      	beq.n	80080c0 <_vfiprintf_r+0x120>
 8008094:	9a07      	ldr	r2, [sp, #28]
 8008096:	4654      	mov	r4, sl
 8008098:	2000      	movs	r0, #0
 800809a:	f04f 0c0a 	mov.w	ip, #10
 800809e:	4621      	mov	r1, r4
 80080a0:	f811 3b01 	ldrb.w	r3, [r1], #1
 80080a4:	3b30      	subs	r3, #48	@ 0x30
 80080a6:	2b09      	cmp	r3, #9
 80080a8:	d94b      	bls.n	8008142 <_vfiprintf_r+0x1a2>
 80080aa:	b1b0      	cbz	r0, 80080da <_vfiprintf_r+0x13a>
 80080ac:	9207      	str	r2, [sp, #28]
 80080ae:	e014      	b.n	80080da <_vfiprintf_r+0x13a>
 80080b0:	eba0 0308 	sub.w	r3, r0, r8
 80080b4:	fa09 f303 	lsl.w	r3, r9, r3
 80080b8:	4313      	orrs	r3, r2
 80080ba:	9304      	str	r3, [sp, #16]
 80080bc:	46a2      	mov	sl, r4
 80080be:	e7d2      	b.n	8008066 <_vfiprintf_r+0xc6>
 80080c0:	9b03      	ldr	r3, [sp, #12]
 80080c2:	1d19      	adds	r1, r3, #4
 80080c4:	681b      	ldr	r3, [r3, #0]
 80080c6:	9103      	str	r1, [sp, #12]
 80080c8:	2b00      	cmp	r3, #0
 80080ca:	bfbb      	ittet	lt
 80080cc:	425b      	neglt	r3, r3
 80080ce:	f042 0202 	orrlt.w	r2, r2, #2
 80080d2:	9307      	strge	r3, [sp, #28]
 80080d4:	9307      	strlt	r3, [sp, #28]
 80080d6:	bfb8      	it	lt
 80080d8:	9204      	strlt	r2, [sp, #16]
 80080da:	7823      	ldrb	r3, [r4, #0]
 80080dc:	2b2e      	cmp	r3, #46	@ 0x2e
 80080de:	d10a      	bne.n	80080f6 <_vfiprintf_r+0x156>
 80080e0:	7863      	ldrb	r3, [r4, #1]
 80080e2:	2b2a      	cmp	r3, #42	@ 0x2a
 80080e4:	d132      	bne.n	800814c <_vfiprintf_r+0x1ac>
 80080e6:	9b03      	ldr	r3, [sp, #12]
 80080e8:	1d1a      	adds	r2, r3, #4
 80080ea:	681b      	ldr	r3, [r3, #0]
 80080ec:	9203      	str	r2, [sp, #12]
 80080ee:	ea43 73e3 	orr.w	r3, r3, r3, asr #31
 80080f2:	3402      	adds	r4, #2
 80080f4:	9305      	str	r3, [sp, #20]
 80080f6:	f8df a0d4 	ldr.w	sl, [pc, #212]	@ 80081cc <_vfiprintf_r+0x22c>
 80080fa:	7821      	ldrb	r1, [r4, #0]
 80080fc:	2203      	movs	r2, #3
 80080fe:	4650      	mov	r0, sl
 8008100:	f7f8 f83e 	bl	8000180 <memchr>
 8008104:	b138      	cbz	r0, 8008116 <_vfiprintf_r+0x176>
 8008106:	9b04      	ldr	r3, [sp, #16]
 8008108:	eba0 000a 	sub.w	r0, r0, sl
 800810c:	2240      	movs	r2, #64	@ 0x40
 800810e:	4082      	lsls	r2, r0
 8008110:	4313      	orrs	r3, r2
 8008112:	3401      	adds	r4, #1
 8008114:	9304      	str	r3, [sp, #16]
 8008116:	f814 1b01 	ldrb.w	r1, [r4], #1
 800811a:	4829      	ldr	r0, [pc, #164]	@ (80081c0 <_vfiprintf_r+0x220>)
 800811c:	f88d 1028 	strb.w	r1, [sp, #40]	@ 0x28
 8008120:	2206      	movs	r2, #6
 8008122:	f7f8 f82d 	bl	8000180 <memchr>
 8008126:	2800      	cmp	r0, #0
 8008128:	d03f      	beq.n	80081aa <_vfiprintf_r+0x20a>
 800812a:	4b26      	ldr	r3, [pc, #152]	@ (80081c4 <_vfiprintf_r+0x224>)
 800812c:	bb1b      	cbnz	r3, 8008176 <_vfiprintf_r+0x1d6>
 800812e:	9b03      	ldr	r3, [sp, #12]
 8008130:	3307      	adds	r3, #7
 8008132:	f023 0307 	bic.w	r3, r3, #7
 8008136:	3308      	adds	r3, #8
 8008138:	9303      	str	r3, [sp, #12]
 800813a:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800813c:	443b      	add	r3, r7
 800813e:	9309      	str	r3, [sp, #36]	@ 0x24
 8008140:	e76a      	b.n	8008018 <_vfiprintf_r+0x78>
 8008142:	fb0c 3202 	mla	r2, ip, r2, r3
 8008146:	460c      	mov	r4, r1
 8008148:	2001      	movs	r0, #1
 800814a:	e7a8      	b.n	800809e <_vfiprintf_r+0xfe>
 800814c:	2300      	movs	r3, #0
 800814e:	3401      	adds	r4, #1
 8008150:	9305      	str	r3, [sp, #20]
 8008152:	4619      	mov	r1, r3
 8008154:	f04f 0c0a 	mov.w	ip, #10
 8008158:	4620      	mov	r0, r4
 800815a:	f810 2b01 	ldrb.w	r2, [r0], #1
 800815e:	3a30      	subs	r2, #48	@ 0x30
 8008160:	2a09      	cmp	r2, #9
 8008162:	d903      	bls.n	800816c <_vfiprintf_r+0x1cc>
 8008164:	2b00      	cmp	r3, #0
 8008166:	d0c6      	beq.n	80080f6 <_vfiprintf_r+0x156>
 8008168:	9105      	str	r1, [sp, #20]
 800816a:	e7c4      	b.n	80080f6 <_vfiprintf_r+0x156>
 800816c:	fb0c 2101 	mla	r1, ip, r1, r2
 8008170:	4604      	mov	r4, r0
 8008172:	2301      	movs	r3, #1
 8008174:	e7f0      	b.n	8008158 <_vfiprintf_r+0x1b8>
 8008176:	ab03      	add	r3, sp, #12
 8008178:	9300      	str	r3, [sp, #0]
 800817a:	462a      	mov	r2, r5
 800817c:	4b12      	ldr	r3, [pc, #72]	@ (80081c8 <_vfiprintf_r+0x228>)
 800817e:	a904      	add	r1, sp, #16
 8008180:	4630      	mov	r0, r6
 8008182:	f3af 8000 	nop.w
 8008186:	4607      	mov	r7, r0
 8008188:	1c78      	adds	r0, r7, #1
 800818a:	d1d6      	bne.n	800813a <_vfiprintf_r+0x19a>
 800818c:	6e6b      	ldr	r3, [r5, #100]	@ 0x64
 800818e:	07d9      	lsls	r1, r3, #31
 8008190:	d405      	bmi.n	800819e <_vfiprintf_r+0x1fe>
 8008192:	89ab      	ldrh	r3, [r5, #12]
 8008194:	059a      	lsls	r2, r3, #22
 8008196:	d402      	bmi.n	800819e <_vfiprintf_r+0x1fe>
 8008198:	6da8      	ldr	r0, [r5, #88]	@ 0x58
 800819a:	f7ff fdcf 	bl	8007d3c <__retarget_lock_release_recursive>
 800819e:	89ab      	ldrh	r3, [r5, #12]
 80081a0:	065b      	lsls	r3, r3, #25
 80081a2:	f53f af1f 	bmi.w	8007fe4 <_vfiprintf_r+0x44>
 80081a6:	9809      	ldr	r0, [sp, #36]	@ 0x24
 80081a8:	e71e      	b.n	8007fe8 <_vfiprintf_r+0x48>
 80081aa:	ab03      	add	r3, sp, #12
 80081ac:	9300      	str	r3, [sp, #0]
 80081ae:	462a      	mov	r2, r5
 80081b0:	4b05      	ldr	r3, [pc, #20]	@ (80081c8 <_vfiprintf_r+0x228>)
 80081b2:	a904      	add	r1, sp, #16
 80081b4:	4630      	mov	r0, r6
 80081b6:	f000 f879 	bl	80082ac <_printf_i>
 80081ba:	e7e4      	b.n	8008186 <_vfiprintf_r+0x1e6>
 80081bc:	08008bc4 	.word	0x08008bc4
 80081c0:	08008bce 	.word	0x08008bce
 80081c4:	00000000 	.word	0x00000000
 80081c8:	08007f7b 	.word	0x08007f7b
 80081cc:	08008bca 	.word	0x08008bca

080081d0 <_printf_common>:
 80081d0:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 80081d4:	4616      	mov	r6, r2
 80081d6:	4698      	mov	r8, r3
 80081d8:	688a      	ldr	r2, [r1, #8]
 80081da:	690b      	ldr	r3, [r1, #16]
 80081dc:	f8dd 9020 	ldr.w	r9, [sp, #32]
 80081e0:	4293      	cmp	r3, r2
 80081e2:	bfb8      	it	lt
 80081e4:	4613      	movlt	r3, r2
 80081e6:	6033      	str	r3, [r6, #0]
 80081e8:	f891 2043 	ldrb.w	r2, [r1, #67]	@ 0x43
 80081ec:	4607      	mov	r7, r0
 80081ee:	460c      	mov	r4, r1
 80081f0:	b10a      	cbz	r2, 80081f6 <_printf_common+0x26>
 80081f2:	3301      	adds	r3, #1
 80081f4:	6033      	str	r3, [r6, #0]
 80081f6:	6823      	ldr	r3, [r4, #0]
 80081f8:	0699      	lsls	r1, r3, #26
 80081fa:	bf42      	ittt	mi
 80081fc:	6833      	ldrmi	r3, [r6, #0]
 80081fe:	3302      	addmi	r3, #2
 8008200:	6033      	strmi	r3, [r6, #0]
 8008202:	6825      	ldr	r5, [r4, #0]
 8008204:	f015 0506 	ands.w	r5, r5, #6
 8008208:	d106      	bne.n	8008218 <_printf_common+0x48>
 800820a:	f104 0a19 	add.w	sl, r4, #25
 800820e:	68e3      	ldr	r3, [r4, #12]
 8008210:	6832      	ldr	r2, [r6, #0]
 8008212:	1a9b      	subs	r3, r3, r2
 8008214:	42ab      	cmp	r3, r5
 8008216:	dc26      	bgt.n	8008266 <_printf_common+0x96>
 8008218:	f894 3043 	ldrb.w	r3, [r4, #67]	@ 0x43
 800821c:	6822      	ldr	r2, [r4, #0]
 800821e:	3b00      	subs	r3, #0
 8008220:	bf18      	it	ne
 8008222:	2301      	movne	r3, #1
 8008224:	0692      	lsls	r2, r2, #26
 8008226:	d42b      	bmi.n	8008280 <_printf_common+0xb0>
 8008228:	f104 0243 	add.w	r2, r4, #67	@ 0x43
 800822c:	4641      	mov	r1, r8
 800822e:	4638      	mov	r0, r7
 8008230:	47c8      	blx	r9
 8008232:	3001      	adds	r0, #1
 8008234:	d01e      	beq.n	8008274 <_printf_common+0xa4>
 8008236:	6823      	ldr	r3, [r4, #0]
 8008238:	6922      	ldr	r2, [r4, #16]
 800823a:	f003 0306 	and.w	r3, r3, #6
 800823e:	2b04      	cmp	r3, #4
 8008240:	bf02      	ittt	eq
 8008242:	68e5      	ldreq	r5, [r4, #12]
 8008244:	6833      	ldreq	r3, [r6, #0]
 8008246:	1aed      	subeq	r5, r5, r3
 8008248:	68a3      	ldr	r3, [r4, #8]
 800824a:	bf0c      	ite	eq
 800824c:	ea25 75e5 	biceq.w	r5, r5, r5, asr #31
 8008250:	2500      	movne	r5, #0
 8008252:	4293      	cmp	r3, r2
 8008254:	bfc4      	itt	gt
 8008256:	1a9b      	subgt	r3, r3, r2
 8008258:	18ed      	addgt	r5, r5, r3
 800825a:	2600      	movs	r6, #0
 800825c:	341a      	adds	r4, #26
 800825e:	42b5      	cmp	r5, r6
 8008260:	d11a      	bne.n	8008298 <_printf_common+0xc8>
 8008262:	2000      	movs	r0, #0
 8008264:	e008      	b.n	8008278 <_printf_common+0xa8>
 8008266:	2301      	movs	r3, #1
 8008268:	4652      	mov	r2, sl
 800826a:	4641      	mov	r1, r8
 800826c:	4638      	mov	r0, r7
 800826e:	47c8      	blx	r9
 8008270:	3001      	adds	r0, #1
 8008272:	d103      	bne.n	800827c <_printf_common+0xac>
 8008274:	f04f 30ff 	mov.w	r0, #4294967295	@ 0xffffffff
 8008278:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800827c:	3501      	adds	r5, #1
 800827e:	e7c6      	b.n	800820e <_printf_common+0x3e>
 8008280:	18e1      	adds	r1, r4, r3
 8008282:	1c5a      	adds	r2, r3, #1
 8008284:	2030      	movs	r0, #48	@ 0x30
 8008286:	f881 0043 	strb.w	r0, [r1, #67]	@ 0x43
 800828a:	4422      	add	r2, r4
 800828c:	f894 1045 	ldrb.w	r1, [r4, #69]	@ 0x45
 8008290:	f882 1043 	strb.w	r1, [r2, #67]	@ 0x43
 8008294:	3302      	adds	r3, #2
 8008296:	e7c7      	b.n	8008228 <_printf_common+0x58>
 8008298:	2301      	movs	r3, #1
 800829a:	4622      	mov	r2, r4
 800829c:	4641      	mov	r1, r8
 800829e:	4638      	mov	r0, r7
 80082a0:	47c8      	blx	r9
 80082a2:	3001      	adds	r0, #1
 80082a4:	d0e6      	beq.n	8008274 <_printf_common+0xa4>
 80082a6:	3601      	adds	r6, #1
 80082a8:	e7d9      	b.n	800825e <_printf_common+0x8e>
	...

080082ac <_printf_i>:
 80082ac:	e92d 47ff 	stmdb	sp!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, lr}
 80082b0:	7e0f      	ldrb	r7, [r1, #24]
 80082b2:	9e0c      	ldr	r6, [sp, #48]	@ 0x30
 80082b4:	2f78      	cmp	r7, #120	@ 0x78
 80082b6:	4691      	mov	r9, r2
 80082b8:	4680      	mov	r8, r0
 80082ba:	460c      	mov	r4, r1
 80082bc:	469a      	mov	sl, r3
 80082be:	f101 0243 	add.w	r2, r1, #67	@ 0x43
 80082c2:	d807      	bhi.n	80082d4 <_printf_i+0x28>
 80082c4:	2f62      	cmp	r7, #98	@ 0x62
 80082c6:	d80a      	bhi.n	80082de <_printf_i+0x32>
 80082c8:	2f00      	cmp	r7, #0
 80082ca:	f000 80d1 	beq.w	8008470 <_printf_i+0x1c4>
 80082ce:	2f58      	cmp	r7, #88	@ 0x58
 80082d0:	f000 80b8 	beq.w	8008444 <_printf_i+0x198>
 80082d4:	f104 0642 	add.w	r6, r4, #66	@ 0x42
 80082d8:	f884 7042 	strb.w	r7, [r4, #66]	@ 0x42
 80082dc:	e03a      	b.n	8008354 <_printf_i+0xa8>
 80082de:	f1a7 0363 	sub.w	r3, r7, #99	@ 0x63
 80082e2:	2b15      	cmp	r3, #21
 80082e4:	d8f6      	bhi.n	80082d4 <_printf_i+0x28>
 80082e6:	a101      	add	r1, pc, #4	@ (adr r1, 80082ec <_printf_i+0x40>)
 80082e8:	f851 f023 	ldr.w	pc, [r1, r3, lsl #2]
 80082ec:	08008345 	.word	0x08008345
 80082f0:	08008359 	.word	0x08008359
 80082f4:	080082d5 	.word	0x080082d5
 80082f8:	080082d5 	.word	0x080082d5
 80082fc:	080082d5 	.word	0x080082d5
 8008300:	080082d5 	.word	0x080082d5
 8008304:	08008359 	.word	0x08008359
 8008308:	080082d5 	.word	0x080082d5
 800830c:	080082d5 	.word	0x080082d5
 8008310:	080082d5 	.word	0x080082d5
 8008314:	080082d5 	.word	0x080082d5
 8008318:	08008457 	.word	0x08008457
 800831c:	08008383 	.word	0x08008383
 8008320:	08008411 	.word	0x08008411
 8008324:	080082d5 	.word	0x080082d5
 8008328:	080082d5 	.word	0x080082d5
 800832c:	08008479 	.word	0x08008479
 8008330:	080082d5 	.word	0x080082d5
 8008334:	08008383 	.word	0x08008383
 8008338:	080082d5 	.word	0x080082d5
 800833c:	080082d5 	.word	0x080082d5
 8008340:	08008419 	.word	0x08008419
 8008344:	6833      	ldr	r3, [r6, #0]
 8008346:	1d1a      	adds	r2, r3, #4
 8008348:	681b      	ldr	r3, [r3, #0]
 800834a:	6032      	str	r2, [r6, #0]
 800834c:	f104 0642 	add.w	r6, r4, #66	@ 0x42
 8008350:	f884 3042 	strb.w	r3, [r4, #66]	@ 0x42
 8008354:	2301      	movs	r3, #1
 8008356:	e09c      	b.n	8008492 <_printf_i+0x1e6>
 8008358:	6833      	ldr	r3, [r6, #0]
 800835a:	6820      	ldr	r0, [r4, #0]
 800835c:	1d19      	adds	r1, r3, #4
 800835e:	6031      	str	r1, [r6, #0]
 8008360:	0606      	lsls	r6, r0, #24
 8008362:	d501      	bpl.n	8008368 <_printf_i+0xbc>
 8008364:	681d      	ldr	r5, [r3, #0]
 8008366:	e003      	b.n	8008370 <_printf_i+0xc4>
 8008368:	0645      	lsls	r5, r0, #25
 800836a:	d5fb      	bpl.n	8008364 <_printf_i+0xb8>
 800836c:	f9b3 5000 	ldrsh.w	r5, [r3]
 8008370:	2d00      	cmp	r5, #0
 8008372:	da03      	bge.n	800837c <_printf_i+0xd0>
 8008374:	232d      	movs	r3, #45	@ 0x2d
 8008376:	426d      	negs	r5, r5
 8008378:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 800837c:	4858      	ldr	r0, [pc, #352]	@ (80084e0 <_printf_i+0x234>)
 800837e:	230a      	movs	r3, #10
 8008380:	e011      	b.n	80083a6 <_printf_i+0xfa>
 8008382:	6821      	ldr	r1, [r4, #0]
 8008384:	6833      	ldr	r3, [r6, #0]
 8008386:	0608      	lsls	r0, r1, #24
 8008388:	f853 5b04 	ldr.w	r5, [r3], #4
 800838c:	d402      	bmi.n	8008394 <_printf_i+0xe8>
 800838e:	0649      	lsls	r1, r1, #25
 8008390:	bf48      	it	mi
 8008392:	b2ad      	uxthmi	r5, r5
 8008394:	2f6f      	cmp	r7, #111	@ 0x6f
 8008396:	4852      	ldr	r0, [pc, #328]	@ (80084e0 <_printf_i+0x234>)
 8008398:	6033      	str	r3, [r6, #0]
 800839a:	bf14      	ite	ne
 800839c:	230a      	movne	r3, #10
 800839e:	2308      	moveq	r3, #8
 80083a0:	2100      	movs	r1, #0
 80083a2:	f884 1043 	strb.w	r1, [r4, #67]	@ 0x43
 80083a6:	6866      	ldr	r6, [r4, #4]
 80083a8:	60a6      	str	r6, [r4, #8]
 80083aa:	2e00      	cmp	r6, #0
 80083ac:	db05      	blt.n	80083ba <_printf_i+0x10e>
 80083ae:	6821      	ldr	r1, [r4, #0]
 80083b0:	432e      	orrs	r6, r5
 80083b2:	f021 0104 	bic.w	r1, r1, #4
 80083b6:	6021      	str	r1, [r4, #0]
 80083b8:	d04b      	beq.n	8008452 <_printf_i+0x1a6>
 80083ba:	4616      	mov	r6, r2
 80083bc:	fbb5 f1f3 	udiv	r1, r5, r3
 80083c0:	fb03 5711 	mls	r7, r3, r1, r5
 80083c4:	5dc7      	ldrb	r7, [r0, r7]
 80083c6:	f806 7d01 	strb.w	r7, [r6, #-1]!
 80083ca:	462f      	mov	r7, r5
 80083cc:	42bb      	cmp	r3, r7
 80083ce:	460d      	mov	r5, r1
 80083d0:	d9f4      	bls.n	80083bc <_printf_i+0x110>
 80083d2:	2b08      	cmp	r3, #8
 80083d4:	d10b      	bne.n	80083ee <_printf_i+0x142>
 80083d6:	6823      	ldr	r3, [r4, #0]
 80083d8:	07df      	lsls	r7, r3, #31
 80083da:	d508      	bpl.n	80083ee <_printf_i+0x142>
 80083dc:	6923      	ldr	r3, [r4, #16]
 80083de:	6861      	ldr	r1, [r4, #4]
 80083e0:	4299      	cmp	r1, r3
 80083e2:	bfde      	ittt	le
 80083e4:	2330      	movle	r3, #48	@ 0x30
 80083e6:	f806 3c01 	strble.w	r3, [r6, #-1]
 80083ea:	f106 36ff 	addle.w	r6, r6, #4294967295	@ 0xffffffff
 80083ee:	1b92      	subs	r2, r2, r6
 80083f0:	6122      	str	r2, [r4, #16]
 80083f2:	f8cd a000 	str.w	sl, [sp]
 80083f6:	464b      	mov	r3, r9
 80083f8:	aa03      	add	r2, sp, #12
 80083fa:	4621      	mov	r1, r4
 80083fc:	4640      	mov	r0, r8
 80083fe:	f7ff fee7 	bl	80081d0 <_printf_common>
 8008402:	3001      	adds	r0, #1
 8008404:	d14a      	bne.n	800849c <_printf_i+0x1f0>
 8008406:	f04f 30ff 	mov.w	r0, #4294967295	@ 0xffffffff
 800840a:	b004      	add	sp, #16
 800840c:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8008410:	6823      	ldr	r3, [r4, #0]
 8008412:	f043 0320 	orr.w	r3, r3, #32
 8008416:	6023      	str	r3, [r4, #0]
 8008418:	4832      	ldr	r0, [pc, #200]	@ (80084e4 <_printf_i+0x238>)
 800841a:	2778      	movs	r7, #120	@ 0x78
 800841c:	f884 7045 	strb.w	r7, [r4, #69]	@ 0x45
 8008420:	6823      	ldr	r3, [r4, #0]
 8008422:	6831      	ldr	r1, [r6, #0]
 8008424:	061f      	lsls	r7, r3, #24
 8008426:	f851 5b04 	ldr.w	r5, [r1], #4
 800842a:	d402      	bmi.n	8008432 <_printf_i+0x186>
 800842c:	065f      	lsls	r7, r3, #25
 800842e:	bf48      	it	mi
 8008430:	b2ad      	uxthmi	r5, r5
 8008432:	6031      	str	r1, [r6, #0]
 8008434:	07d9      	lsls	r1, r3, #31
 8008436:	bf44      	itt	mi
 8008438:	f043 0320 	orrmi.w	r3, r3, #32
 800843c:	6023      	strmi	r3, [r4, #0]
 800843e:	b11d      	cbz	r5, 8008448 <_printf_i+0x19c>
 8008440:	2310      	movs	r3, #16
 8008442:	e7ad      	b.n	80083a0 <_printf_i+0xf4>
 8008444:	4826      	ldr	r0, [pc, #152]	@ (80084e0 <_printf_i+0x234>)
 8008446:	e7e9      	b.n	800841c <_printf_i+0x170>
 8008448:	6823      	ldr	r3, [r4, #0]
 800844a:	f023 0320 	bic.w	r3, r3, #32
 800844e:	6023      	str	r3, [r4, #0]
 8008450:	e7f6      	b.n	8008440 <_printf_i+0x194>
 8008452:	4616      	mov	r6, r2
 8008454:	e7bd      	b.n	80083d2 <_printf_i+0x126>
 8008456:	6833      	ldr	r3, [r6, #0]
 8008458:	6825      	ldr	r5, [r4, #0]
 800845a:	6961      	ldr	r1, [r4, #20]
 800845c:	1d18      	adds	r0, r3, #4
 800845e:	6030      	str	r0, [r6, #0]
 8008460:	062e      	lsls	r6, r5, #24
 8008462:	681b      	ldr	r3, [r3, #0]
 8008464:	d501      	bpl.n	800846a <_printf_i+0x1be>
 8008466:	6019      	str	r1, [r3, #0]
 8008468:	e002      	b.n	8008470 <_printf_i+0x1c4>
 800846a:	0668      	lsls	r0, r5, #25
 800846c:	d5fb      	bpl.n	8008466 <_printf_i+0x1ba>
 800846e:	8019      	strh	r1, [r3, #0]
 8008470:	2300      	movs	r3, #0
 8008472:	6123      	str	r3, [r4, #16]
 8008474:	4616      	mov	r6, r2
 8008476:	e7bc      	b.n	80083f2 <_printf_i+0x146>
 8008478:	6833      	ldr	r3, [r6, #0]
 800847a:	1d1a      	adds	r2, r3, #4
 800847c:	6032      	str	r2, [r6, #0]
 800847e:	681e      	ldr	r6, [r3, #0]
 8008480:	6862      	ldr	r2, [r4, #4]
 8008482:	2100      	movs	r1, #0
 8008484:	4630      	mov	r0, r6
 8008486:	f7f7 fe7b 	bl	8000180 <memchr>
 800848a:	b108      	cbz	r0, 8008490 <_printf_i+0x1e4>
 800848c:	1b80      	subs	r0, r0, r6
 800848e:	6060      	str	r0, [r4, #4]
 8008490:	6863      	ldr	r3, [r4, #4]
 8008492:	6123      	str	r3, [r4, #16]
 8008494:	2300      	movs	r3, #0
 8008496:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 800849a:	e7aa      	b.n	80083f2 <_printf_i+0x146>
 800849c:	6923      	ldr	r3, [r4, #16]
 800849e:	4632      	mov	r2, r6
 80084a0:	4649      	mov	r1, r9
 80084a2:	4640      	mov	r0, r8
 80084a4:	47d0      	blx	sl
 80084a6:	3001      	adds	r0, #1
 80084a8:	d0ad      	beq.n	8008406 <_printf_i+0x15a>
 80084aa:	6823      	ldr	r3, [r4, #0]
 80084ac:	079b      	lsls	r3, r3, #30
 80084ae:	d413      	bmi.n	80084d8 <_printf_i+0x22c>
 80084b0:	68e0      	ldr	r0, [r4, #12]
 80084b2:	9b03      	ldr	r3, [sp, #12]
 80084b4:	4298      	cmp	r0, r3
 80084b6:	bfb8      	it	lt
 80084b8:	4618      	movlt	r0, r3
 80084ba:	e7a6      	b.n	800840a <_printf_i+0x15e>
 80084bc:	2301      	movs	r3, #1
 80084be:	4632      	mov	r2, r6
 80084c0:	4649      	mov	r1, r9
 80084c2:	4640      	mov	r0, r8
 80084c4:	47d0      	blx	sl
 80084c6:	3001      	adds	r0, #1
 80084c8:	d09d      	beq.n	8008406 <_printf_i+0x15a>
 80084ca:	3501      	adds	r5, #1
 80084cc:	68e3      	ldr	r3, [r4, #12]
 80084ce:	9903      	ldr	r1, [sp, #12]
 80084d0:	1a5b      	subs	r3, r3, r1
 80084d2:	42ab      	cmp	r3, r5
 80084d4:	dcf2      	bgt.n	80084bc <_printf_i+0x210>
 80084d6:	e7eb      	b.n	80084b0 <_printf_i+0x204>
 80084d8:	2500      	movs	r5, #0
 80084da:	f104 0619 	add.w	r6, r4, #25
 80084de:	e7f5      	b.n	80084cc <_printf_i+0x220>
 80084e0:	08008bd5 	.word	0x08008bd5
 80084e4:	08008be6 	.word	0x08008be6

080084e8 <__sflush_r>:
 80084e8:	f9b1 200c 	ldrsh.w	r2, [r1, #12]
 80084ec:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 80084f0:	0716      	lsls	r6, r2, #28
 80084f2:	4605      	mov	r5, r0
 80084f4:	460c      	mov	r4, r1
 80084f6:	d454      	bmi.n	80085a2 <__sflush_r+0xba>
 80084f8:	684b      	ldr	r3, [r1, #4]
 80084fa:	2b00      	cmp	r3, #0
 80084fc:	dc02      	bgt.n	8008504 <__sflush_r+0x1c>
 80084fe:	6c0b      	ldr	r3, [r1, #64]	@ 0x40
 8008500:	2b00      	cmp	r3, #0
 8008502:	dd48      	ble.n	8008596 <__sflush_r+0xae>
 8008504:	6ae6      	ldr	r6, [r4, #44]	@ 0x2c
 8008506:	2e00      	cmp	r6, #0
 8008508:	d045      	beq.n	8008596 <__sflush_r+0xae>
 800850a:	2300      	movs	r3, #0
 800850c:	f412 5280 	ands.w	r2, r2, #4096	@ 0x1000
 8008510:	682f      	ldr	r7, [r5, #0]
 8008512:	6a21      	ldr	r1, [r4, #32]
 8008514:	602b      	str	r3, [r5, #0]
 8008516:	d030      	beq.n	800857a <__sflush_r+0x92>
 8008518:	6d62      	ldr	r2, [r4, #84]	@ 0x54
 800851a:	89a3      	ldrh	r3, [r4, #12]
 800851c:	0759      	lsls	r1, r3, #29
 800851e:	d505      	bpl.n	800852c <__sflush_r+0x44>
 8008520:	6863      	ldr	r3, [r4, #4]
 8008522:	1ad2      	subs	r2, r2, r3
 8008524:	6b63      	ldr	r3, [r4, #52]	@ 0x34
 8008526:	b10b      	cbz	r3, 800852c <__sflush_r+0x44>
 8008528:	6c23      	ldr	r3, [r4, #64]	@ 0x40
 800852a:	1ad2      	subs	r2, r2, r3
 800852c:	2300      	movs	r3, #0
 800852e:	6ae6      	ldr	r6, [r4, #44]	@ 0x2c
 8008530:	6a21      	ldr	r1, [r4, #32]
 8008532:	4628      	mov	r0, r5
 8008534:	47b0      	blx	r6
 8008536:	1c43      	adds	r3, r0, #1
 8008538:	89a3      	ldrh	r3, [r4, #12]
 800853a:	d106      	bne.n	800854a <__sflush_r+0x62>
 800853c:	6829      	ldr	r1, [r5, #0]
 800853e:	291d      	cmp	r1, #29
 8008540:	d82b      	bhi.n	800859a <__sflush_r+0xb2>
 8008542:	4a2a      	ldr	r2, [pc, #168]	@ (80085ec <__sflush_r+0x104>)
 8008544:	40ca      	lsrs	r2, r1
 8008546:	07d6      	lsls	r6, r2, #31
 8008548:	d527      	bpl.n	800859a <__sflush_r+0xb2>
 800854a:	2200      	movs	r2, #0
 800854c:	6062      	str	r2, [r4, #4]
 800854e:	04d9      	lsls	r1, r3, #19
 8008550:	6922      	ldr	r2, [r4, #16]
 8008552:	6022      	str	r2, [r4, #0]
 8008554:	d504      	bpl.n	8008560 <__sflush_r+0x78>
 8008556:	1c42      	adds	r2, r0, #1
 8008558:	d101      	bne.n	800855e <__sflush_r+0x76>
 800855a:	682b      	ldr	r3, [r5, #0]
 800855c:	b903      	cbnz	r3, 8008560 <__sflush_r+0x78>
 800855e:	6560      	str	r0, [r4, #84]	@ 0x54
 8008560:	6b61      	ldr	r1, [r4, #52]	@ 0x34
 8008562:	602f      	str	r7, [r5, #0]
 8008564:	b1b9      	cbz	r1, 8008596 <__sflush_r+0xae>
 8008566:	f104 0344 	add.w	r3, r4, #68	@ 0x44
 800856a:	4299      	cmp	r1, r3
 800856c:	d002      	beq.n	8008574 <__sflush_r+0x8c>
 800856e:	4628      	mov	r0, r5
 8008570:	f7ff fbf4 	bl	8007d5c <_free_r>
 8008574:	2300      	movs	r3, #0
 8008576:	6363      	str	r3, [r4, #52]	@ 0x34
 8008578:	e00d      	b.n	8008596 <__sflush_r+0xae>
 800857a:	2301      	movs	r3, #1
 800857c:	4628      	mov	r0, r5
 800857e:	47b0      	blx	r6
 8008580:	4602      	mov	r2, r0
 8008582:	1c50      	adds	r0, r2, #1
 8008584:	d1c9      	bne.n	800851a <__sflush_r+0x32>
 8008586:	682b      	ldr	r3, [r5, #0]
 8008588:	2b00      	cmp	r3, #0
 800858a:	d0c6      	beq.n	800851a <__sflush_r+0x32>
 800858c:	2b1d      	cmp	r3, #29
 800858e:	d001      	beq.n	8008594 <__sflush_r+0xac>
 8008590:	2b16      	cmp	r3, #22
 8008592:	d11e      	bne.n	80085d2 <__sflush_r+0xea>
 8008594:	602f      	str	r7, [r5, #0]
 8008596:	2000      	movs	r0, #0
 8008598:	e022      	b.n	80085e0 <__sflush_r+0xf8>
 800859a:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 800859e:	b21b      	sxth	r3, r3
 80085a0:	e01b      	b.n	80085da <__sflush_r+0xf2>
 80085a2:	690f      	ldr	r7, [r1, #16]
 80085a4:	2f00      	cmp	r7, #0
 80085a6:	d0f6      	beq.n	8008596 <__sflush_r+0xae>
 80085a8:	0793      	lsls	r3, r2, #30
 80085aa:	680e      	ldr	r6, [r1, #0]
 80085ac:	bf08      	it	eq
 80085ae:	694b      	ldreq	r3, [r1, #20]
 80085b0:	600f      	str	r7, [r1, #0]
 80085b2:	bf18      	it	ne
 80085b4:	2300      	movne	r3, #0
 80085b6:	eba6 0807 	sub.w	r8, r6, r7
 80085ba:	608b      	str	r3, [r1, #8]
 80085bc:	f1b8 0f00 	cmp.w	r8, #0
 80085c0:	dde9      	ble.n	8008596 <__sflush_r+0xae>
 80085c2:	6a21      	ldr	r1, [r4, #32]
 80085c4:	6aa6      	ldr	r6, [r4, #40]	@ 0x28
 80085c6:	4643      	mov	r3, r8
 80085c8:	463a      	mov	r2, r7
 80085ca:	4628      	mov	r0, r5
 80085cc:	47b0      	blx	r6
 80085ce:	2800      	cmp	r0, #0
 80085d0:	dc08      	bgt.n	80085e4 <__sflush_r+0xfc>
 80085d2:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 80085d6:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 80085da:	81a3      	strh	r3, [r4, #12]
 80085dc:	f04f 30ff 	mov.w	r0, #4294967295	@ 0xffffffff
 80085e0:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 80085e4:	4407      	add	r7, r0
 80085e6:	eba8 0800 	sub.w	r8, r8, r0
 80085ea:	e7e7      	b.n	80085bc <__sflush_r+0xd4>
 80085ec:	20400001 	.word	0x20400001

080085f0 <_fflush_r>:
 80085f0:	b538      	push	{r3, r4, r5, lr}
 80085f2:	690b      	ldr	r3, [r1, #16]
 80085f4:	4605      	mov	r5, r0
 80085f6:	460c      	mov	r4, r1
 80085f8:	b913      	cbnz	r3, 8008600 <_fflush_r+0x10>
 80085fa:	2500      	movs	r5, #0
 80085fc:	4628      	mov	r0, r5
 80085fe:	bd38      	pop	{r3, r4, r5, pc}
 8008600:	b118      	cbz	r0, 800860a <_fflush_r+0x1a>
 8008602:	6a03      	ldr	r3, [r0, #32]
 8008604:	b90b      	cbnz	r3, 800860a <_fflush_r+0x1a>
 8008606:	f7ff f93b 	bl	8007880 <__sinit>
 800860a:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 800860e:	2b00      	cmp	r3, #0
 8008610:	d0f3      	beq.n	80085fa <_fflush_r+0xa>
 8008612:	6e62      	ldr	r2, [r4, #100]	@ 0x64
 8008614:	07d0      	lsls	r0, r2, #31
 8008616:	d404      	bmi.n	8008622 <_fflush_r+0x32>
 8008618:	0599      	lsls	r1, r3, #22
 800861a:	d402      	bmi.n	8008622 <_fflush_r+0x32>
 800861c:	6da0      	ldr	r0, [r4, #88]	@ 0x58
 800861e:	f7ff fb8c 	bl	8007d3a <__retarget_lock_acquire_recursive>
 8008622:	4628      	mov	r0, r5
 8008624:	4621      	mov	r1, r4
 8008626:	f7ff ff5f 	bl	80084e8 <__sflush_r>
 800862a:	6e63      	ldr	r3, [r4, #100]	@ 0x64
 800862c:	07da      	lsls	r2, r3, #31
 800862e:	4605      	mov	r5, r0
 8008630:	d4e4      	bmi.n	80085fc <_fflush_r+0xc>
 8008632:	89a3      	ldrh	r3, [r4, #12]
 8008634:	059b      	lsls	r3, r3, #22
 8008636:	d4e1      	bmi.n	80085fc <_fflush_r+0xc>
 8008638:	6da0      	ldr	r0, [r4, #88]	@ 0x58
 800863a:	f7ff fb7f 	bl	8007d3c <__retarget_lock_release_recursive>
 800863e:	e7dd      	b.n	80085fc <_fflush_r+0xc>

08008640 <__swhatbuf_r>:
 8008640:	b570      	push	{r4, r5, r6, lr}
 8008642:	460c      	mov	r4, r1
 8008644:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8008648:	2900      	cmp	r1, #0
 800864a:	b096      	sub	sp, #88	@ 0x58
 800864c:	4615      	mov	r5, r2
 800864e:	461e      	mov	r6, r3
 8008650:	da0d      	bge.n	800866e <__swhatbuf_r+0x2e>
 8008652:	89a3      	ldrh	r3, [r4, #12]
 8008654:	f013 0f80 	tst.w	r3, #128	@ 0x80
 8008658:	f04f 0100 	mov.w	r1, #0
 800865c:	bf14      	ite	ne
 800865e:	2340      	movne	r3, #64	@ 0x40
 8008660:	f44f 6380 	moveq.w	r3, #1024	@ 0x400
 8008664:	2000      	movs	r0, #0
 8008666:	6031      	str	r1, [r6, #0]
 8008668:	602b      	str	r3, [r5, #0]
 800866a:	b016      	add	sp, #88	@ 0x58
 800866c:	bd70      	pop	{r4, r5, r6, pc}
 800866e:	466a      	mov	r2, sp
 8008670:	f000 f87c 	bl	800876c <_fstat_r>
 8008674:	2800      	cmp	r0, #0
 8008676:	dbec      	blt.n	8008652 <__swhatbuf_r+0x12>
 8008678:	9901      	ldr	r1, [sp, #4]
 800867a:	f401 4170 	and.w	r1, r1, #61440	@ 0xf000
 800867e:	f5a1 5300 	sub.w	r3, r1, #8192	@ 0x2000
 8008682:	4259      	negs	r1, r3
 8008684:	4159      	adcs	r1, r3
 8008686:	f44f 6380 	mov.w	r3, #1024	@ 0x400
 800868a:	e7eb      	b.n	8008664 <__swhatbuf_r+0x24>

0800868c <__smakebuf_r>:
 800868c:	898b      	ldrh	r3, [r1, #12]
 800868e:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 8008690:	079d      	lsls	r5, r3, #30
 8008692:	4606      	mov	r6, r0
 8008694:	460c      	mov	r4, r1
 8008696:	d507      	bpl.n	80086a8 <__smakebuf_r+0x1c>
 8008698:	f104 0347 	add.w	r3, r4, #71	@ 0x47
 800869c:	6023      	str	r3, [r4, #0]
 800869e:	6123      	str	r3, [r4, #16]
 80086a0:	2301      	movs	r3, #1
 80086a2:	6163      	str	r3, [r4, #20]
 80086a4:	b003      	add	sp, #12
 80086a6:	bdf0      	pop	{r4, r5, r6, r7, pc}
 80086a8:	ab01      	add	r3, sp, #4
 80086aa:	466a      	mov	r2, sp
 80086ac:	f7ff ffc8 	bl	8008640 <__swhatbuf_r>
 80086b0:	9f00      	ldr	r7, [sp, #0]
 80086b2:	4605      	mov	r5, r0
 80086b4:	4639      	mov	r1, r7
 80086b6:	4630      	mov	r0, r6
 80086b8:	f7ff fbbc 	bl	8007e34 <_malloc_r>
 80086bc:	b948      	cbnz	r0, 80086d2 <__smakebuf_r+0x46>
 80086be:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 80086c2:	059a      	lsls	r2, r3, #22
 80086c4:	d4ee      	bmi.n	80086a4 <__smakebuf_r+0x18>
 80086c6:	f023 0303 	bic.w	r3, r3, #3
 80086ca:	f043 0302 	orr.w	r3, r3, #2
 80086ce:	81a3      	strh	r3, [r4, #12]
 80086d0:	e7e2      	b.n	8008698 <__smakebuf_r+0xc>
 80086d2:	89a3      	ldrh	r3, [r4, #12]
 80086d4:	6020      	str	r0, [r4, #0]
 80086d6:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 80086da:	81a3      	strh	r3, [r4, #12]
 80086dc:	9b01      	ldr	r3, [sp, #4]
 80086de:	e9c4 0704 	strd	r0, r7, [r4, #16]
 80086e2:	b15b      	cbz	r3, 80086fc <__smakebuf_r+0x70>
 80086e4:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 80086e8:	4630      	mov	r0, r6
 80086ea:	f000 f851 	bl	8008790 <_isatty_r>
 80086ee:	b128      	cbz	r0, 80086fc <__smakebuf_r+0x70>
 80086f0:	89a3      	ldrh	r3, [r4, #12]
 80086f2:	f023 0303 	bic.w	r3, r3, #3
 80086f6:	f043 0301 	orr.w	r3, r3, #1
 80086fa:	81a3      	strh	r3, [r4, #12]
 80086fc:	89a3      	ldrh	r3, [r4, #12]
 80086fe:	431d      	orrs	r5, r3
 8008700:	81a5      	strh	r5, [r4, #12]
 8008702:	e7cf      	b.n	80086a4 <__smakebuf_r+0x18>

08008704 <_putc_r>:
 8008704:	b570      	push	{r4, r5, r6, lr}
 8008706:	460d      	mov	r5, r1
 8008708:	4614      	mov	r4, r2
 800870a:	4606      	mov	r6, r0
 800870c:	b118      	cbz	r0, 8008716 <_putc_r+0x12>
 800870e:	6a03      	ldr	r3, [r0, #32]
 8008710:	b90b      	cbnz	r3, 8008716 <_putc_r+0x12>
 8008712:	f7ff f8b5 	bl	8007880 <__sinit>
 8008716:	6e63      	ldr	r3, [r4, #100]	@ 0x64
 8008718:	07d8      	lsls	r0, r3, #31
 800871a:	d405      	bmi.n	8008728 <_putc_r+0x24>
 800871c:	89a3      	ldrh	r3, [r4, #12]
 800871e:	0599      	lsls	r1, r3, #22
 8008720:	d402      	bmi.n	8008728 <_putc_r+0x24>
 8008722:	6da0      	ldr	r0, [r4, #88]	@ 0x58
 8008724:	f7ff fb09 	bl	8007d3a <__retarget_lock_acquire_recursive>
 8008728:	68a3      	ldr	r3, [r4, #8]
 800872a:	3b01      	subs	r3, #1
 800872c:	2b00      	cmp	r3, #0
 800872e:	60a3      	str	r3, [r4, #8]
 8008730:	da05      	bge.n	800873e <_putc_r+0x3a>
 8008732:	69a2      	ldr	r2, [r4, #24]
 8008734:	4293      	cmp	r3, r2
 8008736:	db12      	blt.n	800875e <_putc_r+0x5a>
 8008738:	b2eb      	uxtb	r3, r5
 800873a:	2b0a      	cmp	r3, #10
 800873c:	d00f      	beq.n	800875e <_putc_r+0x5a>
 800873e:	6823      	ldr	r3, [r4, #0]
 8008740:	1c5a      	adds	r2, r3, #1
 8008742:	6022      	str	r2, [r4, #0]
 8008744:	701d      	strb	r5, [r3, #0]
 8008746:	b2ed      	uxtb	r5, r5
 8008748:	6e63      	ldr	r3, [r4, #100]	@ 0x64
 800874a:	07da      	lsls	r2, r3, #31
 800874c:	d405      	bmi.n	800875a <_putc_r+0x56>
 800874e:	89a3      	ldrh	r3, [r4, #12]
 8008750:	059b      	lsls	r3, r3, #22
 8008752:	d402      	bmi.n	800875a <_putc_r+0x56>
 8008754:	6da0      	ldr	r0, [r4, #88]	@ 0x58
 8008756:	f7ff faf1 	bl	8007d3c <__retarget_lock_release_recursive>
 800875a:	4628      	mov	r0, r5
 800875c:	bd70      	pop	{r4, r5, r6, pc}
 800875e:	4629      	mov	r1, r5
 8008760:	4622      	mov	r2, r4
 8008762:	4630      	mov	r0, r6
 8008764:	f7ff f97d 	bl	8007a62 <__swbuf_r>
 8008768:	4605      	mov	r5, r0
 800876a:	e7ed      	b.n	8008748 <_putc_r+0x44>

0800876c <_fstat_r>:
 800876c:	b538      	push	{r3, r4, r5, lr}
 800876e:	4d07      	ldr	r5, [pc, #28]	@ (800878c <_fstat_r+0x20>)
 8008770:	2300      	movs	r3, #0
 8008772:	4604      	mov	r4, r0
 8008774:	4608      	mov	r0, r1
 8008776:	4611      	mov	r1, r2
 8008778:	602b      	str	r3, [r5, #0]
 800877a:	f7f8 fd02 	bl	8001182 <_fstat>
 800877e:	1c43      	adds	r3, r0, #1
 8008780:	d102      	bne.n	8008788 <_fstat_r+0x1c>
 8008782:	682b      	ldr	r3, [r5, #0]
 8008784:	b103      	cbz	r3, 8008788 <_fstat_r+0x1c>
 8008786:	6023      	str	r3, [r4, #0]
 8008788:	bd38      	pop	{r3, r4, r5, pc}
 800878a:	bf00      	nop
 800878c:	20001d80 	.word	0x20001d80

08008790 <_isatty_r>:
 8008790:	b538      	push	{r3, r4, r5, lr}
 8008792:	4d06      	ldr	r5, [pc, #24]	@ (80087ac <_isatty_r+0x1c>)
 8008794:	2300      	movs	r3, #0
 8008796:	4604      	mov	r4, r0
 8008798:	4608      	mov	r0, r1
 800879a:	602b      	str	r3, [r5, #0]
 800879c:	f7f8 fd01 	bl	80011a2 <_isatty>
 80087a0:	1c43      	adds	r3, r0, #1
 80087a2:	d102      	bne.n	80087aa <_isatty_r+0x1a>
 80087a4:	682b      	ldr	r3, [r5, #0]
 80087a6:	b103      	cbz	r3, 80087aa <_isatty_r+0x1a>
 80087a8:	6023      	str	r3, [r4, #0]
 80087aa:	bd38      	pop	{r3, r4, r5, pc}
 80087ac:	20001d80 	.word	0x20001d80

080087b0 <_sbrk_r>:
 80087b0:	b538      	push	{r3, r4, r5, lr}
 80087b2:	4d06      	ldr	r5, [pc, #24]	@ (80087cc <_sbrk_r+0x1c>)
 80087b4:	2300      	movs	r3, #0
 80087b6:	4604      	mov	r4, r0
 80087b8:	4608      	mov	r0, r1
 80087ba:	602b      	str	r3, [r5, #0]
 80087bc:	f7f8 fd0a 	bl	80011d4 <_sbrk>
 80087c0:	1c43      	adds	r3, r0, #1
 80087c2:	d102      	bne.n	80087ca <_sbrk_r+0x1a>
 80087c4:	682b      	ldr	r3, [r5, #0]
 80087c6:	b103      	cbz	r3, 80087ca <_sbrk_r+0x1a>
 80087c8:	6023      	str	r3, [r4, #0]
 80087ca:	bd38      	pop	{r3, r4, r5, pc}
 80087cc:	20001d80 	.word	0x20001d80

080087d0 <_init>:
 80087d0:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 80087d2:	bf00      	nop
 80087d4:	bcf8      	pop	{r3, r4, r5, r6, r7}
 80087d6:	bc08      	pop	{r3}
 80087d8:	469e      	mov	lr, r3
 80087da:	4770      	bx	lr

080087dc <_fini>:
 80087dc:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 80087de:	bf00      	nop
 80087e0:	bcf8      	pop	{r3, r4, r5, r6, r7}
 80087e2:	bc08      	pop	{r3}
 80087e4:	469e      	mov	lr, r3
 80087e6:	4770      	bx	lr
