// Seed: 3936304301
module module_0;
  logic id_1 = id_1;
endmodule
module module_1 #(
    parameter id_0 = 32'd82,
    parameter id_1 = 32'd42
) (
    input uwire _id_0,
    input wand  _id_1
    , id_3
);
  wire id_4;
  struct packed {
    logic [id_1 : id_0  -  -1] id_5;
    logic id_6;
  }
      id_7, id_8 = "" * id_7.id_6;
  module_0 modCall_1 ();
  wire id_9;
  assign id_7.id_5 = 1;
endmodule
module module_2 (
    output supply0 id_0,
    input tri0 id_1,
    input supply0 id_2,
    input wire id_3,
    input tri1 id_4,
    output wire id_5,
    input wand id_6,
    output tri1 id_7,
    output tri1 id_8,
    output uwire id_9,
    output wire id_10
);
endmodule
module module_3 (
    input tri1 id_0,
    input tri id_1,
    input uwire id_2,
    input uwire id_3,
    input tri0 id_4,
    input tri id_5
    , id_26,
    input uwire id_6,
    output wand id_7,
    output uwire id_8,
    output tri id_9,
    input tri0 id_10,
    input wand id_11,
    input wor id_12,
    output tri0 id_13,
    input tri id_14,
    output tri0 id_15,
    output tri0 id_16,
    input uwire id_17,
    input wand id_18,
    input supply1 id_19,
    input supply0 id_20,
    input wor id_21,
    input wor id_22,
    input wand id_23,
    output wire id_24
);
  wire id_27;
  assign id_26[1'd0] = id_19;
  wire [-1 : 1] id_28;
  module_2 modCall_1 (
      id_8,
      id_22,
      id_4,
      id_1,
      id_6,
      id_13,
      id_3,
      id_24,
      id_24,
      id_9,
      id_16
  );
  assign modCall_1.id_6 = 0;
endmodule
