
State Machine - |Riscv_Multi_Cycle|Data_Path:DataPath|UART:uart_0|UART_RX:RX|FSM_UART_rx:FSM_rx|Rx_state
Name Rx_state.STOP Rx_state.RX_BITS Rx_state.RESET_TIM Rx_state.WAIT_RX Rx_state.START_R Rx_state.INI_R 
Rx_state.INI_R 0 0 0 0 0 0 
Rx_state.START_R 0 0 0 0 1 1 
Rx_state.WAIT_RX 0 0 0 1 0 1 
Rx_state.RESET_TIM 0 0 1 0 0 1 
Rx_state.RX_BITS 0 1 0 0 0 1 
Rx_state.STOP 1 0 0 0 0 1 

State Machine - |Riscv_Multi_Cycle|Data_Path:DataPath|UART:uart_0|UART_TX:TX|FSM_UART_tx:FSM_tx|Tx_state
Name Tx_state.WAIT_TX Tx_state.TX_BITS_T Tx_state.START_T Tx_state.INI_T Tx_state.STOP_T 
Tx_state.INI_T 0 0 0 0 0 
Tx_state.START_T 0 0 1 1 0 
Tx_state.TX_BITS_T 0 1 0 1 0 
Tx_state.WAIT_TX 1 0 0 1 0 
Tx_state.STOP_T 0 0 0 1 1 

State Machine - |Riscv_Multi_Cycle|Control_Unit:Control|Control_Signals:State_and_Signals|state
Name state.JALR state.WB_J state.SW state.LW state.M_WB state.WB_I state.WB_R state.EX_R_MUL state.EX_U_AUIPC state.LWSW state.BNE state.BEQ state.JAL state.EX_I state.EX_R state.ID state.IF 
state.IF 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 
state.ID 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 1 1 
state.EX_R 0 0 0 0 0 0 0 0 0 0 0 0 0 0 1 0 1 
state.EX_I 0 0 0 0 0 0 0 0 0 0 0 0 0 1 0 0 1 
state.JAL 0 0 0 0 0 0 0 0 0 0 0 0 1 0 0 0 1 
state.BEQ 0 0 0 0 0 0 0 0 0 0 0 1 0 0 0 0 1 
state.BNE 0 0 0 0 0 0 0 0 0 0 1 0 0 0 0 0 1 
state.LWSW 0 0 0 0 0 0 0 0 0 1 0 0 0 0 0 0 1 
state.EX_U_AUIPC 0 0 0 0 0 0 0 0 1 0 0 0 0 0 0 0 1 
state.EX_R_MUL 0 0 0 0 0 0 0 1 0 0 0 0 0 0 0 0 1 
state.WB_R 0 0 0 0 0 0 1 0 0 0 0 0 0 0 0 0 1 
state.WB_I 0 0 0 0 0 1 0 0 0 0 0 0 0 0 0 0 1 
state.M_WB 0 0 0 0 1 0 0 0 0 0 0 0 0 0 0 0 1 
state.LW 0 0 0 1 0 0 0 0 0 0 0 0 0 0 0 0 1 
state.SW 0 0 1 0 0 0 0 0 0 0 0 0 0 0 0 0 1 
state.WB_J 0 1 0 0 0 0 0 0 0 0 0 0 0 0 0 0 1 
state.JALR 1 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 1 
