{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1477271380791 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 16.0.0 Build 211 04/27/2016 SJ Lite Edition " "Version 16.0.0 Build 211 04/27/2016 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1477271380797 ""} { "Info" "IQEXE_START_BANNER_TIME" "Sun Oct 23 23:09:40 2016 " "Processing started: Sun Oct 23 23:09:40 2016" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1477271380797 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1477271380797 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off QuartusProject -c topModuleDevice " "Command: quartus_map --read_settings_files=on --write_settings_files=off QuartusProject -c topModuleDevice" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1477271380797 ""}
{ "Warning" "WACF_MISSING_TCL_FILE" "../ProcessorAntares/src/memory/memory.qip " "Tcl Script File ../ProcessorAntares/src/memory/memory.qip not found" { { "Info" "IACF_ACF_ASSIGNMENT_INFO" "set_global_assignment -name QIP_FILE ../ProcessorAntares/src/memory/memory.qip " "set_global_assignment -name QIP_FILE ../ProcessorAntares/src/memory/memory.qip" {  } {  } 0 125063 "%1!s!" 0 0 "Design Software" 0 -1 1477271381116 ""}  } {  } 0 125092 "Tcl Script File %1!s! not found" 0 0 "Analysis & Synthesis" 0 -1 1477271381116 ""}
{ "Warning" "WQCU_PARALLEL_NO_LICENSE" "" "Parallel compilation is not licensed and has been disabled" {  } {  } 0 20028 "Parallel compilation is not licensed and has been disabled" 0 0 "Analysis & Synthesis" 0 -1 1477271381474 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/downloads/tec499-t03-antares-r2-master/processorantares/src/device/pll.v 1 1 " "Found 1 design units, including 1 entities, in source file /downloads/tec499-t03-antares-r2-master/processorantares/src/device/pll.v" { { "Info" "ISGN_ENTITY_NAME" "1 PLL " "Found entity 1: PLL" {  } { { "../ProcessorAntares/src/device/PLL.v" "" { Text "D:/Downloads/Tec499-T03-Antares-R2-master/ProcessorAntares/src/device/PLL.v" 40 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1477271414257 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1477271414257 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/downloads/tec499-t03-antares-r2-master/processorantares/src/device/monitor.v 1 1 " "Found 1 design units, including 1 entities, in source file /downloads/tec499-t03-antares-r2-master/processorantares/src/device/monitor.v" { { "Info" "ISGN_ENTITY_NAME" "1 monitor " "Found entity 1: monitor" {  } { { "../ProcessorAntares/src/device/monitor.v" "" { Text "D:/Downloads/Tec499-T03-Antares-R2-master/ProcessorAntares/src/device/monitor.v" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1477271414267 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1477271414267 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/downloads/tec499-t03-antares-r2-master/processorantares/src/device/memory_monitor.v 1 1 " "Found 1 design units, including 1 entities, in source file /downloads/tec499-t03-antares-r2-master/processorantares/src/device/memory_monitor.v" { { "Info" "ISGN_ENTITY_NAME" "1 memory_monitor " "Found entity 1: memory_monitor" {  } { { "../ProcessorAntares/src/device/memory_monitor.v" "" { Text "D:/Downloads/Tec499-T03-Antares-R2-master/ProcessorAntares/src/device/memory_monitor.v" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1477271414278 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1477271414278 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/downloads/tec499-t03-antares-r2-master/processorantares/src/device/full_transmitter.v 1 1 " "Found 1 design units, including 1 entities, in source file /downloads/tec499-t03-antares-r2-master/processorantares/src/device/full_transmitter.v" { { "Info" "ISGN_ENTITY_NAME" "1 full_transmitter " "Found entity 1: full_transmitter" {  } { { "../ProcessorAntares/src/device/full_transmitter.v" "" { Text "D:/Downloads/Tec499-T03-Antares-R2-master/ProcessorAntares/src/device/full_transmitter.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1477271414285 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1477271414285 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/downloads/tec499-t03-antares-r2-master/processorantares/src/device/device_manager.v 1 1 " "Found 1 design units, including 1 entities, in source file /downloads/tec499-t03-antares-r2-master/processorantares/src/device/device_manager.v" { { "Info" "ISGN_ENTITY_NAME" "1 device_manager " "Found entity 1: device_manager" {  } { { "../ProcessorAntares/src/device/device_manager.v" "" { Text "D:/Downloads/Tec499-T03-Antares-R2-master/ProcessorAntares/src/device/device_manager.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1477271414290 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1477271414290 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/downloads/tec499-t03-antares-r2-master/processorantares/src/cpu/sign_extend.v 1 1 " "Found 1 design units, including 1 entities, in source file /downloads/tec499-t03-antares-r2-master/processorantares/src/cpu/sign_extend.v" { { "Info" "ISGN_ENTITY_NAME" "1 sign_extend " "Found entity 1: sign_extend" {  } { { "../ProcessorAntares/src/cpu/sign_extend.v" "" { Text "D:/Downloads/Tec499-T03-Antares-R2-master/ProcessorAntares/src/cpu/sign_extend.v" 17 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1477271414297 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1477271414297 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/downloads/tec499-t03-antares-r2-master/processorantares/src/cpu/shift_2.v 1 1 " "Found 1 design units, including 1 entities, in source file /downloads/tec499-t03-antares-r2-master/processorantares/src/cpu/shift_2.v" { { "Info" "ISGN_ENTITY_NAME" "1 shift_2 " "Found entity 1: shift_2" {  } { { "../ProcessorAntares/src/cpu/shift_2.v" "" { Text "D:/Downloads/Tec499-T03-Antares-R2-master/ProcessorAntares/src/cpu/shift_2.v" 17 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1477271414303 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1477271414303 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/downloads/tec499-t03-antares-r2-master/processorantares/src/cpu/ripple_adder.v 2 2 " "Found 2 design units, including 2 entities, in source file /downloads/tec499-t03-antares-r2-master/processorantares/src/cpu/ripple_adder.v" { { "Info" "ISGN_ENTITY_NAME" "1 full_adder " "Found entity 1: full_adder" {  } { { "../ProcessorAntares/src/cpu/full_adder.v" "" { Text "D:/Downloads/Tec499-T03-Antares-R2-master/ProcessorAntares/src/cpu/full_adder.v" 18 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1477271414309 ""} { "Info" "ISGN_ENTITY_NAME" "2 ripple_adder " "Found entity 2: ripple_adder" {  } { { "../ProcessorAntares/src/cpu/ripple_adder.v" "" { Text "D:/Downloads/Tec499-T03-Antares-R2-master/ProcessorAntares/src/cpu/ripple_adder.v" 20 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1477271414309 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1477271414309 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/downloads/tec499-t03-antares-r2-master/processorantares/src/cpu/register_memory.v 1 1 " "Found 1 design units, including 1 entities, in source file /downloads/tec499-t03-antares-r2-master/processorantares/src/cpu/register_memory.v" { { "Info" "ISGN_ENTITY_NAME" "1 register_memory " "Found entity 1: register_memory" {  } { { "../ProcessorAntares/src/cpu/register_memory.v" "" { Text "D:/Downloads/Tec499-T03-Antares-R2-master/ProcessorAntares/src/cpu/register_memory.v" 22 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1477271414374 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1477271414374 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/downloads/tec499-t03-antares-r2-master/processorantares/src/cpu/pc_control.v 1 1 " "Found 1 design units, including 1 entities, in source file /downloads/tec499-t03-antares-r2-master/processorantares/src/cpu/pc_control.v" { { "Info" "ISGN_ENTITY_NAME" "1 pc_control " "Found entity 1: pc_control" {  } { { "../ProcessorAntares/src/cpu/pc_control.v" "" { Text "D:/Downloads/Tec499-T03-Antares-R2-master/ProcessorAntares/src/cpu/pc_control.v" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1477271414380 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1477271414380 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/downloads/tec499-t03-antares-r2-master/processorantares/src/cpu/mux_4_32.v 1 1 " "Found 1 design units, including 1 entities, in source file /downloads/tec499-t03-antares-r2-master/processorantares/src/cpu/mux_4_32.v" { { "Info" "ISGN_ENTITY_NAME" "1 mux_4_32 " "Found entity 1: mux_4_32" {  } { { "../ProcessorAntares/src/cpu/mux_4_32.v" "" { Text "D:/Downloads/Tec499-T03-Antares-R2-master/ProcessorAntares/src/cpu/mux_4_32.v" 19 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1477271414408 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1477271414408 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/downloads/tec499-t03-antares-r2-master/processorantares/src/cpu/mux_2_32.v 1 1 " "Found 1 design units, including 1 entities, in source file /downloads/tec499-t03-antares-r2-master/processorantares/src/cpu/mux_2_32.v" { { "Info" "ISGN_ENTITY_NAME" "1 mux_2_32 " "Found entity 1: mux_2_32" {  } { { "../ProcessorAntares/src/cpu/mux_2_32.v" "" { Text "D:/Downloads/Tec499-T03-Antares-R2-master/ProcessorAntares/src/cpu/mux_2_32.v" 19 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1477271414416 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1477271414416 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/downloads/tec499-t03-antares-r2-master/processorantares/src/cpu/mux_2_5.v 1 1 " "Found 1 design units, including 1 entities, in source file /downloads/tec499-t03-antares-r2-master/processorantares/src/cpu/mux_2_5.v" { { "Info" "ISGN_ENTITY_NAME" "1 mux_2_5 " "Found entity 1: mux_2_5" {  } { { "../ProcessorAntares/src/cpu/mux_2_5.v" "" { Text "D:/Downloads/Tec499-T03-Antares-R2-master/ProcessorAntares/src/cpu/mux_2_5.v" 19 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1477271414423 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1477271414423 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/downloads/tec499-t03-antares-r2-master/processorantares/src/cpu/hazard.v 1 1 " "Found 1 design units, including 1 entities, in source file /downloads/tec499-t03-antares-r2-master/processorantares/src/cpu/hazard.v" { { "Info" "ISGN_ENTITY_NAME" "1 hazard " "Found entity 1: hazard" {  } { { "../ProcessorAntares/src/cpu/hazard.v" "" { Text "D:/Downloads/Tec499-T03-Antares-R2-master/ProcessorAntares/src/cpu/hazard.v" 24 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1477271414490 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1477271414490 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/downloads/tec499-t03-antares-r2-master/processorantares/src/cpu/full_adder.v 0 0 " "Found 0 design units, including 0 entities, in source file /downloads/tec499-t03-antares-r2-master/processorantares/src/cpu/full_adder.v" {  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1477271414495 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/downloads/tec499-t03-antares-r2-master/processorantares/src/cpu/forwarding_unit.v 1 1 " "Found 1 design units, including 1 entities, in source file /downloads/tec499-t03-antares-r2-master/processorantares/src/cpu/forwarding_unit.v" { { "Info" "ISGN_ENTITY_NAME" "1 forwarding_unit " "Found entity 1: forwarding_unit" {  } { { "../ProcessorAntares/src/cpu/forwarding_unit.v" "" { Text "D:/Downloads/Tec499-T03-Antares-R2-master/ProcessorAntares/src/cpu/forwarding_unit.v" 24 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1477271414500 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1477271414500 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/downloads/tec499-t03-antares-r2-master/processorantares/src/cpu/cpu.v 1 1 " "Found 1 design units, including 1 entities, in source file /downloads/tec499-t03-antares-r2-master/processorantares/src/cpu/cpu.v" { { "Info" "ISGN_ENTITY_NAME" "1 cpu " "Found entity 1: cpu" {  } { { "../ProcessorAntares/src/cpu/cpu.v" "" { Text "D:/Downloads/Tec499-T03-Antares-R2-master/ProcessorAntares/src/cpu/cpu.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1477271414574 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1477271414574 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/downloads/tec499-t03-antares-r2-master/processorantares/src/cpu/control_unit.v 1 1 " "Found 1 design units, including 1 entities, in source file /downloads/tec499-t03-antares-r2-master/processorantares/src/cpu/control_unit.v" { { "Info" "ISGN_ENTITY_NAME" "1 control_unit " "Found entity 1: control_unit" {  } { { "../ProcessorAntares/src/cpu/control_unit.v" "" { Text "D:/Downloads/Tec499-T03-Antares-R2-master/ProcessorAntares/src/cpu/control_unit.v" 19 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1477271414583 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1477271414583 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/downloads/tec499-t03-antares-r2-master/processorantares/src/cpu/branch_compare.v 1 1 " "Found 1 design units, including 1 entities, in source file /downloads/tec499-t03-antares-r2-master/processorantares/src/cpu/branch_compare.v" { { "Info" "ISGN_ENTITY_NAME" "1 branch_compare " "Found entity 1: branch_compare" {  } { { "../ProcessorAntares/src/cpu/branch_compare.v" "" { Text "D:/Downloads/Tec499-T03-Antares-R2-master/ProcessorAntares/src/cpu/branch_compare.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1477271414599 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1477271414599 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/downloads/tec499-t03-antares-r2-master/processorantares/src/cpu/behavioral_adder.v 1 1 " "Found 1 design units, including 1 entities, in source file /downloads/tec499-t03-antares-r2-master/processorantares/src/cpu/behavioral_adder.v" { { "Info" "ISGN_ENTITY_NAME" "1 behavioral_adder " "Found entity 1: behavioral_adder" {  } { { "../ProcessorAntares/src/cpu/behavioral_adder.v" "" { Text "D:/Downloads/Tec499-T03-Antares-R2-master/ProcessorAntares/src/cpu/behavioral_adder.v" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1477271414604 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1477271414604 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/downloads/tec499-t03-antares-r2-master/processorantares/src/cpu/alu_dec.v 1 1 " "Found 1 design units, including 1 entities, in source file /downloads/tec499-t03-antares-r2-master/processorantares/src/cpu/alu_dec.v" { { "Info" "ISGN_ENTITY_NAME" "1 alu_dec " "Found entity 1: alu_dec" {  } { { "../ProcessorAntares/src/cpu/alu_dec.v" "" { Text "D:/Downloads/Tec499-T03-Antares-R2-master/ProcessorAntares/src/cpu/alu_dec.v" 20 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1477271414617 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1477271414617 ""}
{ "Warning" "WVRFX_L3_VERI_MIXED_BLOCKING_NONBLOCKING_ASSIGNMENT" "alu.v(34) " "Verilog HDL information at alu.v(34): always construct contains both blocking and non-blocking assignments" {  } { { "../ProcessorAntares/src/cpu/alu.v" "" { Text "D:/Downloads/Tec499-T03-Antares-R2-master/ProcessorAntares/src/cpu/alu.v" 34 0 0 } }  } 0 10268 "Verilog HDL information at %1!s!: always construct contains both blocking and non-blocking assignments" 1 0 "Analysis & Synthesis" 0 -1 1477271414627 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/downloads/tec499-t03-antares-r2-master/processorantares/src/cpu/alu.v 1 1 " "Found 1 design units, including 1 entities, in source file /downloads/tec499-t03-antares-r2-master/processorantares/src/cpu/alu.v" { { "Info" "ISGN_ENTITY_NAME" "1 alu " "Found entity 1: alu" {  } { { "../ProcessorAntares/src/cpu/alu.v" "" { Text "D:/Downloads/Tec499-T03-Antares-R2-master/ProcessorAntares/src/cpu/alu.v" 24 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1477271414628 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1477271414628 ""}
{ "Warning" "WVRFX_L3_VERI_MIXED_BLOCKING_NONBLOCKING_ASSIGNMENT" "mem_wb.v(15) " "Verilog HDL information at mem_wb.v(15): always construct contains both blocking and non-blocking assignments" {  } { { "../ProcessorAntares/src/cpu/interstageRegisters/mem_wb.v" "" { Text "D:/Downloads/Tec499-T03-Antares-R2-master/ProcessorAntares/src/cpu/interstageRegisters/mem_wb.v" 15 0 0 } }  } 0 10268 "Verilog HDL information at %1!s!: always construct contains both blocking and non-blocking assignments" 1 0 "Analysis & Synthesis" 0 -1 1477271414637 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/downloads/tec499-t03-antares-r2-master/processorantares/src/cpu/interstageregisters/mem_wb.v 1 1 " "Found 1 design units, including 1 entities, in source file /downloads/tec499-t03-antares-r2-master/processorantares/src/cpu/interstageregisters/mem_wb.v" { { "Info" "ISGN_ENTITY_NAME" "1 mem_wb " "Found entity 1: mem_wb" {  } { { "../ProcessorAntares/src/cpu/interstageRegisters/mem_wb.v" "" { Text "D:/Downloads/Tec499-T03-Antares-R2-master/ProcessorAntares/src/cpu/interstageRegisters/mem_wb.v" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1477271414639 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1477271414639 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/downloads/tec499-t03-antares-r2-master/processorantares/src/cpu/interstageregisters/if_id.v 1 1 " "Found 1 design units, including 1 entities, in source file /downloads/tec499-t03-antares-r2-master/processorantares/src/cpu/interstageregisters/if_id.v" { { "Info" "ISGN_ENTITY_NAME" "1 if_id " "Found entity 1: if_id" {  } { { "../ProcessorAntares/src/cpu/interstageRegisters/if_id.v" "" { Text "D:/Downloads/Tec499-T03-Antares-R2-master/ProcessorAntares/src/cpu/interstageRegisters/if_id.v" 23 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1477271414695 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1477271414695 ""}
{ "Warning" "WVRFX_L3_VERI_MIXED_BLOCKING_NONBLOCKING_ASSIGNMENT" "id_ex.v(21) " "Verilog HDL information at id_ex.v(21): always construct contains both blocking and non-blocking assignments" {  } { { "../ProcessorAntares/src/cpu/interstageRegisters/id_ex.v" "" { Text "D:/Downloads/Tec499-T03-Antares-R2-master/ProcessorAntares/src/cpu/interstageRegisters/id_ex.v" 21 0 0 } }  } 0 10268 "Verilog HDL information at %1!s!: always construct contains both blocking and non-blocking assignments" 1 0 "Analysis & Synthesis" 0 -1 1477271414703 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/downloads/tec499-t03-antares-r2-master/processorantares/src/cpu/interstageregisters/id_ex.v 1 1 " "Found 1 design units, including 1 entities, in source file /downloads/tec499-t03-antares-r2-master/processorantares/src/cpu/interstageregisters/id_ex.v" { { "Info" "ISGN_ENTITY_NAME" "1 id_ex " "Found entity 1: id_ex" {  } { { "../ProcessorAntares/src/cpu/interstageRegisters/id_ex.v" "" { Text "D:/Downloads/Tec499-T03-Antares-R2-master/ProcessorAntares/src/cpu/interstageRegisters/id_ex.v" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1477271414706 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1477271414706 ""}
{ "Warning" "WVRFX_L3_VERI_MIXED_BLOCKING_NONBLOCKING_ASSIGNMENT" "ex_mem.v(16) " "Verilog HDL information at ex_mem.v(16): always construct contains both blocking and non-blocking assignments" {  } { { "../ProcessorAntares/src/cpu/interstageRegisters/ex_mem.v" "" { Text "D:/Downloads/Tec499-T03-Antares-R2-master/ProcessorAntares/src/cpu/interstageRegisters/ex_mem.v" 16 0 0 } }  } 0 10268 "Verilog HDL information at %1!s!: always construct contains both blocking and non-blocking assignments" 1 0 "Analysis & Synthesis" 0 -1 1477271414710 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/downloads/tec499-t03-antares-r2-master/processorantares/src/cpu/interstageregisters/ex_mem.v 1 1 " "Found 1 design units, including 1 entities, in source file /downloads/tec499-t03-antares-r2-master/processorantares/src/cpu/interstageregisters/ex_mem.v" { { "Info" "ISGN_ENTITY_NAME" "1 ex_mem " "Found entity 1: ex_mem" {  } { { "../ProcessorAntares/src/cpu/interstageRegisters/ex_mem.v" "" { Text "D:/Downloads/Tec499-T03-Antares-R2-master/ProcessorAntares/src/cpu/interstageRegisters/ex_mem.v" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1477271414712 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1477271414712 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/downloads/tec499-t03-antares-r2-master/processorantares/src/memory/true_dual_port_ram_single_clock.v 1 1 " "Found 1 design units, including 1 entities, in source file /downloads/tec499-t03-antares-r2-master/processorantares/src/memory/true_dual_port_ram_single_clock.v" { { "Info" "ISGN_ENTITY_NAME" "1 true_dual_port_ram_single_clock " "Found entity 1: true_dual_port_ram_single_clock" {  } { { "../ProcessorAntares/src/memory/true_dual_port_ram_single_clock.v" "" { Text "D:/Downloads/Tec499-T03-Antares-R2-master/ProcessorAntares/src/memory/true_dual_port_ram_single_clock.v" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1477271414728 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1477271414728 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/downloads/tec499-t03-antares-r2-master/processorantares/src/memory/pll4.v 1 1 " "Found 1 design units, including 1 entities, in source file /downloads/tec499-t03-antares-r2-master/processorantares/src/memory/pll4.v" { { "Info" "ISGN_ENTITY_NAME" "1 PLL4 " "Found entity 1: PLL4" {  } { { "../ProcessorAntares/src/memory/PLL4.v" "" { Text "D:/Downloads/Tec499-T03-Antares-R2-master/ProcessorAntares/src/memory/PLL4.v" 40 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1477271414734 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1477271414734 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/downloads/tec499-t03-antares-r2-master/processorantares/src/memory/data_memory.v 1 1 " "Found 1 design units, including 1 entities, in source file /downloads/tec499-t03-antares-r2-master/processorantares/src/memory/data_memory.v" { { "Info" "ISGN_ENTITY_NAME" "1 data_memory " "Found entity 1: data_memory" {  } { { "../ProcessorAntares/src/memory/data_memory.v" "" { Text "D:/Downloads/Tec499-T03-Antares-R2-master/ProcessorAntares/src/memory/data_memory.v" 20 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1477271414739 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1477271414739 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/downloads/tec499-t03-antares-r2-master/processorantares/src/topmoduledevice.v 1 1 " "Found 1 design units, including 1 entities, in source file /downloads/tec499-t03-antares-r2-master/processorantares/src/topmoduledevice.v" { { "Info" "ISGN_ENTITY_NAME" "1 topModuleDevice " "Found entity 1: topModuleDevice" {  } { { "../ProcessorAntares/src/topModuleDevice.v" "" { Text "D:/Downloads/Tec499-T03-Antares-R2-master/ProcessorAntares/src/topModuleDevice.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1477271414743 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1477271414743 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/downloads/tec499-t03-antares-r2-master/processorantares/src/topmodule.v 1 1 " "Found 1 design units, including 1 entities, in source file /downloads/tec499-t03-antares-r2-master/processorantares/src/topmodule.v" { { "Info" "ISGN_ENTITY_NAME" "1 topModule " "Found entity 1: topModule" {  } { { "../ProcessorAntares/src/topModule.v" "" { Text "D:/Downloads/Tec499-T03-Antares-R2-master/ProcessorAntares/src/topModule.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1477271414750 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1477271414750 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/downloads/tec499-t03-antares-r2-master/processorantares/src/memory/memory_ram.v 1 1 " "Found 1 design units, including 1 entities, in source file /downloads/tec499-t03-antares-r2-master/processorantares/src/memory/memory_ram.v" { { "Info" "ISGN_ENTITY_NAME" "1 memory_ram " "Found entity 1: memory_ram" {  } { { "../ProcessorAntares/src/memory/memory_ram.v" "" { Text "D:/Downloads/Tec499-T03-Antares-R2-master/ProcessorAntares/src/memory/memory_ram.v" 40 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1477271414755 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1477271414755 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "Reset topModule.v(16) " "Verilog HDL Implicit Net warning at topModule.v(16): created implicit net for \"Reset\"" {  } { { "../ProcessorAntares/src/topModule.v" "" { Text "D:/Downloads/Tec499-T03-Antares-R2-master/ProcessorAntares/src/topModule.v" 16 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1477271414755 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "topModuleDevice " "Elaborating entity \"topModuleDevice\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1477271415106 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "PLL PLL:pll " "Elaborating entity \"PLL\" for hierarchy \"PLL:pll\"" {  } { { "../ProcessorAntares/src/topModuleDevice.v" "pll" { Text "D:/Downloads/Tec499-T03-Antares-R2-master/ProcessorAntares/src/topModuleDevice.v" 15 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1477271415140 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altpll PLL:pll\|altpll:altpll_component " "Elaborating entity \"altpll\" for hierarchy \"PLL:pll\|altpll:altpll_component\"" {  } { { "../ProcessorAntares/src/device/PLL.v" "altpll_component" { Text "D:/Downloads/Tec499-T03-Antares-R2-master/ProcessorAntares/src/device/PLL.v" 91 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1477271415277 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "PLL:pll\|altpll:altpll_component " "Elaborated megafunction instantiation \"PLL:pll\|altpll:altpll_component\"" {  } { { "../ProcessorAntares/src/device/PLL.v" "" { Text "D:/Downloads/Tec499-T03-Antares-R2-master/ProcessorAntares/src/device/PLL.v" 91 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1477271415281 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "PLL:pll\|altpll:altpll_component " "Instantiated megafunction \"PLL:pll\|altpll:altpll_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "bandwidth_type AUTO " "Parameter \"bandwidth_type\" = \"AUTO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1477271415282 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk0_divide_by 15625 " "Parameter \"clk0_divide_by\" = \"15625\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1477271415282 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk0_duty_cycle 50 " "Parameter \"clk0_duty_cycle\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1477271415282 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk0_multiply_by 3 " "Parameter \"clk0_multiply_by\" = \"3\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1477271415282 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk0_phase_shift 0 " "Parameter \"clk0_phase_shift\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1477271415282 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "compensate_clock CLK0 " "Parameter \"compensate_clock\" = \"CLK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1477271415282 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "inclk0_input_frequency 20000 " "Parameter \"inclk0_input_frequency\" = \"20000\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1477271415282 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family Cyclone IV E " "Parameter \"intended_device_family\" = \"Cyclone IV E\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1477271415282 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint CBX_MODULE_PREFIX=PLL " "Parameter \"lpm_hint\" = \"CBX_MODULE_PREFIX=PLL\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1477271415282 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altpll " "Parameter \"lpm_type\" = \"altpll\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1477271415282 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode NORMAL " "Parameter \"operation_mode\" = \"NORMAL\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1477271415282 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "pll_type AUTO " "Parameter \"pll_type\" = \"AUTO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1477271415282 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_activeclock PORT_UNUSED " "Parameter \"port_activeclock\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1477271415282 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_areset PORT_UNUSED " "Parameter \"port_areset\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1477271415282 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkbad0 PORT_UNUSED " "Parameter \"port_clkbad0\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1477271415282 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkbad1 PORT_UNUSED " "Parameter \"port_clkbad1\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1477271415282 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkloss PORT_UNUSED " "Parameter \"port_clkloss\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1477271415282 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkswitch PORT_UNUSED " "Parameter \"port_clkswitch\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1477271415282 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_configupdate PORT_UNUSED " "Parameter \"port_configupdate\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1477271415282 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_fbin PORT_UNUSED " "Parameter \"port_fbin\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1477271415282 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_inclk0 PORT_USED " "Parameter \"port_inclk0\" = \"PORT_USED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1477271415282 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_inclk1 PORT_UNUSED " "Parameter \"port_inclk1\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1477271415282 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_locked PORT_UNUSED " "Parameter \"port_locked\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1477271415282 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_pfdena PORT_UNUSED " "Parameter \"port_pfdena\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1477271415282 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_phasecounterselect PORT_UNUSED " "Parameter \"port_phasecounterselect\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1477271415282 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_phasedone PORT_UNUSED " "Parameter \"port_phasedone\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1477271415282 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_phasestep PORT_UNUSED " "Parameter \"port_phasestep\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1477271415282 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_phaseupdown PORT_UNUSED " "Parameter \"port_phaseupdown\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1477271415282 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_pllena PORT_UNUSED " "Parameter \"port_pllena\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1477271415282 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scanaclr PORT_UNUSED " "Parameter \"port_scanaclr\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1477271415282 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scanclk PORT_UNUSED " "Parameter \"port_scanclk\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1477271415282 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scanclkena PORT_UNUSED " "Parameter \"port_scanclkena\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1477271415282 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scandata PORT_UNUSED " "Parameter \"port_scandata\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1477271415282 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scandataout PORT_UNUSED " "Parameter \"port_scandataout\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1477271415282 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scandone PORT_UNUSED " "Parameter \"port_scandone\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1477271415282 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scanread PORT_UNUSED " "Parameter \"port_scanread\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1477271415282 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scanwrite PORT_UNUSED " "Parameter \"port_scanwrite\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1477271415282 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk0 PORT_USED " "Parameter \"port_clk0\" = \"PORT_USED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1477271415282 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk1 PORT_UNUSED " "Parameter \"port_clk1\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1477271415282 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk2 PORT_UNUSED " "Parameter \"port_clk2\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1477271415282 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk3 PORT_UNUSED " "Parameter \"port_clk3\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1477271415282 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk4 PORT_UNUSED " "Parameter \"port_clk4\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1477271415282 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk5 PORT_UNUSED " "Parameter \"port_clk5\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1477271415282 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena0 PORT_UNUSED " "Parameter \"port_clkena0\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1477271415282 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena1 PORT_UNUSED " "Parameter \"port_clkena1\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1477271415282 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena2 PORT_UNUSED " "Parameter \"port_clkena2\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1477271415282 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena3 PORT_UNUSED " "Parameter \"port_clkena3\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1477271415282 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena4 PORT_UNUSED " "Parameter \"port_clkena4\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1477271415282 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena5 PORT_UNUSED " "Parameter \"port_clkena5\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1477271415282 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_extclk0 PORT_UNUSED " "Parameter \"port_extclk0\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1477271415282 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_extclk1 PORT_UNUSED " "Parameter \"port_extclk1\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1477271415282 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_extclk2 PORT_UNUSED " "Parameter \"port_extclk2\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1477271415282 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_extclk3 PORT_UNUSED " "Parameter \"port_extclk3\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1477271415282 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_clock 5 " "Parameter \"width_clock\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1477271415282 ""}  } { { "../ProcessorAntares/src/device/PLL.v" "" { Text "D:/Downloads/Tec499-T03-Antares-R2-master/ProcessorAntares/src/device/PLL.v" 91 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1477271415282 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/pll_altpll.v 1 1 " "Found 1 design units, including 1 entities, in source file db/pll_altpll.v" { { "Info" "ISGN_ENTITY_NAME" "1 PLL_altpll " "Found entity 1: PLL_altpll" {  } { { "db/pll_altpll.v" "" { Text "D:/Downloads/Tec499-T03-Antares-R2-master/QuartusProjectAntares/db/pll_altpll.v" 30 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1477271415407 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1477271415407 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "PLL_altpll PLL:pll\|altpll:altpll_component\|PLL_altpll:auto_generated " "Elaborating entity \"PLL_altpll\" for hierarchy \"PLL:pll\|altpll:altpll_component\|PLL_altpll:auto_generated\"" {  } { { "altpll.tdf" "auto_generated" { Text "d:/altera_lite/16.0/quartus/libraries/megafunctions/altpll.tdf" 898 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1477271415409 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cpu cpu:cpu " "Elaborating entity \"cpu\" for hierarchy \"cpu:cpu\"" {  } { { "../ProcessorAntares/src/topModuleDevice.v" "cpu" { Text "D:/Downloads/Tec499-T03-Antares-R2-master/ProcessorAntares/src/topModuleDevice.v" 22 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1477271415415 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "pc_control cpu:cpu\|pc_control:pcControl " "Elaborating entity \"pc_control\" for hierarchy \"cpu:cpu\|pc_control:pcControl\"" {  } { { "../ProcessorAntares/src/cpu/cpu.v" "pcControl" { Text "D:/Downloads/Tec499-T03-Antares-R2-master/ProcessorAntares/src/cpu/cpu.v" 14 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1477271415423 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "if_id cpu:cpu\|if_id:IFID " "Elaborating entity \"if_id\" for hierarchy \"cpu:cpu\|if_id:IFID\"" {  } { { "../ProcessorAntares/src/cpu/cpu.v" "IFID" { Text "D:/Downloads/Tec499-T03-Antares-R2-master/ProcessorAntares/src/cpu/cpu.v" 38 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1477271415430 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "control_unit cpu:cpu\|control_unit:ControlUnit " "Elaborating entity \"control_unit\" for hierarchy \"cpu:cpu\|control_unit:ControlUnit\"" {  } { { "../ProcessorAntares/src/cpu/cpu.v" "ControlUnit" { Text "D:/Downloads/Tec499-T03-Antares-R2-master/ProcessorAntares/src/cpu/cpu.v" 53 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1477271415436 ""}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "branch control_unit.v(28) " "Verilog HDL Always Construct warning at control_unit.v(28): inferring latch(es) for variable \"branch\", which holds its previous value in one or more paths through the always construct" {  } { { "../ProcessorAntares/src/cpu/control_unit.v" "" { Text "D:/Downloads/Tec499-T03-Antares-R2-master/ProcessorAntares/src/cpu/control_unit.v" 28 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1477271415439 "|topModuleDevice|cpu:cpu|control_unit:ControlUnit"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "jump control_unit.v(28) " "Verilog HDL Always Construct warning at control_unit.v(28): inferring latch(es) for variable \"jump\", which holds its previous value in one or more paths through the always construct" {  } { { "../ProcessorAntares/src/cpu/control_unit.v" "" { Text "D:/Downloads/Tec499-T03-Antares-R2-master/ProcessorAntares/src/cpu/control_unit.v" 28 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1477271415439 "|topModuleDevice|cpu:cpu|control_unit:ControlUnit"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "regDst control_unit.v(28) " "Verilog HDL Always Construct warning at control_unit.v(28): inferring latch(es) for variable \"regDst\", which holds its previous value in one or more paths through the always construct" {  } { { "../ProcessorAntares/src/cpu/control_unit.v" "" { Text "D:/Downloads/Tec499-T03-Antares-R2-master/ProcessorAntares/src/cpu/control_unit.v" 28 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1477271415439 "|topModuleDevice|cpu:cpu|control_unit:ControlUnit"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "aluSrc control_unit.v(28) " "Verilog HDL Always Construct warning at control_unit.v(28): inferring latch(es) for variable \"aluSrc\", which holds its previous value in one or more paths through the always construct" {  } { { "../ProcessorAntares/src/cpu/control_unit.v" "" { Text "D:/Downloads/Tec499-T03-Antares-R2-master/ProcessorAntares/src/cpu/control_unit.v" 28 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1477271415440 "|topModuleDevice|cpu:cpu|control_unit:ControlUnit"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "memRead control_unit.v(28) " "Verilog HDL Always Construct warning at control_unit.v(28): inferring latch(es) for variable \"memRead\", which holds its previous value in one or more paths through the always construct" {  } { { "../ProcessorAntares/src/cpu/control_unit.v" "" { Text "D:/Downloads/Tec499-T03-Antares-R2-master/ProcessorAntares/src/cpu/control_unit.v" 28 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1477271415440 "|topModuleDevice|cpu:cpu|control_unit:ControlUnit"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "memWrite control_unit.v(28) " "Verilog HDL Always Construct warning at control_unit.v(28): inferring latch(es) for variable \"memWrite\", which holds its previous value in one or more paths through the always construct" {  } { { "../ProcessorAntares/src/cpu/control_unit.v" "" { Text "D:/Downloads/Tec499-T03-Antares-R2-master/ProcessorAntares/src/cpu/control_unit.v" 28 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1477271415440 "|topModuleDevice|cpu:cpu|control_unit:ControlUnit"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "memToReg control_unit.v(28) " "Verilog HDL Always Construct warning at control_unit.v(28): inferring latch(es) for variable \"memToReg\", which holds its previous value in one or more paths through the always construct" {  } { { "../ProcessorAntares/src/cpu/control_unit.v" "" { Text "D:/Downloads/Tec499-T03-Antares-R2-master/ProcessorAntares/src/cpu/control_unit.v" 28 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1477271415440 "|topModuleDevice|cpu:cpu|control_unit:ControlUnit"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "regWrite control_unit.v(28) " "Verilog HDL Always Construct warning at control_unit.v(28): inferring latch(es) for variable \"regWrite\", which holds its previous value in one or more paths through the always construct" {  } { { "../ProcessorAntares/src/cpu/control_unit.v" "" { Text "D:/Downloads/Tec499-T03-Antares-R2-master/ProcessorAntares/src/cpu/control_unit.v" 28 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1477271415440 "|topModuleDevice|cpu:cpu|control_unit:ControlUnit"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "regWrite control_unit.v(28) " "Inferred latch for \"regWrite\" at control_unit.v(28)" {  } { { "../ProcessorAntares/src/cpu/control_unit.v" "" { Text "D:/Downloads/Tec499-T03-Antares-R2-master/ProcessorAntares/src/cpu/control_unit.v" 28 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1477271415440 "|topModuleDevice|cpu:cpu|control_unit:ControlUnit"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memToReg control_unit.v(28) " "Inferred latch for \"memToReg\" at control_unit.v(28)" {  } { { "../ProcessorAntares/src/cpu/control_unit.v" "" { Text "D:/Downloads/Tec499-T03-Antares-R2-master/ProcessorAntares/src/cpu/control_unit.v" 28 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1477271415440 "|topModuleDevice|cpu:cpu|control_unit:ControlUnit"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memWrite control_unit.v(28) " "Inferred latch for \"memWrite\" at control_unit.v(28)" {  } { { "../ProcessorAntares/src/cpu/control_unit.v" "" { Text "D:/Downloads/Tec499-T03-Antares-R2-master/ProcessorAntares/src/cpu/control_unit.v" 28 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1477271415440 "|topModuleDevice|cpu:cpu|control_unit:ControlUnit"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memRead control_unit.v(28) " "Inferred latch for \"memRead\" at control_unit.v(28)" {  } { { "../ProcessorAntares/src/cpu/control_unit.v" "" { Text "D:/Downloads/Tec499-T03-Antares-R2-master/ProcessorAntares/src/cpu/control_unit.v" 28 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1477271415441 "|topModuleDevice|cpu:cpu|control_unit:ControlUnit"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "aluSrc control_unit.v(28) " "Inferred latch for \"aluSrc\" at control_unit.v(28)" {  } { { "../ProcessorAntares/src/cpu/control_unit.v" "" { Text "D:/Downloads/Tec499-T03-Antares-R2-master/ProcessorAntares/src/cpu/control_unit.v" 28 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1477271415448 "|topModuleDevice|cpu:cpu|control_unit:ControlUnit"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "regDst control_unit.v(28) " "Inferred latch for \"regDst\" at control_unit.v(28)" {  } { { "../ProcessorAntares/src/cpu/control_unit.v" "" { Text "D:/Downloads/Tec499-T03-Antares-R2-master/ProcessorAntares/src/cpu/control_unit.v" 28 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1477271415448 "|topModuleDevice|cpu:cpu|control_unit:ControlUnit"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "jump control_unit.v(28) " "Inferred latch for \"jump\" at control_unit.v(28)" {  } { { "../ProcessorAntares/src/cpu/control_unit.v" "" { Text "D:/Downloads/Tec499-T03-Antares-R2-master/ProcessorAntares/src/cpu/control_unit.v" 28 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1477271415448 "|topModuleDevice|cpu:cpu|control_unit:ControlUnit"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "branch\[0\] control_unit.v(28) " "Inferred latch for \"branch\[0\]\" at control_unit.v(28)" {  } { { "../ProcessorAntares/src/cpu/control_unit.v" "" { Text "D:/Downloads/Tec499-T03-Antares-R2-master/ProcessorAntares/src/cpu/control_unit.v" 28 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1477271415448 "|topModuleDevice|cpu:cpu|control_unit:ControlUnit"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "branch\[1\] control_unit.v(28) " "Inferred latch for \"branch\[1\]\" at control_unit.v(28)" {  } { { "../ProcessorAntares/src/cpu/control_unit.v" "" { Text "D:/Downloads/Tec499-T03-Antares-R2-master/ProcessorAntares/src/cpu/control_unit.v" 28 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1477271415449 "|topModuleDevice|cpu:cpu|control_unit:ControlUnit"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alu_dec cpu:cpu\|alu_dec:DecodeALU " "Elaborating entity \"alu_dec\" for hierarchy \"cpu:cpu\|alu_dec:DecodeALU\"" {  } { { "../ProcessorAntares/src/cpu/cpu.v" "DecodeALU" { Text "D:/Downloads/Tec499-T03-Antares-R2-master/ProcessorAntares/src/cpu/cpu.v" 56 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1477271415451 ""}
{ "Warning" "WVRFX_L2_VERI_INCOMPLETE_CASE_STATEMENT" "alu_dec.v(29) " "Verilog HDL Case Statement warning at alu_dec.v(29): incomplete case statement has no default case item" {  } { { "../ProcessorAntares/src/cpu/alu_dec.v" "" { Text "D:/Downloads/Tec499-T03-Antares-R2-master/ProcessorAntares/src/cpu/alu_dec.v" 29 0 0 } }  } 0 10270 "Verilog HDL Case Statement warning at %1!s!: incomplete case statement has no default case item" 0 0 "Analysis & Synthesis" 0 -1 1477271415454 "|topModuleDevice|cpu:cpu|alu_dec:DecodeALU"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "ALUop alu_dec.v(27) " "Verilog HDL Always Construct warning at alu_dec.v(27): inferring latch(es) for variable \"ALUop\", which holds its previous value in one or more paths through the always construct" {  } { { "../ProcessorAntares/src/cpu/alu_dec.v" "" { Text "D:/Downloads/Tec499-T03-Antares-R2-master/ProcessorAntares/src/cpu/alu_dec.v" 27 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1477271415454 "|topModuleDevice|cpu:cpu|alu_dec:DecodeALU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ALUop\[0\] alu_dec.v(27) " "Inferred latch for \"ALUop\[0\]\" at alu_dec.v(27)" {  } { { "../ProcessorAntares/src/cpu/alu_dec.v" "" { Text "D:/Downloads/Tec499-T03-Antares-R2-master/ProcessorAntares/src/cpu/alu_dec.v" 27 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1477271415456 "|topModuleDevice|cpu:cpu|alu_dec:DecodeALU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ALUop\[1\] alu_dec.v(27) " "Inferred latch for \"ALUop\[1\]\" at alu_dec.v(27)" {  } { { "../ProcessorAntares/src/cpu/alu_dec.v" "" { Text "D:/Downloads/Tec499-T03-Antares-R2-master/ProcessorAntares/src/cpu/alu_dec.v" 27 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1477271415456 "|topModuleDevice|cpu:cpu|alu_dec:DecodeALU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ALUop\[2\] alu_dec.v(27) " "Inferred latch for \"ALUop\[2\]\" at alu_dec.v(27)" {  } { { "../ProcessorAntares/src/cpu/alu_dec.v" "" { Text "D:/Downloads/Tec499-T03-Antares-R2-master/ProcessorAntares/src/cpu/alu_dec.v" 27 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1477271415456 "|topModuleDevice|cpu:cpu|alu_dec:DecodeALU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ALUop\[3\] alu_dec.v(27) " "Inferred latch for \"ALUop\[3\]\" at alu_dec.v(27)" {  } { { "../ProcessorAntares/src/cpu/alu_dec.v" "" { Text "D:/Downloads/Tec499-T03-Antares-R2-master/ProcessorAntares/src/cpu/alu_dec.v" 27 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1477271415456 "|topModuleDevice|cpu:cpu|alu_dec:DecodeALU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ALUop\[4\] alu_dec.v(27) " "Inferred latch for \"ALUop\[4\]\" at alu_dec.v(27)" {  } { { "../ProcessorAntares/src/cpu/alu_dec.v" "" { Text "D:/Downloads/Tec499-T03-Antares-R2-master/ProcessorAntares/src/cpu/alu_dec.v" 27 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1477271415456 "|topModuleDevice|cpu:cpu|alu_dec:DecodeALU"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "register_memory cpu:cpu\|register_memory:Registers " "Elaborating entity \"register_memory\" for hierarchy \"cpu:cpu\|register_memory:Registers\"" {  } { { "../ProcessorAntares/src/cpu/cpu.v" "Registers" { Text "D:/Downloads/Tec499-T03-Antares-R2-master/ProcessorAntares/src/cpu/cpu.v" 68 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1477271415458 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "branch_compare cpu:cpu\|branch_compare:BranchCompare " "Elaborating entity \"branch_compare\" for hierarchy \"cpu:cpu\|branch_compare:BranchCompare\"" {  } { { "../ProcessorAntares/src/cpu/cpu.v" "BranchCompare" { Text "D:/Downloads/Tec499-T03-Antares-R2-master/ProcessorAntares/src/cpu/cpu.v" 75 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1477271415487 ""}
{ "Info" "IVRFX_VERI_ALMOST_ONEHOT_CASE_STATEMENT" "branch_compare.v(32) " "Verilog HDL Case Statement information at branch_compare.v(32): all case item expressions in this case statement are onehot" {  } { { "../ProcessorAntares/src/cpu/branch_compare.v" "" { Text "D:/Downloads/Tec499-T03-Antares-R2-master/ProcessorAntares/src/cpu/branch_compare.v" 32 0 0 } }  } 0 10264 "Verilog HDL Case Statement information at %1!s!: all case item expressions in this case statement are onehot" 0 0 "Analysis & Synthesis" 0 -1 1477271415490 "|topModuleDevice|cpu:cpu|branch_compare:BranchCompare"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sign_extend cpu:cpu\|sign_extend:ImmediateExtend " "Elaborating entity \"sign_extend\" for hierarchy \"cpu:cpu\|sign_extend:ImmediateExtend\"" {  } { { "../ProcessorAntares/src/cpu/cpu.v" "ImmediateExtend" { Text "D:/Downloads/Tec499-T03-Antares-R2-master/ProcessorAntares/src/cpu/cpu.v" 79 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1477271415494 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "shift_2 cpu:cpu\|shift_2:BranchShift2 " "Elaborating entity \"shift_2\" for hierarchy \"cpu:cpu\|shift_2:BranchShift2\"" {  } { { "../ProcessorAntares/src/cpu/cpu.v" "BranchShift2" { Text "D:/Downloads/Tec499-T03-Antares-R2-master/ProcessorAntares/src/cpu/cpu.v" 82 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1477271415500 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "behavioral_adder cpu:cpu\|behavioral_adder:BranchPlusPC " "Elaborating entity \"behavioral_adder\" for hierarchy \"cpu:cpu\|behavioral_adder:BranchPlusPC\"" {  } { { "../ProcessorAntares/src/cpu/cpu.v" "BranchPlusPC" { Text "D:/Downloads/Tec499-T03-Antares-R2-master/ProcessorAntares/src/cpu/cpu.v" 85 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1477271415502 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "id_ex cpu:cpu\|id_ex:IDEX " "Elaborating entity \"id_ex\" for hierarchy \"cpu:cpu\|id_ex:IDEX\"" {  } { { "../ProcessorAntares/src/cpu/cpu.v" "IDEX" { Text "D:/Downloads/Tec499-T03-Antares-R2-master/ProcessorAntares/src/cpu/cpu.v" 111 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1477271415507 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "hazard cpu:cpu\|hazard:HazardUnit " "Elaborating entity \"hazard\" for hierarchy \"cpu:cpu\|hazard:HazardUnit\"" {  } { { "../ProcessorAntares/src/cpu/cpu.v" "HazardUnit" { Text "D:/Downloads/Tec499-T03-Antares-R2-master/ProcessorAntares/src/cpu/cpu.v" 124 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1477271415552 ""}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "ifIdFlush hazard.v(31) " "Verilog HDL Always Construct warning at hazard.v(31): inferring latch(es) for variable \"ifIdFlush\", which holds its previous value in one or more paths through the always construct" {  } { { "../ProcessorAntares/src/cpu/hazard.v" "" { Text "D:/Downloads/Tec499-T03-Antares-R2-master/ProcessorAntares/src/cpu/hazard.v" 31 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1477271415554 "|topModuleDevice|cpu:cpu|hazard:HazardUnit"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ifIdFlush hazard.v(31) " "Inferred latch for \"ifIdFlush\" at hazard.v(31)" {  } { { "../ProcessorAntares/src/cpu/hazard.v" "" { Text "D:/Downloads/Tec499-T03-Antares-R2-master/ProcessorAntares/src/cpu/hazard.v" 31 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1477271415554 "|topModuleDevice|cpu:cpu|hazard:HazardUnit"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mux_2_5 cpu:cpu\|mux_2_5:MuxDestineRegister " "Elaborating entity \"mux_2_5\" for hierarchy \"cpu:cpu\|mux_2_5:MuxDestineRegister\"" {  } { { "../ProcessorAntares/src/cpu/cpu.v" "MuxDestineRegister" { Text "D:/Downloads/Tec499-T03-Antares-R2-master/ProcessorAntares/src/cpu/cpu.v" 130 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1477271415556 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "forwarding_unit cpu:cpu\|forwarding_unit:FowardingUnit " "Elaborating entity \"forwarding_unit\" for hierarchy \"cpu:cpu\|forwarding_unit:FowardingUnit\"" {  } { { "../ProcessorAntares/src/cpu/cpu.v" "FowardingUnit" { Text "D:/Downloads/Tec499-T03-Antares-R2-master/ProcessorAntares/src/cpu/cpu.v" 139 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1477271415562 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mux_4_32 cpu:cpu\|mux_4_32:MultiplexReadDataOutRS " "Elaborating entity \"mux_4_32\" for hierarchy \"cpu:cpu\|mux_4_32:MultiplexReadDataOutRS\"" {  } { { "../ProcessorAntares/src/cpu/cpu.v" "MultiplexReadDataOutRS" { Text "D:/Downloads/Tec499-T03-Antares-R2-master/ProcessorAntares/src/cpu/cpu.v" 144 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1477271415566 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mux_2_32 cpu:cpu\|mux_2_32:MultiplexImmediateRS " "Elaborating entity \"mux_2_32\" for hierarchy \"cpu:cpu\|mux_2_32:MultiplexImmediateRS\"" {  } { { "../ProcessorAntares/src/cpu/cpu.v" "MultiplexImmediateRS" { Text "D:/Downloads/Tec499-T03-Antares-R2-master/ProcessorAntares/src/cpu/cpu.v" 153 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1477271415577 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alu cpu:cpu\|alu:ALU " "Elaborating entity \"alu\" for hierarchy \"cpu:cpu\|alu:ALU\"" {  } { { "../ProcessorAntares/src/cpu/cpu.v" "ALU" { Text "D:/Downloads/Tec499-T03-Antares-R2-master/ProcessorAntares/src/cpu/cpu.v" 157 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1477271415582 ""}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "Out alu.v(34) " "Verilog HDL Always Construct warning at alu.v(34): inferring latch(es) for variable \"Out\", which holds its previous value in one or more paths through the always construct" {  } { { "../ProcessorAntares/src/cpu/alu.v" "" { Text "D:/Downloads/Tec499-T03-Antares-R2-master/ProcessorAntares/src/cpu/alu.v" 34 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1477271415590 "|topModuleDevice|cpu:cpu|alu:ALU"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "HI alu.v(34) " "Verilog HDL Always Construct warning at alu.v(34): inferring latch(es) for variable \"HI\", which holds its previous value in one or more paths through the always construct" {  } { { "../ProcessorAntares/src/cpu/alu.v" "" { Text "D:/Downloads/Tec499-T03-Antares-R2-master/ProcessorAntares/src/cpu/alu.v" 34 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1477271415590 "|topModuleDevice|cpu:cpu|alu:ALU"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "LO alu.v(34) " "Verilog HDL Always Construct warning at alu.v(34): inferring latch(es) for variable \"LO\", which holds its previous value in one or more paths through the always construct" {  } { { "../ProcessorAntares/src/cpu/alu.v" "" { Text "D:/Downloads/Tec499-T03-Antares-R2-master/ProcessorAntares/src/cpu/alu.v" 34 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1477271415590 "|topModuleDevice|cpu:cpu|alu:ALU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "LO\[0\] alu.v(34) " "Inferred latch for \"LO\[0\]\" at alu.v(34)" {  } { { "../ProcessorAntares/src/cpu/alu.v" "" { Text "D:/Downloads/Tec499-T03-Antares-R2-master/ProcessorAntares/src/cpu/alu.v" 34 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1477271415590 "|topModuleDevice|cpu:cpu|alu:ALU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "LO\[1\] alu.v(34) " "Inferred latch for \"LO\[1\]\" at alu.v(34)" {  } { { "../ProcessorAntares/src/cpu/alu.v" "" { Text "D:/Downloads/Tec499-T03-Antares-R2-master/ProcessorAntares/src/cpu/alu.v" 34 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1477271415590 "|topModuleDevice|cpu:cpu|alu:ALU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "LO\[2\] alu.v(34) " "Inferred latch for \"LO\[2\]\" at alu.v(34)" {  } { { "../ProcessorAntares/src/cpu/alu.v" "" { Text "D:/Downloads/Tec499-T03-Antares-R2-master/ProcessorAntares/src/cpu/alu.v" 34 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1477271415590 "|topModuleDevice|cpu:cpu|alu:ALU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "LO\[3\] alu.v(34) " "Inferred latch for \"LO\[3\]\" at alu.v(34)" {  } { { "../ProcessorAntares/src/cpu/alu.v" "" { Text "D:/Downloads/Tec499-T03-Antares-R2-master/ProcessorAntares/src/cpu/alu.v" 34 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1477271415590 "|topModuleDevice|cpu:cpu|alu:ALU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "LO\[4\] alu.v(34) " "Inferred latch for \"LO\[4\]\" at alu.v(34)" {  } { { "../ProcessorAntares/src/cpu/alu.v" "" { Text "D:/Downloads/Tec499-T03-Antares-R2-master/ProcessorAntares/src/cpu/alu.v" 34 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1477271415590 "|topModuleDevice|cpu:cpu|alu:ALU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "LO\[5\] alu.v(34) " "Inferred latch for \"LO\[5\]\" at alu.v(34)" {  } { { "../ProcessorAntares/src/cpu/alu.v" "" { Text "D:/Downloads/Tec499-T03-Antares-R2-master/ProcessorAntares/src/cpu/alu.v" 34 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1477271415591 "|topModuleDevice|cpu:cpu|alu:ALU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "LO\[6\] alu.v(34) " "Inferred latch for \"LO\[6\]\" at alu.v(34)" {  } { { "../ProcessorAntares/src/cpu/alu.v" "" { Text "D:/Downloads/Tec499-T03-Antares-R2-master/ProcessorAntares/src/cpu/alu.v" 34 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1477271415591 "|topModuleDevice|cpu:cpu|alu:ALU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "LO\[7\] alu.v(34) " "Inferred latch for \"LO\[7\]\" at alu.v(34)" {  } { { "../ProcessorAntares/src/cpu/alu.v" "" { Text "D:/Downloads/Tec499-T03-Antares-R2-master/ProcessorAntares/src/cpu/alu.v" 34 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1477271415591 "|topModuleDevice|cpu:cpu|alu:ALU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "LO\[8\] alu.v(34) " "Inferred latch for \"LO\[8\]\" at alu.v(34)" {  } { { "../ProcessorAntares/src/cpu/alu.v" "" { Text "D:/Downloads/Tec499-T03-Antares-R2-master/ProcessorAntares/src/cpu/alu.v" 34 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1477271415591 "|topModuleDevice|cpu:cpu|alu:ALU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "LO\[9\] alu.v(34) " "Inferred latch for \"LO\[9\]\" at alu.v(34)" {  } { { "../ProcessorAntares/src/cpu/alu.v" "" { Text "D:/Downloads/Tec499-T03-Antares-R2-master/ProcessorAntares/src/cpu/alu.v" 34 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1477271415591 "|topModuleDevice|cpu:cpu|alu:ALU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "LO\[10\] alu.v(34) " "Inferred latch for \"LO\[10\]\" at alu.v(34)" {  } { { "../ProcessorAntares/src/cpu/alu.v" "" { Text "D:/Downloads/Tec499-T03-Antares-R2-master/ProcessorAntares/src/cpu/alu.v" 34 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1477271415591 "|topModuleDevice|cpu:cpu|alu:ALU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "LO\[11\] alu.v(34) " "Inferred latch for \"LO\[11\]\" at alu.v(34)" {  } { { "../ProcessorAntares/src/cpu/alu.v" "" { Text "D:/Downloads/Tec499-T03-Antares-R2-master/ProcessorAntares/src/cpu/alu.v" 34 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1477271415591 "|topModuleDevice|cpu:cpu|alu:ALU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "LO\[12\] alu.v(34) " "Inferred latch for \"LO\[12\]\" at alu.v(34)" {  } { { "../ProcessorAntares/src/cpu/alu.v" "" { Text "D:/Downloads/Tec499-T03-Antares-R2-master/ProcessorAntares/src/cpu/alu.v" 34 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1477271415591 "|topModuleDevice|cpu:cpu|alu:ALU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "LO\[13\] alu.v(34) " "Inferred latch for \"LO\[13\]\" at alu.v(34)" {  } { { "../ProcessorAntares/src/cpu/alu.v" "" { Text "D:/Downloads/Tec499-T03-Antares-R2-master/ProcessorAntares/src/cpu/alu.v" 34 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1477271415591 "|topModuleDevice|cpu:cpu|alu:ALU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "LO\[14\] alu.v(34) " "Inferred latch for \"LO\[14\]\" at alu.v(34)" {  } { { "../ProcessorAntares/src/cpu/alu.v" "" { Text "D:/Downloads/Tec499-T03-Antares-R2-master/ProcessorAntares/src/cpu/alu.v" 34 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1477271415592 "|topModuleDevice|cpu:cpu|alu:ALU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "LO\[15\] alu.v(34) " "Inferred latch for \"LO\[15\]\" at alu.v(34)" {  } { { "../ProcessorAntares/src/cpu/alu.v" "" { Text "D:/Downloads/Tec499-T03-Antares-R2-master/ProcessorAntares/src/cpu/alu.v" 34 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1477271415592 "|topModuleDevice|cpu:cpu|alu:ALU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "LO\[16\] alu.v(34) " "Inferred latch for \"LO\[16\]\" at alu.v(34)" {  } { { "../ProcessorAntares/src/cpu/alu.v" "" { Text "D:/Downloads/Tec499-T03-Antares-R2-master/ProcessorAntares/src/cpu/alu.v" 34 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1477271415592 "|topModuleDevice|cpu:cpu|alu:ALU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "LO\[17\] alu.v(34) " "Inferred latch for \"LO\[17\]\" at alu.v(34)" {  } { { "../ProcessorAntares/src/cpu/alu.v" "" { Text "D:/Downloads/Tec499-T03-Antares-R2-master/ProcessorAntares/src/cpu/alu.v" 34 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1477271415592 "|topModuleDevice|cpu:cpu|alu:ALU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "LO\[18\] alu.v(34) " "Inferred latch for \"LO\[18\]\" at alu.v(34)" {  } { { "../ProcessorAntares/src/cpu/alu.v" "" { Text "D:/Downloads/Tec499-T03-Antares-R2-master/ProcessorAntares/src/cpu/alu.v" 34 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1477271415592 "|topModuleDevice|cpu:cpu|alu:ALU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "LO\[19\] alu.v(34) " "Inferred latch for \"LO\[19\]\" at alu.v(34)" {  } { { "../ProcessorAntares/src/cpu/alu.v" "" { Text "D:/Downloads/Tec499-T03-Antares-R2-master/ProcessorAntares/src/cpu/alu.v" 34 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1477271415592 "|topModuleDevice|cpu:cpu|alu:ALU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "LO\[20\] alu.v(34) " "Inferred latch for \"LO\[20\]\" at alu.v(34)" {  } { { "../ProcessorAntares/src/cpu/alu.v" "" { Text "D:/Downloads/Tec499-T03-Antares-R2-master/ProcessorAntares/src/cpu/alu.v" 34 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1477271415592 "|topModuleDevice|cpu:cpu|alu:ALU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "LO\[21\] alu.v(34) " "Inferred latch for \"LO\[21\]\" at alu.v(34)" {  } { { "../ProcessorAntares/src/cpu/alu.v" "" { Text "D:/Downloads/Tec499-T03-Antares-R2-master/ProcessorAntares/src/cpu/alu.v" 34 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1477271415592 "|topModuleDevice|cpu:cpu|alu:ALU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "LO\[22\] alu.v(34) " "Inferred latch for \"LO\[22\]\" at alu.v(34)" {  } { { "../ProcessorAntares/src/cpu/alu.v" "" { Text "D:/Downloads/Tec499-T03-Antares-R2-master/ProcessorAntares/src/cpu/alu.v" 34 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1477271415592 "|topModuleDevice|cpu:cpu|alu:ALU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "LO\[23\] alu.v(34) " "Inferred latch for \"LO\[23\]\" at alu.v(34)" {  } { { "../ProcessorAntares/src/cpu/alu.v" "" { Text "D:/Downloads/Tec499-T03-Antares-R2-master/ProcessorAntares/src/cpu/alu.v" 34 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1477271415592 "|topModuleDevice|cpu:cpu|alu:ALU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "LO\[24\] alu.v(34) " "Inferred latch for \"LO\[24\]\" at alu.v(34)" {  } { { "../ProcessorAntares/src/cpu/alu.v" "" { Text "D:/Downloads/Tec499-T03-Antares-R2-master/ProcessorAntares/src/cpu/alu.v" 34 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1477271415593 "|topModuleDevice|cpu:cpu|alu:ALU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "LO\[25\] alu.v(34) " "Inferred latch for \"LO\[25\]\" at alu.v(34)" {  } { { "../ProcessorAntares/src/cpu/alu.v" "" { Text "D:/Downloads/Tec499-T03-Antares-R2-master/ProcessorAntares/src/cpu/alu.v" 34 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1477271415593 "|topModuleDevice|cpu:cpu|alu:ALU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "LO\[26\] alu.v(34) " "Inferred latch for \"LO\[26\]\" at alu.v(34)" {  } { { "../ProcessorAntares/src/cpu/alu.v" "" { Text "D:/Downloads/Tec499-T03-Antares-R2-master/ProcessorAntares/src/cpu/alu.v" 34 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1477271415593 "|topModuleDevice|cpu:cpu|alu:ALU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "LO\[27\] alu.v(34) " "Inferred latch for \"LO\[27\]\" at alu.v(34)" {  } { { "../ProcessorAntares/src/cpu/alu.v" "" { Text "D:/Downloads/Tec499-T03-Antares-R2-master/ProcessorAntares/src/cpu/alu.v" 34 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1477271415593 "|topModuleDevice|cpu:cpu|alu:ALU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "LO\[28\] alu.v(34) " "Inferred latch for \"LO\[28\]\" at alu.v(34)" {  } { { "../ProcessorAntares/src/cpu/alu.v" "" { Text "D:/Downloads/Tec499-T03-Antares-R2-master/ProcessorAntares/src/cpu/alu.v" 34 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1477271415593 "|topModuleDevice|cpu:cpu|alu:ALU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "LO\[29\] alu.v(34) " "Inferred latch for \"LO\[29\]\" at alu.v(34)" {  } { { "../ProcessorAntares/src/cpu/alu.v" "" { Text "D:/Downloads/Tec499-T03-Antares-R2-master/ProcessorAntares/src/cpu/alu.v" 34 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1477271415593 "|topModuleDevice|cpu:cpu|alu:ALU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "LO\[30\] alu.v(34) " "Inferred latch for \"LO\[30\]\" at alu.v(34)" {  } { { "../ProcessorAntares/src/cpu/alu.v" "" { Text "D:/Downloads/Tec499-T03-Antares-R2-master/ProcessorAntares/src/cpu/alu.v" 34 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1477271415593 "|topModuleDevice|cpu:cpu|alu:ALU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "LO\[31\] alu.v(34) " "Inferred latch for \"LO\[31\]\" at alu.v(34)" {  } { { "../ProcessorAntares/src/cpu/alu.v" "" { Text "D:/Downloads/Tec499-T03-Antares-R2-master/ProcessorAntares/src/cpu/alu.v" 34 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1477271415593 "|topModuleDevice|cpu:cpu|alu:ALU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "HI\[0\] alu.v(34) " "Inferred latch for \"HI\[0\]\" at alu.v(34)" {  } { { "../ProcessorAntares/src/cpu/alu.v" "" { Text "D:/Downloads/Tec499-T03-Antares-R2-master/ProcessorAntares/src/cpu/alu.v" 34 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1477271415593 "|topModuleDevice|cpu:cpu|alu:ALU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "HI\[1\] alu.v(34) " "Inferred latch for \"HI\[1\]\" at alu.v(34)" {  } { { "../ProcessorAntares/src/cpu/alu.v" "" { Text "D:/Downloads/Tec499-T03-Antares-R2-master/ProcessorAntares/src/cpu/alu.v" 34 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1477271415593 "|topModuleDevice|cpu:cpu|alu:ALU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "HI\[2\] alu.v(34) " "Inferred latch for \"HI\[2\]\" at alu.v(34)" {  } { { "../ProcessorAntares/src/cpu/alu.v" "" { Text "D:/Downloads/Tec499-T03-Antares-R2-master/ProcessorAntares/src/cpu/alu.v" 34 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1477271415593 "|topModuleDevice|cpu:cpu|alu:ALU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "HI\[3\] alu.v(34) " "Inferred latch for \"HI\[3\]\" at alu.v(34)" {  } { { "../ProcessorAntares/src/cpu/alu.v" "" { Text "D:/Downloads/Tec499-T03-Antares-R2-master/ProcessorAntares/src/cpu/alu.v" 34 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1477271415593 "|topModuleDevice|cpu:cpu|alu:ALU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "HI\[4\] alu.v(34) " "Inferred latch for \"HI\[4\]\" at alu.v(34)" {  } { { "../ProcessorAntares/src/cpu/alu.v" "" { Text "D:/Downloads/Tec499-T03-Antares-R2-master/ProcessorAntares/src/cpu/alu.v" 34 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1477271415593 "|topModuleDevice|cpu:cpu|alu:ALU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "HI\[5\] alu.v(34) " "Inferred latch for \"HI\[5\]\" at alu.v(34)" {  } { { "../ProcessorAntares/src/cpu/alu.v" "" { Text "D:/Downloads/Tec499-T03-Antares-R2-master/ProcessorAntares/src/cpu/alu.v" 34 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1477271415593 "|topModuleDevice|cpu:cpu|alu:ALU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "HI\[6\] alu.v(34) " "Inferred latch for \"HI\[6\]\" at alu.v(34)" {  } { { "../ProcessorAntares/src/cpu/alu.v" "" { Text "D:/Downloads/Tec499-T03-Antares-R2-master/ProcessorAntares/src/cpu/alu.v" 34 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1477271415594 "|topModuleDevice|cpu:cpu|alu:ALU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "HI\[7\] alu.v(34) " "Inferred latch for \"HI\[7\]\" at alu.v(34)" {  } { { "../ProcessorAntares/src/cpu/alu.v" "" { Text "D:/Downloads/Tec499-T03-Antares-R2-master/ProcessorAntares/src/cpu/alu.v" 34 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1477271415594 "|topModuleDevice|cpu:cpu|alu:ALU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "HI\[8\] alu.v(34) " "Inferred latch for \"HI\[8\]\" at alu.v(34)" {  } { { "../ProcessorAntares/src/cpu/alu.v" "" { Text "D:/Downloads/Tec499-T03-Antares-R2-master/ProcessorAntares/src/cpu/alu.v" 34 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1477271415594 "|topModuleDevice|cpu:cpu|alu:ALU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "HI\[9\] alu.v(34) " "Inferred latch for \"HI\[9\]\" at alu.v(34)" {  } { { "../ProcessorAntares/src/cpu/alu.v" "" { Text "D:/Downloads/Tec499-T03-Antares-R2-master/ProcessorAntares/src/cpu/alu.v" 34 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1477271415594 "|topModuleDevice|cpu:cpu|alu:ALU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "HI\[10\] alu.v(34) " "Inferred latch for \"HI\[10\]\" at alu.v(34)" {  } { { "../ProcessorAntares/src/cpu/alu.v" "" { Text "D:/Downloads/Tec499-T03-Antares-R2-master/ProcessorAntares/src/cpu/alu.v" 34 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1477271415594 "|topModuleDevice|cpu:cpu|alu:ALU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "HI\[11\] alu.v(34) " "Inferred latch for \"HI\[11\]\" at alu.v(34)" {  } { { "../ProcessorAntares/src/cpu/alu.v" "" { Text "D:/Downloads/Tec499-T03-Antares-R2-master/ProcessorAntares/src/cpu/alu.v" 34 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1477271415595 "|topModuleDevice|cpu:cpu|alu:ALU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "HI\[12\] alu.v(34) " "Inferred latch for \"HI\[12\]\" at alu.v(34)" {  } { { "../ProcessorAntares/src/cpu/alu.v" "" { Text "D:/Downloads/Tec499-T03-Antares-R2-master/ProcessorAntares/src/cpu/alu.v" 34 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1477271415595 "|topModuleDevice|cpu:cpu|alu:ALU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "HI\[13\] alu.v(34) " "Inferred latch for \"HI\[13\]\" at alu.v(34)" {  } { { "../ProcessorAntares/src/cpu/alu.v" "" { Text "D:/Downloads/Tec499-T03-Antares-R2-master/ProcessorAntares/src/cpu/alu.v" 34 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1477271415596 "|topModuleDevice|cpu:cpu|alu:ALU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "HI\[14\] alu.v(34) " "Inferred latch for \"HI\[14\]\" at alu.v(34)" {  } { { "../ProcessorAntares/src/cpu/alu.v" "" { Text "D:/Downloads/Tec499-T03-Antares-R2-master/ProcessorAntares/src/cpu/alu.v" 34 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1477271415596 "|topModuleDevice|cpu:cpu|alu:ALU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "HI\[15\] alu.v(34) " "Inferred latch for \"HI\[15\]\" at alu.v(34)" {  } { { "../ProcessorAntares/src/cpu/alu.v" "" { Text "D:/Downloads/Tec499-T03-Antares-R2-master/ProcessorAntares/src/cpu/alu.v" 34 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1477271415596 "|topModuleDevice|cpu:cpu|alu:ALU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "HI\[16\] alu.v(34) " "Inferred latch for \"HI\[16\]\" at alu.v(34)" {  } { { "../ProcessorAntares/src/cpu/alu.v" "" { Text "D:/Downloads/Tec499-T03-Antares-R2-master/ProcessorAntares/src/cpu/alu.v" 34 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1477271415596 "|topModuleDevice|cpu:cpu|alu:ALU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "HI\[17\] alu.v(34) " "Inferred latch for \"HI\[17\]\" at alu.v(34)" {  } { { "../ProcessorAntares/src/cpu/alu.v" "" { Text "D:/Downloads/Tec499-T03-Antares-R2-master/ProcessorAntares/src/cpu/alu.v" 34 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1477271415596 "|topModuleDevice|cpu:cpu|alu:ALU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "HI\[18\] alu.v(34) " "Inferred latch for \"HI\[18\]\" at alu.v(34)" {  } { { "../ProcessorAntares/src/cpu/alu.v" "" { Text "D:/Downloads/Tec499-T03-Antares-R2-master/ProcessorAntares/src/cpu/alu.v" 34 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1477271415596 "|topModuleDevice|cpu:cpu|alu:ALU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "HI\[19\] alu.v(34) " "Inferred latch for \"HI\[19\]\" at alu.v(34)" {  } { { "../ProcessorAntares/src/cpu/alu.v" "" { Text "D:/Downloads/Tec499-T03-Antares-R2-master/ProcessorAntares/src/cpu/alu.v" 34 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1477271415596 "|topModuleDevice|cpu:cpu|alu:ALU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "HI\[20\] alu.v(34) " "Inferred latch for \"HI\[20\]\" at alu.v(34)" {  } { { "../ProcessorAntares/src/cpu/alu.v" "" { Text "D:/Downloads/Tec499-T03-Antares-R2-master/ProcessorAntares/src/cpu/alu.v" 34 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1477271415596 "|topModuleDevice|cpu:cpu|alu:ALU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "HI\[21\] alu.v(34) " "Inferred latch for \"HI\[21\]\" at alu.v(34)" {  } { { "../ProcessorAntares/src/cpu/alu.v" "" { Text "D:/Downloads/Tec499-T03-Antares-R2-master/ProcessorAntares/src/cpu/alu.v" 34 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1477271415596 "|topModuleDevice|cpu:cpu|alu:ALU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "HI\[22\] alu.v(34) " "Inferred latch for \"HI\[22\]\" at alu.v(34)" {  } { { "../ProcessorAntares/src/cpu/alu.v" "" { Text "D:/Downloads/Tec499-T03-Antares-R2-master/ProcessorAntares/src/cpu/alu.v" 34 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1477271415597 "|topModuleDevice|cpu:cpu|alu:ALU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "HI\[23\] alu.v(34) " "Inferred latch for \"HI\[23\]\" at alu.v(34)" {  } { { "../ProcessorAntares/src/cpu/alu.v" "" { Text "D:/Downloads/Tec499-T03-Antares-R2-master/ProcessorAntares/src/cpu/alu.v" 34 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1477271415597 "|topModuleDevice|cpu:cpu|alu:ALU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "HI\[24\] alu.v(34) " "Inferred latch for \"HI\[24\]\" at alu.v(34)" {  } { { "../ProcessorAntares/src/cpu/alu.v" "" { Text "D:/Downloads/Tec499-T03-Antares-R2-master/ProcessorAntares/src/cpu/alu.v" 34 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1477271415597 "|topModuleDevice|cpu:cpu|alu:ALU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "HI\[25\] alu.v(34) " "Inferred latch for \"HI\[25\]\" at alu.v(34)" {  } { { "../ProcessorAntares/src/cpu/alu.v" "" { Text "D:/Downloads/Tec499-T03-Antares-R2-master/ProcessorAntares/src/cpu/alu.v" 34 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1477271415597 "|topModuleDevice|cpu:cpu|alu:ALU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "HI\[26\] alu.v(34) " "Inferred latch for \"HI\[26\]\" at alu.v(34)" {  } { { "../ProcessorAntares/src/cpu/alu.v" "" { Text "D:/Downloads/Tec499-T03-Antares-R2-master/ProcessorAntares/src/cpu/alu.v" 34 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1477271415597 "|topModuleDevice|cpu:cpu|alu:ALU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "HI\[27\] alu.v(34) " "Inferred latch for \"HI\[27\]\" at alu.v(34)" {  } { { "../ProcessorAntares/src/cpu/alu.v" "" { Text "D:/Downloads/Tec499-T03-Antares-R2-master/ProcessorAntares/src/cpu/alu.v" 34 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1477271415597 "|topModuleDevice|cpu:cpu|alu:ALU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "HI\[28\] alu.v(34) " "Inferred latch for \"HI\[28\]\" at alu.v(34)" {  } { { "../ProcessorAntares/src/cpu/alu.v" "" { Text "D:/Downloads/Tec499-T03-Antares-R2-master/ProcessorAntares/src/cpu/alu.v" 34 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1477271415597 "|topModuleDevice|cpu:cpu|alu:ALU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "HI\[29\] alu.v(34) " "Inferred latch for \"HI\[29\]\" at alu.v(34)" {  } { { "../ProcessorAntares/src/cpu/alu.v" "" { Text "D:/Downloads/Tec499-T03-Antares-R2-master/ProcessorAntares/src/cpu/alu.v" 34 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1477271415597 "|topModuleDevice|cpu:cpu|alu:ALU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "HI\[30\] alu.v(34) " "Inferred latch for \"HI\[30\]\" at alu.v(34)" {  } { { "../ProcessorAntares/src/cpu/alu.v" "" { Text "D:/Downloads/Tec499-T03-Antares-R2-master/ProcessorAntares/src/cpu/alu.v" 34 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1477271415597 "|topModuleDevice|cpu:cpu|alu:ALU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "HI\[31\] alu.v(34) " "Inferred latch for \"HI\[31\]\" at alu.v(34)" {  } { { "../ProcessorAntares/src/cpu/alu.v" "" { Text "D:/Downloads/Tec499-T03-Antares-R2-master/ProcessorAntares/src/cpu/alu.v" 34 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1477271415597 "|topModuleDevice|cpu:cpu|alu:ALU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Out\[0\] alu.v(34) " "Inferred latch for \"Out\[0\]\" at alu.v(34)" {  } { { "../ProcessorAntares/src/cpu/alu.v" "" { Text "D:/Downloads/Tec499-T03-Antares-R2-master/ProcessorAntares/src/cpu/alu.v" 34 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1477271415597 "|topModuleDevice|cpu:cpu|alu:ALU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Out\[1\] alu.v(34) " "Inferred latch for \"Out\[1\]\" at alu.v(34)" {  } { { "../ProcessorAntares/src/cpu/alu.v" "" { Text "D:/Downloads/Tec499-T03-Antares-R2-master/ProcessorAntares/src/cpu/alu.v" 34 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1477271415597 "|topModuleDevice|cpu:cpu|alu:ALU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Out\[2\] alu.v(34) " "Inferred latch for \"Out\[2\]\" at alu.v(34)" {  } { { "../ProcessorAntares/src/cpu/alu.v" "" { Text "D:/Downloads/Tec499-T03-Antares-R2-master/ProcessorAntares/src/cpu/alu.v" 34 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1477271415597 "|topModuleDevice|cpu:cpu|alu:ALU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Out\[3\] alu.v(34) " "Inferred latch for \"Out\[3\]\" at alu.v(34)" {  } { { "../ProcessorAntares/src/cpu/alu.v" "" { Text "D:/Downloads/Tec499-T03-Antares-R2-master/ProcessorAntares/src/cpu/alu.v" 34 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1477271415597 "|topModuleDevice|cpu:cpu|alu:ALU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Out\[4\] alu.v(34) " "Inferred latch for \"Out\[4\]\" at alu.v(34)" {  } { { "../ProcessorAntares/src/cpu/alu.v" "" { Text "D:/Downloads/Tec499-T03-Antares-R2-master/ProcessorAntares/src/cpu/alu.v" 34 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1477271415598 "|topModuleDevice|cpu:cpu|alu:ALU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Out\[5\] alu.v(34) " "Inferred latch for \"Out\[5\]\" at alu.v(34)" {  } { { "../ProcessorAntares/src/cpu/alu.v" "" { Text "D:/Downloads/Tec499-T03-Antares-R2-master/ProcessorAntares/src/cpu/alu.v" 34 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1477271415598 "|topModuleDevice|cpu:cpu|alu:ALU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Out\[6\] alu.v(34) " "Inferred latch for \"Out\[6\]\" at alu.v(34)" {  } { { "../ProcessorAntares/src/cpu/alu.v" "" { Text "D:/Downloads/Tec499-T03-Antares-R2-master/ProcessorAntares/src/cpu/alu.v" 34 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1477271415598 "|topModuleDevice|cpu:cpu|alu:ALU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Out\[7\] alu.v(34) " "Inferred latch for \"Out\[7\]\" at alu.v(34)" {  } { { "../ProcessorAntares/src/cpu/alu.v" "" { Text "D:/Downloads/Tec499-T03-Antares-R2-master/ProcessorAntares/src/cpu/alu.v" 34 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1477271415598 "|topModuleDevice|cpu:cpu|alu:ALU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Out\[8\] alu.v(34) " "Inferred latch for \"Out\[8\]\" at alu.v(34)" {  } { { "../ProcessorAntares/src/cpu/alu.v" "" { Text "D:/Downloads/Tec499-T03-Antares-R2-master/ProcessorAntares/src/cpu/alu.v" 34 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1477271415598 "|topModuleDevice|cpu:cpu|alu:ALU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Out\[9\] alu.v(34) " "Inferred latch for \"Out\[9\]\" at alu.v(34)" {  } { { "../ProcessorAntares/src/cpu/alu.v" "" { Text "D:/Downloads/Tec499-T03-Antares-R2-master/ProcessorAntares/src/cpu/alu.v" 34 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1477271415598 "|topModuleDevice|cpu:cpu|alu:ALU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Out\[10\] alu.v(34) " "Inferred latch for \"Out\[10\]\" at alu.v(34)" {  } { { "../ProcessorAntares/src/cpu/alu.v" "" { Text "D:/Downloads/Tec499-T03-Antares-R2-master/ProcessorAntares/src/cpu/alu.v" 34 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1477271415598 "|topModuleDevice|cpu:cpu|alu:ALU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Out\[11\] alu.v(34) " "Inferred latch for \"Out\[11\]\" at alu.v(34)" {  } { { "../ProcessorAntares/src/cpu/alu.v" "" { Text "D:/Downloads/Tec499-T03-Antares-R2-master/ProcessorAntares/src/cpu/alu.v" 34 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1477271415598 "|topModuleDevice|cpu:cpu|alu:ALU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Out\[12\] alu.v(34) " "Inferred latch for \"Out\[12\]\" at alu.v(34)" {  } { { "../ProcessorAntares/src/cpu/alu.v" "" { Text "D:/Downloads/Tec499-T03-Antares-R2-master/ProcessorAntares/src/cpu/alu.v" 34 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1477271415598 "|topModuleDevice|cpu:cpu|alu:ALU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Out\[13\] alu.v(34) " "Inferred latch for \"Out\[13\]\" at alu.v(34)" {  } { { "../ProcessorAntares/src/cpu/alu.v" "" { Text "D:/Downloads/Tec499-T03-Antares-R2-master/ProcessorAntares/src/cpu/alu.v" 34 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1477271415598 "|topModuleDevice|cpu:cpu|alu:ALU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Out\[14\] alu.v(34) " "Inferred latch for \"Out\[14\]\" at alu.v(34)" {  } { { "../ProcessorAntares/src/cpu/alu.v" "" { Text "D:/Downloads/Tec499-T03-Antares-R2-master/ProcessorAntares/src/cpu/alu.v" 34 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1477271415598 "|topModuleDevice|cpu:cpu|alu:ALU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Out\[15\] alu.v(34) " "Inferred latch for \"Out\[15\]\" at alu.v(34)" {  } { { "../ProcessorAntares/src/cpu/alu.v" "" { Text "D:/Downloads/Tec499-T03-Antares-R2-master/ProcessorAntares/src/cpu/alu.v" 34 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1477271415598 "|topModuleDevice|cpu:cpu|alu:ALU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Out\[16\] alu.v(34) " "Inferred latch for \"Out\[16\]\" at alu.v(34)" {  } { { "../ProcessorAntares/src/cpu/alu.v" "" { Text "D:/Downloads/Tec499-T03-Antares-R2-master/ProcessorAntares/src/cpu/alu.v" 34 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1477271415598 "|topModuleDevice|cpu:cpu|alu:ALU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Out\[17\] alu.v(34) " "Inferred latch for \"Out\[17\]\" at alu.v(34)" {  } { { "../ProcessorAntares/src/cpu/alu.v" "" { Text "D:/Downloads/Tec499-T03-Antares-R2-master/ProcessorAntares/src/cpu/alu.v" 34 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1477271415598 "|topModuleDevice|cpu:cpu|alu:ALU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Out\[18\] alu.v(34) " "Inferred latch for \"Out\[18\]\" at alu.v(34)" {  } { { "../ProcessorAntares/src/cpu/alu.v" "" { Text "D:/Downloads/Tec499-T03-Antares-R2-master/ProcessorAntares/src/cpu/alu.v" 34 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1477271415598 "|topModuleDevice|cpu:cpu|alu:ALU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Out\[19\] alu.v(34) " "Inferred latch for \"Out\[19\]\" at alu.v(34)" {  } { { "../ProcessorAntares/src/cpu/alu.v" "" { Text "D:/Downloads/Tec499-T03-Antares-R2-master/ProcessorAntares/src/cpu/alu.v" 34 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1477271415599 "|topModuleDevice|cpu:cpu|alu:ALU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Out\[20\] alu.v(34) " "Inferred latch for \"Out\[20\]\" at alu.v(34)" {  } { { "../ProcessorAntares/src/cpu/alu.v" "" { Text "D:/Downloads/Tec499-T03-Antares-R2-master/ProcessorAntares/src/cpu/alu.v" 34 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1477271415599 "|topModuleDevice|cpu:cpu|alu:ALU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Out\[21\] alu.v(34) " "Inferred latch for \"Out\[21\]\" at alu.v(34)" {  } { { "../ProcessorAntares/src/cpu/alu.v" "" { Text "D:/Downloads/Tec499-T03-Antares-R2-master/ProcessorAntares/src/cpu/alu.v" 34 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1477271415599 "|topModuleDevice|cpu:cpu|alu:ALU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Out\[22\] alu.v(34) " "Inferred latch for \"Out\[22\]\" at alu.v(34)" {  } { { "../ProcessorAntares/src/cpu/alu.v" "" { Text "D:/Downloads/Tec499-T03-Antares-R2-master/ProcessorAntares/src/cpu/alu.v" 34 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1477271415599 "|topModuleDevice|cpu:cpu|alu:ALU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Out\[23\] alu.v(34) " "Inferred latch for \"Out\[23\]\" at alu.v(34)" {  } { { "../ProcessorAntares/src/cpu/alu.v" "" { Text "D:/Downloads/Tec499-T03-Antares-R2-master/ProcessorAntares/src/cpu/alu.v" 34 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1477271415599 "|topModuleDevice|cpu:cpu|alu:ALU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Out\[24\] alu.v(34) " "Inferred latch for \"Out\[24\]\" at alu.v(34)" {  } { { "../ProcessorAntares/src/cpu/alu.v" "" { Text "D:/Downloads/Tec499-T03-Antares-R2-master/ProcessorAntares/src/cpu/alu.v" 34 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1477271415599 "|topModuleDevice|cpu:cpu|alu:ALU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Out\[25\] alu.v(34) " "Inferred latch for \"Out\[25\]\" at alu.v(34)" {  } { { "../ProcessorAntares/src/cpu/alu.v" "" { Text "D:/Downloads/Tec499-T03-Antares-R2-master/ProcessorAntares/src/cpu/alu.v" 34 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1477271415599 "|topModuleDevice|cpu:cpu|alu:ALU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Out\[26\] alu.v(34) " "Inferred latch for \"Out\[26\]\" at alu.v(34)" {  } { { "../ProcessorAntares/src/cpu/alu.v" "" { Text "D:/Downloads/Tec499-T03-Antares-R2-master/ProcessorAntares/src/cpu/alu.v" 34 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1477271415599 "|topModuleDevice|cpu:cpu|alu:ALU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Out\[27\] alu.v(34) " "Inferred latch for \"Out\[27\]\" at alu.v(34)" {  } { { "../ProcessorAntares/src/cpu/alu.v" "" { Text "D:/Downloads/Tec499-T03-Antares-R2-master/ProcessorAntares/src/cpu/alu.v" 34 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1477271415599 "|topModuleDevice|cpu:cpu|alu:ALU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Out\[28\] alu.v(34) " "Inferred latch for \"Out\[28\]\" at alu.v(34)" {  } { { "../ProcessorAntares/src/cpu/alu.v" "" { Text "D:/Downloads/Tec499-T03-Antares-R2-master/ProcessorAntares/src/cpu/alu.v" 34 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1477271415599 "|topModuleDevice|cpu:cpu|alu:ALU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Out\[29\] alu.v(34) " "Inferred latch for \"Out\[29\]\" at alu.v(34)" {  } { { "../ProcessorAntares/src/cpu/alu.v" "" { Text "D:/Downloads/Tec499-T03-Antares-R2-master/ProcessorAntares/src/cpu/alu.v" 34 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1477271415600 "|topModuleDevice|cpu:cpu|alu:ALU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Out\[30\] alu.v(34) " "Inferred latch for \"Out\[30\]\" at alu.v(34)" {  } { { "../ProcessorAntares/src/cpu/alu.v" "" { Text "D:/Downloads/Tec499-T03-Antares-R2-master/ProcessorAntares/src/cpu/alu.v" 34 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1477271415600 "|topModuleDevice|cpu:cpu|alu:ALU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Out\[31\] alu.v(34) " "Inferred latch for \"Out\[31\]\" at alu.v(34)" {  } { { "../ProcessorAntares/src/cpu/alu.v" "" { Text "D:/Downloads/Tec499-T03-Antares-R2-master/ProcessorAntares/src/cpu/alu.v" 34 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1477271415600 "|topModuleDevice|cpu:cpu|alu:ALU"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ex_mem cpu:cpu\|ex_mem:EXMEN " "Elaborating entity \"ex_mem\" for hierarchy \"cpu:cpu\|ex_mem:EXMEN\"" {  } { { "../ProcessorAntares/src/cpu/cpu.v" "EXMEN" { Text "D:/Downloads/Tec499-T03-Antares-R2-master/ProcessorAntares/src/cpu/cpu.v" 168 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1477271415602 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mem_wb cpu:cpu\|mem_wb:MEMWB " "Elaborating entity \"mem_wb\" for hierarchy \"cpu:cpu\|mem_wb:MEMWB\"" {  } { { "../ProcessorAntares/src/cpu/cpu.v" "MEMWB" { Text "D:/Downloads/Tec499-T03-Antares-R2-master/ProcessorAntares/src/cpu/cpu.v" 197 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1477271415608 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "device_manager device_manager:monitor " "Elaborating entity \"device_manager\" for hierarchy \"device_manager:monitor\"" {  } { { "../ProcessorAntares/src/topModuleDevice.v" "monitor" { Text "D:/Downloads/Tec499-T03-Antares-R2-master/ProcessorAntares/src/topModuleDevice.v" 30 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1477271415617 ""}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "statusReg device_manager.v(18) " "Verilog HDL Always Construct warning at device_manager.v(18): inferring latch(es) for variable \"statusReg\", which holds its previous value in one or more paths through the always construct" {  } { { "../ProcessorAntares/src/device/device_manager.v" "" { Text "D:/Downloads/Tec499-T03-Antares-R2-master/ProcessorAntares/src/device/device_manager.v" 18 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1477271415620 "|topModuleDevice|device_manager:monitor"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "data device_manager.v(18) " "Verilog HDL Always Construct warning at device_manager.v(18): inferring latch(es) for variable \"data\", which holds its previous value in one or more paths through the always construct" {  } { { "../ProcessorAntares/src/device/device_manager.v" "" { Text "D:/Downloads/Tec499-T03-Antares-R2-master/ProcessorAntares/src/device/device_manager.v" 18 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1477271415620 "|topModuleDevice|device_manager:monitor"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "memOutOut device_manager.v(18) " "Verilog HDL Always Construct warning at device_manager.v(18): inferring latch(es) for variable \"memOutOut\", which holds its previous value in one or more paths through the always construct" {  } { { "../ProcessorAntares/src/device/device_manager.v" "" { Text "D:/Downloads/Tec499-T03-Antares-R2-master/ProcessorAntares/src/device/device_manager.v" 18 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1477271415621 "|topModuleDevice|device_manager:monitor"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memOutOut\[0\] device_manager.v(28) " "Inferred latch for \"memOutOut\[0\]\" at device_manager.v(28)" {  } { { "../ProcessorAntares/src/device/device_manager.v" "" { Text "D:/Downloads/Tec499-T03-Antares-R2-master/ProcessorAntares/src/device/device_manager.v" 28 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1477271415621 "|topModuleDevice|device_manager:monitor"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memOutOut\[1\] device_manager.v(28) " "Inferred latch for \"memOutOut\[1\]\" at device_manager.v(28)" {  } { { "../ProcessorAntares/src/device/device_manager.v" "" { Text "D:/Downloads/Tec499-T03-Antares-R2-master/ProcessorAntares/src/device/device_manager.v" 28 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1477271415621 "|topModuleDevice|device_manager:monitor"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memOutOut\[2\] device_manager.v(28) " "Inferred latch for \"memOutOut\[2\]\" at device_manager.v(28)" {  } { { "../ProcessorAntares/src/device/device_manager.v" "" { Text "D:/Downloads/Tec499-T03-Antares-R2-master/ProcessorAntares/src/device/device_manager.v" 28 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1477271415621 "|topModuleDevice|device_manager:monitor"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memOutOut\[3\] device_manager.v(28) " "Inferred latch for \"memOutOut\[3\]\" at device_manager.v(28)" {  } { { "../ProcessorAntares/src/device/device_manager.v" "" { Text "D:/Downloads/Tec499-T03-Antares-R2-master/ProcessorAntares/src/device/device_manager.v" 28 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1477271415621 "|topModuleDevice|device_manager:monitor"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memOutOut\[4\] device_manager.v(28) " "Inferred latch for \"memOutOut\[4\]\" at device_manager.v(28)" {  } { { "../ProcessorAntares/src/device/device_manager.v" "" { Text "D:/Downloads/Tec499-T03-Antares-R2-master/ProcessorAntares/src/device/device_manager.v" 28 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1477271415622 "|topModuleDevice|device_manager:monitor"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memOutOut\[5\] device_manager.v(28) " "Inferred latch for \"memOutOut\[5\]\" at device_manager.v(28)" {  } { { "../ProcessorAntares/src/device/device_manager.v" "" { Text "D:/Downloads/Tec499-T03-Antares-R2-master/ProcessorAntares/src/device/device_manager.v" 28 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1477271415622 "|topModuleDevice|device_manager:monitor"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memOutOut\[6\] device_manager.v(28) " "Inferred latch for \"memOutOut\[6\]\" at device_manager.v(28)" {  } { { "../ProcessorAntares/src/device/device_manager.v" "" { Text "D:/Downloads/Tec499-T03-Antares-R2-master/ProcessorAntares/src/device/device_manager.v" 28 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1477271415622 "|topModuleDevice|device_manager:monitor"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memOutOut\[7\] device_manager.v(28) " "Inferred latch for \"memOutOut\[7\]\" at device_manager.v(28)" {  } { { "../ProcessorAntares/src/device/device_manager.v" "" { Text "D:/Downloads/Tec499-T03-Antares-R2-master/ProcessorAntares/src/device/device_manager.v" 28 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1477271415631 "|topModuleDevice|device_manager:monitor"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memOutOut\[8\] device_manager.v(28) " "Inferred latch for \"memOutOut\[8\]\" at device_manager.v(28)" {  } { { "../ProcessorAntares/src/device/device_manager.v" "" { Text "D:/Downloads/Tec499-T03-Antares-R2-master/ProcessorAntares/src/device/device_manager.v" 28 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1477271415631 "|topModuleDevice|device_manager:monitor"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memOutOut\[9\] device_manager.v(28) " "Inferred latch for \"memOutOut\[9\]\" at device_manager.v(28)" {  } { { "../ProcessorAntares/src/device/device_manager.v" "" { Text "D:/Downloads/Tec499-T03-Antares-R2-master/ProcessorAntares/src/device/device_manager.v" 28 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1477271415631 "|topModuleDevice|device_manager:monitor"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memOutOut\[10\] device_manager.v(28) " "Inferred latch for \"memOutOut\[10\]\" at device_manager.v(28)" {  } { { "../ProcessorAntares/src/device/device_manager.v" "" { Text "D:/Downloads/Tec499-T03-Antares-R2-master/ProcessorAntares/src/device/device_manager.v" 28 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1477271415632 "|topModuleDevice|device_manager:monitor"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memOutOut\[11\] device_manager.v(28) " "Inferred latch for \"memOutOut\[11\]\" at device_manager.v(28)" {  } { { "../ProcessorAntares/src/device/device_manager.v" "" { Text "D:/Downloads/Tec499-T03-Antares-R2-master/ProcessorAntares/src/device/device_manager.v" 28 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1477271415632 "|topModuleDevice|device_manager:monitor"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memOutOut\[12\] device_manager.v(28) " "Inferred latch for \"memOutOut\[12\]\" at device_manager.v(28)" {  } { { "../ProcessorAntares/src/device/device_manager.v" "" { Text "D:/Downloads/Tec499-T03-Antares-R2-master/ProcessorAntares/src/device/device_manager.v" 28 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1477271415632 "|topModuleDevice|device_manager:monitor"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memOutOut\[13\] device_manager.v(28) " "Inferred latch for \"memOutOut\[13\]\" at device_manager.v(28)" {  } { { "../ProcessorAntares/src/device/device_manager.v" "" { Text "D:/Downloads/Tec499-T03-Antares-R2-master/ProcessorAntares/src/device/device_manager.v" 28 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1477271415632 "|topModuleDevice|device_manager:monitor"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memOutOut\[14\] device_manager.v(28) " "Inferred latch for \"memOutOut\[14\]\" at device_manager.v(28)" {  } { { "../ProcessorAntares/src/device/device_manager.v" "" { Text "D:/Downloads/Tec499-T03-Antares-R2-master/ProcessorAntares/src/device/device_manager.v" 28 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1477271415632 "|topModuleDevice|device_manager:monitor"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memOutOut\[15\] device_manager.v(28) " "Inferred latch for \"memOutOut\[15\]\" at device_manager.v(28)" {  } { { "../ProcessorAntares/src/device/device_manager.v" "" { Text "D:/Downloads/Tec499-T03-Antares-R2-master/ProcessorAntares/src/device/device_manager.v" 28 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1477271415632 "|topModuleDevice|device_manager:monitor"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memOutOut\[16\] device_manager.v(28) " "Inferred latch for \"memOutOut\[16\]\" at device_manager.v(28)" {  } { { "../ProcessorAntares/src/device/device_manager.v" "" { Text "D:/Downloads/Tec499-T03-Antares-R2-master/ProcessorAntares/src/device/device_manager.v" 28 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1477271415632 "|topModuleDevice|device_manager:monitor"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memOutOut\[17\] device_manager.v(28) " "Inferred latch for \"memOutOut\[17\]\" at device_manager.v(28)" {  } { { "../ProcessorAntares/src/device/device_manager.v" "" { Text "D:/Downloads/Tec499-T03-Antares-R2-master/ProcessorAntares/src/device/device_manager.v" 28 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1477271415632 "|topModuleDevice|device_manager:monitor"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memOutOut\[18\] device_manager.v(28) " "Inferred latch for \"memOutOut\[18\]\" at device_manager.v(28)" {  } { { "../ProcessorAntares/src/device/device_manager.v" "" { Text "D:/Downloads/Tec499-T03-Antares-R2-master/ProcessorAntares/src/device/device_manager.v" 28 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1477271415632 "|topModuleDevice|device_manager:monitor"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memOutOut\[19\] device_manager.v(28) " "Inferred latch for \"memOutOut\[19\]\" at device_manager.v(28)" {  } { { "../ProcessorAntares/src/device/device_manager.v" "" { Text "D:/Downloads/Tec499-T03-Antares-R2-master/ProcessorAntares/src/device/device_manager.v" 28 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1477271415632 "|topModuleDevice|device_manager:monitor"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memOutOut\[20\] device_manager.v(28) " "Inferred latch for \"memOutOut\[20\]\" at device_manager.v(28)" {  } { { "../ProcessorAntares/src/device/device_manager.v" "" { Text "D:/Downloads/Tec499-T03-Antares-R2-master/ProcessorAntares/src/device/device_manager.v" 28 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1477271415632 "|topModuleDevice|device_manager:monitor"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memOutOut\[21\] device_manager.v(28) " "Inferred latch for \"memOutOut\[21\]\" at device_manager.v(28)" {  } { { "../ProcessorAntares/src/device/device_manager.v" "" { Text "D:/Downloads/Tec499-T03-Antares-R2-master/ProcessorAntares/src/device/device_manager.v" 28 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1477271415633 "|topModuleDevice|device_manager:monitor"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memOutOut\[22\] device_manager.v(28) " "Inferred latch for \"memOutOut\[22\]\" at device_manager.v(28)" {  } { { "../ProcessorAntares/src/device/device_manager.v" "" { Text "D:/Downloads/Tec499-T03-Antares-R2-master/ProcessorAntares/src/device/device_manager.v" 28 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1477271415633 "|topModuleDevice|device_manager:monitor"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memOutOut\[23\] device_manager.v(28) " "Inferred latch for \"memOutOut\[23\]\" at device_manager.v(28)" {  } { { "../ProcessorAntares/src/device/device_manager.v" "" { Text "D:/Downloads/Tec499-T03-Antares-R2-master/ProcessorAntares/src/device/device_manager.v" 28 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1477271415633 "|topModuleDevice|device_manager:monitor"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memOutOut\[24\] device_manager.v(28) " "Inferred latch for \"memOutOut\[24\]\" at device_manager.v(28)" {  } { { "../ProcessorAntares/src/device/device_manager.v" "" { Text "D:/Downloads/Tec499-T03-Antares-R2-master/ProcessorAntares/src/device/device_manager.v" 28 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1477271415633 "|topModuleDevice|device_manager:monitor"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memOutOut\[25\] device_manager.v(28) " "Inferred latch for \"memOutOut\[25\]\" at device_manager.v(28)" {  } { { "../ProcessorAntares/src/device/device_manager.v" "" { Text "D:/Downloads/Tec499-T03-Antares-R2-master/ProcessorAntares/src/device/device_manager.v" 28 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1477271415633 "|topModuleDevice|device_manager:monitor"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memOutOut\[26\] device_manager.v(28) " "Inferred latch for \"memOutOut\[26\]\" at device_manager.v(28)" {  } { { "../ProcessorAntares/src/device/device_manager.v" "" { Text "D:/Downloads/Tec499-T03-Antares-R2-master/ProcessorAntares/src/device/device_manager.v" 28 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1477271415633 "|topModuleDevice|device_manager:monitor"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memOutOut\[27\] device_manager.v(28) " "Inferred latch for \"memOutOut\[27\]\" at device_manager.v(28)" {  } { { "../ProcessorAntares/src/device/device_manager.v" "" { Text "D:/Downloads/Tec499-T03-Antares-R2-master/ProcessorAntares/src/device/device_manager.v" 28 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1477271415633 "|topModuleDevice|device_manager:monitor"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memOutOut\[28\] device_manager.v(28) " "Inferred latch for \"memOutOut\[28\]\" at device_manager.v(28)" {  } { { "../ProcessorAntares/src/device/device_manager.v" "" { Text "D:/Downloads/Tec499-T03-Antares-R2-master/ProcessorAntares/src/device/device_manager.v" 28 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1477271415633 "|topModuleDevice|device_manager:monitor"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memOutOut\[29\] device_manager.v(28) " "Inferred latch for \"memOutOut\[29\]\" at device_manager.v(28)" {  } { { "../ProcessorAntares/src/device/device_manager.v" "" { Text "D:/Downloads/Tec499-T03-Antares-R2-master/ProcessorAntares/src/device/device_manager.v" 28 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1477271415633 "|topModuleDevice|device_manager:monitor"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memOutOut\[30\] device_manager.v(28) " "Inferred latch for \"memOutOut\[30\]\" at device_manager.v(28)" {  } { { "../ProcessorAntares/src/device/device_manager.v" "" { Text "D:/Downloads/Tec499-T03-Antares-R2-master/ProcessorAntares/src/device/device_manager.v" 28 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1477271415633 "|topModuleDevice|device_manager:monitor"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memOutOut\[31\] device_manager.v(28) " "Inferred latch for \"memOutOut\[31\]\" at device_manager.v(28)" {  } { { "../ProcessorAntares/src/device/device_manager.v" "" { Text "D:/Downloads/Tec499-T03-Antares-R2-master/ProcessorAntares/src/device/device_manager.v" 28 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1477271415633 "|topModuleDevice|device_manager:monitor"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "statusReg device_manager.v(28) " "Inferred latch for \"statusReg\" at device_manager.v(28)" {  } { { "../ProcessorAntares/src/device/device_manager.v" "" { Text "D:/Downloads/Tec499-T03-Antares-R2-master/ProcessorAntares/src/device/device_manager.v" 28 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1477271415633 "|topModuleDevice|device_manager:monitor"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data\[0\] device_manager.v(28) " "Inferred latch for \"data\[0\]\" at device_manager.v(28)" {  } { { "../ProcessorAntares/src/device/device_manager.v" "" { Text "D:/Downloads/Tec499-T03-Antares-R2-master/ProcessorAntares/src/device/device_manager.v" 28 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1477271415633 "|topModuleDevice|device_manager:monitor"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data\[1\] device_manager.v(28) " "Inferred latch for \"data\[1\]\" at device_manager.v(28)" {  } { { "../ProcessorAntares/src/device/device_manager.v" "" { Text "D:/Downloads/Tec499-T03-Antares-R2-master/ProcessorAntares/src/device/device_manager.v" 28 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1477271415634 "|topModuleDevice|device_manager:monitor"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data\[2\] device_manager.v(28) " "Inferred latch for \"data\[2\]\" at device_manager.v(28)" {  } { { "../ProcessorAntares/src/device/device_manager.v" "" { Text "D:/Downloads/Tec499-T03-Antares-R2-master/ProcessorAntares/src/device/device_manager.v" 28 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1477271415634 "|topModuleDevice|device_manager:monitor"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data\[3\] device_manager.v(28) " "Inferred latch for \"data\[3\]\" at device_manager.v(28)" {  } { { "../ProcessorAntares/src/device/device_manager.v" "" { Text "D:/Downloads/Tec499-T03-Antares-R2-master/ProcessorAntares/src/device/device_manager.v" 28 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1477271415634 "|topModuleDevice|device_manager:monitor"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data\[4\] device_manager.v(28) " "Inferred latch for \"data\[4\]\" at device_manager.v(28)" {  } { { "../ProcessorAntares/src/device/device_manager.v" "" { Text "D:/Downloads/Tec499-T03-Antares-R2-master/ProcessorAntares/src/device/device_manager.v" 28 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1477271415634 "|topModuleDevice|device_manager:monitor"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data\[5\] device_manager.v(28) " "Inferred latch for \"data\[5\]\" at device_manager.v(28)" {  } { { "../ProcessorAntares/src/device/device_manager.v" "" { Text "D:/Downloads/Tec499-T03-Antares-R2-master/ProcessorAntares/src/device/device_manager.v" 28 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1477271415634 "|topModuleDevice|device_manager:monitor"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data\[6\] device_manager.v(28) " "Inferred latch for \"data\[6\]\" at device_manager.v(28)" {  } { { "../ProcessorAntares/src/device/device_manager.v" "" { Text "D:/Downloads/Tec499-T03-Antares-R2-master/ProcessorAntares/src/device/device_manager.v" 28 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1477271415634 "|topModuleDevice|device_manager:monitor"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data\[7\] device_manager.v(28) " "Inferred latch for \"data\[7\]\" at device_manager.v(28)" {  } { { "../ProcessorAntares/src/device/device_manager.v" "" { Text "D:/Downloads/Tec499-T03-Antares-R2-master/ProcessorAntares/src/device/device_manager.v" 28 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1477271415634 "|topModuleDevice|device_manager:monitor"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data\[8\] device_manager.v(28) " "Inferred latch for \"data\[8\]\" at device_manager.v(28)" {  } { { "../ProcessorAntares/src/device/device_manager.v" "" { Text "D:/Downloads/Tec499-T03-Antares-R2-master/ProcessorAntares/src/device/device_manager.v" 28 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1477271415634 "|topModuleDevice|device_manager:monitor"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data\[9\] device_manager.v(28) " "Inferred latch for \"data\[9\]\" at device_manager.v(28)" {  } { { "../ProcessorAntares/src/device/device_manager.v" "" { Text "D:/Downloads/Tec499-T03-Antares-R2-master/ProcessorAntares/src/device/device_manager.v" 28 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1477271415634 "|topModuleDevice|device_manager:monitor"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data\[10\] device_manager.v(28) " "Inferred latch for \"data\[10\]\" at device_manager.v(28)" {  } { { "../ProcessorAntares/src/device/device_manager.v" "" { Text "D:/Downloads/Tec499-T03-Antares-R2-master/ProcessorAntares/src/device/device_manager.v" 28 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1477271415634 "|topModuleDevice|device_manager:monitor"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data\[11\] device_manager.v(28) " "Inferred latch for \"data\[11\]\" at device_manager.v(28)" {  } { { "../ProcessorAntares/src/device/device_manager.v" "" { Text "D:/Downloads/Tec499-T03-Antares-R2-master/ProcessorAntares/src/device/device_manager.v" 28 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1477271415635 "|topModuleDevice|device_manager:monitor"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data\[12\] device_manager.v(28) " "Inferred latch for \"data\[12\]\" at device_manager.v(28)" {  } { { "../ProcessorAntares/src/device/device_manager.v" "" { Text "D:/Downloads/Tec499-T03-Antares-R2-master/ProcessorAntares/src/device/device_manager.v" 28 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1477271415635 "|topModuleDevice|device_manager:monitor"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data\[13\] device_manager.v(28) " "Inferred latch for \"data\[13\]\" at device_manager.v(28)" {  } { { "../ProcessorAntares/src/device/device_manager.v" "" { Text "D:/Downloads/Tec499-T03-Antares-R2-master/ProcessorAntares/src/device/device_manager.v" 28 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1477271415635 "|topModuleDevice|device_manager:monitor"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data\[14\] device_manager.v(28) " "Inferred latch for \"data\[14\]\" at device_manager.v(28)" {  } { { "../ProcessorAntares/src/device/device_manager.v" "" { Text "D:/Downloads/Tec499-T03-Antares-R2-master/ProcessorAntares/src/device/device_manager.v" 28 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1477271415635 "|topModuleDevice|device_manager:monitor"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data\[15\] device_manager.v(28) " "Inferred latch for \"data\[15\]\" at device_manager.v(28)" {  } { { "../ProcessorAntares/src/device/device_manager.v" "" { Text "D:/Downloads/Tec499-T03-Antares-R2-master/ProcessorAntares/src/device/device_manager.v" 28 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1477271415635 "|topModuleDevice|device_manager:monitor"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data\[16\] device_manager.v(28) " "Inferred latch for \"data\[16\]\" at device_manager.v(28)" {  } { { "../ProcessorAntares/src/device/device_manager.v" "" { Text "D:/Downloads/Tec499-T03-Antares-R2-master/ProcessorAntares/src/device/device_manager.v" 28 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1477271415635 "|topModuleDevice|device_manager:monitor"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data\[17\] device_manager.v(28) " "Inferred latch for \"data\[17\]\" at device_manager.v(28)" {  } { { "../ProcessorAntares/src/device/device_manager.v" "" { Text "D:/Downloads/Tec499-T03-Antares-R2-master/ProcessorAntares/src/device/device_manager.v" 28 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1477271415635 "|topModuleDevice|device_manager:monitor"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data\[18\] device_manager.v(28) " "Inferred latch for \"data\[18\]\" at device_manager.v(28)" {  } { { "../ProcessorAntares/src/device/device_manager.v" "" { Text "D:/Downloads/Tec499-T03-Antares-R2-master/ProcessorAntares/src/device/device_manager.v" 28 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1477271415635 "|topModuleDevice|device_manager:monitor"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data\[19\] device_manager.v(28) " "Inferred latch for \"data\[19\]\" at device_manager.v(28)" {  } { { "../ProcessorAntares/src/device/device_manager.v" "" { Text "D:/Downloads/Tec499-T03-Antares-R2-master/ProcessorAntares/src/device/device_manager.v" 28 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1477271415635 "|topModuleDevice|device_manager:monitor"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data\[20\] device_manager.v(28) " "Inferred latch for \"data\[20\]\" at device_manager.v(28)" {  } { { "../ProcessorAntares/src/device/device_manager.v" "" { Text "D:/Downloads/Tec499-T03-Antares-R2-master/ProcessorAntares/src/device/device_manager.v" 28 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1477271415635 "|topModuleDevice|device_manager:monitor"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data\[21\] device_manager.v(28) " "Inferred latch for \"data\[21\]\" at device_manager.v(28)" {  } { { "../ProcessorAntares/src/device/device_manager.v" "" { Text "D:/Downloads/Tec499-T03-Antares-R2-master/ProcessorAntares/src/device/device_manager.v" 28 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1477271415636 "|topModuleDevice|device_manager:monitor"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data\[22\] device_manager.v(28) " "Inferred latch for \"data\[22\]\" at device_manager.v(28)" {  } { { "../ProcessorAntares/src/device/device_manager.v" "" { Text "D:/Downloads/Tec499-T03-Antares-R2-master/ProcessorAntares/src/device/device_manager.v" 28 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1477271415636 "|topModuleDevice|device_manager:monitor"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data\[23\] device_manager.v(28) " "Inferred latch for \"data\[23\]\" at device_manager.v(28)" {  } { { "../ProcessorAntares/src/device/device_manager.v" "" { Text "D:/Downloads/Tec499-T03-Antares-R2-master/ProcessorAntares/src/device/device_manager.v" 28 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1477271415636 "|topModuleDevice|device_manager:monitor"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data\[24\] device_manager.v(28) " "Inferred latch for \"data\[24\]\" at device_manager.v(28)" {  } { { "../ProcessorAntares/src/device/device_manager.v" "" { Text "D:/Downloads/Tec499-T03-Antares-R2-master/ProcessorAntares/src/device/device_manager.v" 28 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1477271415636 "|topModuleDevice|device_manager:monitor"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data\[25\] device_manager.v(28) " "Inferred latch for \"data\[25\]\" at device_manager.v(28)" {  } { { "../ProcessorAntares/src/device/device_manager.v" "" { Text "D:/Downloads/Tec499-T03-Antares-R2-master/ProcessorAntares/src/device/device_manager.v" 28 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1477271415636 "|topModuleDevice|device_manager:monitor"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data\[26\] device_manager.v(28) " "Inferred latch for \"data\[26\]\" at device_manager.v(28)" {  } { { "../ProcessorAntares/src/device/device_manager.v" "" { Text "D:/Downloads/Tec499-T03-Antares-R2-master/ProcessorAntares/src/device/device_manager.v" 28 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1477271415636 "|topModuleDevice|device_manager:monitor"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data\[27\] device_manager.v(28) " "Inferred latch for \"data\[27\]\" at device_manager.v(28)" {  } { { "../ProcessorAntares/src/device/device_manager.v" "" { Text "D:/Downloads/Tec499-T03-Antares-R2-master/ProcessorAntares/src/device/device_manager.v" 28 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1477271415636 "|topModuleDevice|device_manager:monitor"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data\[28\] device_manager.v(28) " "Inferred latch for \"data\[28\]\" at device_manager.v(28)" {  } { { "../ProcessorAntares/src/device/device_manager.v" "" { Text "D:/Downloads/Tec499-T03-Antares-R2-master/ProcessorAntares/src/device/device_manager.v" 28 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1477271415636 "|topModuleDevice|device_manager:monitor"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data\[29\] device_manager.v(28) " "Inferred latch for \"data\[29\]\" at device_manager.v(28)" {  } { { "../ProcessorAntares/src/device/device_manager.v" "" { Text "D:/Downloads/Tec499-T03-Antares-R2-master/ProcessorAntares/src/device/device_manager.v" 28 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1477271415636 "|topModuleDevice|device_manager:monitor"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data\[30\] device_manager.v(28) " "Inferred latch for \"data\[30\]\" at device_manager.v(28)" {  } { { "../ProcessorAntares/src/device/device_manager.v" "" { Text "D:/Downloads/Tec499-T03-Antares-R2-master/ProcessorAntares/src/device/device_manager.v" 28 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1477271415636 "|topModuleDevice|device_manager:monitor"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data\[31\] device_manager.v(28) " "Inferred latch for \"data\[31\]\" at device_manager.v(28)" {  } { { "../ProcessorAntares/src/device/device_manager.v" "" { Text "D:/Downloads/Tec499-T03-Antares-R2-master/ProcessorAntares/src/device/device_manager.v" 28 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1477271415636 "|topModuleDevice|device_manager:monitor"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "full_transmitter full_transmitter:Transmitter " "Elaborating entity \"full_transmitter\" for hierarchy \"full_transmitter:Transmitter\"" {  } { { "../ProcessorAntares/src/topModuleDevice.v" "Transmitter" { Text "D:/Downloads/Tec499-T03-Antares-R2-master/ProcessorAntares/src/topModuleDevice.v" 35 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1477271415638 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "data_memory data_memory:mem " "Elaborating entity \"data_memory\" for hierarchy \"data_memory:mem\"" {  } { { "../ProcessorAntares/src/topModuleDevice.v" "mem" { Text "D:/Downloads/Tec499-T03-Antares-R2-master/ProcessorAntares/src/topModuleDevice.v" 41 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1477271415642 ""}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "readData data_memory.v(63) " "Verilog HDL Always Construct warning at data_memory.v(63): inferring latch(es) for variable \"readData\", which holds its previous value in one or more paths through the always construct" {  } { { "../ProcessorAntares/src/memory/data_memory.v" "" { Text "D:/Downloads/Tec499-T03-Antares-R2-master/ProcessorAntares/src/memory/data_memory.v" 63 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1477271415648 "|topModuleDevice|data_memory:mem"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "readData2 data_memory.v(88) " "Verilog HDL Always Construct warning at data_memory.v(88): inferring latch(es) for variable \"readData2\", which holds its previous value in one or more paths through the always construct" {  } { { "../ProcessorAntares/src/memory/data_memory.v" "" { Text "D:/Downloads/Tec499-T03-Antares-R2-master/ProcessorAntares/src/memory/data_memory.v" 88 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1477271415648 "|topModuleDevice|data_memory:mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "readData2\[0\] data_memory.v(88) " "Inferred latch for \"readData2\[0\]\" at data_memory.v(88)" {  } { { "../ProcessorAntares/src/memory/data_memory.v" "" { Text "D:/Downloads/Tec499-T03-Antares-R2-master/ProcessorAntares/src/memory/data_memory.v" 88 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1477271415648 "|topModuleDevice|data_memory:mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "readData2\[1\] data_memory.v(88) " "Inferred latch for \"readData2\[1\]\" at data_memory.v(88)" {  } { { "../ProcessorAntares/src/memory/data_memory.v" "" { Text "D:/Downloads/Tec499-T03-Antares-R2-master/ProcessorAntares/src/memory/data_memory.v" 88 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1477271415648 "|topModuleDevice|data_memory:mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "readData2\[2\] data_memory.v(88) " "Inferred latch for \"readData2\[2\]\" at data_memory.v(88)" {  } { { "../ProcessorAntares/src/memory/data_memory.v" "" { Text "D:/Downloads/Tec499-T03-Antares-R2-master/ProcessorAntares/src/memory/data_memory.v" 88 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1477271415648 "|topModuleDevice|data_memory:mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "readData2\[3\] data_memory.v(88) " "Inferred latch for \"readData2\[3\]\" at data_memory.v(88)" {  } { { "../ProcessorAntares/src/memory/data_memory.v" "" { Text "D:/Downloads/Tec499-T03-Antares-R2-master/ProcessorAntares/src/memory/data_memory.v" 88 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1477271415648 "|topModuleDevice|data_memory:mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "readData2\[4\] data_memory.v(88) " "Inferred latch for \"readData2\[4\]\" at data_memory.v(88)" {  } { { "../ProcessorAntares/src/memory/data_memory.v" "" { Text "D:/Downloads/Tec499-T03-Antares-R2-master/ProcessorAntares/src/memory/data_memory.v" 88 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1477271415649 "|topModuleDevice|data_memory:mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "readData2\[5\] data_memory.v(88) " "Inferred latch for \"readData2\[5\]\" at data_memory.v(88)" {  } { { "../ProcessorAntares/src/memory/data_memory.v" "" { Text "D:/Downloads/Tec499-T03-Antares-R2-master/ProcessorAntares/src/memory/data_memory.v" 88 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1477271415649 "|topModuleDevice|data_memory:mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "readData2\[6\] data_memory.v(88) " "Inferred latch for \"readData2\[6\]\" at data_memory.v(88)" {  } { { "../ProcessorAntares/src/memory/data_memory.v" "" { Text "D:/Downloads/Tec499-T03-Antares-R2-master/ProcessorAntares/src/memory/data_memory.v" 88 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1477271415649 "|topModuleDevice|data_memory:mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "readData2\[7\] data_memory.v(88) " "Inferred latch for \"readData2\[7\]\" at data_memory.v(88)" {  } { { "../ProcessorAntares/src/memory/data_memory.v" "" { Text "D:/Downloads/Tec499-T03-Antares-R2-master/ProcessorAntares/src/memory/data_memory.v" 88 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1477271415649 "|topModuleDevice|data_memory:mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "readData2\[8\] data_memory.v(88) " "Inferred latch for \"readData2\[8\]\" at data_memory.v(88)" {  } { { "../ProcessorAntares/src/memory/data_memory.v" "" { Text "D:/Downloads/Tec499-T03-Antares-R2-master/ProcessorAntares/src/memory/data_memory.v" 88 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1477271415649 "|topModuleDevice|data_memory:mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "readData2\[9\] data_memory.v(88) " "Inferred latch for \"readData2\[9\]\" at data_memory.v(88)" {  } { { "../ProcessorAntares/src/memory/data_memory.v" "" { Text "D:/Downloads/Tec499-T03-Antares-R2-master/ProcessorAntares/src/memory/data_memory.v" 88 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1477271415649 "|topModuleDevice|data_memory:mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "readData2\[10\] data_memory.v(88) " "Inferred latch for \"readData2\[10\]\" at data_memory.v(88)" {  } { { "../ProcessorAntares/src/memory/data_memory.v" "" { Text "D:/Downloads/Tec499-T03-Antares-R2-master/ProcessorAntares/src/memory/data_memory.v" 88 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1477271415649 "|topModuleDevice|data_memory:mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "readData2\[11\] data_memory.v(88) " "Inferred latch for \"readData2\[11\]\" at data_memory.v(88)" {  } { { "../ProcessorAntares/src/memory/data_memory.v" "" { Text "D:/Downloads/Tec499-T03-Antares-R2-master/ProcessorAntares/src/memory/data_memory.v" 88 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1477271415649 "|topModuleDevice|data_memory:mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "readData2\[12\] data_memory.v(88) " "Inferred latch for \"readData2\[12\]\" at data_memory.v(88)" {  } { { "../ProcessorAntares/src/memory/data_memory.v" "" { Text "D:/Downloads/Tec499-T03-Antares-R2-master/ProcessorAntares/src/memory/data_memory.v" 88 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1477271415649 "|topModuleDevice|data_memory:mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "readData2\[13\] data_memory.v(88) " "Inferred latch for \"readData2\[13\]\" at data_memory.v(88)" {  } { { "../ProcessorAntares/src/memory/data_memory.v" "" { Text "D:/Downloads/Tec499-T03-Antares-R2-master/ProcessorAntares/src/memory/data_memory.v" 88 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1477271415649 "|topModuleDevice|data_memory:mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "readData2\[14\] data_memory.v(88) " "Inferred latch for \"readData2\[14\]\" at data_memory.v(88)" {  } { { "../ProcessorAntares/src/memory/data_memory.v" "" { Text "D:/Downloads/Tec499-T03-Antares-R2-master/ProcessorAntares/src/memory/data_memory.v" 88 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1477271415649 "|topModuleDevice|data_memory:mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "readData2\[15\] data_memory.v(88) " "Inferred latch for \"readData2\[15\]\" at data_memory.v(88)" {  } { { "../ProcessorAntares/src/memory/data_memory.v" "" { Text "D:/Downloads/Tec499-T03-Antares-R2-master/ProcessorAntares/src/memory/data_memory.v" 88 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1477271415649 "|topModuleDevice|data_memory:mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "readData2\[16\] data_memory.v(88) " "Inferred latch for \"readData2\[16\]\" at data_memory.v(88)" {  } { { "../ProcessorAntares/src/memory/data_memory.v" "" { Text "D:/Downloads/Tec499-T03-Antares-R2-master/ProcessorAntares/src/memory/data_memory.v" 88 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1477271415649 "|topModuleDevice|data_memory:mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "readData2\[17\] data_memory.v(88) " "Inferred latch for \"readData2\[17\]\" at data_memory.v(88)" {  } { { "../ProcessorAntares/src/memory/data_memory.v" "" { Text "D:/Downloads/Tec499-T03-Antares-R2-master/ProcessorAntares/src/memory/data_memory.v" 88 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1477271415649 "|topModuleDevice|data_memory:mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "readData2\[18\] data_memory.v(88) " "Inferred latch for \"readData2\[18\]\" at data_memory.v(88)" {  } { { "../ProcessorAntares/src/memory/data_memory.v" "" { Text "D:/Downloads/Tec499-T03-Antares-R2-master/ProcessorAntares/src/memory/data_memory.v" 88 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1477271415650 "|topModuleDevice|data_memory:mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "readData2\[19\] data_memory.v(88) " "Inferred latch for \"readData2\[19\]\" at data_memory.v(88)" {  } { { "../ProcessorAntares/src/memory/data_memory.v" "" { Text "D:/Downloads/Tec499-T03-Antares-R2-master/ProcessorAntares/src/memory/data_memory.v" 88 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1477271415650 "|topModuleDevice|data_memory:mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "readData2\[20\] data_memory.v(88) " "Inferred latch for \"readData2\[20\]\" at data_memory.v(88)" {  } { { "../ProcessorAntares/src/memory/data_memory.v" "" { Text "D:/Downloads/Tec499-T03-Antares-R2-master/ProcessorAntares/src/memory/data_memory.v" 88 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1477271415650 "|topModuleDevice|data_memory:mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "readData2\[21\] data_memory.v(88) " "Inferred latch for \"readData2\[21\]\" at data_memory.v(88)" {  } { { "../ProcessorAntares/src/memory/data_memory.v" "" { Text "D:/Downloads/Tec499-T03-Antares-R2-master/ProcessorAntares/src/memory/data_memory.v" 88 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1477271415650 "|topModuleDevice|data_memory:mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "readData2\[22\] data_memory.v(88) " "Inferred latch for \"readData2\[22\]\" at data_memory.v(88)" {  } { { "../ProcessorAntares/src/memory/data_memory.v" "" { Text "D:/Downloads/Tec499-T03-Antares-R2-master/ProcessorAntares/src/memory/data_memory.v" 88 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1477271415650 "|topModuleDevice|data_memory:mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "readData2\[23\] data_memory.v(88) " "Inferred latch for \"readData2\[23\]\" at data_memory.v(88)" {  } { { "../ProcessorAntares/src/memory/data_memory.v" "" { Text "D:/Downloads/Tec499-T03-Antares-R2-master/ProcessorAntares/src/memory/data_memory.v" 88 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1477271415650 "|topModuleDevice|data_memory:mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "readData2\[24\] data_memory.v(88) " "Inferred latch for \"readData2\[24\]\" at data_memory.v(88)" {  } { { "../ProcessorAntares/src/memory/data_memory.v" "" { Text "D:/Downloads/Tec499-T03-Antares-R2-master/ProcessorAntares/src/memory/data_memory.v" 88 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1477271415650 "|topModuleDevice|data_memory:mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "readData2\[25\] data_memory.v(88) " "Inferred latch for \"readData2\[25\]\" at data_memory.v(88)" {  } { { "../ProcessorAntares/src/memory/data_memory.v" "" { Text "D:/Downloads/Tec499-T03-Antares-R2-master/ProcessorAntares/src/memory/data_memory.v" 88 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1477271415650 "|topModuleDevice|data_memory:mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "readData2\[26\] data_memory.v(88) " "Inferred latch for \"readData2\[26\]\" at data_memory.v(88)" {  } { { "../ProcessorAntares/src/memory/data_memory.v" "" { Text "D:/Downloads/Tec499-T03-Antares-R2-master/ProcessorAntares/src/memory/data_memory.v" 88 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1477271415650 "|topModuleDevice|data_memory:mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "readData2\[27\] data_memory.v(88) " "Inferred latch for \"readData2\[27\]\" at data_memory.v(88)" {  } { { "../ProcessorAntares/src/memory/data_memory.v" "" { Text "D:/Downloads/Tec499-T03-Antares-R2-master/ProcessorAntares/src/memory/data_memory.v" 88 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1477271415650 "|topModuleDevice|data_memory:mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "readData2\[28\] data_memory.v(88) " "Inferred latch for \"readData2\[28\]\" at data_memory.v(88)" {  } { { "../ProcessorAntares/src/memory/data_memory.v" "" { Text "D:/Downloads/Tec499-T03-Antares-R2-master/ProcessorAntares/src/memory/data_memory.v" 88 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1477271415650 "|topModuleDevice|data_memory:mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "readData2\[29\] data_memory.v(88) " "Inferred latch for \"readData2\[29\]\" at data_memory.v(88)" {  } { { "../ProcessorAntares/src/memory/data_memory.v" "" { Text "D:/Downloads/Tec499-T03-Antares-R2-master/ProcessorAntares/src/memory/data_memory.v" 88 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1477271415650 "|topModuleDevice|data_memory:mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "readData2\[30\] data_memory.v(88) " "Inferred latch for \"readData2\[30\]\" at data_memory.v(88)" {  } { { "../ProcessorAntares/src/memory/data_memory.v" "" { Text "D:/Downloads/Tec499-T03-Antares-R2-master/ProcessorAntares/src/memory/data_memory.v" 88 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1477271415650 "|topModuleDevice|data_memory:mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "readData2\[31\] data_memory.v(88) " "Inferred latch for \"readData2\[31\]\" at data_memory.v(88)" {  } { { "../ProcessorAntares/src/memory/data_memory.v" "" { Text "D:/Downloads/Tec499-T03-Antares-R2-master/ProcessorAntares/src/memory/data_memory.v" 88 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1477271415651 "|topModuleDevice|data_memory:mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "readData\[0\] data_memory.v(63) " "Inferred latch for \"readData\[0\]\" at data_memory.v(63)" {  } { { "../ProcessorAntares/src/memory/data_memory.v" "" { Text "D:/Downloads/Tec499-T03-Antares-R2-master/ProcessorAntares/src/memory/data_memory.v" 63 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1477271415651 "|topModuleDevice|data_memory:mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "readData\[1\] data_memory.v(63) " "Inferred latch for \"readData\[1\]\" at data_memory.v(63)" {  } { { "../ProcessorAntares/src/memory/data_memory.v" "" { Text "D:/Downloads/Tec499-T03-Antares-R2-master/ProcessorAntares/src/memory/data_memory.v" 63 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1477271415651 "|topModuleDevice|data_memory:mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "readData\[2\] data_memory.v(63) " "Inferred latch for \"readData\[2\]\" at data_memory.v(63)" {  } { { "../ProcessorAntares/src/memory/data_memory.v" "" { Text "D:/Downloads/Tec499-T03-Antares-R2-master/ProcessorAntares/src/memory/data_memory.v" 63 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1477271415651 "|topModuleDevice|data_memory:mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "readData\[3\] data_memory.v(63) " "Inferred latch for \"readData\[3\]\" at data_memory.v(63)" {  } { { "../ProcessorAntares/src/memory/data_memory.v" "" { Text "D:/Downloads/Tec499-T03-Antares-R2-master/ProcessorAntares/src/memory/data_memory.v" 63 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1477271415651 "|topModuleDevice|data_memory:mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "readData\[4\] data_memory.v(63) " "Inferred latch for \"readData\[4\]\" at data_memory.v(63)" {  } { { "../ProcessorAntares/src/memory/data_memory.v" "" { Text "D:/Downloads/Tec499-T03-Antares-R2-master/ProcessorAntares/src/memory/data_memory.v" 63 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1477271415651 "|topModuleDevice|data_memory:mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "readData\[5\] data_memory.v(63) " "Inferred latch for \"readData\[5\]\" at data_memory.v(63)" {  } { { "../ProcessorAntares/src/memory/data_memory.v" "" { Text "D:/Downloads/Tec499-T03-Antares-R2-master/ProcessorAntares/src/memory/data_memory.v" 63 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1477271415651 "|topModuleDevice|data_memory:mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "readData\[6\] data_memory.v(63) " "Inferred latch for \"readData\[6\]\" at data_memory.v(63)" {  } { { "../ProcessorAntares/src/memory/data_memory.v" "" { Text "D:/Downloads/Tec499-T03-Antares-R2-master/ProcessorAntares/src/memory/data_memory.v" 63 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1477271415651 "|topModuleDevice|data_memory:mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "readData\[7\] data_memory.v(63) " "Inferred latch for \"readData\[7\]\" at data_memory.v(63)" {  } { { "../ProcessorAntares/src/memory/data_memory.v" "" { Text "D:/Downloads/Tec499-T03-Antares-R2-master/ProcessorAntares/src/memory/data_memory.v" 63 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1477271415651 "|topModuleDevice|data_memory:mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "readData\[8\] data_memory.v(63) " "Inferred latch for \"readData\[8\]\" at data_memory.v(63)" {  } { { "../ProcessorAntares/src/memory/data_memory.v" "" { Text "D:/Downloads/Tec499-T03-Antares-R2-master/ProcessorAntares/src/memory/data_memory.v" 63 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1477271415651 "|topModuleDevice|data_memory:mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "readData\[9\] data_memory.v(63) " "Inferred latch for \"readData\[9\]\" at data_memory.v(63)" {  } { { "../ProcessorAntares/src/memory/data_memory.v" "" { Text "D:/Downloads/Tec499-T03-Antares-R2-master/ProcessorAntares/src/memory/data_memory.v" 63 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1477271415651 "|topModuleDevice|data_memory:mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "readData\[10\] data_memory.v(63) " "Inferred latch for \"readData\[10\]\" at data_memory.v(63)" {  } { { "../ProcessorAntares/src/memory/data_memory.v" "" { Text "D:/Downloads/Tec499-T03-Antares-R2-master/ProcessorAntares/src/memory/data_memory.v" 63 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1477271415652 "|topModuleDevice|data_memory:mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "readData\[11\] data_memory.v(63) " "Inferred latch for \"readData\[11\]\" at data_memory.v(63)" {  } { { "../ProcessorAntares/src/memory/data_memory.v" "" { Text "D:/Downloads/Tec499-T03-Antares-R2-master/ProcessorAntares/src/memory/data_memory.v" 63 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1477271415652 "|topModuleDevice|data_memory:mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "readData\[12\] data_memory.v(63) " "Inferred latch for \"readData\[12\]\" at data_memory.v(63)" {  } { { "../ProcessorAntares/src/memory/data_memory.v" "" { Text "D:/Downloads/Tec499-T03-Antares-R2-master/ProcessorAntares/src/memory/data_memory.v" 63 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1477271415652 "|topModuleDevice|data_memory:mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "readData\[13\] data_memory.v(63) " "Inferred latch for \"readData\[13\]\" at data_memory.v(63)" {  } { { "../ProcessorAntares/src/memory/data_memory.v" "" { Text "D:/Downloads/Tec499-T03-Antares-R2-master/ProcessorAntares/src/memory/data_memory.v" 63 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1477271415652 "|topModuleDevice|data_memory:mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "readData\[14\] data_memory.v(63) " "Inferred latch for \"readData\[14\]\" at data_memory.v(63)" {  } { { "../ProcessorAntares/src/memory/data_memory.v" "" { Text "D:/Downloads/Tec499-T03-Antares-R2-master/ProcessorAntares/src/memory/data_memory.v" 63 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1477271415652 "|topModuleDevice|data_memory:mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "readData\[15\] data_memory.v(63) " "Inferred latch for \"readData\[15\]\" at data_memory.v(63)" {  } { { "../ProcessorAntares/src/memory/data_memory.v" "" { Text "D:/Downloads/Tec499-T03-Antares-R2-master/ProcessorAntares/src/memory/data_memory.v" 63 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1477271415652 "|topModuleDevice|data_memory:mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "readData\[16\] data_memory.v(63) " "Inferred latch for \"readData\[16\]\" at data_memory.v(63)" {  } { { "../ProcessorAntares/src/memory/data_memory.v" "" { Text "D:/Downloads/Tec499-T03-Antares-R2-master/ProcessorAntares/src/memory/data_memory.v" 63 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1477271415652 "|topModuleDevice|data_memory:mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "readData\[17\] data_memory.v(63) " "Inferred latch for \"readData\[17\]\" at data_memory.v(63)" {  } { { "../ProcessorAntares/src/memory/data_memory.v" "" { Text "D:/Downloads/Tec499-T03-Antares-R2-master/ProcessorAntares/src/memory/data_memory.v" 63 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1477271415652 "|topModuleDevice|data_memory:mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "readData\[18\] data_memory.v(63) " "Inferred latch for \"readData\[18\]\" at data_memory.v(63)" {  } { { "../ProcessorAntares/src/memory/data_memory.v" "" { Text "D:/Downloads/Tec499-T03-Antares-R2-master/ProcessorAntares/src/memory/data_memory.v" 63 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1477271415652 "|topModuleDevice|data_memory:mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "readData\[19\] data_memory.v(63) " "Inferred latch for \"readData\[19\]\" at data_memory.v(63)" {  } { { "../ProcessorAntares/src/memory/data_memory.v" "" { Text "D:/Downloads/Tec499-T03-Antares-R2-master/ProcessorAntares/src/memory/data_memory.v" 63 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1477271415652 "|topModuleDevice|data_memory:mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "readData\[20\] data_memory.v(63) " "Inferred latch for \"readData\[20\]\" at data_memory.v(63)" {  } { { "../ProcessorAntares/src/memory/data_memory.v" "" { Text "D:/Downloads/Tec499-T03-Antares-R2-master/ProcessorAntares/src/memory/data_memory.v" 63 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1477271415652 "|topModuleDevice|data_memory:mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "readData\[21\] data_memory.v(63) " "Inferred latch for \"readData\[21\]\" at data_memory.v(63)" {  } { { "../ProcessorAntares/src/memory/data_memory.v" "" { Text "D:/Downloads/Tec499-T03-Antares-R2-master/ProcessorAntares/src/memory/data_memory.v" 63 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1477271415653 "|topModuleDevice|data_memory:mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "readData\[22\] data_memory.v(63) " "Inferred latch for \"readData\[22\]\" at data_memory.v(63)" {  } { { "../ProcessorAntares/src/memory/data_memory.v" "" { Text "D:/Downloads/Tec499-T03-Antares-R2-master/ProcessorAntares/src/memory/data_memory.v" 63 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1477271415653 "|topModuleDevice|data_memory:mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "readData\[23\] data_memory.v(63) " "Inferred latch for \"readData\[23\]\" at data_memory.v(63)" {  } { { "../ProcessorAntares/src/memory/data_memory.v" "" { Text "D:/Downloads/Tec499-T03-Antares-R2-master/ProcessorAntares/src/memory/data_memory.v" 63 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1477271415653 "|topModuleDevice|data_memory:mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "readData\[24\] data_memory.v(63) " "Inferred latch for \"readData\[24\]\" at data_memory.v(63)" {  } { { "../ProcessorAntares/src/memory/data_memory.v" "" { Text "D:/Downloads/Tec499-T03-Antares-R2-master/ProcessorAntares/src/memory/data_memory.v" 63 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1477271415653 "|topModuleDevice|data_memory:mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "readData\[25\] data_memory.v(63) " "Inferred latch for \"readData\[25\]\" at data_memory.v(63)" {  } { { "../ProcessorAntares/src/memory/data_memory.v" "" { Text "D:/Downloads/Tec499-T03-Antares-R2-master/ProcessorAntares/src/memory/data_memory.v" 63 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1477271415653 "|topModuleDevice|data_memory:mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "readData\[26\] data_memory.v(63) " "Inferred latch for \"readData\[26\]\" at data_memory.v(63)" {  } { { "../ProcessorAntares/src/memory/data_memory.v" "" { Text "D:/Downloads/Tec499-T03-Antares-R2-master/ProcessorAntares/src/memory/data_memory.v" 63 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1477271415653 "|topModuleDevice|data_memory:mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "readData\[27\] data_memory.v(63) " "Inferred latch for \"readData\[27\]\" at data_memory.v(63)" {  } { { "../ProcessorAntares/src/memory/data_memory.v" "" { Text "D:/Downloads/Tec499-T03-Antares-R2-master/ProcessorAntares/src/memory/data_memory.v" 63 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1477271415653 "|topModuleDevice|data_memory:mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "readData\[28\] data_memory.v(63) " "Inferred latch for \"readData\[28\]\" at data_memory.v(63)" {  } { { "../ProcessorAntares/src/memory/data_memory.v" "" { Text "D:/Downloads/Tec499-T03-Antares-R2-master/ProcessorAntares/src/memory/data_memory.v" 63 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1477271415653 "|topModuleDevice|data_memory:mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "readData\[29\] data_memory.v(63) " "Inferred latch for \"readData\[29\]\" at data_memory.v(63)" {  } { { "../ProcessorAntares/src/memory/data_memory.v" "" { Text "D:/Downloads/Tec499-T03-Antares-R2-master/ProcessorAntares/src/memory/data_memory.v" 63 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1477271415653 "|topModuleDevice|data_memory:mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "readData\[30\] data_memory.v(63) " "Inferred latch for \"readData\[30\]\" at data_memory.v(63)" {  } { { "../ProcessorAntares/src/memory/data_memory.v" "" { Text "D:/Downloads/Tec499-T03-Antares-R2-master/ProcessorAntares/src/memory/data_memory.v" 63 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1477271415653 "|topModuleDevice|data_memory:mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "readData\[31\] data_memory.v(63) " "Inferred latch for \"readData\[31\]\" at data_memory.v(63)" {  } { { "../ProcessorAntares/src/memory/data_memory.v" "" { Text "D:/Downloads/Tec499-T03-Antares-R2-master/ProcessorAntares/src/memory/data_memory.v" 63 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1477271415653 "|topModuleDevice|data_memory:mem"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "PLL4 data_memory:mem\|PLL4:pll " "Elaborating entity \"PLL4\" for hierarchy \"data_memory:mem\|PLL4:pll\"" {  } { { "../ProcessorAntares/src/memory/data_memory.v" "pll" { Text "D:/Downloads/Tec499-T03-Antares-R2-master/ProcessorAntares/src/memory/data_memory.v" 31 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1477271415655 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altpll data_memory:mem\|PLL4:pll\|altpll:altpll_component " "Elaborating entity \"altpll\" for hierarchy \"data_memory:mem\|PLL4:pll\|altpll:altpll_component\"" {  } { { "../ProcessorAntares/src/memory/PLL4.v" "altpll_component" { Text "D:/Downloads/Tec499-T03-Antares-R2-master/ProcessorAntares/src/memory/PLL4.v" 91 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1477271415671 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "data_memory:mem\|PLL4:pll\|altpll:altpll_component " "Elaborated megafunction instantiation \"data_memory:mem\|PLL4:pll\|altpll:altpll_component\"" {  } { { "../ProcessorAntares/src/memory/PLL4.v" "" { Text "D:/Downloads/Tec499-T03-Antares-R2-master/ProcessorAntares/src/memory/PLL4.v" 91 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1477271415675 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "data_memory:mem\|PLL4:pll\|altpll:altpll_component " "Instantiated megafunction \"data_memory:mem\|PLL4:pll\|altpll:altpll_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "bandwidth_type AUTO " "Parameter \"bandwidth_type\" = \"AUTO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1477271415677 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk0_divide_by 1 " "Parameter \"clk0_divide_by\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1477271415677 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk0_duty_cycle 50 " "Parameter \"clk0_duty_cycle\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1477271415677 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk0_multiply_by 8 " "Parameter \"clk0_multiply_by\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1477271415677 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk0_phase_shift 0 " "Parameter \"clk0_phase_shift\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1477271415677 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "compensate_clock CLK0 " "Parameter \"compensate_clock\" = \"CLK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1477271415677 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "inclk0_input_frequency 20000 " "Parameter \"inclk0_input_frequency\" = \"20000\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1477271415677 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family Cyclone IV E " "Parameter \"intended_device_family\" = \"Cyclone IV E\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1477271415677 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint CBX_MODULE_PREFIX=PLL " "Parameter \"lpm_hint\" = \"CBX_MODULE_PREFIX=PLL\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1477271415677 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altpll " "Parameter \"lpm_type\" = \"altpll\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1477271415677 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode NORMAL " "Parameter \"operation_mode\" = \"NORMAL\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1477271415677 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "pll_type AUTO " "Parameter \"pll_type\" = \"AUTO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1477271415677 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_activeclock PORT_UNUSED " "Parameter \"port_activeclock\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1477271415677 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_areset PORT_UNUSED " "Parameter \"port_areset\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1477271415677 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkbad0 PORT_UNUSED " "Parameter \"port_clkbad0\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1477271415677 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkbad1 PORT_UNUSED " "Parameter \"port_clkbad1\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1477271415677 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkloss PORT_UNUSED " "Parameter \"port_clkloss\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1477271415677 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkswitch PORT_UNUSED " "Parameter \"port_clkswitch\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1477271415677 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_configupdate PORT_UNUSED " "Parameter \"port_configupdate\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1477271415677 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_fbin PORT_UNUSED " "Parameter \"port_fbin\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1477271415677 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_inclk0 PORT_USED " "Parameter \"port_inclk0\" = \"PORT_USED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1477271415677 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_inclk1 PORT_UNUSED " "Parameter \"port_inclk1\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1477271415677 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_locked PORT_UNUSED " "Parameter \"port_locked\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1477271415677 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_pfdena PORT_UNUSED " "Parameter \"port_pfdena\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1477271415677 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_phasecounterselect PORT_UNUSED " "Parameter \"port_phasecounterselect\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1477271415677 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_phasedone PORT_UNUSED " "Parameter \"port_phasedone\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1477271415677 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_phasestep PORT_UNUSED " "Parameter \"port_phasestep\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1477271415677 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_phaseupdown PORT_UNUSED " "Parameter \"port_phaseupdown\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1477271415677 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_pllena PORT_UNUSED " "Parameter \"port_pllena\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1477271415677 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scanaclr PORT_UNUSED " "Parameter \"port_scanaclr\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1477271415677 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scanclk PORT_UNUSED " "Parameter \"port_scanclk\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1477271415677 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scanclkena PORT_UNUSED " "Parameter \"port_scanclkena\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1477271415677 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scandata PORT_UNUSED " "Parameter \"port_scandata\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1477271415677 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scandataout PORT_UNUSED " "Parameter \"port_scandataout\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1477271415677 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scandone PORT_UNUSED " "Parameter \"port_scandone\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1477271415677 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scanread PORT_UNUSED " "Parameter \"port_scanread\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1477271415677 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scanwrite PORT_UNUSED " "Parameter \"port_scanwrite\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1477271415677 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk0 PORT_USED " "Parameter \"port_clk0\" = \"PORT_USED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1477271415677 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk1 PORT_UNUSED " "Parameter \"port_clk1\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1477271415677 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk2 PORT_UNUSED " "Parameter \"port_clk2\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1477271415677 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk3 PORT_UNUSED " "Parameter \"port_clk3\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1477271415677 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk4 PORT_UNUSED " "Parameter \"port_clk4\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1477271415677 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk5 PORT_UNUSED " "Parameter \"port_clk5\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1477271415677 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena0 PORT_UNUSED " "Parameter \"port_clkena0\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1477271415677 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena1 PORT_UNUSED " "Parameter \"port_clkena1\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1477271415677 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena2 PORT_UNUSED " "Parameter \"port_clkena2\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1477271415677 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena3 PORT_UNUSED " "Parameter \"port_clkena3\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1477271415677 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena4 PORT_UNUSED " "Parameter \"port_clkena4\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1477271415677 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena5 PORT_UNUSED " "Parameter \"port_clkena5\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1477271415677 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_extclk0 PORT_UNUSED " "Parameter \"port_extclk0\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1477271415677 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_extclk1 PORT_UNUSED " "Parameter \"port_extclk1\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1477271415677 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_extclk2 PORT_UNUSED " "Parameter \"port_extclk2\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1477271415677 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_extclk3 PORT_UNUSED " "Parameter \"port_extclk3\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1477271415677 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_clock 5 " "Parameter \"width_clock\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1477271415677 ""}  } { { "../ProcessorAntares/src/memory/PLL4.v" "" { Text "D:/Downloads/Tec499-T03-Antares-R2-master/ProcessorAntares/src/memory/PLL4.v" 91 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1477271415677 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/pll_altpll1.v 1 1 " "Found 1 design units, including 1 entities, in source file db/pll_altpll1.v" { { "Info" "ISGN_ENTITY_NAME" "1 PLL_altpll1 " "Found entity 1: PLL_altpll1" {  } { { "db/pll_altpll1.v" "" { Text "D:/Downloads/Tec499-T03-Antares-R2-master/QuartusProjectAntares/db/pll_altpll1.v" 30 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1477271415857 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1477271415857 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "PLL_altpll1 data_memory:mem\|PLL4:pll\|altpll:altpll_component\|PLL_altpll1:auto_generated " "Elaborating entity \"PLL_altpll1\" for hierarchy \"data_memory:mem\|PLL4:pll\|altpll:altpll_component\|PLL_altpll1:auto_generated\"" {  } { { "altpll.tdf" "auto_generated" { Text "d:/altera_lite/16.0/quartus/libraries/megafunctions/altpll.tdf" 898 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1477271415861 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "memory_ram data_memory:mem\|memory_ram:Memory " "Elaborating entity \"memory_ram\" for hierarchy \"data_memory:mem\|memory_ram:Memory\"" {  } { { "../ProcessorAntares/src/memory/data_memory.v" "Memory" { Text "D:/Downloads/Tec499-T03-Antares-R2-master/ProcessorAntares/src/memory/data_memory.v" 50 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1477271415888 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram data_memory:mem\|memory_ram:Memory\|altsyncram:altsyncram_component " "Elaborating entity \"altsyncram\" for hierarchy \"data_memory:mem\|memory_ram:Memory\|altsyncram:altsyncram_component\"" {  } { { "../ProcessorAntares/src/memory/memory_ram.v" "altsyncram_component" { Text "D:/Downloads/Tec499-T03-Antares-R2-master/ProcessorAntares/src/memory/memory_ram.v" 98 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1477271415962 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "data_memory:mem\|memory_ram:Memory\|altsyncram:altsyncram_component " "Elaborated megafunction instantiation \"data_memory:mem\|memory_ram:Memory\|altsyncram:altsyncram_component\"" {  } { { "../ProcessorAntares/src/memory/memory_ram.v" "" { Text "D:/Downloads/Tec499-T03-Antares-R2-master/ProcessorAntares/src/memory/memory_ram.v" 98 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1477271415965 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "data_memory:mem\|memory_ram:Memory\|altsyncram:altsyncram_component " "Instantiated megafunction \"data_memory:mem\|memory_ram:Memory\|altsyncram:altsyncram_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "address_reg_b CLOCK0 " "Parameter \"address_reg_b\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1477271415965 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_input_a BYPASS " "Parameter \"clock_enable_input_a\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1477271415965 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_input_b BYPASS " "Parameter \"clock_enable_input_b\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1477271415965 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_output_a BYPASS " "Parameter \"clock_enable_output_a\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1477271415965 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_output_b BYPASS " "Parameter \"clock_enable_output_b\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1477271415965 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "indata_reg_b CLOCK0 " "Parameter \"indata_reg_b\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1477271415965 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "init_file ../ProcessorAntares/src/memory/teste1mif8bits.mif " "Parameter \"init_file\" = \"../ProcessorAntares/src/memory/teste1mif8bits.mif\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1477271415965 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family Cyclone IV E " "Parameter \"intended_device_family\" = \"Cyclone IV E\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1477271415965 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altsyncram " "Parameter \"lpm_type\" = \"altsyncram\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1477271415965 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_a 65536 " "Parameter \"numwords_a\" = \"65536\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1477271415965 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_b 65536 " "Parameter \"numwords_b\" = \"65536\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1477271415965 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode BIDIR_DUAL_PORT " "Parameter \"operation_mode\" = \"BIDIR_DUAL_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1477271415965 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_aclr_a NONE " "Parameter \"outdata_aclr_a\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1477271415965 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_aclr_b NONE " "Parameter \"outdata_aclr_b\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1477271415965 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_a CLOCK0 " "Parameter \"outdata_reg_a\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1477271415965 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_b CLOCK0 " "Parameter \"outdata_reg_b\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1477271415965 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "power_up_uninitialized FALSE " "Parameter \"power_up_uninitialized\" = \"FALSE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1477271415965 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "read_during_write_mode_mixed_ports DONT_CARE " "Parameter \"read_during_write_mode_mixed_ports\" = \"DONT_CARE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1477271415965 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "read_during_write_mode_port_a NEW_DATA_WITH_NBE_READ " "Parameter \"read_during_write_mode_port_a\" = \"NEW_DATA_WITH_NBE_READ\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1477271415965 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "read_during_write_mode_port_b NEW_DATA_WITH_NBE_READ " "Parameter \"read_during_write_mode_port_b\" = \"NEW_DATA_WITH_NBE_READ\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1477271415965 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_a 16 " "Parameter \"widthad_a\" = \"16\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1477271415965 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_b 16 " "Parameter \"widthad_b\" = \"16\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1477271415965 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 8 " "Parameter \"width_a\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1477271415965 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_b 8 " "Parameter \"width_b\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1477271415965 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_byteena_a 1 " "Parameter \"width_byteena_a\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1477271415965 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_byteena_b 1 " "Parameter \"width_byteena_b\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1477271415965 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "wrcontrol_wraddress_reg_b CLOCK0 " "Parameter \"wrcontrol_wraddress_reg_b\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1477271415965 ""}  } { { "../ProcessorAntares/src/memory/memory_ram.v" "" { Text "D:/Downloads/Tec499-T03-Antares-R2-master/ProcessorAntares/src/memory/memory_ram.v" 98 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1477271415965 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_hem2.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_hem2.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_hem2 " "Found entity 1: altsyncram_hem2" {  } { { "db/altsyncram_hem2.tdf" "" { Text "D:/Downloads/Tec499-T03-Antares-R2-master/QuartusProjectAntares/db/altsyncram_hem2.tdf" 34 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1477271416118 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1477271416118 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_hem2 data_memory:mem\|memory_ram:Memory\|altsyncram:altsyncram_component\|altsyncram_hem2:auto_generated " "Elaborating entity \"altsyncram_hem2\" for hierarchy \"data_memory:mem\|memory_ram:Memory\|altsyncram:altsyncram_component\|altsyncram_hem2:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "d:/altera_lite/16.0/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1477271416124 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/decode_rsa.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/decode_rsa.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 decode_rsa " "Found entity 1: decode_rsa" {  } { { "db/decode_rsa.tdf" "" { Text "D:/Downloads/Tec499-T03-Antares-R2-master/QuartusProjectAntares/db/decode_rsa.tdf" 23 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1477271416253 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1477271416253 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "decode_rsa data_memory:mem\|memory_ram:Memory\|altsyncram:altsyncram_component\|altsyncram_hem2:auto_generated\|decode_rsa:decode2 " "Elaborating entity \"decode_rsa\" for hierarchy \"data_memory:mem\|memory_ram:Memory\|altsyncram:altsyncram_component\|altsyncram_hem2:auto_generated\|decode_rsa:decode2\"" {  } { { "db/altsyncram_hem2.tdf" "decode2" { Text "D:/Downloads/Tec499-T03-Antares-R2-master/QuartusProjectAntares/db/altsyncram_hem2.tdf" 51 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1477271416254 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/decode_k8a.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/decode_k8a.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 decode_k8a " "Found entity 1: decode_k8a" {  } { { "db/decode_k8a.tdf" "" { Text "D:/Downloads/Tec499-T03-Antares-R2-master/QuartusProjectAntares/db/decode_k8a.tdf" 23 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1477271416384 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1477271416384 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "decode_k8a data_memory:mem\|memory_ram:Memory\|altsyncram:altsyncram_component\|altsyncram_hem2:auto_generated\|decode_k8a:rden_decode_a " "Elaborating entity \"decode_k8a\" for hierarchy \"data_memory:mem\|memory_ram:Memory\|altsyncram:altsyncram_component\|altsyncram_hem2:auto_generated\|decode_k8a:rden_decode_a\"" {  } { { "db/altsyncram_hem2.tdf" "rden_decode_a" { Text "D:/Downloads/Tec499-T03-Antares-R2-master/QuartusProjectAntares/db/altsyncram_hem2.tdf" 53 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1477271416385 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/mux_bnb.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/mux_bnb.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 mux_bnb " "Found entity 1: mux_bnb" {  } { { "db/mux_bnb.tdf" "" { Text "D:/Downloads/Tec499-T03-Antares-R2-master/QuartusProjectAntares/db/mux_bnb.tdf" 23 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1477271416605 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1477271416605 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mux_bnb data_memory:mem\|memory_ram:Memory\|altsyncram:altsyncram_component\|altsyncram_hem2:auto_generated\|mux_bnb:mux4 " "Elaborating entity \"mux_bnb\" for hierarchy \"data_memory:mem\|memory_ram:Memory\|altsyncram:altsyncram_component\|altsyncram_hem2:auto_generated\|mux_bnb:mux4\"" {  } { { "db/altsyncram_hem2.tdf" "mux4" { Text "D:/Downloads/Tec499-T03-Antares-R2-master/QuartusProjectAntares/db/altsyncram_hem2.tdf" 55 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1477271416606 ""}
{ "Info" "ILPMS_INFERENCING_SUMMARY" "3 " "Inferred 3 megafunctions from design logic" { { "Info" "ILPMS_LPM_MULT_INFERRED" "cpu:cpu\|alu:ALU\|Mult0 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"cpu:cpu\|alu:ALU\|Mult0\"" {  } { { "../ProcessorAntares/src/cpu/alu.v" "Mult0" { Text "D:/Downloads/Tec499-T03-Antares-R2-master/ProcessorAntares/src/cpu/alu.v" 47 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1477271426348 ""} { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "cpu:cpu\|alu:ALU\|Mod0 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"cpu:cpu\|alu:ALU\|Mod0\"" {  } { { "../ProcessorAntares/src/cpu/alu.v" "Mod0" { Text "D:/Downloads/Tec499-T03-Antares-R2-master/ProcessorAntares/src/cpu/alu.v" 50 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1477271426348 ""} { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "cpu:cpu\|alu:ALU\|Div0 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"cpu:cpu\|alu:ALU\|Div0\"" {  } { { "../ProcessorAntares/src/cpu/alu.v" "Div0" { Text "D:/Downloads/Tec499-T03-Antares-R2-master/ProcessorAntares/src/cpu/alu.v" 51 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1477271426348 ""}  } {  } 0 278001 "Inferred %1!llu! megafunctions from design logic" 0 0 "Analysis & Synthesis" 0 -1 1477271426348 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "cpu:cpu\|alu:ALU\|lpm_mult:Mult0 " "Elaborated megafunction instantiation \"cpu:cpu\|alu:ALU\|lpm_mult:Mult0\"" {  } { { "../ProcessorAntares/src/cpu/alu.v" "" { Text "D:/Downloads/Tec499-T03-Antares-R2-master/ProcessorAntares/src/cpu/alu.v" 47 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1477271426455 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "cpu:cpu\|alu:ALU\|lpm_mult:Mult0 " "Instantiated megafunction \"cpu:cpu\|alu:ALU\|lpm_mult:Mult0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHA 32 " "Parameter \"LPM_WIDTHA\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1477271426455 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHB 32 " "Parameter \"LPM_WIDTHB\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1477271426455 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHP 64 " "Parameter \"LPM_WIDTHP\" = \"64\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1477271426455 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHR 64 " "Parameter \"LPM_WIDTHR\" = \"64\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1477271426455 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHS 1 " "Parameter \"LPM_WIDTHS\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1477271426455 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_REPRESENTATION SIGNED " "Parameter \"LPM_REPRESENTATION\" = \"SIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1477271426455 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INPUT_A_IS_CONSTANT NO " "Parameter \"INPUT_A_IS_CONSTANT\" = \"NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1477271426455 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INPUT_B_IS_CONSTANT NO " "Parameter \"INPUT_B_IS_CONSTANT\" = \"NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1477271426455 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "MAXIMIZE_SPEED 5 " "Parameter \"MAXIMIZE_SPEED\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1477271426455 ""}  } { { "../ProcessorAntares/src/cpu/alu.v" "" { Text "D:/Downloads/Tec499-T03-Antares-R2-master/ProcessorAntares/src/cpu/alu.v" 47 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1477271426455 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/mult_46t.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/mult_46t.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 mult_46t " "Found entity 1: mult_46t" {  } { { "db/mult_46t.tdf" "" { Text "D:/Downloads/Tec499-T03-Antares-R2-master/QuartusProjectAntares/db/mult_46t.tdf" 31 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1477271426584 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1477271426584 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "cpu:cpu\|alu:ALU\|lpm_divide:Mod0 " "Elaborated megafunction instantiation \"cpu:cpu\|alu:ALU\|lpm_divide:Mod0\"" {  } { { "../ProcessorAntares/src/cpu/alu.v" "" { Text "D:/Downloads/Tec499-T03-Antares-R2-master/ProcessorAntares/src/cpu/alu.v" 50 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1477271426662 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "cpu:cpu\|alu:ALU\|lpm_divide:Mod0 " "Instantiated megafunction \"cpu:cpu\|alu:ALU\|lpm_divide:Mod0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHN 32 " "Parameter \"LPM_WIDTHN\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1477271426662 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHD 32 " "Parameter \"LPM_WIDTHD\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1477271426662 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_NREPRESENTATION SIGNED " "Parameter \"LPM_NREPRESENTATION\" = \"SIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1477271426662 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_DREPRESENTATION SIGNED " "Parameter \"LPM_DREPRESENTATION\" = \"SIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1477271426662 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_HINT LPM_REMAINDERPOSITIVE=FALSE " "Parameter \"LPM_HINT\" = \"LPM_REMAINDERPOSITIVE=FALSE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1477271426662 ""}  } { { "../ProcessorAntares/src/cpu/alu.v" "" { Text "D:/Downloads/Tec499-T03-Antares-R2-master/ProcessorAntares/src/cpu/alu.v" 50 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1477271426662 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/lpm_divide_cqo.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/lpm_divide_cqo.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 lpm_divide_cqo " "Found entity 1: lpm_divide_cqo" {  } { { "db/lpm_divide_cqo.tdf" "" { Text "D:/Downloads/Tec499-T03-Antares-R2-master/QuartusProjectAntares/db/lpm_divide_cqo.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1477271426794 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1477271426794 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/abs_divider_4dg.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/abs_divider_4dg.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 abs_divider_4dg " "Found entity 1: abs_divider_4dg" {  } { { "db/abs_divider_4dg.tdf" "" { Text "D:/Downloads/Tec499-T03-Antares-R2-master/QuartusProjectAntares/db/abs_divider_4dg.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1477271426830 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1477271426830 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/alt_u_div_6af.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/alt_u_div_6af.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 alt_u_div_6af " "Found entity 1: alt_u_div_6af" {  } { { "db/alt_u_div_6af.tdf" "" { Text "D:/Downloads/Tec499-T03-Antares-R2-master/QuartusProjectAntares/db/alt_u_div_6af.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1477271427113 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1477271427113 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/add_sub_7pc.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/add_sub_7pc.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 add_sub_7pc " "Found entity 1: add_sub_7pc" {  } { { "db/add_sub_7pc.tdf" "" { Text "D:/Downloads/Tec499-T03-Antares-R2-master/QuartusProjectAntares/db/add_sub_7pc.tdf" 23 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1477271427365 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1477271427365 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/add_sub_8pc.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/add_sub_8pc.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 add_sub_8pc " "Found entity 1: add_sub_8pc" {  } { { "db/add_sub_8pc.tdf" "" { Text "D:/Downloads/Tec499-T03-Antares-R2-master/QuartusProjectAntares/db/add_sub_8pc.tdf" 23 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1477271427475 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1477271427475 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/lpm_abs_i0a.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/lpm_abs_i0a.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 lpm_abs_i0a " "Found entity 1: lpm_abs_i0a" {  } { { "db/lpm_abs_i0a.tdf" "" { Text "D:/Downloads/Tec499-T03-Antares-R2-master/QuartusProjectAntares/db/lpm_abs_i0a.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1477271427524 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1477271427524 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "cpu:cpu\|alu:ALU\|lpm_divide:Div0 " "Elaborated megafunction instantiation \"cpu:cpu\|alu:ALU\|lpm_divide:Div0\"" {  } { { "../ProcessorAntares/src/cpu/alu.v" "" { Text "D:/Downloads/Tec499-T03-Antares-R2-master/ProcessorAntares/src/cpu/alu.v" 51 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1477271427542 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "cpu:cpu\|alu:ALU\|lpm_divide:Div0 " "Instantiated megafunction \"cpu:cpu\|alu:ALU\|lpm_divide:Div0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHN 32 " "Parameter \"LPM_WIDTHN\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1477271427543 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHD 32 " "Parameter \"LPM_WIDTHD\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1477271427543 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_NREPRESENTATION SIGNED " "Parameter \"LPM_NREPRESENTATION\" = \"SIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1477271427543 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_DREPRESENTATION SIGNED " "Parameter \"LPM_DREPRESENTATION\" = \"SIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1477271427543 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_HINT LPM_REMAINDERPOSITIVE=FALSE " "Parameter \"LPM_HINT\" = \"LPM_REMAINDERPOSITIVE=FALSE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1477271427543 ""}  } { { "../ProcessorAntares/src/cpu/alu.v" "" { Text "D:/Downloads/Tec499-T03-Antares-R2-master/ProcessorAntares/src/cpu/alu.v" 51 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1477271427543 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/lpm_divide_92p.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/lpm_divide_92p.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 lpm_divide_92p " "Found entity 1: lpm_divide_92p" {  } { { "db/lpm_divide_92p.tdf" "" { Text "D:/Downloads/Tec499-T03-Antares-R2-master/QuartusProjectAntares/db/lpm_divide_92p.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1477271427639 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1477271427639 ""}
{ "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_HDR" "" "Synthesized away the following node(s):" { { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_SUB_HDR" "DSP element " "Synthesized away the following DSP element node(s):" { { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "cpu:cpu\|alu:ALU\|lpm_mult:Mult0\|mult_46t:auto_generated\|mac_mult7 " "Synthesized away node \"cpu:cpu\|alu:ALU\|lpm_mult:Mult0\|mult_46t:auto_generated\|mac_mult7\"" {  } { { "db/mult_46t.tdf" "" { Text "D:/Downloads/Tec499-T03-Antares-R2-master/QuartusProjectAntares/db/mult_46t.tdf" 67 2 0 } } { "lpm_mult.tdf" "" { Text "d:/altera_lite/16.0/quartus/libraries/megafunctions/lpm_mult.tdf" 377 4 0 } } { "../ProcessorAntares/src/cpu/alu.v" "" { Text "D:/Downloads/Tec499-T03-Antares-R2-master/ProcessorAntares/src/cpu/alu.v" 47 -1 0 } } { "../ProcessorAntares/src/cpu/cpu.v" "" { Text "D:/Downloads/Tec499-T03-Antares-R2-master/ProcessorAntares/src/cpu/cpu.v" 157 0 0 } } { "../ProcessorAntares/src/topModuleDevice.v" "" { Text "D:/Downloads/Tec499-T03-Antares-R2-master/ProcessorAntares/src/topModuleDevice.v" 22 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1477271428275 "|topModuleDevice|cpu:cpu|alu:ALU|lpm_mult:Mult0|mult_46t:auto_generated|mac_mult7"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "cpu:cpu\|alu:ALU\|lpm_mult:Mult0\|mult_46t:auto_generated\|mac_out8 " "Synthesized away node \"cpu:cpu\|alu:ALU\|lpm_mult:Mult0\|mult_46t:auto_generated\|mac_out8\"" {  } { { "db/mult_46t.tdf" "" { Text "D:/Downloads/Tec499-T03-Antares-R2-master/QuartusProjectAntares/db/mult_46t.tdf" 91 2 0 } } { "lpm_mult.tdf" "" { Text "d:/altera_lite/16.0/quartus/libraries/megafunctions/lpm_mult.tdf" 377 4 0 } } { "../ProcessorAntares/src/cpu/alu.v" "" { Text "D:/Downloads/Tec499-T03-Antares-R2-master/ProcessorAntares/src/cpu/alu.v" 47 -1 0 } } { "../ProcessorAntares/src/cpu/cpu.v" "" { Text "D:/Downloads/Tec499-T03-Antares-R2-master/ProcessorAntares/src/cpu/cpu.v" 157 0 0 } } { "../ProcessorAntares/src/topModuleDevice.v" "" { Text "D:/Downloads/Tec499-T03-Antares-R2-master/ProcessorAntares/src/topModuleDevice.v" 22 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1477271428275 "|topModuleDevice|cpu:cpu|alu:ALU|lpm_mult:Mult0|mult_46t:auto_generated|mac_out8"}  } {  } 0 14285 "Synthesized away the following %1!s! node(s):" 0 0 "Design Software" 0 -1 1477271428275 ""}  } {  } 0 14284 "Synthesized away the following node(s):" 0 0 "Analysis & Synthesis" 0 -1 1477271428275 ""}
{ "Warning" "WSGN_CONNECTIVITY_WARNINGS" "3 " "3 hierarchies have connectivity warnings - see the Connectivity Checks report folder" {  } {  } 0 12241 "%1!d! hierarchies have connectivity warnings - see the Connectivity Checks report folder" 0 0 "Analysis & Synthesis" 0 -1 1477271430810 ""}
{ "Info" "IMLS_MLS_IGNORED_SUMMARY" "208 " "Ignored 208 buffer(s)" { { "Info" "IMLS_MLS_IGNORED_CARRY_SUM" "124 " "Ignored 124 CARRY_SUM buffer(s)" {  } {  } 0 13016 "Ignored %1!d! CARRY_SUM buffer(s)" 0 0 "Design Software" 0 -1 1477271431092 ""} { "Info" "IMLS_MLS_IGNORED_SOFT" "84 " "Ignored 84 SOFT buffer(s)" {  } {  } 0 13019 "Ignored %1!d! SOFT buffer(s)" 0 0 "Design Software" 0 -1 1477271431092 ""}  } {  } 0 13014 "Ignored %1!d! buffer(s)" 0 0 "Analysis & Synthesis" 0 -1 1477271431092 ""}
{ "Info" "IMLS_MLS_DUP_LATCH_INFO_HDR" "" "Duplicate LATCH primitives merged into single LATCH primitive" { { "Info" "IMLS_MLS_DUP_LATCH_INFO" "cpu:cpu\|control_unit:ControlUnit\|memToReg cpu:cpu\|control_unit:ControlUnit\|memRead " "Duplicate LATCH primitive \"cpu:cpu\|control_unit:ControlUnit\|memToReg\" merged with LATCH primitive \"cpu:cpu\|control_unit:ControlUnit\|memRead\"" {  } { { "../ProcessorAntares/src/cpu/control_unit.v" "" { Text "D:/Downloads/Tec499-T03-Antares-R2-master/ProcessorAntares/src/cpu/control_unit.v" 24 -1 0 } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "Design Software" 0 -1 1477271431251 ""}  } {  } 0 13025 "Duplicate LATCH primitives merged into single LATCH primitive" 0 0 "Analysis & Synthesis" 0 -1 1477271431251 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "device_manager:monitor\|statusReg " "Latch device_manager:monitor\|statusReg has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "ENA PRE full_transmitter:Transmitter\|buffer\[0\] " "Ports ENA and PRE on the latch are fed by the same signal full_transmitter:Transmitter\|buffer\[0\]" {  } { { "../ProcessorAntares/src/device/full_transmitter.v" "" { Text "D:/Downloads/Tec499-T03-Antares-R2-master/ProcessorAntares/src/device/full_transmitter.v" 21 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1477271431276 ""}  } { { "../ProcessorAntares/src/device/device_manager.v" "" { Text "D:/Downloads/Tec499-T03-Antares-R2-master/ProcessorAntares/src/device/device_manager.v" 11 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1477271431276 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "cpu:cpu\|alu:ALU\|Out\[0\] " "Latch cpu:cpu\|alu:ALU\|Out\[0\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA cpu:cpu\|id_ex:IDEX\|aluOpRegister\[4\] " "Ports D and ENA on the latch are fed by the same signal cpu:cpu\|id_ex:IDEX\|aluOpRegister\[4\]" {  } { { "../ProcessorAntares/src/cpu/interstageRegisters/id_ex.v" "" { Text "D:/Downloads/Tec499-T03-Antares-R2-master/ProcessorAntares/src/cpu/interstageRegisters/id_ex.v" 21 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1477271431277 ""}  } { { "../ProcessorAntares/src/cpu/alu.v" "" { Text "D:/Downloads/Tec499-T03-Antares-R2-master/ProcessorAntares/src/cpu/alu.v" 34 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1477271431277 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "cpu:cpu\|alu:ALU\|Out\[1\] " "Latch cpu:cpu\|alu:ALU\|Out\[1\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA cpu:cpu\|id_ex:IDEX\|aluOpRegister\[4\] " "Ports D and ENA on the latch are fed by the same signal cpu:cpu\|id_ex:IDEX\|aluOpRegister\[4\]" {  } { { "../ProcessorAntares/src/cpu/interstageRegisters/id_ex.v" "" { Text "D:/Downloads/Tec499-T03-Antares-R2-master/ProcessorAntares/src/cpu/interstageRegisters/id_ex.v" 21 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1477271431278 ""}  } { { "../ProcessorAntares/src/cpu/alu.v" "" { Text "D:/Downloads/Tec499-T03-Antares-R2-master/ProcessorAntares/src/cpu/alu.v" 34 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1477271431278 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "cpu:cpu\|alu:ALU\|Out\[2\] " "Latch cpu:cpu\|alu:ALU\|Out\[2\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA cpu:cpu\|id_ex:IDEX\|aluOpRegister\[4\] " "Ports D and ENA on the latch are fed by the same signal cpu:cpu\|id_ex:IDEX\|aluOpRegister\[4\]" {  } { { "../ProcessorAntares/src/cpu/interstageRegisters/id_ex.v" "" { Text "D:/Downloads/Tec499-T03-Antares-R2-master/ProcessorAntares/src/cpu/interstageRegisters/id_ex.v" 21 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1477271431278 ""}  } { { "../ProcessorAntares/src/cpu/alu.v" "" { Text "D:/Downloads/Tec499-T03-Antares-R2-master/ProcessorAntares/src/cpu/alu.v" 34 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1477271431278 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "cpu:cpu\|alu:ALU\|Out\[3\] " "Latch cpu:cpu\|alu:ALU\|Out\[3\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA cpu:cpu\|id_ex:IDEX\|aluOpRegister\[4\] " "Ports D and ENA on the latch are fed by the same signal cpu:cpu\|id_ex:IDEX\|aluOpRegister\[4\]" {  } { { "../ProcessorAntares/src/cpu/interstageRegisters/id_ex.v" "" { Text "D:/Downloads/Tec499-T03-Antares-R2-master/ProcessorAntares/src/cpu/interstageRegisters/id_ex.v" 21 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1477271431278 ""}  } { { "../ProcessorAntares/src/cpu/alu.v" "" { Text "D:/Downloads/Tec499-T03-Antares-R2-master/ProcessorAntares/src/cpu/alu.v" 34 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1477271431278 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "cpu:cpu\|alu:ALU\|Out\[4\] " "Latch cpu:cpu\|alu:ALU\|Out\[4\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA cpu:cpu\|id_ex:IDEX\|aluOpRegister\[4\] " "Ports D and ENA on the latch are fed by the same signal cpu:cpu\|id_ex:IDEX\|aluOpRegister\[4\]" {  } { { "../ProcessorAntares/src/cpu/interstageRegisters/id_ex.v" "" { Text "D:/Downloads/Tec499-T03-Antares-R2-master/ProcessorAntares/src/cpu/interstageRegisters/id_ex.v" 21 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1477271431280 ""}  } { { "../ProcessorAntares/src/cpu/alu.v" "" { Text "D:/Downloads/Tec499-T03-Antares-R2-master/ProcessorAntares/src/cpu/alu.v" 34 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1477271431280 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "cpu:cpu\|alu:ALU\|Out\[5\] " "Latch cpu:cpu\|alu:ALU\|Out\[5\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA cpu:cpu\|id_ex:IDEX\|aluOpRegister\[4\] " "Ports D and ENA on the latch are fed by the same signal cpu:cpu\|id_ex:IDEX\|aluOpRegister\[4\]" {  } { { "../ProcessorAntares/src/cpu/interstageRegisters/id_ex.v" "" { Text "D:/Downloads/Tec499-T03-Antares-R2-master/ProcessorAntares/src/cpu/interstageRegisters/id_ex.v" 21 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1477271431309 ""}  } { { "../ProcessorAntares/src/cpu/alu.v" "" { Text "D:/Downloads/Tec499-T03-Antares-R2-master/ProcessorAntares/src/cpu/alu.v" 34 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1477271431309 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "cpu:cpu\|alu:ALU\|Out\[6\] " "Latch cpu:cpu\|alu:ALU\|Out\[6\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA cpu:cpu\|id_ex:IDEX\|aluOpRegister\[4\] " "Ports D and ENA on the latch are fed by the same signal cpu:cpu\|id_ex:IDEX\|aluOpRegister\[4\]" {  } { { "../ProcessorAntares/src/cpu/interstageRegisters/id_ex.v" "" { Text "D:/Downloads/Tec499-T03-Antares-R2-master/ProcessorAntares/src/cpu/interstageRegisters/id_ex.v" 21 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1477271431310 ""}  } { { "../ProcessorAntares/src/cpu/alu.v" "" { Text "D:/Downloads/Tec499-T03-Antares-R2-master/ProcessorAntares/src/cpu/alu.v" 34 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1477271431310 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "cpu:cpu\|alu:ALU\|Out\[7\] " "Latch cpu:cpu\|alu:ALU\|Out\[7\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA cpu:cpu\|id_ex:IDEX\|aluOpRegister\[4\] " "Ports D and ENA on the latch are fed by the same signal cpu:cpu\|id_ex:IDEX\|aluOpRegister\[4\]" {  } { { "../ProcessorAntares/src/cpu/interstageRegisters/id_ex.v" "" { Text "D:/Downloads/Tec499-T03-Antares-R2-master/ProcessorAntares/src/cpu/interstageRegisters/id_ex.v" 21 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1477271431310 ""}  } { { "../ProcessorAntares/src/cpu/alu.v" "" { Text "D:/Downloads/Tec499-T03-Antares-R2-master/ProcessorAntares/src/cpu/alu.v" 34 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1477271431310 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "cpu:cpu\|alu:ALU\|Out\[8\] " "Latch cpu:cpu\|alu:ALU\|Out\[8\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA cpu:cpu\|id_ex:IDEX\|aluOpRegister\[4\] " "Ports D and ENA on the latch are fed by the same signal cpu:cpu\|id_ex:IDEX\|aluOpRegister\[4\]" {  } { { "../ProcessorAntares/src/cpu/interstageRegisters/id_ex.v" "" { Text "D:/Downloads/Tec499-T03-Antares-R2-master/ProcessorAntares/src/cpu/interstageRegisters/id_ex.v" 21 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1477271431312 ""}  } { { "../ProcessorAntares/src/cpu/alu.v" "" { Text "D:/Downloads/Tec499-T03-Antares-R2-master/ProcessorAntares/src/cpu/alu.v" 34 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1477271431312 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "cpu:cpu\|alu:ALU\|Out\[9\] " "Latch cpu:cpu\|alu:ALU\|Out\[9\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA cpu:cpu\|id_ex:IDEX\|aluOpRegister\[4\] " "Ports D and ENA on the latch are fed by the same signal cpu:cpu\|id_ex:IDEX\|aluOpRegister\[4\]" {  } { { "../ProcessorAntares/src/cpu/interstageRegisters/id_ex.v" "" { Text "D:/Downloads/Tec499-T03-Antares-R2-master/ProcessorAntares/src/cpu/interstageRegisters/id_ex.v" 21 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1477271431312 ""}  } { { "../ProcessorAntares/src/cpu/alu.v" "" { Text "D:/Downloads/Tec499-T03-Antares-R2-master/ProcessorAntares/src/cpu/alu.v" 34 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1477271431312 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "cpu:cpu\|alu:ALU\|Out\[10\] " "Latch cpu:cpu\|alu:ALU\|Out\[10\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA cpu:cpu\|id_ex:IDEX\|aluOpRegister\[4\] " "Ports D and ENA on the latch are fed by the same signal cpu:cpu\|id_ex:IDEX\|aluOpRegister\[4\]" {  } { { "../ProcessorAntares/src/cpu/interstageRegisters/id_ex.v" "" { Text "D:/Downloads/Tec499-T03-Antares-R2-master/ProcessorAntares/src/cpu/interstageRegisters/id_ex.v" 21 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1477271431313 ""}  } { { "../ProcessorAntares/src/cpu/alu.v" "" { Text "D:/Downloads/Tec499-T03-Antares-R2-master/ProcessorAntares/src/cpu/alu.v" 34 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1477271431313 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "cpu:cpu\|alu:ALU\|Out\[11\] " "Latch cpu:cpu\|alu:ALU\|Out\[11\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA cpu:cpu\|id_ex:IDEX\|aluOpRegister\[4\] " "Ports D and ENA on the latch are fed by the same signal cpu:cpu\|id_ex:IDEX\|aluOpRegister\[4\]" {  } { { "../ProcessorAntares/src/cpu/interstageRegisters/id_ex.v" "" { Text "D:/Downloads/Tec499-T03-Antares-R2-master/ProcessorAntares/src/cpu/interstageRegisters/id_ex.v" 21 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1477271431313 ""}  } { { "../ProcessorAntares/src/cpu/alu.v" "" { Text "D:/Downloads/Tec499-T03-Antares-R2-master/ProcessorAntares/src/cpu/alu.v" 34 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1477271431313 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "cpu:cpu\|alu:ALU\|Out\[12\] " "Latch cpu:cpu\|alu:ALU\|Out\[12\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA cpu:cpu\|id_ex:IDEX\|aluOpRegister\[4\] " "Ports D and ENA on the latch are fed by the same signal cpu:cpu\|id_ex:IDEX\|aluOpRegister\[4\]" {  } { { "../ProcessorAntares/src/cpu/interstageRegisters/id_ex.v" "" { Text "D:/Downloads/Tec499-T03-Antares-R2-master/ProcessorAntares/src/cpu/interstageRegisters/id_ex.v" 21 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1477271431314 ""}  } { { "../ProcessorAntares/src/cpu/alu.v" "" { Text "D:/Downloads/Tec499-T03-Antares-R2-master/ProcessorAntares/src/cpu/alu.v" 34 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1477271431314 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "cpu:cpu\|alu:ALU\|Out\[13\] " "Latch cpu:cpu\|alu:ALU\|Out\[13\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA cpu:cpu\|id_ex:IDEX\|aluOpRegister\[4\] " "Ports D and ENA on the latch are fed by the same signal cpu:cpu\|id_ex:IDEX\|aluOpRegister\[4\]" {  } { { "../ProcessorAntares/src/cpu/interstageRegisters/id_ex.v" "" { Text "D:/Downloads/Tec499-T03-Antares-R2-master/ProcessorAntares/src/cpu/interstageRegisters/id_ex.v" 21 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1477271431314 ""}  } { { "../ProcessorAntares/src/cpu/alu.v" "" { Text "D:/Downloads/Tec499-T03-Antares-R2-master/ProcessorAntares/src/cpu/alu.v" 34 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1477271431314 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "cpu:cpu\|alu:ALU\|Out\[14\] " "Latch cpu:cpu\|alu:ALU\|Out\[14\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA cpu:cpu\|id_ex:IDEX\|aluOpRegister\[4\] " "Ports D and ENA on the latch are fed by the same signal cpu:cpu\|id_ex:IDEX\|aluOpRegister\[4\]" {  } { { "../ProcessorAntares/src/cpu/interstageRegisters/id_ex.v" "" { Text "D:/Downloads/Tec499-T03-Antares-R2-master/ProcessorAntares/src/cpu/interstageRegisters/id_ex.v" 21 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1477271431314 ""}  } { { "../ProcessorAntares/src/cpu/alu.v" "" { Text "D:/Downloads/Tec499-T03-Antares-R2-master/ProcessorAntares/src/cpu/alu.v" 34 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1477271431314 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "cpu:cpu\|alu:ALU\|Out\[15\] " "Latch cpu:cpu\|alu:ALU\|Out\[15\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA cpu:cpu\|id_ex:IDEX\|aluOpRegister\[4\] " "Ports D and ENA on the latch are fed by the same signal cpu:cpu\|id_ex:IDEX\|aluOpRegister\[4\]" {  } { { "../ProcessorAntares/src/cpu/interstageRegisters/id_ex.v" "" { Text "D:/Downloads/Tec499-T03-Antares-R2-master/ProcessorAntares/src/cpu/interstageRegisters/id_ex.v" 21 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1477271431314 ""}  } { { "../ProcessorAntares/src/cpu/alu.v" "" { Text "D:/Downloads/Tec499-T03-Antares-R2-master/ProcessorAntares/src/cpu/alu.v" 34 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1477271431314 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "cpu:cpu\|alu:ALU\|Out\[16\] " "Latch cpu:cpu\|alu:ALU\|Out\[16\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA cpu:cpu\|id_ex:IDEX\|aluOpRegister\[4\] " "Ports D and ENA on the latch are fed by the same signal cpu:cpu\|id_ex:IDEX\|aluOpRegister\[4\]" {  } { { "../ProcessorAntares/src/cpu/interstageRegisters/id_ex.v" "" { Text "D:/Downloads/Tec499-T03-Antares-R2-master/ProcessorAntares/src/cpu/interstageRegisters/id_ex.v" 21 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1477271431315 ""}  } { { "../ProcessorAntares/src/cpu/alu.v" "" { Text "D:/Downloads/Tec499-T03-Antares-R2-master/ProcessorAntares/src/cpu/alu.v" 34 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1477271431315 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "cpu:cpu\|alu:ALU\|Out\[17\] " "Latch cpu:cpu\|alu:ALU\|Out\[17\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA cpu:cpu\|id_ex:IDEX\|aluOpRegister\[4\] " "Ports D and ENA on the latch are fed by the same signal cpu:cpu\|id_ex:IDEX\|aluOpRegister\[4\]" {  } { { "../ProcessorAntares/src/cpu/interstageRegisters/id_ex.v" "" { Text "D:/Downloads/Tec499-T03-Antares-R2-master/ProcessorAntares/src/cpu/interstageRegisters/id_ex.v" 21 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1477271431315 ""}  } { { "../ProcessorAntares/src/cpu/alu.v" "" { Text "D:/Downloads/Tec499-T03-Antares-R2-master/ProcessorAntares/src/cpu/alu.v" 34 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1477271431315 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "cpu:cpu\|alu:ALU\|Out\[18\] " "Latch cpu:cpu\|alu:ALU\|Out\[18\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA cpu:cpu\|id_ex:IDEX\|aluOpRegister\[4\] " "Ports D and ENA on the latch are fed by the same signal cpu:cpu\|id_ex:IDEX\|aluOpRegister\[4\]" {  } { { "../ProcessorAntares/src/cpu/interstageRegisters/id_ex.v" "" { Text "D:/Downloads/Tec499-T03-Antares-R2-master/ProcessorAntares/src/cpu/interstageRegisters/id_ex.v" 21 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1477271431316 ""}  } { { "../ProcessorAntares/src/cpu/alu.v" "" { Text "D:/Downloads/Tec499-T03-Antares-R2-master/ProcessorAntares/src/cpu/alu.v" 34 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1477271431316 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "cpu:cpu\|alu:ALU\|Out\[19\] " "Latch cpu:cpu\|alu:ALU\|Out\[19\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA cpu:cpu\|id_ex:IDEX\|aluOpRegister\[4\] " "Ports D and ENA on the latch are fed by the same signal cpu:cpu\|id_ex:IDEX\|aluOpRegister\[4\]" {  } { { "../ProcessorAntares/src/cpu/interstageRegisters/id_ex.v" "" { Text "D:/Downloads/Tec499-T03-Antares-R2-master/ProcessorAntares/src/cpu/interstageRegisters/id_ex.v" 21 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1477271431316 ""}  } { { "../ProcessorAntares/src/cpu/alu.v" "" { Text "D:/Downloads/Tec499-T03-Antares-R2-master/ProcessorAntares/src/cpu/alu.v" 34 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1477271431316 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "cpu:cpu\|alu:ALU\|Out\[20\] " "Latch cpu:cpu\|alu:ALU\|Out\[20\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA cpu:cpu\|id_ex:IDEX\|aluOpRegister\[4\] " "Ports D and ENA on the latch are fed by the same signal cpu:cpu\|id_ex:IDEX\|aluOpRegister\[4\]" {  } { { "../ProcessorAntares/src/cpu/interstageRegisters/id_ex.v" "" { Text "D:/Downloads/Tec499-T03-Antares-R2-master/ProcessorAntares/src/cpu/interstageRegisters/id_ex.v" 21 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1477271431317 ""}  } { { "../ProcessorAntares/src/cpu/alu.v" "" { Text "D:/Downloads/Tec499-T03-Antares-R2-master/ProcessorAntares/src/cpu/alu.v" 34 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1477271431317 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "cpu:cpu\|alu:ALU\|Out\[21\] " "Latch cpu:cpu\|alu:ALU\|Out\[21\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA cpu:cpu\|id_ex:IDEX\|aluOpRegister\[4\] " "Ports D and ENA on the latch are fed by the same signal cpu:cpu\|id_ex:IDEX\|aluOpRegister\[4\]" {  } { { "../ProcessorAntares/src/cpu/interstageRegisters/id_ex.v" "" { Text "D:/Downloads/Tec499-T03-Antares-R2-master/ProcessorAntares/src/cpu/interstageRegisters/id_ex.v" 21 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1477271431317 ""}  } { { "../ProcessorAntares/src/cpu/alu.v" "" { Text "D:/Downloads/Tec499-T03-Antares-R2-master/ProcessorAntares/src/cpu/alu.v" 34 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1477271431317 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "cpu:cpu\|alu:ALU\|Out\[22\] " "Latch cpu:cpu\|alu:ALU\|Out\[22\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA cpu:cpu\|id_ex:IDEX\|aluOpRegister\[4\] " "Ports D and ENA on the latch are fed by the same signal cpu:cpu\|id_ex:IDEX\|aluOpRegister\[4\]" {  } { { "../ProcessorAntares/src/cpu/interstageRegisters/id_ex.v" "" { Text "D:/Downloads/Tec499-T03-Antares-R2-master/ProcessorAntares/src/cpu/interstageRegisters/id_ex.v" 21 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1477271431317 ""}  } { { "../ProcessorAntares/src/cpu/alu.v" "" { Text "D:/Downloads/Tec499-T03-Antares-R2-master/ProcessorAntares/src/cpu/alu.v" 34 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1477271431317 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "cpu:cpu\|alu:ALU\|Out\[23\] " "Latch cpu:cpu\|alu:ALU\|Out\[23\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA cpu:cpu\|id_ex:IDEX\|aluOpRegister\[4\] " "Ports D and ENA on the latch are fed by the same signal cpu:cpu\|id_ex:IDEX\|aluOpRegister\[4\]" {  } { { "../ProcessorAntares/src/cpu/interstageRegisters/id_ex.v" "" { Text "D:/Downloads/Tec499-T03-Antares-R2-master/ProcessorAntares/src/cpu/interstageRegisters/id_ex.v" 21 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1477271431318 ""}  } { { "../ProcessorAntares/src/cpu/alu.v" "" { Text "D:/Downloads/Tec499-T03-Antares-R2-master/ProcessorAntares/src/cpu/alu.v" 34 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1477271431318 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "cpu:cpu\|alu:ALU\|Out\[24\] " "Latch cpu:cpu\|alu:ALU\|Out\[24\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA cpu:cpu\|id_ex:IDEX\|aluOpRegister\[4\] " "Ports D and ENA on the latch are fed by the same signal cpu:cpu\|id_ex:IDEX\|aluOpRegister\[4\]" {  } { { "../ProcessorAntares/src/cpu/interstageRegisters/id_ex.v" "" { Text "D:/Downloads/Tec499-T03-Antares-R2-master/ProcessorAntares/src/cpu/interstageRegisters/id_ex.v" 21 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1477271431318 ""}  } { { "../ProcessorAntares/src/cpu/alu.v" "" { Text "D:/Downloads/Tec499-T03-Antares-R2-master/ProcessorAntares/src/cpu/alu.v" 34 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1477271431318 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "cpu:cpu\|alu:ALU\|Out\[25\] " "Latch cpu:cpu\|alu:ALU\|Out\[25\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA cpu:cpu\|id_ex:IDEX\|aluOpRegister\[4\] " "Ports D and ENA on the latch are fed by the same signal cpu:cpu\|id_ex:IDEX\|aluOpRegister\[4\]" {  } { { "../ProcessorAntares/src/cpu/interstageRegisters/id_ex.v" "" { Text "D:/Downloads/Tec499-T03-Antares-R2-master/ProcessorAntares/src/cpu/interstageRegisters/id_ex.v" 21 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1477271431321 ""}  } { { "../ProcessorAntares/src/cpu/alu.v" "" { Text "D:/Downloads/Tec499-T03-Antares-R2-master/ProcessorAntares/src/cpu/alu.v" 34 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1477271431321 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "cpu:cpu\|alu:ALU\|Out\[26\] " "Latch cpu:cpu\|alu:ALU\|Out\[26\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA cpu:cpu\|id_ex:IDEX\|aluOpRegister\[4\] " "Ports D and ENA on the latch are fed by the same signal cpu:cpu\|id_ex:IDEX\|aluOpRegister\[4\]" {  } { { "../ProcessorAntares/src/cpu/interstageRegisters/id_ex.v" "" { Text "D:/Downloads/Tec499-T03-Antares-R2-master/ProcessorAntares/src/cpu/interstageRegisters/id_ex.v" 21 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1477271431321 ""}  } { { "../ProcessorAntares/src/cpu/alu.v" "" { Text "D:/Downloads/Tec499-T03-Antares-R2-master/ProcessorAntares/src/cpu/alu.v" 34 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1477271431321 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "cpu:cpu\|alu:ALU\|Out\[27\] " "Latch cpu:cpu\|alu:ALU\|Out\[27\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA cpu:cpu\|id_ex:IDEX\|aluOpRegister\[4\] " "Ports D and ENA on the latch are fed by the same signal cpu:cpu\|id_ex:IDEX\|aluOpRegister\[4\]" {  } { { "../ProcessorAntares/src/cpu/interstageRegisters/id_ex.v" "" { Text "D:/Downloads/Tec499-T03-Antares-R2-master/ProcessorAntares/src/cpu/interstageRegisters/id_ex.v" 21 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1477271431321 ""}  } { { "../ProcessorAntares/src/cpu/alu.v" "" { Text "D:/Downloads/Tec499-T03-Antares-R2-master/ProcessorAntares/src/cpu/alu.v" 34 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1477271431321 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "cpu:cpu\|alu:ALU\|Out\[28\] " "Latch cpu:cpu\|alu:ALU\|Out\[28\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA cpu:cpu\|id_ex:IDEX\|aluOpRegister\[4\] " "Ports D and ENA on the latch are fed by the same signal cpu:cpu\|id_ex:IDEX\|aluOpRegister\[4\]" {  } { { "../ProcessorAntares/src/cpu/interstageRegisters/id_ex.v" "" { Text "D:/Downloads/Tec499-T03-Antares-R2-master/ProcessorAntares/src/cpu/interstageRegisters/id_ex.v" 21 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1477271431324 ""}  } { { "../ProcessorAntares/src/cpu/alu.v" "" { Text "D:/Downloads/Tec499-T03-Antares-R2-master/ProcessorAntares/src/cpu/alu.v" 34 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1477271431324 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "cpu:cpu\|alu:ALU\|Out\[29\] " "Latch cpu:cpu\|alu:ALU\|Out\[29\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA cpu:cpu\|id_ex:IDEX\|aluOpRegister\[4\] " "Ports D and ENA on the latch are fed by the same signal cpu:cpu\|id_ex:IDEX\|aluOpRegister\[4\]" {  } { { "../ProcessorAntares/src/cpu/interstageRegisters/id_ex.v" "" { Text "D:/Downloads/Tec499-T03-Antares-R2-master/ProcessorAntares/src/cpu/interstageRegisters/id_ex.v" 21 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1477271431324 ""}  } { { "../ProcessorAntares/src/cpu/alu.v" "" { Text "D:/Downloads/Tec499-T03-Antares-R2-master/ProcessorAntares/src/cpu/alu.v" 34 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1477271431324 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "cpu:cpu\|alu:ALU\|Out\[30\] " "Latch cpu:cpu\|alu:ALU\|Out\[30\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA cpu:cpu\|id_ex:IDEX\|aluOpRegister\[4\] " "Ports D and ENA on the latch are fed by the same signal cpu:cpu\|id_ex:IDEX\|aluOpRegister\[4\]" {  } { { "../ProcessorAntares/src/cpu/interstageRegisters/id_ex.v" "" { Text "D:/Downloads/Tec499-T03-Antares-R2-master/ProcessorAntares/src/cpu/interstageRegisters/id_ex.v" 21 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1477271431324 ""}  } { { "../ProcessorAntares/src/cpu/alu.v" "" { Text "D:/Downloads/Tec499-T03-Antares-R2-master/ProcessorAntares/src/cpu/alu.v" 34 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1477271431324 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "cpu:cpu\|alu:ALU\|Out\[31\] " "Latch cpu:cpu\|alu:ALU\|Out\[31\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA cpu:cpu\|id_ex:IDEX\|aluOpRegister\[4\] " "Ports D and ENA on the latch are fed by the same signal cpu:cpu\|id_ex:IDEX\|aluOpRegister\[4\]" {  } { { "../ProcessorAntares/src/cpu/interstageRegisters/id_ex.v" "" { Text "D:/Downloads/Tec499-T03-Antares-R2-master/ProcessorAntares/src/cpu/interstageRegisters/id_ex.v" 21 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1477271431327 ""}  } { { "../ProcessorAntares/src/cpu/alu.v" "" { Text "D:/Downloads/Tec499-T03-Antares-R2-master/ProcessorAntares/src/cpu/alu.v" 34 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1477271431327 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "cpu:cpu\|alu_dec:DecodeALU\|ALUop\[4\] " "Latch cpu:cpu\|alu_dec:DecodeALU\|ALUop\[4\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA cpu:cpu\|if_id:IFID\|instructionRegister\[0\] " "Ports D and ENA on the latch are fed by the same signal cpu:cpu\|if_id:IFID\|instructionRegister\[0\]" {  } { { "../ProcessorAntares/src/cpu/interstageRegisters/if_id.v" "" { Text "D:/Downloads/Tec499-T03-Antares-R2-master/ProcessorAntares/src/cpu/interstageRegisters/if_id.v" 30 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1477271431330 ""}  } { { "../ProcessorAntares/src/cpu/alu_dec.v" "" { Text "D:/Downloads/Tec499-T03-Antares-R2-master/ProcessorAntares/src/cpu/alu_dec.v" 27 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1477271431330 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "cpu:cpu\|control_unit:ControlUnit\|memRead " "Latch cpu:cpu\|control_unit:ControlUnit\|memRead has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA cpu:cpu\|if_id:IFID\|instructionRegister\[29\] " "Ports D and ENA on the latch are fed by the same signal cpu:cpu\|if_id:IFID\|instructionRegister\[29\]" {  } { { "../ProcessorAntares/src/cpu/interstageRegisters/if_id.v" "" { Text "D:/Downloads/Tec499-T03-Antares-R2-master/ProcessorAntares/src/cpu/interstageRegisters/if_id.v" 30 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1477271431331 ""}  } { { "../ProcessorAntares/src/cpu/control_unit.v" "" { Text "D:/Downloads/Tec499-T03-Antares-R2-master/ProcessorAntares/src/cpu/control_unit.v" 24 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1477271431331 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "device_manager:monitor\|memOutOut\[0\] " "Latch device_manager:monitor\|memOutOut\[0\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA device_manager:monitor\|statusReg " "Ports D and ENA on the latch are fed by the same signal device_manager:monitor\|statusReg" {  } { { "../ProcessorAntares/src/device/device_manager.v" "" { Text "D:/Downloads/Tec499-T03-Antares-R2-master/ProcessorAntares/src/device/device_manager.v" 11 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1477271431332 ""}  } { { "../ProcessorAntares/src/device/device_manager.v" "" { Text "D:/Downloads/Tec499-T03-Antares-R2-master/ProcessorAntares/src/device/device_manager.v" 28 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1477271431332 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "cpu:cpu\|control_unit:ControlUnit\|aluSrc " "Latch cpu:cpu\|control_unit:ControlUnit\|aluSrc has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA cpu:cpu\|if_id:IFID\|instructionRegister\[26\] " "Ports D and ENA on the latch are fed by the same signal cpu:cpu\|if_id:IFID\|instructionRegister\[26\]" {  } { { "../ProcessorAntares/src/cpu/interstageRegisters/if_id.v" "" { Text "D:/Downloads/Tec499-T03-Antares-R2-master/ProcessorAntares/src/cpu/interstageRegisters/if_id.v" 30 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1477271431332 ""}  } { { "../ProcessorAntares/src/cpu/control_unit.v" "" { Text "D:/Downloads/Tec499-T03-Antares-R2-master/ProcessorAntares/src/cpu/control_unit.v" 24 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1477271431332 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "device_manager:monitor\|memOutOut\[1\] " "Latch device_manager:monitor\|memOutOut\[1\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA cpu:cpu\|ex_mem:EXMEN\|ALURegister\[0\] " "Ports D and ENA on the latch are fed by the same signal cpu:cpu\|ex_mem:EXMEN\|ALURegister\[0\]" {  } { { "../ProcessorAntares/src/cpu/interstageRegisters/ex_mem.v" "" { Text "D:/Downloads/Tec499-T03-Antares-R2-master/ProcessorAntares/src/cpu/interstageRegisters/ex_mem.v" 16 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1477271431332 ""}  } { { "../ProcessorAntares/src/device/device_manager.v" "" { Text "D:/Downloads/Tec499-T03-Antares-R2-master/ProcessorAntares/src/device/device_manager.v" 28 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1477271431332 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "device_manager:monitor\|memOutOut\[2\] " "Latch device_manager:monitor\|memOutOut\[2\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA cpu:cpu\|ex_mem:EXMEN\|ALURegister\[0\] " "Ports D and ENA on the latch are fed by the same signal cpu:cpu\|ex_mem:EXMEN\|ALURegister\[0\]" {  } { { "../ProcessorAntares/src/cpu/interstageRegisters/ex_mem.v" "" { Text "D:/Downloads/Tec499-T03-Antares-R2-master/ProcessorAntares/src/cpu/interstageRegisters/ex_mem.v" 16 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1477271431332 ""}  } { { "../ProcessorAntares/src/device/device_manager.v" "" { Text "D:/Downloads/Tec499-T03-Antares-R2-master/ProcessorAntares/src/device/device_manager.v" 28 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1477271431332 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "device_manager:monitor\|memOutOut\[3\] " "Latch device_manager:monitor\|memOutOut\[3\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA cpu:cpu\|ex_mem:EXMEN\|ALURegister\[0\] " "Ports D and ENA on the latch are fed by the same signal cpu:cpu\|ex_mem:EXMEN\|ALURegister\[0\]" {  } { { "../ProcessorAntares/src/cpu/interstageRegisters/ex_mem.v" "" { Text "D:/Downloads/Tec499-T03-Antares-R2-master/ProcessorAntares/src/cpu/interstageRegisters/ex_mem.v" 16 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1477271431332 ""}  } { { "../ProcessorAntares/src/device/device_manager.v" "" { Text "D:/Downloads/Tec499-T03-Antares-R2-master/ProcessorAntares/src/device/device_manager.v" 28 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1477271431332 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "device_manager:monitor\|memOutOut\[4\] " "Latch device_manager:monitor\|memOutOut\[4\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA cpu:cpu\|ex_mem:EXMEN\|ALURegister\[0\] " "Ports D and ENA on the latch are fed by the same signal cpu:cpu\|ex_mem:EXMEN\|ALURegister\[0\]" {  } { { "../ProcessorAntares/src/cpu/interstageRegisters/ex_mem.v" "" { Text "D:/Downloads/Tec499-T03-Antares-R2-master/ProcessorAntares/src/cpu/interstageRegisters/ex_mem.v" 16 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1477271431333 ""}  } { { "../ProcessorAntares/src/device/device_manager.v" "" { Text "D:/Downloads/Tec499-T03-Antares-R2-master/ProcessorAntares/src/device/device_manager.v" 28 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1477271431333 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "cpu:cpu\|alu_dec:DecodeALU\|ALUop\[1\] " "Latch cpu:cpu\|alu_dec:DecodeALU\|ALUop\[1\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA cpu:cpu\|if_id:IFID\|instructionRegister\[27\] " "Ports D and ENA on the latch are fed by the same signal cpu:cpu\|if_id:IFID\|instructionRegister\[27\]" {  } { { "../ProcessorAntares/src/cpu/interstageRegisters/if_id.v" "" { Text "D:/Downloads/Tec499-T03-Antares-R2-master/ProcessorAntares/src/cpu/interstageRegisters/if_id.v" 30 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1477271431333 ""}  } { { "../ProcessorAntares/src/cpu/alu_dec.v" "" { Text "D:/Downloads/Tec499-T03-Antares-R2-master/ProcessorAntares/src/cpu/alu_dec.v" 27 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1477271431333 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "device_manager:monitor\|memOutOut\[5\] " "Latch device_manager:monitor\|memOutOut\[5\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA cpu:cpu\|ex_mem:EXMEN\|ALURegister\[0\] " "Ports D and ENA on the latch are fed by the same signal cpu:cpu\|ex_mem:EXMEN\|ALURegister\[0\]" {  } { { "../ProcessorAntares/src/cpu/interstageRegisters/ex_mem.v" "" { Text "D:/Downloads/Tec499-T03-Antares-R2-master/ProcessorAntares/src/cpu/interstageRegisters/ex_mem.v" 16 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1477271431333 ""}  } { { "../ProcessorAntares/src/device/device_manager.v" "" { Text "D:/Downloads/Tec499-T03-Antares-R2-master/ProcessorAntares/src/device/device_manager.v" 28 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1477271431333 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "device_manager:monitor\|memOutOut\[6\] " "Latch device_manager:monitor\|memOutOut\[6\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA cpu:cpu\|ex_mem:EXMEN\|ALURegister\[0\] " "Ports D and ENA on the latch are fed by the same signal cpu:cpu\|ex_mem:EXMEN\|ALURegister\[0\]" {  } { { "../ProcessorAntares/src/cpu/interstageRegisters/ex_mem.v" "" { Text "D:/Downloads/Tec499-T03-Antares-R2-master/ProcessorAntares/src/cpu/interstageRegisters/ex_mem.v" 16 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1477271431334 ""}  } { { "../ProcessorAntares/src/device/device_manager.v" "" { Text "D:/Downloads/Tec499-T03-Antares-R2-master/ProcessorAntares/src/device/device_manager.v" 28 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1477271431334 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "device_manager:monitor\|memOutOut\[7\] " "Latch device_manager:monitor\|memOutOut\[7\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA cpu:cpu\|ex_mem:EXMEN\|ALURegister\[0\] " "Ports D and ENA on the latch are fed by the same signal cpu:cpu\|ex_mem:EXMEN\|ALURegister\[0\]" {  } { { "../ProcessorAntares/src/cpu/interstageRegisters/ex_mem.v" "" { Text "D:/Downloads/Tec499-T03-Antares-R2-master/ProcessorAntares/src/cpu/interstageRegisters/ex_mem.v" 16 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1477271431334 ""}  } { { "../ProcessorAntares/src/device/device_manager.v" "" { Text "D:/Downloads/Tec499-T03-Antares-R2-master/ProcessorAntares/src/device/device_manager.v" 28 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1477271431334 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "device_manager:monitor\|memOutOut\[8\] " "Latch device_manager:monitor\|memOutOut\[8\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA cpu:cpu\|ex_mem:EXMEN\|ALURegister\[0\] " "Ports D and ENA on the latch are fed by the same signal cpu:cpu\|ex_mem:EXMEN\|ALURegister\[0\]" {  } { { "../ProcessorAntares/src/cpu/interstageRegisters/ex_mem.v" "" { Text "D:/Downloads/Tec499-T03-Antares-R2-master/ProcessorAntares/src/cpu/interstageRegisters/ex_mem.v" 16 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1477271431334 ""}  } { { "../ProcessorAntares/src/device/device_manager.v" "" { Text "D:/Downloads/Tec499-T03-Antares-R2-master/ProcessorAntares/src/device/device_manager.v" 28 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1477271431334 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "device_manager:monitor\|memOutOut\[9\] " "Latch device_manager:monitor\|memOutOut\[9\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA cpu:cpu\|ex_mem:EXMEN\|ALURegister\[0\] " "Ports D and ENA on the latch are fed by the same signal cpu:cpu\|ex_mem:EXMEN\|ALURegister\[0\]" {  } { { "../ProcessorAntares/src/cpu/interstageRegisters/ex_mem.v" "" { Text "D:/Downloads/Tec499-T03-Antares-R2-master/ProcessorAntares/src/cpu/interstageRegisters/ex_mem.v" 16 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1477271431335 ""}  } { { "../ProcessorAntares/src/device/device_manager.v" "" { Text "D:/Downloads/Tec499-T03-Antares-R2-master/ProcessorAntares/src/device/device_manager.v" 28 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1477271431335 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "device_manager:monitor\|memOutOut\[10\] " "Latch device_manager:monitor\|memOutOut\[10\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA cpu:cpu\|ex_mem:EXMEN\|ALURegister\[0\] " "Ports D and ENA on the latch are fed by the same signal cpu:cpu\|ex_mem:EXMEN\|ALURegister\[0\]" {  } { { "../ProcessorAntares/src/cpu/interstageRegisters/ex_mem.v" "" { Text "D:/Downloads/Tec499-T03-Antares-R2-master/ProcessorAntares/src/cpu/interstageRegisters/ex_mem.v" 16 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1477271431335 ""}  } { { "../ProcessorAntares/src/device/device_manager.v" "" { Text "D:/Downloads/Tec499-T03-Antares-R2-master/ProcessorAntares/src/device/device_manager.v" 28 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1477271431335 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "device_manager:monitor\|memOutOut\[11\] " "Latch device_manager:monitor\|memOutOut\[11\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA cpu:cpu\|ex_mem:EXMEN\|ALURegister\[0\] " "Ports D and ENA on the latch are fed by the same signal cpu:cpu\|ex_mem:EXMEN\|ALURegister\[0\]" {  } { { "../ProcessorAntares/src/cpu/interstageRegisters/ex_mem.v" "" { Text "D:/Downloads/Tec499-T03-Antares-R2-master/ProcessorAntares/src/cpu/interstageRegisters/ex_mem.v" 16 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1477271431335 ""}  } { { "../ProcessorAntares/src/device/device_manager.v" "" { Text "D:/Downloads/Tec499-T03-Antares-R2-master/ProcessorAntares/src/device/device_manager.v" 28 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1477271431335 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "device_manager:monitor\|memOutOut\[12\] " "Latch device_manager:monitor\|memOutOut\[12\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA cpu:cpu\|ex_mem:EXMEN\|ALURegister\[0\] " "Ports D and ENA on the latch are fed by the same signal cpu:cpu\|ex_mem:EXMEN\|ALURegister\[0\]" {  } { { "../ProcessorAntares/src/cpu/interstageRegisters/ex_mem.v" "" { Text "D:/Downloads/Tec499-T03-Antares-R2-master/ProcessorAntares/src/cpu/interstageRegisters/ex_mem.v" 16 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1477271431335 ""}  } { { "../ProcessorAntares/src/device/device_manager.v" "" { Text "D:/Downloads/Tec499-T03-Antares-R2-master/ProcessorAntares/src/device/device_manager.v" 28 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1477271431335 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "device_manager:monitor\|memOutOut\[13\] " "Latch device_manager:monitor\|memOutOut\[13\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA cpu:cpu\|ex_mem:EXMEN\|ALURegister\[0\] " "Ports D and ENA on the latch are fed by the same signal cpu:cpu\|ex_mem:EXMEN\|ALURegister\[0\]" {  } { { "../ProcessorAntares/src/cpu/interstageRegisters/ex_mem.v" "" { Text "D:/Downloads/Tec499-T03-Antares-R2-master/ProcessorAntares/src/cpu/interstageRegisters/ex_mem.v" 16 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1477271431335 ""}  } { { "../ProcessorAntares/src/device/device_manager.v" "" { Text "D:/Downloads/Tec499-T03-Antares-R2-master/ProcessorAntares/src/device/device_manager.v" 28 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1477271431335 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "device_manager:monitor\|memOutOut\[14\] " "Latch device_manager:monitor\|memOutOut\[14\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA cpu:cpu\|ex_mem:EXMEN\|ALURegister\[0\] " "Ports D and ENA on the latch are fed by the same signal cpu:cpu\|ex_mem:EXMEN\|ALURegister\[0\]" {  } { { "../ProcessorAntares/src/cpu/interstageRegisters/ex_mem.v" "" { Text "D:/Downloads/Tec499-T03-Antares-R2-master/ProcessorAntares/src/cpu/interstageRegisters/ex_mem.v" 16 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1477271431336 ""}  } { { "../ProcessorAntares/src/device/device_manager.v" "" { Text "D:/Downloads/Tec499-T03-Antares-R2-master/ProcessorAntares/src/device/device_manager.v" 28 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1477271431336 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "device_manager:monitor\|memOutOut\[15\] " "Latch device_manager:monitor\|memOutOut\[15\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA cpu:cpu\|ex_mem:EXMEN\|ALURegister\[0\] " "Ports D and ENA on the latch are fed by the same signal cpu:cpu\|ex_mem:EXMEN\|ALURegister\[0\]" {  } { { "../ProcessorAntares/src/cpu/interstageRegisters/ex_mem.v" "" { Text "D:/Downloads/Tec499-T03-Antares-R2-master/ProcessorAntares/src/cpu/interstageRegisters/ex_mem.v" 16 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1477271431336 ""}  } { { "../ProcessorAntares/src/device/device_manager.v" "" { Text "D:/Downloads/Tec499-T03-Antares-R2-master/ProcessorAntares/src/device/device_manager.v" 28 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1477271431336 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "device_manager:monitor\|memOutOut\[16\] " "Latch device_manager:monitor\|memOutOut\[16\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA cpu:cpu\|ex_mem:EXMEN\|ALURegister\[0\] " "Ports D and ENA on the latch are fed by the same signal cpu:cpu\|ex_mem:EXMEN\|ALURegister\[0\]" {  } { { "../ProcessorAntares/src/cpu/interstageRegisters/ex_mem.v" "" { Text "D:/Downloads/Tec499-T03-Antares-R2-master/ProcessorAntares/src/cpu/interstageRegisters/ex_mem.v" 16 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1477271431336 ""}  } { { "../ProcessorAntares/src/device/device_manager.v" "" { Text "D:/Downloads/Tec499-T03-Antares-R2-master/ProcessorAntares/src/device/device_manager.v" 28 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1477271431336 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "device_manager:monitor\|memOutOut\[17\] " "Latch device_manager:monitor\|memOutOut\[17\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA cpu:cpu\|ex_mem:EXMEN\|ALURegister\[0\] " "Ports D and ENA on the latch are fed by the same signal cpu:cpu\|ex_mem:EXMEN\|ALURegister\[0\]" {  } { { "../ProcessorAntares/src/cpu/interstageRegisters/ex_mem.v" "" { Text "D:/Downloads/Tec499-T03-Antares-R2-master/ProcessorAntares/src/cpu/interstageRegisters/ex_mem.v" 16 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1477271431336 ""}  } { { "../ProcessorAntares/src/device/device_manager.v" "" { Text "D:/Downloads/Tec499-T03-Antares-R2-master/ProcessorAntares/src/device/device_manager.v" 28 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1477271431336 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "device_manager:monitor\|memOutOut\[18\] " "Latch device_manager:monitor\|memOutOut\[18\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA cpu:cpu\|ex_mem:EXMEN\|ALURegister\[0\] " "Ports D and ENA on the latch are fed by the same signal cpu:cpu\|ex_mem:EXMEN\|ALURegister\[0\]" {  } { { "../ProcessorAntares/src/cpu/interstageRegisters/ex_mem.v" "" { Text "D:/Downloads/Tec499-T03-Antares-R2-master/ProcessorAntares/src/cpu/interstageRegisters/ex_mem.v" 16 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1477271431336 ""}  } { { "../ProcessorAntares/src/device/device_manager.v" "" { Text "D:/Downloads/Tec499-T03-Antares-R2-master/ProcessorAntares/src/device/device_manager.v" 28 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1477271431336 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "device_manager:monitor\|memOutOut\[19\] " "Latch device_manager:monitor\|memOutOut\[19\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA cpu:cpu\|ex_mem:EXMEN\|ALURegister\[0\] " "Ports D and ENA on the latch are fed by the same signal cpu:cpu\|ex_mem:EXMEN\|ALURegister\[0\]" {  } { { "../ProcessorAntares/src/cpu/interstageRegisters/ex_mem.v" "" { Text "D:/Downloads/Tec499-T03-Antares-R2-master/ProcessorAntares/src/cpu/interstageRegisters/ex_mem.v" 16 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1477271431337 ""}  } { { "../ProcessorAntares/src/device/device_manager.v" "" { Text "D:/Downloads/Tec499-T03-Antares-R2-master/ProcessorAntares/src/device/device_manager.v" 28 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1477271431337 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "device_manager:monitor\|memOutOut\[20\] " "Latch device_manager:monitor\|memOutOut\[20\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA cpu:cpu\|ex_mem:EXMEN\|ALURegister\[0\] " "Ports D and ENA on the latch are fed by the same signal cpu:cpu\|ex_mem:EXMEN\|ALURegister\[0\]" {  } { { "../ProcessorAntares/src/cpu/interstageRegisters/ex_mem.v" "" { Text "D:/Downloads/Tec499-T03-Antares-R2-master/ProcessorAntares/src/cpu/interstageRegisters/ex_mem.v" 16 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1477271431337 ""}  } { { "../ProcessorAntares/src/device/device_manager.v" "" { Text "D:/Downloads/Tec499-T03-Antares-R2-master/ProcessorAntares/src/device/device_manager.v" 28 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1477271431337 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "device_manager:monitor\|memOutOut\[21\] " "Latch device_manager:monitor\|memOutOut\[21\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA cpu:cpu\|ex_mem:EXMEN\|ALURegister\[0\] " "Ports D and ENA on the latch are fed by the same signal cpu:cpu\|ex_mem:EXMEN\|ALURegister\[0\]" {  } { { "../ProcessorAntares/src/cpu/interstageRegisters/ex_mem.v" "" { Text "D:/Downloads/Tec499-T03-Antares-R2-master/ProcessorAntares/src/cpu/interstageRegisters/ex_mem.v" 16 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1477271431338 ""}  } { { "../ProcessorAntares/src/device/device_manager.v" "" { Text "D:/Downloads/Tec499-T03-Antares-R2-master/ProcessorAntares/src/device/device_manager.v" 28 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1477271431338 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "device_manager:monitor\|memOutOut\[22\] " "Latch device_manager:monitor\|memOutOut\[22\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA cpu:cpu\|ex_mem:EXMEN\|ALURegister\[0\] " "Ports D and ENA on the latch are fed by the same signal cpu:cpu\|ex_mem:EXMEN\|ALURegister\[0\]" {  } { { "../ProcessorAntares/src/cpu/interstageRegisters/ex_mem.v" "" { Text "D:/Downloads/Tec499-T03-Antares-R2-master/ProcessorAntares/src/cpu/interstageRegisters/ex_mem.v" 16 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1477271431339 ""}  } { { "../ProcessorAntares/src/device/device_manager.v" "" { Text "D:/Downloads/Tec499-T03-Antares-R2-master/ProcessorAntares/src/device/device_manager.v" 28 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1477271431339 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "device_manager:monitor\|memOutOut\[23\] " "Latch device_manager:monitor\|memOutOut\[23\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA cpu:cpu\|ex_mem:EXMEN\|ALURegister\[0\] " "Ports D and ENA on the latch are fed by the same signal cpu:cpu\|ex_mem:EXMEN\|ALURegister\[0\]" {  } { { "../ProcessorAntares/src/cpu/interstageRegisters/ex_mem.v" "" { Text "D:/Downloads/Tec499-T03-Antares-R2-master/ProcessorAntares/src/cpu/interstageRegisters/ex_mem.v" 16 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1477271431339 ""}  } { { "../ProcessorAntares/src/device/device_manager.v" "" { Text "D:/Downloads/Tec499-T03-Antares-R2-master/ProcessorAntares/src/device/device_manager.v" 28 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1477271431339 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "device_manager:monitor\|memOutOut\[24\] " "Latch device_manager:monitor\|memOutOut\[24\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA cpu:cpu\|ex_mem:EXMEN\|ALURegister\[0\] " "Ports D and ENA on the latch are fed by the same signal cpu:cpu\|ex_mem:EXMEN\|ALURegister\[0\]" {  } { { "../ProcessorAntares/src/cpu/interstageRegisters/ex_mem.v" "" { Text "D:/Downloads/Tec499-T03-Antares-R2-master/ProcessorAntares/src/cpu/interstageRegisters/ex_mem.v" 16 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1477271431340 ""}  } { { "../ProcessorAntares/src/device/device_manager.v" "" { Text "D:/Downloads/Tec499-T03-Antares-R2-master/ProcessorAntares/src/device/device_manager.v" 28 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1477271431340 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "device_manager:monitor\|memOutOut\[25\] " "Latch device_manager:monitor\|memOutOut\[25\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA cpu:cpu\|ex_mem:EXMEN\|ALURegister\[0\] " "Ports D and ENA on the latch are fed by the same signal cpu:cpu\|ex_mem:EXMEN\|ALURegister\[0\]" {  } { { "../ProcessorAntares/src/cpu/interstageRegisters/ex_mem.v" "" { Text "D:/Downloads/Tec499-T03-Antares-R2-master/ProcessorAntares/src/cpu/interstageRegisters/ex_mem.v" 16 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1477271431340 ""}  } { { "../ProcessorAntares/src/device/device_manager.v" "" { Text "D:/Downloads/Tec499-T03-Antares-R2-master/ProcessorAntares/src/device/device_manager.v" 28 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1477271431340 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "device_manager:monitor\|memOutOut\[26\] " "Latch device_manager:monitor\|memOutOut\[26\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA cpu:cpu\|ex_mem:EXMEN\|ALURegister\[0\] " "Ports D and ENA on the latch are fed by the same signal cpu:cpu\|ex_mem:EXMEN\|ALURegister\[0\]" {  } { { "../ProcessorAntares/src/cpu/interstageRegisters/ex_mem.v" "" { Text "D:/Downloads/Tec499-T03-Antares-R2-master/ProcessorAntares/src/cpu/interstageRegisters/ex_mem.v" 16 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1477271431340 ""}  } { { "../ProcessorAntares/src/device/device_manager.v" "" { Text "D:/Downloads/Tec499-T03-Antares-R2-master/ProcessorAntares/src/device/device_manager.v" 28 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1477271431340 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "device_manager:monitor\|memOutOut\[27\] " "Latch device_manager:monitor\|memOutOut\[27\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA cpu:cpu\|ex_mem:EXMEN\|ALURegister\[0\] " "Ports D and ENA on the latch are fed by the same signal cpu:cpu\|ex_mem:EXMEN\|ALURegister\[0\]" {  } { { "../ProcessorAntares/src/cpu/interstageRegisters/ex_mem.v" "" { Text "D:/Downloads/Tec499-T03-Antares-R2-master/ProcessorAntares/src/cpu/interstageRegisters/ex_mem.v" 16 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1477271431340 ""}  } { { "../ProcessorAntares/src/device/device_manager.v" "" { Text "D:/Downloads/Tec499-T03-Antares-R2-master/ProcessorAntares/src/device/device_manager.v" 28 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1477271431340 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "device_manager:monitor\|memOutOut\[28\] " "Latch device_manager:monitor\|memOutOut\[28\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA cpu:cpu\|ex_mem:EXMEN\|ALURegister\[0\] " "Ports D and ENA on the latch are fed by the same signal cpu:cpu\|ex_mem:EXMEN\|ALURegister\[0\]" {  } { { "../ProcessorAntares/src/cpu/interstageRegisters/ex_mem.v" "" { Text "D:/Downloads/Tec499-T03-Antares-R2-master/ProcessorAntares/src/cpu/interstageRegisters/ex_mem.v" 16 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1477271431341 ""}  } { { "../ProcessorAntares/src/device/device_manager.v" "" { Text "D:/Downloads/Tec499-T03-Antares-R2-master/ProcessorAntares/src/device/device_manager.v" 28 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1477271431341 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "device_manager:monitor\|memOutOut\[29\] " "Latch device_manager:monitor\|memOutOut\[29\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA cpu:cpu\|ex_mem:EXMEN\|ALURegister\[0\] " "Ports D and ENA on the latch are fed by the same signal cpu:cpu\|ex_mem:EXMEN\|ALURegister\[0\]" {  } { { "../ProcessorAntares/src/cpu/interstageRegisters/ex_mem.v" "" { Text "D:/Downloads/Tec499-T03-Antares-R2-master/ProcessorAntares/src/cpu/interstageRegisters/ex_mem.v" 16 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1477271431341 ""}  } { { "../ProcessorAntares/src/device/device_manager.v" "" { Text "D:/Downloads/Tec499-T03-Antares-R2-master/ProcessorAntares/src/device/device_manager.v" 28 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1477271431341 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "device_manager:monitor\|memOutOut\[30\] " "Latch device_manager:monitor\|memOutOut\[30\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA cpu:cpu\|ex_mem:EXMEN\|ALURegister\[0\] " "Ports D and ENA on the latch are fed by the same signal cpu:cpu\|ex_mem:EXMEN\|ALURegister\[0\]" {  } { { "../ProcessorAntares/src/cpu/interstageRegisters/ex_mem.v" "" { Text "D:/Downloads/Tec499-T03-Antares-R2-master/ProcessorAntares/src/cpu/interstageRegisters/ex_mem.v" 16 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1477271431343 ""}  } { { "../ProcessorAntares/src/device/device_manager.v" "" { Text "D:/Downloads/Tec499-T03-Antares-R2-master/ProcessorAntares/src/device/device_manager.v" 28 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1477271431343 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "device_manager:monitor\|memOutOut\[31\] " "Latch device_manager:monitor\|memOutOut\[31\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA cpu:cpu\|ex_mem:EXMEN\|ALURegister\[0\] " "Ports D and ENA on the latch are fed by the same signal cpu:cpu\|ex_mem:EXMEN\|ALURegister\[0\]" {  } { { "../ProcessorAntares/src/cpu/interstageRegisters/ex_mem.v" "" { Text "D:/Downloads/Tec499-T03-Antares-R2-master/ProcessorAntares/src/cpu/interstageRegisters/ex_mem.v" 16 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1477271431344 ""}  } { { "../ProcessorAntares/src/device/device_manager.v" "" { Text "D:/Downloads/Tec499-T03-Antares-R2-master/ProcessorAntares/src/device/device_manager.v" 28 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1477271431344 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "cpu:cpu\|alu_dec:DecodeALU\|ALUop\[0\] " "Latch cpu:cpu\|alu_dec:DecodeALU\|ALUop\[0\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA cpu:cpu\|if_id:IFID\|instructionRegister\[3\] " "Ports D and ENA on the latch are fed by the same signal cpu:cpu\|if_id:IFID\|instructionRegister\[3\]" {  } { { "../ProcessorAntares/src/cpu/interstageRegisters/if_id.v" "" { Text "D:/Downloads/Tec499-T03-Antares-R2-master/ProcessorAntares/src/cpu/interstageRegisters/if_id.v" 30 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1477271431345 ""}  } { { "../ProcessorAntares/src/cpu/alu_dec.v" "" { Text "D:/Downloads/Tec499-T03-Antares-R2-master/ProcessorAntares/src/cpu/alu_dec.v" 27 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1477271431345 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "cpu:cpu\|alu_dec:DecodeALU\|ALUop\[3\] " "Latch cpu:cpu\|alu_dec:DecodeALU\|ALUop\[3\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA cpu:cpu\|if_id:IFID\|instructionRegister\[31\] " "Ports D and ENA on the latch are fed by the same signal cpu:cpu\|if_id:IFID\|instructionRegister\[31\]" {  } { { "../ProcessorAntares/src/cpu/interstageRegisters/if_id.v" "" { Text "D:/Downloads/Tec499-T03-Antares-R2-master/ProcessorAntares/src/cpu/interstageRegisters/if_id.v" 30 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1477271431347 ""}  } { { "../ProcessorAntares/src/cpu/alu_dec.v" "" { Text "D:/Downloads/Tec499-T03-Antares-R2-master/ProcessorAntares/src/cpu/alu_dec.v" 27 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1477271431347 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "cpu:cpu\|alu_dec:DecodeALU\|ALUop\[2\] " "Latch cpu:cpu\|alu_dec:DecodeALU\|ALUop\[2\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA cpu:cpu\|if_id:IFID\|instructionRegister\[3\] " "Ports D and ENA on the latch are fed by the same signal cpu:cpu\|if_id:IFID\|instructionRegister\[3\]" {  } { { "../ProcessorAntares/src/cpu/interstageRegisters/if_id.v" "" { Text "D:/Downloads/Tec499-T03-Antares-R2-master/ProcessorAntares/src/cpu/interstageRegisters/if_id.v" 30 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1477271431347 ""}  } { { "../ProcessorAntares/src/cpu/alu_dec.v" "" { Text "D:/Downloads/Tec499-T03-Antares-R2-master/ProcessorAntares/src/cpu/alu_dec.v" 27 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1477271431347 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "cpu:cpu\|hazard:HazardUnit\|ifIdFlush " "Latch cpu:cpu\|hazard:HazardUnit\|ifIdFlush has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA cpu:cpu\|if_id:IFID\|instructionRegister\[27\] " "Ports D and ENA on the latch are fed by the same signal cpu:cpu\|if_id:IFID\|instructionRegister\[27\]" {  } { { "../ProcessorAntares/src/cpu/interstageRegisters/if_id.v" "" { Text "D:/Downloads/Tec499-T03-Antares-R2-master/ProcessorAntares/src/cpu/interstageRegisters/if_id.v" 30 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1477271431347 ""}  } { { "../ProcessorAntares/src/cpu/hazard.v" "" { Text "D:/Downloads/Tec499-T03-Antares-R2-master/ProcessorAntares/src/cpu/hazard.v" 29 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1477271431347 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "cpu:cpu\|control_unit:ControlUnit\|regWrite " "Latch cpu:cpu\|control_unit:ControlUnit\|regWrite has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA cpu:cpu\|if_id:IFID\|instructionRegister\[29\] " "Ports D and ENA on the latch are fed by the same signal cpu:cpu\|if_id:IFID\|instructionRegister\[29\]" {  } { { "../ProcessorAntares/src/cpu/interstageRegisters/if_id.v" "" { Text "D:/Downloads/Tec499-T03-Antares-R2-master/ProcessorAntares/src/cpu/interstageRegisters/if_id.v" 30 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1477271431348 ""}  } { { "../ProcessorAntares/src/cpu/control_unit.v" "" { Text "D:/Downloads/Tec499-T03-Antares-R2-master/ProcessorAntares/src/cpu/control_unit.v" 25 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1477271431348 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "cpu:cpu\|control_unit:ControlUnit\|regDst " "Latch cpu:cpu\|control_unit:ControlUnit\|regDst has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA cpu:cpu\|if_id:IFID\|instructionRegister\[27\] " "Ports D and ENA on the latch are fed by the same signal cpu:cpu\|if_id:IFID\|instructionRegister\[27\]" {  } { { "../ProcessorAntares/src/cpu/interstageRegisters/if_id.v" "" { Text "D:/Downloads/Tec499-T03-Antares-R2-master/ProcessorAntares/src/cpu/interstageRegisters/if_id.v" 30 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1477271431348 ""}  } { { "../ProcessorAntares/src/cpu/control_unit.v" "" { Text "D:/Downloads/Tec499-T03-Antares-R2-master/ProcessorAntares/src/cpu/control_unit.v" 24 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1477271431348 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "cpu:cpu\|control_unit:ControlUnit\|branch\[0\] " "Latch cpu:cpu\|control_unit:ControlUnit\|branch\[0\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA cpu:cpu\|if_id:IFID\|instructionRegister\[26\] " "Ports D and ENA on the latch are fed by the same signal cpu:cpu\|if_id:IFID\|instructionRegister\[26\]" {  } { { "../ProcessorAntares/src/cpu/interstageRegisters/if_id.v" "" { Text "D:/Downloads/Tec499-T03-Antares-R2-master/ProcessorAntares/src/cpu/interstageRegisters/if_id.v" 30 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1477271431349 ""}  } { { "../ProcessorAntares/src/cpu/control_unit.v" "" { Text "D:/Downloads/Tec499-T03-Antares-R2-master/ProcessorAntares/src/cpu/control_unit.v" 28 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1477271431349 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "cpu:cpu\|control_unit:ControlUnit\|branch\[1\] " "Latch cpu:cpu\|control_unit:ControlUnit\|branch\[1\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA cpu:cpu\|if_id:IFID\|instructionRegister\[26\] " "Ports D and ENA on the latch are fed by the same signal cpu:cpu\|if_id:IFID\|instructionRegister\[26\]" {  } { { "../ProcessorAntares/src/cpu/interstageRegisters/if_id.v" "" { Text "D:/Downloads/Tec499-T03-Antares-R2-master/ProcessorAntares/src/cpu/interstageRegisters/if_id.v" 30 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1477271431350 ""}  } { { "../ProcessorAntares/src/cpu/control_unit.v" "" { Text "D:/Downloads/Tec499-T03-Antares-R2-master/ProcessorAntares/src/cpu/control_unit.v" 28 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1477271431350 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Analysis & Synthesis" 0 -1 1477271440200 ""}
{ "Info" "ISCL_SCL_LOST_FANOUT_MSG_HDR" "20 " "20 registers lost all their fanouts during netlist optimizations." {  } {  } 0 17049 "%1!d! registers lost all their fanouts during netlist optimizations." 0 0 "Analysis & Synthesis" 0 -1 1477271453331 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "D:/Downloads/Tec499-T03-Antares-R2-master/QuartusProjectAntares/output_files/topModuleDevice.map.smsg " "Generated suppressed messages file D:/Downloads/Tec499-T03-Antares-R2-master/QuartusProjectAntares/output_files/topModuleDevice.map.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1477271453888 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "2 0 2 0 0 " "Adding 2 node(s), including 0 DDIO, 2 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1477271454879 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1477271454879 ""}
{ "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN_HDR" "11 " "Design contains 11 input pin(s) that do not drive logic" { { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "KEY\[0\] " "No output dependent on input pin \"KEY\[0\]\"" {  } { { "../ProcessorAntares/src/topModuleDevice.v" "" { Text "D:/Downloads/Tec499-T03-Antares-R2-master/ProcessorAntares/src/topModuleDevice.v" 5 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1477271455893 "|topModuleDevice|KEY[0]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "KEY\[1\] " "No output dependent on input pin \"KEY\[1\]\"" {  } { { "../ProcessorAntares/src/topModuleDevice.v" "" { Text "D:/Downloads/Tec499-T03-Antares-R2-master/ProcessorAntares/src/topModuleDevice.v" 5 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1477271455893 "|topModuleDevice|KEY[1]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "KEY\[2\] " "No output dependent on input pin \"KEY\[2\]\"" {  } { { "../ProcessorAntares/src/topModuleDevice.v" "" { Text "D:/Downloads/Tec499-T03-Antares-R2-master/ProcessorAntares/src/topModuleDevice.v" 5 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1477271455893 "|topModuleDevice|KEY[2]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "KEY\[3\] " "No output dependent on input pin \"KEY\[3\]\"" {  } { { "../ProcessorAntares/src/topModuleDevice.v" "" { Text "D:/Downloads/Tec499-T03-Antares-R2-master/ProcessorAntares/src/topModuleDevice.v" 5 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1477271455893 "|topModuleDevice|KEY[3]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "KEY\[4\] " "No output dependent on input pin \"KEY\[4\]\"" {  } { { "../ProcessorAntares/src/topModuleDevice.v" "" { Text "D:/Downloads/Tec499-T03-Antares-R2-master/ProcessorAntares/src/topModuleDevice.v" 5 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1477271455893 "|topModuleDevice|KEY[4]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "KEY\[5\] " "No output dependent on input pin \"KEY\[5\]\"" {  } { { "../ProcessorAntares/src/topModuleDevice.v" "" { Text "D:/Downloads/Tec499-T03-Antares-R2-master/ProcessorAntares/src/topModuleDevice.v" 5 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1477271455893 "|topModuleDevice|KEY[5]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "KEY\[6\] " "No output dependent on input pin \"KEY\[6\]\"" {  } { { "../ProcessorAntares/src/topModuleDevice.v" "" { Text "D:/Downloads/Tec499-T03-Antares-R2-master/ProcessorAntares/src/topModuleDevice.v" 5 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1477271455893 "|topModuleDevice|KEY[6]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "KEY\[7\] " "No output dependent on input pin \"KEY\[7\]\"" {  } { { "../ProcessorAntares/src/topModuleDevice.v" "" { Text "D:/Downloads/Tec499-T03-Antares-R2-master/ProcessorAntares/src/topModuleDevice.v" 5 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1477271455893 "|topModuleDevice|KEY[7]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "KEY\[8\] " "No output dependent on input pin \"KEY\[8\]\"" {  } { { "../ProcessorAntares/src/topModuleDevice.v" "" { Text "D:/Downloads/Tec499-T03-Antares-R2-master/ProcessorAntares/src/topModuleDevice.v" 5 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1477271455893 "|topModuleDevice|KEY[8]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "KEY\[9\] " "No output dependent on input pin \"KEY\[9\]\"" {  } { { "../ProcessorAntares/src/topModuleDevice.v" "" { Text "D:/Downloads/Tec499-T03-Antares-R2-master/ProcessorAntares/src/topModuleDevice.v" 5 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1477271455893 "|topModuleDevice|KEY[9]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "KEY\[10\] " "No output dependent on input pin \"KEY\[10\]\"" {  } { { "../ProcessorAntares/src/topModuleDevice.v" "" { Text "D:/Downloads/Tec499-T03-Antares-R2-master/ProcessorAntares/src/topModuleDevice.v" 5 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1477271455893 "|topModuleDevice|KEY[10]"}  } {  } 0 21074 "Design contains %1!d! input pin(s) that do not drive logic" 0 0 "Analysis & Synthesis" 0 -1 1477271455893 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "7077 " "Implemented 7077 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "13 " "Implemented 13 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1477271455896 ""} { "Info" "ICUT_CUT_TM_OPINS" "1 " "Implemented 1 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1477271455896 ""} { "Info" "ICUT_CUT_TM_LCELLS" "6991 " "Implemented 6991 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1477271455896 ""} { "Info" "ICUT_CUT_TM_RAMS" "64 " "Implemented 64 RAM segments" {  } {  } 0 21064 "Implemented %1!d! RAM segments" 0 0 "Design Software" 0 -1 1477271455896 ""} { "Info" "ICUT_CUT_TM_PLLS" "2 " "Implemented 2 PLLs" {  } {  } 0 21065 "Implemented %1!d! PLLs" 0 0 "Design Software" 0 -1 1477271455896 ""} { "Info" "ICUT_CUT_TM_DSP_ELEM" "6 " "Implemented 6 DSP elements" {  } {  } 0 21062 "Implemented %1!d! DSP elements" 0 0 "Design Software" 0 -1 1477271455896 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1477271455896 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 193 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 193 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "884 " "Peak virtual memory: 884 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1477271456016 ""} { "Info" "IQEXE_END_BANNER_TIME" "Sun Oct 23 23:10:56 2016 " "Processing ended: Sun Oct 23 23:10:56 2016" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1477271456016 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:01:16 " "Elapsed time: 00:01:16" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1477271456016 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:01:13 " "Total CPU time (on all processors): 00:01:13" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1477271456016 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1477271456016 ""}
