Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------
| Tool Version : Vivado v.2018.2 (win64) Build 2258646 Thu Jun 14 20:03:12 MDT 2018
| Date         : Thu Apr  4 11:52:59 2019
| Host         : DESKTOP-HH6DDCC running 64-bit major release  (build 9200)
| Command      : report_control_sets -verbose -file Klok_control_sets_placed.rpt
| Design       : Klok
| Device       : xc7a100t
------------------------------------------------------------------------------------

Control Set Information

Table of Contents
-----------------
1. Summary
2. Histogram
3. Flip-Flop Distribution
4. Detailed Control Set Information

1. Summary
----------

+----------------------------------------------------------+-------+
|                          Status                          | Count |
+----------------------------------------------------------+-------+
| Number of unique control sets                            |     6 |
| Unused register locations in slices containing registers |    12 |
+----------------------------------------------------------+-------+


2. Histogram
------------

+--------+--------------+
| Fanout | Control Sets |
+--------+--------------+
|      8 |            1 |
|     12 |            1 |
|     14 |            2 |
|    16+ |            2 |
+--------+--------------+


3. Flip-Flop Distribution
-------------------------

+--------------+-----------------------+------------------------+-----------------+--------------+
| Clock Enable | Synchronous Set/Reset | Asynchronous Set/Reset | Total Registers | Total Slices |
+--------------+-----------------------+------------------------+-----------------+--------------+
| No           | No                    | No                     |              12 |            4 |
| No           | No                    | Yes                    |               0 |            0 |
| No           | Yes                   | No                     |             124 |           16 |
| Yes          | No                    | No                     |              28 |            5 |
| Yes          | No                    | Yes                    |               0 |            0 |
| Yes          | Yes                   | No                     |               8 |            1 |
+--------------+-----------------------+------------------------+-----------------+--------------+


4. Detailed Control Set Information
-----------------------------------

+-----------------------+----------------------+------------------------------+------------------+----------------+
|      Clock Signal     |     Enable Signal    |       Set/Reset Signal       | Slice Load Count | Bel Load Count |
+-----------------------+----------------------+------------------------------+------------------+----------------+
|  clock/inst/clk_10Mhz | Klok                 | Klok[5]_i_1_n_0              |                1 |              8 |
|  clock/inst/clk_10Mhz |                      |                              |                4 |             12 |
|  clock/inst/clk_10Mhz | segm                 |                              |                3 |             14 |
|  clock/inst/clk_10Mhz | teller60[31]_i_1_n_0 |                              |                2 |             14 |
|  clock/inst/clk_10Mhz |                      | tellerDispChange[31]_i_1_n_0 |                8 |             62 |
|  clock/inst/clk_10Mhz |                      | teller60[31]_i_1_n_0         |                8 |             62 |
+-----------------------+----------------------+------------------------------+------------------+----------------+


