INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -3, Delay Type: max.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 8 CPUs
WARNING: [Timing 38-242] The property HD.CLK_SRC of clock port "clk" is not set. In out-of-context mode, this prevents timing estimation for clock delay/skew
Resolution: Set the HD.CLK_SRC property of the out-of-context port to the location of the clock buffer instance in the top-level design
INFO: [Timing 38-78] ReportTimingParams: -max_paths 1 -nworst 1 -delay_type max -sort_by slack.
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2024.2 (lin64) Build 5239630 Fri Nov 08 22:34:34 MST 2024
| Date         : Tue Dec 16 01:30:19 2025
| Host         : lap-inf133 running 64-bit Ubuntu 24.04.3 LTS
| Command      : report_timing
| Design       : bicg
| Device       : 7k160t-fbg484
| Speed File   : -3  PRODUCTION 1.12 2017-02-17
| Design State : Routed
---------------------------------------------------------------------------------------------------------------------------------------------

Timing Report

Slack (VIOLATED) :        -0.493ns  (required time - arrival time)
  Source:                 buffer26/fifo/Memory_reg[1][0]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@1.350ns period=2.700ns})
  Destination:            buffer19/outs_reg[0]/CE
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@1.350ns period=2.700ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            2.700ns  (clk rise@2.700ns - clk rise@0.000ns)
  Data Path Delay:        2.963ns  (logic 0.517ns (17.446%)  route 2.446ns (82.554%))
  Logic Levels:           7  (LUT3=1 LUT5=1 LUT6=5)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.483ns = ( 3.183 - 2.700 ) 
    Source Clock Delay      (SCD):    0.508ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=867, unset)          0.508     0.508    buffer26/fifo/clk
    SLICE_X43Y141        FDRE                                         r  buffer26/fifo/Memory_reg[1][0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y141        FDRE (Prop_fdre_C_Q)         0.216     0.724 f  buffer26/fifo/Memory_reg[1][0]/Q
                         net (fo=2, routed)           0.536     1.260    buffer26/fifo/Memory_reg[1]_1
    SLICE_X42Y138        LUT6 (Prop_lut6_I2_O)        0.043     1.303 f  buffer26/fifo/q_storeEn_INST_0_i_3/O
                         net (fo=7, routed)           0.345     1.649    buffer21/control/q_storeEn_1
    SLICE_X44Y139        LUT6 (Prop_lut6_I5_O)        0.043     1.692 f  buffer21/control/out0_valid_INST_0_i_1/O
                         net (fo=5, routed)           0.100     1.792    buffer21/control/outputValid_reg_10
    SLICE_X44Y139        LUT6 (Prop_lut6_I4_O)        0.043     1.835 r  buffer21/control/transmitValue_i_2__16/O
                         net (fo=5, routed)           0.320     2.154    fork12/control/generateBlocks[1].regblock/transmitValue_reg_2
    SLICE_X44Y136        LUT3 (Prop_lut3_I1_O)        0.043     2.197 f  fork12/control/generateBlocks[1].regblock/transmitValue_i_2__15/O
                         net (fo=4, routed)           0.306     2.503    fork12/control/generateBlocks[0].regblock/transmitValue_reg_5
    SLICE_X45Y134        LUT5 (Prop_lut5_I2_O)        0.043     2.546 f  fork12/control/generateBlocks[0].regblock/transmitValue_i_2__7/O
                         net (fo=2, routed)           0.304     2.850    buffer21/control/transmitValue_reg_12
    SLICE_X44Y133        LUT6 (Prop_lut6_I1_O)        0.043     2.893 r  buffer21/control/transmitValue_i_3__2/O
                         net (fo=16, routed)          0.283     3.176    control_merge1/tehb/control/outputValid_reg_0
    SLICE_X45Y130        LUT6 (Prop_lut6_I3_O)        0.043     3.219 r  control_merge1/tehb/control/outs[5]_i_1__0/O
                         net (fo=7, routed)           0.252     3.471    buffer19/E[0]
    SLICE_X46Y131        FDRE                                         r  buffer19/outs_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        2.700     2.700 r  
                                                      0.000     2.700 r  clk (IN)
                         net (fo=867, unset)          0.483     3.183    buffer19/clk
    SLICE_X46Y131        FDRE                                         r  buffer19/outs_reg[0]/C
                         clock pessimism              0.000     3.183    
                         clock uncertainty           -0.035     3.147    
    SLICE_X46Y131        FDRE (Setup_fdre_C_CE)      -0.169     2.978    buffer19/outs_reg[0]
  -------------------------------------------------------------------
                         required time                          2.978    
                         arrival time                          -3.471    
  -------------------------------------------------------------------
                         slack                                 -0.493    




