m255
K4
z2
13
!s112 1.1
!i10d 8192
!i10e 25
!i10f 100
cModel Technology
Z0 dC:/Users/DELL/OneDrive - ptit.edu.vn/Documents/D21_DoanLongVu/FPGA/240413/Project/Synth/simulation/modelsim
vMul2vector
Z1 !s110 1713263167
!i10b 1
!s100 niXAn7jAj=PN]izif@b6Z0
Il<m4AAPB>gmQEEn9[hJYa1
Z2 VDg1SIo80bB@j0V0VzS_@n1
R0
w1713259707
8C:/Users/DELL/OneDrive - ptit.edu.vn/Documents/D21_DoanLongVu/FPGA/240413/Project/RTL/Mul2vector.v
FC:/Users/DELL/OneDrive - ptit.edu.vn/Documents/D21_DoanLongVu/FPGA/240413/Project/RTL/Mul2vector.v
L0 1
Z3 OV;L;10.5b;63
r1
!s85 0
31
Z4 !s108 1713263167.000000
!s107 C:/Users/DELL/OneDrive - ptit.edu.vn/Documents/D21_DoanLongVu/FPGA/240413/Project/RTL/Mul2vector.v|
!s90 -reportprogress|300|-vlog01compat|-work|work|+incdir+C:/Users/DELL/OneDrive - ptit.edu.vn/Documents/D21_DoanLongVu/FPGA/240413/Project/RTL|C:/Users/DELL/OneDrive - ptit.edu.vn/Documents/D21_DoanLongVu/FPGA/240413/Project/RTL/Mul2vector.v|
!i113 1
Z5 o-vlog01compat -work work
Z6 !s92 -vlog01compat -work work {+incdir+C:/Users/DELL/OneDrive - ptit.edu.vn/Documents/D21_DoanLongVu/FPGA/240413/Project/RTL}
Z7 tCvgOpt 0
n@mul2vector
vMul4x2_2x2Matrix
R1
!i10b 1
!s100 T_RYzB9KnLeJc`CZHnd8O2
I9fIm?CB?hlEzeY>L2K7:70
R2
R0
w1713262253
8C:/Users/DELL/OneDrive - ptit.edu.vn/Documents/D21_DoanLongVu/FPGA/240413/Project/RTL/Mul4x2_2x2Matrix.v
FC:/Users/DELL/OneDrive - ptit.edu.vn/Documents/D21_DoanLongVu/FPGA/240413/Project/RTL/Mul4x2_2x2Matrix.v
L0 1
R3
r1
!s85 0
31
R4
!s107 C:/Users/DELL/OneDrive - ptit.edu.vn/Documents/D21_DoanLongVu/FPGA/240413/Project/RTL/Mul4x2_2x2Matrix.v|
!s90 -reportprogress|300|-vlog01compat|-work|work|+incdir+C:/Users/DELL/OneDrive - ptit.edu.vn/Documents/D21_DoanLongVu/FPGA/240413/Project/RTL|C:/Users/DELL/OneDrive - ptit.edu.vn/Documents/D21_DoanLongVu/FPGA/240413/Project/RTL/Mul4x2_2x2Matrix.v|
!i113 1
R5
R6
R7
n@mul4x2_2x2@matrix
vqmult
R1
!i10b 1
!s100 K<G2?V>ld?JPG=kGmY3z11
IU1[E4=:o=CK`AGmKZT6k=3
R2
R0
w1713258885
8C:/Users/DELL/OneDrive - ptit.edu.vn/Documents/D21_DoanLongVu/FPGA/240413/Project/RTL/qmult.v
FC:/Users/DELL/OneDrive - ptit.edu.vn/Documents/D21_DoanLongVu/FPGA/240413/Project/RTL/qmult.v
L0 4
R3
r1
!s85 0
31
R4
!s107 C:/Users/DELL/OneDrive - ptit.edu.vn/Documents/D21_DoanLongVu/FPGA/240413/Project/RTL/qmult.v|
!s90 -reportprogress|300|-vlog01compat|-work|work|+incdir+C:/Users/DELL/OneDrive - ptit.edu.vn/Documents/D21_DoanLongVu/FPGA/240413/Project/RTL|C:/Users/DELL/OneDrive - ptit.edu.vn/Documents/D21_DoanLongVu/FPGA/240413/Project/RTL/qmult.v|
!i113 1
R5
R6
R7
vTB_Mul4x2_2x2Matrix
DXx6 sv_std 3 std 0 22 AD7iAPLo6nTIKk<N0eo=D3
R1
!i10b 1
!s100 X=30BKgl06JhFmB2F?]@b2
I3eY_3>WFA@`z:8kBTYdKT3
R2
!s105 TB_Mul4x2_2x2Matrix_sv_unit
S1
R0
w1713263112
8C:/Users/DELL/OneDrive - ptit.edu.vn/Documents/D21_DoanLongVu/FPGA/240413/Project/Synth/../RTL/TB_Mul4x2_2x2Matrix.sv
FC:/Users/DELL/OneDrive - ptit.edu.vn/Documents/D21_DoanLongVu/FPGA/240413/Project/Synth/../RTL/TB_Mul4x2_2x2Matrix.sv
L0 2
R3
r1
!s85 0
31
R4
!s107 C:/Users/DELL/OneDrive - ptit.edu.vn/Documents/D21_DoanLongVu/FPGA/240413/Project/Synth/../RTL/TB_Mul4x2_2x2Matrix.sv|
!s90 -reportprogress|300|-sv|-work|work|+incdir+C:/Users/DELL/OneDrive - ptit.edu.vn/Documents/D21_DoanLongVu/FPGA/240413/Project/Synth/../RTL|C:/Users/DELL/OneDrive - ptit.edu.vn/Documents/D21_DoanLongVu/FPGA/240413/Project/Synth/../RTL/TB_Mul4x2_2x2Matrix.sv|
!i113 1
o-sv -work work
!s92 -sv -work work {+incdir+C:/Users/DELL/OneDrive - ptit.edu.vn/Documents/D21_DoanLongVu/FPGA/240413/Project/Synth/../RTL}
R7
n@t@b_@mul4x2_2x2@matrix
vvadd
R1
!i10b 1
!s100 MZ_QH0LmZjPQ1g61ahf5R3
IF7IRCTK`;J_2P8CF3DETI3
R2
R0
w1713253884
8C:/Users/DELL/OneDrive - ptit.edu.vn/Documents/D21_DoanLongVu/FPGA/240413/Project/RTL/vadd.v
FC:/Users/DELL/OneDrive - ptit.edu.vn/Documents/D21_DoanLongVu/FPGA/240413/Project/RTL/vadd.v
L0 4
R3
r1
!s85 0
31
R4
!s107 C:/Users/DELL/OneDrive - ptit.edu.vn/Documents/D21_DoanLongVu/FPGA/240413/Project/RTL/vadd.v|
!s90 -reportprogress|300|-vlog01compat|-work|work|+incdir+C:/Users/DELL/OneDrive - ptit.edu.vn/Documents/D21_DoanLongVu/FPGA/240413/Project/RTL|C:/Users/DELL/OneDrive - ptit.edu.vn/Documents/D21_DoanLongVu/FPGA/240413/Project/RTL/vadd.v|
!i113 1
R5
R6
R7
