Loading plugins phase: Elapsed time ==> 0s.628ms
Initializing data phase: Elapsed time ==> 3s.491ms
<CYPRESSTAG name="CyDsfit arguments...">
cydsfit arguments: -.fdsnotice -.fdswarpdepfile=warp_dependencies.txt -.fdselabdepfile=elab_dependencies.txt -.fdsbldfile=generated_files.txt -p C:\Projects\PSoC\Bootloading_PSoC5_LP\PSoc4_Main.cydsn\PSoc4_Main.cyprj -d CY8C4245AXI-483 -s C:\Projects\PSoC\Bootloading_PSoC5_LP\PSoc4_Main.cydsn\Generated_Source\PSoC4 -- -yv2 -v3 -ygs -q10 -o2 -.fftcfgtype=LE</CYPRESSTAG>
<CYPRESSTAG name="Design elaboration results...">
ADD: pft.M0028: warning: Clock Warning: (BLUE_IntClock's accuracy range '76.677 kHz ? 2.000%, (75.144 kHz - 78.211 kHz)' is not within the specified tolerance range '76.800 kHz ? 2.000%, (75.264 kHz - 78.336 kHz)'.).
 * C:\Program Files (x86)\Cypress\PSoC Creator\3.0\PSoC Creator\psoc\content\cycomponentlibrary\CyComponentLibrary.cylib\UART_v2_30\UART_v2_30.cysch (Instance: IntClock)
 * C:\Projects\PSoC\Bootloading_PSoC5_LP\PSoc4_Main.cydsn\PSoc4_Main.cydwr (BLUE_IntClock)

ADD: sdb.M0061: information: Info from component: ADC_ACCELEROMETER. The actual sample rate (18518 SPS) differs from the desired sample rate (18474 SPS) due to the clock configuration in the DWR.
 * C:\Projects\PSoC\Bootloading_PSoC5_LP\PSoc4_Main.cydsn\TopDesign\TopDesign.cysch (Instance: ADC_ACCELEROMETER)

</CYPRESSTAG>
Elaboration phase: Elapsed time ==> 15s.432ms
<CYPRESSTAG name="HDL generation results...">
</CYPRESSTAG>
HDL generation phase: Elapsed time ==> 0s.304ms
<CYPRESSTAG name="Synthesis results...">

     | | | | | | |
   _________________
  -|               |-
  -|               |-
  -|               |-
  -|    CYPRESS    |-
  -|               |-
  -|               |-   Warp Verilog Synthesis Compiler: Version 6.3 IR 41
  -|               |-   Copyright (C) 1991-2001 Cypress Semiconductor
   |_______________|
     | | | | | | |

======================================================================
Compiling:  PSoc4_Main.v
Program  :   C:\Program Files (x86)\Cypress\PSoC Creator\3.0\PSoC Creator\warp\bin/warp.exe
Options  :    -yv2 -v3 -ygs -q10 -o2 -.fftcfgtype=LE -ya -.fftprj=C:\Projects\PSoC\Bootloading_PSoC5_LP\PSoc4_Main.cydsn\PSoc4_Main.cyprj -dcpsoc3 PSoc4_Main.v -verilog
======================================================================

======================================================================
Compiling:  PSoc4_Main.v
Program  :   C:\Program Files (x86)\Cypress\PSoC Creator\3.0\PSoC Creator\warp\bin/warp.exe
Options  :    -yv2 -v3 -ygs -q10 -o2 -.fftcfgtype=LE -ya -.fftprj=C:\Projects\PSoC\Bootloading_PSoC5_LP\PSoc4_Main.cydsn\PSoc4_Main.cyprj -dcpsoc3 PSoc4_Main.v -verilog
======================================================================

======================================================================
Compiling:  PSoc4_Main.v
Program  :   vlogfe
Options  :    -yv2 -v3 -ygs -q10 -o2 -.fftcfgtype=LE -ya -.fftprj=C:\Projects\PSoC\Bootloading_PSoC5_LP\PSoc4_Main.cydsn\PSoc4_Main.cyprj -dcpsoc3 -verilog PSoc4_Main.v
======================================================================

vlogfe V6.3 IR 41:  Verilog parser
Sat Dec 07 00:36:10 2013


======================================================================
Compiling:  PSoc4_Main.v
Program  :   vpp
Options  :    -yv2 -q10 PSoc4_Main.v
======================================================================

vpp V6.3 IR 41:  Verilog Pre-Processor
Sat Dec 07 00:36:10 2013

Flattening file 'C:\Program Files (x86)\Cypress\PSoC Creator\3.0\PSoC Creator\warp\..\psoc\content\cyprimitives\CyPrimitives.cylib\or_v1_0\or_v1_0.v'
Flattening file 'C:\Program Files (x86)\Cypress\PSoC Creator\3.0\PSoC Creator\warp\..\psoc\content\cyprimitives\CyPrimitives.cylib\ZeroTerminal\ZeroTerminal.v'
Flattening file 'C:\Program Files (x86)\Cypress\PSoC Creator\3.0\PSoC Creator\warp\..\psoc\content\cyprimitives\CyPrimitives.cylib\cy_virtualmux_v1_0\cy_virtualmux_v1_0.v'
Flattening file 'C:\Program Files (x86)\Cypress\PSoC Creator\3.0\PSoC Creator\warp\..\psoc\content\cyprimitives\CyPrimitives.cylib\cy_analog_virtualmux_v1_0\cy_analog_virtualmux_v1_0.v'
Flattening file 'C:\Program Files (x86)\Cypress\PSoC Creator\3.0\PSoC Creator\warp\..\psoc\content\cycomponentlibrary\CyComponentLibrary.cylib\Bus_Connect_v1_10\Bus_Connect_v1_10.v'
Flattening file 'C:\Program Files (x86)\Cypress\PSoC Creator\3.0\PSoC Creator\warp\lib\common\cypress.v'
Flattening file 'C:\Program Files (x86)\Cypress\PSoC Creator\3.0\PSoC Creator\warp\lib\common\cy_psoc3_inc.v'
Flattening file 'C:\Program Files (x86)\Cypress\PSoC Creator\3.0\PSoC Creator\warp\..\psoc\content\cycomponentlibrary\CyComponentLibrary.cylib\B_PWM_v3_0\B_PWM_v3_0.v'
Flattening file 'C:\Program Files (x86)\Cypress\PSoC Creator\3.0\PSoC Creator\warp\lib\common\cypress.v'
Flattening file 'C:\Program Files (x86)\Cypress\PSoC Creator\3.0\PSoC Creator\warp\..\psoc\content\cyprimitives\CyPrimitives.cylib\cy_constant_v1_0\cy_constant_v1_0.v'
Flattening file 'C:\Program Files (x86)\Cypress\PSoC Creator\3.0\PSoC Creator\warp\..\psoc\content\cycomponentlibrary\CyComponentLibrary.cylib\B_UART_v2_30\B_UART_v2_30.v'
Flattening file 'C:\Program Files (x86)\Cypress\PSoC Creator\3.0\PSoC Creator\warp\lib\common\cypress.v'

vpp:  No errors.

Library 'work' => directory 'lcpsoc3'
General_symbol_table
General_symbol_table
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.0\PSoC Creator\warp\lib\common\std.vhd'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.0\PSoC Creator\warp\lib\common\cypress.vhd'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.0\PSoC Creator\warp\lib\common\work\cypress.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.0\PSoC Creator\warp\lib\ieee\work\stdlogic.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.0\PSoC Creator\warp\lib\common\stdlogic\lpmpkg.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.0\PSoC Creator\warp\lib\common\stdlogic\rtlpkg.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.0\PSoC Creator\warp\lib\common\stdlogic\mod_cnst.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.0\PSoC Creator\warp\lib\common\stdlogic\mod_mthv.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.0\PSoC Creator\warp\lib\common\stdlogic\mod_genv.vif'.
Using control file 'PSoc4_Main.ctl'.
C:\Program Files (x86)\Cypress\PSoC Creator\3.0\PSoC Creator\warp\..\psoc\content\cycomponentlibrary\CyComponentLibrary.cylib\B_PWM_v3_0\B_PWM_v3_0.v (line 955, col 28):  Note: Substituting module 'sub_vi_vv' for '-'.
C:\Program Files (x86)\Cypress\PSoC Creator\3.0\PSoC Creator\warp\..\psoc\content\cycomponentlibrary\CyComponentLibrary.cylib\B_PWM_v3_0\B_PWM_v3_0.v (line 985, col 46):  Note: Substituting module 'add_vi_vv' for '+'.
C:\Program Files (x86)\Cypress\PSoC Creator\3.0\PSoC Creator\warp\..\psoc\content\cycomponentlibrary\CyComponentLibrary.cylib\B_UART_v2_30\B_UART_v2_30.v (line 1090, col 55):  Note: Substituting module 'add_vv_vv' for '+'.
C:\Program Files (x86)\Cypress\PSoC Creator\3.0\PSoC Creator\warp\..\psoc\content\cycomponentlibrary\CyComponentLibrary.cylib\B_UART_v2_30\B_UART_v2_30.v (line 1099, col 48):  Note: Substituting module 'cmp_vv_vv' for '<'.
C:\Program Files (x86)\Cypress\PSoC Creator\3.0\PSoC Creator\warp\..\psoc\content\cycomponentlibrary\CyComponentLibrary.cylib\B_UART_v2_30\B_UART_v2_30.v (line 1099, col 77):  Note: Substituting module 'cmp_vv_vv' for '<'.
C:\Program Files (x86)\Cypress\PSoC Creator\3.0\PSoC Creator\warp\..\psoc\content\cycomponentlibrary\CyComponentLibrary.cylib\B_UART_v2_30\B_UART_v2_30.v (line 1356, col 59):  Note: Substituting module 'cmp_vv_vv' for '<'.
C:\Program Files (x86)\Cypress\PSoC Creator\3.0\PSoC Creator\warp\..\psoc\content\cycomponentlibrary\CyComponentLibrary.cylib\B_UART_v2_30\B_UART_v2_30.v (line 1391, col 61):  Note: Substituting module 'cmp_vv_vv' for '/='.
C:\Program Files (x86)\Cypress\PSoC Creator\3.0\PSoC Creator\warp\..\psoc\content\cycomponentlibrary\CyComponentLibrary.cylib\B_UART_v2_30\B_UART_v2_30.v (line 1503, col 106):  Note: Substituting module 'cmp_vv_vv' for '<'.
C:\Program Files (x86)\Cypress\PSoC Creator\3.0\PSoC Creator\warp\..\psoc\content\cycomponentlibrary\CyComponentLibrary.cylib\B_UART_v2_30\B_UART_v2_30.v (line 1559, col 68):  Note: Substituting module 'cmp_vv_vv' for '<'.
C:\Program Files (x86)\Cypress\PSoC Creator\3.0\PSoC Creator\warp\..\psoc\content\cycomponentlibrary\CyComponentLibrary.cylib\B_UART_v2_30\B_UART_v2_30.v (line 1560, col 68):  Note: Substituting module 'cmp_vv_vv' for '<'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.0\PSoC Creator\warp\lib\common\stdlogic\cy_psoc3pkg.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.0\PSoC Creator\warp\lib\common\stdlogic\cy_psoc3.vif'.

vlogfe:  No errors.


======================================================================
Compiling:  PSoc4_Main.v
Program  :   tovif
Options  :    -yv2 -v3 -ygs -q10 -o2 -.fftcfgtype=LE -ya -.fftprj=C:\Projects\PSoC\Bootloading_PSoC5_LP\PSoc4_Main.cydsn\PSoc4_Main.cyprj -dcpsoc3 -verilog PSoc4_Main.v
======================================================================

tovif V6.3 IR 41:  High-level synthesis
Sat Dec 07 00:36:11 2013

Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.0\PSoC Creator\warp\lib\common\std.vhd'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.0\PSoC Creator\warp\lib\common\cypress.vhd'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.0\PSoC Creator\warp\lib\common\work\cypress.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.0\PSoC Creator\warp\lib\ieee\work\stdlogic.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.0\PSoC Creator\warp\lib\common\stdlogic\lpmpkg.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.0\PSoC Creator\warp\lib\common\stdlogic\rtlpkg.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.0\PSoC Creator\warp\lib\common\stdlogic\mod_cnst.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.0\PSoC Creator\warp\lib\common\stdlogic\mod_mthv.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.0\PSoC Creator\warp\lib\common\stdlogic\mod_genv.vif'.
Linking 'C:\Projects\PSoC\Bootloading_PSoC5_LP\PSoc4_Main.cydsn\codegentemp\PSoc4_Main.ctl'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.0\PSoC Creator\psoc\content\cyprimitives\CyPrimitives.cylib\or_v1_0\or_v1_0.v'.
Linking 'C:\Projects\PSoC\Bootloading_PSoC5_LP\PSoc4_Main.cydsn\codegentemp\PSoc4_Main.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.0\PSoC Creator\psoc\content\cyprimitives\CyPrimitives.cylib\ZeroTerminal\ZeroTerminal.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.0\PSoC Creator\psoc\content\cyprimitives\CyPrimitives.cylib\cy_virtualmux_v1_0\cy_virtualmux_v1_0.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.0\PSoC Creator\psoc\content\cyprimitives\CyPrimitives.cylib\cy_analog_virtualmux_v1_0\cy_analog_virtualmux_v1_0.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.0\PSoC Creator\psoc\content\cycomponentlibrary\CyComponentLibrary.cylib\Bus_Connect_v1_10\Bus_Connect_v1_10.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.0\PSoC Creator\warp\lib\common\cypress.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.0\PSoC Creator\warp\lib\common\cy_psoc3_inc.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.0\PSoC Creator\psoc\content\cycomponentlibrary\CyComponentLibrary.cylib\B_PWM_v3_0\B_PWM_v3_0.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.0\PSoC Creator\psoc\content\cyprimitives\CyPrimitives.cylib\cy_constant_v1_0\cy_constant_v1_0.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.0\PSoC Creator\psoc\content\cycomponentlibrary\CyComponentLibrary.cylib\B_UART_v2_30\B_UART_v2_30.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.0\PSoC Creator\warp\lib\common\stdlogic\cy_psoc3pkg.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.0\PSoC Creator\warp\lib\common\stdlogic\cy_psoc3.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.0\PSoC Creator\warp\lib\lcpsoc3\stdlogic\mod_cnst.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.0\PSoC Creator\warp\lib\common\stdlogic\mcompare.vif'.

tovif:  No errors.


======================================================================
Compiling:  PSoc4_Main.v
Program  :   topld
Options  :    -yv2 -v3 -ygs -q10 -o2 -.fftcfgtype=LE -ya -.fftprj=C:\Projects\PSoC\Bootloading_PSoC5_LP\PSoc4_Main.cydsn\PSoc4_Main.cyprj -dcpsoc3 -verilog PSoc4_Main.v
======================================================================

topld V6.3 IR 41:  Synthesis and optimization
Sat Dec 07 00:36:14 2013

Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.0\PSoC Creator\warp\lib\common\std.vhd'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.0\PSoC Creator\warp\lib\common\cypress.vhd'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.0\PSoC Creator\warp\lib\common\work\cypress.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.0\PSoC Creator\warp\lib\ieee\work\stdlogic.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.0\PSoC Creator\warp\lib\common\stdlogic\lpmpkg.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.0\PSoC Creator\warp\lib\common\stdlogic\rtlpkg.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.0\PSoC Creator\warp\lib\common\stdlogic\mod_cnst.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.0\PSoC Creator\warp\lib\common\stdlogic\mod_mthv.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.0\PSoC Creator\warp\lib\common\stdlogic\mod_genv.vif'.
Linking 'C:\Projects\PSoC\Bootloading_PSoC5_LP\PSoc4_Main.cydsn\codegentemp\PSoc4_Main.ctl'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.0\PSoC Creator\psoc\content\cyprimitives\CyPrimitives.cylib\or_v1_0\or_v1_0.v'.
Linking 'C:\Projects\PSoC\Bootloading_PSoC5_LP\PSoc4_Main.cydsn\codegentemp\PSoc4_Main.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.0\PSoC Creator\psoc\content\cyprimitives\CyPrimitives.cylib\ZeroTerminal\ZeroTerminal.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.0\PSoC Creator\psoc\content\cyprimitives\CyPrimitives.cylib\cy_virtualmux_v1_0\cy_virtualmux_v1_0.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.0\PSoC Creator\psoc\content\cyprimitives\CyPrimitives.cylib\cy_analog_virtualmux_v1_0\cy_analog_virtualmux_v1_0.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.0\PSoC Creator\psoc\content\cycomponentlibrary\CyComponentLibrary.cylib\Bus_Connect_v1_10\Bus_Connect_v1_10.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.0\PSoC Creator\warp\lib\common\cypress.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.0\PSoC Creator\warp\lib\common\cy_psoc3_inc.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.0\PSoC Creator\psoc\content\cycomponentlibrary\CyComponentLibrary.cylib\B_PWM_v3_0\B_PWM_v3_0.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.0\PSoC Creator\psoc\content\cyprimitives\CyPrimitives.cylib\cy_constant_v1_0\cy_constant_v1_0.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.0\PSoC Creator\psoc\content\cycomponentlibrary\CyComponentLibrary.cylib\B_UART_v2_30\B_UART_v2_30.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.0\PSoC Creator\warp\lib\common\stdlogic\cy_psoc3pkg.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.0\PSoC Creator\warp\lib\common\stdlogic\cy_psoc3.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.0\PSoC Creator\warp\lib\lcpsoc3\stdlogic\mod_cnst.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.0\PSoC Creator\warp\lib\common\stdlogic\mcompare.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.0\PSoC Creator\warp\lib\lcpsoc3\stdlogic\cpsoc3.vif'.

----------------------------------------------------------
Detecting unused logic.
----------------------------------------------------------
    User names
	Net_226
	\PSOC5:Net_427\
	\PSOC5:Net_373\
	\PSOC5:Net_452\
	\ADC_ACCELEROMETER:Net_3093\
	\ADC_ACCELEROMETER:Net_3090\
	\Buzz:PWMUDB:km_run\
	\Buzz:PWMUDB:ctrl_cmpmode2_2\
	\Buzz:PWMUDB:ctrl_cmpmode2_1\
	\Buzz:PWMUDB:ctrl_cmpmode2_0\
	\Buzz:PWMUDB:ctrl_cmpmode1_2\
	\Buzz:PWMUDB:ctrl_cmpmode1_1\
	\Buzz:PWMUDB:ctrl_cmpmode1_0\
	\Buzz:PWMUDB:capt_rising\
	\Buzz:PWMUDB:capt_falling\
	\Buzz:PWMUDB:trig_rise\
	\Buzz:PWMUDB:trig_fall\
	\Buzz:PWMUDB:sc_kill\
	\Buzz:PWMUDB:min_kill\
	\Buzz:PWMUDB:km_tc\
	\Buzz:PWMUDB:db_tc\
	\Buzz:PWMUDB:dith_sel\
	\Buzz:PWMUDB:compare2\
	Net_378
	Net_379
	Net_380
	\Buzz:PWMUDB:cmp2\
	\Buzz:PWMUDB:MODULE_1:b_31\
	\Buzz:PWMUDB:MODULE_1:b_30\
	\Buzz:PWMUDB:MODULE_1:b_29\
	\Buzz:PWMUDB:MODULE_1:b_28\
	\Buzz:PWMUDB:MODULE_1:b_27\
	\Buzz:PWMUDB:MODULE_1:b_26\
	\Buzz:PWMUDB:MODULE_1:b_25\
	\Buzz:PWMUDB:MODULE_1:b_24\
	\Buzz:PWMUDB:MODULE_1:b_23\
	\Buzz:PWMUDB:MODULE_1:b_22\
	\Buzz:PWMUDB:MODULE_1:b_21\
	\Buzz:PWMUDB:MODULE_1:b_20\
	\Buzz:PWMUDB:MODULE_1:b_19\
	\Buzz:PWMUDB:MODULE_1:b_18\
	\Buzz:PWMUDB:MODULE_1:b_17\
	\Buzz:PWMUDB:MODULE_1:b_16\
	\Buzz:PWMUDB:MODULE_1:b_15\
	\Buzz:PWMUDB:MODULE_1:b_14\
	\Buzz:PWMUDB:MODULE_1:b_13\
	\Buzz:PWMUDB:MODULE_1:b_12\
	\Buzz:PWMUDB:MODULE_1:b_11\
	\Buzz:PWMUDB:MODULE_1:b_10\
	\Buzz:PWMUDB:MODULE_1:b_9\
	\Buzz:PWMUDB:MODULE_1:b_8\
	\Buzz:PWMUDB:MODULE_1:b_7\
	\Buzz:PWMUDB:MODULE_1:b_6\
	\Buzz:PWMUDB:MODULE_1:b_5\
	\Buzz:PWMUDB:MODULE_1:b_4\
	\Buzz:PWMUDB:MODULE_1:b_3\
	\Buzz:PWMUDB:MODULE_1:b_2\
	\Buzz:PWMUDB:MODULE_1:b_1\
	\Buzz:PWMUDB:MODULE_1:b_0\
	\Buzz:PWMUDB:MODULE_1:g2:a0:a_31\
	\Buzz:PWMUDB:MODULE_1:g2:a0:a_30\
	\Buzz:PWMUDB:MODULE_1:g2:a0:a_29\
	\Buzz:PWMUDB:MODULE_1:g2:a0:a_28\
	\Buzz:PWMUDB:MODULE_1:g2:a0:a_27\
	\Buzz:PWMUDB:MODULE_1:g2:a0:a_26\
	\Buzz:PWMUDB:MODULE_1:g2:a0:a_25\
	\Buzz:PWMUDB:MODULE_1:g2:a0:a_24\
	\Buzz:PWMUDB:MODULE_1:g2:a0:b_31\
	\Buzz:PWMUDB:MODULE_1:g2:a0:b_30\
	\Buzz:PWMUDB:MODULE_1:g2:a0:b_29\
	\Buzz:PWMUDB:MODULE_1:g2:a0:b_28\
	\Buzz:PWMUDB:MODULE_1:g2:a0:b_27\
	\Buzz:PWMUDB:MODULE_1:g2:a0:b_26\
	\Buzz:PWMUDB:MODULE_1:g2:a0:b_25\
	\Buzz:PWMUDB:MODULE_1:g2:a0:b_24\
	\Buzz:PWMUDB:MODULE_1:g2:a0:b_23\
	\Buzz:PWMUDB:MODULE_1:g2:a0:b_22\
	\Buzz:PWMUDB:MODULE_1:g2:a0:b_21\
	\Buzz:PWMUDB:MODULE_1:g2:a0:b_20\
	\Buzz:PWMUDB:MODULE_1:g2:a0:b_19\
	\Buzz:PWMUDB:MODULE_1:g2:a0:b_18\
	\Buzz:PWMUDB:MODULE_1:g2:a0:b_17\
	\Buzz:PWMUDB:MODULE_1:g2:a0:b_16\
	\Buzz:PWMUDB:MODULE_1:g2:a0:b_15\
	\Buzz:PWMUDB:MODULE_1:g2:a0:b_14\
	\Buzz:PWMUDB:MODULE_1:g2:a0:b_13\
	\Buzz:PWMUDB:MODULE_1:g2:a0:b_12\
	\Buzz:PWMUDB:MODULE_1:g2:a0:b_11\
	\Buzz:PWMUDB:MODULE_1:g2:a0:b_10\
	\Buzz:PWMUDB:MODULE_1:g2:a0:b_9\
	\Buzz:PWMUDB:MODULE_1:g2:a0:b_8\
	\Buzz:PWMUDB:MODULE_1:g2:a0:b_7\
	\Buzz:PWMUDB:MODULE_1:g2:a0:b_6\
	\Buzz:PWMUDB:MODULE_1:g2:a0:b_5\
	\Buzz:PWMUDB:MODULE_1:g2:a0:b_4\
	\Buzz:PWMUDB:MODULE_1:g2:a0:b_3\
	\Buzz:PWMUDB:MODULE_1:g2:a0:b_2\
	\Buzz:PWMUDB:MODULE_1:g2:a0:b_1\
	\Buzz:PWMUDB:MODULE_1:g2:a0:b_0\
	\Buzz:PWMUDB:MODULE_1:g2:a0:s_31\
	\Buzz:PWMUDB:MODULE_1:g2:a0:s_30\
	\Buzz:PWMUDB:MODULE_1:g2:a0:s_29\
	\Buzz:PWMUDB:MODULE_1:g2:a0:s_28\
	\Buzz:PWMUDB:MODULE_1:g2:a0:s_27\
	\Buzz:PWMUDB:MODULE_1:g2:a0:s_26\
	\Buzz:PWMUDB:MODULE_1:g2:a0:s_25\
	\Buzz:PWMUDB:MODULE_1:g2:a0:s_24\
	\Buzz:PWMUDB:MODULE_1:g2:a0:s_23\
	\Buzz:PWMUDB:MODULE_1:g2:a0:s_22\
	\Buzz:PWMUDB:MODULE_1:g2:a0:s_21\
	\Buzz:PWMUDB:MODULE_1:g2:a0:s_20\
	\Buzz:PWMUDB:MODULE_1:g2:a0:s_19\
	\Buzz:PWMUDB:MODULE_1:g2:a0:s_18\
	\Buzz:PWMUDB:MODULE_1:g2:a0:s_17\
	\Buzz:PWMUDB:MODULE_1:g2:a0:s_16\
	\Buzz:PWMUDB:MODULE_1:g2:a0:s_15\
	\Buzz:PWMUDB:MODULE_1:g2:a0:s_14\
	\Buzz:PWMUDB:MODULE_1:g2:a0:s_13\
	\Buzz:PWMUDB:MODULE_1:g2:a0:s_12\
	\Buzz:PWMUDB:MODULE_1:g2:a0:s_11\
	\Buzz:PWMUDB:MODULE_1:g2:a0:s_10\
	\Buzz:PWMUDB:MODULE_1:g2:a0:s_9\
	\Buzz:PWMUDB:MODULE_1:g2:a0:s_8\
	\Buzz:PWMUDB:MODULE_1:g2:a0:s_7\
	\Buzz:PWMUDB:MODULE_1:g2:a0:s_6\
	\Buzz:PWMUDB:MODULE_1:g2:a0:s_5\
	\Buzz:PWMUDB:MODULE_1:g2:a0:s_4\
	\Buzz:PWMUDB:MODULE_1:g2:a0:s_3\
	\Buzz:PWMUDB:MODULE_1:g2:a0:s_2\
	\Buzz:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_31\
	\Buzz:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_30\
	\Buzz:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_29\
	\Buzz:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_28\
	\Buzz:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_27\
	\Buzz:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_26\
	\Buzz:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_25\
	\BLUE:BUART:reset_sr\
	\BLUE:BUART:sRX:s23Poll:MODULE_2:g2:a0:b_1\
	\BLUE:BUART:sRX:s23Poll:MODULE_2:g2:a0:b_0\
	\BLUE:BUART:sRX:s23Poll:MODULE_3:g2:a0:gta_0\
	\BLUE:BUART:sRX:s23Poll:MODULE_4:g2:a0:gta_0\
	Net_416
	\BLUE:BUART:sRX:MODULE_5:g2:a0:gta_0\
	\BLUE:BUART:sRX:MODULE_6:g1:a0:gx:u0:albi_1\
	\BLUE:BUART:sRX:MODULE_6:g1:a0:gx:u0:agbi_1\
	\BLUE:BUART:sRX:MODULE_6:g1:a0:gx:u0:lt_0\
	\BLUE:BUART:sRX:MODULE_6:g1:a0:gx:u0:gt_0\
	\BLUE:BUART:sRX:MODULE_6:g1:a0:gx:u0:lti_0\
	\BLUE:BUART:sRX:MODULE_6:g1:a0:gx:u0:gti_0\
	\BLUE:BUART:sRX:MODULE_6:g1:a0:gx:u0:albi_0\
	\BLUE:BUART:sRX:MODULE_6:g1:a0:gx:u0:agbi_0\
	\BLUE:BUART:sRX:MODULE_6:g1:a0:xeq\
	\BLUE:BUART:sRX:MODULE_6:g1:a0:xlt\
	\BLUE:BUART:sRX:MODULE_6:g1:a0:xlte\
	\BLUE:BUART:sRX:MODULE_6:g1:a0:xgt\
	\BLUE:BUART:sRX:MODULE_6:g1:a0:xgte\
	\BLUE:BUART:sRX:MODULE_6:lt\
	\BLUE:BUART:sRX:MODULE_6:eq\
	\BLUE:BUART:sRX:MODULE_6:gt\
	\BLUE:BUART:sRX:MODULE_6:gte\
	\BLUE:BUART:sRX:MODULE_6:lte\

    Synthesized names
	\Buzz:PWMUDB:add_vi_vv_MODGEN_1_31\
	\Buzz:PWMUDB:add_vi_vv_MODGEN_1_30\
	\Buzz:PWMUDB:add_vi_vv_MODGEN_1_29\
	\Buzz:PWMUDB:add_vi_vv_MODGEN_1_28\
	\Buzz:PWMUDB:add_vi_vv_MODGEN_1_27\
	\Buzz:PWMUDB:add_vi_vv_MODGEN_1_26\
	\Buzz:PWMUDB:add_vi_vv_MODGEN_1_25\
	\Buzz:PWMUDB:add_vi_vv_MODGEN_1_24\
	\Buzz:PWMUDB:add_vi_vv_MODGEN_1_23\
	\Buzz:PWMUDB:add_vi_vv_MODGEN_1_22\
	\Buzz:PWMUDB:add_vi_vv_MODGEN_1_21\
	\Buzz:PWMUDB:add_vi_vv_MODGEN_1_20\
	\Buzz:PWMUDB:add_vi_vv_MODGEN_1_19\
	\Buzz:PWMUDB:add_vi_vv_MODGEN_1_18\
	\Buzz:PWMUDB:add_vi_vv_MODGEN_1_17\
	\Buzz:PWMUDB:add_vi_vv_MODGEN_1_16\
	\Buzz:PWMUDB:add_vi_vv_MODGEN_1_15\
	\Buzz:PWMUDB:add_vi_vv_MODGEN_1_14\
	\Buzz:PWMUDB:add_vi_vv_MODGEN_1_13\
	\Buzz:PWMUDB:add_vi_vv_MODGEN_1_12\
	\Buzz:PWMUDB:add_vi_vv_MODGEN_1_11\
	\Buzz:PWMUDB:add_vi_vv_MODGEN_1_10\
	\Buzz:PWMUDB:add_vi_vv_MODGEN_1_9\
	\Buzz:PWMUDB:add_vi_vv_MODGEN_1_8\
	\Buzz:PWMUDB:add_vi_vv_MODGEN_1_7\
	\Buzz:PWMUDB:add_vi_vv_MODGEN_1_6\
	\Buzz:PWMUDB:add_vi_vv_MODGEN_1_5\
	\Buzz:PWMUDB:add_vi_vv_MODGEN_1_4\
	\Buzz:PWMUDB:add_vi_vv_MODGEN_1_3\
	\Buzz:PWMUDB:add_vi_vv_MODGEN_1_2\

Deleted 161 User equations/components.
Deleted 30 Synthesized equations/components.

------------------------------------------------------
Alias Detection
------------------------------------------------------
Aliasing one to \PSOC5:tmpOE__rx_net_0\
Aliasing \PSOC5:tmpOE__tx_net_0\ to \PSOC5:tmpOE__rx_net_0\
Aliasing \PSOC5:Net_436\ to zero
Aliasing \PSOC5:Net_449\ to zero
Aliasing \PSOC5:Net_433\ to zero
Aliasing \PSOC5:Net_459\ to zero
Aliasing tmpOE__Vin_net_0 to \PSOC5:tmpOE__rx_net_0\
Aliasing \ADC_ACCELEROMETER:Net_26\ to zero
Aliasing \ADC_ACCELEROMETER:Net_1963_1\ to zero
Aliasing \ADC_ACCELEROMETER:Net_1963_0\ to zero
Aliasing \ADC_ACCELEROMETER:Net_11\ to zero
Aliasing \ADC_ACCELEROMETER:Net_14\ to zero
Aliasing \ADC_ACCELEROMETER:Net_13\ to zero
Aliasing \ADC_ACCELEROMETER:soc\ to zero
Aliasing \ADC_ACCELEROMETER:Net_15\ to zero
Aliasing tmpOE__Vin_Y_net_0 to \PSOC5:tmpOE__rx_net_0\
Aliasing tmpOE__Vin_Z_net_0 to \PSOC5:tmpOE__rx_net_0\
Aliasing \Buzz:PWMUDB:hwCapture\ to zero
Aliasing \Buzz:PWMUDB:trig_out\ to \PSOC5:tmpOE__rx_net_0\
Aliasing Net_281 to zero
Aliasing \Buzz:PWMUDB:runmode_enable\\S\ to zero
Aliasing \Buzz:PWMUDB:ltch_kill_reg\\R\ to \Buzz:PWMUDB:runmode_enable\\R\
Aliasing \Buzz:PWMUDB:ltch_kill_reg\\S\ to zero
Aliasing \Buzz:PWMUDB:min_kill_reg\\R\ to \Buzz:PWMUDB:runmode_enable\\R\
Aliasing \Buzz:PWMUDB:min_kill_reg\\S\ to zero
Aliasing \Buzz:PWMUDB:final_kill\ to \PSOC5:tmpOE__rx_net_0\
Aliasing \Buzz:PWMUDB:dith_count_1\\R\ to \Buzz:PWMUDB:runmode_enable\\R\
Aliasing \Buzz:PWMUDB:dith_count_1\\S\ to zero
Aliasing \Buzz:PWMUDB:dith_count_0\\R\ to \Buzz:PWMUDB:runmode_enable\\R\
Aliasing \Buzz:PWMUDB:dith_count_0\\S\ to zero
Aliasing \Buzz:PWMUDB:cs_addr_0\ to \Buzz:PWMUDB:runmode_enable\\R\
Aliasing \Buzz:PWMUDB:pwm1_i\ to zero
Aliasing \Buzz:PWMUDB:pwm2_i\ to zero
Aliasing \Buzz:PWMUDB:MODULE_1:g2:a0:a_23\ to zero
Aliasing \Buzz:PWMUDB:MODULE_1:g2:a0:a_22\ to zero
Aliasing \Buzz:PWMUDB:MODULE_1:g2:a0:a_21\ to zero
Aliasing \Buzz:PWMUDB:MODULE_1:g2:a0:a_20\ to zero
Aliasing \Buzz:PWMUDB:MODULE_1:g2:a0:a_19\ to zero
Aliasing \Buzz:PWMUDB:MODULE_1:g2:a0:a_18\ to zero
Aliasing \Buzz:PWMUDB:MODULE_1:g2:a0:a_17\ to zero
Aliasing \Buzz:PWMUDB:MODULE_1:g2:a0:a_16\ to zero
Aliasing \Buzz:PWMUDB:MODULE_1:g2:a0:a_15\ to zero
Aliasing \Buzz:PWMUDB:MODULE_1:g2:a0:a_14\ to zero
Aliasing \Buzz:PWMUDB:MODULE_1:g2:a0:a_13\ to zero
Aliasing \Buzz:PWMUDB:MODULE_1:g2:a0:a_12\ to zero
Aliasing \Buzz:PWMUDB:MODULE_1:g2:a0:a_11\ to zero
Aliasing \Buzz:PWMUDB:MODULE_1:g2:a0:a_10\ to zero
Aliasing \Buzz:PWMUDB:MODULE_1:g2:a0:a_9\ to zero
Aliasing \Buzz:PWMUDB:MODULE_1:g2:a0:a_8\ to zero
Aliasing \Buzz:PWMUDB:MODULE_1:g2:a0:a_7\ to zero
Aliasing \Buzz:PWMUDB:MODULE_1:g2:a0:a_6\ to zero
Aliasing \Buzz:PWMUDB:MODULE_1:g2:a0:a_5\ to zero
Aliasing \Buzz:PWMUDB:MODULE_1:g2:a0:a_4\ to zero
Aliasing \Buzz:PWMUDB:MODULE_1:g2:a0:a_3\ to zero
Aliasing \Buzz:PWMUDB:MODULE_1:g2:a0:a_2\ to zero
Aliasing \Buzz:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:b_0\ to \PSOC5:tmpOE__rx_net_0\
Aliasing tmpOE__Pin_1_net_0 to \PSOC5:tmpOE__rx_net_0\
Aliasing \BLUE:BUART:tx_hd_send_break\ to zero
Aliasing \BLUE:BUART:HalfDuplexSend\ to zero
Aliasing \BLUE:BUART:FinalParityType_1\ to zero
Aliasing \BLUE:BUART:FinalParityType_0\ to zero
Aliasing \BLUE:BUART:FinalAddrMode_2\ to zero
Aliasing \BLUE:BUART:FinalAddrMode_1\ to zero
Aliasing \BLUE:BUART:FinalAddrMode_0\ to zero
Aliasing \BLUE:BUART:tx_ctrl_mark\ to zero
Aliasing \BLUE:BUART:tx_status_6\ to zero
Aliasing \BLUE:BUART:tx_status_5\ to zero
Aliasing \BLUE:BUART:tx_status_4\ to zero
Aliasing \BLUE:BUART:rx_count7_bit8_wire\ to zero
Aliasing \BLUE:BUART:sRX:s23Poll:MODULE_2:g2:a0:g1:z1:s0:g1:u0:b_0\ to \PSOC5:tmpOE__rx_net_0\
Aliasing \BLUE:BUART:sRX:s23Poll:MODIN3_1\ to \BLUE:BUART:sRX:s23Poll:MODIN2_1\
Aliasing \BLUE:BUART:sRX:s23Poll:MODIN3_0\ to \BLUE:BUART:sRX:s23Poll:MODIN2_0\
Aliasing \BLUE:BUART:sRX:s23Poll:MODULE_3:g2:a0:newb_1\ to zero
Aliasing \BLUE:BUART:sRX:s23Poll:MODULE_3:g2:a0:newb_0\ to \PSOC5:tmpOE__rx_net_0\
Aliasing \BLUE:BUART:sRX:s23Poll:MODIN4_1\ to \BLUE:BUART:sRX:s23Poll:MODIN2_1\
Aliasing \BLUE:BUART:sRX:s23Poll:MODIN4_0\ to \BLUE:BUART:sRX:s23Poll:MODIN2_0\
Aliasing \BLUE:BUART:sRX:s23Poll:MODULE_4:g2:a0:newb_1\ to \PSOC5:tmpOE__rx_net_0\
Aliasing \BLUE:BUART:sRX:s23Poll:MODULE_4:g2:a0:newb_0\ to zero
Aliasing \BLUE:BUART:rx_status_1\ to zero
Aliasing \BLUE:BUART:sRX:MODULE_5:g2:a0:newa_6\ to zero
Aliasing \BLUE:BUART:sRX:MODULE_5:g2:a0:newa_5\ to zero
Aliasing \BLUE:BUART:sRX:MODULE_5:g2:a0:newa_4\ to zero
Aliasing \BLUE:BUART:sRX:MODULE_5:g2:a0:newb_6\ to zero
Aliasing \BLUE:BUART:sRX:MODULE_5:g2:a0:newb_5\ to zero
Aliasing \BLUE:BUART:sRX:MODULE_5:g2:a0:newb_4\ to zero
Aliasing \BLUE:BUART:sRX:MODULE_5:g2:a0:newb_3\ to zero
Aliasing \BLUE:BUART:sRX:MODULE_5:g2:a0:newb_2\ to \PSOC5:tmpOE__rx_net_0\
Aliasing \BLUE:BUART:sRX:MODULE_5:g2:a0:newb_1\ to \PSOC5:tmpOE__rx_net_0\
Aliasing \BLUE:BUART:sRX:MODULE_5:g2:a0:newb_0\ to zero
Aliasing \BLUE:BUART:sRX:MODULE_6:g1:a0:gx:u0:aeqb_0\ to \PSOC5:tmpOE__rx_net_0\
Aliasing tmpOE__Blue_Rx_net_0 to \PSOC5:tmpOE__rx_net_0\
Aliasing tmpOE__Blue_Tx_net_0 to \PSOC5:tmpOE__rx_net_0\
Aliasing \Buzz:PWMUDB:min_kill_reg\\D\ to \PSOC5:tmpOE__rx_net_0\
Aliasing \Buzz:PWMUDB:prevCapture\\D\ to zero
Aliasing \Buzz:PWMUDB:trig_last\\D\ to zero
Aliasing \Buzz:PWMUDB:ltch_kill_reg\\D\ to \PSOC5:tmpOE__rx_net_0\
Aliasing \BLUE:BUART:reset_reg\\D\ to zero
Aliasing \BLUE:BUART:rx_break_status\\D\ to zero
Removing Rhs of wire \PSOC5:Net_237\[1] = \PSOC5:Net_284\[27]
Removing Rhs of wire \PSOC5:Net_244\[3] = \PSOC5:Net_379\[21]
Removing Lhs of wire \PSOC5:Net_410\[6] = zero[20]
Removing Lhs of wire \PSOC5:Net_89\[12] = zero[20]
Removing Lhs of wire \PSOC5:Net_430\[14] = zero[20]
Removing Lhs of wire \PSOC5:Net_413\[15] = zero[20]
Removing Rhs of wire one[24] = \PSOC5:tmpOE__rx_net_0\[19]
Removing Lhs of wire \PSOC5:tmpOE__tx_net_0\[31] = one[24]
Removing Lhs of wire \PSOC5:Net_436\[36] = zero[20]
Removing Lhs of wire \PSOC5:Net_449\[37] = zero[20]
Removing Lhs of wire \PSOC5:Net_433\[38] = zero[20]
Removing Lhs of wire \PSOC5:Net_459\[42] = zero[20]
Removing Lhs of wire tmpOE__Vin_net_0[44] = one[24]
Removing Rhs of wire \ADC_ACCELEROMETER:Net_17\[55] = \ADC_ACCELEROMETER:Net_1845\[85]
Removing Lhs of wire \ADC_ACCELEROMETER:Net_26\[77] = zero[20]
Removing Lhs of wire \ADC_ACCELEROMETER:Net_1963_1\[78] = zero[20]
Removing Lhs of wire \ADC_ACCELEROMETER:Net_1963_0\[79] = zero[20]
Removing Lhs of wire \ADC_ACCELEROMETER:Net_11\[80] = zero[20]
Removing Lhs of wire \ADC_ACCELEROMETER:Net_14\[81] = zero[20]
Removing Lhs of wire \ADC_ACCELEROMETER:Net_13\[82] = zero[20]
Removing Lhs of wire \ADC_ACCELEROMETER:soc\[83] = zero[20]
Removing Lhs of wire \ADC_ACCELEROMETER:Net_15\[84] = zero[20]
Removing Lhs of wire tmpOE__Vin_Y_net_0[267] = one[24]
Removing Lhs of wire tmpOE__Vin_Z_net_0[273] = one[24]
Removing Lhs of wire \Buzz:PWMUDB:ctrl_enable\[294] = \Buzz:PWMUDB:control_7\[286]
Removing Lhs of wire \Buzz:PWMUDB:hwCapture\[304] = zero[20]
Removing Lhs of wire \Buzz:PWMUDB:hwEnable\[305] = \Buzz:PWMUDB:control_7\[286]
Removing Lhs of wire \Buzz:PWMUDB:trig_out\[309] = one[24]
Removing Lhs of wire \Buzz:PWMUDB:runmode_enable\\R\[311] = zero[20]
Removing Lhs of wire Net_281[312] = zero[20]
Removing Lhs of wire \Buzz:PWMUDB:runmode_enable\\S\[313] = zero[20]
Removing Lhs of wire \Buzz:PWMUDB:final_enable\[314] = \Buzz:PWMUDB:runmode_enable\[310]
Removing Lhs of wire \Buzz:PWMUDB:ltch_kill_reg\\R\[318] = zero[20]
Removing Lhs of wire \Buzz:PWMUDB:ltch_kill_reg\\S\[319] = zero[20]
Removing Lhs of wire \Buzz:PWMUDB:min_kill_reg\\R\[320] = zero[20]
Removing Lhs of wire \Buzz:PWMUDB:min_kill_reg\\S\[321] = zero[20]
Removing Lhs of wire \Buzz:PWMUDB:final_kill\[324] = one[24]
Removing Lhs of wire \Buzz:PWMUDB:add_vi_vv_MODGEN_1_1\[328] = \Buzz:PWMUDB:MODULE_1:g2:a0:s_1\[594]
Removing Lhs of wire \Buzz:PWMUDB:add_vi_vv_MODGEN_1_0\[330] = \Buzz:PWMUDB:MODULE_1:g2:a0:s_0\[595]
Removing Lhs of wire \Buzz:PWMUDB:dith_count_1\\R\[331] = zero[20]
Removing Lhs of wire \Buzz:PWMUDB:dith_count_1\\S\[332] = zero[20]
Removing Lhs of wire \Buzz:PWMUDB:dith_count_0\\R\[333] = zero[20]
Removing Lhs of wire \Buzz:PWMUDB:dith_count_0\\S\[334] = zero[20]
Removing Lhs of wire \Buzz:PWMUDB:cs_addr_2\[336] = \Buzz:PWMUDB:tc_i\[316]
Removing Lhs of wire \Buzz:PWMUDB:cs_addr_1\[337] = \Buzz:PWMUDB:runmode_enable\[310]
Removing Lhs of wire \Buzz:PWMUDB:cs_addr_0\[338] = zero[20]
Removing Lhs of wire \Buzz:PWMUDB:compare1\[420] = \Buzz:PWMUDB:cmp1_less\[390]
Removing Lhs of wire \Buzz:PWMUDB:pwm1_i\[425] = zero[20]
Removing Lhs of wire \Buzz:PWMUDB:pwm2_i\[427] = zero[20]
Removing Rhs of wire Net_292[430] = \Buzz:PWMUDB:pwm_reg_i\[422]
Removing Rhs of wire \Buzz:PWMUDB:pwm_temp\[433] = \Buzz:PWMUDB:cmp1\[434]
Removing Lhs of wire \Buzz:PWMUDB:MODULE_1:g2:a0:a_23\[476] = zero[20]
Removing Lhs of wire \Buzz:PWMUDB:MODULE_1:g2:a0:a_22\[477] = zero[20]
Removing Lhs of wire \Buzz:PWMUDB:MODULE_1:g2:a0:a_21\[478] = zero[20]
Removing Lhs of wire \Buzz:PWMUDB:MODULE_1:g2:a0:a_20\[479] = zero[20]
Removing Lhs of wire \Buzz:PWMUDB:MODULE_1:g2:a0:a_19\[480] = zero[20]
Removing Lhs of wire \Buzz:PWMUDB:MODULE_1:g2:a0:a_18\[481] = zero[20]
Removing Lhs of wire \Buzz:PWMUDB:MODULE_1:g2:a0:a_17\[482] = zero[20]
Removing Lhs of wire \Buzz:PWMUDB:MODULE_1:g2:a0:a_16\[483] = zero[20]
Removing Lhs of wire \Buzz:PWMUDB:MODULE_1:g2:a0:a_15\[484] = zero[20]
Removing Lhs of wire \Buzz:PWMUDB:MODULE_1:g2:a0:a_14\[485] = zero[20]
Removing Lhs of wire \Buzz:PWMUDB:MODULE_1:g2:a0:a_13\[486] = zero[20]
Removing Lhs of wire \Buzz:PWMUDB:MODULE_1:g2:a0:a_12\[487] = zero[20]
Removing Lhs of wire \Buzz:PWMUDB:MODULE_1:g2:a0:a_11\[488] = zero[20]
Removing Lhs of wire \Buzz:PWMUDB:MODULE_1:g2:a0:a_10\[489] = zero[20]
Removing Lhs of wire \Buzz:PWMUDB:MODULE_1:g2:a0:a_9\[490] = zero[20]
Removing Lhs of wire \Buzz:PWMUDB:MODULE_1:g2:a0:a_8\[491] = zero[20]
Removing Lhs of wire \Buzz:PWMUDB:MODULE_1:g2:a0:a_7\[492] = zero[20]
Removing Lhs of wire \Buzz:PWMUDB:MODULE_1:g2:a0:a_6\[493] = zero[20]
Removing Lhs of wire \Buzz:PWMUDB:MODULE_1:g2:a0:a_5\[494] = zero[20]
Removing Lhs of wire \Buzz:PWMUDB:MODULE_1:g2:a0:a_4\[495] = zero[20]
Removing Lhs of wire \Buzz:PWMUDB:MODULE_1:g2:a0:a_3\[496] = zero[20]
Removing Lhs of wire \Buzz:PWMUDB:MODULE_1:g2:a0:a_2\[497] = zero[20]
Removing Lhs of wire \Buzz:PWMUDB:MODULE_1:g2:a0:a_1\[498] = \Buzz:PWMUDB:MODIN1_1\[499]
Removing Lhs of wire \Buzz:PWMUDB:MODIN1_1\[499] = \Buzz:PWMUDB:dith_count_1\[327]
Removing Lhs of wire \Buzz:PWMUDB:MODULE_1:g2:a0:a_0\[500] = \Buzz:PWMUDB:MODIN1_0\[501]
Removing Lhs of wire \Buzz:PWMUDB:MODIN1_0\[501] = \Buzz:PWMUDB:dith_count_0\[329]
Removing Lhs of wire \Buzz:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_0\[633] = one[24]
Removing Lhs of wire \Buzz:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:b_0\[634] = one[24]
Removing Lhs of wire tmpOE__Pin_1_net_0[636] = one[24]
Removing Rhs of wire Net_420[643] = \BLUE:BUART:tx_interrupt_out\[665]
Removing Rhs of wire Net_421[647] = \BLUE:BUART:rx_interrupt_out\[666]
Removing Lhs of wire \BLUE:Net_61\[648] = \BLUE:Net_9\[645]
Removing Lhs of wire \BLUE:BUART:tx_hd_send_break\[652] = zero[20]
Removing Lhs of wire \BLUE:BUART:HalfDuplexSend\[653] = zero[20]
Removing Lhs of wire \BLUE:BUART:FinalParityType_1\[654] = zero[20]
Removing Lhs of wire \BLUE:BUART:FinalParityType_0\[655] = zero[20]
Removing Lhs of wire \BLUE:BUART:FinalAddrMode_2\[656] = zero[20]
Removing Lhs of wire \BLUE:BUART:FinalAddrMode_1\[657] = zero[20]
Removing Lhs of wire \BLUE:BUART:FinalAddrMode_0\[658] = zero[20]
Removing Lhs of wire \BLUE:BUART:tx_ctrl_mark\[659] = zero[20]
Removing Lhs of wire \BLUE:BUART:reset_reg_dp\[660] = \BLUE:BUART:reset_reg\[651]
Removing Lhs of wire \BLUE:BUART:tx_status_6\[719] = zero[20]
Removing Lhs of wire \BLUE:BUART:tx_status_5\[720] = zero[20]
Removing Lhs of wire \BLUE:BUART:tx_status_4\[721] = zero[20]
Removing Lhs of wire \BLUE:BUART:tx_status_1\[723] = \BLUE:BUART:tx_fifo_empty\[684]
Removing Lhs of wire \BLUE:BUART:tx_status_3\[725] = \BLUE:BUART:tx_fifo_notfull\[683]
Removing Lhs of wire \BLUE:BUART:rx_count7_bit8_wire\[784] = zero[20]
Removing Lhs of wire \BLUE:BUART:sRX:s23Poll:add_vv_vv_MODGEN_2_1\[792] = \BLUE:BUART:sRX:s23Poll:MODULE_2:g2:a0:s_1\[803]
Removing Lhs of wire \BLUE:BUART:sRX:s23Poll:add_vv_vv_MODGEN_2_0\[794] = \BLUE:BUART:sRX:s23Poll:MODULE_2:g2:a0:s_0\[804]
Removing Lhs of wire \BLUE:BUART:sRX:s23Poll:cmp_vv_vv_MODGEN_3\[795] = \BLUE:BUART:sRX:s23Poll:MODULE_3:g2:a0:lta_0\[820]
Removing Lhs of wire \BLUE:BUART:sRX:s23Poll:cmp_vv_vv_MODGEN_4\[796] = \BLUE:BUART:sRX:s23Poll:MODULE_4:g2:a0:lta_0\[834]
Removing Lhs of wire \BLUE:BUART:sRX:s23Poll:MODULE_2:g2:a0:a_1\[797] = \BLUE:BUART:sRX:s23Poll:MODIN2_1\[798]
Removing Lhs of wire \BLUE:BUART:sRX:s23Poll:MODIN2_1\[798] = \BLUE:BUART:pollcount_1\[790]
Removing Lhs of wire \BLUE:BUART:sRX:s23Poll:MODULE_2:g2:a0:a_0\[799] = \BLUE:BUART:sRX:s23Poll:MODIN2_0\[800]
Removing Lhs of wire \BLUE:BUART:sRX:s23Poll:MODIN2_0\[800] = \BLUE:BUART:pollcount_0\[793]
Removing Lhs of wire \BLUE:BUART:sRX:s23Poll:MODULE_2:g2:a0:g1:z1:s0:g1:u0:c_0\[806] = one[24]
Removing Lhs of wire \BLUE:BUART:sRX:s23Poll:MODULE_2:g2:a0:g1:z1:s0:g1:u0:b_0\[807] = one[24]
Removing Lhs of wire \BLUE:BUART:sRX:s23Poll:MODULE_3:g2:a0:newa_1\[808] = \BLUE:BUART:pollcount_1\[790]
Removing Lhs of wire \BLUE:BUART:sRX:s23Poll:MODIN3_1\[809] = \BLUE:BUART:pollcount_1\[790]
Removing Lhs of wire \BLUE:BUART:sRX:s23Poll:MODULE_3:g2:a0:newa_0\[810] = \BLUE:BUART:pollcount_0\[793]
Removing Lhs of wire \BLUE:BUART:sRX:s23Poll:MODIN3_0\[811] = \BLUE:BUART:pollcount_0\[793]
Removing Lhs of wire \BLUE:BUART:sRX:s23Poll:MODULE_3:g2:a0:newb_1\[812] = zero[20]
Removing Lhs of wire \BLUE:BUART:sRX:s23Poll:MODULE_3:g2:a0:newb_0\[813] = one[24]
Removing Lhs of wire \BLUE:BUART:sRX:s23Poll:MODULE_3:g2:a0:dataa_1\[814] = \BLUE:BUART:pollcount_1\[790]
Removing Lhs of wire \BLUE:BUART:sRX:s23Poll:MODULE_3:g2:a0:dataa_0\[815] = \BLUE:BUART:pollcount_0\[793]
Removing Lhs of wire \BLUE:BUART:sRX:s23Poll:MODULE_3:g2:a0:datab_1\[816] = zero[20]
Removing Lhs of wire \BLUE:BUART:sRX:s23Poll:MODULE_3:g2:a0:datab_0\[817] = one[24]
Removing Lhs of wire \BLUE:BUART:sRX:s23Poll:MODULE_4:g2:a0:newa_1\[822] = \BLUE:BUART:pollcount_1\[790]
Removing Lhs of wire \BLUE:BUART:sRX:s23Poll:MODIN4_1\[823] = \BLUE:BUART:pollcount_1\[790]
Removing Lhs of wire \BLUE:BUART:sRX:s23Poll:MODULE_4:g2:a0:newa_0\[824] = \BLUE:BUART:pollcount_0\[793]
Removing Lhs of wire \BLUE:BUART:sRX:s23Poll:MODIN4_0\[825] = \BLUE:BUART:pollcount_0\[793]
Removing Lhs of wire \BLUE:BUART:sRX:s23Poll:MODULE_4:g2:a0:newb_1\[826] = one[24]
Removing Lhs of wire \BLUE:BUART:sRX:s23Poll:MODULE_4:g2:a0:newb_0\[827] = zero[20]
Removing Lhs of wire \BLUE:BUART:sRX:s23Poll:MODULE_4:g2:a0:dataa_1\[828] = \BLUE:BUART:pollcount_1\[790]
Removing Lhs of wire \BLUE:BUART:sRX:s23Poll:MODULE_4:g2:a0:dataa_0\[829] = \BLUE:BUART:pollcount_0\[793]
Removing Lhs of wire \BLUE:BUART:sRX:s23Poll:MODULE_4:g2:a0:datab_1\[830] = one[24]
Removing Lhs of wire \BLUE:BUART:sRX:s23Poll:MODULE_4:g2:a0:datab_0\[831] = zero[20]
Removing Lhs of wire \BLUE:BUART:rx_status_1\[838] = zero[20]
Removing Rhs of wire \BLUE:BUART:rx_status_2\[839] = \BLUE:BUART:rx_parity_error_status\[840]
Removing Rhs of wire \BLUE:BUART:rx_status_3\[841] = \BLUE:BUART:rx_stop_bit_error\[842]
Removing Lhs of wire \BLUE:BUART:sRX:cmp_vv_vv_MODGEN_5\[852] = \BLUE:BUART:sRX:MODULE_5:g2:a0:lta_0\[901]
Removing Lhs of wire \BLUE:BUART:sRX:cmp_vv_vv_MODGEN_6\[856] = \BLUE:BUART:sRX:MODULE_6:g1:a0:xneq\[923]
Removing Lhs of wire \BLUE:BUART:sRX:MODULE_5:g2:a0:newa_6\[857] = zero[20]
Removing Lhs of wire \BLUE:BUART:sRX:MODULE_5:g2:a0:newa_5\[858] = zero[20]
Removing Lhs of wire \BLUE:BUART:sRX:MODULE_5:g2:a0:newa_4\[859] = zero[20]
Removing Lhs of wire \BLUE:BUART:sRX:MODULE_5:g2:a0:newa_3\[860] = \BLUE:BUART:sRX:MODIN5_6\[861]
Removing Lhs of wire \BLUE:BUART:sRX:MODIN5_6\[861] = \BLUE:BUART:rx_count_6\[779]
Removing Lhs of wire \BLUE:BUART:sRX:MODULE_5:g2:a0:newa_2\[862] = \BLUE:BUART:sRX:MODIN5_5\[863]
Removing Lhs of wire \BLUE:BUART:sRX:MODIN5_5\[863] = \BLUE:BUART:rx_count_5\[780]
Removing Lhs of wire \BLUE:BUART:sRX:MODULE_5:g2:a0:newa_1\[864] = \BLUE:BUART:sRX:MODIN5_4\[865]
Removing Lhs of wire \BLUE:BUART:sRX:MODIN5_4\[865] = \BLUE:BUART:rx_count_4\[781]
Removing Lhs of wire \BLUE:BUART:sRX:MODULE_5:g2:a0:newa_0\[866] = \BLUE:BUART:sRX:MODIN5_3\[867]
Removing Lhs of wire \BLUE:BUART:sRX:MODIN5_3\[867] = \BLUE:BUART:rx_count_3\[782]
Removing Lhs of wire \BLUE:BUART:sRX:MODULE_5:g2:a0:newb_6\[868] = zero[20]
Removing Lhs of wire \BLUE:BUART:sRX:MODULE_5:g2:a0:newb_5\[869] = zero[20]
Removing Lhs of wire \BLUE:BUART:sRX:MODULE_5:g2:a0:newb_4\[870] = zero[20]
Removing Lhs of wire \BLUE:BUART:sRX:MODULE_5:g2:a0:newb_3\[871] = zero[20]
Removing Lhs of wire \BLUE:BUART:sRX:MODULE_5:g2:a0:newb_2\[872] = one[24]
Removing Lhs of wire \BLUE:BUART:sRX:MODULE_5:g2:a0:newb_1\[873] = one[24]
Removing Lhs of wire \BLUE:BUART:sRX:MODULE_5:g2:a0:newb_0\[874] = zero[20]
Removing Lhs of wire \BLUE:BUART:sRX:MODULE_5:g2:a0:dataa_6\[875] = zero[20]
Removing Lhs of wire \BLUE:BUART:sRX:MODULE_5:g2:a0:dataa_5\[876] = zero[20]
Removing Lhs of wire \BLUE:BUART:sRX:MODULE_5:g2:a0:dataa_4\[877] = zero[20]
Removing Lhs of wire \BLUE:BUART:sRX:MODULE_5:g2:a0:dataa_3\[878] = \BLUE:BUART:rx_count_6\[779]
Removing Lhs of wire \BLUE:BUART:sRX:MODULE_5:g2:a0:dataa_2\[879] = \BLUE:BUART:rx_count_5\[780]
Removing Lhs of wire \BLUE:BUART:sRX:MODULE_5:g2:a0:dataa_1\[880] = \BLUE:BUART:rx_count_4\[781]
Removing Lhs of wire \BLUE:BUART:sRX:MODULE_5:g2:a0:dataa_0\[881] = \BLUE:BUART:rx_count_3\[782]
Removing Lhs of wire \BLUE:BUART:sRX:MODULE_5:g2:a0:datab_6\[882] = zero[20]
Removing Lhs of wire \BLUE:BUART:sRX:MODULE_5:g2:a0:datab_5\[883] = zero[20]
Removing Lhs of wire \BLUE:BUART:sRX:MODULE_5:g2:a0:datab_4\[884] = zero[20]
Removing Lhs of wire \BLUE:BUART:sRX:MODULE_5:g2:a0:datab_3\[885] = zero[20]
Removing Lhs of wire \BLUE:BUART:sRX:MODULE_5:g2:a0:datab_2\[886] = one[24]
Removing Lhs of wire \BLUE:BUART:sRX:MODULE_5:g2:a0:datab_1\[887] = one[24]
Removing Lhs of wire \BLUE:BUART:sRX:MODULE_5:g2:a0:datab_0\[888] = zero[20]
Removing Lhs of wire \BLUE:BUART:sRX:MODULE_6:g1:a0:newa_0\[903] = \BLUE:BUART:rx_postpoll\[738]
Removing Lhs of wire \BLUE:BUART:sRX:MODULE_6:g1:a0:newb_0\[904] = \BLUE:BUART:rx_parity_bit\[855]
Removing Lhs of wire \BLUE:BUART:sRX:MODULE_6:g1:a0:dataa_0\[905] = \BLUE:BUART:rx_postpoll\[738]
Removing Lhs of wire \BLUE:BUART:sRX:MODULE_6:g1:a0:datab_0\[906] = \BLUE:BUART:rx_parity_bit\[855]
Removing Lhs of wire \BLUE:BUART:sRX:MODULE_6:g1:a0:gx:u0:a_0\[907] = \BLUE:BUART:rx_postpoll\[738]
Removing Lhs of wire \BLUE:BUART:sRX:MODULE_6:g1:a0:gx:u0:b_0\[908] = \BLUE:BUART:rx_parity_bit\[855]
Removing Lhs of wire \BLUE:BUART:sRX:MODULE_6:g1:a0:gx:u0:aeqb_0\[910] = one[24]
Removing Lhs of wire \BLUE:BUART:sRX:MODULE_6:g1:a0:gx:u0:eq_0\[911] = \BLUE:BUART:sRX:MODULE_6:g1:a0:gx:u0:xnor_array_0\[909]
Removing Lhs of wire \BLUE:BUART:sRX:MODULE_6:g1:a0:gx:u0:eqi_0\[912] = \BLUE:BUART:sRX:MODULE_6:g1:a0:gx:u0:xnor_array_0\[909]
Removing Lhs of wire tmpOE__Blue_Rx_net_0[934] = one[24]
Removing Lhs of wire tmpOE__Blue_Tx_net_0[939] = one[24]
Removing Lhs of wire \Buzz:PWMUDB:min_kill_reg\\D\[944] = one[24]
Removing Lhs of wire \Buzz:PWMUDB:prevCapture\\D\[945] = zero[20]
Removing Lhs of wire \Buzz:PWMUDB:trig_last\\D\[946] = zero[20]
Removing Lhs of wire \Buzz:PWMUDB:ltch_kill_reg\\D\[949] = one[24]
Removing Lhs of wire \Buzz:PWMUDB:pwm_reg_i\\D\[952] = \Buzz:PWMUDB:pwm_i\[423]
Removing Lhs of wire \Buzz:PWMUDB:pwm1_reg_i\\D\[953] = zero[20]
Removing Lhs of wire \Buzz:PWMUDB:pwm2_reg_i\\D\[954] = zero[20]
Removing Lhs of wire \BLUE:BUART:reset_reg\\D\[956] = zero[20]
Removing Lhs of wire \BLUE:BUART:tx_bitclk\\D\[961] = \BLUE:BUART:tx_bitclk_enable_pre\[670]
Removing Lhs of wire \BLUE:BUART:rx_bitclk\\D\[971] = \BLUE:BUART:rx_bitclk_pre\[773]
Removing Lhs of wire \BLUE:BUART:rx_parity_error_pre\\D\[980] = \BLUE:BUART:rx_parity_error_pre\[850]
Removing Lhs of wire \BLUE:BUART:rx_break_status\\D\[981] = zero[20]

------------------------------------------------------
Aliased 0 equations, 188 wires.
------------------------------------------------------

----------------------------------------------------------
Circuit simplification
----------------------------------------------------------

Substituting virtuals - pass 1:

Note:  Expanding virtual equation for 'zero' (cost = 0):
zero <=  ('0') ;

Note:  Expanding virtual equation for 'one' (cost = 0):
one <=  ('1') ;

Note:  Expanding virtual equation for '\Buzz:PWMUDB:pwm_temp\' (cost = 0):
\Buzz:PWMUDB:pwm_temp\ <= (\Buzz:PWMUDB:cmp1_less\);

Note:  Expanding virtual equation for '\Buzz:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_1\' (cost = 0):
\Buzz:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_1\ <= (\Buzz:PWMUDB:dith_count_0\);

Note:  Expanding virtual equation for '\Buzz:PWMUDB:MODULE_1:g2:a0:s_0\' (cost = 0):
\Buzz:PWMUDB:MODULE_1:g2:a0:s_0\ <= (not \Buzz:PWMUDB:dith_count_0\);

Note:  Expanding virtual equation for '\Buzz:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_17\' (cost = 0):
\Buzz:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_17\ <=  ('0') ;

Note:  Expanding virtual equation for '\Buzz:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_9\' (cost = 0):
\Buzz:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_9\ <=  ('0') ;

Note:  Expanding virtual equation for '\Buzz:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_2\' (cost = 0):
\Buzz:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_2\ <= ((\Buzz:PWMUDB:dith_count_1\ and \Buzz:PWMUDB:dith_count_0\));

Note:  Expanding virtual equation for '\BLUE:BUART:counter_load\' (cost = 3):
\BLUE:BUART:counter_load\ <= ((not \BLUE:BUART:tx_state_1\ and not \BLUE:BUART:tx_state_0\ and \BLUE:BUART:tx_bitclk\)
	OR (not \BLUE:BUART:tx_state_1\ and not \BLUE:BUART:tx_state_0\ and not \BLUE:BUART:tx_state_2\));

Note:  Expanding virtual equation for '\BLUE:BUART:tx_counter_tc\' (cost = 0):
\BLUE:BUART:tx_counter_tc\ <= (not \BLUE:BUART:tx_counter_dp\);

Note:  Expanding virtual equation for '\BLUE:BUART:rx_addressmatch\' (cost = 0):
\BLUE:BUART:rx_addressmatch\ <= (\BLUE:BUART:rx_addressmatch2\
	OR \BLUE:BUART:rx_addressmatch1\);

Note:  Expanding virtual equation for '\BLUE:BUART:rx_bitclk_pre\' (cost = 1):
\BLUE:BUART:rx_bitclk_pre\ <= ((not \BLUE:BUART:rx_count_2\ and not \BLUE:BUART:rx_count_1\ and not \BLUE:BUART:rx_count_0\));

Note:  Expanding virtual equation for '\BLUE:BUART:rx_bitclk_pre16x\' (cost = 0):
\BLUE:BUART:rx_bitclk_pre16x\ <= ((not \BLUE:BUART:rx_count_2\ and \BLUE:BUART:rx_count_1\ and \BLUE:BUART:rx_count_0\));

Note:  Expanding virtual equation for '\BLUE:BUART:rx_poll_bit1\' (cost = 1):
\BLUE:BUART:rx_poll_bit1\ <= ((not \BLUE:BUART:rx_count_2\ and not \BLUE:BUART:rx_count_1\ and \BLUE:BUART:rx_count_0\));

Note:  Expanding virtual equation for '\BLUE:BUART:rx_poll_bit2\' (cost = 1):
\BLUE:BUART:rx_poll_bit2\ <= ((not \BLUE:BUART:rx_count_2\ and not \BLUE:BUART:rx_count_1\ and not \BLUE:BUART:rx_count_0\));

Note:  Expanding virtual equation for '\BLUE:BUART:pollingrange\' (cost = 4):
\BLUE:BUART:pollingrange\ <= ((not \BLUE:BUART:rx_count_2\ and not \BLUE:BUART:rx_count_1\));

Note:  Expanding virtual equation for '\BLUE:BUART:sRX:s23Poll:MODULE_2:g2:a0:g1:z1:s0:g1:u0:c_1\' (cost = 0):
\BLUE:BUART:sRX:s23Poll:MODULE_2:g2:a0:g1:z1:s0:g1:u0:c_1\ <= (\BLUE:BUART:pollcount_0\);

Note:  Expanding virtual equation for '\BLUE:BUART:sRX:s23Poll:MODULE_2:g2:a0:s_0\' (cost = 0):
\BLUE:BUART:sRX:s23Poll:MODULE_2:g2:a0:s_0\ <= (not \BLUE:BUART:pollcount_0\);

Note:  Expanding virtual equation for '\BLUE:BUART:sRX:s23Poll:MODULE_3:g2:a0:lta_1\' (cost = 0):
\BLUE:BUART:sRX:s23Poll:MODULE_3:g2:a0:lta_1\ <=  ('0') ;

Note:  Expanding virtual equation for '\BLUE:BUART:sRX:s23Poll:MODULE_3:g2:a0:gta_1\' (cost = 0):
\BLUE:BUART:sRX:s23Poll:MODULE_3:g2:a0:gta_1\ <= (\BLUE:BUART:pollcount_1\);

Note:  Expanding virtual equation for '\BLUE:BUART:sRX:s23Poll:MODULE_4:g2:a0:lta_1\' (cost = 0):
\BLUE:BUART:sRX:s23Poll:MODULE_4:g2:a0:lta_1\ <= (not \BLUE:BUART:pollcount_1\);

Note:  Expanding virtual equation for '\BLUE:BUART:sRX:s23Poll:MODULE_4:g2:a0:gta_1\' (cost = 0):
\BLUE:BUART:sRX:s23Poll:MODULE_4:g2:a0:gta_1\ <=  ('0') ;

Note:  Expanding virtual equation for '\BLUE:BUART:sRX:MODULE_5:g2:a0:lta_6\' (cost = 0):
\BLUE:BUART:sRX:MODULE_5:g2:a0:lta_6\ <=  ('0') ;

Note:  Expanding virtual equation for '\BLUE:BUART:sRX:MODULE_5:g2:a0:gta_6\' (cost = 0):
\BLUE:BUART:sRX:MODULE_5:g2:a0:gta_6\ <=  ('0') ;

Note:  Expanding virtual equation for '\BLUE:BUART:sRX:MODULE_5:g2:a0:lta_5\' (cost = 0):
\BLUE:BUART:sRX:MODULE_5:g2:a0:lta_5\ <=  ('0') ;

Note:  Expanding virtual equation for '\BLUE:BUART:sRX:MODULE_5:g2:a0:gta_5\' (cost = 0):
\BLUE:BUART:sRX:MODULE_5:g2:a0:gta_5\ <=  ('0') ;

Note:  Expanding virtual equation for '\BLUE:BUART:sRX:MODULE_5:g2:a0:lta_4\' (cost = 0):
\BLUE:BUART:sRX:MODULE_5:g2:a0:lta_4\ <=  ('0') ;

Note:  Expanding virtual equation for '\BLUE:BUART:sRX:MODULE_5:g2:a0:gta_4\' (cost = 0):
\BLUE:BUART:sRX:MODULE_5:g2:a0:gta_4\ <=  ('0') ;

Note:  Expanding virtual equation for '\BLUE:BUART:sRX:MODULE_5:g2:a0:lta_3\' (cost = 0):
\BLUE:BUART:sRX:MODULE_5:g2:a0:lta_3\ <=  ('0') ;

Note:  Expanding virtual equation for '\BLUE:BUART:sRX:MODULE_5:g2:a0:gta_3\' (cost = 0):
\BLUE:BUART:sRX:MODULE_5:g2:a0:gta_3\ <= (\BLUE:BUART:rx_count_6\);

Note:  Expanding virtual equation for '\BLUE:BUART:sRX:MODULE_5:g2:a0:lta_2\' (cost = 1):
\BLUE:BUART:sRX:MODULE_5:g2:a0:lta_2\ <= ((not \BLUE:BUART:rx_count_6\ and not \BLUE:BUART:rx_count_5\));

Note:  Expanding virtual equation for '\BLUE:BUART:sRX:MODULE_5:g2:a0:gta_2\' (cost = 0):
\BLUE:BUART:sRX:MODULE_5:g2:a0:gta_2\ <= (\BLUE:BUART:rx_count_6\);

Note:  Expanding virtual equation for '\BLUE:BUART:sRX:MODULE_5:g2:a0:lta_1\' (cost = 2):
\BLUE:BUART:sRX:MODULE_5:g2:a0:lta_1\ <= ((not \BLUE:BUART:rx_count_6\ and not \BLUE:BUART:rx_count_4\)
	OR (not \BLUE:BUART:rx_count_6\ and not \BLUE:BUART:rx_count_5\));

Note:  Expanding virtual equation for '\BLUE:BUART:sRX:MODULE_5:g2:a0:gta_1\' (cost = 0):
\BLUE:BUART:sRX:MODULE_5:g2:a0:gta_1\ <= (\BLUE:BUART:rx_count_6\);

Note:  Expanding virtual equation for '\BLUE:BUART:sRX:MODULE_5:g2:a0:lta_0\' (cost = 8):
\BLUE:BUART:sRX:MODULE_5:g2:a0:lta_0\ <= ((not \BLUE:BUART:rx_count_6\ and not \BLUE:BUART:rx_count_4\)
	OR (not \BLUE:BUART:rx_count_6\ and not \BLUE:BUART:rx_count_5\));


Substituting virtuals - pass 2:

Note:  Expanding virtual equation for '\Buzz:PWMUDB:MODULE_1:g2:a0:s_1\' (cost = 2):
\Buzz:PWMUDB:MODULE_1:g2:a0:s_1\ <= ((not \Buzz:PWMUDB:dith_count_0\ and \Buzz:PWMUDB:dith_count_1\)
	OR (not \Buzz:PWMUDB:dith_count_1\ and \Buzz:PWMUDB:dith_count_0\));

Note:  Expanding virtual equation for '\Buzz:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_18\' (cost = 0):
\Buzz:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_18\ <=  ('0') ;

Note:  Expanding virtual equation for '\Buzz:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_10\' (cost = 0):
\Buzz:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_10\ <=  ('0') ;

Note:  Expanding virtual equation for '\Buzz:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_3\' (cost = 0):
\Buzz:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_3\ <=  ('0') ;

Note:  Expanding virtual equation for '\BLUE:BUART:sRX:s23Poll:MODULE_3:g2:a0:lta_0\' (cost = 4):
\BLUE:BUART:sRX:s23Poll:MODULE_3:g2:a0:lta_0\ <= ((not \BLUE:BUART:pollcount_1\ and not \BLUE:BUART:pollcount_0\));

Note:  Expanding virtual equation for '\BLUE:BUART:sRX:s23Poll:MODULE_4:g2:a0:lta_0\' (cost = 0):
\BLUE:BUART:sRX:s23Poll:MODULE_4:g2:a0:lta_0\ <= (not \BLUE:BUART:pollcount_1\);

Note:  Expanding virtual equation for '\BLUE:BUART:sRX:s23Poll:MODULE_2:g2:a0:s_1\' (cost = 2):
\BLUE:BUART:sRX:s23Poll:MODULE_2:g2:a0:s_1\ <= ((not \BLUE:BUART:pollcount_0\ and \BLUE:BUART:pollcount_1\)
	OR (not \BLUE:BUART:pollcount_1\ and \BLUE:BUART:pollcount_0\));


Substituting virtuals - pass 3:

Note:  Expanding virtual equation for '\Buzz:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_19\' (cost = 0):
\Buzz:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_19\ <=  ('0') ;

Note:  Expanding virtual equation for '\Buzz:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_11\' (cost = 0):
\Buzz:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_11\ <=  ('0') ;

Note:  Expanding virtual equation for '\Buzz:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_4\' (cost = 0):
\Buzz:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_4\ <=  ('0') ;

Note:  Expanding virtual equation for '\BLUE:BUART:rx_postpoll\' (cost = 72):
\BLUE:BUART:rx_postpoll\ <= (\BLUE:BUART:pollcount_1\
	OR (Net_397 and \BLUE:BUART:pollcount_0\));

Note:  Expanding virtual equation for '\BLUE:BUART:sRX:MODULE_6:g1:a0:gx:u0:xnor_array_0\' (cost = 4):
\BLUE:BUART:sRX:MODULE_6:g1:a0:gx:u0:xnor_array_0\ <= ((not \BLUE:BUART:pollcount_1\ and not Net_397 and not \BLUE:BUART:rx_parity_bit\)
	OR (not \BLUE:BUART:pollcount_1\ and not \BLUE:BUART:pollcount_0\ and not \BLUE:BUART:rx_parity_bit\)
	OR (\BLUE:BUART:pollcount_1\ and \BLUE:BUART:rx_parity_bit\)
	OR (Net_397 and \BLUE:BUART:pollcount_0\ and \BLUE:BUART:rx_parity_bit\));

Note:  Expanding virtual equation for '\BLUE:BUART:sRX:MODULE_6:g1:a0:gx:u0:aeqb_1\' (cost = 4):
\BLUE:BUART:sRX:MODULE_6:g1:a0:gx:u0:aeqb_1\ <= ((not \BLUE:BUART:pollcount_1\ and not Net_397 and not \BLUE:BUART:rx_parity_bit\)
	OR (not \BLUE:BUART:pollcount_1\ and not \BLUE:BUART:pollcount_0\ and not \BLUE:BUART:rx_parity_bit\)
	OR (\BLUE:BUART:pollcount_1\ and \BLUE:BUART:rx_parity_bit\)
	OR (Net_397 and \BLUE:BUART:pollcount_0\ and \BLUE:BUART:rx_parity_bit\));


Substituting virtuals - pass 4:

Note:  Expanding virtual equation for '\Buzz:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_20\' (cost = 0):
\Buzz:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_20\ <=  ('0') ;

Note:  Expanding virtual equation for '\Buzz:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_12\' (cost = 0):
\Buzz:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_12\ <=  ('0') ;

Note:  Expanding virtual equation for '\Buzz:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_5\' (cost = 0):
\Buzz:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_5\ <=  ('0') ;


Substituting virtuals - pass 5:

Note:  Expanding virtual equation for '\Buzz:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_21\' (cost = 0):
\Buzz:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_21\ <=  ('0') ;

Note:  Expanding virtual equation for '\Buzz:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_13\' (cost = 0):
\Buzz:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_13\ <=  ('0') ;

Note:  Expanding virtual equation for '\Buzz:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_6\' (cost = 0):
\Buzz:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_6\ <=  ('0') ;


Substituting virtuals - pass 6:

Note:  Expanding virtual equation for '\Buzz:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_22\' (cost = 0):
\Buzz:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_22\ <=  ('0') ;

Note:  Expanding virtual equation for '\Buzz:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_14\' (cost = 0):
\Buzz:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_14\ <=  ('0') ;

Note:  Expanding virtual equation for '\Buzz:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_7\' (cost = 0):
\Buzz:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_7\ <=  ('0') ;


Substituting virtuals - pass 7:

Note:  Expanding virtual equation for '\Buzz:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_23\' (cost = 0):
\Buzz:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_23\ <=  ('0') ;

Note:  Expanding virtual equation for '\Buzz:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_15\' (cost = 0):
\Buzz:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_15\ <=  ('0') ;


Substituting virtuals - pass 8:


----------------------------------------------------------
Circuit simplification results:

	Expanded 59 signals.
	Turned 0 signals into soft nodes.
	Maximum default expansion cost was set at 3.
----------------------------------------------------------

------------------------------------------------------
Alias Detection
------------------------------------------------------
Aliasing \Buzz:PWMUDB:final_capture\ to zero
Aliasing \Buzz:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:b_24\ to zero
Aliasing \Buzz:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:b_16\ to zero
Aliasing \Buzz:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:b_8\ to zero
Aliasing \BLUE:BUART:rx_status_0\ to zero
Aliasing \BLUE:BUART:rx_status_6\ to zero
Aliasing \BLUE:BUART:rx_markspace_status\\D\ to zero
Aliasing \BLUE:BUART:rx_parity_error_status\\D\ to zero
Aliasing \BLUE:BUART:rx_addr_match_status\\D\ to zero
Removing Lhs of wire \Buzz:PWMUDB:final_capture\[340] = zero[20]
Removing Lhs of wire \Buzz:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:b_24\[604] = zero[20]
Removing Lhs of wire \Buzz:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:b_16\[614] = zero[20]
Removing Lhs of wire \Buzz:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:b_8\[624] = zero[20]
Removing Rhs of wire \BLUE:BUART:rx_bitclk_enable\[737] = \BLUE:BUART:rx_bitclk\[785]
Removing Lhs of wire \BLUE:BUART:rx_status_0\[836] = zero[20]
Removing Lhs of wire \BLUE:BUART:rx_status_6\[845] = zero[20]
Removing Lhs of wire \Buzz:PWMUDB:runmode_enable\\D\[947] = \Buzz:PWMUDB:control_7\[286]
Removing Lhs of wire \BLUE:BUART:tx_ctrl_mark_last\\D\[963] = \BLUE:BUART:tx_ctrl_mark_last\[728]
Removing Lhs of wire \BLUE:BUART:rx_markspace_status\\D\[975] = zero[20]
Removing Lhs of wire \BLUE:BUART:rx_parity_error_status\\D\[976] = zero[20]
Removing Lhs of wire \BLUE:BUART:rx_addr_match_status\\D\[978] = zero[20]
Removing Lhs of wire \BLUE:BUART:rx_markspace_pre\\D\[979] = \BLUE:BUART:rx_markspace_pre\[849]
Removing Lhs of wire \BLUE:BUART:rx_parity_bit\\D\[984] = \BLUE:BUART:rx_parity_bit\[855]

------------------------------------------------------
Aliased 0 equations, 14 wires.
------------------------------------------------------

----------------------------------------------------------
Circuit simplification
----------------------------------------------------------

Eliminating unused logic - pass 1:

Note:  Deleted unused equation:
\BLUE:BUART:sRX:MODULE_6:g1:a0:xneq\ <= ((not \BLUE:BUART:rx_parity_bit\ and Net_397 and \BLUE:BUART:pollcount_0\)
	OR (not \BLUE:BUART:pollcount_1\ and not \BLUE:BUART:pollcount_0\ and \BLUE:BUART:rx_parity_bit\)
	OR (not \BLUE:BUART:pollcount_1\ and not Net_397 and \BLUE:BUART:rx_parity_bit\)
	OR (not \BLUE:BUART:rx_parity_bit\ and \BLUE:BUART:pollcount_1\));


Eliminating unused logic - pass 2:


Substituting virtuals - pass 1:


----------------------------------------------------------
Circuit simplification results:

	Expanded 0 signals.
	Turned 0 signals into soft nodes.
	Maximum default expansion cost was set at 3.
----------------------------------------------------------

topld:  No errors.

CYPRESS_DIR    : C:\Program Files (x86)\Cypress\PSoC Creator\3.0\PSoC Creator\warp
Warp Program   : C:\Program Files (x86)\Cypress\PSoC Creator\3.0\PSoC Creator\warp\bin/warp.exe
Warp Arguments : -yv2 -v3 -ygs -q10 -o2 -.fftcfgtype=LE -ya -.fftprj=C:\Projects\PSoC\Bootloading_PSoC5_LP\PSoc4_Main.cydsn\PSoc4_Main.cyprj -dcpsoc3 PSoc4_Main.v -verilog
</CYPRESSTAG>
Warp synthesis phase: Elapsed time ==> 5s.973ms
<CYPRESSTAG name="Fitter results...">
<CYPRESSTAG name="Fitter startup details...">
cyp3fit: V3.0.0.1539, Family: PSoC3, Started at: Saturday, 07 December 2013 00:36:15
Options: -yv2 -v3 -ygs -q10 -o2 -.fftcfgtype=LE -ya -.fftprj=C:\Projects\PSoC\Bootloading_PSoC5_LP\PSoc4_Main.cydsn\PSoc4_Main.cyprj -d CY8C4245AXI-483 PSoc4_Main.v -verilog
</CYPRESSTAG>
<CYPRESSTAG name="Design parsing">
Design parsing phase: Elapsed time ==> 0s.048ms
</CYPRESSTAG>
<CYPRESSTAG name="Tech mapping">
<CYPRESSTAG name="Initial Mapping" icon="FILE_RPT_TECHM">
    Removed wire end \Buzz:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_16\ kept zero
    Removed wire end \Buzz:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_24\ kept zero
    Removed wire end \Buzz:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_8\ kept zero
    Converted constant MacroCell: \BLUE:BUART:reset_reg\ from registered to combinatorial
    Converted constant MacroCell: \BLUE:BUART:rx_addr_match_status\ from registered to combinatorial
    Converted constant MacroCell: \BLUE:BUART:rx_break_status\ from registered to combinatorial
    Converted constant MacroCell: \BLUE:BUART:rx_markspace_status\ from registered to combinatorial
    Converted constant MacroCell: \BLUE:BUART:rx_status_2\ from registered to combinatorial
    Converted constant MacroCell: \Buzz:PWMUDB:prevCapture\ from registered to combinatorial
    Converted constant MacroCell: \Buzz:PWMUDB:pwm1_reg_i\ from registered to combinatorial
    Converted constant MacroCell: \Buzz:PWMUDB:pwm2_reg_i\ from registered to combinatorial
    Converted constant MacroCell: \Buzz:PWMUDB:trig_last\ from registered to combinatorial

Removing unused cells resulting from optimization
    Removed unused cell/equation 'Net_417:macrocell'
    Removed unused cell/equation '\BLUE:BUART:rx_addr_match_status\:macrocell'
    Removed unused cell/equation '\BLUE:BUART:rx_break_status\:macrocell'
    Removed unused cell/equation '\BLUE:BUART:rx_markspace_status\:macrocell'
    Removed unused cell/equation '\Buzz:PWMUDB:ltch_kill_reg\:macrocell'
    Removed unused cell/equation '\Buzz:PWMUDB:min_kill_reg\:macrocell'
    Removed unused cell/equation '\Buzz:PWMUDB:prevCapture\:macrocell'
    Removed unused cell/equation '\Buzz:PWMUDB:pwm1_reg_i\:macrocell'
    Removed unused cell/equation '\Buzz:PWMUDB:pwm2_reg_i\:macrocell'
    Removed unused cell/equation '\Buzz:PWMUDB:sc_kill_tmp\:macrocell'
    Removed unused cell/equation '\Buzz:PWMUDB:tc_reg_i\:macrocell'
    Removed unused cell/equation '\Buzz:PWMUDB:trig_last\:macrocell'
    Removed unused cell/equation 'Net_417D:macrocell'
    Removed unused cell/equation '\Buzz:PWMUDB:sc_kill_tmp\\D\:macrocell'
    Removed unused cell/equation '\Buzz:PWMUDB:tc_reg_i\\D\:macrocell'
Done removing unused cells.
<CYPRESSTAG name="Global Clock Selection" icon="FILE_RPT_TECHM">
    Fixed Function Clock 7: Automatic-assigning  clock 'ADC_ACCELEROMETER_intClock'. Signal=\ADC_ACCELEROMETER:Net_17_ff7\
    Digital Clock 0: Automatic-assigning  clock 'Clock_1'. Fanout=2, Signal=Net_282_digital
    Fixed Function Clock 2: Automatic-assigning  clock 'PSOC5_SCBCLK'. Signal=\PSOC5:Net_237_ff2\
    Digital Clock 1: Automatic-assigning  clock 'BLUE_IntClock'. Fanout=1, Signal=\BLUE:Net_9_digital\
<CYPRESSTAG name="UDB Clock/Enable Remapping Results">
    UDB Clk/Enable \BLUE:BUART:ClkSync\: with output requested to be synchronous
        ClockIn: ClockGenBlock:m0s8clockgenblockcell.gen_clk_out_1 was determined to be a global clock that is synchronous to HFCLK
        EnableIn: Constant 1 was determined to be synchronous to ClockIn
        ClockOut: ClockGenBlock:m0s8clockgenblockcell.gen_clk_out_1, EnableOut: Constant 1
    UDB Clk/Enable \Buzz:PWMUDB:clock_enable_block\: with output requested to be synchronous
        ClockIn: ClockGenBlock:m0s8clockgenblockcell.gen_clk_out_0 was determined to be a global clock that is synchronous to HFCLK
        EnableIn: Constant 1 was determined to be synchronous to ClockIn
        ClockOut: ClockGenBlock:m0s8clockgenblockcell.gen_clk_out_0, EnableOut: Constant 1
    UDB Clk/Enable \Buzz:PWMUDB:genblk1:cy_psoc3_udb_Ctl_Clk_Sync\: with output requested to be synchronous
        ClockIn: ClockGenBlock:m0s8clockgenblockcell.gen_clk_out_0 was determined to be a global clock that is synchronous to HFCLK
        EnableIn: Constant 1 was determined to be synchronous to ClockIn
        ClockOut: ClockGenBlock:m0s8clockgenblockcell.gen_clk_out_0, EnableOut: Constant 1
</CYPRESSTAG>
</CYPRESSTAG>
ADD: pft.M0040: information: The following 5 pin(s) will be assigned a location by the fitter: Blue_Rx(0), Blue_Tx(0), Vin(0), Vin_Y(0), Vin_Z(0)


Removing unused cells resulting from optimization
    Removed unused cell/equation '\BLUE:BUART:pollcount_0\\D\:macrocell'
    Removed unused cell/equation '\BLUE:BUART:pollcount_1\\D\:macrocell'
    Removed unused cell/equation '\BLUE:BUART:reset_reg\:macrocell'
    Removed unused cell/equation '\BLUE:BUART:rx_address_detected\\D\:macrocell'
    Removed unused cell/equation '\BLUE:BUART:rx_bitclk_pre\:macrocell'
    Removed unused cell/equation '\BLUE:BUART:rx_last\\D\:macrocell'
    Removed unused cell/equation '\BLUE:BUART:rx_load_fifo\\D\:macrocell'
    Removed unused cell/equation '\BLUE:BUART:rx_state_0\\D\:macrocell'
    Removed unused cell/equation '\BLUE:BUART:rx_state_1\\D\:macrocell'
    Removed unused cell/equation '\BLUE:BUART:rx_state_2\\D\:macrocell'
    Removed unused cell/equation '\BLUE:BUART:rx_state_3\\D\:macrocell'
    Removed unused cell/equation '\BLUE:BUART:rx_state_stop1_reg\\D\:macrocell'
    Removed unused cell/equation '\BLUE:BUART:rx_status_2\:macrocell'
    Removed unused cell/equation '\BLUE:BUART:rx_stop_bit_error\\D\:macrocell'
    Removed unused cell/equation '\BLUE:BUART:tx_mark\\D\:macrocell'
    Removed unused cell/equation '\BLUE:BUART:tx_parity_bit\\D\:macrocell'
    Removed unused cell/equation '\BLUE:BUART:tx_state_0\\D\:macrocell'
    Removed unused cell/equation '\BLUE:BUART:tx_state_1\\D\:macrocell'
    Removed unused cell/equation '\BLUE:BUART:tx_state_2\\D\:macrocell'
    Removed unused cell/equation '\BLUE:BUART:txn\\D\:macrocell'
    Removed unused cell/equation '\Buzz:PWMUDB:dith_count_0\\D\:macrocell'
    Removed unused cell/equation '\Buzz:PWMUDB:dith_count_1\\D\:macrocell'
    Removed unused cell/equation '\Buzz:PWMUDB:pwm_i\:macrocell'
    Removed unused cell/equation '__ZERO__:macrocell'
Done removing unused cells.
<CYPRESSTAG name="Duplicate Macrocell detection">
</CYPRESSTAG>
</CYPRESSTAG>
<CYPRESSTAG name="Duplicate Macrocell detection">

Removing duplicate macrocells
    Removing \BLUE:BUART:tx_parity_bit\, Duplicate of \BLUE:BUART:rx_address_detected\ 
    MacroCell: Name=\BLUE:BUART:tx_parity_bit\, Mode=(T-Register)
        Total # of inputs        : 0
        Total # of product terms : 0
        List of special equations: 
            Clock  = (\BLUE:Net_9_digital\) => Global
            Clock Enable: True
        Main Equation            : 0 pterms
        (
            0
        );
        Output = \BLUE:BUART:tx_parity_bit\ (fanout=0)

    Removing \BLUE:BUART:tx_mark\, Duplicate of \BLUE:BUART:rx_address_detected\ 
    MacroCell: Name=\BLUE:BUART:tx_mark\, Mode=(T-Register)
        Total # of inputs        : 0
        Total # of product terms : 0
        List of special equations: 
            Clock  = (\BLUE:Net_9_digital\) => Global
            Clock Enable: True
        Main Equation            : 0 pterms
        (
            0
        );
        Output = \BLUE:BUART:tx_mark\ (fanout=0)

    Removing \BLUE:BUART:tx_ctrl_mark_last\, Duplicate of \BLUE:BUART:rx_address_detected\ 
    MacroCell: Name=\BLUE:BUART:tx_ctrl_mark_last\, Mode=(T-Register)
        Total # of inputs        : 0
        Total # of product terms : 0
        List of special equations: 
            Clock  = (\BLUE:Net_9_digital\) => Global
            Clock Enable: True
        Main Equation            : 0 pterms
        (
            0
        );
        Output = \BLUE:BUART:tx_ctrl_mark_last\ (fanout=0)

    Removing \BLUE:BUART:rx_state_1\, Duplicate of \BLUE:BUART:rx_address_detected\ 
    MacroCell: Name=\BLUE:BUART:rx_state_1\, Mode=(T-Register)
        Total # of inputs        : 0
        Total # of product terms : 0
        List of special equations: 
            Clock  = (\BLUE:Net_9_digital\) => Global
            Clock Enable: True
        Main Equation            : 0 pterms
        (
            0
        );
        Output = \BLUE:BUART:rx_state_1\ (fanout=8)

    Removing \BLUE:BUART:rx_parity_error_pre\, Duplicate of \BLUE:BUART:rx_address_detected\ 
    MacroCell: Name=\BLUE:BUART:rx_parity_error_pre\, Mode=(T-Register)
        Total # of inputs        : 0
        Total # of product terms : 0
        List of special equations: 
            Clock  = (\BLUE:Net_9_digital\) => Global
            Clock Enable: True
        Main Equation            : 0 pterms
        (
            0
        );
        Output = \BLUE:BUART:rx_parity_error_pre\ (fanout=0)

    Removing \BLUE:BUART:rx_parity_bit\, Duplicate of \BLUE:BUART:rx_address_detected\ 
    MacroCell: Name=\BLUE:BUART:rx_parity_bit\, Mode=(T-Register)
        Total # of inputs        : 0
        Total # of product terms : 0
        List of special equations: 
            Clock  = (\BLUE:Net_9_digital\) => Global
            Clock Enable: True
        Main Equation            : 0 pterms
        (
            0
        );
        Output = \BLUE:BUART:rx_parity_bit\ (fanout=0)

    Removing \BLUE:BUART:rx_markspace_pre\, Duplicate of \BLUE:BUART:rx_address_detected\ 
    MacroCell: Name=\BLUE:BUART:rx_markspace_pre\, Mode=(T-Register)
        Total # of inputs        : 0
        Total # of product terms : 0
        List of special equations: 
            Clock  = (\BLUE:Net_9_digital\) => Global
            Clock Enable: True
        Main Equation            : 0 pterms
        (
            0
        );
        Output = \BLUE:BUART:rx_markspace_pre\ (fanout=0)


Removing unused cells resulting from optimization
    Removed unused cell/equation '\Buzz:PWMUDB:dith_count_1\:macrocell'
    Removed unused cell/equation '\Buzz:PWMUDB:dith_count_0\:macrocell'
Done removing unused cells.
End removing duplicate macrocells: used 1 pass
</CYPRESSTAG>
<CYPRESSTAG name="Design Equations" icon="FILE_RPT_EQUATION">

------------------------------------------------------------
Design Equations
------------------------------------------------------------
    <CYPRESSTAG name="Pin listing">

    ------------------------------------------------------------
    Pin listing
    ------------------------------------------------------------

    Pin : Name = Blue_Rx(0)
        Attributes:
            In Group/Port: True
            In Sync Option: SYNC
            Out Sync Option: AUTO
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: HI_Z_DIGITAL
            VTrip: CMOS
            Slew: FAST
            Input Sync needed: True
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO RefSel: VCC_IO
            Required Capabilitites: DIGITAL, ROUTABLE
            Initial Value: 0
            IO Voltage: 0
        PORT MAP (
            pa_out => Blue_Rx(0)__PA ,
            fb => Net_397 ,
            pad => Blue_Rx(0)_PAD );

    Pin : Name = Blue_Tx(0)
        Attributes:
            In Group/Port: True
            In Sync Option: AUTO
            Out Sync Option: NOSYNC
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: CMOS_OUT
            VTrip: EITHER
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO RefSel: VCC_IO
            Required Capabilitites: DIGITAL, ROUTABLE
            Initial Value: 1
            IO Voltage: 0
        PORT MAP (
            pa_out => Blue_Tx(0)__PA ,
            input => Net_392 ,
            pad => Blue_Tx(0)_PAD );

    Pin : Name = Pin_1(0)
        Attributes:
            In Group/Port: True
            In Sync Option: AUTO
            Out Sync Option: NOSYNC
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: CMOS_OUT
            VTrip: EITHER
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO RefSel: VCC_IO
            Required Capabilitites: DIGITAL, ROUTABLE
            Initial Value: 1
            IO Voltage: 0
        PORT MAP (
            pa_out => Pin_1(0)__PA ,
            input => Net_292 ,
            pad => Pin_1(0)_PAD );
        Properties:
        {
        }

    Pin : Name = Vin(0)
        Attributes:
            In Group/Port: True
            In Sync Option: AUTO
            Out Sync Option: AUTO
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: HI_Z_ANALOG
            VTrip: EITHER
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: True
            Can contain Digital: False
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO RefSel: VCC_IO
            Required Capabilitites: ANALOG
            Initial Value: 1
            IO Voltage: 0
        PORT MAP (
            pa_out => Vin(0)__PA ,
            analog_term => Net_31 ,
            pad => Vin(0)_PAD );

    Pin : Name = Vin_Y(0)
        Attributes:
            In Group/Port: True
            In Sync Option: AUTO
            Out Sync Option: AUTO
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: HI_Z_ANALOG
            VTrip: EITHER
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: True
            Can contain Digital: False
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO RefSel: VCC_IO
            Required Capabilitites: ANALOG
            Initial Value: 1
            IO Voltage: 0
        PORT MAP (
            pa_out => Vin_Y(0)__PA ,
            analog_term => \ADC_ACCELEROMETER:mux_bus_plus_1\ ,
            pad => Vin_Y(0)_PAD );

    Pin : Name = Vin_Z(0)
        Attributes:
            In Group/Port: True
            In Sync Option: AUTO
            Out Sync Option: AUTO
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: HI_Z_ANALOG
            VTrip: EITHER
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: True
            Can contain Digital: False
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO RefSel: VCC_IO
            Required Capabilitites: ANALOG
            Initial Value: 1
            IO Voltage: 0
        PORT MAP (
            pa_out => Vin_Z(0)__PA ,
            analog_term => \ADC_ACCELEROMETER:mux_bus_plus_2\ ,
            pad => Vin_Z(0)_PAD );

    Pin : Name = \PSOC5:rx(0)\
        Attributes:
            In Group/Port: True
            In Sync Option: NOSYNC
            Out Sync Option: AUTO
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: HI_Z_DIGITAL
            VTrip: CMOS
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO RefSel: VCC_IO
            Required Capabilitites: DIGITAL, SCB_UART_RX
            Initial Value: 0
            IO Voltage: 0
        PORT MAP (
            pa_out => \PSOC5:rx(0)\__PA ,
            fb => \PSOC5:Net_244\ ,
            pad => \PSOC5:rx(0)_PAD\ );
        Properties:
        {
        }

    Pin : Name = \PSOC5:tx(0)\
        Attributes:
            In Group/Port: True
            In Sync Option: AUTO
            Out Sync Option: NOSYNC
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: CMOS_OUT
            VTrip: EITHER
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO RefSel: VCC_IO
            Required Capabilitites: DIGITAL, SCB_UART_TX
            Initial Value: 1
            IO Voltage: 0
        PORT MAP (
            pa_out => \PSOC5:tx(0)\__PA ,
            input => \PSOC5:Net_151\ ,
            pad => \PSOC5:tx(0)_PAD\ );
        Properties:
        {
        }
    </CYPRESSTAG>
    <CYPRESSTAG name="Macrocell listing" icon="FILE_RPT_EQUATION">

    ------------------------------------------------------------
    Macrocell listing
    ------------------------------------------------------------

    MacroCell: Name=Net_292, Mode=(D-Register)
        Total # of inputs        : 2
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_282_digital) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \Buzz:PWMUDB:control_7\ * \Buzz:PWMUDB:cmp1_less\
        );
        Output = Net_292 (fanout=1)

    MacroCell: Name=Net_392, Mode=(Combinatorial)
        Total # of inputs        : 1
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              !\BLUE:BUART:txn\
        );
        Output = Net_392 (fanout=1)

    MacroCell: Name=\BLUE:BUART:counter_load_not\, Mode=(Combinatorial)
        Total # of inputs        : 4
        Total # of product terms : 2
            Clock Enable: True
        Main Equation            : 2 pterms
        !(
              !\BLUE:BUART:tx_state_1\ * !\BLUE:BUART:tx_state_0\ * 
              !\BLUE:BUART:tx_state_2\
            + !\BLUE:BUART:tx_state_1\ * !\BLUE:BUART:tx_state_0\ * 
              \BLUE:BUART:tx_bitclk\
        );
        Output = \BLUE:BUART:counter_load_not\ (fanout=1)

    MacroCell: Name=\BLUE:BUART:pollcount_0\, Mode=(D-Register)
        Total # of inputs        : 4
        Total # of product terms : 2
        List of special equations: 
            Clock  = (\BLUE:Net_9_digital\) => Global
            Clock Enable: True
        Main Equation            : 2 pterms
        (
              !\BLUE:BUART:rx_count_2\ * !\BLUE:BUART:rx_count_1\ * !Net_397 * 
              \BLUE:BUART:pollcount_0\
            + !\BLUE:BUART:rx_count_2\ * !\BLUE:BUART:rx_count_1\ * Net_397 * 
              !\BLUE:BUART:pollcount_0\
        );
        Output = \BLUE:BUART:pollcount_0\ (fanout=5)

    MacroCell: Name=\BLUE:BUART:pollcount_1\, Mode=(D-Register)
        Total # of inputs        : 5
        Total # of product terms : 3
        List of special equations: 
            Clock  = (\BLUE:Net_9_digital\) => Global
            Clock Enable: True
        Main Equation            : 3 pterms
        (
              !\BLUE:BUART:rx_count_2\ * !\BLUE:BUART:rx_count_1\ * 
              !\BLUE:BUART:pollcount_1\ * Net_397 * \BLUE:BUART:pollcount_0\
            + !\BLUE:BUART:rx_count_2\ * !\BLUE:BUART:rx_count_1\ * 
              \BLUE:BUART:pollcount_1\ * !Net_397
            + !\BLUE:BUART:rx_count_2\ * !\BLUE:BUART:rx_count_1\ * 
              \BLUE:BUART:pollcount_1\ * !\BLUE:BUART:pollcount_0\
        );
        Output = \BLUE:BUART:pollcount_1\ (fanout=4)

    MacroCell: Name=\BLUE:BUART:rx_address_detected\, Mode=(T-Register)
        Total # of inputs        : 0
        Total # of product terms : 0
        List of special equations: 
            Clock  = (\BLUE:Net_9_digital\) => Global
            Clock Enable: True
        Main Equation            : 0 pterms
        (
            0
        );
        Output = \BLUE:BUART:rx_address_detected\ (fanout=8)

    MacroCell: Name=\BLUE:BUART:rx_bitclk_enable\, Mode=(D-Register)
        Total # of inputs        : 3
        Total # of product terms : 1
        List of special equations: 
            Clock  = (\BLUE:Net_9_digital\) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              !\BLUE:BUART:rx_count_2\ * !\BLUE:BUART:rx_count_1\ * 
              !\BLUE:BUART:rx_count_0\
        );
        Output = \BLUE:BUART:rx_bitclk_enable\ (fanout=6)

    MacroCell: Name=\BLUE:BUART:rx_counter_load\, Mode=(Combinatorial)
        Total # of inputs        : 4
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              !\BLUE:BUART:rx_state_0\ * !\BLUE:BUART:rx_state_3\ * 
              !\BLUE:BUART:rx_state_2\ * !\BLUE:BUART:rx_address_detected\
        );
        Output = \BLUE:BUART:rx_counter_load\ (fanout=1)

    MacroCell: Name=\BLUE:BUART:rx_last\, Mode=(D-Register)
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (\BLUE:Net_9_digital\) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              Net_397
        );
        Output = \BLUE:BUART:rx_last\ (fanout=1)

    MacroCell: Name=\BLUE:BUART:rx_load_fifo\, Mode=(D-Register)
        Total # of inputs        : 8
        Total # of product terms : 3
        List of special equations: 
            Clock  = (\BLUE:Net_9_digital\) => Global
            Clock Enable: True
        Main Equation            : 3 pterms
        (
              !\BLUE:BUART:rx_state_0\ * \BLUE:BUART:rx_bitclk_enable\ * 
              \BLUE:BUART:rx_state_3\ * !\BLUE:BUART:rx_state_2\ * 
              !\BLUE:BUART:rx_address_detected\
            + \BLUE:BUART:rx_state_0\ * !\BLUE:BUART:rx_state_3\ * 
              !\BLUE:BUART:rx_state_2\ * !\BLUE:BUART:rx_count_6\ * 
              !\BLUE:BUART:rx_count_5\ * !\BLUE:BUART:rx_address_detected\
            + \BLUE:BUART:rx_state_0\ * !\BLUE:BUART:rx_state_3\ * 
              !\BLUE:BUART:rx_state_2\ * !\BLUE:BUART:rx_count_6\ * 
              !\BLUE:BUART:rx_count_4\ * !\BLUE:BUART:rx_address_detected\
        );
        Output = \BLUE:BUART:rx_load_fifo\ (fanout=2)

    MacroCell: Name=\BLUE:BUART:rx_postpoll\, Mode=(Combinatorial)
        Total # of inputs        : 3
        Total # of product terms : 2
            Clock Enable: True
        Main Equation            : 2 pterms
        (
              \BLUE:BUART:pollcount_1\
            + Net_397 * \BLUE:BUART:pollcount_0\
        );
        Output = \BLUE:BUART:rx_postpoll\ (fanout=1)

    MacroCell: Name=\BLUE:BUART:rx_state_0\, Mode=(T-Register)
        Total # of inputs        : 11
        Total # of product terms : 4
        List of special equations: 
            Clock  = (\BLUE:Net_9_digital\) => Global
            Clock Enable: True
        Main Equation            : 4 pterms
        (
              !\BLUE:BUART:rx_state_0\ * \BLUE:BUART:rx_bitclk_enable\ * 
              !\BLUE:BUART:rx_state_3\ * \BLUE:BUART:rx_state_2\ * 
              !\BLUE:BUART:pollcount_1\ * !Net_397 * 
              !\BLUE:BUART:rx_address_detected\
            + !\BLUE:BUART:rx_state_0\ * \BLUE:BUART:rx_bitclk_enable\ * 
              !\BLUE:BUART:rx_state_3\ * \BLUE:BUART:rx_state_2\ * 
              !\BLUE:BUART:pollcount_1\ * !\BLUE:BUART:pollcount_0\ * 
              !\BLUE:BUART:rx_address_detected\
            + \BLUE:BUART:rx_state_0\ * !\BLUE:BUART:rx_state_3\ * 
              !\BLUE:BUART:rx_state_2\ * !\BLUE:BUART:rx_count_6\ * 
              !\BLUE:BUART:rx_count_5\ * !\BLUE:BUART:rx_address_detected\
            + \BLUE:BUART:rx_state_0\ * !\BLUE:BUART:rx_state_3\ * 
              !\BLUE:BUART:rx_state_2\ * !\BLUE:BUART:rx_count_6\ * 
              !\BLUE:BUART:rx_count_4\ * !\BLUE:BUART:rx_address_detected\
        );
        Output = \BLUE:BUART:rx_state_0\ (fanout=8)

    MacroCell: Name=\BLUE:BUART:rx_state_2\, Mode=(T-Register)
        Total # of inputs        : 10
        Total # of product terms : 5
        List of special equations: 
            Clock  = (\BLUE:Net_9_digital\) => Global
            Clock Enable: True
        Main Equation            : 5 pterms
        (
              !\BLUE:BUART:rx_state_0\ * \BLUE:BUART:rx_bitclk_enable\ * 
              \BLUE:BUART:rx_state_3\ * !\BLUE:BUART:rx_address_detected\
            + !\BLUE:BUART:rx_state_0\ * \BLUE:BUART:rx_bitclk_enable\ * 
              \BLUE:BUART:rx_state_2\ * !\BLUE:BUART:rx_address_detected\
            + !\BLUE:BUART:rx_state_0\ * !\BLUE:BUART:rx_state_3\ * 
              !\BLUE:BUART:rx_state_2\ * !Net_397 * 
              !\BLUE:BUART:rx_address_detected\ * \BLUE:BUART:rx_last\
            + \BLUE:BUART:rx_state_0\ * !\BLUE:BUART:rx_state_3\ * 
              !\BLUE:BUART:rx_state_2\ * !\BLUE:BUART:rx_count_6\ * 
              !\BLUE:BUART:rx_count_5\ * !\BLUE:BUART:rx_address_detected\
            + \BLUE:BUART:rx_state_0\ * !\BLUE:BUART:rx_state_3\ * 
              !\BLUE:BUART:rx_state_2\ * !\BLUE:BUART:rx_count_6\ * 
              !\BLUE:BUART:rx_count_4\ * !\BLUE:BUART:rx_address_detected\
        );
        Output = \BLUE:BUART:rx_state_2\ (fanout=7)

    MacroCell: Name=\BLUE:BUART:rx_state_3\, Mode=(T-Register)
        Total # of inputs        : 8
        Total # of product terms : 3
        List of special equations: 
            Clock  = (\BLUE:Net_9_digital\) => Global
            Clock Enable: True
        Main Equation            : 3 pterms
        (
              !\BLUE:BUART:rx_state_0\ * \BLUE:BUART:rx_bitclk_enable\ * 
              \BLUE:BUART:rx_state_3\ * \BLUE:BUART:rx_state_2\ * 
              !\BLUE:BUART:rx_address_detected\
            + \BLUE:BUART:rx_state_0\ * !\BLUE:BUART:rx_state_3\ * 
              !\BLUE:BUART:rx_state_2\ * !\BLUE:BUART:rx_count_6\ * 
              !\BLUE:BUART:rx_count_5\ * !\BLUE:BUART:rx_address_detected\
            + \BLUE:BUART:rx_state_0\ * !\BLUE:BUART:rx_state_3\ * 
              !\BLUE:BUART:rx_state_2\ * !\BLUE:BUART:rx_count_6\ * 
              !\BLUE:BUART:rx_count_4\ * !\BLUE:BUART:rx_address_detected\
        );
        Output = \BLUE:BUART:rx_state_3\ (fanout=7)

    MacroCell: Name=\BLUE:BUART:rx_state_stop1_reg\, Mode=(D-Register)
        Total # of inputs        : 4
        Total # of product terms : 1
        List of special equations: 
            Clock  = (\BLUE:Net_9_digital\) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        !(
              !\BLUE:BUART:rx_state_0\ * \BLUE:BUART:rx_state_3\ * 
              \BLUE:BUART:rx_state_2\ * !\BLUE:BUART:rx_address_detected\
        );
        Output = \BLUE:BUART:rx_state_stop1_reg\ (fanout=1)

    MacroCell: Name=\BLUE:BUART:rx_status_3\, Mode=(D-Register)
        Total # of inputs        : 8
        Total # of product terms : 2
        List of special equations: 
            Clock  = (\BLUE:Net_9_digital\) => Global
            Clock Enable: True
        Main Equation            : 2 pterms
        (
              !\BLUE:BUART:rx_state_0\ * \BLUE:BUART:rx_bitclk_enable\ * 
              \BLUE:BUART:rx_state_3\ * \BLUE:BUART:rx_state_2\ * 
              !\BLUE:BUART:pollcount_1\ * !Net_397 * 
              !\BLUE:BUART:rx_address_detected\
            + !\BLUE:BUART:rx_state_0\ * \BLUE:BUART:rx_bitclk_enable\ * 
              \BLUE:BUART:rx_state_3\ * \BLUE:BUART:rx_state_2\ * 
              !\BLUE:BUART:pollcount_1\ * !\BLUE:BUART:pollcount_0\ * 
              !\BLUE:BUART:rx_address_detected\
        );
        Output = \BLUE:BUART:rx_status_3\ (fanout=1)

    MacroCell: Name=\BLUE:BUART:rx_status_4\, Mode=(Combinatorial)
        Total # of inputs        : 2
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \BLUE:BUART:rx_load_fifo\ * \BLUE:BUART:rx_fifofull\
        );
        Output = \BLUE:BUART:rx_status_4\ (fanout=1)

    MacroCell: Name=\BLUE:BUART:rx_status_5\, Mode=(Combinatorial)
        Total # of inputs        : 2
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \BLUE:BUART:rx_fifonotempty\ * \BLUE:BUART:rx_state_stop1_reg\
        );
        Output = \BLUE:BUART:rx_status_5\ (fanout=1)

    MacroCell: Name=\BLUE:BUART:tx_bitclk\, Mode=(D-Register)
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (\BLUE:Net_9_digital\) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              !\BLUE:BUART:tx_bitclk_dp\
        );
        Output = \BLUE:BUART:tx_bitclk\ (fanout=6)

    MacroCell: Name=\BLUE:BUART:tx_bitclk_enable_pre\, Mode=(Combinatorial)
        Total # of inputs        : 1
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              !\BLUE:BUART:tx_bitclk_dp\
        );
        Output = \BLUE:BUART:tx_bitclk_enable_pre\ (fanout=1)

    MacroCell: Name=\BLUE:BUART:tx_state_0\, Mode=(T-Register)
        Total # of inputs        : 5
        Total # of product terms : 4
        List of special equations: 
            Clock  = (\BLUE:Net_9_digital\) => Global
            Clock Enable: True
        Main Equation            : 4 pterms
        (
              !\BLUE:BUART:tx_state_1\ * !\BLUE:BUART:tx_state_0\ * 
              !\BLUE:BUART:tx_fifo_empty\ * !\BLUE:BUART:tx_state_2\
            + !\BLUE:BUART:tx_state_1\ * !\BLUE:BUART:tx_state_0\ * 
              !\BLUE:BUART:tx_fifo_empty\ * \BLUE:BUART:tx_bitclk\
            + \BLUE:BUART:tx_state_1\ * \BLUE:BUART:tx_state_0\ * 
              \BLUE:BUART:tx_fifo_empty\ * \BLUE:BUART:tx_bitclk\
            + \BLUE:BUART:tx_state_0\ * !\BLUE:BUART:tx_state_2\ * 
              \BLUE:BUART:tx_bitclk\
        );
        Output = \BLUE:BUART:tx_state_0\ (fanout=7)

    MacroCell: Name=\BLUE:BUART:tx_state_1\, Mode=(T-Register)
        Total # of inputs        : 5
        Total # of product terms : 3
        List of special equations: 
            Clock  = (\BLUE:Net_9_digital\) => Global
            Clock Enable: True
        Main Equation            : 3 pterms
        (
              \BLUE:BUART:tx_state_1\ * \BLUE:BUART:tx_state_0\ * 
              \BLUE:BUART:tx_bitclk\
            + \BLUE:BUART:tx_state_1\ * !\BLUE:BUART:tx_state_2\ * 
              \BLUE:BUART:tx_bitclk\ * !\BLUE:BUART:tx_counter_dp\
            + \BLUE:BUART:tx_state_0\ * !\BLUE:BUART:tx_state_2\ * 
              \BLUE:BUART:tx_bitclk\
        );
        Output = \BLUE:BUART:tx_state_1\ (fanout=7)

    MacroCell: Name=\BLUE:BUART:tx_state_2\, Mode=(T-Register)
        Total # of inputs        : 5
        Total # of product terms : 3
        List of special equations: 
            Clock  = (\BLUE:Net_9_digital\) => Global
            Clock Enable: True
        Main Equation            : 3 pterms
        (
              !\BLUE:BUART:tx_state_1\ * !\BLUE:BUART:tx_state_0\ * 
              \BLUE:BUART:tx_state_2\ * \BLUE:BUART:tx_bitclk\
            + \BLUE:BUART:tx_state_1\ * \BLUE:BUART:tx_state_0\ * 
              \BLUE:BUART:tx_bitclk\
            + \BLUE:BUART:tx_state_1\ * !\BLUE:BUART:tx_state_2\ * 
              \BLUE:BUART:tx_bitclk\ * !\BLUE:BUART:tx_counter_dp\
        );
        Output = \BLUE:BUART:tx_state_2\ (fanout=6)

    MacroCell: Name=\BLUE:BUART:tx_status_0\, Mode=(Combinatorial)
        Total # of inputs        : 5
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              !\BLUE:BUART:tx_state_1\ * !\BLUE:BUART:tx_state_0\ * 
              \BLUE:BUART:tx_fifo_empty\ * \BLUE:BUART:tx_state_2\ * 
              \BLUE:BUART:tx_bitclk\
        );
        Output = \BLUE:BUART:tx_status_0\ (fanout=1)

    MacroCell: Name=\BLUE:BUART:tx_status_2\, Mode=(Combinatorial)
        Total # of inputs        : 1
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              !\BLUE:BUART:tx_fifo_notfull\
        );
        Output = \BLUE:BUART:tx_status_2\ (fanout=1)

    MacroCell: Name=\BLUE:BUART:txn\, Mode=(D-Register)
        Total # of inputs        : 7
        Total # of product terms : 5
        List of special equations: 
            Clock  = (\BLUE:Net_9_digital\) => Global
            Clock Enable: True
        Main Equation            : 5 pterms
        (
              \BLUE:BUART:txn\ * \BLUE:BUART:tx_state_1\ * 
              !\BLUE:BUART:tx_bitclk\
            + \BLUE:BUART:txn\ * \BLUE:BUART:tx_state_2\
            + !\BLUE:BUART:tx_state_1\ * \BLUE:BUART:tx_state_0\ * 
              !\BLUE:BUART:tx_shift_out\ * !\BLUE:BUART:tx_state_2\
            + !\BLUE:BUART:tx_state_1\ * \BLUE:BUART:tx_state_0\ * 
              !\BLUE:BUART:tx_state_2\ * !\BLUE:BUART:tx_bitclk\
            + \BLUE:BUART:tx_state_1\ * !\BLUE:BUART:tx_state_0\ * 
              !\BLUE:BUART:tx_shift_out\ * !\BLUE:BUART:tx_state_2\ * 
              \BLUE:BUART:tx_bitclk\ * \BLUE:BUART:tx_counter_dp\
        );
        Output = \BLUE:BUART:txn\ (fanout=2)

    MacroCell: Name=\Buzz:PWMUDB:runmode_enable\, Mode=(D-Register)
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_282_digital) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \Buzz:PWMUDB:control_7\
        );
        Output = \Buzz:PWMUDB:runmode_enable\ (fanout=2)
    </CYPRESSTAG>
    <CYPRESSTAG name="Datapath listing">

    ------------------------------------------------------------
    Datapath listing
    ------------------------------------------------------------

    datapathcell: Name =\BLUE:BUART:sRX:RxShifter:u0\
        PORT MAP (
            clock => \BLUE:Net_9_digital\ ,
            cs_addr_2 => \BLUE:BUART:rx_address_detected\ ,
            cs_addr_1 => \BLUE:BUART:rx_state_0\ ,
            cs_addr_0 => \BLUE:BUART:rx_bitclk_enable\ ,
            route_si => \BLUE:BUART:rx_postpoll\ ,
            f0_load => \BLUE:BUART:rx_load_fifo\ ,
            f0_bus_stat_comb => \BLUE:BUART:rx_fifonotempty\ ,
            f0_blk_stat_comb => \BLUE:BUART:rx_fifofull\ );
        Properties:
        {
            a0_init = "00000000"
            a1_init = "00000000"
            ce0_sync = 1
            ce1_sync = 1
            cl0_sync = 1
            cl1_sync = 1
            cmsb_sync = 1
            co_msb_sync = 1
            cy_dpconfig = "0000000000000000000000000000000000000000000000000000001001000000000100000000000000010000001100000001000000000000000100100001000011111111000000001111111111111111101000000110001001000001111100000000000000001100"
            d0_init = "00000000"
            d1_init = "00000000"
            f0_blk_sync = 1
            f0_bus_sync = 1
            f1_blk_sync = 1
            f1_bus_sync = 1
            ff0_sync = 1
            ff1_sync = 1
            ov_msb_sync = 1
            so_sync = 1
            z0_sync = 1
            z1_sync = 1
        }
        Clock Polarity: Active High
        Clock Enable: True

    datapathcell: Name =\BLUE:BUART:sTX:TxShifter:u0\
        PORT MAP (
            clock => \BLUE:Net_9_digital\ ,
            cs_addr_2 => \BLUE:BUART:tx_state_1\ ,
            cs_addr_1 => \BLUE:BUART:tx_state_0\ ,
            cs_addr_0 => \BLUE:BUART:tx_bitclk_enable_pre\ ,
            so_comb => \BLUE:BUART:tx_shift_out\ ,
            f0_bus_stat_comb => \BLUE:BUART:tx_fifo_notfull\ ,
            f0_blk_stat_comb => \BLUE:BUART:tx_fifo_empty\ );
        Properties:
        {
            a0_init = "00000000"
            a1_init = "00000000"
            ce0_sync = 1
            ce1_sync = 1
            cl0_sync = 1
            cl1_sync = 1
            cmsb_sync = 1
            co_msb_sync = 1
            cy_dpconfig = "0000000000000000000000000000000000000000000000000000000011000000000000000000000000000010010000000000000000000000000000000000000011111111000000001111111111111111000000000000000001000100111100000000000000001100"
            d0_init = "00000000"
            d1_init = "00000000"
            f0_blk_sync = 1
            f0_bus_sync = 1
            f1_blk_sync = 1
            f1_bus_sync = 1
            ff0_sync = 1
            ff1_sync = 1
            ov_msb_sync = 1
            so_sync = 1
            z0_sync = 1
            z1_sync = 1
        }
        Clock Polarity: Active High
        Clock Enable: True

    datapathcell: Name =\BLUE:BUART:sTX:sCLOCK:TxBitClkGen\
        PORT MAP (
            clock => \BLUE:Net_9_digital\ ,
            cs_addr_0 => \BLUE:BUART:counter_load_not\ ,
            cl0_comb => \BLUE:BUART:tx_bitclk_dp\ ,
            cl1_comb => \BLUE:BUART:tx_counter_dp\ );
        Properties:
        {
            a0_init = "00000000"
            a1_init = "00000000"
            ce0_sync = 1
            ce1_sync = 1
            cl0_sync = 1
            cl1_sync = 1
            cmsb_sync = 1
            co_msb_sync = 1
            cy_dpconfig = "1010100001000000001000000100000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000011111111000000001111111100000111001000000100000000000101111100000000000000001000"
            d0_init = "00000000"
            d1_init = "00000000"
            f0_blk_sync = 1
            f0_bus_sync = 1
            f1_blk_sync = 1
            f1_bus_sync = 1
            ff0_sync = 1
            ff1_sync = 1
            ov_msb_sync = 1
            so_sync = 1
            z0_sync = 1
            z1_sync = 1
        }
        Clock Polarity: Active High
        Clock Enable: True

    datapathcell: Name =\Buzz:PWMUDB:sP16:pwmdp:u0\
        PORT MAP (
            clock => Net_282_digital ,
            cs_addr_2 => \Buzz:PWMUDB:tc_i\ ,
            cs_addr_1 => \Buzz:PWMUDB:runmode_enable\ ,
            chain_out => \Buzz:PWMUDB:sP16:pwmdp:carry\ );
        Properties:
        {
            a0_init = "00000000"
            a1_init = "00000000"
            ce0_sync = 1
            ce1_sync = 1
            cl0_sync = 1
            cl1_sync = 1
            cmsb_sync = 1
            co_msb_sync = 1
            cy_dpconfig = "0000000001000000000000001100000001000000010000000000000011000000000000001100000000000000110000000000000011000000000000001100000011111111000000001111111111111111101000000000000000000100000000000000000000011000"
            d0_init = "00000000"
            d1_init = "00000000"
            f0_blk_sync = 1
            f0_bus_sync = 1
            f1_blk_sync = 1
            f1_bus_sync = 1
            ff0_sync = 1
            ff1_sync = 1
            ov_msb_sync = 1
            so_sync = 1
            z0_sync = 1
            z1_sync = 1
        }
        Clock Polarity: Active High
        Clock Enable: True
        Next in chain : \Buzz:PWMUDB:sP16:pwmdp:u1\

    datapathcell: Name =\Buzz:PWMUDB:sP16:pwmdp:u1\
        PORT MAP (
            clock => Net_282_digital ,
            cs_addr_2 => \Buzz:PWMUDB:tc_i\ ,
            cs_addr_1 => \Buzz:PWMUDB:runmode_enable\ ,
            cl0_comb => \Buzz:PWMUDB:cmp1_less\ ,
            z0_comb => \Buzz:PWMUDB:tc_i\ ,
            chain_in => \Buzz:PWMUDB:sP16:pwmdp:carry\ );
        Properties:
        {
            a0_init = "00000000"
            a1_init = "00000000"
            ce0_sync = 1
            ce1_sync = 1
            cl0_sync = 1
            cl1_sync = 1
            cmsb_sync = 1
            co_msb_sync = 1
            cy_dpconfig = "0000000001000000000000001100000001000000010000000000000011000000000000001100000000000000110000000000000011000000000000001100000011111111000000001111111111111111101011110000000000000100000011110000000000011000"
            d0_init = "00000000"
            d1_init = "00000000"
            f0_blk_sync = 1
            f0_bus_sync = 1
            f1_blk_sync = 1
            f1_bus_sync = 1
            ff0_sync = 1
            ff1_sync = 1
            ov_msb_sync = 1
            so_sync = 1
            z0_sync = 1
            z1_sync = 1
        }
        Clock Polarity: Active High
        Clock Enable: True
        Previous in chain : \Buzz:PWMUDB:sP16:pwmdp:u0\
    </CYPRESSTAG>
    <CYPRESSTAG name="Status register listing">
    </CYPRESSTAG>
    <CYPRESSTAG name="StatusI register listing">

    ------------------------------------------------------------
    StatusI register listing
    ------------------------------------------------------------

    statusicell: Name =\BLUE:BUART:sRX:RxSts\
        PORT MAP (
            clock => \BLUE:Net_9_digital\ ,
            status_5 => \BLUE:BUART:rx_status_5\ ,
            status_4 => \BLUE:BUART:rx_status_4\ ,
            status_3 => \BLUE:BUART:rx_status_3\ ,
            interrupt => Net_421 );
        Properties:
        {
            cy_force_order = 1
            cy_int_mask = "1111111"
            cy_md_select = "1011111"
        }
        Clock Polarity: Active High
        Clock Enable: True

    statusicell: Name =\BLUE:BUART:sTX:TxSts\
        PORT MAP (
            clock => \BLUE:Net_9_digital\ ,
            status_3 => \BLUE:BUART:tx_fifo_notfull\ ,
            status_2 => \BLUE:BUART:tx_status_2\ ,
            status_1 => \BLUE:BUART:tx_fifo_empty\ ,
            status_0 => \BLUE:BUART:tx_status_0\ ,
            interrupt => Net_420 );
        Properties:
        {
            cy_force_order = 1
            cy_int_mask = "1111111"
            cy_md_select = "0000001"
        }
        Clock Polarity: Active High
        Clock Enable: True
    </CYPRESSTAG>
    <CYPRESSTAG name="Sync listing">
    </CYPRESSTAG>
    <CYPRESSTAG name="Control register listing">

    ------------------------------------------------------------
    Control register listing
    ------------------------------------------------------------

    controlcell: Name =\Buzz:PWMUDB:genblk1:ctrlreg\
        PORT MAP (
            clock => Net_282_digital ,
            control_7 => \Buzz:PWMUDB:control_7\ ,
            control_6 => \Buzz:PWMUDB:control_6\ ,
            control_5 => \Buzz:PWMUDB:control_5\ ,
            control_4 => \Buzz:PWMUDB:control_4\ ,
            control_3 => \Buzz:PWMUDB:control_3\ ,
            control_2 => \Buzz:PWMUDB:control_2\ ,
            control_1 => \Buzz:PWMUDB:control_1\ ,
            control_0 => \Buzz:PWMUDB:control_0\ );
        Properties:
        {
            cy_ctrl_mode_0 = "11111111"
            cy_ctrl_mode_1 = "00000000"
            cy_ext_reset = 0
            cy_force_order = 1
            cy_init_value = "00000000"
        }
        Clock Polarity: Active High
        Clock Enable: True
    </CYPRESSTAG>
    <CYPRESSTAG name="Count7 listing">

    ------------------------------------------------------------
    Count7 listing
    ------------------------------------------------------------

    count7cell: Name =\BLUE:BUART:sRX:RxBitCounter\
        PORT MAP (
            clock => \BLUE:Net_9_digital\ ,
            load => \BLUE:BUART:rx_counter_load\ ,
            count_6 => \BLUE:BUART:rx_count_6\ ,
            count_5 => \BLUE:BUART:rx_count_5\ ,
            count_4 => \BLUE:BUART:rx_count_4\ ,
            count_3 => \BLUE:BUART:rx_count_3\ ,
            count_2 => \BLUE:BUART:rx_count_2\ ,
            count_1 => \BLUE:BUART:rx_count_1\ ,
            count_0 => \BLUE:BUART:rx_count_0\ ,
            tc => \BLUE:BUART:rx_count7_tc\ );
        Properties:
        {
            cy_alt_mode = 0
            cy_init_value = "0000000"
            cy_period = "1110010"
            cy_route_en = 1
            cy_route_ld = 1
        }
        Clock Polarity: Active High
        Clock Enable: True
    </CYPRESSTAG>
    <CYPRESSTAG name="DRQ listing">
    </CYPRESSTAG>
    <CYPRESSTAG name="Interrupt listing">

    ------------------------------------------------------------
    Interrupt listing
    ------------------------------------------------------------

    interrupt: Name =\ADC_ACCELEROMETER:IRQ\
        PORT MAP (
            interrupt => \ADC_ACCELEROMETER:Net_2273\ );
        Properties:
        {
            int_type = "10"
        }

    interrupt: Name =\BLUE:RXInternalInterrupt\
        PORT MAP (
            interrupt => Net_421 );
        Properties:
        {
            int_type = "10"
        }

    interrupt: Name =\BLUE:TXInternalInterrupt\
        PORT MAP (
            interrupt => Net_420 );
        Properties:
        {
            int_type = "10"
        }
    </CYPRESSTAG>
</CYPRESSTAG>
<CYPRESSTAG name="Technology mapping summary" expanded>

------------------------------------------------------------
Technology mapping summary
------------------------------------------------------------

Resource Type                 : Used : Free :  Max :  % Used
============================================================
Digital clock dividers        :    2 :    2 :    4 :  50.00%
Pins                          :   10 :   26 :   36 :  27.78%
UDB Macrocells                :   27 :    5 :   32 :  84.38%
UDB Unique Pterms             :   44 :   20 :   64 :  68.75%
UDB Total Pterms              :   54 :      :      : 
UDB Datapath Cells            :    5 :   -1 :    4 : 125.00%
Error: mpr.M0014: Resource limit: Maximum number of UDB Datapath Cells exceeded (max=4, needed=5). (App=cydsfit)
UDB Status Cells              :    2 :    2 :    4 :  50.00%
            StatusI Registers :    2 
UDB Control Cells             :    2 :    2 :    4 :  50.00%
            Control Registers :    1 
                 Count7 Cells :    1 
Interrupts                    :    3 :   29 :   32 :   9.38%
Comparator/Opamp Fixed Blocks :    0 :    2 :    2 :   0.00%
SAR Fixed Blocks              :    1 :    0 :    1 : 100.00%
CSD Fixed Blocks              :    0 :    1 :    1 :   0.00%
8-bit CapSense IDACs          :    0 :    1 :    1 :   0.00%
7-bit CapSense IDACs          :    0 :    1 :    1 :   0.00%
Temperature Sensor            :    0 :    1 :    1 :   0.00%
Low Power Comparator          :    0 :    2 :    2 :   0.00%
TCPWM Blocks                  :    0 :    4 :    4 :   0.00%
Serial Communication Blocks   :    1 :    1 :    2 :  50.00%
Segment LCD Blocks            :    0 :    1 :    1 :   0.00%
</CYPRESSTAG>
Technology Mapping: Elapsed time ==> 0s.120ms
Info: mpr.M0037: Unused pieces of the design have been optimized out. See the Tech mapping section of the report file for details. (App=cydsfit)
Tech mapping phase: Elapsed time ==> 0s.163ms
</CYPRESSTAG>
<CYPRESSTAG name="Database update...">
Design database save phase: Elapsed time ==> 0s.340ms
</CYPRESSTAG>
cydsfit: Elapsed time ==> 0s.576ms
</CYPRESSTAG>
Fitter phase: Elapsed time ==> 0s.629ms
Fitter phase: Elapsed time ==> 0s.000ms
Dependency generation phase: Elapsed time ==> 0s.008ms
Cleanup phase: Elapsed time ==> 0s.001ms
