{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1669032390549 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 17.1.0 Build 590 10/25/2017 SJ Lite Edition " "Version 17.1.0 Build 590 10/25/2017 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1669032390555 ""} { "Info" "IQEXE_START_BANNER_TIME" "Mon Nov 21 20:06:30 2022 " "Processing started: Mon Nov 21 20:06:30 2022" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1669032390555 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1669032390555 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off Computer2130 -c Computer2130 " "Command: quartus_map --read_settings_files=on --write_settings_files=off Computer2130 -c Computer2130" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1669032390555 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1669032391669 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "6 6 " "Parallel compilation is enabled and will use 6 of the 6 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1669032391669 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "computer2130.bdf 1 1 " "Found 1 design units, including 1 entities, in source file computer2130.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 Computer2130 " "Found entity 1: Computer2130" {  } { { "Computer2130.bdf" "" { Schematic "D:/project/Computer2130/Computer2130.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1669032400096 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1669032400096 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "Computer2130 " "Elaborating entity \"Computer2130\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1669032400603 ""}
{ "Warning" "WGDFX_UNRESOLVED_PARAMETER" "LPM_FILE ucode.hex " "Can't find a definition for parameter LPM_FILE -- assuming ucode.hex was intended to be a quoted string" {  } { { "Computer2130.bdf" "" { Schematic "D:/project/Computer2130/Computer2130.bdf" { { 1312 768 880 1408 "inst29" "" } } } }  } 0 275006 "Can't find a definition for parameter %1!s! -- assuming %2!s! was intended to be a quoted string" 0 0 "Analysis & Synthesis" 0 -1 1669032400604 ""}
{ "Warning" "WSGN_SEARCH_FILE" "decode2_4.bdf 1 1 " "Using design file decode2_4.bdf, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 decode2_4 " "Found entity 1: decode2_4" {  } { { "decode2_4.bdf" "" { Schematic "D:/project/Computer2130/decode2_4.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1669032400637 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Analysis & Synthesis" 0 -1 1669032400637 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "decode2_4 decode2_4:inst21 " "Elaborating entity \"decode2_4\" for hierarchy \"decode2_4:inst21\"" {  } { { "Computer2130.bdf" "inst21" { Schematic "D:/project/Computer2130/Computer2130.bdf" { { 520 1328 1424 648 "inst21" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1669032400638 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "LPM_ROM LPM_ROM:inst29 " "Elaborating entity \"LPM_ROM\" for hierarchy \"LPM_ROM:inst29\"" {  } { { "Computer2130.bdf" "inst29" { Schematic "D:/project/Computer2130/Computer2130.bdf" { { 1312 768 880 1408 "inst29" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1669032400698 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "LPM_ROM:inst29 " "Elaborated megafunction instantiation \"LPM_ROM:inst29\"" {  } { { "Computer2130.bdf" "" { Schematic "D:/project/Computer2130/Computer2130.bdf" { { 1312 768 880 1408 "inst29" "" } } } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1669032400700 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "LPM_ROM:inst29 " "Instantiated megafunction \"LPM_ROM:inst29\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_FILE ucode.hex " "Parameter \"LPM_FILE\" = \"ucode.hex\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1669032400700 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_OUTDATA UNREGISTERED " "Parameter \"LPM_OUTDATA\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1669032400700 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTH 24 " "Parameter \"LPM_WIDTH\" = \"24\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1669032400700 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHAD 6 " "Parameter \"LPM_WIDTHAD\" = \"6\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1669032400700 ""}  } { { "Computer2130.bdf" "" { Schematic "D:/project/Computer2130/Computer2130.bdf" { { 1312 768 880 1408 "inst29" "" } } } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1669032400700 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altrom LPM_ROM:inst29\|altrom:srom " "Elaborating entity \"altrom\" for hierarchy \"LPM_ROM:inst29\|altrom:srom\"" {  } { { "lpm_rom.tdf" "srom" { Text "c:/intelfpga_lite/17.1/quartus/libraries/megafunctions/lpm_rom.tdf" 54 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1669032400794 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "LPM_ROM:inst29\|altrom:srom LPM_ROM:inst29 " "Elaborated megafunction instantiation \"LPM_ROM:inst29\|altrom:srom\", which is child of megafunction instantiation \"LPM_ROM:inst29\"" {  } { { "lpm_rom.tdf" "" { Text "c:/intelfpga_lite/17.1/quartus/libraries/megafunctions/lpm_rom.tdf" 54 3 0 } } { "Computer2130.bdf" "" { Schematic "D:/project/Computer2130/Computer2130.bdf" { { 1312 768 880 1408 "inst29" "" } } } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1669032400799 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram LPM_ROM:inst29\|altrom:srom\|altsyncram:rom_block " "Elaborating entity \"altsyncram\" for hierarchy \"LPM_ROM:inst29\|altrom:srom\|altsyncram:rom_block\"" {  } { { "altrom.tdf" "rom_block" { Text "c:/intelfpga_lite/17.1/quartus/libraries/megafunctions/altrom.tdf" 88 6 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1669032400910 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "LPM_ROM:inst29\|altrom:srom\|altsyncram:rom_block LPM_ROM:inst29 " "Elaborated megafunction instantiation \"LPM_ROM:inst29\|altrom:srom\|altsyncram:rom_block\", which is child of megafunction instantiation \"LPM_ROM:inst29\"" {  } { { "altrom.tdf" "" { Text "c:/intelfpga_lite/17.1/quartus/libraries/megafunctions/altrom.tdf" 88 6 0 } } { "Computer2130.bdf" "" { Schematic "D:/project/Computer2130/Computer2130.bdf" { { 1312 768 880 1408 "inst29" "" } } } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1669032400931 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_2501.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_2501.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_2501 " "Found entity 1: altsyncram_2501" {  } { { "db/altsyncram_2501.tdf" "" { Text "D:/project/Computer2130/db/altsyncram_2501.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1669032401001 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1669032401001 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_2501 LPM_ROM:inst29\|altrom:srom\|altsyncram:rom_block\|altsyncram_2501:auto_generated " "Elaborating entity \"altsyncram_2501\" for hierarchy \"LPM_ROM:inst29\|altrom:srom\|altsyncram:rom_block\|altsyncram_2501:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "c:/intelfpga_lite/17.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1669032401003 ""}
{ "Warning" "WSGN_SEARCH_FILE" "timing.bdf 1 1 " "Using design file timing.bdf, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 Timing " "Found entity 1: Timing" {  } { { "timing.bdf" "" { Schematic "D:/project/Computer2130/timing.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1669032401077 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Analysis & Synthesis" 0 -1 1669032401077 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Timing Timing:inst20 " "Elaborating entity \"Timing\" for hierarchy \"Timing:inst20\"" {  } { { "Computer2130.bdf" "inst20" { Schematic "D:/project/Computer2130/Computer2130.bdf" { { 608 240 336 736 "inst20" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1669032401079 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "21mux Timing:inst20\|21mux:inst10 " "Elaborating entity \"21mux\" for hierarchy \"Timing:inst20\|21mux:inst10\"" {  } { { "timing.bdf" "inst10" { Schematic "D:/project/Computer2130/timing.bdf" { { 184 -112 8 264 "inst10" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1669032401143 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "Timing:inst20\|21mux:inst10 " "Elaborated megafunction instantiation \"Timing:inst20\|21mux:inst10\"" {  } { { "timing.bdf" "" { Schematic "D:/project/Computer2130/timing.bdf" { { 184 -112 8 264 "inst10" "" } } } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1669032401143 ""}
{ "Warning" "WSGN_SEARCH_FILE" "uarreg.bdf 1 1 " "Using design file uarreg.bdf, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 uARReg " "Found entity 1: uARReg" {  } { { "uarreg.bdf" "" { Schematic "D:/project/Computer2130/uarreg.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1669032401190 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Analysis & Synthesis" 0 -1 1669032401190 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "uARReg uARReg:inst27 " "Elaborating entity \"uARReg\" for hierarchy \"uARReg:inst27\"" {  } { { "Computer2130.bdf" "inst27" { Schematic "D:/project/Computer2130/Computer2130.bdf" { { 1304 520 656 1432 "inst27" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1669032401191 ""}
{ "Warning" "WSGN_SEARCH_FILE" "ucontrol.bdf 1 1 " "Using design file ucontrol.bdf, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 uControl " "Found entity 1: uControl" {  } { { "ucontrol.bdf" "" { Schematic "D:/project/Computer2130/ucontrol.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1669032401227 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Analysis & Synthesis" 0 -1 1669032401227 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "uControl uControl:inst26 " "Elaborating entity \"uControl\" for hierarchy \"uControl:inst26\"" {  } { { "Computer2130.bdf" "inst26" { Schematic "D:/project/Computer2130/Computer2130.bdf" { { 1304 288 424 1464 "inst26" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1669032401229 ""}
{ "Warning" "WSGN_SEARCH_FILE" "alu2130.bdf 1 1 " "Using design file alu2130.bdf, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 alu2130 " "Found entity 1: alu2130" {  } { { "alu2130.bdf" "" { Schematic "D:/project/Computer2130/alu2130.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1669032401264 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Analysis & Synthesis" 0 -1 1669032401264 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alu2130 alu2130:inst37 " "Elaborating entity \"alu2130\" for hierarchy \"alu2130:inst37\"" {  } { { "Computer2130.bdf" "inst37" { Schematic "D:/project/Computer2130/Computer2130.bdf" { { 136 1000 1144 264 "inst37" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1669032401266 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "74181 alu2130:inst37\|74181:inst " "Elaborating entity \"74181\" for hierarchy \"alu2130:inst37\|74181:inst\"" {  } { { "alu2130.bdf" "inst" { Schematic "D:/project/Computer2130/alu2130.bdf" { { 272 752 872 528 "inst" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1669032401330 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "alu2130:inst37\|74181:inst " "Elaborated megafunction instantiation \"alu2130:inst37\|74181:inst\"" {  } { { "alu2130.bdf" "" { Schematic "D:/project/Computer2130/alu2130.bdf" { { 272 752 872 528 "inst" "" } } } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1669032401331 ""}
{ "Warning" "WSGN_SEARCH_FILE" "register2130.bdf 1 1 " "Using design file register2130.bdf, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 register2130 " "Found entity 1: register2130" {  } { { "register2130.bdf" "" { Schematic "D:/project/Computer2130/register2130.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1669032401377 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Analysis & Synthesis" 0 -1 1669032401377 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "register2130 register2130:inst24 " "Elaborating entity \"register2130\" for hierarchy \"register2130:inst24\"" {  } { { "Computer2130.bdf" "inst24" { Schematic "D:/project/Computer2130/Computer2130.bdf" { { 144 720 856 240 "inst24" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1669032401379 ""}
{ "Warning" "WSGN_SEARCH_FILE" "decodea.bdf 1 1 " "Using design file decodea.bdf, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 decodea " "Found entity 1: decodea" {  } { { "decodea.bdf" "" { Schematic "D:/project/Computer2130/decodea.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1669032401415 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Analysis & Synthesis" 0 -1 1669032401415 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "decodea decodea:inst13 " "Elaborating entity \"decodea\" for hierarchy \"decodea:inst13\"" {  } { { "Computer2130.bdf" "inst13" { Schematic "D:/project/Computer2130/Computer2130.bdf" { { 752 1328 1440 912 "inst13" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1669032401417 ""}
{ "Warning" "WSGN_SEARCH_FILE" "mux2130.v 1 1 " "Using design file mux2130.v, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 mux2130 " "Found entity 1: mux2130" {  } { { "mux2130.v" "" { Text "D:/project/Computer2130/mux2130.v" 39 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1669032401458 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Analysis & Synthesis" 0 -1 1669032401458 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mux2130 mux2130:inst1 " "Elaborating entity \"mux2130\" for hierarchy \"mux2130:inst1\"" {  } { { "Computer2130.bdf" "inst1" { Schematic "D:/project/Computer2130/Computer2130.bdf" { { 216 1304 1448 392 "inst1" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1669032401460 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lpm_mux mux2130:inst1\|lpm_mux:LPM_MUX_component " "Elaborating entity \"lpm_mux\" for hierarchy \"mux2130:inst1\|lpm_mux:LPM_MUX_component\"" {  } { { "mux2130.v" "LPM_MUX_component" { Text "D:/project/Computer2130/mux2130.v" 84 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1669032401552 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "mux2130:inst1\|lpm_mux:LPM_MUX_component " "Elaborated megafunction instantiation \"mux2130:inst1\|lpm_mux:LPM_MUX_component\"" {  } { { "mux2130.v" "" { Text "D:/project/Computer2130/mux2130.v" 84 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1669032401553 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "mux2130:inst1\|lpm_mux:LPM_MUX_component " "Instantiated megafunction \"mux2130:inst1\|lpm_mux:LPM_MUX_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_size 8 " "Parameter \"lpm_size\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1669032401553 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type LPM_MUX " "Parameter \"lpm_type\" = \"LPM_MUX\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1669032401553 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_width 8 " "Parameter \"lpm_width\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1669032401553 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_widths 3 " "Parameter \"lpm_widths\" = \"3\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1669032401553 ""}  } { { "mux2130.v" "" { Text "D:/project/Computer2130/mux2130.v" 84 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1669032401553 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/mux_mrc.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/mux_mrc.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 mux_mrc " "Found entity 1: mux_mrc" {  } { { "db/mux_mrc.tdf" "" { Text "D:/project/Computer2130/db/mux_mrc.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1669032401624 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1669032401624 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mux_mrc mux2130:inst1\|lpm_mux:LPM_MUX_component\|mux_mrc:auto_generated " "Elaborating entity \"mux_mrc\" for hierarchy \"mux2130:inst1\|lpm_mux:LPM_MUX_component\|mux_mrc:auto_generated\"" {  } { { "lpm_mux.tdf" "auto_generated" { Text "c:/intelfpga_lite/17.1/quartus/libraries/megafunctions/lpm_mux.tdf" 86 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1669032401628 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "LPM_RAM_DQ LPM_RAM_DQ:inst17 " "Elaborating entity \"LPM_RAM_DQ\" for hierarchy \"LPM_RAM_DQ:inst17\"" {  } { { "Computer2130.bdf" "inst17" { Schematic "D:/project/Computer2130/Computer2130.bdf" { { 480 744 864 592 "inst17" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1669032401731 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "LPM_RAM_DQ:inst17 " "Elaborated megafunction instantiation \"LPM_RAM_DQ:inst17\"" {  } { { "Computer2130.bdf" "" { Schematic "D:/project/Computer2130/Computer2130.bdf" { { 480 744 864 592 "inst17" "" } } } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1669032401733 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "LPM_RAM_DQ:inst17 " "Instantiated megafunction \"LPM_RAM_DQ:inst17\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_OUTDATA UNREGISTERED " "Parameter \"LPM_OUTDATA\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1669032401733 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTH 8 " "Parameter \"LPM_WIDTH\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1669032401733 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHAD 8 " "Parameter \"LPM_WIDTHAD\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1669032401733 ""}  } { { "Computer2130.bdf" "" { Schematic "D:/project/Computer2130/Computer2130.bdf" { { 480 744 864 592 "inst17" "" } } } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1669032401733 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altram LPM_RAM_DQ:inst17\|altram:sram " "Elaborating entity \"altram\" for hierarchy \"LPM_RAM_DQ:inst17\|altram:sram\"" {  } { { "lpm_ram_dq.tdf" "sram" { Text "c:/intelfpga_lite/17.1/quartus/libraries/megafunctions/lpm_ram_dq.tdf" 75 6 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1669032401824 ""}
{ "Warning" "WTDFX_ASSERTION" "altram does not support Cyclone IV E device family -- attempting best-case memory conversions, but power-up states and read during write behavior will be different for Cyclone IV E devices " "Assertion warning: altram does not support Cyclone IV E device family -- attempting best-case memory conversions, but power-up states and read during write behavior will be different for Cyclone IV E devices" {  } { { "altram.tdf" "" { Text "c:/intelfpga_lite/17.1/quartus/libraries/megafunctions/altram.tdf" 211 2 0 } } { "lpm_ram_dq.tdf" "" { Text "c:/intelfpga_lite/17.1/quartus/libraries/megafunctions/lpm_ram_dq.tdf" 75 6 0 } } { "Computer2130.bdf" "" { Schematic "D:/project/Computer2130/Computer2130.bdf" { { 480 744 864 592 "inst17" "" } } } }  } 0 287001 "Assertion warning: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1669032401828 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "LPM_RAM_DQ:inst17\|altram:sram LPM_RAM_DQ:inst17 " "Elaborated megafunction instantiation \"LPM_RAM_DQ:inst17\|altram:sram\", which is child of megafunction instantiation \"LPM_RAM_DQ:inst17\"" {  } { { "lpm_ram_dq.tdf" "" { Text "c:/intelfpga_lite/17.1/quartus/libraries/megafunctions/lpm_ram_dq.tdf" 75 6 0 } } { "Computer2130.bdf" "" { Schematic "D:/project/Computer2130/Computer2130.bdf" { { 480 744 864 592 "inst17" "" } } } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1669032401831 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram LPM_RAM_DQ:inst17\|altram:sram\|altsyncram:ram_block " "Elaborating entity \"altsyncram\" for hierarchy \"LPM_RAM_DQ:inst17\|altram:sram\|altsyncram:ram_block\"" {  } { { "altram.tdf" "ram_block" { Text "c:/intelfpga_lite/17.1/quartus/libraries/megafunctions/altram.tdf" 102 5 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1669032401852 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "LPM_RAM_DQ:inst17\|altram:sram\|altsyncram:ram_block LPM_RAM_DQ:inst17 " "Elaborated megafunction instantiation \"LPM_RAM_DQ:inst17\|altram:sram\|altsyncram:ram_block\", which is child of megafunction instantiation \"LPM_RAM_DQ:inst17\"" {  } { { "altram.tdf" "" { Text "c:/intelfpga_lite/17.1/quartus/libraries/megafunctions/altram.tdf" 102 5 0 } } { "Computer2130.bdf" "" { Schematic "D:/project/Computer2130/Computer2130.bdf" { { 480 744 864 592 "inst17" "" } } } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1669032401869 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_ap71.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_ap71.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_ap71 " "Found entity 1: altsyncram_ap71" {  } { { "db/altsyncram_ap71.tdf" "" { Text "D:/project/Computer2130/db/altsyncram_ap71.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1669032401939 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1669032401939 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_ap71 LPM_RAM_DQ:inst17\|altram:sram\|altsyncram:ram_block\|altsyncram_ap71:auto_generated " "Elaborating entity \"altsyncram_ap71\" for hierarchy \"LPM_RAM_DQ:inst17\|altram:sram\|altsyncram:ram_block\|altsyncram_ap71:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "c:/intelfpga_lite/17.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1669032401944 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "BUSMUX BUSMUX:inst22 " "Elaborating entity \"BUSMUX\" for hierarchy \"BUSMUX:inst22\"" {  } { { "Computer2130.bdf" "inst22" { Schematic "D:/project/Computer2130/Computer2130.bdf" { { 808 1008 1120 896 "inst22" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1669032402025 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "BUSMUX:inst22 " "Elaborated megafunction instantiation \"BUSMUX:inst22\"" {  } { { "Computer2130.bdf" "" { Schematic "D:/project/Computer2130/Computer2130.bdf" { { 808 1008 1120 896 "inst22" "" } } } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1669032402026 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "BUSMUX:inst22 " "Instantiated megafunction \"BUSMUX:inst22\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTH 8 " "Parameter \"WIDTH\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1669032402026 ""}  } { { "Computer2130.bdf" "" { Schematic "D:/project/Computer2130/Computer2130.bdf" { { 808 1008 1120 896 "inst22" "" } } } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1669032402026 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lpm_mux BUSMUX:inst22\|lpm_mux:\$00000 " "Elaborating entity \"lpm_mux\" for hierarchy \"BUSMUX:inst22\|lpm_mux:\$00000\"" {  } { { "busmux.tdf" "\$00000" { Text "c:/intelfpga_lite/17.1/quartus/libraries/megafunctions/busmux.tdf" 43 13 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1669032402041 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "BUSMUX:inst22\|lpm_mux:\$00000 BUSMUX:inst22 " "Elaborated megafunction instantiation \"BUSMUX:inst22\|lpm_mux:\$00000\", which is child of megafunction instantiation \"BUSMUX:inst22\"" {  } { { "busmux.tdf" "" { Text "c:/intelfpga_lite/17.1/quartus/libraries/megafunctions/busmux.tdf" 43 13 0 } } { "Computer2130.bdf" "" { Schematic "D:/project/Computer2130/Computer2130.bdf" { { 808 1008 1120 896 "inst22" "" } } } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1669032402045 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/mux_erc.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/mux_erc.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 mux_erc " "Found entity 1: mux_erc" {  } { { "db/mux_erc.tdf" "" { Text "D:/project/Computer2130/db/mux_erc.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1669032402115 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1669032402115 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mux_erc BUSMUX:inst22\|lpm_mux:\$00000\|mux_erc:auto_generated " "Elaborating entity \"mux_erc\" for hierarchy \"BUSMUX:inst22\|lpm_mux:\$00000\|mux_erc:auto_generated\"" {  } { { "lpm_mux.tdf" "auto_generated" { Text "c:/intelfpga_lite/17.1/quartus/libraries/megafunctions/lpm_mux.tdf" 86 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1669032402119 ""}
{ "Warning" "WSGN_SEARCH_FILE" "decodeb.bdf 1 1 " "Using design file decodeb.bdf, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 decodeb " "Found entity 1: decodeb" {  } { { "decodeb.bdf" "" { Schematic "D:/project/Computer2130/decodeb.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1669032402171 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Analysis & Synthesis" 0 -1 1669032402171 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "decodeb decodeb:inst23 " "Elaborating entity \"decodeb\" for hierarchy \"decodeb:inst23\"" {  } { { "Computer2130.bdf" "inst23" { Schematic "D:/project/Computer2130/Computer2130.bdf" { { 1016 1328 1440 1144 "inst23" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1669032402173 ""}
{ "Warning" "WSGN_SEARCH_FILE" "lpm_counter0.v 1 1 " "Using design file lpm_counter0.v, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 lpm_counter0 " "Found entity 1: lpm_counter0" {  } { { "lpm_counter0.v" "" { Text "D:/project/Computer2130/lpm_counter0.v" 39 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1669032402215 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Analysis & Synthesis" 0 -1 1669032402215 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lpm_counter0 lpm_counter0:inst18 " "Elaborating entity \"lpm_counter0\" for hierarchy \"lpm_counter0:inst18\"" {  } { { "Computer2130.bdf" "inst18" { Schematic "D:/project/Computer2130/Computer2130.bdf" { { 736 736 880 832 "inst18" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1669032402217 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lpm_counter lpm_counter0:inst18\|lpm_counter:LPM_COUNTER_component " "Elaborating entity \"lpm_counter\" for hierarchy \"lpm_counter0:inst18\|lpm_counter:LPM_COUNTER_component\"" {  } { { "lpm_counter0.v" "LPM_COUNTER_component" { Text "D:/project/Computer2130/lpm_counter0.v" 70 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1669032402365 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "lpm_counter0:inst18\|lpm_counter:LPM_COUNTER_component " "Elaborated megafunction instantiation \"lpm_counter0:inst18\|lpm_counter:LPM_COUNTER_component\"" {  } { { "lpm_counter0.v" "" { Text "D:/project/Computer2130/lpm_counter0.v" 70 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1669032402366 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "lpm_counter0:inst18\|lpm_counter:LPM_COUNTER_component " "Instantiated megafunction \"lpm_counter0:inst18\|lpm_counter:LPM_COUNTER_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_direction UP " "Parameter \"lpm_direction\" = \"UP\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1669032402366 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_port_updown PORT_UNUSED " "Parameter \"lpm_port_updown\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1669032402366 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type LPM_COUNTER " "Parameter \"lpm_type\" = \"LPM_COUNTER\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1669032402366 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_width 8 " "Parameter \"lpm_width\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1669032402366 ""}  } { { "lpm_counter0.v" "" { Text "D:/project/Computer2130/lpm_counter0.v" 70 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1669032402366 ""}
{ "Warning" "WTDFX_ASSERTION" "Counter will power up to an undefined state.  An asynchronous signal should be asserted before the counter reaches a known state. " "Assertion warning: Counter will power up to an undefined state.  An asynchronous signal should be asserted before the counter reaches a known state." {  } { { "db/cntr_b6j.tdf" "" { Text "D:/project/Computer2130/db/cntr_b6j.tdf" 152 2 0 } }  } 0 287001 "Assertion warning: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1669032402447 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_b6j.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cntr_b6j.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_b6j " "Found entity 1: cntr_b6j" {  } { { "db/cntr_b6j.tdf" "" { Text "D:/project/Computer2130/db/cntr_b6j.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1669032402449 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1669032402449 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cntr_b6j lpm_counter0:inst18\|lpm_counter:LPM_COUNTER_component\|cntr_b6j:auto_generated " "Elaborating entity \"cntr_b6j\" for hierarchy \"lpm_counter0:inst18\|lpm_counter:LPM_COUNTER_component\|cntr_b6j:auto_generated\"" {  } { { "lpm_counter.tdf" "auto_generated" { Text "c:/intelfpga_lite/17.1/quartus/libraries/megafunctions/lpm_counter.tdf" 258 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1669032402453 ""}
{ "Warning" "WSGN_SEARCH_FILE" "decodec.bdf 1 1 " "Using design file decodec.bdf, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 decodec " "Found entity 1: decodec" {  } { { "decodec.bdf" "" { Schematic "D:/project/Computer2130/decodec.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1669032402519 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Analysis & Synthesis" 0 -1 1669032402519 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "decodec decodec:inst25 " "Elaborating entity \"decodec\" for hierarchy \"decodec:inst25\"" {  } { { "Computer2130.bdf" "inst25" { Schematic "D:/project/Computer2130/Computer2130.bdf" { { 1328 1328 1424 1456 "inst25" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1669032402522 ""}
{ "Warning" "WSGN_SEARCH_FILE" "registers_3.bdf 1 1 " "Using design file registers_3.bdf, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 Registers_3 " "Found entity 1: Registers_3" {  } { { "registers_3.bdf" "" { Schematic "D:/project/Computer2130/registers_3.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1669032402560 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Analysis & Synthesis" 0 -1 1669032402560 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Registers_3 Registers_3:inst2 " "Elaborating entity \"Registers_3\" for hierarchy \"Registers_3:inst2\"" {  } { { "Computer2130.bdf" "inst2" { Schematic "D:/project/Computer2130/Computer2130.bdf" { { 192 288 432 320 "inst2" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1669032402563 ""}
{ "Warning" "WSGN_SEARCH_FILE" "regcontrol.bdf 1 1 " "Using design file regcontrol.bdf, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 RegControl " "Found entity 1: RegControl" {  } { { "regcontrol.bdf" "" { Schematic "D:/project/Computer2130/regcontrol.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1669032402610 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Analysis & Synthesis" 0 -1 1669032402610 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "RegControl RegControl:inst " "Elaborating entity \"RegControl\" for hierarchy \"RegControl:inst\"" {  } { { "Computer2130.bdf" "inst" { Schematic "D:/project/Computer2130/Computer2130.bdf" { { 224 112 224 352 "inst" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1669032402613 ""}
{ "Warning" "WSGN_SEARCH_FILE" "sheft.vhd 2 1 " "Using design file sheft.vhd, which is not specified as a design file for the current project, but contains definitions for 2 design units and 1 entities in project" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 SHEFT-behav " "Found design unit 1: SHEFT-behav" {  } { { "sheft.vhd" "" { Text "D:/project/Computer2130/sheft.vhd" 11 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1669032403074 ""} { "Info" "ISGN_ENTITY_NAME" "1 SHEFT " "Found entity 1: SHEFT" {  } { { "sheft.vhd" "" { Text "D:/project/Computer2130/sheft.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1669032403074 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Analysis & Synthesis" 0 -1 1669032403074 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "SHEFT SHEFT:inst16 " "Elaborating entity \"SHEFT\" for hierarchy \"SHEFT:inst16\"" {  } { { "Computer2130.bdf" "inst16" { Schematic "D:/project/Computer2130/Computer2130.bdf" { { -40 1408 1560 104 "inst16" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1669032403097 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "74148 74148:inst19 " "Elaborating entity \"74148\" for hierarchy \"74148:inst19\"" {  } { { "Computer2130.bdf" "inst19" { Schematic "D:/project/Computer2130/Computer2130.bdf" { { 416 224 344 592 "inst19" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1669032403170 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "74148:inst19 " "Elaborated megafunction instantiation \"74148:inst19\"" {  } { { "Computer2130.bdf" "" { Schematic "D:/project/Computer2130/Computer2130.bdf" { { 416 224 344 592 "inst19" "" } } } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1669032403171 ""}
{ "Info" "IMLS_MLS_IGNORED_SUMMARY" "38 " "Ignored 38 buffer(s)" { { "Info" "IMLS_MLS_IGNORED_CARRY" "8 " "Ignored 8 CARRY buffer(s)" {  } {  } 0 13015 "Ignored %1!d! CARRY buffer(s)" 0 0 "Design Software" 0 -1 1669032403405 ""} { "Info" "IMLS_MLS_IGNORED_SOFT" "30 " "Ignored 30 SOFT buffer(s)" {  } {  } 0 13019 "Ignored %1!d! SOFT buffer(s)" 0 0 "Design Software" 0 -1 1669032403405 ""}  } {  } 0 13014 "Ignored %1!d! buffer(s)" 0 0 "Analysis & Synthesis" 0 -1 1669032403405 ""}
{ "Warning" "WMLS_OPT_REMOVED_ALWAYS_ENABLED_TRI_HDR" "" "Always-enabled tri-state buffer(s) removed" { { "Warning" "WMLS_OPT_REMOVED_ALWAYS_ENABLED_TRI" "lpm_rom:inst29\|otri\[16\] M\[16\] " "Converted the fanout from the always-enabled tri-state buffer \"lpm_rom:inst29\|otri\[16\]\" to the node \"M\[16\]\" into a wire" {  } { { "lpm_rom.tdf" "" { Text "c:/intelfpga_lite/17.1/quartus/libraries/megafunctions/lpm_rom.tdf" 67 6 0 } }  } 0 13045 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "Design Software" 0 -1 1669032403929 ""} { "Warning" "WMLS_OPT_REMOVED_ALWAYS_ENABLED_TRI" "lpm_rom:inst29\|otri\[15\] M\[15\] " "Converted the fanout from the always-enabled tri-state buffer \"lpm_rom:inst29\|otri\[15\]\" to the node \"M\[15\]\" into a wire" {  } { { "lpm_rom.tdf" "" { Text "c:/intelfpga_lite/17.1/quartus/libraries/megafunctions/lpm_rom.tdf" 67 6 0 } }  } 0 13045 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "Design Software" 0 -1 1669032403929 ""} { "Warning" "WMLS_OPT_REMOVED_ALWAYS_ENABLED_TRI" "lpm_rom:inst29\|otri\[23\] M\[23\] " "Converted the fanout from the always-enabled tri-state buffer \"lpm_rom:inst29\|otri\[23\]\" to the node \"M\[23\]\" into a wire" {  } { { "lpm_rom.tdf" "" { Text "c:/intelfpga_lite/17.1/quartus/libraries/megafunctions/lpm_rom.tdf" 67 6 0 } }  } 0 13045 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "Design Software" 0 -1 1669032403929 ""} { "Warning" "WMLS_OPT_REMOVED_ALWAYS_ENABLED_TRI" "lpm_rom:inst29\|otri\[22\] M\[22\] " "Converted the fanout from the always-enabled tri-state buffer \"lpm_rom:inst29\|otri\[22\]\" to the node \"M\[22\]\" into a wire" {  } { { "lpm_rom.tdf" "" { Text "c:/intelfpga_lite/17.1/quartus/libraries/megafunctions/lpm_rom.tdf" 67 6 0 } }  } 0 13045 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "Design Software" 0 -1 1669032403929 ""} { "Warning" "WMLS_OPT_REMOVED_ALWAYS_ENABLED_TRI" "lpm_rom:inst29\|otri\[21\] M\[21\] " "Converted the fanout from the always-enabled tri-state buffer \"lpm_rom:inst29\|otri\[21\]\" to the node \"M\[21\]\" into a wire" {  } { { "lpm_rom.tdf" "" { Text "c:/intelfpga_lite/17.1/quartus/libraries/megafunctions/lpm_rom.tdf" 67 6 0 } }  } 0 13045 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "Design Software" 0 -1 1669032403929 ""} { "Warning" "WMLS_OPT_REMOVED_ALWAYS_ENABLED_TRI" "lpm_rom:inst29\|otri\[20\] M\[20\] " "Converted the fanout from the always-enabled tri-state buffer \"lpm_rom:inst29\|otri\[20\]\" to the node \"M\[20\]\" into a wire" {  } { { "lpm_rom.tdf" "" { Text "c:/intelfpga_lite/17.1/quartus/libraries/megafunctions/lpm_rom.tdf" 67 6 0 } }  } 0 13045 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "Design Software" 0 -1 1669032403929 ""} { "Warning" "WMLS_OPT_REMOVED_ALWAYS_ENABLED_TRI" "lpm_rom:inst29\|otri\[19\] M\[19\] " "Converted the fanout from the always-enabled tri-state buffer \"lpm_rom:inst29\|otri\[19\]\" to the node \"M\[19\]\" into a wire" {  } { { "lpm_rom.tdf" "" { Text "c:/intelfpga_lite/17.1/quartus/libraries/megafunctions/lpm_rom.tdf" 67 6 0 } }  } 0 13045 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "Design Software" 0 -1 1669032403929 ""} { "Warning" "WMLS_OPT_REMOVED_ALWAYS_ENABLED_TRI" "lpm_rom:inst29\|otri\[18\] M\[18\] " "Converted the fanout from the always-enabled tri-state buffer \"lpm_rom:inst29\|otri\[18\]\" to the node \"M\[18\]\" into a wire" {  } { { "lpm_rom.tdf" "" { Text "c:/intelfpga_lite/17.1/quartus/libraries/megafunctions/lpm_rom.tdf" 67 6 0 } }  } 0 13045 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "Design Software" 0 -1 1669032403929 ""} { "Warning" "WMLS_OPT_REMOVED_ALWAYS_ENABLED_TRI" "lpm_rom:inst29\|otri\[17\] M\[17\] " "Converted the fanout from the always-enabled tri-state buffer \"lpm_rom:inst29\|otri\[17\]\" to the node \"M\[17\]\" into a wire" {  } { { "lpm_rom.tdf" "" { Text "c:/intelfpga_lite/17.1/quartus/libraries/megafunctions/lpm_rom.tdf" 67 6 0 } }  } 0 13045 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "Design Software" 0 -1 1669032403929 ""} { "Warning" "WMLS_OPT_REMOVED_ALWAYS_ENABLED_TRI" "lpm_rom:inst29\|otri\[14\] M\[14\] " "Converted the fanout from the always-enabled tri-state buffer \"lpm_rom:inst29\|otri\[14\]\" to the node \"M\[14\]\" into a wire" {  } { { "lpm_rom.tdf" "" { Text "c:/intelfpga_lite/17.1/quartus/libraries/megafunctions/lpm_rom.tdf" 67 6 0 } }  } 0 13045 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "Design Software" 0 -1 1669032403929 ""} { "Warning" "WMLS_OPT_REMOVED_ALWAYS_ENABLED_TRI" "lpm_rom:inst29\|otri\[13\] M\[13\] " "Converted the fanout from the always-enabled tri-state buffer \"lpm_rom:inst29\|otri\[13\]\" to the node \"M\[13\]\" into a wire" {  } { { "lpm_rom.tdf" "" { Text "c:/intelfpga_lite/17.1/quartus/libraries/megafunctions/lpm_rom.tdf" 67 6 0 } }  } 0 13045 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "Design Software" 0 -1 1669032403929 ""} { "Warning" "WMLS_OPT_REMOVED_ALWAYS_ENABLED_TRI" "lpm_rom:inst29\|otri\[12\] M\[12\] " "Converted the fanout from the always-enabled tri-state buffer \"lpm_rom:inst29\|otri\[12\]\" to the node \"M\[12\]\" into a wire" {  } { { "lpm_rom.tdf" "" { Text "c:/intelfpga_lite/17.1/quartus/libraries/megafunctions/lpm_rom.tdf" 67 6 0 } }  } 0 13045 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "Design Software" 0 -1 1669032403929 ""} { "Warning" "WMLS_OPT_REMOVED_ALWAYS_ENABLED_TRI" "lpm_rom:inst29\|otri\[11\] M\[11\] " "Converted the fanout from the always-enabled tri-state buffer \"lpm_rom:inst29\|otri\[11\]\" to the node \"M\[11\]\" into a wire" {  } { { "lpm_rom.tdf" "" { Text "c:/intelfpga_lite/17.1/quartus/libraries/megafunctions/lpm_rom.tdf" 67 6 0 } }  } 0 13045 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "Design Software" 0 -1 1669032403929 ""} { "Warning" "WMLS_OPT_REMOVED_ALWAYS_ENABLED_TRI" "lpm_rom:inst29\|otri\[10\] M\[10\] " "Converted the fanout from the always-enabled tri-state buffer \"lpm_rom:inst29\|otri\[10\]\" to the node \"M\[10\]\" into a wire" {  } { { "lpm_rom.tdf" "" { Text "c:/intelfpga_lite/17.1/quartus/libraries/megafunctions/lpm_rom.tdf" 67 6 0 } }  } 0 13045 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "Design Software" 0 -1 1669032403929 ""} { "Warning" "WMLS_OPT_REMOVED_ALWAYS_ENABLED_TRI" "lpm_rom:inst29\|otri\[9\] M\[9\] " "Converted the fanout from the always-enabled tri-state buffer \"lpm_rom:inst29\|otri\[9\]\" to the node \"M\[9\]\" into a wire" {  } { { "lpm_rom.tdf" "" { Text "c:/intelfpga_lite/17.1/quartus/libraries/megafunctions/lpm_rom.tdf" 67 6 0 } }  } 0 13045 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "Design Software" 0 -1 1669032403929 ""} { "Warning" "WMLS_OPT_REMOVED_ALWAYS_ENABLED_TRI" "lpm_rom:inst29\|otri\[8\] M\[8\] " "Converted the fanout from the always-enabled tri-state buffer \"lpm_rom:inst29\|otri\[8\]\" to the node \"M\[8\]\" into a wire" {  } { { "lpm_rom.tdf" "" { Text "c:/intelfpga_lite/17.1/quartus/libraries/megafunctions/lpm_rom.tdf" 67 6 0 } }  } 0 13045 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "Design Software" 0 -1 1669032403929 ""} { "Warning" "WMLS_OPT_REMOVED_ALWAYS_ENABLED_TRI" "lpm_rom:inst29\|otri\[7\] M\[7\] " "Converted the fanout from the always-enabled tri-state buffer \"lpm_rom:inst29\|otri\[7\]\" to the node \"M\[7\]\" into a wire" {  } { { "lpm_rom.tdf" "" { Text "c:/intelfpga_lite/17.1/quartus/libraries/megafunctions/lpm_rom.tdf" 67 6 0 } }  } 0 13045 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "Design Software" 0 -1 1669032403929 ""} { "Warning" "WMLS_OPT_REMOVED_ALWAYS_ENABLED_TRI" "lpm_rom:inst29\|otri\[6\] M\[6\] " "Converted the fanout from the always-enabled tri-state buffer \"lpm_rom:inst29\|otri\[6\]\" to the node \"M\[6\]\" into a wire" {  } { { "lpm_rom.tdf" "" { Text "c:/intelfpga_lite/17.1/quartus/libraries/megafunctions/lpm_rom.tdf" 67 6 0 } }  } 0 13045 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "Design Software" 0 -1 1669032403929 ""} { "Warning" "WMLS_OPT_REMOVED_ALWAYS_ENABLED_TRI" "lpm_rom:inst29\|otri\[5\] M\[5\] " "Converted the fanout from the always-enabled tri-state buffer \"lpm_rom:inst29\|otri\[5\]\" to the node \"M\[5\]\" into a wire" {  } { { "lpm_rom.tdf" "" { Text "c:/intelfpga_lite/17.1/quartus/libraries/megafunctions/lpm_rom.tdf" 67 6 0 } }  } 0 13045 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "Design Software" 0 -1 1669032403929 ""} { "Warning" "WMLS_OPT_REMOVED_ALWAYS_ENABLED_TRI" "lpm_rom:inst29\|otri\[4\] M\[4\] " "Converted the fanout from the always-enabled tri-state buffer \"lpm_rom:inst29\|otri\[4\]\" to the node \"M\[4\]\" into a wire" {  } { { "lpm_rom.tdf" "" { Text "c:/intelfpga_lite/17.1/quartus/libraries/megafunctions/lpm_rom.tdf" 67 6 0 } }  } 0 13045 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "Design Software" 0 -1 1669032403929 ""} { "Warning" "WMLS_OPT_REMOVED_ALWAYS_ENABLED_TRI" "lpm_rom:inst29\|otri\[3\] M\[3\] " "Converted the fanout from the always-enabled tri-state buffer \"lpm_rom:inst29\|otri\[3\]\" to the node \"M\[3\]\" into a wire" {  } { { "lpm_rom.tdf" "" { Text "c:/intelfpga_lite/17.1/quartus/libraries/megafunctions/lpm_rom.tdf" 67 6 0 } }  } 0 13045 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "Design Software" 0 -1 1669032403929 ""} { "Warning" "WMLS_OPT_REMOVED_ALWAYS_ENABLED_TRI" "lpm_rom:inst29\|otri\[2\] M\[2\] " "Converted the fanout from the always-enabled tri-state buffer \"lpm_rom:inst29\|otri\[2\]\" to the node \"M\[2\]\" into a wire" {  } { { "lpm_rom.tdf" "" { Text "c:/intelfpga_lite/17.1/quartus/libraries/megafunctions/lpm_rom.tdf" 67 6 0 } }  } 0 13045 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "Design Software" 0 -1 1669032403929 ""} { "Warning" "WMLS_OPT_REMOVED_ALWAYS_ENABLED_TRI" "lpm_rom:inst29\|otri\[1\] M\[1\] " "Converted the fanout from the always-enabled tri-state buffer \"lpm_rom:inst29\|otri\[1\]\" to the node \"M\[1\]\" into a wire" {  } { { "lpm_rom.tdf" "" { Text "c:/intelfpga_lite/17.1/quartus/libraries/megafunctions/lpm_rom.tdf" 67 6 0 } }  } 0 13045 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "Design Software" 0 -1 1669032403929 ""} { "Warning" "WMLS_OPT_REMOVED_ALWAYS_ENABLED_TRI" "lpm_rom:inst29\|otri\[0\] M\[0\] " "Converted the fanout from the always-enabled tri-state buffer \"lpm_rom:inst29\|otri\[0\]\" to the node \"M\[0\]\" into a wire" {  } { { "lpm_rom.tdf" "" { Text "c:/intelfpga_lite/17.1/quartus/libraries/megafunctions/lpm_rom.tdf" 67 6 0 } }  } 0 13045 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "Design Software" 0 -1 1669032403929 ""} { "Warning" "WMLS_OPT_REMOVED_ALWAYS_ENABLED_TRI" "lpm_rom:inst29\|otri\[5\] uARReg:inst27\|inst45 " "Converted the fanout from the always-enabled tri-state buffer \"lpm_rom:inst29\|otri\[5\]\" to the node \"uARReg:inst27\|inst45\" into a wire" {  } { { "lpm_rom.tdf" "" { Text "c:/intelfpga_lite/17.1/quartus/libraries/megafunctions/lpm_rom.tdf" 67 6 0 } }  } 0 13045 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "Design Software" 0 -1 1669032403929 ""} { "Warning" "WMLS_OPT_REMOVED_ALWAYS_ENABLED_TRI" "lpm_rom:inst29\|otri\[4\] uARReg:inst27\|inst44 " "Converted the fanout from the always-enabled tri-state buffer \"lpm_rom:inst29\|otri\[4\]\" to the node \"uARReg:inst27\|inst44\" into a wire" {  } { { "lpm_rom.tdf" "" { Text "c:/intelfpga_lite/17.1/quartus/libraries/megafunctions/lpm_rom.tdf" 67 6 0 } }  } 0 13045 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "Design Software" 0 -1 1669032403929 ""} { "Warning" "WMLS_OPT_REMOVED_ALWAYS_ENABLED_TRI" "lpm_rom:inst29\|otri\[3\] uARReg:inst27\|inst43 " "Converted the fanout from the always-enabled tri-state buffer \"lpm_rom:inst29\|otri\[3\]\" to the node \"uARReg:inst27\|inst43\" into a wire" {  } { { "lpm_rom.tdf" "" { Text "c:/intelfpga_lite/17.1/quartus/libraries/megafunctions/lpm_rom.tdf" 67 6 0 } }  } 0 13045 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "Design Software" 0 -1 1669032403929 ""} { "Warning" "WMLS_OPT_REMOVED_ALWAYS_ENABLED_TRI" "lpm_rom:inst29\|otri\[2\] uARReg:inst27\|inst42 " "Converted the fanout from the always-enabled tri-state buffer \"lpm_rom:inst29\|otri\[2\]\" to the node \"uARReg:inst27\|inst42\" into a wire" {  } { { "lpm_rom.tdf" "" { Text "c:/intelfpga_lite/17.1/quartus/libraries/megafunctions/lpm_rom.tdf" 67 6 0 } }  } 0 13045 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "Design Software" 0 -1 1669032403929 ""} { "Warning" "WMLS_OPT_REMOVED_ALWAYS_ENABLED_TRI" "lpm_rom:inst29\|otri\[1\] uARReg:inst27\|inst41 " "Converted the fanout from the always-enabled tri-state buffer \"lpm_rom:inst29\|otri\[1\]\" to the node \"uARReg:inst27\|inst41\" into a wire" {  } { { "lpm_rom.tdf" "" { Text "c:/intelfpga_lite/17.1/quartus/libraries/megafunctions/lpm_rom.tdf" 67 6 0 } }  } 0 13045 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "Design Software" 0 -1 1669032403929 ""} { "Warning" "WMLS_OPT_REMOVED_ALWAYS_ENABLED_TRI" "lpm_rom:inst29\|otri\[0\] uARReg:inst27\|inst40 " "Converted the fanout from the always-enabled tri-state buffer \"lpm_rom:inst29\|otri\[0\]\" to the node \"uARReg:inst27\|inst40\" into a wire" {  } { { "lpm_rom.tdf" "" { Text "c:/intelfpga_lite/17.1/quartus/libraries/megafunctions/lpm_rom.tdf" 67 6 0 } }  } 0 13045 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "Design Software" 0 -1 1669032403929 ""}  } {  } 0 13044 "Always-enabled tri-state buffer(s) removed" 0 0 "Analysis & Synthesis" 0 -1 1669032403929 ""}
{ "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR_HDR" "" "Tri-state node(s) do not directly drive top-level pin(s)" { { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "lpm_rom:inst29\|otri\[16\] decode2_4:inst21\|inst6 " "Converted the fan-out from the tri-state buffer \"lpm_rom:inst29\|otri\[16\]\" to the node \"decode2_4:inst21\|inst6\" into an OR gate" {  } { { "lpm_rom.tdf" "" { Text "c:/intelfpga_lite/17.1/quartus/libraries/megafunctions/lpm_rom.tdf" 67 6 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Design Software" 0 -1 1669032403930 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "lpm_rom:inst29\|otri\[15\] decode2_4:inst21\|inst7 " "Converted the fan-out from the tri-state buffer \"lpm_rom:inst29\|otri\[15\]\" to the node \"decode2_4:inst21\|inst7\" into an OR gate" {  } { { "lpm_rom.tdf" "" { Text "c:/intelfpga_lite/17.1/quartus/libraries/megafunctions/lpm_rom.tdf" 67 6 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Design Software" 0 -1 1669032403930 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "lpm_rom:inst29\|otri\[23\] alu2130:inst37\|74181:inst1\|46 " "Converted the fan-out from the tri-state buffer \"lpm_rom:inst29\|otri\[23\]\" to the node \"alu2130:inst37\|74181:inst1\|46\" into an OR gate" {  } { { "lpm_rom.tdf" "" { Text "c:/intelfpga_lite/17.1/quartus/libraries/megafunctions/lpm_rom.tdf" 67 6 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Design Software" 0 -1 1669032403930 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "lpm_rom:inst29\|otri\[22\] alu2130:inst37\|74181:inst1\|46 " "Converted the fan-out from the tri-state buffer \"lpm_rom:inst29\|otri\[22\]\" to the node \"alu2130:inst37\|74181:inst1\|46\" into an OR gate" {  } { { "lpm_rom.tdf" "" { Text "c:/intelfpga_lite/17.1/quartus/libraries/megafunctions/lpm_rom.tdf" 67 6 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Design Software" 0 -1 1669032403930 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "lpm_rom:inst29\|otri\[21\] alu2130:inst37\|74181:inst\|12 " "Converted the fan-out from the tri-state buffer \"lpm_rom:inst29\|otri\[21\]\" to the node \"alu2130:inst37\|74181:inst\|12\" into an OR gate" {  } { { "lpm_rom.tdf" "" { Text "c:/intelfpga_lite/17.1/quartus/libraries/megafunctions/lpm_rom.tdf" 67 6 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Design Software" 0 -1 1669032403930 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "lpm_rom:inst29\|otri\[20\] alu2130:inst37\|74181:inst\|11 " "Converted the fan-out from the tri-state buffer \"lpm_rom:inst29\|otri\[20\]\" to the node \"alu2130:inst37\|74181:inst\|11\" into an OR gate" {  } { { "lpm_rom.tdf" "" { Text "c:/intelfpga_lite/17.1/quartus/libraries/megafunctions/lpm_rom.tdf" 67 6 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Design Software" 0 -1 1669032403930 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "lpm_rom:inst29\|otri\[19\] alu2130:inst37\|74181:inst1\|66 " "Converted the fan-out from the tri-state buffer \"lpm_rom:inst29\|otri\[19\]\" to the node \"alu2130:inst37\|74181:inst1\|66\" into an OR gate" {  } { { "lpm_rom.tdf" "" { Text "c:/intelfpga_lite/17.1/quartus/libraries/megafunctions/lpm_rom.tdf" 67 6 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Design Software" 0 -1 1669032403930 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "lpm_rom:inst29\|otri\[18\] alu2130:inst37\|74181:inst1\|66 " "Converted the fan-out from the tri-state buffer \"lpm_rom:inst29\|otri\[18\]\" to the node \"alu2130:inst37\|74181:inst1\|66\" into an OR gate" {  } { { "lpm_rom.tdf" "" { Text "c:/intelfpga_lite/17.1/quartus/libraries/megafunctions/lpm_rom.tdf" 67 6 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Design Software" 0 -1 1669032403930 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "lpm_rom:inst29\|otri\[17\] lpm_ram_dq:inst17\|altram:sram\|altsyncram:ram_block\|altsyncram_ap71:auto_generated\|q_a\[0\] " "Converted the fan-out from the tri-state buffer \"lpm_rom:inst29\|otri\[17\]\" to the node \"lpm_ram_dq:inst17\|altram:sram\|altsyncram:ram_block\|altsyncram_ap71:auto_generated\|q_a\[0\]\" into an OR gate" {  } { { "lpm_rom.tdf" "" { Text "c:/intelfpga_lite/17.1/quartus/libraries/megafunctions/lpm_rom.tdf" 67 6 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Design Software" 0 -1 1669032403930 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "lpm_rom:inst29\|otri\[14\] decodea:inst13\|inst " "Converted the fan-out from the tri-state buffer \"lpm_rom:inst29\|otri\[14\]\" to the node \"decodea:inst13\|inst\" into an OR gate" {  } { { "lpm_rom.tdf" "" { Text "c:/intelfpga_lite/17.1/quartus/libraries/megafunctions/lpm_rom.tdf" 67 6 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Design Software" 0 -1 1669032403930 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "lpm_rom:inst29\|otri\[13\] decodea:inst13\|inst " "Converted the fan-out from the tri-state buffer \"lpm_rom:inst29\|otri\[13\]\" to the node \"decodea:inst13\|inst\" into an OR gate" {  } { { "lpm_rom.tdf" "" { Text "c:/intelfpga_lite/17.1/quartus/libraries/megafunctions/lpm_rom.tdf" 67 6 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Design Software" 0 -1 1669032403930 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "lpm_rom:inst29\|otri\[12\] decodea:inst13\|inst " "Converted the fan-out from the tri-state buffer \"lpm_rom:inst29\|otri\[12\]\" to the node \"decodea:inst13\|inst\" into an OR gate" {  } { { "lpm_rom.tdf" "" { Text "c:/intelfpga_lite/17.1/quartus/libraries/megafunctions/lpm_rom.tdf" 67 6 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Design Software" 0 -1 1669032403930 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "lpm_rom:inst29\|otri\[11\] decodeb:inst23\|inst " "Converted the fan-out from the tri-state buffer \"lpm_rom:inst29\|otri\[11\]\" to the node \"decodeb:inst23\|inst\" into an OR gate" {  } { { "lpm_rom.tdf" "" { Text "c:/intelfpga_lite/17.1/quartus/libraries/megafunctions/lpm_rom.tdf" 67 6 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Design Software" 0 -1 1669032403930 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "lpm_rom:inst29\|otri\[10\] decodeb:inst23\|inst " "Converted the fan-out from the tri-state buffer \"lpm_rom:inst29\|otri\[10\]\" to the node \"decodeb:inst23\|inst\" into an OR gate" {  } { { "lpm_rom.tdf" "" { Text "c:/intelfpga_lite/17.1/quartus/libraries/megafunctions/lpm_rom.tdf" 67 6 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Design Software" 0 -1 1669032403930 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "lpm_rom:inst29\|otri\[9\] decodeb:inst23\|inst " "Converted the fan-out from the tri-state buffer \"lpm_rom:inst29\|otri\[9\]\" to the node \"decodeb:inst23\|inst\" into an OR gate" {  } { { "lpm_rom.tdf" "" { Text "c:/intelfpga_lite/17.1/quartus/libraries/megafunctions/lpm_rom.tdf" 67 6 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Design Software" 0 -1 1669032403930 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "lpm_rom:inst29\|otri\[8\] decodec:inst25\|inst " "Converted the fan-out from the tri-state buffer \"lpm_rom:inst29\|otri\[8\]\" to the node \"decodec:inst25\|inst\" into an OR gate" {  } { { "lpm_rom.tdf" "" { Text "c:/intelfpga_lite/17.1/quartus/libraries/megafunctions/lpm_rom.tdf" 67 6 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Design Software" 0 -1 1669032403930 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "lpm_rom:inst29\|otri\[7\] decodec:inst25\|inst " "Converted the fan-out from the tri-state buffer \"lpm_rom:inst29\|otri\[7\]\" to the node \"decodec:inst25\|inst\" into an OR gate" {  } { { "lpm_rom.tdf" "" { Text "c:/intelfpga_lite/17.1/quartus/libraries/megafunctions/lpm_rom.tdf" 67 6 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Design Software" 0 -1 1669032403930 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "lpm_rom:inst29\|otri\[6\] decodec:inst25\|inst " "Converted the fan-out from the tri-state buffer \"lpm_rom:inst29\|otri\[6\]\" to the node \"decodec:inst25\|inst\" into an OR gate" {  } { { "lpm_rom.tdf" "" { Text "c:/intelfpga_lite/17.1/quartus/libraries/megafunctions/lpm_rom.tdf" 67 6 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Design Software" 0 -1 1669032403930 ""}  } {  } 0 13046 "Tri-state node(s) do not directly drive top-level pin(s)" 0 0 "Analysis & Synthesis" 0 -1 1669032403930 ""}
{ "Warning" "WMLS_MLS_CREATED_ALOAD_CCT" "" "Presettable and clearable registers converted to equivalent circuits with latches. Registers power-up to an undefined state, and DEVCLRn places the registers in an undefined state." { { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "uARReg:inst27\|inst44 uARReg:inst27\|inst44~_emulated uARReg:inst27\|inst44~1 " "Register \"uARReg:inst27\|inst44\" is converted into an equivalent circuit using register \"uARReg:inst27\|inst44~_emulated\" and latch \"uARReg:inst27\|inst44~1\"" {  } { { "uarreg.bdf" "" { Schematic "D:/project/Computer2130/uarreg.bdf" { { 144 536 600 224 "inst44" "" } } } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1669032403932 "|Computer2130|uARReg:inst27|inst44"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "uARReg:inst27\|inst43 uARReg:inst27\|inst43~_emulated uARReg:inst27\|inst43~1 " "Register \"uARReg:inst27\|inst43\" is converted into an equivalent circuit using register \"uARReg:inst27\|inst43~_emulated\" and latch \"uARReg:inst27\|inst43~1\"" {  } { { "uarreg.bdf" "" { Schematic "D:/project/Computer2130/uarreg.bdf" { { 24 536 600 104 "inst43" "" } } } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1669032403932 "|Computer2130|uARReg:inst27|inst43"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "uARReg:inst27\|inst42 uARReg:inst27\|inst42~_emulated uARReg:inst27\|inst42~1 " "Register \"uARReg:inst27\|inst42\" is converted into an equivalent circuit using register \"uARReg:inst27\|inst42~_emulated\" and latch \"uARReg:inst27\|inst42~1\"" {  } { { "uarreg.bdf" "" { Schematic "D:/project/Computer2130/uarreg.bdf" { { 272 368 432 352 "inst42" "" } } } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1669032403932 "|Computer2130|uARReg:inst27|inst42"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "uARReg:inst27\|inst41 uARReg:inst27\|inst41~_emulated uARReg:inst27\|inst41~1 " "Register \"uARReg:inst27\|inst41\" is converted into an equivalent circuit using register \"uARReg:inst27\|inst41~_emulated\" and latch \"uARReg:inst27\|inst41~1\"" {  } { { "uarreg.bdf" "" { Schematic "D:/project/Computer2130/uarreg.bdf" { { 144 368 432 224 "inst41" "" } } } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1669032403932 "|Computer2130|uARReg:inst27|inst41"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "uARReg:inst27\|inst40 uARReg:inst27\|inst40~_emulated uARReg:inst27\|inst40~1 " "Register \"uARReg:inst27\|inst40\" is converted into an equivalent circuit using register \"uARReg:inst27\|inst40~_emulated\" and latch \"uARReg:inst27\|inst40~1\"" {  } { { "uarreg.bdf" "" { Schematic "D:/project/Computer2130/uarreg.bdf" { { 24 368 432 104 "inst40" "" } } } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1669032403932 "|Computer2130|uARReg:inst27|inst40"}  } {  } 0 13004 "Presettable and clearable registers converted to equivalent circuits with latches. Registers power-up to an undefined state, and DEVCLRn places the registers in an undefined state." 0 0 "Analysis & Synthesis" 0 -1 1669032403932 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Analysis & Synthesis" 0 -1 1669032404088 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1669032404789 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1669032404789 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "422 " "Implemented 422 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "13 " "Implemented 13 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1669032404952 ""} { "Info" "ICUT_CUT_TM_OPINS" "93 " "Implemented 93 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1669032404952 ""} { "Info" "ICUT_CUT_TM_LCELLS" "284 " "Implemented 284 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1669032404952 ""} { "Info" "ICUT_CUT_TM_RAMS" "32 " "Implemented 32 RAM segments" {  } {  } 0 21064 "Implemented %1!d! RAM segments" 0 0 "Design Software" 0 -1 1669032404952 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1669032404952 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 74 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 74 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4826 " "Peak virtual memory: 4826 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1669032404967 ""} { "Info" "IQEXE_END_BANNER_TIME" "Mon Nov 21 20:06:44 2022 " "Processing ended: Mon Nov 21 20:06:44 2022" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1669032404967 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:14 " "Elapsed time: 00:00:14" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1669032404967 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:24 " "Total CPU time (on all processors): 00:00:24" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1669032404967 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1669032404967 ""}
