Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
----------------------------------------------------------------------------------------
| Tool Version : Vivado v.2022.1 (win64) Build 3526262 Mon Apr 18 15:48:16 MDT 2022
| Date         : Fri Dec  9 18:45:01 2022
| Host         : CSE-P07-2165-51 running 64-bit major release  (build 9200)
| Command      : report_control_sets -verbose -file Alarm_Clock_control_sets_placed.rpt
| Design       : Alarm_Clock
| Device       : xc7a35t
----------------------------------------------------------------------------------------

Control Set Information

Table of Contents
-----------------
1. Summary
2. Histogram
3. Flip-Flop Distribution
4. Detailed Control Set Information

1. Summary
----------

+----------------------------------------------------------+-------+
|                          Status                          | Count |
+----------------------------------------------------------+-------+
| Total control sets                                       |    53 |
|    Minimum number of control sets                        |    53 |
|    Addition due to synthesis replication                 |     0 |
|    Addition due to physical synthesis replication        |     0 |
| Unused register locations in slices containing registers |   339 |
+----------------------------------------------------------+-------+
* Control sets can be merged at opt_design using control_set_merge or merge_equivalent_drivers
** Run report_qor_suggestions for automated merging and remapping suggestions


2. Histogram
------------

+--------------------+-------+
|       Fanout       | Count |
+--------------------+-------+
| Total control sets |    53 |
| >= 0 to < 4        |    43 |
| >= 4 to < 6        |     7 |
| >= 6 to < 8        |     0 |
| >= 8 to < 10       |     0 |
| >= 10 to < 12      |     1 |
| >= 12 to < 14      |     0 |
| >= 14 to < 16      |     0 |
| >= 16              |     2 |
+--------------------+-------+
* Control sets can be remapped at either synth_design or opt_design


3. Flip-Flop Distribution
-------------------------

+--------------+-----------------------+------------------------+-----------------+--------------+
| Clock Enable | Synchronous Set/Reset | Asynchronous Set/Reset | Total Registers | Total Slices |
+--------------+-----------------------+------------------------+-----------------+--------------+
| No           | No                    | No                     |              37 |           15 |
| No           | No                    | Yes                    |             131 |           66 |
| No           | Yes                   | No                     |              13 |           13 |
| Yes          | No                    | No                     |               0 |            0 |
| Yes          | No                    | Yes                    |              40 |           21 |
| Yes          | Yes                   | No                     |               0 |            0 |
+--------------+-----------------------+------------------------+-----------------+--------------+


4. Detailed Control Set Information
-----------------------------------

+--------------------------------+-----------------------------------------+---------------------------------------------+------------------+----------------+--------------+
|          Clock Signal          |              Enable Signal              |               Set/Reset Signal              | Slice Load Count | Bel Load Count | Bels / Slice |
+--------------------------------+-----------------------------------------+---------------------------------------------+------------------+----------------+--------------+
|  B1/risingedge/state_reg[1]_0  |                                         | B1/risingedge/FSM_sequential_state_reg[1]_1 |                1 |              1 |         1.00 |
|  B1/risingedge/state_reg[1]_1  |                                         | B1/risingedge/FSM_sequential_state_reg[1]_2 |                1 |              1 |         1.00 |
|  B1/risingedge/state_reg[1]_12 |                                         | B1/risingedge/out_reg[3]                    |                1 |              1 |         1.00 |
|  B1/risingedge/state_reg[1]_10 |                                         | B1/risingedge/out_reg[1]_0                  |                1 |              1 |         1.00 |
|  B1/risingedge/state_reg[1]_11 |                                         | B1/risingedge/out_reg[2]_0                  |                1 |              1 |         1.00 |
|  B1/risingedge/state_reg[1]_9  |                                         | B1/risingedge/out_reg[0]_0                  |                1 |              1 |         1.00 |
|  B1/risingedge/state_reg[1]_8  |                                         | B1/risingedge/out_reg[2]                    |                1 |              1 |         1.00 |
|  B1/risingedge/state_reg[1]_5  |                                         | B1/risingedge/FSM_sequential_state_reg[1]_6 |                1 |              1 |         1.00 |
|  B1/risingedge/state_reg[1]_2  |                                         | B1/risingedge/FSM_sequential_state_reg[1]_3 |                1 |              1 |         1.00 |
|  B1/risingedge/state_reg[1]_6  |                                         | B1/risingedge/out_reg[0]                    |                1 |              1 |         1.00 |
|  B1/risingedge/state_reg[1]_4  |                                         | B1/risingedge/FSM_sequential_state_reg[1]_5 |                1 |              1 |         1.00 |
|  B1/risingedge/state_reg[1]_7  |                                         | B1/risingedge/out_reg[1]                    |                1 |              1 |         1.00 |
|  B1/risingedge/state_reg[1]_3  |                                         | B1/risingedge/FSM_sequential_state_reg[1]_4 |                1 |              1 |         1.00 |
|  B1/risingedge/state_reg[0]    |                                         |                                             |                1 |              1 |         1.00 |
|  One_Hz_BUFG                   | cl/c4/count[3]_i_3_0                    | B1/risingedge/state_reg[1]_0                |                1 |              1 |         1.00 |
|  One_Hz_BUFG                   |                                         |                                             |                1 |              1 |         1.00 |
|  One_Hz_BUFG                   |                                         | B1/risingedge/FSM_sequential_state_reg[1]_2 |                1 |              1 |         1.00 |
|  One_Hz_BUFG                   | cl/c4/count[3]_i_3_0                    | B1/risingedge/state_reg[1]_1                |                1 |              1 |         1.00 |
|  One_Hz_BUFG                   |                                         | B1/risingedge/FSM_sequential_state_reg[1]_1 |                1 |              1 |         1.00 |
|  One_Hz_BUFG                   |                                         | B1/risingedge/FSM_sequential_state_reg[1]_6 |                1 |              1 |         1.00 |
|  One_Hz_BUFG                   |                                         | B1/risingedge/FSM_sequential_state_reg[1]_4 |                1 |              1 |         1.00 |
|  One_Hz_BUFG                   |                                         | B1/risingedge/FSM_sequential_state_reg[1]_5 |                1 |              1 |         1.00 |
|  One_Hz_BUFG                   |                                         | B1/risingedge/out_reg[1]                    |                1 |              1 |         1.00 |
|  One_Hz_BUFG                   |                                         | B1/risingedge/out_reg[1]_0                  |                1 |              1 |         1.00 |
|  One_Hz_BUFG                   |                                         | B1/risingedge/FSM_sequential_state_reg[1]_3 |                1 |              1 |         1.00 |
|  One_Hz_BUFG                   |                                         | B1/risingedge/out_reg[0]                    |                1 |              1 |         1.00 |
|  One_Hz_BUFG                   |                                         | B1/risingedge/out_reg[2]                    |                1 |              1 |         1.00 |
|  One_Hz_BUFG                   |                                         | B1/risingedge/out_reg[0]_0                  |                1 |              1 |         1.00 |
|  One_Hz_BUFG                   |                                         | B1/risingedge/out_reg[2]_0                  |                1 |              1 |         1.00 |
|  One_Hz_BUFG                   |                                         | B1/risingedge/out_reg[3]                    |                1 |              1 |         1.00 |
|  One_Hz_BUFG                   | cl/c1/count_reg[0]_0                    | B1/risingedge/state_reg[1]_12               |                1 |              1 |         1.00 |
|  One_Hz_BUFG                   | cl/c1/count_reg[0]_0                    | B1/risingedge/state_reg[1]_10               |                1 |              1 |         1.00 |
|  One_Hz_BUFG                   | cl/c1/count_reg[0]_0                    | B1/risingedge/state_reg[1]_11               |                1 |              1 |         1.00 |
|  One_Hz_BUFG                   | cl/c1/count_reg[0]_0                    | B1/risingedge/state_reg[1]_9                |                1 |              1 |         1.00 |
|  One_Hz_BUFG                   | cl/c2/count_reg[3]_P_1                  | B1/risingedge/state_reg[1]_8                |                1 |              1 |         1.00 |
|  One_Hz_BUFG                   | cl/c2/count_reg[3]_P_1                  | B1/risingedge/state_reg[1]_6                |                1 |              1 |         1.00 |
|  One_Hz_BUFG                   | cl/c2/count_reg[3]_P_1                  | B1/risingedge/state_reg[1]_7                |                1 |              1 |         1.00 |
|  One_Hz_BUFG                   | cl/c3/count_reg[3]_C_3                  | B1/risingedge/state_reg[1]_5                |                1 |              1 |         1.00 |
|  One_Hz_BUFG                   | cl/c3/count_reg[3]_C_3                  | B1/risingedge/state_reg[1]_2                |                1 |              1 |         1.00 |
|  One_Hz_BUFG                   | cl/c3/count_reg[3]_C_3                  | B1/risingedge/state_reg[1]_4                |                1 |              1 |         1.00 |
|  One_Hz_BUFG                   | cl/c3/count_reg[3]_C_3                  | B1/risingedge/state_reg[1]_3                |                1 |              1 |         1.00 |
|  select_counter/DUUT/CLK       |                                         | rst_IBUF                                    |                2 |              2 |         1.00 |
|  One_Hz_BUFG                   |                                         | B1/risingedge/FSM_sequential_state_reg[1]_0 |                3 |              3 |         1.00 |
|  One_Hz_BUFG                   | cl/c0/count_reg[1]_0                    | rst_IBUF                                    |                1 |              4 |         4.00 |
|  One_Hz_BUFG                   |                                         | rst_IBUF                                    |                1 |              4 |         4.00 |
|  One_Hundred_Hz_BUFG           | adjust_me/Select_Adjust/out_reg[1]_1[0] | rst_IBUF                                    |                2 |              4 |         2.00 |
|  One_Hundred_Hz_BUFG           | adjust_me/Select_Adjust/out_reg[1]_2[0] | rst_IBUF                                    |                1 |              4 |         4.00 |
|  One_Hundred_Hz_BUFG           | select_counter/DUT/E[0]                 | rst_IBUF                                    |                1 |              5 |         5.00 |
|  One_Hundred_Hz_BUFG           | adjust_me/Select_Adjust/out_reg[1]_0[0] | rst_IBUF                                    |                2 |              5 |         2.50 |
|  One_Hundred_Hz_BUFG           | adjust_me/Select_Adjust/E[0]            | rst_IBUF                                    |                1 |              5 |         5.00 |
|  One_Hundred_Hz_BUFG           |                                         | rst_IBUF                                    |                4 |             10 |         2.50 |
|  One_Hundred_Hz_BUFG           |                                         |                                             |               13 |             35 |         2.69 |
|  clk_IBUF_BUFG                 |                                         | rst_IBUF                                    |               43 |             99 |         2.30 |
+--------------------------------+-----------------------------------------+---------------------------------------------+------------------+----------------+--------------+


