{"Source Block": ["hdl/library/axi_ad7616/axi_ad7616_pif.v@234:242@HdlStmAssign", "    if (end_of_conv == 1'b1)\n      xfer_req_d <= m_axis_xfer_req;\n  end\n\n  assign m_axis_tdata = rd_data;\n  assign m_axis_tvalid = xfer_req_d & rd_db_valid & rd_db_valid_div2;\n\nendmodule\n\n"], "Clone Blocks": [["hdl/library/axi_ad7616/axi_ad7616_pif.v@233:242", "  always @(negedge clk) begin\n    if (end_of_conv == 1'b1)\n      xfer_req_d <= m_axis_xfer_req;\n  end\n\n  assign m_axis_tdata = rd_data;\n  assign m_axis_tvalid = xfer_req_d & rd_db_valid & rd_db_valid_div2;\n\nendmodule\n\n"]], "Diff Content": {"Delete": [[239, "  assign m_axis_tvalid = xfer_req_d & rd_db_valid & rd_db_valid_div2;\n"]], "Add": [[239, "  assign m_axis_tdata = {data_out_b, data_out_a};\n"], [239, "  assign m_axis_tvalid = xfer_req_d & rd_valid & rd_db_valid_div2;\n"]]}}