<!DOCTYPE html><html lang="en"><head><meta charset="utf-8"><meta name="viewport" content="width=device-width, initial-scale=1.0"><meta name="generator" content="rustdoc"><meta name="description" content="Source of the Rust file `src/tsec/mod.rs`."><meta name="keywords" content="rust, rustlang, rust-lang"><title>mod.rs - source</title><link rel="preload" as="font" type="font/woff2" crossorigin href="../../../SourceSerif4-Regular.ttf.woff2"><link rel="preload" as="font" type="font/woff2" crossorigin href="../../../FiraSans-Regular.woff2"><link rel="preload" as="font" type="font/woff2" crossorigin href="../../../FiraSans-Medium.woff2"><link rel="preload" as="font" type="font/woff2" crossorigin href="../../../SourceCodePro-Regular.ttf.woff2"><link rel="preload" as="font" type="font/woff2" crossorigin href="../../../SourceSerif4-Bold.ttf.woff2"><link rel="preload" as="font" type="font/woff2" crossorigin href="../../../SourceCodePro-Semibold.ttf.woff2"><link rel="stylesheet" type="text/css" href="../../../normalize.css"><link rel="stylesheet" type="text/css" href="../../../rustdoc.css" id="mainThemeStyle"><link rel="stylesheet" type="text/css" href="../../../ayu.css" disabled><link rel="stylesheet" type="text/css" href="../../../dark.css" disabled><link rel="stylesheet" type="text/css" href="../../../light.css" id="themeStyle"><script id="default-settings" ></script><script src="../../../storage.js"></script><script src="../../../crates.js"></script><script defer src="../../../main.js"></script><script defer src="../../../source-script.js"></script><script defer src="../../../source-files.js"></script>
    <noscript><link rel="stylesheet" href="../../../noscript.css"></noscript><link rel="alternate icon" type="image/png" href="../../../favicon-16x16.png"><link rel="alternate icon" type="image/png" href="../../../favicon-32x32.png"><link rel="icon" type="image/svg+xml" href="../../../favicon.svg"></head><body class="rustdoc source"><!--[if lte IE 11]><div class="warning">This old browser is unsupported and will most likely display funky things.</div><![endif]--><nav class="mobile-topbar"><button class="sidebar-menu-toggle">&#9776;</button><a class="sidebar-logo" href="../../../libtegra/index.html"><div class="logo-container"><img class="rust-logo" src="../../../rust-logo.svg" alt="logo"></div>
        </a><h2 class="location"></h2>
    </nav>
    <nav class="sidebar"><a class="sidebar-logo" href="../../../libtegra/index.html"><div class="logo-container"><img class="rust-logo" src="../../../rust-logo.svg" alt="logo"></div>
        </a></nav><main><div class="width-limiter"><div class="sub-container"><a class="sub-logo-container" href="../../../libtegra/index.html"><img class="rust-logo" src="../../../rust-logo.svg" alt="logo"></a><nav class="sub"><form class="search-form"><div class="search-container"><span></span><input class="search-input" name="search" autocomplete="off" spellcheck="false" placeholder="Click or press ‘S’ to search, ‘?’ for more options…" type="search"><button type="button" id="help-button" title="help">?</button><div id="settings-menu" tabindex="-1">
                                <a href="../../../settings.html" title="settings"><img width="22" height="22" alt="Change settings" src="../../../wheel.svg"></a></div>
                        </div></form></nav></div><section id="main-content" class="content"><div class="example-wrap"><pre class="line-numbers"><span id="1">1</span>
<span id="2">2</span>
<span id="3">3</span>
<span id="4">4</span>
<span id="5">5</span>
<span id="6">6</span>
<span id="7">7</span>
<span id="8">8</span>
<span id="9">9</span>
<span id="10">10</span>
<span id="11">11</span>
<span id="12">12</span>
<span id="13">13</span>
<span id="14">14</span>
<span id="15">15</span>
<span id="16">16</span>
<span id="17">17</span>
<span id="18">18</span>
<span id="19">19</span>
<span id="20">20</span>
<span id="21">21</span>
<span id="22">22</span>
<span id="23">23</span>
<span id="24">24</span>
<span id="25">25</span>
<span id="26">26</span>
<span id="27">27</span>
<span id="28">28</span>
<span id="29">29</span>
<span id="30">30</span>
<span id="31">31</span>
<span id="32">32</span>
<span id="33">33</span>
<span id="34">34</span>
<span id="35">35</span>
<span id="36">36</span>
<span id="37">37</span>
<span id="38">38</span>
<span id="39">39</span>
<span id="40">40</span>
<span id="41">41</span>
<span id="42">42</span>
<span id="43">43</span>
<span id="44">44</span>
<span id="45">45</span>
<span id="46">46</span>
<span id="47">47</span>
<span id="48">48</span>
<span id="49">49</span>
<span id="50">50</span>
<span id="51">51</span>
<span id="52">52</span>
<span id="53">53</span>
<span id="54">54</span>
<span id="55">55</span>
<span id="56">56</span>
<span id="57">57</span>
<span id="58">58</span>
<span id="59">59</span>
<span id="60">60</span>
<span id="61">61</span>
<span id="62">62</span>
<span id="63">63</span>
<span id="64">64</span>
<span id="65">65</span>
<span id="66">66</span>
<span id="67">67</span>
<span id="68">68</span>
<span id="69">69</span>
<span id="70">70</span>
<span id="71">71</span>
<span id="72">72</span>
<span id="73">73</span>
<span id="74">74</span>
<span id="75">75</span>
<span id="76">76</span>
<span id="77">77</span>
<span id="78">78</span>
<span id="79">79</span>
<span id="80">80</span>
<span id="81">81</span>
<span id="82">82</span>
<span id="83">83</span>
<span id="84">84</span>
<span id="85">85</span>
<span id="86">86</span>
<span id="87">87</span>
<span id="88">88</span>
<span id="89">89</span>
<span id="90">90</span>
<span id="91">91</span>
<span id="92">92</span>
<span id="93">93</span>
<span id="94">94</span>
<span id="95">95</span>
<span id="96">96</span>
<span id="97">97</span>
<span id="98">98</span>
<span id="99">99</span>
<span id="100">100</span>
<span id="101">101</span>
<span id="102">102</span>
<span id="103">103</span>
<span id="104">104</span>
<span id="105">105</span>
<span id="106">106</span>
<span id="107">107</span>
<span id="108">108</span>
<span id="109">109</span>
<span id="110">110</span>
<span id="111">111</span>
<span id="112">112</span>
<span id="113">113</span>
<span id="114">114</span>
<span id="115">115</span>
<span id="116">116</span>
<span id="117">117</span>
<span id="118">118</span>
<span id="119">119</span>
<span id="120">120</span>
<span id="121">121</span>
<span id="122">122</span>
<span id="123">123</span>
<span id="124">124</span>
<span id="125">125</span>
<span id="126">126</span>
<span id="127">127</span>
<span id="128">128</span>
<span id="129">129</span>
<span id="130">130</span>
<span id="131">131</span>
<span id="132">132</span>
<span id="133">133</span>
<span id="134">134</span>
<span id="135">135</span>
<span id="136">136</span>
<span id="137">137</span>
<span id="138">138</span>
<span id="139">139</span>
<span id="140">140</span>
<span id="141">141</span>
<span id="142">142</span>
<span id="143">143</span>
<span id="144">144</span>
<span id="145">145</span>
<span id="146">146</span>
<span id="147">147</span>
<span id="148">148</span>
<span id="149">149</span>
<span id="150">150</span>
<span id="151">151</span>
<span id="152">152</span>
<span id="153">153</span>
<span id="154">154</span>
<span id="155">155</span>
<span id="156">156</span>
<span id="157">157</span>
<span id="158">158</span>
<span id="159">159</span>
<span id="160">160</span>
<span id="161">161</span>
<span id="162">162</span>
<span id="163">163</span>
<span id="164">164</span>
<span id="165">165</span>
<span id="166">166</span>
<span id="167">167</span>
<span id="168">168</span>
<span id="169">169</span>
<span id="170">170</span>
<span id="171">171</span>
<span id="172">172</span>
<span id="173">173</span>
<span id="174">174</span>
<span id="175">175</span>
<span id="176">176</span>
<span id="177">177</span>
<span id="178">178</span>
<span id="179">179</span>
<span id="180">180</span>
<span id="181">181</span>
<span id="182">182</span>
<span id="183">183</span>
<span id="184">184</span>
<span id="185">185</span>
<span id="186">186</span>
<span id="187">187</span>
<span id="188">188</span>
<span id="189">189</span>
<span id="190">190</span>
<span id="191">191</span>
<span id="192">192</span>
<span id="193">193</span>
<span id="194">194</span>
<span id="195">195</span>
<span id="196">196</span>
<span id="197">197</span>
<span id="198">198</span>
<span id="199">199</span>
<span id="200">200</span>
<span id="201">201</span>
<span id="202">202</span>
<span id="203">203</span>
<span id="204">204</span>
<span id="205">205</span>
<span id="206">206</span>
<span id="207">207</span>
<span id="208">208</span>
<span id="209">209</span>
<span id="210">210</span>
<span id="211">211</span>
<span id="212">212</span>
<span id="213">213</span>
<span id="214">214</span>
<span id="215">215</span>
<span id="216">216</span>
<span id="217">217</span>
<span id="218">218</span>
<span id="219">219</span>
<span id="220">220</span>
<span id="221">221</span>
<span id="222">222</span>
<span id="223">223</span>
<span id="224">224</span>
<span id="225">225</span>
<span id="226">226</span>
<span id="227">227</span>
<span id="228">228</span>
<span id="229">229</span>
<span id="230">230</span>
<span id="231">231</span>
<span id="232">232</span>
<span id="233">233</span>
<span id="234">234</span>
<span id="235">235</span>
<span id="236">236</span>
<span id="237">237</span>
<span id="238">238</span>
<span id="239">239</span>
<span id="240">240</span>
<span id="241">241</span>
<span id="242">242</span>
<span id="243">243</span>
<span id="244">244</span>
<span id="245">245</span>
<span id="246">246</span>
<span id="247">247</span>
<span id="248">248</span>
<span id="249">249</span>
<span id="250">250</span>
<span id="251">251</span>
<span id="252">252</span>
<span id="253">253</span>
<span id="254">254</span>
<span id="255">255</span>
<span id="256">256</span>
<span id="257">257</span>
<span id="258">258</span>
<span id="259">259</span>
<span id="260">260</span>
<span id="261">261</span>
<span id="262">262</span>
<span id="263">263</span>
<span id="264">264</span>
<span id="265">265</span>
<span id="266">266</span>
<span id="267">267</span>
<span id="268">268</span>
<span id="269">269</span>
<span id="270">270</span>
<span id="271">271</span>
<span id="272">272</span>
<span id="273">273</span>
<span id="274">274</span>
<span id="275">275</span>
<span id="276">276</span>
<span id="277">277</span>
<span id="278">278</span>
<span id="279">279</span>
<span id="280">280</span>
<span id="281">281</span>
<span id="282">282</span>
<span id="283">283</span>
<span id="284">284</span>
<span id="285">285</span>
<span id="286">286</span>
<span id="287">287</span>
<span id="288">288</span>
<span id="289">289</span>
<span id="290">290</span>
<span id="291">291</span>
<span id="292">292</span>
<span id="293">293</span>
<span id="294">294</span>
<span id="295">295</span>
<span id="296">296</span>
<span id="297">297</span>
<span id="298">298</span>
<span id="299">299</span>
<span id="300">300</span>
<span id="301">301</span>
<span id="302">302</span>
<span id="303">303</span>
<span id="304">304</span>
<span id="305">305</span>
<span id="306">306</span>
<span id="307">307</span>
<span id="308">308</span>
<span id="309">309</span>
<span id="310">310</span>
<span id="311">311</span>
<span id="312">312</span>
<span id="313">313</span>
<span id="314">314</span>
<span id="315">315</span>
<span id="316">316</span>
<span id="317">317</span>
<span id="318">318</span>
<span id="319">319</span>
<span id="320">320</span>
<span id="321">321</span>
<span id="322">322</span>
<span id="323">323</span>
<span id="324">324</span>
<span id="325">325</span>
<span id="326">326</span>
<span id="327">327</span>
<span id="328">328</span>
<span id="329">329</span>
<span id="330">330</span>
<span id="331">331</span>
<span id="332">332</span>
<span id="333">333</span>
<span id="334">334</span>
<span id="335">335</span>
<span id="336">336</span>
<span id="337">337</span>
<span id="338">338</span>
<span id="339">339</span>
<span id="340">340</span>
<span id="341">341</span>
<span id="342">342</span>
<span id="343">343</span>
<span id="344">344</span>
<span id="345">345</span>
<span id="346">346</span>
<span id="347">347</span>
<span id="348">348</span>
<span id="349">349</span>
<span id="350">350</span>
<span id="351">351</span>
<span id="352">352</span>
<span id="353">353</span>
<span id="354">354</span>
<span id="355">355</span>
<span id="356">356</span>
<span id="357">357</span>
<span id="358">358</span>
<span id="359">359</span>
<span id="360">360</span>
<span id="361">361</span>
<span id="362">362</span>
<span id="363">363</span>
<span id="364">364</span>
<span id="365">365</span>
<span id="366">366</span>
<span id="367">367</span>
<span id="368">368</span>
<span id="369">369</span>
<span id="370">370</span>
<span id="371">371</span>
<span id="372">372</span>
<span id="373">373</span>
<span id="374">374</span>
<span id="375">375</span>
<span id="376">376</span>
<span id="377">377</span>
<span id="378">378</span>
<span id="379">379</span>
<span id="380">380</span>
<span id="381">381</span>
<span id="382">382</span>
<span id="383">383</span>
<span id="384">384</span>
<span id="385">385</span>
<span id="386">386</span>
<span id="387">387</span>
<span id="388">388</span>
<span id="389">389</span>
<span id="390">390</span>
<span id="391">391</span>
<span id="392">392</span>
<span id="393">393</span>
<span id="394">394</span>
<span id="395">395</span>
<span id="396">396</span>
<span id="397">397</span>
<span id="398">398</span>
<span id="399">399</span>
<span id="400">400</span>
<span id="401">401</span>
<span id="402">402</span>
<span id="403">403</span>
<span id="404">404</span>
<span id="405">405</span>
<span id="406">406</span>
<span id="407">407</span>
<span id="408">408</span>
<span id="409">409</span>
<span id="410">410</span>
<span id="411">411</span>
<span id="412">412</span>
<span id="413">413</span>
<span id="414">414</span>
<span id="415">415</span>
<span id="416">416</span>
<span id="417">417</span>
<span id="418">418</span>
<span id="419">419</span>
<span id="420">420</span>
<span id="421">421</span>
<span id="422">422</span>
<span id="423">423</span>
<span id="424">424</span>
<span id="425">425</span>
<span id="426">426</span>
<span id="427">427</span>
<span id="428">428</span>
<span id="429">429</span>
<span id="430">430</span>
<span id="431">431</span>
<span id="432">432</span>
<span id="433">433</span>
<span id="434">434</span>
<span id="435">435</span>
<span id="436">436</span>
<span id="437">437</span>
<span id="438">438</span>
<span id="439">439</span>
<span id="440">440</span>
<span id="441">441</span>
<span id="442">442</span>
<span id="443">443</span>
<span id="444">444</span>
<span id="445">445</span>
</pre><pre class="rust"><code><span class="doccomment">//! Driver for interfacing with the Tegra Security Co-Processor (TSEC).</span>
<span class="doccomment">//!</span>
<span class="doccomment">//! # Description</span>
<span class="doccomment">//!</span>
<span class="doccomment">//! The TSEC is a dedicated unit powered by a NVIDIA Falcon microprocessor with</span>
<span class="doccomment">//! crypto extensions. Its purpose is to leverage certain cryptographic tasks</span>
<span class="doccomment">//! done by firmwares signed by NVIDIA into a secure space that cannot be taken</span>
<span class="doccomment">//! over by the host system.</span>
<span class="doccomment">//!</span>
<span class="doccomment">//! It has three operating modes:</span>
<span class="doccomment">//!</span>
<span class="doccomment">//! - No Secure Mode (NS): Every piece of microcode that is not cryptographically</span>
<span class="doccomment">//! signed by NVIDIA will be executed in this mode. It prevents you from accessing</span>
<span class="doccomment">//! certain registers and may disable physical memory access from code.</span>
<span class="doccomment">//!</span>
<span class="doccomment">//! - Light Secure Mode (LS): In this mode, the Falcon has more privileges than in</span>
<span class="doccomment">//! No Secure Mode, but fewer than in Heavy Secure Mode. This mode leaks some of</span>
<span class="doccomment">//! the internal state to ease up debugging and can only be enabled from Heavy</span>
<span class="doccomment">//! Secure Mode microcode.</span>
<span class="doccomment">//!</span>
<span class="doccomment">//! - Heavy Secure Mode (HS): This mode can be entered by uploading signed microcode</span>
<span class="doccomment">//! and grants the full range of privileges to the microcode. This state essentially</span>
<span class="doccomment">//! turns the Falcon into a black box that doesn&#39;t expose any of its inner workings</span>
<span class="doccomment">//! to, for example, the host system.</span>
<span class="doccomment">//!</span>
<span class="doccomment">//! # Firmware</span>
<span class="doccomment">//!</span>
<span class="doccomment">//! [envytools] have proven to be valuable tools when it comes to working with</span>
<span class="doccomment">//! various ISAs used by NVIDIA, including the Falcon processor.</span>
<span class="doccomment">//!</span>
<span class="doccomment">//! The following examples will use this reference firmware:</span>
<span class="doccomment">//!</span>
<span class="doccomment">//! ```asm</span>
<span class="doccomment">//! mov $r15 0xB0B0B0B0;</span>
<span class="doccomment">//! mov $r9 0x1100;</span>
<span class="doccomment">//! iowr I[$r9] $r15;</span>
<span class="doccomment">//! exit;</span>
<span class="doccomment">//! ```</span>
<span class="doccomment">//!</span>
<span class="doccomment">//! It can be assembled with the following command, assuming</span>
<span class="doccomment">//! the code is stored in a file called `faucon.asm`:</span>
<span class="doccomment">//!</span>
<span class="doccomment">//! ```shell</span>
<span class="doccomment">//! envyas -m falcon -V fuc5 -F crypt faucon.asm -i -o faucon.bin</span>
<span class="doccomment">//! ```</span>
<span class="doccomment">//!</span>
<span class="doccomment">//! # Firmware alignment</span>
<span class="doccomment">//!</span>
<span class="doccomment">//! Firmware blobs that should be booted on the [`Tsec`] are supposed to</span>
<span class="doccomment">//! be aligned to the boundary denoted by [`FIRMWARE_ALIGNMENT`]. This is</span>
<span class="doccomment">//! implied by the Falcon code segment, which consists of 0x100 byte pages.</span>
<span class="doccomment">//! An approach to getting this correct could be:</span>
<span class="doccomment">//!</span>
<span class="doccomment">//! ```</span>
<span class="doccomment">//! use libtegra::tsec::{Firmware, FIRMWARE_ALIGNMENT};</span>
<span class="doccomment">//!</span>
<span class="doccomment">//! /// The firmware blob.</span>
<span class="doccomment">//! static FW: Firmware&lt;u8, 13&gt; = Firmware::new([</span>
<span class="doccomment">//!     0xDF, 0xB0, 0xB0, 0xB0, 0xB0,   // mov $r15 0xB0B0B0B0;</span>
<span class="doccomment">//!     0x49, 0x00, 0x11,               // mov $r9 0x1100;</span>
<span class="doccomment">//!     0xF6, 0x9F, 0x00,               // iowr I[$r9] $r15;</span>
<span class="doccomment">//!     0xF8, 0x02,                     // exit;</span>
<span class="doccomment">//! ]);</span>
<span class="doccomment">//!</span>
<span class="doccomment">//! assert_eq!(&amp;*FW as *const u8 as usize % FIRMWARE_ALIGNMENT, 0);</span>
<span class="doccomment">//! ```</span>
<span class="doccomment">//!</span>
<span class="doccomment">//! # Executing code</span>
<span class="doccomment">//!</span>
<span class="doccomment">//! Using our firmware blob and the static variable `FW` from above,</span>
<span class="doccomment">//! we can load the code onto the TSEC and try to execute it:</span>
<span class="doccomment">//!</span>
<span class="doccomment">//! ```no_run</span>
<span class="doccomment">//! use libtegra::tsec::{Firmware, Tsec};</span>
<span class="doccomment">//!</span>
<span class="doccomment">//! static FW: Firmware&lt;u8, 13&gt; = Firmware::new([</span>
<span class="doccomment">//!     0xDF, 0xB0, 0xB0, 0xB0, 0xB0,   // mov $r15 0xB0B0B0B0;</span>
<span class="doccomment">//!     0x49, 0x0, 0x11,                // mov $r9 0x1100;</span>
<span class="doccomment">//!     0xF6, 0x9F, 0x0,                // iowr I[$r9] $r15;</span>
<span class="doccomment">//!     0xF8, 0x2,                      // exit;</span>
<span class="doccomment">//! ]);</span>
<span class="doccomment">//!</span>
<span class="doccomment">//! // Load our firmware onto the TSEC.</span>
<span class="doccomment">//! Tsec::A.load_firmware(&amp;*FW).unwrap();</span>
<span class="doccomment">//!</span>
<span class="doccomment">//! // Boot it up!</span>
<span class="doccomment">//! let mut mailbox0 = 0;</span>
<span class="doccomment">//! let mut mailbox1 = 0;</span>
<span class="doccomment">//! unsafe {</span>
<span class="doccomment">//!     Tsec::A.boot(0, &amp;mut mailbox0, &amp;mut mailbox1).unwrap();</span>
<span class="doccomment">//!     assert_eq!(mailbox1, 0xB0B0B0B0);</span>
<span class="doccomment">//! }</span>
<span class="doccomment">//! ```</span>
<span class="doccomment">//!</span>
<span class="doccomment">//! [NVIDIA Falcon]: https://envytools.readthedocs.io/en/latest/hw/falcon/index.html</span>
<span class="doccomment">//! [envytools]: https://github.com/envytools/envytools</span>
<span class="doccomment">//! [`Tsec`]: struct.Tsec.html</span>
<span class="doccomment">//! [`FIRMWARE_ALIGNMENT`]: constant.FIRMWARE_ALIGNMENT.html</span>

<span class="kw">mod</span> <span class="ident">registers</span>;

<span class="kw">use</span> <span class="ident">core::ops</span>::{<span class="ident">Deref</span>, <span class="ident">DerefMut</span>};

<span class="kw">use</span> <span class="ident">enum_primitive::FromPrimitive</span>;
<span class="kw">use</span> <span class="ident">tock_registers::interfaces</span>::<span class="kw-2">*</span>;

<span class="kw">use</span> <span class="ident"><span class="kw">crate</span>::car::Clock</span>;
<span class="kw">use</span> <span class="ident"><span class="kw">crate</span>::kfuse</span>;
<span class="kw">use</span> <span class="ident"><span class="kw">crate</span>::timer::get_milliseconds</span>;
<span class="kw">pub</span> <span class="kw">use</span> <span class="ident"><span class="kw">crate</span>::tsec::registers</span>::<span class="kw-2">*</span>;

<span class="doccomment">/// The alignment bits for TSEC firmware blobs.</span>
<span class="kw">pub</span> <span class="kw">const</span> <span class="ident">FIRMWARE_ALIGN_BITS</span>: <span class="ident">usize</span> <span class="op">=</span> <span class="number">8</span>;
<span class="doccomment">/// The alignment a TSEC firmware blob is expected to have.</span>
<span class="kw">pub</span> <span class="kw">const</span> <span class="ident">FIRMWARE_ALIGNMENT</span>: <span class="ident">usize</span> <span class="op">=</span> <span class="number">1</span> <span class="op">&lt;</span><span class="op">&lt;</span> <span class="ident">FIRMWARE_ALIGN_BITS</span>;

<span class="doccomment">/// A helper structure to align arrays containing Falcon machine code to the expected</span>
<span class="doccomment">/// 0x100 bytes memory alignment for DMA transfers into the code segment.</span>
<span class="attribute">#[<span class="ident">repr</span>(<span class="ident">align</span>(<span class="number">256</span>))]</span>
<span class="attribute">#[<span class="ident">derive</span>(<span class="ident">Clone</span>, <span class="ident">Copy</span>)]</span>
<span class="kw">pub</span> <span class="kw">struct</span> <span class="ident">Firmware</span><span class="op">&lt;</span><span class="ident">T</span>, <span class="kw">const</span> <span class="ident">N</span>: <span class="ident">usize</span><span class="op">&gt;</span>([<span class="ident">T</span>; <span class="ident">N</span>]);

<span class="kw">impl</span><span class="op">&lt;</span><span class="ident">T</span>, <span class="kw">const</span> <span class="ident">N</span>: <span class="ident">usize</span><span class="op">&gt;</span> <span class="ident">Firmware</span><span class="op">&lt;</span><span class="ident">T</span>, { <span class="ident">N</span> }<span class="op">&gt;</span> {
    <span class="doccomment">/// Aligns the given firmware buffer to the required Falcon code page alignment.</span>
    <span class="kw">pub</span> <span class="kw">const</span> <span class="kw">fn</span> <span class="ident">new</span>(<span class="ident">firmware</span>: [<span class="ident">T</span>; <span class="ident">N</span>]) -&gt; <span class="self">Self</span> {
        <span class="ident">Firmware</span>(<span class="ident">firmware</span>)
    }

    <span class="doccomment">/// Returns the inner data.</span>
    <span class="kw">pub</span> <span class="kw">fn</span> <span class="ident">into_inner</span>(<span class="self">self</span>) -&gt; [<span class="ident">T</span>; <span class="ident">N</span>] {
        <span class="self">self</span>.<span class="number">0</span>
    }
}

<span class="kw">impl</span><span class="op">&lt;</span><span class="ident">T</span>, <span class="kw">const</span> <span class="ident">N</span>: <span class="ident">usize</span><span class="op">&gt;</span> <span class="ident">Deref</span> <span class="kw">for</span> <span class="ident">Firmware</span><span class="op">&lt;</span><span class="ident">T</span>, { <span class="ident">N</span> }<span class="op">&gt;</span> {
    <span class="kw">type</span> <span class="ident">Target</span> <span class="op">=</span> [<span class="ident">T</span>; <span class="ident">N</span>];

    <span class="kw">fn</span> <span class="ident">deref</span>(<span class="kw-2">&amp;</span><span class="self">self</span>) -&gt; <span class="kw-2">&amp;</span><span class="ident"><span class="self">Self</span>::Target</span> {
        <span class="kw-2">&amp;</span><span class="self">self</span>.<span class="number">0</span>
    }
}

<span class="kw">impl</span><span class="op">&lt;</span><span class="ident">T</span>, <span class="kw">const</span> <span class="ident">N</span>: <span class="ident">usize</span><span class="op">&gt;</span> <span class="ident">DerefMut</span> <span class="kw">for</span> <span class="ident">Firmware</span><span class="op">&lt;</span><span class="ident">T</span>, { <span class="ident">N</span> }<span class="op">&gt;</span> {
    <span class="kw">fn</span> <span class="ident">deref_mut</span>(<span class="kw-2">&amp;mut</span> <span class="self">self</span>) -&gt; <span class="kw-2">&amp;mut</span> <span class="ident"><span class="self">Self</span>::Target</span> {
        <span class="kw-2">&amp;mut</span> <span class="self">self</span>.<span class="number">0</span>
    }
}

<span class="kw">impl</span><span class="op">&lt;</span><span class="ident">T</span>, <span class="kw">const</span> <span class="ident">N</span>: <span class="ident">usize</span><span class="op">&gt;</span> <span class="ident">From</span><span class="op">&lt;</span>[<span class="ident">T</span>; <span class="ident">N</span>]<span class="op">&gt;</span> <span class="kw">for</span> <span class="ident">Firmware</span><span class="op">&lt;</span><span class="ident">T</span>, { <span class="ident">N</span> }<span class="op">&gt;</span> {
    <span class="kw">fn</span> <span class="ident">from</span>(<span class="ident">t</span>: [<span class="ident">T</span>; <span class="ident">N</span>]) -&gt; <span class="self">Self</span> {
        <span class="ident">Firmware::new</span>(<span class="ident">t</span>)
    }
}

<span class="macro">enum_from_primitive!</span> {
    <span class="doccomment">/// Enumeration of potential Falcon processor exception clauses</span>
    <span class="doccomment">/// that may occur during code execution on the TSEC.</span>
    <span class="attribute">#[<span class="ident">derive</span>(<span class="ident">Clone</span>, <span class="ident">Copy</span>, <span class="ident">Debug</span>, <span class="ident">PartialEq</span>, <span class="ident">Eq</span>)]</span>
    <span class="attribute">#[<span class="ident">repr</span>(<span class="ident">u8</span>)]</span>
    <span class="kw">pub</span> <span class="kw">enum</span> <span class="ident">FalconExceptionClause</span> {
        <span class="doccomment">/// The software trap 0 that may be triggered by the TRAP instruction.</span>
        <span class="ident">Trap0</span> <span class="op">=</span> <span class="number">0</span>,
        <span class="doccomment">/// The software trap 1 that may be triggered by the TRAP instruction.</span>
        <span class="ident">Trap1</span> <span class="op">=</span> <span class="number">1</span>,
        <span class="doccomment">/// The software trap 2 that may be triggered by the TRAP instruction.</span>
        <span class="ident">Trap2</span> <span class="op">=</span> <span class="number">2</span>,
        <span class="doccomment">/// The software trap 3 that may be triggered by the TRAP instruction.</span>
        <span class="ident">Trap3</span> <span class="op">=</span> <span class="number">3</span>,
        <span class="doccomment">/// A trap that is triggered when the Falcon encounters an opcode it</span>
        <span class="doccomment">/// cannot decode.</span>
        <span class="ident">InvalidOpcode</span> <span class="op">=</span> <span class="number">8</span>,
        <span class="doccomment">/// A so-called Secure Fault was indicated by jumping to a secure page,</span>
        <span class="doccomment">/// but the MAC verification for the code region failed, resulting in</span>
        <span class="doccomment">/// this exception being raised.</span>
        <span class="ident">AuthenticationEntry</span> <span class="op">=</span> <span class="number">9</span>,
        <span class="doccomment">/// A page fault occurred because the TLB failed to provide mappings for</span>
        <span class="doccomment">/// a virtual address on lookup.</span>
        <span class="ident">PageMiss</span> <span class="op">=</span> <span class="number">10</span>,
        <span class="doccomment">/// A page fault occurred because the TLB contained multiple mappings for</span>
        <span class="doccomment">/// a single virtual address on lookup.</span>
        <span class="ident">PageMultipleMiss</span> <span class="op">=</span> <span class="number">11</span>,
        <span class="doccomment">/// A breakpoint, which was set through the integrated hardware debugging</span>
        <span class="doccomment">/// interface, was hit during code execution.</span>
        <span class="ident">BreakpointHit</span> <span class="op">=</span> <span class="number">15</span>,
    }
}

<span class="kw">impl</span> <span class="ident">From</span><span class="op">&lt;</span><span class="ident">u8</span><span class="op">&gt;</span> <span class="kw">for</span> <span class="ident">FalconExceptionClause</span> {
    <span class="kw">fn</span> <span class="ident">from</span>(<span class="ident">exception_clause</span>: <span class="ident">u8</span>) -&gt; <span class="ident">FalconExceptionClause</span> {
        <span class="kw">match</span> <span class="ident">FalconExceptionClause::from_u8</span>(<span class="ident">exception_clause</span>) {
            <span class="prelude-val">Some</span>(<span class="ident">result</span>) =&gt; <span class="ident">result</span>,
            <span class="prelude-val">None</span> =&gt; <span class="macro">panic!</span>(<span class="string">&quot;Got unexpected exception clause: {}&quot;</span>, <span class="ident">exception_clause</span>),
        }
    }
}

<span class="macro">assert_eq_size!</span>(<span class="ident">FalconExceptionClause</span>, <span class="ident">u8</span>);

<span class="doccomment">/// Falcon processor exceptions that may occur when interacting with it from the</span>
<span class="doccomment">/// host system or may be caused by running code.</span>
<span class="attribute">#[<span class="ident">derive</span>(<span class="ident">Clone</span>, <span class="ident">Copy</span>, <span class="ident">Debug</span>, <span class="ident">PartialEq</span>, <span class="ident">Eq</span>)]</span>
<span class="kw">pub</span> <span class="kw">enum</span> <span class="ident">FalconError</span> {
    <span class="doccomment">/// The DMA engine timed out.</span>
    <span class="ident">DmaTimeout</span>,
    <span class="doccomment">/// The firmware blob is misaligned.</span>
    <span class="ident">FirmwareMisaligned</span>,
    <span class="doccomment">/// A Falcon exception that occurred during execution, consisting of the Program</span>
    <span class="doccomment">/// Counter where execution stopped and a [`FalconExceptionClause`] which</span>
    <span class="doccomment">/// provides additional context.</span>
    <span class="doccomment">///</span>
    <span class="doccomment">/// [`FalconExceptionClause`]: enum.FalconExceptionClause.html</span>
    <span class="ident">Exception</span>(<span class="ident">u32</span>, <span class="ident">FalconExceptionClause</span>),
}

<span class="doccomment">/// Representation of the Tegra Security Co-Processor.</span>
<span class="attribute">#[<span class="ident">derive</span>(<span class="ident">Debug</span>)]</span>
<span class="kw">pub</span> <span class="kw">struct</span> <span class="ident">Tsec</span> {
    <span class="comment">// A pointer to the TSEC register block in memory.</span>
    <span class="ident">registers</span>: <span class="kw-2">*const</span> <span class="ident">Registers</span>,
}

<span class="comment">// Definitions of known TSEC instances.</span>
<span class="kw">impl</span> <span class="ident">Tsec</span> {
    <span class="doccomment">/// Representation of the TSEC-A instance.</span>
    <span class="kw">pub</span> <span class="kw">const</span> <span class="ident">A</span>: <span class="self">Self</span> <span class="op">=</span> <span class="ident">Tsec</span> {
        <span class="ident">registers</span>: <span class="ident">TSEC_A_REGISTERS</span>,
    };

    <span class="doccomment">/// Representation of the TSEC-B instance.</span>
    <span class="kw">pub</span> <span class="kw">const</span> <span class="ident">B</span>: <span class="self">Self</span> <span class="op">=</span> <span class="ident">Tsec</span> {
        <span class="ident">registers</span>: <span class="ident">TSEC_B_REGISTERS</span>,
    };
}

<span class="kw">impl</span> <span class="ident">Tsec</span> {
    <span class="doccomment">/// Initializes the TSEC for use.</span>
    <span class="doccomment">///</span>
    <span class="doccomment">/// NOTE: This method must be called once before the TSEC is usable.</span>
    <span class="doccomment">/// Otherwise, the SoC will hang itself whenever the device is accessed.</span>
    <span class="kw">pub</span> <span class="kw">fn</span> <span class="ident">init</span>(<span class="kw-2">&amp;</span><span class="self">self</span>) {
        <span class="kw">let</span> <span class="ident">tsec</span> <span class="op">=</span> <span class="kw">unsafe</span> { <span class="kw-2">&amp;</span><span class="kw-2">*</span><span class="self">self</span>.<span class="ident">registers</span> };

        <span class="comment">// Enable the device clocks that are required by the TSEC.</span>
        <span class="ident">Clock::HOST1X</span>.<span class="ident">enable</span>();
        <span class="ident">Clock::TSEC</span>.<span class="ident">enable</span>();
        <span class="ident">Clock::TSECB</span>.<span class="ident">enable</span>();
        <span class="ident">Clock::SOR_SAFE</span>.<span class="ident">enable</span>();
        <span class="ident">Clock::SOR0</span>.<span class="ident">enable</span>();
        <span class="ident">Clock::SOR1</span>.<span class="ident">enable</span>();
        <span class="ident">Clock::KFUSE</span>.<span class="ident">enable</span>();

        <span class="comment">// Ensure that KFUSE is ready (since TSEC sources the KFUSE key from it).</span>
        <span class="ident">kfuse::wait_until_ready</span>().<span class="ident">unwrap</span>();

        <span class="comment">// Configure the Falcon processor.</span>
        <span class="ident">tsec</span>.<span class="ident">TSEC_FALCON_DMACTL</span>.<span class="ident">set</span>(<span class="number">0</span>);
        <span class="ident">tsec</span>.<span class="ident">TSEC_FALCON_IRQMSET</span>.<span class="ident">write</span>(
            <span class="ident">TSEC_FALCON_IRQS::DMA::CLEAR</span>
                <span class="op">+</span> <span class="ident">TSEC_FALCON_IRQS::EXT</span>.<span class="ident">val</span>(<span class="number">0xFF</span>)
                <span class="op">+</span> <span class="ident">TSEC_FALCON_IRQS::SWGEN1::SET</span>
                <span class="op">+</span> <span class="ident">TSEC_FALCON_IRQS::SWGEN0::SET</span>
                <span class="op">+</span> <span class="ident">TSEC_FALCON_IRQS::EXTERR::SET</span>
                <span class="op">+</span> <span class="ident">TSEC_FALCON_IRQS::HALT::SET</span>
                <span class="op">+</span> <span class="ident">TSEC_FALCON_IRQS::CTXSW::CLEAR</span>
                <span class="op">+</span> <span class="ident">TSEC_FALCON_IRQS::MTHD::CLEAR</span>
                <span class="op">+</span> <span class="ident">TSEC_FALCON_IRQS::WDTMR::SET</span>
                <span class="op">+</span> <span class="ident">TSEC_FALCON_IRQS::GPTMR::CLEAR</span>,
        );
        <span class="ident">tsec</span>.<span class="ident">TSEC_FALCON_IRQDEST</span>.<span class="ident">write</span>(
            <span class="ident">TSEC_FALCON_IRQDEST::TARGET_EXT</span>.<span class="ident">val</span>(<span class="number">0</span>)
                <span class="op">+</span> <span class="ident">TSEC_FALCON_IRQDEST::TARGET_SWGEN1::CLEAR</span>
                <span class="op">+</span> <span class="ident">TSEC_FALCON_IRQDEST::TARGET_SWGEN0::CLEAR</span>
                <span class="op">+</span> <span class="ident">TSEC_FALCON_IRQDEST::TARGET_EXTERR::CLEAR</span>
                <span class="op">+</span> <span class="ident">TSEC_FALCON_IRQDEST::TARGET_HALT::CLEAR</span>
                <span class="op">+</span> <span class="ident">TSEC_FALCON_IRQDEST::TARGET_CTXSW::CLEAR</span>
                <span class="op">+</span> <span class="ident">TSEC_FALCON_IRQDEST::TARGET_MTHD::CLEAR</span>
                <span class="op">+</span> <span class="ident">TSEC_FALCON_IRQDEST::TARGET_WDTMR::CLEAR</span>
                <span class="op">+</span> <span class="ident">TSEC_FALCON_IRQDEST::TARGET_GPTMR::CLEAR</span>
                <span class="op">+</span> <span class="ident">TSEC_FALCON_IRQDEST::HOST_EXT</span>.<span class="ident">val</span>(<span class="number">0xFF</span>)
                <span class="op">+</span> <span class="ident">TSEC_FALCON_IRQDEST::HOST_SWGEN1::SET</span>
                <span class="op">+</span> <span class="ident">TSEC_FALCON_IRQDEST::HOST_SWGEN0::SET</span>
                <span class="op">+</span> <span class="ident">TSEC_FALCON_IRQDEST::HOST_EXTERR::SET</span>
                <span class="op">+</span> <span class="ident">TSEC_FALCON_IRQDEST::HOST_HALT::SET</span>
                <span class="op">+</span> <span class="ident">TSEC_FALCON_IRQDEST::HOST_CTXSW::CLEAR</span>
                <span class="op">+</span> <span class="ident">TSEC_FALCON_IRQDEST::HOST_MTHD::CLEAR</span>
                <span class="op">+</span> <span class="ident">TSEC_FALCON_IRQDEST::HOST_WDTMR::CLEAR</span>
                <span class="op">+</span> <span class="ident">TSEC_FALCON_IRQDEST::HOST_GPTMR::CLEAR</span>,
        );
        <span class="ident">tsec</span>.<span class="ident">TSEC_FALCON_ITFEN</span>
            .<span class="ident">write</span>(<span class="ident">TSEC_FALCON_ITFEN::MTHDEN::SET</span> <span class="op">+</span> <span class="ident">TSEC_FALCON_ITFEN::CTXEN::SET</span>);
    }

    <span class="doccomment">/// Shuts the TSEC down and makes it inaccessible.</span>
    <span class="kw">pub</span> <span class="kw">fn</span> <span class="ident">finalize</span>(<span class="kw-2">&amp;</span><span class="self">self</span>) {
        <span class="comment">// Disable all device clocks for TSEC.</span>
        <span class="ident">Clock::KFUSE</span>.<span class="ident">disable</span>();
        <span class="ident">Clock::SOR1</span>.<span class="ident">disable</span>();
        <span class="ident">Clock::SOR0</span>.<span class="ident">disable</span>();
        <span class="ident">Clock::SOR_SAFE</span>.<span class="ident">disable</span>();
        <span class="ident">Clock::TSECB</span>.<span class="ident">disable</span>();
        <span class="ident">Clock::TSEC</span>.<span class="ident">disable</span>();
        <span class="ident">Clock::HOST1X</span>.<span class="ident">disable</span>();
    }

    <span class="kw">fn</span> <span class="ident">dma_wait_idle</span>(<span class="kw-2">&amp;</span><span class="self">self</span>) -&gt; <span class="prelude-ty">Result</span><span class="op">&lt;</span>(), <span class="ident">FalconError</span><span class="op">&gt;</span> {
        <span class="kw">let</span> <span class="ident">tsec</span> <span class="op">=</span> <span class="kw">unsafe</span> { <span class="kw-2">&amp;</span><span class="kw-2">*</span><span class="self">self</span>.<span class="ident">registers</span> };

        <span class="kw">let</span> <span class="ident">timeout</span> <span class="op">=</span> <span class="ident">get_milliseconds</span>() <span class="op">+</span> <span class="number">10_000</span>;
        <span class="kw">while</span> <span class="op">!</span><span class="ident">tsec</span>
            .<span class="ident">TSEC_FALCON_DMATRFCMD</span>
            .<span class="ident">is_set</span>(<span class="ident">TSEC_FALCON_DMATRFCMD::IDLE</span>)
        {
            <span class="kw">if</span> <span class="ident">get_milliseconds</span>() <span class="op">&gt;</span> <span class="ident">timeout</span> {
                <span class="kw">return</span> <span class="prelude-val">Err</span>(<span class="ident">FalconError::DmaTimeout</span>);
            }
        }

        <span class="prelude-val">Ok</span>(())
    }

    <span class="doccomment">/// Loads Falcon microcode into the processor memory.</span>
    <span class="doccomment">///</span>
    <span class="doccomment">/// This method utilizes the Falcon DMA engine to load the given firmware</span>
    <span class="doccomment">/// into the code segment, starting from physical and virtual address `0`</span>
    <span class="doccomment">/// and must be separately executed using [`Tsec::boot`].</span>
    <span class="doccomment">///</span>
    <span class="doccomment">/// NOTE: The firmware buffer is expected to be [aligned] correctly</span>
    <span class="doccomment">/// to the boundaries of 0x100 byte pages in order to be uploaded.</span>
    <span class="doccomment">///</span>
    <span class="doccomment">/// [aligned]: constant.FIRMWARE_ALIGNMENT.html</span>
    <span class="doccomment">/// [`Tsec::boot`]: #method.boot</span>
    <span class="kw">pub</span> <span class="kw">fn</span> <span class="ident">load_firmware</span>(<span class="kw-2">&amp;</span><span class="self">self</span>, <span class="ident">firmware</span>: <span class="kw-2">&amp;</span>[<span class="ident">u8</span>]) -&gt; <span class="prelude-ty">Result</span><span class="op">&lt;</span>(), <span class="ident">FalconError</span><span class="op">&gt;</span> {
        <span class="kw">let</span> <span class="ident">tsec</span> <span class="op">=</span> <span class="kw">unsafe</span> { <span class="kw-2">&amp;</span><span class="kw-2">*</span><span class="self">self</span>.<span class="ident">registers</span> };

        <span class="comment">// Check if the firmware is being aligned correctly.</span>
        <span class="kw">let</span> <span class="ident">firmware_address</span> <span class="op">=</span> <span class="ident">firmware</span>.<span class="ident">as_ptr</span>() <span class="kw">as</span> <span class="ident">usize</span>;
        <span class="kw">if</span> (<span class="ident">firmware_address</span> <span class="op">%</span> <span class="ident">FIRMWARE_ALIGNMENT</span>) <span class="op">!</span><span class="op">=</span> <span class="number">0</span> {
            <span class="kw">return</span> <span class="prelude-val">Err</span>(<span class="ident">FalconError::FirmwareMisaligned</span>);
        }

        <span class="comment">// Make sure the DMA engine is in idle state.</span>
        <span class="self">self</span>.<span class="ident">dma_wait_idle</span>()<span class="question-mark">?</span>;

        <span class="comment">// Load in the memory base address of the firmware buffer.</span>
        <span class="ident">tsec</span>.<span class="ident">TSEC_FALCON_DMATRFBASE</span>
            .<span class="ident">set</span>((<span class="ident">firmware_address</span> <span class="op">&gt;</span><span class="op">&gt;</span> <span class="ident">FIRMWARE_ALIGN_BITS</span>) <span class="kw">as</span> <span class="ident">u32</span>);

        <span class="comment">// Configure the DMA engine to transfer the firmware buffer into the Falcon IMEM.</span>
        <span class="kw">for</span> (<span class="ident">index</span>, <span class="kw">_</span>) <span class="kw">in</span> <span class="ident">firmware</span>.<span class="ident">chunks</span>(<span class="ident">FIRMWARE_ALIGNMENT</span>).<span class="ident">enumerate</span>() {
            <span class="kw">let</span> <span class="ident">base</span> <span class="op">=</span> (<span class="ident">index</span> <span class="op">*</span> <span class="ident">FIRMWARE_ALIGNMENT</span>) <span class="kw">as</span> <span class="ident">u32</span>;
            <span class="kw">let</span> <span class="ident">offset</span> <span class="op">=</span> <span class="ident">base</span>;

            <span class="ident">tsec</span>.<span class="ident">TSEC_FALCON_DMATRFMOFFS</span>
                .<span class="ident">write</span>(<span class="ident">TSEC_FALCON_DMATRFMOFFS::OFFS</span>.<span class="ident">val</span>(<span class="ident">offset</span>));
            <span class="ident">tsec</span>.<span class="ident">TSEC_FALCON_DMATRFFBOFFS</span>.<span class="ident">set</span>(<span class="ident">base</span>);
            <span class="ident">tsec</span>.<span class="ident">TSEC_FALCON_DMATRFCMD</span>
                .<span class="ident">write</span>(<span class="ident">TSEC_FALCON_DMATRFCMD::IMEM::SET</span>);

            <span class="self">self</span>.<span class="ident">dma_wait_idle</span>()<span class="question-mark">?</span>;
        }

        <span class="prelude-val">Ok</span>(())
    }

    <span class="doccomment">/// Boots the Falcon from the specified boot vector.</span>
    <span class="doccomment">///</span>
    <span class="doccomment">/// The firmware must have been loaded into the Falcon in advance, either by</span>
    <span class="doccomment">/// calling [`Tsec::load_firmware`] or doing the necessary transfers manually.</span>
    <span class="doccomment">/// The boot vector then specifies from where code should be executed, most code</span>
    <span class="doccomment">/// blobs presumably expect `0` to be passed, and the CPU boots up.</span>
    <span class="doccomment">///</span>
    <span class="doccomment">/// There is also support for both shared mailboxes which act as scratch registers</span>
    <span class="doccomment">/// to share data between the Falcon and the host system. Through the respective</span>
    <span class="doccomment">/// arguments, mailboxes can be filled with supplied values and at the end of</span>
    <span class="doccomment">/// execution, the variables will be overridden with the final state of the TSEC</span>
    <span class="doccomment">/// mailboxes (e.g. to check result codes on the host processor).</span>
    <span class="doccomment">///</span>
    <span class="doccomment">/// # Safety</span>
    <span class="doccomment">///</span>
    <span class="doccomment">/// This method is considered unsafe because code execution on the TSEC can fail</span>
    <span class="doccomment">/// for malformed or misaligned blobs or through code fucking up internal state.</span>
    <span class="doccomment">///</span>
    <span class="doccomment">/// [`Tsec::load_firmware`]: #method.load_firmware</span>
    <span class="kw">pub</span> <span class="kw">unsafe</span> <span class="kw">fn</span> <span class="ident">boot</span>(
        <span class="kw-2">&amp;</span><span class="self">self</span>,
        <span class="ident">boot_vector</span>: <span class="ident">u32</span>,
        <span class="ident">mailbox0</span>: <span class="kw-2">&amp;mut</span> <span class="ident">u32</span>,
        <span class="ident">mailbox1</span>: <span class="kw-2">&amp;mut</span> <span class="ident">u32</span>,
    ) -&gt; <span class="prelude-ty">Result</span><span class="op">&lt;</span>(), <span class="ident">FalconError</span><span class="op">&gt;</span> {
        <span class="kw">let</span> <span class="ident">tsec</span> <span class="op">=</span> <span class="kw-2">&amp;</span><span class="kw-2">*</span><span class="self">self</span>.<span class="ident">registers</span>;
        <span class="kw">let</span> <span class="kw-2">mut</span> <span class="ident">res</span>;

        <span class="comment">// Configure Falcon and start the CPU.</span>
        <span class="ident">tsec</span>.<span class="ident">TSEC_FALCON_MAILBOX0</span>.<span class="ident">set</span>(<span class="kw-2">*</span><span class="ident">mailbox0</span>);
        <span class="ident">tsec</span>.<span class="ident">TSEC_FALCON_MAILBOX1</span>.<span class="ident">set</span>(<span class="kw-2">*</span><span class="ident">mailbox1</span>);
        <span class="ident">tsec</span>.<span class="ident">TSEC_FALCON_BOOTVEC</span>.<span class="ident">set</span>(<span class="ident">boot_vector</span>);
        <span class="ident">tsec</span>.<span class="ident">TSEC_FALCON_CPUCTL</span>
            .<span class="ident">write</span>(<span class="ident">TSEC_FALCON_CPUCTL::STARTCPU::SET</span>);

        <span class="comment">// Wait for the DMA engine to enter idle state.</span>
        <span class="ident">res</span> <span class="op">=</span> <span class="self">self</span>.<span class="ident">dma_wait_idle</span>();
        <span class="kw">if</span> <span class="ident">res</span>.<span class="ident">is_ok</span>() {
            <span class="comment">// Wait for the CPU to be halted.</span>
            <span class="kw">while</span> <span class="op">!</span><span class="ident">tsec</span>.<span class="ident">TSEC_FALCON_CPUCTL</span>.<span class="ident">is_set</span>(<span class="ident">TSEC_FALCON_CPUCTL::HALTED</span>) {}

            <span class="comment">// Check if the CPU has crashed.</span>
            <span class="kw">let</span> <span class="ident">exception_info</span> <span class="op">=</span> <span class="ident">tsec</span>.<span class="ident">TSEC_FALCON_EXCI</span>.<span class="ident">get</span>();
            <span class="kw">if</span> <span class="ident">exception_info</span> <span class="op">!</span><span class="op">=</span> <span class="number">0</span> {
                <span class="comment">// Gather exception details.</span>
                <span class="kw">let</span> <span class="ident">pc</span> <span class="op">=</span> <span class="ident">exception_info</span> <span class="op">&amp;</span> <span class="number">0xFFFFF</span>;
                <span class="kw">let</span> <span class="ident">exception</span> <span class="op">=</span> <span class="ident">FalconExceptionClause::from</span>(((<span class="ident">exception_info</span> <span class="op">&gt;</span><span class="op">&gt;</span> <span class="number">20</span>) <span class="op">&amp;</span> <span class="number">0xF</span>) <span class="kw">as</span> <span class="ident">u8</span>);

                <span class="ident">res</span> <span class="op">=</span> <span class="prelude-val">Err</span>(<span class="ident">FalconError::Exception</span>(<span class="ident">pc</span>, <span class="ident">exception</span>));
            }
        }

        <span class="kw-2">*</span><span class="ident">mailbox0</span> <span class="op">=</span> <span class="ident">tsec</span>.<span class="ident">TSEC_FALCON_MAILBOX0</span>.<span class="ident">get</span>();
        <span class="kw-2">*</span><span class="ident">mailbox1</span> <span class="op">=</span> <span class="ident">tsec</span>.<span class="ident">TSEC_FALCON_MAILBOX1</span>.<span class="ident">get</span>();

        <span class="ident">res</span>
    }

    <span class="doccomment">/// Dumps the DMEM of the Falcon engine into the supplied buffer.</span>
    <span class="doccomment">///</span>
    <span class="doccomment">/// This function is useful for debugging purposes and to examine how firmware</span>
    <span class="doccomment">/// interacts with the data memory.</span>
    <span class="doccomment">///</span>
    <span class="doccomment">/// The DMEM size of TSEC is hardcoded to `0x4000` bytes. For other Falcon</span>
    <span class="doccomment">/// engines, the size of DMEM in words should be determined by reading</span>
    <span class="doccomment">/// `(FALCON_HWCFG &gt;&gt; 9 &amp; 0x1F) &lt;&lt; 6`.</span>
    <span class="doccomment">///</span>
    <span class="doccomment">/// NOTE: This is only usable while TSEC is in No Secure mode context.</span>
    <span class="kw">pub</span> <span class="kw">fn</span> <span class="ident">dump_dmem</span>(<span class="kw-2">&amp;</span><span class="self">self</span>, <span class="ident">output</span>: <span class="kw-2">&amp;mut</span> [<span class="ident">u32</span>; <span class="number">0x1000</span>]) {
        <span class="kw">let</span> <span class="ident">tsec</span> <span class="op">=</span> <span class="kw">unsafe</span> { <span class="kw-2">&amp;</span><span class="kw-2">*</span><span class="self">self</span>.<span class="ident">registers</span> };

        <span class="comment">// Configure a full dump of DMEM with auto-incrementing addresses.</span>
        <span class="ident">tsec</span>.<span class="ident">TSEC_FALCON_DMEMC0</span>
            .<span class="ident">write</span>(<span class="ident">TSEC_FALCON_DMEMC::AINCR::SET</span> <span class="op">+</span> <span class="ident">TSEC_FALCON_DMEMC::OFFS</span>.<span class="ident">val</span>(<span class="number">0</span>));

        <span class="comment">// Read all words of the DMEM into the output buffer.</span>
        <span class="kw">for</span> <span class="ident">i</span> <span class="kw">in</span> <span class="ident">output</span>.<span class="ident">iter_mut</span>() {
            <span class="kw-2">*</span><span class="ident">i</span> <span class="op">=</span> <span class="ident">tsec</span>.<span class="ident">TSEC_FALCON_DMEMD0</span>.<span class="ident">get</span>();
        }
    }
}
</code></pre></div>
</section></div></main><div id="rustdoc-vars" data-root-path="../../../" data-current-crate="libtegra" data-themes="ayu,dark,light" data-resource-suffix="" data-rustdoc-version="1.63.0-nightly (ca122c7eb 2022-06-13)" ></div>
</body></html>