Copyright 1986-2017 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------
| Tool Version : Vivado v.2017.4 (lin64) Build 2086221 Fri Dec 15 20:54:30 MST 2017
| Date         : Sun May 26 21:42:48 2024
| Host         : node running 64-bit Ubuntu 22.04.3 LTS
| Command      : report_control_sets -verbose -file cpu_top_control_sets_placed.rpt
| Design       : cpu_top
| Device       : xc7a35t
------------------------------------------------------------------------------------

Control Set Information

Table of Contents
-----------------
1. Summary
2. Flip-Flop Distribution
3. Detailed Control Set Information

1. Summary
----------

+----------------------------------------------------------+-------+
|                          Status                          | Count |
+----------------------------------------------------------+-------+
| Number of unique control sets                            |   244 |
| Unused register locations in slices containing registers |   887 |
+----------------------------------------------------------+-------+


2. Flip-Flop Distribution
-------------------------

+--------------+-----------------------+------------------------+-----------------+--------------+
| Clock Enable | Synchronous Set/Reset | Asynchronous Set/Reset | Total Registers | Total Slices |
+--------------+-----------------------+------------------------+-----------------+--------------+
| No           | No                    | No                     |              94 |           33 |
| No           | No                    | Yes                    |             138 |           42 |
| No           | Yes                   | No                     |             347 |          104 |
| Yes          | No                    | No                     |              46 |           27 |
| Yes          | No                    | Yes                    |            1356 |          710 |
| Yes          | Yes                   | No                     |               4 |            1 |
+--------------+-----------------------+------------------------+-----------------+--------------+


3. Detailed Control Set Information
-----------------------------------

+-------------------------------------------+------------------------------------+-------------------------------------------+------------------+----------------+
|                Clock Signal               |            Enable Signal           |              Set/Reset Signal             | Slice Load Count | Bel Load Count |
+-------------------------------------------+------------------------------------+-------------------------------------------+------------------+----------------+
| ~clk_BUFG                                 |                                    | exe_inst/out_ReadData2_reg[0]_0           |                1 |              1 |
|  clk_BUFG                                 | idecode_inst/uregister/E[0]        | exe_inst/out_ReadData2_reg[0]_0           |                1 |              1 |
| ~clk_BUFG                                 |                                    | ifetch_inst/PC_reg[0]_0                   |                1 |              1 |
|  u_but/slow_clk_reg_n_0                   |                                    | idecode_inst/uregister/x_reg[13][29]_0    |                1 |              2 |
|  clk_BUFG                                 | wback_inst/x_reg[27][0][0]         | idecode_inst/uregister/x_reg[13][29]_0    |                2 |              2 |
|  clk_BUFG                                 | wback_inst/x_reg[21][0][0]         | idecode_inst/uregister/x_reg[13][29]_0    |                2 |              2 |
|  clk_BUFG                                 | wback_inst/x_reg[20][0][0]         | idecode_inst/uregister/x_reg[13][29]_0    |                2 |              2 |
|  clk_BUFG                                 | wback_inst/x_reg[2][0][0]          | idecode_inst/uregister/x_reg[24][8]_0     |                1 |              2 |
|  clk_BUFG                                 | wback_inst/x_reg[0][0][0]          | idecode_inst/uregister/x_reg[24][8]_0     |                1 |              2 |
|  clk_BUFG                                 | wback_inst/x_reg[26][0][0]         | idecode_inst/uregister/x_reg[13][29]_0    |                2 |              2 |
|  clk_BUFG                                 | wback_inst/x_reg[1][0][0]          | idecode_inst/uregister/x_reg[24][8]_0     |                1 |              2 |
|  clk_BUFG                                 | wback_inst/x_reg[3][0][0]          | idecode_inst/uregister/x_reg[24][8]_0     |                1 |              2 |
|  clk_BUFG                                 | wback_inst/x_reg[12][0][0]         | idecode_inst/uregister/x_reg[13][29]_0    |                2 |              2 |
|  clk_BUFG                                 | wback_inst/x_reg[22][0][0]         | idecode_inst/uregister/x_reg[13][29]_0    |                2 |              2 |
|  clk_BUFG                                 | wback_inst/x_reg[19][0][0]         | idecode_inst/uregister/x_reg[13][29]_0    |                2 |              2 |
|  clk_BUFG                                 | wback_inst/x_reg[25][0][0]         | idecode_inst/uregister/x_reg[13][29]_0    |                2 |              2 |
|  clk_BUFG                                 | wback_inst/x_reg[18][0][0]         | idecode_inst/uregister/x_reg[13][29]_0    |                2 |              2 |
|  clk_BUFG                                 |                                    | idecode_inst/uregister/x_reg[13][29]_0    |                1 |              2 |
|  clk_BUFG                                 | wback_inst/x_reg[23][0][0]         | idecode_inst/uregister/x_reg[13][29]_0    |                2 |              2 |
|  clk_BUFG                                 | wback_inst/x_reg[17][0][0]         | idecode_inst/uregister/x_reg[13][29]_0    |                2 |              2 |
|  clk_BUFG                                 | wback_inst/x_reg[16][0][0]         | idecode_inst/uregister/x_reg[13][29]_0    |                2 |              2 |
|  clk_BUFG                                 | wback_inst/x_reg[24][0][0]         | idecode_inst/uregister/x_reg[13][29]_0    |                2 |              2 |
|  clk_BUFG                                 | wback_inst/x_reg[22][0][0]         | idecode_inst/uregister/x_reg[24][8]_0     |                2 |              3 |
|  clk_BUFG                                 | wback_inst/x_reg[23][0][0]         | idecode_inst/uregister/x[30][21]_i_1_n_0  |                2 |              3 |
|  clk_BUFG                                 | wback_inst/x_reg[21][0][0]         | idecode_inst/uregister/x_reg[24][8]_0     |                2 |              3 |
|  clk_BUFG                                 | wback_inst/x_reg[16][0][0]         | idecode_inst/uregister/x_reg[24][8]_0     |                1 |              3 |
|  clk_BUFG                                 | wback_inst/x_reg[23][0][0]         | idecode_inst/uregister/x_reg[24][8]_0     |                2 |              3 |
|  clk_BUFG                                 | wback_inst/x_reg[21][0][0]         | idecode_inst/uregister/x[30][21]_i_1_n_0  |                1 |              3 |
|  clk_BUFG                                 | wback_inst/x_reg[20][0][0]         | idecode_inst/uregister/x_reg[24][8]_0     |                1 |              3 |
|  clk_BUFG                                 | wback_inst/x_reg[20][0][0]         | idecode_inst/uregister/x[30][21]_i_1_n_0  |                3 |              3 |
|  clk_BUFG                                 | wback_inst/x_reg[1][0][0]          | idecode_inst/uregister/x_reg[13][29]_0    |                2 |              3 |
|  clk_BUFG                                 | wback_inst/x_reg[19][0][0]         | idecode_inst/uregister/x_reg[24][8]_0     |                1 |              3 |
|  clk_BUFG                                 | wback_inst/x_reg[19][0][0]         | idecode_inst/uregister/x[30][21]_i_1_n_0  |                1 |              3 |
|  clk_BUFG                                 | wback_inst/x_reg[18][0][0]         | idecode_inst/uregister/x_reg[24][8]_0     |                1 |              3 |
|  clk_BUFG                                 | wback_inst/x_reg[18][0][0]         | idecode_inst/uregister/x[30][21]_i_1_n_0  |                1 |              3 |
|  clk_BUFG                                 | wback_inst/x_reg[17][0][0]         | idecode_inst/uregister/x_reg[24][8]_0     |                1 |              3 |
|  clk_BUFG                                 | wback_inst/x_reg[17][0][0]         | idecode_inst/uregister/x[30][21]_i_1_n_0  |                3 |              3 |
|  clk_BUFG                                 | wback_inst/x_reg[22][0][0]         | idecode_inst/uregister/x[30][21]_i_1_n_0  |                1 |              3 |
|  clk_BUFG                                 | wback_inst/x_reg[4][0][0]          | idecode_inst/uregister/x[30][21]_i_1_n_0  |                2 |              3 |
|  clk_BUFG                                 | wback_inst/x_reg[7][0][0]          | idecode_inst/uregister/x_reg[24][8]_0     |                3 |              3 |
|  clk_BUFG                                 | wback_inst/x_reg[7][0][0]          | idecode_inst/uregister/x_reg[13][29]_0    |                2 |              3 |
|  clk_BUFG                                 | wback_inst/x_reg[7][0][0]          | idecode_inst/uregister/x[30][21]_i_1_n_0  |                2 |              3 |
|  clk_BUFG                                 | wback_inst/x_reg[6][0][0]          | idecode_inst/uregister/x_reg[24][8]_0     |                1 |              3 |
|  clk_BUFG                                 | wback_inst/x_reg[6][0][0]          | idecode_inst/uregister/x_reg[13][29]_0    |                2 |              3 |
|  clk_BUFG                                 | wback_inst/x_reg[6][0][0]          | idecode_inst/uregister/x[30][21]_i_1_n_0  |                1 |              3 |
|  clk_BUFG                                 | wback_inst/x_reg[5][0][0]          | idecode_inst/uregister/x_reg[24][8]_0     |                1 |              3 |
|  clk_BUFG                                 | wback_inst/x_reg[5][0][0]          | idecode_inst/uregister/x_reg[13][29]_0    |                2 |              3 |
|  clk_BUFG                                 | wback_inst/x_reg[5][0][0]          | idecode_inst/uregister/x[30][21]_i_1_n_0  |                1 |              3 |
|  clk_BUFG                                 | wback_inst/x_reg[4][0][0]          | idecode_inst/uregister/x_reg[24][8]_0     |                1 |              3 |
|  clk_BUFG                                 | wback_inst/x_reg[4][0][0]          | idecode_inst/uregister/x_reg[13][29]_0    |                2 |              3 |
|  clk_BUFG                                 | wback_inst/x_reg[24][0][0]         | idecode_inst/uregister/x[30][21]_i_1_n_0  |                1 |              3 |
|  clk_BUFG                                 | wback_inst/x_reg[3][0][0]          | idecode_inst/uregister/x_reg[13][29]_0    |                2 |              3 |
|  clk_BUFG                                 | wback_inst/x_reg[3][0][0]          | idecode_inst/uregister/x[30][21]_i_1_n_0  |                1 |              3 |
|  clk_BUFG                                 | wback_inst/x_reg[2][0][0]          | idecode_inst/uregister/x_reg[13][29]_0    |                2 |              3 |
| ~clk_BUFG                                 |                                    | idecode_inst/uregister/x_reg[13][29]_0    |                1 |              3 |
|  clk_BUFG                                 | wback_inst/x_reg[27][0][0]         | idecode_inst/uregister/x_reg[24][8]_0     |                1 |              3 |
|  clk_BUFG                                 | wback_inst/x_reg[27][0][0]         | idecode_inst/uregister/x[30][21]_i_1_n_0  |                2 |              3 |
|  clk_BUFG                                 | wback_inst/x_reg[26][0][0]         | idecode_inst/uregister/x_reg[24][8]_0     |                1 |              3 |
|  clk_BUFG                                 | wback_inst/x_reg[26][0][0]         | idecode_inst/uregister/x[30][21]_i_1_n_0  |                3 |              3 |
|  clk_BUFG                                 | wback_inst/x_reg[25][0][0]         | idecode_inst/uregister/x_reg[24][8]_0     |                1 |              3 |
|  clk_BUFG                                 | wback_inst/x_reg[25][0][0]         | idecode_inst/uregister/x[30][21]_i_1_n_0  |                2 |              3 |
|  clk_BUFG                                 | wback_inst/x_reg[24][0][0]         | idecode_inst/uregister/x_reg[24][8]_0     |                1 |              3 |
|  clk_BUFG                                 | wback_inst/x_reg[14][0][0]         | idecode_inst/uregister/x_reg[13][29]_0    |                3 |              3 |
|  clk_BUFG                                 | wback_inst/x_reg[15][0][0]         | idecode_inst/uregister/x_reg[24][8]_0     |                2 |              3 |
|  clk_BUFG                                 | wback_inst/x_reg[12][0][0]         | idecode_inst/uregister/x_reg[24][8]_0     |                2 |              3 |
|  clk_BUFG                                 | wback_inst/x_reg[13][0][0]         | idecode_inst/uregister/x_reg[24][8]_0     |                2 |              3 |
|  clk_BUFG                                 | wback_inst/x_reg[13][0][0]         | idecode_inst/uregister/x_reg[13][29]_0    |                3 |              3 |
|  clk_BUFG                                 | wback_inst/x_reg[0][0][0]          | idecode_inst/uregister/x_reg[13][29]_0    |                2 |              3 |
|  exe_inst/ALUControl_reg[2]_i_2_n_0       |                                    |                                           |                1 |              3 |
|  clk_BUFG                                 | wback_inst/x_reg[15][0][0]         | idecode_inst/uregister/x_reg[13][29]_0    |                3 |              3 |
|  clk_BUFG                                 | wback_inst/x_reg[14][0][0]         | idecode_inst/uregister/x_reg[24][8]_0     |                3 |              3 |
|  clk_BUFG                                 | wback_inst/x_reg[16][0][0]         | idecode_inst/uregister/x[30][21]_i_1_n_0  |                1 |              3 |
|  clk_BUFG                                 | wback_inst/x_reg[13][0][0]         | idecode_inst/uregister/x_reg[0][10]_0     |                1 |              4 |
|  clk_BUFG                                 | wback_inst/x_reg[15][0][0]         | idecode_inst/uregister/x_reg[0][10]_0     |                2 |              4 |
|  clk_BUFG                                 | wback_inst/x_reg[14][0][0]         | idecode_inst/uregister/x_reg[1][24]_0     |                3 |              4 |
|  clk_BUFG                                 | wback_inst/x_reg[4][0][0]          | idecode_inst/uregister/x_reg[0][10]_0     |                1 |              4 |
|  clk_BUFG                                 | wback_inst/x_reg[20][0][0]         | idecode_inst/uregister/x_reg[12][15]_0    |                2 |              4 |
|  clk_BUFG                                 | wback_inst/x_reg[4][0][0]          | idecode_inst/uregister/x_reg[1][24]_0     |                1 |              4 |
|  clk_BUFG                                 | wback_inst/x_reg[27][0][0]         | idecode_inst/uregister/x_reg[20][20]_0    |                3 |              4 |
|  clk_BUFG                                 | wback_inst/x_reg[0][0][0]          | idecode_inst/uregister/x[30][4]_i_1_n_0   |                2 |              4 |
| ~clk_BUFG                                 |                                    |                                           |                2 |              4 |
|  clk_BUFG                                 | wback_inst/x_reg[24][0][0]         | idecode_inst/uregister/x_reg[20][20]_0    |                2 |              4 |
|  clk_BUFG                                 | wback_inst/x_reg[21][0][0]         | idecode_inst/uregister/x_reg[12][15]_0    |                2 |              4 |
|  clk_BUFG                                 | wback_inst/x_reg[3][0][0]          | idecode_inst/uregister/x_reg[20][20]_0    |                3 |              4 |
|  clk_BUFG                                 | wback_inst/x_reg[0][0][0]          | idecode_inst/uregister/x_reg[1][24]_0     |                2 |              4 |
|  clk_BUFG                                 | wback_inst/x_reg[2][0][0]          | idecode_inst/uregister/x[30][21]_i_1_n_0  |                2 |              4 |
|  clk_BUFG                                 | wback_inst/x_reg[22][0][0]         | idecode_inst/uregister/x_reg[12][15]_0    |                3 |              4 |
|  clk_BUFG                                 | wback_inst/x_reg[14][0][0]         | idecode_inst/uregister/x_reg[0][10]_0     |                4 |              4 |
|  clk_BUFG                                 | wback_inst/x_reg[2][0][0]          | idecode_inst/uregister/x[30][4]_i_1_n_0   |                3 |              4 |
|  clk_BUFG                                 | wback_inst/x_reg[13][0][0]         | idecode_inst/uregister/x_reg[1][24]_0     |                3 |              4 |
| ~clk_BUFG                                 |                                    | idecode_inst/uregister/x_reg[20][20]_0    |                1 |              4 |
|  clk_BUFG                                 | wback_inst/x_reg[23][0][0]         | idecode_inst/uregister/x_reg[12][15]_0    |                2 |              4 |
|  clk_BUFG                                 | wback_inst/x_reg[2][0][0]          | idecode_inst/uregister/x_reg[20][20]_0    |                3 |              4 |
|  clk_BUFG                                 | wback_inst/x_reg[0][0][0]          | idecode_inst/uregister/x[30][21]_i_1_n_0  |                2 |              4 |
|  clk_BUFG                                 | wback_inst/x_reg[7][0][0]          | idecode_inst/uregister/x_reg[1][24]_0     |                3 |              4 |
|  clk_BUFG                                 | wback_inst/x_reg[17][0][0]         | idecode_inst/uregister/x_reg[12][15]_0    |                2 |              4 |
|  clk_BUFG                                 | wback_inst/x_reg[16][0][0]         | idecode_inst/uregister/x_reg[12][15]_0    |                2 |              4 |
|  clk_BUFG                                 | wback_inst/x_reg[26][0][0]         | idecode_inst/uregister/x_reg[20][20]_0    |                2 |              4 |
|  clk_BUFG                                 | wback_inst/x_reg[7][0][0]          | idecode_inst/uregister/x_reg[0][10]_0     |                1 |              4 |
|  clk_BUFG                                 | wback_inst/x_reg[12][0][0]         | idecode_inst/uregister/x_reg[0][10]_0     |                2 |              4 |
|  clk_BUFG                                 | wback_inst/x_reg[6][0][0]          | idecode_inst/uregister/x_reg[1][24]_0     |                2 |              4 |
|  clk_BUFG                                 | wback_inst/x_reg[18][0][0]         | idecode_inst/uregister/x_reg[12][15]_0    |                3 |              4 |
| ~clk_BUFG                                 | rst_n_IBUF                         | idecode_inst/out_ecall_a7[3]_i_1_n_0      |                1 |              4 |
|  clk_BUFG                                 | wback_inst/x_reg[6][0][0]          | idecode_inst/uregister/x_reg[0][10]_0     |                2 |              4 |
|  clk_BUFG                                 | wback_inst/x_reg[25][0][0]         | idecode_inst/uregister/x_reg[20][20]_0    |                3 |              4 |
|  clk_BUFG                                 | wback_inst/x_reg[19][0][0]         | idecode_inst/uregister/x_reg[12][15]_0    |                1 |              4 |
|  clk_BUFG                                 | wback_inst/x_reg[1][0][0]          | idecode_inst/uregister/x_reg[20][20]_0    |                3 |              4 |
|  clk_BUFG                                 | wback_inst/x_reg[5][0][0]          | idecode_inst/uregister/x_reg[0][10]_0     |                1 |              4 |
|  clk_BUFG                                 | wback_inst/x_reg[1][0][0]          | idecode_inst/uregister/x[30][4]_i_1_n_0   |                3 |              4 |
|  clk_BUFG                                 | wback_inst/x_reg[1][0][0]          | idecode_inst/uregister/x[30][21]_i_1_n_0  |                2 |              4 |
|  clk_BUFG                                 | wback_inst/x_reg[5][0][0]          | idecode_inst/uregister/x_reg[1][24]_0     |                2 |              4 |
|  clk_BUFG                                 | wback_inst/x_reg[15][0][0]         | idecode_inst/uregister/x_reg[1][24]_0     |                4 |              4 |
|  clk_BUFG                                 |                                    | ifetch_inst/curr_time_a7_reg[3]           |                2 |              4 |
|  clk_BUFG                                 | wback_inst/x_reg[28][0][0]         | idecode_inst/uregister/x[30][4]_i_1_n_0   |                2 |              5 |
|  clk_BUFG                                 | wback_inst/x_reg[29][0][0]         | idecode_inst/uregister/x[30][4]_i_1_n_0   |                2 |              5 |
| ~clk_BUFG                                 |                                    | idecode_inst/uregister/x_reg[1][24]_0     |                1 |              5 |
|  clk_BUFG                                 | wback_inst/x_reg[27][0][0]         | idecode_inst/uregister/x[30][4]_i_1_n_0   |                2 |              5 |
| ~clk_BUFG                                 |                                    | idecode_inst/uregister/x_reg[12][15]_0    |                3 |              5 |
|  clk_BUFG                                 | wback_inst/x_reg[27][0][0]         | idecode_inst/uregister/x_reg[12][15]_0    |                3 |              5 |
|  clk_BUFG                                 | wback_inst/x_reg[2][0][0]          | idecode_inst/uregister/x_reg[0][10]_0     |                2 |              5 |
|  clk_BUFG                                 | wback_inst/x_reg[27][0][0]         | idecode_inst/uregister/x_reg[0][10]_0     |                3 |              5 |
|  clk_BUFG                                 | wback_inst/x_reg[27][0][0]         | idecode_inst/uregister/x_reg[1][24]_0     |                4 |              5 |
|  clk_BUFG                                 | wback_inst/x_reg[16][0][0]         | idecode_inst/uregister/x_reg[1][24]_0     |                3 |              5 |
|  clk_BUFG                                 | wback_inst/x_reg[26][0][0]         | idecode_inst/uregister/x_reg[1][24]_0     |                3 |              5 |
|  clk_BUFG                                 | wback_inst/x_reg[2][0][0]          | idecode_inst/uregister/x_reg[12][15]_0    |                3 |              5 |
|  clk_BUFG                                 | wback_inst/x_reg[0][0][0]          | idecode_inst/uregister/x_reg[0][10]_0     |                3 |              5 |
|  clk_BUFG                                 | wback_inst/x_reg[7][0][0]          | idecode_inst/uregister/x_reg[20][20]_0    |                4 |              5 |
|  clk_BUFG                                 | wback_inst/x_reg[7][0][0]          | idecode_inst/uregister/x_reg[12][15]_0    |                4 |              5 |
|  clk_BUFG                                 | wback_inst/x_reg[7][0][0]          | idecode_inst/uregister/x[30][4]_i_1_n_0   |                3 |              5 |
|  clk_BUFG                                 | wback_inst/x_reg[6][0][0]          | idecode_inst/uregister/x_reg[20][20]_0    |                4 |              5 |
|  clk_BUFG                                 | wback_inst/x_reg[6][0][0]          | idecode_inst/uregister/x_reg[12][15]_0    |                3 |              5 |
|  clk_BUFG                                 | wback_inst/x_reg[6][0][0]          | idecode_inst/uregister/x[30][4]_i_1_n_0   |                3 |              5 |
|  clk_BUFG                                 | wback_inst/x_reg[5][0][0]          | idecode_inst/uregister/x_reg[20][20]_0    |                3 |              5 |
|  clk_BUFG                                 | wback_inst/x_reg[5][0][0]          | idecode_inst/uregister/x_reg[12][15]_0    |                3 |              5 |
|  clk_BUFG                                 | wback_inst/x_reg[5][0][0]          | idecode_inst/uregister/x[30][4]_i_1_n_0   |                2 |              5 |
|  clk_BUFG                                 | wback_inst/x_reg[4][0][0]          | idecode_inst/uregister/x_reg[20][20]_0    |                3 |              5 |
|  clk_BUFG                                 | wback_inst/x_reg[2][0][0]          | idecode_inst/uregister/x_reg[1][24]_0     |                1 |              5 |
|  clk_BUFG                                 | wback_inst/x_reg[4][0][0]          | idecode_inst/uregister/x_reg[12][15]_0    |                3 |              5 |
|  clk_BUFG                                 | wback_inst/x_reg[4][0][0]          | idecode_inst/uregister/x[30][4]_i_1_n_0   |                3 |              5 |
|  clk_BUFG                                 | wback_inst/x_reg[0][0][0]          | idecode_inst/uregister/x_reg[12][15]_0    |                3 |              5 |
|  clk_BUFG                                 | wback_inst/x_reg[3][0][0]          | idecode_inst/uregister/x_reg[1][24]_0     |                1 |              5 |
|  clk_BUFG                                 | wback_inst/x_reg[3][0][0]          | idecode_inst/uregister/x_reg[12][15]_0    |                4 |              5 |
|  clk_BUFG                                 | wback_inst/x_reg[3][0][0]          | idecode_inst/uregister/x_reg[0][10]_0     |                2 |              5 |
|  clk_BUFG                                 | wback_inst/x_reg[3][0][0]          | idecode_inst/uregister/x[30][4]_i_1_n_0   |                2 |              5 |
|  clk_BUFG                                 | wback_inst/x_reg[0][0][0]          | idecode_inst/uregister/x_reg[20][20]_0    |                4 |              5 |
|  clk_BUFG                                 | wback_inst/x_reg[30][0][0]         | idecode_inst/uregister/x[30][4]_i_1_n_0   |                3 |              5 |
| ~clk_BUFG                                 |                                    | idecode_inst/uregister/x_reg[0][10]_0     |                1 |              5 |
|  clk_BUFG                                 | wback_inst/x_reg[19][0][0]         | idecode_inst/uregister/x_reg[20][20]_0    |                3 |              5 |
|  clk_BUFG                                 | wback_inst/x_reg[22][0][0]         | idecode_inst/uregister/x[30][4]_i_1_n_0   |                4 |              5 |
|  clk_BUFG                                 | wback_inst/x_reg[14][0][0]         | idecode_inst/uregister/x_reg[12][15]_0    |                3 |              5 |
|  clk_BUFG                                 | wback_inst/x_reg[21][0][0]         | idecode_inst/uregister/x_reg[20][20]_0    |                3 |              5 |
|  clk_BUFG                                 | wback_inst/x_reg[21][0][0]         | idecode_inst/uregister/x_reg[1][24]_0     |                3 |              5 |
|  clk_BUFG                                 | wback_inst/x_reg[21][0][0]         | idecode_inst/uregister/x_reg[0][10]_0     |                4 |              5 |
|  clk_BUFG                                 | wback_inst/x_reg[21][0][0]         | idecode_inst/uregister/x[30][4]_i_1_n_0   |                4 |              5 |
|  clk_BUFG                                 | wback_inst/x_reg[14][0][0]         | idecode_inst/uregister/x_reg[20][20]_0    |                3 |              5 |
|  clk_BUFG                                 | wback_inst/x_reg[20][0][0]         | idecode_inst/uregister/x_reg[20][20]_0    |                3 |              5 |
|  clk_BUFG                                 | wback_inst/x_reg[20][0][0]         | idecode_inst/uregister/x_reg[1][24]_0     |                3 |              5 |
|  clk_BUFG                                 | wback_inst/x_reg[20][0][0]         | idecode_inst/uregister/x_reg[0][10]_0     |                4 |              5 |
|  clk_BUFG                                 | wback_inst/x_reg[20][0][0]         | idecode_inst/uregister/x[30][4]_i_1_n_0   |                2 |              5 |
|  clk_BUFG                                 | wback_inst/x_reg[1][0][0]          | idecode_inst/uregister/x_reg[1][24]_0     |                2 |              5 |
|  clk_BUFG                                 | wback_inst/x_reg[15][0][0]         | idecode_inst/uregister/x_reg[12][15]_0    |                3 |              5 |
|  clk_BUFG                                 | wback_inst/x_reg[1][0][0]          | idecode_inst/uregister/x_reg[12][15]_0    |                4 |              5 |
|  clk_BUFG                                 | wback_inst/x_reg[1][0][0]          | idecode_inst/uregister/x_reg[0][10]_0     |                2 |              5 |
|  clk_BUFG                                 | wback_inst/x_reg[26][0][0]         | idecode_inst/uregister/x_reg[12][15]_0    |                3 |              5 |
|  clk_BUFG                                 | wback_inst/x_reg[19][0][0]         | idecode_inst/uregister/x_reg[1][24]_0     |                1 |              5 |
|  clk_BUFG                                 | wback_inst/x_reg[19][0][0]         | idecode_inst/uregister/x_reg[0][10]_0     |                3 |              5 |
|  clk_BUFG                                 | wback_inst/x_reg[19][0][0]         | idecode_inst/uregister/x[30][4]_i_1_n_0   |                3 |              5 |
|  clk_BUFG                                 | wback_inst/x_reg[15][0][0]         | idecode_inst/uregister/x_reg[20][20]_0    |                3 |              5 |
|  clk_BUFG                                 | wback_inst/x_reg[18][0][0]         | idecode_inst/uregister/x_reg[20][20]_0    |                3 |              5 |
|  clk_BUFG                                 | wback_inst/x_reg[18][0][0]         | idecode_inst/uregister/x_reg[1][24]_0     |                3 |              5 |
|  clk_BUFG                                 | wback_inst/x_reg[18][0][0]         | idecode_inst/uregister/x_reg[0][10]_0     |                4 |              5 |
|  clk_BUFG                                 | wback_inst/x_reg[18][0][0]         | idecode_inst/uregister/x[30][4]_i_1_n_0   |                4 |              5 |
|  clk_BUFG                                 | wback_inst/x_reg[16][0][0]         | idecode_inst/uregister/x[30][4]_i_1_n_0   |                2 |              5 |
|  clk_BUFG                                 | wback_inst/x_reg[16][0][0]         | idecode_inst/uregister/x_reg[0][10]_0     |                4 |              5 |
|  clk_BUFG                                 | wback_inst/x_reg[17][0][0]         | idecode_inst/uregister/x_reg[20][20]_0    |                3 |              5 |
|  clk_BUFG                                 | wback_inst/x_reg[17][0][0]         | idecode_inst/uregister/x_reg[1][24]_0     |                2 |              5 |
|  clk_BUFG                                 | wback_inst/x_reg[17][0][0]         | idecode_inst/uregister/x_reg[0][10]_0     |                3 |              5 |
|  clk_BUFG                                 | wback_inst/x_reg[17][0][0]         | idecode_inst/uregister/x[30][4]_i_1_n_0   |                2 |              5 |
|  clk_BUFG                                 | wback_inst/x_reg[16][0][0]         | idecode_inst/uregister/x_reg[20][20]_0    |                3 |              5 |
|  clk_BUFG                                 | wback_inst/x_reg[22][0][0]         | idecode_inst/uregister/x_reg[1][24]_0     |                2 |              5 |
|  clk_BUFG                                 | wback_inst/x_reg[25][0][0]         | idecode_inst/uregister/x_reg[1][24]_0     |                1 |              5 |
|  clk_BUFG                                 | wback_inst/x_reg[25][0][0]         | idecode_inst/uregister/x_reg[12][15]_0    |                5 |              5 |
|  clk_BUFG                                 | wback_inst/x_reg[25][0][0]         | idecode_inst/uregister/x_reg[0][10]_0     |                3 |              5 |
|  clk_BUFG                                 | wback_inst/x_reg[25][0][0]         | idecode_inst/uregister/x[30][4]_i_1_n_0   |                4 |              5 |
|  clk_BUFG                                 | wback_inst/x_reg[12][0][0]         | idecode_inst/uregister/x_reg[20][20]_0    |                4 |              5 |
|  clk_BUFG                                 | wback_inst/x_reg[12][0][0]         | idecode_inst/uregister/x_reg[1][24]_0     |                4 |              5 |
|  clk_BUFG                                 | wback_inst/x_reg[26][0][0]         | idecode_inst/uregister/x[30][4]_i_1_n_0   |                3 |              5 |
|  clk_BUFG                                 | wback_inst/x_reg[24][0][0]         | idecode_inst/uregister/x_reg[1][24]_0     |                2 |              5 |
|  clk_BUFG                                 | wback_inst/x_reg[26][0][0]         | idecode_inst/uregister/x_reg[0][10]_0     |                4 |              5 |
|  clk_BUFG                                 | wback_inst/x_reg[13][0][0]         | idecode_inst/uregister/x_reg[12][15]_0    |                3 |              5 |
|  clk_BUFG                                 | wback_inst/x_reg[24][0][0]         | idecode_inst/uregister/x_reg[12][15]_0    |                2 |              5 |
|  clk_BUFG                                 | wback_inst/x_reg[24][0][0]         | idecode_inst/uregister/x_reg[0][10]_0     |                3 |              5 |
|  clk_BUFG                                 | wback_inst/x_reg[24][0][0]         | idecode_inst/uregister/x[30][4]_i_1_n_0   |                2 |              5 |
|  clk_BUFG                                 | wback_inst/x_reg[23][0][0]         | idecode_inst/uregister/x_reg[20][20]_0    |                3 |              5 |
|  clk_BUFG                                 | wback_inst/x_reg[23][0][0]         | idecode_inst/uregister/x_reg[1][24]_0     |                3 |              5 |
|  clk_BUFG                                 | wback_inst/x_reg[13][0][0]         | idecode_inst/uregister/x_reg[20][20]_0    |                3 |              5 |
|  clk_BUFG                                 | wback_inst/x_reg[23][0][0]         | idecode_inst/uregister/x_reg[0][10]_0     |                3 |              5 |
|  clk_BUFG                                 | wback_inst/x_reg[12][0][0]         | idecode_inst/uregister/x_reg[12][15]_0    |                4 |              5 |
|  clk_BUFG                                 | wback_inst/x_reg[23][0][0]         | idecode_inst/uregister/x[30][4]_i_1_n_0   |                4 |              5 |
|  clk_BUFG                                 | wback_inst/x_reg[22][0][0]         | idecode_inst/uregister/x_reg[20][20]_0    |                4 |              5 |
|  clk_BUFG                                 | wback_inst/x_reg[22][0][0]         | idecode_inst/uregister/x_reg[0][10]_0     |                3 |              5 |
|  TubDisplay_inst/tub_data1_reg[7]_i_2_n_0 |                                    | exe_inst/out_ReadData2_reg[0]_0           |                3 |              7 |
|  TubDisplay_inst/tub_data2_reg[7]_i_2_n_0 |                                    | exe_inst/out_ReadData2_reg[0]_0           |                2 |              7 |
|  clk_wiz_inst/inst/clk_out1               |                                    |                                           |                3 |              7 |
|  clk_BUFG                                 | wback_inst/x_reg[8][0][0]          | idecode_inst/uregister/readData2_reg[3]_0 |                5 |              8 |
|  clk_BUFG                                 | wback_inst/x_reg[12][0][0]         | idecode_inst/uregister/x[10][15]_i_2_n_0  |                4 |              8 |
|  clk_BUFG                                 | wback_inst/x_reg[8][0][0]          | TubDisplay_inst/tub_in0_reg[1]_0          |                3 |              8 |
|  clk_BUFG                                 | wback_inst/x_reg[9][0][0]          | idecode_inst/uregister/readData2_reg[3]_0 |                5 |              8 |
|  clk_BUFG                                 | wback_inst/x_reg[9][0][0]          | TubDisplay_inst/tub_in0_reg[1]_0          |                4 |              8 |
|  clk_BUFG                                 | wback_inst/x_reg[11][0][0]         | TubDisplay_inst/tub_in0_reg[1]_0          |                3 |              8 |
|  clk_BUFG                                 | wback_inst/x_reg[11][0][0]         | idecode_inst/uregister/readData2_reg[3]_0 |                4 |              8 |
|  clk_BUFG                                 | wback_inst/x_reg[13][0][0]         | idecode_inst/uregister/x[10][15]_i_2_n_0  |                5 |              8 |
|  clk_BUFG                                 | wback_inst/x_reg[15][0][0]         | idecode_inst/uregister/x[10][15]_i_2_n_0  |                5 |              8 |
|  clk_BUFG                                 | wback_inst/x_reg[10][0][0]         | TubDisplay_inst/tub_in0_reg[1]_0          |                3 |              8 |
|  clk_BUFG                                 | wback_inst/x_reg[14][0][0]         | idecode_inst/uregister/x[10][15]_i_2_n_0  |                3 |              8 |
|  clk_BUFG                                 | wback_inst/x_reg[10][0][0]         | idecode_inst/uregister/readData2_reg[3]_0 |                3 |              8 |
|  clk_BUFG                                 | wback_inst/x_reg[30][0][0]         | idecode_inst/uregister/readData2_reg[3]_0 |                6 |             10 |
|  clk_BUFG                                 | wback_inst/x_reg[28][0][0]         | idecode_inst/uregister/readData2_reg[3]_0 |                7 |             11 |
|  clk_BUFG                                 | wback_inst/x_reg[29][0][0]         | idecode_inst/uregister/readData2_reg[3]_0 |                7 |             11 |
|  clk_BUFG                                 | idecode_inst/uregister/E[0]        |                                           |                5 |             14 |
| ~clk_BUFG                                 | idecode_inst/uregister/E[0]        | idecode_inst/uregister/readData2_reg[3]_0 |                9 |             16 |
|  TubDisplay_inst/slow_clk                 |                                    | TubDisplay_inst/tub_in0_reg[1]_0          |                3 |             16 |
|  clk_BUFG                                 | wback_inst/x_reg[8][0][0]          | idecode_inst/uregister/x[10][15]_i_2_n_0  |               11 |             16 |
|  clk_BUFG                                 | wback_inst/x_reg[9][0][0]          | idecode_inst/uregister/x[10][15]_i_2_n_0  |               10 |             16 |
|  clk_BUFG                                 | wback_inst/x_reg[29][0][0]         | idecode_inst/uregister/x[30][21]_i_1_n_0  |               10 |             16 |
|  clk_BUFG                                 | wback_inst/x_reg[28][0][0]         | idecode_inst/uregister/x[30][21]_i_1_n_0  |                9 |             16 |
|  clk_BUFG                                 | wback_inst/x_reg[11][0][0]         | idecode_inst/uregister/x[10][15]_i_2_n_0  |                7 |             16 |
|  clk_BUFG                                 | wback_inst/x_reg[10][0][0]         | idecode_inst/uregister/x[10][15]_i_2_n_0  |                6 |             16 |
|  clk_wiz_inst/inst/clk_out2               |                                    |                                           |                5 |             17 |
| ~clk_BUFG                                 |                                    | idecode_inst/uregister/x_reg[24][8]_0     |                7 |             17 |
|  clk_BUFG                                 | wback_inst/x_reg[30][0][0]         | idecode_inst/uregister/x[30][21]_i_1_n_0  |                9 |             17 |
|  clk_wiz_inst/inst/clk_out2               |                                    | idecode_inst/uregister/x_reg[13][29]_0    |                5 |             21 |
| ~clk_BUFG                                 | idecode_inst/uregister/E[0]        | exe_inst/out_ReadData2_reg[0]_0           |                7 |             22 |
|  clk_BUFG                                 |                                    | dmem_inst/WriteData_reg[31]_0             |                6 |             25 |
| ~clk_BUFG                                 | idecode_inst/uregister/E[0]        | idecode_inst/uregister/x_reg[13][29]_0    |               12 |             30 |
|  clk_BUFG                                 | idecode_inst/uregister/E[0]        | ifetch_inst/PC_reg[0]_0                   |                8 |             31 |
| ~clk_BUFG                                 | exe_inst/out_ALUResult[31]_i_1_n_0 | idecode_inst/uregister/readData2_reg[3]_0 |               29 |             32 |
|  clk_BUFG                                 | wback_inst/x_reg[31][0][0]         |                                           |               22 |             32 |
| ~clk_BUFG                                 | idecode_inst/uregister/E[0]        | idecode_inst/uregister/x_reg[24][8]_0     |               11 |             33 |
|  clk_wiz_inst/inst/clk_out2               |                                    | TubDisplay_inst/tub_in0_reg[1]_0          |               16 |             56 |
|  clk_BUFG                                 |                                    |                                           |               22 |             63 |
| ~clk_BUFG                                 | idecode_inst/uregister/E[0]        | ifetch_inst/PC_reg[0]_0                   |               21 |             86 |
| ~clk_BUFG                                 | idecode_inst/uregister/E[0]        | idecode_inst/uregister/readData1_reg[3]_0 |               33 |            113 |
|  clk_BUFG                                 |                                    | exe_inst/led_r_OBUF[2]                    |               91 |            304 |
+-------------------------------------------+------------------------------------+-------------------------------------------+------------------+----------------+


+--------+-----------------------+
| Fanout | Number of ControlSets |
+--------+-----------------------+
| 1      |                     3 |
| 2      |                    19 |
| 3      |                    50 |
| 4      |                    41 |
| 5      |                    88 |
| 7      |                     3 |
| 8      |                    12 |
| 10     |                     1 |
| 11     |                     2 |
| 14     |                     1 |
| 16+    |                    24 |
+--------+-----------------------+


