<!DOCTYPE html>
<html>
  <head>
   <meta name="viewport" content="width=device-width, initial-scale=1"><title>lab01</title>
  </head>
  <body>
    <p><b>Lab-01</b></p>
    <p><i>Introduction to simulation platform for Verilog HDL</i></p>
    <p style="text-align: justify;">In this lab we shall learn how to simulate a
      verilog code using online platform without using any installed software.
      Before starting, hope the readers are already aware of basic Verilog codes
      for digital system. We shall mention the code for a particular logic in
      next portions.</p>
    <p style="text-align: justify;"><i>1) Step-1 skip if you are already aware
        of this)<br>
      </i></p>
    <p style="text-align: justify;">Go to edaplayground (search it), and you
      will get a window as shown below. Check for log-in and login using your
      Google account.</p>
    2) Set up the simulator as per the screenshot shown below. <img src="lab12.PNG"
      alt="qqqq" title="qqq" style="width: 353px; height: 159px;">
    <p style="text-align: justify;"><i>Experiment: Design of 1 bit Full adder
        using data-flow modeling</i></p>
    <p style="text-align: justify;"><span style="color: #330099;">//design code<br>
        module fa1(s,co,a,b,ci);<br>
        input a,b,ci;<br>
        output s,co;<br>
        //dataflow modeling<br>
        assign s=a^b^ci;<br>
        assign co=(a&amp;b)|(b&amp;ci)|(a&amp;ci);<br>
        endmodule<br>
        <br>
        //testbench code<br>
        module fa1_tb();<br>
        reg a,b,ci;<br>
        wire s,co;<br>
        fa1 U0 (s,co,a,b,ci);<br>
        initial begin<br>
        $dumpfile("dump.vcd");<br>
        $dumpvars;<br>
        a=0;b=0;ci=0;<br>
        #20;<br>
        a=0;b=0;ci=1;<br>
        #20;<br>
        a=0;b=1;ci=0;<br>
        #20;<br>
        a=0;b=1;ci=1;<br>
        #20;<br>
        a=1;b=0;ci=0;<br>
        #20;<br>
        a=1;b=0;ci=1;<br>
        #20;<br>
        a=1;b=1;ci=0;<br>
        #20;<br>
        a=1;b=1;ci=1;<br>
        #20;<br>
        $finish;<br>
        end<br>
        endmodule</span></p>
    <div style="text-align: center;"><img src="fa1.gif" alt="ss" title="ss" style="width: 203px; height: 112px;"></div>
    <p style="text-align: justify;"><br>
    </p>
  </body>
</html>
