# read design
read -sv ../trojan_definition/trojan0.v
hierarchy -top Trojan0
flatten

# the high-level stuff
proc; fsm; opt; memory; opt

# mapping to internal cell library
techmap; opt

# mapping flip-flops to mycells.lib
dfflibmap -liberty mycells.lib

# mapping logic to mycells.lib
abc -liberty mycells.lib

# cleanup
clean

# write out the netlist
write_verilog synth.v
