<stg><name>sha512_compress_32.1</name>


<trans_list>

<trans id="626" from="1" to="2">
<condition id="99">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="627" from="2" to="3">
<condition id="100">
<or_exp><and_exp><literal name="exitcond3" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="630" from="2" to="4">
<condition id="105">
<or_exp><and_exp><literal name="exitcond3" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="629" from="3" to="2">
<condition id="103">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="631" from="4" to="5">
<condition id="107">
<or_exp><and_exp><literal name="exitcond9" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="641" from="4" to="14">
<condition id="119">
<or_exp><and_exp><literal name="exitcond9" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="632" from="5" to="6">
<condition id="108">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="633" from="6" to="7">
<condition id="109">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="634" from="7" to="8">
<condition id="110">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="635" from="8" to="9">
<condition id="111">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="636" from="9" to="10">
<condition id="112">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="637" from="10" to="11">
<condition id="113">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="638" from="11" to="12">
<condition id="114">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="639" from="12" to="13">
<condition id="115">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="640" from="13" to="4">
<condition id="117">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="642" from="14" to="15">
<condition id="120">
<or_exp><and_exp><literal name="exitcond8" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="651" from="14" to="22">
<condition id="131">
<or_exp><and_exp><literal name="exitcond8" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="644" from="15" to="16">
<condition id="122">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="645" from="16" to="17">
<condition id="123">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="646" from="17" to="18">
<condition id="124">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="647" from="18" to="19">
<condition id="125">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="648" from="19" to="20">
<condition id="126">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="649" from="20" to="21">
<condition id="127">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="650" from="21" to="14">
<condition id="129">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="652" from="22" to="23">
<condition id="132">
<or_exp><and_exp><literal name="tmp_74" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="710" from="22" to="79">
<condition id="192">
<or_exp><and_exp><literal name="tmp_74" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="654" from="23" to="24">
<condition id="134">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="655" from="24" to="25">
<condition id="135">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="656" from="25" to="26">
<condition id="136">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="657" from="26" to="27">
<condition id="137">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="658" from="27" to="28">
<condition id="138">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="659" from="28" to="29">
<condition id="139">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="660" from="29" to="30">
<condition id="140">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="661" from="30" to="31">
<condition id="141">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="662" from="31" to="32">
<condition id="142">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="663" from="32" to="33">
<condition id="143">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="664" from="33" to="34">
<condition id="144">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="665" from="34" to="35">
<condition id="145">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="666" from="35" to="36">
<condition id="146">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="667" from="36" to="37">
<condition id="147">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="668" from="37" to="38">
<condition id="148">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="669" from="38" to="39">
<condition id="149">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="670" from="39" to="40">
<condition id="150">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="671" from="40" to="41">
<condition id="151">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="672" from="41" to="42">
<condition id="152">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="673" from="42" to="43">
<condition id="153">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="674" from="43" to="44">
<condition id="154">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="675" from="44" to="45">
<condition id="155">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="676" from="45" to="46">
<condition id="156">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="677" from="46" to="47">
<condition id="157">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="678" from="47" to="48">
<condition id="158">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="679" from="48" to="49">
<condition id="159">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="680" from="49" to="50">
<condition id="160">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="681" from="50" to="51">
<condition id="161">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="682" from="51" to="52">
<condition id="162">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="683" from="52" to="53">
<condition id="163">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="684" from="53" to="54">
<condition id="164">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="685" from="54" to="55">
<condition id="165">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="686" from="55" to="56">
<condition id="166">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="687" from="56" to="57">
<condition id="167">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="688" from="57" to="58">
<condition id="168">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="689" from="58" to="59">
<condition id="169">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="690" from="59" to="60">
<condition id="170">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="691" from="60" to="61">
<condition id="171">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="692" from="61" to="62">
<condition id="172">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="693" from="62" to="63">
<condition id="173">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="694" from="63" to="64">
<condition id="174">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="695" from="64" to="65">
<condition id="175">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="696" from="65" to="66">
<condition id="176">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="697" from="66" to="67">
<condition id="177">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="698" from="67" to="68">
<condition id="178">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="699" from="68" to="69">
<condition id="179">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="700" from="69" to="70">
<condition id="180">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="701" from="70" to="71">
<condition id="181">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="702" from="71" to="72">
<condition id="182">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="703" from="72" to="73">
<condition id="183">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="704" from="73" to="74">
<condition id="184">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="705" from="74" to="75">
<condition id="185">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="706" from="75" to="76">
<condition id="186">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="707" from="76" to="77">
<condition id="187">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="708" from="77" to="78">
<condition id="188">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="709" from="78" to="22">
<condition id="190">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="711" from="79" to="80">
<condition id="193">
<or_exp><and_exp><literal name="exitcond" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="713" from="80" to="79">
<condition id="196">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>
</trans_list>



<state_list>

<state id="1" st_id="1">

<operation id="81" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5" bw="32" op_0_bw="32" op_1_bw="8" op_2_bw="0" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="0" op_7_bw="0" op_8_bw="0" op_9_bw="0" op_10_bw="0">
<![CDATA[
:0  %empty = call i32 (...)* @_ssdm_op_SpecMemCore([32 x i8]* %buf_r, [1 x i8]* @p_str, [7 x i8]* @RAM_1P_str, [1 x i8]* @p_str, i32 -1, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str)

]]></Node>
<StgValue><ssdm name="empty"/></StgValue>
</operation>

<operation id="82" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="6" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
:1  %p_01_idx_read = call i64 @_ssdm_op_Read.ap_auto.i64(i64 %p_01_idx)

]]></Node>
<StgValue><ssdm name="p_01_idx_read"/></StgValue>
</operation>

<operation id="83" st_id="1" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="7" bw="64" op_0_bw="64">
<![CDATA[
:2  %S = alloca [8 x i64], align 16

]]></Node>
<StgValue><ssdm name="S"/></StgValue>
</operation>

<operation id="84" st_id="1" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="8" bw="64" op_0_bw="64">
<![CDATA[
:3  %W = alloca [80 x i64], align 16

]]></Node>
<StgValue><ssdm name="W"/></StgValue>
</operation>

<operation id="85" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="9" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="0" op_3_bw="0" op_4_bw="0" op_5_bw="0">
<![CDATA[
:4  call void (...)* @_ssdm_op_SpecResourceLimit(i32 1, [4 x i8]* @p_str44, [1 x i8]* @p_str145, [1 x i8]* @p_str145, [1 x i8]* @p_str145) nounwind

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="86" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="10" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="0" op_3_bw="0" op_4_bw="0" op_5_bw="0">
<![CDATA[
:5  call void (...)* @_ssdm_op_SpecResourceLimit(i32 1, [4 x i8]* @p_str246, [1 x i8]* @p_str145, [1 x i8]* @p_str145, [1 x i8]* @p_str145) nounwind

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="87" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="11" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="0" op_3_bw="0" op_4_bw="0" op_5_bw="0">
<![CDATA[
:6  call void (...)* @_ssdm_op_SpecResourceLimit(i32 1, [4 x i8]* @p_str347, [1 x i8]* @p_str145, [1 x i8]* @p_str145, [1 x i8]* @p_str145) nounwind

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="88" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="12" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="0" op_3_bw="0" op_4_bw="0" op_5_bw="0">
<![CDATA[
:7  call void (...)* @_ssdm_op_SpecResourceLimit(i32 1, [5 x i8]* @p_str448, [1 x i8]* @p_str145, [1 x i8]* @p_str145, [1 x i8]* @p_str145) nounwind

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="89" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="13" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="0" op_3_bw="0" op_4_bw="0" op_5_bw="0">
<![CDATA[
:8  call void (...)* @_ssdm_op_SpecResourceLimit(i32 1, [5 x i8]* @p_str549, [1 x i8]* @p_str145, [1 x i8]* @p_str145, [1 x i8]* @p_str145) nounwind

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="90" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="14" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="0" op_3_bw="0" op_4_bw="0" op_5_bw="0">
<![CDATA[
:9  call void (...)* @_ssdm_op_SpecResourceLimit(i32 1, [5 x i8]* @p_str650, [1 x i8]* @p_str145, [1 x i8]* @p_str145, [1 x i8]* @p_str145) nounwind

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="91" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="15" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="0" op_3_bw="0" op_4_bw="0" op_5_bw="0">
<![CDATA[
:10  call void (...)* @_ssdm_op_SpecResourceLimit(i32 1, [4 x i8]* @p_str751, [1 x i8]* @p_str145, [1 x i8]* @p_str145, [1 x i8]* @p_str145) nounwind

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="92" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="16" bw="0" op_0_bw="0">
<![CDATA[
:11  br label %1

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="2" st_id="2">

<operation id="93" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="18" bw="4" op_0_bw="4" op_1_bw="0">
<![CDATA[
:0  %i = phi i4 [ 0, %0 ], [ %i_5, %2 ]

]]></Node>
<StgValue><ssdm name="i"/></StgValue>
</operation>

<operation id="94" st_id="2" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="19" bw="1" op_0_bw="4" op_1_bw="4">
<![CDATA[
:1  %exitcond3 = icmp eq i4 %i, -8

]]></Node>
<StgValue><ssdm name="exitcond3"/></StgValue>
</operation>

<operation id="95" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="20" bw="32" op_0_bw="32" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
:2  %empty_95 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 8, i64 8, i64 8)

]]></Node>
<StgValue><ssdm name="empty_95"/></StgValue>
</operation>

<operation id="96" st_id="2" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="21" bw="4" op_0_bw="4" op_1_bw="4">
<![CDATA[
:3  %i_5 = add i4 %i, 1

]]></Node>
<StgValue><ssdm name="i_5"/></StgValue>
</operation>

<operation id="97" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="22" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
:4  br i1 %exitcond3, label %.preheader13.preheader, label %2

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="98" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp><literal name="exitcond3" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="24" bw="64" op_0_bw="4">
<![CDATA[
:0  %tmp = zext i4 %i to i64

]]></Node>
<StgValue><ssdm name="tmp"/></StgValue>
</operation>

<operation id="99" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp><literal name="exitcond3" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="25" bw="3" op_0_bw="64" op_1_bw="64" op_2_bw="64">
<![CDATA[
:1  %md_state_addr = getelementptr [8 x i64]* %md_state, i64 0, i64 %tmp

]]></Node>
<StgValue><ssdm name="md_state_addr"/></StgValue>
</operation>

<operation id="100" st_id="2" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp><literal name="exitcond3" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="26" bw="64" op_0_bw="3">
<![CDATA[
:2  %md_state_load = load i64* %md_state_addr, align 8

]]></Node>
<StgValue><ssdm name="md_state_load"/></StgValue>
</operation>

<operation id="101" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="5">
<or_exp><and_exp><literal name="exitcond3" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="31" bw="7" op_0_bw="64">
<![CDATA[
.preheader13.preheader:0  %tmp_253 = trunc i64 %p_01_idx_read to i7

]]></Node>
<StgValue><ssdm name="tmp_253"/></StgValue>
</operation>

<operation id="102" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="5">
<or_exp><and_exp><literal name="exitcond3" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="32" bw="0" op_0_bw="0">
<![CDATA[
.preheader13.preheader:1  br label %.preheader13

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="3" st_id="3">

<operation id="103" st_id="3" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="6">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="26" bw="64" op_0_bw="3">
<![CDATA[
:2  %md_state_load = load i64* %md_state_addr, align 8

]]></Node>
<StgValue><ssdm name="md_state_load"/></StgValue>
</operation>

<operation id="104" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="6">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="27" bw="3" op_0_bw="64" op_1_bw="64" op_2_bw="64">
<![CDATA[
:3  %S_addr = getelementptr inbounds [8 x i64]* %S, i64 0, i64 %tmp

]]></Node>
<StgValue><ssdm name="S_addr"/></StgValue>
</operation>

<operation id="105" st_id="3" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="6">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="28" bw="0" op_0_bw="64" op_1_bw="3">
<![CDATA[
:4  store i64 %md_state_load, i64* %S_addr, align 8

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="106" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="6">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="29" bw="0" op_0_bw="0">
<![CDATA[
:5  br label %1

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="4" st_id="4">

<operation id="107" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="7">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="34" bw="5" op_0_bw="5" op_1_bw="0">
<![CDATA[
.preheader13:0  %i_1 = phi i5 [ %i_6, %3 ], [ 0, %.preheader13.preheader ]

]]></Node>
<StgValue><ssdm name="i_1"/></StgValue>
</operation>

<operation id="108" st_id="4" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="7">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="35" bw="1" op_0_bw="5" op_1_bw="5">
<![CDATA[
.preheader13:1  %exitcond9 = icmp eq i5 %i_1, -16

]]></Node>
<StgValue><ssdm name="exitcond9"/></StgValue>
</operation>

<operation id="109" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="7">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="36" bw="32" op_0_bw="32" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
.preheader13:2  %empty_96 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 16, i64 16, i64 16)

]]></Node>
<StgValue><ssdm name="empty_96"/></StgValue>
</operation>

<operation id="110" st_id="4" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="7">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="37" bw="5" op_0_bw="5" op_1_bw="5">
<![CDATA[
.preheader13:3  %i_6 = add i5 %i_1, 1

]]></Node>
<StgValue><ssdm name="i_6"/></StgValue>
</operation>

<operation id="111" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="7">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="38" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
.preheader13:4  br i1 %exitcond9, label %.preheader12.preheader, label %3

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="112" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="9">
<or_exp><and_exp><literal name="exitcond9" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="87" bw="0" op_0_bw="0">
<![CDATA[
.preheader12.preheader:0  br label %.preheader12

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="5" st_id="5">

<operation id="113" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="10">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="40" bw="4" op_0_bw="5">
<![CDATA[
:0  %tmp_256 = trunc i5 %i_1 to i4

]]></Node>
<StgValue><ssdm name="tmp_256"/></StgValue>
</operation>

<operation id="114" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="10">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="41" bw="7" op_0_bw="7" op_1_bw="4" op_2_bw="3">
<![CDATA[
:1  %tmp_s = call i7 @_ssdm_op_BitConcatenate.i7.i4.i3(i4 %tmp_256, i3 0)

]]></Node>
<StgValue><ssdm name="tmp_s"/></StgValue>
</operation>

<operation id="115" st_id="5" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="10">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="42" bw="7" op_0_bw="7" op_1_bw="7">
<![CDATA[
:2  %sum = add i7 %tmp_253, %tmp_s

]]></Node>
<StgValue><ssdm name="sum"/></StgValue>
</operation>

<operation id="116" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="10">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="43" bw="64" op_0_bw="7">
<![CDATA[
:3  %sum_cast = zext i7 %sum to i64

]]></Node>
<StgValue><ssdm name="sum_cast"/></StgValue>
</operation>

<operation id="117" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="10">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="44" bw="5" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
:4  %buf_addr = getelementptr [32 x i8]* %buf_r, i64 0, i64 %sum_cast

]]></Node>
<StgValue><ssdm name="buf_addr"/></StgValue>
</operation>

<operation id="118" st_id="5" stage="2" lat="2">
<core>RAM_1P</core>
<MemPortIdVec></MemPortIdVec>
<condition id="10">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="45" bw="8" op_0_bw="5">
<![CDATA[
:5  %buf_load = load i8* %buf_addr, align 1

]]></Node>
<StgValue><ssdm name="buf_load"/></StgValue>
</operation>
</state>

<state id="6" st_id="6">

<operation id="119" st_id="6" stage="1" lat="2">
<core>RAM_1P</core>
<MemPortIdVec></MemPortIdVec>
<condition id="11">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="45" bw="8" op_0_bw="5">
<![CDATA[
:5  %buf_load = load i8* %buf_addr, align 1

]]></Node>
<StgValue><ssdm name="buf_load"/></StgValue>
</operation>

<operation id="120" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="11">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="46" bw="7" op_0_bw="7" op_1_bw="7">
<![CDATA[
:6  %p_sum1 = or i7 %tmp_s, 1

]]></Node>
<StgValue><ssdm name="p_sum1"/></StgValue>
</operation>

<operation id="121" st_id="6" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="11">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="47" bw="7" op_0_bw="7" op_1_bw="7">
<![CDATA[
:7  %sum2 = add i7 %tmp_253, %p_sum1

]]></Node>
<StgValue><ssdm name="sum2"/></StgValue>
</operation>

<operation id="122" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="11">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="48" bw="64" op_0_bw="7">
<![CDATA[
:8  %sum2_cast = zext i7 %sum2 to i64

]]></Node>
<StgValue><ssdm name="sum2_cast"/></StgValue>
</operation>

<operation id="123" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="11">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="49" bw="5" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
:9  %buf_addr_1 = getelementptr [32 x i8]* %buf_r, i64 0, i64 %sum2_cast

]]></Node>
<StgValue><ssdm name="buf_addr_1"/></StgValue>
</operation>

<operation id="124" st_id="6" stage="2" lat="2">
<core>RAM_1P</core>
<MemPortIdVec></MemPortIdVec>
<condition id="11">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="50" bw="8" op_0_bw="5">
<![CDATA[
:10  %buf_load_1 = load i8* %buf_addr_1, align 1

]]></Node>
<StgValue><ssdm name="buf_load_1"/></StgValue>
</operation>
</state>

<state id="7" st_id="7">

<operation id="125" st_id="7" stage="1" lat="2">
<core>RAM_1P</core>
<MemPortIdVec></MemPortIdVec>
<condition id="12">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="50" bw="8" op_0_bw="5">
<![CDATA[
:10  %buf_load_1 = load i8* %buf_addr_1, align 1

]]></Node>
<StgValue><ssdm name="buf_load_1"/></StgValue>
</operation>

<operation id="126" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="12">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="51" bw="7" op_0_bw="7" op_1_bw="7">
<![CDATA[
:11  %p_sum2 = or i7 %tmp_s, 2

]]></Node>
<StgValue><ssdm name="p_sum2"/></StgValue>
</operation>

<operation id="127" st_id="7" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="12">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="52" bw="7" op_0_bw="7" op_1_bw="7">
<![CDATA[
:12  %sum4 = add i7 %tmp_253, %p_sum2

]]></Node>
<StgValue><ssdm name="sum4"/></StgValue>
</operation>

<operation id="128" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="12">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="53" bw="64" op_0_bw="7">
<![CDATA[
:13  %sum4_cast = zext i7 %sum4 to i64

]]></Node>
<StgValue><ssdm name="sum4_cast"/></StgValue>
</operation>

<operation id="129" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="12">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="54" bw="5" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
:14  %buf_addr_2 = getelementptr [32 x i8]* %buf_r, i64 0, i64 %sum4_cast

]]></Node>
<StgValue><ssdm name="buf_addr_2"/></StgValue>
</operation>

<operation id="130" st_id="7" stage="2" lat="2">
<core>RAM_1P</core>
<MemPortIdVec></MemPortIdVec>
<condition id="12">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="55" bw="8" op_0_bw="5">
<![CDATA[
:15  %buf_load_2 = load i8* %buf_addr_2, align 1

]]></Node>
<StgValue><ssdm name="buf_load_2"/></StgValue>
</operation>
</state>

<state id="8" st_id="8">

<operation id="131" st_id="8" stage="1" lat="2">
<core>RAM_1P</core>
<MemPortIdVec></MemPortIdVec>
<condition id="13">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="55" bw="8" op_0_bw="5">
<![CDATA[
:15  %buf_load_2 = load i8* %buf_addr_2, align 1

]]></Node>
<StgValue><ssdm name="buf_load_2"/></StgValue>
</operation>

<operation id="132" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="13">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="56" bw="7" op_0_bw="7" op_1_bw="7">
<![CDATA[
:16  %p_sum3 = or i7 %tmp_s, 3

]]></Node>
<StgValue><ssdm name="p_sum3"/></StgValue>
</operation>

<operation id="133" st_id="8" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="13">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="57" bw="7" op_0_bw="7" op_1_bw="7">
<![CDATA[
:17  %sum6 = add i7 %tmp_253, %p_sum3

]]></Node>
<StgValue><ssdm name="sum6"/></StgValue>
</operation>

<operation id="134" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="13">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="58" bw="64" op_0_bw="7">
<![CDATA[
:18  %sum6_cast = zext i7 %sum6 to i64

]]></Node>
<StgValue><ssdm name="sum6_cast"/></StgValue>
</operation>

<operation id="135" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="13">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="59" bw="5" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
:19  %buf_addr_3 = getelementptr [32 x i8]* %buf_r, i64 0, i64 %sum6_cast

]]></Node>
<StgValue><ssdm name="buf_addr_3"/></StgValue>
</operation>

<operation id="136" st_id="8" stage="2" lat="2">
<core>RAM_1P</core>
<MemPortIdVec></MemPortIdVec>
<condition id="13">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="60" bw="8" op_0_bw="5">
<![CDATA[
:20  %buf_load_3 = load i8* %buf_addr_3, align 1

]]></Node>
<StgValue><ssdm name="buf_load_3"/></StgValue>
</operation>
</state>

<state id="9" st_id="9">

<operation id="137" st_id="9" stage="1" lat="2">
<core>RAM_1P</core>
<MemPortIdVec></MemPortIdVec>
<condition id="14">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="60" bw="8" op_0_bw="5">
<![CDATA[
:20  %buf_load_3 = load i8* %buf_addr_3, align 1

]]></Node>
<StgValue><ssdm name="buf_load_3"/></StgValue>
</operation>

<operation id="138" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="14">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="61" bw="7" op_0_bw="7" op_1_bw="7">
<![CDATA[
:21  %p_sum4 = or i7 %tmp_s, 4

]]></Node>
<StgValue><ssdm name="p_sum4"/></StgValue>
</operation>

<operation id="139" st_id="9" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="14">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="62" bw="7" op_0_bw="7" op_1_bw="7">
<![CDATA[
:22  %sum8 = add i7 %tmp_253, %p_sum4

]]></Node>
<StgValue><ssdm name="sum8"/></StgValue>
</operation>

<operation id="140" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="14">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="63" bw="64" op_0_bw="7">
<![CDATA[
:23  %sum8_cast = zext i7 %sum8 to i64

]]></Node>
<StgValue><ssdm name="sum8_cast"/></StgValue>
</operation>

<operation id="141" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="14">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="64" bw="5" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
:24  %buf_addr_4 = getelementptr [32 x i8]* %buf_r, i64 0, i64 %sum8_cast

]]></Node>
<StgValue><ssdm name="buf_addr_4"/></StgValue>
</operation>

<operation id="142" st_id="9" stage="2" lat="2">
<core>RAM_1P</core>
<MemPortIdVec></MemPortIdVec>
<condition id="14">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="65" bw="8" op_0_bw="5">
<![CDATA[
:25  %buf_load_4 = load i8* %buf_addr_4, align 1

]]></Node>
<StgValue><ssdm name="buf_load_4"/></StgValue>
</operation>
</state>

<state id="10" st_id="10">

<operation id="143" st_id="10" stage="1" lat="2">
<core>RAM_1P</core>
<MemPortIdVec></MemPortIdVec>
<condition id="15">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="65" bw="8" op_0_bw="5">
<![CDATA[
:25  %buf_load_4 = load i8* %buf_addr_4, align 1

]]></Node>
<StgValue><ssdm name="buf_load_4"/></StgValue>
</operation>

<operation id="144" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="15">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="66" bw="7" op_0_bw="7" op_1_bw="7">
<![CDATA[
:26  %p_sum5 = or i7 %tmp_s, 5

]]></Node>
<StgValue><ssdm name="p_sum5"/></StgValue>
</operation>

<operation id="145" st_id="10" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="15">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="67" bw="7" op_0_bw="7" op_1_bw="7">
<![CDATA[
:27  %sum1 = add i7 %tmp_253, %p_sum5

]]></Node>
<StgValue><ssdm name="sum1"/></StgValue>
</operation>

<operation id="146" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="15">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="68" bw="64" op_0_bw="7">
<![CDATA[
:28  %sum1_cast = zext i7 %sum1 to i64

]]></Node>
<StgValue><ssdm name="sum1_cast"/></StgValue>
</operation>

<operation id="147" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="15">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="69" bw="5" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
:29  %buf_addr_5 = getelementptr [32 x i8]* %buf_r, i64 0, i64 %sum1_cast

]]></Node>
<StgValue><ssdm name="buf_addr_5"/></StgValue>
</operation>

<operation id="148" st_id="10" stage="2" lat="2">
<core>RAM_1P</core>
<MemPortIdVec></MemPortIdVec>
<condition id="15">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="70" bw="8" op_0_bw="5">
<![CDATA[
:30  %buf_load_5 = load i8* %buf_addr_5, align 1

]]></Node>
<StgValue><ssdm name="buf_load_5"/></StgValue>
</operation>
</state>

<state id="11" st_id="11">

<operation id="149" st_id="11" stage="1" lat="2">
<core>RAM_1P</core>
<MemPortIdVec></MemPortIdVec>
<condition id="16">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="70" bw="8" op_0_bw="5">
<![CDATA[
:30  %buf_load_5 = load i8* %buf_addr_5, align 1

]]></Node>
<StgValue><ssdm name="buf_load_5"/></StgValue>
</operation>

<operation id="150" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="16">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="71" bw="7" op_0_bw="7" op_1_bw="7">
<![CDATA[
:31  %p_sum6 = or i7 %tmp_s, 6

]]></Node>
<StgValue><ssdm name="p_sum6"/></StgValue>
</operation>

<operation id="151" st_id="11" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="16">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="72" bw="7" op_0_bw="7" op_1_bw="7">
<![CDATA[
:32  %sum3 = add i7 %tmp_253, %p_sum6

]]></Node>
<StgValue><ssdm name="sum3"/></StgValue>
</operation>

<operation id="152" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="16">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="73" bw="64" op_0_bw="7">
<![CDATA[
:33  %sum3_cast = zext i7 %sum3 to i64

]]></Node>
<StgValue><ssdm name="sum3_cast"/></StgValue>
</operation>

<operation id="153" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="16">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="74" bw="5" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
:34  %buf_addr_6 = getelementptr [32 x i8]* %buf_r, i64 0, i64 %sum3_cast

]]></Node>
<StgValue><ssdm name="buf_addr_6"/></StgValue>
</operation>

<operation id="154" st_id="11" stage="2" lat="2">
<core>RAM_1P</core>
<MemPortIdVec></MemPortIdVec>
<condition id="16">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="75" bw="8" op_0_bw="5">
<![CDATA[
:35  %buf_load_6 = load i8* %buf_addr_6, align 1

]]></Node>
<StgValue><ssdm name="buf_load_6"/></StgValue>
</operation>
</state>

<state id="12" st_id="12">

<operation id="155" st_id="12" stage="1" lat="2">
<core>RAM_1P</core>
<MemPortIdVec></MemPortIdVec>
<condition id="17">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="75" bw="8" op_0_bw="5">
<![CDATA[
:35  %buf_load_6 = load i8* %buf_addr_6, align 1

]]></Node>
<StgValue><ssdm name="buf_load_6"/></StgValue>
</operation>

<operation id="156" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="17">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="76" bw="7" op_0_bw="7" op_1_bw="7">
<![CDATA[
:36  %p_sum7 = or i7 %tmp_s, 7

]]></Node>
<StgValue><ssdm name="p_sum7"/></StgValue>
</operation>

<operation id="157" st_id="12" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="17">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="77" bw="7" op_0_bw="7" op_1_bw="7">
<![CDATA[
:37  %sum5 = add i7 %tmp_253, %p_sum7

]]></Node>
<StgValue><ssdm name="sum5"/></StgValue>
</operation>

<operation id="158" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="17">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="78" bw="64" op_0_bw="7">
<![CDATA[
:38  %sum5_cast = zext i7 %sum5 to i64

]]></Node>
<StgValue><ssdm name="sum5_cast"/></StgValue>
</operation>

<operation id="159" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="17">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="79" bw="5" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
:39  %buf_addr_7 = getelementptr [32 x i8]* %buf_r, i64 0, i64 %sum5_cast

]]></Node>
<StgValue><ssdm name="buf_addr_7"/></StgValue>
</operation>

<operation id="160" st_id="12" stage="2" lat="2">
<core>RAM_1P</core>
<MemPortIdVec></MemPortIdVec>
<condition id="17">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="80" bw="8" op_0_bw="5">
<![CDATA[
:40  %buf_load_7 = load i8* %buf_addr_7, align 1

]]></Node>
<StgValue><ssdm name="buf_load_7"/></StgValue>
</operation>
</state>

<state id="13" st_id="13">

<operation id="161" st_id="13" stage="1" lat="2">
<core>RAM_1P</core>
<MemPortIdVec></MemPortIdVec>
<condition id="18">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="80" bw="8" op_0_bw="5">
<![CDATA[
:40  %buf_load_7 = load i8* %buf_addr_7, align 1

]]></Node>
<StgValue><ssdm name="buf_load_7"/></StgValue>
</operation>

<operation id="162" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="18">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="81" bw="64" op_0_bw="64" op_1_bw="8" op_2_bw="8" op_3_bw="8" op_4_bw="8" op_5_bw="8" op_6_bw="8" op_7_bw="8" op_8_bw="8">
<![CDATA[
:41  %tmp_50 = call i64 @_ssdm_op_BitConcatenate.i64.i8.i8.i8.i8.i8.i8.i8.i8(i8 %buf_load, i8 %buf_load_1, i8 %buf_load_2, i8 %buf_load_3, i8 %buf_load_4, i8 %buf_load_5, i8 %buf_load_6, i8 %buf_load_7)

]]></Node>
<StgValue><ssdm name="tmp_50"/></StgValue>
</operation>

<operation id="163" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="18">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="82" bw="64" op_0_bw="5">
<![CDATA[
:42  %tmp_51 = zext i5 %i_1 to i64

]]></Node>
<StgValue><ssdm name="tmp_51"/></StgValue>
</operation>

<operation id="164" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="18">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="83" bw="7" op_0_bw="64" op_1_bw="64" op_2_bw="64">
<![CDATA[
:43  %W_addr = getelementptr inbounds [80 x i64]* %W, i64 0, i64 %tmp_51

]]></Node>
<StgValue><ssdm name="W_addr"/></StgValue>
</operation>

<operation id="165" st_id="13" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="18">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="84" bw="0" op_0_bw="64" op_1_bw="7">
<![CDATA[
:44  store i64 %tmp_50, i64* %W_addr, align 8

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="166" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="18">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="85" bw="0" op_0_bw="0">
<![CDATA[
:45  br label %.preheader13

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="14" st_id="14">

<operation id="167" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="19">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="89" bw="7" op_0_bw="7" op_1_bw="0">
<![CDATA[
.preheader12:0  %i_2 = phi i7 [ %i_7, %4 ], [ 16, %.preheader12.preheader ]

]]></Node>
<StgValue><ssdm name="i_2"/></StgValue>
</operation>

<operation id="168" st_id="14" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="19">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="90" bw="1" op_0_bw="7" op_1_bw="7">
<![CDATA[
.preheader12:1  %exitcond8 = icmp eq i7 %i_2, -48

]]></Node>
<StgValue><ssdm name="exitcond8"/></StgValue>
</operation>

<operation id="169" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="19">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="91" bw="32" op_0_bw="32" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
.preheader12:2  %empty_97 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 64, i64 64, i64 64)

]]></Node>
<StgValue><ssdm name="empty_97"/></StgValue>
</operation>

<operation id="170" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="19">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="92" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
.preheader12:3  br i1 %exitcond8, label %.preheader11.preheader, label %4

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="171" st_id="14" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="21">
<or_exp><and_exp><literal name="exitcond8" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="94" bw="7" op_0_bw="7" op_1_bw="7">
<![CDATA[
:0  %tmp_52 = add i7 -2, %i_2

]]></Node>
<StgValue><ssdm name="tmp_52"/></StgValue>
</operation>

<operation id="172" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="23">
<or_exp><and_exp><literal name="exitcond8" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="139" bw="3" op_0_bw="64" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader11.preheader:0  %S_addr_1 = getelementptr inbounds [8 x i64]* %S, i64 0, i64 7

]]></Node>
<StgValue><ssdm name="S_addr_1"/></StgValue>
</operation>

<operation id="173" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="23">
<or_exp><and_exp><literal name="exitcond8" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="140" bw="3" op_0_bw="64" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader11.preheader:1  %S_addr_2 = getelementptr inbounds [8 x i64]* %S, i64 0, i64 4

]]></Node>
<StgValue><ssdm name="S_addr_2"/></StgValue>
</operation>

<operation id="174" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="23">
<or_exp><and_exp><literal name="exitcond8" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="141" bw="3" op_0_bw="64" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader11.preheader:2  %S_addr_3 = getelementptr inbounds [8 x i64]* %S, i64 0, i64 6

]]></Node>
<StgValue><ssdm name="S_addr_3"/></StgValue>
</operation>

<operation id="175" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="23">
<or_exp><and_exp><literal name="exitcond8" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="142" bw="3" op_0_bw="64" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader11.preheader:3  %S_addr_4 = getelementptr inbounds [8 x i64]* %S, i64 0, i64 5

]]></Node>
<StgValue><ssdm name="S_addr_4"/></StgValue>
</operation>

<operation id="176" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="23">
<or_exp><and_exp><literal name="exitcond8" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="143" bw="3" op_0_bw="64" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader11.preheader:4  %S_addr_5 = getelementptr inbounds [8 x i64]* %S, i64 0, i64 0

]]></Node>
<StgValue><ssdm name="S_addr_5"/></StgValue>
</operation>

<operation id="177" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="23">
<or_exp><and_exp><literal name="exitcond8" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="144" bw="3" op_0_bw="64" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader11.preheader:5  %S_addr_6 = getelementptr inbounds [8 x i64]* %S, i64 0, i64 1

]]></Node>
<StgValue><ssdm name="S_addr_6"/></StgValue>
</operation>

<operation id="178" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="23">
<or_exp><and_exp><literal name="exitcond8" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="145" bw="3" op_0_bw="64" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader11.preheader:6  %S_addr_7 = getelementptr inbounds [8 x i64]* %S, i64 0, i64 2

]]></Node>
<StgValue><ssdm name="S_addr_7"/></StgValue>
</operation>

<operation id="179" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="23">
<or_exp><and_exp><literal name="exitcond8" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="146" bw="3" op_0_bw="64" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader11.preheader:7  %S_addr_8 = getelementptr inbounds [8 x i64]* %S, i64 0, i64 3

]]></Node>
<StgValue><ssdm name="S_addr_8"/></StgValue>
</operation>

<operation id="180" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="23">
<or_exp><and_exp><literal name="exitcond8" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="147" bw="0" op_0_bw="0">
<![CDATA[
.preheader11.preheader:8  br label %.preheader11

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="15" st_id="15">

<operation id="181" st_id="15" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="24">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="108" bw="7" op_0_bw="7" op_1_bw="7">
<![CDATA[
:14  %tmp_60 = add i7 -7, %i_2

]]></Node>
<StgValue><ssdm name="tmp_60"/></StgValue>
</operation>
</state>

<state id="16" st_id="16">

<operation id="182" st_id="16" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="25">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="112" bw="7" op_0_bw="7" op_1_bw="7">
<![CDATA[
:18  %tmp_62 = add i7 -15, %i_2

]]></Node>
<StgValue><ssdm name="tmp_62"/></StgValue>
</operation>
</state>

<state id="17" st_id="17">

<operation id="183" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="26">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="109" bw="64" op_0_bw="7">
<![CDATA[
:15  %tmp_61 = zext i7 %tmp_60 to i64

]]></Node>
<StgValue><ssdm name="tmp_61"/></StgValue>
</operation>

<operation id="184" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="26">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="110" bw="7" op_0_bw="64" op_1_bw="64" op_2_bw="64">
<![CDATA[
:16  %W_addr_2 = getelementptr inbounds [80 x i64]* %W, i64 0, i64 %tmp_61

]]></Node>
<StgValue><ssdm name="W_addr_2"/></StgValue>
</operation>

<operation id="185" st_id="17" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="26">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="111" bw="64" op_0_bw="7">
<![CDATA[
:17  %W_load_1 = load i64* %W_addr_2, align 8

]]></Node>
<StgValue><ssdm name="W_load_1"/></StgValue>
</operation>

<operation id="186" st_id="17" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="26">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="126" bw="7" op_0_bw="7" op_1_bw="7">
<![CDATA[
:32  %tmp_70 = add i7 -16, %i_2

]]></Node>
<StgValue><ssdm name="tmp_70"/></StgValue>
</operation>
</state>

<state id="18" st_id="18">

<operation id="187" st_id="18" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="27">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="95" bw="64" op_0_bw="7">
<![CDATA[
:1  %tmp_53 = zext i7 %tmp_52 to i64

]]></Node>
<StgValue><ssdm name="tmp_53"/></StgValue>
</operation>

<operation id="188" st_id="18" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="27">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="96" bw="7" op_0_bw="64" op_1_bw="64" op_2_bw="64">
<![CDATA[
:2  %W_addr_1 = getelementptr inbounds [80 x i64]* %W, i64 0, i64 %tmp_53

]]></Node>
<StgValue><ssdm name="W_addr_1"/></StgValue>
</operation>

<operation id="189" st_id="18" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="27">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="97" bw="64" op_0_bw="7">
<![CDATA[
:3  %W_load = load i64* %W_addr_1, align 8

]]></Node>
<StgValue><ssdm name="W_load"/></StgValue>
</operation>

<operation id="190" st_id="18" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="27">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="111" bw="64" op_0_bw="7">
<![CDATA[
:17  %W_load_1 = load i64* %W_addr_2, align 8

]]></Node>
<StgValue><ssdm name="W_load_1"/></StgValue>
</operation>

<operation id="191" st_id="18" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="27">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="127" bw="64" op_0_bw="7">
<![CDATA[
:33  %tmp_71 = zext i7 %tmp_70 to i64

]]></Node>
<StgValue><ssdm name="tmp_71"/></StgValue>
</operation>

<operation id="192" st_id="18" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="27">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="128" bw="7" op_0_bw="64" op_1_bw="64" op_2_bw="64">
<![CDATA[
:34  %W_addr_4 = getelementptr inbounds [80 x i64]* %W, i64 0, i64 %tmp_71

]]></Node>
<StgValue><ssdm name="W_addr_4"/></StgValue>
</operation>

<operation id="193" st_id="18" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="27">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="129" bw="64" op_0_bw="7">
<![CDATA[
:35  %W_load_3 = load i64* %W_addr_4, align 8

]]></Node>
<StgValue><ssdm name="W_load_3"/></StgValue>
</operation>

<operation id="194" st_id="18" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="27">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="136" bw="7" op_0_bw="7" op_1_bw="7">
<![CDATA[
:42  %i_7 = add i7 1, %i_2

]]></Node>
<StgValue><ssdm name="i_7"/></StgValue>
</operation>
</state>

<state id="19" st_id="19">

<operation id="195" st_id="19" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="28">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="97" bw="64" op_0_bw="7">
<![CDATA[
:3  %W_load = load i64* %W_addr_1, align 8

]]></Node>
<StgValue><ssdm name="W_load"/></StgValue>
</operation>

<operation id="196" st_id="19" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="28">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="113" bw="64" op_0_bw="7">
<![CDATA[
:19  %tmp_63 = zext i7 %tmp_62 to i64

]]></Node>
<StgValue><ssdm name="tmp_63"/></StgValue>
</operation>

<operation id="197" st_id="19" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="28">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="114" bw="7" op_0_bw="64" op_1_bw="64" op_2_bw="64">
<![CDATA[
:20  %W_addr_3 = getelementptr inbounds [80 x i64]* %W, i64 0, i64 %tmp_63

]]></Node>
<StgValue><ssdm name="W_addr_3"/></StgValue>
</operation>

<operation id="198" st_id="19" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="28">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="115" bw="64" op_0_bw="7">
<![CDATA[
:21  %W_load_2 = load i64* %W_addr_3, align 8

]]></Node>
<StgValue><ssdm name="W_load_2"/></StgValue>
</operation>

<operation id="199" st_id="19" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="28">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="129" bw="64" op_0_bw="7">
<![CDATA[
:35  %W_load_3 = load i64* %W_addr_4, align 8

]]></Node>
<StgValue><ssdm name="W_load_3"/></StgValue>
</operation>

<operation id="200" st_id="19" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="28">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="130" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
:36  %tmp8 = add i64 %W_load_1, %W_load_3

]]></Node>
<StgValue><ssdm name="tmp8"/></StgValue>
</operation>
</state>

<state id="20" st_id="20">

<operation id="201" st_id="20" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="29">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="98" bw="45" op_0_bw="45" op_1_bw="64" op_2_bw="32" op_3_bw="32">
<![CDATA[
:4  %tmp_54 = call i45 @_ssdm_op_PartSelect.i45.i64.i32.i32(i64 %W_load, i32 19, i32 63)

]]></Node>
<StgValue><ssdm name="tmp_54"/></StgValue>
</operation>

<operation id="202" st_id="20" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="29">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="99" bw="19" op_0_bw="64">
<![CDATA[
:5  %tmp_259 = trunc i64 %W_load to i19

]]></Node>
<StgValue><ssdm name="tmp_259"/></StgValue>
</operation>

<operation id="203" st_id="20" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="29">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="100" bw="64" op_0_bw="64" op_1_bw="19" op_2_bw="45">
<![CDATA[
:6  %tmp_55 = call i64 @_ssdm_op_BitConcatenate.i64.i19.i45(i19 %tmp_259, i45 %tmp_54)

]]></Node>
<StgValue><ssdm name="tmp_55"/></StgValue>
</operation>

<operation id="204" st_id="20" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="29">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="101" bw="3" op_0_bw="3" op_1_bw="64" op_2_bw="32" op_3_bw="32">
<![CDATA[
:7  %tmp_56 = call i3 @_ssdm_op_PartSelect.i3.i64.i32.i32(i64 %W_load, i32 61, i32 63)

]]></Node>
<StgValue><ssdm name="tmp_56"/></StgValue>
</operation>

<operation id="205" st_id="20" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="29">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="102" bw="61" op_0_bw="64">
<![CDATA[
:8  %tmp_268 = trunc i64 %W_load to i61

]]></Node>
<StgValue><ssdm name="tmp_268"/></StgValue>
</operation>

<operation id="206" st_id="20" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="29">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="103" bw="64" op_0_bw="64" op_1_bw="61" op_2_bw="3">
<![CDATA[
:9  %tmp_57 = call i64 @_ssdm_op_BitConcatenate.i64.i61.i3(i61 %tmp_268, i3 %tmp_56)

]]></Node>
<StgValue><ssdm name="tmp_57"/></StgValue>
</operation>

<operation id="207" st_id="20" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="29">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="104" bw="58" op_0_bw="58" op_1_bw="64" op_2_bw="32" op_3_bw="32">
<![CDATA[
:10  %tmp_58 = call i58 @_ssdm_op_PartSelect.i58.i64.i32.i32(i64 %W_load, i32 6, i32 63)

]]></Node>
<StgValue><ssdm name="tmp_58"/></StgValue>
</operation>

<operation id="208" st_id="20" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="29">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="105" bw="64" op_0_bw="58">
<![CDATA[
:11  %tmp_6 = zext i58 %tmp_58 to i64

]]></Node>
<StgValue><ssdm name="tmp_6"/></StgValue>
</operation>

<operation id="209" st_id="20" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="29">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="106" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
:12  %tmp6 = xor i64 %tmp_6, %tmp_57

]]></Node>
<StgValue><ssdm name="tmp6"/></StgValue>
</operation>

<operation id="210" st_id="20" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="29">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="107" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
:13  %tmp_59 = xor i64 %tmp6, %tmp_55

]]></Node>
<StgValue><ssdm name="tmp_59"/></StgValue>
</operation>

<operation id="211" st_id="20" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="29">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="115" bw="64" op_0_bw="7">
<![CDATA[
:21  %W_load_2 = load i64* %W_addr_3, align 8

]]></Node>
<StgValue><ssdm name="W_load_2"/></StgValue>
</operation>

<operation id="212" st_id="20" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="29">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="116" bw="63" op_0_bw="63" op_1_bw="64" op_2_bw="32" op_3_bw="32">
<![CDATA[
:22  %tmp_64 = call i63 @_ssdm_op_PartSelect.i63.i64.i32.i32(i64 %W_load_2, i32 1, i32 63)

]]></Node>
<StgValue><ssdm name="tmp_64"/></StgValue>
</operation>

<operation id="213" st_id="20" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="29">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="117" bw="1" op_0_bw="64">
<![CDATA[
:23  %tmp_271 = trunc i64 %W_load_2 to i1

]]></Node>
<StgValue><ssdm name="tmp_271"/></StgValue>
</operation>

<operation id="214" st_id="20" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="29">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="118" bw="64" op_0_bw="64" op_1_bw="1" op_2_bw="63">
<![CDATA[
:24  %tmp_65 = call i64 @_ssdm_op_BitConcatenate.i64.i1.i63(i1 %tmp_271, i63 %tmp_64)

]]></Node>
<StgValue><ssdm name="tmp_65"/></StgValue>
</operation>

<operation id="215" st_id="20" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="29">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="119" bw="56" op_0_bw="56" op_1_bw="64" op_2_bw="32" op_3_bw="32">
<![CDATA[
:25  %tmp_66 = call i56 @_ssdm_op_PartSelect.i56.i64.i32.i32(i64 %W_load_2, i32 8, i32 63)

]]></Node>
<StgValue><ssdm name="tmp_66"/></StgValue>
</operation>

<operation id="216" st_id="20" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="29">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="120" bw="8" op_0_bw="64">
<![CDATA[
:26  %tmp_274 = trunc i64 %W_load_2 to i8

]]></Node>
<StgValue><ssdm name="tmp_274"/></StgValue>
</operation>

<operation id="217" st_id="20" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="29">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="121" bw="64" op_0_bw="64" op_1_bw="8" op_2_bw="56">
<![CDATA[
:27  %tmp_67 = call i64 @_ssdm_op_BitConcatenate.i64.i8.i56(i8 %tmp_274, i56 %tmp_66)

]]></Node>
<StgValue><ssdm name="tmp_67"/></StgValue>
</operation>

<operation id="218" st_id="20" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="29">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="122" bw="57" op_0_bw="57" op_1_bw="64" op_2_bw="32" op_3_bw="32">
<![CDATA[
:28  %tmp_68 = call i57 @_ssdm_op_PartSelect.i57.i64.i32.i32(i64 %W_load_2, i32 7, i32 63)

]]></Node>
<StgValue><ssdm name="tmp_68"/></StgValue>
</operation>

<operation id="219" st_id="20" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="29">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="123" bw="64" op_0_bw="57">
<![CDATA[
:29  %tmp_9 = zext i57 %tmp_68 to i64

]]></Node>
<StgValue><ssdm name="tmp_9"/></StgValue>
</operation>

<operation id="220" st_id="20" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="29">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="124" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
:30  %tmp7 = xor i64 %tmp_9, %tmp_67

]]></Node>
<StgValue><ssdm name="tmp7"/></StgValue>
</operation>

<operation id="221" st_id="20" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="29">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="125" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
:31  %tmp_69 = xor i64 %tmp7, %tmp_65

]]></Node>
<StgValue><ssdm name="tmp_69"/></StgValue>
</operation>

<operation id="222" st_id="20" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="29">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="131" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
:37  %tmp9 = add i64 %tmp_59, %tmp_69

]]></Node>
<StgValue><ssdm name="tmp9"/></StgValue>
</operation>
</state>

<state id="21" st_id="21">

<operation id="223" st_id="21" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="30">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="132" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
:38  %tmp_72 = add i64 %tmp9, %tmp8

]]></Node>
<StgValue><ssdm name="tmp_72"/></StgValue>
</operation>

<operation id="224" st_id="21" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="30">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="133" bw="64" op_0_bw="7">
<![CDATA[
:39  %tmp_73 = zext i7 %i_2 to i64

]]></Node>
<StgValue><ssdm name="tmp_73"/></StgValue>
</operation>

<operation id="225" st_id="21" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="30">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="134" bw="7" op_0_bw="64" op_1_bw="64" op_2_bw="64">
<![CDATA[
:40  %W_addr_5 = getelementptr inbounds [80 x i64]* %W, i64 0, i64 %tmp_73

]]></Node>
<StgValue><ssdm name="W_addr_5"/></StgValue>
</operation>

<operation id="226" st_id="21" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="30">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="135" bw="0" op_0_bw="64" op_1_bw="7">
<![CDATA[
:41  store i64 %tmp_72, i64* %W_addr_5, align 8

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="227" st_id="21" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="30">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="137" bw="0" op_0_bw="0">
<![CDATA[
:43  br label %.preheader12

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="22" st_id="22">

<operation id="228" st_id="22" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="31">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="149" bw="7" op_0_bw="7" op_1_bw="0">
<![CDATA[
.preheader11:0  %i_3 = phi i7 [ %i_8, %5 ], [ 0, %.preheader11.preheader ]

]]></Node>
<StgValue><ssdm name="i_3"/></StgValue>
</operation>

<operation id="229" st_id="22" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="31">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="150" bw="1" op_0_bw="7" op_1_bw="7">
<![CDATA[
.preheader11:1  %tmp_74 = icmp ult i7 %i_3, -48

]]></Node>
<StgValue><ssdm name="tmp_74"/></StgValue>
</operation>

<operation id="230" st_id="22" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="31">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="151" bw="32" op_0_bw="32" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
.preheader11:2  %empty_98 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 10, i64 10, i64 10)

]]></Node>
<StgValue><ssdm name="empty_98"/></StgValue>
</operation>

<operation id="231" st_id="22" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="31">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="152" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
.preheader11:3  br i1 %tmp_74, label %5, label %.preheader.preheader

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="232" st_id="22" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="33">
<or_exp><and_exp><literal name="tmp_74" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="154" bw="64" op_0_bw="3">
<![CDATA[
:0  %S_load = load i64* %S_addr_1, align 8

]]></Node>
<StgValue><ssdm name="S_load"/></StgValue>
</operation>

<operation id="233" st_id="22" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="33">
<or_exp><and_exp><literal name="tmp_74" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="155" bw="64" op_0_bw="3">
<![CDATA[
:1  %S_load_1 = load i64* %S_addr_2, align 16

]]></Node>
<StgValue><ssdm name="S_load_1"/></StgValue>
</operation>

<operation id="234" st_id="22" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="33">
<or_exp><and_exp><literal name="tmp_74" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="172" bw="64" op_0_bw="7">
<![CDATA[
:18  %tmp_85 = zext i7 %i_3 to i64

]]></Node>
<StgValue><ssdm name="tmp_85"/></StgValue>
</operation>

<operation id="235" st_id="22" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="33">
<or_exp><and_exp><literal name="tmp_74" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="173" bw="7" op_0_bw="64" op_1_bw="64" op_2_bw="64">
<![CDATA[
:19  %K_addr = getelementptr inbounds [80 x i64]* @K, i64 0, i64 %tmp_85

]]></Node>
<StgValue><ssdm name="K_addr"/></StgValue>
</operation>

<operation id="236" st_id="22" stage="2" lat="2">
<core>ROM_nP</core>
<MemPortIdVec></MemPortIdVec>
<condition id="33">
<or_exp><and_exp><literal name="tmp_74" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="174" bw="64" op_0_bw="7">
<![CDATA[
:20  %K_load = load i64* %K_addr, align 16

]]></Node>
<StgValue><ssdm name="K_load"/></StgValue>
</operation>

<operation id="237" st_id="22" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="33">
<or_exp><and_exp><literal name="tmp_74" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="505" bw="7" op_0_bw="7" op_1_bw="7">
<![CDATA[
:351  %i_8 = add i7 8, %i_3

]]></Node>
<StgValue><ssdm name="i_8"/></StgValue>
</operation>

<operation id="238" st_id="22" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="35">
<or_exp><and_exp><literal name="tmp_74" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="508" bw="0" op_0_bw="0">
<![CDATA[
.preheader.preheader:0  br label %.preheader

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="23" st_id="23">

<operation id="239" st_id="23" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="36">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="154" bw="64" op_0_bw="3">
<![CDATA[
:0  %S_load = load i64* %S_addr_1, align 8

]]></Node>
<StgValue><ssdm name="S_load"/></StgValue>
</operation>

<operation id="240" st_id="23" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="36">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="155" bw="64" op_0_bw="3">
<![CDATA[
:1  %S_load_1 = load i64* %S_addr_2, align 16

]]></Node>
<StgValue><ssdm name="S_load_1"/></StgValue>
</operation>

<operation id="241" st_id="23" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="36">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="167" bw="64" op_0_bw="3">
<![CDATA[
:13  %S_load_2 = load i64* %S_addr_3, align 16

]]></Node>
<StgValue><ssdm name="S_load_2"/></StgValue>
</operation>

<operation id="242" st_id="23" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="36">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="168" bw="64" op_0_bw="3">
<![CDATA[
:14  %S_load_3 = load i64* %S_addr_4, align 8

]]></Node>
<StgValue><ssdm name="S_load_3"/></StgValue>
</operation>

<operation id="243" st_id="23" stage="1" lat="2">
<core>ROM_nP</core>
<MemPortIdVec></MemPortIdVec>
<condition id="36">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="174" bw="64" op_0_bw="7">
<![CDATA[
:20  %K_load = load i64* %K_addr, align 16

]]></Node>
<StgValue><ssdm name="K_load"/></StgValue>
</operation>

<operation id="244" st_id="23" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="36">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="177" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
:23  %tmp11 = add i64 %K_load, %S_load

]]></Node>
<StgValue><ssdm name="tmp11"/></StgValue>
</operation>
</state>

<state id="24" st_id="24">

<operation id="245" st_id="24" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="37">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="156" bw="50" op_0_bw="50" op_1_bw="64" op_2_bw="32" op_3_bw="32">
<![CDATA[
:2  %tmp_75 = call i50 @_ssdm_op_PartSelect.i50.i64.i32.i32(i64 %S_load_1, i32 14, i32 63)

]]></Node>
<StgValue><ssdm name="tmp_75"/></StgValue>
</operation>

<operation id="246" st_id="24" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="37">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="157" bw="14" op_0_bw="64">
<![CDATA[
:3  %tmp_285 = trunc i64 %S_load_1 to i14

]]></Node>
<StgValue><ssdm name="tmp_285"/></StgValue>
</operation>

<operation id="247" st_id="24" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="37">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="158" bw="64" op_0_bw="64" op_1_bw="14" op_2_bw="50">
<![CDATA[
:4  %tmp_76 = call i64 @_ssdm_op_BitConcatenate.i64.i14.i50(i14 %tmp_285, i50 %tmp_75)

]]></Node>
<StgValue><ssdm name="tmp_76"/></StgValue>
</operation>

<operation id="248" st_id="24" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="37">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="159" bw="46" op_0_bw="46" op_1_bw="64" op_2_bw="32" op_3_bw="32">
<![CDATA[
:5  %tmp_77 = call i46 @_ssdm_op_PartSelect.i46.i64.i32.i32(i64 %S_load_1, i32 18, i32 63)

]]></Node>
<StgValue><ssdm name="tmp_77"/></StgValue>
</operation>

<operation id="249" st_id="24" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="37">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="160" bw="18" op_0_bw="64">
<![CDATA[
:6  %tmp_286 = trunc i64 %S_load_1 to i18

]]></Node>
<StgValue><ssdm name="tmp_286"/></StgValue>
</operation>

<operation id="250" st_id="24" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="37">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="161" bw="64" op_0_bw="64" op_1_bw="18" op_2_bw="46">
<![CDATA[
:7  %tmp_78 = call i64 @_ssdm_op_BitConcatenate.i64.i18.i46(i18 %tmp_286, i46 %tmp_77)

]]></Node>
<StgValue><ssdm name="tmp_78"/></StgValue>
</operation>

<operation id="251" st_id="24" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="37">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="162" bw="23" op_0_bw="23" op_1_bw="64" op_2_bw="32" op_3_bw="32">
<![CDATA[
:8  %tmp_79 = call i23 @_ssdm_op_PartSelect.i23.i64.i32.i32(i64 %S_load_1, i32 41, i32 63)

]]></Node>
<StgValue><ssdm name="tmp_79"/></StgValue>
</operation>

<operation id="252" st_id="24" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="37">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="163" bw="41" op_0_bw="64">
<![CDATA[
:9  %tmp_287 = trunc i64 %S_load_1 to i41

]]></Node>
<StgValue><ssdm name="tmp_287"/></StgValue>
</operation>

<operation id="253" st_id="24" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="37">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="164" bw="64" op_0_bw="64" op_1_bw="41" op_2_bw="23">
<![CDATA[
:10  %tmp_80 = call i64 @_ssdm_op_BitConcatenate.i64.i41.i23(i41 %tmp_287, i23 %tmp_79)

]]></Node>
<StgValue><ssdm name="tmp_80"/></StgValue>
</operation>

<operation id="254" st_id="24" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="37">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="165" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
:11  %tmp10 = xor i64 %tmp_80, %tmp_78

]]></Node>
<StgValue><ssdm name="tmp10"/></StgValue>
</operation>

<operation id="255" st_id="24" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="37">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="166" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
:12  %tmp_81 = xor i64 %tmp10, %tmp_76

]]></Node>
<StgValue><ssdm name="tmp_81"/></StgValue>
</operation>

<operation id="256" st_id="24" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="37">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="167" bw="64" op_0_bw="3">
<![CDATA[
:13  %S_load_2 = load i64* %S_addr_3, align 16

]]></Node>
<StgValue><ssdm name="S_load_2"/></StgValue>
</operation>

<operation id="257" st_id="24" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="37">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="168" bw="64" op_0_bw="3">
<![CDATA[
:14  %S_load_3 = load i64* %S_addr_4, align 8

]]></Node>
<StgValue><ssdm name="S_load_3"/></StgValue>
</operation>

<operation id="258" st_id="24" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="37">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="169" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
:15  %tmp_82 = xor i64 %S_load_3, %S_load_2

]]></Node>
<StgValue><ssdm name="tmp_82"/></StgValue>
</operation>

<operation id="259" st_id="24" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="37">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="170" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
:16  %tmp_83 = and i64 %S_load_1, %tmp_82

]]></Node>
<StgValue><ssdm name="tmp_83"/></StgValue>
</operation>

<operation id="260" st_id="24" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="37">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="171" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
:17  %tmp_84 = xor i64 %S_load_2, %tmp_83

]]></Node>
<StgValue><ssdm name="tmp_84"/></StgValue>
</operation>

<operation id="261" st_id="24" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="37">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="175" bw="7" op_0_bw="64" op_1_bw="64" op_2_bw="64">
<![CDATA[
:21  %W_addr_6 = getelementptr inbounds [80 x i64]* %W, i64 0, i64 %tmp_85

]]></Node>
<StgValue><ssdm name="W_addr_6"/></StgValue>
</operation>

<operation id="262" st_id="24" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="37">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="176" bw="64" op_0_bw="7">
<![CDATA[
:22  %W_load_4 = load i64* %W_addr_6, align 16

]]></Node>
<StgValue><ssdm name="W_load_4"/></StgValue>
</operation>

<operation id="263" st_id="24" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="37">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="178" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
:24  %tmp12 = add i64 %tmp_81, %tmp_84

]]></Node>
<StgValue><ssdm name="tmp12"/></StgValue>
</operation>
</state>

<state id="25" st_id="25">

<operation id="264" st_id="25" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="38">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="176" bw="64" op_0_bw="7">
<![CDATA[
:22  %W_load_4 = load i64* %W_addr_6, align 16

]]></Node>
<StgValue><ssdm name="W_load_4"/></StgValue>
</operation>

<operation id="265" st_id="25" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="38">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="179" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
:25  %tmp13 = add i64 %tmp12, %W_load_4

]]></Node>
<StgValue><ssdm name="tmp13"/></StgValue>
</operation>

<operation id="266" st_id="25" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="38">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="193" bw="64" op_0_bw="3">
<![CDATA[
:39  %S_load_5 = load i64* %S_addr_6, align 8

]]></Node>
<StgValue><ssdm name="S_load_5"/></StgValue>
</operation>
</state>

<state id="26" st_id="26">

<operation id="267" st_id="26" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="39">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="180" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
:26  %t0 = add i64 %tmp13, %tmp11

]]></Node>
<StgValue><ssdm name="t0"/></StgValue>
</operation>

<operation id="268" st_id="26" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="39">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="181" bw="64" op_0_bw="3">
<![CDATA[
:27  %S_load_4 = load i64* %S_addr_5, align 16

]]></Node>
<StgValue><ssdm name="S_load_4"/></StgValue>
</operation>

<operation id="269" st_id="26" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="39">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="193" bw="64" op_0_bw="3">
<![CDATA[
:39  %S_load_5 = load i64* %S_addr_6, align 8

]]></Node>
<StgValue><ssdm name="S_load_5"/></StgValue>
</operation>

<operation id="270" st_id="26" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="39">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="199" bw="64" op_0_bw="3">
<![CDATA[
:45  %S_load_7 = load i64* %S_addr_8, align 8

]]></Node>
<StgValue><ssdm name="S_load_7"/></StgValue>
</operation>
</state>

<state id="27" st_id="27">

<operation id="271" st_id="27" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="40">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="181" bw="64" op_0_bw="3">
<![CDATA[
:27  %S_load_4 = load i64* %S_addr_5, align 16

]]></Node>
<StgValue><ssdm name="S_load_4"/></StgValue>
</operation>

<operation id="272" st_id="27" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="40">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="195" bw="64" op_0_bw="3">
<![CDATA[
:41  %S_load_6 = load i64* %S_addr_7, align 16

]]></Node>
<StgValue><ssdm name="S_load_6"/></StgValue>
</operation>

<operation id="273" st_id="27" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="40">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="199" bw="64" op_0_bw="3">
<![CDATA[
:45  %S_load_7 = load i64* %S_addr_8, align 8

]]></Node>
<StgValue><ssdm name="S_load_7"/></StgValue>
</operation>

<operation id="274" st_id="27" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="40">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="200" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
:46  %tmp_97 = add i64 %S_load_7, %t0

]]></Node>
<StgValue><ssdm name="tmp_97"/></StgValue>
</operation>
</state>

<state id="28" st_id="28">

<operation id="275" st_id="28" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="41">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="182" bw="36" op_0_bw="36" op_1_bw="64" op_2_bw="32" op_3_bw="32">
<![CDATA[
:28  %tmp_86 = call i36 @_ssdm_op_PartSelect.i36.i64.i32.i32(i64 %S_load_4, i32 28, i32 63)

]]></Node>
<StgValue><ssdm name="tmp_86"/></StgValue>
</operation>

<operation id="276" st_id="28" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="41">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="183" bw="28" op_0_bw="64">
<![CDATA[
:29  %tmp_288 = trunc i64 %S_load_4 to i28

]]></Node>
<StgValue><ssdm name="tmp_288"/></StgValue>
</operation>

<operation id="277" st_id="28" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="41">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="184" bw="64" op_0_bw="64" op_1_bw="28" op_2_bw="36">
<![CDATA[
:30  %tmp_87 = call i64 @_ssdm_op_BitConcatenate.i64.i28.i36(i28 %tmp_288, i36 %tmp_86)

]]></Node>
<StgValue><ssdm name="tmp_87"/></StgValue>
</operation>

<operation id="278" st_id="28" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="41">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="185" bw="30" op_0_bw="30" op_1_bw="64" op_2_bw="32" op_3_bw="32">
<![CDATA[
:31  %tmp_88 = call i30 @_ssdm_op_PartSelect.i30.i64.i32.i32(i64 %S_load_4, i32 34, i32 63)

]]></Node>
<StgValue><ssdm name="tmp_88"/></StgValue>
</operation>

<operation id="279" st_id="28" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="41">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="186" bw="34" op_0_bw="64">
<![CDATA[
:32  %tmp_289 = trunc i64 %S_load_4 to i34

]]></Node>
<StgValue><ssdm name="tmp_289"/></StgValue>
</operation>

<operation id="280" st_id="28" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="41">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="187" bw="64" op_0_bw="64" op_1_bw="34" op_2_bw="30">
<![CDATA[
:33  %tmp_89 = call i64 @_ssdm_op_BitConcatenate.i64.i34.i30(i34 %tmp_289, i30 %tmp_88)

]]></Node>
<StgValue><ssdm name="tmp_89"/></StgValue>
</operation>

<operation id="281" st_id="28" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="41">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="188" bw="25" op_0_bw="25" op_1_bw="64" op_2_bw="32" op_3_bw="32">
<![CDATA[
:34  %tmp_90 = call i25 @_ssdm_op_PartSelect.i25.i64.i32.i32(i64 %S_load_4, i32 39, i32 63)

]]></Node>
<StgValue><ssdm name="tmp_90"/></StgValue>
</operation>

<operation id="282" st_id="28" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="41">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="189" bw="39" op_0_bw="64">
<![CDATA[
:35  %tmp_290 = trunc i64 %S_load_4 to i39

]]></Node>
<StgValue><ssdm name="tmp_290"/></StgValue>
</operation>

<operation id="283" st_id="28" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="41">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="190" bw="64" op_0_bw="64" op_1_bw="39" op_2_bw="25">
<![CDATA[
:36  %tmp_91 = call i64 @_ssdm_op_BitConcatenate.i64.i39.i25(i39 %tmp_290, i25 %tmp_90)

]]></Node>
<StgValue><ssdm name="tmp_91"/></StgValue>
</operation>

<operation id="284" st_id="28" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="41">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="191" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
:37  %tmp14 = xor i64 %tmp_91, %tmp_89

]]></Node>
<StgValue><ssdm name="tmp14"/></StgValue>
</operation>

<operation id="285" st_id="28" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="41">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="192" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
:38  %tmp_92 = xor i64 %tmp14, %tmp_87

]]></Node>
<StgValue><ssdm name="tmp_92"/></StgValue>
</operation>

<operation id="286" st_id="28" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="41">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="194" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
:40  %tmp_93 = or i64 %S_load_5, %S_load_4

]]></Node>
<StgValue><ssdm name="tmp_93"/></StgValue>
</operation>

<operation id="287" st_id="28" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="41">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="195" bw="64" op_0_bw="3">
<![CDATA[
:41  %S_load_6 = load i64* %S_addr_7, align 16

]]></Node>
<StgValue><ssdm name="S_load_6"/></StgValue>
</operation>

<operation id="288" st_id="28" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="41">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="196" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
:42  %tmp_94 = and i64 %S_load_6, %tmp_93

]]></Node>
<StgValue><ssdm name="tmp_94"/></StgValue>
</operation>

<operation id="289" st_id="28" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="41">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="197" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
:43  %tmp_95 = and i64 %S_load_5, %S_load_4

]]></Node>
<StgValue><ssdm name="tmp_95"/></StgValue>
</operation>

<operation id="290" st_id="28" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="41">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="198" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
:44  %tmp_96 = or i64 %tmp_94, %tmp_95

]]></Node>
<StgValue><ssdm name="tmp_96"/></StgValue>
</operation>

<operation id="291" st_id="28" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="41">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="201" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
:47  %tmp15 = add i64 %tmp_92, %tmp_96

]]></Node>
<StgValue><ssdm name="tmp15"/></StgValue>
</operation>
</state>

<state id="29" st_id="29">

<operation id="292" st_id="29" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="42">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="202" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
:48  %tmp_98 = add i64 %tmp15, %t0

]]></Node>
<StgValue><ssdm name="tmp_98"/></StgValue>
</operation>

<operation id="293" st_id="29" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="42">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="217" bw="7" op_0_bw="7" op_1_bw="7">
<![CDATA[
:63  %tmp_109 = or i7 %i_3, 1

]]></Node>
<StgValue><ssdm name="tmp_109"/></StgValue>
</operation>

<operation id="294" st_id="29" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="42">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="218" bw="64" op_0_bw="7">
<![CDATA[
:64  %tmp_110 = zext i7 %tmp_109 to i64

]]></Node>
<StgValue><ssdm name="tmp_110"/></StgValue>
</operation>

<operation id="295" st_id="29" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="42">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="219" bw="7" op_0_bw="64" op_1_bw="64" op_2_bw="64">
<![CDATA[
:65  %K_addr_1 = getelementptr inbounds [80 x i64]* @K, i64 0, i64 %tmp_110

]]></Node>
<StgValue><ssdm name="K_addr_1"/></StgValue>
</operation>

<operation id="296" st_id="29" stage="2" lat="2">
<core>ROM_nP</core>
<MemPortIdVec></MemPortIdVec>
<condition id="42">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="220" bw="64" op_0_bw="7">
<![CDATA[
:66  %K_load_1 = load i64* %K_addr_1, align 8

]]></Node>
<StgValue><ssdm name="K_load_1"/></StgValue>
</operation>
</state>

<state id="30" st_id="30">

<operation id="297" st_id="30" stage="1" lat="2">
<core>ROM_nP</core>
<MemPortIdVec></MemPortIdVec>
<condition id="43">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="220" bw="64" op_0_bw="7">
<![CDATA[
:66  %K_load_1 = load i64* %K_addr_1, align 8

]]></Node>
<StgValue><ssdm name="K_load_1"/></StgValue>
</operation>

<operation id="298" st_id="30" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="43">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="223" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
:69  %tmp17 = add i64 %K_load_1, %S_load_2

]]></Node>
<StgValue><ssdm name="tmp17"/></StgValue>
</operation>
</state>

<state id="31" st_id="31">

<operation id="299" st_id="31" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="44">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="203" bw="50" op_0_bw="50" op_1_bw="64" op_2_bw="32" op_3_bw="32">
<![CDATA[
:49  %tmp_99 = call i50 @_ssdm_op_PartSelect.i50.i64.i32.i32(i64 %tmp_97, i32 14, i32 63)

]]></Node>
<StgValue><ssdm name="tmp_99"/></StgValue>
</operation>

<operation id="300" st_id="31" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="44">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="204" bw="14" op_0_bw="64">
<![CDATA[
:50  %tmp_291 = trunc i64 %tmp_97 to i14

]]></Node>
<StgValue><ssdm name="tmp_291"/></StgValue>
</operation>

<operation id="301" st_id="31" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="44">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="205" bw="64" op_0_bw="64" op_1_bw="14" op_2_bw="50">
<![CDATA[
:51  %tmp_100 = call i64 @_ssdm_op_BitConcatenate.i64.i14.i50(i14 %tmp_291, i50 %tmp_99)

]]></Node>
<StgValue><ssdm name="tmp_100"/></StgValue>
</operation>

<operation id="302" st_id="31" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="44">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="206" bw="46" op_0_bw="46" op_1_bw="64" op_2_bw="32" op_3_bw="32">
<![CDATA[
:52  %tmp_101 = call i46 @_ssdm_op_PartSelect.i46.i64.i32.i32(i64 %tmp_97, i32 18, i32 63)

]]></Node>
<StgValue><ssdm name="tmp_101"/></StgValue>
</operation>

<operation id="303" st_id="31" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="44">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="207" bw="18" op_0_bw="64">
<![CDATA[
:53  %tmp_292 = trunc i64 %tmp_97 to i18

]]></Node>
<StgValue><ssdm name="tmp_292"/></StgValue>
</operation>

<operation id="304" st_id="31" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="44">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="208" bw="64" op_0_bw="64" op_1_bw="18" op_2_bw="46">
<![CDATA[
:54  %tmp_102 = call i64 @_ssdm_op_BitConcatenate.i64.i18.i46(i18 %tmp_292, i46 %tmp_101)

]]></Node>
<StgValue><ssdm name="tmp_102"/></StgValue>
</operation>

<operation id="305" st_id="31" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="44">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="209" bw="23" op_0_bw="23" op_1_bw="64" op_2_bw="32" op_3_bw="32">
<![CDATA[
:55  %tmp_103 = call i23 @_ssdm_op_PartSelect.i23.i64.i32.i32(i64 %tmp_97, i32 41, i32 63)

]]></Node>
<StgValue><ssdm name="tmp_103"/></StgValue>
</operation>

<operation id="306" st_id="31" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="44">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="210" bw="41" op_0_bw="64">
<![CDATA[
:56  %tmp_293 = trunc i64 %tmp_97 to i41

]]></Node>
<StgValue><ssdm name="tmp_293"/></StgValue>
</operation>

<operation id="307" st_id="31" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="44">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="211" bw="64" op_0_bw="64" op_1_bw="41" op_2_bw="23">
<![CDATA[
:57  %tmp_104 = call i64 @_ssdm_op_BitConcatenate.i64.i41.i23(i41 %tmp_293, i23 %tmp_103)

]]></Node>
<StgValue><ssdm name="tmp_104"/></StgValue>
</operation>

<operation id="308" st_id="31" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="44">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="212" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
:58  %tmp16 = xor i64 %tmp_104, %tmp_102

]]></Node>
<StgValue><ssdm name="tmp16"/></StgValue>
</operation>

<operation id="309" st_id="31" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="44">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="213" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
:59  %tmp_105 = xor i64 %tmp16, %tmp_100

]]></Node>
<StgValue><ssdm name="tmp_105"/></StgValue>
</operation>

<operation id="310" st_id="31" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="44">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="214" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
:60  %tmp_106 = xor i64 %S_load_3, %S_load_1

]]></Node>
<StgValue><ssdm name="tmp_106"/></StgValue>
</operation>

<operation id="311" st_id="31" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="44">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="215" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
:61  %tmp_107 = and i64 %tmp_97, %tmp_106

]]></Node>
<StgValue><ssdm name="tmp_107"/></StgValue>
</operation>

<operation id="312" st_id="31" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="44">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="216" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
:62  %tmp_108 = xor i64 %S_load_3, %tmp_107

]]></Node>
<StgValue><ssdm name="tmp_108"/></StgValue>
</operation>

<operation id="313" st_id="31" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="44">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="221" bw="7" op_0_bw="64" op_1_bw="64" op_2_bw="64">
<![CDATA[
:67  %W_addr_7 = getelementptr inbounds [80 x i64]* %W, i64 0, i64 %tmp_110

]]></Node>
<StgValue><ssdm name="W_addr_7"/></StgValue>
</operation>

<operation id="314" st_id="31" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="44">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="222" bw="64" op_0_bw="7">
<![CDATA[
:68  %W_load_5 = load i64* %W_addr_7, align 8

]]></Node>
<StgValue><ssdm name="W_load_5"/></StgValue>
</operation>

<operation id="315" st_id="31" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="44">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="224" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
:70  %tmp18 = add i64 %tmp_108, %tmp_105

]]></Node>
<StgValue><ssdm name="tmp18"/></StgValue>
</operation>
</state>

<state id="32" st_id="32">

<operation id="316" st_id="32" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="45">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="222" bw="64" op_0_bw="7">
<![CDATA[
:68  %W_load_5 = load i64* %W_addr_7, align 8

]]></Node>
<StgValue><ssdm name="W_load_5"/></StgValue>
</operation>

<operation id="317" st_id="32" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="45">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="225" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
:71  %tmp19 = add i64 %tmp18, %W_load_5

]]></Node>
<StgValue><ssdm name="tmp19"/></StgValue>
</operation>
</state>

<state id="33" st_id="33">

<operation id="318" st_id="33" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="46">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="226" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
:72  %t0_1 = add i64 %tmp19, %tmp17

]]></Node>
<StgValue><ssdm name="t0_1"/></StgValue>
</operation>
</state>

<state id="34" st_id="34">

<operation id="319" st_id="34" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="47">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="242" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
:88  %tmp_122 = add i64 %S_load_6, %t0_1

]]></Node>
<StgValue><ssdm name="tmp_122"/></StgValue>
</operation>
</state>

<state id="35" st_id="35">

<operation id="320" st_id="35" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="48">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="227" bw="36" op_0_bw="36" op_1_bw="64" op_2_bw="32" op_3_bw="32">
<![CDATA[
:73  %tmp_111 = call i36 @_ssdm_op_PartSelect.i36.i64.i32.i32(i64 %tmp_98, i32 28, i32 63)

]]></Node>
<StgValue><ssdm name="tmp_111"/></StgValue>
</operation>

<operation id="321" st_id="35" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="48">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="228" bw="28" op_0_bw="64">
<![CDATA[
:74  %tmp_294 = trunc i64 %tmp_98 to i28

]]></Node>
<StgValue><ssdm name="tmp_294"/></StgValue>
</operation>

<operation id="322" st_id="35" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="48">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="229" bw="64" op_0_bw="64" op_1_bw="28" op_2_bw="36">
<![CDATA[
:75  %tmp_112 = call i64 @_ssdm_op_BitConcatenate.i64.i28.i36(i28 %tmp_294, i36 %tmp_111)

]]></Node>
<StgValue><ssdm name="tmp_112"/></StgValue>
</operation>

<operation id="323" st_id="35" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="48">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="230" bw="30" op_0_bw="30" op_1_bw="64" op_2_bw="32" op_3_bw="32">
<![CDATA[
:76  %tmp_113 = call i30 @_ssdm_op_PartSelect.i30.i64.i32.i32(i64 %tmp_98, i32 34, i32 63)

]]></Node>
<StgValue><ssdm name="tmp_113"/></StgValue>
</operation>

<operation id="324" st_id="35" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="48">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="231" bw="34" op_0_bw="64">
<![CDATA[
:77  %tmp_295 = trunc i64 %tmp_98 to i34

]]></Node>
<StgValue><ssdm name="tmp_295"/></StgValue>
</operation>

<operation id="325" st_id="35" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="48">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="232" bw="64" op_0_bw="64" op_1_bw="34" op_2_bw="30">
<![CDATA[
:78  %tmp_114 = call i64 @_ssdm_op_BitConcatenate.i64.i34.i30(i34 %tmp_295, i30 %tmp_113)

]]></Node>
<StgValue><ssdm name="tmp_114"/></StgValue>
</operation>

<operation id="326" st_id="35" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="48">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="233" bw="25" op_0_bw="25" op_1_bw="64" op_2_bw="32" op_3_bw="32">
<![CDATA[
:79  %tmp_115 = call i25 @_ssdm_op_PartSelect.i25.i64.i32.i32(i64 %tmp_98, i32 39, i32 63)

]]></Node>
<StgValue><ssdm name="tmp_115"/></StgValue>
</operation>

<operation id="327" st_id="35" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="48">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="234" bw="39" op_0_bw="64">
<![CDATA[
:80  %tmp_296 = trunc i64 %tmp_98 to i39

]]></Node>
<StgValue><ssdm name="tmp_296"/></StgValue>
</operation>

<operation id="328" st_id="35" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="48">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="235" bw="64" op_0_bw="64" op_1_bw="39" op_2_bw="25">
<![CDATA[
:81  %tmp_116 = call i64 @_ssdm_op_BitConcatenate.i64.i39.i25(i39 %tmp_296, i25 %tmp_115)

]]></Node>
<StgValue><ssdm name="tmp_116"/></StgValue>
</operation>

<operation id="329" st_id="35" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="48">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="236" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
:82  %tmp20 = xor i64 %tmp_116, %tmp_114

]]></Node>
<StgValue><ssdm name="tmp20"/></StgValue>
</operation>

<operation id="330" st_id="35" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="48">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="237" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
:83  %tmp_117 = xor i64 %tmp20, %tmp_112

]]></Node>
<StgValue><ssdm name="tmp_117"/></StgValue>
</operation>

<operation id="331" st_id="35" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="48">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="243" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
:89  %tmp21 = add i64 %tmp_117, %t0_1

]]></Node>
<StgValue><ssdm name="tmp21"/></StgValue>
</operation>
</state>

<state id="36" st_id="36">

<operation id="332" st_id="36" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="49">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="238" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
:84  %tmp_118 = or i64 %S_load_4, %tmp_98

]]></Node>
<StgValue><ssdm name="tmp_118"/></StgValue>
</operation>

<operation id="333" st_id="36" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="49">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="239" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
:85  %tmp_119 = and i64 %S_load_5, %tmp_118

]]></Node>
<StgValue><ssdm name="tmp_119"/></StgValue>
</operation>

<operation id="334" st_id="36" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="49">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="240" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
:86  %tmp_120 = and i64 %S_load_4, %tmp_98

]]></Node>
<StgValue><ssdm name="tmp_120"/></StgValue>
</operation>

<operation id="335" st_id="36" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="49">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="241" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
:87  %tmp_121 = or i64 %tmp_119, %tmp_120

]]></Node>
<StgValue><ssdm name="tmp_121"/></StgValue>
</operation>

<operation id="336" st_id="36" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="49">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="244" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
:90  %tmp_123 = add i64 %tmp21, %tmp_121

]]></Node>
<StgValue><ssdm name="tmp_123"/></StgValue>
</operation>

<operation id="337" st_id="36" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="49">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="259" bw="7" op_0_bw="7" op_1_bw="7">
<![CDATA[
:105  %tmp_134 = or i7 %i_3, 2

]]></Node>
<StgValue><ssdm name="tmp_134"/></StgValue>
</operation>

<operation id="338" st_id="36" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="49">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="260" bw="64" op_0_bw="7">
<![CDATA[
:106  %tmp_135 = zext i7 %tmp_134 to i64

]]></Node>
<StgValue><ssdm name="tmp_135"/></StgValue>
</operation>

<operation id="339" st_id="36" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="49">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="261" bw="7" op_0_bw="64" op_1_bw="64" op_2_bw="64">
<![CDATA[
:107  %K_addr_2 = getelementptr inbounds [80 x i64]* @K, i64 0, i64 %tmp_135

]]></Node>
<StgValue><ssdm name="K_addr_2"/></StgValue>
</operation>

<operation id="340" st_id="36" stage="2" lat="2">
<core>ROM_nP</core>
<MemPortIdVec></MemPortIdVec>
<condition id="49">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="262" bw="64" op_0_bw="7">
<![CDATA[
:108  %K_load_2 = load i64* %K_addr_2, align 16

]]></Node>
<StgValue><ssdm name="K_load_2"/></StgValue>
</operation>
</state>

<state id="37" st_id="37">

<operation id="341" st_id="37" stage="1" lat="2">
<core>ROM_nP</core>
<MemPortIdVec></MemPortIdVec>
<condition id="50">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="262" bw="64" op_0_bw="7">
<![CDATA[
:108  %K_load_2 = load i64* %K_addr_2, align 16

]]></Node>
<StgValue><ssdm name="K_load_2"/></StgValue>
</operation>

<operation id="342" st_id="37" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="50">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="265" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
:111  %tmp23 = add i64 %K_load_2, %S_load_3

]]></Node>
<StgValue><ssdm name="tmp23"/></StgValue>
</operation>
</state>

<state id="38" st_id="38">

<operation id="343" st_id="38" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="51">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="245" bw="50" op_0_bw="50" op_1_bw="64" op_2_bw="32" op_3_bw="32">
<![CDATA[
:91  %tmp_124 = call i50 @_ssdm_op_PartSelect.i50.i64.i32.i32(i64 %tmp_122, i32 14, i32 63)

]]></Node>
<StgValue><ssdm name="tmp_124"/></StgValue>
</operation>

<operation id="344" st_id="38" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="51">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="246" bw="14" op_0_bw="64">
<![CDATA[
:92  %tmp_297 = trunc i64 %tmp_122 to i14

]]></Node>
<StgValue><ssdm name="tmp_297"/></StgValue>
</operation>

<operation id="345" st_id="38" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="51">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="247" bw="64" op_0_bw="64" op_1_bw="14" op_2_bw="50">
<![CDATA[
:93  %tmp_125 = call i64 @_ssdm_op_BitConcatenate.i64.i14.i50(i14 %tmp_297, i50 %tmp_124)

]]></Node>
<StgValue><ssdm name="tmp_125"/></StgValue>
</operation>

<operation id="346" st_id="38" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="51">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="248" bw="46" op_0_bw="46" op_1_bw="64" op_2_bw="32" op_3_bw="32">
<![CDATA[
:94  %tmp_126 = call i46 @_ssdm_op_PartSelect.i46.i64.i32.i32(i64 %tmp_122, i32 18, i32 63)

]]></Node>
<StgValue><ssdm name="tmp_126"/></StgValue>
</operation>

<operation id="347" st_id="38" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="51">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="249" bw="18" op_0_bw="64">
<![CDATA[
:95  %tmp_298 = trunc i64 %tmp_122 to i18

]]></Node>
<StgValue><ssdm name="tmp_298"/></StgValue>
</operation>

<operation id="348" st_id="38" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="51">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="250" bw="64" op_0_bw="64" op_1_bw="18" op_2_bw="46">
<![CDATA[
:96  %tmp_127 = call i64 @_ssdm_op_BitConcatenate.i64.i18.i46(i18 %tmp_298, i46 %tmp_126)

]]></Node>
<StgValue><ssdm name="tmp_127"/></StgValue>
</operation>

<operation id="349" st_id="38" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="51">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="251" bw="23" op_0_bw="23" op_1_bw="64" op_2_bw="32" op_3_bw="32">
<![CDATA[
:97  %tmp_128 = call i23 @_ssdm_op_PartSelect.i23.i64.i32.i32(i64 %tmp_122, i32 41, i32 63)

]]></Node>
<StgValue><ssdm name="tmp_128"/></StgValue>
</operation>

<operation id="350" st_id="38" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="51">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="252" bw="41" op_0_bw="64">
<![CDATA[
:98  %tmp_299 = trunc i64 %tmp_122 to i41

]]></Node>
<StgValue><ssdm name="tmp_299"/></StgValue>
</operation>

<operation id="351" st_id="38" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="51">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="253" bw="64" op_0_bw="64" op_1_bw="41" op_2_bw="23">
<![CDATA[
:99  %tmp_129 = call i64 @_ssdm_op_BitConcatenate.i64.i41.i23(i41 %tmp_299, i23 %tmp_128)

]]></Node>
<StgValue><ssdm name="tmp_129"/></StgValue>
</operation>

<operation id="352" st_id="38" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="51">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="254" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
:100  %tmp22 = xor i64 %tmp_129, %tmp_127

]]></Node>
<StgValue><ssdm name="tmp22"/></StgValue>
</operation>

<operation id="353" st_id="38" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="51">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="255" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
:101  %tmp_130 = xor i64 %tmp22, %tmp_125

]]></Node>
<StgValue><ssdm name="tmp_130"/></StgValue>
</operation>

<operation id="354" st_id="38" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="51">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="256" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
:102  %tmp_131 = xor i64 %S_load_1, %tmp_97

]]></Node>
<StgValue><ssdm name="tmp_131"/></StgValue>
</operation>

<operation id="355" st_id="38" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="51">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="257" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
:103  %tmp_132 = and i64 %tmp_122, %tmp_131

]]></Node>
<StgValue><ssdm name="tmp_132"/></StgValue>
</operation>

<operation id="356" st_id="38" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="51">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="258" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
:104  %tmp_133 = xor i64 %S_load_1, %tmp_132

]]></Node>
<StgValue><ssdm name="tmp_133"/></StgValue>
</operation>

<operation id="357" st_id="38" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="51">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="263" bw="7" op_0_bw="64" op_1_bw="64" op_2_bw="64">
<![CDATA[
:109  %W_addr_8 = getelementptr inbounds [80 x i64]* %W, i64 0, i64 %tmp_135

]]></Node>
<StgValue><ssdm name="W_addr_8"/></StgValue>
</operation>

<operation id="358" st_id="38" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="51">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="264" bw="64" op_0_bw="7">
<![CDATA[
:110  %W_load_6 = load i64* %W_addr_8, align 16

]]></Node>
<StgValue><ssdm name="W_load_6"/></StgValue>
</operation>

<operation id="359" st_id="38" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="51">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="266" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
:112  %tmp24 = add i64 %tmp_133, %tmp_130

]]></Node>
<StgValue><ssdm name="tmp24"/></StgValue>
</operation>
</state>

<state id="39" st_id="39">

<operation id="360" st_id="39" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="52">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="264" bw="64" op_0_bw="7">
<![CDATA[
:110  %W_load_6 = load i64* %W_addr_8, align 16

]]></Node>
<StgValue><ssdm name="W_load_6"/></StgValue>
</operation>

<operation id="361" st_id="39" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="52">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="267" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
:113  %tmp25 = add i64 %tmp24, %W_load_6

]]></Node>
<StgValue><ssdm name="tmp25"/></StgValue>
</operation>
</state>

<state id="40" st_id="40">

<operation id="362" st_id="40" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="53">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="268" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
:114  %t0_2 = add i64 %tmp25, %tmp23

]]></Node>
<StgValue><ssdm name="t0_2"/></StgValue>
</operation>
</state>

<state id="41" st_id="41">

<operation id="363" st_id="41" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="54">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="284" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
:130  %tmp_147 = add i64 %S_load_5, %t0_2

]]></Node>
<StgValue><ssdm name="tmp_147"/></StgValue>
</operation>
</state>

<state id="42" st_id="42">

<operation id="364" st_id="42" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="55">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="269" bw="36" op_0_bw="36" op_1_bw="64" op_2_bw="32" op_3_bw="32">
<![CDATA[
:115  %tmp_136 = call i36 @_ssdm_op_PartSelect.i36.i64.i32.i32(i64 %tmp_123, i32 28, i32 63)

]]></Node>
<StgValue><ssdm name="tmp_136"/></StgValue>
</operation>

<operation id="365" st_id="42" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="55">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="270" bw="28" op_0_bw="64">
<![CDATA[
:116  %tmp_300 = trunc i64 %tmp_123 to i28

]]></Node>
<StgValue><ssdm name="tmp_300"/></StgValue>
</operation>

<operation id="366" st_id="42" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="55">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="271" bw="64" op_0_bw="64" op_1_bw="28" op_2_bw="36">
<![CDATA[
:117  %tmp_137 = call i64 @_ssdm_op_BitConcatenate.i64.i28.i36(i28 %tmp_300, i36 %tmp_136)

]]></Node>
<StgValue><ssdm name="tmp_137"/></StgValue>
</operation>

<operation id="367" st_id="42" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="55">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="272" bw="30" op_0_bw="30" op_1_bw="64" op_2_bw="32" op_3_bw="32">
<![CDATA[
:118  %tmp_138 = call i30 @_ssdm_op_PartSelect.i30.i64.i32.i32(i64 %tmp_123, i32 34, i32 63)

]]></Node>
<StgValue><ssdm name="tmp_138"/></StgValue>
</operation>

<operation id="368" st_id="42" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="55">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="273" bw="34" op_0_bw="64">
<![CDATA[
:119  %tmp_301 = trunc i64 %tmp_123 to i34

]]></Node>
<StgValue><ssdm name="tmp_301"/></StgValue>
</operation>

<operation id="369" st_id="42" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="55">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="274" bw="64" op_0_bw="64" op_1_bw="34" op_2_bw="30">
<![CDATA[
:120  %tmp_139 = call i64 @_ssdm_op_BitConcatenate.i64.i34.i30(i34 %tmp_301, i30 %tmp_138)

]]></Node>
<StgValue><ssdm name="tmp_139"/></StgValue>
</operation>

<operation id="370" st_id="42" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="55">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="275" bw="25" op_0_bw="25" op_1_bw="64" op_2_bw="32" op_3_bw="32">
<![CDATA[
:121  %tmp_140 = call i25 @_ssdm_op_PartSelect.i25.i64.i32.i32(i64 %tmp_123, i32 39, i32 63)

]]></Node>
<StgValue><ssdm name="tmp_140"/></StgValue>
</operation>

<operation id="371" st_id="42" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="55">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="276" bw="39" op_0_bw="64">
<![CDATA[
:122  %tmp_302 = trunc i64 %tmp_123 to i39

]]></Node>
<StgValue><ssdm name="tmp_302"/></StgValue>
</operation>

<operation id="372" st_id="42" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="55">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="277" bw="64" op_0_bw="64" op_1_bw="39" op_2_bw="25">
<![CDATA[
:123  %tmp_141 = call i64 @_ssdm_op_BitConcatenate.i64.i39.i25(i39 %tmp_302, i25 %tmp_140)

]]></Node>
<StgValue><ssdm name="tmp_141"/></StgValue>
</operation>

<operation id="373" st_id="42" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="55">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="278" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
:124  %tmp26 = xor i64 %tmp_141, %tmp_139

]]></Node>
<StgValue><ssdm name="tmp26"/></StgValue>
</operation>

<operation id="374" st_id="42" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="55">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="279" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
:125  %tmp_142 = xor i64 %tmp26, %tmp_137

]]></Node>
<StgValue><ssdm name="tmp_142"/></StgValue>
</operation>

<operation id="375" st_id="42" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="55">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="285" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
:131  %tmp27 = add i64 %tmp_142, %t0_2

]]></Node>
<StgValue><ssdm name="tmp27"/></StgValue>
</operation>
</state>

<state id="43" st_id="43">

<operation id="376" st_id="43" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="56">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="280" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
:126  %tmp_143 = or i64 %tmp_123, %tmp_98

]]></Node>
<StgValue><ssdm name="tmp_143"/></StgValue>
</operation>

<operation id="377" st_id="43" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="56">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="281" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
:127  %tmp_144 = and i64 %S_load_4, %tmp_143

]]></Node>
<StgValue><ssdm name="tmp_144"/></StgValue>
</operation>

<operation id="378" st_id="43" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="56">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="282" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
:128  %tmp_145 = and i64 %tmp_123, %tmp_98

]]></Node>
<StgValue><ssdm name="tmp_145"/></StgValue>
</operation>

<operation id="379" st_id="43" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="56">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="283" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
:129  %tmp_146 = or i64 %tmp_144, %tmp_145

]]></Node>
<StgValue><ssdm name="tmp_146"/></StgValue>
</operation>

<operation id="380" st_id="43" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="56">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="286" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
:132  %tmp_148 = add i64 %tmp27, %tmp_146

]]></Node>
<StgValue><ssdm name="tmp_148"/></StgValue>
</operation>

<operation id="381" st_id="43" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="56">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="301" bw="7" op_0_bw="7" op_1_bw="7">
<![CDATA[
:147  %tmp_159 = or i7 %i_3, 3

]]></Node>
<StgValue><ssdm name="tmp_159"/></StgValue>
</operation>

<operation id="382" st_id="43" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="56">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="302" bw="64" op_0_bw="7">
<![CDATA[
:148  %tmp_160 = zext i7 %tmp_159 to i64

]]></Node>
<StgValue><ssdm name="tmp_160"/></StgValue>
</operation>

<operation id="383" st_id="43" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="56">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="303" bw="7" op_0_bw="64" op_1_bw="64" op_2_bw="64">
<![CDATA[
:149  %K_addr_3 = getelementptr inbounds [80 x i64]* @K, i64 0, i64 %tmp_160

]]></Node>
<StgValue><ssdm name="K_addr_3"/></StgValue>
</operation>

<operation id="384" st_id="43" stage="2" lat="2">
<core>ROM_nP</core>
<MemPortIdVec></MemPortIdVec>
<condition id="56">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="304" bw="64" op_0_bw="7">
<![CDATA[
:150  %K_load_3 = load i64* %K_addr_3, align 8

]]></Node>
<StgValue><ssdm name="K_load_3"/></StgValue>
</operation>
</state>

<state id="44" st_id="44">

<operation id="385" st_id="44" stage="1" lat="2">
<core>ROM_nP</core>
<MemPortIdVec></MemPortIdVec>
<condition id="57">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="304" bw="64" op_0_bw="7">
<![CDATA[
:150  %K_load_3 = load i64* %K_addr_3, align 8

]]></Node>
<StgValue><ssdm name="K_load_3"/></StgValue>
</operation>

<operation id="386" st_id="44" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="57">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="307" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
:153  %tmp29 = add i64 %K_load_3, %S_load_1

]]></Node>
<StgValue><ssdm name="tmp29"/></StgValue>
</operation>
</state>

<state id="45" st_id="45">

<operation id="387" st_id="45" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="58">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="287" bw="50" op_0_bw="50" op_1_bw="64" op_2_bw="32" op_3_bw="32">
<![CDATA[
:133  %tmp_149 = call i50 @_ssdm_op_PartSelect.i50.i64.i32.i32(i64 %tmp_147, i32 14, i32 63)

]]></Node>
<StgValue><ssdm name="tmp_149"/></StgValue>
</operation>

<operation id="388" st_id="45" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="58">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="288" bw="14" op_0_bw="64">
<![CDATA[
:134  %tmp_303 = trunc i64 %tmp_147 to i14

]]></Node>
<StgValue><ssdm name="tmp_303"/></StgValue>
</operation>

<operation id="389" st_id="45" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="58">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="289" bw="64" op_0_bw="64" op_1_bw="14" op_2_bw="50">
<![CDATA[
:135  %tmp_150 = call i64 @_ssdm_op_BitConcatenate.i64.i14.i50(i14 %tmp_303, i50 %tmp_149)

]]></Node>
<StgValue><ssdm name="tmp_150"/></StgValue>
</operation>

<operation id="390" st_id="45" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="58">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="290" bw="46" op_0_bw="46" op_1_bw="64" op_2_bw="32" op_3_bw="32">
<![CDATA[
:136  %tmp_151 = call i46 @_ssdm_op_PartSelect.i46.i64.i32.i32(i64 %tmp_147, i32 18, i32 63)

]]></Node>
<StgValue><ssdm name="tmp_151"/></StgValue>
</operation>

<operation id="391" st_id="45" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="58">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="291" bw="18" op_0_bw="64">
<![CDATA[
:137  %tmp_304 = trunc i64 %tmp_147 to i18

]]></Node>
<StgValue><ssdm name="tmp_304"/></StgValue>
</operation>

<operation id="392" st_id="45" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="58">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="292" bw="64" op_0_bw="64" op_1_bw="18" op_2_bw="46">
<![CDATA[
:138  %tmp_152 = call i64 @_ssdm_op_BitConcatenate.i64.i18.i46(i18 %tmp_304, i46 %tmp_151)

]]></Node>
<StgValue><ssdm name="tmp_152"/></StgValue>
</operation>

<operation id="393" st_id="45" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="58">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="293" bw="23" op_0_bw="23" op_1_bw="64" op_2_bw="32" op_3_bw="32">
<![CDATA[
:139  %tmp_153 = call i23 @_ssdm_op_PartSelect.i23.i64.i32.i32(i64 %tmp_147, i32 41, i32 63)

]]></Node>
<StgValue><ssdm name="tmp_153"/></StgValue>
</operation>

<operation id="394" st_id="45" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="58">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="294" bw="41" op_0_bw="64">
<![CDATA[
:140  %tmp_305 = trunc i64 %tmp_147 to i41

]]></Node>
<StgValue><ssdm name="tmp_305"/></StgValue>
</operation>

<operation id="395" st_id="45" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="58">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="295" bw="64" op_0_bw="64" op_1_bw="41" op_2_bw="23">
<![CDATA[
:141  %tmp_154 = call i64 @_ssdm_op_BitConcatenate.i64.i41.i23(i41 %tmp_305, i23 %tmp_153)

]]></Node>
<StgValue><ssdm name="tmp_154"/></StgValue>
</operation>

<operation id="396" st_id="45" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="58">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="296" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
:142  %tmp28 = xor i64 %tmp_154, %tmp_152

]]></Node>
<StgValue><ssdm name="tmp28"/></StgValue>
</operation>

<operation id="397" st_id="45" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="58">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="297" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
:143  %tmp_155 = xor i64 %tmp28, %tmp_150

]]></Node>
<StgValue><ssdm name="tmp_155"/></StgValue>
</operation>

<operation id="398" st_id="45" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="58">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="298" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
:144  %tmp_156 = xor i64 %tmp_122, %tmp_97

]]></Node>
<StgValue><ssdm name="tmp_156"/></StgValue>
</operation>

<operation id="399" st_id="45" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="58">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="299" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
:145  %tmp_157 = and i64 %tmp_147, %tmp_156

]]></Node>
<StgValue><ssdm name="tmp_157"/></StgValue>
</operation>

<operation id="400" st_id="45" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="58">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="300" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
:146  %tmp_158 = xor i64 %tmp_157, %tmp_97

]]></Node>
<StgValue><ssdm name="tmp_158"/></StgValue>
</operation>

<operation id="401" st_id="45" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="58">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="305" bw="7" op_0_bw="64" op_1_bw="64" op_2_bw="64">
<![CDATA[
:151  %W_addr_9 = getelementptr inbounds [80 x i64]* %W, i64 0, i64 %tmp_160

]]></Node>
<StgValue><ssdm name="W_addr_9"/></StgValue>
</operation>

<operation id="402" st_id="45" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="58">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="306" bw="64" op_0_bw="7">
<![CDATA[
:152  %W_load_7 = load i64* %W_addr_9, align 8

]]></Node>
<StgValue><ssdm name="W_load_7"/></StgValue>
</operation>

<operation id="403" st_id="45" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="58">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="308" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
:154  %tmp30 = add i64 %tmp_158, %tmp_155

]]></Node>
<StgValue><ssdm name="tmp30"/></StgValue>
</operation>
</state>

<state id="46" st_id="46">

<operation id="404" st_id="46" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="59">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="306" bw="64" op_0_bw="7">
<![CDATA[
:152  %W_load_7 = load i64* %W_addr_9, align 8

]]></Node>
<StgValue><ssdm name="W_load_7"/></StgValue>
</operation>

<operation id="405" st_id="46" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="59">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="309" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
:155  %tmp31 = add i64 %tmp30, %W_load_7

]]></Node>
<StgValue><ssdm name="tmp31"/></StgValue>
</operation>
</state>

<state id="47" st_id="47">

<operation id="406" st_id="47" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="60">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="310" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
:156  %t0_3 = add i64 %tmp31, %tmp29

]]></Node>
<StgValue><ssdm name="t0_3"/></StgValue>
</operation>
</state>

<state id="48" st_id="48">

<operation id="407" st_id="48" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="61">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="326" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
:172  %tmp_172 = add i64 %S_load_4, %t0_3

]]></Node>
<StgValue><ssdm name="tmp_172"/></StgValue>
</operation>
</state>

<state id="49" st_id="49">

<operation id="408" st_id="49" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="62">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="311" bw="36" op_0_bw="36" op_1_bw="64" op_2_bw="32" op_3_bw="32">
<![CDATA[
:157  %tmp_161 = call i36 @_ssdm_op_PartSelect.i36.i64.i32.i32(i64 %tmp_148, i32 28, i32 63)

]]></Node>
<StgValue><ssdm name="tmp_161"/></StgValue>
</operation>

<operation id="409" st_id="49" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="62">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="312" bw="28" op_0_bw="64">
<![CDATA[
:158  %tmp_306 = trunc i64 %tmp_148 to i28

]]></Node>
<StgValue><ssdm name="tmp_306"/></StgValue>
</operation>

<operation id="410" st_id="49" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="62">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="313" bw="64" op_0_bw="64" op_1_bw="28" op_2_bw="36">
<![CDATA[
:159  %tmp_162 = call i64 @_ssdm_op_BitConcatenate.i64.i28.i36(i28 %tmp_306, i36 %tmp_161)

]]></Node>
<StgValue><ssdm name="tmp_162"/></StgValue>
</operation>

<operation id="411" st_id="49" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="62">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="314" bw="30" op_0_bw="30" op_1_bw="64" op_2_bw="32" op_3_bw="32">
<![CDATA[
:160  %tmp_163 = call i30 @_ssdm_op_PartSelect.i30.i64.i32.i32(i64 %tmp_148, i32 34, i32 63)

]]></Node>
<StgValue><ssdm name="tmp_163"/></StgValue>
</operation>

<operation id="412" st_id="49" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="62">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="315" bw="34" op_0_bw="64">
<![CDATA[
:161  %tmp_307 = trunc i64 %tmp_148 to i34

]]></Node>
<StgValue><ssdm name="tmp_307"/></StgValue>
</operation>

<operation id="413" st_id="49" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="62">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="316" bw="64" op_0_bw="64" op_1_bw="34" op_2_bw="30">
<![CDATA[
:162  %tmp_164 = call i64 @_ssdm_op_BitConcatenate.i64.i34.i30(i34 %tmp_307, i30 %tmp_163)

]]></Node>
<StgValue><ssdm name="tmp_164"/></StgValue>
</operation>

<operation id="414" st_id="49" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="62">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="317" bw="25" op_0_bw="25" op_1_bw="64" op_2_bw="32" op_3_bw="32">
<![CDATA[
:163  %tmp_165 = call i25 @_ssdm_op_PartSelect.i25.i64.i32.i32(i64 %tmp_148, i32 39, i32 63)

]]></Node>
<StgValue><ssdm name="tmp_165"/></StgValue>
</operation>

<operation id="415" st_id="49" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="62">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="318" bw="39" op_0_bw="64">
<![CDATA[
:164  %tmp_308 = trunc i64 %tmp_148 to i39

]]></Node>
<StgValue><ssdm name="tmp_308"/></StgValue>
</operation>

<operation id="416" st_id="49" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="62">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="319" bw="64" op_0_bw="64" op_1_bw="39" op_2_bw="25">
<![CDATA[
:165  %tmp_166 = call i64 @_ssdm_op_BitConcatenate.i64.i39.i25(i39 %tmp_308, i25 %tmp_165)

]]></Node>
<StgValue><ssdm name="tmp_166"/></StgValue>
</operation>

<operation id="417" st_id="49" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="62">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="320" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
:166  %tmp32 = xor i64 %tmp_166, %tmp_164

]]></Node>
<StgValue><ssdm name="tmp32"/></StgValue>
</operation>

<operation id="418" st_id="49" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="62">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="321" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
:167  %tmp_167 = xor i64 %tmp32, %tmp_162

]]></Node>
<StgValue><ssdm name="tmp_167"/></StgValue>
</operation>

<operation id="419" st_id="49" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="62">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="327" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
:173  %tmp33 = add i64 %tmp_167, %t0_3

]]></Node>
<StgValue><ssdm name="tmp33"/></StgValue>
</operation>
</state>

<state id="50" st_id="50">

<operation id="420" st_id="50" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="63">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="322" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
:168  %tmp_168 = or i64 %tmp_148, %tmp_123

]]></Node>
<StgValue><ssdm name="tmp_168"/></StgValue>
</operation>

<operation id="421" st_id="50" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="63">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="323" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
:169  %tmp_169 = and i64 %tmp_168, %tmp_98

]]></Node>
<StgValue><ssdm name="tmp_169"/></StgValue>
</operation>

<operation id="422" st_id="50" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="63">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="324" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
:170  %tmp_170 = and i64 %tmp_148, %tmp_123

]]></Node>
<StgValue><ssdm name="tmp_170"/></StgValue>
</operation>

<operation id="423" st_id="50" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="63">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="325" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
:171  %tmp_171 = or i64 %tmp_169, %tmp_170

]]></Node>
<StgValue><ssdm name="tmp_171"/></StgValue>
</operation>

<operation id="424" st_id="50" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="63">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="328" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
:174  %tmp_173 = add i64 %tmp33, %tmp_171

]]></Node>
<StgValue><ssdm name="tmp_173"/></StgValue>
</operation>

<operation id="425" st_id="50" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="63">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="343" bw="7" op_0_bw="7" op_1_bw="7">
<![CDATA[
:189  %tmp_184 = or i7 %i_3, 4

]]></Node>
<StgValue><ssdm name="tmp_184"/></StgValue>
</operation>

<operation id="426" st_id="50" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="63">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="344" bw="64" op_0_bw="7">
<![CDATA[
:190  %tmp_185 = zext i7 %tmp_184 to i64

]]></Node>
<StgValue><ssdm name="tmp_185"/></StgValue>
</operation>

<operation id="427" st_id="50" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="63">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="345" bw="7" op_0_bw="64" op_1_bw="64" op_2_bw="64">
<![CDATA[
:191  %K_addr_4 = getelementptr inbounds [80 x i64]* @K, i64 0, i64 %tmp_185

]]></Node>
<StgValue><ssdm name="K_addr_4"/></StgValue>
</operation>

<operation id="428" st_id="50" stage="2" lat="2">
<core>ROM_nP</core>
<MemPortIdVec></MemPortIdVec>
<condition id="63">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="346" bw="64" op_0_bw="7">
<![CDATA[
:192  %K_load_4 = load i64* %K_addr_4, align 16

]]></Node>
<StgValue><ssdm name="K_load_4"/></StgValue>
</operation>

<operation id="429" st_id="50" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="63">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="347" bw="7" op_0_bw="64" op_1_bw="64" op_2_bw="64">
<![CDATA[
:193  %W_addr_10 = getelementptr inbounds [80 x i64]* %W, i64 0, i64 %tmp_185

]]></Node>
<StgValue><ssdm name="W_addr_10"/></StgValue>
</operation>

<operation id="430" st_id="50" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="63">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="348" bw="64" op_0_bw="7">
<![CDATA[
:194  %W_load_8 = load i64* %W_addr_10, align 16

]]></Node>
<StgValue><ssdm name="W_load_8"/></StgValue>
</operation>
</state>

<state id="51" st_id="51">

<operation id="431" st_id="51" stage="1" lat="2">
<core>ROM_nP</core>
<MemPortIdVec></MemPortIdVec>
<condition id="64">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="346" bw="64" op_0_bw="7">
<![CDATA[
:192  %K_load_4 = load i64* %K_addr_4, align 16

]]></Node>
<StgValue><ssdm name="K_load_4"/></StgValue>
</operation>

<operation id="432" st_id="51" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="64">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="348" bw="64" op_0_bw="7">
<![CDATA[
:194  %W_load_8 = load i64* %W_addr_10, align 16

]]></Node>
<StgValue><ssdm name="W_load_8"/></StgValue>
</operation>

<operation id="433" st_id="51" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="64">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="349" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
:195  %tmp35 = add i64 %K_load_4, %W_load_8

]]></Node>
<StgValue><ssdm name="tmp35"/></StgValue>
</operation>
</state>

<state id="52" st_id="52">

<operation id="434" st_id="52" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="65">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="329" bw="50" op_0_bw="50" op_1_bw="64" op_2_bw="32" op_3_bw="32">
<![CDATA[
:175  %tmp_174 = call i50 @_ssdm_op_PartSelect.i50.i64.i32.i32(i64 %tmp_172, i32 14, i32 63)

]]></Node>
<StgValue><ssdm name="tmp_174"/></StgValue>
</operation>

<operation id="435" st_id="52" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="65">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="330" bw="14" op_0_bw="64">
<![CDATA[
:176  %tmp_309 = trunc i64 %tmp_172 to i14

]]></Node>
<StgValue><ssdm name="tmp_309"/></StgValue>
</operation>

<operation id="436" st_id="52" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="65">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="331" bw="64" op_0_bw="64" op_1_bw="14" op_2_bw="50">
<![CDATA[
:177  %tmp_175 = call i64 @_ssdm_op_BitConcatenate.i64.i14.i50(i14 %tmp_309, i50 %tmp_174)

]]></Node>
<StgValue><ssdm name="tmp_175"/></StgValue>
</operation>

<operation id="437" st_id="52" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="65">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="332" bw="46" op_0_bw="46" op_1_bw="64" op_2_bw="32" op_3_bw="32">
<![CDATA[
:178  %tmp_176 = call i46 @_ssdm_op_PartSelect.i46.i64.i32.i32(i64 %tmp_172, i32 18, i32 63)

]]></Node>
<StgValue><ssdm name="tmp_176"/></StgValue>
</operation>

<operation id="438" st_id="52" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="65">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="333" bw="18" op_0_bw="64">
<![CDATA[
:179  %tmp_310 = trunc i64 %tmp_172 to i18

]]></Node>
<StgValue><ssdm name="tmp_310"/></StgValue>
</operation>

<operation id="439" st_id="52" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="65">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="334" bw="64" op_0_bw="64" op_1_bw="18" op_2_bw="46">
<![CDATA[
:180  %tmp_177 = call i64 @_ssdm_op_BitConcatenate.i64.i18.i46(i18 %tmp_310, i46 %tmp_176)

]]></Node>
<StgValue><ssdm name="tmp_177"/></StgValue>
</operation>

<operation id="440" st_id="52" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="65">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="335" bw="23" op_0_bw="23" op_1_bw="64" op_2_bw="32" op_3_bw="32">
<![CDATA[
:181  %tmp_178 = call i23 @_ssdm_op_PartSelect.i23.i64.i32.i32(i64 %tmp_172, i32 41, i32 63)

]]></Node>
<StgValue><ssdm name="tmp_178"/></StgValue>
</operation>

<operation id="441" st_id="52" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="65">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="336" bw="41" op_0_bw="64">
<![CDATA[
:182  %tmp_311 = trunc i64 %tmp_172 to i41

]]></Node>
<StgValue><ssdm name="tmp_311"/></StgValue>
</operation>

<operation id="442" st_id="52" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="65">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="337" bw="64" op_0_bw="64" op_1_bw="41" op_2_bw="23">
<![CDATA[
:183  %tmp_179 = call i64 @_ssdm_op_BitConcatenate.i64.i41.i23(i41 %tmp_311, i23 %tmp_178)

]]></Node>
<StgValue><ssdm name="tmp_179"/></StgValue>
</operation>

<operation id="443" st_id="52" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="65">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="338" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
:184  %tmp34 = xor i64 %tmp_179, %tmp_177

]]></Node>
<StgValue><ssdm name="tmp34"/></StgValue>
</operation>

<operation id="444" st_id="52" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="65">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="339" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
:185  %tmp_180 = xor i64 %tmp34, %tmp_175

]]></Node>
<StgValue><ssdm name="tmp_180"/></StgValue>
</operation>

<operation id="445" st_id="52" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="65">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="350" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
:196  %tmp36 = add i64 %tmp_180, %tmp_97

]]></Node>
<StgValue><ssdm name="tmp36"/></StgValue>
</operation>
</state>

<state id="53" st_id="53">

<operation id="446" st_id="53" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="66">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="340" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
:186  %tmp_181 = xor i64 %tmp_147, %tmp_122

]]></Node>
<StgValue><ssdm name="tmp_181"/></StgValue>
</operation>

<operation id="447" st_id="53" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="66">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="341" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
:187  %tmp_182 = and i64 %tmp_172, %tmp_181

]]></Node>
<StgValue><ssdm name="tmp_182"/></StgValue>
</operation>

<operation id="448" st_id="53" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="66">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="342" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
:188  %tmp_183 = xor i64 %tmp_182, %tmp_122

]]></Node>
<StgValue><ssdm name="tmp_183"/></StgValue>
</operation>

<operation id="449" st_id="53" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="66">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="351" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
:197  %tmp37 = add i64 %tmp36, %tmp_183

]]></Node>
<StgValue><ssdm name="tmp37"/></StgValue>
</operation>
</state>

<state id="54" st_id="54">

<operation id="450" st_id="54" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="67">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="352" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
:198  %t0_4 = add i64 %tmp37, %tmp35

]]></Node>
<StgValue><ssdm name="t0_4"/></StgValue>
</operation>
</state>

<state id="55" st_id="55">

<operation id="451" st_id="55" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="68">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="368" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
:214  %tmp_197 = add i64 %tmp_98, %t0_4

]]></Node>
<StgValue><ssdm name="tmp_197"/></StgValue>
</operation>

<operation id="452" st_id="55" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="68">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="369" bw="0" op_0_bw="64" op_1_bw="3">
<![CDATA[
:215  store i64 %tmp_197, i64* %S_addr_1, align 8

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="56" st_id="56">

<operation id="453" st_id="56" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="69">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="353" bw="36" op_0_bw="36" op_1_bw="64" op_2_bw="32" op_3_bw="32">
<![CDATA[
:199  %tmp_186 = call i36 @_ssdm_op_PartSelect.i36.i64.i32.i32(i64 %tmp_173, i32 28, i32 63)

]]></Node>
<StgValue><ssdm name="tmp_186"/></StgValue>
</operation>

<operation id="454" st_id="56" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="69">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="354" bw="28" op_0_bw="64">
<![CDATA[
:200  %tmp_312 = trunc i64 %tmp_173 to i28

]]></Node>
<StgValue><ssdm name="tmp_312"/></StgValue>
</operation>

<operation id="455" st_id="56" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="69">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="355" bw="64" op_0_bw="64" op_1_bw="28" op_2_bw="36">
<![CDATA[
:201  %tmp_187 = call i64 @_ssdm_op_BitConcatenate.i64.i28.i36(i28 %tmp_312, i36 %tmp_186)

]]></Node>
<StgValue><ssdm name="tmp_187"/></StgValue>
</operation>

<operation id="456" st_id="56" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="69">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="356" bw="30" op_0_bw="30" op_1_bw="64" op_2_bw="32" op_3_bw="32">
<![CDATA[
:202  %tmp_188 = call i30 @_ssdm_op_PartSelect.i30.i64.i32.i32(i64 %tmp_173, i32 34, i32 63)

]]></Node>
<StgValue><ssdm name="tmp_188"/></StgValue>
</operation>

<operation id="457" st_id="56" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="69">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="357" bw="34" op_0_bw="64">
<![CDATA[
:203  %tmp_313 = trunc i64 %tmp_173 to i34

]]></Node>
<StgValue><ssdm name="tmp_313"/></StgValue>
</operation>

<operation id="458" st_id="56" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="69">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="358" bw="64" op_0_bw="64" op_1_bw="34" op_2_bw="30">
<![CDATA[
:204  %tmp_189 = call i64 @_ssdm_op_BitConcatenate.i64.i34.i30(i34 %tmp_313, i30 %tmp_188)

]]></Node>
<StgValue><ssdm name="tmp_189"/></StgValue>
</operation>

<operation id="459" st_id="56" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="69">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="359" bw="25" op_0_bw="25" op_1_bw="64" op_2_bw="32" op_3_bw="32">
<![CDATA[
:205  %tmp_190 = call i25 @_ssdm_op_PartSelect.i25.i64.i32.i32(i64 %tmp_173, i32 39, i32 63)

]]></Node>
<StgValue><ssdm name="tmp_190"/></StgValue>
</operation>

<operation id="460" st_id="56" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="69">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="360" bw="39" op_0_bw="64">
<![CDATA[
:206  %tmp_314 = trunc i64 %tmp_173 to i39

]]></Node>
<StgValue><ssdm name="tmp_314"/></StgValue>
</operation>

<operation id="461" st_id="56" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="69">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="361" bw="64" op_0_bw="64" op_1_bw="39" op_2_bw="25">
<![CDATA[
:207  %tmp_191 = call i64 @_ssdm_op_BitConcatenate.i64.i39.i25(i39 %tmp_314, i25 %tmp_190)

]]></Node>
<StgValue><ssdm name="tmp_191"/></StgValue>
</operation>

<operation id="462" st_id="56" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="69">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="362" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
:208  %tmp38 = xor i64 %tmp_191, %tmp_189

]]></Node>
<StgValue><ssdm name="tmp38"/></StgValue>
</operation>

<operation id="463" st_id="56" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="69">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="363" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
:209  %tmp_192 = xor i64 %tmp38, %tmp_187

]]></Node>
<StgValue><ssdm name="tmp_192"/></StgValue>
</operation>

<operation id="464" st_id="56" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="69">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="370" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
:216  %tmp39 = add i64 %tmp_192, %t0_4

]]></Node>
<StgValue><ssdm name="tmp39"/></StgValue>
</operation>
</state>

<state id="57" st_id="57">

<operation id="465" st_id="57" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="70">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="364" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
:210  %tmp_193 = or i64 %tmp_173, %tmp_148

]]></Node>
<StgValue><ssdm name="tmp_193"/></StgValue>
</operation>

<operation id="466" st_id="57" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="70">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="365" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
:211  %tmp_194 = and i64 %tmp_193, %tmp_123

]]></Node>
<StgValue><ssdm name="tmp_194"/></StgValue>
</operation>

<operation id="467" st_id="57" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="70">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="366" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
:212  %tmp_195 = and i64 %tmp_173, %tmp_148

]]></Node>
<StgValue><ssdm name="tmp_195"/></StgValue>
</operation>

<operation id="468" st_id="57" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="70">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="367" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
:213  %tmp_196 = or i64 %tmp_194, %tmp_195

]]></Node>
<StgValue><ssdm name="tmp_196"/></StgValue>
</operation>

<operation id="469" st_id="57" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="70">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="371" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
:217  %tmp_198 = add i64 %tmp39, %tmp_196

]]></Node>
<StgValue><ssdm name="tmp_198"/></StgValue>
</operation>

<operation id="470" st_id="57" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="70">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="372" bw="0" op_0_bw="64" op_1_bw="3">
<![CDATA[
:218  store i64 %tmp_198, i64* %S_addr_8, align 8

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="471" st_id="57" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="70">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="387" bw="7" op_0_bw="7" op_1_bw="7">
<![CDATA[
:233  %tmp_209 = or i7 %i_3, 5

]]></Node>
<StgValue><ssdm name="tmp_209"/></StgValue>
</operation>

<operation id="472" st_id="57" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="70">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="388" bw="64" op_0_bw="7">
<![CDATA[
:234  %tmp_210 = zext i7 %tmp_209 to i64

]]></Node>
<StgValue><ssdm name="tmp_210"/></StgValue>
</operation>

<operation id="473" st_id="57" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="70">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="389" bw="7" op_0_bw="64" op_1_bw="64" op_2_bw="64">
<![CDATA[
:235  %K_addr_5 = getelementptr inbounds [80 x i64]* @K, i64 0, i64 %tmp_210

]]></Node>
<StgValue><ssdm name="K_addr_5"/></StgValue>
</operation>

<operation id="474" st_id="57" stage="2" lat="2">
<core>ROM_nP</core>
<MemPortIdVec></MemPortIdVec>
<condition id="70">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="390" bw="64" op_0_bw="7">
<![CDATA[
:236  %K_load_5 = load i64* %K_addr_5, align 8

]]></Node>
<StgValue><ssdm name="K_load_5"/></StgValue>
</operation>

<operation id="475" st_id="57" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="70">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="391" bw="7" op_0_bw="64" op_1_bw="64" op_2_bw="64">
<![CDATA[
:237  %W_addr_11 = getelementptr inbounds [80 x i64]* %W, i64 0, i64 %tmp_210

]]></Node>
<StgValue><ssdm name="W_addr_11"/></StgValue>
</operation>

<operation id="476" st_id="57" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="70">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="392" bw="64" op_0_bw="7">
<![CDATA[
:238  %W_load_9 = load i64* %W_addr_11, align 8

]]></Node>
<StgValue><ssdm name="W_load_9"/></StgValue>
</operation>
</state>

<state id="58" st_id="58">

<operation id="477" st_id="58" stage="1" lat="2">
<core>ROM_nP</core>
<MemPortIdVec></MemPortIdVec>
<condition id="71">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="390" bw="64" op_0_bw="7">
<![CDATA[
:236  %K_load_5 = load i64* %K_addr_5, align 8

]]></Node>
<StgValue><ssdm name="K_load_5"/></StgValue>
</operation>

<operation id="478" st_id="58" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="71">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="392" bw="64" op_0_bw="7">
<![CDATA[
:238  %W_load_9 = load i64* %W_addr_11, align 8

]]></Node>
<StgValue><ssdm name="W_load_9"/></StgValue>
</operation>

<operation id="479" st_id="58" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="71">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="393" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
:239  %tmp41 = add i64 %K_load_5, %W_load_9

]]></Node>
<StgValue><ssdm name="tmp41"/></StgValue>
</operation>
</state>

<state id="59" st_id="59">

<operation id="480" st_id="59" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="72">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="373" bw="50" op_0_bw="50" op_1_bw="64" op_2_bw="32" op_3_bw="32">
<![CDATA[
:219  %tmp_199 = call i50 @_ssdm_op_PartSelect.i50.i64.i32.i32(i64 %tmp_197, i32 14, i32 63)

]]></Node>
<StgValue><ssdm name="tmp_199"/></StgValue>
</operation>

<operation id="481" st_id="59" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="72">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="374" bw="14" op_0_bw="64">
<![CDATA[
:220  %tmp_315 = trunc i64 %tmp_197 to i14

]]></Node>
<StgValue><ssdm name="tmp_315"/></StgValue>
</operation>

<operation id="482" st_id="59" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="72">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="375" bw="64" op_0_bw="64" op_1_bw="14" op_2_bw="50">
<![CDATA[
:221  %tmp_200 = call i64 @_ssdm_op_BitConcatenate.i64.i14.i50(i14 %tmp_315, i50 %tmp_199)

]]></Node>
<StgValue><ssdm name="tmp_200"/></StgValue>
</operation>

<operation id="483" st_id="59" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="72">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="376" bw="46" op_0_bw="46" op_1_bw="64" op_2_bw="32" op_3_bw="32">
<![CDATA[
:222  %tmp_201 = call i46 @_ssdm_op_PartSelect.i46.i64.i32.i32(i64 %tmp_197, i32 18, i32 63)

]]></Node>
<StgValue><ssdm name="tmp_201"/></StgValue>
</operation>

<operation id="484" st_id="59" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="72">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="377" bw="18" op_0_bw="64">
<![CDATA[
:223  %tmp_316 = trunc i64 %tmp_197 to i18

]]></Node>
<StgValue><ssdm name="tmp_316"/></StgValue>
</operation>

<operation id="485" st_id="59" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="72">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="378" bw="64" op_0_bw="64" op_1_bw="18" op_2_bw="46">
<![CDATA[
:224  %tmp_202 = call i64 @_ssdm_op_BitConcatenate.i64.i18.i46(i18 %tmp_316, i46 %tmp_201)

]]></Node>
<StgValue><ssdm name="tmp_202"/></StgValue>
</operation>

<operation id="486" st_id="59" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="72">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="379" bw="23" op_0_bw="23" op_1_bw="64" op_2_bw="32" op_3_bw="32">
<![CDATA[
:225  %tmp_203 = call i23 @_ssdm_op_PartSelect.i23.i64.i32.i32(i64 %tmp_197, i32 41, i32 63)

]]></Node>
<StgValue><ssdm name="tmp_203"/></StgValue>
</operation>

<operation id="487" st_id="59" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="72">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="380" bw="41" op_0_bw="64">
<![CDATA[
:226  %tmp_317 = trunc i64 %tmp_197 to i41

]]></Node>
<StgValue><ssdm name="tmp_317"/></StgValue>
</operation>

<operation id="488" st_id="59" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="72">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="381" bw="64" op_0_bw="64" op_1_bw="41" op_2_bw="23">
<![CDATA[
:227  %tmp_204 = call i64 @_ssdm_op_BitConcatenate.i64.i41.i23(i41 %tmp_317, i23 %tmp_203)

]]></Node>
<StgValue><ssdm name="tmp_204"/></StgValue>
</operation>

<operation id="489" st_id="59" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="72">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="382" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
:228  %tmp40 = xor i64 %tmp_204, %tmp_202

]]></Node>
<StgValue><ssdm name="tmp40"/></StgValue>
</operation>

<operation id="490" st_id="59" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="72">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="383" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
:229  %tmp_205 = xor i64 %tmp40, %tmp_200

]]></Node>
<StgValue><ssdm name="tmp_205"/></StgValue>
</operation>

<operation id="491" st_id="59" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="72">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="394" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
:240  %tmp42 = add i64 %tmp_205, %tmp_122

]]></Node>
<StgValue><ssdm name="tmp42"/></StgValue>
</operation>
</state>

<state id="60" st_id="60">

<operation id="492" st_id="60" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="73">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="384" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
:230  %tmp_206 = xor i64 %tmp_172, %tmp_147

]]></Node>
<StgValue><ssdm name="tmp_206"/></StgValue>
</operation>

<operation id="493" st_id="60" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="73">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="385" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
:231  %tmp_207 = and i64 %tmp_197, %tmp_206

]]></Node>
<StgValue><ssdm name="tmp_207"/></StgValue>
</operation>

<operation id="494" st_id="60" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="73">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="386" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
:232  %tmp_208 = xor i64 %tmp_207, %tmp_147

]]></Node>
<StgValue><ssdm name="tmp_208"/></StgValue>
</operation>

<operation id="495" st_id="60" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="73">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="395" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
:241  %tmp43 = add i64 %tmp42, %tmp_208

]]></Node>
<StgValue><ssdm name="tmp43"/></StgValue>
</operation>
</state>

<state id="61" st_id="61">

<operation id="496" st_id="61" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="74">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="396" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
:242  %t0_5 = add i64 %tmp43, %tmp41

]]></Node>
<StgValue><ssdm name="t0_5"/></StgValue>
</operation>
</state>

<state id="62" st_id="62">

<operation id="497" st_id="62" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="75">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="412" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
:258  %tmp_222 = add i64 %tmp_123, %t0_5

]]></Node>
<StgValue><ssdm name="tmp_222"/></StgValue>
</operation>

<operation id="498" st_id="62" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="75">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="413" bw="0" op_0_bw="64" op_1_bw="3">
<![CDATA[
:259  store i64 %tmp_222, i64* %S_addr_3, align 16

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="63" st_id="63">

<operation id="499" st_id="63" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="76">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="397" bw="36" op_0_bw="36" op_1_bw="64" op_2_bw="32" op_3_bw="32">
<![CDATA[
:243  %tmp_211 = call i36 @_ssdm_op_PartSelect.i36.i64.i32.i32(i64 %tmp_198, i32 28, i32 63)

]]></Node>
<StgValue><ssdm name="tmp_211"/></StgValue>
</operation>

<operation id="500" st_id="63" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="76">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="398" bw="28" op_0_bw="64">
<![CDATA[
:244  %tmp_318 = trunc i64 %tmp_198 to i28

]]></Node>
<StgValue><ssdm name="tmp_318"/></StgValue>
</operation>

<operation id="501" st_id="63" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="76">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="399" bw="64" op_0_bw="64" op_1_bw="28" op_2_bw="36">
<![CDATA[
:245  %tmp_212 = call i64 @_ssdm_op_BitConcatenate.i64.i28.i36(i28 %tmp_318, i36 %tmp_211)

]]></Node>
<StgValue><ssdm name="tmp_212"/></StgValue>
</operation>

<operation id="502" st_id="63" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="76">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="400" bw="30" op_0_bw="30" op_1_bw="64" op_2_bw="32" op_3_bw="32">
<![CDATA[
:246  %tmp_213 = call i30 @_ssdm_op_PartSelect.i30.i64.i32.i32(i64 %tmp_198, i32 34, i32 63)

]]></Node>
<StgValue><ssdm name="tmp_213"/></StgValue>
</operation>

<operation id="503" st_id="63" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="76">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="401" bw="34" op_0_bw="64">
<![CDATA[
:247  %tmp_319 = trunc i64 %tmp_198 to i34

]]></Node>
<StgValue><ssdm name="tmp_319"/></StgValue>
</operation>

<operation id="504" st_id="63" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="76">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="402" bw="64" op_0_bw="64" op_1_bw="34" op_2_bw="30">
<![CDATA[
:248  %tmp_214 = call i64 @_ssdm_op_BitConcatenate.i64.i34.i30(i34 %tmp_319, i30 %tmp_213)

]]></Node>
<StgValue><ssdm name="tmp_214"/></StgValue>
</operation>

<operation id="505" st_id="63" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="76">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="403" bw="25" op_0_bw="25" op_1_bw="64" op_2_bw="32" op_3_bw="32">
<![CDATA[
:249  %tmp_215 = call i25 @_ssdm_op_PartSelect.i25.i64.i32.i32(i64 %tmp_198, i32 39, i32 63)

]]></Node>
<StgValue><ssdm name="tmp_215"/></StgValue>
</operation>

<operation id="506" st_id="63" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="76">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="404" bw="39" op_0_bw="64">
<![CDATA[
:250  %tmp_320 = trunc i64 %tmp_198 to i39

]]></Node>
<StgValue><ssdm name="tmp_320"/></StgValue>
</operation>

<operation id="507" st_id="63" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="76">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="405" bw="64" op_0_bw="64" op_1_bw="39" op_2_bw="25">
<![CDATA[
:251  %tmp_216 = call i64 @_ssdm_op_BitConcatenate.i64.i39.i25(i39 %tmp_320, i25 %tmp_215)

]]></Node>
<StgValue><ssdm name="tmp_216"/></StgValue>
</operation>

<operation id="508" st_id="63" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="76">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="406" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
:252  %tmp44 = xor i64 %tmp_216, %tmp_214

]]></Node>
<StgValue><ssdm name="tmp44"/></StgValue>
</operation>

<operation id="509" st_id="63" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="76">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="407" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
:253  %tmp_217 = xor i64 %tmp44, %tmp_212

]]></Node>
<StgValue><ssdm name="tmp_217"/></StgValue>
</operation>

<operation id="510" st_id="63" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="76">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="414" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
:260  %tmp45 = add i64 %tmp_217, %t0_5

]]></Node>
<StgValue><ssdm name="tmp45"/></StgValue>
</operation>
</state>

<state id="64" st_id="64">

<operation id="511" st_id="64" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="77">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="408" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
:254  %tmp_218 = or i64 %tmp_198, %tmp_173

]]></Node>
<StgValue><ssdm name="tmp_218"/></StgValue>
</operation>

<operation id="512" st_id="64" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="77">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="409" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
:255  %tmp_219 = and i64 %tmp_218, %tmp_148

]]></Node>
<StgValue><ssdm name="tmp_219"/></StgValue>
</operation>

<operation id="513" st_id="64" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="77">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="410" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
:256  %tmp_220 = and i64 %tmp_198, %tmp_173

]]></Node>
<StgValue><ssdm name="tmp_220"/></StgValue>
</operation>

<operation id="514" st_id="64" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="77">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="411" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
:257  %tmp_221 = or i64 %tmp_219, %tmp_220

]]></Node>
<StgValue><ssdm name="tmp_221"/></StgValue>
</operation>

<operation id="515" st_id="64" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="77">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="415" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
:261  %tmp_223 = add i64 %tmp45, %tmp_221

]]></Node>
<StgValue><ssdm name="tmp_223"/></StgValue>
</operation>

<operation id="516" st_id="64" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="77">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="416" bw="0" op_0_bw="64" op_1_bw="3">
<![CDATA[
:262  store i64 %tmp_223, i64* %S_addr_7, align 16

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="517" st_id="64" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="77">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="431" bw="7" op_0_bw="7" op_1_bw="7">
<![CDATA[
:277  %tmp_234 = or i7 %i_3, 6

]]></Node>
<StgValue><ssdm name="tmp_234"/></StgValue>
</operation>

<operation id="518" st_id="64" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="77">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="432" bw="64" op_0_bw="7">
<![CDATA[
:278  %tmp_235 = zext i7 %tmp_234 to i64

]]></Node>
<StgValue><ssdm name="tmp_235"/></StgValue>
</operation>

<operation id="519" st_id="64" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="77">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="433" bw="7" op_0_bw="64" op_1_bw="64" op_2_bw="64">
<![CDATA[
:279  %K_addr_6 = getelementptr inbounds [80 x i64]* @K, i64 0, i64 %tmp_235

]]></Node>
<StgValue><ssdm name="K_addr_6"/></StgValue>
</operation>

<operation id="520" st_id="64" stage="2" lat="2">
<core>ROM_nP</core>
<MemPortIdVec></MemPortIdVec>
<condition id="77">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="434" bw="64" op_0_bw="7">
<![CDATA[
:280  %K_load_6 = load i64* %K_addr_6, align 16

]]></Node>
<StgValue><ssdm name="K_load_6"/></StgValue>
</operation>

<operation id="521" st_id="64" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="77">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="435" bw="7" op_0_bw="64" op_1_bw="64" op_2_bw="64">
<![CDATA[
:281  %W_addr_12 = getelementptr inbounds [80 x i64]* %W, i64 0, i64 %tmp_235

]]></Node>
<StgValue><ssdm name="W_addr_12"/></StgValue>
</operation>

<operation id="522" st_id="64" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="77">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="436" bw="64" op_0_bw="7">
<![CDATA[
:282  %W_load_10 = load i64* %W_addr_12, align 16

]]></Node>
<StgValue><ssdm name="W_load_10"/></StgValue>
</operation>
</state>

<state id="65" st_id="65">

<operation id="523" st_id="65" stage="1" lat="2">
<core>ROM_nP</core>
<MemPortIdVec></MemPortIdVec>
<condition id="78">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="434" bw="64" op_0_bw="7">
<![CDATA[
:280  %K_load_6 = load i64* %K_addr_6, align 16

]]></Node>
<StgValue><ssdm name="K_load_6"/></StgValue>
</operation>

<operation id="524" st_id="65" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="78">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="436" bw="64" op_0_bw="7">
<![CDATA[
:282  %W_load_10 = load i64* %W_addr_12, align 16

]]></Node>
<StgValue><ssdm name="W_load_10"/></StgValue>
</operation>

<operation id="525" st_id="65" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="78">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="437" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
:283  %tmp47 = add i64 %K_load_6, %W_load_10

]]></Node>
<StgValue><ssdm name="tmp47"/></StgValue>
</operation>
</state>

<state id="66" st_id="66">

<operation id="526" st_id="66" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="79">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="417" bw="50" op_0_bw="50" op_1_bw="64" op_2_bw="32" op_3_bw="32">
<![CDATA[
:263  %tmp_224 = call i50 @_ssdm_op_PartSelect.i50.i64.i32.i32(i64 %tmp_222, i32 14, i32 63)

]]></Node>
<StgValue><ssdm name="tmp_224"/></StgValue>
</operation>

<operation id="527" st_id="66" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="79">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="418" bw="14" op_0_bw="64">
<![CDATA[
:264  %tmp_321 = trunc i64 %tmp_222 to i14

]]></Node>
<StgValue><ssdm name="tmp_321"/></StgValue>
</operation>

<operation id="528" st_id="66" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="79">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="419" bw="64" op_0_bw="64" op_1_bw="14" op_2_bw="50">
<![CDATA[
:265  %tmp_225 = call i64 @_ssdm_op_BitConcatenate.i64.i14.i50(i14 %tmp_321, i50 %tmp_224)

]]></Node>
<StgValue><ssdm name="tmp_225"/></StgValue>
</operation>

<operation id="529" st_id="66" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="79">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="420" bw="46" op_0_bw="46" op_1_bw="64" op_2_bw="32" op_3_bw="32">
<![CDATA[
:266  %tmp_226 = call i46 @_ssdm_op_PartSelect.i46.i64.i32.i32(i64 %tmp_222, i32 18, i32 63)

]]></Node>
<StgValue><ssdm name="tmp_226"/></StgValue>
</operation>

<operation id="530" st_id="66" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="79">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="421" bw="18" op_0_bw="64">
<![CDATA[
:267  %tmp_322 = trunc i64 %tmp_222 to i18

]]></Node>
<StgValue><ssdm name="tmp_322"/></StgValue>
</operation>

<operation id="531" st_id="66" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="79">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="422" bw="64" op_0_bw="64" op_1_bw="18" op_2_bw="46">
<![CDATA[
:268  %tmp_227 = call i64 @_ssdm_op_BitConcatenate.i64.i18.i46(i18 %tmp_322, i46 %tmp_226)

]]></Node>
<StgValue><ssdm name="tmp_227"/></StgValue>
</operation>

<operation id="532" st_id="66" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="79">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="423" bw="23" op_0_bw="23" op_1_bw="64" op_2_bw="32" op_3_bw="32">
<![CDATA[
:269  %tmp_228 = call i23 @_ssdm_op_PartSelect.i23.i64.i32.i32(i64 %tmp_222, i32 41, i32 63)

]]></Node>
<StgValue><ssdm name="tmp_228"/></StgValue>
</operation>

<operation id="533" st_id="66" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="79">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="424" bw="41" op_0_bw="64">
<![CDATA[
:270  %tmp_323 = trunc i64 %tmp_222 to i41

]]></Node>
<StgValue><ssdm name="tmp_323"/></StgValue>
</operation>

<operation id="534" st_id="66" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="79">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="425" bw="64" op_0_bw="64" op_1_bw="41" op_2_bw="23">
<![CDATA[
:271  %tmp_229 = call i64 @_ssdm_op_BitConcatenate.i64.i41.i23(i41 %tmp_323, i23 %tmp_228)

]]></Node>
<StgValue><ssdm name="tmp_229"/></StgValue>
</operation>

<operation id="535" st_id="66" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="79">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="426" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
:272  %tmp46 = xor i64 %tmp_229, %tmp_227

]]></Node>
<StgValue><ssdm name="tmp46"/></StgValue>
</operation>

<operation id="536" st_id="66" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="79">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="427" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
:273  %tmp_230 = xor i64 %tmp46, %tmp_225

]]></Node>
<StgValue><ssdm name="tmp_230"/></StgValue>
</operation>

<operation id="537" st_id="66" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="79">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="438" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
:284  %tmp48 = add i64 %tmp_230, %tmp_147

]]></Node>
<StgValue><ssdm name="tmp48"/></StgValue>
</operation>
</state>

<state id="67" st_id="67">

<operation id="538" st_id="67" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="80">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="428" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
:274  %tmp_231 = xor i64 %tmp_197, %tmp_172

]]></Node>
<StgValue><ssdm name="tmp_231"/></StgValue>
</operation>

<operation id="539" st_id="67" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="80">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="429" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
:275  %tmp_232 = and i64 %tmp_222, %tmp_231

]]></Node>
<StgValue><ssdm name="tmp_232"/></StgValue>
</operation>

<operation id="540" st_id="67" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="80">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="430" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
:276  %tmp_233 = xor i64 %tmp_232, %tmp_172

]]></Node>
<StgValue><ssdm name="tmp_233"/></StgValue>
</operation>

<operation id="541" st_id="67" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="80">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="439" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
:285  %tmp49 = add i64 %tmp48, %tmp_233

]]></Node>
<StgValue><ssdm name="tmp49"/></StgValue>
</operation>
</state>

<state id="68" st_id="68">

<operation id="542" st_id="68" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="81">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="440" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
:286  %t0_6 = add i64 %tmp49, %tmp47

]]></Node>
<StgValue><ssdm name="t0_6"/></StgValue>
</operation>
</state>

<state id="69" st_id="69">

<operation id="543" st_id="69" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="82">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="456" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
:302  %tmp_247 = add i64 %tmp_148, %t0_6

]]></Node>
<StgValue><ssdm name="tmp_247"/></StgValue>
</operation>

<operation id="544" st_id="69" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="82">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="457" bw="0" op_0_bw="64" op_1_bw="3">
<![CDATA[
:303  store i64 %tmp_247, i64* %S_addr_4, align 8

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="70" st_id="70">

<operation id="545" st_id="70" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="83">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="441" bw="36" op_0_bw="36" op_1_bw="64" op_2_bw="32" op_3_bw="32">
<![CDATA[
:287  %tmp_236 = call i36 @_ssdm_op_PartSelect.i36.i64.i32.i32(i64 %tmp_223, i32 28, i32 63)

]]></Node>
<StgValue><ssdm name="tmp_236"/></StgValue>
</operation>

<operation id="546" st_id="70" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="83">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="442" bw="28" op_0_bw="64">
<![CDATA[
:288  %tmp_324 = trunc i64 %tmp_223 to i28

]]></Node>
<StgValue><ssdm name="tmp_324"/></StgValue>
</operation>

<operation id="547" st_id="70" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="83">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="443" bw="64" op_0_bw="64" op_1_bw="28" op_2_bw="36">
<![CDATA[
:289  %tmp_237 = call i64 @_ssdm_op_BitConcatenate.i64.i28.i36(i28 %tmp_324, i36 %tmp_236)

]]></Node>
<StgValue><ssdm name="tmp_237"/></StgValue>
</operation>

<operation id="548" st_id="70" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="83">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="444" bw="30" op_0_bw="30" op_1_bw="64" op_2_bw="32" op_3_bw="32">
<![CDATA[
:290  %tmp_238 = call i30 @_ssdm_op_PartSelect.i30.i64.i32.i32(i64 %tmp_223, i32 34, i32 63)

]]></Node>
<StgValue><ssdm name="tmp_238"/></StgValue>
</operation>

<operation id="549" st_id="70" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="83">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="445" bw="34" op_0_bw="64">
<![CDATA[
:291  %tmp_325 = trunc i64 %tmp_223 to i34

]]></Node>
<StgValue><ssdm name="tmp_325"/></StgValue>
</operation>

<operation id="550" st_id="70" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="83">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="446" bw="64" op_0_bw="64" op_1_bw="34" op_2_bw="30">
<![CDATA[
:292  %tmp_239 = call i64 @_ssdm_op_BitConcatenate.i64.i34.i30(i34 %tmp_325, i30 %tmp_238)

]]></Node>
<StgValue><ssdm name="tmp_239"/></StgValue>
</operation>

<operation id="551" st_id="70" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="83">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="447" bw="25" op_0_bw="25" op_1_bw="64" op_2_bw="32" op_3_bw="32">
<![CDATA[
:293  %tmp_240 = call i25 @_ssdm_op_PartSelect.i25.i64.i32.i32(i64 %tmp_223, i32 39, i32 63)

]]></Node>
<StgValue><ssdm name="tmp_240"/></StgValue>
</operation>

<operation id="552" st_id="70" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="83">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="448" bw="39" op_0_bw="64">
<![CDATA[
:294  %tmp_326 = trunc i64 %tmp_223 to i39

]]></Node>
<StgValue><ssdm name="tmp_326"/></StgValue>
</operation>

<operation id="553" st_id="70" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="83">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="449" bw="64" op_0_bw="64" op_1_bw="39" op_2_bw="25">
<![CDATA[
:295  %tmp_241 = call i64 @_ssdm_op_BitConcatenate.i64.i39.i25(i39 %tmp_326, i25 %tmp_240)

]]></Node>
<StgValue><ssdm name="tmp_241"/></StgValue>
</operation>

<operation id="554" st_id="70" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="83">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="450" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
:296  %tmp50 = xor i64 %tmp_241, %tmp_239

]]></Node>
<StgValue><ssdm name="tmp50"/></StgValue>
</operation>

<operation id="555" st_id="70" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="83">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="451" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
:297  %tmp_242 = xor i64 %tmp50, %tmp_237

]]></Node>
<StgValue><ssdm name="tmp_242"/></StgValue>
</operation>

<operation id="556" st_id="70" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="83">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="458" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
:304  %tmp51 = add i64 %tmp_242, %t0_6

]]></Node>
<StgValue><ssdm name="tmp51"/></StgValue>
</operation>
</state>

<state id="71" st_id="71">

<operation id="557" st_id="71" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="84">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="452" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
:298  %tmp_243 = or i64 %tmp_223, %tmp_198

]]></Node>
<StgValue><ssdm name="tmp_243"/></StgValue>
</operation>

<operation id="558" st_id="71" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="84">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="453" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
:299  %tmp_244 = and i64 %tmp_243, %tmp_173

]]></Node>
<StgValue><ssdm name="tmp_244"/></StgValue>
</operation>

<operation id="559" st_id="71" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="84">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="454" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
:300  %tmp_245 = and i64 %tmp_223, %tmp_198

]]></Node>
<StgValue><ssdm name="tmp_245"/></StgValue>
</operation>

<operation id="560" st_id="71" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="84">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="455" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
:301  %tmp_246 = or i64 %tmp_244, %tmp_245

]]></Node>
<StgValue><ssdm name="tmp_246"/></StgValue>
</operation>

<operation id="561" st_id="71" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="84">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="459" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
:305  %tmp_248 = add i64 %tmp51, %tmp_246

]]></Node>
<StgValue><ssdm name="tmp_248"/></StgValue>
</operation>

<operation id="562" st_id="71" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="84">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="460" bw="0" op_0_bw="64" op_1_bw="3">
<![CDATA[
:306  store i64 %tmp_248, i64* %S_addr_6, align 8

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="563" st_id="71" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="84">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="475" bw="7" op_0_bw="7" op_1_bw="7">
<![CDATA[
:321  %tmp_262 = or i7 %i_3, 7

]]></Node>
<StgValue><ssdm name="tmp_262"/></StgValue>
</operation>

<operation id="564" st_id="71" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="84">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="476" bw="64" op_0_bw="7">
<![CDATA[
:322  %tmp_263 = zext i7 %tmp_262 to i64

]]></Node>
<StgValue><ssdm name="tmp_263"/></StgValue>
</operation>

<operation id="565" st_id="71" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="84">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="477" bw="7" op_0_bw="64" op_1_bw="64" op_2_bw="64">
<![CDATA[
:323  %K_addr_7 = getelementptr inbounds [80 x i64]* @K, i64 0, i64 %tmp_263

]]></Node>
<StgValue><ssdm name="K_addr_7"/></StgValue>
</operation>

<operation id="566" st_id="71" stage="2" lat="2">
<core>ROM_nP</core>
<MemPortIdVec></MemPortIdVec>
<condition id="84">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="478" bw="64" op_0_bw="7">
<![CDATA[
:324  %K_load_7 = load i64* %K_addr_7, align 8

]]></Node>
<StgValue><ssdm name="K_load_7"/></StgValue>
</operation>

<operation id="567" st_id="71" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="84">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="479" bw="7" op_0_bw="64" op_1_bw="64" op_2_bw="64">
<![CDATA[
:325  %W_addr_13 = getelementptr inbounds [80 x i64]* %W, i64 0, i64 %tmp_263

]]></Node>
<StgValue><ssdm name="W_addr_13"/></StgValue>
</operation>

<operation id="568" st_id="71" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="84">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="480" bw="64" op_0_bw="7">
<![CDATA[
:326  %W_load_11 = load i64* %W_addr_13, align 8

]]></Node>
<StgValue><ssdm name="W_load_11"/></StgValue>
</operation>
</state>

<state id="72" st_id="72">

<operation id="569" st_id="72" stage="1" lat="2">
<core>ROM_nP</core>
<MemPortIdVec></MemPortIdVec>
<condition id="85">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="478" bw="64" op_0_bw="7">
<![CDATA[
:324  %K_load_7 = load i64* %K_addr_7, align 8

]]></Node>
<StgValue><ssdm name="K_load_7"/></StgValue>
</operation>

<operation id="570" st_id="72" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="85">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="480" bw="64" op_0_bw="7">
<![CDATA[
:326  %W_load_11 = load i64* %W_addr_13, align 8

]]></Node>
<StgValue><ssdm name="W_load_11"/></StgValue>
</operation>

<operation id="571" st_id="72" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="85">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="481" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
:327  %tmp53 = add i64 %K_load_7, %W_load_11

]]></Node>
<StgValue><ssdm name="tmp53"/></StgValue>
</operation>
</state>

<state id="73" st_id="73">

<operation id="572" st_id="73" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="86">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="461" bw="50" op_0_bw="50" op_1_bw="64" op_2_bw="32" op_3_bw="32">
<![CDATA[
:307  %tmp_249 = call i50 @_ssdm_op_PartSelect.i50.i64.i32.i32(i64 %tmp_247, i32 14, i32 63)

]]></Node>
<StgValue><ssdm name="tmp_249"/></StgValue>
</operation>

<operation id="573" st_id="73" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="86">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="462" bw="14" op_0_bw="64">
<![CDATA[
:308  %tmp_327 = trunc i64 %tmp_247 to i14

]]></Node>
<StgValue><ssdm name="tmp_327"/></StgValue>
</operation>

<operation id="574" st_id="73" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="86">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="463" bw="64" op_0_bw="64" op_1_bw="14" op_2_bw="50">
<![CDATA[
:309  %tmp_250 = call i64 @_ssdm_op_BitConcatenate.i64.i14.i50(i14 %tmp_327, i50 %tmp_249)

]]></Node>
<StgValue><ssdm name="tmp_250"/></StgValue>
</operation>

<operation id="575" st_id="73" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="86">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="464" bw="46" op_0_bw="46" op_1_bw="64" op_2_bw="32" op_3_bw="32">
<![CDATA[
:310  %tmp_251 = call i46 @_ssdm_op_PartSelect.i46.i64.i32.i32(i64 %tmp_247, i32 18, i32 63)

]]></Node>
<StgValue><ssdm name="tmp_251"/></StgValue>
</operation>

<operation id="576" st_id="73" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="86">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="465" bw="18" op_0_bw="64">
<![CDATA[
:311  %tmp_328 = trunc i64 %tmp_247 to i18

]]></Node>
<StgValue><ssdm name="tmp_328"/></StgValue>
</operation>

<operation id="577" st_id="73" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="86">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="466" bw="64" op_0_bw="64" op_1_bw="18" op_2_bw="46">
<![CDATA[
:312  %tmp_252 = call i64 @_ssdm_op_BitConcatenate.i64.i18.i46(i18 %tmp_328, i46 %tmp_251)

]]></Node>
<StgValue><ssdm name="tmp_252"/></StgValue>
</operation>

<operation id="578" st_id="73" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="86">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="467" bw="23" op_0_bw="23" op_1_bw="64" op_2_bw="32" op_3_bw="32">
<![CDATA[
:313  %tmp_254 = call i23 @_ssdm_op_PartSelect.i23.i64.i32.i32(i64 %tmp_247, i32 41, i32 63)

]]></Node>
<StgValue><ssdm name="tmp_254"/></StgValue>
</operation>

<operation id="579" st_id="73" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="86">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="468" bw="41" op_0_bw="64">
<![CDATA[
:314  %tmp_329 = trunc i64 %tmp_247 to i41

]]></Node>
<StgValue><ssdm name="tmp_329"/></StgValue>
</operation>

<operation id="580" st_id="73" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="86">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="469" bw="64" op_0_bw="64" op_1_bw="41" op_2_bw="23">
<![CDATA[
:315  %tmp_255 = call i64 @_ssdm_op_BitConcatenate.i64.i41.i23(i41 %tmp_329, i23 %tmp_254)

]]></Node>
<StgValue><ssdm name="tmp_255"/></StgValue>
</operation>

<operation id="581" st_id="73" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="86">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="470" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
:316  %tmp52 = xor i64 %tmp_255, %tmp_252

]]></Node>
<StgValue><ssdm name="tmp52"/></StgValue>
</operation>

<operation id="582" st_id="73" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="86">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="471" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
:317  %tmp_257 = xor i64 %tmp52, %tmp_250

]]></Node>
<StgValue><ssdm name="tmp_257"/></StgValue>
</operation>

<operation id="583" st_id="73" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="86">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="482" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
:328  %tmp54 = add i64 %tmp_257, %tmp_172

]]></Node>
<StgValue><ssdm name="tmp54"/></StgValue>
</operation>
</state>

<state id="74" st_id="74">

<operation id="584" st_id="74" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="87">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="472" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
:318  %tmp_258 = xor i64 %tmp_222, %tmp_197

]]></Node>
<StgValue><ssdm name="tmp_258"/></StgValue>
</operation>

<operation id="585" st_id="74" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="87">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="473" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
:319  %tmp_260 = and i64 %tmp_247, %tmp_258

]]></Node>
<StgValue><ssdm name="tmp_260"/></StgValue>
</operation>

<operation id="586" st_id="74" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="87">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="474" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
:320  %tmp_261 = xor i64 %tmp_260, %tmp_197

]]></Node>
<StgValue><ssdm name="tmp_261"/></StgValue>
</operation>

<operation id="587" st_id="74" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="87">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="483" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
:329  %tmp55 = add i64 %tmp54, %tmp_261

]]></Node>
<StgValue><ssdm name="tmp55"/></StgValue>
</operation>
</state>

<state id="75" st_id="75">

<operation id="588" st_id="75" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="88">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="484" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
:330  %t0_7 = add i64 %tmp55, %tmp53

]]></Node>
<StgValue><ssdm name="t0_7"/></StgValue>
</operation>
</state>

<state id="76" st_id="76">

<operation id="589" st_id="76" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="89">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="500" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
:346  %tmp_278 = add i64 %tmp_173, %t0_7

]]></Node>
<StgValue><ssdm name="tmp_278"/></StgValue>
</operation>

<operation id="590" st_id="76" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="89">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="501" bw="0" op_0_bw="64" op_1_bw="3">
<![CDATA[
:347  store i64 %tmp_278, i64* %S_addr_2, align 16

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="77" st_id="77">

<operation id="591" st_id="77" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="90">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="485" bw="36" op_0_bw="36" op_1_bw="64" op_2_bw="32" op_3_bw="32">
<![CDATA[
:331  %tmp_264 = call i36 @_ssdm_op_PartSelect.i36.i64.i32.i32(i64 %tmp_248, i32 28, i32 63)

]]></Node>
<StgValue><ssdm name="tmp_264"/></StgValue>
</operation>

<operation id="592" st_id="77" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="90">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="486" bw="28" op_0_bw="64">
<![CDATA[
:332  %tmp_330 = trunc i64 %tmp_248 to i28

]]></Node>
<StgValue><ssdm name="tmp_330"/></StgValue>
</operation>

<operation id="593" st_id="77" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="90">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="487" bw="64" op_0_bw="64" op_1_bw="28" op_2_bw="36">
<![CDATA[
:333  %tmp_265 = call i64 @_ssdm_op_BitConcatenate.i64.i28.i36(i28 %tmp_330, i36 %tmp_264)

]]></Node>
<StgValue><ssdm name="tmp_265"/></StgValue>
</operation>

<operation id="594" st_id="77" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="90">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="488" bw="30" op_0_bw="30" op_1_bw="64" op_2_bw="32" op_3_bw="32">
<![CDATA[
:334  %tmp_266 = call i30 @_ssdm_op_PartSelect.i30.i64.i32.i32(i64 %tmp_248, i32 34, i32 63)

]]></Node>
<StgValue><ssdm name="tmp_266"/></StgValue>
</operation>

<operation id="595" st_id="77" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="90">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="489" bw="34" op_0_bw="64">
<![CDATA[
:335  %tmp_331 = trunc i64 %tmp_248 to i34

]]></Node>
<StgValue><ssdm name="tmp_331"/></StgValue>
</operation>

<operation id="596" st_id="77" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="90">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="490" bw="64" op_0_bw="64" op_1_bw="34" op_2_bw="30">
<![CDATA[
:336  %tmp_267 = call i64 @_ssdm_op_BitConcatenate.i64.i34.i30(i34 %tmp_331, i30 %tmp_266)

]]></Node>
<StgValue><ssdm name="tmp_267"/></StgValue>
</operation>

<operation id="597" st_id="77" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="90">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="491" bw="25" op_0_bw="25" op_1_bw="64" op_2_bw="32" op_3_bw="32">
<![CDATA[
:337  %tmp_269 = call i25 @_ssdm_op_PartSelect.i25.i64.i32.i32(i64 %tmp_248, i32 39, i32 63)

]]></Node>
<StgValue><ssdm name="tmp_269"/></StgValue>
</operation>

<operation id="598" st_id="77" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="90">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="492" bw="39" op_0_bw="64">
<![CDATA[
:338  %tmp_332 = trunc i64 %tmp_248 to i39

]]></Node>
<StgValue><ssdm name="tmp_332"/></StgValue>
</operation>

<operation id="599" st_id="77" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="90">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="493" bw="64" op_0_bw="64" op_1_bw="39" op_2_bw="25">
<![CDATA[
:339  %tmp_270 = call i64 @_ssdm_op_BitConcatenate.i64.i39.i25(i39 %tmp_332, i25 %tmp_269)

]]></Node>
<StgValue><ssdm name="tmp_270"/></StgValue>
</operation>

<operation id="600" st_id="77" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="90">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="494" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
:340  %tmp56 = xor i64 %tmp_270, %tmp_267

]]></Node>
<StgValue><ssdm name="tmp56"/></StgValue>
</operation>

<operation id="601" st_id="77" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="90">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="495" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
:341  %tmp_272 = xor i64 %tmp56, %tmp_265

]]></Node>
<StgValue><ssdm name="tmp_272"/></StgValue>
</operation>

<operation id="602" st_id="77" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="90">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="502" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
:348  %tmp57 = add i64 %tmp_272, %t0_7

]]></Node>
<StgValue><ssdm name="tmp57"/></StgValue>
</operation>
</state>

<state id="78" st_id="78">

<operation id="603" st_id="78" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="91">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="496" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
:342  %tmp_273 = or i64 %tmp_248, %tmp_223

]]></Node>
<StgValue><ssdm name="tmp_273"/></StgValue>
</operation>

<operation id="604" st_id="78" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="91">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="497" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
:343  %tmp_275 = and i64 %tmp_273, %tmp_198

]]></Node>
<StgValue><ssdm name="tmp_275"/></StgValue>
</operation>

<operation id="605" st_id="78" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="91">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="498" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
:344  %tmp_276 = and i64 %tmp_248, %tmp_223

]]></Node>
<StgValue><ssdm name="tmp_276"/></StgValue>
</operation>

<operation id="606" st_id="78" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="91">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="499" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
:345  %tmp_277 = or i64 %tmp_275, %tmp_276

]]></Node>
<StgValue><ssdm name="tmp_277"/></StgValue>
</operation>

<operation id="607" st_id="78" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="91">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="503" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
:349  %tmp_279 = add i64 %tmp57, %tmp_277

]]></Node>
<StgValue><ssdm name="tmp_279"/></StgValue>
</operation>

<operation id="608" st_id="78" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="91">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="504" bw="0" op_0_bw="64" op_1_bw="3">
<![CDATA[
:350  store i64 %tmp_279, i64* %S_addr_5, align 16

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="609" st_id="78" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="91">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="506" bw="0" op_0_bw="0">
<![CDATA[
:352  br label %.preheader11

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="79" st_id="79">

<operation id="610" st_id="79" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="92">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="510" bw="4" op_0_bw="4" op_1_bw="0">
<![CDATA[
.preheader:0  %i_4 = phi i4 [ %i_9, %6 ], [ 0, %.preheader.preheader ]

]]></Node>
<StgValue><ssdm name="i_4"/></StgValue>
</operation>

<operation id="611" st_id="79" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="92">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="511" bw="1" op_0_bw="4" op_1_bw="4">
<![CDATA[
.preheader:1  %exitcond = icmp eq i4 %i_4, -8

]]></Node>
<StgValue><ssdm name="exitcond"/></StgValue>
</operation>

<operation id="612" st_id="79" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="92">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="512" bw="32" op_0_bw="32" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
.preheader:2  %empty_99 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 8, i64 8, i64 8)

]]></Node>
<StgValue><ssdm name="empty_99"/></StgValue>
</operation>

<operation id="613" st_id="79" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="92">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="513" bw="4" op_0_bw="4" op_1_bw="4">
<![CDATA[
.preheader:3  %i_9 = add i4 %i_4, 1

]]></Node>
<StgValue><ssdm name="i_9"/></StgValue>
</operation>

<operation id="614" st_id="79" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="92">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="514" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
.preheader:4  br i1 %exitcond, label %7, label %6

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="615" st_id="79" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="94">
<or_exp><and_exp><literal name="exitcond" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="516" bw="64" op_0_bw="4">
<![CDATA[
:0  %tmp_280 = zext i4 %i_4 to i64

]]></Node>
<StgValue><ssdm name="tmp_280"/></StgValue>
</operation>

<operation id="616" st_id="79" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="94">
<or_exp><and_exp><literal name="exitcond" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="517" bw="3" op_0_bw="64" op_1_bw="64" op_2_bw="64">
<![CDATA[
:1  %md_state_addr_1 = getelementptr [8 x i64]* %md_state, i64 0, i64 %tmp_280

]]></Node>
<StgValue><ssdm name="md_state_addr_1"/></StgValue>
</operation>

<operation id="617" st_id="79" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="94">
<or_exp><and_exp><literal name="exitcond" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="518" bw="64" op_0_bw="3">
<![CDATA[
:2  %md_state_load_1 = load i64* %md_state_addr_1, align 8

]]></Node>
<StgValue><ssdm name="md_state_load_1"/></StgValue>
</operation>

<operation id="618" st_id="79" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="94">
<or_exp><and_exp><literal name="exitcond" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="519" bw="3" op_0_bw="64" op_1_bw="64" op_2_bw="64">
<![CDATA[
:3  %S_addr_9 = getelementptr inbounds [8 x i64]* %S, i64 0, i64 %tmp_280

]]></Node>
<StgValue><ssdm name="S_addr_9"/></StgValue>
</operation>

<operation id="619" st_id="79" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="94">
<or_exp><and_exp><literal name="exitcond" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="520" bw="64" op_0_bw="3">
<![CDATA[
:4  %S_load_8 = load i64* %S_addr_9, align 8

]]></Node>
<StgValue><ssdm name="S_load_8"/></StgValue>
</operation>

<operation id="620" st_id="79" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="96">
<or_exp><and_exp><literal name="exitcond" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="525" bw="0">
<![CDATA[
:0  ret void

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="80" st_id="80">

<operation id="621" st_id="80" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="97">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="518" bw="64" op_0_bw="3">
<![CDATA[
:2  %md_state_load_1 = load i64* %md_state_addr_1, align 8

]]></Node>
<StgValue><ssdm name="md_state_load_1"/></StgValue>
</operation>

<operation id="622" st_id="80" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="97">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="520" bw="64" op_0_bw="3">
<![CDATA[
:4  %S_load_8 = load i64* %S_addr_9, align 8

]]></Node>
<StgValue><ssdm name="S_load_8"/></StgValue>
</operation>

<operation id="623" st_id="80" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="97">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="521" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
:5  %tmp_281 = add i64 %md_state_load_1, %S_load_8

]]></Node>
<StgValue><ssdm name="tmp_281"/></StgValue>
</operation>

<operation id="624" st_id="80" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="97">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="522" bw="0" op_0_bw="64" op_1_bw="3">
<![CDATA[
:6  store i64 %tmp_281, i64* %md_state_addr_1, align 8

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="625" st_id="80" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="97">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="523" bw="0" op_0_bw="0">
<![CDATA[
:7  br label %.preheader

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>
</state_list>


<ports>
</ports>


<dataflows>
</dataflows>


</stg>
