

================================================================
== Synthesis Summary Report of 'EntryConv'
================================================================
+ General Information: 
    * Date:           Sun Jul  9 00:04:02 2023
    * Version:        2023.1 (Build 3854077 on May  4 2023)
    * Project:        vitis_workflow2
    * Solution:       solution1 (Vivado IP Flow Target)
    * Product family: zynq
    * Target device:  xc7z020-clg400-1
    

+ Performance & Resource Estimates: 
    
    PS: '+' for module; 'o' for loop; '*' for dataflow
    +--------------------------------------+------+------+---------+-----------+----------+---------+------+----------+--------+---------+-----------+-----------+-----+
    |                Modules               | Issue|      | Latency |  Latency  | Iteration|         | Trip |          |        |         |           |           |     |
    |                & Loops               | Type | Slack| (cycles)|    (ns)   |  Latency | Interval| Count| Pipelined|  BRAM  |   DSP   |     FF    |    LUT    | URAM|
    +--------------------------------------+------+------+---------+-----------+----------+---------+------+----------+--------+---------+-----------+-----------+-----+
    |+ EntryConv                           |     -|  0.00|      148|  1.480e+03|         -|      149|     -|        no|  4 (1%)|  13 (5%)|  3234 (3%)|  3953 (7%)|    -|
    | + EntryConv_Pipeline_VITIS_LOOP_8_1  |     -|  0.00|       17|    170.000|         -|       17|     -|        no|       -|        -|  627 (~0%)|   556 (1%)|    -|
    |  o VITIS_LOOP_8_1                    |    II|  7.30|       15|    150.000|        12|        2|     3|       yes|       -|        -|          -|          -|    -|
    | + EntryConv_Pipeline_OL              |     -|  0.00|      115|  1.150e+03|         -|      115|     -|        no|       -|  13 (5%)|  1264 (1%)|  1915 (3%)|    -|
    |  o OL                                |     -|  7.30|      113|  1.130e+03|        17|        1|    98|       yes|       -|        -|          -|          -|    -|
    +--------------------------------------+------+------+---------+-----------+----------+---------+------+----------+--------+---------+-----------+-----------+-----+


================================================================
== HW Interfaces
================================================================
* M_AXI
+------------+------------+---------------+---------+--------+----------+-----------+--------------+--------------+-------------+-------------+-------------------+
| Interface  | Data Width | Address Width | Latency | Offset | Register | Max Widen | Max Read     | Max Write    | Num Read    | Num Write   | Resource Estimate |
|            | (SW->HW)   |               |         |        |          | Bitwidth  | Burst Length | Burst Length | Outstanding | Outstanding |                   |
+------------+------------+---------------+---------+--------+----------+-----------+--------------+--------------+-------------+-------------+-------------------+
| m_axi_gmem | 32 -> 32   | 64            | 0       | slave  | 0        | 0         | 16           | 16           | 16          | 16          | BRAM=4            |
+------------+------------+---------------+---------+--------+----------+-----------+--------------+--------------+-------------+-------------+-------------------+

* S_AXILITE Interfaces
+---------------+------------+---------------+--------+----------+
| Interface     | Data Width | Address Width | Offset | Register |
+---------------+------------+---------------+--------+----------+
| s_axi_control | 32         | 6             | 16     | 0        |
+---------------+------------+---------------+--------+----------+

* S_AXILITE Registers
+---------------+----------+--------+-------+--------+----------------------------------+----------------------------------------------------------------------+
| Interface     | Register | Offset | Width | Access | Description                      | Bit Fields                                                           |
+---------------+----------+--------+-------+--------+----------------------------------+----------------------------------------------------------------------+
| s_axi_control | CTRL     | 0x00   | 32    | RW     | Control signals                  | 0=AP_START 1=AP_DONE 2=AP_IDLE 3=AP_READY 7=AUTO_RESTART 9=INTERRUPT |
| s_axi_control | GIER     | 0x04   | 32    | RW     | Global Interrupt Enable Register | 0=Enable                                                             |
| s_axi_control | IP_IER   | 0x08   | 32    | RW     | IP Interrupt Enable Register     | 0=CHAN0_INT_EN 1=CHAN1_INT_EN                                        |
| s_axi_control | IP_ISR   | 0x0c   | 32    | RW     | IP Interrupt Status Register     | 0=CHAN0_INT_ST 1=CHAN1_INT_ST                                        |
| s_axi_control | X_1      | 0x10   | 32    | W      | Data signal of X                 |                                                                      |
| s_axi_control | X_2      | 0x14   | 32    | W      | Data signal of X                 |                                                                      |
| s_axi_control | W_1      | 0x1c   | 32    | W      | Data signal of W                 |                                                                      |
| s_axi_control | W_2      | 0x20   | 32    | W      | Data signal of W                 |                                                                      |
| s_axi_control | Z_1      | 0x28   | 32    | W      | Data signal of Z                 |                                                                      |
| s_axi_control | Z_2      | 0x2c   | 32    | W      | Data signal of Z                 |                                                                      |
+---------------+----------+--------+-------+--------+----------------------------------+----------------------------------------------------------------------+

* TOP LEVEL CONTROL
+-----------+------------+-----------+
| Interface | Type       | Ports     |
+-----------+------------+-----------+
| ap_clk    | clock      | ap_clk    |
| ap_rst_n  | reset      | ap_rst_n  |
| interrupt | interrupt  | interrupt |
| ap_ctrl   | ap_ctrl_hs |           |
+-----------+------------+-----------+


================================================================
== SW I/O Information
================================================================
* Top Function Arguments
+----------+-----------+---------------+
| Argument | Direction | Datatype      |
+----------+-----------+---------------+
| X        | inout     | float const * |
| W        | inout     | float const * |
| Z        | inout     | float*        |
+----------+-----------+---------------+

* SW-to-HW Mapping
+----------+---------------+-----------+----------+-------------------------------+
| Argument | HW Interface  | HW Type   | HW Usage | HW Info                       |
+----------+---------------+-----------+----------+-------------------------------+
| X        | m_axi_gmem    | interface |          |                               |
| X        | s_axi_control | register  | offset   | name=X_1 offset=0x10 range=32 |
| X        | s_axi_control | register  | offset   | name=X_2 offset=0x14 range=32 |
| W        | m_axi_gmem    | interface |          |                               |
| W        | s_axi_control | register  | offset   | name=W_1 offset=0x1c range=32 |
| W        | s_axi_control | register  | offset   | name=W_2 offset=0x20 range=32 |
| Z        | m_axi_gmem    | interface |          |                               |
| Z        | s_axi_control | register  | offset   | name=Z_1 offset=0x28 range=32 |
| Z        | s_axi_control | register  | offset   | name=Z_2 offset=0x2c range=32 |
+----------+---------------+-----------+----------+-------------------------------+


================================================================
== M_AXI Burst Information
================================================================
 Note: All burst requests might be further partitioned into multiple requests during RTL generation based on max_read_burst_length or max_write_burst_length settings.

* Inferred Burst Summary
+--------------+-----------+--------+-------+------+---------------+
| HW Interface | Direction | Length | Width | Loop | Loop Location |
+--------------+-----------+--------+-------+------+---------------+
| m_axi_gmem   | write     | 98     | 32    | OL   | conv.cpp:13:5 |
| m_axi_gmem   | read      | 98     | 32    | OL   | conv.cpp:13:5 |
+--------------+-----------+--------+-------+------+---------------+

* All M_AXI Variable Accesses
+--------------+----------+-----------------+-----------+--------------+--------+----------------+---------------+------------+---------------------------------------------------------------------------------------------------------+
| HW Interface | Variable | Access Location | Direction | Burst Status | Length | Loop           | Loop Location | Resolution | Problem                                                                                                 |
+--------------+----------+-----------------+-----------+--------------+--------+----------------+---------------+------------+---------------------------------------------------------------------------------------------------------+
| m_axi_gmem   |          | conv.cpp:8:18   | read      | Fail         |        |                |               | 214-224    | Could not burst due to multiple potential reads to the same bundle in the same region.                  |
| m_axi_gmem   | W        | conv.cpp:9:10   | read      | Widen Fail   |        | VITIS_LOOP_8_1 | conv.cpp:8:18 | 214-353    | Could not widen since type float size is greater than or equal to the max_widen_bitwidth threshold of 0 |
| m_axi_gmem   | W        | conv.cpp:9:10   | read      | Inferred     | 3      | VITIS_LOOP_8_1 | conv.cpp:8:18 |            |                                                                                                         |
| m_axi_gmem   | X        | conv.cpp:11:11  | read      | Inferred     | 2      | VITIS_LOOP_8_1 | conv.cpp:8:18 |            |                                                                                                         |
| m_axi_gmem   | X        | conv.cpp:18:24  | read      | Widen Fail   |        | OL             | conv.cpp:13:5 | 214-353    | Could not widen since type float size is greater than or equal to the max_widen_bitwidth threshold of 0 |
| m_axi_gmem   | X        | conv.cpp:18:24  | read      | Inferred     | 98     | OL             | conv.cpp:13:5 |            |                                                                                                         |
| m_axi_gmem   | Z        | conv.cpp:21:8   | write     | Widen Fail   |        | OL             | conv.cpp:13:5 | 214-353    | Could not widen since type float size is greater than or equal to the max_widen_bitwidth threshold of 0 |
| m_axi_gmem   | Z        | conv.cpp:21:8   | write     | Inferred     | 98     | OL             | conv.cpp:13:5 |            |                                                                                                         |
+--------------+----------+-----------------+-----------+--------------+--------+----------------+---------------+------------+---------------------------------------------------------------------------------------------------------+

    * Resolution URL: www.xilinx.com/cgi-bin/docs/rdoc?v=2023.1;t=hls+guidance;d=XXX-YYY.html (replace XXX-YYY with column value)

================================================================
== Bind Op Report
================================================================
+---------------------------------------+-----+--------+-----------+------+---------+---------+
| Name                                  | DSP | Pragma | Variable  | Op   | Impl    | Latency |
+---------------------------------------+-----+--------+-----------+------+---------+---------+
| + EntryConv                           | 13  |        |           |      |         |         |
|   add_ln13_fu_169_p2                  | -   |        | add_ln13  | add  | fabric  | 0       |
|  + EntryConv_Pipeline_VITIS_LOOP_8_1  | 0   |        |           |      |         |         |
|    add_ln8_fu_209_p2                  | -   |        | add_ln8   | add  | fabric  | 0       |
|    add_ln9_fu_221_p2                  | -   |        | add_ln9   | add  | fabric  | 0       |
|    add_ln9_1_fu_193_p2                | -   |        | add_ln9_1 | add  | fabric  | 0       |
|    add_ln11_fu_255_p2                 | -   |        | add_ln11  | add  | fabric  | 0       |
|  + EntryConv_Pipeline_OL              | 13  |        |           |      |         |         |
|    add_ln13_fu_181_p2                 | -   |        | add_ln13  | add  | fabric  | 0       |
|    fmul_32ns_32ns_32_4_max_dsp_1_U11  | 3   |        | acc       | fmul | maxdsp  | 3       |
|    fmul_32ns_32ns_32_4_max_dsp_1_U12  | 3   |        | acc_1     | fmul | maxdsp  | 3       |
|    fmul_32ns_32ns_32_4_max_dsp_1_U13  | 3   |        | acc_2     | fmul | maxdsp  | 3       |
|    fadd_32ns_32ns_32_5_full_dsp_1_U9  | 2   |        | add36_i   | fadd | fulldsp | 4       |
|    fadd_32ns_32ns_32_5_full_dsp_1_U10 | 2   |        | add38_i   | fadd | fulldsp | 4       |
+---------------------------------------+-----+--------+-----------+------+---------+---------+


================================================================
== Bind Storage Report
================================================================
  No bind storage info in design

================================================================
== Pragma Report
================================================================
* Valid Pragma Syntax
+-----------+-----------------------+----------------------------------+
| Type      | Options               | Location                         |
+-----------+-----------------------+----------------------------------+
| pipeline  | II=1                  | conv.cpp:14 in conv1d            |
| unroll    |                       | conv.cpp:17 in conv1d            |
| interface | m_axi port=X,W        | conv.cpp:28 in entryconv, X,W    |
| interface | m_axi port=Z          | conv.cpp:29 in entryconv, Z      |
| interface | s_axilite port=return | conv.cpp:30 in entryconv, return |
| interface | s_axilite port=X,W    | conv.cpp:31 in entryconv, X,W    |
| interface | s_axilite port=Z      | conv.cpp:32 in entryconv, Z      |
+-----------+-----------------------+----------------------------------+


