//
// File created by:  ncverilog
// Do not modify this file
//
/home/caid023/Verilog_pratice/HW2/sim/test.v
/home/caid023/Verilog_pratice/HW2/src/avg.v
/home/caid023/Verilog_pratice/HW2/src/def.v
