Copyright 1986-2014 Xilinx, Inc. All Rights Reserved.
-----------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2014.3 (lin64) Build 1034051 Fri Oct  3 16:32:59 MDT 2014
| Date         : Sun Mar 29 18:29:57 2015
| Host         : artois running 64-bit Ubuntu 12.04.4 LTS
| Command      : report_timing -delay_type min -max_paths 10 -sort_by group -input_pins -file postplace_timing_min.rpt
| Design       : mkPktMerge
| Device       : 7vx330t-ffg1157
| Speed File   : -3  PRODUCTION 1.11 2014-03-13
-----------------------------------------------------------------------------------------------------------------------

Timing Report

Slack (VIOLATED) :        -0.077ns  (arrival time - required time)
  Source:                 fi0/fifo_1/ram1/q_b_reg[18]/C
                            (rising edge-triggered cell FDRE clocked by CLK  {rise@0.000ns fall@0.500ns period=1.000ns})
  Destination:            fo/fifo_3/ram3/mem_reg_0/DIADI[18]
                            (rising edge-triggered cell RAMB36E1 clocked by CLK  {rise@0.000ns fall@0.500ns period=1.000ns})
  Path Group:             CLK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLK rise@0.000ns - CLK rise@0.000ns)
  Data Path Delay:        0.210ns  (logic 0.107ns (50.888%)  route 0.103ns (49.112%))
  Logic Levels:           0  
  Clock Path Skew:        0.169ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.443ns
    Source Clock Delay      (SCD):    2.032ns
    Clock Pessimism Removal (CPR):    0.243ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK rise edge)        0.000     0.000 r  
    AL31                                              0.000     0.000 r  CLK
                         net (fo=0)                   0.000     0.000    CLK
    AL31                                                              r  CLK_IBUF_inst/I
    AL31                 IBUF (Prop_ibuf_I_O)         0.143     0.143 r  CLK_IBUF_inst/O
                         net (fo=1, estimated)        1.223     1.367    CLK_IBUF
    BUFGCTRL_X0Y0                                                     r  CLK_IBUF_BUFG_inst/I
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.393 r  CLK_IBUF_BUFG_inst/O
                         net (fo=387, estimated)      0.639     2.032    fi0/fifo_1/ram1/CLK_IBUF_BUFG
    SLICE_X22Y149                                                     r  fi0/fifo_1/ram1/q_b_reg[18]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X22Y149        FDRE (Prop_fdre_C_Q)         0.107     2.139 r  fi0/fifo_1/ram1/q_b_reg[18]/Q
                         net (fo=1, estimated)        0.103     2.242    fo/fifo_3/ram3/temp_a[18]
    RAMB36_X1Y30         RAMB36E1                                     r  fo/fifo_3/ram3/mem_reg_0/DIADI[18]
  -------------------------------------------------------------------    -------------------

                         (clock CLK rise edge)        0.000     0.000 r  
    AL31                                              0.000     0.000 r  CLK
                         net (fo=0)                   0.000     0.000    CLK
    AL31                                                              r  CLK_IBUF_inst/I
    AL31                 IBUF (Prop_ibuf_I_O)         0.310     0.310 r  CLK_IBUF_inst/O
                         net (fo=1, estimated)        1.288     1.597    CLK_IBUF
    BUFGCTRL_X0Y0                                                     r  CLK_IBUF_BUFG_inst/I
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030     1.627 r  CLK_IBUF_BUFG_inst/O
                         net (fo=387, estimated)      0.816     2.443    fo/fifo_3/ram3/CLK_IBUF_BUFG
    RAMB36_X1Y30                                                      r  fo/fifo_3/ram3/mem_reg_0/CLKBWRCLK
                         clock pessimism             -0.243     2.200    
    RAMB36_X1Y30         RAMB36E1 (Hold_ramb36e1_CLKBWRCLK_DIADI[18])
                                                      0.119     2.319    fo/fifo_3/ram3/mem_reg_0
  -------------------------------------------------------------------
                         required time                         -2.319    
                         arrival time                           2.242    
  -------------------------------------------------------------------
                         slack                                 -0.077    

Slack (VIOLATED) :        -0.075ns  (arrival time - required time)
  Source:                 fi0/fifo_1/ram1/q_b_reg[20]/C
                            (rising edge-triggered cell FDRE clocked by CLK  {rise@0.000ns fall@0.500ns period=1.000ns})
  Destination:            fo/fifo_3/ram3/mem_reg_0/DIADI[20]
                            (rising edge-triggered cell RAMB36E1 clocked by CLK  {rise@0.000ns fall@0.500ns period=1.000ns})
  Path Group:             CLK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLK rise@0.000ns - CLK rise@0.000ns)
  Data Path Delay:        0.210ns  (logic 0.107ns (50.888%)  route 0.103ns (49.112%))
  Logic Levels:           0  
  Clock Path Skew:        0.169ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.443ns
    Source Clock Delay      (SCD):    2.032ns
    Clock Pessimism Removal (CPR):    0.243ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK rise edge)        0.000     0.000 r  
    AL31                                              0.000     0.000 r  CLK
                         net (fo=0)                   0.000     0.000    CLK
    AL31                                                              r  CLK_IBUF_inst/I
    AL31                 IBUF (Prop_ibuf_I_O)         0.143     0.143 r  CLK_IBUF_inst/O
                         net (fo=1, estimated)        1.223     1.367    CLK_IBUF
    BUFGCTRL_X0Y0                                                     r  CLK_IBUF_BUFG_inst/I
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.393 r  CLK_IBUF_BUFG_inst/O
                         net (fo=387, estimated)      0.639     2.032    fi0/fifo_1/ram1/CLK_IBUF_BUFG
    SLICE_X22Y149                                                     r  fi0/fifo_1/ram1/q_b_reg[20]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X22Y149        FDRE (Prop_fdre_C_Q)         0.107     2.139 r  fi0/fifo_1/ram1/q_b_reg[20]/Q
                         net (fo=1, estimated)        0.103     2.242    fo/fifo_3/ram3/temp_a[20]
    RAMB36_X1Y30         RAMB36E1                                     r  fo/fifo_3/ram3/mem_reg_0/DIADI[20]
  -------------------------------------------------------------------    -------------------

                         (clock CLK rise edge)        0.000     0.000 r  
    AL31                                              0.000     0.000 r  CLK
                         net (fo=0)                   0.000     0.000    CLK
    AL31                                                              r  CLK_IBUF_inst/I
    AL31                 IBUF (Prop_ibuf_I_O)         0.310     0.310 r  CLK_IBUF_inst/O
                         net (fo=1, estimated)        1.288     1.597    CLK_IBUF
    BUFGCTRL_X0Y0                                                     r  CLK_IBUF_BUFG_inst/I
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030     1.627 r  CLK_IBUF_BUFG_inst/O
                         net (fo=387, estimated)      0.816     2.443    fo/fifo_3/ram3/CLK_IBUF_BUFG
    RAMB36_X1Y30                                                      r  fo/fifo_3/ram3/mem_reg_0/CLKBWRCLK
                         clock pessimism             -0.243     2.200    
    RAMB36_X1Y30         RAMB36E1 (Hold_ramb36e1_CLKBWRCLK_DIADI[20])
                                                      0.117     2.317    fo/fifo_3/ram3/mem_reg_0
  -------------------------------------------------------------------
                         required time                         -2.317    
                         arrival time                           2.242    
  -------------------------------------------------------------------
                         slack                                 -0.075    

Slack (VIOLATED) :        -0.041ns  (arrival time - required time)
  Source:                 fi0/fifo_1/ram1/q_b_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by CLK  {rise@0.000ns fall@0.500ns period=1.000ns})
  Destination:            fo/fifo_3/ram3/mem_reg_0/DIADI[1]
                            (rising edge-triggered cell RAMB36E1 clocked by CLK  {rise@0.000ns fall@0.500ns period=1.000ns})
  Path Group:             CLK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLK rise@0.000ns - CLK rise@0.000ns)
  Data Path Delay:        0.283ns  (logic 0.118ns (41.766%)  route 0.165ns (58.234%))
  Logic Levels:           0  
  Clock Path Skew:        0.169ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.443ns
    Source Clock Delay      (SCD):    2.032ns
    Clock Pessimism Removal (CPR):    0.243ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK rise edge)        0.000     0.000 r  
    AL31                                              0.000     0.000 r  CLK
                         net (fo=0)                   0.000     0.000    CLK
    AL31                                                              r  CLK_IBUF_inst/I
    AL31                 IBUF (Prop_ibuf_I_O)         0.143     0.143 r  CLK_IBUF_inst/O
                         net (fo=1, estimated)        1.223     1.367    CLK_IBUF
    BUFGCTRL_X0Y0                                                     r  CLK_IBUF_BUFG_inst/I
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.393 r  CLK_IBUF_BUFG_inst/O
                         net (fo=387, estimated)      0.639     2.032    fi0/fifo_1/ram1/CLK_IBUF_BUFG
    SLICE_X22Y148                                                     r  fi0/fifo_1/ram1/q_b_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X22Y148        FDRE (Prop_fdre_C_Q)         0.118     2.150 r  fi0/fifo_1/ram1/q_b_reg[1]/Q
                         net (fo=1, estimated)        0.165     2.314    fo/fifo_3/ram3/temp_a[1]
    RAMB36_X1Y30         RAMB36E1                                     r  fo/fifo_3/ram3/mem_reg_0/DIADI[1]
  -------------------------------------------------------------------    -------------------

                         (clock CLK rise edge)        0.000     0.000 r  
    AL31                                              0.000     0.000 r  CLK
                         net (fo=0)                   0.000     0.000    CLK
    AL31                                                              r  CLK_IBUF_inst/I
    AL31                 IBUF (Prop_ibuf_I_O)         0.310     0.310 r  CLK_IBUF_inst/O
                         net (fo=1, estimated)        1.288     1.597    CLK_IBUF
    BUFGCTRL_X0Y0                                                     r  CLK_IBUF_BUFG_inst/I
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030     1.627 r  CLK_IBUF_BUFG_inst/O
                         net (fo=387, estimated)      0.816     2.443    fo/fifo_3/ram3/CLK_IBUF_BUFG
    RAMB36_X1Y30                                                      r  fo/fifo_3/ram3/mem_reg_0/CLKBWRCLK
                         clock pessimism             -0.243     2.200    
    RAMB36_X1Y30         RAMB36E1 (Hold_ramb36e1_CLKBWRCLK_DIADI[1])
                                                      0.155     2.355    fo/fifo_3/ram3/mem_reg_0
  -------------------------------------------------------------------
                         required time                         -2.355    
                         arrival time                           2.314    
  -------------------------------------------------------------------
                         slack                                 -0.041    

Slack (VIOLATED) :        -0.034ns  (arrival time - required time)
  Source:                 fi0/fifo_1/ram1/q_b_reg[22]/C
                            (rising edge-triggered cell FDRE clocked by CLK  {rise@0.000ns fall@0.500ns period=1.000ns})
  Destination:            fo/fifo_3/ram3/mem_reg_0/DIADI[22]
                            (rising edge-triggered cell RAMB36E1 clocked by CLK  {rise@0.000ns fall@0.500ns period=1.000ns})
  Path Group:             CLK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLK rise@0.000ns - CLK rise@0.000ns)
  Data Path Delay:        0.254ns  (logic 0.107ns (42.122%)  route 0.147ns (57.878%))
  Logic Levels:           0  
  Clock Path Skew:        0.169ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.443ns
    Source Clock Delay      (SCD):    2.032ns
    Clock Pessimism Removal (CPR):    0.243ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK rise edge)        0.000     0.000 r  
    AL31                                              0.000     0.000 r  CLK
                         net (fo=0)                   0.000     0.000    CLK
    AL31                                                              r  CLK_IBUF_inst/I
    AL31                 IBUF (Prop_ibuf_I_O)         0.143     0.143 r  CLK_IBUF_inst/O
                         net (fo=1, estimated)        1.223     1.367    CLK_IBUF
    BUFGCTRL_X0Y0                                                     r  CLK_IBUF_BUFG_inst/I
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.393 r  CLK_IBUF_BUFG_inst/O
                         net (fo=387, estimated)      0.639     2.032    fi0/fifo_1/ram1/CLK_IBUF_BUFG
    SLICE_X22Y149                                                     r  fi0/fifo_1/ram1/q_b_reg[22]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X22Y149        FDRE (Prop_fdre_C_Q)         0.107     2.139 r  fi0/fifo_1/ram1/q_b_reg[22]/Q
                         net (fo=1, estimated)        0.147     2.286    fo/fifo_3/ram3/temp_a[22]
    RAMB36_X1Y30         RAMB36E1                                     r  fo/fifo_3/ram3/mem_reg_0/DIADI[22]
  -------------------------------------------------------------------    -------------------

                         (clock CLK rise edge)        0.000     0.000 r  
    AL31                                              0.000     0.000 r  CLK
                         net (fo=0)                   0.000     0.000    CLK
    AL31                                                              r  CLK_IBUF_inst/I
    AL31                 IBUF (Prop_ibuf_I_O)         0.310     0.310 r  CLK_IBUF_inst/O
                         net (fo=1, estimated)        1.288     1.597    CLK_IBUF
    BUFGCTRL_X0Y0                                                     r  CLK_IBUF_BUFG_inst/I
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030     1.627 r  CLK_IBUF_BUFG_inst/O
                         net (fo=387, estimated)      0.816     2.443    fo/fifo_3/ram3/CLK_IBUF_BUFG
    RAMB36_X1Y30                                                      r  fo/fifo_3/ram3/mem_reg_0/CLKBWRCLK
                         clock pessimism             -0.243     2.200    
    RAMB36_X1Y30         RAMB36E1 (Hold_ramb36e1_CLKBWRCLK_DIADI[22])
                                                      0.119     2.319    fo/fifo_3/ram3/mem_reg_0
  -------------------------------------------------------------------
                         required time                         -2.319    
                         arrival time                           2.286    
  -------------------------------------------------------------------
                         slack                                 -0.034    

Slack (VIOLATED) :        -0.027ns  (arrival time - required time)
  Source:                 fi0/fifo_1/wp_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by CLK  {rise@0.000ns fall@0.500ns period=1.000ns})
  Destination:            fi0/fifo_1/ram1/mem_reg_0_31_18_23/RAMA/WADR3
                            (rising edge-triggered cell RAMD32 clocked by CLK  {rise@0.000ns fall@0.500ns period=1.000ns})
  Path Group:             CLK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLK rise@0.000ns - CLK rise@0.000ns)
  Data Path Delay:        0.467ns  (logic 0.100ns (21.415%)  route 0.367ns (78.585%))
  Logic Levels:           0  
  Clock Path Skew:        0.269ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.487ns
    Source Clock Delay      (SCD):    1.976ns
    Clock Pessimism Removal (CPR):    0.243ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK rise edge)        0.000     0.000 r  
    AL31                                              0.000     0.000 r  CLK
                         net (fo=0)                   0.000     0.000    CLK
    AL31                                                              r  CLK_IBUF_inst/I
    AL31                 IBUF (Prop_ibuf_I_O)         0.143     0.143 r  CLK_IBUF_inst/O
                         net (fo=1, estimated)        1.223     1.367    CLK_IBUF
    BUFGCTRL_X0Y0                                                     r  CLK_IBUF_BUFG_inst/I
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.393 r  CLK_IBUF_BUFG_inst/O
                         net (fo=387, estimated)      0.583     1.976    fi0/fifo_1/CLK_IBUF_BUFG
    SLICE_X24Y155                                                     r  fi0/fifo_1/wp_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X24Y155        FDRE (Prop_fdre_C_Q)         0.100     2.076 r  fi0/fifo_1/wp_reg[3]/Q
                         net (fo=212, estimated)      0.367     2.443    fi0/fifo_1/ram1/mem_reg_0_31_18_23/ADDRD3
    SLICE_X22Y149        RAMD32                                       r  fi0/fifo_1/ram1/mem_reg_0_31_18_23/RAMA/WADR3
  -------------------------------------------------------------------    -------------------

                         (clock CLK rise edge)        0.000     0.000 r  
    AL31                                              0.000     0.000 r  CLK
                         net (fo=0)                   0.000     0.000    CLK
    AL31                                                              r  CLK_IBUF_inst/I
    AL31                 IBUF (Prop_ibuf_I_O)         0.310     0.310 r  CLK_IBUF_inst/O
                         net (fo=1, estimated)        1.288     1.597    CLK_IBUF
    BUFGCTRL_X0Y0                                                     r  CLK_IBUF_BUFG_inst/I
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030     1.627 r  CLK_IBUF_BUFG_inst/O
                         net (fo=387, estimated)      0.860     2.487    fi0/fifo_1/ram1/mem_reg_0_31_18_23/WCLK
    SLICE_X22Y149                                                     r  fi0/fifo_1/ram1/mem_reg_0_31_18_23/RAMA/CLK
                         clock pessimism             -0.243     2.245    
    SLICE_X22Y149        RAMD32 (Hold_ramd32_CLK_WADR3)
                                                      0.225     2.470    fi0/fifo_1/ram1/mem_reg_0_31_18_23/RAMA
  -------------------------------------------------------------------
                         required time                         -2.470    
                         arrival time                           2.443    
  -------------------------------------------------------------------
                         slack                                 -0.027    

Slack (VIOLATED) :        -0.027ns  (arrival time - required time)
  Source:                 fi0/fifo_1/wp_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by CLK  {rise@0.000ns fall@0.500ns period=1.000ns})
  Destination:            fi0/fifo_1/ram1/mem_reg_0_31_18_23/RAMA_D1/WADR3
                            (rising edge-triggered cell RAMD32 clocked by CLK  {rise@0.000ns fall@0.500ns period=1.000ns})
  Path Group:             CLK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLK rise@0.000ns - CLK rise@0.000ns)
  Data Path Delay:        0.467ns  (logic 0.100ns (21.415%)  route 0.367ns (78.585%))
  Logic Levels:           0  
  Clock Path Skew:        0.269ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.487ns
    Source Clock Delay      (SCD):    1.976ns
    Clock Pessimism Removal (CPR):    0.243ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK rise edge)        0.000     0.000 r  
    AL31                                              0.000     0.000 r  CLK
                         net (fo=0)                   0.000     0.000    CLK
    AL31                                                              r  CLK_IBUF_inst/I
    AL31                 IBUF (Prop_ibuf_I_O)         0.143     0.143 r  CLK_IBUF_inst/O
                         net (fo=1, estimated)        1.223     1.367    CLK_IBUF
    BUFGCTRL_X0Y0                                                     r  CLK_IBUF_BUFG_inst/I
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.393 r  CLK_IBUF_BUFG_inst/O
                         net (fo=387, estimated)      0.583     1.976    fi0/fifo_1/CLK_IBUF_BUFG
    SLICE_X24Y155                                                     r  fi0/fifo_1/wp_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X24Y155        FDRE (Prop_fdre_C_Q)         0.100     2.076 r  fi0/fifo_1/wp_reg[3]/Q
                         net (fo=212, estimated)      0.367     2.443    fi0/fifo_1/ram1/mem_reg_0_31_18_23/ADDRD3
    SLICE_X22Y149        RAMD32                                       r  fi0/fifo_1/ram1/mem_reg_0_31_18_23/RAMA_D1/WADR3
  -------------------------------------------------------------------    -------------------

                         (clock CLK rise edge)        0.000     0.000 r  
    AL31                                              0.000     0.000 r  CLK
                         net (fo=0)                   0.000     0.000    CLK
    AL31                                                              r  CLK_IBUF_inst/I
    AL31                 IBUF (Prop_ibuf_I_O)         0.310     0.310 r  CLK_IBUF_inst/O
                         net (fo=1, estimated)        1.288     1.597    CLK_IBUF
    BUFGCTRL_X0Y0                                                     r  CLK_IBUF_BUFG_inst/I
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030     1.627 r  CLK_IBUF_BUFG_inst/O
                         net (fo=387, estimated)      0.860     2.487    fi0/fifo_1/ram1/mem_reg_0_31_18_23/WCLK
    SLICE_X22Y149                                                     r  fi0/fifo_1/ram1/mem_reg_0_31_18_23/RAMA_D1/CLK
                         clock pessimism             -0.243     2.245    
    SLICE_X22Y149        RAMD32 (Hold_ramd32_CLK_WADR3)
                                                      0.225     2.470    fi0/fifo_1/ram1/mem_reg_0_31_18_23/RAMA_D1
  -------------------------------------------------------------------
                         required time                         -2.470    
                         arrival time                           2.443    
  -------------------------------------------------------------------
                         slack                                 -0.027    

Slack (VIOLATED) :        -0.027ns  (arrival time - required time)
  Source:                 fi0/fifo_1/wp_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by CLK  {rise@0.000ns fall@0.500ns period=1.000ns})
  Destination:            fi0/fifo_1/ram1/mem_reg_0_31_18_23/RAMB/WADR3
                            (rising edge-triggered cell RAMD32 clocked by CLK  {rise@0.000ns fall@0.500ns period=1.000ns})
  Path Group:             CLK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLK rise@0.000ns - CLK rise@0.000ns)
  Data Path Delay:        0.467ns  (logic 0.100ns (21.415%)  route 0.367ns (78.585%))
  Logic Levels:           0  
  Clock Path Skew:        0.269ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.487ns
    Source Clock Delay      (SCD):    1.976ns
    Clock Pessimism Removal (CPR):    0.243ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK rise edge)        0.000     0.000 r  
    AL31                                              0.000     0.000 r  CLK
                         net (fo=0)                   0.000     0.000    CLK
    AL31                                                              r  CLK_IBUF_inst/I
    AL31                 IBUF (Prop_ibuf_I_O)         0.143     0.143 r  CLK_IBUF_inst/O
                         net (fo=1, estimated)        1.223     1.367    CLK_IBUF
    BUFGCTRL_X0Y0                                                     r  CLK_IBUF_BUFG_inst/I
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.393 r  CLK_IBUF_BUFG_inst/O
                         net (fo=387, estimated)      0.583     1.976    fi0/fifo_1/CLK_IBUF_BUFG
    SLICE_X24Y155                                                     r  fi0/fifo_1/wp_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X24Y155        FDRE (Prop_fdre_C_Q)         0.100     2.076 r  fi0/fifo_1/wp_reg[3]/Q
                         net (fo=212, estimated)      0.367     2.443    fi0/fifo_1/ram1/mem_reg_0_31_18_23/ADDRD3
    SLICE_X22Y149        RAMD32                                       r  fi0/fifo_1/ram1/mem_reg_0_31_18_23/RAMB/WADR3
  -------------------------------------------------------------------    -------------------

                         (clock CLK rise edge)        0.000     0.000 r  
    AL31                                              0.000     0.000 r  CLK
                         net (fo=0)                   0.000     0.000    CLK
    AL31                                                              r  CLK_IBUF_inst/I
    AL31                 IBUF (Prop_ibuf_I_O)         0.310     0.310 r  CLK_IBUF_inst/O
                         net (fo=1, estimated)        1.288     1.597    CLK_IBUF
    BUFGCTRL_X0Y0                                                     r  CLK_IBUF_BUFG_inst/I
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030     1.627 r  CLK_IBUF_BUFG_inst/O
                         net (fo=387, estimated)      0.860     2.487    fi0/fifo_1/ram1/mem_reg_0_31_18_23/WCLK
    SLICE_X22Y149                                                     r  fi0/fifo_1/ram1/mem_reg_0_31_18_23/RAMB/CLK
                         clock pessimism             -0.243     2.245    
    SLICE_X22Y149        RAMD32 (Hold_ramd32_CLK_WADR3)
                                                      0.225     2.470    fi0/fifo_1/ram1/mem_reg_0_31_18_23/RAMB
  -------------------------------------------------------------------
                         required time                         -2.470    
                         arrival time                           2.443    
  -------------------------------------------------------------------
                         slack                                 -0.027    

Slack (VIOLATED) :        -0.027ns  (arrival time - required time)
  Source:                 fi0/fifo_1/wp_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by CLK  {rise@0.000ns fall@0.500ns period=1.000ns})
  Destination:            fi0/fifo_1/ram1/mem_reg_0_31_18_23/RAMB_D1/WADR3
                            (rising edge-triggered cell RAMD32 clocked by CLK  {rise@0.000ns fall@0.500ns period=1.000ns})
  Path Group:             CLK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLK rise@0.000ns - CLK rise@0.000ns)
  Data Path Delay:        0.467ns  (logic 0.100ns (21.415%)  route 0.367ns (78.585%))
  Logic Levels:           0  
  Clock Path Skew:        0.269ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.487ns
    Source Clock Delay      (SCD):    1.976ns
    Clock Pessimism Removal (CPR):    0.243ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK rise edge)        0.000     0.000 r  
    AL31                                              0.000     0.000 r  CLK
                         net (fo=0)                   0.000     0.000    CLK
    AL31                                                              r  CLK_IBUF_inst/I
    AL31                 IBUF (Prop_ibuf_I_O)         0.143     0.143 r  CLK_IBUF_inst/O
                         net (fo=1, estimated)        1.223     1.367    CLK_IBUF
    BUFGCTRL_X0Y0                                                     r  CLK_IBUF_BUFG_inst/I
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.393 r  CLK_IBUF_BUFG_inst/O
                         net (fo=387, estimated)      0.583     1.976    fi0/fifo_1/CLK_IBUF_BUFG
    SLICE_X24Y155                                                     r  fi0/fifo_1/wp_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X24Y155        FDRE (Prop_fdre_C_Q)         0.100     2.076 r  fi0/fifo_1/wp_reg[3]/Q
                         net (fo=212, estimated)      0.367     2.443    fi0/fifo_1/ram1/mem_reg_0_31_18_23/ADDRD3
    SLICE_X22Y149        RAMD32                                       r  fi0/fifo_1/ram1/mem_reg_0_31_18_23/RAMB_D1/WADR3
  -------------------------------------------------------------------    -------------------

                         (clock CLK rise edge)        0.000     0.000 r  
    AL31                                              0.000     0.000 r  CLK
                         net (fo=0)                   0.000     0.000    CLK
    AL31                                                              r  CLK_IBUF_inst/I
    AL31                 IBUF (Prop_ibuf_I_O)         0.310     0.310 r  CLK_IBUF_inst/O
                         net (fo=1, estimated)        1.288     1.597    CLK_IBUF
    BUFGCTRL_X0Y0                                                     r  CLK_IBUF_BUFG_inst/I
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030     1.627 r  CLK_IBUF_BUFG_inst/O
                         net (fo=387, estimated)      0.860     2.487    fi0/fifo_1/ram1/mem_reg_0_31_18_23/WCLK
    SLICE_X22Y149                                                     r  fi0/fifo_1/ram1/mem_reg_0_31_18_23/RAMB_D1/CLK
                         clock pessimism             -0.243     2.245    
    SLICE_X22Y149        RAMD32 (Hold_ramd32_CLK_WADR3)
                                                      0.225     2.470    fi0/fifo_1/ram1/mem_reg_0_31_18_23/RAMB_D1
  -------------------------------------------------------------------
                         required time                         -2.470    
                         arrival time                           2.443    
  -------------------------------------------------------------------
                         slack                                 -0.027    

Slack (VIOLATED) :        -0.027ns  (arrival time - required time)
  Source:                 fi0/fifo_1/wp_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by CLK  {rise@0.000ns fall@0.500ns period=1.000ns})
  Destination:            fi0/fifo_1/ram1/mem_reg_0_31_18_23/RAMC/WADR3
                            (rising edge-triggered cell RAMD32 clocked by CLK  {rise@0.000ns fall@0.500ns period=1.000ns})
  Path Group:             CLK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLK rise@0.000ns - CLK rise@0.000ns)
  Data Path Delay:        0.467ns  (logic 0.100ns (21.415%)  route 0.367ns (78.585%))
  Logic Levels:           0  
  Clock Path Skew:        0.269ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.487ns
    Source Clock Delay      (SCD):    1.976ns
    Clock Pessimism Removal (CPR):    0.243ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK rise edge)        0.000     0.000 r  
    AL31                                              0.000     0.000 r  CLK
                         net (fo=0)                   0.000     0.000    CLK
    AL31                                                              r  CLK_IBUF_inst/I
    AL31                 IBUF (Prop_ibuf_I_O)         0.143     0.143 r  CLK_IBUF_inst/O
                         net (fo=1, estimated)        1.223     1.367    CLK_IBUF
    BUFGCTRL_X0Y0                                                     r  CLK_IBUF_BUFG_inst/I
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.393 r  CLK_IBUF_BUFG_inst/O
                         net (fo=387, estimated)      0.583     1.976    fi0/fifo_1/CLK_IBUF_BUFG
    SLICE_X24Y155                                                     r  fi0/fifo_1/wp_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X24Y155        FDRE (Prop_fdre_C_Q)         0.100     2.076 r  fi0/fifo_1/wp_reg[3]/Q
                         net (fo=212, estimated)      0.367     2.443    fi0/fifo_1/ram1/mem_reg_0_31_18_23/ADDRD3
    SLICE_X22Y149        RAMD32                                       r  fi0/fifo_1/ram1/mem_reg_0_31_18_23/RAMC/WADR3
  -------------------------------------------------------------------    -------------------

                         (clock CLK rise edge)        0.000     0.000 r  
    AL31                                              0.000     0.000 r  CLK
                         net (fo=0)                   0.000     0.000    CLK
    AL31                                                              r  CLK_IBUF_inst/I
    AL31                 IBUF (Prop_ibuf_I_O)         0.310     0.310 r  CLK_IBUF_inst/O
                         net (fo=1, estimated)        1.288     1.597    CLK_IBUF
    BUFGCTRL_X0Y0                                                     r  CLK_IBUF_BUFG_inst/I
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030     1.627 r  CLK_IBUF_BUFG_inst/O
                         net (fo=387, estimated)      0.860     2.487    fi0/fifo_1/ram1/mem_reg_0_31_18_23/WCLK
    SLICE_X22Y149                                                     r  fi0/fifo_1/ram1/mem_reg_0_31_18_23/RAMC/CLK
                         clock pessimism             -0.243     2.245    
    SLICE_X22Y149        RAMD32 (Hold_ramd32_CLK_WADR3)
                                                      0.225     2.470    fi0/fifo_1/ram1/mem_reg_0_31_18_23/RAMC
  -------------------------------------------------------------------
                         required time                         -2.470    
                         arrival time                           2.443    
  -------------------------------------------------------------------
                         slack                                 -0.027    

Slack (VIOLATED) :        -0.027ns  (arrival time - required time)
  Source:                 fi0/fifo_1/wp_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by CLK  {rise@0.000ns fall@0.500ns period=1.000ns})
  Destination:            fi0/fifo_1/ram1/mem_reg_0_31_18_23/RAMC_D1/WADR3
                            (rising edge-triggered cell RAMD32 clocked by CLK  {rise@0.000ns fall@0.500ns period=1.000ns})
  Path Group:             CLK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLK rise@0.000ns - CLK rise@0.000ns)
  Data Path Delay:        0.467ns  (logic 0.100ns (21.415%)  route 0.367ns (78.585%))
  Logic Levels:           0  
  Clock Path Skew:        0.269ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.487ns
    Source Clock Delay      (SCD):    1.976ns
    Clock Pessimism Removal (CPR):    0.243ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK rise edge)        0.000     0.000 r  
    AL31                                              0.000     0.000 r  CLK
                         net (fo=0)                   0.000     0.000    CLK
    AL31                                                              r  CLK_IBUF_inst/I
    AL31                 IBUF (Prop_ibuf_I_O)         0.143     0.143 r  CLK_IBUF_inst/O
                         net (fo=1, estimated)        1.223     1.367    CLK_IBUF
    BUFGCTRL_X0Y0                                                     r  CLK_IBUF_BUFG_inst/I
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.393 r  CLK_IBUF_BUFG_inst/O
                         net (fo=387, estimated)      0.583     1.976    fi0/fifo_1/CLK_IBUF_BUFG
    SLICE_X24Y155                                                     r  fi0/fifo_1/wp_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X24Y155        FDRE (Prop_fdre_C_Q)         0.100     2.076 r  fi0/fifo_1/wp_reg[3]/Q
                         net (fo=212, estimated)      0.367     2.443    fi0/fifo_1/ram1/mem_reg_0_31_18_23/ADDRD3
    SLICE_X22Y149        RAMD32                                       r  fi0/fifo_1/ram1/mem_reg_0_31_18_23/RAMC_D1/WADR3
  -------------------------------------------------------------------    -------------------

                         (clock CLK rise edge)        0.000     0.000 r  
    AL31                                              0.000     0.000 r  CLK
                         net (fo=0)                   0.000     0.000    CLK
    AL31                                                              r  CLK_IBUF_inst/I
    AL31                 IBUF (Prop_ibuf_I_O)         0.310     0.310 r  CLK_IBUF_inst/O
                         net (fo=1, estimated)        1.288     1.597    CLK_IBUF
    BUFGCTRL_X0Y0                                                     r  CLK_IBUF_BUFG_inst/I
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030     1.627 r  CLK_IBUF_BUFG_inst/O
                         net (fo=387, estimated)      0.860     2.487    fi0/fifo_1/ram1/mem_reg_0_31_18_23/WCLK
    SLICE_X22Y149                                                     r  fi0/fifo_1/ram1/mem_reg_0_31_18_23/RAMC_D1/CLK
                         clock pessimism             -0.243     2.245    
    SLICE_X22Y149        RAMD32 (Hold_ramd32_CLK_WADR3)
                                                      0.225     2.470    fi0/fifo_1/ram1/mem_reg_0_31_18_23/RAMC_D1
  -------------------------------------------------------------------
                         required time                         -2.470    
                         arrival time                           2.443    
  -------------------------------------------------------------------
                         slack                                 -0.027    




