
cleaningRobotf4.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   00000188  08000000  08000000  00010000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         00009c0c  08000190  08000190  00010190  2**4
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       000001d4  08009d9c  08009d9c  00019d9c  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  08009f70  08009f70  00020078  2**0
                  CONTENTS
  4 .ARM          00000008  08009f70  08009f70  00019f70  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  5 .preinit_array 00000000  08009f78  08009f78  00020078  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  08009f78  08009f78  00019f78  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  7 .fini_array   00000004  08009f7c  08009f7c  00019f7c  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  8 .data         00000078  20000000  08009f80  00020000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .bss          00004cdc  20000078  08009ff8  00020078  2**2
                  ALLOC
 10 ._user_heap_stack 00000604  20004d54  08009ff8  00024d54  2**0
                  ALLOC
 11 .ARM.attributes 00000030  00000000  00000000  00020078  2**0
                  CONTENTS, READONLY
 12 .debug_info   00022930  00000000  00000000  000200a8  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 13 .debug_abbrev 00004503  00000000  00000000  000429d8  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_aranges 00001a38  00000000  00000000  00046ee0  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_ranges 00001888  00000000  00000000  00048918  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_macro  00004ca3  00000000  00000000  0004a1a0  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_line   0001d954  00000000  00000000  0004ee43  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_str    000db10e  00000000  00000000  0006c797  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .comment      00000053  00000000  00000000  001478a5  2**0
                  CONTENTS, READONLY
 20 .debug_frame  0000720c  00000000  00000000  001478f8  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

08000190 <__do_global_dtors_aux>:
 8000190:	b510      	push	{r4, lr}
 8000192:	4c05      	ldr	r4, [pc, #20]	; (80001a8 <__do_global_dtors_aux+0x18>)
 8000194:	7823      	ldrb	r3, [r4, #0]
 8000196:	b933      	cbnz	r3, 80001a6 <__do_global_dtors_aux+0x16>
 8000198:	4b04      	ldr	r3, [pc, #16]	; (80001ac <__do_global_dtors_aux+0x1c>)
 800019a:	b113      	cbz	r3, 80001a2 <__do_global_dtors_aux+0x12>
 800019c:	4804      	ldr	r0, [pc, #16]	; (80001b0 <__do_global_dtors_aux+0x20>)
 800019e:	f3af 8000 	nop.w
 80001a2:	2301      	movs	r3, #1
 80001a4:	7023      	strb	r3, [r4, #0]
 80001a6:	bd10      	pop	{r4, pc}
 80001a8:	20000078 	.word	0x20000078
 80001ac:	00000000 	.word	0x00000000
 80001b0:	08009d84 	.word	0x08009d84

080001b4 <frame_dummy>:
 80001b4:	b508      	push	{r3, lr}
 80001b6:	4b03      	ldr	r3, [pc, #12]	; (80001c4 <frame_dummy+0x10>)
 80001b8:	b11b      	cbz	r3, 80001c2 <frame_dummy+0xe>
 80001ba:	4903      	ldr	r1, [pc, #12]	; (80001c8 <frame_dummy+0x14>)
 80001bc:	4803      	ldr	r0, [pc, #12]	; (80001cc <frame_dummy+0x18>)
 80001be:	f3af 8000 	nop.w
 80001c2:	bd08      	pop	{r3, pc}
 80001c4:	00000000 	.word	0x00000000
 80001c8:	2000007c 	.word	0x2000007c
 80001cc:	08009d84 	.word	0x08009d84

080001d0 <strlen>:
 80001d0:	4603      	mov	r3, r0
 80001d2:	f813 2b01 	ldrb.w	r2, [r3], #1
 80001d6:	2a00      	cmp	r2, #0
 80001d8:	d1fb      	bne.n	80001d2 <strlen+0x2>
 80001da:	1a18      	subs	r0, r3, r0
 80001dc:	3801      	subs	r0, #1
 80001de:	4770      	bx	lr

080001e0 <memchr>:
 80001e0:	f001 01ff 	and.w	r1, r1, #255	; 0xff
 80001e4:	2a10      	cmp	r2, #16
 80001e6:	db2b      	blt.n	8000240 <memchr+0x60>
 80001e8:	f010 0f07 	tst.w	r0, #7
 80001ec:	d008      	beq.n	8000200 <memchr+0x20>
 80001ee:	f810 3b01 	ldrb.w	r3, [r0], #1
 80001f2:	3a01      	subs	r2, #1
 80001f4:	428b      	cmp	r3, r1
 80001f6:	d02d      	beq.n	8000254 <memchr+0x74>
 80001f8:	f010 0f07 	tst.w	r0, #7
 80001fc:	b342      	cbz	r2, 8000250 <memchr+0x70>
 80001fe:	d1f6      	bne.n	80001ee <memchr+0xe>
 8000200:	b4f0      	push	{r4, r5, r6, r7}
 8000202:	ea41 2101 	orr.w	r1, r1, r1, lsl #8
 8000206:	ea41 4101 	orr.w	r1, r1, r1, lsl #16
 800020a:	f022 0407 	bic.w	r4, r2, #7
 800020e:	f07f 0700 	mvns.w	r7, #0
 8000212:	2300      	movs	r3, #0
 8000214:	e8f0 5602 	ldrd	r5, r6, [r0], #8
 8000218:	3c08      	subs	r4, #8
 800021a:	ea85 0501 	eor.w	r5, r5, r1
 800021e:	ea86 0601 	eor.w	r6, r6, r1
 8000222:	fa85 f547 	uadd8	r5, r5, r7
 8000226:	faa3 f587 	sel	r5, r3, r7
 800022a:	fa86 f647 	uadd8	r6, r6, r7
 800022e:	faa5 f687 	sel	r6, r5, r7
 8000232:	b98e      	cbnz	r6, 8000258 <memchr+0x78>
 8000234:	d1ee      	bne.n	8000214 <memchr+0x34>
 8000236:	bcf0      	pop	{r4, r5, r6, r7}
 8000238:	f001 01ff 	and.w	r1, r1, #255	; 0xff
 800023c:	f002 0207 	and.w	r2, r2, #7
 8000240:	b132      	cbz	r2, 8000250 <memchr+0x70>
 8000242:	f810 3b01 	ldrb.w	r3, [r0], #1
 8000246:	3a01      	subs	r2, #1
 8000248:	ea83 0301 	eor.w	r3, r3, r1
 800024c:	b113      	cbz	r3, 8000254 <memchr+0x74>
 800024e:	d1f8      	bne.n	8000242 <memchr+0x62>
 8000250:	2000      	movs	r0, #0
 8000252:	4770      	bx	lr
 8000254:	3801      	subs	r0, #1
 8000256:	4770      	bx	lr
 8000258:	2d00      	cmp	r5, #0
 800025a:	bf06      	itte	eq
 800025c:	4635      	moveq	r5, r6
 800025e:	3803      	subeq	r0, #3
 8000260:	3807      	subne	r0, #7
 8000262:	f015 0f01 	tst.w	r5, #1
 8000266:	d107      	bne.n	8000278 <memchr+0x98>
 8000268:	3001      	adds	r0, #1
 800026a:	f415 7f80 	tst.w	r5, #256	; 0x100
 800026e:	bf02      	ittt	eq
 8000270:	3001      	addeq	r0, #1
 8000272:	f415 3fc0 	tsteq.w	r5, #98304	; 0x18000
 8000276:	3001      	addeq	r0, #1
 8000278:	bcf0      	pop	{r4, r5, r6, r7}
 800027a:	3801      	subs	r0, #1
 800027c:	4770      	bx	lr
 800027e:	bf00      	nop

08000280 <__aeabi_uldivmod>:
 8000280:	b953      	cbnz	r3, 8000298 <__aeabi_uldivmod+0x18>
 8000282:	b94a      	cbnz	r2, 8000298 <__aeabi_uldivmod+0x18>
 8000284:	2900      	cmp	r1, #0
 8000286:	bf08      	it	eq
 8000288:	2800      	cmpeq	r0, #0
 800028a:	bf1c      	itt	ne
 800028c:	f04f 31ff 	movne.w	r1, #4294967295
 8000290:	f04f 30ff 	movne.w	r0, #4294967295
 8000294:	f000 b96e 	b.w	8000574 <__aeabi_idiv0>
 8000298:	f1ad 0c08 	sub.w	ip, sp, #8
 800029c:	e96d ce04 	strd	ip, lr, [sp, #-16]!
 80002a0:	f000 f806 	bl	80002b0 <__udivmoddi4>
 80002a4:	f8dd e004 	ldr.w	lr, [sp, #4]
 80002a8:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 80002ac:	b004      	add	sp, #16
 80002ae:	4770      	bx	lr

080002b0 <__udivmoddi4>:
 80002b0:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 80002b4:	9d08      	ldr	r5, [sp, #32]
 80002b6:	4604      	mov	r4, r0
 80002b8:	468c      	mov	ip, r1
 80002ba:	2b00      	cmp	r3, #0
 80002bc:	f040 8083 	bne.w	80003c6 <__udivmoddi4+0x116>
 80002c0:	428a      	cmp	r2, r1
 80002c2:	4617      	mov	r7, r2
 80002c4:	d947      	bls.n	8000356 <__udivmoddi4+0xa6>
 80002c6:	fab2 f282 	clz	r2, r2
 80002ca:	b142      	cbz	r2, 80002de <__udivmoddi4+0x2e>
 80002cc:	f1c2 0020 	rsb	r0, r2, #32
 80002d0:	fa24 f000 	lsr.w	r0, r4, r0
 80002d4:	4091      	lsls	r1, r2
 80002d6:	4097      	lsls	r7, r2
 80002d8:	ea40 0c01 	orr.w	ip, r0, r1
 80002dc:	4094      	lsls	r4, r2
 80002de:	ea4f 4817 	mov.w	r8, r7, lsr #16
 80002e2:	0c23      	lsrs	r3, r4, #16
 80002e4:	fbbc f6f8 	udiv	r6, ip, r8
 80002e8:	fa1f fe87 	uxth.w	lr, r7
 80002ec:	fb08 c116 	mls	r1, r8, r6, ip
 80002f0:	ea43 4301 	orr.w	r3, r3, r1, lsl #16
 80002f4:	fb06 f10e 	mul.w	r1, r6, lr
 80002f8:	4299      	cmp	r1, r3
 80002fa:	d909      	bls.n	8000310 <__udivmoddi4+0x60>
 80002fc:	18fb      	adds	r3, r7, r3
 80002fe:	f106 30ff 	add.w	r0, r6, #4294967295
 8000302:	f080 8119 	bcs.w	8000538 <__udivmoddi4+0x288>
 8000306:	4299      	cmp	r1, r3
 8000308:	f240 8116 	bls.w	8000538 <__udivmoddi4+0x288>
 800030c:	3e02      	subs	r6, #2
 800030e:	443b      	add	r3, r7
 8000310:	1a5b      	subs	r3, r3, r1
 8000312:	b2a4      	uxth	r4, r4
 8000314:	fbb3 f0f8 	udiv	r0, r3, r8
 8000318:	fb08 3310 	mls	r3, r8, r0, r3
 800031c:	ea44 4403 	orr.w	r4, r4, r3, lsl #16
 8000320:	fb00 fe0e 	mul.w	lr, r0, lr
 8000324:	45a6      	cmp	lr, r4
 8000326:	d909      	bls.n	800033c <__udivmoddi4+0x8c>
 8000328:	193c      	adds	r4, r7, r4
 800032a:	f100 33ff 	add.w	r3, r0, #4294967295
 800032e:	f080 8105 	bcs.w	800053c <__udivmoddi4+0x28c>
 8000332:	45a6      	cmp	lr, r4
 8000334:	f240 8102 	bls.w	800053c <__udivmoddi4+0x28c>
 8000338:	3802      	subs	r0, #2
 800033a:	443c      	add	r4, r7
 800033c:	ea40 4006 	orr.w	r0, r0, r6, lsl #16
 8000340:	eba4 040e 	sub.w	r4, r4, lr
 8000344:	2600      	movs	r6, #0
 8000346:	b11d      	cbz	r5, 8000350 <__udivmoddi4+0xa0>
 8000348:	40d4      	lsrs	r4, r2
 800034a:	2300      	movs	r3, #0
 800034c:	e9c5 4300 	strd	r4, r3, [r5]
 8000350:	4631      	mov	r1, r6
 8000352:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8000356:	b902      	cbnz	r2, 800035a <__udivmoddi4+0xaa>
 8000358:	deff      	udf	#255	; 0xff
 800035a:	fab2 f282 	clz	r2, r2
 800035e:	2a00      	cmp	r2, #0
 8000360:	d150      	bne.n	8000404 <__udivmoddi4+0x154>
 8000362:	1bcb      	subs	r3, r1, r7
 8000364:	ea4f 4e17 	mov.w	lr, r7, lsr #16
 8000368:	fa1f f887 	uxth.w	r8, r7
 800036c:	2601      	movs	r6, #1
 800036e:	fbb3 fcfe 	udiv	ip, r3, lr
 8000372:	0c21      	lsrs	r1, r4, #16
 8000374:	fb0e 331c 	mls	r3, lr, ip, r3
 8000378:	ea41 4103 	orr.w	r1, r1, r3, lsl #16
 800037c:	fb08 f30c 	mul.w	r3, r8, ip
 8000380:	428b      	cmp	r3, r1
 8000382:	d907      	bls.n	8000394 <__udivmoddi4+0xe4>
 8000384:	1879      	adds	r1, r7, r1
 8000386:	f10c 30ff 	add.w	r0, ip, #4294967295
 800038a:	d202      	bcs.n	8000392 <__udivmoddi4+0xe2>
 800038c:	428b      	cmp	r3, r1
 800038e:	f200 80e9 	bhi.w	8000564 <__udivmoddi4+0x2b4>
 8000392:	4684      	mov	ip, r0
 8000394:	1ac9      	subs	r1, r1, r3
 8000396:	b2a3      	uxth	r3, r4
 8000398:	fbb1 f0fe 	udiv	r0, r1, lr
 800039c:	fb0e 1110 	mls	r1, lr, r0, r1
 80003a0:	ea43 4401 	orr.w	r4, r3, r1, lsl #16
 80003a4:	fb08 f800 	mul.w	r8, r8, r0
 80003a8:	45a0      	cmp	r8, r4
 80003aa:	d907      	bls.n	80003bc <__udivmoddi4+0x10c>
 80003ac:	193c      	adds	r4, r7, r4
 80003ae:	f100 33ff 	add.w	r3, r0, #4294967295
 80003b2:	d202      	bcs.n	80003ba <__udivmoddi4+0x10a>
 80003b4:	45a0      	cmp	r8, r4
 80003b6:	f200 80d9 	bhi.w	800056c <__udivmoddi4+0x2bc>
 80003ba:	4618      	mov	r0, r3
 80003bc:	eba4 0408 	sub.w	r4, r4, r8
 80003c0:	ea40 400c 	orr.w	r0, r0, ip, lsl #16
 80003c4:	e7bf      	b.n	8000346 <__udivmoddi4+0x96>
 80003c6:	428b      	cmp	r3, r1
 80003c8:	d909      	bls.n	80003de <__udivmoddi4+0x12e>
 80003ca:	2d00      	cmp	r5, #0
 80003cc:	f000 80b1 	beq.w	8000532 <__udivmoddi4+0x282>
 80003d0:	2600      	movs	r6, #0
 80003d2:	e9c5 0100 	strd	r0, r1, [r5]
 80003d6:	4630      	mov	r0, r6
 80003d8:	4631      	mov	r1, r6
 80003da:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 80003de:	fab3 f683 	clz	r6, r3
 80003e2:	2e00      	cmp	r6, #0
 80003e4:	d14a      	bne.n	800047c <__udivmoddi4+0x1cc>
 80003e6:	428b      	cmp	r3, r1
 80003e8:	d302      	bcc.n	80003f0 <__udivmoddi4+0x140>
 80003ea:	4282      	cmp	r2, r0
 80003ec:	f200 80b8 	bhi.w	8000560 <__udivmoddi4+0x2b0>
 80003f0:	1a84      	subs	r4, r0, r2
 80003f2:	eb61 0103 	sbc.w	r1, r1, r3
 80003f6:	2001      	movs	r0, #1
 80003f8:	468c      	mov	ip, r1
 80003fa:	2d00      	cmp	r5, #0
 80003fc:	d0a8      	beq.n	8000350 <__udivmoddi4+0xa0>
 80003fe:	e9c5 4c00 	strd	r4, ip, [r5]
 8000402:	e7a5      	b.n	8000350 <__udivmoddi4+0xa0>
 8000404:	f1c2 0320 	rsb	r3, r2, #32
 8000408:	fa20 f603 	lsr.w	r6, r0, r3
 800040c:	4097      	lsls	r7, r2
 800040e:	fa01 f002 	lsl.w	r0, r1, r2
 8000412:	ea4f 4e17 	mov.w	lr, r7, lsr #16
 8000416:	40d9      	lsrs	r1, r3
 8000418:	4330      	orrs	r0, r6
 800041a:	0c03      	lsrs	r3, r0, #16
 800041c:	fbb1 f6fe 	udiv	r6, r1, lr
 8000420:	fa1f f887 	uxth.w	r8, r7
 8000424:	fb0e 1116 	mls	r1, lr, r6, r1
 8000428:	ea43 4301 	orr.w	r3, r3, r1, lsl #16
 800042c:	fb06 f108 	mul.w	r1, r6, r8
 8000430:	4299      	cmp	r1, r3
 8000432:	fa04 f402 	lsl.w	r4, r4, r2
 8000436:	d909      	bls.n	800044c <__udivmoddi4+0x19c>
 8000438:	18fb      	adds	r3, r7, r3
 800043a:	f106 3cff 	add.w	ip, r6, #4294967295
 800043e:	f080 808d 	bcs.w	800055c <__udivmoddi4+0x2ac>
 8000442:	4299      	cmp	r1, r3
 8000444:	f240 808a 	bls.w	800055c <__udivmoddi4+0x2ac>
 8000448:	3e02      	subs	r6, #2
 800044a:	443b      	add	r3, r7
 800044c:	1a5b      	subs	r3, r3, r1
 800044e:	b281      	uxth	r1, r0
 8000450:	fbb3 f0fe 	udiv	r0, r3, lr
 8000454:	fb0e 3310 	mls	r3, lr, r0, r3
 8000458:	ea41 4103 	orr.w	r1, r1, r3, lsl #16
 800045c:	fb00 f308 	mul.w	r3, r0, r8
 8000460:	428b      	cmp	r3, r1
 8000462:	d907      	bls.n	8000474 <__udivmoddi4+0x1c4>
 8000464:	1879      	adds	r1, r7, r1
 8000466:	f100 3cff 	add.w	ip, r0, #4294967295
 800046a:	d273      	bcs.n	8000554 <__udivmoddi4+0x2a4>
 800046c:	428b      	cmp	r3, r1
 800046e:	d971      	bls.n	8000554 <__udivmoddi4+0x2a4>
 8000470:	3802      	subs	r0, #2
 8000472:	4439      	add	r1, r7
 8000474:	1acb      	subs	r3, r1, r3
 8000476:	ea40 4606 	orr.w	r6, r0, r6, lsl #16
 800047a:	e778      	b.n	800036e <__udivmoddi4+0xbe>
 800047c:	f1c6 0c20 	rsb	ip, r6, #32
 8000480:	fa03 f406 	lsl.w	r4, r3, r6
 8000484:	fa22 f30c 	lsr.w	r3, r2, ip
 8000488:	431c      	orrs	r4, r3
 800048a:	fa20 f70c 	lsr.w	r7, r0, ip
 800048e:	fa01 f306 	lsl.w	r3, r1, r6
 8000492:	ea4f 4e14 	mov.w	lr, r4, lsr #16
 8000496:	fa21 f10c 	lsr.w	r1, r1, ip
 800049a:	431f      	orrs	r7, r3
 800049c:	0c3b      	lsrs	r3, r7, #16
 800049e:	fbb1 f9fe 	udiv	r9, r1, lr
 80004a2:	fa1f f884 	uxth.w	r8, r4
 80004a6:	fb0e 1119 	mls	r1, lr, r9, r1
 80004aa:	ea43 4101 	orr.w	r1, r3, r1, lsl #16
 80004ae:	fb09 fa08 	mul.w	sl, r9, r8
 80004b2:	458a      	cmp	sl, r1
 80004b4:	fa02 f206 	lsl.w	r2, r2, r6
 80004b8:	fa00 f306 	lsl.w	r3, r0, r6
 80004bc:	d908      	bls.n	80004d0 <__udivmoddi4+0x220>
 80004be:	1861      	adds	r1, r4, r1
 80004c0:	f109 30ff 	add.w	r0, r9, #4294967295
 80004c4:	d248      	bcs.n	8000558 <__udivmoddi4+0x2a8>
 80004c6:	458a      	cmp	sl, r1
 80004c8:	d946      	bls.n	8000558 <__udivmoddi4+0x2a8>
 80004ca:	f1a9 0902 	sub.w	r9, r9, #2
 80004ce:	4421      	add	r1, r4
 80004d0:	eba1 010a 	sub.w	r1, r1, sl
 80004d4:	b2bf      	uxth	r7, r7
 80004d6:	fbb1 f0fe 	udiv	r0, r1, lr
 80004da:	fb0e 1110 	mls	r1, lr, r0, r1
 80004de:	ea47 4701 	orr.w	r7, r7, r1, lsl #16
 80004e2:	fb00 f808 	mul.w	r8, r0, r8
 80004e6:	45b8      	cmp	r8, r7
 80004e8:	d907      	bls.n	80004fa <__udivmoddi4+0x24a>
 80004ea:	19e7      	adds	r7, r4, r7
 80004ec:	f100 31ff 	add.w	r1, r0, #4294967295
 80004f0:	d22e      	bcs.n	8000550 <__udivmoddi4+0x2a0>
 80004f2:	45b8      	cmp	r8, r7
 80004f4:	d92c      	bls.n	8000550 <__udivmoddi4+0x2a0>
 80004f6:	3802      	subs	r0, #2
 80004f8:	4427      	add	r7, r4
 80004fa:	ea40 4009 	orr.w	r0, r0, r9, lsl #16
 80004fe:	eba7 0708 	sub.w	r7, r7, r8
 8000502:	fba0 8902 	umull	r8, r9, r0, r2
 8000506:	454f      	cmp	r7, r9
 8000508:	46c6      	mov	lr, r8
 800050a:	4649      	mov	r1, r9
 800050c:	d31a      	bcc.n	8000544 <__udivmoddi4+0x294>
 800050e:	d017      	beq.n	8000540 <__udivmoddi4+0x290>
 8000510:	b15d      	cbz	r5, 800052a <__udivmoddi4+0x27a>
 8000512:	ebb3 020e 	subs.w	r2, r3, lr
 8000516:	eb67 0701 	sbc.w	r7, r7, r1
 800051a:	fa07 fc0c 	lsl.w	ip, r7, ip
 800051e:	40f2      	lsrs	r2, r6
 8000520:	ea4c 0202 	orr.w	r2, ip, r2
 8000524:	40f7      	lsrs	r7, r6
 8000526:	e9c5 2700 	strd	r2, r7, [r5]
 800052a:	2600      	movs	r6, #0
 800052c:	4631      	mov	r1, r6
 800052e:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8000532:	462e      	mov	r6, r5
 8000534:	4628      	mov	r0, r5
 8000536:	e70b      	b.n	8000350 <__udivmoddi4+0xa0>
 8000538:	4606      	mov	r6, r0
 800053a:	e6e9      	b.n	8000310 <__udivmoddi4+0x60>
 800053c:	4618      	mov	r0, r3
 800053e:	e6fd      	b.n	800033c <__udivmoddi4+0x8c>
 8000540:	4543      	cmp	r3, r8
 8000542:	d2e5      	bcs.n	8000510 <__udivmoddi4+0x260>
 8000544:	ebb8 0e02 	subs.w	lr, r8, r2
 8000548:	eb69 0104 	sbc.w	r1, r9, r4
 800054c:	3801      	subs	r0, #1
 800054e:	e7df      	b.n	8000510 <__udivmoddi4+0x260>
 8000550:	4608      	mov	r0, r1
 8000552:	e7d2      	b.n	80004fa <__udivmoddi4+0x24a>
 8000554:	4660      	mov	r0, ip
 8000556:	e78d      	b.n	8000474 <__udivmoddi4+0x1c4>
 8000558:	4681      	mov	r9, r0
 800055a:	e7b9      	b.n	80004d0 <__udivmoddi4+0x220>
 800055c:	4666      	mov	r6, ip
 800055e:	e775      	b.n	800044c <__udivmoddi4+0x19c>
 8000560:	4630      	mov	r0, r6
 8000562:	e74a      	b.n	80003fa <__udivmoddi4+0x14a>
 8000564:	f1ac 0c02 	sub.w	ip, ip, #2
 8000568:	4439      	add	r1, r7
 800056a:	e713      	b.n	8000394 <__udivmoddi4+0xe4>
 800056c:	3802      	subs	r0, #2
 800056e:	443c      	add	r4, r7
 8000570:	e724      	b.n	80003bc <__udivmoddi4+0x10c>
 8000572:	bf00      	nop

08000574 <__aeabi_idiv0>:
 8000574:	4770      	bx	lr
 8000576:	bf00      	nop

08000578 <main>:
/**
  * @brief  The application entry point.
  * @retval int
  */
int main(void)
{
 8000578:	b580      	push	{r7, lr}
 800057a:	af00      	add	r7, sp, #0
  /* USER CODE END 1 */

  /* MCU Configuration--------------------------------------------------------*/

  /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
  HAL_Init();
 800057c:	f000 fe30 	bl	80011e0 <HAL_Init>
  /* USER CODE BEGIN Init */

  /* USER CODE END Init */

  /* Configure the system clock */
  SystemClock_Config();
 8000580:	f000 f828 	bl	80005d4 <SystemClock_Config>
  /* USER CODE BEGIN SysInit */

  /* USER CODE END SysInit */

  /* Initialize all configured peripherals */
  MX_GPIO_Init();
 8000584:	f000 fa5a 	bl	8000a3c <MX_GPIO_Init>
  MX_ADC1_Init();
 8000588:	f000 f88e 	bl	80006a8 <MX_ADC1_Init>
  MX_ADC2_Init();
 800058c:	f000 f8de 	bl	800074c <MX_ADC2_Init>
  MX_I2C1_Init();
 8000590:	f000 f92e 	bl	80007f0 <MX_I2C1_Init>
  MX_TIM2_Init();
 8000594:	f000 f988 	bl	80008a8 <MX_TIM2_Init>
  MX_UART4_Init();
 8000598:	f000 f9d2 	bl	8000940 <MX_UART4_Init>
  MX_UART5_Init();
 800059c:	f000 f9fa 	bl	8000994 <MX_UART5_Init>
  MX_USART1_UART_Init();
 80005a0:	f000 fa22 	bl	80009e8 <MX_USART1_UART_Init>
  MX_I2C2_Init();
 80005a4:	f000 f952 	bl	800084c <MX_I2C2_Init>
  /* USER CODE BEGIN 2 */
  tasks_init();
 80005a8:	f008 fe56 	bl	8009258 <tasks_init>
  /* USER CODE END 2 */

  /* Init scheduler */
  osKernelInitialize();
 80005ac:	f004 f9c4 	bl	8004938 <osKernelInitialize>
  /* add queues, ... */
  /* USER CODE END RTOS_QUEUES */

  /* Create the thread(s) */
  /* creation of defaultTask */
  defaultTaskHandle = osThreadNew(StartDefaultTask, NULL, &defaultTask_attributes);
 80005b0:	4a05      	ldr	r2, [pc, #20]	; (80005c8 <main+0x50>)
 80005b2:	2100      	movs	r1, #0
 80005b4:	4805      	ldr	r0, [pc, #20]	; (80005cc <main+0x54>)
 80005b6:	f004 fa29 	bl	8004a0c <osThreadNew>
 80005ba:	4603      	mov	r3, r0
 80005bc:	4a04      	ldr	r2, [pc, #16]	; (80005d0 <main+0x58>)
 80005be:	6013      	str	r3, [r2, #0]
  /* USER CODE BEGIN RTOS_EVENTS */
  /* add events, ... */
  /* USER CODE END RTOS_EVENTS */

  /* Start scheduler */
  osKernelStart();
 80005c0:	f004 f9ee 	bl	80049a0 <osKernelStart>

  /* We should never get here as control is now taken by the scheduler */
  /* Infinite loop */
  /* USER CODE BEGIN WHILE */
  while (1)
 80005c4:	e7fe      	b.n	80005c4 <main+0x4c>
 80005c6:	bf00      	nop
 80005c8:	08009ee0 	.word	0x08009ee0
 80005cc:	08000b41 	.word	0x08000b41
 80005d0:	20004a0c 	.word	0x20004a0c

080005d4 <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 80005d4:	b580      	push	{r7, lr}
 80005d6:	b094      	sub	sp, #80	; 0x50
 80005d8:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 80005da:	f107 0320 	add.w	r3, r7, #32
 80005de:	2230      	movs	r2, #48	; 0x30
 80005e0:	2100      	movs	r1, #0
 80005e2:	4618      	mov	r0, r3
 80005e4:	f008 ffa6 	bl	8009534 <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 80005e8:	f107 030c 	add.w	r3, r7, #12
 80005ec:	2200      	movs	r2, #0
 80005ee:	601a      	str	r2, [r3, #0]
 80005f0:	605a      	str	r2, [r3, #4]
 80005f2:	609a      	str	r2, [r3, #8]
 80005f4:	60da      	str	r2, [r3, #12]
 80005f6:	611a      	str	r2, [r3, #16]

  /** Configure the main internal regulator output voltage
  */
  __HAL_RCC_PWR_CLK_ENABLE();
 80005f8:	2300      	movs	r3, #0
 80005fa:	60bb      	str	r3, [r7, #8]
 80005fc:	4b28      	ldr	r3, [pc, #160]	; (80006a0 <SystemClock_Config+0xcc>)
 80005fe:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8000600:	4a27      	ldr	r2, [pc, #156]	; (80006a0 <SystemClock_Config+0xcc>)
 8000602:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8000606:	6413      	str	r3, [r2, #64]	; 0x40
 8000608:	4b25      	ldr	r3, [pc, #148]	; (80006a0 <SystemClock_Config+0xcc>)
 800060a:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800060c:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8000610:	60bb      	str	r3, [r7, #8]
 8000612:	68bb      	ldr	r3, [r7, #8]
  __HAL_PWR_VOLTAGESCALING_CONFIG(PWR_REGULATOR_VOLTAGE_SCALE1);
 8000614:	2300      	movs	r3, #0
 8000616:	607b      	str	r3, [r7, #4]
 8000618:	4b22      	ldr	r3, [pc, #136]	; (80006a4 <SystemClock_Config+0xd0>)
 800061a:	681b      	ldr	r3, [r3, #0]
 800061c:	4a21      	ldr	r2, [pc, #132]	; (80006a4 <SystemClock_Config+0xd0>)
 800061e:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 8000622:	6013      	str	r3, [r2, #0]
 8000624:	4b1f      	ldr	r3, [pc, #124]	; (80006a4 <SystemClock_Config+0xd0>)
 8000626:	681b      	ldr	r3, [r3, #0]
 8000628:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 800062c:	607b      	str	r3, [r7, #4]
 800062e:	687b      	ldr	r3, [r7, #4]
  /** Initializes the RCC Oscillators according to the specified parameters
  * in the RCC_OscInitTypeDef structure.
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSI;
 8000630:	2302      	movs	r3, #2
 8000632:	623b      	str	r3, [r7, #32]
  RCC_OscInitStruct.HSIState = RCC_HSI_ON;
 8000634:	2301      	movs	r3, #1
 8000636:	62fb      	str	r3, [r7, #44]	; 0x2c
  RCC_OscInitStruct.HSICalibrationValue = RCC_HSICALIBRATION_DEFAULT;
 8000638:	2310      	movs	r3, #16
 800063a:	633b      	str	r3, [r7, #48]	; 0x30
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 800063c:	2302      	movs	r3, #2
 800063e:	63bb      	str	r3, [r7, #56]	; 0x38
  RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSI;
 8000640:	2300      	movs	r3, #0
 8000642:	63fb      	str	r3, [r7, #60]	; 0x3c
  RCC_OscInitStruct.PLL.PLLM = 8;
 8000644:	2308      	movs	r3, #8
 8000646:	643b      	str	r3, [r7, #64]	; 0x40
  RCC_OscInitStruct.PLL.PLLN = 168;
 8000648:	23a8      	movs	r3, #168	; 0xa8
 800064a:	647b      	str	r3, [r7, #68]	; 0x44
  RCC_OscInitStruct.PLL.PLLP = RCC_PLLP_DIV2;
 800064c:	2302      	movs	r3, #2
 800064e:	64bb      	str	r3, [r7, #72]	; 0x48
  RCC_OscInitStruct.PLL.PLLQ = 4;
 8000650:	2304      	movs	r3, #4
 8000652:	64fb      	str	r3, [r7, #76]	; 0x4c
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 8000654:	f107 0320 	add.w	r3, r7, #32
 8000658:	4618      	mov	r0, r3
 800065a:	f002 fa45 	bl	8002ae8 <HAL_RCC_OscConfig>
 800065e:	4603      	mov	r3, r0
 8000660:	2b00      	cmp	r3, #0
 8000662:	d001      	beq.n	8000668 <SystemClock_Config+0x94>
  {
    Error_Handler();
 8000664:	f000 fa86 	bl	8000b74 <Error_Handler>
  }
  /** Initializes the CPU, AHB and APB buses clocks
  */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 8000668:	230f      	movs	r3, #15
 800066a:	60fb      	str	r3, [r7, #12]
                              |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
 800066c:	2302      	movs	r3, #2
 800066e:	613b      	str	r3, [r7, #16]
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 8000670:	2300      	movs	r3, #0
 8000672:	617b      	str	r3, [r7, #20]
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV4;
 8000674:	f44f 53a0 	mov.w	r3, #5120	; 0x1400
 8000678:	61bb      	str	r3, [r7, #24]
  RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV2;
 800067a:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 800067e:	61fb      	str	r3, [r7, #28]

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_5) != HAL_OK)
 8000680:	f107 030c 	add.w	r3, r7, #12
 8000684:	2105      	movs	r1, #5
 8000686:	4618      	mov	r0, r3
 8000688:	f002 fc9e 	bl	8002fc8 <HAL_RCC_ClockConfig>
 800068c:	4603      	mov	r3, r0
 800068e:	2b00      	cmp	r3, #0
 8000690:	d001      	beq.n	8000696 <SystemClock_Config+0xc2>
  {
    Error_Handler();
 8000692:	f000 fa6f 	bl	8000b74 <Error_Handler>
  }
}
 8000696:	bf00      	nop
 8000698:	3750      	adds	r7, #80	; 0x50
 800069a:	46bd      	mov	sp, r7
 800069c:	bd80      	pop	{r7, pc}
 800069e:	bf00      	nop
 80006a0:	40023800 	.word	0x40023800
 80006a4:	40007000 	.word	0x40007000

080006a8 <MX_ADC1_Init>:
  * @brief ADC1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_ADC1_Init(void)
{
 80006a8:	b580      	push	{r7, lr}
 80006aa:	b084      	sub	sp, #16
 80006ac:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN ADC1_Init 0 */

  /* USER CODE END ADC1_Init 0 */

  ADC_ChannelConfTypeDef sConfig = {0};
 80006ae:	463b      	mov	r3, r7
 80006b0:	2200      	movs	r2, #0
 80006b2:	601a      	str	r2, [r3, #0]
 80006b4:	605a      	str	r2, [r3, #4]
 80006b6:	609a      	str	r2, [r3, #8]
 80006b8:	60da      	str	r2, [r3, #12]
  /* USER CODE BEGIN ADC1_Init 1 */

  /* USER CODE END ADC1_Init 1 */
  /** Configure the global features of the ADC (Clock, Resolution, Data Alignment and number of conversion)
  */
  hadc1.Instance = ADC1;
 80006ba:	4b21      	ldr	r3, [pc, #132]	; (8000740 <MX_ADC1_Init+0x98>)
 80006bc:	4a21      	ldr	r2, [pc, #132]	; (8000744 <MX_ADC1_Init+0x9c>)
 80006be:	601a      	str	r2, [r3, #0]
  hadc1.Init.ClockPrescaler = ADC_CLOCK_SYNC_PCLK_DIV8;
 80006c0:	4b1f      	ldr	r3, [pc, #124]	; (8000740 <MX_ADC1_Init+0x98>)
 80006c2:	f44f 3240 	mov.w	r2, #196608	; 0x30000
 80006c6:	605a      	str	r2, [r3, #4]
  hadc1.Init.Resolution = ADC_RESOLUTION_12B;
 80006c8:	4b1d      	ldr	r3, [pc, #116]	; (8000740 <MX_ADC1_Init+0x98>)
 80006ca:	2200      	movs	r2, #0
 80006cc:	609a      	str	r2, [r3, #8]
  hadc1.Init.ScanConvMode = DISABLE;
 80006ce:	4b1c      	ldr	r3, [pc, #112]	; (8000740 <MX_ADC1_Init+0x98>)
 80006d0:	2200      	movs	r2, #0
 80006d2:	611a      	str	r2, [r3, #16]
  hadc1.Init.ContinuousConvMode = ENABLE;
 80006d4:	4b1a      	ldr	r3, [pc, #104]	; (8000740 <MX_ADC1_Init+0x98>)
 80006d6:	2201      	movs	r2, #1
 80006d8:	761a      	strb	r2, [r3, #24]
  hadc1.Init.DiscontinuousConvMode = DISABLE;
 80006da:	4b19      	ldr	r3, [pc, #100]	; (8000740 <MX_ADC1_Init+0x98>)
 80006dc:	2200      	movs	r2, #0
 80006de:	f883 2020 	strb.w	r2, [r3, #32]
  hadc1.Init.ExternalTrigConvEdge = ADC_EXTERNALTRIGCONVEDGE_NONE;
 80006e2:	4b17      	ldr	r3, [pc, #92]	; (8000740 <MX_ADC1_Init+0x98>)
 80006e4:	2200      	movs	r2, #0
 80006e6:	62da      	str	r2, [r3, #44]	; 0x2c
  hadc1.Init.ExternalTrigConv = ADC_SOFTWARE_START;
 80006e8:	4b15      	ldr	r3, [pc, #84]	; (8000740 <MX_ADC1_Init+0x98>)
 80006ea:	4a17      	ldr	r2, [pc, #92]	; (8000748 <MX_ADC1_Init+0xa0>)
 80006ec:	629a      	str	r2, [r3, #40]	; 0x28
  hadc1.Init.DataAlign = ADC_DATAALIGN_RIGHT;
 80006ee:	4b14      	ldr	r3, [pc, #80]	; (8000740 <MX_ADC1_Init+0x98>)
 80006f0:	2200      	movs	r2, #0
 80006f2:	60da      	str	r2, [r3, #12]
  hadc1.Init.NbrOfConversion = 1;
 80006f4:	4b12      	ldr	r3, [pc, #72]	; (8000740 <MX_ADC1_Init+0x98>)
 80006f6:	2201      	movs	r2, #1
 80006f8:	61da      	str	r2, [r3, #28]
  hadc1.Init.DMAContinuousRequests = DISABLE;
 80006fa:	4b11      	ldr	r3, [pc, #68]	; (8000740 <MX_ADC1_Init+0x98>)
 80006fc:	2200      	movs	r2, #0
 80006fe:	f883 2030 	strb.w	r2, [r3, #48]	; 0x30
  hadc1.Init.EOCSelection = ADC_EOC_SINGLE_CONV;
 8000702:	4b0f      	ldr	r3, [pc, #60]	; (8000740 <MX_ADC1_Init+0x98>)
 8000704:	2201      	movs	r2, #1
 8000706:	615a      	str	r2, [r3, #20]
  if (HAL_ADC_Init(&hadc1) != HAL_OK)
 8000708:	480d      	ldr	r0, [pc, #52]	; (8000740 <MX_ADC1_Init+0x98>)
 800070a:	f000 fdcf 	bl	80012ac <HAL_ADC_Init>
 800070e:	4603      	mov	r3, r0
 8000710:	2b00      	cmp	r3, #0
 8000712:	d001      	beq.n	8000718 <MX_ADC1_Init+0x70>
  {
    Error_Handler();
 8000714:	f000 fa2e 	bl	8000b74 <Error_Handler>
  }
  /** Configure for the selected ADC regular channel its corresponding rank in the sequencer and its sample time.
  */
  sConfig.Channel = ADC_CHANNEL_0;
 8000718:	2300      	movs	r3, #0
 800071a:	603b      	str	r3, [r7, #0]
  sConfig.Rank = 1;
 800071c:	2301      	movs	r3, #1
 800071e:	607b      	str	r3, [r7, #4]
  sConfig.SamplingTime = ADC_SAMPLETIME_56CYCLES;
 8000720:	2303      	movs	r3, #3
 8000722:	60bb      	str	r3, [r7, #8]
  if (HAL_ADC_ConfigChannel(&hadc1, &sConfig) != HAL_OK)
 8000724:	463b      	mov	r3, r7
 8000726:	4619      	mov	r1, r3
 8000728:	4805      	ldr	r0, [pc, #20]	; (8000740 <MX_ADC1_Init+0x98>)
 800072a:	f000 ff8d 	bl	8001648 <HAL_ADC_ConfigChannel>
 800072e:	4603      	mov	r3, r0
 8000730:	2b00      	cmp	r3, #0
 8000732:	d001      	beq.n	8000738 <MX_ADC1_Init+0x90>
  {
    Error_Handler();
 8000734:	f000 fa1e 	bl	8000b74 <Error_Handler>
  }
  /* USER CODE BEGIN ADC1_Init 2 */

  /* USER CODE END ADC1_Init 2 */

}
 8000738:	bf00      	nop
 800073a:	3710      	adds	r7, #16
 800073c:	46bd      	mov	sp, r7
 800073e:	bd80      	pop	{r7, pc}
 8000740:	20004b40 	.word	0x20004b40
 8000744:	40012000 	.word	0x40012000
 8000748:	0f000001 	.word	0x0f000001

0800074c <MX_ADC2_Init>:
  * @brief ADC2 Initialization Function
  * @param None
  * @retval None
  */
static void MX_ADC2_Init(void)
{
 800074c:	b580      	push	{r7, lr}
 800074e:	b084      	sub	sp, #16
 8000750:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN ADC2_Init 0 */

  /* USER CODE END ADC2_Init 0 */

  ADC_ChannelConfTypeDef sConfig = {0};
 8000752:	463b      	mov	r3, r7
 8000754:	2200      	movs	r2, #0
 8000756:	601a      	str	r2, [r3, #0]
 8000758:	605a      	str	r2, [r3, #4]
 800075a:	609a      	str	r2, [r3, #8]
 800075c:	60da      	str	r2, [r3, #12]
  /* USER CODE BEGIN ADC2_Init 1 */

  /* USER CODE END ADC2_Init 1 */
  /** Configure the global features of the ADC (Clock, Resolution, Data Alignment and number of conversion)
  */
  hadc2.Instance = ADC2;
 800075e:	4b21      	ldr	r3, [pc, #132]	; (80007e4 <MX_ADC2_Init+0x98>)
 8000760:	4a21      	ldr	r2, [pc, #132]	; (80007e8 <MX_ADC2_Init+0x9c>)
 8000762:	601a      	str	r2, [r3, #0]
  hadc2.Init.ClockPrescaler = ADC_CLOCK_SYNC_PCLK_DIV8;
 8000764:	4b1f      	ldr	r3, [pc, #124]	; (80007e4 <MX_ADC2_Init+0x98>)
 8000766:	f44f 3240 	mov.w	r2, #196608	; 0x30000
 800076a:	605a      	str	r2, [r3, #4]
  hadc2.Init.Resolution = ADC_RESOLUTION_12B;
 800076c:	4b1d      	ldr	r3, [pc, #116]	; (80007e4 <MX_ADC2_Init+0x98>)
 800076e:	2200      	movs	r2, #0
 8000770:	609a      	str	r2, [r3, #8]
  hadc2.Init.ScanConvMode = DISABLE;
 8000772:	4b1c      	ldr	r3, [pc, #112]	; (80007e4 <MX_ADC2_Init+0x98>)
 8000774:	2200      	movs	r2, #0
 8000776:	611a      	str	r2, [r3, #16]
  hadc2.Init.ContinuousConvMode = ENABLE;
 8000778:	4b1a      	ldr	r3, [pc, #104]	; (80007e4 <MX_ADC2_Init+0x98>)
 800077a:	2201      	movs	r2, #1
 800077c:	761a      	strb	r2, [r3, #24]
  hadc2.Init.DiscontinuousConvMode = DISABLE;
 800077e:	4b19      	ldr	r3, [pc, #100]	; (80007e4 <MX_ADC2_Init+0x98>)
 8000780:	2200      	movs	r2, #0
 8000782:	f883 2020 	strb.w	r2, [r3, #32]
  hadc2.Init.ExternalTrigConvEdge = ADC_EXTERNALTRIGCONVEDGE_NONE;
 8000786:	4b17      	ldr	r3, [pc, #92]	; (80007e4 <MX_ADC2_Init+0x98>)
 8000788:	2200      	movs	r2, #0
 800078a:	62da      	str	r2, [r3, #44]	; 0x2c
  hadc2.Init.ExternalTrigConv = ADC_SOFTWARE_START;
 800078c:	4b15      	ldr	r3, [pc, #84]	; (80007e4 <MX_ADC2_Init+0x98>)
 800078e:	4a17      	ldr	r2, [pc, #92]	; (80007ec <MX_ADC2_Init+0xa0>)
 8000790:	629a      	str	r2, [r3, #40]	; 0x28
  hadc2.Init.DataAlign = ADC_DATAALIGN_RIGHT;
 8000792:	4b14      	ldr	r3, [pc, #80]	; (80007e4 <MX_ADC2_Init+0x98>)
 8000794:	2200      	movs	r2, #0
 8000796:	60da      	str	r2, [r3, #12]
  hadc2.Init.NbrOfConversion = 1;
 8000798:	4b12      	ldr	r3, [pc, #72]	; (80007e4 <MX_ADC2_Init+0x98>)
 800079a:	2201      	movs	r2, #1
 800079c:	61da      	str	r2, [r3, #28]
  hadc2.Init.DMAContinuousRequests = DISABLE;
 800079e:	4b11      	ldr	r3, [pc, #68]	; (80007e4 <MX_ADC2_Init+0x98>)
 80007a0:	2200      	movs	r2, #0
 80007a2:	f883 2030 	strb.w	r2, [r3, #48]	; 0x30
  hadc2.Init.EOCSelection = ADC_EOC_SINGLE_CONV;
 80007a6:	4b0f      	ldr	r3, [pc, #60]	; (80007e4 <MX_ADC2_Init+0x98>)
 80007a8:	2201      	movs	r2, #1
 80007aa:	615a      	str	r2, [r3, #20]
  if (HAL_ADC_Init(&hadc2) != HAL_OK)
 80007ac:	480d      	ldr	r0, [pc, #52]	; (80007e4 <MX_ADC2_Init+0x98>)
 80007ae:	f000 fd7d 	bl	80012ac <HAL_ADC_Init>
 80007b2:	4603      	mov	r3, r0
 80007b4:	2b00      	cmp	r3, #0
 80007b6:	d001      	beq.n	80007bc <MX_ADC2_Init+0x70>
  {
    Error_Handler();
 80007b8:	f000 f9dc 	bl	8000b74 <Error_Handler>
  }
  /** Configure for the selected ADC regular channel its corresponding rank in the sequencer and its sample time.
  */
  sConfig.Channel = ADC_CHANNEL_1;
 80007bc:	2301      	movs	r3, #1
 80007be:	603b      	str	r3, [r7, #0]
  sConfig.Rank = 1;
 80007c0:	2301      	movs	r3, #1
 80007c2:	607b      	str	r3, [r7, #4]
  sConfig.SamplingTime = ADC_SAMPLETIME_56CYCLES;
 80007c4:	2303      	movs	r3, #3
 80007c6:	60bb      	str	r3, [r7, #8]
  if (HAL_ADC_ConfigChannel(&hadc2, &sConfig) != HAL_OK)
 80007c8:	463b      	mov	r3, r7
 80007ca:	4619      	mov	r1, r3
 80007cc:	4805      	ldr	r0, [pc, #20]	; (80007e4 <MX_ADC2_Init+0x98>)
 80007ce:	f000 ff3b 	bl	8001648 <HAL_ADC_ConfigChannel>
 80007d2:	4603      	mov	r3, r0
 80007d4:	2b00      	cmp	r3, #0
 80007d6:	d001      	beq.n	80007dc <MX_ADC2_Init+0x90>
  {
    Error_Handler();
 80007d8:	f000 f9cc 	bl	8000b74 <Error_Handler>
  }
  /* USER CODE BEGIN ADC2_Init 2 */

  /* USER CODE END ADC2_Init 2 */

}
 80007dc:	bf00      	nop
 80007de:	3710      	adds	r7, #16
 80007e0:	46bd      	mov	sp, r7
 80007e2:	bd80      	pop	{r7, pc}
 80007e4:	20004a10 	.word	0x20004a10
 80007e8:	40012100 	.word	0x40012100
 80007ec:	0f000001 	.word	0x0f000001

080007f0 <MX_I2C1_Init>:
  * @brief I2C1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_I2C1_Init(void)
{
 80007f0:	b580      	push	{r7, lr}
 80007f2:	af00      	add	r7, sp, #0
  /* USER CODE END I2C1_Init 0 */

  /* USER CODE BEGIN I2C1_Init 1 */

  /* USER CODE END I2C1_Init 1 */
  hi2c1.Instance = I2C1;
 80007f4:	4b12      	ldr	r3, [pc, #72]	; (8000840 <MX_I2C1_Init+0x50>)
 80007f6:	4a13      	ldr	r2, [pc, #76]	; (8000844 <MX_I2C1_Init+0x54>)
 80007f8:	601a      	str	r2, [r3, #0]
  hi2c1.Init.ClockSpeed = 100000;
 80007fa:	4b11      	ldr	r3, [pc, #68]	; (8000840 <MX_I2C1_Init+0x50>)
 80007fc:	4a12      	ldr	r2, [pc, #72]	; (8000848 <MX_I2C1_Init+0x58>)
 80007fe:	605a      	str	r2, [r3, #4]
  hi2c1.Init.DutyCycle = I2C_DUTYCYCLE_2;
 8000800:	4b0f      	ldr	r3, [pc, #60]	; (8000840 <MX_I2C1_Init+0x50>)
 8000802:	2200      	movs	r2, #0
 8000804:	609a      	str	r2, [r3, #8]
  hi2c1.Init.OwnAddress1 = 0;
 8000806:	4b0e      	ldr	r3, [pc, #56]	; (8000840 <MX_I2C1_Init+0x50>)
 8000808:	2200      	movs	r2, #0
 800080a:	60da      	str	r2, [r3, #12]
  hi2c1.Init.AddressingMode = I2C_ADDRESSINGMODE_7BIT;
 800080c:	4b0c      	ldr	r3, [pc, #48]	; (8000840 <MX_I2C1_Init+0x50>)
 800080e:	f44f 4280 	mov.w	r2, #16384	; 0x4000
 8000812:	611a      	str	r2, [r3, #16]
  hi2c1.Init.DualAddressMode = I2C_DUALADDRESS_DISABLE;
 8000814:	4b0a      	ldr	r3, [pc, #40]	; (8000840 <MX_I2C1_Init+0x50>)
 8000816:	2200      	movs	r2, #0
 8000818:	615a      	str	r2, [r3, #20]
  hi2c1.Init.OwnAddress2 = 0;
 800081a:	4b09      	ldr	r3, [pc, #36]	; (8000840 <MX_I2C1_Init+0x50>)
 800081c:	2200      	movs	r2, #0
 800081e:	619a      	str	r2, [r3, #24]
  hi2c1.Init.GeneralCallMode = I2C_GENERALCALL_DISABLE;
 8000820:	4b07      	ldr	r3, [pc, #28]	; (8000840 <MX_I2C1_Init+0x50>)
 8000822:	2200      	movs	r2, #0
 8000824:	61da      	str	r2, [r3, #28]
  hi2c1.Init.NoStretchMode = I2C_NOSTRETCH_DISABLE;
 8000826:	4b06      	ldr	r3, [pc, #24]	; (8000840 <MX_I2C1_Init+0x50>)
 8000828:	2200      	movs	r2, #0
 800082a:	621a      	str	r2, [r3, #32]
  if (HAL_I2C_Init(&hi2c1) != HAL_OK)
 800082c:	4804      	ldr	r0, [pc, #16]	; (8000840 <MX_I2C1_Init+0x50>)
 800082e:	f001 fbe1 	bl	8001ff4 <HAL_I2C_Init>
 8000832:	4603      	mov	r3, r0
 8000834:	2b00      	cmp	r3, #0
 8000836:	d001      	beq.n	800083c <MX_I2C1_Init+0x4c>
  {
    Error_Handler();
 8000838:	f000 f99c 	bl	8000b74 <Error_Handler>
  }
  /* USER CODE BEGIN I2C1_Init 2 */

  /* USER CODE END I2C1_Init 2 */

}
 800083c:	bf00      	nop
 800083e:	bd80      	pop	{r7, pc}
 8000840:	20004a58 	.word	0x20004a58
 8000844:	40005400 	.word	0x40005400
 8000848:	000186a0 	.word	0x000186a0

0800084c <MX_I2C2_Init>:
  * @brief I2C2 Initialization Function
  * @param None
  * @retval None
  */
static void MX_I2C2_Init(void)
{
 800084c:	b580      	push	{r7, lr}
 800084e:	af00      	add	r7, sp, #0
  /* USER CODE END I2C2_Init 0 */

  /* USER CODE BEGIN I2C2_Init 1 */

  /* USER CODE END I2C2_Init 1 */
  hi2c2.Instance = I2C2;
 8000850:	4b12      	ldr	r3, [pc, #72]	; (800089c <MX_I2C2_Init+0x50>)
 8000852:	4a13      	ldr	r2, [pc, #76]	; (80008a0 <MX_I2C2_Init+0x54>)
 8000854:	601a      	str	r2, [r3, #0]
  hi2c2.Init.ClockSpeed = 100000;
 8000856:	4b11      	ldr	r3, [pc, #68]	; (800089c <MX_I2C2_Init+0x50>)
 8000858:	4a12      	ldr	r2, [pc, #72]	; (80008a4 <MX_I2C2_Init+0x58>)
 800085a:	605a      	str	r2, [r3, #4]
  hi2c2.Init.DutyCycle = I2C_DUTYCYCLE_2;
 800085c:	4b0f      	ldr	r3, [pc, #60]	; (800089c <MX_I2C2_Init+0x50>)
 800085e:	2200      	movs	r2, #0
 8000860:	609a      	str	r2, [r3, #8]
  hi2c2.Init.OwnAddress1 = 0;
 8000862:	4b0e      	ldr	r3, [pc, #56]	; (800089c <MX_I2C2_Init+0x50>)
 8000864:	2200      	movs	r2, #0
 8000866:	60da      	str	r2, [r3, #12]
  hi2c2.Init.AddressingMode = I2C_ADDRESSINGMODE_7BIT;
 8000868:	4b0c      	ldr	r3, [pc, #48]	; (800089c <MX_I2C2_Init+0x50>)
 800086a:	f44f 4280 	mov.w	r2, #16384	; 0x4000
 800086e:	611a      	str	r2, [r3, #16]
  hi2c2.Init.DualAddressMode = I2C_DUALADDRESS_DISABLE;
 8000870:	4b0a      	ldr	r3, [pc, #40]	; (800089c <MX_I2C2_Init+0x50>)
 8000872:	2200      	movs	r2, #0
 8000874:	615a      	str	r2, [r3, #20]
  hi2c2.Init.OwnAddress2 = 0;
 8000876:	4b09      	ldr	r3, [pc, #36]	; (800089c <MX_I2C2_Init+0x50>)
 8000878:	2200      	movs	r2, #0
 800087a:	619a      	str	r2, [r3, #24]
  hi2c2.Init.GeneralCallMode = I2C_GENERALCALL_DISABLE;
 800087c:	4b07      	ldr	r3, [pc, #28]	; (800089c <MX_I2C2_Init+0x50>)
 800087e:	2200      	movs	r2, #0
 8000880:	61da      	str	r2, [r3, #28]
  hi2c2.Init.NoStretchMode = I2C_NOSTRETCH_DISABLE;
 8000882:	4b06      	ldr	r3, [pc, #24]	; (800089c <MX_I2C2_Init+0x50>)
 8000884:	2200      	movs	r2, #0
 8000886:	621a      	str	r2, [r3, #32]
  if (HAL_I2C_Init(&hi2c2) != HAL_OK)
 8000888:	4804      	ldr	r0, [pc, #16]	; (800089c <MX_I2C2_Init+0x50>)
 800088a:	f001 fbb3 	bl	8001ff4 <HAL_I2C_Init>
 800088e:	4603      	mov	r3, r0
 8000890:	2b00      	cmp	r3, #0
 8000892:	d001      	beq.n	8000898 <MX_I2C2_Init+0x4c>
  {
    Error_Handler();
 8000894:	f000 f96e 	bl	8000b74 <Error_Handler>
  }
  /* USER CODE BEGIN I2C2_Init 2 */

  /* USER CODE END I2C2_Init 2 */

}
 8000898:	bf00      	nop
 800089a:	bd80      	pop	{r7, pc}
 800089c:	20004aac 	.word	0x20004aac
 80008a0:	40005800 	.word	0x40005800
 80008a4:	000186a0 	.word	0x000186a0

080008a8 <MX_TIM2_Init>:
  * @brief TIM2 Initialization Function
  * @param None
  * @retval None
  */
static void MX_TIM2_Init(void)
{
 80008a8:	b580      	push	{r7, lr}
 80008aa:	b086      	sub	sp, #24
 80008ac:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM2_Init 0 */

  /* USER CODE END TIM2_Init 0 */

  TIM_ClockConfigTypeDef sClockSourceConfig = {0};
 80008ae:	f107 0308 	add.w	r3, r7, #8
 80008b2:	2200      	movs	r2, #0
 80008b4:	601a      	str	r2, [r3, #0]
 80008b6:	605a      	str	r2, [r3, #4]
 80008b8:	609a      	str	r2, [r3, #8]
 80008ba:	60da      	str	r2, [r3, #12]
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 80008bc:	463b      	mov	r3, r7
 80008be:	2200      	movs	r2, #0
 80008c0:	601a      	str	r2, [r3, #0]
 80008c2:	605a      	str	r2, [r3, #4]

  /* USER CODE BEGIN TIM2_Init 1 */

  /* USER CODE END TIM2_Init 1 */
  htim2.Instance = TIM2;
 80008c4:	4b1d      	ldr	r3, [pc, #116]	; (800093c <MX_TIM2_Init+0x94>)
 80008c6:	f04f 4280 	mov.w	r2, #1073741824	; 0x40000000
 80008ca:	601a      	str	r2, [r3, #0]
  htim2.Init.Prescaler = 1;
 80008cc:	4b1b      	ldr	r3, [pc, #108]	; (800093c <MX_TIM2_Init+0x94>)
 80008ce:	2201      	movs	r2, #1
 80008d0:	605a      	str	r2, [r3, #4]
  htim2.Init.CounterMode = TIM_COUNTERMODE_UP;
 80008d2:	4b1a      	ldr	r3, [pc, #104]	; (800093c <MX_TIM2_Init+0x94>)
 80008d4:	2200      	movs	r2, #0
 80008d6:	609a      	str	r2, [r3, #8]
  htim2.Init.Period = 41999;
 80008d8:	4b18      	ldr	r3, [pc, #96]	; (800093c <MX_TIM2_Init+0x94>)
 80008da:	f24a 420f 	movw	r2, #41999	; 0xa40f
 80008de:	60da      	str	r2, [r3, #12]
  htim2.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 80008e0:	4b16      	ldr	r3, [pc, #88]	; (800093c <MX_TIM2_Init+0x94>)
 80008e2:	2200      	movs	r2, #0
 80008e4:	611a      	str	r2, [r3, #16]
  htim2.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 80008e6:	4b15      	ldr	r3, [pc, #84]	; (800093c <MX_TIM2_Init+0x94>)
 80008e8:	2200      	movs	r2, #0
 80008ea:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim2) != HAL_OK)
 80008ec:	4813      	ldr	r0, [pc, #76]	; (800093c <MX_TIM2_Init+0x94>)
 80008ee:	f002 fd99 	bl	8003424 <HAL_TIM_Base_Init>
 80008f2:	4603      	mov	r3, r0
 80008f4:	2b00      	cmp	r3, #0
 80008f6:	d001      	beq.n	80008fc <MX_TIM2_Init+0x54>
  {
    Error_Handler();
 80008f8:	f000 f93c 	bl	8000b74 <Error_Handler>
  }
  sClockSourceConfig.ClockSource = TIM_CLOCKSOURCE_INTERNAL;
 80008fc:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 8000900:	60bb      	str	r3, [r7, #8]
  if (HAL_TIM_ConfigClockSource(&htim2, &sClockSourceConfig) != HAL_OK)
 8000902:	f107 0308 	add.w	r3, r7, #8
 8000906:	4619      	mov	r1, r3
 8000908:	480c      	ldr	r0, [pc, #48]	; (800093c <MX_TIM2_Init+0x94>)
 800090a:	f002 fee2 	bl	80036d2 <HAL_TIM_ConfigClockSource>
 800090e:	4603      	mov	r3, r0
 8000910:	2b00      	cmp	r3, #0
 8000912:	d001      	beq.n	8000918 <MX_TIM2_Init+0x70>
  {
    Error_Handler();
 8000914:	f000 f92e 	bl	8000b74 <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 8000918:	2300      	movs	r3, #0
 800091a:	603b      	str	r3, [r7, #0]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 800091c:	2300      	movs	r3, #0
 800091e:	607b      	str	r3, [r7, #4]
  if (HAL_TIMEx_MasterConfigSynchronization(&htim2, &sMasterConfig) != HAL_OK)
 8000920:	463b      	mov	r3, r7
 8000922:	4619      	mov	r1, r3
 8000924:	4805      	ldr	r0, [pc, #20]	; (800093c <MX_TIM2_Init+0x94>)
 8000926:	f003 f8fb 	bl	8003b20 <HAL_TIMEx_MasterConfigSynchronization>
 800092a:	4603      	mov	r3, r0
 800092c:	2b00      	cmp	r3, #0
 800092e:	d001      	beq.n	8000934 <MX_TIM2_Init+0x8c>
  {
    Error_Handler();
 8000930:	f000 f920 	bl	8000b74 <Error_Handler>
  }
  /* USER CODE BEGIN TIM2_Init 2 */

  /* USER CODE END TIM2_Init 2 */

}
 8000934:	bf00      	nop
 8000936:	3718      	adds	r7, #24
 8000938:	46bd      	mov	sp, r7
 800093a:	bd80      	pop	{r7, pc}
 800093c:	20004c08 	.word	0x20004c08

08000940 <MX_UART4_Init>:
  * @brief UART4 Initialization Function
  * @param None
  * @retval None
  */
static void MX_UART4_Init(void)
{
 8000940:	b580      	push	{r7, lr}
 8000942:	af00      	add	r7, sp, #0
  /* USER CODE END UART4_Init 0 */

  /* USER CODE BEGIN UART4_Init 1 */

  /* USER CODE END UART4_Init 1 */
  huart4.Instance = UART4;
 8000944:	4b11      	ldr	r3, [pc, #68]	; (800098c <MX_UART4_Init+0x4c>)
 8000946:	4a12      	ldr	r2, [pc, #72]	; (8000990 <MX_UART4_Init+0x50>)
 8000948:	601a      	str	r2, [r3, #0]
  huart4.Init.BaudRate = 57600;
 800094a:	4b10      	ldr	r3, [pc, #64]	; (800098c <MX_UART4_Init+0x4c>)
 800094c:	f44f 4261 	mov.w	r2, #57600	; 0xe100
 8000950:	605a      	str	r2, [r3, #4]
  huart4.Init.WordLength = UART_WORDLENGTH_8B;
 8000952:	4b0e      	ldr	r3, [pc, #56]	; (800098c <MX_UART4_Init+0x4c>)
 8000954:	2200      	movs	r2, #0
 8000956:	609a      	str	r2, [r3, #8]
  huart4.Init.StopBits = UART_STOPBITS_1;
 8000958:	4b0c      	ldr	r3, [pc, #48]	; (800098c <MX_UART4_Init+0x4c>)
 800095a:	2200      	movs	r2, #0
 800095c:	60da      	str	r2, [r3, #12]
  huart4.Init.Parity = UART_PARITY_NONE;
 800095e:	4b0b      	ldr	r3, [pc, #44]	; (800098c <MX_UART4_Init+0x4c>)
 8000960:	2200      	movs	r2, #0
 8000962:	611a      	str	r2, [r3, #16]
  huart4.Init.Mode = UART_MODE_TX_RX;
 8000964:	4b09      	ldr	r3, [pc, #36]	; (800098c <MX_UART4_Init+0x4c>)
 8000966:	220c      	movs	r2, #12
 8000968:	615a      	str	r2, [r3, #20]
  huart4.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 800096a:	4b08      	ldr	r3, [pc, #32]	; (800098c <MX_UART4_Init+0x4c>)
 800096c:	2200      	movs	r2, #0
 800096e:	619a      	str	r2, [r3, #24]
  huart4.Init.OverSampling = UART_OVERSAMPLING_16;
 8000970:	4b06      	ldr	r3, [pc, #24]	; (800098c <MX_UART4_Init+0x4c>)
 8000972:	2200      	movs	r2, #0
 8000974:	61da      	str	r2, [r3, #28]
  if (HAL_UART_Init(&huart4) != HAL_OK)
 8000976:	4805      	ldr	r0, [pc, #20]	; (800098c <MX_UART4_Init+0x4c>)
 8000978:	f003 f962 	bl	8003c40 <HAL_UART_Init>
 800097c:	4603      	mov	r3, r0
 800097e:	2b00      	cmp	r3, #0
 8000980:	d001      	beq.n	8000986 <MX_UART4_Init+0x46>
  {
    Error_Handler();
 8000982:	f000 f8f7 	bl	8000b74 <Error_Handler>
  }
  /* USER CODE BEGIN UART4_Init 2 */

  /* USER CODE END UART4_Init 2 */

}
 8000986:	bf00      	nop
 8000988:	bd80      	pop	{r7, pc}
 800098a:	bf00      	nop
 800098c:	20004bc8 	.word	0x20004bc8
 8000990:	40004c00 	.word	0x40004c00

08000994 <MX_UART5_Init>:
  * @brief UART5 Initialization Function
  * @param None
  * @retval None
  */
static void MX_UART5_Init(void)
{
 8000994:	b580      	push	{r7, lr}
 8000996:	af00      	add	r7, sp, #0
  /* USER CODE END UART5_Init 0 */

  /* USER CODE BEGIN UART5_Init 1 */

  /* USER CODE END UART5_Init 1 */
  huart5.Instance = UART5;
 8000998:	4b11      	ldr	r3, [pc, #68]	; (80009e0 <MX_UART5_Init+0x4c>)
 800099a:	4a12      	ldr	r2, [pc, #72]	; (80009e4 <MX_UART5_Init+0x50>)
 800099c:	601a      	str	r2, [r3, #0]
  huart5.Init.BaudRate = 57600;
 800099e:	4b10      	ldr	r3, [pc, #64]	; (80009e0 <MX_UART5_Init+0x4c>)
 80009a0:	f44f 4261 	mov.w	r2, #57600	; 0xe100
 80009a4:	605a      	str	r2, [r3, #4]
  huart5.Init.WordLength = UART_WORDLENGTH_8B;
 80009a6:	4b0e      	ldr	r3, [pc, #56]	; (80009e0 <MX_UART5_Init+0x4c>)
 80009a8:	2200      	movs	r2, #0
 80009aa:	609a      	str	r2, [r3, #8]
  huart5.Init.StopBits = UART_STOPBITS_1;
 80009ac:	4b0c      	ldr	r3, [pc, #48]	; (80009e0 <MX_UART5_Init+0x4c>)
 80009ae:	2200      	movs	r2, #0
 80009b0:	60da      	str	r2, [r3, #12]
  huart5.Init.Parity = UART_PARITY_NONE;
 80009b2:	4b0b      	ldr	r3, [pc, #44]	; (80009e0 <MX_UART5_Init+0x4c>)
 80009b4:	2200      	movs	r2, #0
 80009b6:	611a      	str	r2, [r3, #16]
  huart5.Init.Mode = UART_MODE_TX_RX;
 80009b8:	4b09      	ldr	r3, [pc, #36]	; (80009e0 <MX_UART5_Init+0x4c>)
 80009ba:	220c      	movs	r2, #12
 80009bc:	615a      	str	r2, [r3, #20]
  huart5.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 80009be:	4b08      	ldr	r3, [pc, #32]	; (80009e0 <MX_UART5_Init+0x4c>)
 80009c0:	2200      	movs	r2, #0
 80009c2:	619a      	str	r2, [r3, #24]
  huart5.Init.OverSampling = UART_OVERSAMPLING_16;
 80009c4:	4b06      	ldr	r3, [pc, #24]	; (80009e0 <MX_UART5_Init+0x4c>)
 80009c6:	2200      	movs	r2, #0
 80009c8:	61da      	str	r2, [r3, #28]
  if (HAL_UART_Init(&huart5) != HAL_OK)
 80009ca:	4805      	ldr	r0, [pc, #20]	; (80009e0 <MX_UART5_Init+0x4c>)
 80009cc:	f003 f938 	bl	8003c40 <HAL_UART_Init>
 80009d0:	4603      	mov	r3, r0
 80009d2:	2b00      	cmp	r3, #0
 80009d4:	d001      	beq.n	80009da <MX_UART5_Init+0x46>
  {
    Error_Handler();
 80009d6:	f000 f8cd 	bl	8000b74 <Error_Handler>
  }
  /* USER CODE BEGIN UART5_Init 2 */

  /* USER CODE END UART5_Init 2 */

}
 80009da:	bf00      	nop
 80009dc:	bd80      	pop	{r7, pc}
 80009de:	bf00      	nop
 80009e0:	20004b00 	.word	0x20004b00
 80009e4:	40005000 	.word	0x40005000

080009e8 <MX_USART1_UART_Init>:
  * @brief USART1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_USART1_UART_Init(void)
{
 80009e8:	b580      	push	{r7, lr}
 80009ea:	af00      	add	r7, sp, #0
  /* USER CODE END USART1_Init 0 */

  /* USER CODE BEGIN USART1_Init 1 */

  /* USER CODE END USART1_Init 1 */
  huart1.Instance = USART1;
 80009ec:	4b11      	ldr	r3, [pc, #68]	; (8000a34 <MX_USART1_UART_Init+0x4c>)
 80009ee:	4a12      	ldr	r2, [pc, #72]	; (8000a38 <MX_USART1_UART_Init+0x50>)
 80009f0:	601a      	str	r2, [r3, #0]
  huart1.Init.BaudRate = 57600;
 80009f2:	4b10      	ldr	r3, [pc, #64]	; (8000a34 <MX_USART1_UART_Init+0x4c>)
 80009f4:	f44f 4261 	mov.w	r2, #57600	; 0xe100
 80009f8:	605a      	str	r2, [r3, #4]
  huart1.Init.WordLength = UART_WORDLENGTH_8B;
 80009fa:	4b0e      	ldr	r3, [pc, #56]	; (8000a34 <MX_USART1_UART_Init+0x4c>)
 80009fc:	2200      	movs	r2, #0
 80009fe:	609a      	str	r2, [r3, #8]
  huart1.Init.StopBits = UART_STOPBITS_1;
 8000a00:	4b0c      	ldr	r3, [pc, #48]	; (8000a34 <MX_USART1_UART_Init+0x4c>)
 8000a02:	2200      	movs	r2, #0
 8000a04:	60da      	str	r2, [r3, #12]
  huart1.Init.Parity = UART_PARITY_NONE;
 8000a06:	4b0b      	ldr	r3, [pc, #44]	; (8000a34 <MX_USART1_UART_Init+0x4c>)
 8000a08:	2200      	movs	r2, #0
 8000a0a:	611a      	str	r2, [r3, #16]
  huart1.Init.Mode = UART_MODE_TX_RX;
 8000a0c:	4b09      	ldr	r3, [pc, #36]	; (8000a34 <MX_USART1_UART_Init+0x4c>)
 8000a0e:	220c      	movs	r2, #12
 8000a10:	615a      	str	r2, [r3, #20]
  huart1.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 8000a12:	4b08      	ldr	r3, [pc, #32]	; (8000a34 <MX_USART1_UART_Init+0x4c>)
 8000a14:	2200      	movs	r2, #0
 8000a16:	619a      	str	r2, [r3, #24]
  huart1.Init.OverSampling = UART_OVERSAMPLING_16;
 8000a18:	4b06      	ldr	r3, [pc, #24]	; (8000a34 <MX_USART1_UART_Init+0x4c>)
 8000a1a:	2200      	movs	r2, #0
 8000a1c:	61da      	str	r2, [r3, #28]
  if (HAL_UART_Init(&huart1) != HAL_OK)
 8000a1e:	4805      	ldr	r0, [pc, #20]	; (8000a34 <MX_USART1_UART_Init+0x4c>)
 8000a20:	f003 f90e 	bl	8003c40 <HAL_UART_Init>
 8000a24:	4603      	mov	r3, r0
 8000a26:	2b00      	cmp	r3, #0
 8000a28:	d001      	beq.n	8000a2e <MX_USART1_UART_Init+0x46>
  {
    Error_Handler();
 8000a2a:	f000 f8a3 	bl	8000b74 <Error_Handler>
  }
  /* USER CODE BEGIN USART1_Init 2 */

  /* USER CODE END USART1_Init 2 */

}
 8000a2e:	bf00      	nop
 8000a30:	bd80      	pop	{r7, pc}
 8000a32:	bf00      	nop
 8000a34:	20004b88 	.word	0x20004b88
 8000a38:	40011000 	.word	0x40011000

08000a3c <MX_GPIO_Init>:
  * @brief GPIO Initialization Function
  * @param None
  * @retval None
  */
static void MX_GPIO_Init(void)
{
 8000a3c:	b580      	push	{r7, lr}
 8000a3e:	b08c      	sub	sp, #48	; 0x30
 8000a40:	af00      	add	r7, sp, #0
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8000a42:	f107 031c 	add.w	r3, r7, #28
 8000a46:	2200      	movs	r2, #0
 8000a48:	601a      	str	r2, [r3, #0]
 8000a4a:	605a      	str	r2, [r3, #4]
 8000a4c:	609a      	str	r2, [r3, #8]
 8000a4e:	60da      	str	r2, [r3, #12]
 8000a50:	611a      	str	r2, [r3, #16]

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOH_CLK_ENABLE();
 8000a52:	2300      	movs	r3, #0
 8000a54:	61bb      	str	r3, [r7, #24]
 8000a56:	4b37      	ldr	r3, [pc, #220]	; (8000b34 <MX_GPIO_Init+0xf8>)
 8000a58:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8000a5a:	4a36      	ldr	r2, [pc, #216]	; (8000b34 <MX_GPIO_Init+0xf8>)
 8000a5c:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 8000a60:	6313      	str	r3, [r2, #48]	; 0x30
 8000a62:	4b34      	ldr	r3, [pc, #208]	; (8000b34 <MX_GPIO_Init+0xf8>)
 8000a64:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8000a66:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8000a6a:	61bb      	str	r3, [r7, #24]
 8000a6c:	69bb      	ldr	r3, [r7, #24]
  __HAL_RCC_GPIOA_CLK_ENABLE();
 8000a6e:	2300      	movs	r3, #0
 8000a70:	617b      	str	r3, [r7, #20]
 8000a72:	4b30      	ldr	r3, [pc, #192]	; (8000b34 <MX_GPIO_Init+0xf8>)
 8000a74:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8000a76:	4a2f      	ldr	r2, [pc, #188]	; (8000b34 <MX_GPIO_Init+0xf8>)
 8000a78:	f043 0301 	orr.w	r3, r3, #1
 8000a7c:	6313      	str	r3, [r2, #48]	; 0x30
 8000a7e:	4b2d      	ldr	r3, [pc, #180]	; (8000b34 <MX_GPIO_Init+0xf8>)
 8000a80:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8000a82:	f003 0301 	and.w	r3, r3, #1
 8000a86:	617b      	str	r3, [r7, #20]
 8000a88:	697b      	ldr	r3, [r7, #20]
  __HAL_RCC_GPIOB_CLK_ENABLE();
 8000a8a:	2300      	movs	r3, #0
 8000a8c:	613b      	str	r3, [r7, #16]
 8000a8e:	4b29      	ldr	r3, [pc, #164]	; (8000b34 <MX_GPIO_Init+0xf8>)
 8000a90:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8000a92:	4a28      	ldr	r2, [pc, #160]	; (8000b34 <MX_GPIO_Init+0xf8>)
 8000a94:	f043 0302 	orr.w	r3, r3, #2
 8000a98:	6313      	str	r3, [r2, #48]	; 0x30
 8000a9a:	4b26      	ldr	r3, [pc, #152]	; (8000b34 <MX_GPIO_Init+0xf8>)
 8000a9c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8000a9e:	f003 0302 	and.w	r3, r3, #2
 8000aa2:	613b      	str	r3, [r7, #16]
 8000aa4:	693b      	ldr	r3, [r7, #16]
  __HAL_RCC_GPIOC_CLK_ENABLE();
 8000aa6:	2300      	movs	r3, #0
 8000aa8:	60fb      	str	r3, [r7, #12]
 8000aaa:	4b22      	ldr	r3, [pc, #136]	; (8000b34 <MX_GPIO_Init+0xf8>)
 8000aac:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8000aae:	4a21      	ldr	r2, [pc, #132]	; (8000b34 <MX_GPIO_Init+0xf8>)
 8000ab0:	f043 0304 	orr.w	r3, r3, #4
 8000ab4:	6313      	str	r3, [r2, #48]	; 0x30
 8000ab6:	4b1f      	ldr	r3, [pc, #124]	; (8000b34 <MX_GPIO_Init+0xf8>)
 8000ab8:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8000aba:	f003 0304 	and.w	r3, r3, #4
 8000abe:	60fb      	str	r3, [r7, #12]
 8000ac0:	68fb      	ldr	r3, [r7, #12]
  __HAL_RCC_GPIOD_CLK_ENABLE();
 8000ac2:	2300      	movs	r3, #0
 8000ac4:	60bb      	str	r3, [r7, #8]
 8000ac6:	4b1b      	ldr	r3, [pc, #108]	; (8000b34 <MX_GPIO_Init+0xf8>)
 8000ac8:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8000aca:	4a1a      	ldr	r2, [pc, #104]	; (8000b34 <MX_GPIO_Init+0xf8>)
 8000acc:	f043 0308 	orr.w	r3, r3, #8
 8000ad0:	6313      	str	r3, [r2, #48]	; 0x30
 8000ad2:	4b18      	ldr	r3, [pc, #96]	; (8000b34 <MX_GPIO_Init+0xf8>)
 8000ad4:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8000ad6:	f003 0308 	and.w	r3, r3, #8
 8000ada:	60bb      	str	r3, [r7, #8]
 8000adc:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_GPIOE_CLK_ENABLE();
 8000ade:	2300      	movs	r3, #0
 8000ae0:	607b      	str	r3, [r7, #4]
 8000ae2:	4b14      	ldr	r3, [pc, #80]	; (8000b34 <MX_GPIO_Init+0xf8>)
 8000ae4:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8000ae6:	4a13      	ldr	r2, [pc, #76]	; (8000b34 <MX_GPIO_Init+0xf8>)
 8000ae8:	f043 0310 	orr.w	r3, r3, #16
 8000aec:	6313      	str	r3, [r2, #48]	; 0x30
 8000aee:	4b11      	ldr	r3, [pc, #68]	; (8000b34 <MX_GPIO_Init+0xf8>)
 8000af0:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8000af2:	f003 0310 	and.w	r3, r3, #16
 8000af6:	607b      	str	r3, [r7, #4]
 8000af8:	687b      	ldr	r3, [r7, #4]

  /*Configure GPIO pin : select_Pin */
  GPIO_InitStruct.Pin = select_Pin;
 8000afa:	f44f 7300 	mov.w	r3, #512	; 0x200
 8000afe:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 8000b00:	2300      	movs	r3, #0
 8000b02:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull = GPIO_PULLUP;
 8000b04:	2301      	movs	r3, #1
 8000b06:	627b      	str	r3, [r7, #36]	; 0x24
  HAL_GPIO_Init(select_GPIO_Port, &GPIO_InitStruct);
 8000b08:	f107 031c 	add.w	r3, r7, #28
 8000b0c:	4619      	mov	r1, r3
 8000b0e:	480a      	ldr	r0, [pc, #40]	; (8000b38 <MX_GPIO_Init+0xfc>)
 8000b10:	f001 f8bc 	bl	8001c8c <HAL_GPIO_Init>

  /*Configure GPIO pins : minus_Pin plus_Pin */
  GPIO_InitStruct.Pin = minus_Pin|plus_Pin;
 8000b14:	2303      	movs	r3, #3
 8000b16:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 8000b18:	2300      	movs	r3, #0
 8000b1a:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull = GPIO_PULLUP;
 8000b1c:	2301      	movs	r3, #1
 8000b1e:	627b      	str	r3, [r7, #36]	; 0x24
  HAL_GPIO_Init(GPIOE, &GPIO_InitStruct);
 8000b20:	f107 031c 	add.w	r3, r7, #28
 8000b24:	4619      	mov	r1, r3
 8000b26:	4805      	ldr	r0, [pc, #20]	; (8000b3c <MX_GPIO_Init+0x100>)
 8000b28:	f001 f8b0 	bl	8001c8c <HAL_GPIO_Init>

}
 8000b2c:	bf00      	nop
 8000b2e:	3730      	adds	r7, #48	; 0x30
 8000b30:	46bd      	mov	sp, r7
 8000b32:	bd80      	pop	{r7, pc}
 8000b34:	40023800 	.word	0x40023800
 8000b38:	40020400 	.word	0x40020400
 8000b3c:	40021000 	.word	0x40021000

08000b40 <StartDefaultTask>:
  * @param  argument: Not used
  * @retval None
  */
/* USER CODE END Header_StartDefaultTask */
void StartDefaultTask(void *argument)
{
 8000b40:	b580      	push	{r7, lr}
 8000b42:	b082      	sub	sp, #8
 8000b44:	af00      	add	r7, sp, #0
 8000b46:	6078      	str	r0, [r7, #4]
  /* USER CODE BEGIN 5 */
  /* Infinite loop */
  for(;;)
  {
    osDelay(1);
 8000b48:	2001      	movs	r0, #1
 8000b4a:	f004 f805 	bl	8004b58 <osDelay>
 8000b4e:	e7fb      	b.n	8000b48 <StartDefaultTask+0x8>

08000b50 <HAL_TIM_PeriodElapsedCallback>:
  * a global variable "uwTick" used as application time base.
  * @param  htim : TIM handle
  * @retval None
  */
void HAL_TIM_PeriodElapsedCallback(TIM_HandleTypeDef *htim)
{
 8000b50:	b580      	push	{r7, lr}
 8000b52:	b082      	sub	sp, #8
 8000b54:	af00      	add	r7, sp, #0
 8000b56:	6078      	str	r0, [r7, #4]
  /* USER CODE BEGIN Callback 0 */

  /* USER CODE END Callback 0 */
  if (htim->Instance == TIM1) {
 8000b58:	687b      	ldr	r3, [r7, #4]
 8000b5a:	681b      	ldr	r3, [r3, #0]
 8000b5c:	4a04      	ldr	r2, [pc, #16]	; (8000b70 <HAL_TIM_PeriodElapsedCallback+0x20>)
 8000b5e:	4293      	cmp	r3, r2
 8000b60:	d101      	bne.n	8000b66 <HAL_TIM_PeriodElapsedCallback+0x16>
    HAL_IncTick();
 8000b62:	f000 fb5f 	bl	8001224 <HAL_IncTick>
  }
  /* USER CODE BEGIN Callback 1 */

  /* USER CODE END Callback 1 */
}
 8000b66:	bf00      	nop
 8000b68:	3708      	adds	r7, #8
 8000b6a:	46bd      	mov	sp, r7
 8000b6c:	bd80      	pop	{r7, pc}
 8000b6e:	bf00      	nop
 8000b70:	40010000 	.word	0x40010000

08000b74 <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
 8000b74:	b480      	push	{r7}
 8000b76:	af00      	add	r7, sp, #0
  \details Disables IRQ interrupts by setting the I-bit in the CPSR.
           Can only be executed in Privileged modes.
 */
__STATIC_FORCEINLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
 8000b78:	b672      	cpsid	i
}
 8000b7a:	bf00      	nop
  /* USER CODE BEGIN Error_Handler_Debug */
  /* User can add his own implementation to report the HAL error return state */
  __disable_irq();
  while (1)
 8000b7c:	e7fe      	b.n	8000b7c <Error_Handler+0x8>
	...

08000b80 <HAL_MspInit>:
/* USER CODE END 0 */
/**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 8000b80:	b580      	push	{r7, lr}
 8000b82:	b082      	sub	sp, #8
 8000b84:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_SYSCFG_CLK_ENABLE();
 8000b86:	2300      	movs	r3, #0
 8000b88:	607b      	str	r3, [r7, #4]
 8000b8a:	4b12      	ldr	r3, [pc, #72]	; (8000bd4 <HAL_MspInit+0x54>)
 8000b8c:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8000b8e:	4a11      	ldr	r2, [pc, #68]	; (8000bd4 <HAL_MspInit+0x54>)
 8000b90:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 8000b94:	6453      	str	r3, [r2, #68]	; 0x44
 8000b96:	4b0f      	ldr	r3, [pc, #60]	; (8000bd4 <HAL_MspInit+0x54>)
 8000b98:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8000b9a:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 8000b9e:	607b      	str	r3, [r7, #4]
 8000ba0:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_PWR_CLK_ENABLE();
 8000ba2:	2300      	movs	r3, #0
 8000ba4:	603b      	str	r3, [r7, #0]
 8000ba6:	4b0b      	ldr	r3, [pc, #44]	; (8000bd4 <HAL_MspInit+0x54>)
 8000ba8:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8000baa:	4a0a      	ldr	r2, [pc, #40]	; (8000bd4 <HAL_MspInit+0x54>)
 8000bac:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8000bb0:	6413      	str	r3, [r2, #64]	; 0x40
 8000bb2:	4b08      	ldr	r3, [pc, #32]	; (8000bd4 <HAL_MspInit+0x54>)
 8000bb4:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8000bb6:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8000bba:	603b      	str	r3, [r7, #0]
 8000bbc:	683b      	ldr	r3, [r7, #0]

  /* System interrupt init*/
  /* PendSV_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(PendSV_IRQn, 15, 0);
 8000bbe:	2200      	movs	r2, #0
 8000bc0:	210f      	movs	r1, #15
 8000bc2:	f06f 0001 	mvn.w	r0, #1
 8000bc6:	f001 f815 	bl	8001bf4 <HAL_NVIC_SetPriority>

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 8000bca:	bf00      	nop
 8000bcc:	3708      	adds	r7, #8
 8000bce:	46bd      	mov	sp, r7
 8000bd0:	bd80      	pop	{r7, pc}
 8000bd2:	bf00      	nop
 8000bd4:	40023800 	.word	0x40023800

08000bd8 <HAL_ADC_MspInit>:
* This function configures the hardware resources used in this example
* @param hadc: ADC handle pointer
* @retval None
*/
void HAL_ADC_MspInit(ADC_HandleTypeDef* hadc)
{
 8000bd8:	b580      	push	{r7, lr}
 8000bda:	b08c      	sub	sp, #48	; 0x30
 8000bdc:	af00      	add	r7, sp, #0
 8000bde:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8000be0:	f107 031c 	add.w	r3, r7, #28
 8000be4:	2200      	movs	r2, #0
 8000be6:	601a      	str	r2, [r3, #0]
 8000be8:	605a      	str	r2, [r3, #4]
 8000bea:	609a      	str	r2, [r3, #8]
 8000bec:	60da      	str	r2, [r3, #12]
 8000bee:	611a      	str	r2, [r3, #16]
  if(hadc->Instance==ADC1)
 8000bf0:	687b      	ldr	r3, [r7, #4]
 8000bf2:	681b      	ldr	r3, [r3, #0]
 8000bf4:	4a2e      	ldr	r2, [pc, #184]	; (8000cb0 <HAL_ADC_MspInit+0xd8>)
 8000bf6:	4293      	cmp	r3, r2
 8000bf8:	d128      	bne.n	8000c4c <HAL_ADC_MspInit+0x74>
  {
  /* USER CODE BEGIN ADC1_MspInit 0 */

  /* USER CODE END ADC1_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_ADC1_CLK_ENABLE();
 8000bfa:	2300      	movs	r3, #0
 8000bfc:	61bb      	str	r3, [r7, #24]
 8000bfe:	4b2d      	ldr	r3, [pc, #180]	; (8000cb4 <HAL_ADC_MspInit+0xdc>)
 8000c00:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8000c02:	4a2c      	ldr	r2, [pc, #176]	; (8000cb4 <HAL_ADC_MspInit+0xdc>)
 8000c04:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8000c08:	6453      	str	r3, [r2, #68]	; 0x44
 8000c0a:	4b2a      	ldr	r3, [pc, #168]	; (8000cb4 <HAL_ADC_MspInit+0xdc>)
 8000c0c:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8000c0e:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8000c12:	61bb      	str	r3, [r7, #24]
 8000c14:	69bb      	ldr	r3, [r7, #24]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 8000c16:	2300      	movs	r3, #0
 8000c18:	617b      	str	r3, [r7, #20]
 8000c1a:	4b26      	ldr	r3, [pc, #152]	; (8000cb4 <HAL_ADC_MspInit+0xdc>)
 8000c1c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8000c1e:	4a25      	ldr	r2, [pc, #148]	; (8000cb4 <HAL_ADC_MspInit+0xdc>)
 8000c20:	f043 0301 	orr.w	r3, r3, #1
 8000c24:	6313      	str	r3, [r2, #48]	; 0x30
 8000c26:	4b23      	ldr	r3, [pc, #140]	; (8000cb4 <HAL_ADC_MspInit+0xdc>)
 8000c28:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8000c2a:	f003 0301 	and.w	r3, r3, #1
 8000c2e:	617b      	str	r3, [r7, #20]
 8000c30:	697b      	ldr	r3, [r7, #20]
    /**ADC1 GPIO Configuration
    PA0-WKUP     ------> ADC1_IN0
    */
    GPIO_InitStruct.Pin = GPIO_PIN_0;
 8000c32:	2301      	movs	r3, #1
 8000c34:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Mode = GPIO_MODE_ANALOG;
 8000c36:	2303      	movs	r3, #3
 8000c38:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000c3a:	2300      	movs	r3, #0
 8000c3c:	627b      	str	r3, [r7, #36]	; 0x24
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8000c3e:	f107 031c 	add.w	r3, r7, #28
 8000c42:	4619      	mov	r1, r3
 8000c44:	481c      	ldr	r0, [pc, #112]	; (8000cb8 <HAL_ADC_MspInit+0xe0>)
 8000c46:	f001 f821 	bl	8001c8c <HAL_GPIO_Init>
  /* USER CODE BEGIN ADC2_MspInit 1 */

  /* USER CODE END ADC2_MspInit 1 */
  }

}
 8000c4a:	e02c      	b.n	8000ca6 <HAL_ADC_MspInit+0xce>
  else if(hadc->Instance==ADC2)
 8000c4c:	687b      	ldr	r3, [r7, #4]
 8000c4e:	681b      	ldr	r3, [r3, #0]
 8000c50:	4a1a      	ldr	r2, [pc, #104]	; (8000cbc <HAL_ADC_MspInit+0xe4>)
 8000c52:	4293      	cmp	r3, r2
 8000c54:	d127      	bne.n	8000ca6 <HAL_ADC_MspInit+0xce>
    __HAL_RCC_ADC2_CLK_ENABLE();
 8000c56:	2300      	movs	r3, #0
 8000c58:	613b      	str	r3, [r7, #16]
 8000c5a:	4b16      	ldr	r3, [pc, #88]	; (8000cb4 <HAL_ADC_MspInit+0xdc>)
 8000c5c:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8000c5e:	4a15      	ldr	r2, [pc, #84]	; (8000cb4 <HAL_ADC_MspInit+0xdc>)
 8000c60:	f443 7300 	orr.w	r3, r3, #512	; 0x200
 8000c64:	6453      	str	r3, [r2, #68]	; 0x44
 8000c66:	4b13      	ldr	r3, [pc, #76]	; (8000cb4 <HAL_ADC_MspInit+0xdc>)
 8000c68:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8000c6a:	f403 7300 	and.w	r3, r3, #512	; 0x200
 8000c6e:	613b      	str	r3, [r7, #16]
 8000c70:	693b      	ldr	r3, [r7, #16]
    __HAL_RCC_GPIOA_CLK_ENABLE();
 8000c72:	2300      	movs	r3, #0
 8000c74:	60fb      	str	r3, [r7, #12]
 8000c76:	4b0f      	ldr	r3, [pc, #60]	; (8000cb4 <HAL_ADC_MspInit+0xdc>)
 8000c78:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8000c7a:	4a0e      	ldr	r2, [pc, #56]	; (8000cb4 <HAL_ADC_MspInit+0xdc>)
 8000c7c:	f043 0301 	orr.w	r3, r3, #1
 8000c80:	6313      	str	r3, [r2, #48]	; 0x30
 8000c82:	4b0c      	ldr	r3, [pc, #48]	; (8000cb4 <HAL_ADC_MspInit+0xdc>)
 8000c84:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8000c86:	f003 0301 	and.w	r3, r3, #1
 8000c8a:	60fb      	str	r3, [r7, #12]
 8000c8c:	68fb      	ldr	r3, [r7, #12]
    GPIO_InitStruct.Pin = GPIO_PIN_1;
 8000c8e:	2302      	movs	r3, #2
 8000c90:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Mode = GPIO_MODE_ANALOG;
 8000c92:	2303      	movs	r3, #3
 8000c94:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000c96:	2300      	movs	r3, #0
 8000c98:	627b      	str	r3, [r7, #36]	; 0x24
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8000c9a:	f107 031c 	add.w	r3, r7, #28
 8000c9e:	4619      	mov	r1, r3
 8000ca0:	4805      	ldr	r0, [pc, #20]	; (8000cb8 <HAL_ADC_MspInit+0xe0>)
 8000ca2:	f000 fff3 	bl	8001c8c <HAL_GPIO_Init>
}
 8000ca6:	bf00      	nop
 8000ca8:	3730      	adds	r7, #48	; 0x30
 8000caa:	46bd      	mov	sp, r7
 8000cac:	bd80      	pop	{r7, pc}
 8000cae:	bf00      	nop
 8000cb0:	40012000 	.word	0x40012000
 8000cb4:	40023800 	.word	0x40023800
 8000cb8:	40020000 	.word	0x40020000
 8000cbc:	40012100 	.word	0x40012100

08000cc0 <HAL_I2C_MspInit>:
* This function configures the hardware resources used in this example
* @param hi2c: I2C handle pointer
* @retval None
*/
void HAL_I2C_MspInit(I2C_HandleTypeDef* hi2c)
{
 8000cc0:	b580      	push	{r7, lr}
 8000cc2:	b08c      	sub	sp, #48	; 0x30
 8000cc4:	af00      	add	r7, sp, #0
 8000cc6:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8000cc8:	f107 031c 	add.w	r3, r7, #28
 8000ccc:	2200      	movs	r2, #0
 8000cce:	601a      	str	r2, [r3, #0]
 8000cd0:	605a      	str	r2, [r3, #4]
 8000cd2:	609a      	str	r2, [r3, #8]
 8000cd4:	60da      	str	r2, [r3, #12]
 8000cd6:	611a      	str	r2, [r3, #16]
  if(hi2c->Instance==I2C1)
 8000cd8:	687b      	ldr	r3, [r7, #4]
 8000cda:	681b      	ldr	r3, [r3, #0]
 8000cdc:	4a32      	ldr	r2, [pc, #200]	; (8000da8 <HAL_I2C_MspInit+0xe8>)
 8000cde:	4293      	cmp	r3, r2
 8000ce0:	d12c      	bne.n	8000d3c <HAL_I2C_MspInit+0x7c>
  {
  /* USER CODE BEGIN I2C1_MspInit 0 */

  /* USER CODE END I2C1_MspInit 0 */

    __HAL_RCC_GPIOB_CLK_ENABLE();
 8000ce2:	2300      	movs	r3, #0
 8000ce4:	61bb      	str	r3, [r7, #24]
 8000ce6:	4b31      	ldr	r3, [pc, #196]	; (8000dac <HAL_I2C_MspInit+0xec>)
 8000ce8:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8000cea:	4a30      	ldr	r2, [pc, #192]	; (8000dac <HAL_I2C_MspInit+0xec>)
 8000cec:	f043 0302 	orr.w	r3, r3, #2
 8000cf0:	6313      	str	r3, [r2, #48]	; 0x30
 8000cf2:	4b2e      	ldr	r3, [pc, #184]	; (8000dac <HAL_I2C_MspInit+0xec>)
 8000cf4:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8000cf6:	f003 0302 	and.w	r3, r3, #2
 8000cfa:	61bb      	str	r3, [r7, #24]
 8000cfc:	69bb      	ldr	r3, [r7, #24]
    /**I2C1 GPIO Configuration
    PB6     ------> I2C1_SCL
    PB7     ------> I2C1_SDA
    */
    GPIO_InitStruct.Pin = GPIO_PIN_6|GPIO_PIN_7;
 8000cfe:	23c0      	movs	r3, #192	; 0xc0
 8000d00:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_OD;
 8000d02:	2312      	movs	r3, #18
 8000d04:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Pull = GPIO_PULLUP;
 8000d06:	2301      	movs	r3, #1
 8000d08:	627b      	str	r3, [r7, #36]	; 0x24
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8000d0a:	2303      	movs	r3, #3
 8000d0c:	62bb      	str	r3, [r7, #40]	; 0x28
    GPIO_InitStruct.Alternate = GPIO_AF4_I2C1;
 8000d0e:	2304      	movs	r3, #4
 8000d10:	62fb      	str	r3, [r7, #44]	; 0x2c
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8000d12:	f107 031c 	add.w	r3, r7, #28
 8000d16:	4619      	mov	r1, r3
 8000d18:	4825      	ldr	r0, [pc, #148]	; (8000db0 <HAL_I2C_MspInit+0xf0>)
 8000d1a:	f000 ffb7 	bl	8001c8c <HAL_GPIO_Init>

    /* Peripheral clock enable */
    __HAL_RCC_I2C1_CLK_ENABLE();
 8000d1e:	2300      	movs	r3, #0
 8000d20:	617b      	str	r3, [r7, #20]
 8000d22:	4b22      	ldr	r3, [pc, #136]	; (8000dac <HAL_I2C_MspInit+0xec>)
 8000d24:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8000d26:	4a21      	ldr	r2, [pc, #132]	; (8000dac <HAL_I2C_MspInit+0xec>)
 8000d28:	f443 1300 	orr.w	r3, r3, #2097152	; 0x200000
 8000d2c:	6413      	str	r3, [r2, #64]	; 0x40
 8000d2e:	4b1f      	ldr	r3, [pc, #124]	; (8000dac <HAL_I2C_MspInit+0xec>)
 8000d30:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8000d32:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 8000d36:	617b      	str	r3, [r7, #20]
 8000d38:	697b      	ldr	r3, [r7, #20]
  /* USER CODE BEGIN I2C2_MspInit 1 */

  /* USER CODE END I2C2_MspInit 1 */
  }

}
 8000d3a:	e031      	b.n	8000da0 <HAL_I2C_MspInit+0xe0>
  else if(hi2c->Instance==I2C2)
 8000d3c:	687b      	ldr	r3, [r7, #4]
 8000d3e:	681b      	ldr	r3, [r3, #0]
 8000d40:	4a1c      	ldr	r2, [pc, #112]	; (8000db4 <HAL_I2C_MspInit+0xf4>)
 8000d42:	4293      	cmp	r3, r2
 8000d44:	d12c      	bne.n	8000da0 <HAL_I2C_MspInit+0xe0>
    __HAL_RCC_GPIOB_CLK_ENABLE();
 8000d46:	2300      	movs	r3, #0
 8000d48:	613b      	str	r3, [r7, #16]
 8000d4a:	4b18      	ldr	r3, [pc, #96]	; (8000dac <HAL_I2C_MspInit+0xec>)
 8000d4c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8000d4e:	4a17      	ldr	r2, [pc, #92]	; (8000dac <HAL_I2C_MspInit+0xec>)
 8000d50:	f043 0302 	orr.w	r3, r3, #2
 8000d54:	6313      	str	r3, [r2, #48]	; 0x30
 8000d56:	4b15      	ldr	r3, [pc, #84]	; (8000dac <HAL_I2C_MspInit+0xec>)
 8000d58:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8000d5a:	f003 0302 	and.w	r3, r3, #2
 8000d5e:	613b      	str	r3, [r7, #16]
 8000d60:	693b      	ldr	r3, [r7, #16]
    GPIO_InitStruct.Pin = GPIO_PIN_10|GPIO_PIN_11;
 8000d62:	f44f 6340 	mov.w	r3, #3072	; 0xc00
 8000d66:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_OD;
 8000d68:	2312      	movs	r3, #18
 8000d6a:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Pull = GPIO_PULLUP;
 8000d6c:	2301      	movs	r3, #1
 8000d6e:	627b      	str	r3, [r7, #36]	; 0x24
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8000d70:	2303      	movs	r3, #3
 8000d72:	62bb      	str	r3, [r7, #40]	; 0x28
    GPIO_InitStruct.Alternate = GPIO_AF4_I2C2;
 8000d74:	2304      	movs	r3, #4
 8000d76:	62fb      	str	r3, [r7, #44]	; 0x2c
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8000d78:	f107 031c 	add.w	r3, r7, #28
 8000d7c:	4619      	mov	r1, r3
 8000d7e:	480c      	ldr	r0, [pc, #48]	; (8000db0 <HAL_I2C_MspInit+0xf0>)
 8000d80:	f000 ff84 	bl	8001c8c <HAL_GPIO_Init>
    __HAL_RCC_I2C2_CLK_ENABLE();
 8000d84:	2300      	movs	r3, #0
 8000d86:	60fb      	str	r3, [r7, #12]
 8000d88:	4b08      	ldr	r3, [pc, #32]	; (8000dac <HAL_I2C_MspInit+0xec>)
 8000d8a:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8000d8c:	4a07      	ldr	r2, [pc, #28]	; (8000dac <HAL_I2C_MspInit+0xec>)
 8000d8e:	f443 0380 	orr.w	r3, r3, #4194304	; 0x400000
 8000d92:	6413      	str	r3, [r2, #64]	; 0x40
 8000d94:	4b05      	ldr	r3, [pc, #20]	; (8000dac <HAL_I2C_MspInit+0xec>)
 8000d96:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8000d98:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 8000d9c:	60fb      	str	r3, [r7, #12]
 8000d9e:	68fb      	ldr	r3, [r7, #12]
}
 8000da0:	bf00      	nop
 8000da2:	3730      	adds	r7, #48	; 0x30
 8000da4:	46bd      	mov	sp, r7
 8000da6:	bd80      	pop	{r7, pc}
 8000da8:	40005400 	.word	0x40005400
 8000dac:	40023800 	.word	0x40023800
 8000db0:	40020400 	.word	0x40020400
 8000db4:	40005800 	.word	0x40005800

08000db8 <HAL_TIM_Base_MspInit>:
* This function configures the hardware resources used in this example
* @param htim_base: TIM_Base handle pointer
* @retval None
*/
void HAL_TIM_Base_MspInit(TIM_HandleTypeDef* htim_base)
{
 8000db8:	b580      	push	{r7, lr}
 8000dba:	b084      	sub	sp, #16
 8000dbc:	af00      	add	r7, sp, #0
 8000dbe:	6078      	str	r0, [r7, #4]
  if(htim_base->Instance==TIM2)
 8000dc0:	687b      	ldr	r3, [r7, #4]
 8000dc2:	681b      	ldr	r3, [r3, #0]
 8000dc4:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8000dc8:	d115      	bne.n	8000df6 <HAL_TIM_Base_MspInit+0x3e>
  {
  /* USER CODE BEGIN TIM2_MspInit 0 */

  /* USER CODE END TIM2_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_TIM2_CLK_ENABLE();
 8000dca:	2300      	movs	r3, #0
 8000dcc:	60fb      	str	r3, [r7, #12]
 8000dce:	4b0c      	ldr	r3, [pc, #48]	; (8000e00 <HAL_TIM_Base_MspInit+0x48>)
 8000dd0:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8000dd2:	4a0b      	ldr	r2, [pc, #44]	; (8000e00 <HAL_TIM_Base_MspInit+0x48>)
 8000dd4:	f043 0301 	orr.w	r3, r3, #1
 8000dd8:	6413      	str	r3, [r2, #64]	; 0x40
 8000dda:	4b09      	ldr	r3, [pc, #36]	; (8000e00 <HAL_TIM_Base_MspInit+0x48>)
 8000ddc:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8000dde:	f003 0301 	and.w	r3, r3, #1
 8000de2:	60fb      	str	r3, [r7, #12]
 8000de4:	68fb      	ldr	r3, [r7, #12]
    /* TIM2 interrupt Init */
    HAL_NVIC_SetPriority(TIM2_IRQn, 5, 0);
 8000de6:	2200      	movs	r2, #0
 8000de8:	2105      	movs	r1, #5
 8000dea:	201c      	movs	r0, #28
 8000dec:	f000 ff02 	bl	8001bf4 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(TIM2_IRQn);
 8000df0:	201c      	movs	r0, #28
 8000df2:	f000 ff1b 	bl	8001c2c <HAL_NVIC_EnableIRQ>
  /* USER CODE BEGIN TIM2_MspInit 1 */

  /* USER CODE END TIM2_MspInit 1 */
  }

}
 8000df6:	bf00      	nop
 8000df8:	3710      	adds	r7, #16
 8000dfa:	46bd      	mov	sp, r7
 8000dfc:	bd80      	pop	{r7, pc}
 8000dfe:	bf00      	nop
 8000e00:	40023800 	.word	0x40023800

08000e04 <HAL_UART_MspInit>:
* This function configures the hardware resources used in this example
* @param huart: UART handle pointer
* @retval None
*/
void HAL_UART_MspInit(UART_HandleTypeDef* huart)
{
 8000e04:	b580      	push	{r7, lr}
 8000e06:	b08e      	sub	sp, #56	; 0x38
 8000e08:	af00      	add	r7, sp, #0
 8000e0a:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8000e0c:	f107 0324 	add.w	r3, r7, #36	; 0x24
 8000e10:	2200      	movs	r2, #0
 8000e12:	601a      	str	r2, [r3, #0]
 8000e14:	605a      	str	r2, [r3, #4]
 8000e16:	609a      	str	r2, [r3, #8]
 8000e18:	60da      	str	r2, [r3, #12]
 8000e1a:	611a      	str	r2, [r3, #16]
  if(huart->Instance==UART4)
 8000e1c:	687b      	ldr	r3, [r7, #4]
 8000e1e:	681b      	ldr	r3, [r3, #0]
 8000e20:	4a63      	ldr	r2, [pc, #396]	; (8000fb0 <HAL_UART_MspInit+0x1ac>)
 8000e22:	4293      	cmp	r3, r2
 8000e24:	d135      	bne.n	8000e92 <HAL_UART_MspInit+0x8e>
  {
  /* USER CODE BEGIN UART4_MspInit 0 */

  /* USER CODE END UART4_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_UART4_CLK_ENABLE();
 8000e26:	2300      	movs	r3, #0
 8000e28:	623b      	str	r3, [r7, #32]
 8000e2a:	4b62      	ldr	r3, [pc, #392]	; (8000fb4 <HAL_UART_MspInit+0x1b0>)
 8000e2c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8000e2e:	4a61      	ldr	r2, [pc, #388]	; (8000fb4 <HAL_UART_MspInit+0x1b0>)
 8000e30:	f443 2300 	orr.w	r3, r3, #524288	; 0x80000
 8000e34:	6413      	str	r3, [r2, #64]	; 0x40
 8000e36:	4b5f      	ldr	r3, [pc, #380]	; (8000fb4 <HAL_UART_MspInit+0x1b0>)
 8000e38:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8000e3a:	f403 2300 	and.w	r3, r3, #524288	; 0x80000
 8000e3e:	623b      	str	r3, [r7, #32]
 8000e40:	6a3b      	ldr	r3, [r7, #32]

    __HAL_RCC_GPIOC_CLK_ENABLE();
 8000e42:	2300      	movs	r3, #0
 8000e44:	61fb      	str	r3, [r7, #28]
 8000e46:	4b5b      	ldr	r3, [pc, #364]	; (8000fb4 <HAL_UART_MspInit+0x1b0>)
 8000e48:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8000e4a:	4a5a      	ldr	r2, [pc, #360]	; (8000fb4 <HAL_UART_MspInit+0x1b0>)
 8000e4c:	f043 0304 	orr.w	r3, r3, #4
 8000e50:	6313      	str	r3, [r2, #48]	; 0x30
 8000e52:	4b58      	ldr	r3, [pc, #352]	; (8000fb4 <HAL_UART_MspInit+0x1b0>)
 8000e54:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8000e56:	f003 0304 	and.w	r3, r3, #4
 8000e5a:	61fb      	str	r3, [r7, #28]
 8000e5c:	69fb      	ldr	r3, [r7, #28]
    /**UART4 GPIO Configuration
    PC10     ------> UART4_TX
    PC11     ------> UART4_RX
    */
    GPIO_InitStruct.Pin = GPIO_PIN_10|GPIO_PIN_11;
 8000e5e:	f44f 6340 	mov.w	r3, #3072	; 0xc00
 8000e62:	627b      	str	r3, [r7, #36]	; 0x24
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8000e64:	2302      	movs	r3, #2
 8000e66:	62bb      	str	r3, [r7, #40]	; 0x28
    GPIO_InitStruct.Pull = GPIO_PULLUP;
 8000e68:	2301      	movs	r3, #1
 8000e6a:	62fb      	str	r3, [r7, #44]	; 0x2c
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8000e6c:	2303      	movs	r3, #3
 8000e6e:	633b      	str	r3, [r7, #48]	; 0x30
    GPIO_InitStruct.Alternate = GPIO_AF8_UART4;
 8000e70:	2308      	movs	r3, #8
 8000e72:	637b      	str	r3, [r7, #52]	; 0x34
    HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 8000e74:	f107 0324 	add.w	r3, r7, #36	; 0x24
 8000e78:	4619      	mov	r1, r3
 8000e7a:	484f      	ldr	r0, [pc, #316]	; (8000fb8 <HAL_UART_MspInit+0x1b4>)
 8000e7c:	f000 ff06 	bl	8001c8c <HAL_GPIO_Init>

    /* UART4 interrupt Init */
    HAL_NVIC_SetPriority(UART4_IRQn, 5, 0);
 8000e80:	2200      	movs	r2, #0
 8000e82:	2105      	movs	r1, #5
 8000e84:	2034      	movs	r0, #52	; 0x34
 8000e86:	f000 feb5 	bl	8001bf4 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(UART4_IRQn);
 8000e8a:	2034      	movs	r0, #52	; 0x34
 8000e8c:	f000 fece 	bl	8001c2c <HAL_NVIC_EnableIRQ>
  /* USER CODE BEGIN USART1_MspInit 1 */

  /* USER CODE END USART1_MspInit 1 */
  }

}
 8000e90:	e08a      	b.n	8000fa8 <HAL_UART_MspInit+0x1a4>
  else if(huart->Instance==UART5)
 8000e92:	687b      	ldr	r3, [r7, #4]
 8000e94:	681b      	ldr	r3, [r3, #0]
 8000e96:	4a49      	ldr	r2, [pc, #292]	; (8000fbc <HAL_UART_MspInit+0x1b8>)
 8000e98:	4293      	cmp	r3, r2
 8000e9a:	d153      	bne.n	8000f44 <HAL_UART_MspInit+0x140>
    __HAL_RCC_UART5_CLK_ENABLE();
 8000e9c:	2300      	movs	r3, #0
 8000e9e:	61bb      	str	r3, [r7, #24]
 8000ea0:	4b44      	ldr	r3, [pc, #272]	; (8000fb4 <HAL_UART_MspInit+0x1b0>)
 8000ea2:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8000ea4:	4a43      	ldr	r2, [pc, #268]	; (8000fb4 <HAL_UART_MspInit+0x1b0>)
 8000ea6:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
 8000eaa:	6413      	str	r3, [r2, #64]	; 0x40
 8000eac:	4b41      	ldr	r3, [pc, #260]	; (8000fb4 <HAL_UART_MspInit+0x1b0>)
 8000eae:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8000eb0:	f403 1380 	and.w	r3, r3, #1048576	; 0x100000
 8000eb4:	61bb      	str	r3, [r7, #24]
 8000eb6:	69bb      	ldr	r3, [r7, #24]
    __HAL_RCC_GPIOC_CLK_ENABLE();
 8000eb8:	2300      	movs	r3, #0
 8000eba:	617b      	str	r3, [r7, #20]
 8000ebc:	4b3d      	ldr	r3, [pc, #244]	; (8000fb4 <HAL_UART_MspInit+0x1b0>)
 8000ebe:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8000ec0:	4a3c      	ldr	r2, [pc, #240]	; (8000fb4 <HAL_UART_MspInit+0x1b0>)
 8000ec2:	f043 0304 	orr.w	r3, r3, #4
 8000ec6:	6313      	str	r3, [r2, #48]	; 0x30
 8000ec8:	4b3a      	ldr	r3, [pc, #232]	; (8000fb4 <HAL_UART_MspInit+0x1b0>)
 8000eca:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8000ecc:	f003 0304 	and.w	r3, r3, #4
 8000ed0:	617b      	str	r3, [r7, #20]
 8000ed2:	697b      	ldr	r3, [r7, #20]
    __HAL_RCC_GPIOD_CLK_ENABLE();
 8000ed4:	2300      	movs	r3, #0
 8000ed6:	613b      	str	r3, [r7, #16]
 8000ed8:	4b36      	ldr	r3, [pc, #216]	; (8000fb4 <HAL_UART_MspInit+0x1b0>)
 8000eda:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8000edc:	4a35      	ldr	r2, [pc, #212]	; (8000fb4 <HAL_UART_MspInit+0x1b0>)
 8000ede:	f043 0308 	orr.w	r3, r3, #8
 8000ee2:	6313      	str	r3, [r2, #48]	; 0x30
 8000ee4:	4b33      	ldr	r3, [pc, #204]	; (8000fb4 <HAL_UART_MspInit+0x1b0>)
 8000ee6:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8000ee8:	f003 0308 	and.w	r3, r3, #8
 8000eec:	613b      	str	r3, [r7, #16]
 8000eee:	693b      	ldr	r3, [r7, #16]
    GPIO_InitStruct.Pin = GPIO_PIN_12;
 8000ef0:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 8000ef4:	627b      	str	r3, [r7, #36]	; 0x24
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8000ef6:	2302      	movs	r3, #2
 8000ef8:	62bb      	str	r3, [r7, #40]	; 0x28
    GPIO_InitStruct.Pull = GPIO_PULLUP;
 8000efa:	2301      	movs	r3, #1
 8000efc:	62fb      	str	r3, [r7, #44]	; 0x2c
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8000efe:	2303      	movs	r3, #3
 8000f00:	633b      	str	r3, [r7, #48]	; 0x30
    GPIO_InitStruct.Alternate = GPIO_AF8_UART5;
 8000f02:	2308      	movs	r3, #8
 8000f04:	637b      	str	r3, [r7, #52]	; 0x34
    HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 8000f06:	f107 0324 	add.w	r3, r7, #36	; 0x24
 8000f0a:	4619      	mov	r1, r3
 8000f0c:	482a      	ldr	r0, [pc, #168]	; (8000fb8 <HAL_UART_MspInit+0x1b4>)
 8000f0e:	f000 febd 	bl	8001c8c <HAL_GPIO_Init>
    GPIO_InitStruct.Pin = GPIO_PIN_2;
 8000f12:	2304      	movs	r3, #4
 8000f14:	627b      	str	r3, [r7, #36]	; 0x24
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8000f16:	2302      	movs	r3, #2
 8000f18:	62bb      	str	r3, [r7, #40]	; 0x28
    GPIO_InitStruct.Pull = GPIO_PULLUP;
 8000f1a:	2301      	movs	r3, #1
 8000f1c:	62fb      	str	r3, [r7, #44]	; 0x2c
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8000f1e:	2303      	movs	r3, #3
 8000f20:	633b      	str	r3, [r7, #48]	; 0x30
    GPIO_InitStruct.Alternate = GPIO_AF8_UART5;
 8000f22:	2308      	movs	r3, #8
 8000f24:	637b      	str	r3, [r7, #52]	; 0x34
    HAL_GPIO_Init(GPIOD, &GPIO_InitStruct);
 8000f26:	f107 0324 	add.w	r3, r7, #36	; 0x24
 8000f2a:	4619      	mov	r1, r3
 8000f2c:	4824      	ldr	r0, [pc, #144]	; (8000fc0 <HAL_UART_MspInit+0x1bc>)
 8000f2e:	f000 fead 	bl	8001c8c <HAL_GPIO_Init>
    HAL_NVIC_SetPriority(UART5_IRQn, 5, 0);
 8000f32:	2200      	movs	r2, #0
 8000f34:	2105      	movs	r1, #5
 8000f36:	2035      	movs	r0, #53	; 0x35
 8000f38:	f000 fe5c 	bl	8001bf4 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(UART5_IRQn);
 8000f3c:	2035      	movs	r0, #53	; 0x35
 8000f3e:	f000 fe75 	bl	8001c2c <HAL_NVIC_EnableIRQ>
}
 8000f42:	e031      	b.n	8000fa8 <HAL_UART_MspInit+0x1a4>
  else if(huart->Instance==USART1)
 8000f44:	687b      	ldr	r3, [r7, #4]
 8000f46:	681b      	ldr	r3, [r3, #0]
 8000f48:	4a1e      	ldr	r2, [pc, #120]	; (8000fc4 <HAL_UART_MspInit+0x1c0>)
 8000f4a:	4293      	cmp	r3, r2
 8000f4c:	d12c      	bne.n	8000fa8 <HAL_UART_MspInit+0x1a4>
    __HAL_RCC_USART1_CLK_ENABLE();
 8000f4e:	2300      	movs	r3, #0
 8000f50:	60fb      	str	r3, [r7, #12]
 8000f52:	4b18      	ldr	r3, [pc, #96]	; (8000fb4 <HAL_UART_MspInit+0x1b0>)
 8000f54:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8000f56:	4a17      	ldr	r2, [pc, #92]	; (8000fb4 <HAL_UART_MspInit+0x1b0>)
 8000f58:	f043 0310 	orr.w	r3, r3, #16
 8000f5c:	6453      	str	r3, [r2, #68]	; 0x44
 8000f5e:	4b15      	ldr	r3, [pc, #84]	; (8000fb4 <HAL_UART_MspInit+0x1b0>)
 8000f60:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8000f62:	f003 0310 	and.w	r3, r3, #16
 8000f66:	60fb      	str	r3, [r7, #12]
 8000f68:	68fb      	ldr	r3, [r7, #12]
    __HAL_RCC_GPIOA_CLK_ENABLE();
 8000f6a:	2300      	movs	r3, #0
 8000f6c:	60bb      	str	r3, [r7, #8]
 8000f6e:	4b11      	ldr	r3, [pc, #68]	; (8000fb4 <HAL_UART_MspInit+0x1b0>)
 8000f70:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8000f72:	4a10      	ldr	r2, [pc, #64]	; (8000fb4 <HAL_UART_MspInit+0x1b0>)
 8000f74:	f043 0301 	orr.w	r3, r3, #1
 8000f78:	6313      	str	r3, [r2, #48]	; 0x30
 8000f7a:	4b0e      	ldr	r3, [pc, #56]	; (8000fb4 <HAL_UART_MspInit+0x1b0>)
 8000f7c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8000f7e:	f003 0301 	and.w	r3, r3, #1
 8000f82:	60bb      	str	r3, [r7, #8]
 8000f84:	68bb      	ldr	r3, [r7, #8]
    GPIO_InitStruct.Pin = GPIO_PIN_9|GPIO_PIN_10;
 8000f86:	f44f 63c0 	mov.w	r3, #1536	; 0x600
 8000f8a:	627b      	str	r3, [r7, #36]	; 0x24
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8000f8c:	2302      	movs	r3, #2
 8000f8e:	62bb      	str	r3, [r7, #40]	; 0x28
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000f90:	2300      	movs	r3, #0
 8000f92:	62fb      	str	r3, [r7, #44]	; 0x2c
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8000f94:	2303      	movs	r3, #3
 8000f96:	633b      	str	r3, [r7, #48]	; 0x30
    GPIO_InitStruct.Alternate = GPIO_AF7_USART1;
 8000f98:	2307      	movs	r3, #7
 8000f9a:	637b      	str	r3, [r7, #52]	; 0x34
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8000f9c:	f107 0324 	add.w	r3, r7, #36	; 0x24
 8000fa0:	4619      	mov	r1, r3
 8000fa2:	4809      	ldr	r0, [pc, #36]	; (8000fc8 <HAL_UART_MspInit+0x1c4>)
 8000fa4:	f000 fe72 	bl	8001c8c <HAL_GPIO_Init>
}
 8000fa8:	bf00      	nop
 8000faa:	3738      	adds	r7, #56	; 0x38
 8000fac:	46bd      	mov	sp, r7
 8000fae:	bd80      	pop	{r7, pc}
 8000fb0:	40004c00 	.word	0x40004c00
 8000fb4:	40023800 	.word	0x40023800
 8000fb8:	40020800 	.word	0x40020800
 8000fbc:	40005000 	.word	0x40005000
 8000fc0:	40020c00 	.word	0x40020c00
 8000fc4:	40011000 	.word	0x40011000
 8000fc8:	40020000 	.word	0x40020000

08000fcc <HAL_InitTick>:
  *         reset by HAL_Init() or at any time when clock is configured, by HAL_RCC_ClockConfig().
  * @param  TickPriority: Tick interrupt priority.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 8000fcc:	b580      	push	{r7, lr}
 8000fce:	b08c      	sub	sp, #48	; 0x30
 8000fd0:	af00      	add	r7, sp, #0
 8000fd2:	6078      	str	r0, [r7, #4]
  RCC_ClkInitTypeDef    clkconfig;
  uint32_t              uwTimclock = 0;
 8000fd4:	2300      	movs	r3, #0
 8000fd6:	62fb      	str	r3, [r7, #44]	; 0x2c
  uint32_t              uwPrescalerValue = 0;
 8000fd8:	2300      	movs	r3, #0
 8000fda:	62bb      	str	r3, [r7, #40]	; 0x28
  uint32_t              pFLatency;
  /*Configure the TIM1 IRQ priority */
  HAL_NVIC_SetPriority(TIM1_UP_TIM10_IRQn, TickPriority ,0);
 8000fdc:	2200      	movs	r2, #0
 8000fde:	6879      	ldr	r1, [r7, #4]
 8000fe0:	2019      	movs	r0, #25
 8000fe2:	f000 fe07 	bl	8001bf4 <HAL_NVIC_SetPriority>

  /* Enable the TIM1 global Interrupt */
  HAL_NVIC_EnableIRQ(TIM1_UP_TIM10_IRQn);
 8000fe6:	2019      	movs	r0, #25
 8000fe8:	f000 fe20 	bl	8001c2c <HAL_NVIC_EnableIRQ>
  /* Enable TIM1 clock */
  __HAL_RCC_TIM1_CLK_ENABLE();
 8000fec:	2300      	movs	r3, #0
 8000fee:	60fb      	str	r3, [r7, #12]
 8000ff0:	4b1f      	ldr	r3, [pc, #124]	; (8001070 <HAL_InitTick+0xa4>)
 8000ff2:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8000ff4:	4a1e      	ldr	r2, [pc, #120]	; (8001070 <HAL_InitTick+0xa4>)
 8000ff6:	f043 0301 	orr.w	r3, r3, #1
 8000ffa:	6453      	str	r3, [r2, #68]	; 0x44
 8000ffc:	4b1c      	ldr	r3, [pc, #112]	; (8001070 <HAL_InitTick+0xa4>)
 8000ffe:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8001000:	f003 0301 	and.w	r3, r3, #1
 8001004:	60fb      	str	r3, [r7, #12]
 8001006:	68fb      	ldr	r3, [r7, #12]

  /* Get clock configuration */
  HAL_RCC_GetClockConfig(&clkconfig, &pFLatency);
 8001008:	f107 0210 	add.w	r2, r7, #16
 800100c:	f107 0314 	add.w	r3, r7, #20
 8001010:	4611      	mov	r1, r2
 8001012:	4618      	mov	r0, r3
 8001014:	f002 f9d4 	bl	80033c0 <HAL_RCC_GetClockConfig>

  /* Compute TIM1 clock */
  uwTimclock = 2*HAL_RCC_GetPCLK2Freq();
 8001018:	f002 f9be 	bl	8003398 <HAL_RCC_GetPCLK2Freq>
 800101c:	4603      	mov	r3, r0
 800101e:	005b      	lsls	r3, r3, #1
 8001020:	62fb      	str	r3, [r7, #44]	; 0x2c
  /* Compute the prescaler value to have TIM1 counter clock equal to 1MHz */
  uwPrescalerValue = (uint32_t) ((uwTimclock / 1000000U) - 1U);
 8001022:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8001024:	4a13      	ldr	r2, [pc, #76]	; (8001074 <HAL_InitTick+0xa8>)
 8001026:	fba2 2303 	umull	r2, r3, r2, r3
 800102a:	0c9b      	lsrs	r3, r3, #18
 800102c:	3b01      	subs	r3, #1
 800102e:	62bb      	str	r3, [r7, #40]	; 0x28

  /* Initialize TIM1 */
  htim1.Instance = TIM1;
 8001030:	4b11      	ldr	r3, [pc, #68]	; (8001078 <HAL_InitTick+0xac>)
 8001032:	4a12      	ldr	r2, [pc, #72]	; (800107c <HAL_InitTick+0xb0>)
 8001034:	601a      	str	r2, [r3, #0]
  + Period = [(TIM1CLK/1000) - 1]. to have a (1/1000) s time base.
  + Prescaler = (uwTimclock/1000000 - 1) to have a 1MHz counter clock.
  + ClockDivision = 0
  + Counter direction = Up
  */
  htim1.Init.Period = (1000000U / 1000U) - 1U;
 8001036:	4b10      	ldr	r3, [pc, #64]	; (8001078 <HAL_InitTick+0xac>)
 8001038:	f240 32e7 	movw	r2, #999	; 0x3e7
 800103c:	60da      	str	r2, [r3, #12]
  htim1.Init.Prescaler = uwPrescalerValue;
 800103e:	4a0e      	ldr	r2, [pc, #56]	; (8001078 <HAL_InitTick+0xac>)
 8001040:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8001042:	6053      	str	r3, [r2, #4]
  htim1.Init.ClockDivision = 0;
 8001044:	4b0c      	ldr	r3, [pc, #48]	; (8001078 <HAL_InitTick+0xac>)
 8001046:	2200      	movs	r2, #0
 8001048:	611a      	str	r2, [r3, #16]
  htim1.Init.CounterMode = TIM_COUNTERMODE_UP;
 800104a:	4b0b      	ldr	r3, [pc, #44]	; (8001078 <HAL_InitTick+0xac>)
 800104c:	2200      	movs	r2, #0
 800104e:	609a      	str	r2, [r3, #8]
  if(HAL_TIM_Base_Init(&htim1) == HAL_OK)
 8001050:	4809      	ldr	r0, [pc, #36]	; (8001078 <HAL_InitTick+0xac>)
 8001052:	f002 f9e7 	bl	8003424 <HAL_TIM_Base_Init>
 8001056:	4603      	mov	r3, r0
 8001058:	2b00      	cmp	r3, #0
 800105a:	d104      	bne.n	8001066 <HAL_InitTick+0x9a>
  {
    /* Start the TIM time Base generation in interrupt mode */
    return HAL_TIM_Base_Start_IT(&htim1);
 800105c:	4806      	ldr	r0, [pc, #24]	; (8001078 <HAL_InitTick+0xac>)
 800105e:	f002 fa0c 	bl	800347a <HAL_TIM_Base_Start_IT>
 8001062:	4603      	mov	r3, r0
 8001064:	e000      	b.n	8001068 <HAL_InitTick+0x9c>
  }

  /* Return function status */
  return HAL_ERROR;
 8001066:	2301      	movs	r3, #1
}
 8001068:	4618      	mov	r0, r3
 800106a:	3730      	adds	r7, #48	; 0x30
 800106c:	46bd      	mov	sp, r7
 800106e:	bd80      	pop	{r7, pc}
 8001070:	40023800 	.word	0x40023800
 8001074:	431bde83 	.word	0x431bde83
 8001078:	20004c48 	.word	0x20004c48
 800107c:	40010000 	.word	0x40010000

08001080 <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 8001080:	b480      	push	{r7}
 8001082:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
  while (1)
 8001084:	e7fe      	b.n	8001084 <NMI_Handler+0x4>

08001086 <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 8001086:	b480      	push	{r7}
 8001088:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 800108a:	e7fe      	b.n	800108a <HardFault_Handler+0x4>

0800108c <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 800108c:	b480      	push	{r7}
 800108e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 8001090:	e7fe      	b.n	8001090 <MemManage_Handler+0x4>

08001092 <BusFault_Handler>:

/**
  * @brief This function handles Pre-fetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 8001092:	b480      	push	{r7}
 8001094:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 8001096:	e7fe      	b.n	8001096 <BusFault_Handler+0x4>

08001098 <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 8001098:	b480      	push	{r7}
 800109a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 800109c:	e7fe      	b.n	800109c <UsageFault_Handler+0x4>

0800109e <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 800109e:	b480      	push	{r7}
 80010a0:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 80010a2:	bf00      	nop
 80010a4:	46bd      	mov	sp, r7
 80010a6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80010aa:	4770      	bx	lr

080010ac <TIM1_UP_TIM10_IRQHandler>:

/**
  * @brief This function handles TIM1 update interrupt and TIM10 global interrupt.
  */
void TIM1_UP_TIM10_IRQHandler(void)
{
 80010ac:	b580      	push	{r7, lr}
 80010ae:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN TIM1_UP_TIM10_IRQn 0 */

  /* USER CODE END TIM1_UP_TIM10_IRQn 0 */
  HAL_TIM_IRQHandler(&htim1);
 80010b0:	4802      	ldr	r0, [pc, #8]	; (80010bc <TIM1_UP_TIM10_IRQHandler+0x10>)
 80010b2:	f002 fa06 	bl	80034c2 <HAL_TIM_IRQHandler>
  /* USER CODE BEGIN TIM1_UP_TIM10_IRQn 1 */

  /* USER CODE END TIM1_UP_TIM10_IRQn 1 */
}
 80010b6:	bf00      	nop
 80010b8:	bd80      	pop	{r7, pc}
 80010ba:	bf00      	nop
 80010bc:	20004c48 	.word	0x20004c48

080010c0 <TIM2_IRQHandler>:

/**
  * @brief This function handles TIM2 global interrupt.
  */
void TIM2_IRQHandler(void)
{
 80010c0:	b580      	push	{r7, lr}
 80010c2:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN TIM2_IRQn 0 */

  /* USER CODE END TIM2_IRQn 0 */
  HAL_TIM_IRQHandler(&htim2);
 80010c4:	4803      	ldr	r0, [pc, #12]	; (80010d4 <TIM2_IRQHandler+0x14>)
 80010c6:	f002 f9fc 	bl	80034c2 <HAL_TIM_IRQHandler>
  /* USER CODE BEGIN TIM2_IRQn 1 */
  buttonCounterIncrease();
 80010ca:	f006 fce5 	bl	8007a98 <buttonCounterIncrease>
  /* USER CODE END TIM2_IRQn 1 */
}
 80010ce:	bf00      	nop
 80010d0:	bd80      	pop	{r7, pc}
 80010d2:	bf00      	nop
 80010d4:	20004c08 	.word	0x20004c08

080010d8 <UART4_IRQHandler>:

/**
  * @brief This function handles UART4 global interrupt.
  */
void UART4_IRQHandler(void)
{
 80010d8:	b580      	push	{r7, lr}
 80010da:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UART4_IRQn 0 */

  /* USER CODE END UART4_IRQn 0 */
  HAL_UART_IRQHandler(&huart4);
 80010dc:	4802      	ldr	r0, [pc, #8]	; (80010e8 <UART4_IRQHandler+0x10>)
 80010de:	f002 fe51 	bl	8003d84 <HAL_UART_IRQHandler>
  /* USER CODE BEGIN UART4_IRQn 1 */

  /* USER CODE END UART4_IRQn 1 */
}
 80010e2:	bf00      	nop
 80010e4:	bd80      	pop	{r7, pc}
 80010e6:	bf00      	nop
 80010e8:	20004bc8 	.word	0x20004bc8

080010ec <UART5_IRQHandler>:

/**
  * @brief This function handles UART5 global interrupt.
  */
void UART5_IRQHandler(void)
{
 80010ec:	b580      	push	{r7, lr}
 80010ee:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UART5_IRQn 0 */

  /* USER CODE END UART5_IRQn 0 */
  HAL_UART_IRQHandler(&huart5);
 80010f0:	4802      	ldr	r0, [pc, #8]	; (80010fc <UART5_IRQHandler+0x10>)
 80010f2:	f002 fe47 	bl	8003d84 <HAL_UART_IRQHandler>
  /* USER CODE BEGIN UART5_IRQn 1 */

  /* USER CODE END UART5_IRQn 1 */
}
 80010f6:	bf00      	nop
 80010f8:	bd80      	pop	{r7, pc}
 80010fa:	bf00      	nop
 80010fc:	20004b00 	.word	0x20004b00

08001100 <_sbrk>:
 *
 * @param incr Memory size
 * @return Pointer to allocated memory
 */
void *_sbrk(ptrdiff_t incr)
{
 8001100:	b580      	push	{r7, lr}
 8001102:	b086      	sub	sp, #24
 8001104:	af00      	add	r7, sp, #0
 8001106:	6078      	str	r0, [r7, #4]
  extern uint8_t _end; /* Symbol defined in the linker script */
  extern uint8_t _estack; /* Symbol defined in the linker script */
  extern uint32_t _Min_Stack_Size; /* Symbol defined in the linker script */
  const uint32_t stack_limit = (uint32_t)&_estack - (uint32_t)&_Min_Stack_Size;
 8001108:	4a14      	ldr	r2, [pc, #80]	; (800115c <_sbrk+0x5c>)
 800110a:	4b15      	ldr	r3, [pc, #84]	; (8001160 <_sbrk+0x60>)
 800110c:	1ad3      	subs	r3, r2, r3
 800110e:	617b      	str	r3, [r7, #20]
  const uint8_t *max_heap = (uint8_t *)stack_limit;
 8001110:	697b      	ldr	r3, [r7, #20]
 8001112:	613b      	str	r3, [r7, #16]
  uint8_t *prev_heap_end;

  /* Initialize heap end at first call */
  if (NULL == __sbrk_heap_end)
 8001114:	4b13      	ldr	r3, [pc, #76]	; (8001164 <_sbrk+0x64>)
 8001116:	681b      	ldr	r3, [r3, #0]
 8001118:	2b00      	cmp	r3, #0
 800111a:	d102      	bne.n	8001122 <_sbrk+0x22>
  {
    __sbrk_heap_end = &_end;
 800111c:	4b11      	ldr	r3, [pc, #68]	; (8001164 <_sbrk+0x64>)
 800111e:	4a12      	ldr	r2, [pc, #72]	; (8001168 <_sbrk+0x68>)
 8001120:	601a      	str	r2, [r3, #0]
  }

  /* Protect heap from growing into the reserved MSP stack */
  if (__sbrk_heap_end + incr > max_heap)
 8001122:	4b10      	ldr	r3, [pc, #64]	; (8001164 <_sbrk+0x64>)
 8001124:	681a      	ldr	r2, [r3, #0]
 8001126:	687b      	ldr	r3, [r7, #4]
 8001128:	4413      	add	r3, r2
 800112a:	693a      	ldr	r2, [r7, #16]
 800112c:	429a      	cmp	r2, r3
 800112e:	d207      	bcs.n	8001140 <_sbrk+0x40>
  {
    errno = ENOMEM;
 8001130:	f008 f9c8 	bl	80094c4 <__errno>
 8001134:	4603      	mov	r3, r0
 8001136:	220c      	movs	r2, #12
 8001138:	601a      	str	r2, [r3, #0]
    return (void *)-1;
 800113a:	f04f 33ff 	mov.w	r3, #4294967295
 800113e:	e009      	b.n	8001154 <_sbrk+0x54>
  }

  prev_heap_end = __sbrk_heap_end;
 8001140:	4b08      	ldr	r3, [pc, #32]	; (8001164 <_sbrk+0x64>)
 8001142:	681b      	ldr	r3, [r3, #0]
 8001144:	60fb      	str	r3, [r7, #12]
  __sbrk_heap_end += incr;
 8001146:	4b07      	ldr	r3, [pc, #28]	; (8001164 <_sbrk+0x64>)
 8001148:	681a      	ldr	r2, [r3, #0]
 800114a:	687b      	ldr	r3, [r7, #4]
 800114c:	4413      	add	r3, r2
 800114e:	4a05      	ldr	r2, [pc, #20]	; (8001164 <_sbrk+0x64>)
 8001150:	6013      	str	r3, [r2, #0]

  return (void *)prev_heap_end;
 8001152:	68fb      	ldr	r3, [r7, #12]
}
 8001154:	4618      	mov	r0, r3
 8001156:	3718      	adds	r7, #24
 8001158:	46bd      	mov	sp, r7
 800115a:	bd80      	pop	{r7, pc}
 800115c:	20020000 	.word	0x20020000
 8001160:	00000400 	.word	0x00000400
 8001164:	20000094 	.word	0x20000094
 8001168:	20004d58 	.word	0x20004d58

0800116c <SystemInit>:
  *         configuration.
  * @param  None
  * @retval None
  */
void SystemInit(void)
{
 800116c:	b480      	push	{r7}
 800116e:	af00      	add	r7, sp, #0
  /* FPU settings ------------------------------------------------------------*/
  #if (__FPU_PRESENT == 1) && (__FPU_USED == 1)
    SCB->CPACR |= ((3UL << 10*2)|(3UL << 11*2));  /* set CP10 and CP11 Full Access */
 8001170:	4b08      	ldr	r3, [pc, #32]	; (8001194 <SystemInit+0x28>)
 8001172:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8001176:	4a07      	ldr	r2, [pc, #28]	; (8001194 <SystemInit+0x28>)
 8001178:	f443 0370 	orr.w	r3, r3, #15728640	; 0xf00000
 800117c:	f8c2 3088 	str.w	r3, [r2, #136]	; 0x88

  /* Configure the Vector Table location add offset address ------------------*/
#ifdef VECT_TAB_SRAM
  SCB->VTOR = SRAM_BASE | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal SRAM */
#else
  SCB->VTOR = FLASH_BASE | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal FLASH */
 8001180:	4b04      	ldr	r3, [pc, #16]	; (8001194 <SystemInit+0x28>)
 8001182:	f04f 6200 	mov.w	r2, #134217728	; 0x8000000
 8001186:	609a      	str	r2, [r3, #8]
#endif
}
 8001188:	bf00      	nop
 800118a:	46bd      	mov	sp, r7
 800118c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001190:	4770      	bx	lr
 8001192:	bf00      	nop
 8001194:	e000ed00 	.word	0xe000ed00

08001198 <Reset_Handler>:
Reset_Handler:

/* Copy the data segment initializers from flash to SRAM */  

CopyDataInit:
  ldr  r3, =_sidata
 8001198:	4b0b      	ldr	r3, [pc, #44]	; (80011c8 <LoopFillZerobss+0x14>)
  ldr  r3, [r3, r1]
 800119a:	585b      	ldr	r3, [r3, r1]
  str  r3, [r0, r1]
 800119c:	5043      	str	r3, [r0, r1]
  adds  r1, r1, #4
 800119e:	3104      	adds	r1, #4

080011a0 <LoopCopyDataInit>:
    
LoopCopyDataInit:
  ldr  r0, =_sdata
 80011a0:	480a      	ldr	r0, [pc, #40]	; (80011cc <LoopFillZerobss+0x18>)
  ldr  r3, =_edata
 80011a2:	4b0b      	ldr	r3, [pc, #44]	; (80011d0 <LoopFillZerobss+0x1c>)
  adds  r2, r0, r1
 80011a4:	1842      	adds	r2, r0, r1
  cmp  r2, r3
 80011a6:	429a      	cmp	r2, r3
  bcc  CopyDataInit
 80011a8:	d3f6      	bcc.n	8001198 <Reset_Handler>
  ldr  r2, =_sbss
 80011aa:	4a0a      	ldr	r2, [pc, #40]	; (80011d4 <LoopFillZerobss+0x20>)
  b  LoopFillZerobss
 80011ac:	e002      	b.n	80011b4 <LoopFillZerobss>

080011ae <FillZerobss>:
/* Zero fill the bss segment. */  
FillZerobss:
  movs  r3, #0
 80011ae:	2300      	movs	r3, #0
  str  r3, [r2], #4
 80011b0:	f842 3b04 	str.w	r3, [r2], #4

080011b4 <LoopFillZerobss>:
    
LoopFillZerobss:
  ldr  r3, = _ebss
 80011b4:	4b08      	ldr	r3, [pc, #32]	; (80011d8 <LoopFillZerobss+0x24>)
  cmp  r2, r3
 80011b6:	429a      	cmp	r2, r3
  bcc  FillZerobss
 80011b8:	d3f9      	bcc.n	80011ae <FillZerobss>

/* Call the clock system intitialization function.*/
  bl  SystemInit   
 80011ba:	f7ff ffd7 	bl	800116c <SystemInit>
/* Call static constructors */
    bl __libc_init_array
 80011be:	f008 f987 	bl	80094d0 <__libc_init_array>
/* Call the application's entry point.*/
  bl  main
 80011c2:	f7ff f9d9 	bl	8000578 <main>
  bx  lr    
 80011c6:	4770      	bx	lr
  ldr  r3, =_sidata
 80011c8:	08009f80 	.word	0x08009f80
  ldr  r0, =_sdata
 80011cc:	20000000 	.word	0x20000000
  ldr  r3, =_edata
 80011d0:	20000078 	.word	0x20000078
  ldr  r2, =_sbss
 80011d4:	20000078 	.word	0x20000078
  ldr  r3, = _ebss
 80011d8:	20004d54 	.word	0x20004d54

080011dc <ADC_IRQHandler>:
 * @retval None       
*/
    .section  .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b  Infinite_Loop
 80011dc:	e7fe      	b.n	80011dc <ADC_IRQHandler>
	...

080011e0 <HAL_Init>:
  *         need to ensure that the SysTick time base is always set to 1 millisecond
  *         to have correct HAL operation.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 80011e0:	b580      	push	{r7, lr}
 80011e2:	af00      	add	r7, sp, #0
  /* Configure Flash prefetch, Instruction cache, Data cache */ 
#if (INSTRUCTION_CACHE_ENABLE != 0U)
  __HAL_FLASH_INSTRUCTION_CACHE_ENABLE();
 80011e4:	4b0e      	ldr	r3, [pc, #56]	; (8001220 <HAL_Init+0x40>)
 80011e6:	681b      	ldr	r3, [r3, #0]
 80011e8:	4a0d      	ldr	r2, [pc, #52]	; (8001220 <HAL_Init+0x40>)
 80011ea:	f443 7300 	orr.w	r3, r3, #512	; 0x200
 80011ee:	6013      	str	r3, [r2, #0]
#endif /* INSTRUCTION_CACHE_ENABLE */

#if (DATA_CACHE_ENABLE != 0U)
  __HAL_FLASH_DATA_CACHE_ENABLE();
 80011f0:	4b0b      	ldr	r3, [pc, #44]	; (8001220 <HAL_Init+0x40>)
 80011f2:	681b      	ldr	r3, [r3, #0]
 80011f4:	4a0a      	ldr	r2, [pc, #40]	; (8001220 <HAL_Init+0x40>)
 80011f6:	f443 6380 	orr.w	r3, r3, #1024	; 0x400
 80011fa:	6013      	str	r3, [r2, #0]
#endif /* DATA_CACHE_ENABLE */

#if (PREFETCH_ENABLE != 0U)
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
 80011fc:	4b08      	ldr	r3, [pc, #32]	; (8001220 <HAL_Init+0x40>)
 80011fe:	681b      	ldr	r3, [r3, #0]
 8001200:	4a07      	ldr	r2, [pc, #28]	; (8001220 <HAL_Init+0x40>)
 8001202:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8001206:	6013      	str	r3, [r2, #0]
#endif /* PREFETCH_ENABLE */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 8001208:	2003      	movs	r0, #3
 800120a:	f000 fce8 	bl	8001bde <HAL_NVIC_SetPriorityGrouping>

  /* Use systick as time base source and configure 1ms tick (default clock after Reset is HSI) */
  HAL_InitTick(TICK_INT_PRIORITY);
 800120e:	2000      	movs	r0, #0
 8001210:	f7ff fedc 	bl	8000fcc <HAL_InitTick>

  /* Init the low level hardware */
  HAL_MspInit();
 8001214:	f7ff fcb4 	bl	8000b80 <HAL_MspInit>

  /* Return function status */
  return HAL_OK;
 8001218:	2300      	movs	r3, #0
}
 800121a:	4618      	mov	r0, r3
 800121c:	bd80      	pop	{r7, pc}
 800121e:	bf00      	nop
 8001220:	40023c00 	.word	0x40023c00

08001224 <HAL_IncTick>:
 * @note This function is declared as __weak to be overwritten in case of other 
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 8001224:	b480      	push	{r7}
 8001226:	af00      	add	r7, sp, #0
  uwTick += uwTickFreq;
 8001228:	4b06      	ldr	r3, [pc, #24]	; (8001244 <HAL_IncTick+0x20>)
 800122a:	781b      	ldrb	r3, [r3, #0]
 800122c:	461a      	mov	r2, r3
 800122e:	4b06      	ldr	r3, [pc, #24]	; (8001248 <HAL_IncTick+0x24>)
 8001230:	681b      	ldr	r3, [r3, #0]
 8001232:	4413      	add	r3, r2
 8001234:	4a04      	ldr	r2, [pc, #16]	; (8001248 <HAL_IncTick+0x24>)
 8001236:	6013      	str	r3, [r2, #0]
}
 8001238:	bf00      	nop
 800123a:	46bd      	mov	sp, r7
 800123c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001240:	4770      	bx	lr
 8001242:	bf00      	nop
 8001244:	20000008 	.word	0x20000008
 8001248:	20004c88 	.word	0x20004c88

0800124c <HAL_GetTick>:
  * @note This function is declared as __weak to be overwritten in case of other 
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 800124c:	b480      	push	{r7}
 800124e:	af00      	add	r7, sp, #0
  return uwTick;
 8001250:	4b03      	ldr	r3, [pc, #12]	; (8001260 <HAL_GetTick+0x14>)
 8001252:	681b      	ldr	r3, [r3, #0]
}
 8001254:	4618      	mov	r0, r3
 8001256:	46bd      	mov	sp, r7
 8001258:	f85d 7b04 	ldr.w	r7, [sp], #4
 800125c:	4770      	bx	lr
 800125e:	bf00      	nop
 8001260:	20004c88 	.word	0x20004c88

08001264 <HAL_Delay>:
  *       implementations in user file.
  * @param Delay specifies the delay time length, in milliseconds.
  * @retval None
  */
__weak void HAL_Delay(uint32_t Delay)
{
 8001264:	b580      	push	{r7, lr}
 8001266:	b084      	sub	sp, #16
 8001268:	af00      	add	r7, sp, #0
 800126a:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = HAL_GetTick();
 800126c:	f7ff ffee 	bl	800124c <HAL_GetTick>
 8001270:	60b8      	str	r0, [r7, #8]
  uint32_t wait = Delay;
 8001272:	687b      	ldr	r3, [r7, #4]
 8001274:	60fb      	str	r3, [r7, #12]

  /* Add a freq to guarantee minimum wait */
  if (wait < HAL_MAX_DELAY)
 8001276:	68fb      	ldr	r3, [r7, #12]
 8001278:	f1b3 3fff 	cmp.w	r3, #4294967295
 800127c:	d005      	beq.n	800128a <HAL_Delay+0x26>
  {
    wait += (uint32_t)(uwTickFreq);
 800127e:	4b0a      	ldr	r3, [pc, #40]	; (80012a8 <HAL_Delay+0x44>)
 8001280:	781b      	ldrb	r3, [r3, #0]
 8001282:	461a      	mov	r2, r3
 8001284:	68fb      	ldr	r3, [r7, #12]
 8001286:	4413      	add	r3, r2
 8001288:	60fb      	str	r3, [r7, #12]
  }

  while((HAL_GetTick() - tickstart) < wait)
 800128a:	bf00      	nop
 800128c:	f7ff ffde 	bl	800124c <HAL_GetTick>
 8001290:	4602      	mov	r2, r0
 8001292:	68bb      	ldr	r3, [r7, #8]
 8001294:	1ad3      	subs	r3, r2, r3
 8001296:	68fa      	ldr	r2, [r7, #12]
 8001298:	429a      	cmp	r2, r3
 800129a:	d8f7      	bhi.n	800128c <HAL_Delay+0x28>
  {
  }
}
 800129c:	bf00      	nop
 800129e:	bf00      	nop
 80012a0:	3710      	adds	r7, #16
 80012a2:	46bd      	mov	sp, r7
 80012a4:	bd80      	pop	{r7, pc}
 80012a6:	bf00      	nop
 80012a8:	20000008 	.word	0x20000008

080012ac <HAL_ADC_Init>:
  * @param  hadc pointer to a ADC_HandleTypeDef structure that contains
  *         the configuration information for the specified ADC.  
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_Init(ADC_HandleTypeDef* hadc)
{
 80012ac:	b580      	push	{r7, lr}
 80012ae:	b084      	sub	sp, #16
 80012b0:	af00      	add	r7, sp, #0
 80012b2:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef tmp_hal_status = HAL_OK;
 80012b4:	2300      	movs	r3, #0
 80012b6:	73fb      	strb	r3, [r7, #15]
  
  /* Check ADC handle */
  if(hadc == NULL)
 80012b8:	687b      	ldr	r3, [r7, #4]
 80012ba:	2b00      	cmp	r3, #0
 80012bc:	d101      	bne.n	80012c2 <HAL_ADC_Init+0x16>
  {
    return HAL_ERROR;
 80012be:	2301      	movs	r3, #1
 80012c0:	e033      	b.n	800132a <HAL_ADC_Init+0x7e>
  if(hadc->Init.ExternalTrigConv != ADC_SOFTWARE_START)
  {
    assert_param(IS_ADC_EXT_TRIG_EDGE(hadc->Init.ExternalTrigConvEdge));
  }
  
  if(hadc->State == HAL_ADC_STATE_RESET)
 80012c2:	687b      	ldr	r3, [r7, #4]
 80012c4:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80012c6:	2b00      	cmp	r3, #0
 80012c8:	d109      	bne.n	80012de <HAL_ADC_Init+0x32>

    /* Init the low level hardware */
    hadc->MspInitCallback(hadc);
#else
    /* Init the low level hardware */
    HAL_ADC_MspInit(hadc);
 80012ca:	6878      	ldr	r0, [r7, #4]
 80012cc:	f7ff fc84 	bl	8000bd8 <HAL_ADC_MspInit>
#endif /* USE_HAL_ADC_REGISTER_CALLBACKS */

    /* Initialize ADC error code */
    ADC_CLEAR_ERRORCODE(hadc);
 80012d0:	687b      	ldr	r3, [r7, #4]
 80012d2:	2200      	movs	r2, #0
 80012d4:	645a      	str	r2, [r3, #68]	; 0x44
    
    /* Allocate lock resource and initialize it */
    hadc->Lock = HAL_UNLOCKED;
 80012d6:	687b      	ldr	r3, [r7, #4]
 80012d8:	2200      	movs	r2, #0
 80012da:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
  }
  
  /* Configuration of ADC parameters if previous preliminary actions are      */ 
  /* correctly completed.                                                     */
  if (HAL_IS_BIT_CLR(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL))
 80012de:	687b      	ldr	r3, [r7, #4]
 80012e0:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80012e2:	f003 0310 	and.w	r3, r3, #16
 80012e6:	2b00      	cmp	r3, #0
 80012e8:	d118      	bne.n	800131c <HAL_ADC_Init+0x70>
  {
    /* Set ADC state */
    ADC_STATE_CLR_SET(hadc->State,
 80012ea:	687b      	ldr	r3, [r7, #4]
 80012ec:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80012ee:	f423 5388 	bic.w	r3, r3, #4352	; 0x1100
 80012f2:	f023 0302 	bic.w	r3, r3, #2
 80012f6:	f043 0202 	orr.w	r2, r3, #2
 80012fa:	687b      	ldr	r3, [r7, #4]
 80012fc:	641a      	str	r2, [r3, #64]	; 0x40
                      HAL_ADC_STATE_REG_BUSY | HAL_ADC_STATE_INJ_BUSY,
                      HAL_ADC_STATE_BUSY_INTERNAL);
    
    /* Set ADC parameters */
    ADC_Init(hadc);
 80012fe:	6878      	ldr	r0, [r7, #4]
 8001300:	f000 fac4 	bl	800188c <ADC_Init>
    
    /* Set ADC error code to none */
    ADC_CLEAR_ERRORCODE(hadc);
 8001304:	687b      	ldr	r3, [r7, #4]
 8001306:	2200      	movs	r2, #0
 8001308:	645a      	str	r2, [r3, #68]	; 0x44
    
    /* Set the ADC state */
    ADC_STATE_CLR_SET(hadc->State,
 800130a:	687b      	ldr	r3, [r7, #4]
 800130c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800130e:	f023 0303 	bic.w	r3, r3, #3
 8001312:	f043 0201 	orr.w	r2, r3, #1
 8001316:	687b      	ldr	r3, [r7, #4]
 8001318:	641a      	str	r2, [r3, #64]	; 0x40
 800131a:	e001      	b.n	8001320 <HAL_ADC_Init+0x74>
                      HAL_ADC_STATE_BUSY_INTERNAL,
                      HAL_ADC_STATE_READY);
  }
  else
  {
    tmp_hal_status = HAL_ERROR;
 800131c:	2301      	movs	r3, #1
 800131e:	73fb      	strb	r3, [r7, #15]
  }
  
  /* Release Lock */
  __HAL_UNLOCK(hadc);
 8001320:	687b      	ldr	r3, [r7, #4]
 8001322:	2200      	movs	r2, #0
 8001324:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  /* Return function status */
  return tmp_hal_status;
 8001328:	7bfb      	ldrb	r3, [r7, #15]
}
 800132a:	4618      	mov	r0, r3
 800132c:	3710      	adds	r7, #16
 800132e:	46bd      	mov	sp, r7
 8001330:	bd80      	pop	{r7, pc}
	...

08001334 <HAL_ADC_Start>:
  * @param  hadc pointer to a ADC_HandleTypeDef structure that contains
  *         the configuration information for the specified ADC.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_Start(ADC_HandleTypeDef* hadc)
{
 8001334:	b480      	push	{r7}
 8001336:	b085      	sub	sp, #20
 8001338:	af00      	add	r7, sp, #0
 800133a:	6078      	str	r0, [r7, #4]
  __IO uint32_t counter = 0U;
 800133c:	2300      	movs	r3, #0
 800133e:	60bb      	str	r3, [r7, #8]
  /* Check the parameters */
  assert_param(IS_FUNCTIONAL_STATE(hadc->Init.ContinuousConvMode));
  assert_param(IS_ADC_EXT_TRIG_EDGE(hadc->Init.ExternalTrigConvEdge)); 
  
  /* Process locked */
  __HAL_LOCK(hadc);
 8001340:	687b      	ldr	r3, [r7, #4]
 8001342:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 8001346:	2b01      	cmp	r3, #1
 8001348:	d101      	bne.n	800134e <HAL_ADC_Start+0x1a>
 800134a:	2302      	movs	r3, #2
 800134c:	e0a5      	b.n	800149a <HAL_ADC_Start+0x166>
 800134e:	687b      	ldr	r3, [r7, #4]
 8001350:	2201      	movs	r2, #1
 8001352:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
  
  /* Enable the ADC peripheral */
  /* Check if ADC peripheral is disabled in order to enable it and wait during 
  Tstab time the ADC's stabilization */
  if((hadc->Instance->CR2 & ADC_CR2_ADON) != ADC_CR2_ADON)
 8001356:	687b      	ldr	r3, [r7, #4]
 8001358:	681b      	ldr	r3, [r3, #0]
 800135a:	689b      	ldr	r3, [r3, #8]
 800135c:	f003 0301 	and.w	r3, r3, #1
 8001360:	2b01      	cmp	r3, #1
 8001362:	d018      	beq.n	8001396 <HAL_ADC_Start+0x62>
  {  
    /* Enable the Peripheral */
    __HAL_ADC_ENABLE(hadc);
 8001364:	687b      	ldr	r3, [r7, #4]
 8001366:	681b      	ldr	r3, [r3, #0]
 8001368:	689a      	ldr	r2, [r3, #8]
 800136a:	687b      	ldr	r3, [r7, #4]
 800136c:	681b      	ldr	r3, [r3, #0]
 800136e:	f042 0201 	orr.w	r2, r2, #1
 8001372:	609a      	str	r2, [r3, #8]
    
    /* Delay for ADC stabilization time */
    /* Compute number of CPU cycles to wait for */
    counter = (ADC_STAB_DELAY_US * (SystemCoreClock / 1000000U));
 8001374:	4b4c      	ldr	r3, [pc, #304]	; (80014a8 <HAL_ADC_Start+0x174>)
 8001376:	681b      	ldr	r3, [r3, #0]
 8001378:	4a4c      	ldr	r2, [pc, #304]	; (80014ac <HAL_ADC_Start+0x178>)
 800137a:	fba2 2303 	umull	r2, r3, r2, r3
 800137e:	0c9a      	lsrs	r2, r3, #18
 8001380:	4613      	mov	r3, r2
 8001382:	005b      	lsls	r3, r3, #1
 8001384:	4413      	add	r3, r2
 8001386:	60bb      	str	r3, [r7, #8]
    while(counter != 0U)
 8001388:	e002      	b.n	8001390 <HAL_ADC_Start+0x5c>
    {
      counter--;
 800138a:	68bb      	ldr	r3, [r7, #8]
 800138c:	3b01      	subs	r3, #1
 800138e:	60bb      	str	r3, [r7, #8]
    while(counter != 0U)
 8001390:	68bb      	ldr	r3, [r7, #8]
 8001392:	2b00      	cmp	r3, #0
 8001394:	d1f9      	bne.n	800138a <HAL_ADC_Start+0x56>
    }
  }
  
  /* Start conversion if ADC is effectively enabled */
  if(HAL_IS_BIT_SET(hadc->Instance->CR2, ADC_CR2_ADON))
 8001396:	687b      	ldr	r3, [r7, #4]
 8001398:	681b      	ldr	r3, [r3, #0]
 800139a:	689b      	ldr	r3, [r3, #8]
 800139c:	f003 0301 	and.w	r3, r3, #1
 80013a0:	2b01      	cmp	r3, #1
 80013a2:	d179      	bne.n	8001498 <HAL_ADC_Start+0x164>
  {
    /* Set ADC state                                                          */
    /* - Clear state bitfield related to regular group conversion results     */
    /* - Set state bitfield related to regular group operation                */
    ADC_STATE_CLR_SET(hadc->State,
 80013a4:	687b      	ldr	r3, [r7, #4]
 80013a6:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80013a8:	f423 63e0 	bic.w	r3, r3, #1792	; 0x700
 80013ac:	f023 0301 	bic.w	r3, r3, #1
 80013b0:	f443 7280 	orr.w	r2, r3, #256	; 0x100
 80013b4:	687b      	ldr	r3, [r7, #4]
 80013b6:	641a      	str	r2, [r3, #64]	; 0x40
                      HAL_ADC_STATE_READY | HAL_ADC_STATE_REG_EOC | HAL_ADC_STATE_REG_OVR,
                      HAL_ADC_STATE_REG_BUSY);
    
    /* If conversions on group regular are also triggering group injected,    */
    /* update ADC state.                                                      */
    if (READ_BIT(hadc->Instance->CR1, ADC_CR1_JAUTO) != RESET)
 80013b8:	687b      	ldr	r3, [r7, #4]
 80013ba:	681b      	ldr	r3, [r3, #0]
 80013bc:	685b      	ldr	r3, [r3, #4]
 80013be:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 80013c2:	2b00      	cmp	r3, #0
 80013c4:	d007      	beq.n	80013d6 <HAL_ADC_Start+0xa2>
    {
      ADC_STATE_CLR_SET(hadc->State, HAL_ADC_STATE_INJ_EOC, HAL_ADC_STATE_INJ_BUSY);  
 80013c6:	687b      	ldr	r3, [r7, #4]
 80013c8:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80013ca:	f423 5340 	bic.w	r3, r3, #12288	; 0x3000
 80013ce:	f443 5280 	orr.w	r2, r3, #4096	; 0x1000
 80013d2:	687b      	ldr	r3, [r7, #4]
 80013d4:	641a      	str	r2, [r3, #64]	; 0x40
    }
    
    /* State machine update: Check if an injected conversion is ongoing */
    if (HAL_IS_BIT_SET(hadc->State, HAL_ADC_STATE_INJ_BUSY))
 80013d6:	687b      	ldr	r3, [r7, #4]
 80013d8:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80013da:	f403 5380 	and.w	r3, r3, #4096	; 0x1000
 80013de:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 80013e2:	d106      	bne.n	80013f2 <HAL_ADC_Start+0xbe>
    {
      /* Reset ADC error code fields related to conversions on group regular */
      CLEAR_BIT(hadc->ErrorCode, (HAL_ADC_ERROR_OVR | HAL_ADC_ERROR_DMA));         
 80013e4:	687b      	ldr	r3, [r7, #4]
 80013e6:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80013e8:	f023 0206 	bic.w	r2, r3, #6
 80013ec:	687b      	ldr	r3, [r7, #4]
 80013ee:	645a      	str	r2, [r3, #68]	; 0x44
 80013f0:	e002      	b.n	80013f8 <HAL_ADC_Start+0xc4>
    }
    else
    {
      /* Reset ADC all error code fields */
      ADC_CLEAR_ERRORCODE(hadc);
 80013f2:	687b      	ldr	r3, [r7, #4]
 80013f4:	2200      	movs	r2, #0
 80013f6:	645a      	str	r2, [r3, #68]	; 0x44
    } 

    /* Process unlocked */
    /* Unlock before starting ADC conversions: in case of potential           */
    /* interruption, to let the process to ADC IRQ Handler.                   */
    __HAL_UNLOCK(hadc);
 80013f8:	687b      	ldr	r3, [r7, #4]
 80013fa:	2200      	movs	r2, #0
 80013fc:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    /* Pointer to the common control register to which is belonging hadc    */
    /* (Depending on STM32F4 product, there may be up to 3 ADCs and 1 common */
    /* control register)                                                    */
    tmpADC_Common = ADC_COMMON_REGISTER(hadc);
 8001400:	4b2b      	ldr	r3, [pc, #172]	; (80014b0 <HAL_ADC_Start+0x17c>)
 8001402:	60fb      	str	r3, [r7, #12]

    /* Clear regular group conversion flag and overrun flag */
    /* (To ensure of no unknown state from potential previous ADC operations) */
    __HAL_ADC_CLEAR_FLAG(hadc, ADC_FLAG_EOC | ADC_FLAG_OVR);
 8001404:	687b      	ldr	r3, [r7, #4]
 8001406:	681b      	ldr	r3, [r3, #0]
 8001408:	f06f 0222 	mvn.w	r2, #34	; 0x22
 800140c:	601a      	str	r2, [r3, #0]
    
    /* Check if Multimode enabled */
    if(HAL_IS_BIT_CLR(tmpADC_Common->CCR, ADC_CCR_MULTI))
 800140e:	68fb      	ldr	r3, [r7, #12]
 8001410:	685b      	ldr	r3, [r3, #4]
 8001412:	f003 031f 	and.w	r3, r3, #31
 8001416:	2b00      	cmp	r3, #0
 8001418:	d12a      	bne.n	8001470 <HAL_ADC_Start+0x13c>
    {
#if defined(ADC2) && defined(ADC3)
      if((hadc->Instance == ADC1) || ((hadc->Instance == ADC2) && ((ADC->CCR & ADC_CCR_MULTI_Msk) < ADC_CCR_MULTI_0)) \
 800141a:	687b      	ldr	r3, [r7, #4]
 800141c:	681b      	ldr	r3, [r3, #0]
 800141e:	4a25      	ldr	r2, [pc, #148]	; (80014b4 <HAL_ADC_Start+0x180>)
 8001420:	4293      	cmp	r3, r2
 8001422:	d015      	beq.n	8001450 <HAL_ADC_Start+0x11c>
 8001424:	687b      	ldr	r3, [r7, #4]
 8001426:	681b      	ldr	r3, [r3, #0]
 8001428:	4a23      	ldr	r2, [pc, #140]	; (80014b8 <HAL_ADC_Start+0x184>)
 800142a:	4293      	cmp	r3, r2
 800142c:	d105      	bne.n	800143a <HAL_ADC_Start+0x106>
 800142e:	4b20      	ldr	r3, [pc, #128]	; (80014b0 <HAL_ADC_Start+0x17c>)
 8001430:	685b      	ldr	r3, [r3, #4]
 8001432:	f003 031f 	and.w	r3, r3, #31
 8001436:	2b00      	cmp	r3, #0
 8001438:	d00a      	beq.n	8001450 <HAL_ADC_Start+0x11c>
                                  || ((hadc->Instance == ADC3) && ((ADC->CCR & ADC_CCR_MULTI_Msk) < ADC_CCR_MULTI_4)))
 800143a:	687b      	ldr	r3, [r7, #4]
 800143c:	681b      	ldr	r3, [r3, #0]
 800143e:	4a1f      	ldr	r2, [pc, #124]	; (80014bc <HAL_ADC_Start+0x188>)
 8001440:	4293      	cmp	r3, r2
 8001442:	d129      	bne.n	8001498 <HAL_ADC_Start+0x164>
 8001444:	4b1a      	ldr	r3, [pc, #104]	; (80014b0 <HAL_ADC_Start+0x17c>)
 8001446:	685b      	ldr	r3, [r3, #4]
 8001448:	f003 0310 	and.w	r3, r3, #16
 800144c:	2b00      	cmp	r3, #0
 800144e:	d123      	bne.n	8001498 <HAL_ADC_Start+0x164>
      {
#endif /* ADC2 || ADC3 */
        /* if no external trigger present enable software conversion of regular channels */
        if((hadc->Instance->CR2 & ADC_CR2_EXTEN) == RESET) 
 8001450:	687b      	ldr	r3, [r7, #4]
 8001452:	681b      	ldr	r3, [r3, #0]
 8001454:	689b      	ldr	r3, [r3, #8]
 8001456:	f003 5340 	and.w	r3, r3, #805306368	; 0x30000000
 800145a:	2b00      	cmp	r3, #0
 800145c:	d11c      	bne.n	8001498 <HAL_ADC_Start+0x164>
        {
          /* Enable the selected ADC software conversion for regular group */
          hadc->Instance->CR2 |= (uint32_t)ADC_CR2_SWSTART;
 800145e:	687b      	ldr	r3, [r7, #4]
 8001460:	681b      	ldr	r3, [r3, #0]
 8001462:	689a      	ldr	r2, [r3, #8]
 8001464:	687b      	ldr	r3, [r7, #4]
 8001466:	681b      	ldr	r3, [r3, #0]
 8001468:	f042 4280 	orr.w	r2, r2, #1073741824	; 0x40000000
 800146c:	609a      	str	r2, [r3, #8]
 800146e:	e013      	b.n	8001498 <HAL_ADC_Start+0x164>
#endif /* ADC2 || ADC3 */
    }
    else
    {
      /* if instance of handle correspond to ADC1 and  no external trigger present enable software conversion of regular channels */
      if((hadc->Instance == ADC1) && ((hadc->Instance->CR2 & ADC_CR2_EXTEN) == RESET))
 8001470:	687b      	ldr	r3, [r7, #4]
 8001472:	681b      	ldr	r3, [r3, #0]
 8001474:	4a0f      	ldr	r2, [pc, #60]	; (80014b4 <HAL_ADC_Start+0x180>)
 8001476:	4293      	cmp	r3, r2
 8001478:	d10e      	bne.n	8001498 <HAL_ADC_Start+0x164>
 800147a:	687b      	ldr	r3, [r7, #4]
 800147c:	681b      	ldr	r3, [r3, #0]
 800147e:	689b      	ldr	r3, [r3, #8]
 8001480:	f003 5340 	and.w	r3, r3, #805306368	; 0x30000000
 8001484:	2b00      	cmp	r3, #0
 8001486:	d107      	bne.n	8001498 <HAL_ADC_Start+0x164>
      {
        /* Enable the selected ADC software conversion for regular group */
          hadc->Instance->CR2 |= (uint32_t)ADC_CR2_SWSTART;
 8001488:	687b      	ldr	r3, [r7, #4]
 800148a:	681b      	ldr	r3, [r3, #0]
 800148c:	689a      	ldr	r2, [r3, #8]
 800148e:	687b      	ldr	r3, [r7, #4]
 8001490:	681b      	ldr	r3, [r3, #0]
 8001492:	f042 4280 	orr.w	r2, r2, #1073741824	; 0x40000000
 8001496:	609a      	str	r2, [r3, #8]
      }
    }
  }
  
  /* Return function status */
  return HAL_OK;
 8001498:	2300      	movs	r3, #0
}
 800149a:	4618      	mov	r0, r3
 800149c:	3714      	adds	r7, #20
 800149e:	46bd      	mov	sp, r7
 80014a0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80014a4:	4770      	bx	lr
 80014a6:	bf00      	nop
 80014a8:	20000000 	.word	0x20000000
 80014ac:	431bde83 	.word	0x431bde83
 80014b0:	40012300 	.word	0x40012300
 80014b4:	40012000 	.word	0x40012000
 80014b8:	40012100 	.word	0x40012100
 80014bc:	40012200 	.word	0x40012200

080014c0 <HAL_ADC_Stop>:
  *         the configuration information for the specified ADC.
  *
  * @retval HAL status.
  */
HAL_StatusTypeDef HAL_ADC_Stop(ADC_HandleTypeDef* hadc)
{
 80014c0:	b480      	push	{r7}
 80014c2:	b083      	sub	sp, #12
 80014c4:	af00      	add	r7, sp, #0
 80014c6:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_ADC_ALL_INSTANCE(hadc->Instance));
  
  /* Process locked */
  __HAL_LOCK(hadc);
 80014c8:	687b      	ldr	r3, [r7, #4]
 80014ca:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 80014ce:	2b01      	cmp	r3, #1
 80014d0:	d101      	bne.n	80014d6 <HAL_ADC_Stop+0x16>
 80014d2:	2302      	movs	r3, #2
 80014d4:	e021      	b.n	800151a <HAL_ADC_Stop+0x5a>
 80014d6:	687b      	ldr	r3, [r7, #4]
 80014d8:	2201      	movs	r2, #1
 80014da:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
  
  /* Stop potential conversion on going, on regular and injected groups */
  /* Disable ADC peripheral */
  __HAL_ADC_DISABLE(hadc);
 80014de:	687b      	ldr	r3, [r7, #4]
 80014e0:	681b      	ldr	r3, [r3, #0]
 80014e2:	689a      	ldr	r2, [r3, #8]
 80014e4:	687b      	ldr	r3, [r7, #4]
 80014e6:	681b      	ldr	r3, [r3, #0]
 80014e8:	f022 0201 	bic.w	r2, r2, #1
 80014ec:	609a      	str	r2, [r3, #8]
  
  /* Check if ADC is effectively disabled */
  if(HAL_IS_BIT_CLR(hadc->Instance->CR2, ADC_CR2_ADON))
 80014ee:	687b      	ldr	r3, [r7, #4]
 80014f0:	681b      	ldr	r3, [r3, #0]
 80014f2:	689b      	ldr	r3, [r3, #8]
 80014f4:	f003 0301 	and.w	r3, r3, #1
 80014f8:	2b00      	cmp	r3, #0
 80014fa:	d109      	bne.n	8001510 <HAL_ADC_Stop+0x50>
  {
    /* Set ADC state */
    ADC_STATE_CLR_SET(hadc->State,
 80014fc:	687b      	ldr	r3, [r7, #4]
 80014fe:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001500:	f423 5388 	bic.w	r3, r3, #4352	; 0x1100
 8001504:	f023 0301 	bic.w	r3, r3, #1
 8001508:	f043 0201 	orr.w	r2, r3, #1
 800150c:	687b      	ldr	r3, [r7, #4]
 800150e:	641a      	str	r2, [r3, #64]	; 0x40
                      HAL_ADC_STATE_REG_BUSY | HAL_ADC_STATE_INJ_BUSY,
                      HAL_ADC_STATE_READY);
  }
  
  /* Process unlocked */
  __HAL_UNLOCK(hadc);
 8001510:	687b      	ldr	r3, [r7, #4]
 8001512:	2200      	movs	r2, #0
 8001514:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
  
  /* Return function status */
  return HAL_OK;
 8001518:	2300      	movs	r3, #0
}
 800151a:	4618      	mov	r0, r3
 800151c:	370c      	adds	r7, #12
 800151e:	46bd      	mov	sp, r7
 8001520:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001524:	4770      	bx	lr

08001526 <HAL_ADC_PollForConversion>:
  *         the configuration information for the specified ADC.
  * @param  Timeout Timeout value in millisecond.  
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_PollForConversion(ADC_HandleTypeDef* hadc, uint32_t Timeout)
{
 8001526:	b580      	push	{r7, lr}
 8001528:	b084      	sub	sp, #16
 800152a:	af00      	add	r7, sp, #0
 800152c:	6078      	str	r0, [r7, #4]
 800152e:	6039      	str	r1, [r7, #0]
  uint32_t tickstart = 0U;
 8001530:	2300      	movs	r3, #0
 8001532:	60fb      	str	r3, [r7, #12]
  /* each conversion:                                                       */
  /* Particular case is ADC configured in DMA mode and ADC sequencer with   */
  /* several ranks and polling for end of each conversion.                  */
  /* For code simplicity sake, this particular case is generalized to       */
  /* ADC configured in DMA mode and polling for end of each conversion.     */
  if (HAL_IS_BIT_SET(hadc->Instance->CR2, ADC_CR2_EOCS) &&
 8001534:	687b      	ldr	r3, [r7, #4]
 8001536:	681b      	ldr	r3, [r3, #0]
 8001538:	689b      	ldr	r3, [r3, #8]
 800153a:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 800153e:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 8001542:	d113      	bne.n	800156c <HAL_ADC_PollForConversion+0x46>
      HAL_IS_BIT_SET(hadc->Instance->CR2, ADC_CR2_DMA)    )
 8001544:	687b      	ldr	r3, [r7, #4]
 8001546:	681b      	ldr	r3, [r3, #0]
 8001548:	689b      	ldr	r3, [r3, #8]
 800154a:	f403 7380 	and.w	r3, r3, #256	; 0x100
  if (HAL_IS_BIT_SET(hadc->Instance->CR2, ADC_CR2_EOCS) &&
 800154e:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 8001552:	d10b      	bne.n	800156c <HAL_ADC_PollForConversion+0x46>
  {
    /* Update ADC state machine to error */
    SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_CONFIG);
 8001554:	687b      	ldr	r3, [r7, #4]
 8001556:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001558:	f043 0220 	orr.w	r2, r3, #32
 800155c:	687b      	ldr	r3, [r7, #4]
 800155e:	641a      	str	r2, [r3, #64]	; 0x40
    
    /* Process unlocked */
    __HAL_UNLOCK(hadc);
 8001560:	687b      	ldr	r3, [r7, #4]
 8001562:	2200      	movs	r2, #0
 8001564:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
    
    return HAL_ERROR;
 8001568:	2301      	movs	r3, #1
 800156a:	e05c      	b.n	8001626 <HAL_ADC_PollForConversion+0x100>
  }

  /* Get tick */ 
  tickstart = HAL_GetTick();
 800156c:	f7ff fe6e 	bl	800124c <HAL_GetTick>
 8001570:	60f8      	str	r0, [r7, #12]

  /* Check End of conversion flag */
  while(!(__HAL_ADC_GET_FLAG(hadc, ADC_FLAG_EOC)))
 8001572:	e01a      	b.n	80015aa <HAL_ADC_PollForConversion+0x84>
  {
    /* Check if timeout is disabled (set to infinite wait) */
    if(Timeout != HAL_MAX_DELAY)
 8001574:	683b      	ldr	r3, [r7, #0]
 8001576:	f1b3 3fff 	cmp.w	r3, #4294967295
 800157a:	d016      	beq.n	80015aa <HAL_ADC_PollForConversion+0x84>
    {
      if((Timeout == 0U) || ((HAL_GetTick() - tickstart ) > Timeout))
 800157c:	683b      	ldr	r3, [r7, #0]
 800157e:	2b00      	cmp	r3, #0
 8001580:	d007      	beq.n	8001592 <HAL_ADC_PollForConversion+0x6c>
 8001582:	f7ff fe63 	bl	800124c <HAL_GetTick>
 8001586:	4602      	mov	r2, r0
 8001588:	68fb      	ldr	r3, [r7, #12]
 800158a:	1ad3      	subs	r3, r2, r3
 800158c:	683a      	ldr	r2, [r7, #0]
 800158e:	429a      	cmp	r2, r3
 8001590:	d20b      	bcs.n	80015aa <HAL_ADC_PollForConversion+0x84>
      {
        /* Update ADC state machine to timeout */
        SET_BIT(hadc->State, HAL_ADC_STATE_TIMEOUT);
 8001592:	687b      	ldr	r3, [r7, #4]
 8001594:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001596:	f043 0204 	orr.w	r2, r3, #4
 800159a:	687b      	ldr	r3, [r7, #4]
 800159c:	641a      	str	r2, [r3, #64]	; 0x40
        
        /* Process unlocked */
        __HAL_UNLOCK(hadc);
 800159e:	687b      	ldr	r3, [r7, #4]
 80015a0:	2200      	movs	r2, #0
 80015a2:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
        
        return HAL_TIMEOUT;
 80015a6:	2303      	movs	r3, #3
 80015a8:	e03d      	b.n	8001626 <HAL_ADC_PollForConversion+0x100>
  while(!(__HAL_ADC_GET_FLAG(hadc, ADC_FLAG_EOC)))
 80015aa:	687b      	ldr	r3, [r7, #4]
 80015ac:	681b      	ldr	r3, [r3, #0]
 80015ae:	681b      	ldr	r3, [r3, #0]
 80015b0:	f003 0302 	and.w	r3, r3, #2
 80015b4:	2b02      	cmp	r3, #2
 80015b6:	d1dd      	bne.n	8001574 <HAL_ADC_PollForConversion+0x4e>
      }
    }
  }
  
  /* Clear regular group conversion flag */
  __HAL_ADC_CLEAR_FLAG(hadc, ADC_FLAG_STRT | ADC_FLAG_EOC);
 80015b8:	687b      	ldr	r3, [r7, #4]
 80015ba:	681b      	ldr	r3, [r3, #0]
 80015bc:	f06f 0212 	mvn.w	r2, #18
 80015c0:	601a      	str	r2, [r3, #0]
  
  /* Update ADC state machine */
  SET_BIT(hadc->State, HAL_ADC_STATE_REG_EOC);
 80015c2:	687b      	ldr	r3, [r7, #4]
 80015c4:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80015c6:	f443 7200 	orr.w	r2, r3, #512	; 0x200
 80015ca:	687b      	ldr	r3, [r7, #4]
 80015cc:	641a      	str	r2, [r3, #64]	; 0x40
  /* by external trigger, continuous mode or scan sequence on going.          */
  /* Note: On STM32F4, there is no independent flag of end of sequence.       */
  /*       The test of scan sequence on going is done either with scan        */
  /*       sequence disabled or with end of conversion flag set to            */
  /*       of end of sequence.                                                */
  if(ADC_IS_SOFTWARE_START_REGULAR(hadc)                   &&
 80015ce:	687b      	ldr	r3, [r7, #4]
 80015d0:	681b      	ldr	r3, [r3, #0]
 80015d2:	689b      	ldr	r3, [r3, #8]
 80015d4:	f003 5340 	and.w	r3, r3, #805306368	; 0x30000000
 80015d8:	2b00      	cmp	r3, #0
 80015da:	d123      	bne.n	8001624 <HAL_ADC_PollForConversion+0xfe>
     (hadc->Init.ContinuousConvMode == DISABLE)            &&
 80015dc:	687b      	ldr	r3, [r7, #4]
 80015de:	7e1b      	ldrb	r3, [r3, #24]
  if(ADC_IS_SOFTWARE_START_REGULAR(hadc)                   &&
 80015e0:	2b00      	cmp	r3, #0
 80015e2:	d11f      	bne.n	8001624 <HAL_ADC_PollForConversion+0xfe>
     (HAL_IS_BIT_CLR(hadc->Instance->SQR1, ADC_SQR1_L) ||
 80015e4:	687b      	ldr	r3, [r7, #4]
 80015e6:	681b      	ldr	r3, [r3, #0]
 80015e8:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80015ea:	f403 0370 	and.w	r3, r3, #15728640	; 0xf00000
     (hadc->Init.ContinuousConvMode == DISABLE)            &&
 80015ee:	2b00      	cmp	r3, #0
 80015f0:	d006      	beq.n	8001600 <HAL_ADC_PollForConversion+0xda>
      HAL_IS_BIT_CLR(hadc->Instance->CR2, ADC_CR2_EOCS)  )   )
 80015f2:	687b      	ldr	r3, [r7, #4]
 80015f4:	681b      	ldr	r3, [r3, #0]
 80015f6:	689b      	ldr	r3, [r3, #8]
 80015f8:	f403 6380 	and.w	r3, r3, #1024	; 0x400
     (HAL_IS_BIT_CLR(hadc->Instance->SQR1, ADC_SQR1_L) ||
 80015fc:	2b00      	cmp	r3, #0
 80015fe:	d111      	bne.n	8001624 <HAL_ADC_PollForConversion+0xfe>
  {
    /* Set ADC state */
    CLEAR_BIT(hadc->State, HAL_ADC_STATE_REG_BUSY);   
 8001600:	687b      	ldr	r3, [r7, #4]
 8001602:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001604:	f423 7280 	bic.w	r2, r3, #256	; 0x100
 8001608:	687b      	ldr	r3, [r7, #4]
 800160a:	641a      	str	r2, [r3, #64]	; 0x40
    
    if (HAL_IS_BIT_CLR(hadc->State, HAL_ADC_STATE_INJ_BUSY))
 800160c:	687b      	ldr	r3, [r7, #4]
 800160e:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001610:	f403 5380 	and.w	r3, r3, #4096	; 0x1000
 8001614:	2b00      	cmp	r3, #0
 8001616:	d105      	bne.n	8001624 <HAL_ADC_PollForConversion+0xfe>
    { 
      SET_BIT(hadc->State, HAL_ADC_STATE_READY);
 8001618:	687b      	ldr	r3, [r7, #4]
 800161a:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800161c:	f043 0201 	orr.w	r2, r3, #1
 8001620:	687b      	ldr	r3, [r7, #4]
 8001622:	641a      	str	r2, [r3, #64]	; 0x40
    }
  }
  
  /* Return ADC state */
  return HAL_OK;
 8001624:	2300      	movs	r3, #0
}
 8001626:	4618      	mov	r0, r3
 8001628:	3710      	adds	r7, #16
 800162a:	46bd      	mov	sp, r7
 800162c:	bd80      	pop	{r7, pc}

0800162e <HAL_ADC_GetValue>:
  * @param  hadc pointer to a ADC_HandleTypeDef structure that contains
  *         the configuration information for the specified ADC.
  * @retval Converted value
  */
uint32_t HAL_ADC_GetValue(ADC_HandleTypeDef* hadc)
{       
 800162e:	b480      	push	{r7}
 8001630:	b083      	sub	sp, #12
 8001632:	af00      	add	r7, sp, #0
 8001634:	6078      	str	r0, [r7, #4]
  /* Return the selected ADC converted value */ 
  return hadc->Instance->DR;
 8001636:	687b      	ldr	r3, [r7, #4]
 8001638:	681b      	ldr	r3, [r3, #0]
 800163a:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
}
 800163c:	4618      	mov	r0, r3
 800163e:	370c      	adds	r7, #12
 8001640:	46bd      	mov	sp, r7
 8001642:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001646:	4770      	bx	lr

08001648 <HAL_ADC_ConfigChannel>:
  *         the configuration information for the specified ADC.
  * @param  sConfig ADC configuration structure. 
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_ConfigChannel(ADC_HandleTypeDef* hadc, ADC_ChannelConfTypeDef* sConfig)
{
 8001648:	b480      	push	{r7}
 800164a:	b085      	sub	sp, #20
 800164c:	af00      	add	r7, sp, #0
 800164e:	6078      	str	r0, [r7, #4]
 8001650:	6039      	str	r1, [r7, #0]
  __IO uint32_t counter = 0U;
 8001652:	2300      	movs	r3, #0
 8001654:	60bb      	str	r3, [r7, #8]
  assert_param(IS_ADC_CHANNEL(sConfig->Channel));
  assert_param(IS_ADC_REGULAR_RANK(sConfig->Rank));
  assert_param(IS_ADC_SAMPLE_TIME(sConfig->SamplingTime));
  
  /* Process locked */
  __HAL_LOCK(hadc);
 8001656:	687b      	ldr	r3, [r7, #4]
 8001658:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 800165c:	2b01      	cmp	r3, #1
 800165e:	d101      	bne.n	8001664 <HAL_ADC_ConfigChannel+0x1c>
 8001660:	2302      	movs	r3, #2
 8001662:	e105      	b.n	8001870 <HAL_ADC_ConfigChannel+0x228>
 8001664:	687b      	ldr	r3, [r7, #4]
 8001666:	2201      	movs	r2, #1
 8001668:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
    
  /* if ADC_Channel_10 ... ADC_Channel_18 is selected */
  if (sConfig->Channel > ADC_CHANNEL_9)
 800166c:	683b      	ldr	r3, [r7, #0]
 800166e:	681b      	ldr	r3, [r3, #0]
 8001670:	2b09      	cmp	r3, #9
 8001672:	d925      	bls.n	80016c0 <HAL_ADC_ConfigChannel+0x78>
  {
    /* Clear the old sample time */
    hadc->Instance->SMPR1 &= ~ADC_SMPR1(ADC_SMPR1_SMP10, sConfig->Channel);
 8001674:	687b      	ldr	r3, [r7, #4]
 8001676:	681b      	ldr	r3, [r3, #0]
 8001678:	68d9      	ldr	r1, [r3, #12]
 800167a:	683b      	ldr	r3, [r7, #0]
 800167c:	681b      	ldr	r3, [r3, #0]
 800167e:	b29b      	uxth	r3, r3
 8001680:	461a      	mov	r2, r3
 8001682:	4613      	mov	r3, r2
 8001684:	005b      	lsls	r3, r3, #1
 8001686:	4413      	add	r3, r2
 8001688:	3b1e      	subs	r3, #30
 800168a:	2207      	movs	r2, #7
 800168c:	fa02 f303 	lsl.w	r3, r2, r3
 8001690:	43da      	mvns	r2, r3
 8001692:	687b      	ldr	r3, [r7, #4]
 8001694:	681b      	ldr	r3, [r3, #0]
 8001696:	400a      	ands	r2, r1
 8001698:	60da      	str	r2, [r3, #12]
    
    /* Set the new sample time */
    hadc->Instance->SMPR1 |= ADC_SMPR1(sConfig->SamplingTime, sConfig->Channel);
 800169a:	687b      	ldr	r3, [r7, #4]
 800169c:	681b      	ldr	r3, [r3, #0]
 800169e:	68d9      	ldr	r1, [r3, #12]
 80016a0:	683b      	ldr	r3, [r7, #0]
 80016a2:	689a      	ldr	r2, [r3, #8]
 80016a4:	683b      	ldr	r3, [r7, #0]
 80016a6:	681b      	ldr	r3, [r3, #0]
 80016a8:	b29b      	uxth	r3, r3
 80016aa:	4618      	mov	r0, r3
 80016ac:	4603      	mov	r3, r0
 80016ae:	005b      	lsls	r3, r3, #1
 80016b0:	4403      	add	r3, r0
 80016b2:	3b1e      	subs	r3, #30
 80016b4:	409a      	lsls	r2, r3
 80016b6:	687b      	ldr	r3, [r7, #4]
 80016b8:	681b      	ldr	r3, [r3, #0]
 80016ba:	430a      	orrs	r2, r1
 80016bc:	60da      	str	r2, [r3, #12]
 80016be:	e022      	b.n	8001706 <HAL_ADC_ConfigChannel+0xbe>
  }
  else /* ADC_Channel include in ADC_Channel_[0..9] */
  {
    /* Clear the old sample time */
    hadc->Instance->SMPR2 &= ~ADC_SMPR2(ADC_SMPR2_SMP0, sConfig->Channel);
 80016c0:	687b      	ldr	r3, [r7, #4]
 80016c2:	681b      	ldr	r3, [r3, #0]
 80016c4:	6919      	ldr	r1, [r3, #16]
 80016c6:	683b      	ldr	r3, [r7, #0]
 80016c8:	681b      	ldr	r3, [r3, #0]
 80016ca:	b29b      	uxth	r3, r3
 80016cc:	461a      	mov	r2, r3
 80016ce:	4613      	mov	r3, r2
 80016d0:	005b      	lsls	r3, r3, #1
 80016d2:	4413      	add	r3, r2
 80016d4:	2207      	movs	r2, #7
 80016d6:	fa02 f303 	lsl.w	r3, r2, r3
 80016da:	43da      	mvns	r2, r3
 80016dc:	687b      	ldr	r3, [r7, #4]
 80016de:	681b      	ldr	r3, [r3, #0]
 80016e0:	400a      	ands	r2, r1
 80016e2:	611a      	str	r2, [r3, #16]
    
    /* Set the new sample time */
    hadc->Instance->SMPR2 |= ADC_SMPR2(sConfig->SamplingTime, sConfig->Channel);
 80016e4:	687b      	ldr	r3, [r7, #4]
 80016e6:	681b      	ldr	r3, [r3, #0]
 80016e8:	6919      	ldr	r1, [r3, #16]
 80016ea:	683b      	ldr	r3, [r7, #0]
 80016ec:	689a      	ldr	r2, [r3, #8]
 80016ee:	683b      	ldr	r3, [r7, #0]
 80016f0:	681b      	ldr	r3, [r3, #0]
 80016f2:	b29b      	uxth	r3, r3
 80016f4:	4618      	mov	r0, r3
 80016f6:	4603      	mov	r3, r0
 80016f8:	005b      	lsls	r3, r3, #1
 80016fa:	4403      	add	r3, r0
 80016fc:	409a      	lsls	r2, r3
 80016fe:	687b      	ldr	r3, [r7, #4]
 8001700:	681b      	ldr	r3, [r3, #0]
 8001702:	430a      	orrs	r2, r1
 8001704:	611a      	str	r2, [r3, #16]
  }
  
  /* For Rank 1 to 6 */
  if (sConfig->Rank < 7U)
 8001706:	683b      	ldr	r3, [r7, #0]
 8001708:	685b      	ldr	r3, [r3, #4]
 800170a:	2b06      	cmp	r3, #6
 800170c:	d824      	bhi.n	8001758 <HAL_ADC_ConfigChannel+0x110>
  {
    /* Clear the old SQx bits for the selected rank */
    hadc->Instance->SQR3 &= ~ADC_SQR3_RK(ADC_SQR3_SQ1, sConfig->Rank);
 800170e:	687b      	ldr	r3, [r7, #4]
 8001710:	681b      	ldr	r3, [r3, #0]
 8001712:	6b59      	ldr	r1, [r3, #52]	; 0x34
 8001714:	683b      	ldr	r3, [r7, #0]
 8001716:	685a      	ldr	r2, [r3, #4]
 8001718:	4613      	mov	r3, r2
 800171a:	009b      	lsls	r3, r3, #2
 800171c:	4413      	add	r3, r2
 800171e:	3b05      	subs	r3, #5
 8001720:	221f      	movs	r2, #31
 8001722:	fa02 f303 	lsl.w	r3, r2, r3
 8001726:	43da      	mvns	r2, r3
 8001728:	687b      	ldr	r3, [r7, #4]
 800172a:	681b      	ldr	r3, [r3, #0]
 800172c:	400a      	ands	r2, r1
 800172e:	635a      	str	r2, [r3, #52]	; 0x34
    
    /* Set the SQx bits for the selected rank */
    hadc->Instance->SQR3 |= ADC_SQR3_RK(sConfig->Channel, sConfig->Rank);
 8001730:	687b      	ldr	r3, [r7, #4]
 8001732:	681b      	ldr	r3, [r3, #0]
 8001734:	6b59      	ldr	r1, [r3, #52]	; 0x34
 8001736:	683b      	ldr	r3, [r7, #0]
 8001738:	681b      	ldr	r3, [r3, #0]
 800173a:	b29b      	uxth	r3, r3
 800173c:	4618      	mov	r0, r3
 800173e:	683b      	ldr	r3, [r7, #0]
 8001740:	685a      	ldr	r2, [r3, #4]
 8001742:	4613      	mov	r3, r2
 8001744:	009b      	lsls	r3, r3, #2
 8001746:	4413      	add	r3, r2
 8001748:	3b05      	subs	r3, #5
 800174a:	fa00 f203 	lsl.w	r2, r0, r3
 800174e:	687b      	ldr	r3, [r7, #4]
 8001750:	681b      	ldr	r3, [r3, #0]
 8001752:	430a      	orrs	r2, r1
 8001754:	635a      	str	r2, [r3, #52]	; 0x34
 8001756:	e04c      	b.n	80017f2 <HAL_ADC_ConfigChannel+0x1aa>
  }
  /* For Rank 7 to 12 */
  else if (sConfig->Rank < 13U)
 8001758:	683b      	ldr	r3, [r7, #0]
 800175a:	685b      	ldr	r3, [r3, #4]
 800175c:	2b0c      	cmp	r3, #12
 800175e:	d824      	bhi.n	80017aa <HAL_ADC_ConfigChannel+0x162>
  {
    /* Clear the old SQx bits for the selected rank */
    hadc->Instance->SQR2 &= ~ADC_SQR2_RK(ADC_SQR2_SQ7, sConfig->Rank);
 8001760:	687b      	ldr	r3, [r7, #4]
 8001762:	681b      	ldr	r3, [r3, #0]
 8001764:	6b19      	ldr	r1, [r3, #48]	; 0x30
 8001766:	683b      	ldr	r3, [r7, #0]
 8001768:	685a      	ldr	r2, [r3, #4]
 800176a:	4613      	mov	r3, r2
 800176c:	009b      	lsls	r3, r3, #2
 800176e:	4413      	add	r3, r2
 8001770:	3b23      	subs	r3, #35	; 0x23
 8001772:	221f      	movs	r2, #31
 8001774:	fa02 f303 	lsl.w	r3, r2, r3
 8001778:	43da      	mvns	r2, r3
 800177a:	687b      	ldr	r3, [r7, #4]
 800177c:	681b      	ldr	r3, [r3, #0]
 800177e:	400a      	ands	r2, r1
 8001780:	631a      	str	r2, [r3, #48]	; 0x30
    
    /* Set the SQx bits for the selected rank */
    hadc->Instance->SQR2 |= ADC_SQR2_RK(sConfig->Channel, sConfig->Rank);
 8001782:	687b      	ldr	r3, [r7, #4]
 8001784:	681b      	ldr	r3, [r3, #0]
 8001786:	6b19      	ldr	r1, [r3, #48]	; 0x30
 8001788:	683b      	ldr	r3, [r7, #0]
 800178a:	681b      	ldr	r3, [r3, #0]
 800178c:	b29b      	uxth	r3, r3
 800178e:	4618      	mov	r0, r3
 8001790:	683b      	ldr	r3, [r7, #0]
 8001792:	685a      	ldr	r2, [r3, #4]
 8001794:	4613      	mov	r3, r2
 8001796:	009b      	lsls	r3, r3, #2
 8001798:	4413      	add	r3, r2
 800179a:	3b23      	subs	r3, #35	; 0x23
 800179c:	fa00 f203 	lsl.w	r2, r0, r3
 80017a0:	687b      	ldr	r3, [r7, #4]
 80017a2:	681b      	ldr	r3, [r3, #0]
 80017a4:	430a      	orrs	r2, r1
 80017a6:	631a      	str	r2, [r3, #48]	; 0x30
 80017a8:	e023      	b.n	80017f2 <HAL_ADC_ConfigChannel+0x1aa>
  }
  /* For Rank 13 to 16 */
  else
  {
    /* Clear the old SQx bits for the selected rank */
    hadc->Instance->SQR1 &= ~ADC_SQR1_RK(ADC_SQR1_SQ13, sConfig->Rank);
 80017aa:	687b      	ldr	r3, [r7, #4]
 80017ac:	681b      	ldr	r3, [r3, #0]
 80017ae:	6ad9      	ldr	r1, [r3, #44]	; 0x2c
 80017b0:	683b      	ldr	r3, [r7, #0]
 80017b2:	685a      	ldr	r2, [r3, #4]
 80017b4:	4613      	mov	r3, r2
 80017b6:	009b      	lsls	r3, r3, #2
 80017b8:	4413      	add	r3, r2
 80017ba:	3b41      	subs	r3, #65	; 0x41
 80017bc:	221f      	movs	r2, #31
 80017be:	fa02 f303 	lsl.w	r3, r2, r3
 80017c2:	43da      	mvns	r2, r3
 80017c4:	687b      	ldr	r3, [r7, #4]
 80017c6:	681b      	ldr	r3, [r3, #0]
 80017c8:	400a      	ands	r2, r1
 80017ca:	62da      	str	r2, [r3, #44]	; 0x2c
    
    /* Set the SQx bits for the selected rank */
    hadc->Instance->SQR1 |= ADC_SQR1_RK(sConfig->Channel, sConfig->Rank);
 80017cc:	687b      	ldr	r3, [r7, #4]
 80017ce:	681b      	ldr	r3, [r3, #0]
 80017d0:	6ad9      	ldr	r1, [r3, #44]	; 0x2c
 80017d2:	683b      	ldr	r3, [r7, #0]
 80017d4:	681b      	ldr	r3, [r3, #0]
 80017d6:	b29b      	uxth	r3, r3
 80017d8:	4618      	mov	r0, r3
 80017da:	683b      	ldr	r3, [r7, #0]
 80017dc:	685a      	ldr	r2, [r3, #4]
 80017de:	4613      	mov	r3, r2
 80017e0:	009b      	lsls	r3, r3, #2
 80017e2:	4413      	add	r3, r2
 80017e4:	3b41      	subs	r3, #65	; 0x41
 80017e6:	fa00 f203 	lsl.w	r2, r0, r3
 80017ea:	687b      	ldr	r3, [r7, #4]
 80017ec:	681b      	ldr	r3, [r3, #0]
 80017ee:	430a      	orrs	r2, r1
 80017f0:	62da      	str	r2, [r3, #44]	; 0x2c
  }

    /* Pointer to the common control register to which is belonging hadc    */
    /* (Depending on STM32F4 product, there may be up to 3 ADCs and 1 common */
    /* control register)                                                    */
    tmpADC_Common = ADC_COMMON_REGISTER(hadc);
 80017f2:	4b22      	ldr	r3, [pc, #136]	; (800187c <HAL_ADC_ConfigChannel+0x234>)
 80017f4:	60fb      	str	r3, [r7, #12]

  /* if ADC1 Channel_18 is selected for VBAT Channel ennable VBATE */
  if ((hadc->Instance == ADC1) && (sConfig->Channel == ADC_CHANNEL_VBAT))
 80017f6:	687b      	ldr	r3, [r7, #4]
 80017f8:	681b      	ldr	r3, [r3, #0]
 80017fa:	4a21      	ldr	r2, [pc, #132]	; (8001880 <HAL_ADC_ConfigChannel+0x238>)
 80017fc:	4293      	cmp	r3, r2
 80017fe:	d109      	bne.n	8001814 <HAL_ADC_ConfigChannel+0x1cc>
 8001800:	683b      	ldr	r3, [r7, #0]
 8001802:	681b      	ldr	r3, [r3, #0]
 8001804:	2b12      	cmp	r3, #18
 8001806:	d105      	bne.n	8001814 <HAL_ADC_ConfigChannel+0x1cc>
    if ((uint16_t)ADC_CHANNEL_TEMPSENSOR == (uint16_t)ADC_CHANNEL_VBAT)
    {
      tmpADC_Common->CCR &= ~ADC_CCR_TSVREFE;
    }
    /* Enable the VBAT channel*/
    tmpADC_Common->CCR |= ADC_CCR_VBATE;
 8001808:	68fb      	ldr	r3, [r7, #12]
 800180a:	685b      	ldr	r3, [r3, #4]
 800180c:	f443 0280 	orr.w	r2, r3, #4194304	; 0x400000
 8001810:	68fb      	ldr	r3, [r7, #12]
 8001812:	605a      	str	r2, [r3, #4]
  }
  
  /* if ADC1 Channel_16 or Channel_18 is selected for Temperature sensor or 
     Channel_17 is selected for VREFINT enable TSVREFE */
  if ((hadc->Instance == ADC1) && ((sConfig->Channel == ADC_CHANNEL_TEMPSENSOR) || (sConfig->Channel == ADC_CHANNEL_VREFINT)))
 8001814:	687b      	ldr	r3, [r7, #4]
 8001816:	681b      	ldr	r3, [r3, #0]
 8001818:	4a19      	ldr	r2, [pc, #100]	; (8001880 <HAL_ADC_ConfigChannel+0x238>)
 800181a:	4293      	cmp	r3, r2
 800181c:	d123      	bne.n	8001866 <HAL_ADC_ConfigChannel+0x21e>
 800181e:	683b      	ldr	r3, [r7, #0]
 8001820:	681b      	ldr	r3, [r3, #0]
 8001822:	2b10      	cmp	r3, #16
 8001824:	d003      	beq.n	800182e <HAL_ADC_ConfigChannel+0x1e6>
 8001826:	683b      	ldr	r3, [r7, #0]
 8001828:	681b      	ldr	r3, [r3, #0]
 800182a:	2b11      	cmp	r3, #17
 800182c:	d11b      	bne.n	8001866 <HAL_ADC_ConfigChannel+0x21e>
    if ((uint16_t)ADC_CHANNEL_TEMPSENSOR == (uint16_t)ADC_CHANNEL_VBAT)
    {
      tmpADC_Common->CCR &= ~ADC_CCR_VBATE;
    }
    /* Enable the Temperature sensor and VREFINT channel*/
    tmpADC_Common->CCR |= ADC_CCR_TSVREFE;
 800182e:	68fb      	ldr	r3, [r7, #12]
 8001830:	685b      	ldr	r3, [r3, #4]
 8001832:	f443 0200 	orr.w	r2, r3, #8388608	; 0x800000
 8001836:	68fb      	ldr	r3, [r7, #12]
 8001838:	605a      	str	r2, [r3, #4]
    
    if((sConfig->Channel == ADC_CHANNEL_TEMPSENSOR))
 800183a:	683b      	ldr	r3, [r7, #0]
 800183c:	681b      	ldr	r3, [r3, #0]
 800183e:	2b10      	cmp	r3, #16
 8001840:	d111      	bne.n	8001866 <HAL_ADC_ConfigChannel+0x21e>
    {
      /* Delay for temperature sensor stabilization time */
      /* Compute number of CPU cycles to wait for */
      counter = (ADC_TEMPSENSOR_DELAY_US * (SystemCoreClock / 1000000U));
 8001842:	4b10      	ldr	r3, [pc, #64]	; (8001884 <HAL_ADC_ConfigChannel+0x23c>)
 8001844:	681b      	ldr	r3, [r3, #0]
 8001846:	4a10      	ldr	r2, [pc, #64]	; (8001888 <HAL_ADC_ConfigChannel+0x240>)
 8001848:	fba2 2303 	umull	r2, r3, r2, r3
 800184c:	0c9a      	lsrs	r2, r3, #18
 800184e:	4613      	mov	r3, r2
 8001850:	009b      	lsls	r3, r3, #2
 8001852:	4413      	add	r3, r2
 8001854:	005b      	lsls	r3, r3, #1
 8001856:	60bb      	str	r3, [r7, #8]
      while(counter != 0U)
 8001858:	e002      	b.n	8001860 <HAL_ADC_ConfigChannel+0x218>
      {
        counter--;
 800185a:	68bb      	ldr	r3, [r7, #8]
 800185c:	3b01      	subs	r3, #1
 800185e:	60bb      	str	r3, [r7, #8]
      while(counter != 0U)
 8001860:	68bb      	ldr	r3, [r7, #8]
 8001862:	2b00      	cmp	r3, #0
 8001864:	d1f9      	bne.n	800185a <HAL_ADC_ConfigChannel+0x212>
      }
    }
  }
  
  /* Process unlocked */
  __HAL_UNLOCK(hadc);
 8001866:	687b      	ldr	r3, [r7, #4]
 8001868:	2200      	movs	r2, #0
 800186a:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
  
  /* Return function status */
  return HAL_OK;
 800186e:	2300      	movs	r3, #0
}
 8001870:	4618      	mov	r0, r3
 8001872:	3714      	adds	r7, #20
 8001874:	46bd      	mov	sp, r7
 8001876:	f85d 7b04 	ldr.w	r7, [sp], #4
 800187a:	4770      	bx	lr
 800187c:	40012300 	.word	0x40012300
 8001880:	40012000 	.word	0x40012000
 8001884:	20000000 	.word	0x20000000
 8001888:	431bde83 	.word	0x431bde83

0800188c <ADC_Init>:
  * @param  hadc pointer to a ADC_HandleTypeDef structure that contains
  *         the configuration information for the specified ADC.  
  * @retval None
  */
static void ADC_Init(ADC_HandleTypeDef* hadc)
{
 800188c:	b480      	push	{r7}
 800188e:	b085      	sub	sp, #20
 8001890:	af00      	add	r7, sp, #0
 8001892:	6078      	str	r0, [r7, #4]
  
  /* Set ADC parameters */
  /* Pointer to the common control register to which is belonging hadc    */
  /* (Depending on STM32F4 product, there may be up to 3 ADCs and 1 common */
  /* control register)                                                    */
  tmpADC_Common = ADC_COMMON_REGISTER(hadc);
 8001894:	4b79      	ldr	r3, [pc, #484]	; (8001a7c <ADC_Init+0x1f0>)
 8001896:	60fb      	str	r3, [r7, #12]
  
  /* Set the ADC clock prescaler */
  tmpADC_Common->CCR &= ~(ADC_CCR_ADCPRE);
 8001898:	68fb      	ldr	r3, [r7, #12]
 800189a:	685b      	ldr	r3, [r3, #4]
 800189c:	f423 3240 	bic.w	r2, r3, #196608	; 0x30000
 80018a0:	68fb      	ldr	r3, [r7, #12]
 80018a2:	605a      	str	r2, [r3, #4]
  tmpADC_Common->CCR |=  hadc->Init.ClockPrescaler;
 80018a4:	68fb      	ldr	r3, [r7, #12]
 80018a6:	685a      	ldr	r2, [r3, #4]
 80018a8:	687b      	ldr	r3, [r7, #4]
 80018aa:	685b      	ldr	r3, [r3, #4]
 80018ac:	431a      	orrs	r2, r3
 80018ae:	68fb      	ldr	r3, [r7, #12]
 80018b0:	605a      	str	r2, [r3, #4]
  
  /* Set ADC scan mode */
  hadc->Instance->CR1 &= ~(ADC_CR1_SCAN);
 80018b2:	687b      	ldr	r3, [r7, #4]
 80018b4:	681b      	ldr	r3, [r3, #0]
 80018b6:	685a      	ldr	r2, [r3, #4]
 80018b8:	687b      	ldr	r3, [r7, #4]
 80018ba:	681b      	ldr	r3, [r3, #0]
 80018bc:	f422 7280 	bic.w	r2, r2, #256	; 0x100
 80018c0:	605a      	str	r2, [r3, #4]
  hadc->Instance->CR1 |=  ADC_CR1_SCANCONV(hadc->Init.ScanConvMode);
 80018c2:	687b      	ldr	r3, [r7, #4]
 80018c4:	681b      	ldr	r3, [r3, #0]
 80018c6:	6859      	ldr	r1, [r3, #4]
 80018c8:	687b      	ldr	r3, [r7, #4]
 80018ca:	691b      	ldr	r3, [r3, #16]
 80018cc:	021a      	lsls	r2, r3, #8
 80018ce:	687b      	ldr	r3, [r7, #4]
 80018d0:	681b      	ldr	r3, [r3, #0]
 80018d2:	430a      	orrs	r2, r1
 80018d4:	605a      	str	r2, [r3, #4]
  
  /* Set ADC resolution */
  hadc->Instance->CR1 &= ~(ADC_CR1_RES);
 80018d6:	687b      	ldr	r3, [r7, #4]
 80018d8:	681b      	ldr	r3, [r3, #0]
 80018da:	685a      	ldr	r2, [r3, #4]
 80018dc:	687b      	ldr	r3, [r7, #4]
 80018de:	681b      	ldr	r3, [r3, #0]
 80018e0:	f022 7240 	bic.w	r2, r2, #50331648	; 0x3000000
 80018e4:	605a      	str	r2, [r3, #4]
  hadc->Instance->CR1 |=  hadc->Init.Resolution;
 80018e6:	687b      	ldr	r3, [r7, #4]
 80018e8:	681b      	ldr	r3, [r3, #0]
 80018ea:	6859      	ldr	r1, [r3, #4]
 80018ec:	687b      	ldr	r3, [r7, #4]
 80018ee:	689a      	ldr	r2, [r3, #8]
 80018f0:	687b      	ldr	r3, [r7, #4]
 80018f2:	681b      	ldr	r3, [r3, #0]
 80018f4:	430a      	orrs	r2, r1
 80018f6:	605a      	str	r2, [r3, #4]
  
  /* Set ADC data alignment */
  hadc->Instance->CR2 &= ~(ADC_CR2_ALIGN);
 80018f8:	687b      	ldr	r3, [r7, #4]
 80018fa:	681b      	ldr	r3, [r3, #0]
 80018fc:	689a      	ldr	r2, [r3, #8]
 80018fe:	687b      	ldr	r3, [r7, #4]
 8001900:	681b      	ldr	r3, [r3, #0]
 8001902:	f422 6200 	bic.w	r2, r2, #2048	; 0x800
 8001906:	609a      	str	r2, [r3, #8]
  hadc->Instance->CR2 |= hadc->Init.DataAlign;
 8001908:	687b      	ldr	r3, [r7, #4]
 800190a:	681b      	ldr	r3, [r3, #0]
 800190c:	6899      	ldr	r1, [r3, #8]
 800190e:	687b      	ldr	r3, [r7, #4]
 8001910:	68da      	ldr	r2, [r3, #12]
 8001912:	687b      	ldr	r3, [r7, #4]
 8001914:	681b      	ldr	r3, [r3, #0]
 8001916:	430a      	orrs	r2, r1
 8001918:	609a      	str	r2, [r3, #8]
  /* Enable external trigger if trigger selection is different of software  */
  /* start.                                                                 */
  /* Note: This configuration keeps the hardware feature of parameter       */
  /*       ExternalTrigConvEdge "trigger edge none" equivalent to           */
  /*       software start.                                                  */
  if(hadc->Init.ExternalTrigConv != ADC_SOFTWARE_START)
 800191a:	687b      	ldr	r3, [r7, #4]
 800191c:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800191e:	4a58      	ldr	r2, [pc, #352]	; (8001a80 <ADC_Init+0x1f4>)
 8001920:	4293      	cmp	r3, r2
 8001922:	d022      	beq.n	800196a <ADC_Init+0xde>
  {
    /* Select external trigger to start conversion */
    hadc->Instance->CR2 &= ~(ADC_CR2_EXTSEL);
 8001924:	687b      	ldr	r3, [r7, #4]
 8001926:	681b      	ldr	r3, [r3, #0]
 8001928:	689a      	ldr	r2, [r3, #8]
 800192a:	687b      	ldr	r3, [r7, #4]
 800192c:	681b      	ldr	r3, [r3, #0]
 800192e:	f022 6270 	bic.w	r2, r2, #251658240	; 0xf000000
 8001932:	609a      	str	r2, [r3, #8]
    hadc->Instance->CR2 |= hadc->Init.ExternalTrigConv;
 8001934:	687b      	ldr	r3, [r7, #4]
 8001936:	681b      	ldr	r3, [r3, #0]
 8001938:	6899      	ldr	r1, [r3, #8]
 800193a:	687b      	ldr	r3, [r7, #4]
 800193c:	6a9a      	ldr	r2, [r3, #40]	; 0x28
 800193e:	687b      	ldr	r3, [r7, #4]
 8001940:	681b      	ldr	r3, [r3, #0]
 8001942:	430a      	orrs	r2, r1
 8001944:	609a      	str	r2, [r3, #8]
    
    /* Select external trigger polarity */
    hadc->Instance->CR2 &= ~(ADC_CR2_EXTEN);
 8001946:	687b      	ldr	r3, [r7, #4]
 8001948:	681b      	ldr	r3, [r3, #0]
 800194a:	689a      	ldr	r2, [r3, #8]
 800194c:	687b      	ldr	r3, [r7, #4]
 800194e:	681b      	ldr	r3, [r3, #0]
 8001950:	f022 5240 	bic.w	r2, r2, #805306368	; 0x30000000
 8001954:	609a      	str	r2, [r3, #8]
    hadc->Instance->CR2 |= hadc->Init.ExternalTrigConvEdge;
 8001956:	687b      	ldr	r3, [r7, #4]
 8001958:	681b      	ldr	r3, [r3, #0]
 800195a:	6899      	ldr	r1, [r3, #8]
 800195c:	687b      	ldr	r3, [r7, #4]
 800195e:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8001960:	687b      	ldr	r3, [r7, #4]
 8001962:	681b      	ldr	r3, [r3, #0]
 8001964:	430a      	orrs	r2, r1
 8001966:	609a      	str	r2, [r3, #8]
 8001968:	e00f      	b.n	800198a <ADC_Init+0xfe>
  }
  else
  {
    /* Reset the external trigger */
    hadc->Instance->CR2 &= ~(ADC_CR2_EXTSEL);
 800196a:	687b      	ldr	r3, [r7, #4]
 800196c:	681b      	ldr	r3, [r3, #0]
 800196e:	689a      	ldr	r2, [r3, #8]
 8001970:	687b      	ldr	r3, [r7, #4]
 8001972:	681b      	ldr	r3, [r3, #0]
 8001974:	f022 6270 	bic.w	r2, r2, #251658240	; 0xf000000
 8001978:	609a      	str	r2, [r3, #8]
    hadc->Instance->CR2 &= ~(ADC_CR2_EXTEN);
 800197a:	687b      	ldr	r3, [r7, #4]
 800197c:	681b      	ldr	r3, [r3, #0]
 800197e:	689a      	ldr	r2, [r3, #8]
 8001980:	687b      	ldr	r3, [r7, #4]
 8001982:	681b      	ldr	r3, [r3, #0]
 8001984:	f022 5240 	bic.w	r2, r2, #805306368	; 0x30000000
 8001988:	609a      	str	r2, [r3, #8]
  }
  
  /* Enable or disable ADC continuous conversion mode */
  hadc->Instance->CR2 &= ~(ADC_CR2_CONT);
 800198a:	687b      	ldr	r3, [r7, #4]
 800198c:	681b      	ldr	r3, [r3, #0]
 800198e:	689a      	ldr	r2, [r3, #8]
 8001990:	687b      	ldr	r3, [r7, #4]
 8001992:	681b      	ldr	r3, [r3, #0]
 8001994:	f022 0202 	bic.w	r2, r2, #2
 8001998:	609a      	str	r2, [r3, #8]
  hadc->Instance->CR2 |= ADC_CR2_CONTINUOUS((uint32_t)hadc->Init.ContinuousConvMode);
 800199a:	687b      	ldr	r3, [r7, #4]
 800199c:	681b      	ldr	r3, [r3, #0]
 800199e:	6899      	ldr	r1, [r3, #8]
 80019a0:	687b      	ldr	r3, [r7, #4]
 80019a2:	7e1b      	ldrb	r3, [r3, #24]
 80019a4:	005a      	lsls	r2, r3, #1
 80019a6:	687b      	ldr	r3, [r7, #4]
 80019a8:	681b      	ldr	r3, [r3, #0]
 80019aa:	430a      	orrs	r2, r1
 80019ac:	609a      	str	r2, [r3, #8]
  
  if(hadc->Init.DiscontinuousConvMode != DISABLE)
 80019ae:	687b      	ldr	r3, [r7, #4]
 80019b0:	f893 3020 	ldrb.w	r3, [r3, #32]
 80019b4:	2b00      	cmp	r3, #0
 80019b6:	d01b      	beq.n	80019f0 <ADC_Init+0x164>
  {
    assert_param(IS_ADC_REGULAR_DISC_NUMBER(hadc->Init.NbrOfDiscConversion));
  
    /* Enable the selected ADC regular discontinuous mode */
    hadc->Instance->CR1 |= (uint32_t)ADC_CR1_DISCEN;
 80019b8:	687b      	ldr	r3, [r7, #4]
 80019ba:	681b      	ldr	r3, [r3, #0]
 80019bc:	685a      	ldr	r2, [r3, #4]
 80019be:	687b      	ldr	r3, [r7, #4]
 80019c0:	681b      	ldr	r3, [r3, #0]
 80019c2:	f442 6200 	orr.w	r2, r2, #2048	; 0x800
 80019c6:	605a      	str	r2, [r3, #4]
    
    /* Set the number of channels to be converted in discontinuous mode */
    hadc->Instance->CR1 &= ~(ADC_CR1_DISCNUM);
 80019c8:	687b      	ldr	r3, [r7, #4]
 80019ca:	681b      	ldr	r3, [r3, #0]
 80019cc:	685a      	ldr	r2, [r3, #4]
 80019ce:	687b      	ldr	r3, [r7, #4]
 80019d0:	681b      	ldr	r3, [r3, #0]
 80019d2:	f422 4260 	bic.w	r2, r2, #57344	; 0xe000
 80019d6:	605a      	str	r2, [r3, #4]
    hadc->Instance->CR1 |=  ADC_CR1_DISCONTINUOUS(hadc->Init.NbrOfDiscConversion);
 80019d8:	687b      	ldr	r3, [r7, #4]
 80019da:	681b      	ldr	r3, [r3, #0]
 80019dc:	6859      	ldr	r1, [r3, #4]
 80019de:	687b      	ldr	r3, [r7, #4]
 80019e0:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80019e2:	3b01      	subs	r3, #1
 80019e4:	035a      	lsls	r2, r3, #13
 80019e6:	687b      	ldr	r3, [r7, #4]
 80019e8:	681b      	ldr	r3, [r3, #0]
 80019ea:	430a      	orrs	r2, r1
 80019ec:	605a      	str	r2, [r3, #4]
 80019ee:	e007      	b.n	8001a00 <ADC_Init+0x174>
  }
  else
  {
    /* Disable the selected ADC regular discontinuous mode */
    hadc->Instance->CR1 &= ~(ADC_CR1_DISCEN);
 80019f0:	687b      	ldr	r3, [r7, #4]
 80019f2:	681b      	ldr	r3, [r3, #0]
 80019f4:	685a      	ldr	r2, [r3, #4]
 80019f6:	687b      	ldr	r3, [r7, #4]
 80019f8:	681b      	ldr	r3, [r3, #0]
 80019fa:	f422 6200 	bic.w	r2, r2, #2048	; 0x800
 80019fe:	605a      	str	r2, [r3, #4]
  }
  
  /* Set ADC number of conversion */
  hadc->Instance->SQR1 &= ~(ADC_SQR1_L);
 8001a00:	687b      	ldr	r3, [r7, #4]
 8001a02:	681b      	ldr	r3, [r3, #0]
 8001a04:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8001a06:	687b      	ldr	r3, [r7, #4]
 8001a08:	681b      	ldr	r3, [r3, #0]
 8001a0a:	f422 0270 	bic.w	r2, r2, #15728640	; 0xf00000
 8001a0e:	62da      	str	r2, [r3, #44]	; 0x2c
  hadc->Instance->SQR1 |=  ADC_SQR1(hadc->Init.NbrOfConversion);
 8001a10:	687b      	ldr	r3, [r7, #4]
 8001a12:	681b      	ldr	r3, [r3, #0]
 8001a14:	6ad9      	ldr	r1, [r3, #44]	; 0x2c
 8001a16:	687b      	ldr	r3, [r7, #4]
 8001a18:	69db      	ldr	r3, [r3, #28]
 8001a1a:	3b01      	subs	r3, #1
 8001a1c:	051a      	lsls	r2, r3, #20
 8001a1e:	687b      	ldr	r3, [r7, #4]
 8001a20:	681b      	ldr	r3, [r3, #0]
 8001a22:	430a      	orrs	r2, r1
 8001a24:	62da      	str	r2, [r3, #44]	; 0x2c
  
  /* Enable or disable ADC DMA continuous request */
  hadc->Instance->CR2 &= ~(ADC_CR2_DDS);
 8001a26:	687b      	ldr	r3, [r7, #4]
 8001a28:	681b      	ldr	r3, [r3, #0]
 8001a2a:	689a      	ldr	r2, [r3, #8]
 8001a2c:	687b      	ldr	r3, [r7, #4]
 8001a2e:	681b      	ldr	r3, [r3, #0]
 8001a30:	f422 7200 	bic.w	r2, r2, #512	; 0x200
 8001a34:	609a      	str	r2, [r3, #8]
  hadc->Instance->CR2 |= ADC_CR2_DMAContReq((uint32_t)hadc->Init.DMAContinuousRequests);
 8001a36:	687b      	ldr	r3, [r7, #4]
 8001a38:	681b      	ldr	r3, [r3, #0]
 8001a3a:	6899      	ldr	r1, [r3, #8]
 8001a3c:	687b      	ldr	r3, [r7, #4]
 8001a3e:	f893 3030 	ldrb.w	r3, [r3, #48]	; 0x30
 8001a42:	025a      	lsls	r2, r3, #9
 8001a44:	687b      	ldr	r3, [r7, #4]
 8001a46:	681b      	ldr	r3, [r3, #0]
 8001a48:	430a      	orrs	r2, r1
 8001a4a:	609a      	str	r2, [r3, #8]
  
  /* Enable or disable ADC end of conversion selection */
  hadc->Instance->CR2 &= ~(ADC_CR2_EOCS);
 8001a4c:	687b      	ldr	r3, [r7, #4]
 8001a4e:	681b      	ldr	r3, [r3, #0]
 8001a50:	689a      	ldr	r2, [r3, #8]
 8001a52:	687b      	ldr	r3, [r7, #4]
 8001a54:	681b      	ldr	r3, [r3, #0]
 8001a56:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 8001a5a:	609a      	str	r2, [r3, #8]
  hadc->Instance->CR2 |= ADC_CR2_EOCSelection(hadc->Init.EOCSelection);
 8001a5c:	687b      	ldr	r3, [r7, #4]
 8001a5e:	681b      	ldr	r3, [r3, #0]
 8001a60:	6899      	ldr	r1, [r3, #8]
 8001a62:	687b      	ldr	r3, [r7, #4]
 8001a64:	695b      	ldr	r3, [r3, #20]
 8001a66:	029a      	lsls	r2, r3, #10
 8001a68:	687b      	ldr	r3, [r7, #4]
 8001a6a:	681b      	ldr	r3, [r3, #0]
 8001a6c:	430a      	orrs	r2, r1
 8001a6e:	609a      	str	r2, [r3, #8]
}
 8001a70:	bf00      	nop
 8001a72:	3714      	adds	r7, #20
 8001a74:	46bd      	mov	sp, r7
 8001a76:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001a7a:	4770      	bx	lr
 8001a7c:	40012300 	.word	0x40012300
 8001a80:	0f000001 	.word	0x0f000001

08001a84 <__NVIC_SetPriorityGrouping>:
           In case of a conflict between priority grouping and available
           priority bits (__NVIC_PRIO_BITS), the smallest possible priority group is set.
  \param [in]      PriorityGroup  Priority grouping field.
 */
__STATIC_INLINE void __NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8001a84:	b480      	push	{r7}
 8001a86:	b085      	sub	sp, #20
 8001a88:	af00      	add	r7, sp, #0
 8001a8a:	6078      	str	r0, [r7, #4]
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 8001a8c:	687b      	ldr	r3, [r7, #4]
 8001a8e:	f003 0307 	and.w	r3, r3, #7
 8001a92:	60fb      	str	r3, [r7, #12]

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 8001a94:	4b0c      	ldr	r3, [pc, #48]	; (8001ac8 <__NVIC_SetPriorityGrouping+0x44>)
 8001a96:	68db      	ldr	r3, [r3, #12]
 8001a98:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 8001a9a:	68ba      	ldr	r2, [r7, #8]
 8001a9c:	f64f 03ff 	movw	r3, #63743	; 0xf8ff
 8001aa0:	4013      	ands	r3, r2
 8001aa2:	60bb      	str	r3, [r7, #8]
  reg_value  =  (reg_value                                   |
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos)  );              /* Insert write key and priority group */
 8001aa4:	68fb      	ldr	r3, [r7, #12]
 8001aa6:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 8001aa8:	68bb      	ldr	r3, [r7, #8]
 8001aaa:	4313      	orrs	r3, r2
  reg_value  =  (reg_value                                   |
 8001aac:	f043 63bf 	orr.w	r3, r3, #100139008	; 0x5f80000
 8001ab0:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 8001ab4:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 8001ab6:	4a04      	ldr	r2, [pc, #16]	; (8001ac8 <__NVIC_SetPriorityGrouping+0x44>)
 8001ab8:	68bb      	ldr	r3, [r7, #8]
 8001aba:	60d3      	str	r3, [r2, #12]
}
 8001abc:	bf00      	nop
 8001abe:	3714      	adds	r7, #20
 8001ac0:	46bd      	mov	sp, r7
 8001ac2:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001ac6:	4770      	bx	lr
 8001ac8:	e000ed00 	.word	0xe000ed00

08001acc <__NVIC_GetPriorityGrouping>:
  \brief   Get Priority Grouping
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t __NVIC_GetPriorityGrouping(void)
{
 8001acc:	b480      	push	{r7}
 8001ace:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 8001ad0:	4b04      	ldr	r3, [pc, #16]	; (8001ae4 <__NVIC_GetPriorityGrouping+0x18>)
 8001ad2:	68db      	ldr	r3, [r3, #12]
 8001ad4:	0a1b      	lsrs	r3, r3, #8
 8001ad6:	f003 0307 	and.w	r3, r3, #7
}
 8001ada:	4618      	mov	r0, r3
 8001adc:	46bd      	mov	sp, r7
 8001ade:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001ae2:	4770      	bx	lr
 8001ae4:	e000ed00 	.word	0xe000ed00

08001ae8 <__NVIC_EnableIRQ>:
  \details Enables a device specific interrupt in the NVIC interrupt controller.
  \param [in]      IRQn  Device specific interrupt number.
  \note    IRQn must not be negative.
 */
__STATIC_INLINE void __NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8001ae8:	b480      	push	{r7}
 8001aea:	b083      	sub	sp, #12
 8001aec:	af00      	add	r7, sp, #0
 8001aee:	4603      	mov	r3, r0
 8001af0:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8001af2:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8001af6:	2b00      	cmp	r3, #0
 8001af8:	db0b      	blt.n	8001b12 <__NVIC_EnableIRQ+0x2a>
  {
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 8001afa:	79fb      	ldrb	r3, [r7, #7]
 8001afc:	f003 021f 	and.w	r2, r3, #31
 8001b00:	4907      	ldr	r1, [pc, #28]	; (8001b20 <__NVIC_EnableIRQ+0x38>)
 8001b02:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8001b06:	095b      	lsrs	r3, r3, #5
 8001b08:	2001      	movs	r0, #1
 8001b0a:	fa00 f202 	lsl.w	r2, r0, r2
 8001b0e:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
  }
}
 8001b12:	bf00      	nop
 8001b14:	370c      	adds	r7, #12
 8001b16:	46bd      	mov	sp, r7
 8001b18:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001b1c:	4770      	bx	lr
 8001b1e:	bf00      	nop
 8001b20:	e000e100 	.word	0xe000e100

08001b24 <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 8001b24:	b480      	push	{r7}
 8001b26:	b083      	sub	sp, #12
 8001b28:	af00      	add	r7, sp, #0
 8001b2a:	4603      	mov	r3, r0
 8001b2c:	6039      	str	r1, [r7, #0]
 8001b2e:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8001b30:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8001b34:	2b00      	cmp	r3, #0
 8001b36:	db0a      	blt.n	8001b4e <__NVIC_SetPriority+0x2a>
  {
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8001b38:	683b      	ldr	r3, [r7, #0]
 8001b3a:	b2da      	uxtb	r2, r3
 8001b3c:	490c      	ldr	r1, [pc, #48]	; (8001b70 <__NVIC_SetPriority+0x4c>)
 8001b3e:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8001b42:	0112      	lsls	r2, r2, #4
 8001b44:	b2d2      	uxtb	r2, r2
 8001b46:	440b      	add	r3, r1
 8001b48:	f883 2300 	strb.w	r2, [r3, #768]	; 0x300
  }
  else
  {
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
  }
}
 8001b4c:	e00a      	b.n	8001b64 <__NVIC_SetPriority+0x40>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8001b4e:	683b      	ldr	r3, [r7, #0]
 8001b50:	b2da      	uxtb	r2, r3
 8001b52:	4908      	ldr	r1, [pc, #32]	; (8001b74 <__NVIC_SetPriority+0x50>)
 8001b54:	79fb      	ldrb	r3, [r7, #7]
 8001b56:	f003 030f 	and.w	r3, r3, #15
 8001b5a:	3b04      	subs	r3, #4
 8001b5c:	0112      	lsls	r2, r2, #4
 8001b5e:	b2d2      	uxtb	r2, r2
 8001b60:	440b      	add	r3, r1
 8001b62:	761a      	strb	r2, [r3, #24]
}
 8001b64:	bf00      	nop
 8001b66:	370c      	adds	r7, #12
 8001b68:	46bd      	mov	sp, r7
 8001b6a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001b6e:	4770      	bx	lr
 8001b70:	e000e100 	.word	0xe000e100
 8001b74:	e000ed00 	.word	0xe000ed00

08001b78 <NVIC_EncodePriority>:
  \param [in]   PreemptPriority  Preemptive priority value (starting from 0).
  \param [in]       SubPriority  Subpriority value (starting from 0).
  \return                        Encoded priority. Value can be used in the function \ref NVIC_SetPriority().
 */
__STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uint32_t SubPriority)
{
 8001b78:	b480      	push	{r7}
 8001b7a:	b089      	sub	sp, #36	; 0x24
 8001b7c:	af00      	add	r7, sp, #0
 8001b7e:	60f8      	str	r0, [r7, #12]
 8001b80:	60b9      	str	r1, [r7, #8]
 8001b82:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 8001b84:	68fb      	ldr	r3, [r7, #12]
 8001b86:	f003 0307 	and.w	r3, r3, #7
 8001b8a:	61fb      	str	r3, [r7, #28]
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 8001b8c:	69fb      	ldr	r3, [r7, #28]
 8001b8e:	f1c3 0307 	rsb	r3, r3, #7
 8001b92:	2b04      	cmp	r3, #4
 8001b94:	bf28      	it	cs
 8001b96:	2304      	movcs	r3, #4
 8001b98:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 8001b9a:	69fb      	ldr	r3, [r7, #28]
 8001b9c:	3304      	adds	r3, #4
 8001b9e:	2b06      	cmp	r3, #6
 8001ba0:	d902      	bls.n	8001ba8 <NVIC_EncodePriority+0x30>
 8001ba2:	69fb      	ldr	r3, [r7, #28]
 8001ba4:	3b03      	subs	r3, #3
 8001ba6:	e000      	b.n	8001baa <NVIC_EncodePriority+0x32>
 8001ba8:	2300      	movs	r3, #0
 8001baa:	617b      	str	r3, [r7, #20]

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8001bac:	f04f 32ff 	mov.w	r2, #4294967295
 8001bb0:	69bb      	ldr	r3, [r7, #24]
 8001bb2:	fa02 f303 	lsl.w	r3, r2, r3
 8001bb6:	43da      	mvns	r2, r3
 8001bb8:	68bb      	ldr	r3, [r7, #8]
 8001bba:	401a      	ands	r2, r3
 8001bbc:	697b      	ldr	r3, [r7, #20]
 8001bbe:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 8001bc0:	f04f 31ff 	mov.w	r1, #4294967295
 8001bc4:	697b      	ldr	r3, [r7, #20]
 8001bc6:	fa01 f303 	lsl.w	r3, r1, r3
 8001bca:	43d9      	mvns	r1, r3
 8001bcc:	687b      	ldr	r3, [r7, #4]
 8001bce:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8001bd0:	4313      	orrs	r3, r2
         );
}
 8001bd2:	4618      	mov	r0, r3
 8001bd4:	3724      	adds	r7, #36	; 0x24
 8001bd6:	46bd      	mov	sp, r7
 8001bd8:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001bdc:	4770      	bx	lr

08001bde <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ preemption is no more possible. 
  *         The pending IRQ priority will be managed only by the subpriority. 
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8001bde:	b580      	push	{r7, lr}
 8001be0:	b082      	sub	sp, #8
 8001be2:	af00      	add	r7, sp, #0
 8001be4:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));
  
  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 8001be6:	6878      	ldr	r0, [r7, #4]
 8001be8:	f7ff ff4c 	bl	8001a84 <__NVIC_SetPriorityGrouping>
}
 8001bec:	bf00      	nop
 8001bee:	3708      	adds	r7, #8
 8001bf0:	46bd      	mov	sp, r7
 8001bf2:	bd80      	pop	{r7, pc}

08001bf4 <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.          
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{ 
 8001bf4:	b580      	push	{r7, lr}
 8001bf6:	b086      	sub	sp, #24
 8001bf8:	af00      	add	r7, sp, #0
 8001bfa:	4603      	mov	r3, r0
 8001bfc:	60b9      	str	r1, [r7, #8]
 8001bfe:	607a      	str	r2, [r7, #4]
 8001c00:	73fb      	strb	r3, [r7, #15]
  uint32_t prioritygroup = 0x00U;
 8001c02:	2300      	movs	r3, #0
 8001c04:	617b      	str	r3, [r7, #20]
  
  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));
  
  prioritygroup = NVIC_GetPriorityGrouping();
 8001c06:	f7ff ff61 	bl	8001acc <__NVIC_GetPriorityGrouping>
 8001c0a:	6178      	str	r0, [r7, #20]
  
  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 8001c0c:	687a      	ldr	r2, [r7, #4]
 8001c0e:	68b9      	ldr	r1, [r7, #8]
 8001c10:	6978      	ldr	r0, [r7, #20]
 8001c12:	f7ff ffb1 	bl	8001b78 <NVIC_EncodePriority>
 8001c16:	4602      	mov	r2, r0
 8001c18:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8001c1c:	4611      	mov	r1, r2
 8001c1e:	4618      	mov	r0, r3
 8001c20:	f7ff ff80 	bl	8001b24 <__NVIC_SetPriority>
}
 8001c24:	bf00      	nop
 8001c26:	3718      	adds	r7, #24
 8001c28:	46bd      	mov	sp, r7
 8001c2a:	bd80      	pop	{r7, pc}

08001c2c <HAL_NVIC_EnableIRQ>:
  *         This parameter can be an enumerator of IRQn_Type enumeration
  *         (For the complete STM32 Devices IRQ Channels list, please refer to the appropriate CMSIS device file (stm32f4xxxx.h))
  * @retval None
  */
void HAL_NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8001c2c:	b580      	push	{r7, lr}
 8001c2e:	b082      	sub	sp, #8
 8001c30:	af00      	add	r7, sp, #0
 8001c32:	4603      	mov	r3, r0
 8001c34:	71fb      	strb	r3, [r7, #7]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));
  
  /* Enable interrupt */
  NVIC_EnableIRQ(IRQn);
 8001c36:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8001c3a:	4618      	mov	r0, r3
 8001c3c:	f7ff ff54 	bl	8001ae8 <__NVIC_EnableIRQ>
}
 8001c40:	bf00      	nop
 8001c42:	3708      	adds	r7, #8
 8001c44:	46bd      	mov	sp, r7
 8001c46:	bd80      	pop	{r7, pc}

08001c48 <HAL_DMA_Abort_IT>:
  * @param  hdma   pointer to a DMA_HandleTypeDef structure that contains
  *                 the configuration information for the specified DMA Stream.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Abort_IT(DMA_HandleTypeDef *hdma)
{
 8001c48:	b480      	push	{r7}
 8001c4a:	b083      	sub	sp, #12
 8001c4c:	af00      	add	r7, sp, #0
 8001c4e:	6078      	str	r0, [r7, #4]
  if(hdma->State != HAL_DMA_STATE_BUSY)
 8001c50:	687b      	ldr	r3, [r7, #4]
 8001c52:	f893 3035 	ldrb.w	r3, [r3, #53]	; 0x35
 8001c56:	b2db      	uxtb	r3, r3
 8001c58:	2b02      	cmp	r3, #2
 8001c5a:	d004      	beq.n	8001c66 <HAL_DMA_Abort_IT+0x1e>
  {
    hdma->ErrorCode = HAL_DMA_ERROR_NO_XFER;
 8001c5c:	687b      	ldr	r3, [r7, #4]
 8001c5e:	2280      	movs	r2, #128	; 0x80
 8001c60:	655a      	str	r2, [r3, #84]	; 0x54
    return HAL_ERROR;
 8001c62:	2301      	movs	r3, #1
 8001c64:	e00c      	b.n	8001c80 <HAL_DMA_Abort_IT+0x38>
  }
  else
  {
    /* Set Abort State  */
    hdma->State = HAL_DMA_STATE_ABORT;
 8001c66:	687b      	ldr	r3, [r7, #4]
 8001c68:	2205      	movs	r2, #5
 8001c6a:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35
    
    /* Disable the stream */
    __HAL_DMA_DISABLE(hdma);
 8001c6e:	687b      	ldr	r3, [r7, #4]
 8001c70:	681b      	ldr	r3, [r3, #0]
 8001c72:	681a      	ldr	r2, [r3, #0]
 8001c74:	687b      	ldr	r3, [r7, #4]
 8001c76:	681b      	ldr	r3, [r3, #0]
 8001c78:	f022 0201 	bic.w	r2, r2, #1
 8001c7c:	601a      	str	r2, [r3, #0]
  }

  return HAL_OK;
 8001c7e:	2300      	movs	r3, #0
}
 8001c80:	4618      	mov	r0, r3
 8001c82:	370c      	adds	r7, #12
 8001c84:	46bd      	mov	sp, r7
 8001c86:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001c8a:	4770      	bx	lr

08001c8c <HAL_GPIO_Init>:
  * @param  GPIO_Init pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 8001c8c:	b480      	push	{r7}
 8001c8e:	b089      	sub	sp, #36	; 0x24
 8001c90:	af00      	add	r7, sp, #0
 8001c92:	6078      	str	r0, [r7, #4]
 8001c94:	6039      	str	r1, [r7, #0]
  uint32_t position;
  uint32_t ioposition = 0x00U;
 8001c96:	2300      	movs	r3, #0
 8001c98:	617b      	str	r3, [r7, #20]
  uint32_t iocurrent = 0x00U;
 8001c9a:	2300      	movs	r3, #0
 8001c9c:	613b      	str	r3, [r7, #16]
  uint32_t temp = 0x00U;
 8001c9e:	2300      	movs	r3, #0
 8001ca0:	61bb      	str	r3, [r7, #24]
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));
  assert_param(IS_GPIO_PULL(GPIO_Init->Pull));

  /* Configure the port pins */
  for(position = 0U; position < GPIO_NUMBER; position++)
 8001ca2:	2300      	movs	r3, #0
 8001ca4:	61fb      	str	r3, [r7, #28]
 8001ca6:	e16b      	b.n	8001f80 <HAL_GPIO_Init+0x2f4>
  {
    /* Get the IO position */
    ioposition = 0x01U << position;
 8001ca8:	2201      	movs	r2, #1
 8001caa:	69fb      	ldr	r3, [r7, #28]
 8001cac:	fa02 f303 	lsl.w	r3, r2, r3
 8001cb0:	617b      	str	r3, [r7, #20]
    /* Get the current IO position */
    iocurrent = (uint32_t)(GPIO_Init->Pin) & ioposition;
 8001cb2:	683b      	ldr	r3, [r7, #0]
 8001cb4:	681b      	ldr	r3, [r3, #0]
 8001cb6:	697a      	ldr	r2, [r7, #20]
 8001cb8:	4013      	ands	r3, r2
 8001cba:	613b      	str	r3, [r7, #16]

    if(iocurrent == ioposition)
 8001cbc:	693a      	ldr	r2, [r7, #16]
 8001cbe:	697b      	ldr	r3, [r7, #20]
 8001cc0:	429a      	cmp	r2, r3
 8001cc2:	f040 815a 	bne.w	8001f7a <HAL_GPIO_Init+0x2ee>
    {
      /*--------------------- GPIO Mode Configuration ------------------------*/
      /* In case of Output or Alternate function mode selection */
      if((GPIO_Init->Mode == GPIO_MODE_OUTPUT_PP) || (GPIO_Init->Mode == GPIO_MODE_AF_PP) ||
 8001cc6:	683b      	ldr	r3, [r7, #0]
 8001cc8:	685b      	ldr	r3, [r3, #4]
 8001cca:	2b01      	cmp	r3, #1
 8001ccc:	d00b      	beq.n	8001ce6 <HAL_GPIO_Init+0x5a>
 8001cce:	683b      	ldr	r3, [r7, #0]
 8001cd0:	685b      	ldr	r3, [r3, #4]
 8001cd2:	2b02      	cmp	r3, #2
 8001cd4:	d007      	beq.n	8001ce6 <HAL_GPIO_Init+0x5a>
         (GPIO_Init->Mode == GPIO_MODE_OUTPUT_OD) || (GPIO_Init->Mode == GPIO_MODE_AF_OD))
 8001cd6:	683b      	ldr	r3, [r7, #0]
 8001cd8:	685b      	ldr	r3, [r3, #4]
      if((GPIO_Init->Mode == GPIO_MODE_OUTPUT_PP) || (GPIO_Init->Mode == GPIO_MODE_AF_PP) ||
 8001cda:	2b11      	cmp	r3, #17
 8001cdc:	d003      	beq.n	8001ce6 <HAL_GPIO_Init+0x5a>
         (GPIO_Init->Mode == GPIO_MODE_OUTPUT_OD) || (GPIO_Init->Mode == GPIO_MODE_AF_OD))
 8001cde:	683b      	ldr	r3, [r7, #0]
 8001ce0:	685b      	ldr	r3, [r3, #4]
 8001ce2:	2b12      	cmp	r3, #18
 8001ce4:	d130      	bne.n	8001d48 <HAL_GPIO_Init+0xbc>
      {
        /* Check the Speed parameter */
        assert_param(IS_GPIO_SPEED(GPIO_Init->Speed));
        /* Configure the IO Speed */
        temp = GPIOx->OSPEEDR; 
 8001ce6:	687b      	ldr	r3, [r7, #4]
 8001ce8:	689b      	ldr	r3, [r3, #8]
 8001cea:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_OSPEEDER_OSPEEDR0 << (position * 2U));
 8001cec:	69fb      	ldr	r3, [r7, #28]
 8001cee:	005b      	lsls	r3, r3, #1
 8001cf0:	2203      	movs	r2, #3
 8001cf2:	fa02 f303 	lsl.w	r3, r2, r3
 8001cf6:	43db      	mvns	r3, r3
 8001cf8:	69ba      	ldr	r2, [r7, #24]
 8001cfa:	4013      	ands	r3, r2
 8001cfc:	61bb      	str	r3, [r7, #24]
        temp |= (GPIO_Init->Speed << (position * 2U));
 8001cfe:	683b      	ldr	r3, [r7, #0]
 8001d00:	68da      	ldr	r2, [r3, #12]
 8001d02:	69fb      	ldr	r3, [r7, #28]
 8001d04:	005b      	lsls	r3, r3, #1
 8001d06:	fa02 f303 	lsl.w	r3, r2, r3
 8001d0a:	69ba      	ldr	r2, [r7, #24]
 8001d0c:	4313      	orrs	r3, r2
 8001d0e:	61bb      	str	r3, [r7, #24]
        GPIOx->OSPEEDR = temp;
 8001d10:	687b      	ldr	r3, [r7, #4]
 8001d12:	69ba      	ldr	r2, [r7, #24]
 8001d14:	609a      	str	r2, [r3, #8]

        /* Configure the IO Output Type */
        temp = GPIOx->OTYPER;
 8001d16:	687b      	ldr	r3, [r7, #4]
 8001d18:	685b      	ldr	r3, [r3, #4]
 8001d1a:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_OTYPER_OT_0 << position) ;
 8001d1c:	2201      	movs	r2, #1
 8001d1e:	69fb      	ldr	r3, [r7, #28]
 8001d20:	fa02 f303 	lsl.w	r3, r2, r3
 8001d24:	43db      	mvns	r3, r3
 8001d26:	69ba      	ldr	r2, [r7, #24]
 8001d28:	4013      	ands	r3, r2
 8001d2a:	61bb      	str	r3, [r7, #24]
        temp |= (((GPIO_Init->Mode & GPIO_OUTPUT_TYPE) >> 4U) << position);
 8001d2c:	683b      	ldr	r3, [r7, #0]
 8001d2e:	685b      	ldr	r3, [r3, #4]
 8001d30:	091b      	lsrs	r3, r3, #4
 8001d32:	f003 0201 	and.w	r2, r3, #1
 8001d36:	69fb      	ldr	r3, [r7, #28]
 8001d38:	fa02 f303 	lsl.w	r3, r2, r3
 8001d3c:	69ba      	ldr	r2, [r7, #24]
 8001d3e:	4313      	orrs	r3, r2
 8001d40:	61bb      	str	r3, [r7, #24]
        GPIOx->OTYPER = temp;
 8001d42:	687b      	ldr	r3, [r7, #4]
 8001d44:	69ba      	ldr	r2, [r7, #24]
 8001d46:	605a      	str	r2, [r3, #4]
       }

      /* Activate the Pull-up or Pull down resistor for the current IO */
      temp = GPIOx->PUPDR;
 8001d48:	687b      	ldr	r3, [r7, #4]
 8001d4a:	68db      	ldr	r3, [r3, #12]
 8001d4c:	61bb      	str	r3, [r7, #24]
      temp &= ~(GPIO_PUPDR_PUPDR0 << (position * 2U));
 8001d4e:	69fb      	ldr	r3, [r7, #28]
 8001d50:	005b      	lsls	r3, r3, #1
 8001d52:	2203      	movs	r2, #3
 8001d54:	fa02 f303 	lsl.w	r3, r2, r3
 8001d58:	43db      	mvns	r3, r3
 8001d5a:	69ba      	ldr	r2, [r7, #24]
 8001d5c:	4013      	ands	r3, r2
 8001d5e:	61bb      	str	r3, [r7, #24]
      temp |= ((GPIO_Init->Pull) << (position * 2U));
 8001d60:	683b      	ldr	r3, [r7, #0]
 8001d62:	689a      	ldr	r2, [r3, #8]
 8001d64:	69fb      	ldr	r3, [r7, #28]
 8001d66:	005b      	lsls	r3, r3, #1
 8001d68:	fa02 f303 	lsl.w	r3, r2, r3
 8001d6c:	69ba      	ldr	r2, [r7, #24]
 8001d6e:	4313      	orrs	r3, r2
 8001d70:	61bb      	str	r3, [r7, #24]
      GPIOx->PUPDR = temp;
 8001d72:	687b      	ldr	r3, [r7, #4]
 8001d74:	69ba      	ldr	r2, [r7, #24]
 8001d76:	60da      	str	r2, [r3, #12]

      /* In case of Alternate function mode selection */
      if((GPIO_Init->Mode == GPIO_MODE_AF_PP) || (GPIO_Init->Mode == GPIO_MODE_AF_OD))
 8001d78:	683b      	ldr	r3, [r7, #0]
 8001d7a:	685b      	ldr	r3, [r3, #4]
 8001d7c:	2b02      	cmp	r3, #2
 8001d7e:	d003      	beq.n	8001d88 <HAL_GPIO_Init+0xfc>
 8001d80:	683b      	ldr	r3, [r7, #0]
 8001d82:	685b      	ldr	r3, [r3, #4]
 8001d84:	2b12      	cmp	r3, #18
 8001d86:	d123      	bne.n	8001dd0 <HAL_GPIO_Init+0x144>
      {
        /* Check the Alternate function parameter */
        assert_param(IS_GPIO_AF(GPIO_Init->Alternate));
        /* Configure Alternate function mapped with the current IO */
        temp = GPIOx->AFR[position >> 3U];
 8001d88:	69fb      	ldr	r3, [r7, #28]
 8001d8a:	08da      	lsrs	r2, r3, #3
 8001d8c:	687b      	ldr	r3, [r7, #4]
 8001d8e:	3208      	adds	r2, #8
 8001d90:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8001d94:	61bb      	str	r3, [r7, #24]
        temp &= ~(0xFU << ((uint32_t)(position & 0x07U) * 4U)) ;
 8001d96:	69fb      	ldr	r3, [r7, #28]
 8001d98:	f003 0307 	and.w	r3, r3, #7
 8001d9c:	009b      	lsls	r3, r3, #2
 8001d9e:	220f      	movs	r2, #15
 8001da0:	fa02 f303 	lsl.w	r3, r2, r3
 8001da4:	43db      	mvns	r3, r3
 8001da6:	69ba      	ldr	r2, [r7, #24]
 8001da8:	4013      	ands	r3, r2
 8001daa:	61bb      	str	r3, [r7, #24]
        temp |= ((uint32_t)(GPIO_Init->Alternate) << (((uint32_t)position & 0x07U) * 4U));
 8001dac:	683b      	ldr	r3, [r7, #0]
 8001dae:	691a      	ldr	r2, [r3, #16]
 8001db0:	69fb      	ldr	r3, [r7, #28]
 8001db2:	f003 0307 	and.w	r3, r3, #7
 8001db6:	009b      	lsls	r3, r3, #2
 8001db8:	fa02 f303 	lsl.w	r3, r2, r3
 8001dbc:	69ba      	ldr	r2, [r7, #24]
 8001dbe:	4313      	orrs	r3, r2
 8001dc0:	61bb      	str	r3, [r7, #24]
        GPIOx->AFR[position >> 3U] = temp;
 8001dc2:	69fb      	ldr	r3, [r7, #28]
 8001dc4:	08da      	lsrs	r2, r3, #3
 8001dc6:	687b      	ldr	r3, [r7, #4]
 8001dc8:	3208      	adds	r2, #8
 8001dca:	69b9      	ldr	r1, [r7, #24]
 8001dcc:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
      }

      /* Configure IO Direction mode (Input, Output, Alternate or Analog) */
      temp = GPIOx->MODER;
 8001dd0:	687b      	ldr	r3, [r7, #4]
 8001dd2:	681b      	ldr	r3, [r3, #0]
 8001dd4:	61bb      	str	r3, [r7, #24]
      temp &= ~(GPIO_MODER_MODER0 << (position * 2U));
 8001dd6:	69fb      	ldr	r3, [r7, #28]
 8001dd8:	005b      	lsls	r3, r3, #1
 8001dda:	2203      	movs	r2, #3
 8001ddc:	fa02 f303 	lsl.w	r3, r2, r3
 8001de0:	43db      	mvns	r3, r3
 8001de2:	69ba      	ldr	r2, [r7, #24]
 8001de4:	4013      	ands	r3, r2
 8001de6:	61bb      	str	r3, [r7, #24]
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2U));
 8001de8:	683b      	ldr	r3, [r7, #0]
 8001dea:	685b      	ldr	r3, [r3, #4]
 8001dec:	f003 0203 	and.w	r2, r3, #3
 8001df0:	69fb      	ldr	r3, [r7, #28]
 8001df2:	005b      	lsls	r3, r3, #1
 8001df4:	fa02 f303 	lsl.w	r3, r2, r3
 8001df8:	69ba      	ldr	r2, [r7, #24]
 8001dfa:	4313      	orrs	r3, r2
 8001dfc:	61bb      	str	r3, [r7, #24]
      GPIOx->MODER = temp;
 8001dfe:	687b      	ldr	r3, [r7, #4]
 8001e00:	69ba      	ldr	r2, [r7, #24]
 8001e02:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if((GPIO_Init->Mode & EXTI_MODE) == EXTI_MODE)
 8001e04:	683b      	ldr	r3, [r7, #0]
 8001e06:	685b      	ldr	r3, [r3, #4]
 8001e08:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8001e0c:	2b00      	cmp	r3, #0
 8001e0e:	f000 80b4 	beq.w	8001f7a <HAL_GPIO_Init+0x2ee>
      {
        /* Enable SYSCFG Clock */
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 8001e12:	2300      	movs	r3, #0
 8001e14:	60fb      	str	r3, [r7, #12]
 8001e16:	4b60      	ldr	r3, [pc, #384]	; (8001f98 <HAL_GPIO_Init+0x30c>)
 8001e18:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8001e1a:	4a5f      	ldr	r2, [pc, #380]	; (8001f98 <HAL_GPIO_Init+0x30c>)
 8001e1c:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 8001e20:	6453      	str	r3, [r2, #68]	; 0x44
 8001e22:	4b5d      	ldr	r3, [pc, #372]	; (8001f98 <HAL_GPIO_Init+0x30c>)
 8001e24:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8001e26:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 8001e2a:	60fb      	str	r3, [r7, #12]
 8001e2c:	68fb      	ldr	r3, [r7, #12]

        temp = SYSCFG->EXTICR[position >> 2U];
 8001e2e:	4a5b      	ldr	r2, [pc, #364]	; (8001f9c <HAL_GPIO_Init+0x310>)
 8001e30:	69fb      	ldr	r3, [r7, #28]
 8001e32:	089b      	lsrs	r3, r3, #2
 8001e34:	3302      	adds	r3, #2
 8001e36:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8001e3a:	61bb      	str	r3, [r7, #24]
        temp &= ~(0x0FU << (4U * (position & 0x03U)));
 8001e3c:	69fb      	ldr	r3, [r7, #28]
 8001e3e:	f003 0303 	and.w	r3, r3, #3
 8001e42:	009b      	lsls	r3, r3, #2
 8001e44:	220f      	movs	r2, #15
 8001e46:	fa02 f303 	lsl.w	r3, r2, r3
 8001e4a:	43db      	mvns	r3, r3
 8001e4c:	69ba      	ldr	r2, [r7, #24]
 8001e4e:	4013      	ands	r3, r2
 8001e50:	61bb      	str	r3, [r7, #24]
        temp |= ((uint32_t)(GPIO_GET_INDEX(GPIOx)) << (4U * (position & 0x03U)));
 8001e52:	687b      	ldr	r3, [r7, #4]
 8001e54:	4a52      	ldr	r2, [pc, #328]	; (8001fa0 <HAL_GPIO_Init+0x314>)
 8001e56:	4293      	cmp	r3, r2
 8001e58:	d02b      	beq.n	8001eb2 <HAL_GPIO_Init+0x226>
 8001e5a:	687b      	ldr	r3, [r7, #4]
 8001e5c:	4a51      	ldr	r2, [pc, #324]	; (8001fa4 <HAL_GPIO_Init+0x318>)
 8001e5e:	4293      	cmp	r3, r2
 8001e60:	d025      	beq.n	8001eae <HAL_GPIO_Init+0x222>
 8001e62:	687b      	ldr	r3, [r7, #4]
 8001e64:	4a50      	ldr	r2, [pc, #320]	; (8001fa8 <HAL_GPIO_Init+0x31c>)
 8001e66:	4293      	cmp	r3, r2
 8001e68:	d01f      	beq.n	8001eaa <HAL_GPIO_Init+0x21e>
 8001e6a:	687b      	ldr	r3, [r7, #4]
 8001e6c:	4a4f      	ldr	r2, [pc, #316]	; (8001fac <HAL_GPIO_Init+0x320>)
 8001e6e:	4293      	cmp	r3, r2
 8001e70:	d019      	beq.n	8001ea6 <HAL_GPIO_Init+0x21a>
 8001e72:	687b      	ldr	r3, [r7, #4]
 8001e74:	4a4e      	ldr	r2, [pc, #312]	; (8001fb0 <HAL_GPIO_Init+0x324>)
 8001e76:	4293      	cmp	r3, r2
 8001e78:	d013      	beq.n	8001ea2 <HAL_GPIO_Init+0x216>
 8001e7a:	687b      	ldr	r3, [r7, #4]
 8001e7c:	4a4d      	ldr	r2, [pc, #308]	; (8001fb4 <HAL_GPIO_Init+0x328>)
 8001e7e:	4293      	cmp	r3, r2
 8001e80:	d00d      	beq.n	8001e9e <HAL_GPIO_Init+0x212>
 8001e82:	687b      	ldr	r3, [r7, #4]
 8001e84:	4a4c      	ldr	r2, [pc, #304]	; (8001fb8 <HAL_GPIO_Init+0x32c>)
 8001e86:	4293      	cmp	r3, r2
 8001e88:	d007      	beq.n	8001e9a <HAL_GPIO_Init+0x20e>
 8001e8a:	687b      	ldr	r3, [r7, #4]
 8001e8c:	4a4b      	ldr	r2, [pc, #300]	; (8001fbc <HAL_GPIO_Init+0x330>)
 8001e8e:	4293      	cmp	r3, r2
 8001e90:	d101      	bne.n	8001e96 <HAL_GPIO_Init+0x20a>
 8001e92:	2307      	movs	r3, #7
 8001e94:	e00e      	b.n	8001eb4 <HAL_GPIO_Init+0x228>
 8001e96:	2308      	movs	r3, #8
 8001e98:	e00c      	b.n	8001eb4 <HAL_GPIO_Init+0x228>
 8001e9a:	2306      	movs	r3, #6
 8001e9c:	e00a      	b.n	8001eb4 <HAL_GPIO_Init+0x228>
 8001e9e:	2305      	movs	r3, #5
 8001ea0:	e008      	b.n	8001eb4 <HAL_GPIO_Init+0x228>
 8001ea2:	2304      	movs	r3, #4
 8001ea4:	e006      	b.n	8001eb4 <HAL_GPIO_Init+0x228>
 8001ea6:	2303      	movs	r3, #3
 8001ea8:	e004      	b.n	8001eb4 <HAL_GPIO_Init+0x228>
 8001eaa:	2302      	movs	r3, #2
 8001eac:	e002      	b.n	8001eb4 <HAL_GPIO_Init+0x228>
 8001eae:	2301      	movs	r3, #1
 8001eb0:	e000      	b.n	8001eb4 <HAL_GPIO_Init+0x228>
 8001eb2:	2300      	movs	r3, #0
 8001eb4:	69fa      	ldr	r2, [r7, #28]
 8001eb6:	f002 0203 	and.w	r2, r2, #3
 8001eba:	0092      	lsls	r2, r2, #2
 8001ebc:	4093      	lsls	r3, r2
 8001ebe:	69ba      	ldr	r2, [r7, #24]
 8001ec0:	4313      	orrs	r3, r2
 8001ec2:	61bb      	str	r3, [r7, #24]
        SYSCFG->EXTICR[position >> 2U] = temp;
 8001ec4:	4935      	ldr	r1, [pc, #212]	; (8001f9c <HAL_GPIO_Init+0x310>)
 8001ec6:	69fb      	ldr	r3, [r7, #28]
 8001ec8:	089b      	lsrs	r3, r3, #2
 8001eca:	3302      	adds	r3, #2
 8001ecc:	69ba      	ldr	r2, [r7, #24]
 8001ece:	f841 2023 	str.w	r2, [r1, r3, lsl #2]

        /* Clear EXTI line configuration */
        temp = EXTI->IMR;
 8001ed2:	4b3b      	ldr	r3, [pc, #236]	; (8001fc0 <HAL_GPIO_Init+0x334>)
 8001ed4:	681b      	ldr	r3, [r3, #0]
 8001ed6:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8001ed8:	693b      	ldr	r3, [r7, #16]
 8001eda:	43db      	mvns	r3, r3
 8001edc:	69ba      	ldr	r2, [r7, #24]
 8001ede:	4013      	ands	r3, r2
 8001ee0:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & GPIO_MODE_IT) == GPIO_MODE_IT)
 8001ee2:	683b      	ldr	r3, [r7, #0]
 8001ee4:	685b      	ldr	r3, [r3, #4]
 8001ee6:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 8001eea:	2b00      	cmp	r3, #0
 8001eec:	d003      	beq.n	8001ef6 <HAL_GPIO_Init+0x26a>
        {
          temp |= iocurrent;
 8001eee:	69ba      	ldr	r2, [r7, #24]
 8001ef0:	693b      	ldr	r3, [r7, #16]
 8001ef2:	4313      	orrs	r3, r2
 8001ef4:	61bb      	str	r3, [r7, #24]
        }
        EXTI->IMR = temp;
 8001ef6:	4a32      	ldr	r2, [pc, #200]	; (8001fc0 <HAL_GPIO_Init+0x334>)
 8001ef8:	69bb      	ldr	r3, [r7, #24]
 8001efa:	6013      	str	r3, [r2, #0]

        temp = EXTI->EMR;
 8001efc:	4b30      	ldr	r3, [pc, #192]	; (8001fc0 <HAL_GPIO_Init+0x334>)
 8001efe:	685b      	ldr	r3, [r3, #4]
 8001f00:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8001f02:	693b      	ldr	r3, [r7, #16]
 8001f04:	43db      	mvns	r3, r3
 8001f06:	69ba      	ldr	r2, [r7, #24]
 8001f08:	4013      	ands	r3, r2
 8001f0a:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & GPIO_MODE_EVT) == GPIO_MODE_EVT)
 8001f0c:	683b      	ldr	r3, [r7, #0]
 8001f0e:	685b      	ldr	r3, [r3, #4]
 8001f10:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8001f14:	2b00      	cmp	r3, #0
 8001f16:	d003      	beq.n	8001f20 <HAL_GPIO_Init+0x294>
        {
          temp |= iocurrent;
 8001f18:	69ba      	ldr	r2, [r7, #24]
 8001f1a:	693b      	ldr	r3, [r7, #16]
 8001f1c:	4313      	orrs	r3, r2
 8001f1e:	61bb      	str	r3, [r7, #24]
        }
        EXTI->EMR = temp;
 8001f20:	4a27      	ldr	r2, [pc, #156]	; (8001fc0 <HAL_GPIO_Init+0x334>)
 8001f22:	69bb      	ldr	r3, [r7, #24]
 8001f24:	6053      	str	r3, [r2, #4]

        /* Clear Rising Falling edge configuration */
        temp = EXTI->RTSR;
 8001f26:	4b26      	ldr	r3, [pc, #152]	; (8001fc0 <HAL_GPIO_Init+0x334>)
 8001f28:	689b      	ldr	r3, [r3, #8]
 8001f2a:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8001f2c:	693b      	ldr	r3, [r7, #16]
 8001f2e:	43db      	mvns	r3, r3
 8001f30:	69ba      	ldr	r2, [r7, #24]
 8001f32:	4013      	ands	r3, r2
 8001f34:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & RISING_EDGE) == RISING_EDGE)
 8001f36:	683b      	ldr	r3, [r7, #0]
 8001f38:	685b      	ldr	r3, [r3, #4]
 8001f3a:	f403 1380 	and.w	r3, r3, #1048576	; 0x100000
 8001f3e:	2b00      	cmp	r3, #0
 8001f40:	d003      	beq.n	8001f4a <HAL_GPIO_Init+0x2be>
        {
          temp |= iocurrent;
 8001f42:	69ba      	ldr	r2, [r7, #24]
 8001f44:	693b      	ldr	r3, [r7, #16]
 8001f46:	4313      	orrs	r3, r2
 8001f48:	61bb      	str	r3, [r7, #24]
        }
        EXTI->RTSR = temp;
 8001f4a:	4a1d      	ldr	r2, [pc, #116]	; (8001fc0 <HAL_GPIO_Init+0x334>)
 8001f4c:	69bb      	ldr	r3, [r7, #24]
 8001f4e:	6093      	str	r3, [r2, #8]

        temp = EXTI->FTSR;
 8001f50:	4b1b      	ldr	r3, [pc, #108]	; (8001fc0 <HAL_GPIO_Init+0x334>)
 8001f52:	68db      	ldr	r3, [r3, #12]
 8001f54:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8001f56:	693b      	ldr	r3, [r7, #16]
 8001f58:	43db      	mvns	r3, r3
 8001f5a:	69ba      	ldr	r2, [r7, #24]
 8001f5c:	4013      	ands	r3, r2
 8001f5e:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & FALLING_EDGE) == FALLING_EDGE)
 8001f60:	683b      	ldr	r3, [r7, #0]
 8001f62:	685b      	ldr	r3, [r3, #4]
 8001f64:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 8001f68:	2b00      	cmp	r3, #0
 8001f6a:	d003      	beq.n	8001f74 <HAL_GPIO_Init+0x2e8>
        {
          temp |= iocurrent;
 8001f6c:	69ba      	ldr	r2, [r7, #24]
 8001f6e:	693b      	ldr	r3, [r7, #16]
 8001f70:	4313      	orrs	r3, r2
 8001f72:	61bb      	str	r3, [r7, #24]
        }
        EXTI->FTSR = temp;
 8001f74:	4a12      	ldr	r2, [pc, #72]	; (8001fc0 <HAL_GPIO_Init+0x334>)
 8001f76:	69bb      	ldr	r3, [r7, #24]
 8001f78:	60d3      	str	r3, [r2, #12]
  for(position = 0U; position < GPIO_NUMBER; position++)
 8001f7a:	69fb      	ldr	r3, [r7, #28]
 8001f7c:	3301      	adds	r3, #1
 8001f7e:	61fb      	str	r3, [r7, #28]
 8001f80:	69fb      	ldr	r3, [r7, #28]
 8001f82:	2b0f      	cmp	r3, #15
 8001f84:	f67f ae90 	bls.w	8001ca8 <HAL_GPIO_Init+0x1c>
      }
    }
  }
}
 8001f88:	bf00      	nop
 8001f8a:	bf00      	nop
 8001f8c:	3724      	adds	r7, #36	; 0x24
 8001f8e:	46bd      	mov	sp, r7
 8001f90:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001f94:	4770      	bx	lr
 8001f96:	bf00      	nop
 8001f98:	40023800 	.word	0x40023800
 8001f9c:	40013800 	.word	0x40013800
 8001fa0:	40020000 	.word	0x40020000
 8001fa4:	40020400 	.word	0x40020400
 8001fa8:	40020800 	.word	0x40020800
 8001fac:	40020c00 	.word	0x40020c00
 8001fb0:	40021000 	.word	0x40021000
 8001fb4:	40021400 	.word	0x40021400
 8001fb8:	40021800 	.word	0x40021800
 8001fbc:	40021c00 	.word	0x40021c00
 8001fc0:	40013c00 	.word	0x40013c00

08001fc4 <HAL_GPIO_ReadPin>:
  * @param  GPIO_Pin specifies the port bit to read.
  *         This parameter can be GPIO_PIN_x where x can be (0..15).
  * @retval The input port pin value.
  */
GPIO_PinState HAL_GPIO_ReadPin(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin)
{
 8001fc4:	b480      	push	{r7}
 8001fc6:	b085      	sub	sp, #20
 8001fc8:	af00      	add	r7, sp, #0
 8001fca:	6078      	str	r0, [r7, #4]
 8001fcc:	460b      	mov	r3, r1
 8001fce:	807b      	strh	r3, [r7, #2]
  GPIO_PinState bitstatus;

  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));

  if((GPIOx->IDR & GPIO_Pin) != (uint32_t)GPIO_PIN_RESET)
 8001fd0:	687b      	ldr	r3, [r7, #4]
 8001fd2:	691a      	ldr	r2, [r3, #16]
 8001fd4:	887b      	ldrh	r3, [r7, #2]
 8001fd6:	4013      	ands	r3, r2
 8001fd8:	2b00      	cmp	r3, #0
 8001fda:	d002      	beq.n	8001fe2 <HAL_GPIO_ReadPin+0x1e>
  {
    bitstatus = GPIO_PIN_SET;
 8001fdc:	2301      	movs	r3, #1
 8001fde:	73fb      	strb	r3, [r7, #15]
 8001fe0:	e001      	b.n	8001fe6 <HAL_GPIO_ReadPin+0x22>
  }
  else
  {
    bitstatus = GPIO_PIN_RESET;
 8001fe2:	2300      	movs	r3, #0
 8001fe4:	73fb      	strb	r3, [r7, #15]
  }
  return bitstatus;
 8001fe6:	7bfb      	ldrb	r3, [r7, #15]
}
 8001fe8:	4618      	mov	r0, r3
 8001fea:	3714      	adds	r7, #20
 8001fec:	46bd      	mov	sp, r7
 8001fee:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001ff2:	4770      	bx	lr

08001ff4 <HAL_I2C_Init>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Init(I2C_HandleTypeDef *hi2c)
{
 8001ff4:	b580      	push	{r7, lr}
 8001ff6:	b084      	sub	sp, #16
 8001ff8:	af00      	add	r7, sp, #0
 8001ffa:	6078      	str	r0, [r7, #4]
  uint32_t freqrange;
  uint32_t pclk1;

  /* Check the I2C handle allocation */
  if (hi2c == NULL)
 8001ffc:	687b      	ldr	r3, [r7, #4]
 8001ffe:	2b00      	cmp	r3, #0
 8002000:	d101      	bne.n	8002006 <HAL_I2C_Init+0x12>
  {
    return HAL_ERROR;
 8002002:	2301      	movs	r3, #1
 8002004:	e12b      	b.n	800225e <HAL_I2C_Init+0x26a>
  assert_param(IS_I2C_DUAL_ADDRESS(hi2c->Init.DualAddressMode));
  assert_param(IS_I2C_OWN_ADDRESS2(hi2c->Init.OwnAddress2));
  assert_param(IS_I2C_GENERAL_CALL(hi2c->Init.GeneralCallMode));
  assert_param(IS_I2C_NO_STRETCH(hi2c->Init.NoStretchMode));

  if (hi2c->State == HAL_I2C_STATE_RESET)
 8002006:	687b      	ldr	r3, [r7, #4]
 8002008:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 800200c:	b2db      	uxtb	r3, r3
 800200e:	2b00      	cmp	r3, #0
 8002010:	d106      	bne.n	8002020 <HAL_I2C_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    hi2c->Lock = HAL_UNLOCKED;
 8002012:	687b      	ldr	r3, [r7, #4]
 8002014:	2200      	movs	r2, #0
 8002016:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    hi2c->MspInitCallback(hi2c);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    HAL_I2C_MspInit(hi2c);
 800201a:	6878      	ldr	r0, [r7, #4]
 800201c:	f7fe fe50 	bl	8000cc0 <HAL_I2C_MspInit>
#endif /* USE_HAL_I2C_REGISTER_CALLBACKS */
  }

  hi2c->State = HAL_I2C_STATE_BUSY;
 8002020:	687b      	ldr	r3, [r7, #4]
 8002022:	2224      	movs	r2, #36	; 0x24
 8002024:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Disable the selected I2C peripheral */
  __HAL_I2C_DISABLE(hi2c);
 8002028:	687b      	ldr	r3, [r7, #4]
 800202a:	681b      	ldr	r3, [r3, #0]
 800202c:	681a      	ldr	r2, [r3, #0]
 800202e:	687b      	ldr	r3, [r7, #4]
 8002030:	681b      	ldr	r3, [r3, #0]
 8002032:	f022 0201 	bic.w	r2, r2, #1
 8002036:	601a      	str	r2, [r3, #0]

  /*Reset I2C*/
  hi2c->Instance->CR1 |= I2C_CR1_SWRST;
 8002038:	687b      	ldr	r3, [r7, #4]
 800203a:	681b      	ldr	r3, [r3, #0]
 800203c:	681a      	ldr	r2, [r3, #0]
 800203e:	687b      	ldr	r3, [r7, #4]
 8002040:	681b      	ldr	r3, [r3, #0]
 8002042:	f442 4200 	orr.w	r2, r2, #32768	; 0x8000
 8002046:	601a      	str	r2, [r3, #0]
  hi2c->Instance->CR1 &= ~I2C_CR1_SWRST;
 8002048:	687b      	ldr	r3, [r7, #4]
 800204a:	681b      	ldr	r3, [r3, #0]
 800204c:	681a      	ldr	r2, [r3, #0]
 800204e:	687b      	ldr	r3, [r7, #4]
 8002050:	681b      	ldr	r3, [r3, #0]
 8002052:	f422 4200 	bic.w	r2, r2, #32768	; 0x8000
 8002056:	601a      	str	r2, [r3, #0]

  /* Get PCLK1 frequency */
  pclk1 = HAL_RCC_GetPCLK1Freq();
 8002058:	f001 f98a 	bl	8003370 <HAL_RCC_GetPCLK1Freq>
 800205c:	60f8      	str	r0, [r7, #12]

  /* Check the minimum allowed PCLK1 frequency */
  if (I2C_MIN_PCLK_FREQ(pclk1, hi2c->Init.ClockSpeed) == 1U)
 800205e:	687b      	ldr	r3, [r7, #4]
 8002060:	685b      	ldr	r3, [r3, #4]
 8002062:	4a81      	ldr	r2, [pc, #516]	; (8002268 <HAL_I2C_Init+0x274>)
 8002064:	4293      	cmp	r3, r2
 8002066:	d807      	bhi.n	8002078 <HAL_I2C_Init+0x84>
 8002068:	68fb      	ldr	r3, [r7, #12]
 800206a:	4a80      	ldr	r2, [pc, #512]	; (800226c <HAL_I2C_Init+0x278>)
 800206c:	4293      	cmp	r3, r2
 800206e:	bf94      	ite	ls
 8002070:	2301      	movls	r3, #1
 8002072:	2300      	movhi	r3, #0
 8002074:	b2db      	uxtb	r3, r3
 8002076:	e006      	b.n	8002086 <HAL_I2C_Init+0x92>
 8002078:	68fb      	ldr	r3, [r7, #12]
 800207a:	4a7d      	ldr	r2, [pc, #500]	; (8002270 <HAL_I2C_Init+0x27c>)
 800207c:	4293      	cmp	r3, r2
 800207e:	bf94      	ite	ls
 8002080:	2301      	movls	r3, #1
 8002082:	2300      	movhi	r3, #0
 8002084:	b2db      	uxtb	r3, r3
 8002086:	2b00      	cmp	r3, #0
 8002088:	d001      	beq.n	800208e <HAL_I2C_Init+0x9a>
  {
    return HAL_ERROR;
 800208a:	2301      	movs	r3, #1
 800208c:	e0e7      	b.n	800225e <HAL_I2C_Init+0x26a>
  }

  /* Calculate frequency range */
  freqrange = I2C_FREQRANGE(pclk1);
 800208e:	68fb      	ldr	r3, [r7, #12]
 8002090:	4a78      	ldr	r2, [pc, #480]	; (8002274 <HAL_I2C_Init+0x280>)
 8002092:	fba2 2303 	umull	r2, r3, r2, r3
 8002096:	0c9b      	lsrs	r3, r3, #18
 8002098:	60bb      	str	r3, [r7, #8]

  /*---------------------------- I2Cx CR2 Configuration ----------------------*/
  /* Configure I2Cx: Frequency range */
  MODIFY_REG(hi2c->Instance->CR2, I2C_CR2_FREQ, freqrange);
 800209a:	687b      	ldr	r3, [r7, #4]
 800209c:	681b      	ldr	r3, [r3, #0]
 800209e:	685b      	ldr	r3, [r3, #4]
 80020a0:	f023 013f 	bic.w	r1, r3, #63	; 0x3f
 80020a4:	687b      	ldr	r3, [r7, #4]
 80020a6:	681b      	ldr	r3, [r3, #0]
 80020a8:	68ba      	ldr	r2, [r7, #8]
 80020aa:	430a      	orrs	r2, r1
 80020ac:	605a      	str	r2, [r3, #4]

  /*---------------------------- I2Cx TRISE Configuration --------------------*/
  /* Configure I2Cx: Rise Time */
  MODIFY_REG(hi2c->Instance->TRISE, I2C_TRISE_TRISE, I2C_RISE_TIME(freqrange, hi2c->Init.ClockSpeed));
 80020ae:	687b      	ldr	r3, [r7, #4]
 80020b0:	681b      	ldr	r3, [r3, #0]
 80020b2:	6a1b      	ldr	r3, [r3, #32]
 80020b4:	f023 013f 	bic.w	r1, r3, #63	; 0x3f
 80020b8:	687b      	ldr	r3, [r7, #4]
 80020ba:	685b      	ldr	r3, [r3, #4]
 80020bc:	4a6a      	ldr	r2, [pc, #424]	; (8002268 <HAL_I2C_Init+0x274>)
 80020be:	4293      	cmp	r3, r2
 80020c0:	d802      	bhi.n	80020c8 <HAL_I2C_Init+0xd4>
 80020c2:	68bb      	ldr	r3, [r7, #8]
 80020c4:	3301      	adds	r3, #1
 80020c6:	e009      	b.n	80020dc <HAL_I2C_Init+0xe8>
 80020c8:	68bb      	ldr	r3, [r7, #8]
 80020ca:	f44f 7296 	mov.w	r2, #300	; 0x12c
 80020ce:	fb02 f303 	mul.w	r3, r2, r3
 80020d2:	4a69      	ldr	r2, [pc, #420]	; (8002278 <HAL_I2C_Init+0x284>)
 80020d4:	fba2 2303 	umull	r2, r3, r2, r3
 80020d8:	099b      	lsrs	r3, r3, #6
 80020da:	3301      	adds	r3, #1
 80020dc:	687a      	ldr	r2, [r7, #4]
 80020de:	6812      	ldr	r2, [r2, #0]
 80020e0:	430b      	orrs	r3, r1
 80020e2:	6213      	str	r3, [r2, #32]

  /*---------------------------- I2Cx CCR Configuration ----------------------*/
  /* Configure I2Cx: Speed */
  MODIFY_REG(hi2c->Instance->CCR, (I2C_CCR_FS | I2C_CCR_DUTY | I2C_CCR_CCR), I2C_SPEED(pclk1, hi2c->Init.ClockSpeed, hi2c->Init.DutyCycle));
 80020e4:	687b      	ldr	r3, [r7, #4]
 80020e6:	681b      	ldr	r3, [r3, #0]
 80020e8:	69db      	ldr	r3, [r3, #28]
 80020ea:	f423 424f 	bic.w	r2, r3, #52992	; 0xcf00
 80020ee:	f022 02ff 	bic.w	r2, r2, #255	; 0xff
 80020f2:	687b      	ldr	r3, [r7, #4]
 80020f4:	685b      	ldr	r3, [r3, #4]
 80020f6:	495c      	ldr	r1, [pc, #368]	; (8002268 <HAL_I2C_Init+0x274>)
 80020f8:	428b      	cmp	r3, r1
 80020fa:	d819      	bhi.n	8002130 <HAL_I2C_Init+0x13c>
 80020fc:	68fb      	ldr	r3, [r7, #12]
 80020fe:	1e59      	subs	r1, r3, #1
 8002100:	687b      	ldr	r3, [r7, #4]
 8002102:	685b      	ldr	r3, [r3, #4]
 8002104:	005b      	lsls	r3, r3, #1
 8002106:	fbb1 f3f3 	udiv	r3, r1, r3
 800210a:	1c59      	adds	r1, r3, #1
 800210c:	f640 73fc 	movw	r3, #4092	; 0xffc
 8002110:	400b      	ands	r3, r1
 8002112:	2b00      	cmp	r3, #0
 8002114:	d00a      	beq.n	800212c <HAL_I2C_Init+0x138>
 8002116:	68fb      	ldr	r3, [r7, #12]
 8002118:	1e59      	subs	r1, r3, #1
 800211a:	687b      	ldr	r3, [r7, #4]
 800211c:	685b      	ldr	r3, [r3, #4]
 800211e:	005b      	lsls	r3, r3, #1
 8002120:	fbb1 f3f3 	udiv	r3, r1, r3
 8002124:	3301      	adds	r3, #1
 8002126:	f3c3 030b 	ubfx	r3, r3, #0, #12
 800212a:	e051      	b.n	80021d0 <HAL_I2C_Init+0x1dc>
 800212c:	2304      	movs	r3, #4
 800212e:	e04f      	b.n	80021d0 <HAL_I2C_Init+0x1dc>
 8002130:	687b      	ldr	r3, [r7, #4]
 8002132:	689b      	ldr	r3, [r3, #8]
 8002134:	2b00      	cmp	r3, #0
 8002136:	d111      	bne.n	800215c <HAL_I2C_Init+0x168>
 8002138:	68fb      	ldr	r3, [r7, #12]
 800213a:	1e58      	subs	r0, r3, #1
 800213c:	687b      	ldr	r3, [r7, #4]
 800213e:	6859      	ldr	r1, [r3, #4]
 8002140:	460b      	mov	r3, r1
 8002142:	005b      	lsls	r3, r3, #1
 8002144:	440b      	add	r3, r1
 8002146:	fbb0 f3f3 	udiv	r3, r0, r3
 800214a:	3301      	adds	r3, #1
 800214c:	f3c3 030b 	ubfx	r3, r3, #0, #12
 8002150:	2b00      	cmp	r3, #0
 8002152:	bf0c      	ite	eq
 8002154:	2301      	moveq	r3, #1
 8002156:	2300      	movne	r3, #0
 8002158:	b2db      	uxtb	r3, r3
 800215a:	e012      	b.n	8002182 <HAL_I2C_Init+0x18e>
 800215c:	68fb      	ldr	r3, [r7, #12]
 800215e:	1e58      	subs	r0, r3, #1
 8002160:	687b      	ldr	r3, [r7, #4]
 8002162:	6859      	ldr	r1, [r3, #4]
 8002164:	460b      	mov	r3, r1
 8002166:	009b      	lsls	r3, r3, #2
 8002168:	440b      	add	r3, r1
 800216a:	0099      	lsls	r1, r3, #2
 800216c:	440b      	add	r3, r1
 800216e:	fbb0 f3f3 	udiv	r3, r0, r3
 8002172:	3301      	adds	r3, #1
 8002174:	f3c3 030b 	ubfx	r3, r3, #0, #12
 8002178:	2b00      	cmp	r3, #0
 800217a:	bf0c      	ite	eq
 800217c:	2301      	moveq	r3, #1
 800217e:	2300      	movne	r3, #0
 8002180:	b2db      	uxtb	r3, r3
 8002182:	2b00      	cmp	r3, #0
 8002184:	d001      	beq.n	800218a <HAL_I2C_Init+0x196>
 8002186:	2301      	movs	r3, #1
 8002188:	e022      	b.n	80021d0 <HAL_I2C_Init+0x1dc>
 800218a:	687b      	ldr	r3, [r7, #4]
 800218c:	689b      	ldr	r3, [r3, #8]
 800218e:	2b00      	cmp	r3, #0
 8002190:	d10e      	bne.n	80021b0 <HAL_I2C_Init+0x1bc>
 8002192:	68fb      	ldr	r3, [r7, #12]
 8002194:	1e58      	subs	r0, r3, #1
 8002196:	687b      	ldr	r3, [r7, #4]
 8002198:	6859      	ldr	r1, [r3, #4]
 800219a:	460b      	mov	r3, r1
 800219c:	005b      	lsls	r3, r3, #1
 800219e:	440b      	add	r3, r1
 80021a0:	fbb0 f3f3 	udiv	r3, r0, r3
 80021a4:	3301      	adds	r3, #1
 80021a6:	f3c3 030b 	ubfx	r3, r3, #0, #12
 80021aa:	f443 4300 	orr.w	r3, r3, #32768	; 0x8000
 80021ae:	e00f      	b.n	80021d0 <HAL_I2C_Init+0x1dc>
 80021b0:	68fb      	ldr	r3, [r7, #12]
 80021b2:	1e58      	subs	r0, r3, #1
 80021b4:	687b      	ldr	r3, [r7, #4]
 80021b6:	6859      	ldr	r1, [r3, #4]
 80021b8:	460b      	mov	r3, r1
 80021ba:	009b      	lsls	r3, r3, #2
 80021bc:	440b      	add	r3, r1
 80021be:	0099      	lsls	r1, r3, #2
 80021c0:	440b      	add	r3, r1
 80021c2:	fbb0 f3f3 	udiv	r3, r0, r3
 80021c6:	3301      	adds	r3, #1
 80021c8:	f3c3 030b 	ubfx	r3, r3, #0, #12
 80021cc:	f443 4340 	orr.w	r3, r3, #49152	; 0xc000
 80021d0:	6879      	ldr	r1, [r7, #4]
 80021d2:	6809      	ldr	r1, [r1, #0]
 80021d4:	4313      	orrs	r3, r2
 80021d6:	61cb      	str	r3, [r1, #28]

  /*---------------------------- I2Cx CR1 Configuration ----------------------*/
  /* Configure I2Cx: Generalcall and NoStretch mode */
  MODIFY_REG(hi2c->Instance->CR1, (I2C_CR1_ENGC | I2C_CR1_NOSTRETCH), (hi2c->Init.GeneralCallMode | hi2c->Init.NoStretchMode));
 80021d8:	687b      	ldr	r3, [r7, #4]
 80021da:	681b      	ldr	r3, [r3, #0]
 80021dc:	681b      	ldr	r3, [r3, #0]
 80021de:	f023 01c0 	bic.w	r1, r3, #192	; 0xc0
 80021e2:	687b      	ldr	r3, [r7, #4]
 80021e4:	69da      	ldr	r2, [r3, #28]
 80021e6:	687b      	ldr	r3, [r7, #4]
 80021e8:	6a1b      	ldr	r3, [r3, #32]
 80021ea:	431a      	orrs	r2, r3
 80021ec:	687b      	ldr	r3, [r7, #4]
 80021ee:	681b      	ldr	r3, [r3, #0]
 80021f0:	430a      	orrs	r2, r1
 80021f2:	601a      	str	r2, [r3, #0]

  /*---------------------------- I2Cx OAR1 Configuration ---------------------*/
  /* Configure I2Cx: Own Address1 and addressing mode */
  MODIFY_REG(hi2c->Instance->OAR1, (I2C_OAR1_ADDMODE | I2C_OAR1_ADD8_9 | I2C_OAR1_ADD1_7 | I2C_OAR1_ADD0), (hi2c->Init.AddressingMode | hi2c->Init.OwnAddress1));
 80021f4:	687b      	ldr	r3, [r7, #4]
 80021f6:	681b      	ldr	r3, [r3, #0]
 80021f8:	689b      	ldr	r3, [r3, #8]
 80021fa:	f423 4303 	bic.w	r3, r3, #33536	; 0x8300
 80021fe:	f023 03ff 	bic.w	r3, r3, #255	; 0xff
 8002202:	687a      	ldr	r2, [r7, #4]
 8002204:	6911      	ldr	r1, [r2, #16]
 8002206:	687a      	ldr	r2, [r7, #4]
 8002208:	68d2      	ldr	r2, [r2, #12]
 800220a:	4311      	orrs	r1, r2
 800220c:	687a      	ldr	r2, [r7, #4]
 800220e:	6812      	ldr	r2, [r2, #0]
 8002210:	430b      	orrs	r3, r1
 8002212:	6093      	str	r3, [r2, #8]

  /*---------------------------- I2Cx OAR2 Configuration ---------------------*/
  /* Configure I2Cx: Dual mode and Own Address2 */
  MODIFY_REG(hi2c->Instance->OAR2, (I2C_OAR2_ENDUAL | I2C_OAR2_ADD2), (hi2c->Init.DualAddressMode | hi2c->Init.OwnAddress2));
 8002214:	687b      	ldr	r3, [r7, #4]
 8002216:	681b      	ldr	r3, [r3, #0]
 8002218:	68db      	ldr	r3, [r3, #12]
 800221a:	f023 01ff 	bic.w	r1, r3, #255	; 0xff
 800221e:	687b      	ldr	r3, [r7, #4]
 8002220:	695a      	ldr	r2, [r3, #20]
 8002222:	687b      	ldr	r3, [r7, #4]
 8002224:	699b      	ldr	r3, [r3, #24]
 8002226:	431a      	orrs	r2, r3
 8002228:	687b      	ldr	r3, [r7, #4]
 800222a:	681b      	ldr	r3, [r3, #0]
 800222c:	430a      	orrs	r2, r1
 800222e:	60da      	str	r2, [r3, #12]

  /* Enable the selected I2C peripheral */
  __HAL_I2C_ENABLE(hi2c);
 8002230:	687b      	ldr	r3, [r7, #4]
 8002232:	681b      	ldr	r3, [r3, #0]
 8002234:	681a      	ldr	r2, [r3, #0]
 8002236:	687b      	ldr	r3, [r7, #4]
 8002238:	681b      	ldr	r3, [r3, #0]
 800223a:	f042 0201 	orr.w	r2, r2, #1
 800223e:	601a      	str	r2, [r3, #0]

  hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 8002240:	687b      	ldr	r3, [r7, #4]
 8002242:	2200      	movs	r2, #0
 8002244:	641a      	str	r2, [r3, #64]	; 0x40
  hi2c->State = HAL_I2C_STATE_READY;
 8002246:	687b      	ldr	r3, [r7, #4]
 8002248:	2220      	movs	r2, #32
 800224a:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
  hi2c->PreviousState = I2C_STATE_NONE;
 800224e:	687b      	ldr	r3, [r7, #4]
 8002250:	2200      	movs	r2, #0
 8002252:	631a      	str	r2, [r3, #48]	; 0x30
  hi2c->Mode = HAL_I2C_MODE_NONE;
 8002254:	687b      	ldr	r3, [r7, #4]
 8002256:	2200      	movs	r2, #0
 8002258:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e

  return HAL_OK;
 800225c:	2300      	movs	r3, #0
}
 800225e:	4618      	mov	r0, r3
 8002260:	3710      	adds	r7, #16
 8002262:	46bd      	mov	sp, r7
 8002264:	bd80      	pop	{r7, pc}
 8002266:	bf00      	nop
 8002268:	000186a0 	.word	0x000186a0
 800226c:	001e847f 	.word	0x001e847f
 8002270:	003d08ff 	.word	0x003d08ff
 8002274:	431bde83 	.word	0x431bde83
 8002278:	10624dd3 	.word	0x10624dd3

0800227c <HAL_I2C_Master_Transmit>:
  * @param  Size Amount of data to be sent
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Master_Transmit(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 800227c:	b580      	push	{r7, lr}
 800227e:	b088      	sub	sp, #32
 8002280:	af02      	add	r7, sp, #8
 8002282:	60f8      	str	r0, [r7, #12]
 8002284:	607a      	str	r2, [r7, #4]
 8002286:	461a      	mov	r2, r3
 8002288:	460b      	mov	r3, r1
 800228a:	817b      	strh	r3, [r7, #10]
 800228c:	4613      	mov	r3, r2
 800228e:	813b      	strh	r3, [r7, #8]
  /* Init tickstart for timeout management*/
  uint32_t tickstart = HAL_GetTick();
 8002290:	f7fe ffdc 	bl	800124c <HAL_GetTick>
 8002294:	6178      	str	r0, [r7, #20]

  if (hi2c->State == HAL_I2C_STATE_READY)
 8002296:	68fb      	ldr	r3, [r7, #12]
 8002298:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 800229c:	b2db      	uxtb	r3, r3
 800229e:	2b20      	cmp	r3, #32
 80022a0:	f040 80e0 	bne.w	8002464 <HAL_I2C_Master_Transmit+0x1e8>
  {
    /* Wait until BUSY flag is reset */
    if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BUSY, SET, I2C_TIMEOUT_BUSY_FLAG, tickstart) != HAL_OK)
 80022a4:	697b      	ldr	r3, [r7, #20]
 80022a6:	9300      	str	r3, [sp, #0]
 80022a8:	2319      	movs	r3, #25
 80022aa:	2201      	movs	r2, #1
 80022ac:	4970      	ldr	r1, [pc, #448]	; (8002470 <HAL_I2C_Master_Transmit+0x1f4>)
 80022ae:	68f8      	ldr	r0, [r7, #12]
 80022b0:	f000 fa92 	bl	80027d8 <I2C_WaitOnFlagUntilTimeout>
 80022b4:	4603      	mov	r3, r0
 80022b6:	2b00      	cmp	r3, #0
 80022b8:	d001      	beq.n	80022be <HAL_I2C_Master_Transmit+0x42>
    {
      return HAL_BUSY;
 80022ba:	2302      	movs	r3, #2
 80022bc:	e0d3      	b.n	8002466 <HAL_I2C_Master_Transmit+0x1ea>
    }

    /* Process Locked */
    __HAL_LOCK(hi2c);
 80022be:	68fb      	ldr	r3, [r7, #12]
 80022c0:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 80022c4:	2b01      	cmp	r3, #1
 80022c6:	d101      	bne.n	80022cc <HAL_I2C_Master_Transmit+0x50>
 80022c8:	2302      	movs	r3, #2
 80022ca:	e0cc      	b.n	8002466 <HAL_I2C_Master_Transmit+0x1ea>
 80022cc:	68fb      	ldr	r3, [r7, #12]
 80022ce:	2201      	movs	r2, #1
 80022d0:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    /* Check if the I2C is already enabled */
    if ((hi2c->Instance->CR1 & I2C_CR1_PE) != I2C_CR1_PE)
 80022d4:	68fb      	ldr	r3, [r7, #12]
 80022d6:	681b      	ldr	r3, [r3, #0]
 80022d8:	681b      	ldr	r3, [r3, #0]
 80022da:	f003 0301 	and.w	r3, r3, #1
 80022de:	2b01      	cmp	r3, #1
 80022e0:	d007      	beq.n	80022f2 <HAL_I2C_Master_Transmit+0x76>
    {
      /* Enable I2C peripheral */
      __HAL_I2C_ENABLE(hi2c);
 80022e2:	68fb      	ldr	r3, [r7, #12]
 80022e4:	681b      	ldr	r3, [r3, #0]
 80022e6:	681a      	ldr	r2, [r3, #0]
 80022e8:	68fb      	ldr	r3, [r7, #12]
 80022ea:	681b      	ldr	r3, [r3, #0]
 80022ec:	f042 0201 	orr.w	r2, r2, #1
 80022f0:	601a      	str	r2, [r3, #0]
    }

    /* Disable Pos */
    CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_POS);
 80022f2:	68fb      	ldr	r3, [r7, #12]
 80022f4:	681b      	ldr	r3, [r3, #0]
 80022f6:	681a      	ldr	r2, [r3, #0]
 80022f8:	68fb      	ldr	r3, [r7, #12]
 80022fa:	681b      	ldr	r3, [r3, #0]
 80022fc:	f422 6200 	bic.w	r2, r2, #2048	; 0x800
 8002300:	601a      	str	r2, [r3, #0]

    hi2c->State       = HAL_I2C_STATE_BUSY_TX;
 8002302:	68fb      	ldr	r3, [r7, #12]
 8002304:	2221      	movs	r2, #33	; 0x21
 8002306:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
    hi2c->Mode        = HAL_I2C_MODE_MASTER;
 800230a:	68fb      	ldr	r3, [r7, #12]
 800230c:	2210      	movs	r2, #16
 800230e:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
    hi2c->ErrorCode   = HAL_I2C_ERROR_NONE;
 8002312:	68fb      	ldr	r3, [r7, #12]
 8002314:	2200      	movs	r2, #0
 8002316:	641a      	str	r2, [r3, #64]	; 0x40

    /* Prepare transfer parameters */
    hi2c->pBuffPtr    = pData;
 8002318:	68fb      	ldr	r3, [r7, #12]
 800231a:	687a      	ldr	r2, [r7, #4]
 800231c:	625a      	str	r2, [r3, #36]	; 0x24
    hi2c->XferCount   = Size;
 800231e:	68fb      	ldr	r3, [r7, #12]
 8002320:	893a      	ldrh	r2, [r7, #8]
 8002322:	855a      	strh	r2, [r3, #42]	; 0x2a
    hi2c->XferSize    = hi2c->XferCount;
 8002324:	68fb      	ldr	r3, [r7, #12]
 8002326:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8002328:	b29a      	uxth	r2, r3
 800232a:	68fb      	ldr	r3, [r7, #12]
 800232c:	851a      	strh	r2, [r3, #40]	; 0x28
    hi2c->XferOptions = I2C_NO_OPTION_FRAME;
 800232e:	68fb      	ldr	r3, [r7, #12]
 8002330:	4a50      	ldr	r2, [pc, #320]	; (8002474 <HAL_I2C_Master_Transmit+0x1f8>)
 8002332:	62da      	str	r2, [r3, #44]	; 0x2c

    /* Send Slave Address */
    if (I2C_MasterRequestWrite(hi2c, DevAddress, Timeout, tickstart) != HAL_OK)
 8002334:	8979      	ldrh	r1, [r7, #10]
 8002336:	697b      	ldr	r3, [r7, #20]
 8002338:	6a3a      	ldr	r2, [r7, #32]
 800233a:	68f8      	ldr	r0, [r7, #12]
 800233c:	f000 f9ca 	bl	80026d4 <I2C_MasterRequestWrite>
 8002340:	4603      	mov	r3, r0
 8002342:	2b00      	cmp	r3, #0
 8002344:	d001      	beq.n	800234a <HAL_I2C_Master_Transmit+0xce>
    {
      return HAL_ERROR;
 8002346:	2301      	movs	r3, #1
 8002348:	e08d      	b.n	8002466 <HAL_I2C_Master_Transmit+0x1ea>
    }

    /* Clear ADDR flag */
    __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 800234a:	2300      	movs	r3, #0
 800234c:	613b      	str	r3, [r7, #16]
 800234e:	68fb      	ldr	r3, [r7, #12]
 8002350:	681b      	ldr	r3, [r3, #0]
 8002352:	695b      	ldr	r3, [r3, #20]
 8002354:	613b      	str	r3, [r7, #16]
 8002356:	68fb      	ldr	r3, [r7, #12]
 8002358:	681b      	ldr	r3, [r3, #0]
 800235a:	699b      	ldr	r3, [r3, #24]
 800235c:	613b      	str	r3, [r7, #16]
 800235e:	693b      	ldr	r3, [r7, #16]

    while (hi2c->XferSize > 0U)
 8002360:	e066      	b.n	8002430 <HAL_I2C_Master_Transmit+0x1b4>
    {
      /* Wait until TXE flag is set */
      if (I2C_WaitOnTXEFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 8002362:	697a      	ldr	r2, [r7, #20]
 8002364:	6a39      	ldr	r1, [r7, #32]
 8002366:	68f8      	ldr	r0, [r7, #12]
 8002368:	f000 fb0c 	bl	8002984 <I2C_WaitOnTXEFlagUntilTimeout>
 800236c:	4603      	mov	r3, r0
 800236e:	2b00      	cmp	r3, #0
 8002370:	d00d      	beq.n	800238e <HAL_I2C_Master_Transmit+0x112>
      {
        if (hi2c->ErrorCode == HAL_I2C_ERROR_AF)
 8002372:	68fb      	ldr	r3, [r7, #12]
 8002374:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002376:	2b04      	cmp	r3, #4
 8002378:	d107      	bne.n	800238a <HAL_I2C_Master_Transmit+0x10e>
        {
          /* Generate Stop */
          SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 800237a:	68fb      	ldr	r3, [r7, #12]
 800237c:	681b      	ldr	r3, [r3, #0]
 800237e:	681a      	ldr	r2, [r3, #0]
 8002380:	68fb      	ldr	r3, [r7, #12]
 8002382:	681b      	ldr	r3, [r3, #0]
 8002384:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 8002388:	601a      	str	r2, [r3, #0]
        }
        return HAL_ERROR;
 800238a:	2301      	movs	r3, #1
 800238c:	e06b      	b.n	8002466 <HAL_I2C_Master_Transmit+0x1ea>
      }

      /* Write data to DR */
      hi2c->Instance->DR = *hi2c->pBuffPtr;
 800238e:	68fb      	ldr	r3, [r7, #12]
 8002390:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8002392:	781a      	ldrb	r2, [r3, #0]
 8002394:	68fb      	ldr	r3, [r7, #12]
 8002396:	681b      	ldr	r3, [r3, #0]
 8002398:	611a      	str	r2, [r3, #16]

      /* Increment Buffer pointer */
      hi2c->pBuffPtr++;
 800239a:	68fb      	ldr	r3, [r7, #12]
 800239c:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800239e:	1c5a      	adds	r2, r3, #1
 80023a0:	68fb      	ldr	r3, [r7, #12]
 80023a2:	625a      	str	r2, [r3, #36]	; 0x24

      /* Update counter */
      hi2c->XferCount--;
 80023a4:	68fb      	ldr	r3, [r7, #12]
 80023a6:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 80023a8:	b29b      	uxth	r3, r3
 80023aa:	3b01      	subs	r3, #1
 80023ac:	b29a      	uxth	r2, r3
 80023ae:	68fb      	ldr	r3, [r7, #12]
 80023b0:	855a      	strh	r2, [r3, #42]	; 0x2a
      hi2c->XferSize--;
 80023b2:	68fb      	ldr	r3, [r7, #12]
 80023b4:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 80023b6:	3b01      	subs	r3, #1
 80023b8:	b29a      	uxth	r2, r3
 80023ba:	68fb      	ldr	r3, [r7, #12]
 80023bc:	851a      	strh	r2, [r3, #40]	; 0x28

      if ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BTF) == SET) && (hi2c->XferSize != 0U))
 80023be:	68fb      	ldr	r3, [r7, #12]
 80023c0:	681b      	ldr	r3, [r3, #0]
 80023c2:	695b      	ldr	r3, [r3, #20]
 80023c4:	f003 0304 	and.w	r3, r3, #4
 80023c8:	2b04      	cmp	r3, #4
 80023ca:	d11b      	bne.n	8002404 <HAL_I2C_Master_Transmit+0x188>
 80023cc:	68fb      	ldr	r3, [r7, #12]
 80023ce:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 80023d0:	2b00      	cmp	r3, #0
 80023d2:	d017      	beq.n	8002404 <HAL_I2C_Master_Transmit+0x188>
      {
        /* Write data to DR */
        hi2c->Instance->DR = *hi2c->pBuffPtr;
 80023d4:	68fb      	ldr	r3, [r7, #12]
 80023d6:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80023d8:	781a      	ldrb	r2, [r3, #0]
 80023da:	68fb      	ldr	r3, [r7, #12]
 80023dc:	681b      	ldr	r3, [r3, #0]
 80023de:	611a      	str	r2, [r3, #16]

        /* Increment Buffer pointer */
        hi2c->pBuffPtr++;
 80023e0:	68fb      	ldr	r3, [r7, #12]
 80023e2:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80023e4:	1c5a      	adds	r2, r3, #1
 80023e6:	68fb      	ldr	r3, [r7, #12]
 80023e8:	625a      	str	r2, [r3, #36]	; 0x24

        /* Update counter */
        hi2c->XferCount--;
 80023ea:	68fb      	ldr	r3, [r7, #12]
 80023ec:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 80023ee:	b29b      	uxth	r3, r3
 80023f0:	3b01      	subs	r3, #1
 80023f2:	b29a      	uxth	r2, r3
 80023f4:	68fb      	ldr	r3, [r7, #12]
 80023f6:	855a      	strh	r2, [r3, #42]	; 0x2a
        hi2c->XferSize--;
 80023f8:	68fb      	ldr	r3, [r7, #12]
 80023fa:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 80023fc:	3b01      	subs	r3, #1
 80023fe:	b29a      	uxth	r2, r3
 8002400:	68fb      	ldr	r3, [r7, #12]
 8002402:	851a      	strh	r2, [r3, #40]	; 0x28
      }

      /* Wait until BTF flag is set */
      if (I2C_WaitOnBTFFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 8002404:	697a      	ldr	r2, [r7, #20]
 8002406:	6a39      	ldr	r1, [r7, #32]
 8002408:	68f8      	ldr	r0, [r7, #12]
 800240a:	f000 fafc 	bl	8002a06 <I2C_WaitOnBTFFlagUntilTimeout>
 800240e:	4603      	mov	r3, r0
 8002410:	2b00      	cmp	r3, #0
 8002412:	d00d      	beq.n	8002430 <HAL_I2C_Master_Transmit+0x1b4>
      {
        if (hi2c->ErrorCode == HAL_I2C_ERROR_AF)
 8002414:	68fb      	ldr	r3, [r7, #12]
 8002416:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002418:	2b04      	cmp	r3, #4
 800241a:	d107      	bne.n	800242c <HAL_I2C_Master_Transmit+0x1b0>
        {
          /* Generate Stop */
          SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 800241c:	68fb      	ldr	r3, [r7, #12]
 800241e:	681b      	ldr	r3, [r3, #0]
 8002420:	681a      	ldr	r2, [r3, #0]
 8002422:	68fb      	ldr	r3, [r7, #12]
 8002424:	681b      	ldr	r3, [r3, #0]
 8002426:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 800242a:	601a      	str	r2, [r3, #0]
        }
        return HAL_ERROR;
 800242c:	2301      	movs	r3, #1
 800242e:	e01a      	b.n	8002466 <HAL_I2C_Master_Transmit+0x1ea>
    while (hi2c->XferSize > 0U)
 8002430:	68fb      	ldr	r3, [r7, #12]
 8002432:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8002434:	2b00      	cmp	r3, #0
 8002436:	d194      	bne.n	8002362 <HAL_I2C_Master_Transmit+0xe6>
      }
    }

    /* Generate Stop */
    SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8002438:	68fb      	ldr	r3, [r7, #12]
 800243a:	681b      	ldr	r3, [r3, #0]
 800243c:	681a      	ldr	r2, [r3, #0]
 800243e:	68fb      	ldr	r3, [r7, #12]
 8002440:	681b      	ldr	r3, [r3, #0]
 8002442:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 8002446:	601a      	str	r2, [r3, #0]

    hi2c->State = HAL_I2C_STATE_READY;
 8002448:	68fb      	ldr	r3, [r7, #12]
 800244a:	2220      	movs	r2, #32
 800244c:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
    hi2c->Mode = HAL_I2C_MODE_NONE;
 8002450:	68fb      	ldr	r3, [r7, #12]
 8002452:	2200      	movs	r2, #0
 8002454:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 8002458:	68fb      	ldr	r3, [r7, #12]
 800245a:	2200      	movs	r2, #0
 800245c:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    return HAL_OK;
 8002460:	2300      	movs	r3, #0
 8002462:	e000      	b.n	8002466 <HAL_I2C_Master_Transmit+0x1ea>
  }
  else
  {
    return HAL_BUSY;
 8002464:	2302      	movs	r3, #2
  }
}
 8002466:	4618      	mov	r0, r3
 8002468:	3718      	adds	r7, #24
 800246a:	46bd      	mov	sp, r7
 800246c:	bd80      	pop	{r7, pc}
 800246e:	bf00      	nop
 8002470:	00100002 	.word	0x00100002
 8002474:	ffff0000 	.word	0xffff0000

08002478 <HAL_I2C_IsDeviceReady>:
  * @param  Trials Number of trials
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_IsDeviceReady(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint32_t Trials, uint32_t Timeout)
{
 8002478:	b580      	push	{r7, lr}
 800247a:	b08a      	sub	sp, #40	; 0x28
 800247c:	af02      	add	r7, sp, #8
 800247e:	60f8      	str	r0, [r7, #12]
 8002480:	607a      	str	r2, [r7, #4]
 8002482:	603b      	str	r3, [r7, #0]
 8002484:	460b      	mov	r3, r1
 8002486:	817b      	strh	r3, [r7, #10]
  /* Get tick */
  uint32_t tickstart = HAL_GetTick();
 8002488:	f7fe fee0 	bl	800124c <HAL_GetTick>
 800248c:	61f8      	str	r0, [r7, #28]
  uint32_t I2C_Trials = 1U;
 800248e:	2301      	movs	r3, #1
 8002490:	61bb      	str	r3, [r7, #24]
  FlagStatus tmp1;
  FlagStatus tmp2;

  if (hi2c->State == HAL_I2C_STATE_READY)
 8002492:	68fb      	ldr	r3, [r7, #12]
 8002494:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8002498:	b2db      	uxtb	r3, r3
 800249a:	2b20      	cmp	r3, #32
 800249c:	f040 8111 	bne.w	80026c2 <HAL_I2C_IsDeviceReady+0x24a>
  {
    /* Wait until BUSY flag is reset */
    if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BUSY, SET, I2C_TIMEOUT_BUSY_FLAG, tickstart) != HAL_OK)
 80024a0:	69fb      	ldr	r3, [r7, #28]
 80024a2:	9300      	str	r3, [sp, #0]
 80024a4:	2319      	movs	r3, #25
 80024a6:	2201      	movs	r2, #1
 80024a8:	4988      	ldr	r1, [pc, #544]	; (80026cc <HAL_I2C_IsDeviceReady+0x254>)
 80024aa:	68f8      	ldr	r0, [r7, #12]
 80024ac:	f000 f994 	bl	80027d8 <I2C_WaitOnFlagUntilTimeout>
 80024b0:	4603      	mov	r3, r0
 80024b2:	2b00      	cmp	r3, #0
 80024b4:	d001      	beq.n	80024ba <HAL_I2C_IsDeviceReady+0x42>
    {
      return HAL_BUSY;
 80024b6:	2302      	movs	r3, #2
 80024b8:	e104      	b.n	80026c4 <HAL_I2C_IsDeviceReady+0x24c>
    }

    /* Process Locked */
    __HAL_LOCK(hi2c);
 80024ba:	68fb      	ldr	r3, [r7, #12]
 80024bc:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 80024c0:	2b01      	cmp	r3, #1
 80024c2:	d101      	bne.n	80024c8 <HAL_I2C_IsDeviceReady+0x50>
 80024c4:	2302      	movs	r3, #2
 80024c6:	e0fd      	b.n	80026c4 <HAL_I2C_IsDeviceReady+0x24c>
 80024c8:	68fb      	ldr	r3, [r7, #12]
 80024ca:	2201      	movs	r2, #1
 80024cc:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    /* Check if the I2C is already enabled */
    if ((hi2c->Instance->CR1 & I2C_CR1_PE) != I2C_CR1_PE)
 80024d0:	68fb      	ldr	r3, [r7, #12]
 80024d2:	681b      	ldr	r3, [r3, #0]
 80024d4:	681b      	ldr	r3, [r3, #0]
 80024d6:	f003 0301 	and.w	r3, r3, #1
 80024da:	2b01      	cmp	r3, #1
 80024dc:	d007      	beq.n	80024ee <HAL_I2C_IsDeviceReady+0x76>
    {
      /* Enable I2C peripheral */
      __HAL_I2C_ENABLE(hi2c);
 80024de:	68fb      	ldr	r3, [r7, #12]
 80024e0:	681b      	ldr	r3, [r3, #0]
 80024e2:	681a      	ldr	r2, [r3, #0]
 80024e4:	68fb      	ldr	r3, [r7, #12]
 80024e6:	681b      	ldr	r3, [r3, #0]
 80024e8:	f042 0201 	orr.w	r2, r2, #1
 80024ec:	601a      	str	r2, [r3, #0]
    }

    /* Disable Pos */
    CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_POS);
 80024ee:	68fb      	ldr	r3, [r7, #12]
 80024f0:	681b      	ldr	r3, [r3, #0]
 80024f2:	681a      	ldr	r2, [r3, #0]
 80024f4:	68fb      	ldr	r3, [r7, #12]
 80024f6:	681b      	ldr	r3, [r3, #0]
 80024f8:	f422 6200 	bic.w	r2, r2, #2048	; 0x800
 80024fc:	601a      	str	r2, [r3, #0]

    hi2c->State = HAL_I2C_STATE_BUSY;
 80024fe:	68fb      	ldr	r3, [r7, #12]
 8002500:	2224      	movs	r2, #36	; 0x24
 8002502:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
    hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 8002506:	68fb      	ldr	r3, [r7, #12]
 8002508:	2200      	movs	r2, #0
 800250a:	641a      	str	r2, [r3, #64]	; 0x40
    hi2c->XferOptions = I2C_NO_OPTION_FRAME;
 800250c:	68fb      	ldr	r3, [r7, #12]
 800250e:	4a70      	ldr	r2, [pc, #448]	; (80026d0 <HAL_I2C_IsDeviceReady+0x258>)
 8002510:	62da      	str	r2, [r3, #44]	; 0x2c

    do
    {
      /* Generate Start */
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_START);
 8002512:	68fb      	ldr	r3, [r7, #12]
 8002514:	681b      	ldr	r3, [r3, #0]
 8002516:	681a      	ldr	r2, [r3, #0]
 8002518:	68fb      	ldr	r3, [r7, #12]
 800251a:	681b      	ldr	r3, [r3, #0]
 800251c:	f442 7280 	orr.w	r2, r2, #256	; 0x100
 8002520:	601a      	str	r2, [r3, #0]

      /* Wait until SB flag is set */
      if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_SB, RESET, Timeout, tickstart) != HAL_OK)
 8002522:	69fb      	ldr	r3, [r7, #28]
 8002524:	9300      	str	r3, [sp, #0]
 8002526:	683b      	ldr	r3, [r7, #0]
 8002528:	2200      	movs	r2, #0
 800252a:	f04f 1101 	mov.w	r1, #65537	; 0x10001
 800252e:	68f8      	ldr	r0, [r7, #12]
 8002530:	f000 f952 	bl	80027d8 <I2C_WaitOnFlagUntilTimeout>
 8002534:	4603      	mov	r3, r0
 8002536:	2b00      	cmp	r3, #0
 8002538:	d00d      	beq.n	8002556 <HAL_I2C_IsDeviceReady+0xde>
      {
        if (READ_BIT(hi2c->Instance->CR1, I2C_CR1_START) == I2C_CR1_START)
 800253a:	68fb      	ldr	r3, [r7, #12]
 800253c:	681b      	ldr	r3, [r3, #0]
 800253e:	681b      	ldr	r3, [r3, #0]
 8002540:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8002544:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 8002548:	d103      	bne.n	8002552 <HAL_I2C_IsDeviceReady+0xda>
        {
          hi2c->ErrorCode = HAL_I2C_WRONG_START;
 800254a:	68fb      	ldr	r3, [r7, #12]
 800254c:	f44f 7200 	mov.w	r2, #512	; 0x200
 8002550:	641a      	str	r2, [r3, #64]	; 0x40
        }
        return HAL_TIMEOUT;
 8002552:	2303      	movs	r3, #3
 8002554:	e0b6      	b.n	80026c4 <HAL_I2C_IsDeviceReady+0x24c>
      }

      /* Send slave address */
      hi2c->Instance->DR = I2C_7BIT_ADD_WRITE(DevAddress);
 8002556:	897b      	ldrh	r3, [r7, #10]
 8002558:	b2db      	uxtb	r3, r3
 800255a:	461a      	mov	r2, r3
 800255c:	68fb      	ldr	r3, [r7, #12]
 800255e:	681b      	ldr	r3, [r3, #0]
 8002560:	f002 02fe 	and.w	r2, r2, #254	; 0xfe
 8002564:	611a      	str	r2, [r3, #16]

      /* Wait until ADDR or AF flag are set */
      /* Get tick */
      tickstart = HAL_GetTick();
 8002566:	f7fe fe71 	bl	800124c <HAL_GetTick>
 800256a:	61f8      	str	r0, [r7, #28]

      tmp1 = __HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_ADDR);
 800256c:	68fb      	ldr	r3, [r7, #12]
 800256e:	681b      	ldr	r3, [r3, #0]
 8002570:	695b      	ldr	r3, [r3, #20]
 8002572:	f003 0302 	and.w	r3, r3, #2
 8002576:	2b02      	cmp	r3, #2
 8002578:	bf0c      	ite	eq
 800257a:	2301      	moveq	r3, #1
 800257c:	2300      	movne	r3, #0
 800257e:	b2db      	uxtb	r3, r3
 8002580:	75fb      	strb	r3, [r7, #23]
      tmp2 = __HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_AF);
 8002582:	68fb      	ldr	r3, [r7, #12]
 8002584:	681b      	ldr	r3, [r3, #0]
 8002586:	695b      	ldr	r3, [r3, #20]
 8002588:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 800258c:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 8002590:	bf0c      	ite	eq
 8002592:	2301      	moveq	r3, #1
 8002594:	2300      	movne	r3, #0
 8002596:	b2db      	uxtb	r3, r3
 8002598:	75bb      	strb	r3, [r7, #22]
      while ((hi2c->State != HAL_I2C_STATE_TIMEOUT) && (tmp1 == RESET) && (tmp2 == RESET))
 800259a:	e025      	b.n	80025e8 <HAL_I2C_IsDeviceReady+0x170>
      {
        if (((HAL_GetTick() - tickstart) > Timeout) || (Timeout == 0U))
 800259c:	f7fe fe56 	bl	800124c <HAL_GetTick>
 80025a0:	4602      	mov	r2, r0
 80025a2:	69fb      	ldr	r3, [r7, #28]
 80025a4:	1ad3      	subs	r3, r2, r3
 80025a6:	683a      	ldr	r2, [r7, #0]
 80025a8:	429a      	cmp	r2, r3
 80025aa:	d302      	bcc.n	80025b2 <HAL_I2C_IsDeviceReady+0x13a>
 80025ac:	683b      	ldr	r3, [r7, #0]
 80025ae:	2b00      	cmp	r3, #0
 80025b0:	d103      	bne.n	80025ba <HAL_I2C_IsDeviceReady+0x142>
        {
          hi2c->State = HAL_I2C_STATE_TIMEOUT;
 80025b2:	68fb      	ldr	r3, [r7, #12]
 80025b4:	22a0      	movs	r2, #160	; 0xa0
 80025b6:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
        }
        tmp1 = __HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_ADDR);
 80025ba:	68fb      	ldr	r3, [r7, #12]
 80025bc:	681b      	ldr	r3, [r3, #0]
 80025be:	695b      	ldr	r3, [r3, #20]
 80025c0:	f003 0302 	and.w	r3, r3, #2
 80025c4:	2b02      	cmp	r3, #2
 80025c6:	bf0c      	ite	eq
 80025c8:	2301      	moveq	r3, #1
 80025ca:	2300      	movne	r3, #0
 80025cc:	b2db      	uxtb	r3, r3
 80025ce:	75fb      	strb	r3, [r7, #23]
        tmp2 = __HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_AF);
 80025d0:	68fb      	ldr	r3, [r7, #12]
 80025d2:	681b      	ldr	r3, [r3, #0]
 80025d4:	695b      	ldr	r3, [r3, #20]
 80025d6:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 80025da:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 80025de:	bf0c      	ite	eq
 80025e0:	2301      	moveq	r3, #1
 80025e2:	2300      	movne	r3, #0
 80025e4:	b2db      	uxtb	r3, r3
 80025e6:	75bb      	strb	r3, [r7, #22]
      while ((hi2c->State != HAL_I2C_STATE_TIMEOUT) && (tmp1 == RESET) && (tmp2 == RESET))
 80025e8:	68fb      	ldr	r3, [r7, #12]
 80025ea:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 80025ee:	b2db      	uxtb	r3, r3
 80025f0:	2ba0      	cmp	r3, #160	; 0xa0
 80025f2:	d005      	beq.n	8002600 <HAL_I2C_IsDeviceReady+0x188>
 80025f4:	7dfb      	ldrb	r3, [r7, #23]
 80025f6:	2b00      	cmp	r3, #0
 80025f8:	d102      	bne.n	8002600 <HAL_I2C_IsDeviceReady+0x188>
 80025fa:	7dbb      	ldrb	r3, [r7, #22]
 80025fc:	2b00      	cmp	r3, #0
 80025fe:	d0cd      	beq.n	800259c <HAL_I2C_IsDeviceReady+0x124>
      }

      hi2c->State = HAL_I2C_STATE_READY;
 8002600:	68fb      	ldr	r3, [r7, #12]
 8002602:	2220      	movs	r2, #32
 8002604:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

      /* Check if the ADDR flag has been set */
      if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_ADDR) == SET)
 8002608:	68fb      	ldr	r3, [r7, #12]
 800260a:	681b      	ldr	r3, [r3, #0]
 800260c:	695b      	ldr	r3, [r3, #20]
 800260e:	f003 0302 	and.w	r3, r3, #2
 8002612:	2b02      	cmp	r3, #2
 8002614:	d129      	bne.n	800266a <HAL_I2C_IsDeviceReady+0x1f2>
      {
        /* Generate Stop */
        SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8002616:	68fb      	ldr	r3, [r7, #12]
 8002618:	681b      	ldr	r3, [r3, #0]
 800261a:	681a      	ldr	r2, [r3, #0]
 800261c:	68fb      	ldr	r3, [r7, #12]
 800261e:	681b      	ldr	r3, [r3, #0]
 8002620:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 8002624:	601a      	str	r2, [r3, #0]

        /* Clear ADDR Flag */
        __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 8002626:	2300      	movs	r3, #0
 8002628:	613b      	str	r3, [r7, #16]
 800262a:	68fb      	ldr	r3, [r7, #12]
 800262c:	681b      	ldr	r3, [r3, #0]
 800262e:	695b      	ldr	r3, [r3, #20]
 8002630:	613b      	str	r3, [r7, #16]
 8002632:	68fb      	ldr	r3, [r7, #12]
 8002634:	681b      	ldr	r3, [r3, #0]
 8002636:	699b      	ldr	r3, [r3, #24]
 8002638:	613b      	str	r3, [r7, #16]
 800263a:	693b      	ldr	r3, [r7, #16]

        /* Wait until BUSY flag is reset */
        if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BUSY, SET, I2C_TIMEOUT_BUSY_FLAG, tickstart) != HAL_OK)
 800263c:	69fb      	ldr	r3, [r7, #28]
 800263e:	9300      	str	r3, [sp, #0]
 8002640:	2319      	movs	r3, #25
 8002642:	2201      	movs	r2, #1
 8002644:	4921      	ldr	r1, [pc, #132]	; (80026cc <HAL_I2C_IsDeviceReady+0x254>)
 8002646:	68f8      	ldr	r0, [r7, #12]
 8002648:	f000 f8c6 	bl	80027d8 <I2C_WaitOnFlagUntilTimeout>
 800264c:	4603      	mov	r3, r0
 800264e:	2b00      	cmp	r3, #0
 8002650:	d001      	beq.n	8002656 <HAL_I2C_IsDeviceReady+0x1de>
        {
          return HAL_ERROR;
 8002652:	2301      	movs	r3, #1
 8002654:	e036      	b.n	80026c4 <HAL_I2C_IsDeviceReady+0x24c>
        }

        hi2c->State = HAL_I2C_STATE_READY;
 8002656:	68fb      	ldr	r3, [r7, #12]
 8002658:	2220      	movs	r2, #32
 800265a:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

        /* Process Unlocked */
        __HAL_UNLOCK(hi2c);
 800265e:	68fb      	ldr	r3, [r7, #12]
 8002660:	2200      	movs	r2, #0
 8002662:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

        return HAL_OK;
 8002666:	2300      	movs	r3, #0
 8002668:	e02c      	b.n	80026c4 <HAL_I2C_IsDeviceReady+0x24c>
      }
      else
      {
        /* Generate Stop */
        SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 800266a:	68fb      	ldr	r3, [r7, #12]
 800266c:	681b      	ldr	r3, [r3, #0]
 800266e:	681a      	ldr	r2, [r3, #0]
 8002670:	68fb      	ldr	r3, [r7, #12]
 8002672:	681b      	ldr	r3, [r3, #0]
 8002674:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 8002678:	601a      	str	r2, [r3, #0]

        /* Clear AF Flag */
        __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 800267a:	68fb      	ldr	r3, [r7, #12]
 800267c:	681b      	ldr	r3, [r3, #0]
 800267e:	f46f 6280 	mvn.w	r2, #1024	; 0x400
 8002682:	615a      	str	r2, [r3, #20]

        /* Wait until BUSY flag is reset */
        if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BUSY, SET, I2C_TIMEOUT_BUSY_FLAG, tickstart) != HAL_OK)
 8002684:	69fb      	ldr	r3, [r7, #28]
 8002686:	9300      	str	r3, [sp, #0]
 8002688:	2319      	movs	r3, #25
 800268a:	2201      	movs	r2, #1
 800268c:	490f      	ldr	r1, [pc, #60]	; (80026cc <HAL_I2C_IsDeviceReady+0x254>)
 800268e:	68f8      	ldr	r0, [r7, #12]
 8002690:	f000 f8a2 	bl	80027d8 <I2C_WaitOnFlagUntilTimeout>
 8002694:	4603      	mov	r3, r0
 8002696:	2b00      	cmp	r3, #0
 8002698:	d001      	beq.n	800269e <HAL_I2C_IsDeviceReady+0x226>
        {
          return HAL_ERROR;
 800269a:	2301      	movs	r3, #1
 800269c:	e012      	b.n	80026c4 <HAL_I2C_IsDeviceReady+0x24c>
        }
      }

      /* Increment Trials */
      I2C_Trials++;
 800269e:	69bb      	ldr	r3, [r7, #24]
 80026a0:	3301      	adds	r3, #1
 80026a2:	61bb      	str	r3, [r7, #24]
    }
    while (I2C_Trials < Trials);
 80026a4:	69ba      	ldr	r2, [r7, #24]
 80026a6:	687b      	ldr	r3, [r7, #4]
 80026a8:	429a      	cmp	r2, r3
 80026aa:	f4ff af32 	bcc.w	8002512 <HAL_I2C_IsDeviceReady+0x9a>

    hi2c->State = HAL_I2C_STATE_READY;
 80026ae:	68fb      	ldr	r3, [r7, #12]
 80026b0:	2220      	movs	r2, #32
 80026b2:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 80026b6:	68fb      	ldr	r3, [r7, #12]
 80026b8:	2200      	movs	r2, #0
 80026ba:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    return HAL_ERROR;
 80026be:	2301      	movs	r3, #1
 80026c0:	e000      	b.n	80026c4 <HAL_I2C_IsDeviceReady+0x24c>
  }
  else
  {
    return HAL_BUSY;
 80026c2:	2302      	movs	r3, #2
  }
}
 80026c4:	4618      	mov	r0, r3
 80026c6:	3720      	adds	r7, #32
 80026c8:	46bd      	mov	sp, r7
 80026ca:	bd80      	pop	{r7, pc}
 80026cc:	00100002 	.word	0x00100002
 80026d0:	ffff0000 	.word	0xffff0000

080026d4 <I2C_MasterRequestWrite>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_MasterRequestWrite(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint32_t Timeout, uint32_t Tickstart)
{
 80026d4:	b580      	push	{r7, lr}
 80026d6:	b088      	sub	sp, #32
 80026d8:	af02      	add	r7, sp, #8
 80026da:	60f8      	str	r0, [r7, #12]
 80026dc:	607a      	str	r2, [r7, #4]
 80026de:	603b      	str	r3, [r7, #0]
 80026e0:	460b      	mov	r3, r1
 80026e2:	817b      	strh	r3, [r7, #10]
  /* Declaration of temporary variable to prevent undefined behavior of volatile usage */
  uint32_t CurrentXferOptions = hi2c->XferOptions;
 80026e4:	68fb      	ldr	r3, [r7, #12]
 80026e6:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80026e8:	617b      	str	r3, [r7, #20]

  /* Generate Start condition if first transfer */
  if ((CurrentXferOptions == I2C_FIRST_AND_LAST_FRAME) || (CurrentXferOptions == I2C_FIRST_FRAME) || (CurrentXferOptions == I2C_NO_OPTION_FRAME))
 80026ea:	697b      	ldr	r3, [r7, #20]
 80026ec:	2b08      	cmp	r3, #8
 80026ee:	d006      	beq.n	80026fe <I2C_MasterRequestWrite+0x2a>
 80026f0:	697b      	ldr	r3, [r7, #20]
 80026f2:	2b01      	cmp	r3, #1
 80026f4:	d003      	beq.n	80026fe <I2C_MasterRequestWrite+0x2a>
 80026f6:	697b      	ldr	r3, [r7, #20]
 80026f8:	f513 3f80 	cmn.w	r3, #65536	; 0x10000
 80026fc:	d108      	bne.n	8002710 <I2C_MasterRequestWrite+0x3c>
  {
    /* Generate Start */
    SET_BIT(hi2c->Instance->CR1, I2C_CR1_START);
 80026fe:	68fb      	ldr	r3, [r7, #12]
 8002700:	681b      	ldr	r3, [r3, #0]
 8002702:	681a      	ldr	r2, [r3, #0]
 8002704:	68fb      	ldr	r3, [r7, #12]
 8002706:	681b      	ldr	r3, [r3, #0]
 8002708:	f442 7280 	orr.w	r2, r2, #256	; 0x100
 800270c:	601a      	str	r2, [r3, #0]
 800270e:	e00b      	b.n	8002728 <I2C_MasterRequestWrite+0x54>
  }
  else if (hi2c->PreviousState == I2C_STATE_MASTER_BUSY_RX)
 8002710:	68fb      	ldr	r3, [r7, #12]
 8002712:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8002714:	2b12      	cmp	r3, #18
 8002716:	d107      	bne.n	8002728 <I2C_MasterRequestWrite+0x54>
  {
    /* Generate ReStart */
    SET_BIT(hi2c->Instance->CR1, I2C_CR1_START);
 8002718:	68fb      	ldr	r3, [r7, #12]
 800271a:	681b      	ldr	r3, [r3, #0]
 800271c:	681a      	ldr	r2, [r3, #0]
 800271e:	68fb      	ldr	r3, [r7, #12]
 8002720:	681b      	ldr	r3, [r3, #0]
 8002722:	f442 7280 	orr.w	r2, r2, #256	; 0x100
 8002726:	601a      	str	r2, [r3, #0]
  {
    /* Do nothing */
  }

  /* Wait until SB flag is set */
  if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_SB, RESET, Timeout, Tickstart) != HAL_OK)
 8002728:	683b      	ldr	r3, [r7, #0]
 800272a:	9300      	str	r3, [sp, #0]
 800272c:	687b      	ldr	r3, [r7, #4]
 800272e:	2200      	movs	r2, #0
 8002730:	f04f 1101 	mov.w	r1, #65537	; 0x10001
 8002734:	68f8      	ldr	r0, [r7, #12]
 8002736:	f000 f84f 	bl	80027d8 <I2C_WaitOnFlagUntilTimeout>
 800273a:	4603      	mov	r3, r0
 800273c:	2b00      	cmp	r3, #0
 800273e:	d00d      	beq.n	800275c <I2C_MasterRequestWrite+0x88>
  {
    if (READ_BIT(hi2c->Instance->CR1, I2C_CR1_START) == I2C_CR1_START)
 8002740:	68fb      	ldr	r3, [r7, #12]
 8002742:	681b      	ldr	r3, [r3, #0]
 8002744:	681b      	ldr	r3, [r3, #0]
 8002746:	f403 7380 	and.w	r3, r3, #256	; 0x100
 800274a:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 800274e:	d103      	bne.n	8002758 <I2C_MasterRequestWrite+0x84>
    {
      hi2c->ErrorCode = HAL_I2C_WRONG_START;
 8002750:	68fb      	ldr	r3, [r7, #12]
 8002752:	f44f 7200 	mov.w	r2, #512	; 0x200
 8002756:	641a      	str	r2, [r3, #64]	; 0x40
    }
    return HAL_TIMEOUT;
 8002758:	2303      	movs	r3, #3
 800275a:	e035      	b.n	80027c8 <I2C_MasterRequestWrite+0xf4>
  }

  if (hi2c->Init.AddressingMode == I2C_ADDRESSINGMODE_7BIT)
 800275c:	68fb      	ldr	r3, [r7, #12]
 800275e:	691b      	ldr	r3, [r3, #16]
 8002760:	f5b3 4f80 	cmp.w	r3, #16384	; 0x4000
 8002764:	d108      	bne.n	8002778 <I2C_MasterRequestWrite+0xa4>
  {
    /* Send slave address */
    hi2c->Instance->DR = I2C_7BIT_ADD_WRITE(DevAddress);
 8002766:	897b      	ldrh	r3, [r7, #10]
 8002768:	b2db      	uxtb	r3, r3
 800276a:	461a      	mov	r2, r3
 800276c:	68fb      	ldr	r3, [r7, #12]
 800276e:	681b      	ldr	r3, [r3, #0]
 8002770:	f002 02fe 	and.w	r2, r2, #254	; 0xfe
 8002774:	611a      	str	r2, [r3, #16]
 8002776:	e01b      	b.n	80027b0 <I2C_MasterRequestWrite+0xdc>
  }
  else
  {
    /* Send header of slave address */
    hi2c->Instance->DR = I2C_10BIT_HEADER_WRITE(DevAddress);
 8002778:	897b      	ldrh	r3, [r7, #10]
 800277a:	11db      	asrs	r3, r3, #7
 800277c:	b2db      	uxtb	r3, r3
 800277e:	f003 0306 	and.w	r3, r3, #6
 8002782:	b2db      	uxtb	r3, r3
 8002784:	f063 030f 	orn	r3, r3, #15
 8002788:	b2da      	uxtb	r2, r3
 800278a:	68fb      	ldr	r3, [r7, #12]
 800278c:	681b      	ldr	r3, [r3, #0]
 800278e:	611a      	str	r2, [r3, #16]

    /* Wait until ADD10 flag is set */
    if (I2C_WaitOnMasterAddressFlagUntilTimeout(hi2c, I2C_FLAG_ADD10, Timeout, Tickstart) != HAL_OK)
 8002790:	683b      	ldr	r3, [r7, #0]
 8002792:	687a      	ldr	r2, [r7, #4]
 8002794:	490e      	ldr	r1, [pc, #56]	; (80027d0 <I2C_MasterRequestWrite+0xfc>)
 8002796:	68f8      	ldr	r0, [r7, #12]
 8002798:	f000 f875 	bl	8002886 <I2C_WaitOnMasterAddressFlagUntilTimeout>
 800279c:	4603      	mov	r3, r0
 800279e:	2b00      	cmp	r3, #0
 80027a0:	d001      	beq.n	80027a6 <I2C_MasterRequestWrite+0xd2>
    {
      return HAL_ERROR;
 80027a2:	2301      	movs	r3, #1
 80027a4:	e010      	b.n	80027c8 <I2C_MasterRequestWrite+0xf4>
    }

    /* Send slave address */
    hi2c->Instance->DR = I2C_10BIT_ADDRESS(DevAddress);
 80027a6:	897b      	ldrh	r3, [r7, #10]
 80027a8:	b2da      	uxtb	r2, r3
 80027aa:	68fb      	ldr	r3, [r7, #12]
 80027ac:	681b      	ldr	r3, [r3, #0]
 80027ae:	611a      	str	r2, [r3, #16]
  }

  /* Wait until ADDR flag is set */
  if (I2C_WaitOnMasterAddressFlagUntilTimeout(hi2c, I2C_FLAG_ADDR, Timeout, Tickstart) != HAL_OK)
 80027b0:	683b      	ldr	r3, [r7, #0]
 80027b2:	687a      	ldr	r2, [r7, #4]
 80027b4:	4907      	ldr	r1, [pc, #28]	; (80027d4 <I2C_MasterRequestWrite+0x100>)
 80027b6:	68f8      	ldr	r0, [r7, #12]
 80027b8:	f000 f865 	bl	8002886 <I2C_WaitOnMasterAddressFlagUntilTimeout>
 80027bc:	4603      	mov	r3, r0
 80027be:	2b00      	cmp	r3, #0
 80027c0:	d001      	beq.n	80027c6 <I2C_MasterRequestWrite+0xf2>
  {
    return HAL_ERROR;
 80027c2:	2301      	movs	r3, #1
 80027c4:	e000      	b.n	80027c8 <I2C_MasterRequestWrite+0xf4>
  }

  return HAL_OK;
 80027c6:	2300      	movs	r3, #0
}
 80027c8:	4618      	mov	r0, r3
 80027ca:	3718      	adds	r7, #24
 80027cc:	46bd      	mov	sp, r7
 80027ce:	bd80      	pop	{r7, pc}
 80027d0:	00010008 	.word	0x00010008
 80027d4:	00010002 	.word	0x00010002

080027d8 <I2C_WaitOnFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Flag, FlagStatus Status, uint32_t Timeout, uint32_t Tickstart)
{
 80027d8:	b580      	push	{r7, lr}
 80027da:	b084      	sub	sp, #16
 80027dc:	af00      	add	r7, sp, #0
 80027de:	60f8      	str	r0, [r7, #12]
 80027e0:	60b9      	str	r1, [r7, #8]
 80027e2:	603b      	str	r3, [r7, #0]
 80027e4:	4613      	mov	r3, r2
 80027e6:	71fb      	strb	r3, [r7, #7]
  /* Wait until flag is set */
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == Status)
 80027e8:	e025      	b.n	8002836 <I2C_WaitOnFlagUntilTimeout+0x5e>
  {
    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 80027ea:	683b      	ldr	r3, [r7, #0]
 80027ec:	f1b3 3fff 	cmp.w	r3, #4294967295
 80027f0:	d021      	beq.n	8002836 <I2C_WaitOnFlagUntilTimeout+0x5e>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 80027f2:	f7fe fd2b 	bl	800124c <HAL_GetTick>
 80027f6:	4602      	mov	r2, r0
 80027f8:	69bb      	ldr	r3, [r7, #24]
 80027fa:	1ad3      	subs	r3, r2, r3
 80027fc:	683a      	ldr	r2, [r7, #0]
 80027fe:	429a      	cmp	r2, r3
 8002800:	d302      	bcc.n	8002808 <I2C_WaitOnFlagUntilTimeout+0x30>
 8002802:	683b      	ldr	r3, [r7, #0]
 8002804:	2b00      	cmp	r3, #0
 8002806:	d116      	bne.n	8002836 <I2C_WaitOnFlagUntilTimeout+0x5e>
      {
        hi2c->PreviousState     = I2C_STATE_NONE;
 8002808:	68fb      	ldr	r3, [r7, #12]
 800280a:	2200      	movs	r2, #0
 800280c:	631a      	str	r2, [r3, #48]	; 0x30
        hi2c->State             = HAL_I2C_STATE_READY;
 800280e:	68fb      	ldr	r3, [r7, #12]
 8002810:	2220      	movs	r2, #32
 8002812:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
        hi2c->Mode              = HAL_I2C_MODE_NONE;
 8002816:	68fb      	ldr	r3, [r7, #12]
 8002818:	2200      	movs	r2, #0
 800281a:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
        hi2c->ErrorCode         |= HAL_I2C_ERROR_TIMEOUT;
 800281e:	68fb      	ldr	r3, [r7, #12]
 8002820:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002822:	f043 0220 	orr.w	r2, r3, #32
 8002826:	68fb      	ldr	r3, [r7, #12]
 8002828:	641a      	str	r2, [r3, #64]	; 0x40

        /* Process Unlocked */
        __HAL_UNLOCK(hi2c);
 800282a:	68fb      	ldr	r3, [r7, #12]
 800282c:	2200      	movs	r2, #0
 800282e:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

        return HAL_ERROR;
 8002832:	2301      	movs	r3, #1
 8002834:	e023      	b.n	800287e <I2C_WaitOnFlagUntilTimeout+0xa6>
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == Status)
 8002836:	68bb      	ldr	r3, [r7, #8]
 8002838:	0c1b      	lsrs	r3, r3, #16
 800283a:	b2db      	uxtb	r3, r3
 800283c:	2b01      	cmp	r3, #1
 800283e:	d10d      	bne.n	800285c <I2C_WaitOnFlagUntilTimeout+0x84>
 8002840:	68fb      	ldr	r3, [r7, #12]
 8002842:	681b      	ldr	r3, [r3, #0]
 8002844:	695b      	ldr	r3, [r3, #20]
 8002846:	43da      	mvns	r2, r3
 8002848:	68bb      	ldr	r3, [r7, #8]
 800284a:	4013      	ands	r3, r2
 800284c:	b29b      	uxth	r3, r3
 800284e:	2b00      	cmp	r3, #0
 8002850:	bf0c      	ite	eq
 8002852:	2301      	moveq	r3, #1
 8002854:	2300      	movne	r3, #0
 8002856:	b2db      	uxtb	r3, r3
 8002858:	461a      	mov	r2, r3
 800285a:	e00c      	b.n	8002876 <I2C_WaitOnFlagUntilTimeout+0x9e>
 800285c:	68fb      	ldr	r3, [r7, #12]
 800285e:	681b      	ldr	r3, [r3, #0]
 8002860:	699b      	ldr	r3, [r3, #24]
 8002862:	43da      	mvns	r2, r3
 8002864:	68bb      	ldr	r3, [r7, #8]
 8002866:	4013      	ands	r3, r2
 8002868:	b29b      	uxth	r3, r3
 800286a:	2b00      	cmp	r3, #0
 800286c:	bf0c      	ite	eq
 800286e:	2301      	moveq	r3, #1
 8002870:	2300      	movne	r3, #0
 8002872:	b2db      	uxtb	r3, r3
 8002874:	461a      	mov	r2, r3
 8002876:	79fb      	ldrb	r3, [r7, #7]
 8002878:	429a      	cmp	r2, r3
 800287a:	d0b6      	beq.n	80027ea <I2C_WaitOnFlagUntilTimeout+0x12>
      }
    }
  }
  return HAL_OK;
 800287c:	2300      	movs	r3, #0
}
 800287e:	4618      	mov	r0, r3
 8002880:	3710      	adds	r7, #16
 8002882:	46bd      	mov	sp, r7
 8002884:	bd80      	pop	{r7, pc}

08002886 <I2C_WaitOnMasterAddressFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnMasterAddressFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Flag, uint32_t Timeout, uint32_t Tickstart)
{
 8002886:	b580      	push	{r7, lr}
 8002888:	b084      	sub	sp, #16
 800288a:	af00      	add	r7, sp, #0
 800288c:	60f8      	str	r0, [r7, #12]
 800288e:	60b9      	str	r1, [r7, #8]
 8002890:	607a      	str	r2, [r7, #4]
 8002892:	603b      	str	r3, [r7, #0]
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == RESET)
 8002894:	e051      	b.n	800293a <I2C_WaitOnMasterAddressFlagUntilTimeout+0xb4>
  {
    if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_AF) == SET)
 8002896:	68fb      	ldr	r3, [r7, #12]
 8002898:	681b      	ldr	r3, [r3, #0]
 800289a:	695b      	ldr	r3, [r3, #20]
 800289c:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 80028a0:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 80028a4:	d123      	bne.n	80028ee <I2C_WaitOnMasterAddressFlagUntilTimeout+0x68>
    {
      /* Generate Stop */
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 80028a6:	68fb      	ldr	r3, [r7, #12]
 80028a8:	681b      	ldr	r3, [r3, #0]
 80028aa:	681a      	ldr	r2, [r3, #0]
 80028ac:	68fb      	ldr	r3, [r7, #12]
 80028ae:	681b      	ldr	r3, [r3, #0]
 80028b0:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 80028b4:	601a      	str	r2, [r3, #0]

      /* Clear AF Flag */
      __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 80028b6:	68fb      	ldr	r3, [r7, #12]
 80028b8:	681b      	ldr	r3, [r3, #0]
 80028ba:	f46f 6280 	mvn.w	r2, #1024	; 0x400
 80028be:	615a      	str	r2, [r3, #20]

      hi2c->PreviousState       = I2C_STATE_NONE;
 80028c0:	68fb      	ldr	r3, [r7, #12]
 80028c2:	2200      	movs	r2, #0
 80028c4:	631a      	str	r2, [r3, #48]	; 0x30
      hi2c->State               = HAL_I2C_STATE_READY;
 80028c6:	68fb      	ldr	r3, [r7, #12]
 80028c8:	2220      	movs	r2, #32
 80028ca:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
      hi2c->Mode                = HAL_I2C_MODE_NONE;
 80028ce:	68fb      	ldr	r3, [r7, #12]
 80028d0:	2200      	movs	r2, #0
 80028d2:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
      hi2c->ErrorCode           |= HAL_I2C_ERROR_AF;
 80028d6:	68fb      	ldr	r3, [r7, #12]
 80028d8:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80028da:	f043 0204 	orr.w	r2, r3, #4
 80028de:	68fb      	ldr	r3, [r7, #12]
 80028e0:	641a      	str	r2, [r3, #64]	; 0x40

      /* Process Unlocked */
      __HAL_UNLOCK(hi2c);
 80028e2:	68fb      	ldr	r3, [r7, #12]
 80028e4:	2200      	movs	r2, #0
 80028e6:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

      return HAL_ERROR;
 80028ea:	2301      	movs	r3, #1
 80028ec:	e046      	b.n	800297c <I2C_WaitOnMasterAddressFlagUntilTimeout+0xf6>
    }

    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 80028ee:	687b      	ldr	r3, [r7, #4]
 80028f0:	f1b3 3fff 	cmp.w	r3, #4294967295
 80028f4:	d021      	beq.n	800293a <I2C_WaitOnMasterAddressFlagUntilTimeout+0xb4>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 80028f6:	f7fe fca9 	bl	800124c <HAL_GetTick>
 80028fa:	4602      	mov	r2, r0
 80028fc:	683b      	ldr	r3, [r7, #0]
 80028fe:	1ad3      	subs	r3, r2, r3
 8002900:	687a      	ldr	r2, [r7, #4]
 8002902:	429a      	cmp	r2, r3
 8002904:	d302      	bcc.n	800290c <I2C_WaitOnMasterAddressFlagUntilTimeout+0x86>
 8002906:	687b      	ldr	r3, [r7, #4]
 8002908:	2b00      	cmp	r3, #0
 800290a:	d116      	bne.n	800293a <I2C_WaitOnMasterAddressFlagUntilTimeout+0xb4>
      {
        hi2c->PreviousState       = I2C_STATE_NONE;
 800290c:	68fb      	ldr	r3, [r7, #12]
 800290e:	2200      	movs	r2, #0
 8002910:	631a      	str	r2, [r3, #48]	; 0x30
        hi2c->State               = HAL_I2C_STATE_READY;
 8002912:	68fb      	ldr	r3, [r7, #12]
 8002914:	2220      	movs	r2, #32
 8002916:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
        hi2c->Mode                = HAL_I2C_MODE_NONE;
 800291a:	68fb      	ldr	r3, [r7, #12]
 800291c:	2200      	movs	r2, #0
 800291e:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
        hi2c->ErrorCode           |= HAL_I2C_ERROR_TIMEOUT;
 8002922:	68fb      	ldr	r3, [r7, #12]
 8002924:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002926:	f043 0220 	orr.w	r2, r3, #32
 800292a:	68fb      	ldr	r3, [r7, #12]
 800292c:	641a      	str	r2, [r3, #64]	; 0x40

        /* Process Unlocked */
        __HAL_UNLOCK(hi2c);
 800292e:	68fb      	ldr	r3, [r7, #12]
 8002930:	2200      	movs	r2, #0
 8002932:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

        return HAL_ERROR;
 8002936:	2301      	movs	r3, #1
 8002938:	e020      	b.n	800297c <I2C_WaitOnMasterAddressFlagUntilTimeout+0xf6>
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == RESET)
 800293a:	68bb      	ldr	r3, [r7, #8]
 800293c:	0c1b      	lsrs	r3, r3, #16
 800293e:	b2db      	uxtb	r3, r3
 8002940:	2b01      	cmp	r3, #1
 8002942:	d10c      	bne.n	800295e <I2C_WaitOnMasterAddressFlagUntilTimeout+0xd8>
 8002944:	68fb      	ldr	r3, [r7, #12]
 8002946:	681b      	ldr	r3, [r3, #0]
 8002948:	695b      	ldr	r3, [r3, #20]
 800294a:	43da      	mvns	r2, r3
 800294c:	68bb      	ldr	r3, [r7, #8]
 800294e:	4013      	ands	r3, r2
 8002950:	b29b      	uxth	r3, r3
 8002952:	2b00      	cmp	r3, #0
 8002954:	bf14      	ite	ne
 8002956:	2301      	movne	r3, #1
 8002958:	2300      	moveq	r3, #0
 800295a:	b2db      	uxtb	r3, r3
 800295c:	e00b      	b.n	8002976 <I2C_WaitOnMasterAddressFlagUntilTimeout+0xf0>
 800295e:	68fb      	ldr	r3, [r7, #12]
 8002960:	681b      	ldr	r3, [r3, #0]
 8002962:	699b      	ldr	r3, [r3, #24]
 8002964:	43da      	mvns	r2, r3
 8002966:	68bb      	ldr	r3, [r7, #8]
 8002968:	4013      	ands	r3, r2
 800296a:	b29b      	uxth	r3, r3
 800296c:	2b00      	cmp	r3, #0
 800296e:	bf14      	ite	ne
 8002970:	2301      	movne	r3, #1
 8002972:	2300      	moveq	r3, #0
 8002974:	b2db      	uxtb	r3, r3
 8002976:	2b00      	cmp	r3, #0
 8002978:	d18d      	bne.n	8002896 <I2C_WaitOnMasterAddressFlagUntilTimeout+0x10>
      }
    }
  }
  return HAL_OK;
 800297a:	2300      	movs	r3, #0
}
 800297c:	4618      	mov	r0, r3
 800297e:	3710      	adds	r7, #16
 8002980:	46bd      	mov	sp, r7
 8002982:	bd80      	pop	{r7, pc}

08002984 <I2C_WaitOnTXEFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnTXEFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Timeout, uint32_t Tickstart)
{
 8002984:	b580      	push	{r7, lr}
 8002986:	b084      	sub	sp, #16
 8002988:	af00      	add	r7, sp, #0
 800298a:	60f8      	str	r0, [r7, #12]
 800298c:	60b9      	str	r1, [r7, #8]
 800298e:	607a      	str	r2, [r7, #4]
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXE) == RESET)
 8002990:	e02d      	b.n	80029ee <I2C_WaitOnTXEFlagUntilTimeout+0x6a>
  {
    /* Check if a NACK is detected */
    if (I2C_IsAcknowledgeFailed(hi2c) != HAL_OK)
 8002992:	68f8      	ldr	r0, [r7, #12]
 8002994:	f000 f878 	bl	8002a88 <I2C_IsAcknowledgeFailed>
 8002998:	4603      	mov	r3, r0
 800299a:	2b00      	cmp	r3, #0
 800299c:	d001      	beq.n	80029a2 <I2C_WaitOnTXEFlagUntilTimeout+0x1e>
    {
      return HAL_ERROR;
 800299e:	2301      	movs	r3, #1
 80029a0:	e02d      	b.n	80029fe <I2C_WaitOnTXEFlagUntilTimeout+0x7a>
    }

    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 80029a2:	68bb      	ldr	r3, [r7, #8]
 80029a4:	f1b3 3fff 	cmp.w	r3, #4294967295
 80029a8:	d021      	beq.n	80029ee <I2C_WaitOnTXEFlagUntilTimeout+0x6a>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 80029aa:	f7fe fc4f 	bl	800124c <HAL_GetTick>
 80029ae:	4602      	mov	r2, r0
 80029b0:	687b      	ldr	r3, [r7, #4]
 80029b2:	1ad3      	subs	r3, r2, r3
 80029b4:	68ba      	ldr	r2, [r7, #8]
 80029b6:	429a      	cmp	r2, r3
 80029b8:	d302      	bcc.n	80029c0 <I2C_WaitOnTXEFlagUntilTimeout+0x3c>
 80029ba:	68bb      	ldr	r3, [r7, #8]
 80029bc:	2b00      	cmp	r3, #0
 80029be:	d116      	bne.n	80029ee <I2C_WaitOnTXEFlagUntilTimeout+0x6a>
      {
        hi2c->PreviousState       = I2C_STATE_NONE;
 80029c0:	68fb      	ldr	r3, [r7, #12]
 80029c2:	2200      	movs	r2, #0
 80029c4:	631a      	str	r2, [r3, #48]	; 0x30
        hi2c->State               = HAL_I2C_STATE_READY;
 80029c6:	68fb      	ldr	r3, [r7, #12]
 80029c8:	2220      	movs	r2, #32
 80029ca:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
        hi2c->Mode                = HAL_I2C_MODE_NONE;
 80029ce:	68fb      	ldr	r3, [r7, #12]
 80029d0:	2200      	movs	r2, #0
 80029d2:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
        hi2c->ErrorCode           |= HAL_I2C_ERROR_TIMEOUT;
 80029d6:	68fb      	ldr	r3, [r7, #12]
 80029d8:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80029da:	f043 0220 	orr.w	r2, r3, #32
 80029de:	68fb      	ldr	r3, [r7, #12]
 80029e0:	641a      	str	r2, [r3, #64]	; 0x40

        /* Process Unlocked */
        __HAL_UNLOCK(hi2c);
 80029e2:	68fb      	ldr	r3, [r7, #12]
 80029e4:	2200      	movs	r2, #0
 80029e6:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

        return HAL_ERROR;
 80029ea:	2301      	movs	r3, #1
 80029ec:	e007      	b.n	80029fe <I2C_WaitOnTXEFlagUntilTimeout+0x7a>
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXE) == RESET)
 80029ee:	68fb      	ldr	r3, [r7, #12]
 80029f0:	681b      	ldr	r3, [r3, #0]
 80029f2:	695b      	ldr	r3, [r3, #20]
 80029f4:	f003 0380 	and.w	r3, r3, #128	; 0x80
 80029f8:	2b80      	cmp	r3, #128	; 0x80
 80029fa:	d1ca      	bne.n	8002992 <I2C_WaitOnTXEFlagUntilTimeout+0xe>
      }
    }
  }
  return HAL_OK;
 80029fc:	2300      	movs	r3, #0
}
 80029fe:	4618      	mov	r0, r3
 8002a00:	3710      	adds	r7, #16
 8002a02:	46bd      	mov	sp, r7
 8002a04:	bd80      	pop	{r7, pc}

08002a06 <I2C_WaitOnBTFFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnBTFFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Timeout, uint32_t Tickstart)
{
 8002a06:	b580      	push	{r7, lr}
 8002a08:	b084      	sub	sp, #16
 8002a0a:	af00      	add	r7, sp, #0
 8002a0c:	60f8      	str	r0, [r7, #12]
 8002a0e:	60b9      	str	r1, [r7, #8]
 8002a10:	607a      	str	r2, [r7, #4]
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BTF) == RESET)
 8002a12:	e02d      	b.n	8002a70 <I2C_WaitOnBTFFlagUntilTimeout+0x6a>
  {
    /* Check if a NACK is detected */
    if (I2C_IsAcknowledgeFailed(hi2c) != HAL_OK)
 8002a14:	68f8      	ldr	r0, [r7, #12]
 8002a16:	f000 f837 	bl	8002a88 <I2C_IsAcknowledgeFailed>
 8002a1a:	4603      	mov	r3, r0
 8002a1c:	2b00      	cmp	r3, #0
 8002a1e:	d001      	beq.n	8002a24 <I2C_WaitOnBTFFlagUntilTimeout+0x1e>
    {
      return HAL_ERROR;
 8002a20:	2301      	movs	r3, #1
 8002a22:	e02d      	b.n	8002a80 <I2C_WaitOnBTFFlagUntilTimeout+0x7a>
    }

    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 8002a24:	68bb      	ldr	r3, [r7, #8]
 8002a26:	f1b3 3fff 	cmp.w	r3, #4294967295
 8002a2a:	d021      	beq.n	8002a70 <I2C_WaitOnBTFFlagUntilTimeout+0x6a>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8002a2c:	f7fe fc0e 	bl	800124c <HAL_GetTick>
 8002a30:	4602      	mov	r2, r0
 8002a32:	687b      	ldr	r3, [r7, #4]
 8002a34:	1ad3      	subs	r3, r2, r3
 8002a36:	68ba      	ldr	r2, [r7, #8]
 8002a38:	429a      	cmp	r2, r3
 8002a3a:	d302      	bcc.n	8002a42 <I2C_WaitOnBTFFlagUntilTimeout+0x3c>
 8002a3c:	68bb      	ldr	r3, [r7, #8]
 8002a3e:	2b00      	cmp	r3, #0
 8002a40:	d116      	bne.n	8002a70 <I2C_WaitOnBTFFlagUntilTimeout+0x6a>
      {
        hi2c->PreviousState       = I2C_STATE_NONE;
 8002a42:	68fb      	ldr	r3, [r7, #12]
 8002a44:	2200      	movs	r2, #0
 8002a46:	631a      	str	r2, [r3, #48]	; 0x30
        hi2c->State               = HAL_I2C_STATE_READY;
 8002a48:	68fb      	ldr	r3, [r7, #12]
 8002a4a:	2220      	movs	r2, #32
 8002a4c:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
        hi2c->Mode                = HAL_I2C_MODE_NONE;
 8002a50:	68fb      	ldr	r3, [r7, #12]
 8002a52:	2200      	movs	r2, #0
 8002a54:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
        hi2c->ErrorCode           |= HAL_I2C_ERROR_TIMEOUT;
 8002a58:	68fb      	ldr	r3, [r7, #12]
 8002a5a:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002a5c:	f043 0220 	orr.w	r2, r3, #32
 8002a60:	68fb      	ldr	r3, [r7, #12]
 8002a62:	641a      	str	r2, [r3, #64]	; 0x40

        /* Process Unlocked */
        __HAL_UNLOCK(hi2c);
 8002a64:	68fb      	ldr	r3, [r7, #12]
 8002a66:	2200      	movs	r2, #0
 8002a68:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

        return HAL_ERROR;
 8002a6c:	2301      	movs	r3, #1
 8002a6e:	e007      	b.n	8002a80 <I2C_WaitOnBTFFlagUntilTimeout+0x7a>
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BTF) == RESET)
 8002a70:	68fb      	ldr	r3, [r7, #12]
 8002a72:	681b      	ldr	r3, [r3, #0]
 8002a74:	695b      	ldr	r3, [r3, #20]
 8002a76:	f003 0304 	and.w	r3, r3, #4
 8002a7a:	2b04      	cmp	r3, #4
 8002a7c:	d1ca      	bne.n	8002a14 <I2C_WaitOnBTFFlagUntilTimeout+0xe>
      }
    }
  }
  return HAL_OK;
 8002a7e:	2300      	movs	r3, #0
}
 8002a80:	4618      	mov	r0, r3
 8002a82:	3710      	adds	r7, #16
 8002a84:	46bd      	mov	sp, r7
 8002a86:	bd80      	pop	{r7, pc}

08002a88 <I2C_IsAcknowledgeFailed>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_IsAcknowledgeFailed(I2C_HandleTypeDef *hi2c)
{
 8002a88:	b480      	push	{r7}
 8002a8a:	b083      	sub	sp, #12
 8002a8c:	af00      	add	r7, sp, #0
 8002a8e:	6078      	str	r0, [r7, #4]
  if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_AF) == SET)
 8002a90:	687b      	ldr	r3, [r7, #4]
 8002a92:	681b      	ldr	r3, [r3, #0]
 8002a94:	695b      	ldr	r3, [r3, #20]
 8002a96:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8002a9a:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 8002a9e:	d11b      	bne.n	8002ad8 <I2C_IsAcknowledgeFailed+0x50>
  {
    /* Clear NACKF Flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 8002aa0:	687b      	ldr	r3, [r7, #4]
 8002aa2:	681b      	ldr	r3, [r3, #0]
 8002aa4:	f46f 6280 	mvn.w	r2, #1024	; 0x400
 8002aa8:	615a      	str	r2, [r3, #20]

    hi2c->PreviousState       = I2C_STATE_NONE;
 8002aaa:	687b      	ldr	r3, [r7, #4]
 8002aac:	2200      	movs	r2, #0
 8002aae:	631a      	str	r2, [r3, #48]	; 0x30
    hi2c->State               = HAL_I2C_STATE_READY;
 8002ab0:	687b      	ldr	r3, [r7, #4]
 8002ab2:	2220      	movs	r2, #32
 8002ab4:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
    hi2c->Mode                = HAL_I2C_MODE_NONE;
 8002ab8:	687b      	ldr	r3, [r7, #4]
 8002aba:	2200      	movs	r2, #0
 8002abc:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
    hi2c->ErrorCode           |= HAL_I2C_ERROR_AF;
 8002ac0:	687b      	ldr	r3, [r7, #4]
 8002ac2:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002ac4:	f043 0204 	orr.w	r2, r3, #4
 8002ac8:	687b      	ldr	r3, [r7, #4]
 8002aca:	641a      	str	r2, [r3, #64]	; 0x40

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 8002acc:	687b      	ldr	r3, [r7, #4]
 8002ace:	2200      	movs	r2, #0
 8002ad0:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    return HAL_ERROR;
 8002ad4:	2301      	movs	r3, #1
 8002ad6:	e000      	b.n	8002ada <I2C_IsAcknowledgeFailed+0x52>
  }
  return HAL_OK;
 8002ad8:	2300      	movs	r3, #0
}
 8002ada:	4618      	mov	r0, r3
 8002adc:	370c      	adds	r7, #12
 8002ade:	46bd      	mov	sp, r7
 8002ae0:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002ae4:	4770      	bx	lr
	...

08002ae8 <HAL_RCC_OscConfig>:
  *         supported by this API. User should request a transition to HSE Off
  *         first and then HSE On or HSE Bypass.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 8002ae8:	b580      	push	{r7, lr}
 8002aea:	b086      	sub	sp, #24
 8002aec:	af00      	add	r7, sp, #0
 8002aee:	6078      	str	r0, [r7, #4]
  uint32_t tickstart, pll_config;

  /* Check Null pointer */
  if(RCC_OscInitStruct == NULL)
 8002af0:	687b      	ldr	r3, [r7, #4]
 8002af2:	2b00      	cmp	r3, #0
 8002af4:	d101      	bne.n	8002afa <HAL_RCC_OscConfig+0x12>
  {
    return HAL_ERROR;
 8002af6:	2301      	movs	r3, #1
 8002af8:	e25b      	b.n	8002fb2 <HAL_RCC_OscConfig+0x4ca>
  }

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));
  /*------------------------------- HSE Configuration ------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 8002afa:	687b      	ldr	r3, [r7, #4]
 8002afc:	681b      	ldr	r3, [r3, #0]
 8002afe:	f003 0301 	and.w	r3, r3, #1
 8002b02:	2b00      	cmp	r3, #0
 8002b04:	d075      	beq.n	8002bf2 <HAL_RCC_OscConfig+0x10a>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));
    /* When the HSE is used as system clock or clock source for PLL in these cases HSE will not disabled */
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSE) ||\
 8002b06:	4ba3      	ldr	r3, [pc, #652]	; (8002d94 <HAL_RCC_OscConfig+0x2ac>)
 8002b08:	689b      	ldr	r3, [r3, #8]
 8002b0a:	f003 030c 	and.w	r3, r3, #12
 8002b0e:	2b04      	cmp	r3, #4
 8002b10:	d00c      	beq.n	8002b2c <HAL_RCC_OscConfig+0x44>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)))
 8002b12:	4ba0      	ldr	r3, [pc, #640]	; (8002d94 <HAL_RCC_OscConfig+0x2ac>)
 8002b14:	689b      	ldr	r3, [r3, #8]
 8002b16:	f003 030c 	and.w	r3, r3, #12
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSE) ||\
 8002b1a:	2b08      	cmp	r3, #8
 8002b1c:	d112      	bne.n	8002b44 <HAL_RCC_OscConfig+0x5c>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)))
 8002b1e:	4b9d      	ldr	r3, [pc, #628]	; (8002d94 <HAL_RCC_OscConfig+0x2ac>)
 8002b20:	685b      	ldr	r3, [r3, #4]
 8002b22:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 8002b26:	f5b3 0f80 	cmp.w	r3, #4194304	; 0x400000
 8002b2a:	d10b      	bne.n	8002b44 <HAL_RCC_OscConfig+0x5c>
    {
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8002b2c:	4b99      	ldr	r3, [pc, #612]	; (8002d94 <HAL_RCC_OscConfig+0x2ac>)
 8002b2e:	681b      	ldr	r3, [r3, #0]
 8002b30:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8002b34:	2b00      	cmp	r3, #0
 8002b36:	d05b      	beq.n	8002bf0 <HAL_RCC_OscConfig+0x108>
 8002b38:	687b      	ldr	r3, [r7, #4]
 8002b3a:	685b      	ldr	r3, [r3, #4]
 8002b3c:	2b00      	cmp	r3, #0
 8002b3e:	d157      	bne.n	8002bf0 <HAL_RCC_OscConfig+0x108>
      {
        return HAL_ERROR;
 8002b40:	2301      	movs	r3, #1
 8002b42:	e236      	b.n	8002fb2 <HAL_RCC_OscConfig+0x4ca>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 8002b44:	687b      	ldr	r3, [r7, #4]
 8002b46:	685b      	ldr	r3, [r3, #4]
 8002b48:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8002b4c:	d106      	bne.n	8002b5c <HAL_RCC_OscConfig+0x74>
 8002b4e:	4b91      	ldr	r3, [pc, #580]	; (8002d94 <HAL_RCC_OscConfig+0x2ac>)
 8002b50:	681b      	ldr	r3, [r3, #0]
 8002b52:	4a90      	ldr	r2, [pc, #576]	; (8002d94 <HAL_RCC_OscConfig+0x2ac>)
 8002b54:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8002b58:	6013      	str	r3, [r2, #0]
 8002b5a:	e01d      	b.n	8002b98 <HAL_RCC_OscConfig+0xb0>
 8002b5c:	687b      	ldr	r3, [r7, #4]
 8002b5e:	685b      	ldr	r3, [r3, #4]
 8002b60:	f5b3 2fa0 	cmp.w	r3, #327680	; 0x50000
 8002b64:	d10c      	bne.n	8002b80 <HAL_RCC_OscConfig+0x98>
 8002b66:	4b8b      	ldr	r3, [pc, #556]	; (8002d94 <HAL_RCC_OscConfig+0x2ac>)
 8002b68:	681b      	ldr	r3, [r3, #0]
 8002b6a:	4a8a      	ldr	r2, [pc, #552]	; (8002d94 <HAL_RCC_OscConfig+0x2ac>)
 8002b6c:	f443 2380 	orr.w	r3, r3, #262144	; 0x40000
 8002b70:	6013      	str	r3, [r2, #0]
 8002b72:	4b88      	ldr	r3, [pc, #544]	; (8002d94 <HAL_RCC_OscConfig+0x2ac>)
 8002b74:	681b      	ldr	r3, [r3, #0]
 8002b76:	4a87      	ldr	r2, [pc, #540]	; (8002d94 <HAL_RCC_OscConfig+0x2ac>)
 8002b78:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8002b7c:	6013      	str	r3, [r2, #0]
 8002b7e:	e00b      	b.n	8002b98 <HAL_RCC_OscConfig+0xb0>
 8002b80:	4b84      	ldr	r3, [pc, #528]	; (8002d94 <HAL_RCC_OscConfig+0x2ac>)
 8002b82:	681b      	ldr	r3, [r3, #0]
 8002b84:	4a83      	ldr	r2, [pc, #524]	; (8002d94 <HAL_RCC_OscConfig+0x2ac>)
 8002b86:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 8002b8a:	6013      	str	r3, [r2, #0]
 8002b8c:	4b81      	ldr	r3, [pc, #516]	; (8002d94 <HAL_RCC_OscConfig+0x2ac>)
 8002b8e:	681b      	ldr	r3, [r3, #0]
 8002b90:	4a80      	ldr	r2, [pc, #512]	; (8002d94 <HAL_RCC_OscConfig+0x2ac>)
 8002b92:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 8002b96:	6013      	str	r3, [r2, #0]

      /* Check the HSE State */
      if((RCC_OscInitStruct->HSEState) != RCC_HSE_OFF)
 8002b98:	687b      	ldr	r3, [r7, #4]
 8002b9a:	685b      	ldr	r3, [r3, #4]
 8002b9c:	2b00      	cmp	r3, #0
 8002b9e:	d013      	beq.n	8002bc8 <HAL_RCC_OscConfig+0xe0>
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8002ba0:	f7fe fb54 	bl	800124c <HAL_GetTick>
 8002ba4:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8002ba6:	e008      	b.n	8002bba <HAL_RCC_OscConfig+0xd2>
        {
          if((HAL_GetTick() - tickstart ) > HSE_TIMEOUT_VALUE)
 8002ba8:	f7fe fb50 	bl	800124c <HAL_GetTick>
 8002bac:	4602      	mov	r2, r0
 8002bae:	693b      	ldr	r3, [r7, #16]
 8002bb0:	1ad3      	subs	r3, r2, r3
 8002bb2:	2b64      	cmp	r3, #100	; 0x64
 8002bb4:	d901      	bls.n	8002bba <HAL_RCC_OscConfig+0xd2>
          {
            return HAL_TIMEOUT;
 8002bb6:	2303      	movs	r3, #3
 8002bb8:	e1fb      	b.n	8002fb2 <HAL_RCC_OscConfig+0x4ca>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8002bba:	4b76      	ldr	r3, [pc, #472]	; (8002d94 <HAL_RCC_OscConfig+0x2ac>)
 8002bbc:	681b      	ldr	r3, [r3, #0]
 8002bbe:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8002bc2:	2b00      	cmp	r3, #0
 8002bc4:	d0f0      	beq.n	8002ba8 <HAL_RCC_OscConfig+0xc0>
 8002bc6:	e014      	b.n	8002bf2 <HAL_RCC_OscConfig+0x10a>
        }
      }
      else
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8002bc8:	f7fe fb40 	bl	800124c <HAL_GetTick>
 8002bcc:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is bypassed or disabled */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 8002bce:	e008      	b.n	8002be2 <HAL_RCC_OscConfig+0xfa>
        {
          if((HAL_GetTick() - tickstart ) > HSE_TIMEOUT_VALUE)
 8002bd0:	f7fe fb3c 	bl	800124c <HAL_GetTick>
 8002bd4:	4602      	mov	r2, r0
 8002bd6:	693b      	ldr	r3, [r7, #16]
 8002bd8:	1ad3      	subs	r3, r2, r3
 8002bda:	2b64      	cmp	r3, #100	; 0x64
 8002bdc:	d901      	bls.n	8002be2 <HAL_RCC_OscConfig+0xfa>
          {
            return HAL_TIMEOUT;
 8002bde:	2303      	movs	r3, #3
 8002be0:	e1e7      	b.n	8002fb2 <HAL_RCC_OscConfig+0x4ca>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 8002be2:	4b6c      	ldr	r3, [pc, #432]	; (8002d94 <HAL_RCC_OscConfig+0x2ac>)
 8002be4:	681b      	ldr	r3, [r3, #0]
 8002be6:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8002bea:	2b00      	cmp	r3, #0
 8002bec:	d1f0      	bne.n	8002bd0 <HAL_RCC_OscConfig+0xe8>
 8002bee:	e000      	b.n	8002bf2 <HAL_RCC_OscConfig+0x10a>
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8002bf0:	bf00      	nop
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 8002bf2:	687b      	ldr	r3, [r7, #4]
 8002bf4:	681b      	ldr	r3, [r3, #0]
 8002bf6:	f003 0302 	and.w	r3, r3, #2
 8002bfa:	2b00      	cmp	r3, #0
 8002bfc:	d063      	beq.n	8002cc6 <HAL_RCC_OscConfig+0x1de>
    /* Check the parameters */
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));

    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSI) ||\
 8002bfe:	4b65      	ldr	r3, [pc, #404]	; (8002d94 <HAL_RCC_OscConfig+0x2ac>)
 8002c00:	689b      	ldr	r3, [r3, #8]
 8002c02:	f003 030c 	and.w	r3, r3, #12
 8002c06:	2b00      	cmp	r3, #0
 8002c08:	d00b      	beq.n	8002c22 <HAL_RCC_OscConfig+0x13a>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)))
 8002c0a:	4b62      	ldr	r3, [pc, #392]	; (8002d94 <HAL_RCC_OscConfig+0x2ac>)
 8002c0c:	689b      	ldr	r3, [r3, #8]
 8002c0e:	f003 030c 	and.w	r3, r3, #12
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSI) ||\
 8002c12:	2b08      	cmp	r3, #8
 8002c14:	d11c      	bne.n	8002c50 <HAL_RCC_OscConfig+0x168>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)))
 8002c16:	4b5f      	ldr	r3, [pc, #380]	; (8002d94 <HAL_RCC_OscConfig+0x2ac>)
 8002c18:	685b      	ldr	r3, [r3, #4]
 8002c1a:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 8002c1e:	2b00      	cmp	r3, #0
 8002c20:	d116      	bne.n	8002c50 <HAL_RCC_OscConfig+0x168>
    {
      /* When HSI is used as system clock it will not disabled */
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 8002c22:	4b5c      	ldr	r3, [pc, #368]	; (8002d94 <HAL_RCC_OscConfig+0x2ac>)
 8002c24:	681b      	ldr	r3, [r3, #0]
 8002c26:	f003 0302 	and.w	r3, r3, #2
 8002c2a:	2b00      	cmp	r3, #0
 8002c2c:	d005      	beq.n	8002c3a <HAL_RCC_OscConfig+0x152>
 8002c2e:	687b      	ldr	r3, [r7, #4]
 8002c30:	68db      	ldr	r3, [r3, #12]
 8002c32:	2b01      	cmp	r3, #1
 8002c34:	d001      	beq.n	8002c3a <HAL_RCC_OscConfig+0x152>
      {
        return HAL_ERROR;
 8002c36:	2301      	movs	r3, #1
 8002c38:	e1bb      	b.n	8002fb2 <HAL_RCC_OscConfig+0x4ca>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8002c3a:	4b56      	ldr	r3, [pc, #344]	; (8002d94 <HAL_RCC_OscConfig+0x2ac>)
 8002c3c:	681b      	ldr	r3, [r3, #0]
 8002c3e:	f023 02f8 	bic.w	r2, r3, #248	; 0xf8
 8002c42:	687b      	ldr	r3, [r7, #4]
 8002c44:	691b      	ldr	r3, [r3, #16]
 8002c46:	00db      	lsls	r3, r3, #3
 8002c48:	4952      	ldr	r1, [pc, #328]	; (8002d94 <HAL_RCC_OscConfig+0x2ac>)
 8002c4a:	4313      	orrs	r3, r2
 8002c4c:	600b      	str	r3, [r1, #0]
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 8002c4e:	e03a      	b.n	8002cc6 <HAL_RCC_OscConfig+0x1de>
      }
    }
    else
    {
      /* Check the HSI State */
      if((RCC_OscInitStruct->HSIState)!= RCC_HSI_OFF)
 8002c50:	687b      	ldr	r3, [r7, #4]
 8002c52:	68db      	ldr	r3, [r3, #12]
 8002c54:	2b00      	cmp	r3, #0
 8002c56:	d020      	beq.n	8002c9a <HAL_RCC_OscConfig+0x1b2>
      {
        /* Enable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_ENABLE();
 8002c58:	4b4f      	ldr	r3, [pc, #316]	; (8002d98 <HAL_RCC_OscConfig+0x2b0>)
 8002c5a:	2201      	movs	r2, #1
 8002c5c:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8002c5e:	f7fe faf5 	bl	800124c <HAL_GetTick>
 8002c62:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8002c64:	e008      	b.n	8002c78 <HAL_RCC_OscConfig+0x190>
        {
          if((HAL_GetTick() - tickstart ) > HSI_TIMEOUT_VALUE)
 8002c66:	f7fe faf1 	bl	800124c <HAL_GetTick>
 8002c6a:	4602      	mov	r2, r0
 8002c6c:	693b      	ldr	r3, [r7, #16]
 8002c6e:	1ad3      	subs	r3, r2, r3
 8002c70:	2b02      	cmp	r3, #2
 8002c72:	d901      	bls.n	8002c78 <HAL_RCC_OscConfig+0x190>
          {
            return HAL_TIMEOUT;
 8002c74:	2303      	movs	r3, #3
 8002c76:	e19c      	b.n	8002fb2 <HAL_RCC_OscConfig+0x4ca>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8002c78:	4b46      	ldr	r3, [pc, #280]	; (8002d94 <HAL_RCC_OscConfig+0x2ac>)
 8002c7a:	681b      	ldr	r3, [r3, #0]
 8002c7c:	f003 0302 	and.w	r3, r3, #2
 8002c80:	2b00      	cmp	r3, #0
 8002c82:	d0f0      	beq.n	8002c66 <HAL_RCC_OscConfig+0x17e>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value. */
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8002c84:	4b43      	ldr	r3, [pc, #268]	; (8002d94 <HAL_RCC_OscConfig+0x2ac>)
 8002c86:	681b      	ldr	r3, [r3, #0]
 8002c88:	f023 02f8 	bic.w	r2, r3, #248	; 0xf8
 8002c8c:	687b      	ldr	r3, [r7, #4]
 8002c8e:	691b      	ldr	r3, [r3, #16]
 8002c90:	00db      	lsls	r3, r3, #3
 8002c92:	4940      	ldr	r1, [pc, #256]	; (8002d94 <HAL_RCC_OscConfig+0x2ac>)
 8002c94:	4313      	orrs	r3, r2
 8002c96:	600b      	str	r3, [r1, #0]
 8002c98:	e015      	b.n	8002cc6 <HAL_RCC_OscConfig+0x1de>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 8002c9a:	4b3f      	ldr	r3, [pc, #252]	; (8002d98 <HAL_RCC_OscConfig+0x2b0>)
 8002c9c:	2200      	movs	r2, #0
 8002c9e:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8002ca0:	f7fe fad4 	bl	800124c <HAL_GetTick>
 8002ca4:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 8002ca6:	e008      	b.n	8002cba <HAL_RCC_OscConfig+0x1d2>
        {
          if((HAL_GetTick() - tickstart ) > HSI_TIMEOUT_VALUE)
 8002ca8:	f7fe fad0 	bl	800124c <HAL_GetTick>
 8002cac:	4602      	mov	r2, r0
 8002cae:	693b      	ldr	r3, [r7, #16]
 8002cb0:	1ad3      	subs	r3, r2, r3
 8002cb2:	2b02      	cmp	r3, #2
 8002cb4:	d901      	bls.n	8002cba <HAL_RCC_OscConfig+0x1d2>
          {
            return HAL_TIMEOUT;
 8002cb6:	2303      	movs	r3, #3
 8002cb8:	e17b      	b.n	8002fb2 <HAL_RCC_OscConfig+0x4ca>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 8002cba:	4b36      	ldr	r3, [pc, #216]	; (8002d94 <HAL_RCC_OscConfig+0x2ac>)
 8002cbc:	681b      	ldr	r3, [r3, #0]
 8002cbe:	f003 0302 	and.w	r3, r3, #2
 8002cc2:	2b00      	cmp	r3, #0
 8002cc4:	d1f0      	bne.n	8002ca8 <HAL_RCC_OscConfig+0x1c0>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 8002cc6:	687b      	ldr	r3, [r7, #4]
 8002cc8:	681b      	ldr	r3, [r3, #0]
 8002cca:	f003 0308 	and.w	r3, r3, #8
 8002cce:	2b00      	cmp	r3, #0
 8002cd0:	d030      	beq.n	8002d34 <HAL_RCC_OscConfig+0x24c>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check the LSI State */
    if((RCC_OscInitStruct->LSIState)!= RCC_LSI_OFF)
 8002cd2:	687b      	ldr	r3, [r7, #4]
 8002cd4:	695b      	ldr	r3, [r3, #20]
 8002cd6:	2b00      	cmp	r3, #0
 8002cd8:	d016      	beq.n	8002d08 <HAL_RCC_OscConfig+0x220>
    {
      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 8002cda:	4b30      	ldr	r3, [pc, #192]	; (8002d9c <HAL_RCC_OscConfig+0x2b4>)
 8002cdc:	2201      	movs	r2, #1
 8002cde:	601a      	str	r2, [r3, #0]

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8002ce0:	f7fe fab4 	bl	800124c <HAL_GetTick>
 8002ce4:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 8002ce6:	e008      	b.n	8002cfa <HAL_RCC_OscConfig+0x212>
      {
        if((HAL_GetTick() - tickstart ) > LSI_TIMEOUT_VALUE)
 8002ce8:	f7fe fab0 	bl	800124c <HAL_GetTick>
 8002cec:	4602      	mov	r2, r0
 8002cee:	693b      	ldr	r3, [r7, #16]
 8002cf0:	1ad3      	subs	r3, r2, r3
 8002cf2:	2b02      	cmp	r3, #2
 8002cf4:	d901      	bls.n	8002cfa <HAL_RCC_OscConfig+0x212>
        {
          return HAL_TIMEOUT;
 8002cf6:	2303      	movs	r3, #3
 8002cf8:	e15b      	b.n	8002fb2 <HAL_RCC_OscConfig+0x4ca>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 8002cfa:	4b26      	ldr	r3, [pc, #152]	; (8002d94 <HAL_RCC_OscConfig+0x2ac>)
 8002cfc:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 8002cfe:	f003 0302 	and.w	r3, r3, #2
 8002d02:	2b00      	cmp	r3, #0
 8002d04:	d0f0      	beq.n	8002ce8 <HAL_RCC_OscConfig+0x200>
 8002d06:	e015      	b.n	8002d34 <HAL_RCC_OscConfig+0x24c>
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 8002d08:	4b24      	ldr	r3, [pc, #144]	; (8002d9c <HAL_RCC_OscConfig+0x2b4>)
 8002d0a:	2200      	movs	r2, #0
 8002d0c:	601a      	str	r2, [r3, #0]

      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8002d0e:	f7fe fa9d 	bl	800124c <HAL_GetTick>
 8002d12:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 8002d14:	e008      	b.n	8002d28 <HAL_RCC_OscConfig+0x240>
      {
        if((HAL_GetTick() - tickstart ) > LSI_TIMEOUT_VALUE)
 8002d16:	f7fe fa99 	bl	800124c <HAL_GetTick>
 8002d1a:	4602      	mov	r2, r0
 8002d1c:	693b      	ldr	r3, [r7, #16]
 8002d1e:	1ad3      	subs	r3, r2, r3
 8002d20:	2b02      	cmp	r3, #2
 8002d22:	d901      	bls.n	8002d28 <HAL_RCC_OscConfig+0x240>
        {
          return HAL_TIMEOUT;
 8002d24:	2303      	movs	r3, #3
 8002d26:	e144      	b.n	8002fb2 <HAL_RCC_OscConfig+0x4ca>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 8002d28:	4b1a      	ldr	r3, [pc, #104]	; (8002d94 <HAL_RCC_OscConfig+0x2ac>)
 8002d2a:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 8002d2c:	f003 0302 	and.w	r3, r3, #2
 8002d30:	2b00      	cmp	r3, #0
 8002d32:	d1f0      	bne.n	8002d16 <HAL_RCC_OscConfig+0x22e>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 8002d34:	687b      	ldr	r3, [r7, #4]
 8002d36:	681b      	ldr	r3, [r3, #0]
 8002d38:	f003 0304 	and.w	r3, r3, #4
 8002d3c:	2b00      	cmp	r3, #0
 8002d3e:	f000 80a0 	beq.w	8002e82 <HAL_RCC_OscConfig+0x39a>
  {
    FlagStatus       pwrclkchanged = RESET;
 8002d42:	2300      	movs	r3, #0
 8002d44:	75fb      	strb	r3, [r7, #23]
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain of necessary */
    if(__HAL_RCC_PWR_IS_CLK_DISABLED())
 8002d46:	4b13      	ldr	r3, [pc, #76]	; (8002d94 <HAL_RCC_OscConfig+0x2ac>)
 8002d48:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002d4a:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8002d4e:	2b00      	cmp	r3, #0
 8002d50:	d10f      	bne.n	8002d72 <HAL_RCC_OscConfig+0x28a>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 8002d52:	2300      	movs	r3, #0
 8002d54:	60bb      	str	r3, [r7, #8]
 8002d56:	4b0f      	ldr	r3, [pc, #60]	; (8002d94 <HAL_RCC_OscConfig+0x2ac>)
 8002d58:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002d5a:	4a0e      	ldr	r2, [pc, #56]	; (8002d94 <HAL_RCC_OscConfig+0x2ac>)
 8002d5c:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8002d60:	6413      	str	r3, [r2, #64]	; 0x40
 8002d62:	4b0c      	ldr	r3, [pc, #48]	; (8002d94 <HAL_RCC_OscConfig+0x2ac>)
 8002d64:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002d66:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8002d6a:	60bb      	str	r3, [r7, #8]
 8002d6c:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 8002d6e:	2301      	movs	r3, #1
 8002d70:	75fb      	strb	r3, [r7, #23]
    }

    if(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8002d72:	4b0b      	ldr	r3, [pc, #44]	; (8002da0 <HAL_RCC_OscConfig+0x2b8>)
 8002d74:	681b      	ldr	r3, [r3, #0]
 8002d76:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8002d7a:	2b00      	cmp	r3, #0
 8002d7c:	d121      	bne.n	8002dc2 <HAL_RCC_OscConfig+0x2da>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR, PWR_CR_DBP);
 8002d7e:	4b08      	ldr	r3, [pc, #32]	; (8002da0 <HAL_RCC_OscConfig+0x2b8>)
 8002d80:	681b      	ldr	r3, [r3, #0]
 8002d82:	4a07      	ldr	r2, [pc, #28]	; (8002da0 <HAL_RCC_OscConfig+0x2b8>)
 8002d84:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8002d88:	6013      	str	r3, [r2, #0]

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 8002d8a:	f7fe fa5f 	bl	800124c <HAL_GetTick>
 8002d8e:	6138      	str	r0, [r7, #16]

      while(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8002d90:	e011      	b.n	8002db6 <HAL_RCC_OscConfig+0x2ce>
 8002d92:	bf00      	nop
 8002d94:	40023800 	.word	0x40023800
 8002d98:	42470000 	.word	0x42470000
 8002d9c:	42470e80 	.word	0x42470e80
 8002da0:	40007000 	.word	0x40007000
      {
        if((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8002da4:	f7fe fa52 	bl	800124c <HAL_GetTick>
 8002da8:	4602      	mov	r2, r0
 8002daa:	693b      	ldr	r3, [r7, #16]
 8002dac:	1ad3      	subs	r3, r2, r3
 8002dae:	2b02      	cmp	r3, #2
 8002db0:	d901      	bls.n	8002db6 <HAL_RCC_OscConfig+0x2ce>
        {
          return HAL_TIMEOUT;
 8002db2:	2303      	movs	r3, #3
 8002db4:	e0fd      	b.n	8002fb2 <HAL_RCC_OscConfig+0x4ca>
      while(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8002db6:	4b81      	ldr	r3, [pc, #516]	; (8002fbc <HAL_RCC_OscConfig+0x4d4>)
 8002db8:	681b      	ldr	r3, [r3, #0]
 8002dba:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8002dbe:	2b00      	cmp	r3, #0
 8002dc0:	d0f0      	beq.n	8002da4 <HAL_RCC_OscConfig+0x2bc>
        }
      }
    }

    /* Set the new LSE configuration -----------------------------------------*/
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 8002dc2:	687b      	ldr	r3, [r7, #4]
 8002dc4:	689b      	ldr	r3, [r3, #8]
 8002dc6:	2b01      	cmp	r3, #1
 8002dc8:	d106      	bne.n	8002dd8 <HAL_RCC_OscConfig+0x2f0>
 8002dca:	4b7d      	ldr	r3, [pc, #500]	; (8002fc0 <HAL_RCC_OscConfig+0x4d8>)
 8002dcc:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8002dce:	4a7c      	ldr	r2, [pc, #496]	; (8002fc0 <HAL_RCC_OscConfig+0x4d8>)
 8002dd0:	f043 0301 	orr.w	r3, r3, #1
 8002dd4:	6713      	str	r3, [r2, #112]	; 0x70
 8002dd6:	e01c      	b.n	8002e12 <HAL_RCC_OscConfig+0x32a>
 8002dd8:	687b      	ldr	r3, [r7, #4]
 8002dda:	689b      	ldr	r3, [r3, #8]
 8002ddc:	2b05      	cmp	r3, #5
 8002dde:	d10c      	bne.n	8002dfa <HAL_RCC_OscConfig+0x312>
 8002de0:	4b77      	ldr	r3, [pc, #476]	; (8002fc0 <HAL_RCC_OscConfig+0x4d8>)
 8002de2:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8002de4:	4a76      	ldr	r2, [pc, #472]	; (8002fc0 <HAL_RCC_OscConfig+0x4d8>)
 8002de6:	f043 0304 	orr.w	r3, r3, #4
 8002dea:	6713      	str	r3, [r2, #112]	; 0x70
 8002dec:	4b74      	ldr	r3, [pc, #464]	; (8002fc0 <HAL_RCC_OscConfig+0x4d8>)
 8002dee:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8002df0:	4a73      	ldr	r2, [pc, #460]	; (8002fc0 <HAL_RCC_OscConfig+0x4d8>)
 8002df2:	f043 0301 	orr.w	r3, r3, #1
 8002df6:	6713      	str	r3, [r2, #112]	; 0x70
 8002df8:	e00b      	b.n	8002e12 <HAL_RCC_OscConfig+0x32a>
 8002dfa:	4b71      	ldr	r3, [pc, #452]	; (8002fc0 <HAL_RCC_OscConfig+0x4d8>)
 8002dfc:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8002dfe:	4a70      	ldr	r2, [pc, #448]	; (8002fc0 <HAL_RCC_OscConfig+0x4d8>)
 8002e00:	f023 0301 	bic.w	r3, r3, #1
 8002e04:	6713      	str	r3, [r2, #112]	; 0x70
 8002e06:	4b6e      	ldr	r3, [pc, #440]	; (8002fc0 <HAL_RCC_OscConfig+0x4d8>)
 8002e08:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8002e0a:	4a6d      	ldr	r2, [pc, #436]	; (8002fc0 <HAL_RCC_OscConfig+0x4d8>)
 8002e0c:	f023 0304 	bic.w	r3, r3, #4
 8002e10:	6713      	str	r3, [r2, #112]	; 0x70
    /* Check the LSE State */
    if((RCC_OscInitStruct->LSEState) != RCC_LSE_OFF)
 8002e12:	687b      	ldr	r3, [r7, #4]
 8002e14:	689b      	ldr	r3, [r3, #8]
 8002e16:	2b00      	cmp	r3, #0
 8002e18:	d015      	beq.n	8002e46 <HAL_RCC_OscConfig+0x35e>
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8002e1a:	f7fe fa17 	bl	800124c <HAL_GetTick>
 8002e1e:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8002e20:	e00a      	b.n	8002e38 <HAL_RCC_OscConfig+0x350>
      {
        if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 8002e22:	f7fe fa13 	bl	800124c <HAL_GetTick>
 8002e26:	4602      	mov	r2, r0
 8002e28:	693b      	ldr	r3, [r7, #16]
 8002e2a:	1ad3      	subs	r3, r2, r3
 8002e2c:	f241 3288 	movw	r2, #5000	; 0x1388
 8002e30:	4293      	cmp	r3, r2
 8002e32:	d901      	bls.n	8002e38 <HAL_RCC_OscConfig+0x350>
        {
          return HAL_TIMEOUT;
 8002e34:	2303      	movs	r3, #3
 8002e36:	e0bc      	b.n	8002fb2 <HAL_RCC_OscConfig+0x4ca>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8002e38:	4b61      	ldr	r3, [pc, #388]	; (8002fc0 <HAL_RCC_OscConfig+0x4d8>)
 8002e3a:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8002e3c:	f003 0302 	and.w	r3, r3, #2
 8002e40:	2b00      	cmp	r3, #0
 8002e42:	d0ee      	beq.n	8002e22 <HAL_RCC_OscConfig+0x33a>
 8002e44:	e014      	b.n	8002e70 <HAL_RCC_OscConfig+0x388>
      }
    }
    else
    {
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8002e46:	f7fe fa01 	bl	800124c <HAL_GetTick>
 8002e4a:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 8002e4c:	e00a      	b.n	8002e64 <HAL_RCC_OscConfig+0x37c>
      {
        if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 8002e4e:	f7fe f9fd 	bl	800124c <HAL_GetTick>
 8002e52:	4602      	mov	r2, r0
 8002e54:	693b      	ldr	r3, [r7, #16]
 8002e56:	1ad3      	subs	r3, r2, r3
 8002e58:	f241 3288 	movw	r2, #5000	; 0x1388
 8002e5c:	4293      	cmp	r3, r2
 8002e5e:	d901      	bls.n	8002e64 <HAL_RCC_OscConfig+0x37c>
        {
          return HAL_TIMEOUT;
 8002e60:	2303      	movs	r3, #3
 8002e62:	e0a6      	b.n	8002fb2 <HAL_RCC_OscConfig+0x4ca>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 8002e64:	4b56      	ldr	r3, [pc, #344]	; (8002fc0 <HAL_RCC_OscConfig+0x4d8>)
 8002e66:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8002e68:	f003 0302 	and.w	r3, r3, #2
 8002e6c:	2b00      	cmp	r3, #0
 8002e6e:	d1ee      	bne.n	8002e4e <HAL_RCC_OscConfig+0x366>
        }
      }
    }

    /* Restore clock configuration if changed */
    if(pwrclkchanged == SET)
 8002e70:	7dfb      	ldrb	r3, [r7, #23]
 8002e72:	2b01      	cmp	r3, #1
 8002e74:	d105      	bne.n	8002e82 <HAL_RCC_OscConfig+0x39a>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 8002e76:	4b52      	ldr	r3, [pc, #328]	; (8002fc0 <HAL_RCC_OscConfig+0x4d8>)
 8002e78:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002e7a:	4a51      	ldr	r2, [pc, #324]	; (8002fc0 <HAL_RCC_OscConfig+0x4d8>)
 8002e7c:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 8002e80:	6413      	str	r3, [r2, #64]	; 0x40
    }
  }
  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));
  if ((RCC_OscInitStruct->PLL.PLLState) != RCC_PLL_NONE)
 8002e82:	687b      	ldr	r3, [r7, #4]
 8002e84:	699b      	ldr	r3, [r3, #24]
 8002e86:	2b00      	cmp	r3, #0
 8002e88:	f000 8092 	beq.w	8002fb0 <HAL_RCC_OscConfig+0x4c8>
  {
    /* Check if the PLL is used as system clock or not */
    if(__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_CFGR_SWS_PLL)
 8002e8c:	4b4c      	ldr	r3, [pc, #304]	; (8002fc0 <HAL_RCC_OscConfig+0x4d8>)
 8002e8e:	689b      	ldr	r3, [r3, #8]
 8002e90:	f003 030c 	and.w	r3, r3, #12
 8002e94:	2b08      	cmp	r3, #8
 8002e96:	d05c      	beq.n	8002f52 <HAL_RCC_OscConfig+0x46a>
    {
      if((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_ON)
 8002e98:	687b      	ldr	r3, [r7, #4]
 8002e9a:	699b      	ldr	r3, [r3, #24]
 8002e9c:	2b02      	cmp	r3, #2
 8002e9e:	d141      	bne.n	8002f24 <HAL_RCC_OscConfig+0x43c>
        assert_param(IS_RCC_PLLN_VALUE(RCC_OscInitStruct->PLL.PLLN));
        assert_param(IS_RCC_PLLP_VALUE(RCC_OscInitStruct->PLL.PLLP));
        assert_param(IS_RCC_PLLQ_VALUE(RCC_OscInitStruct->PLL.PLLQ));

        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8002ea0:	4b48      	ldr	r3, [pc, #288]	; (8002fc4 <HAL_RCC_OscConfig+0x4dc>)
 8002ea2:	2200      	movs	r2, #0
 8002ea4:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8002ea6:	f7fe f9d1 	bl	800124c <HAL_GetTick>
 8002eaa:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8002eac:	e008      	b.n	8002ec0 <HAL_RCC_OscConfig+0x3d8>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 8002eae:	f7fe f9cd 	bl	800124c <HAL_GetTick>
 8002eb2:	4602      	mov	r2, r0
 8002eb4:	693b      	ldr	r3, [r7, #16]
 8002eb6:	1ad3      	subs	r3, r2, r3
 8002eb8:	2b02      	cmp	r3, #2
 8002eba:	d901      	bls.n	8002ec0 <HAL_RCC_OscConfig+0x3d8>
          {
            return HAL_TIMEOUT;
 8002ebc:	2303      	movs	r3, #3
 8002ebe:	e078      	b.n	8002fb2 <HAL_RCC_OscConfig+0x4ca>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8002ec0:	4b3f      	ldr	r3, [pc, #252]	; (8002fc0 <HAL_RCC_OscConfig+0x4d8>)
 8002ec2:	681b      	ldr	r3, [r3, #0]
 8002ec4:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8002ec8:	2b00      	cmp	r3, #0
 8002eca:	d1f0      	bne.n	8002eae <HAL_RCC_OscConfig+0x3c6>
          }
        }

        /* Configure the main PLL clock source, multiplication and division factors. */
        WRITE_REG(RCC->PLLCFGR, (RCC_OscInitStruct->PLL.PLLSource                                            | \
 8002ecc:	687b      	ldr	r3, [r7, #4]
 8002ece:	69da      	ldr	r2, [r3, #28]
 8002ed0:	687b      	ldr	r3, [r7, #4]
 8002ed2:	6a1b      	ldr	r3, [r3, #32]
 8002ed4:	431a      	orrs	r2, r3
 8002ed6:	687b      	ldr	r3, [r7, #4]
 8002ed8:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8002eda:	019b      	lsls	r3, r3, #6
 8002edc:	431a      	orrs	r2, r3
 8002ede:	687b      	ldr	r3, [r7, #4]
 8002ee0:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8002ee2:	085b      	lsrs	r3, r3, #1
 8002ee4:	3b01      	subs	r3, #1
 8002ee6:	041b      	lsls	r3, r3, #16
 8002ee8:	431a      	orrs	r2, r3
 8002eea:	687b      	ldr	r3, [r7, #4]
 8002eec:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8002eee:	061b      	lsls	r3, r3, #24
 8002ef0:	4933      	ldr	r1, [pc, #204]	; (8002fc0 <HAL_RCC_OscConfig+0x4d8>)
 8002ef2:	4313      	orrs	r3, r2
 8002ef4:	604b      	str	r3, [r1, #4]
                                 RCC_OscInitStruct->PLL.PLLM                                                 | \
                                 (RCC_OscInitStruct->PLL.PLLN << RCC_PLLCFGR_PLLN_Pos)             | \
                                 (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U) << RCC_PLLCFGR_PLLP_Pos) | \
                                 (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)));
        /* Enable the main PLL. */
        __HAL_RCC_PLL_ENABLE();
 8002ef6:	4b33      	ldr	r3, [pc, #204]	; (8002fc4 <HAL_RCC_OscConfig+0x4dc>)
 8002ef8:	2201      	movs	r2, #1
 8002efa:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8002efc:	f7fe f9a6 	bl	800124c <HAL_GetTick>
 8002f00:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8002f02:	e008      	b.n	8002f16 <HAL_RCC_OscConfig+0x42e>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 8002f04:	f7fe f9a2 	bl	800124c <HAL_GetTick>
 8002f08:	4602      	mov	r2, r0
 8002f0a:	693b      	ldr	r3, [r7, #16]
 8002f0c:	1ad3      	subs	r3, r2, r3
 8002f0e:	2b02      	cmp	r3, #2
 8002f10:	d901      	bls.n	8002f16 <HAL_RCC_OscConfig+0x42e>
          {
            return HAL_TIMEOUT;
 8002f12:	2303      	movs	r3, #3
 8002f14:	e04d      	b.n	8002fb2 <HAL_RCC_OscConfig+0x4ca>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8002f16:	4b2a      	ldr	r3, [pc, #168]	; (8002fc0 <HAL_RCC_OscConfig+0x4d8>)
 8002f18:	681b      	ldr	r3, [r3, #0]
 8002f1a:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8002f1e:	2b00      	cmp	r3, #0
 8002f20:	d0f0      	beq.n	8002f04 <HAL_RCC_OscConfig+0x41c>
 8002f22:	e045      	b.n	8002fb0 <HAL_RCC_OscConfig+0x4c8>
        }
      }
      else
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8002f24:	4b27      	ldr	r3, [pc, #156]	; (8002fc4 <HAL_RCC_OscConfig+0x4dc>)
 8002f26:	2200      	movs	r2, #0
 8002f28:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8002f2a:	f7fe f98f 	bl	800124c <HAL_GetTick>
 8002f2e:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8002f30:	e008      	b.n	8002f44 <HAL_RCC_OscConfig+0x45c>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 8002f32:	f7fe f98b 	bl	800124c <HAL_GetTick>
 8002f36:	4602      	mov	r2, r0
 8002f38:	693b      	ldr	r3, [r7, #16]
 8002f3a:	1ad3      	subs	r3, r2, r3
 8002f3c:	2b02      	cmp	r3, #2
 8002f3e:	d901      	bls.n	8002f44 <HAL_RCC_OscConfig+0x45c>
          {
            return HAL_TIMEOUT;
 8002f40:	2303      	movs	r3, #3
 8002f42:	e036      	b.n	8002fb2 <HAL_RCC_OscConfig+0x4ca>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8002f44:	4b1e      	ldr	r3, [pc, #120]	; (8002fc0 <HAL_RCC_OscConfig+0x4d8>)
 8002f46:	681b      	ldr	r3, [r3, #0]
 8002f48:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8002f4c:	2b00      	cmp	r3, #0
 8002f4e:	d1f0      	bne.n	8002f32 <HAL_RCC_OscConfig+0x44a>
 8002f50:	e02e      	b.n	8002fb0 <HAL_RCC_OscConfig+0x4c8>
      }
    }
    else
    {
      /* Check if there is a request to disable the PLL used as System clock source */
      if((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF)
 8002f52:	687b      	ldr	r3, [r7, #4]
 8002f54:	699b      	ldr	r3, [r3, #24]
 8002f56:	2b01      	cmp	r3, #1
 8002f58:	d101      	bne.n	8002f5e <HAL_RCC_OscConfig+0x476>
      {
        return HAL_ERROR;
 8002f5a:	2301      	movs	r3, #1
 8002f5c:	e029      	b.n	8002fb2 <HAL_RCC_OscConfig+0x4ca>
      }
      else
      {
        /* Do not return HAL_ERROR if request repeats the current configuration */
        pll_config = RCC->PLLCFGR;
 8002f5e:	4b18      	ldr	r3, [pc, #96]	; (8002fc0 <HAL_RCC_OscConfig+0x4d8>)
 8002f60:	685b      	ldr	r3, [r3, #4]
 8002f62:	60fb      	str	r3, [r7, #12]
        if((READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 8002f64:	68fb      	ldr	r3, [r7, #12]
 8002f66:	f403 0280 	and.w	r2, r3, #4194304	; 0x400000
 8002f6a:	687b      	ldr	r3, [r7, #4]
 8002f6c:	69db      	ldr	r3, [r3, #28]
 8002f6e:	429a      	cmp	r2, r3
 8002f70:	d11c      	bne.n	8002fac <HAL_RCC_OscConfig+0x4c4>
           (READ_BIT(pll_config, RCC_PLLCFGR_PLLM) != RCC_OscInitStruct->PLL.PLLM) ||
 8002f72:	68fb      	ldr	r3, [r7, #12]
 8002f74:	f003 023f 	and.w	r2, r3, #63	; 0x3f
 8002f78:	687b      	ldr	r3, [r7, #4]
 8002f7a:	6a1b      	ldr	r3, [r3, #32]
        if((READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 8002f7c:	429a      	cmp	r2, r3
 8002f7e:	d115      	bne.n	8002fac <HAL_RCC_OscConfig+0x4c4>
           (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != RCC_OscInitStruct->PLL.PLLN) ||
 8002f80:	68fa      	ldr	r2, [r7, #12]
 8002f82:	f647 73c0 	movw	r3, #32704	; 0x7fc0
 8002f86:	4013      	ands	r3, r2
 8002f88:	687a      	ldr	r2, [r7, #4]
 8002f8a:	6a52      	ldr	r2, [r2, #36]	; 0x24
           (READ_BIT(pll_config, RCC_PLLCFGR_PLLM) != RCC_OscInitStruct->PLL.PLLM) ||
 8002f8c:	4293      	cmp	r3, r2
 8002f8e:	d10d      	bne.n	8002fac <HAL_RCC_OscConfig+0x4c4>
           (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != RCC_OscInitStruct->PLL.PLLP) ||
 8002f90:	68fb      	ldr	r3, [r7, #12]
 8002f92:	f403 3240 	and.w	r2, r3, #196608	; 0x30000
 8002f96:	687b      	ldr	r3, [r7, #4]
 8002f98:	6a9b      	ldr	r3, [r3, #40]	; 0x28
           (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != RCC_OscInitStruct->PLL.PLLN) ||
 8002f9a:	429a      	cmp	r2, r3
 8002f9c:	d106      	bne.n	8002fac <HAL_RCC_OscConfig+0x4c4>
           (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ) != RCC_OscInitStruct->PLL.PLLQ))
 8002f9e:	68fb      	ldr	r3, [r7, #12]
 8002fa0:	f003 6270 	and.w	r2, r3, #251658240	; 0xf000000
 8002fa4:	687b      	ldr	r3, [r7, #4]
 8002fa6:	6adb      	ldr	r3, [r3, #44]	; 0x2c
           (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != RCC_OscInitStruct->PLL.PLLP) ||
 8002fa8:	429a      	cmp	r2, r3
 8002faa:	d001      	beq.n	8002fb0 <HAL_RCC_OscConfig+0x4c8>
        {
          return HAL_ERROR;
 8002fac:	2301      	movs	r3, #1
 8002fae:	e000      	b.n	8002fb2 <HAL_RCC_OscConfig+0x4ca>
        }
      }
    }
  }
  return HAL_OK;
 8002fb0:	2300      	movs	r3, #0
}
 8002fb2:	4618      	mov	r0, r3
 8002fb4:	3718      	adds	r7, #24
 8002fb6:	46bd      	mov	sp, r7
 8002fb8:	bd80      	pop	{r7, pc}
 8002fba:	bf00      	nop
 8002fbc:	40007000 	.word	0x40007000
 8002fc0:	40023800 	.word	0x40023800
 8002fc4:	42470060 	.word	0x42470060

08002fc8 <HAL_RCC_ClockConfig>:
  *         HPRE[3:0] bits to ensure that HCLK not exceed the maximum allowed frequency
  *         (for more details refer to section above "Initialization/de-initialization functions")
  * @retval None
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 8002fc8:	b580      	push	{r7, lr}
 8002fca:	b084      	sub	sp, #16
 8002fcc:	af00      	add	r7, sp, #0
 8002fce:	6078      	str	r0, [r7, #4]
 8002fd0:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;

  /* Check Null pointer */
  if(RCC_ClkInitStruct == NULL)
 8002fd2:	687b      	ldr	r3, [r7, #4]
 8002fd4:	2b00      	cmp	r3, #0
 8002fd6:	d101      	bne.n	8002fdc <HAL_RCC_ClockConfig+0x14>
  {
    return HAL_ERROR;
 8002fd8:	2301      	movs	r3, #1
 8002fda:	e0cc      	b.n	8003176 <HAL_RCC_ClockConfig+0x1ae>
  /* To correctly read data from FLASH memory, the number of wait states (LATENCY)
    must be correctly programmed according to the frequency of the CPU clock
    (HCLK) and the supply voltage of the device. */

  /* Increasing the number of wait states because of higher CPU frequency */
  if(FLatency > __HAL_FLASH_GET_LATENCY())
 8002fdc:	4b68      	ldr	r3, [pc, #416]	; (8003180 <HAL_RCC_ClockConfig+0x1b8>)
 8002fde:	681b      	ldr	r3, [r3, #0]
 8002fe0:	f003 030f 	and.w	r3, r3, #15
 8002fe4:	683a      	ldr	r2, [r7, #0]
 8002fe6:	429a      	cmp	r2, r3
 8002fe8:	d90c      	bls.n	8003004 <HAL_RCC_ClockConfig+0x3c>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8002fea:	4b65      	ldr	r3, [pc, #404]	; (8003180 <HAL_RCC_ClockConfig+0x1b8>)
 8002fec:	683a      	ldr	r2, [r7, #0]
 8002fee:	b2d2      	uxtb	r2, r2
 8002ff0:	701a      	strb	r2, [r3, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 8002ff2:	4b63      	ldr	r3, [pc, #396]	; (8003180 <HAL_RCC_ClockConfig+0x1b8>)
 8002ff4:	681b      	ldr	r3, [r3, #0]
 8002ff6:	f003 030f 	and.w	r3, r3, #15
 8002ffa:	683a      	ldr	r2, [r7, #0]
 8002ffc:	429a      	cmp	r2, r3
 8002ffe:	d001      	beq.n	8003004 <HAL_RCC_ClockConfig+0x3c>
    {
      return HAL_ERROR;
 8003000:	2301      	movs	r3, #1
 8003002:	e0b8      	b.n	8003176 <HAL_RCC_ClockConfig+0x1ae>
    }
  }

  /*-------------------------- HCLK Configuration --------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 8003004:	687b      	ldr	r3, [r7, #4]
 8003006:	681b      	ldr	r3, [r3, #0]
 8003008:	f003 0302 	and.w	r3, r3, #2
 800300c:	2b00      	cmp	r3, #0
 800300e:	d020      	beq.n	8003052 <HAL_RCC_ClockConfig+0x8a>
  {
    /* Set the highest APBx dividers in order to ensure that we do not go through
       a non-spec phase whatever we decrease or increase HCLK. */
    if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8003010:	687b      	ldr	r3, [r7, #4]
 8003012:	681b      	ldr	r3, [r3, #0]
 8003014:	f003 0304 	and.w	r3, r3, #4
 8003018:	2b00      	cmp	r3, #0
 800301a:	d005      	beq.n	8003028 <HAL_RCC_ClockConfig+0x60>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_HCLK_DIV16);
 800301c:	4b59      	ldr	r3, [pc, #356]	; (8003184 <HAL_RCC_ClockConfig+0x1bc>)
 800301e:	689b      	ldr	r3, [r3, #8]
 8003020:	4a58      	ldr	r2, [pc, #352]	; (8003184 <HAL_RCC_ClockConfig+0x1bc>)
 8003022:	f443 53e0 	orr.w	r3, r3, #7168	; 0x1c00
 8003026:	6093      	str	r3, [r2, #8]
    }

    if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8003028:	687b      	ldr	r3, [r7, #4]
 800302a:	681b      	ldr	r3, [r3, #0]
 800302c:	f003 0308 	and.w	r3, r3, #8
 8003030:	2b00      	cmp	r3, #0
 8003032:	d005      	beq.n	8003040 <HAL_RCC_ClockConfig+0x78>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, (RCC_HCLK_DIV16 << 3));
 8003034:	4b53      	ldr	r3, [pc, #332]	; (8003184 <HAL_RCC_ClockConfig+0x1bc>)
 8003036:	689b      	ldr	r3, [r3, #8]
 8003038:	4a52      	ldr	r2, [pc, #328]	; (8003184 <HAL_RCC_ClockConfig+0x1bc>)
 800303a:	f443 4360 	orr.w	r3, r3, #57344	; 0xe000
 800303e:	6093      	str	r3, [r2, #8]
    }

    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 8003040:	4b50      	ldr	r3, [pc, #320]	; (8003184 <HAL_RCC_ClockConfig+0x1bc>)
 8003042:	689b      	ldr	r3, [r3, #8]
 8003044:	f023 02f0 	bic.w	r2, r3, #240	; 0xf0
 8003048:	687b      	ldr	r3, [r7, #4]
 800304a:	689b      	ldr	r3, [r3, #8]
 800304c:	494d      	ldr	r1, [pc, #308]	; (8003184 <HAL_RCC_ClockConfig+0x1bc>)
 800304e:	4313      	orrs	r3, r2
 8003050:	608b      	str	r3, [r1, #8]
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 8003052:	687b      	ldr	r3, [r7, #4]
 8003054:	681b      	ldr	r3, [r3, #0]
 8003056:	f003 0301 	and.w	r3, r3, #1
 800305a:	2b00      	cmp	r3, #0
 800305c:	d044      	beq.n	80030e8 <HAL_RCC_ClockConfig+0x120>
  {
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));

    /* HSE is selected as System Clock Source */
    if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 800305e:	687b      	ldr	r3, [r7, #4]
 8003060:	685b      	ldr	r3, [r3, #4]
 8003062:	2b01      	cmp	r3, #1
 8003064:	d107      	bne.n	8003076 <HAL_RCC_ClockConfig+0xae>
    {
      /* Check the HSE ready flag */
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8003066:	4b47      	ldr	r3, [pc, #284]	; (8003184 <HAL_RCC_ClockConfig+0x1bc>)
 8003068:	681b      	ldr	r3, [r3, #0]
 800306a:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 800306e:	2b00      	cmp	r3, #0
 8003070:	d119      	bne.n	80030a6 <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 8003072:	2301      	movs	r3, #1
 8003074:	e07f      	b.n	8003176 <HAL_RCC_ClockConfig+0x1ae>
      }
    }
    /* PLL is selected as System Clock Source */
    else if((RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)   ||
 8003076:	687b      	ldr	r3, [r7, #4]
 8003078:	685b      	ldr	r3, [r3, #4]
 800307a:	2b02      	cmp	r3, #2
 800307c:	d003      	beq.n	8003086 <HAL_RCC_ClockConfig+0xbe>
            (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLRCLK))
 800307e:	687b      	ldr	r3, [r7, #4]
 8003080:	685b      	ldr	r3, [r3, #4]
    else if((RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)   ||
 8003082:	2b03      	cmp	r3, #3
 8003084:	d107      	bne.n	8003096 <HAL_RCC_ClockConfig+0xce>
    {
      /* Check the PLL ready flag */
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8003086:	4b3f      	ldr	r3, [pc, #252]	; (8003184 <HAL_RCC_ClockConfig+0x1bc>)
 8003088:	681b      	ldr	r3, [r3, #0]
 800308a:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 800308e:	2b00      	cmp	r3, #0
 8003090:	d109      	bne.n	80030a6 <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 8003092:	2301      	movs	r3, #1
 8003094:	e06f      	b.n	8003176 <HAL_RCC_ClockConfig+0x1ae>
    }
    /* HSI is selected as System Clock Source */
    else
    {
      /* Check the HSI ready flag */
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8003096:	4b3b      	ldr	r3, [pc, #236]	; (8003184 <HAL_RCC_ClockConfig+0x1bc>)
 8003098:	681b      	ldr	r3, [r3, #0]
 800309a:	f003 0302 	and.w	r3, r3, #2
 800309e:	2b00      	cmp	r3, #0
 80030a0:	d101      	bne.n	80030a6 <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 80030a2:	2301      	movs	r3, #1
 80030a4:	e067      	b.n	8003176 <HAL_RCC_ClockConfig+0x1ae>
      }
    }

    __HAL_RCC_SYSCLK_CONFIG(RCC_ClkInitStruct->SYSCLKSource);
 80030a6:	4b37      	ldr	r3, [pc, #220]	; (8003184 <HAL_RCC_ClockConfig+0x1bc>)
 80030a8:	689b      	ldr	r3, [r3, #8]
 80030aa:	f023 0203 	bic.w	r2, r3, #3
 80030ae:	687b      	ldr	r3, [r7, #4]
 80030b0:	685b      	ldr	r3, [r3, #4]
 80030b2:	4934      	ldr	r1, [pc, #208]	; (8003184 <HAL_RCC_ClockConfig+0x1bc>)
 80030b4:	4313      	orrs	r3, r2
 80030b6:	608b      	str	r3, [r1, #8]

    /* Get Start Tick */
    tickstart = HAL_GetTick();
 80030b8:	f7fe f8c8 	bl	800124c <HAL_GetTick>
 80030bc:	60f8      	str	r0, [r7, #12]

    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 80030be:	e00a      	b.n	80030d6 <HAL_RCC_ClockConfig+0x10e>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 80030c0:	f7fe f8c4 	bl	800124c <HAL_GetTick>
 80030c4:	4602      	mov	r2, r0
 80030c6:	68fb      	ldr	r3, [r7, #12]
 80030c8:	1ad3      	subs	r3, r2, r3
 80030ca:	f241 3288 	movw	r2, #5000	; 0x1388
 80030ce:	4293      	cmp	r3, r2
 80030d0:	d901      	bls.n	80030d6 <HAL_RCC_ClockConfig+0x10e>
      {
        return HAL_TIMEOUT;
 80030d2:	2303      	movs	r3, #3
 80030d4:	e04f      	b.n	8003176 <HAL_RCC_ClockConfig+0x1ae>
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 80030d6:	4b2b      	ldr	r3, [pc, #172]	; (8003184 <HAL_RCC_ClockConfig+0x1bc>)
 80030d8:	689b      	ldr	r3, [r3, #8]
 80030da:	f003 020c 	and.w	r2, r3, #12
 80030de:	687b      	ldr	r3, [r7, #4]
 80030e0:	685b      	ldr	r3, [r3, #4]
 80030e2:	009b      	lsls	r3, r3, #2
 80030e4:	429a      	cmp	r2, r3
 80030e6:	d1eb      	bne.n	80030c0 <HAL_RCC_ClockConfig+0xf8>
      }
    }
  }

  /* Decreasing the number of wait states because of lower CPU frequency */
  if(FLatency < __HAL_FLASH_GET_LATENCY())
 80030e8:	4b25      	ldr	r3, [pc, #148]	; (8003180 <HAL_RCC_ClockConfig+0x1b8>)
 80030ea:	681b      	ldr	r3, [r3, #0]
 80030ec:	f003 030f 	and.w	r3, r3, #15
 80030f0:	683a      	ldr	r2, [r7, #0]
 80030f2:	429a      	cmp	r2, r3
 80030f4:	d20c      	bcs.n	8003110 <HAL_RCC_ClockConfig+0x148>
  {
     /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 80030f6:	4b22      	ldr	r3, [pc, #136]	; (8003180 <HAL_RCC_ClockConfig+0x1b8>)
 80030f8:	683a      	ldr	r2, [r7, #0]
 80030fa:	b2d2      	uxtb	r2, r2
 80030fc:	701a      	strb	r2, [r3, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 80030fe:	4b20      	ldr	r3, [pc, #128]	; (8003180 <HAL_RCC_ClockConfig+0x1b8>)
 8003100:	681b      	ldr	r3, [r3, #0]
 8003102:	f003 030f 	and.w	r3, r3, #15
 8003106:	683a      	ldr	r2, [r7, #0]
 8003108:	429a      	cmp	r2, r3
 800310a:	d001      	beq.n	8003110 <HAL_RCC_ClockConfig+0x148>
    {
      return HAL_ERROR;
 800310c:	2301      	movs	r3, #1
 800310e:	e032      	b.n	8003176 <HAL_RCC_ClockConfig+0x1ae>
    }
  }

  /*-------------------------- PCLK1 Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8003110:	687b      	ldr	r3, [r7, #4]
 8003112:	681b      	ldr	r3, [r3, #0]
 8003114:	f003 0304 	and.w	r3, r3, #4
 8003118:	2b00      	cmp	r3, #0
 800311a:	d008      	beq.n	800312e <HAL_RCC_ClockConfig+0x166>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 800311c:	4b19      	ldr	r3, [pc, #100]	; (8003184 <HAL_RCC_ClockConfig+0x1bc>)
 800311e:	689b      	ldr	r3, [r3, #8]
 8003120:	f423 52e0 	bic.w	r2, r3, #7168	; 0x1c00
 8003124:	687b      	ldr	r3, [r7, #4]
 8003126:	68db      	ldr	r3, [r3, #12]
 8003128:	4916      	ldr	r1, [pc, #88]	; (8003184 <HAL_RCC_ClockConfig+0x1bc>)
 800312a:	4313      	orrs	r3, r2
 800312c:	608b      	str	r3, [r1, #8]
  }

  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 800312e:	687b      	ldr	r3, [r7, #4]
 8003130:	681b      	ldr	r3, [r3, #0]
 8003132:	f003 0308 	and.w	r3, r3, #8
 8003136:	2b00      	cmp	r3, #0
 8003138:	d009      	beq.n	800314e <HAL_RCC_ClockConfig+0x186>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB2CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3U));
 800313a:	4b12      	ldr	r3, [pc, #72]	; (8003184 <HAL_RCC_ClockConfig+0x1bc>)
 800313c:	689b      	ldr	r3, [r3, #8]
 800313e:	f423 4260 	bic.w	r2, r3, #57344	; 0xe000
 8003142:	687b      	ldr	r3, [r7, #4]
 8003144:	691b      	ldr	r3, [r3, #16]
 8003146:	00db      	lsls	r3, r3, #3
 8003148:	490e      	ldr	r1, [pc, #56]	; (8003184 <HAL_RCC_ClockConfig+0x1bc>)
 800314a:	4313      	orrs	r3, r2
 800314c:	608b      	str	r3, [r1, #8]
  }

  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> AHBPrescTable[(RCC->CFGR & RCC_CFGR_HPRE)>> RCC_CFGR_HPRE_Pos];
 800314e:	f000 f821 	bl	8003194 <HAL_RCC_GetSysClockFreq>
 8003152:	4602      	mov	r2, r0
 8003154:	4b0b      	ldr	r3, [pc, #44]	; (8003184 <HAL_RCC_ClockConfig+0x1bc>)
 8003156:	689b      	ldr	r3, [r3, #8]
 8003158:	091b      	lsrs	r3, r3, #4
 800315a:	f003 030f 	and.w	r3, r3, #15
 800315e:	490a      	ldr	r1, [pc, #40]	; (8003188 <HAL_RCC_ClockConfig+0x1c0>)
 8003160:	5ccb      	ldrb	r3, [r1, r3]
 8003162:	fa22 f303 	lsr.w	r3, r2, r3
 8003166:	4a09      	ldr	r2, [pc, #36]	; (800318c <HAL_RCC_ClockConfig+0x1c4>)
 8003168:	6013      	str	r3, [r2, #0]

  /* Configure the source of time base considering new system clocks settings */
  HAL_InitTick (uwTickPrio);
 800316a:	4b09      	ldr	r3, [pc, #36]	; (8003190 <HAL_RCC_ClockConfig+0x1c8>)
 800316c:	681b      	ldr	r3, [r3, #0]
 800316e:	4618      	mov	r0, r3
 8003170:	f7fd ff2c 	bl	8000fcc <HAL_InitTick>

  return HAL_OK;
 8003174:	2300      	movs	r3, #0
}
 8003176:	4618      	mov	r0, r3
 8003178:	3710      	adds	r7, #16
 800317a:	46bd      	mov	sp, r7
 800317c:	bd80      	pop	{r7, pc}
 800317e:	bf00      	nop
 8003180:	40023c00 	.word	0x40023c00
 8003184:	40023800 	.word	0x40023800
 8003188:	08009f04 	.word	0x08009f04
 800318c:	20000000 	.word	0x20000000
 8003190:	20000004 	.word	0x20000004

08003194 <HAL_RCC_GetSysClockFreq>:
  *
  *
  * @retval SYSCLK frequency
  */
__weak uint32_t HAL_RCC_GetSysClockFreq(void)
{
 8003194:	e92d 43b0 	stmdb	sp!, {r4, r5, r7, r8, r9, lr}
 8003198:	b084      	sub	sp, #16
 800319a:	af00      	add	r7, sp, #0
  uint32_t pllm = 0U, pllvco = 0U, pllp = 0U;
 800319c:	2300      	movs	r3, #0
 800319e:	607b      	str	r3, [r7, #4]
 80031a0:	2300      	movs	r3, #0
 80031a2:	60fb      	str	r3, [r7, #12]
 80031a4:	2300      	movs	r3, #0
 80031a6:	603b      	str	r3, [r7, #0]
  uint32_t sysclockfreq = 0U;
 80031a8:	2300      	movs	r3, #0
 80031aa:	60bb      	str	r3, [r7, #8]

  /* Get SYSCLK source -------------------------------------------------------*/
  switch (RCC->CFGR & RCC_CFGR_SWS)
 80031ac:	4b67      	ldr	r3, [pc, #412]	; (800334c <HAL_RCC_GetSysClockFreq+0x1b8>)
 80031ae:	689b      	ldr	r3, [r3, #8]
 80031b0:	f003 030c 	and.w	r3, r3, #12
 80031b4:	2b08      	cmp	r3, #8
 80031b6:	d00d      	beq.n	80031d4 <HAL_RCC_GetSysClockFreq+0x40>
 80031b8:	2b08      	cmp	r3, #8
 80031ba:	f200 80bd 	bhi.w	8003338 <HAL_RCC_GetSysClockFreq+0x1a4>
 80031be:	2b00      	cmp	r3, #0
 80031c0:	d002      	beq.n	80031c8 <HAL_RCC_GetSysClockFreq+0x34>
 80031c2:	2b04      	cmp	r3, #4
 80031c4:	d003      	beq.n	80031ce <HAL_RCC_GetSysClockFreq+0x3a>
 80031c6:	e0b7      	b.n	8003338 <HAL_RCC_GetSysClockFreq+0x1a4>
  {
    case RCC_CFGR_SWS_HSI:  /* HSI used as system clock source */
    {
      sysclockfreq = HSI_VALUE;
 80031c8:	4b61      	ldr	r3, [pc, #388]	; (8003350 <HAL_RCC_GetSysClockFreq+0x1bc>)
 80031ca:	60bb      	str	r3, [r7, #8]
       break;
 80031cc:	e0b7      	b.n	800333e <HAL_RCC_GetSysClockFreq+0x1aa>
    }
    case RCC_CFGR_SWS_HSE:  /* HSE used as system clock  source */
    {
      sysclockfreq = HSE_VALUE;
 80031ce:	4b61      	ldr	r3, [pc, #388]	; (8003354 <HAL_RCC_GetSysClockFreq+0x1c0>)
 80031d0:	60bb      	str	r3, [r7, #8]
      break;
 80031d2:	e0b4      	b.n	800333e <HAL_RCC_GetSysClockFreq+0x1aa>
    }
    case RCC_CFGR_SWS_PLL:  /* PLL used as system clock  source */
    {
      /* PLL_VCO = (HSE_VALUE or HSI_VALUE / PLLM) * PLLN
      SYSCLK = PLL_VCO / PLLP */
      pllm = RCC->PLLCFGR & RCC_PLLCFGR_PLLM;
 80031d4:	4b5d      	ldr	r3, [pc, #372]	; (800334c <HAL_RCC_GetSysClockFreq+0x1b8>)
 80031d6:	685b      	ldr	r3, [r3, #4]
 80031d8:	f003 033f 	and.w	r3, r3, #63	; 0x3f
 80031dc:	607b      	str	r3, [r7, #4]
      if(__HAL_RCC_GET_PLL_OSCSOURCE() != RCC_PLLSOURCE_HSI)
 80031de:	4b5b      	ldr	r3, [pc, #364]	; (800334c <HAL_RCC_GetSysClockFreq+0x1b8>)
 80031e0:	685b      	ldr	r3, [r3, #4]
 80031e2:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 80031e6:	2b00      	cmp	r3, #0
 80031e8:	d04d      	beq.n	8003286 <HAL_RCC_GetSysClockFreq+0xf2>
      {
        /* HSE used as PLL clock source */
        pllvco = (uint32_t) ((((uint64_t) HSE_VALUE * ((uint64_t) ((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 80031ea:	4b58      	ldr	r3, [pc, #352]	; (800334c <HAL_RCC_GetSysClockFreq+0x1b8>)
 80031ec:	685b      	ldr	r3, [r3, #4]
 80031ee:	099b      	lsrs	r3, r3, #6
 80031f0:	461a      	mov	r2, r3
 80031f2:	f04f 0300 	mov.w	r3, #0
 80031f6:	f240 10ff 	movw	r0, #511	; 0x1ff
 80031fa:	f04f 0100 	mov.w	r1, #0
 80031fe:	ea02 0800 	and.w	r8, r2, r0
 8003202:	ea03 0901 	and.w	r9, r3, r1
 8003206:	4640      	mov	r0, r8
 8003208:	4649      	mov	r1, r9
 800320a:	f04f 0200 	mov.w	r2, #0
 800320e:	f04f 0300 	mov.w	r3, #0
 8003212:	014b      	lsls	r3, r1, #5
 8003214:	ea43 63d0 	orr.w	r3, r3, r0, lsr #27
 8003218:	0142      	lsls	r2, r0, #5
 800321a:	4610      	mov	r0, r2
 800321c:	4619      	mov	r1, r3
 800321e:	ebb0 0008 	subs.w	r0, r0, r8
 8003222:	eb61 0109 	sbc.w	r1, r1, r9
 8003226:	f04f 0200 	mov.w	r2, #0
 800322a:	f04f 0300 	mov.w	r3, #0
 800322e:	018b      	lsls	r3, r1, #6
 8003230:	ea43 6390 	orr.w	r3, r3, r0, lsr #26
 8003234:	0182      	lsls	r2, r0, #6
 8003236:	1a12      	subs	r2, r2, r0
 8003238:	eb63 0301 	sbc.w	r3, r3, r1
 800323c:	f04f 0000 	mov.w	r0, #0
 8003240:	f04f 0100 	mov.w	r1, #0
 8003244:	00d9      	lsls	r1, r3, #3
 8003246:	ea41 7152 	orr.w	r1, r1, r2, lsr #29
 800324a:	00d0      	lsls	r0, r2, #3
 800324c:	4602      	mov	r2, r0
 800324e:	460b      	mov	r3, r1
 8003250:	eb12 0208 	adds.w	r2, r2, r8
 8003254:	eb43 0309 	adc.w	r3, r3, r9
 8003258:	f04f 0000 	mov.w	r0, #0
 800325c:	f04f 0100 	mov.w	r1, #0
 8003260:	0259      	lsls	r1, r3, #9
 8003262:	ea41 51d2 	orr.w	r1, r1, r2, lsr #23
 8003266:	0250      	lsls	r0, r2, #9
 8003268:	4602      	mov	r2, r0
 800326a:	460b      	mov	r3, r1
 800326c:	4610      	mov	r0, r2
 800326e:	4619      	mov	r1, r3
 8003270:	687b      	ldr	r3, [r7, #4]
 8003272:	461a      	mov	r2, r3
 8003274:	f04f 0300 	mov.w	r3, #0
 8003278:	f7fd f802 	bl	8000280 <__aeabi_uldivmod>
 800327c:	4602      	mov	r2, r0
 800327e:	460b      	mov	r3, r1
 8003280:	4613      	mov	r3, r2
 8003282:	60fb      	str	r3, [r7, #12]
 8003284:	e04a      	b.n	800331c <HAL_RCC_GetSysClockFreq+0x188>
      }
      else
      {
        /* HSI used as PLL clock source */
        pllvco = (uint32_t) ((((uint64_t) HSI_VALUE * ((uint64_t) ((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 8003286:	4b31      	ldr	r3, [pc, #196]	; (800334c <HAL_RCC_GetSysClockFreq+0x1b8>)
 8003288:	685b      	ldr	r3, [r3, #4]
 800328a:	099b      	lsrs	r3, r3, #6
 800328c:	461a      	mov	r2, r3
 800328e:	f04f 0300 	mov.w	r3, #0
 8003292:	f240 10ff 	movw	r0, #511	; 0x1ff
 8003296:	f04f 0100 	mov.w	r1, #0
 800329a:	ea02 0400 	and.w	r4, r2, r0
 800329e:	ea03 0501 	and.w	r5, r3, r1
 80032a2:	4620      	mov	r0, r4
 80032a4:	4629      	mov	r1, r5
 80032a6:	f04f 0200 	mov.w	r2, #0
 80032aa:	f04f 0300 	mov.w	r3, #0
 80032ae:	014b      	lsls	r3, r1, #5
 80032b0:	ea43 63d0 	orr.w	r3, r3, r0, lsr #27
 80032b4:	0142      	lsls	r2, r0, #5
 80032b6:	4610      	mov	r0, r2
 80032b8:	4619      	mov	r1, r3
 80032ba:	1b00      	subs	r0, r0, r4
 80032bc:	eb61 0105 	sbc.w	r1, r1, r5
 80032c0:	f04f 0200 	mov.w	r2, #0
 80032c4:	f04f 0300 	mov.w	r3, #0
 80032c8:	018b      	lsls	r3, r1, #6
 80032ca:	ea43 6390 	orr.w	r3, r3, r0, lsr #26
 80032ce:	0182      	lsls	r2, r0, #6
 80032d0:	1a12      	subs	r2, r2, r0
 80032d2:	eb63 0301 	sbc.w	r3, r3, r1
 80032d6:	f04f 0000 	mov.w	r0, #0
 80032da:	f04f 0100 	mov.w	r1, #0
 80032de:	00d9      	lsls	r1, r3, #3
 80032e0:	ea41 7152 	orr.w	r1, r1, r2, lsr #29
 80032e4:	00d0      	lsls	r0, r2, #3
 80032e6:	4602      	mov	r2, r0
 80032e8:	460b      	mov	r3, r1
 80032ea:	1912      	adds	r2, r2, r4
 80032ec:	eb45 0303 	adc.w	r3, r5, r3
 80032f0:	f04f 0000 	mov.w	r0, #0
 80032f4:	f04f 0100 	mov.w	r1, #0
 80032f8:	0299      	lsls	r1, r3, #10
 80032fa:	ea41 5192 	orr.w	r1, r1, r2, lsr #22
 80032fe:	0290      	lsls	r0, r2, #10
 8003300:	4602      	mov	r2, r0
 8003302:	460b      	mov	r3, r1
 8003304:	4610      	mov	r0, r2
 8003306:	4619      	mov	r1, r3
 8003308:	687b      	ldr	r3, [r7, #4]
 800330a:	461a      	mov	r2, r3
 800330c:	f04f 0300 	mov.w	r3, #0
 8003310:	f7fc ffb6 	bl	8000280 <__aeabi_uldivmod>
 8003314:	4602      	mov	r2, r0
 8003316:	460b      	mov	r3, r1
 8003318:	4613      	mov	r3, r2
 800331a:	60fb      	str	r3, [r7, #12]
      }
      pllp = ((((RCC->PLLCFGR & RCC_PLLCFGR_PLLP) >> RCC_PLLCFGR_PLLP_Pos) + 1U) *2U);
 800331c:	4b0b      	ldr	r3, [pc, #44]	; (800334c <HAL_RCC_GetSysClockFreq+0x1b8>)
 800331e:	685b      	ldr	r3, [r3, #4]
 8003320:	0c1b      	lsrs	r3, r3, #16
 8003322:	f003 0303 	and.w	r3, r3, #3
 8003326:	3301      	adds	r3, #1
 8003328:	005b      	lsls	r3, r3, #1
 800332a:	603b      	str	r3, [r7, #0]

      sysclockfreq = pllvco/pllp;
 800332c:	68fa      	ldr	r2, [r7, #12]
 800332e:	683b      	ldr	r3, [r7, #0]
 8003330:	fbb2 f3f3 	udiv	r3, r2, r3
 8003334:	60bb      	str	r3, [r7, #8]
      break;
 8003336:	e002      	b.n	800333e <HAL_RCC_GetSysClockFreq+0x1aa>
    }
    default:
    {
      sysclockfreq = HSI_VALUE;
 8003338:	4b05      	ldr	r3, [pc, #20]	; (8003350 <HAL_RCC_GetSysClockFreq+0x1bc>)
 800333a:	60bb      	str	r3, [r7, #8]
      break;
 800333c:	bf00      	nop
    }
  }
  return sysclockfreq;
 800333e:	68bb      	ldr	r3, [r7, #8]
}
 8003340:	4618      	mov	r0, r3
 8003342:	3710      	adds	r7, #16
 8003344:	46bd      	mov	sp, r7
 8003346:	e8bd 83b0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, pc}
 800334a:	bf00      	nop
 800334c:	40023800 	.word	0x40023800
 8003350:	00f42400 	.word	0x00f42400
 8003354:	007a1200 	.word	0x007a1200

08003358 <HAL_RCC_GetHCLKFreq>:
  * @note   The SystemCoreClock CMSIS variable is used to store System Clock Frequency
  *         and updated within this function
  * @retval HCLK frequency
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
 8003358:	b480      	push	{r7}
 800335a:	af00      	add	r7, sp, #0
  return SystemCoreClock;
 800335c:	4b03      	ldr	r3, [pc, #12]	; (800336c <HAL_RCC_GetHCLKFreq+0x14>)
 800335e:	681b      	ldr	r3, [r3, #0]
}
 8003360:	4618      	mov	r0, r3
 8003362:	46bd      	mov	sp, r7
 8003364:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003368:	4770      	bx	lr
 800336a:	bf00      	nop
 800336c:	20000000 	.word	0x20000000

08003370 <HAL_RCC_GetPCLK1Freq>:
  * @note   Each time PCLK1 changes, this function must be called to update the
  *         right PCLK1 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK1 frequency
  */
uint32_t HAL_RCC_GetPCLK1Freq(void)
{
 8003370:	b580      	push	{r7, lr}
 8003372:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE1)>> RCC_CFGR_PPRE1_Pos]);
 8003374:	f7ff fff0 	bl	8003358 <HAL_RCC_GetHCLKFreq>
 8003378:	4602      	mov	r2, r0
 800337a:	4b05      	ldr	r3, [pc, #20]	; (8003390 <HAL_RCC_GetPCLK1Freq+0x20>)
 800337c:	689b      	ldr	r3, [r3, #8]
 800337e:	0a9b      	lsrs	r3, r3, #10
 8003380:	f003 0307 	and.w	r3, r3, #7
 8003384:	4903      	ldr	r1, [pc, #12]	; (8003394 <HAL_RCC_GetPCLK1Freq+0x24>)
 8003386:	5ccb      	ldrb	r3, [r1, r3]
 8003388:	fa22 f303 	lsr.w	r3, r2, r3
}
 800338c:	4618      	mov	r0, r3
 800338e:	bd80      	pop	{r7, pc}
 8003390:	40023800 	.word	0x40023800
 8003394:	08009f14 	.word	0x08009f14

08003398 <HAL_RCC_GetPCLK2Freq>:
  * @note   Each time PCLK2 changes, this function must be called to update the
  *         right PCLK2 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK2 frequency
  */
uint32_t HAL_RCC_GetPCLK2Freq(void)
{
 8003398:	b580      	push	{r7, lr}
 800339a:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK2 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq()>> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE2)>> RCC_CFGR_PPRE2_Pos]);
 800339c:	f7ff ffdc 	bl	8003358 <HAL_RCC_GetHCLKFreq>
 80033a0:	4602      	mov	r2, r0
 80033a2:	4b05      	ldr	r3, [pc, #20]	; (80033b8 <HAL_RCC_GetPCLK2Freq+0x20>)
 80033a4:	689b      	ldr	r3, [r3, #8]
 80033a6:	0b5b      	lsrs	r3, r3, #13
 80033a8:	f003 0307 	and.w	r3, r3, #7
 80033ac:	4903      	ldr	r1, [pc, #12]	; (80033bc <HAL_RCC_GetPCLK2Freq+0x24>)
 80033ae:	5ccb      	ldrb	r3, [r1, r3]
 80033b0:	fa22 f303 	lsr.w	r3, r2, r3
}
 80033b4:	4618      	mov	r0, r3
 80033b6:	bd80      	pop	{r7, pc}
 80033b8:	40023800 	.word	0x40023800
 80033bc:	08009f14 	.word	0x08009f14

080033c0 <HAL_RCC_GetClockConfig>:
  * will be configured.
  * @param  pFLatency Pointer on the Flash Latency.
  * @retval None
  */
void HAL_RCC_GetClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t *pFLatency)
{
 80033c0:	b480      	push	{r7}
 80033c2:	b083      	sub	sp, #12
 80033c4:	af00      	add	r7, sp, #0
 80033c6:	6078      	str	r0, [r7, #4]
 80033c8:	6039      	str	r1, [r7, #0]
  /* Set all possible values for the Clock type parameter --------------------*/
  RCC_ClkInitStruct->ClockType = RCC_CLOCKTYPE_SYSCLK | RCC_CLOCKTYPE_HCLK | RCC_CLOCKTYPE_PCLK1 | RCC_CLOCKTYPE_PCLK2;
 80033ca:	687b      	ldr	r3, [r7, #4]
 80033cc:	220f      	movs	r2, #15
 80033ce:	601a      	str	r2, [r3, #0]

  /* Get the SYSCLK configuration --------------------------------------------*/
  RCC_ClkInitStruct->SYSCLKSource = (uint32_t)(RCC->CFGR & RCC_CFGR_SW);
 80033d0:	4b12      	ldr	r3, [pc, #72]	; (800341c <HAL_RCC_GetClockConfig+0x5c>)
 80033d2:	689b      	ldr	r3, [r3, #8]
 80033d4:	f003 0203 	and.w	r2, r3, #3
 80033d8:	687b      	ldr	r3, [r7, #4]
 80033da:	605a      	str	r2, [r3, #4]

  /* Get the HCLK configuration ----------------------------------------------*/
  RCC_ClkInitStruct->AHBCLKDivider = (uint32_t)(RCC->CFGR & RCC_CFGR_HPRE);
 80033dc:	4b0f      	ldr	r3, [pc, #60]	; (800341c <HAL_RCC_GetClockConfig+0x5c>)
 80033de:	689b      	ldr	r3, [r3, #8]
 80033e0:	f003 02f0 	and.w	r2, r3, #240	; 0xf0
 80033e4:	687b      	ldr	r3, [r7, #4]
 80033e6:	609a      	str	r2, [r3, #8]

  /* Get the APB1 configuration ----------------------------------------------*/
  RCC_ClkInitStruct->APB1CLKDivider = (uint32_t)(RCC->CFGR & RCC_CFGR_PPRE1);
 80033e8:	4b0c      	ldr	r3, [pc, #48]	; (800341c <HAL_RCC_GetClockConfig+0x5c>)
 80033ea:	689b      	ldr	r3, [r3, #8]
 80033ec:	f403 52e0 	and.w	r2, r3, #7168	; 0x1c00
 80033f0:	687b      	ldr	r3, [r7, #4]
 80033f2:	60da      	str	r2, [r3, #12]

  /* Get the APB2 configuration ----------------------------------------------*/
  RCC_ClkInitStruct->APB2CLKDivider = (uint32_t)((RCC->CFGR & RCC_CFGR_PPRE2) >> 3U);
 80033f4:	4b09      	ldr	r3, [pc, #36]	; (800341c <HAL_RCC_GetClockConfig+0x5c>)
 80033f6:	689b      	ldr	r3, [r3, #8]
 80033f8:	08db      	lsrs	r3, r3, #3
 80033fa:	f403 52e0 	and.w	r2, r3, #7168	; 0x1c00
 80033fe:	687b      	ldr	r3, [r7, #4]
 8003400:	611a      	str	r2, [r3, #16]

  /* Get the Flash Wait State (Latency) configuration ------------------------*/
  *pFLatency = (uint32_t)(FLASH->ACR & FLASH_ACR_LATENCY);
 8003402:	4b07      	ldr	r3, [pc, #28]	; (8003420 <HAL_RCC_GetClockConfig+0x60>)
 8003404:	681b      	ldr	r3, [r3, #0]
 8003406:	f003 020f 	and.w	r2, r3, #15
 800340a:	683b      	ldr	r3, [r7, #0]
 800340c:	601a      	str	r2, [r3, #0]
}
 800340e:	bf00      	nop
 8003410:	370c      	adds	r7, #12
 8003412:	46bd      	mov	sp, r7
 8003414:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003418:	4770      	bx	lr
 800341a:	bf00      	nop
 800341c:	40023800 	.word	0x40023800
 8003420:	40023c00 	.word	0x40023c00

08003424 <HAL_TIM_Base_Init>:
  *         Ex: call @ref HAL_TIM_Base_DeInit() before HAL_TIM_Base_Init()
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Init(TIM_HandleTypeDef *htim)
{
 8003424:	b580      	push	{r7, lr}
 8003426:	b082      	sub	sp, #8
 8003428:	af00      	add	r7, sp, #0
 800342a:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 800342c:	687b      	ldr	r3, [r7, #4]
 800342e:	2b00      	cmp	r3, #0
 8003430:	d101      	bne.n	8003436 <HAL_TIM_Base_Init+0x12>
  {
    return HAL_ERROR;
 8003432:	2301      	movs	r3, #1
 8003434:	e01d      	b.n	8003472 <HAL_TIM_Base_Init+0x4e>
  assert_param(IS_TIM_INSTANCE(htim->Instance));
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 8003436:	687b      	ldr	r3, [r7, #4]
 8003438:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 800343c:	b2db      	uxtb	r3, r3
 800343e:	2b00      	cmp	r3, #0
 8003440:	d106      	bne.n	8003450 <HAL_TIM_Base_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 8003442:	687b      	ldr	r3, [r7, #4]
 8003444:	2200      	movs	r2, #0
 8003446:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->Base_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    HAL_TIM_Base_MspInit(htim);
 800344a:	6878      	ldr	r0, [r7, #4]
 800344c:	f7fd fcb4 	bl	8000db8 <HAL_TIM_Base_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8003450:	687b      	ldr	r3, [r7, #4]
 8003452:	2202      	movs	r2, #2
 8003454:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Set the Time Base configuration */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 8003458:	687b      	ldr	r3, [r7, #4]
 800345a:	681a      	ldr	r2, [r3, #0]
 800345c:	687b      	ldr	r3, [r7, #4]
 800345e:	3304      	adds	r3, #4
 8003460:	4619      	mov	r1, r3
 8003462:	4610      	mov	r0, r2
 8003464:	f000 fa22 	bl	80038ac <TIM_Base_SetConfig>

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 8003468:	687b      	ldr	r3, [r7, #4]
 800346a:	2201      	movs	r2, #1
 800346c:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  return HAL_OK;
 8003470:	2300      	movs	r3, #0
}
 8003472:	4618      	mov	r0, r3
 8003474:	3708      	adds	r7, #8
 8003476:	46bd      	mov	sp, r7
 8003478:	bd80      	pop	{r7, pc}

0800347a <HAL_TIM_Base_Start_IT>:
  * @brief  Starts the TIM Base generation in interrupt mode.
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Start_IT(TIM_HandleTypeDef *htim)
{
 800347a:	b480      	push	{r7}
 800347c:	b085      	sub	sp, #20
 800347e:	af00      	add	r7, sp, #0
 8003480:	6078      	str	r0, [r7, #4]

  /* Check the parameters */
  assert_param(IS_TIM_INSTANCE(htim->Instance));

  /* Enable the TIM Update interrupt */
  __HAL_TIM_ENABLE_IT(htim, TIM_IT_UPDATE);
 8003482:	687b      	ldr	r3, [r7, #4]
 8003484:	681b      	ldr	r3, [r3, #0]
 8003486:	68da      	ldr	r2, [r3, #12]
 8003488:	687b      	ldr	r3, [r7, #4]
 800348a:	681b      	ldr	r3, [r3, #0]
 800348c:	f042 0201 	orr.w	r2, r2, #1
 8003490:	60da      	str	r2, [r3, #12]

  /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
  tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 8003492:	687b      	ldr	r3, [r7, #4]
 8003494:	681b      	ldr	r3, [r3, #0]
 8003496:	689b      	ldr	r3, [r3, #8]
 8003498:	f003 0307 	and.w	r3, r3, #7
 800349c:	60fb      	str	r3, [r7, #12]
  if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 800349e:	68fb      	ldr	r3, [r7, #12]
 80034a0:	2b06      	cmp	r3, #6
 80034a2:	d007      	beq.n	80034b4 <HAL_TIM_Base_Start_IT+0x3a>
  {
    __HAL_TIM_ENABLE(htim);
 80034a4:	687b      	ldr	r3, [r7, #4]
 80034a6:	681b      	ldr	r3, [r3, #0]
 80034a8:	681a      	ldr	r2, [r3, #0]
 80034aa:	687b      	ldr	r3, [r7, #4]
 80034ac:	681b      	ldr	r3, [r3, #0]
 80034ae:	f042 0201 	orr.w	r2, r2, #1
 80034b2:	601a      	str	r2, [r3, #0]
  }

  /* Return function status */
  return HAL_OK;
 80034b4:	2300      	movs	r3, #0
}
 80034b6:	4618      	mov	r0, r3
 80034b8:	3714      	adds	r7, #20
 80034ba:	46bd      	mov	sp, r7
 80034bc:	f85d 7b04 	ldr.w	r7, [sp], #4
 80034c0:	4770      	bx	lr

080034c2 <HAL_TIM_IRQHandler>:
  * @brief  This function handles TIM interrupts requests.
  * @param  htim TIM  handle
  * @retval None
  */
void HAL_TIM_IRQHandler(TIM_HandleTypeDef *htim)
{
 80034c2:	b580      	push	{r7, lr}
 80034c4:	b082      	sub	sp, #8
 80034c6:	af00      	add	r7, sp, #0
 80034c8:	6078      	str	r0, [r7, #4]
  /* Capture compare 1 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC1) != RESET)
 80034ca:	687b      	ldr	r3, [r7, #4]
 80034cc:	681b      	ldr	r3, [r3, #0]
 80034ce:	691b      	ldr	r3, [r3, #16]
 80034d0:	f003 0302 	and.w	r3, r3, #2
 80034d4:	2b02      	cmp	r3, #2
 80034d6:	d122      	bne.n	800351e <HAL_TIM_IRQHandler+0x5c>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC1) != RESET)
 80034d8:	687b      	ldr	r3, [r7, #4]
 80034da:	681b      	ldr	r3, [r3, #0]
 80034dc:	68db      	ldr	r3, [r3, #12]
 80034de:	f003 0302 	and.w	r3, r3, #2
 80034e2:	2b02      	cmp	r3, #2
 80034e4:	d11b      	bne.n	800351e <HAL_TIM_IRQHandler+0x5c>
    {
      {
        __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC1);
 80034e6:	687b      	ldr	r3, [r7, #4]
 80034e8:	681b      	ldr	r3, [r3, #0]
 80034ea:	f06f 0202 	mvn.w	r2, #2
 80034ee:	611a      	str	r2, [r3, #16]
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_1;
 80034f0:	687b      	ldr	r3, [r7, #4]
 80034f2:	2201      	movs	r2, #1
 80034f4:	771a      	strb	r2, [r3, #28]

        /* Input capture event */
        if ((htim->Instance->CCMR1 & TIM_CCMR1_CC1S) != 0x00U)
 80034f6:	687b      	ldr	r3, [r7, #4]
 80034f8:	681b      	ldr	r3, [r3, #0]
 80034fa:	699b      	ldr	r3, [r3, #24]
 80034fc:	f003 0303 	and.w	r3, r3, #3
 8003500:	2b00      	cmp	r3, #0
 8003502:	d003      	beq.n	800350c <HAL_TIM_IRQHandler+0x4a>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->IC_CaptureCallback(htim);
#else
          HAL_TIM_IC_CaptureCallback(htim);
 8003504:	6878      	ldr	r0, [r7, #4]
 8003506:	f000 f9b2 	bl	800386e <HAL_TIM_IC_CaptureCallback>
 800350a:	e005      	b.n	8003518 <HAL_TIM_IRQHandler+0x56>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->OC_DelayElapsedCallback(htim);
          htim->PWM_PulseFinishedCallback(htim);
#else
          HAL_TIM_OC_DelayElapsedCallback(htim);
 800350c:	6878      	ldr	r0, [r7, #4]
 800350e:	f000 f9a4 	bl	800385a <HAL_TIM_OC_DelayElapsedCallback>
          HAL_TIM_PWM_PulseFinishedCallback(htim);
 8003512:	6878      	ldr	r0, [r7, #4]
 8003514:	f000 f9b5 	bl	8003882 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
        }
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8003518:	687b      	ldr	r3, [r7, #4]
 800351a:	2200      	movs	r2, #0
 800351c:	771a      	strb	r2, [r3, #28]
      }
    }
  }
  /* Capture compare 2 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC2) != RESET)
 800351e:	687b      	ldr	r3, [r7, #4]
 8003520:	681b      	ldr	r3, [r3, #0]
 8003522:	691b      	ldr	r3, [r3, #16]
 8003524:	f003 0304 	and.w	r3, r3, #4
 8003528:	2b04      	cmp	r3, #4
 800352a:	d122      	bne.n	8003572 <HAL_TIM_IRQHandler+0xb0>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC2) != RESET)
 800352c:	687b      	ldr	r3, [r7, #4]
 800352e:	681b      	ldr	r3, [r3, #0]
 8003530:	68db      	ldr	r3, [r3, #12]
 8003532:	f003 0304 	and.w	r3, r3, #4
 8003536:	2b04      	cmp	r3, #4
 8003538:	d11b      	bne.n	8003572 <HAL_TIM_IRQHandler+0xb0>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC2);
 800353a:	687b      	ldr	r3, [r7, #4]
 800353c:	681b      	ldr	r3, [r3, #0]
 800353e:	f06f 0204 	mvn.w	r2, #4
 8003542:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_2;
 8003544:	687b      	ldr	r3, [r7, #4]
 8003546:	2202      	movs	r2, #2
 8003548:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR1 & TIM_CCMR1_CC2S) != 0x00U)
 800354a:	687b      	ldr	r3, [r7, #4]
 800354c:	681b      	ldr	r3, [r3, #0]
 800354e:	699b      	ldr	r3, [r3, #24]
 8003550:	f403 7340 	and.w	r3, r3, #768	; 0x300
 8003554:	2b00      	cmp	r3, #0
 8003556:	d003      	beq.n	8003560 <HAL_TIM_IRQHandler+0x9e>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 8003558:	6878      	ldr	r0, [r7, #4]
 800355a:	f000 f988 	bl	800386e <HAL_TIM_IC_CaptureCallback>
 800355e:	e005      	b.n	800356c <HAL_TIM_IRQHandler+0xaa>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 8003560:	6878      	ldr	r0, [r7, #4]
 8003562:	f000 f97a 	bl	800385a <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8003566:	6878      	ldr	r0, [r7, #4]
 8003568:	f000 f98b 	bl	8003882 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 800356c:	687b      	ldr	r3, [r7, #4]
 800356e:	2200      	movs	r2, #0
 8003570:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 3 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC3) != RESET)
 8003572:	687b      	ldr	r3, [r7, #4]
 8003574:	681b      	ldr	r3, [r3, #0]
 8003576:	691b      	ldr	r3, [r3, #16]
 8003578:	f003 0308 	and.w	r3, r3, #8
 800357c:	2b08      	cmp	r3, #8
 800357e:	d122      	bne.n	80035c6 <HAL_TIM_IRQHandler+0x104>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC3) != RESET)
 8003580:	687b      	ldr	r3, [r7, #4]
 8003582:	681b      	ldr	r3, [r3, #0]
 8003584:	68db      	ldr	r3, [r3, #12]
 8003586:	f003 0308 	and.w	r3, r3, #8
 800358a:	2b08      	cmp	r3, #8
 800358c:	d11b      	bne.n	80035c6 <HAL_TIM_IRQHandler+0x104>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC3);
 800358e:	687b      	ldr	r3, [r7, #4]
 8003590:	681b      	ldr	r3, [r3, #0]
 8003592:	f06f 0208 	mvn.w	r2, #8
 8003596:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_3;
 8003598:	687b      	ldr	r3, [r7, #4]
 800359a:	2204      	movs	r2, #4
 800359c:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC3S) != 0x00U)
 800359e:	687b      	ldr	r3, [r7, #4]
 80035a0:	681b      	ldr	r3, [r3, #0]
 80035a2:	69db      	ldr	r3, [r3, #28]
 80035a4:	f003 0303 	and.w	r3, r3, #3
 80035a8:	2b00      	cmp	r3, #0
 80035aa:	d003      	beq.n	80035b4 <HAL_TIM_IRQHandler+0xf2>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 80035ac:	6878      	ldr	r0, [r7, #4]
 80035ae:	f000 f95e 	bl	800386e <HAL_TIM_IC_CaptureCallback>
 80035b2:	e005      	b.n	80035c0 <HAL_TIM_IRQHandler+0xfe>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 80035b4:	6878      	ldr	r0, [r7, #4]
 80035b6:	f000 f950 	bl	800385a <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 80035ba:	6878      	ldr	r0, [r7, #4]
 80035bc:	f000 f961 	bl	8003882 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 80035c0:	687b      	ldr	r3, [r7, #4]
 80035c2:	2200      	movs	r2, #0
 80035c4:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 4 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC4) != RESET)
 80035c6:	687b      	ldr	r3, [r7, #4]
 80035c8:	681b      	ldr	r3, [r3, #0]
 80035ca:	691b      	ldr	r3, [r3, #16]
 80035cc:	f003 0310 	and.w	r3, r3, #16
 80035d0:	2b10      	cmp	r3, #16
 80035d2:	d122      	bne.n	800361a <HAL_TIM_IRQHandler+0x158>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC4) != RESET)
 80035d4:	687b      	ldr	r3, [r7, #4]
 80035d6:	681b      	ldr	r3, [r3, #0]
 80035d8:	68db      	ldr	r3, [r3, #12]
 80035da:	f003 0310 	and.w	r3, r3, #16
 80035de:	2b10      	cmp	r3, #16
 80035e0:	d11b      	bne.n	800361a <HAL_TIM_IRQHandler+0x158>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC4);
 80035e2:	687b      	ldr	r3, [r7, #4]
 80035e4:	681b      	ldr	r3, [r3, #0]
 80035e6:	f06f 0210 	mvn.w	r2, #16
 80035ea:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_4;
 80035ec:	687b      	ldr	r3, [r7, #4]
 80035ee:	2208      	movs	r2, #8
 80035f0:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC4S) != 0x00U)
 80035f2:	687b      	ldr	r3, [r7, #4]
 80035f4:	681b      	ldr	r3, [r3, #0]
 80035f6:	69db      	ldr	r3, [r3, #28]
 80035f8:	f403 7340 	and.w	r3, r3, #768	; 0x300
 80035fc:	2b00      	cmp	r3, #0
 80035fe:	d003      	beq.n	8003608 <HAL_TIM_IRQHandler+0x146>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 8003600:	6878      	ldr	r0, [r7, #4]
 8003602:	f000 f934 	bl	800386e <HAL_TIM_IC_CaptureCallback>
 8003606:	e005      	b.n	8003614 <HAL_TIM_IRQHandler+0x152>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 8003608:	6878      	ldr	r0, [r7, #4]
 800360a:	f000 f926 	bl	800385a <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 800360e:	6878      	ldr	r0, [r7, #4]
 8003610:	f000 f937 	bl	8003882 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8003614:	687b      	ldr	r3, [r7, #4]
 8003616:	2200      	movs	r2, #0
 8003618:	771a      	strb	r2, [r3, #28]
    }
  }
  /* TIM Update event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_UPDATE) != RESET)
 800361a:	687b      	ldr	r3, [r7, #4]
 800361c:	681b      	ldr	r3, [r3, #0]
 800361e:	691b      	ldr	r3, [r3, #16]
 8003620:	f003 0301 	and.w	r3, r3, #1
 8003624:	2b01      	cmp	r3, #1
 8003626:	d10e      	bne.n	8003646 <HAL_TIM_IRQHandler+0x184>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_UPDATE) != RESET)
 8003628:	687b      	ldr	r3, [r7, #4]
 800362a:	681b      	ldr	r3, [r3, #0]
 800362c:	68db      	ldr	r3, [r3, #12]
 800362e:	f003 0301 	and.w	r3, r3, #1
 8003632:	2b01      	cmp	r3, #1
 8003634:	d107      	bne.n	8003646 <HAL_TIM_IRQHandler+0x184>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_UPDATE);
 8003636:	687b      	ldr	r3, [r7, #4]
 8003638:	681b      	ldr	r3, [r3, #0]
 800363a:	f06f 0201 	mvn.w	r2, #1
 800363e:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->PeriodElapsedCallback(htim);
#else
      HAL_TIM_PeriodElapsedCallback(htim);
 8003640:	6878      	ldr	r0, [r7, #4]
 8003642:	f7fd fa85 	bl	8000b50 <HAL_TIM_PeriodElapsedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Break input event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_BREAK) != RESET)
 8003646:	687b      	ldr	r3, [r7, #4]
 8003648:	681b      	ldr	r3, [r3, #0]
 800364a:	691b      	ldr	r3, [r3, #16]
 800364c:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8003650:	2b80      	cmp	r3, #128	; 0x80
 8003652:	d10e      	bne.n	8003672 <HAL_TIM_IRQHandler+0x1b0>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_BREAK) != RESET)
 8003654:	687b      	ldr	r3, [r7, #4]
 8003656:	681b      	ldr	r3, [r3, #0]
 8003658:	68db      	ldr	r3, [r3, #12]
 800365a:	f003 0380 	and.w	r3, r3, #128	; 0x80
 800365e:	2b80      	cmp	r3, #128	; 0x80
 8003660:	d107      	bne.n	8003672 <HAL_TIM_IRQHandler+0x1b0>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_BREAK);
 8003662:	687b      	ldr	r3, [r7, #4]
 8003664:	681b      	ldr	r3, [r3, #0]
 8003666:	f06f 0280 	mvn.w	r2, #128	; 0x80
 800366a:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->BreakCallback(htim);
#else
      HAL_TIMEx_BreakCallback(htim);
 800366c:	6878      	ldr	r0, [r7, #4]
 800366e:	f000 fadd 	bl	8003c2c <HAL_TIMEx_BreakCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Trigger detection event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_TRIGGER) != RESET)
 8003672:	687b      	ldr	r3, [r7, #4]
 8003674:	681b      	ldr	r3, [r3, #0]
 8003676:	691b      	ldr	r3, [r3, #16]
 8003678:	f003 0340 	and.w	r3, r3, #64	; 0x40
 800367c:	2b40      	cmp	r3, #64	; 0x40
 800367e:	d10e      	bne.n	800369e <HAL_TIM_IRQHandler+0x1dc>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_TRIGGER) != RESET)
 8003680:	687b      	ldr	r3, [r7, #4]
 8003682:	681b      	ldr	r3, [r3, #0]
 8003684:	68db      	ldr	r3, [r3, #12]
 8003686:	f003 0340 	and.w	r3, r3, #64	; 0x40
 800368a:	2b40      	cmp	r3, #64	; 0x40
 800368c:	d107      	bne.n	800369e <HAL_TIM_IRQHandler+0x1dc>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_TRIGGER);
 800368e:	687b      	ldr	r3, [r7, #4]
 8003690:	681b      	ldr	r3, [r3, #0]
 8003692:	f06f 0240 	mvn.w	r2, #64	; 0x40
 8003696:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->TriggerCallback(htim);
#else
      HAL_TIM_TriggerCallback(htim);
 8003698:	6878      	ldr	r0, [r7, #4]
 800369a:	f000 f8fc 	bl	8003896 <HAL_TIM_TriggerCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM commutation event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_COM) != RESET)
 800369e:	687b      	ldr	r3, [r7, #4]
 80036a0:	681b      	ldr	r3, [r3, #0]
 80036a2:	691b      	ldr	r3, [r3, #16]
 80036a4:	f003 0320 	and.w	r3, r3, #32
 80036a8:	2b20      	cmp	r3, #32
 80036aa:	d10e      	bne.n	80036ca <HAL_TIM_IRQHandler+0x208>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_COM) != RESET)
 80036ac:	687b      	ldr	r3, [r7, #4]
 80036ae:	681b      	ldr	r3, [r3, #0]
 80036b0:	68db      	ldr	r3, [r3, #12]
 80036b2:	f003 0320 	and.w	r3, r3, #32
 80036b6:	2b20      	cmp	r3, #32
 80036b8:	d107      	bne.n	80036ca <HAL_TIM_IRQHandler+0x208>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_FLAG_COM);
 80036ba:	687b      	ldr	r3, [r7, #4]
 80036bc:	681b      	ldr	r3, [r3, #0]
 80036be:	f06f 0220 	mvn.w	r2, #32
 80036c2:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->CommutationCallback(htim);
#else
      HAL_TIMEx_CommutCallback(htim);
 80036c4:	6878      	ldr	r0, [r7, #4]
 80036c6:	f000 faa7 	bl	8003c18 <HAL_TIMEx_CommutCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
}
 80036ca:	bf00      	nop
 80036cc:	3708      	adds	r7, #8
 80036ce:	46bd      	mov	sp, r7
 80036d0:	bd80      	pop	{r7, pc}

080036d2 <HAL_TIM_ConfigClockSource>:
  * @param  sClockSourceConfig pointer to a TIM_ClockConfigTypeDef structure that
  *         contains the clock source information for the TIM peripheral.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_ConfigClockSource(TIM_HandleTypeDef *htim, TIM_ClockConfigTypeDef *sClockSourceConfig)
{
 80036d2:	b580      	push	{r7, lr}
 80036d4:	b084      	sub	sp, #16
 80036d6:	af00      	add	r7, sp, #0
 80036d8:	6078      	str	r0, [r7, #4]
 80036da:	6039      	str	r1, [r7, #0]
  uint32_t tmpsmcr;

  /* Process Locked */
  __HAL_LOCK(htim);
 80036dc:	687b      	ldr	r3, [r7, #4]
 80036de:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 80036e2:	2b01      	cmp	r3, #1
 80036e4:	d101      	bne.n	80036ea <HAL_TIM_ConfigClockSource+0x18>
 80036e6:	2302      	movs	r3, #2
 80036e8:	e0b3      	b.n	8003852 <HAL_TIM_ConfigClockSource+0x180>
 80036ea:	687b      	ldr	r3, [r7, #4]
 80036ec:	2201      	movs	r2, #1
 80036ee:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  htim->State = HAL_TIM_STATE_BUSY;
 80036f2:	687b      	ldr	r3, [r7, #4]
 80036f4:	2202      	movs	r2, #2
 80036f6:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Check the parameters */
  assert_param(IS_TIM_CLOCKSOURCE(sClockSourceConfig->ClockSource));

  /* Reset the SMS, TS, ECE, ETPS and ETRF bits */
  tmpsmcr = htim->Instance->SMCR;
 80036fa:	687b      	ldr	r3, [r7, #4]
 80036fc:	681b      	ldr	r3, [r3, #0]
 80036fe:	689b      	ldr	r3, [r3, #8]
 8003700:	60fb      	str	r3, [r7, #12]
  tmpsmcr &= ~(TIM_SMCR_SMS | TIM_SMCR_TS);
 8003702:	68fb      	ldr	r3, [r7, #12]
 8003704:	f023 0377 	bic.w	r3, r3, #119	; 0x77
 8003708:	60fb      	str	r3, [r7, #12]
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 800370a:	68fb      	ldr	r3, [r7, #12]
 800370c:	f423 437f 	bic.w	r3, r3, #65280	; 0xff00
 8003710:	60fb      	str	r3, [r7, #12]
  htim->Instance->SMCR = tmpsmcr;
 8003712:	687b      	ldr	r3, [r7, #4]
 8003714:	681b      	ldr	r3, [r3, #0]
 8003716:	68fa      	ldr	r2, [r7, #12]
 8003718:	609a      	str	r2, [r3, #8]

  switch (sClockSourceConfig->ClockSource)
 800371a:	683b      	ldr	r3, [r7, #0]
 800371c:	681b      	ldr	r3, [r3, #0]
 800371e:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 8003722:	d03e      	beq.n	80037a2 <HAL_TIM_ConfigClockSource+0xd0>
 8003724:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 8003728:	f200 8087 	bhi.w	800383a <HAL_TIM_ConfigClockSource+0x168>
 800372c:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 8003730:	f000 8085 	beq.w	800383e <HAL_TIM_ConfigClockSource+0x16c>
 8003734:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 8003738:	d87f      	bhi.n	800383a <HAL_TIM_ConfigClockSource+0x168>
 800373a:	2b70      	cmp	r3, #112	; 0x70
 800373c:	d01a      	beq.n	8003774 <HAL_TIM_ConfigClockSource+0xa2>
 800373e:	2b70      	cmp	r3, #112	; 0x70
 8003740:	d87b      	bhi.n	800383a <HAL_TIM_ConfigClockSource+0x168>
 8003742:	2b60      	cmp	r3, #96	; 0x60
 8003744:	d050      	beq.n	80037e8 <HAL_TIM_ConfigClockSource+0x116>
 8003746:	2b60      	cmp	r3, #96	; 0x60
 8003748:	d877      	bhi.n	800383a <HAL_TIM_ConfigClockSource+0x168>
 800374a:	2b50      	cmp	r3, #80	; 0x50
 800374c:	d03c      	beq.n	80037c8 <HAL_TIM_ConfigClockSource+0xf6>
 800374e:	2b50      	cmp	r3, #80	; 0x50
 8003750:	d873      	bhi.n	800383a <HAL_TIM_ConfigClockSource+0x168>
 8003752:	2b40      	cmp	r3, #64	; 0x40
 8003754:	d058      	beq.n	8003808 <HAL_TIM_ConfigClockSource+0x136>
 8003756:	2b40      	cmp	r3, #64	; 0x40
 8003758:	d86f      	bhi.n	800383a <HAL_TIM_ConfigClockSource+0x168>
 800375a:	2b30      	cmp	r3, #48	; 0x30
 800375c:	d064      	beq.n	8003828 <HAL_TIM_ConfigClockSource+0x156>
 800375e:	2b30      	cmp	r3, #48	; 0x30
 8003760:	d86b      	bhi.n	800383a <HAL_TIM_ConfigClockSource+0x168>
 8003762:	2b20      	cmp	r3, #32
 8003764:	d060      	beq.n	8003828 <HAL_TIM_ConfigClockSource+0x156>
 8003766:	2b20      	cmp	r3, #32
 8003768:	d867      	bhi.n	800383a <HAL_TIM_ConfigClockSource+0x168>
 800376a:	2b00      	cmp	r3, #0
 800376c:	d05c      	beq.n	8003828 <HAL_TIM_ConfigClockSource+0x156>
 800376e:	2b10      	cmp	r3, #16
 8003770:	d05a      	beq.n	8003828 <HAL_TIM_ConfigClockSource+0x156>
      TIM_ITRx_SetConfig(htim->Instance, sClockSourceConfig->ClockSource);
      break;
    }

    default:
      break;
 8003772:	e062      	b.n	800383a <HAL_TIM_ConfigClockSource+0x168>
      TIM_ETR_SetConfig(htim->Instance,
 8003774:	687b      	ldr	r3, [r7, #4]
 8003776:	6818      	ldr	r0, [r3, #0]
 8003778:	683b      	ldr	r3, [r7, #0]
 800377a:	6899      	ldr	r1, [r3, #8]
 800377c:	683b      	ldr	r3, [r7, #0]
 800377e:	685a      	ldr	r2, [r3, #4]
 8003780:	683b      	ldr	r3, [r7, #0]
 8003782:	68db      	ldr	r3, [r3, #12]
 8003784:	f000 f9ac 	bl	8003ae0 <TIM_ETR_SetConfig>
      tmpsmcr = htim->Instance->SMCR;
 8003788:	687b      	ldr	r3, [r7, #4]
 800378a:	681b      	ldr	r3, [r3, #0]
 800378c:	689b      	ldr	r3, [r3, #8]
 800378e:	60fb      	str	r3, [r7, #12]
      tmpsmcr |= (TIM_SLAVEMODE_EXTERNAL1 | TIM_CLOCKSOURCE_ETRMODE1);
 8003790:	68fb      	ldr	r3, [r7, #12]
 8003792:	f043 0377 	orr.w	r3, r3, #119	; 0x77
 8003796:	60fb      	str	r3, [r7, #12]
      htim->Instance->SMCR = tmpsmcr;
 8003798:	687b      	ldr	r3, [r7, #4]
 800379a:	681b      	ldr	r3, [r3, #0]
 800379c:	68fa      	ldr	r2, [r7, #12]
 800379e:	609a      	str	r2, [r3, #8]
      break;
 80037a0:	e04e      	b.n	8003840 <HAL_TIM_ConfigClockSource+0x16e>
      TIM_ETR_SetConfig(htim->Instance,
 80037a2:	687b      	ldr	r3, [r7, #4]
 80037a4:	6818      	ldr	r0, [r3, #0]
 80037a6:	683b      	ldr	r3, [r7, #0]
 80037a8:	6899      	ldr	r1, [r3, #8]
 80037aa:	683b      	ldr	r3, [r7, #0]
 80037ac:	685a      	ldr	r2, [r3, #4]
 80037ae:	683b      	ldr	r3, [r7, #0]
 80037b0:	68db      	ldr	r3, [r3, #12]
 80037b2:	f000 f995 	bl	8003ae0 <TIM_ETR_SetConfig>
      htim->Instance->SMCR |= TIM_SMCR_ECE;
 80037b6:	687b      	ldr	r3, [r7, #4]
 80037b8:	681b      	ldr	r3, [r3, #0]
 80037ba:	689a      	ldr	r2, [r3, #8]
 80037bc:	687b      	ldr	r3, [r7, #4]
 80037be:	681b      	ldr	r3, [r3, #0]
 80037c0:	f442 4280 	orr.w	r2, r2, #16384	; 0x4000
 80037c4:	609a      	str	r2, [r3, #8]
      break;
 80037c6:	e03b      	b.n	8003840 <HAL_TIM_ConfigClockSource+0x16e>
      TIM_TI1_ConfigInputStage(htim->Instance,
 80037c8:	687b      	ldr	r3, [r7, #4]
 80037ca:	6818      	ldr	r0, [r3, #0]
 80037cc:	683b      	ldr	r3, [r7, #0]
 80037ce:	6859      	ldr	r1, [r3, #4]
 80037d0:	683b      	ldr	r3, [r7, #0]
 80037d2:	68db      	ldr	r3, [r3, #12]
 80037d4:	461a      	mov	r2, r3
 80037d6:	f000 f909 	bl	80039ec <TIM_TI1_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI1);
 80037da:	687b      	ldr	r3, [r7, #4]
 80037dc:	681b      	ldr	r3, [r3, #0]
 80037de:	2150      	movs	r1, #80	; 0x50
 80037e0:	4618      	mov	r0, r3
 80037e2:	f000 f962 	bl	8003aaa <TIM_ITRx_SetConfig>
      break;
 80037e6:	e02b      	b.n	8003840 <HAL_TIM_ConfigClockSource+0x16e>
      TIM_TI2_ConfigInputStage(htim->Instance,
 80037e8:	687b      	ldr	r3, [r7, #4]
 80037ea:	6818      	ldr	r0, [r3, #0]
 80037ec:	683b      	ldr	r3, [r7, #0]
 80037ee:	6859      	ldr	r1, [r3, #4]
 80037f0:	683b      	ldr	r3, [r7, #0]
 80037f2:	68db      	ldr	r3, [r3, #12]
 80037f4:	461a      	mov	r2, r3
 80037f6:	f000 f928 	bl	8003a4a <TIM_TI2_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI2);
 80037fa:	687b      	ldr	r3, [r7, #4]
 80037fc:	681b      	ldr	r3, [r3, #0]
 80037fe:	2160      	movs	r1, #96	; 0x60
 8003800:	4618      	mov	r0, r3
 8003802:	f000 f952 	bl	8003aaa <TIM_ITRx_SetConfig>
      break;
 8003806:	e01b      	b.n	8003840 <HAL_TIM_ConfigClockSource+0x16e>
      TIM_TI1_ConfigInputStage(htim->Instance,
 8003808:	687b      	ldr	r3, [r7, #4]
 800380a:	6818      	ldr	r0, [r3, #0]
 800380c:	683b      	ldr	r3, [r7, #0]
 800380e:	6859      	ldr	r1, [r3, #4]
 8003810:	683b      	ldr	r3, [r7, #0]
 8003812:	68db      	ldr	r3, [r3, #12]
 8003814:	461a      	mov	r2, r3
 8003816:	f000 f8e9 	bl	80039ec <TIM_TI1_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI1ED);
 800381a:	687b      	ldr	r3, [r7, #4]
 800381c:	681b      	ldr	r3, [r3, #0]
 800381e:	2140      	movs	r1, #64	; 0x40
 8003820:	4618      	mov	r0, r3
 8003822:	f000 f942 	bl	8003aaa <TIM_ITRx_SetConfig>
      break;
 8003826:	e00b      	b.n	8003840 <HAL_TIM_ConfigClockSource+0x16e>
      TIM_ITRx_SetConfig(htim->Instance, sClockSourceConfig->ClockSource);
 8003828:	687b      	ldr	r3, [r7, #4]
 800382a:	681a      	ldr	r2, [r3, #0]
 800382c:	683b      	ldr	r3, [r7, #0]
 800382e:	681b      	ldr	r3, [r3, #0]
 8003830:	4619      	mov	r1, r3
 8003832:	4610      	mov	r0, r2
 8003834:	f000 f939 	bl	8003aaa <TIM_ITRx_SetConfig>
      break;
 8003838:	e002      	b.n	8003840 <HAL_TIM_ConfigClockSource+0x16e>
      break;
 800383a:	bf00      	nop
 800383c:	e000      	b.n	8003840 <HAL_TIM_ConfigClockSource+0x16e>
      break;
 800383e:	bf00      	nop
  }
  htim->State = HAL_TIM_STATE_READY;
 8003840:	687b      	ldr	r3, [r7, #4]
 8003842:	2201      	movs	r2, #1
 8003844:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  __HAL_UNLOCK(htim);
 8003848:	687b      	ldr	r3, [r7, #4]
 800384a:	2200      	movs	r2, #0
 800384c:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  return HAL_OK;
 8003850:	2300      	movs	r3, #0
}
 8003852:	4618      	mov	r0, r3
 8003854:	3710      	adds	r7, #16
 8003856:	46bd      	mov	sp, r7
 8003858:	bd80      	pop	{r7, pc}

0800385a <HAL_TIM_OC_DelayElapsedCallback>:
  * @brief  Output Compare callback in non-blocking mode
  * @param  htim TIM OC handle
  * @retval None
  */
__weak void HAL_TIM_OC_DelayElapsedCallback(TIM_HandleTypeDef *htim)
{
 800385a:	b480      	push	{r7}
 800385c:	b083      	sub	sp, #12
 800385e:	af00      	add	r7, sp, #0
 8003860:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_OC_DelayElapsedCallback could be implemented in the user file
   */
}
 8003862:	bf00      	nop
 8003864:	370c      	adds	r7, #12
 8003866:	46bd      	mov	sp, r7
 8003868:	f85d 7b04 	ldr.w	r7, [sp], #4
 800386c:	4770      	bx	lr

0800386e <HAL_TIM_IC_CaptureCallback>:
  * @brief  Input Capture callback in non-blocking mode
  * @param  htim TIM IC handle
  * @retval None
  */
__weak void HAL_TIM_IC_CaptureCallback(TIM_HandleTypeDef *htim)
{
 800386e:	b480      	push	{r7}
 8003870:	b083      	sub	sp, #12
 8003872:	af00      	add	r7, sp, #0
 8003874:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_IC_CaptureCallback could be implemented in the user file
   */
}
 8003876:	bf00      	nop
 8003878:	370c      	adds	r7, #12
 800387a:	46bd      	mov	sp, r7
 800387c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003880:	4770      	bx	lr

08003882 <HAL_TIM_PWM_PulseFinishedCallback>:
  * @brief  PWM Pulse finished callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_PWM_PulseFinishedCallback(TIM_HandleTypeDef *htim)
{
 8003882:	b480      	push	{r7}
 8003884:	b083      	sub	sp, #12
 8003886:	af00      	add	r7, sp, #0
 8003888:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_PWM_PulseFinishedCallback could be implemented in the user file
   */
}
 800388a:	bf00      	nop
 800388c:	370c      	adds	r7, #12
 800388e:	46bd      	mov	sp, r7
 8003890:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003894:	4770      	bx	lr

08003896 <HAL_TIM_TriggerCallback>:
  * @brief  Hall Trigger detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_TriggerCallback(TIM_HandleTypeDef *htim)
{
 8003896:	b480      	push	{r7}
 8003898:	b083      	sub	sp, #12
 800389a:	af00      	add	r7, sp, #0
 800389c:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_TriggerCallback could be implemented in the user file
   */
}
 800389e:	bf00      	nop
 80038a0:	370c      	adds	r7, #12
 80038a2:	46bd      	mov	sp, r7
 80038a4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80038a8:	4770      	bx	lr
	...

080038ac <TIM_Base_SetConfig>:
  * @param  TIMx TIM peripheral
  * @param  Structure TIM Base configuration structure
  * @retval None
  */
void TIM_Base_SetConfig(TIM_TypeDef *TIMx, TIM_Base_InitTypeDef *Structure)
{
 80038ac:	b480      	push	{r7}
 80038ae:	b085      	sub	sp, #20
 80038b0:	af00      	add	r7, sp, #0
 80038b2:	6078      	str	r0, [r7, #4]
 80038b4:	6039      	str	r1, [r7, #0]
  uint32_t tmpcr1;
  tmpcr1 = TIMx->CR1;
 80038b6:	687b      	ldr	r3, [r7, #4]
 80038b8:	681b      	ldr	r3, [r3, #0]
 80038ba:	60fb      	str	r3, [r7, #12]

  /* Set TIM Time Base Unit parameters ---------------------------------------*/
  if (IS_TIM_COUNTER_MODE_SELECT_INSTANCE(TIMx))
 80038bc:	687b      	ldr	r3, [r7, #4]
 80038be:	4a40      	ldr	r2, [pc, #256]	; (80039c0 <TIM_Base_SetConfig+0x114>)
 80038c0:	4293      	cmp	r3, r2
 80038c2:	d013      	beq.n	80038ec <TIM_Base_SetConfig+0x40>
 80038c4:	687b      	ldr	r3, [r7, #4]
 80038c6:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 80038ca:	d00f      	beq.n	80038ec <TIM_Base_SetConfig+0x40>
 80038cc:	687b      	ldr	r3, [r7, #4]
 80038ce:	4a3d      	ldr	r2, [pc, #244]	; (80039c4 <TIM_Base_SetConfig+0x118>)
 80038d0:	4293      	cmp	r3, r2
 80038d2:	d00b      	beq.n	80038ec <TIM_Base_SetConfig+0x40>
 80038d4:	687b      	ldr	r3, [r7, #4]
 80038d6:	4a3c      	ldr	r2, [pc, #240]	; (80039c8 <TIM_Base_SetConfig+0x11c>)
 80038d8:	4293      	cmp	r3, r2
 80038da:	d007      	beq.n	80038ec <TIM_Base_SetConfig+0x40>
 80038dc:	687b      	ldr	r3, [r7, #4]
 80038de:	4a3b      	ldr	r2, [pc, #236]	; (80039cc <TIM_Base_SetConfig+0x120>)
 80038e0:	4293      	cmp	r3, r2
 80038e2:	d003      	beq.n	80038ec <TIM_Base_SetConfig+0x40>
 80038e4:	687b      	ldr	r3, [r7, #4]
 80038e6:	4a3a      	ldr	r2, [pc, #232]	; (80039d0 <TIM_Base_SetConfig+0x124>)
 80038e8:	4293      	cmp	r3, r2
 80038ea:	d108      	bne.n	80038fe <TIM_Base_SetConfig+0x52>
  {
    /* Select the Counter Mode */
    tmpcr1 &= ~(TIM_CR1_DIR | TIM_CR1_CMS);
 80038ec:	68fb      	ldr	r3, [r7, #12]
 80038ee:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 80038f2:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= Structure->CounterMode;
 80038f4:	683b      	ldr	r3, [r7, #0]
 80038f6:	685b      	ldr	r3, [r3, #4]
 80038f8:	68fa      	ldr	r2, [r7, #12]
 80038fa:	4313      	orrs	r3, r2
 80038fc:	60fb      	str	r3, [r7, #12]
  }

  if (IS_TIM_CLOCK_DIVISION_INSTANCE(TIMx))
 80038fe:	687b      	ldr	r3, [r7, #4]
 8003900:	4a2f      	ldr	r2, [pc, #188]	; (80039c0 <TIM_Base_SetConfig+0x114>)
 8003902:	4293      	cmp	r3, r2
 8003904:	d02b      	beq.n	800395e <TIM_Base_SetConfig+0xb2>
 8003906:	687b      	ldr	r3, [r7, #4]
 8003908:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 800390c:	d027      	beq.n	800395e <TIM_Base_SetConfig+0xb2>
 800390e:	687b      	ldr	r3, [r7, #4]
 8003910:	4a2c      	ldr	r2, [pc, #176]	; (80039c4 <TIM_Base_SetConfig+0x118>)
 8003912:	4293      	cmp	r3, r2
 8003914:	d023      	beq.n	800395e <TIM_Base_SetConfig+0xb2>
 8003916:	687b      	ldr	r3, [r7, #4]
 8003918:	4a2b      	ldr	r2, [pc, #172]	; (80039c8 <TIM_Base_SetConfig+0x11c>)
 800391a:	4293      	cmp	r3, r2
 800391c:	d01f      	beq.n	800395e <TIM_Base_SetConfig+0xb2>
 800391e:	687b      	ldr	r3, [r7, #4]
 8003920:	4a2a      	ldr	r2, [pc, #168]	; (80039cc <TIM_Base_SetConfig+0x120>)
 8003922:	4293      	cmp	r3, r2
 8003924:	d01b      	beq.n	800395e <TIM_Base_SetConfig+0xb2>
 8003926:	687b      	ldr	r3, [r7, #4]
 8003928:	4a29      	ldr	r2, [pc, #164]	; (80039d0 <TIM_Base_SetConfig+0x124>)
 800392a:	4293      	cmp	r3, r2
 800392c:	d017      	beq.n	800395e <TIM_Base_SetConfig+0xb2>
 800392e:	687b      	ldr	r3, [r7, #4]
 8003930:	4a28      	ldr	r2, [pc, #160]	; (80039d4 <TIM_Base_SetConfig+0x128>)
 8003932:	4293      	cmp	r3, r2
 8003934:	d013      	beq.n	800395e <TIM_Base_SetConfig+0xb2>
 8003936:	687b      	ldr	r3, [r7, #4]
 8003938:	4a27      	ldr	r2, [pc, #156]	; (80039d8 <TIM_Base_SetConfig+0x12c>)
 800393a:	4293      	cmp	r3, r2
 800393c:	d00f      	beq.n	800395e <TIM_Base_SetConfig+0xb2>
 800393e:	687b      	ldr	r3, [r7, #4]
 8003940:	4a26      	ldr	r2, [pc, #152]	; (80039dc <TIM_Base_SetConfig+0x130>)
 8003942:	4293      	cmp	r3, r2
 8003944:	d00b      	beq.n	800395e <TIM_Base_SetConfig+0xb2>
 8003946:	687b      	ldr	r3, [r7, #4]
 8003948:	4a25      	ldr	r2, [pc, #148]	; (80039e0 <TIM_Base_SetConfig+0x134>)
 800394a:	4293      	cmp	r3, r2
 800394c:	d007      	beq.n	800395e <TIM_Base_SetConfig+0xb2>
 800394e:	687b      	ldr	r3, [r7, #4]
 8003950:	4a24      	ldr	r2, [pc, #144]	; (80039e4 <TIM_Base_SetConfig+0x138>)
 8003952:	4293      	cmp	r3, r2
 8003954:	d003      	beq.n	800395e <TIM_Base_SetConfig+0xb2>
 8003956:	687b      	ldr	r3, [r7, #4]
 8003958:	4a23      	ldr	r2, [pc, #140]	; (80039e8 <TIM_Base_SetConfig+0x13c>)
 800395a:	4293      	cmp	r3, r2
 800395c:	d108      	bne.n	8003970 <TIM_Base_SetConfig+0xc4>
  {
    /* Set the clock division */
    tmpcr1 &= ~TIM_CR1_CKD;
 800395e:	68fb      	ldr	r3, [r7, #12]
 8003960:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 8003964:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= (uint32_t)Structure->ClockDivision;
 8003966:	683b      	ldr	r3, [r7, #0]
 8003968:	68db      	ldr	r3, [r3, #12]
 800396a:	68fa      	ldr	r2, [r7, #12]
 800396c:	4313      	orrs	r3, r2
 800396e:	60fb      	str	r3, [r7, #12]
  }

  /* Set the auto-reload preload */
  MODIFY_REG(tmpcr1, TIM_CR1_ARPE, Structure->AutoReloadPreload);
 8003970:	68fb      	ldr	r3, [r7, #12]
 8003972:	f023 0280 	bic.w	r2, r3, #128	; 0x80
 8003976:	683b      	ldr	r3, [r7, #0]
 8003978:	695b      	ldr	r3, [r3, #20]
 800397a:	4313      	orrs	r3, r2
 800397c:	60fb      	str	r3, [r7, #12]

  TIMx->CR1 = tmpcr1;
 800397e:	687b      	ldr	r3, [r7, #4]
 8003980:	68fa      	ldr	r2, [r7, #12]
 8003982:	601a      	str	r2, [r3, #0]

  /* Set the Autoreload value */
  TIMx->ARR = (uint32_t)Structure->Period ;
 8003984:	683b      	ldr	r3, [r7, #0]
 8003986:	689a      	ldr	r2, [r3, #8]
 8003988:	687b      	ldr	r3, [r7, #4]
 800398a:	62da      	str	r2, [r3, #44]	; 0x2c

  /* Set the Prescaler value */
  TIMx->PSC = Structure->Prescaler;
 800398c:	683b      	ldr	r3, [r7, #0]
 800398e:	681a      	ldr	r2, [r3, #0]
 8003990:	687b      	ldr	r3, [r7, #4]
 8003992:	629a      	str	r2, [r3, #40]	; 0x28

  if (IS_TIM_REPETITION_COUNTER_INSTANCE(TIMx))
 8003994:	687b      	ldr	r3, [r7, #4]
 8003996:	4a0a      	ldr	r2, [pc, #40]	; (80039c0 <TIM_Base_SetConfig+0x114>)
 8003998:	4293      	cmp	r3, r2
 800399a:	d003      	beq.n	80039a4 <TIM_Base_SetConfig+0xf8>
 800399c:	687b      	ldr	r3, [r7, #4]
 800399e:	4a0c      	ldr	r2, [pc, #48]	; (80039d0 <TIM_Base_SetConfig+0x124>)
 80039a0:	4293      	cmp	r3, r2
 80039a2:	d103      	bne.n	80039ac <TIM_Base_SetConfig+0x100>
  {
    /* Set the Repetition Counter value */
    TIMx->RCR = Structure->RepetitionCounter;
 80039a4:	683b      	ldr	r3, [r7, #0]
 80039a6:	691a      	ldr	r2, [r3, #16]
 80039a8:	687b      	ldr	r3, [r7, #4]
 80039aa:	631a      	str	r2, [r3, #48]	; 0x30
  }

  /* Generate an update event to reload the Prescaler
     and the repetition counter (only for advanced timer) value immediately */
  TIMx->EGR = TIM_EGR_UG;
 80039ac:	687b      	ldr	r3, [r7, #4]
 80039ae:	2201      	movs	r2, #1
 80039b0:	615a      	str	r2, [r3, #20]
}
 80039b2:	bf00      	nop
 80039b4:	3714      	adds	r7, #20
 80039b6:	46bd      	mov	sp, r7
 80039b8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80039bc:	4770      	bx	lr
 80039be:	bf00      	nop
 80039c0:	40010000 	.word	0x40010000
 80039c4:	40000400 	.word	0x40000400
 80039c8:	40000800 	.word	0x40000800
 80039cc:	40000c00 	.word	0x40000c00
 80039d0:	40010400 	.word	0x40010400
 80039d4:	40014000 	.word	0x40014000
 80039d8:	40014400 	.word	0x40014400
 80039dc:	40014800 	.word	0x40014800
 80039e0:	40001800 	.word	0x40001800
 80039e4:	40001c00 	.word	0x40001c00
 80039e8:	40002000 	.word	0x40002000

080039ec <TIM_TI1_ConfigInputStage>:
  * @param  TIM_ICFilter Specifies the Input Capture Filter.
  *          This parameter must be a value between 0x00 and 0x0F.
  * @retval None
  */
static void TIM_TI1_ConfigInputStage(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICFilter)
{
 80039ec:	b480      	push	{r7}
 80039ee:	b087      	sub	sp, #28
 80039f0:	af00      	add	r7, sp, #0
 80039f2:	60f8      	str	r0, [r7, #12]
 80039f4:	60b9      	str	r1, [r7, #8]
 80039f6:	607a      	str	r2, [r7, #4]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 1: Reset the CC1E Bit */
  tmpccer = TIMx->CCER;
 80039f8:	68fb      	ldr	r3, [r7, #12]
 80039fa:	6a1b      	ldr	r3, [r3, #32]
 80039fc:	617b      	str	r3, [r7, #20]
  TIMx->CCER &= ~TIM_CCER_CC1E;
 80039fe:	68fb      	ldr	r3, [r7, #12]
 8003a00:	6a1b      	ldr	r3, [r3, #32]
 8003a02:	f023 0201 	bic.w	r2, r3, #1
 8003a06:	68fb      	ldr	r3, [r7, #12]
 8003a08:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 8003a0a:	68fb      	ldr	r3, [r7, #12]
 8003a0c:	699b      	ldr	r3, [r3, #24]
 8003a0e:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC1F;
 8003a10:	693b      	ldr	r3, [r7, #16]
 8003a12:	f023 03f0 	bic.w	r3, r3, #240	; 0xf0
 8003a16:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= (TIM_ICFilter << 4U);
 8003a18:	687b      	ldr	r3, [r7, #4]
 8003a1a:	011b      	lsls	r3, r3, #4
 8003a1c:	693a      	ldr	r2, [r7, #16]
 8003a1e:	4313      	orrs	r3, r2
 8003a20:	613b      	str	r3, [r7, #16]

  /* Select the Polarity and set the CC1E Bit */
  tmpccer &= ~(TIM_CCER_CC1P | TIM_CCER_CC1NP);
 8003a22:	697b      	ldr	r3, [r7, #20]
 8003a24:	f023 030a 	bic.w	r3, r3, #10
 8003a28:	617b      	str	r3, [r7, #20]
  tmpccer |= TIM_ICPolarity;
 8003a2a:	697a      	ldr	r2, [r7, #20]
 8003a2c:	68bb      	ldr	r3, [r7, #8]
 8003a2e:	4313      	orrs	r3, r2
 8003a30:	617b      	str	r3, [r7, #20]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1;
 8003a32:	68fb      	ldr	r3, [r7, #12]
 8003a34:	693a      	ldr	r2, [r7, #16]
 8003a36:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 8003a38:	68fb      	ldr	r3, [r7, #12]
 8003a3a:	697a      	ldr	r2, [r7, #20]
 8003a3c:	621a      	str	r2, [r3, #32]
}
 8003a3e:	bf00      	nop
 8003a40:	371c      	adds	r7, #28
 8003a42:	46bd      	mov	sp, r7
 8003a44:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003a48:	4770      	bx	lr

08003a4a <TIM_TI2_ConfigInputStage>:
  * @param  TIM_ICFilter Specifies the Input Capture Filter.
  *          This parameter must be a value between 0x00 and 0x0F.
  * @retval None
  */
static void TIM_TI2_ConfigInputStage(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICFilter)
{
 8003a4a:	b480      	push	{r7}
 8003a4c:	b087      	sub	sp, #28
 8003a4e:	af00      	add	r7, sp, #0
 8003a50:	60f8      	str	r0, [r7, #12]
 8003a52:	60b9      	str	r1, [r7, #8]
 8003a54:	607a      	str	r2, [r7, #4]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 2: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC2E;
 8003a56:	68fb      	ldr	r3, [r7, #12]
 8003a58:	6a1b      	ldr	r3, [r3, #32]
 8003a5a:	f023 0210 	bic.w	r2, r3, #16
 8003a5e:	68fb      	ldr	r3, [r7, #12]
 8003a60:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 8003a62:	68fb      	ldr	r3, [r7, #12]
 8003a64:	699b      	ldr	r3, [r3, #24]
 8003a66:	617b      	str	r3, [r7, #20]
  tmpccer = TIMx->CCER;
 8003a68:	68fb      	ldr	r3, [r7, #12]
 8003a6a:	6a1b      	ldr	r3, [r3, #32]
 8003a6c:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC2F;
 8003a6e:	697b      	ldr	r3, [r7, #20]
 8003a70:	f423 4370 	bic.w	r3, r3, #61440	; 0xf000
 8003a74:	617b      	str	r3, [r7, #20]
  tmpccmr1 |= (TIM_ICFilter << 12U);
 8003a76:	687b      	ldr	r3, [r7, #4]
 8003a78:	031b      	lsls	r3, r3, #12
 8003a7a:	697a      	ldr	r2, [r7, #20]
 8003a7c:	4313      	orrs	r3, r2
 8003a7e:	617b      	str	r3, [r7, #20]

  /* Select the Polarity and set the CC2E Bit */
  tmpccer &= ~(TIM_CCER_CC2P | TIM_CCER_CC2NP);
 8003a80:	693b      	ldr	r3, [r7, #16]
 8003a82:	f023 03a0 	bic.w	r3, r3, #160	; 0xa0
 8003a86:	613b      	str	r3, [r7, #16]
  tmpccer |= (TIM_ICPolarity << 4U);
 8003a88:	68bb      	ldr	r3, [r7, #8]
 8003a8a:	011b      	lsls	r3, r3, #4
 8003a8c:	693a      	ldr	r2, [r7, #16]
 8003a8e:	4313      	orrs	r3, r2
 8003a90:	613b      	str	r3, [r7, #16]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1 ;
 8003a92:	68fb      	ldr	r3, [r7, #12]
 8003a94:	697a      	ldr	r2, [r7, #20]
 8003a96:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 8003a98:	68fb      	ldr	r3, [r7, #12]
 8003a9a:	693a      	ldr	r2, [r7, #16]
 8003a9c:	621a      	str	r2, [r3, #32]
}
 8003a9e:	bf00      	nop
 8003aa0:	371c      	adds	r7, #28
 8003aa2:	46bd      	mov	sp, r7
 8003aa4:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003aa8:	4770      	bx	lr

08003aaa <TIM_ITRx_SetConfig>:
  *            @arg TIM_TS_TI2FP2: Filtered Timer Input 2
  *            @arg TIM_TS_ETRF: External Trigger input
  * @retval None
  */
static void TIM_ITRx_SetConfig(TIM_TypeDef *TIMx, uint32_t InputTriggerSource)
{
 8003aaa:	b480      	push	{r7}
 8003aac:	b085      	sub	sp, #20
 8003aae:	af00      	add	r7, sp, #0
 8003ab0:	6078      	str	r0, [r7, #4]
 8003ab2:	6039      	str	r1, [r7, #0]
  uint32_t tmpsmcr;

  /* Get the TIMx SMCR register value */
  tmpsmcr = TIMx->SMCR;
 8003ab4:	687b      	ldr	r3, [r7, #4]
 8003ab6:	689b      	ldr	r3, [r3, #8]
 8003ab8:	60fb      	str	r3, [r7, #12]
  /* Reset the TS Bits */
  tmpsmcr &= ~TIM_SMCR_TS;
 8003aba:	68fb      	ldr	r3, [r7, #12]
 8003abc:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8003ac0:	60fb      	str	r3, [r7, #12]
  /* Set the Input Trigger source and the slave mode*/
  tmpsmcr |= (InputTriggerSource | TIM_SLAVEMODE_EXTERNAL1);
 8003ac2:	683a      	ldr	r2, [r7, #0]
 8003ac4:	68fb      	ldr	r3, [r7, #12]
 8003ac6:	4313      	orrs	r3, r2
 8003ac8:	f043 0307 	orr.w	r3, r3, #7
 8003acc:	60fb      	str	r3, [r7, #12]
  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 8003ace:	687b      	ldr	r3, [r7, #4]
 8003ad0:	68fa      	ldr	r2, [r7, #12]
 8003ad2:	609a      	str	r2, [r3, #8]
}
 8003ad4:	bf00      	nop
 8003ad6:	3714      	adds	r7, #20
 8003ad8:	46bd      	mov	sp, r7
 8003ada:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003ade:	4770      	bx	lr

08003ae0 <TIM_ETR_SetConfig>:
  *          This parameter must be a value between 0x00 and 0x0F
  * @retval None
  */
void TIM_ETR_SetConfig(TIM_TypeDef *TIMx, uint32_t TIM_ExtTRGPrescaler,
                       uint32_t TIM_ExtTRGPolarity, uint32_t ExtTRGFilter)
{
 8003ae0:	b480      	push	{r7}
 8003ae2:	b087      	sub	sp, #28
 8003ae4:	af00      	add	r7, sp, #0
 8003ae6:	60f8      	str	r0, [r7, #12]
 8003ae8:	60b9      	str	r1, [r7, #8]
 8003aea:	607a      	str	r2, [r7, #4]
 8003aec:	603b      	str	r3, [r7, #0]
  uint32_t tmpsmcr;

  tmpsmcr = TIMx->SMCR;
 8003aee:	68fb      	ldr	r3, [r7, #12]
 8003af0:	689b      	ldr	r3, [r3, #8]
 8003af2:	617b      	str	r3, [r7, #20]

  /* Reset the ETR Bits */
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 8003af4:	697b      	ldr	r3, [r7, #20]
 8003af6:	f423 437f 	bic.w	r3, r3, #65280	; 0xff00
 8003afa:	617b      	str	r3, [r7, #20]

  /* Set the Prescaler, the Filter value and the Polarity */
  tmpsmcr |= (uint32_t)(TIM_ExtTRGPrescaler | (TIM_ExtTRGPolarity | (ExtTRGFilter << 8U)));
 8003afc:	683b      	ldr	r3, [r7, #0]
 8003afe:	021a      	lsls	r2, r3, #8
 8003b00:	687b      	ldr	r3, [r7, #4]
 8003b02:	431a      	orrs	r2, r3
 8003b04:	68bb      	ldr	r3, [r7, #8]
 8003b06:	4313      	orrs	r3, r2
 8003b08:	697a      	ldr	r2, [r7, #20]
 8003b0a:	4313      	orrs	r3, r2
 8003b0c:	617b      	str	r3, [r7, #20]

  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 8003b0e:	68fb      	ldr	r3, [r7, #12]
 8003b10:	697a      	ldr	r2, [r7, #20]
 8003b12:	609a      	str	r2, [r3, #8]
}
 8003b14:	bf00      	nop
 8003b16:	371c      	adds	r7, #28
 8003b18:	46bd      	mov	sp, r7
 8003b1a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003b1e:	4770      	bx	lr

08003b20 <HAL_TIMEx_MasterConfigSynchronization>:
  *         mode.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIMEx_MasterConfigSynchronization(TIM_HandleTypeDef *htim,
                                                        TIM_MasterConfigTypeDef *sMasterConfig)
{
 8003b20:	b480      	push	{r7}
 8003b22:	b085      	sub	sp, #20
 8003b24:	af00      	add	r7, sp, #0
 8003b26:	6078      	str	r0, [r7, #4]
 8003b28:	6039      	str	r1, [r7, #0]
  assert_param(IS_TIM_MASTER_INSTANCE(htim->Instance));
  assert_param(IS_TIM_TRGO_SOURCE(sMasterConfig->MasterOutputTrigger));
  assert_param(IS_TIM_MSM_STATE(sMasterConfig->MasterSlaveMode));

  /* Check input state */
  __HAL_LOCK(htim);
 8003b2a:	687b      	ldr	r3, [r7, #4]
 8003b2c:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 8003b30:	2b01      	cmp	r3, #1
 8003b32:	d101      	bne.n	8003b38 <HAL_TIMEx_MasterConfigSynchronization+0x18>
 8003b34:	2302      	movs	r3, #2
 8003b36:	e05a      	b.n	8003bee <HAL_TIMEx_MasterConfigSynchronization+0xce>
 8003b38:	687b      	ldr	r3, [r7, #4]
 8003b3a:	2201      	movs	r2, #1
 8003b3c:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  /* Change the handler state */
  htim->State = HAL_TIM_STATE_BUSY;
 8003b40:	687b      	ldr	r3, [r7, #4]
 8003b42:	2202      	movs	r2, #2
 8003b44:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Get the TIMx CR2 register value */
  tmpcr2 = htim->Instance->CR2;
 8003b48:	687b      	ldr	r3, [r7, #4]
 8003b4a:	681b      	ldr	r3, [r3, #0]
 8003b4c:	685b      	ldr	r3, [r3, #4]
 8003b4e:	60fb      	str	r3, [r7, #12]

  /* Get the TIMx SMCR register value */
  tmpsmcr = htim->Instance->SMCR;
 8003b50:	687b      	ldr	r3, [r7, #4]
 8003b52:	681b      	ldr	r3, [r3, #0]
 8003b54:	689b      	ldr	r3, [r3, #8]
 8003b56:	60bb      	str	r3, [r7, #8]

  /* Reset the MMS Bits */
  tmpcr2 &= ~TIM_CR2_MMS;
 8003b58:	68fb      	ldr	r3, [r7, #12]
 8003b5a:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8003b5e:	60fb      	str	r3, [r7, #12]
  /* Select the TRGO source */
  tmpcr2 |=  sMasterConfig->MasterOutputTrigger;
 8003b60:	683b      	ldr	r3, [r7, #0]
 8003b62:	681b      	ldr	r3, [r3, #0]
 8003b64:	68fa      	ldr	r2, [r7, #12]
 8003b66:	4313      	orrs	r3, r2
 8003b68:	60fb      	str	r3, [r7, #12]

  /* Update TIMx CR2 */
  htim->Instance->CR2 = tmpcr2;
 8003b6a:	687b      	ldr	r3, [r7, #4]
 8003b6c:	681b      	ldr	r3, [r3, #0]
 8003b6e:	68fa      	ldr	r2, [r7, #12]
 8003b70:	605a      	str	r2, [r3, #4]

  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 8003b72:	687b      	ldr	r3, [r7, #4]
 8003b74:	681b      	ldr	r3, [r3, #0]
 8003b76:	4a21      	ldr	r2, [pc, #132]	; (8003bfc <HAL_TIMEx_MasterConfigSynchronization+0xdc>)
 8003b78:	4293      	cmp	r3, r2
 8003b7a:	d022      	beq.n	8003bc2 <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 8003b7c:	687b      	ldr	r3, [r7, #4]
 8003b7e:	681b      	ldr	r3, [r3, #0]
 8003b80:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8003b84:	d01d      	beq.n	8003bc2 <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 8003b86:	687b      	ldr	r3, [r7, #4]
 8003b88:	681b      	ldr	r3, [r3, #0]
 8003b8a:	4a1d      	ldr	r2, [pc, #116]	; (8003c00 <HAL_TIMEx_MasterConfigSynchronization+0xe0>)
 8003b8c:	4293      	cmp	r3, r2
 8003b8e:	d018      	beq.n	8003bc2 <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 8003b90:	687b      	ldr	r3, [r7, #4]
 8003b92:	681b      	ldr	r3, [r3, #0]
 8003b94:	4a1b      	ldr	r2, [pc, #108]	; (8003c04 <HAL_TIMEx_MasterConfigSynchronization+0xe4>)
 8003b96:	4293      	cmp	r3, r2
 8003b98:	d013      	beq.n	8003bc2 <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 8003b9a:	687b      	ldr	r3, [r7, #4]
 8003b9c:	681b      	ldr	r3, [r3, #0]
 8003b9e:	4a1a      	ldr	r2, [pc, #104]	; (8003c08 <HAL_TIMEx_MasterConfigSynchronization+0xe8>)
 8003ba0:	4293      	cmp	r3, r2
 8003ba2:	d00e      	beq.n	8003bc2 <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 8003ba4:	687b      	ldr	r3, [r7, #4]
 8003ba6:	681b      	ldr	r3, [r3, #0]
 8003ba8:	4a18      	ldr	r2, [pc, #96]	; (8003c0c <HAL_TIMEx_MasterConfigSynchronization+0xec>)
 8003baa:	4293      	cmp	r3, r2
 8003bac:	d009      	beq.n	8003bc2 <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 8003bae:	687b      	ldr	r3, [r7, #4]
 8003bb0:	681b      	ldr	r3, [r3, #0]
 8003bb2:	4a17      	ldr	r2, [pc, #92]	; (8003c10 <HAL_TIMEx_MasterConfigSynchronization+0xf0>)
 8003bb4:	4293      	cmp	r3, r2
 8003bb6:	d004      	beq.n	8003bc2 <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 8003bb8:	687b      	ldr	r3, [r7, #4]
 8003bba:	681b      	ldr	r3, [r3, #0]
 8003bbc:	4a15      	ldr	r2, [pc, #84]	; (8003c14 <HAL_TIMEx_MasterConfigSynchronization+0xf4>)
 8003bbe:	4293      	cmp	r3, r2
 8003bc0:	d10c      	bne.n	8003bdc <HAL_TIMEx_MasterConfigSynchronization+0xbc>
  {
    /* Reset the MSM Bit */
    tmpsmcr &= ~TIM_SMCR_MSM;
 8003bc2:	68bb      	ldr	r3, [r7, #8]
 8003bc4:	f023 0380 	bic.w	r3, r3, #128	; 0x80
 8003bc8:	60bb      	str	r3, [r7, #8]
    /* Set master mode */
    tmpsmcr |= sMasterConfig->MasterSlaveMode;
 8003bca:	683b      	ldr	r3, [r7, #0]
 8003bcc:	685b      	ldr	r3, [r3, #4]
 8003bce:	68ba      	ldr	r2, [r7, #8]
 8003bd0:	4313      	orrs	r3, r2
 8003bd2:	60bb      	str	r3, [r7, #8]

    /* Update TIMx SMCR */
    htim->Instance->SMCR = tmpsmcr;
 8003bd4:	687b      	ldr	r3, [r7, #4]
 8003bd6:	681b      	ldr	r3, [r3, #0]
 8003bd8:	68ba      	ldr	r2, [r7, #8]
 8003bda:	609a      	str	r2, [r3, #8]
  }

  /* Change the htim state */
  htim->State = HAL_TIM_STATE_READY;
 8003bdc:	687b      	ldr	r3, [r7, #4]
 8003bde:	2201      	movs	r2, #1
 8003be0:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  __HAL_UNLOCK(htim);
 8003be4:	687b      	ldr	r3, [r7, #4]
 8003be6:	2200      	movs	r2, #0
 8003be8:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  return HAL_OK;
 8003bec:	2300      	movs	r3, #0
}
 8003bee:	4618      	mov	r0, r3
 8003bf0:	3714      	adds	r7, #20
 8003bf2:	46bd      	mov	sp, r7
 8003bf4:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003bf8:	4770      	bx	lr
 8003bfa:	bf00      	nop
 8003bfc:	40010000 	.word	0x40010000
 8003c00:	40000400 	.word	0x40000400
 8003c04:	40000800 	.word	0x40000800
 8003c08:	40000c00 	.word	0x40000c00
 8003c0c:	40010400 	.word	0x40010400
 8003c10:	40014000 	.word	0x40014000
 8003c14:	40001800 	.word	0x40001800

08003c18 <HAL_TIMEx_CommutCallback>:
  * @brief  Hall commutation changed callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_CommutCallback(TIM_HandleTypeDef *htim)
{
 8003c18:	b480      	push	{r7}
 8003c1a:	b083      	sub	sp, #12
 8003c1c:	af00      	add	r7, sp, #0
 8003c1e:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_CommutCallback could be implemented in the user file
   */
}
 8003c20:	bf00      	nop
 8003c22:	370c      	adds	r7, #12
 8003c24:	46bd      	mov	sp, r7
 8003c26:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003c2a:	4770      	bx	lr

08003c2c <HAL_TIMEx_BreakCallback>:
  * @brief  Hall Break detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_BreakCallback(TIM_HandleTypeDef *htim)
{
 8003c2c:	b480      	push	{r7}
 8003c2e:	b083      	sub	sp, #12
 8003c30:	af00      	add	r7, sp, #0
 8003c32:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_BreakCallback could be implemented in the user file
   */
}
 8003c34:	bf00      	nop
 8003c36:	370c      	adds	r7, #12
 8003c38:	46bd      	mov	sp, r7
 8003c3a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003c3e:	4770      	bx	lr

08003c40 <HAL_UART_Init>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Init(UART_HandleTypeDef *huart)
{
 8003c40:	b580      	push	{r7, lr}
 8003c42:	b082      	sub	sp, #8
 8003c44:	af00      	add	r7, sp, #0
 8003c46:	6078      	str	r0, [r7, #4]
  /* Check the UART handle allocation */
  if (huart == NULL)
 8003c48:	687b      	ldr	r3, [r7, #4]
 8003c4a:	2b00      	cmp	r3, #0
 8003c4c:	d101      	bne.n	8003c52 <HAL_UART_Init+0x12>
  {
    return HAL_ERROR;
 8003c4e:	2301      	movs	r3, #1
 8003c50:	e03f      	b.n	8003cd2 <HAL_UART_Init+0x92>
    assert_param(IS_UART_INSTANCE(huart->Instance));
  }
  assert_param(IS_UART_WORD_LENGTH(huart->Init.WordLength));
  assert_param(IS_UART_OVERSAMPLING(huart->Init.OverSampling));

  if (huart->gState == HAL_UART_STATE_RESET)
 8003c52:	687b      	ldr	r3, [r7, #4]
 8003c54:	f893 3039 	ldrb.w	r3, [r3, #57]	; 0x39
 8003c58:	b2db      	uxtb	r3, r3
 8003c5a:	2b00      	cmp	r3, #0
 8003c5c:	d106      	bne.n	8003c6c <HAL_UART_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    huart->Lock = HAL_UNLOCKED;
 8003c5e:	687b      	ldr	r3, [r7, #4]
 8003c60:	2200      	movs	r2, #0
 8003c62:	f883 2038 	strb.w	r2, [r3, #56]	; 0x38

    /* Init the low level hardware */
    huart->MspInitCallback(huart);
#else
    /* Init the low level hardware : GPIO, CLOCK */
    HAL_UART_MspInit(huart);
 8003c66:	6878      	ldr	r0, [r7, #4]
 8003c68:	f7fd f8cc 	bl	8000e04 <HAL_UART_MspInit>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
  }

  huart->gState = HAL_UART_STATE_BUSY;
 8003c6c:	687b      	ldr	r3, [r7, #4]
 8003c6e:	2224      	movs	r2, #36	; 0x24
 8003c70:	f883 2039 	strb.w	r2, [r3, #57]	; 0x39

  /* Disable the peripheral */
  __HAL_UART_DISABLE(huart);
 8003c74:	687b      	ldr	r3, [r7, #4]
 8003c76:	681b      	ldr	r3, [r3, #0]
 8003c78:	68da      	ldr	r2, [r3, #12]
 8003c7a:	687b      	ldr	r3, [r7, #4]
 8003c7c:	681b      	ldr	r3, [r3, #0]
 8003c7e:	f422 5200 	bic.w	r2, r2, #8192	; 0x2000
 8003c82:	60da      	str	r2, [r3, #12]

  /* Set the UART Communication parameters */
  UART_SetConfig(huart);
 8003c84:	6878      	ldr	r0, [r7, #4]
 8003c86:	f000 fab3 	bl	80041f0 <UART_SetConfig>

  /* In asynchronous mode, the following bits must be kept cleared:
     - LINEN and CLKEN bits in the USART_CR2 register,
     - SCEN, HDSEL and IREN  bits in the USART_CR3 register.*/
  CLEAR_BIT(huart->Instance->CR2, (USART_CR2_LINEN | USART_CR2_CLKEN));
 8003c8a:	687b      	ldr	r3, [r7, #4]
 8003c8c:	681b      	ldr	r3, [r3, #0]
 8003c8e:	691a      	ldr	r2, [r3, #16]
 8003c90:	687b      	ldr	r3, [r7, #4]
 8003c92:	681b      	ldr	r3, [r3, #0]
 8003c94:	f422 4290 	bic.w	r2, r2, #18432	; 0x4800
 8003c98:	611a      	str	r2, [r3, #16]
  CLEAR_BIT(huart->Instance->CR3, (USART_CR3_SCEN | USART_CR3_HDSEL | USART_CR3_IREN));
 8003c9a:	687b      	ldr	r3, [r7, #4]
 8003c9c:	681b      	ldr	r3, [r3, #0]
 8003c9e:	695a      	ldr	r2, [r3, #20]
 8003ca0:	687b      	ldr	r3, [r7, #4]
 8003ca2:	681b      	ldr	r3, [r3, #0]
 8003ca4:	f022 022a 	bic.w	r2, r2, #42	; 0x2a
 8003ca8:	615a      	str	r2, [r3, #20]

  /* Enable the peripheral */
  __HAL_UART_ENABLE(huart);
 8003caa:	687b      	ldr	r3, [r7, #4]
 8003cac:	681b      	ldr	r3, [r3, #0]
 8003cae:	68da      	ldr	r2, [r3, #12]
 8003cb0:	687b      	ldr	r3, [r7, #4]
 8003cb2:	681b      	ldr	r3, [r3, #0]
 8003cb4:	f442 5200 	orr.w	r2, r2, #8192	; 0x2000
 8003cb8:	60da      	str	r2, [r3, #12]

  /* Initialize the UART state */
  huart->ErrorCode = HAL_UART_ERROR_NONE;
 8003cba:	687b      	ldr	r3, [r7, #4]
 8003cbc:	2200      	movs	r2, #0
 8003cbe:	63da      	str	r2, [r3, #60]	; 0x3c
  huart->gState = HAL_UART_STATE_READY;
 8003cc0:	687b      	ldr	r3, [r7, #4]
 8003cc2:	2220      	movs	r2, #32
 8003cc4:	f883 2039 	strb.w	r2, [r3, #57]	; 0x39
  huart->RxState = HAL_UART_STATE_READY;
 8003cc8:	687b      	ldr	r3, [r7, #4]
 8003cca:	2220      	movs	r2, #32
 8003ccc:	f883 203a 	strb.w	r2, [r3, #58]	; 0x3a

  return HAL_OK;
 8003cd0:	2300      	movs	r3, #0
}
 8003cd2:	4618      	mov	r0, r3
 8003cd4:	3708      	adds	r7, #8
 8003cd6:	46bd      	mov	sp, r7
 8003cd8:	bd80      	pop	{r7, pc}

08003cda <HAL_UART_Receive_IT>:
  * @param  pData Pointer to data buffer (u8 or u16 data elements).
  * @param  Size  Amount of data elements (u8 or u16) to be received.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Receive_IT(UART_HandleTypeDef *huart, uint8_t *pData, uint16_t Size)
{
 8003cda:	b480      	push	{r7}
 8003cdc:	b085      	sub	sp, #20
 8003cde:	af00      	add	r7, sp, #0
 8003ce0:	60f8      	str	r0, [r7, #12]
 8003ce2:	60b9      	str	r1, [r7, #8]
 8003ce4:	4613      	mov	r3, r2
 8003ce6:	80fb      	strh	r3, [r7, #6]
  /* Check that a Rx process is not already ongoing */
  if (huart->RxState == HAL_UART_STATE_READY)
 8003ce8:	68fb      	ldr	r3, [r7, #12]
 8003cea:	f893 303a 	ldrb.w	r3, [r3, #58]	; 0x3a
 8003cee:	b2db      	uxtb	r3, r3
 8003cf0:	2b20      	cmp	r3, #32
 8003cf2:	d140      	bne.n	8003d76 <HAL_UART_Receive_IT+0x9c>
  {
    if ((pData == NULL) || (Size == 0U))
 8003cf4:	68bb      	ldr	r3, [r7, #8]
 8003cf6:	2b00      	cmp	r3, #0
 8003cf8:	d002      	beq.n	8003d00 <HAL_UART_Receive_IT+0x26>
 8003cfa:	88fb      	ldrh	r3, [r7, #6]
 8003cfc:	2b00      	cmp	r3, #0
 8003cfe:	d101      	bne.n	8003d04 <HAL_UART_Receive_IT+0x2a>
    {
      return HAL_ERROR;
 8003d00:	2301      	movs	r3, #1
 8003d02:	e039      	b.n	8003d78 <HAL_UART_Receive_IT+0x9e>
    }

    /* Process Locked */
    __HAL_LOCK(huart);
 8003d04:	68fb      	ldr	r3, [r7, #12]
 8003d06:	f893 3038 	ldrb.w	r3, [r3, #56]	; 0x38
 8003d0a:	2b01      	cmp	r3, #1
 8003d0c:	d101      	bne.n	8003d12 <HAL_UART_Receive_IT+0x38>
 8003d0e:	2302      	movs	r3, #2
 8003d10:	e032      	b.n	8003d78 <HAL_UART_Receive_IT+0x9e>
 8003d12:	68fb      	ldr	r3, [r7, #12]
 8003d14:	2201      	movs	r2, #1
 8003d16:	f883 2038 	strb.w	r2, [r3, #56]	; 0x38

    huart->pRxBuffPtr = pData;
 8003d1a:	68fb      	ldr	r3, [r7, #12]
 8003d1c:	68ba      	ldr	r2, [r7, #8]
 8003d1e:	629a      	str	r2, [r3, #40]	; 0x28
    huart->RxXferSize = Size;
 8003d20:	68fb      	ldr	r3, [r7, #12]
 8003d22:	88fa      	ldrh	r2, [r7, #6]
 8003d24:	859a      	strh	r2, [r3, #44]	; 0x2c
    huart->RxXferCount = Size;
 8003d26:	68fb      	ldr	r3, [r7, #12]
 8003d28:	88fa      	ldrh	r2, [r7, #6]
 8003d2a:	85da      	strh	r2, [r3, #46]	; 0x2e

    huart->ErrorCode = HAL_UART_ERROR_NONE;
 8003d2c:	68fb      	ldr	r3, [r7, #12]
 8003d2e:	2200      	movs	r2, #0
 8003d30:	63da      	str	r2, [r3, #60]	; 0x3c
    huart->RxState = HAL_UART_STATE_BUSY_RX;
 8003d32:	68fb      	ldr	r3, [r7, #12]
 8003d34:	2222      	movs	r2, #34	; 0x22
 8003d36:	f883 203a 	strb.w	r2, [r3, #58]	; 0x3a

    /* Process Unlocked */
    __HAL_UNLOCK(huart);
 8003d3a:	68fb      	ldr	r3, [r7, #12]
 8003d3c:	2200      	movs	r2, #0
 8003d3e:	f883 2038 	strb.w	r2, [r3, #56]	; 0x38

    /* Enable the UART Parity Error Interrupt */
    __HAL_UART_ENABLE_IT(huart, UART_IT_PE);
 8003d42:	68fb      	ldr	r3, [r7, #12]
 8003d44:	681b      	ldr	r3, [r3, #0]
 8003d46:	68da      	ldr	r2, [r3, #12]
 8003d48:	68fb      	ldr	r3, [r7, #12]
 8003d4a:	681b      	ldr	r3, [r3, #0]
 8003d4c:	f442 7280 	orr.w	r2, r2, #256	; 0x100
 8003d50:	60da      	str	r2, [r3, #12]

    /* Enable the UART Error Interrupt: (Frame error, noise error, overrun error) */
    __HAL_UART_ENABLE_IT(huart, UART_IT_ERR);
 8003d52:	68fb      	ldr	r3, [r7, #12]
 8003d54:	681b      	ldr	r3, [r3, #0]
 8003d56:	695a      	ldr	r2, [r3, #20]
 8003d58:	68fb      	ldr	r3, [r7, #12]
 8003d5a:	681b      	ldr	r3, [r3, #0]
 8003d5c:	f042 0201 	orr.w	r2, r2, #1
 8003d60:	615a      	str	r2, [r3, #20]

    /* Enable the UART Data Register not empty Interrupt */
    __HAL_UART_ENABLE_IT(huart, UART_IT_RXNE);
 8003d62:	68fb      	ldr	r3, [r7, #12]
 8003d64:	681b      	ldr	r3, [r3, #0]
 8003d66:	68da      	ldr	r2, [r3, #12]
 8003d68:	68fb      	ldr	r3, [r7, #12]
 8003d6a:	681b      	ldr	r3, [r3, #0]
 8003d6c:	f042 0220 	orr.w	r2, r2, #32
 8003d70:	60da      	str	r2, [r3, #12]

    return HAL_OK;
 8003d72:	2300      	movs	r3, #0
 8003d74:	e000      	b.n	8003d78 <HAL_UART_Receive_IT+0x9e>
  }
  else
  {
    return HAL_BUSY;
 8003d76:	2302      	movs	r3, #2
  }
}
 8003d78:	4618      	mov	r0, r3
 8003d7a:	3714      	adds	r7, #20
 8003d7c:	46bd      	mov	sp, r7
 8003d7e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003d82:	4770      	bx	lr

08003d84 <HAL_UART_IRQHandler>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
void HAL_UART_IRQHandler(UART_HandleTypeDef *huart)
{
 8003d84:	b580      	push	{r7, lr}
 8003d86:	b088      	sub	sp, #32
 8003d88:	af00      	add	r7, sp, #0
 8003d8a:	6078      	str	r0, [r7, #4]
  uint32_t isrflags   = READ_REG(huart->Instance->SR);
 8003d8c:	687b      	ldr	r3, [r7, #4]
 8003d8e:	681b      	ldr	r3, [r3, #0]
 8003d90:	681b      	ldr	r3, [r3, #0]
 8003d92:	61fb      	str	r3, [r7, #28]
  uint32_t cr1its     = READ_REG(huart->Instance->CR1);
 8003d94:	687b      	ldr	r3, [r7, #4]
 8003d96:	681b      	ldr	r3, [r3, #0]
 8003d98:	68db      	ldr	r3, [r3, #12]
 8003d9a:	61bb      	str	r3, [r7, #24]
  uint32_t cr3its     = READ_REG(huart->Instance->CR3);
 8003d9c:	687b      	ldr	r3, [r7, #4]
 8003d9e:	681b      	ldr	r3, [r3, #0]
 8003da0:	695b      	ldr	r3, [r3, #20]
 8003da2:	617b      	str	r3, [r7, #20]
  uint32_t errorflags = 0x00U;
 8003da4:	2300      	movs	r3, #0
 8003da6:	613b      	str	r3, [r7, #16]
  uint32_t dmarequest = 0x00U;
 8003da8:	2300      	movs	r3, #0
 8003daa:	60fb      	str	r3, [r7, #12]

  /* If no error occurs */
  errorflags = (isrflags & (uint32_t)(USART_SR_PE | USART_SR_FE | USART_SR_ORE | USART_SR_NE));
 8003dac:	69fb      	ldr	r3, [r7, #28]
 8003dae:	f003 030f 	and.w	r3, r3, #15
 8003db2:	613b      	str	r3, [r7, #16]
  if (errorflags == RESET)
 8003db4:	693b      	ldr	r3, [r7, #16]
 8003db6:	2b00      	cmp	r3, #0
 8003db8:	d10d      	bne.n	8003dd6 <HAL_UART_IRQHandler+0x52>
  {
    /* UART in mode Receiver -------------------------------------------------*/
    if (((isrflags & USART_SR_RXNE) != RESET) && ((cr1its & USART_CR1_RXNEIE) != RESET))
 8003dba:	69fb      	ldr	r3, [r7, #28]
 8003dbc:	f003 0320 	and.w	r3, r3, #32
 8003dc0:	2b00      	cmp	r3, #0
 8003dc2:	d008      	beq.n	8003dd6 <HAL_UART_IRQHandler+0x52>
 8003dc4:	69bb      	ldr	r3, [r7, #24]
 8003dc6:	f003 0320 	and.w	r3, r3, #32
 8003dca:	2b00      	cmp	r3, #0
 8003dcc:	d003      	beq.n	8003dd6 <HAL_UART_IRQHandler+0x52>
    {
      UART_Receive_IT(huart);
 8003dce:	6878      	ldr	r0, [r7, #4]
 8003dd0:	f000 f98c 	bl	80040ec <UART_Receive_IT>
      return;
 8003dd4:	e0d0      	b.n	8003f78 <HAL_UART_IRQHandler+0x1f4>
    }
  }

  /* If some errors occur */
  if ((errorflags != RESET) && (((cr3its & USART_CR3_EIE) != RESET) || ((cr1its & (USART_CR1_RXNEIE | USART_CR1_PEIE)) != RESET)))
 8003dd6:	693b      	ldr	r3, [r7, #16]
 8003dd8:	2b00      	cmp	r3, #0
 8003dda:	f000 80b0 	beq.w	8003f3e <HAL_UART_IRQHandler+0x1ba>
 8003dde:	697b      	ldr	r3, [r7, #20]
 8003de0:	f003 0301 	and.w	r3, r3, #1
 8003de4:	2b00      	cmp	r3, #0
 8003de6:	d105      	bne.n	8003df4 <HAL_UART_IRQHandler+0x70>
 8003de8:	69bb      	ldr	r3, [r7, #24]
 8003dea:	f403 7390 	and.w	r3, r3, #288	; 0x120
 8003dee:	2b00      	cmp	r3, #0
 8003df0:	f000 80a5 	beq.w	8003f3e <HAL_UART_IRQHandler+0x1ba>
  {
    /* UART parity error interrupt occurred ----------------------------------*/
    if (((isrflags & USART_SR_PE) != RESET) && ((cr1its & USART_CR1_PEIE) != RESET))
 8003df4:	69fb      	ldr	r3, [r7, #28]
 8003df6:	f003 0301 	and.w	r3, r3, #1
 8003dfa:	2b00      	cmp	r3, #0
 8003dfc:	d00a      	beq.n	8003e14 <HAL_UART_IRQHandler+0x90>
 8003dfe:	69bb      	ldr	r3, [r7, #24]
 8003e00:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8003e04:	2b00      	cmp	r3, #0
 8003e06:	d005      	beq.n	8003e14 <HAL_UART_IRQHandler+0x90>
    {
      huart->ErrorCode |= HAL_UART_ERROR_PE;
 8003e08:	687b      	ldr	r3, [r7, #4]
 8003e0a:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8003e0c:	f043 0201 	orr.w	r2, r3, #1
 8003e10:	687b      	ldr	r3, [r7, #4]
 8003e12:	63da      	str	r2, [r3, #60]	; 0x3c
    }

    /* UART noise error interrupt occurred -----------------------------------*/
    if (((isrflags & USART_SR_NE) != RESET) && ((cr3its & USART_CR3_EIE) != RESET))
 8003e14:	69fb      	ldr	r3, [r7, #28]
 8003e16:	f003 0304 	and.w	r3, r3, #4
 8003e1a:	2b00      	cmp	r3, #0
 8003e1c:	d00a      	beq.n	8003e34 <HAL_UART_IRQHandler+0xb0>
 8003e1e:	697b      	ldr	r3, [r7, #20]
 8003e20:	f003 0301 	and.w	r3, r3, #1
 8003e24:	2b00      	cmp	r3, #0
 8003e26:	d005      	beq.n	8003e34 <HAL_UART_IRQHandler+0xb0>
    {
      huart->ErrorCode |= HAL_UART_ERROR_NE;
 8003e28:	687b      	ldr	r3, [r7, #4]
 8003e2a:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8003e2c:	f043 0202 	orr.w	r2, r3, #2
 8003e30:	687b      	ldr	r3, [r7, #4]
 8003e32:	63da      	str	r2, [r3, #60]	; 0x3c
    }

    /* UART frame error interrupt occurred -----------------------------------*/
    if (((isrflags & USART_SR_FE) != RESET) && ((cr3its & USART_CR3_EIE) != RESET))
 8003e34:	69fb      	ldr	r3, [r7, #28]
 8003e36:	f003 0302 	and.w	r3, r3, #2
 8003e3a:	2b00      	cmp	r3, #0
 8003e3c:	d00a      	beq.n	8003e54 <HAL_UART_IRQHandler+0xd0>
 8003e3e:	697b      	ldr	r3, [r7, #20]
 8003e40:	f003 0301 	and.w	r3, r3, #1
 8003e44:	2b00      	cmp	r3, #0
 8003e46:	d005      	beq.n	8003e54 <HAL_UART_IRQHandler+0xd0>
    {
      huart->ErrorCode |= HAL_UART_ERROR_FE;
 8003e48:	687b      	ldr	r3, [r7, #4]
 8003e4a:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8003e4c:	f043 0204 	orr.w	r2, r3, #4
 8003e50:	687b      	ldr	r3, [r7, #4]
 8003e52:	63da      	str	r2, [r3, #60]	; 0x3c
    }

    /* UART Over-Run interrupt occurred --------------------------------------*/
    if (((isrflags & USART_SR_ORE) != RESET) && (((cr1its & USART_CR1_RXNEIE) != RESET) || ((cr3its & USART_CR3_EIE) != RESET)))
 8003e54:	69fb      	ldr	r3, [r7, #28]
 8003e56:	f003 0308 	and.w	r3, r3, #8
 8003e5a:	2b00      	cmp	r3, #0
 8003e5c:	d00f      	beq.n	8003e7e <HAL_UART_IRQHandler+0xfa>
 8003e5e:	69bb      	ldr	r3, [r7, #24]
 8003e60:	f003 0320 	and.w	r3, r3, #32
 8003e64:	2b00      	cmp	r3, #0
 8003e66:	d104      	bne.n	8003e72 <HAL_UART_IRQHandler+0xee>
 8003e68:	697b      	ldr	r3, [r7, #20]
 8003e6a:	f003 0301 	and.w	r3, r3, #1
 8003e6e:	2b00      	cmp	r3, #0
 8003e70:	d005      	beq.n	8003e7e <HAL_UART_IRQHandler+0xfa>
    {
      huart->ErrorCode |= HAL_UART_ERROR_ORE;
 8003e72:	687b      	ldr	r3, [r7, #4]
 8003e74:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8003e76:	f043 0208 	orr.w	r2, r3, #8
 8003e7a:	687b      	ldr	r3, [r7, #4]
 8003e7c:	63da      	str	r2, [r3, #60]	; 0x3c
    }

    /* Call UART Error Call back function if need be --------------------------*/
    if (huart->ErrorCode != HAL_UART_ERROR_NONE)
 8003e7e:	687b      	ldr	r3, [r7, #4]
 8003e80:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8003e82:	2b00      	cmp	r3, #0
 8003e84:	d077      	beq.n	8003f76 <HAL_UART_IRQHandler+0x1f2>
    {
      /* UART in mode Receiver -----------------------------------------------*/
      if (((isrflags & USART_SR_RXNE) != RESET) && ((cr1its & USART_CR1_RXNEIE) != RESET))
 8003e86:	69fb      	ldr	r3, [r7, #28]
 8003e88:	f003 0320 	and.w	r3, r3, #32
 8003e8c:	2b00      	cmp	r3, #0
 8003e8e:	d007      	beq.n	8003ea0 <HAL_UART_IRQHandler+0x11c>
 8003e90:	69bb      	ldr	r3, [r7, #24]
 8003e92:	f003 0320 	and.w	r3, r3, #32
 8003e96:	2b00      	cmp	r3, #0
 8003e98:	d002      	beq.n	8003ea0 <HAL_UART_IRQHandler+0x11c>
      {
        UART_Receive_IT(huart);
 8003e9a:	6878      	ldr	r0, [r7, #4]
 8003e9c:	f000 f926 	bl	80040ec <UART_Receive_IT>
      }

      /* If Overrun error occurs, or if any error occurs in DMA mode reception,
         consider error as blocking */
      dmarequest = HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR);
 8003ea0:	687b      	ldr	r3, [r7, #4]
 8003ea2:	681b      	ldr	r3, [r3, #0]
 8003ea4:	695b      	ldr	r3, [r3, #20]
 8003ea6:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8003eaa:	2b40      	cmp	r3, #64	; 0x40
 8003eac:	bf0c      	ite	eq
 8003eae:	2301      	moveq	r3, #1
 8003eb0:	2300      	movne	r3, #0
 8003eb2:	b2db      	uxtb	r3, r3
 8003eb4:	60fb      	str	r3, [r7, #12]
      if (((huart->ErrorCode & HAL_UART_ERROR_ORE) != RESET) || dmarequest)
 8003eb6:	687b      	ldr	r3, [r7, #4]
 8003eb8:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8003eba:	f003 0308 	and.w	r3, r3, #8
 8003ebe:	2b00      	cmp	r3, #0
 8003ec0:	d102      	bne.n	8003ec8 <HAL_UART_IRQHandler+0x144>
 8003ec2:	68fb      	ldr	r3, [r7, #12]
 8003ec4:	2b00      	cmp	r3, #0
 8003ec6:	d031      	beq.n	8003f2c <HAL_UART_IRQHandler+0x1a8>
      {
        /* Blocking error : transfer is aborted
           Set the UART state ready to be able to start again the process,
           Disable Rx Interrupts, and disable Rx DMA request, if ongoing */
        UART_EndRxTransfer(huart);
 8003ec8:	6878      	ldr	r0, [r7, #4]
 8003eca:	f000 f86f 	bl	8003fac <UART_EndRxTransfer>

        /* Disable the UART DMA Rx request if enabled */
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8003ece:	687b      	ldr	r3, [r7, #4]
 8003ed0:	681b      	ldr	r3, [r3, #0]
 8003ed2:	695b      	ldr	r3, [r3, #20]
 8003ed4:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8003ed8:	2b40      	cmp	r3, #64	; 0x40
 8003eda:	d123      	bne.n	8003f24 <HAL_UART_IRQHandler+0x1a0>
        {
          CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 8003edc:	687b      	ldr	r3, [r7, #4]
 8003ede:	681b      	ldr	r3, [r3, #0]
 8003ee0:	695a      	ldr	r2, [r3, #20]
 8003ee2:	687b      	ldr	r3, [r7, #4]
 8003ee4:	681b      	ldr	r3, [r3, #0]
 8003ee6:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 8003eea:	615a      	str	r2, [r3, #20]

          /* Abort the UART DMA Rx stream */
          if (huart->hdmarx != NULL)
 8003eec:	687b      	ldr	r3, [r7, #4]
 8003eee:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8003ef0:	2b00      	cmp	r3, #0
 8003ef2:	d013      	beq.n	8003f1c <HAL_UART_IRQHandler+0x198>
          {
            /* Set the UART DMA Abort callback :
               will lead to call HAL_UART_ErrorCallback() at end of DMA abort procedure */
            huart->hdmarx->XferAbortCallback = UART_DMAAbortOnError;
 8003ef4:	687b      	ldr	r3, [r7, #4]
 8003ef6:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8003ef8:	4a21      	ldr	r2, [pc, #132]	; (8003f80 <HAL_UART_IRQHandler+0x1fc>)
 8003efa:	651a      	str	r2, [r3, #80]	; 0x50
            if (HAL_DMA_Abort_IT(huart->hdmarx) != HAL_OK)
 8003efc:	687b      	ldr	r3, [r7, #4]
 8003efe:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8003f00:	4618      	mov	r0, r3
 8003f02:	f7fd fea1 	bl	8001c48 <HAL_DMA_Abort_IT>
 8003f06:	4603      	mov	r3, r0
 8003f08:	2b00      	cmp	r3, #0
 8003f0a:	d016      	beq.n	8003f3a <HAL_UART_IRQHandler+0x1b6>
            {
              /* Call Directly XferAbortCallback function in case of error */
              huart->hdmarx->XferAbortCallback(huart->hdmarx);
 8003f0c:	687b      	ldr	r3, [r7, #4]
 8003f0e:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8003f10:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 8003f12:	687a      	ldr	r2, [r7, #4]
 8003f14:	6b52      	ldr	r2, [r2, #52]	; 0x34
 8003f16:	4610      	mov	r0, r2
 8003f18:	4798      	blx	r3
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8003f1a:	e00e      	b.n	8003f3a <HAL_UART_IRQHandler+0x1b6>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
            /*Call registered error callback*/
            huart->ErrorCallback(huart);
#else
            /*Call legacy weak error callback*/
            HAL_UART_ErrorCallback(huart);
 8003f1c:	6878      	ldr	r0, [r7, #4]
 8003f1e:	f000 f83b 	bl	8003f98 <HAL_UART_ErrorCallback>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8003f22:	e00a      	b.n	8003f3a <HAL_UART_IRQHandler+0x1b6>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
          /*Call registered error callback*/
          huart->ErrorCallback(huart);
#else
          /*Call legacy weak error callback*/
          HAL_UART_ErrorCallback(huart);
 8003f24:	6878      	ldr	r0, [r7, #4]
 8003f26:	f000 f837 	bl	8003f98 <HAL_UART_ErrorCallback>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8003f2a:	e006      	b.n	8003f3a <HAL_UART_IRQHandler+0x1b6>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered error callback*/
        huart->ErrorCallback(huart);
#else
        /*Call legacy weak error callback*/
        HAL_UART_ErrorCallback(huart);
 8003f2c:	6878      	ldr	r0, [r7, #4]
 8003f2e:	f000 f833 	bl	8003f98 <HAL_UART_ErrorCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */

        huart->ErrorCode = HAL_UART_ERROR_NONE;
 8003f32:	687b      	ldr	r3, [r7, #4]
 8003f34:	2200      	movs	r2, #0
 8003f36:	63da      	str	r2, [r3, #60]	; 0x3c
      }
    }
    return;
 8003f38:	e01d      	b.n	8003f76 <HAL_UART_IRQHandler+0x1f2>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8003f3a:	bf00      	nop
    return;
 8003f3c:	e01b      	b.n	8003f76 <HAL_UART_IRQHandler+0x1f2>
  } /* End if some error occurs */

  /* UART in mode Transmitter ------------------------------------------------*/
  if (((isrflags & USART_SR_TXE) != RESET) && ((cr1its & USART_CR1_TXEIE) != RESET))
 8003f3e:	69fb      	ldr	r3, [r7, #28]
 8003f40:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8003f44:	2b00      	cmp	r3, #0
 8003f46:	d008      	beq.n	8003f5a <HAL_UART_IRQHandler+0x1d6>
 8003f48:	69bb      	ldr	r3, [r7, #24]
 8003f4a:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8003f4e:	2b00      	cmp	r3, #0
 8003f50:	d003      	beq.n	8003f5a <HAL_UART_IRQHandler+0x1d6>
  {
    UART_Transmit_IT(huart);
 8003f52:	6878      	ldr	r0, [r7, #4]
 8003f54:	f000 f85c 	bl	8004010 <UART_Transmit_IT>
    return;
 8003f58:	e00e      	b.n	8003f78 <HAL_UART_IRQHandler+0x1f4>
  }

  /* UART in mode Transmitter end --------------------------------------------*/
  if (((isrflags & USART_SR_TC) != RESET) && ((cr1its & USART_CR1_TCIE) != RESET))
 8003f5a:	69fb      	ldr	r3, [r7, #28]
 8003f5c:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8003f60:	2b00      	cmp	r3, #0
 8003f62:	d009      	beq.n	8003f78 <HAL_UART_IRQHandler+0x1f4>
 8003f64:	69bb      	ldr	r3, [r7, #24]
 8003f66:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8003f6a:	2b00      	cmp	r3, #0
 8003f6c:	d004      	beq.n	8003f78 <HAL_UART_IRQHandler+0x1f4>
  {
    UART_EndTransmit_IT(huart);
 8003f6e:	6878      	ldr	r0, [r7, #4]
 8003f70:	f000 f8a4 	bl	80040bc <UART_EndTransmit_IT>
    return;
 8003f74:	e000      	b.n	8003f78 <HAL_UART_IRQHandler+0x1f4>
    return;
 8003f76:	bf00      	nop
  }
}
 8003f78:	3720      	adds	r7, #32
 8003f7a:	46bd      	mov	sp, r7
 8003f7c:	bd80      	pop	{r7, pc}
 8003f7e:	bf00      	nop
 8003f80:	08003fe9 	.word	0x08003fe9

08003f84 <HAL_UART_TxCpltCallback>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
__weak void HAL_UART_TxCpltCallback(UART_HandleTypeDef *huart)
{
 8003f84:	b480      	push	{r7}
 8003f86:	b083      	sub	sp, #12
 8003f88:	af00      	add	r7, sp, #0
 8003f8a:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(huart);
  /* NOTE: This function should not be modified, when the callback is needed,
           the HAL_UART_TxCpltCallback could be implemented in the user file
   */
}
 8003f8c:	bf00      	nop
 8003f8e:	370c      	adds	r7, #12
 8003f90:	46bd      	mov	sp, r7
 8003f92:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003f96:	4770      	bx	lr

08003f98 <HAL_UART_ErrorCallback>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
__weak void HAL_UART_ErrorCallback(UART_HandleTypeDef *huart)
{
 8003f98:	b480      	push	{r7}
 8003f9a:	b083      	sub	sp, #12
 8003f9c:	af00      	add	r7, sp, #0
 8003f9e:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(huart);
  /* NOTE: This function should not be modified, when the callback is needed,
           the HAL_UART_ErrorCallback could be implemented in the user file
   */
}
 8003fa0:	bf00      	nop
 8003fa2:	370c      	adds	r7, #12
 8003fa4:	46bd      	mov	sp, r7
 8003fa6:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003faa:	4770      	bx	lr

08003fac <UART_EndRxTransfer>:
  * @brief  End ongoing Rx transfer on UART peripheral (following error detection or Reception completion).
  * @param  huart UART handle.
  * @retval None
  */
static void UART_EndRxTransfer(UART_HandleTypeDef *huart)
{
 8003fac:	b480      	push	{r7}
 8003fae:	b083      	sub	sp, #12
 8003fb0:	af00      	add	r7, sp, #0
 8003fb2:	6078      	str	r0, [r7, #4]
  /* Disable RXNE, PE and ERR (Frame error, noise error, overrun error) interrupts */
  CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
 8003fb4:	687b      	ldr	r3, [r7, #4]
 8003fb6:	681b      	ldr	r3, [r3, #0]
 8003fb8:	68da      	ldr	r2, [r3, #12]
 8003fba:	687b      	ldr	r3, [r7, #4]
 8003fbc:	681b      	ldr	r3, [r3, #0]
 8003fbe:	f422 7290 	bic.w	r2, r2, #288	; 0x120
 8003fc2:	60da      	str	r2, [r3, #12]
  CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8003fc4:	687b      	ldr	r3, [r7, #4]
 8003fc6:	681b      	ldr	r3, [r3, #0]
 8003fc8:	695a      	ldr	r2, [r3, #20]
 8003fca:	687b      	ldr	r3, [r7, #4]
 8003fcc:	681b      	ldr	r3, [r3, #0]
 8003fce:	f022 0201 	bic.w	r2, r2, #1
 8003fd2:	615a      	str	r2, [r3, #20]

  /* At end of Rx process, restore huart->RxState to Ready */
  huart->RxState = HAL_UART_STATE_READY;
 8003fd4:	687b      	ldr	r3, [r7, #4]
 8003fd6:	2220      	movs	r2, #32
 8003fd8:	f883 203a 	strb.w	r2, [r3, #58]	; 0x3a
}
 8003fdc:	bf00      	nop
 8003fde:	370c      	adds	r7, #12
 8003fe0:	46bd      	mov	sp, r7
 8003fe2:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003fe6:	4770      	bx	lr

08003fe8 <UART_DMAAbortOnError>:
  * @param  hdma  Pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA module.
  * @retval None
  */
static void UART_DMAAbortOnError(DMA_HandleTypeDef *hdma)
{
 8003fe8:	b580      	push	{r7, lr}
 8003fea:	b084      	sub	sp, #16
 8003fec:	af00      	add	r7, sp, #0
 8003fee:	6078      	str	r0, [r7, #4]
  UART_HandleTypeDef *huart = (UART_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
 8003ff0:	687b      	ldr	r3, [r7, #4]
 8003ff2:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8003ff4:	60fb      	str	r3, [r7, #12]
  huart->RxXferCount = 0x00U;
 8003ff6:	68fb      	ldr	r3, [r7, #12]
 8003ff8:	2200      	movs	r2, #0
 8003ffa:	85da      	strh	r2, [r3, #46]	; 0x2e
  huart->TxXferCount = 0x00U;
 8003ffc:	68fb      	ldr	r3, [r7, #12]
 8003ffe:	2200      	movs	r2, #0
 8004000:	84da      	strh	r2, [r3, #38]	; 0x26
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered error callback*/
  huart->ErrorCallback(huart);
#else
  /*Call legacy weak error callback*/
  HAL_UART_ErrorCallback(huart);
 8004002:	68f8      	ldr	r0, [r7, #12]
 8004004:	f7ff ffc8 	bl	8003f98 <HAL_UART_ErrorCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
}
 8004008:	bf00      	nop
 800400a:	3710      	adds	r7, #16
 800400c:	46bd      	mov	sp, r7
 800400e:	bd80      	pop	{r7, pc}

08004010 <UART_Transmit_IT>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
static HAL_StatusTypeDef UART_Transmit_IT(UART_HandleTypeDef *huart)
{
 8004010:	b480      	push	{r7}
 8004012:	b085      	sub	sp, #20
 8004014:	af00      	add	r7, sp, #0
 8004016:	6078      	str	r0, [r7, #4]
  uint16_t *tmp;

  /* Check that a Tx process is ongoing */
  if (huart->gState == HAL_UART_STATE_BUSY_TX)
 8004018:	687b      	ldr	r3, [r7, #4]
 800401a:	f893 3039 	ldrb.w	r3, [r3, #57]	; 0x39
 800401e:	b2db      	uxtb	r3, r3
 8004020:	2b21      	cmp	r3, #33	; 0x21
 8004022:	d144      	bne.n	80040ae <UART_Transmit_IT+0x9e>
  {
    if (huart->Init.WordLength == UART_WORDLENGTH_9B)
 8004024:	687b      	ldr	r3, [r7, #4]
 8004026:	689b      	ldr	r3, [r3, #8]
 8004028:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 800402c:	d11a      	bne.n	8004064 <UART_Transmit_IT+0x54>
    {
      tmp = (uint16_t *) huart->pTxBuffPtr;
 800402e:	687b      	ldr	r3, [r7, #4]
 8004030:	6a1b      	ldr	r3, [r3, #32]
 8004032:	60fb      	str	r3, [r7, #12]
      huart->Instance->DR = (uint16_t)(*tmp & (uint16_t)0x01FF);
 8004034:	68fb      	ldr	r3, [r7, #12]
 8004036:	881b      	ldrh	r3, [r3, #0]
 8004038:	461a      	mov	r2, r3
 800403a:	687b      	ldr	r3, [r7, #4]
 800403c:	681b      	ldr	r3, [r3, #0]
 800403e:	f3c2 0208 	ubfx	r2, r2, #0, #9
 8004042:	605a      	str	r2, [r3, #4]
      if (huart->Init.Parity == UART_PARITY_NONE)
 8004044:	687b      	ldr	r3, [r7, #4]
 8004046:	691b      	ldr	r3, [r3, #16]
 8004048:	2b00      	cmp	r3, #0
 800404a:	d105      	bne.n	8004058 <UART_Transmit_IT+0x48>
      {
        huart->pTxBuffPtr += 2U;
 800404c:	687b      	ldr	r3, [r7, #4]
 800404e:	6a1b      	ldr	r3, [r3, #32]
 8004050:	1c9a      	adds	r2, r3, #2
 8004052:	687b      	ldr	r3, [r7, #4]
 8004054:	621a      	str	r2, [r3, #32]
 8004056:	e00e      	b.n	8004076 <UART_Transmit_IT+0x66>
      }
      else
      {
        huart->pTxBuffPtr += 1U;
 8004058:	687b      	ldr	r3, [r7, #4]
 800405a:	6a1b      	ldr	r3, [r3, #32]
 800405c:	1c5a      	adds	r2, r3, #1
 800405e:	687b      	ldr	r3, [r7, #4]
 8004060:	621a      	str	r2, [r3, #32]
 8004062:	e008      	b.n	8004076 <UART_Transmit_IT+0x66>
      }
    }
    else
    {
      huart->Instance->DR = (uint8_t)(*huart->pTxBuffPtr++ & (uint8_t)0x00FF);
 8004064:	687b      	ldr	r3, [r7, #4]
 8004066:	6a1b      	ldr	r3, [r3, #32]
 8004068:	1c59      	adds	r1, r3, #1
 800406a:	687a      	ldr	r2, [r7, #4]
 800406c:	6211      	str	r1, [r2, #32]
 800406e:	781a      	ldrb	r2, [r3, #0]
 8004070:	687b      	ldr	r3, [r7, #4]
 8004072:	681b      	ldr	r3, [r3, #0]
 8004074:	605a      	str	r2, [r3, #4]
    }

    if (--huart->TxXferCount == 0U)
 8004076:	687b      	ldr	r3, [r7, #4]
 8004078:	8cdb      	ldrh	r3, [r3, #38]	; 0x26
 800407a:	b29b      	uxth	r3, r3
 800407c:	3b01      	subs	r3, #1
 800407e:	b29b      	uxth	r3, r3
 8004080:	687a      	ldr	r2, [r7, #4]
 8004082:	4619      	mov	r1, r3
 8004084:	84d1      	strh	r1, [r2, #38]	; 0x26
 8004086:	2b00      	cmp	r3, #0
 8004088:	d10f      	bne.n	80040aa <UART_Transmit_IT+0x9a>
    {
      /* Disable the UART Transmit Complete Interrupt */
      __HAL_UART_DISABLE_IT(huart, UART_IT_TXE);
 800408a:	687b      	ldr	r3, [r7, #4]
 800408c:	681b      	ldr	r3, [r3, #0]
 800408e:	68da      	ldr	r2, [r3, #12]
 8004090:	687b      	ldr	r3, [r7, #4]
 8004092:	681b      	ldr	r3, [r3, #0]
 8004094:	f022 0280 	bic.w	r2, r2, #128	; 0x80
 8004098:	60da      	str	r2, [r3, #12]

      /* Enable the UART Transmit Complete Interrupt */
      __HAL_UART_ENABLE_IT(huart, UART_IT_TC);
 800409a:	687b      	ldr	r3, [r7, #4]
 800409c:	681b      	ldr	r3, [r3, #0]
 800409e:	68da      	ldr	r2, [r3, #12]
 80040a0:	687b      	ldr	r3, [r7, #4]
 80040a2:	681b      	ldr	r3, [r3, #0]
 80040a4:	f042 0240 	orr.w	r2, r2, #64	; 0x40
 80040a8:	60da      	str	r2, [r3, #12]
    }
    return HAL_OK;
 80040aa:	2300      	movs	r3, #0
 80040ac:	e000      	b.n	80040b0 <UART_Transmit_IT+0xa0>
  }
  else
  {
    return HAL_BUSY;
 80040ae:	2302      	movs	r3, #2
  }
}
 80040b0:	4618      	mov	r0, r3
 80040b2:	3714      	adds	r7, #20
 80040b4:	46bd      	mov	sp, r7
 80040b6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80040ba:	4770      	bx	lr

080040bc <UART_EndTransmit_IT>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
static HAL_StatusTypeDef UART_EndTransmit_IT(UART_HandleTypeDef *huart)
{
 80040bc:	b580      	push	{r7, lr}
 80040be:	b082      	sub	sp, #8
 80040c0:	af00      	add	r7, sp, #0
 80040c2:	6078      	str	r0, [r7, #4]
  /* Disable the UART Transmit Complete Interrupt */
  __HAL_UART_DISABLE_IT(huart, UART_IT_TC);
 80040c4:	687b      	ldr	r3, [r7, #4]
 80040c6:	681b      	ldr	r3, [r3, #0]
 80040c8:	68da      	ldr	r2, [r3, #12]
 80040ca:	687b      	ldr	r3, [r7, #4]
 80040cc:	681b      	ldr	r3, [r3, #0]
 80040ce:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 80040d2:	60da      	str	r2, [r3, #12]

  /* Tx process is ended, restore huart->gState to Ready */
  huart->gState = HAL_UART_STATE_READY;
 80040d4:	687b      	ldr	r3, [r7, #4]
 80040d6:	2220      	movs	r2, #32
 80040d8:	f883 2039 	strb.w	r2, [r3, #57]	; 0x39
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered Tx complete callback*/
  huart->TxCpltCallback(huart);
#else
  /*Call legacy weak Tx complete callback*/
  HAL_UART_TxCpltCallback(huart);
 80040dc:	6878      	ldr	r0, [r7, #4]
 80040de:	f7ff ff51 	bl	8003f84 <HAL_UART_TxCpltCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */

  return HAL_OK;
 80040e2:	2300      	movs	r3, #0
}
 80040e4:	4618      	mov	r0, r3
 80040e6:	3708      	adds	r7, #8
 80040e8:	46bd      	mov	sp, r7
 80040ea:	bd80      	pop	{r7, pc}

080040ec <UART_Receive_IT>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
static HAL_StatusTypeDef UART_Receive_IT(UART_HandleTypeDef *huart)
{
 80040ec:	b580      	push	{r7, lr}
 80040ee:	b084      	sub	sp, #16
 80040f0:	af00      	add	r7, sp, #0
 80040f2:	6078      	str	r0, [r7, #4]
  uint16_t *tmp;

  /* Check that a Rx process is ongoing */
  if (huart->RxState == HAL_UART_STATE_BUSY_RX)
 80040f4:	687b      	ldr	r3, [r7, #4]
 80040f6:	f893 303a 	ldrb.w	r3, [r3, #58]	; 0x3a
 80040fa:	b2db      	uxtb	r3, r3
 80040fc:	2b22      	cmp	r3, #34	; 0x22
 80040fe:	d171      	bne.n	80041e4 <UART_Receive_IT+0xf8>
  {
    if (huart->Init.WordLength == UART_WORDLENGTH_9B)
 8004100:	687b      	ldr	r3, [r7, #4]
 8004102:	689b      	ldr	r3, [r3, #8]
 8004104:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 8004108:	d123      	bne.n	8004152 <UART_Receive_IT+0x66>
    {
      tmp = (uint16_t *) huart->pRxBuffPtr;
 800410a:	687b      	ldr	r3, [r7, #4]
 800410c:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800410e:	60fb      	str	r3, [r7, #12]
      if (huart->Init.Parity == UART_PARITY_NONE)
 8004110:	687b      	ldr	r3, [r7, #4]
 8004112:	691b      	ldr	r3, [r3, #16]
 8004114:	2b00      	cmp	r3, #0
 8004116:	d10e      	bne.n	8004136 <UART_Receive_IT+0x4a>
      {
        *tmp = (uint16_t)(huart->Instance->DR & (uint16_t)0x01FF);
 8004118:	687b      	ldr	r3, [r7, #4]
 800411a:	681b      	ldr	r3, [r3, #0]
 800411c:	685b      	ldr	r3, [r3, #4]
 800411e:	b29b      	uxth	r3, r3
 8004120:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8004124:	b29a      	uxth	r2, r3
 8004126:	68fb      	ldr	r3, [r7, #12]
 8004128:	801a      	strh	r2, [r3, #0]
        huart->pRxBuffPtr += 2U;
 800412a:	687b      	ldr	r3, [r7, #4]
 800412c:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800412e:	1c9a      	adds	r2, r3, #2
 8004130:	687b      	ldr	r3, [r7, #4]
 8004132:	629a      	str	r2, [r3, #40]	; 0x28
 8004134:	e029      	b.n	800418a <UART_Receive_IT+0x9e>
      }
      else
      {
        *tmp = (uint16_t)(huart->Instance->DR & (uint16_t)0x00FF);
 8004136:	687b      	ldr	r3, [r7, #4]
 8004138:	681b      	ldr	r3, [r3, #0]
 800413a:	685b      	ldr	r3, [r3, #4]
 800413c:	b29b      	uxth	r3, r3
 800413e:	b2db      	uxtb	r3, r3
 8004140:	b29a      	uxth	r2, r3
 8004142:	68fb      	ldr	r3, [r7, #12]
 8004144:	801a      	strh	r2, [r3, #0]
        huart->pRxBuffPtr += 1U;
 8004146:	687b      	ldr	r3, [r7, #4]
 8004148:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800414a:	1c5a      	adds	r2, r3, #1
 800414c:	687b      	ldr	r3, [r7, #4]
 800414e:	629a      	str	r2, [r3, #40]	; 0x28
 8004150:	e01b      	b.n	800418a <UART_Receive_IT+0x9e>
      }
    }
    else
    {
      if (huart->Init.Parity == UART_PARITY_NONE)
 8004152:	687b      	ldr	r3, [r7, #4]
 8004154:	691b      	ldr	r3, [r3, #16]
 8004156:	2b00      	cmp	r3, #0
 8004158:	d10a      	bne.n	8004170 <UART_Receive_IT+0x84>
      {
        *huart->pRxBuffPtr++ = (uint8_t)(huart->Instance->DR & (uint8_t)0x00FF);
 800415a:	687b      	ldr	r3, [r7, #4]
 800415c:	681b      	ldr	r3, [r3, #0]
 800415e:	6858      	ldr	r0, [r3, #4]
 8004160:	687b      	ldr	r3, [r7, #4]
 8004162:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8004164:	1c59      	adds	r1, r3, #1
 8004166:	687a      	ldr	r2, [r7, #4]
 8004168:	6291      	str	r1, [r2, #40]	; 0x28
 800416a:	b2c2      	uxtb	r2, r0
 800416c:	701a      	strb	r2, [r3, #0]
 800416e:	e00c      	b.n	800418a <UART_Receive_IT+0x9e>
      }
      else
      {
        *huart->pRxBuffPtr++ = (uint8_t)(huart->Instance->DR & (uint8_t)0x007F);
 8004170:	687b      	ldr	r3, [r7, #4]
 8004172:	681b      	ldr	r3, [r3, #0]
 8004174:	685b      	ldr	r3, [r3, #4]
 8004176:	b2da      	uxtb	r2, r3
 8004178:	687b      	ldr	r3, [r7, #4]
 800417a:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800417c:	1c58      	adds	r0, r3, #1
 800417e:	6879      	ldr	r1, [r7, #4]
 8004180:	6288      	str	r0, [r1, #40]	; 0x28
 8004182:	f002 027f 	and.w	r2, r2, #127	; 0x7f
 8004186:	b2d2      	uxtb	r2, r2
 8004188:	701a      	strb	r2, [r3, #0]
      }
    }

    if (--huart->RxXferCount == 0U)
 800418a:	687b      	ldr	r3, [r7, #4]
 800418c:	8ddb      	ldrh	r3, [r3, #46]	; 0x2e
 800418e:	b29b      	uxth	r3, r3
 8004190:	3b01      	subs	r3, #1
 8004192:	b29b      	uxth	r3, r3
 8004194:	687a      	ldr	r2, [r7, #4]
 8004196:	4619      	mov	r1, r3
 8004198:	85d1      	strh	r1, [r2, #46]	; 0x2e
 800419a:	2b00      	cmp	r3, #0
 800419c:	d120      	bne.n	80041e0 <UART_Receive_IT+0xf4>
    {
      /* Disable the UART Data Register not empty Interrupt */
      __HAL_UART_DISABLE_IT(huart, UART_IT_RXNE);
 800419e:	687b      	ldr	r3, [r7, #4]
 80041a0:	681b      	ldr	r3, [r3, #0]
 80041a2:	68da      	ldr	r2, [r3, #12]
 80041a4:	687b      	ldr	r3, [r7, #4]
 80041a6:	681b      	ldr	r3, [r3, #0]
 80041a8:	f022 0220 	bic.w	r2, r2, #32
 80041ac:	60da      	str	r2, [r3, #12]

      /* Disable the UART Parity Error Interrupt */
      __HAL_UART_DISABLE_IT(huart, UART_IT_PE);
 80041ae:	687b      	ldr	r3, [r7, #4]
 80041b0:	681b      	ldr	r3, [r3, #0]
 80041b2:	68da      	ldr	r2, [r3, #12]
 80041b4:	687b      	ldr	r3, [r7, #4]
 80041b6:	681b      	ldr	r3, [r3, #0]
 80041b8:	f422 7280 	bic.w	r2, r2, #256	; 0x100
 80041bc:	60da      	str	r2, [r3, #12]

      /* Disable the UART Error Interrupt: (Frame error, noise error, overrun error) */
      __HAL_UART_DISABLE_IT(huart, UART_IT_ERR);
 80041be:	687b      	ldr	r3, [r7, #4]
 80041c0:	681b      	ldr	r3, [r3, #0]
 80041c2:	695a      	ldr	r2, [r3, #20]
 80041c4:	687b      	ldr	r3, [r7, #4]
 80041c6:	681b      	ldr	r3, [r3, #0]
 80041c8:	f022 0201 	bic.w	r2, r2, #1
 80041cc:	615a      	str	r2, [r3, #20]

      /* Rx process is completed, restore huart->RxState to Ready */
      huart->RxState = HAL_UART_STATE_READY;
 80041ce:	687b      	ldr	r3, [r7, #4]
 80041d0:	2220      	movs	r2, #32
 80041d2:	f883 203a 	strb.w	r2, [r3, #58]	; 0x3a
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
      /*Call registered Rx complete callback*/
      huart->RxCpltCallback(huart);
#else
      /*Call legacy weak Rx complete callback*/
      HAL_UART_RxCpltCallback(huart);
 80041d6:	6878      	ldr	r0, [r7, #4]
 80041d8:	f004 fdc5 	bl	8008d66 <HAL_UART_RxCpltCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */

      return HAL_OK;
 80041dc:	2300      	movs	r3, #0
 80041de:	e002      	b.n	80041e6 <UART_Receive_IT+0xfa>
    }
    return HAL_OK;
 80041e0:	2300      	movs	r3, #0
 80041e2:	e000      	b.n	80041e6 <UART_Receive_IT+0xfa>
  }
  else
  {
    return HAL_BUSY;
 80041e4:	2302      	movs	r3, #2
  }
}
 80041e6:	4618      	mov	r0, r3
 80041e8:	3710      	adds	r7, #16
 80041ea:	46bd      	mov	sp, r7
 80041ec:	bd80      	pop	{r7, pc}
	...

080041f0 <UART_SetConfig>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
static void UART_SetConfig(UART_HandleTypeDef *huart)
{
 80041f0:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 80041f4:	b0bd      	sub	sp, #244	; 0xf4
 80041f6:	af00      	add	r7, sp, #0
 80041f8:	f8c7 00e4 	str.w	r0, [r7, #228]	; 0xe4
  assert_param(IS_UART_MODE(huart->Init.Mode));

  /*-------------------------- USART CR2 Configuration -----------------------*/
  /* Configure the UART Stop Bits: Set STOP[13:12] bits
     according to huart->Init.StopBits value */
  MODIFY_REG(huart->Instance->CR2, USART_CR2_STOP, huart->Init.StopBits);
 80041fc:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 8004200:	681b      	ldr	r3, [r3, #0]
 8004202:	691b      	ldr	r3, [r3, #16]
 8004204:	f423 5040 	bic.w	r0, r3, #12288	; 0x3000
 8004208:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 800420c:	68d9      	ldr	r1, [r3, #12]
 800420e:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 8004212:	681a      	ldr	r2, [r3, #0]
 8004214:	ea40 0301 	orr.w	r3, r0, r1
 8004218:	6113      	str	r3, [r2, #16]
     Set the M bits according to huart->Init.WordLength value
     Set PCE and PS bits according to huart->Init.Parity value
     Set TE and RE bits according to huart->Init.Mode value
     Set OVER8 bit according to huart->Init.OverSampling value */

  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling;
 800421a:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 800421e:	689a      	ldr	r2, [r3, #8]
 8004220:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 8004224:	691b      	ldr	r3, [r3, #16]
 8004226:	431a      	orrs	r2, r3
 8004228:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 800422c:	695b      	ldr	r3, [r3, #20]
 800422e:	431a      	orrs	r2, r3
 8004230:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 8004234:	69db      	ldr	r3, [r3, #28]
 8004236:	4313      	orrs	r3, r2
 8004238:	f8c7 30ec 	str.w	r3, [r7, #236]	; 0xec
  MODIFY_REG(huart->Instance->CR1,
 800423c:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 8004240:	681b      	ldr	r3, [r3, #0]
 8004242:	68db      	ldr	r3, [r3, #12]
 8004244:	f423 4116 	bic.w	r1, r3, #38400	; 0x9600
 8004248:	f021 010c 	bic.w	r1, r1, #12
 800424c:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 8004250:	681a      	ldr	r2, [r3, #0]
 8004252:	f8d7 30ec 	ldr.w	r3, [r7, #236]	; 0xec
 8004256:	430b      	orrs	r3, r1
 8004258:	60d3      	str	r3, [r2, #12]
             (uint32_t)(USART_CR1_M | USART_CR1_PCE | USART_CR1_PS | USART_CR1_TE | USART_CR1_RE | USART_CR1_OVER8),
             tmpreg);

  /*-------------------------- USART CR3 Configuration -----------------------*/
  /* Configure the UART HFC: Set CTSE and RTSE bits according to huart->Init.HwFlowCtl value */
  MODIFY_REG(huart->Instance->CR3, (USART_CR3_RTSE | USART_CR3_CTSE), huart->Init.HwFlowCtl);
 800425a:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 800425e:	681b      	ldr	r3, [r3, #0]
 8004260:	695b      	ldr	r3, [r3, #20]
 8004262:	f423 7040 	bic.w	r0, r3, #768	; 0x300
 8004266:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 800426a:	6999      	ldr	r1, [r3, #24]
 800426c:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 8004270:	681a      	ldr	r2, [r3, #0]
 8004272:	ea40 0301 	orr.w	r3, r0, r1
 8004276:	6153      	str	r3, [r2, #20]

  /* Check the Over Sampling */
  if (huart->Init.OverSampling == UART_OVERSAMPLING_8)
 8004278:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 800427c:	69db      	ldr	r3, [r3, #28]
 800427e:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 8004282:	f040 81a5 	bne.w	80045d0 <UART_SetConfig+0x3e0>
    {
      pclk = HAL_RCC_GetPCLK2Freq();
      huart->Instance->BRR = UART_BRR_SAMPLING8(pclk, huart->Init.BaudRate);
    }
#elif defined(USART6)
    if ((huart->Instance == USART1) || (huart->Instance == USART6))
 8004286:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 800428a:	681a      	ldr	r2, [r3, #0]
 800428c:	4bcd      	ldr	r3, [pc, #820]	; (80045c4 <UART_SetConfig+0x3d4>)
 800428e:	429a      	cmp	r2, r3
 8004290:	d006      	beq.n	80042a0 <UART_SetConfig+0xb0>
 8004292:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 8004296:	681a      	ldr	r2, [r3, #0]
 8004298:	4bcb      	ldr	r3, [pc, #812]	; (80045c8 <UART_SetConfig+0x3d8>)
 800429a:	429a      	cmp	r2, r3
 800429c:	f040 80cb 	bne.w	8004436 <UART_SetConfig+0x246>
    {
      pclk = HAL_RCC_GetPCLK2Freq();
 80042a0:	f7ff f87a 	bl	8003398 <HAL_RCC_GetPCLK2Freq>
 80042a4:	f8c7 00e8 	str.w	r0, [r7, #232]	; 0xe8
      huart->Instance->BRR = UART_BRR_SAMPLING8(pclk, huart->Init.BaudRate);
 80042a8:	f8d7 30e8 	ldr.w	r3, [r7, #232]	; 0xe8
 80042ac:	461c      	mov	r4, r3
 80042ae:	f04f 0500 	mov.w	r5, #0
 80042b2:	4622      	mov	r2, r4
 80042b4:	462b      	mov	r3, r5
 80042b6:	1891      	adds	r1, r2, r2
 80042b8:	f8c7 1088 	str.w	r1, [r7, #136]	; 0x88
 80042bc:	415b      	adcs	r3, r3
 80042be:	f8c7 308c 	str.w	r3, [r7, #140]	; 0x8c
 80042c2:	e9d7 2322 	ldrd	r2, r3, [r7, #136]	; 0x88
 80042c6:	1912      	adds	r2, r2, r4
 80042c8:	eb45 0303 	adc.w	r3, r5, r3
 80042cc:	f04f 0000 	mov.w	r0, #0
 80042d0:	f04f 0100 	mov.w	r1, #0
 80042d4:	00d9      	lsls	r1, r3, #3
 80042d6:	ea41 7152 	orr.w	r1, r1, r2, lsr #29
 80042da:	00d0      	lsls	r0, r2, #3
 80042dc:	4602      	mov	r2, r0
 80042de:	460b      	mov	r3, r1
 80042e0:	1911      	adds	r1, r2, r4
 80042e2:	f8c7 10d8 	str.w	r1, [r7, #216]	; 0xd8
 80042e6:	416b      	adcs	r3, r5
 80042e8:	f8c7 30dc 	str.w	r3, [r7, #220]	; 0xdc
 80042ec:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 80042f0:	685b      	ldr	r3, [r3, #4]
 80042f2:	461a      	mov	r2, r3
 80042f4:	f04f 0300 	mov.w	r3, #0
 80042f8:	1891      	adds	r1, r2, r2
 80042fa:	f8c7 1080 	str.w	r1, [r7, #128]	; 0x80
 80042fe:	415b      	adcs	r3, r3
 8004300:	f8c7 3084 	str.w	r3, [r7, #132]	; 0x84
 8004304:	e9d7 2320 	ldrd	r2, r3, [r7, #128]	; 0x80
 8004308:	e9d7 0136 	ldrd	r0, r1, [r7, #216]	; 0xd8
 800430c:	f7fb ffb8 	bl	8000280 <__aeabi_uldivmod>
 8004310:	4602      	mov	r2, r0
 8004312:	460b      	mov	r3, r1
 8004314:	4bad      	ldr	r3, [pc, #692]	; (80045cc <UART_SetConfig+0x3dc>)
 8004316:	fba3 2302 	umull	r2, r3, r3, r2
 800431a:	095b      	lsrs	r3, r3, #5
 800431c:	011e      	lsls	r6, r3, #4
 800431e:	f8d7 30e8 	ldr.w	r3, [r7, #232]	; 0xe8
 8004322:	461c      	mov	r4, r3
 8004324:	f04f 0500 	mov.w	r5, #0
 8004328:	4622      	mov	r2, r4
 800432a:	462b      	mov	r3, r5
 800432c:	1891      	adds	r1, r2, r2
 800432e:	67b9      	str	r1, [r7, #120]	; 0x78
 8004330:	415b      	adcs	r3, r3
 8004332:	67fb      	str	r3, [r7, #124]	; 0x7c
 8004334:	e9d7 231e 	ldrd	r2, r3, [r7, #120]	; 0x78
 8004338:	1912      	adds	r2, r2, r4
 800433a:	eb45 0303 	adc.w	r3, r5, r3
 800433e:	f04f 0000 	mov.w	r0, #0
 8004342:	f04f 0100 	mov.w	r1, #0
 8004346:	00d9      	lsls	r1, r3, #3
 8004348:	ea41 7152 	orr.w	r1, r1, r2, lsr #29
 800434c:	00d0      	lsls	r0, r2, #3
 800434e:	4602      	mov	r2, r0
 8004350:	460b      	mov	r3, r1
 8004352:	1911      	adds	r1, r2, r4
 8004354:	f8c7 10d0 	str.w	r1, [r7, #208]	; 0xd0
 8004358:	416b      	adcs	r3, r5
 800435a:	f8c7 30d4 	str.w	r3, [r7, #212]	; 0xd4
 800435e:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 8004362:	685b      	ldr	r3, [r3, #4]
 8004364:	461a      	mov	r2, r3
 8004366:	f04f 0300 	mov.w	r3, #0
 800436a:	1891      	adds	r1, r2, r2
 800436c:	6739      	str	r1, [r7, #112]	; 0x70
 800436e:	415b      	adcs	r3, r3
 8004370:	677b      	str	r3, [r7, #116]	; 0x74
 8004372:	e9d7 231c 	ldrd	r2, r3, [r7, #112]	; 0x70
 8004376:	e9d7 0134 	ldrd	r0, r1, [r7, #208]	; 0xd0
 800437a:	f7fb ff81 	bl	8000280 <__aeabi_uldivmod>
 800437e:	4602      	mov	r2, r0
 8004380:	460b      	mov	r3, r1
 8004382:	4b92      	ldr	r3, [pc, #584]	; (80045cc <UART_SetConfig+0x3dc>)
 8004384:	fba3 1302 	umull	r1, r3, r3, r2
 8004388:	095b      	lsrs	r3, r3, #5
 800438a:	2164      	movs	r1, #100	; 0x64
 800438c:	fb01 f303 	mul.w	r3, r1, r3
 8004390:	1ad3      	subs	r3, r2, r3
 8004392:	00db      	lsls	r3, r3, #3
 8004394:	3332      	adds	r3, #50	; 0x32
 8004396:	4a8d      	ldr	r2, [pc, #564]	; (80045cc <UART_SetConfig+0x3dc>)
 8004398:	fba2 2303 	umull	r2, r3, r2, r3
 800439c:	095b      	lsrs	r3, r3, #5
 800439e:	005b      	lsls	r3, r3, #1
 80043a0:	f403 73f8 	and.w	r3, r3, #496	; 0x1f0
 80043a4:	441e      	add	r6, r3
 80043a6:	f8d7 30e8 	ldr.w	r3, [r7, #232]	; 0xe8
 80043aa:	4618      	mov	r0, r3
 80043ac:	f04f 0100 	mov.w	r1, #0
 80043b0:	4602      	mov	r2, r0
 80043b2:	460b      	mov	r3, r1
 80043b4:	1894      	adds	r4, r2, r2
 80043b6:	66bc      	str	r4, [r7, #104]	; 0x68
 80043b8:	415b      	adcs	r3, r3
 80043ba:	66fb      	str	r3, [r7, #108]	; 0x6c
 80043bc:	e9d7 231a 	ldrd	r2, r3, [r7, #104]	; 0x68
 80043c0:	1812      	adds	r2, r2, r0
 80043c2:	eb41 0303 	adc.w	r3, r1, r3
 80043c6:	f04f 0400 	mov.w	r4, #0
 80043ca:	f04f 0500 	mov.w	r5, #0
 80043ce:	00dd      	lsls	r5, r3, #3
 80043d0:	ea45 7552 	orr.w	r5, r5, r2, lsr #29
 80043d4:	00d4      	lsls	r4, r2, #3
 80043d6:	4622      	mov	r2, r4
 80043d8:	462b      	mov	r3, r5
 80043da:	1814      	adds	r4, r2, r0
 80043dc:	f8c7 40c8 	str.w	r4, [r7, #200]	; 0xc8
 80043e0:	414b      	adcs	r3, r1
 80043e2:	f8c7 30cc 	str.w	r3, [r7, #204]	; 0xcc
 80043e6:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 80043ea:	685b      	ldr	r3, [r3, #4]
 80043ec:	461a      	mov	r2, r3
 80043ee:	f04f 0300 	mov.w	r3, #0
 80043f2:	1891      	adds	r1, r2, r2
 80043f4:	6639      	str	r1, [r7, #96]	; 0x60
 80043f6:	415b      	adcs	r3, r3
 80043f8:	667b      	str	r3, [r7, #100]	; 0x64
 80043fa:	e9d7 2318 	ldrd	r2, r3, [r7, #96]	; 0x60
 80043fe:	e9d7 0132 	ldrd	r0, r1, [r7, #200]	; 0xc8
 8004402:	f7fb ff3d 	bl	8000280 <__aeabi_uldivmod>
 8004406:	4602      	mov	r2, r0
 8004408:	460b      	mov	r3, r1
 800440a:	4b70      	ldr	r3, [pc, #448]	; (80045cc <UART_SetConfig+0x3dc>)
 800440c:	fba3 1302 	umull	r1, r3, r3, r2
 8004410:	095b      	lsrs	r3, r3, #5
 8004412:	2164      	movs	r1, #100	; 0x64
 8004414:	fb01 f303 	mul.w	r3, r1, r3
 8004418:	1ad3      	subs	r3, r2, r3
 800441a:	00db      	lsls	r3, r3, #3
 800441c:	3332      	adds	r3, #50	; 0x32
 800441e:	4a6b      	ldr	r2, [pc, #428]	; (80045cc <UART_SetConfig+0x3dc>)
 8004420:	fba2 2303 	umull	r2, r3, r2, r3
 8004424:	095b      	lsrs	r3, r3, #5
 8004426:	f003 0207 	and.w	r2, r3, #7
 800442a:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 800442e:	681b      	ldr	r3, [r3, #0]
 8004430:	4432      	add	r2, r6
 8004432:	609a      	str	r2, [r3, #8]
 8004434:	e26d      	b.n	8004912 <UART_SetConfig+0x722>
      huart->Instance->BRR = UART_BRR_SAMPLING8(pclk, huart->Init.BaudRate);
    }
#endif /* USART6 */
    else
    {
      pclk = HAL_RCC_GetPCLK1Freq();
 8004436:	f7fe ff9b 	bl	8003370 <HAL_RCC_GetPCLK1Freq>
 800443a:	f8c7 00e8 	str.w	r0, [r7, #232]	; 0xe8
      huart->Instance->BRR = UART_BRR_SAMPLING8(pclk, huart->Init.BaudRate);
 800443e:	f8d7 30e8 	ldr.w	r3, [r7, #232]	; 0xe8
 8004442:	461c      	mov	r4, r3
 8004444:	f04f 0500 	mov.w	r5, #0
 8004448:	4622      	mov	r2, r4
 800444a:	462b      	mov	r3, r5
 800444c:	1891      	adds	r1, r2, r2
 800444e:	65b9      	str	r1, [r7, #88]	; 0x58
 8004450:	415b      	adcs	r3, r3
 8004452:	65fb      	str	r3, [r7, #92]	; 0x5c
 8004454:	e9d7 2316 	ldrd	r2, r3, [r7, #88]	; 0x58
 8004458:	1912      	adds	r2, r2, r4
 800445a:	eb45 0303 	adc.w	r3, r5, r3
 800445e:	f04f 0000 	mov.w	r0, #0
 8004462:	f04f 0100 	mov.w	r1, #0
 8004466:	00d9      	lsls	r1, r3, #3
 8004468:	ea41 7152 	orr.w	r1, r1, r2, lsr #29
 800446c:	00d0      	lsls	r0, r2, #3
 800446e:	4602      	mov	r2, r0
 8004470:	460b      	mov	r3, r1
 8004472:	1911      	adds	r1, r2, r4
 8004474:	f8c7 10c0 	str.w	r1, [r7, #192]	; 0xc0
 8004478:	416b      	adcs	r3, r5
 800447a:	f8c7 30c4 	str.w	r3, [r7, #196]	; 0xc4
 800447e:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 8004482:	685b      	ldr	r3, [r3, #4]
 8004484:	461a      	mov	r2, r3
 8004486:	f04f 0300 	mov.w	r3, #0
 800448a:	1891      	adds	r1, r2, r2
 800448c:	6539      	str	r1, [r7, #80]	; 0x50
 800448e:	415b      	adcs	r3, r3
 8004490:	657b      	str	r3, [r7, #84]	; 0x54
 8004492:	e9d7 2314 	ldrd	r2, r3, [r7, #80]	; 0x50
 8004496:	e9d7 0130 	ldrd	r0, r1, [r7, #192]	; 0xc0
 800449a:	f7fb fef1 	bl	8000280 <__aeabi_uldivmod>
 800449e:	4602      	mov	r2, r0
 80044a0:	460b      	mov	r3, r1
 80044a2:	4b4a      	ldr	r3, [pc, #296]	; (80045cc <UART_SetConfig+0x3dc>)
 80044a4:	fba3 2302 	umull	r2, r3, r3, r2
 80044a8:	095b      	lsrs	r3, r3, #5
 80044aa:	011e      	lsls	r6, r3, #4
 80044ac:	f8d7 30e8 	ldr.w	r3, [r7, #232]	; 0xe8
 80044b0:	461c      	mov	r4, r3
 80044b2:	f04f 0500 	mov.w	r5, #0
 80044b6:	4622      	mov	r2, r4
 80044b8:	462b      	mov	r3, r5
 80044ba:	1891      	adds	r1, r2, r2
 80044bc:	64b9      	str	r1, [r7, #72]	; 0x48
 80044be:	415b      	adcs	r3, r3
 80044c0:	64fb      	str	r3, [r7, #76]	; 0x4c
 80044c2:	e9d7 2312 	ldrd	r2, r3, [r7, #72]	; 0x48
 80044c6:	1912      	adds	r2, r2, r4
 80044c8:	eb45 0303 	adc.w	r3, r5, r3
 80044cc:	f04f 0000 	mov.w	r0, #0
 80044d0:	f04f 0100 	mov.w	r1, #0
 80044d4:	00d9      	lsls	r1, r3, #3
 80044d6:	ea41 7152 	orr.w	r1, r1, r2, lsr #29
 80044da:	00d0      	lsls	r0, r2, #3
 80044dc:	4602      	mov	r2, r0
 80044de:	460b      	mov	r3, r1
 80044e0:	1911      	adds	r1, r2, r4
 80044e2:	f8c7 10b8 	str.w	r1, [r7, #184]	; 0xb8
 80044e6:	416b      	adcs	r3, r5
 80044e8:	f8c7 30bc 	str.w	r3, [r7, #188]	; 0xbc
 80044ec:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 80044f0:	685b      	ldr	r3, [r3, #4]
 80044f2:	461a      	mov	r2, r3
 80044f4:	f04f 0300 	mov.w	r3, #0
 80044f8:	1891      	adds	r1, r2, r2
 80044fa:	6439      	str	r1, [r7, #64]	; 0x40
 80044fc:	415b      	adcs	r3, r3
 80044fe:	647b      	str	r3, [r7, #68]	; 0x44
 8004500:	e9d7 2310 	ldrd	r2, r3, [r7, #64]	; 0x40
 8004504:	e9d7 012e 	ldrd	r0, r1, [r7, #184]	; 0xb8
 8004508:	f7fb feba 	bl	8000280 <__aeabi_uldivmod>
 800450c:	4602      	mov	r2, r0
 800450e:	460b      	mov	r3, r1
 8004510:	4b2e      	ldr	r3, [pc, #184]	; (80045cc <UART_SetConfig+0x3dc>)
 8004512:	fba3 1302 	umull	r1, r3, r3, r2
 8004516:	095b      	lsrs	r3, r3, #5
 8004518:	2164      	movs	r1, #100	; 0x64
 800451a:	fb01 f303 	mul.w	r3, r1, r3
 800451e:	1ad3      	subs	r3, r2, r3
 8004520:	00db      	lsls	r3, r3, #3
 8004522:	3332      	adds	r3, #50	; 0x32
 8004524:	4a29      	ldr	r2, [pc, #164]	; (80045cc <UART_SetConfig+0x3dc>)
 8004526:	fba2 2303 	umull	r2, r3, r2, r3
 800452a:	095b      	lsrs	r3, r3, #5
 800452c:	005b      	lsls	r3, r3, #1
 800452e:	f403 73f8 	and.w	r3, r3, #496	; 0x1f0
 8004532:	441e      	add	r6, r3
 8004534:	f8d7 30e8 	ldr.w	r3, [r7, #232]	; 0xe8
 8004538:	4618      	mov	r0, r3
 800453a:	f04f 0100 	mov.w	r1, #0
 800453e:	4602      	mov	r2, r0
 8004540:	460b      	mov	r3, r1
 8004542:	1894      	adds	r4, r2, r2
 8004544:	63bc      	str	r4, [r7, #56]	; 0x38
 8004546:	415b      	adcs	r3, r3
 8004548:	63fb      	str	r3, [r7, #60]	; 0x3c
 800454a:	e9d7 230e 	ldrd	r2, r3, [r7, #56]	; 0x38
 800454e:	1812      	adds	r2, r2, r0
 8004550:	eb41 0303 	adc.w	r3, r1, r3
 8004554:	f04f 0400 	mov.w	r4, #0
 8004558:	f04f 0500 	mov.w	r5, #0
 800455c:	00dd      	lsls	r5, r3, #3
 800455e:	ea45 7552 	orr.w	r5, r5, r2, lsr #29
 8004562:	00d4      	lsls	r4, r2, #3
 8004564:	4622      	mov	r2, r4
 8004566:	462b      	mov	r3, r5
 8004568:	1814      	adds	r4, r2, r0
 800456a:	f8c7 40b0 	str.w	r4, [r7, #176]	; 0xb0
 800456e:	414b      	adcs	r3, r1
 8004570:	f8c7 30b4 	str.w	r3, [r7, #180]	; 0xb4
 8004574:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 8004578:	685b      	ldr	r3, [r3, #4]
 800457a:	461a      	mov	r2, r3
 800457c:	f04f 0300 	mov.w	r3, #0
 8004580:	1891      	adds	r1, r2, r2
 8004582:	6339      	str	r1, [r7, #48]	; 0x30
 8004584:	415b      	adcs	r3, r3
 8004586:	637b      	str	r3, [r7, #52]	; 0x34
 8004588:	e9d7 230c 	ldrd	r2, r3, [r7, #48]	; 0x30
 800458c:	e9d7 012c 	ldrd	r0, r1, [r7, #176]	; 0xb0
 8004590:	f7fb fe76 	bl	8000280 <__aeabi_uldivmod>
 8004594:	4602      	mov	r2, r0
 8004596:	460b      	mov	r3, r1
 8004598:	4b0c      	ldr	r3, [pc, #48]	; (80045cc <UART_SetConfig+0x3dc>)
 800459a:	fba3 1302 	umull	r1, r3, r3, r2
 800459e:	095b      	lsrs	r3, r3, #5
 80045a0:	2164      	movs	r1, #100	; 0x64
 80045a2:	fb01 f303 	mul.w	r3, r1, r3
 80045a6:	1ad3      	subs	r3, r2, r3
 80045a8:	00db      	lsls	r3, r3, #3
 80045aa:	3332      	adds	r3, #50	; 0x32
 80045ac:	4a07      	ldr	r2, [pc, #28]	; (80045cc <UART_SetConfig+0x3dc>)
 80045ae:	fba2 2303 	umull	r2, r3, r2, r3
 80045b2:	095b      	lsrs	r3, r3, #5
 80045b4:	f003 0207 	and.w	r2, r3, #7
 80045b8:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 80045bc:	681b      	ldr	r3, [r3, #0]
 80045be:	4432      	add	r2, r6
 80045c0:	609a      	str	r2, [r3, #8]
    {
      pclk = HAL_RCC_GetPCLK1Freq();
      huart->Instance->BRR = UART_BRR_SAMPLING16(pclk, huart->Init.BaudRate);
    }
  }
}
 80045c2:	e1a6      	b.n	8004912 <UART_SetConfig+0x722>
 80045c4:	40011000 	.word	0x40011000
 80045c8:	40011400 	.word	0x40011400
 80045cc:	51eb851f 	.word	0x51eb851f
    if ((huart->Instance == USART1) || (huart->Instance == USART6))
 80045d0:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 80045d4:	681a      	ldr	r2, [r3, #0]
 80045d6:	4bd1      	ldr	r3, [pc, #836]	; (800491c <UART_SetConfig+0x72c>)
 80045d8:	429a      	cmp	r2, r3
 80045da:	d006      	beq.n	80045ea <UART_SetConfig+0x3fa>
 80045dc:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 80045e0:	681a      	ldr	r2, [r3, #0]
 80045e2:	4bcf      	ldr	r3, [pc, #828]	; (8004920 <UART_SetConfig+0x730>)
 80045e4:	429a      	cmp	r2, r3
 80045e6:	f040 80ca 	bne.w	800477e <UART_SetConfig+0x58e>
      pclk = HAL_RCC_GetPCLK2Freq();
 80045ea:	f7fe fed5 	bl	8003398 <HAL_RCC_GetPCLK2Freq>
 80045ee:	f8c7 00e8 	str.w	r0, [r7, #232]	; 0xe8
      huart->Instance->BRR = UART_BRR_SAMPLING16(pclk, huart->Init.BaudRate);
 80045f2:	f8d7 30e8 	ldr.w	r3, [r7, #232]	; 0xe8
 80045f6:	461c      	mov	r4, r3
 80045f8:	f04f 0500 	mov.w	r5, #0
 80045fc:	4622      	mov	r2, r4
 80045fe:	462b      	mov	r3, r5
 8004600:	1891      	adds	r1, r2, r2
 8004602:	62b9      	str	r1, [r7, #40]	; 0x28
 8004604:	415b      	adcs	r3, r3
 8004606:	62fb      	str	r3, [r7, #44]	; 0x2c
 8004608:	e9d7 230a 	ldrd	r2, r3, [r7, #40]	; 0x28
 800460c:	1912      	adds	r2, r2, r4
 800460e:	eb45 0303 	adc.w	r3, r5, r3
 8004612:	f04f 0000 	mov.w	r0, #0
 8004616:	f04f 0100 	mov.w	r1, #0
 800461a:	00d9      	lsls	r1, r3, #3
 800461c:	ea41 7152 	orr.w	r1, r1, r2, lsr #29
 8004620:	00d0      	lsls	r0, r2, #3
 8004622:	4602      	mov	r2, r0
 8004624:	460b      	mov	r3, r1
 8004626:	eb12 0a04 	adds.w	sl, r2, r4
 800462a:	eb43 0b05 	adc.w	fp, r3, r5
 800462e:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 8004632:	685b      	ldr	r3, [r3, #4]
 8004634:	4618      	mov	r0, r3
 8004636:	f04f 0100 	mov.w	r1, #0
 800463a:	f04f 0200 	mov.w	r2, #0
 800463e:	f04f 0300 	mov.w	r3, #0
 8004642:	008b      	lsls	r3, r1, #2
 8004644:	ea43 7390 	orr.w	r3, r3, r0, lsr #30
 8004648:	0082      	lsls	r2, r0, #2
 800464a:	4650      	mov	r0, sl
 800464c:	4659      	mov	r1, fp
 800464e:	f7fb fe17 	bl	8000280 <__aeabi_uldivmod>
 8004652:	4602      	mov	r2, r0
 8004654:	460b      	mov	r3, r1
 8004656:	4bb3      	ldr	r3, [pc, #716]	; (8004924 <UART_SetConfig+0x734>)
 8004658:	fba3 2302 	umull	r2, r3, r3, r2
 800465c:	095b      	lsrs	r3, r3, #5
 800465e:	011e      	lsls	r6, r3, #4
 8004660:	f8d7 30e8 	ldr.w	r3, [r7, #232]	; 0xe8
 8004664:	4618      	mov	r0, r3
 8004666:	f04f 0100 	mov.w	r1, #0
 800466a:	4602      	mov	r2, r0
 800466c:	460b      	mov	r3, r1
 800466e:	1894      	adds	r4, r2, r2
 8004670:	623c      	str	r4, [r7, #32]
 8004672:	415b      	adcs	r3, r3
 8004674:	627b      	str	r3, [r7, #36]	; 0x24
 8004676:	e9d7 2308 	ldrd	r2, r3, [r7, #32]
 800467a:	1812      	adds	r2, r2, r0
 800467c:	eb41 0303 	adc.w	r3, r1, r3
 8004680:	f04f 0400 	mov.w	r4, #0
 8004684:	f04f 0500 	mov.w	r5, #0
 8004688:	00dd      	lsls	r5, r3, #3
 800468a:	ea45 7552 	orr.w	r5, r5, r2, lsr #29
 800468e:	00d4      	lsls	r4, r2, #3
 8004690:	4622      	mov	r2, r4
 8004692:	462b      	mov	r3, r5
 8004694:	1814      	adds	r4, r2, r0
 8004696:	f8c7 40a8 	str.w	r4, [r7, #168]	; 0xa8
 800469a:	414b      	adcs	r3, r1
 800469c:	f8c7 30ac 	str.w	r3, [r7, #172]	; 0xac
 80046a0:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 80046a4:	685b      	ldr	r3, [r3, #4]
 80046a6:	4618      	mov	r0, r3
 80046a8:	f04f 0100 	mov.w	r1, #0
 80046ac:	f04f 0200 	mov.w	r2, #0
 80046b0:	f04f 0300 	mov.w	r3, #0
 80046b4:	008b      	lsls	r3, r1, #2
 80046b6:	ea43 7390 	orr.w	r3, r3, r0, lsr #30
 80046ba:	0082      	lsls	r2, r0, #2
 80046bc:	e9d7 012a 	ldrd	r0, r1, [r7, #168]	; 0xa8
 80046c0:	f7fb fdde 	bl	8000280 <__aeabi_uldivmod>
 80046c4:	4602      	mov	r2, r0
 80046c6:	460b      	mov	r3, r1
 80046c8:	4b96      	ldr	r3, [pc, #600]	; (8004924 <UART_SetConfig+0x734>)
 80046ca:	fba3 1302 	umull	r1, r3, r3, r2
 80046ce:	095b      	lsrs	r3, r3, #5
 80046d0:	2164      	movs	r1, #100	; 0x64
 80046d2:	fb01 f303 	mul.w	r3, r1, r3
 80046d6:	1ad3      	subs	r3, r2, r3
 80046d8:	011b      	lsls	r3, r3, #4
 80046da:	3332      	adds	r3, #50	; 0x32
 80046dc:	4a91      	ldr	r2, [pc, #580]	; (8004924 <UART_SetConfig+0x734>)
 80046de:	fba2 2303 	umull	r2, r3, r2, r3
 80046e2:	095b      	lsrs	r3, r3, #5
 80046e4:	f003 03f0 	and.w	r3, r3, #240	; 0xf0
 80046e8:	441e      	add	r6, r3
 80046ea:	f8d7 30e8 	ldr.w	r3, [r7, #232]	; 0xe8
 80046ee:	4618      	mov	r0, r3
 80046f0:	f04f 0100 	mov.w	r1, #0
 80046f4:	4602      	mov	r2, r0
 80046f6:	460b      	mov	r3, r1
 80046f8:	1894      	adds	r4, r2, r2
 80046fa:	61bc      	str	r4, [r7, #24]
 80046fc:	415b      	adcs	r3, r3
 80046fe:	61fb      	str	r3, [r7, #28]
 8004700:	e9d7 2306 	ldrd	r2, r3, [r7, #24]
 8004704:	1812      	adds	r2, r2, r0
 8004706:	eb41 0303 	adc.w	r3, r1, r3
 800470a:	f04f 0400 	mov.w	r4, #0
 800470e:	f04f 0500 	mov.w	r5, #0
 8004712:	00dd      	lsls	r5, r3, #3
 8004714:	ea45 7552 	orr.w	r5, r5, r2, lsr #29
 8004718:	00d4      	lsls	r4, r2, #3
 800471a:	4622      	mov	r2, r4
 800471c:	462b      	mov	r3, r5
 800471e:	1814      	adds	r4, r2, r0
 8004720:	f8c7 40a0 	str.w	r4, [r7, #160]	; 0xa0
 8004724:	414b      	adcs	r3, r1
 8004726:	f8c7 30a4 	str.w	r3, [r7, #164]	; 0xa4
 800472a:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 800472e:	685b      	ldr	r3, [r3, #4]
 8004730:	4618      	mov	r0, r3
 8004732:	f04f 0100 	mov.w	r1, #0
 8004736:	f04f 0200 	mov.w	r2, #0
 800473a:	f04f 0300 	mov.w	r3, #0
 800473e:	008b      	lsls	r3, r1, #2
 8004740:	ea43 7390 	orr.w	r3, r3, r0, lsr #30
 8004744:	0082      	lsls	r2, r0, #2
 8004746:	e9d7 0128 	ldrd	r0, r1, [r7, #160]	; 0xa0
 800474a:	f7fb fd99 	bl	8000280 <__aeabi_uldivmod>
 800474e:	4602      	mov	r2, r0
 8004750:	460b      	mov	r3, r1
 8004752:	4b74      	ldr	r3, [pc, #464]	; (8004924 <UART_SetConfig+0x734>)
 8004754:	fba3 1302 	umull	r1, r3, r3, r2
 8004758:	095b      	lsrs	r3, r3, #5
 800475a:	2164      	movs	r1, #100	; 0x64
 800475c:	fb01 f303 	mul.w	r3, r1, r3
 8004760:	1ad3      	subs	r3, r2, r3
 8004762:	011b      	lsls	r3, r3, #4
 8004764:	3332      	adds	r3, #50	; 0x32
 8004766:	4a6f      	ldr	r2, [pc, #444]	; (8004924 <UART_SetConfig+0x734>)
 8004768:	fba2 2303 	umull	r2, r3, r2, r3
 800476c:	095b      	lsrs	r3, r3, #5
 800476e:	f003 020f 	and.w	r2, r3, #15
 8004772:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 8004776:	681b      	ldr	r3, [r3, #0]
 8004778:	4432      	add	r2, r6
 800477a:	609a      	str	r2, [r3, #8]
 800477c:	e0c9      	b.n	8004912 <UART_SetConfig+0x722>
      pclk = HAL_RCC_GetPCLK1Freq();
 800477e:	f7fe fdf7 	bl	8003370 <HAL_RCC_GetPCLK1Freq>
 8004782:	f8c7 00e8 	str.w	r0, [r7, #232]	; 0xe8
      huart->Instance->BRR = UART_BRR_SAMPLING16(pclk, huart->Init.BaudRate);
 8004786:	f8d7 30e8 	ldr.w	r3, [r7, #232]	; 0xe8
 800478a:	461c      	mov	r4, r3
 800478c:	f04f 0500 	mov.w	r5, #0
 8004790:	4622      	mov	r2, r4
 8004792:	462b      	mov	r3, r5
 8004794:	1891      	adds	r1, r2, r2
 8004796:	6139      	str	r1, [r7, #16]
 8004798:	415b      	adcs	r3, r3
 800479a:	617b      	str	r3, [r7, #20]
 800479c:	e9d7 2304 	ldrd	r2, r3, [r7, #16]
 80047a0:	1912      	adds	r2, r2, r4
 80047a2:	eb45 0303 	adc.w	r3, r5, r3
 80047a6:	f04f 0000 	mov.w	r0, #0
 80047aa:	f04f 0100 	mov.w	r1, #0
 80047ae:	00d9      	lsls	r1, r3, #3
 80047b0:	ea41 7152 	orr.w	r1, r1, r2, lsr #29
 80047b4:	00d0      	lsls	r0, r2, #3
 80047b6:	4602      	mov	r2, r0
 80047b8:	460b      	mov	r3, r1
 80047ba:	eb12 0804 	adds.w	r8, r2, r4
 80047be:	eb43 0905 	adc.w	r9, r3, r5
 80047c2:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 80047c6:	685b      	ldr	r3, [r3, #4]
 80047c8:	4618      	mov	r0, r3
 80047ca:	f04f 0100 	mov.w	r1, #0
 80047ce:	f04f 0200 	mov.w	r2, #0
 80047d2:	f04f 0300 	mov.w	r3, #0
 80047d6:	008b      	lsls	r3, r1, #2
 80047d8:	ea43 7390 	orr.w	r3, r3, r0, lsr #30
 80047dc:	0082      	lsls	r2, r0, #2
 80047de:	4640      	mov	r0, r8
 80047e0:	4649      	mov	r1, r9
 80047e2:	f7fb fd4d 	bl	8000280 <__aeabi_uldivmod>
 80047e6:	4602      	mov	r2, r0
 80047e8:	460b      	mov	r3, r1
 80047ea:	4b4e      	ldr	r3, [pc, #312]	; (8004924 <UART_SetConfig+0x734>)
 80047ec:	fba3 2302 	umull	r2, r3, r3, r2
 80047f0:	095b      	lsrs	r3, r3, #5
 80047f2:	011e      	lsls	r6, r3, #4
 80047f4:	f8d7 30e8 	ldr.w	r3, [r7, #232]	; 0xe8
 80047f8:	4618      	mov	r0, r3
 80047fa:	f04f 0100 	mov.w	r1, #0
 80047fe:	4602      	mov	r2, r0
 8004800:	460b      	mov	r3, r1
 8004802:	1894      	adds	r4, r2, r2
 8004804:	60bc      	str	r4, [r7, #8]
 8004806:	415b      	adcs	r3, r3
 8004808:	60fb      	str	r3, [r7, #12]
 800480a:	e9d7 2302 	ldrd	r2, r3, [r7, #8]
 800480e:	1812      	adds	r2, r2, r0
 8004810:	eb41 0303 	adc.w	r3, r1, r3
 8004814:	f04f 0400 	mov.w	r4, #0
 8004818:	f04f 0500 	mov.w	r5, #0
 800481c:	00dd      	lsls	r5, r3, #3
 800481e:	ea45 7552 	orr.w	r5, r5, r2, lsr #29
 8004822:	00d4      	lsls	r4, r2, #3
 8004824:	4622      	mov	r2, r4
 8004826:	462b      	mov	r3, r5
 8004828:	1814      	adds	r4, r2, r0
 800482a:	f8c7 4098 	str.w	r4, [r7, #152]	; 0x98
 800482e:	414b      	adcs	r3, r1
 8004830:	f8c7 309c 	str.w	r3, [r7, #156]	; 0x9c
 8004834:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 8004838:	685b      	ldr	r3, [r3, #4]
 800483a:	4618      	mov	r0, r3
 800483c:	f04f 0100 	mov.w	r1, #0
 8004840:	f04f 0200 	mov.w	r2, #0
 8004844:	f04f 0300 	mov.w	r3, #0
 8004848:	008b      	lsls	r3, r1, #2
 800484a:	ea43 7390 	orr.w	r3, r3, r0, lsr #30
 800484e:	0082      	lsls	r2, r0, #2
 8004850:	e9d7 0126 	ldrd	r0, r1, [r7, #152]	; 0x98
 8004854:	f7fb fd14 	bl	8000280 <__aeabi_uldivmod>
 8004858:	4602      	mov	r2, r0
 800485a:	460b      	mov	r3, r1
 800485c:	4b31      	ldr	r3, [pc, #196]	; (8004924 <UART_SetConfig+0x734>)
 800485e:	fba3 1302 	umull	r1, r3, r3, r2
 8004862:	095b      	lsrs	r3, r3, #5
 8004864:	2164      	movs	r1, #100	; 0x64
 8004866:	fb01 f303 	mul.w	r3, r1, r3
 800486a:	1ad3      	subs	r3, r2, r3
 800486c:	011b      	lsls	r3, r3, #4
 800486e:	3332      	adds	r3, #50	; 0x32
 8004870:	4a2c      	ldr	r2, [pc, #176]	; (8004924 <UART_SetConfig+0x734>)
 8004872:	fba2 2303 	umull	r2, r3, r2, r3
 8004876:	095b      	lsrs	r3, r3, #5
 8004878:	f003 03f0 	and.w	r3, r3, #240	; 0xf0
 800487c:	441e      	add	r6, r3
 800487e:	f8d7 30e8 	ldr.w	r3, [r7, #232]	; 0xe8
 8004882:	4618      	mov	r0, r3
 8004884:	f04f 0100 	mov.w	r1, #0
 8004888:	4602      	mov	r2, r0
 800488a:	460b      	mov	r3, r1
 800488c:	1894      	adds	r4, r2, r2
 800488e:	603c      	str	r4, [r7, #0]
 8004890:	415b      	adcs	r3, r3
 8004892:	607b      	str	r3, [r7, #4]
 8004894:	e9d7 2300 	ldrd	r2, r3, [r7]
 8004898:	1812      	adds	r2, r2, r0
 800489a:	eb41 0303 	adc.w	r3, r1, r3
 800489e:	f04f 0400 	mov.w	r4, #0
 80048a2:	f04f 0500 	mov.w	r5, #0
 80048a6:	00dd      	lsls	r5, r3, #3
 80048a8:	ea45 7552 	orr.w	r5, r5, r2, lsr #29
 80048ac:	00d4      	lsls	r4, r2, #3
 80048ae:	4622      	mov	r2, r4
 80048b0:	462b      	mov	r3, r5
 80048b2:	1814      	adds	r4, r2, r0
 80048b4:	f8c7 4090 	str.w	r4, [r7, #144]	; 0x90
 80048b8:	414b      	adcs	r3, r1
 80048ba:	f8c7 3094 	str.w	r3, [r7, #148]	; 0x94
 80048be:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 80048c2:	685b      	ldr	r3, [r3, #4]
 80048c4:	4618      	mov	r0, r3
 80048c6:	f04f 0100 	mov.w	r1, #0
 80048ca:	f04f 0200 	mov.w	r2, #0
 80048ce:	f04f 0300 	mov.w	r3, #0
 80048d2:	008b      	lsls	r3, r1, #2
 80048d4:	ea43 7390 	orr.w	r3, r3, r0, lsr #30
 80048d8:	0082      	lsls	r2, r0, #2
 80048da:	e9d7 0124 	ldrd	r0, r1, [r7, #144]	; 0x90
 80048de:	f7fb fccf 	bl	8000280 <__aeabi_uldivmod>
 80048e2:	4602      	mov	r2, r0
 80048e4:	460b      	mov	r3, r1
 80048e6:	4b0f      	ldr	r3, [pc, #60]	; (8004924 <UART_SetConfig+0x734>)
 80048e8:	fba3 1302 	umull	r1, r3, r3, r2
 80048ec:	095b      	lsrs	r3, r3, #5
 80048ee:	2164      	movs	r1, #100	; 0x64
 80048f0:	fb01 f303 	mul.w	r3, r1, r3
 80048f4:	1ad3      	subs	r3, r2, r3
 80048f6:	011b      	lsls	r3, r3, #4
 80048f8:	3332      	adds	r3, #50	; 0x32
 80048fa:	4a0a      	ldr	r2, [pc, #40]	; (8004924 <UART_SetConfig+0x734>)
 80048fc:	fba2 2303 	umull	r2, r3, r2, r3
 8004900:	095b      	lsrs	r3, r3, #5
 8004902:	f003 020f 	and.w	r2, r3, #15
 8004906:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 800490a:	681b      	ldr	r3, [r3, #0]
 800490c:	4432      	add	r2, r6
 800490e:	609a      	str	r2, [r3, #8]
}
 8004910:	e7ff      	b.n	8004912 <UART_SetConfig+0x722>
 8004912:	bf00      	nop
 8004914:	37f4      	adds	r7, #244	; 0xf4
 8004916:	46bd      	mov	sp, r7
 8004918:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800491c:	40011000 	.word	0x40011000
 8004920:	40011400 	.word	0x40011400
 8004924:	51eb851f 	.word	0x51eb851f

08004928 <SVC_Setup>:
#endif /* SysTick */

/*
  Setup SVC to reset value.
*/
__STATIC_INLINE void SVC_Setup (void) {
 8004928:	b480      	push	{r7}
 800492a:	af00      	add	r7, sp, #0
  * The issue was logged under:https://github.com/ARM-software/CMSIS-FreeRTOS/issues/35
  * until it is correctly fixed, the code below is commented
  */
/*    NVIC_SetPriority (SVCall_IRQn, 0U); */
#endif
}
 800492c:	bf00      	nop
 800492e:	46bd      	mov	sp, r7
 8004930:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004934:	4770      	bx	lr
	...

08004938 <osKernelInitialize>:

/*---------------------------------------------------------------------------*/

osStatus_t osKernelInitialize (void) {
 8004938:	b480      	push	{r7}
 800493a:	b085      	sub	sp, #20
 800493c:	af00      	add	r7, sp, #0
 */
__STATIC_FORCEINLINE uint32_t __get_IPSR(void)
{
  uint32_t result;

  __ASM volatile ("MRS %0, ipsr" : "=r" (result) );
 800493e:	f3ef 8305 	mrs	r3, IPSR
 8004942:	60bb      	str	r3, [r7, #8]
  return(result);
 8004944:	68bb      	ldr	r3, [r7, #8]
  osStatus_t stat;

  if (IS_IRQ()) {
 8004946:	2b00      	cmp	r3, #0
 8004948:	d10f      	bne.n	800496a <osKernelInitialize+0x32>
 */
__STATIC_FORCEINLINE uint32_t __get_PRIMASK(void)
{
  uint32_t result;

  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 800494a:	f3ef 8310 	mrs	r3, PRIMASK
 800494e:	607b      	str	r3, [r7, #4]
  return(result);
 8004950:	687b      	ldr	r3, [r7, #4]
 8004952:	2b00      	cmp	r3, #0
 8004954:	d105      	bne.n	8004962 <osKernelInitialize+0x2a>
 */
__STATIC_FORCEINLINE uint32_t __get_BASEPRI(void)
{
  uint32_t result;

  __ASM volatile ("MRS %0, basepri" : "=r" (result) );
 8004956:	f3ef 8311 	mrs	r3, BASEPRI
 800495a:	603b      	str	r3, [r7, #0]
  return(result);
 800495c:	683b      	ldr	r3, [r7, #0]
 800495e:	2b00      	cmp	r3, #0
 8004960:	d007      	beq.n	8004972 <osKernelInitialize+0x3a>
 8004962:	4b0e      	ldr	r3, [pc, #56]	; (800499c <osKernelInitialize+0x64>)
 8004964:	681b      	ldr	r3, [r3, #0]
 8004966:	2b02      	cmp	r3, #2
 8004968:	d103      	bne.n	8004972 <osKernelInitialize+0x3a>
    stat = osErrorISR;
 800496a:	f06f 0305 	mvn.w	r3, #5
 800496e:	60fb      	str	r3, [r7, #12]
 8004970:	e00c      	b.n	800498c <osKernelInitialize+0x54>
  }
  else {
    if (KernelState == osKernelInactive) {
 8004972:	4b0a      	ldr	r3, [pc, #40]	; (800499c <osKernelInitialize+0x64>)
 8004974:	681b      	ldr	r3, [r3, #0]
 8004976:	2b00      	cmp	r3, #0
 8004978:	d105      	bne.n	8004986 <osKernelInitialize+0x4e>
      #if defined(USE_FREERTOS_HEAP_5) && (HEAP_5_REGION_SETUP == 1)
        vPortDefineHeapRegions (configHEAP_5_REGIONS);
      #endif
      KernelState = osKernelReady;
 800497a:	4b08      	ldr	r3, [pc, #32]	; (800499c <osKernelInitialize+0x64>)
 800497c:	2201      	movs	r2, #1
 800497e:	601a      	str	r2, [r3, #0]
      stat = osOK;
 8004980:	2300      	movs	r3, #0
 8004982:	60fb      	str	r3, [r7, #12]
 8004984:	e002      	b.n	800498c <osKernelInitialize+0x54>
    } else {
      stat = osError;
 8004986:	f04f 33ff 	mov.w	r3, #4294967295
 800498a:	60fb      	str	r3, [r7, #12]
    }
  }

  return (stat);
 800498c:	68fb      	ldr	r3, [r7, #12]
}
 800498e:	4618      	mov	r0, r3
 8004990:	3714      	adds	r7, #20
 8004992:	46bd      	mov	sp, r7
 8004994:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004998:	4770      	bx	lr
 800499a:	bf00      	nop
 800499c:	20000098 	.word	0x20000098

080049a0 <osKernelStart>:
  }

  return (state);
}

osStatus_t osKernelStart (void) {
 80049a0:	b580      	push	{r7, lr}
 80049a2:	b084      	sub	sp, #16
 80049a4:	af00      	add	r7, sp, #0
  __ASM volatile ("MRS %0, ipsr" : "=r" (result) );
 80049a6:	f3ef 8305 	mrs	r3, IPSR
 80049aa:	60bb      	str	r3, [r7, #8]
  return(result);
 80049ac:	68bb      	ldr	r3, [r7, #8]
  osStatus_t stat;

  if (IS_IRQ()) {
 80049ae:	2b00      	cmp	r3, #0
 80049b0:	d10f      	bne.n	80049d2 <osKernelStart+0x32>
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 80049b2:	f3ef 8310 	mrs	r3, PRIMASK
 80049b6:	607b      	str	r3, [r7, #4]
  return(result);
 80049b8:	687b      	ldr	r3, [r7, #4]
 80049ba:	2b00      	cmp	r3, #0
 80049bc:	d105      	bne.n	80049ca <osKernelStart+0x2a>
  __ASM volatile ("MRS %0, basepri" : "=r" (result) );
 80049be:	f3ef 8311 	mrs	r3, BASEPRI
 80049c2:	603b      	str	r3, [r7, #0]
  return(result);
 80049c4:	683b      	ldr	r3, [r7, #0]
 80049c6:	2b00      	cmp	r3, #0
 80049c8:	d007      	beq.n	80049da <osKernelStart+0x3a>
 80049ca:	4b0f      	ldr	r3, [pc, #60]	; (8004a08 <osKernelStart+0x68>)
 80049cc:	681b      	ldr	r3, [r3, #0]
 80049ce:	2b02      	cmp	r3, #2
 80049d0:	d103      	bne.n	80049da <osKernelStart+0x3a>
    stat = osErrorISR;
 80049d2:	f06f 0305 	mvn.w	r3, #5
 80049d6:	60fb      	str	r3, [r7, #12]
 80049d8:	e010      	b.n	80049fc <osKernelStart+0x5c>
  }
  else {
    if (KernelState == osKernelReady) {
 80049da:	4b0b      	ldr	r3, [pc, #44]	; (8004a08 <osKernelStart+0x68>)
 80049dc:	681b      	ldr	r3, [r3, #0]
 80049de:	2b01      	cmp	r3, #1
 80049e0:	d109      	bne.n	80049f6 <osKernelStart+0x56>
      /* Ensure SVC priority is at the reset value */
      SVC_Setup();
 80049e2:	f7ff ffa1 	bl	8004928 <SVC_Setup>
      /* Change state to enable IRQ masking check */
      KernelState = osKernelRunning;
 80049e6:	4b08      	ldr	r3, [pc, #32]	; (8004a08 <osKernelStart+0x68>)
 80049e8:	2202      	movs	r2, #2
 80049ea:	601a      	str	r2, [r3, #0]
      /* Start the kernel scheduler */
      vTaskStartScheduler();
 80049ec:	f001 f9ec 	bl	8005dc8 <vTaskStartScheduler>
      stat = osOK;
 80049f0:	2300      	movs	r3, #0
 80049f2:	60fb      	str	r3, [r7, #12]
 80049f4:	e002      	b.n	80049fc <osKernelStart+0x5c>
    } else {
      stat = osError;
 80049f6:	f04f 33ff 	mov.w	r3, #4294967295
 80049fa:	60fb      	str	r3, [r7, #12]
    }
  }

  return (stat);
 80049fc:	68fb      	ldr	r3, [r7, #12]
}
 80049fe:	4618      	mov	r0, r3
 8004a00:	3710      	adds	r7, #16
 8004a02:	46bd      	mov	sp, r7
 8004a04:	bd80      	pop	{r7, pc}
 8004a06:	bf00      	nop
 8004a08:	20000098 	.word	0x20000098

08004a0c <osThreadNew>:
  return (configCPU_CLOCK_HZ);
}

/*---------------------------------------------------------------------------*/

osThreadId_t osThreadNew (osThreadFunc_t func, void *argument, const osThreadAttr_t *attr) {
 8004a0c:	b580      	push	{r7, lr}
 8004a0e:	b090      	sub	sp, #64	; 0x40
 8004a10:	af04      	add	r7, sp, #16
 8004a12:	60f8      	str	r0, [r7, #12]
 8004a14:	60b9      	str	r1, [r7, #8]
 8004a16:	607a      	str	r2, [r7, #4]
  uint32_t stack;
  TaskHandle_t hTask;
  UBaseType_t prio;
  int32_t mem;

  hTask = NULL;
 8004a18:	2300      	movs	r3, #0
 8004a1a:	613b      	str	r3, [r7, #16]
  __ASM volatile ("MRS %0, ipsr" : "=r" (result) );
 8004a1c:	f3ef 8305 	mrs	r3, IPSR
 8004a20:	61fb      	str	r3, [r7, #28]
  return(result);
 8004a22:	69fb      	ldr	r3, [r7, #28]

  if (!IS_IRQ() && (func != NULL)) {
 8004a24:	2b00      	cmp	r3, #0
 8004a26:	f040 808f 	bne.w	8004b48 <osThreadNew+0x13c>
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 8004a2a:	f3ef 8310 	mrs	r3, PRIMASK
 8004a2e:	61bb      	str	r3, [r7, #24]
  return(result);
 8004a30:	69bb      	ldr	r3, [r7, #24]
 8004a32:	2b00      	cmp	r3, #0
 8004a34:	d105      	bne.n	8004a42 <osThreadNew+0x36>
  __ASM volatile ("MRS %0, basepri" : "=r" (result) );
 8004a36:	f3ef 8311 	mrs	r3, BASEPRI
 8004a3a:	617b      	str	r3, [r7, #20]
  return(result);
 8004a3c:	697b      	ldr	r3, [r7, #20]
 8004a3e:	2b00      	cmp	r3, #0
 8004a40:	d003      	beq.n	8004a4a <osThreadNew+0x3e>
 8004a42:	4b44      	ldr	r3, [pc, #272]	; (8004b54 <osThreadNew+0x148>)
 8004a44:	681b      	ldr	r3, [r3, #0]
 8004a46:	2b02      	cmp	r3, #2
 8004a48:	d07e      	beq.n	8004b48 <osThreadNew+0x13c>
 8004a4a:	68fb      	ldr	r3, [r7, #12]
 8004a4c:	2b00      	cmp	r3, #0
 8004a4e:	d07b      	beq.n	8004b48 <osThreadNew+0x13c>
    stack = configMINIMAL_STACK_SIZE;
 8004a50:	2380      	movs	r3, #128	; 0x80
 8004a52:	62bb      	str	r3, [r7, #40]	; 0x28
    prio  = (UBaseType_t)osPriorityNormal;
 8004a54:	2318      	movs	r3, #24
 8004a56:	627b      	str	r3, [r7, #36]	; 0x24

    name = NULL;
 8004a58:	2300      	movs	r3, #0
 8004a5a:	62fb      	str	r3, [r7, #44]	; 0x2c
    mem  = -1;
 8004a5c:	f04f 33ff 	mov.w	r3, #4294967295
 8004a60:	623b      	str	r3, [r7, #32]

    if (attr != NULL) {
 8004a62:	687b      	ldr	r3, [r7, #4]
 8004a64:	2b00      	cmp	r3, #0
 8004a66:	d045      	beq.n	8004af4 <osThreadNew+0xe8>
      if (attr->name != NULL) {
 8004a68:	687b      	ldr	r3, [r7, #4]
 8004a6a:	681b      	ldr	r3, [r3, #0]
 8004a6c:	2b00      	cmp	r3, #0
 8004a6e:	d002      	beq.n	8004a76 <osThreadNew+0x6a>
        name = attr->name;
 8004a70:	687b      	ldr	r3, [r7, #4]
 8004a72:	681b      	ldr	r3, [r3, #0]
 8004a74:	62fb      	str	r3, [r7, #44]	; 0x2c
      }
      if (attr->priority != osPriorityNone) {
 8004a76:	687b      	ldr	r3, [r7, #4]
 8004a78:	699b      	ldr	r3, [r3, #24]
 8004a7a:	2b00      	cmp	r3, #0
 8004a7c:	d002      	beq.n	8004a84 <osThreadNew+0x78>
        prio = (UBaseType_t)attr->priority;
 8004a7e:	687b      	ldr	r3, [r7, #4]
 8004a80:	699b      	ldr	r3, [r3, #24]
 8004a82:	627b      	str	r3, [r7, #36]	; 0x24
      }

      if ((prio < osPriorityIdle) || (prio > osPriorityISR) || ((attr->attr_bits & osThreadJoinable) == osThreadJoinable)) {
 8004a84:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8004a86:	2b00      	cmp	r3, #0
 8004a88:	d008      	beq.n	8004a9c <osThreadNew+0x90>
 8004a8a:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8004a8c:	2b38      	cmp	r3, #56	; 0x38
 8004a8e:	d805      	bhi.n	8004a9c <osThreadNew+0x90>
 8004a90:	687b      	ldr	r3, [r7, #4]
 8004a92:	685b      	ldr	r3, [r3, #4]
 8004a94:	f003 0301 	and.w	r3, r3, #1
 8004a98:	2b00      	cmp	r3, #0
 8004a9a:	d001      	beq.n	8004aa0 <osThreadNew+0x94>
        return (NULL);
 8004a9c:	2300      	movs	r3, #0
 8004a9e:	e054      	b.n	8004b4a <osThreadNew+0x13e>
      }

      if (attr->stack_size > 0U) {
 8004aa0:	687b      	ldr	r3, [r7, #4]
 8004aa2:	695b      	ldr	r3, [r3, #20]
 8004aa4:	2b00      	cmp	r3, #0
 8004aa6:	d003      	beq.n	8004ab0 <osThreadNew+0xa4>
        /* In FreeRTOS stack is not in bytes, but in sizeof(StackType_t) which is 4 on ARM ports.       */
        /* Stack size should be therefore 4 byte aligned in order to avoid division caused side effects */
        stack = attr->stack_size / sizeof(StackType_t);
 8004aa8:	687b      	ldr	r3, [r7, #4]
 8004aaa:	695b      	ldr	r3, [r3, #20]
 8004aac:	089b      	lsrs	r3, r3, #2
 8004aae:	62bb      	str	r3, [r7, #40]	; 0x28
      }

      if ((attr->cb_mem    != NULL) && (attr->cb_size    >= sizeof(StaticTask_t)) &&
 8004ab0:	687b      	ldr	r3, [r7, #4]
 8004ab2:	689b      	ldr	r3, [r3, #8]
 8004ab4:	2b00      	cmp	r3, #0
 8004ab6:	d00e      	beq.n	8004ad6 <osThreadNew+0xca>
 8004ab8:	687b      	ldr	r3, [r7, #4]
 8004aba:	68db      	ldr	r3, [r3, #12]
 8004abc:	2b5b      	cmp	r3, #91	; 0x5b
 8004abe:	d90a      	bls.n	8004ad6 <osThreadNew+0xca>
          (attr->stack_mem != NULL) && (attr->stack_size >  0U)) {
 8004ac0:	687b      	ldr	r3, [r7, #4]
 8004ac2:	691b      	ldr	r3, [r3, #16]
      if ((attr->cb_mem    != NULL) && (attr->cb_size    >= sizeof(StaticTask_t)) &&
 8004ac4:	2b00      	cmp	r3, #0
 8004ac6:	d006      	beq.n	8004ad6 <osThreadNew+0xca>
          (attr->stack_mem != NULL) && (attr->stack_size >  0U)) {
 8004ac8:	687b      	ldr	r3, [r7, #4]
 8004aca:	695b      	ldr	r3, [r3, #20]
 8004acc:	2b00      	cmp	r3, #0
 8004ace:	d002      	beq.n	8004ad6 <osThreadNew+0xca>
        mem = 1;
 8004ad0:	2301      	movs	r3, #1
 8004ad2:	623b      	str	r3, [r7, #32]
 8004ad4:	e010      	b.n	8004af8 <osThreadNew+0xec>
      }
      else {
        if ((attr->cb_mem == NULL) && (attr->cb_size == 0U) && (attr->stack_mem == NULL)) {
 8004ad6:	687b      	ldr	r3, [r7, #4]
 8004ad8:	689b      	ldr	r3, [r3, #8]
 8004ada:	2b00      	cmp	r3, #0
 8004adc:	d10c      	bne.n	8004af8 <osThreadNew+0xec>
 8004ade:	687b      	ldr	r3, [r7, #4]
 8004ae0:	68db      	ldr	r3, [r3, #12]
 8004ae2:	2b00      	cmp	r3, #0
 8004ae4:	d108      	bne.n	8004af8 <osThreadNew+0xec>
 8004ae6:	687b      	ldr	r3, [r7, #4]
 8004ae8:	691b      	ldr	r3, [r3, #16]
 8004aea:	2b00      	cmp	r3, #0
 8004aec:	d104      	bne.n	8004af8 <osThreadNew+0xec>
          mem = 0;
 8004aee:	2300      	movs	r3, #0
 8004af0:	623b      	str	r3, [r7, #32]
 8004af2:	e001      	b.n	8004af8 <osThreadNew+0xec>
        }
      }
    }
    else {
      mem = 0;
 8004af4:	2300      	movs	r3, #0
 8004af6:	623b      	str	r3, [r7, #32]
    }

    if (mem == 1) {
 8004af8:	6a3b      	ldr	r3, [r7, #32]
 8004afa:	2b01      	cmp	r3, #1
 8004afc:	d110      	bne.n	8004b20 <osThreadNew+0x114>
      hTask = xTaskCreateStatic ((TaskFunction_t)func, name, stack, argument, prio, (StackType_t  *)attr->stack_mem,
 8004afe:	687b      	ldr	r3, [r7, #4]
 8004b00:	691b      	ldr	r3, [r3, #16]
                                                                                    (StaticTask_t *)attr->cb_mem);
 8004b02:	687a      	ldr	r2, [r7, #4]
 8004b04:	6892      	ldr	r2, [r2, #8]
      hTask = xTaskCreateStatic ((TaskFunction_t)func, name, stack, argument, prio, (StackType_t  *)attr->stack_mem,
 8004b06:	9202      	str	r2, [sp, #8]
 8004b08:	9301      	str	r3, [sp, #4]
 8004b0a:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8004b0c:	9300      	str	r3, [sp, #0]
 8004b0e:	68bb      	ldr	r3, [r7, #8]
 8004b10:	6aba      	ldr	r2, [r7, #40]	; 0x28
 8004b12:	6af9      	ldr	r1, [r7, #44]	; 0x2c
 8004b14:	68f8      	ldr	r0, [r7, #12]
 8004b16:	f000 ff81 	bl	8005a1c <xTaskCreateStatic>
 8004b1a:	4603      	mov	r3, r0
 8004b1c:	613b      	str	r3, [r7, #16]
 8004b1e:	e013      	b.n	8004b48 <osThreadNew+0x13c>
    }
    else {
      if (mem == 0) {
 8004b20:	6a3b      	ldr	r3, [r7, #32]
 8004b22:	2b00      	cmp	r3, #0
 8004b24:	d110      	bne.n	8004b48 <osThreadNew+0x13c>
        if (xTaskCreate ((TaskFunction_t)func, name, (uint16_t)stack, argument, prio, &hTask) != pdPASS) {
 8004b26:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8004b28:	b29a      	uxth	r2, r3
 8004b2a:	f107 0310 	add.w	r3, r7, #16
 8004b2e:	9301      	str	r3, [sp, #4]
 8004b30:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8004b32:	9300      	str	r3, [sp, #0]
 8004b34:	68bb      	ldr	r3, [r7, #8]
 8004b36:	6af9      	ldr	r1, [r7, #44]	; 0x2c
 8004b38:	68f8      	ldr	r0, [r7, #12]
 8004b3a:	f000 ffcc 	bl	8005ad6 <xTaskCreate>
 8004b3e:	4603      	mov	r3, r0
 8004b40:	2b01      	cmp	r3, #1
 8004b42:	d001      	beq.n	8004b48 <osThreadNew+0x13c>
          hTask = NULL;
 8004b44:	2300      	movs	r3, #0
 8004b46:	613b      	str	r3, [r7, #16]
        }
      }
    }
  }

  return ((osThreadId_t)hTask);
 8004b48:	693b      	ldr	r3, [r7, #16]
}
 8004b4a:	4618      	mov	r0, r3
 8004b4c:	3730      	adds	r7, #48	; 0x30
 8004b4e:	46bd      	mov	sp, r7
 8004b50:	bd80      	pop	{r7, pc}
 8004b52:	bf00      	nop
 8004b54:	20000098 	.word	0x20000098

08004b58 <osDelay>:

  /* Return flags before clearing */
  return (rflags);
}

osStatus_t osDelay (uint32_t ticks) {
 8004b58:	b580      	push	{r7, lr}
 8004b5a:	b086      	sub	sp, #24
 8004b5c:	af00      	add	r7, sp, #0
 8004b5e:	6078      	str	r0, [r7, #4]
  __ASM volatile ("MRS %0, ipsr" : "=r" (result) );
 8004b60:	f3ef 8305 	mrs	r3, IPSR
 8004b64:	613b      	str	r3, [r7, #16]
  return(result);
 8004b66:	693b      	ldr	r3, [r7, #16]
  osStatus_t stat;

  if (IS_IRQ()) {
 8004b68:	2b00      	cmp	r3, #0
 8004b6a:	d10f      	bne.n	8004b8c <osDelay+0x34>
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 8004b6c:	f3ef 8310 	mrs	r3, PRIMASK
 8004b70:	60fb      	str	r3, [r7, #12]
  return(result);
 8004b72:	68fb      	ldr	r3, [r7, #12]
 8004b74:	2b00      	cmp	r3, #0
 8004b76:	d105      	bne.n	8004b84 <osDelay+0x2c>
  __ASM volatile ("MRS %0, basepri" : "=r" (result) );
 8004b78:	f3ef 8311 	mrs	r3, BASEPRI
 8004b7c:	60bb      	str	r3, [r7, #8]
  return(result);
 8004b7e:	68bb      	ldr	r3, [r7, #8]
 8004b80:	2b00      	cmp	r3, #0
 8004b82:	d007      	beq.n	8004b94 <osDelay+0x3c>
 8004b84:	4b0a      	ldr	r3, [pc, #40]	; (8004bb0 <osDelay+0x58>)
 8004b86:	681b      	ldr	r3, [r3, #0]
 8004b88:	2b02      	cmp	r3, #2
 8004b8a:	d103      	bne.n	8004b94 <osDelay+0x3c>
    stat = osErrorISR;
 8004b8c:	f06f 0305 	mvn.w	r3, #5
 8004b90:	617b      	str	r3, [r7, #20]
 8004b92:	e007      	b.n	8004ba4 <osDelay+0x4c>
  }
  else {
    stat = osOK;
 8004b94:	2300      	movs	r3, #0
 8004b96:	617b      	str	r3, [r7, #20]

    if (ticks != 0U) {
 8004b98:	687b      	ldr	r3, [r7, #4]
 8004b9a:	2b00      	cmp	r3, #0
 8004b9c:	d002      	beq.n	8004ba4 <osDelay+0x4c>
      vTaskDelay(ticks);
 8004b9e:	6878      	ldr	r0, [r7, #4]
 8004ba0:	f001 f8de 	bl	8005d60 <vTaskDelay>
    }
  }

  return (stat);
 8004ba4:	697b      	ldr	r3, [r7, #20]
}
 8004ba6:	4618      	mov	r0, r3
 8004ba8:	3718      	adds	r7, #24
 8004baa:	46bd      	mov	sp, r7
 8004bac:	bd80      	pop	{r7, pc}
 8004bae:	bf00      	nop
 8004bb0:	20000098 	.word	0x20000098

08004bb4 <vApplicationGetIdleTaskMemory>:

/*
  vApplicationGetIdleTaskMemory gets called when configSUPPORT_STATIC_ALLOCATION
  equals to 1 and is required for static memory allocation support.
*/
void vApplicationGetIdleTaskMemory (StaticTask_t **ppxIdleTaskTCBBuffer, StackType_t **ppxIdleTaskStackBuffer, uint32_t *pulIdleTaskStackSize) {
 8004bb4:	b480      	push	{r7}
 8004bb6:	b085      	sub	sp, #20
 8004bb8:	af00      	add	r7, sp, #0
 8004bba:	60f8      	str	r0, [r7, #12]
 8004bbc:	60b9      	str	r1, [r7, #8]
 8004bbe:	607a      	str	r2, [r7, #4]
  *ppxIdleTaskTCBBuffer   = &Idle_TCB;
 8004bc0:	68fb      	ldr	r3, [r7, #12]
 8004bc2:	4a07      	ldr	r2, [pc, #28]	; (8004be0 <vApplicationGetIdleTaskMemory+0x2c>)
 8004bc4:	601a      	str	r2, [r3, #0]
  *ppxIdleTaskStackBuffer = &Idle_Stack[0];
 8004bc6:	68bb      	ldr	r3, [r7, #8]
 8004bc8:	4a06      	ldr	r2, [pc, #24]	; (8004be4 <vApplicationGetIdleTaskMemory+0x30>)
 8004bca:	601a      	str	r2, [r3, #0]
  *pulIdleTaskStackSize   = (uint32_t)configMINIMAL_STACK_SIZE;
 8004bcc:	687b      	ldr	r3, [r7, #4]
 8004bce:	2280      	movs	r2, #128	; 0x80
 8004bd0:	601a      	str	r2, [r3, #0]
}
 8004bd2:	bf00      	nop
 8004bd4:	3714      	adds	r7, #20
 8004bd6:	46bd      	mov	sp, r7
 8004bd8:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004bdc:	4770      	bx	lr
 8004bde:	bf00      	nop
 8004be0:	2000009c 	.word	0x2000009c
 8004be4:	200000f8 	.word	0x200000f8

08004be8 <vApplicationGetTimerTaskMemory>:

/*
  vApplicationGetTimerTaskMemory gets called when configSUPPORT_STATIC_ALLOCATION
  equals to 1 and is required for static memory allocation support.
*/
void vApplicationGetTimerTaskMemory (StaticTask_t **ppxTimerTaskTCBBuffer, StackType_t **ppxTimerTaskStackBuffer, uint32_t *pulTimerTaskStackSize) {
 8004be8:	b480      	push	{r7}
 8004bea:	b085      	sub	sp, #20
 8004bec:	af00      	add	r7, sp, #0
 8004bee:	60f8      	str	r0, [r7, #12]
 8004bf0:	60b9      	str	r1, [r7, #8]
 8004bf2:	607a      	str	r2, [r7, #4]
  *ppxTimerTaskTCBBuffer   = &Timer_TCB;
 8004bf4:	68fb      	ldr	r3, [r7, #12]
 8004bf6:	4a07      	ldr	r2, [pc, #28]	; (8004c14 <vApplicationGetTimerTaskMemory+0x2c>)
 8004bf8:	601a      	str	r2, [r3, #0]
  *ppxTimerTaskStackBuffer = &Timer_Stack[0];
 8004bfa:	68bb      	ldr	r3, [r7, #8]
 8004bfc:	4a06      	ldr	r2, [pc, #24]	; (8004c18 <vApplicationGetTimerTaskMemory+0x30>)
 8004bfe:	601a      	str	r2, [r3, #0]
  *pulTimerTaskStackSize   = (uint32_t)configTIMER_TASK_STACK_DEPTH;
 8004c00:	687b      	ldr	r3, [r7, #4]
 8004c02:	f44f 7280 	mov.w	r2, #256	; 0x100
 8004c06:	601a      	str	r2, [r3, #0]
}
 8004c08:	bf00      	nop
 8004c0a:	3714      	adds	r7, #20
 8004c0c:	46bd      	mov	sp, r7
 8004c0e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004c12:	4770      	bx	lr
 8004c14:	200002f8 	.word	0x200002f8
 8004c18:	20000354 	.word	0x20000354

08004c1c <vListInitialise>:
/*-----------------------------------------------------------
 * PUBLIC LIST API documented in list.h
 *----------------------------------------------------------*/

void vListInitialise( List_t * const pxList )
{
 8004c1c:	b480      	push	{r7}
 8004c1e:	b083      	sub	sp, #12
 8004c20:	af00      	add	r7, sp, #0
 8004c22:	6078      	str	r0, [r7, #4]
	/* The list structure contains a list item which is used to mark the
	end of the list.  To initialise the list the list end is inserted
	as the only list entry. */
	pxList->pxIndex = ( ListItem_t * ) &( pxList->xListEnd );			/*lint !e826 !e740 !e9087 The mini list structure is used as the list end to save RAM.  This is checked and valid. */
 8004c24:	687b      	ldr	r3, [r7, #4]
 8004c26:	f103 0208 	add.w	r2, r3, #8
 8004c2a:	687b      	ldr	r3, [r7, #4]
 8004c2c:	605a      	str	r2, [r3, #4]

	/* The list end value is the highest possible value in the list to
	ensure it remains at the end of the list. */
	pxList->xListEnd.xItemValue = portMAX_DELAY;
 8004c2e:	687b      	ldr	r3, [r7, #4]
 8004c30:	f04f 32ff 	mov.w	r2, #4294967295
 8004c34:	609a      	str	r2, [r3, #8]

	/* The list end next and previous pointers point to itself so we know
	when the list is empty. */
	pxList->xListEnd.pxNext = ( ListItem_t * ) &( pxList->xListEnd );	/*lint !e826 !e740 !e9087 The mini list structure is used as the list end to save RAM.  This is checked and valid. */
 8004c36:	687b      	ldr	r3, [r7, #4]
 8004c38:	f103 0208 	add.w	r2, r3, #8
 8004c3c:	687b      	ldr	r3, [r7, #4]
 8004c3e:	60da      	str	r2, [r3, #12]
	pxList->xListEnd.pxPrevious = ( ListItem_t * ) &( pxList->xListEnd );/*lint !e826 !e740 !e9087 The mini list structure is used as the list end to save RAM.  This is checked and valid. */
 8004c40:	687b      	ldr	r3, [r7, #4]
 8004c42:	f103 0208 	add.w	r2, r3, #8
 8004c46:	687b      	ldr	r3, [r7, #4]
 8004c48:	611a      	str	r2, [r3, #16]

	pxList->uxNumberOfItems = ( UBaseType_t ) 0U;
 8004c4a:	687b      	ldr	r3, [r7, #4]
 8004c4c:	2200      	movs	r2, #0
 8004c4e:	601a      	str	r2, [r3, #0]

	/* Write known values into the list if
	configUSE_LIST_DATA_INTEGRITY_CHECK_BYTES is set to 1. */
	listSET_LIST_INTEGRITY_CHECK_1_VALUE( pxList );
	listSET_LIST_INTEGRITY_CHECK_2_VALUE( pxList );
}
 8004c50:	bf00      	nop
 8004c52:	370c      	adds	r7, #12
 8004c54:	46bd      	mov	sp, r7
 8004c56:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004c5a:	4770      	bx	lr

08004c5c <vListInitialiseItem>:
/*-----------------------------------------------------------*/

void vListInitialiseItem( ListItem_t * const pxItem )
{
 8004c5c:	b480      	push	{r7}
 8004c5e:	b083      	sub	sp, #12
 8004c60:	af00      	add	r7, sp, #0
 8004c62:	6078      	str	r0, [r7, #4]
	/* Make sure the list item is not recorded as being on a list. */
	pxItem->pxContainer = NULL;
 8004c64:	687b      	ldr	r3, [r7, #4]
 8004c66:	2200      	movs	r2, #0
 8004c68:	611a      	str	r2, [r3, #16]

	/* Write known values into the list item if
	configUSE_LIST_DATA_INTEGRITY_CHECK_BYTES is set to 1. */
	listSET_FIRST_LIST_ITEM_INTEGRITY_CHECK_VALUE( pxItem );
	listSET_SECOND_LIST_ITEM_INTEGRITY_CHECK_VALUE( pxItem );
}
 8004c6a:	bf00      	nop
 8004c6c:	370c      	adds	r7, #12
 8004c6e:	46bd      	mov	sp, r7
 8004c70:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004c74:	4770      	bx	lr

08004c76 <vListInsertEnd>:
/*-----------------------------------------------------------*/

void vListInsertEnd( List_t * const pxList, ListItem_t * const pxNewListItem )
{
 8004c76:	b480      	push	{r7}
 8004c78:	b085      	sub	sp, #20
 8004c7a:	af00      	add	r7, sp, #0
 8004c7c:	6078      	str	r0, [r7, #4]
 8004c7e:	6039      	str	r1, [r7, #0]
ListItem_t * const pxIndex = pxList->pxIndex;
 8004c80:	687b      	ldr	r3, [r7, #4]
 8004c82:	685b      	ldr	r3, [r3, #4]
 8004c84:	60fb      	str	r3, [r7, #12]
	listTEST_LIST_ITEM_INTEGRITY( pxNewListItem );

	/* Insert a new list item into pxList, but rather than sort the list,
	makes the new list item the last item to be removed by a call to
	listGET_OWNER_OF_NEXT_ENTRY(). */
	pxNewListItem->pxNext = pxIndex;
 8004c86:	683b      	ldr	r3, [r7, #0]
 8004c88:	68fa      	ldr	r2, [r7, #12]
 8004c8a:	605a      	str	r2, [r3, #4]
	pxNewListItem->pxPrevious = pxIndex->pxPrevious;
 8004c8c:	68fb      	ldr	r3, [r7, #12]
 8004c8e:	689a      	ldr	r2, [r3, #8]
 8004c90:	683b      	ldr	r3, [r7, #0]
 8004c92:	609a      	str	r2, [r3, #8]

	/* Only used during decision coverage testing. */
	mtCOVERAGE_TEST_DELAY();

	pxIndex->pxPrevious->pxNext = pxNewListItem;
 8004c94:	68fb      	ldr	r3, [r7, #12]
 8004c96:	689b      	ldr	r3, [r3, #8]
 8004c98:	683a      	ldr	r2, [r7, #0]
 8004c9a:	605a      	str	r2, [r3, #4]
	pxIndex->pxPrevious = pxNewListItem;
 8004c9c:	68fb      	ldr	r3, [r7, #12]
 8004c9e:	683a      	ldr	r2, [r7, #0]
 8004ca0:	609a      	str	r2, [r3, #8]

	/* Remember which list the item is in. */
	pxNewListItem->pxContainer = pxList;
 8004ca2:	683b      	ldr	r3, [r7, #0]
 8004ca4:	687a      	ldr	r2, [r7, #4]
 8004ca6:	611a      	str	r2, [r3, #16]

	( pxList->uxNumberOfItems )++;
 8004ca8:	687b      	ldr	r3, [r7, #4]
 8004caa:	681b      	ldr	r3, [r3, #0]
 8004cac:	1c5a      	adds	r2, r3, #1
 8004cae:	687b      	ldr	r3, [r7, #4]
 8004cb0:	601a      	str	r2, [r3, #0]
}
 8004cb2:	bf00      	nop
 8004cb4:	3714      	adds	r7, #20
 8004cb6:	46bd      	mov	sp, r7
 8004cb8:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004cbc:	4770      	bx	lr

08004cbe <vListInsert>:
/*-----------------------------------------------------------*/

void vListInsert( List_t * const pxList, ListItem_t * const pxNewListItem )
{
 8004cbe:	b480      	push	{r7}
 8004cc0:	b085      	sub	sp, #20
 8004cc2:	af00      	add	r7, sp, #0
 8004cc4:	6078      	str	r0, [r7, #4]
 8004cc6:	6039      	str	r1, [r7, #0]
ListItem_t *pxIterator;
const TickType_t xValueOfInsertion = pxNewListItem->xItemValue;
 8004cc8:	683b      	ldr	r3, [r7, #0]
 8004cca:	681b      	ldr	r3, [r3, #0]
 8004ccc:	60bb      	str	r3, [r7, #8]
	new list item should be placed after it.  This ensures that TCBs which are
	stored in ready lists (all of which have the same xItemValue value) get a
	share of the CPU.  However, if the xItemValue is the same as the back marker
	the iteration loop below will not end.  Therefore the value is checked
	first, and the algorithm slightly modified if necessary. */
	if( xValueOfInsertion == portMAX_DELAY )
 8004cce:	68bb      	ldr	r3, [r7, #8]
 8004cd0:	f1b3 3fff 	cmp.w	r3, #4294967295
 8004cd4:	d103      	bne.n	8004cde <vListInsert+0x20>
	{
		pxIterator = pxList->xListEnd.pxPrevious;
 8004cd6:	687b      	ldr	r3, [r7, #4]
 8004cd8:	691b      	ldr	r3, [r3, #16]
 8004cda:	60fb      	str	r3, [r7, #12]
 8004cdc:	e00c      	b.n	8004cf8 <vListInsert+0x3a>
			4) Using a queue or semaphore before it has been initialised or
			   before the scheduler has been started (are interrupts firing
			   before vTaskStartScheduler() has been called?).
		**********************************************************************/

		for( pxIterator = ( ListItem_t * ) &( pxList->xListEnd ); pxIterator->pxNext->xItemValue <= xValueOfInsertion; pxIterator = pxIterator->pxNext ) /*lint !e826 !e740 !e9087 The mini list structure is used as the list end to save RAM.  This is checked and valid. *//*lint !e440 The iterator moves to a different value, not xValueOfInsertion. */
 8004cde:	687b      	ldr	r3, [r7, #4]
 8004ce0:	3308      	adds	r3, #8
 8004ce2:	60fb      	str	r3, [r7, #12]
 8004ce4:	e002      	b.n	8004cec <vListInsert+0x2e>
 8004ce6:	68fb      	ldr	r3, [r7, #12]
 8004ce8:	685b      	ldr	r3, [r3, #4]
 8004cea:	60fb      	str	r3, [r7, #12]
 8004cec:	68fb      	ldr	r3, [r7, #12]
 8004cee:	685b      	ldr	r3, [r3, #4]
 8004cf0:	681b      	ldr	r3, [r3, #0]
 8004cf2:	68ba      	ldr	r2, [r7, #8]
 8004cf4:	429a      	cmp	r2, r3
 8004cf6:	d2f6      	bcs.n	8004ce6 <vListInsert+0x28>
			/* There is nothing to do here, just iterating to the wanted
			insertion position. */
		}
	}

	pxNewListItem->pxNext = pxIterator->pxNext;
 8004cf8:	68fb      	ldr	r3, [r7, #12]
 8004cfa:	685a      	ldr	r2, [r3, #4]
 8004cfc:	683b      	ldr	r3, [r7, #0]
 8004cfe:	605a      	str	r2, [r3, #4]
	pxNewListItem->pxNext->pxPrevious = pxNewListItem;
 8004d00:	683b      	ldr	r3, [r7, #0]
 8004d02:	685b      	ldr	r3, [r3, #4]
 8004d04:	683a      	ldr	r2, [r7, #0]
 8004d06:	609a      	str	r2, [r3, #8]
	pxNewListItem->pxPrevious = pxIterator;
 8004d08:	683b      	ldr	r3, [r7, #0]
 8004d0a:	68fa      	ldr	r2, [r7, #12]
 8004d0c:	609a      	str	r2, [r3, #8]
	pxIterator->pxNext = pxNewListItem;
 8004d0e:	68fb      	ldr	r3, [r7, #12]
 8004d10:	683a      	ldr	r2, [r7, #0]
 8004d12:	605a      	str	r2, [r3, #4]

	/* Remember which list the item is in.  This allows fast removal of the
	item later. */
	pxNewListItem->pxContainer = pxList;
 8004d14:	683b      	ldr	r3, [r7, #0]
 8004d16:	687a      	ldr	r2, [r7, #4]
 8004d18:	611a      	str	r2, [r3, #16]

	( pxList->uxNumberOfItems )++;
 8004d1a:	687b      	ldr	r3, [r7, #4]
 8004d1c:	681b      	ldr	r3, [r3, #0]
 8004d1e:	1c5a      	adds	r2, r3, #1
 8004d20:	687b      	ldr	r3, [r7, #4]
 8004d22:	601a      	str	r2, [r3, #0]
}
 8004d24:	bf00      	nop
 8004d26:	3714      	adds	r7, #20
 8004d28:	46bd      	mov	sp, r7
 8004d2a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004d2e:	4770      	bx	lr

08004d30 <uxListRemove>:
/*-----------------------------------------------------------*/

UBaseType_t uxListRemove( ListItem_t * const pxItemToRemove )
{
 8004d30:	b480      	push	{r7}
 8004d32:	b085      	sub	sp, #20
 8004d34:	af00      	add	r7, sp, #0
 8004d36:	6078      	str	r0, [r7, #4]
/* The list item knows which list it is in.  Obtain the list from the list
item. */
List_t * const pxList = pxItemToRemove->pxContainer;
 8004d38:	687b      	ldr	r3, [r7, #4]
 8004d3a:	691b      	ldr	r3, [r3, #16]
 8004d3c:	60fb      	str	r3, [r7, #12]

	pxItemToRemove->pxNext->pxPrevious = pxItemToRemove->pxPrevious;
 8004d3e:	687b      	ldr	r3, [r7, #4]
 8004d40:	685b      	ldr	r3, [r3, #4]
 8004d42:	687a      	ldr	r2, [r7, #4]
 8004d44:	6892      	ldr	r2, [r2, #8]
 8004d46:	609a      	str	r2, [r3, #8]
	pxItemToRemove->pxPrevious->pxNext = pxItemToRemove->pxNext;
 8004d48:	687b      	ldr	r3, [r7, #4]
 8004d4a:	689b      	ldr	r3, [r3, #8]
 8004d4c:	687a      	ldr	r2, [r7, #4]
 8004d4e:	6852      	ldr	r2, [r2, #4]
 8004d50:	605a      	str	r2, [r3, #4]

	/* Only used during decision coverage testing. */
	mtCOVERAGE_TEST_DELAY();

	/* Make sure the index is left pointing to a valid item. */
	if( pxList->pxIndex == pxItemToRemove )
 8004d52:	68fb      	ldr	r3, [r7, #12]
 8004d54:	685b      	ldr	r3, [r3, #4]
 8004d56:	687a      	ldr	r2, [r7, #4]
 8004d58:	429a      	cmp	r2, r3
 8004d5a:	d103      	bne.n	8004d64 <uxListRemove+0x34>
	{
		pxList->pxIndex = pxItemToRemove->pxPrevious;
 8004d5c:	687b      	ldr	r3, [r7, #4]
 8004d5e:	689a      	ldr	r2, [r3, #8]
 8004d60:	68fb      	ldr	r3, [r7, #12]
 8004d62:	605a      	str	r2, [r3, #4]
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}

	pxItemToRemove->pxContainer = NULL;
 8004d64:	687b      	ldr	r3, [r7, #4]
 8004d66:	2200      	movs	r2, #0
 8004d68:	611a      	str	r2, [r3, #16]
	( pxList->uxNumberOfItems )--;
 8004d6a:	68fb      	ldr	r3, [r7, #12]
 8004d6c:	681b      	ldr	r3, [r3, #0]
 8004d6e:	1e5a      	subs	r2, r3, #1
 8004d70:	68fb      	ldr	r3, [r7, #12]
 8004d72:	601a      	str	r2, [r3, #0]

	return pxList->uxNumberOfItems;
 8004d74:	68fb      	ldr	r3, [r7, #12]
 8004d76:	681b      	ldr	r3, [r3, #0]
}
 8004d78:	4618      	mov	r0, r3
 8004d7a:	3714      	adds	r7, #20
 8004d7c:	46bd      	mov	sp, r7
 8004d7e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004d82:	4770      	bx	lr

08004d84 <xQueueGenericReset>:
	}														\
	taskEXIT_CRITICAL()
/*-----------------------------------------------------------*/

BaseType_t xQueueGenericReset( QueueHandle_t xQueue, BaseType_t xNewQueue )
{
 8004d84:	b580      	push	{r7, lr}
 8004d86:	b084      	sub	sp, #16
 8004d88:	af00      	add	r7, sp, #0
 8004d8a:	6078      	str	r0, [r7, #4]
 8004d8c:	6039      	str	r1, [r7, #0]
Queue_t * const pxQueue = xQueue;
 8004d8e:	687b      	ldr	r3, [r7, #4]
 8004d90:	60fb      	str	r3, [r7, #12]

	configASSERT( pxQueue );
 8004d92:	68fb      	ldr	r3, [r7, #12]
 8004d94:	2b00      	cmp	r3, #0
 8004d96:	d10a      	bne.n	8004dae <xQueueGenericReset+0x2a>

portFORCE_INLINE static void vPortRaiseBASEPRI( void )
{
uint32_t ulNewBASEPRI;

	__asm volatile
 8004d98:	f04f 0350 	mov.w	r3, #80	; 0x50
 8004d9c:	f383 8811 	msr	BASEPRI, r3
 8004da0:	f3bf 8f6f 	isb	sy
 8004da4:	f3bf 8f4f 	dsb	sy
 8004da8:	60bb      	str	r3, [r7, #8]
		"	msr basepri, %0											\n" \
		"	isb														\n" \
		"	dsb														\n" \
		:"=r" (ulNewBASEPRI) : "i" ( configMAX_SYSCALL_INTERRUPT_PRIORITY ) : "memory"
	);
}
 8004daa:	bf00      	nop
 8004dac:	e7fe      	b.n	8004dac <xQueueGenericReset+0x28>

	taskENTER_CRITICAL();
 8004dae:	f002 faa9 	bl	8007304 <vPortEnterCritical>
	{
		pxQueue->u.xQueue.pcTail = pxQueue->pcHead + ( pxQueue->uxLength * pxQueue->uxItemSize ); /*lint !e9016 Pointer arithmetic allowed on char types, especially when it assists conveying intent. */
 8004db2:	68fb      	ldr	r3, [r7, #12]
 8004db4:	681a      	ldr	r2, [r3, #0]
 8004db6:	68fb      	ldr	r3, [r7, #12]
 8004db8:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8004dba:	68f9      	ldr	r1, [r7, #12]
 8004dbc:	6c09      	ldr	r1, [r1, #64]	; 0x40
 8004dbe:	fb01 f303 	mul.w	r3, r1, r3
 8004dc2:	441a      	add	r2, r3
 8004dc4:	68fb      	ldr	r3, [r7, #12]
 8004dc6:	609a      	str	r2, [r3, #8]
		pxQueue->uxMessagesWaiting = ( UBaseType_t ) 0U;
 8004dc8:	68fb      	ldr	r3, [r7, #12]
 8004dca:	2200      	movs	r2, #0
 8004dcc:	639a      	str	r2, [r3, #56]	; 0x38
		pxQueue->pcWriteTo = pxQueue->pcHead;
 8004dce:	68fb      	ldr	r3, [r7, #12]
 8004dd0:	681a      	ldr	r2, [r3, #0]
 8004dd2:	68fb      	ldr	r3, [r7, #12]
 8004dd4:	605a      	str	r2, [r3, #4]
		pxQueue->u.xQueue.pcReadFrom = pxQueue->pcHead + ( ( pxQueue->uxLength - 1U ) * pxQueue->uxItemSize ); /*lint !e9016 Pointer arithmetic allowed on char types, especially when it assists conveying intent. */
 8004dd6:	68fb      	ldr	r3, [r7, #12]
 8004dd8:	681a      	ldr	r2, [r3, #0]
 8004dda:	68fb      	ldr	r3, [r7, #12]
 8004ddc:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8004dde:	3b01      	subs	r3, #1
 8004de0:	68f9      	ldr	r1, [r7, #12]
 8004de2:	6c09      	ldr	r1, [r1, #64]	; 0x40
 8004de4:	fb01 f303 	mul.w	r3, r1, r3
 8004de8:	441a      	add	r2, r3
 8004dea:	68fb      	ldr	r3, [r7, #12]
 8004dec:	60da      	str	r2, [r3, #12]
		pxQueue->cRxLock = queueUNLOCKED;
 8004dee:	68fb      	ldr	r3, [r7, #12]
 8004df0:	22ff      	movs	r2, #255	; 0xff
 8004df2:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
		pxQueue->cTxLock = queueUNLOCKED;
 8004df6:	68fb      	ldr	r3, [r7, #12]
 8004df8:	22ff      	movs	r2, #255	; 0xff
 8004dfa:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45

		if( xNewQueue == pdFALSE )
 8004dfe:	683b      	ldr	r3, [r7, #0]
 8004e00:	2b00      	cmp	r3, #0
 8004e02:	d114      	bne.n	8004e2e <xQueueGenericReset+0xaa>
			/* If there are tasks blocked waiting to read from the queue, then
			the tasks will remain blocked as after this function exits the queue
			will still be empty.  If there are tasks blocked waiting to write to
			the queue, then one should be unblocked as after this function exits
			it will be possible to write to it. */
			if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToSend ) ) == pdFALSE )
 8004e04:	68fb      	ldr	r3, [r7, #12]
 8004e06:	691b      	ldr	r3, [r3, #16]
 8004e08:	2b00      	cmp	r3, #0
 8004e0a:	d01a      	beq.n	8004e42 <xQueueGenericReset+0xbe>
			{
				if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToSend ) ) != pdFALSE )
 8004e0c:	68fb      	ldr	r3, [r7, #12]
 8004e0e:	3310      	adds	r3, #16
 8004e10:	4618      	mov	r0, r3
 8004e12:	f001 fa63 	bl	80062dc <xTaskRemoveFromEventList>
 8004e16:	4603      	mov	r3, r0
 8004e18:	2b00      	cmp	r3, #0
 8004e1a:	d012      	beq.n	8004e42 <xQueueGenericReset+0xbe>
				{
					queueYIELD_IF_USING_PREEMPTION();
 8004e1c:	4b0c      	ldr	r3, [pc, #48]	; (8004e50 <xQueueGenericReset+0xcc>)
 8004e1e:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 8004e22:	601a      	str	r2, [r3, #0]
 8004e24:	f3bf 8f4f 	dsb	sy
 8004e28:	f3bf 8f6f 	isb	sy
 8004e2c:	e009      	b.n	8004e42 <xQueueGenericReset+0xbe>
			}
		}
		else
		{
			/* Ensure the event queues start in the correct state. */
			vListInitialise( &( pxQueue->xTasksWaitingToSend ) );
 8004e2e:	68fb      	ldr	r3, [r7, #12]
 8004e30:	3310      	adds	r3, #16
 8004e32:	4618      	mov	r0, r3
 8004e34:	f7ff fef2 	bl	8004c1c <vListInitialise>
			vListInitialise( &( pxQueue->xTasksWaitingToReceive ) );
 8004e38:	68fb      	ldr	r3, [r7, #12]
 8004e3a:	3324      	adds	r3, #36	; 0x24
 8004e3c:	4618      	mov	r0, r3
 8004e3e:	f7ff feed 	bl	8004c1c <vListInitialise>
		}
	}
	taskEXIT_CRITICAL();
 8004e42:	f002 fa8f 	bl	8007364 <vPortExitCritical>

	/* A value is returned for calling semantic consistency with previous
	versions. */
	return pdPASS;
 8004e46:	2301      	movs	r3, #1
}
 8004e48:	4618      	mov	r0, r3
 8004e4a:	3710      	adds	r7, #16
 8004e4c:	46bd      	mov	sp, r7
 8004e4e:	bd80      	pop	{r7, pc}
 8004e50:	e000ed04 	.word	0xe000ed04

08004e54 <xQueueGenericCreateStatic>:
/*-----------------------------------------------------------*/

#if( configSUPPORT_STATIC_ALLOCATION == 1 )

	QueueHandle_t xQueueGenericCreateStatic( const UBaseType_t uxQueueLength, const UBaseType_t uxItemSize, uint8_t *pucQueueStorage, StaticQueue_t *pxStaticQueue, const uint8_t ucQueueType )
	{
 8004e54:	b580      	push	{r7, lr}
 8004e56:	b08e      	sub	sp, #56	; 0x38
 8004e58:	af02      	add	r7, sp, #8
 8004e5a:	60f8      	str	r0, [r7, #12]
 8004e5c:	60b9      	str	r1, [r7, #8]
 8004e5e:	607a      	str	r2, [r7, #4]
 8004e60:	603b      	str	r3, [r7, #0]
	Queue_t *pxNewQueue;

		configASSERT( uxQueueLength > ( UBaseType_t ) 0 );
 8004e62:	68fb      	ldr	r3, [r7, #12]
 8004e64:	2b00      	cmp	r3, #0
 8004e66:	d10a      	bne.n	8004e7e <xQueueGenericCreateStatic+0x2a>
	__asm volatile
 8004e68:	f04f 0350 	mov.w	r3, #80	; 0x50
 8004e6c:	f383 8811 	msr	BASEPRI, r3
 8004e70:	f3bf 8f6f 	isb	sy
 8004e74:	f3bf 8f4f 	dsb	sy
 8004e78:	62bb      	str	r3, [r7, #40]	; 0x28
}
 8004e7a:	bf00      	nop
 8004e7c:	e7fe      	b.n	8004e7c <xQueueGenericCreateStatic+0x28>

		/* The StaticQueue_t structure and the queue storage area must be
		supplied. */
		configASSERT( pxStaticQueue != NULL );
 8004e7e:	683b      	ldr	r3, [r7, #0]
 8004e80:	2b00      	cmp	r3, #0
 8004e82:	d10a      	bne.n	8004e9a <xQueueGenericCreateStatic+0x46>
	__asm volatile
 8004e84:	f04f 0350 	mov.w	r3, #80	; 0x50
 8004e88:	f383 8811 	msr	BASEPRI, r3
 8004e8c:	f3bf 8f6f 	isb	sy
 8004e90:	f3bf 8f4f 	dsb	sy
 8004e94:	627b      	str	r3, [r7, #36]	; 0x24
}
 8004e96:	bf00      	nop
 8004e98:	e7fe      	b.n	8004e98 <xQueueGenericCreateStatic+0x44>

		/* A queue storage area should be provided if the item size is not 0, and
		should not be provided if the item size is 0. */
		configASSERT( !( ( pucQueueStorage != NULL ) && ( uxItemSize == 0 ) ) );
 8004e9a:	687b      	ldr	r3, [r7, #4]
 8004e9c:	2b00      	cmp	r3, #0
 8004e9e:	d002      	beq.n	8004ea6 <xQueueGenericCreateStatic+0x52>
 8004ea0:	68bb      	ldr	r3, [r7, #8]
 8004ea2:	2b00      	cmp	r3, #0
 8004ea4:	d001      	beq.n	8004eaa <xQueueGenericCreateStatic+0x56>
 8004ea6:	2301      	movs	r3, #1
 8004ea8:	e000      	b.n	8004eac <xQueueGenericCreateStatic+0x58>
 8004eaa:	2300      	movs	r3, #0
 8004eac:	2b00      	cmp	r3, #0
 8004eae:	d10a      	bne.n	8004ec6 <xQueueGenericCreateStatic+0x72>
	__asm volatile
 8004eb0:	f04f 0350 	mov.w	r3, #80	; 0x50
 8004eb4:	f383 8811 	msr	BASEPRI, r3
 8004eb8:	f3bf 8f6f 	isb	sy
 8004ebc:	f3bf 8f4f 	dsb	sy
 8004ec0:	623b      	str	r3, [r7, #32]
}
 8004ec2:	bf00      	nop
 8004ec4:	e7fe      	b.n	8004ec4 <xQueueGenericCreateStatic+0x70>
		configASSERT( !( ( pucQueueStorage == NULL ) && ( uxItemSize != 0 ) ) );
 8004ec6:	687b      	ldr	r3, [r7, #4]
 8004ec8:	2b00      	cmp	r3, #0
 8004eca:	d102      	bne.n	8004ed2 <xQueueGenericCreateStatic+0x7e>
 8004ecc:	68bb      	ldr	r3, [r7, #8]
 8004ece:	2b00      	cmp	r3, #0
 8004ed0:	d101      	bne.n	8004ed6 <xQueueGenericCreateStatic+0x82>
 8004ed2:	2301      	movs	r3, #1
 8004ed4:	e000      	b.n	8004ed8 <xQueueGenericCreateStatic+0x84>
 8004ed6:	2300      	movs	r3, #0
 8004ed8:	2b00      	cmp	r3, #0
 8004eda:	d10a      	bne.n	8004ef2 <xQueueGenericCreateStatic+0x9e>
	__asm volatile
 8004edc:	f04f 0350 	mov.w	r3, #80	; 0x50
 8004ee0:	f383 8811 	msr	BASEPRI, r3
 8004ee4:	f3bf 8f6f 	isb	sy
 8004ee8:	f3bf 8f4f 	dsb	sy
 8004eec:	61fb      	str	r3, [r7, #28]
}
 8004eee:	bf00      	nop
 8004ef0:	e7fe      	b.n	8004ef0 <xQueueGenericCreateStatic+0x9c>
		#if( configASSERT_DEFINED == 1 )
		{
			/* Sanity check that the size of the structure used to declare a
			variable of type StaticQueue_t or StaticSemaphore_t equals the size of
			the real queue and semaphore structures. */
			volatile size_t xSize = sizeof( StaticQueue_t );
 8004ef2:	2350      	movs	r3, #80	; 0x50
 8004ef4:	617b      	str	r3, [r7, #20]
			configASSERT( xSize == sizeof( Queue_t ) );
 8004ef6:	697b      	ldr	r3, [r7, #20]
 8004ef8:	2b50      	cmp	r3, #80	; 0x50
 8004efa:	d00a      	beq.n	8004f12 <xQueueGenericCreateStatic+0xbe>
	__asm volatile
 8004efc:	f04f 0350 	mov.w	r3, #80	; 0x50
 8004f00:	f383 8811 	msr	BASEPRI, r3
 8004f04:	f3bf 8f6f 	isb	sy
 8004f08:	f3bf 8f4f 	dsb	sy
 8004f0c:	61bb      	str	r3, [r7, #24]
}
 8004f0e:	bf00      	nop
 8004f10:	e7fe      	b.n	8004f10 <xQueueGenericCreateStatic+0xbc>
			( void ) xSize; /* Keeps lint quiet when configASSERT() is not defined. */
 8004f12:	697b      	ldr	r3, [r7, #20]
		#endif /* configASSERT_DEFINED */

		/* The address of a statically allocated queue was passed in, use it.
		The address of a statically allocated storage area was also passed in
		but is already set. */
		pxNewQueue = ( Queue_t * ) pxStaticQueue; /*lint !e740 !e9087 Unusual cast is ok as the structures are designed to have the same alignment, and the size is checked by an assert. */
 8004f14:	683b      	ldr	r3, [r7, #0]
 8004f16:	62fb      	str	r3, [r7, #44]	; 0x2c

		if( pxNewQueue != NULL )
 8004f18:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8004f1a:	2b00      	cmp	r3, #0
 8004f1c:	d00d      	beq.n	8004f3a <xQueueGenericCreateStatic+0xe6>
			#if( configSUPPORT_DYNAMIC_ALLOCATION == 1 )
			{
				/* Queues can be allocated wither statically or dynamically, so
				note this queue was allocated statically in case the queue is
				later deleted. */
				pxNewQueue->ucStaticallyAllocated = pdTRUE;
 8004f1e:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8004f20:	2201      	movs	r2, #1
 8004f22:	f883 2046 	strb.w	r2, [r3, #70]	; 0x46
			}
			#endif /* configSUPPORT_DYNAMIC_ALLOCATION */

			prvInitialiseNewQueue( uxQueueLength, uxItemSize, pucQueueStorage, ucQueueType, pxNewQueue );
 8004f26:	f897 2038 	ldrb.w	r2, [r7, #56]	; 0x38
 8004f2a:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8004f2c:	9300      	str	r3, [sp, #0]
 8004f2e:	4613      	mov	r3, r2
 8004f30:	687a      	ldr	r2, [r7, #4]
 8004f32:	68b9      	ldr	r1, [r7, #8]
 8004f34:	68f8      	ldr	r0, [r7, #12]
 8004f36:	f000 f845 	bl	8004fc4 <prvInitialiseNewQueue>
		{
			traceQUEUE_CREATE_FAILED( ucQueueType );
			mtCOVERAGE_TEST_MARKER();
		}

		return pxNewQueue;
 8004f3a:	6afb      	ldr	r3, [r7, #44]	; 0x2c
	}
 8004f3c:	4618      	mov	r0, r3
 8004f3e:	3730      	adds	r7, #48	; 0x30
 8004f40:	46bd      	mov	sp, r7
 8004f42:	bd80      	pop	{r7, pc}

08004f44 <xQueueGenericCreate>:
/*-----------------------------------------------------------*/

#if( configSUPPORT_DYNAMIC_ALLOCATION == 1 )

	QueueHandle_t xQueueGenericCreate( const UBaseType_t uxQueueLength, const UBaseType_t uxItemSize, const uint8_t ucQueueType )
	{
 8004f44:	b580      	push	{r7, lr}
 8004f46:	b08a      	sub	sp, #40	; 0x28
 8004f48:	af02      	add	r7, sp, #8
 8004f4a:	60f8      	str	r0, [r7, #12]
 8004f4c:	60b9      	str	r1, [r7, #8]
 8004f4e:	4613      	mov	r3, r2
 8004f50:	71fb      	strb	r3, [r7, #7]
	Queue_t *pxNewQueue;
	size_t xQueueSizeInBytes;
	uint8_t *pucQueueStorage;

		configASSERT( uxQueueLength > ( UBaseType_t ) 0 );
 8004f52:	68fb      	ldr	r3, [r7, #12]
 8004f54:	2b00      	cmp	r3, #0
 8004f56:	d10a      	bne.n	8004f6e <xQueueGenericCreate+0x2a>
	__asm volatile
 8004f58:	f04f 0350 	mov.w	r3, #80	; 0x50
 8004f5c:	f383 8811 	msr	BASEPRI, r3
 8004f60:	f3bf 8f6f 	isb	sy
 8004f64:	f3bf 8f4f 	dsb	sy
 8004f68:	613b      	str	r3, [r7, #16]
}
 8004f6a:	bf00      	nop
 8004f6c:	e7fe      	b.n	8004f6c <xQueueGenericCreate+0x28>

		if( uxItemSize == ( UBaseType_t ) 0 )
 8004f6e:	68bb      	ldr	r3, [r7, #8]
 8004f70:	2b00      	cmp	r3, #0
 8004f72:	d102      	bne.n	8004f7a <xQueueGenericCreate+0x36>
		{
			/* There is not going to be a queue storage area. */
			xQueueSizeInBytes = ( size_t ) 0;
 8004f74:	2300      	movs	r3, #0
 8004f76:	61fb      	str	r3, [r7, #28]
 8004f78:	e004      	b.n	8004f84 <xQueueGenericCreate+0x40>
		}
		else
		{
			/* Allocate enough space to hold the maximum number of items that
			can be in the queue at any time. */
			xQueueSizeInBytes = ( size_t ) ( uxQueueLength * uxItemSize ); /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 8004f7a:	68fb      	ldr	r3, [r7, #12]
 8004f7c:	68ba      	ldr	r2, [r7, #8]
 8004f7e:	fb02 f303 	mul.w	r3, r2, r3
 8004f82:	61fb      	str	r3, [r7, #28]
		alignment requirements of the Queue_t structure - which in this case
		is an int8_t *.  Therefore, whenever the stack alignment requirements
		are greater than or equal to the pointer to char requirements the cast
		is safe.  In other cases alignment requirements are not strict (one or
		two bytes). */
		pxNewQueue = ( Queue_t * ) pvPortMalloc( sizeof( Queue_t ) + xQueueSizeInBytes ); /*lint !e9087 !e9079 see comment above. */
 8004f84:	69fb      	ldr	r3, [r7, #28]
 8004f86:	3350      	adds	r3, #80	; 0x50
 8004f88:	4618      	mov	r0, r3
 8004f8a:	f002 fadd 	bl	8007548 <pvPortMalloc>
 8004f8e:	61b8      	str	r0, [r7, #24]

		if( pxNewQueue != NULL )
 8004f90:	69bb      	ldr	r3, [r7, #24]
 8004f92:	2b00      	cmp	r3, #0
 8004f94:	d011      	beq.n	8004fba <xQueueGenericCreate+0x76>
		{
			/* Jump past the queue structure to find the location of the queue
			storage area. */
			pucQueueStorage = ( uint8_t * ) pxNewQueue;
 8004f96:	69bb      	ldr	r3, [r7, #24]
 8004f98:	617b      	str	r3, [r7, #20]
			pucQueueStorage += sizeof( Queue_t ); /*lint !e9016 Pointer arithmetic allowed on char types, especially when it assists conveying intent. */
 8004f9a:	697b      	ldr	r3, [r7, #20]
 8004f9c:	3350      	adds	r3, #80	; 0x50
 8004f9e:	617b      	str	r3, [r7, #20]
			#if( configSUPPORT_STATIC_ALLOCATION == 1 )
			{
				/* Queues can be created either statically or dynamically, so
				note this task was created dynamically in case it is later
				deleted. */
				pxNewQueue->ucStaticallyAllocated = pdFALSE;
 8004fa0:	69bb      	ldr	r3, [r7, #24]
 8004fa2:	2200      	movs	r2, #0
 8004fa4:	f883 2046 	strb.w	r2, [r3, #70]	; 0x46
			}
			#endif /* configSUPPORT_STATIC_ALLOCATION */

			prvInitialiseNewQueue( uxQueueLength, uxItemSize, pucQueueStorage, ucQueueType, pxNewQueue );
 8004fa8:	79fa      	ldrb	r2, [r7, #7]
 8004faa:	69bb      	ldr	r3, [r7, #24]
 8004fac:	9300      	str	r3, [sp, #0]
 8004fae:	4613      	mov	r3, r2
 8004fb0:	697a      	ldr	r2, [r7, #20]
 8004fb2:	68b9      	ldr	r1, [r7, #8]
 8004fb4:	68f8      	ldr	r0, [r7, #12]
 8004fb6:	f000 f805 	bl	8004fc4 <prvInitialiseNewQueue>
		{
			traceQUEUE_CREATE_FAILED( ucQueueType );
			mtCOVERAGE_TEST_MARKER();
		}

		return pxNewQueue;
 8004fba:	69bb      	ldr	r3, [r7, #24]
	}
 8004fbc:	4618      	mov	r0, r3
 8004fbe:	3720      	adds	r7, #32
 8004fc0:	46bd      	mov	sp, r7
 8004fc2:	bd80      	pop	{r7, pc}

08004fc4 <prvInitialiseNewQueue>:

#endif /* configSUPPORT_STATIC_ALLOCATION */
/*-----------------------------------------------------------*/

static void prvInitialiseNewQueue( const UBaseType_t uxQueueLength, const UBaseType_t uxItemSize, uint8_t *pucQueueStorage, const uint8_t ucQueueType, Queue_t *pxNewQueue )
{
 8004fc4:	b580      	push	{r7, lr}
 8004fc6:	b084      	sub	sp, #16
 8004fc8:	af00      	add	r7, sp, #0
 8004fca:	60f8      	str	r0, [r7, #12]
 8004fcc:	60b9      	str	r1, [r7, #8]
 8004fce:	607a      	str	r2, [r7, #4]
 8004fd0:	70fb      	strb	r3, [r7, #3]
	/* Remove compiler warnings about unused parameters should
	configUSE_TRACE_FACILITY not be set to 1. */
	( void ) ucQueueType;

	if( uxItemSize == ( UBaseType_t ) 0 )
 8004fd2:	68bb      	ldr	r3, [r7, #8]
 8004fd4:	2b00      	cmp	r3, #0
 8004fd6:	d103      	bne.n	8004fe0 <prvInitialiseNewQueue+0x1c>
	{
		/* No RAM was allocated for the queue storage area, but PC head cannot
		be set to NULL because NULL is used as a key to say the queue is used as
		a mutex.  Therefore just set pcHead to point to the queue as a benign
		value that is known to be within the memory map. */
		pxNewQueue->pcHead = ( int8_t * ) pxNewQueue;
 8004fd8:	69bb      	ldr	r3, [r7, #24]
 8004fda:	69ba      	ldr	r2, [r7, #24]
 8004fdc:	601a      	str	r2, [r3, #0]
 8004fde:	e002      	b.n	8004fe6 <prvInitialiseNewQueue+0x22>
	}
	else
	{
		/* Set the head to the start of the queue storage area. */
		pxNewQueue->pcHead = ( int8_t * ) pucQueueStorage;
 8004fe0:	69bb      	ldr	r3, [r7, #24]
 8004fe2:	687a      	ldr	r2, [r7, #4]
 8004fe4:	601a      	str	r2, [r3, #0]
	}

	/* Initialise the queue members as described where the queue type is
	defined. */
	pxNewQueue->uxLength = uxQueueLength;
 8004fe6:	69bb      	ldr	r3, [r7, #24]
 8004fe8:	68fa      	ldr	r2, [r7, #12]
 8004fea:	63da      	str	r2, [r3, #60]	; 0x3c
	pxNewQueue->uxItemSize = uxItemSize;
 8004fec:	69bb      	ldr	r3, [r7, #24]
 8004fee:	68ba      	ldr	r2, [r7, #8]
 8004ff0:	641a      	str	r2, [r3, #64]	; 0x40
	( void ) xQueueGenericReset( pxNewQueue, pdTRUE );
 8004ff2:	2101      	movs	r1, #1
 8004ff4:	69b8      	ldr	r0, [r7, #24]
 8004ff6:	f7ff fec5 	bl	8004d84 <xQueueGenericReset>

	#if ( configUSE_TRACE_FACILITY == 1 )
	{
		pxNewQueue->ucQueueType = ucQueueType;
 8004ffa:	69bb      	ldr	r3, [r7, #24]
 8004ffc:	78fa      	ldrb	r2, [r7, #3]
 8004ffe:	f883 204c 	strb.w	r2, [r3, #76]	; 0x4c
		pxNewQueue->pxQueueSetContainer = NULL;
	}
	#endif /* configUSE_QUEUE_SETS */

	traceQUEUE_CREATE( pxNewQueue );
}
 8005002:	bf00      	nop
 8005004:	3710      	adds	r7, #16
 8005006:	46bd      	mov	sp, r7
 8005008:	bd80      	pop	{r7, pc}
	...

0800500c <xQueueGenericSend>:

#endif /* ( ( configUSE_COUNTING_SEMAPHORES == 1 ) && ( configSUPPORT_DYNAMIC_ALLOCATION == 1 ) ) */
/*-----------------------------------------------------------*/

BaseType_t xQueueGenericSend( QueueHandle_t xQueue, const void * const pvItemToQueue, TickType_t xTicksToWait, const BaseType_t xCopyPosition )
{
 800500c:	b580      	push	{r7, lr}
 800500e:	b08e      	sub	sp, #56	; 0x38
 8005010:	af00      	add	r7, sp, #0
 8005012:	60f8      	str	r0, [r7, #12]
 8005014:	60b9      	str	r1, [r7, #8]
 8005016:	607a      	str	r2, [r7, #4]
 8005018:	603b      	str	r3, [r7, #0]
BaseType_t xEntryTimeSet = pdFALSE, xYieldRequired;
 800501a:	2300      	movs	r3, #0
 800501c:	637b      	str	r3, [r7, #52]	; 0x34
TimeOut_t xTimeOut;
Queue_t * const pxQueue = xQueue;
 800501e:	68fb      	ldr	r3, [r7, #12]
 8005020:	633b      	str	r3, [r7, #48]	; 0x30

	configASSERT( pxQueue );
 8005022:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8005024:	2b00      	cmp	r3, #0
 8005026:	d10a      	bne.n	800503e <xQueueGenericSend+0x32>
	__asm volatile
 8005028:	f04f 0350 	mov.w	r3, #80	; 0x50
 800502c:	f383 8811 	msr	BASEPRI, r3
 8005030:	f3bf 8f6f 	isb	sy
 8005034:	f3bf 8f4f 	dsb	sy
 8005038:	62bb      	str	r3, [r7, #40]	; 0x28
}
 800503a:	bf00      	nop
 800503c:	e7fe      	b.n	800503c <xQueueGenericSend+0x30>
	configASSERT( !( ( pvItemToQueue == NULL ) && ( pxQueue->uxItemSize != ( UBaseType_t ) 0U ) ) );
 800503e:	68bb      	ldr	r3, [r7, #8]
 8005040:	2b00      	cmp	r3, #0
 8005042:	d103      	bne.n	800504c <xQueueGenericSend+0x40>
 8005044:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8005046:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8005048:	2b00      	cmp	r3, #0
 800504a:	d101      	bne.n	8005050 <xQueueGenericSend+0x44>
 800504c:	2301      	movs	r3, #1
 800504e:	e000      	b.n	8005052 <xQueueGenericSend+0x46>
 8005050:	2300      	movs	r3, #0
 8005052:	2b00      	cmp	r3, #0
 8005054:	d10a      	bne.n	800506c <xQueueGenericSend+0x60>
	__asm volatile
 8005056:	f04f 0350 	mov.w	r3, #80	; 0x50
 800505a:	f383 8811 	msr	BASEPRI, r3
 800505e:	f3bf 8f6f 	isb	sy
 8005062:	f3bf 8f4f 	dsb	sy
 8005066:	627b      	str	r3, [r7, #36]	; 0x24
}
 8005068:	bf00      	nop
 800506a:	e7fe      	b.n	800506a <xQueueGenericSend+0x5e>
	configASSERT( !( ( xCopyPosition == queueOVERWRITE ) && ( pxQueue->uxLength != 1 ) ) );
 800506c:	683b      	ldr	r3, [r7, #0]
 800506e:	2b02      	cmp	r3, #2
 8005070:	d103      	bne.n	800507a <xQueueGenericSend+0x6e>
 8005072:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8005074:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8005076:	2b01      	cmp	r3, #1
 8005078:	d101      	bne.n	800507e <xQueueGenericSend+0x72>
 800507a:	2301      	movs	r3, #1
 800507c:	e000      	b.n	8005080 <xQueueGenericSend+0x74>
 800507e:	2300      	movs	r3, #0
 8005080:	2b00      	cmp	r3, #0
 8005082:	d10a      	bne.n	800509a <xQueueGenericSend+0x8e>
	__asm volatile
 8005084:	f04f 0350 	mov.w	r3, #80	; 0x50
 8005088:	f383 8811 	msr	BASEPRI, r3
 800508c:	f3bf 8f6f 	isb	sy
 8005090:	f3bf 8f4f 	dsb	sy
 8005094:	623b      	str	r3, [r7, #32]
}
 8005096:	bf00      	nop
 8005098:	e7fe      	b.n	8005098 <xQueueGenericSend+0x8c>
	#if ( ( INCLUDE_xTaskGetSchedulerState == 1 ) || ( configUSE_TIMERS == 1 ) )
	{
		configASSERT( !( ( xTaskGetSchedulerState() == taskSCHEDULER_SUSPENDED ) && ( xTicksToWait != 0 ) ) );
 800509a:	f001 fadd 	bl	8006658 <xTaskGetSchedulerState>
 800509e:	4603      	mov	r3, r0
 80050a0:	2b00      	cmp	r3, #0
 80050a2:	d102      	bne.n	80050aa <xQueueGenericSend+0x9e>
 80050a4:	687b      	ldr	r3, [r7, #4]
 80050a6:	2b00      	cmp	r3, #0
 80050a8:	d101      	bne.n	80050ae <xQueueGenericSend+0xa2>
 80050aa:	2301      	movs	r3, #1
 80050ac:	e000      	b.n	80050b0 <xQueueGenericSend+0xa4>
 80050ae:	2300      	movs	r3, #0
 80050b0:	2b00      	cmp	r3, #0
 80050b2:	d10a      	bne.n	80050ca <xQueueGenericSend+0xbe>
	__asm volatile
 80050b4:	f04f 0350 	mov.w	r3, #80	; 0x50
 80050b8:	f383 8811 	msr	BASEPRI, r3
 80050bc:	f3bf 8f6f 	isb	sy
 80050c0:	f3bf 8f4f 	dsb	sy
 80050c4:	61fb      	str	r3, [r7, #28]
}
 80050c6:	bf00      	nop
 80050c8:	e7fe      	b.n	80050c8 <xQueueGenericSend+0xbc>
	/*lint -save -e904 This function relaxes the coding standard somewhat to
	allow return statements within the function itself.  This is done in the
	interest of execution time efficiency. */
	for( ;; )
	{
		taskENTER_CRITICAL();
 80050ca:	f002 f91b 	bl	8007304 <vPortEnterCritical>
		{
			/* Is there room on the queue now?  The running task must be the
			highest priority task wanting to access the queue.  If the head item
			in the queue is to be overwritten then it does not matter if the
			queue is full. */
			if( ( pxQueue->uxMessagesWaiting < pxQueue->uxLength ) || ( xCopyPosition == queueOVERWRITE ) )
 80050ce:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80050d0:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 80050d2:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80050d4:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 80050d6:	429a      	cmp	r2, r3
 80050d8:	d302      	bcc.n	80050e0 <xQueueGenericSend+0xd4>
 80050da:	683b      	ldr	r3, [r7, #0]
 80050dc:	2b02      	cmp	r3, #2
 80050de:	d129      	bne.n	8005134 <xQueueGenericSend+0x128>
						}
					}
				}
				#else /* configUSE_QUEUE_SETS */
				{
					xYieldRequired = prvCopyDataToQueue( pxQueue, pvItemToQueue, xCopyPosition );
 80050e0:	683a      	ldr	r2, [r7, #0]
 80050e2:	68b9      	ldr	r1, [r7, #8]
 80050e4:	6b38      	ldr	r0, [r7, #48]	; 0x30
 80050e6:	f000 fb2b 	bl	8005740 <prvCopyDataToQueue>
 80050ea:	62f8      	str	r0, [r7, #44]	; 0x2c

					/* If there was a task waiting for data to arrive on the
					queue then unblock it now. */
					if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToReceive ) ) == pdFALSE )
 80050ec:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80050ee:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80050f0:	2b00      	cmp	r3, #0
 80050f2:	d010      	beq.n	8005116 <xQueueGenericSend+0x10a>
					{
						if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToReceive ) ) != pdFALSE )
 80050f4:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80050f6:	3324      	adds	r3, #36	; 0x24
 80050f8:	4618      	mov	r0, r3
 80050fa:	f001 f8ef 	bl	80062dc <xTaskRemoveFromEventList>
 80050fe:	4603      	mov	r3, r0
 8005100:	2b00      	cmp	r3, #0
 8005102:	d013      	beq.n	800512c <xQueueGenericSend+0x120>
						{
							/* The unblocked task has a priority higher than
							our own so yield immediately.  Yes it is ok to do
							this from within the critical section - the kernel
							takes care of that. */
							queueYIELD_IF_USING_PREEMPTION();
 8005104:	4b3f      	ldr	r3, [pc, #252]	; (8005204 <xQueueGenericSend+0x1f8>)
 8005106:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 800510a:	601a      	str	r2, [r3, #0]
 800510c:	f3bf 8f4f 	dsb	sy
 8005110:	f3bf 8f6f 	isb	sy
 8005114:	e00a      	b.n	800512c <xQueueGenericSend+0x120>
						else
						{
							mtCOVERAGE_TEST_MARKER();
						}
					}
					else if( xYieldRequired != pdFALSE )
 8005116:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8005118:	2b00      	cmp	r3, #0
 800511a:	d007      	beq.n	800512c <xQueueGenericSend+0x120>
					{
						/* This path is a special case that will only get
						executed if the task was holding multiple mutexes and
						the mutexes were given back in an order that is
						different to that in which they were taken. */
						queueYIELD_IF_USING_PREEMPTION();
 800511c:	4b39      	ldr	r3, [pc, #228]	; (8005204 <xQueueGenericSend+0x1f8>)
 800511e:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 8005122:	601a      	str	r2, [r3, #0]
 8005124:	f3bf 8f4f 	dsb	sy
 8005128:	f3bf 8f6f 	isb	sy
						mtCOVERAGE_TEST_MARKER();
					}
				}
				#endif /* configUSE_QUEUE_SETS */

				taskEXIT_CRITICAL();
 800512c:	f002 f91a 	bl	8007364 <vPortExitCritical>
				return pdPASS;
 8005130:	2301      	movs	r3, #1
 8005132:	e063      	b.n	80051fc <xQueueGenericSend+0x1f0>
			}
			else
			{
				if( xTicksToWait == ( TickType_t ) 0 )
 8005134:	687b      	ldr	r3, [r7, #4]
 8005136:	2b00      	cmp	r3, #0
 8005138:	d103      	bne.n	8005142 <xQueueGenericSend+0x136>
				{
					/* The queue was full and no block time is specified (or
					the block time has expired) so leave now. */
					taskEXIT_CRITICAL();
 800513a:	f002 f913 	bl	8007364 <vPortExitCritical>

					/* Return to the original privilege level before exiting
					the function. */
					traceQUEUE_SEND_FAILED( pxQueue );
					return errQUEUE_FULL;
 800513e:	2300      	movs	r3, #0
 8005140:	e05c      	b.n	80051fc <xQueueGenericSend+0x1f0>
				}
				else if( xEntryTimeSet == pdFALSE )
 8005142:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8005144:	2b00      	cmp	r3, #0
 8005146:	d106      	bne.n	8005156 <xQueueGenericSend+0x14a>
				{
					/* The queue was full and a block time was specified so
					configure the timeout structure. */
					vTaskInternalSetTimeOutState( &xTimeOut );
 8005148:	f107 0314 	add.w	r3, r7, #20
 800514c:	4618      	mov	r0, r3
 800514e:	f001 f929 	bl	80063a4 <vTaskInternalSetTimeOutState>
					xEntryTimeSet = pdTRUE;
 8005152:	2301      	movs	r3, #1
 8005154:	637b      	str	r3, [r7, #52]	; 0x34
					/* Entry time was already set. */
					mtCOVERAGE_TEST_MARKER();
				}
			}
		}
		taskEXIT_CRITICAL();
 8005156:	f002 f905 	bl	8007364 <vPortExitCritical>

		/* Interrupts and other tasks can send to and receive from the queue
		now the critical section has been exited. */

		vTaskSuspendAll();
 800515a:	f000 fe9b 	bl	8005e94 <vTaskSuspendAll>
		prvLockQueue( pxQueue );
 800515e:	f002 f8d1 	bl	8007304 <vPortEnterCritical>
 8005162:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8005164:	f893 3044 	ldrb.w	r3, [r3, #68]	; 0x44
 8005168:	b25b      	sxtb	r3, r3
 800516a:	f1b3 3fff 	cmp.w	r3, #4294967295
 800516e:	d103      	bne.n	8005178 <xQueueGenericSend+0x16c>
 8005170:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8005172:	2200      	movs	r2, #0
 8005174:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
 8005178:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800517a:	f893 3045 	ldrb.w	r3, [r3, #69]	; 0x45
 800517e:	b25b      	sxtb	r3, r3
 8005180:	f1b3 3fff 	cmp.w	r3, #4294967295
 8005184:	d103      	bne.n	800518e <xQueueGenericSend+0x182>
 8005186:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8005188:	2200      	movs	r2, #0
 800518a:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45
 800518e:	f002 f8e9 	bl	8007364 <vPortExitCritical>

		/* Update the timeout state to see if it has expired yet. */
		if( xTaskCheckForTimeOut( &xTimeOut, &xTicksToWait ) == pdFALSE )
 8005192:	1d3a      	adds	r2, r7, #4
 8005194:	f107 0314 	add.w	r3, r7, #20
 8005198:	4611      	mov	r1, r2
 800519a:	4618      	mov	r0, r3
 800519c:	f001 f918 	bl	80063d0 <xTaskCheckForTimeOut>
 80051a0:	4603      	mov	r3, r0
 80051a2:	2b00      	cmp	r3, #0
 80051a4:	d124      	bne.n	80051f0 <xQueueGenericSend+0x1e4>
		{
			if( prvIsQueueFull( pxQueue ) != pdFALSE )
 80051a6:	6b38      	ldr	r0, [r7, #48]	; 0x30
 80051a8:	f000 fbc2 	bl	8005930 <prvIsQueueFull>
 80051ac:	4603      	mov	r3, r0
 80051ae:	2b00      	cmp	r3, #0
 80051b0:	d018      	beq.n	80051e4 <xQueueGenericSend+0x1d8>
			{
				traceBLOCKING_ON_QUEUE_SEND( pxQueue );
				vTaskPlaceOnEventList( &( pxQueue->xTasksWaitingToSend ), xTicksToWait );
 80051b2:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80051b4:	3310      	adds	r3, #16
 80051b6:	687a      	ldr	r2, [r7, #4]
 80051b8:	4611      	mov	r1, r2
 80051ba:	4618      	mov	r0, r3
 80051bc:	f001 f83e 	bl	800623c <vTaskPlaceOnEventList>
				/* Unlocking the queue means queue events can effect the
				event list.  It is possible that interrupts occurring now
				remove this task from the event list again - but as the
				scheduler is suspended the task will go onto the pending
				ready last instead of the actual ready list. */
				prvUnlockQueue( pxQueue );
 80051c0:	6b38      	ldr	r0, [r7, #48]	; 0x30
 80051c2:	f000 fb4d 	bl	8005860 <prvUnlockQueue>
				/* Resuming the scheduler will move tasks from the pending
				ready list into the ready list - so it is feasible that this
				task is already in a ready list before it yields - in which
				case the yield will not cause a context switch unless there
				is also a higher priority task in the pending ready list. */
				if( xTaskResumeAll() == pdFALSE )
 80051c6:	f000 fe73 	bl	8005eb0 <xTaskResumeAll>
 80051ca:	4603      	mov	r3, r0
 80051cc:	2b00      	cmp	r3, #0
 80051ce:	f47f af7c 	bne.w	80050ca <xQueueGenericSend+0xbe>
				{
					portYIELD_WITHIN_API();
 80051d2:	4b0c      	ldr	r3, [pc, #48]	; (8005204 <xQueueGenericSend+0x1f8>)
 80051d4:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 80051d8:	601a      	str	r2, [r3, #0]
 80051da:	f3bf 8f4f 	dsb	sy
 80051de:	f3bf 8f6f 	isb	sy
 80051e2:	e772      	b.n	80050ca <xQueueGenericSend+0xbe>
				}
			}
			else
			{
				/* Try again. */
				prvUnlockQueue( pxQueue );
 80051e4:	6b38      	ldr	r0, [r7, #48]	; 0x30
 80051e6:	f000 fb3b 	bl	8005860 <prvUnlockQueue>
				( void ) xTaskResumeAll();
 80051ea:	f000 fe61 	bl	8005eb0 <xTaskResumeAll>
 80051ee:	e76c      	b.n	80050ca <xQueueGenericSend+0xbe>
			}
		}
		else
		{
			/* The timeout has expired. */
			prvUnlockQueue( pxQueue );
 80051f0:	6b38      	ldr	r0, [r7, #48]	; 0x30
 80051f2:	f000 fb35 	bl	8005860 <prvUnlockQueue>
			( void ) xTaskResumeAll();
 80051f6:	f000 fe5b 	bl	8005eb0 <xTaskResumeAll>

			traceQUEUE_SEND_FAILED( pxQueue );
			return errQUEUE_FULL;
 80051fa:	2300      	movs	r3, #0
		}
	} /*lint -restore */
}
 80051fc:	4618      	mov	r0, r3
 80051fe:	3738      	adds	r7, #56	; 0x38
 8005200:	46bd      	mov	sp, r7
 8005202:	bd80      	pop	{r7, pc}
 8005204:	e000ed04 	.word	0xe000ed04

08005208 <xQueueGenericSendFromISR>:
/*-----------------------------------------------------------*/

BaseType_t xQueueGenericSendFromISR( QueueHandle_t xQueue, const void * const pvItemToQueue, BaseType_t * const pxHigherPriorityTaskWoken, const BaseType_t xCopyPosition )
{
 8005208:	b580      	push	{r7, lr}
 800520a:	b08e      	sub	sp, #56	; 0x38
 800520c:	af00      	add	r7, sp, #0
 800520e:	60f8      	str	r0, [r7, #12]
 8005210:	60b9      	str	r1, [r7, #8]
 8005212:	607a      	str	r2, [r7, #4]
 8005214:	603b      	str	r3, [r7, #0]
BaseType_t xReturn;
UBaseType_t uxSavedInterruptStatus;
Queue_t * const pxQueue = xQueue;
 8005216:	68fb      	ldr	r3, [r7, #12]
 8005218:	633b      	str	r3, [r7, #48]	; 0x30

	configASSERT( pxQueue );
 800521a:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800521c:	2b00      	cmp	r3, #0
 800521e:	d10a      	bne.n	8005236 <xQueueGenericSendFromISR+0x2e>
	__asm volatile
 8005220:	f04f 0350 	mov.w	r3, #80	; 0x50
 8005224:	f383 8811 	msr	BASEPRI, r3
 8005228:	f3bf 8f6f 	isb	sy
 800522c:	f3bf 8f4f 	dsb	sy
 8005230:	627b      	str	r3, [r7, #36]	; 0x24
}
 8005232:	bf00      	nop
 8005234:	e7fe      	b.n	8005234 <xQueueGenericSendFromISR+0x2c>
	configASSERT( !( ( pvItemToQueue == NULL ) && ( pxQueue->uxItemSize != ( UBaseType_t ) 0U ) ) );
 8005236:	68bb      	ldr	r3, [r7, #8]
 8005238:	2b00      	cmp	r3, #0
 800523a:	d103      	bne.n	8005244 <xQueueGenericSendFromISR+0x3c>
 800523c:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800523e:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8005240:	2b00      	cmp	r3, #0
 8005242:	d101      	bne.n	8005248 <xQueueGenericSendFromISR+0x40>
 8005244:	2301      	movs	r3, #1
 8005246:	e000      	b.n	800524a <xQueueGenericSendFromISR+0x42>
 8005248:	2300      	movs	r3, #0
 800524a:	2b00      	cmp	r3, #0
 800524c:	d10a      	bne.n	8005264 <xQueueGenericSendFromISR+0x5c>
	__asm volatile
 800524e:	f04f 0350 	mov.w	r3, #80	; 0x50
 8005252:	f383 8811 	msr	BASEPRI, r3
 8005256:	f3bf 8f6f 	isb	sy
 800525a:	f3bf 8f4f 	dsb	sy
 800525e:	623b      	str	r3, [r7, #32]
}
 8005260:	bf00      	nop
 8005262:	e7fe      	b.n	8005262 <xQueueGenericSendFromISR+0x5a>
	configASSERT( !( ( xCopyPosition == queueOVERWRITE ) && ( pxQueue->uxLength != 1 ) ) );
 8005264:	683b      	ldr	r3, [r7, #0]
 8005266:	2b02      	cmp	r3, #2
 8005268:	d103      	bne.n	8005272 <xQueueGenericSendFromISR+0x6a>
 800526a:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800526c:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 800526e:	2b01      	cmp	r3, #1
 8005270:	d101      	bne.n	8005276 <xQueueGenericSendFromISR+0x6e>
 8005272:	2301      	movs	r3, #1
 8005274:	e000      	b.n	8005278 <xQueueGenericSendFromISR+0x70>
 8005276:	2300      	movs	r3, #0
 8005278:	2b00      	cmp	r3, #0
 800527a:	d10a      	bne.n	8005292 <xQueueGenericSendFromISR+0x8a>
	__asm volatile
 800527c:	f04f 0350 	mov.w	r3, #80	; 0x50
 8005280:	f383 8811 	msr	BASEPRI, r3
 8005284:	f3bf 8f6f 	isb	sy
 8005288:	f3bf 8f4f 	dsb	sy
 800528c:	61fb      	str	r3, [r7, #28]
}
 800528e:	bf00      	nop
 8005290:	e7fe      	b.n	8005290 <xQueueGenericSendFromISR+0x88>
	that have been assigned a priority at or (logically) below the maximum
	system call	interrupt priority.  FreeRTOS maintains a separate interrupt
	safe API to ensure interrupt entry is as fast and as simple as possible.
	More information (albeit Cortex-M specific) is provided on the following
	link: http://www.freertos.org/RTOS-Cortex-M3-M4.html */
	portASSERT_IF_INTERRUPT_PRIORITY_INVALID();
 8005292:	f002 f919 	bl	80074c8 <vPortValidateInterruptPriority>

portFORCE_INLINE static uint32_t ulPortRaiseBASEPRI( void )
{
uint32_t ulOriginalBASEPRI, ulNewBASEPRI;

	__asm volatile
 8005296:	f3ef 8211 	mrs	r2, BASEPRI
 800529a:	f04f 0350 	mov.w	r3, #80	; 0x50
 800529e:	f383 8811 	msr	BASEPRI, r3
 80052a2:	f3bf 8f6f 	isb	sy
 80052a6:	f3bf 8f4f 	dsb	sy
 80052aa:	61ba      	str	r2, [r7, #24]
 80052ac:	617b      	str	r3, [r7, #20]
		:"=r" (ulOriginalBASEPRI), "=r" (ulNewBASEPRI) : "i" ( configMAX_SYSCALL_INTERRUPT_PRIORITY ) : "memory"
	);

	/* This return will not be reached but is necessary to prevent compiler
	warnings. */
	return ulOriginalBASEPRI;
 80052ae:	69bb      	ldr	r3, [r7, #24]
	/* Similar to xQueueGenericSend, except without blocking if there is no room
	in the queue.  Also don't directly wake a task that was blocked on a queue
	read, instead return a flag to say whether a context switch is required or
	not (i.e. has a task with a higher priority than us been woken by this
	post). */
	uxSavedInterruptStatus = portSET_INTERRUPT_MASK_FROM_ISR();
 80052b0:	62fb      	str	r3, [r7, #44]	; 0x2c
	{
		if( ( pxQueue->uxMessagesWaiting < pxQueue->uxLength ) || ( xCopyPosition == queueOVERWRITE ) )
 80052b2:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80052b4:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 80052b6:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80052b8:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 80052ba:	429a      	cmp	r2, r3
 80052bc:	d302      	bcc.n	80052c4 <xQueueGenericSendFromISR+0xbc>
 80052be:	683b      	ldr	r3, [r7, #0]
 80052c0:	2b02      	cmp	r3, #2
 80052c2:	d12c      	bne.n	800531e <xQueueGenericSendFromISR+0x116>
		{
			const int8_t cTxLock = pxQueue->cTxLock;
 80052c4:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80052c6:	f893 3045 	ldrb.w	r3, [r3, #69]	; 0x45
 80052ca:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
			/* Semaphores use xQueueGiveFromISR(), so pxQueue will not be a
			semaphore or mutex.  That means prvCopyDataToQueue() cannot result
			in a task disinheriting a priority and prvCopyDataToQueue() can be
			called here even though the disinherit function does not check if
			the scheduler is suspended before accessing the ready lists. */
			( void ) prvCopyDataToQueue( pxQueue, pvItemToQueue, xCopyPosition );
 80052ce:	683a      	ldr	r2, [r7, #0]
 80052d0:	68b9      	ldr	r1, [r7, #8]
 80052d2:	6b38      	ldr	r0, [r7, #48]	; 0x30
 80052d4:	f000 fa34 	bl	8005740 <prvCopyDataToQueue>

			/* The event list is not altered if the queue is locked.  This will
			be done when the queue is unlocked later. */
			if( cTxLock == queueUNLOCKED )
 80052d8:	f997 302b 	ldrsb.w	r3, [r7, #43]	; 0x2b
 80052dc:	f1b3 3fff 	cmp.w	r3, #4294967295
 80052e0:	d112      	bne.n	8005308 <xQueueGenericSendFromISR+0x100>
						}
					}
				}
				#else /* configUSE_QUEUE_SETS */
				{
					if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToReceive ) ) == pdFALSE )
 80052e2:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80052e4:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80052e6:	2b00      	cmp	r3, #0
 80052e8:	d016      	beq.n	8005318 <xQueueGenericSendFromISR+0x110>
					{
						if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToReceive ) ) != pdFALSE )
 80052ea:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80052ec:	3324      	adds	r3, #36	; 0x24
 80052ee:	4618      	mov	r0, r3
 80052f0:	f000 fff4 	bl	80062dc <xTaskRemoveFromEventList>
 80052f4:	4603      	mov	r3, r0
 80052f6:	2b00      	cmp	r3, #0
 80052f8:	d00e      	beq.n	8005318 <xQueueGenericSendFromISR+0x110>
						{
							/* The task waiting has a higher priority so record that a
							context	switch is required. */
							if( pxHigherPriorityTaskWoken != NULL )
 80052fa:	687b      	ldr	r3, [r7, #4]
 80052fc:	2b00      	cmp	r3, #0
 80052fe:	d00b      	beq.n	8005318 <xQueueGenericSendFromISR+0x110>
							{
								*pxHigherPriorityTaskWoken = pdTRUE;
 8005300:	687b      	ldr	r3, [r7, #4]
 8005302:	2201      	movs	r2, #1
 8005304:	601a      	str	r2, [r3, #0]
 8005306:	e007      	b.n	8005318 <xQueueGenericSendFromISR+0x110>
			}
			else
			{
				/* Increment the lock count so the task that unlocks the queue
				knows that data was posted while it was locked. */
				pxQueue->cTxLock = ( int8_t ) ( cTxLock + 1 );
 8005308:	f897 302b 	ldrb.w	r3, [r7, #43]	; 0x2b
 800530c:	3301      	adds	r3, #1
 800530e:	b2db      	uxtb	r3, r3
 8005310:	b25a      	sxtb	r2, r3
 8005312:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8005314:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45
			}

			xReturn = pdPASS;
 8005318:	2301      	movs	r3, #1
 800531a:	637b      	str	r3, [r7, #52]	; 0x34
		{
 800531c:	e001      	b.n	8005322 <xQueueGenericSendFromISR+0x11a>
		}
		else
		{
			traceQUEUE_SEND_FROM_ISR_FAILED( pxQueue );
			xReturn = errQUEUE_FULL;
 800531e:	2300      	movs	r3, #0
 8005320:	637b      	str	r3, [r7, #52]	; 0x34
 8005322:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8005324:	613b      	str	r3, [r7, #16]
}
/*-----------------------------------------------------------*/

portFORCE_INLINE static void vPortSetBASEPRI( uint32_t ulNewMaskValue )
{
	__asm volatile
 8005326:	693b      	ldr	r3, [r7, #16]
 8005328:	f383 8811 	msr	BASEPRI, r3
	(
		"	msr basepri, %0	" :: "r" ( ulNewMaskValue ) : "memory"
	);
}
 800532c:	bf00      	nop
		}
	}
	portCLEAR_INTERRUPT_MASK_FROM_ISR( uxSavedInterruptStatus );

	return xReturn;
 800532e:	6b7b      	ldr	r3, [r7, #52]	; 0x34
}
 8005330:	4618      	mov	r0, r3
 8005332:	3738      	adds	r7, #56	; 0x38
 8005334:	46bd      	mov	sp, r7
 8005336:	bd80      	pop	{r7, pc}

08005338 <xQueueReceive>:
	return xReturn;
}
/*-----------------------------------------------------------*/

BaseType_t xQueueReceive( QueueHandle_t xQueue, void * const pvBuffer, TickType_t xTicksToWait )
{
 8005338:	b580      	push	{r7, lr}
 800533a:	b08c      	sub	sp, #48	; 0x30
 800533c:	af00      	add	r7, sp, #0
 800533e:	60f8      	str	r0, [r7, #12]
 8005340:	60b9      	str	r1, [r7, #8]
 8005342:	607a      	str	r2, [r7, #4]
BaseType_t xEntryTimeSet = pdFALSE;
 8005344:	2300      	movs	r3, #0
 8005346:	62fb      	str	r3, [r7, #44]	; 0x2c
TimeOut_t xTimeOut;
Queue_t * const pxQueue = xQueue;
 8005348:	68fb      	ldr	r3, [r7, #12]
 800534a:	62bb      	str	r3, [r7, #40]	; 0x28

	/* Check the pointer is not NULL. */
	configASSERT( ( pxQueue ) );
 800534c:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800534e:	2b00      	cmp	r3, #0
 8005350:	d10a      	bne.n	8005368 <xQueueReceive+0x30>
	__asm volatile
 8005352:	f04f 0350 	mov.w	r3, #80	; 0x50
 8005356:	f383 8811 	msr	BASEPRI, r3
 800535a:	f3bf 8f6f 	isb	sy
 800535e:	f3bf 8f4f 	dsb	sy
 8005362:	623b      	str	r3, [r7, #32]
}
 8005364:	bf00      	nop
 8005366:	e7fe      	b.n	8005366 <xQueueReceive+0x2e>

	/* The buffer into which data is received can only be NULL if the data size
	is zero (so no data is copied into the buffer. */
	configASSERT( !( ( ( pvBuffer ) == NULL ) && ( ( pxQueue )->uxItemSize != ( UBaseType_t ) 0U ) ) );
 8005368:	68bb      	ldr	r3, [r7, #8]
 800536a:	2b00      	cmp	r3, #0
 800536c:	d103      	bne.n	8005376 <xQueueReceive+0x3e>
 800536e:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8005370:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8005372:	2b00      	cmp	r3, #0
 8005374:	d101      	bne.n	800537a <xQueueReceive+0x42>
 8005376:	2301      	movs	r3, #1
 8005378:	e000      	b.n	800537c <xQueueReceive+0x44>
 800537a:	2300      	movs	r3, #0
 800537c:	2b00      	cmp	r3, #0
 800537e:	d10a      	bne.n	8005396 <xQueueReceive+0x5e>
	__asm volatile
 8005380:	f04f 0350 	mov.w	r3, #80	; 0x50
 8005384:	f383 8811 	msr	BASEPRI, r3
 8005388:	f3bf 8f6f 	isb	sy
 800538c:	f3bf 8f4f 	dsb	sy
 8005390:	61fb      	str	r3, [r7, #28]
}
 8005392:	bf00      	nop
 8005394:	e7fe      	b.n	8005394 <xQueueReceive+0x5c>

	/* Cannot block if the scheduler is suspended. */
	#if ( ( INCLUDE_xTaskGetSchedulerState == 1 ) || ( configUSE_TIMERS == 1 ) )
	{
		configASSERT( !( ( xTaskGetSchedulerState() == taskSCHEDULER_SUSPENDED ) && ( xTicksToWait != 0 ) ) );
 8005396:	f001 f95f 	bl	8006658 <xTaskGetSchedulerState>
 800539a:	4603      	mov	r3, r0
 800539c:	2b00      	cmp	r3, #0
 800539e:	d102      	bne.n	80053a6 <xQueueReceive+0x6e>
 80053a0:	687b      	ldr	r3, [r7, #4]
 80053a2:	2b00      	cmp	r3, #0
 80053a4:	d101      	bne.n	80053aa <xQueueReceive+0x72>
 80053a6:	2301      	movs	r3, #1
 80053a8:	e000      	b.n	80053ac <xQueueReceive+0x74>
 80053aa:	2300      	movs	r3, #0
 80053ac:	2b00      	cmp	r3, #0
 80053ae:	d10a      	bne.n	80053c6 <xQueueReceive+0x8e>
	__asm volatile
 80053b0:	f04f 0350 	mov.w	r3, #80	; 0x50
 80053b4:	f383 8811 	msr	BASEPRI, r3
 80053b8:	f3bf 8f6f 	isb	sy
 80053bc:	f3bf 8f4f 	dsb	sy
 80053c0:	61bb      	str	r3, [r7, #24]
}
 80053c2:	bf00      	nop
 80053c4:	e7fe      	b.n	80053c4 <xQueueReceive+0x8c>
	/*lint -save -e904  This function relaxes the coding standard somewhat to
	allow return statements within the function itself.  This is done in the
	interest of execution time efficiency. */
	for( ;; )
	{
		taskENTER_CRITICAL();
 80053c6:	f001 ff9d 	bl	8007304 <vPortEnterCritical>
		{
			const UBaseType_t uxMessagesWaiting = pxQueue->uxMessagesWaiting;
 80053ca:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80053cc:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80053ce:	627b      	str	r3, [r7, #36]	; 0x24

			/* Is there data in the queue now?  To be running the calling task
			must be the highest priority task wanting to access the queue. */
			if( uxMessagesWaiting > ( UBaseType_t ) 0 )
 80053d0:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80053d2:	2b00      	cmp	r3, #0
 80053d4:	d01f      	beq.n	8005416 <xQueueReceive+0xde>
			{
				/* Data available, remove one item. */
				prvCopyDataFromQueue( pxQueue, pvBuffer );
 80053d6:	68b9      	ldr	r1, [r7, #8]
 80053d8:	6ab8      	ldr	r0, [r7, #40]	; 0x28
 80053da:	f000 fa1b 	bl	8005814 <prvCopyDataFromQueue>
				traceQUEUE_RECEIVE( pxQueue );
				pxQueue->uxMessagesWaiting = uxMessagesWaiting - ( UBaseType_t ) 1;
 80053de:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80053e0:	1e5a      	subs	r2, r3, #1
 80053e2:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80053e4:	639a      	str	r2, [r3, #56]	; 0x38

				/* There is now space in the queue, were any tasks waiting to
				post to the queue?  If so, unblock the highest priority waiting
				task. */
				if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToSend ) ) == pdFALSE )
 80053e6:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80053e8:	691b      	ldr	r3, [r3, #16]
 80053ea:	2b00      	cmp	r3, #0
 80053ec:	d00f      	beq.n	800540e <xQueueReceive+0xd6>
				{
					if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToSend ) ) != pdFALSE )
 80053ee:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80053f0:	3310      	adds	r3, #16
 80053f2:	4618      	mov	r0, r3
 80053f4:	f000 ff72 	bl	80062dc <xTaskRemoveFromEventList>
 80053f8:	4603      	mov	r3, r0
 80053fa:	2b00      	cmp	r3, #0
 80053fc:	d007      	beq.n	800540e <xQueueReceive+0xd6>
					{
						queueYIELD_IF_USING_PREEMPTION();
 80053fe:	4b3d      	ldr	r3, [pc, #244]	; (80054f4 <xQueueReceive+0x1bc>)
 8005400:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 8005404:	601a      	str	r2, [r3, #0]
 8005406:	f3bf 8f4f 	dsb	sy
 800540a:	f3bf 8f6f 	isb	sy
				else
				{
					mtCOVERAGE_TEST_MARKER();
				}

				taskEXIT_CRITICAL();
 800540e:	f001 ffa9 	bl	8007364 <vPortExitCritical>
				return pdPASS;
 8005412:	2301      	movs	r3, #1
 8005414:	e069      	b.n	80054ea <xQueueReceive+0x1b2>
			}
			else
			{
				if( xTicksToWait == ( TickType_t ) 0 )
 8005416:	687b      	ldr	r3, [r7, #4]
 8005418:	2b00      	cmp	r3, #0
 800541a:	d103      	bne.n	8005424 <xQueueReceive+0xec>
				{
					/* The queue was empty and no block time is specified (or
					the block time has expired) so leave now. */
					taskEXIT_CRITICAL();
 800541c:	f001 ffa2 	bl	8007364 <vPortExitCritical>
					traceQUEUE_RECEIVE_FAILED( pxQueue );
					return errQUEUE_EMPTY;
 8005420:	2300      	movs	r3, #0
 8005422:	e062      	b.n	80054ea <xQueueReceive+0x1b2>
				}
				else if( xEntryTimeSet == pdFALSE )
 8005424:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8005426:	2b00      	cmp	r3, #0
 8005428:	d106      	bne.n	8005438 <xQueueReceive+0x100>
				{
					/* The queue was empty and a block time was specified so
					configure the timeout structure. */
					vTaskInternalSetTimeOutState( &xTimeOut );
 800542a:	f107 0310 	add.w	r3, r7, #16
 800542e:	4618      	mov	r0, r3
 8005430:	f000 ffb8 	bl	80063a4 <vTaskInternalSetTimeOutState>
					xEntryTimeSet = pdTRUE;
 8005434:	2301      	movs	r3, #1
 8005436:	62fb      	str	r3, [r7, #44]	; 0x2c
					/* Entry time was already set. */
					mtCOVERAGE_TEST_MARKER();
				}
			}
		}
		taskEXIT_CRITICAL();
 8005438:	f001 ff94 	bl	8007364 <vPortExitCritical>

		/* Interrupts and other tasks can send to and receive from the queue
		now the critical section has been exited. */

		vTaskSuspendAll();
 800543c:	f000 fd2a 	bl	8005e94 <vTaskSuspendAll>
		prvLockQueue( pxQueue );
 8005440:	f001 ff60 	bl	8007304 <vPortEnterCritical>
 8005444:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8005446:	f893 3044 	ldrb.w	r3, [r3, #68]	; 0x44
 800544a:	b25b      	sxtb	r3, r3
 800544c:	f1b3 3fff 	cmp.w	r3, #4294967295
 8005450:	d103      	bne.n	800545a <xQueueReceive+0x122>
 8005452:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8005454:	2200      	movs	r2, #0
 8005456:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
 800545a:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800545c:	f893 3045 	ldrb.w	r3, [r3, #69]	; 0x45
 8005460:	b25b      	sxtb	r3, r3
 8005462:	f1b3 3fff 	cmp.w	r3, #4294967295
 8005466:	d103      	bne.n	8005470 <xQueueReceive+0x138>
 8005468:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800546a:	2200      	movs	r2, #0
 800546c:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45
 8005470:	f001 ff78 	bl	8007364 <vPortExitCritical>

		/* Update the timeout state to see if it has expired yet. */
		if( xTaskCheckForTimeOut( &xTimeOut, &xTicksToWait ) == pdFALSE )
 8005474:	1d3a      	adds	r2, r7, #4
 8005476:	f107 0310 	add.w	r3, r7, #16
 800547a:	4611      	mov	r1, r2
 800547c:	4618      	mov	r0, r3
 800547e:	f000 ffa7 	bl	80063d0 <xTaskCheckForTimeOut>
 8005482:	4603      	mov	r3, r0
 8005484:	2b00      	cmp	r3, #0
 8005486:	d123      	bne.n	80054d0 <xQueueReceive+0x198>
		{
			/* The timeout has not expired.  If the queue is still empty place
			the task on the list of tasks waiting to receive from the queue. */
			if( prvIsQueueEmpty( pxQueue ) != pdFALSE )
 8005488:	6ab8      	ldr	r0, [r7, #40]	; 0x28
 800548a:	f000 fa3b 	bl	8005904 <prvIsQueueEmpty>
 800548e:	4603      	mov	r3, r0
 8005490:	2b00      	cmp	r3, #0
 8005492:	d017      	beq.n	80054c4 <xQueueReceive+0x18c>
			{
				traceBLOCKING_ON_QUEUE_RECEIVE( pxQueue );
				vTaskPlaceOnEventList( &( pxQueue->xTasksWaitingToReceive ), xTicksToWait );
 8005494:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8005496:	3324      	adds	r3, #36	; 0x24
 8005498:	687a      	ldr	r2, [r7, #4]
 800549a:	4611      	mov	r1, r2
 800549c:	4618      	mov	r0, r3
 800549e:	f000 fecd 	bl	800623c <vTaskPlaceOnEventList>
				prvUnlockQueue( pxQueue );
 80054a2:	6ab8      	ldr	r0, [r7, #40]	; 0x28
 80054a4:	f000 f9dc 	bl	8005860 <prvUnlockQueue>
				if( xTaskResumeAll() == pdFALSE )
 80054a8:	f000 fd02 	bl	8005eb0 <xTaskResumeAll>
 80054ac:	4603      	mov	r3, r0
 80054ae:	2b00      	cmp	r3, #0
 80054b0:	d189      	bne.n	80053c6 <xQueueReceive+0x8e>
				{
					portYIELD_WITHIN_API();
 80054b2:	4b10      	ldr	r3, [pc, #64]	; (80054f4 <xQueueReceive+0x1bc>)
 80054b4:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 80054b8:	601a      	str	r2, [r3, #0]
 80054ba:	f3bf 8f4f 	dsb	sy
 80054be:	f3bf 8f6f 	isb	sy
 80054c2:	e780      	b.n	80053c6 <xQueueReceive+0x8e>
			}
			else
			{
				/* The queue contains data again.  Loop back to try and read the
				data. */
				prvUnlockQueue( pxQueue );
 80054c4:	6ab8      	ldr	r0, [r7, #40]	; 0x28
 80054c6:	f000 f9cb 	bl	8005860 <prvUnlockQueue>
				( void ) xTaskResumeAll();
 80054ca:	f000 fcf1 	bl	8005eb0 <xTaskResumeAll>
 80054ce:	e77a      	b.n	80053c6 <xQueueReceive+0x8e>
		}
		else
		{
			/* Timed out.  If there is no data in the queue exit, otherwise loop
			back and attempt to read the data. */
			prvUnlockQueue( pxQueue );
 80054d0:	6ab8      	ldr	r0, [r7, #40]	; 0x28
 80054d2:	f000 f9c5 	bl	8005860 <prvUnlockQueue>
			( void ) xTaskResumeAll();
 80054d6:	f000 fceb 	bl	8005eb0 <xTaskResumeAll>

			if( prvIsQueueEmpty( pxQueue ) != pdFALSE )
 80054da:	6ab8      	ldr	r0, [r7, #40]	; 0x28
 80054dc:	f000 fa12 	bl	8005904 <prvIsQueueEmpty>
 80054e0:	4603      	mov	r3, r0
 80054e2:	2b00      	cmp	r3, #0
 80054e4:	f43f af6f 	beq.w	80053c6 <xQueueReceive+0x8e>
			{
				traceQUEUE_RECEIVE_FAILED( pxQueue );
				return errQUEUE_EMPTY;
 80054e8:	2300      	movs	r3, #0
			{
				mtCOVERAGE_TEST_MARKER();
			}
		}
	} /*lint -restore */
}
 80054ea:	4618      	mov	r0, r3
 80054ec:	3730      	adds	r7, #48	; 0x30
 80054ee:	46bd      	mov	sp, r7
 80054f0:	bd80      	pop	{r7, pc}
 80054f2:	bf00      	nop
 80054f4:	e000ed04 	.word	0xe000ed04

080054f8 <xQueueSemaphoreTake>:
/*-----------------------------------------------------------*/

BaseType_t xQueueSemaphoreTake( QueueHandle_t xQueue, TickType_t xTicksToWait )
{
 80054f8:	b580      	push	{r7, lr}
 80054fa:	b08e      	sub	sp, #56	; 0x38
 80054fc:	af00      	add	r7, sp, #0
 80054fe:	6078      	str	r0, [r7, #4]
 8005500:	6039      	str	r1, [r7, #0]
BaseType_t xEntryTimeSet = pdFALSE;
 8005502:	2300      	movs	r3, #0
 8005504:	637b      	str	r3, [r7, #52]	; 0x34
TimeOut_t xTimeOut;
Queue_t * const pxQueue = xQueue;
 8005506:	687b      	ldr	r3, [r7, #4]
 8005508:	62fb      	str	r3, [r7, #44]	; 0x2c

#if( configUSE_MUTEXES == 1 )
	BaseType_t xInheritanceOccurred = pdFALSE;
 800550a:	2300      	movs	r3, #0
 800550c:	633b      	str	r3, [r7, #48]	; 0x30
#endif

	/* Check the queue pointer is not NULL. */
	configASSERT( ( pxQueue ) );
 800550e:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8005510:	2b00      	cmp	r3, #0
 8005512:	d10a      	bne.n	800552a <xQueueSemaphoreTake+0x32>
	__asm volatile
 8005514:	f04f 0350 	mov.w	r3, #80	; 0x50
 8005518:	f383 8811 	msr	BASEPRI, r3
 800551c:	f3bf 8f6f 	isb	sy
 8005520:	f3bf 8f4f 	dsb	sy
 8005524:	623b      	str	r3, [r7, #32]
}
 8005526:	bf00      	nop
 8005528:	e7fe      	b.n	8005528 <xQueueSemaphoreTake+0x30>

	/* Check this really is a semaphore, in which case the item size will be
	0. */
	configASSERT( pxQueue->uxItemSize == 0 );
 800552a:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800552c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800552e:	2b00      	cmp	r3, #0
 8005530:	d00a      	beq.n	8005548 <xQueueSemaphoreTake+0x50>
	__asm volatile
 8005532:	f04f 0350 	mov.w	r3, #80	; 0x50
 8005536:	f383 8811 	msr	BASEPRI, r3
 800553a:	f3bf 8f6f 	isb	sy
 800553e:	f3bf 8f4f 	dsb	sy
 8005542:	61fb      	str	r3, [r7, #28]
}
 8005544:	bf00      	nop
 8005546:	e7fe      	b.n	8005546 <xQueueSemaphoreTake+0x4e>

	/* Cannot block if the scheduler is suspended. */
	#if ( ( INCLUDE_xTaskGetSchedulerState == 1 ) || ( configUSE_TIMERS == 1 ) )
	{
		configASSERT( !( ( xTaskGetSchedulerState() == taskSCHEDULER_SUSPENDED ) && ( xTicksToWait != 0 ) ) );
 8005548:	f001 f886 	bl	8006658 <xTaskGetSchedulerState>
 800554c:	4603      	mov	r3, r0
 800554e:	2b00      	cmp	r3, #0
 8005550:	d102      	bne.n	8005558 <xQueueSemaphoreTake+0x60>
 8005552:	683b      	ldr	r3, [r7, #0]
 8005554:	2b00      	cmp	r3, #0
 8005556:	d101      	bne.n	800555c <xQueueSemaphoreTake+0x64>
 8005558:	2301      	movs	r3, #1
 800555a:	e000      	b.n	800555e <xQueueSemaphoreTake+0x66>
 800555c:	2300      	movs	r3, #0
 800555e:	2b00      	cmp	r3, #0
 8005560:	d10a      	bne.n	8005578 <xQueueSemaphoreTake+0x80>
	__asm volatile
 8005562:	f04f 0350 	mov.w	r3, #80	; 0x50
 8005566:	f383 8811 	msr	BASEPRI, r3
 800556a:	f3bf 8f6f 	isb	sy
 800556e:	f3bf 8f4f 	dsb	sy
 8005572:	61bb      	str	r3, [r7, #24]
}
 8005574:	bf00      	nop
 8005576:	e7fe      	b.n	8005576 <xQueueSemaphoreTake+0x7e>
	/*lint -save -e904 This function relaxes the coding standard somewhat to allow return
	statements within the function itself.  This is done in the interest
	of execution time efficiency. */
	for( ;; )
	{
		taskENTER_CRITICAL();
 8005578:	f001 fec4 	bl	8007304 <vPortEnterCritical>
		{
			/* Semaphores are queues with an item size of 0, and where the
			number of messages in the queue is the semaphore's count value. */
			const UBaseType_t uxSemaphoreCount = pxQueue->uxMessagesWaiting;
 800557c:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800557e:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8005580:	62bb      	str	r3, [r7, #40]	; 0x28

			/* Is there data in the queue now?  To be running the calling task
			must be the highest priority task wanting to access the queue. */
			if( uxSemaphoreCount > ( UBaseType_t ) 0 )
 8005582:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8005584:	2b00      	cmp	r3, #0
 8005586:	d024      	beq.n	80055d2 <xQueueSemaphoreTake+0xda>
			{
				traceQUEUE_RECEIVE( pxQueue );

				/* Semaphores are queues with a data size of zero and where the
				messages waiting is the semaphore's count.  Reduce the count. */
				pxQueue->uxMessagesWaiting = uxSemaphoreCount - ( UBaseType_t ) 1;
 8005588:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800558a:	1e5a      	subs	r2, r3, #1
 800558c:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800558e:	639a      	str	r2, [r3, #56]	; 0x38

				#if ( configUSE_MUTEXES == 1 )
				{
					if( pxQueue->uxQueueType == queueQUEUE_IS_MUTEX )
 8005590:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8005592:	681b      	ldr	r3, [r3, #0]
 8005594:	2b00      	cmp	r3, #0
 8005596:	d104      	bne.n	80055a2 <xQueueSemaphoreTake+0xaa>
					{
						/* Record the information required to implement
						priority inheritance should it become necessary. */
						pxQueue->u.xSemaphore.xMutexHolder = pvTaskIncrementMutexHeldCount();
 8005598:	f001 f9d4 	bl	8006944 <pvTaskIncrementMutexHeldCount>
 800559c:	4602      	mov	r2, r0
 800559e:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 80055a0:	609a      	str	r2, [r3, #8]
				}
				#endif /* configUSE_MUTEXES */

				/* Check to see if other tasks are blocked waiting to give the
				semaphore, and if so, unblock the highest priority such task. */
				if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToSend ) ) == pdFALSE )
 80055a2:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 80055a4:	691b      	ldr	r3, [r3, #16]
 80055a6:	2b00      	cmp	r3, #0
 80055a8:	d00f      	beq.n	80055ca <xQueueSemaphoreTake+0xd2>
				{
					if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToSend ) ) != pdFALSE )
 80055aa:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 80055ac:	3310      	adds	r3, #16
 80055ae:	4618      	mov	r0, r3
 80055b0:	f000 fe94 	bl	80062dc <xTaskRemoveFromEventList>
 80055b4:	4603      	mov	r3, r0
 80055b6:	2b00      	cmp	r3, #0
 80055b8:	d007      	beq.n	80055ca <xQueueSemaphoreTake+0xd2>
					{
						queueYIELD_IF_USING_PREEMPTION();
 80055ba:	4b54      	ldr	r3, [pc, #336]	; (800570c <xQueueSemaphoreTake+0x214>)
 80055bc:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 80055c0:	601a      	str	r2, [r3, #0]
 80055c2:	f3bf 8f4f 	dsb	sy
 80055c6:	f3bf 8f6f 	isb	sy
				else
				{
					mtCOVERAGE_TEST_MARKER();
				}

				taskEXIT_CRITICAL();
 80055ca:	f001 fecb 	bl	8007364 <vPortExitCritical>
				return pdPASS;
 80055ce:	2301      	movs	r3, #1
 80055d0:	e097      	b.n	8005702 <xQueueSemaphoreTake+0x20a>
			}
			else
			{
				if( xTicksToWait == ( TickType_t ) 0 )
 80055d2:	683b      	ldr	r3, [r7, #0]
 80055d4:	2b00      	cmp	r3, #0
 80055d6:	d111      	bne.n	80055fc <xQueueSemaphoreTake+0x104>
					/* For inheritance to have occurred there must have been an
					initial timeout, and an adjusted timeout cannot become 0, as
					if it were 0 the function would have exited. */
					#if( configUSE_MUTEXES == 1 )
					{
						configASSERT( xInheritanceOccurred == pdFALSE );
 80055d8:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80055da:	2b00      	cmp	r3, #0
 80055dc:	d00a      	beq.n	80055f4 <xQueueSemaphoreTake+0xfc>
	__asm volatile
 80055de:	f04f 0350 	mov.w	r3, #80	; 0x50
 80055e2:	f383 8811 	msr	BASEPRI, r3
 80055e6:	f3bf 8f6f 	isb	sy
 80055ea:	f3bf 8f4f 	dsb	sy
 80055ee:	617b      	str	r3, [r7, #20]
}
 80055f0:	bf00      	nop
 80055f2:	e7fe      	b.n	80055f2 <xQueueSemaphoreTake+0xfa>
					}
					#endif /* configUSE_MUTEXES */

					/* The semaphore count was 0 and no block time is specified
					(or the block time has expired) so exit now. */
					taskEXIT_CRITICAL();
 80055f4:	f001 feb6 	bl	8007364 <vPortExitCritical>
					traceQUEUE_RECEIVE_FAILED( pxQueue );
					return errQUEUE_EMPTY;
 80055f8:	2300      	movs	r3, #0
 80055fa:	e082      	b.n	8005702 <xQueueSemaphoreTake+0x20a>
				}
				else if( xEntryTimeSet == pdFALSE )
 80055fc:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 80055fe:	2b00      	cmp	r3, #0
 8005600:	d106      	bne.n	8005610 <xQueueSemaphoreTake+0x118>
				{
					/* The semaphore count was 0 and a block time was specified
					so configure the timeout structure ready to block. */
					vTaskInternalSetTimeOutState( &xTimeOut );
 8005602:	f107 030c 	add.w	r3, r7, #12
 8005606:	4618      	mov	r0, r3
 8005608:	f000 fecc 	bl	80063a4 <vTaskInternalSetTimeOutState>
					xEntryTimeSet = pdTRUE;
 800560c:	2301      	movs	r3, #1
 800560e:	637b      	str	r3, [r7, #52]	; 0x34
					/* Entry time was already set. */
					mtCOVERAGE_TEST_MARKER();
				}
			}
		}
		taskEXIT_CRITICAL();
 8005610:	f001 fea8 	bl	8007364 <vPortExitCritical>

		/* Interrupts and other tasks can give to and take from the semaphore
		now the critical section has been exited. */

		vTaskSuspendAll();
 8005614:	f000 fc3e 	bl	8005e94 <vTaskSuspendAll>
		prvLockQueue( pxQueue );
 8005618:	f001 fe74 	bl	8007304 <vPortEnterCritical>
 800561c:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800561e:	f893 3044 	ldrb.w	r3, [r3, #68]	; 0x44
 8005622:	b25b      	sxtb	r3, r3
 8005624:	f1b3 3fff 	cmp.w	r3, #4294967295
 8005628:	d103      	bne.n	8005632 <xQueueSemaphoreTake+0x13a>
 800562a:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800562c:	2200      	movs	r2, #0
 800562e:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
 8005632:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8005634:	f893 3045 	ldrb.w	r3, [r3, #69]	; 0x45
 8005638:	b25b      	sxtb	r3, r3
 800563a:	f1b3 3fff 	cmp.w	r3, #4294967295
 800563e:	d103      	bne.n	8005648 <xQueueSemaphoreTake+0x150>
 8005640:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8005642:	2200      	movs	r2, #0
 8005644:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45
 8005648:	f001 fe8c 	bl	8007364 <vPortExitCritical>

		/* Update the timeout state to see if it has expired yet. */
		if( xTaskCheckForTimeOut( &xTimeOut, &xTicksToWait ) == pdFALSE )
 800564c:	463a      	mov	r2, r7
 800564e:	f107 030c 	add.w	r3, r7, #12
 8005652:	4611      	mov	r1, r2
 8005654:	4618      	mov	r0, r3
 8005656:	f000 febb 	bl	80063d0 <xTaskCheckForTimeOut>
 800565a:	4603      	mov	r3, r0
 800565c:	2b00      	cmp	r3, #0
 800565e:	d132      	bne.n	80056c6 <xQueueSemaphoreTake+0x1ce>
		{
			/* A block time is specified and not expired.  If the semaphore
			count is 0 then enter the Blocked state to wait for a semaphore to
			become available.  As semaphores are implemented with queues the
			queue being empty is equivalent to the semaphore count being 0. */
			if( prvIsQueueEmpty( pxQueue ) != pdFALSE )
 8005660:	6af8      	ldr	r0, [r7, #44]	; 0x2c
 8005662:	f000 f94f 	bl	8005904 <prvIsQueueEmpty>
 8005666:	4603      	mov	r3, r0
 8005668:	2b00      	cmp	r3, #0
 800566a:	d026      	beq.n	80056ba <xQueueSemaphoreTake+0x1c2>
			{
				traceBLOCKING_ON_QUEUE_RECEIVE( pxQueue );

				#if ( configUSE_MUTEXES == 1 )
				{
					if( pxQueue->uxQueueType == queueQUEUE_IS_MUTEX )
 800566c:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800566e:	681b      	ldr	r3, [r3, #0]
 8005670:	2b00      	cmp	r3, #0
 8005672:	d109      	bne.n	8005688 <xQueueSemaphoreTake+0x190>
					{
						taskENTER_CRITICAL();
 8005674:	f001 fe46 	bl	8007304 <vPortEnterCritical>
						{
							xInheritanceOccurred = xTaskPriorityInherit( pxQueue->u.xSemaphore.xMutexHolder );
 8005678:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800567a:	689b      	ldr	r3, [r3, #8]
 800567c:	4618      	mov	r0, r3
 800567e:	f001 f809 	bl	8006694 <xTaskPriorityInherit>
 8005682:	6338      	str	r0, [r7, #48]	; 0x30
						}
						taskEXIT_CRITICAL();
 8005684:	f001 fe6e 	bl	8007364 <vPortExitCritical>
						mtCOVERAGE_TEST_MARKER();
					}
				}
				#endif

				vTaskPlaceOnEventList( &( pxQueue->xTasksWaitingToReceive ), xTicksToWait );
 8005688:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800568a:	3324      	adds	r3, #36	; 0x24
 800568c:	683a      	ldr	r2, [r7, #0]
 800568e:	4611      	mov	r1, r2
 8005690:	4618      	mov	r0, r3
 8005692:	f000 fdd3 	bl	800623c <vTaskPlaceOnEventList>
				prvUnlockQueue( pxQueue );
 8005696:	6af8      	ldr	r0, [r7, #44]	; 0x2c
 8005698:	f000 f8e2 	bl	8005860 <prvUnlockQueue>
				if( xTaskResumeAll() == pdFALSE )
 800569c:	f000 fc08 	bl	8005eb0 <xTaskResumeAll>
 80056a0:	4603      	mov	r3, r0
 80056a2:	2b00      	cmp	r3, #0
 80056a4:	f47f af68 	bne.w	8005578 <xQueueSemaphoreTake+0x80>
				{
					portYIELD_WITHIN_API();
 80056a8:	4b18      	ldr	r3, [pc, #96]	; (800570c <xQueueSemaphoreTake+0x214>)
 80056aa:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 80056ae:	601a      	str	r2, [r3, #0]
 80056b0:	f3bf 8f4f 	dsb	sy
 80056b4:	f3bf 8f6f 	isb	sy
 80056b8:	e75e      	b.n	8005578 <xQueueSemaphoreTake+0x80>
			}
			else
			{
				/* There was no timeout and the semaphore count was not 0, so
				attempt to take the semaphore again. */
				prvUnlockQueue( pxQueue );
 80056ba:	6af8      	ldr	r0, [r7, #44]	; 0x2c
 80056bc:	f000 f8d0 	bl	8005860 <prvUnlockQueue>
				( void ) xTaskResumeAll();
 80056c0:	f000 fbf6 	bl	8005eb0 <xTaskResumeAll>
 80056c4:	e758      	b.n	8005578 <xQueueSemaphoreTake+0x80>
			}
		}
		else
		{
			/* Timed out. */
			prvUnlockQueue( pxQueue );
 80056c6:	6af8      	ldr	r0, [r7, #44]	; 0x2c
 80056c8:	f000 f8ca 	bl	8005860 <prvUnlockQueue>
			( void ) xTaskResumeAll();
 80056cc:	f000 fbf0 	bl	8005eb0 <xTaskResumeAll>

			/* If the semaphore count is 0 exit now as the timeout has
			expired.  Otherwise return to attempt to take the semaphore that is
			known to be available.  As semaphores are implemented by queues the
			queue being empty is equivalent to the semaphore count being 0. */
			if( prvIsQueueEmpty( pxQueue ) != pdFALSE )
 80056d0:	6af8      	ldr	r0, [r7, #44]	; 0x2c
 80056d2:	f000 f917 	bl	8005904 <prvIsQueueEmpty>
 80056d6:	4603      	mov	r3, r0
 80056d8:	2b00      	cmp	r3, #0
 80056da:	f43f af4d 	beq.w	8005578 <xQueueSemaphoreTake+0x80>
				#if ( configUSE_MUTEXES == 1 )
				{
					/* xInheritanceOccurred could only have be set if
					pxQueue->uxQueueType == queueQUEUE_IS_MUTEX so no need to
					test the mutex type again to check it is actually a mutex. */
					if( xInheritanceOccurred != pdFALSE )
 80056de:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80056e0:	2b00      	cmp	r3, #0
 80056e2:	d00d      	beq.n	8005700 <xQueueSemaphoreTake+0x208>
					{
						taskENTER_CRITICAL();
 80056e4:	f001 fe0e 	bl	8007304 <vPortEnterCritical>
							/* This task blocking on the mutex caused another
							task to inherit this task's priority.  Now this task
							has timed out the priority should be disinherited
							again, but only as low as the next highest priority
							task that is waiting for the same mutex. */
							uxHighestWaitingPriority = prvGetDisinheritPriorityAfterTimeout( pxQueue );
 80056e8:	6af8      	ldr	r0, [r7, #44]	; 0x2c
 80056ea:	f000 f811 	bl	8005710 <prvGetDisinheritPriorityAfterTimeout>
 80056ee:	6278      	str	r0, [r7, #36]	; 0x24
							vTaskPriorityDisinheritAfterTimeout( pxQueue->u.xSemaphore.xMutexHolder, uxHighestWaitingPriority );
 80056f0:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 80056f2:	689b      	ldr	r3, [r3, #8]
 80056f4:	6a79      	ldr	r1, [r7, #36]	; 0x24
 80056f6:	4618      	mov	r0, r3
 80056f8:	f001 f8a2 	bl	8006840 <vTaskPriorityDisinheritAfterTimeout>
						}
						taskEXIT_CRITICAL();
 80056fc:	f001 fe32 	bl	8007364 <vPortExitCritical>
					}
				}
				#endif /* configUSE_MUTEXES */

				traceQUEUE_RECEIVE_FAILED( pxQueue );
				return errQUEUE_EMPTY;
 8005700:	2300      	movs	r3, #0
			{
				mtCOVERAGE_TEST_MARKER();
			}
		}
	} /*lint -restore */
}
 8005702:	4618      	mov	r0, r3
 8005704:	3738      	adds	r7, #56	; 0x38
 8005706:	46bd      	mov	sp, r7
 8005708:	bd80      	pop	{r7, pc}
 800570a:	bf00      	nop
 800570c:	e000ed04 	.word	0xe000ed04

08005710 <prvGetDisinheritPriorityAfterTimeout>:
/*-----------------------------------------------------------*/

#if( configUSE_MUTEXES == 1 )

	static UBaseType_t prvGetDisinheritPriorityAfterTimeout( const Queue_t * const pxQueue )
	{
 8005710:	b480      	push	{r7}
 8005712:	b085      	sub	sp, #20
 8005714:	af00      	add	r7, sp, #0
 8005716:	6078      	str	r0, [r7, #4]
		priority, but the waiting task times out, then the holder should
		disinherit the priority - but only down to the highest priority of any
		other tasks that are waiting for the same mutex.  For this purpose,
		return the priority of the highest priority task that is waiting for the
		mutex. */
		if( listCURRENT_LIST_LENGTH( &( pxQueue->xTasksWaitingToReceive ) ) > 0U )
 8005718:	687b      	ldr	r3, [r7, #4]
 800571a:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800571c:	2b00      	cmp	r3, #0
 800571e:	d006      	beq.n	800572e <prvGetDisinheritPriorityAfterTimeout+0x1e>
		{
			uxHighestPriorityOfWaitingTasks = ( UBaseType_t ) configMAX_PRIORITIES - ( UBaseType_t ) listGET_ITEM_VALUE_OF_HEAD_ENTRY( &( pxQueue->xTasksWaitingToReceive ) );
 8005720:	687b      	ldr	r3, [r7, #4]
 8005722:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8005724:	681b      	ldr	r3, [r3, #0]
 8005726:	f1c3 0338 	rsb	r3, r3, #56	; 0x38
 800572a:	60fb      	str	r3, [r7, #12]
 800572c:	e001      	b.n	8005732 <prvGetDisinheritPriorityAfterTimeout+0x22>
		}
		else
		{
			uxHighestPriorityOfWaitingTasks = tskIDLE_PRIORITY;
 800572e:	2300      	movs	r3, #0
 8005730:	60fb      	str	r3, [r7, #12]
		}

		return uxHighestPriorityOfWaitingTasks;
 8005732:	68fb      	ldr	r3, [r7, #12]
	}
 8005734:	4618      	mov	r0, r3
 8005736:	3714      	adds	r7, #20
 8005738:	46bd      	mov	sp, r7
 800573a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800573e:	4770      	bx	lr

08005740 <prvCopyDataToQueue>:

#endif /* configUSE_MUTEXES */
/*-----------------------------------------------------------*/

static BaseType_t prvCopyDataToQueue( Queue_t * const pxQueue, const void *pvItemToQueue, const BaseType_t xPosition )
{
 8005740:	b580      	push	{r7, lr}
 8005742:	b086      	sub	sp, #24
 8005744:	af00      	add	r7, sp, #0
 8005746:	60f8      	str	r0, [r7, #12]
 8005748:	60b9      	str	r1, [r7, #8]
 800574a:	607a      	str	r2, [r7, #4]
BaseType_t xReturn = pdFALSE;
 800574c:	2300      	movs	r3, #0
 800574e:	617b      	str	r3, [r7, #20]
UBaseType_t uxMessagesWaiting;

	/* This function is called from a critical section. */

	uxMessagesWaiting = pxQueue->uxMessagesWaiting;
 8005750:	68fb      	ldr	r3, [r7, #12]
 8005752:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8005754:	613b      	str	r3, [r7, #16]

	if( pxQueue->uxItemSize == ( UBaseType_t ) 0 )
 8005756:	68fb      	ldr	r3, [r7, #12]
 8005758:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800575a:	2b00      	cmp	r3, #0
 800575c:	d10d      	bne.n	800577a <prvCopyDataToQueue+0x3a>
	{
		#if ( configUSE_MUTEXES == 1 )
		{
			if( pxQueue->uxQueueType == queueQUEUE_IS_MUTEX )
 800575e:	68fb      	ldr	r3, [r7, #12]
 8005760:	681b      	ldr	r3, [r3, #0]
 8005762:	2b00      	cmp	r3, #0
 8005764:	d14d      	bne.n	8005802 <prvCopyDataToQueue+0xc2>
			{
				/* The mutex is no longer being held. */
				xReturn = xTaskPriorityDisinherit( pxQueue->u.xSemaphore.xMutexHolder );
 8005766:	68fb      	ldr	r3, [r7, #12]
 8005768:	689b      	ldr	r3, [r3, #8]
 800576a:	4618      	mov	r0, r3
 800576c:	f000 fffa 	bl	8006764 <xTaskPriorityDisinherit>
 8005770:	6178      	str	r0, [r7, #20]
				pxQueue->u.xSemaphore.xMutexHolder = NULL;
 8005772:	68fb      	ldr	r3, [r7, #12]
 8005774:	2200      	movs	r2, #0
 8005776:	609a      	str	r2, [r3, #8]
 8005778:	e043      	b.n	8005802 <prvCopyDataToQueue+0xc2>
				mtCOVERAGE_TEST_MARKER();
			}
		}
		#endif /* configUSE_MUTEXES */
	}
	else if( xPosition == queueSEND_TO_BACK )
 800577a:	687b      	ldr	r3, [r7, #4]
 800577c:	2b00      	cmp	r3, #0
 800577e:	d119      	bne.n	80057b4 <prvCopyDataToQueue+0x74>
	{
		( void ) memcpy( ( void * ) pxQueue->pcWriteTo, pvItemToQueue, ( size_t ) pxQueue->uxItemSize ); /*lint !e961 !e418 !e9087 MISRA exception as the casts are only redundant for some ports, plus previous logic ensures a null pointer can only be passed to memcpy() if the copy size is 0.  Cast to void required by function signature and safe as no alignment requirement and copy length specified in bytes. */
 8005780:	68fb      	ldr	r3, [r7, #12]
 8005782:	6858      	ldr	r0, [r3, #4]
 8005784:	68fb      	ldr	r3, [r7, #12]
 8005786:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8005788:	461a      	mov	r2, r3
 800578a:	68b9      	ldr	r1, [r7, #8]
 800578c:	f003 fec4 	bl	8009518 <memcpy>
		pxQueue->pcWriteTo += pxQueue->uxItemSize; /*lint !e9016 Pointer arithmetic on char types ok, especially in this use case where it is the clearest way of conveying intent. */
 8005790:	68fb      	ldr	r3, [r7, #12]
 8005792:	685a      	ldr	r2, [r3, #4]
 8005794:	68fb      	ldr	r3, [r7, #12]
 8005796:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8005798:	441a      	add	r2, r3
 800579a:	68fb      	ldr	r3, [r7, #12]
 800579c:	605a      	str	r2, [r3, #4]
		if( pxQueue->pcWriteTo >= pxQueue->u.xQueue.pcTail ) /*lint !e946 MISRA exception justified as comparison of pointers is the cleanest solution. */
 800579e:	68fb      	ldr	r3, [r7, #12]
 80057a0:	685a      	ldr	r2, [r3, #4]
 80057a2:	68fb      	ldr	r3, [r7, #12]
 80057a4:	689b      	ldr	r3, [r3, #8]
 80057a6:	429a      	cmp	r2, r3
 80057a8:	d32b      	bcc.n	8005802 <prvCopyDataToQueue+0xc2>
		{
			pxQueue->pcWriteTo = pxQueue->pcHead;
 80057aa:	68fb      	ldr	r3, [r7, #12]
 80057ac:	681a      	ldr	r2, [r3, #0]
 80057ae:	68fb      	ldr	r3, [r7, #12]
 80057b0:	605a      	str	r2, [r3, #4]
 80057b2:	e026      	b.n	8005802 <prvCopyDataToQueue+0xc2>
			mtCOVERAGE_TEST_MARKER();
		}
	}
	else
	{
		( void ) memcpy( ( void * ) pxQueue->u.xQueue.pcReadFrom, pvItemToQueue, ( size_t ) pxQueue->uxItemSize ); /*lint !e961 !e9087 !e418 MISRA exception as the casts are only redundant for some ports.  Cast to void required by function signature and safe as no alignment requirement and copy length specified in bytes.  Assert checks null pointer only used when length is 0. */
 80057b4:	68fb      	ldr	r3, [r7, #12]
 80057b6:	68d8      	ldr	r0, [r3, #12]
 80057b8:	68fb      	ldr	r3, [r7, #12]
 80057ba:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80057bc:	461a      	mov	r2, r3
 80057be:	68b9      	ldr	r1, [r7, #8]
 80057c0:	f003 feaa 	bl	8009518 <memcpy>
		pxQueue->u.xQueue.pcReadFrom -= pxQueue->uxItemSize;
 80057c4:	68fb      	ldr	r3, [r7, #12]
 80057c6:	68da      	ldr	r2, [r3, #12]
 80057c8:	68fb      	ldr	r3, [r7, #12]
 80057ca:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80057cc:	425b      	negs	r3, r3
 80057ce:	441a      	add	r2, r3
 80057d0:	68fb      	ldr	r3, [r7, #12]
 80057d2:	60da      	str	r2, [r3, #12]
		if( pxQueue->u.xQueue.pcReadFrom < pxQueue->pcHead ) /*lint !e946 MISRA exception justified as comparison of pointers is the cleanest solution. */
 80057d4:	68fb      	ldr	r3, [r7, #12]
 80057d6:	68da      	ldr	r2, [r3, #12]
 80057d8:	68fb      	ldr	r3, [r7, #12]
 80057da:	681b      	ldr	r3, [r3, #0]
 80057dc:	429a      	cmp	r2, r3
 80057de:	d207      	bcs.n	80057f0 <prvCopyDataToQueue+0xb0>
		{
			pxQueue->u.xQueue.pcReadFrom = ( pxQueue->u.xQueue.pcTail - pxQueue->uxItemSize );
 80057e0:	68fb      	ldr	r3, [r7, #12]
 80057e2:	689a      	ldr	r2, [r3, #8]
 80057e4:	68fb      	ldr	r3, [r7, #12]
 80057e6:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80057e8:	425b      	negs	r3, r3
 80057ea:	441a      	add	r2, r3
 80057ec:	68fb      	ldr	r3, [r7, #12]
 80057ee:	60da      	str	r2, [r3, #12]
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}

		if( xPosition == queueOVERWRITE )
 80057f0:	687b      	ldr	r3, [r7, #4]
 80057f2:	2b02      	cmp	r3, #2
 80057f4:	d105      	bne.n	8005802 <prvCopyDataToQueue+0xc2>
		{
			if( uxMessagesWaiting > ( UBaseType_t ) 0 )
 80057f6:	693b      	ldr	r3, [r7, #16]
 80057f8:	2b00      	cmp	r3, #0
 80057fa:	d002      	beq.n	8005802 <prvCopyDataToQueue+0xc2>
			{
				/* An item is not being added but overwritten, so subtract
				one from the recorded number of items in the queue so when
				one is added again below the number of recorded items remains
				correct. */
				--uxMessagesWaiting;
 80057fc:	693b      	ldr	r3, [r7, #16]
 80057fe:	3b01      	subs	r3, #1
 8005800:	613b      	str	r3, [r7, #16]
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}

	pxQueue->uxMessagesWaiting = uxMessagesWaiting + ( UBaseType_t ) 1;
 8005802:	693b      	ldr	r3, [r7, #16]
 8005804:	1c5a      	adds	r2, r3, #1
 8005806:	68fb      	ldr	r3, [r7, #12]
 8005808:	639a      	str	r2, [r3, #56]	; 0x38

	return xReturn;
 800580a:	697b      	ldr	r3, [r7, #20]
}
 800580c:	4618      	mov	r0, r3
 800580e:	3718      	adds	r7, #24
 8005810:	46bd      	mov	sp, r7
 8005812:	bd80      	pop	{r7, pc}

08005814 <prvCopyDataFromQueue>:
/*-----------------------------------------------------------*/

static void prvCopyDataFromQueue( Queue_t * const pxQueue, void * const pvBuffer )
{
 8005814:	b580      	push	{r7, lr}
 8005816:	b082      	sub	sp, #8
 8005818:	af00      	add	r7, sp, #0
 800581a:	6078      	str	r0, [r7, #4]
 800581c:	6039      	str	r1, [r7, #0]
	if( pxQueue->uxItemSize != ( UBaseType_t ) 0 )
 800581e:	687b      	ldr	r3, [r7, #4]
 8005820:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8005822:	2b00      	cmp	r3, #0
 8005824:	d018      	beq.n	8005858 <prvCopyDataFromQueue+0x44>
	{
		pxQueue->u.xQueue.pcReadFrom += pxQueue->uxItemSize; /*lint !e9016 Pointer arithmetic on char types ok, especially in this use case where it is the clearest way of conveying intent. */
 8005826:	687b      	ldr	r3, [r7, #4]
 8005828:	68da      	ldr	r2, [r3, #12]
 800582a:	687b      	ldr	r3, [r7, #4]
 800582c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800582e:	441a      	add	r2, r3
 8005830:	687b      	ldr	r3, [r7, #4]
 8005832:	60da      	str	r2, [r3, #12]
		if( pxQueue->u.xQueue.pcReadFrom >= pxQueue->u.xQueue.pcTail ) /*lint !e946 MISRA exception justified as use of the relational operator is the cleanest solutions. */
 8005834:	687b      	ldr	r3, [r7, #4]
 8005836:	68da      	ldr	r2, [r3, #12]
 8005838:	687b      	ldr	r3, [r7, #4]
 800583a:	689b      	ldr	r3, [r3, #8]
 800583c:	429a      	cmp	r2, r3
 800583e:	d303      	bcc.n	8005848 <prvCopyDataFromQueue+0x34>
		{
			pxQueue->u.xQueue.pcReadFrom = pxQueue->pcHead;
 8005840:	687b      	ldr	r3, [r7, #4]
 8005842:	681a      	ldr	r2, [r3, #0]
 8005844:	687b      	ldr	r3, [r7, #4]
 8005846:	60da      	str	r2, [r3, #12]
		}
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
		( void ) memcpy( ( void * ) pvBuffer, ( void * ) pxQueue->u.xQueue.pcReadFrom, ( size_t ) pxQueue->uxItemSize ); /*lint !e961 !e418 !e9087 MISRA exception as the casts are only redundant for some ports.  Also previous logic ensures a null pointer can only be passed to memcpy() when the count is 0.  Cast to void required by function signature and safe as no alignment requirement and copy length specified in bytes. */
 8005848:	687b      	ldr	r3, [r7, #4]
 800584a:	68d9      	ldr	r1, [r3, #12]
 800584c:	687b      	ldr	r3, [r7, #4]
 800584e:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8005850:	461a      	mov	r2, r3
 8005852:	6838      	ldr	r0, [r7, #0]
 8005854:	f003 fe60 	bl	8009518 <memcpy>
	}
}
 8005858:	bf00      	nop
 800585a:	3708      	adds	r7, #8
 800585c:	46bd      	mov	sp, r7
 800585e:	bd80      	pop	{r7, pc}

08005860 <prvUnlockQueue>:
/*-----------------------------------------------------------*/

static void prvUnlockQueue( Queue_t * const pxQueue )
{
 8005860:	b580      	push	{r7, lr}
 8005862:	b084      	sub	sp, #16
 8005864:	af00      	add	r7, sp, #0
 8005866:	6078      	str	r0, [r7, #4]

	/* The lock counts contains the number of extra data items placed or
	removed from the queue while the queue was locked.  When a queue is
	locked items can be added or removed, but the event lists cannot be
	updated. */
	taskENTER_CRITICAL();
 8005868:	f001 fd4c 	bl	8007304 <vPortEnterCritical>
	{
		int8_t cTxLock = pxQueue->cTxLock;
 800586c:	687b      	ldr	r3, [r7, #4]
 800586e:	f893 3045 	ldrb.w	r3, [r3, #69]	; 0x45
 8005872:	73fb      	strb	r3, [r7, #15]

		/* See if data was added to the queue while it was locked. */
		while( cTxLock > queueLOCKED_UNMODIFIED )
 8005874:	e011      	b.n	800589a <prvUnlockQueue+0x3a>
			}
			#else /* configUSE_QUEUE_SETS */
			{
				/* Tasks that are removed from the event list will get added to
				the pending ready list as the scheduler is still suspended. */
				if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToReceive ) ) == pdFALSE )
 8005876:	687b      	ldr	r3, [r7, #4]
 8005878:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800587a:	2b00      	cmp	r3, #0
 800587c:	d012      	beq.n	80058a4 <prvUnlockQueue+0x44>
				{
					if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToReceive ) ) != pdFALSE )
 800587e:	687b      	ldr	r3, [r7, #4]
 8005880:	3324      	adds	r3, #36	; 0x24
 8005882:	4618      	mov	r0, r3
 8005884:	f000 fd2a 	bl	80062dc <xTaskRemoveFromEventList>
 8005888:	4603      	mov	r3, r0
 800588a:	2b00      	cmp	r3, #0
 800588c:	d001      	beq.n	8005892 <prvUnlockQueue+0x32>
					{
						/* The task waiting has a higher priority so record that
						a context switch is required. */
						vTaskMissedYield();
 800588e:	f000 fe01 	bl	8006494 <vTaskMissedYield>
					break;
				}
			}
			#endif /* configUSE_QUEUE_SETS */

			--cTxLock;
 8005892:	7bfb      	ldrb	r3, [r7, #15]
 8005894:	3b01      	subs	r3, #1
 8005896:	b2db      	uxtb	r3, r3
 8005898:	73fb      	strb	r3, [r7, #15]
		while( cTxLock > queueLOCKED_UNMODIFIED )
 800589a:	f997 300f 	ldrsb.w	r3, [r7, #15]
 800589e:	2b00      	cmp	r3, #0
 80058a0:	dce9      	bgt.n	8005876 <prvUnlockQueue+0x16>
 80058a2:	e000      	b.n	80058a6 <prvUnlockQueue+0x46>
					break;
 80058a4:	bf00      	nop
		}

		pxQueue->cTxLock = queueUNLOCKED;
 80058a6:	687b      	ldr	r3, [r7, #4]
 80058a8:	22ff      	movs	r2, #255	; 0xff
 80058aa:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45
	}
	taskEXIT_CRITICAL();
 80058ae:	f001 fd59 	bl	8007364 <vPortExitCritical>

	/* Do the same for the Rx lock. */
	taskENTER_CRITICAL();
 80058b2:	f001 fd27 	bl	8007304 <vPortEnterCritical>
	{
		int8_t cRxLock = pxQueue->cRxLock;
 80058b6:	687b      	ldr	r3, [r7, #4]
 80058b8:	f893 3044 	ldrb.w	r3, [r3, #68]	; 0x44
 80058bc:	73bb      	strb	r3, [r7, #14]

		while( cRxLock > queueLOCKED_UNMODIFIED )
 80058be:	e011      	b.n	80058e4 <prvUnlockQueue+0x84>
		{
			if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToSend ) ) == pdFALSE )
 80058c0:	687b      	ldr	r3, [r7, #4]
 80058c2:	691b      	ldr	r3, [r3, #16]
 80058c4:	2b00      	cmp	r3, #0
 80058c6:	d012      	beq.n	80058ee <prvUnlockQueue+0x8e>
			{
				if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToSend ) ) != pdFALSE )
 80058c8:	687b      	ldr	r3, [r7, #4]
 80058ca:	3310      	adds	r3, #16
 80058cc:	4618      	mov	r0, r3
 80058ce:	f000 fd05 	bl	80062dc <xTaskRemoveFromEventList>
 80058d2:	4603      	mov	r3, r0
 80058d4:	2b00      	cmp	r3, #0
 80058d6:	d001      	beq.n	80058dc <prvUnlockQueue+0x7c>
				{
					vTaskMissedYield();
 80058d8:	f000 fddc 	bl	8006494 <vTaskMissedYield>
				else
				{
					mtCOVERAGE_TEST_MARKER();
				}

				--cRxLock;
 80058dc:	7bbb      	ldrb	r3, [r7, #14]
 80058de:	3b01      	subs	r3, #1
 80058e0:	b2db      	uxtb	r3, r3
 80058e2:	73bb      	strb	r3, [r7, #14]
		while( cRxLock > queueLOCKED_UNMODIFIED )
 80058e4:	f997 300e 	ldrsb.w	r3, [r7, #14]
 80058e8:	2b00      	cmp	r3, #0
 80058ea:	dce9      	bgt.n	80058c0 <prvUnlockQueue+0x60>
 80058ec:	e000      	b.n	80058f0 <prvUnlockQueue+0x90>
			}
			else
			{
				break;
 80058ee:	bf00      	nop
			}
		}

		pxQueue->cRxLock = queueUNLOCKED;
 80058f0:	687b      	ldr	r3, [r7, #4]
 80058f2:	22ff      	movs	r2, #255	; 0xff
 80058f4:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
	}
	taskEXIT_CRITICAL();
 80058f8:	f001 fd34 	bl	8007364 <vPortExitCritical>
}
 80058fc:	bf00      	nop
 80058fe:	3710      	adds	r7, #16
 8005900:	46bd      	mov	sp, r7
 8005902:	bd80      	pop	{r7, pc}

08005904 <prvIsQueueEmpty>:
/*-----------------------------------------------------------*/

static BaseType_t prvIsQueueEmpty( const Queue_t *pxQueue )
{
 8005904:	b580      	push	{r7, lr}
 8005906:	b084      	sub	sp, #16
 8005908:	af00      	add	r7, sp, #0
 800590a:	6078      	str	r0, [r7, #4]
BaseType_t xReturn;

	taskENTER_CRITICAL();
 800590c:	f001 fcfa 	bl	8007304 <vPortEnterCritical>
	{
		if( pxQueue->uxMessagesWaiting == ( UBaseType_t )  0 )
 8005910:	687b      	ldr	r3, [r7, #4]
 8005912:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8005914:	2b00      	cmp	r3, #0
 8005916:	d102      	bne.n	800591e <prvIsQueueEmpty+0x1a>
		{
			xReturn = pdTRUE;
 8005918:	2301      	movs	r3, #1
 800591a:	60fb      	str	r3, [r7, #12]
 800591c:	e001      	b.n	8005922 <prvIsQueueEmpty+0x1e>
		}
		else
		{
			xReturn = pdFALSE;
 800591e:	2300      	movs	r3, #0
 8005920:	60fb      	str	r3, [r7, #12]
		}
	}
	taskEXIT_CRITICAL();
 8005922:	f001 fd1f 	bl	8007364 <vPortExitCritical>

	return xReturn;
 8005926:	68fb      	ldr	r3, [r7, #12]
}
 8005928:	4618      	mov	r0, r3
 800592a:	3710      	adds	r7, #16
 800592c:	46bd      	mov	sp, r7
 800592e:	bd80      	pop	{r7, pc}

08005930 <prvIsQueueFull>:
	return xReturn;
} /*lint !e818 xQueue could not be pointer to const because it is a typedef. */
/*-----------------------------------------------------------*/

static BaseType_t prvIsQueueFull( const Queue_t *pxQueue )
{
 8005930:	b580      	push	{r7, lr}
 8005932:	b084      	sub	sp, #16
 8005934:	af00      	add	r7, sp, #0
 8005936:	6078      	str	r0, [r7, #4]
BaseType_t xReturn;

	taskENTER_CRITICAL();
 8005938:	f001 fce4 	bl	8007304 <vPortEnterCritical>
	{
		if( pxQueue->uxMessagesWaiting == pxQueue->uxLength )
 800593c:	687b      	ldr	r3, [r7, #4]
 800593e:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 8005940:	687b      	ldr	r3, [r7, #4]
 8005942:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8005944:	429a      	cmp	r2, r3
 8005946:	d102      	bne.n	800594e <prvIsQueueFull+0x1e>
		{
			xReturn = pdTRUE;
 8005948:	2301      	movs	r3, #1
 800594a:	60fb      	str	r3, [r7, #12]
 800594c:	e001      	b.n	8005952 <prvIsQueueFull+0x22>
		}
		else
		{
			xReturn = pdFALSE;
 800594e:	2300      	movs	r3, #0
 8005950:	60fb      	str	r3, [r7, #12]
		}
	}
	taskEXIT_CRITICAL();
 8005952:	f001 fd07 	bl	8007364 <vPortExitCritical>

	return xReturn;
 8005956:	68fb      	ldr	r3, [r7, #12]
}
 8005958:	4618      	mov	r0, r3
 800595a:	3710      	adds	r7, #16
 800595c:	46bd      	mov	sp, r7
 800595e:	bd80      	pop	{r7, pc}

08005960 <vQueueAddToRegistry>:
/*-----------------------------------------------------------*/

#if ( configQUEUE_REGISTRY_SIZE > 0 )

	void vQueueAddToRegistry( QueueHandle_t xQueue, const char *pcQueueName ) /*lint !e971 Unqualified char types are allowed for strings and single characters only. */
	{
 8005960:	b480      	push	{r7}
 8005962:	b085      	sub	sp, #20
 8005964:	af00      	add	r7, sp, #0
 8005966:	6078      	str	r0, [r7, #4]
 8005968:	6039      	str	r1, [r7, #0]
	UBaseType_t ux;

		/* See if there is an empty space in the registry.  A NULL name denotes
		a free slot. */
		for( ux = ( UBaseType_t ) 0U; ux < ( UBaseType_t ) configQUEUE_REGISTRY_SIZE; ux++ )
 800596a:	2300      	movs	r3, #0
 800596c:	60fb      	str	r3, [r7, #12]
 800596e:	e014      	b.n	800599a <vQueueAddToRegistry+0x3a>
		{
			if( xQueueRegistry[ ux ].pcQueueName == NULL )
 8005970:	4a0f      	ldr	r2, [pc, #60]	; (80059b0 <vQueueAddToRegistry+0x50>)
 8005972:	68fb      	ldr	r3, [r7, #12]
 8005974:	f852 3033 	ldr.w	r3, [r2, r3, lsl #3]
 8005978:	2b00      	cmp	r3, #0
 800597a:	d10b      	bne.n	8005994 <vQueueAddToRegistry+0x34>
			{
				/* Store the information on this queue. */
				xQueueRegistry[ ux ].pcQueueName = pcQueueName;
 800597c:	490c      	ldr	r1, [pc, #48]	; (80059b0 <vQueueAddToRegistry+0x50>)
 800597e:	68fb      	ldr	r3, [r7, #12]
 8005980:	683a      	ldr	r2, [r7, #0]
 8005982:	f841 2033 	str.w	r2, [r1, r3, lsl #3]
				xQueueRegistry[ ux ].xHandle = xQueue;
 8005986:	4a0a      	ldr	r2, [pc, #40]	; (80059b0 <vQueueAddToRegistry+0x50>)
 8005988:	68fb      	ldr	r3, [r7, #12]
 800598a:	00db      	lsls	r3, r3, #3
 800598c:	4413      	add	r3, r2
 800598e:	687a      	ldr	r2, [r7, #4]
 8005990:	605a      	str	r2, [r3, #4]

				traceQUEUE_REGISTRY_ADD( xQueue, pcQueueName );
				break;
 8005992:	e006      	b.n	80059a2 <vQueueAddToRegistry+0x42>
		for( ux = ( UBaseType_t ) 0U; ux < ( UBaseType_t ) configQUEUE_REGISTRY_SIZE; ux++ )
 8005994:	68fb      	ldr	r3, [r7, #12]
 8005996:	3301      	adds	r3, #1
 8005998:	60fb      	str	r3, [r7, #12]
 800599a:	68fb      	ldr	r3, [r7, #12]
 800599c:	2b07      	cmp	r3, #7
 800599e:	d9e7      	bls.n	8005970 <vQueueAddToRegistry+0x10>
			else
			{
				mtCOVERAGE_TEST_MARKER();
			}
		}
	}
 80059a0:	bf00      	nop
 80059a2:	bf00      	nop
 80059a4:	3714      	adds	r7, #20
 80059a6:	46bd      	mov	sp, r7
 80059a8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80059ac:	4770      	bx	lr
 80059ae:	bf00      	nop
 80059b0:	20004c8c 	.word	0x20004c8c

080059b4 <vQueueWaitForMessageRestricted>:
/*-----------------------------------------------------------*/

#if ( configUSE_TIMERS == 1 )

	void vQueueWaitForMessageRestricted( QueueHandle_t xQueue, TickType_t xTicksToWait, const BaseType_t xWaitIndefinitely )
	{
 80059b4:	b580      	push	{r7, lr}
 80059b6:	b086      	sub	sp, #24
 80059b8:	af00      	add	r7, sp, #0
 80059ba:	60f8      	str	r0, [r7, #12]
 80059bc:	60b9      	str	r1, [r7, #8]
 80059be:	607a      	str	r2, [r7, #4]
	Queue_t * const pxQueue = xQueue;
 80059c0:	68fb      	ldr	r3, [r7, #12]
 80059c2:	617b      	str	r3, [r7, #20]
		will not actually cause the task to block, just place it on a blocked
		list.  It will not block until the scheduler is unlocked - at which
		time a yield will be performed.  If an item is added to the queue while
		the queue is locked, and the calling task blocks on the queue, then the
		calling task will be immediately unblocked when the queue is unlocked. */
		prvLockQueue( pxQueue );
 80059c4:	f001 fc9e 	bl	8007304 <vPortEnterCritical>
 80059c8:	697b      	ldr	r3, [r7, #20]
 80059ca:	f893 3044 	ldrb.w	r3, [r3, #68]	; 0x44
 80059ce:	b25b      	sxtb	r3, r3
 80059d0:	f1b3 3fff 	cmp.w	r3, #4294967295
 80059d4:	d103      	bne.n	80059de <vQueueWaitForMessageRestricted+0x2a>
 80059d6:	697b      	ldr	r3, [r7, #20]
 80059d8:	2200      	movs	r2, #0
 80059da:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
 80059de:	697b      	ldr	r3, [r7, #20]
 80059e0:	f893 3045 	ldrb.w	r3, [r3, #69]	; 0x45
 80059e4:	b25b      	sxtb	r3, r3
 80059e6:	f1b3 3fff 	cmp.w	r3, #4294967295
 80059ea:	d103      	bne.n	80059f4 <vQueueWaitForMessageRestricted+0x40>
 80059ec:	697b      	ldr	r3, [r7, #20]
 80059ee:	2200      	movs	r2, #0
 80059f0:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45
 80059f4:	f001 fcb6 	bl	8007364 <vPortExitCritical>
		if( pxQueue->uxMessagesWaiting == ( UBaseType_t ) 0U )
 80059f8:	697b      	ldr	r3, [r7, #20]
 80059fa:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80059fc:	2b00      	cmp	r3, #0
 80059fe:	d106      	bne.n	8005a0e <vQueueWaitForMessageRestricted+0x5a>
		{
			/* There is nothing in the queue, block for the specified period. */
			vTaskPlaceOnEventListRestricted( &( pxQueue->xTasksWaitingToReceive ), xTicksToWait, xWaitIndefinitely );
 8005a00:	697b      	ldr	r3, [r7, #20]
 8005a02:	3324      	adds	r3, #36	; 0x24
 8005a04:	687a      	ldr	r2, [r7, #4]
 8005a06:	68b9      	ldr	r1, [r7, #8]
 8005a08:	4618      	mov	r0, r3
 8005a0a:	f000 fc3b 	bl	8006284 <vTaskPlaceOnEventListRestricted>
		}
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
		prvUnlockQueue( pxQueue );
 8005a0e:	6978      	ldr	r0, [r7, #20]
 8005a10:	f7ff ff26 	bl	8005860 <prvUnlockQueue>
	}
 8005a14:	bf00      	nop
 8005a16:	3718      	adds	r7, #24
 8005a18:	46bd      	mov	sp, r7
 8005a1a:	bd80      	pop	{r7, pc}

08005a1c <xTaskCreateStatic>:
									const uint32_t ulStackDepth,
									void * const pvParameters,
									UBaseType_t uxPriority,
									StackType_t * const puxStackBuffer,
									StaticTask_t * const pxTaskBuffer )
	{
 8005a1c:	b580      	push	{r7, lr}
 8005a1e:	b08e      	sub	sp, #56	; 0x38
 8005a20:	af04      	add	r7, sp, #16
 8005a22:	60f8      	str	r0, [r7, #12]
 8005a24:	60b9      	str	r1, [r7, #8]
 8005a26:	607a      	str	r2, [r7, #4]
 8005a28:	603b      	str	r3, [r7, #0]
	TCB_t *pxNewTCB;
	TaskHandle_t xReturn;

		configASSERT( puxStackBuffer != NULL );
 8005a2a:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8005a2c:	2b00      	cmp	r3, #0
 8005a2e:	d10a      	bne.n	8005a46 <xTaskCreateStatic+0x2a>
	__asm volatile
 8005a30:	f04f 0350 	mov.w	r3, #80	; 0x50
 8005a34:	f383 8811 	msr	BASEPRI, r3
 8005a38:	f3bf 8f6f 	isb	sy
 8005a3c:	f3bf 8f4f 	dsb	sy
 8005a40:	623b      	str	r3, [r7, #32]
}
 8005a42:	bf00      	nop
 8005a44:	e7fe      	b.n	8005a44 <xTaskCreateStatic+0x28>
		configASSERT( pxTaskBuffer != NULL );
 8005a46:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8005a48:	2b00      	cmp	r3, #0
 8005a4a:	d10a      	bne.n	8005a62 <xTaskCreateStatic+0x46>
	__asm volatile
 8005a4c:	f04f 0350 	mov.w	r3, #80	; 0x50
 8005a50:	f383 8811 	msr	BASEPRI, r3
 8005a54:	f3bf 8f6f 	isb	sy
 8005a58:	f3bf 8f4f 	dsb	sy
 8005a5c:	61fb      	str	r3, [r7, #28]
}
 8005a5e:	bf00      	nop
 8005a60:	e7fe      	b.n	8005a60 <xTaskCreateStatic+0x44>
		#if( configASSERT_DEFINED == 1 )
		{
			/* Sanity check that the size of the structure used to declare a
			variable of type StaticTask_t equals the size of the real task
			structure. */
			volatile size_t xSize = sizeof( StaticTask_t );
 8005a62:	235c      	movs	r3, #92	; 0x5c
 8005a64:	613b      	str	r3, [r7, #16]
			configASSERT( xSize == sizeof( TCB_t ) );
 8005a66:	693b      	ldr	r3, [r7, #16]
 8005a68:	2b5c      	cmp	r3, #92	; 0x5c
 8005a6a:	d00a      	beq.n	8005a82 <xTaskCreateStatic+0x66>
	__asm volatile
 8005a6c:	f04f 0350 	mov.w	r3, #80	; 0x50
 8005a70:	f383 8811 	msr	BASEPRI, r3
 8005a74:	f3bf 8f6f 	isb	sy
 8005a78:	f3bf 8f4f 	dsb	sy
 8005a7c:	61bb      	str	r3, [r7, #24]
}
 8005a7e:	bf00      	nop
 8005a80:	e7fe      	b.n	8005a80 <xTaskCreateStatic+0x64>
			( void ) xSize; /* Prevent lint warning when configASSERT() is not used. */
 8005a82:	693b      	ldr	r3, [r7, #16]
		}
		#endif /* configASSERT_DEFINED */


		if( ( pxTaskBuffer != NULL ) && ( puxStackBuffer != NULL ) )
 8005a84:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8005a86:	2b00      	cmp	r3, #0
 8005a88:	d01e      	beq.n	8005ac8 <xTaskCreateStatic+0xac>
 8005a8a:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8005a8c:	2b00      	cmp	r3, #0
 8005a8e:	d01b      	beq.n	8005ac8 <xTaskCreateStatic+0xac>
		{
			/* The memory used for the task's TCB and stack are passed into this
			function - use them. */
			pxNewTCB = ( TCB_t * ) pxTaskBuffer; /*lint !e740 !e9087 Unusual cast is ok as the structures are designed to have the same alignment, and the size is checked by an assert. */
 8005a90:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8005a92:	627b      	str	r3, [r7, #36]	; 0x24
			pxNewTCB->pxStack = ( StackType_t * ) puxStackBuffer;
 8005a94:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8005a96:	6b7a      	ldr	r2, [r7, #52]	; 0x34
 8005a98:	631a      	str	r2, [r3, #48]	; 0x30

			#if( tskSTATIC_AND_DYNAMIC_ALLOCATION_POSSIBLE != 0 ) /*lint !e731 !e9029 Macro has been consolidated for readability reasons. */
			{
				/* Tasks can be created statically or dynamically, so note this
				task was created statically in case the task is later deleted. */
				pxNewTCB->ucStaticallyAllocated = tskSTATICALLY_ALLOCATED_STACK_AND_TCB;
 8005a9a:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8005a9c:	2202      	movs	r2, #2
 8005a9e:	f883 2059 	strb.w	r2, [r3, #89]	; 0x59
			}
			#endif /* tskSTATIC_AND_DYNAMIC_ALLOCATION_POSSIBLE */

			prvInitialiseNewTask( pxTaskCode, pcName, ulStackDepth, pvParameters, uxPriority, &xReturn, pxNewTCB, NULL );
 8005aa2:	2300      	movs	r3, #0
 8005aa4:	9303      	str	r3, [sp, #12]
 8005aa6:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8005aa8:	9302      	str	r3, [sp, #8]
 8005aaa:	f107 0314 	add.w	r3, r7, #20
 8005aae:	9301      	str	r3, [sp, #4]
 8005ab0:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8005ab2:	9300      	str	r3, [sp, #0]
 8005ab4:	683b      	ldr	r3, [r7, #0]
 8005ab6:	687a      	ldr	r2, [r7, #4]
 8005ab8:	68b9      	ldr	r1, [r7, #8]
 8005aba:	68f8      	ldr	r0, [r7, #12]
 8005abc:	f000 f850 	bl	8005b60 <prvInitialiseNewTask>
			prvAddNewTaskToReadyList( pxNewTCB );
 8005ac0:	6a78      	ldr	r0, [r7, #36]	; 0x24
 8005ac2:	f000 f8dd 	bl	8005c80 <prvAddNewTaskToReadyList>
 8005ac6:	e001      	b.n	8005acc <xTaskCreateStatic+0xb0>
		}
		else
		{
			xReturn = NULL;
 8005ac8:	2300      	movs	r3, #0
 8005aca:	617b      	str	r3, [r7, #20]
		}

		return xReturn;
 8005acc:	697b      	ldr	r3, [r7, #20]
	}
 8005ace:	4618      	mov	r0, r3
 8005ad0:	3728      	adds	r7, #40	; 0x28
 8005ad2:	46bd      	mov	sp, r7
 8005ad4:	bd80      	pop	{r7, pc}

08005ad6 <xTaskCreate>:
							const char * const pcName,		/*lint !e971 Unqualified char types are allowed for strings and single characters only. */
							const configSTACK_DEPTH_TYPE usStackDepth,
							void * const pvParameters,
							UBaseType_t uxPriority,
							TaskHandle_t * const pxCreatedTask )
	{
 8005ad6:	b580      	push	{r7, lr}
 8005ad8:	b08c      	sub	sp, #48	; 0x30
 8005ada:	af04      	add	r7, sp, #16
 8005adc:	60f8      	str	r0, [r7, #12]
 8005ade:	60b9      	str	r1, [r7, #8]
 8005ae0:	603b      	str	r3, [r7, #0]
 8005ae2:	4613      	mov	r3, r2
 8005ae4:	80fb      	strh	r3, [r7, #6]
		#else /* portSTACK_GROWTH */
		{
		StackType_t *pxStack;

			/* Allocate space for the stack used by the task being created. */
			pxStack = pvPortMalloc( ( ( ( size_t ) usStackDepth ) * sizeof( StackType_t ) ) ); /*lint !e9079 All values returned by pvPortMalloc() have at least the alignment required by the MCU's stack and this allocation is the stack. */
 8005ae6:	88fb      	ldrh	r3, [r7, #6]
 8005ae8:	009b      	lsls	r3, r3, #2
 8005aea:	4618      	mov	r0, r3
 8005aec:	f001 fd2c 	bl	8007548 <pvPortMalloc>
 8005af0:	6178      	str	r0, [r7, #20]

			if( pxStack != NULL )
 8005af2:	697b      	ldr	r3, [r7, #20]
 8005af4:	2b00      	cmp	r3, #0
 8005af6:	d00e      	beq.n	8005b16 <xTaskCreate+0x40>
			{
				/* Allocate space for the TCB. */
				pxNewTCB = ( TCB_t * ) pvPortMalloc( sizeof( TCB_t ) ); /*lint !e9087 !e9079 All values returned by pvPortMalloc() have at least the alignment required by the MCU's stack, and the first member of TCB_t is always a pointer to the task's stack. */
 8005af8:	205c      	movs	r0, #92	; 0x5c
 8005afa:	f001 fd25 	bl	8007548 <pvPortMalloc>
 8005afe:	61f8      	str	r0, [r7, #28]

				if( pxNewTCB != NULL )
 8005b00:	69fb      	ldr	r3, [r7, #28]
 8005b02:	2b00      	cmp	r3, #0
 8005b04:	d003      	beq.n	8005b0e <xTaskCreate+0x38>
				{
					/* Store the stack location in the TCB. */
					pxNewTCB->pxStack = pxStack;
 8005b06:	69fb      	ldr	r3, [r7, #28]
 8005b08:	697a      	ldr	r2, [r7, #20]
 8005b0a:	631a      	str	r2, [r3, #48]	; 0x30
 8005b0c:	e005      	b.n	8005b1a <xTaskCreate+0x44>
				}
				else
				{
					/* The stack cannot be used as the TCB was not created.  Free
					it again. */
					vPortFree( pxStack );
 8005b0e:	6978      	ldr	r0, [r7, #20]
 8005b10:	f001 fdde 	bl	80076d0 <vPortFree>
 8005b14:	e001      	b.n	8005b1a <xTaskCreate+0x44>
				}
			}
			else
			{
				pxNewTCB = NULL;
 8005b16:	2300      	movs	r3, #0
 8005b18:	61fb      	str	r3, [r7, #28]
			}
		}
		#endif /* portSTACK_GROWTH */

		if( pxNewTCB != NULL )
 8005b1a:	69fb      	ldr	r3, [r7, #28]
 8005b1c:	2b00      	cmp	r3, #0
 8005b1e:	d017      	beq.n	8005b50 <xTaskCreate+0x7a>
		{
			#if( tskSTATIC_AND_DYNAMIC_ALLOCATION_POSSIBLE != 0 ) /*lint !e9029 !e731 Macro has been consolidated for readability reasons. */
			{
				/* Tasks can be created statically or dynamically, so note this
				task was created dynamically in case it is later deleted. */
				pxNewTCB->ucStaticallyAllocated = tskDYNAMICALLY_ALLOCATED_STACK_AND_TCB;
 8005b20:	69fb      	ldr	r3, [r7, #28]
 8005b22:	2200      	movs	r2, #0
 8005b24:	f883 2059 	strb.w	r2, [r3, #89]	; 0x59
			}
			#endif /* tskSTATIC_AND_DYNAMIC_ALLOCATION_POSSIBLE */

			prvInitialiseNewTask( pxTaskCode, pcName, ( uint32_t ) usStackDepth, pvParameters, uxPriority, pxCreatedTask, pxNewTCB, NULL );
 8005b28:	88fa      	ldrh	r2, [r7, #6]
 8005b2a:	2300      	movs	r3, #0
 8005b2c:	9303      	str	r3, [sp, #12]
 8005b2e:	69fb      	ldr	r3, [r7, #28]
 8005b30:	9302      	str	r3, [sp, #8]
 8005b32:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8005b34:	9301      	str	r3, [sp, #4]
 8005b36:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8005b38:	9300      	str	r3, [sp, #0]
 8005b3a:	683b      	ldr	r3, [r7, #0]
 8005b3c:	68b9      	ldr	r1, [r7, #8]
 8005b3e:	68f8      	ldr	r0, [r7, #12]
 8005b40:	f000 f80e 	bl	8005b60 <prvInitialiseNewTask>
			prvAddNewTaskToReadyList( pxNewTCB );
 8005b44:	69f8      	ldr	r0, [r7, #28]
 8005b46:	f000 f89b 	bl	8005c80 <prvAddNewTaskToReadyList>
			xReturn = pdPASS;
 8005b4a:	2301      	movs	r3, #1
 8005b4c:	61bb      	str	r3, [r7, #24]
 8005b4e:	e002      	b.n	8005b56 <xTaskCreate+0x80>
		}
		else
		{
			xReturn = errCOULD_NOT_ALLOCATE_REQUIRED_MEMORY;
 8005b50:	f04f 33ff 	mov.w	r3, #4294967295
 8005b54:	61bb      	str	r3, [r7, #24]
		}

		return xReturn;
 8005b56:	69bb      	ldr	r3, [r7, #24]
	}
 8005b58:	4618      	mov	r0, r3
 8005b5a:	3720      	adds	r7, #32
 8005b5c:	46bd      	mov	sp, r7
 8005b5e:	bd80      	pop	{r7, pc}

08005b60 <prvInitialiseNewTask>:
									void * const pvParameters,
									UBaseType_t uxPriority,
									TaskHandle_t * const pxCreatedTask,
									TCB_t *pxNewTCB,
									const MemoryRegion_t * const xRegions )
{
 8005b60:	b580      	push	{r7, lr}
 8005b62:	b088      	sub	sp, #32
 8005b64:	af00      	add	r7, sp, #0
 8005b66:	60f8      	str	r0, [r7, #12]
 8005b68:	60b9      	str	r1, [r7, #8]
 8005b6a:	607a      	str	r2, [r7, #4]
 8005b6c:	603b      	str	r3, [r7, #0]

	/* Avoid dependency on memset() if it is not required. */
	#if( tskSET_NEW_STACKS_TO_KNOWN_VALUE == 1 )
	{
		/* Fill the stack with a known value to assist debugging. */
		( void ) memset( pxNewTCB->pxStack, ( int ) tskSTACK_FILL_BYTE, ( size_t ) ulStackDepth * sizeof( StackType_t ) );
 8005b6e:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8005b70:	6b18      	ldr	r0, [r3, #48]	; 0x30
 8005b72:	687b      	ldr	r3, [r7, #4]
 8005b74:	009b      	lsls	r3, r3, #2
 8005b76:	461a      	mov	r2, r3
 8005b78:	21a5      	movs	r1, #165	; 0xa5
 8005b7a:	f003 fcdb 	bl	8009534 <memset>
	grows from high memory to low (as per the 80x86) or vice versa.
	portSTACK_GROWTH is used to make the result positive or negative as required
	by the port. */
	#if( portSTACK_GROWTH < 0 )
	{
		pxTopOfStack = &( pxNewTCB->pxStack[ ulStackDepth - ( uint32_t ) 1 ] );
 8005b7e:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8005b80:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 8005b82:	687b      	ldr	r3, [r7, #4]
 8005b84:	f103 4380 	add.w	r3, r3, #1073741824	; 0x40000000
 8005b88:	3b01      	subs	r3, #1
 8005b8a:	009b      	lsls	r3, r3, #2
 8005b8c:	4413      	add	r3, r2
 8005b8e:	61bb      	str	r3, [r7, #24]
		pxTopOfStack = ( StackType_t * ) ( ( ( portPOINTER_SIZE_TYPE ) pxTopOfStack ) & ( ~( ( portPOINTER_SIZE_TYPE ) portBYTE_ALIGNMENT_MASK ) ) ); /*lint !e923 !e9033 !e9078 MISRA exception.  Avoiding casts between pointers and integers is not practical.  Size differences accounted for using portPOINTER_SIZE_TYPE type.  Checked by assert(). */
 8005b90:	69bb      	ldr	r3, [r7, #24]
 8005b92:	f023 0307 	bic.w	r3, r3, #7
 8005b96:	61bb      	str	r3, [r7, #24]

		/* Check the alignment of the calculated top of stack is correct. */
		configASSERT( ( ( ( portPOINTER_SIZE_TYPE ) pxTopOfStack & ( portPOINTER_SIZE_TYPE ) portBYTE_ALIGNMENT_MASK ) == 0UL ) );
 8005b98:	69bb      	ldr	r3, [r7, #24]
 8005b9a:	f003 0307 	and.w	r3, r3, #7
 8005b9e:	2b00      	cmp	r3, #0
 8005ba0:	d00a      	beq.n	8005bb8 <prvInitialiseNewTask+0x58>
	__asm volatile
 8005ba2:	f04f 0350 	mov.w	r3, #80	; 0x50
 8005ba6:	f383 8811 	msr	BASEPRI, r3
 8005baa:	f3bf 8f6f 	isb	sy
 8005bae:	f3bf 8f4f 	dsb	sy
 8005bb2:	617b      	str	r3, [r7, #20]
}
 8005bb4:	bf00      	nop
 8005bb6:	e7fe      	b.n	8005bb6 <prvInitialiseNewTask+0x56>
		pxNewTCB->pxEndOfStack = pxNewTCB->pxStack + ( ulStackDepth - ( uint32_t ) 1 );
	}
	#endif /* portSTACK_GROWTH */

	/* Store the task name in the TCB. */
	if( pcName != NULL )
 8005bb8:	68bb      	ldr	r3, [r7, #8]
 8005bba:	2b00      	cmp	r3, #0
 8005bbc:	d01f      	beq.n	8005bfe <prvInitialiseNewTask+0x9e>
	{
		for( x = ( UBaseType_t ) 0; x < ( UBaseType_t ) configMAX_TASK_NAME_LEN; x++ )
 8005bbe:	2300      	movs	r3, #0
 8005bc0:	61fb      	str	r3, [r7, #28]
 8005bc2:	e012      	b.n	8005bea <prvInitialiseNewTask+0x8a>
		{
			pxNewTCB->pcTaskName[ x ] = pcName[ x ];
 8005bc4:	68ba      	ldr	r2, [r7, #8]
 8005bc6:	69fb      	ldr	r3, [r7, #28]
 8005bc8:	4413      	add	r3, r2
 8005bca:	7819      	ldrb	r1, [r3, #0]
 8005bcc:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 8005bce:	69fb      	ldr	r3, [r7, #28]
 8005bd0:	4413      	add	r3, r2
 8005bd2:	3334      	adds	r3, #52	; 0x34
 8005bd4:	460a      	mov	r2, r1
 8005bd6:	701a      	strb	r2, [r3, #0]

			/* Don't copy all configMAX_TASK_NAME_LEN if the string is shorter than
			configMAX_TASK_NAME_LEN characters just in case the memory after the
			string is not accessible (extremely unlikely). */
			if( pcName[ x ] == ( char ) 0x00 )
 8005bd8:	68ba      	ldr	r2, [r7, #8]
 8005bda:	69fb      	ldr	r3, [r7, #28]
 8005bdc:	4413      	add	r3, r2
 8005bde:	781b      	ldrb	r3, [r3, #0]
 8005be0:	2b00      	cmp	r3, #0
 8005be2:	d006      	beq.n	8005bf2 <prvInitialiseNewTask+0x92>
		for( x = ( UBaseType_t ) 0; x < ( UBaseType_t ) configMAX_TASK_NAME_LEN; x++ )
 8005be4:	69fb      	ldr	r3, [r7, #28]
 8005be6:	3301      	adds	r3, #1
 8005be8:	61fb      	str	r3, [r7, #28]
 8005bea:	69fb      	ldr	r3, [r7, #28]
 8005bec:	2b0f      	cmp	r3, #15
 8005bee:	d9e9      	bls.n	8005bc4 <prvInitialiseNewTask+0x64>
 8005bf0:	e000      	b.n	8005bf4 <prvInitialiseNewTask+0x94>
			{
				break;
 8005bf2:	bf00      	nop
			}
		}

		/* Ensure the name string is terminated in the case that the string length
		was greater or equal to configMAX_TASK_NAME_LEN. */
		pxNewTCB->pcTaskName[ configMAX_TASK_NAME_LEN - 1 ] = '\0';
 8005bf4:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8005bf6:	2200      	movs	r2, #0
 8005bf8:	f883 2043 	strb.w	r2, [r3, #67]	; 0x43
 8005bfc:	e003      	b.n	8005c06 <prvInitialiseNewTask+0xa6>
	}
	else
	{
		/* The task has not been given a name, so just ensure there is a NULL
		terminator when it is read out. */
		pxNewTCB->pcTaskName[ 0 ] = 0x00;
 8005bfe:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8005c00:	2200      	movs	r2, #0
 8005c02:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
	}

	/* This is used as an array index so must ensure it's not too large.  First
	remove the privilege bit if one is present. */
	if( uxPriority >= ( UBaseType_t ) configMAX_PRIORITIES )
 8005c06:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8005c08:	2b37      	cmp	r3, #55	; 0x37
 8005c0a:	d901      	bls.n	8005c10 <prvInitialiseNewTask+0xb0>
	{
		uxPriority = ( UBaseType_t ) configMAX_PRIORITIES - ( UBaseType_t ) 1U;
 8005c0c:	2337      	movs	r3, #55	; 0x37
 8005c0e:	62bb      	str	r3, [r7, #40]	; 0x28
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}

	pxNewTCB->uxPriority = uxPriority;
 8005c10:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8005c12:	6aba      	ldr	r2, [r7, #40]	; 0x28
 8005c14:	62da      	str	r2, [r3, #44]	; 0x2c
	#if ( configUSE_MUTEXES == 1 )
	{
		pxNewTCB->uxBasePriority = uxPriority;
 8005c16:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8005c18:	6aba      	ldr	r2, [r7, #40]	; 0x28
 8005c1a:	64da      	str	r2, [r3, #76]	; 0x4c
		pxNewTCB->uxMutexesHeld = 0;
 8005c1c:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8005c1e:	2200      	movs	r2, #0
 8005c20:	651a      	str	r2, [r3, #80]	; 0x50
	}
	#endif /* configUSE_MUTEXES */

	vListInitialiseItem( &( pxNewTCB->xStateListItem ) );
 8005c22:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8005c24:	3304      	adds	r3, #4
 8005c26:	4618      	mov	r0, r3
 8005c28:	f7ff f818 	bl	8004c5c <vListInitialiseItem>
	vListInitialiseItem( &( pxNewTCB->xEventListItem ) );
 8005c2c:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8005c2e:	3318      	adds	r3, #24
 8005c30:	4618      	mov	r0, r3
 8005c32:	f7ff f813 	bl	8004c5c <vListInitialiseItem>

	/* Set the pxNewTCB as a link back from the ListItem_t.  This is so we can get
	back to	the containing TCB from a generic item in a list. */
	listSET_LIST_ITEM_OWNER( &( pxNewTCB->xStateListItem ), pxNewTCB );
 8005c36:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8005c38:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 8005c3a:	611a      	str	r2, [r3, #16]

	/* Event lists are always in priority order. */
	listSET_LIST_ITEM_VALUE( &( pxNewTCB->xEventListItem ), ( TickType_t ) configMAX_PRIORITIES - ( TickType_t ) uxPriority ); /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 8005c3c:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8005c3e:	f1c3 0238 	rsb	r2, r3, #56	; 0x38
 8005c42:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8005c44:	619a      	str	r2, [r3, #24]
	listSET_LIST_ITEM_OWNER( &( pxNewTCB->xEventListItem ), pxNewTCB );
 8005c46:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8005c48:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 8005c4a:	625a      	str	r2, [r3, #36]	; 0x24
	}
	#endif

	#if ( configUSE_TASK_NOTIFICATIONS == 1 )
	{
		pxNewTCB->ulNotifiedValue = 0;
 8005c4c:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8005c4e:	2200      	movs	r2, #0
 8005c50:	655a      	str	r2, [r3, #84]	; 0x54
		pxNewTCB->ucNotifyState = taskNOT_WAITING_NOTIFICATION;
 8005c52:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8005c54:	2200      	movs	r2, #0
 8005c56:	f883 2058 	strb.w	r2, [r3, #88]	; 0x58
			}
			#endif /* portSTACK_GROWTH */
		}
		#else /* portHAS_STACK_OVERFLOW_CHECKING */
		{
			pxNewTCB->pxTopOfStack = pxPortInitialiseStack( pxTopOfStack, pxTaskCode, pvParameters );
 8005c5a:	683a      	ldr	r2, [r7, #0]
 8005c5c:	68f9      	ldr	r1, [r7, #12]
 8005c5e:	69b8      	ldr	r0, [r7, #24]
 8005c60:	f001 fa26 	bl	80070b0 <pxPortInitialiseStack>
 8005c64:	4602      	mov	r2, r0
 8005c66:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8005c68:	601a      	str	r2, [r3, #0]
		}
		#endif /* portHAS_STACK_OVERFLOW_CHECKING */
	}
	#endif /* portUSING_MPU_WRAPPERS */

	if( pxCreatedTask != NULL )
 8005c6a:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8005c6c:	2b00      	cmp	r3, #0
 8005c6e:	d002      	beq.n	8005c76 <prvInitialiseNewTask+0x116>
	{
		/* Pass the handle out in an anonymous way.  The handle can be used to
		change the created task's priority, delete the created task, etc.*/
		*pxCreatedTask = ( TaskHandle_t ) pxNewTCB;
 8005c70:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8005c72:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 8005c74:	601a      	str	r2, [r3, #0]
	}
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}
}
 8005c76:	bf00      	nop
 8005c78:	3720      	adds	r7, #32
 8005c7a:	46bd      	mov	sp, r7
 8005c7c:	bd80      	pop	{r7, pc}
	...

08005c80 <prvAddNewTaskToReadyList>:
/*-----------------------------------------------------------*/

static void prvAddNewTaskToReadyList( TCB_t *pxNewTCB )
{
 8005c80:	b580      	push	{r7, lr}
 8005c82:	b082      	sub	sp, #8
 8005c84:	af00      	add	r7, sp, #0
 8005c86:	6078      	str	r0, [r7, #4]
	/* Ensure interrupts don't access the task lists while the lists are being
	updated. */
	taskENTER_CRITICAL();
 8005c88:	f001 fb3c 	bl	8007304 <vPortEnterCritical>
	{
		uxCurrentNumberOfTasks++;
 8005c8c:	4b2d      	ldr	r3, [pc, #180]	; (8005d44 <prvAddNewTaskToReadyList+0xc4>)
 8005c8e:	681b      	ldr	r3, [r3, #0]
 8005c90:	3301      	adds	r3, #1
 8005c92:	4a2c      	ldr	r2, [pc, #176]	; (8005d44 <prvAddNewTaskToReadyList+0xc4>)
 8005c94:	6013      	str	r3, [r2, #0]
		if( pxCurrentTCB == NULL )
 8005c96:	4b2c      	ldr	r3, [pc, #176]	; (8005d48 <prvAddNewTaskToReadyList+0xc8>)
 8005c98:	681b      	ldr	r3, [r3, #0]
 8005c9a:	2b00      	cmp	r3, #0
 8005c9c:	d109      	bne.n	8005cb2 <prvAddNewTaskToReadyList+0x32>
		{
			/* There are no other tasks, or all the other tasks are in
			the suspended state - make this the current task. */
			pxCurrentTCB = pxNewTCB;
 8005c9e:	4a2a      	ldr	r2, [pc, #168]	; (8005d48 <prvAddNewTaskToReadyList+0xc8>)
 8005ca0:	687b      	ldr	r3, [r7, #4]
 8005ca2:	6013      	str	r3, [r2, #0]

			if( uxCurrentNumberOfTasks == ( UBaseType_t ) 1 )
 8005ca4:	4b27      	ldr	r3, [pc, #156]	; (8005d44 <prvAddNewTaskToReadyList+0xc4>)
 8005ca6:	681b      	ldr	r3, [r3, #0]
 8005ca8:	2b01      	cmp	r3, #1
 8005caa:	d110      	bne.n	8005cce <prvAddNewTaskToReadyList+0x4e>
			{
				/* This is the first task to be created so do the preliminary
				initialisation required.  We will not recover if this call
				fails, but we will report the failure. */
				prvInitialiseTaskLists();
 8005cac:	f000 fc16 	bl	80064dc <prvInitialiseTaskLists>
 8005cb0:	e00d      	b.n	8005cce <prvAddNewTaskToReadyList+0x4e>
		else
		{
			/* If the scheduler is not already running, make this task the
			current task if it is the highest priority task to be created
			so far. */
			if( xSchedulerRunning == pdFALSE )
 8005cb2:	4b26      	ldr	r3, [pc, #152]	; (8005d4c <prvAddNewTaskToReadyList+0xcc>)
 8005cb4:	681b      	ldr	r3, [r3, #0]
 8005cb6:	2b00      	cmp	r3, #0
 8005cb8:	d109      	bne.n	8005cce <prvAddNewTaskToReadyList+0x4e>
			{
				if( pxCurrentTCB->uxPriority <= pxNewTCB->uxPriority )
 8005cba:	4b23      	ldr	r3, [pc, #140]	; (8005d48 <prvAddNewTaskToReadyList+0xc8>)
 8005cbc:	681b      	ldr	r3, [r3, #0]
 8005cbe:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8005cc0:	687b      	ldr	r3, [r7, #4]
 8005cc2:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8005cc4:	429a      	cmp	r2, r3
 8005cc6:	d802      	bhi.n	8005cce <prvAddNewTaskToReadyList+0x4e>
				{
					pxCurrentTCB = pxNewTCB;
 8005cc8:	4a1f      	ldr	r2, [pc, #124]	; (8005d48 <prvAddNewTaskToReadyList+0xc8>)
 8005cca:	687b      	ldr	r3, [r7, #4]
 8005ccc:	6013      	str	r3, [r2, #0]
			{
				mtCOVERAGE_TEST_MARKER();
			}
		}

		uxTaskNumber++;
 8005cce:	4b20      	ldr	r3, [pc, #128]	; (8005d50 <prvAddNewTaskToReadyList+0xd0>)
 8005cd0:	681b      	ldr	r3, [r3, #0]
 8005cd2:	3301      	adds	r3, #1
 8005cd4:	4a1e      	ldr	r2, [pc, #120]	; (8005d50 <prvAddNewTaskToReadyList+0xd0>)
 8005cd6:	6013      	str	r3, [r2, #0]

		#if ( configUSE_TRACE_FACILITY == 1 )
		{
			/* Add a counter into the TCB for tracing only. */
			pxNewTCB->uxTCBNumber = uxTaskNumber;
 8005cd8:	4b1d      	ldr	r3, [pc, #116]	; (8005d50 <prvAddNewTaskToReadyList+0xd0>)
 8005cda:	681a      	ldr	r2, [r3, #0]
 8005cdc:	687b      	ldr	r3, [r7, #4]
 8005cde:	645a      	str	r2, [r3, #68]	; 0x44
		}
		#endif /* configUSE_TRACE_FACILITY */
		traceTASK_CREATE( pxNewTCB );

		prvAddTaskToReadyList( pxNewTCB );
 8005ce0:	687b      	ldr	r3, [r7, #4]
 8005ce2:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8005ce4:	4b1b      	ldr	r3, [pc, #108]	; (8005d54 <prvAddNewTaskToReadyList+0xd4>)
 8005ce6:	681b      	ldr	r3, [r3, #0]
 8005ce8:	429a      	cmp	r2, r3
 8005cea:	d903      	bls.n	8005cf4 <prvAddNewTaskToReadyList+0x74>
 8005cec:	687b      	ldr	r3, [r7, #4]
 8005cee:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8005cf0:	4a18      	ldr	r2, [pc, #96]	; (8005d54 <prvAddNewTaskToReadyList+0xd4>)
 8005cf2:	6013      	str	r3, [r2, #0]
 8005cf4:	687b      	ldr	r3, [r7, #4]
 8005cf6:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8005cf8:	4613      	mov	r3, r2
 8005cfa:	009b      	lsls	r3, r3, #2
 8005cfc:	4413      	add	r3, r2
 8005cfe:	009b      	lsls	r3, r3, #2
 8005d00:	4a15      	ldr	r2, [pc, #84]	; (8005d58 <prvAddNewTaskToReadyList+0xd8>)
 8005d02:	441a      	add	r2, r3
 8005d04:	687b      	ldr	r3, [r7, #4]
 8005d06:	3304      	adds	r3, #4
 8005d08:	4619      	mov	r1, r3
 8005d0a:	4610      	mov	r0, r2
 8005d0c:	f7fe ffb3 	bl	8004c76 <vListInsertEnd>

		portSETUP_TCB( pxNewTCB );
	}
	taskEXIT_CRITICAL();
 8005d10:	f001 fb28 	bl	8007364 <vPortExitCritical>

	if( xSchedulerRunning != pdFALSE )
 8005d14:	4b0d      	ldr	r3, [pc, #52]	; (8005d4c <prvAddNewTaskToReadyList+0xcc>)
 8005d16:	681b      	ldr	r3, [r3, #0]
 8005d18:	2b00      	cmp	r3, #0
 8005d1a:	d00e      	beq.n	8005d3a <prvAddNewTaskToReadyList+0xba>
	{
		/* If the created task is of a higher priority than the current task
		then it should run now. */
		if( pxCurrentTCB->uxPriority < pxNewTCB->uxPriority )
 8005d1c:	4b0a      	ldr	r3, [pc, #40]	; (8005d48 <prvAddNewTaskToReadyList+0xc8>)
 8005d1e:	681b      	ldr	r3, [r3, #0]
 8005d20:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8005d22:	687b      	ldr	r3, [r7, #4]
 8005d24:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8005d26:	429a      	cmp	r2, r3
 8005d28:	d207      	bcs.n	8005d3a <prvAddNewTaskToReadyList+0xba>
		{
			taskYIELD_IF_USING_PREEMPTION();
 8005d2a:	4b0c      	ldr	r3, [pc, #48]	; (8005d5c <prvAddNewTaskToReadyList+0xdc>)
 8005d2c:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 8005d30:	601a      	str	r2, [r3, #0]
 8005d32:	f3bf 8f4f 	dsb	sy
 8005d36:	f3bf 8f6f 	isb	sy
	}
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}
}
 8005d3a:	bf00      	nop
 8005d3c:	3708      	adds	r7, #8
 8005d3e:	46bd      	mov	sp, r7
 8005d40:	bd80      	pop	{r7, pc}
 8005d42:	bf00      	nop
 8005d44:	20000c28 	.word	0x20000c28
 8005d48:	20000754 	.word	0x20000754
 8005d4c:	20000c34 	.word	0x20000c34
 8005d50:	20000c44 	.word	0x20000c44
 8005d54:	20000c30 	.word	0x20000c30
 8005d58:	20000758 	.word	0x20000758
 8005d5c:	e000ed04 	.word	0xe000ed04

08005d60 <vTaskDelay>:
/*-----------------------------------------------------------*/

#if ( INCLUDE_vTaskDelay == 1 )

	void vTaskDelay( const TickType_t xTicksToDelay )
	{
 8005d60:	b580      	push	{r7, lr}
 8005d62:	b084      	sub	sp, #16
 8005d64:	af00      	add	r7, sp, #0
 8005d66:	6078      	str	r0, [r7, #4]
	BaseType_t xAlreadyYielded = pdFALSE;
 8005d68:	2300      	movs	r3, #0
 8005d6a:	60fb      	str	r3, [r7, #12]

		/* A delay time of zero just forces a reschedule. */
		if( xTicksToDelay > ( TickType_t ) 0U )
 8005d6c:	687b      	ldr	r3, [r7, #4]
 8005d6e:	2b00      	cmp	r3, #0
 8005d70:	d017      	beq.n	8005da2 <vTaskDelay+0x42>
		{
			configASSERT( uxSchedulerSuspended == 0 );
 8005d72:	4b13      	ldr	r3, [pc, #76]	; (8005dc0 <vTaskDelay+0x60>)
 8005d74:	681b      	ldr	r3, [r3, #0]
 8005d76:	2b00      	cmp	r3, #0
 8005d78:	d00a      	beq.n	8005d90 <vTaskDelay+0x30>
	__asm volatile
 8005d7a:	f04f 0350 	mov.w	r3, #80	; 0x50
 8005d7e:	f383 8811 	msr	BASEPRI, r3
 8005d82:	f3bf 8f6f 	isb	sy
 8005d86:	f3bf 8f4f 	dsb	sy
 8005d8a:	60bb      	str	r3, [r7, #8]
}
 8005d8c:	bf00      	nop
 8005d8e:	e7fe      	b.n	8005d8e <vTaskDelay+0x2e>
			vTaskSuspendAll();
 8005d90:	f000 f880 	bl	8005e94 <vTaskSuspendAll>
				list or removed from the blocked list until the scheduler
				is resumed.

				This task cannot be in an event list as it is the currently
				executing task. */
				prvAddCurrentTaskToDelayedList( xTicksToDelay, pdFALSE );
 8005d94:	2100      	movs	r1, #0
 8005d96:	6878      	ldr	r0, [r7, #4]
 8005d98:	f000 fde8 	bl	800696c <prvAddCurrentTaskToDelayedList>
			}
			xAlreadyYielded = xTaskResumeAll();
 8005d9c:	f000 f888 	bl	8005eb0 <xTaskResumeAll>
 8005da0:	60f8      	str	r0, [r7, #12]
			mtCOVERAGE_TEST_MARKER();
		}

		/* Force a reschedule if xTaskResumeAll has not already done so, we may
		have put ourselves to sleep. */
		if( xAlreadyYielded == pdFALSE )
 8005da2:	68fb      	ldr	r3, [r7, #12]
 8005da4:	2b00      	cmp	r3, #0
 8005da6:	d107      	bne.n	8005db8 <vTaskDelay+0x58>
		{
			portYIELD_WITHIN_API();
 8005da8:	4b06      	ldr	r3, [pc, #24]	; (8005dc4 <vTaskDelay+0x64>)
 8005daa:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 8005dae:	601a      	str	r2, [r3, #0]
 8005db0:	f3bf 8f4f 	dsb	sy
 8005db4:	f3bf 8f6f 	isb	sy
		}
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}
 8005db8:	bf00      	nop
 8005dba:	3710      	adds	r7, #16
 8005dbc:	46bd      	mov	sp, r7
 8005dbe:	bd80      	pop	{r7, pc}
 8005dc0:	20000c50 	.word	0x20000c50
 8005dc4:	e000ed04 	.word	0xe000ed04

08005dc8 <vTaskStartScheduler>:

#endif /* ( ( INCLUDE_xTaskResumeFromISR == 1 ) && ( INCLUDE_vTaskSuspend == 1 ) ) */
/*-----------------------------------------------------------*/

void vTaskStartScheduler( void )
{
 8005dc8:	b580      	push	{r7, lr}
 8005dca:	b08a      	sub	sp, #40	; 0x28
 8005dcc:	af04      	add	r7, sp, #16
BaseType_t xReturn;

	/* Add the idle task at the lowest priority. */
	#if( configSUPPORT_STATIC_ALLOCATION == 1 )
	{
		StaticTask_t *pxIdleTaskTCBBuffer = NULL;
 8005dce:	2300      	movs	r3, #0
 8005dd0:	60bb      	str	r3, [r7, #8]
		StackType_t *pxIdleTaskStackBuffer = NULL;
 8005dd2:	2300      	movs	r3, #0
 8005dd4:	607b      	str	r3, [r7, #4]
		uint32_t ulIdleTaskStackSize;

		/* The Idle task is created using user provided RAM - obtain the
		address of the RAM then create the idle task. */
		vApplicationGetIdleTaskMemory( &pxIdleTaskTCBBuffer, &pxIdleTaskStackBuffer, &ulIdleTaskStackSize );
 8005dd6:	463a      	mov	r2, r7
 8005dd8:	1d39      	adds	r1, r7, #4
 8005dda:	f107 0308 	add.w	r3, r7, #8
 8005dde:	4618      	mov	r0, r3
 8005de0:	f7fe fee8 	bl	8004bb4 <vApplicationGetIdleTaskMemory>
		xIdleTaskHandle = xTaskCreateStatic(	prvIdleTask,
 8005de4:	6839      	ldr	r1, [r7, #0]
 8005de6:	687b      	ldr	r3, [r7, #4]
 8005de8:	68ba      	ldr	r2, [r7, #8]
 8005dea:	9202      	str	r2, [sp, #8]
 8005dec:	9301      	str	r3, [sp, #4]
 8005dee:	2300      	movs	r3, #0
 8005df0:	9300      	str	r3, [sp, #0]
 8005df2:	2300      	movs	r3, #0
 8005df4:	460a      	mov	r2, r1
 8005df6:	4921      	ldr	r1, [pc, #132]	; (8005e7c <vTaskStartScheduler+0xb4>)
 8005df8:	4821      	ldr	r0, [pc, #132]	; (8005e80 <vTaskStartScheduler+0xb8>)
 8005dfa:	f7ff fe0f 	bl	8005a1c <xTaskCreateStatic>
 8005dfe:	4603      	mov	r3, r0
 8005e00:	4a20      	ldr	r2, [pc, #128]	; (8005e84 <vTaskStartScheduler+0xbc>)
 8005e02:	6013      	str	r3, [r2, #0]
												( void * ) NULL, /*lint !e961.  The cast is not redundant for all compilers. */
												portPRIVILEGE_BIT, /* In effect ( tskIDLE_PRIORITY | portPRIVILEGE_BIT ), but tskIDLE_PRIORITY is zero. */
												pxIdleTaskStackBuffer,
												pxIdleTaskTCBBuffer ); /*lint !e961 MISRA exception, justified as it is not a redundant explicit cast to all supported compilers. */

		if( xIdleTaskHandle != NULL )
 8005e04:	4b1f      	ldr	r3, [pc, #124]	; (8005e84 <vTaskStartScheduler+0xbc>)
 8005e06:	681b      	ldr	r3, [r3, #0]
 8005e08:	2b00      	cmp	r3, #0
 8005e0a:	d002      	beq.n	8005e12 <vTaskStartScheduler+0x4a>
		{
			xReturn = pdPASS;
 8005e0c:	2301      	movs	r3, #1
 8005e0e:	617b      	str	r3, [r7, #20]
 8005e10:	e001      	b.n	8005e16 <vTaskStartScheduler+0x4e>
		}
		else
		{
			xReturn = pdFAIL;
 8005e12:	2300      	movs	r3, #0
 8005e14:	617b      	str	r3, [r7, #20]
	}
	#endif /* configSUPPORT_STATIC_ALLOCATION */

	#if ( configUSE_TIMERS == 1 )
	{
		if( xReturn == pdPASS )
 8005e16:	697b      	ldr	r3, [r7, #20]
 8005e18:	2b01      	cmp	r3, #1
 8005e1a:	d102      	bne.n	8005e22 <vTaskStartScheduler+0x5a>
		{
			xReturn = xTimerCreateTimerTask();
 8005e1c:	f000 fdfa 	bl	8006a14 <xTimerCreateTimerTask>
 8005e20:	6178      	str	r0, [r7, #20]
			mtCOVERAGE_TEST_MARKER();
		}
	}
	#endif /* configUSE_TIMERS */

	if( xReturn == pdPASS )
 8005e22:	697b      	ldr	r3, [r7, #20]
 8005e24:	2b01      	cmp	r3, #1
 8005e26:	d116      	bne.n	8005e56 <vTaskStartScheduler+0x8e>
	__asm volatile
 8005e28:	f04f 0350 	mov.w	r3, #80	; 0x50
 8005e2c:	f383 8811 	msr	BASEPRI, r3
 8005e30:	f3bf 8f6f 	isb	sy
 8005e34:	f3bf 8f4f 	dsb	sy
 8005e38:	613b      	str	r3, [r7, #16]
}
 8005e3a:	bf00      	nop
			structure specific to the task that will run first. */
			_impure_ptr = &( pxCurrentTCB->xNewLib_reent );
		}
		#endif /* configUSE_NEWLIB_REENTRANT */

		xNextTaskUnblockTime = portMAX_DELAY;
 8005e3c:	4b12      	ldr	r3, [pc, #72]	; (8005e88 <vTaskStartScheduler+0xc0>)
 8005e3e:	f04f 32ff 	mov.w	r2, #4294967295
 8005e42:	601a      	str	r2, [r3, #0]
		xSchedulerRunning = pdTRUE;
 8005e44:	4b11      	ldr	r3, [pc, #68]	; (8005e8c <vTaskStartScheduler+0xc4>)
 8005e46:	2201      	movs	r2, #1
 8005e48:	601a      	str	r2, [r3, #0]
		xTickCount = ( TickType_t ) configINITIAL_TICK_COUNT;
 8005e4a:	4b11      	ldr	r3, [pc, #68]	; (8005e90 <vTaskStartScheduler+0xc8>)
 8005e4c:	2200      	movs	r2, #0
 8005e4e:	601a      	str	r2, [r3, #0]

		traceTASK_SWITCHED_IN();

		/* Setting up the timer tick is hardware specific and thus in the
		portable interface. */
		if( xPortStartScheduler() != pdFALSE )
 8005e50:	f001 f9b6 	bl	80071c0 <xPortStartScheduler>
	}

	/* Prevent compiler warnings if INCLUDE_xTaskGetIdleTaskHandle is set to 0,
	meaning xIdleTaskHandle is not used anywhere else. */
	( void ) xIdleTaskHandle;
}
 8005e54:	e00e      	b.n	8005e74 <vTaskStartScheduler+0xac>
		configASSERT( xReturn != errCOULD_NOT_ALLOCATE_REQUIRED_MEMORY );
 8005e56:	697b      	ldr	r3, [r7, #20]
 8005e58:	f1b3 3fff 	cmp.w	r3, #4294967295
 8005e5c:	d10a      	bne.n	8005e74 <vTaskStartScheduler+0xac>
	__asm volatile
 8005e5e:	f04f 0350 	mov.w	r3, #80	; 0x50
 8005e62:	f383 8811 	msr	BASEPRI, r3
 8005e66:	f3bf 8f6f 	isb	sy
 8005e6a:	f3bf 8f4f 	dsb	sy
 8005e6e:	60fb      	str	r3, [r7, #12]
}
 8005e70:	bf00      	nop
 8005e72:	e7fe      	b.n	8005e72 <vTaskStartScheduler+0xaa>
}
 8005e74:	bf00      	nop
 8005e76:	3718      	adds	r7, #24
 8005e78:	46bd      	mov	sp, r7
 8005e7a:	bd80      	pop	{r7, pc}
 8005e7c:	08009da8 	.word	0x08009da8
 8005e80:	080064ad 	.word	0x080064ad
 8005e84:	20000c4c 	.word	0x20000c4c
 8005e88:	20000c48 	.word	0x20000c48
 8005e8c:	20000c34 	.word	0x20000c34
 8005e90:	20000c2c 	.word	0x20000c2c

08005e94 <vTaskSuspendAll>:
	vPortEndScheduler();
}
/*----------------------------------------------------------*/

void vTaskSuspendAll( void )
{
 8005e94:	b480      	push	{r7}
 8005e96:	af00      	add	r7, sp, #0
	/* A critical section is not required as the variable is of type
	BaseType_t.  Please read Richard Barry's reply in the following link to a
	post in the FreeRTOS support forum before reporting this as a bug! -
	http://goo.gl/wu4acr */
	++uxSchedulerSuspended;
 8005e98:	4b04      	ldr	r3, [pc, #16]	; (8005eac <vTaskSuspendAll+0x18>)
 8005e9a:	681b      	ldr	r3, [r3, #0]
 8005e9c:	3301      	adds	r3, #1
 8005e9e:	4a03      	ldr	r2, [pc, #12]	; (8005eac <vTaskSuspendAll+0x18>)
 8005ea0:	6013      	str	r3, [r2, #0]
	portMEMORY_BARRIER();
}
 8005ea2:	bf00      	nop
 8005ea4:	46bd      	mov	sp, r7
 8005ea6:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005eaa:	4770      	bx	lr
 8005eac:	20000c50 	.word	0x20000c50

08005eb0 <xTaskResumeAll>:

#endif /* configUSE_TICKLESS_IDLE */
/*----------------------------------------------------------*/

BaseType_t xTaskResumeAll( void )
{
 8005eb0:	b580      	push	{r7, lr}
 8005eb2:	b084      	sub	sp, #16
 8005eb4:	af00      	add	r7, sp, #0
TCB_t *pxTCB = NULL;
 8005eb6:	2300      	movs	r3, #0
 8005eb8:	60fb      	str	r3, [r7, #12]
BaseType_t xAlreadyYielded = pdFALSE;
 8005eba:	2300      	movs	r3, #0
 8005ebc:	60bb      	str	r3, [r7, #8]

	/* If uxSchedulerSuspended is zero then this function does not match a
	previous call to vTaskSuspendAll(). */
	configASSERT( uxSchedulerSuspended );
 8005ebe:	4b42      	ldr	r3, [pc, #264]	; (8005fc8 <xTaskResumeAll+0x118>)
 8005ec0:	681b      	ldr	r3, [r3, #0]
 8005ec2:	2b00      	cmp	r3, #0
 8005ec4:	d10a      	bne.n	8005edc <xTaskResumeAll+0x2c>
	__asm volatile
 8005ec6:	f04f 0350 	mov.w	r3, #80	; 0x50
 8005eca:	f383 8811 	msr	BASEPRI, r3
 8005ece:	f3bf 8f6f 	isb	sy
 8005ed2:	f3bf 8f4f 	dsb	sy
 8005ed6:	603b      	str	r3, [r7, #0]
}
 8005ed8:	bf00      	nop
 8005eda:	e7fe      	b.n	8005eda <xTaskResumeAll+0x2a>
	/* It is possible that an ISR caused a task to be removed from an event
	list while the scheduler was suspended.  If this was the case then the
	removed task will have been added to the xPendingReadyList.  Once the
	scheduler has been resumed it is safe to move all the pending ready
	tasks from this list into their appropriate ready list. */
	taskENTER_CRITICAL();
 8005edc:	f001 fa12 	bl	8007304 <vPortEnterCritical>
	{
		--uxSchedulerSuspended;
 8005ee0:	4b39      	ldr	r3, [pc, #228]	; (8005fc8 <xTaskResumeAll+0x118>)
 8005ee2:	681b      	ldr	r3, [r3, #0]
 8005ee4:	3b01      	subs	r3, #1
 8005ee6:	4a38      	ldr	r2, [pc, #224]	; (8005fc8 <xTaskResumeAll+0x118>)
 8005ee8:	6013      	str	r3, [r2, #0]

		if( uxSchedulerSuspended == ( UBaseType_t ) pdFALSE )
 8005eea:	4b37      	ldr	r3, [pc, #220]	; (8005fc8 <xTaskResumeAll+0x118>)
 8005eec:	681b      	ldr	r3, [r3, #0]
 8005eee:	2b00      	cmp	r3, #0
 8005ef0:	d162      	bne.n	8005fb8 <xTaskResumeAll+0x108>
		{
			if( uxCurrentNumberOfTasks > ( UBaseType_t ) 0U )
 8005ef2:	4b36      	ldr	r3, [pc, #216]	; (8005fcc <xTaskResumeAll+0x11c>)
 8005ef4:	681b      	ldr	r3, [r3, #0]
 8005ef6:	2b00      	cmp	r3, #0
 8005ef8:	d05e      	beq.n	8005fb8 <xTaskResumeAll+0x108>
			{
				/* Move any readied tasks from the pending list into the
				appropriate ready list. */
				while( listLIST_IS_EMPTY( &xPendingReadyList ) == pdFALSE )
 8005efa:	e02f      	b.n	8005f5c <xTaskResumeAll+0xac>
				{
					pxTCB = listGET_OWNER_OF_HEAD_ENTRY( ( &xPendingReadyList ) ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 8005efc:	4b34      	ldr	r3, [pc, #208]	; (8005fd0 <xTaskResumeAll+0x120>)
 8005efe:	68db      	ldr	r3, [r3, #12]
 8005f00:	68db      	ldr	r3, [r3, #12]
 8005f02:	60fb      	str	r3, [r7, #12]
					( void ) uxListRemove( &( pxTCB->xEventListItem ) );
 8005f04:	68fb      	ldr	r3, [r7, #12]
 8005f06:	3318      	adds	r3, #24
 8005f08:	4618      	mov	r0, r3
 8005f0a:	f7fe ff11 	bl	8004d30 <uxListRemove>
					( void ) uxListRemove( &( pxTCB->xStateListItem ) );
 8005f0e:	68fb      	ldr	r3, [r7, #12]
 8005f10:	3304      	adds	r3, #4
 8005f12:	4618      	mov	r0, r3
 8005f14:	f7fe ff0c 	bl	8004d30 <uxListRemove>
					prvAddTaskToReadyList( pxTCB );
 8005f18:	68fb      	ldr	r3, [r7, #12]
 8005f1a:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8005f1c:	4b2d      	ldr	r3, [pc, #180]	; (8005fd4 <xTaskResumeAll+0x124>)
 8005f1e:	681b      	ldr	r3, [r3, #0]
 8005f20:	429a      	cmp	r2, r3
 8005f22:	d903      	bls.n	8005f2c <xTaskResumeAll+0x7c>
 8005f24:	68fb      	ldr	r3, [r7, #12]
 8005f26:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8005f28:	4a2a      	ldr	r2, [pc, #168]	; (8005fd4 <xTaskResumeAll+0x124>)
 8005f2a:	6013      	str	r3, [r2, #0]
 8005f2c:	68fb      	ldr	r3, [r7, #12]
 8005f2e:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8005f30:	4613      	mov	r3, r2
 8005f32:	009b      	lsls	r3, r3, #2
 8005f34:	4413      	add	r3, r2
 8005f36:	009b      	lsls	r3, r3, #2
 8005f38:	4a27      	ldr	r2, [pc, #156]	; (8005fd8 <xTaskResumeAll+0x128>)
 8005f3a:	441a      	add	r2, r3
 8005f3c:	68fb      	ldr	r3, [r7, #12]
 8005f3e:	3304      	adds	r3, #4
 8005f40:	4619      	mov	r1, r3
 8005f42:	4610      	mov	r0, r2
 8005f44:	f7fe fe97 	bl	8004c76 <vListInsertEnd>

					/* If the moved task has a priority higher than the current
					task then a yield must be performed. */
					if( pxTCB->uxPriority >= pxCurrentTCB->uxPriority )
 8005f48:	68fb      	ldr	r3, [r7, #12]
 8005f4a:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8005f4c:	4b23      	ldr	r3, [pc, #140]	; (8005fdc <xTaskResumeAll+0x12c>)
 8005f4e:	681b      	ldr	r3, [r3, #0]
 8005f50:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8005f52:	429a      	cmp	r2, r3
 8005f54:	d302      	bcc.n	8005f5c <xTaskResumeAll+0xac>
					{
						xYieldPending = pdTRUE;
 8005f56:	4b22      	ldr	r3, [pc, #136]	; (8005fe0 <xTaskResumeAll+0x130>)
 8005f58:	2201      	movs	r2, #1
 8005f5a:	601a      	str	r2, [r3, #0]
				while( listLIST_IS_EMPTY( &xPendingReadyList ) == pdFALSE )
 8005f5c:	4b1c      	ldr	r3, [pc, #112]	; (8005fd0 <xTaskResumeAll+0x120>)
 8005f5e:	681b      	ldr	r3, [r3, #0]
 8005f60:	2b00      	cmp	r3, #0
 8005f62:	d1cb      	bne.n	8005efc <xTaskResumeAll+0x4c>
					{
						mtCOVERAGE_TEST_MARKER();
					}
				}

				if( pxTCB != NULL )
 8005f64:	68fb      	ldr	r3, [r7, #12]
 8005f66:	2b00      	cmp	r3, #0
 8005f68:	d001      	beq.n	8005f6e <xTaskResumeAll+0xbe>
					which may have prevented the next unblock time from being
					re-calculated, in which case re-calculate it now.  Mainly
					important for low power tickless implementations, where
					this can prevent an unnecessary exit from low power
					state. */
					prvResetNextTaskUnblockTime();
 8005f6a:	f000 fb55 	bl	8006618 <prvResetNextTaskUnblockTime>
				/* If any ticks occurred while the scheduler was suspended then
				they should be processed now.  This ensures the tick count does
				not	slip, and that any delayed tasks are resumed at the correct
				time. */
				{
					UBaseType_t uxPendedCounts = uxPendedTicks; /* Non-volatile copy. */
 8005f6e:	4b1d      	ldr	r3, [pc, #116]	; (8005fe4 <xTaskResumeAll+0x134>)
 8005f70:	681b      	ldr	r3, [r3, #0]
 8005f72:	607b      	str	r3, [r7, #4]

					if( uxPendedCounts > ( UBaseType_t ) 0U )
 8005f74:	687b      	ldr	r3, [r7, #4]
 8005f76:	2b00      	cmp	r3, #0
 8005f78:	d010      	beq.n	8005f9c <xTaskResumeAll+0xec>
					{
						do
						{
							if( xTaskIncrementTick() != pdFALSE )
 8005f7a:	f000 f847 	bl	800600c <xTaskIncrementTick>
 8005f7e:	4603      	mov	r3, r0
 8005f80:	2b00      	cmp	r3, #0
 8005f82:	d002      	beq.n	8005f8a <xTaskResumeAll+0xda>
							{
								xYieldPending = pdTRUE;
 8005f84:	4b16      	ldr	r3, [pc, #88]	; (8005fe0 <xTaskResumeAll+0x130>)
 8005f86:	2201      	movs	r2, #1
 8005f88:	601a      	str	r2, [r3, #0]
							}
							else
							{
								mtCOVERAGE_TEST_MARKER();
							}
							--uxPendedCounts;
 8005f8a:	687b      	ldr	r3, [r7, #4]
 8005f8c:	3b01      	subs	r3, #1
 8005f8e:	607b      	str	r3, [r7, #4]
						} while( uxPendedCounts > ( UBaseType_t ) 0U );
 8005f90:	687b      	ldr	r3, [r7, #4]
 8005f92:	2b00      	cmp	r3, #0
 8005f94:	d1f1      	bne.n	8005f7a <xTaskResumeAll+0xca>

						uxPendedTicks = 0;
 8005f96:	4b13      	ldr	r3, [pc, #76]	; (8005fe4 <xTaskResumeAll+0x134>)
 8005f98:	2200      	movs	r2, #0
 8005f9a:	601a      	str	r2, [r3, #0]
					{
						mtCOVERAGE_TEST_MARKER();
					}
				}

				if( xYieldPending != pdFALSE )
 8005f9c:	4b10      	ldr	r3, [pc, #64]	; (8005fe0 <xTaskResumeAll+0x130>)
 8005f9e:	681b      	ldr	r3, [r3, #0]
 8005fa0:	2b00      	cmp	r3, #0
 8005fa2:	d009      	beq.n	8005fb8 <xTaskResumeAll+0x108>
				{
					#if( configUSE_PREEMPTION != 0 )
					{
						xAlreadyYielded = pdTRUE;
 8005fa4:	2301      	movs	r3, #1
 8005fa6:	60bb      	str	r3, [r7, #8]
					}
					#endif
					taskYIELD_IF_USING_PREEMPTION();
 8005fa8:	4b0f      	ldr	r3, [pc, #60]	; (8005fe8 <xTaskResumeAll+0x138>)
 8005faa:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 8005fae:	601a      	str	r2, [r3, #0]
 8005fb0:	f3bf 8f4f 	dsb	sy
 8005fb4:	f3bf 8f6f 	isb	sy
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}
	taskEXIT_CRITICAL();
 8005fb8:	f001 f9d4 	bl	8007364 <vPortExitCritical>

	return xAlreadyYielded;
 8005fbc:	68bb      	ldr	r3, [r7, #8]
}
 8005fbe:	4618      	mov	r0, r3
 8005fc0:	3710      	adds	r7, #16
 8005fc2:	46bd      	mov	sp, r7
 8005fc4:	bd80      	pop	{r7, pc}
 8005fc6:	bf00      	nop
 8005fc8:	20000c50 	.word	0x20000c50
 8005fcc:	20000c28 	.word	0x20000c28
 8005fd0:	20000be8 	.word	0x20000be8
 8005fd4:	20000c30 	.word	0x20000c30
 8005fd8:	20000758 	.word	0x20000758
 8005fdc:	20000754 	.word	0x20000754
 8005fe0:	20000c3c 	.word	0x20000c3c
 8005fe4:	20000c38 	.word	0x20000c38
 8005fe8:	e000ed04 	.word	0xe000ed04

08005fec <xTaskGetTickCount>:
/*-----------------------------------------------------------*/

TickType_t xTaskGetTickCount( void )
{
 8005fec:	b480      	push	{r7}
 8005fee:	b083      	sub	sp, #12
 8005ff0:	af00      	add	r7, sp, #0
TickType_t xTicks;

	/* Critical section required if running on a 16 bit processor. */
	portTICK_TYPE_ENTER_CRITICAL();
	{
		xTicks = xTickCount;
 8005ff2:	4b05      	ldr	r3, [pc, #20]	; (8006008 <xTaskGetTickCount+0x1c>)
 8005ff4:	681b      	ldr	r3, [r3, #0]
 8005ff6:	607b      	str	r3, [r7, #4]
	}
	portTICK_TYPE_EXIT_CRITICAL();

	return xTicks;
 8005ff8:	687b      	ldr	r3, [r7, #4]
}
 8005ffa:	4618      	mov	r0, r3
 8005ffc:	370c      	adds	r7, #12
 8005ffe:	46bd      	mov	sp, r7
 8006000:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006004:	4770      	bx	lr
 8006006:	bf00      	nop
 8006008:	20000c2c 	.word	0x20000c2c

0800600c <xTaskIncrementTick>:

#endif /* INCLUDE_xTaskAbortDelay */
/*----------------------------------------------------------*/

BaseType_t xTaskIncrementTick( void )
{
 800600c:	b580      	push	{r7, lr}
 800600e:	b086      	sub	sp, #24
 8006010:	af00      	add	r7, sp, #0
TCB_t * pxTCB;
TickType_t xItemValue;
BaseType_t xSwitchRequired = pdFALSE;
 8006012:	2300      	movs	r3, #0
 8006014:	617b      	str	r3, [r7, #20]

	/* Called by the portable layer each time a tick interrupt occurs.
	Increments the tick then checks to see if the new tick value will cause any
	tasks to be unblocked. */
	traceTASK_INCREMENT_TICK( xTickCount );
	if( uxSchedulerSuspended == ( UBaseType_t ) pdFALSE )
 8006016:	4b4f      	ldr	r3, [pc, #316]	; (8006154 <xTaskIncrementTick+0x148>)
 8006018:	681b      	ldr	r3, [r3, #0]
 800601a:	2b00      	cmp	r3, #0
 800601c:	f040 8089 	bne.w	8006132 <xTaskIncrementTick+0x126>
	{
		/* Minor optimisation.  The tick count cannot change in this
		block. */
		const TickType_t xConstTickCount = xTickCount + ( TickType_t ) 1;
 8006020:	4b4d      	ldr	r3, [pc, #308]	; (8006158 <xTaskIncrementTick+0x14c>)
 8006022:	681b      	ldr	r3, [r3, #0]
 8006024:	3301      	adds	r3, #1
 8006026:	613b      	str	r3, [r7, #16]

		/* Increment the RTOS tick, switching the delayed and overflowed
		delayed lists if it wraps to 0. */
		xTickCount = xConstTickCount;
 8006028:	4a4b      	ldr	r2, [pc, #300]	; (8006158 <xTaskIncrementTick+0x14c>)
 800602a:	693b      	ldr	r3, [r7, #16]
 800602c:	6013      	str	r3, [r2, #0]

		if( xConstTickCount == ( TickType_t ) 0U ) /*lint !e774 'if' does not always evaluate to false as it is looking for an overflow. */
 800602e:	693b      	ldr	r3, [r7, #16]
 8006030:	2b00      	cmp	r3, #0
 8006032:	d120      	bne.n	8006076 <xTaskIncrementTick+0x6a>
		{
			taskSWITCH_DELAYED_LISTS();
 8006034:	4b49      	ldr	r3, [pc, #292]	; (800615c <xTaskIncrementTick+0x150>)
 8006036:	681b      	ldr	r3, [r3, #0]
 8006038:	681b      	ldr	r3, [r3, #0]
 800603a:	2b00      	cmp	r3, #0
 800603c:	d00a      	beq.n	8006054 <xTaskIncrementTick+0x48>
	__asm volatile
 800603e:	f04f 0350 	mov.w	r3, #80	; 0x50
 8006042:	f383 8811 	msr	BASEPRI, r3
 8006046:	f3bf 8f6f 	isb	sy
 800604a:	f3bf 8f4f 	dsb	sy
 800604e:	603b      	str	r3, [r7, #0]
}
 8006050:	bf00      	nop
 8006052:	e7fe      	b.n	8006052 <xTaskIncrementTick+0x46>
 8006054:	4b41      	ldr	r3, [pc, #260]	; (800615c <xTaskIncrementTick+0x150>)
 8006056:	681b      	ldr	r3, [r3, #0]
 8006058:	60fb      	str	r3, [r7, #12]
 800605a:	4b41      	ldr	r3, [pc, #260]	; (8006160 <xTaskIncrementTick+0x154>)
 800605c:	681b      	ldr	r3, [r3, #0]
 800605e:	4a3f      	ldr	r2, [pc, #252]	; (800615c <xTaskIncrementTick+0x150>)
 8006060:	6013      	str	r3, [r2, #0]
 8006062:	4a3f      	ldr	r2, [pc, #252]	; (8006160 <xTaskIncrementTick+0x154>)
 8006064:	68fb      	ldr	r3, [r7, #12]
 8006066:	6013      	str	r3, [r2, #0]
 8006068:	4b3e      	ldr	r3, [pc, #248]	; (8006164 <xTaskIncrementTick+0x158>)
 800606a:	681b      	ldr	r3, [r3, #0]
 800606c:	3301      	adds	r3, #1
 800606e:	4a3d      	ldr	r2, [pc, #244]	; (8006164 <xTaskIncrementTick+0x158>)
 8006070:	6013      	str	r3, [r2, #0]
 8006072:	f000 fad1 	bl	8006618 <prvResetNextTaskUnblockTime>

		/* See if this tick has made a timeout expire.  Tasks are stored in
		the	queue in the order of their wake time - meaning once one task
		has been found whose block time has not expired there is no need to
		look any further down the list. */
		if( xConstTickCount >= xNextTaskUnblockTime )
 8006076:	4b3c      	ldr	r3, [pc, #240]	; (8006168 <xTaskIncrementTick+0x15c>)
 8006078:	681b      	ldr	r3, [r3, #0]
 800607a:	693a      	ldr	r2, [r7, #16]
 800607c:	429a      	cmp	r2, r3
 800607e:	d349      	bcc.n	8006114 <xTaskIncrementTick+0x108>
		{
			for( ;; )
			{
				if( listLIST_IS_EMPTY( pxDelayedTaskList ) != pdFALSE )
 8006080:	4b36      	ldr	r3, [pc, #216]	; (800615c <xTaskIncrementTick+0x150>)
 8006082:	681b      	ldr	r3, [r3, #0]
 8006084:	681b      	ldr	r3, [r3, #0]
 8006086:	2b00      	cmp	r3, #0
 8006088:	d104      	bne.n	8006094 <xTaskIncrementTick+0x88>
					/* The delayed list is empty.  Set xNextTaskUnblockTime
					to the maximum possible value so it is extremely
					unlikely that the
					if( xTickCount >= xNextTaskUnblockTime ) test will pass
					next time through. */
					xNextTaskUnblockTime = portMAX_DELAY; /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 800608a:	4b37      	ldr	r3, [pc, #220]	; (8006168 <xTaskIncrementTick+0x15c>)
 800608c:	f04f 32ff 	mov.w	r2, #4294967295
 8006090:	601a      	str	r2, [r3, #0]
					break;
 8006092:	e03f      	b.n	8006114 <xTaskIncrementTick+0x108>
				{
					/* The delayed list is not empty, get the value of the
					item at the head of the delayed list.  This is the time
					at which the task at the head of the delayed list must
					be removed from the Blocked state. */
					pxTCB = listGET_OWNER_OF_HEAD_ENTRY( pxDelayedTaskList ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 8006094:	4b31      	ldr	r3, [pc, #196]	; (800615c <xTaskIncrementTick+0x150>)
 8006096:	681b      	ldr	r3, [r3, #0]
 8006098:	68db      	ldr	r3, [r3, #12]
 800609a:	68db      	ldr	r3, [r3, #12]
 800609c:	60bb      	str	r3, [r7, #8]
					xItemValue = listGET_LIST_ITEM_VALUE( &( pxTCB->xStateListItem ) );
 800609e:	68bb      	ldr	r3, [r7, #8]
 80060a0:	685b      	ldr	r3, [r3, #4]
 80060a2:	607b      	str	r3, [r7, #4]

					if( xConstTickCount < xItemValue )
 80060a4:	693a      	ldr	r2, [r7, #16]
 80060a6:	687b      	ldr	r3, [r7, #4]
 80060a8:	429a      	cmp	r2, r3
 80060aa:	d203      	bcs.n	80060b4 <xTaskIncrementTick+0xa8>
						/* It is not time to unblock this item yet, but the
						item value is the time at which the task at the head
						of the blocked list must be removed from the Blocked
						state -	so record the item value in
						xNextTaskUnblockTime. */
						xNextTaskUnblockTime = xItemValue;
 80060ac:	4a2e      	ldr	r2, [pc, #184]	; (8006168 <xTaskIncrementTick+0x15c>)
 80060ae:	687b      	ldr	r3, [r7, #4]
 80060b0:	6013      	str	r3, [r2, #0]
						break; /*lint !e9011 Code structure here is deedmed easier to understand with multiple breaks. */
 80060b2:	e02f      	b.n	8006114 <xTaskIncrementTick+0x108>
					{
						mtCOVERAGE_TEST_MARKER();
					}

					/* It is time to remove the item from the Blocked state. */
					( void ) uxListRemove( &( pxTCB->xStateListItem ) );
 80060b4:	68bb      	ldr	r3, [r7, #8]
 80060b6:	3304      	adds	r3, #4
 80060b8:	4618      	mov	r0, r3
 80060ba:	f7fe fe39 	bl	8004d30 <uxListRemove>

					/* Is the task waiting on an event also?  If so remove
					it from the event list. */
					if( listLIST_ITEM_CONTAINER( &( pxTCB->xEventListItem ) ) != NULL )
 80060be:	68bb      	ldr	r3, [r7, #8]
 80060c0:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80060c2:	2b00      	cmp	r3, #0
 80060c4:	d004      	beq.n	80060d0 <xTaskIncrementTick+0xc4>
					{
						( void ) uxListRemove( &( pxTCB->xEventListItem ) );
 80060c6:	68bb      	ldr	r3, [r7, #8]
 80060c8:	3318      	adds	r3, #24
 80060ca:	4618      	mov	r0, r3
 80060cc:	f7fe fe30 	bl	8004d30 <uxListRemove>
						mtCOVERAGE_TEST_MARKER();
					}

					/* Place the unblocked task into the appropriate ready
					list. */
					prvAddTaskToReadyList( pxTCB );
 80060d0:	68bb      	ldr	r3, [r7, #8]
 80060d2:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 80060d4:	4b25      	ldr	r3, [pc, #148]	; (800616c <xTaskIncrementTick+0x160>)
 80060d6:	681b      	ldr	r3, [r3, #0]
 80060d8:	429a      	cmp	r2, r3
 80060da:	d903      	bls.n	80060e4 <xTaskIncrementTick+0xd8>
 80060dc:	68bb      	ldr	r3, [r7, #8]
 80060de:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80060e0:	4a22      	ldr	r2, [pc, #136]	; (800616c <xTaskIncrementTick+0x160>)
 80060e2:	6013      	str	r3, [r2, #0]
 80060e4:	68bb      	ldr	r3, [r7, #8]
 80060e6:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 80060e8:	4613      	mov	r3, r2
 80060ea:	009b      	lsls	r3, r3, #2
 80060ec:	4413      	add	r3, r2
 80060ee:	009b      	lsls	r3, r3, #2
 80060f0:	4a1f      	ldr	r2, [pc, #124]	; (8006170 <xTaskIncrementTick+0x164>)
 80060f2:	441a      	add	r2, r3
 80060f4:	68bb      	ldr	r3, [r7, #8]
 80060f6:	3304      	adds	r3, #4
 80060f8:	4619      	mov	r1, r3
 80060fa:	4610      	mov	r0, r2
 80060fc:	f7fe fdbb 	bl	8004c76 <vListInsertEnd>
					{
						/* Preemption is on, but a context switch should
						only be performed if the unblocked task has a
						priority that is equal to or higher than the
						currently executing task. */
						if( pxTCB->uxPriority >= pxCurrentTCB->uxPriority )
 8006100:	68bb      	ldr	r3, [r7, #8]
 8006102:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8006104:	4b1b      	ldr	r3, [pc, #108]	; (8006174 <xTaskIncrementTick+0x168>)
 8006106:	681b      	ldr	r3, [r3, #0]
 8006108:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800610a:	429a      	cmp	r2, r3
 800610c:	d3b8      	bcc.n	8006080 <xTaskIncrementTick+0x74>
						{
							xSwitchRequired = pdTRUE;
 800610e:	2301      	movs	r3, #1
 8006110:	617b      	str	r3, [r7, #20]
				if( listLIST_IS_EMPTY( pxDelayedTaskList ) != pdFALSE )
 8006112:	e7b5      	b.n	8006080 <xTaskIncrementTick+0x74>
		/* Tasks of equal priority to the currently running task will share
		processing time (time slice) if preemption is on, and the application
		writer has not explicitly turned time slicing off. */
		#if ( ( configUSE_PREEMPTION == 1 ) && ( configUSE_TIME_SLICING == 1 ) )
		{
			if( listCURRENT_LIST_LENGTH( &( pxReadyTasksLists[ pxCurrentTCB->uxPriority ] ) ) > ( UBaseType_t ) 1 )
 8006114:	4b17      	ldr	r3, [pc, #92]	; (8006174 <xTaskIncrementTick+0x168>)
 8006116:	681b      	ldr	r3, [r3, #0]
 8006118:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 800611a:	4915      	ldr	r1, [pc, #84]	; (8006170 <xTaskIncrementTick+0x164>)
 800611c:	4613      	mov	r3, r2
 800611e:	009b      	lsls	r3, r3, #2
 8006120:	4413      	add	r3, r2
 8006122:	009b      	lsls	r3, r3, #2
 8006124:	440b      	add	r3, r1
 8006126:	681b      	ldr	r3, [r3, #0]
 8006128:	2b01      	cmp	r3, #1
 800612a:	d907      	bls.n	800613c <xTaskIncrementTick+0x130>
			{
				xSwitchRequired = pdTRUE;
 800612c:	2301      	movs	r3, #1
 800612e:	617b      	str	r3, [r7, #20]
 8006130:	e004      	b.n	800613c <xTaskIncrementTick+0x130>
		}
		#endif /* configUSE_TICK_HOOK */
	}
	else
	{
		++uxPendedTicks;
 8006132:	4b11      	ldr	r3, [pc, #68]	; (8006178 <xTaskIncrementTick+0x16c>)
 8006134:	681b      	ldr	r3, [r3, #0]
 8006136:	3301      	adds	r3, #1
 8006138:	4a0f      	ldr	r2, [pc, #60]	; (8006178 <xTaskIncrementTick+0x16c>)
 800613a:	6013      	str	r3, [r2, #0]
		#endif
	}

	#if ( configUSE_PREEMPTION == 1 )
	{
		if( xYieldPending != pdFALSE )
 800613c:	4b0f      	ldr	r3, [pc, #60]	; (800617c <xTaskIncrementTick+0x170>)
 800613e:	681b      	ldr	r3, [r3, #0]
 8006140:	2b00      	cmp	r3, #0
 8006142:	d001      	beq.n	8006148 <xTaskIncrementTick+0x13c>
		{
			xSwitchRequired = pdTRUE;
 8006144:	2301      	movs	r3, #1
 8006146:	617b      	str	r3, [r7, #20]
			mtCOVERAGE_TEST_MARKER();
		}
	}
	#endif /* configUSE_PREEMPTION */

	return xSwitchRequired;
 8006148:	697b      	ldr	r3, [r7, #20]
}
 800614a:	4618      	mov	r0, r3
 800614c:	3718      	adds	r7, #24
 800614e:	46bd      	mov	sp, r7
 8006150:	bd80      	pop	{r7, pc}
 8006152:	bf00      	nop
 8006154:	20000c50 	.word	0x20000c50
 8006158:	20000c2c 	.word	0x20000c2c
 800615c:	20000be0 	.word	0x20000be0
 8006160:	20000be4 	.word	0x20000be4
 8006164:	20000c40 	.word	0x20000c40
 8006168:	20000c48 	.word	0x20000c48
 800616c:	20000c30 	.word	0x20000c30
 8006170:	20000758 	.word	0x20000758
 8006174:	20000754 	.word	0x20000754
 8006178:	20000c38 	.word	0x20000c38
 800617c:	20000c3c 	.word	0x20000c3c

08006180 <vTaskSwitchContext>:

#endif /* configUSE_APPLICATION_TASK_TAG */
/*-----------------------------------------------------------*/

void vTaskSwitchContext( void )
{
 8006180:	b480      	push	{r7}
 8006182:	b085      	sub	sp, #20
 8006184:	af00      	add	r7, sp, #0
	if( uxSchedulerSuspended != ( UBaseType_t ) pdFALSE )
 8006186:	4b28      	ldr	r3, [pc, #160]	; (8006228 <vTaskSwitchContext+0xa8>)
 8006188:	681b      	ldr	r3, [r3, #0]
 800618a:	2b00      	cmp	r3, #0
 800618c:	d003      	beq.n	8006196 <vTaskSwitchContext+0x16>
	{
		/* The scheduler is currently suspended - do not allow a context
		switch. */
		xYieldPending = pdTRUE;
 800618e:	4b27      	ldr	r3, [pc, #156]	; (800622c <vTaskSwitchContext+0xac>)
 8006190:	2201      	movs	r2, #1
 8006192:	601a      	str	r2, [r3, #0]
			structure specific to this task. */
			_impure_ptr = &( pxCurrentTCB->xNewLib_reent );
		}
		#endif /* configUSE_NEWLIB_REENTRANT */
	}
}
 8006194:	e041      	b.n	800621a <vTaskSwitchContext+0x9a>
		xYieldPending = pdFALSE;
 8006196:	4b25      	ldr	r3, [pc, #148]	; (800622c <vTaskSwitchContext+0xac>)
 8006198:	2200      	movs	r2, #0
 800619a:	601a      	str	r2, [r3, #0]
		taskSELECT_HIGHEST_PRIORITY_TASK(); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 800619c:	4b24      	ldr	r3, [pc, #144]	; (8006230 <vTaskSwitchContext+0xb0>)
 800619e:	681b      	ldr	r3, [r3, #0]
 80061a0:	60fb      	str	r3, [r7, #12]
 80061a2:	e010      	b.n	80061c6 <vTaskSwitchContext+0x46>
 80061a4:	68fb      	ldr	r3, [r7, #12]
 80061a6:	2b00      	cmp	r3, #0
 80061a8:	d10a      	bne.n	80061c0 <vTaskSwitchContext+0x40>
	__asm volatile
 80061aa:	f04f 0350 	mov.w	r3, #80	; 0x50
 80061ae:	f383 8811 	msr	BASEPRI, r3
 80061b2:	f3bf 8f6f 	isb	sy
 80061b6:	f3bf 8f4f 	dsb	sy
 80061ba:	607b      	str	r3, [r7, #4]
}
 80061bc:	bf00      	nop
 80061be:	e7fe      	b.n	80061be <vTaskSwitchContext+0x3e>
 80061c0:	68fb      	ldr	r3, [r7, #12]
 80061c2:	3b01      	subs	r3, #1
 80061c4:	60fb      	str	r3, [r7, #12]
 80061c6:	491b      	ldr	r1, [pc, #108]	; (8006234 <vTaskSwitchContext+0xb4>)
 80061c8:	68fa      	ldr	r2, [r7, #12]
 80061ca:	4613      	mov	r3, r2
 80061cc:	009b      	lsls	r3, r3, #2
 80061ce:	4413      	add	r3, r2
 80061d0:	009b      	lsls	r3, r3, #2
 80061d2:	440b      	add	r3, r1
 80061d4:	681b      	ldr	r3, [r3, #0]
 80061d6:	2b00      	cmp	r3, #0
 80061d8:	d0e4      	beq.n	80061a4 <vTaskSwitchContext+0x24>
 80061da:	68fa      	ldr	r2, [r7, #12]
 80061dc:	4613      	mov	r3, r2
 80061de:	009b      	lsls	r3, r3, #2
 80061e0:	4413      	add	r3, r2
 80061e2:	009b      	lsls	r3, r3, #2
 80061e4:	4a13      	ldr	r2, [pc, #76]	; (8006234 <vTaskSwitchContext+0xb4>)
 80061e6:	4413      	add	r3, r2
 80061e8:	60bb      	str	r3, [r7, #8]
 80061ea:	68bb      	ldr	r3, [r7, #8]
 80061ec:	685b      	ldr	r3, [r3, #4]
 80061ee:	685a      	ldr	r2, [r3, #4]
 80061f0:	68bb      	ldr	r3, [r7, #8]
 80061f2:	605a      	str	r2, [r3, #4]
 80061f4:	68bb      	ldr	r3, [r7, #8]
 80061f6:	685a      	ldr	r2, [r3, #4]
 80061f8:	68bb      	ldr	r3, [r7, #8]
 80061fa:	3308      	adds	r3, #8
 80061fc:	429a      	cmp	r2, r3
 80061fe:	d104      	bne.n	800620a <vTaskSwitchContext+0x8a>
 8006200:	68bb      	ldr	r3, [r7, #8]
 8006202:	685b      	ldr	r3, [r3, #4]
 8006204:	685a      	ldr	r2, [r3, #4]
 8006206:	68bb      	ldr	r3, [r7, #8]
 8006208:	605a      	str	r2, [r3, #4]
 800620a:	68bb      	ldr	r3, [r7, #8]
 800620c:	685b      	ldr	r3, [r3, #4]
 800620e:	68db      	ldr	r3, [r3, #12]
 8006210:	4a09      	ldr	r2, [pc, #36]	; (8006238 <vTaskSwitchContext+0xb8>)
 8006212:	6013      	str	r3, [r2, #0]
 8006214:	4a06      	ldr	r2, [pc, #24]	; (8006230 <vTaskSwitchContext+0xb0>)
 8006216:	68fb      	ldr	r3, [r7, #12]
 8006218:	6013      	str	r3, [r2, #0]
}
 800621a:	bf00      	nop
 800621c:	3714      	adds	r7, #20
 800621e:	46bd      	mov	sp, r7
 8006220:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006224:	4770      	bx	lr
 8006226:	bf00      	nop
 8006228:	20000c50 	.word	0x20000c50
 800622c:	20000c3c 	.word	0x20000c3c
 8006230:	20000c30 	.word	0x20000c30
 8006234:	20000758 	.word	0x20000758
 8006238:	20000754 	.word	0x20000754

0800623c <vTaskPlaceOnEventList>:
/*-----------------------------------------------------------*/

void vTaskPlaceOnEventList( List_t * const pxEventList, const TickType_t xTicksToWait )
{
 800623c:	b580      	push	{r7, lr}
 800623e:	b084      	sub	sp, #16
 8006240:	af00      	add	r7, sp, #0
 8006242:	6078      	str	r0, [r7, #4]
 8006244:	6039      	str	r1, [r7, #0]
	configASSERT( pxEventList );
 8006246:	687b      	ldr	r3, [r7, #4]
 8006248:	2b00      	cmp	r3, #0
 800624a:	d10a      	bne.n	8006262 <vTaskPlaceOnEventList+0x26>
	__asm volatile
 800624c:	f04f 0350 	mov.w	r3, #80	; 0x50
 8006250:	f383 8811 	msr	BASEPRI, r3
 8006254:	f3bf 8f6f 	isb	sy
 8006258:	f3bf 8f4f 	dsb	sy
 800625c:	60fb      	str	r3, [r7, #12]
}
 800625e:	bf00      	nop
 8006260:	e7fe      	b.n	8006260 <vTaskPlaceOnEventList+0x24>

	/* Place the event list item of the TCB in the appropriate event list.
	This is placed in the list in priority order so the highest priority task
	is the first to be woken by the event.  The queue that contains the event
	list is locked, preventing simultaneous access from interrupts. */
	vListInsert( pxEventList, &( pxCurrentTCB->xEventListItem ) );
 8006262:	4b07      	ldr	r3, [pc, #28]	; (8006280 <vTaskPlaceOnEventList+0x44>)
 8006264:	681b      	ldr	r3, [r3, #0]
 8006266:	3318      	adds	r3, #24
 8006268:	4619      	mov	r1, r3
 800626a:	6878      	ldr	r0, [r7, #4]
 800626c:	f7fe fd27 	bl	8004cbe <vListInsert>

	prvAddCurrentTaskToDelayedList( xTicksToWait, pdTRUE );
 8006270:	2101      	movs	r1, #1
 8006272:	6838      	ldr	r0, [r7, #0]
 8006274:	f000 fb7a 	bl	800696c <prvAddCurrentTaskToDelayedList>
}
 8006278:	bf00      	nop
 800627a:	3710      	adds	r7, #16
 800627c:	46bd      	mov	sp, r7
 800627e:	bd80      	pop	{r7, pc}
 8006280:	20000754 	.word	0x20000754

08006284 <vTaskPlaceOnEventListRestricted>:
/*-----------------------------------------------------------*/

#if( configUSE_TIMERS == 1 )

	void vTaskPlaceOnEventListRestricted( List_t * const pxEventList, TickType_t xTicksToWait, const BaseType_t xWaitIndefinitely )
	{
 8006284:	b580      	push	{r7, lr}
 8006286:	b086      	sub	sp, #24
 8006288:	af00      	add	r7, sp, #0
 800628a:	60f8      	str	r0, [r7, #12]
 800628c:	60b9      	str	r1, [r7, #8]
 800628e:	607a      	str	r2, [r7, #4]
		configASSERT( pxEventList );
 8006290:	68fb      	ldr	r3, [r7, #12]
 8006292:	2b00      	cmp	r3, #0
 8006294:	d10a      	bne.n	80062ac <vTaskPlaceOnEventListRestricted+0x28>
	__asm volatile
 8006296:	f04f 0350 	mov.w	r3, #80	; 0x50
 800629a:	f383 8811 	msr	BASEPRI, r3
 800629e:	f3bf 8f6f 	isb	sy
 80062a2:	f3bf 8f4f 	dsb	sy
 80062a6:	617b      	str	r3, [r7, #20]
}
 80062a8:	bf00      	nop
 80062aa:	e7fe      	b.n	80062aa <vTaskPlaceOnEventListRestricted+0x26>

		/* Place the event list item of the TCB in the appropriate event list.
		In this case it is assume that this is the only task that is going to
		be waiting on this event list, so the faster vListInsertEnd() function
		can be used in place of vListInsert. */
		vListInsertEnd( pxEventList, &( pxCurrentTCB->xEventListItem ) );
 80062ac:	4b0a      	ldr	r3, [pc, #40]	; (80062d8 <vTaskPlaceOnEventListRestricted+0x54>)
 80062ae:	681b      	ldr	r3, [r3, #0]
 80062b0:	3318      	adds	r3, #24
 80062b2:	4619      	mov	r1, r3
 80062b4:	68f8      	ldr	r0, [r7, #12]
 80062b6:	f7fe fcde 	bl	8004c76 <vListInsertEnd>

		/* If the task should block indefinitely then set the block time to a
		value that will be recognised as an indefinite delay inside the
		prvAddCurrentTaskToDelayedList() function. */
		if( xWaitIndefinitely != pdFALSE )
 80062ba:	687b      	ldr	r3, [r7, #4]
 80062bc:	2b00      	cmp	r3, #0
 80062be:	d002      	beq.n	80062c6 <vTaskPlaceOnEventListRestricted+0x42>
		{
			xTicksToWait = portMAX_DELAY;
 80062c0:	f04f 33ff 	mov.w	r3, #4294967295
 80062c4:	60bb      	str	r3, [r7, #8]
		}

		traceTASK_DELAY_UNTIL( ( xTickCount + xTicksToWait ) );
		prvAddCurrentTaskToDelayedList( xTicksToWait, xWaitIndefinitely );
 80062c6:	6879      	ldr	r1, [r7, #4]
 80062c8:	68b8      	ldr	r0, [r7, #8]
 80062ca:	f000 fb4f 	bl	800696c <prvAddCurrentTaskToDelayedList>
	}
 80062ce:	bf00      	nop
 80062d0:	3718      	adds	r7, #24
 80062d2:	46bd      	mov	sp, r7
 80062d4:	bd80      	pop	{r7, pc}
 80062d6:	bf00      	nop
 80062d8:	20000754 	.word	0x20000754

080062dc <xTaskRemoveFromEventList>:

#endif /* configUSE_TIMERS */
/*-----------------------------------------------------------*/

BaseType_t xTaskRemoveFromEventList( const List_t * const pxEventList )
{
 80062dc:	b580      	push	{r7, lr}
 80062de:	b086      	sub	sp, #24
 80062e0:	af00      	add	r7, sp, #0
 80062e2:	6078      	str	r0, [r7, #4]
	get called - the lock count on the queue will get modified instead.  This
	means exclusive access to the event list is guaranteed here.

	This function assumes that a check has already been made to ensure that
	pxEventList is not empty. */
	pxUnblockedTCB = listGET_OWNER_OF_HEAD_ENTRY( pxEventList ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 80062e4:	687b      	ldr	r3, [r7, #4]
 80062e6:	68db      	ldr	r3, [r3, #12]
 80062e8:	68db      	ldr	r3, [r3, #12]
 80062ea:	613b      	str	r3, [r7, #16]
	configASSERT( pxUnblockedTCB );
 80062ec:	693b      	ldr	r3, [r7, #16]
 80062ee:	2b00      	cmp	r3, #0
 80062f0:	d10a      	bne.n	8006308 <xTaskRemoveFromEventList+0x2c>
	__asm volatile
 80062f2:	f04f 0350 	mov.w	r3, #80	; 0x50
 80062f6:	f383 8811 	msr	BASEPRI, r3
 80062fa:	f3bf 8f6f 	isb	sy
 80062fe:	f3bf 8f4f 	dsb	sy
 8006302:	60fb      	str	r3, [r7, #12]
}
 8006304:	bf00      	nop
 8006306:	e7fe      	b.n	8006306 <xTaskRemoveFromEventList+0x2a>
	( void ) uxListRemove( &( pxUnblockedTCB->xEventListItem ) );
 8006308:	693b      	ldr	r3, [r7, #16]
 800630a:	3318      	adds	r3, #24
 800630c:	4618      	mov	r0, r3
 800630e:	f7fe fd0f 	bl	8004d30 <uxListRemove>

	if( uxSchedulerSuspended == ( UBaseType_t ) pdFALSE )
 8006312:	4b1e      	ldr	r3, [pc, #120]	; (800638c <xTaskRemoveFromEventList+0xb0>)
 8006314:	681b      	ldr	r3, [r3, #0]
 8006316:	2b00      	cmp	r3, #0
 8006318:	d11d      	bne.n	8006356 <xTaskRemoveFromEventList+0x7a>
	{
		( void ) uxListRemove( &( pxUnblockedTCB->xStateListItem ) );
 800631a:	693b      	ldr	r3, [r7, #16]
 800631c:	3304      	adds	r3, #4
 800631e:	4618      	mov	r0, r3
 8006320:	f7fe fd06 	bl	8004d30 <uxListRemove>
		prvAddTaskToReadyList( pxUnblockedTCB );
 8006324:	693b      	ldr	r3, [r7, #16]
 8006326:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8006328:	4b19      	ldr	r3, [pc, #100]	; (8006390 <xTaskRemoveFromEventList+0xb4>)
 800632a:	681b      	ldr	r3, [r3, #0]
 800632c:	429a      	cmp	r2, r3
 800632e:	d903      	bls.n	8006338 <xTaskRemoveFromEventList+0x5c>
 8006330:	693b      	ldr	r3, [r7, #16]
 8006332:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8006334:	4a16      	ldr	r2, [pc, #88]	; (8006390 <xTaskRemoveFromEventList+0xb4>)
 8006336:	6013      	str	r3, [r2, #0]
 8006338:	693b      	ldr	r3, [r7, #16]
 800633a:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 800633c:	4613      	mov	r3, r2
 800633e:	009b      	lsls	r3, r3, #2
 8006340:	4413      	add	r3, r2
 8006342:	009b      	lsls	r3, r3, #2
 8006344:	4a13      	ldr	r2, [pc, #76]	; (8006394 <xTaskRemoveFromEventList+0xb8>)
 8006346:	441a      	add	r2, r3
 8006348:	693b      	ldr	r3, [r7, #16]
 800634a:	3304      	adds	r3, #4
 800634c:	4619      	mov	r1, r3
 800634e:	4610      	mov	r0, r2
 8006350:	f7fe fc91 	bl	8004c76 <vListInsertEnd>
 8006354:	e005      	b.n	8006362 <xTaskRemoveFromEventList+0x86>
	}
	else
	{
		/* The delayed and ready lists cannot be accessed, so hold this task
		pending until the scheduler is resumed. */
		vListInsertEnd( &( xPendingReadyList ), &( pxUnblockedTCB->xEventListItem ) );
 8006356:	693b      	ldr	r3, [r7, #16]
 8006358:	3318      	adds	r3, #24
 800635a:	4619      	mov	r1, r3
 800635c:	480e      	ldr	r0, [pc, #56]	; (8006398 <xTaskRemoveFromEventList+0xbc>)
 800635e:	f7fe fc8a 	bl	8004c76 <vListInsertEnd>
	}

	if( pxUnblockedTCB->uxPriority > pxCurrentTCB->uxPriority )
 8006362:	693b      	ldr	r3, [r7, #16]
 8006364:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8006366:	4b0d      	ldr	r3, [pc, #52]	; (800639c <xTaskRemoveFromEventList+0xc0>)
 8006368:	681b      	ldr	r3, [r3, #0]
 800636a:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800636c:	429a      	cmp	r2, r3
 800636e:	d905      	bls.n	800637c <xTaskRemoveFromEventList+0xa0>
	{
		/* Return true if the task removed from the event list has a higher
		priority than the calling task.  This allows the calling task to know if
		it should force a context switch now. */
		xReturn = pdTRUE;
 8006370:	2301      	movs	r3, #1
 8006372:	617b      	str	r3, [r7, #20]

		/* Mark that a yield is pending in case the user is not using the
		"xHigherPriorityTaskWoken" parameter to an ISR safe FreeRTOS function. */
		xYieldPending = pdTRUE;
 8006374:	4b0a      	ldr	r3, [pc, #40]	; (80063a0 <xTaskRemoveFromEventList+0xc4>)
 8006376:	2201      	movs	r2, #1
 8006378:	601a      	str	r2, [r3, #0]
 800637a:	e001      	b.n	8006380 <xTaskRemoveFromEventList+0xa4>
	}
	else
	{
		xReturn = pdFALSE;
 800637c:	2300      	movs	r3, #0
 800637e:	617b      	str	r3, [r7, #20]
	}

	return xReturn;
 8006380:	697b      	ldr	r3, [r7, #20]
}
 8006382:	4618      	mov	r0, r3
 8006384:	3718      	adds	r7, #24
 8006386:	46bd      	mov	sp, r7
 8006388:	bd80      	pop	{r7, pc}
 800638a:	bf00      	nop
 800638c:	20000c50 	.word	0x20000c50
 8006390:	20000c30 	.word	0x20000c30
 8006394:	20000758 	.word	0x20000758
 8006398:	20000be8 	.word	0x20000be8
 800639c:	20000754 	.word	0x20000754
 80063a0:	20000c3c 	.word	0x20000c3c

080063a4 <vTaskInternalSetTimeOutState>:
	taskEXIT_CRITICAL();
}
/*-----------------------------------------------------------*/

void vTaskInternalSetTimeOutState( TimeOut_t * const pxTimeOut )
{
 80063a4:	b480      	push	{r7}
 80063a6:	b083      	sub	sp, #12
 80063a8:	af00      	add	r7, sp, #0
 80063aa:	6078      	str	r0, [r7, #4]
	/* For internal use only as it does not use a critical section. */
	pxTimeOut->xOverflowCount = xNumOfOverflows;
 80063ac:	4b06      	ldr	r3, [pc, #24]	; (80063c8 <vTaskInternalSetTimeOutState+0x24>)
 80063ae:	681a      	ldr	r2, [r3, #0]
 80063b0:	687b      	ldr	r3, [r7, #4]
 80063b2:	601a      	str	r2, [r3, #0]
	pxTimeOut->xTimeOnEntering = xTickCount;
 80063b4:	4b05      	ldr	r3, [pc, #20]	; (80063cc <vTaskInternalSetTimeOutState+0x28>)
 80063b6:	681a      	ldr	r2, [r3, #0]
 80063b8:	687b      	ldr	r3, [r7, #4]
 80063ba:	605a      	str	r2, [r3, #4]
}
 80063bc:	bf00      	nop
 80063be:	370c      	adds	r7, #12
 80063c0:	46bd      	mov	sp, r7
 80063c2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80063c6:	4770      	bx	lr
 80063c8:	20000c40 	.word	0x20000c40
 80063cc:	20000c2c 	.word	0x20000c2c

080063d0 <xTaskCheckForTimeOut>:
/*-----------------------------------------------------------*/

BaseType_t xTaskCheckForTimeOut( TimeOut_t * const pxTimeOut, TickType_t * const pxTicksToWait )
{
 80063d0:	b580      	push	{r7, lr}
 80063d2:	b088      	sub	sp, #32
 80063d4:	af00      	add	r7, sp, #0
 80063d6:	6078      	str	r0, [r7, #4]
 80063d8:	6039      	str	r1, [r7, #0]
BaseType_t xReturn;

	configASSERT( pxTimeOut );
 80063da:	687b      	ldr	r3, [r7, #4]
 80063dc:	2b00      	cmp	r3, #0
 80063de:	d10a      	bne.n	80063f6 <xTaskCheckForTimeOut+0x26>
	__asm volatile
 80063e0:	f04f 0350 	mov.w	r3, #80	; 0x50
 80063e4:	f383 8811 	msr	BASEPRI, r3
 80063e8:	f3bf 8f6f 	isb	sy
 80063ec:	f3bf 8f4f 	dsb	sy
 80063f0:	613b      	str	r3, [r7, #16]
}
 80063f2:	bf00      	nop
 80063f4:	e7fe      	b.n	80063f4 <xTaskCheckForTimeOut+0x24>
	configASSERT( pxTicksToWait );
 80063f6:	683b      	ldr	r3, [r7, #0]
 80063f8:	2b00      	cmp	r3, #0
 80063fa:	d10a      	bne.n	8006412 <xTaskCheckForTimeOut+0x42>
	__asm volatile
 80063fc:	f04f 0350 	mov.w	r3, #80	; 0x50
 8006400:	f383 8811 	msr	BASEPRI, r3
 8006404:	f3bf 8f6f 	isb	sy
 8006408:	f3bf 8f4f 	dsb	sy
 800640c:	60fb      	str	r3, [r7, #12]
}
 800640e:	bf00      	nop
 8006410:	e7fe      	b.n	8006410 <xTaskCheckForTimeOut+0x40>

	taskENTER_CRITICAL();
 8006412:	f000 ff77 	bl	8007304 <vPortEnterCritical>
	{
		/* Minor optimisation.  The tick count cannot change in this block. */
		const TickType_t xConstTickCount = xTickCount;
 8006416:	4b1d      	ldr	r3, [pc, #116]	; (800648c <xTaskCheckForTimeOut+0xbc>)
 8006418:	681b      	ldr	r3, [r3, #0]
 800641a:	61bb      	str	r3, [r7, #24]
		const TickType_t xElapsedTime = xConstTickCount - pxTimeOut->xTimeOnEntering;
 800641c:	687b      	ldr	r3, [r7, #4]
 800641e:	685b      	ldr	r3, [r3, #4]
 8006420:	69ba      	ldr	r2, [r7, #24]
 8006422:	1ad3      	subs	r3, r2, r3
 8006424:	617b      	str	r3, [r7, #20]
			}
			else
		#endif

		#if ( INCLUDE_vTaskSuspend == 1 )
			if( *pxTicksToWait == portMAX_DELAY )
 8006426:	683b      	ldr	r3, [r7, #0]
 8006428:	681b      	ldr	r3, [r3, #0]
 800642a:	f1b3 3fff 	cmp.w	r3, #4294967295
 800642e:	d102      	bne.n	8006436 <xTaskCheckForTimeOut+0x66>
			{
				/* If INCLUDE_vTaskSuspend is set to 1 and the block time
				specified is the maximum block time then the task should block
				indefinitely, and therefore never time out. */
				xReturn = pdFALSE;
 8006430:	2300      	movs	r3, #0
 8006432:	61fb      	str	r3, [r7, #28]
 8006434:	e023      	b.n	800647e <xTaskCheckForTimeOut+0xae>
			}
			else
		#endif

		if( ( xNumOfOverflows != pxTimeOut->xOverflowCount ) && ( xConstTickCount >= pxTimeOut->xTimeOnEntering ) ) /*lint !e525 Indentation preferred as is to make code within pre-processor directives clearer. */
 8006436:	687b      	ldr	r3, [r7, #4]
 8006438:	681a      	ldr	r2, [r3, #0]
 800643a:	4b15      	ldr	r3, [pc, #84]	; (8006490 <xTaskCheckForTimeOut+0xc0>)
 800643c:	681b      	ldr	r3, [r3, #0]
 800643e:	429a      	cmp	r2, r3
 8006440:	d007      	beq.n	8006452 <xTaskCheckForTimeOut+0x82>
 8006442:	687b      	ldr	r3, [r7, #4]
 8006444:	685b      	ldr	r3, [r3, #4]
 8006446:	69ba      	ldr	r2, [r7, #24]
 8006448:	429a      	cmp	r2, r3
 800644a:	d302      	bcc.n	8006452 <xTaskCheckForTimeOut+0x82>
			/* The tick count is greater than the time at which
			vTaskSetTimeout() was called, but has also overflowed since
			vTaskSetTimeOut() was called.  It must have wrapped all the way
			around and gone past again. This passed since vTaskSetTimeout()
			was called. */
			xReturn = pdTRUE;
 800644c:	2301      	movs	r3, #1
 800644e:	61fb      	str	r3, [r7, #28]
 8006450:	e015      	b.n	800647e <xTaskCheckForTimeOut+0xae>
		}
		else if( xElapsedTime < *pxTicksToWait ) /*lint !e961 Explicit casting is only redundant with some compilers, whereas others require it to prevent integer conversion errors. */
 8006452:	683b      	ldr	r3, [r7, #0]
 8006454:	681b      	ldr	r3, [r3, #0]
 8006456:	697a      	ldr	r2, [r7, #20]
 8006458:	429a      	cmp	r2, r3
 800645a:	d20b      	bcs.n	8006474 <xTaskCheckForTimeOut+0xa4>
		{
			/* Not a genuine timeout. Adjust parameters for time remaining. */
			*pxTicksToWait -= xElapsedTime;
 800645c:	683b      	ldr	r3, [r7, #0]
 800645e:	681a      	ldr	r2, [r3, #0]
 8006460:	697b      	ldr	r3, [r7, #20]
 8006462:	1ad2      	subs	r2, r2, r3
 8006464:	683b      	ldr	r3, [r7, #0]
 8006466:	601a      	str	r2, [r3, #0]
			vTaskInternalSetTimeOutState( pxTimeOut );
 8006468:	6878      	ldr	r0, [r7, #4]
 800646a:	f7ff ff9b 	bl	80063a4 <vTaskInternalSetTimeOutState>
			xReturn = pdFALSE;
 800646e:	2300      	movs	r3, #0
 8006470:	61fb      	str	r3, [r7, #28]
 8006472:	e004      	b.n	800647e <xTaskCheckForTimeOut+0xae>
		}
		else
		{
			*pxTicksToWait = 0;
 8006474:	683b      	ldr	r3, [r7, #0]
 8006476:	2200      	movs	r2, #0
 8006478:	601a      	str	r2, [r3, #0]
			xReturn = pdTRUE;
 800647a:	2301      	movs	r3, #1
 800647c:	61fb      	str	r3, [r7, #28]
		}
	}
	taskEXIT_CRITICAL();
 800647e:	f000 ff71 	bl	8007364 <vPortExitCritical>

	return xReturn;
 8006482:	69fb      	ldr	r3, [r7, #28]
}
 8006484:	4618      	mov	r0, r3
 8006486:	3720      	adds	r7, #32
 8006488:	46bd      	mov	sp, r7
 800648a:	bd80      	pop	{r7, pc}
 800648c:	20000c2c 	.word	0x20000c2c
 8006490:	20000c40 	.word	0x20000c40

08006494 <vTaskMissedYield>:
/*-----------------------------------------------------------*/

void vTaskMissedYield( void )
{
 8006494:	b480      	push	{r7}
 8006496:	af00      	add	r7, sp, #0
	xYieldPending = pdTRUE;
 8006498:	4b03      	ldr	r3, [pc, #12]	; (80064a8 <vTaskMissedYield+0x14>)
 800649a:	2201      	movs	r2, #1
 800649c:	601a      	str	r2, [r3, #0]
}
 800649e:	bf00      	nop
 80064a0:	46bd      	mov	sp, r7
 80064a2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80064a6:	4770      	bx	lr
 80064a8:	20000c3c 	.word	0x20000c3c

080064ac <prvIdleTask>:
 *
 * void prvIdleTask( void *pvParameters );
 *
 */
static portTASK_FUNCTION( prvIdleTask, pvParameters )
{
 80064ac:	b580      	push	{r7, lr}
 80064ae:	b082      	sub	sp, #8
 80064b0:	af00      	add	r7, sp, #0
 80064b2:	6078      	str	r0, [r7, #4]

	for( ;; )
	{
		/* See if any tasks have deleted themselves - if so then the idle task
		is responsible for freeing the deleted task's TCB and stack. */
		prvCheckTasksWaitingTermination();
 80064b4:	f000 f852 	bl	800655c <prvCheckTasksWaitingTermination>

			A critical region is not required here as we are just reading from
			the list, and an occasional incorrect value will not matter.  If
			the ready list at the idle priority contains more than one task
			then a task other than the idle task is ready to execute. */
			if( listCURRENT_LIST_LENGTH( &( pxReadyTasksLists[ tskIDLE_PRIORITY ] ) ) > ( UBaseType_t ) 1 )
 80064b8:	4b06      	ldr	r3, [pc, #24]	; (80064d4 <prvIdleTask+0x28>)
 80064ba:	681b      	ldr	r3, [r3, #0]
 80064bc:	2b01      	cmp	r3, #1
 80064be:	d9f9      	bls.n	80064b4 <prvIdleTask+0x8>
			{
				taskYIELD();
 80064c0:	4b05      	ldr	r3, [pc, #20]	; (80064d8 <prvIdleTask+0x2c>)
 80064c2:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 80064c6:	601a      	str	r2, [r3, #0]
 80064c8:	f3bf 8f4f 	dsb	sy
 80064cc:	f3bf 8f6f 	isb	sy
		prvCheckTasksWaitingTermination();
 80064d0:	e7f0      	b.n	80064b4 <prvIdleTask+0x8>
 80064d2:	bf00      	nop
 80064d4:	20000758 	.word	0x20000758
 80064d8:	e000ed04 	.word	0xe000ed04

080064dc <prvInitialiseTaskLists>:

#endif /* portUSING_MPU_WRAPPERS */
/*-----------------------------------------------------------*/

static void prvInitialiseTaskLists( void )
{
 80064dc:	b580      	push	{r7, lr}
 80064de:	b082      	sub	sp, #8
 80064e0:	af00      	add	r7, sp, #0
UBaseType_t uxPriority;

	for( uxPriority = ( UBaseType_t ) 0U; uxPriority < ( UBaseType_t ) configMAX_PRIORITIES; uxPriority++ )
 80064e2:	2300      	movs	r3, #0
 80064e4:	607b      	str	r3, [r7, #4]
 80064e6:	e00c      	b.n	8006502 <prvInitialiseTaskLists+0x26>
	{
		vListInitialise( &( pxReadyTasksLists[ uxPriority ] ) );
 80064e8:	687a      	ldr	r2, [r7, #4]
 80064ea:	4613      	mov	r3, r2
 80064ec:	009b      	lsls	r3, r3, #2
 80064ee:	4413      	add	r3, r2
 80064f0:	009b      	lsls	r3, r3, #2
 80064f2:	4a12      	ldr	r2, [pc, #72]	; (800653c <prvInitialiseTaskLists+0x60>)
 80064f4:	4413      	add	r3, r2
 80064f6:	4618      	mov	r0, r3
 80064f8:	f7fe fb90 	bl	8004c1c <vListInitialise>
	for( uxPriority = ( UBaseType_t ) 0U; uxPriority < ( UBaseType_t ) configMAX_PRIORITIES; uxPriority++ )
 80064fc:	687b      	ldr	r3, [r7, #4]
 80064fe:	3301      	adds	r3, #1
 8006500:	607b      	str	r3, [r7, #4]
 8006502:	687b      	ldr	r3, [r7, #4]
 8006504:	2b37      	cmp	r3, #55	; 0x37
 8006506:	d9ef      	bls.n	80064e8 <prvInitialiseTaskLists+0xc>
	}

	vListInitialise( &xDelayedTaskList1 );
 8006508:	480d      	ldr	r0, [pc, #52]	; (8006540 <prvInitialiseTaskLists+0x64>)
 800650a:	f7fe fb87 	bl	8004c1c <vListInitialise>
	vListInitialise( &xDelayedTaskList2 );
 800650e:	480d      	ldr	r0, [pc, #52]	; (8006544 <prvInitialiseTaskLists+0x68>)
 8006510:	f7fe fb84 	bl	8004c1c <vListInitialise>
	vListInitialise( &xPendingReadyList );
 8006514:	480c      	ldr	r0, [pc, #48]	; (8006548 <prvInitialiseTaskLists+0x6c>)
 8006516:	f7fe fb81 	bl	8004c1c <vListInitialise>

	#if ( INCLUDE_vTaskDelete == 1 )
	{
		vListInitialise( &xTasksWaitingTermination );
 800651a:	480c      	ldr	r0, [pc, #48]	; (800654c <prvInitialiseTaskLists+0x70>)
 800651c:	f7fe fb7e 	bl	8004c1c <vListInitialise>
	}
	#endif /* INCLUDE_vTaskDelete */

	#if ( INCLUDE_vTaskSuspend == 1 )
	{
		vListInitialise( &xSuspendedTaskList );
 8006520:	480b      	ldr	r0, [pc, #44]	; (8006550 <prvInitialiseTaskLists+0x74>)
 8006522:	f7fe fb7b 	bl	8004c1c <vListInitialise>
	}
	#endif /* INCLUDE_vTaskSuspend */

	/* Start with pxDelayedTaskList using list1 and the pxOverflowDelayedTaskList
	using list2. */
	pxDelayedTaskList = &xDelayedTaskList1;
 8006526:	4b0b      	ldr	r3, [pc, #44]	; (8006554 <prvInitialiseTaskLists+0x78>)
 8006528:	4a05      	ldr	r2, [pc, #20]	; (8006540 <prvInitialiseTaskLists+0x64>)
 800652a:	601a      	str	r2, [r3, #0]
	pxOverflowDelayedTaskList = &xDelayedTaskList2;
 800652c:	4b0a      	ldr	r3, [pc, #40]	; (8006558 <prvInitialiseTaskLists+0x7c>)
 800652e:	4a05      	ldr	r2, [pc, #20]	; (8006544 <prvInitialiseTaskLists+0x68>)
 8006530:	601a      	str	r2, [r3, #0]
}
 8006532:	bf00      	nop
 8006534:	3708      	adds	r7, #8
 8006536:	46bd      	mov	sp, r7
 8006538:	bd80      	pop	{r7, pc}
 800653a:	bf00      	nop
 800653c:	20000758 	.word	0x20000758
 8006540:	20000bb8 	.word	0x20000bb8
 8006544:	20000bcc 	.word	0x20000bcc
 8006548:	20000be8 	.word	0x20000be8
 800654c:	20000bfc 	.word	0x20000bfc
 8006550:	20000c14 	.word	0x20000c14
 8006554:	20000be0 	.word	0x20000be0
 8006558:	20000be4 	.word	0x20000be4

0800655c <prvCheckTasksWaitingTermination>:
/*-----------------------------------------------------------*/

static void prvCheckTasksWaitingTermination( void )
{
 800655c:	b580      	push	{r7, lr}
 800655e:	b082      	sub	sp, #8
 8006560:	af00      	add	r7, sp, #0
	{
		TCB_t *pxTCB;

		/* uxDeletedTasksWaitingCleanUp is used to prevent taskENTER_CRITICAL()
		being called too often in the idle task. */
		while( uxDeletedTasksWaitingCleanUp > ( UBaseType_t ) 0U )
 8006562:	e019      	b.n	8006598 <prvCheckTasksWaitingTermination+0x3c>
		{
			taskENTER_CRITICAL();
 8006564:	f000 fece 	bl	8007304 <vPortEnterCritical>
			{
				pxTCB = listGET_OWNER_OF_HEAD_ENTRY( ( &xTasksWaitingTermination ) ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 8006568:	4b10      	ldr	r3, [pc, #64]	; (80065ac <prvCheckTasksWaitingTermination+0x50>)
 800656a:	68db      	ldr	r3, [r3, #12]
 800656c:	68db      	ldr	r3, [r3, #12]
 800656e:	607b      	str	r3, [r7, #4]
				( void ) uxListRemove( &( pxTCB->xStateListItem ) );
 8006570:	687b      	ldr	r3, [r7, #4]
 8006572:	3304      	adds	r3, #4
 8006574:	4618      	mov	r0, r3
 8006576:	f7fe fbdb 	bl	8004d30 <uxListRemove>
				--uxCurrentNumberOfTasks;
 800657a:	4b0d      	ldr	r3, [pc, #52]	; (80065b0 <prvCheckTasksWaitingTermination+0x54>)
 800657c:	681b      	ldr	r3, [r3, #0]
 800657e:	3b01      	subs	r3, #1
 8006580:	4a0b      	ldr	r2, [pc, #44]	; (80065b0 <prvCheckTasksWaitingTermination+0x54>)
 8006582:	6013      	str	r3, [r2, #0]
				--uxDeletedTasksWaitingCleanUp;
 8006584:	4b0b      	ldr	r3, [pc, #44]	; (80065b4 <prvCheckTasksWaitingTermination+0x58>)
 8006586:	681b      	ldr	r3, [r3, #0]
 8006588:	3b01      	subs	r3, #1
 800658a:	4a0a      	ldr	r2, [pc, #40]	; (80065b4 <prvCheckTasksWaitingTermination+0x58>)
 800658c:	6013      	str	r3, [r2, #0]
			}
			taskEXIT_CRITICAL();
 800658e:	f000 fee9 	bl	8007364 <vPortExitCritical>

			prvDeleteTCB( pxTCB );
 8006592:	6878      	ldr	r0, [r7, #4]
 8006594:	f000 f810 	bl	80065b8 <prvDeleteTCB>
		while( uxDeletedTasksWaitingCleanUp > ( UBaseType_t ) 0U )
 8006598:	4b06      	ldr	r3, [pc, #24]	; (80065b4 <prvCheckTasksWaitingTermination+0x58>)
 800659a:	681b      	ldr	r3, [r3, #0]
 800659c:	2b00      	cmp	r3, #0
 800659e:	d1e1      	bne.n	8006564 <prvCheckTasksWaitingTermination+0x8>
		}
	}
	#endif /* INCLUDE_vTaskDelete */
}
 80065a0:	bf00      	nop
 80065a2:	bf00      	nop
 80065a4:	3708      	adds	r7, #8
 80065a6:	46bd      	mov	sp, r7
 80065a8:	bd80      	pop	{r7, pc}
 80065aa:	bf00      	nop
 80065ac:	20000bfc 	.word	0x20000bfc
 80065b0:	20000c28 	.word	0x20000c28
 80065b4:	20000c10 	.word	0x20000c10

080065b8 <prvDeleteTCB>:
/*-----------------------------------------------------------*/

#if ( INCLUDE_vTaskDelete == 1 )

	static void prvDeleteTCB( TCB_t *pxTCB )
	{
 80065b8:	b580      	push	{r7, lr}
 80065ba:	b084      	sub	sp, #16
 80065bc:	af00      	add	r7, sp, #0
 80065be:	6078      	str	r0, [r7, #4]
		#elif( tskSTATIC_AND_DYNAMIC_ALLOCATION_POSSIBLE != 0 ) /*lint !e731 !e9029 Macro has been consolidated for readability reasons. */
		{
			/* The task could have been allocated statically or dynamically, so
			check what was statically allocated before trying to free the
			memory. */
			if( pxTCB->ucStaticallyAllocated == tskDYNAMICALLY_ALLOCATED_STACK_AND_TCB )
 80065c0:	687b      	ldr	r3, [r7, #4]
 80065c2:	f893 3059 	ldrb.w	r3, [r3, #89]	; 0x59
 80065c6:	2b00      	cmp	r3, #0
 80065c8:	d108      	bne.n	80065dc <prvDeleteTCB+0x24>
			{
				/* Both the stack and TCB were allocated dynamically, so both
				must be freed. */
				vPortFree( pxTCB->pxStack );
 80065ca:	687b      	ldr	r3, [r7, #4]
 80065cc:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80065ce:	4618      	mov	r0, r3
 80065d0:	f001 f87e 	bl	80076d0 <vPortFree>
				vPortFree( pxTCB );
 80065d4:	6878      	ldr	r0, [r7, #4]
 80065d6:	f001 f87b 	bl	80076d0 <vPortFree>
				configASSERT( pxTCB->ucStaticallyAllocated == tskSTATICALLY_ALLOCATED_STACK_AND_TCB	);
				mtCOVERAGE_TEST_MARKER();
			}
		}
		#endif /* configSUPPORT_DYNAMIC_ALLOCATION */
	}
 80065da:	e018      	b.n	800660e <prvDeleteTCB+0x56>
			else if( pxTCB->ucStaticallyAllocated == tskSTATICALLY_ALLOCATED_STACK_ONLY )
 80065dc:	687b      	ldr	r3, [r7, #4]
 80065de:	f893 3059 	ldrb.w	r3, [r3, #89]	; 0x59
 80065e2:	2b01      	cmp	r3, #1
 80065e4:	d103      	bne.n	80065ee <prvDeleteTCB+0x36>
				vPortFree( pxTCB );
 80065e6:	6878      	ldr	r0, [r7, #4]
 80065e8:	f001 f872 	bl	80076d0 <vPortFree>
	}
 80065ec:	e00f      	b.n	800660e <prvDeleteTCB+0x56>
				configASSERT( pxTCB->ucStaticallyAllocated == tskSTATICALLY_ALLOCATED_STACK_AND_TCB	);
 80065ee:	687b      	ldr	r3, [r7, #4]
 80065f0:	f893 3059 	ldrb.w	r3, [r3, #89]	; 0x59
 80065f4:	2b02      	cmp	r3, #2
 80065f6:	d00a      	beq.n	800660e <prvDeleteTCB+0x56>
	__asm volatile
 80065f8:	f04f 0350 	mov.w	r3, #80	; 0x50
 80065fc:	f383 8811 	msr	BASEPRI, r3
 8006600:	f3bf 8f6f 	isb	sy
 8006604:	f3bf 8f4f 	dsb	sy
 8006608:	60fb      	str	r3, [r7, #12]
}
 800660a:	bf00      	nop
 800660c:	e7fe      	b.n	800660c <prvDeleteTCB+0x54>
	}
 800660e:	bf00      	nop
 8006610:	3710      	adds	r7, #16
 8006612:	46bd      	mov	sp, r7
 8006614:	bd80      	pop	{r7, pc}
	...

08006618 <prvResetNextTaskUnblockTime>:

#endif /* INCLUDE_vTaskDelete */
/*-----------------------------------------------------------*/

static void prvResetNextTaskUnblockTime( void )
{
 8006618:	b480      	push	{r7}
 800661a:	b083      	sub	sp, #12
 800661c:	af00      	add	r7, sp, #0
TCB_t *pxTCB;

	if( listLIST_IS_EMPTY( pxDelayedTaskList ) != pdFALSE )
 800661e:	4b0c      	ldr	r3, [pc, #48]	; (8006650 <prvResetNextTaskUnblockTime+0x38>)
 8006620:	681b      	ldr	r3, [r3, #0]
 8006622:	681b      	ldr	r3, [r3, #0]
 8006624:	2b00      	cmp	r3, #0
 8006626:	d104      	bne.n	8006632 <prvResetNextTaskUnblockTime+0x1a>
	{
		/* The new current delayed list is empty.  Set xNextTaskUnblockTime to
		the maximum possible value so it is	extremely unlikely that the
		if( xTickCount >= xNextTaskUnblockTime ) test will pass until
		there is an item in the delayed list. */
		xNextTaskUnblockTime = portMAX_DELAY;
 8006628:	4b0a      	ldr	r3, [pc, #40]	; (8006654 <prvResetNextTaskUnblockTime+0x3c>)
 800662a:	f04f 32ff 	mov.w	r2, #4294967295
 800662e:	601a      	str	r2, [r3, #0]
		which the task at the head of the delayed list should be removed
		from the Blocked state. */
		( pxTCB ) = listGET_OWNER_OF_HEAD_ENTRY( pxDelayedTaskList ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
		xNextTaskUnblockTime = listGET_LIST_ITEM_VALUE( &( ( pxTCB )->xStateListItem ) );
	}
}
 8006630:	e008      	b.n	8006644 <prvResetNextTaskUnblockTime+0x2c>
		( pxTCB ) = listGET_OWNER_OF_HEAD_ENTRY( pxDelayedTaskList ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 8006632:	4b07      	ldr	r3, [pc, #28]	; (8006650 <prvResetNextTaskUnblockTime+0x38>)
 8006634:	681b      	ldr	r3, [r3, #0]
 8006636:	68db      	ldr	r3, [r3, #12]
 8006638:	68db      	ldr	r3, [r3, #12]
 800663a:	607b      	str	r3, [r7, #4]
		xNextTaskUnblockTime = listGET_LIST_ITEM_VALUE( &( ( pxTCB )->xStateListItem ) );
 800663c:	687b      	ldr	r3, [r7, #4]
 800663e:	685b      	ldr	r3, [r3, #4]
 8006640:	4a04      	ldr	r2, [pc, #16]	; (8006654 <prvResetNextTaskUnblockTime+0x3c>)
 8006642:	6013      	str	r3, [r2, #0]
}
 8006644:	bf00      	nop
 8006646:	370c      	adds	r7, #12
 8006648:	46bd      	mov	sp, r7
 800664a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800664e:	4770      	bx	lr
 8006650:	20000be0 	.word	0x20000be0
 8006654:	20000c48 	.word	0x20000c48

08006658 <xTaskGetSchedulerState>:
/*-----------------------------------------------------------*/

#if ( ( INCLUDE_xTaskGetSchedulerState == 1 ) || ( configUSE_TIMERS == 1 ) )

	BaseType_t xTaskGetSchedulerState( void )
	{
 8006658:	b480      	push	{r7}
 800665a:	b083      	sub	sp, #12
 800665c:	af00      	add	r7, sp, #0
	BaseType_t xReturn;

		if( xSchedulerRunning == pdFALSE )
 800665e:	4b0b      	ldr	r3, [pc, #44]	; (800668c <xTaskGetSchedulerState+0x34>)
 8006660:	681b      	ldr	r3, [r3, #0]
 8006662:	2b00      	cmp	r3, #0
 8006664:	d102      	bne.n	800666c <xTaskGetSchedulerState+0x14>
		{
			xReturn = taskSCHEDULER_NOT_STARTED;
 8006666:	2301      	movs	r3, #1
 8006668:	607b      	str	r3, [r7, #4]
 800666a:	e008      	b.n	800667e <xTaskGetSchedulerState+0x26>
		}
		else
		{
			if( uxSchedulerSuspended == ( UBaseType_t ) pdFALSE )
 800666c:	4b08      	ldr	r3, [pc, #32]	; (8006690 <xTaskGetSchedulerState+0x38>)
 800666e:	681b      	ldr	r3, [r3, #0]
 8006670:	2b00      	cmp	r3, #0
 8006672:	d102      	bne.n	800667a <xTaskGetSchedulerState+0x22>
			{
				xReturn = taskSCHEDULER_RUNNING;
 8006674:	2302      	movs	r3, #2
 8006676:	607b      	str	r3, [r7, #4]
 8006678:	e001      	b.n	800667e <xTaskGetSchedulerState+0x26>
			}
			else
			{
				xReturn = taskSCHEDULER_SUSPENDED;
 800667a:	2300      	movs	r3, #0
 800667c:	607b      	str	r3, [r7, #4]
			}
		}

		return xReturn;
 800667e:	687b      	ldr	r3, [r7, #4]
	}
 8006680:	4618      	mov	r0, r3
 8006682:	370c      	adds	r7, #12
 8006684:	46bd      	mov	sp, r7
 8006686:	f85d 7b04 	ldr.w	r7, [sp], #4
 800668a:	4770      	bx	lr
 800668c:	20000c34 	.word	0x20000c34
 8006690:	20000c50 	.word	0x20000c50

08006694 <xTaskPriorityInherit>:
/*-----------------------------------------------------------*/

#if ( configUSE_MUTEXES == 1 )

	BaseType_t xTaskPriorityInherit( TaskHandle_t const pxMutexHolder )
	{
 8006694:	b580      	push	{r7, lr}
 8006696:	b084      	sub	sp, #16
 8006698:	af00      	add	r7, sp, #0
 800669a:	6078      	str	r0, [r7, #4]
	TCB_t * const pxMutexHolderTCB = pxMutexHolder;
 800669c:	687b      	ldr	r3, [r7, #4]
 800669e:	60bb      	str	r3, [r7, #8]
	BaseType_t xReturn = pdFALSE;
 80066a0:	2300      	movs	r3, #0
 80066a2:	60fb      	str	r3, [r7, #12]

		/* If the mutex was given back by an interrupt while the queue was
		locked then the mutex holder might now be NULL.  _RB_ Is this still
		needed as interrupts can no longer use mutexes? */
		if( pxMutexHolder != NULL )
 80066a4:	687b      	ldr	r3, [r7, #4]
 80066a6:	2b00      	cmp	r3, #0
 80066a8:	d051      	beq.n	800674e <xTaskPriorityInherit+0xba>
		{
			/* If the holder of the mutex has a priority below the priority of
			the task attempting to obtain the mutex then it will temporarily
			inherit the priority of the task attempting to obtain the mutex. */
			if( pxMutexHolderTCB->uxPriority < pxCurrentTCB->uxPriority )
 80066aa:	68bb      	ldr	r3, [r7, #8]
 80066ac:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 80066ae:	4b2a      	ldr	r3, [pc, #168]	; (8006758 <xTaskPriorityInherit+0xc4>)
 80066b0:	681b      	ldr	r3, [r3, #0]
 80066b2:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80066b4:	429a      	cmp	r2, r3
 80066b6:	d241      	bcs.n	800673c <xTaskPriorityInherit+0xa8>
			{
				/* Adjust the mutex holder state to account for its new
				priority.  Only reset the event list item value if the value is
				not being used for anything else. */
				if( ( listGET_LIST_ITEM_VALUE( &( pxMutexHolderTCB->xEventListItem ) ) & taskEVENT_LIST_ITEM_VALUE_IN_USE ) == 0UL )
 80066b8:	68bb      	ldr	r3, [r7, #8]
 80066ba:	699b      	ldr	r3, [r3, #24]
 80066bc:	2b00      	cmp	r3, #0
 80066be:	db06      	blt.n	80066ce <xTaskPriorityInherit+0x3a>
				{
					listSET_LIST_ITEM_VALUE( &( pxMutexHolderTCB->xEventListItem ), ( TickType_t ) configMAX_PRIORITIES - ( TickType_t ) pxCurrentTCB->uxPriority ); /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 80066c0:	4b25      	ldr	r3, [pc, #148]	; (8006758 <xTaskPriorityInherit+0xc4>)
 80066c2:	681b      	ldr	r3, [r3, #0]
 80066c4:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80066c6:	f1c3 0238 	rsb	r2, r3, #56	; 0x38
 80066ca:	68bb      	ldr	r3, [r7, #8]
 80066cc:	619a      	str	r2, [r3, #24]
					mtCOVERAGE_TEST_MARKER();
				}

				/* If the task being modified is in the ready state it will need
				to be moved into a new list. */
				if( listIS_CONTAINED_WITHIN( &( pxReadyTasksLists[ pxMutexHolderTCB->uxPriority ] ), &( pxMutexHolderTCB->xStateListItem ) ) != pdFALSE )
 80066ce:	68bb      	ldr	r3, [r7, #8]
 80066d0:	6959      	ldr	r1, [r3, #20]
 80066d2:	68bb      	ldr	r3, [r7, #8]
 80066d4:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 80066d6:	4613      	mov	r3, r2
 80066d8:	009b      	lsls	r3, r3, #2
 80066da:	4413      	add	r3, r2
 80066dc:	009b      	lsls	r3, r3, #2
 80066de:	4a1f      	ldr	r2, [pc, #124]	; (800675c <xTaskPriorityInherit+0xc8>)
 80066e0:	4413      	add	r3, r2
 80066e2:	4299      	cmp	r1, r3
 80066e4:	d122      	bne.n	800672c <xTaskPriorityInherit+0x98>
				{
					if( uxListRemove( &( pxMutexHolderTCB->xStateListItem ) ) == ( UBaseType_t ) 0 )
 80066e6:	68bb      	ldr	r3, [r7, #8]
 80066e8:	3304      	adds	r3, #4
 80066ea:	4618      	mov	r0, r3
 80066ec:	f7fe fb20 	bl	8004d30 <uxListRemove>
					{
						mtCOVERAGE_TEST_MARKER();
					}

					/* Inherit the priority before being moved into the new list. */
					pxMutexHolderTCB->uxPriority = pxCurrentTCB->uxPriority;
 80066f0:	4b19      	ldr	r3, [pc, #100]	; (8006758 <xTaskPriorityInherit+0xc4>)
 80066f2:	681b      	ldr	r3, [r3, #0]
 80066f4:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 80066f6:	68bb      	ldr	r3, [r7, #8]
 80066f8:	62da      	str	r2, [r3, #44]	; 0x2c
					prvAddTaskToReadyList( pxMutexHolderTCB );
 80066fa:	68bb      	ldr	r3, [r7, #8]
 80066fc:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 80066fe:	4b18      	ldr	r3, [pc, #96]	; (8006760 <xTaskPriorityInherit+0xcc>)
 8006700:	681b      	ldr	r3, [r3, #0]
 8006702:	429a      	cmp	r2, r3
 8006704:	d903      	bls.n	800670e <xTaskPriorityInherit+0x7a>
 8006706:	68bb      	ldr	r3, [r7, #8]
 8006708:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800670a:	4a15      	ldr	r2, [pc, #84]	; (8006760 <xTaskPriorityInherit+0xcc>)
 800670c:	6013      	str	r3, [r2, #0]
 800670e:	68bb      	ldr	r3, [r7, #8]
 8006710:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8006712:	4613      	mov	r3, r2
 8006714:	009b      	lsls	r3, r3, #2
 8006716:	4413      	add	r3, r2
 8006718:	009b      	lsls	r3, r3, #2
 800671a:	4a10      	ldr	r2, [pc, #64]	; (800675c <xTaskPriorityInherit+0xc8>)
 800671c:	441a      	add	r2, r3
 800671e:	68bb      	ldr	r3, [r7, #8]
 8006720:	3304      	adds	r3, #4
 8006722:	4619      	mov	r1, r3
 8006724:	4610      	mov	r0, r2
 8006726:	f7fe faa6 	bl	8004c76 <vListInsertEnd>
 800672a:	e004      	b.n	8006736 <xTaskPriorityInherit+0xa2>
				}
				else
				{
					/* Just inherit the priority. */
					pxMutexHolderTCB->uxPriority = pxCurrentTCB->uxPriority;
 800672c:	4b0a      	ldr	r3, [pc, #40]	; (8006758 <xTaskPriorityInherit+0xc4>)
 800672e:	681b      	ldr	r3, [r3, #0]
 8006730:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8006732:	68bb      	ldr	r3, [r7, #8]
 8006734:	62da      	str	r2, [r3, #44]	; 0x2c
				}

				traceTASK_PRIORITY_INHERIT( pxMutexHolderTCB, pxCurrentTCB->uxPriority );

				/* Inheritance occurred. */
				xReturn = pdTRUE;
 8006736:	2301      	movs	r3, #1
 8006738:	60fb      	str	r3, [r7, #12]
 800673a:	e008      	b.n	800674e <xTaskPriorityInherit+0xba>
			}
			else
			{
				if( pxMutexHolderTCB->uxBasePriority < pxCurrentTCB->uxPriority )
 800673c:	68bb      	ldr	r3, [r7, #8]
 800673e:	6cda      	ldr	r2, [r3, #76]	; 0x4c
 8006740:	4b05      	ldr	r3, [pc, #20]	; (8006758 <xTaskPriorityInherit+0xc4>)
 8006742:	681b      	ldr	r3, [r3, #0]
 8006744:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8006746:	429a      	cmp	r2, r3
 8006748:	d201      	bcs.n	800674e <xTaskPriorityInherit+0xba>
					current priority of the mutex holder is not lower than the
					priority of the task attempting to take the mutex.
					Therefore the mutex holder must have already inherited a
					priority, but inheritance would have occurred if that had
					not been the case. */
					xReturn = pdTRUE;
 800674a:	2301      	movs	r3, #1
 800674c:	60fb      	str	r3, [r7, #12]
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}

		return xReturn;
 800674e:	68fb      	ldr	r3, [r7, #12]
	}
 8006750:	4618      	mov	r0, r3
 8006752:	3710      	adds	r7, #16
 8006754:	46bd      	mov	sp, r7
 8006756:	bd80      	pop	{r7, pc}
 8006758:	20000754 	.word	0x20000754
 800675c:	20000758 	.word	0x20000758
 8006760:	20000c30 	.word	0x20000c30

08006764 <xTaskPriorityDisinherit>:
/*-----------------------------------------------------------*/

#if ( configUSE_MUTEXES == 1 )

	BaseType_t xTaskPriorityDisinherit( TaskHandle_t const pxMutexHolder )
	{
 8006764:	b580      	push	{r7, lr}
 8006766:	b086      	sub	sp, #24
 8006768:	af00      	add	r7, sp, #0
 800676a:	6078      	str	r0, [r7, #4]
	TCB_t * const pxTCB = pxMutexHolder;
 800676c:	687b      	ldr	r3, [r7, #4]
 800676e:	613b      	str	r3, [r7, #16]
	BaseType_t xReturn = pdFALSE;
 8006770:	2300      	movs	r3, #0
 8006772:	617b      	str	r3, [r7, #20]

		if( pxMutexHolder != NULL )
 8006774:	687b      	ldr	r3, [r7, #4]
 8006776:	2b00      	cmp	r3, #0
 8006778:	d056      	beq.n	8006828 <xTaskPriorityDisinherit+0xc4>
		{
			/* A task can only have an inherited priority if it holds the mutex.
			If the mutex is held by a task then it cannot be given from an
			interrupt, and if a mutex is given by the holding task then it must
			be the running state task. */
			configASSERT( pxTCB == pxCurrentTCB );
 800677a:	4b2e      	ldr	r3, [pc, #184]	; (8006834 <xTaskPriorityDisinherit+0xd0>)
 800677c:	681b      	ldr	r3, [r3, #0]
 800677e:	693a      	ldr	r2, [r7, #16]
 8006780:	429a      	cmp	r2, r3
 8006782:	d00a      	beq.n	800679a <xTaskPriorityDisinherit+0x36>
	__asm volatile
 8006784:	f04f 0350 	mov.w	r3, #80	; 0x50
 8006788:	f383 8811 	msr	BASEPRI, r3
 800678c:	f3bf 8f6f 	isb	sy
 8006790:	f3bf 8f4f 	dsb	sy
 8006794:	60fb      	str	r3, [r7, #12]
}
 8006796:	bf00      	nop
 8006798:	e7fe      	b.n	8006798 <xTaskPriorityDisinherit+0x34>
			configASSERT( pxTCB->uxMutexesHeld );
 800679a:	693b      	ldr	r3, [r7, #16]
 800679c:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 800679e:	2b00      	cmp	r3, #0
 80067a0:	d10a      	bne.n	80067b8 <xTaskPriorityDisinherit+0x54>
	__asm volatile
 80067a2:	f04f 0350 	mov.w	r3, #80	; 0x50
 80067a6:	f383 8811 	msr	BASEPRI, r3
 80067aa:	f3bf 8f6f 	isb	sy
 80067ae:	f3bf 8f4f 	dsb	sy
 80067b2:	60bb      	str	r3, [r7, #8]
}
 80067b4:	bf00      	nop
 80067b6:	e7fe      	b.n	80067b6 <xTaskPriorityDisinherit+0x52>
			( pxTCB->uxMutexesHeld )--;
 80067b8:	693b      	ldr	r3, [r7, #16]
 80067ba:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 80067bc:	1e5a      	subs	r2, r3, #1
 80067be:	693b      	ldr	r3, [r7, #16]
 80067c0:	651a      	str	r2, [r3, #80]	; 0x50

			/* Has the holder of the mutex inherited the priority of another
			task? */
			if( pxTCB->uxPriority != pxTCB->uxBasePriority )
 80067c2:	693b      	ldr	r3, [r7, #16]
 80067c4:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 80067c6:	693b      	ldr	r3, [r7, #16]
 80067c8:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 80067ca:	429a      	cmp	r2, r3
 80067cc:	d02c      	beq.n	8006828 <xTaskPriorityDisinherit+0xc4>
			{
				/* Only disinherit if no other mutexes are held. */
				if( pxTCB->uxMutexesHeld == ( UBaseType_t ) 0 )
 80067ce:	693b      	ldr	r3, [r7, #16]
 80067d0:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 80067d2:	2b00      	cmp	r3, #0
 80067d4:	d128      	bne.n	8006828 <xTaskPriorityDisinherit+0xc4>
					/* A task can only have an inherited priority if it holds
					the mutex.  If the mutex is held by a task then it cannot be
					given from an interrupt, and if a mutex is given by the
					holding task then it must be the running state task.  Remove
					the holding task from the ready list. */
					if( uxListRemove( &( pxTCB->xStateListItem ) ) == ( UBaseType_t ) 0 )
 80067d6:	693b      	ldr	r3, [r7, #16]
 80067d8:	3304      	adds	r3, #4
 80067da:	4618      	mov	r0, r3
 80067dc:	f7fe faa8 	bl	8004d30 <uxListRemove>
					}

					/* Disinherit the priority before adding the task into the
					new	ready list. */
					traceTASK_PRIORITY_DISINHERIT( pxTCB, pxTCB->uxBasePriority );
					pxTCB->uxPriority = pxTCB->uxBasePriority;
 80067e0:	693b      	ldr	r3, [r7, #16]
 80067e2:	6cda      	ldr	r2, [r3, #76]	; 0x4c
 80067e4:	693b      	ldr	r3, [r7, #16]
 80067e6:	62da      	str	r2, [r3, #44]	; 0x2c

					/* Reset the event list item value.  It cannot be in use for
					any other purpose if this task is running, and it must be
					running to give back the mutex. */
					listSET_LIST_ITEM_VALUE( &( pxTCB->xEventListItem ), ( TickType_t ) configMAX_PRIORITIES - ( TickType_t ) pxTCB->uxPriority ); /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 80067e8:	693b      	ldr	r3, [r7, #16]
 80067ea:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80067ec:	f1c3 0238 	rsb	r2, r3, #56	; 0x38
 80067f0:	693b      	ldr	r3, [r7, #16]
 80067f2:	619a      	str	r2, [r3, #24]
					prvAddTaskToReadyList( pxTCB );
 80067f4:	693b      	ldr	r3, [r7, #16]
 80067f6:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 80067f8:	4b0f      	ldr	r3, [pc, #60]	; (8006838 <xTaskPriorityDisinherit+0xd4>)
 80067fa:	681b      	ldr	r3, [r3, #0]
 80067fc:	429a      	cmp	r2, r3
 80067fe:	d903      	bls.n	8006808 <xTaskPriorityDisinherit+0xa4>
 8006800:	693b      	ldr	r3, [r7, #16]
 8006802:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8006804:	4a0c      	ldr	r2, [pc, #48]	; (8006838 <xTaskPriorityDisinherit+0xd4>)
 8006806:	6013      	str	r3, [r2, #0]
 8006808:	693b      	ldr	r3, [r7, #16]
 800680a:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 800680c:	4613      	mov	r3, r2
 800680e:	009b      	lsls	r3, r3, #2
 8006810:	4413      	add	r3, r2
 8006812:	009b      	lsls	r3, r3, #2
 8006814:	4a09      	ldr	r2, [pc, #36]	; (800683c <xTaskPriorityDisinherit+0xd8>)
 8006816:	441a      	add	r2, r3
 8006818:	693b      	ldr	r3, [r7, #16]
 800681a:	3304      	adds	r3, #4
 800681c:	4619      	mov	r1, r3
 800681e:	4610      	mov	r0, r2
 8006820:	f7fe fa29 	bl	8004c76 <vListInsertEnd>
					in an order different to that in which they were taken.
					If a context switch did not occur when the first mutex was
					returned, even if a task was waiting on it, then a context
					switch should occur when the last mutex is returned whether
					a task is waiting on it or not. */
					xReturn = pdTRUE;
 8006824:	2301      	movs	r3, #1
 8006826:	617b      	str	r3, [r7, #20]
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}

		return xReturn;
 8006828:	697b      	ldr	r3, [r7, #20]
	}
 800682a:	4618      	mov	r0, r3
 800682c:	3718      	adds	r7, #24
 800682e:	46bd      	mov	sp, r7
 8006830:	bd80      	pop	{r7, pc}
 8006832:	bf00      	nop
 8006834:	20000754 	.word	0x20000754
 8006838:	20000c30 	.word	0x20000c30
 800683c:	20000758 	.word	0x20000758

08006840 <vTaskPriorityDisinheritAfterTimeout>:
/*-----------------------------------------------------------*/

#if ( configUSE_MUTEXES == 1 )

	void vTaskPriorityDisinheritAfterTimeout( TaskHandle_t const pxMutexHolder, UBaseType_t uxHighestPriorityWaitingTask )
	{
 8006840:	b580      	push	{r7, lr}
 8006842:	b088      	sub	sp, #32
 8006844:	af00      	add	r7, sp, #0
 8006846:	6078      	str	r0, [r7, #4]
 8006848:	6039      	str	r1, [r7, #0]
	TCB_t * const pxTCB = pxMutexHolder;
 800684a:	687b      	ldr	r3, [r7, #4]
 800684c:	61bb      	str	r3, [r7, #24]
	UBaseType_t uxPriorityUsedOnEntry, uxPriorityToUse;
	const UBaseType_t uxOnlyOneMutexHeld = ( UBaseType_t ) 1;
 800684e:	2301      	movs	r3, #1
 8006850:	617b      	str	r3, [r7, #20]

		if( pxMutexHolder != NULL )
 8006852:	687b      	ldr	r3, [r7, #4]
 8006854:	2b00      	cmp	r3, #0
 8006856:	d06a      	beq.n	800692e <vTaskPriorityDisinheritAfterTimeout+0xee>
		{
			/* If pxMutexHolder is not NULL then the holder must hold at least
			one mutex. */
			configASSERT( pxTCB->uxMutexesHeld );
 8006858:	69bb      	ldr	r3, [r7, #24]
 800685a:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 800685c:	2b00      	cmp	r3, #0
 800685e:	d10a      	bne.n	8006876 <vTaskPriorityDisinheritAfterTimeout+0x36>
	__asm volatile
 8006860:	f04f 0350 	mov.w	r3, #80	; 0x50
 8006864:	f383 8811 	msr	BASEPRI, r3
 8006868:	f3bf 8f6f 	isb	sy
 800686c:	f3bf 8f4f 	dsb	sy
 8006870:	60fb      	str	r3, [r7, #12]
}
 8006872:	bf00      	nop
 8006874:	e7fe      	b.n	8006874 <vTaskPriorityDisinheritAfterTimeout+0x34>

			/* Determine the priority to which the priority of the task that
			holds the mutex should be set.  This will be the greater of the
			holding task's base priority and the priority of the highest
			priority task that is waiting to obtain the mutex. */
			if( pxTCB->uxBasePriority < uxHighestPriorityWaitingTask )
 8006876:	69bb      	ldr	r3, [r7, #24]
 8006878:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 800687a:	683a      	ldr	r2, [r7, #0]
 800687c:	429a      	cmp	r2, r3
 800687e:	d902      	bls.n	8006886 <vTaskPriorityDisinheritAfterTimeout+0x46>
			{
				uxPriorityToUse = uxHighestPriorityWaitingTask;
 8006880:	683b      	ldr	r3, [r7, #0]
 8006882:	61fb      	str	r3, [r7, #28]
 8006884:	e002      	b.n	800688c <vTaskPriorityDisinheritAfterTimeout+0x4c>
			}
			else
			{
				uxPriorityToUse = pxTCB->uxBasePriority;
 8006886:	69bb      	ldr	r3, [r7, #24]
 8006888:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 800688a:	61fb      	str	r3, [r7, #28]
			}

			/* Does the priority need to change? */
			if( pxTCB->uxPriority != uxPriorityToUse )
 800688c:	69bb      	ldr	r3, [r7, #24]
 800688e:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8006890:	69fa      	ldr	r2, [r7, #28]
 8006892:	429a      	cmp	r2, r3
 8006894:	d04b      	beq.n	800692e <vTaskPriorityDisinheritAfterTimeout+0xee>
			{
				/* Only disinherit if no other mutexes are held.  This is a
				simplification in the priority inheritance implementation.  If
				the task that holds the mutex is also holding other mutexes then
				the other mutexes may have caused the priority inheritance. */
				if( pxTCB->uxMutexesHeld == uxOnlyOneMutexHeld )
 8006896:	69bb      	ldr	r3, [r7, #24]
 8006898:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 800689a:	697a      	ldr	r2, [r7, #20]
 800689c:	429a      	cmp	r2, r3
 800689e:	d146      	bne.n	800692e <vTaskPriorityDisinheritAfterTimeout+0xee>
				{
					/* If a task has timed out because it already holds the
					mutex it was trying to obtain then it cannot of inherited
					its own priority. */
					configASSERT( pxTCB != pxCurrentTCB );
 80068a0:	4b25      	ldr	r3, [pc, #148]	; (8006938 <vTaskPriorityDisinheritAfterTimeout+0xf8>)
 80068a2:	681b      	ldr	r3, [r3, #0]
 80068a4:	69ba      	ldr	r2, [r7, #24]
 80068a6:	429a      	cmp	r2, r3
 80068a8:	d10a      	bne.n	80068c0 <vTaskPriorityDisinheritAfterTimeout+0x80>
	__asm volatile
 80068aa:	f04f 0350 	mov.w	r3, #80	; 0x50
 80068ae:	f383 8811 	msr	BASEPRI, r3
 80068b2:	f3bf 8f6f 	isb	sy
 80068b6:	f3bf 8f4f 	dsb	sy
 80068ba:	60bb      	str	r3, [r7, #8]
}
 80068bc:	bf00      	nop
 80068be:	e7fe      	b.n	80068be <vTaskPriorityDisinheritAfterTimeout+0x7e>

					/* Disinherit the priority, remembering the previous
					priority to facilitate determining the subject task's
					state. */
					traceTASK_PRIORITY_DISINHERIT( pxTCB, pxTCB->uxBasePriority );
					uxPriorityUsedOnEntry = pxTCB->uxPriority;
 80068c0:	69bb      	ldr	r3, [r7, #24]
 80068c2:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80068c4:	613b      	str	r3, [r7, #16]
					pxTCB->uxPriority = uxPriorityToUse;
 80068c6:	69bb      	ldr	r3, [r7, #24]
 80068c8:	69fa      	ldr	r2, [r7, #28]
 80068ca:	62da      	str	r2, [r3, #44]	; 0x2c

					/* Only reset the event list item value if the value is not
					being used for anything else. */
					if( ( listGET_LIST_ITEM_VALUE( &( pxTCB->xEventListItem ) ) & taskEVENT_LIST_ITEM_VALUE_IN_USE ) == 0UL )
 80068cc:	69bb      	ldr	r3, [r7, #24]
 80068ce:	699b      	ldr	r3, [r3, #24]
 80068d0:	2b00      	cmp	r3, #0
 80068d2:	db04      	blt.n	80068de <vTaskPriorityDisinheritAfterTimeout+0x9e>
					{
						listSET_LIST_ITEM_VALUE( &( pxTCB->xEventListItem ), ( TickType_t ) configMAX_PRIORITIES - ( TickType_t ) uxPriorityToUse ); /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 80068d4:	69fb      	ldr	r3, [r7, #28]
 80068d6:	f1c3 0238 	rsb	r2, r3, #56	; 0x38
 80068da:	69bb      	ldr	r3, [r7, #24]
 80068dc:	619a      	str	r2, [r3, #24]
					then the task that holds the mutex could be in either the
					Ready, Blocked or Suspended states.  Only remove the task
					from its current state list if it is in the Ready state as
					the task's priority is going to change and there is one
					Ready list per priority. */
					if( listIS_CONTAINED_WITHIN( &( pxReadyTasksLists[ uxPriorityUsedOnEntry ] ), &( pxTCB->xStateListItem ) ) != pdFALSE )
 80068de:	69bb      	ldr	r3, [r7, #24]
 80068e0:	6959      	ldr	r1, [r3, #20]
 80068e2:	693a      	ldr	r2, [r7, #16]
 80068e4:	4613      	mov	r3, r2
 80068e6:	009b      	lsls	r3, r3, #2
 80068e8:	4413      	add	r3, r2
 80068ea:	009b      	lsls	r3, r3, #2
 80068ec:	4a13      	ldr	r2, [pc, #76]	; (800693c <vTaskPriorityDisinheritAfterTimeout+0xfc>)
 80068ee:	4413      	add	r3, r2
 80068f0:	4299      	cmp	r1, r3
 80068f2:	d11c      	bne.n	800692e <vTaskPriorityDisinheritAfterTimeout+0xee>
					{
						if( uxListRemove( &( pxTCB->xStateListItem ) ) == ( UBaseType_t ) 0 )
 80068f4:	69bb      	ldr	r3, [r7, #24]
 80068f6:	3304      	adds	r3, #4
 80068f8:	4618      	mov	r0, r3
 80068fa:	f7fe fa19 	bl	8004d30 <uxListRemove>
						else
						{
							mtCOVERAGE_TEST_MARKER();
						}

						prvAddTaskToReadyList( pxTCB );
 80068fe:	69bb      	ldr	r3, [r7, #24]
 8006900:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8006902:	4b0f      	ldr	r3, [pc, #60]	; (8006940 <vTaskPriorityDisinheritAfterTimeout+0x100>)
 8006904:	681b      	ldr	r3, [r3, #0]
 8006906:	429a      	cmp	r2, r3
 8006908:	d903      	bls.n	8006912 <vTaskPriorityDisinheritAfterTimeout+0xd2>
 800690a:	69bb      	ldr	r3, [r7, #24]
 800690c:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800690e:	4a0c      	ldr	r2, [pc, #48]	; (8006940 <vTaskPriorityDisinheritAfterTimeout+0x100>)
 8006910:	6013      	str	r3, [r2, #0]
 8006912:	69bb      	ldr	r3, [r7, #24]
 8006914:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8006916:	4613      	mov	r3, r2
 8006918:	009b      	lsls	r3, r3, #2
 800691a:	4413      	add	r3, r2
 800691c:	009b      	lsls	r3, r3, #2
 800691e:	4a07      	ldr	r2, [pc, #28]	; (800693c <vTaskPriorityDisinheritAfterTimeout+0xfc>)
 8006920:	441a      	add	r2, r3
 8006922:	69bb      	ldr	r3, [r7, #24]
 8006924:	3304      	adds	r3, #4
 8006926:	4619      	mov	r1, r3
 8006928:	4610      	mov	r0, r2
 800692a:	f7fe f9a4 	bl	8004c76 <vListInsertEnd>
		}
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}
 800692e:	bf00      	nop
 8006930:	3720      	adds	r7, #32
 8006932:	46bd      	mov	sp, r7
 8006934:	bd80      	pop	{r7, pc}
 8006936:	bf00      	nop
 8006938:	20000754 	.word	0x20000754
 800693c:	20000758 	.word	0x20000758
 8006940:	20000c30 	.word	0x20000c30

08006944 <pvTaskIncrementMutexHeldCount>:
/*-----------------------------------------------------------*/

#if ( configUSE_MUTEXES == 1 )

	TaskHandle_t pvTaskIncrementMutexHeldCount( void )
	{
 8006944:	b480      	push	{r7}
 8006946:	af00      	add	r7, sp, #0
		/* If xSemaphoreCreateMutex() is called before any tasks have been created
		then pxCurrentTCB will be NULL. */
		if( pxCurrentTCB != NULL )
 8006948:	4b07      	ldr	r3, [pc, #28]	; (8006968 <pvTaskIncrementMutexHeldCount+0x24>)
 800694a:	681b      	ldr	r3, [r3, #0]
 800694c:	2b00      	cmp	r3, #0
 800694e:	d004      	beq.n	800695a <pvTaskIncrementMutexHeldCount+0x16>
		{
			( pxCurrentTCB->uxMutexesHeld )++;
 8006950:	4b05      	ldr	r3, [pc, #20]	; (8006968 <pvTaskIncrementMutexHeldCount+0x24>)
 8006952:	681b      	ldr	r3, [r3, #0]
 8006954:	6d1a      	ldr	r2, [r3, #80]	; 0x50
 8006956:	3201      	adds	r2, #1
 8006958:	651a      	str	r2, [r3, #80]	; 0x50
		}

		return pxCurrentTCB;
 800695a:	4b03      	ldr	r3, [pc, #12]	; (8006968 <pvTaskIncrementMutexHeldCount+0x24>)
 800695c:	681b      	ldr	r3, [r3, #0]
	}
 800695e:	4618      	mov	r0, r3
 8006960:	46bd      	mov	sp, r7
 8006962:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006966:	4770      	bx	lr
 8006968:	20000754 	.word	0x20000754

0800696c <prvAddCurrentTaskToDelayedList>:
	}
#endif
/*-----------------------------------------------------------*/

static void prvAddCurrentTaskToDelayedList( TickType_t xTicksToWait, const BaseType_t xCanBlockIndefinitely )
{
 800696c:	b580      	push	{r7, lr}
 800696e:	b084      	sub	sp, #16
 8006970:	af00      	add	r7, sp, #0
 8006972:	6078      	str	r0, [r7, #4]
 8006974:	6039      	str	r1, [r7, #0]
TickType_t xTimeToWake;
const TickType_t xConstTickCount = xTickCount;
 8006976:	4b21      	ldr	r3, [pc, #132]	; (80069fc <prvAddCurrentTaskToDelayedList+0x90>)
 8006978:	681b      	ldr	r3, [r3, #0]
 800697a:	60fb      	str	r3, [r7, #12]
	}
	#endif

	/* Remove the task from the ready list before adding it to the blocked list
	as the same list item is used for both lists. */
	if( uxListRemove( &( pxCurrentTCB->xStateListItem ) ) == ( UBaseType_t ) 0 )
 800697c:	4b20      	ldr	r3, [pc, #128]	; (8006a00 <prvAddCurrentTaskToDelayedList+0x94>)
 800697e:	681b      	ldr	r3, [r3, #0]
 8006980:	3304      	adds	r3, #4
 8006982:	4618      	mov	r0, r3
 8006984:	f7fe f9d4 	bl	8004d30 <uxListRemove>
		mtCOVERAGE_TEST_MARKER();
	}

	#if ( INCLUDE_vTaskSuspend == 1 )
	{
		if( ( xTicksToWait == portMAX_DELAY ) && ( xCanBlockIndefinitely != pdFALSE ) )
 8006988:	687b      	ldr	r3, [r7, #4]
 800698a:	f1b3 3fff 	cmp.w	r3, #4294967295
 800698e:	d10a      	bne.n	80069a6 <prvAddCurrentTaskToDelayedList+0x3a>
 8006990:	683b      	ldr	r3, [r7, #0]
 8006992:	2b00      	cmp	r3, #0
 8006994:	d007      	beq.n	80069a6 <prvAddCurrentTaskToDelayedList+0x3a>
		{
			/* Add the task to the suspended task list instead of a delayed task
			list to ensure it is not woken by a timing event.  It will block
			indefinitely. */
			vListInsertEnd( &xSuspendedTaskList, &( pxCurrentTCB->xStateListItem ) );
 8006996:	4b1a      	ldr	r3, [pc, #104]	; (8006a00 <prvAddCurrentTaskToDelayedList+0x94>)
 8006998:	681b      	ldr	r3, [r3, #0]
 800699a:	3304      	adds	r3, #4
 800699c:	4619      	mov	r1, r3
 800699e:	4819      	ldr	r0, [pc, #100]	; (8006a04 <prvAddCurrentTaskToDelayedList+0x98>)
 80069a0:	f7fe f969 	bl	8004c76 <vListInsertEnd>

		/* Avoid compiler warning when INCLUDE_vTaskSuspend is not 1. */
		( void ) xCanBlockIndefinitely;
	}
	#endif /* INCLUDE_vTaskSuspend */
}
 80069a4:	e026      	b.n	80069f4 <prvAddCurrentTaskToDelayedList+0x88>
			xTimeToWake = xConstTickCount + xTicksToWait;
 80069a6:	68fa      	ldr	r2, [r7, #12]
 80069a8:	687b      	ldr	r3, [r7, #4]
 80069aa:	4413      	add	r3, r2
 80069ac:	60bb      	str	r3, [r7, #8]
			listSET_LIST_ITEM_VALUE( &( pxCurrentTCB->xStateListItem ), xTimeToWake );
 80069ae:	4b14      	ldr	r3, [pc, #80]	; (8006a00 <prvAddCurrentTaskToDelayedList+0x94>)
 80069b0:	681b      	ldr	r3, [r3, #0]
 80069b2:	68ba      	ldr	r2, [r7, #8]
 80069b4:	605a      	str	r2, [r3, #4]
			if( xTimeToWake < xConstTickCount )
 80069b6:	68ba      	ldr	r2, [r7, #8]
 80069b8:	68fb      	ldr	r3, [r7, #12]
 80069ba:	429a      	cmp	r2, r3
 80069bc:	d209      	bcs.n	80069d2 <prvAddCurrentTaskToDelayedList+0x66>
				vListInsert( pxOverflowDelayedTaskList, &( pxCurrentTCB->xStateListItem ) );
 80069be:	4b12      	ldr	r3, [pc, #72]	; (8006a08 <prvAddCurrentTaskToDelayedList+0x9c>)
 80069c0:	681a      	ldr	r2, [r3, #0]
 80069c2:	4b0f      	ldr	r3, [pc, #60]	; (8006a00 <prvAddCurrentTaskToDelayedList+0x94>)
 80069c4:	681b      	ldr	r3, [r3, #0]
 80069c6:	3304      	adds	r3, #4
 80069c8:	4619      	mov	r1, r3
 80069ca:	4610      	mov	r0, r2
 80069cc:	f7fe f977 	bl	8004cbe <vListInsert>
}
 80069d0:	e010      	b.n	80069f4 <prvAddCurrentTaskToDelayedList+0x88>
				vListInsert( pxDelayedTaskList, &( pxCurrentTCB->xStateListItem ) );
 80069d2:	4b0e      	ldr	r3, [pc, #56]	; (8006a0c <prvAddCurrentTaskToDelayedList+0xa0>)
 80069d4:	681a      	ldr	r2, [r3, #0]
 80069d6:	4b0a      	ldr	r3, [pc, #40]	; (8006a00 <prvAddCurrentTaskToDelayedList+0x94>)
 80069d8:	681b      	ldr	r3, [r3, #0]
 80069da:	3304      	adds	r3, #4
 80069dc:	4619      	mov	r1, r3
 80069de:	4610      	mov	r0, r2
 80069e0:	f7fe f96d 	bl	8004cbe <vListInsert>
				if( xTimeToWake < xNextTaskUnblockTime )
 80069e4:	4b0a      	ldr	r3, [pc, #40]	; (8006a10 <prvAddCurrentTaskToDelayedList+0xa4>)
 80069e6:	681b      	ldr	r3, [r3, #0]
 80069e8:	68ba      	ldr	r2, [r7, #8]
 80069ea:	429a      	cmp	r2, r3
 80069ec:	d202      	bcs.n	80069f4 <prvAddCurrentTaskToDelayedList+0x88>
					xNextTaskUnblockTime = xTimeToWake;
 80069ee:	4a08      	ldr	r2, [pc, #32]	; (8006a10 <prvAddCurrentTaskToDelayedList+0xa4>)
 80069f0:	68bb      	ldr	r3, [r7, #8]
 80069f2:	6013      	str	r3, [r2, #0]
}
 80069f4:	bf00      	nop
 80069f6:	3710      	adds	r7, #16
 80069f8:	46bd      	mov	sp, r7
 80069fa:	bd80      	pop	{r7, pc}
 80069fc:	20000c2c 	.word	0x20000c2c
 8006a00:	20000754 	.word	0x20000754
 8006a04:	20000c14 	.word	0x20000c14
 8006a08:	20000be4 	.word	0x20000be4
 8006a0c:	20000be0 	.word	0x20000be0
 8006a10:	20000c48 	.word	0x20000c48

08006a14 <xTimerCreateTimerTask>:
									TimerCallbackFunction_t pxCallbackFunction,
									Timer_t *pxNewTimer ) PRIVILEGED_FUNCTION;
/*-----------------------------------------------------------*/

BaseType_t xTimerCreateTimerTask( void )
{
 8006a14:	b580      	push	{r7, lr}
 8006a16:	b08a      	sub	sp, #40	; 0x28
 8006a18:	af04      	add	r7, sp, #16
BaseType_t xReturn = pdFAIL;
 8006a1a:	2300      	movs	r3, #0
 8006a1c:	617b      	str	r3, [r7, #20]

	/* This function is called when the scheduler is started if
	configUSE_TIMERS is set to 1.  Check that the infrastructure used by the
	timer service task has been created/initialised.  If timers have already
	been created then the initialisation will already have been performed. */
	prvCheckForValidListAndQueue();
 8006a1e:	f000 fb07 	bl	8007030 <prvCheckForValidListAndQueue>

	if( xTimerQueue != NULL )
 8006a22:	4b1c      	ldr	r3, [pc, #112]	; (8006a94 <xTimerCreateTimerTask+0x80>)
 8006a24:	681b      	ldr	r3, [r3, #0]
 8006a26:	2b00      	cmp	r3, #0
 8006a28:	d021      	beq.n	8006a6e <xTimerCreateTimerTask+0x5a>
	{
		#if( configSUPPORT_STATIC_ALLOCATION == 1 )
		{
			StaticTask_t *pxTimerTaskTCBBuffer = NULL;
 8006a2a:	2300      	movs	r3, #0
 8006a2c:	60fb      	str	r3, [r7, #12]
			StackType_t *pxTimerTaskStackBuffer = NULL;
 8006a2e:	2300      	movs	r3, #0
 8006a30:	60bb      	str	r3, [r7, #8]
			uint32_t ulTimerTaskStackSize;

			vApplicationGetTimerTaskMemory( &pxTimerTaskTCBBuffer, &pxTimerTaskStackBuffer, &ulTimerTaskStackSize );
 8006a32:	1d3a      	adds	r2, r7, #4
 8006a34:	f107 0108 	add.w	r1, r7, #8
 8006a38:	f107 030c 	add.w	r3, r7, #12
 8006a3c:	4618      	mov	r0, r3
 8006a3e:	f7fe f8d3 	bl	8004be8 <vApplicationGetTimerTaskMemory>
			xTimerTaskHandle = xTaskCreateStatic(	prvTimerTask,
 8006a42:	6879      	ldr	r1, [r7, #4]
 8006a44:	68bb      	ldr	r3, [r7, #8]
 8006a46:	68fa      	ldr	r2, [r7, #12]
 8006a48:	9202      	str	r2, [sp, #8]
 8006a4a:	9301      	str	r3, [sp, #4]
 8006a4c:	2302      	movs	r3, #2
 8006a4e:	9300      	str	r3, [sp, #0]
 8006a50:	2300      	movs	r3, #0
 8006a52:	460a      	mov	r2, r1
 8006a54:	4910      	ldr	r1, [pc, #64]	; (8006a98 <xTimerCreateTimerTask+0x84>)
 8006a56:	4811      	ldr	r0, [pc, #68]	; (8006a9c <xTimerCreateTimerTask+0x88>)
 8006a58:	f7fe ffe0 	bl	8005a1c <xTaskCreateStatic>
 8006a5c:	4603      	mov	r3, r0
 8006a5e:	4a10      	ldr	r2, [pc, #64]	; (8006aa0 <xTimerCreateTimerTask+0x8c>)
 8006a60:	6013      	str	r3, [r2, #0]
													NULL,
													( ( UBaseType_t ) configTIMER_TASK_PRIORITY ) | portPRIVILEGE_BIT,
													pxTimerTaskStackBuffer,
													pxTimerTaskTCBBuffer );

			if( xTimerTaskHandle != NULL )
 8006a62:	4b0f      	ldr	r3, [pc, #60]	; (8006aa0 <xTimerCreateTimerTask+0x8c>)
 8006a64:	681b      	ldr	r3, [r3, #0]
 8006a66:	2b00      	cmp	r3, #0
 8006a68:	d001      	beq.n	8006a6e <xTimerCreateTimerTask+0x5a>
			{
				xReturn = pdPASS;
 8006a6a:	2301      	movs	r3, #1
 8006a6c:	617b      	str	r3, [r7, #20]
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}

	configASSERT( xReturn );
 8006a6e:	697b      	ldr	r3, [r7, #20]
 8006a70:	2b00      	cmp	r3, #0
 8006a72:	d10a      	bne.n	8006a8a <xTimerCreateTimerTask+0x76>
	__asm volatile
 8006a74:	f04f 0350 	mov.w	r3, #80	; 0x50
 8006a78:	f383 8811 	msr	BASEPRI, r3
 8006a7c:	f3bf 8f6f 	isb	sy
 8006a80:	f3bf 8f4f 	dsb	sy
 8006a84:	613b      	str	r3, [r7, #16]
}
 8006a86:	bf00      	nop
 8006a88:	e7fe      	b.n	8006a88 <xTimerCreateTimerTask+0x74>
	return xReturn;
 8006a8a:	697b      	ldr	r3, [r7, #20]
}
 8006a8c:	4618      	mov	r0, r3
 8006a8e:	3718      	adds	r7, #24
 8006a90:	46bd      	mov	sp, r7
 8006a92:	bd80      	pop	{r7, pc}
 8006a94:	20000c84 	.word	0x20000c84
 8006a98:	08009db0 	.word	0x08009db0
 8006a9c:	08006bd9 	.word	0x08006bd9
 8006aa0:	20000c88 	.word	0x20000c88

08006aa4 <xTimerGenericCommand>:
	}
}
/*-----------------------------------------------------------*/

BaseType_t xTimerGenericCommand( TimerHandle_t xTimer, const BaseType_t xCommandID, const TickType_t xOptionalValue, BaseType_t * const pxHigherPriorityTaskWoken, const TickType_t xTicksToWait )
{
 8006aa4:	b580      	push	{r7, lr}
 8006aa6:	b08a      	sub	sp, #40	; 0x28
 8006aa8:	af00      	add	r7, sp, #0
 8006aaa:	60f8      	str	r0, [r7, #12]
 8006aac:	60b9      	str	r1, [r7, #8]
 8006aae:	607a      	str	r2, [r7, #4]
 8006ab0:	603b      	str	r3, [r7, #0]
BaseType_t xReturn = pdFAIL;
 8006ab2:	2300      	movs	r3, #0
 8006ab4:	627b      	str	r3, [r7, #36]	; 0x24
DaemonTaskMessage_t xMessage;

	configASSERT( xTimer );
 8006ab6:	68fb      	ldr	r3, [r7, #12]
 8006ab8:	2b00      	cmp	r3, #0
 8006aba:	d10a      	bne.n	8006ad2 <xTimerGenericCommand+0x2e>
	__asm volatile
 8006abc:	f04f 0350 	mov.w	r3, #80	; 0x50
 8006ac0:	f383 8811 	msr	BASEPRI, r3
 8006ac4:	f3bf 8f6f 	isb	sy
 8006ac8:	f3bf 8f4f 	dsb	sy
 8006acc:	623b      	str	r3, [r7, #32]
}
 8006ace:	bf00      	nop
 8006ad0:	e7fe      	b.n	8006ad0 <xTimerGenericCommand+0x2c>

	/* Send a message to the timer service task to perform a particular action
	on a particular timer definition. */
	if( xTimerQueue != NULL )
 8006ad2:	4b1a      	ldr	r3, [pc, #104]	; (8006b3c <xTimerGenericCommand+0x98>)
 8006ad4:	681b      	ldr	r3, [r3, #0]
 8006ad6:	2b00      	cmp	r3, #0
 8006ad8:	d02a      	beq.n	8006b30 <xTimerGenericCommand+0x8c>
	{
		/* Send a command to the timer service task to start the xTimer timer. */
		xMessage.xMessageID = xCommandID;
 8006ada:	68bb      	ldr	r3, [r7, #8]
 8006adc:	613b      	str	r3, [r7, #16]
		xMessage.u.xTimerParameters.xMessageValue = xOptionalValue;
 8006ade:	687b      	ldr	r3, [r7, #4]
 8006ae0:	617b      	str	r3, [r7, #20]
		xMessage.u.xTimerParameters.pxTimer = xTimer;
 8006ae2:	68fb      	ldr	r3, [r7, #12]
 8006ae4:	61bb      	str	r3, [r7, #24]

		if( xCommandID < tmrFIRST_FROM_ISR_COMMAND )
 8006ae6:	68bb      	ldr	r3, [r7, #8]
 8006ae8:	2b05      	cmp	r3, #5
 8006aea:	dc18      	bgt.n	8006b1e <xTimerGenericCommand+0x7a>
		{
			if( xTaskGetSchedulerState() == taskSCHEDULER_RUNNING )
 8006aec:	f7ff fdb4 	bl	8006658 <xTaskGetSchedulerState>
 8006af0:	4603      	mov	r3, r0
 8006af2:	2b02      	cmp	r3, #2
 8006af4:	d109      	bne.n	8006b0a <xTimerGenericCommand+0x66>
			{
				xReturn = xQueueSendToBack( xTimerQueue, &xMessage, xTicksToWait );
 8006af6:	4b11      	ldr	r3, [pc, #68]	; (8006b3c <xTimerGenericCommand+0x98>)
 8006af8:	6818      	ldr	r0, [r3, #0]
 8006afa:	f107 0110 	add.w	r1, r7, #16
 8006afe:	2300      	movs	r3, #0
 8006b00:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 8006b02:	f7fe fa83 	bl	800500c <xQueueGenericSend>
 8006b06:	6278      	str	r0, [r7, #36]	; 0x24
 8006b08:	e012      	b.n	8006b30 <xTimerGenericCommand+0x8c>
			}
			else
			{
				xReturn = xQueueSendToBack( xTimerQueue, &xMessage, tmrNO_DELAY );
 8006b0a:	4b0c      	ldr	r3, [pc, #48]	; (8006b3c <xTimerGenericCommand+0x98>)
 8006b0c:	6818      	ldr	r0, [r3, #0]
 8006b0e:	f107 0110 	add.w	r1, r7, #16
 8006b12:	2300      	movs	r3, #0
 8006b14:	2200      	movs	r2, #0
 8006b16:	f7fe fa79 	bl	800500c <xQueueGenericSend>
 8006b1a:	6278      	str	r0, [r7, #36]	; 0x24
 8006b1c:	e008      	b.n	8006b30 <xTimerGenericCommand+0x8c>
			}
		}
		else
		{
			xReturn = xQueueSendToBackFromISR( xTimerQueue, &xMessage, pxHigherPriorityTaskWoken );
 8006b1e:	4b07      	ldr	r3, [pc, #28]	; (8006b3c <xTimerGenericCommand+0x98>)
 8006b20:	6818      	ldr	r0, [r3, #0]
 8006b22:	f107 0110 	add.w	r1, r7, #16
 8006b26:	2300      	movs	r3, #0
 8006b28:	683a      	ldr	r2, [r7, #0]
 8006b2a:	f7fe fb6d 	bl	8005208 <xQueueGenericSendFromISR>
 8006b2e:	6278      	str	r0, [r7, #36]	; 0x24
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}

	return xReturn;
 8006b30:	6a7b      	ldr	r3, [r7, #36]	; 0x24
}
 8006b32:	4618      	mov	r0, r3
 8006b34:	3728      	adds	r7, #40	; 0x28
 8006b36:	46bd      	mov	sp, r7
 8006b38:	bd80      	pop	{r7, pc}
 8006b3a:	bf00      	nop
 8006b3c:	20000c84 	.word	0x20000c84

08006b40 <prvProcessExpiredTimer>:
	return pxTimer->pcTimerName;
}
/*-----------------------------------------------------------*/

static void prvProcessExpiredTimer( const TickType_t xNextExpireTime, const TickType_t xTimeNow )
{
 8006b40:	b580      	push	{r7, lr}
 8006b42:	b088      	sub	sp, #32
 8006b44:	af02      	add	r7, sp, #8
 8006b46:	6078      	str	r0, [r7, #4]
 8006b48:	6039      	str	r1, [r7, #0]
BaseType_t xResult;
Timer_t * const pxTimer = ( Timer_t * ) listGET_OWNER_OF_HEAD_ENTRY( pxCurrentTimerList ); /*lint !e9087 !e9079 void * is used as this macro is used with tasks and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 8006b4a:	4b22      	ldr	r3, [pc, #136]	; (8006bd4 <prvProcessExpiredTimer+0x94>)
 8006b4c:	681b      	ldr	r3, [r3, #0]
 8006b4e:	68db      	ldr	r3, [r3, #12]
 8006b50:	68db      	ldr	r3, [r3, #12]
 8006b52:	617b      	str	r3, [r7, #20]

	/* Remove the timer from the list of active timers.  A check has already
	been performed to ensure the list is not empty. */
	( void ) uxListRemove( &( pxTimer->xTimerListItem ) );
 8006b54:	697b      	ldr	r3, [r7, #20]
 8006b56:	3304      	adds	r3, #4
 8006b58:	4618      	mov	r0, r3
 8006b5a:	f7fe f8e9 	bl	8004d30 <uxListRemove>
	traceTIMER_EXPIRED( pxTimer );

	/* If the timer is an auto reload timer then calculate the next
	expiry time and re-insert the timer in the list of active timers. */
	if( ( pxTimer->ucStatus & tmrSTATUS_IS_AUTORELOAD ) != 0 )
 8006b5e:	697b      	ldr	r3, [r7, #20]
 8006b60:	f893 3028 	ldrb.w	r3, [r3, #40]	; 0x28
 8006b64:	f003 0304 	and.w	r3, r3, #4
 8006b68:	2b00      	cmp	r3, #0
 8006b6a:	d022      	beq.n	8006bb2 <prvProcessExpiredTimer+0x72>
	{
		/* The timer is inserted into a list using a time relative to anything
		other than the current time.  It will therefore be inserted into the
		correct list relative to the time this task thinks it is now. */
		if( prvInsertTimerInActiveList( pxTimer, ( xNextExpireTime + pxTimer->xTimerPeriodInTicks ), xTimeNow, xNextExpireTime ) != pdFALSE )
 8006b6c:	697b      	ldr	r3, [r7, #20]
 8006b6e:	699a      	ldr	r2, [r3, #24]
 8006b70:	687b      	ldr	r3, [r7, #4]
 8006b72:	18d1      	adds	r1, r2, r3
 8006b74:	687b      	ldr	r3, [r7, #4]
 8006b76:	683a      	ldr	r2, [r7, #0]
 8006b78:	6978      	ldr	r0, [r7, #20]
 8006b7a:	f000 f8d1 	bl	8006d20 <prvInsertTimerInActiveList>
 8006b7e:	4603      	mov	r3, r0
 8006b80:	2b00      	cmp	r3, #0
 8006b82:	d01f      	beq.n	8006bc4 <prvProcessExpiredTimer+0x84>
		{
			/* The timer expired before it was added to the active timer
			list.  Reload it now.  */
			xResult = xTimerGenericCommand( pxTimer, tmrCOMMAND_START_DONT_TRACE, xNextExpireTime, NULL, tmrNO_DELAY );
 8006b84:	2300      	movs	r3, #0
 8006b86:	9300      	str	r3, [sp, #0]
 8006b88:	2300      	movs	r3, #0
 8006b8a:	687a      	ldr	r2, [r7, #4]
 8006b8c:	2100      	movs	r1, #0
 8006b8e:	6978      	ldr	r0, [r7, #20]
 8006b90:	f7ff ff88 	bl	8006aa4 <xTimerGenericCommand>
 8006b94:	6138      	str	r0, [r7, #16]
			configASSERT( xResult );
 8006b96:	693b      	ldr	r3, [r7, #16]
 8006b98:	2b00      	cmp	r3, #0
 8006b9a:	d113      	bne.n	8006bc4 <prvProcessExpiredTimer+0x84>
	__asm volatile
 8006b9c:	f04f 0350 	mov.w	r3, #80	; 0x50
 8006ba0:	f383 8811 	msr	BASEPRI, r3
 8006ba4:	f3bf 8f6f 	isb	sy
 8006ba8:	f3bf 8f4f 	dsb	sy
 8006bac:	60fb      	str	r3, [r7, #12]
}
 8006bae:	bf00      	nop
 8006bb0:	e7fe      	b.n	8006bb0 <prvProcessExpiredTimer+0x70>
			mtCOVERAGE_TEST_MARKER();
		}
	}
	else
	{
		pxTimer->ucStatus &= ~tmrSTATUS_IS_ACTIVE;
 8006bb2:	697b      	ldr	r3, [r7, #20]
 8006bb4:	f893 3028 	ldrb.w	r3, [r3, #40]	; 0x28
 8006bb8:	f023 0301 	bic.w	r3, r3, #1
 8006bbc:	b2da      	uxtb	r2, r3
 8006bbe:	697b      	ldr	r3, [r7, #20]
 8006bc0:	f883 2028 	strb.w	r2, [r3, #40]	; 0x28
		mtCOVERAGE_TEST_MARKER();
	}

	/* Call the timer callback. */
	pxTimer->pxCallbackFunction( ( TimerHandle_t ) pxTimer );
 8006bc4:	697b      	ldr	r3, [r7, #20]
 8006bc6:	6a1b      	ldr	r3, [r3, #32]
 8006bc8:	6978      	ldr	r0, [r7, #20]
 8006bca:	4798      	blx	r3
}
 8006bcc:	bf00      	nop
 8006bce:	3718      	adds	r7, #24
 8006bd0:	46bd      	mov	sp, r7
 8006bd2:	bd80      	pop	{r7, pc}
 8006bd4:	20000c7c 	.word	0x20000c7c

08006bd8 <prvTimerTask>:
/*-----------------------------------------------------------*/

static portTASK_FUNCTION( prvTimerTask, pvParameters )
{
 8006bd8:	b580      	push	{r7, lr}
 8006bda:	b084      	sub	sp, #16
 8006bdc:	af00      	add	r7, sp, #0
 8006bde:	6078      	str	r0, [r7, #4]

	for( ;; )
	{
		/* Query the timers list to see if it contains any timers, and if so,
		obtain the time at which the next timer will expire. */
		xNextExpireTime = prvGetNextExpireTime( &xListWasEmpty );
 8006be0:	f107 0308 	add.w	r3, r7, #8
 8006be4:	4618      	mov	r0, r3
 8006be6:	f000 f857 	bl	8006c98 <prvGetNextExpireTime>
 8006bea:	60f8      	str	r0, [r7, #12]

		/* If a timer has expired, process it.  Otherwise, block this task
		until either a timer does expire, or a command is received. */
		prvProcessTimerOrBlockTask( xNextExpireTime, xListWasEmpty );
 8006bec:	68bb      	ldr	r3, [r7, #8]
 8006bee:	4619      	mov	r1, r3
 8006bf0:	68f8      	ldr	r0, [r7, #12]
 8006bf2:	f000 f803 	bl	8006bfc <prvProcessTimerOrBlockTask>

		/* Empty the command queue. */
		prvProcessReceivedCommands();
 8006bf6:	f000 f8d5 	bl	8006da4 <prvProcessReceivedCommands>
		xNextExpireTime = prvGetNextExpireTime( &xListWasEmpty );
 8006bfa:	e7f1      	b.n	8006be0 <prvTimerTask+0x8>

08006bfc <prvProcessTimerOrBlockTask>:
	}
}
/*-----------------------------------------------------------*/

static void prvProcessTimerOrBlockTask( const TickType_t xNextExpireTime, BaseType_t xListWasEmpty )
{
 8006bfc:	b580      	push	{r7, lr}
 8006bfe:	b084      	sub	sp, #16
 8006c00:	af00      	add	r7, sp, #0
 8006c02:	6078      	str	r0, [r7, #4]
 8006c04:	6039      	str	r1, [r7, #0]
TickType_t xTimeNow;
BaseType_t xTimerListsWereSwitched;

	vTaskSuspendAll();
 8006c06:	f7ff f945 	bl	8005e94 <vTaskSuspendAll>
		/* Obtain the time now to make an assessment as to whether the timer
		has expired or not.  If obtaining the time causes the lists to switch
		then don't process this timer as any timers that remained in the list
		when the lists were switched will have been processed within the
		prvSampleTimeNow() function. */
		xTimeNow = prvSampleTimeNow( &xTimerListsWereSwitched );
 8006c0a:	f107 0308 	add.w	r3, r7, #8
 8006c0e:	4618      	mov	r0, r3
 8006c10:	f000 f866 	bl	8006ce0 <prvSampleTimeNow>
 8006c14:	60f8      	str	r0, [r7, #12]
		if( xTimerListsWereSwitched == pdFALSE )
 8006c16:	68bb      	ldr	r3, [r7, #8]
 8006c18:	2b00      	cmp	r3, #0
 8006c1a:	d130      	bne.n	8006c7e <prvProcessTimerOrBlockTask+0x82>
		{
			/* The tick count has not overflowed, has the timer expired? */
			if( ( xListWasEmpty == pdFALSE ) && ( xNextExpireTime <= xTimeNow ) )
 8006c1c:	683b      	ldr	r3, [r7, #0]
 8006c1e:	2b00      	cmp	r3, #0
 8006c20:	d10a      	bne.n	8006c38 <prvProcessTimerOrBlockTask+0x3c>
 8006c22:	687a      	ldr	r2, [r7, #4]
 8006c24:	68fb      	ldr	r3, [r7, #12]
 8006c26:	429a      	cmp	r2, r3
 8006c28:	d806      	bhi.n	8006c38 <prvProcessTimerOrBlockTask+0x3c>
			{
				( void ) xTaskResumeAll();
 8006c2a:	f7ff f941 	bl	8005eb0 <xTaskResumeAll>
				prvProcessExpiredTimer( xNextExpireTime, xTimeNow );
 8006c2e:	68f9      	ldr	r1, [r7, #12]
 8006c30:	6878      	ldr	r0, [r7, #4]
 8006c32:	f7ff ff85 	bl	8006b40 <prvProcessExpiredTimer>
		else
		{
			( void ) xTaskResumeAll();
		}
	}
}
 8006c36:	e024      	b.n	8006c82 <prvProcessTimerOrBlockTask+0x86>
				if( xListWasEmpty != pdFALSE )
 8006c38:	683b      	ldr	r3, [r7, #0]
 8006c3a:	2b00      	cmp	r3, #0
 8006c3c:	d008      	beq.n	8006c50 <prvProcessTimerOrBlockTask+0x54>
					xListWasEmpty = listLIST_IS_EMPTY( pxOverflowTimerList );
 8006c3e:	4b13      	ldr	r3, [pc, #76]	; (8006c8c <prvProcessTimerOrBlockTask+0x90>)
 8006c40:	681b      	ldr	r3, [r3, #0]
 8006c42:	681b      	ldr	r3, [r3, #0]
 8006c44:	2b00      	cmp	r3, #0
 8006c46:	d101      	bne.n	8006c4c <prvProcessTimerOrBlockTask+0x50>
 8006c48:	2301      	movs	r3, #1
 8006c4a:	e000      	b.n	8006c4e <prvProcessTimerOrBlockTask+0x52>
 8006c4c:	2300      	movs	r3, #0
 8006c4e:	603b      	str	r3, [r7, #0]
				vQueueWaitForMessageRestricted( xTimerQueue, ( xNextExpireTime - xTimeNow ), xListWasEmpty );
 8006c50:	4b0f      	ldr	r3, [pc, #60]	; (8006c90 <prvProcessTimerOrBlockTask+0x94>)
 8006c52:	6818      	ldr	r0, [r3, #0]
 8006c54:	687a      	ldr	r2, [r7, #4]
 8006c56:	68fb      	ldr	r3, [r7, #12]
 8006c58:	1ad3      	subs	r3, r2, r3
 8006c5a:	683a      	ldr	r2, [r7, #0]
 8006c5c:	4619      	mov	r1, r3
 8006c5e:	f7fe fea9 	bl	80059b4 <vQueueWaitForMessageRestricted>
				if( xTaskResumeAll() == pdFALSE )
 8006c62:	f7ff f925 	bl	8005eb0 <xTaskResumeAll>
 8006c66:	4603      	mov	r3, r0
 8006c68:	2b00      	cmp	r3, #0
 8006c6a:	d10a      	bne.n	8006c82 <prvProcessTimerOrBlockTask+0x86>
					portYIELD_WITHIN_API();
 8006c6c:	4b09      	ldr	r3, [pc, #36]	; (8006c94 <prvProcessTimerOrBlockTask+0x98>)
 8006c6e:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 8006c72:	601a      	str	r2, [r3, #0]
 8006c74:	f3bf 8f4f 	dsb	sy
 8006c78:	f3bf 8f6f 	isb	sy
}
 8006c7c:	e001      	b.n	8006c82 <prvProcessTimerOrBlockTask+0x86>
			( void ) xTaskResumeAll();
 8006c7e:	f7ff f917 	bl	8005eb0 <xTaskResumeAll>
}
 8006c82:	bf00      	nop
 8006c84:	3710      	adds	r7, #16
 8006c86:	46bd      	mov	sp, r7
 8006c88:	bd80      	pop	{r7, pc}
 8006c8a:	bf00      	nop
 8006c8c:	20000c80 	.word	0x20000c80
 8006c90:	20000c84 	.word	0x20000c84
 8006c94:	e000ed04 	.word	0xe000ed04

08006c98 <prvGetNextExpireTime>:
/*-----------------------------------------------------------*/

static TickType_t prvGetNextExpireTime( BaseType_t * const pxListWasEmpty )
{
 8006c98:	b480      	push	{r7}
 8006c9a:	b085      	sub	sp, #20
 8006c9c:	af00      	add	r7, sp, #0
 8006c9e:	6078      	str	r0, [r7, #4]
	the timer with the nearest expiry time will expire.  If there are no
	active timers then just set the next expire time to 0.  That will cause
	this task to unblock when the tick count overflows, at which point the
	timer lists will be switched and the next expiry time can be
	re-assessed.  */
	*pxListWasEmpty = listLIST_IS_EMPTY( pxCurrentTimerList );
 8006ca0:	4b0e      	ldr	r3, [pc, #56]	; (8006cdc <prvGetNextExpireTime+0x44>)
 8006ca2:	681b      	ldr	r3, [r3, #0]
 8006ca4:	681b      	ldr	r3, [r3, #0]
 8006ca6:	2b00      	cmp	r3, #0
 8006ca8:	d101      	bne.n	8006cae <prvGetNextExpireTime+0x16>
 8006caa:	2201      	movs	r2, #1
 8006cac:	e000      	b.n	8006cb0 <prvGetNextExpireTime+0x18>
 8006cae:	2200      	movs	r2, #0
 8006cb0:	687b      	ldr	r3, [r7, #4]
 8006cb2:	601a      	str	r2, [r3, #0]
	if( *pxListWasEmpty == pdFALSE )
 8006cb4:	687b      	ldr	r3, [r7, #4]
 8006cb6:	681b      	ldr	r3, [r3, #0]
 8006cb8:	2b00      	cmp	r3, #0
 8006cba:	d105      	bne.n	8006cc8 <prvGetNextExpireTime+0x30>
	{
		xNextExpireTime = listGET_ITEM_VALUE_OF_HEAD_ENTRY( pxCurrentTimerList );
 8006cbc:	4b07      	ldr	r3, [pc, #28]	; (8006cdc <prvGetNextExpireTime+0x44>)
 8006cbe:	681b      	ldr	r3, [r3, #0]
 8006cc0:	68db      	ldr	r3, [r3, #12]
 8006cc2:	681b      	ldr	r3, [r3, #0]
 8006cc4:	60fb      	str	r3, [r7, #12]
 8006cc6:	e001      	b.n	8006ccc <prvGetNextExpireTime+0x34>
	}
	else
	{
		/* Ensure the task unblocks when the tick count rolls over. */
		xNextExpireTime = ( TickType_t ) 0U;
 8006cc8:	2300      	movs	r3, #0
 8006cca:	60fb      	str	r3, [r7, #12]
	}

	return xNextExpireTime;
 8006ccc:	68fb      	ldr	r3, [r7, #12]
}
 8006cce:	4618      	mov	r0, r3
 8006cd0:	3714      	adds	r7, #20
 8006cd2:	46bd      	mov	sp, r7
 8006cd4:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006cd8:	4770      	bx	lr
 8006cda:	bf00      	nop
 8006cdc:	20000c7c 	.word	0x20000c7c

08006ce0 <prvSampleTimeNow>:
/*-----------------------------------------------------------*/

static TickType_t prvSampleTimeNow( BaseType_t * const pxTimerListsWereSwitched )
{
 8006ce0:	b580      	push	{r7, lr}
 8006ce2:	b084      	sub	sp, #16
 8006ce4:	af00      	add	r7, sp, #0
 8006ce6:	6078      	str	r0, [r7, #4]
TickType_t xTimeNow;
PRIVILEGED_DATA static TickType_t xLastTime = ( TickType_t ) 0U; /*lint !e956 Variable is only accessible to one task. */

	xTimeNow = xTaskGetTickCount();
 8006ce8:	f7ff f980 	bl	8005fec <xTaskGetTickCount>
 8006cec:	60f8      	str	r0, [r7, #12]

	if( xTimeNow < xLastTime )
 8006cee:	4b0b      	ldr	r3, [pc, #44]	; (8006d1c <prvSampleTimeNow+0x3c>)
 8006cf0:	681b      	ldr	r3, [r3, #0]
 8006cf2:	68fa      	ldr	r2, [r7, #12]
 8006cf4:	429a      	cmp	r2, r3
 8006cf6:	d205      	bcs.n	8006d04 <prvSampleTimeNow+0x24>
	{
		prvSwitchTimerLists();
 8006cf8:	f000 f936 	bl	8006f68 <prvSwitchTimerLists>
		*pxTimerListsWereSwitched = pdTRUE;
 8006cfc:	687b      	ldr	r3, [r7, #4]
 8006cfe:	2201      	movs	r2, #1
 8006d00:	601a      	str	r2, [r3, #0]
 8006d02:	e002      	b.n	8006d0a <prvSampleTimeNow+0x2a>
	}
	else
	{
		*pxTimerListsWereSwitched = pdFALSE;
 8006d04:	687b      	ldr	r3, [r7, #4]
 8006d06:	2200      	movs	r2, #0
 8006d08:	601a      	str	r2, [r3, #0]
	}

	xLastTime = xTimeNow;
 8006d0a:	4a04      	ldr	r2, [pc, #16]	; (8006d1c <prvSampleTimeNow+0x3c>)
 8006d0c:	68fb      	ldr	r3, [r7, #12]
 8006d0e:	6013      	str	r3, [r2, #0]

	return xTimeNow;
 8006d10:	68fb      	ldr	r3, [r7, #12]
}
 8006d12:	4618      	mov	r0, r3
 8006d14:	3710      	adds	r7, #16
 8006d16:	46bd      	mov	sp, r7
 8006d18:	bd80      	pop	{r7, pc}
 8006d1a:	bf00      	nop
 8006d1c:	20000c8c 	.word	0x20000c8c

08006d20 <prvInsertTimerInActiveList>:
/*-----------------------------------------------------------*/

static BaseType_t prvInsertTimerInActiveList( Timer_t * const pxTimer, const TickType_t xNextExpiryTime, const TickType_t xTimeNow, const TickType_t xCommandTime )
{
 8006d20:	b580      	push	{r7, lr}
 8006d22:	b086      	sub	sp, #24
 8006d24:	af00      	add	r7, sp, #0
 8006d26:	60f8      	str	r0, [r7, #12]
 8006d28:	60b9      	str	r1, [r7, #8]
 8006d2a:	607a      	str	r2, [r7, #4]
 8006d2c:	603b      	str	r3, [r7, #0]
BaseType_t xProcessTimerNow = pdFALSE;
 8006d2e:	2300      	movs	r3, #0
 8006d30:	617b      	str	r3, [r7, #20]

	listSET_LIST_ITEM_VALUE( &( pxTimer->xTimerListItem ), xNextExpiryTime );
 8006d32:	68fb      	ldr	r3, [r7, #12]
 8006d34:	68ba      	ldr	r2, [r7, #8]
 8006d36:	605a      	str	r2, [r3, #4]
	listSET_LIST_ITEM_OWNER( &( pxTimer->xTimerListItem ), pxTimer );
 8006d38:	68fb      	ldr	r3, [r7, #12]
 8006d3a:	68fa      	ldr	r2, [r7, #12]
 8006d3c:	611a      	str	r2, [r3, #16]

	if( xNextExpiryTime <= xTimeNow )
 8006d3e:	68ba      	ldr	r2, [r7, #8]
 8006d40:	687b      	ldr	r3, [r7, #4]
 8006d42:	429a      	cmp	r2, r3
 8006d44:	d812      	bhi.n	8006d6c <prvInsertTimerInActiveList+0x4c>
	{
		/* Has the expiry time elapsed between the command to start/reset a
		timer was issued, and the time the command was processed? */
		if( ( ( TickType_t ) ( xTimeNow - xCommandTime ) ) >= pxTimer->xTimerPeriodInTicks ) /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 8006d46:	687a      	ldr	r2, [r7, #4]
 8006d48:	683b      	ldr	r3, [r7, #0]
 8006d4a:	1ad2      	subs	r2, r2, r3
 8006d4c:	68fb      	ldr	r3, [r7, #12]
 8006d4e:	699b      	ldr	r3, [r3, #24]
 8006d50:	429a      	cmp	r2, r3
 8006d52:	d302      	bcc.n	8006d5a <prvInsertTimerInActiveList+0x3a>
		{
			/* The time between a command being issued and the command being
			processed actually exceeds the timers period.  */
			xProcessTimerNow = pdTRUE;
 8006d54:	2301      	movs	r3, #1
 8006d56:	617b      	str	r3, [r7, #20]
 8006d58:	e01b      	b.n	8006d92 <prvInsertTimerInActiveList+0x72>
		}
		else
		{
			vListInsert( pxOverflowTimerList, &( pxTimer->xTimerListItem ) );
 8006d5a:	4b10      	ldr	r3, [pc, #64]	; (8006d9c <prvInsertTimerInActiveList+0x7c>)
 8006d5c:	681a      	ldr	r2, [r3, #0]
 8006d5e:	68fb      	ldr	r3, [r7, #12]
 8006d60:	3304      	adds	r3, #4
 8006d62:	4619      	mov	r1, r3
 8006d64:	4610      	mov	r0, r2
 8006d66:	f7fd ffaa 	bl	8004cbe <vListInsert>
 8006d6a:	e012      	b.n	8006d92 <prvInsertTimerInActiveList+0x72>
		}
	}
	else
	{
		if( ( xTimeNow < xCommandTime ) && ( xNextExpiryTime >= xCommandTime ) )
 8006d6c:	687a      	ldr	r2, [r7, #4]
 8006d6e:	683b      	ldr	r3, [r7, #0]
 8006d70:	429a      	cmp	r2, r3
 8006d72:	d206      	bcs.n	8006d82 <prvInsertTimerInActiveList+0x62>
 8006d74:	68ba      	ldr	r2, [r7, #8]
 8006d76:	683b      	ldr	r3, [r7, #0]
 8006d78:	429a      	cmp	r2, r3
 8006d7a:	d302      	bcc.n	8006d82 <prvInsertTimerInActiveList+0x62>
		{
			/* If, since the command was issued, the tick count has overflowed
			but the expiry time has not, then the timer must have already passed
			its expiry time and should be processed immediately. */
			xProcessTimerNow = pdTRUE;
 8006d7c:	2301      	movs	r3, #1
 8006d7e:	617b      	str	r3, [r7, #20]
 8006d80:	e007      	b.n	8006d92 <prvInsertTimerInActiveList+0x72>
		}
		else
		{
			vListInsert( pxCurrentTimerList, &( pxTimer->xTimerListItem ) );
 8006d82:	4b07      	ldr	r3, [pc, #28]	; (8006da0 <prvInsertTimerInActiveList+0x80>)
 8006d84:	681a      	ldr	r2, [r3, #0]
 8006d86:	68fb      	ldr	r3, [r7, #12]
 8006d88:	3304      	adds	r3, #4
 8006d8a:	4619      	mov	r1, r3
 8006d8c:	4610      	mov	r0, r2
 8006d8e:	f7fd ff96 	bl	8004cbe <vListInsert>
		}
	}

	return xProcessTimerNow;
 8006d92:	697b      	ldr	r3, [r7, #20]
}
 8006d94:	4618      	mov	r0, r3
 8006d96:	3718      	adds	r7, #24
 8006d98:	46bd      	mov	sp, r7
 8006d9a:	bd80      	pop	{r7, pc}
 8006d9c:	20000c80 	.word	0x20000c80
 8006da0:	20000c7c 	.word	0x20000c7c

08006da4 <prvProcessReceivedCommands>:
/*-----------------------------------------------------------*/

static void	prvProcessReceivedCommands( void )
{
 8006da4:	b580      	push	{r7, lr}
 8006da6:	b08e      	sub	sp, #56	; 0x38
 8006da8:	af02      	add	r7, sp, #8
DaemonTaskMessage_t xMessage;
Timer_t *pxTimer;
BaseType_t xTimerListsWereSwitched, xResult;
TickType_t xTimeNow;

	while( xQueueReceive( xTimerQueue, &xMessage, tmrNO_DELAY ) != pdFAIL ) /*lint !e603 xMessage does not have to be initialised as it is passed out, not in, and it is not used unless xQueueReceive() returns pdTRUE. */
 8006daa:	e0ca      	b.n	8006f42 <prvProcessReceivedCommands+0x19e>
	{
		#if ( INCLUDE_xTimerPendFunctionCall == 1 )
		{
			/* Negative commands are pended function calls rather than timer
			commands. */
			if( xMessage.xMessageID < ( BaseType_t ) 0 )
 8006dac:	687b      	ldr	r3, [r7, #4]
 8006dae:	2b00      	cmp	r3, #0
 8006db0:	da18      	bge.n	8006de4 <prvProcessReceivedCommands+0x40>
			{
				const CallbackParameters_t * const pxCallback = &( xMessage.u.xCallbackParameters );
 8006db2:	1d3b      	adds	r3, r7, #4
 8006db4:	3304      	adds	r3, #4
 8006db6:	62fb      	str	r3, [r7, #44]	; 0x2c

				/* The timer uses the xCallbackParameters member to request a
				callback be executed.  Check the callback is not NULL. */
				configASSERT( pxCallback );
 8006db8:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8006dba:	2b00      	cmp	r3, #0
 8006dbc:	d10a      	bne.n	8006dd4 <prvProcessReceivedCommands+0x30>
	__asm volatile
 8006dbe:	f04f 0350 	mov.w	r3, #80	; 0x50
 8006dc2:	f383 8811 	msr	BASEPRI, r3
 8006dc6:	f3bf 8f6f 	isb	sy
 8006dca:	f3bf 8f4f 	dsb	sy
 8006dce:	61fb      	str	r3, [r7, #28]
}
 8006dd0:	bf00      	nop
 8006dd2:	e7fe      	b.n	8006dd2 <prvProcessReceivedCommands+0x2e>

				/* Call the function. */
				pxCallback->pxCallbackFunction( pxCallback->pvParameter1, pxCallback->ulParameter2 );
 8006dd4:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8006dd6:	681b      	ldr	r3, [r3, #0]
 8006dd8:	6afa      	ldr	r2, [r7, #44]	; 0x2c
 8006dda:	6850      	ldr	r0, [r2, #4]
 8006ddc:	6afa      	ldr	r2, [r7, #44]	; 0x2c
 8006dde:	6892      	ldr	r2, [r2, #8]
 8006de0:	4611      	mov	r1, r2
 8006de2:	4798      	blx	r3
		}
		#endif /* INCLUDE_xTimerPendFunctionCall */

		/* Commands that are positive are timer commands rather than pended
		function calls. */
		if( xMessage.xMessageID >= ( BaseType_t ) 0 )
 8006de4:	687b      	ldr	r3, [r7, #4]
 8006de6:	2b00      	cmp	r3, #0
 8006de8:	f2c0 80aa 	blt.w	8006f40 <prvProcessReceivedCommands+0x19c>
		{
			/* The messages uses the xTimerParameters member to work on a
			software timer. */
			pxTimer = xMessage.u.xTimerParameters.pxTimer;
 8006dec:	68fb      	ldr	r3, [r7, #12]
 8006dee:	62bb      	str	r3, [r7, #40]	; 0x28

			if( listIS_CONTAINED_WITHIN( NULL, &( pxTimer->xTimerListItem ) ) == pdFALSE ) /*lint !e961. The cast is only redundant when NULL is passed into the macro. */
 8006df0:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8006df2:	695b      	ldr	r3, [r3, #20]
 8006df4:	2b00      	cmp	r3, #0
 8006df6:	d004      	beq.n	8006e02 <prvProcessReceivedCommands+0x5e>
			{
				/* The timer is in a list, remove it. */
				( void ) uxListRemove( &( pxTimer->xTimerListItem ) );
 8006df8:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8006dfa:	3304      	adds	r3, #4
 8006dfc:	4618      	mov	r0, r3
 8006dfe:	f7fd ff97 	bl	8004d30 <uxListRemove>
			it must be present in the function call.  prvSampleTimeNow() must be
			called after the message is received from xTimerQueue so there is no
			possibility of a higher priority task adding a message to the message
			queue with a time that is ahead of the timer daemon task (because it
			pre-empted the timer daemon task after the xTimeNow value was set). */
			xTimeNow = prvSampleTimeNow( &xTimerListsWereSwitched );
 8006e02:	463b      	mov	r3, r7
 8006e04:	4618      	mov	r0, r3
 8006e06:	f7ff ff6b 	bl	8006ce0 <prvSampleTimeNow>
 8006e0a:	6278      	str	r0, [r7, #36]	; 0x24

			switch( xMessage.xMessageID )
 8006e0c:	687b      	ldr	r3, [r7, #4]
 8006e0e:	2b09      	cmp	r3, #9
 8006e10:	f200 8097 	bhi.w	8006f42 <prvProcessReceivedCommands+0x19e>
 8006e14:	a201      	add	r2, pc, #4	; (adr r2, 8006e1c <prvProcessReceivedCommands+0x78>)
 8006e16:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8006e1a:	bf00      	nop
 8006e1c:	08006e45 	.word	0x08006e45
 8006e20:	08006e45 	.word	0x08006e45
 8006e24:	08006e45 	.word	0x08006e45
 8006e28:	08006eb9 	.word	0x08006eb9
 8006e2c:	08006ecd 	.word	0x08006ecd
 8006e30:	08006f17 	.word	0x08006f17
 8006e34:	08006e45 	.word	0x08006e45
 8006e38:	08006e45 	.word	0x08006e45
 8006e3c:	08006eb9 	.word	0x08006eb9
 8006e40:	08006ecd 	.word	0x08006ecd
				case tmrCOMMAND_START_FROM_ISR :
				case tmrCOMMAND_RESET :
				case tmrCOMMAND_RESET_FROM_ISR :
				case tmrCOMMAND_START_DONT_TRACE :
					/* Start or restart a timer. */
					pxTimer->ucStatus |= tmrSTATUS_IS_ACTIVE;
 8006e44:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8006e46:	f893 3028 	ldrb.w	r3, [r3, #40]	; 0x28
 8006e4a:	f043 0301 	orr.w	r3, r3, #1
 8006e4e:	b2da      	uxtb	r2, r3
 8006e50:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8006e52:	f883 2028 	strb.w	r2, [r3, #40]	; 0x28
					if( prvInsertTimerInActiveList( pxTimer,  xMessage.u.xTimerParameters.xMessageValue + pxTimer->xTimerPeriodInTicks, xTimeNow, xMessage.u.xTimerParameters.xMessageValue ) != pdFALSE )
 8006e56:	68ba      	ldr	r2, [r7, #8]
 8006e58:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8006e5a:	699b      	ldr	r3, [r3, #24]
 8006e5c:	18d1      	adds	r1, r2, r3
 8006e5e:	68bb      	ldr	r3, [r7, #8]
 8006e60:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8006e62:	6ab8      	ldr	r0, [r7, #40]	; 0x28
 8006e64:	f7ff ff5c 	bl	8006d20 <prvInsertTimerInActiveList>
 8006e68:	4603      	mov	r3, r0
 8006e6a:	2b00      	cmp	r3, #0
 8006e6c:	d069      	beq.n	8006f42 <prvProcessReceivedCommands+0x19e>
					{
						/* The timer expired before it was added to the active
						timer list.  Process it now. */
						pxTimer->pxCallbackFunction( ( TimerHandle_t ) pxTimer );
 8006e6e:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8006e70:	6a1b      	ldr	r3, [r3, #32]
 8006e72:	6ab8      	ldr	r0, [r7, #40]	; 0x28
 8006e74:	4798      	blx	r3
						traceTIMER_EXPIRED( pxTimer );

						if( ( pxTimer->ucStatus & tmrSTATUS_IS_AUTORELOAD ) != 0 )
 8006e76:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8006e78:	f893 3028 	ldrb.w	r3, [r3, #40]	; 0x28
 8006e7c:	f003 0304 	and.w	r3, r3, #4
 8006e80:	2b00      	cmp	r3, #0
 8006e82:	d05e      	beq.n	8006f42 <prvProcessReceivedCommands+0x19e>
						{
							xResult = xTimerGenericCommand( pxTimer, tmrCOMMAND_START_DONT_TRACE, xMessage.u.xTimerParameters.xMessageValue + pxTimer->xTimerPeriodInTicks, NULL, tmrNO_DELAY );
 8006e84:	68ba      	ldr	r2, [r7, #8]
 8006e86:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8006e88:	699b      	ldr	r3, [r3, #24]
 8006e8a:	441a      	add	r2, r3
 8006e8c:	2300      	movs	r3, #0
 8006e8e:	9300      	str	r3, [sp, #0]
 8006e90:	2300      	movs	r3, #0
 8006e92:	2100      	movs	r1, #0
 8006e94:	6ab8      	ldr	r0, [r7, #40]	; 0x28
 8006e96:	f7ff fe05 	bl	8006aa4 <xTimerGenericCommand>
 8006e9a:	6238      	str	r0, [r7, #32]
							configASSERT( xResult );
 8006e9c:	6a3b      	ldr	r3, [r7, #32]
 8006e9e:	2b00      	cmp	r3, #0
 8006ea0:	d14f      	bne.n	8006f42 <prvProcessReceivedCommands+0x19e>
	__asm volatile
 8006ea2:	f04f 0350 	mov.w	r3, #80	; 0x50
 8006ea6:	f383 8811 	msr	BASEPRI, r3
 8006eaa:	f3bf 8f6f 	isb	sy
 8006eae:	f3bf 8f4f 	dsb	sy
 8006eb2:	61bb      	str	r3, [r7, #24]
}
 8006eb4:	bf00      	nop
 8006eb6:	e7fe      	b.n	8006eb6 <prvProcessReceivedCommands+0x112>
					break;

				case tmrCOMMAND_STOP :
				case tmrCOMMAND_STOP_FROM_ISR :
					/* The timer has already been removed from the active list. */
					pxTimer->ucStatus &= ~tmrSTATUS_IS_ACTIVE;
 8006eb8:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8006eba:	f893 3028 	ldrb.w	r3, [r3, #40]	; 0x28
 8006ebe:	f023 0301 	bic.w	r3, r3, #1
 8006ec2:	b2da      	uxtb	r2, r3
 8006ec4:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8006ec6:	f883 2028 	strb.w	r2, [r3, #40]	; 0x28
					break;
 8006eca:	e03a      	b.n	8006f42 <prvProcessReceivedCommands+0x19e>

				case tmrCOMMAND_CHANGE_PERIOD :
				case tmrCOMMAND_CHANGE_PERIOD_FROM_ISR :
					pxTimer->ucStatus |= tmrSTATUS_IS_ACTIVE;
 8006ecc:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8006ece:	f893 3028 	ldrb.w	r3, [r3, #40]	; 0x28
 8006ed2:	f043 0301 	orr.w	r3, r3, #1
 8006ed6:	b2da      	uxtb	r2, r3
 8006ed8:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8006eda:	f883 2028 	strb.w	r2, [r3, #40]	; 0x28
					pxTimer->xTimerPeriodInTicks = xMessage.u.xTimerParameters.xMessageValue;
 8006ede:	68ba      	ldr	r2, [r7, #8]
 8006ee0:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8006ee2:	619a      	str	r2, [r3, #24]
					configASSERT( ( pxTimer->xTimerPeriodInTicks > 0 ) );
 8006ee4:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8006ee6:	699b      	ldr	r3, [r3, #24]
 8006ee8:	2b00      	cmp	r3, #0
 8006eea:	d10a      	bne.n	8006f02 <prvProcessReceivedCommands+0x15e>
	__asm volatile
 8006eec:	f04f 0350 	mov.w	r3, #80	; 0x50
 8006ef0:	f383 8811 	msr	BASEPRI, r3
 8006ef4:	f3bf 8f6f 	isb	sy
 8006ef8:	f3bf 8f4f 	dsb	sy
 8006efc:	617b      	str	r3, [r7, #20]
}
 8006efe:	bf00      	nop
 8006f00:	e7fe      	b.n	8006f00 <prvProcessReceivedCommands+0x15c>
					be longer or shorter than the old one.  The command time is
					therefore set to the current time, and as the period cannot
					be zero the next expiry time can only be in the future,
					meaning (unlike for the xTimerStart() case above) there is
					no fail case that needs to be handled here. */
					( void ) prvInsertTimerInActiveList( pxTimer, ( xTimeNow + pxTimer->xTimerPeriodInTicks ), xTimeNow, xTimeNow );
 8006f02:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8006f04:	699a      	ldr	r2, [r3, #24]
 8006f06:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8006f08:	18d1      	adds	r1, r2, r3
 8006f0a:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8006f0c:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8006f0e:	6ab8      	ldr	r0, [r7, #40]	; 0x28
 8006f10:	f7ff ff06 	bl	8006d20 <prvInsertTimerInActiveList>
					break;
 8006f14:	e015      	b.n	8006f42 <prvProcessReceivedCommands+0x19e>
					#if ( configSUPPORT_DYNAMIC_ALLOCATION == 1 )
					{
						/* The timer has already been removed from the active list,
						just free up the memory if the memory was dynamically
						allocated. */
						if( ( pxTimer->ucStatus & tmrSTATUS_IS_STATICALLY_ALLOCATED ) == ( uint8_t ) 0 )
 8006f16:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8006f18:	f893 3028 	ldrb.w	r3, [r3, #40]	; 0x28
 8006f1c:	f003 0302 	and.w	r3, r3, #2
 8006f20:	2b00      	cmp	r3, #0
 8006f22:	d103      	bne.n	8006f2c <prvProcessReceivedCommands+0x188>
						{
							vPortFree( pxTimer );
 8006f24:	6ab8      	ldr	r0, [r7, #40]	; 0x28
 8006f26:	f000 fbd3 	bl	80076d0 <vPortFree>
 8006f2a:	e00a      	b.n	8006f42 <prvProcessReceivedCommands+0x19e>
						}
						else
						{
							pxTimer->ucStatus &= ~tmrSTATUS_IS_ACTIVE;
 8006f2c:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8006f2e:	f893 3028 	ldrb.w	r3, [r3, #40]	; 0x28
 8006f32:	f023 0301 	bic.w	r3, r3, #1
 8006f36:	b2da      	uxtb	r2, r3
 8006f38:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8006f3a:	f883 2028 	strb.w	r2, [r3, #40]	; 0x28
						no need to free the memory - just mark the timer as
						"not active". */
						pxTimer->ucStatus &= ~tmrSTATUS_IS_ACTIVE;
					}
					#endif /* configSUPPORT_DYNAMIC_ALLOCATION */
					break;
 8006f3e:	e000      	b.n	8006f42 <prvProcessReceivedCommands+0x19e>

				default	:
					/* Don't expect to get here. */
					break;
			}
		}
 8006f40:	bf00      	nop
	while( xQueueReceive( xTimerQueue, &xMessage, tmrNO_DELAY ) != pdFAIL ) /*lint !e603 xMessage does not have to be initialised as it is passed out, not in, and it is not used unless xQueueReceive() returns pdTRUE. */
 8006f42:	4b08      	ldr	r3, [pc, #32]	; (8006f64 <prvProcessReceivedCommands+0x1c0>)
 8006f44:	681b      	ldr	r3, [r3, #0]
 8006f46:	1d39      	adds	r1, r7, #4
 8006f48:	2200      	movs	r2, #0
 8006f4a:	4618      	mov	r0, r3
 8006f4c:	f7fe f9f4 	bl	8005338 <xQueueReceive>
 8006f50:	4603      	mov	r3, r0
 8006f52:	2b00      	cmp	r3, #0
 8006f54:	f47f af2a 	bne.w	8006dac <prvProcessReceivedCommands+0x8>
	}
}
 8006f58:	bf00      	nop
 8006f5a:	bf00      	nop
 8006f5c:	3730      	adds	r7, #48	; 0x30
 8006f5e:	46bd      	mov	sp, r7
 8006f60:	bd80      	pop	{r7, pc}
 8006f62:	bf00      	nop
 8006f64:	20000c84 	.word	0x20000c84

08006f68 <prvSwitchTimerLists>:
/*-----------------------------------------------------------*/

static void prvSwitchTimerLists( void )
{
 8006f68:	b580      	push	{r7, lr}
 8006f6a:	b088      	sub	sp, #32
 8006f6c:	af02      	add	r7, sp, #8

	/* The tick count has overflowed.  The timer lists must be switched.
	If there are any timers still referenced from the current timer list
	then they must have expired and should be processed before the lists
	are switched. */
	while( listLIST_IS_EMPTY( pxCurrentTimerList ) == pdFALSE )
 8006f6e:	e048      	b.n	8007002 <prvSwitchTimerLists+0x9a>
	{
		xNextExpireTime = listGET_ITEM_VALUE_OF_HEAD_ENTRY( pxCurrentTimerList );
 8006f70:	4b2d      	ldr	r3, [pc, #180]	; (8007028 <prvSwitchTimerLists+0xc0>)
 8006f72:	681b      	ldr	r3, [r3, #0]
 8006f74:	68db      	ldr	r3, [r3, #12]
 8006f76:	681b      	ldr	r3, [r3, #0]
 8006f78:	613b      	str	r3, [r7, #16]

		/* Remove the timer from the list. */
		pxTimer = ( Timer_t * ) listGET_OWNER_OF_HEAD_ENTRY( pxCurrentTimerList ); /*lint !e9087 !e9079 void * is used as this macro is used with tasks and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 8006f7a:	4b2b      	ldr	r3, [pc, #172]	; (8007028 <prvSwitchTimerLists+0xc0>)
 8006f7c:	681b      	ldr	r3, [r3, #0]
 8006f7e:	68db      	ldr	r3, [r3, #12]
 8006f80:	68db      	ldr	r3, [r3, #12]
 8006f82:	60fb      	str	r3, [r7, #12]
		( void ) uxListRemove( &( pxTimer->xTimerListItem ) );
 8006f84:	68fb      	ldr	r3, [r7, #12]
 8006f86:	3304      	adds	r3, #4
 8006f88:	4618      	mov	r0, r3
 8006f8a:	f7fd fed1 	bl	8004d30 <uxListRemove>
		traceTIMER_EXPIRED( pxTimer );

		/* Execute its callback, then send a command to restart the timer if
		it is an auto-reload timer.  It cannot be restarted here as the lists
		have not yet been switched. */
		pxTimer->pxCallbackFunction( ( TimerHandle_t ) pxTimer );
 8006f8e:	68fb      	ldr	r3, [r7, #12]
 8006f90:	6a1b      	ldr	r3, [r3, #32]
 8006f92:	68f8      	ldr	r0, [r7, #12]
 8006f94:	4798      	blx	r3

		if( ( pxTimer->ucStatus & tmrSTATUS_IS_AUTORELOAD ) != 0 )
 8006f96:	68fb      	ldr	r3, [r7, #12]
 8006f98:	f893 3028 	ldrb.w	r3, [r3, #40]	; 0x28
 8006f9c:	f003 0304 	and.w	r3, r3, #4
 8006fa0:	2b00      	cmp	r3, #0
 8006fa2:	d02e      	beq.n	8007002 <prvSwitchTimerLists+0x9a>
			the timer going into the same timer list then it has already expired
			and the timer should be re-inserted into the current list so it is
			processed again within this loop.  Otherwise a command should be sent
			to restart the timer to ensure it is only inserted into a list after
			the lists have been swapped. */
			xReloadTime = ( xNextExpireTime + pxTimer->xTimerPeriodInTicks );
 8006fa4:	68fb      	ldr	r3, [r7, #12]
 8006fa6:	699b      	ldr	r3, [r3, #24]
 8006fa8:	693a      	ldr	r2, [r7, #16]
 8006faa:	4413      	add	r3, r2
 8006fac:	60bb      	str	r3, [r7, #8]
			if( xReloadTime > xNextExpireTime )
 8006fae:	68ba      	ldr	r2, [r7, #8]
 8006fb0:	693b      	ldr	r3, [r7, #16]
 8006fb2:	429a      	cmp	r2, r3
 8006fb4:	d90e      	bls.n	8006fd4 <prvSwitchTimerLists+0x6c>
			{
				listSET_LIST_ITEM_VALUE( &( pxTimer->xTimerListItem ), xReloadTime );
 8006fb6:	68fb      	ldr	r3, [r7, #12]
 8006fb8:	68ba      	ldr	r2, [r7, #8]
 8006fba:	605a      	str	r2, [r3, #4]
				listSET_LIST_ITEM_OWNER( &( pxTimer->xTimerListItem ), pxTimer );
 8006fbc:	68fb      	ldr	r3, [r7, #12]
 8006fbe:	68fa      	ldr	r2, [r7, #12]
 8006fc0:	611a      	str	r2, [r3, #16]
				vListInsert( pxCurrentTimerList, &( pxTimer->xTimerListItem ) );
 8006fc2:	4b19      	ldr	r3, [pc, #100]	; (8007028 <prvSwitchTimerLists+0xc0>)
 8006fc4:	681a      	ldr	r2, [r3, #0]
 8006fc6:	68fb      	ldr	r3, [r7, #12]
 8006fc8:	3304      	adds	r3, #4
 8006fca:	4619      	mov	r1, r3
 8006fcc:	4610      	mov	r0, r2
 8006fce:	f7fd fe76 	bl	8004cbe <vListInsert>
 8006fd2:	e016      	b.n	8007002 <prvSwitchTimerLists+0x9a>
			}
			else
			{
				xResult = xTimerGenericCommand( pxTimer, tmrCOMMAND_START_DONT_TRACE, xNextExpireTime, NULL, tmrNO_DELAY );
 8006fd4:	2300      	movs	r3, #0
 8006fd6:	9300      	str	r3, [sp, #0]
 8006fd8:	2300      	movs	r3, #0
 8006fda:	693a      	ldr	r2, [r7, #16]
 8006fdc:	2100      	movs	r1, #0
 8006fde:	68f8      	ldr	r0, [r7, #12]
 8006fe0:	f7ff fd60 	bl	8006aa4 <xTimerGenericCommand>
 8006fe4:	6078      	str	r0, [r7, #4]
				configASSERT( xResult );
 8006fe6:	687b      	ldr	r3, [r7, #4]
 8006fe8:	2b00      	cmp	r3, #0
 8006fea:	d10a      	bne.n	8007002 <prvSwitchTimerLists+0x9a>
	__asm volatile
 8006fec:	f04f 0350 	mov.w	r3, #80	; 0x50
 8006ff0:	f383 8811 	msr	BASEPRI, r3
 8006ff4:	f3bf 8f6f 	isb	sy
 8006ff8:	f3bf 8f4f 	dsb	sy
 8006ffc:	603b      	str	r3, [r7, #0]
}
 8006ffe:	bf00      	nop
 8007000:	e7fe      	b.n	8007000 <prvSwitchTimerLists+0x98>
	while( listLIST_IS_EMPTY( pxCurrentTimerList ) == pdFALSE )
 8007002:	4b09      	ldr	r3, [pc, #36]	; (8007028 <prvSwitchTimerLists+0xc0>)
 8007004:	681b      	ldr	r3, [r3, #0]
 8007006:	681b      	ldr	r3, [r3, #0]
 8007008:	2b00      	cmp	r3, #0
 800700a:	d1b1      	bne.n	8006f70 <prvSwitchTimerLists+0x8>
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}

	pxTemp = pxCurrentTimerList;
 800700c:	4b06      	ldr	r3, [pc, #24]	; (8007028 <prvSwitchTimerLists+0xc0>)
 800700e:	681b      	ldr	r3, [r3, #0]
 8007010:	617b      	str	r3, [r7, #20]
	pxCurrentTimerList = pxOverflowTimerList;
 8007012:	4b06      	ldr	r3, [pc, #24]	; (800702c <prvSwitchTimerLists+0xc4>)
 8007014:	681b      	ldr	r3, [r3, #0]
 8007016:	4a04      	ldr	r2, [pc, #16]	; (8007028 <prvSwitchTimerLists+0xc0>)
 8007018:	6013      	str	r3, [r2, #0]
	pxOverflowTimerList = pxTemp;
 800701a:	4a04      	ldr	r2, [pc, #16]	; (800702c <prvSwitchTimerLists+0xc4>)
 800701c:	697b      	ldr	r3, [r7, #20]
 800701e:	6013      	str	r3, [r2, #0]
}
 8007020:	bf00      	nop
 8007022:	3718      	adds	r7, #24
 8007024:	46bd      	mov	sp, r7
 8007026:	bd80      	pop	{r7, pc}
 8007028:	20000c7c 	.word	0x20000c7c
 800702c:	20000c80 	.word	0x20000c80

08007030 <prvCheckForValidListAndQueue>:
/*-----------------------------------------------------------*/

static void prvCheckForValidListAndQueue( void )
{
 8007030:	b580      	push	{r7, lr}
 8007032:	b082      	sub	sp, #8
 8007034:	af02      	add	r7, sp, #8
	/* Check that the list from which active timers are referenced, and the
	queue used to communicate with the timer service, have been
	initialised. */
	taskENTER_CRITICAL();
 8007036:	f000 f965 	bl	8007304 <vPortEnterCritical>
	{
		if( xTimerQueue == NULL )
 800703a:	4b15      	ldr	r3, [pc, #84]	; (8007090 <prvCheckForValidListAndQueue+0x60>)
 800703c:	681b      	ldr	r3, [r3, #0]
 800703e:	2b00      	cmp	r3, #0
 8007040:	d120      	bne.n	8007084 <prvCheckForValidListAndQueue+0x54>
		{
			vListInitialise( &xActiveTimerList1 );
 8007042:	4814      	ldr	r0, [pc, #80]	; (8007094 <prvCheckForValidListAndQueue+0x64>)
 8007044:	f7fd fdea 	bl	8004c1c <vListInitialise>
			vListInitialise( &xActiveTimerList2 );
 8007048:	4813      	ldr	r0, [pc, #76]	; (8007098 <prvCheckForValidListAndQueue+0x68>)
 800704a:	f7fd fde7 	bl	8004c1c <vListInitialise>
			pxCurrentTimerList = &xActiveTimerList1;
 800704e:	4b13      	ldr	r3, [pc, #76]	; (800709c <prvCheckForValidListAndQueue+0x6c>)
 8007050:	4a10      	ldr	r2, [pc, #64]	; (8007094 <prvCheckForValidListAndQueue+0x64>)
 8007052:	601a      	str	r2, [r3, #0]
			pxOverflowTimerList = &xActiveTimerList2;
 8007054:	4b12      	ldr	r3, [pc, #72]	; (80070a0 <prvCheckForValidListAndQueue+0x70>)
 8007056:	4a10      	ldr	r2, [pc, #64]	; (8007098 <prvCheckForValidListAndQueue+0x68>)
 8007058:	601a      	str	r2, [r3, #0]
				/* The timer queue is allocated statically in case
				configSUPPORT_DYNAMIC_ALLOCATION is 0. */
				static StaticQueue_t xStaticTimerQueue; /*lint !e956 Ok to declare in this manner to prevent additional conditional compilation guards in other locations. */
				static uint8_t ucStaticTimerQueueStorage[ ( size_t ) configTIMER_QUEUE_LENGTH * sizeof( DaemonTaskMessage_t ) ]; /*lint !e956 Ok to declare in this manner to prevent additional conditional compilation guards in other locations. */

				xTimerQueue = xQueueCreateStatic( ( UBaseType_t ) configTIMER_QUEUE_LENGTH, ( UBaseType_t ) sizeof( DaemonTaskMessage_t ), &( ucStaticTimerQueueStorage[ 0 ] ), &xStaticTimerQueue );
 800705a:	2300      	movs	r3, #0
 800705c:	9300      	str	r3, [sp, #0]
 800705e:	4b11      	ldr	r3, [pc, #68]	; (80070a4 <prvCheckForValidListAndQueue+0x74>)
 8007060:	4a11      	ldr	r2, [pc, #68]	; (80070a8 <prvCheckForValidListAndQueue+0x78>)
 8007062:	2110      	movs	r1, #16
 8007064:	200a      	movs	r0, #10
 8007066:	f7fd fef5 	bl	8004e54 <xQueueGenericCreateStatic>
 800706a:	4603      	mov	r3, r0
 800706c:	4a08      	ldr	r2, [pc, #32]	; (8007090 <prvCheckForValidListAndQueue+0x60>)
 800706e:	6013      	str	r3, [r2, #0]
			}
			#endif

			#if ( configQUEUE_REGISTRY_SIZE > 0 )
			{
				if( xTimerQueue != NULL )
 8007070:	4b07      	ldr	r3, [pc, #28]	; (8007090 <prvCheckForValidListAndQueue+0x60>)
 8007072:	681b      	ldr	r3, [r3, #0]
 8007074:	2b00      	cmp	r3, #0
 8007076:	d005      	beq.n	8007084 <prvCheckForValidListAndQueue+0x54>
				{
					vQueueAddToRegistry( xTimerQueue, "TmrQ" );
 8007078:	4b05      	ldr	r3, [pc, #20]	; (8007090 <prvCheckForValidListAndQueue+0x60>)
 800707a:	681b      	ldr	r3, [r3, #0]
 800707c:	490b      	ldr	r1, [pc, #44]	; (80070ac <prvCheckForValidListAndQueue+0x7c>)
 800707e:	4618      	mov	r0, r3
 8007080:	f7fe fc6e 	bl	8005960 <vQueueAddToRegistry>
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}
	taskEXIT_CRITICAL();
 8007084:	f000 f96e 	bl	8007364 <vPortExitCritical>
}
 8007088:	bf00      	nop
 800708a:	46bd      	mov	sp, r7
 800708c:	bd80      	pop	{r7, pc}
 800708e:	bf00      	nop
 8007090:	20000c84 	.word	0x20000c84
 8007094:	20000c54 	.word	0x20000c54
 8007098:	20000c68 	.word	0x20000c68
 800709c:	20000c7c 	.word	0x20000c7c
 80070a0:	20000c80 	.word	0x20000c80
 80070a4:	20000d30 	.word	0x20000d30
 80070a8:	20000c90 	.word	0x20000c90
 80070ac:	08009db8 	.word	0x08009db8

080070b0 <pxPortInitialiseStack>:

/*
 * See header file for description.
 */
StackType_t *pxPortInitialiseStack( StackType_t *pxTopOfStack, TaskFunction_t pxCode, void *pvParameters )
{
 80070b0:	b480      	push	{r7}
 80070b2:	b085      	sub	sp, #20
 80070b4:	af00      	add	r7, sp, #0
 80070b6:	60f8      	str	r0, [r7, #12]
 80070b8:	60b9      	str	r1, [r7, #8]
 80070ba:	607a      	str	r2, [r7, #4]
	/* Simulate the stack frame as it would be created by a context switch
	interrupt. */

	/* Offset added to account for the way the MCU uses the stack on entry/exit
	of interrupts, and to ensure alignment. */
	pxTopOfStack--;
 80070bc:	68fb      	ldr	r3, [r7, #12]
 80070be:	3b04      	subs	r3, #4
 80070c0:	60fb      	str	r3, [r7, #12]

	*pxTopOfStack = portINITIAL_XPSR;	/* xPSR */
 80070c2:	68fb      	ldr	r3, [r7, #12]
 80070c4:	f04f 7280 	mov.w	r2, #16777216	; 0x1000000
 80070c8:	601a      	str	r2, [r3, #0]
	pxTopOfStack--;
 80070ca:	68fb      	ldr	r3, [r7, #12]
 80070cc:	3b04      	subs	r3, #4
 80070ce:	60fb      	str	r3, [r7, #12]
	*pxTopOfStack = ( ( StackType_t ) pxCode ) & portSTART_ADDRESS_MASK;	/* PC */
 80070d0:	68bb      	ldr	r3, [r7, #8]
 80070d2:	f023 0201 	bic.w	r2, r3, #1
 80070d6:	68fb      	ldr	r3, [r7, #12]
 80070d8:	601a      	str	r2, [r3, #0]
	pxTopOfStack--;
 80070da:	68fb      	ldr	r3, [r7, #12]
 80070dc:	3b04      	subs	r3, #4
 80070de:	60fb      	str	r3, [r7, #12]
	*pxTopOfStack = ( StackType_t ) portTASK_RETURN_ADDRESS;	/* LR */
 80070e0:	4a0c      	ldr	r2, [pc, #48]	; (8007114 <pxPortInitialiseStack+0x64>)
 80070e2:	68fb      	ldr	r3, [r7, #12]
 80070e4:	601a      	str	r2, [r3, #0]

	/* Save code space by skipping register initialisation. */
	pxTopOfStack -= 5;	/* R12, R3, R2 and R1. */
 80070e6:	68fb      	ldr	r3, [r7, #12]
 80070e8:	3b14      	subs	r3, #20
 80070ea:	60fb      	str	r3, [r7, #12]
	*pxTopOfStack = ( StackType_t ) pvParameters;	/* R0 */
 80070ec:	687a      	ldr	r2, [r7, #4]
 80070ee:	68fb      	ldr	r3, [r7, #12]
 80070f0:	601a      	str	r2, [r3, #0]

	/* A save method is being used that requires each task to maintain its
	own exec return value. */
	pxTopOfStack--;
 80070f2:	68fb      	ldr	r3, [r7, #12]
 80070f4:	3b04      	subs	r3, #4
 80070f6:	60fb      	str	r3, [r7, #12]
	*pxTopOfStack = portINITIAL_EXC_RETURN;
 80070f8:	68fb      	ldr	r3, [r7, #12]
 80070fa:	f06f 0202 	mvn.w	r2, #2
 80070fe:	601a      	str	r2, [r3, #0]

	pxTopOfStack -= 8;	/* R11, R10, R9, R8, R7, R6, R5 and R4. */
 8007100:	68fb      	ldr	r3, [r7, #12]
 8007102:	3b20      	subs	r3, #32
 8007104:	60fb      	str	r3, [r7, #12]

	return pxTopOfStack;
 8007106:	68fb      	ldr	r3, [r7, #12]
}
 8007108:	4618      	mov	r0, r3
 800710a:	3714      	adds	r7, #20
 800710c:	46bd      	mov	sp, r7
 800710e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007112:	4770      	bx	lr
 8007114:	08007119 	.word	0x08007119

08007118 <prvTaskExitError>:
/*-----------------------------------------------------------*/

static void prvTaskExitError( void )
{
 8007118:	b480      	push	{r7}
 800711a:	b085      	sub	sp, #20
 800711c:	af00      	add	r7, sp, #0
volatile uint32_t ulDummy = 0;
 800711e:	2300      	movs	r3, #0
 8007120:	607b      	str	r3, [r7, #4]
	its caller as there is nothing to return to.  If a task wants to exit it
	should instead call vTaskDelete( NULL ).

	Artificially force an assert() to be triggered if configASSERT() is
	defined, then stop here so application writers can catch the error. */
	configASSERT( uxCriticalNesting == ~0UL );
 8007122:	4b12      	ldr	r3, [pc, #72]	; (800716c <prvTaskExitError+0x54>)
 8007124:	681b      	ldr	r3, [r3, #0]
 8007126:	f1b3 3fff 	cmp.w	r3, #4294967295
 800712a:	d00a      	beq.n	8007142 <prvTaskExitError+0x2a>
	__asm volatile
 800712c:	f04f 0350 	mov.w	r3, #80	; 0x50
 8007130:	f383 8811 	msr	BASEPRI, r3
 8007134:	f3bf 8f6f 	isb	sy
 8007138:	f3bf 8f4f 	dsb	sy
 800713c:	60fb      	str	r3, [r7, #12]
}
 800713e:	bf00      	nop
 8007140:	e7fe      	b.n	8007140 <prvTaskExitError+0x28>
	__asm volatile
 8007142:	f04f 0350 	mov.w	r3, #80	; 0x50
 8007146:	f383 8811 	msr	BASEPRI, r3
 800714a:	f3bf 8f6f 	isb	sy
 800714e:	f3bf 8f4f 	dsb	sy
 8007152:	60bb      	str	r3, [r7, #8]
}
 8007154:	bf00      	nop
	portDISABLE_INTERRUPTS();
	while( ulDummy == 0 )
 8007156:	bf00      	nop
 8007158:	687b      	ldr	r3, [r7, #4]
 800715a:	2b00      	cmp	r3, #0
 800715c:	d0fc      	beq.n	8007158 <prvTaskExitError+0x40>
		about code appearing after this function is called - making ulDummy
		volatile makes the compiler think the function could return and
		therefore not output an 'unreachable code' warning for code that appears
		after it. */
	}
}
 800715e:	bf00      	nop
 8007160:	bf00      	nop
 8007162:	3714      	adds	r7, #20
 8007164:	46bd      	mov	sp, r7
 8007166:	f85d 7b04 	ldr.w	r7, [sp], #4
 800716a:	4770      	bx	lr
 800716c:	2000000c 	.word	0x2000000c

08007170 <SVC_Handler>:
/*-----------------------------------------------------------*/

void vPortSVCHandler( void )
{
	__asm volatile (
 8007170:	4b07      	ldr	r3, [pc, #28]	; (8007190 <pxCurrentTCBConst2>)
 8007172:	6819      	ldr	r1, [r3, #0]
 8007174:	6808      	ldr	r0, [r1, #0]
 8007176:	e8b0 4ff0 	ldmia.w	r0!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800717a:	f380 8809 	msr	PSP, r0
 800717e:	f3bf 8f6f 	isb	sy
 8007182:	f04f 0000 	mov.w	r0, #0
 8007186:	f380 8811 	msr	BASEPRI, r0
 800718a:	4770      	bx	lr
 800718c:	f3af 8000 	nop.w

08007190 <pxCurrentTCBConst2>:
 8007190:	20000754 	.word	0x20000754
					"	bx r14							\n"
					"									\n"
					"	.align 4						\n"
					"pxCurrentTCBConst2: .word pxCurrentTCB				\n"
				);
}
 8007194:	bf00      	nop
 8007196:	bf00      	nop

08007198 <prvPortStartFirstTask>:
{
	/* Start the first task.  This also clears the bit that indicates the FPU is
	in use in case the FPU was used before the scheduler was started - which
	would otherwise result in the unnecessary leaving of space in the SVC stack
	for lazy saving of FPU registers. */
	__asm volatile(
 8007198:	4808      	ldr	r0, [pc, #32]	; (80071bc <prvPortStartFirstTask+0x24>)
 800719a:	6800      	ldr	r0, [r0, #0]
 800719c:	6800      	ldr	r0, [r0, #0]
 800719e:	f380 8808 	msr	MSP, r0
 80071a2:	f04f 0000 	mov.w	r0, #0
 80071a6:	f380 8814 	msr	CONTROL, r0
 80071aa:	b662      	cpsie	i
 80071ac:	b661      	cpsie	f
 80071ae:	f3bf 8f4f 	dsb	sy
 80071b2:	f3bf 8f6f 	isb	sy
 80071b6:	df00      	svc	0
 80071b8:	bf00      	nop
					" dsb					\n"
					" isb					\n"
					" svc 0					\n" /* System call to start first task. */
					" nop					\n"
				);
}
 80071ba:	bf00      	nop
 80071bc:	e000ed08 	.word	0xe000ed08

080071c0 <xPortStartScheduler>:

/*
 * See header file for description.
 */
BaseType_t xPortStartScheduler( void )
{
 80071c0:	b580      	push	{r7, lr}
 80071c2:	b086      	sub	sp, #24
 80071c4:	af00      	add	r7, sp, #0
	configASSERT( configMAX_SYSCALL_INTERRUPT_PRIORITY );

	/* This port can be used on all revisions of the Cortex-M7 core other than
	the r0p1 parts.  r0p1 parts should use the port from the
	/source/portable/GCC/ARM_CM7/r0p1 directory. */
	configASSERT( portCPUID != portCORTEX_M7_r0p1_ID );
 80071c6:	4b46      	ldr	r3, [pc, #280]	; (80072e0 <xPortStartScheduler+0x120>)
 80071c8:	681b      	ldr	r3, [r3, #0]
 80071ca:	4a46      	ldr	r2, [pc, #280]	; (80072e4 <xPortStartScheduler+0x124>)
 80071cc:	4293      	cmp	r3, r2
 80071ce:	d10a      	bne.n	80071e6 <xPortStartScheduler+0x26>
	__asm volatile
 80071d0:	f04f 0350 	mov.w	r3, #80	; 0x50
 80071d4:	f383 8811 	msr	BASEPRI, r3
 80071d8:	f3bf 8f6f 	isb	sy
 80071dc:	f3bf 8f4f 	dsb	sy
 80071e0:	613b      	str	r3, [r7, #16]
}
 80071e2:	bf00      	nop
 80071e4:	e7fe      	b.n	80071e4 <xPortStartScheduler+0x24>
	configASSERT( portCPUID != portCORTEX_M7_r0p0_ID );
 80071e6:	4b3e      	ldr	r3, [pc, #248]	; (80072e0 <xPortStartScheduler+0x120>)
 80071e8:	681b      	ldr	r3, [r3, #0]
 80071ea:	4a3f      	ldr	r2, [pc, #252]	; (80072e8 <xPortStartScheduler+0x128>)
 80071ec:	4293      	cmp	r3, r2
 80071ee:	d10a      	bne.n	8007206 <xPortStartScheduler+0x46>
	__asm volatile
 80071f0:	f04f 0350 	mov.w	r3, #80	; 0x50
 80071f4:	f383 8811 	msr	BASEPRI, r3
 80071f8:	f3bf 8f6f 	isb	sy
 80071fc:	f3bf 8f4f 	dsb	sy
 8007200:	60fb      	str	r3, [r7, #12]
}
 8007202:	bf00      	nop
 8007204:	e7fe      	b.n	8007204 <xPortStartScheduler+0x44>

	#if( configASSERT_DEFINED == 1 )
	{
		volatile uint32_t ulOriginalPriority;
		volatile uint8_t * const pucFirstUserPriorityRegister = ( volatile uint8_t * const ) ( portNVIC_IP_REGISTERS_OFFSET_16 + portFIRST_USER_INTERRUPT_NUMBER );
 8007206:	4b39      	ldr	r3, [pc, #228]	; (80072ec <xPortStartScheduler+0x12c>)
 8007208:	617b      	str	r3, [r7, #20]
		functions can be called.  ISR safe functions are those that end in
		"FromISR".  FreeRTOS maintains separate thread and ISR API functions to
		ensure interrupt entry is as fast and simple as possible.

		Save the interrupt priority value that is about to be clobbered. */
		ulOriginalPriority = *pucFirstUserPriorityRegister;
 800720a:	697b      	ldr	r3, [r7, #20]
 800720c:	781b      	ldrb	r3, [r3, #0]
 800720e:	b2db      	uxtb	r3, r3
 8007210:	607b      	str	r3, [r7, #4]

		/* Determine the number of priority bits available.  First write to all
		possible bits. */
		*pucFirstUserPriorityRegister = portMAX_8_BIT_VALUE;
 8007212:	697b      	ldr	r3, [r7, #20]
 8007214:	22ff      	movs	r2, #255	; 0xff
 8007216:	701a      	strb	r2, [r3, #0]

		/* Read the value back to see how many bits stuck. */
		ucMaxPriorityValue = *pucFirstUserPriorityRegister;
 8007218:	697b      	ldr	r3, [r7, #20]
 800721a:	781b      	ldrb	r3, [r3, #0]
 800721c:	b2db      	uxtb	r3, r3
 800721e:	70fb      	strb	r3, [r7, #3]

		/* Use the same mask on the maximum system call priority. */
		ucMaxSysCallPriority = configMAX_SYSCALL_INTERRUPT_PRIORITY & ucMaxPriorityValue;
 8007220:	78fb      	ldrb	r3, [r7, #3]
 8007222:	b2db      	uxtb	r3, r3
 8007224:	f003 0350 	and.w	r3, r3, #80	; 0x50
 8007228:	b2da      	uxtb	r2, r3
 800722a:	4b31      	ldr	r3, [pc, #196]	; (80072f0 <xPortStartScheduler+0x130>)
 800722c:	701a      	strb	r2, [r3, #0]

		/* Calculate the maximum acceptable priority group value for the number
		of bits read back. */
		ulMaxPRIGROUPValue = portMAX_PRIGROUP_BITS;
 800722e:	4b31      	ldr	r3, [pc, #196]	; (80072f4 <xPortStartScheduler+0x134>)
 8007230:	2207      	movs	r2, #7
 8007232:	601a      	str	r2, [r3, #0]
		while( ( ucMaxPriorityValue & portTOP_BIT_OF_BYTE ) == portTOP_BIT_OF_BYTE )
 8007234:	e009      	b.n	800724a <xPortStartScheduler+0x8a>
		{
			ulMaxPRIGROUPValue--;
 8007236:	4b2f      	ldr	r3, [pc, #188]	; (80072f4 <xPortStartScheduler+0x134>)
 8007238:	681b      	ldr	r3, [r3, #0]
 800723a:	3b01      	subs	r3, #1
 800723c:	4a2d      	ldr	r2, [pc, #180]	; (80072f4 <xPortStartScheduler+0x134>)
 800723e:	6013      	str	r3, [r2, #0]
			ucMaxPriorityValue <<= ( uint8_t ) 0x01;
 8007240:	78fb      	ldrb	r3, [r7, #3]
 8007242:	b2db      	uxtb	r3, r3
 8007244:	005b      	lsls	r3, r3, #1
 8007246:	b2db      	uxtb	r3, r3
 8007248:	70fb      	strb	r3, [r7, #3]
		while( ( ucMaxPriorityValue & portTOP_BIT_OF_BYTE ) == portTOP_BIT_OF_BYTE )
 800724a:	78fb      	ldrb	r3, [r7, #3]
 800724c:	b2db      	uxtb	r3, r3
 800724e:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8007252:	2b80      	cmp	r3, #128	; 0x80
 8007254:	d0ef      	beq.n	8007236 <xPortStartScheduler+0x76>
		#ifdef configPRIO_BITS
		{
			/* Check the FreeRTOS configuration that defines the number of
			priority bits matches the number of priority bits actually queried
			from the hardware. */
			configASSERT( ( portMAX_PRIGROUP_BITS - ulMaxPRIGROUPValue ) == configPRIO_BITS );
 8007256:	4b27      	ldr	r3, [pc, #156]	; (80072f4 <xPortStartScheduler+0x134>)
 8007258:	681b      	ldr	r3, [r3, #0]
 800725a:	f1c3 0307 	rsb	r3, r3, #7
 800725e:	2b04      	cmp	r3, #4
 8007260:	d00a      	beq.n	8007278 <xPortStartScheduler+0xb8>
	__asm volatile
 8007262:	f04f 0350 	mov.w	r3, #80	; 0x50
 8007266:	f383 8811 	msr	BASEPRI, r3
 800726a:	f3bf 8f6f 	isb	sy
 800726e:	f3bf 8f4f 	dsb	sy
 8007272:	60bb      	str	r3, [r7, #8]
}
 8007274:	bf00      	nop
 8007276:	e7fe      	b.n	8007276 <xPortStartScheduler+0xb6>
		}
		#endif

		/* Shift the priority group value back to its position within the AIRCR
		register. */
		ulMaxPRIGROUPValue <<= portPRIGROUP_SHIFT;
 8007278:	4b1e      	ldr	r3, [pc, #120]	; (80072f4 <xPortStartScheduler+0x134>)
 800727a:	681b      	ldr	r3, [r3, #0]
 800727c:	021b      	lsls	r3, r3, #8
 800727e:	4a1d      	ldr	r2, [pc, #116]	; (80072f4 <xPortStartScheduler+0x134>)
 8007280:	6013      	str	r3, [r2, #0]
		ulMaxPRIGROUPValue &= portPRIORITY_GROUP_MASK;
 8007282:	4b1c      	ldr	r3, [pc, #112]	; (80072f4 <xPortStartScheduler+0x134>)
 8007284:	681b      	ldr	r3, [r3, #0]
 8007286:	f403 63e0 	and.w	r3, r3, #1792	; 0x700
 800728a:	4a1a      	ldr	r2, [pc, #104]	; (80072f4 <xPortStartScheduler+0x134>)
 800728c:	6013      	str	r3, [r2, #0]

		/* Restore the clobbered interrupt priority register to its original
		value. */
		*pucFirstUserPriorityRegister = ulOriginalPriority;
 800728e:	687b      	ldr	r3, [r7, #4]
 8007290:	b2da      	uxtb	r2, r3
 8007292:	697b      	ldr	r3, [r7, #20]
 8007294:	701a      	strb	r2, [r3, #0]
	}
	#endif /* conifgASSERT_DEFINED */

	/* Make PendSV and SysTick the lowest priority interrupts. */
	portNVIC_SYSPRI2_REG |= portNVIC_PENDSV_PRI;
 8007296:	4b18      	ldr	r3, [pc, #96]	; (80072f8 <xPortStartScheduler+0x138>)
 8007298:	681b      	ldr	r3, [r3, #0]
 800729a:	4a17      	ldr	r2, [pc, #92]	; (80072f8 <xPortStartScheduler+0x138>)
 800729c:	f443 0370 	orr.w	r3, r3, #15728640	; 0xf00000
 80072a0:	6013      	str	r3, [r2, #0]
	portNVIC_SYSPRI2_REG |= portNVIC_SYSTICK_PRI;
 80072a2:	4b15      	ldr	r3, [pc, #84]	; (80072f8 <xPortStartScheduler+0x138>)
 80072a4:	681b      	ldr	r3, [r3, #0]
 80072a6:	4a14      	ldr	r2, [pc, #80]	; (80072f8 <xPortStartScheduler+0x138>)
 80072a8:	f043 4370 	orr.w	r3, r3, #4026531840	; 0xf0000000
 80072ac:	6013      	str	r3, [r2, #0]

	/* Start the timer that generates the tick ISR.  Interrupts are disabled
	here already. */
	vPortSetupTimerInterrupt();
 80072ae:	f000 f8dd 	bl	800746c <vPortSetupTimerInterrupt>

	/* Initialise the critical nesting count ready for the first task. */
	uxCriticalNesting = 0;
 80072b2:	4b12      	ldr	r3, [pc, #72]	; (80072fc <xPortStartScheduler+0x13c>)
 80072b4:	2200      	movs	r2, #0
 80072b6:	601a      	str	r2, [r3, #0]

	/* Ensure the VFP is enabled - it should be anyway. */
	vPortEnableVFP();
 80072b8:	f000 f8fc 	bl	80074b4 <vPortEnableVFP>

	/* Lazy save always. */
	*( portFPCCR ) |= portASPEN_AND_LSPEN_BITS;
 80072bc:	4b10      	ldr	r3, [pc, #64]	; (8007300 <xPortStartScheduler+0x140>)
 80072be:	681b      	ldr	r3, [r3, #0]
 80072c0:	4a0f      	ldr	r2, [pc, #60]	; (8007300 <xPortStartScheduler+0x140>)
 80072c2:	f043 4340 	orr.w	r3, r3, #3221225472	; 0xc0000000
 80072c6:	6013      	str	r3, [r2, #0]

	/* Start the first task. */
	prvPortStartFirstTask();
 80072c8:	f7ff ff66 	bl	8007198 <prvPortStartFirstTask>
	exit error function to prevent compiler warnings about a static function
	not being called in the case that the application writer overrides this
	functionality by defining configTASK_RETURN_ADDRESS.  Call
	vTaskSwitchContext() so link time optimisation does not remove the
	symbol. */
	vTaskSwitchContext();
 80072cc:	f7fe ff58 	bl	8006180 <vTaskSwitchContext>
	prvTaskExitError();
 80072d0:	f7ff ff22 	bl	8007118 <prvTaskExitError>

	/* Should not get here! */
	return 0;
 80072d4:	2300      	movs	r3, #0
}
 80072d6:	4618      	mov	r0, r3
 80072d8:	3718      	adds	r7, #24
 80072da:	46bd      	mov	sp, r7
 80072dc:	bd80      	pop	{r7, pc}
 80072de:	bf00      	nop
 80072e0:	e000ed00 	.word	0xe000ed00
 80072e4:	410fc271 	.word	0x410fc271
 80072e8:	410fc270 	.word	0x410fc270
 80072ec:	e000e400 	.word	0xe000e400
 80072f0:	20000d80 	.word	0x20000d80
 80072f4:	20000d84 	.word	0x20000d84
 80072f8:	e000ed20 	.word	0xe000ed20
 80072fc:	2000000c 	.word	0x2000000c
 8007300:	e000ef34 	.word	0xe000ef34

08007304 <vPortEnterCritical>:
	configASSERT( uxCriticalNesting == 1000UL );
}
/*-----------------------------------------------------------*/

void vPortEnterCritical( void )
{
 8007304:	b480      	push	{r7}
 8007306:	b083      	sub	sp, #12
 8007308:	af00      	add	r7, sp, #0
	__asm volatile
 800730a:	f04f 0350 	mov.w	r3, #80	; 0x50
 800730e:	f383 8811 	msr	BASEPRI, r3
 8007312:	f3bf 8f6f 	isb	sy
 8007316:	f3bf 8f4f 	dsb	sy
 800731a:	607b      	str	r3, [r7, #4]
}
 800731c:	bf00      	nop
	portDISABLE_INTERRUPTS();
	uxCriticalNesting++;
 800731e:	4b0f      	ldr	r3, [pc, #60]	; (800735c <vPortEnterCritical+0x58>)
 8007320:	681b      	ldr	r3, [r3, #0]
 8007322:	3301      	adds	r3, #1
 8007324:	4a0d      	ldr	r2, [pc, #52]	; (800735c <vPortEnterCritical+0x58>)
 8007326:	6013      	str	r3, [r2, #0]
	/* This is not the interrupt safe version of the enter critical function so
	assert() if it is being called from an interrupt context.  Only API
	functions that end in "FromISR" can be used in an interrupt.  Only assert if
	the critical nesting count is 1 to protect against recursive calls if the
	assert function also uses a critical section. */
	if( uxCriticalNesting == 1 )
 8007328:	4b0c      	ldr	r3, [pc, #48]	; (800735c <vPortEnterCritical+0x58>)
 800732a:	681b      	ldr	r3, [r3, #0]
 800732c:	2b01      	cmp	r3, #1
 800732e:	d10f      	bne.n	8007350 <vPortEnterCritical+0x4c>
	{
		configASSERT( ( portNVIC_INT_CTRL_REG & portVECTACTIVE_MASK ) == 0 );
 8007330:	4b0b      	ldr	r3, [pc, #44]	; (8007360 <vPortEnterCritical+0x5c>)
 8007332:	681b      	ldr	r3, [r3, #0]
 8007334:	b2db      	uxtb	r3, r3
 8007336:	2b00      	cmp	r3, #0
 8007338:	d00a      	beq.n	8007350 <vPortEnterCritical+0x4c>
	__asm volatile
 800733a:	f04f 0350 	mov.w	r3, #80	; 0x50
 800733e:	f383 8811 	msr	BASEPRI, r3
 8007342:	f3bf 8f6f 	isb	sy
 8007346:	f3bf 8f4f 	dsb	sy
 800734a:	603b      	str	r3, [r7, #0]
}
 800734c:	bf00      	nop
 800734e:	e7fe      	b.n	800734e <vPortEnterCritical+0x4a>
	}
}
 8007350:	bf00      	nop
 8007352:	370c      	adds	r7, #12
 8007354:	46bd      	mov	sp, r7
 8007356:	f85d 7b04 	ldr.w	r7, [sp], #4
 800735a:	4770      	bx	lr
 800735c:	2000000c 	.word	0x2000000c
 8007360:	e000ed04 	.word	0xe000ed04

08007364 <vPortExitCritical>:
/*-----------------------------------------------------------*/

void vPortExitCritical( void )
{
 8007364:	b480      	push	{r7}
 8007366:	b083      	sub	sp, #12
 8007368:	af00      	add	r7, sp, #0
	configASSERT( uxCriticalNesting );
 800736a:	4b12      	ldr	r3, [pc, #72]	; (80073b4 <vPortExitCritical+0x50>)
 800736c:	681b      	ldr	r3, [r3, #0]
 800736e:	2b00      	cmp	r3, #0
 8007370:	d10a      	bne.n	8007388 <vPortExitCritical+0x24>
	__asm volatile
 8007372:	f04f 0350 	mov.w	r3, #80	; 0x50
 8007376:	f383 8811 	msr	BASEPRI, r3
 800737a:	f3bf 8f6f 	isb	sy
 800737e:	f3bf 8f4f 	dsb	sy
 8007382:	607b      	str	r3, [r7, #4]
}
 8007384:	bf00      	nop
 8007386:	e7fe      	b.n	8007386 <vPortExitCritical+0x22>
	uxCriticalNesting--;
 8007388:	4b0a      	ldr	r3, [pc, #40]	; (80073b4 <vPortExitCritical+0x50>)
 800738a:	681b      	ldr	r3, [r3, #0]
 800738c:	3b01      	subs	r3, #1
 800738e:	4a09      	ldr	r2, [pc, #36]	; (80073b4 <vPortExitCritical+0x50>)
 8007390:	6013      	str	r3, [r2, #0]
	if( uxCriticalNesting == 0 )
 8007392:	4b08      	ldr	r3, [pc, #32]	; (80073b4 <vPortExitCritical+0x50>)
 8007394:	681b      	ldr	r3, [r3, #0]
 8007396:	2b00      	cmp	r3, #0
 8007398:	d105      	bne.n	80073a6 <vPortExitCritical+0x42>
 800739a:	2300      	movs	r3, #0
 800739c:	603b      	str	r3, [r7, #0]
	__asm volatile
 800739e:	683b      	ldr	r3, [r7, #0]
 80073a0:	f383 8811 	msr	BASEPRI, r3
}
 80073a4:	bf00      	nop
	{
		portENABLE_INTERRUPTS();
	}
}
 80073a6:	bf00      	nop
 80073a8:	370c      	adds	r7, #12
 80073aa:	46bd      	mov	sp, r7
 80073ac:	f85d 7b04 	ldr.w	r7, [sp], #4
 80073b0:	4770      	bx	lr
 80073b2:	bf00      	nop
 80073b4:	2000000c 	.word	0x2000000c
	...

080073c0 <PendSV_Handler>:

void xPortPendSVHandler( void )
{
	/* This is a naked function. */

	__asm volatile
 80073c0:	f3ef 8009 	mrs	r0, PSP
 80073c4:	f3bf 8f6f 	isb	sy
 80073c8:	4b15      	ldr	r3, [pc, #84]	; (8007420 <pxCurrentTCBConst>)
 80073ca:	681a      	ldr	r2, [r3, #0]
 80073cc:	f01e 0f10 	tst.w	lr, #16
 80073d0:	bf08      	it	eq
 80073d2:	ed20 8a10 	vstmdbeq	r0!, {s16-s31}
 80073d6:	e920 4ff0 	stmdb	r0!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 80073da:	6010      	str	r0, [r2, #0]
 80073dc:	e92d 0009 	stmdb	sp!, {r0, r3}
 80073e0:	f04f 0050 	mov.w	r0, #80	; 0x50
 80073e4:	f380 8811 	msr	BASEPRI, r0
 80073e8:	f3bf 8f4f 	dsb	sy
 80073ec:	f3bf 8f6f 	isb	sy
 80073f0:	f7fe fec6 	bl	8006180 <vTaskSwitchContext>
 80073f4:	f04f 0000 	mov.w	r0, #0
 80073f8:	f380 8811 	msr	BASEPRI, r0
 80073fc:	bc09      	pop	{r0, r3}
 80073fe:	6819      	ldr	r1, [r3, #0]
 8007400:	6808      	ldr	r0, [r1, #0]
 8007402:	e8b0 4ff0 	ldmia.w	r0!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8007406:	f01e 0f10 	tst.w	lr, #16
 800740a:	bf08      	it	eq
 800740c:	ecb0 8a10 	vldmiaeq	r0!, {s16-s31}
 8007410:	f380 8809 	msr	PSP, r0
 8007414:	f3bf 8f6f 	isb	sy
 8007418:	4770      	bx	lr
 800741a:	bf00      	nop
 800741c:	f3af 8000 	nop.w

08007420 <pxCurrentTCBConst>:
 8007420:	20000754 	.word	0x20000754
	"										\n"
	"	.align 4							\n"
	"pxCurrentTCBConst: .word pxCurrentTCB	\n"
	::"i"(configMAX_SYSCALL_INTERRUPT_PRIORITY)
	);
}
 8007424:	bf00      	nop
 8007426:	bf00      	nop

08007428 <SysTick_Handler>:
/*-----------------------------------------------------------*/

void xPortSysTickHandler( void )
{
 8007428:	b580      	push	{r7, lr}
 800742a:	b082      	sub	sp, #8
 800742c:	af00      	add	r7, sp, #0
	__asm volatile
 800742e:	f04f 0350 	mov.w	r3, #80	; 0x50
 8007432:	f383 8811 	msr	BASEPRI, r3
 8007436:	f3bf 8f6f 	isb	sy
 800743a:	f3bf 8f4f 	dsb	sy
 800743e:	607b      	str	r3, [r7, #4]
}
 8007440:	bf00      	nop
	save and then restore the interrupt mask value as its value is already
	known. */
	portDISABLE_INTERRUPTS();
	{
		/* Increment the RTOS tick. */
		if( xTaskIncrementTick() != pdFALSE )
 8007442:	f7fe fde3 	bl	800600c <xTaskIncrementTick>
 8007446:	4603      	mov	r3, r0
 8007448:	2b00      	cmp	r3, #0
 800744a:	d003      	beq.n	8007454 <SysTick_Handler+0x2c>
		{
			/* A context switch is required.  Context switching is performed in
			the PendSV interrupt.  Pend the PendSV interrupt. */
			portNVIC_INT_CTRL_REG = portNVIC_PENDSVSET_BIT;
 800744c:	4b06      	ldr	r3, [pc, #24]	; (8007468 <SysTick_Handler+0x40>)
 800744e:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 8007452:	601a      	str	r2, [r3, #0]
 8007454:	2300      	movs	r3, #0
 8007456:	603b      	str	r3, [r7, #0]
	__asm volatile
 8007458:	683b      	ldr	r3, [r7, #0]
 800745a:	f383 8811 	msr	BASEPRI, r3
}
 800745e:	bf00      	nop
		}
	}
	portENABLE_INTERRUPTS();
}
 8007460:	bf00      	nop
 8007462:	3708      	adds	r7, #8
 8007464:	46bd      	mov	sp, r7
 8007466:	bd80      	pop	{r7, pc}
 8007468:	e000ed04 	.word	0xe000ed04

0800746c <vPortSetupTimerInterrupt>:
/*
 * Setup the systick timer to generate the tick interrupts at the required
 * frequency.
 */
__attribute__(( weak )) void vPortSetupTimerInterrupt( void )
{
 800746c:	b480      	push	{r7}
 800746e:	af00      	add	r7, sp, #0
		ulStoppedTimerCompensation = portMISSED_COUNTS_FACTOR / ( configCPU_CLOCK_HZ / configSYSTICK_CLOCK_HZ );
	}
	#endif /* configUSE_TICKLESS_IDLE */

	/* Stop and clear the SysTick. */
	portNVIC_SYSTICK_CTRL_REG = 0UL;
 8007470:	4b0b      	ldr	r3, [pc, #44]	; (80074a0 <vPortSetupTimerInterrupt+0x34>)
 8007472:	2200      	movs	r2, #0
 8007474:	601a      	str	r2, [r3, #0]
	portNVIC_SYSTICK_CURRENT_VALUE_REG = 0UL;
 8007476:	4b0b      	ldr	r3, [pc, #44]	; (80074a4 <vPortSetupTimerInterrupt+0x38>)
 8007478:	2200      	movs	r2, #0
 800747a:	601a      	str	r2, [r3, #0]

	/* Configure SysTick to interrupt at the requested rate. */
	portNVIC_SYSTICK_LOAD_REG = ( configSYSTICK_CLOCK_HZ / configTICK_RATE_HZ ) - 1UL;
 800747c:	4b0a      	ldr	r3, [pc, #40]	; (80074a8 <vPortSetupTimerInterrupt+0x3c>)
 800747e:	681b      	ldr	r3, [r3, #0]
 8007480:	4a0a      	ldr	r2, [pc, #40]	; (80074ac <vPortSetupTimerInterrupt+0x40>)
 8007482:	fba2 2303 	umull	r2, r3, r2, r3
 8007486:	099b      	lsrs	r3, r3, #6
 8007488:	4a09      	ldr	r2, [pc, #36]	; (80074b0 <vPortSetupTimerInterrupt+0x44>)
 800748a:	3b01      	subs	r3, #1
 800748c:	6013      	str	r3, [r2, #0]
	portNVIC_SYSTICK_CTRL_REG = ( portNVIC_SYSTICK_CLK_BIT | portNVIC_SYSTICK_INT_BIT | portNVIC_SYSTICK_ENABLE_BIT );
 800748e:	4b04      	ldr	r3, [pc, #16]	; (80074a0 <vPortSetupTimerInterrupt+0x34>)
 8007490:	2207      	movs	r2, #7
 8007492:	601a      	str	r2, [r3, #0]
}
 8007494:	bf00      	nop
 8007496:	46bd      	mov	sp, r7
 8007498:	f85d 7b04 	ldr.w	r7, [sp], #4
 800749c:	4770      	bx	lr
 800749e:	bf00      	nop
 80074a0:	e000e010 	.word	0xe000e010
 80074a4:	e000e018 	.word	0xe000e018
 80074a8:	20000000 	.word	0x20000000
 80074ac:	10624dd3 	.word	0x10624dd3
 80074b0:	e000e014 	.word	0xe000e014

080074b4 <vPortEnableVFP>:
/*-----------------------------------------------------------*/

/* This is a naked function. */
static void vPortEnableVFP( void )
{
	__asm volatile
 80074b4:	f8df 000c 	ldr.w	r0, [pc, #12]	; 80074c4 <vPortEnableVFP+0x10>
 80074b8:	6801      	ldr	r1, [r0, #0]
 80074ba:	f441 0170 	orr.w	r1, r1, #15728640	; 0xf00000
 80074be:	6001      	str	r1, [r0, #0]
 80074c0:	4770      	bx	lr
		"								\n"
		"	orr r1, r1, #( 0xf << 20 )	\n" /* Enable CP10 and CP11 coprocessors, then save back. */
		"	str r1, [r0]				\n"
		"	bx r14						"
	);
}
 80074c2:	bf00      	nop
 80074c4:	e000ed88 	.word	0xe000ed88

080074c8 <vPortValidateInterruptPriority>:
/*-----------------------------------------------------------*/

#if( configASSERT_DEFINED == 1 )

	void vPortValidateInterruptPriority( void )
	{
 80074c8:	b480      	push	{r7}
 80074ca:	b085      	sub	sp, #20
 80074cc:	af00      	add	r7, sp, #0
	uint32_t ulCurrentInterrupt;
	uint8_t ucCurrentPriority;

		/* Obtain the number of the currently executing interrupt. */
		__asm volatile( "mrs %0, ipsr" : "=r"( ulCurrentInterrupt ) :: "memory" );
 80074ce:	f3ef 8305 	mrs	r3, IPSR
 80074d2:	60fb      	str	r3, [r7, #12]

		/* Is the interrupt number a user defined interrupt? */
		if( ulCurrentInterrupt >= portFIRST_USER_INTERRUPT_NUMBER )
 80074d4:	68fb      	ldr	r3, [r7, #12]
 80074d6:	2b0f      	cmp	r3, #15
 80074d8:	d914      	bls.n	8007504 <vPortValidateInterruptPriority+0x3c>
		{
			/* Look up the interrupt's priority. */
			ucCurrentPriority = pcInterruptPriorityRegisters[ ulCurrentInterrupt ];
 80074da:	4a17      	ldr	r2, [pc, #92]	; (8007538 <vPortValidateInterruptPriority+0x70>)
 80074dc:	68fb      	ldr	r3, [r7, #12]
 80074de:	4413      	add	r3, r2
 80074e0:	781b      	ldrb	r3, [r3, #0]
 80074e2:	72fb      	strb	r3, [r7, #11]
			interrupt entry is as fast and simple as possible.

			The following links provide detailed information:
			http://www.freertos.org/RTOS-Cortex-M3-M4.html
			http://www.freertos.org/FAQHelp.html */
			configASSERT( ucCurrentPriority >= ucMaxSysCallPriority );
 80074e4:	4b15      	ldr	r3, [pc, #84]	; (800753c <vPortValidateInterruptPriority+0x74>)
 80074e6:	781b      	ldrb	r3, [r3, #0]
 80074e8:	7afa      	ldrb	r2, [r7, #11]
 80074ea:	429a      	cmp	r2, r3
 80074ec:	d20a      	bcs.n	8007504 <vPortValidateInterruptPriority+0x3c>
	__asm volatile
 80074ee:	f04f 0350 	mov.w	r3, #80	; 0x50
 80074f2:	f383 8811 	msr	BASEPRI, r3
 80074f6:	f3bf 8f6f 	isb	sy
 80074fa:	f3bf 8f4f 	dsb	sy
 80074fe:	607b      	str	r3, [r7, #4]
}
 8007500:	bf00      	nop
 8007502:	e7fe      	b.n	8007502 <vPortValidateInterruptPriority+0x3a>
		configuration then the correct setting can be achieved on all Cortex-M
		devices by calling NVIC_SetPriorityGrouping( 0 ); before starting the
		scheduler.  Note however that some vendor specific peripheral libraries
		assume a non-zero priority group setting, in which cases using a value
		of zero will result in unpredictable behaviour. */
		configASSERT( ( portAIRCR_REG & portPRIORITY_GROUP_MASK ) <= ulMaxPRIGROUPValue );
 8007504:	4b0e      	ldr	r3, [pc, #56]	; (8007540 <vPortValidateInterruptPriority+0x78>)
 8007506:	681b      	ldr	r3, [r3, #0]
 8007508:	f403 62e0 	and.w	r2, r3, #1792	; 0x700
 800750c:	4b0d      	ldr	r3, [pc, #52]	; (8007544 <vPortValidateInterruptPriority+0x7c>)
 800750e:	681b      	ldr	r3, [r3, #0]
 8007510:	429a      	cmp	r2, r3
 8007512:	d90a      	bls.n	800752a <vPortValidateInterruptPriority+0x62>
	__asm volatile
 8007514:	f04f 0350 	mov.w	r3, #80	; 0x50
 8007518:	f383 8811 	msr	BASEPRI, r3
 800751c:	f3bf 8f6f 	isb	sy
 8007520:	f3bf 8f4f 	dsb	sy
 8007524:	603b      	str	r3, [r7, #0]
}
 8007526:	bf00      	nop
 8007528:	e7fe      	b.n	8007528 <vPortValidateInterruptPriority+0x60>
	}
 800752a:	bf00      	nop
 800752c:	3714      	adds	r7, #20
 800752e:	46bd      	mov	sp, r7
 8007530:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007534:	4770      	bx	lr
 8007536:	bf00      	nop
 8007538:	e000e3f0 	.word	0xe000e3f0
 800753c:	20000d80 	.word	0x20000d80
 8007540:	e000ed0c 	.word	0xe000ed0c
 8007544:	20000d84 	.word	0x20000d84

08007548 <pvPortMalloc>:
static size_t xBlockAllocatedBit = 0;

/*-----------------------------------------------------------*/

void *pvPortMalloc( size_t xWantedSize )
{
 8007548:	b580      	push	{r7, lr}
 800754a:	b08a      	sub	sp, #40	; 0x28
 800754c:	af00      	add	r7, sp, #0
 800754e:	6078      	str	r0, [r7, #4]
BlockLink_t *pxBlock, *pxPreviousBlock, *pxNewBlockLink;
void *pvReturn = NULL;
 8007550:	2300      	movs	r3, #0
 8007552:	61fb      	str	r3, [r7, #28]

	vTaskSuspendAll();
 8007554:	f7fe fc9e 	bl	8005e94 <vTaskSuspendAll>
	{
		/* If this is the first call to malloc then the heap will require
		initialisation to setup the list of free blocks. */
		if( pxEnd == NULL )
 8007558:	4b58      	ldr	r3, [pc, #352]	; (80076bc <pvPortMalloc+0x174>)
 800755a:	681b      	ldr	r3, [r3, #0]
 800755c:	2b00      	cmp	r3, #0
 800755e:	d101      	bne.n	8007564 <pvPortMalloc+0x1c>
		{
			prvHeapInit();
 8007560:	f000 f910 	bl	8007784 <prvHeapInit>

		/* Check the requested block size is not so large that the top bit is
		set.  The top bit of the block size member of the BlockLink_t structure
		is used to determine who owns the block - the application or the
		kernel, so it must be free. */
		if( ( xWantedSize & xBlockAllocatedBit ) == 0 )
 8007564:	4b56      	ldr	r3, [pc, #344]	; (80076c0 <pvPortMalloc+0x178>)
 8007566:	681a      	ldr	r2, [r3, #0]
 8007568:	687b      	ldr	r3, [r7, #4]
 800756a:	4013      	ands	r3, r2
 800756c:	2b00      	cmp	r3, #0
 800756e:	f040 808e 	bne.w	800768e <pvPortMalloc+0x146>
		{
			/* The wanted size is increased so it can contain a BlockLink_t
			structure in addition to the requested amount of bytes. */
			if( xWantedSize > 0 )
 8007572:	687b      	ldr	r3, [r7, #4]
 8007574:	2b00      	cmp	r3, #0
 8007576:	d01d      	beq.n	80075b4 <pvPortMalloc+0x6c>
			{
				xWantedSize += xHeapStructSize;
 8007578:	2208      	movs	r2, #8
 800757a:	687b      	ldr	r3, [r7, #4]
 800757c:	4413      	add	r3, r2
 800757e:	607b      	str	r3, [r7, #4]

				/* Ensure that blocks are always aligned to the required number
				of bytes. */
				if( ( xWantedSize & portBYTE_ALIGNMENT_MASK ) != 0x00 )
 8007580:	687b      	ldr	r3, [r7, #4]
 8007582:	f003 0307 	and.w	r3, r3, #7
 8007586:	2b00      	cmp	r3, #0
 8007588:	d014      	beq.n	80075b4 <pvPortMalloc+0x6c>
				{
					/* Byte alignment required. */
					xWantedSize += ( portBYTE_ALIGNMENT - ( xWantedSize & portBYTE_ALIGNMENT_MASK ) );
 800758a:	687b      	ldr	r3, [r7, #4]
 800758c:	f023 0307 	bic.w	r3, r3, #7
 8007590:	3308      	adds	r3, #8
 8007592:	607b      	str	r3, [r7, #4]
					configASSERT( ( xWantedSize & portBYTE_ALIGNMENT_MASK ) == 0 );
 8007594:	687b      	ldr	r3, [r7, #4]
 8007596:	f003 0307 	and.w	r3, r3, #7
 800759a:	2b00      	cmp	r3, #0
 800759c:	d00a      	beq.n	80075b4 <pvPortMalloc+0x6c>
	__asm volatile
 800759e:	f04f 0350 	mov.w	r3, #80	; 0x50
 80075a2:	f383 8811 	msr	BASEPRI, r3
 80075a6:	f3bf 8f6f 	isb	sy
 80075aa:	f3bf 8f4f 	dsb	sy
 80075ae:	617b      	str	r3, [r7, #20]
}
 80075b0:	bf00      	nop
 80075b2:	e7fe      	b.n	80075b2 <pvPortMalloc+0x6a>
			else
			{
				mtCOVERAGE_TEST_MARKER();
			}

			if( ( xWantedSize > 0 ) && ( xWantedSize <= xFreeBytesRemaining ) )
 80075b4:	687b      	ldr	r3, [r7, #4]
 80075b6:	2b00      	cmp	r3, #0
 80075b8:	d069      	beq.n	800768e <pvPortMalloc+0x146>
 80075ba:	4b42      	ldr	r3, [pc, #264]	; (80076c4 <pvPortMalloc+0x17c>)
 80075bc:	681b      	ldr	r3, [r3, #0]
 80075be:	687a      	ldr	r2, [r7, #4]
 80075c0:	429a      	cmp	r2, r3
 80075c2:	d864      	bhi.n	800768e <pvPortMalloc+0x146>
			{
				/* Traverse the list from the start	(lowest address) block until
				one	of adequate size is found. */
				pxPreviousBlock = &xStart;
 80075c4:	4b40      	ldr	r3, [pc, #256]	; (80076c8 <pvPortMalloc+0x180>)
 80075c6:	623b      	str	r3, [r7, #32]
				pxBlock = xStart.pxNextFreeBlock;
 80075c8:	4b3f      	ldr	r3, [pc, #252]	; (80076c8 <pvPortMalloc+0x180>)
 80075ca:	681b      	ldr	r3, [r3, #0]
 80075cc:	627b      	str	r3, [r7, #36]	; 0x24
				while( ( pxBlock->xBlockSize < xWantedSize ) && ( pxBlock->pxNextFreeBlock != NULL ) )
 80075ce:	e004      	b.n	80075da <pvPortMalloc+0x92>
				{
					pxPreviousBlock = pxBlock;
 80075d0:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80075d2:	623b      	str	r3, [r7, #32]
					pxBlock = pxBlock->pxNextFreeBlock;
 80075d4:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80075d6:	681b      	ldr	r3, [r3, #0]
 80075d8:	627b      	str	r3, [r7, #36]	; 0x24
				while( ( pxBlock->xBlockSize < xWantedSize ) && ( pxBlock->pxNextFreeBlock != NULL ) )
 80075da:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80075dc:	685b      	ldr	r3, [r3, #4]
 80075de:	687a      	ldr	r2, [r7, #4]
 80075e0:	429a      	cmp	r2, r3
 80075e2:	d903      	bls.n	80075ec <pvPortMalloc+0xa4>
 80075e4:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80075e6:	681b      	ldr	r3, [r3, #0]
 80075e8:	2b00      	cmp	r3, #0
 80075ea:	d1f1      	bne.n	80075d0 <pvPortMalloc+0x88>
				}

				/* If the end marker was reached then a block of adequate size
				was	not found. */
				if( pxBlock != pxEnd )
 80075ec:	4b33      	ldr	r3, [pc, #204]	; (80076bc <pvPortMalloc+0x174>)
 80075ee:	681b      	ldr	r3, [r3, #0]
 80075f0:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 80075f2:	429a      	cmp	r2, r3
 80075f4:	d04b      	beq.n	800768e <pvPortMalloc+0x146>
				{
					/* Return the memory space pointed to - jumping over the
					BlockLink_t structure at its start. */
					pvReturn = ( void * ) ( ( ( uint8_t * ) pxPreviousBlock->pxNextFreeBlock ) + xHeapStructSize );
 80075f6:	6a3b      	ldr	r3, [r7, #32]
 80075f8:	681b      	ldr	r3, [r3, #0]
 80075fa:	2208      	movs	r2, #8
 80075fc:	4413      	add	r3, r2
 80075fe:	61fb      	str	r3, [r7, #28]

					/* This block is being returned for use so must be taken out
					of the list of free blocks. */
					pxPreviousBlock->pxNextFreeBlock = pxBlock->pxNextFreeBlock;
 8007600:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8007602:	681a      	ldr	r2, [r3, #0]
 8007604:	6a3b      	ldr	r3, [r7, #32]
 8007606:	601a      	str	r2, [r3, #0]

					/* If the block is larger than required it can be split into
					two. */
					if( ( pxBlock->xBlockSize - xWantedSize ) > heapMINIMUM_BLOCK_SIZE )
 8007608:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800760a:	685a      	ldr	r2, [r3, #4]
 800760c:	687b      	ldr	r3, [r7, #4]
 800760e:	1ad2      	subs	r2, r2, r3
 8007610:	2308      	movs	r3, #8
 8007612:	005b      	lsls	r3, r3, #1
 8007614:	429a      	cmp	r2, r3
 8007616:	d91f      	bls.n	8007658 <pvPortMalloc+0x110>
					{
						/* This block is to be split into two.  Create a new
						block following the number of bytes requested. The void
						cast is used to prevent byte alignment warnings from the
						compiler. */
						pxNewBlockLink = ( void * ) ( ( ( uint8_t * ) pxBlock ) + xWantedSize );
 8007618:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 800761a:	687b      	ldr	r3, [r7, #4]
 800761c:	4413      	add	r3, r2
 800761e:	61bb      	str	r3, [r7, #24]
						configASSERT( ( ( ( size_t ) pxNewBlockLink ) & portBYTE_ALIGNMENT_MASK ) == 0 );
 8007620:	69bb      	ldr	r3, [r7, #24]
 8007622:	f003 0307 	and.w	r3, r3, #7
 8007626:	2b00      	cmp	r3, #0
 8007628:	d00a      	beq.n	8007640 <pvPortMalloc+0xf8>
	__asm volatile
 800762a:	f04f 0350 	mov.w	r3, #80	; 0x50
 800762e:	f383 8811 	msr	BASEPRI, r3
 8007632:	f3bf 8f6f 	isb	sy
 8007636:	f3bf 8f4f 	dsb	sy
 800763a:	613b      	str	r3, [r7, #16]
}
 800763c:	bf00      	nop
 800763e:	e7fe      	b.n	800763e <pvPortMalloc+0xf6>

						/* Calculate the sizes of two blocks split from the
						single block. */
						pxNewBlockLink->xBlockSize = pxBlock->xBlockSize - xWantedSize;
 8007640:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8007642:	685a      	ldr	r2, [r3, #4]
 8007644:	687b      	ldr	r3, [r7, #4]
 8007646:	1ad2      	subs	r2, r2, r3
 8007648:	69bb      	ldr	r3, [r7, #24]
 800764a:	605a      	str	r2, [r3, #4]
						pxBlock->xBlockSize = xWantedSize;
 800764c:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800764e:	687a      	ldr	r2, [r7, #4]
 8007650:	605a      	str	r2, [r3, #4]

						/* Insert the new block into the list of free blocks. */
						prvInsertBlockIntoFreeList( pxNewBlockLink );
 8007652:	69b8      	ldr	r0, [r7, #24]
 8007654:	f000 f8f8 	bl	8007848 <prvInsertBlockIntoFreeList>
					else
					{
						mtCOVERAGE_TEST_MARKER();
					}

					xFreeBytesRemaining -= pxBlock->xBlockSize;
 8007658:	4b1a      	ldr	r3, [pc, #104]	; (80076c4 <pvPortMalloc+0x17c>)
 800765a:	681a      	ldr	r2, [r3, #0]
 800765c:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800765e:	685b      	ldr	r3, [r3, #4]
 8007660:	1ad3      	subs	r3, r2, r3
 8007662:	4a18      	ldr	r2, [pc, #96]	; (80076c4 <pvPortMalloc+0x17c>)
 8007664:	6013      	str	r3, [r2, #0]

					if( xFreeBytesRemaining < xMinimumEverFreeBytesRemaining )
 8007666:	4b17      	ldr	r3, [pc, #92]	; (80076c4 <pvPortMalloc+0x17c>)
 8007668:	681a      	ldr	r2, [r3, #0]
 800766a:	4b18      	ldr	r3, [pc, #96]	; (80076cc <pvPortMalloc+0x184>)
 800766c:	681b      	ldr	r3, [r3, #0]
 800766e:	429a      	cmp	r2, r3
 8007670:	d203      	bcs.n	800767a <pvPortMalloc+0x132>
					{
						xMinimumEverFreeBytesRemaining = xFreeBytesRemaining;
 8007672:	4b14      	ldr	r3, [pc, #80]	; (80076c4 <pvPortMalloc+0x17c>)
 8007674:	681b      	ldr	r3, [r3, #0]
 8007676:	4a15      	ldr	r2, [pc, #84]	; (80076cc <pvPortMalloc+0x184>)
 8007678:	6013      	str	r3, [r2, #0]
						mtCOVERAGE_TEST_MARKER();
					}

					/* The block is being returned - it is allocated and owned
					by the application and has no "next" block. */
					pxBlock->xBlockSize |= xBlockAllocatedBit;
 800767a:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800767c:	685a      	ldr	r2, [r3, #4]
 800767e:	4b10      	ldr	r3, [pc, #64]	; (80076c0 <pvPortMalloc+0x178>)
 8007680:	681b      	ldr	r3, [r3, #0]
 8007682:	431a      	orrs	r2, r3
 8007684:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8007686:	605a      	str	r2, [r3, #4]
					pxBlock->pxNextFreeBlock = NULL;
 8007688:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800768a:	2200      	movs	r2, #0
 800768c:	601a      	str	r2, [r3, #0]
			mtCOVERAGE_TEST_MARKER();
		}

		traceMALLOC( pvReturn, xWantedSize );
	}
	( void ) xTaskResumeAll();
 800768e:	f7fe fc0f 	bl	8005eb0 <xTaskResumeAll>
			mtCOVERAGE_TEST_MARKER();
		}
	}
	#endif

	configASSERT( ( ( ( size_t ) pvReturn ) & ( size_t ) portBYTE_ALIGNMENT_MASK ) == 0 );
 8007692:	69fb      	ldr	r3, [r7, #28]
 8007694:	f003 0307 	and.w	r3, r3, #7
 8007698:	2b00      	cmp	r3, #0
 800769a:	d00a      	beq.n	80076b2 <pvPortMalloc+0x16a>
	__asm volatile
 800769c:	f04f 0350 	mov.w	r3, #80	; 0x50
 80076a0:	f383 8811 	msr	BASEPRI, r3
 80076a4:	f3bf 8f6f 	isb	sy
 80076a8:	f3bf 8f4f 	dsb	sy
 80076ac:	60fb      	str	r3, [r7, #12]
}
 80076ae:	bf00      	nop
 80076b0:	e7fe      	b.n	80076b0 <pvPortMalloc+0x168>
	return pvReturn;
 80076b2:	69fb      	ldr	r3, [r7, #28]
}
 80076b4:	4618      	mov	r0, r3
 80076b6:	3728      	adds	r7, #40	; 0x28
 80076b8:	46bd      	mov	sp, r7
 80076ba:	bd80      	pop	{r7, pc}
 80076bc:	20004990 	.word	0x20004990
 80076c0:	2000499c 	.word	0x2000499c
 80076c4:	20004994 	.word	0x20004994
 80076c8:	20004988 	.word	0x20004988
 80076cc:	20004998 	.word	0x20004998

080076d0 <vPortFree>:
/*-----------------------------------------------------------*/

void vPortFree( void *pv )
{
 80076d0:	b580      	push	{r7, lr}
 80076d2:	b086      	sub	sp, #24
 80076d4:	af00      	add	r7, sp, #0
 80076d6:	6078      	str	r0, [r7, #4]
uint8_t *puc = ( uint8_t * ) pv;
 80076d8:	687b      	ldr	r3, [r7, #4]
 80076da:	617b      	str	r3, [r7, #20]
BlockLink_t *pxLink;

	if( pv != NULL )
 80076dc:	687b      	ldr	r3, [r7, #4]
 80076de:	2b00      	cmp	r3, #0
 80076e0:	d048      	beq.n	8007774 <vPortFree+0xa4>
	{
		/* The memory being freed will have an BlockLink_t structure immediately
		before it. */
		puc -= xHeapStructSize;
 80076e2:	2308      	movs	r3, #8
 80076e4:	425b      	negs	r3, r3
 80076e6:	697a      	ldr	r2, [r7, #20]
 80076e8:	4413      	add	r3, r2
 80076ea:	617b      	str	r3, [r7, #20]

		/* This casting is to keep the compiler from issuing warnings. */
		pxLink = ( void * ) puc;
 80076ec:	697b      	ldr	r3, [r7, #20]
 80076ee:	613b      	str	r3, [r7, #16]

		/* Check the block is actually allocated. */
		configASSERT( ( pxLink->xBlockSize & xBlockAllocatedBit ) != 0 );
 80076f0:	693b      	ldr	r3, [r7, #16]
 80076f2:	685a      	ldr	r2, [r3, #4]
 80076f4:	4b21      	ldr	r3, [pc, #132]	; (800777c <vPortFree+0xac>)
 80076f6:	681b      	ldr	r3, [r3, #0]
 80076f8:	4013      	ands	r3, r2
 80076fa:	2b00      	cmp	r3, #0
 80076fc:	d10a      	bne.n	8007714 <vPortFree+0x44>
	__asm volatile
 80076fe:	f04f 0350 	mov.w	r3, #80	; 0x50
 8007702:	f383 8811 	msr	BASEPRI, r3
 8007706:	f3bf 8f6f 	isb	sy
 800770a:	f3bf 8f4f 	dsb	sy
 800770e:	60fb      	str	r3, [r7, #12]
}
 8007710:	bf00      	nop
 8007712:	e7fe      	b.n	8007712 <vPortFree+0x42>
		configASSERT( pxLink->pxNextFreeBlock == NULL );
 8007714:	693b      	ldr	r3, [r7, #16]
 8007716:	681b      	ldr	r3, [r3, #0]
 8007718:	2b00      	cmp	r3, #0
 800771a:	d00a      	beq.n	8007732 <vPortFree+0x62>
	__asm volatile
 800771c:	f04f 0350 	mov.w	r3, #80	; 0x50
 8007720:	f383 8811 	msr	BASEPRI, r3
 8007724:	f3bf 8f6f 	isb	sy
 8007728:	f3bf 8f4f 	dsb	sy
 800772c:	60bb      	str	r3, [r7, #8]
}
 800772e:	bf00      	nop
 8007730:	e7fe      	b.n	8007730 <vPortFree+0x60>

		if( ( pxLink->xBlockSize & xBlockAllocatedBit ) != 0 )
 8007732:	693b      	ldr	r3, [r7, #16]
 8007734:	685a      	ldr	r2, [r3, #4]
 8007736:	4b11      	ldr	r3, [pc, #68]	; (800777c <vPortFree+0xac>)
 8007738:	681b      	ldr	r3, [r3, #0]
 800773a:	4013      	ands	r3, r2
 800773c:	2b00      	cmp	r3, #0
 800773e:	d019      	beq.n	8007774 <vPortFree+0xa4>
		{
			if( pxLink->pxNextFreeBlock == NULL )
 8007740:	693b      	ldr	r3, [r7, #16]
 8007742:	681b      	ldr	r3, [r3, #0]
 8007744:	2b00      	cmp	r3, #0
 8007746:	d115      	bne.n	8007774 <vPortFree+0xa4>
			{
				/* The block is being returned to the heap - it is no longer
				allocated. */
				pxLink->xBlockSize &= ~xBlockAllocatedBit;
 8007748:	693b      	ldr	r3, [r7, #16]
 800774a:	685a      	ldr	r2, [r3, #4]
 800774c:	4b0b      	ldr	r3, [pc, #44]	; (800777c <vPortFree+0xac>)
 800774e:	681b      	ldr	r3, [r3, #0]
 8007750:	43db      	mvns	r3, r3
 8007752:	401a      	ands	r2, r3
 8007754:	693b      	ldr	r3, [r7, #16]
 8007756:	605a      	str	r2, [r3, #4]

				vTaskSuspendAll();
 8007758:	f7fe fb9c 	bl	8005e94 <vTaskSuspendAll>
				{
					/* Add this block to the list of free blocks. */
					xFreeBytesRemaining += pxLink->xBlockSize;
 800775c:	693b      	ldr	r3, [r7, #16]
 800775e:	685a      	ldr	r2, [r3, #4]
 8007760:	4b07      	ldr	r3, [pc, #28]	; (8007780 <vPortFree+0xb0>)
 8007762:	681b      	ldr	r3, [r3, #0]
 8007764:	4413      	add	r3, r2
 8007766:	4a06      	ldr	r2, [pc, #24]	; (8007780 <vPortFree+0xb0>)
 8007768:	6013      	str	r3, [r2, #0]
					traceFREE( pv, pxLink->xBlockSize );
					prvInsertBlockIntoFreeList( ( ( BlockLink_t * ) pxLink ) );
 800776a:	6938      	ldr	r0, [r7, #16]
 800776c:	f000 f86c 	bl	8007848 <prvInsertBlockIntoFreeList>
				}
				( void ) xTaskResumeAll();
 8007770:	f7fe fb9e 	bl	8005eb0 <xTaskResumeAll>
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}
}
 8007774:	bf00      	nop
 8007776:	3718      	adds	r7, #24
 8007778:	46bd      	mov	sp, r7
 800777a:	bd80      	pop	{r7, pc}
 800777c:	2000499c 	.word	0x2000499c
 8007780:	20004994 	.word	0x20004994

08007784 <prvHeapInit>:
	/* This just exists to keep the linker quiet. */
}
/*-----------------------------------------------------------*/

static void prvHeapInit( void )
{
 8007784:	b480      	push	{r7}
 8007786:	b085      	sub	sp, #20
 8007788:	af00      	add	r7, sp, #0
BlockLink_t *pxFirstFreeBlock;
uint8_t *pucAlignedHeap;
size_t uxAddress;
size_t xTotalHeapSize = configTOTAL_HEAP_SIZE;
 800778a:	f44f 5370 	mov.w	r3, #15360	; 0x3c00
 800778e:	60bb      	str	r3, [r7, #8]

	/* Ensure the heap starts on a correctly aligned boundary. */
	uxAddress = ( size_t ) ucHeap;
 8007790:	4b27      	ldr	r3, [pc, #156]	; (8007830 <prvHeapInit+0xac>)
 8007792:	60fb      	str	r3, [r7, #12]

	if( ( uxAddress & portBYTE_ALIGNMENT_MASK ) != 0 )
 8007794:	68fb      	ldr	r3, [r7, #12]
 8007796:	f003 0307 	and.w	r3, r3, #7
 800779a:	2b00      	cmp	r3, #0
 800779c:	d00c      	beq.n	80077b8 <prvHeapInit+0x34>
	{
		uxAddress += ( portBYTE_ALIGNMENT - 1 );
 800779e:	68fb      	ldr	r3, [r7, #12]
 80077a0:	3307      	adds	r3, #7
 80077a2:	60fb      	str	r3, [r7, #12]
		uxAddress &= ~( ( size_t ) portBYTE_ALIGNMENT_MASK );
 80077a4:	68fb      	ldr	r3, [r7, #12]
 80077a6:	f023 0307 	bic.w	r3, r3, #7
 80077aa:	60fb      	str	r3, [r7, #12]
		xTotalHeapSize -= uxAddress - ( size_t ) ucHeap;
 80077ac:	68ba      	ldr	r2, [r7, #8]
 80077ae:	68fb      	ldr	r3, [r7, #12]
 80077b0:	1ad3      	subs	r3, r2, r3
 80077b2:	4a1f      	ldr	r2, [pc, #124]	; (8007830 <prvHeapInit+0xac>)
 80077b4:	4413      	add	r3, r2
 80077b6:	60bb      	str	r3, [r7, #8]
	}

	pucAlignedHeap = ( uint8_t * ) uxAddress;
 80077b8:	68fb      	ldr	r3, [r7, #12]
 80077ba:	607b      	str	r3, [r7, #4]

	/* xStart is used to hold a pointer to the first item in the list of free
	blocks.  The void cast is used to prevent compiler warnings. */
	xStart.pxNextFreeBlock = ( void * ) pucAlignedHeap;
 80077bc:	4a1d      	ldr	r2, [pc, #116]	; (8007834 <prvHeapInit+0xb0>)
 80077be:	687b      	ldr	r3, [r7, #4]
 80077c0:	6013      	str	r3, [r2, #0]
	xStart.xBlockSize = ( size_t ) 0;
 80077c2:	4b1c      	ldr	r3, [pc, #112]	; (8007834 <prvHeapInit+0xb0>)
 80077c4:	2200      	movs	r2, #0
 80077c6:	605a      	str	r2, [r3, #4]

	/* pxEnd is used to mark the end of the list of free blocks and is inserted
	at the end of the heap space. */
	uxAddress = ( ( size_t ) pucAlignedHeap ) + xTotalHeapSize;
 80077c8:	687b      	ldr	r3, [r7, #4]
 80077ca:	68ba      	ldr	r2, [r7, #8]
 80077cc:	4413      	add	r3, r2
 80077ce:	60fb      	str	r3, [r7, #12]
	uxAddress -= xHeapStructSize;
 80077d0:	2208      	movs	r2, #8
 80077d2:	68fb      	ldr	r3, [r7, #12]
 80077d4:	1a9b      	subs	r3, r3, r2
 80077d6:	60fb      	str	r3, [r7, #12]
	uxAddress &= ~( ( size_t ) portBYTE_ALIGNMENT_MASK );
 80077d8:	68fb      	ldr	r3, [r7, #12]
 80077da:	f023 0307 	bic.w	r3, r3, #7
 80077de:	60fb      	str	r3, [r7, #12]
	pxEnd = ( void * ) uxAddress;
 80077e0:	68fb      	ldr	r3, [r7, #12]
 80077e2:	4a15      	ldr	r2, [pc, #84]	; (8007838 <prvHeapInit+0xb4>)
 80077e4:	6013      	str	r3, [r2, #0]
	pxEnd->xBlockSize = 0;
 80077e6:	4b14      	ldr	r3, [pc, #80]	; (8007838 <prvHeapInit+0xb4>)
 80077e8:	681b      	ldr	r3, [r3, #0]
 80077ea:	2200      	movs	r2, #0
 80077ec:	605a      	str	r2, [r3, #4]
	pxEnd->pxNextFreeBlock = NULL;
 80077ee:	4b12      	ldr	r3, [pc, #72]	; (8007838 <prvHeapInit+0xb4>)
 80077f0:	681b      	ldr	r3, [r3, #0]
 80077f2:	2200      	movs	r2, #0
 80077f4:	601a      	str	r2, [r3, #0]

	/* To start with there is a single free block that is sized to take up the
	entire heap space, minus the space taken by pxEnd. */
	pxFirstFreeBlock = ( void * ) pucAlignedHeap;
 80077f6:	687b      	ldr	r3, [r7, #4]
 80077f8:	603b      	str	r3, [r7, #0]
	pxFirstFreeBlock->xBlockSize = uxAddress - ( size_t ) pxFirstFreeBlock;
 80077fa:	683b      	ldr	r3, [r7, #0]
 80077fc:	68fa      	ldr	r2, [r7, #12]
 80077fe:	1ad2      	subs	r2, r2, r3
 8007800:	683b      	ldr	r3, [r7, #0]
 8007802:	605a      	str	r2, [r3, #4]
	pxFirstFreeBlock->pxNextFreeBlock = pxEnd;
 8007804:	4b0c      	ldr	r3, [pc, #48]	; (8007838 <prvHeapInit+0xb4>)
 8007806:	681a      	ldr	r2, [r3, #0]
 8007808:	683b      	ldr	r3, [r7, #0]
 800780a:	601a      	str	r2, [r3, #0]

	/* Only one block exists - and it covers the entire usable heap space. */
	xMinimumEverFreeBytesRemaining = pxFirstFreeBlock->xBlockSize;
 800780c:	683b      	ldr	r3, [r7, #0]
 800780e:	685b      	ldr	r3, [r3, #4]
 8007810:	4a0a      	ldr	r2, [pc, #40]	; (800783c <prvHeapInit+0xb8>)
 8007812:	6013      	str	r3, [r2, #0]
	xFreeBytesRemaining = pxFirstFreeBlock->xBlockSize;
 8007814:	683b      	ldr	r3, [r7, #0]
 8007816:	685b      	ldr	r3, [r3, #4]
 8007818:	4a09      	ldr	r2, [pc, #36]	; (8007840 <prvHeapInit+0xbc>)
 800781a:	6013      	str	r3, [r2, #0]

	/* Work out the position of the top bit in a size_t variable. */
	xBlockAllocatedBit = ( ( size_t ) 1 ) << ( ( sizeof( size_t ) * heapBITS_PER_BYTE ) - 1 );
 800781c:	4b09      	ldr	r3, [pc, #36]	; (8007844 <prvHeapInit+0xc0>)
 800781e:	f04f 4200 	mov.w	r2, #2147483648	; 0x80000000
 8007822:	601a      	str	r2, [r3, #0]
}
 8007824:	bf00      	nop
 8007826:	3714      	adds	r7, #20
 8007828:	46bd      	mov	sp, r7
 800782a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800782e:	4770      	bx	lr
 8007830:	20000d88 	.word	0x20000d88
 8007834:	20004988 	.word	0x20004988
 8007838:	20004990 	.word	0x20004990
 800783c:	20004998 	.word	0x20004998
 8007840:	20004994 	.word	0x20004994
 8007844:	2000499c 	.word	0x2000499c

08007848 <prvInsertBlockIntoFreeList>:
/*-----------------------------------------------------------*/

static void prvInsertBlockIntoFreeList( BlockLink_t *pxBlockToInsert )
{
 8007848:	b480      	push	{r7}
 800784a:	b085      	sub	sp, #20
 800784c:	af00      	add	r7, sp, #0
 800784e:	6078      	str	r0, [r7, #4]
BlockLink_t *pxIterator;
uint8_t *puc;

	/* Iterate through the list until a block is found that has a higher address
	than the block being inserted. */
	for( pxIterator = &xStart; pxIterator->pxNextFreeBlock < pxBlockToInsert; pxIterator = pxIterator->pxNextFreeBlock )
 8007850:	4b28      	ldr	r3, [pc, #160]	; (80078f4 <prvInsertBlockIntoFreeList+0xac>)
 8007852:	60fb      	str	r3, [r7, #12]
 8007854:	e002      	b.n	800785c <prvInsertBlockIntoFreeList+0x14>
 8007856:	68fb      	ldr	r3, [r7, #12]
 8007858:	681b      	ldr	r3, [r3, #0]
 800785a:	60fb      	str	r3, [r7, #12]
 800785c:	68fb      	ldr	r3, [r7, #12]
 800785e:	681b      	ldr	r3, [r3, #0]
 8007860:	687a      	ldr	r2, [r7, #4]
 8007862:	429a      	cmp	r2, r3
 8007864:	d8f7      	bhi.n	8007856 <prvInsertBlockIntoFreeList+0xe>
		/* Nothing to do here, just iterate to the right position. */
	}

	/* Do the block being inserted, and the block it is being inserted after
	make a contiguous block of memory? */
	puc = ( uint8_t * ) pxIterator;
 8007866:	68fb      	ldr	r3, [r7, #12]
 8007868:	60bb      	str	r3, [r7, #8]
	if( ( puc + pxIterator->xBlockSize ) == ( uint8_t * ) pxBlockToInsert )
 800786a:	68fb      	ldr	r3, [r7, #12]
 800786c:	685b      	ldr	r3, [r3, #4]
 800786e:	68ba      	ldr	r2, [r7, #8]
 8007870:	4413      	add	r3, r2
 8007872:	687a      	ldr	r2, [r7, #4]
 8007874:	429a      	cmp	r2, r3
 8007876:	d108      	bne.n	800788a <prvInsertBlockIntoFreeList+0x42>
	{
		pxIterator->xBlockSize += pxBlockToInsert->xBlockSize;
 8007878:	68fb      	ldr	r3, [r7, #12]
 800787a:	685a      	ldr	r2, [r3, #4]
 800787c:	687b      	ldr	r3, [r7, #4]
 800787e:	685b      	ldr	r3, [r3, #4]
 8007880:	441a      	add	r2, r3
 8007882:	68fb      	ldr	r3, [r7, #12]
 8007884:	605a      	str	r2, [r3, #4]
		pxBlockToInsert = pxIterator;
 8007886:	68fb      	ldr	r3, [r7, #12]
 8007888:	607b      	str	r3, [r7, #4]
		mtCOVERAGE_TEST_MARKER();
	}

	/* Do the block being inserted, and the block it is being inserted before
	make a contiguous block of memory? */
	puc = ( uint8_t * ) pxBlockToInsert;
 800788a:	687b      	ldr	r3, [r7, #4]
 800788c:	60bb      	str	r3, [r7, #8]
	if( ( puc + pxBlockToInsert->xBlockSize ) == ( uint8_t * ) pxIterator->pxNextFreeBlock )
 800788e:	687b      	ldr	r3, [r7, #4]
 8007890:	685b      	ldr	r3, [r3, #4]
 8007892:	68ba      	ldr	r2, [r7, #8]
 8007894:	441a      	add	r2, r3
 8007896:	68fb      	ldr	r3, [r7, #12]
 8007898:	681b      	ldr	r3, [r3, #0]
 800789a:	429a      	cmp	r2, r3
 800789c:	d118      	bne.n	80078d0 <prvInsertBlockIntoFreeList+0x88>
	{
		if( pxIterator->pxNextFreeBlock != pxEnd )
 800789e:	68fb      	ldr	r3, [r7, #12]
 80078a0:	681a      	ldr	r2, [r3, #0]
 80078a2:	4b15      	ldr	r3, [pc, #84]	; (80078f8 <prvInsertBlockIntoFreeList+0xb0>)
 80078a4:	681b      	ldr	r3, [r3, #0]
 80078a6:	429a      	cmp	r2, r3
 80078a8:	d00d      	beq.n	80078c6 <prvInsertBlockIntoFreeList+0x7e>
		{
			/* Form one big block from the two blocks. */
			pxBlockToInsert->xBlockSize += pxIterator->pxNextFreeBlock->xBlockSize;
 80078aa:	687b      	ldr	r3, [r7, #4]
 80078ac:	685a      	ldr	r2, [r3, #4]
 80078ae:	68fb      	ldr	r3, [r7, #12]
 80078b0:	681b      	ldr	r3, [r3, #0]
 80078b2:	685b      	ldr	r3, [r3, #4]
 80078b4:	441a      	add	r2, r3
 80078b6:	687b      	ldr	r3, [r7, #4]
 80078b8:	605a      	str	r2, [r3, #4]
			pxBlockToInsert->pxNextFreeBlock = pxIterator->pxNextFreeBlock->pxNextFreeBlock;
 80078ba:	68fb      	ldr	r3, [r7, #12]
 80078bc:	681b      	ldr	r3, [r3, #0]
 80078be:	681a      	ldr	r2, [r3, #0]
 80078c0:	687b      	ldr	r3, [r7, #4]
 80078c2:	601a      	str	r2, [r3, #0]
 80078c4:	e008      	b.n	80078d8 <prvInsertBlockIntoFreeList+0x90>
		}
		else
		{
			pxBlockToInsert->pxNextFreeBlock = pxEnd;
 80078c6:	4b0c      	ldr	r3, [pc, #48]	; (80078f8 <prvInsertBlockIntoFreeList+0xb0>)
 80078c8:	681a      	ldr	r2, [r3, #0]
 80078ca:	687b      	ldr	r3, [r7, #4]
 80078cc:	601a      	str	r2, [r3, #0]
 80078ce:	e003      	b.n	80078d8 <prvInsertBlockIntoFreeList+0x90>
		}
	}
	else
	{
		pxBlockToInsert->pxNextFreeBlock = pxIterator->pxNextFreeBlock;
 80078d0:	68fb      	ldr	r3, [r7, #12]
 80078d2:	681a      	ldr	r2, [r3, #0]
 80078d4:	687b      	ldr	r3, [r7, #4]
 80078d6:	601a      	str	r2, [r3, #0]

	/* If the block being inserted plugged a gab, so was merged with the block
	before and the block after, then it's pxNextFreeBlock pointer will have
	already been set, and should not be set here as that would make it point
	to itself. */
	if( pxIterator != pxBlockToInsert )
 80078d8:	68fa      	ldr	r2, [r7, #12]
 80078da:	687b      	ldr	r3, [r7, #4]
 80078dc:	429a      	cmp	r2, r3
 80078de:	d002      	beq.n	80078e6 <prvInsertBlockIntoFreeList+0x9e>
	{
		pxIterator->pxNextFreeBlock = pxBlockToInsert;
 80078e0:	68fb      	ldr	r3, [r7, #12]
 80078e2:	687a      	ldr	r2, [r7, #4]
 80078e4:	601a      	str	r2, [r3, #0]
	}
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}
}
 80078e6:	bf00      	nop
 80078e8:	3714      	adds	r7, #20
 80078ea:	46bd      	mov	sp, r7
 80078ec:	f85d 7b04 	ldr.w	r7, [sp], #4
 80078f0:	4770      	bx	lr
 80078f2:	bf00      	nop
 80078f4:	20004988 	.word	0x20004988
 80078f8:	20004990 	.word	0x20004990

080078fc <readAnalog2Values>:
}
uint16_t getAnalogValue1(void){return analogValue1;}
#elif ANALOGINPUTVAL==2
uint16_t analogValue1;
uint16_t analogValue2;
void readAnalog2Values(ADC_HandleTypeDef *adc1,ADC_HandleTypeDef *adc2){
 80078fc:	b580      	push	{r7, lr}
 80078fe:	b084      	sub	sp, #16
 8007900:	af00      	add	r7, sp, #0
 8007902:	6078      	str	r0, [r7, #4]
 8007904:	6039      	str	r1, [r7, #0]
	static uint32_t filter1=0,filter2=0;
	  HAL_ADC_Start(adc1);
 8007906:	6878      	ldr	r0, [r7, #4]
 8007908:	f7f9 fd14 	bl	8001334 <HAL_ADC_Start>
	  HAL_ADC_PollForConversion(adc1, ADCTIMEOUT);
 800790c:	2105      	movs	r1, #5
 800790e:	6878      	ldr	r0, [r7, #4]
 8007910:	f7f9 fe09 	bl	8001526 <HAL_ADC_PollForConversion>
	  for(int c=0;c<25;c++){
 8007914:	2300      	movs	r3, #0
 8007916:	60fb      	str	r3, [r7, #12]
 8007918:	e00b      	b.n	8007932 <readAnalog2Values+0x36>
		  filter1+=HAL_ADC_GetValue(adc1);
 800791a:	6878      	ldr	r0, [r7, #4]
 800791c:	f7f9 fe87 	bl	800162e <HAL_ADC_GetValue>
 8007920:	4602      	mov	r2, r0
 8007922:	4b23      	ldr	r3, [pc, #140]	; (80079b0 <readAnalog2Values+0xb4>)
 8007924:	681b      	ldr	r3, [r3, #0]
 8007926:	4413      	add	r3, r2
 8007928:	4a21      	ldr	r2, [pc, #132]	; (80079b0 <readAnalog2Values+0xb4>)
 800792a:	6013      	str	r3, [r2, #0]
	  for(int c=0;c<25;c++){
 800792c:	68fb      	ldr	r3, [r7, #12]
 800792e:	3301      	adds	r3, #1
 8007930:	60fb      	str	r3, [r7, #12]
 8007932:	68fb      	ldr	r3, [r7, #12]
 8007934:	2b18      	cmp	r3, #24
 8007936:	ddf0      	ble.n	800791a <readAnalog2Values+0x1e>
	  }
	  analogValue1=(uint16_t)(filter1/25);
 8007938:	4b1d      	ldr	r3, [pc, #116]	; (80079b0 <readAnalog2Values+0xb4>)
 800793a:	681b      	ldr	r3, [r3, #0]
 800793c:	4a1d      	ldr	r2, [pc, #116]	; (80079b4 <readAnalog2Values+0xb8>)
 800793e:	fba2 2303 	umull	r2, r3, r2, r3
 8007942:	08db      	lsrs	r3, r3, #3
 8007944:	b29a      	uxth	r2, r3
 8007946:	4b1c      	ldr	r3, [pc, #112]	; (80079b8 <readAnalog2Values+0xbc>)
 8007948:	801a      	strh	r2, [r3, #0]
	  filter1=0;
 800794a:	4b19      	ldr	r3, [pc, #100]	; (80079b0 <readAnalog2Values+0xb4>)
 800794c:	2200      	movs	r2, #0
 800794e:	601a      	str	r2, [r3, #0]
	  HAL_ADC_Stop (adc1);
 8007950:	6878      	ldr	r0, [r7, #4]
 8007952:	f7f9 fdb5 	bl	80014c0 <HAL_ADC_Stop>
	  HAL_ADC_Start(adc2);
 8007956:	6838      	ldr	r0, [r7, #0]
 8007958:	f7f9 fcec 	bl	8001334 <HAL_ADC_Start>
	  for(int c=0;c<25;c++){
 800795c:	2300      	movs	r3, #0
 800795e:	60bb      	str	r3, [r7, #8]
 8007960:	e00f      	b.n	8007982 <readAnalog2Values+0x86>
		  HAL_ADC_PollForConversion(adc2, ADCTIMEOUT);
 8007962:	2105      	movs	r1, #5
 8007964:	6838      	ldr	r0, [r7, #0]
 8007966:	f7f9 fdde 	bl	8001526 <HAL_ADC_PollForConversion>
		  filter2+=HAL_ADC_GetValue(adc2);
 800796a:	6838      	ldr	r0, [r7, #0]
 800796c:	f7f9 fe5f 	bl	800162e <HAL_ADC_GetValue>
 8007970:	4602      	mov	r2, r0
 8007972:	4b12      	ldr	r3, [pc, #72]	; (80079bc <readAnalog2Values+0xc0>)
 8007974:	681b      	ldr	r3, [r3, #0]
 8007976:	4413      	add	r3, r2
 8007978:	4a10      	ldr	r2, [pc, #64]	; (80079bc <readAnalog2Values+0xc0>)
 800797a:	6013      	str	r3, [r2, #0]
	  for(int c=0;c<25;c++){
 800797c:	68bb      	ldr	r3, [r7, #8]
 800797e:	3301      	adds	r3, #1
 8007980:	60bb      	str	r3, [r7, #8]
 8007982:	68bb      	ldr	r3, [r7, #8]
 8007984:	2b18      	cmp	r3, #24
 8007986:	ddec      	ble.n	8007962 <readAnalog2Values+0x66>
	  }
	  analogValue2=(uint16_t)(filter2/25);
 8007988:	4b0c      	ldr	r3, [pc, #48]	; (80079bc <readAnalog2Values+0xc0>)
 800798a:	681b      	ldr	r3, [r3, #0]
 800798c:	4a09      	ldr	r2, [pc, #36]	; (80079b4 <readAnalog2Values+0xb8>)
 800798e:	fba2 2303 	umull	r2, r3, r2, r3
 8007992:	08db      	lsrs	r3, r3, #3
 8007994:	b29a      	uxth	r2, r3
 8007996:	4b0a      	ldr	r3, [pc, #40]	; (80079c0 <readAnalog2Values+0xc4>)
 8007998:	801a      	strh	r2, [r3, #0]
	  filter2=0;
 800799a:	4b08      	ldr	r3, [pc, #32]	; (80079bc <readAnalog2Values+0xc0>)
 800799c:	2200      	movs	r2, #0
 800799e:	601a      	str	r2, [r3, #0]
	  HAL_ADC_Stop (adc2);
 80079a0:	6838      	ldr	r0, [r7, #0]
 80079a2:	f7f9 fd8d 	bl	80014c0 <HAL_ADC_Stop>
}
 80079a6:	bf00      	nop
 80079a8:	3710      	adds	r7, #16
 80079aa:	46bd      	mov	sp, r7
 80079ac:	bd80      	pop	{r7, pc}
 80079ae:	bf00      	nop
 80079b0:	200049a0 	.word	0x200049a0
 80079b4:	51eb851f 	.word	0x51eb851f
 80079b8:	20004cce 	.word	0x20004cce
 80079bc:	200049a4 	.word	0x200049a4
 80079c0:	20004ccc 	.word	0x20004ccc

080079c4 <getAnalogValue1>:
uint16_t getAnalogValue1(void){return analogValue1;}
 80079c4:	b480      	push	{r7}
 80079c6:	af00      	add	r7, sp, #0
 80079c8:	4b03      	ldr	r3, [pc, #12]	; (80079d8 <getAnalogValue1+0x14>)
 80079ca:	881b      	ldrh	r3, [r3, #0]
 80079cc:	4618      	mov	r0, r3
 80079ce:	46bd      	mov	sp, r7
 80079d0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80079d4:	4770      	bx	lr
 80079d6:	bf00      	nop
 80079d8:	20004cce 	.word	0x20004cce

080079dc <getAnalogValue2>:
uint16_t getAnalogValue2(void){return analogValue2;}
 80079dc:	b480      	push	{r7}
 80079de:	af00      	add	r7, sp, #0
 80079e0:	4b03      	ldr	r3, [pc, #12]	; (80079f0 <getAnalogValue2+0x14>)
 80079e2:	881b      	ldrh	r3, [r3, #0]
 80079e4:	4618      	mov	r0, r3
 80079e6:	46bd      	mov	sp, r7
 80079e8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80079ec:	4770      	bx	lr
 80079ee:	bf00      	nop
 80079f0:	20004ccc 	.word	0x20004ccc

080079f4 <valuesMap>:
 * @param inMax -> input interval maximum value
 * @param outMin -> output interval minumum value
 * @param outMax -> output interval maximum value
 * @return output value
 */
uint16_t valuesMap(uint16_t inValue, uint16_t inMin, uint16_t inMax, uint16_t outMin, uint16_t outMax) {
 80079f4:	b490      	push	{r4, r7}
 80079f6:	b082      	sub	sp, #8
 80079f8:	af00      	add	r7, sp, #0
 80079fa:	4604      	mov	r4, r0
 80079fc:	4608      	mov	r0, r1
 80079fe:	4611      	mov	r1, r2
 8007a00:	461a      	mov	r2, r3
 8007a02:	4623      	mov	r3, r4
 8007a04:	80fb      	strh	r3, [r7, #6]
 8007a06:	4603      	mov	r3, r0
 8007a08:	80bb      	strh	r3, [r7, #4]
 8007a0a:	460b      	mov	r3, r1
 8007a0c:	807b      	strh	r3, [r7, #2]
 8007a0e:	4613      	mov	r3, r2
 8007a10:	803b      	strh	r3, [r7, #0]
	return (inValue - inMin)*(outMax - outMin) / (inMax - inMin) + outMin;
 8007a12:	88fa      	ldrh	r2, [r7, #6]
 8007a14:	88bb      	ldrh	r3, [r7, #4]
 8007a16:	1ad3      	subs	r3, r2, r3
 8007a18:	8a39      	ldrh	r1, [r7, #16]
 8007a1a:	883a      	ldrh	r2, [r7, #0]
 8007a1c:	1a8a      	subs	r2, r1, r2
 8007a1e:	fb02 f203 	mul.w	r2, r2, r3
 8007a22:	8879      	ldrh	r1, [r7, #2]
 8007a24:	88bb      	ldrh	r3, [r7, #4]
 8007a26:	1acb      	subs	r3, r1, r3
 8007a28:	fb92 f3f3 	sdiv	r3, r2, r3
 8007a2c:	b29a      	uxth	r2, r3
 8007a2e:	883b      	ldrh	r3, [r7, #0]
 8007a30:	4413      	add	r3, r2
 8007a32:	b29b      	uxth	r3, r3
}
 8007a34:	4618      	mov	r0, r3
 8007a36:	3708      	adds	r7, #8
 8007a38:	46bd      	mov	sp, r7
 8007a3a:	bc90      	pop	{r4, r7}
 8007a3c:	4770      	bx	lr

08007a3e <valuesMapInt>:

int16_t valuesMapInt(int16_t inValue, int16_t inMin, int16_t inMax, int16_t outMin, int16_t outMax) {
 8007a3e:	b490      	push	{r4, r7}
 8007a40:	b082      	sub	sp, #8
 8007a42:	af00      	add	r7, sp, #0
 8007a44:	4604      	mov	r4, r0
 8007a46:	4608      	mov	r0, r1
 8007a48:	4611      	mov	r1, r2
 8007a4a:	461a      	mov	r2, r3
 8007a4c:	4623      	mov	r3, r4
 8007a4e:	80fb      	strh	r3, [r7, #6]
 8007a50:	4603      	mov	r3, r0
 8007a52:	80bb      	strh	r3, [r7, #4]
 8007a54:	460b      	mov	r3, r1
 8007a56:	807b      	strh	r3, [r7, #2]
 8007a58:	4613      	mov	r3, r2
 8007a5a:	803b      	strh	r3, [r7, #0]
	return (inValue - inMin)*(outMax - outMin) / (inMax - inMin) + outMin;
 8007a5c:	f9b7 2006 	ldrsh.w	r2, [r7, #6]
 8007a60:	f9b7 3004 	ldrsh.w	r3, [r7, #4]
 8007a64:	1ad3      	subs	r3, r2, r3
 8007a66:	f9b7 1010 	ldrsh.w	r1, [r7, #16]
 8007a6a:	f9b7 2000 	ldrsh.w	r2, [r7]
 8007a6e:	1a8a      	subs	r2, r1, r2
 8007a70:	fb02 f203 	mul.w	r2, r2, r3
 8007a74:	f9b7 1002 	ldrsh.w	r1, [r7, #2]
 8007a78:	f9b7 3004 	ldrsh.w	r3, [r7, #4]
 8007a7c:	1acb      	subs	r3, r1, r3
 8007a7e:	fb92 f3f3 	sdiv	r3, r2, r3
 8007a82:	b29a      	uxth	r2, r3
 8007a84:	883b      	ldrh	r3, [r7, #0]
 8007a86:	4413      	add	r3, r2
 8007a88:	b29b      	uxth	r3, r3
 8007a8a:	b21b      	sxth	r3, r3
}
 8007a8c:	4618      	mov	r0, r3
 8007a8e:	3708      	adds	r7, #8
 8007a90:	46bd      	mov	sp, r7
 8007a92:	bc90      	pop	{r4, r7}
 8007a94:	4770      	bx	lr
	...

08007a98 <buttonCounterIncrease>:
uint8_t selectedLcd=0,selectedLcdItem=0;
/* @brief count pressed button use in tim interrupt
 * @param none
 * @return none
 * */
void buttonCounterIncrease(void){
 8007a98:	b580      	push	{r7, lr}
 8007a9a:	af00      	add	r7, sp, #0
	if(!READ_SELECT_BTN)selectbtncounter++;
 8007a9c:	f44f 7100 	mov.w	r1, #512	; 0x200
 8007aa0:	4814      	ldr	r0, [pc, #80]	; (8007af4 <buttonCounterIncrease+0x5c>)
 8007aa2:	f7fa fa8f 	bl	8001fc4 <HAL_GPIO_ReadPin>
 8007aa6:	4603      	mov	r3, r0
 8007aa8:	2b00      	cmp	r3, #0
 8007aaa:	d106      	bne.n	8007aba <buttonCounterIncrease+0x22>
 8007aac:	4b12      	ldr	r3, [pc, #72]	; (8007af8 <buttonCounterIncrease+0x60>)
 8007aae:	881b      	ldrh	r3, [r3, #0]
 8007ab0:	3301      	adds	r3, #1
 8007ab2:	b29a      	uxth	r2, r3
 8007ab4:	4b10      	ldr	r3, [pc, #64]	; (8007af8 <buttonCounterIncrease+0x60>)
 8007ab6:	801a      	strh	r2, [r3, #0]
	else if(!READ_PLUS_BTN)plusbtncounter++;
	else if(!READ_MINUS_BTN)minusbtncounter++;
}
 8007ab8:	e01a      	b.n	8007af0 <buttonCounterIncrease+0x58>
	else if(!READ_PLUS_BTN)plusbtncounter++;
 8007aba:	2102      	movs	r1, #2
 8007abc:	480f      	ldr	r0, [pc, #60]	; (8007afc <buttonCounterIncrease+0x64>)
 8007abe:	f7fa fa81 	bl	8001fc4 <HAL_GPIO_ReadPin>
 8007ac2:	4603      	mov	r3, r0
 8007ac4:	2b00      	cmp	r3, #0
 8007ac6:	d106      	bne.n	8007ad6 <buttonCounterIncrease+0x3e>
 8007ac8:	4b0d      	ldr	r3, [pc, #52]	; (8007b00 <buttonCounterIncrease+0x68>)
 8007aca:	881b      	ldrh	r3, [r3, #0]
 8007acc:	3301      	adds	r3, #1
 8007ace:	b29a      	uxth	r2, r3
 8007ad0:	4b0b      	ldr	r3, [pc, #44]	; (8007b00 <buttonCounterIncrease+0x68>)
 8007ad2:	801a      	strh	r2, [r3, #0]
}
 8007ad4:	e00c      	b.n	8007af0 <buttonCounterIncrease+0x58>
	else if(!READ_MINUS_BTN)minusbtncounter++;
 8007ad6:	2101      	movs	r1, #1
 8007ad8:	4808      	ldr	r0, [pc, #32]	; (8007afc <buttonCounterIncrease+0x64>)
 8007ada:	f7fa fa73 	bl	8001fc4 <HAL_GPIO_ReadPin>
 8007ade:	4603      	mov	r3, r0
 8007ae0:	2b00      	cmp	r3, #0
 8007ae2:	d105      	bne.n	8007af0 <buttonCounterIncrease+0x58>
 8007ae4:	4b07      	ldr	r3, [pc, #28]	; (8007b04 <buttonCounterIncrease+0x6c>)
 8007ae6:	881b      	ldrh	r3, [r3, #0]
 8007ae8:	3301      	adds	r3, #1
 8007aea:	b29a      	uxth	r2, r3
 8007aec:	4b05      	ldr	r3, [pc, #20]	; (8007b04 <buttonCounterIncrease+0x6c>)
 8007aee:	801a      	strh	r2, [r3, #0]
}
 8007af0:	bf00      	nop
 8007af2:	bd80      	pop	{r7, pc}
 8007af4:	40020400 	.word	0x40020400
 8007af8:	200049a8 	.word	0x200049a8
 8007afc:	40021000 	.word	0x40021000
 8007b00:	200049aa 	.word	0x200049aa
 8007b04:	200049ac 	.word	0x200049ac

08007b08 <selectButton_Listenner_For_MenuControl>:
 * @param none
 * @return 0 -> didnt press
 * @return 1 -> short pressed
 * @return 2 -> long pressed
 * */
uint8_t selectButton_Listenner_For_MenuControl(void) {
 8007b08:	b580      	push	{r7, lr}
 8007b0a:	af00      	add	r7, sp, #0
	if(READ_SELECT_BTN){
 8007b0c:	f44f 7100 	mov.w	r1, #512	; 0x200
 8007b10:	480f      	ldr	r0, [pc, #60]	; (8007b50 <selectButton_Listenner_For_MenuControl+0x48>)
 8007b12:	f7fa fa57 	bl	8001fc4 <HAL_GPIO_ReadPin>
 8007b16:	4603      	mov	r3, r0
 8007b18:	2b00      	cmp	r3, #0
 8007b1a:	d015      	beq.n	8007b48 <selectButton_Listenner_For_MenuControl+0x40>
		if(selectbtncounter>=BTN_LONG_PRESS_TIME){ selectbtncounter=0;return 2;}
 8007b1c:	4b0d      	ldr	r3, [pc, #52]	; (8007b54 <selectButton_Listenner_For_MenuControl+0x4c>)
 8007b1e:	881b      	ldrh	r3, [r3, #0]
 8007b20:	f5b3 7ffa 	cmp.w	r3, #500	; 0x1f4
 8007b24:	d304      	bcc.n	8007b30 <selectButton_Listenner_For_MenuControl+0x28>
 8007b26:	4b0b      	ldr	r3, [pc, #44]	; (8007b54 <selectButton_Listenner_For_MenuControl+0x4c>)
 8007b28:	2200      	movs	r2, #0
 8007b2a:	801a      	strh	r2, [r3, #0]
 8007b2c:	2302      	movs	r3, #2
 8007b2e:	e00c      	b.n	8007b4a <selectButton_Listenner_For_MenuControl+0x42>
		if(selectbtncounter>=BTN_SHORT_PRESS_TIME){ selectbtncounter=0;return 1;}
 8007b30:	4b08      	ldr	r3, [pc, #32]	; (8007b54 <selectButton_Listenner_For_MenuControl+0x4c>)
 8007b32:	881b      	ldrh	r3, [r3, #0]
 8007b34:	2b09      	cmp	r3, #9
 8007b36:	d904      	bls.n	8007b42 <selectButton_Listenner_For_MenuControl+0x3a>
 8007b38:	4b06      	ldr	r3, [pc, #24]	; (8007b54 <selectButton_Listenner_For_MenuControl+0x4c>)
 8007b3a:	2200      	movs	r2, #0
 8007b3c:	801a      	strh	r2, [r3, #0]
 8007b3e:	2301      	movs	r3, #1
 8007b40:	e003      	b.n	8007b4a <selectButton_Listenner_For_MenuControl+0x42>
		selectbtncounter=0;
 8007b42:	4b04      	ldr	r3, [pc, #16]	; (8007b54 <selectButton_Listenner_For_MenuControl+0x4c>)
 8007b44:	2200      	movs	r2, #0
 8007b46:	801a      	strh	r2, [r3, #0]
	}
	return 0;
 8007b48:	2300      	movs	r3, #0
}
 8007b4a:	4618      	mov	r0, r3
 8007b4c:	bd80      	pop	{r7, pc}
 8007b4e:	bf00      	nop
 8007b50:	40020400 	.word	0x40020400
 8007b54:	200049a8 	.word	0x200049a8

08007b58 <plusButton_Listenner_For_MenuControl>:
 * @param none
 * @return 0 -> didnt press
 * @return 1 -> short pressed
 * @return 2 -> long pressed
 * */
uint8_t plusButton_Listenner_For_MenuControl(void) {
 8007b58:	b580      	push	{r7, lr}
 8007b5a:	af00      	add	r7, sp, #0

	if(READ_PLUS_BTN){
 8007b5c:	2102      	movs	r1, #2
 8007b5e:	480f      	ldr	r0, [pc, #60]	; (8007b9c <plusButton_Listenner_For_MenuControl+0x44>)
 8007b60:	f7fa fa30 	bl	8001fc4 <HAL_GPIO_ReadPin>
 8007b64:	4603      	mov	r3, r0
 8007b66:	2b00      	cmp	r3, #0
 8007b68:	d015      	beq.n	8007b96 <plusButton_Listenner_For_MenuControl+0x3e>
		if(plusbtncounter>=BTN_LONG_PRESS_TIME){ plusbtncounter=0;return 2;}
 8007b6a:	4b0d      	ldr	r3, [pc, #52]	; (8007ba0 <plusButton_Listenner_For_MenuControl+0x48>)
 8007b6c:	881b      	ldrh	r3, [r3, #0]
 8007b6e:	f5b3 7ffa 	cmp.w	r3, #500	; 0x1f4
 8007b72:	d304      	bcc.n	8007b7e <plusButton_Listenner_For_MenuControl+0x26>
 8007b74:	4b0a      	ldr	r3, [pc, #40]	; (8007ba0 <plusButton_Listenner_For_MenuControl+0x48>)
 8007b76:	2200      	movs	r2, #0
 8007b78:	801a      	strh	r2, [r3, #0]
 8007b7a:	2302      	movs	r3, #2
 8007b7c:	e00c      	b.n	8007b98 <plusButton_Listenner_For_MenuControl+0x40>
		if(plusbtncounter>=BTN_SHORT_PRESS_TIME){ plusbtncounter=0;return 1;}
 8007b7e:	4b08      	ldr	r3, [pc, #32]	; (8007ba0 <plusButton_Listenner_For_MenuControl+0x48>)
 8007b80:	881b      	ldrh	r3, [r3, #0]
 8007b82:	2b09      	cmp	r3, #9
 8007b84:	d904      	bls.n	8007b90 <plusButton_Listenner_For_MenuControl+0x38>
 8007b86:	4b06      	ldr	r3, [pc, #24]	; (8007ba0 <plusButton_Listenner_For_MenuControl+0x48>)
 8007b88:	2200      	movs	r2, #0
 8007b8a:	801a      	strh	r2, [r3, #0]
 8007b8c:	2301      	movs	r3, #1
 8007b8e:	e003      	b.n	8007b98 <plusButton_Listenner_For_MenuControl+0x40>
		plusbtncounter=0;
 8007b90:	4b03      	ldr	r3, [pc, #12]	; (8007ba0 <plusButton_Listenner_For_MenuControl+0x48>)
 8007b92:	2200      	movs	r2, #0
 8007b94:	801a      	strh	r2, [r3, #0]
	}
	return 0;
 8007b96:	2300      	movs	r3, #0
}
 8007b98:	4618      	mov	r0, r3
 8007b9a:	bd80      	pop	{r7, pc}
 8007b9c:	40021000 	.word	0x40021000
 8007ba0:	200049aa 	.word	0x200049aa

08007ba4 <minusButton_Listenner_For_MenuControl>:
 * @param none
 * @return 0 -> didnt press
 * @return 1 -> short pressed
 * @return 2 -> long pressed
 * */
uint8_t minusButton_Listenner_For_MenuControl(void) {
 8007ba4:	b580      	push	{r7, lr}
 8007ba6:	af00      	add	r7, sp, #0
	if(READ_MINUS_BTN){
 8007ba8:	2101      	movs	r1, #1
 8007baa:	480f      	ldr	r0, [pc, #60]	; (8007be8 <minusButton_Listenner_For_MenuControl+0x44>)
 8007bac:	f7fa fa0a 	bl	8001fc4 <HAL_GPIO_ReadPin>
 8007bb0:	4603      	mov	r3, r0
 8007bb2:	2b00      	cmp	r3, #0
 8007bb4:	d015      	beq.n	8007be2 <minusButton_Listenner_For_MenuControl+0x3e>
		if(minusbtncounter>=BTN_LONG_PRESS_TIME){ minusbtncounter=0;return 2;}
 8007bb6:	4b0d      	ldr	r3, [pc, #52]	; (8007bec <minusButton_Listenner_For_MenuControl+0x48>)
 8007bb8:	881b      	ldrh	r3, [r3, #0]
 8007bba:	f5b3 7ffa 	cmp.w	r3, #500	; 0x1f4
 8007bbe:	d304      	bcc.n	8007bca <minusButton_Listenner_For_MenuControl+0x26>
 8007bc0:	4b0a      	ldr	r3, [pc, #40]	; (8007bec <minusButton_Listenner_For_MenuControl+0x48>)
 8007bc2:	2200      	movs	r2, #0
 8007bc4:	801a      	strh	r2, [r3, #0]
 8007bc6:	2302      	movs	r3, #2
 8007bc8:	e00c      	b.n	8007be4 <minusButton_Listenner_For_MenuControl+0x40>
		if(minusbtncounter>=BTN_SHORT_PRESS_TIME){ minusbtncounter=0;return 1;}
 8007bca:	4b08      	ldr	r3, [pc, #32]	; (8007bec <minusButton_Listenner_For_MenuControl+0x48>)
 8007bcc:	881b      	ldrh	r3, [r3, #0]
 8007bce:	2b09      	cmp	r3, #9
 8007bd0:	d904      	bls.n	8007bdc <minusButton_Listenner_For_MenuControl+0x38>
 8007bd2:	4b06      	ldr	r3, [pc, #24]	; (8007bec <minusButton_Listenner_For_MenuControl+0x48>)
 8007bd4:	2200      	movs	r2, #0
 8007bd6:	801a      	strh	r2, [r3, #0]
 8007bd8:	2301      	movs	r3, #1
 8007bda:	e003      	b.n	8007be4 <minusButton_Listenner_For_MenuControl+0x40>
		minusbtncounter=0;
 8007bdc:	4b03      	ldr	r3, [pc, #12]	; (8007bec <minusButton_Listenner_For_MenuControl+0x48>)
 8007bde:	2200      	movs	r2, #0
 8007be0:	801a      	strh	r2, [r3, #0]
	}
	return 0;
 8007be2:	2300      	movs	r3, #0
}
 8007be4:	4618      	mov	r0, r3
 8007be6:	bd80      	pop	{r7, pc}
 8007be8:	40021000 	.word	0x40021000
 8007bec:	200049ac 	.word	0x200049ac

08007bf0 <btnParameterInit>:
/* @brief drivers parameter values initalize
 * @param none
 * @return none
 * */
void btnParameterInit(void){
 8007bf0:	b580      	push	{r7, lr}
 8007bf2:	af00      	add	r7, sp, #0
	HAL_TIM_Base_Start_IT(&BTNCOUNTER);
 8007bf4:	4812      	ldr	r0, [pc, #72]	; (8007c40 <btnParameterInit+0x50>)
 8007bf6:	f7fb fc40 	bl	800347a <HAL_TIM_Base_Start_IT>
	drv1.angle=0;
 8007bfa:	4b12      	ldr	r3, [pc, #72]	; (8007c44 <btnParameterInit+0x54>)
 8007bfc:	2200      	movs	r2, #0
 8007bfe:	809a      	strh	r2, [r3, #4]
	drv1.pid_kd=0;
 8007c00:	4b10      	ldr	r3, [pc, #64]	; (8007c44 <btnParameterInit+0x54>)
 8007c02:	2200      	movs	r2, #0
 8007c04:	701a      	strb	r2, [r3, #0]
	drv1.pid_ki=0;
 8007c06:	4b0f      	ldr	r3, [pc, #60]	; (8007c44 <btnParameterInit+0x54>)
 8007c08:	2200      	movs	r2, #0
 8007c0a:	705a      	strb	r2, [r3, #1]
	drv1.pid_kp=0;
 8007c0c:	4b0d      	ldr	r3, [pc, #52]	; (8007c44 <btnParameterInit+0x54>)
 8007c0e:	2200      	movs	r2, #0
 8007c10:	709a      	strb	r2, [r3, #2]
	drv1.factor=0;
 8007c12:	4b0c      	ldr	r3, [pc, #48]	; (8007c44 <btnParameterInit+0x54>)
 8007c14:	2200      	movs	r2, #0
 8007c16:	70da      	strb	r2, [r3, #3]

	drv2.speed =0;
 8007c18:	4b0b      	ldr	r3, [pc, #44]	; (8007c48 <btnParameterInit+0x58>)
 8007c1a:	2200      	movs	r2, #0
 8007c1c:	809a      	strh	r2, [r3, #4]
	drv2.pid_kd=0;
 8007c1e:	4b0a      	ldr	r3, [pc, #40]	; (8007c48 <btnParameterInit+0x58>)
 8007c20:	2200      	movs	r2, #0
 8007c22:	709a      	strb	r2, [r3, #2]
	drv2.pid_ki=20;
 8007c24:	4b08      	ldr	r3, [pc, #32]	; (8007c48 <btnParameterInit+0x58>)
 8007c26:	2214      	movs	r2, #20
 8007c28:	705a      	strb	r2, [r3, #1]
	drv2.pid_kp=200;
 8007c2a:	4b07      	ldr	r3, [pc, #28]	; (8007c48 <btnParameterInit+0x58>)
 8007c2c:	22c8      	movs	r2, #200	; 0xc8
 8007c2e:	701a      	strb	r2, [r3, #0]
	drv2.soft_k =1;
 8007c30:	4b05      	ldr	r3, [pc, #20]	; (8007c48 <btnParameterInit+0x58>)
 8007c32:	2201      	movs	r2, #1
 8007c34:	71da      	strb	r2, [r3, #7]
	drv2.soft_f =1;
 8007c36:	4b04      	ldr	r3, [pc, #16]	; (8007c48 <btnParameterInit+0x58>)
 8007c38:	2201      	movs	r2, #1
 8007c3a:	719a      	strb	r2, [r3, #6]

}
 8007c3c:	bf00      	nop
 8007c3e:	bd80      	pop	{r7, pc}
 8007c40:	20004c08 	.word	0x20004c08
 8007c44:	20004cd0 	.word	0x20004cd0
 8007c48:	20004cd8 	.word	0x20004cd8

08007c4c <setDriver1AngleValue>:
/* @brief set the angle to motor driver 1 interface
 * @param angle -> driver angle value
 * @return none
 * */
void setDriver1AngleValue(uint16_t angle){
 8007c4c:	b480      	push	{r7}
 8007c4e:	b083      	sub	sp, #12
 8007c50:	af00      	add	r7, sp, #0
 8007c52:	4603      	mov	r3, r0
 8007c54:	80fb      	strh	r3, [r7, #6]
	drv1.angle=angle;
 8007c56:	4a04      	ldr	r2, [pc, #16]	; (8007c68 <setDriver1AngleValue+0x1c>)
 8007c58:	88fb      	ldrh	r3, [r7, #6]
 8007c5a:	8093      	strh	r3, [r2, #4]
}
 8007c5c:	bf00      	nop
 8007c5e:	370c      	adds	r7, #12
 8007c60:	46bd      	mov	sp, r7
 8007c62:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007c66:	4770      	bx	lr
 8007c68:	20004cd0 	.word	0x20004cd0

08007c6c <setDriver2AngleValue>:
/* @brief set the angle to motor driver 2 interface
 * @param angle -> driver angle value
 * @return none
 * */
void setDriver2AngleValue(int16_t angle){
 8007c6c:	b480      	push	{r7}
 8007c6e:	b083      	sub	sp, #12
 8007c70:	af00      	add	r7, sp, #0
 8007c72:	4603      	mov	r3, r0
 8007c74:	80fb      	strh	r3, [r7, #6]
	drv2.speed=angle;
 8007c76:	4a04      	ldr	r2, [pc, #16]	; (8007c88 <setDriver2AngleValue+0x1c>)
 8007c78:	88fb      	ldrh	r3, [r7, #6]
 8007c7a:	8093      	strh	r3, [r2, #4]
}
 8007c7c:	bf00      	nop
 8007c7e:	370c      	adds	r7, #12
 8007c80:	46bd      	mov	sp, r7
 8007c82:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007c86:	4770      	bx	lr
 8007c88:	20004cd8 	.word	0x20004cd8

08007c8c <buttonController>:
/* @brief controlling and sending values of drivers
 * @param none
 * @return none
 * */
void buttonController(void){
 8007c8c:	b580      	push	{r7, lr}
 8007c8e:	af00      	add	r7, sp, #0
	static bool selectedMDI=true; //selected motor driver interface
	static uint8_t selectBtnListenner=0,plusBtnListenner=0,minusBtnListenner=0;
	static item=0;
	if(selectedMDI){
 8007c90:	4b9c      	ldr	r3, [pc, #624]	; (8007f04 <buttonController+0x278>)
 8007c92:	781b      	ldrb	r3, [r3, #0]
 8007c94:	2b00      	cmp	r3, #0
 8007c96:	f000 80bf 	beq.w	8007e18 <buttonController+0x18c>
		if(2==selectBtnListenner){ selectedMDI=false; selectedLcd=1; item=0;}
 8007c9a:	4b9b      	ldr	r3, [pc, #620]	; (8007f08 <buttonController+0x27c>)
 8007c9c:	781b      	ldrb	r3, [r3, #0]
 8007c9e:	2b02      	cmp	r3, #2
 8007ca0:	d108      	bne.n	8007cb4 <buttonController+0x28>
 8007ca2:	4b98      	ldr	r3, [pc, #608]	; (8007f04 <buttonController+0x278>)
 8007ca4:	2200      	movs	r2, #0
 8007ca6:	701a      	strb	r2, [r3, #0]
 8007ca8:	4b98      	ldr	r3, [pc, #608]	; (8007f0c <buttonController+0x280>)
 8007caa:	2201      	movs	r2, #1
 8007cac:	701a      	strb	r2, [r3, #0]
 8007cae:	4b98      	ldr	r3, [pc, #608]	; (8007f10 <buttonController+0x284>)
 8007cb0:	2200      	movs	r2, #0
 8007cb2:	601a      	str	r2, [r3, #0]
		if(1==selectBtnListenner){
 8007cb4:	4b94      	ldr	r3, [pc, #592]	; (8007f08 <buttonController+0x27c>)
 8007cb6:	781b      	ldrb	r3, [r3, #0]
 8007cb8:	2b01      	cmp	r3, #1
 8007cba:	d110      	bne.n	8007cde <buttonController+0x52>
			if(item<ITEM_MAX)item++;
 8007cbc:	4b94      	ldr	r3, [pc, #592]	; (8007f10 <buttonController+0x284>)
 8007cbe:	681b      	ldr	r3, [r3, #0]
 8007cc0:	2b02      	cmp	r3, #2
 8007cc2:	dc05      	bgt.n	8007cd0 <buttonController+0x44>
 8007cc4:	4b92      	ldr	r3, [pc, #584]	; (8007f10 <buttonController+0x284>)
 8007cc6:	681b      	ldr	r3, [r3, #0]
 8007cc8:	3301      	adds	r3, #1
 8007cca:	4a91      	ldr	r2, [pc, #580]	; (8007f10 <buttonController+0x284>)
 8007ccc:	6013      	str	r3, [r2, #0]
 8007cce:	e006      	b.n	8007cde <buttonController+0x52>
			else if(item==ITEM_MAX)item=0;
 8007cd0:	4b8f      	ldr	r3, [pc, #572]	; (8007f10 <buttonController+0x284>)
 8007cd2:	681b      	ldr	r3, [r3, #0]
 8007cd4:	2b03      	cmp	r3, #3
 8007cd6:	d102      	bne.n	8007cde <buttonController+0x52>
 8007cd8:	4b8d      	ldr	r3, [pc, #564]	; (8007f10 <buttonController+0x284>)
 8007cda:	2200      	movs	r2, #0
 8007cdc:	601a      	str	r2, [r3, #0]
		}
		if(2==plusBtnListenner)selectedLcdItem=0;
 8007cde:	4b8d      	ldr	r3, [pc, #564]	; (8007f14 <buttonController+0x288>)
 8007ce0:	781b      	ldrb	r3, [r3, #0]
 8007ce2:	2b02      	cmp	r3, #2
 8007ce4:	d102      	bne.n	8007cec <buttonController+0x60>
 8007ce6:	4b8c      	ldr	r3, [pc, #560]	; (8007f18 <buttonController+0x28c>)
 8007ce8:	2200      	movs	r2, #0
 8007cea:	701a      	strb	r2, [r3, #0]
		if(1==plusBtnListenner){
 8007cec:	4b89      	ldr	r3, [pc, #548]	; (8007f14 <buttonController+0x288>)
 8007cee:	781b      	ldrb	r3, [r3, #0]
 8007cf0:	2b01      	cmp	r3, #1
 8007cf2:	d13b      	bne.n	8007d6c <buttonController+0xe0>
			switch(item){
 8007cf4:	4b86      	ldr	r3, [pc, #536]	; (8007f10 <buttonController+0x284>)
 8007cf6:	681b      	ldr	r3, [r3, #0]
 8007cf8:	2b03      	cmp	r3, #3
 8007cfa:	d840      	bhi.n	8007d7e <buttonController+0xf2>
 8007cfc:	a201      	add	r2, pc, #4	; (adr r2, 8007d04 <buttonController+0x78>)
 8007cfe:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8007d02:	bf00      	nop
 8007d04:	08007d15 	.word	0x08007d15
 8007d08:	08007d2b 	.word	0x08007d2b
 8007d0c:	08007d41 	.word	0x08007d41
 8007d10:	08007d57 	.word	0x08007d57
			case 0: if(drv1.pid_kd<255) drv1.pid_kp++; break;
 8007d14:	4b81      	ldr	r3, [pc, #516]	; (8007f1c <buttonController+0x290>)
 8007d16:	781b      	ldrb	r3, [r3, #0]
 8007d18:	2bff      	cmp	r3, #255	; 0xff
 8007d1a:	d029      	beq.n	8007d70 <buttonController+0xe4>
 8007d1c:	4b7f      	ldr	r3, [pc, #508]	; (8007f1c <buttonController+0x290>)
 8007d1e:	789b      	ldrb	r3, [r3, #2]
 8007d20:	3301      	adds	r3, #1
 8007d22:	b2da      	uxtb	r2, r3
 8007d24:	4b7d      	ldr	r3, [pc, #500]	; (8007f1c <buttonController+0x290>)
 8007d26:	709a      	strb	r2, [r3, #2]
 8007d28:	e022      	b.n	8007d70 <buttonController+0xe4>
			case 1: if(drv1.pid_ki<255) drv1.pid_ki++; break;
 8007d2a:	4b7c      	ldr	r3, [pc, #496]	; (8007f1c <buttonController+0x290>)
 8007d2c:	785b      	ldrb	r3, [r3, #1]
 8007d2e:	2bff      	cmp	r3, #255	; 0xff
 8007d30:	d020      	beq.n	8007d74 <buttonController+0xe8>
 8007d32:	4b7a      	ldr	r3, [pc, #488]	; (8007f1c <buttonController+0x290>)
 8007d34:	785b      	ldrb	r3, [r3, #1]
 8007d36:	3301      	adds	r3, #1
 8007d38:	b2da      	uxtb	r2, r3
 8007d3a:	4b78      	ldr	r3, [pc, #480]	; (8007f1c <buttonController+0x290>)
 8007d3c:	705a      	strb	r2, [r3, #1]
 8007d3e:	e019      	b.n	8007d74 <buttonController+0xe8>
			case 2: if(drv1.pid_kp<255) drv1.pid_kd++; break;
 8007d40:	4b76      	ldr	r3, [pc, #472]	; (8007f1c <buttonController+0x290>)
 8007d42:	789b      	ldrb	r3, [r3, #2]
 8007d44:	2bff      	cmp	r3, #255	; 0xff
 8007d46:	d017      	beq.n	8007d78 <buttonController+0xec>
 8007d48:	4b74      	ldr	r3, [pc, #464]	; (8007f1c <buttonController+0x290>)
 8007d4a:	781b      	ldrb	r3, [r3, #0]
 8007d4c:	3301      	adds	r3, #1
 8007d4e:	b2da      	uxtb	r2, r3
 8007d50:	4b72      	ldr	r3, [pc, #456]	; (8007f1c <buttonController+0x290>)
 8007d52:	701a      	strb	r2, [r3, #0]
 8007d54:	e010      	b.n	8007d78 <buttonController+0xec>
			case 3: if(drv1.factor<255) drv1.factor++; break;
 8007d56:	4b71      	ldr	r3, [pc, #452]	; (8007f1c <buttonController+0x290>)
 8007d58:	78db      	ldrb	r3, [r3, #3]
 8007d5a:	2bff      	cmp	r3, #255	; 0xff
 8007d5c:	d00e      	beq.n	8007d7c <buttonController+0xf0>
 8007d5e:	4b6f      	ldr	r3, [pc, #444]	; (8007f1c <buttonController+0x290>)
 8007d60:	78db      	ldrb	r3, [r3, #3]
 8007d62:	3301      	adds	r3, #1
 8007d64:	b2da      	uxtb	r2, r3
 8007d66:	4b6d      	ldr	r3, [pc, #436]	; (8007f1c <buttonController+0x290>)
 8007d68:	70da      	strb	r2, [r3, #3]
 8007d6a:	e007      	b.n	8007d7c <buttonController+0xf0>
			}
		}
 8007d6c:	bf00      	nop
 8007d6e:	e006      	b.n	8007d7e <buttonController+0xf2>
			case 0: if(drv1.pid_kd<255) drv1.pid_kp++; break;
 8007d70:	bf00      	nop
 8007d72:	e004      	b.n	8007d7e <buttonController+0xf2>
			case 1: if(drv1.pid_ki<255) drv1.pid_ki++; break;
 8007d74:	bf00      	nop
 8007d76:	e002      	b.n	8007d7e <buttonController+0xf2>
			case 2: if(drv1.pid_kp<255) drv1.pid_kd++; break;
 8007d78:	bf00      	nop
 8007d7a:	e000      	b.n	8007d7e <buttonController+0xf2>
			case 3: if(drv1.factor<255) drv1.factor++; break;
 8007d7c:	bf00      	nop
		if(2==minusBtnListenner)selectedLcdItem=1;
 8007d7e:	4b68      	ldr	r3, [pc, #416]	; (8007f20 <buttonController+0x294>)
 8007d80:	781b      	ldrb	r3, [r3, #0]
 8007d82:	2b02      	cmp	r3, #2
 8007d84:	d102      	bne.n	8007d8c <buttonController+0x100>
 8007d86:	4b64      	ldr	r3, [pc, #400]	; (8007f18 <buttonController+0x28c>)
 8007d88:	2201      	movs	r2, #1
 8007d8a:	701a      	strb	r2, [r3, #0]
		if(1==minusBtnListenner){
 8007d8c:	4b64      	ldr	r3, [pc, #400]	; (8007f20 <buttonController+0x294>)
 8007d8e:	781b      	ldrb	r3, [r3, #0]
 8007d90:	2b01      	cmp	r3, #1
 8007d92:	f040 80ea 	bne.w	8007f6a <buttonController+0x2de>
			switch(item){
 8007d96:	4b5e      	ldr	r3, [pc, #376]	; (8007f10 <buttonController+0x284>)
 8007d98:	681b      	ldr	r3, [r3, #0]
 8007d9a:	2b03      	cmp	r3, #3
 8007d9c:	f200 80f6 	bhi.w	8007f8c <buttonController+0x300>
 8007da0:	a201      	add	r2, pc, #4	; (adr r2, 8007da8 <buttonController+0x11c>)
 8007da2:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8007da6:	bf00      	nop
 8007da8:	08007db9 	.word	0x08007db9
 8007dac:	08007dd1 	.word	0x08007dd1
 8007db0:	08007de9 	.word	0x08007de9
 8007db4:	08007e01 	.word	0x08007e01
			case 0: if(drv1.pid_kd>0) drv1.pid_kp--; break;
 8007db8:	4b58      	ldr	r3, [pc, #352]	; (8007f1c <buttonController+0x290>)
 8007dba:	781b      	ldrb	r3, [r3, #0]
 8007dbc:	2b00      	cmp	r3, #0
 8007dbe:	f000 80d6 	beq.w	8007f6e <buttonController+0x2e2>
 8007dc2:	4b56      	ldr	r3, [pc, #344]	; (8007f1c <buttonController+0x290>)
 8007dc4:	789b      	ldrb	r3, [r3, #2]
 8007dc6:	3b01      	subs	r3, #1
 8007dc8:	b2da      	uxtb	r2, r3
 8007dca:	4b54      	ldr	r3, [pc, #336]	; (8007f1c <buttonController+0x290>)
 8007dcc:	709a      	strb	r2, [r3, #2]
 8007dce:	e0ce      	b.n	8007f6e <buttonController+0x2e2>
			case 1: if(drv1.pid_ki>0) drv1.pid_ki--; break;
 8007dd0:	4b52      	ldr	r3, [pc, #328]	; (8007f1c <buttonController+0x290>)
 8007dd2:	785b      	ldrb	r3, [r3, #1]
 8007dd4:	2b00      	cmp	r3, #0
 8007dd6:	f000 80cc 	beq.w	8007f72 <buttonController+0x2e6>
 8007dda:	4b50      	ldr	r3, [pc, #320]	; (8007f1c <buttonController+0x290>)
 8007ddc:	785b      	ldrb	r3, [r3, #1]
 8007dde:	3b01      	subs	r3, #1
 8007de0:	b2da      	uxtb	r2, r3
 8007de2:	4b4e      	ldr	r3, [pc, #312]	; (8007f1c <buttonController+0x290>)
 8007de4:	705a      	strb	r2, [r3, #1]
 8007de6:	e0c4      	b.n	8007f72 <buttonController+0x2e6>
			case 2: if(drv1.pid_kp>0) drv1.pid_kd--; break;
 8007de8:	4b4c      	ldr	r3, [pc, #304]	; (8007f1c <buttonController+0x290>)
 8007dea:	789b      	ldrb	r3, [r3, #2]
 8007dec:	2b00      	cmp	r3, #0
 8007dee:	f000 80c2 	beq.w	8007f76 <buttonController+0x2ea>
 8007df2:	4b4a      	ldr	r3, [pc, #296]	; (8007f1c <buttonController+0x290>)
 8007df4:	781b      	ldrb	r3, [r3, #0]
 8007df6:	3b01      	subs	r3, #1
 8007df8:	b2da      	uxtb	r2, r3
 8007dfa:	4b48      	ldr	r3, [pc, #288]	; (8007f1c <buttonController+0x290>)
 8007dfc:	701a      	strb	r2, [r3, #0]
 8007dfe:	e0ba      	b.n	8007f76 <buttonController+0x2ea>
			case 3: if(drv1.factor>0) drv1.factor--; break;
 8007e00:	4b46      	ldr	r3, [pc, #280]	; (8007f1c <buttonController+0x290>)
 8007e02:	78db      	ldrb	r3, [r3, #3]
 8007e04:	2b00      	cmp	r3, #0
 8007e06:	f000 80b8 	beq.w	8007f7a <buttonController+0x2ee>
 8007e0a:	4b44      	ldr	r3, [pc, #272]	; (8007f1c <buttonController+0x290>)
 8007e0c:	78db      	ldrb	r3, [r3, #3]
 8007e0e:	3b01      	subs	r3, #1
 8007e10:	b2da      	uxtb	r2, r3
 8007e12:	4b42      	ldr	r3, [pc, #264]	; (8007f1c <buttonController+0x290>)
 8007e14:	70da      	strb	r2, [r3, #3]
 8007e16:	e0b0      	b.n	8007f7a <buttonController+0x2ee>
			}
		}
	}
	else{
		if(2==selectBtnListenner){ selectedMDI=true; selectedLcd=0; item=0;}
 8007e18:	4b3b      	ldr	r3, [pc, #236]	; (8007f08 <buttonController+0x27c>)
 8007e1a:	781b      	ldrb	r3, [r3, #0]
 8007e1c:	2b02      	cmp	r3, #2
 8007e1e:	d108      	bne.n	8007e32 <buttonController+0x1a6>
 8007e20:	4b38      	ldr	r3, [pc, #224]	; (8007f04 <buttonController+0x278>)
 8007e22:	2201      	movs	r2, #1
 8007e24:	701a      	strb	r2, [r3, #0]
 8007e26:	4b39      	ldr	r3, [pc, #228]	; (8007f0c <buttonController+0x280>)
 8007e28:	2200      	movs	r2, #0
 8007e2a:	701a      	strb	r2, [r3, #0]
 8007e2c:	4b38      	ldr	r3, [pc, #224]	; (8007f10 <buttonController+0x284>)
 8007e2e:	2200      	movs	r2, #0
 8007e30:	601a      	str	r2, [r3, #0]
		if(1==selectBtnListenner){
 8007e32:	4b35      	ldr	r3, [pc, #212]	; (8007f08 <buttonController+0x27c>)
 8007e34:	781b      	ldrb	r3, [r3, #0]
 8007e36:	2b01      	cmp	r3, #1
 8007e38:	d110      	bne.n	8007e5c <buttonController+0x1d0>
			if(item<ITEM_MAX)item++;
 8007e3a:	4b35      	ldr	r3, [pc, #212]	; (8007f10 <buttonController+0x284>)
 8007e3c:	681b      	ldr	r3, [r3, #0]
 8007e3e:	2b02      	cmp	r3, #2
 8007e40:	dc05      	bgt.n	8007e4e <buttonController+0x1c2>
 8007e42:	4b33      	ldr	r3, [pc, #204]	; (8007f10 <buttonController+0x284>)
 8007e44:	681b      	ldr	r3, [r3, #0]
 8007e46:	3301      	adds	r3, #1
 8007e48:	4a31      	ldr	r2, [pc, #196]	; (8007f10 <buttonController+0x284>)
 8007e4a:	6013      	str	r3, [r2, #0]
 8007e4c:	e006      	b.n	8007e5c <buttonController+0x1d0>
			else if(item==ITEM_MAX)item=0;
 8007e4e:	4b30      	ldr	r3, [pc, #192]	; (8007f10 <buttonController+0x284>)
 8007e50:	681b      	ldr	r3, [r3, #0]
 8007e52:	2b03      	cmp	r3, #3
 8007e54:	d102      	bne.n	8007e5c <buttonController+0x1d0>
 8007e56:	4b2e      	ldr	r3, [pc, #184]	; (8007f10 <buttonController+0x284>)
 8007e58:	2200      	movs	r2, #0
 8007e5a:	601a      	str	r2, [r3, #0]
		}
		if(2==plusBtnListenner)selectedLcdItem=0;
 8007e5c:	4b2d      	ldr	r3, [pc, #180]	; (8007f14 <buttonController+0x288>)
 8007e5e:	781b      	ldrb	r3, [r3, #0]
 8007e60:	2b02      	cmp	r3, #2
 8007e62:	d102      	bne.n	8007e6a <buttonController+0x1de>
 8007e64:	4b2c      	ldr	r3, [pc, #176]	; (8007f18 <buttonController+0x28c>)
 8007e66:	2200      	movs	r2, #0
 8007e68:	701a      	strb	r2, [r3, #0]
		if(1==plusBtnListenner){
 8007e6a:	4b2a      	ldr	r3, [pc, #168]	; (8007f14 <buttonController+0x288>)
 8007e6c:	781b      	ldrb	r3, [r3, #0]
 8007e6e:	2b01      	cmp	r3, #1
 8007e70:	d12b      	bne.n	8007eca <buttonController+0x23e>
			switch(item){
 8007e72:	4b27      	ldr	r3, [pc, #156]	; (8007f10 <buttonController+0x284>)
 8007e74:	681b      	ldr	r3, [r3, #0]
 8007e76:	2b02      	cmp	r3, #2
 8007e78:	d01c      	beq.n	8007eb4 <buttonController+0x228>
 8007e7a:	2b02      	cmp	r3, #2
 8007e7c:	dc2c      	bgt.n	8007ed8 <buttonController+0x24c>
 8007e7e:	2b00      	cmp	r3, #0
 8007e80:	d002      	beq.n	8007e88 <buttonController+0x1fc>
 8007e82:	2b01      	cmp	r3, #1
 8007e84:	d00b      	beq.n	8007e9e <buttonController+0x212>
 8007e86:	e027      	b.n	8007ed8 <buttonController+0x24c>
			case 0: if(drv2.pid_kd<255) drv2.pid_kp++; break;
 8007e88:	4b26      	ldr	r3, [pc, #152]	; (8007f24 <buttonController+0x298>)
 8007e8a:	789b      	ldrb	r3, [r3, #2]
 8007e8c:	2bff      	cmp	r3, #255	; 0xff
 8007e8e:	d01e      	beq.n	8007ece <buttonController+0x242>
 8007e90:	4b24      	ldr	r3, [pc, #144]	; (8007f24 <buttonController+0x298>)
 8007e92:	781b      	ldrb	r3, [r3, #0]
 8007e94:	3301      	adds	r3, #1
 8007e96:	b2da      	uxtb	r2, r3
 8007e98:	4b22      	ldr	r3, [pc, #136]	; (8007f24 <buttonController+0x298>)
 8007e9a:	701a      	strb	r2, [r3, #0]
 8007e9c:	e017      	b.n	8007ece <buttonController+0x242>
			case 1: if(drv2.pid_ki<255) drv2.pid_ki++; break;
 8007e9e:	4b21      	ldr	r3, [pc, #132]	; (8007f24 <buttonController+0x298>)
 8007ea0:	785b      	ldrb	r3, [r3, #1]
 8007ea2:	2bff      	cmp	r3, #255	; 0xff
 8007ea4:	d015      	beq.n	8007ed2 <buttonController+0x246>
 8007ea6:	4b1f      	ldr	r3, [pc, #124]	; (8007f24 <buttonController+0x298>)
 8007ea8:	785b      	ldrb	r3, [r3, #1]
 8007eaa:	3301      	adds	r3, #1
 8007eac:	b2da      	uxtb	r2, r3
 8007eae:	4b1d      	ldr	r3, [pc, #116]	; (8007f24 <buttonController+0x298>)
 8007eb0:	705a      	strb	r2, [r3, #1]
 8007eb2:	e00e      	b.n	8007ed2 <buttonController+0x246>
			case 2: if(drv2.pid_kp<255) drv2.pid_kd++; break;
 8007eb4:	4b1b      	ldr	r3, [pc, #108]	; (8007f24 <buttonController+0x298>)
 8007eb6:	781b      	ldrb	r3, [r3, #0]
 8007eb8:	2bff      	cmp	r3, #255	; 0xff
 8007eba:	d00c      	beq.n	8007ed6 <buttonController+0x24a>
 8007ebc:	4b19      	ldr	r3, [pc, #100]	; (8007f24 <buttonController+0x298>)
 8007ebe:	789b      	ldrb	r3, [r3, #2]
 8007ec0:	3301      	adds	r3, #1
 8007ec2:	b2da      	uxtb	r2, r3
 8007ec4:	4b17      	ldr	r3, [pc, #92]	; (8007f24 <buttonController+0x298>)
 8007ec6:	709a      	strb	r2, [r3, #2]
 8007ec8:	e005      	b.n	8007ed6 <buttonController+0x24a>
			}
		}
 8007eca:	bf00      	nop
 8007ecc:	e004      	b.n	8007ed8 <buttonController+0x24c>
			case 0: if(drv2.pid_kd<255) drv2.pid_kp++; break;
 8007ece:	bf00      	nop
 8007ed0:	e002      	b.n	8007ed8 <buttonController+0x24c>
			case 1: if(drv2.pid_ki<255) drv2.pid_ki++; break;
 8007ed2:	bf00      	nop
 8007ed4:	e000      	b.n	8007ed8 <buttonController+0x24c>
			case 2: if(drv2.pid_kp<255) drv2.pid_kd++; break;
 8007ed6:	bf00      	nop
		if(2==minusBtnListenner)selectedLcdItem=1;
 8007ed8:	4b11      	ldr	r3, [pc, #68]	; (8007f20 <buttonController+0x294>)
 8007eda:	781b      	ldrb	r3, [r3, #0]
 8007edc:	2b02      	cmp	r3, #2
 8007ede:	d102      	bne.n	8007ee6 <buttonController+0x25a>
 8007ee0:	4b0d      	ldr	r3, [pc, #52]	; (8007f18 <buttonController+0x28c>)
 8007ee2:	2201      	movs	r2, #1
 8007ee4:	701a      	strb	r2, [r3, #0]
		if(1==minusBtnListenner){
 8007ee6:	4b0e      	ldr	r3, [pc, #56]	; (8007f20 <buttonController+0x294>)
 8007ee8:	781b      	ldrb	r3, [r3, #0]
 8007eea:	2b01      	cmp	r3, #1
 8007eec:	d147      	bne.n	8007f7e <buttonController+0x2f2>
			switch(item){
 8007eee:	4b08      	ldr	r3, [pc, #32]	; (8007f10 <buttonController+0x284>)
 8007ef0:	681b      	ldr	r3, [r3, #0]
 8007ef2:	2b02      	cmp	r3, #2
 8007ef4:	d02e      	beq.n	8007f54 <buttonController+0x2c8>
 8007ef6:	2b02      	cmp	r3, #2
 8007ef8:	dc48      	bgt.n	8007f8c <buttonController+0x300>
 8007efa:	2b00      	cmp	r3, #0
 8007efc:	d014      	beq.n	8007f28 <buttonController+0x29c>
 8007efe:	2b01      	cmp	r3, #1
 8007f00:	d01d      	beq.n	8007f3e <buttonController+0x2b2>
 8007f02:	e043      	b.n	8007f8c <buttonController+0x300>
 8007f04:	20000010 	.word	0x20000010
 8007f08:	200049b0 	.word	0x200049b0
 8007f0c:	200049ae 	.word	0x200049ae
 8007f10:	200049b4 	.word	0x200049b4
 8007f14:	200049b8 	.word	0x200049b8
 8007f18:	200049af 	.word	0x200049af
 8007f1c:	20004cd0 	.word	0x20004cd0
 8007f20:	200049b9 	.word	0x200049b9
 8007f24:	20004cd8 	.word	0x20004cd8
			case 0: if(drv2.pid_kd>0) drv2.pid_kp--; break;
 8007f28:	4b22      	ldr	r3, [pc, #136]	; (8007fb4 <buttonController+0x328>)
 8007f2a:	789b      	ldrb	r3, [r3, #2]
 8007f2c:	2b00      	cmp	r3, #0
 8007f2e:	d028      	beq.n	8007f82 <buttonController+0x2f6>
 8007f30:	4b20      	ldr	r3, [pc, #128]	; (8007fb4 <buttonController+0x328>)
 8007f32:	781b      	ldrb	r3, [r3, #0]
 8007f34:	3b01      	subs	r3, #1
 8007f36:	b2da      	uxtb	r2, r3
 8007f38:	4b1e      	ldr	r3, [pc, #120]	; (8007fb4 <buttonController+0x328>)
 8007f3a:	701a      	strb	r2, [r3, #0]
 8007f3c:	e021      	b.n	8007f82 <buttonController+0x2f6>
			case 1: if(drv2.pid_ki>0) drv2.pid_ki--; break;
 8007f3e:	4b1d      	ldr	r3, [pc, #116]	; (8007fb4 <buttonController+0x328>)
 8007f40:	785b      	ldrb	r3, [r3, #1]
 8007f42:	2b00      	cmp	r3, #0
 8007f44:	d01f      	beq.n	8007f86 <buttonController+0x2fa>
 8007f46:	4b1b      	ldr	r3, [pc, #108]	; (8007fb4 <buttonController+0x328>)
 8007f48:	785b      	ldrb	r3, [r3, #1]
 8007f4a:	3b01      	subs	r3, #1
 8007f4c:	b2da      	uxtb	r2, r3
 8007f4e:	4b19      	ldr	r3, [pc, #100]	; (8007fb4 <buttonController+0x328>)
 8007f50:	705a      	strb	r2, [r3, #1]
 8007f52:	e018      	b.n	8007f86 <buttonController+0x2fa>
			case 2: if(drv2.pid_kp>0) drv2.pid_kd--; break;
 8007f54:	4b17      	ldr	r3, [pc, #92]	; (8007fb4 <buttonController+0x328>)
 8007f56:	781b      	ldrb	r3, [r3, #0]
 8007f58:	2b00      	cmp	r3, #0
 8007f5a:	d016      	beq.n	8007f8a <buttonController+0x2fe>
 8007f5c:	4b15      	ldr	r3, [pc, #84]	; (8007fb4 <buttonController+0x328>)
 8007f5e:	789b      	ldrb	r3, [r3, #2]
 8007f60:	3b01      	subs	r3, #1
 8007f62:	b2da      	uxtb	r2, r3
 8007f64:	4b13      	ldr	r3, [pc, #76]	; (8007fb4 <buttonController+0x328>)
 8007f66:	709a      	strb	r2, [r3, #2]
 8007f68:	e00f      	b.n	8007f8a <buttonController+0x2fe>
		}
 8007f6a:	bf00      	nop
 8007f6c:	e00e      	b.n	8007f8c <buttonController+0x300>
			case 0: if(drv1.pid_kd>0) drv1.pid_kp--; break;
 8007f6e:	bf00      	nop
 8007f70:	e00c      	b.n	8007f8c <buttonController+0x300>
			case 1: if(drv1.pid_ki>0) drv1.pid_ki--; break;
 8007f72:	bf00      	nop
 8007f74:	e00a      	b.n	8007f8c <buttonController+0x300>
			case 2: if(drv1.pid_kp>0) drv1.pid_kd--; break;
 8007f76:	bf00      	nop
 8007f78:	e008      	b.n	8007f8c <buttonController+0x300>
			case 3: if(drv1.factor>0) drv1.factor--; break;
 8007f7a:	bf00      	nop
 8007f7c:	e006      	b.n	8007f8c <buttonController+0x300>
			}
		}
 8007f7e:	bf00      	nop
 8007f80:	e004      	b.n	8007f8c <buttonController+0x300>
			case 0: if(drv2.pid_kd>0) drv2.pid_kp--; break;
 8007f82:	bf00      	nop
 8007f84:	e002      	b.n	8007f8c <buttonController+0x300>
			case 1: if(drv2.pid_ki>0) drv2.pid_ki--; break;
 8007f86:	bf00      	nop
 8007f88:	e000      	b.n	8007f8c <buttonController+0x300>
			case 2: if(drv2.pid_kp>0) drv2.pid_kd--; break;
 8007f8a:	bf00      	nop
	}

	selectBtnListenner=selectButton_Listenner_For_MenuControl();
 8007f8c:	f7ff fdbc 	bl	8007b08 <selectButton_Listenner_For_MenuControl>
 8007f90:	4603      	mov	r3, r0
 8007f92:	461a      	mov	r2, r3
 8007f94:	4b08      	ldr	r3, [pc, #32]	; (8007fb8 <buttonController+0x32c>)
 8007f96:	701a      	strb	r2, [r3, #0]
	plusBtnListenner=plusButton_Listenner_For_MenuControl();
 8007f98:	f7ff fdde 	bl	8007b58 <plusButton_Listenner_For_MenuControl>
 8007f9c:	4603      	mov	r3, r0
 8007f9e:	461a      	mov	r2, r3
 8007fa0:	4b06      	ldr	r3, [pc, #24]	; (8007fbc <buttonController+0x330>)
 8007fa2:	701a      	strb	r2, [r3, #0]
	minusBtnListenner=minusButton_Listenner_For_MenuControl();
 8007fa4:	f7ff fdfe 	bl	8007ba4 <minusButton_Listenner_For_MenuControl>
 8007fa8:	4603      	mov	r3, r0
 8007faa:	461a      	mov	r2, r3
 8007fac:	4b04      	ldr	r3, [pc, #16]	; (8007fc0 <buttonController+0x334>)
 8007fae:	701a      	strb	r2, [r3, #0]
	//"drv1= %x - %x - %x - %x\n",drv1.pid_kd,drv1.pid_ki,drv1.pid_kp,drv1.factor
	//"drv2= %x - %x - %x - %x\n",drv2.pid_kd,drv2.pid_ki,drv2.pid_kp,drv2.factor

}
 8007fb0:	bf00      	nop
 8007fb2:	bd80      	pop	{r7, pc}
 8007fb4:	20004cd8 	.word	0x20004cd8
 8007fb8:	200049b0 	.word	0x200049b0
 8007fbc:	200049b8 	.word	0x200049b8
 8007fc0:	200049b9 	.word	0x200049b9

08007fc4 <transmissionDriver1>:
void transmissionDriver1(void){
 8007fc4:	b590      	push	{r4, r7, lr}
 8007fc6:	b083      	sub	sp, #12
 8007fc8:	af02      	add	r7, sp, #8
	MDI_sendDataChannel1Ver2(drv1.angle,drv1.pid_kp,drv1.pid_ki,drv1.pid_kd,drv1.factor);
 8007fca:	4b09      	ldr	r3, [pc, #36]	; (8007ff0 <transmissionDriver1+0x2c>)
 8007fcc:	8898      	ldrh	r0, [r3, #4]
 8007fce:	4b08      	ldr	r3, [pc, #32]	; (8007ff0 <transmissionDriver1+0x2c>)
 8007fd0:	7899      	ldrb	r1, [r3, #2]
 8007fd2:	4b07      	ldr	r3, [pc, #28]	; (8007ff0 <transmissionDriver1+0x2c>)
 8007fd4:	785a      	ldrb	r2, [r3, #1]
 8007fd6:	4b06      	ldr	r3, [pc, #24]	; (8007ff0 <transmissionDriver1+0x2c>)
 8007fd8:	781c      	ldrb	r4, [r3, #0]
 8007fda:	4b05      	ldr	r3, [pc, #20]	; (8007ff0 <transmissionDriver1+0x2c>)
 8007fdc:	78db      	ldrb	r3, [r3, #3]
 8007fde:	9300      	str	r3, [sp, #0]
 8007fe0:	4623      	mov	r3, r4
 8007fe2:	f000 feef 	bl	8008dc4 <MDI_sendDataChannel1Ver2>
}
 8007fe6:	bf00      	nop
 8007fe8:	3704      	adds	r7, #4
 8007fea:	46bd      	mov	sp, r7
 8007fec:	bd90      	pop	{r4, r7, pc}
 8007fee:	bf00      	nop
 8007ff0:	20004cd0 	.word	0x20004cd0

08007ff4 <transmissionDriver2>:
void transmissionDriver2(void){
 8007ff4:	b5b0      	push	{r4, r5, r7, lr}
 8007ff6:	b082      	sub	sp, #8
 8007ff8:	af02      	add	r7, sp, #8
	MDI_sendDataChannel2Ver2(drv2.speed,drv2.pid_kp,drv2.pid_ki,drv2.pid_kd,drv2.soft_k,drv2.soft_f);
 8007ffa:	4b0b      	ldr	r3, [pc, #44]	; (8008028 <transmissionDriver2+0x34>)
 8007ffc:	f9b3 3004 	ldrsh.w	r3, [r3, #4]
 8008000:	b298      	uxth	r0, r3
 8008002:	4b09      	ldr	r3, [pc, #36]	; (8008028 <transmissionDriver2+0x34>)
 8008004:	7819      	ldrb	r1, [r3, #0]
 8008006:	4b08      	ldr	r3, [pc, #32]	; (8008028 <transmissionDriver2+0x34>)
 8008008:	785c      	ldrb	r4, [r3, #1]
 800800a:	4b07      	ldr	r3, [pc, #28]	; (8008028 <transmissionDriver2+0x34>)
 800800c:	789d      	ldrb	r5, [r3, #2]
 800800e:	4b06      	ldr	r3, [pc, #24]	; (8008028 <transmissionDriver2+0x34>)
 8008010:	79db      	ldrb	r3, [r3, #7]
 8008012:	4a05      	ldr	r2, [pc, #20]	; (8008028 <transmissionDriver2+0x34>)
 8008014:	7992      	ldrb	r2, [r2, #6]
 8008016:	9201      	str	r2, [sp, #4]
 8008018:	9300      	str	r3, [sp, #0]
 800801a:	462b      	mov	r3, r5
 800801c:	4622      	mov	r2, r4
 800801e:	f000 ffd7 	bl	8008fd0 <MDI_sendDataChannel2Ver2>
}
 8008022:	bf00      	nop
 8008024:	46bd      	mov	sp, r7
 8008026:	bdb0      	pop	{r4, r5, r7, pc}
 8008028:	20004cd8 	.word	0x20004cd8

0800802c <getDriver1TransmitVal>:
mD_interface getDriver1TransmitVal(void){
 800802c:	b480      	push	{r7}
 800802e:	b083      	sub	sp, #12
 8008030:	af00      	add	r7, sp, #0
 8008032:	6078      	str	r0, [r7, #4]
	return drv1;
 8008034:	687b      	ldr	r3, [r7, #4]
 8008036:	4a05      	ldr	r2, [pc, #20]	; (800804c <getDriver1TransmitVal+0x20>)
 8008038:	6811      	ldr	r1, [r2, #0]
 800803a:	6019      	str	r1, [r3, #0]
 800803c:	8892      	ldrh	r2, [r2, #4]
 800803e:	809a      	strh	r2, [r3, #4]
}
 8008040:	6878      	ldr	r0, [r7, #4]
 8008042:	370c      	adds	r7, #12
 8008044:	46bd      	mov	sp, r7
 8008046:	f85d 7b04 	ldr.w	r7, [sp], #4
 800804a:	4770      	bx	lr
 800804c:	20004cd0 	.word	0x20004cd0

08008050 <getDriver2TransmitVal>:
tMD_interface getDriver2TransmitVal(void){
 8008050:	b480      	push	{r7}
 8008052:	b083      	sub	sp, #12
 8008054:	af00      	add	r7, sp, #0
 8008056:	6078      	str	r0, [r7, #4]
	return drv2;
 8008058:	687b      	ldr	r3, [r7, #4]
 800805a:	4a05      	ldr	r2, [pc, #20]	; (8008070 <getDriver2TransmitVal+0x20>)
 800805c:	ca07      	ldmia	r2, {r0, r1, r2}
 800805e:	e883 0007 	stmia.w	r3, {r0, r1, r2}
}
 8008062:	6878      	ldr	r0, [r7, #4]
 8008064:	370c      	adds	r7, #12
 8008066:	46bd      	mov	sp, r7
 8008068:	f85d 7b04 	ldr.w	r7, [sp], #4
 800806c:	4770      	bx	lr
 800806e:	bf00      	nop
 8008070:	20004cd8 	.word	0x20004cd8

08008074 <getSelectedLcdVal>:
uint8_t getSelectedLcdVal(void){return selectedLcd;}
 8008074:	b480      	push	{r7}
 8008076:	af00      	add	r7, sp, #0
 8008078:	4b03      	ldr	r3, [pc, #12]	; (8008088 <getSelectedLcdVal+0x14>)
 800807a:	781b      	ldrb	r3, [r3, #0]
 800807c:	4618      	mov	r0, r3
 800807e:	46bd      	mov	sp, r7
 8008080:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008084:	4770      	bx	lr
 8008086:	bf00      	nop
 8008088:	200049ae 	.word	0x200049ae

0800808c <getSelectedLcdItemVal>:
uint8_t getSelectedLcdItemVal(void){return selectedLcdItem;}
 800808c:	b480      	push	{r7}
 800808e:	af00      	add	r7, sp, #0
 8008090:	4b03      	ldr	r3, [pc, #12]	; (80080a0 <getSelectedLcdItemVal+0x14>)
 8008092:	781b      	ldrb	r3, [r3, #0]
 8008094:	4618      	mov	r0, r3
 8008096:	46bd      	mov	sp, r7
 8008098:	f85d 7b04 	ldr.w	r7, [sp], #4
 800809c:	4770      	bx	lr
 800809e:	bf00      	nop
 80080a0:	200049af 	.word	0x200049af

080080a4 <lcd_Init>:

/* @brief lcd module initalize
 * @param none
 * @return none
 * */
void lcd_Init(void){
 80080a4:	b590      	push	{r4, r7, lr}
 80080a6:	b095      	sub	sp, #84	; 0x54
 80080a8:	af14      	add	r7, sp, #80	; 0x50
	LCD_i2cDeviceCheck(LCD_I2C_CHANNEL1);
 80080aa:	4c48      	ldr	r4, [pc, #288]	; (80081cc <lcd_Init+0x128>)
 80080ac:	4668      	mov	r0, sp
 80080ae:	f104 0310 	add.w	r3, r4, #16
 80080b2:	2244      	movs	r2, #68	; 0x44
 80080b4:	4619      	mov	r1, r3
 80080b6:	f001 fa2f 	bl	8009518 <memcpy>
 80080ba:	e894 000f 	ldmia.w	r4, {r0, r1, r2, r3}
 80080be:	f000 fb2b 	bl	8008718 <LCD_i2cDeviceCheck>
	LCD_Init(LCD_I2C_CHANNEL1);
 80080c2:	4c42      	ldr	r4, [pc, #264]	; (80081cc <lcd_Init+0x128>)
 80080c4:	4668      	mov	r0, sp
 80080c6:	f104 0310 	add.w	r3, r4, #16
 80080ca:	2244      	movs	r2, #68	; 0x44
 80080cc:	4619      	mov	r1, r3
 80080ce:	f001 fa23 	bl	8009518 <memcpy>
 80080d2:	e894 000f 	ldmia.w	r4, {r0, r1, r2, r3}
 80080d6:	f000 fde1 	bl	8008c9c <LCD_Init>
	LCD_BackLight(LCD_I2C_CHANNEL1,LCD_BL_ON);
 80080da:	4c3c      	ldr	r4, [pc, #240]	; (80081cc <lcd_Init+0x128>)
 80080dc:	2308      	movs	r3, #8
 80080de:	9311      	str	r3, [sp, #68]	; 0x44
 80080e0:	4668      	mov	r0, sp
 80080e2:	f104 0310 	add.w	r3, r4, #16
 80080e6:	2244      	movs	r2, #68	; 0x44
 80080e8:	4619      	mov	r1, r3
 80080ea:	f001 fa15 	bl	8009518 <memcpy>
 80080ee:	e894 000f 	ldmia.w	r4, {r0, r1, r2, r3}
 80080f2:	f000 fd97 	bl	8008c24 <LCD_BackLight>
	LCD_SetCursor(LCD_I2C_CHANNEL1,0,0);
 80080f6:	4c35      	ldr	r4, [pc, #212]	; (80081cc <lcd_Init+0x128>)
 80080f8:	2300      	movs	r3, #0
 80080fa:	9312      	str	r3, [sp, #72]	; 0x48
 80080fc:	2300      	movs	r3, #0
 80080fe:	9311      	str	r3, [sp, #68]	; 0x44
 8008100:	4668      	mov	r0, sp
 8008102:	f104 0310 	add.w	r3, r4, #16
 8008106:	2244      	movs	r2, #68	; 0x44
 8008108:	4619      	mov	r1, r3
 800810a:	f001 fa05 	bl	8009518 <memcpy>
 800810e:	e894 000f 	ldmia.w	r4, {r0, r1, r2, r3}
 8008112:	f000 fc13 	bl	800893c <LCD_SetCursor>

	LCD_Send_String(LCD_I2C_CHANNEL1,"TEST",STR_NOSLIDE);
 8008116:	4c2d      	ldr	r4, [pc, #180]	; (80081cc <lcd_Init+0x128>)
 8008118:	2300      	movs	r3, #0
 800811a:	9312      	str	r3, [sp, #72]	; 0x48
 800811c:	4b2c      	ldr	r3, [pc, #176]	; (80081d0 <lcd_Init+0x12c>)
 800811e:	9311      	str	r3, [sp, #68]	; 0x44
 8008120:	4668      	mov	r0, sp
 8008122:	f104 0310 	add.w	r3, r4, #16
 8008126:	2244      	movs	r2, #68	; 0x44
 8008128:	4619      	mov	r1, r3
 800812a:	f001 f9f5 	bl	8009518 <memcpy>
 800812e:	e894 000f 	ldmia.w	r4, {r0, r1, r2, r3}
 8008132:	f000 fc43 	bl	80089bc <LCD_Send_String>

	LCD_i2cDeviceCheck(LCD_I2C_CHANNEL2);
 8008136:	4c27      	ldr	r4, [pc, #156]	; (80081d4 <lcd_Init+0x130>)
 8008138:	4668      	mov	r0, sp
 800813a:	f104 0310 	add.w	r3, r4, #16
 800813e:	2244      	movs	r2, #68	; 0x44
 8008140:	4619      	mov	r1, r3
 8008142:	f001 f9e9 	bl	8009518 <memcpy>
 8008146:	e894 000f 	ldmia.w	r4, {r0, r1, r2, r3}
 800814a:	f000 fae5 	bl	8008718 <LCD_i2cDeviceCheck>
	LCD_Init(LCD_I2C_CHANNEL2);
 800814e:	4c21      	ldr	r4, [pc, #132]	; (80081d4 <lcd_Init+0x130>)
 8008150:	4668      	mov	r0, sp
 8008152:	f104 0310 	add.w	r3, r4, #16
 8008156:	2244      	movs	r2, #68	; 0x44
 8008158:	4619      	mov	r1, r3
 800815a:	f001 f9dd 	bl	8009518 <memcpy>
 800815e:	e894 000f 	ldmia.w	r4, {r0, r1, r2, r3}
 8008162:	f000 fd9b 	bl	8008c9c <LCD_Init>
	LCD_BackLight(LCD_I2C_CHANNEL2,LCD_BL_ON);
 8008166:	4c1b      	ldr	r4, [pc, #108]	; (80081d4 <lcd_Init+0x130>)
 8008168:	2308      	movs	r3, #8
 800816a:	9311      	str	r3, [sp, #68]	; 0x44
 800816c:	4668      	mov	r0, sp
 800816e:	f104 0310 	add.w	r3, r4, #16
 8008172:	2244      	movs	r2, #68	; 0x44
 8008174:	4619      	mov	r1, r3
 8008176:	f001 f9cf 	bl	8009518 <memcpy>
 800817a:	e894 000f 	ldmia.w	r4, {r0, r1, r2, r3}
 800817e:	f000 fd51 	bl	8008c24 <LCD_BackLight>
	LCD_SetCursor(LCD_I2C_CHANNEL2,0,0);
 8008182:	4c14      	ldr	r4, [pc, #80]	; (80081d4 <lcd_Init+0x130>)
 8008184:	2300      	movs	r3, #0
 8008186:	9312      	str	r3, [sp, #72]	; 0x48
 8008188:	2300      	movs	r3, #0
 800818a:	9311      	str	r3, [sp, #68]	; 0x44
 800818c:	4668      	mov	r0, sp
 800818e:	f104 0310 	add.w	r3, r4, #16
 8008192:	2244      	movs	r2, #68	; 0x44
 8008194:	4619      	mov	r1, r3
 8008196:	f001 f9bf 	bl	8009518 <memcpy>
 800819a:	e894 000f 	ldmia.w	r4, {r0, r1, r2, r3}
 800819e:	f000 fbcd 	bl	800893c <LCD_SetCursor>

	LCD_Send_String(LCD_I2C_CHANNEL1,"TEST",STR_NOSLIDE);
 80081a2:	4c0a      	ldr	r4, [pc, #40]	; (80081cc <lcd_Init+0x128>)
 80081a4:	2300      	movs	r3, #0
 80081a6:	9312      	str	r3, [sp, #72]	; 0x48
 80081a8:	4b09      	ldr	r3, [pc, #36]	; (80081d0 <lcd_Init+0x12c>)
 80081aa:	9311      	str	r3, [sp, #68]	; 0x44
 80081ac:	4668      	mov	r0, sp
 80081ae:	f104 0310 	add.w	r3, r4, #16
 80081b2:	2244      	movs	r2, #68	; 0x44
 80081b4:	4619      	mov	r1, r3
 80081b6:	f001 f9af 	bl	8009518 <memcpy>
 80081ba:	e894 000f 	ldmia.w	r4, {r0, r1, r2, r3}
 80081be:	f000 fbfd 	bl	80089bc <LCD_Send_String>

}
 80081c2:	bf00      	nop
 80081c4:	3704      	adds	r7, #4
 80081c6:	46bd      	mov	sp, r7
 80081c8:	bd90      	pop	{r4, r7, pc}
 80081ca:	bf00      	nop
 80081cc:	20004a58 	.word	0x20004a58
 80081d0:	08009dc0 	.word	0x08009dc0
 80081d4:	20004aac 	.word	0x20004aac

080081d8 <printToLcdDrv1Receive>:
void printToLcdDrv1Receive(mD_interface gets,bool isSelected){
 80081d8:	b590      	push	{r4, r7, lr}
 80081da:	b099      	sub	sp, #100	; 0x64
 80081dc:	af14      	add	r7, sp, #80	; 0x50
 80081de:	f107 0308 	add.w	r3, r7, #8
 80081e2:	e883 0003 	stmia.w	r3, {r0, r1}
 80081e6:	4613      	mov	r3, r2
 80081e8:	71fb      	strb	r3, [r7, #7]
	LCD_SetCursor(LCD_I2C_CHANNEL1,1,1);
 80081ea:	4c30      	ldr	r4, [pc, #192]	; (80082ac <printToLcdDrv1Receive+0xd4>)
 80081ec:	2301      	movs	r3, #1
 80081ee:	9312      	str	r3, [sp, #72]	; 0x48
 80081f0:	2301      	movs	r3, #1
 80081f2:	9311      	str	r3, [sp, #68]	; 0x44
 80081f4:	4668      	mov	r0, sp
 80081f6:	f104 0310 	add.w	r3, r4, #16
 80081fa:	2244      	movs	r2, #68	; 0x44
 80081fc:	4619      	mov	r1, r3
 80081fe:	f001 f98b 	bl	8009518 <memcpy>
 8008202:	e894 000f 	ldmia.w	r4, {r0, r1, r2, r3}
 8008206:	f000 fb99 	bl	800893c <LCD_SetCursor>
	if(isSelected)	sprintf(lcdBuff,"-Gln1-a:%03d p:%02x",gets.angle,gets.pid_kp);
 800820a:	79fb      	ldrb	r3, [r7, #7]
 800820c:	2b00      	cmp	r3, #0
 800820e:	d007      	beq.n	8008220 <printToLcdDrv1Receive+0x48>
 8008210:	89bb      	ldrh	r3, [r7, #12]
 8008212:	461a      	mov	r2, r3
 8008214:	7abb      	ldrb	r3, [r7, #10]
 8008216:	4926      	ldr	r1, [pc, #152]	; (80082b0 <printToLcdDrv1Receive+0xd8>)
 8008218:	4826      	ldr	r0, [pc, #152]	; (80082b4 <printToLcdDrv1Receive+0xdc>)
 800821a:	f001 f993 	bl	8009544 <siprintf>
 800821e:	e006      	b.n	800822e <printToLcdDrv1Receive+0x56>
	else	sprintf(lcdBuff,"Gln1 a:%03d p:%02x",gets.angle,gets.pid_kp);
 8008220:	89bb      	ldrh	r3, [r7, #12]
 8008222:	461a      	mov	r2, r3
 8008224:	7abb      	ldrb	r3, [r7, #10]
 8008226:	4924      	ldr	r1, [pc, #144]	; (80082b8 <printToLcdDrv1Receive+0xe0>)
 8008228:	4822      	ldr	r0, [pc, #136]	; (80082b4 <printToLcdDrv1Receive+0xdc>)
 800822a:	f001 f98b 	bl	8009544 <siprintf>
	LCD_Send_String(LCD_I2C_CHANNEL1,lcdBuff,STR_NOSLIDE);
 800822e:	4c1f      	ldr	r4, [pc, #124]	; (80082ac <printToLcdDrv1Receive+0xd4>)
 8008230:	2300      	movs	r3, #0
 8008232:	9312      	str	r3, [sp, #72]	; 0x48
 8008234:	4b1f      	ldr	r3, [pc, #124]	; (80082b4 <printToLcdDrv1Receive+0xdc>)
 8008236:	9311      	str	r3, [sp, #68]	; 0x44
 8008238:	4668      	mov	r0, sp
 800823a:	f104 0310 	add.w	r3, r4, #16
 800823e:	2244      	movs	r2, #68	; 0x44
 8008240:	4619      	mov	r1, r3
 8008242:	f001 f969 	bl	8009518 <memcpy>
 8008246:	e894 000f 	ldmia.w	r4, {r0, r1, r2, r3}
 800824a:	f000 fbb7 	bl	80089bc <LCD_Send_String>
	LCD_SetCursor(LCD_I2C_CHANNEL1,2,1);
 800824e:	4c17      	ldr	r4, [pc, #92]	; (80082ac <printToLcdDrv1Receive+0xd4>)
 8008250:	2301      	movs	r3, #1
 8008252:	9312      	str	r3, [sp, #72]	; 0x48
 8008254:	2302      	movs	r3, #2
 8008256:	9311      	str	r3, [sp, #68]	; 0x44
 8008258:	4668      	mov	r0, sp
 800825a:	f104 0310 	add.w	r3, r4, #16
 800825e:	2244      	movs	r2, #68	; 0x44
 8008260:	4619      	mov	r1, r3
 8008262:	f001 f959 	bl	8009518 <memcpy>
 8008266:	e894 000f 	ldmia.w	r4, {r0, r1, r2, r3}
 800826a:	f000 fb67 	bl	800893c <LCD_SetCursor>
	sprintf(lcdBuff,"i:%02x d:%02x f:%02x",gets.pid_ki,gets.pid_kd,gets.factor);
 800826e:	7a7b      	ldrb	r3, [r7, #9]
 8008270:	461a      	mov	r2, r3
 8008272:	7a3b      	ldrb	r3, [r7, #8]
 8008274:	4619      	mov	r1, r3
 8008276:	7afb      	ldrb	r3, [r7, #11]
 8008278:	9300      	str	r3, [sp, #0]
 800827a:	460b      	mov	r3, r1
 800827c:	490f      	ldr	r1, [pc, #60]	; (80082bc <printToLcdDrv1Receive+0xe4>)
 800827e:	480d      	ldr	r0, [pc, #52]	; (80082b4 <printToLcdDrv1Receive+0xdc>)
 8008280:	f001 f960 	bl	8009544 <siprintf>
	LCD_Send_String(LCD_I2C_CHANNEL1,lcdBuff,STR_NOSLIDE);
 8008284:	4c09      	ldr	r4, [pc, #36]	; (80082ac <printToLcdDrv1Receive+0xd4>)
 8008286:	2300      	movs	r3, #0
 8008288:	9312      	str	r3, [sp, #72]	; 0x48
 800828a:	4b0a      	ldr	r3, [pc, #40]	; (80082b4 <printToLcdDrv1Receive+0xdc>)
 800828c:	9311      	str	r3, [sp, #68]	; 0x44
 800828e:	4668      	mov	r0, sp
 8008290:	f104 0310 	add.w	r3, r4, #16
 8008294:	2244      	movs	r2, #68	; 0x44
 8008296:	4619      	mov	r1, r3
 8008298:	f001 f93e 	bl	8009518 <memcpy>
 800829c:	e894 000f 	ldmia.w	r4, {r0, r1, r2, r3}
 80082a0:	f000 fb8c 	bl	80089bc <LCD_Send_String>
}
 80082a4:	bf00      	nop
 80082a6:	3714      	adds	r7, #20
 80082a8:	46bd      	mov	sp, r7
 80082aa:	bd90      	pop	{r4, r7, pc}
 80082ac:	20004a58 	.word	0x20004a58
 80082b0:	08009dc8 	.word	0x08009dc8
 80082b4:	20004ce4 	.word	0x20004ce4
 80082b8:	08009ddc 	.word	0x08009ddc
 80082bc:	08009df0 	.word	0x08009df0

080082c0 <printToLcdDrv1Transmit>:
void printToLcdDrv1Transmit(mD_interface sends,bool isSelected){
 80082c0:	b590      	push	{r4, r7, lr}
 80082c2:	b099      	sub	sp, #100	; 0x64
 80082c4:	af14      	add	r7, sp, #80	; 0x50
 80082c6:	f107 0308 	add.w	r3, r7, #8
 80082ca:	e883 0003 	stmia.w	r3, {r0, r1}
 80082ce:	4613      	mov	r3, r2
 80082d0:	71fb      	strb	r3, [r7, #7]
	LCD_SetCursor(LCD_I2C_CHANNEL1,1,1);
 80082d2:	4c30      	ldr	r4, [pc, #192]	; (8008394 <printToLcdDrv1Transmit+0xd4>)
 80082d4:	2301      	movs	r3, #1
 80082d6:	9312      	str	r3, [sp, #72]	; 0x48
 80082d8:	2301      	movs	r3, #1
 80082da:	9311      	str	r3, [sp, #68]	; 0x44
 80082dc:	4668      	mov	r0, sp
 80082de:	f104 0310 	add.w	r3, r4, #16
 80082e2:	2244      	movs	r2, #68	; 0x44
 80082e4:	4619      	mov	r1, r3
 80082e6:	f001 f917 	bl	8009518 <memcpy>
 80082ea:	e894 000f 	ldmia.w	r4, {r0, r1, r2, r3}
 80082ee:	f000 fb25 	bl	800893c <LCD_SetCursor>
	if(isSelected)	sprintf(lcdBuff,"-Gdn1-a:%03d p:%02x",sends.angle,sends.pid_kp);
 80082f2:	79fb      	ldrb	r3, [r7, #7]
 80082f4:	2b00      	cmp	r3, #0
 80082f6:	d007      	beq.n	8008308 <printToLcdDrv1Transmit+0x48>
 80082f8:	89bb      	ldrh	r3, [r7, #12]
 80082fa:	461a      	mov	r2, r3
 80082fc:	7abb      	ldrb	r3, [r7, #10]
 80082fe:	4926      	ldr	r1, [pc, #152]	; (8008398 <printToLcdDrv1Transmit+0xd8>)
 8008300:	4826      	ldr	r0, [pc, #152]	; (800839c <printToLcdDrv1Transmit+0xdc>)
 8008302:	f001 f91f 	bl	8009544 <siprintf>
 8008306:	e006      	b.n	8008316 <printToLcdDrv1Transmit+0x56>
	else sprintf(lcdBuff,"Gdn1 a:%03d p:%02x",sends.angle,sends.pid_kp);
 8008308:	89bb      	ldrh	r3, [r7, #12]
 800830a:	461a      	mov	r2, r3
 800830c:	7abb      	ldrb	r3, [r7, #10]
 800830e:	4924      	ldr	r1, [pc, #144]	; (80083a0 <printToLcdDrv1Transmit+0xe0>)
 8008310:	4822      	ldr	r0, [pc, #136]	; (800839c <printToLcdDrv1Transmit+0xdc>)
 8008312:	f001 f917 	bl	8009544 <siprintf>
	LCD_Send_String(LCD_I2C_CHANNEL1,lcdBuff,STR_NOSLIDE);
 8008316:	4c1f      	ldr	r4, [pc, #124]	; (8008394 <printToLcdDrv1Transmit+0xd4>)
 8008318:	2300      	movs	r3, #0
 800831a:	9312      	str	r3, [sp, #72]	; 0x48
 800831c:	4b1f      	ldr	r3, [pc, #124]	; (800839c <printToLcdDrv1Transmit+0xdc>)
 800831e:	9311      	str	r3, [sp, #68]	; 0x44
 8008320:	4668      	mov	r0, sp
 8008322:	f104 0310 	add.w	r3, r4, #16
 8008326:	2244      	movs	r2, #68	; 0x44
 8008328:	4619      	mov	r1, r3
 800832a:	f001 f8f5 	bl	8009518 <memcpy>
 800832e:	e894 000f 	ldmia.w	r4, {r0, r1, r2, r3}
 8008332:	f000 fb43 	bl	80089bc <LCD_Send_String>
	LCD_SetCursor(LCD_I2C_CHANNEL1,2,1);
 8008336:	4c17      	ldr	r4, [pc, #92]	; (8008394 <printToLcdDrv1Transmit+0xd4>)
 8008338:	2301      	movs	r3, #1
 800833a:	9312      	str	r3, [sp, #72]	; 0x48
 800833c:	2302      	movs	r3, #2
 800833e:	9311      	str	r3, [sp, #68]	; 0x44
 8008340:	4668      	mov	r0, sp
 8008342:	f104 0310 	add.w	r3, r4, #16
 8008346:	2244      	movs	r2, #68	; 0x44
 8008348:	4619      	mov	r1, r3
 800834a:	f001 f8e5 	bl	8009518 <memcpy>
 800834e:	e894 000f 	ldmia.w	r4, {r0, r1, r2, r3}
 8008352:	f000 faf3 	bl	800893c <LCD_SetCursor>
	sprintf(lcdBuff,"i:%02x d:%02x f:%02x",sends.pid_ki,sends.pid_kd,sends.factor);
 8008356:	7a7b      	ldrb	r3, [r7, #9]
 8008358:	461a      	mov	r2, r3
 800835a:	7a3b      	ldrb	r3, [r7, #8]
 800835c:	4619      	mov	r1, r3
 800835e:	7afb      	ldrb	r3, [r7, #11]
 8008360:	9300      	str	r3, [sp, #0]
 8008362:	460b      	mov	r3, r1
 8008364:	490f      	ldr	r1, [pc, #60]	; (80083a4 <printToLcdDrv1Transmit+0xe4>)
 8008366:	480d      	ldr	r0, [pc, #52]	; (800839c <printToLcdDrv1Transmit+0xdc>)
 8008368:	f001 f8ec 	bl	8009544 <siprintf>
	LCD_Send_String(LCD_I2C_CHANNEL1,lcdBuff,STR_NOSLIDE);
 800836c:	4c09      	ldr	r4, [pc, #36]	; (8008394 <printToLcdDrv1Transmit+0xd4>)
 800836e:	2300      	movs	r3, #0
 8008370:	9312      	str	r3, [sp, #72]	; 0x48
 8008372:	4b0a      	ldr	r3, [pc, #40]	; (800839c <printToLcdDrv1Transmit+0xdc>)
 8008374:	9311      	str	r3, [sp, #68]	; 0x44
 8008376:	4668      	mov	r0, sp
 8008378:	f104 0310 	add.w	r3, r4, #16
 800837c:	2244      	movs	r2, #68	; 0x44
 800837e:	4619      	mov	r1, r3
 8008380:	f001 f8ca 	bl	8009518 <memcpy>
 8008384:	e894 000f 	ldmia.w	r4, {r0, r1, r2, r3}
 8008388:	f000 fb18 	bl	80089bc <LCD_Send_String>
}
 800838c:	bf00      	nop
 800838e:	3714      	adds	r7, #20
 8008390:	46bd      	mov	sp, r7
 8008392:	bd90      	pop	{r4, r7, pc}
 8008394:	20004a58 	.word	0x20004a58
 8008398:	08009e08 	.word	0x08009e08
 800839c:	20004ce4 	.word	0x20004ce4
 80083a0:	08009e1c 	.word	0x08009e1c
 80083a4:	08009df0 	.word	0x08009df0

080083a8 <printToLcdDrv2Receive>:
void printToLcdDrv2Receive(tMD_interface gets,bool isSelected){
 80083a8:	b590      	push	{r4, r7, lr}
 80083aa:	b099      	sub	sp, #100	; 0x64
 80083ac:	af14      	add	r7, sp, #80	; 0x50
 80083ae:	1d3c      	adds	r4, r7, #4
 80083b0:	e884 0007 	stmia.w	r4, {r0, r1, r2}
 80083b4:	70fb      	strb	r3, [r7, #3]
	LCD_SetCursor(LCD_I2C_CHANNEL2,1,1);
 80083b6:	4c31      	ldr	r4, [pc, #196]	; (800847c <printToLcdDrv2Receive+0xd4>)
 80083b8:	2301      	movs	r3, #1
 80083ba:	9312      	str	r3, [sp, #72]	; 0x48
 80083bc:	2301      	movs	r3, #1
 80083be:	9311      	str	r3, [sp, #68]	; 0x44
 80083c0:	4668      	mov	r0, sp
 80083c2:	f104 0310 	add.w	r3, r4, #16
 80083c6:	2244      	movs	r2, #68	; 0x44
 80083c8:	4619      	mov	r1, r3
 80083ca:	f001 f8a5 	bl	8009518 <memcpy>
 80083ce:	e894 000f 	ldmia.w	r4, {r0, r1, r2, r3}
 80083d2:	f000 fab3 	bl	800893c <LCD_SetCursor>
	if(isSelected)	sprintf(lcdBuff,"-Gln2-a:%03d p:%02x",gets.speed,gets.pid_kp);
 80083d6:	78fb      	ldrb	r3, [r7, #3]
 80083d8:	2b00      	cmp	r3, #0
 80083da:	d008      	beq.n	80083ee <printToLcdDrv2Receive+0x46>
 80083dc:	f9b7 3008 	ldrsh.w	r3, [r7, #8]
 80083e0:	461a      	mov	r2, r3
 80083e2:	793b      	ldrb	r3, [r7, #4]
 80083e4:	4926      	ldr	r1, [pc, #152]	; (8008480 <printToLcdDrv2Receive+0xd8>)
 80083e6:	4827      	ldr	r0, [pc, #156]	; (8008484 <printToLcdDrv2Receive+0xdc>)
 80083e8:	f001 f8ac 	bl	8009544 <siprintf>
 80083ec:	e007      	b.n	80083fe <printToLcdDrv2Receive+0x56>
	else	sprintf(lcdBuff,"Gln2 a:%03d p:%02x",gets.speed,gets.pid_kp);
 80083ee:	f9b7 3008 	ldrsh.w	r3, [r7, #8]
 80083f2:	461a      	mov	r2, r3
 80083f4:	793b      	ldrb	r3, [r7, #4]
 80083f6:	4924      	ldr	r1, [pc, #144]	; (8008488 <printToLcdDrv2Receive+0xe0>)
 80083f8:	4822      	ldr	r0, [pc, #136]	; (8008484 <printToLcdDrv2Receive+0xdc>)
 80083fa:	f001 f8a3 	bl	8009544 <siprintf>
	LCD_Send_String(LCD_I2C_CHANNEL2,lcdBuff,STR_NOSLIDE);
 80083fe:	4c1f      	ldr	r4, [pc, #124]	; (800847c <printToLcdDrv2Receive+0xd4>)
 8008400:	2300      	movs	r3, #0
 8008402:	9312      	str	r3, [sp, #72]	; 0x48
 8008404:	4b1f      	ldr	r3, [pc, #124]	; (8008484 <printToLcdDrv2Receive+0xdc>)
 8008406:	9311      	str	r3, [sp, #68]	; 0x44
 8008408:	4668      	mov	r0, sp
 800840a:	f104 0310 	add.w	r3, r4, #16
 800840e:	2244      	movs	r2, #68	; 0x44
 8008410:	4619      	mov	r1, r3
 8008412:	f001 f881 	bl	8009518 <memcpy>
 8008416:	e894 000f 	ldmia.w	r4, {r0, r1, r2, r3}
 800841a:	f000 facf 	bl	80089bc <LCD_Send_String>
	LCD_SetCursor(LCD_I2C_CHANNEL2,2,1);
 800841e:	4c17      	ldr	r4, [pc, #92]	; (800847c <printToLcdDrv2Receive+0xd4>)
 8008420:	2301      	movs	r3, #1
 8008422:	9312      	str	r3, [sp, #72]	; 0x48
 8008424:	2302      	movs	r3, #2
 8008426:	9311      	str	r3, [sp, #68]	; 0x44
 8008428:	4668      	mov	r0, sp
 800842a:	f104 0310 	add.w	r3, r4, #16
 800842e:	2244      	movs	r2, #68	; 0x44
 8008430:	4619      	mov	r1, r3
 8008432:	f001 f871 	bl	8009518 <memcpy>
 8008436:	e894 000f 	ldmia.w	r4, {r0, r1, r2, r3}
 800843a:	f000 fa7f 	bl	800893c <LCD_SetCursor>
	sprintf(lcdBuff,"i:%02x d:%02x f:%02x",gets.pid_ki,gets.pid_kd,gets.soft_f);
 800843e:	797b      	ldrb	r3, [r7, #5]
 8008440:	461a      	mov	r2, r3
 8008442:	79bb      	ldrb	r3, [r7, #6]
 8008444:	4619      	mov	r1, r3
 8008446:	7abb      	ldrb	r3, [r7, #10]
 8008448:	9300      	str	r3, [sp, #0]
 800844a:	460b      	mov	r3, r1
 800844c:	490f      	ldr	r1, [pc, #60]	; (800848c <printToLcdDrv2Receive+0xe4>)
 800844e:	480d      	ldr	r0, [pc, #52]	; (8008484 <printToLcdDrv2Receive+0xdc>)
 8008450:	f001 f878 	bl	8009544 <siprintf>
	LCD_Send_String(LCD_I2C_CHANNEL2,lcdBuff,STR_NOSLIDE);
 8008454:	4c09      	ldr	r4, [pc, #36]	; (800847c <printToLcdDrv2Receive+0xd4>)
 8008456:	2300      	movs	r3, #0
 8008458:	9312      	str	r3, [sp, #72]	; 0x48
 800845a:	4b0a      	ldr	r3, [pc, #40]	; (8008484 <printToLcdDrv2Receive+0xdc>)
 800845c:	9311      	str	r3, [sp, #68]	; 0x44
 800845e:	4668      	mov	r0, sp
 8008460:	f104 0310 	add.w	r3, r4, #16
 8008464:	2244      	movs	r2, #68	; 0x44
 8008466:	4619      	mov	r1, r3
 8008468:	f001 f856 	bl	8009518 <memcpy>
 800846c:	e894 000f 	ldmia.w	r4, {r0, r1, r2, r3}
 8008470:	f000 faa4 	bl	80089bc <LCD_Send_String>
}
 8008474:	bf00      	nop
 8008476:	3714      	adds	r7, #20
 8008478:	46bd      	mov	sp, r7
 800847a:	bd90      	pop	{r4, r7, pc}
 800847c:	20004aac 	.word	0x20004aac
 8008480:	08009e30 	.word	0x08009e30
 8008484:	20004ce4 	.word	0x20004ce4
 8008488:	08009e44 	.word	0x08009e44
 800848c:	08009df0 	.word	0x08009df0

08008490 <printToLcdDrv2Transmit>:
void printToLcdDrv2Transmit(tMD_interface sends,bool isSelected){
 8008490:	b590      	push	{r4, r7, lr}
 8008492:	b099      	sub	sp, #100	; 0x64
 8008494:	af14      	add	r7, sp, #80	; 0x50
 8008496:	1d3c      	adds	r4, r7, #4
 8008498:	e884 0007 	stmia.w	r4, {r0, r1, r2}
 800849c:	70fb      	strb	r3, [r7, #3]
	LCD_SetCursor(LCD_I2C_CHANNEL2,1,1);
 800849e:	4c31      	ldr	r4, [pc, #196]	; (8008564 <printToLcdDrv2Transmit+0xd4>)
 80084a0:	2301      	movs	r3, #1
 80084a2:	9312      	str	r3, [sp, #72]	; 0x48
 80084a4:	2301      	movs	r3, #1
 80084a6:	9311      	str	r3, [sp, #68]	; 0x44
 80084a8:	4668      	mov	r0, sp
 80084aa:	f104 0310 	add.w	r3, r4, #16
 80084ae:	2244      	movs	r2, #68	; 0x44
 80084b0:	4619      	mov	r1, r3
 80084b2:	f001 f831 	bl	8009518 <memcpy>
 80084b6:	e894 000f 	ldmia.w	r4, {r0, r1, r2, r3}
 80084ba:	f000 fa3f 	bl	800893c <LCD_SetCursor>
	if(isSelected)	sprintf(lcdBuff,"-Gdn2-a:%03d p:%02x",sends.speed,sends.pid_kp);
 80084be:	78fb      	ldrb	r3, [r7, #3]
 80084c0:	2b00      	cmp	r3, #0
 80084c2:	d008      	beq.n	80084d6 <printToLcdDrv2Transmit+0x46>
 80084c4:	f9b7 3008 	ldrsh.w	r3, [r7, #8]
 80084c8:	461a      	mov	r2, r3
 80084ca:	793b      	ldrb	r3, [r7, #4]
 80084cc:	4926      	ldr	r1, [pc, #152]	; (8008568 <printToLcdDrv2Transmit+0xd8>)
 80084ce:	4827      	ldr	r0, [pc, #156]	; (800856c <printToLcdDrv2Transmit+0xdc>)
 80084d0:	f001 f838 	bl	8009544 <siprintf>
 80084d4:	e007      	b.n	80084e6 <printToLcdDrv2Transmit+0x56>
	else	sprintf(lcdBuff,"Gdn2 a:%03d p:%02x",sends.speed,sends.pid_kp);
 80084d6:	f9b7 3008 	ldrsh.w	r3, [r7, #8]
 80084da:	461a      	mov	r2, r3
 80084dc:	793b      	ldrb	r3, [r7, #4]
 80084de:	4924      	ldr	r1, [pc, #144]	; (8008570 <printToLcdDrv2Transmit+0xe0>)
 80084e0:	4822      	ldr	r0, [pc, #136]	; (800856c <printToLcdDrv2Transmit+0xdc>)
 80084e2:	f001 f82f 	bl	8009544 <siprintf>
	LCD_Send_String(LCD_I2C_CHANNEL2,lcdBuff,STR_NOSLIDE);
 80084e6:	4c1f      	ldr	r4, [pc, #124]	; (8008564 <printToLcdDrv2Transmit+0xd4>)
 80084e8:	2300      	movs	r3, #0
 80084ea:	9312      	str	r3, [sp, #72]	; 0x48
 80084ec:	4b1f      	ldr	r3, [pc, #124]	; (800856c <printToLcdDrv2Transmit+0xdc>)
 80084ee:	9311      	str	r3, [sp, #68]	; 0x44
 80084f0:	4668      	mov	r0, sp
 80084f2:	f104 0310 	add.w	r3, r4, #16
 80084f6:	2244      	movs	r2, #68	; 0x44
 80084f8:	4619      	mov	r1, r3
 80084fa:	f001 f80d 	bl	8009518 <memcpy>
 80084fe:	e894 000f 	ldmia.w	r4, {r0, r1, r2, r3}
 8008502:	f000 fa5b 	bl	80089bc <LCD_Send_String>
	LCD_SetCursor(LCD_I2C_CHANNEL2,2,1);
 8008506:	4c17      	ldr	r4, [pc, #92]	; (8008564 <printToLcdDrv2Transmit+0xd4>)
 8008508:	2301      	movs	r3, #1
 800850a:	9312      	str	r3, [sp, #72]	; 0x48
 800850c:	2302      	movs	r3, #2
 800850e:	9311      	str	r3, [sp, #68]	; 0x44
 8008510:	4668      	mov	r0, sp
 8008512:	f104 0310 	add.w	r3, r4, #16
 8008516:	2244      	movs	r2, #68	; 0x44
 8008518:	4619      	mov	r1, r3
 800851a:	f000 fffd 	bl	8009518 <memcpy>
 800851e:	e894 000f 	ldmia.w	r4, {r0, r1, r2, r3}
 8008522:	f000 fa0b 	bl	800893c <LCD_SetCursor>
	sprintf(lcdBuff,"i:%02x d:%02x f:%02x",sends.pid_ki,sends.pid_kd,sends.soft_f);
 8008526:	797b      	ldrb	r3, [r7, #5]
 8008528:	461a      	mov	r2, r3
 800852a:	79bb      	ldrb	r3, [r7, #6]
 800852c:	4619      	mov	r1, r3
 800852e:	7abb      	ldrb	r3, [r7, #10]
 8008530:	9300      	str	r3, [sp, #0]
 8008532:	460b      	mov	r3, r1
 8008534:	490f      	ldr	r1, [pc, #60]	; (8008574 <printToLcdDrv2Transmit+0xe4>)
 8008536:	480d      	ldr	r0, [pc, #52]	; (800856c <printToLcdDrv2Transmit+0xdc>)
 8008538:	f001 f804 	bl	8009544 <siprintf>
	LCD_Send_String(LCD_I2C_CHANNEL2,lcdBuff,STR_NOSLIDE);
 800853c:	4c09      	ldr	r4, [pc, #36]	; (8008564 <printToLcdDrv2Transmit+0xd4>)
 800853e:	2300      	movs	r3, #0
 8008540:	9312      	str	r3, [sp, #72]	; 0x48
 8008542:	4b0a      	ldr	r3, [pc, #40]	; (800856c <printToLcdDrv2Transmit+0xdc>)
 8008544:	9311      	str	r3, [sp, #68]	; 0x44
 8008546:	4668      	mov	r0, sp
 8008548:	f104 0310 	add.w	r3, r4, #16
 800854c:	2244      	movs	r2, #68	; 0x44
 800854e:	4619      	mov	r1, r3
 8008550:	f000 ffe2 	bl	8009518 <memcpy>
 8008554:	e894 000f 	ldmia.w	r4, {r0, r1, r2, r3}
 8008558:	f000 fa30 	bl	80089bc <LCD_Send_String>
}
 800855c:	bf00      	nop
 800855e:	3714      	adds	r7, #20
 8008560:	46bd      	mov	sp, r7
 8008562:	bd90      	pop	{r4, r7, pc}
 8008564:	20004aac 	.word	0x20004aac
 8008568:	08009e58 	.word	0x08009e58
 800856c:	20004ce4 	.word	0x20004ce4
 8008570:	08009e6c 	.word	0x08009e6c
 8008574:	08009df0 	.word	0x08009df0

08008578 <cleanTheLcd>:
void cleanTheLcd(void){
 8008578:	b590      	push	{r4, r7, lr}
 800857a:	b093      	sub	sp, #76	; 0x4c
 800857c:	af12      	add	r7, sp, #72	; 0x48
	LCD_Clear(LCD_I2C_CHANNEL1);
 800857e:	4c0e      	ldr	r4, [pc, #56]	; (80085b8 <cleanTheLcd+0x40>)
 8008580:	4668      	mov	r0, sp
 8008582:	f104 0310 	add.w	r3, r4, #16
 8008586:	2244      	movs	r2, #68	; 0x44
 8008588:	4619      	mov	r1, r3
 800858a:	f000 ffc5 	bl	8009518 <memcpy>
 800858e:	e894 000f 	ldmia.w	r4, {r0, r1, r2, r3}
 8008592:	f000 f9a9 	bl	80088e8 <LCD_Clear>
	LCD_Clear(LCD_I2C_CHANNEL2);
 8008596:	4c09      	ldr	r4, [pc, #36]	; (80085bc <cleanTheLcd+0x44>)
 8008598:	4668      	mov	r0, sp
 800859a:	f104 0310 	add.w	r3, r4, #16
 800859e:	2244      	movs	r2, #68	; 0x44
 80085a0:	4619      	mov	r1, r3
 80085a2:	f000 ffb9 	bl	8009518 <memcpy>
 80085a6:	e894 000f 	ldmia.w	r4, {r0, r1, r2, r3}
 80085aa:	f000 f99d 	bl	80088e8 <LCD_Clear>
}
 80085ae:	bf00      	nop
 80085b0:	3704      	adds	r7, #4
 80085b2:	46bd      	mov	sp, r7
 80085b4:	bd90      	pop	{r4, r7, pc}
 80085b6:	bf00      	nop
 80085b8:	20004a58 	.word	0x20004a58
 80085bc:	20004aac 	.word	0x20004aac

080085c0 <lcdController>:
void lcdController(void){
 80085c0:	b590      	push	{r4, r7, lr}
 80085c2:	b087      	sub	sp, #28
 80085c4:	af00      	add	r7, sp, #0
	static mD_interface temp1;
	static tMD_interface temp2;
	static uint8_t itemVal=0,statuVal=0;
	if(0==statuVal){
 80085c6:	4b50      	ldr	r3, [pc, #320]	; (8008708 <lcdController+0x148>)
 80085c8:	781b      	ldrb	r3, [r3, #0]
 80085ca:	2b00      	cmp	r3, #0
 80085cc:	d147      	bne.n	800865e <lcdController+0x9e>
		if(0==itemVal){
 80085ce:	4b4f      	ldr	r3, [pc, #316]	; (800870c <lcdController+0x14c>)
 80085d0:	781b      	ldrb	r3, [r3, #0]
 80085d2:	2b00      	cmp	r3, #0
 80085d4:	d122      	bne.n	800861c <lcdController+0x5c>
			temp1=getDriver1TransmitVal();
 80085d6:	4c4e      	ldr	r4, [pc, #312]	; (8008710 <lcdController+0x150>)
 80085d8:	f107 0310 	add.w	r3, r7, #16
 80085dc:	4618      	mov	r0, r3
 80085de:	f7ff fd25 	bl	800802c <getDriver1TransmitVal>
 80085e2:	4622      	mov	r2, r4
 80085e4:	f107 0310 	add.w	r3, r7, #16
 80085e8:	6818      	ldr	r0, [r3, #0]
 80085ea:	6010      	str	r0, [r2, #0]
 80085ec:	889b      	ldrh	r3, [r3, #4]
 80085ee:	8093      	strh	r3, [r2, #4]
			printToLcdDrv1Transmit(temp1,true);
 80085f0:	4b47      	ldr	r3, [pc, #284]	; (8008710 <lcdController+0x150>)
 80085f2:	2201      	movs	r2, #1
 80085f4:	e893 0003 	ldmia.w	r3, {r0, r1}
 80085f8:	f7ff fe62 	bl	80082c0 <printToLcdDrv1Transmit>
			temp2=getDriver2TransmitVal();
 80085fc:	4c45      	ldr	r4, [pc, #276]	; (8008714 <lcdController+0x154>)
 80085fe:	463b      	mov	r3, r7
 8008600:	4618      	mov	r0, r3
 8008602:	f7ff fd25 	bl	8008050 <getDriver2TransmitVal>
 8008606:	463b      	mov	r3, r7
 8008608:	e893 0007 	ldmia.w	r3, {r0, r1, r2}
 800860c:	e884 0007 	stmia.w	r4, {r0, r1, r2}
			printToLcdDrv2Transmit(temp2,false);
 8008610:	4a40      	ldr	r2, [pc, #256]	; (8008714 <lcdController+0x154>)
 8008612:	2300      	movs	r3, #0
 8008614:	ca07      	ldmia	r2, {r0, r1, r2}
 8008616:	f7ff ff3b 	bl	8008490 <printToLcdDrv2Transmit>
 800861a:	e065      	b.n	80086e8 <lcdController+0x128>

		}else{
			temp1=getDriver1ReceiveVal();
 800861c:	4c3c      	ldr	r4, [pc, #240]	; (8008710 <lcdController+0x150>)
 800861e:	463b      	mov	r3, r7
 8008620:	4618      	mov	r0, r3
 8008622:	f000 fdf5 	bl	8009210 <getDriver1ReceiveVal>
 8008626:	4622      	mov	r2, r4
 8008628:	463b      	mov	r3, r7
 800862a:	6818      	ldr	r0, [r3, #0]
 800862c:	6010      	str	r0, [r2, #0]
 800862e:	889b      	ldrh	r3, [r3, #4]
 8008630:	8093      	strh	r3, [r2, #4]
			printToLcdDrv1Receive(temp1,true);
 8008632:	4b37      	ldr	r3, [pc, #220]	; (8008710 <lcdController+0x150>)
 8008634:	2201      	movs	r2, #1
 8008636:	e893 0003 	ldmia.w	r3, {r0, r1}
 800863a:	f7ff fdcd 	bl	80081d8 <printToLcdDrv1Receive>
			temp2=getDriver2ReceiveVal();
 800863e:	4c35      	ldr	r4, [pc, #212]	; (8008714 <lcdController+0x154>)
 8008640:	463b      	mov	r3, r7
 8008642:	4618      	mov	r0, r3
 8008644:	f000 fdf6 	bl	8009234 <getDriver2ReceiveVal>
 8008648:	463b      	mov	r3, r7
 800864a:	e893 0007 	ldmia.w	r3, {r0, r1, r2}
 800864e:	e884 0007 	stmia.w	r4, {r0, r1, r2}
			printToLcdDrv2Receive(temp2,false);
 8008652:	4a30      	ldr	r2, [pc, #192]	; (8008714 <lcdController+0x154>)
 8008654:	2300      	movs	r3, #0
 8008656:	ca07      	ldmia	r2, {r0, r1, r2}
 8008658:	f7ff fea6 	bl	80083a8 <printToLcdDrv2Receive>
 800865c:	e044      	b.n	80086e8 <lcdController+0x128>
		}
	}
	else{
		if(0==itemVal){
 800865e:	4b2b      	ldr	r3, [pc, #172]	; (800870c <lcdController+0x14c>)
 8008660:	781b      	ldrb	r3, [r3, #0]
 8008662:	2b00      	cmp	r3, #0
 8008664:	d120      	bne.n	80086a8 <lcdController+0xe8>
			temp2=getDriver2TransmitVal();
 8008666:	4c2b      	ldr	r4, [pc, #172]	; (8008714 <lcdController+0x154>)
 8008668:	463b      	mov	r3, r7
 800866a:	4618      	mov	r0, r3
 800866c:	f7ff fcf0 	bl	8008050 <getDriver2TransmitVal>
 8008670:	463b      	mov	r3, r7
 8008672:	e893 0007 	ldmia.w	r3, {r0, r1, r2}
 8008676:	e884 0007 	stmia.w	r4, {r0, r1, r2}
			printToLcdDrv2Transmit(temp2,true);
 800867a:	4a26      	ldr	r2, [pc, #152]	; (8008714 <lcdController+0x154>)
 800867c:	2301      	movs	r3, #1
 800867e:	ca07      	ldmia	r2, {r0, r1, r2}
 8008680:	f7ff ff06 	bl	8008490 <printToLcdDrv2Transmit>
			temp1=getDriver1TransmitVal();
 8008684:	4c22      	ldr	r4, [pc, #136]	; (8008710 <lcdController+0x150>)
 8008686:	463b      	mov	r3, r7
 8008688:	4618      	mov	r0, r3
 800868a:	f7ff fccf 	bl	800802c <getDriver1TransmitVal>
 800868e:	4622      	mov	r2, r4
 8008690:	463b      	mov	r3, r7
 8008692:	6818      	ldr	r0, [r3, #0]
 8008694:	6010      	str	r0, [r2, #0]
 8008696:	889b      	ldrh	r3, [r3, #4]
 8008698:	8093      	strh	r3, [r2, #4]
			printToLcdDrv1Transmit(temp1,false);
 800869a:	4b1d      	ldr	r3, [pc, #116]	; (8008710 <lcdController+0x150>)
 800869c:	2200      	movs	r2, #0
 800869e:	e893 0003 	ldmia.w	r3, {r0, r1}
 80086a2:	f7ff fe0d 	bl	80082c0 <printToLcdDrv1Transmit>
 80086a6:	e01f      	b.n	80086e8 <lcdController+0x128>

		}else{
			temp2=getDriver2ReceiveVal();
 80086a8:	4c1a      	ldr	r4, [pc, #104]	; (8008714 <lcdController+0x154>)
 80086aa:	463b      	mov	r3, r7
 80086ac:	4618      	mov	r0, r3
 80086ae:	f000 fdc1 	bl	8009234 <getDriver2ReceiveVal>
 80086b2:	463b      	mov	r3, r7
 80086b4:	e893 0007 	ldmia.w	r3, {r0, r1, r2}
 80086b8:	e884 0007 	stmia.w	r4, {r0, r1, r2}
			printToLcdDrv2Receive(temp2,true);
 80086bc:	4a15      	ldr	r2, [pc, #84]	; (8008714 <lcdController+0x154>)
 80086be:	2301      	movs	r3, #1
 80086c0:	ca07      	ldmia	r2, {r0, r1, r2}
 80086c2:	f7ff fe71 	bl	80083a8 <printToLcdDrv2Receive>
			temp1=getDriver1ReceiveVal();
 80086c6:	4c12      	ldr	r4, [pc, #72]	; (8008710 <lcdController+0x150>)
 80086c8:	463b      	mov	r3, r7
 80086ca:	4618      	mov	r0, r3
 80086cc:	f000 fda0 	bl	8009210 <getDriver1ReceiveVal>
 80086d0:	4622      	mov	r2, r4
 80086d2:	463b      	mov	r3, r7
 80086d4:	6818      	ldr	r0, [r3, #0]
 80086d6:	6010      	str	r0, [r2, #0]
 80086d8:	889b      	ldrh	r3, [r3, #4]
 80086da:	8093      	strh	r3, [r2, #4]
			printToLcdDrv1Receive(temp1,false);
 80086dc:	4b0c      	ldr	r3, [pc, #48]	; (8008710 <lcdController+0x150>)
 80086de:	2200      	movs	r2, #0
 80086e0:	e893 0003 	ldmia.w	r3, {r0, r1}
 80086e4:	f7ff fd78 	bl	80081d8 <printToLcdDrv1Receive>
		}
	}
	statuVal=getSelectedLcdVal();
 80086e8:	f7ff fcc4 	bl	8008074 <getSelectedLcdVal>
 80086ec:	4603      	mov	r3, r0
 80086ee:	461a      	mov	r2, r3
 80086f0:	4b05      	ldr	r3, [pc, #20]	; (8008708 <lcdController+0x148>)
 80086f2:	701a      	strb	r2, [r3, #0]
	itemVal=getSelectedLcdItemVal();
 80086f4:	f7ff fcca 	bl	800808c <getSelectedLcdItemVal>
 80086f8:	4603      	mov	r3, r0
 80086fa:	461a      	mov	r2, r3
 80086fc:	4b03      	ldr	r3, [pc, #12]	; (800870c <lcdController+0x14c>)
 80086fe:	701a      	strb	r2, [r3, #0]
}
 8008700:	bf00      	nop
 8008702:	371c      	adds	r7, #28
 8008704:	46bd      	mov	sp, r7
 8008706:	bd90      	pop	{r4, r7, pc}
 8008708:	200049ba 	.word	0x200049ba
 800870c:	200049bb 	.word	0x200049bb
 8008710:	200049bc 	.word	0x200049bc
 8008714:	200049c4 	.word	0x200049c4

08008718 <LCD_i2cDeviceCheck>:
/**
*@brief: Lcd i2c device check.
*@retval: none
*/
void LCD_i2cDeviceCheck(I2C_HandleTypeDef hi2cx)
{
 8008718:	b084      	sub	sp, #16
 800871a:	b580      	push	{r7, lr}
 800871c:	af00      	add	r7, sp, #0
 800871e:	f107 0c08 	add.w	ip, r7, #8
 8008722:	e88c 000f 	stmia.w	ip, {r0, r1, r2, r3}
	/* Checks if target device is ready for communication. */
	/* 3 is number of trials, 1000ms is timeout */
	HAL_Delay(50);
 8008726:	2032      	movs	r0, #50	; 0x32
 8008728:	f7f8 fd9c 	bl	8001264 <HAL_Delay>
	while (HAL_I2C_IsDeviceReady(&hi2cx, i2cDeviceAddr, 3, 1000) != HAL_OK) 
 800872c:	bf00      	nop
 800872e:	4b0a      	ldr	r3, [pc, #40]	; (8008758 <LCD_i2cDeviceCheck+0x40>)
 8008730:	781b      	ldrb	r3, [r3, #0]
 8008732:	b299      	uxth	r1, r3
 8008734:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
 8008738:	2203      	movs	r2, #3
 800873a:	f107 0008 	add.w	r0, r7, #8
 800873e:	f7f9 fe9b 	bl	8002478 <HAL_I2C_IsDeviceReady>
 8008742:	4603      	mov	r3, r0
 8008744:	2b00      	cmp	r3, #0
 8008746:	d1f2      	bne.n	800872e <LCD_i2cDeviceCheck+0x16>
	{	
		
	}
}
 8008748:	bf00      	nop
 800874a:	bf00      	nop
 800874c:	46bd      	mov	sp, r7
 800874e:	e8bd 4080 	ldmia.w	sp!, {r7, lr}
 8008752:	b004      	add	sp, #16
 8008754:	4770      	bx	lr
 8008756:	bf00      	nop
 8008758:	20000011 	.word	0x20000011

0800875c <LCD_Set_Command>:
/**
*@brief: Send commands to lcd.
*@retval: none
*/
void LCD_Set_Command(I2C_HandleTypeDef hi2cx,uint8_t cmd)
{
 800875c:	b084      	sub	sp, #16
 800875e:	b580      	push	{r7, lr}
 8008760:	b082      	sub	sp, #8
 8008762:	af02      	add	r7, sp, #8
 8008764:	f107 0c08 	add.w	ip, r7, #8
 8008768:	e88c 000f 	stmia.w	ip, {r0, r1, r2, r3}
	data_M = cmd & Mask_Data;        //Most significant bit
 800876c:	4b25      	ldr	r3, [pc, #148]	; (8008804 <LCD_Set_Command+0xa8>)
 800876e:	781a      	ldrb	r2, [r3, #0]
 8008770:	f897 305c 	ldrb.w	r3, [r7, #92]	; 0x5c
 8008774:	4013      	ands	r3, r2
 8008776:	b2da      	uxtb	r2, r3
 8008778:	4b23      	ldr	r3, [pc, #140]	; (8008808 <LCD_Set_Command+0xac>)
 800877a:	701a      	strb	r2, [r3, #0]
	data_L = (cmd << 4) & Mask_Data; //Least significant bit
 800877c:	f897 305c 	ldrb.w	r3, [r7, #92]	; 0x5c
 8008780:	011b      	lsls	r3, r3, #4
 8008782:	b25a      	sxtb	r2, r3
 8008784:	4b1f      	ldr	r3, [pc, #124]	; (8008804 <LCD_Set_Command+0xa8>)
 8008786:	781b      	ldrb	r3, [r3, #0]
 8008788:	b25b      	sxtb	r3, r3
 800878a:	4013      	ands	r3, r2
 800878c:	b25b      	sxtb	r3, r3
 800878e:	b2da      	uxtb	r2, r3
 8008790:	4b1e      	ldr	r3, [pc, #120]	; (800880c <LCD_Set_Command+0xb0>)
 8008792:	701a      	strb	r2, [r3, #0]
	
	//For backlight On/off
	data_M |= data_BL;
 8008794:	4b1c      	ldr	r3, [pc, #112]	; (8008808 <LCD_Set_Command+0xac>)
 8008796:	781a      	ldrb	r2, [r3, #0]
 8008798:	4b1d      	ldr	r3, [pc, #116]	; (8008810 <LCD_Set_Command+0xb4>)
 800879a:	781b      	ldrb	r3, [r3, #0]
 800879c:	4313      	orrs	r3, r2
 800879e:	b2da      	uxtb	r2, r3
 80087a0:	4b19      	ldr	r3, [pc, #100]	; (8008808 <LCD_Set_Command+0xac>)
 80087a2:	701a      	strb	r2, [r3, #0]
	data_L |= data_BL;
 80087a4:	4b19      	ldr	r3, [pc, #100]	; (800880c <LCD_Set_Command+0xb0>)
 80087a6:	781a      	ldrb	r2, [r3, #0]
 80087a8:	4b19      	ldr	r3, [pc, #100]	; (8008810 <LCD_Set_Command+0xb4>)
 80087aa:	781b      	ldrb	r3, [r3, #0]
 80087ac:	4313      	orrs	r3, r2
 80087ae:	b2da      	uxtb	r2, r3
 80087b0:	4b16      	ldr	r3, [pc, #88]	; (800880c <LCD_Set_Command+0xb0>)
 80087b2:	701a      	strb	r2, [r3, #0]
	
	data[0] = data_M | LCD_E;  //Enable E pin, RS=0
 80087b4:	4b14      	ldr	r3, [pc, #80]	; (8008808 <LCD_Set_Command+0xac>)
 80087b6:	781b      	ldrb	r3, [r3, #0]
 80087b8:	f043 0304 	orr.w	r3, r3, #4
 80087bc:	b2da      	uxtb	r2, r3
 80087be:	4b15      	ldr	r3, [pc, #84]	; (8008814 <LCD_Set_Command+0xb8>)
 80087c0:	701a      	strb	r2, [r3, #0]
	data[1] = data_M;          //Disable E pin, RS=0
 80087c2:	4b11      	ldr	r3, [pc, #68]	; (8008808 <LCD_Set_Command+0xac>)
 80087c4:	781a      	ldrb	r2, [r3, #0]
 80087c6:	4b13      	ldr	r3, [pc, #76]	; (8008814 <LCD_Set_Command+0xb8>)
 80087c8:	705a      	strb	r2, [r3, #1]
	data[2] = data_L | LCD_E;
 80087ca:	4b10      	ldr	r3, [pc, #64]	; (800880c <LCD_Set_Command+0xb0>)
 80087cc:	781b      	ldrb	r3, [r3, #0]
 80087ce:	f043 0304 	orr.w	r3, r3, #4
 80087d2:	b2da      	uxtb	r2, r3
 80087d4:	4b0f      	ldr	r3, [pc, #60]	; (8008814 <LCD_Set_Command+0xb8>)
 80087d6:	709a      	strb	r2, [r3, #2]
  data[3] = data_L;
 80087d8:	4b0c      	ldr	r3, [pc, #48]	; (800880c <LCD_Set_Command+0xb0>)
 80087da:	781a      	ldrb	r2, [r3, #0]
 80087dc:	4b0d      	ldr	r3, [pc, #52]	; (8008814 <LCD_Set_Command+0xb8>)
 80087de:	70da      	strb	r2, [r3, #3]
	
	HAL_I2C_Master_Transmit(&hi2cx, i2cDeviceAddr, (uint8_t*)data, 4, 200);
 80087e0:	4b0d      	ldr	r3, [pc, #52]	; (8008818 <LCD_Set_Command+0xbc>)
 80087e2:	781b      	ldrb	r3, [r3, #0]
 80087e4:	b299      	uxth	r1, r3
 80087e6:	23c8      	movs	r3, #200	; 0xc8
 80087e8:	9300      	str	r3, [sp, #0]
 80087ea:	2304      	movs	r3, #4
 80087ec:	4a09      	ldr	r2, [pc, #36]	; (8008814 <LCD_Set_Command+0xb8>)
 80087ee:	f107 0008 	add.w	r0, r7, #8
 80087f2:	f7f9 fd43 	bl	800227c <HAL_I2C_Master_Transmit>
}
 80087f6:	bf00      	nop
 80087f8:	46bd      	mov	sp, r7
 80087fa:	e8bd 4080 	ldmia.w	sp!, {r7, lr}
 80087fe:	b004      	add	sp, #16
 8008800:	4770      	bx	lr
 8008802:	bf00      	nop
 8008804:	20000012 	.word	0x20000012
 8008808:	200049d4 	.word	0x200049d4
 800880c:	200049d5 	.word	0x200049d5
 8008810:	200049d6 	.word	0x200049d6
 8008814:	200049d0 	.word	0x200049d0
 8008818:	20000011 	.word	0x20000011

0800881c <LCD_Write_Data>:
/**
*@brief: Write data to lcd.
*@retval: none
*/
void LCD_Write_Data(I2C_HandleTypeDef hi2cx,uint8_t datax)
{
 800881c:	b084      	sub	sp, #16
 800881e:	b580      	push	{r7, lr}
 8008820:	b082      	sub	sp, #8
 8008822:	af02      	add	r7, sp, #8
 8008824:	f107 0c08 	add.w	ip, r7, #8
 8008828:	e88c 000f 	stmia.w	ip, {r0, r1, r2, r3}
	data_M = datax & Mask_Data;        //Most significant bit
 800882c:	4b28      	ldr	r3, [pc, #160]	; (80088d0 <LCD_Write_Data+0xb4>)
 800882e:	781a      	ldrb	r2, [r3, #0]
 8008830:	f897 305c 	ldrb.w	r3, [r7, #92]	; 0x5c
 8008834:	4013      	ands	r3, r2
 8008836:	b2da      	uxtb	r2, r3
 8008838:	4b26      	ldr	r3, [pc, #152]	; (80088d4 <LCD_Write_Data+0xb8>)
 800883a:	701a      	strb	r2, [r3, #0]
	data_L = (datax << 4) & Mask_Data; //Least significant bit
 800883c:	f897 305c 	ldrb.w	r3, [r7, #92]	; 0x5c
 8008840:	011b      	lsls	r3, r3, #4
 8008842:	b25a      	sxtb	r2, r3
 8008844:	4b22      	ldr	r3, [pc, #136]	; (80088d0 <LCD_Write_Data+0xb4>)
 8008846:	781b      	ldrb	r3, [r3, #0]
 8008848:	b25b      	sxtb	r3, r3
 800884a:	4013      	ands	r3, r2
 800884c:	b25b      	sxtb	r3, r3
 800884e:	b2da      	uxtb	r2, r3
 8008850:	4b21      	ldr	r3, [pc, #132]	; (80088d8 <LCD_Write_Data+0xbc>)
 8008852:	701a      	strb	r2, [r3, #0]
	
	//For backlight On/off
	data_M |= data_BL;
 8008854:	4b1f      	ldr	r3, [pc, #124]	; (80088d4 <LCD_Write_Data+0xb8>)
 8008856:	781a      	ldrb	r2, [r3, #0]
 8008858:	4b20      	ldr	r3, [pc, #128]	; (80088dc <LCD_Write_Data+0xc0>)
 800885a:	781b      	ldrb	r3, [r3, #0]
 800885c:	4313      	orrs	r3, r2
 800885e:	b2da      	uxtb	r2, r3
 8008860:	4b1c      	ldr	r3, [pc, #112]	; (80088d4 <LCD_Write_Data+0xb8>)
 8008862:	701a      	strb	r2, [r3, #0]
	data_L |= data_BL;
 8008864:	4b1c      	ldr	r3, [pc, #112]	; (80088d8 <LCD_Write_Data+0xbc>)
 8008866:	781a      	ldrb	r2, [r3, #0]
 8008868:	4b1c      	ldr	r3, [pc, #112]	; (80088dc <LCD_Write_Data+0xc0>)
 800886a:	781b      	ldrb	r3, [r3, #0]
 800886c:	4313      	orrs	r3, r2
 800886e:	b2da      	uxtb	r2, r3
 8008870:	4b19      	ldr	r3, [pc, #100]	; (80088d8 <LCD_Write_Data+0xbc>)
 8008872:	701a      	strb	r2, [r3, #0]
	 	
	data[0] = data_M | LCD_E|LCD_RS;  //Enable E pin, RS=1
 8008874:	4b17      	ldr	r3, [pc, #92]	; (80088d4 <LCD_Write_Data+0xb8>)
 8008876:	781b      	ldrb	r3, [r3, #0]
 8008878:	f043 0305 	orr.w	r3, r3, #5
 800887c:	b2da      	uxtb	r2, r3
 800887e:	4b18      	ldr	r3, [pc, #96]	; (80088e0 <LCD_Write_Data+0xc4>)
 8008880:	701a      	strb	r2, [r3, #0]
	data[1] = data_M | LCD_RS;        //Disable E pin, RS=1
 8008882:	4b14      	ldr	r3, [pc, #80]	; (80088d4 <LCD_Write_Data+0xb8>)
 8008884:	781b      	ldrb	r3, [r3, #0]
 8008886:	f043 0301 	orr.w	r3, r3, #1
 800888a:	b2da      	uxtb	r2, r3
 800888c:	4b14      	ldr	r3, [pc, #80]	; (80088e0 <LCD_Write_Data+0xc4>)
 800888e:	705a      	strb	r2, [r3, #1]
	data[2] = data_L | LCD_E|LCD_RS;
 8008890:	4b11      	ldr	r3, [pc, #68]	; (80088d8 <LCD_Write_Data+0xbc>)
 8008892:	781b      	ldrb	r3, [r3, #0]
 8008894:	f043 0305 	orr.w	r3, r3, #5
 8008898:	b2da      	uxtb	r2, r3
 800889a:	4b11      	ldr	r3, [pc, #68]	; (80088e0 <LCD_Write_Data+0xc4>)
 800889c:	709a      	strb	r2, [r3, #2]
  data[3] = data_L | LCD_RS;  
 800889e:	4b0e      	ldr	r3, [pc, #56]	; (80088d8 <LCD_Write_Data+0xbc>)
 80088a0:	781b      	ldrb	r3, [r3, #0]
 80088a2:	f043 0301 	orr.w	r3, r3, #1
 80088a6:	b2da      	uxtb	r2, r3
 80088a8:	4b0d      	ldr	r3, [pc, #52]	; (80088e0 <LCD_Write_Data+0xc4>)
 80088aa:	70da      	strb	r2, [r3, #3]
	
	HAL_I2C_Master_Transmit(&hi2cx, i2cDeviceAddr, (uint8_t*)data, 4, 200);
 80088ac:	4b0d      	ldr	r3, [pc, #52]	; (80088e4 <LCD_Write_Data+0xc8>)
 80088ae:	781b      	ldrb	r3, [r3, #0]
 80088b0:	b299      	uxth	r1, r3
 80088b2:	23c8      	movs	r3, #200	; 0xc8
 80088b4:	9300      	str	r3, [sp, #0]
 80088b6:	2304      	movs	r3, #4
 80088b8:	4a09      	ldr	r2, [pc, #36]	; (80088e0 <LCD_Write_Data+0xc4>)
 80088ba:	f107 0008 	add.w	r0, r7, #8
 80088be:	f7f9 fcdd 	bl	800227c <HAL_I2C_Master_Transmit>
}
 80088c2:	bf00      	nop
 80088c4:	46bd      	mov	sp, r7
 80088c6:	e8bd 4080 	ldmia.w	sp!, {r7, lr}
 80088ca:	b004      	add	sp, #16
 80088cc:	4770      	bx	lr
 80088ce:	bf00      	nop
 80088d0:	20000012 	.word	0x20000012
 80088d4:	200049d4 	.word	0x200049d4
 80088d8:	200049d5 	.word	0x200049d5
 80088dc:	200049d6 	.word	0x200049d6
 80088e0:	200049d0 	.word	0x200049d0
 80088e4:	20000011 	.word	0x20000011

080088e8 <LCD_Clear>:
/**
*@brief: Clear lcd display.
*@retval: none
*/
void LCD_Clear(I2C_HandleTypeDef hi2cx)
{
 80088e8:	b084      	sub	sp, #16
 80088ea:	b580      	push	{r7, lr}
 80088ec:	b092      	sub	sp, #72	; 0x48
 80088ee:	af12      	add	r7, sp, #72	; 0x48
 80088f0:	f107 0c08 	add.w	ip, r7, #8
 80088f4:	e88c 000f 	stmia.w	ip, {r0, r1, r2, r3}
	LCD_Set_Command(hi2cx,LCD_CLEAR_DISPLAY);
 80088f8:	2301      	movs	r3, #1
 80088fa:	9311      	str	r3, [sp, #68]	; 0x44
 80088fc:	4668      	mov	r0, sp
 80088fe:	f107 0318 	add.w	r3, r7, #24
 8008902:	2244      	movs	r2, #68	; 0x44
 8008904:	4619      	mov	r1, r3
 8008906:	f000 fe07 	bl	8009518 <memcpy>
 800890a:	f107 0308 	add.w	r3, r7, #8
 800890e:	cb0f      	ldmia	r3, {r0, r1, r2, r3}
 8008910:	f7ff ff24 	bl	800875c <LCD_Set_Command>
	HAL_Delay(10);
 8008914:	200a      	movs	r0, #10
 8008916:	f7f8 fca5 	bl	8001264 <HAL_Delay>
	str_len = 0;
 800891a:	4b06      	ldr	r3, [pc, #24]	; (8008934 <LCD_Clear+0x4c>)
 800891c:	2200      	movs	r2, #0
 800891e:	701a      	strb	r2, [r3, #0]
	line_pos = 1;
 8008920:	4b05      	ldr	r3, [pc, #20]	; (8008938 <LCD_Clear+0x50>)
 8008922:	2201      	movs	r2, #1
 8008924:	701a      	strb	r2, [r3, #0]
}
 8008926:	bf00      	nop
 8008928:	46bd      	mov	sp, r7
 800892a:	e8bd 4080 	ldmia.w	sp!, {r7, lr}
 800892e:	b004      	add	sp, #16
 8008930:	4770      	bx	lr
 8008932:	bf00      	nop
 8008934:	200049d7 	.word	0x200049d7
 8008938:	20000013 	.word	0x20000013

0800893c <LCD_SetCursor>:
*@brief: Set lcd cursor position.
*@param: line_x: line no, chr_x: character no.
*@retval: none
*/
void LCD_SetCursor(I2C_HandleTypeDef hi2cx,int line_x, int chr_x)
{
 800893c:	b084      	sub	sp, #16
 800893e:	b580      	push	{r7, lr}
 8008940:	b092      	sub	sp, #72	; 0x48
 8008942:	af12      	add	r7, sp, #72	; 0x48
 8008944:	f107 0c08 	add.w	ip, r7, #8
 8008948:	e88c 000f 	stmia.w	ip, {r0, r1, r2, r3}
  line_pos = line_x; //hold line position.	
 800894c:	6dfb      	ldr	r3, [r7, #92]	; 0x5c
 800894e:	b2da      	uxtb	r2, r3
 8008950:	4b18      	ldr	r3, [pc, #96]	; (80089b4 <LCD_SetCursor+0x78>)
 8008952:	701a      	strb	r2, [r3, #0]
	
	if(((line_x >=1 && line_x <= line_MAX) && (chr_x >=1 && chr_x <= chr_MAX)))
 8008954:	6dfb      	ldr	r3, [r7, #92]	; 0x5c
 8008956:	2b00      	cmp	r3, #0
 8008958:	dd25      	ble.n	80089a6 <LCD_SetCursor+0x6a>
 800895a:	2302      	movs	r3, #2
 800895c:	461a      	mov	r2, r3
 800895e:	6dfb      	ldr	r3, [r7, #92]	; 0x5c
 8008960:	4293      	cmp	r3, r2
 8008962:	dc20      	bgt.n	80089a6 <LCD_SetCursor+0x6a>
 8008964:	6e3b      	ldr	r3, [r7, #96]	; 0x60
 8008966:	2b00      	cmp	r3, #0
 8008968:	dd1d      	ble.n	80089a6 <LCD_SetCursor+0x6a>
 800896a:	2310      	movs	r3, #16
 800896c:	461a      	mov	r2, r3
 800896e:	6e3b      	ldr	r3, [r7, #96]	; 0x60
 8008970:	4293      	cmp	r3, r2
 8008972:	dc18      	bgt.n	80089a6 <LCD_SetCursor+0x6a>
	{		
		LCD_Set_Command(hi2cx,LCD_SET_DDRAMADDR | Cursor_Data[line_x - 1][chr_x - 1]);
 8008974:	6dfb      	ldr	r3, [r7, #92]	; 0x5c
 8008976:	1e5a      	subs	r2, r3, #1
 8008978:	6e3b      	ldr	r3, [r7, #96]	; 0x60
 800897a:	3b01      	subs	r3, #1
 800897c:	490e      	ldr	r1, [pc, #56]	; (80089b8 <LCD_SetCursor+0x7c>)
 800897e:	0112      	lsls	r2, r2, #4
 8008980:	440a      	add	r2, r1
 8008982:	4413      	add	r3, r2
 8008984:	781b      	ldrb	r3, [r3, #0]
 8008986:	f063 037f 	orn	r3, r3, #127	; 0x7f
 800898a:	b2db      	uxtb	r3, r3
 800898c:	9311      	str	r3, [sp, #68]	; 0x44
 800898e:	4668      	mov	r0, sp
 8008990:	f107 0318 	add.w	r3, r7, #24
 8008994:	2244      	movs	r2, #68	; 0x44
 8008996:	4619      	mov	r1, r3
 8008998:	f000 fdbe 	bl	8009518 <memcpy>
 800899c:	f107 0308 	add.w	r3, r7, #8
 80089a0:	cb0f      	ldmia	r3, {r0, r1, r2, r3}
 80089a2:	f7ff fedb 	bl	800875c <LCD_Set_Command>
	}
}
 80089a6:	bf00      	nop
 80089a8:	46bd      	mov	sp, r7
 80089aa:	e8bd 4080 	ldmia.w	sp!, {r7, lr}
 80089ae:	b004      	add	sp, #16
 80089b0:	4770      	bx	lr
 80089b2:	bf00      	nop
 80089b4:	20000013 	.word	0x20000013
 80089b8:	08009f1c 	.word	0x08009f1c

080089bc <LCD_Send_String>:
*@brief: Send string data to lcd.
*@param: str[]: string array, mode: str slide/noslide.
*@retval: none
*/
void LCD_Send_String(I2C_HandleTypeDef hi2cx,char str[], uint8_t mode)
{	 
 80089bc:	b084      	sub	sp, #16
 80089be:	b590      	push	{r4, r7, lr}
 80089c0:	b09d      	sub	sp, #116	; 0x74
 80089c2:	af14      	add	r7, sp, #80	; 0x50
 80089c4:	f107 0430 	add.w	r4, r7, #48	; 0x30
 80089c8:	e884 000f 	stmia.w	r4, {r0, r1, r2, r3}
 80089cc:	466b      	mov	r3, sp
 80089ce:	461c      	mov	r4, r3
	char *buffer[BFR_MAX];
 80089d0:	2364      	movs	r3, #100	; 0x64
 80089d2:	3b01      	subs	r3, #1
 80089d4:	617b      	str	r3, [r7, #20]
 80089d6:	2364      	movs	r3, #100	; 0x64
 80089d8:	b2d8      	uxtb	r0, r3
 80089da:	f04f 0100 	mov.w	r1, #0
 80089de:	f04f 0200 	mov.w	r2, #0
 80089e2:	f04f 0300 	mov.w	r3, #0
 80089e6:	014b      	lsls	r3, r1, #5
 80089e8:	ea43 63d0 	orr.w	r3, r3, r0, lsr #27
 80089ec:	0142      	lsls	r2, r0, #5
 80089ee:	2364      	movs	r3, #100	; 0x64
 80089f0:	b2d8      	uxtb	r0, r3
 80089f2:	f04f 0100 	mov.w	r1, #0
 80089f6:	f04f 0200 	mov.w	r2, #0
 80089fa:	f04f 0300 	mov.w	r3, #0
 80089fe:	014b      	lsls	r3, r1, #5
 8008a00:	ea43 63d0 	orr.w	r3, r3, r0, lsr #27
 8008a04:	0142      	lsls	r2, r0, #5
 8008a06:	2364      	movs	r3, #100	; 0x64
 8008a08:	009b      	lsls	r3, r3, #2
 8008a0a:	3307      	adds	r3, #7
 8008a0c:	08db      	lsrs	r3, r3, #3
 8008a0e:	00db      	lsls	r3, r3, #3
 8008a10:	ebad 0d03 	sub.w	sp, sp, r3
 8008a14:	ab14      	add	r3, sp, #80	; 0x50
 8008a16:	3303      	adds	r3, #3
 8008a18:	089b      	lsrs	r3, r3, #2
 8008a1a:	009b      	lsls	r3, r3, #2
 8008a1c:	613b      	str	r3, [r7, #16]
	uint8_t i[4] = {chr_MAX,chr_MAX,chr_MAX,chr_MAX}; //i follows the ch position while sliding.
 8008a1e:	2310      	movs	r3, #16
 8008a20:	723b      	strb	r3, [r7, #8]
 8008a22:	2310      	movs	r3, #16
 8008a24:	727b      	strb	r3, [r7, #9]
 8008a26:	2310      	movs	r3, #16
 8008a28:	72bb      	strb	r3, [r7, #10]
 8008a2a:	2310      	movs	r3, #16
 8008a2c:	72fb      	strb	r3, [r7, #11]
   uint8_t c[4] = {0, 0, 0, 0}; //c follows the each ch of the str buffer while sliding.
 8008a2e:	2300      	movs	r3, #0
 8008a30:	607b      	str	r3, [r7, #4]
   uint8_t ch_len = 0; //follow the string lenght.
 8008a32:	2300      	movs	r3, #0
 8008a34:	73fb      	strb	r3, [r7, #15]
  str_len = 0;
 8008a36:	4b79      	ldr	r3, [pc, #484]	; (8008c1c <LCD_Send_String+0x260>)
 8008a38:	2200      	movs	r2, #0
 8008a3a:	701a      	strb	r2, [r3, #0]
	

	switch(mode)
 8008a3c:	f897 3088 	ldrb.w	r3, [r7, #136]	; 0x88
 8008a40:	2b00      	cmp	r3, #0
 8008a42:	d035      	beq.n	8008ab0 <LCD_Send_String+0xf4>
 8008a44:	2b01      	cmp	r3, #1
 8008a46:	d039      	beq.n	8008abc <LCD_Send_String+0x100>
 8008a48:	e0e0      	b.n	8008c0c <LCD_Send_String+0x250>
	{			
		case STR_NOSLIDE:
			
			while (*str) 
			{
				LCD_Write_Data (hi2cx,*str++);
 8008a4a:	f8d7 3084 	ldr.w	r3, [r7, #132]	; 0x84
 8008a4e:	1c5a      	adds	r2, r3, #1
 8008a50:	f8c7 2084 	str.w	r2, [r7, #132]	; 0x84
 8008a54:	781b      	ldrb	r3, [r3, #0]
 8008a56:	9311      	str	r3, [sp, #68]	; 0x44
 8008a58:	4668      	mov	r0, sp
 8008a5a:	f107 0340 	add.w	r3, r7, #64	; 0x40
 8008a5e:	2244      	movs	r2, #68	; 0x44
 8008a60:	4619      	mov	r1, r3
 8008a62:	f000 fd59 	bl	8009518 <memcpy>
 8008a66:	f107 0330 	add.w	r3, r7, #48	; 0x30
 8008a6a:	cb0f      	ldmia	r3, {r0, r1, r2, r3}
 8008a6c:	f7ff fed6 	bl	800881c <LCD_Write_Data>
				str_len++;
 8008a70:	4b6a      	ldr	r3, [pc, #424]	; (8008c1c <LCD_Send_String+0x260>)
 8008a72:	781b      	ldrb	r3, [r3, #0]
 8008a74:	3301      	adds	r3, #1
 8008a76:	b2da      	uxtb	r2, r3
 8008a78:	4b68      	ldr	r3, [pc, #416]	; (8008c1c <LCD_Send_String+0x260>)
 8008a7a:	701a      	strb	r2, [r3, #0]
				if(str_len == chr_MAX)
 8008a7c:	4b67      	ldr	r3, [pc, #412]	; (8008c1c <LCD_Send_String+0x260>)
 8008a7e:	781b      	ldrb	r3, [r3, #0]
 8008a80:	2210      	movs	r2, #16
 8008a82:	4293      	cmp	r3, r2
 8008a84:	d114      	bne.n	8008ab0 <LCD_Send_String+0xf4>
				{
					LCD_SetCursor(hi2cx,line_pos + 1, 1);
 8008a86:	4b66      	ldr	r3, [pc, #408]	; (8008c20 <LCD_Send_String+0x264>)
 8008a88:	781b      	ldrb	r3, [r3, #0]
 8008a8a:	3301      	adds	r3, #1
 8008a8c:	2201      	movs	r2, #1
 8008a8e:	9212      	str	r2, [sp, #72]	; 0x48
 8008a90:	9311      	str	r3, [sp, #68]	; 0x44
 8008a92:	4668      	mov	r0, sp
 8008a94:	f107 0340 	add.w	r3, r7, #64	; 0x40
 8008a98:	2244      	movs	r2, #68	; 0x44
 8008a9a:	4619      	mov	r1, r3
 8008a9c:	f000 fd3c 	bl	8009518 <memcpy>
 8008aa0:	f107 0330 	add.w	r3, r7, #48	; 0x30
 8008aa4:	cb0f      	ldmia	r3, {r0, r1, r2, r3}
 8008aa6:	f7ff ff49 	bl	800893c <LCD_SetCursor>
					str_len = 0;
 8008aaa:	4b5c      	ldr	r3, [pc, #368]	; (8008c1c <LCD_Send_String+0x260>)
 8008aac:	2200      	movs	r2, #0
 8008aae:	701a      	strb	r2, [r3, #0]
			while (*str) 
 8008ab0:	f8d7 3084 	ldr.w	r3, [r7, #132]	; 0x84
 8008ab4:	781b      	ldrb	r3, [r3, #0]
 8008ab6:	2b00      	cmp	r3, #0
 8008ab8:	d1c7      	bne.n	8008a4a <LCD_Send_String+0x8e>
				}			
			}	
			
			break;
 8008aba:	e0a7      	b.n	8008c0c <LCD_Send_String+0x250>
		
		case STR_SLIDE:
		
		  for(int a = 0; a < BFR_MAX; a++)
 8008abc:	2300      	movs	r3, #0
 8008abe:	61bb      	str	r3, [r7, #24]
 8008ac0:	e00b      	b.n	8008ada <LCD_Send_String+0x11e>
		  buffer[a]=str++;
 8008ac2:	f8d7 3084 	ldr.w	r3, [r7, #132]	; 0x84
 8008ac6:	1c5a      	adds	r2, r3, #1
 8008ac8:	f8c7 2084 	str.w	r2, [r7, #132]	; 0x84
 8008acc:	693a      	ldr	r2, [r7, #16]
 8008ace:	69b9      	ldr	r1, [r7, #24]
 8008ad0:	f842 3021 	str.w	r3, [r2, r1, lsl #2]
		  for(int a = 0; a < BFR_MAX; a++)
 8008ad4:	69bb      	ldr	r3, [r7, #24]
 8008ad6:	3301      	adds	r3, #1
 8008ad8:	61bb      	str	r3, [r7, #24]
 8008ada:	2364      	movs	r3, #100	; 0x64
 8008adc:	461a      	mov	r2, r3
 8008ade:	69bb      	ldr	r3, [r7, #24]
 8008ae0:	4293      	cmp	r3, r2
 8008ae2:	dbee      	blt.n	8008ac2 <LCD_Send_String+0x106>
						
			ch_len = strlen(*buffer);
 8008ae4:	693b      	ldr	r3, [r7, #16]
 8008ae6:	681b      	ldr	r3, [r3, #0]
 8008ae8:	4618      	mov	r0, r3
 8008aea:	f7f7 fb71 	bl	80001d0 <strlen>
 8008aee:	4603      	mov	r3, r0
 8008af0:	73fb      	strb	r3, [r7, #15]
				 		
			LCD_SetCursor(hi2cx,line_pos, i[line_pos - 1]);
 8008af2:	4b4b      	ldr	r3, [pc, #300]	; (8008c20 <LCD_Send_String+0x264>)
 8008af4:	781b      	ldrb	r3, [r3, #0]
 8008af6:	461a      	mov	r2, r3
 8008af8:	4b49      	ldr	r3, [pc, #292]	; (8008c20 <LCD_Send_String+0x264>)
 8008afa:	781b      	ldrb	r3, [r3, #0]
 8008afc:	3b01      	subs	r3, #1
 8008afe:	f107 0120 	add.w	r1, r7, #32
 8008b02:	440b      	add	r3, r1
 8008b04:	f813 3c18 	ldrb.w	r3, [r3, #-24]
 8008b08:	9312      	str	r3, [sp, #72]	; 0x48
 8008b0a:	9211      	str	r2, [sp, #68]	; 0x44
 8008b0c:	4668      	mov	r0, sp
 8008b0e:	f107 0340 	add.w	r3, r7, #64	; 0x40
 8008b12:	2244      	movs	r2, #68	; 0x44
 8008b14:	4619      	mov	r1, r3
 8008b16:	f000 fcff 	bl	8009518 <memcpy>
 8008b1a:	f107 0330 	add.w	r3, r7, #48	; 0x30
 8008b1e:	cb0f      	ldmia	r3, {r0, r1, r2, r3}
 8008b20:	f7ff ff0c 	bl	800893c <LCD_SetCursor>
				  			
			for(int k = c[line_pos - 1];k < ch_len; k++) 
 8008b24:	4b3e      	ldr	r3, [pc, #248]	; (8008c20 <LCD_Send_String+0x264>)
 8008b26:	781b      	ldrb	r3, [r3, #0]
 8008b28:	3b01      	subs	r3, #1
 8008b2a:	f107 0220 	add.w	r2, r7, #32
 8008b2e:	4413      	add	r3, r2
 8008b30:	f813 3c1c 	ldrb.w	r3, [r3, #-28]
 8008b34:	61fb      	str	r3, [r7, #28]
 8008b36:	e014      	b.n	8008b62 <LCD_Send_String+0x1a6>
			LCD_Write_Data (hi2cx,*buffer[k]);
 8008b38:	693b      	ldr	r3, [r7, #16]
 8008b3a:	69fa      	ldr	r2, [r7, #28]
 8008b3c:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8008b40:	781b      	ldrb	r3, [r3, #0]
 8008b42:	9311      	str	r3, [sp, #68]	; 0x44
 8008b44:	4668      	mov	r0, sp
 8008b46:	f107 0340 	add.w	r3, r7, #64	; 0x40
 8008b4a:	2244      	movs	r2, #68	; 0x44
 8008b4c:	4619      	mov	r1, r3
 8008b4e:	f000 fce3 	bl	8009518 <memcpy>
 8008b52:	f107 0330 	add.w	r3, r7, #48	; 0x30
 8008b56:	cb0f      	ldmia	r3, {r0, r1, r2, r3}
 8008b58:	f7ff fe60 	bl	800881c <LCD_Write_Data>
			for(int k = c[line_pos - 1];k < ch_len; k++) 
 8008b5c:	69fb      	ldr	r3, [r7, #28]
 8008b5e:	3301      	adds	r3, #1
 8008b60:	61fb      	str	r3, [r7, #28]
 8008b62:	7bfb      	ldrb	r3, [r7, #15]
 8008b64:	69fa      	ldr	r2, [r7, #28]
 8008b66:	429a      	cmp	r2, r3
 8008b68:	dbe6      	blt.n	8008b38 <LCD_Send_String+0x17c>
								
			i[line_pos - 1]--;
 8008b6a:	4b2d      	ldr	r3, [pc, #180]	; (8008c20 <LCD_Send_String+0x264>)
 8008b6c:	781b      	ldrb	r3, [r3, #0]
 8008b6e:	3b01      	subs	r3, #1
 8008b70:	f107 0220 	add.w	r2, r7, #32
 8008b74:	441a      	add	r2, r3
 8008b76:	f812 2c18 	ldrb.w	r2, [r2, #-24]
 8008b7a:	3a01      	subs	r2, #1
 8008b7c:	b2d2      	uxtb	r2, r2
 8008b7e:	f107 0120 	add.w	r1, r7, #32
 8008b82:	440b      	add	r3, r1
 8008b84:	f803 2c18 	strb.w	r2, [r3, #-24]
      
			if(i[line_pos -1] == 0)
 8008b88:	4b25      	ldr	r3, [pc, #148]	; (8008c20 <LCD_Send_String+0x264>)
 8008b8a:	781b      	ldrb	r3, [r3, #0]
 8008b8c:	3b01      	subs	r3, #1
 8008b8e:	f107 0220 	add.w	r2, r7, #32
 8008b92:	4413      	add	r3, r2
 8008b94:	f813 3c18 	ldrb.w	r3, [r3, #-24]
 8008b98:	2b00      	cmp	r3, #0
 8008b9a:	d136      	bne.n	8008c0a <LCD_Send_String+0x24e>
			{
				i[line_pos - 1] = 1;
 8008b9c:	4b20      	ldr	r3, [pc, #128]	; (8008c20 <LCD_Send_String+0x264>)
 8008b9e:	781b      	ldrb	r3, [r3, #0]
 8008ba0:	3b01      	subs	r3, #1
 8008ba2:	f107 0220 	add.w	r2, r7, #32
 8008ba6:	4413      	add	r3, r2
 8008ba8:	2201      	movs	r2, #1
 8008baa:	f803 2c18 	strb.w	r2, [r3, #-24]
				c[line_pos - 1]++;
 8008bae:	4b1c      	ldr	r3, [pc, #112]	; (8008c20 <LCD_Send_String+0x264>)
 8008bb0:	781b      	ldrb	r3, [r3, #0]
 8008bb2:	3b01      	subs	r3, #1
 8008bb4:	f107 0220 	add.w	r2, r7, #32
 8008bb8:	441a      	add	r2, r3
 8008bba:	f812 2c1c 	ldrb.w	r2, [r2, #-28]
 8008bbe:	3201      	adds	r2, #1
 8008bc0:	b2d2      	uxtb	r2, r2
 8008bc2:	f107 0120 	add.w	r1, r7, #32
 8008bc6:	440b      	add	r3, r1
 8008bc8:	f803 2c1c 	strb.w	r2, [r3, #-28]
        if(c[line_pos - 1] == ch_len)
 8008bcc:	4b14      	ldr	r3, [pc, #80]	; (8008c20 <LCD_Send_String+0x264>)
 8008bce:	781b      	ldrb	r3, [r3, #0]
 8008bd0:	3b01      	subs	r3, #1
 8008bd2:	f107 0220 	add.w	r2, r7, #32
 8008bd6:	4413      	add	r3, r2
 8008bd8:	f813 3c1c 	ldrb.w	r3, [r3, #-28]
 8008bdc:	7bfa      	ldrb	r2, [r7, #15]
 8008bde:	429a      	cmp	r2, r3
 8008be0:	d113      	bne.n	8008c0a <LCD_Send_String+0x24e>
					{					
						i[line_pos - 1] = chr_MAX;
 8008be2:	4b0f      	ldr	r3, [pc, #60]	; (8008c20 <LCD_Send_String+0x264>)
 8008be4:	781b      	ldrb	r3, [r3, #0]
 8008be6:	3b01      	subs	r3, #1
 8008be8:	2210      	movs	r2, #16
 8008bea:	f107 0120 	add.w	r1, r7, #32
 8008bee:	440b      	add	r3, r1
 8008bf0:	f803 2c18 	strb.w	r2, [r3, #-24]
						c[line_pos - 1] = 0;
 8008bf4:	4b0a      	ldr	r3, [pc, #40]	; (8008c20 <LCD_Send_String+0x264>)
 8008bf6:	781b      	ldrb	r3, [r3, #0]
 8008bf8:	3b01      	subs	r3, #1
 8008bfa:	f107 0220 	add.w	r2, r7, #32
 8008bfe:	4413      	add	r3, r2
 8008c00:	2200      	movs	r2, #0
 8008c02:	f803 2c1c 	strb.w	r2, [r3, #-28]
						ch_len = 0;						
 8008c06:	2300      	movs	r3, #0
 8008c08:	73fb      	strb	r3, [r7, #15]
					}												
			}
		 			
			break;	 
 8008c0a:	bf00      	nop
 8008c0c:	46a5      	mov	sp, r4
	}	
}
 8008c0e:	bf00      	nop
 8008c10:	3724      	adds	r7, #36	; 0x24
 8008c12:	46bd      	mov	sp, r7
 8008c14:	e8bd 4090 	ldmia.w	sp!, {r4, r7, lr}
 8008c18:	b004      	add	sp, #16
 8008c1a:	4770      	bx	lr
 8008c1c:	200049d7 	.word	0x200049d7
 8008c20:	20000013 	.word	0x20000013

08008c24 <LCD_BackLight>:
*@brief: Backlight control
*@param: light_state: BL on/off
*@retval: none
*/
void LCD_BackLight(I2C_HandleTypeDef hi2cx,uint8_t light_state)
{
 8008c24:	b084      	sub	sp, #16
 8008c26:	b580      	push	{r7, lr}
 8008c28:	b092      	sub	sp, #72	; 0x48
 8008c2a:	af12      	add	r7, sp, #72	; 0x48
 8008c2c:	f107 0c08 	add.w	ip, r7, #8
 8008c30:	e88c 000f 	stmia.w	ip, {r0, r1, r2, r3}
	if(light_state == LCD_BL_ON)
 8008c34:	f897 305c 	ldrb.w	r3, [r7, #92]	; 0x5c
 8008c38:	2b08      	cmp	r3, #8
 8008c3a:	d111      	bne.n	8008c60 <LCD_BackLight+0x3c>
	{
    data_BL = LCD_BL_ON;		
 8008c3c:	4b16      	ldr	r3, [pc, #88]	; (8008c98 <LCD_BackLight+0x74>)
 8008c3e:	2208      	movs	r2, #8
 8008c40:	701a      	strb	r2, [r3, #0]
		LCD_Write_Data(hi2cx,0x20); //Empty character
 8008c42:	2320      	movs	r3, #32
 8008c44:	9311      	str	r3, [sp, #68]	; 0x44
 8008c46:	4668      	mov	r0, sp
 8008c48:	f107 0318 	add.w	r3, r7, #24
 8008c4c:	2244      	movs	r2, #68	; 0x44
 8008c4e:	4619      	mov	r1, r3
 8008c50:	f000 fc62 	bl	8009518 <memcpy>
 8008c54:	f107 0308 	add.w	r3, r7, #8
 8008c58:	cb0f      	ldmia	r3, {r0, r1, r2, r3}
 8008c5a:	f7ff fddf 	bl	800881c <LCD_Write_Data>
	else if (light_state == LCD_BL_OFF)
	{
		data_BL = LCD_BL_OFF;
		LCD_Write_Data(hi2cx,0x20);
	}
}
 8008c5e:	e014      	b.n	8008c8a <LCD_BackLight+0x66>
	else if (light_state == LCD_BL_OFF)
 8008c60:	f897 305c 	ldrb.w	r3, [r7, #92]	; 0x5c
 8008c64:	2b00      	cmp	r3, #0
 8008c66:	d110      	bne.n	8008c8a <LCD_BackLight+0x66>
		data_BL = LCD_BL_OFF;
 8008c68:	4b0b      	ldr	r3, [pc, #44]	; (8008c98 <LCD_BackLight+0x74>)
 8008c6a:	2200      	movs	r2, #0
 8008c6c:	701a      	strb	r2, [r3, #0]
		LCD_Write_Data(hi2cx,0x20);
 8008c6e:	2320      	movs	r3, #32
 8008c70:	9311      	str	r3, [sp, #68]	; 0x44
 8008c72:	4668      	mov	r0, sp
 8008c74:	f107 0318 	add.w	r3, r7, #24
 8008c78:	2244      	movs	r2, #68	; 0x44
 8008c7a:	4619      	mov	r1, r3
 8008c7c:	f000 fc4c 	bl	8009518 <memcpy>
 8008c80:	f107 0308 	add.w	r3, r7, #8
 8008c84:	cb0f      	ldmia	r3, {r0, r1, r2, r3}
 8008c86:	f7ff fdc9 	bl	800881c <LCD_Write_Data>
}
 8008c8a:	bf00      	nop
 8008c8c:	46bd      	mov	sp, r7
 8008c8e:	e8bd 4080 	ldmia.w	sp!, {r7, lr}
 8008c92:	b004      	add	sp, #16
 8008c94:	4770      	bx	lr
 8008c96:	bf00      	nop
 8008c98:	200049d6 	.word	0x200049d6

08008c9c <LCD_Init>:
/**
*@brief: Lcd initiliazing settings.
*@retval: none
*/
void LCD_Init(I2C_HandleTypeDef hi2cx)
{
 8008c9c:	b084      	sub	sp, #16
 8008c9e:	b580      	push	{r7, lr}
 8008ca0:	b092      	sub	sp, #72	; 0x48
 8008ca2:	af12      	add	r7, sp, #72	; 0x48
 8008ca4:	f107 0c08 	add.w	ip, r7, #8
 8008ca8:	e88c 000f 	stmia.w	ip, {r0, r1, r2, r3}
	LCD_Set_Command(hi2cx,LCD_CLEAR_DISPLAY);
 8008cac:	2301      	movs	r3, #1
 8008cae:	9311      	str	r3, [sp, #68]	; 0x44
 8008cb0:	4668      	mov	r0, sp
 8008cb2:	f107 0318 	add.w	r3, r7, #24
 8008cb6:	2244      	movs	r2, #68	; 0x44
 8008cb8:	4619      	mov	r1, r3
 8008cba:	f000 fc2d 	bl	8009518 <memcpy>
 8008cbe:	f107 0308 	add.w	r3, r7, #8
 8008cc2:	cb0f      	ldmia	r3, {r0, r1, r2, r3}
 8008cc4:	f7ff fd4a 	bl	800875c <LCD_Set_Command>
	HAL_Delay(1000);
 8008cc8:	f44f 707a 	mov.w	r0, #1000	; 0x3e8
 8008ccc:	f7f8 faca 	bl	8001264 <HAL_Delay>
	LCD_Set_Command(hi2cx,LCD_RETURN_HOME);
 8008cd0:	2302      	movs	r3, #2
 8008cd2:	9311      	str	r3, [sp, #68]	; 0x44
 8008cd4:	4668      	mov	r0, sp
 8008cd6:	f107 0318 	add.w	r3, r7, #24
 8008cda:	2244      	movs	r2, #68	; 0x44
 8008cdc:	4619      	mov	r1, r3
 8008cde:	f000 fc1b 	bl	8009518 <memcpy>
 8008ce2:	f107 0308 	add.w	r3, r7, #8
 8008ce6:	cb0f      	ldmia	r3, {r0, r1, r2, r3}
 8008ce8:	f7ff fd38 	bl	800875c <LCD_Set_Command>
	HAL_Delay(5);
 8008cec:	2005      	movs	r0, #5
 8008cee:	f7f8 fab9 	bl	8001264 <HAL_Delay>
	LCD_Set_Command(hi2cx,LCD_FUNCTION_SET|MODE_4B|MODE_2L|MODE_5X8_DOTS);
 8008cf2:	2328      	movs	r3, #40	; 0x28
 8008cf4:	9311      	str	r3, [sp, #68]	; 0x44
 8008cf6:	4668      	mov	r0, sp
 8008cf8:	f107 0318 	add.w	r3, r7, #24
 8008cfc:	2244      	movs	r2, #68	; 0x44
 8008cfe:	4619      	mov	r1, r3
 8008d00:	f000 fc0a 	bl	8009518 <memcpy>
 8008d04:	f107 0308 	add.w	r3, r7, #8
 8008d08:	cb0f      	ldmia	r3, {r0, r1, r2, r3}
 8008d0a:	f7ff fd27 	bl	800875c <LCD_Set_Command>
	HAL_Delay(5);
 8008d0e:	2005      	movs	r0, #5
 8008d10:	f7f8 faa8 	bl	8001264 <HAL_Delay>
	LCD_Set_Command(hi2cx,LCD_DISPLAY_CONTROL|DISPLAY_ON|CURSOR_OFF|BLINK_OFF);
 8008d14:	230c      	movs	r3, #12
 8008d16:	9311      	str	r3, [sp, #68]	; 0x44
 8008d18:	4668      	mov	r0, sp
 8008d1a:	f107 0318 	add.w	r3, r7, #24
 8008d1e:	2244      	movs	r2, #68	; 0x44
 8008d20:	4619      	mov	r1, r3
 8008d22:	f000 fbf9 	bl	8009518 <memcpy>
 8008d26:	f107 0308 	add.w	r3, r7, #8
 8008d2a:	cb0f      	ldmia	r3, {r0, r1, r2, r3}
 8008d2c:	f7ff fd16 	bl	800875c <LCD_Set_Command>
	HAL_Delay(5);
 8008d30:	2005      	movs	r0, #5
 8008d32:	f7f8 fa97 	bl	8001264 <HAL_Delay>
	LCD_Set_Command(hi2cx,LCD_SET_DDRAMADDR);
 8008d36:	2380      	movs	r3, #128	; 0x80
 8008d38:	9311      	str	r3, [sp, #68]	; 0x44
 8008d3a:	4668      	mov	r0, sp
 8008d3c:	f107 0318 	add.w	r3, r7, #24
 8008d40:	2244      	movs	r2, #68	; 0x44
 8008d42:	4619      	mov	r1, r3
 8008d44:	f000 fbe8 	bl	8009518 <memcpy>
 8008d48:	f107 0308 	add.w	r3, r7, #8
 8008d4c:	cb0f      	ldmia	r3, {r0, r1, r2, r3}
 8008d4e:	f7ff fd05 	bl	800875c <LCD_Set_Command>
	HAL_Delay(500);
 8008d52:	f44f 70fa 	mov.w	r0, #500	; 0x1f4
 8008d56:	f7f8 fa85 	bl	8001264 <HAL_Delay>
}
 8008d5a:	bf00      	nop
 8008d5c:	46bd      	mov	sp, r7
 8008d5e:	e8bd 4080 	ldmia.w	sp!, {r7, lr}
 8008d62:	b004      	add	sp, #16
 8008d64:	4770      	bx	lr

08008d66 <HAL_UART_RxCpltCallback>:

uint8_t rec1Buff[20];
uint8_t rec2Buff[20];
#endif

void HAL_UART_RxCpltCallback(UART_HandleTypeDef *huart){
 8008d66:	b580      	push	{r7, lr}
 8008d68:	b082      	sub	sp, #8
 8008d6a:	af00      	add	r7, sp, #0
 8008d6c:	6078      	str	r0, [r7, #4]
	MDI_getDataChannel1_IT(huart);
 8008d6e:	6878      	ldr	r0, [r7, #4]
 8008d70:	f000 f8a6 	bl	8008ec0 <MDI_getDataChannel1_IT>
	MDI_getDataChannel2_IT(huart);
 8008d74:	6878      	ldr	r0, [r7, #4]
 8008d76:	f000 f9b1 	bl	80090dc <MDI_getDataChannel2_IT>
}
 8008d7a:	bf00      	nop
 8008d7c:	3708      	adds	r7, #8
 8008d7e:	46bd      	mov	sp, r7
 8008d80:	bd80      	pop	{r7, pc}

08008d82 <MDI_writeSmallDataWithRegister>:
 * @brief Write small data to Motor Driver
 * @param uartChannel -> get uart channel
 * @param data -> data to write
 * @return none
 */
void MDI_writeSmallDataWithRegister(UART_HandleTypeDef *uartChannel, uint8_t data){
 8008d82:	b480      	push	{r7}
 8008d84:	b083      	sub	sp, #12
 8008d86:	af00      	add	r7, sp, #0
 8008d88:	6078      	str	r0, [r7, #4]
 8008d8a:	460b      	mov	r3, r1
 8008d8c:	70fb      	strb	r3, [r7, #3]
	while((uartChannel->Instance->SR & USART_SR_TXE)!=USART_SR_TXE);
 8008d8e:	bf00      	nop
 8008d90:	687b      	ldr	r3, [r7, #4]
 8008d92:	681b      	ldr	r3, [r3, #0]
 8008d94:	681b      	ldr	r3, [r3, #0]
 8008d96:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8008d9a:	2b80      	cmp	r3, #128	; 0x80
 8008d9c:	d1f8      	bne.n	8008d90 <MDI_writeSmallDataWithRegister+0xe>
	uartChannel->Instance->DR=data;
 8008d9e:	687b      	ldr	r3, [r7, #4]
 8008da0:	681b      	ldr	r3, [r3, #0]
 8008da2:	78fa      	ldrb	r2, [r7, #3]
 8008da4:	605a      	str	r2, [r3, #4]
	while((uartChannel->Instance->SR & USART_SR_TC)!=USART_SR_TC);
 8008da6:	bf00      	nop
 8008da8:	687b      	ldr	r3, [r7, #4]
 8008daa:	681b      	ldr	r3, [r3, #0]
 8008dac:	681b      	ldr	r3, [r3, #0]
 8008dae:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8008db2:	2b40      	cmp	r3, #64	; 0x40
 8008db4:	d1f8      	bne.n	8008da8 <MDI_writeSmallDataWithRegister+0x26>
}
 8008db6:	bf00      	nop
 8008db8:	bf00      	nop
 8008dba:	370c      	adds	r7, #12
 8008dbc:	46bd      	mov	sp, r7
 8008dbe:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008dc2:	4770      	bx	lr

08008dc4 <MDI_sendDataChannel1Ver2>:
 * @param kd -> get Pid kd value
 * @param factor -> get factor of Pid elements
 * @return none
 */
void MDI_sendDataChannel1Ver2(uint16_t angleVal, uint8_t kp, uint8_t ki,
		uint8_t kd, uint8_t factor) {
 8008dc4:	b590      	push	{r4, r7, lr}
 8008dc6:	b089      	sub	sp, #36	; 0x24
 8008dc8:	af00      	add	r7, sp, #0
 8008dca:	4604      	mov	r4, r0
 8008dcc:	4608      	mov	r0, r1
 8008dce:	4611      	mov	r1, r2
 8008dd0:	461a      	mov	r2, r3
 8008dd2:	4623      	mov	r3, r4
 8008dd4:	80fb      	strh	r3, [r7, #6]
 8008dd6:	4603      	mov	r3, r0
 8008dd8:	717b      	strb	r3, [r7, #5]
 8008dda:	460b      	mov	r3, r1
 8008ddc:	713b      	strb	r3, [r7, #4]
 8008dde:	4613      	mov	r3, r2
 8008de0:	70fb      	strb	r3, [r7, #3]
	uint16_t checksumTmp = 0;
 8008de2:	2300      	movs	r3, #0
 8008de4:	83bb      	strh	r3, [r7, #28]
	uint8_t tmpArr[] = { angleVal >> 8, angleVal & 0xFF };
 8008de6:	88fb      	ldrh	r3, [r7, #6]
 8008de8:	0a1b      	lsrs	r3, r3, #8
 8008dea:	b29b      	uxth	r3, r3
 8008dec:	b2db      	uxtb	r3, r3
 8008dee:	763b      	strb	r3, [r7, #24]
 8008df0:	88fb      	ldrh	r3, [r7, #6]
 8008df2:	b2db      	uxtb	r3, r3
 8008df4:	767b      	strb	r3, [r7, #25]
	checksumTmp += tmpArr[0];
 8008df6:	7e3b      	ldrb	r3, [r7, #24]
 8008df8:	b29a      	uxth	r2, r3
 8008dfa:	8bbb      	ldrh	r3, [r7, #28]
 8008dfc:	4413      	add	r3, r2
 8008dfe:	83bb      	strh	r3, [r7, #28]
	checksumTmp += tmpArr[1];
 8008e00:	7e7b      	ldrb	r3, [r7, #25]
 8008e02:	b29a      	uxth	r2, r3
 8008e04:	8bbb      	ldrh	r3, [r7, #28]
 8008e06:	4413      	add	r3, r2
 8008e08:	83bb      	strh	r3, [r7, #28]
	checksumTmp += kp;
 8008e0a:	797b      	ldrb	r3, [r7, #5]
 8008e0c:	b29a      	uxth	r2, r3
 8008e0e:	8bbb      	ldrh	r3, [r7, #28]
 8008e10:	4413      	add	r3, r2
 8008e12:	83bb      	strh	r3, [r7, #28]
	checksumTmp += ki;
 8008e14:	793b      	ldrb	r3, [r7, #4]
 8008e16:	b29a      	uxth	r2, r3
 8008e18:	8bbb      	ldrh	r3, [r7, #28]
 8008e1a:	4413      	add	r3, r2
 8008e1c:	83bb      	strh	r3, [r7, #28]
	checksumTmp += kd;
 8008e1e:	78fb      	ldrb	r3, [r7, #3]
 8008e20:	b29a      	uxth	r2, r3
 8008e22:	8bbb      	ldrh	r3, [r7, #28]
 8008e24:	4413      	add	r3, r2
 8008e26:	83bb      	strh	r3, [r7, #28]
	checksumTmp += factor;
 8008e28:	f897 3030 	ldrb.w	r3, [r7, #48]	; 0x30
 8008e2c:	b29a      	uxth	r2, r3
 8008e2e:	8bbb      	ldrh	r3, [r7, #28]
 8008e30:	4413      	add	r3, r2
 8008e32:	83bb      	strh	r3, [r7, #28]
	uint8_t tmp = checksumTmp % 256;
 8008e34:	8bbb      	ldrh	r3, [r7, #28]
 8008e36:	76fb      	strb	r3, [r7, #27]
	uint8_t tmpComp = ~tmp;
 8008e38:	7efb      	ldrb	r3, [r7, #27]
 8008e3a:	43db      	mvns	r3, r3
 8008e3c:	76bb      	strb	r3, [r7, #26]
	uint8_t sendBuff[10] = { 0XFF, 0XFF, tmpArr[0], tmpArr[1], kp, ki, kd,
 8008e3e:	23ff      	movs	r3, #255	; 0xff
 8008e40:	733b      	strb	r3, [r7, #12]
 8008e42:	23ff      	movs	r3, #255	; 0xff
 8008e44:	737b      	strb	r3, [r7, #13]
 8008e46:	7e3b      	ldrb	r3, [r7, #24]
 8008e48:	73bb      	strb	r3, [r7, #14]
 8008e4a:	7e7b      	ldrb	r3, [r7, #25]
 8008e4c:	73fb      	strb	r3, [r7, #15]
 8008e4e:	797b      	ldrb	r3, [r7, #5]
 8008e50:	743b      	strb	r3, [r7, #16]
 8008e52:	793b      	ldrb	r3, [r7, #4]
 8008e54:	747b      	strb	r3, [r7, #17]
 8008e56:	78fb      	ldrb	r3, [r7, #3]
 8008e58:	74bb      	strb	r3, [r7, #18]
 8008e5a:	f897 3030 	ldrb.w	r3, [r7, #48]	; 0x30
 8008e5e:	74fb      	strb	r3, [r7, #19]
 8008e60:	7efb      	ldrb	r3, [r7, #27]
 8008e62:	753b      	strb	r3, [r7, #20]
 8008e64:	7ebb      	ldrb	r3, [r7, #26]
 8008e66:	757b      	strb	r3, [r7, #21]
			factor, tmp, tmpComp };
	for (uint8_t counter = 0; counter < 10; counter++) {
 8008e68:	2300      	movs	r3, #0
 8008e6a:	77fb      	strb	r3, [r7, #31]
 8008e6c:	e00f      	b.n	8008e8e <MDI_sendDataChannel1Ver2+0xca>
		MDI_writeSmallDataWithRegister(&MDI_channel1TX, sendBuff[counter]);
 8008e6e:	7ffb      	ldrb	r3, [r7, #31]
 8008e70:	f107 0220 	add.w	r2, r7, #32
 8008e74:	4413      	add	r3, r2
 8008e76:	f813 3c14 	ldrb.w	r3, [r3, #-20]
 8008e7a:	4619      	mov	r1, r3
 8008e7c:	4808      	ldr	r0, [pc, #32]	; (8008ea0 <MDI_sendDataChannel1Ver2+0xdc>)
 8008e7e:	f7ff ff80 	bl	8008d82 <MDI_writeSmallDataWithRegister>
		vTaskDelay(50);
 8008e82:	2032      	movs	r0, #50	; 0x32
 8008e84:	f7fc ff6c 	bl	8005d60 <vTaskDelay>
	for (uint8_t counter = 0; counter < 10; counter++) {
 8008e88:	7ffb      	ldrb	r3, [r7, #31]
 8008e8a:	3301      	adds	r3, #1
 8008e8c:	77fb      	strb	r3, [r7, #31]
 8008e8e:	7ffb      	ldrb	r3, [r7, #31]
 8008e90:	2b09      	cmp	r3, #9
 8008e92:	d9ec      	bls.n	8008e6e <MDI_sendDataChannel1Ver2+0xaa>
	}
}
 8008e94:	bf00      	nop
 8008e96:	bf00      	nop
 8008e98:	3724      	adds	r7, #36	; 0x24
 8008e9a:	46bd      	mov	sp, r7
 8008e9c:	bd90      	pop	{r4, r7, pc}
 8008e9e:	bf00      	nop
 8008ea0:	20004bc8 	.word	0x20004bc8

08008ea4 <MDI_enableGetDataChannel1>:
uint8_t  getTmpCH1 = 0;
/**
 * @brief set enable for MDI channel 1 receive
 * @return none
 */
void MDI_enableGetDataChannel1(void){
 8008ea4:	b580      	push	{r7, lr}
 8008ea6:	af00      	add	r7, sp, #0
	HAL_UART_Receive_IT(&MDI_channel1RX,&getTmpCH1,1);
 8008ea8:	2201      	movs	r2, #1
 8008eaa:	4903      	ldr	r1, [pc, #12]	; (8008eb8 <MDI_enableGetDataChannel1+0x14>)
 8008eac:	4803      	ldr	r0, [pc, #12]	; (8008ebc <MDI_enableGetDataChannel1+0x18>)
 8008eae:	f7fa ff14 	bl	8003cda <HAL_UART_Receive_IT>
}
 8008eb2:	bf00      	nop
 8008eb4:	bd80      	pop	{r7, pc}
 8008eb6:	bf00      	nop
 8008eb8:	200049d8 	.word	0x200049d8
 8008ebc:	20004bc8 	.word	0x20004bc8

08008ec0 <MDI_getDataChannel1_IT>:
static uint8_t tmpArr1[10];
/**
 * @brief get to Motor Driver 1 values
 * @return none
 */
void MDI_getDataChannel1_IT(UART_HandleTypeDef *callBackHandle) {
 8008ec0:	b580      	push	{r7, lr}
 8008ec2:	b086      	sub	sp, #24
 8008ec4:	af00      	add	r7, sp, #0
 8008ec6:	6078      	str	r0, [r7, #4]
	volatile UART_HandleTypeDef *tmpHandle;
	tmpHandle = &MDI_channel1RX;
 8008ec8:	4b3b      	ldr	r3, [pc, #236]	; (8008fb8 <MDI_getDataChannel1_IT+0xf8>)
 8008eca:	613b      	str	r3, [r7, #16]
	if(callBackHandle->Instance == tmpHandle->Instance){
 8008ecc:	687b      	ldr	r3, [r7, #4]
 8008ece:	681a      	ldr	r2, [r3, #0]
 8008ed0:	693b      	ldr	r3, [r7, #16]
 8008ed2:	681b      	ldr	r3, [r3, #0]
 8008ed4:	429a      	cmp	r2, r3
 8008ed6:	d16a      	bne.n	8008fae <MDI_getDataChannel1_IT+0xee>
		static uint8_t counter = 0, getTmpBeff = 0;
			if (0xFF == getTmpCH1 && 0xFF == getTmpBeff) {
 8008ed8:	4b38      	ldr	r3, [pc, #224]	; (8008fbc <MDI_getDataChannel1_IT+0xfc>)
 8008eda:	781b      	ldrb	r3, [r3, #0]
 8008edc:	2bff      	cmp	r3, #255	; 0xff
 8008ede:	d10c      	bne.n	8008efa <MDI_getDataChannel1_IT+0x3a>
 8008ee0:	4b37      	ldr	r3, [pc, #220]	; (8008fc0 <MDI_getDataChannel1_IT+0x100>)
 8008ee2:	781b      	ldrb	r3, [r3, #0]
 8008ee4:	2bff      	cmp	r3, #255	; 0xff
 8008ee6:	d108      	bne.n	8008efa <MDI_getDataChannel1_IT+0x3a>
					tmpArr1[0] = 0xFF;
 8008ee8:	4b36      	ldr	r3, [pc, #216]	; (8008fc4 <MDI_getDataChannel1_IT+0x104>)
 8008eea:	22ff      	movs	r2, #255	; 0xff
 8008eec:	701a      	strb	r2, [r3, #0]
					tmpArr1[1] = 0xFF;
 8008eee:	4b35      	ldr	r3, [pc, #212]	; (8008fc4 <MDI_getDataChannel1_IT+0x104>)
 8008ef0:	22ff      	movs	r2, #255	; 0xff
 8008ef2:	705a      	strb	r2, [r3, #1]
					counter = 1;
 8008ef4:	4b34      	ldr	r3, [pc, #208]	; (8008fc8 <MDI_getDataChannel1_IT+0x108>)
 8008ef6:	2201      	movs	r2, #1
 8008ef8:	701a      	strb	r2, [r3, #0]
				}
				tmpArr1[counter] = getTmpCH1;
 8008efa:	4b33      	ldr	r3, [pc, #204]	; (8008fc8 <MDI_getDataChannel1_IT+0x108>)
 8008efc:	781b      	ldrb	r3, [r3, #0]
 8008efe:	461a      	mov	r2, r3
 8008f00:	4b2e      	ldr	r3, [pc, #184]	; (8008fbc <MDI_getDataChannel1_IT+0xfc>)
 8008f02:	7819      	ldrb	r1, [r3, #0]
 8008f04:	4b2f      	ldr	r3, [pc, #188]	; (8008fc4 <MDI_getDataChannel1_IT+0x104>)
 8008f06:	5499      	strb	r1, [r3, r2]
				getTmpBeff = getTmpCH1;
 8008f08:	4b2c      	ldr	r3, [pc, #176]	; (8008fbc <MDI_getDataChannel1_IT+0xfc>)
 8008f0a:	781a      	ldrb	r2, [r3, #0]
 8008f0c:	4b2c      	ldr	r3, [pc, #176]	; (8008fc0 <MDI_getDataChannel1_IT+0x100>)
 8008f0e:	701a      	strb	r2, [r3, #0]
				counter++;
 8008f10:	4b2d      	ldr	r3, [pc, #180]	; (8008fc8 <MDI_getDataChannel1_IT+0x108>)
 8008f12:	781b      	ldrb	r3, [r3, #0]
 8008f14:	3301      	adds	r3, #1
 8008f16:	b2da      	uxtb	r2, r3
 8008f18:	4b2b      	ldr	r3, [pc, #172]	; (8008fc8 <MDI_getDataChannel1_IT+0x108>)
 8008f1a:	701a      	strb	r2, [r3, #0]
				if (counter > 9) {
 8008f1c:	4b2a      	ldr	r3, [pc, #168]	; (8008fc8 <MDI_getDataChannel1_IT+0x108>)
 8008f1e:	781b      	ldrb	r3, [r3, #0]
 8008f20:	2b09      	cmp	r3, #9
 8008f22:	d93f      	bls.n	8008fa4 <MDI_getDataChannel1_IT+0xe4>
					counter = 0;
 8008f24:	4b28      	ldr	r3, [pc, #160]	; (8008fc8 <MDI_getDataChannel1_IT+0x108>)
 8008f26:	2200      	movs	r2, #0
 8008f28:	701a      	strb	r2, [r3, #0]
					uint16_t checksumTmp = 0;
 8008f2a:	2300      	movs	r3, #0
 8008f2c:	82fb      	strh	r3, [r7, #22]
					for (uint8_t c = 2; c < 8; c++)
 8008f2e:	2302      	movs	r3, #2
 8008f30:	757b      	strb	r3, [r7, #21]
 8008f32:	e009      	b.n	8008f48 <MDI_getDataChannel1_IT+0x88>
						checksumTmp += tmpArr1[c];
 8008f34:	7d7b      	ldrb	r3, [r7, #21]
 8008f36:	4a23      	ldr	r2, [pc, #140]	; (8008fc4 <MDI_getDataChannel1_IT+0x104>)
 8008f38:	5cd3      	ldrb	r3, [r2, r3]
 8008f3a:	b29a      	uxth	r2, r3
 8008f3c:	8afb      	ldrh	r3, [r7, #22]
 8008f3e:	4413      	add	r3, r2
 8008f40:	82fb      	strh	r3, [r7, #22]
					for (uint8_t c = 2; c < 8; c++)
 8008f42:	7d7b      	ldrb	r3, [r7, #21]
 8008f44:	3301      	adds	r3, #1
 8008f46:	757b      	strb	r3, [r7, #21]
 8008f48:	7d7b      	ldrb	r3, [r7, #21]
 8008f4a:	2b07      	cmp	r3, #7
 8008f4c:	d9f2      	bls.n	8008f34 <MDI_getDataChannel1_IT+0x74>
					uint8_t tmp = checksumTmp % 256;
 8008f4e:	8afb      	ldrh	r3, [r7, #22]
 8008f50:	73fb      	strb	r3, [r7, #15]
					uint8_t tmpComp = ~tmp;
 8008f52:	7bfb      	ldrb	r3, [r7, #15]
 8008f54:	43db      	mvns	r3, r3
 8008f56:	73bb      	strb	r3, [r7, #14]
					if (tmp == tmpArr1[8] && tmpComp == tmpArr1[9]) {
 8008f58:	4b1a      	ldr	r3, [pc, #104]	; (8008fc4 <MDI_getDataChannel1_IT+0x104>)
 8008f5a:	7a1b      	ldrb	r3, [r3, #8]
 8008f5c:	7bfa      	ldrb	r2, [r7, #15]
 8008f5e:	429a      	cmp	r2, r3
 8008f60:	d120      	bne.n	8008fa4 <MDI_getDataChannel1_IT+0xe4>
 8008f62:	4b18      	ldr	r3, [pc, #96]	; (8008fc4 <MDI_getDataChannel1_IT+0x104>)
 8008f64:	7a5b      	ldrb	r3, [r3, #9]
 8008f66:	7bba      	ldrb	r2, [r7, #14]
 8008f68:	429a      	cmp	r2, r3
 8008f6a:	d11b      	bne.n	8008fa4 <MDI_getDataChannel1_IT+0xe4>
						driver1.angle = ((uint16_t) tmpArr1[2] << 8) | tmpArr1[3];
 8008f6c:	4b15      	ldr	r3, [pc, #84]	; (8008fc4 <MDI_getDataChannel1_IT+0x104>)
 8008f6e:	789b      	ldrb	r3, [r3, #2]
 8008f70:	021b      	lsls	r3, r3, #8
 8008f72:	b21a      	sxth	r2, r3
 8008f74:	4b13      	ldr	r3, [pc, #76]	; (8008fc4 <MDI_getDataChannel1_IT+0x104>)
 8008f76:	78db      	ldrb	r3, [r3, #3]
 8008f78:	b21b      	sxth	r3, r3
 8008f7a:	4313      	orrs	r3, r2
 8008f7c:	b21b      	sxth	r3, r3
 8008f7e:	b29a      	uxth	r2, r3
 8008f80:	4b12      	ldr	r3, [pc, #72]	; (8008fcc <MDI_getDataChannel1_IT+0x10c>)
 8008f82:	809a      	strh	r2, [r3, #4]
						driver1.pid_kp = tmpArr1[4];
 8008f84:	4b0f      	ldr	r3, [pc, #60]	; (8008fc4 <MDI_getDataChannel1_IT+0x104>)
 8008f86:	791a      	ldrb	r2, [r3, #4]
 8008f88:	4b10      	ldr	r3, [pc, #64]	; (8008fcc <MDI_getDataChannel1_IT+0x10c>)
 8008f8a:	709a      	strb	r2, [r3, #2]
						driver1.pid_ki = tmpArr1[5];
 8008f8c:	4b0d      	ldr	r3, [pc, #52]	; (8008fc4 <MDI_getDataChannel1_IT+0x104>)
 8008f8e:	795a      	ldrb	r2, [r3, #5]
 8008f90:	4b0e      	ldr	r3, [pc, #56]	; (8008fcc <MDI_getDataChannel1_IT+0x10c>)
 8008f92:	705a      	strb	r2, [r3, #1]
						driver1.pid_kd = tmpArr1[6];
 8008f94:	4b0b      	ldr	r3, [pc, #44]	; (8008fc4 <MDI_getDataChannel1_IT+0x104>)
 8008f96:	799a      	ldrb	r2, [r3, #6]
 8008f98:	4b0c      	ldr	r3, [pc, #48]	; (8008fcc <MDI_getDataChannel1_IT+0x10c>)
 8008f9a:	701a      	strb	r2, [r3, #0]
						driver1.factor = tmpArr1[7];
 8008f9c:	4b09      	ldr	r3, [pc, #36]	; (8008fc4 <MDI_getDataChannel1_IT+0x104>)
 8008f9e:	79da      	ldrb	r2, [r3, #7]
 8008fa0:	4b0a      	ldr	r3, [pc, #40]	; (8008fcc <MDI_getDataChannel1_IT+0x10c>)
 8008fa2:	70da      	strb	r2, [r3, #3]
					}
				}
				HAL_UART_Receive_IT(callBackHandle, &getTmpCH1, 1);
 8008fa4:	2201      	movs	r2, #1
 8008fa6:	4905      	ldr	r1, [pc, #20]	; (8008fbc <MDI_getDataChannel1_IT+0xfc>)
 8008fa8:	6878      	ldr	r0, [r7, #4]
 8008faa:	f7fa fe96 	bl	8003cda <HAL_UART_Receive_IT>
	}
}
 8008fae:	bf00      	nop
 8008fb0:	3718      	adds	r7, #24
 8008fb2:	46bd      	mov	sp, r7
 8008fb4:	bd80      	pop	{r7, pc}
 8008fb6:	bf00      	nop
 8008fb8:	20004bc8 	.word	0x20004bc8
 8008fbc:	200049d8 	.word	0x200049d8
 8008fc0:	200049f8 	.word	0x200049f8
 8008fc4:	200049dc 	.word	0x200049dc
 8008fc8:	200049f9 	.word	0x200049f9
 8008fcc:	20004d00 	.word	0x20004d00

08008fd0 <MDI_sendDataChannel2Ver2>:
 * @param kd -> get Pid kd value
 * @param factor -> get factor of Pid elements
 * @return none
 */
void MDI_sendDataChannel2Ver2(uint16_t speed, uint8_t kp, uint8_t ki,uint8_t kd,
		uint8_t soft_k, uint8_t soft_f) {
 8008fd0:	b590      	push	{r4, r7, lr}
 8008fd2:	b089      	sub	sp, #36	; 0x24
 8008fd4:	af00      	add	r7, sp, #0
 8008fd6:	4604      	mov	r4, r0
 8008fd8:	4608      	mov	r0, r1
 8008fda:	4611      	mov	r1, r2
 8008fdc:	461a      	mov	r2, r3
 8008fde:	4623      	mov	r3, r4
 8008fe0:	80fb      	strh	r3, [r7, #6]
 8008fe2:	4603      	mov	r3, r0
 8008fe4:	717b      	strb	r3, [r7, #5]
 8008fe6:	460b      	mov	r3, r1
 8008fe8:	713b      	strb	r3, [r7, #4]
 8008fea:	4613      	mov	r3, r2
 8008fec:	70fb      	strb	r3, [r7, #3]
	uint16_t checksumTmp = 0;
 8008fee:	2300      	movs	r3, #0
 8008ff0:	83bb      	strh	r3, [r7, #28]
	uint8_t tmpArr[] = { speed >> 8, speed & 0xFF };
 8008ff2:	88fb      	ldrh	r3, [r7, #6]
 8008ff4:	0a1b      	lsrs	r3, r3, #8
 8008ff6:	b29b      	uxth	r3, r3
 8008ff8:	b2db      	uxtb	r3, r3
 8008ffa:	763b      	strb	r3, [r7, #24]
 8008ffc:	88fb      	ldrh	r3, [r7, #6]
 8008ffe:	b2db      	uxtb	r3, r3
 8009000:	767b      	strb	r3, [r7, #25]
	checksumTmp += tmpArr[0];
 8009002:	7e3b      	ldrb	r3, [r7, #24]
 8009004:	b29a      	uxth	r2, r3
 8009006:	8bbb      	ldrh	r3, [r7, #28]
 8009008:	4413      	add	r3, r2
 800900a:	83bb      	strh	r3, [r7, #28]
	checksumTmp += tmpArr[1];
 800900c:	7e7b      	ldrb	r3, [r7, #25]
 800900e:	b29a      	uxth	r2, r3
 8009010:	8bbb      	ldrh	r3, [r7, #28]
 8009012:	4413      	add	r3, r2
 8009014:	83bb      	strh	r3, [r7, #28]
	checksumTmp += kp;
 8009016:	797b      	ldrb	r3, [r7, #5]
 8009018:	b29a      	uxth	r2, r3
 800901a:	8bbb      	ldrh	r3, [r7, #28]
 800901c:	4413      	add	r3, r2
 800901e:	83bb      	strh	r3, [r7, #28]
	checksumTmp += ki;
 8009020:	793b      	ldrb	r3, [r7, #4]
 8009022:	b29a      	uxth	r2, r3
 8009024:	8bbb      	ldrh	r3, [r7, #28]
 8009026:	4413      	add	r3, r2
 8009028:	83bb      	strh	r3, [r7, #28]
	checksumTmp += kd;
 800902a:	78fb      	ldrb	r3, [r7, #3]
 800902c:	b29a      	uxth	r2, r3
 800902e:	8bbb      	ldrh	r3, [r7, #28]
 8009030:	4413      	add	r3, r2
 8009032:	83bb      	strh	r3, [r7, #28]
	checksumTmp += soft_k;
 8009034:	f897 3030 	ldrb.w	r3, [r7, #48]	; 0x30
 8009038:	b29a      	uxth	r2, r3
 800903a:	8bbb      	ldrh	r3, [r7, #28]
 800903c:	4413      	add	r3, r2
 800903e:	83bb      	strh	r3, [r7, #28]
	checksumTmp += soft_f;
 8009040:	f897 3034 	ldrb.w	r3, [r7, #52]	; 0x34
 8009044:	b29a      	uxth	r2, r3
 8009046:	8bbb      	ldrh	r3, [r7, #28]
 8009048:	4413      	add	r3, r2
 800904a:	83bb      	strh	r3, [r7, #28]
	uint8_t tmp = checksumTmp % 256;
 800904c:	8bbb      	ldrh	r3, [r7, #28]
 800904e:	76fb      	strb	r3, [r7, #27]
	uint8_t tmpComp = ~tmp;
 8009050:	7efb      	ldrb	r3, [r7, #27]
 8009052:	43db      	mvns	r3, r3
 8009054:	76bb      	strb	r3, [r7, #26]
	uint8_t sendBuff[11] = { 0XFF, 0XFF,kp, tmpArr[0],ki, tmpArr[1], kd,
 8009056:	23ff      	movs	r3, #255	; 0xff
 8009058:	733b      	strb	r3, [r7, #12]
 800905a:	23ff      	movs	r3, #255	; 0xff
 800905c:	737b      	strb	r3, [r7, #13]
 800905e:	797b      	ldrb	r3, [r7, #5]
 8009060:	73bb      	strb	r3, [r7, #14]
 8009062:	7e3b      	ldrb	r3, [r7, #24]
 8009064:	73fb      	strb	r3, [r7, #15]
 8009066:	793b      	ldrb	r3, [r7, #4]
 8009068:	743b      	strb	r3, [r7, #16]
 800906a:	7e7b      	ldrb	r3, [r7, #25]
 800906c:	747b      	strb	r3, [r7, #17]
 800906e:	78fb      	ldrb	r3, [r7, #3]
 8009070:	74bb      	strb	r3, [r7, #18]
 8009072:	f897 3030 	ldrb.w	r3, [r7, #48]	; 0x30
 8009076:	74fb      	strb	r3, [r7, #19]
 8009078:	f897 3034 	ldrb.w	r3, [r7, #52]	; 0x34
 800907c:	753b      	strb	r3, [r7, #20]
 800907e:	7efb      	ldrb	r3, [r7, #27]
 8009080:	757b      	strb	r3, [r7, #21]
 8009082:	7ebb      	ldrb	r3, [r7, #26]
 8009084:	75bb      	strb	r3, [r7, #22]
			soft_k,soft_f, tmp, tmpComp };
	for (uint8_t counter = 0; counter < 11; counter++) {
 8009086:	2300      	movs	r3, #0
 8009088:	77fb      	strb	r3, [r7, #31]
 800908a:	e00f      	b.n	80090ac <MDI_sendDataChannel2Ver2+0xdc>
		MDI_writeSmallDataWithRegister(&MDI_channel2TX, sendBuff[counter]);
 800908c:	7ffb      	ldrb	r3, [r7, #31]
 800908e:	f107 0220 	add.w	r2, r7, #32
 8009092:	4413      	add	r3, r2
 8009094:	f813 3c14 	ldrb.w	r3, [r3, #-20]
 8009098:	4619      	mov	r1, r3
 800909a:	4808      	ldr	r0, [pc, #32]	; (80090bc <MDI_sendDataChannel2Ver2+0xec>)
 800909c:	f7ff fe71 	bl	8008d82 <MDI_writeSmallDataWithRegister>
		vTaskDelay(50);
 80090a0:	2032      	movs	r0, #50	; 0x32
 80090a2:	f7fc fe5d 	bl	8005d60 <vTaskDelay>
	for (uint8_t counter = 0; counter < 11; counter++) {
 80090a6:	7ffb      	ldrb	r3, [r7, #31]
 80090a8:	3301      	adds	r3, #1
 80090aa:	77fb      	strb	r3, [r7, #31]
 80090ac:	7ffb      	ldrb	r3, [r7, #31]
 80090ae:	2b0a      	cmp	r3, #10
 80090b0:	d9ec      	bls.n	800908c <MDI_sendDataChannel2Ver2+0xbc>
	}
}
 80090b2:	bf00      	nop
 80090b4:	bf00      	nop
 80090b6:	3724      	adds	r7, #36	; 0x24
 80090b8:	46bd      	mov	sp, r7
 80090ba:	bd90      	pop	{r4, r7, pc}
 80090bc:	20004b00 	.word	0x20004b00

080090c0 <MDI_enableGetDataChannel2>:
/**
 * @brief set enable for MDI channel 2 receive
 * @return none
 */
uint8_t  getTmpCH2 = 0;
void MDI_enableGetDataChannel2(void){
 80090c0:	b580      	push	{r7, lr}
 80090c2:	af00      	add	r7, sp, #0
	HAL_UART_Receive_IT(&MDI_channel2RX,&getTmpCH2,1);
 80090c4:	2201      	movs	r2, #1
 80090c6:	4903      	ldr	r1, [pc, #12]	; (80090d4 <MDI_enableGetDataChannel2+0x14>)
 80090c8:	4803      	ldr	r0, [pc, #12]	; (80090d8 <MDI_enableGetDataChannel2+0x18>)
 80090ca:	f7fa fe06 	bl	8003cda <HAL_UART_Receive_IT>
}
 80090ce:	bf00      	nop
 80090d0:	bd80      	pop	{r7, pc}
 80090d2:	bf00      	nop
 80090d4:	200049e6 	.word	0x200049e6
 80090d8:	20004b00 	.word	0x20004b00

080090dc <MDI_getDataChannel2_IT>:
/**
 * @brief get to Motor Driver 2 values
 * @return callBackHandle-> get u(s)art handle
 */
static uint8_t tmpArr2[16];
void MDI_getDataChannel2_IT(UART_HandleTypeDef *callBackHandle) {
 80090dc:	b580      	push	{r7, lr}
 80090de:	b086      	sub	sp, #24
 80090e0:	af00      	add	r7, sp, #0
 80090e2:	6078      	str	r0, [r7, #4]
	volatile UART_HandleTypeDef *tmpHandle;
	tmpHandle = &MDI_channel2RX;
 80090e4:	4b44      	ldr	r3, [pc, #272]	; (80091f8 <MDI_getDataChannel2_IT+0x11c>)
 80090e6:	613b      	str	r3, [r7, #16]
	if(callBackHandle->Instance == tmpHandle->Instance){
 80090e8:	687b      	ldr	r3, [r7, #4]
 80090ea:	681a      	ldr	r2, [r3, #0]
 80090ec:	693b      	ldr	r3, [r7, #16]
 80090ee:	681b      	ldr	r3, [r3, #0]
 80090f0:	429a      	cmp	r2, r3
 80090f2:	d17d      	bne.n	80091f0 <MDI_getDataChannel2_IT+0x114>
		static uint8_t counter = 0, getTmpBeff = 0;
			if (0xFF == getTmpCH2 && 0xFF == getTmpBeff) {
 80090f4:	4b41      	ldr	r3, [pc, #260]	; (80091fc <MDI_getDataChannel2_IT+0x120>)
 80090f6:	781b      	ldrb	r3, [r3, #0]
 80090f8:	2bff      	cmp	r3, #255	; 0xff
 80090fa:	d10c      	bne.n	8009116 <MDI_getDataChannel2_IT+0x3a>
 80090fc:	4b40      	ldr	r3, [pc, #256]	; (8009200 <MDI_getDataChannel2_IT+0x124>)
 80090fe:	781b      	ldrb	r3, [r3, #0]
 8009100:	2bff      	cmp	r3, #255	; 0xff
 8009102:	d108      	bne.n	8009116 <MDI_getDataChannel2_IT+0x3a>
				tmpArr2[0] = 0xFF;
 8009104:	4b3f      	ldr	r3, [pc, #252]	; (8009204 <MDI_getDataChannel2_IT+0x128>)
 8009106:	22ff      	movs	r2, #255	; 0xff
 8009108:	701a      	strb	r2, [r3, #0]
				tmpArr2[1] = 0xFF;
 800910a:	4b3e      	ldr	r3, [pc, #248]	; (8009204 <MDI_getDataChannel2_IT+0x128>)
 800910c:	22ff      	movs	r2, #255	; 0xff
 800910e:	705a      	strb	r2, [r3, #1]
				counter = 1;
 8009110:	4b3d      	ldr	r3, [pc, #244]	; (8009208 <MDI_getDataChannel2_IT+0x12c>)
 8009112:	2201      	movs	r2, #1
 8009114:	701a      	strb	r2, [r3, #0]
			}
			tmpArr2[counter] = getTmpCH2;
 8009116:	4b3c      	ldr	r3, [pc, #240]	; (8009208 <MDI_getDataChannel2_IT+0x12c>)
 8009118:	781b      	ldrb	r3, [r3, #0]
 800911a:	461a      	mov	r2, r3
 800911c:	4b37      	ldr	r3, [pc, #220]	; (80091fc <MDI_getDataChannel2_IT+0x120>)
 800911e:	7819      	ldrb	r1, [r3, #0]
 8009120:	4b38      	ldr	r3, [pc, #224]	; (8009204 <MDI_getDataChannel2_IT+0x128>)
 8009122:	5499      	strb	r1, [r3, r2]
			getTmpBeff = getTmpCH2;
 8009124:	4b35      	ldr	r3, [pc, #212]	; (80091fc <MDI_getDataChannel2_IT+0x120>)
 8009126:	781a      	ldrb	r2, [r3, #0]
 8009128:	4b35      	ldr	r3, [pc, #212]	; (8009200 <MDI_getDataChannel2_IT+0x124>)
 800912a:	701a      	strb	r2, [r3, #0]
			counter++;
 800912c:	4b36      	ldr	r3, [pc, #216]	; (8009208 <MDI_getDataChannel2_IT+0x12c>)
 800912e:	781b      	ldrb	r3, [r3, #0]
 8009130:	3301      	adds	r3, #1
 8009132:	b2da      	uxtb	r2, r3
 8009134:	4b34      	ldr	r3, [pc, #208]	; (8009208 <MDI_getDataChannel2_IT+0x12c>)
 8009136:	701a      	strb	r2, [r3, #0]
			if (counter > 15) {
 8009138:	4b33      	ldr	r3, [pc, #204]	; (8009208 <MDI_getDataChannel2_IT+0x12c>)
 800913a:	781b      	ldrb	r3, [r3, #0]
 800913c:	2b0f      	cmp	r3, #15
 800913e:	d952      	bls.n	80091e6 <MDI_getDataChannel2_IT+0x10a>
				counter = 0;
 8009140:	4b31      	ldr	r3, [pc, #196]	; (8009208 <MDI_getDataChannel2_IT+0x12c>)
 8009142:	2200      	movs	r2, #0
 8009144:	701a      	strb	r2, [r3, #0]
				uint16_t checksumTmp = 0;
 8009146:	2300      	movs	r3, #0
 8009148:	82fb      	strh	r3, [r7, #22]
				for (uint8_t c = 2; c < 14; c++)
 800914a:	2302      	movs	r3, #2
 800914c:	757b      	strb	r3, [r7, #21]
 800914e:	e009      	b.n	8009164 <MDI_getDataChannel2_IT+0x88>
					checksumTmp += tmpArr2[c];
 8009150:	7d7b      	ldrb	r3, [r7, #21]
 8009152:	4a2c      	ldr	r2, [pc, #176]	; (8009204 <MDI_getDataChannel2_IT+0x128>)
 8009154:	5cd3      	ldrb	r3, [r2, r3]
 8009156:	b29a      	uxth	r2, r3
 8009158:	8afb      	ldrh	r3, [r7, #22]
 800915a:	4413      	add	r3, r2
 800915c:	82fb      	strh	r3, [r7, #22]
				for (uint8_t c = 2; c < 14; c++)
 800915e:	7d7b      	ldrb	r3, [r7, #21]
 8009160:	3301      	adds	r3, #1
 8009162:	757b      	strb	r3, [r7, #21]
 8009164:	7d7b      	ldrb	r3, [r7, #21]
 8009166:	2b0d      	cmp	r3, #13
 8009168:	d9f2      	bls.n	8009150 <MDI_getDataChannel2_IT+0x74>
				uint8_t tmp = checksumTmp % 256;
 800916a:	8afb      	ldrh	r3, [r7, #22]
 800916c:	73fb      	strb	r3, [r7, #15]
				uint8_t tmpComp = ~tmp;
 800916e:	7bfb      	ldrb	r3, [r7, #15]
 8009170:	43db      	mvns	r3, r3
 8009172:	73bb      	strb	r3, [r7, #14]
				if (tmp == tmpArr2[14] && tmpComp == tmpArr2[15]) {
 8009174:	4b23      	ldr	r3, [pc, #140]	; (8009204 <MDI_getDataChannel2_IT+0x128>)
 8009176:	7b9b      	ldrb	r3, [r3, #14]
 8009178:	7bfa      	ldrb	r2, [r7, #15]
 800917a:	429a      	cmp	r2, r3
 800917c:	d133      	bne.n	80091e6 <MDI_getDataChannel2_IT+0x10a>
 800917e:	4b21      	ldr	r3, [pc, #132]	; (8009204 <MDI_getDataChannel2_IT+0x128>)
 8009180:	7bdb      	ldrb	r3, [r3, #15]
 8009182:	7bba      	ldrb	r2, [r7, #14]
 8009184:	429a      	cmp	r2, r3
 8009186:	d12e      	bne.n	80091e6 <MDI_getDataChannel2_IT+0x10a>
					travelMotor.encoder =(((tmpArr2[7] << 24)) | ((tmpArr2[9]<< 16)) | ((tmpArr2[11]<< 8)) | (tmpArr2[13] & 0xFF));
 8009188:	4b1e      	ldr	r3, [pc, #120]	; (8009204 <MDI_getDataChannel2_IT+0x128>)
 800918a:	79db      	ldrb	r3, [r3, #7]
 800918c:	061a      	lsls	r2, r3, #24
 800918e:	4b1d      	ldr	r3, [pc, #116]	; (8009204 <MDI_getDataChannel2_IT+0x128>)
 8009190:	7a5b      	ldrb	r3, [r3, #9]
 8009192:	041b      	lsls	r3, r3, #16
 8009194:	431a      	orrs	r2, r3
 8009196:	4b1b      	ldr	r3, [pc, #108]	; (8009204 <MDI_getDataChannel2_IT+0x128>)
 8009198:	7adb      	ldrb	r3, [r3, #11]
 800919a:	021b      	lsls	r3, r3, #8
 800919c:	4313      	orrs	r3, r2
 800919e:	4a19      	ldr	r2, [pc, #100]	; (8009204 <MDI_getDataChannel2_IT+0x128>)
 80091a0:	7b52      	ldrb	r2, [r2, #13]
 80091a2:	4313      	orrs	r3, r2
 80091a4:	4a19      	ldr	r2, [pc, #100]	; (800920c <MDI_getDataChannel2_IT+0x130>)
 80091a6:	6093      	str	r3, [r2, #8]
					travelMotor.speed = ( (tmpArr2[3] << 8) |(tmpArr2[5] & 0xFF));
 80091a8:	4b16      	ldr	r3, [pc, #88]	; (8009204 <MDI_getDataChannel2_IT+0x128>)
 80091aa:	78db      	ldrb	r3, [r3, #3]
 80091ac:	021b      	lsls	r3, r3, #8
 80091ae:	b21a      	sxth	r2, r3
 80091b0:	4b14      	ldr	r3, [pc, #80]	; (8009204 <MDI_getDataChannel2_IT+0x128>)
 80091b2:	795b      	ldrb	r3, [r3, #5]
 80091b4:	b21b      	sxth	r3, r3
 80091b6:	4313      	orrs	r3, r2
 80091b8:	b21a      	sxth	r2, r3
 80091ba:	4b14      	ldr	r3, [pc, #80]	; (800920c <MDI_getDataChannel2_IT+0x130>)
 80091bc:	809a      	strh	r2, [r3, #4]
					travelMotor.pid_kp = tmpArr2[2];
 80091be:	4b11      	ldr	r3, [pc, #68]	; (8009204 <MDI_getDataChannel2_IT+0x128>)
 80091c0:	789a      	ldrb	r2, [r3, #2]
 80091c2:	4b12      	ldr	r3, [pc, #72]	; (800920c <MDI_getDataChannel2_IT+0x130>)
 80091c4:	701a      	strb	r2, [r3, #0]
					travelMotor.pid_ki = tmpArr2[4];
 80091c6:	4b0f      	ldr	r3, [pc, #60]	; (8009204 <MDI_getDataChannel2_IT+0x128>)
 80091c8:	791a      	ldrb	r2, [r3, #4]
 80091ca:	4b10      	ldr	r3, [pc, #64]	; (800920c <MDI_getDataChannel2_IT+0x130>)
 80091cc:	705a      	strb	r2, [r3, #1]
					travelMotor.pid_kd = tmpArr2[6];
 80091ce:	4b0d      	ldr	r3, [pc, #52]	; (8009204 <MDI_getDataChannel2_IT+0x128>)
 80091d0:	799a      	ldrb	r2, [r3, #6]
 80091d2:	4b0e      	ldr	r3, [pc, #56]	; (800920c <MDI_getDataChannel2_IT+0x130>)
 80091d4:	709a      	strb	r2, [r3, #2]
					travelMotor.soft_k = tmpArr2[8];
 80091d6:	4b0b      	ldr	r3, [pc, #44]	; (8009204 <MDI_getDataChannel2_IT+0x128>)
 80091d8:	7a1a      	ldrb	r2, [r3, #8]
 80091da:	4b0c      	ldr	r3, [pc, #48]	; (800920c <MDI_getDataChannel2_IT+0x130>)
 80091dc:	71da      	strb	r2, [r3, #7]
					travelMotor.soft_f = tmpArr2[10];
 80091de:	4b09      	ldr	r3, [pc, #36]	; (8009204 <MDI_getDataChannel2_IT+0x128>)
 80091e0:	7a9a      	ldrb	r2, [r3, #10]
 80091e2:	4b0a      	ldr	r3, [pc, #40]	; (800920c <MDI_getDataChannel2_IT+0x130>)
 80091e4:	719a      	strb	r2, [r3, #6]
				}
			}
			HAL_UART_Receive_IT(callBackHandle, &getTmpCH2, 1);
 80091e6:	2201      	movs	r2, #1
 80091e8:	4904      	ldr	r1, [pc, #16]	; (80091fc <MDI_getDataChannel2_IT+0x120>)
 80091ea:	6878      	ldr	r0, [r7, #4]
 80091ec:	f7fa fd75 	bl	8003cda <HAL_UART_Receive_IT>
	}
}
 80091f0:	bf00      	nop
 80091f2:	3718      	adds	r7, #24
 80091f4:	46bd      	mov	sp, r7
 80091f6:	bd80      	pop	{r7, pc}
 80091f8:	20004b00 	.word	0x20004b00
 80091fc:	200049e6 	.word	0x200049e6
 8009200:	200049fa 	.word	0x200049fa
 8009204:	200049e8 	.word	0x200049e8
 8009208:	200049fb 	.word	0x200049fb
 800920c:	20004d20 	.word	0x20004d20

08009210 <getDriver1ReceiveVal>:
}
uint16_t getDriver2angle(void) {
	return driver2.factor;
}

mD_interface getDriver1ReceiveVal(void) {
 8009210:	b480      	push	{r7}
 8009212:	b083      	sub	sp, #12
 8009214:	af00      	add	r7, sp, #0
 8009216:	6078      	str	r0, [r7, #4]
	return driver1;
 8009218:	687b      	ldr	r3, [r7, #4]
 800921a:	4a05      	ldr	r2, [pc, #20]	; (8009230 <getDriver1ReceiveVal+0x20>)
 800921c:	6811      	ldr	r1, [r2, #0]
 800921e:	6019      	str	r1, [r3, #0]
 8009220:	8892      	ldrh	r2, [r2, #4]
 8009222:	809a      	strh	r2, [r3, #4]
}
 8009224:	6878      	ldr	r0, [r7, #4]
 8009226:	370c      	adds	r7, #12
 8009228:	46bd      	mov	sp, r7
 800922a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800922e:	4770      	bx	lr
 8009230:	20004d00 	.word	0x20004d00

08009234 <getDriver2ReceiveVal>:
tMD_interface getDriver2ReceiveVal(void) {
 8009234:	b480      	push	{r7}
 8009236:	b083      	sub	sp, #12
 8009238:	af00      	add	r7, sp, #0
 800923a:	6078      	str	r0, [r7, #4]
	return travelMotor;
 800923c:	687b      	ldr	r3, [r7, #4]
 800923e:	4a05      	ldr	r2, [pc, #20]	; (8009254 <getDriver2ReceiveVal+0x20>)
 8009240:	ca07      	ldmia	r2, {r0, r1, r2}
 8009242:	e883 0007 	stmia.w	r3, {r0, r1, r2}
}
 8009246:	6878      	ldr	r0, [r7, #4]
 8009248:	370c      	adds	r7, #12
 800924a:	46bd      	mov	sp, r7
 800924c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009250:	4770      	bx	lr
 8009252:	bf00      	nop
 8009254:	20004d20 	.word	0x20004d20

08009258 <tasks_init>:


xSemaphoreHandle uart1SemphrHandle=NULL;
xSemaphoreHandle uart2SemphrHandle=NULL;

void tasks_init(void){
 8009258:	b580      	push	{r7, lr}
 800925a:	b082      	sub	sp, #8
 800925c:	af02      	add	r7, sp, #8
	 * @param usStackDepth-> stack size
	 * @param pvParameters-> function parameters
	 * @param uxPriority -> Priority
	 * @param pxCreatedTask -> handle so id
	 * */
	vSemaphoreCreateBinary(uart1SemphrHandle);
 800925e:	2203      	movs	r2, #3
 8009260:	2100      	movs	r1, #0
 8009262:	2001      	movs	r0, #1
 8009264:	f7fb fe6e 	bl	8004f44 <xQueueGenericCreate>
 8009268:	4603      	mov	r3, r0
 800926a:	4a3a      	ldr	r2, [pc, #232]	; (8009354 <tasks_init+0xfc>)
 800926c:	6013      	str	r3, [r2, #0]
 800926e:	4b39      	ldr	r3, [pc, #228]	; (8009354 <tasks_init+0xfc>)
 8009270:	681b      	ldr	r3, [r3, #0]
 8009272:	2b00      	cmp	r3, #0
 8009274:	d006      	beq.n	8009284 <tasks_init+0x2c>
 8009276:	4b37      	ldr	r3, [pc, #220]	; (8009354 <tasks_init+0xfc>)
 8009278:	6818      	ldr	r0, [r3, #0]
 800927a:	2300      	movs	r3, #0
 800927c:	2200      	movs	r2, #0
 800927e:	2100      	movs	r1, #0
 8009280:	f7fb fec4 	bl	800500c <xQueueGenericSend>
	vSemaphoreCreateBinary(uart2SemphrHandle);
 8009284:	2203      	movs	r2, #3
 8009286:	2100      	movs	r1, #0
 8009288:	2001      	movs	r0, #1
 800928a:	f7fb fe5b 	bl	8004f44 <xQueueGenericCreate>
 800928e:	4603      	mov	r3, r0
 8009290:	4a31      	ldr	r2, [pc, #196]	; (8009358 <tasks_init+0x100>)
 8009292:	6013      	str	r3, [r2, #0]
 8009294:	4b30      	ldr	r3, [pc, #192]	; (8009358 <tasks_init+0x100>)
 8009296:	681b      	ldr	r3, [r3, #0]
 8009298:	2b00      	cmp	r3, #0
 800929a:	d006      	beq.n	80092aa <tasks_init+0x52>
 800929c:	4b2e      	ldr	r3, [pc, #184]	; (8009358 <tasks_init+0x100>)
 800929e:	6818      	ldr	r0, [r3, #0]
 80092a0:	2300      	movs	r3, #0
 80092a2:	2200      	movs	r2, #0
 80092a4:	2100      	movs	r1, #0
 80092a6:	f7fb feb1 	bl	800500c <xQueueGenericSend>
	if(uart1SemphrHandle!=NULL && uart2SemphrHandle!=NULL){
 80092aa:	4b2a      	ldr	r3, [pc, #168]	; (8009354 <tasks_init+0xfc>)
 80092ac:	681b      	ldr	r3, [r3, #0]
 80092ae:	2b00      	cmp	r3, #0
 80092b0:	d04d      	beq.n	800934e <tasks_init+0xf6>
 80092b2:	4b29      	ldr	r3, [pc, #164]	; (8009358 <tasks_init+0x100>)
 80092b4:	681b      	ldr	r3, [r3, #0]
 80092b6:	2b00      	cmp	r3, #0
 80092b8:	d049      	beq.n	800934e <tasks_init+0xf6>


		xTaskCreate(sendDataUart1Task, "send Uart 1", configMINIMAL_STACK_SIZE, NULL,  55 , NULL);
 80092ba:	2300      	movs	r3, #0
 80092bc:	9301      	str	r3, [sp, #4]
 80092be:	2337      	movs	r3, #55	; 0x37
 80092c0:	9300      	str	r3, [sp, #0]
 80092c2:	2300      	movs	r3, #0
 80092c4:	2280      	movs	r2, #128	; 0x80
 80092c6:	4925      	ldr	r1, [pc, #148]	; (800935c <tasks_init+0x104>)
 80092c8:	4825      	ldr	r0, [pc, #148]	; (8009360 <tasks_init+0x108>)
 80092ca:	f7fc fc04 	bl	8005ad6 <xTaskCreate>
		xTaskCreate(sendDataUart2Task, "send Uart 2", configMINIMAL_STACK_SIZE, NULL,  55 , NULL);
 80092ce:	2300      	movs	r3, #0
 80092d0:	9301      	str	r3, [sp, #4]
 80092d2:	2337      	movs	r3, #55	; 0x37
 80092d4:	9300      	str	r3, [sp, #0]
 80092d6:	2300      	movs	r3, #0
 80092d8:	2280      	movs	r2, #128	; 0x80
 80092da:	4922      	ldr	r1, [pc, #136]	; (8009364 <tasks_init+0x10c>)
 80092dc:	4822      	ldr	r0, [pc, #136]	; (8009368 <tasks_init+0x110>)
 80092de:	f7fc fbfa 	bl	8005ad6 <xTaskCreate>
		xTaskCreate(getDataUart1Task, "get Uart 1", configMINIMAL_STACK_SIZE, NULL,  55, NULL);
 80092e2:	2300      	movs	r3, #0
 80092e4:	9301      	str	r3, [sp, #4]
 80092e6:	2337      	movs	r3, #55	; 0x37
 80092e8:	9300      	str	r3, [sp, #0]
 80092ea:	2300      	movs	r3, #0
 80092ec:	2280      	movs	r2, #128	; 0x80
 80092ee:	491f      	ldr	r1, [pc, #124]	; (800936c <tasks_init+0x114>)
 80092f0:	481f      	ldr	r0, [pc, #124]	; (8009370 <tasks_init+0x118>)
 80092f2:	f7fc fbf0 	bl	8005ad6 <xTaskCreate>
		xTaskCreate(getDataUart2Task, "get Uart 2", configMINIMAL_STACK_SIZE, NULL,  55 , NULL);
 80092f6:	2300      	movs	r3, #0
 80092f8:	9301      	str	r3, [sp, #4]
 80092fa:	2337      	movs	r3, #55	; 0x37
 80092fc:	9300      	str	r3, [sp, #0]
 80092fe:	2300      	movs	r3, #0
 8009300:	2280      	movs	r2, #128	; 0x80
 8009302:	491c      	ldr	r1, [pc, #112]	; (8009374 <tasks_init+0x11c>)
 8009304:	481c      	ldr	r0, [pc, #112]	; (8009378 <tasks_init+0x120>)
 8009306:	f7fc fbe6 	bl	8005ad6 <xTaskCreate>
		xTaskCreate(adcReadTask, "adc read", configMINIMAL_STACK_SIZE, NULL,   55, NULL);
 800930a:	2300      	movs	r3, #0
 800930c:	9301      	str	r3, [sp, #4]
 800930e:	2337      	movs	r3, #55	; 0x37
 8009310:	9300      	str	r3, [sp, #0]
 8009312:	2300      	movs	r3, #0
 8009314:	2280      	movs	r2, #128	; 0x80
 8009316:	4919      	ldr	r1, [pc, #100]	; (800937c <tasks_init+0x124>)
 8009318:	4819      	ldr	r0, [pc, #100]	; (8009380 <tasks_init+0x128>)
 800931a:	f7fc fbdc 	bl	8005ad6 <xTaskCreate>
		xTaskCreate(lcdTask, "lcd controller", configMINIMAL_STACK_SIZE*2, NULL,  55 , NULL);
 800931e:	2300      	movs	r3, #0
 8009320:	9301      	str	r3, [sp, #4]
 8009322:	2337      	movs	r3, #55	; 0x37
 8009324:	9300      	str	r3, [sp, #0]
 8009326:	2300      	movs	r3, #0
 8009328:	f44f 7280 	mov.w	r2, #256	; 0x100
 800932c:	4915      	ldr	r1, [pc, #84]	; (8009384 <tasks_init+0x12c>)
 800932e:	4816      	ldr	r0, [pc, #88]	; (8009388 <tasks_init+0x130>)
 8009330:	f7fc fbd1 	bl	8005ad6 <xTaskCreate>
		xTaskCreate(buttonControlTask, "button controller", configMINIMAL_STACK_SIZE*2, NULL,  55 , NULL);
 8009334:	2300      	movs	r3, #0
 8009336:	9301      	str	r3, [sp, #4]
 8009338:	2337      	movs	r3, #55	; 0x37
 800933a:	9300      	str	r3, [sp, #0]
 800933c:	2300      	movs	r3, #0
 800933e:	f44f 7280 	mov.w	r2, #256	; 0x100
 8009342:	4912      	ldr	r1, [pc, #72]	; (800938c <tasks_init+0x134>)
 8009344:	4812      	ldr	r0, [pc, #72]	; (8009390 <tasks_init+0x138>)
 8009346:	f7fc fbc6 	bl	8005ad6 <xTaskCreate>


		vTaskStartScheduler();
 800934a:	f7fc fd3d 	bl	8005dc8 <vTaskStartScheduler>
	}
}
 800934e:	bf00      	nop
 8009350:	46bd      	mov	sp, r7
 8009352:	bd80      	pop	{r7, pc}
 8009354:	200049fc 	.word	0x200049fc
 8009358:	20004a00 	.word	0x20004a00
 800935c:	08009e80 	.word	0x08009e80
 8009360:	08009395 	.word	0x08009395
 8009364:	08009e8c 	.word	0x08009e8c
 8009368:	080093a3 	.word	0x080093a3
 800936c:	08009e98 	.word	0x08009e98
 8009370:	080093b1 	.word	0x080093b1
 8009374:	08009ea4 	.word	0x08009ea4
 8009378:	080093e1 	.word	0x080093e1
 800937c:	08009eb0 	.word	0x08009eb0
 8009380:	08009411 	.word	0x08009411
 8009384:	08009ebc 	.word	0x08009ebc
 8009388:	08009489 	.word	0x08009489
 800938c:	08009ecc 	.word	0x08009ecc
 8009390:	080094ab 	.word	0x080094ab

08009394 <sendDataUart1Task>:
void sendDataUart1Task(void *params){
 8009394:	b580      	push	{r7, lr}
 8009396:	b082      	sub	sp, #8
 8009398:	af00      	add	r7, sp, #0
 800939a:	6078      	str	r0, [r7, #4]

	while(1){
			transmissionDriver1();
 800939c:	f7fe fe12 	bl	8007fc4 <transmissionDriver1>
 80093a0:	e7fc      	b.n	800939c <sendDataUart1Task+0x8>

080093a2 <sendDataUart2Task>:

	}
}
void sendDataUart2Task(void *params){
 80093a2:	b580      	push	{r7, lr}
 80093a4:	b082      	sub	sp, #8
 80093a6:	af00      	add	r7, sp, #0
 80093a8:	6078      	str	r0, [r7, #4]
	while(1){
			transmissionDriver2();
 80093aa:	f7fe fe23 	bl	8007ff4 <transmissionDriver2>
 80093ae:	e7fc      	b.n	80093aa <sendDataUart2Task+0x8>

080093b0 <getDataUart1Task>:
	}
}
void getDataUart1Task(void *params){
 80093b0:	b580      	push	{r7, lr}
 80093b2:	b082      	sub	sp, #8
 80093b4:	af00      	add	r7, sp, #0
 80093b6:	6078      	str	r0, [r7, #4]
	while(1){
		xSemaphoreTake(uart1SemphrHandle, portMAX_DELAY);
 80093b8:	4b08      	ldr	r3, [pc, #32]	; (80093dc <getDataUart1Task+0x2c>)
 80093ba:	681b      	ldr	r3, [r3, #0]
 80093bc:	f04f 31ff 	mov.w	r1, #4294967295
 80093c0:	4618      	mov	r0, r3
 80093c2:	f7fc f899 	bl	80054f8 <xQueueSemaphoreTake>
		MDI_enableGetDataChannel1();
 80093c6:	f7ff fd6d 	bl	8008ea4 <MDI_enableGetDataChannel1>
		xSemaphoreGive(uart1SemphrHandle);
 80093ca:	4b04      	ldr	r3, [pc, #16]	; (80093dc <getDataUart1Task+0x2c>)
 80093cc:	6818      	ldr	r0, [r3, #0]
 80093ce:	2300      	movs	r3, #0
 80093d0:	2200      	movs	r2, #0
 80093d2:	2100      	movs	r1, #0
 80093d4:	f7fb fe1a 	bl	800500c <xQueueGenericSend>
		xSemaphoreTake(uart1SemphrHandle, portMAX_DELAY);
 80093d8:	e7ee      	b.n	80093b8 <getDataUart1Task+0x8>
 80093da:	bf00      	nop
 80093dc:	200049fc 	.word	0x200049fc

080093e0 <getDataUart2Task>:

	}
}
void getDataUart2Task(void *params){
 80093e0:	b580      	push	{r7, lr}
 80093e2:	b082      	sub	sp, #8
 80093e4:	af00      	add	r7, sp, #0
 80093e6:	6078      	str	r0, [r7, #4]
	while(1){
		xSemaphoreTake(uart2SemphrHandle, portMAX_DELAY);
 80093e8:	4b08      	ldr	r3, [pc, #32]	; (800940c <getDataUart2Task+0x2c>)
 80093ea:	681b      	ldr	r3, [r3, #0]
 80093ec:	f04f 31ff 	mov.w	r1, #4294967295
 80093f0:	4618      	mov	r0, r3
 80093f2:	f7fc f881 	bl	80054f8 <xQueueSemaphoreTake>
		MDI_enableGetDataChannel2();
 80093f6:	f7ff fe63 	bl	80090c0 <MDI_enableGetDataChannel2>
		xSemaphoreGive(uart2SemphrHandle);
 80093fa:	4b04      	ldr	r3, [pc, #16]	; (800940c <getDataUart2Task+0x2c>)
 80093fc:	6818      	ldr	r0, [r3, #0]
 80093fe:	2300      	movs	r3, #0
 8009400:	2200      	movs	r2, #0
 8009402:	2100      	movs	r1, #0
 8009404:	f7fb fe02 	bl	800500c <xQueueGenericSend>
		xSemaphoreTake(uart2SemphrHandle, portMAX_DELAY);
 8009408:	e7ee      	b.n	80093e8 <getDataUart2Task+0x8>
 800940a:	bf00      	nop
 800940c:	20004a00 	.word	0x20004a00

08009410 <adcReadTask>:
	}
}
void adcReadTask(void *params){
 8009410:	b580      	push	{r7, lr}
 8009412:	b086      	sub	sp, #24
 8009414:	af02      	add	r7, sp, #8
 8009416:	6078      	str	r0, [r7, #4]
	uint16_t val1;
	int16_t val2;
	while(1){
		readAnalog2Values(&ADCREADCH1,&ADCREADCH2);
 8009418:	4918      	ldr	r1, [pc, #96]	; (800947c <adcReadTask+0x6c>)
 800941a:	4819      	ldr	r0, [pc, #100]	; (8009480 <adcReadTask+0x70>)
 800941c:	f7fe fa6e 	bl	80078fc <readAnalog2Values>
			val1=valuesMap(getAnalogValue1(),0,4095,140,860);
 8009420:	f7fe fad0 	bl	80079c4 <getAnalogValue1>
 8009424:	4603      	mov	r3, r0
 8009426:	4618      	mov	r0, r3
 8009428:	f44f 7357 	mov.w	r3, #860	; 0x35c
 800942c:	9300      	str	r3, [sp, #0]
 800942e:	238c      	movs	r3, #140	; 0x8c
 8009430:	f640 72ff 	movw	r2, #4095	; 0xfff
 8009434:	2100      	movs	r1, #0
 8009436:	f7fe fadd 	bl	80079f4 <valuesMap>
 800943a:	4603      	mov	r3, r0
 800943c:	81fb      	strh	r3, [r7, #14]
			setDriver1AngleValue(val1);
 800943e:	89fb      	ldrh	r3, [r7, #14]
 8009440:	4618      	mov	r0, r3
 8009442:	f7fe fc03 	bl	8007c4c <setDriver1AngleValue>
			vTaskDelay(10);
 8009446:	200a      	movs	r0, #10
 8009448:	f7fc fc8a 	bl	8005d60 <vTaskDelay>
			val2=valuesMapInt(getAnalogValue2(),0,4095,-10000,10000);
 800944c:	f7fe fac6 	bl	80079dc <getAnalogValue2>
 8009450:	4603      	mov	r3, r0
 8009452:	b218      	sxth	r0, r3
 8009454:	f242 7310 	movw	r3, #10000	; 0x2710
 8009458:	9300      	str	r3, [sp, #0]
 800945a:	4b0a      	ldr	r3, [pc, #40]	; (8009484 <adcReadTask+0x74>)
 800945c:	f640 72ff 	movw	r2, #4095	; 0xfff
 8009460:	2100      	movs	r1, #0
 8009462:	f7fe faec 	bl	8007a3e <valuesMapInt>
 8009466:	4603      	mov	r3, r0
 8009468:	81bb      	strh	r3, [r7, #12]
			setDriver2AngleValue(val2);
 800946a:	f9b7 300c 	ldrsh.w	r3, [r7, #12]
 800946e:	4618      	mov	r0, r3
 8009470:	f7fe fbfc 	bl	8007c6c <setDriver2AngleValue>
			vTaskDelay(10);
 8009474:	200a      	movs	r0, #10
 8009476:	f7fc fc73 	bl	8005d60 <vTaskDelay>
		readAnalog2Values(&ADCREADCH1,&ADCREADCH2);
 800947a:	e7cd      	b.n	8009418 <adcReadTask+0x8>
 800947c:	20004a10 	.word	0x20004a10
 8009480:	20004b40 	.word	0x20004b40
 8009484:	ffffd8f0 	.word	0xffffd8f0

08009488 <lcdTask>:
	}
}
void lcdTask(void *params){
 8009488:	b580      	push	{r7, lr}
 800948a:	b082      	sub	sp, #8
 800948c:	af00      	add	r7, sp, #0
 800948e:	6078      	str	r0, [r7, #4]
	lcd_Init();
 8009490:	f7fe fe08 	bl	80080a4 <lcd_Init>
	while(1){
	  	lcdController();
 8009494:	f7ff f894 	bl	80085c0 <lcdController>
	  	vTaskDelay(200);
 8009498:	20c8      	movs	r0, #200	; 0xc8
 800949a:	f7fc fc61 	bl	8005d60 <vTaskDelay>
	  	cleanTheLcd();
 800949e:	f7ff f86b 	bl	8008578 <cleanTheLcd>
	  	vTaskDelay(5);
 80094a2:	2005      	movs	r0, #5
 80094a4:	f7fc fc5c 	bl	8005d60 <vTaskDelay>
	  	lcdController();
 80094a8:	e7f4      	b.n	8009494 <lcdTask+0xc>

080094aa <buttonControlTask>:
	}

}
void buttonControlTask(void *params){
 80094aa:	b580      	push	{r7, lr}
 80094ac:	b082      	sub	sp, #8
 80094ae:	af00      	add	r7, sp, #0
 80094b0:	6078      	str	r0, [r7, #4]
	btnParameterInit();
 80094b2:	f7fe fb9d 	bl	8007bf0 <btnParameterInit>
	while(1){
		buttonController();
 80094b6:	f7fe fbe9 	bl	8007c8c <buttonController>
		vTaskDelay(50);
 80094ba:	2032      	movs	r0, #50	; 0x32
 80094bc:	f7fc fc50 	bl	8005d60 <vTaskDelay>
		buttonController();
 80094c0:	e7f9      	b.n	80094b6 <buttonControlTask+0xc>
	...

080094c4 <__errno>:
 80094c4:	4b01      	ldr	r3, [pc, #4]	; (80094cc <__errno+0x8>)
 80094c6:	6818      	ldr	r0, [r3, #0]
 80094c8:	4770      	bx	lr
 80094ca:	bf00      	nop
 80094cc:	20000014 	.word	0x20000014

080094d0 <__libc_init_array>:
 80094d0:	b570      	push	{r4, r5, r6, lr}
 80094d2:	4d0d      	ldr	r5, [pc, #52]	; (8009508 <__libc_init_array+0x38>)
 80094d4:	4c0d      	ldr	r4, [pc, #52]	; (800950c <__libc_init_array+0x3c>)
 80094d6:	1b64      	subs	r4, r4, r5
 80094d8:	10a4      	asrs	r4, r4, #2
 80094da:	2600      	movs	r6, #0
 80094dc:	42a6      	cmp	r6, r4
 80094de:	d109      	bne.n	80094f4 <__libc_init_array+0x24>
 80094e0:	4d0b      	ldr	r5, [pc, #44]	; (8009510 <__libc_init_array+0x40>)
 80094e2:	4c0c      	ldr	r4, [pc, #48]	; (8009514 <__libc_init_array+0x44>)
 80094e4:	f000 fc4e 	bl	8009d84 <_init>
 80094e8:	1b64      	subs	r4, r4, r5
 80094ea:	10a4      	asrs	r4, r4, #2
 80094ec:	2600      	movs	r6, #0
 80094ee:	42a6      	cmp	r6, r4
 80094f0:	d105      	bne.n	80094fe <__libc_init_array+0x2e>
 80094f2:	bd70      	pop	{r4, r5, r6, pc}
 80094f4:	f855 3b04 	ldr.w	r3, [r5], #4
 80094f8:	4798      	blx	r3
 80094fa:	3601      	adds	r6, #1
 80094fc:	e7ee      	b.n	80094dc <__libc_init_array+0xc>
 80094fe:	f855 3b04 	ldr.w	r3, [r5], #4
 8009502:	4798      	blx	r3
 8009504:	3601      	adds	r6, #1
 8009506:	e7f2      	b.n	80094ee <__libc_init_array+0x1e>
 8009508:	08009f78 	.word	0x08009f78
 800950c:	08009f78 	.word	0x08009f78
 8009510:	08009f78 	.word	0x08009f78
 8009514:	08009f7c 	.word	0x08009f7c

08009518 <memcpy>:
 8009518:	440a      	add	r2, r1
 800951a:	4291      	cmp	r1, r2
 800951c:	f100 33ff 	add.w	r3, r0, #4294967295
 8009520:	d100      	bne.n	8009524 <memcpy+0xc>
 8009522:	4770      	bx	lr
 8009524:	b510      	push	{r4, lr}
 8009526:	f811 4b01 	ldrb.w	r4, [r1], #1
 800952a:	f803 4f01 	strb.w	r4, [r3, #1]!
 800952e:	4291      	cmp	r1, r2
 8009530:	d1f9      	bne.n	8009526 <memcpy+0xe>
 8009532:	bd10      	pop	{r4, pc}

08009534 <memset>:
 8009534:	4402      	add	r2, r0
 8009536:	4603      	mov	r3, r0
 8009538:	4293      	cmp	r3, r2
 800953a:	d100      	bne.n	800953e <memset+0xa>
 800953c:	4770      	bx	lr
 800953e:	f803 1b01 	strb.w	r1, [r3], #1
 8009542:	e7f9      	b.n	8009538 <memset+0x4>

08009544 <siprintf>:
 8009544:	b40e      	push	{r1, r2, r3}
 8009546:	b500      	push	{lr}
 8009548:	b09c      	sub	sp, #112	; 0x70
 800954a:	ab1d      	add	r3, sp, #116	; 0x74
 800954c:	9002      	str	r0, [sp, #8]
 800954e:	9006      	str	r0, [sp, #24]
 8009550:	f06f 4100 	mvn.w	r1, #2147483648	; 0x80000000
 8009554:	4809      	ldr	r0, [pc, #36]	; (800957c <siprintf+0x38>)
 8009556:	9107      	str	r1, [sp, #28]
 8009558:	9104      	str	r1, [sp, #16]
 800955a:	4909      	ldr	r1, [pc, #36]	; (8009580 <siprintf+0x3c>)
 800955c:	f853 2b04 	ldr.w	r2, [r3], #4
 8009560:	9105      	str	r1, [sp, #20]
 8009562:	6800      	ldr	r0, [r0, #0]
 8009564:	9301      	str	r3, [sp, #4]
 8009566:	a902      	add	r1, sp, #8
 8009568:	f000 f868 	bl	800963c <_svfiprintf_r>
 800956c:	9b02      	ldr	r3, [sp, #8]
 800956e:	2200      	movs	r2, #0
 8009570:	701a      	strb	r2, [r3, #0]
 8009572:	b01c      	add	sp, #112	; 0x70
 8009574:	f85d eb04 	ldr.w	lr, [sp], #4
 8009578:	b003      	add	sp, #12
 800957a:	4770      	bx	lr
 800957c:	20000014 	.word	0x20000014
 8009580:	ffff0208 	.word	0xffff0208

08009584 <__ssputs_r>:
 8009584:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8009588:	688e      	ldr	r6, [r1, #8]
 800958a:	429e      	cmp	r6, r3
 800958c:	4682      	mov	sl, r0
 800958e:	460c      	mov	r4, r1
 8009590:	4690      	mov	r8, r2
 8009592:	461f      	mov	r7, r3
 8009594:	d838      	bhi.n	8009608 <__ssputs_r+0x84>
 8009596:	898a      	ldrh	r2, [r1, #12]
 8009598:	f412 6f90 	tst.w	r2, #1152	; 0x480
 800959c:	d032      	beq.n	8009604 <__ssputs_r+0x80>
 800959e:	6825      	ldr	r5, [r4, #0]
 80095a0:	6909      	ldr	r1, [r1, #16]
 80095a2:	eba5 0901 	sub.w	r9, r5, r1
 80095a6:	6965      	ldr	r5, [r4, #20]
 80095a8:	eb05 0545 	add.w	r5, r5, r5, lsl #1
 80095ac:	eb05 75d5 	add.w	r5, r5, r5, lsr #31
 80095b0:	3301      	adds	r3, #1
 80095b2:	444b      	add	r3, r9
 80095b4:	106d      	asrs	r5, r5, #1
 80095b6:	429d      	cmp	r5, r3
 80095b8:	bf38      	it	cc
 80095ba:	461d      	movcc	r5, r3
 80095bc:	0553      	lsls	r3, r2, #21
 80095be:	d531      	bpl.n	8009624 <__ssputs_r+0xa0>
 80095c0:	4629      	mov	r1, r5
 80095c2:	f000 fb39 	bl	8009c38 <_malloc_r>
 80095c6:	4606      	mov	r6, r0
 80095c8:	b950      	cbnz	r0, 80095e0 <__ssputs_r+0x5c>
 80095ca:	230c      	movs	r3, #12
 80095cc:	f8ca 3000 	str.w	r3, [sl]
 80095d0:	89a3      	ldrh	r3, [r4, #12]
 80095d2:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 80095d6:	81a3      	strh	r3, [r4, #12]
 80095d8:	f04f 30ff 	mov.w	r0, #4294967295
 80095dc:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 80095e0:	6921      	ldr	r1, [r4, #16]
 80095e2:	464a      	mov	r2, r9
 80095e4:	f7ff ff98 	bl	8009518 <memcpy>
 80095e8:	89a3      	ldrh	r3, [r4, #12]
 80095ea:	f423 6390 	bic.w	r3, r3, #1152	; 0x480
 80095ee:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 80095f2:	81a3      	strh	r3, [r4, #12]
 80095f4:	6126      	str	r6, [r4, #16]
 80095f6:	6165      	str	r5, [r4, #20]
 80095f8:	444e      	add	r6, r9
 80095fa:	eba5 0509 	sub.w	r5, r5, r9
 80095fe:	6026      	str	r6, [r4, #0]
 8009600:	60a5      	str	r5, [r4, #8]
 8009602:	463e      	mov	r6, r7
 8009604:	42be      	cmp	r6, r7
 8009606:	d900      	bls.n	800960a <__ssputs_r+0x86>
 8009608:	463e      	mov	r6, r7
 800960a:	4632      	mov	r2, r6
 800960c:	6820      	ldr	r0, [r4, #0]
 800960e:	4641      	mov	r1, r8
 8009610:	f000 faa8 	bl	8009b64 <memmove>
 8009614:	68a3      	ldr	r3, [r4, #8]
 8009616:	6822      	ldr	r2, [r4, #0]
 8009618:	1b9b      	subs	r3, r3, r6
 800961a:	4432      	add	r2, r6
 800961c:	60a3      	str	r3, [r4, #8]
 800961e:	6022      	str	r2, [r4, #0]
 8009620:	2000      	movs	r0, #0
 8009622:	e7db      	b.n	80095dc <__ssputs_r+0x58>
 8009624:	462a      	mov	r2, r5
 8009626:	f000 fb61 	bl	8009cec <_realloc_r>
 800962a:	4606      	mov	r6, r0
 800962c:	2800      	cmp	r0, #0
 800962e:	d1e1      	bne.n	80095f4 <__ssputs_r+0x70>
 8009630:	6921      	ldr	r1, [r4, #16]
 8009632:	4650      	mov	r0, sl
 8009634:	f000 fab0 	bl	8009b98 <_free_r>
 8009638:	e7c7      	b.n	80095ca <__ssputs_r+0x46>
	...

0800963c <_svfiprintf_r>:
 800963c:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8009640:	4698      	mov	r8, r3
 8009642:	898b      	ldrh	r3, [r1, #12]
 8009644:	061b      	lsls	r3, r3, #24
 8009646:	b09d      	sub	sp, #116	; 0x74
 8009648:	4607      	mov	r7, r0
 800964a:	460d      	mov	r5, r1
 800964c:	4614      	mov	r4, r2
 800964e:	d50e      	bpl.n	800966e <_svfiprintf_r+0x32>
 8009650:	690b      	ldr	r3, [r1, #16]
 8009652:	b963      	cbnz	r3, 800966e <_svfiprintf_r+0x32>
 8009654:	2140      	movs	r1, #64	; 0x40
 8009656:	f000 faef 	bl	8009c38 <_malloc_r>
 800965a:	6028      	str	r0, [r5, #0]
 800965c:	6128      	str	r0, [r5, #16]
 800965e:	b920      	cbnz	r0, 800966a <_svfiprintf_r+0x2e>
 8009660:	230c      	movs	r3, #12
 8009662:	603b      	str	r3, [r7, #0]
 8009664:	f04f 30ff 	mov.w	r0, #4294967295
 8009668:	e0d1      	b.n	800980e <_svfiprintf_r+0x1d2>
 800966a:	2340      	movs	r3, #64	; 0x40
 800966c:	616b      	str	r3, [r5, #20]
 800966e:	2300      	movs	r3, #0
 8009670:	9309      	str	r3, [sp, #36]	; 0x24
 8009672:	2320      	movs	r3, #32
 8009674:	f88d 3029 	strb.w	r3, [sp, #41]	; 0x29
 8009678:	f8cd 800c 	str.w	r8, [sp, #12]
 800967c:	2330      	movs	r3, #48	; 0x30
 800967e:	f8df 81a8 	ldr.w	r8, [pc, #424]	; 8009828 <_svfiprintf_r+0x1ec>
 8009682:	f88d 302a 	strb.w	r3, [sp, #42]	; 0x2a
 8009686:	f04f 0901 	mov.w	r9, #1
 800968a:	4623      	mov	r3, r4
 800968c:	469a      	mov	sl, r3
 800968e:	f813 2b01 	ldrb.w	r2, [r3], #1
 8009692:	b10a      	cbz	r2, 8009698 <_svfiprintf_r+0x5c>
 8009694:	2a25      	cmp	r2, #37	; 0x25
 8009696:	d1f9      	bne.n	800968c <_svfiprintf_r+0x50>
 8009698:	ebba 0b04 	subs.w	fp, sl, r4
 800969c:	d00b      	beq.n	80096b6 <_svfiprintf_r+0x7a>
 800969e:	465b      	mov	r3, fp
 80096a0:	4622      	mov	r2, r4
 80096a2:	4629      	mov	r1, r5
 80096a4:	4638      	mov	r0, r7
 80096a6:	f7ff ff6d 	bl	8009584 <__ssputs_r>
 80096aa:	3001      	adds	r0, #1
 80096ac:	f000 80aa 	beq.w	8009804 <_svfiprintf_r+0x1c8>
 80096b0:	9a09      	ldr	r2, [sp, #36]	; 0x24
 80096b2:	445a      	add	r2, fp
 80096b4:	9209      	str	r2, [sp, #36]	; 0x24
 80096b6:	f89a 3000 	ldrb.w	r3, [sl]
 80096ba:	2b00      	cmp	r3, #0
 80096bc:	f000 80a2 	beq.w	8009804 <_svfiprintf_r+0x1c8>
 80096c0:	2300      	movs	r3, #0
 80096c2:	f04f 32ff 	mov.w	r2, #4294967295
 80096c6:	e9cd 2305 	strd	r2, r3, [sp, #20]
 80096ca:	f10a 0a01 	add.w	sl, sl, #1
 80096ce:	9304      	str	r3, [sp, #16]
 80096d0:	9307      	str	r3, [sp, #28]
 80096d2:	f88d 3053 	strb.w	r3, [sp, #83]	; 0x53
 80096d6:	931a      	str	r3, [sp, #104]	; 0x68
 80096d8:	4654      	mov	r4, sl
 80096da:	2205      	movs	r2, #5
 80096dc:	f814 1b01 	ldrb.w	r1, [r4], #1
 80096e0:	4851      	ldr	r0, [pc, #324]	; (8009828 <_svfiprintf_r+0x1ec>)
 80096e2:	f7f6 fd7d 	bl	80001e0 <memchr>
 80096e6:	9a04      	ldr	r2, [sp, #16]
 80096e8:	b9d8      	cbnz	r0, 8009722 <_svfiprintf_r+0xe6>
 80096ea:	06d0      	lsls	r0, r2, #27
 80096ec:	bf44      	itt	mi
 80096ee:	2320      	movmi	r3, #32
 80096f0:	f88d 3053 	strbmi.w	r3, [sp, #83]	; 0x53
 80096f4:	0711      	lsls	r1, r2, #28
 80096f6:	bf44      	itt	mi
 80096f8:	232b      	movmi	r3, #43	; 0x2b
 80096fa:	f88d 3053 	strbmi.w	r3, [sp, #83]	; 0x53
 80096fe:	f89a 3000 	ldrb.w	r3, [sl]
 8009702:	2b2a      	cmp	r3, #42	; 0x2a
 8009704:	d015      	beq.n	8009732 <_svfiprintf_r+0xf6>
 8009706:	9a07      	ldr	r2, [sp, #28]
 8009708:	4654      	mov	r4, sl
 800970a:	2000      	movs	r0, #0
 800970c:	f04f 0c0a 	mov.w	ip, #10
 8009710:	4621      	mov	r1, r4
 8009712:	f811 3b01 	ldrb.w	r3, [r1], #1
 8009716:	3b30      	subs	r3, #48	; 0x30
 8009718:	2b09      	cmp	r3, #9
 800971a:	d94e      	bls.n	80097ba <_svfiprintf_r+0x17e>
 800971c:	b1b0      	cbz	r0, 800974c <_svfiprintf_r+0x110>
 800971e:	9207      	str	r2, [sp, #28]
 8009720:	e014      	b.n	800974c <_svfiprintf_r+0x110>
 8009722:	eba0 0308 	sub.w	r3, r0, r8
 8009726:	fa09 f303 	lsl.w	r3, r9, r3
 800972a:	4313      	orrs	r3, r2
 800972c:	9304      	str	r3, [sp, #16]
 800972e:	46a2      	mov	sl, r4
 8009730:	e7d2      	b.n	80096d8 <_svfiprintf_r+0x9c>
 8009732:	9b03      	ldr	r3, [sp, #12]
 8009734:	1d19      	adds	r1, r3, #4
 8009736:	681b      	ldr	r3, [r3, #0]
 8009738:	9103      	str	r1, [sp, #12]
 800973a:	2b00      	cmp	r3, #0
 800973c:	bfbb      	ittet	lt
 800973e:	425b      	neglt	r3, r3
 8009740:	f042 0202 	orrlt.w	r2, r2, #2
 8009744:	9307      	strge	r3, [sp, #28]
 8009746:	9307      	strlt	r3, [sp, #28]
 8009748:	bfb8      	it	lt
 800974a:	9204      	strlt	r2, [sp, #16]
 800974c:	7823      	ldrb	r3, [r4, #0]
 800974e:	2b2e      	cmp	r3, #46	; 0x2e
 8009750:	d10c      	bne.n	800976c <_svfiprintf_r+0x130>
 8009752:	7863      	ldrb	r3, [r4, #1]
 8009754:	2b2a      	cmp	r3, #42	; 0x2a
 8009756:	d135      	bne.n	80097c4 <_svfiprintf_r+0x188>
 8009758:	9b03      	ldr	r3, [sp, #12]
 800975a:	1d1a      	adds	r2, r3, #4
 800975c:	681b      	ldr	r3, [r3, #0]
 800975e:	9203      	str	r2, [sp, #12]
 8009760:	2b00      	cmp	r3, #0
 8009762:	bfb8      	it	lt
 8009764:	f04f 33ff 	movlt.w	r3, #4294967295
 8009768:	3402      	adds	r4, #2
 800976a:	9305      	str	r3, [sp, #20]
 800976c:	f8df a0c8 	ldr.w	sl, [pc, #200]	; 8009838 <_svfiprintf_r+0x1fc>
 8009770:	7821      	ldrb	r1, [r4, #0]
 8009772:	2203      	movs	r2, #3
 8009774:	4650      	mov	r0, sl
 8009776:	f7f6 fd33 	bl	80001e0 <memchr>
 800977a:	b140      	cbz	r0, 800978e <_svfiprintf_r+0x152>
 800977c:	2340      	movs	r3, #64	; 0x40
 800977e:	eba0 000a 	sub.w	r0, r0, sl
 8009782:	fa03 f000 	lsl.w	r0, r3, r0
 8009786:	9b04      	ldr	r3, [sp, #16]
 8009788:	4303      	orrs	r3, r0
 800978a:	3401      	adds	r4, #1
 800978c:	9304      	str	r3, [sp, #16]
 800978e:	f814 1b01 	ldrb.w	r1, [r4], #1
 8009792:	4826      	ldr	r0, [pc, #152]	; (800982c <_svfiprintf_r+0x1f0>)
 8009794:	f88d 1028 	strb.w	r1, [sp, #40]	; 0x28
 8009798:	2206      	movs	r2, #6
 800979a:	f7f6 fd21 	bl	80001e0 <memchr>
 800979e:	2800      	cmp	r0, #0
 80097a0:	d038      	beq.n	8009814 <_svfiprintf_r+0x1d8>
 80097a2:	4b23      	ldr	r3, [pc, #140]	; (8009830 <_svfiprintf_r+0x1f4>)
 80097a4:	bb1b      	cbnz	r3, 80097ee <_svfiprintf_r+0x1b2>
 80097a6:	9b03      	ldr	r3, [sp, #12]
 80097a8:	3307      	adds	r3, #7
 80097aa:	f023 0307 	bic.w	r3, r3, #7
 80097ae:	3308      	adds	r3, #8
 80097b0:	9303      	str	r3, [sp, #12]
 80097b2:	9b09      	ldr	r3, [sp, #36]	; 0x24
 80097b4:	4433      	add	r3, r6
 80097b6:	9309      	str	r3, [sp, #36]	; 0x24
 80097b8:	e767      	b.n	800968a <_svfiprintf_r+0x4e>
 80097ba:	fb0c 3202 	mla	r2, ip, r2, r3
 80097be:	460c      	mov	r4, r1
 80097c0:	2001      	movs	r0, #1
 80097c2:	e7a5      	b.n	8009710 <_svfiprintf_r+0xd4>
 80097c4:	2300      	movs	r3, #0
 80097c6:	3401      	adds	r4, #1
 80097c8:	9305      	str	r3, [sp, #20]
 80097ca:	4619      	mov	r1, r3
 80097cc:	f04f 0c0a 	mov.w	ip, #10
 80097d0:	4620      	mov	r0, r4
 80097d2:	f810 2b01 	ldrb.w	r2, [r0], #1
 80097d6:	3a30      	subs	r2, #48	; 0x30
 80097d8:	2a09      	cmp	r2, #9
 80097da:	d903      	bls.n	80097e4 <_svfiprintf_r+0x1a8>
 80097dc:	2b00      	cmp	r3, #0
 80097de:	d0c5      	beq.n	800976c <_svfiprintf_r+0x130>
 80097e0:	9105      	str	r1, [sp, #20]
 80097e2:	e7c3      	b.n	800976c <_svfiprintf_r+0x130>
 80097e4:	fb0c 2101 	mla	r1, ip, r1, r2
 80097e8:	4604      	mov	r4, r0
 80097ea:	2301      	movs	r3, #1
 80097ec:	e7f0      	b.n	80097d0 <_svfiprintf_r+0x194>
 80097ee:	ab03      	add	r3, sp, #12
 80097f0:	9300      	str	r3, [sp, #0]
 80097f2:	462a      	mov	r2, r5
 80097f4:	4b0f      	ldr	r3, [pc, #60]	; (8009834 <_svfiprintf_r+0x1f8>)
 80097f6:	a904      	add	r1, sp, #16
 80097f8:	4638      	mov	r0, r7
 80097fa:	f3af 8000 	nop.w
 80097fe:	1c42      	adds	r2, r0, #1
 8009800:	4606      	mov	r6, r0
 8009802:	d1d6      	bne.n	80097b2 <_svfiprintf_r+0x176>
 8009804:	89ab      	ldrh	r3, [r5, #12]
 8009806:	065b      	lsls	r3, r3, #25
 8009808:	f53f af2c 	bmi.w	8009664 <_svfiprintf_r+0x28>
 800980c:	9809      	ldr	r0, [sp, #36]	; 0x24
 800980e:	b01d      	add	sp, #116	; 0x74
 8009810:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8009814:	ab03      	add	r3, sp, #12
 8009816:	9300      	str	r3, [sp, #0]
 8009818:	462a      	mov	r2, r5
 800981a:	4b06      	ldr	r3, [pc, #24]	; (8009834 <_svfiprintf_r+0x1f8>)
 800981c:	a904      	add	r1, sp, #16
 800981e:	4638      	mov	r0, r7
 8009820:	f000 f87a 	bl	8009918 <_printf_i>
 8009824:	e7eb      	b.n	80097fe <_svfiprintf_r+0x1c2>
 8009826:	bf00      	nop
 8009828:	08009f3c 	.word	0x08009f3c
 800982c:	08009f46 	.word	0x08009f46
 8009830:	00000000 	.word	0x00000000
 8009834:	08009585 	.word	0x08009585
 8009838:	08009f42 	.word	0x08009f42

0800983c <_printf_common>:
 800983c:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8009840:	4616      	mov	r6, r2
 8009842:	4699      	mov	r9, r3
 8009844:	688a      	ldr	r2, [r1, #8]
 8009846:	690b      	ldr	r3, [r1, #16]
 8009848:	f8dd 8020 	ldr.w	r8, [sp, #32]
 800984c:	4293      	cmp	r3, r2
 800984e:	bfb8      	it	lt
 8009850:	4613      	movlt	r3, r2
 8009852:	6033      	str	r3, [r6, #0]
 8009854:	f891 2043 	ldrb.w	r2, [r1, #67]	; 0x43
 8009858:	4607      	mov	r7, r0
 800985a:	460c      	mov	r4, r1
 800985c:	b10a      	cbz	r2, 8009862 <_printf_common+0x26>
 800985e:	3301      	adds	r3, #1
 8009860:	6033      	str	r3, [r6, #0]
 8009862:	6823      	ldr	r3, [r4, #0]
 8009864:	0699      	lsls	r1, r3, #26
 8009866:	bf42      	ittt	mi
 8009868:	6833      	ldrmi	r3, [r6, #0]
 800986a:	3302      	addmi	r3, #2
 800986c:	6033      	strmi	r3, [r6, #0]
 800986e:	6825      	ldr	r5, [r4, #0]
 8009870:	f015 0506 	ands.w	r5, r5, #6
 8009874:	d106      	bne.n	8009884 <_printf_common+0x48>
 8009876:	f104 0a19 	add.w	sl, r4, #25
 800987a:	68e3      	ldr	r3, [r4, #12]
 800987c:	6832      	ldr	r2, [r6, #0]
 800987e:	1a9b      	subs	r3, r3, r2
 8009880:	42ab      	cmp	r3, r5
 8009882:	dc26      	bgt.n	80098d2 <_printf_common+0x96>
 8009884:	f894 2043 	ldrb.w	r2, [r4, #67]	; 0x43
 8009888:	1e13      	subs	r3, r2, #0
 800988a:	6822      	ldr	r2, [r4, #0]
 800988c:	bf18      	it	ne
 800988e:	2301      	movne	r3, #1
 8009890:	0692      	lsls	r2, r2, #26
 8009892:	d42b      	bmi.n	80098ec <_printf_common+0xb0>
 8009894:	f104 0243 	add.w	r2, r4, #67	; 0x43
 8009898:	4649      	mov	r1, r9
 800989a:	4638      	mov	r0, r7
 800989c:	47c0      	blx	r8
 800989e:	3001      	adds	r0, #1
 80098a0:	d01e      	beq.n	80098e0 <_printf_common+0xa4>
 80098a2:	6823      	ldr	r3, [r4, #0]
 80098a4:	68e5      	ldr	r5, [r4, #12]
 80098a6:	6832      	ldr	r2, [r6, #0]
 80098a8:	f003 0306 	and.w	r3, r3, #6
 80098ac:	2b04      	cmp	r3, #4
 80098ae:	bf08      	it	eq
 80098b0:	1aad      	subeq	r5, r5, r2
 80098b2:	68a3      	ldr	r3, [r4, #8]
 80098b4:	6922      	ldr	r2, [r4, #16]
 80098b6:	bf0c      	ite	eq
 80098b8:	ea25 75e5 	biceq.w	r5, r5, r5, asr #31
 80098bc:	2500      	movne	r5, #0
 80098be:	4293      	cmp	r3, r2
 80098c0:	bfc4      	itt	gt
 80098c2:	1a9b      	subgt	r3, r3, r2
 80098c4:	18ed      	addgt	r5, r5, r3
 80098c6:	2600      	movs	r6, #0
 80098c8:	341a      	adds	r4, #26
 80098ca:	42b5      	cmp	r5, r6
 80098cc:	d11a      	bne.n	8009904 <_printf_common+0xc8>
 80098ce:	2000      	movs	r0, #0
 80098d0:	e008      	b.n	80098e4 <_printf_common+0xa8>
 80098d2:	2301      	movs	r3, #1
 80098d4:	4652      	mov	r2, sl
 80098d6:	4649      	mov	r1, r9
 80098d8:	4638      	mov	r0, r7
 80098da:	47c0      	blx	r8
 80098dc:	3001      	adds	r0, #1
 80098de:	d103      	bne.n	80098e8 <_printf_common+0xac>
 80098e0:	f04f 30ff 	mov.w	r0, #4294967295
 80098e4:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 80098e8:	3501      	adds	r5, #1
 80098ea:	e7c6      	b.n	800987a <_printf_common+0x3e>
 80098ec:	18e1      	adds	r1, r4, r3
 80098ee:	1c5a      	adds	r2, r3, #1
 80098f0:	2030      	movs	r0, #48	; 0x30
 80098f2:	f881 0043 	strb.w	r0, [r1, #67]	; 0x43
 80098f6:	4422      	add	r2, r4
 80098f8:	f894 1045 	ldrb.w	r1, [r4, #69]	; 0x45
 80098fc:	f882 1043 	strb.w	r1, [r2, #67]	; 0x43
 8009900:	3302      	adds	r3, #2
 8009902:	e7c7      	b.n	8009894 <_printf_common+0x58>
 8009904:	2301      	movs	r3, #1
 8009906:	4622      	mov	r2, r4
 8009908:	4649      	mov	r1, r9
 800990a:	4638      	mov	r0, r7
 800990c:	47c0      	blx	r8
 800990e:	3001      	adds	r0, #1
 8009910:	d0e6      	beq.n	80098e0 <_printf_common+0xa4>
 8009912:	3601      	adds	r6, #1
 8009914:	e7d9      	b.n	80098ca <_printf_common+0x8e>
	...

08009918 <_printf_i>:
 8009918:	e92d 47ff 	stmdb	sp!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, lr}
 800991c:	460c      	mov	r4, r1
 800991e:	4691      	mov	r9, r2
 8009920:	7e27      	ldrb	r7, [r4, #24]
 8009922:	990c      	ldr	r1, [sp, #48]	; 0x30
 8009924:	2f78      	cmp	r7, #120	; 0x78
 8009926:	4680      	mov	r8, r0
 8009928:	469a      	mov	sl, r3
 800992a:	f104 0243 	add.w	r2, r4, #67	; 0x43
 800992e:	d807      	bhi.n	8009940 <_printf_i+0x28>
 8009930:	2f62      	cmp	r7, #98	; 0x62
 8009932:	d80a      	bhi.n	800994a <_printf_i+0x32>
 8009934:	2f00      	cmp	r7, #0
 8009936:	f000 80d8 	beq.w	8009aea <_printf_i+0x1d2>
 800993a:	2f58      	cmp	r7, #88	; 0x58
 800993c:	f000 80a3 	beq.w	8009a86 <_printf_i+0x16e>
 8009940:	f104 0642 	add.w	r6, r4, #66	; 0x42
 8009944:	f884 7042 	strb.w	r7, [r4, #66]	; 0x42
 8009948:	e03a      	b.n	80099c0 <_printf_i+0xa8>
 800994a:	f1a7 0363 	sub.w	r3, r7, #99	; 0x63
 800994e:	2b15      	cmp	r3, #21
 8009950:	d8f6      	bhi.n	8009940 <_printf_i+0x28>
 8009952:	a001      	add	r0, pc, #4	; (adr r0, 8009958 <_printf_i+0x40>)
 8009954:	f850 f023 	ldr.w	pc, [r0, r3, lsl #2]
 8009958:	080099b1 	.word	0x080099b1
 800995c:	080099c5 	.word	0x080099c5
 8009960:	08009941 	.word	0x08009941
 8009964:	08009941 	.word	0x08009941
 8009968:	08009941 	.word	0x08009941
 800996c:	08009941 	.word	0x08009941
 8009970:	080099c5 	.word	0x080099c5
 8009974:	08009941 	.word	0x08009941
 8009978:	08009941 	.word	0x08009941
 800997c:	08009941 	.word	0x08009941
 8009980:	08009941 	.word	0x08009941
 8009984:	08009ad1 	.word	0x08009ad1
 8009988:	080099f5 	.word	0x080099f5
 800998c:	08009ab3 	.word	0x08009ab3
 8009990:	08009941 	.word	0x08009941
 8009994:	08009941 	.word	0x08009941
 8009998:	08009af3 	.word	0x08009af3
 800999c:	08009941 	.word	0x08009941
 80099a0:	080099f5 	.word	0x080099f5
 80099a4:	08009941 	.word	0x08009941
 80099a8:	08009941 	.word	0x08009941
 80099ac:	08009abb 	.word	0x08009abb
 80099b0:	680b      	ldr	r3, [r1, #0]
 80099b2:	1d1a      	adds	r2, r3, #4
 80099b4:	681b      	ldr	r3, [r3, #0]
 80099b6:	600a      	str	r2, [r1, #0]
 80099b8:	f104 0642 	add.w	r6, r4, #66	; 0x42
 80099bc:	f884 3042 	strb.w	r3, [r4, #66]	; 0x42
 80099c0:	2301      	movs	r3, #1
 80099c2:	e0a3      	b.n	8009b0c <_printf_i+0x1f4>
 80099c4:	6825      	ldr	r5, [r4, #0]
 80099c6:	6808      	ldr	r0, [r1, #0]
 80099c8:	062e      	lsls	r6, r5, #24
 80099ca:	f100 0304 	add.w	r3, r0, #4
 80099ce:	d50a      	bpl.n	80099e6 <_printf_i+0xce>
 80099d0:	6805      	ldr	r5, [r0, #0]
 80099d2:	600b      	str	r3, [r1, #0]
 80099d4:	2d00      	cmp	r5, #0
 80099d6:	da03      	bge.n	80099e0 <_printf_i+0xc8>
 80099d8:	232d      	movs	r3, #45	; 0x2d
 80099da:	426d      	negs	r5, r5
 80099dc:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 80099e0:	485e      	ldr	r0, [pc, #376]	; (8009b5c <_printf_i+0x244>)
 80099e2:	230a      	movs	r3, #10
 80099e4:	e019      	b.n	8009a1a <_printf_i+0x102>
 80099e6:	f015 0f40 	tst.w	r5, #64	; 0x40
 80099ea:	6805      	ldr	r5, [r0, #0]
 80099ec:	600b      	str	r3, [r1, #0]
 80099ee:	bf18      	it	ne
 80099f0:	b22d      	sxthne	r5, r5
 80099f2:	e7ef      	b.n	80099d4 <_printf_i+0xbc>
 80099f4:	680b      	ldr	r3, [r1, #0]
 80099f6:	6825      	ldr	r5, [r4, #0]
 80099f8:	1d18      	adds	r0, r3, #4
 80099fa:	6008      	str	r0, [r1, #0]
 80099fc:	0628      	lsls	r0, r5, #24
 80099fe:	d501      	bpl.n	8009a04 <_printf_i+0xec>
 8009a00:	681d      	ldr	r5, [r3, #0]
 8009a02:	e002      	b.n	8009a0a <_printf_i+0xf2>
 8009a04:	0669      	lsls	r1, r5, #25
 8009a06:	d5fb      	bpl.n	8009a00 <_printf_i+0xe8>
 8009a08:	881d      	ldrh	r5, [r3, #0]
 8009a0a:	4854      	ldr	r0, [pc, #336]	; (8009b5c <_printf_i+0x244>)
 8009a0c:	2f6f      	cmp	r7, #111	; 0x6f
 8009a0e:	bf0c      	ite	eq
 8009a10:	2308      	moveq	r3, #8
 8009a12:	230a      	movne	r3, #10
 8009a14:	2100      	movs	r1, #0
 8009a16:	f884 1043 	strb.w	r1, [r4, #67]	; 0x43
 8009a1a:	6866      	ldr	r6, [r4, #4]
 8009a1c:	60a6      	str	r6, [r4, #8]
 8009a1e:	2e00      	cmp	r6, #0
 8009a20:	bfa2      	ittt	ge
 8009a22:	6821      	ldrge	r1, [r4, #0]
 8009a24:	f021 0104 	bicge.w	r1, r1, #4
 8009a28:	6021      	strge	r1, [r4, #0]
 8009a2a:	b90d      	cbnz	r5, 8009a30 <_printf_i+0x118>
 8009a2c:	2e00      	cmp	r6, #0
 8009a2e:	d04d      	beq.n	8009acc <_printf_i+0x1b4>
 8009a30:	4616      	mov	r6, r2
 8009a32:	fbb5 f1f3 	udiv	r1, r5, r3
 8009a36:	fb03 5711 	mls	r7, r3, r1, r5
 8009a3a:	5dc7      	ldrb	r7, [r0, r7]
 8009a3c:	f806 7d01 	strb.w	r7, [r6, #-1]!
 8009a40:	462f      	mov	r7, r5
 8009a42:	42bb      	cmp	r3, r7
 8009a44:	460d      	mov	r5, r1
 8009a46:	d9f4      	bls.n	8009a32 <_printf_i+0x11a>
 8009a48:	2b08      	cmp	r3, #8
 8009a4a:	d10b      	bne.n	8009a64 <_printf_i+0x14c>
 8009a4c:	6823      	ldr	r3, [r4, #0]
 8009a4e:	07df      	lsls	r7, r3, #31
 8009a50:	d508      	bpl.n	8009a64 <_printf_i+0x14c>
 8009a52:	6923      	ldr	r3, [r4, #16]
 8009a54:	6861      	ldr	r1, [r4, #4]
 8009a56:	4299      	cmp	r1, r3
 8009a58:	bfde      	ittt	le
 8009a5a:	2330      	movle	r3, #48	; 0x30
 8009a5c:	f806 3c01 	strble.w	r3, [r6, #-1]
 8009a60:	f106 36ff 	addle.w	r6, r6, #4294967295
 8009a64:	1b92      	subs	r2, r2, r6
 8009a66:	6122      	str	r2, [r4, #16]
 8009a68:	f8cd a000 	str.w	sl, [sp]
 8009a6c:	464b      	mov	r3, r9
 8009a6e:	aa03      	add	r2, sp, #12
 8009a70:	4621      	mov	r1, r4
 8009a72:	4640      	mov	r0, r8
 8009a74:	f7ff fee2 	bl	800983c <_printf_common>
 8009a78:	3001      	adds	r0, #1
 8009a7a:	d14c      	bne.n	8009b16 <_printf_i+0x1fe>
 8009a7c:	f04f 30ff 	mov.w	r0, #4294967295
 8009a80:	b004      	add	sp, #16
 8009a82:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8009a86:	4835      	ldr	r0, [pc, #212]	; (8009b5c <_printf_i+0x244>)
 8009a88:	f884 7045 	strb.w	r7, [r4, #69]	; 0x45
 8009a8c:	6823      	ldr	r3, [r4, #0]
 8009a8e:	680e      	ldr	r6, [r1, #0]
 8009a90:	061f      	lsls	r7, r3, #24
 8009a92:	f856 5b04 	ldr.w	r5, [r6], #4
 8009a96:	600e      	str	r6, [r1, #0]
 8009a98:	d514      	bpl.n	8009ac4 <_printf_i+0x1ac>
 8009a9a:	07d9      	lsls	r1, r3, #31
 8009a9c:	bf44      	itt	mi
 8009a9e:	f043 0320 	orrmi.w	r3, r3, #32
 8009aa2:	6023      	strmi	r3, [r4, #0]
 8009aa4:	b91d      	cbnz	r5, 8009aae <_printf_i+0x196>
 8009aa6:	6823      	ldr	r3, [r4, #0]
 8009aa8:	f023 0320 	bic.w	r3, r3, #32
 8009aac:	6023      	str	r3, [r4, #0]
 8009aae:	2310      	movs	r3, #16
 8009ab0:	e7b0      	b.n	8009a14 <_printf_i+0xfc>
 8009ab2:	6823      	ldr	r3, [r4, #0]
 8009ab4:	f043 0320 	orr.w	r3, r3, #32
 8009ab8:	6023      	str	r3, [r4, #0]
 8009aba:	2378      	movs	r3, #120	; 0x78
 8009abc:	4828      	ldr	r0, [pc, #160]	; (8009b60 <_printf_i+0x248>)
 8009abe:	f884 3045 	strb.w	r3, [r4, #69]	; 0x45
 8009ac2:	e7e3      	b.n	8009a8c <_printf_i+0x174>
 8009ac4:	065e      	lsls	r6, r3, #25
 8009ac6:	bf48      	it	mi
 8009ac8:	b2ad      	uxthmi	r5, r5
 8009aca:	e7e6      	b.n	8009a9a <_printf_i+0x182>
 8009acc:	4616      	mov	r6, r2
 8009ace:	e7bb      	b.n	8009a48 <_printf_i+0x130>
 8009ad0:	680b      	ldr	r3, [r1, #0]
 8009ad2:	6826      	ldr	r6, [r4, #0]
 8009ad4:	6960      	ldr	r0, [r4, #20]
 8009ad6:	1d1d      	adds	r5, r3, #4
 8009ad8:	600d      	str	r5, [r1, #0]
 8009ada:	0635      	lsls	r5, r6, #24
 8009adc:	681b      	ldr	r3, [r3, #0]
 8009ade:	d501      	bpl.n	8009ae4 <_printf_i+0x1cc>
 8009ae0:	6018      	str	r0, [r3, #0]
 8009ae2:	e002      	b.n	8009aea <_printf_i+0x1d2>
 8009ae4:	0671      	lsls	r1, r6, #25
 8009ae6:	d5fb      	bpl.n	8009ae0 <_printf_i+0x1c8>
 8009ae8:	8018      	strh	r0, [r3, #0]
 8009aea:	2300      	movs	r3, #0
 8009aec:	6123      	str	r3, [r4, #16]
 8009aee:	4616      	mov	r6, r2
 8009af0:	e7ba      	b.n	8009a68 <_printf_i+0x150>
 8009af2:	680b      	ldr	r3, [r1, #0]
 8009af4:	1d1a      	adds	r2, r3, #4
 8009af6:	600a      	str	r2, [r1, #0]
 8009af8:	681e      	ldr	r6, [r3, #0]
 8009afa:	6862      	ldr	r2, [r4, #4]
 8009afc:	2100      	movs	r1, #0
 8009afe:	4630      	mov	r0, r6
 8009b00:	f7f6 fb6e 	bl	80001e0 <memchr>
 8009b04:	b108      	cbz	r0, 8009b0a <_printf_i+0x1f2>
 8009b06:	1b80      	subs	r0, r0, r6
 8009b08:	6060      	str	r0, [r4, #4]
 8009b0a:	6863      	ldr	r3, [r4, #4]
 8009b0c:	6123      	str	r3, [r4, #16]
 8009b0e:	2300      	movs	r3, #0
 8009b10:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 8009b14:	e7a8      	b.n	8009a68 <_printf_i+0x150>
 8009b16:	6923      	ldr	r3, [r4, #16]
 8009b18:	4632      	mov	r2, r6
 8009b1a:	4649      	mov	r1, r9
 8009b1c:	4640      	mov	r0, r8
 8009b1e:	47d0      	blx	sl
 8009b20:	3001      	adds	r0, #1
 8009b22:	d0ab      	beq.n	8009a7c <_printf_i+0x164>
 8009b24:	6823      	ldr	r3, [r4, #0]
 8009b26:	079b      	lsls	r3, r3, #30
 8009b28:	d413      	bmi.n	8009b52 <_printf_i+0x23a>
 8009b2a:	68e0      	ldr	r0, [r4, #12]
 8009b2c:	9b03      	ldr	r3, [sp, #12]
 8009b2e:	4298      	cmp	r0, r3
 8009b30:	bfb8      	it	lt
 8009b32:	4618      	movlt	r0, r3
 8009b34:	e7a4      	b.n	8009a80 <_printf_i+0x168>
 8009b36:	2301      	movs	r3, #1
 8009b38:	4632      	mov	r2, r6
 8009b3a:	4649      	mov	r1, r9
 8009b3c:	4640      	mov	r0, r8
 8009b3e:	47d0      	blx	sl
 8009b40:	3001      	adds	r0, #1
 8009b42:	d09b      	beq.n	8009a7c <_printf_i+0x164>
 8009b44:	3501      	adds	r5, #1
 8009b46:	68e3      	ldr	r3, [r4, #12]
 8009b48:	9903      	ldr	r1, [sp, #12]
 8009b4a:	1a5b      	subs	r3, r3, r1
 8009b4c:	42ab      	cmp	r3, r5
 8009b4e:	dcf2      	bgt.n	8009b36 <_printf_i+0x21e>
 8009b50:	e7eb      	b.n	8009b2a <_printf_i+0x212>
 8009b52:	2500      	movs	r5, #0
 8009b54:	f104 0619 	add.w	r6, r4, #25
 8009b58:	e7f5      	b.n	8009b46 <_printf_i+0x22e>
 8009b5a:	bf00      	nop
 8009b5c:	08009f4d 	.word	0x08009f4d
 8009b60:	08009f5e 	.word	0x08009f5e

08009b64 <memmove>:
 8009b64:	4288      	cmp	r0, r1
 8009b66:	b510      	push	{r4, lr}
 8009b68:	eb01 0402 	add.w	r4, r1, r2
 8009b6c:	d902      	bls.n	8009b74 <memmove+0x10>
 8009b6e:	4284      	cmp	r4, r0
 8009b70:	4623      	mov	r3, r4
 8009b72:	d807      	bhi.n	8009b84 <memmove+0x20>
 8009b74:	1e43      	subs	r3, r0, #1
 8009b76:	42a1      	cmp	r1, r4
 8009b78:	d008      	beq.n	8009b8c <memmove+0x28>
 8009b7a:	f811 2b01 	ldrb.w	r2, [r1], #1
 8009b7e:	f803 2f01 	strb.w	r2, [r3, #1]!
 8009b82:	e7f8      	b.n	8009b76 <memmove+0x12>
 8009b84:	4402      	add	r2, r0
 8009b86:	4601      	mov	r1, r0
 8009b88:	428a      	cmp	r2, r1
 8009b8a:	d100      	bne.n	8009b8e <memmove+0x2a>
 8009b8c:	bd10      	pop	{r4, pc}
 8009b8e:	f813 4d01 	ldrb.w	r4, [r3, #-1]!
 8009b92:	f802 4d01 	strb.w	r4, [r2, #-1]!
 8009b96:	e7f7      	b.n	8009b88 <memmove+0x24>

08009b98 <_free_r>:
 8009b98:	b537      	push	{r0, r1, r2, r4, r5, lr}
 8009b9a:	2900      	cmp	r1, #0
 8009b9c:	d048      	beq.n	8009c30 <_free_r+0x98>
 8009b9e:	f851 3c04 	ldr.w	r3, [r1, #-4]
 8009ba2:	9001      	str	r0, [sp, #4]
 8009ba4:	2b00      	cmp	r3, #0
 8009ba6:	f1a1 0404 	sub.w	r4, r1, #4
 8009baa:	bfb8      	it	lt
 8009bac:	18e4      	addlt	r4, r4, r3
 8009bae:	f000 f8d3 	bl	8009d58 <__malloc_lock>
 8009bb2:	4a20      	ldr	r2, [pc, #128]	; (8009c34 <_free_r+0x9c>)
 8009bb4:	9801      	ldr	r0, [sp, #4]
 8009bb6:	6813      	ldr	r3, [r2, #0]
 8009bb8:	4615      	mov	r5, r2
 8009bba:	b933      	cbnz	r3, 8009bca <_free_r+0x32>
 8009bbc:	6063      	str	r3, [r4, #4]
 8009bbe:	6014      	str	r4, [r2, #0]
 8009bc0:	b003      	add	sp, #12
 8009bc2:	e8bd 4030 	ldmia.w	sp!, {r4, r5, lr}
 8009bc6:	f000 b8cd 	b.w	8009d64 <__malloc_unlock>
 8009bca:	42a3      	cmp	r3, r4
 8009bcc:	d90b      	bls.n	8009be6 <_free_r+0x4e>
 8009bce:	6821      	ldr	r1, [r4, #0]
 8009bd0:	1862      	adds	r2, r4, r1
 8009bd2:	4293      	cmp	r3, r2
 8009bd4:	bf04      	itt	eq
 8009bd6:	681a      	ldreq	r2, [r3, #0]
 8009bd8:	685b      	ldreq	r3, [r3, #4]
 8009bda:	6063      	str	r3, [r4, #4]
 8009bdc:	bf04      	itt	eq
 8009bde:	1852      	addeq	r2, r2, r1
 8009be0:	6022      	streq	r2, [r4, #0]
 8009be2:	602c      	str	r4, [r5, #0]
 8009be4:	e7ec      	b.n	8009bc0 <_free_r+0x28>
 8009be6:	461a      	mov	r2, r3
 8009be8:	685b      	ldr	r3, [r3, #4]
 8009bea:	b10b      	cbz	r3, 8009bf0 <_free_r+0x58>
 8009bec:	42a3      	cmp	r3, r4
 8009bee:	d9fa      	bls.n	8009be6 <_free_r+0x4e>
 8009bf0:	6811      	ldr	r1, [r2, #0]
 8009bf2:	1855      	adds	r5, r2, r1
 8009bf4:	42a5      	cmp	r5, r4
 8009bf6:	d10b      	bne.n	8009c10 <_free_r+0x78>
 8009bf8:	6824      	ldr	r4, [r4, #0]
 8009bfa:	4421      	add	r1, r4
 8009bfc:	1854      	adds	r4, r2, r1
 8009bfe:	42a3      	cmp	r3, r4
 8009c00:	6011      	str	r1, [r2, #0]
 8009c02:	d1dd      	bne.n	8009bc0 <_free_r+0x28>
 8009c04:	681c      	ldr	r4, [r3, #0]
 8009c06:	685b      	ldr	r3, [r3, #4]
 8009c08:	6053      	str	r3, [r2, #4]
 8009c0a:	4421      	add	r1, r4
 8009c0c:	6011      	str	r1, [r2, #0]
 8009c0e:	e7d7      	b.n	8009bc0 <_free_r+0x28>
 8009c10:	d902      	bls.n	8009c18 <_free_r+0x80>
 8009c12:	230c      	movs	r3, #12
 8009c14:	6003      	str	r3, [r0, #0]
 8009c16:	e7d3      	b.n	8009bc0 <_free_r+0x28>
 8009c18:	6825      	ldr	r5, [r4, #0]
 8009c1a:	1961      	adds	r1, r4, r5
 8009c1c:	428b      	cmp	r3, r1
 8009c1e:	bf04      	itt	eq
 8009c20:	6819      	ldreq	r1, [r3, #0]
 8009c22:	685b      	ldreq	r3, [r3, #4]
 8009c24:	6063      	str	r3, [r4, #4]
 8009c26:	bf04      	itt	eq
 8009c28:	1949      	addeq	r1, r1, r5
 8009c2a:	6021      	streq	r1, [r4, #0]
 8009c2c:	6054      	str	r4, [r2, #4]
 8009c2e:	e7c7      	b.n	8009bc0 <_free_r+0x28>
 8009c30:	b003      	add	sp, #12
 8009c32:	bd30      	pop	{r4, r5, pc}
 8009c34:	20004a04 	.word	0x20004a04

08009c38 <_malloc_r>:
 8009c38:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8009c3a:	1ccd      	adds	r5, r1, #3
 8009c3c:	f025 0503 	bic.w	r5, r5, #3
 8009c40:	3508      	adds	r5, #8
 8009c42:	2d0c      	cmp	r5, #12
 8009c44:	bf38      	it	cc
 8009c46:	250c      	movcc	r5, #12
 8009c48:	2d00      	cmp	r5, #0
 8009c4a:	4606      	mov	r6, r0
 8009c4c:	db01      	blt.n	8009c52 <_malloc_r+0x1a>
 8009c4e:	42a9      	cmp	r1, r5
 8009c50:	d903      	bls.n	8009c5a <_malloc_r+0x22>
 8009c52:	230c      	movs	r3, #12
 8009c54:	6033      	str	r3, [r6, #0]
 8009c56:	2000      	movs	r0, #0
 8009c58:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 8009c5a:	f000 f87d 	bl	8009d58 <__malloc_lock>
 8009c5e:	4921      	ldr	r1, [pc, #132]	; (8009ce4 <_malloc_r+0xac>)
 8009c60:	680a      	ldr	r2, [r1, #0]
 8009c62:	4614      	mov	r4, r2
 8009c64:	b99c      	cbnz	r4, 8009c8e <_malloc_r+0x56>
 8009c66:	4f20      	ldr	r7, [pc, #128]	; (8009ce8 <_malloc_r+0xb0>)
 8009c68:	683b      	ldr	r3, [r7, #0]
 8009c6a:	b923      	cbnz	r3, 8009c76 <_malloc_r+0x3e>
 8009c6c:	4621      	mov	r1, r4
 8009c6e:	4630      	mov	r0, r6
 8009c70:	f000 f862 	bl	8009d38 <_sbrk_r>
 8009c74:	6038      	str	r0, [r7, #0]
 8009c76:	4629      	mov	r1, r5
 8009c78:	4630      	mov	r0, r6
 8009c7a:	f000 f85d 	bl	8009d38 <_sbrk_r>
 8009c7e:	1c43      	adds	r3, r0, #1
 8009c80:	d123      	bne.n	8009cca <_malloc_r+0x92>
 8009c82:	230c      	movs	r3, #12
 8009c84:	6033      	str	r3, [r6, #0]
 8009c86:	4630      	mov	r0, r6
 8009c88:	f000 f86c 	bl	8009d64 <__malloc_unlock>
 8009c8c:	e7e3      	b.n	8009c56 <_malloc_r+0x1e>
 8009c8e:	6823      	ldr	r3, [r4, #0]
 8009c90:	1b5b      	subs	r3, r3, r5
 8009c92:	d417      	bmi.n	8009cc4 <_malloc_r+0x8c>
 8009c94:	2b0b      	cmp	r3, #11
 8009c96:	d903      	bls.n	8009ca0 <_malloc_r+0x68>
 8009c98:	6023      	str	r3, [r4, #0]
 8009c9a:	441c      	add	r4, r3
 8009c9c:	6025      	str	r5, [r4, #0]
 8009c9e:	e004      	b.n	8009caa <_malloc_r+0x72>
 8009ca0:	6863      	ldr	r3, [r4, #4]
 8009ca2:	42a2      	cmp	r2, r4
 8009ca4:	bf0c      	ite	eq
 8009ca6:	600b      	streq	r3, [r1, #0]
 8009ca8:	6053      	strne	r3, [r2, #4]
 8009caa:	4630      	mov	r0, r6
 8009cac:	f000 f85a 	bl	8009d64 <__malloc_unlock>
 8009cb0:	f104 000b 	add.w	r0, r4, #11
 8009cb4:	1d23      	adds	r3, r4, #4
 8009cb6:	f020 0007 	bic.w	r0, r0, #7
 8009cba:	1ac2      	subs	r2, r0, r3
 8009cbc:	d0cc      	beq.n	8009c58 <_malloc_r+0x20>
 8009cbe:	1a1b      	subs	r3, r3, r0
 8009cc0:	50a3      	str	r3, [r4, r2]
 8009cc2:	e7c9      	b.n	8009c58 <_malloc_r+0x20>
 8009cc4:	4622      	mov	r2, r4
 8009cc6:	6864      	ldr	r4, [r4, #4]
 8009cc8:	e7cc      	b.n	8009c64 <_malloc_r+0x2c>
 8009cca:	1cc4      	adds	r4, r0, #3
 8009ccc:	f024 0403 	bic.w	r4, r4, #3
 8009cd0:	42a0      	cmp	r0, r4
 8009cd2:	d0e3      	beq.n	8009c9c <_malloc_r+0x64>
 8009cd4:	1a21      	subs	r1, r4, r0
 8009cd6:	4630      	mov	r0, r6
 8009cd8:	f000 f82e 	bl	8009d38 <_sbrk_r>
 8009cdc:	3001      	adds	r0, #1
 8009cde:	d1dd      	bne.n	8009c9c <_malloc_r+0x64>
 8009ce0:	e7cf      	b.n	8009c82 <_malloc_r+0x4a>
 8009ce2:	bf00      	nop
 8009ce4:	20004a04 	.word	0x20004a04
 8009ce8:	20004a08 	.word	0x20004a08

08009cec <_realloc_r>:
 8009cec:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8009cee:	4607      	mov	r7, r0
 8009cf0:	4614      	mov	r4, r2
 8009cf2:	460e      	mov	r6, r1
 8009cf4:	b921      	cbnz	r1, 8009d00 <_realloc_r+0x14>
 8009cf6:	e8bd 40f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, lr}
 8009cfa:	4611      	mov	r1, r2
 8009cfc:	f7ff bf9c 	b.w	8009c38 <_malloc_r>
 8009d00:	b922      	cbnz	r2, 8009d0c <_realloc_r+0x20>
 8009d02:	f7ff ff49 	bl	8009b98 <_free_r>
 8009d06:	4625      	mov	r5, r4
 8009d08:	4628      	mov	r0, r5
 8009d0a:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 8009d0c:	f000 f830 	bl	8009d70 <_malloc_usable_size_r>
 8009d10:	42a0      	cmp	r0, r4
 8009d12:	d20f      	bcs.n	8009d34 <_realloc_r+0x48>
 8009d14:	4621      	mov	r1, r4
 8009d16:	4638      	mov	r0, r7
 8009d18:	f7ff ff8e 	bl	8009c38 <_malloc_r>
 8009d1c:	4605      	mov	r5, r0
 8009d1e:	2800      	cmp	r0, #0
 8009d20:	d0f2      	beq.n	8009d08 <_realloc_r+0x1c>
 8009d22:	4631      	mov	r1, r6
 8009d24:	4622      	mov	r2, r4
 8009d26:	f7ff fbf7 	bl	8009518 <memcpy>
 8009d2a:	4631      	mov	r1, r6
 8009d2c:	4638      	mov	r0, r7
 8009d2e:	f7ff ff33 	bl	8009b98 <_free_r>
 8009d32:	e7e9      	b.n	8009d08 <_realloc_r+0x1c>
 8009d34:	4635      	mov	r5, r6
 8009d36:	e7e7      	b.n	8009d08 <_realloc_r+0x1c>

08009d38 <_sbrk_r>:
 8009d38:	b538      	push	{r3, r4, r5, lr}
 8009d3a:	4d06      	ldr	r5, [pc, #24]	; (8009d54 <_sbrk_r+0x1c>)
 8009d3c:	2300      	movs	r3, #0
 8009d3e:	4604      	mov	r4, r0
 8009d40:	4608      	mov	r0, r1
 8009d42:	602b      	str	r3, [r5, #0]
 8009d44:	f7f7 f9dc 	bl	8001100 <_sbrk>
 8009d48:	1c43      	adds	r3, r0, #1
 8009d4a:	d102      	bne.n	8009d52 <_sbrk_r+0x1a>
 8009d4c:	682b      	ldr	r3, [r5, #0]
 8009d4e:	b103      	cbz	r3, 8009d52 <_sbrk_r+0x1a>
 8009d50:	6023      	str	r3, [r4, #0]
 8009d52:	bd38      	pop	{r3, r4, r5, pc}
 8009d54:	20004d44 	.word	0x20004d44

08009d58 <__malloc_lock>:
 8009d58:	4801      	ldr	r0, [pc, #4]	; (8009d60 <__malloc_lock+0x8>)
 8009d5a:	f000 b811 	b.w	8009d80 <__retarget_lock_acquire_recursive>
 8009d5e:	bf00      	nop
 8009d60:	20004d4c 	.word	0x20004d4c

08009d64 <__malloc_unlock>:
 8009d64:	4801      	ldr	r0, [pc, #4]	; (8009d6c <__malloc_unlock+0x8>)
 8009d66:	f000 b80c 	b.w	8009d82 <__retarget_lock_release_recursive>
 8009d6a:	bf00      	nop
 8009d6c:	20004d4c 	.word	0x20004d4c

08009d70 <_malloc_usable_size_r>:
 8009d70:	f851 3c04 	ldr.w	r3, [r1, #-4]
 8009d74:	1f18      	subs	r0, r3, #4
 8009d76:	2b00      	cmp	r3, #0
 8009d78:	bfbc      	itt	lt
 8009d7a:	580b      	ldrlt	r3, [r1, r0]
 8009d7c:	18c0      	addlt	r0, r0, r3
 8009d7e:	4770      	bx	lr

08009d80 <__retarget_lock_acquire_recursive>:
 8009d80:	4770      	bx	lr

08009d82 <__retarget_lock_release_recursive>:
 8009d82:	4770      	bx	lr

08009d84 <_init>:
 8009d84:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8009d86:	bf00      	nop
 8009d88:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8009d8a:	bc08      	pop	{r3}
 8009d8c:	469e      	mov	lr, r3
 8009d8e:	4770      	bx	lr

08009d90 <_fini>:
 8009d90:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8009d92:	bf00      	nop
 8009d94:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8009d96:	bc08      	pop	{r3}
 8009d98:	469e      	mov	lr, r3
 8009d9a:	4770      	bx	lr
