#-----------------------------------------------------------
# Vivado v2017.2 (64-bit)
# SW Build 1909853 on Thu Jun 15 18:39:09 MDT 2017
# IP Build 1909766 on Thu Jun 15 19:58:00 MDT 2017
# Start of session at: Sat Jul 15 17:26:18 2017
# Process ID: 3748
# Current directory: D:/GitHub/Image_Downsampling_Processor/Processor.runs/DRAM_blk_mem_gen_0_0_synth_1
# Command line: vivado.exe -log DRAM_blk_mem_gen_0_0.vds -product Vivado -mode batch -messageDb vivado.pb -notrace -source DRAM_blk_mem_gen_0_0.tcl
# Log file: D:/GitHub/Image_Downsampling_Processor/Processor.runs/DRAM_blk_mem_gen_0_0_synth_1/DRAM_blk_mem_gen_0_0.vds
# Journal file: D:/GitHub/Image_Downsampling_Processor/Processor.runs/DRAM_blk_mem_gen_0_0_synth_1\vivado.jou
#-----------------------------------------------------------
source DRAM_blk_mem_gen_0_0.tcl -notrace
Starting RTL Elaboration : Time (s): cpu = 00:00:07 ; elapsed = 00:00:07 . Memory (MB): peak = 317.586 ; gain = 79.309
INFO: [Synth 8-638] synthesizing module 'DRAM_blk_mem_gen_0_0' [d:/GitHub/Image_Downsampling_Processor/Processor.srcs/sources_1/bd/DRAM/ip/DRAM_blk_mem_gen_0_0/synth/DRAM_blk_mem_gen_0_0.vhd:69]
INFO: [Synth 8-256] done synthesizing module 'DRAM_blk_mem_gen_0_0' (11#1) [d:/GitHub/Image_Downsampling_Processor/Processor.srcs/sources_1/bd/DRAM/ip/DRAM_blk_mem_gen_0_0/synth/DRAM_blk_mem_gen_0_0.vhd:69]
Finished RTL Elaboration : Time (s): cpu = 00:01:45 ; elapsed = 00:01:48 . Memory (MB): peak = 534.715 ; gain = 296.438
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:01:46 ; elapsed = 00:01:49 . Memory (MB): peak = 534.715 ; gain = 296.438
INFO: [Device 21-403] Loading part xc7z010clg400-1
Constraint Validation Runtime : Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.321 . Memory (MB): peak = 695.656 ; gain = 0.000
Finished Constraint Validation : Time (s): cpu = 00:01:58 ; elapsed = 00:02:03 . Memory (MB): peak = 695.656 ; gain = 457.379
Finished Loading Part and Timing Information : Time (s): cpu = 00:01:58 ; elapsed = 00:02:03 . Memory (MB): peak = 695.656 ; gain = 457.379
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:01:58 ; elapsed = 00:02:03 . Memory (MB): peak = 695.656 ; gain = 457.379
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:01:59 ; elapsed = 00:02:04 . Memory (MB): peak = 695.656 ; gain = 457.379
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:01:59 ; elapsed = 00:02:04 . Memory (MB): peak = 695.656 ; gain = 457.379
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:02:11 ; elapsed = 00:02:17 . Memory (MB): peak = 695.656 ; gain = 457.379
Finished Timing Optimization : Time (s): cpu = 00:02:11 ; elapsed = 00:02:17 . Memory (MB): peak = 695.656 ; gain = 457.379
Finished Technology Mapping : Time (s): cpu = 00:02:11 ; elapsed = 00:02:17 . Memory (MB): peak = 695.656 ; gain = 457.379
Finished IO Insertion : Time (s): cpu = 00:02:12 ; elapsed = 00:02:18 . Memory (MB): peak = 695.656 ; gain = 457.379
Finished Renaming Generated Instances : Time (s): cpu = 00:02:12 ; elapsed = 00:02:18 . Memory (MB): peak = 695.656 ; gain = 457.379
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:02:12 ; elapsed = 00:02:18 . Memory (MB): peak = 695.656 ; gain = 457.379
Finished Renaming Generated Ports : Time (s): cpu = 00:02:12 ; elapsed = 00:02:18 . Memory (MB): peak = 695.656 ; gain = 457.379
Finished Handling Custom Attributes : Time (s): cpu = 00:02:12 ; elapsed = 00:02:18 . Memory (MB): peak = 695.656 ; gain = 457.379
Finished Renaming Generated Nets : Time (s): cpu = 00:02:12 ; elapsed = 00:02:18 . Memory (MB): peak = 695.656 ; gain = 457.379

Report Cell Usage: 
+------+------------+------+
|      |Cell        |Count |
+------+------------+------+
|1     |LUT4        |    16|
|2     |LUT6        |    36|
|3     |MUXF7       |    18|
|4     |MUXF8       |     9|
|5     |RAMB36E1    |     1|
|6     |RAMB36E1_1  |     1|
|7     |RAMB36E1_10 |     1|
|8     |RAMB36E1_11 |     1|
|9     |RAMB36E1_12 |     1|
|10    |RAMB36E1_13 |     1|
|11    |RAMB36E1_14 |     1|
|12    |RAMB36E1_15 |     1|
|13    |RAMB36E1_16 |     7|
|14    |RAMB36E1_17 |     7|
|15    |RAMB36E1_2  |     1|
|16    |RAMB36E1_3  |     1|
|17    |RAMB36E1_4  |     1|
|18    |RAMB36E1_5  |     1|
|19    |RAMB36E1_6  |     1|
|20    |RAMB36E1_7  |     1|
|21    |RAMB36E1_8  |     1|
|22    |RAMB36E1_9  |     1|
|23    |FDRE        |     8|
+------+------------+------+
Finished Writing Synthesis Report : Time (s): cpu = 00:02:12 ; elapsed = 00:02:18 . Memory (MB): peak = 695.656 ; gain = 457.379
synth_design: Time (s): cpu = 00:02:15 ; elapsed = 00:02:21 . Memory (MB): peak = 695.824 ; gain = 459.172
