// Seed: 3909349154
module module_0 (
    input  tri1  id_0,
    output tri0  id_1,
    input  wor   id_2,
    input  uwire id_3,
    output tri0  id_4
);
  wire id_6;
  assign module_1.type_13 = 0;
  wire id_7;
  id_8(
      .id_0(1'b0), .id_1(1), .id_2(1), .id_3(1 + 1), .id_4(&id_1), .id_5(id_3), .id_6(1 - 1)
  );
endmodule
module module_1 (
    output supply1 id_0,
    input tri0 id_1
    , id_11,
    output wire id_2,
    input supply1 id_3,
    input tri1 id_4,
    input tri id_5,
    input tri0 id_6,
    input supply0 id_7,
    output supply1 id_8,
    output wand id_9
);
  integer id_12 = id_4;
  module_0 modCall_1 (
      id_5,
      id_0,
      id_4,
      id_5,
      id_0
  );
  assign id_9  = id_1;
  assign id_11 = 1;
  assign id_2  = id_7;
  xnor primCall (id_0, id_12, id_5, id_7, id_3, id_11, id_4);
endmodule
