set clock_constraint { \
    name clk \
    module TopPL \
    port ap_clk \
    period 2.222 \
    uncertainty 0.59994 \
}

set all_path {}

set false_path {}

