{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Quartus II" 0 -1 1683170197553 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus II 64-Bit " "Running Quartus II 64-Bit Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.1.0 Build 162 10/23/2013 SJ Full Version " "Version 13.1.0 Build 162 10/23/2013 SJ Full Version" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1683170197553 ""} { "Info" "IQEXE_START_BANNER_TIME" "Thu May 04 11:16:37 2023 " "Processing started: Thu May 04 11:16:37 2023" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1683170197553 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Quartus II" 0 -1 1683170197553 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off exp5 -c exp5 " "Command: quartus_map --read_settings_files=on --write_settings_files=off exp5 -c exp5" {  } {  } 0 0 "Command: %1!s!" 0 0 "Quartus II" 0 -1 1683170197553 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS_MORE_LOGICAL" "4 4 8 " "Parallel Compilation has detected 8 hyper-threaded processors. However, the extra hyper-threaded processors will not be used by default. Parallel Compilation will use 4 of the 4 physical processors detected instead." {  } {  } 0 11104 "Parallel Compilation has detected %3!i! hyper-threaded processors. However, the extra hyper-threaded processors will not be used by default. Parallel Compilation will use %1!i! of the %2!i! physical processors detected instead." 0 0 "Quartus II" 0 -1 1683170198154 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "exp5.v 1 1 " "Found 1 design units, including 1 entities, in source file exp5.v" { { "Info" "ISGN_ENTITY_NAME" "1 exp5 " "Found entity 1: exp5" {  } { { "exp5.v" "" { Text "C:/Computer_Organization/exp5/exp5.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1683170198230 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1683170198230 ""}
{ "Warning" "WVRFX_L3_VERI_MIXED_BLOCKING_NONBLOCKING_ASSIGNMENT" "key_module.v(13) " "Verilog HDL information at key_module.v(13): always construct contains both blocking and non-blocking assignments" {  } { { "key_module.v" "" { Text "C:/Computer_Organization/exp5/key_module.v" 13 0 0 } }  } 0 10268 "Verilog HDL information at %1!s!: always construct contains both blocking and non-blocking assignments" 1 0 "Quartus II" 0 -1 1683170198234 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "key_module.v 1 1 " "Found 1 design units, including 1 entities, in source file key_module.v" { { "Info" "ISGN_ENTITY_NAME" "1 keymodule " "Found entity 1: keymodule" {  } { { "key_module.v" "" { Text "C:/Computer_Organization/exp5/key_module.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1683170198234 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1683170198234 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "segment_displays.v 1 1 " "Found 1 design units, including 1 entities, in source file segment_displays.v" { { "Info" "ISGN_ENTITY_NAME" "1 segment_displays " "Found entity 1: segment_displays" {  } { { "segment_displays.v" "" { Text "C:/Computer_Organization/exp5/segment_displays.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1683170198239 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1683170198239 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "midware1.v 1 1 " "Found 1 design units, including 1 entities, in source file midware1.v" { { "Info" "ISGN_ENTITY_NAME" "1 midware1 " "Found entity 1: midware1" {  } { { "midware1.v" "" { Text "C:/Computer_Organization/exp5/midware1.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1683170198239 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1683170198239 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "count_second.v 1 1 " "Found 1 design units, including 1 entities, in source file count_second.v" { { "Info" "ISGN_ENTITY_NAME" "1 count_second " "Found entity 1: count_second" {  } { { "count_second.v" "" { Text "C:/Computer_Organization/exp5/count_second.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1683170198239 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1683170198239 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "output_files/pc_function.v 1 1 " "Found 1 design units, including 1 entities, in source file output_files/pc_function.v" { { "Info" "ISGN_ENTITY_NAME" "1 pc_function " "Found entity 1: pc_function" {  } { { "output_files/pc_function.v" "" { Text "C:/Computer_Organization/exp5/output_files/pc_function.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1683170198249 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1683170198249 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "output_files/reg_function.v 1 1 " "Found 1 design units, including 1 entities, in source file output_files/reg_function.v" { { "Info" "ISGN_ENTITY_NAME" "1 reg_function " "Found entity 1: reg_function" {  } { { "output_files/reg_function.v" "" { Text "C:/Computer_Organization/exp5/output_files/reg_function.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1683170198253 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1683170198253 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "exp5 " "Elaborating entity \"exp5\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Quartus II" 0 -1 1683170198298 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "keymodule keymodule:km " "Elaborating entity \"keymodule\" for hierarchy \"keymodule:km\"" {  } { { "exp5.v" "km" { Text "C:/Computer_Organization/exp5/exp5.v" 22 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1683170198320 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "count_num key_module.v(11) " "Verilog HDL or VHDL warning at key_module.v(11): object \"count_num\" assigned a value but never read" {  } { { "key_module.v" "" { Text "C:/Computer_Organization/exp5/key_module.v" 11 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Quartus II" 0 -1 1683170198322 "|exp5|keymodule:km"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "16 8 key_module.v(22) " "Verilog HDL assignment warning at key_module.v(22): truncated value with size 16 to match size of target (8)" {  } { { "key_module.v" "" { Text "C:/Computer_Organization/exp5/key_module.v" 22 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1683170198322 "|exp5|keymodule:km"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "segment_displays segment_displays:sd " "Elaborating entity \"segment_displays\" for hierarchy \"segment_displays:sd\"" {  } { { "exp5.v" "sd" { Text "C:/Computer_Organization/exp5/exp5.v" 23 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1683170198324 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 3 segment_displays.v(9) " "Verilog HDL assignment warning at segment_displays.v(9): truncated value with size 32 to match size of target (3)" {  } { { "segment_displays.v" "" { Text "C:/Computer_Organization/exp5/segment_displays.v" 9 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1683170198324 "|exp5|segment_displays:sd"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "pc_function pc_function:pf " "Elaborating entity \"pc_function\" for hierarchy \"pc_function:pf\"" {  } { { "exp5.v" "pf" { Text "C:/Computer_Organization/exp5/exp5.v" 29 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1683170198328 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 pc_function.v(13) " "Verilog HDL assignment warning at pc_function.v(13): truncated value with size 32 to match size of target (8)" {  } { { "output_files/pc_function.v" "" { Text "C:/Computer_Organization/exp5/output_files/pc_function.v" 13 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1683170198328 "|exp5|pc_function:pf"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 pc_function.v(17) " "Verilog HDL assignment warning at pc_function.v(17): truncated value with size 32 to match size of target (8)" {  } { { "output_files/pc_function.v" "" { Text "C:/Computer_Organization/exp5/output_files/pc_function.v" 17 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1683170198328 "|exp5|pc_function:pf"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 pc_function.v(25) " "Verilog HDL assignment warning at pc_function.v(25): truncated value with size 32 to match size of target (8)" {  } { { "output_files/pc_function.v" "" { Text "C:/Computer_Organization/exp5/output_files/pc_function.v" 25 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1683170198328 "|exp5|pc_function:pf"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "reg_function reg_function:rf " "Elaborating entity \"reg_function\" for hierarchy \"reg_function:rf\"" {  } { { "exp5.v" "rf" { Text "C:/Computer_Organization/exp5/exp5.v" 30 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1683170198344 ""}
{ "Warning" "WMLS_MLS_STUCK_PIN_HDR" "" "Output pins are stuck at VCC or GND" { { "Warning" "WMLS_MLS_STUCK_PIN" "N\[8\] GND " "Pin \"N\[8\]\" is stuck at GND" {  } { { "exp5.v" "" { Text "C:/Computer_Organization/exp5/exp5.v" 17 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1683170199454 "|exp5|N[8]"} { "Warning" "WMLS_MLS_STUCK_PIN" "N\[9\] GND " "Pin \"N\[9\]\" is stuck at GND" {  } { { "exp5.v" "" { Text "C:/Computer_Organization/exp5/exp5.v" 17 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1683170199454 "|exp5|N[9]"} { "Warning" "WMLS_MLS_STUCK_PIN" "N\[10\] GND " "Pin \"N\[10\]\" is stuck at GND" {  } { { "exp5.v" "" { Text "C:/Computer_Organization/exp5/exp5.v" 17 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1683170199454 "|exp5|N[10]"} { "Warning" "WMLS_MLS_STUCK_PIN" "N\[11\] GND " "Pin \"N\[11\]\" is stuck at GND" {  } { { "exp5.v" "" { Text "C:/Computer_Organization/exp5/exp5.v" 17 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1683170199454 "|exp5|N[11]"} { "Warning" "WMLS_MLS_STUCK_PIN" "N\[12\] GND " "Pin \"N\[12\]\" is stuck at GND" {  } { { "exp5.v" "" { Text "C:/Computer_Organization/exp5/exp5.v" 17 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1683170199454 "|exp5|N[12]"} { "Warning" "WMLS_MLS_STUCK_PIN" "N\[13\] GND " "Pin \"N\[13\]\" is stuck at GND" {  } { { "exp5.v" "" { Text "C:/Computer_Organization/exp5/exp5.v" 17 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1683170199454 "|exp5|N[13]"} { "Warning" "WMLS_MLS_STUCK_PIN" "N\[14\] GND " "Pin \"N\[14\]\" is stuck at GND" {  } { { "exp5.v" "" { Text "C:/Computer_Organization/exp5/exp5.v" 17 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1683170199454 "|exp5|N[14]"} { "Warning" "WMLS_MLS_STUCK_PIN" "N\[15\] GND " "Pin \"N\[15\]\" is stuck at GND" {  } { { "exp5.v" "" { Text "C:/Computer_Organization/exp5/exp5.v" 17 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1683170199454 "|exp5|N[15]"} { "Warning" "WMLS_MLS_STUCK_PIN" "N\[16\] GND " "Pin \"N\[16\]\" is stuck at GND" {  } { { "exp5.v" "" { Text "C:/Computer_Organization/exp5/exp5.v" 17 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1683170199454 "|exp5|N[16]"} { "Warning" "WMLS_MLS_STUCK_PIN" "N\[17\] GND " "Pin \"N\[17\]\" is stuck at GND" {  } { { "exp5.v" "" { Text "C:/Computer_Organization/exp5/exp5.v" 17 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1683170199454 "|exp5|N[17]"} { "Warning" "WMLS_MLS_STUCK_PIN" "N\[18\] GND " "Pin \"N\[18\]\" is stuck at GND" {  } { { "exp5.v" "" { Text "C:/Computer_Organization/exp5/exp5.v" 17 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1683170199454 "|exp5|N[18]"} { "Warning" "WMLS_MLS_STUCK_PIN" "N\[19\] GND " "Pin \"N\[19\]\" is stuck at GND" {  } { { "exp5.v" "" { Text "C:/Computer_Organization/exp5/exp5.v" 17 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1683170199454 "|exp5|N[19]"} { "Warning" "WMLS_MLS_STUCK_PIN" "N\[20\] GND " "Pin \"N\[20\]\" is stuck at GND" {  } { { "exp5.v" "" { Text "C:/Computer_Organization/exp5/exp5.v" 17 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1683170199454 "|exp5|N[20]"} { "Warning" "WMLS_MLS_STUCK_PIN" "N\[21\] GND " "Pin \"N\[21\]\" is stuck at GND" {  } { { "exp5.v" "" { Text "C:/Computer_Organization/exp5/exp5.v" 17 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1683170199454 "|exp5|N[21]"} { "Warning" "WMLS_MLS_STUCK_PIN" "N\[22\] GND " "Pin \"N\[22\]\" is stuck at GND" {  } { { "exp5.v" "" { Text "C:/Computer_Organization/exp5/exp5.v" 17 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1683170199454 "|exp5|N[22]"} { "Warning" "WMLS_MLS_STUCK_PIN" "N\[23\] GND " "Pin \"N\[23\]\" is stuck at GND" {  } { { "exp5.v" "" { Text "C:/Computer_Organization/exp5/exp5.v" 17 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1683170199454 "|exp5|N[23]"} { "Warning" "WMLS_MLS_STUCK_PIN" "codeout\[7\] GND " "Pin \"codeout\[7\]\" is stuck at GND" {  } { { "exp5.v" "" { Text "C:/Computer_Organization/exp5/exp5.v" 19 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1683170199454 "|exp5|codeout[7]"}  } {  } 0 13024 "Output pins are stuck at VCC or GND" 0 0 "Quartus II" 0 -1 1683170199454 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Quartus II" 0 -1 1683170199689 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "C:/Computer_Organization/exp5/output_files/exp5.map.smsg " "Generated suppressed messages file C:/Computer_Organization/exp5/output_files/exp5.map.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Quartus II" 0 -1 1683170200055 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Quartus II" 0 -1 1683170200240 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Quartus II" 0 -1 1683170200240 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "229 " "Implemented 229 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "13 " "Implemented 13 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Quartus II" 0 -1 1683170200342 ""} { "Info" "ICUT_CUT_TM_OPINS" "87 " "Implemented 87 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Quartus II" 0 -1 1683170200342 ""} { "Info" "ICUT_CUT_TM_LCELLS" "129 " "Implemented 129 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Quartus II" 0 -1 1683170200342 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Quartus II" 0 -1 1683170200342 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 24 s Quartus II 64-Bit " "Quartus II 64-Bit Analysis & Synthesis was successful. 0 errors, 24 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4642 " "Peak virtual memory: 4642 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1683170200431 ""} { "Info" "IQEXE_END_BANNER_TIME" "Thu May 04 11:16:40 2023 " "Processing ended: Thu May 04 11:16:40 2023" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1683170200431 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:03 " "Elapsed time: 00:00:03" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1683170200431 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:02 " "Total CPU time (on all processors): 00:00:02" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1683170200431 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1683170200431 ""}
