Time resolution is 1 ps
 Block Memory Generator module loading initial data...
 Block Memory Generator data initialization complete.
Block Memory Generator module dot11_tb.dot11_inst.rot_lut_inst.inst.\native_mem_module.blk_mem_gen_v8_4_4_inst  is using a behavioral model for simulation which will not precisely model memory collision behavior.
 Block Memory Generator module loading initial data...
 Block Memory Generator data initialization complete.
Block Memory Generator module dot11_tb.dot11_inst.phase_inst.lut_inst.inst.\native_mem_module.blk_mem_gen_v8_4_4_inst  is using a behavioral model for simulation which will not precisely model memory collision behavior.
 Block Memory Generator module loading initial data...
 Block Memory Generator data initialization complete.
Block Memory Generator module dot11_tb.dot11_inst.ofdm_decoder_inst.deinterleave_inst.lut_inst.inst.\native_mem_module.blk_mem_gen_v8_4_4_inst  is using a behavioral model for simulation which will not precisely model memory collision behavior.
Info: [XPM_MEMORY 20-1] MEMORY_PRIMITIVE (0) instructs Vivado Synthesis to choose the memory primitive type. Depending on their values, other XPM_MEMORY parameters may preclude the choice of certain memory primitive types. Review XPM_MEMORY documentation and parameter values to understand any limitations, or set MEMORY_PRIMITIVE to a different value. dot11_tb.signal_watchdog_inst.signal_watchdog_running_sum_inst.fifo_1clk_for_running_sum_dual_ch_i.xpm_fifo_base_inst.\gen_sdpram.xpm_memory_base_inst .config_drc
Time: 1 ps  Iteration: 0  Process: /dot11_tb/signal_watchdog_inst/signal_watchdog_running_sum_inst/fifo_1clk_for_running_sum_dual_ch_i/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/Initial296_15  Scope: dot11_tb.signal_watchdog_inst.signal_watchdog_running_sum_inst.fifo_1clk_for_running_sum_dual_ch_i.xpm_fifo_base_inst.\gen_sdpram.xpm_memory_base_inst .config_drc  File: /wrk/ci/prod/2021.1/sw/continuous/3932/packages/customer/vivado/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv Line: 490
Info: [XPM_MEMORY 20-1] MEMORY_PRIMITIVE (0) instructs Vivado Synthesis to choose the memory primitive type. Depending on their values, other XPM_MEMORY parameters may preclude the choice of certain memory primitive types. Review XPM_MEMORY documentation and parameter values to understand any limitations, or set MEMORY_PRIMITIVE to a different value. dot11_tb.dot11_inst.sync_short_inst.mag_sq_avg_inst.fifo_1clk_for_mv_avg_i.xpm_fifo_base_inst.\gen_sdpram.xpm_memory_base_inst .config_drc
Time: 1 ps  Iteration: 0  Process: /dot11_tb/dot11_inst/sync_short_inst/mag_sq_avg_inst/fifo_1clk_for_mv_avg_i/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/Initial296_115  Scope: dot11_tb.dot11_inst.sync_short_inst.mag_sq_avg_inst.fifo_1clk_for_mv_avg_i.xpm_fifo_base_inst.\gen_sdpram.xpm_memory_base_inst .config_drc  File: /wrk/ci/prod/2021.1/sw/continuous/3932/packages/customer/vivado/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv Line: 490
Info: [XPM_MEMORY 20-1] MEMORY_PRIMITIVE (0) instructs Vivado Synthesis to choose the memory primitive type. Depending on their values, other XPM_MEMORY parameters may preclude the choice of certain memory primitive types. Review XPM_MEMORY documentation and parameter values to understand any limitations, or set MEMORY_PRIMITIVE to a different value. dot11_tb.dot11_inst.sync_short_inst.sample_delayed_inst.fifo_1clk_i.xpm_fifo_base_inst.\gen_sdpram.xpm_memory_base_inst .config_drc
Time: 1 ps  Iteration: 0  Process: /dot11_tb/dot11_inst/sync_short_inst/sample_delayed_inst/fifo_1clk_i/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/Initial296_167  Scope: dot11_tb.dot11_inst.sync_short_inst.sample_delayed_inst.fifo_1clk_i.xpm_fifo_base_inst.\gen_sdpram.xpm_memory_base_inst .config_drc  File: /wrk/ci/prod/2021.1/sw/continuous/3932/packages/customer/vivado/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv Line: 490
Info: [XPM_MEMORY 20-1] MEMORY_PRIMITIVE (0) instructs Vivado Synthesis to choose the memory primitive type. Depending on their values, other XPM_MEMORY parameters may preclude the choice of certain memory primitive types. Review XPM_MEMORY documentation and parameter values to understand any limitations, or set MEMORY_PRIMITIVE to a different value. dot11_tb.dot11_inst.sync_short_inst.delay_prod_avg_inst.fifo_1clk_for_mv_avg_dual_ch_i.xpm_fifo_base_inst.\gen_sdpram.xpm_memory_base_inst .config_drc
Time: 1 ps  Iteration: 0  Process: /dot11_tb/dot11_inst/sync_short_inst/delay_prod_avg_inst/fifo_1clk_for_mv_avg_dual_ch_i/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/Initial296_219  Scope: dot11_tb.dot11_inst.sync_short_inst.delay_prod_avg_inst.fifo_1clk_for_mv_avg_dual_ch_i.xpm_fifo_base_inst.\gen_sdpram.xpm_memory_base_inst .config_drc  File: /wrk/ci/prod/2021.1/sw/continuous/3932/packages/customer/vivado/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv Line: 490
Info: [XPM_MEMORY 20-1] MEMORY_PRIMITIVE (0) instructs Vivado Synthesis to choose the memory primitive type. Depending on their values, other XPM_MEMORY parameters may preclude the choice of certain memory primitive types. Review XPM_MEMORY documentation and parameter values to understand any limitations, or set MEMORY_PRIMITIVE to a different value. dot11_tb.dot11_inst.sync_long_inst.sample_delayed_inst.fifo_1clk_i.xpm_fifo_base_inst.\gen_sdpram.xpm_memory_base_inst .config_drc
Time: 1 ps  Iteration: 0  Process: /dot11_tb/dot11_inst/sync_long_inst/sample_delayed_inst/fifo_1clk_i/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/Initial296_275  Scope: dot11_tb.dot11_inst.sync_long_inst.sample_delayed_inst.fifo_1clk_i.xpm_fifo_base_inst.\gen_sdpram.xpm_memory_base_inst .config_drc  File: /wrk/ci/prod/2021.1/sw/continuous/3932/packages/customer/vivado/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv Line: 490
Info: [XPM_MEMORY 20-1] MEMORY_PRIMITIVE (0) instructs Vivado Synthesis to choose the memory primitive type. Depending on their values, other XPM_MEMORY parameters may preclude the choice of certain memory primitive types. Review XPM_MEMORY documentation and parameter values to understand any limitations, or set MEMORY_PRIMITIVE to a different value. dot11_tb.dot11_inst.sync_long_inst.freq_offset_inst.fifo_1clk_for_mv_avg_dual_ch_i.xpm_fifo_base_inst.\gen_sdpram.xpm_memory_base_inst .config_drc
Time: 1 ps  Iteration: 0  Process: /dot11_tb/dot11_inst/sync_long_inst/freq_offset_inst/fifo_1clk_for_mv_avg_dual_ch_i/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/Initial296_327  Scope: dot11_tb.dot11_inst.sync_long_inst.freq_offset_inst.fifo_1clk_for_mv_avg_dual_ch_i.xpm_fifo_base_inst.\gen_sdpram.xpm_memory_base_inst .config_drc  File: /wrk/ci/prod/2021.1/sw/continuous/3932/packages/customer/vivado/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv Line: 490
