$date
	Sun Aug 13 22:11:52 2023
$end
$version
	Icarus Verilog
$end
$timescale
	1ps
$end
$scope module ABROStateMachine_tb $end
$var wire 2 ! State [1:0] $end
$var wire 1 " O $end
$var reg 1 # A $end
$var reg 1 $ B $end
$var reg 1 % clk $end
$var reg 1 & reset_n $end
$scope module uut $end
$var wire 1 # A $end
$var wire 1 $ B $end
$var wire 2 ' State [1:0] $end
$var wire 1 % clk $end
$var wire 1 & reset_n $end
$var wire 1 " O $end
$var reg 2 ( current_state [1:0] $end
$var reg 2 ) next_state [1:0] $end
$upscope $end
$upscope $end
$enddefinitions $end
$comment Show the parameter values. $end
$dumpall
$end
#0
$dumpvars
b0 )
bx (
bx '
1&
0%
0$
0#
x"
bx !
$end
#5000
0"
b0 !
b0 '
b0 (
1%
#10000
b1 )
0%
1#
#15000
b1 !
b1 '
b1 (
1%
#20000
b10 )
0%
1$
0#
#25000
1"
b10 !
b10 '
b10 (
1%
#30000
0%
1#
#35000
1%
#40000
b0 )
0%
0$
0#
#45000
0"
b0 !
b0 '
b0 (
1%
#50000
0%
0&
#55000
1%
#60000
0%
