set a(0-226) {NAME asn(acc#8(0))#1 TYPE ASSIGN PAR 0-225 XREFS 74217 LOC {0 0.9999999250000037 0 0.9999999250000037 0 0.9999999250000037 0 0.9999999250000037} PREDS {{772 0 0-232 {}}} SUCCS {{258 0 0-232 {}}} CYCLES {}}
set a(0-227) {NAME asn(acc#8(1))#1 TYPE ASSIGN PAR 0-225 XREFS 74218 LOC {0 0.9999999250000037 0 0.9999999250000037 0 0.9999999250000037 0 0.9999999250000037} PREDS {{772 0 0-232 {}}} SUCCS {{258 0 0-232 {}}} CYCLES {}}
set a(0-228) {NAME asn(red_xy(0))#1 TYPE ASSIGN PAR 0-225 XREFS 74219 LOC {0 0.9999999250000037 0 0.9999999250000037 0 0.9999999250000037 0 0.9999999250000037} PREDS {{772 0 0-232 {}}} SUCCS {{258 0 0-232 {}}} CYCLES {}}
set a(0-229) {NAME asn(red_xy(1))#1 TYPE ASSIGN PAR 0-225 XREFS 74220 LOC {0 0.9999999250000037 0 0.9999999250000037 0 0.9999999250000037 0 0.9999999250000037} PREDS {{772 0 0-232 {}}} SUCCS {{258 0 0-232 {}}} CYCLES {}}
set a(0-230) {NAME asn(blue_xy(0))#1 TYPE ASSIGN PAR 0-225 XREFS 74221 LOC {0 0.9999999250000037 0 0.9999999250000037 0 0.9999999250000037 0 0.9999999250000037} PREDS {{772 0 0-232 {}}} SUCCS {{258 0 0-232 {}}} CYCLES {}}
set a(0-231) {NAME asn(blue_xy(1))#1 TYPE ASSIGN PAR 0-225 XREFS 74222 LOC {0 0.9999999250000037 0 0.9999999250000037 0 0.9999999250000037 0 0.9999999250000037} PREDS {{772 0 0-232 {}}} SUCCS {{259 0 0-232 {}}} CYCLES {}}
set a(0-233) {NAME aif#47:aif:aif:asn(aif#47:land.sva#1) TYPE ASSIGN PAR 0-232 XREFS 74223 LOC {0 0.9999999250000037 3 0.9999999250000037 3 0.9999999250000037 3 0.9999999250000037} PREDS {} SUCCS {{258 0 0-548 {}}} CYCLES {}}
set a(0-234) {NAME aif#45:aif:asn(land#14.sva#1) TYPE ASSIGN PAR 0-232 XREFS 74224 LOC {0 0.9999999250000037 2 0.9999999250000037 2 0.9999999250000037 3 0.47282585135870747} PREDS {} SUCCS {{258 0 0-529 {}}} CYCLES {}}
set a(0-235) {NAME aif#41:aif:aif:asn(aif#41:land.sva#1) TYPE ASSIGN PAR 0-232 XREFS 74225 LOC {0 0.9999999250000037 3 0.9999999250000037 3 0.9999999250000037 3 0.9999999250000037} PREDS {} SUCCS {{258 0 0-553 {}}} CYCLES {}}
set a(0-236) {NAME aif#39:aif:asn(land#12.sva#1) TYPE ASSIGN PAR 0-232 XREFS 74226 LOC {0 0.9999999250000037 2 0.9999999250000037 2 0.9999999250000037 3 0.47282585135870747} PREDS {} SUCCS {{258 0 0-502 {}}} CYCLES {}}
set a(0-237) {NAME blue_xy:asn(blue_xy(1).sva#2) TYPE ASSIGN PAR 0-232 XREFS 74227 LOC {0 0.9999999250000037 2 0.8815978059201097 2 0.8815978059201097 3 0.40364405481779725} PREDS {} SUCCS {{258 0 0-477 {}}} CYCLES {}}
set a(0-238) {NAME blue_xy:asn(blue_xy(0).sva#2) TYPE ASSIGN PAR 0-232 XREFS 74228 LOC {0 0.9999999250000037 2 0.40364405481779725 2 0.40364405481779725 2 0.6615775169211242} PREDS {} SUCCS {{258 0 0-475 {}}} CYCLES {}}
set a(0-239) {NAME red_xy:asn(red_xy(1).sva#2) TYPE ASSIGN PAR 0-232 XREFS 74229 LOC {0 0.9999999250000037 2 0.8815978059201097 2 0.8815978059201097 3 0.40364405481779725} PREDS {} SUCCS {{258 0 0-442 {}}} CYCLES {}}
set a(0-240) {NAME red_xy:asn(red_xy(0).sva#2) TYPE ASSIGN PAR 0-232 XREFS 74230 LOC {0 0.9999999250000037 2 0.40364405481779725 2 0.40364405481779725 2 0.6615775169211242} PREDS {} SUCCS {{258 0 0-440 {}}} CYCLES {}}
set a(0-241) {NAME acc:asn(acc#8(1).sva#2) TYPE ASSIGN PAR 0-232 XREFS 74231 LOC {0 0.9999999250000037 2 0.18912839054358047 2 0.18912839054358047 2 0.4470618526469074} PREDS {} SUCCS {{258 0 0-407 {}}} CYCLES {}}
set a(0-242) {NAME aif#17:aif#1:asn(land#4.sva#1) TYPE ASSIGN PAR 0-232 XREFS 74232 LOC {0 0.9999999250000037 1 0.9999999250000037 1 0.9999999250000037 2 0.285831960708402} PREDS {} SUCCS {{258 0 0-404 {}}} CYCLES {}}
set a(0-243) {NAME aif#13:aif#1:asn(land#5.sva#1) TYPE ASSIGN PAR 0-232 XREFS 74233 LOC {0 0.9999999250000037 1 0.7950479602476019 1 0.7950479602476019 2 0.0808799959560002} PREDS {} SUCCS {{258 0 0-397 {}}} CYCLES {}}
set a(0-244) {NAME acc:asn(acc#8(0).sva#2) TYPE ASSIGN PAR 0-232 XREFS 74234 LOC {0 0.9999999250000037 2 0.18912839054358047 2 0.18912839054358047 2 0.4470618526469074} PREDS {} SUCCS {{258 0 0-381 {}}} CYCLES {}}
set a(0-245) {NAME aif#3:aif#1:asn(land#2.sva#1) TYPE ASSIGN PAR 0-232 XREFS 74235 LOC {0 0.9999999250000037 1 0.9999999250000037 1 0.9999999250000037 2 0.285831960708402} PREDS {} SUCCS {{258 0 0-378 {}}} CYCLES {}}
set a(0-246) {NAME aif:aif:asn(land.sva#1) TYPE ASSIGN PAR 0-232 XREFS 74236 LOC {0 0.9999999250000037 1 0.9507796024610199 1 0.9507796024610199 2 0.6123571943821403} PREDS {} SUCCS {{258 0 0-348 {}}} CYCLES {}}
set a(0-247) {NAME asn#191 TYPE {I/O_READ SIGNAL} PAR 0-232 XREFS 74237 LOC {1 0.0 1 0.19350689032465548 1 0.19350689032465548 1 0.40395710480214475} PREDS {} SUCCS {{259 0 0-248 {}}} CYCLES {}}
set a(0-248) {NAME slc(vga_xy#1)#13 TYPE READSLICE PAR 0-232 XREFS 74238 LOC {1 0.0 1 0.19350689032465548 1 0.19350689032465548 1 0.40395710480214475} PREDS {{259 0 0-247 {}}} SUCCS {{259 0 0-249 {}}} CYCLES {}}
set a(0-249) {NAME if:conc#3 TYPE CONCATENATE PAR 0-232 XREFS 74239 LOC {1 0.0 1 0.19350689032465548 1 0.19350689032465548 1 0.40395710480214475} PREDS {{259 0 0-248 {}}} SUCCS {{258 0 0-260 {}}} CYCLES {}}
set a(0-250) {NAME asn#192 TYPE {I/O_READ SIGNAL} PAR 0-232 XREFS 74240 LOC {1 0.0 1 0.033465673326716336 1 0.033465673326716336 1 0.24391588780420562} PREDS {} SUCCS {{259 0 0-251 {}}} CYCLES {}}
set a(0-251) {NAME slc(vga_xy#1)#14 TYPE READSLICE PAR 0-232 XREFS 74241 LOC {1 0.0 1 0.033465673326716336 1 0.033465673326716336 1 0.24391588780420562} PREDS {{259 0 0-250 {}}} SUCCS {{259 0 0-252 {}}} CYCLES {}}
set a(0-252) {NAME if:conc#4 TYPE CONCATENATE PAR 0-232 XREFS 74242 LOC {1 0.0 1 0.033465673326716336 1 0.033465673326716336 1 0.24391588780420562} PREDS {{259 0 0-251 {}}} SUCCS {{258 0 0-258 {}}} CYCLES {}}
set a(0-253) {NAME asn#193 TYPE {I/O_READ SIGNAL} PAR 0-232 XREFS 74243 LOC {1 0.0 1 0.033465673326716336 1 0.033465673326716336 1 0.24391588780420562} PREDS {} SUCCS {{259 0 0-254 {}}} CYCLES {}}
set a(0-254) {NAME slc(vga_xy#1)#15 TYPE READSLICE PAR 0-232 XREFS 74244 LOC {1 0.0 1 0.033465673326716336 1 0.033465673326716336 1 0.24391588780420562} PREDS {{259 0 0-253 {}}} SUCCS {{258 0 0-257 {}}} CYCLES {}}
set a(0-255) {NAME asn#194 TYPE {I/O_READ SIGNAL} PAR 0-232 XREFS 74245 LOC {1 0.0 1 0.033465673326716336 1 0.033465673326716336 1 0.24391588780420562} PREDS {} SUCCS {{259 0 0-256 {}}} CYCLES {}}
set a(0-256) {NAME slc(vga_xy#1)#11 TYPE READSLICE PAR 0-232 XREFS 74246 LOC {1 0.0 1 0.033465673326716336 1 0.033465673326716336 1 0.24391588780420562} PREDS {{259 0 0-255 {}}} SUCCS {{259 0 0-257 {}}} CYCLES {}}
set a(0-257) {NAME if:conc#5 TYPE CONCATENATE PAR 0-232 XREFS 74247 LOC {1 0.0 1 0.033465673326716336 1 0.033465673326716336 1 0.24391588780420562} PREDS {{258 0 0-254 {}} {259 0 0-256 {}}} SUCCS {{259 0 0-258 {}}} CYCLES {}}
set a(0-258) {LIBRARY mgc_Altera-Cyclone-III-6_beh_psr MODULE mgc_add(4,0,4,0,5) AREA_SCORE 5.29 QUANTITY 2 NAME if:acc#2 TYPE ACCU DELAY {0.85 ns} LIBRARY_DELAY {0.85 ns} PAR 0-232 XREFS 74248 LOC {1 0.0 1 0.033465673326716336 1 0.033465673326716336 1 0.19350672586151518 1 0.4039569403390045} PREDS {{258 0 0-252 {}} {259 0 0-257 {}}} SUCCS {{259 0 0-259 {}}} CYCLES {}}
set a(0-259) {NAME if:slc TYPE READSLICE PAR 0-232 XREFS 74249 LOC {1 0.16004121699793916 1 0.19350689032465548 1 0.19350689032465548 1 0.40395710480214475} PREDS {{259 0 0-258 {}}} SUCCS {{259 0 0-260 {}}} CYCLES {}}
set a(0-260) {LIBRARY mgc_Altera-Cyclone-III-6_beh_psr MODULE mgc_add(5,0,5,1,6) AREA_SCORE 6.00 QUANTITY 5 NAME if:acc#4 TYPE ACCU DELAY {0.78 ns} LIBRARY_DELAY {0.78 ns} PAR 0-232 XREFS 74250 LOC {1 0.16004121699793916 1 0.19350689032465548 1 0.19350689032465548 1 0.3388406365487764 1 0.5492908510262656} PREDS {{258 0 0-249 {}} {259 0 0-259 {}}} SUCCS {{258 0 0-275 {}}} CYCLES {}}
set a(0-261) {NAME asn#195 TYPE {I/O_READ SIGNAL} PAR 0-232 XREFS 74251 LOC {1 0.0 1 0.16304151684792417 1 0.16304151684792417 1 0.3734917313254134} PREDS {} SUCCS {{259 0 0-262 {}}} CYCLES {}}
set a(0-262) {NAME slc(vga_xy#1)#16 TYPE READSLICE PAR 0-232 XREFS 74252 LOC {1 0.0 1 0.16304151684792417 1 0.16304151684792417 1 0.3734917313254134} PREDS {{259 0 0-261 {}}} SUCCS {{259 0 0-263 {}}} CYCLES {}}
set a(0-263) {NAME if:not#1 TYPE NOT PAR 0-232 XREFS 74253 LOC {1 0.0 1 0.16304151684792417 1 0.16304151684792417 1 0.3734917313254134} PREDS {{259 0 0-262 {}}} SUCCS {{259 0 0-264 {}}} CYCLES {}}
set a(0-264) {NAME if:conc#6 TYPE CONCATENATE PAR 0-232 XREFS 74254 LOC {1 0.0 1 0.16304151684792417 1 0.16304151684792417 1 0.3734917313254134} PREDS {{259 0 0-263 {}}} SUCCS {{259 0 0-265 {}}} CYCLES {}}
set a(0-265) {NAME if:conc TYPE CONCATENATE PAR 0-232 XREFS 74255 LOC {1 0.0 1 0.16304151684792417 1 0.16304151684792417 1 0.3734917313254134} PREDS {{259 0 0-264 {}}} SUCCS {{258 0 0-273 {}}} CYCLES {}}
set a(0-266) {NAME asn#196 TYPE {I/O_READ SIGNAL} PAR 0-232 XREFS 74256 LOC {1 0.0 1 0.16304151684792417 1 0.16304151684792417 1 0.3734917313254134} PREDS {} SUCCS {{259 0 0-267 {}}} CYCLES {}}
set a(0-267) {NAME slc(vga_xy#1)#2 TYPE READSLICE PAR 0-232 XREFS 74257 LOC {1 0.0 1 0.16304151684792417 1 0.16304151684792417 1 0.3734917313254134} PREDS {{259 0 0-266 {}}} SUCCS {{259 0 0-268 {}}} CYCLES {}}
set a(0-268) {NAME if:not#2 TYPE NOT PAR 0-232 XREFS 74258 LOC {1 0.0 1 0.16304151684792417 1 0.16304151684792417 1 0.3734917313254134} PREDS {{259 0 0-267 {}}} SUCCS {{259 0 0-269 {}}} CYCLES {}}
set a(0-269) {NAME if:conc#1 TYPE CONCATENATE PAR 0-232 XREFS 74259 LOC {1 0.0 1 0.16304151684792417 1 0.16304151684792417 1 0.3734917313254134} PREDS {{259 0 0-268 {}}} SUCCS {{258 0 0-272 {}}} CYCLES {}}
set a(0-270) {NAME asn#197 TYPE {I/O_READ SIGNAL} PAR 0-232 XREFS 74260 LOC {1 0.0 1 0.16304151684792417 1 0.16304151684792417 1 0.3734917313254134} PREDS {} SUCCS {{259 0 0-271 {}}} CYCLES {}}
set a(0-271) {NAME slc(vga_xy#1)#12 TYPE READSLICE PAR 0-232 XREFS 74261 LOC {1 0.0 1 0.16304151684792417 1 0.16304151684792417 1 0.3734917313254134} PREDS {{259 0 0-270 {}}} SUCCS {{259 0 0-272 {}}} CYCLES {}}
set a(0-272) {NAME if:conc#7 TYPE CONCATENATE PAR 0-232 XREFS 74262 LOC {1 0.0 1 0.16304151684792417 1 0.16304151684792417 1 0.3734917313254134} PREDS {{258 0 0-269 {}} {259 0 0-271 {}}} SUCCS {{259 0 0-273 {}}} CYCLES {}}
set a(0-273) {LIBRARY mgc_Altera-Cyclone-III-6_beh_psr MODULE mgc_add(5,0,5,0,6) AREA_SCORE 6.28 QUANTITY 1 NAME if:acc#3 TYPE ACCU DELAY {0.94 ns} LIBRARY_DELAY {0.94 ns} PAR 0-232 XREFS 74263 LOC {1 0.0 1 0.16304151684792417 1 0.16304151684792417 1 0.3388406365487764 1 0.5492908510262656} PREDS {{258 0 0-265 {}} {259 0 0-272 {}}} SUCCS {{259 0 0-274 {}}} CYCLES {}}
set a(0-274) {NAME if:slc#1 TYPE READSLICE PAR 0-232 XREFS 74264 LOC {1 0.17579924121003795 1 0.3388407580579621 1 0.3388407580579621 1 0.5492909725354513} PREDS {{259 0 0-273 {}}} SUCCS {{259 0 0-275 {}}} CYCLES {}}
set a(0-275) {LIBRARY mgc_Altera-Cyclone-III-6_beh_psr MODULE mgc_add(5,0,5,1,6) AREA_SCORE 6.00 QUANTITY 5 NAME acc#9 TYPE ACCU DELAY {0.78 ns} LIBRARY_DELAY {0.78 ns} PAR 0-232 XREFS 74265 LOC {1 0.3053750847312458 1 0.3388407580579621 1 0.3388407580579621 1 0.484174504282083 1 0.6946247187595722} PREDS {{258 0 0-260 {}} {259 0 0-274 {}}} SUCCS {{259 0 0-276 {}} {258 0 0-280 {}} {258 0 0-281 {}} {258 0 0-285 {}}} CYCLES {}}
set a(0-276) {NAME if:slc(acc.imod)#3 TYPE READSLICE PAR 0-232 XREFS 74266 LOC {1 0.45070895246455245 1 0.48417462579126874 1 0.48417462579126874 1 0.694624840268758} PREDS {{259 0 0-275 {}}} SUCCS {{259 0 0-277 {}}} CYCLES {}}
set a(0-277) {NAME if:not#3 TYPE NOT PAR 0-232 XREFS 74267 LOC {1 0.45070895246455245 1 0.48417462579126874 1 0.48417462579126874 1 0.694624840268758} PREDS {{259 0 0-276 {}}} SUCCS {{259 0 0-278 {}}} CYCLES {}}
set a(0-278) {NAME if:conc#2 TYPE CONCATENATE PAR 0-232 XREFS 74268 LOC {1 0.45070895246455245 1 0.48417462579126874 1 0.48417462579126874 1 0.694624840268758} PREDS {{259 0 0-277 {}}} SUCCS {{259 0 0-279 {}}} CYCLES {}}
set a(0-279) {NAME if:conc#9 TYPE CONCATENATE PAR 0-232 XREFS 74269 LOC {1 0.45070895246455245 1 0.48417462579126874 1 0.48417462579126874 1 0.694624840268758} PREDS {{259 0 0-278 {}}} SUCCS {{258 0 0-283 {}}} CYCLES {}}
set a(0-280) {NAME if:slc(acc.imod)#1 TYPE READSLICE PAR 0-232 XREFS 74270 LOC {1 0.45070895246455245 1 0.48417462579126874 1 0.48417462579126874 1 0.694624840268758} PREDS {{258 0 0-275 {}}} SUCCS {{258 0 0-282 {}}} CYCLES {}}
set a(0-281) {NAME if:slc(acc.imod) TYPE READSLICE PAR 0-232 XREFS 74271 LOC {1 0.45070895246455245 1 0.48417462579126874 1 0.48417462579126874 1 0.694624840268758} PREDS {{258 0 0-275 {}}} SUCCS {{259 0 0-282 {}}} CYCLES {}}
set a(0-282) {NAME if:conc#10 TYPE CONCATENATE PAR 0-232 XREFS 74272 LOC {1 0.45070895246455245 1 0.48417462579126874 1 0.48417462579126874 1 0.694624840268758} PREDS {{258 0 0-280 {}} {259 0 0-281 {}}} SUCCS {{259 0 0-283 {}}} CYCLES {}}
set a(0-283) {LIBRARY mgc_Altera-Cyclone-III-6_beh_psr MODULE mgc_add(5,0,5,1,6) AREA_SCORE 6.00 QUANTITY 5 NAME if:acc#5 TYPE ACCU DELAY {0.78 ns} LIBRARY_DELAY {0.78 ns} PAR 0-232 XREFS 74273 LOC {1 0.45070895246455245 1 0.48417462579126874 1 0.48417462579126874 1 0.6295083720153896 1 0.8399585864928789} PREDS {{258 0 0-279 {}} {259 0 0-282 {}}} SUCCS {{259 0 0-284 {}}} CYCLES {}}
set a(0-284) {NAME if:slc#2 TYPE READSLICE PAR 0-232 XREFS 74274 LOC {1 0.596042820197859 1 0.6295084935245754 1 0.6295084935245754 1 0.8399587080020646} PREDS {{259 0 0-283 {}}} SUCCS {{258 0 0-287 {}}} CYCLES {}}
set a(0-285) {NAME if:slc(acc.imod)#2 TYPE READSLICE PAR 0-232 XREFS 74275 LOC {1 0.45070895246455245 1 0.48417462579126874 1 0.48417462579126874 1 0.8399587080020646} PREDS {{258 0 0-275 {}}} SUCCS {{259 0 0-286 {}}} CYCLES {}}
set a(0-286) {NAME if:conc#8 TYPE CONCATENATE PAR 0-232 XREFS 74276 LOC {1 0.45070895246455245 1 0.6295084935245754 1 0.6295084935245754 1 0.8399587080020646} PREDS {{259 0 0-285 {}}} SUCCS {{259 0 0-287 {}}} CYCLES {}}
set a(0-287) {LIBRARY mgc_Altera-Cyclone-III-6_beh_psr MODULE mgc_add(4,0,4,0,5) AREA_SCORE 5.29 QUANTITY 2 NAME if:acc#1 TYPE ACCU DELAY {0.85 ns} LIBRARY_DELAY {0.85 ns} PAR 0-232 XREFS 74277 LOC {1 0.596042820197859 1 0.6295084935245754 1 0.6295084935245754 1 0.7895495460593742 1 0.9999997605368635} PREDS {{258 0 0-284 {}} {259 0 0-286 {}}} SUCCS {{259 0 0-288 {}} {258 0 0-291 {}}} CYCLES {}}
set a(0-288) {NAME slc(exs.imod) TYPE READSLICE PAR 0-232 XREFS 74278 LOC {1 0.7560840371957982 1 0.7895497105225144 1 0.7895497105225144 2 0.07538174623091269} PREDS {{259 0 0-287 {}}} SUCCS {{259 0 0-289 {}}} CYCLES {}}
set a(0-289) {NAME if:not TYPE NOT PAR 0-232 XREFS 74279 LOC {1 0.7560840371957982 1 0.7895497105225144 1 0.7895497105225144 2 0.07538174623091269} PREDS {{259 0 0-288 {}}} SUCCS {{259 0 0-290 {}}} CYCLES {}}
set a(0-290) {NAME if:xor TYPE XOR PAR 0-232 XREFS 74280 LOC {1 0.7560840371957982 1 0.7895497105225144 1 0.7895497105225144 2 0.07538174623091269} PREDS {{259 0 0-289 {}}} SUCCS {{259 0 0-291 {}}} CYCLES {}}
set a(0-291) {LIBRARY mgc_Altera-Cyclone-III-6_beh_psr MODULE mgc_add(4,0,2,1,4) AREA_SCORE 5.00 QUANTITY 3 NAME if:acc TYPE ACCU DELAY {0.86 ns} LIBRARY_DELAY {0.86 ns} PAR 0-232 XREFS 74281 LOC {1 0.7560840371957982 1 0.7895497105225144 1 0.7895497105225144 1 0.9507794220478505 2 0.2366114577562487} PREDS {{258 0 0-287 {}} {259 0 0-290 {}}} SUCCS {{259 0 0-292 {}} {258 0 0-293 {}} {258 0 0-294 {}} {258 0 0-295 {}}} CYCLES {}}
set a(0-292) {NAME slc(if:acc.svs) TYPE READSLICE PAR 0-232 XREFS 74282 LOC {1 0.9173139291343035 1 0.9507796024610199 1 0.9507796024610199 2 0.2366116381694181} PREDS {{259 0 0-291 {}}} SUCCS {{258 0 0-296 {}}} CYCLES {}}
set a(0-293) {NAME slc(if:acc.svs)#1 TYPE READSLICE PAR 0-232 XREFS 74283 LOC {1 0.9173139291343035 1 0.9507796024610199 1 0.9507796024610199 2 0.2366116381694181} PREDS {{258 0 0-291 {}}} SUCCS {{258 0 0-296 {}}} CYCLES {}}
set a(0-294) {NAME slc(if:acc.svs)#2 TYPE READSLICE PAR 0-232 XREFS 74284 LOC {1 0.9173139291343035 1 0.9507796024610199 1 0.9507796024610199 2 0.2366116381694181} PREDS {{258 0 0-291 {}}} SUCCS {{258 0 0-296 {}}} CYCLES {}}
set a(0-295) {NAME slc(if:acc.svs)#3 TYPE READSLICE PAR 0-232 XREFS 74285 LOC {1 0.9173139291343035 1 0.9507796024610199 1 0.9507796024610199 2 0.2366116381694181} PREDS {{258 0 0-291 {}}} SUCCS {{259 0 0-296 {}}} CYCLES {}}
set a(0-296) {NAME or TYPE OR PAR 0-232 XREFS 74286 LOC {1 0.9173139291343035 1 0.9507796024610199 1 0.9507796024610199 2 0.2366116381694181} PREDS {{258 0 0-294 {}} {258 0 0-293 {}} {258 0 0-292 {}} {259 0 0-295 {}}} SUCCS {{258 0 0-298 {}} {258 0 0-301 {}}} CYCLES {}}
set a(0-297) {NAME asn#198 TYPE ASSIGN PAR 0-232 XREFS 74287 LOC {1 0.23041168847941557 1 0.9507796024610199 1 0.9507796024610199 2 0.2366116381694181} PREDS {{262 0 0-558 {}}} SUCCS {{258 0 0-299 {}} {256 0 0-558 {}}} CYCLES {}}
set a(0-298) {NAME exs TYPE SIGNEXTEND PAR 0-232 XREFS 74288 LOC {1 0.9173139291343035 1 0.9507796024610199 1 0.9507796024610199 2 0.2366116381694181} PREDS {{258 0 0-296 {}}} SUCCS {{259 0 0-299 {}}} CYCLES {}}
set a(0-299) {LIBRARY mgc_Altera-Cyclone-III-6_beh_psr MODULE mgc_and(4,2) AREA_SCORE 2.92 QUANTITY 2 NAME and TYPE AND DELAY {0.26 ns} LIBRARY_DELAY {0.26 ns} PAR 0-232 XREFS 74289 LOC {1 0.9173139291343035 1 0.9507796024610199 1 0.9507796024610199 1 0.9999997937915721 2 0.28583182949997027} PREDS {{258 0 0-297 {}} {259 0 0-298 {}}} SUCCS {{258 0 0-380 {}} {258 0 0-381 {}}} CYCLES {}}
set a(0-300) {NAME asn#199 TYPE ASSIGN PAR 0-232 XREFS 74290 LOC {1 0.23041168847941557 1 0.9507796024610199 1 0.9507796024610199 2 0.2366116381694181} PREDS {{262 0 0-559 {}}} SUCCS {{258 0 0-302 {}} {256 0 0-559 {}}} CYCLES {}}
set a(0-301) {NAME exs#6 TYPE SIGNEXTEND PAR 0-232 XREFS 74291 LOC {1 0.9173139291343035 1 0.9507796024610199 1 0.9507796024610199 2 0.2366116381694181} PREDS {{258 0 0-296 {}}} SUCCS {{259 0 0-302 {}}} CYCLES {}}
set a(0-302) {LIBRARY mgc_Altera-Cyclone-III-6_beh_psr MODULE mgc_and(4,2) AREA_SCORE 2.92 QUANTITY 2 NAME and#1 TYPE AND DELAY {0.26 ns} LIBRARY_DELAY {0.26 ns} PAR 0-232 XREFS 74292 LOC {1 0.9173139291343035 1 0.9507796024610199 1 0.9507796024610199 1 0.9999997937915721 2 0.28583182949997027} PREDS {{258 0 0-300 {}} {259 0 0-301 {}}} SUCCS {{258 0 0-406 {}} {258 0 0-407 {}}} CYCLES {}}
set a(0-303) {NAME if#1:asn TYPE {I/O_READ SIGNAL} PAR 0-232 XREFS 74293 LOC {1 0.0 1 0.9507796024610199 1 0.9507796024610199 2 0.6123571943821403} PREDS {} SUCCS {{259 0 0-304 {}}} CYCLES {}}
set a(0-304) {NAME if#1:slc(vga_xy#1) TYPE READSLICE PAR 0-232 XREFS 74294 LOC {1 0.0 1 0.9507796024610199 1 0.9507796024610199 2 0.6123571943821403} PREDS {{259 0 0-303 {}}} SUCCS {{259 0 0-305 {}}} CYCLES {}}
set a(0-305) {NAME asel TYPE SELECT PAR 0-232 XREFS 74295 LOC {1 0.0 1 0.9507796024610199 1 0.9507796024610199 2 0.6123571943821403} PREDS {{259 0 0-304 {}}} SUCCS {{146 0 0-306 {}} {146 0 0-307 {}} {146 0 0-308 {}} {146 0 0-309 {}} {146 0 0-310 {}} {146 0 0-311 {}} {146 0 0-312 {}} {146 0 0-313 {}} {146 0 0-314 {}} {146 0 0-315 {}} {146 0 0-316 {}} {146 0 0-317 {}} {146 0 0-318 {}} {146 0 0-319 {}} {146 0 0-320 {}} {146 0 0-321 {}} {146 0 0-322 {}} {146 0 0-323 {}} {146 0 0-324 {}} {146 0 0-325 {}} {146 0 0-326 {}}} CYCLES {}}
set a(0-306) {NAME if#1:asn#1 TYPE {I/O_READ SIGNAL} PAR 0-232 XREFS 74296 LOC {1 0.0 1 0.9507796024610199 1 0.9507796024610199 2 0.6123571943821403} PREDS {{146 0 0-305 {}}} SUCCS {{259 0 0-307 {}}} CYCLES {}}
set a(0-307) {NAME if#1:slc(vga_xy#1)#10 TYPE READSLICE PAR 0-232 XREFS 74297 LOC {1 0.0 1 0.9507796024610199 1 0.9507796024610199 2 0.6123571943821403} PREDS {{146 0 0-305 {}} {259 0 0-306 {}}} SUCCS {{258 0 0-326 {}}} CYCLES {}}
set a(0-308) {NAME if#1:asn#2 TYPE {I/O_READ SIGNAL} PAR 0-232 XREFS 74298 LOC {1 0.0 1 0.9507796024610199 1 0.9507796024610199 2 0.6123571943821403} PREDS {{146 0 0-305 {}}} SUCCS {{259 0 0-309 {}}} CYCLES {}}
set a(0-309) {NAME if#1:slc(vga_xy#1)#11 TYPE READSLICE PAR 0-232 XREFS 74299 LOC {1 0.0 1 0.9507796024610199 1 0.9507796024610199 2 0.6123571943821403} PREDS {{146 0 0-305 {}} {259 0 0-308 {}}} SUCCS {{258 0 0-326 {}}} CYCLES {}}
set a(0-310) {NAME if#1:asn#3 TYPE {I/O_READ SIGNAL} PAR 0-232 XREFS 74300 LOC {1 0.0 1 0.9507796024610199 1 0.9507796024610199 2 0.6123571943821403} PREDS {{146 0 0-305 {}}} SUCCS {{259 0 0-311 {}}} CYCLES {}}
set a(0-311) {NAME if#1:slc(vga_xy#1)#12 TYPE READSLICE PAR 0-232 XREFS 74301 LOC {1 0.0 1 0.9507796024610199 1 0.9507796024610199 2 0.6123571943821403} PREDS {{146 0 0-305 {}} {259 0 0-310 {}}} SUCCS {{258 0 0-326 {}}} CYCLES {}}
set a(0-312) {NAME if#1:asn#4 TYPE {I/O_READ SIGNAL} PAR 0-232 XREFS 74302 LOC {1 0.0 1 0.9507796024610199 1 0.9507796024610199 2 0.6123571943821403} PREDS {{146 0 0-305 {}}} SUCCS {{259 0 0-313 {}}} CYCLES {}}
set a(0-313) {NAME if#1:slc(vga_xy#1)#13 TYPE READSLICE PAR 0-232 XREFS 74303 LOC {1 0.0 1 0.9507796024610199 1 0.9507796024610199 2 0.6123571943821403} PREDS {{146 0 0-305 {}} {259 0 0-312 {}}} SUCCS {{258 0 0-326 {}}} CYCLES {}}
set a(0-314) {NAME if#1:asn#5 TYPE {I/O_READ SIGNAL} PAR 0-232 XREFS 74304 LOC {1 0.0 1 0.9507796024610199 1 0.9507796024610199 2 0.6123571943821403} PREDS {{146 0 0-305 {}}} SUCCS {{259 0 0-315 {}}} CYCLES {}}
set a(0-315) {NAME if#1:slc(vga_xy#1)#14 TYPE READSLICE PAR 0-232 XREFS 74305 LOC {1 0.0 1 0.9507796024610199 1 0.9507796024610199 2 0.6123571943821403} PREDS {{146 0 0-305 {}} {259 0 0-314 {}}} SUCCS {{258 0 0-326 {}}} CYCLES {}}
set a(0-316) {NAME if#1:asn#6 TYPE {I/O_READ SIGNAL} PAR 0-232 XREFS 74306 LOC {1 0.0 1 0.9507796024610199 1 0.9507796024610199 2 0.6123571943821403} PREDS {{146 0 0-305 {}}} SUCCS {{259 0 0-317 {}}} CYCLES {}}
set a(0-317) {NAME if#1:slc(vga_xy#1)#15 TYPE READSLICE PAR 0-232 XREFS 74307 LOC {1 0.0 1 0.9507796024610199 1 0.9507796024610199 2 0.6123571943821403} PREDS {{146 0 0-305 {}} {259 0 0-316 {}}} SUCCS {{258 0 0-326 {}}} CYCLES {}}
set a(0-318) {NAME if#1:asn#7 TYPE {I/O_READ SIGNAL} PAR 0-232 XREFS 74308 LOC {1 0.0 1 0.9507796024610199 1 0.9507796024610199 2 0.6123571943821403} PREDS {{146 0 0-305 {}}} SUCCS {{259 0 0-319 {}}} CYCLES {}}
set a(0-319) {NAME if#1:slc(vga_xy#1)#16 TYPE READSLICE PAR 0-232 XREFS 74309 LOC {1 0.0 1 0.9507796024610199 1 0.9507796024610199 2 0.6123571943821403} PREDS {{146 0 0-305 {}} {259 0 0-318 {}}} SUCCS {{258 0 0-326 {}}} CYCLES {}}
set a(0-320) {NAME if#1:asn#8 TYPE {I/O_READ SIGNAL} PAR 0-232 XREFS 74310 LOC {1 0.0 1 0.9507796024610199 1 0.9507796024610199 2 0.6123571943821403} PREDS {{146 0 0-305 {}}} SUCCS {{259 0 0-321 {}}} CYCLES {}}
set a(0-321) {NAME if#1:slc(vga_xy#1)#17 TYPE READSLICE PAR 0-232 XREFS 74311 LOC {1 0.0 1 0.9507796024610199 1 0.9507796024610199 2 0.6123571943821403} PREDS {{146 0 0-305 {}} {259 0 0-320 {}}} SUCCS {{258 0 0-326 {}}} CYCLES {}}
set a(0-322) {NAME if#1:asn#9 TYPE {I/O_READ SIGNAL} PAR 0-232 XREFS 74312 LOC {1 0.0 1 0.9507796024610199 1 0.9507796024610199 2 0.6123571943821403} PREDS {{146 0 0-305 {}}} SUCCS {{259 0 0-323 {}}} CYCLES {}}
set a(0-323) {NAME if#1:slc(vga_xy#1)#18 TYPE READSLICE PAR 0-232 XREFS 74313 LOC {1 0.0 1 0.9507796024610199 1 0.9507796024610199 2 0.6123571943821403} PREDS {{146 0 0-305 {}} {259 0 0-322 {}}} SUCCS {{258 0 0-326 {}}} CYCLES {}}
set a(0-324) {NAME if#1:asn#10 TYPE {I/O_READ SIGNAL} PAR 0-232 XREFS 74314 LOC {1 0.0 1 0.9507796024610199 1 0.9507796024610199 2 0.6123571943821403} PREDS {{146 0 0-305 {}}} SUCCS {{259 0 0-325 {}}} CYCLES {}}
set a(0-325) {NAME if#1:slc(vga_xy#1)#19 TYPE READSLICE PAR 0-232 XREFS 74315 LOC {1 0.0 1 0.9507796024610199 1 0.9507796024610199 2 0.6123571943821403} PREDS {{146 0 0-305 {}} {259 0 0-324 {}}} SUCCS {{259 0 0-326 {}}} CYCLES {}}
set a(0-326) {NAME aif:nor TYPE NOR PAR 0-232 XREFS 74316 LOC {1 0.0 1 0.9507796024610199 1 0.9507796024610199 2 0.6123571943821403} PREDS {{146 0 0-305 {}} {258 0 0-323 {}} {258 0 0-321 {}} {258 0 0-319 {}} {258 0 0-317 {}} {258 0 0-315 {}} {258 0 0-313 {}} {258 0 0-311 {}} {258 0 0-309 {}} {258 0 0-307 {}} {259 0 0-325 {}}} SUCCS {{258 0 0-348 {}}} CYCLES {}}
set a(0-327) {NAME if#1:asn#11 TYPE {I/O_READ SIGNAL} PAR 0-232 XREFS 74317 LOC {1 0.0 1 0.9507796024610199 1 0.9507796024610199 2 0.6123571943821403} PREDS {} SUCCS {{259 0 0-328 {}}} CYCLES {}}
set a(0-328) {NAME if#1:slc(vga_xy#1)#20 TYPE READSLICE PAR 0-232 XREFS 74318 LOC {1 0.0 1 0.9507796024610199 1 0.9507796024610199 2 0.6123571943821403} PREDS {{259 0 0-327 {}}} SUCCS {{258 0 0-347 {}}} CYCLES {}}
set a(0-329) {NAME if#1:asn#12 TYPE {I/O_READ SIGNAL} PAR 0-232 XREFS 74319 LOC {1 0.0 1 0.9507796024610199 1 0.9507796024610199 2 0.6123571943821403} PREDS {} SUCCS {{259 0 0-330 {}}} CYCLES {}}
set a(0-330) {NAME if#1:slc(vga_xy#1)#21 TYPE READSLICE PAR 0-232 XREFS 74320 LOC {1 0.0 1 0.9507796024610199 1 0.9507796024610199 2 0.6123571943821403} PREDS {{259 0 0-329 {}}} SUCCS {{258 0 0-347 {}}} CYCLES {}}
set a(0-331) {NAME if#1:asn#13 TYPE {I/O_READ SIGNAL} PAR 0-232 XREFS 74321 LOC {1 0.0 1 0.9507796024610199 1 0.9507796024610199 2 0.6123571943821403} PREDS {} SUCCS {{259 0 0-332 {}}} CYCLES {}}
set a(0-332) {NAME if#1:slc(vga_xy#1)#22 TYPE READSLICE PAR 0-232 XREFS 74322 LOC {1 0.0 1 0.9507796024610199 1 0.9507796024610199 2 0.6123571943821403} PREDS {{259 0 0-331 {}}} SUCCS {{258 0 0-347 {}}} CYCLES {}}
set a(0-333) {NAME if#1:asn#14 TYPE {I/O_READ SIGNAL} PAR 0-232 XREFS 74323 LOC {1 0.0 1 0.9507796024610199 1 0.9507796024610199 2 0.6123571943821403} PREDS {} SUCCS {{259 0 0-334 {}}} CYCLES {}}
set a(0-334) {NAME if#1:slc(vga_xy#1)#23 TYPE READSLICE PAR 0-232 XREFS 74324 LOC {1 0.0 1 0.9507796024610199 1 0.9507796024610199 2 0.6123571943821403} PREDS {{259 0 0-333 {}}} SUCCS {{258 0 0-347 {}}} CYCLES {}}
set a(0-335) {NAME if#1:asn#15 TYPE {I/O_READ SIGNAL} PAR 0-232 XREFS 74325 LOC {1 0.0 1 0.9507796024610199 1 0.9507796024610199 2 0.6123571943821403} PREDS {} SUCCS {{259 0 0-336 {}}} CYCLES {}}
set a(0-336) {NAME if#1:slc(vga_xy#1)#24 TYPE READSLICE PAR 0-232 XREFS 74326 LOC {1 0.0 1 0.9507796024610199 1 0.9507796024610199 2 0.6123571943821403} PREDS {{259 0 0-335 {}}} SUCCS {{258 0 0-347 {}}} CYCLES {}}
set a(0-337) {NAME if#1:asn#16 TYPE {I/O_READ SIGNAL} PAR 0-232 XREFS 74327 LOC {1 0.0 1 0.9507796024610199 1 0.9507796024610199 2 0.6123571943821403} PREDS {} SUCCS {{259 0 0-338 {}}} CYCLES {}}
set a(0-338) {NAME if#1:slc(vga_xy#1)#25 TYPE READSLICE PAR 0-232 XREFS 74328 LOC {1 0.0 1 0.9507796024610199 1 0.9507796024610199 2 0.6123571943821403} PREDS {{259 0 0-337 {}}} SUCCS {{258 0 0-347 {}}} CYCLES {}}
set a(0-339) {NAME if#1:asn#17 TYPE {I/O_READ SIGNAL} PAR 0-232 XREFS 74329 LOC {1 0.0 1 0.9507796024610199 1 0.9507796024610199 2 0.6123571943821403} PREDS {} SUCCS {{259 0 0-340 {}}} CYCLES {}}
set a(0-340) {NAME if#1:slc(vga_xy#1)#26 TYPE READSLICE PAR 0-232 XREFS 74330 LOC {1 0.0 1 0.9507796024610199 1 0.9507796024610199 2 0.6123571943821403} PREDS {{259 0 0-339 {}}} SUCCS {{258 0 0-347 {}}} CYCLES {}}
set a(0-341) {NAME if#1:asn#18 TYPE {I/O_READ SIGNAL} PAR 0-232 XREFS 74331 LOC {1 0.0 1 0.9507796024610199 1 0.9507796024610199 2 0.6123571943821403} PREDS {} SUCCS {{259 0 0-342 {}}} CYCLES {}}
set a(0-342) {NAME if#1:slc(vga_xy#1)#27 TYPE READSLICE PAR 0-232 XREFS 74332 LOC {1 0.0 1 0.9507796024610199 1 0.9507796024610199 2 0.6123571943821403} PREDS {{259 0 0-341 {}}} SUCCS {{258 0 0-347 {}}} CYCLES {}}
set a(0-343) {NAME if#1:asn#19 TYPE {I/O_READ SIGNAL} PAR 0-232 XREFS 74333 LOC {1 0.0 1 0.9507796024610199 1 0.9507796024610199 2 0.6123571943821403} PREDS {} SUCCS {{259 0 0-344 {}}} CYCLES {}}
set a(0-344) {NAME if#1:slc(vga_xy#1)#28 TYPE READSLICE PAR 0-232 XREFS 74334 LOC {1 0.0 1 0.9507796024610199 1 0.9507796024610199 2 0.6123571943821403} PREDS {{259 0 0-343 {}}} SUCCS {{258 0 0-347 {}}} CYCLES {}}
set a(0-345) {NAME if#1:asn#20 TYPE {I/O_READ SIGNAL} PAR 0-232 XREFS 74335 LOC {1 0.0 1 0.9507796024610199 1 0.9507796024610199 2 0.6123571943821403} PREDS {} SUCCS {{259 0 0-346 {}}} CYCLES {}}
set a(0-346) {NAME if#1:slc(vga_xy#1)#29 TYPE READSLICE PAR 0-232 XREFS 74336 LOC {1 0.0 1 0.9507796024610199 1 0.9507796024610199 2 0.6123571943821403} PREDS {{259 0 0-345 {}}} SUCCS {{259 0 0-347 {}}} CYCLES {}}
set a(0-347) {NAME if#1:nor TYPE NOR PAR 0-232 XREFS 74337 LOC {1 0.0 1 0.9507796024610199 1 0.9507796024610199 2 0.6123571943821403} PREDS {{258 0 0-344 {}} {258 0 0-342 {}} {258 0 0-340 {}} {258 0 0-338 {}} {258 0 0-336 {}} {258 0 0-334 {}} {258 0 0-332 {}} {258 0 0-330 {}} {258 0 0-328 {}} {259 0 0-346 {}}} SUCCS {{259 0 0-348 {}}} CYCLES {}}
set a(0-348) {NAME if#1:and TYPE AND PAR 0-232 XREFS 74338 LOC {1 0.0 1 0.9507796024610199 1 0.9507796024610199 2 0.6123571943821403} PREDS {{258 0 0-326 {}} {258 0 0-246 {}} {259 0 0-347 {}}} SUCCS {{258 0 0-350 {}} {258 0 0-354 {}} {258 0 0-358 {}} {258 0 0-362 {}}} CYCLES {}}
set a(0-349) {NAME asn#200 TYPE ASSIGN PAR 0-232 XREFS 74339 LOC {1 0.4449273527536324 1 0.9507796024610199 1 0.9507796024610199 2 0.6123571943821403} PREDS {{262 0 0-560 {}}} SUCCS {{258 0 0-352 {}} {256 0 0-560 {}}} CYCLES {}}
set a(0-350) {NAME not#22 TYPE NOT PAR 0-232 XREFS 74340 LOC {1 0.0 1 0.9507796024610199 1 0.9507796024610199 2 0.6123571943821403} PREDS {{258 0 0-348 {}}} SUCCS {{259 0 0-351 {}}} CYCLES {}}
set a(0-351) {NAME exs#7 TYPE SIGNEXTEND PAR 0-232 XREFS 74341 LOC {1 0.0 1 0.9507796024610199 1 0.9507796024610199 2 0.6123571943821403} PREDS {{259 0 0-350 {}}} SUCCS {{259 0 0-352 {}}} CYCLES {}}
set a(0-352) {LIBRARY mgc_Altera-Cyclone-III-6_beh_psr MODULE mgc_and(10,2) AREA_SCORE 7.30 QUANTITY 4 NAME and#2 TYPE AND DELAY {0.26 ns} LIBRARY_DELAY {0.26 ns} PAR 0-232 XREFS 74342 LOC {1 0.4449273527536324 1 0.9507796024610199 1 0.9507796024610199 1 0.9999997937915721 2 0.6615773857126925} PREDS {{258 0 0-349 {}} {259 0 0-351 {}}} SUCCS {{258 0 0-423 {}} {258 0 0-424 {}} {258 0 0-425 {}} {258 0 0-426 {}} {258 0 0-427 {}} {258 0 0-428 {}} {258 0 0-429 {}} {258 0 0-430 {}} {258 0 0-431 {}} {258 0 0-432 {}} {258 0 0-440 {}}} CYCLES {}}
set a(0-353) {NAME asn#201 TYPE ASSIGN PAR 0-232 XREFS 74343 LOC {1 0.4449273527536324 1 0.9507796024610199 1 0.9507796024610199 2 0.6123571943821403} PREDS {{262 0 0-561 {}}} SUCCS {{258 0 0-356 {}} {256 0 0-561 {}}} CYCLES {}}
set a(0-354) {NAME not#23 TYPE NOT PAR 0-232 XREFS 74344 LOC {1 0.0 1 0.9507796024610199 1 0.9507796024610199 2 0.6123571943821403} PREDS {{258 0 0-348 {}}} SUCCS {{259 0 0-355 {}}} CYCLES {}}
set a(0-355) {NAME exs#8 TYPE SIGNEXTEND PAR 0-232 XREFS 74345 LOC {1 0.0 1 0.9507796024610199 1 0.9507796024610199 2 0.6123571943821403} PREDS {{259 0 0-354 {}}} SUCCS {{259 0 0-356 {}}} CYCLES {}}
set a(0-356) {LIBRARY mgc_Altera-Cyclone-III-6_beh_psr MODULE mgc_and(10,2) AREA_SCORE 7.30 QUANTITY 4 NAME and#3 TYPE AND DELAY {0.26 ns} LIBRARY_DELAY {0.26 ns} PAR 0-232 XREFS 74346 LOC {1 0.4449273527536324 1 0.9507796024610199 1 0.9507796024610199 1 0.9999997937915721 2 0.6615773857126925} PREDS {{258 0 0-353 {}} {259 0 0-355 {}}} SUCCS {{258 0 0-413 {}} {258 0 0-414 {}} {258 0 0-415 {}} {258 0 0-416 {}} {258 0 0-417 {}} {258 0 0-418 {}} {258 0 0-419 {}} {258 0 0-420 {}} {258 0 0-421 {}} {258 0 0-422 {}} {258 0 0-442 {}}} CYCLES {}}
set a(0-357) {NAME asn#202 TYPE ASSIGN PAR 0-232 XREFS 74347 LOC {1 0.4449273527536324 1 0.9507796024610199 1 0.9507796024610199 2 0.6123571943821403} PREDS {{262 0 0-562 {}}} SUCCS {{258 0 0-360 {}} {256 0 0-562 {}}} CYCLES {}}
set a(0-358) {NAME not#24 TYPE NOT PAR 0-232 XREFS 74348 LOC {1 0.0 1 0.9507796024610199 1 0.9507796024610199 2 0.6123571943821403} PREDS {{258 0 0-348 {}}} SUCCS {{259 0 0-359 {}}} CYCLES {}}
set a(0-359) {NAME exs#9 TYPE SIGNEXTEND PAR 0-232 XREFS 74349 LOC {1 0.0 1 0.9507796024610199 1 0.9507796024610199 2 0.6123571943821403} PREDS {{259 0 0-358 {}}} SUCCS {{259 0 0-360 {}}} CYCLES {}}
set a(0-360) {LIBRARY mgc_Altera-Cyclone-III-6_beh_psr MODULE mgc_and(10,2) AREA_SCORE 7.30 QUANTITY 4 NAME and#4 TYPE AND DELAY {0.26 ns} LIBRARY_DELAY {0.26 ns} PAR 0-232 XREFS 74350 LOC {1 0.4449273527536324 1 0.9507796024610199 1 0.9507796024610199 1 0.9999997937915721 2 0.6615773857126925} PREDS {{258 0 0-357 {}} {259 0 0-359 {}}} SUCCS {{258 0 0-458 {}} {258 0 0-459 {}} {258 0 0-460 {}} {258 0 0-461 {}} {258 0 0-462 {}} {258 0 0-463 {}} {258 0 0-464 {}} {258 0 0-465 {}} {258 0 0-466 {}} {258 0 0-467 {}} {258 0 0-475 {}}} CYCLES {}}
set a(0-361) {NAME asn#203 TYPE ASSIGN PAR 0-232 XREFS 74351 LOC {1 0.4449273527536324 1 0.9507796024610199 1 0.9507796024610199 2 0.6123571943821403} PREDS {{262 0 0-563 {}}} SUCCS {{258 0 0-364 {}} {256 0 0-563 {}}} CYCLES {}}
set a(0-362) {NAME not TYPE NOT PAR 0-232 XREFS 74352 LOC {1 0.0 1 0.9507796024610199 1 0.9507796024610199 2 0.6123571943821403} PREDS {{258 0 0-348 {}}} SUCCS {{259 0 0-363 {}}} CYCLES {}}
set a(0-363) {NAME exs#10 TYPE SIGNEXTEND PAR 0-232 XREFS 74353 LOC {1 0.0 1 0.9507796024610199 1 0.9507796024610199 2 0.6123571943821403} PREDS {{259 0 0-362 {}}} SUCCS {{259 0 0-364 {}}} CYCLES {}}
set a(0-364) {LIBRARY mgc_Altera-Cyclone-III-6_beh_psr MODULE mgc_and(10,2) AREA_SCORE 7.30 QUANTITY 4 NAME and#5 TYPE AND DELAY {0.26 ns} LIBRARY_DELAY {0.26 ns} PAR 0-232 XREFS 74354 LOC {1 0.4449273527536324 1 0.9507796024610199 1 0.9507796024610199 1 0.9999997937915721 2 0.6615773857126925} PREDS {{258 0 0-361 {}} {259 0 0-363 {}}} SUCCS {{258 0 0-448 {}} {258 0 0-449 {}} {258 0 0-450 {}} {258 0 0-451 {}} {258 0 0-452 {}} {258 0 0-453 {}} {258 0 0-454 {}} {258 0 0-455 {}} {258 0 0-456 {}} {258 0 0-457 {}} {258 0 0-477 {}}} CYCLES {}}
set a(0-365) {NAME asn#204 TYPE {I/O_READ SIGNAL} PAR 0-232 XREFS 74355 LOC {1 0.0 1 0.5634973968251302 1 0.5634973968251302 1 0.7950479602476019} PREDS {} SUCCS {{259 0 0-366 {}}} CYCLES {}}
set a(0-366) {NAME slc(vin)#3 TYPE READSLICE PAR 0-232 XREFS 74356 LOC {1 0.0 1 0.5634973968251302 1 0.5634973968251302 1 0.7950479602476019} PREDS {{259 0 0-365 {}}} SUCCS {{259 0 0-367 {}}} CYCLES {}}
set a(0-367) {LIBRARY mgc_Altera-Cyclone-III-6_beh_psr MODULE mgc_add(7,0,6,0,7) AREA_SCORE 8.27 QUANTITY 2 NAME if#2:acc#2 TYPE ACCU DELAY {1.09 ns} LIBRARY_DELAY {1.09 ns} PAR 0-232 XREFS 74357 LOC {1 0.0 1 0.5634973968251302 1 0.5634973968251302 1 0.7684492487470844 1 0.9999998121695561} PREDS {{259 0 0-366 {}}} SUCCS {{259 0 0-368 {}}} CYCLES {}}
set a(0-368) {NAME slc TYPE READSLICE PAR 0-232 XREFS 74358 LOC {1 0.20495196475240177 1 0.768449361577532 1 0.768449361577532 2 0.05428139728593014} PREDS {{259 0 0-367 {}}} SUCCS {{259 0 0-369 {}} {258 0 0-377 {}}} CYCLES {}}
set a(0-369) {NAME asel#3 TYPE SELECT PAR 0-232 XREFS 74359 LOC {1 0.20495196475240177 1 0.768449361577532 1 0.768449361577532 2 0.05428139728593014} PREDS {{259 0 0-368 {}}} SUCCS {{146 0 0-370 {}} {146 0 0-371 {}} {146 0 0-372 {}} {146 0 0-373 {}} {146 0 0-374 {}} {146 0 0-375 {}} {146 0 0-376 {}}} CYCLES {}}
set a(0-370) {NAME asn#205 TYPE {I/O_READ SIGNAL} PAR 0-232 XREFS 74360 LOC {1 0.20495196475240177 1 0.768449361577532 1 0.768449361577532 2 0.05428139728593014} PREDS {{146 0 0-369 {}}} SUCCS {{259 0 0-371 {}}} CYCLES {}}
set a(0-371) {NAME slc(vin)#4 TYPE READSLICE PAR 0-232 XREFS 74361 LOC {1 0.20495196475240177 1 0.768449361577532 1 0.768449361577532 2 0.05428139728593014} PREDS {{146 0 0-369 {}} {259 0 0-370 {}}} SUCCS {{259 0 0-372 {}}} CYCLES {}}
set a(0-372) {NAME aif#3:aif:not#1 TYPE NOT PAR 0-232 XREFS 74362 LOC {1 0.20495196475240177 1 0.768449361577532 1 0.768449361577532 2 0.05428139728593014} PREDS {{146 0 0-369 {}} {259 0 0-371 {}}} SUCCS {{259 0 0-373 {}}} CYCLES {}}
set a(0-373) {NAME aif#3:aif:conc TYPE CONCATENATE PAR 0-232 XREFS 74363 LOC {1 0.20495196475240177 1 0.768449361577532 1 0.768449361577532 2 0.05428139728593014} PREDS {{146 0 0-369 {}} {259 0 0-372 {}}} SUCCS {{259 0 0-374 {}}} CYCLES {}}
set a(0-374) {LIBRARY mgc_Altera-Cyclone-III-6_beh_psr MODULE mgc_add(9,0,8,1,9) AREA_SCORE 10.00 QUANTITY 3 NAME aif#3:aif:acc TYPE ACCU DELAY {1.23 ns} LIBRARY_DELAY {1.23 ns} PAR 0-232 XREFS 74364 LOC {1 0.20495196475240177 1 0.768449361577532 1 0.768449361577532 1 0.9999997955950702 2 0.2858318313034684} PREDS {{146 0 0-369 {}} {259 0 0-373 {}}} SUCCS {{259 0 0-375 {}}} CYCLES {}}
set a(0-375) {NAME aif#3:aif:slc TYPE READSLICE PAR 0-232 XREFS 74365 LOC {1 0.43650252817487356 1 0.9999999250000037 1 0.9999999250000037 2 0.285831960708402} PREDS {{146 0 0-369 {}} {259 0 0-374 {}}} SUCCS {{259 0 0-376 {}}} CYCLES {}}
set a(0-376) {NAME if#2:not#1 TYPE NOT PAR 0-232 XREFS 74366 LOC {1 0.43650252817487356 1 0.9999999250000037 1 0.9999999250000037 2 0.285831960708402} PREDS {{146 0 0-369 {}} {259 0 0-375 {}}} SUCCS {{258 0 0-378 {}}} CYCLES {}}
set a(0-377) {NAME if#2:not TYPE NOT PAR 0-232 XREFS 74367 LOC {1 0.20495196475240177 1 0.9999999250000037 1 0.9999999250000037 2 0.285831960708402} PREDS {{258 0 0-368 {}}} SUCCS {{259 0 0-378 {}}} CYCLES {}}
set a(0-378) {NAME if#2:and TYPE AND PAR 0-232 XREFS 74368 LOC {1 0.43650252817487356 1 0.9999999250000037 1 0.9999999250000037 2 0.285831960708402} PREDS {{258 0 0-376 {}} {258 0 0-245 {}} {259 0 0-377 {}}} SUCCS {{259 0 0-379 {}} {258 0 0-381 {}}} CYCLES {}}
set a(0-379) {NAME asel#7 TYPE SELECT PAR 0-232 XREFS 74369 LOC {1 0.43650252817487356 1 0.9999999250000037 1 0.9999999250000037 2 0.285831960708402} PREDS {{259 0 0-378 {}}} SUCCS {{146 0 0-380 {}}} CYCLES {}}
set a(0-380) {LIBRARY mgc_Altera-Cyclone-III-6_beh_psr MODULE mgc_add(4,0,2,1,4) AREA_SCORE 5.00 QUANTITY 3 NAME if#2:acc TYPE ACCU DELAY {0.86 ns} LIBRARY_DELAY {0.86 ns} PAR 0-232 XREFS 74370 LOC {2 0.0 2 0.027898498605075067 2 0.027898498605075067 2 0.1891282101304111 2 0.44706167223373805} PREDS {{146 0 0-379 {}} {258 0 0-299 {}}} SUCCS {{259 0 0-381 {}}} CYCLES {}}
set a(0-381) {LIBRARY mgc_Altera-Cyclone-III-6_beh_psr MODULE mgc_mux(4,1,2) AREA_SCORE 3.68 QUANTITY 2 NAME if#2:mux#1 TYPE MUX DELAY {0.37 ns} LIBRARY_DELAY {0.37 ns} PAR 0-232 XREFS 74371 LOC {2 0.16122989193850543 2 0.18912839054358047 2 0.18912839054358047 2 0.2583100745844963 2 0.5162435366878232} PREDS {{258 0 0-378 {}} {258 0 0-299 {}} {258 0 0-244 {}} {259 0 0-380 {}}} SUCCS {{258 0 0-408 {}} {258 0 0-558 {}}} CYCLES {}}
set a(0-382) {NAME asn#206 TYPE {I/O_READ SIGNAL} PAR 0-232 XREFS 74372 LOC {1 0.0 1 0.33194683340265835 1 0.33194683340265835 1 0.53689879815506} PREDS {} SUCCS {{259 0 0-383 {}}} CYCLES {}}
set a(0-383) {NAME slc(vin) TYPE READSLICE PAR 0-232 XREFS 74373 LOC {1 0.0 1 0.33194683340265835 1 0.33194683340265835 1 0.53689879815506} PREDS {{259 0 0-382 {}}} SUCCS {{259 0 0-384 {}}} CYCLES {}}
set a(0-384) {NAME aif#11:not#1 TYPE NOT PAR 0-232 XREFS 74374 LOC {1 0.0 1 0.33194683340265835 1 0.33194683340265835 1 0.53689879815506} PREDS {{259 0 0-383 {}}} SUCCS {{259 0 0-385 {}}} CYCLES {}}
set a(0-385) {NAME aif#11:conc TYPE CONCATENATE PAR 0-232 XREFS 74375 LOC {1 0.0 1 0.33194683340265835 1 0.33194683340265835 1 0.53689879815506} PREDS {{259 0 0-384 {}}} SUCCS {{259 0 0-386 {}}} CYCLES {}}
set a(0-386) {LIBRARY mgc_Altera-Cyclone-III-6_beh_psr MODULE mgc_add(9,0,8,1,9) AREA_SCORE 10.00 QUANTITY 3 NAME aif#11:acc TYPE ACCU DELAY {1.23 ns} LIBRARY_DELAY {1.23 ns} PAR 0-232 XREFS 74376 LOC {1 0.0 1 0.33194683340265835 1 0.33194683340265835 1 0.5634972674201966 1 0.7684492321725983} PREDS {{259 0 0-385 {}}} SUCCS {{259 0 0-387 {}}} CYCLES {}}
set a(0-387) {NAME aif#11:slc TYPE READSLICE PAR 0-232 XREFS 74377 LOC {1 0.23155056342247185 1 0.5634973968251302 1 0.5634973968251302 1 0.768449361577532} PREDS {{259 0 0-386 {}}} SUCCS {{259 0 0-388 {}} {258 0 0-396 {}}} CYCLES {}}
set a(0-388) {NAME asel#13 TYPE SELECT PAR 0-232 XREFS 74378 LOC {1 0.23155056342247185 1 0.5634973968251302 1 0.5634973968251302 1 0.768449361577532} PREDS {{259 0 0-387 {}}} SUCCS {{146 0 0-389 {}} {146 0 0-390 {}} {146 0 0-391 {}} {146 0 0-392 {}} {146 0 0-393 {}} {146 0 0-394 {}} {146 0 0-395 {}}} CYCLES {}}
set a(0-389) {NAME asn#207 TYPE {I/O_READ SIGNAL} PAR 0-232 XREFS 74379 LOC {1 0.23155056342247185 1 0.5634973968251302 1 0.5634973968251302 1 0.768449361577532} PREDS {{146 0 0-388 {}}} SUCCS {{259 0 0-390 {}}} CYCLES {}}
set a(0-390) {NAME slc(vin)#1 TYPE READSLICE PAR 0-232 XREFS 74380 LOC {1 0.23155056342247185 1 0.5634973968251302 1 0.5634973968251302 1 0.768449361577532} PREDS {{146 0 0-388 {}} {259 0 0-389 {}}} SUCCS {{259 0 0-391 {}}} CYCLES {}}
set a(0-391) {NAME aif#13:aif:not#1 TYPE NOT PAR 0-232 XREFS 74381 LOC {1 0.23155056342247185 1 0.5634973968251302 1 0.5634973968251302 1 0.768449361577532} PREDS {{146 0 0-388 {}} {259 0 0-390 {}}} SUCCS {{259 0 0-392 {}}} CYCLES {}}
set a(0-392) {NAME aif#13:aif:conc TYPE CONCATENATE PAR 0-232 XREFS 74382 LOC {1 0.23155056342247185 1 0.5634973968251302 1 0.5634973968251302 1 0.768449361577532} PREDS {{146 0 0-388 {}} {259 0 0-391 {}}} SUCCS {{259 0 0-393 {}}} CYCLES {}}
set a(0-393) {LIBRARY mgc_Altera-Cyclone-III-6_beh_psr MODULE mgc_add(9,0,8,1,9) AREA_SCORE 10.00 QUANTITY 3 NAME aif#13:aif:acc TYPE ACCU DELAY {1.23 ns} LIBRARY_DELAY {1.23 ns} PAR 0-232 XREFS 74383 LOC {1 0.23155056342247185 1 0.5634973968251302 1 0.5634973968251302 1 0.7950478308426685 1 0.9999997955950702} PREDS {{146 0 0-388 {}} {259 0 0-392 {}}} SUCCS {{259 0 0-394 {}}} CYCLES {}}
set a(0-394) {NAME aif#13:aif:slc TYPE READSLICE PAR 0-232 XREFS 74384 LOC {1 0.4631011268449437 1 0.7950479602476019 1 0.7950479602476019 2 0.0808799959560002} PREDS {{146 0 0-388 {}} {259 0 0-393 {}}} SUCCS {{259 0 0-395 {}}} CYCLES {}}
set a(0-395) {NAME if#3:not#1 TYPE NOT PAR 0-232 XREFS 74385 LOC {1 0.4631011268449437 1 0.7950479602476019 1 0.7950479602476019 2 0.0808799959560002} PREDS {{146 0 0-388 {}} {259 0 0-394 {}}} SUCCS {{258 0 0-397 {}}} CYCLES {}}
set a(0-396) {NAME if#3:not TYPE NOT PAR 0-232 XREFS 74386 LOC {1 0.23155056342247185 1 0.7950479602476019 1 0.7950479602476019 2 0.0808799959560002} PREDS {{258 0 0-387 {}}} SUCCS {{259 0 0-397 {}}} CYCLES {}}
set a(0-397) {NAME if#3:and TYPE AND PAR 0-232 XREFS 74387 LOC {1 0.4631011268449437 1 0.7950479602476019 1 0.7950479602476019 2 0.0808799959560002} PREDS {{258 0 0-395 {}} {258 0 0-243 {}} {259 0 0-396 {}}} SUCCS {{259 0 0-398 {}} {258 0 0-404 {}}} CYCLES {}}
set a(0-398) {NAME asel#17 TYPE SELECT PAR 0-232 XREFS 74388 LOC {1 0.4631011268449437 1 0.7950479602476019 1 0.7950479602476019 2 0.0808799959560002} PREDS {{259 0 0-397 {}}} SUCCS {{146 0 0-399 {}} {146 0 0-400 {}} {146 0 0-401 {}} {146 0 0-402 {}} {146 0 0-403 {}}} CYCLES {}}
set a(0-399) {NAME asn#208 TYPE {I/O_READ SIGNAL} PAR 0-232 XREFS 74389 LOC {1 0.4631011268449437 1 0.7950479602476019 1 0.7950479602476019 2 0.0808799959560002} PREDS {{146 0 0-398 {}}} SUCCS {{259 0 0-400 {}}} CYCLES {}}
set a(0-400) {NAME slc(vin)#2 TYPE READSLICE PAR 0-232 XREFS 74390 LOC {1 0.4631011268449437 1 0.7950479602476019 1 0.7950479602476019 2 0.0808799959560002} PREDS {{146 0 0-398 {}} {259 0 0-399 {}}} SUCCS {{259 0 0-401 {}}} CYCLES {}}
set a(0-401) {LIBRARY mgc_Altera-Cyclone-III-6_beh_psr MODULE mgc_add(7,0,6,0,7) AREA_SCORE 8.27 QUANTITY 2 NAME if#3:acc#2 TYPE ACCU DELAY {1.09 ns} LIBRARY_DELAY {1.09 ns} PAR 0-232 XREFS 74391 LOC {1 0.4631011268449437 1 0.7950479602476019 1 0.7950479602476019 1 0.9999998121695561 2 0.2858318478779544} PREDS {{146 0 0-398 {}} {259 0 0-400 {}}} SUCCS {{259 0 0-402 {}}} CYCLES {}}
set a(0-402) {NAME aif#17:slc TYPE READSLICE PAR 0-232 XREFS 74392 LOC {1 0.6680530915973455 1 0.9999999250000037 1 0.9999999250000037 2 0.285831960708402} PREDS {{146 0 0-398 {}} {259 0 0-401 {}}} SUCCS {{259 0 0-403 {}}} CYCLES {}}
set a(0-403) {NAME if#3:not#2 TYPE NOT PAR 0-232 XREFS 74393 LOC {1 0.6680530915973455 1 0.9999999250000037 1 0.9999999250000037 2 0.285831960708402} PREDS {{146 0 0-398 {}} {259 0 0-402 {}}} SUCCS {{259 0 0-404 {}}} CYCLES {}}
set a(0-404) {NAME if#3:and#1 TYPE AND PAR 0-232 XREFS 74394 LOC {1 0.6680530915973455 1 0.9999999250000037 1 0.9999999250000037 2 0.285831960708402} PREDS {{258 0 0-397 {}} {258 0 0-242 {}} {259 0 0-403 {}}} SUCCS {{259 0 0-405 {}} {258 0 0-407 {}}} CYCLES {}}
set a(0-405) {NAME sel#3 TYPE SELECT PAR 0-232 XREFS 74395 LOC {1 0.6680530915973455 1 0.9999999250000037 1 0.9999999250000037 2 0.285831960708402} PREDS {{259 0 0-404 {}}} SUCCS {{146 0 0-406 {}}} CYCLES {}}
set a(0-406) {LIBRARY mgc_Altera-Cyclone-III-6_beh_psr MODULE mgc_add(4,0,2,1,4) AREA_SCORE 5.00 QUANTITY 3 NAME if#3:acc TYPE ACCU DELAY {0.86 ns} LIBRARY_DELAY {0.86 ns} PAR 0-232 XREFS 74396 LOC {2 0.0 2 0.027898498605075067 2 0.027898498605075067 2 0.1891282101304111 2 0.44706167223373805} PREDS {{146 0 0-405 {}} {258 0 0-302 {}}} SUCCS {{259 0 0-407 {}}} CYCLES {}}
set a(0-407) {LIBRARY mgc_Altera-Cyclone-III-6_beh_psr MODULE mgc_mux(4,1,2) AREA_SCORE 3.68 QUANTITY 2 NAME mux#6 TYPE MUX DELAY {0.37 ns} LIBRARY_DELAY {0.37 ns} PAR 0-232 XREFS 74397 LOC {2 0.16122989193850543 2 0.18912839054358047 2 0.18912839054358047 2 0.2583100745844963 2 0.5162435366878232} PREDS {{258 0 0-404 {}} {258 0 0-302 {}} {258 0 0-241 {}} {259 0 0-406 {}}} SUCCS {{258 0 0-443 {}} {258 0 0-559 {}}} CYCLES {}}
set a(0-408) {NAME not#2 TYPE NOT PAR 0-232 XREFS 74398 LOC {2 0.23041168847941557 2 0.25831018708449066 2 0.25831018708449066 2 0.5162436491878176} PREDS {{258 0 0-381 {}}} SUCCS {{259 0 0-409 {}}} CYCLES {}}
set a(0-409) {NAME conc TYPE CONCATENATE PAR 0-232 XREFS 74399 LOC {2 0.23041168847941557 2 0.25831018708449066 2 0.25831018708449066 2 0.5162436491878176} PREDS {{259 0 0-408 {}}} SUCCS {{259 0 0-410 {}}} CYCLES {}}
set a(0-410) {LIBRARY mgc_Altera-Cyclone-III-6_beh_psr MODULE mgc_add(5,0,5,1,6) AREA_SCORE 6.00 QUANTITY 5 NAME acc#2 TYPE ACCU DELAY {0.78 ns} LIBRARY_DELAY {0.78 ns} PAR 0-232 XREFS 74400 LOC {2 0.23041168847941557 2 0.25831018708449066 2 0.25831018708449066 2 0.40364393330861154 2 0.6615773954119385} PREDS {{259 0 0-409 {}}} SUCCS {{259 0 0-411 {}}} CYCLES {}}
set a(0-411) {NAME slc#2 TYPE READSLICE PAR 0-232 XREFS 74401 LOC {2 0.3757455562127222 2 0.40364405481779725 2 0.40364405481779725 2 0.6615775169211242} PREDS {{259 0 0-410 {}}} SUCCS {{259 0 0-412 {}} {258 0 0-439 {}} {258 0 0-441 {}}} CYCLES {}}
set a(0-412) {NAME sel#4 TYPE SELECT PAR 0-232 XREFS 74402 LOC {2 0.3757455562127222 2 0.40364405481779725 2 0.40364405481779725 2 0.6615775169211242} PREDS {{259 0 0-411 {}}} SUCCS {{146 0 0-413 {}} {146 0 0-414 {}} {146 0 0-415 {}} {146 0 0-416 {}} {146 0 0-417 {}} {146 0 0-418 {}} {146 0 0-419 {}} {146 0 0-420 {}} {146 0 0-421 {}} {146 0 0-422 {}} {146 0 0-423 {}} {146 0 0-424 {}} {146 0 0-425 {}} {146 0 0-426 {}} {146 0 0-427 {}} {146 0 0-428 {}} {146 0 0-429 {}} {146 0 0-430 {}} {146 0 0-431 {}} {146 0 0-432 {}} {130 0 0-433 {}} {130 0 0-434 {}}} CYCLES {}}
set a(0-413) {NAME red_xy:slc(red_xy(1)) TYPE READSLICE PAR 0-232 XREFS 74403 LOC {2 0.3757455562127222 2 0.40364405481779725 2 0.40364405481779725 2 0.6615775169211242} PREDS {{146 0 0-412 {}} {258 0 0-356 {}}} SUCCS {{258 0 0-433 {}}} CYCLES {}}
set a(0-414) {NAME red_xy:slc(red_xy(1))#1 TYPE READSLICE PAR 0-232 XREFS 74404 LOC {2 0.3757455562127222 2 0.40364405481779725 2 0.40364405481779725 2 0.6615775169211242} PREDS {{146 0 0-412 {}} {258 0 0-356 {}}} SUCCS {{258 0 0-433 {}}} CYCLES {}}
set a(0-415) {NAME red_xy:slc(red_xy(1))#2 TYPE READSLICE PAR 0-232 XREFS 74405 LOC {2 0.3757455562127222 2 0.40364405481779725 2 0.40364405481779725 2 0.6615775169211242} PREDS {{146 0 0-412 {}} {258 0 0-356 {}}} SUCCS {{258 0 0-433 {}}} CYCLES {}}
set a(0-416) {NAME red_xy:slc(red_xy(1))#3 TYPE READSLICE PAR 0-232 XREFS 74406 LOC {2 0.3757455562127222 2 0.40364405481779725 2 0.40364405481779725 2 0.6615775169211242} PREDS {{146 0 0-412 {}} {258 0 0-356 {}}} SUCCS {{258 0 0-433 {}}} CYCLES {}}
set a(0-417) {NAME red_xy:slc(red_xy(1))#4 TYPE READSLICE PAR 0-232 XREFS 74407 LOC {2 0.3757455562127222 2 0.40364405481779725 2 0.40364405481779725 2 0.6615775169211242} PREDS {{146 0 0-412 {}} {258 0 0-356 {}}} SUCCS {{258 0 0-433 {}}} CYCLES {}}
set a(0-418) {NAME red_xy:slc(red_xy(1))#5 TYPE READSLICE PAR 0-232 XREFS 74408 LOC {2 0.3757455562127222 2 0.40364405481779725 2 0.40364405481779725 2 0.6615775169211242} PREDS {{146 0 0-412 {}} {258 0 0-356 {}}} SUCCS {{258 0 0-433 {}}} CYCLES {}}
set a(0-419) {NAME red_xy:slc(red_xy(1))#6 TYPE READSLICE PAR 0-232 XREFS 74409 LOC {2 0.3757455562127222 2 0.40364405481779725 2 0.40364405481779725 2 0.6615775169211242} PREDS {{146 0 0-412 {}} {258 0 0-356 {}}} SUCCS {{258 0 0-433 {}}} CYCLES {}}
set a(0-420) {NAME red_xy:slc(red_xy(1))#7 TYPE READSLICE PAR 0-232 XREFS 74410 LOC {2 0.3757455562127222 2 0.40364405481779725 2 0.40364405481779725 2 0.6615775169211242} PREDS {{146 0 0-412 {}} {258 0 0-356 {}}} SUCCS {{258 0 0-433 {}}} CYCLES {}}
set a(0-421) {NAME red_xy:slc(red_xy(1))#8 TYPE READSLICE PAR 0-232 XREFS 74411 LOC {2 0.3757455562127222 2 0.40364405481779725 2 0.40364405481779725 2 0.6615775169211242} PREDS {{146 0 0-412 {}} {258 0 0-356 {}}} SUCCS {{258 0 0-433 {}}} CYCLES {}}
set a(0-422) {NAME red_xy:slc(red_xy(1))#9 TYPE READSLICE PAR 0-232 XREFS 74412 LOC {2 0.3757455562127222 2 0.40364405481779725 2 0.40364405481779725 2 0.6615775169211242} PREDS {{146 0 0-412 {}} {258 0 0-356 {}}} SUCCS {{258 0 0-433 {}}} CYCLES {}}
set a(0-423) {NAME if#4:if:slc(red_xy(0).sva.dfm.svs) TYPE READSLICE PAR 0-232 XREFS 74413 LOC {2 0.3757455562127222 2 0.40364405481779725 2 0.40364405481779725 2 0.6615775169211242} PREDS {{146 0 0-412 {}} {258 0 0-352 {}}} SUCCS {{258 0 0-433 {}}} CYCLES {}}
set a(0-424) {NAME if#4:if:slc(red_xy(0).sva.dfm.svs)#1 TYPE READSLICE PAR 0-232 XREFS 74414 LOC {2 0.3757455562127222 2 0.40364405481779725 2 0.40364405481779725 2 0.6615775169211242} PREDS {{146 0 0-412 {}} {258 0 0-352 {}}} SUCCS {{258 0 0-433 {}}} CYCLES {}}
set a(0-425) {NAME if#4:if:slc(red_xy(0).sva.dfm.svs)#2 TYPE READSLICE PAR 0-232 XREFS 74415 LOC {2 0.3757455562127222 2 0.40364405481779725 2 0.40364405481779725 2 0.6615775169211242} PREDS {{146 0 0-412 {}} {258 0 0-352 {}}} SUCCS {{258 0 0-433 {}}} CYCLES {}}
set a(0-426) {NAME if#4:if:slc(red_xy(0).sva.dfm.svs)#3 TYPE READSLICE PAR 0-232 XREFS 74416 LOC {2 0.3757455562127222 2 0.40364405481779725 2 0.40364405481779725 2 0.6615775169211242} PREDS {{146 0 0-412 {}} {258 0 0-352 {}}} SUCCS {{258 0 0-433 {}}} CYCLES {}}
set a(0-427) {NAME if#4:if:slc(red_xy(0).sva.dfm.svs)#4 TYPE READSLICE PAR 0-232 XREFS 74417 LOC {2 0.3757455562127222 2 0.40364405481779725 2 0.40364405481779725 2 0.6615775169211242} PREDS {{146 0 0-412 {}} {258 0 0-352 {}}} SUCCS {{258 0 0-433 {}}} CYCLES {}}
set a(0-428) {NAME if#4:if:slc(red_xy(0).sva.dfm.svs)#5 TYPE READSLICE PAR 0-232 XREFS 74418 LOC {2 0.3757455562127222 2 0.40364405481779725 2 0.40364405481779725 2 0.6615775169211242} PREDS {{146 0 0-412 {}} {258 0 0-352 {}}} SUCCS {{258 0 0-433 {}}} CYCLES {}}
set a(0-429) {NAME if#4:if:slc(red_xy(0).sva.dfm.svs)#6 TYPE READSLICE PAR 0-232 XREFS 74419 LOC {2 0.3757455562127222 2 0.40364405481779725 2 0.40364405481779725 2 0.6615775169211242} PREDS {{146 0 0-412 {}} {258 0 0-352 {}}} SUCCS {{258 0 0-433 {}}} CYCLES {}}
set a(0-430) {NAME if#4:if:slc(red_xy(0).sva.dfm.svs)#7 TYPE READSLICE PAR 0-232 XREFS 74420 LOC {2 0.3757455562127222 2 0.40364405481779725 2 0.40364405481779725 2 0.6615775169211242} PREDS {{146 0 0-412 {}} {258 0 0-352 {}}} SUCCS {{258 0 0-433 {}}} CYCLES {}}
set a(0-431) {NAME if#4:if:slc(red_xy(0).sva.dfm.svs)#8 TYPE READSLICE PAR 0-232 XREFS 74421 LOC {2 0.3757455562127222 2 0.40364405481779725 2 0.40364405481779725 2 0.6615775169211242} PREDS {{146 0 0-412 {}} {258 0 0-352 {}}} SUCCS {{258 0 0-433 {}}} CYCLES {}}
set a(0-432) {NAME if#4:if:slc(red_xy(0).sva.dfm.svs)#9 TYPE READSLICE PAR 0-232 XREFS 74422 LOC {2 0.3757455562127222 2 0.40364405481779725 2 0.40364405481779725 2 0.6615775169211242} PREDS {{146 0 0-412 {}} {258 0 0-352 {}}} SUCCS {{259 0 0-433 {}}} CYCLES {}}
set a(0-433) {NAME if#4:if:nor TYPE NOR PAR 0-232 XREFS 74423 LOC {2 0.3757455562127222 2 0.40364405481779725 2 0.40364405481779725 2 0.6615775169211242} PREDS {{130 0 0-412 {}} {258 0 0-431 {}} {258 0 0-430 {}} {258 0 0-429 {}} {258 0 0-428 {}} {258 0 0-427 {}} {258 0 0-426 {}} {258 0 0-425 {}} {258 0 0-424 {}} {258 0 0-423 {}} {258 0 0-422 {}} {258 0 0-421 {}} {258 0 0-420 {}} {258 0 0-419 {}} {258 0 0-418 {}} {258 0 0-417 {}} {258 0 0-416 {}} {258 0 0-415 {}} {258 0 0-414 {}} {258 0 0-413 {}} {259 0 0-432 {}}} SUCCS {{259 0 0-434 {}} {258 0 0-439 {}} {258 0 0-441 {}}} CYCLES {}}
set a(0-434) {NAME if#4:sel TYPE SELECT PAR 0-232 XREFS 74424 LOC {2 0.3757455562127222 2 0.40364405481779725 2 0.40364405481779725 2 0.6615775169211242} PREDS {{130 0 0-412 {}} {259 0 0-433 {}}} SUCCS {{146 0 0-435 {}} {146 0 0-436 {}} {146 0 0-437 {}} {146 0 0-438 {}}} CYCLES {}}
set a(0-435) {NAME asn#209 TYPE {I/O_READ SIGNAL} PAR 0-232 XREFS 74425 LOC {2 0.3757455562127222 2 0.40364405481779725 2 0.40364405481779725 2 0.6615775169211242} PREDS {{146 0 0-434 {}}} SUCCS {{259 0 0-436 {}}} CYCLES {}}
set a(0-436) {NAME slc(vga_xy#1)#5 TYPE READSLICE PAR 0-232 XREFS 74426 LOC {2 0.3757455562127222 2 0.40364405481779725 2 0.40364405481779725 2 0.6615775169211242} PREDS {{146 0 0-434 {}} {259 0 0-435 {}}} SUCCS {{258 0 0-440 {}}} CYCLES {}}
set a(0-437) {NAME asn#210 TYPE {I/O_READ SIGNAL} PAR 0-232 XREFS 74427 LOC {2 0.3757455562127222 2 0.8815978059201097 2 0.8815978059201097 3 0.40364405481779725} PREDS {{146 0 0-434 {}}} SUCCS {{259 0 0-438 {}}} CYCLES {}}
set a(0-438) {NAME slc(vga_xy#1)#6 TYPE READSLICE PAR 0-232 XREFS 74428 LOC {2 0.3757455562127222 2 0.8815978059201097 2 0.8815978059201097 3 0.40364405481779725} PREDS {{146 0 0-434 {}} {259 0 0-437 {}}} SUCCS {{258 0 0-442 {}}} CYCLES {}}
set a(0-439) {NAME and#6 TYPE AND PAR 0-232 XREFS 74429 LOC {2 0.3757455562127222 2 0.40364405481779725 2 0.40364405481779725 2 0.6615775169211242} PREDS {{258 0 0-411 {}} {258 0 0-433 {}}} SUCCS {{259 0 0-440 {}}} CYCLES {}}
set a(0-440) {LIBRARY mgc_Altera-Cyclone-III-6_beh_psr MODULE mgc_mux(10,1,2) AREA_SCORE 9.19 QUANTITY 4 NAME mux#7 TYPE MUX DELAY {0.37 ns} LIBRARY_DELAY {0.37 ns} PAR 0-232 XREFS 74430 LOC {2 0.3757455562127222 2 0.40364405481779725 2 0.40364405481779725 2 0.47282573885871304 2 0.7307592009620401} PREDS {{258 0 0-352 {}} {258 0 0-436 {}} {258 0 0-240 {}} {259 0 0-439 {}}} SUCCS {{258 0 0-481 {}} {258 0 0-560 {}}} CYCLES {}}
set a(0-441) {NAME and#7 TYPE AND PAR 0-232 XREFS 74431 LOC {2 0.3757455562127222 2 0.40364405481779725 2 0.40364405481779725 3 0.40364405481779725} PREDS {{258 0 0-411 {}} {258 0 0-433 {}}} SUCCS {{259 0 0-442 {}}} CYCLES {}}
set a(0-442) {LIBRARY mgc_Altera-Cyclone-III-6_beh_psr MODULE mgc_mux(10,1,2) AREA_SCORE 9.19 QUANTITY 4 NAME mux#8 TYPE MUX DELAY {0.37 ns} LIBRARY_DELAY {0.37 ns} PAR 0-232 XREFS 74432 LOC {2 0.3757455562127222 2 0.8815978059201097 2 0.8815978059201097 2 0.9507794899610256 3 0.47282573885871304} PREDS {{258 0 0-356 {}} {258 0 0-438 {}} {258 0 0-239 {}} {259 0 0-441 {}}} SUCCS {{258 0 0-507 {}} {258 0 0-561 {}}} CYCLES {}}
set a(0-443) {NAME not#3 TYPE NOT PAR 0-232 XREFS 74433 LOC {2 0.23041168847941557 2 0.25831018708449066 2 0.25831018708449066 2 0.5162436491878176} PREDS {{258 0 0-407 {}}} SUCCS {{259 0 0-444 {}}} CYCLES {}}
set a(0-444) {NAME conc#1 TYPE CONCATENATE PAR 0-232 XREFS 74434 LOC {2 0.23041168847941557 2 0.25831018708449066 2 0.25831018708449066 2 0.5162436491878176} PREDS {{259 0 0-443 {}}} SUCCS {{259 0 0-445 {}}} CYCLES {}}
set a(0-445) {LIBRARY mgc_Altera-Cyclone-III-6_beh_psr MODULE mgc_add(5,0,5,1,6) AREA_SCORE 6.00 QUANTITY 5 NAME acc#3 TYPE ACCU DELAY {0.78 ns} LIBRARY_DELAY {0.78 ns} PAR 0-232 XREFS 74435 LOC {2 0.23041168847941557 2 0.25831018708449066 2 0.25831018708449066 2 0.40364393330861154 2 0.6615773954119385} PREDS {{259 0 0-444 {}}} SUCCS {{259 0 0-446 {}}} CYCLES {}}
set a(0-446) {NAME slc#3 TYPE READSLICE PAR 0-232 XREFS 74436 LOC {2 0.3757455562127222 2 0.40364405481779725 2 0.40364405481779725 2 0.6615775169211242} PREDS {{259 0 0-445 {}}} SUCCS {{259 0 0-447 {}} {258 0 0-474 {}} {258 0 0-476 {}}} CYCLES {}}
set a(0-447) {NAME sel#6 TYPE SELECT PAR 0-232 XREFS 74437 LOC {2 0.3757455562127222 2 0.40364405481779725 2 0.40364405481779725 2 0.6615775169211242} PREDS {{259 0 0-446 {}}} SUCCS {{146 0 0-448 {}} {146 0 0-449 {}} {146 0 0-450 {}} {146 0 0-451 {}} {146 0 0-452 {}} {146 0 0-453 {}} {146 0 0-454 {}} {146 0 0-455 {}} {146 0 0-456 {}} {146 0 0-457 {}} {146 0 0-458 {}} {146 0 0-459 {}} {146 0 0-460 {}} {146 0 0-461 {}} {146 0 0-462 {}} {146 0 0-463 {}} {146 0 0-464 {}} {146 0 0-465 {}} {146 0 0-466 {}} {146 0 0-467 {}} {130 0 0-468 {}} {130 0 0-469 {}}} CYCLES {}}
set a(0-448) {NAME blue_xy:slc(blue_xy(1)) TYPE READSLICE PAR 0-232 XREFS 74438 LOC {2 0.3757455562127222 2 0.40364405481779725 2 0.40364405481779725 2 0.6615775169211242} PREDS {{146 0 0-447 {}} {258 0 0-364 {}}} SUCCS {{258 0 0-468 {}}} CYCLES {}}
set a(0-449) {NAME blue_xy:slc(blue_xy(1))#1 TYPE READSLICE PAR 0-232 XREFS 74439 LOC {2 0.3757455562127222 2 0.40364405481779725 2 0.40364405481779725 2 0.6615775169211242} PREDS {{146 0 0-447 {}} {258 0 0-364 {}}} SUCCS {{258 0 0-468 {}}} CYCLES {}}
set a(0-450) {NAME blue_xy:slc(blue_xy(1))#2 TYPE READSLICE PAR 0-232 XREFS 74440 LOC {2 0.3757455562127222 2 0.40364405481779725 2 0.40364405481779725 2 0.6615775169211242} PREDS {{146 0 0-447 {}} {258 0 0-364 {}}} SUCCS {{258 0 0-468 {}}} CYCLES {}}
set a(0-451) {NAME blue_xy:slc(blue_xy(1))#3 TYPE READSLICE PAR 0-232 XREFS 74441 LOC {2 0.3757455562127222 2 0.40364405481779725 2 0.40364405481779725 2 0.6615775169211242} PREDS {{146 0 0-447 {}} {258 0 0-364 {}}} SUCCS {{258 0 0-468 {}}} CYCLES {}}
set a(0-452) {NAME blue_xy:slc(blue_xy(1))#4 TYPE READSLICE PAR 0-232 XREFS 74442 LOC {2 0.3757455562127222 2 0.40364405481779725 2 0.40364405481779725 2 0.6615775169211242} PREDS {{146 0 0-447 {}} {258 0 0-364 {}}} SUCCS {{258 0 0-468 {}}} CYCLES {}}
set a(0-453) {NAME blue_xy:slc(blue_xy(1))#5 TYPE READSLICE PAR 0-232 XREFS 74443 LOC {2 0.3757455562127222 2 0.40364405481779725 2 0.40364405481779725 2 0.6615775169211242} PREDS {{146 0 0-447 {}} {258 0 0-364 {}}} SUCCS {{258 0 0-468 {}}} CYCLES {}}
set a(0-454) {NAME blue_xy:slc(blue_xy(1))#6 TYPE READSLICE PAR 0-232 XREFS 74444 LOC {2 0.3757455562127222 2 0.40364405481779725 2 0.40364405481779725 2 0.6615775169211242} PREDS {{146 0 0-447 {}} {258 0 0-364 {}}} SUCCS {{258 0 0-468 {}}} CYCLES {}}
set a(0-455) {NAME blue_xy:slc(blue_xy(1))#7 TYPE READSLICE PAR 0-232 XREFS 74445 LOC {2 0.3757455562127222 2 0.40364405481779725 2 0.40364405481779725 2 0.6615775169211242} PREDS {{146 0 0-447 {}} {258 0 0-364 {}}} SUCCS {{258 0 0-468 {}}} CYCLES {}}
set a(0-456) {NAME blue_xy:slc(blue_xy(1))#8 TYPE READSLICE PAR 0-232 XREFS 74446 LOC {2 0.3757455562127222 2 0.40364405481779725 2 0.40364405481779725 2 0.6615775169211242} PREDS {{146 0 0-447 {}} {258 0 0-364 {}}} SUCCS {{258 0 0-468 {}}} CYCLES {}}
set a(0-457) {NAME blue_xy:slc(blue_xy(1))#9 TYPE READSLICE PAR 0-232 XREFS 74447 LOC {2 0.3757455562127222 2 0.40364405481779725 2 0.40364405481779725 2 0.6615775169211242} PREDS {{146 0 0-447 {}} {258 0 0-364 {}}} SUCCS {{258 0 0-468 {}}} CYCLES {}}
set a(0-458) {NAME if#6:if:slc(blue_xy(0).sva.dfm.svs) TYPE READSLICE PAR 0-232 XREFS 74448 LOC {2 0.3757455562127222 2 0.40364405481779725 2 0.40364405481779725 2 0.6615775169211242} PREDS {{146 0 0-447 {}} {258 0 0-360 {}}} SUCCS {{258 0 0-468 {}}} CYCLES {}}
set a(0-459) {NAME if#6:if:slc(blue_xy(0).sva.dfm.svs)#1 TYPE READSLICE PAR 0-232 XREFS 74449 LOC {2 0.3757455562127222 2 0.40364405481779725 2 0.40364405481779725 2 0.6615775169211242} PREDS {{146 0 0-447 {}} {258 0 0-360 {}}} SUCCS {{258 0 0-468 {}}} CYCLES {}}
set a(0-460) {NAME if#6:if:slc(blue_xy(0).sva.dfm.svs)#2 TYPE READSLICE PAR 0-232 XREFS 74450 LOC {2 0.3757455562127222 2 0.40364405481779725 2 0.40364405481779725 2 0.6615775169211242} PREDS {{146 0 0-447 {}} {258 0 0-360 {}}} SUCCS {{258 0 0-468 {}}} CYCLES {}}
set a(0-461) {NAME if#6:if:slc(blue_xy(0).sva.dfm.svs)#3 TYPE READSLICE PAR 0-232 XREFS 74451 LOC {2 0.3757455562127222 2 0.40364405481779725 2 0.40364405481779725 2 0.6615775169211242} PREDS {{146 0 0-447 {}} {258 0 0-360 {}}} SUCCS {{258 0 0-468 {}}} CYCLES {}}
set a(0-462) {NAME if#6:if:slc(blue_xy(0).sva.dfm.svs)#4 TYPE READSLICE PAR 0-232 XREFS 74452 LOC {2 0.3757455562127222 2 0.40364405481779725 2 0.40364405481779725 2 0.6615775169211242} PREDS {{146 0 0-447 {}} {258 0 0-360 {}}} SUCCS {{258 0 0-468 {}}} CYCLES {}}
set a(0-463) {NAME if#6:if:slc(blue_xy(0).sva.dfm.svs)#5 TYPE READSLICE PAR 0-232 XREFS 74453 LOC {2 0.3757455562127222 2 0.40364405481779725 2 0.40364405481779725 2 0.6615775169211242} PREDS {{146 0 0-447 {}} {258 0 0-360 {}}} SUCCS {{258 0 0-468 {}}} CYCLES {}}
set a(0-464) {NAME if#6:if:slc(blue_xy(0).sva.dfm.svs)#6 TYPE READSLICE PAR 0-232 XREFS 74454 LOC {2 0.3757455562127222 2 0.40364405481779725 2 0.40364405481779725 2 0.6615775169211242} PREDS {{146 0 0-447 {}} {258 0 0-360 {}}} SUCCS {{258 0 0-468 {}}} CYCLES {}}
set a(0-465) {NAME if#6:if:slc(blue_xy(0).sva.dfm.svs)#7 TYPE READSLICE PAR 0-232 XREFS 74455 LOC {2 0.3757455562127222 2 0.40364405481779725 2 0.40364405481779725 2 0.6615775169211242} PREDS {{146 0 0-447 {}} {258 0 0-360 {}}} SUCCS {{258 0 0-468 {}}} CYCLES {}}
set a(0-466) {NAME if#6:if:slc(blue_xy(0).sva.dfm.svs)#8 TYPE READSLICE PAR 0-232 XREFS 74456 LOC {2 0.3757455562127222 2 0.40364405481779725 2 0.40364405481779725 2 0.6615775169211242} PREDS {{146 0 0-447 {}} {258 0 0-360 {}}} SUCCS {{258 0 0-468 {}}} CYCLES {}}
set a(0-467) {NAME if#6:if:slc(blue_xy(0).sva.dfm.svs)#9 TYPE READSLICE PAR 0-232 XREFS 74457 LOC {2 0.3757455562127222 2 0.40364405481779725 2 0.40364405481779725 2 0.6615775169211242} PREDS {{146 0 0-447 {}} {258 0 0-360 {}}} SUCCS {{259 0 0-468 {}}} CYCLES {}}
set a(0-468) {NAME if#6:if:nor TYPE NOR PAR 0-232 XREFS 74458 LOC {2 0.3757455562127222 2 0.40364405481779725 2 0.40364405481779725 2 0.6615775169211242} PREDS {{130 0 0-447 {}} {258 0 0-466 {}} {258 0 0-465 {}} {258 0 0-464 {}} {258 0 0-463 {}} {258 0 0-462 {}} {258 0 0-461 {}} {258 0 0-460 {}} {258 0 0-459 {}} {258 0 0-458 {}} {258 0 0-457 {}} {258 0 0-456 {}} {258 0 0-455 {}} {258 0 0-454 {}} {258 0 0-453 {}} {258 0 0-452 {}} {258 0 0-451 {}} {258 0 0-450 {}} {258 0 0-449 {}} {258 0 0-448 {}} {259 0 0-467 {}}} SUCCS {{259 0 0-469 {}} {258 0 0-474 {}} {258 0 0-476 {}}} CYCLES {}}
set a(0-469) {NAME if#6:sel TYPE SELECT PAR 0-232 XREFS 74459 LOC {2 0.3757455562127222 2 0.40364405481779725 2 0.40364405481779725 2 0.6615775169211242} PREDS {{130 0 0-447 {}} {259 0 0-468 {}}} SUCCS {{146 0 0-470 {}} {146 0 0-471 {}} {146 0 0-472 {}} {146 0 0-473 {}}} CYCLES {}}
set a(0-470) {NAME asn#211 TYPE {I/O_READ SIGNAL} PAR 0-232 XREFS 74460 LOC {2 0.3757455562127222 2 0.40364405481779725 2 0.40364405481779725 2 0.6615775169211242} PREDS {{146 0 0-469 {}}} SUCCS {{259 0 0-471 {}}} CYCLES {}}
set a(0-471) {NAME slc(vga_xy#1)#7 TYPE READSLICE PAR 0-232 XREFS 74461 LOC {2 0.3757455562127222 2 0.40364405481779725 2 0.40364405481779725 2 0.6615775169211242} PREDS {{146 0 0-469 {}} {259 0 0-470 {}}} SUCCS {{258 0 0-475 {}}} CYCLES {}}
set a(0-472) {NAME asn#212 TYPE {I/O_READ SIGNAL} PAR 0-232 XREFS 74462 LOC {2 0.3757455562127222 2 0.8815978059201097 2 0.8815978059201097 3 0.40364405481779725} PREDS {{146 0 0-469 {}}} SUCCS {{259 0 0-473 {}}} CYCLES {}}
set a(0-473) {NAME slc(vga_xy#1)#8 TYPE READSLICE PAR 0-232 XREFS 74463 LOC {2 0.3757455562127222 2 0.8815978059201097 2 0.8815978059201097 3 0.40364405481779725} PREDS {{146 0 0-469 {}} {259 0 0-472 {}}} SUCCS {{258 0 0-477 {}}} CYCLES {}}
set a(0-474) {NAME and#8 TYPE AND PAR 0-232 XREFS 74464 LOC {2 0.3757455562127222 2 0.40364405481779725 2 0.40364405481779725 2 0.6615775169211242} PREDS {{258 0 0-446 {}} {258 0 0-468 {}}} SUCCS {{259 0 0-475 {}}} CYCLES {}}
set a(0-475) {LIBRARY mgc_Altera-Cyclone-III-6_beh_psr MODULE mgc_mux(10,1,2) AREA_SCORE 9.19 QUANTITY 4 NAME mux#10 TYPE MUX DELAY {0.37 ns} LIBRARY_DELAY {0.37 ns} PAR 0-232 XREFS 74465 LOC {2 0.3757455562127222 2 0.40364405481779725 2 0.40364405481779725 2 0.47282573885871304 2 0.7307592009620401} PREDS {{258 0 0-360 {}} {258 0 0-471 {}} {258 0 0-238 {}} {259 0 0-474 {}}} SUCCS {{258 0 0-488 {}} {258 0 0-562 {}}} CYCLES {}}
set a(0-476) {NAME and#9 TYPE AND PAR 0-232 XREFS 74466 LOC {2 0.3757455562127222 2 0.40364405481779725 2 0.40364405481779725 3 0.40364405481779725} PREDS {{258 0 0-446 {}} {258 0 0-468 {}}} SUCCS {{259 0 0-477 {}}} CYCLES {}}
set a(0-477) {LIBRARY mgc_Altera-Cyclone-III-6_beh_psr MODULE mgc_mux(10,1,2) AREA_SCORE 9.19 QUANTITY 4 NAME mux#11 TYPE MUX DELAY {0.37 ns} LIBRARY_DELAY {0.37 ns} PAR 0-232 XREFS 74467 LOC {2 0.3757455562127222 2 0.8815978059201097 2 0.8815978059201097 2 0.9507794899610256 3 0.47282573885871304} PREDS {{258 0 0-364 {}} {258 0 0-473 {}} {258 0 0-237 {}} {259 0 0-476 {}}} SUCCS {{258 0 0-534 {}} {258 0 0-563 {}}} CYCLES {}}
set a(0-478) {NAME asn#213 TYPE {I/O_READ SIGNAL} PAR 0-232 XREFS 74468 LOC {1 0.0 2 0.47282585135870747 2 0.47282585135870747 2 0.7307593134620344} PREDS {} SUCCS {{259 0 0-479 {}}} CYCLES {}}
set a(0-479) {NAME slc(vga_xy#1)#9 TYPE READSLICE PAR 0-232 XREFS 74469 LOC {1 0.0 2 0.47282585135870747 2 0.47282585135870747 2 0.7307593134620344} PREDS {{259 0 0-478 {}}} SUCCS {{259 0 0-480 {}}} CYCLES {}}
set a(0-480) {NAME deltax_square_red:conc TYPE CONCATENATE PAR 0-232 XREFS 74470 LOC {1 0.0 2 0.47282585135870747 2 0.47282585135870747 2 0.7307593134620344} PREDS {{259 0 0-479 {}}} SUCCS {{258 0 0-483 {}}} CYCLES {}}
set a(0-481) {NAME deltax_square_red:not TYPE NOT PAR 0-232 XREFS 74471 LOC {2 0.4449273527536324 2 0.47282585135870747 2 0.47282585135870747 2 0.7307593134620344} PREDS {{258 0 0-440 {}}} SUCCS {{259 0 0-482 {}}} CYCLES {}}
set a(0-482) {NAME deltax_square_red:conc#2 TYPE CONCATENATE PAR 0-232 XREFS 74472 LOC {2 0.4449273527536324 2 0.47282585135870747 2 0.47282585135870747 2 0.7307593134620344} PREDS {{259 0 0-481 {}}} SUCCS {{259 0 0-483 {}}} CYCLES {}}
set a(0-483) {LIBRARY mgc_Altera-Cyclone-III-6_beh_psr MODULE mgc_add(12,0,11,0,12) AREA_SCORE 13.23 QUANTITY 4 NAME deltax_square_red:acc#1 TYPE ACCU DELAY {1.44 ns} LIBRARY_DELAY {1.44 ns} PAR 0-232 XREFS 74473 LOC {2 0.4449273527536324 2 0.47282585135870747 2 0.47282585135870747 2 0.742066332834389 2 0.999999794937716} PREDS {{258 0 0-480 {}} {259 0 0-482 {}}} SUCCS {{259 0 0-484 {}}} CYCLES {}}
set a(0-484) {NAME deltax_square_red:slc TYPE READSLICE PAR 0-232 XREFS 74474 LOC {2 0.7141679642916018 2 0.7420664628966769 2 0.7420664628966769 3 0.21489238925538054} PREDS {{259 0 0-483 {}}} SUCCS {{258 0 0-492 {}} {258 0 0-494 {}} {258 0 0-500 {}}} CYCLES {}}
set a(0-485) {NAME asn#214 TYPE {I/O_READ SIGNAL} PAR 0-232 XREFS 74475 LOC {1 0.0 2 0.47282585135870747 2 0.47282585135870747 2 0.7307593134620344} PREDS {} SUCCS {{259 0 0-486 {}}} CYCLES {}}
set a(0-486) {NAME slc(vga_xy#1) TYPE READSLICE PAR 0-232 XREFS 74476 LOC {1 0.0 2 0.47282585135870747 2 0.47282585135870747 2 0.7307593134620344} PREDS {{259 0 0-485 {}}} SUCCS {{259 0 0-487 {}}} CYCLES {}}
set a(0-487) {NAME deltax_square_blue:conc TYPE CONCATENATE PAR 0-232 XREFS 74477 LOC {1 0.0 2 0.47282585135870747 2 0.47282585135870747 2 0.7307593134620344} PREDS {{259 0 0-486 {}}} SUCCS {{258 0 0-490 {}}} CYCLES {}}
set a(0-488) {NAME deltax_square_blue:not TYPE NOT PAR 0-232 XREFS 74478 LOC {2 0.4449273527536324 2 0.47282585135870747 2 0.47282585135870747 2 0.7307593134620344} PREDS {{258 0 0-475 {}}} SUCCS {{259 0 0-489 {}}} CYCLES {}}
set a(0-489) {NAME deltax_square_blue:conc#2 TYPE CONCATENATE PAR 0-232 XREFS 74479 LOC {2 0.4449273527536324 2 0.47282585135870747 2 0.47282585135870747 2 0.7307593134620344} PREDS {{259 0 0-488 {}}} SUCCS {{259 0 0-490 {}}} CYCLES {}}
set a(0-490) {LIBRARY mgc_Altera-Cyclone-III-6_beh_psr MODULE mgc_add(12,0,11,0,12) AREA_SCORE 13.23 QUANTITY 4 NAME deltax_square_blue:acc#1 TYPE ACCU DELAY {1.44 ns} LIBRARY_DELAY {1.44 ns} PAR 0-232 XREFS 74480 LOC {2 0.4449273527536324 2 0.47282585135870747 2 0.47282585135870747 2 0.742066332834389 2 0.999999794937716} PREDS {{258 0 0-487 {}} {259 0 0-489 {}}} SUCCS {{259 0 0-491 {}}} CYCLES {}}
set a(0-491) {NAME deltax_square_blue:slc TYPE READSLICE PAR 0-232 XREFS 74481 LOC {2 0.7141679642916018 2 0.7420664628966769 2 0.7420664628966769 3 0.21489238925538054} PREDS {{259 0 0-490 {}}} SUCCS {{258 0 0-519 {}} {258 0 0-521 {}} {258 0 0-527 {}}} CYCLES {}}
set a(0-492) {NAME slc#8 TYPE READSLICE PAR 0-232 XREFS 74482 LOC {2 0.7141679642916018 2 0.7420664628966769 2 0.7420664628966769 3 0.21489238925538054} PREDS {{258 0 0-484 {}}} SUCCS {{259 0 0-493 {}}} CYCLES {}}
set a(0-493) {NAME asel#39 TYPE SELECT PAR 0-232 XREFS 74483 LOC {2 0.7141679642916018 2 0.7420664628966769 2 0.7420664628966769 3 0.21489238925538054} PREDS {{259 0 0-492 {}}} SUCCS {{146 0 0-494 {}} {146 0 0-495 {}} {146 0 0-496 {}} {146 0 0-497 {}} {146 0 0-498 {}} {146 0 0-499 {}}} CYCLES {}}
set a(0-494) {NAME deltax_square_red:slc(deltax_square_red:acc.psp) TYPE READSLICE PAR 0-232 XREFS 74484 LOC {2 0.7141679642916018 2 0.7420664628966769 2 0.7420664628966769 3 0.21489238925538054} PREDS {{146 0 0-493 {}} {258 0 0-484 {}}} SUCCS {{259 0 0-495 {}}} CYCLES {}}
set a(0-495) {NAME deltax_square_red:not#1 TYPE NOT PAR 0-232 XREFS 74485 LOC {2 0.7141679642916018 2 0.7420664628966769 2 0.7420664628966769 3 0.21489238925538054} PREDS {{146 0 0-493 {}} {259 0 0-494 {}}} SUCCS {{259 0 0-496 {}}} CYCLES {}}
set a(0-496) {NAME if#12:conc TYPE CONCATENATE PAR 0-232 XREFS 74486 LOC {2 0.7141679642916018 2 0.7420664628966769 2 0.7420664628966769 3 0.21489238925538054} PREDS {{146 0 0-493 {}} {259 0 0-495 {}}} SUCCS {{259 0 0-497 {}}} CYCLES {}}
set a(0-497) {LIBRARY mgc_Altera-Cyclone-III-6_beh_psr MODULE mgc_add(11,0,7,1,11) AREA_SCORE 12.00 QUANTITY 4 NAME aif#39:acc TYPE ACCU DELAY {1.38 ns} LIBRARY_DELAY {1.38 ns} PAR 0-232 XREFS 74487 LOC {2 0.7141679642916018 2 0.7420664628966769 2 0.7420664628966769 2 0.9999997853612504 3 0.47282571171995413} PREDS {{146 0 0-493 {}} {259 0 0-496 {}}} SUCCS {{259 0 0-498 {}}} CYCLES {}}
set a(0-498) {NAME aif#39:slc TYPE READSLICE PAR 0-232 XREFS 74488 LOC {2 0.9721014263949288 2 0.9999999250000037 2 0.9999999250000037 3 0.47282585135870747} PREDS {{146 0 0-493 {}} {259 0 0-497 {}}} SUCCS {{259 0 0-499 {}}} CYCLES {}}
set a(0-499) {NAME if#12:not TYPE NOT PAR 0-232 XREFS 74489 LOC {2 0.9721014263949288 2 0.9999999250000037 2 0.9999999250000037 3 0.47282585135870747} PREDS {{146 0 0-493 {}} {259 0 0-498 {}}} SUCCS {{258 0 0-502 {}}} CYCLES {}}
set a(0-500) {NAME slc#6 TYPE READSLICE PAR 0-232 XREFS 74490 LOC {2 0.7141679642916018 2 0.7420664628966769 2 0.7420664628966769 3 0.47282585135870747} PREDS {{258 0 0-484 {}}} SUCCS {{259 0 0-501 {}}} CYCLES {}}
set a(0-501) {NAME if#12:not#2 TYPE NOT PAR 0-232 XREFS 74491 LOC {2 0.7141679642916018 2 0.9999999250000037 2 0.9999999250000037 3 0.47282585135870747} PREDS {{259 0 0-500 {}}} SUCCS {{259 0 0-502 {}}} CYCLES {}}
set a(0-502) {NAME if#12:and TYPE AND PAR 0-232 XREFS 74492 LOC {2 0.9721014263949288 2 0.9999999250000037 2 0.9999999250000037 3 0.47282585135870747} PREDS {{258 0 0-499 {}} {258 0 0-236 {}} {259 0 0-501 {}}} SUCCS {{259 0 0-503 {}} {258 0 0-553 {}}} CYCLES {}}
set a(0-503) {NAME asel#41 TYPE SELECT PAR 0-232 XREFS 74493 LOC {2 0.9721014263949288 2 0.9999999250000037 2 0.9999999250000037 3 0.47282585135870747} PREDS {{259 0 0-502 {}}} SUCCS {{146 0 0-504 {}} {146 0 0-505 {}} {146 0 0-506 {}} {146 0 0-507 {}} {146 0 0-508 {}} {146 0 0-509 {}} {130 0 0-510 {}} {146 0 0-511 {}} {130 0 0-512 {}}} CYCLES {}}
set a(0-504) {NAME asn#215 TYPE {I/O_READ SIGNAL} PAR 0-232 XREFS 74494 LOC {2 0.9721014263949288 3 0.47282585135870747 3 0.47282585135870747 3 0.47282585135870747} PREDS {{146 0 0-503 {}}} SUCCS {{259 0 0-505 {}}} CYCLES {}}
set a(0-505) {NAME slc(vga_xy#1)#10 TYPE READSLICE PAR 0-232 XREFS 74495 LOC {2 0.9721014263949288 3 0.47282585135870747 3 0.47282585135870747 3 0.47282585135870747} PREDS {{146 0 0-503 {}} {259 0 0-504 {}}} SUCCS {{259 0 0-506 {}}} CYCLES {}}
set a(0-506) {NAME deltay_square_red:conc TYPE CONCATENATE PAR 0-232 XREFS 74496 LOC {2 0.9721014263949288 3 0.47282585135870747 3 0.47282585135870747 3 0.47282585135870747} PREDS {{146 0 0-503 {}} {259 0 0-505 {}}} SUCCS {{258 0 0-509 {}}} CYCLES {}}
set a(0-507) {NAME deltay_square_red:not TYPE NOT PAR 0-232 XREFS 74497 LOC {2 0.9721014263949288 3 0.47282585135870747 3 0.47282585135870747 3 0.47282585135870747} PREDS {{146 0 0-503 {}} {258 0 0-442 {}}} SUCCS {{259 0 0-508 {}}} CYCLES {}}
set a(0-508) {NAME deltay_square_red:conc#2 TYPE CONCATENATE PAR 0-232 XREFS 74498 LOC {2 0.9721014263949288 3 0.47282585135870747 3 0.47282585135870747 3 0.47282585135870747} PREDS {{146 0 0-503 {}} {259 0 0-507 {}}} SUCCS {{259 0 0-509 {}}} CYCLES {}}
set a(0-509) {LIBRARY mgc_Altera-Cyclone-III-6_beh_psr MODULE mgc_add(12,0,11,0,12) AREA_SCORE 13.23 QUANTITY 4 NAME deltay_square_red:acc#1 TYPE ACCU DELAY {1.44 ns} LIBRARY_DELAY {1.44 ns} PAR 0-232 XREFS 74499 LOC {3 0.0 3 0.47282585135870747 3 0.47282585135870747 3 0.742066332834389 3 0.742066332834389} PREDS {{146 0 0-503 {}} {258 0 0-506 {}} {259 0 0-508 {}}} SUCCS {{259 0 0-510 {}}} CYCLES {}}
set a(0-510) {NAME deltay_square_red:slc TYPE READSLICE PAR 0-232 XREFS 74500 LOC {3 0.2692406115379694 3 0.7420664628966769 3 0.7420664628966769 3 0.7420664628966769} PREDS {{130 0 0-503 {}} {259 0 0-509 {}}} SUCCS {{259 0 0-511 {}} {258 0 0-513 {}} {258 0 0-550 {}}} CYCLES {}}
set a(0-511) {NAME aif#41:slc#1 TYPE READSLICE PAR 0-232 XREFS 74501 LOC {3 0.2692406115379694 3 0.7420664628966769 3 0.7420664628966769 3 0.7420664628966769} PREDS {{146 0 0-503 {}} {259 0 0-510 {}}} SUCCS {{259 0 0-512 {}}} CYCLES {}}
set a(0-512) {NAME aif#41:asel TYPE SELECT PAR 0-232 XREFS 74502 LOC {3 0.2692406115379694 3 0.7420664628966769 3 0.7420664628966769 3 0.7420664628966769} PREDS {{130 0 0-503 {}} {259 0 0-511 {}}} SUCCS {{146 0 0-513 {}} {146 0 0-514 {}} {146 0 0-515 {}} {146 0 0-516 {}} {146 0 0-517 {}} {146 0 0-518 {}}} CYCLES {}}
set a(0-513) {NAME deltay_square_red:slc(deltay_square_red:acc.psp) TYPE READSLICE PAR 0-232 XREFS 74503 LOC {3 0.2692406115379694 3 0.7420664628966769 3 0.7420664628966769 3 0.7420664628966769} PREDS {{146 0 0-512 {}} {258 0 0-510 {}}} SUCCS {{259 0 0-514 {}}} CYCLES {}}
set a(0-514) {NAME deltay_square_red:not#1 TYPE NOT PAR 0-232 XREFS 74504 LOC {3 0.2692406115379694 3 0.7420664628966769 3 0.7420664628966769 3 0.7420664628966769} PREDS {{146 0 0-512 {}} {259 0 0-513 {}}} SUCCS {{259 0 0-515 {}}} CYCLES {}}
set a(0-515) {NAME if#12:conc#1 TYPE CONCATENATE PAR 0-232 XREFS 74505 LOC {3 0.2692406115379694 3 0.7420664628966769 3 0.7420664628966769 3 0.7420664628966769} PREDS {{146 0 0-512 {}} {259 0 0-514 {}}} SUCCS {{259 0 0-516 {}}} CYCLES {}}
set a(0-516) {LIBRARY mgc_Altera-Cyclone-III-6_beh_psr MODULE mgc_add(11,0,7,1,11) AREA_SCORE 12.00 QUANTITY 4 NAME aif#41:aif:acc TYPE ACCU DELAY {1.38 ns} LIBRARY_DELAY {1.38 ns} PAR 0-232 XREFS 74506 LOC {3 0.2692406115379694 3 0.7420664628966769 3 0.7420664628966769 3 0.9999997853612504 3 0.9999997853612504} PREDS {{146 0 0-512 {}} {259 0 0-515 {}}} SUCCS {{259 0 0-517 {}}} CYCLES {}}
set a(0-517) {NAME aif#41:aif:slc TYPE READSLICE PAR 0-232 XREFS 74507 LOC {3 0.5271740736412963 3 0.9999999250000037 3 0.9999999250000037 3 0.9999999250000037} PREDS {{146 0 0-512 {}} {259 0 0-516 {}}} SUCCS {{259 0 0-518 {}}} CYCLES {}}
set a(0-518) {NAME if#12:not#1 TYPE NOT PAR 0-232 XREFS 74508 LOC {3 0.5271740736412963 3 0.9999999250000037 3 0.9999999250000037 3 0.9999999250000037} PREDS {{146 0 0-512 {}} {259 0 0-517 {}}} SUCCS {{258 0 0-553 {}}} CYCLES {}}
set a(0-519) {NAME slc#9 TYPE READSLICE PAR 0-232 XREFS 74509 LOC {2 0.7141679642916018 2 0.7420664628966769 2 0.7420664628966769 3 0.21489238925538054} PREDS {{258 0 0-491 {}}} SUCCS {{259 0 0-520 {}}} CYCLES {}}
set a(0-520) {NAME asel#45 TYPE SELECT PAR 0-232 XREFS 74510 LOC {2 0.7141679642916018 2 0.7420664628966769 2 0.7420664628966769 3 0.21489238925538054} PREDS {{259 0 0-519 {}}} SUCCS {{146 0 0-521 {}} {146 0 0-522 {}} {146 0 0-523 {}} {146 0 0-524 {}} {146 0 0-525 {}} {146 0 0-526 {}}} CYCLES {}}
set a(0-521) {NAME deltax_square_blue:slc(deltax_square_blue:acc.psp) TYPE READSLICE PAR 0-232 XREFS 74511 LOC {2 0.7141679642916018 2 0.7420664628966769 2 0.7420664628966769 3 0.21489238925538054} PREDS {{146 0 0-520 {}} {258 0 0-491 {}}} SUCCS {{259 0 0-522 {}}} CYCLES {}}
set a(0-522) {NAME deltax_square_blue:not#1 TYPE NOT PAR 0-232 XREFS 74512 LOC {2 0.7141679642916018 2 0.7420664628966769 2 0.7420664628966769 3 0.21489238925538054} PREDS {{146 0 0-520 {}} {259 0 0-521 {}}} SUCCS {{259 0 0-523 {}}} CYCLES {}}
set a(0-523) {NAME if#13:conc TYPE CONCATENATE PAR 0-232 XREFS 74513 LOC {2 0.7141679642916018 2 0.7420664628966769 2 0.7420664628966769 3 0.21489238925538054} PREDS {{146 0 0-520 {}} {259 0 0-522 {}}} SUCCS {{259 0 0-524 {}}} CYCLES {}}
set a(0-524) {LIBRARY mgc_Altera-Cyclone-III-6_beh_psr MODULE mgc_add(11,0,7,1,11) AREA_SCORE 12.00 QUANTITY 4 NAME aif#45:acc TYPE ACCU DELAY {1.38 ns} LIBRARY_DELAY {1.38 ns} PAR 0-232 XREFS 74514 LOC {2 0.7141679642916018 2 0.7420664628966769 2 0.7420664628966769 2 0.9999997853612504 3 0.47282571171995413} PREDS {{146 0 0-520 {}} {259 0 0-523 {}}} SUCCS {{259 0 0-525 {}}} CYCLES {}}
set a(0-525) {NAME aif#45:slc TYPE READSLICE PAR 0-232 XREFS 74515 LOC {2 0.9721014263949288 2 0.9999999250000037 2 0.9999999250000037 3 0.47282585135870747} PREDS {{146 0 0-520 {}} {259 0 0-524 {}}} SUCCS {{259 0 0-526 {}}} CYCLES {}}
set a(0-526) {NAME if#13:not TYPE NOT PAR 0-232 XREFS 74516 LOC {2 0.9721014263949288 2 0.9999999250000037 2 0.9999999250000037 3 0.47282585135870747} PREDS {{146 0 0-520 {}} {259 0 0-525 {}}} SUCCS {{258 0 0-529 {}}} CYCLES {}}
set a(0-527) {NAME slc#7 TYPE READSLICE PAR 0-232 XREFS 74517 LOC {2 0.7141679642916018 2 0.7420664628966769 2 0.7420664628966769 3 0.47282585135870747} PREDS {{258 0 0-491 {}}} SUCCS {{259 0 0-528 {}}} CYCLES {}}
set a(0-528) {NAME if#13:not#2 TYPE NOT PAR 0-232 XREFS 74518 LOC {2 0.7141679642916018 2 0.9999999250000037 2 0.9999999250000037 3 0.47282585135870747} PREDS {{259 0 0-527 {}}} SUCCS {{259 0 0-529 {}}} CYCLES {}}
set a(0-529) {NAME if#13:and TYPE AND PAR 0-232 XREFS 74519 LOC {2 0.9721014263949288 2 0.9999999250000037 2 0.9999999250000037 3 0.47282585135870747} PREDS {{258 0 0-526 {}} {258 0 0-234 {}} {259 0 0-528 {}}} SUCCS {{259 0 0-530 {}} {258 0 0-548 {}}} CYCLES {}}
set a(0-530) {NAME asel#47 TYPE SELECT PAR 0-232 XREFS 74520 LOC {2 0.9721014263949288 2 0.9999999250000037 2 0.9999999250000037 3 0.47282585135870747} PREDS {{259 0 0-529 {}}} SUCCS {{146 0 0-531 {}} {146 0 0-532 {}} {146 0 0-533 {}} {146 0 0-534 {}} {146 0 0-535 {}} {146 0 0-536 {}} {130 0 0-537 {}} {146 0 0-538 {}} {130 0 0-539 {}}} CYCLES {}}
set a(0-531) {NAME asn#216 TYPE {I/O_READ SIGNAL} PAR 0-232 XREFS 74521 LOC {2 0.9721014263949288 3 0.47282585135870747 3 0.47282585135870747 3 0.47282585135870747} PREDS {{146 0 0-530 {}}} SUCCS {{259 0 0-532 {}}} CYCLES {}}
set a(0-532) {NAME slc(vga_xy#1)#1 TYPE READSLICE PAR 0-232 XREFS 74522 LOC {2 0.9721014263949288 3 0.47282585135870747 3 0.47282585135870747 3 0.47282585135870747} PREDS {{146 0 0-530 {}} {259 0 0-531 {}}} SUCCS {{259 0 0-533 {}}} CYCLES {}}
set a(0-533) {NAME deltay_square_blue:conc TYPE CONCATENATE PAR 0-232 XREFS 74523 LOC {2 0.9721014263949288 3 0.47282585135870747 3 0.47282585135870747 3 0.47282585135870747} PREDS {{146 0 0-530 {}} {259 0 0-532 {}}} SUCCS {{258 0 0-536 {}}} CYCLES {}}
set a(0-534) {NAME deltay_square_blue:not TYPE NOT PAR 0-232 XREFS 74524 LOC {2 0.9721014263949288 3 0.47282585135870747 3 0.47282585135870747 3 0.47282585135870747} PREDS {{146 0 0-530 {}} {258 0 0-477 {}}} SUCCS {{259 0 0-535 {}}} CYCLES {}}
set a(0-535) {NAME deltay_square_blue:conc#2 TYPE CONCATENATE PAR 0-232 XREFS 74525 LOC {2 0.9721014263949288 3 0.47282585135870747 3 0.47282585135870747 3 0.47282585135870747} PREDS {{146 0 0-530 {}} {259 0 0-534 {}}} SUCCS {{259 0 0-536 {}}} CYCLES {}}
set a(0-536) {LIBRARY mgc_Altera-Cyclone-III-6_beh_psr MODULE mgc_add(12,0,11,0,12) AREA_SCORE 13.23 QUANTITY 4 NAME deltay_square_blue:acc#1 TYPE ACCU DELAY {1.44 ns} LIBRARY_DELAY {1.44 ns} PAR 0-232 XREFS 74526 LOC {3 0.0 3 0.47282585135870747 3 0.47282585135870747 3 0.742066332834389 3 0.742066332834389} PREDS {{146 0 0-530 {}} {258 0 0-533 {}} {259 0 0-535 {}}} SUCCS {{259 0 0-537 {}}} CYCLES {}}
set a(0-537) {NAME deltay_square_blue:slc TYPE READSLICE PAR 0-232 XREFS 74527 LOC {3 0.2692406115379694 3 0.7420664628966769 3 0.7420664628966769 3 0.7420664628966769} PREDS {{130 0 0-530 {}} {259 0 0-536 {}}} SUCCS {{259 0 0-538 {}} {258 0 0-540 {}} {258 0 0-546 {}}} CYCLES {}}
set a(0-538) {NAME aif#47:slc#1 TYPE READSLICE PAR 0-232 XREFS 74528 LOC {3 0.2692406115379694 3 0.7420664628966769 3 0.7420664628966769 3 0.7420664628966769} PREDS {{146 0 0-530 {}} {259 0 0-537 {}}} SUCCS {{259 0 0-539 {}}} CYCLES {}}
set a(0-539) {NAME aif#47:asel TYPE SELECT PAR 0-232 XREFS 74529 LOC {3 0.2692406115379694 3 0.7420664628966769 3 0.7420664628966769 3 0.7420664628966769} PREDS {{130 0 0-530 {}} {259 0 0-538 {}}} SUCCS {{146 0 0-540 {}} {146 0 0-541 {}} {146 0 0-542 {}} {146 0 0-543 {}} {146 0 0-544 {}} {146 0 0-545 {}}} CYCLES {}}
set a(0-540) {NAME deltay_square_blue:slc(deltay_square_blue:acc.psp) TYPE READSLICE PAR 0-232 XREFS 74530 LOC {3 0.2692406115379694 3 0.7420664628966769 3 0.7420664628966769 3 0.7420664628966769} PREDS {{146 0 0-539 {}} {258 0 0-537 {}}} SUCCS {{259 0 0-541 {}}} CYCLES {}}
set a(0-541) {NAME deltay_square_blue:not#1 TYPE NOT PAR 0-232 XREFS 74531 LOC {3 0.2692406115379694 3 0.7420664628966769 3 0.7420664628966769 3 0.7420664628966769} PREDS {{146 0 0-539 {}} {259 0 0-540 {}}} SUCCS {{259 0 0-542 {}}} CYCLES {}}
set a(0-542) {NAME if#13:conc#1 TYPE CONCATENATE PAR 0-232 XREFS 74532 LOC {3 0.2692406115379694 3 0.7420664628966769 3 0.7420664628966769 3 0.7420664628966769} PREDS {{146 0 0-539 {}} {259 0 0-541 {}}} SUCCS {{259 0 0-543 {}}} CYCLES {}}
set a(0-543) {LIBRARY mgc_Altera-Cyclone-III-6_beh_psr MODULE mgc_add(11,0,7,1,11) AREA_SCORE 12.00 QUANTITY 4 NAME aif#47:aif:acc TYPE ACCU DELAY {1.38 ns} LIBRARY_DELAY {1.38 ns} PAR 0-232 XREFS 74533 LOC {3 0.2692406115379694 3 0.7420664628966769 3 0.7420664628966769 3 0.9999997853612504 3 0.9999997853612504} PREDS {{146 0 0-539 {}} {259 0 0-542 {}}} SUCCS {{259 0 0-544 {}}} CYCLES {}}
set a(0-544) {NAME aif#47:aif:slc TYPE READSLICE PAR 0-232 XREFS 74534 LOC {3 0.5271740736412963 3 0.9999999250000037 3 0.9999999250000037 3 0.9999999250000037} PREDS {{146 0 0-539 {}} {259 0 0-543 {}}} SUCCS {{259 0 0-545 {}}} CYCLES {}}
set a(0-545) {NAME if#13:not#1 TYPE NOT PAR 0-232 XREFS 74535 LOC {3 0.5271740736412963 3 0.9999999250000037 3 0.9999999250000037 3 0.9999999250000037} PREDS {{146 0 0-539 {}} {259 0 0-544 {}}} SUCCS {{258 0 0-548 {}}} CYCLES {}}
set a(0-546) {NAME aif#47:slc TYPE READSLICE PAR 0-232 XREFS 74536 LOC {3 0.2692406115379694 3 0.7420664628966769 3 0.7420664628966769 3 0.9999999250000037} PREDS {{258 0 0-537 {}}} SUCCS {{259 0 0-547 {}}} CYCLES {}}
set a(0-547) {NAME if#13:not#3 TYPE NOT PAR 0-232 XREFS 74537 LOC {3 0.2692406115379694 3 0.9999999250000037 3 0.9999999250000037 3 0.9999999250000037} PREDS {{259 0 0-546 {}}} SUCCS {{259 0 0-548 {}}} CYCLES {}}
set a(0-548) {NAME if#13:and#2 TYPE AND PAR 0-232 XREFS 74538 LOC {3 0.5271740736412963 3 0.9999999250000037 3 0.9999999250000037 3 0.9999999250000037} PREDS {{258 0 0-529 {}} {258 0 0-545 {}} {258 0 0-233 {}} {259 0 0-547 {}}} SUCCS {{258 0 0-552 {}} {258 0 0-555 {}}} CYCLES {}}
set a(0-549) {LIBRARY mgc_ioport MODULE mgc_out_stdreg(4,8) AREA_SCORE 0.00 QUANTITY 1 NAME io_write(volume:rsc.d) TYPE {I/O_WRITE VAR} DELAY {0.00 ns} PAR 0-232 XREFS 74539 LOC {3 1.0 3 1.0 3 1.0 4 0.0 3 0.9999} PREDS {{260 0 0-549 {}} {80 0 0-557 {}}} SUCCS {{260 0 0-549 {}} {80 0 0-557 {}}} CYCLES {}}
set a(0-550) {NAME aif#41:slc TYPE READSLICE PAR 0-232 XREFS 74540 LOC {3 0.2692406115379694 3 0.7420664628966769 3 0.7420664628966769 3 0.9999999250000037} PREDS {{258 0 0-510 {}}} SUCCS {{259 0 0-551 {}}} CYCLES {}}
set a(0-551) {NAME if#12:not#3 TYPE NOT PAR 0-232 XREFS 74541 LOC {3 0.2692406115379694 3 0.9999999250000037 3 0.9999999250000037 3 0.9999999250000037} PREDS {{259 0 0-550 {}}} SUCCS {{258 0 0-553 {}}} CYCLES {}}
set a(0-552) {NAME not#17 TYPE NOT PAR 0-232 XREFS 74542 LOC {3 0.5271740736412963 3 0.9999999250000037 3 0.9999999250000037 3 0.9999999250000037} PREDS {{258 0 0-548 {}}} SUCCS {{259 0 0-553 {}}} CYCLES {}}
set a(0-553) {NAME and#10 TYPE AND PAR 0-232 XREFS 74543 LOC {3 0.5271740736412963 3 0.9999999250000037 3 0.9999999250000037 3 0.9999999250000037} PREDS {{258 0 0-502 {}} {258 0 0-551 {}} {258 0 0-518 {}} {258 0 0-235 {}} {259 0 0-552 {}}} SUCCS {{259 0 0-554 {}}} CYCLES {}}
set a(0-554) {NAME exs#4 TYPE SIGNEXTEND PAR 0-232 XREFS 74544 LOC {3 0.5271740736412963 3 0.9999999250000037 3 0.9999999250000037 3 0.9999999250000037} PREDS {{259 0 0-553 {}}} SUCCS {{258 0 0-556 {}}} CYCLES {}}
set a(0-555) {NAME exs#2 TYPE SIGNEXTEND PAR 0-232 XREFS 74545 LOC {3 0.5271740736412963 3 0.9999999250000037 3 0.9999999250000037 3 0.9999999250000037} PREDS {{258 0 0-548 {}}} SUCCS {{259 0 0-556 {}}} CYCLES {}}
set a(0-556) {NAME conc#18 TYPE CONCATENATE PAR 0-232 XREFS 74546 LOC {3 0.5271740736412963 3 0.9999999250000037 3 0.9999999250000037 3 0.9999999250000037} PREDS {{258 0 0-554 {}} {259 0 0-555 {}}} SUCCS {{259 0 0-557 {}}} CYCLES {}}
set a(0-557) {LIBRARY mgc_ioport MODULE mgc_out_stdreg(2,30) AREA_SCORE 0.00 QUANTITY 1 NAME io_write(vout:rsc.d) TYPE {I/O_WRITE VAR} DELAY {0.00 ns} PAR 0-232 XREFS 74547 LOC {3 1.0 3 1.0 3 1.0 4 0.0 3 0.9999} PREDS {{260 0 0-557 {}} {80 0 0-549 {}} {259 0 0-556 {}}} SUCCS {{80 0 0-549 {}} {260 0 0-557 {}}} CYCLES {}}
set a(0-558) {NAME vin:asn(acc#8(0).sva) TYPE ASSIGN PAR 0-232 XREFS 74548 LOC {2 0.23041168847941557 2 0.25831018708449066 2 0.25831018708449066 3 0.2366116381694181} PREDS {{260 0 0-558 {}} {256 0 0-297 {}} {258 0 0-381 {}}} SUCCS {{262 0 0-297 {}} {260 0 0-558 {}}} CYCLES {}}
set a(0-559) {NAME vin:asn(acc#8(1).sva) TYPE ASSIGN PAR 0-232 XREFS 74549 LOC {2 0.23041168847941557 2 0.25831018708449066 2 0.25831018708449066 3 0.2366116381694181} PREDS {{260 0 0-559 {}} {256 0 0-300 {}} {258 0 0-407 {}}} SUCCS {{262 0 0-300 {}} {260 0 0-559 {}}} CYCLES {}}
set a(0-560) {NAME vin:asn(red_xy(0).sva) TYPE ASSIGN PAR 0-232 XREFS 74550 LOC {2 0.4449273527536324 2 0.47282585135870747 2 0.47282585135870747 3 0.6123571943821403} PREDS {{260 0 0-560 {}} {256 0 0-349 {}} {258 0 0-440 {}}} SUCCS {{262 0 0-349 {}} {260 0 0-560 {}}} CYCLES {}}
set a(0-561) {NAME vin:asn(red_xy(1).sva) TYPE ASSIGN PAR 0-232 XREFS 74551 LOC {2 0.4449273527536324 2 0.9507796024610199 2 0.9507796024610199 3 0.6123571943821403} PREDS {{260 0 0-561 {}} {256 0 0-353 {}} {258 0 0-442 {}}} SUCCS {{262 0 0-353 {}} {260 0 0-561 {}}} CYCLES {}}
set a(0-562) {NAME vin:asn(blue_xy(0).sva) TYPE ASSIGN PAR 0-232 XREFS 74552 LOC {2 0.4449273527536324 2 0.47282585135870747 2 0.47282585135870747 3 0.6123571943821403} PREDS {{260 0 0-562 {}} {256 0 0-357 {}} {258 0 0-475 {}}} SUCCS {{262 0 0-357 {}} {260 0 0-562 {}}} CYCLES {}}
set a(0-563) {NAME vin:asn(blue_xy(1).sva) TYPE ASSIGN PAR 0-232 XREFS 74553 LOC {2 0.4449273527536324 2 0.9507796024610199 2 0.9507796024610199 3 0.6123571943821403} PREDS {{260 0 0-563 {}} {256 0 0-361 {}} {258 0 0-477 {}}} SUCCS {{262 0 0-361 {}} {260 0 0-563 {}}} CYCLES {}}
set a(0-232) {CHI {0-233 0-234 0-235 0-236 0-237 0-238 0-239 0-240 0-241 0-242 0-243 0-244 0-245 0-246 0-247 0-248 0-249 0-250 0-251 0-252 0-253 0-254 0-255 0-256 0-257 0-258 0-259 0-260 0-261 0-262 0-263 0-264 0-265 0-266 0-267 0-268 0-269 0-270 0-271 0-272 0-273 0-274 0-275 0-276 0-277 0-278 0-279 0-280 0-281 0-282 0-283 0-284 0-285 0-286 0-287 0-288 0-289 0-290 0-291 0-292 0-293 0-294 0-295 0-296 0-297 0-298 0-299 0-300 0-301 0-302 0-303 0-304 0-305 0-306 0-307 0-308 0-309 0-310 0-311 0-312 0-313 0-314 0-315 0-316 0-317 0-318 0-319 0-320 0-321 0-322 0-323 0-324 0-325 0-326 0-327 0-328 0-329 0-330 0-331 0-332 0-333 0-334 0-335 0-336 0-337 0-338 0-339 0-340 0-341 0-342 0-343 0-344 0-345 0-346 0-347 0-348 0-349 0-350 0-351 0-352 0-353 0-354 0-355 0-356 0-357 0-358 0-359 0-360 0-361 0-362 0-363 0-364 0-365 0-366 0-367 0-368 0-369 0-370 0-371 0-372 0-373 0-374 0-375 0-376 0-377 0-378 0-379 0-380 0-381 0-382 0-383 0-384 0-385 0-386 0-387 0-388 0-389 0-390 0-391 0-392 0-393 0-394 0-395 0-396 0-397 0-398 0-399 0-400 0-401 0-402 0-403 0-404 0-405 0-406 0-407 0-408 0-409 0-410 0-411 0-412 0-413 0-414 0-415 0-416 0-417 0-418 0-419 0-420 0-421 0-422 0-423 0-424 0-425 0-426 0-427 0-428 0-429 0-430 0-431 0-432 0-433 0-434 0-435 0-436 0-437 0-438 0-439 0-440 0-441 0-442 0-443 0-444 0-445 0-446 0-447 0-448 0-449 0-450 0-451 0-452 0-453 0-454 0-455 0-456 0-457 0-458 0-459 0-460 0-461 0-462 0-463 0-464 0-465 0-466 0-467 0-468 0-469 0-470 0-471 0-472 0-473 0-474 0-475 0-476 0-477 0-478 0-479 0-480 0-481 0-482 0-483 0-484 0-485 0-486 0-487 0-488 0-489 0-490 0-491 0-492 0-493 0-494 0-495 0-496 0-497 0-498 0-499 0-500 0-501 0-502 0-503 0-504 0-505 0-506 0-507 0-508 0-509 0-510 0-511 0-512 0-513 0-514 0-515 0-516 0-517 0-518 0-519 0-520 0-521 0-522 0-523 0-524 0-525 0-526 0-527 0-528 0-529 0-530 0-531 0-532 0-533 0-534 0-535 0-536 0-537 0-538 0-539 0-540 0-541 0-542 0-543 0-544 0-545 0-546 0-547 0-548 0-549 0-550 0-551 0-552 0-553 0-554 0-555 0-556 0-557 0-558 0-559 0-560 0-561 0-562 0-563} ITERATIONS Infinite LATENCY 3 RESET_LATENCY 0 CSTEPS 4 UNROLL 0 PERIOD {6.67 ns} FULL_PERIOD {6.67 ns} THROUGHPUT_PERIOD 1 %_SHARING_ALLOC {20.00000000000001 %} PIPELINED Yes INITIATION 1 STAGES 4.0 CYCLES_IN 4 TOTAL_CYCLES_IN 4 TOTAL_CYCLES_UNDER 0 TOTAL_CYCLES 4 NAME main TYPE LOOP DELAY {33.33 ns} PAR 0-225 XREFS 74554 LOC {0 1.0 0 1.0 0 1.0 0 1.0} PREDS {{774 0 0-232 {}} {258 0 0-230 {}} {258 0 0-229 {}} {258 0 0-228 {}} {258 0 0-227 {}} {258 0 0-226 {}} {259 0 0-231 {}}} SUCCS {{772 0 0-226 {}} {772 0 0-227 {}} {772 0 0-228 {}} {772 0 0-229 {}} {772 0 0-230 {}} {772 0 0-231 {}} {774 0 0-232 {}}} CYCLES {}}
set a(0-225) {CHI {0-226 0-227 0-228 0-229 0-230 0-231 0-232} ITERATIONS Infinite LATENCY 3 RESET_LATENCY 0 CSTEPS 0 UNROLL 0 PERIOD {6.67 ns} FULL_PERIOD {6.67 ns} THROUGHPUT_PERIOD 1 %_SHARING_ALLOC {20.00000000000001 %} PIPELINED No CYCLES_IN 0 TOTAL_CYCLES_IN 0 TOTAL_CYCLES_UNDER 4 TOTAL_CYCLES 4 NAME core:rlp TYPE LOOP DELAY {33.33 ns} PAR {} XREFS 74555 LOC {0 0.0 0 0.0 0 0.0 1 0.0} PREDS {} SUCCS {} CYCLES {}}
set a(0-225-TOTALCYCLES) {4}
set a(0-225-QMOD) {mgc_Altera-Cyclone-III-6_beh_psr.mgc_add(4,0,4,0,5) {0-258 0-287} mgc_Altera-Cyclone-III-6_beh_psr.mgc_add(5,0,5,1,6) {0-260 0-275 0-283 0-410 0-445} mgc_Altera-Cyclone-III-6_beh_psr.mgc_add(5,0,5,0,6) 0-273 mgc_Altera-Cyclone-III-6_beh_psr.mgc_add(4,0,2,1,4) {0-291 0-380 0-406} mgc_Altera-Cyclone-III-6_beh_psr.mgc_and(4,2) {0-299 0-302} mgc_Altera-Cyclone-III-6_beh_psr.mgc_and(10,2) {0-352 0-356 0-360 0-364} mgc_Altera-Cyclone-III-6_beh_psr.mgc_add(7,0,6,0,7) {0-367 0-401} mgc_Altera-Cyclone-III-6_beh_psr.mgc_add(9,0,8,1,9) {0-374 0-386 0-393} mgc_Altera-Cyclone-III-6_beh_psr.mgc_mux(4,1,2) {0-381 0-407} mgc_Altera-Cyclone-III-6_beh_psr.mgc_mux(10,1,2) {0-440 0-442 0-475 0-477} mgc_Altera-Cyclone-III-6_beh_psr.mgc_add(12,0,11,0,12) {0-483 0-490 0-509 0-536} mgc_Altera-Cyclone-III-6_beh_psr.mgc_add(11,0,7,1,11) {0-497 0-516 0-524 0-543} mgc_ioport.mgc_out_stdreg(4,8) 0-549 mgc_ioport.mgc_out_stdreg(2,30) 0-557}
set a(0-225-PROC_NAME) {core}
set a(0-225-HIER_NAME) {/markers/core}
set a(TOP) {0-225}

