============================================================
   Tang Dynasty, V5.6.71036
      Copyright (c) 2012-2023 Anlogic Inc.
   Executable = D:/eg4s20/TD 5.6.2/bin/td.exe
   Built at =   20:34:38 Mar 21 2023
   Run by =     W1030
   Run Date =   Tue May 14 09:30:42 2024

   Run on =     LMZS
============================================================
RUN-1002 : start command "open_project m0soc.prj"
RUN-1001 : Print Global Property
RUN-1001 : ---------------------------------------------------------------
RUN-1001 :        Parameters        |  Settings  |  Default Values  |  Note  
RUN-1001 : ---------------------------------------------------------------
RUN-1001 :          message         |  standard  |     standard     |        
RUN-1001 :   mixed_pack_place_flow  |     on     |        on        |        
RUN-1001 :        qor_monitor       |    off     |       off        |        
RUN-1001 :        syn_ip_flow       |    off     |       off        |        
RUN-1001 :          thread          |    auto    |       auto       |        
RUN-1001 : ---------------------------------------------------------------
RUN-1001 : Print Design Property
RUN-1001 : --------------------------------------------------------------
RUN-1001 :        Parameters       |  Settings  |  Default Values  |  Note  
RUN-1001 : --------------------------------------------------------------
RUN-1001 :   default_reg_initial   |    auto    |       auto       |        
RUN-1001 :        infer_add        |     on     |        on        |        
RUN-1001 :        infer_fsm        |    off     |       off        |        
RUN-1001 :        infer_mult       |     on     |        on        |        
RUN-1001 :        infer_ram        |     on     |        on        |        
RUN-1001 :        infer_reg        |     on     |        on        |        
RUN-1001 :   infer_reg_init_value  |     on     |        on        |        
RUN-1001 :        infer_rom        |     on     |        on        |        
RUN-1001 :      infer_shifter      |     on     |        on        |        
RUN-1001 : --------------------------------------------------------------
RUN-1001 : Print Rtl Property
RUN-1001 : --------------------------------------------------------------
RUN-1001 :        Parameters       |  Settings  |  Default Values  |  Note  
RUN-1001 : --------------------------------------------------------------
RUN-1001 :       compress_add      |   ripple   |      ripple      |        
RUN-1001 :        elf_sload        |    off     |       off        |        
RUN-1001 :       fix_undriven      |     0      |        0         |        
RUN-1001 :         flatten         |    off     |       off        |        
RUN-1001 :       gate_sharing      |     on     |        on        |        
RUN-1001 :    hdl_warning_level    |   normal   |      normal      |        
RUN-1001 :   impl_internal_tribuf  |     on     |        on        |        
RUN-1001 :      impl_set_reset     |     on     |        on        |        
RUN-1001 :        infer_gsr        |    off     |       off        |        
RUN-1001 :      keep_hierarchy     |    auto    |       auto       |        
RUN-1001 :        max_fanout       |    9999    |       9999       |        
RUN-1001 :      max_oh2bin_len     |     10     |        10        |        
RUN-1001 :       merge_equal       |     on     |        on        |        
RUN-1001 :       merge_equiv       |     on     |        on        |        
RUN-1001 :        merge_mux        |    off     |       off        |        
RUN-1001 :     min_control_set     |     8      |        8         |        
RUN-1001 :      min_ripple_len     |    auto    |       auto       |        
RUN-1001 :       oh2bin_ratio      |    0.08    |       0.08       |        
RUN-1001 :     opt_adder_fanout    |     on     |        on        |        
RUN-1001 :        opt_arith        |     on     |        on        |        
RUN-1001 :       opt_big_gate      |    off     |       off        |        
RUN-1001 :        opt_const        |     on     |        on        |        
RUN-1001 :      opt_const_mult     |     on     |        on        |        
RUN-1001 :       opt_lessthan      |     on     |        on        |        
RUN-1001 :         opt_mux         |    off     |       off        |        
RUN-1001 :         opt_ram         |    high    |       high       |        
RUN-1001 :      rtl_sim_model      |    off     |       off        |        
RUN-1001 :         seq_syn         |     on     |        on        |        
RUN-1001 : --------------------------------------------------------------
HDL-1007 : analyze verilog file ../../../rtl/al_ip/SDRAM.v
HDL-1007 : analyze verilog file ../../../rtl/al_ip/clk_gen.v
HDL-1007 : undeclared symbol 'open', assumed default net type 'wire' in ../../../rtl/al_ip/clk_gen.v(93)
HDL-1007 : analyze verilog file ../../../rtl/al_ip/fifo_data.v
HDL-1007 : analyze verilog file ../../al_ip/sd2isp_fifo.v
HDL-1007 : analyze verilog file ../../al_ip/fifo_buf.v
HDL-1007 : analyze verilog file ../../../rtl/AHBISPSYS/AHBISPSYS.v
HDL-1007 : analyze verilog file ../../../rtl/AHBISPSYS/conv_mask4.v
HDL-1007 : analyze verilog file ../../../rtl/AHBISPSYS/conv_mask5.v
HDL-1007 : analyze verilog file ../../../rtl/AHBISPSYS/conv_mask6.v
HDL-1007 : analyze verilog file ../../../rtl/AHBISPSYS/demosaic.v
HDL-1007 : analyze verilog file ../../../rtl/AHBISPSYS/gamma.v
HDL-1007 : analyze verilog file ../../../rtl/AHBISPSYS/gamma_rom.v
HDL-1007 : analyze verilog file ../../../rtl/AHBISPSYS/slidingWindow_5X5.v
HDL-1007 : analyze verilog file ../../../rtl/AHBlite_Block_RAM.v
HDL-1007 : analyze verilog file ../../../rtl/Block_RAM.v
HDL-1007 : analyze verilog file ../../../rtl/CortexM0_SoC.v
HDL-1007 : undeclared symbol 'row', assumed default net type 'wire' in ../../../rtl/CortexM0_SoC.v(107)
HDL-1007 : analyze verilog file ../../../rtl/ahb/AHBlite_Decoder.v
HDL-1007 : analyze verilog file ../../../rtl/ahb/AHBlite_Interconnect.v
HDL-1007 : analyze verilog file ../../../rtl/ahb/AHBlite_SlaveMUX.v
HDL-1007 : analyze verilog file ../../../rtl/apb/cmsdk_ahb_to_apb.v
HDL-1007 : analyze verilog file ../../../rtl/apb/cmsdk_apb_slave_mux.v
HDL-1007 : analyze verilog file ../../../rtl/apb_gpio/apb_sdcard.v
HDL-1007 : analyze verilog file ../../../rtl/apb_sdcard/apb_sdcard.v
HDL-1007 : analyze verilog file ../../../rtl/apb_sdcard/sd_reader.v
HDL-1007 : analyze verilog file ../../../rtl/apb_sdcard/sdcmd_ctrl.v
HDL-1007 : analyze verilog file ../../../rtl/apb_vga/apb_sdcard.v
HDL-1007 : analyze verilog file ../../../rtl/apb_vga/vga_ctrl.v
HDL-1007 : analyze verilog file ../../../rtl/cortexm0ds_logic.v
HDL-1007 : analyze verilog file ../../../rtl/sdram/ctrl/sdram_a_ref.v
HDL-1007 : analyze verilog file ../../../rtl/sdram/ctrl/sdram_arbit.v
HDL-1007 : analyze verilog file ../../../rtl/sdram/ctrl/sdram_ctrl.v
HDL-1007 : analyze verilog file ../../../rtl/sdram/ctrl/sdram_init.v
HDL-1007 : analyze verilog file ../../../rtl/sdram/ctrl/sdram_read.v
HDL-1007 : analyze verilog file ../../../rtl/sdram/ctrl/sdram_write.v
HDL-1007 : analyze verilog file ../../../rtl/sdram/fifo_ctrl.v
HDL-1007 : analyze verilog file ../../../rtl/sdram/sdram_top.v
HDL-1007 : analyze verilog file ../../../rtl/AHBISPSYS/bypass.v
RUN-1001 : Project manager successfully analyzed 37 source files.
RUN-1002 : start command "import_device eagle_s20.db -package EG4S20BG256"
ARC-1001 : Device Initialization.
ARC-1001 : ------------------------------------------------------------------
ARC-1001 :            OPTION            |          IO          |   SETTING   
ARC-1001 : ------------------------------------------------------------------
ARC-1001 :   cso_b/cclk/mosi/miso/dout  |  T3/R11/T10/P10/S11  |    gpio    
ARC-1001 :             done             |         P13          |    gpio    
ARC-1001 :           program_b          |          T2          |  dedicate  
ARC-1001 :        tdi/tms/tck/tdo       |   C12/A15/C14/E14    |  dedicate  
ARC-1001 : ------------------------------------------------------------------
ARC-1004 : Device setting, marked 5 dedicate IOs in total.
RUN-1002 : start command "import_db ../syn_1/m0soc_gate.db"
RUN-1001 : Importing database generated by Tang Dynasty, V5.6.71036.
RUN-1001 : Database version number 46146.
RUN-1001 : Import flow parameters
RUN-1001 : Import timing constraints
RUN-1001 : Import IO constraints
RUN-1001 : Import Inst constraints
RUN-1001 : Import design success TD_VERSION=5.6.71036 , DB_VERSION=46146
RUN-1003 : finish command "import_db ../syn_1/m0soc_gate.db" in  1.314291s wall, 0.890625s user + 0.000000s system = 0.890625s CPU (67.8%)

RUN-1004 : used memory is 267 MB, reserved memory is 244 MB, peak memory is 272 MB
RUN-1002 : start command "read_sdc ../../m0soc.sdc"
RUN-1002 : start command "get_ports clk"
RUN-1002 : start command "create_clock -name clk -period 41.6 -waveform 20.8 41.6  -add"
RUN-1102 : create_clock: clock name: clk, type: 0, period: 41600, rise: 20800, fall: 0.
RUN-1002 : start command "derive_pll_clocks"
USR-1002 : Gen clock cmd:  create_generated_clock -name {clk_gen_inst/pll_inst.clkc[1]} -source [get_ports {clk}] -master_clock {clk} -multiply_by 6.2500 [get_pins {clk_gen_inst/pll_inst.clkc[1]}]
RUN-1002 : start command "get_ports clk"
RUN-1002 : start command "get_pins clk_gen_inst/pll_inst.clkc[1]"
RUN-1002 : start command "create_generated_clock -name clk_gen_inst/pll_inst.clkc[1] -source  -master_clock clk -multiply_by 6.2500 "
USR-1002 : Gen clock cmd:  create_generated_clock -name {clk_gen_inst/pll_inst.clkc[3]} -source [get_ports {clk}] -master_clock {clk} -multiply_by 6.2500 [get_pins {clk_gen_inst/pll_inst.clkc[3]}]
RUN-1002 : start command "get_ports clk"
RUN-1002 : start command "get_pins clk_gen_inst/pll_inst.clkc[3]"
RUN-1002 : start command "create_generated_clock -name clk_gen_inst/pll_inst.clkc[3] -source  -master_clock clk -multiply_by 6.2500 "
USR-1002 : Gen clock cmd:  create_generated_clock -name {clk_gen_inst/pll_inst.clkc[4]} -source [get_ports {clk}] -master_clock {clk} -multiply_by 8.3333 [get_pins {clk_gen_inst/pll_inst.clkc[4]}]
RUN-1002 : start command "get_ports clk"
RUN-1002 : start command "get_pins clk_gen_inst/pll_inst.clkc[4]"
RUN-1002 : start command "create_generated_clock -name clk_gen_inst/pll_inst.clkc[4] -source  -master_clock clk -multiply_by 8.3333 "
RUN-1002 : start command "read_sdc -ip fifo_data ../../../rtl/al_ip/fifo_data.tcl"
RUN-1002 : start command "get_ports clkw"
RUN-1002 : start command "get_nets  clkw  "
RUN-1002 : start command "get_clocks -nowarn -of nets 94227287506944"
RUN-1002 : start command "get_ports clkr"
RUN-1002 : start command "get_nets  clkr  "
RUN-1002 : start command "get_clocks -nowarn -of nets 4230542786560"
RUN-1002 : start command "get_property -nowarn -max PERIOD "
RUN-1002 : start command "get_property -nowarn -max PERIOD "
RUN-1002 : start command "get_regs rd_to_wr_cross_inst/primary_addr_gray_reg[*]"
RUN-1002 : start command "get_regs rd_to_wr_cross_inst/sync_r1[*]"
RUN-1002 : start command "set_max_delay -from  -to  4.6920000000000002 -datapath_only"
RUN-1002 : start command "get_regs rd_to_wr_cross_inst/primary_addr_gray_reg[*]"
RUN-1002 : start command "get_regs rd_to_wr_cross_inst/sync_r1[*]"
RUN-1002 : start command "set_false_path -from  -to  -hold 4.6920000000000002"
USR-1002 : set_false_path -help -setup -hold -from <list> -rise_from <list> -fall_from <list> -to <list> -rise_to <list> -fall_to <list> -through <list>
RUN-1002 : start command "get_regs wr_to_rd_cross_inst/primary_addr_gray_reg[*]"
RUN-1002 : start command "get_regs wr_to_rd_cross_inst/sync_r1[*]"
RUN-1002 : start command "set_max_delay -from  -to  4.6920000000000002 -datapath_only"
RUN-1002 : start command "get_regs wr_to_rd_cross_inst/primary_addr_gray_reg[*]"
RUN-1002 : start command "get_regs wr_to_rd_cross_inst/sync_r1[*]"
RUN-1002 : start command "set_false_path -from  -to  -hold 4.6920000000000002"
USR-1002 : set_false_path -help -setup -hold -from <list> -rise_from <list> -fall_from <list> -to <list> -rise_to <list> -fall_to <list> -through <list>
RUN-1002 : start command "get_ports clkw"
RUN-1002 : start command "get_nets  clkw  "
RUN-1002 : start command "get_clocks -nowarn -of nets 4221952851968"
RUN-1002 : start command "get_ports clkr"
RUN-1002 : start command "get_nets  clkr  "
RUN-1002 : start command "get_clocks -nowarn -of nets 94227287506944"
RUN-1002 : start command "get_property -nowarn -max PERIOD "
RUN-1002 : start command "get_property -nowarn -max PERIOD "
RUN-1002 : start command "get_regs rd_to_wr_cross_inst/primary_addr_gray_reg[*]"
RUN-1002 : start command "get_regs rd_to_wr_cross_inst/sync_r1[*]"
RUN-1002 : start command "set_max_delay -from  -to  4.6920000000000002 -datapath_only"
RUN-1002 : start command "get_regs rd_to_wr_cross_inst/primary_addr_gray_reg[*]"
RUN-1002 : start command "get_regs rd_to_wr_cross_inst/sync_r1[*]"
RUN-1002 : start command "set_false_path -from  -to  -hold 4.6920000000000002"
USR-1002 : set_false_path -help -setup -hold -from <list> -rise_from <list> -fall_from <list> -to <list> -rise_to <list> -fall_to <list> -through <list>
RUN-1002 : start command "get_regs wr_to_rd_cross_inst/primary_addr_gray_reg[*]"
RUN-1002 : start command "get_regs wr_to_rd_cross_inst/sync_r1[*]"
RUN-1002 : start command "set_max_delay -from  -to  4.6920000000000002 -datapath_only"
RUN-1002 : start command "get_regs wr_to_rd_cross_inst/primary_addr_gray_reg[*]"
RUN-1002 : start command "get_regs wr_to_rd_cross_inst/sync_r1[*]"
RUN-1002 : start command "set_false_path -from  -to  -hold 4.6920000000000002"
USR-1002 : set_false_path -help -setup -hold -from <list> -rise_from <list> -fall_from <list> -to <list> -rise_to <list> -fall_to <list> -through <list>
RUN-1002 : start command "read_sdc -ip sd2isp_fifo ../../al_ip/sd2isp_fifo.tcl"
RUN-1002 : start command "get_ports clkw"
RUN-1002 : start command "get_nets  clkw  "
RUN-1002 : start command "get_clocks -nowarn -of nets 83618718285824"
RUN-1002 : start command "get_ports clkr"
RUN-1002 : start command "get_nets  clkr  "
RUN-1002 : start command "get_clocks -nowarn -of nets 4221952851968"
RUN-1002 : start command "get_property -nowarn -max PERIOD "
RUN-1002 : start command "get_property -nowarn -max PERIOD "
RUN-1002 : start command "get_regs rd_to_wr_cross_inst/primary_addr_gray_reg[*]"
RUN-1002 : start command "get_regs rd_to_wr_cross_inst/sync_r1[*]"
RUN-1002 : start command "set_max_delay -from  -to  6.3559999999999999 -datapath_only"
RUN-1002 : start command "get_regs rd_to_wr_cross_inst/primary_addr_gray_reg[*]"
RUN-1002 : start command "get_regs rd_to_wr_cross_inst/sync_r1[*]"
RUN-1002 : start command "set_false_path -from  -to  -hold 6.3559999999999999"
USR-1002 : set_false_path -help -setup -hold -from <list> -rise_from <list> -fall_from <list> -to <list> -rise_to <list> -fall_to <list> -through <list>
RUN-1002 : start command "get_regs wr_to_rd_cross_inst/primary_addr_gray_reg[*]"
RUN-1002 : start command "get_regs wr_to_rd_cross_inst/sync_r1[*]"
RUN-1002 : start command "set_max_delay -from  -to  6.3559999999999999 -datapath_only"
RUN-1002 : start command "get_regs wr_to_rd_cross_inst/primary_addr_gray_reg[*]"
RUN-1002 : start command "get_regs wr_to_rd_cross_inst/sync_r1[*]"
RUN-1002 : start command "set_false_path -from  -to  -hold 6.3559999999999999"
USR-1002 : set_false_path -help -setup -hold -from <list> -rise_from <list> -fall_from <list> -to <list> -rise_to <list> -fall_to <list> -through <list>
RUN-1002 : start command "place"
RUN-1001 : Open license file D:/eg4s20/TD 5.6.2/license/Anlogic.lic
RUN-1001 : Print Global Property
RUN-1001 : ---------------------------------------------------------------
RUN-1001 :        Parameters        |  Settings  |  Default Values  |  Note  
RUN-1001 : ---------------------------------------------------------------
RUN-1001 :          message         |  standard  |     standard     |        
RUN-1001 :   mixed_pack_place_flow  |     on     |        on        |        
RUN-1001 :        qor_monitor       |    off     |       off        |        
RUN-1001 :        syn_ip_flow       |    off     |       off        |        
RUN-1001 :          thread          |    auto    |       auto       |        
RUN-1001 : ---------------------------------------------------------------
RUN-1001 : Print Place Property
RUN-1001 : --------------------------------------------------------------
RUN-1001 :        Parameters       |  Settings  |  Default Values  |  Note  
RUN-1001 : --------------------------------------------------------------
RUN-1001 :      detailed_place     |     on     |        on        |        
RUN-1001 :          effort         |   medium   |      medium      |        
RUN-1001 :         fix_hold        |    off     |       off        |        
RUN-1001 :       legalization      |    ori     |       ori        |        
RUN-1001 :      new_spreading      |     on     |        on        |        
RUN-1001 :        opt_timing       |   medium   |      medium      |        
RUN-1001 :   post_clock_route_opt  |    off     |       off        |        
RUN-1001 :       pr_strategy       |     1      |        1         |        
RUN-1001 :        relaxation       |    1.00    |       1.00       |        
RUN-1001 :         retiming        |    off     |       off        |        
RUN-1001 : --------------------------------------------------------------
PHY-3001 : Placer runs in 18 thread(s).
RUN-1002 : start command "legalize_phy_inst"
SYN-1011 : Flatten model CortexM0_SoC
SYN-5055 WARNING: The kept net Interconncet/HADDR[31] will be merged to another kept net HADDR_P2[31]
SYN-5055 WARNING: The kept net Interconncet/HADDR[30] will be merged to another kept net HADDR_P2[30]
SYN-5055 WARNING: The kept net Interconncet/HADDR[29] will be merged to another kept net HADDR_P2[29]
SYN-5055 WARNING: The kept net Interconncet/HADDR[28] will be merged to another kept net HADDR_P2[28]
SYN-5055 WARNING: The kept net Interconncet/HADDR[27] will be merged to another kept net HADDR_P2[27]
SYN-5055 WARNING: The kept net Interconncet/HADDR[26] will be merged to another kept net HADDR_P2[26]
SYN-5055 WARNING: The kept net Interconncet/HADDR[25] will be merged to another kept net HADDR_P2[25]
SYN-5055 WARNING: The kept net Interconncet/HADDR[24] will be merged to another kept net HADDR_P2[24]
SYN-5055 WARNING: The kept net Interconncet/HADDR[23] will be merged to another kept net HADDR_P2[23]
SYN-5055 WARNING: The kept net Interconncet/HADDR[22] will be merged to another kept net HADDR_P2[22]
SYN-5055 Similar messages will be suppressed.
RUN-1002 : start command "phys_opt -simplify_lut"
SYN-4027 : Net sd_reader/clk is clkc1 of pll clk_gen_inst/pll_inst.
SYN-4027 : Net clk_148m_vga_dup_1 is clkc3 of pll clk_gen_inst/pll_inst.
SYN-4027 : Net sdram_top_inst/fifo_ctrl_inst/sys_clk is clkc4 of pll clk_gen_inst/pll_inst.
SYN-4019 : Net clk_dup_11 is refclk of pll clk_gen_inst/pll_inst.
SYN-4024 : Net "SWCLK_dup_1" drives clk pins.
SYN-4025 : Tag rtl::Net SWCLK_dup_1 as clock net
SYN-4025 : Tag rtl::Net clk_148m_vga_dup_1 as clock net
SYN-4025 : Tag rtl::Net clk_dup_11 as clock net
SYN-4025 : Tag rtl::Net sd_reader/clk as clock net
SYN-4025 : Tag rtl::Net sdram_top_inst/fifo_ctrl_inst/sys_clk as clock net
SYN-4026 : Tagged 5 rtl::Net as clock net
PHY-1001 : Populate physical database on model CortexM0_SoC.
RUN-1001 : There are total 9896 instances
RUN-0007 : 6173 luts, 2900 seqs, 455 mslices, 237 lslices, 100 pads, 24 brams, 3 dsps
RUN-1001 : There are total 11021 nets
RUN-6004 WARNING: There are 8 nets with only 1 pin.
RUN-1001 : 6603 nets have 2 pins
RUN-1001 : 3118 nets have [3 - 5] pins
RUN-1001 : 791 nets have [6 - 10] pins
RUN-1001 : 283 nets have [11 - 20] pins
RUN-1001 : 205 nets have [21 - 99] pins
RUN-1001 : 13 nets have 100+ pins
RUN-1001 : Report Control nets information:
RUN-1001 : DFF Distribution
RUN-1001 : ----------------------------------
RUN-1001 :   CE   |  SSR  |  ASR  |  DFF Count  
RUN-1001 : ----------------------------------
RUN-1001 :   No   |  No   |  No   |     226     
RUN-1001 :   No   |  No   |  Yes  |    1283     
RUN-1001 :   No   |  Yes  |  No   |      0      
RUN-1001 :   Yes  |  No   |  No   |     771     
RUN-1001 :   Yes  |  No   |  Yes  |     588     
RUN-1001 :   Yes  |  Yes  |  No   |     32      
RUN-1001 : ----------------------------------
RUN-0007 : Control Group Statistic
RUN-0007 : ---------------------------
RUN-0007 :   #CLK  |  #CE  |  #SSR/ASR  
RUN-0007 : ---------------------------
RUN-0007 :    5    |  58   |     11     
RUN-0007 : ---------------------------
RUN-0007 : Control Set = 74
PHY-3001 : Initial placement ...
PHY-3001 : design contains 9894 instances, 6173 luts, 2900 seqs, 692 slices, 134 macros(692 instances: 455 mslices 237 lslices)
PHY-0007 : Cell area utilization is 38%
PHY-3001 : Start timing update ...
RUN-1002 : start command "start_timer -report"
TMR-2505 : Start building timing graph for model CortexM0_SoC.
TMR-2506 : Build timing graph completely. Port num: 17, tpin num: 46859, tnet num: 11019, tinst num: 9894, tnode num: 56448, tedge num: 76587.
TMR-2508 : Levelizing timing graph completed, there are 73 levels in total.
TMR-2501 : Timing graph initialized successfully.
TMR-2503 : Start to update net delay, extr mode = 2.
TMR-2504 : Update delay of 11019 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 2.
TMR-3001 : Initiate 4 clocks from SDC.
TMR-3004 : Map sdc constraints, there are 12 constraints in total.
TMR-3003 : Constraints initiated successfully.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
PHY-3001 : End timing update;  0.978147s wall, 0.562500s user + 0.000000s system = 0.562500s CPU (57.5%)

PHY-3001 : Global placement ...
PHY-3001 : Initial: Len = 2.66678e+06
PHY-3001 : Clustering ...
PHY-3001 : Level 0 #clusters 9894.
PHY-3001 : Level 1 #clusters 1432.
PHY-3001 : End clustering;  0.078883s wall, 0.062500s user + 0.000000s system = 0.062500s CPU (79.2%)

PHY-3001 : Run with size of 4
PHY-3001 : Cell area utilization is 38%
PHY-3001 : :::0::: Try harder cell spreading with beta_ = 0
PHY-3002 : Step(1): len = 723490, overlap = 322.75
PHY-3002 : Step(2): len = 622481, overlap = 366.312
PHY-3002 : Step(3): len = 464086, overlap = 454.062
PHY-3002 : Step(4): len = 397740, overlap = 497.5
PHY-3002 : Step(5): len = 323440, overlap = 566.438
PHY-3002 : Step(6): len = 283075, overlap = 624.562
PHY-3002 : Step(7): len = 230501, overlap = 676.812
PHY-3002 : Step(8): len = 198390, overlap = 700.594
PHY-3002 : Step(9): len = 171854, overlap = 736.781
PHY-3002 : Step(10): len = 154433, overlap = 769.219
PHY-3002 : Step(11): len = 139772, overlap = 785.75
PHY-3002 : Step(12): len = 128623, overlap = 790.469
PHY-3002 : Step(13): len = 119231, overlap = 802.75
PHY-3001 : :::1::: Try harder cell spreading with beta_ = 2.37177e-06
PHY-3002 : Step(14): len = 136376, overlap = 787.812
PHY-3002 : Step(15): len = 191199, overlap = 639.219
PHY-3002 : Step(16): len = 204386, overlap = 630.875
PHY-3002 : Step(17): len = 207459, overlap = 587.75
PHY-3002 : Step(18): len = 200269, overlap = 561.031
PHY-3002 : Step(19): len = 195892, overlap = 544.312
PHY-3002 : Step(20): len = 191101, overlap = 531.906
PHY-3002 : Step(21): len = 189036, overlap = 558.625
PHY-3002 : Step(22): len = 185675, overlap = 586.938
PHY-3002 : Step(23): len = 181850, overlap = 584.531
PHY-3002 : Step(24): len = 180186, overlap = 558.594
PHY-3002 : Step(25): len = 178144, overlap = 571.438
PHY-3002 : Step(26): len = 175005, overlap = 603.344
PHY-3002 : Step(27): len = 173681, overlap = 620.906
PHY-3002 : Step(28): len = 171729, overlap = 609.75
PHY-3002 : Step(29): len = 169557, overlap = 603.219
PHY-3002 : Step(30): len = 167412, overlap = 605.25
PHY-3002 : Step(31): len = 165708, overlap = 604.344
PHY-3002 : Step(32): len = 163883, overlap = 601.469
PHY-3002 : Step(33): len = 163114, overlap = 603.656
PHY-3002 : Step(34): len = 162462, overlap = 599.969
PHY-3001 : :::2::: Try harder cell spreading with beta_ = 4.74354e-06
PHY-3002 : Step(35): len = 169631, overlap = 588.969
PHY-3002 : Step(36): len = 183134, overlap = 571.031
PHY-3002 : Step(37): len = 190920, overlap = 526.844
PHY-3002 : Step(38): len = 194014, overlap = 514.156
PHY-3002 : Step(39): len = 194325, overlap = 526.688
PHY-3002 : Step(40): len = 193766, overlap = 530.594
PHY-3001 : :::3::: Try harder cell spreading with beta_ = 9.48709e-06
PHY-3002 : Step(41): len = 204634, overlap = 510.094
PHY-3002 : Step(42): len = 222556, overlap = 454.625
PHY-3002 : Step(43): len = 236562, overlap = 404.031
PHY-3002 : Step(44): len = 242671, overlap = 378.031
PHY-3002 : Step(45): len = 242819, overlap = 378.406
PHY-3002 : Step(46): len = 242357, overlap = 385.875
PHY-3002 : Step(47): len = 240078, overlap = 382.812
PHY-3002 : Step(48): len = 238357, overlap = 378.75
PHY-3002 : Step(49): len = 236709, overlap = 381.062
PHY-3001 : :::4::: Try harder cell spreading with beta_ = 1.89742e-05
PHY-3002 : Step(50): len = 254502, overlap = 346.969
PHY-3002 : Step(51): len = 274172, overlap = 319.281
PHY-3002 : Step(52): len = 282756, overlap = 311.438
PHY-3002 : Step(53): len = 284358, overlap = 312.469
PHY-3002 : Step(54): len = 282683, overlap = 303.031
PHY-3002 : Step(55): len = 281590, overlap = 299.781
PHY-3002 : Step(56): len = 280732, overlap = 279.656
PHY-3001 : :::5::: Try harder cell spreading with beta_ = 3.79483e-05
PHY-3002 : Step(57): len = 297211, overlap = 249.031
PHY-3002 : Step(58): len = 315650, overlap = 193.344
PHY-3002 : Step(59): len = 327282, overlap = 199
PHY-3002 : Step(60): len = 330931, overlap = 192.375
PHY-3002 : Step(61): len = 332500, overlap = 183.031
PHY-3002 : Step(62): len = 332725, overlap = 181.031
PHY-3002 : Step(63): len = 330766, overlap = 169.656
PHY-3002 : Step(64): len = 330409, overlap = 174.344
PHY-3002 : Step(65): len = 330817, overlap = 166.188
PHY-3002 : Step(66): len = 331057, overlap = 170.625
PHY-3002 : Step(67): len = 330287, overlap = 163.812
PHY-3001 : :::6::: Try harder cell spreading with beta_ = 7.58967e-05
PHY-3002 : Step(68): len = 347322, overlap = 137.844
PHY-3002 : Step(69): len = 360129, overlap = 122.781
PHY-3002 : Step(70): len = 363499, overlap = 130.062
PHY-3002 : Step(71): len = 365894, overlap = 130.969
PHY-3002 : Step(72): len = 368434, overlap = 133.188
PHY-3002 : Step(73): len = 370593, overlap = 133.062
PHY-3002 : Step(74): len = 370501, overlap = 141.938
PHY-3002 : Step(75): len = 371068, overlap = 130.938
PHY-3002 : Step(76): len = 371780, overlap = 135.938
PHY-3001 : :::7::: Try harder cell spreading with beta_ = 0.000151793
PHY-3002 : Step(77): len = 384368, overlap = 118.5
PHY-3002 : Step(78): len = 391982, overlap = 105.5
PHY-3002 : Step(79): len = 391148, overlap = 98.9688
PHY-3002 : Step(80): len = 392819, overlap = 100.156
PHY-3002 : Step(81): len = 398966, overlap = 89
PHY-3002 : Step(82): len = 402318, overlap = 93.5625
PHY-3002 : Step(83): len = 401028, overlap = 91.7188
PHY-3002 : Step(84): len = 399821, overlap = 93.5938
PHY-3002 : Step(85): len = 400385, overlap = 95.625
PHY-3001 : :::8::: Try harder cell spreading with beta_ = 0.000303587
PHY-3002 : Step(86): len = 408835, overlap = 104.344
PHY-3002 : Step(87): len = 413372, overlap = 104.156
PHY-3002 : Step(88): len = 413795, overlap = 100.094
PHY-3002 : Step(89): len = 415535, overlap = 94.5938
PHY-3002 : Step(90): len = 419418, overlap = 82
PHY-3002 : Step(91): len = 421860, overlap = 76.625
PHY-3002 : Step(92): len = 421377, overlap = 76.75
PHY-3002 : Step(93): len = 421991, overlap = 81.9688
PHY-3002 : Step(94): len = 424141, overlap = 77.3125
PHY-3001 : :::9::: Try harder cell spreading with beta_ = 0.000607174
PHY-3002 : Step(95): len = 428855, overlap = 76.9375
PHY-3002 : Step(96): len = 434445, overlap = 74
PHY-3002 : Step(97): len = 436749, overlap = 71.8438
PHY-3002 : Step(98): len = 439059, overlap = 73.2812
PHY-3002 : Step(99): len = 442041, overlap = 77.5938
PHY-3002 : Step(100): len = 444422, overlap = 75.8125
PHY-3002 : Step(101): len = 444104, overlap = 78.5312
PHY-3002 : Step(102): len = 444248, overlap = 74.1562
PHY-3002 : Step(103): len = 445682, overlap = 77.1562
PHY-3002 : Step(104): len = 446748, overlap = 76.5938
PHY-3002 : Step(105): len = 445993, overlap = 71.9062
PHY-3001 : :::10::: Try harder cell spreading with beta_ = 0.00103805
PHY-3002 : Step(106): len = 449106, overlap = 66.5625
PHY-3002 : Step(107): len = 451307, overlap = 67.0625
PHY-3002 : Step(108): len = 451759, overlap = 63.875
PHY-3002 : Step(109): len = 453078, overlap = 54.3125
PHY-3002 : Step(110): len = 455028, overlap = 54
PHY-3002 : Step(111): len = 456103, overlap = 54
PHY-3002 : Step(112): len = 455893, overlap = 53.4375
PHY-3002 : Step(113): len = 456773, overlap = 53
PHY-3002 : Step(114): len = 459253, overlap = 45.4375
PHY-3002 : Step(115): len = 461012, overlap = 45.4375
PHY-3002 : Step(116): len = 460482, overlap = 45.4375
PHY-3002 : Step(117): len = 460412, overlap = 45.375
PHY-3002 : Step(118): len = 461516, overlap = 45.375
PHY-3001 : :::11::: Try harder cell spreading with beta_ = 0.00194023
PHY-3002 : Step(119): len = 463552, overlap = 45.375
PHY-3002 : Step(120): len = 466433, overlap = 44.5625
PHY-3001 : Legalization ...
PHY-3001 : End legalization;  0.017487s wall, 0.000000s user + 0.000000s system = 0.000000s CPU (n/a%)

PHY-3001 : Run with size of 4
PHY-3001 : Cell area utilization is 45%
PHY-3001 : Analyzing congestion ...
RUN-1001 : Generating global routing grids ...
RUN-1001 : Building simple global routing graph ...
PHY-1001 : Generate routing nets ...
PHY-1001 : Reuse net number 0/11021.
PHY-1001 : Global iterations in 18 thread ...
PHY-1002 : len = 615920, over cnt = 1237(3%), over = 6815, worst = 43
PHY-1001 : End global iterations;  0.318177s wall, 0.046875s user + 0.000000s system = 0.046875s CPU (14.7%)

PHY-1001 : Congestion index: top1 = 81.23, top5 = 59.41, top10 = 50.10, top15 = 44.50.
PHY-3001 : End congestion estimation;  0.427148s wall, 0.187500s user + 0.000000s system = 0.187500s CPU (43.9%)

PHY-3001 : Update density targets...
PHY-3001 : Update congestion history...
PHY-3001 : Update timing in global mode ...
TMR-2503 : Start to update net delay, extr mode = 5.
TMR-2504 : Update delay of 11019 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 5.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
PHY-3001 : End timing update;  0.399647s wall, 0.109375s user + 0.000000s system = 0.109375s CPU (27.4%)

PHY-3001 : :::0::: Try harder cell spreading with beta_ = 0.000204715
PHY-3002 : Step(121): len = 514784, overlap = 8.375
PHY-3002 : Step(122): len = 514343, overlap = 8.53125
PHY-3002 : Step(123): len = 511415, overlap = 9.3125
PHY-3002 : Step(124): len = 508640, overlap = 8.40625
PHY-3002 : Step(125): len = 506891, overlap = 8.65625
PHY-3002 : Step(126): len = 504587, overlap = 9.0625
PHY-3002 : Step(127): len = 502578, overlap = 9.84375
PHY-3002 : Step(128): len = 500522, overlap = 10.4375
PHY-3002 : Step(129): len = 498267, overlap = 11.4375
PHY-3002 : Step(130): len = 496229, overlap = 11.75
PHY-3002 : Step(131): len = 494348, overlap = 12.4688
PHY-3002 : Step(132): len = 492606, overlap = 12.5312
PHY-3002 : Step(133): len = 490633, overlap = 18.1875
PHY-3002 : Step(134): len = 488791, overlap = 18.875
PHY-3002 : Step(135): len = 486862, overlap = 14.75
PHY-3002 : Step(136): len = 485414, overlap = 14.0312
PHY-3002 : Step(137): len = 483591, overlap = 14.2188
PHY-3002 : Step(138): len = 482287, overlap = 14.1875
PHY-3002 : Step(139): len = 481180, overlap = 14.9062
PHY-3001 : :::1::: Try harder cell spreading with beta_ = 0.000409431
PHY-3002 : Step(140): len = 482260, overlap = 14.7812
PHY-3002 : Step(141): len = 485441, overlap = 15.0625
PHY-3001 : :::2::: Try harder cell spreading with beta_ = 0.000728367
PHY-3002 : Step(142): len = 486745, overlap = 15.625
PHY-3002 : Step(143): len = 496350, overlap = 17.4375
PHY-3002 : Step(144): len = 499999, overlap = 18.0938
PHY-3002 : Step(145): len = 501125, overlap = 15.5625
PHY-3002 : Step(146): len = 502461, overlap = 14.125
PHY-3002 : Step(147): len = 503098, overlap = 13.5938
PHY-3002 : Step(148): len = 504040, overlap = 12.625
PHY-3002 : Step(149): len = 505146, overlap = 11.2812
PHY-3002 : Step(150): len = 506686, overlap = 11.9688
PHY-3002 : Step(151): len = 506926, overlap = 12.75
PHY-3002 : Step(152): len = 506729, overlap = 12.3438
PHY-3002 : Step(153): len = 506366, overlap = 11.0938
PHY-3002 : Step(154): len = 505758, overlap = 10.1875
PHY-3002 : Step(155): len = 505243, overlap = 9.6875
PHY-3001 : :::3::: Try harder cell spreading with beta_ = 0.00145673
PHY-3002 : Step(156): len = 506316, overlap = 9.40625
PHY-3002 : Step(157): len = 509960, overlap = 8.875
PHY-3002 : Step(158): len = 515260, overlap = 5.9375
PHY-3002 : Step(159): len = 516860, overlap = 4.0625
PHY-3002 : Step(160): len = 517164, overlap = 4.09375
PHY-3002 : Step(161): len = 519369, overlap = 8.5625
PHY-3002 : Step(162): len = 519647, overlap = 10.5
PHY-3002 : Step(163): len = 518960, overlap = 10.5312
PHY-3002 : Step(164): len = 518682, overlap = 11.1875
PHY-3002 : Step(165): len = 518268, overlap = 11.75
PHY-3001 : :::4::: Try harder cell spreading with beta_ = 0.00291347
PHY-3002 : Step(166): len = 519515, overlap = 13.5938
PHY-3002 : Step(167): len = 521229, overlap = 12.75
PHY-3002 : Step(168): len = 523547, overlap = 13.6562
PHY-3002 : Step(169): len = 524447, overlap = 13.25
PHY-3002 : Step(170): len = 526002, overlap = 13
PHY-3002 : Step(171): len = 527140, overlap = 12.2188
PHY-3002 : Step(172): len = 527882, overlap = 13.5
PHY-3002 : Step(173): len = 529068, overlap = 14.625
PHY-3002 : Step(174): len = 529048, overlap = 13.5938
PHY-3002 : Step(175): len = 528399, overlap = 13.0938
PHY-3002 : Step(176): len = 528110, overlap = 12.8125
PHY-3001 : :::5::: Try harder cell spreading with beta_ = 0.00482991
PHY-3002 : Step(177): len = 528348, overlap = 12.5312
PHY-3002 : Step(178): len = 529481, overlap = 11.75
PHY-3001 : Run with size of 2
PHY-3001 : Cell area utilization is 45%
PHY-3001 : Analyzing congestion ...
RUN-1001 : Generating global routing grids ...
PHY-1001 : Generate routing nets ...
PHY-1001 : Reuse net number 51/11021.
PHY-1001 : Global iterations in 18 thread ...
PHY-1002 : len = 623032, over cnt = 1757(4%), over = 7645, worst = 48
PHY-1001 : End global iterations;  0.370376s wall, 0.062500s user + 0.000000s system = 0.062500s CPU (16.9%)

PHY-1001 : Congestion index: top1 = 76.81, top5 = 59.60, top10 = 50.71, top15 = 45.76.
PHY-3001 : End congestion estimation;  0.497537s wall, 0.171875s user + 0.000000s system = 0.171875s CPU (34.5%)

PHY-3001 : Update density targets...
PHY-3001 : Update congestion history...
PHY-3001 : Update timing in global mode ...
TMR-2503 : Start to update net delay, extr mode = 5.
TMR-2504 : Update delay of 11019 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 5.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
PHY-3001 : End timing update;  0.394370s wall, 0.171875s user + 0.000000s system = 0.171875s CPU (43.6%)

PHY-3001 : :::0::: Try harder cell spreading with beta_ = 0.000148908
PHY-3002 : Step(179): len = 527067, overlap = 86.0938
PHY-3002 : Step(180): len = 525873, overlap = 59.0312
PHY-3002 : Step(181): len = 521664, overlap = 55.3125
PHY-3002 : Step(182): len = 515174, overlap = 49.1875
PHY-3002 : Step(183): len = 509686, overlap = 46.1562
PHY-3002 : Step(184): len = 505269, overlap = 51.4062
PHY-3002 : Step(185): len = 500784, overlap = 49.4688
PHY-3002 : Step(186): len = 496406, overlap = 49.625
PHY-3002 : Step(187): len = 493300, overlap = 50.0938
PHY-3002 : Step(188): len = 490424, overlap = 42.75
PHY-3002 : Step(189): len = 488349, overlap = 44.0625
PHY-3002 : Step(190): len = 485869, overlap = 43.4375
PHY-3002 : Step(191): len = 484114, overlap = 46.6875
PHY-3002 : Step(192): len = 482353, overlap = 45.5
PHY-3001 : :::1::: Try harder cell spreading with beta_ = 0.000297815
PHY-3002 : Step(193): len = 483206, overlap = 45.8125
PHY-3002 : Step(194): len = 485036, overlap = 44.7812
PHY-3002 : Step(195): len = 486342, overlap = 40.3125
PHY-3002 : Step(196): len = 488134, overlap = 38.4062
PHY-3002 : Step(197): len = 490178, overlap = 37
PHY-3001 : :::2::: Try harder cell spreading with beta_ = 0.000595631
PHY-3002 : Step(198): len = 491717, overlap = 32.875
PHY-3002 : Step(199): len = 492892, overlap = 32.1562
PHY-3002 : Step(200): len = 493332, overlap = 31.75
OPT-1001 : Start physical optimization ...
RUN-1002 : start command "start_timer -report"
TMR-2505 : Start building timing graph for model CortexM0_SoC.
TMR-2506 : Build timing graph completely. Port num: 17, tpin num: 46859, tnet num: 11019, tinst num: 9894, tnode num: 56448, tedge num: 76587.
TMR-2508 : Levelizing timing graph completed, there are 73 levels in total.
TMR-2501 : Timing graph initialized successfully.
OPT-1001 : Total overflow 218.06 peak overflow 3.88
OPT-1001 : Start high-fanout net optimization ...
OPT-1001 : Update timing in global mode
PHY-1001 : Start incremental global routing, caller is place ...
RUN-1001 : Generating global routing grids ...
PHY-1001 : Generate routing nets ...
PHY-1001 : Reuse net number 233/11021.
PHY-1001 : Global iterations in 18 thread ...
PHY-1002 : len = 599352, over cnt = 1825(5%), over = 6377, worst = 24
PHY-1001 : End global iterations;  0.413258s wall, 0.203125s user + 0.000000s system = 0.203125s CPU (49.2%)

PHY-1001 : Congestion index: top1 = 62.89, top5 = 50.49, top10 = 44.68, top15 = 41.11.
PHY-1001 : End incremental global routing;  0.540248s wall, 0.250000s user + 0.000000s system = 0.250000s CPU (46.3%)

TMR-2503 : Start to update net delay, extr mode = 5.
TMR-2504 : Update delay of 11019 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 5.
TMR-3001 : Initiate 4 clocks from SDC.
TMR-3004 : Map sdc constraints, there are 12 constraints in total.
TMR-3003 : Constraints initiated successfully.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
OPT-1001 : End timing update;  0.401201s wall, 0.234375s user + 0.000000s system = 0.234375s CPU (58.4%)

OPT-1001 : 5 high-fanout net processed.
PHY-3001 : Start incremental placement ...
PHY-1001 : Populate physical database on model CortexM0_SoC.
PHY-3001 : Initial placement ...
PHY-3001 : eco special cells: 1 has valid locations, 0 needs to be replaced
PHY-3001 : eco pad cells: 100 has valid locations, 0 needs to be replaced
PHY-3001 : eco cells: 9787 has valid locations, 36 needs to be replaced
PHY-3001 : design contains 9925 instances, 6181 luts, 2923 seqs, 692 slices, 134 macros(692 instances: 455 mslices 237 lslices)
PHY-3001 : Global placement ...
PHY-3001 : Initial: Len = 496679
PHY-3001 : Run with size of 4
PHY-3001 : Cell area utilization is 45%
PHY-3001 : Analyzing congestion ...
RUN-1001 : Generating global routing grids ...
PHY-1001 : Generate routing nets ...
PHY-1001 : Reuse net number 9414/11052.
PHY-1001 : Global iterations in 18 thread ...
PHY-1002 : len = 601912, over cnt = 1834(5%), over = 6380, worst = 24
PHY-1001 : End global iterations;  0.073442s wall, 0.046875s user + 0.000000s system = 0.046875s CPU (63.8%)

PHY-1001 : Congestion index: top1 = 62.91, top5 = 50.46, top10 = 44.68, top15 = 41.14.
PHY-3001 : End congestion estimation;  0.220390s wall, 0.156250s user + 0.015625s system = 0.171875s CPU (78.0%)

PHY-3001 : Update density targets...
PHY-3001 : Update congestion history...
PHY-3001 : Update timing in global mode ...
RUN-1002 : start command "start_timer -report"
TMR-2505 : Start building timing graph for model CortexM0_SoC.
TMR-2506 : Build timing graph completely. Port num: 17, tpin num: 46983, tnet num: 11050, tinst num: 9925, tnode num: 56641, tedge num: 76773.
TMR-2508 : Levelizing timing graph completed, there are 73 levels in total.
TMR-2501 : Timing graph initialized successfully.
TMR-2503 : Start to update net delay, extr mode = 5.
TMR-2504 : Update delay of 11050 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 5.
TMR-3001 : Initiate 4 clocks from SDC.
TMR-3004 : Map sdc constraints, there are 12 constraints in total.
TMR-3003 : Constraints initiated successfully.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
PHY-3001 : End timing update;  1.174335s wall, 0.562500s user + 0.000000s system = 0.562500s CPU (47.9%)

PHY-3001 : :::0::: Try harder cell spreading with beta_ = 0
PHY-3002 : Step(201): len = 496380, overlap = 0
PHY-3002 : Step(202): len = 496285, overlap = 0
PHY-3001 : Run with size of 2
PHY-3001 : Cell area utilization is 45%
PHY-3001 : Analyzing congestion ...
PHY-1001 : Generate routing nets ...
PHY-1001 : Incremental mode ON
PHY-1001 : Reuse net number 9422/11052.
PHY-1001 : Global iterations in 18 thread ...
PHY-1002 : len = 601216, over cnt = 1834(5%), over = 6392, worst = 24
PHY-1001 : End global iterations;  0.069123s wall, 0.046875s user + 0.000000s system = 0.046875s CPU (67.8%)

PHY-1001 : Congestion index: top1 = 62.87, top5 = 50.49, top10 = 44.71, top15 = 41.15.
PHY-3001 : End congestion estimation;  0.223150s wall, 0.140625s user + 0.000000s system = 0.140625s CPU (63.0%)

PHY-3001 : Update density targets...
PHY-3001 : Update congestion history...
PHY-3001 : Update timing in global mode ...
TMR-2503 : Start to update net delay, extr mode = 5.
TMR-2504 : Update delay of 11050 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 5.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
PHY-3001 : End timing update;  0.419105s wall, 0.218750s user + 0.000000s system = 0.218750s CPU (52.2%)

PHY-3001 : :::0::: Try harder cell spreading with beta_ = 0.000574445
PHY-3002 : Step(203): len = 496290, overlap = 31.8125
PHY-3002 : Step(204): len = 496466, overlap = 31.9062
PHY-3001 : :::1::: Try harder cell spreading with beta_ = 0.00114889
PHY-3002 : Step(205): len = 496442, overlap = 31.8125
PHY-3002 : Step(206): len = 496442, overlap = 31.8125
PHY-3001 : Final: Len = 496442, Over = 31.8125
PHY-3001 : End incremental placement;  2.326528s wall, 1.171875s user + 0.015625s system = 1.187500s CPU (51.0%)

OPT-1001 : Total overflow 218.50 peak overflow 3.88
OPT-1001 : End high-fanout net optimization;  3.491779s wall, 1.812500s user + 0.015625s system = 1.828125s CPU (52.4%)

OPT-1001 : Current memory(MB): used = 501, reserve = 489, peak = 511.
OPT-1001 : Start global optimization ...
OPT-1001 : Start congestion update ...
RUN-1001 : Generating global routing grids ...
PHY-1001 : Generate routing nets ...
PHY-1001 : Reuse net number 9419/11052.
PHY-1001 : Global iterations in 18 thread ...
PHY-1002 : len = 601096, over cnt = 1830(5%), over = 6304, worst = 24
PHY-1002 : len = 629488, over cnt = 1148(3%), over = 2956, worst = 24
PHY-1002 : len = 647192, over cnt = 463(1%), over = 1186, worst = 20
PHY-1002 : len = 657584, over cnt = 86(0%), over = 203, worst = 11
PHY-1002 : len = 659552, over cnt = 0(0%), over = 0, worst = 0
PHY-1001 : End global iterations;  0.622424s wall, 0.390625s user + 0.000000s system = 0.390625s CPU (62.8%)

PHY-1001 : Congestion index: top1 = 51.23, top5 = 44.26, top10 = 40.62, top15 = 38.37.
OPT-1001 : End congestion update;  0.766689s wall, 0.484375s user + 0.000000s system = 0.484375s CPU (63.2%)

OPT-1001 : Update timing in Manhattan mode
TMR-2503 : Start to update net delay, extr mode = 3.
TMR-2504 : Update delay of 11050 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 3.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
OPT-1001 : End timing update;  0.337612s wall, 0.234375s user + 0.000000s system = 0.234375s CPU (69.4%)

OPT-0007 : Start: WNS -3861 TNS -60486 NUM_FEPS 65
OPT-0007 : Iter 1: improved WNS -3861 TNS -60990 NUM_FEPS 73 with 31 cells processed and 700 slack improved
OPT-0007 : Iter 2: improved WNS -3861 TNS -63244 NUM_FEPS 81 with 5 cells processed and 100 slack improved
OPT-0007 : Iter 3: improved WNS -3861 TNS -64848 NUM_FEPS 89 with 1 cells processed and 0 slack improved
OPT-1001 : End global optimization;  1.122846s wall, 0.718750s user + 0.000000s system = 0.718750s CPU (64.0%)

OPT-1001 : Current memory(MB): used = 500, reserve = 488, peak = 511.
OPT-1001 : End physical optimization;  5.658488s wall, 3.093750s user + 0.015625s system = 3.109375s CPU (55.0%)

PHY-3001 : Start packing ...
SYN-4007 : Packing 0 MUX to BLE ...
SYN-4008 : Packed 0 MUX and 0 SEQ to BLE.
SYN-4007 : Packing 6181 LUT to BLE ...
SYN-4008 : Packed 6181 LUT and 1135 SEQ to BLE.
SYN-4003 : Packing 1788 remaining SEQ's ...
SYN-4005 : Packed 1336 SEQ with LUT/SLICE
SYN-4006 : 3837 single LUT's are left
SYN-4006 : 452 single SEQ's are left
SYN-4011 : Packing model "CortexM0_SoC" (AL_USER_NORMAL) with 6633/8032 primitive instances ...
PHY-3001 : End packing;  0.418228s wall, 0.203125s user + 0.000000s system = 0.203125s CPU (48.6%)

PHY-1001 : Populate physical database on model CortexM0_SoC.
RUN-1001 : There are total 4470 instances
RUN-1001 : 2169 mslices, 2170 lslices, 100 pads, 24 brams, 3 dsps
RUN-1001 : There are total 10115 nets
RUN-6004 WARNING: There are 8 nets with only 1 pin.
RUN-1001 : 5425 nets have 2 pins
RUN-1001 : 3245 nets have [3 - 5] pins
RUN-1001 : 894 nets have [6 - 10] pins
RUN-1001 : 304 nets have [11 - 20] pins
RUN-1001 : 232 nets have [21 - 99] pins
RUN-1001 : 7 nets have 100+ pins
PHY-3001 : design contains 4468 instances, 4339 slices, 134 macros(692 instances: 455 mslices 237 lslices)
PHY-3001 : Cell area utilization is 51%
PHY-3001 : After packing: Len = 506006, Over = 92
PHY-3001 : Run with size of 2
PHY-3001 : Cell area utilization is 51%
PHY-3001 : Analyzing congestion ...
RUN-1001 : Generating global routing grids ...
PHY-1001 : Generate routing nets ...
PHY-1001 : Reuse net number 5189/10115.
PHY-1001 : Global iterations in 18 thread ...
PHY-1002 : len = 645136, over cnt = 1078(3%), over = 1640, worst = 9
PHY-1002 : len = 650016, over cnt = 615(1%), over = 816, worst = 6
PHY-1002 : len = 655872, over cnt = 233(0%), over = 282, worst = 4
PHY-1002 : len = 658760, over cnt = 53(0%), over = 56, worst = 2
PHY-1002 : len = 659568, over cnt = 0(0%), over = 0, worst = 0
PHY-1001 : End global iterations;  0.694890s wall, 0.265625s user + 0.000000s system = 0.265625s CPU (38.2%)

PHY-1001 : Congestion index: top1 = 52.46, top5 = 44.90, top10 = 40.91, top15 = 38.44.
PHY-3001 : End congestion estimation;  0.884736s wall, 0.390625s user + 0.000000s system = 0.390625s CPU (44.2%)

PHY-3001 : Update density targets...
PHY-3001 : Update congestion history...
PHY-3001 : Update timing in global mode ...
RUN-1002 : start command "start_timer -report"
TMR-2505 : Start building timing graph for model CortexM0_SoC.
TMR-2506 : Build timing graph completely. Port num: 17, tpin num: 44290, tnet num: 10113, tinst num: 4468, tnode num: 51779, tedge num: 74828.
TMR-2508 : Levelizing timing graph completed, there are 73 levels in total.
TMR-2501 : Timing graph initialized successfully.
TMR-2503 : Start to update net delay, extr mode = 5.
TMR-2504 : Update delay of 10113 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 5.
TMR-3001 : Initiate 4 clocks from SDC.
TMR-3004 : Map sdc constraints, there are 12 constraints in total.
TMR-3003 : Constraints initiated successfully.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
PHY-3001 : End timing update;  1.315662s wall, 0.640625s user + 0.000000s system = 0.640625s CPU (48.7%)

PHY-3001 : :::0::: Try harder cell spreading with beta_ = 6.33426e-05
PHY-3002 : Step(207): len = 498944, overlap = 104.25
PHY-3002 : Step(208): len = 493598, overlap = 112.5
PHY-3002 : Step(209): len = 490739, overlap = 120.25
PHY-3002 : Step(210): len = 488887, overlap = 120.25
PHY-3002 : Step(211): len = 488099, overlap = 122.25
PHY-3002 : Step(212): len = 487449, overlap = 117.5
PHY-3002 : Step(213): len = 487328, overlap = 119.25
PHY-3002 : Step(214): len = 485888, overlap = 118.5
PHY-3002 : Step(215): len = 485255, overlap = 120
PHY-3002 : Step(216): len = 483632, overlap = 120.5
PHY-3001 : :::1::: Try harder cell spreading with beta_ = 0.000126685
PHY-3002 : Step(217): len = 487989, overlap = 112.75
PHY-3002 : Step(218): len = 494362, overlap = 104
PHY-3002 : Step(219): len = 495528, overlap = 101.5
PHY-3002 : Step(220): len = 497009, overlap = 96.25
PHY-3001 : :::2::: Try harder cell spreading with beta_ = 0.00025337
PHY-3002 : Step(221): len = 502676, overlap = 89.5
PHY-3002 : Step(222): len = 510370, overlap = 76
PHY-3002 : Step(223): len = 514331, overlap = 74.5
PHY-3002 : Step(224): len = 515090, overlap = 75
PHY-3002 : Step(225): len = 514422, overlap = 78
PHY-3001 : Legalization ...
PHY-3001 : End legalization;  0.888459s wall, 0.015625s user + 0.031250s system = 0.046875s CPU (5.3%)

PHY-3001 : Trial Legalized: Len = 551541
PHY-3001 : Run with size of 2
PHY-3001 : Cell area utilization is 51%
PHY-3001 : Analyzing congestion ...
RUN-1001 : Generating global routing grids ...
PHY-1001 : Generate routing nets ...
PHY-1001 : Reuse net number 563/10115.
PHY-1001 : Global iterations in 18 thread ...
PHY-1002 : len = 666168, over cnt = 1400(3%), over = 2345, worst = 7
PHY-1002 : len = 676720, over cnt = 753(2%), over = 1051, worst = 7
PHY-1002 : len = 685920, over cnt = 209(0%), over = 278, worst = 5
PHY-1002 : len = 688560, over cnt = 59(0%), over = 75, worst = 3
PHY-1002 : len = 689520, over cnt = 1(0%), over = 2, worst = 2
PHY-1001 : End global iterations;  0.952190s wall, 0.296875s user + 0.015625s system = 0.312500s CPU (32.8%)

PHY-1001 : Congestion index: top1 = 50.99, top5 = 44.73, top10 = 41.15, top15 = 38.82.
PHY-3001 : End congestion estimation;  1.176239s wall, 0.406250s user + 0.015625s system = 0.421875s CPU (35.9%)

PHY-3001 : Update density targets...
PHY-3001 : Update congestion history...
PHY-3001 : Update timing in global mode ...
TMR-2503 : Start to update net delay, extr mode = 5.
TMR-2504 : Update delay of 10113 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 5.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
PHY-3001 : End timing update;  0.424582s wall, 0.234375s user + 0.000000s system = 0.234375s CPU (55.2%)

PHY-3001 : :::0::: Try harder cell spreading with beta_ = 0.000183136
PHY-3002 : Step(226): len = 536848, overlap = 14.75
PHY-3002 : Step(227): len = 528905, overlap = 24.75
PHY-3002 : Step(228): len = 522658, overlap = 35.5
PHY-3002 : Step(229): len = 517521, overlap = 41.5
PHY-3002 : Step(230): len = 515544, overlap = 47
PHY-3002 : Step(231): len = 514444, overlap = 53
PHY-3001 : :::1::: Try harder cell spreading with beta_ = 0.000366271
PHY-3002 : Step(232): len = 519474, overlap = 49.5
PHY-3002 : Step(233): len = 522980, overlap = 46.25
PHY-3002 : Step(234): len = 525968, overlap = 45.5
PHY-3001 : :::2::: Try harder cell spreading with beta_ = 0.000732542
PHY-3002 : Step(235): len = 530310, overlap = 43.75
PHY-3002 : Step(236): len = 537982, overlap = 41.25
PHY-3002 : Step(237): len = 540975, overlap = 41.25
PHY-3002 : Step(238): len = 542652, overlap = 40
PHY-3002 : Step(239): len = 545068, overlap = 43.25
PHY-3002 : Step(240): len = 546196, overlap = 46
PHY-3002 : Step(241): len = 547161, overlap = 45.5
PHY-3001 : Legalization ...
PHY-3001 : End legalization;  0.010651s wall, 0.000000s user + 0.000000s system = 0.000000s CPU (n/a%)

PHY-3001 : Legalized: Len = 559835, Over = 0
PHY-3001 : Spreading special nets. 36 overflows in 2952 tiles.
PHY-3001 : End spreading;  0.027449s wall, 0.000000s user + 0.000000s system = 0.000000s CPU (n/a%)

PHY-3001 : 50 instances has been re-located, deltaX = 23, deltaY = 20, maxDist = 2.
PHY-3001 : Final: Len = 560875, Over = 0
OPT-1001 : Start physical optimization ...
RUN-1002 : start command "start_timer -report"
TMR-2505 : Start building timing graph for model CortexM0_SoC.
TMR-2506 : Build timing graph completely. Port num: 17, tpin num: 44290, tnet num: 10113, tinst num: 4468, tnode num: 51779, tedge num: 74828.
TMR-2508 : Levelizing timing graph completed, there are 73 levels in total.
TMR-2501 : Timing graph initialized successfully.
RUN-1003 : finish command "start_timer -report" in  1.013780s wall, 0.359375s user + 0.000000s system = 0.359375s CPU (35.4%)

RUN-1004 : used memory is 475 MB, reserved memory is 474 MB, peak memory is 524 MB
OPT-1001 : Total overflow 0.00 peak overflow 0.00
OPT-1001 : Start high-fanout net optimization ...
OPT-1001 : Update timing in global mode
PHY-1001 : Start incremental global routing, caller is place ...
RUN-1001 : Generating global routing grids ...
PHY-1001 : Generate routing nets ...
PHY-1001 : Reuse net number 1781/10115.
PHY-1001 : Global iterations in 18 thread ...
PHY-1002 : len = 686000, over cnt = 1280(3%), over = 2086, worst = 7
PHY-1002 : len = 694136, over cnt = 732(2%), over = 999, worst = 7
PHY-1002 : len = 700992, over cnt = 263(0%), over = 335, worst = 4
PHY-1002 : len = 704136, over cnt = 46(0%), over = 58, worst = 3
PHY-1002 : len = 704896, over cnt = 0(0%), over = 0, worst = 0
PHY-1001 : End global iterations;  0.949117s wall, 0.359375s user + 0.000000s system = 0.359375s CPU (37.9%)

PHY-1001 : Congestion index: top1 = 49.03, top5 = 42.56, top10 = 39.23, top15 = 37.14.
PHY-1001 : End incremental global routing;  1.139639s wall, 0.500000s user + 0.000000s system = 0.500000s CPU (43.9%)

TMR-2503 : Start to update net delay, extr mode = 5.
TMR-2504 : Update delay of 10113 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 5.
TMR-3001 : Initiate 4 clocks from SDC.
TMR-3004 : Map sdc constraints, there are 12 constraints in total.
TMR-3003 : Constraints initiated successfully.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
OPT-1001 : End timing update;  0.432005s wall, 0.171875s user + 0.000000s system = 0.171875s CPU (39.8%)

OPT-1001 : 3 high-fanout net processed.
PHY-3001 : Start incremental placement ...
PHY-1001 : Populate physical database on model CortexM0_SoC.
PHY-3001 : Initial placement ...
PHY-3001 : eco special cells: 1 has valid locations, 0 needs to be replaced
PHY-3001 : eco pad cells: 100 has valid locations, 0 needs to be replaced
PHY-3001 : eco cells: 4363 has valid locations, 13 needs to be replaced
PHY-3001 : design contains 4478 instances, 4349 slices, 134 macros(692 instances: 455 mslices 237 lslices)
PHY-3001 : Global placement ...
PHY-3001 : Initial: Len = 562638
PHY-3001 : Run with size of 4
PHY-3001 : Cell area utilization is 51%
PHY-3001 : Analyzing congestion ...
RUN-1001 : Generating global routing grids ...
PHY-1001 : Generate routing nets ...
PHY-1001 : Reuse net number 9303/10124.
PHY-1001 : Global iterations in 18 thread ...
PHY-1002 : len = 706976, over cnt = 31(0%), over = 36, worst = 3
PHY-1002 : len = 707040, over cnt = 8(0%), over = 8, worst = 1
PHY-1002 : len = 707080, over cnt = 4(0%), over = 4, worst = 1
PHY-1002 : len = 707152, over cnt = 0(0%), over = 0, worst = 0
PHY-1001 : End global iterations;  0.363639s wall, 0.093750s user + 0.000000s system = 0.093750s CPU (25.8%)

PHY-1001 : Congestion index: top1 = 49.01, top5 = 42.53, top10 = 39.26, top15 = 37.18.
PHY-3001 : End congestion estimation;  0.561764s wall, 0.203125s user + 0.000000s system = 0.203125s CPU (36.2%)

PHY-3001 : Update density targets...
PHY-3001 : Update congestion history...
PHY-3001 : Update timing in global mode ...
RUN-1002 : start command "start_timer -report"
TMR-2505 : Start building timing graph for model CortexM0_SoC.
TMR-2506 : Build timing graph completely. Port num: 17, tpin num: 44398, tnet num: 10122, tinst num: 4478, tnode num: 51916, tedge num: 74992.
TMR-2508 : Levelizing timing graph completed, there are 73 levels in total.
TMR-2501 : Timing graph initialized successfully.
TMR-2503 : Start to update net delay, extr mode = 5.
TMR-2504 : Update delay of 10122 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 5.
TMR-3001 : Initiate 4 clocks from SDC.
TMR-3004 : Map sdc constraints, there are 12 constraints in total.
TMR-3003 : Constraints initiated successfully.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
PHY-3001 : End timing update;  1.403832s wall, 0.640625s user + 0.031250s system = 0.671875s CPU (47.9%)

PHY-3001 : :::0::: Try harder cell spreading with beta_ = 0
PHY-3002 : Step(242): len = 562421, overlap = 0
PHY-3002 : Step(243): len = 562243, overlap = 0
PHY-3001 : Run with size of 2
PHY-3001 : Cell area utilization is 51%
PHY-3001 : Analyzing congestion ...
PHY-1001 : Generate routing nets ...
PHY-1001 : Incremental mode ON
PHY-1001 : Reuse net number 9295/10124.
PHY-1001 : Global iterations in 18 thread ...
PHY-1002 : len = 706536, over cnt = 19(0%), over = 19, worst = 1
PHY-1002 : len = 706568, over cnt = 5(0%), over = 5, worst = 1
PHY-1002 : len = 706616, over cnt = 0(0%), over = 0, worst = 0
PHY-1001 : End global iterations;  0.277880s wall, 0.078125s user + 0.000000s system = 0.078125s CPU (28.1%)

PHY-1001 : Congestion index: top1 = 49.01, top5 = 42.50, top10 = 39.24, top15 = 37.17.
PHY-3001 : End congestion estimation;  0.473675s wall, 0.171875s user + 0.000000s system = 0.171875s CPU (36.3%)

PHY-3001 : Update density targets...
PHY-3001 : Update congestion history...
PHY-3001 : Update timing in global mode ...
TMR-2503 : Start to update net delay, extr mode = 5.
TMR-2504 : Update delay of 10122 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 5.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
PHY-3001 : End timing update;  0.439405s wall, 0.203125s user + 0.000000s system = 0.203125s CPU (46.2%)

PHY-3001 : :::0::: Try harder cell spreading with beta_ = 0.000346928
PHY-3002 : Step(244): len = 562128, overlap = 1
PHY-3002 : Step(245): len = 562051, overlap = 0.75
PHY-3001 : Legalization ...
PHY-3001 : End legalization;  0.003940s wall, 0.000000s user + 0.000000s system = 0.000000s CPU (n/a%)

PHY-3001 : Legalized: Len = 562105, Over = 0
PHY-3001 : End spreading;  0.026765s wall, 0.015625s user + 0.000000s system = 0.015625s CPU (58.4%)

PHY-3001 : Final: Len = 562105, Over = 0
PHY-3001 : End incremental placement;  3.156509s wall, 1.296875s user + 0.031250s system = 1.328125s CPU (42.1%)

OPT-1001 : Total overflow 0.00 peak overflow 0.00
OPT-1001 : End high-fanout net optimization;  4.999238s wall, 2.109375s user + 0.031250s system = 2.140625s CPU (42.8%)

OPT-1001 : Current memory(MB): used = 535, reserve = 525, peak = 537.
OPT-1001 : Start path based optimization ...
OPT-1001 : Start congestion update ...
RUN-1001 : Generating global routing grids ...
PHY-1001 : Generate routing nets ...
PHY-1001 : Reuse net number 9294/10124.
PHY-1001 : Global iterations in 18 thread ...
PHY-1002 : len = 706664, over cnt = 27(0%), over = 33, worst = 3
PHY-1002 : len = 706848, over cnt = 5(0%), over = 5, worst = 1
PHY-1002 : len = 706872, over cnt = 0(0%), over = 0, worst = 0
PHY-1001 : End global iterations;  0.273745s wall, 0.156250s user + 0.000000s system = 0.156250s CPU (57.1%)

PHY-1001 : Congestion index: top1 = 49.03, top5 = 42.60, top10 = 39.31, top15 = 37.20.
OPT-1001 : End congestion update;  0.464017s wall, 0.312500s user + 0.000000s system = 0.312500s CPU (67.3%)

OPT-1001 : Update timing in Manhattan mode
TMR-2503 : Start to update net delay, extr mode = 3.
TMR-2504 : Update delay of 10122 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 3.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
OPT-1001 : End timing update;  0.337735s wall, 0.140625s user + 0.015625s system = 0.156250s CPU (46.3%)

OPT-0007 : Start: WNS -3821 TNS -62003 NUM_FEPS 69
PHY-3001 : Start incremental legalization ...
PHY-1001 : Populate physical database on model CortexM0_SoC.
PHY-3001 : Initial placement ...
PHY-3001 : eco special cells: 1 has valid locations, 0 needs to be replaced
PHY-3001 : eco pad cells: 100 has valid locations, 0 needs to be replaced
PHY-3001 : eco cells: 4376 has valid locations, 0 needs to be replaced
PHY-3001 : design contains 4478 instances, 4349 slices, 134 macros(692 instances: 455 mslices 237 lslices)
PHY-3001 : Cell area utilization is 51%
PHY-3001 : Initial: Len = 569333, Over = 0
PHY-3001 : Spreading special nets. 7 overflows in 2952 tiles.
PHY-3001 : End spreading;  0.024530s wall, 0.000000s user + 0.000000s system = 0.000000s CPU (n/a%)

PHY-3001 : 8 instances has been re-located, deltaX = 1, deltaY = 6, maxDist = 1.
PHY-3001 : Final: Len = 569527, Over = 0
PHY-3001 : End incremental legalization;  0.193381s wall, 0.093750s user + 0.000000s system = 0.093750s CPU (48.5%)

OPT-0007 : Iter 1: improved WNS -3771 TNS -43156 NUM_FEPS 60 with 34 cells processed and 11211 slack improved
PHY-3001 : Start incremental legalization ...
PHY-1001 : Populate physical database on model CortexM0_SoC.
PHY-3001 : Initial placement ...
PHY-3001 : eco special cells: 1 has valid locations, 0 needs to be replaced
PHY-3001 : eco pad cells: 100 has valid locations, 0 needs to be replaced
PHY-3001 : eco cells: 4376 has valid locations, 0 needs to be replaced
PHY-3001 : design contains 4478 instances, 4349 slices, 134 macros(692 instances: 455 mslices 237 lslices)
PHY-3001 : Cell area utilization is 51%
PHY-3001 : Initial: Len = 572624, Over = 0
PHY-3001 : Spreading special nets. 4 overflows in 2952 tiles.
PHY-3001 : End spreading;  0.025349s wall, 0.000000s user + 0.000000s system = 0.000000s CPU (n/a%)

PHY-3001 : 5 instances has been re-located, deltaX = 3, deltaY = 2, maxDist = 1.
PHY-3001 : Final: Len = 572832, Over = 0
PHY-3001 : End incremental legalization;  0.210881s wall, 0.109375s user + 0.000000s system = 0.109375s CPU (51.9%)

OPT-0007 : Iter 2: improved WNS -3721 TNS -41373 NUM_FEPS 58 with 22 cells processed and 3010 slack improved
PHY-3001 : Start incremental legalization ...
PHY-1001 : Populate physical database on model CortexM0_SoC.
PHY-3001 : Initial placement ...
PHY-3001 : eco special cells: 1 has valid locations, 0 needs to be replaced
PHY-3001 : eco pad cells: 100 has valid locations, 0 needs to be replaced
PHY-3001 : eco cells: 4376 has valid locations, 0 needs to be replaced
PHY-3001 : design contains 4478 instances, 4349 slices, 134 macros(692 instances: 455 mslices 237 lslices)
PHY-3001 : Cell area utilization is 51%
PHY-3001 : Initial: Len = 574154, Over = 0
PHY-3001 : Spreading special nets. 4 overflows in 2952 tiles.
PHY-3001 : End spreading;  0.023506s wall, 0.015625s user + 0.000000s system = 0.015625s CPU (66.5%)

PHY-3001 : 4 instances has been re-located, deltaX = 1, deltaY = 2, maxDist = 1.
PHY-3001 : Final: Len = 574330, Over = 0
PHY-3001 : End incremental legalization;  0.204368s wall, 0.078125s user + 0.000000s system = 0.078125s CPU (38.2%)

OPT-0007 : Iter 3: improved WNS -3721 TNS -40509 NUM_FEPS 59 with 13 cells processed and 1345 slack improved
OPT-1001 : End path based optimization;  1.762849s wall, 0.984375s user + 0.015625s system = 1.000000s CPU (56.7%)

OPT-1001 : Current memory(MB): used = 536, reserve = 526, peak = 538.
OPT-1001 : Update timing in Manhattan mode
TMR-2503 : Start to update net delay, extr mode = 3.
TMR-2504 : Update delay of 10122 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 3.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
OPT-1001 : End timing update;  0.344205s wall, 0.187500s user + 0.000000s system = 0.187500s CPU (54.5%)

OPT-1001 : Start pin optimization...
OPT-1001 : skip pin optimization...
RUN-1001 : Generating global routing grids ...
PHY-1001 : Generate routing nets ...
PHY-1001 : Reuse net number 9097/10124.
PHY-1001 : Global iterations in 18 thread ...
PHY-1002 : len = 719176, over cnt = 66(0%), over = 90, worst = 4
PHY-1002 : len = 719416, over cnt = 19(0%), over = 20, worst = 2
PHY-1002 : len = 719544, over cnt = 2(0%), over = 2, worst = 1
PHY-1002 : len = 719560, over cnt = 0(0%), over = 0, worst = 0
PHY-1001 : End global iterations;  0.388215s wall, 0.140625s user + 0.000000s system = 0.140625s CPU (36.2%)

PHY-1001 : Congestion index: top1 = 49.96, top5 = 43.10, top10 = 39.72, top15 = 37.54.
OPT-1001 : Update timing in Manhattan mode
TMR-2503 : Start to update net delay, extr mode = 3.
TMR-2504 : Update delay of 10122 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 3.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
OPT-1001 : End timing update;  0.334472s wall, 0.125000s user + 0.000000s system = 0.125000s CPU (37.4%)

RUN-1001 : QoR Analysis:
OPT-0007 :   WNS -3721 TNS -41987 NUM_FEPS 59
RUN-1001 :   No local congestion issue, and most congested 1% tile average routing util is 49.517241
RUN-1001 :   Top critical paths
RUN-1001 :       #1 path slack -3721ps with logic level 2 and starts from PAD
RUN-1001 :   0 HFN exist on timing critical paths out of 10124 nets
RUN-1001 :   0 long nets exist on timing critical paths out of 10124 nets
OPT-1001 : End physical optimization;  9.231714s wall, 4.046875s user + 0.046875s system = 4.093750s CPU (44.3%)

RUN-1003 : finish command "place" in  29.250931s wall, 11.375000s user + 0.343750s system = 11.718750s CPU (40.1%)

RUN-1004 : used memory is 458 MB, reserved memory is 448 MB, peak memory is 538 MB
RUN-1002 : start command "export_db m0soc_place.db"
RUN-1001 : Exported /
RUN-1001 : Exported flow parameters
RUN-1001 : Exported libs
RUN-1001 : Exported entities
RUN-1001 : Exported ports
RUN-1001 : Exported pins
RUN-1001 : Exported instances
RUN-1001 : Exported nets
RUN-1001 : Exported buses
RUN-1001 : Exported models
RUN-1001 : Exported congestions
RUN-1001 : Exported violations
RUN-1001 : Exported timing constraints
RUN-1001 : Exported IO constraints
RUN-1001 : Exported Inst constraints
RUN-1003 : finish command "export_db m0soc_place.db" in  1.091137s wall, 0.937500s user + 0.000000s system = 0.937500s CPU (85.9%)

RUN-1004 : used memory is 458 MB, reserved memory is 449 MB, peak memory is 538 MB
RUN-1002 : start command "route"
RUN-1001 : Open license file D:/eg4s20/TD 5.6.2/license/Anlogic.lic
RUN-1001 : Print Global Property
RUN-1001 : ---------------------------------------------------------------
RUN-1001 :        Parameters        |  Settings  |  Default Values  |  Note  
RUN-1001 : ---------------------------------------------------------------
RUN-1001 :          message         |  standard  |     standard     |        
RUN-1001 :   mixed_pack_place_flow  |     on     |        on        |        
RUN-1001 :        qor_monitor       |    off     |       off        |        
RUN-1001 :        syn_ip_flow       |    off     |       off        |        
RUN-1001 :          thread          |    auto    |       auto       |        
RUN-1001 : ---------------------------------------------------------------
RUN-1001 : Print Route Property
RUN-1001 : -------------------------------------------------------
RUN-1001 :    Parameters    |  Settings  |  Default Values  |  Note  
RUN-1001 : -------------------------------------------------------
RUN-1001 :      effort      |   medium   |      medium      |        
RUN-1001 :     fix_hold     |    off     |       off        |        
RUN-1001 :    opt_timing    |   medium   |      medium      |        
RUN-1001 :   phy_sim_model  |    off     |       off        |        
RUN-1001 :     priority     |   timing   |      timing      |        
RUN-1001 :     swap_pin     |     on     |        on        |        
RUN-1001 : -------------------------------------------------------
PHY-1001 : Route runs in 18 thread(s)
RUN-1001 : There are total 4480 instances
RUN-1001 : 2179 mslices, 2170 lslices, 100 pads, 24 brams, 3 dsps
RUN-1001 : There are total 10124 nets
RUN-6004 WARNING: There are 8 nets with only 1 pin.
RUN-1001 : 5420 nets have 2 pins
RUN-1001 : 3248 nets have [3 - 5] pins
RUN-1001 : 900 nets have [6 - 10] pins
RUN-1001 : 305 nets have [11 - 20] pins
RUN-1001 : 236 nets have [21 - 99] pins
RUN-1001 : 7 nets have 100+ pins
RUN-1002 : start command "start_timer -report"
TMR-2505 : Start building timing graph for model CortexM0_SoC.
TMR-2506 : Build timing graph completely. Port num: 17, tpin num: 44398, tnet num: 10122, tinst num: 4478, tnode num: 51916, tedge num: 74992.
TMR-2508 : Levelizing timing graph completed, there are 73 levels in total.
TMR-2501 : Timing graph initialized successfully.
PHY-1001 : 2179 mslices, 2170 lslices, 100 pads, 24 brams, 3 dsps
TMR-2503 : Start to update net delay, extr mode = 3.
TMR-2504 : Update delay of 10122 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 3.
TMR-3001 : Initiate 4 clocks from SDC.
TMR-3004 : Map sdc constraints, there are 12 constraints in total.
TMR-3003 : Constraints initiated successfully.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
PHY-1001 : Start global routing, caller is route ...
RUN-1001 : Generating global routing grids ...
PHY-1001 : Generate routing nets ...
PHY-1001 : Global iterations in 18 thread ...
PHY-1002 : len = 689160, over cnt = 1317(3%), over = 2234, worst = 8
PHY-1002 : len = 699704, over cnt = 680(1%), over = 943, worst = 7
PHY-1002 : len = 705384, over cnt = 288(0%), over = 401, worst = 5
PHY-1002 : len = 710040, over cnt = 0(0%), over = 0, worst = 0
PHY-1001 : End global iterations;  0.754808s wall, 0.265625s user + 0.000000s system = 0.265625s CPU (35.2%)

PHY-1001 : Congestion index: top1 = 49.14, top5 = 42.89, top10 = 39.60, top15 = 37.35.
PHY-1001 : End global routing;  0.940919s wall, 0.375000s user + 0.000000s system = 0.375000s CPU (39.9%)

PHY-1001 : Start detail routing ...
PHY-1001 : Current memory(MB): used = 533, reserve = 525, peak = 540.
PHY-1001 : Detailed router is running in normal mode.
PHY-1001 : Generate detailed routing grids ...
PHY-1001 : Generate nets ...
PHY-1001 : net SWCLK_dup_1 will be routed on clock mesh
PHY-1001 : net clk_dup_11 will be routed on clock mesh
PHY-1001 : net clk_148m_vga_dup_1 will be routed on clock mesh
PHY-5010 WARNING: Net isp_din[7] is skipped due to 0 input or output
PHY-5010 WARNING: Net isp_din[6] is skipped due to 0 input or output
PHY-5010 WARNING: Net isp_din[5] is skipped due to 0 input or output
PHY-5010 WARNING: Net isp_din[4] is skipped due to 0 input or output
PHY-5010 WARNING: Net isp_din[3] is skipped due to 0 input or output
PHY-5010 WARNING: Net isp_din[2] is skipped due to 0 input or output
PHY-5010 WARNING: Net isp_din[1] is skipped due to 0 input or output
PHY-5010 WARNING: Net isp_din[0] is skipped due to 0 input or output
PHY-1001 : net sd_reader/clk will be routed on clock mesh
PHY-1001 : net sdram_top_inst/fifo_ctrl_inst/sys_clk will be routed on clock mesh
PHY-5010 WARNING: Net isp_din[7] is skipped due to 0 input or output
PHY-5010 WARNING: Net isp_din[6] is skipped due to 0 input or output
PHY-5010 Similar messages will be suppressed.
PHY-1001 : Current memory(MB): used = 793, reserve = 786, peak = 793.
PHY-1001 : End build detailed router design. 2.792700s wall, 1.421875s user + 0.015625s system = 1.437500s CPU (51.5%)

PHY-1001 : Detail Route ...
PHY-1001 : ===== Detail Route Phase 1 =====
PHY-1001 : Clock net routing.....
PHY-1001 : Routed 0% nets.
PHY-1022 : len = 111328, over cnt = 0(0%), over = 0, worst = 0, crit = 0
PHY-1001 : End initial clock net routed; 1.181880s wall, 0.531250s user + 0.000000s system = 0.531250s CPU (44.9%)

PHY-1001 : Current memory(MB): used = 827, reserve = 821, peak = 827.
PHY-1001 : End phase 1; 1.187553s wall, 0.531250s user + 0.000000s system = 0.531250s CPU (44.7%)

PHY-1001 : ===== Detail Route Phase 2 =====
PHY-1001 : Initial routing.....
PHY-1001 : Routed 39% nets.
PHY-1001 : Routed 46% nets.
PHY-1001 : Routed 55% nets.
PHY-1001 : Routed 70% nets.
PHY-1001 : Routed 93% nets.
PHY-1022 : len = 1.92596e+06, over cnt = 996(0%), over = 1009, worst = 2, crit = 0
PHY-1001 : Current memory(MB): used = 832, reserve = 825, peak = 832.
PHY-1001 : End initial routed; 23.276926s wall, 11.468750s user + 0.046875s system = 11.515625s CPU (49.5%)

PHY-1001 : Update timing.....
PHY-1001 : 344/9511(3%) critical/total net(s).
RUN-1001 : ---------------------------------------
RUN-1001 :   Type   |  WNS(ns)  |  TNS(ns)   |  FEP  
RUN-1001 : ---------------------------------------
RUN-1001 :   Setup  |  -3.599   |  -280.520  |  139  
RUN-1001 :   Hold   |   0.124   |   0.000    |   0   
RUN-1001 : ---------------------------------------
PHY-1001 : End update timing; 1.557578s wall, 0.906250s user + 0.000000s system = 0.906250s CPU (58.2%)

PHY-1001 : Current memory(MB): used = 836, reserve = 830, peak = 836.
PHY-1001 : End phase 2; 24.834573s wall, 12.375000s user + 0.046875s system = 12.421875s CPU (50.0%)

PHY-1001 : ===== Detail Route Phase 3 =====
PHY-1001 : Optimize timing.....
PHY-1001 : ===== OPT Iter 1 =====
PHY-1001 : Processed 25 pins with SWNS -3.487ns STNS -273.364ns FEP 139.
PHY-1001 : End OPT Iter 1; 0.163543s wall, 0.078125s user + 0.000000s system = 0.078125s CPU (47.8%)

PHY-1022 : len = 1.92603e+06, over cnt = 1014(0%), over = 1027, worst = 2, crit = 0
PHY-1001 : End optimize timing; 0.294008s wall, 0.140625s user + 0.000000s system = 0.140625s CPU (47.8%)

PHY-1001 : Ripup-reroute.....
PHY-1001 : ===== DR Iter 1 =====
PHY-1022 : len = 1.88406e+06, over cnt = 299(0%), over = 300, worst = 2, crit = 0
PHY-1001 : End DR Iter 1; 1.562676s wall, 0.812500s user + 0.000000s system = 0.812500s CPU (52.0%)

PHY-1001 : ===== DR Iter 2 =====
PHY-1022 : len = 1.8789e+06, over cnt = 43(0%), over = 43, worst = 1, crit = 0
PHY-1001 : End DR Iter 2; 0.476677s wall, 0.265625s user + 0.000000s system = 0.265625s CPU (55.7%)

PHY-1001 : ===== DR Iter 3 =====
PHY-1022 : len = 1.87905e+06, over cnt = 5(0%), over = 5, worst = 1, crit = 0
PHY-1001 : End DR Iter 3; 0.170856s wall, 0.140625s user + 0.000000s system = 0.140625s CPU (82.3%)

PHY-1001 : ===== DR Iter 4 =====
PHY-1022 : len = 1.8791e+06, over cnt = 0(0%), over = 0, worst = 0, crit = 0
PHY-1001 : End DR Iter 4; 0.106702s wall, 0.078125s user + 0.000000s system = 0.078125s CPU (73.2%)

PHY-1001 : Update timing.....
PHY-1001 : 344/9511(3%) critical/total net(s).
RUN-1001 : ---------------------------------------
RUN-1001 :   Type   |  WNS(ns)  |  TNS(ns)   |  FEP  
RUN-1001 : ---------------------------------------
RUN-1001 :   Setup  |  -3.487   |  -274.183  |  139  
RUN-1001 :   Hold   |   0.124   |   0.000    |   0   
RUN-1001 : ---------------------------------------
PHY-1001 : End update timing; 1.568985s wall, 1.078125s user + 0.000000s system = 1.078125s CPU (68.7%)

PHY-1001 : Commit to database.....
PHY-5014 WARNING: Detail route doesn't find pib for clk_gen_inst/pll_inst.fbclk[0]
PHY-1001 : 269 feed throughs used by 137 nets
PHY-1001 : End commit to database; 1.140831s wall, 0.796875s user + 0.000000s system = 0.796875s CPU (69.9%)

PHY-1001 : Current memory(MB): used = 906, reserve = 903, peak = 906.
PHY-1001 : End phase 3; 5.515687s wall, 3.453125s user + 0.000000s system = 3.453125s CPU (62.6%)

PHY-1001 : ===== Detail Route Phase 4 =====
PHY-1001 : Optimize timing.....
PHY-1001 : ===== OPT Iter 1 =====
PHY-1001 : Processed 17 pins with SWNS -3.487ns STNS -273.545ns FEP 139.
PHY-1001 : End OPT Iter 1; 0.147079s wall, 0.125000s user + 0.000000s system = 0.125000s CPU (85.0%)

PHY-1022 : len = 1.8791e+06, over cnt = 3(0%), over = 3, worst = 1, crit = 0
PHY-1001 : End optimize timing; 0.268960s wall, 0.203125s user + 0.000000s system = 0.203125s CPU (75.5%)

PHY-0007 : Phase: 4; Congestion: {, , , }; Timing: {-3.487ns, -273.545ns, 139}
PHY-1001 : Ripup-reroute.....
PHY-1001 : ===== DR Iter 1 =====
PHY-1022 : len = 1.87909e+06, over cnt = 0(0%), over = 0, worst = 0, crit = 0
PHY-1001 : End DR Iter 1; 0.100485s wall, 0.062500s user + 0.000000s system = 0.062500s CPU (62.2%)

PHY-1001 : Update timing.....
PHY-1001 : 344/9511(3%) critical/total net(s).
RUN-1001 : ---------------------------------------
RUN-1001 :   Type   |  WNS(ns)  |  TNS(ns)   |  FEP  
RUN-1001 : ---------------------------------------
RUN-1001 :   Setup  |  -3.487   |  -273.655  |  139  
RUN-1001 :   Hold   |   0.124   |   0.000    |   0   
RUN-1001 : ---------------------------------------
PHY-1001 : End update timing; 1.546458s wall, 1.156250s user + 0.000000s system = 1.156250s CPU (74.8%)

PHY-1001 : Commit to database.....
PHY-5014 WARNING: Detail route doesn't find pib for clk_gen_inst/pll_inst.fbclk[0]
PHY-1001 : 269 feed throughs used by 137 nets
PHY-1001 : End commit to database; 1.208041s wall, 0.578125s user + 0.000000s system = 0.578125s CPU (47.9%)

PHY-1001 : Current memory(MB): used = 912, reserve = 909, peak = 912.
PHY-1001 : End phase 4; 3.147537s wall, 2.000000s user + 0.000000s system = 2.000000s CPU (63.5%)

PHY-1003 : Routed, final wirelength = 1.87909e+06
PHY-1001 : Current memory(MB): used = 915, reserve = 912, peak = 915.
PHY-1001 : End export database. 0.028678s wall, 0.031250s user + 0.000000s system = 0.031250s CPU (109.0%)

PHY-1001 : End detail routing;  37.741872s wall, 19.937500s user + 0.062500s system = 20.000000s CPU (53.0%)

RUN-1003 : finish command "route" in  40.052705s wall, 20.859375s user + 0.093750s system = 20.953125s CPU (52.3%)

RUN-1004 : used memory is 862 MB, reserved memory is 857 MB, peak memory is 915 MB
RUN-1002 : start command "report_area -io_info -file m0soc_phy.area"
RUN-1001 : standard
***Report Model: CortexM0_SoC Device: EG4S20BG256***

IO Statistics
#IO                        45
  #input                    7
  #output                  36
  #inout                    2

Utilization Statistics
#lut                     7971   out of  19600   40.67%
#reg                     3052   out of  19600   15.57%
#le                      8419
  #lut only              5367   out of   8419   63.75%
  #reg only               448   out of   8419    5.32%
  #lut&reg               2604   out of   8419   30.93%
#dsp                        3   out of     29   10.34%
#bram                      16   out of     64   25.00%
  #bram9k                  16
  #fifo9k                   0
#bram32k                    8   out of     16   50.00%
#pad                       45   out of    188   23.94%
  #ireg                     5
  #oreg                    10
  #treg                     1
#pll                        1   out of      4   25.00%
#gclk                       0   out of     16    0.00%

Clock Resource Statistics
Index     ClockNet                                 Type               DriverType         Driver                         Fanout
#1        clk_dup_11                               GCLK               io                 clk_syn_12.di                  1526
#2        sdram_top_inst/fifo_ctrl_inst/sys_clk    GCLK               pll                clk_gen_inst/pll_inst.clkc4    258
#3        sd_reader/clk                            GCLK               pll                clk_gen_inst/pll_inst.clkc1    236
#4        SWCLK_dup_1                              GCLK               io                 SWCLK_syn_2.di                 76
#5        clk_148m_vga_dup_1                       GCLK               pll                clk_gen_inst/pll_inst.clkc3    55


Detailed IO Report

      Name        Direction    Location    IOStandard    DriveStrength    PullType     PackReg   
      RSTn          INPUT         T4        LVCMOS33          N/A          PULLUP       NONE     
     SWCLK          INPUT         F9        LVCMOS25          N/A           N/A         NONE     
      clk           INPUT        K14        LVCMOS25          N/A          PULLUP       NONE     
     sddat0         INPUT         P1        LVCMOS33          N/A          PULLUP       IREG     
     sddat1         INPUT         N1        LVCMOS33          N/A          PULLUP       IREG     
     sddat2         INPUT         R2        LVCMOS33          N/A          PULLUP       IREG     
     sddat3         INPUT         R1        LVCMOS33          N/A          PULLUP       IREG     
     LED[7]        OUTPUT         P5        LVCMOS33           8            NONE        OREG     
     LED[6]        OUTPUT         N5        LVCMOS33           8            NONE        OREG     
     LED[5]        OUTPUT         P4        LVCMOS33           8            NONE        OREG     
     LED[4]        OUTPUT         M5        LVCMOS33           8            NONE        OREG     
     LED[3]        OUTPUT         N4        LVCMOS33           8            NONE        OREG     
     LED[2]        OUTPUT         N3        LVCMOS33           8            NONE        OREG     
     LED[1]        OUTPUT         M4        LVCMOS33           8            NONE        OREG     
     LED[0]        OUTPUT         M3        LVCMOS33           8            NONE        OREG     
  clk_148m_vga     OUTPUT         H2        LVCMOS33           8            NONE        NONE     
    rgb_b[7]       OUTPUT         C1        LVCMOS33           8            NONE        NONE     
    rgb_b[6]       OUTPUT         D1        LVCMOS33           8            NONE        NONE     
    rgb_b[5]       OUTPUT         E2        LVCMOS33           8            NONE        NONE     
    rgb_b[4]       OUTPUT         G3        LVCMOS33           8            NONE        NONE     
    rgb_b[3]       OUTPUT         E1        LVCMOS33           8            NONE        NONE     
    rgb_b[2]       OUTPUT         F2        LVCMOS33           8            NONE        NONE     
    rgb_b[1]       OUTPUT         F1        LVCMOS33           8            NONE        NONE     
    rgb_b[0]       OUTPUT         G1        LVCMOS33           8            NONE        NONE     
    rgb_g[7]       OUTPUT         H5        LVCMOS33           8            NONE        NONE     
    rgb_g[6]       OUTPUT         H1        LVCMOS33           8            NONE        NONE     
    rgb_g[5]       OUTPUT         J6        LVCMOS33           8            NONE        NONE     
    rgb_g[4]       OUTPUT         H3        LVCMOS33           8            NONE        NONE     
    rgb_g[3]       OUTPUT         J1        LVCMOS33           8            NONE        NONE     
    rgb_g[2]       OUTPUT         K1        LVCMOS33           8            NONE        NONE     
    rgb_g[1]       OUTPUT         K2        LVCMOS33           8            NONE        NONE     
    rgb_g[0]       OUTPUT         L1        LVCMOS33           8            NONE        NONE     
    rgb_r[7]       OUTPUT         K6        LVCMOS33           8            NONE        NONE     
    rgb_r[6]       OUTPUT         K3        LVCMOS33           8            NONE        NONE     
    rgb_r[5]       OUTPUT         K5        LVCMOS33           8            NONE        NONE     
    rgb_r[4]       OUTPUT         L4        LVCMOS33           8            NONE        NONE     
    rgb_r[3]       OUTPUT         M1        LVCMOS33           8            NONE        NONE     
    rgb_r[2]       OUTPUT         M2        LVCMOS33           8            NONE        NONE     
    rgb_r[1]       OUTPUT         L3        LVCMOS33           8            NONE        NONE     
    rgb_r[0]       OUTPUT         L5        LVCMOS33           8            NONE        NONE     
     sdclk         OUTPUT         M9        LVCMOS33           8            NONE        OREG     
     vga_hs        OUTPUT         J3        LVCMOS33           8            NONE        NONE     
     vga_vs        OUTPUT         J4        LVCMOS33           8            NONE        NONE     
     SWDIO          INOUT        H16        LVCMOS25           8            N/A         IREG     
     sdcmd          INOUT         P2        LVCMOS33           8           PULLUP     OREG;TREG  
      dm0          OUTPUT        S14        LVCMOS25           8            NONE        NONE     
      cke          OUTPUT        S18        LVCMOS25           8            NONE        NONE     
      we_n         OUTPUT        S19        LVCMOS25           8            NONE        NONE     
     cas_n         OUTPUT        S20        LVCMOS25           8            NONE        NONE     
     ras_n         OUTPUT        S21        LVCMOS25           8            NONE        NONE     
      cs_n         OUTPUT        S22        LVCMOS25           8            NONE        NONE     
    addr[9]        OUTPUT        S23        LVCMOS25           8            NONE        NONE     
    addr[8]        OUTPUT        S24        LVCMOS25           8            NONE        NONE     
    addr[7]        OUTPUT        S25        LVCMOS25           8            NONE        NONE     
    addr[6]        OUTPUT        S26        LVCMOS25           8            NONE        NONE     
    addr[5]        OUTPUT        S27        LVCMOS25           8            NONE        NONE     
    addr[4]        OUTPUT        S28        LVCMOS25           8            NONE        NONE     
      dm2          OUTPUT        S29        LVCMOS25           8            NONE        NONE     
      dm3          OUTPUT        S61        LVCMOS25           8            NONE        NONE     
    addr[3]        OUTPUT        S64        LVCMOS25           8            NONE        NONE     
    addr[2]        OUTPUT        S65        LVCMOS25           8            NONE        NONE     
    addr[1]        OUTPUT        S66        LVCMOS25           8            NONE        NONE     
    addr[0]        OUTPUT        S67        LVCMOS25           8            NONE        NONE     
    addr[10]       OUTPUT        S68        LVCMOS25           8            NONE        NONE     
     ba[0]         OUTPUT        S69        LVCMOS25           8            NONE        NONE     
     ba[1]         OUTPUT        S70        LVCMOS25           8            NONE        NONE     
      clk          OUTPUT        S73        LVCMOS25           8            NONE        NONE     
      dm1          OUTPUT        S76        LVCMOS25           8            NONE        NONE     
     dq[0]          INOUT         S1        LVCMOS25           8           PULLUP     IREG;TREG  
     dq[6]          INOUT        S11        LVCMOS25           8           PULLUP     IREG;TREG  
     dq[7]          INOUT        S12        LVCMOS25           8           PULLUP     IREG;TREG  
     dq[1]          INOUT         S2        LVCMOS25           8           PULLUP     IREG;TREG  
     dq[23]         INOUT        S31        LVCMOS25           8           PULLUP     IREG;TREG  
     dq[22]         INOUT        S32        LVCMOS25           8           PULLUP     IREG;TREG  
     dq[21]         INOUT        S35        LVCMOS25           8           PULLUP     IREG;TREG  
     dq[20]         INOUT        S36        LVCMOS25           8           PULLUP     IREG;TREG  
     dq[19]         INOUT        S37        LVCMOS25           8           PULLUP     IREG;TREG  
     dq[18]         INOUT        S38        LVCMOS25           8           PULLUP     IREG;TREG  
     dq[17]         INOUT        S41        LVCMOS25           8           PULLUP     IREG;TREG  
     dq[16]         INOUT        S42        LVCMOS25           8           PULLUP     IREG;TREG  
     dq[31]         INOUT        S48        LVCMOS25           8           PULLUP     IREG;TREG  
     dq[30]         INOUT        S49        LVCMOS25           8           PULLUP     IREG;TREG  
     dq[2]          INOUT         S5        LVCMOS25           8           PULLUP     IREG;TREG  
     dq[29]         INOUT        S52        LVCMOS25           8           PULLUP     IREG;TREG  
     dq[28]         INOUT        S53        LVCMOS25           8           PULLUP     IREG;TREG  
     dq[27]         INOUT        S54        LVCMOS25           8           PULLUP     IREG;TREG  
     dq[26]         INOUT        S55        LVCMOS25           8           PULLUP     IREG;TREG  
     dq[25]         INOUT        S58        LVCMOS25           8           PULLUP     IREG;TREG  
     dq[24]         INOUT        S59        LVCMOS25           8           PULLUP     IREG;TREG  
     dq[3]          INOUT         S6        LVCMOS25           8           PULLUP     IREG;TREG  
     dq[4]          INOUT         S7        LVCMOS25           8           PULLUP     IREG;TREG  
     dq[8]          INOUT        S78        LVCMOS25           8           PULLUP     IREG;TREG  
     dq[9]          INOUT        S79        LVCMOS25           8           PULLUP     IREG;TREG  
     dq[5]          INOUT         S8        LVCMOS25           8           PULLUP     IREG;TREG  
     dq[10]         INOUT        S82        LVCMOS25           8           PULLUP     IREG;TREG  
     dq[11]         INOUT        S83        LVCMOS25           8           PULLUP     IREG;TREG  
     dq[12]         INOUT        S84        LVCMOS25           8           PULLUP     IREG;TREG  
     dq[13]         INOUT        S85        LVCMOS25           8           PULLUP     IREG;TREG  
     dq[14]         INOUT        S88        LVCMOS25           8           PULLUP     IREG;TREG  
     dq[15]         INOUT        S89        LVCMOS25           8           PULLUP     IREG;TREG  

Report Hierarchy Area:
+--------------------------------------------------------------------------------------------------------------------------------+
|Instance                    |Module                                        |le     |lut     |ripple  |seq     |bram    |dsp     |
+--------------------------------------------------------------------------------------------------------------------------------+
|top                         |CortexM0_SoC                                  |8419   |7279    |692     |3068    |24      |3       |
|  ISP                       |AHBISP                                        |1414   |773     |339     |758     |8       |0       |
|    u_5X5Window             |slidingWindow_5X5                             |608    |265     |145     |344     |8       |0       |
|      u_fifo_1              |fifo_buf                                      |68     |29      |18      |43      |2       |0       |
|        ram_inst            |ram_infer_fifo_buf                            |5      |1       |0       |5       |2       |0       |
|      u_fifo_2              |fifo_buf                                      |74     |38      |18      |46      |2       |0       |
|        ram_inst            |ram_infer_fifo_buf                            |10     |8       |0       |10      |2       |0       |
|      u_fifo_3              |fifo_buf                                      |72     |27      |18      |45      |2       |0       |
|        ram_inst            |ram_infer_fifo_buf                            |7      |4       |0       |7       |2       |0       |
|      u_fifo_4              |fifo_buf                                      |58     |29      |18      |30      |2       |0       |
|        ram_inst            |ram_infer_fifo_buf                            |5      |4       |0       |5       |2       |0       |
|    u_bypass                |bypass                                        |139    |99      |40      |34      |0       |0       |
|    u_demosaic              |demosaic                                      |435    |205     |142     |275     |0       |0       |
|      u1_conv_mask5         |conv_mask5                                    |107    |37      |31      |78      |0       |0       |
|      u2_conv_mask5         |conv_mask5                                    |73     |33      |27      |45      |0       |0       |
|      u_conv_mask4          |conv_mask4                                    |74     |34      |27      |48      |0       |0       |
|      u_conv_mask6          |conv_mask6                                    |85     |39      |33      |66      |0       |0       |
|    u_gamma                 |gamma                                         |32     |32      |0       |16      |0       |0       |
|      u_blue_gamma_rom      |gamma_rom                                     |16     |16      |0       |10      |0       |0       |
|      u_green_gamma_rom     |gamma_rom                                     |10     |10      |0       |6       |0       |0       |
|      u_red_gamma_rom       |gamma_rom                                     |6      |6       |0       |0       |0       |0       |
|  Interconncet              |AHBlite_Interconnect                          |17     |13      |4       |7       |0       |0       |
|    Decoder                 |AHBlite_Decoder                               |8      |8       |0       |4       |0       |0       |
|    SlaveMUX                |AHBlite_SlaveMUX                              |9      |5       |4       |3       |0       |0       |
|  RAMCODE_Interface         |AHBlite_Block_RAM                             |21     |16      |0       |19      |0       |0       |
|  RAMDATA_Interface         |AHBlite_Block_RAM                             |56     |56      |0       |28      |0       |0       |
|  RAM_CODE                  |Block_RAM                                     |2      |2       |0       |1       |4       |0       |
|  RAM_DATA                  |Block_RAM                                     |4      |4       |0       |1       |4       |0       |
|  U_APB_GPIO                |APB_GPIO                                      |2      |2       |0       |0       |0       |0       |
|  U_APB_SDCARD_CONTROL      |APB_SDCARD_CONTROL                            |29     |20      |0       |28      |0       |0       |
|  U_APB_VGA_CONTROL         |APB_VGA_CONTROL                               |2      |2       |0       |1       |0       |0       |
|  U_sdram                   |SDRAM                                         |0      |0       |0       |0       |0       |0       |
|  ahb_to_apb                |cmsdk_ahb_to_apb                              |12     |12      |0       |6       |0       |0       |
|  clk_gen_inst              |clk_gen                                       |0      |0       |0       |0       |0       |0       |
|  fifo                      |sd2isp_fifo                                   |143    |90      |18      |111     |2       |0       |
|    ram_inst                |ram_infer_sd2isp_fifo                         |13     |13      |0       |13      |2       |0       |
|    rd_to_wr_cross_inst     |fifo_cross_domain_addr_process_al_sd2isp_fifo |42     |25      |0       |42      |0       |0       |
|    wr_to_rd_cross_inst     |fifo_cross_domain_addr_process_al_sd2isp_fifo |29     |26      |0       |29      |0       |0       |
|  sd_reader                 |sd_reader                                     |650    |549     |94      |334     |0       |0       |
|    u_sdcmd_ctrl            |sdcmd_ctrl                                    |292    |252     |34      |167     |0       |0       |
|  sdram_top_inst            |sdram_top                                     |795    |593     |115     |401     |6       |0       |
|    fifo_ctrl_inst          |fifo_ctrl                                     |405    |249     |69      |277     |6       |0       |
|      rd_fifo_data          |fifo_data                                     |152    |96      |18      |120     |2       |0       |
|        ram_inst            |ram_infer_fifo_data                           |16     |12      |0       |15      |2       |0       |
|        rd_to_wr_cross_inst |fifo_cross_domain_addr_process_al_fifo_data   |43     |28      |0       |40      |0       |0       |
|        wr_to_rd_cross_inst |fifo_cross_domain_addr_process_al_fifo_data   |34     |31      |0       |34      |0       |0       |
|      wr_fifo_data          |fifo_data                                     |168    |92      |27      |130     |4       |0       |
|        ram_inst            |ram_infer_fifo_data                           |27     |13      |0       |27      |4       |0       |
|        rd_to_wr_cross_inst |fifo_cross_domain_addr_process_al_fifo_data   |37     |19      |0       |37      |0       |0       |
|        wr_to_rd_cross_inst |fifo_cross_domain_addr_process_al_fifo_data   |38     |29      |0       |38      |0       |0       |
|    sdram_ctrl_inst         |sdram_ctrl                                    |390    |344     |46      |124     |0       |0       |
|      sdram_a_ref_inst      |sdram_a_ref                                   |59     |47      |12      |25      |0       |0       |
|      sdram_arbit_inst      |sdram_arbit                                   |69     |69      |0       |13      |0       |0       |
|      sdram_init_inst       |sdram_init                                    |48     |44      |4       |25      |0       |0       |
|      sdram_read_inst       |sdram_read                                    |126    |108     |18      |32      |0       |0       |
|      sdram_write_inst      |sdram_write                                   |88     |76      |12      |29      |0       |0       |
|  u_logic                   |cortexm0ds_logic                              |5075   |5022    |51      |1330    |0       |3       |
|  vga_ctrl_inst             |vga_ctrl                                      |155    |89      |65      |26      |0       |0       |
+--------------------------------------------------------------------------------------------------------------------------------+


DataNet Average Fanout:

   Index     Fanout     Nets  
    #1          1       5375  
    #2          2       1989  
    #3          3       643   
    #4          4       616   
    #5        5-10      963   
    #6        11-50     459   
    #7       51-100      17   
    #8       101-500     2    
  Average     3.18            

RUN-1002 : start command "export_db m0soc_pr.db"
RUN-1001 : Exported /
RUN-1001 : Exported flow parameters
RUN-1001 : Exported libs
RUN-1001 : Exported entities
RUN-1001 : Exported ports
RUN-1001 : Exported pins
RUN-1001 : Exported instances
RUN-1001 : Exported nets
RUN-1001 : Exported buses
RUN-1001 : Exported models
RUN-1001 : Exported congestions
RUN-1001 : Exported violations
RUN-1001 : Exported timing constraints
RUN-1001 : Exported IO constraints
RUN-1001 : Exported Inst constraints
RUN-1003 : finish command "export_db m0soc_pr.db" in  1.366866s wall, 1.234375s user + 0.000000s system = 1.234375s CPU (90.3%)

RUN-1004 : used memory is 863 MB, reserved memory is 858 MB, peak memory is 918 MB
RUN-1002 : start command "start_timer"
TMR-2505 : Start building timing graph for model CortexM0_SoC.
TMR-2506 : Build timing graph completely. Port num: 17, tpin num: 44398, tnet num: 10122, tinst num: 4478, tnode num: 51916, tedge num: 74992.
TMR-2508 : Levelizing timing graph completed, there are 73 levels in total.
TMR-2501 : Timing graph initialized successfully.
RUN-1002 : start command "report_timing -mode FINAL -net_info -rpt_autogen true -file m0soc_phy.timing"
TMR-2503 : Start to update net delay, extr mode = 6.
TMR-2504 : Update delay of 10122 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 6.
TMR-3001 : Initiate 4 clocks from SDC.
TMR-3004 : Map sdc constraints, there are 12 constraints in total.
TMR-3003 : Constraints initiated successfully.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
TMR-3506 : Start to generate timing report.
TMR-1502 : Number of clock constraints = 4. Number of clock nets = 5 (1 unconstrainted).
TMR-5009 WARNING: No clock constraint on 1 clock net(s): 
		SWCLK_dup_1
TMR-3508 : Export timing summary.
TMR-3507 : Timing report generated successfully in m0soc_phy.timing, timing summary in m0soc_phy.tsm.
RUN-1002 : start command "export_bid m0soc_inst.bid"
PRG-1000 : <!-- HMAC is: f387df0b1167ca3066d0183510cd8d6303f06da1967718356e29d2ce4a1d5ea0 -->
RUN-1002 : start command "bitgen -bit m0soc.bit"
BIT-1003 : Start to generate bitstream. 
BIT-1002 : Init instances with 18 threads.
BIT-1002 : Init instances completely, inst num: 4478
BIT-1002 : Init pips with 18 threads.
BIT-1002 : Init pips completely, net num: 10124, pip num: 118485
BIT-1002 : Init feedthrough with 18 threads.
BIT-1002 : Init feedthrough completely, num: 269
BIT-1003 : Multithreading accelaration with 18 threads.
BIT-1003 : Generate bitstream completely, there are 3135 valid insts, and 321027 bits set as '1'.
BIT-1004 : the usercode register value: 00000000101111010000000000000000
BIT-1004 : PLL setting string = 0001
BIT-1004 : Generate bits file m0soc.bit.
RUN-1003 : finish command "bitgen -bit m0soc.bit" in  15.691214s wall, 78.812500s user + 0.640625s system = 79.453125s CPU (506.4%)

RUN-1004 : used memory is 915 MB, reserved memory is 918 MB, peak memory is 1084 MB
RUN-1002 : start command "backup_run_log run.log ../.logs/phy_1/td_20240514_093042.log"
