Copyright 1986-2015 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------
| Tool Version : Vivado v.2015.2 (lin64) Build 1266856 Fri Jun 26 16:35:25 MDT 2015
| Date         : Sat Jun 11 23:00:55 2016
| Host         : ajay running 64-bit Ubuntu 14.04.4 LTS
| Command      : report_control_sets -verbose -file lab4_1_control_sets_placed.rpt
| Design       : lab4_1
| Device       : xc7a100t
------------------------------------------------------------------------------------

Control Set Information

Table of Contents
-----------------
1. Summary
2. Flip-Flop Distribution
3. Detailed Control Set Information

1. Summary
----------

+-------------------------------------------------------------------+-------+
|                               Status                              | Count |
+-------------------------------------------------------------------+-------+
| Number of unique control sets                                     |    21 |
| Minimum Number of register sites lost to control set restrictions |   147 |
+-------------------------------------------------------------------+-------+


2. Flip-Flop Distribution
-------------------------

+--------------+-----------------------+------------------------+-----------------+--------------+
| Clock Enable | Synchronous Set/Reset | Asynchronous Set/Reset | Total Registers | Total Slices |
+--------------+-----------------------+------------------------+-----------------+--------------+
| No           | No                    | No                     |               0 |            0 |
| No           | No                    | Yes                    |              13 |           13 |
| No           | Yes                   | No                     |               8 |            8 |
| Yes          | No                    | No                     |               0 |            0 |
| Yes          | No                    | Yes                    |               0 |            0 |
| Yes          | Yes                   | No                     |               0 |            0 |
+--------------+-----------------------+------------------------+-----------------+--------------+


3. Detailed Control Set Information
-----------------------------------

+---------------------------+---------------+--------------------------+------------------+----------------+
|        Clock Signal       | Enable Signal |     Set/Reset Signal     | Slice Load Count | Bel Load Count |
+---------------------------+---------------+--------------------------+------------------+----------------+
|  CP_IBUF_BUFG             |               | count_reg[2]_LDC_i_2_n_0 |                1 |              1 |
|  count_reg[3]_LDC_i_1_n_0 |               | count_reg[3]_LDC_i_2_n_0 |                1 |              1 |
|  count_reg[3]_LDC_i_1_n_0 |               | Qd_reg_LDC_i_1_n_0       |                1 |              1 |
|  count_reg[2]_LDC_i_1_n_0 |               | count_reg[2]_LDC_i_2_n_0 |                1 |              1 |
|  count_reg[2]_LDC_i_1_n_0 |               | Qc_reg_LDC_i_1_n_0       |                1 |              1 |
|  count_reg[1]_LDC_i_1_n_0 |               | count_reg[1]_LDC_i_2_n_0 |                1 |              1 |
|  count_reg[1]_LDC_i_1_n_0 |               | Qb_reg_LDC_i_1_n_0       |                1 |              1 |
|  count_reg[0]_LDC_i_1_n_0 |               | count_reg[0]_LDC_i_2_n_0 |                1 |              1 |
|  count_reg[0]_LDC_i_1_n_0 |               | Qa_reg_LDC_i_1_n_0       |                1 |              1 |
|  CP_IBUF_BUFG             |               | count_reg[3]_LDC_i_2_n_0 |                1 |              1 |
|  CP_IBUF_BUFG             |               | count_reg[3]_LDC_i_1_n_0 |                1 |              1 |
|  CP_IBUF_BUFG             |               | Qa_reg_LDC_i_1_n_0       |                1 |              1 |
|  CP_IBUF_BUFG             |               | count_reg[2]_LDC_i_1_n_0 |                1 |              1 |
|  CP_IBUF_BUFG             |               | count_reg[1]_LDC_i_2_n_0 |                1 |              1 |
|  CP_IBUF_BUFG             |               | count_reg[1]_LDC_i_1_n_0 |                1 |              1 |
|  CP_IBUF_BUFG             |               | count_reg[0]_LDC_i_2_n_0 |                1 |              1 |
|  CP_IBUF_BUFG             |               | count_reg[0]_LDC_i_1_n_0 |                1 |              1 |
|  CP_IBUF_BUFG             |               | Qd_reg_LDC_i_1_n_0       |                1 |              1 |
|  CP_IBUF_BUFG             |               | Qcc_i_2_n_0              |                1 |              1 |
|  CP_IBUF_BUFG             |               | Qc_reg_LDC_i_1_n_0       |                1 |              1 |
|  CP_IBUF_BUFG             |               | Qb_reg_LDC_i_1_n_0       |                1 |              1 |
+---------------------------+---------------+--------------------------+------------------+----------------+


