{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1762308080086 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 20.1.0 Build 711 06/05/2020 SJ Lite Edition " "Version 20.1.0 Build 711 06/05/2020 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1762308080087 ""} { "Info" "IQEXE_START_BANNER_TIME" "Wed Nov  5 07:31:19 2025 " "Processing started: Wed Nov  5 07:31:19 2025" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1762308080087 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1762308080087 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off Power_Gated_NoC_CNN_Accelerator -c Power_Gated_NoC_CNN_Accelerator " "Command: quartus_map --read_settings_files=on --write_settings_files=off Power_Gated_NoC_CNN_Accelerator -c Power_Gated_NoC_CNN_Accelerator" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1762308080087 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1762308080848 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1762308080849 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "rtl/HMNOC_4cluster_wpsum.v 1 1 " "Found 1 design units, including 1 entities, in source file rtl/HMNOC_4cluster_wpsum.v" { { "Info" "ISGN_ENTITY_NAME" "1 HMNOC_4cluster_wpsum " "Found entity 1: HMNOC_4cluster_wpsum" {  } { { "rtl/HMNOC_4cluster_wpsum.v" "" { Text "/home/abhiram/Projects/Main-Project/rtl/HMNOC_4cluster_wpsum.v" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1762308099449 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1762308099449 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "rtl/HMNOC_1cluster_wpsum.v 1 1 " "Found 1 design units, including 1 entities, in source file rtl/HMNOC_1cluster_wpsum.v" { { "Info" "ISGN_ENTITY_NAME" "1 HMNOC_1cluster_wpsum " "Found entity 1: HMNOC_1cluster_wpsum" {  } { { "rtl/HMNOC_1cluster_wpsum.v" "" { Text "/home/abhiram/Projects/Main-Project/rtl/HMNOC_1cluster_wpsum.v" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1762308099457 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1762308099457 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "rtl/glb_weight.v 1 1 " "Found 1 design units, including 1 entities, in source file rtl/glb_weight.v" { { "Info" "ISGN_ENTITY_NAME" "1 glb_weight " "Found entity 1: glb_weight" {  } { { "rtl/glb_weight.v" "" { Text "/home/abhiram/Projects/Main-Project/rtl/glb_weight.v" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1762308099459 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1762308099459 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "rtl/glb_psum.v 1 1 " "Found 1 design units, including 1 entities, in source file rtl/glb_psum.v" { { "Info" "ISGN_ENTITY_NAME" "1 glb_psum " "Found entity 1: glb_psum" {  } { { "rtl/glb_psum.v" "" { Text "/home/abhiram/Projects/Main-Project/rtl/glb_psum.v" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1762308099459 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1762308099459 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "rtl/glb_iact.v 1 1 " "Found 1 design units, including 1 entities, in source file rtl/glb_iact.v" { { "Info" "ISGN_ENTITY_NAME" "1 glb_iact " "Found entity 1: glb_iact" {  } { { "rtl/glb_iact.v" "" { Text "/home/abhiram/Projects/Main-Project/rtl/glb_iact.v" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1762308099460 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1762308099460 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "rtl/GLB_cluster_wpsum.v 1 1 " "Found 1 design units, including 1 entities, in source file rtl/GLB_cluster_wpsum.v" { { "Info" "ISGN_ENTITY_NAME" "1 GLB_cluster_wpsum " "Found entity 1: GLB_cluster_wpsum" {  } { { "rtl/GLB_cluster_wpsum.v" "" { Text "/home/abhiram/Projects/Main-Project/rtl/GLB_cluster_wpsum.v" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1762308099461 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1762308099461 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "rtl/SPad.v 1 1 " "Found 1 design units, including 1 entities, in source file rtl/SPad.v" { { "Info" "ISGN_ENTITY_NAME" "1 SPad " "Found entity 1: SPad" {  } { { "rtl/SPad.v" "" { Text "/home/abhiram/Projects/Main-Project/rtl/SPad.v" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1762308099463 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1762308099463 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "rtl/router_west_wght.v 1 1 " "Found 1 design units, including 1 entities, in source file rtl/router_west_wght.v" { { "Info" "ISGN_ENTITY_NAME" "1 router_west_wght " "Found entity 1: router_west_wght" {  } { { "rtl/router_west_wght.v" "" { Text "/home/abhiram/Projects/Main-Project/rtl/router_west_wght.v" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1762308099464 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1762308099464 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "rtl/router_west_psum.v 1 1 " "Found 1 design units, including 1 entities, in source file rtl/router_west_psum.v" { { "Info" "ISGN_ENTITY_NAME" "1 router_west_psum " "Found entity 1: router_west_psum" {  } { { "rtl/router_west_psum.v" "" { Text "/home/abhiram/Projects/Main-Project/rtl/router_west_psum.v" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1762308099466 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1762308099466 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "rtl/router_west_iact.v 1 1 " "Found 1 design units, including 1 entities, in source file rtl/router_west_iact.v" { { "Info" "ISGN_ENTITY_NAME" "1 router_west_iact " "Found entity 1: router_west_iact" {  } { { "rtl/router_west_iact.v" "" { Text "/home/abhiram/Projects/Main-Project/rtl/router_west_iact.v" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1762308099467 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1762308099467 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "rtl/router_weight.v 1 1 " "Found 1 design units, including 1 entities, in source file rtl/router_weight.v" { { "Info" "ISGN_ENTITY_NAME" "1 router_weight " "Found entity 1: router_weight" {  } { { "rtl/router_weight.v" "" { Text "/home/abhiram/Projects/Main-Project/rtl/router_weight.v" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1762308099468 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1762308099468 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "rtl/router_psum.v 1 1 " "Found 1 design units, including 1 entities, in source file rtl/router_psum.v" { { "Info" "ISGN_ENTITY_NAME" "1 router_psum " "Found entity 1: router_psum" {  } { { "rtl/router_psum.v" "" { Text "/home/abhiram/Projects/Main-Project/rtl/router_psum.v" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1762308099470 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1762308099470 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "rtl/router_iact.v 1 1 " "Found 1 design units, including 1 entities, in source file rtl/router_iact.v" { { "Info" "ISGN_ENTITY_NAME" "1 router_iact " "Found entity 1: router_iact" {  } { { "rtl/router_iact.v" "" { Text "/home/abhiram/Projects/Main-Project/rtl/router_iact.v" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1762308099471 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1762308099471 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "rtl/router_cluster_wpsum.v 1 1 " "Found 1 design units, including 1 entities, in source file rtl/router_cluster_wpsum.v" { { "Info" "ISGN_ENTITY_NAME" "1 router_cluster_wpsum " "Found entity 1: router_cluster_wpsum" {  } { { "rtl/router_cluster_wpsum.v" "" { Text "/home/abhiram/Projects/Main-Project/rtl/router_cluster_wpsum.v" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1762308099472 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1762308099472 ""}
{ "Warning" "WVRFX_VERI_EXTRA_SLASH_STAR" "PE_new.v(136) " "Verilog HDL syntax warning at PE_new.v(136): extra block comment delimiter characters /* within block comment" {  } { { "rtl/PE_new.v" "" { Text "/home/abhiram/Projects/Main-Project/rtl/PE_new.v" 136 0 0 } }  } 0 10090 "Verilog HDL syntax warning at %1!s!: extra block comment delimiter characters /* within block comment" 0 0 "Analysis & Synthesis" 0 -1 1762308099474 ""}
{ "Warning" "WVRFX_L3_VERI_MIXED_BLOCKING_NONBLOCKING_ASSIGNMENT" "PE_new.v(100) " "Verilog HDL information at PE_new.v(100): always construct contains both blocking and non-blocking assignments" {  } { { "rtl/PE_new.v" "" { Text "/home/abhiram/Projects/Main-Project/rtl/PE_new.v" 100 0 0 } }  } 0 10268 "Verilog HDL information at %1!s!: always construct contains both blocking and non-blocking assignments" 1 0 "Analysis & Synthesis" 0 -1 1762308099474 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "rtl/PE_new.v 1 1 " "Found 1 design units, including 1 entities, in source file rtl/PE_new.v" { { "Info" "ISGN_ENTITY_NAME" "1 PE_new " "Found entity 1: PE_new" {  } { { "rtl/PE_new.v" "" { Text "/home/abhiram/Projects/Main-Project/rtl/PE_new.v" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1762308099475 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1762308099475 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "rtl/PE_cluster_new.v 1 1 " "Found 1 design units, including 1 entities, in source file rtl/PE_cluster_new.v" { { "Info" "ISGN_ENTITY_NAME" "1 PE_cluster_new " "Found entity 1: PE_cluster_new" {  } { { "rtl/PE_cluster_new.v" "" { Text "/home/abhiram/Projects/Main-Project/rtl/PE_cluster_new.v" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1762308099476 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1762308099476 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "rtl/mux2.v 1 1 " "Found 1 design units, including 1 entities, in source file rtl/mux2.v" { { "Info" "ISGN_ENTITY_NAME" "1 mux2 " "Found entity 1: mux2" {  } { { "rtl/mux2.v" "" { Text "/home/abhiram/Projects/Main-Project/rtl/mux2.v" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1762308099477 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1762308099477 ""}
{ "Warning" "WVRFX_L3_VERI_MIXED_BLOCKING_NONBLOCKING_ASSIGNMENT" "MAC.v(14) " "Verilog HDL information at MAC.v(14): always construct contains both blocking and non-blocking assignments" {  } { { "rtl/MAC.v" "" { Text "/home/abhiram/Projects/Main-Project/rtl/MAC.v" 14 0 0 } }  } 0 10268 "Verilog HDL information at %1!s!: always construct contains both blocking and non-blocking assignments" 1 0 "Analysis & Synthesis" 0 -1 1762308099477 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "rtl/MAC.v 1 1 " "Found 1 design units, including 1 entities, in source file rtl/MAC.v" { { "Info" "ISGN_ENTITY_NAME" "1 MAC " "Found entity 1: MAC" {  } { { "rtl/MAC.v" "" { Text "/home/abhiram/Projects/Main-Project/rtl/MAC.v" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1762308099478 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1762308099478 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "HMNOC_4cluster_wpsum " "Elaborating entity \"HMNOC_4cluster_wpsum\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1762308099561 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "HMNOC_1cluster_wpsum HMNOC_1cluster_wpsum:HMNOC_1cluster_west_0 " "Elaborating entity \"HMNOC_1cluster_wpsum\" for hierarchy \"HMNOC_1cluster_wpsum:HMNOC_1cluster_west_0\"" {  } { { "rtl/HMNOC_4cluster_wpsum.v" "HMNOC_1cluster_west_0" { Text "/home/abhiram/Projects/Main-Project/rtl/HMNOC_4cluster_wpsum.v" 306 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1762308099604 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "router_cluster_wpsum HMNOC_1cluster_wpsum:HMNOC_1cluster_west_0\|router_cluster_wpsum:router_cluster_0 " "Elaborating entity \"router_cluster_wpsum\" for hierarchy \"HMNOC_1cluster_wpsum:HMNOC_1cluster_west_0\|router_cluster_wpsum:router_cluster_0\"" {  } { { "rtl/HMNOC_1cluster_wpsum.v" "router_cluster_0" { Text "/home/abhiram/Projects/Main-Project/rtl/HMNOC_1cluster_wpsum.v" 252 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1762308099635 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "router_west_iact HMNOC_1cluster_wpsum:HMNOC_1cluster_west_0\|router_cluster_wpsum:router_cluster_0\|router_west_iact:router_west_0_iact " "Elaborating entity \"router_west_iact\" for hierarchy \"HMNOC_1cluster_wpsum:HMNOC_1cluster_west_0\|router_cluster_wpsum:router_cluster_0\|router_west_iact:router_west_0_iact\"" {  } { { "rtl/router_cluster_wpsum.v" "router_west_0_iact" { Text "/home/abhiram/Projects/Main-Project/rtl/router_cluster_wpsum.v" 203 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1762308099659 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "router_iact HMNOC_1cluster_wpsum:HMNOC_1cluster_west_0\|router_cluster_wpsum:router_cluster_0\|router_west_iact:router_west_0_iact\|router_iact:router_iact_0 " "Elaborating entity \"router_iact\" for hierarchy \"HMNOC_1cluster_wpsum:HMNOC_1cluster_west_0\|router_cluster_wpsum:router_cluster_0\|router_west_iact:router_west_0_iact\|router_iact:router_iact_0\"" {  } { { "rtl/router_west_iact.v" "router_iact_0" { Text "/home/abhiram/Projects/Main-Project/rtl/router_west_iact.v" 161 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1762308099676 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 10 router_iact.v(55) " "Verilog HDL assignment warning at router_iact.v(55): truncated value with size 32 to match size of target (10)" {  } { { "rtl/router_iact.v" "" { Text "/home/abhiram/Projects/Main-Project/rtl/router_iact.v" 55 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1762308099678 "|HMNOC_4cluster_wpsum|HMNOC_1cluster_wpsum:HMNOC_1cluster_west_0|router_cluster_wpsum:router_cluster_0|router_west_iact:router_west_0_iact|router_iact:router_iact_0"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 6 router_iact.v(67) " "Verilog HDL assignment warning at router_iact.v(67): truncated value with size 32 to match size of target (6)" {  } { { "rtl/router_iact.v" "" { Text "/home/abhiram/Projects/Main-Project/rtl/router_iact.v" 67 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1762308099678 "|HMNOC_4cluster_wpsum|HMNOC_1cluster_wpsum:HMNOC_1cluster_west_0|router_cluster_wpsum:router_cluster_0|router_west_iact:router_west_0_iact|router_iact:router_iact_0"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 10 router_iact.v(68) " "Verilog HDL assignment warning at router_iact.v(68): truncated value with size 32 to match size of target (10)" {  } { { "rtl/router_iact.v" "" { Text "/home/abhiram/Projects/Main-Project/rtl/router_iact.v" 68 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1762308099678 "|HMNOC_4cluster_wpsum|HMNOC_1cluster_wpsum:HMNOC_1cluster_west_0|router_cluster_wpsum:router_cluster_0|router_west_iact:router_west_0_iact|router_iact:router_iact_0"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 10 router_iact.v(78) " "Verilog HDL assignment warning at router_iact.v(78): truncated value with size 32 to match size of target (10)" {  } { { "rtl/router_iact.v" "" { Text "/home/abhiram/Projects/Main-Project/rtl/router_iact.v" 78 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1762308099678 "|HMNOC_4cluster_wpsum|HMNOC_1cluster_wpsum:HMNOC_1cluster_west_0|router_cluster_wpsum:router_cluster_0|router_west_iact:router_west_0_iact|router_iact:router_iact_0"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 6 router_iact.v(83) " "Verilog HDL assignment warning at router_iact.v(83): truncated value with size 32 to match size of target (6)" {  } { { "rtl/router_iact.v" "" { Text "/home/abhiram/Projects/Main-Project/rtl/router_iact.v" 83 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1762308099679 "|HMNOC_4cluster_wpsum|HMNOC_1cluster_wpsum:HMNOC_1cluster_west_0|router_cluster_wpsum:router_cluster_0|router_west_iact:router_west_0_iact|router_iact:router_iact_0"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 10 router_iact.v(84) " "Verilog HDL assignment warning at router_iact.v(84): truncated value with size 32 to match size of target (10)" {  } { { "rtl/router_iact.v" "" { Text "/home/abhiram/Projects/Main-Project/rtl/router_iact.v" 84 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1762308099679 "|HMNOC_4cluster_wpsum|HMNOC_1cluster_wpsum:HMNOC_1cluster_west_0|router_cluster_wpsum:router_cluster_0|router_west_iact:router_west_0_iact|router_iact:router_iact_0"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "router_west_wght HMNOC_1cluster_wpsum:HMNOC_1cluster_west_0\|router_cluster_wpsum:router_cluster_0\|router_west_wght:router_west_0_wght " "Elaborating entity \"router_west_wght\" for hierarchy \"HMNOC_1cluster_wpsum:HMNOC_1cluster_west_0\|router_cluster_wpsum:router_cluster_0\|router_west_wght:router_west_0_wght\"" {  } { { "rtl/router_cluster_wpsum.v" "router_west_0_wght" { Text "/home/abhiram/Projects/Main-Project/rtl/router_cluster_wpsum.v" 263 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1762308099692 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "router_weight HMNOC_1cluster_wpsum:HMNOC_1cluster_west_0\|router_cluster_wpsum:router_cluster_0\|router_west_wght:router_west_0_wght\|router_weight:router_wght_0 " "Elaborating entity \"router_weight\" for hierarchy \"HMNOC_1cluster_wpsum:HMNOC_1cluster_west_0\|router_cluster_wpsum:router_cluster_0\|router_west_wght:router_west_0_wght\|router_weight:router_wght_0\"" {  } { { "rtl/router_west_wght.v" "router_wght_0" { Text "/home/abhiram/Projects/Main-Project/rtl/router_west_wght.v" 166 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1762308099707 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 10 router_weight.v(55) " "Verilog HDL assignment warning at router_weight.v(55): truncated value with size 32 to match size of target (10)" {  } { { "rtl/router_weight.v" "" { Text "/home/abhiram/Projects/Main-Project/rtl/router_weight.v" 55 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1762308099709 "|HMNOC_4cluster_wpsum|HMNOC_1cluster_wpsum:HMNOC_1cluster_west_0|router_cluster_wpsum:router_cluster_0|router_west_wght:router_west_0_wght|router_weight:router_wght_0"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 5 router_weight.v(67) " "Verilog HDL assignment warning at router_weight.v(67): truncated value with size 32 to match size of target (5)" {  } { { "rtl/router_weight.v" "" { Text "/home/abhiram/Projects/Main-Project/rtl/router_weight.v" 67 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1762308099709 "|HMNOC_4cluster_wpsum|HMNOC_1cluster_wpsum:HMNOC_1cluster_west_0|router_cluster_wpsum:router_cluster_0|router_west_wght:router_west_0_wght|router_weight:router_wght_0"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 10 router_weight.v(68) " "Verilog HDL assignment warning at router_weight.v(68): truncated value with size 32 to match size of target (10)" {  } { { "rtl/router_weight.v" "" { Text "/home/abhiram/Projects/Main-Project/rtl/router_weight.v" 68 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1762308099710 "|HMNOC_4cluster_wpsum|HMNOC_1cluster_wpsum:HMNOC_1cluster_west_0|router_cluster_wpsum:router_cluster_0|router_west_wght:router_west_0_wght|router_weight:router_wght_0"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 10 router_weight.v(78) " "Verilog HDL assignment warning at router_weight.v(78): truncated value with size 32 to match size of target (10)" {  } { { "rtl/router_weight.v" "" { Text "/home/abhiram/Projects/Main-Project/rtl/router_weight.v" 78 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1762308099710 "|HMNOC_4cluster_wpsum|HMNOC_1cluster_wpsum:HMNOC_1cluster_west_0|router_cluster_wpsum:router_cluster_0|router_west_wght:router_west_0_wght|router_weight:router_wght_0"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 5 router_weight.v(83) " "Verilog HDL assignment warning at router_weight.v(83): truncated value with size 32 to match size of target (5)" {  } { { "rtl/router_weight.v" "" { Text "/home/abhiram/Projects/Main-Project/rtl/router_weight.v" 83 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1762308099710 "|HMNOC_4cluster_wpsum|HMNOC_1cluster_wpsum:HMNOC_1cluster_west_0|router_cluster_wpsum:router_cluster_0|router_west_wght:router_west_0_wght|router_weight:router_wght_0"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 10 router_weight.v(84) " "Verilog HDL assignment warning at router_weight.v(84): truncated value with size 32 to match size of target (10)" {  } { { "rtl/router_weight.v" "" { Text "/home/abhiram/Projects/Main-Project/rtl/router_weight.v" 84 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1762308099710 "|HMNOC_4cluster_wpsum|HMNOC_1cluster_wpsum:HMNOC_1cluster_west_0|router_cluster_wpsum:router_cluster_0|router_west_wght:router_west_0_wght|router_weight:router_wght_0"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "router_west_psum HMNOC_1cluster_wpsum:HMNOC_1cluster_west_0\|router_cluster_wpsum:router_cluster_0\|router_west_psum:router_west_0_psum " "Elaborating entity \"router_west_psum\" for hierarchy \"HMNOC_1cluster_wpsum:HMNOC_1cluster_west_0\|router_cluster_wpsum:router_cluster_0\|router_west_psum:router_west_0_psum\"" {  } { { "rtl/router_cluster_wpsum.v" "router_west_0_psum" { Text "/home/abhiram/Projects/Main-Project/rtl/router_cluster_wpsum.v" 293 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1762308099725 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "router_psum HMNOC_1cluster_wpsum:HMNOC_1cluster_west_0\|router_cluster_wpsum:router_cluster_0\|router_west_psum:router_west_0_psum\|router_psum:router_psum_0 " "Elaborating entity \"router_psum\" for hierarchy \"HMNOC_1cluster_wpsum:HMNOC_1cluster_west_0\|router_cluster_wpsum:router_cluster_0\|router_west_psum:router_west_0_psum\|router_psum:router_psum_0\"" {  } { { "rtl/router_west_psum.v" "router_psum_0" { Text "/home/abhiram/Projects/Main-Project/rtl/router_west_psum.v" 122 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1762308099742 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 10 router_psum.v(50) " "Verilog HDL assignment warning at router_psum.v(50): truncated value with size 32 to match size of target (10)" {  } { { "rtl/router_psum.v" "" { Text "/home/abhiram/Projects/Main-Project/rtl/router_psum.v" 50 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1762308099744 "|HMNOC_4cluster_wpsum|HMNOC_1cluster_wpsum:HMNOC_1cluster_west_0|router_cluster_wpsum:router_cluster_0|router_west_psum:router_west_0_psum|router_psum:router_psum_0"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 10 router_psum.v(64) " "Verilog HDL assignment warning at router_psum.v(64): truncated value with size 32 to match size of target (10)" {  } { { "rtl/router_psum.v" "" { Text "/home/abhiram/Projects/Main-Project/rtl/router_psum.v" 64 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1762308099744 "|HMNOC_4cluster_wpsum|HMNOC_1cluster_wpsum:HMNOC_1cluster_west_0|router_cluster_wpsum:router_cluster_0|router_west_psum:router_west_0_psum|router_psum:router_psum_0"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 10 router_psum.v(82) " "Verilog HDL assignment warning at router_psum.v(82): truncated value with size 32 to match size of target (10)" {  } { { "rtl/router_psum.v" "" { Text "/home/abhiram/Projects/Main-Project/rtl/router_psum.v" 82 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1762308099745 "|HMNOC_4cluster_wpsum|HMNOC_1cluster_wpsum:HMNOC_1cluster_west_0|router_cluster_wpsum:router_cluster_0|router_west_psum:router_west_0_psum|router_psum:router_psum_0"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 3 router_psum.v(83) " "Verilog HDL assignment warning at router_psum.v(83): truncated value with size 32 to match size of target (3)" {  } { { "rtl/router_psum.v" "" { Text "/home/abhiram/Projects/Main-Project/rtl/router_psum.v" 83 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1762308099746 "|HMNOC_4cluster_wpsum|HMNOC_1cluster_wpsum:HMNOC_1cluster_west_0|router_cluster_wpsum:router_cluster_0|router_west_psum:router_west_0_psum|router_psum:router_psum_0"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 5 router_psum.v(87) " "Verilog HDL assignment warning at router_psum.v(87): truncated value with size 32 to match size of target (5)" {  } { { "rtl/router_psum.v" "" { Text "/home/abhiram/Projects/Main-Project/rtl/router_psum.v" 87 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1762308099746 "|HMNOC_4cluster_wpsum|HMNOC_1cluster_wpsum:HMNOC_1cluster_west_0|router_cluster_wpsum:router_cluster_0|router_west_psum:router_west_0_psum|router_psum:router_psum_0"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 10 router_psum.v(92) " "Verilog HDL assignment warning at router_psum.v(92): truncated value with size 32 to match size of target (10)" {  } { { "rtl/router_psum.v" "" { Text "/home/abhiram/Projects/Main-Project/rtl/router_psum.v" 92 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1762308099747 "|HMNOC_4cluster_wpsum|HMNOC_1cluster_wpsum:HMNOC_1cluster_west_0|router_cluster_wpsum:router_cluster_0|router_west_psum:router_west_0_psum|router_psum:router_psum_0"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 10 router_psum.v(95) " "Verilog HDL assignment warning at router_psum.v(95): truncated value with size 32 to match size of target (10)" {  } { { "rtl/router_psum.v" "" { Text "/home/abhiram/Projects/Main-Project/rtl/router_psum.v" 95 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1762308099747 "|HMNOC_4cluster_wpsum|HMNOC_1cluster_wpsum:HMNOC_1cluster_west_0|router_cluster_wpsum:router_cluster_0|router_west_psum:router_west_0_psum|router_psum:router_psum_0"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "GLB_cluster_wpsum HMNOC_1cluster_wpsum:HMNOC_1cluster_west_0\|GLB_cluster_wpsum:GLB_cluster_west_0 " "Elaborating entity \"GLB_cluster_wpsum\" for hierarchy \"HMNOC_1cluster_wpsum:HMNOC_1cluster_west_0\|GLB_cluster_wpsum:GLB_cluster_west_0\"" {  } { { "rtl/HMNOC_1cluster_wpsum.v" "GLB_cluster_west_0" { Text "/home/abhiram/Projects/Main-Project/rtl/HMNOC_1cluster_wpsum.v" 302 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1762308099774 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "glb_iact HMNOC_1cluster_wpsum:HMNOC_1cluster_west_0\|GLB_cluster_wpsum:GLB_cluster_west_0\|glb_iact:glb_iact_gen\[0\].glb_iact_inst " "Elaborating entity \"glb_iact\" for hierarchy \"HMNOC_1cluster_wpsum:HMNOC_1cluster_west_0\|GLB_cluster_wpsum:GLB_cluster_west_0\|glb_iact:glb_iact_gen\[0\].glb_iact_inst\"" {  } { { "rtl/GLB_cluster_wpsum.v" "glb_iact_gen\[0\].glb_iact_inst" { Text "/home/abhiram/Projects/Main-Project/rtl/GLB_cluster_wpsum.v" 61 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1762308099787 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "glb_psum HMNOC_1cluster_wpsum:HMNOC_1cluster_west_0\|GLB_cluster_wpsum:GLB_cluster_west_0\|glb_psum:glb_psum_gen\[0\].glb_psum_inst " "Elaborating entity \"glb_psum\" for hierarchy \"HMNOC_1cluster_wpsum:HMNOC_1cluster_west_0\|GLB_cluster_wpsum:GLB_cluster_west_0\|glb_psum:glb_psum_gen\[0\].glb_psum_inst\"" {  } { { "rtl/GLB_cluster_wpsum.v" "glb_psum_gen\[0\].glb_psum_inst" { Text "/home/abhiram/Projects/Main-Project/rtl/GLB_cluster_wpsum.v" 88 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1762308099815 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "glb_weight HMNOC_1cluster_wpsum:HMNOC_1cluster_west_0\|GLB_cluster_wpsum:GLB_cluster_west_0\|glb_weight:glb_wght_gen\[0\].glb_weight_inst " "Elaborating entity \"glb_weight\" for hierarchy \"HMNOC_1cluster_wpsum:HMNOC_1cluster_west_0\|GLB_cluster_wpsum:GLB_cluster_west_0\|glb_weight:glb_wght_gen\[0\].glb_weight_inst\"" {  } { { "rtl/GLB_cluster_wpsum.v" "glb_wght_gen\[0\].glb_weight_inst" { Text "/home/abhiram/Projects/Main-Project/rtl/GLB_cluster_wpsum.v" 108 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1762308103907 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "PE_cluster_new HMNOC_1cluster_wpsum:HMNOC_1cluster_west_0\|PE_cluster_new:pe_cluster_west_0 " "Elaborating entity \"PE_cluster_new\" for hierarchy \"HMNOC_1cluster_wpsum:HMNOC_1cluster_west_0\|PE_cluster_new:pe_cluster_west_0\"" {  } { { "rtl/HMNOC_1cluster_wpsum.v" "pe_cluster_west_0" { Text "/home/abhiram/Projects/Main-Project/rtl/HMNOC_1cluster_wpsum.v" 344 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1762308103929 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "PE_new HMNOC_1cluster_wpsum:HMNOC_1cluster_west_0\|PE_cluster_new:pe_cluster_west_0\|PE_new:gen_X\[0\].gen_Y\[0\].pe " "Elaborating entity \"PE_new\" for hierarchy \"HMNOC_1cluster_wpsum:HMNOC_1cluster_west_0\|PE_cluster_new:pe_cluster_west_0\|PE_new:gen_X\[0\].gen_Y\[0\].pe\"" {  } { { "rtl/PE_cluster_new.v" "gen_X\[0\].gen_Y\[0\].pe" { Text "/home/abhiram/Projects/Main-Project/rtl/PE_cluster_new.v" 74 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1762308103954 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 10 PE_new.v(108) " "Verilog HDL assignment warning at PE_new.v(108): truncated value with size 32 to match size of target (10)" {  } { { "rtl/PE_new.v" "" { Text "/home/abhiram/Projects/Main-Project/rtl/PE_new.v" 108 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1762308103957 "|HMNOC_4cluster_wpsum|HMNOC_1cluster_wpsum:HMNOC_1cluster_west_0|PE_cluster_new:pe_cluster_west_0|PE_new:gen_X[0].gen_Y[0].pe"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 10 PE_new.v(109) " "Verilog HDL assignment warning at PE_new.v(109): truncated value with size 32 to match size of target (10)" {  } { { "rtl/PE_new.v" "" { Text "/home/abhiram/Projects/Main-Project/rtl/PE_new.v" 109 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1762308103957 "|HMNOC_4cluster_wpsum|HMNOC_1cluster_wpsum:HMNOC_1cluster_west_0|PE_cluster_new:pe_cluster_west_0|PE_new:gen_X[0].gen_Y[0].pe"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 10 PE_new.v(127) " "Verilog HDL assignment warning at PE_new.v(127): truncated value with size 32 to match size of target (10)" {  } { { "rtl/PE_new.v" "" { Text "/home/abhiram/Projects/Main-Project/rtl/PE_new.v" 127 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1762308103958 "|HMNOC_4cluster_wpsum|HMNOC_1cluster_wpsum:HMNOC_1cluster_west_0|PE_cluster_new:pe_cluster_west_0|PE_new:gen_X[0].gen_Y[0].pe"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 10 PE_new.v(143) " "Verilog HDL assignment warning at PE_new.v(143): truncated value with size 32 to match size of target (10)" {  } { { "rtl/PE_new.v" "" { Text "/home/abhiram/Projects/Main-Project/rtl/PE_new.v" 143 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1762308103958 "|HMNOC_4cluster_wpsum|HMNOC_1cluster_wpsum:HMNOC_1cluster_west_0|PE_cluster_new:pe_cluster_west_0|PE_new:gen_X[0].gen_Y[0].pe"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 10 PE_new.v(151) " "Verilog HDL assignment warning at PE_new.v(151): truncated value with size 32 to match size of target (10)" {  } { { "rtl/PE_new.v" "" { Text "/home/abhiram/Projects/Main-Project/rtl/PE_new.v" 151 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1762308103958 "|HMNOC_4cluster_wpsum|HMNOC_1cluster_wpsum:HMNOC_1cluster_west_0|PE_cluster_new:pe_cluster_west_0|PE_new:gen_X[0].gen_Y[0].pe"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 PE_new.v(168) " "Verilog HDL assignment warning at PE_new.v(168): truncated value with size 32 to match size of target (8)" {  } { { "rtl/PE_new.v" "" { Text "/home/abhiram/Projects/Main-Project/rtl/PE_new.v" 168 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1762308103959 "|HMNOC_4cluster_wpsum|HMNOC_1cluster_wpsum:HMNOC_1cluster_west_0|PE_cluster_new:pe_cluster_west_0|PE_new:gen_X[0].gen_Y[0].pe"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 10 PE_new.v(181) " "Verilog HDL assignment warning at PE_new.v(181): truncated value with size 32 to match size of target (10)" {  } { { "rtl/PE_new.v" "" { Text "/home/abhiram/Projects/Main-Project/rtl/PE_new.v" 181 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1762308103959 "|HMNOC_4cluster_wpsum|HMNOC_1cluster_wpsum:HMNOC_1cluster_west_0|PE_cluster_new:pe_cluster_west_0|PE_new:gen_X[0].gen_Y[0].pe"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 10 PE_new.v(194) " "Verilog HDL assignment warning at PE_new.v(194): truncated value with size 32 to match size of target (10)" {  } { { "rtl/PE_new.v" "" { Text "/home/abhiram/Projects/Main-Project/rtl/PE_new.v" 194 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1762308103959 "|HMNOC_4cluster_wpsum|HMNOC_1cluster_wpsum:HMNOC_1cluster_west_0|PE_cluster_new:pe_cluster_west_0|PE_new:gen_X[0].gen_Y[0].pe"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 10 PE_new.v(203) " "Verilog HDL assignment warning at PE_new.v(203): truncated value with size 32 to match size of target (10)" {  } { { "rtl/PE_new.v" "" { Text "/home/abhiram/Projects/Main-Project/rtl/PE_new.v" 203 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1762308103960 "|HMNOC_4cluster_wpsum|HMNOC_1cluster_wpsum:HMNOC_1cluster_west_0|PE_cluster_new:pe_cluster_west_0|PE_new:gen_X[0].gen_Y[0].pe"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 10 PE_new.v(210) " "Verilog HDL assignment warning at PE_new.v(210): truncated value with size 32 to match size of target (10)" {  } { { "rtl/PE_new.v" "" { Text "/home/abhiram/Projects/Main-Project/rtl/PE_new.v" 210 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1762308103960 "|HMNOC_4cluster_wpsum|HMNOC_1cluster_wpsum:HMNOC_1cluster_west_0|PE_cluster_new:pe_cluster_west_0|PE_new:gen_X[0].gen_Y[0].pe"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 3 PE_new.v(212) " "Verilog HDL assignment warning at PE_new.v(212): truncated value with size 32 to match size of target (3)" {  } { { "rtl/PE_new.v" "" { Text "/home/abhiram/Projects/Main-Project/rtl/PE_new.v" 212 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1762308103960 "|HMNOC_4cluster_wpsum|HMNOC_1cluster_wpsum:HMNOC_1cluster_west_0|PE_cluster_new:pe_cluster_west_0|PE_new:gen_X[0].gen_Y[0].pe"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 10 PE_new.v(233) " "Verilog HDL assignment warning at PE_new.v(233): truncated value with size 32 to match size of target (10)" {  } { { "rtl/PE_new.v" "" { Text "/home/abhiram/Projects/Main-Project/rtl/PE_new.v" 233 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1762308103961 "|HMNOC_4cluster_wpsum|HMNOC_1cluster_wpsum:HMNOC_1cluster_west_0|PE_cluster_new:pe_cluster_west_0|PE_new:gen_X[0].gen_Y[0].pe"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 PE_new.v(234) " "Verilog HDL assignment warning at PE_new.v(234): truncated value with size 32 to match size of target (8)" {  } { { "rtl/PE_new.v" "" { Text "/home/abhiram/Projects/Main-Project/rtl/PE_new.v" 234 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1762308103961 "|HMNOC_4cluster_wpsum|HMNOC_1cluster_wpsum:HMNOC_1cluster_west_0|PE_cluster_new:pe_cluster_west_0|PE_new:gen_X[0].gen_Y[0].pe"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 10 PE_new.v(245) " "Verilog HDL assignment warning at PE_new.v(245): truncated value with size 32 to match size of target (10)" {  } { { "rtl/PE_new.v" "" { Text "/home/abhiram/Projects/Main-Project/rtl/PE_new.v" 245 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1762308103961 "|HMNOC_4cluster_wpsum|HMNOC_1cluster_wpsum:HMNOC_1cluster_west_0|PE_cluster_new:pe_cluster_west_0|PE_new:gen_X[0].gen_Y[0].pe"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 10 PE_new.v(250) " "Verilog HDL assignment warning at PE_new.v(250): truncated value with size 32 to match size of target (10)" {  } { { "rtl/PE_new.v" "" { Text "/home/abhiram/Projects/Main-Project/rtl/PE_new.v" 250 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1762308103961 "|HMNOC_4cluster_wpsum|HMNOC_1cluster_wpsum:HMNOC_1cluster_west_0|PE_cluster_new:pe_cluster_west_0|PE_new:gen_X[0].gen_Y[0].pe"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 PE_new.v(251) " "Verilog HDL assignment warning at PE_new.v(251): truncated value with size 32 to match size of target (8)" {  } { { "rtl/PE_new.v" "" { Text "/home/abhiram/Projects/Main-Project/rtl/PE_new.v" 251 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1762308103961 "|HMNOC_4cluster_wpsum|HMNOC_1cluster_wpsum:HMNOC_1cluster_west_0|PE_cluster_new:pe_cluster_west_0|PE_new:gen_X[0].gen_Y[0].pe"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "SPad HMNOC_1cluster_wpsum:HMNOC_1cluster_west_0\|PE_cluster_new:pe_cluster_west_0\|PE_new:gen_X\[0\].gen_Y\[0\].pe\|SPad:spad_pe0 " "Elaborating entity \"SPad\" for hierarchy \"HMNOC_1cluster_wpsum:HMNOC_1cluster_west_0\|PE_cluster_new:pe_cluster_west_0\|PE_new:gen_X\[0\].gen_Y\[0\].pe\|SPad:spad_pe0\"" {  } { { "rtl/PE_new.v" "spad_pe0" { Text "/home/abhiram/Projects/Main-Project/rtl/PE_new.v" 62 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1762308103995 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "MAC HMNOC_1cluster_wpsum:HMNOC_1cluster_west_0\|PE_cluster_new:pe_cluster_west_0\|PE_new:gen_X\[0\].gen_Y\[0\].pe\|MAC:mac_0 " "Elaborating entity \"MAC\" for hierarchy \"HMNOC_1cluster_wpsum:HMNOC_1cluster_west_0\|PE_cluster_new:pe_cluster_west_0\|PE_new:gen_X\[0\].gen_Y\[0\].pe\|MAC:mac_0\"" {  } { { "rtl/PE_new.v" "mac_0" { Text "/home/abhiram/Projects/Main-Project/rtl/PE_new.v" 85 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1762308104018 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mux2 HMNOC_1cluster_wpsum:HMNOC_1cluster_west_0\|PE_cluster_new:pe_cluster_west_0\|PE_new:gen_X\[0\].gen_Y\[0\].pe\|mux2:mux2_0 " "Elaborating entity \"mux2\" for hierarchy \"HMNOC_1cluster_wpsum:HMNOC_1cluster_west_0\|PE_cluster_new:pe_cluster_west_0\|PE_new:gen_X\[0\].gen_Y\[0\].pe\|mux2:mux2_0\"" {  } { { "rtl/PE_new.v" "mux2_0" { Text "/home/abhiram/Projects/Main-Project/rtl/PE_new.v" 93 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1762308104025 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "PE_new HMNOC_1cluster_wpsum:HMNOC_1cluster_west_0\|PE_cluster_new:pe_cluster_west_0\|PE_new:gen_X\[0\].gen_Y\[1\].pe " "Elaborating entity \"PE_new\" for hierarchy \"HMNOC_1cluster_wpsum:HMNOC_1cluster_west_0\|PE_cluster_new:pe_cluster_west_0\|PE_new:gen_X\[0\].gen_Y\[1\].pe\"" {  } { { "rtl/PE_cluster_new.v" "gen_X\[0\].gen_Y\[1\].pe" { Text "/home/abhiram/Projects/Main-Project/rtl/PE_cluster_new.v" 74 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1762308104031 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 10 PE_new.v(108) " "Verilog HDL assignment warning at PE_new.v(108): truncated value with size 32 to match size of target (10)" {  } { { "rtl/PE_new.v" "" { Text "/home/abhiram/Projects/Main-Project/rtl/PE_new.v" 108 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1762308104034 "|HMNOC_4cluster_wpsum|HMNOC_1cluster_wpsum:HMNOC_1cluster_west_0|PE_cluster_new:pe_cluster_west_0|PE_new:gen_X[0].gen_Y[1].pe"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 10 PE_new.v(109) " "Verilog HDL assignment warning at PE_new.v(109): truncated value with size 32 to match size of target (10)" {  } { { "rtl/PE_new.v" "" { Text "/home/abhiram/Projects/Main-Project/rtl/PE_new.v" 109 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1762308104035 "|HMNOC_4cluster_wpsum|HMNOC_1cluster_wpsum:HMNOC_1cluster_west_0|PE_cluster_new:pe_cluster_west_0|PE_new:gen_X[0].gen_Y[1].pe"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 10 PE_new.v(127) " "Verilog HDL assignment warning at PE_new.v(127): truncated value with size 32 to match size of target (10)" {  } { { "rtl/PE_new.v" "" { Text "/home/abhiram/Projects/Main-Project/rtl/PE_new.v" 127 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1762308104035 "|HMNOC_4cluster_wpsum|HMNOC_1cluster_wpsum:HMNOC_1cluster_west_0|PE_cluster_new:pe_cluster_west_0|PE_new:gen_X[0].gen_Y[1].pe"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 10 PE_new.v(143) " "Verilog HDL assignment warning at PE_new.v(143): truncated value with size 32 to match size of target (10)" {  } { { "rtl/PE_new.v" "" { Text "/home/abhiram/Projects/Main-Project/rtl/PE_new.v" 143 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1762308104036 "|HMNOC_4cluster_wpsum|HMNOC_1cluster_wpsum:HMNOC_1cluster_west_0|PE_cluster_new:pe_cluster_west_0|PE_new:gen_X[0].gen_Y[1].pe"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 10 PE_new.v(151) " "Verilog HDL assignment warning at PE_new.v(151): truncated value with size 32 to match size of target (10)" {  } { { "rtl/PE_new.v" "" { Text "/home/abhiram/Projects/Main-Project/rtl/PE_new.v" 151 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1762308104036 "|HMNOC_4cluster_wpsum|HMNOC_1cluster_wpsum:HMNOC_1cluster_west_0|PE_cluster_new:pe_cluster_west_0|PE_new:gen_X[0].gen_Y[1].pe"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 PE_new.v(168) " "Verilog HDL assignment warning at PE_new.v(168): truncated value with size 32 to match size of target (8)" {  } { { "rtl/PE_new.v" "" { Text "/home/abhiram/Projects/Main-Project/rtl/PE_new.v" 168 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1762308104037 "|HMNOC_4cluster_wpsum|HMNOC_1cluster_wpsum:HMNOC_1cluster_west_0|PE_cluster_new:pe_cluster_west_0|PE_new:gen_X[0].gen_Y[1].pe"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 10 PE_new.v(181) " "Verilog HDL assignment warning at PE_new.v(181): truncated value with size 32 to match size of target (10)" {  } { { "rtl/PE_new.v" "" { Text "/home/abhiram/Projects/Main-Project/rtl/PE_new.v" 181 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1762308104037 "|HMNOC_4cluster_wpsum|HMNOC_1cluster_wpsum:HMNOC_1cluster_west_0|PE_cluster_new:pe_cluster_west_0|PE_new:gen_X[0].gen_Y[1].pe"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 10 PE_new.v(194) " "Verilog HDL assignment warning at PE_new.v(194): truncated value with size 32 to match size of target (10)" {  } { { "rtl/PE_new.v" "" { Text "/home/abhiram/Projects/Main-Project/rtl/PE_new.v" 194 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1762308104037 "|HMNOC_4cluster_wpsum|HMNOC_1cluster_wpsum:HMNOC_1cluster_west_0|PE_cluster_new:pe_cluster_west_0|PE_new:gen_X[0].gen_Y[1].pe"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 10 PE_new.v(203) " "Verilog HDL assignment warning at PE_new.v(203): truncated value with size 32 to match size of target (10)" {  } { { "rtl/PE_new.v" "" { Text "/home/abhiram/Projects/Main-Project/rtl/PE_new.v" 203 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1762308104038 "|HMNOC_4cluster_wpsum|HMNOC_1cluster_wpsum:HMNOC_1cluster_west_0|PE_cluster_new:pe_cluster_west_0|PE_new:gen_X[0].gen_Y[1].pe"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 10 PE_new.v(210) " "Verilog HDL assignment warning at PE_new.v(210): truncated value with size 32 to match size of target (10)" {  } { { "rtl/PE_new.v" "" { Text "/home/abhiram/Projects/Main-Project/rtl/PE_new.v" 210 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1762308104038 "|HMNOC_4cluster_wpsum|HMNOC_1cluster_wpsum:HMNOC_1cluster_west_0|PE_cluster_new:pe_cluster_west_0|PE_new:gen_X[0].gen_Y[1].pe"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 3 PE_new.v(212) " "Verilog HDL assignment warning at PE_new.v(212): truncated value with size 32 to match size of target (3)" {  } { { "rtl/PE_new.v" "" { Text "/home/abhiram/Projects/Main-Project/rtl/PE_new.v" 212 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1762308104038 "|HMNOC_4cluster_wpsum|HMNOC_1cluster_wpsum:HMNOC_1cluster_west_0|PE_cluster_new:pe_cluster_west_0|PE_new:gen_X[0].gen_Y[1].pe"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 10 PE_new.v(233) " "Verilog HDL assignment warning at PE_new.v(233): truncated value with size 32 to match size of target (10)" {  } { { "rtl/PE_new.v" "" { Text "/home/abhiram/Projects/Main-Project/rtl/PE_new.v" 233 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1762308104039 "|HMNOC_4cluster_wpsum|HMNOC_1cluster_wpsum:HMNOC_1cluster_west_0|PE_cluster_new:pe_cluster_west_0|PE_new:gen_X[0].gen_Y[1].pe"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 PE_new.v(234) " "Verilog HDL assignment warning at PE_new.v(234): truncated value with size 32 to match size of target (8)" {  } { { "rtl/PE_new.v" "" { Text "/home/abhiram/Projects/Main-Project/rtl/PE_new.v" 234 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1762308104039 "|HMNOC_4cluster_wpsum|HMNOC_1cluster_wpsum:HMNOC_1cluster_west_0|PE_cluster_new:pe_cluster_west_0|PE_new:gen_X[0].gen_Y[1].pe"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 10 PE_new.v(245) " "Verilog HDL assignment warning at PE_new.v(245): truncated value with size 32 to match size of target (10)" {  } { { "rtl/PE_new.v" "" { Text "/home/abhiram/Projects/Main-Project/rtl/PE_new.v" 245 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1762308104039 "|HMNOC_4cluster_wpsum|HMNOC_1cluster_wpsum:HMNOC_1cluster_west_0|PE_cluster_new:pe_cluster_west_0|PE_new:gen_X[0].gen_Y[1].pe"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 10 PE_new.v(250) " "Verilog HDL assignment warning at PE_new.v(250): truncated value with size 32 to match size of target (10)" {  } { { "rtl/PE_new.v" "" { Text "/home/abhiram/Projects/Main-Project/rtl/PE_new.v" 250 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1762308104039 "|HMNOC_4cluster_wpsum|HMNOC_1cluster_wpsum:HMNOC_1cluster_west_0|PE_cluster_new:pe_cluster_west_0|PE_new:gen_X[0].gen_Y[1].pe"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 PE_new.v(251) " "Verilog HDL assignment warning at PE_new.v(251): truncated value with size 32 to match size of target (8)" {  } { { "rtl/PE_new.v" "" { Text "/home/abhiram/Projects/Main-Project/rtl/PE_new.v" 251 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1762308104039 "|HMNOC_4cluster_wpsum|HMNOC_1cluster_wpsum:HMNOC_1cluster_west_0|PE_cluster_new:pe_cluster_west_0|PE_new:gen_X[0].gen_Y[1].pe"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "PE_new HMNOC_1cluster_wpsum:HMNOC_1cluster_west_0\|PE_cluster_new:pe_cluster_west_0\|PE_new:gen_X\[0\].gen_Y\[2\].pe " "Elaborating entity \"PE_new\" for hierarchy \"HMNOC_1cluster_wpsum:HMNOC_1cluster_west_0\|PE_cluster_new:pe_cluster_west_0\|PE_new:gen_X\[0\].gen_Y\[2\].pe\"" {  } { { "rtl/PE_cluster_new.v" "gen_X\[0\].gen_Y\[2\].pe" { Text "/home/abhiram/Projects/Main-Project/rtl/PE_cluster_new.v" 74 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1762308104078 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 10 PE_new.v(108) " "Verilog HDL assignment warning at PE_new.v(108): truncated value with size 32 to match size of target (10)" {  } { { "rtl/PE_new.v" "" { Text "/home/abhiram/Projects/Main-Project/rtl/PE_new.v" 108 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1762308104080 "|HMNOC_4cluster_wpsum|HMNOC_1cluster_wpsum:HMNOC_1cluster_west_0|PE_cluster_new:pe_cluster_west_0|PE_new:gen_X[0].gen_Y[2].pe"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 10 PE_new.v(109) " "Verilog HDL assignment warning at PE_new.v(109): truncated value with size 32 to match size of target (10)" {  } { { "rtl/PE_new.v" "" { Text "/home/abhiram/Projects/Main-Project/rtl/PE_new.v" 109 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1762308104080 "|HMNOC_4cluster_wpsum|HMNOC_1cluster_wpsum:HMNOC_1cluster_west_0|PE_cluster_new:pe_cluster_west_0|PE_new:gen_X[0].gen_Y[2].pe"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 10 PE_new.v(127) " "Verilog HDL assignment warning at PE_new.v(127): truncated value with size 32 to match size of target (10)" {  } { { "rtl/PE_new.v" "" { Text "/home/abhiram/Projects/Main-Project/rtl/PE_new.v" 127 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1762308104081 "|HMNOC_4cluster_wpsum|HMNOC_1cluster_wpsum:HMNOC_1cluster_west_0|PE_cluster_new:pe_cluster_west_0|PE_new:gen_X[0].gen_Y[2].pe"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 10 PE_new.v(143) " "Verilog HDL assignment warning at PE_new.v(143): truncated value with size 32 to match size of target (10)" {  } { { "rtl/PE_new.v" "" { Text "/home/abhiram/Projects/Main-Project/rtl/PE_new.v" 143 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1762308104081 "|HMNOC_4cluster_wpsum|HMNOC_1cluster_wpsum:HMNOC_1cluster_west_0|PE_cluster_new:pe_cluster_west_0|PE_new:gen_X[0].gen_Y[2].pe"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 10 PE_new.v(151) " "Verilog HDL assignment warning at PE_new.v(151): truncated value with size 32 to match size of target (10)" {  } { { "rtl/PE_new.v" "" { Text "/home/abhiram/Projects/Main-Project/rtl/PE_new.v" 151 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1762308104082 "|HMNOC_4cluster_wpsum|HMNOC_1cluster_wpsum:HMNOC_1cluster_west_0|PE_cluster_new:pe_cluster_west_0|PE_new:gen_X[0].gen_Y[2].pe"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 PE_new.v(168) " "Verilog HDL assignment warning at PE_new.v(168): truncated value with size 32 to match size of target (8)" {  } { { "rtl/PE_new.v" "" { Text "/home/abhiram/Projects/Main-Project/rtl/PE_new.v" 168 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1762308104082 "|HMNOC_4cluster_wpsum|HMNOC_1cluster_wpsum:HMNOC_1cluster_west_0|PE_cluster_new:pe_cluster_west_0|PE_new:gen_X[0].gen_Y[2].pe"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 10 PE_new.v(181) " "Verilog HDL assignment warning at PE_new.v(181): truncated value with size 32 to match size of target (10)" {  } { { "rtl/PE_new.v" "" { Text "/home/abhiram/Projects/Main-Project/rtl/PE_new.v" 181 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1762308104083 "|HMNOC_4cluster_wpsum|HMNOC_1cluster_wpsum:HMNOC_1cluster_west_0|PE_cluster_new:pe_cluster_west_0|PE_new:gen_X[0].gen_Y[2].pe"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 10 PE_new.v(194) " "Verilog HDL assignment warning at PE_new.v(194): truncated value with size 32 to match size of target (10)" {  } { { "rtl/PE_new.v" "" { Text "/home/abhiram/Projects/Main-Project/rtl/PE_new.v" 194 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1762308104083 "|HMNOC_4cluster_wpsum|HMNOC_1cluster_wpsum:HMNOC_1cluster_west_0|PE_cluster_new:pe_cluster_west_0|PE_new:gen_X[0].gen_Y[2].pe"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 10 PE_new.v(203) " "Verilog HDL assignment warning at PE_new.v(203): truncated value with size 32 to match size of target (10)" {  } { { "rtl/PE_new.v" "" { Text "/home/abhiram/Projects/Main-Project/rtl/PE_new.v" 203 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1762308104083 "|HMNOC_4cluster_wpsum|HMNOC_1cluster_wpsum:HMNOC_1cluster_west_0|PE_cluster_new:pe_cluster_west_0|PE_new:gen_X[0].gen_Y[2].pe"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 10 PE_new.v(210) " "Verilog HDL assignment warning at PE_new.v(210): truncated value with size 32 to match size of target (10)" {  } { { "rtl/PE_new.v" "" { Text "/home/abhiram/Projects/Main-Project/rtl/PE_new.v" 210 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1762308104083 "|HMNOC_4cluster_wpsum|HMNOC_1cluster_wpsum:HMNOC_1cluster_west_0|PE_cluster_new:pe_cluster_west_0|PE_new:gen_X[0].gen_Y[2].pe"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 3 PE_new.v(212) " "Verilog HDL assignment warning at PE_new.v(212): truncated value with size 32 to match size of target (3)" {  } { { "rtl/PE_new.v" "" { Text "/home/abhiram/Projects/Main-Project/rtl/PE_new.v" 212 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1762308104084 "|HMNOC_4cluster_wpsum|HMNOC_1cluster_wpsum:HMNOC_1cluster_west_0|PE_cluster_new:pe_cluster_west_0|PE_new:gen_X[0].gen_Y[2].pe"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 10 PE_new.v(233) " "Verilog HDL assignment warning at PE_new.v(233): truncated value with size 32 to match size of target (10)" {  } { { "rtl/PE_new.v" "" { Text "/home/abhiram/Projects/Main-Project/rtl/PE_new.v" 233 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1762308104084 "|HMNOC_4cluster_wpsum|HMNOC_1cluster_wpsum:HMNOC_1cluster_west_0|PE_cluster_new:pe_cluster_west_0|PE_new:gen_X[0].gen_Y[2].pe"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 PE_new.v(234) " "Verilog HDL assignment warning at PE_new.v(234): truncated value with size 32 to match size of target (8)" {  } { { "rtl/PE_new.v" "" { Text "/home/abhiram/Projects/Main-Project/rtl/PE_new.v" 234 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1762308104084 "|HMNOC_4cluster_wpsum|HMNOC_1cluster_wpsum:HMNOC_1cluster_west_0|PE_cluster_new:pe_cluster_west_0|PE_new:gen_X[0].gen_Y[2].pe"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 10 PE_new.v(245) " "Verilog HDL assignment warning at PE_new.v(245): truncated value with size 32 to match size of target (10)" {  } { { "rtl/PE_new.v" "" { Text "/home/abhiram/Projects/Main-Project/rtl/PE_new.v" 245 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1762308104084 "|HMNOC_4cluster_wpsum|HMNOC_1cluster_wpsum:HMNOC_1cluster_west_0|PE_cluster_new:pe_cluster_west_0|PE_new:gen_X[0].gen_Y[2].pe"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 10 PE_new.v(250) " "Verilog HDL assignment warning at PE_new.v(250): truncated value with size 32 to match size of target (10)" {  } { { "rtl/PE_new.v" "" { Text "/home/abhiram/Projects/Main-Project/rtl/PE_new.v" 250 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1762308104085 "|HMNOC_4cluster_wpsum|HMNOC_1cluster_wpsum:HMNOC_1cluster_west_0|PE_cluster_new:pe_cluster_west_0|PE_new:gen_X[0].gen_Y[2].pe"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 PE_new.v(251) " "Verilog HDL assignment warning at PE_new.v(251): truncated value with size 32 to match size of target (8)" {  } { { "rtl/PE_new.v" "" { Text "/home/abhiram/Projects/Main-Project/rtl/PE_new.v" 251 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1762308104085 "|HMNOC_4cluster_wpsum|HMNOC_1cluster_wpsum:HMNOC_1cluster_west_0|PE_cluster_new:pe_cluster_west_0|PE_new:gen_X[0].gen_Y[2].pe"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "PE_new HMNOC_1cluster_wpsum:HMNOC_1cluster_west_0\|PE_cluster_new:pe_cluster_west_0\|PE_new:gen_X\[1\].gen_Y\[0\].pe " "Elaborating entity \"PE_new\" for hierarchy \"HMNOC_1cluster_wpsum:HMNOC_1cluster_west_0\|PE_cluster_new:pe_cluster_west_0\|PE_new:gen_X\[1\].gen_Y\[0\].pe\"" {  } { { "rtl/PE_cluster_new.v" "gen_X\[1\].gen_Y\[0\].pe" { Text "/home/abhiram/Projects/Main-Project/rtl/PE_cluster_new.v" 74 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1762308104123 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 10 PE_new.v(108) " "Verilog HDL assignment warning at PE_new.v(108): truncated value with size 32 to match size of target (10)" {  } { { "rtl/PE_new.v" "" { Text "/home/abhiram/Projects/Main-Project/rtl/PE_new.v" 108 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1762308104125 "|HMNOC_4cluster_wpsum|HMNOC_1cluster_wpsum:HMNOC_1cluster_west_0|PE_cluster_new:pe_cluster_west_0|PE_new:gen_X[1].gen_Y[0].pe"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 10 PE_new.v(109) " "Verilog HDL assignment warning at PE_new.v(109): truncated value with size 32 to match size of target (10)" {  } { { "rtl/PE_new.v" "" { Text "/home/abhiram/Projects/Main-Project/rtl/PE_new.v" 109 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1762308104126 "|HMNOC_4cluster_wpsum|HMNOC_1cluster_wpsum:HMNOC_1cluster_west_0|PE_cluster_new:pe_cluster_west_0|PE_new:gen_X[1].gen_Y[0].pe"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 10 PE_new.v(127) " "Verilog HDL assignment warning at PE_new.v(127): truncated value with size 32 to match size of target (10)" {  } { { "rtl/PE_new.v" "" { Text "/home/abhiram/Projects/Main-Project/rtl/PE_new.v" 127 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1762308104126 "|HMNOC_4cluster_wpsum|HMNOC_1cluster_wpsum:HMNOC_1cluster_west_0|PE_cluster_new:pe_cluster_west_0|PE_new:gen_X[1].gen_Y[0].pe"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 10 PE_new.v(143) " "Verilog HDL assignment warning at PE_new.v(143): truncated value with size 32 to match size of target (10)" {  } { { "rtl/PE_new.v" "" { Text "/home/abhiram/Projects/Main-Project/rtl/PE_new.v" 143 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1762308104127 "|HMNOC_4cluster_wpsum|HMNOC_1cluster_wpsum:HMNOC_1cluster_west_0|PE_cluster_new:pe_cluster_west_0|PE_new:gen_X[1].gen_Y[0].pe"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 10 PE_new.v(151) " "Verilog HDL assignment warning at PE_new.v(151): truncated value with size 32 to match size of target (10)" {  } { { "rtl/PE_new.v" "" { Text "/home/abhiram/Projects/Main-Project/rtl/PE_new.v" 151 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1762308104127 "|HMNOC_4cluster_wpsum|HMNOC_1cluster_wpsum:HMNOC_1cluster_west_0|PE_cluster_new:pe_cluster_west_0|PE_new:gen_X[1].gen_Y[0].pe"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 PE_new.v(168) " "Verilog HDL assignment warning at PE_new.v(168): truncated value with size 32 to match size of target (8)" {  } { { "rtl/PE_new.v" "" { Text "/home/abhiram/Projects/Main-Project/rtl/PE_new.v" 168 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1762308104128 "|HMNOC_4cluster_wpsum|HMNOC_1cluster_wpsum:HMNOC_1cluster_west_0|PE_cluster_new:pe_cluster_west_0|PE_new:gen_X[1].gen_Y[0].pe"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 10 PE_new.v(181) " "Verilog HDL assignment warning at PE_new.v(181): truncated value with size 32 to match size of target (10)" {  } { { "rtl/PE_new.v" "" { Text "/home/abhiram/Projects/Main-Project/rtl/PE_new.v" 181 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1762308104128 "|HMNOC_4cluster_wpsum|HMNOC_1cluster_wpsum:HMNOC_1cluster_west_0|PE_cluster_new:pe_cluster_west_0|PE_new:gen_X[1].gen_Y[0].pe"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 10 PE_new.v(194) " "Verilog HDL assignment warning at PE_new.v(194): truncated value with size 32 to match size of target (10)" {  } { { "rtl/PE_new.v" "" { Text "/home/abhiram/Projects/Main-Project/rtl/PE_new.v" 194 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1762308104128 "|HMNOC_4cluster_wpsum|HMNOC_1cluster_wpsum:HMNOC_1cluster_west_0|PE_cluster_new:pe_cluster_west_0|PE_new:gen_X[1].gen_Y[0].pe"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 10 PE_new.v(203) " "Verilog HDL assignment warning at PE_new.v(203): truncated value with size 32 to match size of target (10)" {  } { { "rtl/PE_new.v" "" { Text "/home/abhiram/Projects/Main-Project/rtl/PE_new.v" 203 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1762308104128 "|HMNOC_4cluster_wpsum|HMNOC_1cluster_wpsum:HMNOC_1cluster_west_0|PE_cluster_new:pe_cluster_west_0|PE_new:gen_X[1].gen_Y[0].pe"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 10 PE_new.v(210) " "Verilog HDL assignment warning at PE_new.v(210): truncated value with size 32 to match size of target (10)" {  } { { "rtl/PE_new.v" "" { Text "/home/abhiram/Projects/Main-Project/rtl/PE_new.v" 210 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1762308104129 "|HMNOC_4cluster_wpsum|HMNOC_1cluster_wpsum:HMNOC_1cluster_west_0|PE_cluster_new:pe_cluster_west_0|PE_new:gen_X[1].gen_Y[0].pe"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 3 PE_new.v(212) " "Verilog HDL assignment warning at PE_new.v(212): truncated value with size 32 to match size of target (3)" {  } { { "rtl/PE_new.v" "" { Text "/home/abhiram/Projects/Main-Project/rtl/PE_new.v" 212 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1762308104129 "|HMNOC_4cluster_wpsum|HMNOC_1cluster_wpsum:HMNOC_1cluster_west_0|PE_cluster_new:pe_cluster_west_0|PE_new:gen_X[1].gen_Y[0].pe"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 10 PE_new.v(233) " "Verilog HDL assignment warning at PE_new.v(233): truncated value with size 32 to match size of target (10)" {  } { { "rtl/PE_new.v" "" { Text "/home/abhiram/Projects/Main-Project/rtl/PE_new.v" 233 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1762308104129 "|HMNOC_4cluster_wpsum|HMNOC_1cluster_wpsum:HMNOC_1cluster_west_0|PE_cluster_new:pe_cluster_west_0|PE_new:gen_X[1].gen_Y[0].pe"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 PE_new.v(234) " "Verilog HDL assignment warning at PE_new.v(234): truncated value with size 32 to match size of target (8)" {  } { { "rtl/PE_new.v" "" { Text "/home/abhiram/Projects/Main-Project/rtl/PE_new.v" 234 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1762308104129 "|HMNOC_4cluster_wpsum|HMNOC_1cluster_wpsum:HMNOC_1cluster_west_0|PE_cluster_new:pe_cluster_west_0|PE_new:gen_X[1].gen_Y[0].pe"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 10 PE_new.v(245) " "Verilog HDL assignment warning at PE_new.v(245): truncated value with size 32 to match size of target (10)" {  } { { "rtl/PE_new.v" "" { Text "/home/abhiram/Projects/Main-Project/rtl/PE_new.v" 245 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1762308104130 "|HMNOC_4cluster_wpsum|HMNOC_1cluster_wpsum:HMNOC_1cluster_west_0|PE_cluster_new:pe_cluster_west_0|PE_new:gen_X[1].gen_Y[0].pe"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 10 PE_new.v(250) " "Verilog HDL assignment warning at PE_new.v(250): truncated value with size 32 to match size of target (10)" {  } { { "rtl/PE_new.v" "" { Text "/home/abhiram/Projects/Main-Project/rtl/PE_new.v" 250 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1762308104130 "|HMNOC_4cluster_wpsum|HMNOC_1cluster_wpsum:HMNOC_1cluster_west_0|PE_cluster_new:pe_cluster_west_0|PE_new:gen_X[1].gen_Y[0].pe"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 PE_new.v(251) " "Verilog HDL assignment warning at PE_new.v(251): truncated value with size 32 to match size of target (8)" {  } { { "rtl/PE_new.v" "" { Text "/home/abhiram/Projects/Main-Project/rtl/PE_new.v" 251 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1762308104130 "|HMNOC_4cluster_wpsum|HMNOC_1cluster_wpsum:HMNOC_1cluster_west_0|PE_cluster_new:pe_cluster_west_0|PE_new:gen_X[1].gen_Y[0].pe"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "PE_new HMNOC_1cluster_wpsum:HMNOC_1cluster_west_0\|PE_cluster_new:pe_cluster_west_0\|PE_new:gen_X\[1\].gen_Y\[1\].pe " "Elaborating entity \"PE_new\" for hierarchy \"HMNOC_1cluster_wpsum:HMNOC_1cluster_west_0\|PE_cluster_new:pe_cluster_west_0\|PE_new:gen_X\[1\].gen_Y\[1\].pe\"" {  } { { "rtl/PE_cluster_new.v" "gen_X\[1\].gen_Y\[1\].pe" { Text "/home/abhiram/Projects/Main-Project/rtl/PE_cluster_new.v" 74 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1762308104171 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 10 PE_new.v(108) " "Verilog HDL assignment warning at PE_new.v(108): truncated value with size 32 to match size of target (10)" {  } { { "rtl/PE_new.v" "" { Text "/home/abhiram/Projects/Main-Project/rtl/PE_new.v" 108 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1762308104173 "|HMNOC_4cluster_wpsum|HMNOC_1cluster_wpsum:HMNOC_1cluster_west_0|PE_cluster_new:pe_cluster_west_0|PE_new:gen_X[1].gen_Y[1].pe"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 10 PE_new.v(109) " "Verilog HDL assignment warning at PE_new.v(109): truncated value with size 32 to match size of target (10)" {  } { { "rtl/PE_new.v" "" { Text "/home/abhiram/Projects/Main-Project/rtl/PE_new.v" 109 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1762308104174 "|HMNOC_4cluster_wpsum|HMNOC_1cluster_wpsum:HMNOC_1cluster_west_0|PE_cluster_new:pe_cluster_west_0|PE_new:gen_X[1].gen_Y[1].pe"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 10 PE_new.v(127) " "Verilog HDL assignment warning at PE_new.v(127): truncated value with size 32 to match size of target (10)" {  } { { "rtl/PE_new.v" "" { Text "/home/abhiram/Projects/Main-Project/rtl/PE_new.v" 127 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1762308104174 "|HMNOC_4cluster_wpsum|HMNOC_1cluster_wpsum:HMNOC_1cluster_west_0|PE_cluster_new:pe_cluster_west_0|PE_new:gen_X[1].gen_Y[1].pe"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 10 PE_new.v(143) " "Verilog HDL assignment warning at PE_new.v(143): truncated value with size 32 to match size of target (10)" {  } { { "rtl/PE_new.v" "" { Text "/home/abhiram/Projects/Main-Project/rtl/PE_new.v" 143 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1762308104174 "|HMNOC_4cluster_wpsum|HMNOC_1cluster_wpsum:HMNOC_1cluster_west_0|PE_cluster_new:pe_cluster_west_0|PE_new:gen_X[1].gen_Y[1].pe"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 10 PE_new.v(151) " "Verilog HDL assignment warning at PE_new.v(151): truncated value with size 32 to match size of target (10)" {  } { { "rtl/PE_new.v" "" { Text "/home/abhiram/Projects/Main-Project/rtl/PE_new.v" 151 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1762308104175 "|HMNOC_4cluster_wpsum|HMNOC_1cluster_wpsum:HMNOC_1cluster_west_0|PE_cluster_new:pe_cluster_west_0|PE_new:gen_X[1].gen_Y[1].pe"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 PE_new.v(168) " "Verilog HDL assignment warning at PE_new.v(168): truncated value with size 32 to match size of target (8)" {  } { { "rtl/PE_new.v" "" { Text "/home/abhiram/Projects/Main-Project/rtl/PE_new.v" 168 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1762308104175 "|HMNOC_4cluster_wpsum|HMNOC_1cluster_wpsum:HMNOC_1cluster_west_0|PE_cluster_new:pe_cluster_west_0|PE_new:gen_X[1].gen_Y[1].pe"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 10 PE_new.v(181) " "Verilog HDL assignment warning at PE_new.v(181): truncated value with size 32 to match size of target (10)" {  } { { "rtl/PE_new.v" "" { Text "/home/abhiram/Projects/Main-Project/rtl/PE_new.v" 181 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1762308104176 "|HMNOC_4cluster_wpsum|HMNOC_1cluster_wpsum:HMNOC_1cluster_west_0|PE_cluster_new:pe_cluster_west_0|PE_new:gen_X[1].gen_Y[1].pe"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 10 PE_new.v(194) " "Verilog HDL assignment warning at PE_new.v(194): truncated value with size 32 to match size of target (10)" {  } { { "rtl/PE_new.v" "" { Text "/home/abhiram/Projects/Main-Project/rtl/PE_new.v" 194 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1762308104176 "|HMNOC_4cluster_wpsum|HMNOC_1cluster_wpsum:HMNOC_1cluster_west_0|PE_cluster_new:pe_cluster_west_0|PE_new:gen_X[1].gen_Y[1].pe"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 10 PE_new.v(203) " "Verilog HDL assignment warning at PE_new.v(203): truncated value with size 32 to match size of target (10)" {  } { { "rtl/PE_new.v" "" { Text "/home/abhiram/Projects/Main-Project/rtl/PE_new.v" 203 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1762308104176 "|HMNOC_4cluster_wpsum|HMNOC_1cluster_wpsum:HMNOC_1cluster_west_0|PE_cluster_new:pe_cluster_west_0|PE_new:gen_X[1].gen_Y[1].pe"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 10 PE_new.v(210) " "Verilog HDL assignment warning at PE_new.v(210): truncated value with size 32 to match size of target (10)" {  } { { "rtl/PE_new.v" "" { Text "/home/abhiram/Projects/Main-Project/rtl/PE_new.v" 210 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1762308104177 "|HMNOC_4cluster_wpsum|HMNOC_1cluster_wpsum:HMNOC_1cluster_west_0|PE_cluster_new:pe_cluster_west_0|PE_new:gen_X[1].gen_Y[1].pe"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 3 PE_new.v(212) " "Verilog HDL assignment warning at PE_new.v(212): truncated value with size 32 to match size of target (3)" {  } { { "rtl/PE_new.v" "" { Text "/home/abhiram/Projects/Main-Project/rtl/PE_new.v" 212 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1762308104177 "|HMNOC_4cluster_wpsum|HMNOC_1cluster_wpsum:HMNOC_1cluster_west_0|PE_cluster_new:pe_cluster_west_0|PE_new:gen_X[1].gen_Y[1].pe"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 10 PE_new.v(233) " "Verilog HDL assignment warning at PE_new.v(233): truncated value with size 32 to match size of target (10)" {  } { { "rtl/PE_new.v" "" { Text "/home/abhiram/Projects/Main-Project/rtl/PE_new.v" 233 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1762308104177 "|HMNOC_4cluster_wpsum|HMNOC_1cluster_wpsum:HMNOC_1cluster_west_0|PE_cluster_new:pe_cluster_west_0|PE_new:gen_X[1].gen_Y[1].pe"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 PE_new.v(234) " "Verilog HDL assignment warning at PE_new.v(234): truncated value with size 32 to match size of target (8)" {  } { { "rtl/PE_new.v" "" { Text "/home/abhiram/Projects/Main-Project/rtl/PE_new.v" 234 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1762308104177 "|HMNOC_4cluster_wpsum|HMNOC_1cluster_wpsum:HMNOC_1cluster_west_0|PE_cluster_new:pe_cluster_west_0|PE_new:gen_X[1].gen_Y[1].pe"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 10 PE_new.v(245) " "Verilog HDL assignment warning at PE_new.v(245): truncated value with size 32 to match size of target (10)" {  } { { "rtl/PE_new.v" "" { Text "/home/abhiram/Projects/Main-Project/rtl/PE_new.v" 245 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1762308104177 "|HMNOC_4cluster_wpsum|HMNOC_1cluster_wpsum:HMNOC_1cluster_west_0|PE_cluster_new:pe_cluster_west_0|PE_new:gen_X[1].gen_Y[1].pe"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 10 PE_new.v(250) " "Verilog HDL assignment warning at PE_new.v(250): truncated value with size 32 to match size of target (10)" {  } { { "rtl/PE_new.v" "" { Text "/home/abhiram/Projects/Main-Project/rtl/PE_new.v" 250 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1762308104178 "|HMNOC_4cluster_wpsum|HMNOC_1cluster_wpsum:HMNOC_1cluster_west_0|PE_cluster_new:pe_cluster_west_0|PE_new:gen_X[1].gen_Y[1].pe"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 PE_new.v(251) " "Verilog HDL assignment warning at PE_new.v(251): truncated value with size 32 to match size of target (8)" {  } { { "rtl/PE_new.v" "" { Text "/home/abhiram/Projects/Main-Project/rtl/PE_new.v" 251 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1762308104178 "|HMNOC_4cluster_wpsum|HMNOC_1cluster_wpsum:HMNOC_1cluster_west_0|PE_cluster_new:pe_cluster_west_0|PE_new:gen_X[1].gen_Y[1].pe"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "PE_new HMNOC_1cluster_wpsum:HMNOC_1cluster_west_0\|PE_cluster_new:pe_cluster_west_0\|PE_new:gen_X\[1\].gen_Y\[2\].pe " "Elaborating entity \"PE_new\" for hierarchy \"HMNOC_1cluster_wpsum:HMNOC_1cluster_west_0\|PE_cluster_new:pe_cluster_west_0\|PE_new:gen_X\[1\].gen_Y\[2\].pe\"" {  } { { "rtl/PE_cluster_new.v" "gen_X\[1\].gen_Y\[2\].pe" { Text "/home/abhiram/Projects/Main-Project/rtl/PE_cluster_new.v" 74 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1762308104217 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 10 PE_new.v(108) " "Verilog HDL assignment warning at PE_new.v(108): truncated value with size 32 to match size of target (10)" {  } { { "rtl/PE_new.v" "" { Text "/home/abhiram/Projects/Main-Project/rtl/PE_new.v" 108 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1762308104220 "|HMNOC_4cluster_wpsum|HMNOC_1cluster_wpsum:HMNOC_1cluster_west_0|PE_cluster_new:pe_cluster_west_0|PE_new:gen_X[1].gen_Y[2].pe"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 10 PE_new.v(109) " "Verilog HDL assignment warning at PE_new.v(109): truncated value with size 32 to match size of target (10)" {  } { { "rtl/PE_new.v" "" { Text "/home/abhiram/Projects/Main-Project/rtl/PE_new.v" 109 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1762308104220 "|HMNOC_4cluster_wpsum|HMNOC_1cluster_wpsum:HMNOC_1cluster_west_0|PE_cluster_new:pe_cluster_west_0|PE_new:gen_X[1].gen_Y[2].pe"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 10 PE_new.v(127) " "Verilog HDL assignment warning at PE_new.v(127): truncated value with size 32 to match size of target (10)" {  } { { "rtl/PE_new.v" "" { Text "/home/abhiram/Projects/Main-Project/rtl/PE_new.v" 127 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1762308104221 "|HMNOC_4cluster_wpsum|HMNOC_1cluster_wpsum:HMNOC_1cluster_west_0|PE_cluster_new:pe_cluster_west_0|PE_new:gen_X[1].gen_Y[2].pe"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 10 PE_new.v(143) " "Verilog HDL assignment warning at PE_new.v(143): truncated value with size 32 to match size of target (10)" {  } { { "rtl/PE_new.v" "" { Text "/home/abhiram/Projects/Main-Project/rtl/PE_new.v" 143 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1762308104221 "|HMNOC_4cluster_wpsum|HMNOC_1cluster_wpsum:HMNOC_1cluster_west_0|PE_cluster_new:pe_cluster_west_0|PE_new:gen_X[1].gen_Y[2].pe"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 10 PE_new.v(151) " "Verilog HDL assignment warning at PE_new.v(151): truncated value with size 32 to match size of target (10)" {  } { { "rtl/PE_new.v" "" { Text "/home/abhiram/Projects/Main-Project/rtl/PE_new.v" 151 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1762308104222 "|HMNOC_4cluster_wpsum|HMNOC_1cluster_wpsum:HMNOC_1cluster_west_0|PE_cluster_new:pe_cluster_west_0|PE_new:gen_X[1].gen_Y[2].pe"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 PE_new.v(168) " "Verilog HDL assignment warning at PE_new.v(168): truncated value with size 32 to match size of target (8)" {  } { { "rtl/PE_new.v" "" { Text "/home/abhiram/Projects/Main-Project/rtl/PE_new.v" 168 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1762308104223 "|HMNOC_4cluster_wpsum|HMNOC_1cluster_wpsum:HMNOC_1cluster_west_0|PE_cluster_new:pe_cluster_west_0|PE_new:gen_X[1].gen_Y[2].pe"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 10 PE_new.v(181) " "Verilog HDL assignment warning at PE_new.v(181): truncated value with size 32 to match size of target (10)" {  } { { "rtl/PE_new.v" "" { Text "/home/abhiram/Projects/Main-Project/rtl/PE_new.v" 181 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1762308104223 "|HMNOC_4cluster_wpsum|HMNOC_1cluster_wpsum:HMNOC_1cluster_west_0|PE_cluster_new:pe_cluster_west_0|PE_new:gen_X[1].gen_Y[2].pe"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 10 PE_new.v(194) " "Verilog HDL assignment warning at PE_new.v(194): truncated value with size 32 to match size of target (10)" {  } { { "rtl/PE_new.v" "" { Text "/home/abhiram/Projects/Main-Project/rtl/PE_new.v" 194 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1762308104223 "|HMNOC_4cluster_wpsum|HMNOC_1cluster_wpsum:HMNOC_1cluster_west_0|PE_cluster_new:pe_cluster_west_0|PE_new:gen_X[1].gen_Y[2].pe"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 10 PE_new.v(203) " "Verilog HDL assignment warning at PE_new.v(203): truncated value with size 32 to match size of target (10)" {  } { { "rtl/PE_new.v" "" { Text "/home/abhiram/Projects/Main-Project/rtl/PE_new.v" 203 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1762308104224 "|HMNOC_4cluster_wpsum|HMNOC_1cluster_wpsum:HMNOC_1cluster_west_0|PE_cluster_new:pe_cluster_west_0|PE_new:gen_X[1].gen_Y[2].pe"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 10 PE_new.v(210) " "Verilog HDL assignment warning at PE_new.v(210): truncated value with size 32 to match size of target (10)" {  } { { "rtl/PE_new.v" "" { Text "/home/abhiram/Projects/Main-Project/rtl/PE_new.v" 210 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1762308104224 "|HMNOC_4cluster_wpsum|HMNOC_1cluster_wpsum:HMNOC_1cluster_west_0|PE_cluster_new:pe_cluster_west_0|PE_new:gen_X[1].gen_Y[2].pe"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 3 PE_new.v(212) " "Verilog HDL assignment warning at PE_new.v(212): truncated value with size 32 to match size of target (3)" {  } { { "rtl/PE_new.v" "" { Text "/home/abhiram/Projects/Main-Project/rtl/PE_new.v" 212 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1762308104224 "|HMNOC_4cluster_wpsum|HMNOC_1cluster_wpsum:HMNOC_1cluster_west_0|PE_cluster_new:pe_cluster_west_0|PE_new:gen_X[1].gen_Y[2].pe"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 10 PE_new.v(233) " "Verilog HDL assignment warning at PE_new.v(233): truncated value with size 32 to match size of target (10)" {  } { { "rtl/PE_new.v" "" { Text "/home/abhiram/Projects/Main-Project/rtl/PE_new.v" 233 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1762308104225 "|HMNOC_4cluster_wpsum|HMNOC_1cluster_wpsum:HMNOC_1cluster_west_0|PE_cluster_new:pe_cluster_west_0|PE_new:gen_X[1].gen_Y[2].pe"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 PE_new.v(234) " "Verilog HDL assignment warning at PE_new.v(234): truncated value with size 32 to match size of target (8)" {  } { { "rtl/PE_new.v" "" { Text "/home/abhiram/Projects/Main-Project/rtl/PE_new.v" 234 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1762308104225 "|HMNOC_4cluster_wpsum|HMNOC_1cluster_wpsum:HMNOC_1cluster_west_0|PE_cluster_new:pe_cluster_west_0|PE_new:gen_X[1].gen_Y[2].pe"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 10 PE_new.v(245) " "Verilog HDL assignment warning at PE_new.v(245): truncated value with size 32 to match size of target (10)" {  } { { "rtl/PE_new.v" "" { Text "/home/abhiram/Projects/Main-Project/rtl/PE_new.v" 245 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1762308104225 "|HMNOC_4cluster_wpsum|HMNOC_1cluster_wpsum:HMNOC_1cluster_west_0|PE_cluster_new:pe_cluster_west_0|PE_new:gen_X[1].gen_Y[2].pe"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 10 PE_new.v(250) " "Verilog HDL assignment warning at PE_new.v(250): truncated value with size 32 to match size of target (10)" {  } { { "rtl/PE_new.v" "" { Text "/home/abhiram/Projects/Main-Project/rtl/PE_new.v" 250 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1762308104225 "|HMNOC_4cluster_wpsum|HMNOC_1cluster_wpsum:HMNOC_1cluster_west_0|PE_cluster_new:pe_cluster_west_0|PE_new:gen_X[1].gen_Y[2].pe"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 PE_new.v(251) " "Verilog HDL assignment warning at PE_new.v(251): truncated value with size 32 to match size of target (8)" {  } { { "rtl/PE_new.v" "" { Text "/home/abhiram/Projects/Main-Project/rtl/PE_new.v" 251 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1762308104226 "|HMNOC_4cluster_wpsum|HMNOC_1cluster_wpsum:HMNOC_1cluster_west_0|PE_cluster_new:pe_cluster_west_0|PE_new:gen_X[1].gen_Y[2].pe"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "PE_new HMNOC_1cluster_wpsum:HMNOC_1cluster_west_0\|PE_cluster_new:pe_cluster_west_0\|PE_new:gen_X\[2\].gen_Y\[0\].pe " "Elaborating entity \"PE_new\" for hierarchy \"HMNOC_1cluster_wpsum:HMNOC_1cluster_west_0\|PE_cluster_new:pe_cluster_west_0\|PE_new:gen_X\[2\].gen_Y\[0\].pe\"" {  } { { "rtl/PE_cluster_new.v" "gen_X\[2\].gen_Y\[0\].pe" { Text "/home/abhiram/Projects/Main-Project/rtl/PE_cluster_new.v" 74 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1762308104270 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 10 PE_new.v(108) " "Verilog HDL assignment warning at PE_new.v(108): truncated value with size 32 to match size of target (10)" {  } { { "rtl/PE_new.v" "" { Text "/home/abhiram/Projects/Main-Project/rtl/PE_new.v" 108 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1762308104273 "|HMNOC_4cluster_wpsum|HMNOC_1cluster_wpsum:HMNOC_1cluster_west_0|PE_cluster_new:pe_cluster_west_0|PE_new:gen_X[2].gen_Y[0].pe"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 10 PE_new.v(109) " "Verilog HDL assignment warning at PE_new.v(109): truncated value with size 32 to match size of target (10)" {  } { { "rtl/PE_new.v" "" { Text "/home/abhiram/Projects/Main-Project/rtl/PE_new.v" 109 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1762308104273 "|HMNOC_4cluster_wpsum|HMNOC_1cluster_wpsum:HMNOC_1cluster_west_0|PE_cluster_new:pe_cluster_west_0|PE_new:gen_X[2].gen_Y[0].pe"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 10 PE_new.v(127) " "Verilog HDL assignment warning at PE_new.v(127): truncated value with size 32 to match size of target (10)" {  } { { "rtl/PE_new.v" "" { Text "/home/abhiram/Projects/Main-Project/rtl/PE_new.v" 127 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1762308104274 "|HMNOC_4cluster_wpsum|HMNOC_1cluster_wpsum:HMNOC_1cluster_west_0|PE_cluster_new:pe_cluster_west_0|PE_new:gen_X[2].gen_Y[0].pe"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 10 PE_new.v(143) " "Verilog HDL assignment warning at PE_new.v(143): truncated value with size 32 to match size of target (10)" {  } { { "rtl/PE_new.v" "" { Text "/home/abhiram/Projects/Main-Project/rtl/PE_new.v" 143 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1762308104274 "|HMNOC_4cluster_wpsum|HMNOC_1cluster_wpsum:HMNOC_1cluster_west_0|PE_cluster_new:pe_cluster_west_0|PE_new:gen_X[2].gen_Y[0].pe"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 10 PE_new.v(151) " "Verilog HDL assignment warning at PE_new.v(151): truncated value with size 32 to match size of target (10)" {  } { { "rtl/PE_new.v" "" { Text "/home/abhiram/Projects/Main-Project/rtl/PE_new.v" 151 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1762308104275 "|HMNOC_4cluster_wpsum|HMNOC_1cluster_wpsum:HMNOC_1cluster_west_0|PE_cluster_new:pe_cluster_west_0|PE_new:gen_X[2].gen_Y[0].pe"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 PE_new.v(168) " "Verilog HDL assignment warning at PE_new.v(168): truncated value with size 32 to match size of target (8)" {  } { { "rtl/PE_new.v" "" { Text "/home/abhiram/Projects/Main-Project/rtl/PE_new.v" 168 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1762308104275 "|HMNOC_4cluster_wpsum|HMNOC_1cluster_wpsum:HMNOC_1cluster_west_0|PE_cluster_new:pe_cluster_west_0|PE_new:gen_X[2].gen_Y[0].pe"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 10 PE_new.v(181) " "Verilog HDL assignment warning at PE_new.v(181): truncated value with size 32 to match size of target (10)" {  } { { "rtl/PE_new.v" "" { Text "/home/abhiram/Projects/Main-Project/rtl/PE_new.v" 181 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1762308104276 "|HMNOC_4cluster_wpsum|HMNOC_1cluster_wpsum:HMNOC_1cluster_west_0|PE_cluster_new:pe_cluster_west_0|PE_new:gen_X[2].gen_Y[0].pe"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 10 PE_new.v(194) " "Verilog HDL assignment warning at PE_new.v(194): truncated value with size 32 to match size of target (10)" {  } { { "rtl/PE_new.v" "" { Text "/home/abhiram/Projects/Main-Project/rtl/PE_new.v" 194 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1762308104276 "|HMNOC_4cluster_wpsum|HMNOC_1cluster_wpsum:HMNOC_1cluster_west_0|PE_cluster_new:pe_cluster_west_0|PE_new:gen_X[2].gen_Y[0].pe"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 10 PE_new.v(203) " "Verilog HDL assignment warning at PE_new.v(203): truncated value with size 32 to match size of target (10)" {  } { { "rtl/PE_new.v" "" { Text "/home/abhiram/Projects/Main-Project/rtl/PE_new.v" 203 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1762308104277 "|HMNOC_4cluster_wpsum|HMNOC_1cluster_wpsum:HMNOC_1cluster_west_0|PE_cluster_new:pe_cluster_west_0|PE_new:gen_X[2].gen_Y[0].pe"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 10 PE_new.v(210) " "Verilog HDL assignment warning at PE_new.v(210): truncated value with size 32 to match size of target (10)" {  } { { "rtl/PE_new.v" "" { Text "/home/abhiram/Projects/Main-Project/rtl/PE_new.v" 210 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1762308104277 "|HMNOC_4cluster_wpsum|HMNOC_1cluster_wpsum:HMNOC_1cluster_west_0|PE_cluster_new:pe_cluster_west_0|PE_new:gen_X[2].gen_Y[0].pe"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 3 PE_new.v(212) " "Verilog HDL assignment warning at PE_new.v(212): truncated value with size 32 to match size of target (3)" {  } { { "rtl/PE_new.v" "" { Text "/home/abhiram/Projects/Main-Project/rtl/PE_new.v" 212 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1762308104277 "|HMNOC_4cluster_wpsum|HMNOC_1cluster_wpsum:HMNOC_1cluster_west_0|PE_cluster_new:pe_cluster_west_0|PE_new:gen_X[2].gen_Y[0].pe"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 10 PE_new.v(233) " "Verilog HDL assignment warning at PE_new.v(233): truncated value with size 32 to match size of target (10)" {  } { { "rtl/PE_new.v" "" { Text "/home/abhiram/Projects/Main-Project/rtl/PE_new.v" 233 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1762308104278 "|HMNOC_4cluster_wpsum|HMNOC_1cluster_wpsum:HMNOC_1cluster_west_0|PE_cluster_new:pe_cluster_west_0|PE_new:gen_X[2].gen_Y[0].pe"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 PE_new.v(234) " "Verilog HDL assignment warning at PE_new.v(234): truncated value with size 32 to match size of target (8)" {  } { { "rtl/PE_new.v" "" { Text "/home/abhiram/Projects/Main-Project/rtl/PE_new.v" 234 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1762308104278 "|HMNOC_4cluster_wpsum|HMNOC_1cluster_wpsum:HMNOC_1cluster_west_0|PE_cluster_new:pe_cluster_west_0|PE_new:gen_X[2].gen_Y[0].pe"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 10 PE_new.v(245) " "Verilog HDL assignment warning at PE_new.v(245): truncated value with size 32 to match size of target (10)" {  } { { "rtl/PE_new.v" "" { Text "/home/abhiram/Projects/Main-Project/rtl/PE_new.v" 245 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1762308104278 "|HMNOC_4cluster_wpsum|HMNOC_1cluster_wpsum:HMNOC_1cluster_west_0|PE_cluster_new:pe_cluster_west_0|PE_new:gen_X[2].gen_Y[0].pe"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 10 PE_new.v(250) " "Verilog HDL assignment warning at PE_new.v(250): truncated value with size 32 to match size of target (10)" {  } { { "rtl/PE_new.v" "" { Text "/home/abhiram/Projects/Main-Project/rtl/PE_new.v" 250 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1762308104278 "|HMNOC_4cluster_wpsum|HMNOC_1cluster_wpsum:HMNOC_1cluster_west_0|PE_cluster_new:pe_cluster_west_0|PE_new:gen_X[2].gen_Y[0].pe"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 PE_new.v(251) " "Verilog HDL assignment warning at PE_new.v(251): truncated value with size 32 to match size of target (8)" {  } { { "rtl/PE_new.v" "" { Text "/home/abhiram/Projects/Main-Project/rtl/PE_new.v" 251 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1762308104279 "|HMNOC_4cluster_wpsum|HMNOC_1cluster_wpsum:HMNOC_1cluster_west_0|PE_cluster_new:pe_cluster_west_0|PE_new:gen_X[2].gen_Y[0].pe"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "PE_new HMNOC_1cluster_wpsum:HMNOC_1cluster_west_0\|PE_cluster_new:pe_cluster_west_0\|PE_new:gen_X\[2\].gen_Y\[1\].pe " "Elaborating entity \"PE_new\" for hierarchy \"HMNOC_1cluster_wpsum:HMNOC_1cluster_west_0\|PE_cluster_new:pe_cluster_west_0\|PE_new:gen_X\[2\].gen_Y\[1\].pe\"" {  } { { "rtl/PE_cluster_new.v" "gen_X\[2\].gen_Y\[1\].pe" { Text "/home/abhiram/Projects/Main-Project/rtl/PE_cluster_new.v" 74 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1762308104320 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 10 PE_new.v(108) " "Verilog HDL assignment warning at PE_new.v(108): truncated value with size 32 to match size of target (10)" {  } { { "rtl/PE_new.v" "" { Text "/home/abhiram/Projects/Main-Project/rtl/PE_new.v" 108 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1762308104323 "|HMNOC_4cluster_wpsum|HMNOC_1cluster_wpsum:HMNOC_1cluster_west_0|PE_cluster_new:pe_cluster_west_0|PE_new:gen_X[2].gen_Y[1].pe"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 10 PE_new.v(109) " "Verilog HDL assignment warning at PE_new.v(109): truncated value with size 32 to match size of target (10)" {  } { { "rtl/PE_new.v" "" { Text "/home/abhiram/Projects/Main-Project/rtl/PE_new.v" 109 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1762308104323 "|HMNOC_4cluster_wpsum|HMNOC_1cluster_wpsum:HMNOC_1cluster_west_0|PE_cluster_new:pe_cluster_west_0|PE_new:gen_X[2].gen_Y[1].pe"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 10 PE_new.v(127) " "Verilog HDL assignment warning at PE_new.v(127): truncated value with size 32 to match size of target (10)" {  } { { "rtl/PE_new.v" "" { Text "/home/abhiram/Projects/Main-Project/rtl/PE_new.v" 127 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1762308104324 "|HMNOC_4cluster_wpsum|HMNOC_1cluster_wpsum:HMNOC_1cluster_west_0|PE_cluster_new:pe_cluster_west_0|PE_new:gen_X[2].gen_Y[1].pe"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 10 PE_new.v(143) " "Verilog HDL assignment warning at PE_new.v(143): truncated value with size 32 to match size of target (10)" {  } { { "rtl/PE_new.v" "" { Text "/home/abhiram/Projects/Main-Project/rtl/PE_new.v" 143 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1762308104324 "|HMNOC_4cluster_wpsum|HMNOC_1cluster_wpsum:HMNOC_1cluster_west_0|PE_cluster_new:pe_cluster_west_0|PE_new:gen_X[2].gen_Y[1].pe"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 10 PE_new.v(151) " "Verilog HDL assignment warning at PE_new.v(151): truncated value with size 32 to match size of target (10)" {  } { { "rtl/PE_new.v" "" { Text "/home/abhiram/Projects/Main-Project/rtl/PE_new.v" 151 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1762308104325 "|HMNOC_4cluster_wpsum|HMNOC_1cluster_wpsum:HMNOC_1cluster_west_0|PE_cluster_new:pe_cluster_west_0|PE_new:gen_X[2].gen_Y[1].pe"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 PE_new.v(168) " "Verilog HDL assignment warning at PE_new.v(168): truncated value with size 32 to match size of target (8)" {  } { { "rtl/PE_new.v" "" { Text "/home/abhiram/Projects/Main-Project/rtl/PE_new.v" 168 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1762308104326 "|HMNOC_4cluster_wpsum|HMNOC_1cluster_wpsum:HMNOC_1cluster_west_0|PE_cluster_new:pe_cluster_west_0|PE_new:gen_X[2].gen_Y[1].pe"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 10 PE_new.v(181) " "Verilog HDL assignment warning at PE_new.v(181): truncated value with size 32 to match size of target (10)" {  } { { "rtl/PE_new.v" "" { Text "/home/abhiram/Projects/Main-Project/rtl/PE_new.v" 181 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1762308104326 "|HMNOC_4cluster_wpsum|HMNOC_1cluster_wpsum:HMNOC_1cluster_west_0|PE_cluster_new:pe_cluster_west_0|PE_new:gen_X[2].gen_Y[1].pe"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 10 PE_new.v(194) " "Verilog HDL assignment warning at PE_new.v(194): truncated value with size 32 to match size of target (10)" {  } { { "rtl/PE_new.v" "" { Text "/home/abhiram/Projects/Main-Project/rtl/PE_new.v" 194 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1762308104326 "|HMNOC_4cluster_wpsum|HMNOC_1cluster_wpsum:HMNOC_1cluster_west_0|PE_cluster_new:pe_cluster_west_0|PE_new:gen_X[2].gen_Y[1].pe"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 10 PE_new.v(203) " "Verilog HDL assignment warning at PE_new.v(203): truncated value with size 32 to match size of target (10)" {  } { { "rtl/PE_new.v" "" { Text "/home/abhiram/Projects/Main-Project/rtl/PE_new.v" 203 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1762308104327 "|HMNOC_4cluster_wpsum|HMNOC_1cluster_wpsum:HMNOC_1cluster_west_0|PE_cluster_new:pe_cluster_west_0|PE_new:gen_X[2].gen_Y[1].pe"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 10 PE_new.v(210) " "Verilog HDL assignment warning at PE_new.v(210): truncated value with size 32 to match size of target (10)" {  } { { "rtl/PE_new.v" "" { Text "/home/abhiram/Projects/Main-Project/rtl/PE_new.v" 210 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1762308104327 "|HMNOC_4cluster_wpsum|HMNOC_1cluster_wpsum:HMNOC_1cluster_west_0|PE_cluster_new:pe_cluster_west_0|PE_new:gen_X[2].gen_Y[1].pe"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 3 PE_new.v(212) " "Verilog HDL assignment warning at PE_new.v(212): truncated value with size 32 to match size of target (3)" {  } { { "rtl/PE_new.v" "" { Text "/home/abhiram/Projects/Main-Project/rtl/PE_new.v" 212 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1762308104327 "|HMNOC_4cluster_wpsum|HMNOC_1cluster_wpsum:HMNOC_1cluster_west_0|PE_cluster_new:pe_cluster_west_0|PE_new:gen_X[2].gen_Y[1].pe"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 10 PE_new.v(233) " "Verilog HDL assignment warning at PE_new.v(233): truncated value with size 32 to match size of target (10)" {  } { { "rtl/PE_new.v" "" { Text "/home/abhiram/Projects/Main-Project/rtl/PE_new.v" 233 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1762308104328 "|HMNOC_4cluster_wpsum|HMNOC_1cluster_wpsum:HMNOC_1cluster_west_0|PE_cluster_new:pe_cluster_west_0|PE_new:gen_X[2].gen_Y[1].pe"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 PE_new.v(234) " "Verilog HDL assignment warning at PE_new.v(234): truncated value with size 32 to match size of target (8)" {  } { { "rtl/PE_new.v" "" { Text "/home/abhiram/Projects/Main-Project/rtl/PE_new.v" 234 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1762308104328 "|HMNOC_4cluster_wpsum|HMNOC_1cluster_wpsum:HMNOC_1cluster_west_0|PE_cluster_new:pe_cluster_west_0|PE_new:gen_X[2].gen_Y[1].pe"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 10 PE_new.v(245) " "Verilog HDL assignment warning at PE_new.v(245): truncated value with size 32 to match size of target (10)" {  } { { "rtl/PE_new.v" "" { Text "/home/abhiram/Projects/Main-Project/rtl/PE_new.v" 245 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1762308104328 "|HMNOC_4cluster_wpsum|HMNOC_1cluster_wpsum:HMNOC_1cluster_west_0|PE_cluster_new:pe_cluster_west_0|PE_new:gen_X[2].gen_Y[1].pe"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 10 PE_new.v(250) " "Verilog HDL assignment warning at PE_new.v(250): truncated value with size 32 to match size of target (10)" {  } { { "rtl/PE_new.v" "" { Text "/home/abhiram/Projects/Main-Project/rtl/PE_new.v" 250 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1762308104328 "|HMNOC_4cluster_wpsum|HMNOC_1cluster_wpsum:HMNOC_1cluster_west_0|PE_cluster_new:pe_cluster_west_0|PE_new:gen_X[2].gen_Y[1].pe"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 PE_new.v(251) " "Verilog HDL assignment warning at PE_new.v(251): truncated value with size 32 to match size of target (8)" {  } { { "rtl/PE_new.v" "" { Text "/home/abhiram/Projects/Main-Project/rtl/PE_new.v" 251 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1762308104329 "|HMNOC_4cluster_wpsum|HMNOC_1cluster_wpsum:HMNOC_1cluster_west_0|PE_cluster_new:pe_cluster_west_0|PE_new:gen_X[2].gen_Y[1].pe"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "PE_new HMNOC_1cluster_wpsum:HMNOC_1cluster_west_0\|PE_cluster_new:pe_cluster_west_0\|PE_new:gen_X\[2\].gen_Y\[2\].pe " "Elaborating entity \"PE_new\" for hierarchy \"HMNOC_1cluster_wpsum:HMNOC_1cluster_west_0\|PE_cluster_new:pe_cluster_west_0\|PE_new:gen_X\[2\].gen_Y\[2\].pe\"" {  } { { "rtl/PE_cluster_new.v" "gen_X\[2\].gen_Y\[2\].pe" { Text "/home/abhiram/Projects/Main-Project/rtl/PE_cluster_new.v" 74 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1762308104370 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 10 PE_new.v(108) " "Verilog HDL assignment warning at PE_new.v(108): truncated value with size 32 to match size of target (10)" {  } { { "rtl/PE_new.v" "" { Text "/home/abhiram/Projects/Main-Project/rtl/PE_new.v" 108 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1762308104373 "|HMNOC_4cluster_wpsum|HMNOC_1cluster_wpsum:HMNOC_1cluster_west_0|PE_cluster_new:pe_cluster_west_0|PE_new:gen_X[2].gen_Y[2].pe"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 10 PE_new.v(109) " "Verilog HDL assignment warning at PE_new.v(109): truncated value with size 32 to match size of target (10)" {  } { { "rtl/PE_new.v" "" { Text "/home/abhiram/Projects/Main-Project/rtl/PE_new.v" 109 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1762308104373 "|HMNOC_4cluster_wpsum|HMNOC_1cluster_wpsum:HMNOC_1cluster_west_0|PE_cluster_new:pe_cluster_west_0|PE_new:gen_X[2].gen_Y[2].pe"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 10 PE_new.v(127) " "Verilog HDL assignment warning at PE_new.v(127): truncated value with size 32 to match size of target (10)" {  } { { "rtl/PE_new.v" "" { Text "/home/abhiram/Projects/Main-Project/rtl/PE_new.v" 127 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1762308104374 "|HMNOC_4cluster_wpsum|HMNOC_1cluster_wpsum:HMNOC_1cluster_west_0|PE_cluster_new:pe_cluster_west_0|PE_new:gen_X[2].gen_Y[2].pe"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 10 PE_new.v(143) " "Verilog HDL assignment warning at PE_new.v(143): truncated value with size 32 to match size of target (10)" {  } { { "rtl/PE_new.v" "" { Text "/home/abhiram/Projects/Main-Project/rtl/PE_new.v" 143 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1762308104374 "|HMNOC_4cluster_wpsum|HMNOC_1cluster_wpsum:HMNOC_1cluster_west_0|PE_cluster_new:pe_cluster_west_0|PE_new:gen_X[2].gen_Y[2].pe"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 10 PE_new.v(151) " "Verilog HDL assignment warning at PE_new.v(151): truncated value with size 32 to match size of target (10)" {  } { { "rtl/PE_new.v" "" { Text "/home/abhiram/Projects/Main-Project/rtl/PE_new.v" 151 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1762308104374 "|HMNOC_4cluster_wpsum|HMNOC_1cluster_wpsum:HMNOC_1cluster_west_0|PE_cluster_new:pe_cluster_west_0|PE_new:gen_X[2].gen_Y[2].pe"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 PE_new.v(168) " "Verilog HDL assignment warning at PE_new.v(168): truncated value with size 32 to match size of target (8)" {  } { { "rtl/PE_new.v" "" { Text "/home/abhiram/Projects/Main-Project/rtl/PE_new.v" 168 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1762308104375 "|HMNOC_4cluster_wpsum|HMNOC_1cluster_wpsum:HMNOC_1cluster_west_0|PE_cluster_new:pe_cluster_west_0|PE_new:gen_X[2].gen_Y[2].pe"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 10 PE_new.v(181) " "Verilog HDL assignment warning at PE_new.v(181): truncated value with size 32 to match size of target (10)" {  } { { "rtl/PE_new.v" "" { Text "/home/abhiram/Projects/Main-Project/rtl/PE_new.v" 181 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1762308104375 "|HMNOC_4cluster_wpsum|HMNOC_1cluster_wpsum:HMNOC_1cluster_west_0|PE_cluster_new:pe_cluster_west_0|PE_new:gen_X[2].gen_Y[2].pe"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 10 PE_new.v(194) " "Verilog HDL assignment warning at PE_new.v(194): truncated value with size 32 to match size of target (10)" {  } { { "rtl/PE_new.v" "" { Text "/home/abhiram/Projects/Main-Project/rtl/PE_new.v" 194 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1762308104376 "|HMNOC_4cluster_wpsum|HMNOC_1cluster_wpsum:HMNOC_1cluster_west_0|PE_cluster_new:pe_cluster_west_0|PE_new:gen_X[2].gen_Y[2].pe"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 10 PE_new.v(203) " "Verilog HDL assignment warning at PE_new.v(203): truncated value with size 32 to match size of target (10)" {  } { { "rtl/PE_new.v" "" { Text "/home/abhiram/Projects/Main-Project/rtl/PE_new.v" 203 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1762308104376 "|HMNOC_4cluster_wpsum|HMNOC_1cluster_wpsum:HMNOC_1cluster_west_0|PE_cluster_new:pe_cluster_west_0|PE_new:gen_X[2].gen_Y[2].pe"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 10 PE_new.v(210) " "Verilog HDL assignment warning at PE_new.v(210): truncated value with size 32 to match size of target (10)" {  } { { "rtl/PE_new.v" "" { Text "/home/abhiram/Projects/Main-Project/rtl/PE_new.v" 210 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1762308104376 "|HMNOC_4cluster_wpsum|HMNOC_1cluster_wpsum:HMNOC_1cluster_west_0|PE_cluster_new:pe_cluster_west_0|PE_new:gen_X[2].gen_Y[2].pe"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 3 PE_new.v(212) " "Verilog HDL assignment warning at PE_new.v(212): truncated value with size 32 to match size of target (3)" {  } { { "rtl/PE_new.v" "" { Text "/home/abhiram/Projects/Main-Project/rtl/PE_new.v" 212 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1762308104376 "|HMNOC_4cluster_wpsum|HMNOC_1cluster_wpsum:HMNOC_1cluster_west_0|PE_cluster_new:pe_cluster_west_0|PE_new:gen_X[2].gen_Y[2].pe"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 10 PE_new.v(233) " "Verilog HDL assignment warning at PE_new.v(233): truncated value with size 32 to match size of target (10)" {  } { { "rtl/PE_new.v" "" { Text "/home/abhiram/Projects/Main-Project/rtl/PE_new.v" 233 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1762308104377 "|HMNOC_4cluster_wpsum|HMNOC_1cluster_wpsum:HMNOC_1cluster_west_0|PE_cluster_new:pe_cluster_west_0|PE_new:gen_X[2].gen_Y[2].pe"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 PE_new.v(234) " "Verilog HDL assignment warning at PE_new.v(234): truncated value with size 32 to match size of target (8)" {  } { { "rtl/PE_new.v" "" { Text "/home/abhiram/Projects/Main-Project/rtl/PE_new.v" 234 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1762308104377 "|HMNOC_4cluster_wpsum|HMNOC_1cluster_wpsum:HMNOC_1cluster_west_0|PE_cluster_new:pe_cluster_west_0|PE_new:gen_X[2].gen_Y[2].pe"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 10 PE_new.v(245) " "Verilog HDL assignment warning at PE_new.v(245): truncated value with size 32 to match size of target (10)" {  } { { "rtl/PE_new.v" "" { Text "/home/abhiram/Projects/Main-Project/rtl/PE_new.v" 245 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1762308104377 "|HMNOC_4cluster_wpsum|HMNOC_1cluster_wpsum:HMNOC_1cluster_west_0|PE_cluster_new:pe_cluster_west_0|PE_new:gen_X[2].gen_Y[2].pe"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 10 PE_new.v(250) " "Verilog HDL assignment warning at PE_new.v(250): truncated value with size 32 to match size of target (10)" {  } { { "rtl/PE_new.v" "" { Text "/home/abhiram/Projects/Main-Project/rtl/PE_new.v" 250 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1762308104378 "|HMNOC_4cluster_wpsum|HMNOC_1cluster_wpsum:HMNOC_1cluster_west_0|PE_cluster_new:pe_cluster_west_0|PE_new:gen_X[2].gen_Y[2].pe"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 PE_new.v(251) " "Verilog HDL assignment warning at PE_new.v(251): truncated value with size 32 to match size of target (8)" {  } { { "rtl/PE_new.v" "" { Text "/home/abhiram/Projects/Main-Project/rtl/PE_new.v" 251 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1762308104378 "|HMNOC_4cluster_wpsum|HMNOC_1cluster_wpsum:HMNOC_1cluster_west_0|PE_cluster_new:pe_cluster_west_0|PE_new:gen_X[2].gen_Y[2].pe"}
{ "Warning" "WINFER_RAM_PASS_THROUGH_LOGIC_INSERTED_ALTSYNCRAM" "HMNOC_1cluster_wpsum:HMNOC_1cluster_west_0\|PE_cluster_new:pe_cluster_west_0\|PE_new:gen_X\[0\].gen_Y\[2\].pe\|SPad:spad_pe0\|mem_rtl_0 " "Inferred RAM node \"HMNOC_1cluster_wpsum:HMNOC_1cluster_west_0\|PE_cluster_new:pe_cluster_west_0\|PE_new:gen_X\[0\].gen_Y\[2\].pe\|SPad:spad_pe0\|mem_rtl_0\" from synchronous design logic.  Pass-through logic has been added to match the read-during-write behavior of the original design." {  } {  } 0 276020 "Inferred RAM node \"%1!s!\" from synchronous design logic.  Pass-through logic has been added to match the read-during-write behavior of the original design." 0 0 "Analysis & Synthesis" 0 -1 1762308142096 ""}
{ "Warning" "WINFER_RAM_PASS_THROUGH_LOGIC_INSERTED_ALTSYNCRAM" "HMNOC_1cluster_wpsum:HMNOC_1cluster_west_0\|PE_cluster_new:pe_cluster_west_0\|PE_new:gen_X\[0\].gen_Y\[1\].pe\|SPad:spad_pe0\|mem_rtl_0 " "Inferred RAM node \"HMNOC_1cluster_wpsum:HMNOC_1cluster_west_0\|PE_cluster_new:pe_cluster_west_0\|PE_new:gen_X\[0\].gen_Y\[1\].pe\|SPad:spad_pe0\|mem_rtl_0\" from synchronous design logic.  Pass-through logic has been added to match the read-during-write behavior of the original design." {  } {  } 0 276020 "Inferred RAM node \"%1!s!\" from synchronous design logic.  Pass-through logic has been added to match the read-during-write behavior of the original design." 0 0 "Analysis & Synthesis" 0 -1 1762308142098 ""}
{ "Warning" "WINFER_RAM_PASS_THROUGH_LOGIC_INSERTED_ALTSYNCRAM" "HMNOC_1cluster_wpsum:HMNOC_1cluster_west_0\|PE_cluster_new:pe_cluster_west_0\|PE_new:gen_X\[0\].gen_Y\[0\].pe\|SPad:spad_pe0\|mem_rtl_0 " "Inferred RAM node \"HMNOC_1cluster_wpsum:HMNOC_1cluster_west_0\|PE_cluster_new:pe_cluster_west_0\|PE_new:gen_X\[0\].gen_Y\[0\].pe\|SPad:spad_pe0\|mem_rtl_0\" from synchronous design logic.  Pass-through logic has been added to match the read-during-write behavior of the original design." {  } {  } 0 276020 "Inferred RAM node \"%1!s!\" from synchronous design logic.  Pass-through logic has been added to match the read-during-write behavior of the original design." 0 0 "Analysis & Synthesis" 0 -1 1762308142099 ""}
{ "Warning" "WINFER_RAM_PASS_THROUGH_LOGIC_INSERTED_ALTSYNCRAM" "HMNOC_1cluster_wpsum:HMNOC_1cluster_west_0\|PE_cluster_new:pe_cluster_west_0\|PE_new:gen_X\[1\].gen_Y\[2\].pe\|SPad:spad_pe0\|mem_rtl_0 " "Inferred RAM node \"HMNOC_1cluster_wpsum:HMNOC_1cluster_west_0\|PE_cluster_new:pe_cluster_west_0\|PE_new:gen_X\[1\].gen_Y\[2\].pe\|SPad:spad_pe0\|mem_rtl_0\" from synchronous design logic.  Pass-through logic has been added to match the read-during-write behavior of the original design." {  } {  } 0 276020 "Inferred RAM node \"%1!s!\" from synchronous design logic.  Pass-through logic has been added to match the read-during-write behavior of the original design." 0 0 "Analysis & Synthesis" 0 -1 1762308142100 ""}
{ "Warning" "WINFER_RAM_PASS_THROUGH_LOGIC_INSERTED_ALTSYNCRAM" "HMNOC_1cluster_wpsum:HMNOC_1cluster_west_0\|PE_cluster_new:pe_cluster_west_0\|PE_new:gen_X\[1\].gen_Y\[1\].pe\|SPad:spad_pe0\|mem_rtl_0 " "Inferred RAM node \"HMNOC_1cluster_wpsum:HMNOC_1cluster_west_0\|PE_cluster_new:pe_cluster_west_0\|PE_new:gen_X\[1\].gen_Y\[1\].pe\|SPad:spad_pe0\|mem_rtl_0\" from synchronous design logic.  Pass-through logic has been added to match the read-during-write behavior of the original design." {  } {  } 0 276020 "Inferred RAM node \"%1!s!\" from synchronous design logic.  Pass-through logic has been added to match the read-during-write behavior of the original design." 0 0 "Analysis & Synthesis" 0 -1 1762308142101 ""}
{ "Warning" "WINFER_RAM_PASS_THROUGH_LOGIC_INSERTED_ALTSYNCRAM" "HMNOC_1cluster_wpsum:HMNOC_1cluster_west_0\|PE_cluster_new:pe_cluster_west_0\|PE_new:gen_X\[1\].gen_Y\[0\].pe\|SPad:spad_pe0\|mem_rtl_0 " "Inferred RAM node \"HMNOC_1cluster_wpsum:HMNOC_1cluster_west_0\|PE_cluster_new:pe_cluster_west_0\|PE_new:gen_X\[1\].gen_Y\[0\].pe\|SPad:spad_pe0\|mem_rtl_0\" from synchronous design logic.  Pass-through logic has been added to match the read-during-write behavior of the original design." {  } {  } 0 276020 "Inferred RAM node \"%1!s!\" from synchronous design logic.  Pass-through logic has been added to match the read-during-write behavior of the original design." 0 0 "Analysis & Synthesis" 0 -1 1762308142102 ""}
{ "Warning" "WINFER_RAM_PASS_THROUGH_LOGIC_INSERTED_ALTSYNCRAM" "HMNOC_1cluster_wpsum:HMNOC_1cluster_west_0\|PE_cluster_new:pe_cluster_west_0\|PE_new:gen_X\[2\].gen_Y\[2\].pe\|SPad:spad_pe0\|mem_rtl_0 " "Inferred RAM node \"HMNOC_1cluster_wpsum:HMNOC_1cluster_west_0\|PE_cluster_new:pe_cluster_west_0\|PE_new:gen_X\[2\].gen_Y\[2\].pe\|SPad:spad_pe0\|mem_rtl_0\" from synchronous design logic.  Pass-through logic has been added to match the read-during-write behavior of the original design." {  } {  } 0 276020 "Inferred RAM node \"%1!s!\" from synchronous design logic.  Pass-through logic has been added to match the read-during-write behavior of the original design." 0 0 "Analysis & Synthesis" 0 -1 1762308142103 ""}
{ "Warning" "WINFER_RAM_PASS_THROUGH_LOGIC_INSERTED_ALTSYNCRAM" "HMNOC_1cluster_wpsum:HMNOC_1cluster_west_0\|PE_cluster_new:pe_cluster_west_0\|PE_new:gen_X\[2\].gen_Y\[1\].pe\|SPad:spad_pe0\|mem_rtl_0 " "Inferred RAM node \"HMNOC_1cluster_wpsum:HMNOC_1cluster_west_0\|PE_cluster_new:pe_cluster_west_0\|PE_new:gen_X\[2\].gen_Y\[1\].pe\|SPad:spad_pe0\|mem_rtl_0\" from synchronous design logic.  Pass-through logic has been added to match the read-during-write behavior of the original design." {  } {  } 0 276020 "Inferred RAM node \"%1!s!\" from synchronous design logic.  Pass-through logic has been added to match the read-during-write behavior of the original design." 0 0 "Analysis & Synthesis" 0 -1 1762308142104 ""}
{ "Warning" "WINFER_RAM_PASS_THROUGH_LOGIC_INSERTED_ALTSYNCRAM" "HMNOC_1cluster_wpsum:HMNOC_1cluster_west_0\|PE_cluster_new:pe_cluster_west_0\|PE_new:gen_X\[2\].gen_Y\[0\].pe\|SPad:spad_pe0\|mem_rtl_0 " "Inferred RAM node \"HMNOC_1cluster_wpsum:HMNOC_1cluster_west_0\|PE_cluster_new:pe_cluster_west_0\|PE_new:gen_X\[2\].gen_Y\[0\].pe\|SPad:spad_pe0\|mem_rtl_0\" from synchronous design logic.  Pass-through logic has been added to match the read-during-write behavior of the original design." {  } {  } 0 276020 "Inferred RAM node \"%1!s!\" from synchronous design logic.  Pass-through logic has been added to match the read-during-write behavior of the original design." 0 0 "Analysis & Synthesis" 0 -1 1762308142105 ""}
{ "Warning" "WINFER_RAM_PASS_THROUGH_LOGIC_INSERTED_ALTSYNCRAM" "HMNOC_1cluster_wpsum:HMNOC_1cluster_west_1\|PE_cluster_new:pe_cluster_west_0\|PE_new:gen_X\[0\].gen_Y\[2\].pe\|SPad:spad_pe0\|mem_rtl_0 " "Inferred RAM node \"HMNOC_1cluster_wpsum:HMNOC_1cluster_west_1\|PE_cluster_new:pe_cluster_west_0\|PE_new:gen_X\[0\].gen_Y\[2\].pe\|SPad:spad_pe0\|mem_rtl_0\" from synchronous design logic.  Pass-through logic has been added to match the read-during-write behavior of the original design." {  } {  } 0 276020 "Inferred RAM node \"%1!s!\" from synchronous design logic.  Pass-through logic has been added to match the read-during-write behavior of the original design." 0 0 "Analysis & Synthesis" 0 -1 1762308142106 ""}
{ "Warning" "WINFER_RAM_PASS_THROUGH_LOGIC_INSERTED_ALTSYNCRAM" "HMNOC_1cluster_wpsum:HMNOC_1cluster_west_1\|PE_cluster_new:pe_cluster_west_0\|PE_new:gen_X\[0\].gen_Y\[1\].pe\|SPad:spad_pe0\|mem_rtl_0 " "Inferred RAM node \"HMNOC_1cluster_wpsum:HMNOC_1cluster_west_1\|PE_cluster_new:pe_cluster_west_0\|PE_new:gen_X\[0\].gen_Y\[1\].pe\|SPad:spad_pe0\|mem_rtl_0\" from synchronous design logic.  Pass-through logic has been added to match the read-during-write behavior of the original design." {  } {  } 0 276020 "Inferred RAM node \"%1!s!\" from synchronous design logic.  Pass-through logic has been added to match the read-during-write behavior of the original design." 0 0 "Analysis & Synthesis" 0 -1 1762308142107 ""}
{ "Warning" "WINFER_RAM_PASS_THROUGH_LOGIC_INSERTED_ALTSYNCRAM" "HMNOC_1cluster_wpsum:HMNOC_1cluster_west_1\|PE_cluster_new:pe_cluster_west_0\|PE_new:gen_X\[0\].gen_Y\[0\].pe\|SPad:spad_pe0\|mem_rtl_0 " "Inferred RAM node \"HMNOC_1cluster_wpsum:HMNOC_1cluster_west_1\|PE_cluster_new:pe_cluster_west_0\|PE_new:gen_X\[0\].gen_Y\[0\].pe\|SPad:spad_pe0\|mem_rtl_0\" from synchronous design logic.  Pass-through logic has been added to match the read-during-write behavior of the original design." {  } {  } 0 276020 "Inferred RAM node \"%1!s!\" from synchronous design logic.  Pass-through logic has been added to match the read-during-write behavior of the original design." 0 0 "Analysis & Synthesis" 0 -1 1762308142118 ""}
{ "Warning" "WINFER_RAM_PASS_THROUGH_LOGIC_INSERTED_ALTSYNCRAM" "HMNOC_1cluster_wpsum:HMNOC_1cluster_west_1\|PE_cluster_new:pe_cluster_west_0\|PE_new:gen_X\[1\].gen_Y\[2\].pe\|SPad:spad_pe0\|mem_rtl_0 " "Inferred RAM node \"HMNOC_1cluster_wpsum:HMNOC_1cluster_west_1\|PE_cluster_new:pe_cluster_west_0\|PE_new:gen_X\[1\].gen_Y\[2\].pe\|SPad:spad_pe0\|mem_rtl_0\" from synchronous design logic.  Pass-through logic has been added to match the read-during-write behavior of the original design." {  } {  } 0 276020 "Inferred RAM node \"%1!s!\" from synchronous design logic.  Pass-through logic has been added to match the read-during-write behavior of the original design." 0 0 "Analysis & Synthesis" 0 -1 1762308142119 ""}
{ "Warning" "WINFER_RAM_PASS_THROUGH_LOGIC_INSERTED_ALTSYNCRAM" "HMNOC_1cluster_wpsum:HMNOC_1cluster_west_1\|PE_cluster_new:pe_cluster_west_0\|PE_new:gen_X\[1\].gen_Y\[1\].pe\|SPad:spad_pe0\|mem_rtl_0 " "Inferred RAM node \"HMNOC_1cluster_wpsum:HMNOC_1cluster_west_1\|PE_cluster_new:pe_cluster_west_0\|PE_new:gen_X\[1\].gen_Y\[1\].pe\|SPad:spad_pe0\|mem_rtl_0\" from synchronous design logic.  Pass-through logic has been added to match the read-during-write behavior of the original design." {  } {  } 0 276020 "Inferred RAM node \"%1!s!\" from synchronous design logic.  Pass-through logic has been added to match the read-during-write behavior of the original design." 0 0 "Analysis & Synthesis" 0 -1 1762308142120 ""}
{ "Warning" "WINFER_RAM_PASS_THROUGH_LOGIC_INSERTED_ALTSYNCRAM" "HMNOC_1cluster_wpsum:HMNOC_1cluster_west_1\|PE_cluster_new:pe_cluster_west_0\|PE_new:gen_X\[1\].gen_Y\[0\].pe\|SPad:spad_pe0\|mem_rtl_0 " "Inferred RAM node \"HMNOC_1cluster_wpsum:HMNOC_1cluster_west_1\|PE_cluster_new:pe_cluster_west_0\|PE_new:gen_X\[1\].gen_Y\[0\].pe\|SPad:spad_pe0\|mem_rtl_0\" from synchronous design logic.  Pass-through logic has been added to match the read-during-write behavior of the original design." {  } {  } 0 276020 "Inferred RAM node \"%1!s!\" from synchronous design logic.  Pass-through logic has been added to match the read-during-write behavior of the original design." 0 0 "Analysis & Synthesis" 0 -1 1762308142121 ""}
{ "Warning" "WINFER_RAM_PASS_THROUGH_LOGIC_INSERTED_ALTSYNCRAM" "HMNOC_1cluster_wpsum:HMNOC_1cluster_west_1\|PE_cluster_new:pe_cluster_west_0\|PE_new:gen_X\[2\].gen_Y\[2\].pe\|SPad:spad_pe0\|mem_rtl_0 " "Inferred RAM node \"HMNOC_1cluster_wpsum:HMNOC_1cluster_west_1\|PE_cluster_new:pe_cluster_west_0\|PE_new:gen_X\[2\].gen_Y\[2\].pe\|SPad:spad_pe0\|mem_rtl_0\" from synchronous design logic.  Pass-through logic has been added to match the read-during-write behavior of the original design." {  } {  } 0 276020 "Inferred RAM node \"%1!s!\" from synchronous design logic.  Pass-through logic has been added to match the read-during-write behavior of the original design." 0 0 "Analysis & Synthesis" 0 -1 1762308142122 ""}
{ "Warning" "WINFER_RAM_PASS_THROUGH_LOGIC_INSERTED_ALTSYNCRAM" "HMNOC_1cluster_wpsum:HMNOC_1cluster_west_1\|PE_cluster_new:pe_cluster_west_0\|PE_new:gen_X\[2\].gen_Y\[1\].pe\|SPad:spad_pe0\|mem_rtl_0 " "Inferred RAM node \"HMNOC_1cluster_wpsum:HMNOC_1cluster_west_1\|PE_cluster_new:pe_cluster_west_0\|PE_new:gen_X\[2\].gen_Y\[1\].pe\|SPad:spad_pe0\|mem_rtl_0\" from synchronous design logic.  Pass-through logic has been added to match the read-during-write behavior of the original design." {  } {  } 0 276020 "Inferred RAM node \"%1!s!\" from synchronous design logic.  Pass-through logic has been added to match the read-during-write behavior of the original design." 0 0 "Analysis & Synthesis" 0 -1 1762308142123 ""}
{ "Warning" "WINFER_RAM_PASS_THROUGH_LOGIC_INSERTED_ALTSYNCRAM" "HMNOC_1cluster_wpsum:HMNOC_1cluster_west_1\|PE_cluster_new:pe_cluster_west_0\|PE_new:gen_X\[2\].gen_Y\[0\].pe\|SPad:spad_pe0\|mem_rtl_0 " "Inferred RAM node \"HMNOC_1cluster_wpsum:HMNOC_1cluster_west_1\|PE_cluster_new:pe_cluster_west_0\|PE_new:gen_X\[2\].gen_Y\[0\].pe\|SPad:spad_pe0\|mem_rtl_0\" from synchronous design logic.  Pass-through logic has been added to match the read-during-write behavior of the original design." {  } {  } 0 276020 "Inferred RAM node \"%1!s!\" from synchronous design logic.  Pass-through logic has been added to match the read-during-write behavior of the original design." 0 0 "Analysis & Synthesis" 0 -1 1762308142124 ""}
{ "Warning" "WINFER_RAM_PASS_THROUGH_LOGIC_INSERTED_ALTSYNCRAM" "HMNOC_1cluster_wpsum:HMNOC_1cluster_east_0\|PE_cluster_new:pe_cluster_west_0\|PE_new:gen_X\[0\].gen_Y\[2\].pe\|SPad:spad_pe0\|mem_rtl_0 " "Inferred RAM node \"HMNOC_1cluster_wpsum:HMNOC_1cluster_east_0\|PE_cluster_new:pe_cluster_west_0\|PE_new:gen_X\[0\].gen_Y\[2\].pe\|SPad:spad_pe0\|mem_rtl_0\" from synchronous design logic.  Pass-through logic has been added to match the read-during-write behavior of the original design." {  } {  } 0 276020 "Inferred RAM node \"%1!s!\" from synchronous design logic.  Pass-through logic has been added to match the read-during-write behavior of the original design." 0 0 "Analysis & Synthesis" 0 -1 1762308142125 ""}
{ "Warning" "WINFER_RAM_PASS_THROUGH_LOGIC_INSERTED_ALTSYNCRAM" "HMNOC_1cluster_wpsum:HMNOC_1cluster_east_0\|PE_cluster_new:pe_cluster_west_0\|PE_new:gen_X\[0\].gen_Y\[1\].pe\|SPad:spad_pe0\|mem_rtl_0 " "Inferred RAM node \"HMNOC_1cluster_wpsum:HMNOC_1cluster_east_0\|PE_cluster_new:pe_cluster_west_0\|PE_new:gen_X\[0\].gen_Y\[1\].pe\|SPad:spad_pe0\|mem_rtl_0\" from synchronous design logic.  Pass-through logic has been added to match the read-during-write behavior of the original design." {  } {  } 0 276020 "Inferred RAM node \"%1!s!\" from synchronous design logic.  Pass-through logic has been added to match the read-during-write behavior of the original design." 0 0 "Analysis & Synthesis" 0 -1 1762308142126 ""}
{ "Warning" "WINFER_RAM_PASS_THROUGH_LOGIC_INSERTED_ALTSYNCRAM" "HMNOC_1cluster_wpsum:HMNOC_1cluster_east_0\|PE_cluster_new:pe_cluster_west_0\|PE_new:gen_X\[0\].gen_Y\[0\].pe\|SPad:spad_pe0\|mem_rtl_0 " "Inferred RAM node \"HMNOC_1cluster_wpsum:HMNOC_1cluster_east_0\|PE_cluster_new:pe_cluster_west_0\|PE_new:gen_X\[0\].gen_Y\[0\].pe\|SPad:spad_pe0\|mem_rtl_0\" from synchronous design logic.  Pass-through logic has been added to match the read-during-write behavior of the original design." {  } {  } 0 276020 "Inferred RAM node \"%1!s!\" from synchronous design logic.  Pass-through logic has been added to match the read-during-write behavior of the original design." 0 0 "Analysis & Synthesis" 0 -1 1762308142127 ""}
{ "Warning" "WINFER_RAM_PASS_THROUGH_LOGIC_INSERTED_ALTSYNCRAM" "HMNOC_1cluster_wpsum:HMNOC_1cluster_east_0\|PE_cluster_new:pe_cluster_west_0\|PE_new:gen_X\[1\].gen_Y\[2\].pe\|SPad:spad_pe0\|mem_rtl_0 " "Inferred RAM node \"HMNOC_1cluster_wpsum:HMNOC_1cluster_east_0\|PE_cluster_new:pe_cluster_west_0\|PE_new:gen_X\[1\].gen_Y\[2\].pe\|SPad:spad_pe0\|mem_rtl_0\" from synchronous design logic.  Pass-through logic has been added to match the read-during-write behavior of the original design." {  } {  } 0 276020 "Inferred RAM node \"%1!s!\" from synchronous design logic.  Pass-through logic has been added to match the read-during-write behavior of the original design." 0 0 "Analysis & Synthesis" 0 -1 1762308142128 ""}
{ "Warning" "WINFER_RAM_PASS_THROUGH_LOGIC_INSERTED_ALTSYNCRAM" "HMNOC_1cluster_wpsum:HMNOC_1cluster_east_0\|PE_cluster_new:pe_cluster_west_0\|PE_new:gen_X\[1\].gen_Y\[1\].pe\|SPad:spad_pe0\|mem_rtl_0 " "Inferred RAM node \"HMNOC_1cluster_wpsum:HMNOC_1cluster_east_0\|PE_cluster_new:pe_cluster_west_0\|PE_new:gen_X\[1\].gen_Y\[1\].pe\|SPad:spad_pe0\|mem_rtl_0\" from synchronous design logic.  Pass-through logic has been added to match the read-during-write behavior of the original design." {  } {  } 0 276020 "Inferred RAM node \"%1!s!\" from synchronous design logic.  Pass-through logic has been added to match the read-during-write behavior of the original design." 0 0 "Analysis & Synthesis" 0 -1 1762308142129 ""}
{ "Warning" "WINFER_RAM_PASS_THROUGH_LOGIC_INSERTED_ALTSYNCRAM" "HMNOC_1cluster_wpsum:HMNOC_1cluster_east_0\|PE_cluster_new:pe_cluster_west_0\|PE_new:gen_X\[1\].gen_Y\[0\].pe\|SPad:spad_pe0\|mem_rtl_0 " "Inferred RAM node \"HMNOC_1cluster_wpsum:HMNOC_1cluster_east_0\|PE_cluster_new:pe_cluster_west_0\|PE_new:gen_X\[1\].gen_Y\[0\].pe\|SPad:spad_pe0\|mem_rtl_0\" from synchronous design logic.  Pass-through logic has been added to match the read-during-write behavior of the original design." {  } {  } 0 276020 "Inferred RAM node \"%1!s!\" from synchronous design logic.  Pass-through logic has been added to match the read-during-write behavior of the original design." 0 0 "Analysis & Synthesis" 0 -1 1762308142130 ""}
{ "Warning" "WINFER_RAM_PASS_THROUGH_LOGIC_INSERTED_ALTSYNCRAM" "HMNOC_1cluster_wpsum:HMNOC_1cluster_east_0\|PE_cluster_new:pe_cluster_west_0\|PE_new:gen_X\[2\].gen_Y\[2\].pe\|SPad:spad_pe0\|mem_rtl_0 " "Inferred RAM node \"HMNOC_1cluster_wpsum:HMNOC_1cluster_east_0\|PE_cluster_new:pe_cluster_west_0\|PE_new:gen_X\[2\].gen_Y\[2\].pe\|SPad:spad_pe0\|mem_rtl_0\" from synchronous design logic.  Pass-through logic has been added to match the read-during-write behavior of the original design." {  } {  } 0 276020 "Inferred RAM node \"%1!s!\" from synchronous design logic.  Pass-through logic has been added to match the read-during-write behavior of the original design." 0 0 "Analysis & Synthesis" 0 -1 1762308142131 ""}
{ "Warning" "WINFER_RAM_PASS_THROUGH_LOGIC_INSERTED_ALTSYNCRAM" "HMNOC_1cluster_wpsum:HMNOC_1cluster_east_0\|PE_cluster_new:pe_cluster_west_0\|PE_new:gen_X\[2\].gen_Y\[1\].pe\|SPad:spad_pe0\|mem_rtl_0 " "Inferred RAM node \"HMNOC_1cluster_wpsum:HMNOC_1cluster_east_0\|PE_cluster_new:pe_cluster_west_0\|PE_new:gen_X\[2\].gen_Y\[1\].pe\|SPad:spad_pe0\|mem_rtl_0\" from synchronous design logic.  Pass-through logic has been added to match the read-during-write behavior of the original design." {  } {  } 0 276020 "Inferred RAM node \"%1!s!\" from synchronous design logic.  Pass-through logic has been added to match the read-during-write behavior of the original design." 0 0 "Analysis & Synthesis" 0 -1 1762308142132 ""}
{ "Warning" "WINFER_RAM_PASS_THROUGH_LOGIC_INSERTED_ALTSYNCRAM" "HMNOC_1cluster_wpsum:HMNOC_1cluster_east_0\|PE_cluster_new:pe_cluster_west_0\|PE_new:gen_X\[2\].gen_Y\[0\].pe\|SPad:spad_pe0\|mem_rtl_0 " "Inferred RAM node \"HMNOC_1cluster_wpsum:HMNOC_1cluster_east_0\|PE_cluster_new:pe_cluster_west_0\|PE_new:gen_X\[2\].gen_Y\[0\].pe\|SPad:spad_pe0\|mem_rtl_0\" from synchronous design logic.  Pass-through logic has been added to match the read-during-write behavior of the original design." {  } {  } 0 276020 "Inferred RAM node \"%1!s!\" from synchronous design logic.  Pass-through logic has been added to match the read-during-write behavior of the original design." 0 0 "Analysis & Synthesis" 0 -1 1762308142133 ""}
{ "Warning" "WINFER_RAM_PASS_THROUGH_LOGIC_INSERTED_ALTSYNCRAM" "HMNOC_1cluster_wpsum:HMNOC_1cluster_east_1\|PE_cluster_new:pe_cluster_west_0\|PE_new:gen_X\[0\].gen_Y\[2\].pe\|SPad:spad_pe0\|mem_rtl_0 " "Inferred RAM node \"HMNOC_1cluster_wpsum:HMNOC_1cluster_east_1\|PE_cluster_new:pe_cluster_west_0\|PE_new:gen_X\[0\].gen_Y\[2\].pe\|SPad:spad_pe0\|mem_rtl_0\" from synchronous design logic.  Pass-through logic has been added to match the read-during-write behavior of the original design." {  } {  } 0 276020 "Inferred RAM node \"%1!s!\" from synchronous design logic.  Pass-through logic has been added to match the read-during-write behavior of the original design." 0 0 "Analysis & Synthesis" 0 -1 1762308142133 ""}
{ "Warning" "WINFER_RAM_PASS_THROUGH_LOGIC_INSERTED_ALTSYNCRAM" "HMNOC_1cluster_wpsum:HMNOC_1cluster_east_1\|PE_cluster_new:pe_cluster_west_0\|PE_new:gen_X\[0\].gen_Y\[1\].pe\|SPad:spad_pe0\|mem_rtl_0 " "Inferred RAM node \"HMNOC_1cluster_wpsum:HMNOC_1cluster_east_1\|PE_cluster_new:pe_cluster_west_0\|PE_new:gen_X\[0\].gen_Y\[1\].pe\|SPad:spad_pe0\|mem_rtl_0\" from synchronous design logic.  Pass-through logic has been added to match the read-during-write behavior of the original design." {  } {  } 0 276020 "Inferred RAM node \"%1!s!\" from synchronous design logic.  Pass-through logic has been added to match the read-during-write behavior of the original design." 0 0 "Analysis & Synthesis" 0 -1 1762308142134 ""}
{ "Warning" "WINFER_RAM_PASS_THROUGH_LOGIC_INSERTED_ALTSYNCRAM" "HMNOC_1cluster_wpsum:HMNOC_1cluster_east_1\|PE_cluster_new:pe_cluster_west_0\|PE_new:gen_X\[0\].gen_Y\[0\].pe\|SPad:spad_pe0\|mem_rtl_0 " "Inferred RAM node \"HMNOC_1cluster_wpsum:HMNOC_1cluster_east_1\|PE_cluster_new:pe_cluster_west_0\|PE_new:gen_X\[0\].gen_Y\[0\].pe\|SPad:spad_pe0\|mem_rtl_0\" from synchronous design logic.  Pass-through logic has been added to match the read-during-write behavior of the original design." {  } {  } 0 276020 "Inferred RAM node \"%1!s!\" from synchronous design logic.  Pass-through logic has been added to match the read-during-write behavior of the original design." 0 0 "Analysis & Synthesis" 0 -1 1762308142135 ""}
{ "Warning" "WINFER_RAM_PASS_THROUGH_LOGIC_INSERTED_ALTSYNCRAM" "HMNOC_1cluster_wpsum:HMNOC_1cluster_east_1\|PE_cluster_new:pe_cluster_west_0\|PE_new:gen_X\[1\].gen_Y\[2\].pe\|SPad:spad_pe0\|mem_rtl_0 " "Inferred RAM node \"HMNOC_1cluster_wpsum:HMNOC_1cluster_east_1\|PE_cluster_new:pe_cluster_west_0\|PE_new:gen_X\[1\].gen_Y\[2\].pe\|SPad:spad_pe0\|mem_rtl_0\" from synchronous design logic.  Pass-through logic has been added to match the read-during-write behavior of the original design." {  } {  } 0 276020 "Inferred RAM node \"%1!s!\" from synchronous design logic.  Pass-through logic has been added to match the read-during-write behavior of the original design." 0 0 "Analysis & Synthesis" 0 -1 1762308142136 ""}
{ "Warning" "WINFER_RAM_PASS_THROUGH_LOGIC_INSERTED_ALTSYNCRAM" "HMNOC_1cluster_wpsum:HMNOC_1cluster_east_1\|PE_cluster_new:pe_cluster_west_0\|PE_new:gen_X\[1\].gen_Y\[1\].pe\|SPad:spad_pe0\|mem_rtl_0 " "Inferred RAM node \"HMNOC_1cluster_wpsum:HMNOC_1cluster_east_1\|PE_cluster_new:pe_cluster_west_0\|PE_new:gen_X\[1\].gen_Y\[1\].pe\|SPad:spad_pe0\|mem_rtl_0\" from synchronous design logic.  Pass-through logic has been added to match the read-during-write behavior of the original design." {  } {  } 0 276020 "Inferred RAM node \"%1!s!\" from synchronous design logic.  Pass-through logic has been added to match the read-during-write behavior of the original design." 0 0 "Analysis & Synthesis" 0 -1 1762308142137 ""}
{ "Warning" "WINFER_RAM_PASS_THROUGH_LOGIC_INSERTED_ALTSYNCRAM" "HMNOC_1cluster_wpsum:HMNOC_1cluster_east_1\|PE_cluster_new:pe_cluster_west_0\|PE_new:gen_X\[1\].gen_Y\[0\].pe\|SPad:spad_pe0\|mem_rtl_0 " "Inferred RAM node \"HMNOC_1cluster_wpsum:HMNOC_1cluster_east_1\|PE_cluster_new:pe_cluster_west_0\|PE_new:gen_X\[1\].gen_Y\[0\].pe\|SPad:spad_pe0\|mem_rtl_0\" from synchronous design logic.  Pass-through logic has been added to match the read-during-write behavior of the original design." {  } {  } 0 276020 "Inferred RAM node \"%1!s!\" from synchronous design logic.  Pass-through logic has been added to match the read-during-write behavior of the original design." 0 0 "Analysis & Synthesis" 0 -1 1762308142138 ""}
{ "Warning" "WINFER_RAM_PASS_THROUGH_LOGIC_INSERTED_ALTSYNCRAM" "HMNOC_1cluster_wpsum:HMNOC_1cluster_east_1\|PE_cluster_new:pe_cluster_west_0\|PE_new:gen_X\[2\].gen_Y\[2\].pe\|SPad:spad_pe0\|mem_rtl_0 " "Inferred RAM node \"HMNOC_1cluster_wpsum:HMNOC_1cluster_east_1\|PE_cluster_new:pe_cluster_west_0\|PE_new:gen_X\[2\].gen_Y\[2\].pe\|SPad:spad_pe0\|mem_rtl_0\" from synchronous design logic.  Pass-through logic has been added to match the read-during-write behavior of the original design." {  } {  } 0 276020 "Inferred RAM node \"%1!s!\" from synchronous design logic.  Pass-through logic has been added to match the read-during-write behavior of the original design." 0 0 "Analysis & Synthesis" 0 -1 1762308142139 ""}
{ "Warning" "WINFER_RAM_PASS_THROUGH_LOGIC_INSERTED_ALTSYNCRAM" "HMNOC_1cluster_wpsum:HMNOC_1cluster_east_1\|PE_cluster_new:pe_cluster_west_0\|PE_new:gen_X\[2\].gen_Y\[1\].pe\|SPad:spad_pe0\|mem_rtl_0 " "Inferred RAM node \"HMNOC_1cluster_wpsum:HMNOC_1cluster_east_1\|PE_cluster_new:pe_cluster_west_0\|PE_new:gen_X\[2\].gen_Y\[1\].pe\|SPad:spad_pe0\|mem_rtl_0\" from synchronous design logic.  Pass-through logic has been added to match the read-during-write behavior of the original design." {  } {  } 0 276020 "Inferred RAM node \"%1!s!\" from synchronous design logic.  Pass-through logic has been added to match the read-during-write behavior of the original design." 0 0 "Analysis & Synthesis" 0 -1 1762308142140 ""}
{ "Warning" "WINFER_RAM_PASS_THROUGH_LOGIC_INSERTED_ALTSYNCRAM" "HMNOC_1cluster_wpsum:HMNOC_1cluster_east_1\|PE_cluster_new:pe_cluster_west_0\|PE_new:gen_X\[2\].gen_Y\[0\].pe\|SPad:spad_pe0\|mem_rtl_0 " "Inferred RAM node \"HMNOC_1cluster_wpsum:HMNOC_1cluster_east_1\|PE_cluster_new:pe_cluster_west_0\|PE_new:gen_X\[2\].gen_Y\[0\].pe\|SPad:spad_pe0\|mem_rtl_0\" from synchronous design logic.  Pass-through logic has been added to match the read-during-write behavior of the original design." {  } {  } 0 276020 "Inferred RAM node \"%1!s!\" from synchronous design logic.  Pass-through logic has been added to match the read-during-write behavior of the original design." 0 0 "Analysis & Synthesis" 0 -1 1762308142141 ""}
{ "Info" "IOPT_INFERENCING_SUMMARY" "44 " "Inferred 44 megafunctions from design logic" { { "Info" "IINFER_ALTSYNCRAM_INFERRED" "HMNOC_1cluster_wpsum:HMNOC_1cluster_west_0\|PE_cluster_new:pe_cluster_west_0\|PE_new:gen_X\[0\].gen_Y\[2\].pe\|SPad:spad_pe0\|mem_rtl_0 " "Inferred altsyncram megafunction from the following design logic: \"HMNOC_1cluster_wpsum:HMNOC_1cluster_west_0\|PE_cluster_new:pe_cluster_west_0\|PE_new:gen_X\[0\].gen_Y\[2\].pe\|SPad:spad_pe0\|mem_rtl_0\" " { { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OPERATION_MODE DUAL_PORT " "Parameter OPERATION_MODE set to DUAL_PORT" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1762308252479 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_A 16 " "Parameter WIDTH_A set to 16" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1762308252479 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_A 10 " "Parameter WIDTHAD_A set to 10" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1762308252479 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_A 1024 " "Parameter NUMWORDS_A set to 1024" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1762308252479 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_B 16 " "Parameter WIDTH_B set to 16" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1762308252479 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_B 10 " "Parameter WIDTHAD_B set to 10" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1762308252479 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_B 1024 " "Parameter NUMWORDS_B set to 1024" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1762308252479 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_A NONE " "Parameter ADDRESS_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1762308252479 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_REG_B UNREGISTERED " "Parameter OUTDATA_REG_B set to UNREGISTERED" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1762308252479 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_B NONE " "Parameter ADDRESS_ACLR_B set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1762308252479 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_ACLR_B NONE " "Parameter OUTDATA_ACLR_B set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1762308252479 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_REG_B CLOCK0 " "Parameter ADDRESS_REG_B set to CLOCK0" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1762308252479 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "INDATA_ACLR_A NONE " "Parameter INDATA_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1762308252479 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WRCONTROL_ACLR_A NONE " "Parameter WRCONTROL_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1762308252479 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "READ_DURING_WRITE_MODE_MIXED_PORTS OLD_DATA " "Parameter READ_DURING_WRITE_MODE_MIXED_PORTS set to OLD_DATA" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1762308252479 ""}  } {  } 0 276029 "Inferred altsyncram megafunction from the following design logic: \"%1!s!\" " 0 0 "Design Software" 0 -1 1762308252479 ""} { "Info" "IINFER_ALTSYNCRAM_INFERRED" "HMNOC_1cluster_wpsum:HMNOC_1cluster_west_0\|PE_cluster_new:pe_cluster_west_0\|PE_new:gen_X\[0\].gen_Y\[1\].pe\|SPad:spad_pe0\|mem_rtl_0 " "Inferred altsyncram megafunction from the following design logic: \"HMNOC_1cluster_wpsum:HMNOC_1cluster_west_0\|PE_cluster_new:pe_cluster_west_0\|PE_new:gen_X\[0\].gen_Y\[1\].pe\|SPad:spad_pe0\|mem_rtl_0\" " { { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OPERATION_MODE DUAL_PORT " "Parameter OPERATION_MODE set to DUAL_PORT" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1762308252479 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_A 16 " "Parameter WIDTH_A set to 16" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1762308252479 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_A 10 " "Parameter WIDTHAD_A set to 10" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1762308252479 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_A 1024 " "Parameter NUMWORDS_A set to 1024" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1762308252479 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_B 16 " "Parameter WIDTH_B set to 16" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1762308252479 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_B 10 " "Parameter WIDTHAD_B set to 10" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1762308252479 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_B 1024 " "Parameter NUMWORDS_B set to 1024" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1762308252479 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_A NONE " "Parameter ADDRESS_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1762308252479 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_REG_B UNREGISTERED " "Parameter OUTDATA_REG_B set to UNREGISTERED" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1762308252479 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_B NONE " "Parameter ADDRESS_ACLR_B set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1762308252479 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_ACLR_B NONE " "Parameter OUTDATA_ACLR_B set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1762308252479 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_REG_B CLOCK0 " "Parameter ADDRESS_REG_B set to CLOCK0" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1762308252479 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "INDATA_ACLR_A NONE " "Parameter INDATA_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1762308252479 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WRCONTROL_ACLR_A NONE " "Parameter WRCONTROL_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1762308252479 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "READ_DURING_WRITE_MODE_MIXED_PORTS OLD_DATA " "Parameter READ_DURING_WRITE_MODE_MIXED_PORTS set to OLD_DATA" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1762308252479 ""}  } {  } 0 276029 "Inferred altsyncram megafunction from the following design logic: \"%1!s!\" " 0 0 "Design Software" 0 -1 1762308252479 ""} { "Info" "IINFER_ALTSYNCRAM_INFERRED" "HMNOC_1cluster_wpsum:HMNOC_1cluster_west_0\|PE_cluster_new:pe_cluster_west_0\|PE_new:gen_X\[0\].gen_Y\[0\].pe\|SPad:spad_pe0\|mem_rtl_0 " "Inferred altsyncram megafunction from the following design logic: \"HMNOC_1cluster_wpsum:HMNOC_1cluster_west_0\|PE_cluster_new:pe_cluster_west_0\|PE_new:gen_X\[0\].gen_Y\[0\].pe\|SPad:spad_pe0\|mem_rtl_0\" " { { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OPERATION_MODE DUAL_PORT " "Parameter OPERATION_MODE set to DUAL_PORT" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1762308252479 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_A 16 " "Parameter WIDTH_A set to 16" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1762308252479 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_A 10 " "Parameter WIDTHAD_A set to 10" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1762308252479 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_A 1024 " "Parameter NUMWORDS_A set to 1024" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1762308252479 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_B 16 " "Parameter WIDTH_B set to 16" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1762308252479 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_B 10 " "Parameter WIDTHAD_B set to 10" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1762308252479 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_B 1024 " "Parameter NUMWORDS_B set to 1024" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1762308252479 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_A NONE " "Parameter ADDRESS_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1762308252479 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_REG_B UNREGISTERED " "Parameter OUTDATA_REG_B set to UNREGISTERED" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1762308252479 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_B NONE " "Parameter ADDRESS_ACLR_B set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1762308252479 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_ACLR_B NONE " "Parameter OUTDATA_ACLR_B set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1762308252479 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_REG_B CLOCK0 " "Parameter ADDRESS_REG_B set to CLOCK0" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1762308252479 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "INDATA_ACLR_A NONE " "Parameter INDATA_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1762308252479 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WRCONTROL_ACLR_A NONE " "Parameter WRCONTROL_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1762308252479 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "READ_DURING_WRITE_MODE_MIXED_PORTS OLD_DATA " "Parameter READ_DURING_WRITE_MODE_MIXED_PORTS set to OLD_DATA" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1762308252479 ""}  } {  } 0 276029 "Inferred altsyncram megafunction from the following design logic: \"%1!s!\" " 0 0 "Design Software" 0 -1 1762308252479 ""} { "Info" "IINFER_ALTSYNCRAM_INFERRED" "HMNOC_1cluster_wpsum:HMNOC_1cluster_west_0\|PE_cluster_new:pe_cluster_west_0\|PE_new:gen_X\[1\].gen_Y\[2\].pe\|SPad:spad_pe0\|mem_rtl_0 " "Inferred altsyncram megafunction from the following design logic: \"HMNOC_1cluster_wpsum:HMNOC_1cluster_west_0\|PE_cluster_new:pe_cluster_west_0\|PE_new:gen_X\[1\].gen_Y\[2\].pe\|SPad:spad_pe0\|mem_rtl_0\" " { { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OPERATION_MODE DUAL_PORT " "Parameter OPERATION_MODE set to DUAL_PORT" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1762308252479 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_A 16 " "Parameter WIDTH_A set to 16" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1762308252479 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_A 10 " "Parameter WIDTHAD_A set to 10" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1762308252479 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_A 1024 " "Parameter NUMWORDS_A set to 1024" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1762308252479 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_B 16 " "Parameter WIDTH_B set to 16" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1762308252479 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_B 10 " "Parameter WIDTHAD_B set to 10" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1762308252479 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_B 1024 " "Parameter NUMWORDS_B set to 1024" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1762308252479 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_A NONE " "Parameter ADDRESS_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1762308252479 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_REG_B UNREGISTERED " "Parameter OUTDATA_REG_B set to UNREGISTERED" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1762308252479 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_B NONE " "Parameter ADDRESS_ACLR_B set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1762308252479 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_ACLR_B NONE " "Parameter OUTDATA_ACLR_B set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1762308252479 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_REG_B CLOCK0 " "Parameter ADDRESS_REG_B set to CLOCK0" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1762308252479 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "INDATA_ACLR_A NONE " "Parameter INDATA_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1762308252479 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WRCONTROL_ACLR_A NONE " "Parameter WRCONTROL_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1762308252479 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "READ_DURING_WRITE_MODE_MIXED_PORTS OLD_DATA " "Parameter READ_DURING_WRITE_MODE_MIXED_PORTS set to OLD_DATA" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1762308252479 ""}  } {  } 0 276029 "Inferred altsyncram megafunction from the following design logic: \"%1!s!\" " 0 0 "Design Software" 0 -1 1762308252479 ""} { "Info" "IINFER_ALTSYNCRAM_INFERRED" "HMNOC_1cluster_wpsum:HMNOC_1cluster_west_0\|PE_cluster_new:pe_cluster_west_0\|PE_new:gen_X\[1\].gen_Y\[1\].pe\|SPad:spad_pe0\|mem_rtl_0 " "Inferred altsyncram megafunction from the following design logic: \"HMNOC_1cluster_wpsum:HMNOC_1cluster_west_0\|PE_cluster_new:pe_cluster_west_0\|PE_new:gen_X\[1\].gen_Y\[1\].pe\|SPad:spad_pe0\|mem_rtl_0\" " { { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OPERATION_MODE DUAL_PORT " "Parameter OPERATION_MODE set to DUAL_PORT" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1762308252479 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_A 16 " "Parameter WIDTH_A set to 16" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1762308252479 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_A 10 " "Parameter WIDTHAD_A set to 10" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1762308252479 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_A 1024 " "Parameter NUMWORDS_A set to 1024" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1762308252479 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_B 16 " "Parameter WIDTH_B set to 16" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1762308252479 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_B 10 " "Parameter WIDTHAD_B set to 10" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1762308252479 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_B 1024 " "Parameter NUMWORDS_B set to 1024" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1762308252479 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_A NONE " "Parameter ADDRESS_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1762308252479 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_REG_B UNREGISTERED " "Parameter OUTDATA_REG_B set to UNREGISTERED" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1762308252479 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_B NONE " "Parameter ADDRESS_ACLR_B set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1762308252479 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_ACLR_B NONE " "Parameter OUTDATA_ACLR_B set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1762308252479 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_REG_B CLOCK0 " "Parameter ADDRESS_REG_B set to CLOCK0" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1762308252479 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "INDATA_ACLR_A NONE " "Parameter INDATA_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1762308252479 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WRCONTROL_ACLR_A NONE " "Parameter WRCONTROL_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1762308252479 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "READ_DURING_WRITE_MODE_MIXED_PORTS OLD_DATA " "Parameter READ_DURING_WRITE_MODE_MIXED_PORTS set to OLD_DATA" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1762308252479 ""}  } {  } 0 276029 "Inferred altsyncram megafunction from the following design logic: \"%1!s!\" " 0 0 "Design Software" 0 -1 1762308252479 ""} { "Info" "IINFER_ALTSYNCRAM_INFERRED" "HMNOC_1cluster_wpsum:HMNOC_1cluster_west_0\|PE_cluster_new:pe_cluster_west_0\|PE_new:gen_X\[1\].gen_Y\[0\].pe\|SPad:spad_pe0\|mem_rtl_0 " "Inferred altsyncram megafunction from the following design logic: \"HMNOC_1cluster_wpsum:HMNOC_1cluster_west_0\|PE_cluster_new:pe_cluster_west_0\|PE_new:gen_X\[1\].gen_Y\[0\].pe\|SPad:spad_pe0\|mem_rtl_0\" " { { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OPERATION_MODE DUAL_PORT " "Parameter OPERATION_MODE set to DUAL_PORT" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1762308252479 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_A 16 " "Parameter WIDTH_A set to 16" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1762308252479 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_A 10 " "Parameter WIDTHAD_A set to 10" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1762308252479 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_A 1024 " "Parameter NUMWORDS_A set to 1024" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1762308252479 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_B 16 " "Parameter WIDTH_B set to 16" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1762308252479 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_B 10 " "Parameter WIDTHAD_B set to 10" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1762308252479 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_B 1024 " "Parameter NUMWORDS_B set to 1024" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1762308252479 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_A NONE " "Parameter ADDRESS_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1762308252479 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_REG_B UNREGISTERED " "Parameter OUTDATA_REG_B set to UNREGISTERED" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1762308252479 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_B NONE " "Parameter ADDRESS_ACLR_B set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1762308252479 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_ACLR_B NONE " "Parameter OUTDATA_ACLR_B set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1762308252479 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_REG_B CLOCK0 " "Parameter ADDRESS_REG_B set to CLOCK0" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1762308252479 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "INDATA_ACLR_A NONE " "Parameter INDATA_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1762308252479 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WRCONTROL_ACLR_A NONE " "Parameter WRCONTROL_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1762308252479 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "READ_DURING_WRITE_MODE_MIXED_PORTS OLD_DATA " "Parameter READ_DURING_WRITE_MODE_MIXED_PORTS set to OLD_DATA" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1762308252479 ""}  } {  } 0 276029 "Inferred altsyncram megafunction from the following design logic: \"%1!s!\" " 0 0 "Design Software" 0 -1 1762308252479 ""} { "Info" "IINFER_ALTSYNCRAM_INFERRED" "HMNOC_1cluster_wpsum:HMNOC_1cluster_west_0\|PE_cluster_new:pe_cluster_west_0\|PE_new:gen_X\[2\].gen_Y\[2\].pe\|SPad:spad_pe0\|mem_rtl_0 " "Inferred altsyncram megafunction from the following design logic: \"HMNOC_1cluster_wpsum:HMNOC_1cluster_west_0\|PE_cluster_new:pe_cluster_west_0\|PE_new:gen_X\[2\].gen_Y\[2\].pe\|SPad:spad_pe0\|mem_rtl_0\" " { { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OPERATION_MODE DUAL_PORT " "Parameter OPERATION_MODE set to DUAL_PORT" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1762308252479 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_A 16 " "Parameter WIDTH_A set to 16" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1762308252479 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_A 10 " "Parameter WIDTHAD_A set to 10" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1762308252479 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_A 1024 " "Parameter NUMWORDS_A set to 1024" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1762308252479 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_B 16 " "Parameter WIDTH_B set to 16" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1762308252479 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_B 10 " "Parameter WIDTHAD_B set to 10" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1762308252479 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_B 1024 " "Parameter NUMWORDS_B set to 1024" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1762308252479 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_A NONE " "Parameter ADDRESS_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1762308252479 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_REG_B UNREGISTERED " "Parameter OUTDATA_REG_B set to UNREGISTERED" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1762308252479 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_B NONE " "Parameter ADDRESS_ACLR_B set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1762308252479 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_ACLR_B NONE " "Parameter OUTDATA_ACLR_B set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1762308252479 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_REG_B CLOCK0 " "Parameter ADDRESS_REG_B set to CLOCK0" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1762308252479 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "INDATA_ACLR_A NONE " "Parameter INDATA_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1762308252479 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WRCONTROL_ACLR_A NONE " "Parameter WRCONTROL_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1762308252479 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "READ_DURING_WRITE_MODE_MIXED_PORTS OLD_DATA " "Parameter READ_DURING_WRITE_MODE_MIXED_PORTS set to OLD_DATA" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1762308252479 ""}  } {  } 0 276029 "Inferred altsyncram megafunction from the following design logic: \"%1!s!\" " 0 0 "Design Software" 0 -1 1762308252479 ""} { "Info" "IINFER_ALTSYNCRAM_INFERRED" "HMNOC_1cluster_wpsum:HMNOC_1cluster_west_0\|PE_cluster_new:pe_cluster_west_0\|PE_new:gen_X\[2\].gen_Y\[1\].pe\|SPad:spad_pe0\|mem_rtl_0 " "Inferred altsyncram megafunction from the following design logic: \"HMNOC_1cluster_wpsum:HMNOC_1cluster_west_0\|PE_cluster_new:pe_cluster_west_0\|PE_new:gen_X\[2\].gen_Y\[1\].pe\|SPad:spad_pe0\|mem_rtl_0\" " { { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OPERATION_MODE DUAL_PORT " "Parameter OPERATION_MODE set to DUAL_PORT" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1762308252479 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_A 16 " "Parameter WIDTH_A set to 16" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1762308252479 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_A 10 " "Parameter WIDTHAD_A set to 10" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1762308252479 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_A 1024 " "Parameter NUMWORDS_A set to 1024" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1762308252479 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_B 16 " "Parameter WIDTH_B set to 16" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1762308252479 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_B 10 " "Parameter WIDTHAD_B set to 10" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1762308252479 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_B 1024 " "Parameter NUMWORDS_B set to 1024" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1762308252479 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_A NONE " "Parameter ADDRESS_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1762308252479 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_REG_B UNREGISTERED " "Parameter OUTDATA_REG_B set to UNREGISTERED" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1762308252479 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_B NONE " "Parameter ADDRESS_ACLR_B set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1762308252479 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_ACLR_B NONE " "Parameter OUTDATA_ACLR_B set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1762308252479 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_REG_B CLOCK0 " "Parameter ADDRESS_REG_B set to CLOCK0" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1762308252479 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "INDATA_ACLR_A NONE " "Parameter INDATA_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1762308252479 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WRCONTROL_ACLR_A NONE " "Parameter WRCONTROL_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1762308252479 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "READ_DURING_WRITE_MODE_MIXED_PORTS OLD_DATA " "Parameter READ_DURING_WRITE_MODE_MIXED_PORTS set to OLD_DATA" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1762308252479 ""}  } {  } 0 276029 "Inferred altsyncram megafunction from the following design logic: \"%1!s!\" " 0 0 "Design Software" 0 -1 1762308252479 ""} { "Info" "IINFER_ALTSYNCRAM_INFERRED" "HMNOC_1cluster_wpsum:HMNOC_1cluster_west_0\|PE_cluster_new:pe_cluster_west_0\|PE_new:gen_X\[2\].gen_Y\[0\].pe\|SPad:spad_pe0\|mem_rtl_0 " "Inferred altsyncram megafunction from the following design logic: \"HMNOC_1cluster_wpsum:HMNOC_1cluster_west_0\|PE_cluster_new:pe_cluster_west_0\|PE_new:gen_X\[2\].gen_Y\[0\].pe\|SPad:spad_pe0\|mem_rtl_0\" " { { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OPERATION_MODE DUAL_PORT " "Parameter OPERATION_MODE set to DUAL_PORT" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1762308252479 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_A 16 " "Parameter WIDTH_A set to 16" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1762308252479 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_A 10 " "Parameter WIDTHAD_A set to 10" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1762308252479 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_A 1024 " "Parameter NUMWORDS_A set to 1024" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1762308252479 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_B 16 " "Parameter WIDTH_B set to 16" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1762308252479 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_B 10 " "Parameter WIDTHAD_B set to 10" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1762308252479 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_B 1024 " "Parameter NUMWORDS_B set to 1024" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1762308252479 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_A NONE " "Parameter ADDRESS_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1762308252479 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_REG_B UNREGISTERED " "Parameter OUTDATA_REG_B set to UNREGISTERED" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1762308252479 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_B NONE " "Parameter ADDRESS_ACLR_B set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1762308252479 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_ACLR_B NONE " "Parameter OUTDATA_ACLR_B set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1762308252479 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_REG_B CLOCK0 " "Parameter ADDRESS_REG_B set to CLOCK0" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1762308252479 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "INDATA_ACLR_A NONE " "Parameter INDATA_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1762308252479 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WRCONTROL_ACLR_A NONE " "Parameter WRCONTROL_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1762308252479 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "READ_DURING_WRITE_MODE_MIXED_PORTS OLD_DATA " "Parameter READ_DURING_WRITE_MODE_MIXED_PORTS set to OLD_DATA" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1762308252479 ""}  } {  } 0 276029 "Inferred altsyncram megafunction from the following design logic: \"%1!s!\" " 0 0 "Design Software" 0 -1 1762308252479 ""} { "Info" "IINFER_ALTSYNCRAM_INFERRED" "HMNOC_1cluster_wpsum:HMNOC_1cluster_west_1\|PE_cluster_new:pe_cluster_west_0\|PE_new:gen_X\[0\].gen_Y\[2\].pe\|SPad:spad_pe0\|mem_rtl_0 " "Inferred altsyncram megafunction from the following design logic: \"HMNOC_1cluster_wpsum:HMNOC_1cluster_west_1\|PE_cluster_new:pe_cluster_west_0\|PE_new:gen_X\[0\].gen_Y\[2\].pe\|SPad:spad_pe0\|mem_rtl_0\" " { { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OPERATION_MODE DUAL_PORT " "Parameter OPERATION_MODE set to DUAL_PORT" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1762308252479 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_A 16 " "Parameter WIDTH_A set to 16" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1762308252479 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_A 10 " "Parameter WIDTHAD_A set to 10" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1762308252479 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_A 1024 " "Parameter NUMWORDS_A set to 1024" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1762308252479 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_B 16 " "Parameter WIDTH_B set to 16" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1762308252479 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_B 10 " "Parameter WIDTHAD_B set to 10" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1762308252479 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_B 1024 " "Parameter NUMWORDS_B set to 1024" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1762308252479 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_A NONE " "Parameter ADDRESS_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1762308252479 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_REG_B UNREGISTERED " "Parameter OUTDATA_REG_B set to UNREGISTERED" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1762308252479 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_B NONE " "Parameter ADDRESS_ACLR_B set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1762308252479 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_ACLR_B NONE " "Parameter OUTDATA_ACLR_B set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1762308252479 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_REG_B CLOCK0 " "Parameter ADDRESS_REG_B set to CLOCK0" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1762308252479 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "INDATA_ACLR_A NONE " "Parameter INDATA_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1762308252479 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WRCONTROL_ACLR_A NONE " "Parameter WRCONTROL_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1762308252479 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "READ_DURING_WRITE_MODE_MIXED_PORTS OLD_DATA " "Parameter READ_DURING_WRITE_MODE_MIXED_PORTS set to OLD_DATA" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1762308252479 ""}  } {  } 0 276029 "Inferred altsyncram megafunction from the following design logic: \"%1!s!\" " 0 0 "Design Software" 0 -1 1762308252479 ""} { "Info" "IINFER_ALTSYNCRAM_INFERRED" "HMNOC_1cluster_wpsum:HMNOC_1cluster_west_1\|PE_cluster_new:pe_cluster_west_0\|PE_new:gen_X\[0\].gen_Y\[1\].pe\|SPad:spad_pe0\|mem_rtl_0 " "Inferred altsyncram megafunction from the following design logic: \"HMNOC_1cluster_wpsum:HMNOC_1cluster_west_1\|PE_cluster_new:pe_cluster_west_0\|PE_new:gen_X\[0\].gen_Y\[1\].pe\|SPad:spad_pe0\|mem_rtl_0\" " { { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OPERATION_MODE DUAL_PORT " "Parameter OPERATION_MODE set to DUAL_PORT" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1762308252479 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_A 16 " "Parameter WIDTH_A set to 16" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1762308252479 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_A 10 " "Parameter WIDTHAD_A set to 10" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1762308252479 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_A 1024 " "Parameter NUMWORDS_A set to 1024" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1762308252479 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_B 16 " "Parameter WIDTH_B set to 16" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1762308252479 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_B 10 " "Parameter WIDTHAD_B set to 10" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1762308252479 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_B 1024 " "Parameter NUMWORDS_B set to 1024" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1762308252479 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_A NONE " "Parameter ADDRESS_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1762308252479 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_REG_B UNREGISTERED " "Parameter OUTDATA_REG_B set to UNREGISTERED" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1762308252479 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_B NONE " "Parameter ADDRESS_ACLR_B set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1762308252479 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_ACLR_B NONE " "Parameter OUTDATA_ACLR_B set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1762308252479 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_REG_B CLOCK0 " "Parameter ADDRESS_REG_B set to CLOCK0" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1762308252479 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "INDATA_ACLR_A NONE " "Parameter INDATA_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1762308252479 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WRCONTROL_ACLR_A NONE " "Parameter WRCONTROL_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1762308252479 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "READ_DURING_WRITE_MODE_MIXED_PORTS OLD_DATA " "Parameter READ_DURING_WRITE_MODE_MIXED_PORTS set to OLD_DATA" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1762308252479 ""}  } {  } 0 276029 "Inferred altsyncram megafunction from the following design logic: \"%1!s!\" " 0 0 "Design Software" 0 -1 1762308252479 ""} { "Info" "IINFER_ALTSYNCRAM_INFERRED" "HMNOC_1cluster_wpsum:HMNOC_1cluster_west_1\|PE_cluster_new:pe_cluster_west_0\|PE_new:gen_X\[0\].gen_Y\[0\].pe\|SPad:spad_pe0\|mem_rtl_0 " "Inferred altsyncram megafunction from the following design logic: \"HMNOC_1cluster_wpsum:HMNOC_1cluster_west_1\|PE_cluster_new:pe_cluster_west_0\|PE_new:gen_X\[0\].gen_Y\[0\].pe\|SPad:spad_pe0\|mem_rtl_0\" " { { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OPERATION_MODE DUAL_PORT " "Parameter OPERATION_MODE set to DUAL_PORT" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1762308252479 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_A 16 " "Parameter WIDTH_A set to 16" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1762308252479 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_A 10 " "Parameter WIDTHAD_A set to 10" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1762308252479 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_A 1024 " "Parameter NUMWORDS_A set to 1024" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1762308252479 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_B 16 " "Parameter WIDTH_B set to 16" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1762308252479 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_B 10 " "Parameter WIDTHAD_B set to 10" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1762308252479 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_B 1024 " "Parameter NUMWORDS_B set to 1024" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1762308252479 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_A NONE " "Parameter ADDRESS_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1762308252479 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_REG_B UNREGISTERED " "Parameter OUTDATA_REG_B set to UNREGISTERED" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1762308252479 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_B NONE " "Parameter ADDRESS_ACLR_B set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1762308252479 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_ACLR_B NONE " "Parameter OUTDATA_ACLR_B set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1762308252479 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_REG_B CLOCK0 " "Parameter ADDRESS_REG_B set to CLOCK0" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1762308252479 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "INDATA_ACLR_A NONE " "Parameter INDATA_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1762308252479 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WRCONTROL_ACLR_A NONE " "Parameter WRCONTROL_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1762308252479 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "READ_DURING_WRITE_MODE_MIXED_PORTS OLD_DATA " "Parameter READ_DURING_WRITE_MODE_MIXED_PORTS set to OLD_DATA" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1762308252479 ""}  } {  } 0 276029 "Inferred altsyncram megafunction from the following design logic: \"%1!s!\" " 0 0 "Design Software" 0 -1 1762308252479 ""} { "Info" "IINFER_ALTSYNCRAM_INFERRED" "HMNOC_1cluster_wpsum:HMNOC_1cluster_west_1\|PE_cluster_new:pe_cluster_west_0\|PE_new:gen_X\[1\].gen_Y\[2\].pe\|SPad:spad_pe0\|mem_rtl_0 " "Inferred altsyncram megafunction from the following design logic: \"HMNOC_1cluster_wpsum:HMNOC_1cluster_west_1\|PE_cluster_new:pe_cluster_west_0\|PE_new:gen_X\[1\].gen_Y\[2\].pe\|SPad:spad_pe0\|mem_rtl_0\" " { { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OPERATION_MODE DUAL_PORT " "Parameter OPERATION_MODE set to DUAL_PORT" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1762308252479 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_A 16 " "Parameter WIDTH_A set to 16" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1762308252479 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_A 10 " "Parameter WIDTHAD_A set to 10" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1762308252479 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_A 1024 " "Parameter NUMWORDS_A set to 1024" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1762308252479 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_B 16 " "Parameter WIDTH_B set to 16" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1762308252479 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_B 10 " "Parameter WIDTHAD_B set to 10" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1762308252479 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_B 1024 " "Parameter NUMWORDS_B set to 1024" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1762308252479 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_A NONE " "Parameter ADDRESS_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1762308252479 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_REG_B UNREGISTERED " "Parameter OUTDATA_REG_B set to UNREGISTERED" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1762308252479 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_B NONE " "Parameter ADDRESS_ACLR_B set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1762308252479 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_ACLR_B NONE " "Parameter OUTDATA_ACLR_B set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1762308252479 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_REG_B CLOCK0 " "Parameter ADDRESS_REG_B set to CLOCK0" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1762308252479 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "INDATA_ACLR_A NONE " "Parameter INDATA_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1762308252479 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WRCONTROL_ACLR_A NONE " "Parameter WRCONTROL_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1762308252479 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "READ_DURING_WRITE_MODE_MIXED_PORTS OLD_DATA " "Parameter READ_DURING_WRITE_MODE_MIXED_PORTS set to OLD_DATA" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1762308252479 ""}  } {  } 0 276029 "Inferred altsyncram megafunction from the following design logic: \"%1!s!\" " 0 0 "Design Software" 0 -1 1762308252479 ""} { "Info" "IINFER_ALTSYNCRAM_INFERRED" "HMNOC_1cluster_wpsum:HMNOC_1cluster_west_1\|PE_cluster_new:pe_cluster_west_0\|PE_new:gen_X\[1\].gen_Y\[1\].pe\|SPad:spad_pe0\|mem_rtl_0 " "Inferred altsyncram megafunction from the following design logic: \"HMNOC_1cluster_wpsum:HMNOC_1cluster_west_1\|PE_cluster_new:pe_cluster_west_0\|PE_new:gen_X\[1\].gen_Y\[1\].pe\|SPad:spad_pe0\|mem_rtl_0\" " { { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OPERATION_MODE DUAL_PORT " "Parameter OPERATION_MODE set to DUAL_PORT" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1762308252479 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_A 16 " "Parameter WIDTH_A set to 16" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1762308252479 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_A 10 " "Parameter WIDTHAD_A set to 10" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1762308252479 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_A 1024 " "Parameter NUMWORDS_A set to 1024" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1762308252479 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_B 16 " "Parameter WIDTH_B set to 16" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1762308252479 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_B 10 " "Parameter WIDTHAD_B set to 10" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1762308252479 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_B 1024 " "Parameter NUMWORDS_B set to 1024" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1762308252479 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_A NONE " "Parameter ADDRESS_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1762308252479 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_REG_B UNREGISTERED " "Parameter OUTDATA_REG_B set to UNREGISTERED" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1762308252479 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_B NONE " "Parameter ADDRESS_ACLR_B set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1762308252479 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_ACLR_B NONE " "Parameter OUTDATA_ACLR_B set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1762308252479 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_REG_B CLOCK0 " "Parameter ADDRESS_REG_B set to CLOCK0" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1762308252479 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "INDATA_ACLR_A NONE " "Parameter INDATA_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1762308252479 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WRCONTROL_ACLR_A NONE " "Parameter WRCONTROL_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1762308252479 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "READ_DURING_WRITE_MODE_MIXED_PORTS OLD_DATA " "Parameter READ_DURING_WRITE_MODE_MIXED_PORTS set to OLD_DATA" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1762308252479 ""}  } {  } 0 276029 "Inferred altsyncram megafunction from the following design logic: \"%1!s!\" " 0 0 "Design Software" 0 -1 1762308252479 ""} { "Info" "IINFER_ALTSYNCRAM_INFERRED" "HMNOC_1cluster_wpsum:HMNOC_1cluster_west_1\|PE_cluster_new:pe_cluster_west_0\|PE_new:gen_X\[1\].gen_Y\[0\].pe\|SPad:spad_pe0\|mem_rtl_0 " "Inferred altsyncram megafunction from the following design logic: \"HMNOC_1cluster_wpsum:HMNOC_1cluster_west_1\|PE_cluster_new:pe_cluster_west_0\|PE_new:gen_X\[1\].gen_Y\[0\].pe\|SPad:spad_pe0\|mem_rtl_0\" " { { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OPERATION_MODE DUAL_PORT " "Parameter OPERATION_MODE set to DUAL_PORT" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1762308252479 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_A 16 " "Parameter WIDTH_A set to 16" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1762308252479 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_A 10 " "Parameter WIDTHAD_A set to 10" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1762308252479 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_A 1024 " "Parameter NUMWORDS_A set to 1024" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1762308252479 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_B 16 " "Parameter WIDTH_B set to 16" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1762308252479 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_B 10 " "Parameter WIDTHAD_B set to 10" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1762308252479 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_B 1024 " "Parameter NUMWORDS_B set to 1024" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1762308252479 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_A NONE " "Parameter ADDRESS_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1762308252479 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_REG_B UNREGISTERED " "Parameter OUTDATA_REG_B set to UNREGISTERED" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1762308252479 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_B NONE " "Parameter ADDRESS_ACLR_B set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1762308252479 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_ACLR_B NONE " "Parameter OUTDATA_ACLR_B set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1762308252479 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_REG_B CLOCK0 " "Parameter ADDRESS_REG_B set to CLOCK0" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1762308252479 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "INDATA_ACLR_A NONE " "Parameter INDATA_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1762308252479 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WRCONTROL_ACLR_A NONE " "Parameter WRCONTROL_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1762308252479 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "READ_DURING_WRITE_MODE_MIXED_PORTS OLD_DATA " "Parameter READ_DURING_WRITE_MODE_MIXED_PORTS set to OLD_DATA" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1762308252479 ""}  } {  } 0 276029 "Inferred altsyncram megafunction from the following design logic: \"%1!s!\" " 0 0 "Design Software" 0 -1 1762308252479 ""} { "Info" "IINFER_ALTSYNCRAM_INFERRED" "HMNOC_1cluster_wpsum:HMNOC_1cluster_west_1\|PE_cluster_new:pe_cluster_west_0\|PE_new:gen_X\[2\].gen_Y\[2\].pe\|SPad:spad_pe0\|mem_rtl_0 " "Inferred altsyncram megafunction from the following design logic: \"HMNOC_1cluster_wpsum:HMNOC_1cluster_west_1\|PE_cluster_new:pe_cluster_west_0\|PE_new:gen_X\[2\].gen_Y\[2\].pe\|SPad:spad_pe0\|mem_rtl_0\" " { { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OPERATION_MODE DUAL_PORT " "Parameter OPERATION_MODE set to DUAL_PORT" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1762308252479 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_A 16 " "Parameter WIDTH_A set to 16" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1762308252479 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_A 10 " "Parameter WIDTHAD_A set to 10" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1762308252479 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_A 1024 " "Parameter NUMWORDS_A set to 1024" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1762308252479 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_B 16 " "Parameter WIDTH_B set to 16" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1762308252479 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_B 10 " "Parameter WIDTHAD_B set to 10" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1762308252479 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_B 1024 " "Parameter NUMWORDS_B set to 1024" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1762308252479 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_A NONE " "Parameter ADDRESS_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1762308252479 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_REG_B UNREGISTERED " "Parameter OUTDATA_REG_B set to UNREGISTERED" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1762308252479 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_B NONE " "Parameter ADDRESS_ACLR_B set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1762308252479 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_ACLR_B NONE " "Parameter OUTDATA_ACLR_B set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1762308252479 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_REG_B CLOCK0 " "Parameter ADDRESS_REG_B set to CLOCK0" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1762308252479 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "INDATA_ACLR_A NONE " "Parameter INDATA_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1762308252479 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WRCONTROL_ACLR_A NONE " "Parameter WRCONTROL_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1762308252479 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "READ_DURING_WRITE_MODE_MIXED_PORTS OLD_DATA " "Parameter READ_DURING_WRITE_MODE_MIXED_PORTS set to OLD_DATA" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1762308252479 ""}  } {  } 0 276029 "Inferred altsyncram megafunction from the following design logic: \"%1!s!\" " 0 0 "Design Software" 0 -1 1762308252479 ""} { "Info" "IINFER_ALTSYNCRAM_INFERRED" "HMNOC_1cluster_wpsum:HMNOC_1cluster_west_1\|PE_cluster_new:pe_cluster_west_0\|PE_new:gen_X\[2\].gen_Y\[1\].pe\|SPad:spad_pe0\|mem_rtl_0 " "Inferred altsyncram megafunction from the following design logic: \"HMNOC_1cluster_wpsum:HMNOC_1cluster_west_1\|PE_cluster_new:pe_cluster_west_0\|PE_new:gen_X\[2\].gen_Y\[1\].pe\|SPad:spad_pe0\|mem_rtl_0\" " { { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OPERATION_MODE DUAL_PORT " "Parameter OPERATION_MODE set to DUAL_PORT" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1762308252479 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_A 16 " "Parameter WIDTH_A set to 16" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1762308252479 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_A 10 " "Parameter WIDTHAD_A set to 10" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1762308252479 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_A 1024 " "Parameter NUMWORDS_A set to 1024" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1762308252479 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_B 16 " "Parameter WIDTH_B set to 16" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1762308252479 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_B 10 " "Parameter WIDTHAD_B set to 10" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1762308252479 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_B 1024 " "Parameter NUMWORDS_B set to 1024" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1762308252479 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_A NONE " "Parameter ADDRESS_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1762308252479 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_REG_B UNREGISTERED " "Parameter OUTDATA_REG_B set to UNREGISTERED" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1762308252479 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_B NONE " "Parameter ADDRESS_ACLR_B set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1762308252479 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_ACLR_B NONE " "Parameter OUTDATA_ACLR_B set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1762308252479 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_REG_B CLOCK0 " "Parameter ADDRESS_REG_B set to CLOCK0" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1762308252479 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "INDATA_ACLR_A NONE " "Parameter INDATA_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1762308252479 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WRCONTROL_ACLR_A NONE " "Parameter WRCONTROL_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1762308252479 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "READ_DURING_WRITE_MODE_MIXED_PORTS OLD_DATA " "Parameter READ_DURING_WRITE_MODE_MIXED_PORTS set to OLD_DATA" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1762308252479 ""}  } {  } 0 276029 "Inferred altsyncram megafunction from the following design logic: \"%1!s!\" " 0 0 "Design Software" 0 -1 1762308252479 ""} { "Info" "IINFER_ALTSYNCRAM_INFERRED" "HMNOC_1cluster_wpsum:HMNOC_1cluster_west_1\|PE_cluster_new:pe_cluster_west_0\|PE_new:gen_X\[2\].gen_Y\[0\].pe\|SPad:spad_pe0\|mem_rtl_0 " "Inferred altsyncram megafunction from the following design logic: \"HMNOC_1cluster_wpsum:HMNOC_1cluster_west_1\|PE_cluster_new:pe_cluster_west_0\|PE_new:gen_X\[2\].gen_Y\[0\].pe\|SPad:spad_pe0\|mem_rtl_0\" " { { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OPERATION_MODE DUAL_PORT " "Parameter OPERATION_MODE set to DUAL_PORT" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1762308252479 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_A 16 " "Parameter WIDTH_A set to 16" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1762308252479 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_A 10 " "Parameter WIDTHAD_A set to 10" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1762308252479 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_A 1024 " "Parameter NUMWORDS_A set to 1024" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1762308252479 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_B 16 " "Parameter WIDTH_B set to 16" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1762308252479 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_B 10 " "Parameter WIDTHAD_B set to 10" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1762308252479 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_B 1024 " "Parameter NUMWORDS_B set to 1024" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1762308252479 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_A NONE " "Parameter ADDRESS_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1762308252479 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_REG_B UNREGISTERED " "Parameter OUTDATA_REG_B set to UNREGISTERED" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1762308252479 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_B NONE " "Parameter ADDRESS_ACLR_B set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1762308252479 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_ACLR_B NONE " "Parameter OUTDATA_ACLR_B set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1762308252479 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_REG_B CLOCK0 " "Parameter ADDRESS_REG_B set to CLOCK0" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1762308252479 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "INDATA_ACLR_A NONE " "Parameter INDATA_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1762308252479 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WRCONTROL_ACLR_A NONE " "Parameter WRCONTROL_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1762308252479 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "READ_DURING_WRITE_MODE_MIXED_PORTS OLD_DATA " "Parameter READ_DURING_WRITE_MODE_MIXED_PORTS set to OLD_DATA" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1762308252479 ""}  } {  } 0 276029 "Inferred altsyncram megafunction from the following design logic: \"%1!s!\" " 0 0 "Design Software" 0 -1 1762308252479 ""} { "Info" "IINFER_ALTSYNCRAM_INFERRED" "HMNOC_1cluster_wpsum:HMNOC_1cluster_east_0\|PE_cluster_new:pe_cluster_west_0\|PE_new:gen_X\[0\].gen_Y\[2\].pe\|SPad:spad_pe0\|mem_rtl_0 " "Inferred altsyncram megafunction from the following design logic: \"HMNOC_1cluster_wpsum:HMNOC_1cluster_east_0\|PE_cluster_new:pe_cluster_west_0\|PE_new:gen_X\[0\].gen_Y\[2\].pe\|SPad:spad_pe0\|mem_rtl_0\" " { { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OPERATION_MODE DUAL_PORT " "Parameter OPERATION_MODE set to DUAL_PORT" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1762308252479 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_A 16 " "Parameter WIDTH_A set to 16" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1762308252479 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_A 10 " "Parameter WIDTHAD_A set to 10" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1762308252479 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_A 1024 " "Parameter NUMWORDS_A set to 1024" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1762308252479 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_B 16 " "Parameter WIDTH_B set to 16" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1762308252479 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_B 10 " "Parameter WIDTHAD_B set to 10" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1762308252479 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_B 1024 " "Parameter NUMWORDS_B set to 1024" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1762308252479 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_A NONE " "Parameter ADDRESS_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1762308252479 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_REG_B UNREGISTERED " "Parameter OUTDATA_REG_B set to UNREGISTERED" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1762308252479 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_B NONE " "Parameter ADDRESS_ACLR_B set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1762308252479 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_ACLR_B NONE " "Parameter OUTDATA_ACLR_B set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1762308252479 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_REG_B CLOCK0 " "Parameter ADDRESS_REG_B set to CLOCK0" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1762308252479 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "INDATA_ACLR_A NONE " "Parameter INDATA_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1762308252479 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WRCONTROL_ACLR_A NONE " "Parameter WRCONTROL_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1762308252479 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "READ_DURING_WRITE_MODE_MIXED_PORTS OLD_DATA " "Parameter READ_DURING_WRITE_MODE_MIXED_PORTS set to OLD_DATA" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1762308252479 ""}  } {  } 0 276029 "Inferred altsyncram megafunction from the following design logic: \"%1!s!\" " 0 0 "Design Software" 0 -1 1762308252479 ""} { "Info" "IINFER_ALTSYNCRAM_INFERRED" "HMNOC_1cluster_wpsum:HMNOC_1cluster_east_0\|PE_cluster_new:pe_cluster_west_0\|PE_new:gen_X\[0\].gen_Y\[1\].pe\|SPad:spad_pe0\|mem_rtl_0 " "Inferred altsyncram megafunction from the following design logic: \"HMNOC_1cluster_wpsum:HMNOC_1cluster_east_0\|PE_cluster_new:pe_cluster_west_0\|PE_new:gen_X\[0\].gen_Y\[1\].pe\|SPad:spad_pe0\|mem_rtl_0\" " { { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OPERATION_MODE DUAL_PORT " "Parameter OPERATION_MODE set to DUAL_PORT" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1762308252479 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_A 16 " "Parameter WIDTH_A set to 16" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1762308252479 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_A 10 " "Parameter WIDTHAD_A set to 10" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1762308252479 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_A 1024 " "Parameter NUMWORDS_A set to 1024" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1762308252479 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_B 16 " "Parameter WIDTH_B set to 16" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1762308252479 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_B 10 " "Parameter WIDTHAD_B set to 10" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1762308252479 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_B 1024 " "Parameter NUMWORDS_B set to 1024" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1762308252479 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_A NONE " "Parameter ADDRESS_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1762308252479 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_REG_B UNREGISTERED " "Parameter OUTDATA_REG_B set to UNREGISTERED" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1762308252479 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_B NONE " "Parameter ADDRESS_ACLR_B set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1762308252479 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_ACLR_B NONE " "Parameter OUTDATA_ACLR_B set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1762308252479 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_REG_B CLOCK0 " "Parameter ADDRESS_REG_B set to CLOCK0" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1762308252479 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "INDATA_ACLR_A NONE " "Parameter INDATA_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1762308252479 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WRCONTROL_ACLR_A NONE " "Parameter WRCONTROL_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1762308252479 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "READ_DURING_WRITE_MODE_MIXED_PORTS OLD_DATA " "Parameter READ_DURING_WRITE_MODE_MIXED_PORTS set to OLD_DATA" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1762308252479 ""}  } {  } 0 276029 "Inferred altsyncram megafunction from the following design logic: \"%1!s!\" " 0 0 "Design Software" 0 -1 1762308252479 ""} { "Info" "IINFER_ALTSYNCRAM_INFERRED" "HMNOC_1cluster_wpsum:HMNOC_1cluster_east_0\|PE_cluster_new:pe_cluster_west_0\|PE_new:gen_X\[0\].gen_Y\[0\].pe\|SPad:spad_pe0\|mem_rtl_0 " "Inferred altsyncram megafunction from the following design logic: \"HMNOC_1cluster_wpsum:HMNOC_1cluster_east_0\|PE_cluster_new:pe_cluster_west_0\|PE_new:gen_X\[0\].gen_Y\[0\].pe\|SPad:spad_pe0\|mem_rtl_0\" " { { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OPERATION_MODE DUAL_PORT " "Parameter OPERATION_MODE set to DUAL_PORT" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1762308252479 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_A 16 " "Parameter WIDTH_A set to 16" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1762308252479 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_A 10 " "Parameter WIDTHAD_A set to 10" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1762308252479 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_A 1024 " "Parameter NUMWORDS_A set to 1024" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1762308252479 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_B 16 " "Parameter WIDTH_B set to 16" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1762308252479 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_B 10 " "Parameter WIDTHAD_B set to 10" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1762308252479 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_B 1024 " "Parameter NUMWORDS_B set to 1024" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1762308252479 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_A NONE " "Parameter ADDRESS_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1762308252479 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_REG_B UNREGISTERED " "Parameter OUTDATA_REG_B set to UNREGISTERED" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1762308252479 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_B NONE " "Parameter ADDRESS_ACLR_B set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1762308252479 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_ACLR_B NONE " "Parameter OUTDATA_ACLR_B set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1762308252479 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_REG_B CLOCK0 " "Parameter ADDRESS_REG_B set to CLOCK0" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1762308252479 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "INDATA_ACLR_A NONE " "Parameter INDATA_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1762308252479 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WRCONTROL_ACLR_A NONE " "Parameter WRCONTROL_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1762308252479 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "READ_DURING_WRITE_MODE_MIXED_PORTS OLD_DATA " "Parameter READ_DURING_WRITE_MODE_MIXED_PORTS set to OLD_DATA" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1762308252479 ""}  } {  } 0 276029 "Inferred altsyncram megafunction from the following design logic: \"%1!s!\" " 0 0 "Design Software" 0 -1 1762308252479 ""} { "Info" "IINFER_ALTSYNCRAM_INFERRED" "HMNOC_1cluster_wpsum:HMNOC_1cluster_east_0\|PE_cluster_new:pe_cluster_west_0\|PE_new:gen_X\[1\].gen_Y\[2\].pe\|SPad:spad_pe0\|mem_rtl_0 " "Inferred altsyncram megafunction from the following design logic: \"HMNOC_1cluster_wpsum:HMNOC_1cluster_east_0\|PE_cluster_new:pe_cluster_west_0\|PE_new:gen_X\[1\].gen_Y\[2\].pe\|SPad:spad_pe0\|mem_rtl_0\" " { { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OPERATION_MODE DUAL_PORT " "Parameter OPERATION_MODE set to DUAL_PORT" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1762308252479 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_A 16 " "Parameter WIDTH_A set to 16" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1762308252479 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_A 10 " "Parameter WIDTHAD_A set to 10" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1762308252479 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_A 1024 " "Parameter NUMWORDS_A set to 1024" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1762308252479 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_B 16 " "Parameter WIDTH_B set to 16" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1762308252479 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_B 10 " "Parameter WIDTHAD_B set to 10" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1762308252479 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_B 1024 " "Parameter NUMWORDS_B set to 1024" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1762308252479 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_A NONE " "Parameter ADDRESS_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1762308252479 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_REG_B UNREGISTERED " "Parameter OUTDATA_REG_B set to UNREGISTERED" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1762308252479 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_B NONE " "Parameter ADDRESS_ACLR_B set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1762308252479 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_ACLR_B NONE " "Parameter OUTDATA_ACLR_B set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1762308252479 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_REG_B CLOCK0 " "Parameter ADDRESS_REG_B set to CLOCK0" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1762308252479 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "INDATA_ACLR_A NONE " "Parameter INDATA_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1762308252479 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WRCONTROL_ACLR_A NONE " "Parameter WRCONTROL_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1762308252479 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "READ_DURING_WRITE_MODE_MIXED_PORTS OLD_DATA " "Parameter READ_DURING_WRITE_MODE_MIXED_PORTS set to OLD_DATA" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1762308252479 ""}  } {  } 0 276029 "Inferred altsyncram megafunction from the following design logic: \"%1!s!\" " 0 0 "Design Software" 0 -1 1762308252479 ""} { "Info" "IINFER_ALTSYNCRAM_INFERRED" "HMNOC_1cluster_wpsum:HMNOC_1cluster_east_0\|PE_cluster_new:pe_cluster_west_0\|PE_new:gen_X\[1\].gen_Y\[1\].pe\|SPad:spad_pe0\|mem_rtl_0 " "Inferred altsyncram megafunction from the following design logic: \"HMNOC_1cluster_wpsum:HMNOC_1cluster_east_0\|PE_cluster_new:pe_cluster_west_0\|PE_new:gen_X\[1\].gen_Y\[1\].pe\|SPad:spad_pe0\|mem_rtl_0\" " { { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OPERATION_MODE DUAL_PORT " "Parameter OPERATION_MODE set to DUAL_PORT" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1762308252479 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_A 16 " "Parameter WIDTH_A set to 16" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1762308252479 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_A 10 " "Parameter WIDTHAD_A set to 10" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1762308252479 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_A 1024 " "Parameter NUMWORDS_A set to 1024" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1762308252479 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_B 16 " "Parameter WIDTH_B set to 16" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1762308252479 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_B 10 " "Parameter WIDTHAD_B set to 10" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1762308252479 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_B 1024 " "Parameter NUMWORDS_B set to 1024" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1762308252479 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_A NONE " "Parameter ADDRESS_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1762308252479 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_REG_B UNREGISTERED " "Parameter OUTDATA_REG_B set to UNREGISTERED" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1762308252479 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_B NONE " "Parameter ADDRESS_ACLR_B set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1762308252479 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_ACLR_B NONE " "Parameter OUTDATA_ACLR_B set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1762308252479 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_REG_B CLOCK0 " "Parameter ADDRESS_REG_B set to CLOCK0" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1762308252479 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "INDATA_ACLR_A NONE " "Parameter INDATA_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1762308252479 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WRCONTROL_ACLR_A NONE " "Parameter WRCONTROL_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1762308252479 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "READ_DURING_WRITE_MODE_MIXED_PORTS OLD_DATA " "Parameter READ_DURING_WRITE_MODE_MIXED_PORTS set to OLD_DATA" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1762308252479 ""}  } {  } 0 276029 "Inferred altsyncram megafunction from the following design logic: \"%1!s!\" " 0 0 "Design Software" 0 -1 1762308252479 ""} { "Info" "IINFER_ALTSYNCRAM_INFERRED" "HMNOC_1cluster_wpsum:HMNOC_1cluster_east_0\|PE_cluster_new:pe_cluster_west_0\|PE_new:gen_X\[1\].gen_Y\[0\].pe\|SPad:spad_pe0\|mem_rtl_0 " "Inferred altsyncram megafunction from the following design logic: \"HMNOC_1cluster_wpsum:HMNOC_1cluster_east_0\|PE_cluster_new:pe_cluster_west_0\|PE_new:gen_X\[1\].gen_Y\[0\].pe\|SPad:spad_pe0\|mem_rtl_0\" " { { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OPERATION_MODE DUAL_PORT " "Parameter OPERATION_MODE set to DUAL_PORT" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1762308252479 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_A 16 " "Parameter WIDTH_A set to 16" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1762308252479 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_A 10 " "Parameter WIDTHAD_A set to 10" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1762308252479 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_A 1024 " "Parameter NUMWORDS_A set to 1024" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1762308252479 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_B 16 " "Parameter WIDTH_B set to 16" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1762308252479 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_B 10 " "Parameter WIDTHAD_B set to 10" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1762308252479 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_B 1024 " "Parameter NUMWORDS_B set to 1024" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1762308252479 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_A NONE " "Parameter ADDRESS_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1762308252479 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_REG_B UNREGISTERED " "Parameter OUTDATA_REG_B set to UNREGISTERED" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1762308252479 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_B NONE " "Parameter ADDRESS_ACLR_B set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1762308252479 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_ACLR_B NONE " "Parameter OUTDATA_ACLR_B set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1762308252479 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_REG_B CLOCK0 " "Parameter ADDRESS_REG_B set to CLOCK0" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1762308252479 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "INDATA_ACLR_A NONE " "Parameter INDATA_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1762308252479 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WRCONTROL_ACLR_A NONE " "Parameter WRCONTROL_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1762308252479 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "READ_DURING_WRITE_MODE_MIXED_PORTS OLD_DATA " "Parameter READ_DURING_WRITE_MODE_MIXED_PORTS set to OLD_DATA" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1762308252479 ""}  } {  } 0 276029 "Inferred altsyncram megafunction from the following design logic: \"%1!s!\" " 0 0 "Design Software" 0 -1 1762308252479 ""} { "Info" "IINFER_ALTSYNCRAM_INFERRED" "HMNOC_1cluster_wpsum:HMNOC_1cluster_east_0\|PE_cluster_new:pe_cluster_west_0\|PE_new:gen_X\[2\].gen_Y\[2\].pe\|SPad:spad_pe0\|mem_rtl_0 " "Inferred altsyncram megafunction from the following design logic: \"HMNOC_1cluster_wpsum:HMNOC_1cluster_east_0\|PE_cluster_new:pe_cluster_west_0\|PE_new:gen_X\[2\].gen_Y\[2\].pe\|SPad:spad_pe0\|mem_rtl_0\" " { { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OPERATION_MODE DUAL_PORT " "Parameter OPERATION_MODE set to DUAL_PORT" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1762308252479 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_A 16 " "Parameter WIDTH_A set to 16" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1762308252479 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_A 10 " "Parameter WIDTHAD_A set to 10" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1762308252479 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_A 1024 " "Parameter NUMWORDS_A set to 1024" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1762308252479 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_B 16 " "Parameter WIDTH_B set to 16" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1762308252479 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_B 10 " "Parameter WIDTHAD_B set to 10" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1762308252479 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_B 1024 " "Parameter NUMWORDS_B set to 1024" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1762308252479 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_A NONE " "Parameter ADDRESS_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1762308252479 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_REG_B UNREGISTERED " "Parameter OUTDATA_REG_B set to UNREGISTERED" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1762308252479 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_B NONE " "Parameter ADDRESS_ACLR_B set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1762308252479 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_ACLR_B NONE " "Parameter OUTDATA_ACLR_B set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1762308252479 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_REG_B CLOCK0 " "Parameter ADDRESS_REG_B set to CLOCK0" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1762308252479 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "INDATA_ACLR_A NONE " "Parameter INDATA_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1762308252479 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WRCONTROL_ACLR_A NONE " "Parameter WRCONTROL_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1762308252479 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "READ_DURING_WRITE_MODE_MIXED_PORTS OLD_DATA " "Parameter READ_DURING_WRITE_MODE_MIXED_PORTS set to OLD_DATA" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1762308252479 ""}  } {  } 0 276029 "Inferred altsyncram megafunction from the following design logic: \"%1!s!\" " 0 0 "Design Software" 0 -1 1762308252479 ""} { "Info" "IINFER_ALTSYNCRAM_INFERRED" "HMNOC_1cluster_wpsum:HMNOC_1cluster_east_0\|PE_cluster_new:pe_cluster_west_0\|PE_new:gen_X\[2\].gen_Y\[1\].pe\|SPad:spad_pe0\|mem_rtl_0 " "Inferred altsyncram megafunction from the following design logic: \"HMNOC_1cluster_wpsum:HMNOC_1cluster_east_0\|PE_cluster_new:pe_cluster_west_0\|PE_new:gen_X\[2\].gen_Y\[1\].pe\|SPad:spad_pe0\|mem_rtl_0\" " { { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OPERATION_MODE DUAL_PORT " "Parameter OPERATION_MODE set to DUAL_PORT" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1762308252479 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_A 16 " "Parameter WIDTH_A set to 16" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1762308252479 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_A 10 " "Parameter WIDTHAD_A set to 10" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1762308252479 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_A 1024 " "Parameter NUMWORDS_A set to 1024" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1762308252479 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_B 16 " "Parameter WIDTH_B set to 16" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1762308252479 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_B 10 " "Parameter WIDTHAD_B set to 10" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1762308252479 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_B 1024 " "Parameter NUMWORDS_B set to 1024" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1762308252479 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_A NONE " "Parameter ADDRESS_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1762308252479 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_REG_B UNREGISTERED " "Parameter OUTDATA_REG_B set to UNREGISTERED" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1762308252479 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_B NONE " "Parameter ADDRESS_ACLR_B set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1762308252479 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_ACLR_B NONE " "Parameter OUTDATA_ACLR_B set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1762308252479 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_REG_B CLOCK0 " "Parameter ADDRESS_REG_B set to CLOCK0" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1762308252479 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "INDATA_ACLR_A NONE " "Parameter INDATA_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1762308252479 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WRCONTROL_ACLR_A NONE " "Parameter WRCONTROL_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1762308252479 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "READ_DURING_WRITE_MODE_MIXED_PORTS OLD_DATA " "Parameter READ_DURING_WRITE_MODE_MIXED_PORTS set to OLD_DATA" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1762308252479 ""}  } {  } 0 276029 "Inferred altsyncram megafunction from the following design logic: \"%1!s!\" " 0 0 "Design Software" 0 -1 1762308252479 ""} { "Info" "IINFER_ALTSYNCRAM_INFERRED" "HMNOC_1cluster_wpsum:HMNOC_1cluster_east_0\|PE_cluster_new:pe_cluster_west_0\|PE_new:gen_X\[2\].gen_Y\[0\].pe\|SPad:spad_pe0\|mem_rtl_0 " "Inferred altsyncram megafunction from the following design logic: \"HMNOC_1cluster_wpsum:HMNOC_1cluster_east_0\|PE_cluster_new:pe_cluster_west_0\|PE_new:gen_X\[2\].gen_Y\[0\].pe\|SPad:spad_pe0\|mem_rtl_0\" " { { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OPERATION_MODE DUAL_PORT " "Parameter OPERATION_MODE set to DUAL_PORT" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1762308252479 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_A 16 " "Parameter WIDTH_A set to 16" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1762308252479 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_A 10 " "Parameter WIDTHAD_A set to 10" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1762308252479 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_A 1024 " "Parameter NUMWORDS_A set to 1024" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1762308252479 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_B 16 " "Parameter WIDTH_B set to 16" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1762308252479 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_B 10 " "Parameter WIDTHAD_B set to 10" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1762308252479 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_B 1024 " "Parameter NUMWORDS_B set to 1024" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1762308252479 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_A NONE " "Parameter ADDRESS_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1762308252479 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_REG_B UNREGISTERED " "Parameter OUTDATA_REG_B set to UNREGISTERED" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1762308252479 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_B NONE " "Parameter ADDRESS_ACLR_B set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1762308252479 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_ACLR_B NONE " "Parameter OUTDATA_ACLR_B set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1762308252479 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_REG_B CLOCK0 " "Parameter ADDRESS_REG_B set to CLOCK0" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1762308252479 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "INDATA_ACLR_A NONE " "Parameter INDATA_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1762308252479 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WRCONTROL_ACLR_A NONE " "Parameter WRCONTROL_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1762308252479 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "READ_DURING_WRITE_MODE_MIXED_PORTS OLD_DATA " "Parameter READ_DURING_WRITE_MODE_MIXED_PORTS set to OLD_DATA" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1762308252479 ""}  } {  } 0 276029 "Inferred altsyncram megafunction from the following design logic: \"%1!s!\" " 0 0 "Design Software" 0 -1 1762308252479 ""} { "Info" "IINFER_ALTSYNCRAM_INFERRED" "HMNOC_1cluster_wpsum:HMNOC_1cluster_east_1\|PE_cluster_new:pe_cluster_west_0\|PE_new:gen_X\[0\].gen_Y\[2\].pe\|SPad:spad_pe0\|mem_rtl_0 " "Inferred altsyncram megafunction from the following design logic: \"HMNOC_1cluster_wpsum:HMNOC_1cluster_east_1\|PE_cluster_new:pe_cluster_west_0\|PE_new:gen_X\[0\].gen_Y\[2\].pe\|SPad:spad_pe0\|mem_rtl_0\" " { { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OPERATION_MODE DUAL_PORT " "Parameter OPERATION_MODE set to DUAL_PORT" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1762308252479 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_A 16 " "Parameter WIDTH_A set to 16" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1762308252479 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_A 10 " "Parameter WIDTHAD_A set to 10" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1762308252479 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_A 1024 " "Parameter NUMWORDS_A set to 1024" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1762308252479 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_B 16 " "Parameter WIDTH_B set to 16" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1762308252479 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_B 10 " "Parameter WIDTHAD_B set to 10" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1762308252479 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_B 1024 " "Parameter NUMWORDS_B set to 1024" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1762308252479 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_A NONE " "Parameter ADDRESS_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1762308252479 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_REG_B UNREGISTERED " "Parameter OUTDATA_REG_B set to UNREGISTERED" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1762308252479 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_B NONE " "Parameter ADDRESS_ACLR_B set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1762308252479 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_ACLR_B NONE " "Parameter OUTDATA_ACLR_B set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1762308252479 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_REG_B CLOCK0 " "Parameter ADDRESS_REG_B set to CLOCK0" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1762308252479 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "INDATA_ACLR_A NONE " "Parameter INDATA_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1762308252479 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WRCONTROL_ACLR_A NONE " "Parameter WRCONTROL_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1762308252479 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "READ_DURING_WRITE_MODE_MIXED_PORTS OLD_DATA " "Parameter READ_DURING_WRITE_MODE_MIXED_PORTS set to OLD_DATA" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1762308252479 ""}  } {  } 0 276029 "Inferred altsyncram megafunction from the following design logic: \"%1!s!\" " 0 0 "Design Software" 0 -1 1762308252479 ""} { "Info" "IINFER_ALTSYNCRAM_INFERRED" "HMNOC_1cluster_wpsum:HMNOC_1cluster_east_1\|PE_cluster_new:pe_cluster_west_0\|PE_new:gen_X\[0\].gen_Y\[1\].pe\|SPad:spad_pe0\|mem_rtl_0 " "Inferred altsyncram megafunction from the following design logic: \"HMNOC_1cluster_wpsum:HMNOC_1cluster_east_1\|PE_cluster_new:pe_cluster_west_0\|PE_new:gen_X\[0\].gen_Y\[1\].pe\|SPad:spad_pe0\|mem_rtl_0\" " { { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OPERATION_MODE DUAL_PORT " "Parameter OPERATION_MODE set to DUAL_PORT" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1762308252479 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_A 16 " "Parameter WIDTH_A set to 16" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1762308252479 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_A 10 " "Parameter WIDTHAD_A set to 10" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1762308252479 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_A 1024 " "Parameter NUMWORDS_A set to 1024" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1762308252479 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_B 16 " "Parameter WIDTH_B set to 16" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1762308252479 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_B 10 " "Parameter WIDTHAD_B set to 10" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1762308252479 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_B 1024 " "Parameter NUMWORDS_B set to 1024" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1762308252479 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_A NONE " "Parameter ADDRESS_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1762308252479 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_REG_B UNREGISTERED " "Parameter OUTDATA_REG_B set to UNREGISTERED" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1762308252479 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_B NONE " "Parameter ADDRESS_ACLR_B set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1762308252479 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_ACLR_B NONE " "Parameter OUTDATA_ACLR_B set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1762308252479 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_REG_B CLOCK0 " "Parameter ADDRESS_REG_B set to CLOCK0" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1762308252479 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "INDATA_ACLR_A NONE " "Parameter INDATA_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1762308252479 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WRCONTROL_ACLR_A NONE " "Parameter WRCONTROL_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1762308252479 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "READ_DURING_WRITE_MODE_MIXED_PORTS OLD_DATA " "Parameter READ_DURING_WRITE_MODE_MIXED_PORTS set to OLD_DATA" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1762308252479 ""}  } {  } 0 276029 "Inferred altsyncram megafunction from the following design logic: \"%1!s!\" " 0 0 "Design Software" 0 -1 1762308252479 ""} { "Info" "IINFER_ALTSYNCRAM_INFERRED" "HMNOC_1cluster_wpsum:HMNOC_1cluster_east_1\|PE_cluster_new:pe_cluster_west_0\|PE_new:gen_X\[0\].gen_Y\[0\].pe\|SPad:spad_pe0\|mem_rtl_0 " "Inferred altsyncram megafunction from the following design logic: \"HMNOC_1cluster_wpsum:HMNOC_1cluster_east_1\|PE_cluster_new:pe_cluster_west_0\|PE_new:gen_X\[0\].gen_Y\[0\].pe\|SPad:spad_pe0\|mem_rtl_0\" " { { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OPERATION_MODE DUAL_PORT " "Parameter OPERATION_MODE set to DUAL_PORT" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1762308252479 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_A 16 " "Parameter WIDTH_A set to 16" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1762308252479 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_A 10 " "Parameter WIDTHAD_A set to 10" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1762308252479 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_A 1024 " "Parameter NUMWORDS_A set to 1024" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1762308252479 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_B 16 " "Parameter WIDTH_B set to 16" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1762308252479 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_B 10 " "Parameter WIDTHAD_B set to 10" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1762308252479 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_B 1024 " "Parameter NUMWORDS_B set to 1024" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1762308252479 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_A NONE " "Parameter ADDRESS_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1762308252479 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_REG_B UNREGISTERED " "Parameter OUTDATA_REG_B set to UNREGISTERED" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1762308252479 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_B NONE " "Parameter ADDRESS_ACLR_B set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1762308252479 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_ACLR_B NONE " "Parameter OUTDATA_ACLR_B set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1762308252479 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_REG_B CLOCK0 " "Parameter ADDRESS_REG_B set to CLOCK0" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1762308252479 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "INDATA_ACLR_A NONE " "Parameter INDATA_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1762308252479 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WRCONTROL_ACLR_A NONE " "Parameter WRCONTROL_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1762308252479 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "READ_DURING_WRITE_MODE_MIXED_PORTS OLD_DATA " "Parameter READ_DURING_WRITE_MODE_MIXED_PORTS set to OLD_DATA" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1762308252479 ""}  } {  } 0 276029 "Inferred altsyncram megafunction from the following design logic: \"%1!s!\" " 0 0 "Design Software" 0 -1 1762308252479 ""} { "Info" "IINFER_ALTSYNCRAM_INFERRED" "HMNOC_1cluster_wpsum:HMNOC_1cluster_east_1\|PE_cluster_new:pe_cluster_west_0\|PE_new:gen_X\[1\].gen_Y\[2\].pe\|SPad:spad_pe0\|mem_rtl_0 " "Inferred altsyncram megafunction from the following design logic: \"HMNOC_1cluster_wpsum:HMNOC_1cluster_east_1\|PE_cluster_new:pe_cluster_west_0\|PE_new:gen_X\[1\].gen_Y\[2\].pe\|SPad:spad_pe0\|mem_rtl_0\" " { { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OPERATION_MODE DUAL_PORT " "Parameter OPERATION_MODE set to DUAL_PORT" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1762308252479 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_A 16 " "Parameter WIDTH_A set to 16" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1762308252479 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_A 10 " "Parameter WIDTHAD_A set to 10" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1762308252479 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_A 1024 " "Parameter NUMWORDS_A set to 1024" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1762308252479 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_B 16 " "Parameter WIDTH_B set to 16" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1762308252479 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_B 10 " "Parameter WIDTHAD_B set to 10" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1762308252479 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_B 1024 " "Parameter NUMWORDS_B set to 1024" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1762308252479 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_A NONE " "Parameter ADDRESS_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1762308252479 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_REG_B UNREGISTERED " "Parameter OUTDATA_REG_B set to UNREGISTERED" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1762308252479 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_B NONE " "Parameter ADDRESS_ACLR_B set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1762308252479 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_ACLR_B NONE " "Parameter OUTDATA_ACLR_B set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1762308252479 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_REG_B CLOCK0 " "Parameter ADDRESS_REG_B set to CLOCK0" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1762308252479 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "INDATA_ACLR_A NONE " "Parameter INDATA_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1762308252479 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WRCONTROL_ACLR_A NONE " "Parameter WRCONTROL_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1762308252479 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "READ_DURING_WRITE_MODE_MIXED_PORTS OLD_DATA " "Parameter READ_DURING_WRITE_MODE_MIXED_PORTS set to OLD_DATA" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1762308252479 ""}  } {  } 0 276029 "Inferred altsyncram megafunction from the following design logic: \"%1!s!\" " 0 0 "Design Software" 0 -1 1762308252479 ""} { "Info" "IINFER_ALTSYNCRAM_INFERRED" "HMNOC_1cluster_wpsum:HMNOC_1cluster_east_1\|PE_cluster_new:pe_cluster_west_0\|PE_new:gen_X\[1\].gen_Y\[1\].pe\|SPad:spad_pe0\|mem_rtl_0 " "Inferred altsyncram megafunction from the following design logic: \"HMNOC_1cluster_wpsum:HMNOC_1cluster_east_1\|PE_cluster_new:pe_cluster_west_0\|PE_new:gen_X\[1\].gen_Y\[1\].pe\|SPad:spad_pe0\|mem_rtl_0\" " { { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OPERATION_MODE DUAL_PORT " "Parameter OPERATION_MODE set to DUAL_PORT" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1762308252479 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_A 16 " "Parameter WIDTH_A set to 16" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1762308252479 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_A 10 " "Parameter WIDTHAD_A set to 10" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1762308252479 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_A 1024 " "Parameter NUMWORDS_A set to 1024" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1762308252479 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_B 16 " "Parameter WIDTH_B set to 16" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1762308252479 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_B 10 " "Parameter WIDTHAD_B set to 10" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1762308252479 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_B 1024 " "Parameter NUMWORDS_B set to 1024" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1762308252479 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_A NONE " "Parameter ADDRESS_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1762308252479 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_REG_B UNREGISTERED " "Parameter OUTDATA_REG_B set to UNREGISTERED" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1762308252479 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_B NONE " "Parameter ADDRESS_ACLR_B set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1762308252479 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_ACLR_B NONE " "Parameter OUTDATA_ACLR_B set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1762308252479 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_REG_B CLOCK0 " "Parameter ADDRESS_REG_B set to CLOCK0" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1762308252479 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "INDATA_ACLR_A NONE " "Parameter INDATA_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1762308252479 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WRCONTROL_ACLR_A NONE " "Parameter WRCONTROL_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1762308252479 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "READ_DURING_WRITE_MODE_MIXED_PORTS OLD_DATA " "Parameter READ_DURING_WRITE_MODE_MIXED_PORTS set to OLD_DATA" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1762308252479 ""}  } {  } 0 276029 "Inferred altsyncram megafunction from the following design logic: \"%1!s!\" " 0 0 "Design Software" 0 -1 1762308252479 ""} { "Info" "IINFER_ALTSYNCRAM_INFERRED" "HMNOC_1cluster_wpsum:HMNOC_1cluster_east_1\|PE_cluster_new:pe_cluster_west_0\|PE_new:gen_X\[1\].gen_Y\[0\].pe\|SPad:spad_pe0\|mem_rtl_0 " "Inferred altsyncram megafunction from the following design logic: \"HMNOC_1cluster_wpsum:HMNOC_1cluster_east_1\|PE_cluster_new:pe_cluster_west_0\|PE_new:gen_X\[1\].gen_Y\[0\].pe\|SPad:spad_pe0\|mem_rtl_0\" " { { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OPERATION_MODE DUAL_PORT " "Parameter OPERATION_MODE set to DUAL_PORT" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1762308252479 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_A 16 " "Parameter WIDTH_A set to 16" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1762308252479 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_A 10 " "Parameter WIDTHAD_A set to 10" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1762308252479 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_A 1024 " "Parameter NUMWORDS_A set to 1024" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1762308252479 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_B 16 " "Parameter WIDTH_B set to 16" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1762308252479 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_B 10 " "Parameter WIDTHAD_B set to 10" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1762308252479 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_B 1024 " "Parameter NUMWORDS_B set to 1024" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1762308252479 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_A NONE " "Parameter ADDRESS_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1762308252479 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_REG_B UNREGISTERED " "Parameter OUTDATA_REG_B set to UNREGISTERED" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1762308252479 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_B NONE " "Parameter ADDRESS_ACLR_B set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1762308252479 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_ACLR_B NONE " "Parameter OUTDATA_ACLR_B set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1762308252479 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_REG_B CLOCK0 " "Parameter ADDRESS_REG_B set to CLOCK0" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1762308252479 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "INDATA_ACLR_A NONE " "Parameter INDATA_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1762308252479 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WRCONTROL_ACLR_A NONE " "Parameter WRCONTROL_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1762308252479 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "READ_DURING_WRITE_MODE_MIXED_PORTS OLD_DATA " "Parameter READ_DURING_WRITE_MODE_MIXED_PORTS set to OLD_DATA" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1762308252479 ""}  } {  } 0 276029 "Inferred altsyncram megafunction from the following design logic: \"%1!s!\" " 0 0 "Design Software" 0 -1 1762308252479 ""} { "Info" "IINFER_ALTSYNCRAM_INFERRED" "HMNOC_1cluster_wpsum:HMNOC_1cluster_east_1\|PE_cluster_new:pe_cluster_west_0\|PE_new:gen_X\[2\].gen_Y\[2\].pe\|SPad:spad_pe0\|mem_rtl_0 " "Inferred altsyncram megafunction from the following design logic: \"HMNOC_1cluster_wpsum:HMNOC_1cluster_east_1\|PE_cluster_new:pe_cluster_west_0\|PE_new:gen_X\[2\].gen_Y\[2\].pe\|SPad:spad_pe0\|mem_rtl_0\" " { { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OPERATION_MODE DUAL_PORT " "Parameter OPERATION_MODE set to DUAL_PORT" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1762308252479 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_A 16 " "Parameter WIDTH_A set to 16" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1762308252479 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_A 10 " "Parameter WIDTHAD_A set to 10" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1762308252479 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_A 1024 " "Parameter NUMWORDS_A set to 1024" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1762308252479 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_B 16 " "Parameter WIDTH_B set to 16" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1762308252479 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_B 10 " "Parameter WIDTHAD_B set to 10" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1762308252479 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_B 1024 " "Parameter NUMWORDS_B set to 1024" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1762308252479 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_A NONE " "Parameter ADDRESS_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1762308252479 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_REG_B UNREGISTERED " "Parameter OUTDATA_REG_B set to UNREGISTERED" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1762308252479 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_B NONE " "Parameter ADDRESS_ACLR_B set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1762308252479 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_ACLR_B NONE " "Parameter OUTDATA_ACLR_B set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1762308252479 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_REG_B CLOCK0 " "Parameter ADDRESS_REG_B set to CLOCK0" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1762308252479 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "INDATA_ACLR_A NONE " "Parameter INDATA_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1762308252479 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WRCONTROL_ACLR_A NONE " "Parameter WRCONTROL_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1762308252479 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "READ_DURING_WRITE_MODE_MIXED_PORTS OLD_DATA " "Parameter READ_DURING_WRITE_MODE_MIXED_PORTS set to OLD_DATA" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1762308252479 ""}  } {  } 0 276029 "Inferred altsyncram megafunction from the following design logic: \"%1!s!\" " 0 0 "Design Software" 0 -1 1762308252479 ""} { "Info" "IINFER_ALTSYNCRAM_INFERRED" "HMNOC_1cluster_wpsum:HMNOC_1cluster_east_1\|PE_cluster_new:pe_cluster_west_0\|PE_new:gen_X\[2\].gen_Y\[1\].pe\|SPad:spad_pe0\|mem_rtl_0 " "Inferred altsyncram megafunction from the following design logic: \"HMNOC_1cluster_wpsum:HMNOC_1cluster_east_1\|PE_cluster_new:pe_cluster_west_0\|PE_new:gen_X\[2\].gen_Y\[1\].pe\|SPad:spad_pe0\|mem_rtl_0\" " { { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OPERATION_MODE DUAL_PORT " "Parameter OPERATION_MODE set to DUAL_PORT" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1762308252479 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_A 16 " "Parameter WIDTH_A set to 16" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1762308252479 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_A 10 " "Parameter WIDTHAD_A set to 10" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1762308252479 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_A 1024 " "Parameter NUMWORDS_A set to 1024" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1762308252479 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_B 16 " "Parameter WIDTH_B set to 16" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1762308252479 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_B 10 " "Parameter WIDTHAD_B set to 10" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1762308252479 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_B 1024 " "Parameter NUMWORDS_B set to 1024" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1762308252479 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_A NONE " "Parameter ADDRESS_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1762308252479 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_REG_B UNREGISTERED " "Parameter OUTDATA_REG_B set to UNREGISTERED" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1762308252479 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_B NONE " "Parameter ADDRESS_ACLR_B set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1762308252479 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_ACLR_B NONE " "Parameter OUTDATA_ACLR_B set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1762308252479 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_REG_B CLOCK0 " "Parameter ADDRESS_REG_B set to CLOCK0" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1762308252479 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "INDATA_ACLR_A NONE " "Parameter INDATA_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1762308252479 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WRCONTROL_ACLR_A NONE " "Parameter WRCONTROL_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1762308252479 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "READ_DURING_WRITE_MODE_MIXED_PORTS OLD_DATA " "Parameter READ_DURING_WRITE_MODE_MIXED_PORTS set to OLD_DATA" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1762308252479 ""}  } {  } 0 276029 "Inferred altsyncram megafunction from the following design logic: \"%1!s!\" " 0 0 "Design Software" 0 -1 1762308252479 ""} { "Info" "IINFER_ALTSYNCRAM_INFERRED" "HMNOC_1cluster_wpsum:HMNOC_1cluster_east_1\|PE_cluster_new:pe_cluster_west_0\|PE_new:gen_X\[2\].gen_Y\[0\].pe\|SPad:spad_pe0\|mem_rtl_0 " "Inferred altsyncram megafunction from the following design logic: \"HMNOC_1cluster_wpsum:HMNOC_1cluster_east_1\|PE_cluster_new:pe_cluster_west_0\|PE_new:gen_X\[2\].gen_Y\[0\].pe\|SPad:spad_pe0\|mem_rtl_0\" " { { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OPERATION_MODE DUAL_PORT " "Parameter OPERATION_MODE set to DUAL_PORT" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1762308252479 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_A 16 " "Parameter WIDTH_A set to 16" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1762308252479 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_A 10 " "Parameter WIDTHAD_A set to 10" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1762308252479 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_A 1024 " "Parameter NUMWORDS_A set to 1024" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1762308252479 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_B 16 " "Parameter WIDTH_B set to 16" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1762308252479 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_B 10 " "Parameter WIDTHAD_B set to 10" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1762308252479 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_B 1024 " "Parameter NUMWORDS_B set to 1024" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1762308252479 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_A NONE " "Parameter ADDRESS_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1762308252479 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_REG_B UNREGISTERED " "Parameter OUTDATA_REG_B set to UNREGISTERED" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1762308252479 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_B NONE " "Parameter ADDRESS_ACLR_B set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1762308252479 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_ACLR_B NONE " "Parameter OUTDATA_ACLR_B set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1762308252479 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_REG_B CLOCK0 " "Parameter ADDRESS_REG_B set to CLOCK0" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1762308252479 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "INDATA_ACLR_A NONE " "Parameter INDATA_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1762308252479 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WRCONTROL_ACLR_A NONE " "Parameter WRCONTROL_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1762308252479 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "READ_DURING_WRITE_MODE_MIXED_PORTS OLD_DATA " "Parameter READ_DURING_WRITE_MODE_MIXED_PORTS set to OLD_DATA" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1762308252479 ""}  } {  } 0 276029 "Inferred altsyncram megafunction from the following design logic: \"%1!s!\" " 0 0 "Design Software" 0 -1 1762308252479 ""} { "Info" "IINFER_ALTSYNCRAM_INFERRED" "HMNOC_1cluster_wpsum:HMNOC_1cluster_west_1\|GLB_cluster_wpsum:GLB_cluster_west_0\|glb_iact:glb_iact_gen\[0\].glb_iact_inst\|mem_rtl_0 " "Inferred altsyncram megafunction from the following design logic: \"HMNOC_1cluster_wpsum:HMNOC_1cluster_west_1\|GLB_cluster_wpsum:GLB_cluster_west_0\|glb_iact:glb_iact_gen\[0\].glb_iact_inst\|mem_rtl_0\" " { { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OPERATION_MODE DUAL_PORT " "Parameter OPERATION_MODE set to DUAL_PORT" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1762308252479 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_A 16 " "Parameter WIDTH_A set to 16" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1762308252479 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_A 10 " "Parameter WIDTHAD_A set to 10" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1762308252479 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_A 1024 " "Parameter NUMWORDS_A set to 1024" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1762308252479 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_B 16 " "Parameter WIDTH_B set to 16" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1762308252479 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_B 10 " "Parameter WIDTHAD_B set to 10" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1762308252479 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_B 1024 " "Parameter NUMWORDS_B set to 1024" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1762308252479 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_A NONE " "Parameter ADDRESS_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1762308252479 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_REG_B UNREGISTERED " "Parameter OUTDATA_REG_B set to UNREGISTERED" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1762308252479 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_B NONE " "Parameter ADDRESS_ACLR_B set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1762308252479 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_ACLR_B NONE " "Parameter OUTDATA_ACLR_B set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1762308252479 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_REG_B CLOCK0 " "Parameter ADDRESS_REG_B set to CLOCK0" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1762308252479 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "INDATA_ACLR_A NONE " "Parameter INDATA_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1762308252479 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WRCONTROL_ACLR_A NONE " "Parameter WRCONTROL_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1762308252479 ""}  } {  } 0 276029 "Inferred altsyncram megafunction from the following design logic: \"%1!s!\" " 0 0 "Design Software" 0 -1 1762308252479 ""} { "Info" "IINFER_ALTSYNCRAM_INFERRED" "HMNOC_1cluster_wpsum:HMNOC_1cluster_west_1\|GLB_cluster_wpsum:GLB_cluster_west_0\|glb_weight:glb_wght_gen\[0\].glb_weight_inst\|mem_rtl_0 " "Inferred altsyncram megafunction from the following design logic: \"HMNOC_1cluster_wpsum:HMNOC_1cluster_west_1\|GLB_cluster_wpsum:GLB_cluster_west_0\|glb_weight:glb_wght_gen\[0\].glb_weight_inst\|mem_rtl_0\" " { { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OPERATION_MODE DUAL_PORT " "Parameter OPERATION_MODE set to DUAL_PORT" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1762308252479 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_A 16 " "Parameter WIDTH_A set to 16" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1762308252479 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_A 10 " "Parameter WIDTHAD_A set to 10" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1762308252479 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_A 1024 " "Parameter NUMWORDS_A set to 1024" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1762308252479 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_B 16 " "Parameter WIDTH_B set to 16" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1762308252479 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_B 10 " "Parameter WIDTHAD_B set to 10" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1762308252479 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_B 1024 " "Parameter NUMWORDS_B set to 1024" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1762308252479 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_A NONE " "Parameter ADDRESS_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1762308252479 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_REG_B UNREGISTERED " "Parameter OUTDATA_REG_B set to UNREGISTERED" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1762308252479 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_B NONE " "Parameter ADDRESS_ACLR_B set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1762308252479 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_ACLR_B NONE " "Parameter OUTDATA_ACLR_B set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1762308252479 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_REG_B CLOCK0 " "Parameter ADDRESS_REG_B set to CLOCK0" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1762308252479 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "INDATA_ACLR_A NONE " "Parameter INDATA_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1762308252479 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WRCONTROL_ACLR_A NONE " "Parameter WRCONTROL_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1762308252479 ""}  } {  } 0 276029 "Inferred altsyncram megafunction from the following design logic: \"%1!s!\" " 0 0 "Design Software" 0 -1 1762308252479 ""} { "Info" "IINFER_ALTSYNCRAM_INFERRED" "HMNOC_1cluster_wpsum:HMNOC_1cluster_east_0\|GLB_cluster_wpsum:GLB_cluster_west_0\|glb_iact:glb_iact_gen\[0\].glb_iact_inst\|mem_rtl_0 " "Inferred altsyncram megafunction from the following design logic: \"HMNOC_1cluster_wpsum:HMNOC_1cluster_east_0\|GLB_cluster_wpsum:GLB_cluster_west_0\|glb_iact:glb_iact_gen\[0\].glb_iact_inst\|mem_rtl_0\" " { { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OPERATION_MODE DUAL_PORT " "Parameter OPERATION_MODE set to DUAL_PORT" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1762308252479 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_A 16 " "Parameter WIDTH_A set to 16" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1762308252479 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_A 10 " "Parameter WIDTHAD_A set to 10" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1762308252479 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_A 1024 " "Parameter NUMWORDS_A set to 1024" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1762308252479 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_B 16 " "Parameter WIDTH_B set to 16" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1762308252479 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_B 10 " "Parameter WIDTHAD_B set to 10" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1762308252479 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_B 1024 " "Parameter NUMWORDS_B set to 1024" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1762308252479 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_A NONE " "Parameter ADDRESS_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1762308252479 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_REG_B UNREGISTERED " "Parameter OUTDATA_REG_B set to UNREGISTERED" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1762308252479 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_B NONE " "Parameter ADDRESS_ACLR_B set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1762308252479 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_ACLR_B NONE " "Parameter OUTDATA_ACLR_B set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1762308252479 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_REG_B CLOCK0 " "Parameter ADDRESS_REG_B set to CLOCK0" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1762308252479 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "INDATA_ACLR_A NONE " "Parameter INDATA_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1762308252479 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WRCONTROL_ACLR_A NONE " "Parameter WRCONTROL_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1762308252479 ""}  } {  } 0 276029 "Inferred altsyncram megafunction from the following design logic: \"%1!s!\" " 0 0 "Design Software" 0 -1 1762308252479 ""} { "Info" "IINFER_ALTSYNCRAM_INFERRED" "HMNOC_1cluster_wpsum:HMNOC_1cluster_east_0\|GLB_cluster_wpsum:GLB_cluster_west_0\|glb_weight:glb_wght_gen\[0\].glb_weight_inst\|mem_rtl_0 " "Inferred altsyncram megafunction from the following design logic: \"HMNOC_1cluster_wpsum:HMNOC_1cluster_east_0\|GLB_cluster_wpsum:GLB_cluster_west_0\|glb_weight:glb_wght_gen\[0\].glb_weight_inst\|mem_rtl_0\" " { { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OPERATION_MODE DUAL_PORT " "Parameter OPERATION_MODE set to DUAL_PORT" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1762308252479 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_A 16 " "Parameter WIDTH_A set to 16" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1762308252479 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_A 10 " "Parameter WIDTHAD_A set to 10" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1762308252479 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_A 1024 " "Parameter NUMWORDS_A set to 1024" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1762308252479 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_B 16 " "Parameter WIDTH_B set to 16" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1762308252479 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_B 10 " "Parameter WIDTHAD_B set to 10" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1762308252479 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_B 1024 " "Parameter NUMWORDS_B set to 1024" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1762308252479 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_A NONE " "Parameter ADDRESS_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1762308252479 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_REG_B UNREGISTERED " "Parameter OUTDATA_REG_B set to UNREGISTERED" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1762308252479 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_B NONE " "Parameter ADDRESS_ACLR_B set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1762308252479 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_ACLR_B NONE " "Parameter OUTDATA_ACLR_B set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1762308252479 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_REG_B CLOCK0 " "Parameter ADDRESS_REG_B set to CLOCK0" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1762308252479 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "INDATA_ACLR_A NONE " "Parameter INDATA_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1762308252479 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WRCONTROL_ACLR_A NONE " "Parameter WRCONTROL_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1762308252479 ""}  } {  } 0 276029 "Inferred altsyncram megafunction from the following design logic: \"%1!s!\" " 0 0 "Design Software" 0 -1 1762308252479 ""} { "Info" "IINFER_ALTSYNCRAM_INFERRED" "HMNOC_1cluster_wpsum:HMNOC_1cluster_west_0\|GLB_cluster_wpsum:GLB_cluster_west_0\|glb_iact:glb_iact_gen\[0\].glb_iact_inst\|mem_rtl_0 " "Inferred altsyncram megafunction from the following design logic: \"HMNOC_1cluster_wpsum:HMNOC_1cluster_west_0\|GLB_cluster_wpsum:GLB_cluster_west_0\|glb_iact:glb_iact_gen\[0\].glb_iact_inst\|mem_rtl_0\" " { { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OPERATION_MODE DUAL_PORT " "Parameter OPERATION_MODE set to DUAL_PORT" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1762308252479 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_A 16 " "Parameter WIDTH_A set to 16" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1762308252479 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_A 10 " "Parameter WIDTHAD_A set to 10" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1762308252479 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_A 1024 " "Parameter NUMWORDS_A set to 1024" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1762308252479 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_B 16 " "Parameter WIDTH_B set to 16" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1762308252479 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_B 10 " "Parameter WIDTHAD_B set to 10" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1762308252479 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_B 1024 " "Parameter NUMWORDS_B set to 1024" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1762308252479 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_A NONE " "Parameter ADDRESS_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1762308252479 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_REG_B UNREGISTERED " "Parameter OUTDATA_REG_B set to UNREGISTERED" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1762308252479 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_B NONE " "Parameter ADDRESS_ACLR_B set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1762308252479 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_ACLR_B NONE " "Parameter OUTDATA_ACLR_B set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1762308252479 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_REG_B CLOCK0 " "Parameter ADDRESS_REG_B set to CLOCK0" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1762308252479 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "INDATA_ACLR_A NONE " "Parameter INDATA_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1762308252479 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WRCONTROL_ACLR_A NONE " "Parameter WRCONTROL_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1762308252479 ""}  } {  } 0 276029 "Inferred altsyncram megafunction from the following design logic: \"%1!s!\" " 0 0 "Design Software" 0 -1 1762308252479 ""} { "Info" "IINFER_ALTSYNCRAM_INFERRED" "HMNOC_1cluster_wpsum:HMNOC_1cluster_west_0\|GLB_cluster_wpsum:GLB_cluster_west_0\|glb_weight:glb_wght_gen\[0\].glb_weight_inst\|mem_rtl_0 " "Inferred altsyncram megafunction from the following design logic: \"HMNOC_1cluster_wpsum:HMNOC_1cluster_west_0\|GLB_cluster_wpsum:GLB_cluster_west_0\|glb_weight:glb_wght_gen\[0\].glb_weight_inst\|mem_rtl_0\" " { { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OPERATION_MODE DUAL_PORT " "Parameter OPERATION_MODE set to DUAL_PORT" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1762308252479 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_A 16 " "Parameter WIDTH_A set to 16" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1762308252479 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_A 10 " "Parameter WIDTHAD_A set to 10" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1762308252479 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_A 1024 " "Parameter NUMWORDS_A set to 1024" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1762308252479 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_B 16 " "Parameter WIDTH_B set to 16" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1762308252479 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_B 10 " "Parameter WIDTHAD_B set to 10" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1762308252479 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_B 1024 " "Parameter NUMWORDS_B set to 1024" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1762308252479 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_A NONE " "Parameter ADDRESS_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1762308252479 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_REG_B UNREGISTERED " "Parameter OUTDATA_REG_B set to UNREGISTERED" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1762308252479 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_B NONE " "Parameter ADDRESS_ACLR_B set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1762308252479 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_ACLR_B NONE " "Parameter OUTDATA_ACLR_B set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1762308252479 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_REG_B CLOCK0 " "Parameter ADDRESS_REG_B set to CLOCK0" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1762308252479 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "INDATA_ACLR_A NONE " "Parameter INDATA_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1762308252479 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WRCONTROL_ACLR_A NONE " "Parameter WRCONTROL_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1762308252479 ""}  } {  } 0 276029 "Inferred altsyncram megafunction from the following design logic: \"%1!s!\" " 0 0 "Design Software" 0 -1 1762308252479 ""} { "Info" "IINFER_ALTSYNCRAM_INFERRED" "HMNOC_1cluster_wpsum:HMNOC_1cluster_east_1\|GLB_cluster_wpsum:GLB_cluster_west_0\|glb_iact:glb_iact_gen\[0\].glb_iact_inst\|mem_rtl_0 " "Inferred altsyncram megafunction from the following design logic: \"HMNOC_1cluster_wpsum:HMNOC_1cluster_east_1\|GLB_cluster_wpsum:GLB_cluster_west_0\|glb_iact:glb_iact_gen\[0\].glb_iact_inst\|mem_rtl_0\" " { { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OPERATION_MODE DUAL_PORT " "Parameter OPERATION_MODE set to DUAL_PORT" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1762308252479 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_A 16 " "Parameter WIDTH_A set to 16" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1762308252479 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_A 10 " "Parameter WIDTHAD_A set to 10" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1762308252479 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_A 1024 " "Parameter NUMWORDS_A set to 1024" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1762308252479 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_B 16 " "Parameter WIDTH_B set to 16" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1762308252479 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_B 10 " "Parameter WIDTHAD_B set to 10" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1762308252479 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_B 1024 " "Parameter NUMWORDS_B set to 1024" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1762308252479 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_A NONE " "Parameter ADDRESS_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1762308252479 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_REG_B UNREGISTERED " "Parameter OUTDATA_REG_B set to UNREGISTERED" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1762308252479 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_B NONE " "Parameter ADDRESS_ACLR_B set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1762308252479 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_ACLR_B NONE " "Parameter OUTDATA_ACLR_B set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1762308252479 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_REG_B CLOCK0 " "Parameter ADDRESS_REG_B set to CLOCK0" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1762308252479 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "INDATA_ACLR_A NONE " "Parameter INDATA_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1762308252479 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WRCONTROL_ACLR_A NONE " "Parameter WRCONTROL_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1762308252479 ""}  } {  } 0 276029 "Inferred altsyncram megafunction from the following design logic: \"%1!s!\" " 0 0 "Design Software" 0 -1 1762308252479 ""} { "Info" "IINFER_ALTSYNCRAM_INFERRED" "HMNOC_1cluster_wpsum:HMNOC_1cluster_east_1\|GLB_cluster_wpsum:GLB_cluster_west_0\|glb_weight:glb_wght_gen\[0\].glb_weight_inst\|mem_rtl_0 " "Inferred altsyncram megafunction from the following design logic: \"HMNOC_1cluster_wpsum:HMNOC_1cluster_east_1\|GLB_cluster_wpsum:GLB_cluster_west_0\|glb_weight:glb_wght_gen\[0\].glb_weight_inst\|mem_rtl_0\" " { { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OPERATION_MODE DUAL_PORT " "Parameter OPERATION_MODE set to DUAL_PORT" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1762308252479 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_A 16 " "Parameter WIDTH_A set to 16" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1762308252479 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_A 10 " "Parameter WIDTHAD_A set to 10" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1762308252479 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_A 1024 " "Parameter NUMWORDS_A set to 1024" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1762308252479 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_B 16 " "Parameter WIDTH_B set to 16" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1762308252479 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_B 10 " "Parameter WIDTHAD_B set to 10" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1762308252479 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_B 1024 " "Parameter NUMWORDS_B set to 1024" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1762308252479 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_A NONE " "Parameter ADDRESS_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1762308252479 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_REG_B UNREGISTERED " "Parameter OUTDATA_REG_B set to UNREGISTERED" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1762308252479 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_B NONE " "Parameter ADDRESS_ACLR_B set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1762308252479 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_ACLR_B NONE " "Parameter OUTDATA_ACLR_B set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1762308252479 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_REG_B CLOCK0 " "Parameter ADDRESS_REG_B set to CLOCK0" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1762308252479 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "INDATA_ACLR_A NONE " "Parameter INDATA_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1762308252479 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WRCONTROL_ACLR_A NONE " "Parameter WRCONTROL_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1762308252479 ""}  } {  } 0 276029 "Inferred altsyncram megafunction from the following design logic: \"%1!s!\" " 0 0 "Design Software" 0 -1 1762308252479 ""}  } {  } 0 19000 "Inferred %1!d! megafunctions from design logic" 0 0 "Analysis & Synthesis" 0 -1 1762308252479 ""}
{ "Info" "ILPMS_INFERENCING_SUMMARY" "36 " "Inferred 36 megafunctions from design logic" { { "Info" "ILPMS_LPM_MULT_INFERRED" "HMNOC_1cluster_wpsum:HMNOC_1cluster_west_0\|PE_cluster_new:pe_cluster_west_0\|PE_new:gen_X\[0\].gen_Y\[2\].pe\|MAC:mac_0\|Mult0 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"HMNOC_1cluster_wpsum:HMNOC_1cluster_west_0\|PE_cluster_new:pe_cluster_west_0\|PE_new:gen_X\[0\].gen_Y\[2\].pe\|MAC:mac_0\|Mult0\"" {  } { { "rtl/MAC.v" "Mult0" { Text "/home/abhiram/Projects/Main-Project/rtl/MAC.v" 16 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1762308252530 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "HMNOC_1cluster_wpsum:HMNOC_1cluster_west_0\|PE_cluster_new:pe_cluster_west_0\|PE_new:gen_X\[0\].gen_Y\[1\].pe\|MAC:mac_0\|Mult0 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"HMNOC_1cluster_wpsum:HMNOC_1cluster_west_0\|PE_cluster_new:pe_cluster_west_0\|PE_new:gen_X\[0\].gen_Y\[1\].pe\|MAC:mac_0\|Mult0\"" {  } { { "rtl/MAC.v" "Mult0" { Text "/home/abhiram/Projects/Main-Project/rtl/MAC.v" 16 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1762308252530 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "HMNOC_1cluster_wpsum:HMNOC_1cluster_west_0\|PE_cluster_new:pe_cluster_west_0\|PE_new:gen_X\[0\].gen_Y\[0\].pe\|MAC:mac_0\|Mult0 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"HMNOC_1cluster_wpsum:HMNOC_1cluster_west_0\|PE_cluster_new:pe_cluster_west_0\|PE_new:gen_X\[0\].gen_Y\[0\].pe\|MAC:mac_0\|Mult0\"" {  } { { "rtl/MAC.v" "Mult0" { Text "/home/abhiram/Projects/Main-Project/rtl/MAC.v" 16 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1762308252530 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "HMNOC_1cluster_wpsum:HMNOC_1cluster_west_0\|PE_cluster_new:pe_cluster_west_0\|PE_new:gen_X\[1\].gen_Y\[2\].pe\|MAC:mac_0\|Mult0 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"HMNOC_1cluster_wpsum:HMNOC_1cluster_west_0\|PE_cluster_new:pe_cluster_west_0\|PE_new:gen_X\[1\].gen_Y\[2\].pe\|MAC:mac_0\|Mult0\"" {  } { { "rtl/MAC.v" "Mult0" { Text "/home/abhiram/Projects/Main-Project/rtl/MAC.v" 16 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1762308252530 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "HMNOC_1cluster_wpsum:HMNOC_1cluster_west_0\|PE_cluster_new:pe_cluster_west_0\|PE_new:gen_X\[1\].gen_Y\[1\].pe\|MAC:mac_0\|Mult0 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"HMNOC_1cluster_wpsum:HMNOC_1cluster_west_0\|PE_cluster_new:pe_cluster_west_0\|PE_new:gen_X\[1\].gen_Y\[1\].pe\|MAC:mac_0\|Mult0\"" {  } { { "rtl/MAC.v" "Mult0" { Text "/home/abhiram/Projects/Main-Project/rtl/MAC.v" 16 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1762308252530 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "HMNOC_1cluster_wpsum:HMNOC_1cluster_west_0\|PE_cluster_new:pe_cluster_west_0\|PE_new:gen_X\[1\].gen_Y\[0\].pe\|MAC:mac_0\|Mult0 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"HMNOC_1cluster_wpsum:HMNOC_1cluster_west_0\|PE_cluster_new:pe_cluster_west_0\|PE_new:gen_X\[1\].gen_Y\[0\].pe\|MAC:mac_0\|Mult0\"" {  } { { "rtl/MAC.v" "Mult0" { Text "/home/abhiram/Projects/Main-Project/rtl/MAC.v" 16 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1762308252530 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "HMNOC_1cluster_wpsum:HMNOC_1cluster_west_0\|PE_cluster_new:pe_cluster_west_0\|PE_new:gen_X\[2\].gen_Y\[2\].pe\|MAC:mac_0\|Mult0 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"HMNOC_1cluster_wpsum:HMNOC_1cluster_west_0\|PE_cluster_new:pe_cluster_west_0\|PE_new:gen_X\[2\].gen_Y\[2\].pe\|MAC:mac_0\|Mult0\"" {  } { { "rtl/MAC.v" "Mult0" { Text "/home/abhiram/Projects/Main-Project/rtl/MAC.v" 16 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1762308252530 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "HMNOC_1cluster_wpsum:HMNOC_1cluster_west_0\|PE_cluster_new:pe_cluster_west_0\|PE_new:gen_X\[2\].gen_Y\[1\].pe\|MAC:mac_0\|Mult0 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"HMNOC_1cluster_wpsum:HMNOC_1cluster_west_0\|PE_cluster_new:pe_cluster_west_0\|PE_new:gen_X\[2\].gen_Y\[1\].pe\|MAC:mac_0\|Mult0\"" {  } { { "rtl/MAC.v" "Mult0" { Text "/home/abhiram/Projects/Main-Project/rtl/MAC.v" 16 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1762308252530 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "HMNOC_1cluster_wpsum:HMNOC_1cluster_west_0\|PE_cluster_new:pe_cluster_west_0\|PE_new:gen_X\[2\].gen_Y\[0\].pe\|MAC:mac_0\|Mult0 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"HMNOC_1cluster_wpsum:HMNOC_1cluster_west_0\|PE_cluster_new:pe_cluster_west_0\|PE_new:gen_X\[2\].gen_Y\[0\].pe\|MAC:mac_0\|Mult0\"" {  } { { "rtl/MAC.v" "Mult0" { Text "/home/abhiram/Projects/Main-Project/rtl/MAC.v" 16 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1762308252530 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "HMNOC_1cluster_wpsum:HMNOC_1cluster_west_1\|PE_cluster_new:pe_cluster_west_0\|PE_new:gen_X\[0\].gen_Y\[2\].pe\|MAC:mac_0\|Mult0 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"HMNOC_1cluster_wpsum:HMNOC_1cluster_west_1\|PE_cluster_new:pe_cluster_west_0\|PE_new:gen_X\[0\].gen_Y\[2\].pe\|MAC:mac_0\|Mult0\"" {  } { { "rtl/MAC.v" "Mult0" { Text "/home/abhiram/Projects/Main-Project/rtl/MAC.v" 16 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1762308252530 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "HMNOC_1cluster_wpsum:HMNOC_1cluster_west_1\|PE_cluster_new:pe_cluster_west_0\|PE_new:gen_X\[0\].gen_Y\[1\].pe\|MAC:mac_0\|Mult0 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"HMNOC_1cluster_wpsum:HMNOC_1cluster_west_1\|PE_cluster_new:pe_cluster_west_0\|PE_new:gen_X\[0\].gen_Y\[1\].pe\|MAC:mac_0\|Mult0\"" {  } { { "rtl/MAC.v" "Mult0" { Text "/home/abhiram/Projects/Main-Project/rtl/MAC.v" 16 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1762308252530 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "HMNOC_1cluster_wpsum:HMNOC_1cluster_west_1\|PE_cluster_new:pe_cluster_west_0\|PE_new:gen_X\[0\].gen_Y\[0\].pe\|MAC:mac_0\|Mult0 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"HMNOC_1cluster_wpsum:HMNOC_1cluster_west_1\|PE_cluster_new:pe_cluster_west_0\|PE_new:gen_X\[0\].gen_Y\[0\].pe\|MAC:mac_0\|Mult0\"" {  } { { "rtl/MAC.v" "Mult0" { Text "/home/abhiram/Projects/Main-Project/rtl/MAC.v" 16 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1762308252530 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "HMNOC_1cluster_wpsum:HMNOC_1cluster_west_1\|PE_cluster_new:pe_cluster_west_0\|PE_new:gen_X\[1\].gen_Y\[2\].pe\|MAC:mac_0\|Mult0 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"HMNOC_1cluster_wpsum:HMNOC_1cluster_west_1\|PE_cluster_new:pe_cluster_west_0\|PE_new:gen_X\[1\].gen_Y\[2\].pe\|MAC:mac_0\|Mult0\"" {  } { { "rtl/MAC.v" "Mult0" { Text "/home/abhiram/Projects/Main-Project/rtl/MAC.v" 16 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1762308252530 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "HMNOC_1cluster_wpsum:HMNOC_1cluster_west_1\|PE_cluster_new:pe_cluster_west_0\|PE_new:gen_X\[1\].gen_Y\[1\].pe\|MAC:mac_0\|Mult0 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"HMNOC_1cluster_wpsum:HMNOC_1cluster_west_1\|PE_cluster_new:pe_cluster_west_0\|PE_new:gen_X\[1\].gen_Y\[1\].pe\|MAC:mac_0\|Mult0\"" {  } { { "rtl/MAC.v" "Mult0" { Text "/home/abhiram/Projects/Main-Project/rtl/MAC.v" 16 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1762308252530 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "HMNOC_1cluster_wpsum:HMNOC_1cluster_west_1\|PE_cluster_new:pe_cluster_west_0\|PE_new:gen_X\[1\].gen_Y\[0\].pe\|MAC:mac_0\|Mult0 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"HMNOC_1cluster_wpsum:HMNOC_1cluster_west_1\|PE_cluster_new:pe_cluster_west_0\|PE_new:gen_X\[1\].gen_Y\[0\].pe\|MAC:mac_0\|Mult0\"" {  } { { "rtl/MAC.v" "Mult0" { Text "/home/abhiram/Projects/Main-Project/rtl/MAC.v" 16 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1762308252530 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "HMNOC_1cluster_wpsum:HMNOC_1cluster_west_1\|PE_cluster_new:pe_cluster_west_0\|PE_new:gen_X\[2\].gen_Y\[2\].pe\|MAC:mac_0\|Mult0 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"HMNOC_1cluster_wpsum:HMNOC_1cluster_west_1\|PE_cluster_new:pe_cluster_west_0\|PE_new:gen_X\[2\].gen_Y\[2\].pe\|MAC:mac_0\|Mult0\"" {  } { { "rtl/MAC.v" "Mult0" { Text "/home/abhiram/Projects/Main-Project/rtl/MAC.v" 16 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1762308252530 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "HMNOC_1cluster_wpsum:HMNOC_1cluster_west_1\|PE_cluster_new:pe_cluster_west_0\|PE_new:gen_X\[2\].gen_Y\[1\].pe\|MAC:mac_0\|Mult0 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"HMNOC_1cluster_wpsum:HMNOC_1cluster_west_1\|PE_cluster_new:pe_cluster_west_0\|PE_new:gen_X\[2\].gen_Y\[1\].pe\|MAC:mac_0\|Mult0\"" {  } { { "rtl/MAC.v" "Mult0" { Text "/home/abhiram/Projects/Main-Project/rtl/MAC.v" 16 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1762308252530 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "HMNOC_1cluster_wpsum:HMNOC_1cluster_west_1\|PE_cluster_new:pe_cluster_west_0\|PE_new:gen_X\[2\].gen_Y\[0\].pe\|MAC:mac_0\|Mult0 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"HMNOC_1cluster_wpsum:HMNOC_1cluster_west_1\|PE_cluster_new:pe_cluster_west_0\|PE_new:gen_X\[2\].gen_Y\[0\].pe\|MAC:mac_0\|Mult0\"" {  } { { "rtl/MAC.v" "Mult0" { Text "/home/abhiram/Projects/Main-Project/rtl/MAC.v" 16 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1762308252530 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "HMNOC_1cluster_wpsum:HMNOC_1cluster_east_0\|PE_cluster_new:pe_cluster_west_0\|PE_new:gen_X\[0\].gen_Y\[2\].pe\|MAC:mac_0\|Mult0 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"HMNOC_1cluster_wpsum:HMNOC_1cluster_east_0\|PE_cluster_new:pe_cluster_west_0\|PE_new:gen_X\[0\].gen_Y\[2\].pe\|MAC:mac_0\|Mult0\"" {  } { { "rtl/MAC.v" "Mult0" { Text "/home/abhiram/Projects/Main-Project/rtl/MAC.v" 16 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1762308252530 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "HMNOC_1cluster_wpsum:HMNOC_1cluster_east_0\|PE_cluster_new:pe_cluster_west_0\|PE_new:gen_X\[0\].gen_Y\[1\].pe\|MAC:mac_0\|Mult0 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"HMNOC_1cluster_wpsum:HMNOC_1cluster_east_0\|PE_cluster_new:pe_cluster_west_0\|PE_new:gen_X\[0\].gen_Y\[1\].pe\|MAC:mac_0\|Mult0\"" {  } { { "rtl/MAC.v" "Mult0" { Text "/home/abhiram/Projects/Main-Project/rtl/MAC.v" 16 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1762308252530 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "HMNOC_1cluster_wpsum:HMNOC_1cluster_east_0\|PE_cluster_new:pe_cluster_west_0\|PE_new:gen_X\[0\].gen_Y\[0\].pe\|MAC:mac_0\|Mult0 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"HMNOC_1cluster_wpsum:HMNOC_1cluster_east_0\|PE_cluster_new:pe_cluster_west_0\|PE_new:gen_X\[0\].gen_Y\[0\].pe\|MAC:mac_0\|Mult0\"" {  } { { "rtl/MAC.v" "Mult0" { Text "/home/abhiram/Projects/Main-Project/rtl/MAC.v" 16 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1762308252530 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "HMNOC_1cluster_wpsum:HMNOC_1cluster_east_0\|PE_cluster_new:pe_cluster_west_0\|PE_new:gen_X\[1\].gen_Y\[2\].pe\|MAC:mac_0\|Mult0 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"HMNOC_1cluster_wpsum:HMNOC_1cluster_east_0\|PE_cluster_new:pe_cluster_west_0\|PE_new:gen_X\[1\].gen_Y\[2\].pe\|MAC:mac_0\|Mult0\"" {  } { { "rtl/MAC.v" "Mult0" { Text "/home/abhiram/Projects/Main-Project/rtl/MAC.v" 16 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1762308252530 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "HMNOC_1cluster_wpsum:HMNOC_1cluster_east_0\|PE_cluster_new:pe_cluster_west_0\|PE_new:gen_X\[1\].gen_Y\[1\].pe\|MAC:mac_0\|Mult0 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"HMNOC_1cluster_wpsum:HMNOC_1cluster_east_0\|PE_cluster_new:pe_cluster_west_0\|PE_new:gen_X\[1\].gen_Y\[1\].pe\|MAC:mac_0\|Mult0\"" {  } { { "rtl/MAC.v" "Mult0" { Text "/home/abhiram/Projects/Main-Project/rtl/MAC.v" 16 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1762308252530 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "HMNOC_1cluster_wpsum:HMNOC_1cluster_east_0\|PE_cluster_new:pe_cluster_west_0\|PE_new:gen_X\[1\].gen_Y\[0\].pe\|MAC:mac_0\|Mult0 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"HMNOC_1cluster_wpsum:HMNOC_1cluster_east_0\|PE_cluster_new:pe_cluster_west_0\|PE_new:gen_X\[1\].gen_Y\[0\].pe\|MAC:mac_0\|Mult0\"" {  } { { "rtl/MAC.v" "Mult0" { Text "/home/abhiram/Projects/Main-Project/rtl/MAC.v" 16 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1762308252530 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "HMNOC_1cluster_wpsum:HMNOC_1cluster_east_0\|PE_cluster_new:pe_cluster_west_0\|PE_new:gen_X\[2\].gen_Y\[2\].pe\|MAC:mac_0\|Mult0 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"HMNOC_1cluster_wpsum:HMNOC_1cluster_east_0\|PE_cluster_new:pe_cluster_west_0\|PE_new:gen_X\[2\].gen_Y\[2\].pe\|MAC:mac_0\|Mult0\"" {  } { { "rtl/MAC.v" "Mult0" { Text "/home/abhiram/Projects/Main-Project/rtl/MAC.v" 16 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1762308252530 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "HMNOC_1cluster_wpsum:HMNOC_1cluster_east_0\|PE_cluster_new:pe_cluster_west_0\|PE_new:gen_X\[2\].gen_Y\[1\].pe\|MAC:mac_0\|Mult0 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"HMNOC_1cluster_wpsum:HMNOC_1cluster_east_0\|PE_cluster_new:pe_cluster_west_0\|PE_new:gen_X\[2\].gen_Y\[1\].pe\|MAC:mac_0\|Mult0\"" {  } { { "rtl/MAC.v" "Mult0" { Text "/home/abhiram/Projects/Main-Project/rtl/MAC.v" 16 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1762308252530 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "HMNOC_1cluster_wpsum:HMNOC_1cluster_east_0\|PE_cluster_new:pe_cluster_west_0\|PE_new:gen_X\[2\].gen_Y\[0\].pe\|MAC:mac_0\|Mult0 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"HMNOC_1cluster_wpsum:HMNOC_1cluster_east_0\|PE_cluster_new:pe_cluster_west_0\|PE_new:gen_X\[2\].gen_Y\[0\].pe\|MAC:mac_0\|Mult0\"" {  } { { "rtl/MAC.v" "Mult0" { Text "/home/abhiram/Projects/Main-Project/rtl/MAC.v" 16 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1762308252530 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "HMNOC_1cluster_wpsum:HMNOC_1cluster_east_1\|PE_cluster_new:pe_cluster_west_0\|PE_new:gen_X\[0\].gen_Y\[2\].pe\|MAC:mac_0\|Mult0 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"HMNOC_1cluster_wpsum:HMNOC_1cluster_east_1\|PE_cluster_new:pe_cluster_west_0\|PE_new:gen_X\[0\].gen_Y\[2\].pe\|MAC:mac_0\|Mult0\"" {  } { { "rtl/MAC.v" "Mult0" { Text "/home/abhiram/Projects/Main-Project/rtl/MAC.v" 16 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1762308252530 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "HMNOC_1cluster_wpsum:HMNOC_1cluster_east_1\|PE_cluster_new:pe_cluster_west_0\|PE_new:gen_X\[0\].gen_Y\[1\].pe\|MAC:mac_0\|Mult0 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"HMNOC_1cluster_wpsum:HMNOC_1cluster_east_1\|PE_cluster_new:pe_cluster_west_0\|PE_new:gen_X\[0\].gen_Y\[1\].pe\|MAC:mac_0\|Mult0\"" {  } { { "rtl/MAC.v" "Mult0" { Text "/home/abhiram/Projects/Main-Project/rtl/MAC.v" 16 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1762308252530 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "HMNOC_1cluster_wpsum:HMNOC_1cluster_east_1\|PE_cluster_new:pe_cluster_west_0\|PE_new:gen_X\[0\].gen_Y\[0\].pe\|MAC:mac_0\|Mult0 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"HMNOC_1cluster_wpsum:HMNOC_1cluster_east_1\|PE_cluster_new:pe_cluster_west_0\|PE_new:gen_X\[0\].gen_Y\[0\].pe\|MAC:mac_0\|Mult0\"" {  } { { "rtl/MAC.v" "Mult0" { Text "/home/abhiram/Projects/Main-Project/rtl/MAC.v" 16 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1762308252530 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "HMNOC_1cluster_wpsum:HMNOC_1cluster_east_1\|PE_cluster_new:pe_cluster_west_0\|PE_new:gen_X\[1\].gen_Y\[2\].pe\|MAC:mac_0\|Mult0 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"HMNOC_1cluster_wpsum:HMNOC_1cluster_east_1\|PE_cluster_new:pe_cluster_west_0\|PE_new:gen_X\[1\].gen_Y\[2\].pe\|MAC:mac_0\|Mult0\"" {  } { { "rtl/MAC.v" "Mult0" { Text "/home/abhiram/Projects/Main-Project/rtl/MAC.v" 16 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1762308252530 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "HMNOC_1cluster_wpsum:HMNOC_1cluster_east_1\|PE_cluster_new:pe_cluster_west_0\|PE_new:gen_X\[1\].gen_Y\[1\].pe\|MAC:mac_0\|Mult0 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"HMNOC_1cluster_wpsum:HMNOC_1cluster_east_1\|PE_cluster_new:pe_cluster_west_0\|PE_new:gen_X\[1\].gen_Y\[1\].pe\|MAC:mac_0\|Mult0\"" {  } { { "rtl/MAC.v" "Mult0" { Text "/home/abhiram/Projects/Main-Project/rtl/MAC.v" 16 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1762308252530 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "HMNOC_1cluster_wpsum:HMNOC_1cluster_east_1\|PE_cluster_new:pe_cluster_west_0\|PE_new:gen_X\[1\].gen_Y\[0\].pe\|MAC:mac_0\|Mult0 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"HMNOC_1cluster_wpsum:HMNOC_1cluster_east_1\|PE_cluster_new:pe_cluster_west_0\|PE_new:gen_X\[1\].gen_Y\[0\].pe\|MAC:mac_0\|Mult0\"" {  } { { "rtl/MAC.v" "Mult0" { Text "/home/abhiram/Projects/Main-Project/rtl/MAC.v" 16 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1762308252530 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "HMNOC_1cluster_wpsum:HMNOC_1cluster_east_1\|PE_cluster_new:pe_cluster_west_0\|PE_new:gen_X\[2\].gen_Y\[2\].pe\|MAC:mac_0\|Mult0 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"HMNOC_1cluster_wpsum:HMNOC_1cluster_east_1\|PE_cluster_new:pe_cluster_west_0\|PE_new:gen_X\[2\].gen_Y\[2\].pe\|MAC:mac_0\|Mult0\"" {  } { { "rtl/MAC.v" "Mult0" { Text "/home/abhiram/Projects/Main-Project/rtl/MAC.v" 16 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1762308252530 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "HMNOC_1cluster_wpsum:HMNOC_1cluster_east_1\|PE_cluster_new:pe_cluster_west_0\|PE_new:gen_X\[2\].gen_Y\[1\].pe\|MAC:mac_0\|Mult0 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"HMNOC_1cluster_wpsum:HMNOC_1cluster_east_1\|PE_cluster_new:pe_cluster_west_0\|PE_new:gen_X\[2\].gen_Y\[1\].pe\|MAC:mac_0\|Mult0\"" {  } { { "rtl/MAC.v" "Mult0" { Text "/home/abhiram/Projects/Main-Project/rtl/MAC.v" 16 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1762308252530 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "HMNOC_1cluster_wpsum:HMNOC_1cluster_east_1\|PE_cluster_new:pe_cluster_west_0\|PE_new:gen_X\[2\].gen_Y\[0\].pe\|MAC:mac_0\|Mult0 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"HMNOC_1cluster_wpsum:HMNOC_1cluster_east_1\|PE_cluster_new:pe_cluster_west_0\|PE_new:gen_X\[2\].gen_Y\[0\].pe\|MAC:mac_0\|Mult0\"" {  } { { "rtl/MAC.v" "Mult0" { Text "/home/abhiram/Projects/Main-Project/rtl/MAC.v" 16 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1762308252530 ""}  } {  } 0 278001 "Inferred %1!llu! megafunctions from design logic" 0 0 "Analysis & Synthesis" 0 -1 1762308252530 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "HMNOC_1cluster_wpsum:HMNOC_1cluster_west_0\|PE_cluster_new:pe_cluster_west_0\|PE_new:gen_X\[0\].gen_Y\[2\].pe\|SPad:spad_pe0\|altsyncram:mem_rtl_0 " "Elaborated megafunction instantiation \"HMNOC_1cluster_wpsum:HMNOC_1cluster_west_0\|PE_cluster_new:pe_cluster_west_0\|PE_new:gen_X\[0\].gen_Y\[2\].pe\|SPad:spad_pe0\|altsyncram:mem_rtl_0\"" {  } {  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1762308253408 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "HMNOC_1cluster_wpsum:HMNOC_1cluster_west_0\|PE_cluster_new:pe_cluster_west_0\|PE_new:gen_X\[0\].gen_Y\[2\].pe\|SPad:spad_pe0\|altsyncram:mem_rtl_0 " "Instantiated megafunction \"HMNOC_1cluster_wpsum:HMNOC_1cluster_west_0\|PE_cluster_new:pe_cluster_west_0\|PE_new:gen_X\[0\].gen_Y\[2\].pe\|SPad:spad_pe0\|altsyncram:mem_rtl_0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "OPERATION_MODE DUAL_PORT " "Parameter \"OPERATION_MODE\" = \"DUAL_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1762308253408 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTH_A 16 " "Parameter \"WIDTH_A\" = \"16\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1762308253408 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTHAD_A 10 " "Parameter \"WIDTHAD_A\" = \"10\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1762308253408 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "NUMWORDS_A 1024 " "Parameter \"NUMWORDS_A\" = \"1024\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1762308253408 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTH_B 16 " "Parameter \"WIDTH_B\" = \"16\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1762308253408 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTHAD_B 10 " "Parameter \"WIDTHAD_B\" = \"10\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1762308253408 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "NUMWORDS_B 1024 " "Parameter \"NUMWORDS_B\" = \"1024\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1762308253408 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ADDRESS_ACLR_A NONE " "Parameter \"ADDRESS_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1762308253408 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "OUTDATA_REG_B UNREGISTERED " "Parameter \"OUTDATA_REG_B\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1762308253408 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ADDRESS_ACLR_B NONE " "Parameter \"ADDRESS_ACLR_B\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1762308253408 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "OUTDATA_ACLR_B NONE " "Parameter \"OUTDATA_ACLR_B\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1762308253408 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ADDRESS_REG_B CLOCK0 " "Parameter \"ADDRESS_REG_B\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1762308253408 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INDATA_ACLR_A NONE " "Parameter \"INDATA_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1762308253408 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WRCONTROL_ACLR_A NONE " "Parameter \"WRCONTROL_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1762308253408 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "READ_DURING_WRITE_MODE_MIXED_PORTS OLD_DATA " "Parameter \"READ_DURING_WRITE_MODE_MIXED_PORTS\" = \"OLD_DATA\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1762308253408 ""}  } {  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1762308253408 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_e5h1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_e5h1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_e5h1 " "Found entity 1: altsyncram_e5h1" {  } { { "db/altsyncram_e5h1.tdf" "" { Text "/home/abhiram/Projects/Main-Project/db/altsyncram_e5h1.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1762308253563 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1762308253563 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "HMNOC_1cluster_wpsum:HMNOC_1cluster_west_1\|GLB_cluster_wpsum:GLB_cluster_west_0\|glb_iact:glb_iact_gen\[0\].glb_iact_inst\|altsyncram:mem_rtl_0 " "Elaborated megafunction instantiation \"HMNOC_1cluster_wpsum:HMNOC_1cluster_west_1\|GLB_cluster_wpsum:GLB_cluster_west_0\|glb_iact:glb_iact_gen\[0\].glb_iact_inst\|altsyncram:mem_rtl_0\"" {  } {  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1762308254105 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "HMNOC_1cluster_wpsum:HMNOC_1cluster_west_1\|GLB_cluster_wpsum:GLB_cluster_west_0\|glb_iact:glb_iact_gen\[0\].glb_iact_inst\|altsyncram:mem_rtl_0 " "Instantiated megafunction \"HMNOC_1cluster_wpsum:HMNOC_1cluster_west_1\|GLB_cluster_wpsum:GLB_cluster_west_0\|glb_iact:glb_iact_gen\[0\].glb_iact_inst\|altsyncram:mem_rtl_0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "OPERATION_MODE DUAL_PORT " "Parameter \"OPERATION_MODE\" = \"DUAL_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1762308254105 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTH_A 16 " "Parameter \"WIDTH_A\" = \"16\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1762308254105 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTHAD_A 10 " "Parameter \"WIDTHAD_A\" = \"10\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1762308254105 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "NUMWORDS_A 1024 " "Parameter \"NUMWORDS_A\" = \"1024\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1762308254105 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTH_B 16 " "Parameter \"WIDTH_B\" = \"16\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1762308254105 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTHAD_B 10 " "Parameter \"WIDTHAD_B\" = \"10\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1762308254105 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "NUMWORDS_B 1024 " "Parameter \"NUMWORDS_B\" = \"1024\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1762308254105 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ADDRESS_ACLR_A NONE " "Parameter \"ADDRESS_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1762308254105 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "OUTDATA_REG_B UNREGISTERED " "Parameter \"OUTDATA_REG_B\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1762308254105 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ADDRESS_ACLR_B NONE " "Parameter \"ADDRESS_ACLR_B\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1762308254105 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "OUTDATA_ACLR_B NONE " "Parameter \"OUTDATA_ACLR_B\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1762308254105 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ADDRESS_REG_B CLOCK0 " "Parameter \"ADDRESS_REG_B\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1762308254105 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INDATA_ACLR_A NONE " "Parameter \"INDATA_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1762308254105 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WRCONTROL_ACLR_A NONE " "Parameter \"WRCONTROL_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1762308254105 ""}  } {  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1762308254105 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_mlc1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_mlc1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_mlc1 " "Found entity 1: altsyncram_mlc1" {  } { { "db/altsyncram_mlc1.tdf" "" { Text "/home/abhiram/Projects/Main-Project/db/altsyncram_mlc1.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1762308254171 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1762308254171 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "HMNOC_1cluster_wpsum:HMNOC_1cluster_west_0\|PE_cluster_new:pe_cluster_west_0\|PE_new:gen_X\[0\].gen_Y\[2\].pe\|MAC:mac_0\|lpm_mult:Mult0 " "Elaborated megafunction instantiation \"HMNOC_1cluster_wpsum:HMNOC_1cluster_west_0\|PE_cluster_new:pe_cluster_west_0\|PE_new:gen_X\[0\].gen_Y\[2\].pe\|MAC:mac_0\|lpm_mult:Mult0\"" {  } { { "rtl/MAC.v" "" { Text "/home/abhiram/Projects/Main-Project/rtl/MAC.v" 16 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1762308254399 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "HMNOC_1cluster_wpsum:HMNOC_1cluster_west_0\|PE_cluster_new:pe_cluster_west_0\|PE_new:gen_X\[0\].gen_Y\[2\].pe\|MAC:mac_0\|lpm_mult:Mult0 " "Instantiated megafunction \"HMNOC_1cluster_wpsum:HMNOC_1cluster_west_0\|PE_cluster_new:pe_cluster_west_0\|PE_new:gen_X\[0\].gen_Y\[2\].pe\|MAC:mac_0\|lpm_mult:Mult0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHA 16 " "Parameter \"LPM_WIDTHA\" = \"16\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1762308254400 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHB 16 " "Parameter \"LPM_WIDTHB\" = \"16\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1762308254400 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHP 32 " "Parameter \"LPM_WIDTHP\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1762308254400 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHR 32 " "Parameter \"LPM_WIDTHR\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1762308254400 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHS 1 " "Parameter \"LPM_WIDTHS\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1762308254400 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_REPRESENTATION UNSIGNED " "Parameter \"LPM_REPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1762308254400 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INPUT_A_IS_CONSTANT NO " "Parameter \"INPUT_A_IS_CONSTANT\" = \"NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1762308254400 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INPUT_B_IS_CONSTANT NO " "Parameter \"INPUT_B_IS_CONSTANT\" = \"NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1762308254400 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "MAXIMIZE_SPEED 6 " "Parameter \"MAXIMIZE_SPEED\" = \"6\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1762308254400 ""}  } { { "rtl/MAC.v" "" { Text "/home/abhiram/Projects/Main-Project/rtl/MAC.v" 16 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1762308254400 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/mult_7dt.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/mult_7dt.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 mult_7dt " "Found entity 1: mult_7dt" {  } { { "db/mult_7dt.tdf" "" { Text "/home/abhiram/Projects/Main-Project/db/mult_7dt.tdf" 29 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1762308254476 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1762308254476 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Analysis & Synthesis" 0 -1 1762308362849 ""}
{ "Info" "ISCL_SCL_LOST_FANOUT_MSG_HDR" "120 " "120 registers lost all their fanouts during netlist optimizations." {  } {  } 0 17049 "%1!d! registers lost all their fanouts during netlist optimizations." 0 0 "Analysis & Synthesis" 0 -1 1762308725792 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "/home/abhiram/Projects/Main-Project/output_files/Power_Gated_NoC_CNN_Accelerator.map.smsg " "Generated suppressed messages file /home/abhiram/Projects/Main-Project/output_files/Power_Gated_NoC_CNN_Accelerator.map.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1762308734553 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1762308749274 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1762308749274 ""}
{ "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN_HDR" "2 " "Design contains 2 input pin(s) that do not drive logic" { { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "router_mode_west_1_psum\[1\] " "No output dependent on input pin \"router_mode_west_1_psum\[1\]\"" {  } { { "rtl/HMNOC_4cluster_wpsum.v" "" { Text "/home/abhiram/Projects/Main-Project/rtl/HMNOC_4cluster_wpsum.v" 144 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1762308773037 "|HMNOC_4cluster_wpsum|router_mode_west_1_psum[1]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "router_mode_east_1_psum\[1\] " "No output dependent on input pin \"router_mode_east_1_psum\[1\]\"" {  } { { "rtl/HMNOC_4cluster_wpsum.v" "" { Text "/home/abhiram/Projects/Main-Project/rtl/HMNOC_4cluster_wpsum.v" 157 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1762308773037 "|HMNOC_4cluster_wpsum|router_mode_east_1_psum[1]"}  } {  } 0 21074 "Design contains %1!d! input pin(s) that do not drive logic" 0 0 "Analysis & Synthesis" 0 -1 1762308773037 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "169583 " "Implemented 169583 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "363 " "Implemented 363 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1762308773058 ""} { "Info" "ICUT_CUT_TM_OPINS" "66 " "Implemented 66 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1762308773058 ""} { "Info" "ICUT_CUT_TM_LCELLS" "168378 " "Implemented 168378 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1762308773058 ""} { "Info" "ICUT_CUT_TM_RAMS" "704 " "Implemented 704 RAM segments" {  } {  } 0 21064 "Implemented %1!d! RAM segments" 0 0 "Design Software" 0 -1 1762308773058 ""} { "Info" "ICUT_CUT_TM_DSP_ELEM" "72 " "Implemented 72 DSP elements" {  } {  } 0 21062 "Implemented %1!d! DSP elements" 0 0 "Design Software" 0 -1 1762308773058 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1762308773058 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 204 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 204 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "1195 " "Peak virtual memory: 1195 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1762308773503 ""} { "Info" "IQEXE_END_BANNER_TIME" "Wed Nov  5 07:42:53 2025 " "Processing ended: Wed Nov  5 07:42:53 2025" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1762308773503 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:11:34 " "Elapsed time: 00:11:34" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1762308773503 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:11:19 " "Total CPU time (on all processors): 00:11:19" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1762308773503 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1762308773503 ""}
