{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1677840550961 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 20.1.1 Build 720 11/11/2020 SJ Lite Edition " "Version 20.1.1 Build 720 11/11/2020 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1677840550961 ""} { "Info" "IQEXE_START_BANNER_TIME" "Fri Mar 03 10:49:10 2023 " "Processing started: Fri Mar 03 10:49:10 2023" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1677840550961 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1677840550961 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off Trab3 -c Trab3 " "Command: quartus_map --read_settings_files=on --write_settings_files=off Trab3 -c Trab3" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1677840550961 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1677840551539 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "2 2 " "Parallel compilation is enabled and will use 2 of the 2 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1677840551539 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "asm_rom.vhd 2 1 " "Found 2 design units, including 1 entities, in source file asm_rom.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 ASM_ROM-arc_rom " "Found design unit 1: ASM_ROM-arc_rom" {  } { { "ASM_ROM.vhd" "" { Text "C:/Users/ammit/Desktop/ISEL/2223/LEIC/s1/LSD/Labs/Trab3/LSD_T3/ASM_ROM.vhd" 10 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1677840565091 ""} { "Info" "ISGN_ENTITY_NAME" "1 ASM_ROM " "Found entity 1: ASM_ROM" {  } { { "ASM_ROM.vhd" "" { Text "C:/Users/ammit/Desktop/ISEL/2223/LEIC/s1/LSD/Labs/Trab3/LSD_T3/ASM_ROM.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1677840565091 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1677840565091 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "asm_l.vhd 2 1 " "Found 2 design units, including 1 entities, in source file asm_l.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 ASM_L-arc_asm " "Found design unit 1: ASM_L-arc_asm" {  } { { "ASM_L.vhd" "" { Text "C:/Users/ammit/Desktop/ISEL/2223/LEIC/s1/LSD/Labs/Trab3/LSD_T3/ASM_L.vhd" 9 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1677840565091 ""} { "Info" "ISGN_ENTITY_NAME" "1 ASM_L " "Found entity 1: ASM_L" {  } { { "ASM_L.vhd" "" { Text "C:/Users/ammit/Desktop/ISEL/2223/LEIC/s1/LSD/Labs/Trab3/LSD_T3/ASM_L.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1677840565091 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1677840565091 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "terminal_count.vhd 2 1 " "Found 2 design units, including 1 entities, in source file terminal_count.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Terminal_Count-arc_tc " "Found design unit 1: Terminal_Count-arc_tc" {  } { { "Terminal_Count.vhd" "" { Text "C:/Users/ammit/Desktop/ISEL/2223/LEIC/s1/LSD/Labs/Trab3/LSD_T3/Terminal_Count.vhd" 10 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1677840565091 ""} { "Info" "ISGN_ENTITY_NAME" "1 Terminal_Count " "Found entity 1: Terminal_Count" {  } { { "Terminal_Count.vhd" "" { Text "C:/Users/ammit/Desktop/ISEL/2223/LEIC/s1/LSD/Labs/Trab3/LSD_T3/Terminal_Count.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1677840565091 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1677840565091 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "registry.vhd 2 1 " "Found 2 design units, including 1 entities, in source file registry.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Registry-arc_reg " "Found design unit 1: Registry-arc_reg" {  } { { "Registry.vhd" "" { Text "C:/Users/ammit/Desktop/ISEL/2223/LEIC/s1/LSD/Labs/Trab3/LSD_T3/Registry.vhd" 11 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1677840565107 ""} { "Info" "ISGN_ENTITY_NAME" "1 Registry " "Found entity 1: Registry" {  } { { "Registry.vhd" "" { Text "C:/Users/ammit/Desktop/ISEL/2223/LEIC/s1/LSD/Labs/Trab3/LSD_T3/Registry.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1677840565107 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1677840565107 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mux2x1.vhd 2 1 " "Found 2 design units, including 1 entities, in source file mux2x1.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 MUX2x1-arc_mux " "Found design unit 1: MUX2x1-arc_mux" {  } { { "MUX2x1.vhd" "" { Text "C:/Users/ammit/Desktop/ISEL/2223/LEIC/s1/LSD/Labs/Trab3/LSD_T3/MUX2x1.vhd" 10 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1677840565107 ""} { "Info" "ISGN_ENTITY_NAME" "1 MUX2x1 " "Found entity 1: MUX2x1" {  } { { "MUX2x1.vhd" "" { Text "C:/Users/ammit/Desktop/ISEL/2223/LEIC/s1/LSD/Labs/Trab3/LSD_T3/MUX2x1.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1677840565107 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1677840565107 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "full_adder.vhd 2 1 " "Found 2 design units, including 1 entities, in source file full_adder.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 full_adder-arc_fa " "Found design unit 1: full_adder-arc_fa" {  } { { "full_adder.vhd" "" { Text "C:/Users/ammit/Desktop/ISEL/2223/LEIC/s1/LSD/Labs/Trab3/LSD_T3/full_adder.vhd" 9 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1677840565107 ""} { "Info" "ISGN_ENTITY_NAME" "1 full_adder " "Found entity 1: full_adder" {  } { { "full_adder.vhd" "" { Text "C:/Users/ammit/Desktop/ISEL/2223/LEIC/s1/LSD/Labs/Trab3/LSD_T3/full_adder.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1677840565107 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1677840565107 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "cc.vhd 2 1 " "Found 2 design units, including 1 entities, in source file cc.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 CC-arc_cc " "Found design unit 1: CC-arc_cc" {  } { { "CC.vhd" "" { Text "C:/Users/ammit/Desktop/ISEL/2223/LEIC/s1/LSD/Labs/Trab3/LSD_T3/CC.vhd" 12 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1677840565107 ""} { "Info" "ISGN_ENTITY_NAME" "1 CC " "Found entity 1: CC" {  } { { "CC.vhd" "" { Text "C:/Users/ammit/Desktop/ISEL/2223/LEIC/s1/LSD/Labs/Trab3/LSD_T3/CC.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1677840565107 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1677840565107 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "adder_subtractor.vhd 2 1 " "Found 2 design units, including 1 entities, in source file adder_subtractor.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 adder_subtractor-arc_as " "Found design unit 1: adder_subtractor-arc_as" {  } { { "adder_subtractor.vhd" "" { Text "C:/Users/ammit/Desktop/ISEL/2223/LEIC/s1/LSD/Labs/Trab3/LSD_T3/adder_subtractor.vhd" 11 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1677840565107 ""} { "Info" "ISGN_ENTITY_NAME" "1 adder_subtractor " "Found entity 1: adder_subtractor" {  } { { "adder_subtractor.vhd" "" { Text "C:/Users/ammit/Desktop/ISEL/2223/LEIC/s1/LSD/Labs/Trab3/LSD_T3/adder_subtractor.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1677840565107 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1677840565107 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "adder.vhd 2 1 " "Found 2 design units, including 1 entities, in source file adder.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 adder-arc_adder " "Found design unit 1: adder-arc_adder" {  } { { "adder.vhd" "" { Text "C:/Users/ammit/Desktop/ISEL/2223/LEIC/s1/LSD/Labs/Trab3/LSD_T3/adder.vhd" 12 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1677840565107 ""} { "Info" "ISGN_ENTITY_NAME" "1 adder " "Found entity 1: adder" {  } { { "adder.vhd" "" { Text "C:/Users/ammit/Desktop/ISEL/2223/LEIC/s1/LSD/Labs/Trab3/LSD_T3/adder.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1677840565107 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1677840565107 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "int7seg.vhd 2 1 " "Found 2 design units, including 1 entities, in source file int7seg.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 int7seg-logicFunction " "Found design unit 1: int7seg-logicFunction" {  } { { "int7seg.vhd" "" { Text "C:/Users/ammit/Desktop/ISEL/2223/LEIC/s1/LSD/Labs/Trab3/LSD_T3/int7seg.vhd" 10 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1677840565107 ""} { "Info" "ISGN_ENTITY_NAME" "1 int7seg " "Found entity 1: int7seg" {  } { { "int7seg.vhd" "" { Text "C:/Users/ammit/Desktop/ISEL/2223/LEIC/s1/LSD/Labs/Trab3/LSD_T3/int7seg.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1677840565107 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1677840565107 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "decoderhex.vhd 2 1 " "Found 2 design units, including 1 entities, in source file decoderhex.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 decoderHex-logicFuntion " "Found design unit 1: decoderHex-logicFuntion" {  } { { "decoderHex.vhd" "" { Text "C:/Users/ammit/Desktop/ISEL/2223/LEIC/s1/LSD/Labs/Trab3/LSD_T3/decoderHex.vhd" 12 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1677840565107 ""} { "Info" "ISGN_ENTITY_NAME" "1 decoderHex " "Found entity 1: decoderHex" {  } { { "decoderHex.vhd" "" { Text "C:/Users/ammit/Desktop/ISEL/2223/LEIC/s1/LSD/Labs/Trab3/LSD_T3/decoderHex.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1677840565107 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1677840565107 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "bin2dec_int.vhd 2 1 " "Found 2 design units, including 1 entities, in source file bin2dec_int.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 bin2dec_int-Behavioral " "Found design unit 1: bin2dec_int-Behavioral" {  } { { "bin2dec_int.vhd" "" { Text "C:/Users/ammit/Desktop/ISEL/2223/LEIC/s1/LSD/Labs/Trab3/LSD_T3/bin2dec_int.vhd" 11 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1677840565107 ""} { "Info" "ISGN_ENTITY_NAME" "1 bin2dec_int " "Found entity 1: bin2dec_int" {  } { { "bin2dec_int.vhd" "" { Text "C:/Users/ammit/Desktop/ISEL/2223/LEIC/s1/LSD/Labs/Trab3/LSD_T3/bin2dec_int.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1677840565107 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1677840565107 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "data_path.vhd 2 1 " "Found 2 design units, including 1 entities, in source file data_path.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Data_Path-arc_data " "Found design unit 1: Data_Path-arc_data" {  } { { "Data_Path.vhd" "" { Text "C:/Users/ammit/Desktop/ISEL/2223/LEIC/s1/LSD/Labs/Trab3/LSD_T3/Data_Path.vhd" 14 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1677840565122 ""} { "Info" "ISGN_ENTITY_NAME" "1 Data_Path " "Found entity 1: Data_Path" {  } { { "Data_Path.vhd" "" { Text "C:/Users/ammit/Desktop/ISEL/2223/LEIC/s1/LSD/Labs/Trab3/LSD_T3/Data_Path.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1677840565122 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1677840565122 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ffd.vhd 2 1 " "Found 2 design units, including 1 entities, in source file ffd.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 FFD-logicFunction " "Found design unit 1: FFD-logicFunction" {  } { { "FFD.vhd" "" { Text "C:/Users/ammit/Desktop/ISEL/2223/LEIC/s1/LSD/Labs/Trab3/LSD_T3/FFD.vhd" 14 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1677840565122 ""} { "Info" "ISGN_ENTITY_NAME" "1 FFD " "Found entity 1: FFD" {  } { { "FFD.vhd" "" { Text "C:/Users/ammit/Desktop/ISEL/2223/LEIC/s1/LSD/Labs/Trab3/LSD_T3/FFD.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1677840565122 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1677840565122 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "divisor.vhd 2 1 " "Found 2 design units, including 1 entities, in source file divisor.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 divisor-arc_div " "Found design unit 1: divisor-arc_div" {  } { { "divisor.vhd" "" { Text "C:/Users/ammit/Desktop/ISEL/2223/LEIC/s1/LSD/Labs/Trab3/LSD_T3/divisor.vhd" 12 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1677840565122 ""} { "Info" "ISGN_ENTITY_NAME" "1 divisor " "Found entity 1: divisor" {  } { { "divisor.vhd" "" { Text "C:/Users/ammit/Desktop/ISEL/2223/LEIC/s1/LSD/Labs/Trab3/LSD_T3/divisor.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1677840565122 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1677840565122 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "divisor " "Elaborating entity \"divisor\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1677840565169 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ASM_L ASM_L:asm " "Elaborating entity \"ASM_L\" for hierarchy \"ASM_L:asm\"" {  } { { "divisor.vhd" "asm" { Text "C:/Users/ammit/Desktop/ISEL/2223/LEIC/s1/LSD/Labs/Trab3/LSD_T3/divisor.vhd" 30 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1677840565169 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Registry ASM_L:asm\|Registry:reg " "Elaborating entity \"Registry\" for hierarchy \"ASM_L:asm\|Registry:reg\"" {  } { { "ASM_L.vhd" "reg" { Text "C:/Users/ammit/Desktop/ISEL/2223/LEIC/s1/LSD/Labs/Trab3/LSD_T3/ASM_L.vhd" 27 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1677840565169 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "FFD ASM_L:asm\|Registry:reg\|FFD:ff0 " "Elaborating entity \"FFD\" for hierarchy \"ASM_L:asm\|Registry:reg\|FFD:ff0\"" {  } { { "Registry.vhd" "ff0" { Text "C:/Users/ammit/Desktop/ISEL/2223/LEIC/s1/LSD/Labs/Trab3/LSD_T3/Registry.vhd" 24 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1677840565169 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "MUX2x1 ASM_L:asm\|MUX2x1:mux " "Elaborating entity \"MUX2x1\" for hierarchy \"ASM_L:asm\|MUX2x1:mux\"" {  } { { "ASM_L.vhd" "mux" { Text "C:/Users/ammit/Desktop/ISEL/2223/LEIC/s1/LSD/Labs/Trab3/LSD_T3/ASM_L.vhd" 45 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1677840565185 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Data_Path Data_Path:data " "Elaborating entity \"Data_Path\" for hierarchy \"Data_Path:data\"" {  } { { "divisor.vhd" "data" { Text "C:/Users/ammit/Desktop/ISEL/2223/LEIC/s1/LSD/Labs/Trab3/LSD_T3/divisor.vhd" 43 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1677840565185 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "adder_subtractor Data_Path:data\|adder_subtractor:sub " "Elaborating entity \"adder_subtractor\" for hierarchy \"Data_Path:data\|adder_subtractor:sub\"" {  } { { "Data_Path.vhd" "sub" { Text "C:/Users/ammit/Desktop/ISEL/2223/LEIC/s1/LSD/Labs/Trab3/LSD_T3/Data_Path.vhd" 72 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1677840565185 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "adder Data_Path:data\|adder_subtractor:sub\|adder:add " "Elaborating entity \"adder\" for hierarchy \"Data_Path:data\|adder_subtractor:sub\|adder:add\"" {  } { { "adder_subtractor.vhd" "add" { Text "C:/Users/ammit/Desktop/ISEL/2223/LEIC/s1/LSD/Labs/Trab3/LSD_T3/adder_subtractor.vhd" 28 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1677840565185 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "full_adder Data_Path:data\|adder_subtractor:sub\|adder:add\|full_adder:fa1 " "Elaborating entity \"full_adder\" for hierarchy \"Data_Path:data\|adder_subtractor:sub\|adder:add\|full_adder:fa1\"" {  } { { "adder.vhd" "fa1" { Text "C:/Users/ammit/Desktop/ISEL/2223/LEIC/s1/LSD/Labs/Trab3/LSD_T3/adder.vhd" 22 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1677840565185 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "CC Data_Path:data\|CC:counter " "Elaborating entity \"CC\" for hierarchy \"Data_Path:data\|CC:counter\"" {  } { { "Data_Path.vhd" "counter" { Text "C:/Users/ammit/Desktop/ISEL/2223/LEIC/s1/LSD/Labs/Trab3/LSD_T3/Data_Path.vhd" 80 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1677840565185 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Terminal_Count Data_Path:data\|CC:counter\|Terminal_Count:utc " "Elaborating entity \"Terminal_Count\" for hierarchy \"Data_Path:data\|CC:counter\|Terminal_Count:utc\"" {  } { { "CC.vhd" "utc" { Text "C:/Users/ammit/Desktop/ISEL/2223/LEIC/s1/LSD/Labs/Trab3/LSD_T3/CC.vhd" 63 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1677840565185 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "decoderHex Data_Path:data\|decoderHex:hex " "Elaborating entity \"decoderHex\" for hierarchy \"Data_Path:data\|decoderHex:hex\"" {  } { { "Data_Path.vhd" "hex" { Text "C:/Users/ammit/Desktop/ISEL/2223/LEIC/s1/LSD/Labs/Trab3/LSD_T3/Data_Path.vhd" 90 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1677840565200 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "bin2dec_int Data_Path:data\|decoderHex:hex\|bin2dec_int:Ua " "Elaborating entity \"bin2dec_int\" for hierarchy \"Data_Path:data\|decoderHex:hex\|bin2dec_int:Ua\"" {  } { { "decoderHex.vhd" "Ua" { Text "C:/Users/ammit/Desktop/ISEL/2223/LEIC/s1/LSD/Labs/Trab3/LSD_T3/decoderHex.vhd" 43 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1677840565200 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "int7seg Data_Path:data\|decoderHex:hex\|int7seg:UQ0 " "Elaborating entity \"int7seg\" for hierarchy \"Data_Path:data\|decoderHex:hex\|int7seg:UQ0\"" {  } { { "decoderHex.vhd" "UQ0" { Text "C:/Users/ammit/Desktop/ISEL/2223/LEIC/s1/LSD/Labs/Trab3/LSD_T3/decoderHex.vhd" 46 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1677840565200 ""}
{ "Warning" "WMLS_MLS_STUCK_PIN_HDR" "" "Output pins are stuck at VCC or GND" { { "Warning" "WMLS_MLS_STUCK_PIN" "Hex0\[7\] VCC " "Pin \"Hex0\[7\]\" is stuck at VCC" {  } { { "divisor.vhd" "" { Text "C:/Users/ammit/Desktop/ISEL/2223/LEIC/s1/LSD/Labs/Trab3/LSD_T3/divisor.vhd" 7 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1677840565872 "|divisor|Hex0[7]"} { "Warning" "WMLS_MLS_STUCK_PIN" "Hex1\[6\] VCC " "Pin \"Hex1\[6\]\" is stuck at VCC" {  } { { "divisor.vhd" "" { Text "C:/Users/ammit/Desktop/ISEL/2223/LEIC/s1/LSD/Labs/Trab3/LSD_T3/divisor.vhd" 7 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1677840565872 "|divisor|Hex1[6]"} { "Warning" "WMLS_MLS_STUCK_PIN" "Hex1\[7\] VCC " "Pin \"Hex1\[7\]\" is stuck at VCC" {  } { { "divisor.vhd" "" { Text "C:/Users/ammit/Desktop/ISEL/2223/LEIC/s1/LSD/Labs/Trab3/LSD_T3/divisor.vhd" 7 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1677840565872 "|divisor|Hex1[7]"} { "Warning" "WMLS_MLS_STUCK_PIN" "Hex4\[7\] VCC " "Pin \"Hex4\[7\]\" is stuck at VCC" {  } { { "divisor.vhd" "" { Text "C:/Users/ammit/Desktop/ISEL/2223/LEIC/s1/LSD/Labs/Trab3/LSD_T3/divisor.vhd" 7 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1677840565872 "|divisor|Hex4[7]"} { "Warning" "WMLS_MLS_STUCK_PIN" "Hex5\[6\] VCC " "Pin \"Hex5\[6\]\" is stuck at VCC" {  } { { "divisor.vhd" "" { Text "C:/Users/ammit/Desktop/ISEL/2223/LEIC/s1/LSD/Labs/Trab3/LSD_T3/divisor.vhd" 7 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1677840565872 "|divisor|Hex5[6]"} { "Warning" "WMLS_MLS_STUCK_PIN" "Hex5\[7\] VCC " "Pin \"Hex5\[7\]\" is stuck at VCC" {  } { { "divisor.vhd" "" { Text "C:/Users/ammit/Desktop/ISEL/2223/LEIC/s1/LSD/Labs/Trab3/LSD_T3/divisor.vhd" 7 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1677840565872 "|divisor|Hex5[7]"}  } {  } 0 13024 "Output pins are stuck at VCC or GND" 0 0 "Analysis & Synthesis" 0 -1 1677840565872 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Analysis & Synthesis" 0 -1 1677840565966 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1677840566763 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1677840566763 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "106 " "Implemented 106 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "11 " "Implemented 11 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1677840566825 ""} { "Info" "ICUT_CUT_TM_OPINS" "41 " "Implemented 41 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1677840566825 ""} { "Info" "ICUT_CUT_TM_LCELLS" "54 " "Implemented 54 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1677840566825 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1677840566825 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 8 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 8 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4787 " "Peak virtual memory: 4787 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1677840566841 ""} { "Info" "IQEXE_END_BANNER_TIME" "Fri Mar 03 10:49:26 2023 " "Processing ended: Fri Mar 03 10:49:26 2023" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1677840566841 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:16 " "Elapsed time: 00:00:16" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1677840566841 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:35 " "Total CPU time (on all processors): 00:00:35" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1677840566841 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1677840566841 ""}
