Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2018.3 (win64) Build 2405991 Thu Dec  6 23:38:27 MST 2018
| Date         : Mon Jul 29 03:20:21 2019
| Host         : SKY-20170207CJV running 64-bit Service Pack 1  (build 7601)
| Command      : report_timing_summary -max_paths 10 -file thinpad_top_timing_summary_routed.rpt -pb thinpad_top_timing_summary_routed.pb -rpx thinpad_top_timing_summary_routed.rpx -warn_on_violation
| Design       : thinpad_top
| Device       : 7a100t-fgg676
| Speed File   : -2L  PRODUCTION 1.23 2018-06-13
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  false

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There are 3767 register/latch pins with no clock driven by root clock pin: clock_btn (HIGH)


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 9641 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There are 66 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There are 147 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 2 ports with no output delay but with a timing clock defined on it or propagating through it (LOW)


7. checking multiple_clock
--------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
     96.332        0.000                      0                  177        0.105        0.000                      0                  177        7.000        0.000                       0                   226  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock                   Waveform(ns)         Period(ns)      Frequency(MHz)
-----                   ------------         ----------      --------------
clk_11M0592             {0.000 45.211}       90.422          11.059          
clk_50M                 {0.000 10.000}       20.000          50.000          
  clk_out1_pll_example  {0.000 50.000}       100.000         10.000          
  clkfbout_pll_example  {0.000 10.000}       20.000          50.000          


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock                       WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----                       -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
clk_50M                                                                                                                                                                   7.000        0.000                       0                     1  
  clk_out1_pll_example       96.332        0.000                      0                  177        0.105        0.000                      0                  177       49.500        0.000                       0                   222  
  clkfbout_pll_example                                                                                                                                                   18.408        0.000                       0                     3  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  clk_50M
  To Clock:  clk_50M

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        7.000ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_50M
Waveform(ns):       { 0.000 10.000 }
Period(ns):         20.000
Sources:            { clk_50M }

Check Type        Corner  Lib Pin            Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     MMCME2_ADV/CLKIN1  n/a            1.249         20.000      18.751     MMCME2_ADV_X0Y3  clock_gen/inst/mmcm_adv_inst/CLKIN1
Max Period        n/a     MMCME2_ADV/CLKIN1  n/a            100.000       20.000      80.000     MMCME2_ADV_X0Y3  clock_gen/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Slow    MMCME2_ADV/CLKIN1  n/a            3.000         10.000      7.000      MMCME2_ADV_X0Y3  clock_gen/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Fast    MMCME2_ADV/CLKIN1  n/a            3.000         10.000      7.000      MMCME2_ADV_X0Y3  clock_gen/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Slow    MMCME2_ADV/CLKIN1  n/a            3.000         10.000      7.000      MMCME2_ADV_X0Y3  clock_gen/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Fast    MMCME2_ADV/CLKIN1  n/a            3.000         10.000      7.000      MMCME2_ADV_X0Y3  clock_gen/inst/mmcm_adv_inst/CLKIN1



---------------------------------------------------------------------------------------------------
From Clock:  clk_out1_pll_example
  To Clock:  clk_out1_pll_example

Setup :            0  Failing Endpoints,  Worst Slack       96.332ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.105ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack       49.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             96.332ns  (required time - arrival time)
  Source:                 serial0/ext_uart_t/FSM_onehot_TxD_state_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_pll_example  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            serial0/ext_uart_t/TxD_shift_reg[0]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_pll_example  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out1_pll_example
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (clk_out1_pll_example rise@100.000ns - clk_out1_pll_example rise@0.000ns)
  Data Path Delay:        3.183ns  (logic 0.761ns (23.909%)  route 2.422ns (76.091%))
  Logic Levels:           3  (LUT4=2 LUT5=1)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.839ns = ( 99.161 - 100.000 ) 
    Source Clock Delay      (SCD):    -0.386ns
    Clock Pessimism Removal (CPR):    0.429ns
  Clock Uncertainty:      0.147ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.286ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_pll_example rise edge)
                                                      0.000     0.000 r  
    D18                                               0.000     0.000 r  clk_50M (IN)
                         net (fo=0)                   0.000     0.000    clock_gen/inst/clk_in1
    D18                  IBUF (Prop_ibuf_I_O)         1.465     1.465 r  clock_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.065     2.530    clock_gen/inst/clk_in1_pll_example
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.240    -3.710 r  clock_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.714    -1.996    clock_gen/inst/clk_out1_pll_example
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.081    -1.915 r  clock_gen/inst/clkout1_buf/O
                         net (fo=221, routed)         1.529    -0.386    serial0/ext_uart_t/clk_out1
    SLICE_X12Y35         FDRE                                         r  serial0/ext_uart_t/FSM_onehot_TxD_state_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y35         FDRE (Prop_fdre_C_Q)         0.433     0.047 r  serial0/ext_uart_t/FSM_onehot_TxD_state_reg[3]/Q
                         net (fo=2, routed)           0.680     0.727    serial0/ext_uart_t/FSM_onehot_TxD_state_reg_n_0_[3]
    SLICE_X12Y33         LUT4 (Prop_lut4_I2_O)        0.105     0.832 r  serial0/ext_uart_t/txd_OBUF_inst_i_3/O
                         net (fo=1, routed)           0.687     1.518    serial0/ext_uart_t/txd_OBUF_inst_i_3_n_0
    SLICE_X12Y35         LUT5 (Prop_lut5_I4_O)        0.105     1.623 f  serial0/ext_uart_t/txd_OBUF_inst_i_2/O
                         net (fo=3, routed)           0.680     2.303    serial0/ext_uart_t/tickgen/FSM_onehot_TxD_state_reg[0]_0
    SLICE_X12Y36         LUT4 (Prop_lut4_I2_O)        0.118     2.421 r  serial0/ext_uart_t/tickgen/TxD_shift[7]_i_1/O
                         net (fo=8, routed)           0.376     2.797    serial0/ext_uart_t/tickgen_n_1
    SLICE_X12Y38         FDRE                                         r  serial0/ext_uart_t/TxD_shift_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_pll_example rise edge)
                                                    100.000   100.000 r  
    D18                                               0.000   100.000 r  clk_50M (IN)
                         net (fo=0)                   0.000   100.000    clock_gen/inst/clk_in1
    D18                  IBUF (Prop_ibuf_I_O)         1.398   101.398 r  clock_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.004   102.402    clock_gen/inst/clk_in1_pll_example
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.365    96.037 r  clock_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.633    97.670    clock_gen/inst/clk_out1_pll_example
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.077    97.747 r  clock_gen/inst/clkout1_buf/O
                         net (fo=221, routed)         1.414    99.161    serial0/ext_uart_t/clk_out1
    SLICE_X12Y38         FDRE                                         r  serial0/ext_uart_t/TxD_shift_reg[0]/C
                         clock pessimism              0.429    99.590    
                         clock uncertainty           -0.147    99.443    
    SLICE_X12Y38         FDRE (Setup_fdre_C_CE)      -0.314    99.129    serial0/ext_uart_t/TxD_shift_reg[0]
  -------------------------------------------------------------------
                         required time                         99.129    
                         arrival time                          -2.797    
  -------------------------------------------------------------------
                         slack                                 96.332    

Slack (MET) :             96.332ns  (required time - arrival time)
  Source:                 serial0/ext_uart_t/FSM_onehot_TxD_state_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_pll_example  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            serial0/ext_uart_t/TxD_shift_reg[1]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_pll_example  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out1_pll_example
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (clk_out1_pll_example rise@100.000ns - clk_out1_pll_example rise@0.000ns)
  Data Path Delay:        3.183ns  (logic 0.761ns (23.909%)  route 2.422ns (76.091%))
  Logic Levels:           3  (LUT4=2 LUT5=1)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.839ns = ( 99.161 - 100.000 ) 
    Source Clock Delay      (SCD):    -0.386ns
    Clock Pessimism Removal (CPR):    0.429ns
  Clock Uncertainty:      0.147ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.286ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_pll_example rise edge)
                                                      0.000     0.000 r  
    D18                                               0.000     0.000 r  clk_50M (IN)
                         net (fo=0)                   0.000     0.000    clock_gen/inst/clk_in1
    D18                  IBUF (Prop_ibuf_I_O)         1.465     1.465 r  clock_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.065     2.530    clock_gen/inst/clk_in1_pll_example
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.240    -3.710 r  clock_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.714    -1.996    clock_gen/inst/clk_out1_pll_example
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.081    -1.915 r  clock_gen/inst/clkout1_buf/O
                         net (fo=221, routed)         1.529    -0.386    serial0/ext_uart_t/clk_out1
    SLICE_X12Y35         FDRE                                         r  serial0/ext_uart_t/FSM_onehot_TxD_state_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y35         FDRE (Prop_fdre_C_Q)         0.433     0.047 r  serial0/ext_uart_t/FSM_onehot_TxD_state_reg[3]/Q
                         net (fo=2, routed)           0.680     0.727    serial0/ext_uart_t/FSM_onehot_TxD_state_reg_n_0_[3]
    SLICE_X12Y33         LUT4 (Prop_lut4_I2_O)        0.105     0.832 r  serial0/ext_uart_t/txd_OBUF_inst_i_3/O
                         net (fo=1, routed)           0.687     1.518    serial0/ext_uart_t/txd_OBUF_inst_i_3_n_0
    SLICE_X12Y35         LUT5 (Prop_lut5_I4_O)        0.105     1.623 f  serial0/ext_uart_t/txd_OBUF_inst_i_2/O
                         net (fo=3, routed)           0.680     2.303    serial0/ext_uart_t/tickgen/FSM_onehot_TxD_state_reg[0]_0
    SLICE_X12Y36         LUT4 (Prop_lut4_I2_O)        0.118     2.421 r  serial0/ext_uart_t/tickgen/TxD_shift[7]_i_1/O
                         net (fo=8, routed)           0.376     2.797    serial0/ext_uart_t/tickgen_n_1
    SLICE_X12Y38         FDRE                                         r  serial0/ext_uart_t/TxD_shift_reg[1]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_pll_example rise edge)
                                                    100.000   100.000 r  
    D18                                               0.000   100.000 r  clk_50M (IN)
                         net (fo=0)                   0.000   100.000    clock_gen/inst/clk_in1
    D18                  IBUF (Prop_ibuf_I_O)         1.398   101.398 r  clock_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.004   102.402    clock_gen/inst/clk_in1_pll_example
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.365    96.037 r  clock_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.633    97.670    clock_gen/inst/clk_out1_pll_example
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.077    97.747 r  clock_gen/inst/clkout1_buf/O
                         net (fo=221, routed)         1.414    99.161    serial0/ext_uart_t/clk_out1
    SLICE_X12Y38         FDRE                                         r  serial0/ext_uart_t/TxD_shift_reg[1]/C
                         clock pessimism              0.429    99.590    
                         clock uncertainty           -0.147    99.443    
    SLICE_X12Y38         FDRE (Setup_fdre_C_CE)      -0.314    99.129    serial0/ext_uart_t/TxD_shift_reg[1]
  -------------------------------------------------------------------
                         required time                         99.129    
                         arrival time                          -2.797    
  -------------------------------------------------------------------
                         slack                                 96.332    

Slack (MET) :             96.332ns  (required time - arrival time)
  Source:                 serial0/ext_uart_t/FSM_onehot_TxD_state_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_pll_example  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            serial0/ext_uart_t/TxD_shift_reg[2]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_pll_example  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out1_pll_example
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (clk_out1_pll_example rise@100.000ns - clk_out1_pll_example rise@0.000ns)
  Data Path Delay:        3.183ns  (logic 0.761ns (23.909%)  route 2.422ns (76.091%))
  Logic Levels:           3  (LUT4=2 LUT5=1)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.839ns = ( 99.161 - 100.000 ) 
    Source Clock Delay      (SCD):    -0.386ns
    Clock Pessimism Removal (CPR):    0.429ns
  Clock Uncertainty:      0.147ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.286ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_pll_example rise edge)
                                                      0.000     0.000 r  
    D18                                               0.000     0.000 r  clk_50M (IN)
                         net (fo=0)                   0.000     0.000    clock_gen/inst/clk_in1
    D18                  IBUF (Prop_ibuf_I_O)         1.465     1.465 r  clock_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.065     2.530    clock_gen/inst/clk_in1_pll_example
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.240    -3.710 r  clock_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.714    -1.996    clock_gen/inst/clk_out1_pll_example
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.081    -1.915 r  clock_gen/inst/clkout1_buf/O
                         net (fo=221, routed)         1.529    -0.386    serial0/ext_uart_t/clk_out1
    SLICE_X12Y35         FDRE                                         r  serial0/ext_uart_t/FSM_onehot_TxD_state_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y35         FDRE (Prop_fdre_C_Q)         0.433     0.047 r  serial0/ext_uart_t/FSM_onehot_TxD_state_reg[3]/Q
                         net (fo=2, routed)           0.680     0.727    serial0/ext_uart_t/FSM_onehot_TxD_state_reg_n_0_[3]
    SLICE_X12Y33         LUT4 (Prop_lut4_I2_O)        0.105     0.832 r  serial0/ext_uart_t/txd_OBUF_inst_i_3/O
                         net (fo=1, routed)           0.687     1.518    serial0/ext_uart_t/txd_OBUF_inst_i_3_n_0
    SLICE_X12Y35         LUT5 (Prop_lut5_I4_O)        0.105     1.623 f  serial0/ext_uart_t/txd_OBUF_inst_i_2/O
                         net (fo=3, routed)           0.680     2.303    serial0/ext_uart_t/tickgen/FSM_onehot_TxD_state_reg[0]_0
    SLICE_X12Y36         LUT4 (Prop_lut4_I2_O)        0.118     2.421 r  serial0/ext_uart_t/tickgen/TxD_shift[7]_i_1/O
                         net (fo=8, routed)           0.376     2.797    serial0/ext_uart_t/tickgen_n_1
    SLICE_X12Y38         FDRE                                         r  serial0/ext_uart_t/TxD_shift_reg[2]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_pll_example rise edge)
                                                    100.000   100.000 r  
    D18                                               0.000   100.000 r  clk_50M (IN)
                         net (fo=0)                   0.000   100.000    clock_gen/inst/clk_in1
    D18                  IBUF (Prop_ibuf_I_O)         1.398   101.398 r  clock_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.004   102.402    clock_gen/inst/clk_in1_pll_example
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.365    96.037 r  clock_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.633    97.670    clock_gen/inst/clk_out1_pll_example
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.077    97.747 r  clock_gen/inst/clkout1_buf/O
                         net (fo=221, routed)         1.414    99.161    serial0/ext_uart_t/clk_out1
    SLICE_X12Y38         FDRE                                         r  serial0/ext_uart_t/TxD_shift_reg[2]/C
                         clock pessimism              0.429    99.590    
                         clock uncertainty           -0.147    99.443    
    SLICE_X12Y38         FDRE (Setup_fdre_C_CE)      -0.314    99.129    serial0/ext_uart_t/TxD_shift_reg[2]
  -------------------------------------------------------------------
                         required time                         99.129    
                         arrival time                          -2.797    
  -------------------------------------------------------------------
                         slack                                 96.332    

Slack (MET) :             96.332ns  (required time - arrival time)
  Source:                 serial0/ext_uart_t/FSM_onehot_TxD_state_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_pll_example  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            serial0/ext_uart_t/TxD_shift_reg[3]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_pll_example  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out1_pll_example
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (clk_out1_pll_example rise@100.000ns - clk_out1_pll_example rise@0.000ns)
  Data Path Delay:        3.183ns  (logic 0.761ns (23.909%)  route 2.422ns (76.091%))
  Logic Levels:           3  (LUT4=2 LUT5=1)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.839ns = ( 99.161 - 100.000 ) 
    Source Clock Delay      (SCD):    -0.386ns
    Clock Pessimism Removal (CPR):    0.429ns
  Clock Uncertainty:      0.147ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.286ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_pll_example rise edge)
                                                      0.000     0.000 r  
    D18                                               0.000     0.000 r  clk_50M (IN)
                         net (fo=0)                   0.000     0.000    clock_gen/inst/clk_in1
    D18                  IBUF (Prop_ibuf_I_O)         1.465     1.465 r  clock_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.065     2.530    clock_gen/inst/clk_in1_pll_example
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.240    -3.710 r  clock_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.714    -1.996    clock_gen/inst/clk_out1_pll_example
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.081    -1.915 r  clock_gen/inst/clkout1_buf/O
                         net (fo=221, routed)         1.529    -0.386    serial0/ext_uart_t/clk_out1
    SLICE_X12Y35         FDRE                                         r  serial0/ext_uart_t/FSM_onehot_TxD_state_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y35         FDRE (Prop_fdre_C_Q)         0.433     0.047 r  serial0/ext_uart_t/FSM_onehot_TxD_state_reg[3]/Q
                         net (fo=2, routed)           0.680     0.727    serial0/ext_uart_t/FSM_onehot_TxD_state_reg_n_0_[3]
    SLICE_X12Y33         LUT4 (Prop_lut4_I2_O)        0.105     0.832 r  serial0/ext_uart_t/txd_OBUF_inst_i_3/O
                         net (fo=1, routed)           0.687     1.518    serial0/ext_uart_t/txd_OBUF_inst_i_3_n_0
    SLICE_X12Y35         LUT5 (Prop_lut5_I4_O)        0.105     1.623 f  serial0/ext_uart_t/txd_OBUF_inst_i_2/O
                         net (fo=3, routed)           0.680     2.303    serial0/ext_uart_t/tickgen/FSM_onehot_TxD_state_reg[0]_0
    SLICE_X12Y36         LUT4 (Prop_lut4_I2_O)        0.118     2.421 r  serial0/ext_uart_t/tickgen/TxD_shift[7]_i_1/O
                         net (fo=8, routed)           0.376     2.797    serial0/ext_uart_t/tickgen_n_1
    SLICE_X12Y38         FDRE                                         r  serial0/ext_uart_t/TxD_shift_reg[3]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_pll_example rise edge)
                                                    100.000   100.000 r  
    D18                                               0.000   100.000 r  clk_50M (IN)
                         net (fo=0)                   0.000   100.000    clock_gen/inst/clk_in1
    D18                  IBUF (Prop_ibuf_I_O)         1.398   101.398 r  clock_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.004   102.402    clock_gen/inst/clk_in1_pll_example
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.365    96.037 r  clock_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.633    97.670    clock_gen/inst/clk_out1_pll_example
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.077    97.747 r  clock_gen/inst/clkout1_buf/O
                         net (fo=221, routed)         1.414    99.161    serial0/ext_uart_t/clk_out1
    SLICE_X12Y38         FDRE                                         r  serial0/ext_uart_t/TxD_shift_reg[3]/C
                         clock pessimism              0.429    99.590    
                         clock uncertainty           -0.147    99.443    
    SLICE_X12Y38         FDRE (Setup_fdre_C_CE)      -0.314    99.129    serial0/ext_uart_t/TxD_shift_reg[3]
  -------------------------------------------------------------------
                         required time                         99.129    
                         arrival time                          -2.797    
  -------------------------------------------------------------------
                         slack                                 96.332    

Slack (MET) :             96.332ns  (required time - arrival time)
  Source:                 serial0/ext_uart_t/FSM_onehot_TxD_state_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_pll_example  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            serial0/ext_uart_t/TxD_shift_reg[7]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_pll_example  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out1_pll_example
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (clk_out1_pll_example rise@100.000ns - clk_out1_pll_example rise@0.000ns)
  Data Path Delay:        3.183ns  (logic 0.761ns (23.909%)  route 2.422ns (76.091%))
  Logic Levels:           3  (LUT4=2 LUT5=1)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.839ns = ( 99.161 - 100.000 ) 
    Source Clock Delay      (SCD):    -0.386ns
    Clock Pessimism Removal (CPR):    0.429ns
  Clock Uncertainty:      0.147ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.286ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_pll_example rise edge)
                                                      0.000     0.000 r  
    D18                                               0.000     0.000 r  clk_50M (IN)
                         net (fo=0)                   0.000     0.000    clock_gen/inst/clk_in1
    D18                  IBUF (Prop_ibuf_I_O)         1.465     1.465 r  clock_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.065     2.530    clock_gen/inst/clk_in1_pll_example
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.240    -3.710 r  clock_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.714    -1.996    clock_gen/inst/clk_out1_pll_example
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.081    -1.915 r  clock_gen/inst/clkout1_buf/O
                         net (fo=221, routed)         1.529    -0.386    serial0/ext_uart_t/clk_out1
    SLICE_X12Y35         FDRE                                         r  serial0/ext_uart_t/FSM_onehot_TxD_state_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y35         FDRE (Prop_fdre_C_Q)         0.433     0.047 r  serial0/ext_uart_t/FSM_onehot_TxD_state_reg[3]/Q
                         net (fo=2, routed)           0.680     0.727    serial0/ext_uart_t/FSM_onehot_TxD_state_reg_n_0_[3]
    SLICE_X12Y33         LUT4 (Prop_lut4_I2_O)        0.105     0.832 r  serial0/ext_uart_t/txd_OBUF_inst_i_3/O
                         net (fo=1, routed)           0.687     1.518    serial0/ext_uart_t/txd_OBUF_inst_i_3_n_0
    SLICE_X12Y35         LUT5 (Prop_lut5_I4_O)        0.105     1.623 f  serial0/ext_uart_t/txd_OBUF_inst_i_2/O
                         net (fo=3, routed)           0.680     2.303    serial0/ext_uart_t/tickgen/FSM_onehot_TxD_state_reg[0]_0
    SLICE_X12Y36         LUT4 (Prop_lut4_I2_O)        0.118     2.421 r  serial0/ext_uart_t/tickgen/TxD_shift[7]_i_1/O
                         net (fo=8, routed)           0.376     2.797    serial0/ext_uart_t/tickgen_n_1
    SLICE_X12Y38         FDRE                                         r  serial0/ext_uart_t/TxD_shift_reg[7]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_pll_example rise edge)
                                                    100.000   100.000 r  
    D18                                               0.000   100.000 r  clk_50M (IN)
                         net (fo=0)                   0.000   100.000    clock_gen/inst/clk_in1
    D18                  IBUF (Prop_ibuf_I_O)         1.398   101.398 r  clock_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.004   102.402    clock_gen/inst/clk_in1_pll_example
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.365    96.037 r  clock_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.633    97.670    clock_gen/inst/clk_out1_pll_example
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.077    97.747 r  clock_gen/inst/clkout1_buf/O
                         net (fo=221, routed)         1.414    99.161    serial0/ext_uart_t/clk_out1
    SLICE_X12Y38         FDRE                                         r  serial0/ext_uart_t/TxD_shift_reg[7]/C
                         clock pessimism              0.429    99.590    
                         clock uncertainty           -0.147    99.443    
    SLICE_X12Y38         FDRE (Setup_fdre_C_CE)      -0.314    99.129    serial0/ext_uart_t/TxD_shift_reg[7]
  -------------------------------------------------------------------
                         required time                         99.129    
                         arrival time                          -2.797    
  -------------------------------------------------------------------
                         slack                                 96.332    

Slack (MET) :             96.442ns  (required time - arrival time)
  Source:                 serial0/ext_uart_t/FSM_onehot_TxD_state_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_pll_example  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            serial0/ext_uart_t/TxD_shift_reg[4]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_pll_example  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out1_pll_example
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (clk_out1_pll_example rise@100.000ns - clk_out1_pll_example rise@0.000ns)
  Data Path Delay:        3.073ns  (logic 0.761ns (24.764%)  route 2.312ns (75.236%))
  Logic Levels:           3  (LUT4=2 LUT5=1)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.839ns = ( 99.161 - 100.000 ) 
    Source Clock Delay      (SCD):    -0.386ns
    Clock Pessimism Removal (CPR):    0.429ns
  Clock Uncertainty:      0.147ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.286ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_pll_example rise edge)
                                                      0.000     0.000 r  
    D18                                               0.000     0.000 r  clk_50M (IN)
                         net (fo=0)                   0.000     0.000    clock_gen/inst/clk_in1
    D18                  IBUF (Prop_ibuf_I_O)         1.465     1.465 r  clock_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.065     2.530    clock_gen/inst/clk_in1_pll_example
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.240    -3.710 r  clock_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.714    -1.996    clock_gen/inst/clk_out1_pll_example
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.081    -1.915 r  clock_gen/inst/clkout1_buf/O
                         net (fo=221, routed)         1.529    -0.386    serial0/ext_uart_t/clk_out1
    SLICE_X12Y35         FDRE                                         r  serial0/ext_uart_t/FSM_onehot_TxD_state_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y35         FDRE (Prop_fdre_C_Q)         0.433     0.047 r  serial0/ext_uart_t/FSM_onehot_TxD_state_reg[3]/Q
                         net (fo=2, routed)           0.680     0.727    serial0/ext_uart_t/FSM_onehot_TxD_state_reg_n_0_[3]
    SLICE_X12Y33         LUT4 (Prop_lut4_I2_O)        0.105     0.832 r  serial0/ext_uart_t/txd_OBUF_inst_i_3/O
                         net (fo=1, routed)           0.687     1.518    serial0/ext_uart_t/txd_OBUF_inst_i_3_n_0
    SLICE_X12Y35         LUT5 (Prop_lut5_I4_O)        0.105     1.623 f  serial0/ext_uart_t/txd_OBUF_inst_i_2/O
                         net (fo=3, routed)           0.680     2.303    serial0/ext_uart_t/tickgen/FSM_onehot_TxD_state_reg[0]_0
    SLICE_X12Y36         LUT4 (Prop_lut4_I2_O)        0.118     2.421 r  serial0/ext_uart_t/tickgen/TxD_shift[7]_i_1/O
                         net (fo=8, routed)           0.266     2.687    serial0/ext_uart_t/tickgen_n_1
    SLICE_X12Y37         FDRE                                         r  serial0/ext_uart_t/TxD_shift_reg[4]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_pll_example rise edge)
                                                    100.000   100.000 r  
    D18                                               0.000   100.000 r  clk_50M (IN)
                         net (fo=0)                   0.000   100.000    clock_gen/inst/clk_in1
    D18                  IBUF (Prop_ibuf_I_O)         1.398   101.398 r  clock_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.004   102.402    clock_gen/inst/clk_in1_pll_example
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.365    96.037 r  clock_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.633    97.670    clock_gen/inst/clk_out1_pll_example
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.077    97.747 r  clock_gen/inst/clkout1_buf/O
                         net (fo=221, routed)         1.414    99.161    serial0/ext_uart_t/clk_out1
    SLICE_X12Y37         FDRE                                         r  serial0/ext_uart_t/TxD_shift_reg[4]/C
                         clock pessimism              0.429    99.590    
                         clock uncertainty           -0.147    99.443    
    SLICE_X12Y37         FDRE (Setup_fdre_C_CE)      -0.314    99.129    serial0/ext_uart_t/TxD_shift_reg[4]
  -------------------------------------------------------------------
                         required time                         99.129    
                         arrival time                          -2.687    
  -------------------------------------------------------------------
                         slack                                 96.442    

Slack (MET) :             96.442ns  (required time - arrival time)
  Source:                 serial0/ext_uart_t/FSM_onehot_TxD_state_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_pll_example  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            serial0/ext_uart_t/TxD_shift_reg[5]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_pll_example  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out1_pll_example
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (clk_out1_pll_example rise@100.000ns - clk_out1_pll_example rise@0.000ns)
  Data Path Delay:        3.073ns  (logic 0.761ns (24.764%)  route 2.312ns (75.236%))
  Logic Levels:           3  (LUT4=2 LUT5=1)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.839ns = ( 99.161 - 100.000 ) 
    Source Clock Delay      (SCD):    -0.386ns
    Clock Pessimism Removal (CPR):    0.429ns
  Clock Uncertainty:      0.147ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.286ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_pll_example rise edge)
                                                      0.000     0.000 r  
    D18                                               0.000     0.000 r  clk_50M (IN)
                         net (fo=0)                   0.000     0.000    clock_gen/inst/clk_in1
    D18                  IBUF (Prop_ibuf_I_O)         1.465     1.465 r  clock_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.065     2.530    clock_gen/inst/clk_in1_pll_example
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.240    -3.710 r  clock_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.714    -1.996    clock_gen/inst/clk_out1_pll_example
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.081    -1.915 r  clock_gen/inst/clkout1_buf/O
                         net (fo=221, routed)         1.529    -0.386    serial0/ext_uart_t/clk_out1
    SLICE_X12Y35         FDRE                                         r  serial0/ext_uart_t/FSM_onehot_TxD_state_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y35         FDRE (Prop_fdre_C_Q)         0.433     0.047 r  serial0/ext_uart_t/FSM_onehot_TxD_state_reg[3]/Q
                         net (fo=2, routed)           0.680     0.727    serial0/ext_uart_t/FSM_onehot_TxD_state_reg_n_0_[3]
    SLICE_X12Y33         LUT4 (Prop_lut4_I2_O)        0.105     0.832 r  serial0/ext_uart_t/txd_OBUF_inst_i_3/O
                         net (fo=1, routed)           0.687     1.518    serial0/ext_uart_t/txd_OBUF_inst_i_3_n_0
    SLICE_X12Y35         LUT5 (Prop_lut5_I4_O)        0.105     1.623 f  serial0/ext_uart_t/txd_OBUF_inst_i_2/O
                         net (fo=3, routed)           0.680     2.303    serial0/ext_uart_t/tickgen/FSM_onehot_TxD_state_reg[0]_0
    SLICE_X12Y36         LUT4 (Prop_lut4_I2_O)        0.118     2.421 r  serial0/ext_uart_t/tickgen/TxD_shift[7]_i_1/O
                         net (fo=8, routed)           0.266     2.687    serial0/ext_uart_t/tickgen_n_1
    SLICE_X12Y37         FDRE                                         r  serial0/ext_uart_t/TxD_shift_reg[5]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_pll_example rise edge)
                                                    100.000   100.000 r  
    D18                                               0.000   100.000 r  clk_50M (IN)
                         net (fo=0)                   0.000   100.000    clock_gen/inst/clk_in1
    D18                  IBUF (Prop_ibuf_I_O)         1.398   101.398 r  clock_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.004   102.402    clock_gen/inst/clk_in1_pll_example
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.365    96.037 r  clock_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.633    97.670    clock_gen/inst/clk_out1_pll_example
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.077    97.747 r  clock_gen/inst/clkout1_buf/O
                         net (fo=221, routed)         1.414    99.161    serial0/ext_uart_t/clk_out1
    SLICE_X12Y37         FDRE                                         r  serial0/ext_uart_t/TxD_shift_reg[5]/C
                         clock pessimism              0.429    99.590    
                         clock uncertainty           -0.147    99.443    
    SLICE_X12Y37         FDRE (Setup_fdre_C_CE)      -0.314    99.129    serial0/ext_uart_t/TxD_shift_reg[5]
  -------------------------------------------------------------------
                         required time                         99.129    
                         arrival time                          -2.687    
  -------------------------------------------------------------------
                         slack                                 96.442    

Slack (MET) :             96.442ns  (required time - arrival time)
  Source:                 serial0/ext_uart_t/FSM_onehot_TxD_state_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_pll_example  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            serial0/ext_uart_t/TxD_shift_reg[6]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_pll_example  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out1_pll_example
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (clk_out1_pll_example rise@100.000ns - clk_out1_pll_example rise@0.000ns)
  Data Path Delay:        3.073ns  (logic 0.761ns (24.764%)  route 2.312ns (75.236%))
  Logic Levels:           3  (LUT4=2 LUT5=1)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.839ns = ( 99.161 - 100.000 ) 
    Source Clock Delay      (SCD):    -0.386ns
    Clock Pessimism Removal (CPR):    0.429ns
  Clock Uncertainty:      0.147ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.286ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_pll_example rise edge)
                                                      0.000     0.000 r  
    D18                                               0.000     0.000 r  clk_50M (IN)
                         net (fo=0)                   0.000     0.000    clock_gen/inst/clk_in1
    D18                  IBUF (Prop_ibuf_I_O)         1.465     1.465 r  clock_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.065     2.530    clock_gen/inst/clk_in1_pll_example
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.240    -3.710 r  clock_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.714    -1.996    clock_gen/inst/clk_out1_pll_example
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.081    -1.915 r  clock_gen/inst/clkout1_buf/O
                         net (fo=221, routed)         1.529    -0.386    serial0/ext_uart_t/clk_out1
    SLICE_X12Y35         FDRE                                         r  serial0/ext_uart_t/FSM_onehot_TxD_state_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y35         FDRE (Prop_fdre_C_Q)         0.433     0.047 r  serial0/ext_uart_t/FSM_onehot_TxD_state_reg[3]/Q
                         net (fo=2, routed)           0.680     0.727    serial0/ext_uart_t/FSM_onehot_TxD_state_reg_n_0_[3]
    SLICE_X12Y33         LUT4 (Prop_lut4_I2_O)        0.105     0.832 r  serial0/ext_uart_t/txd_OBUF_inst_i_3/O
                         net (fo=1, routed)           0.687     1.518    serial0/ext_uart_t/txd_OBUF_inst_i_3_n_0
    SLICE_X12Y35         LUT5 (Prop_lut5_I4_O)        0.105     1.623 f  serial0/ext_uart_t/txd_OBUF_inst_i_2/O
                         net (fo=3, routed)           0.680     2.303    serial0/ext_uart_t/tickgen/FSM_onehot_TxD_state_reg[0]_0
    SLICE_X12Y36         LUT4 (Prop_lut4_I2_O)        0.118     2.421 r  serial0/ext_uart_t/tickgen/TxD_shift[7]_i_1/O
                         net (fo=8, routed)           0.266     2.687    serial0/ext_uart_t/tickgen_n_1
    SLICE_X12Y37         FDRE                                         r  serial0/ext_uart_t/TxD_shift_reg[6]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_pll_example rise edge)
                                                    100.000   100.000 r  
    D18                                               0.000   100.000 r  clk_50M (IN)
                         net (fo=0)                   0.000   100.000    clock_gen/inst/clk_in1
    D18                  IBUF (Prop_ibuf_I_O)         1.398   101.398 r  clock_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.004   102.402    clock_gen/inst/clk_in1_pll_example
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.365    96.037 r  clock_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.633    97.670    clock_gen/inst/clk_out1_pll_example
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.077    97.747 r  clock_gen/inst/clkout1_buf/O
                         net (fo=221, routed)         1.414    99.161    serial0/ext_uart_t/clk_out1
    SLICE_X12Y37         FDRE                                         r  serial0/ext_uart_t/TxD_shift_reg[6]/C
                         clock pessimism              0.429    99.590    
                         clock uncertainty           -0.147    99.443    
    SLICE_X12Y37         FDRE (Setup_fdre_C_CE)      -0.314    99.129    serial0/ext_uart_t/TxD_shift_reg[6]
  -------------------------------------------------------------------
                         required time                         99.129    
                         arrival time                          -2.687    
  -------------------------------------------------------------------
                         slack                                 96.442    

Slack (MET) :             96.665ns  (required time - arrival time)
  Source:                 serial0/ext_uart_r/tickgen/Acc_reg[21]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_pll_example  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            serial0/ext_uart_r/RxD_data_reg[0]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_pll_example  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out1_pll_example
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (clk_out1_pll_example rise@100.000ns - clk_out1_pll_example rise@0.000ns)
  Data Path Delay:        2.981ns  (logic 0.589ns (19.756%)  route 2.392ns (80.244%))
  Logic Levels:           2  (LUT4=2)
  Clock Path Skew:        -0.038ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.840ns = ( 99.160 - 100.000 ) 
    Source Clock Delay      (SCD):    -0.390ns
    Clock Pessimism Removal (CPR):    0.412ns
  Clock Uncertainty:      0.147ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.286ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_pll_example rise edge)
                                                      0.000     0.000 r  
    D18                                               0.000     0.000 r  clk_50M (IN)
                         net (fo=0)                   0.000     0.000    clock_gen/inst/clk_in1
    D18                  IBUF (Prop_ibuf_I_O)         1.465     1.465 r  clock_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.065     2.530    clock_gen/inst/clk_in1_pll_example
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.240    -3.710 r  clock_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.714    -1.996    clock_gen/inst/clk_out1_pll_example
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.081    -1.915 r  clock_gen/inst/clkout1_buf/O
                         net (fo=221, routed)         1.525    -0.390    serial0/ext_uart_r/tickgen/clk_out1
    SLICE_X15Y31         FDRE                                         r  serial0/ext_uart_r/tickgen/Acc_reg[21]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y31         FDRE (Prop_fdre_C_Q)         0.379    -0.011 r  serial0/ext_uart_r/tickgen/Acc_reg[21]/Q
                         net (fo=11, routed)          1.054     1.043    serial0/ext_uart_r/tickgen/OversamplingTick
    SLICE_X11Y36         LUT4 (Prop_lut4_I0_O)        0.105     1.148 r  serial0/ext_uart_r/tickgen/FSM_onehot_RxD_state[10]_i_4/O
                         net (fo=3, routed)           0.946     2.094    serial0/ext_uart_r/tickgen/FSM_onehot_RxD_state[10]_i_4_n_0
    SLICE_X11Y36         LUT4 (Prop_lut4_I0_O)        0.105     2.199 r  serial0/ext_uart_r/tickgen/RxD_data[7]_i_1/O
                         net (fo=8, routed)           0.392     2.591    serial0/ext_uart_r/RxD_data0
    SLICE_X16Y36         FDRE                                         r  serial0/ext_uart_r/RxD_data_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_pll_example rise edge)
                                                    100.000   100.000 r  
    D18                                               0.000   100.000 r  clk_50M (IN)
                         net (fo=0)                   0.000   100.000    clock_gen/inst/clk_in1
    D18                  IBUF (Prop_ibuf_I_O)         1.398   101.398 r  clock_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.004   102.402    clock_gen/inst/clk_in1_pll_example
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.365    96.037 r  clock_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.633    97.670    clock_gen/inst/clk_out1_pll_example
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.077    97.747 r  clock_gen/inst/clkout1_buf/O
                         net (fo=221, routed)         1.413    99.160    serial0/ext_uart_r/clk_out1
    SLICE_X16Y36         FDRE                                         r  serial0/ext_uart_r/RxD_data_reg[0]/C
                         clock pessimism              0.412    99.572    
                         clock uncertainty           -0.147    99.425    
    SLICE_X16Y36         FDRE (Setup_fdre_C_CE)      -0.168    99.257    serial0/ext_uart_r/RxD_data_reg[0]
  -------------------------------------------------------------------
                         required time                         99.257    
                         arrival time                          -2.591    
  -------------------------------------------------------------------
                         slack                                 96.665    

Slack (MET) :             96.665ns  (required time - arrival time)
  Source:                 serial0/ext_uart_r/tickgen/Acc_reg[21]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_pll_example  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            serial0/ext_uart_r/RxD_data_reg[1]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_pll_example  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out1_pll_example
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (clk_out1_pll_example rise@100.000ns - clk_out1_pll_example rise@0.000ns)
  Data Path Delay:        2.981ns  (logic 0.589ns (19.756%)  route 2.392ns (80.244%))
  Logic Levels:           2  (LUT4=2)
  Clock Path Skew:        -0.038ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.840ns = ( 99.160 - 100.000 ) 
    Source Clock Delay      (SCD):    -0.390ns
    Clock Pessimism Removal (CPR):    0.412ns
  Clock Uncertainty:      0.147ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.286ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_pll_example rise edge)
                                                      0.000     0.000 r  
    D18                                               0.000     0.000 r  clk_50M (IN)
                         net (fo=0)                   0.000     0.000    clock_gen/inst/clk_in1
    D18                  IBUF (Prop_ibuf_I_O)         1.465     1.465 r  clock_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.065     2.530    clock_gen/inst/clk_in1_pll_example
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.240    -3.710 r  clock_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.714    -1.996    clock_gen/inst/clk_out1_pll_example
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.081    -1.915 r  clock_gen/inst/clkout1_buf/O
                         net (fo=221, routed)         1.525    -0.390    serial0/ext_uart_r/tickgen/clk_out1
    SLICE_X15Y31         FDRE                                         r  serial0/ext_uart_r/tickgen/Acc_reg[21]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y31         FDRE (Prop_fdre_C_Q)         0.379    -0.011 r  serial0/ext_uart_r/tickgen/Acc_reg[21]/Q
                         net (fo=11, routed)          1.054     1.043    serial0/ext_uart_r/tickgen/OversamplingTick
    SLICE_X11Y36         LUT4 (Prop_lut4_I0_O)        0.105     1.148 r  serial0/ext_uart_r/tickgen/FSM_onehot_RxD_state[10]_i_4/O
                         net (fo=3, routed)           0.946     2.094    serial0/ext_uart_r/tickgen/FSM_onehot_RxD_state[10]_i_4_n_0
    SLICE_X11Y36         LUT4 (Prop_lut4_I0_O)        0.105     2.199 r  serial0/ext_uart_r/tickgen/RxD_data[7]_i_1/O
                         net (fo=8, routed)           0.392     2.591    serial0/ext_uart_r/RxD_data0
    SLICE_X16Y36         FDRE                                         r  serial0/ext_uart_r/RxD_data_reg[1]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_pll_example rise edge)
                                                    100.000   100.000 r  
    D18                                               0.000   100.000 r  clk_50M (IN)
                         net (fo=0)                   0.000   100.000    clock_gen/inst/clk_in1
    D18                  IBUF (Prop_ibuf_I_O)         1.398   101.398 r  clock_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.004   102.402    clock_gen/inst/clk_in1_pll_example
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.365    96.037 r  clock_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.633    97.670    clock_gen/inst/clk_out1_pll_example
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.077    97.747 r  clock_gen/inst/clkout1_buf/O
                         net (fo=221, routed)         1.413    99.160    serial0/ext_uart_r/clk_out1
    SLICE_X16Y36         FDRE                                         r  serial0/ext_uart_r/RxD_data_reg[1]/C
                         clock pessimism              0.412    99.572    
                         clock uncertainty           -0.147    99.425    
    SLICE_X16Y36         FDRE (Setup_fdre_C_CE)      -0.168    99.257    serial0/ext_uart_r/RxD_data_reg[1]
  -------------------------------------------------------------------
                         required time                         99.257    
                         arrival time                          -2.591    
  -------------------------------------------------------------------
                         slack                                 96.665    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.105ns  (arrival time - required time)
  Source:                 serial0/ext_uart_tx_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_pll_example  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            serial0/ext_uart_t/TxD_shift_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_pll_example  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out1_pll_example
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_pll_example rise@0.000ns - clk_out1_pll_example rise@0.000ns)
  Data Path Delay:        0.239ns  (logic 0.186ns (77.679%)  route 0.053ns (22.321%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.706ns
    Source Clock Delay      (SCD):    -0.472ns
    Clock Pessimism Removal (CPR):    -0.247ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_pll_example rise edge)
                                                      0.000     0.000 r  
    D18                                               0.000     0.000 r  clk_50M (IN)
                         net (fo=0)                   0.000     0.000    clock_gen/inst/clk_in1
    D18                  IBUF (Prop_ibuf_I_O)         0.301     0.301 r  clock_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.741    clock_gen/inst/clk_in1_pll_example
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.541    -1.799 r  clock_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.662    -1.137    clock_gen/inst/clk_out1_pll_example
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.111 r  clock_gen/inst/clkout1_buf/O
                         net (fo=221, routed)         0.639    -0.472    serial0/clk_out1
    SLICE_X13Y38         FDRE                                         r  serial0/ext_uart_tx_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y38         FDRE (Prop_fdre_C_Q)         0.141    -0.331 r  serial0/ext_uart_tx_reg[2]/Q
                         net (fo=1, routed)           0.053    -0.277    serial0/ext_uart_t/ext_uart_tx[2]
    SLICE_X12Y38         LUT4 (Prop_lut4_I0_O)        0.045    -0.232 r  serial0/ext_uart_t/TxD_shift[2]_i_1/O
                         net (fo=1, routed)           0.000    -0.232    serial0/ext_uart_t/TxD_shift[2]_i_1_n_0
    SLICE_X12Y38         FDRE                                         r  serial0/ext_uart_t/TxD_shift_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_pll_example rise edge)
                                                      0.000     0.000 r  
    D18                                               0.000     0.000 r  clk_50M (IN)
                         net (fo=0)                   0.000     0.000    clock_gen/inst/clk_in1
    D18                  IBUF (Prop_ibuf_I_O)         0.489     0.489 r  clock_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.970    clock_gen/inst/clk_in1_pll_example
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.334    -2.364 r  clock_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.716    -1.649    clock_gen/inst/clk_out1_pll_example
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.620 r  clock_gen/inst/clkout1_buf/O
                         net (fo=221, routed)         0.914    -0.706    serial0/ext_uart_t/clk_out1
    SLICE_X12Y38         FDRE                                         r  serial0/ext_uart_t/TxD_shift_reg[2]/C
                         clock pessimism              0.247    -0.459    
    SLICE_X12Y38         FDRE (Hold_fdre_C_D)         0.121    -0.338    serial0/ext_uart_t/TxD_shift_reg[2]
  -------------------------------------------------------------------
                         required time                          0.338    
                         arrival time                          -0.232    
  -------------------------------------------------------------------
                         slack                                  0.105    

Slack (MET) :             0.139ns  (arrival time - required time)
  Source:                 serial0/ext_uart_tx_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_pll_example  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            serial0/ext_uart_t/TxD_shift_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_pll_example  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out1_pll_example
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_pll_example rise@0.000ns - clk_out1_pll_example rise@0.000ns)
  Data Path Delay:        0.272ns  (logic 0.186ns (68.270%)  route 0.086ns (31.730%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.706ns
    Source Clock Delay      (SCD):    -0.472ns
    Clock Pessimism Removal (CPR):    -0.247ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_pll_example rise edge)
                                                      0.000     0.000 r  
    D18                                               0.000     0.000 r  clk_50M (IN)
                         net (fo=0)                   0.000     0.000    clock_gen/inst/clk_in1
    D18                  IBUF (Prop_ibuf_I_O)         0.301     0.301 r  clock_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.741    clock_gen/inst/clk_in1_pll_example
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.541    -1.799 r  clock_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.662    -1.137    clock_gen/inst/clk_out1_pll_example
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.111 r  clock_gen/inst/clkout1_buf/O
                         net (fo=221, routed)         0.639    -0.472    serial0/clk_out1
    SLICE_X13Y38         FDRE                                         r  serial0/ext_uart_tx_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y38         FDRE (Prop_fdre_C_Q)         0.141    -0.331 r  serial0/ext_uart_tx_reg[0]/Q
                         net (fo=1, routed)           0.086    -0.244    serial0/ext_uart_t/ext_uart_tx[0]
    SLICE_X12Y38         LUT4 (Prop_lut4_I0_O)        0.045    -0.199 r  serial0/ext_uart_t/TxD_shift[0]_i_1/O
                         net (fo=1, routed)           0.000    -0.199    serial0/ext_uart_t/TxD_shift[0]_i_1_n_0
    SLICE_X12Y38         FDRE                                         r  serial0/ext_uart_t/TxD_shift_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_pll_example rise edge)
                                                      0.000     0.000 r  
    D18                                               0.000     0.000 r  clk_50M (IN)
                         net (fo=0)                   0.000     0.000    clock_gen/inst/clk_in1
    D18                  IBUF (Prop_ibuf_I_O)         0.489     0.489 r  clock_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.970    clock_gen/inst/clk_in1_pll_example
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.334    -2.364 r  clock_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.716    -1.649    clock_gen/inst/clk_out1_pll_example
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.620 r  clock_gen/inst/clkout1_buf/O
                         net (fo=221, routed)         0.914    -0.706    serial0/ext_uart_t/clk_out1
    SLICE_X12Y38         FDRE                                         r  serial0/ext_uart_t/TxD_shift_reg[0]/C
                         clock pessimism              0.247    -0.459    
    SLICE_X12Y38         FDRE (Hold_fdre_C_D)         0.120    -0.339    serial0/ext_uart_t/TxD_shift_reg[0]
  -------------------------------------------------------------------
                         required time                          0.339    
                         arrival time                          -0.199    
  -------------------------------------------------------------------
                         slack                                  0.139    

Slack (MET) :             0.140ns  (arrival time - required time)
  Source:                 serial0/ext_uart_tx_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_pll_example  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            serial0/ext_uart_t/TxD_shift_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_pll_example  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out1_pll_example
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_pll_example rise@0.000ns - clk_out1_pll_example rise@0.000ns)
  Data Path Delay:        0.274ns  (logic 0.186ns (67.773%)  route 0.088ns (32.227%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.706ns
    Source Clock Delay      (SCD):    -0.472ns
    Clock Pessimism Removal (CPR):    -0.247ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_pll_example rise edge)
                                                      0.000     0.000 r  
    D18                                               0.000     0.000 r  clk_50M (IN)
                         net (fo=0)                   0.000     0.000    clock_gen/inst/clk_in1
    D18                  IBUF (Prop_ibuf_I_O)         0.301     0.301 r  clock_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.741    clock_gen/inst/clk_in1_pll_example
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.541    -1.799 r  clock_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.662    -1.137    clock_gen/inst/clk_out1_pll_example
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.111 r  clock_gen/inst/clkout1_buf/O
                         net (fo=221, routed)         0.639    -0.472    serial0/clk_out1
    SLICE_X13Y38         FDRE                                         r  serial0/ext_uart_tx_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y38         FDRE (Prop_fdre_C_Q)         0.141    -0.331 r  serial0/ext_uart_tx_reg[3]/Q
                         net (fo=1, routed)           0.088    -0.242    serial0/ext_uart_t/ext_uart_tx[3]
    SLICE_X12Y38         LUT4 (Prop_lut4_I0_O)        0.045    -0.197 r  serial0/ext_uart_t/TxD_shift[3]_i_1/O
                         net (fo=1, routed)           0.000    -0.197    serial0/ext_uart_t/TxD_shift[3]_i_1_n_0
    SLICE_X12Y38         FDRE                                         r  serial0/ext_uart_t/TxD_shift_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_pll_example rise edge)
                                                      0.000     0.000 r  
    D18                                               0.000     0.000 r  clk_50M (IN)
                         net (fo=0)                   0.000     0.000    clock_gen/inst/clk_in1
    D18                  IBUF (Prop_ibuf_I_O)         0.489     0.489 r  clock_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.970    clock_gen/inst/clk_in1_pll_example
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.334    -2.364 r  clock_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.716    -1.649    clock_gen/inst/clk_out1_pll_example
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.620 r  clock_gen/inst/clkout1_buf/O
                         net (fo=221, routed)         0.914    -0.706    serial0/ext_uart_t/clk_out1
    SLICE_X12Y38         FDRE                                         r  serial0/ext_uart_t/TxD_shift_reg[3]/C
                         clock pessimism              0.247    -0.459    
    SLICE_X12Y38         FDRE (Hold_fdre_C_D)         0.121    -0.338    serial0/ext_uart_t/TxD_shift_reg[3]
  -------------------------------------------------------------------
                         required time                          0.338    
                         arrival time                          -0.197    
  -------------------------------------------------------------------
                         slack                                  0.140    

Slack (MET) :             0.185ns  (arrival time - required time)
  Source:                 serial0/ext_uart_tx_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_pll_example  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            serial0/ext_uart_t/TxD_shift_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_pll_example  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out1_pll_example
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_pll_example rise@0.000ns - clk_out1_pll_example rise@0.000ns)
  Data Path Delay:        0.319ns  (logic 0.186ns (58.386%)  route 0.133ns (41.614%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.706ns
    Source Clock Delay      (SCD):    -0.472ns
    Clock Pessimism Removal (CPR):    -0.247ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_pll_example rise edge)
                                                      0.000     0.000 r  
    D18                                               0.000     0.000 r  clk_50M (IN)
                         net (fo=0)                   0.000     0.000    clock_gen/inst/clk_in1
    D18                  IBUF (Prop_ibuf_I_O)         0.301     0.301 r  clock_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.741    clock_gen/inst/clk_in1_pll_example
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.541    -1.799 r  clock_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.662    -1.137    clock_gen/inst/clk_out1_pll_example
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.111 r  clock_gen/inst/clkout1_buf/O
                         net (fo=221, routed)         0.639    -0.472    serial0/clk_out1
    SLICE_X13Y38         FDRE                                         r  serial0/ext_uart_tx_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y38         FDRE (Prop_fdre_C_Q)         0.141    -0.331 r  serial0/ext_uart_tx_reg[1]/Q
                         net (fo=1, routed)           0.133    -0.198    serial0/ext_uart_t/ext_uart_tx[1]
    SLICE_X12Y38         LUT4 (Prop_lut4_I0_O)        0.045    -0.153 r  serial0/ext_uart_t/TxD_shift[1]_i_1/O
                         net (fo=1, routed)           0.000    -0.153    serial0/ext_uart_t/TxD_shift[1]_i_1_n_0
    SLICE_X12Y38         FDRE                                         r  serial0/ext_uart_t/TxD_shift_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_pll_example rise edge)
                                                      0.000     0.000 r  
    D18                                               0.000     0.000 r  clk_50M (IN)
                         net (fo=0)                   0.000     0.000    clock_gen/inst/clk_in1
    D18                  IBUF (Prop_ibuf_I_O)         0.489     0.489 r  clock_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.970    clock_gen/inst/clk_in1_pll_example
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.334    -2.364 r  clock_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.716    -1.649    clock_gen/inst/clk_out1_pll_example
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.620 r  clock_gen/inst/clkout1_buf/O
                         net (fo=221, routed)         0.914    -0.706    serial0/ext_uart_t/clk_out1
    SLICE_X12Y38         FDRE                                         r  serial0/ext_uart_t/TxD_shift_reg[1]/C
                         clock pessimism              0.247    -0.459    
    SLICE_X12Y38         FDRE (Hold_fdre_C_D)         0.121    -0.338    serial0/ext_uart_t/TxD_shift_reg[1]
  -------------------------------------------------------------------
                         required time                          0.338    
                         arrival time                          -0.153    
  -------------------------------------------------------------------
                         slack                                  0.185    

Slack (MET) :             0.189ns  (arrival time - required time)
  Source:                 serial0/ext_uart_r/RxD_data_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_pll_example  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            serial0/ext_uart_buffer_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_pll_example  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out1_pll_example
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_pll_example rise@0.000ns - clk_out1_pll_example rise@0.000ns)
  Data Path Delay:        0.248ns  (logic 0.141ns (56.853%)  route 0.107ns (43.147%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.709ns
    Source Clock Delay      (SCD):    -0.475ns
    Clock Pessimism Removal (CPR):    -0.247ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_pll_example rise edge)
                                                      0.000     0.000 r  
    D18                                               0.000     0.000 r  clk_50M (IN)
                         net (fo=0)                   0.000     0.000    clock_gen/inst/clk_in1
    D18                  IBUF (Prop_ibuf_I_O)         0.301     0.301 r  clock_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.741    clock_gen/inst/clk_in1_pll_example
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.541    -1.799 r  clock_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.662    -1.137    clock_gen/inst/clk_out1_pll_example
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.111 r  clock_gen/inst/clkout1_buf/O
                         net (fo=221, routed)         0.636    -0.475    serial0/ext_uart_r/clk_out1
    SLICE_X16Y36         FDRE                                         r  serial0/ext_uart_r/RxD_data_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X16Y36         FDRE (Prop_fdre_C_Q)         0.141    -0.334 r  serial0/ext_uart_r/RxD_data_reg[0]/Q
                         net (fo=1, routed)           0.107    -0.227    serial0/RxD_data[0]
    SLICE_X17Y36         FDRE                                         r  serial0/ext_uart_buffer_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_pll_example rise edge)
                                                      0.000     0.000 r  
    D18                                               0.000     0.000 r  clk_50M (IN)
                         net (fo=0)                   0.000     0.000    clock_gen/inst/clk_in1
    D18                  IBUF (Prop_ibuf_I_O)         0.489     0.489 r  clock_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.970    clock_gen/inst/clk_in1_pll_example
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.334    -2.364 r  clock_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.716    -1.649    clock_gen/inst/clk_out1_pll_example
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.620 r  clock_gen/inst/clkout1_buf/O
                         net (fo=221, routed)         0.911    -0.709    serial0/clk_out1
    SLICE_X17Y36         FDRE                                         r  serial0/ext_uart_buffer_reg[0]/C
                         clock pessimism              0.247    -0.462    
    SLICE_X17Y36         FDRE (Hold_fdre_C_D)         0.046    -0.416    serial0/ext_uart_buffer_reg[0]
  -------------------------------------------------------------------
                         required time                          0.416    
                         arrival time                          -0.227    
  -------------------------------------------------------------------
                         slack                                  0.189    

Slack (MET) :             0.195ns  (arrival time - required time)
  Source:                 serial0/ext_uart_t/FSM_onehot_TxD_state_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_pll_example  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            serial0/ext_uart_t/FSM_onehot_TxD_state_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_pll_example  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out1_pll_example
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_pll_example rise@0.000ns - clk_out1_pll_example rise@0.000ns)
  Data Path Delay:        0.315ns  (logic 0.246ns (78.041%)  route 0.069ns (21.959%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.709ns
    Source Clock Delay      (SCD):    -0.474ns
    Clock Pessimism Removal (CPR):    -0.235ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_pll_example rise edge)
                                                      0.000     0.000 r  
    D18                                               0.000     0.000 r  clk_50M (IN)
                         net (fo=0)                   0.000     0.000    clock_gen/inst/clk_in1
    D18                  IBUF (Prop_ibuf_I_O)         0.301     0.301 r  clock_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.741    clock_gen/inst/clk_in1_pll_example
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.541    -1.799 r  clock_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.662    -1.137    clock_gen/inst/clk_out1_pll_example
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.111 r  clock_gen/inst/clkout1_buf/O
                         net (fo=221, routed)         0.637    -0.474    serial0/ext_uart_t/clk_out1
    SLICE_X12Y35         FDRE                                         r  serial0/ext_uart_t/FSM_onehot_TxD_state_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y35         FDRE (Prop_fdre_C_Q)         0.148    -0.326 r  serial0/ext_uart_t/FSM_onehot_TxD_state_reg[10]/Q
                         net (fo=2, routed)           0.069    -0.256    serial0/ext_uart_t/tickgen/Q[3]
    SLICE_X12Y35         LUT3 (Prop_lut3_I0_O)        0.098    -0.158 r  serial0/ext_uart_t/tickgen/FSM_onehot_TxD_state[0]_i_1/O
                         net (fo=1, routed)           0.000    -0.158    serial0/ext_uart_t/tickgen_n_3
    SLICE_X12Y35         FDRE                                         r  serial0/ext_uart_t/FSM_onehot_TxD_state_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_pll_example rise edge)
                                                      0.000     0.000 r  
    D18                                               0.000     0.000 r  clk_50M (IN)
                         net (fo=0)                   0.000     0.000    clock_gen/inst/clk_in1
    D18                  IBUF (Prop_ibuf_I_O)         0.489     0.489 r  clock_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.970    clock_gen/inst/clk_in1_pll_example
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.334    -2.364 r  clock_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.716    -1.649    clock_gen/inst/clk_out1_pll_example
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.620 r  clock_gen/inst/clkout1_buf/O
                         net (fo=221, routed)         0.911    -0.709    serial0/ext_uart_t/clk_out1
    SLICE_X12Y35         FDRE                                         r  serial0/ext_uart_t/FSM_onehot_TxD_state_reg[0]/C
                         clock pessimism              0.235    -0.474    
    SLICE_X12Y35         FDRE (Hold_fdre_C_D)         0.120    -0.354    serial0/ext_uart_t/FSM_onehot_TxD_state_reg[0]
  -------------------------------------------------------------------
                         required time                          0.354    
                         arrival time                          -0.158    
  -------------------------------------------------------------------
                         slack                                  0.195    

Slack (MET) :             0.199ns  (arrival time - required time)
  Source:                 serial0/ext_uart_r/Filter_cnt_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_pll_example  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            serial0/ext_uart_r/RxD_bit_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_pll_example  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out1_pll_example
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_pll_example rise@0.000ns - clk_out1_pll_example rise@0.000ns)
  Data Path Delay:        0.291ns  (logic 0.227ns (78.106%)  route 0.064ns (21.894%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.709ns
    Source Clock Delay      (SCD):    -0.474ns
    Clock Pessimism Removal (CPR):    -0.235ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_pll_example rise edge)
                                                      0.000     0.000 r  
    D18                                               0.000     0.000 r  clk_50M (IN)
                         net (fo=0)                   0.000     0.000    clock_gen/inst/clk_in1
    D18                  IBUF (Prop_ibuf_I_O)         0.301     0.301 r  clock_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.741    clock_gen/inst/clk_in1_pll_example
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.541    -1.799 r  clock_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.662    -1.137    clock_gen/inst/clk_out1_pll_example
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.111 r  clock_gen/inst/clkout1_buf/O
                         net (fo=221, routed)         0.637    -0.474    serial0/ext_uart_r/clk_out1
    SLICE_X11Y35         FDRE                                         r  serial0/ext_uart_r/Filter_cnt_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y35         FDRE (Prop_fdre_C_Q)         0.128    -0.346 r  serial0/ext_uart_r/Filter_cnt_reg[1]/Q
                         net (fo=3, routed)           0.064    -0.282    serial0/ext_uart_r/tickgen/RxD_bit_reg_2
    SLICE_X11Y35         LUT4 (Prop_lut4_I1_O)        0.099    -0.183 r  serial0/ext_uart_r/tickgen/RxD_bit_i_1/O
                         net (fo=1, routed)           0.000    -0.183    serial0/ext_uart_r/tickgen_n_1
    SLICE_X11Y35         FDRE                                         r  serial0/ext_uart_r/RxD_bit_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_pll_example rise edge)
                                                      0.000     0.000 r  
    D18                                               0.000     0.000 r  clk_50M (IN)
                         net (fo=0)                   0.000     0.000    clock_gen/inst/clk_in1
    D18                  IBUF (Prop_ibuf_I_O)         0.489     0.489 r  clock_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.970    clock_gen/inst/clk_in1_pll_example
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.334    -2.364 r  clock_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.716    -1.649    clock_gen/inst/clk_out1_pll_example
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.620 r  clock_gen/inst/clkout1_buf/O
                         net (fo=221, routed)         0.911    -0.709    serial0/ext_uart_r/clk_out1
    SLICE_X11Y35         FDRE                                         r  serial0/ext_uart_r/RxD_bit_reg/C
                         clock pessimism              0.235    -0.474    
    SLICE_X11Y35         FDRE (Hold_fdre_C_D)         0.092    -0.382    serial0/ext_uart_r/RxD_bit_reg
  -------------------------------------------------------------------
                         required time                          0.382    
                         arrival time                          -0.183    
  -------------------------------------------------------------------
                         slack                                  0.199    

Slack (MET) :             0.202ns  (arrival time - required time)
  Source:                 serial0/ext_uart_r/FSM_onehot_RxD_state_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_pll_example  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            serial0/ext_uart_r/OversamplingCnt_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_pll_example  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out1_pll_example
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_pll_example rise@0.000ns - clk_out1_pll_example rise@0.000ns)
  Data Path Delay:        0.337ns  (logic 0.186ns (55.154%)  route 0.151ns (44.846%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.709ns
    Source Clock Delay      (SCD):    -0.474ns
    Clock Pessimism Removal (CPR):    -0.250ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_pll_example rise edge)
                                                      0.000     0.000 r  
    D18                                               0.000     0.000 r  clk_50M (IN)
                         net (fo=0)                   0.000     0.000    clock_gen/inst/clk_in1
    D18                  IBUF (Prop_ibuf_I_O)         0.301     0.301 r  clock_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.741    clock_gen/inst/clk_in1_pll_example
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.541    -1.799 r  clock_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.662    -1.137    clock_gen/inst/clk_out1_pll_example
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.111 r  clock_gen/inst/clkout1_buf/O
                         net (fo=221, routed)         0.637    -0.474    serial0/ext_uart_r/clk_out1
    SLICE_X11Y36         FDRE                                         r  serial0/ext_uart_r/FSM_onehot_RxD_state_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y36         FDRE (Prop_fdre_C_Q)         0.141    -0.333 f  serial0/ext_uart_r/FSM_onehot_RxD_state_reg[0]/Q
                         net (fo=5, routed)           0.151    -0.181    serial0/ext_uart_r/OversamplingCnt0
    SLICE_X10Y35         LUT3 (Prop_lut3_I1_O)        0.045    -0.136 r  serial0/ext_uart_r/OversamplingCnt[0]_i_1/O
                         net (fo=1, routed)           0.000    -0.136    serial0/ext_uart_r/OversamplingCnt[0]_i_1_n_0
    SLICE_X10Y35         FDRE                                         r  serial0/ext_uart_r/OversamplingCnt_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_pll_example rise edge)
                                                      0.000     0.000 r  
    D18                                               0.000     0.000 r  clk_50M (IN)
                         net (fo=0)                   0.000     0.000    clock_gen/inst/clk_in1
    D18                  IBUF (Prop_ibuf_I_O)         0.489     0.489 r  clock_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.970    clock_gen/inst/clk_in1_pll_example
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.334    -2.364 r  clock_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.716    -1.649    clock_gen/inst/clk_out1_pll_example
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.620 r  clock_gen/inst/clkout1_buf/O
                         net (fo=221, routed)         0.911    -0.709    serial0/ext_uart_r/clk_out1
    SLICE_X10Y35         FDRE                                         r  serial0/ext_uart_r/OversamplingCnt_reg[0]/C
                         clock pessimism              0.250    -0.459    
    SLICE_X10Y35         FDRE (Hold_fdre_C_D)         0.120    -0.339    serial0/ext_uart_r/OversamplingCnt_reg[0]
  -------------------------------------------------------------------
                         required time                          0.339    
                         arrival time                          -0.136    
  -------------------------------------------------------------------
                         slack                                  0.202    

Slack (MET) :             0.215ns  (arrival time - required time)
  Source:                 serial0/ext_uart_r/RxD_data_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_pll_example  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            serial0/ext_uart_buffer_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_pll_example  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out1_pll_example
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_pll_example rise@0.000ns - clk_out1_pll_example rise@0.000ns)
  Data Path Delay:        0.249ns  (logic 0.128ns (51.308%)  route 0.121ns (48.692%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.709ns
    Source Clock Delay      (SCD):    -0.475ns
    Clock Pessimism Removal (CPR):    -0.247ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_pll_example rise edge)
                                                      0.000     0.000 r  
    D18                                               0.000     0.000 r  clk_50M (IN)
                         net (fo=0)                   0.000     0.000    clock_gen/inst/clk_in1
    D18                  IBUF (Prop_ibuf_I_O)         0.301     0.301 r  clock_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.741    clock_gen/inst/clk_in1_pll_example
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.541    -1.799 r  clock_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.662    -1.137    clock_gen/inst/clk_out1_pll_example
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.111 r  clock_gen/inst/clkout1_buf/O
                         net (fo=221, routed)         0.636    -0.475    serial0/ext_uart_r/clk_out1
    SLICE_X16Y36         FDRE                                         r  serial0/ext_uart_r/RxD_data_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X16Y36         FDRE (Prop_fdre_C_Q)         0.128    -0.347 r  serial0/ext_uart_r/RxD_data_reg[4]/Q
                         net (fo=2, routed)           0.121    -0.225    serial0/RxD_data[4]
    SLICE_X17Y36         FDRE                                         r  serial0/ext_uart_buffer_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_pll_example rise edge)
                                                      0.000     0.000 r  
    D18                                               0.000     0.000 r  clk_50M (IN)
                         net (fo=0)                   0.000     0.000    clock_gen/inst/clk_in1
    D18                  IBUF (Prop_ibuf_I_O)         0.489     0.489 r  clock_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.970    clock_gen/inst/clk_in1_pll_example
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.334    -2.364 r  clock_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.716    -1.649    clock_gen/inst/clk_out1_pll_example
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.620 r  clock_gen/inst/clkout1_buf/O
                         net (fo=221, routed)         0.911    -0.709    serial0/clk_out1
    SLICE_X17Y36         FDRE                                         r  serial0/ext_uart_buffer_reg[4]/C
                         clock pessimism              0.247    -0.462    
    SLICE_X17Y36         FDRE (Hold_fdre_C_D)         0.021    -0.441    serial0/ext_uart_buffer_reg[4]
  -------------------------------------------------------------------
                         required time                          0.441    
                         arrival time                          -0.225    
  -------------------------------------------------------------------
                         slack                                  0.215    

Slack (MET) :             0.221ns  (arrival time - required time)
  Source:                 serial0/ext_uart_r/RxD_sync_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_pll_example  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            serial0/ext_uart_r/RxD_sync_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_pll_example  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out1_pll_example
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_pll_example rise@0.000ns - clk_out1_pll_example rise@0.000ns)
  Data Path Delay:        0.388ns  (logic 0.187ns (48.156%)  route 0.201ns (51.844%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.036ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.709ns
    Source Clock Delay      (SCD):    -0.474ns
    Clock Pessimism Removal (CPR):    -0.271ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_pll_example rise edge)
                                                      0.000     0.000 r  
    D18                                               0.000     0.000 r  clk_50M (IN)
                         net (fo=0)                   0.000     0.000    clock_gen/inst/clk_in1
    D18                  IBUF (Prop_ibuf_I_O)         0.301     0.301 r  clock_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.741    clock_gen/inst/clk_in1_pll_example
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.541    -1.799 r  clock_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.662    -1.137    clock_gen/inst/clk_out1_pll_example
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.111 r  clock_gen/inst/clkout1_buf/O
                         net (fo=221, routed)         0.637    -0.474    serial0/ext_uart_r/clk_out1
    SLICE_X9Y35          FDRE                                         r  serial0/ext_uart_r/RxD_sync_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y35          FDRE (Prop_fdre_C_Q)         0.141    -0.333 r  serial0/ext_uart_r/RxD_sync_reg[0]/Q
                         net (fo=1, routed)           0.201    -0.131    serial0/ext_uart_r/RxD_sync_reg_n_0_[0]
    SLICE_X10Y35         LUT3 (Prop_lut3_I0_O)        0.046    -0.085 r  serial0/ext_uart_r/RxD_sync[1]_i_1/O
                         net (fo=1, routed)           0.000    -0.085    serial0/ext_uart_r/RxD_sync[1]_i_1_n_0
    SLICE_X10Y35         FDRE                                         r  serial0/ext_uart_r/RxD_sync_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_pll_example rise edge)
                                                      0.000     0.000 r  
    D18                                               0.000     0.000 r  clk_50M (IN)
                         net (fo=0)                   0.000     0.000    clock_gen/inst/clk_in1
    D18                  IBUF (Prop_ibuf_I_O)         0.489     0.489 r  clock_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.970    clock_gen/inst/clk_in1_pll_example
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.334    -2.364 r  clock_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.716    -1.649    clock_gen/inst/clk_out1_pll_example
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.620 r  clock_gen/inst/clkout1_buf/O
                         net (fo=221, routed)         0.911    -0.709    serial0/ext_uart_r/clk_out1
    SLICE_X10Y35         FDRE                                         r  serial0/ext_uart_r/RxD_sync_reg[1]/C
                         clock pessimism              0.271    -0.438    
    SLICE_X10Y35         FDRE (Hold_fdre_C_D)         0.131    -0.307    serial0/ext_uart_r/RxD_sync_reg[1]
  -------------------------------------------------------------------
                         required time                          0.307    
                         arrival time                          -0.085    
  -------------------------------------------------------------------
                         slack                                  0.221    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_out1_pll_example
Waveform(ns):       { 0.000 50.000 }
Period(ns):         100.000
Sources:            { clock_gen/inst/mmcm_adv_inst/CLKOUT0 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     BUFG/I              n/a            1.592         100.000     98.408     BUFGCTRL_X0Y16   clock_gen/inst/clkout1_buf/I
Min Period        n/a     MMCME2_ADV/CLKOUT0  n/a            1.249         100.000     98.751     MMCME2_ADV_X0Y3  clock_gen/inst/mmcm_adv_inst/CLKOUT0
Min Period        n/a     FDRE/C              n/a            1.000         100.000     99.000     SLICE_X16Y40     ram0/lock_addr_reg[0]/C
Min Period        n/a     FDRE/C              n/a            1.000         100.000     99.000     SLICE_X10Y43     ram0/lock_addr_reg[10]/C
Min Period        n/a     FDRE/C              n/a            1.000         100.000     99.000     SLICE_X10Y43     ram0/lock_addr_reg[10]_lopt_replica/C
Min Period        n/a     FDRE/C              n/a            1.000         100.000     99.000     SLICE_X8Y31      ram0/lock_addr_reg[11]/C
Min Period        n/a     FDRE/C              n/a            1.000         100.000     99.000     SLICE_X8Y39      ram0/lock_addr_reg[11]_lopt_replica/C
Min Period        n/a     FDRE/C              n/a            1.000         100.000     99.000     SLICE_X8Y37      ram0/lock_addr_reg[12]/C
Min Period        n/a     FDRE/C              n/a            1.000         100.000     99.000     SLICE_X8Y39      ram0/lock_addr_reg[12]_lopt_replica/C
Min Period        n/a     FDRE/C              n/a            1.000         100.000     99.000     SLICE_X13Y39     ram0/lock_addr_reg[13]/C
Max Period        n/a     MMCME2_ADV/CLKOUT0  n/a            213.360       100.000     113.360    MMCME2_ADV_X0Y3  clock_gen/inst/mmcm_adv_inst/CLKOUT0
Low Pulse Width   Fast    FDRE/C              n/a            0.500         50.000      49.500     SLICE_X8Y31      ram0/lock_addr_reg[11]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         50.000      49.500     SLICE_X8Y39      ram0/lock_addr_reg[11]_lopt_replica/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         50.000      49.500     SLICE_X8Y37      ram0/lock_addr_reg[12]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         50.000      49.500     SLICE_X8Y39      ram0/lock_addr_reg[12]_lopt_replica/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         50.000      49.500     SLICE_X13Y39     ram0/lock_addr_reg[13]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         50.000      49.500     SLICE_X12Y39     ram0/lock_addr_reg[13]_lopt_replica/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         50.000      49.500     SLICE_X20Y39     ram0/lock_addr_reg[14]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         50.000      49.500     SLICE_X20Y39     ram0/lock_addr_reg[14]_lopt_replica/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         50.000      49.500     SLICE_X8Y31      ram0/lock_addr_reg[17]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         50.000      49.500     SLICE_X10Y31     ram0/lock_addr_reg[18]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         50.000      49.500     SLICE_X16Y40     ram0/lock_addr_reg[0]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         50.000      49.500     SLICE_X8Y31      ram0/lock_addr_reg[11]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         50.000      49.500     SLICE_X8Y39      ram0/lock_addr_reg[11]_lopt_replica/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         50.000      49.500     SLICE_X8Y37      ram0/lock_addr_reg[12]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         50.000      49.500     SLICE_X8Y39      ram0/lock_addr_reg[12]_lopt_replica/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         50.000      49.500     SLICE_X13Y39     ram0/lock_addr_reg[13]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         50.000      49.500     SLICE_X12Y39     ram0/lock_addr_reg[13]_lopt_replica/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         50.000      49.500     SLICE_X20Y39     ram0/lock_addr_reg[14]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         50.000      49.500     SLICE_X20Y39     ram0/lock_addr_reg[14]_lopt_replica/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         50.000      49.500     SLICE_X6Y41      ram0/lock_addr_reg[15]/C



---------------------------------------------------------------------------------------------------
From Clock:  clkfbout_pll_example
  To Clock:  clkfbout_pll_example

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack       18.408ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clkfbout_pll_example
Waveform(ns):       { 0.000 10.000 }
Period(ns):         20.000
Sources:            { clock_gen/inst/mmcm_adv_inst/CLKFBOUT }

Check Type  Corner  Lib Pin              Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period  n/a     BUFG/I               n/a            1.592         20.000      18.408     BUFGCTRL_X0Y17   clock_gen/inst/clkf_buf/I
Min Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            1.249         20.000      18.751     MMCME2_ADV_X0Y3  clock_gen/inst/mmcm_adv_inst/CLKFBOUT
Min Period  n/a     MMCME2_ADV/CLKFBIN   n/a            1.249         20.000      18.751     MMCME2_ADV_X0Y3  clock_gen/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBIN   n/a            100.000       20.000      80.000     MMCME2_ADV_X0Y3  clock_gen/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            213.360       20.000      193.360    MMCME2_ADV_X0Y3  clock_gen/inst/mmcm_adv_inst/CLKFBOUT



