<?xml version="1.0" encoding="UTF-8"?>
<project version="4">
  <component name="ChangeListManager">
    <list default="true" id="348593c9-5b6e-42bc-bf7a-5509d9264a75" name="Default Changelist" comment="">
      <change beforePath="$PROJECT_DIR$/../FPGA/DHT11/db/webdu.asm.qmsg" beforeDir="false" afterPath="$PROJECT_DIR$/../FPGA/DHT11/db/webdu.asm.qmsg" afterDir="false" />
      <change beforePath="$PROJECT_DIR$/../FPGA/DHT11/db/webdu.asm.rdb" beforeDir="false" afterPath="$PROJECT_DIR$/../FPGA/DHT11/db/webdu.asm.rdb" afterDir="false" />
      <change beforePath="$PROJECT_DIR$/../FPGA/DHT11/db/webdu.cmp.cdb" beforeDir="false" afterPath="$PROJECT_DIR$/../FPGA/DHT11/db/webdu.cmp.cdb" afterDir="false" />
      <change beforePath="$PROJECT_DIR$/../FPGA/DHT11/db/webdu.cmp.hdb" beforeDir="false" afterPath="$PROJECT_DIR$/../FPGA/DHT11/db/webdu.cmp.hdb" afterDir="false" />
      <change beforePath="$PROJECT_DIR$/../FPGA/DHT11/db/webdu.cmp.rdb" beforeDir="false" afterPath="$PROJECT_DIR$/../FPGA/DHT11/db/webdu.cmp.rdb" afterDir="false" />
      <change beforePath="$PROJECT_DIR$/../FPGA/DHT11/db/webdu.cycloneive_io_sim_cache.45um_ss_1200mv_85c_slow.hsd" beforeDir="false" afterPath="$PROJECT_DIR$/../FPGA/DHT11/db/webdu.cycloneive_io_sim_cache.45um_ss_1200mv_85c_slow.hsd" afterDir="false" />
      <change beforePath="$PROJECT_DIR$/../FPGA/DHT11/db/webdu.db_info" beforeDir="false" afterPath="$PROJECT_DIR$/../FPGA/DHT11/db/webdu.db_info" afterDir="false" />
      <change beforePath="$PROJECT_DIR$/../FPGA/DHT11/db/webdu.fit.qmsg" beforeDir="false" afterPath="$PROJECT_DIR$/../FPGA/DHT11/db/webdu.fit.qmsg" afterDir="false" />
      <change beforePath="$PROJECT_DIR$/../FPGA/DHT11/db/webdu.map.cdb" beforeDir="false" afterPath="$PROJECT_DIR$/../FPGA/DHT11/db/webdu.map.cdb" afterDir="false" />
      <change beforePath="$PROJECT_DIR$/../FPGA/DHT11/db/webdu.map.hdb" beforeDir="false" afterPath="$PROJECT_DIR$/../FPGA/DHT11/db/webdu.map.hdb" afterDir="false" />
      <change beforePath="$PROJECT_DIR$/../FPGA/DHT11/db/webdu.map.kpt" beforeDir="false" afterPath="$PROJECT_DIR$/../FPGA/DHT11/db/webdu.map.kpt" afterDir="false" />
      <change beforePath="$PROJECT_DIR$/../FPGA/DHT11/db/webdu.map.qmsg" beforeDir="false" afterPath="$PROJECT_DIR$/../FPGA/DHT11/db/webdu.map.qmsg" afterDir="false" />
      <change beforePath="$PROJECT_DIR$/../FPGA/DHT11/db/webdu.map.rdb" beforeDir="false" afterPath="$PROJECT_DIR$/../FPGA/DHT11/db/webdu.map.rdb" afterDir="false" />
      <change beforePath="$PROJECT_DIR$/../FPGA/DHT11/db/webdu.map_bb.cdb" beforeDir="false" afterPath="$PROJECT_DIR$/../FPGA/DHT11/db/webdu.map_bb.cdb" afterDir="false" />
      <change beforePath="$PROJECT_DIR$/../FPGA/DHT11/db/webdu.map_bb.hdb" beforeDir="false" afterPath="$PROJECT_DIR$/../FPGA/DHT11/db/webdu.map_bb.hdb" afterDir="false" />
      <change beforePath="$PROJECT_DIR$/../FPGA/DHT11/db/webdu.pre_map.hdb" beforeDir="false" afterPath="$PROJECT_DIR$/../FPGA/DHT11/db/webdu.pre_map.hdb" afterDir="false" />
      <change beforePath="$PROJECT_DIR$/../FPGA/DHT11/db/webdu.rtlv.hdb" beforeDir="false" afterPath="$PROJECT_DIR$/../FPGA/DHT11/db/webdu.rtlv.hdb" afterDir="false" />
      <change beforePath="$PROJECT_DIR$/../FPGA/DHT11/db/webdu.sgdiff.cdb" beforeDir="false" afterPath="$PROJECT_DIR$/../FPGA/DHT11/db/webdu.sgdiff.cdb" afterDir="false" />
      <change beforePath="$PROJECT_DIR$/../FPGA/DHT11/db/webdu.sgdiff.hdb" beforeDir="false" afterPath="$PROJECT_DIR$/../FPGA/DHT11/db/webdu.sgdiff.hdb" afterDir="false" />
      <change beforePath="$PROJECT_DIR$/../FPGA/DHT11/db/webdu.sta.qmsg" beforeDir="false" afterPath="$PROJECT_DIR$/../FPGA/DHT11/db/webdu.sta.qmsg" afterDir="false" />
      <change beforePath="$PROJECT_DIR$/../FPGA/DHT11/db/webdu.sta_cmp.8_slow_1200mv_85c.tdb" beforeDir="false" afterPath="$PROJECT_DIR$/../FPGA/DHT11/db/webdu.sta_cmp.8_slow_1200mv_85c.tdb" afterDir="false" />
      <change beforePath="$PROJECT_DIR$/../FPGA/DHT11/incremental_db/compiled_partitions/webdu.root_partition.cmp.cdb" beforeDir="false" afterPath="$PROJECT_DIR$/../FPGA/DHT11/incremental_db/compiled_partitions/webdu.root_partition.cmp.cdb" afterDir="false" />
      <change beforePath="$PROJECT_DIR$/../FPGA/DHT11/incremental_db/compiled_partitions/webdu.root_partition.cmp.hdb" beforeDir="false" afterPath="$PROJECT_DIR$/../FPGA/DHT11/incremental_db/compiled_partitions/webdu.root_partition.cmp.hdb" afterDir="false" />
      <change beforePath="$PROJECT_DIR$/../FPGA/DHT11/incremental_db/compiled_partitions/webdu.root_partition.map.cdb" beforeDir="false" afterPath="$PROJECT_DIR$/../FPGA/DHT11/incremental_db/compiled_partitions/webdu.root_partition.map.cdb" afterDir="false" />
      <change beforePath="$PROJECT_DIR$/../FPGA/DHT11/incremental_db/compiled_partitions/webdu.root_partition.map.hbdb.cdb" beforeDir="false" afterPath="$PROJECT_DIR$/../FPGA/DHT11/incremental_db/compiled_partitions/webdu.root_partition.map.hbdb.cdb" afterDir="false" />
      <change beforePath="$PROJECT_DIR$/../FPGA/DHT11/incremental_db/compiled_partitions/webdu.root_partition.map.hbdb.hdb" beforeDir="false" afterPath="$PROJECT_DIR$/../FPGA/DHT11/incremental_db/compiled_partitions/webdu.root_partition.map.hbdb.hdb" afterDir="false" />
      <change beforePath="$PROJECT_DIR$/../FPGA/DHT11/incremental_db/compiled_partitions/webdu.root_partition.map.hdb" beforeDir="false" afterPath="$PROJECT_DIR$/../FPGA/DHT11/incremental_db/compiled_partitions/webdu.root_partition.map.hdb" afterDir="false" />
      <change beforePath="$PROJECT_DIR$/../FPGA/DHT11/incremental_db/compiled_partitions/webdu.root_partition.map.kpt" beforeDir="false" afterPath="$PROJECT_DIR$/../FPGA/DHT11/incremental_db/compiled_partitions/webdu.root_partition.map.kpt" afterDir="false" />
      <change beforePath="$PROJECT_DIR$/../FPGA/DHT11/webdu.asm.rpt" beforeDir="false" afterPath="$PROJECT_DIR$/../FPGA/DHT11/webdu.asm.rpt" afterDir="false" />
      <change beforePath="$PROJECT_DIR$/../FPGA/DHT11/webdu.done" beforeDir="false" afterPath="$PROJECT_DIR$/../FPGA/DHT11/webdu.done" afterDir="false" />
      <change beforePath="$PROJECT_DIR$/../FPGA/DHT11/webdu.fit.rpt" beforeDir="false" afterPath="$PROJECT_DIR$/../FPGA/DHT11/webdu.fit.rpt" afterDir="false" />
      <change beforePath="$PROJECT_DIR$/../FPGA/DHT11/webdu.fit.summary" beforeDir="false" afterPath="$PROJECT_DIR$/../FPGA/DHT11/webdu.fit.summary" afterDir="false" />
      <change beforePath="$PROJECT_DIR$/../FPGA/DHT11/webdu.flow.rpt" beforeDir="false" afterPath="$PROJECT_DIR$/../FPGA/DHT11/webdu.flow.rpt" afterDir="false" />
      <change beforePath="$PROJECT_DIR$/../FPGA/DHT11/webdu.map.rpt" beforeDir="false" afterPath="$PROJECT_DIR$/../FPGA/DHT11/webdu.map.rpt" afterDir="false" />
      <change beforePath="$PROJECT_DIR$/../FPGA/DHT11/webdu.map.summary" beforeDir="false" afterPath="$PROJECT_DIR$/../FPGA/DHT11/webdu.map.summary" afterDir="false" />
      <change beforePath="$PROJECT_DIR$/../FPGA/DHT11/webdu.qws" beforeDir="false" afterPath="$PROJECT_DIR$/../FPGA/DHT11/webdu.qws" afterDir="false" />
      <change beforePath="$PROJECT_DIR$/../FPGA/DHT11/webdu.sta.rpt" beforeDir="false" afterPath="$PROJECT_DIR$/../FPGA/DHT11/webdu.sta.rpt" afterDir="false" />
      <change beforePath="$PROJECT_DIR$/../FPGA/ESP8266/Prj/db/lcd1602.(0).cnf.cdb" beforeDir="false" afterPath="$PROJECT_DIR$/../FPGA/ESP8266/Prj/db/lcd1602.(0).cnf.cdb" afterDir="false" />
      <change beforePath="$PROJECT_DIR$/../FPGA/ESP8266/Prj/db/lcd1602.(0).cnf.hdb" beforeDir="false" afterPath="$PROJECT_DIR$/../FPGA/ESP8266/Prj/db/lcd1602.(0).cnf.hdb" afterDir="false" />
      <change beforePath="$PROJECT_DIR$/../FPGA/ESP8266/Prj/db/lcd1602.ae.hdb" beforeDir="false" afterPath="$PROJECT_DIR$/../FPGA/ESP8266/Prj/db/lcd1602.ae.hdb" afterDir="false" />
      <change beforePath="$PROJECT_DIR$/../FPGA/ESP8266/Prj/db/lcd1602.cbx.xml" beforeDir="false" afterPath="$PROJECT_DIR$/../FPGA/ESP8266/Prj/db/lcd1602.cbx.xml" afterDir="false" />
      <change beforePath="$PROJECT_DIR$/../FPGA/ESP8266/Prj/db/lcd1602.cmp.rdb" beforeDir="false" afterPath="$PROJECT_DIR$/../FPGA/ESP8266/Prj/db/lcd1602.cmp.rdb" afterDir="false" />
      <change beforePath="$PROJECT_DIR$/../FPGA/ESP8266/Prj/db/lcd1602.db_info" beforeDir="false" afterPath="$PROJECT_DIR$/../FPGA/ESP8266/Prj/db/lcd1602.db_info" afterDir="false" />
      <change beforePath="$PROJECT_DIR$/../FPGA/ESP8266/Prj/db/lcd1602.hif" beforeDir="false" afterPath="$PROJECT_DIR$/../FPGA/ESP8266/Prj/db/lcd1602.hif" afterDir="false" />
      <change beforePath="$PROJECT_DIR$/../FPGA/ESP8266/Prj/db/lcd1602.lpc.html" beforeDir="false" afterPath="$PROJECT_DIR$/../FPGA/ESP8266/Prj/db/lcd1602.lpc.html" afterDir="false" />
      <change beforePath="$PROJECT_DIR$/../FPGA/ESP8266/Prj/db/lcd1602.lpc.rdb" beforeDir="false" afterPath="$PROJECT_DIR$/../FPGA/ESP8266/Prj/db/lcd1602.lpc.rdb" afterDir="false" />
      <change beforePath="$PROJECT_DIR$/../FPGA/ESP8266/Prj/db/lcd1602.lpc.txt" beforeDir="false" afterPath="$PROJECT_DIR$/../FPGA/ESP8266/Prj/db/lcd1602.lpc.txt" afterDir="false" />
      <change beforePath="$PROJECT_DIR$/../FPGA/ESP8266/Prj/db/lcd1602.map.qmsg" beforeDir="false" afterPath="$PROJECT_DIR$/../FPGA/ESP8266/Prj/db/lcd1602.map.qmsg" afterDir="false" />
      <change beforePath="$PROJECT_DIR$/../FPGA/ESP8266/Prj/db/lcd1602.map.rdb" beforeDir="false" afterPath="$PROJECT_DIR$/../FPGA/ESP8266/Prj/db/lcd1602.map.rdb" afterDir="false" />
      <change beforePath="$PROJECT_DIR$/../FPGA/ESP8266/Prj/db/lcd1602.pre_map.cdb" beforeDir="false" afterPath="$PROJECT_DIR$/../FPGA/ESP8266/Prj/db/lcd1602.pre_map.cdb" afterDir="false" />
      <change beforePath="$PROJECT_DIR$/../FPGA/ESP8266/Prj/db/lcd1602.pre_map.hdb" beforeDir="false" afterPath="$PROJECT_DIR$/../FPGA/ESP8266/Prj/db/lcd1602.pre_map.hdb" afterDir="false" />
      <change beforePath="$PROJECT_DIR$/../FPGA/ESP8266/Prj/db/lcd1602.rpp.qmsg" beforeDir="false" afterPath="$PROJECT_DIR$/../FPGA/ESP8266/Prj/db/lcd1602.rpp.qmsg" afterDir="false" />
      <change beforePath="$PROJECT_DIR$/../FPGA/ESP8266/Prj/db/lcd1602.rtlv.hdb" beforeDir="false" afterPath="$PROJECT_DIR$/../FPGA/ESP8266/Prj/db/lcd1602.rtlv.hdb" afterDir="false" />
      <change beforePath="$PROJECT_DIR$/../FPGA/ESP8266/Prj/db/lcd1602.rtlv_sg.cdb" beforeDir="false" afterPath="$PROJECT_DIR$/../FPGA/ESP8266/Prj/db/lcd1602.rtlv_sg.cdb" afterDir="false" />
      <change beforePath="$PROJECT_DIR$/../FPGA/ESP8266/Prj/db/lcd1602.rtlv_sg_swap.cdb" beforeDir="false" afterPath="$PROJECT_DIR$/../FPGA/ESP8266/Prj/db/lcd1602.rtlv_sg_swap.cdb" afterDir="false" />
      <change beforePath="$PROJECT_DIR$/../FPGA/ESP8266/Prj/db/lcd1602.sgate.rvd" beforeDir="false" afterPath="$PROJECT_DIR$/../FPGA/ESP8266/Prj/db/lcd1602.sgate.rvd" afterDir="false" />
      <change beforePath="$PROJECT_DIR$/../FPGA/ESP8266/Prj/db/lcd1602.sgate_sm.rvd" beforeDir="false" afterPath="$PROJECT_DIR$/../FPGA/ESP8266/Prj/db/lcd1602.sgate_sm.rvd" afterDir="false" />
      <change beforePath="$PROJECT_DIR$/../FPGA/ESP8266/Prj/db/lcd1602.smart_action.txt" beforeDir="false" afterPath="$PROJECT_DIR$/../FPGA/ESP8266/Prj/db/lcd1602.smart_action.txt" afterDir="false" />
      <change beforePath="$PROJECT_DIR$/../FPGA/ESP8266/Prj/db/lcd1602.sta_cmp.8_slow_1200mv_85c.tdb" beforeDir="false" />
      <change beforePath="$PROJECT_DIR$/../FPGA/ESP8266/Prj/db/logic_util_heursitic.dat" beforeDir="false" afterPath="$PROJECT_DIR$/../FPGA/ESP8266/Prj/db/logic_util_heursitic.dat" afterDir="false" />
      <change beforePath="$PROJECT_DIR$/../FPGA/ESP8266/Prj/lcd1602.qws" beforeDir="false" afterPath="$PROJECT_DIR$/../FPGA/ESP8266/Prj/lcd1602.qws" afterDir="false" />
      <change beforePath="$PROJECT_DIR$/../FPGA/ESP8266/Prj/output_files/lcd1602.done" beforeDir="false" afterPath="$PROJECT_DIR$/../FPGA/ESP8266/Prj/output_files/lcd1602.done" afterDir="false" />
      <change beforePath="$PROJECT_DIR$/../FPGA/ESP8266/Prj/output_files/lcd1602.flow.rpt" beforeDir="false" afterPath="$PROJECT_DIR$/../FPGA/ESP8266/Prj/output_files/lcd1602.flow.rpt" afterDir="false" />
      <change beforePath="$PROJECT_DIR$/../FPGA/ESP8266/Prj/output_files/lcd1602.map.rpt" beforeDir="false" afterPath="$PROJECT_DIR$/../FPGA/ESP8266/Prj/output_files/lcd1602.map.rpt" afterDir="false" />
      <change beforePath="$PROJECT_DIR$/../FPGA/ESP8266/Prj/output_files/lcd1602.map.summary" beforeDir="false" afterPath="$PROJECT_DIR$/../FPGA/ESP8266/Prj/output_files/lcd1602.map.summary" afterDir="false" />
      <change beforePath="$PROJECT_DIR$/../FPGA/ESP8266/Prj/readme.txt" beforeDir="false" />
      <change beforePath="$PROJECT_DIR$/../FPGA/ESP8266/Prj/source/top.v" beforeDir="false" afterPath="$PROJECT_DIR$/../FPGA/ESP8266/Prj/source/top.v" afterDir="false" />
      <change beforePath="$PROJECT_DIR$/../FPGA/mult_tlc1543_50k/adc_det_project.qws" beforeDir="false" afterPath="$PROJECT_DIR$/../FPGA/mult_tlc1543_50k/adc_det_project.qws" afterDir="false" />
      <change beforePath="$PROJECT_DIR$/../FPGA/mult_tlc1543_50k/db/adc_det_project.(0).cnf.cdb" beforeDir="false" />
      <change beforePath="$PROJECT_DIR$/../FPGA/mult_tlc1543_50k/db/adc_det_project.(0).cnf.hdb" beforeDir="false" />
      <change beforePath="$PROJECT_DIR$/../FPGA/mult_tlc1543_50k/db/adc_det_project.(1).cnf.cdb" beforeDir="false" />
      <change beforePath="$PROJECT_DIR$/../FPGA/mult_tlc1543_50k/db/adc_det_project.(1).cnf.hdb" beforeDir="false" />
      <change beforePath="$PROJECT_DIR$/../FPGA/mult_tlc1543_50k/db/adc_det_project.(10).cnf.cdb" beforeDir="false" />
      <change beforePath="$PROJECT_DIR$/../FPGA/mult_tlc1543_50k/db/adc_det_project.(10).cnf.hdb" beforeDir="false" />
      <change beforePath="$PROJECT_DIR$/../FPGA/mult_tlc1543_50k/db/adc_det_project.(11).cnf.cdb" beforeDir="false" />
      <change beforePath="$PROJECT_DIR$/../FPGA/mult_tlc1543_50k/db/adc_det_project.(11).cnf.hdb" beforeDir="false" />
      <change beforePath="$PROJECT_DIR$/../FPGA/mult_tlc1543_50k/db/adc_det_project.(12).cnf.cdb" beforeDir="false" />
      <change beforePath="$PROJECT_DIR$/../FPGA/mult_tlc1543_50k/db/adc_det_project.(12).cnf.hdb" beforeDir="false" />
      <change beforePath="$PROJECT_DIR$/../FPGA/mult_tlc1543_50k/db/adc_det_project.(13).cnf.cdb" beforeDir="false" />
      <change beforePath="$PROJECT_DIR$/../FPGA/mult_tlc1543_50k/db/adc_det_project.(13).cnf.hdb" beforeDir="false" />
      <change beforePath="$PROJECT_DIR$/../FPGA/mult_tlc1543_50k/db/adc_det_project.(14).cnf.cdb" beforeDir="false" />
      <change beforePath="$PROJECT_DIR$/../FPGA/mult_tlc1543_50k/db/adc_det_project.(14).cnf.hdb" beforeDir="false" />
      <change beforePath="$PROJECT_DIR$/../FPGA/mult_tlc1543_50k/db/adc_det_project.(15).cnf.cdb" beforeDir="false" />
      <change beforePath="$PROJECT_DIR$/../FPGA/mult_tlc1543_50k/db/adc_det_project.(15).cnf.hdb" beforeDir="false" />
      <change beforePath="$PROJECT_DIR$/../FPGA/mult_tlc1543_50k/db/adc_det_project.(16).cnf.cdb" beforeDir="false" />
      <change beforePath="$PROJECT_DIR$/../FPGA/mult_tlc1543_50k/db/adc_det_project.(16).cnf.hdb" beforeDir="false" />
      <change beforePath="$PROJECT_DIR$/../FPGA/mult_tlc1543_50k/db/adc_det_project.(17).cnf.cdb" beforeDir="false" />
      <change beforePath="$PROJECT_DIR$/../FPGA/mult_tlc1543_50k/db/adc_det_project.(17).cnf.hdb" beforeDir="false" />
      <change beforePath="$PROJECT_DIR$/../FPGA/mult_tlc1543_50k/db/adc_det_project.(18).cnf.cdb" beforeDir="false" />
      <change beforePath="$PROJECT_DIR$/../FPGA/mult_tlc1543_50k/db/adc_det_project.(18).cnf.hdb" beforeDir="false" />
      <change beforePath="$PROJECT_DIR$/../FPGA/mult_tlc1543_50k/db/adc_det_project.(19).cnf.cdb" beforeDir="false" />
      <change beforePath="$PROJECT_DIR$/../FPGA/mult_tlc1543_50k/db/adc_det_project.(19).cnf.hdb" beforeDir="false" />
      <change beforePath="$PROJECT_DIR$/../FPGA/mult_tlc1543_50k/db/adc_det_project.(2).cnf.cdb" beforeDir="false" />
      <change beforePath="$PROJECT_DIR$/../FPGA/mult_tlc1543_50k/db/adc_det_project.(2).cnf.hdb" beforeDir="false" />
      <change beforePath="$PROJECT_DIR$/../FPGA/mult_tlc1543_50k/db/adc_det_project.(20).cnf.cdb" beforeDir="false" />
      <change beforePath="$PROJECT_DIR$/../FPGA/mult_tlc1543_50k/db/adc_det_project.(20).cnf.hdb" beforeDir="false" />
      <change beforePath="$PROJECT_DIR$/../FPGA/mult_tlc1543_50k/db/adc_det_project.(21).cnf.cdb" beforeDir="false" />
      <change beforePath="$PROJECT_DIR$/../FPGA/mult_tlc1543_50k/db/adc_det_project.(21).cnf.hdb" beforeDir="false" />
      <change beforePath="$PROJECT_DIR$/../FPGA/mult_tlc1543_50k/db/adc_det_project.(22).cnf.cdb" beforeDir="false" />
      <change beforePath="$PROJECT_DIR$/../FPGA/mult_tlc1543_50k/db/adc_det_project.(22).cnf.hdb" beforeDir="false" />
      <change beforePath="$PROJECT_DIR$/../FPGA/mult_tlc1543_50k/db/adc_det_project.(23).cnf.cdb" beforeDir="false" />
      <change beforePath="$PROJECT_DIR$/../FPGA/mult_tlc1543_50k/db/adc_det_project.(23).cnf.hdb" beforeDir="false" />
      <change beforePath="$PROJECT_DIR$/../FPGA/mult_tlc1543_50k/db/adc_det_project.(24).cnf.cdb" beforeDir="false" />
      <change beforePath="$PROJECT_DIR$/../FPGA/mult_tlc1543_50k/db/adc_det_project.(24).cnf.hdb" beforeDir="false" />
      <change beforePath="$PROJECT_DIR$/../FPGA/mult_tlc1543_50k/db/adc_det_project.(25).cnf.cdb" beforeDir="false" />
      <change beforePath="$PROJECT_DIR$/../FPGA/mult_tlc1543_50k/db/adc_det_project.(25).cnf.hdb" beforeDir="false" />
      <change beforePath="$PROJECT_DIR$/../FPGA/mult_tlc1543_50k/db/adc_det_project.(26).cnf.cdb" beforeDir="false" />
      <change beforePath="$PROJECT_DIR$/../FPGA/mult_tlc1543_50k/db/adc_det_project.(26).cnf.hdb" beforeDir="false" />
      <change beforePath="$PROJECT_DIR$/../FPGA/mult_tlc1543_50k/db/adc_det_project.(27).cnf.cdb" beforeDir="false" />
      <change beforePath="$PROJECT_DIR$/../FPGA/mult_tlc1543_50k/db/adc_det_project.(27).cnf.hdb" beforeDir="false" />
      <change beforePath="$PROJECT_DIR$/../FPGA/mult_tlc1543_50k/db/adc_det_project.(28).cnf.cdb" beforeDir="false" />
      <change beforePath="$PROJECT_DIR$/../FPGA/mult_tlc1543_50k/db/adc_det_project.(28).cnf.hdb" beforeDir="false" />
      <change beforePath="$PROJECT_DIR$/../FPGA/mult_tlc1543_50k/db/adc_det_project.(29).cnf.cdb" beforeDir="false" />
      <change beforePath="$PROJECT_DIR$/../FPGA/mult_tlc1543_50k/db/adc_det_project.(29).cnf.hdb" beforeDir="false" />
      <change beforePath="$PROJECT_DIR$/../FPGA/mult_tlc1543_50k/db/adc_det_project.(3).cnf.cdb" beforeDir="false" />
      <change beforePath="$PROJECT_DIR$/../FPGA/mult_tlc1543_50k/db/adc_det_project.(3).cnf.hdb" beforeDir="false" />
      <change beforePath="$PROJECT_DIR$/../FPGA/mult_tlc1543_50k/db/adc_det_project.(30).cnf.cdb" beforeDir="false" />
      <change beforePath="$PROJECT_DIR$/../FPGA/mult_tlc1543_50k/db/adc_det_project.(30).cnf.hdb" beforeDir="false" />
      <change beforePath="$PROJECT_DIR$/../FPGA/mult_tlc1543_50k/db/adc_det_project.(31).cnf.cdb" beforeDir="false" />
      <change beforePath="$PROJECT_DIR$/../FPGA/mult_tlc1543_50k/db/adc_det_project.(31).cnf.hdb" beforeDir="false" />
      <change beforePath="$PROJECT_DIR$/../FPGA/mult_tlc1543_50k/db/adc_det_project.(32).cnf.cdb" beforeDir="false" />
      <change beforePath="$PROJECT_DIR$/../FPGA/mult_tlc1543_50k/db/adc_det_project.(32).cnf.hdb" beforeDir="false" />
      <change beforePath="$PROJECT_DIR$/../FPGA/mult_tlc1543_50k/db/adc_det_project.(33).cnf.cdb" beforeDir="false" />
      <change beforePath="$PROJECT_DIR$/../FPGA/mult_tlc1543_50k/db/adc_det_project.(33).cnf.hdb" beforeDir="false" />
      <change beforePath="$PROJECT_DIR$/../FPGA/mult_tlc1543_50k/db/adc_det_project.(34).cnf.cdb" beforeDir="false" />
      <change beforePath="$PROJECT_DIR$/../FPGA/mult_tlc1543_50k/db/adc_det_project.(34).cnf.hdb" beforeDir="false" />
      <change beforePath="$PROJECT_DIR$/../FPGA/mult_tlc1543_50k/db/adc_det_project.(35).cnf.cdb" beforeDir="false" />
      <change beforePath="$PROJECT_DIR$/../FPGA/mult_tlc1543_50k/db/adc_det_project.(35).cnf.hdb" beforeDir="false" />
      <change beforePath="$PROJECT_DIR$/../FPGA/mult_tlc1543_50k/db/adc_det_project.(36).cnf.cdb" beforeDir="false" />
      <change beforePath="$PROJECT_DIR$/../FPGA/mult_tlc1543_50k/db/adc_det_project.(36).cnf.hdb" beforeDir="false" />
      <change beforePath="$PROJECT_DIR$/../FPGA/mult_tlc1543_50k/db/adc_det_project.(37).cnf.cdb" beforeDir="false" />
      <change beforePath="$PROJECT_DIR$/../FPGA/mult_tlc1543_50k/db/adc_det_project.(37).cnf.hdb" beforeDir="false" />
      <change beforePath="$PROJECT_DIR$/../FPGA/mult_tlc1543_50k/db/adc_det_project.(38).cnf.cdb" beforeDir="false" />
      <change beforePath="$PROJECT_DIR$/../FPGA/mult_tlc1543_50k/db/adc_det_project.(38).cnf.hdb" beforeDir="false" />
      <change beforePath="$PROJECT_DIR$/../FPGA/mult_tlc1543_50k/db/adc_det_project.(39).cnf.cdb" beforeDir="false" />
      <change beforePath="$PROJECT_DIR$/../FPGA/mult_tlc1543_50k/db/adc_det_project.(39).cnf.hdb" beforeDir="false" />
      <change beforePath="$PROJECT_DIR$/../FPGA/mult_tlc1543_50k/db/adc_det_project.(4).cnf.cdb" beforeDir="false" />
      <change beforePath="$PROJECT_DIR$/../FPGA/mult_tlc1543_50k/db/adc_det_project.(4).cnf.hdb" beforeDir="false" />
      <change beforePath="$PROJECT_DIR$/../FPGA/mult_tlc1543_50k/db/adc_det_project.(40).cnf.cdb" beforeDir="false" />
      <change beforePath="$PROJECT_DIR$/../FPGA/mult_tlc1543_50k/db/adc_det_project.(40).cnf.hdb" beforeDir="false" />
      <change beforePath="$PROJECT_DIR$/../FPGA/mult_tlc1543_50k/db/adc_det_project.(41).cnf.cdb" beforeDir="false" />
      <change beforePath="$PROJECT_DIR$/../FPGA/mult_tlc1543_50k/db/adc_det_project.(41).cnf.hdb" beforeDir="false" />
      <change beforePath="$PROJECT_DIR$/../FPGA/mult_tlc1543_50k/db/adc_det_project.(42).cnf.cdb" beforeDir="false" />
      <change beforePath="$PROJECT_DIR$/../FPGA/mult_tlc1543_50k/db/adc_det_project.(42).cnf.hdb" beforeDir="false" />
      <change beforePath="$PROJECT_DIR$/../FPGA/mult_tlc1543_50k/db/adc_det_project.(43).cnf.cdb" beforeDir="false" />
      <change beforePath="$PROJECT_DIR$/../FPGA/mult_tlc1543_50k/db/adc_det_project.(43).cnf.hdb" beforeDir="false" />
      <change beforePath="$PROJECT_DIR$/../FPGA/mult_tlc1543_50k/db/adc_det_project.(44).cnf.cdb" beforeDir="false" />
      <change beforePath="$PROJECT_DIR$/../FPGA/mult_tlc1543_50k/db/adc_det_project.(44).cnf.hdb" beforeDir="false" />
      <change beforePath="$PROJECT_DIR$/../FPGA/mult_tlc1543_50k/db/adc_det_project.(5).cnf.cdb" beforeDir="false" />
      <change beforePath="$PROJECT_DIR$/../FPGA/mult_tlc1543_50k/db/adc_det_project.(5).cnf.hdb" beforeDir="false" />
      <change beforePath="$PROJECT_DIR$/../FPGA/mult_tlc1543_50k/db/adc_det_project.(6).cnf.cdb" beforeDir="false" />
      <change beforePath="$PROJECT_DIR$/../FPGA/mult_tlc1543_50k/db/adc_det_project.(6).cnf.hdb" beforeDir="false" />
      <change beforePath="$PROJECT_DIR$/../FPGA/mult_tlc1543_50k/db/adc_det_project.(7).cnf.cdb" beforeDir="false" />
      <change beforePath="$PROJECT_DIR$/../FPGA/mult_tlc1543_50k/db/adc_det_project.(7).cnf.hdb" beforeDir="false" />
      <change beforePath="$PROJECT_DIR$/../FPGA/mult_tlc1543_50k/db/adc_det_project.(8).cnf.cdb" beforeDir="false" />
      <change beforePath="$PROJECT_DIR$/../FPGA/mult_tlc1543_50k/db/adc_det_project.(8).cnf.hdb" beforeDir="false" />
      <change beforePath="$PROJECT_DIR$/../FPGA/mult_tlc1543_50k/db/adc_det_project.(9).cnf.cdb" beforeDir="false" />
      <change beforePath="$PROJECT_DIR$/../FPGA/mult_tlc1543_50k/db/adc_det_project.(9).cnf.hdb" beforeDir="false" />
      <change beforePath="$PROJECT_DIR$/../FPGA/mult_tlc1543_50k/db/adc_det_project.ace_cmp.bpm" beforeDir="false" />
      <change beforePath="$PROJECT_DIR$/../FPGA/mult_tlc1543_50k/db/adc_det_project.ace_cmp.cdb" beforeDir="false" />
      <change beforePath="$PROJECT_DIR$/../FPGA/mult_tlc1543_50k/db/adc_det_project.ace_cmp.hdb" beforeDir="false" />
      <change beforePath="$PROJECT_DIR$/../FPGA/mult_tlc1543_50k/db/adc_det_project.asm.qmsg" beforeDir="false" />
      <change beforePath="$PROJECT_DIR$/../FPGA/mult_tlc1543_50k/db/adc_det_project.asm.rdb" beforeDir="false" />
      <change beforePath="$PROJECT_DIR$/../FPGA/mult_tlc1543_50k/db/adc_det_project.asm_labs.ddb" beforeDir="false" />
      <change beforePath="$PROJECT_DIR$/../FPGA/mult_tlc1543_50k/db/adc_det_project.cbx.xml" beforeDir="false" />
      <change beforePath="$PROJECT_DIR$/../FPGA/mult_tlc1543_50k/db/adc_det_project.cmp.bpm" beforeDir="false" />
      <change beforePath="$PROJECT_DIR$/../FPGA/mult_tlc1543_50k/db/adc_det_project.cmp.cdb" beforeDir="false" />
      <change beforePath="$PROJECT_DIR$/../FPGA/mult_tlc1543_50k/db/adc_det_project.cmp.hdb" beforeDir="false" />
      <change beforePath="$PROJECT_DIR$/../FPGA/mult_tlc1543_50k/db/adc_det_project.cmp.idb" beforeDir="false" />
      <change beforePath="$PROJECT_DIR$/../FPGA/mult_tlc1543_50k/db/adc_det_project.cmp.kpt" beforeDir="false" />
      <change beforePath="$PROJECT_DIR$/../FPGA/mult_tlc1543_50k/db/adc_det_project.cmp.logdb" beforeDir="false" />
      <change beforePath="$PROJECT_DIR$/../FPGA/mult_tlc1543_50k/db/adc_det_project.cmp.rdb" beforeDir="false" />
      <change beforePath="$PROJECT_DIR$/../FPGA/mult_tlc1543_50k/db/adc_det_project.cmp_merge.kpt" beforeDir="false" />
      <change beforePath="$PROJECT_DIR$/../FPGA/mult_tlc1543_50k/db/adc_det_project.cycloneive_io_sim_cache.45um_ff_1200mv_0c_fast.hsd" beforeDir="false" />
      <change beforePath="$PROJECT_DIR$/../FPGA/mult_tlc1543_50k/db/adc_det_project.cycloneive_io_sim_cache.45um_ss_1200mv_0c_slow.hsd" beforeDir="false" />
      <change beforePath="$PROJECT_DIR$/../FPGA/mult_tlc1543_50k/db/adc_det_project.cycloneive_io_sim_cache.45um_ss_1200mv_85c_slow.hsd" beforeDir="false" />
      <change beforePath="$PROJECT_DIR$/../FPGA/mult_tlc1543_50k/db/adc_det_project.db_info" beforeDir="false" afterPath="$PROJECT_DIR$/../FPGA/mult_tlc1543_50k/db/adc_det_project.db_info" afterDir="false" />
      <change beforePath="$PROJECT_DIR$/../FPGA/mult_tlc1543_50k/db/adc_det_project.eco.cdb" beforeDir="false" />
      <change beforePath="$PROJECT_DIR$/../FPGA/mult_tlc1543_50k/db/adc_det_project.eda.qmsg" beforeDir="false" />
      <change beforePath="$PROJECT_DIR$/../FPGA/mult_tlc1543_50k/db/adc_det_project.fit.qmsg" beforeDir="false" />
      <change beforePath="$PROJECT_DIR$/../FPGA/mult_tlc1543_50k/db/adc_det_project.hier_info" beforeDir="false" />
      <change beforePath="$PROJECT_DIR$/../FPGA/mult_tlc1543_50k/db/adc_det_project.hif" beforeDir="false" />
      <change beforePath="$PROJECT_DIR$/../FPGA/mult_tlc1543_50k/db/adc_det_project.ipinfo" beforeDir="false" afterPath="$PROJECT_DIR$/../FPGA/mult_tlc1543_50k/db/adc_det_project.ipinfo" afterDir="false" />
      <change beforePath="$PROJECT_DIR$/../FPGA/mult_tlc1543_50k/db/adc_det_project.lpc.html" beforeDir="false" />
      <change beforePath="$PROJECT_DIR$/../FPGA/mult_tlc1543_50k/db/adc_det_project.lpc.rdb" beforeDir="false" />
      <change beforePath="$PROJECT_DIR$/../FPGA/mult_tlc1543_50k/db/adc_det_project.lpc.txt" beforeDir="false" />
      <change beforePath="$PROJECT_DIR$/../FPGA/mult_tlc1543_50k/db/adc_det_project.map.ammdb" beforeDir="false" />
      <change beforePath="$PROJECT_DIR$/../FPGA/mult_tlc1543_50k/db/adc_det_project.map.bpm" beforeDir="false" />
      <change beforePath="$PROJECT_DIR$/../FPGA/mult_tlc1543_50k/db/adc_det_project.map.cdb" beforeDir="false" />
      <change beforePath="$PROJECT_DIR$/../FPGA/mult_tlc1543_50k/db/adc_det_project.map.hdb" beforeDir="false" />
      <change beforePath="$PROJECT_DIR$/../FPGA/mult_tlc1543_50k/db/adc_det_project.map.kpt" beforeDir="false" />
      <change beforePath="$PROJECT_DIR$/../FPGA/mult_tlc1543_50k/db/adc_det_project.map.logdb" beforeDir="false" />
      <change beforePath="$PROJECT_DIR$/../FPGA/mult_tlc1543_50k/db/adc_det_project.map.qmsg" beforeDir="false" />
      <change beforePath="$PROJECT_DIR$/../FPGA/mult_tlc1543_50k/db/adc_det_project.map.rdb" beforeDir="false" />
      <change beforePath="$PROJECT_DIR$/../FPGA/mult_tlc1543_50k/db/adc_det_project.map_bb.cdb" beforeDir="false" />
      <change beforePath="$PROJECT_DIR$/../FPGA/mult_tlc1543_50k/db/adc_det_project.map_bb.hdb" beforeDir="false" />
      <change beforePath="$PROJECT_DIR$/../FPGA/mult_tlc1543_50k/db/adc_det_project.map_bb.logdb" beforeDir="false" />
      <change beforePath="$PROJECT_DIR$/../FPGA/mult_tlc1543_50k/db/adc_det_project.pplq.rdb" beforeDir="false" />
      <change beforePath="$PROJECT_DIR$/../FPGA/mult_tlc1543_50k/db/adc_det_project.pre_map.hdb" beforeDir="false" />
      <change beforePath="$PROJECT_DIR$/../FPGA/mult_tlc1543_50k/db/adc_det_project.pti_db_list.ddb" beforeDir="false" />
      <change beforePath="$PROJECT_DIR$/../FPGA/mult_tlc1543_50k/db/adc_det_project.root_partition.map.reg_db.cdb" beforeDir="false" />
      <change beforePath="$PROJECT_DIR$/../FPGA/mult_tlc1543_50k/db/adc_det_project.routing.rdb" beforeDir="false" />
      <change beforePath="$PROJECT_DIR$/../FPGA/mult_tlc1543_50k/db/adc_det_project.rtlv.hdb" beforeDir="false" />
      <change beforePath="$PROJECT_DIR$/../FPGA/mult_tlc1543_50k/db/adc_det_project.rtlv_sg.cdb" beforeDir="false" />
      <change beforePath="$PROJECT_DIR$/../FPGA/mult_tlc1543_50k/db/adc_det_project.rtlv_sg_swap.cdb" beforeDir="false" />
      <change beforePath="$PROJECT_DIR$/../FPGA/mult_tlc1543_50k/db/adc_det_project.sgdiff.cdb" beforeDir="false" />
      <change beforePath="$PROJECT_DIR$/../FPGA/mult_tlc1543_50k/db/adc_det_project.sgdiff.hdb" beforeDir="false" />
      <change beforePath="$PROJECT_DIR$/../FPGA/mult_tlc1543_50k/db/adc_det_project.sld_design_entry.sci" beforeDir="false" afterPath="$PROJECT_DIR$/../FPGA/mult_tlc1543_50k/db/adc_det_project.sld_design_entry.sci" afterDir="false" />
      <change beforePath="$PROJECT_DIR$/../FPGA/mult_tlc1543_50k/db/adc_det_project.sld_design_entry_dsc.sci" beforeDir="false" />
      <change beforePath="$PROJECT_DIR$/../FPGA/mult_tlc1543_50k/db/adc_det_project.smart_action.txt" beforeDir="false" />
      <change beforePath="$PROJECT_DIR$/../FPGA/mult_tlc1543_50k/db/adc_det_project.sta.qmsg" beforeDir="false" />
      <change beforePath="$PROJECT_DIR$/../FPGA/mult_tlc1543_50k/db/adc_det_project.sta.rdb" beforeDir="false" />
      <change beforePath="$PROJECT_DIR$/../FPGA/mult_tlc1543_50k/db/adc_det_project.sta_cmp.8_slow_1200mv_85c.tdb" beforeDir="false" />
      <change beforePath="$PROJECT_DIR$/../FPGA/mult_tlc1543_50k/db/adc_det_project.syn_hier_info" beforeDir="false" />
      <change beforePath="$PROJECT_DIR$/../FPGA/mult_tlc1543_50k/db/adc_det_project.tis_db_list.ddb" beforeDir="false" />
      <change beforePath="$PROJECT_DIR$/../FPGA/mult_tlc1543_50k/db/adc_det_project.tiscmp.fast_1200mv_0c.ddb" beforeDir="false" />
      <change beforePath="$PROJECT_DIR$/../FPGA/mult_tlc1543_50k/db/adc_det_project.tiscmp.fastest_slow_1200mv_0c.ddb" beforeDir="false" />
      <change beforePath="$PROJECT_DIR$/../FPGA/mult_tlc1543_50k/db/adc_det_project.tiscmp.fastest_slow_1200mv_85c.ddb" beforeDir="false" />
      <change beforePath="$PROJECT_DIR$/../FPGA/mult_tlc1543_50k/db/adc_det_project.tiscmp.slow_1200mv_0c.ddb" beforeDir="false" />
      <change beforePath="$PROJECT_DIR$/../FPGA/mult_tlc1543_50k/db/adc_det_project.tiscmp.slow_1200mv_85c.ddb" beforeDir="false" />
      <change beforePath="$PROJECT_DIR$/../FPGA/mult_tlc1543_50k/db/adc_det_project.tmw_info" beforeDir="false" />
      <change beforePath="$PROJECT_DIR$/../FPGA/mult_tlc1543_50k/db/adc_det_project.vpr.ammdb" beforeDir="false" />
      <change beforePath="$PROJECT_DIR$/../FPGA/mult_tlc1543_50k/incremental_db/compiled_partitions/adc_det_project.db_info" beforeDir="false" afterPath="$PROJECT_DIR$/../FPGA/mult_tlc1543_50k/incremental_db/compiled_partitions/adc_det_project.db_info" afterDir="false" />
      <change beforePath="$PROJECT_DIR$/../FPGA/mult_tlc1543_50k/incremental_db/compiled_partitions/adc_det_project.root_partition.cmp.ammdb" beforeDir="false" />
      <change beforePath="$PROJECT_DIR$/../FPGA/mult_tlc1543_50k/incremental_db/compiled_partitions/adc_det_project.root_partition.cmp.cdb" beforeDir="false" />
      <change beforePath="$PROJECT_DIR$/../FPGA/mult_tlc1543_50k/incremental_db/compiled_partitions/adc_det_project.root_partition.cmp.hdb" beforeDir="false" />
      <change beforePath="$PROJECT_DIR$/../FPGA/mult_tlc1543_50k/incremental_db/compiled_partitions/adc_det_project.root_partition.cmp.rcfdb" beforeDir="false" />
      <change beforePath="$PROJECT_DIR$/../FPGA/mult_tlc1543_50k/incremental_db/compiled_partitions/adc_det_project.root_partition.map.cdb" beforeDir="false" />
      <change beforePath="$PROJECT_DIR$/../FPGA/mult_tlc1543_50k/incremental_db/compiled_partitions/adc_det_project.root_partition.map.hbdb.cdb" beforeDir="false" />
      <change beforePath="$PROJECT_DIR$/../FPGA/mult_tlc1543_50k/incremental_db/compiled_partitions/adc_det_project.root_partition.map.hbdb.hb_info" beforeDir="false" />
      <change beforePath="$PROJECT_DIR$/../FPGA/mult_tlc1543_50k/incremental_db/compiled_partitions/adc_det_project.root_partition.map.hbdb.hdb" beforeDir="false" />
      <change beforePath="$PROJECT_DIR$/../FPGA/mult_tlc1543_50k/incremental_db/compiled_partitions/adc_det_project.root_partition.map.hbdb.sig" beforeDir="false" />
      <change beforePath="$PROJECT_DIR$/../FPGA/mult_tlc1543_50k/incremental_db/compiled_partitions/adc_det_project.root_partition.map.hdb" beforeDir="false" />
      <change beforePath="$PROJECT_DIR$/.idea/workspace.xml" beforeDir="false" afterPath="$PROJECT_DIR$/.idea/workspace.xml" afterDir="false" />
    </list>
    <option name="EXCLUDED_CONVERTED_TO_IGNORED" value="true" />
    <option name="SHOW_DIALOG" value="false" />
    <option name="HIGHLIGHT_CONFLICTS" value="true" />
    <option name="HIGHLIGHT_NON_ACTIVE_CHANGELIST" value="false" />
    <option name="LAST_RESOLUTION" value="IGNORE" />
  </component>
  <component name="FileEditorManager">
    <leaf SIDE_TABS_SIZE_LIMIT_KEY="300">
      <file pinned="false" current-in-tab="false">
        <entry file="file://$PROJECT_DIR$/conn.py">
          <provider selected="true" editor-type-id="text-editor" />
        </entry>
      </file>
      <file pinned="false" current-in-tab="false">
        <entry file="file://$PROJECT_DIR$/main.py">
          <provider selected="true" editor-type-id="text-editor" />
        </entry>
      </file>
      <file pinned="false" current-in-tab="false">
        <entry file="file://$PROJECT_DIR$/mqtt_pub.py">
          <provider selected="true" editor-type-id="text-editor" />
        </entry>
      </file>
      <file pinned="false" current-in-tab="true">
        <entry file="file://$PROJECT_DIR$/simple.py">
          <provider selected="true" editor-type-id="text-editor">
            <state relative-caret-position="266">
              <caret line="14" column="24" lean-forward="true" selection-start-line="14" selection-start-column="24" selection-end-line="14" selection-end-column="24" />
              <folding>
                <element signature="e#0#24#0" expanded="true" />
              </folding>
            </state>
          </provider>
        </entry>
      </file>
      <file pinned="false" current-in-tab="false">
        <entry file="file://$PROJECT_DIR$/mqtt_sub.py">
          <provider selected="true" editor-type-id="text-editor">
            <state>
              <folding>
                <element signature="e#0#11#0" expanded="true" />
              </folding>
            </state>
          </provider>
        </entry>
      </file>
    </leaf>
  </component>
  <component name="Git.Settings">
    <option name="RECENT_GIT_ROOT_PATH" value="$PROJECT_DIR$/../.." />
  </component>
  <component name="ProjectFrameBounds" extendedState="6">
    <option name="x" value="216" />
    <option name="y" value="156" />
    <option name="width" value="1666" />
    <option name="height" value="1052" />
  </component>
  <component name="ProjectLevelVcsManager" settingsEditedManually="true" />
  <component name="ProjectView">
    <navigator proportions="" version="1">
      <foldersAlwaysOnTop value="true" />
    </navigator>
    <panes>
      <pane id="Scope" />
      <pane id="ProjectPane">
        <subPane>
          <expand>
            <path>
              <item name="MicroPython" type="b2602c69:ProjectViewProjectNode" />
              <item name="MicroPython" type="462c0819:PsiDirectoryNode" />
            </path>
          </expand>
          <select />
        </subPane>
      </pane>
    </panes>
  </component>
  <component name="PropertiesComponent">
    <property name="WebServerToolWindowFactoryState" value="false" />
    <property name="nodejs_interpreter_path.stuck_in_default_project" value="undefined stuck path" />
    <property name="nodejs_npm_path_reset_for_default_project" value="true" />
    <property name="settings.editor.selected.configurable" value="configurable.group.language" />
  </component>
  <component name="RunDashboard">
    <option name="ruleStates">
      <list>
        <RuleState>
          <option name="name" value="ConfigurationTypeDashboardGroupingRule" />
        </RuleState>
        <RuleState>
          <option name="name" value="StatusDashboardGroupingRule" />
        </RuleState>
      </list>
    </option>
  </component>
  <component name="SvnConfiguration">
    <configuration />
  </component>
  <component name="TaskManager">
    <task active="true" id="Default" summary="Default task">
      <changelist id="348593c9-5b6e-42bc-bf7a-5509d9264a75" name="Default Changelist" comment="" />
      <created>1552718493118</created>
      <option name="number" value="Default" />
      <option name="presentableId" value="Default" />
      <updated>1552718493118</updated>
      <workItem from="1552718496802" duration="64000" />
      <workItem from="1554024580313" duration="742000" />
      <workItem from="1554172731211" duration="66000" />
    </task>
    <servers />
  </component>
  <component name="TimeTrackingManager">
    <option name="totallyTimeSpent" value="872000" />
  </component>
  <component name="ToolWindowManager">
    <frame x="-7" y="-7" width="1563" height="886" extended-state="6" />
    <editor active="true" />
    <layout>
      <window_info content_ui="combo" id="Project" order="0" visible="true" weight="0.18936877" />
      <window_info id="Structure" order="1" side_tool="true" weight="0.25" />
      <window_info id="Favorites" order="2" side_tool="true" />
      <window_info anchor="bottom" id="Message" order="0" />
      <window_info anchor="bottom" id="Find" order="1" />
      <window_info active="true" anchor="bottom" id="Run" order="2" sideWeight="0.49944136" visible="true" weight="0.49588138" />
      <window_info anchor="bottom" id="Debug" order="3" weight="0.4" />
      <window_info anchor="bottom" id="Cvs" order="4" weight="0.25" />
      <window_info anchor="bottom" id="Inspection" order="5" weight="0.4" />
      <window_info anchor="bottom" id="TODO" order="6" />
      <window_info anchor="bottom" id="Docker" order="7" show_stripe_button="false" />
      <window_info anchor="bottom" id="Version Control" order="8" />
      <window_info anchor="bottom" id="Database Changes" order="9" />
      <window_info anchor="bottom" id="Terminal" order="10" weight="0.41157025" />
      <window_info active="true" anchor="bottom" id="Event Log" order="11" sideWeight="0.5005587" side_tool="true" visible="true" weight="0.4960212" />
      <window_info anchor="bottom" id="Python Console" order="12" />
      <window_info anchor="right" id="Commander" order="0" weight="0.4" />
      <window_info anchor="right" id="Ant Build" order="1" weight="0.25" />
      <window_info anchor="right" content_ui="combo" id="Hierarchy" order="2" weight="0.25" />
      <window_info anchor="right" x="526" y="209" width="495" height="454" id="SciView" order="3" weight="0.32890365" />
      <window_info anchor="right" id="Mongo Explorer" order="4" />
      <window_info anchor="right" id="Database" order="5" />
    </layout>
  </component>
  <component name="TypeScriptGeneratedFilesManager">
    <option name="version" value="1" />
  </component>
  <component name="editorHistoryManager">
    <entry file="file://$PROJECT_DIR$/p.py" />
    <entry file="file://$PROJECT_DIR$/conn.py">
      <provider selected="true" editor-type-id="text-editor" />
    </entry>
    <entry file="file://$PROJECT_DIR$/main.py">
      <provider selected="true" editor-type-id="text-editor" />
    </entry>
    <entry file="file://$PROJECT_DIR$/mqtt_pub.py">
      <provider selected="true" editor-type-id="text-editor" />
    </entry>
    <entry file="file://$PROJECT_DIR$/mqtt_sub.py">
      <provider selected="true" editor-type-id="text-editor">
        <state>
          <folding>
            <element signature="e#0#11#0" expanded="true" />
          </folding>
        </state>
      </provider>
    </entry>
    <entry file="file://$PROJECT_DIR$/simple.py">
      <provider selected="true" editor-type-id="text-editor">
        <state relative-caret-position="266">
          <caret line="14" column="24" lean-forward="true" selection-start-line="14" selection-start-column="24" selection-end-line="14" selection-end-column="24" />
          <folding>
            <element signature="e#0#24#0" expanded="true" />
          </folding>
        </state>
      </provider>
    </entry>
  </component>
</project>