INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Jake_Gu/UT Austin/GitHub/High-Speed-Project/src/Booth_RA_Mul/Booth_RA_Mul/Booth_RA_Mul.srcs/sources_1/new/CLA16bit.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module CLA16bit
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Jake_Gu/UT Austin/GitHub/High-Speed-Project/src/Booth_RA_Mul/Booth_RA_Mul/Booth_RA_Mul.srcs/sources_1/new/CLA28bit.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module CLA28bit
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Jake_Gu/UT Austin/GitHub/High-Speed-Project/src/Booth_RA_Mul/Booth_RA_Mul/Booth_RA_Mul.srcs/sources_1/new/CLA4bit.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module CLA4bit
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Jake_Gu/UT Austin/GitHub/High-Speed-Project/src/Booth_RA_Mul/Booth_RA_Mul/Booth_RA_Mul.srcs/sources_1/new/RA_Mul.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module BoothEncoder_radix4
INFO: [VRFC 10-311] analyzing module PPGen
INFO: [VRFC 10-311] analyzing module HA
INFO: [VRFC 10-311] analyzing module FA
INFO: [VRFC 10-311] analyzing module Reduction_1
INFO: [VRFC 10-311] analyzing module Reduction_2
INFO: [VRFC 10-311] analyzing module Reduction_3
INFO: [VRFC 10-311] analyzing module Reduction_4
INFO: [VRFC 10-311] analyzing module TailAdder
INFO: [VRFC 10-311] analyzing module RA_Mul
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Jake_Gu/UT Austin/GitHub/High-Speed-Project/src/Booth_RA_Mul/Booth_RA_Mul/Booth_RA_Mul.srcs/sim_1/new/Booth_RA_Mul_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Booth_RA_Mul_tb
