/* Generated by Yosys 0.37+29 (git sha1 3c3788ee2, clang 10.0.0-4ubuntu1 -fPIC -Os) */

module top(clkin_data, in_data, out_data);
  wire [11:0] celloutsig_0_0z;
  wire [2:0] celloutsig_0_10z;
  wire [4:0] celloutsig_0_11z;
  wire [15:0] celloutsig_0_15z;
  reg [6:0] celloutsig_0_1z;
  wire celloutsig_0_2z;
  wire celloutsig_0_3z;
  wire celloutsig_0_4z;
  wire celloutsig_0_5z;
  wire [2:0] celloutsig_0_6z;
  wire [6:0] celloutsig_0_7z;
  wire [3:0] celloutsig_0_8z;
  wire celloutsig_0_9z;
  wire celloutsig_1_0z;
  wire [2:0] celloutsig_1_12z;
  wire celloutsig_1_13z;
  wire [5:0] celloutsig_1_18z;
  wire [3:0] celloutsig_1_19z;
  wire [20:0] celloutsig_1_1z;
  wire celloutsig_1_2z;
  wire [6:0] celloutsig_1_3z;
  wire [35:0] celloutsig_1_4z;
  wire celloutsig_1_5z;
  wire [3:0] celloutsig_1_6z;
  wire [4:0] celloutsig_1_7z;
  wire [5:0] celloutsig_1_8z;
  input [31:0] clkin_data;
  wire [31:0] clkin_data;
  input [191:0] in_data;
  wire [191:0] in_data;
  output [191:0] out_data;
  wire [191:0] out_data;
  assign celloutsig_1_5z = celloutsig_1_2z ? in_data[98] : in_data[148];
  assign celloutsig_0_5z = celloutsig_0_1z[4] | celloutsig_0_0z[1];
  assign celloutsig_1_2z = celloutsig_1_0z | in_data[163];
  assign celloutsig_1_1z = { in_data[181:163], celloutsig_1_0z, celloutsig_1_0z } + { in_data[173:154], celloutsig_1_0z };
  assign celloutsig_1_0z = in_data[100:98] >= in_data[136:134];
  assign celloutsig_1_13z = { celloutsig_1_4z[27:19], celloutsig_1_12z } && in_data[145:134];
  assign celloutsig_0_2z = { celloutsig_0_0z[10], celloutsig_0_1z } || celloutsig_0_0z[8:1];
  assign celloutsig_0_0z = in_data[74:63] % { 1'h1, in_data[10:0] };
  assign celloutsig_1_12z = { celloutsig_1_3z[2:1], celloutsig_1_0z } % { 1'h1, celloutsig_1_7z[3:2] };
  assign celloutsig_1_7z[4:1] = { celloutsig_1_4z[21:18], celloutsig_1_5z } * { celloutsig_1_0z, celloutsig_1_6z[3:1] };
  assign celloutsig_1_3z = celloutsig_1_2z ? { celloutsig_1_1z[11:6], 1'h1 } : { in_data[184:179], celloutsig_1_0z };
  assign celloutsig_1_4z = celloutsig_1_0z ? { celloutsig_1_3z, celloutsig_1_1z, celloutsig_1_2z, celloutsig_1_3z } : { in_data[186:155], 1'h0, celloutsig_1_2z, celloutsig_1_2z, celloutsig_1_2z };
  assign celloutsig_1_18z = ~ { celloutsig_1_8z[5:1], celloutsig_1_13z };
  assign celloutsig_0_11z = ~ in_data[32:28];
  assign celloutsig_0_4z = | { celloutsig_0_1z, in_data[6:5] };
  assign celloutsig_0_3z = ~^ { celloutsig_0_1z[0], celloutsig_0_2z, celloutsig_0_2z, celloutsig_0_2z };
  assign celloutsig_0_8z = { celloutsig_0_6z, celloutsig_0_3z } << in_data[49:46];
  assign celloutsig_0_10z = celloutsig_0_7z[6:4] << celloutsig_0_0z[8:6];
  assign celloutsig_0_15z = { out_data[46:32], celloutsig_0_4z } << { out_data[44:34], celloutsig_0_5z, celloutsig_0_8z };
  assign celloutsig_0_7z = { celloutsig_0_0z[9:6], celloutsig_0_4z, celloutsig_0_3z, celloutsig_0_3z } >> celloutsig_0_0z[6:0];
  assign celloutsig_1_8z = { celloutsig_1_3z[5:1], celloutsig_1_5z } >> celloutsig_1_4z[31:26];
  assign celloutsig_1_19z = celloutsig_1_18z[4:1] ~^ celloutsig_1_8z[3:0];
  assign celloutsig_0_6z = { celloutsig_0_1z[1:0], celloutsig_0_3z } ^ { celloutsig_0_1z[2:1], celloutsig_0_5z };
  assign celloutsig_0_9z = ~((celloutsig_0_6z[2] & celloutsig_0_7z[5]) | celloutsig_0_6z[1]);
  always_latch
    if (celloutsig_1_18z[0]) celloutsig_0_1z = 7'h00;
    else if (clkin_data[0]) celloutsig_0_1z = celloutsig_0_0z[8:2];
  assign { out_data[55], out_data[34:32], out_data[45], out_data[51], out_data[43], out_data[39], out_data[42], out_data[38], out_data[41], out_data[37], out_data[40], out_data[36], out_data[49:46], out_data[44], out_data[50], out_data[35] } = { celloutsig_0_11z[4], celloutsig_0_10z, celloutsig_0_9z, celloutsig_0_9z, celloutsig_0_8z[3], celloutsig_0_8z[3:2], celloutsig_0_8z[2:1], celloutsig_0_8z[1:0], celloutsig_0_8z[0], celloutsig_0_6z, celloutsig_0_5z, celloutsig_0_5z, celloutsig_0_5z, celloutsig_0_2z } ^ { celloutsig_0_4z, celloutsig_0_6z, celloutsig_0_7z[2], celloutsig_0_2z, celloutsig_0_7z[0], celloutsig_0_1z[4], celloutsig_0_5z, celloutsig_0_1z[3], celloutsig_0_1z[6], celloutsig_0_1z[2], celloutsig_0_1z[5], celloutsig_0_1z[1], celloutsig_0_7z[6:3], celloutsig_0_7z[1], celloutsig_0_2z, celloutsig_0_1z[0] };
  assign { celloutsig_1_6z[1], celloutsig_1_6z[2], celloutsig_1_6z[3] } = { celloutsig_1_2z, celloutsig_1_0z, in_data[146] } ^ { celloutsig_1_3z[3], celloutsig_1_3z[4], celloutsig_1_3z[5] };
  assign celloutsig_1_6z[0] = 1'h0;
  assign celloutsig_1_7z[0] = 1'h0;
  assign { out_data[133:128], out_data[99:96], out_data[54:52], out_data[15:0] } = { celloutsig_1_18z, celloutsig_1_19z, 3'h0, celloutsig_0_15z };
endmodule
