--------------------------------------------------------------------------------
Release 14.7 Trace  (lin64)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.

/opt/Xilinx/14.7/ISE_DS/ISE/bin/lin64/unwrapped/trce -intstyle ise -v 3 -s 5 -n
3 -fastpaths -xml pong_top.twx pong_top.ncd -o pong_top.twr pong_top.pcf -ucf
Basys2.ucf

Design file:              pong_top.ncd
Physical constraint file: pong_top.pcf
Device,package,speed:     xc3s100e,cp132,-5 (PRODUCTION 1.27 2013-10-13)
Report level:             verbose report

Environment Variable      Effect 
--------------------      ------ 
NONE                      No environment variables were set
--------------------------------------------------------------------------------

INFO:Timing:3412 - To improve timing, see the Timing Closure User Guide (UG612).
INFO:Timing:2752 - To get complete path coverage, use the unconstrained paths 
   option. All paths that are not constrained will be reported in the 
   unconstrained paths section(s) of the report.
INFO:Timing:3339 - The clock-to-out numbers in this timing report are based on 
   a 50 Ohm transmission line loading model.  For the details of this model, 
   and for more information on accounting for different loading conditions, 
   please see the device datasheet.
INFO:Timing:3390 - This architecture does not support a default System Jitter 
   value, please add SYSTEM_JITTER constraint to the UCF to modify the Clock 
   Uncertainty calculation.
INFO:Timing:3389 - This architecture does not support 'Discrete Jitter' and 
   'Phase Error' calculations, these terms will be zero in the Clock 
   Uncertainty calculation.  Please make appropriate modification to 
   SYSTEM_JITTER to account for the unsupported Discrete Jitter and Phase 
   Error.
3 logic loops found and disabled.

  ----------------------------------------------------------------------
 ! Warning: The following connections close logic loops, and some paths !
 !          through these connections may not be analyzed. To better    !
 !          understand the logic associated with these loops, run a     !
 !          Analyze Against User-Defined End-Point Analysis inside      !
 !          Timing Analyzer (timingan) with the listed signal as a      !
 !          source NET (*signal_name). The Timing Report will display   !
 !          all the paths associated with this signal and the logic     !
 !          loop will be reported.                                      !
 !                                                                      !
 ! Signal                            Driver            Load             !
 ! --------------------------------  ----------------  ---------------- !
 ! unit/alien_boss_alive_reg_or0000  SLICE_X17Y27.Y    SLICE_X15Y18.F1  !
 ! unit/alien_boss_alive_reg_or0000  SLICE_X17Y27.Y    SLICE_X14Y17.F3  !
 ! unit/alien_boss_alive_reg_or0000  SLICE_X17Y27.Y    SLICE_X17Y27.G2  !
  ---------------------------------------------------------------------- 


================================================================================
Timing constraint: TS_clk = PERIOD TIMEGRP "clk" 40 ns HIGH 50%;
For more information, see Period Analysis in the Timing Closure User Guide (UG612).

 556190 paths analyzed, 1611 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors, 0 component switching limit errors)
 Minimum period is  16.629ns.
--------------------------------------------------------------------------------

Paths for end point state_reg_FSM_FFd1 (SLICE_X13Y19.F2), 16500 paths
--------------------------------------------------------------------------------
Slack (setup path):     23.371ns (requirement - (data path - clock path skew + uncertainty))
  Source:               vga_sync_unit/v_count_reg_2 (FF)
  Destination:          state_reg_FSM_FFd1 (FF)
  Requirement:          40.000ns
  Data Path Delay:      16.628ns (Levels of Logic = 12)
  Clock Path Skew:      -0.001ns (0.039 - 0.040)
  Source Clock:         clk rising at 0.000ns
  Destination Clock:    clk rising at 40.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: vga_sync_unit/v_count_reg_2 to state_reg_FSM_FFd1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X18Y20.YQ      Tcko                  0.567   vga_sync_unit/v_count_reg<3>
                                                       vga_sync_unit/v_count_reg_2
    SLICE_X9Y3.G1        net (fanout=41)       2.657   vga_sync_unit/v_count_reg<2>
    SLICE_X9Y3.Y         Tilo                  0.612   graph_unit/rom_addr_alien_2<2>
                                                       graph_unit/Msub_rom_addr_alien_2_cy<1>11
    SLICE_X9Y3.F4        net (fanout=1)        0.020   graph_unit/Msub_rom_addr_alien_2_cy<1>11/O
    SLICE_X9Y3.X         Tilo                  0.612   graph_unit/rom_addr_alien_2<2>
                                                       graph_unit/Msub_rom_addr_alien_2_xor<2>11
    SLICE_X10Y2.F2       net (fanout=4)        0.481   graph_unit/rom_addr_alien_2<2>
    SLICE_X10Y2.X        Tilo                  0.660   graph_unit/rom_data_alien_2<3>
                                                       graph_unit/rom_data_alien_2<3>1
    SLICE_X11Y2.G3       net (fanout=2)        0.387   graph_unit/rom_data_alien_2<3>
    SLICE_X11Y2.F5       Tif5                  0.759   graph_unit/rom_bit_alien_2
                                                       graph_unit/Mmux_rom_bit_alien_2_5
                                                       graph_unit/Mmux_rom_bit_alien_2_3_f5
    SLICE_X11Y2.FXINA    net (fanout=1)        0.000   graph_unit/Mmux_rom_bit_alien_2_3_f5
    SLICE_X11Y2.Y        Tif6y                 0.451   graph_unit/rom_bit_alien_2
                                                       graph_unit/Mmux_rom_bit_alien_2_2_f6
    SLICE_X20Y8.G2       net (fanout=1)        1.227   graph_unit/rom_bit_alien_2
    SLICE_X20Y8.Y        Tilo                  0.660   N125
                                                       graph_unit/rd_alien_2_on_and0000
    SLICE_X20Y8.F3       net (fanout=8)        0.324   graph_unit/rd_alien_2_on
    SLICE_X20Y8.X        Tilo                  0.660   N125
                                                       graph_unit/ship_got_hit1_SW0
    SLICE_X21Y27.F3      net (fanout=1)        1.049   N125
    SLICE_X21Y27.X       Tilo                  0.612   graph_unit/N59
                                                       graph_unit/ship_got_hit1
    SLICE_X18Y21.F1      net (fanout=8)        0.602   graph_unit/N59
    SLICE_X18Y21.X       Tilo                  0.660   graph_unit/miss29
                                                       graph_unit/miss29
    SLICE_X17Y21.F3      net (fanout=2)        0.282   graph_unit/miss29
    SLICE_X17Y21.X       Tilo                  0.612   miss
                                                       graph_unit/miss30
    SLICE_X12Y19.G4      net (fanout=3)        0.961   miss
    SLICE_X12Y19.Y       Tilo                  0.660   state_reg_FSM_FFd2
                                                       state_reg_FSM_FFd1-In41
    SLICE_X13Y19.F2      net (fanout=2)        0.107   state_reg_FSM_FFd1-In_bdd1
    SLICE_X13Y19.CLK     Tfck                  1.006   state_reg_FSM_FFd1
                                                       state_reg_FSM_FFd1-In174_G
                                                       state_reg_FSM_FFd1-In174
                                                       state_reg_FSM_FFd1
    -------------------------------------------------  ---------------------------
    Total                                     16.628ns (8.531ns logic, 8.097ns route)
                                                       (51.3% logic, 48.7% route)

--------------------------------------------------------------------------------
Slack (setup path):     23.400ns (requirement - (data path - clock path skew + uncertainty))
  Source:               vga_sync_unit/v_count_reg_2 (FF)
  Destination:          state_reg_FSM_FFd1 (FF)
  Requirement:          40.000ns
  Data Path Delay:      16.599ns (Levels of Logic = 12)
  Clock Path Skew:      -0.001ns (0.039 - 0.040)
  Source Clock:         clk rising at 0.000ns
  Destination Clock:    clk rising at 40.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: vga_sync_unit/v_count_reg_2 to state_reg_FSM_FFd1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X18Y20.YQ      Tcko                  0.567   vga_sync_unit/v_count_reg<3>
                                                       vga_sync_unit/v_count_reg_2
    SLICE_X9Y3.G1        net (fanout=41)       2.657   vga_sync_unit/v_count_reg<2>
    SLICE_X9Y3.Y         Tilo                  0.612   graph_unit/rom_addr_alien_2<2>
                                                       graph_unit/Msub_rom_addr_alien_2_cy<1>11
    SLICE_X9Y3.F4        net (fanout=1)        0.020   graph_unit/Msub_rom_addr_alien_2_cy<1>11/O
    SLICE_X9Y3.X         Tilo                  0.612   graph_unit/rom_addr_alien_2<2>
                                                       graph_unit/Msub_rom_addr_alien_2_xor<2>11
    SLICE_X10Y2.F2       net (fanout=4)        0.481   graph_unit/rom_addr_alien_2<2>
    SLICE_X10Y2.X        Tilo                  0.660   graph_unit/rom_data_alien_2<3>
                                                       graph_unit/rom_data_alien_2<3>1
    SLICE_X11Y3.F3       net (fanout=2)        0.358   graph_unit/rom_data_alien_2<3>
    SLICE_X11Y3.F5       Tif5                  0.759   graph_unit/Mmux_rom_bit_alien_2_4_f5
                                                       graph_unit/Mmux_rom_bit_alien_2_51
                                                       graph_unit/Mmux_rom_bit_alien_2_4_f5
    SLICE_X11Y2.FXINB    net (fanout=1)        0.000   graph_unit/Mmux_rom_bit_alien_2_4_f5
    SLICE_X11Y2.Y        Tif6y                 0.451   graph_unit/rom_bit_alien_2
                                                       graph_unit/Mmux_rom_bit_alien_2_2_f6
    SLICE_X20Y8.G2       net (fanout=1)        1.227   graph_unit/rom_bit_alien_2
    SLICE_X20Y8.Y        Tilo                  0.660   N125
                                                       graph_unit/rd_alien_2_on_and0000
    SLICE_X20Y8.F3       net (fanout=8)        0.324   graph_unit/rd_alien_2_on
    SLICE_X20Y8.X        Tilo                  0.660   N125
                                                       graph_unit/ship_got_hit1_SW0
    SLICE_X21Y27.F3      net (fanout=1)        1.049   N125
    SLICE_X21Y27.X       Tilo                  0.612   graph_unit/N59
                                                       graph_unit/ship_got_hit1
    SLICE_X18Y21.F1      net (fanout=8)        0.602   graph_unit/N59
    SLICE_X18Y21.X       Tilo                  0.660   graph_unit/miss29
                                                       graph_unit/miss29
    SLICE_X17Y21.F3      net (fanout=2)        0.282   graph_unit/miss29
    SLICE_X17Y21.X       Tilo                  0.612   miss
                                                       graph_unit/miss30
    SLICE_X12Y19.G4      net (fanout=3)        0.961   miss
    SLICE_X12Y19.Y       Tilo                  0.660   state_reg_FSM_FFd2
                                                       state_reg_FSM_FFd1-In41
    SLICE_X13Y19.F2      net (fanout=2)        0.107   state_reg_FSM_FFd1-In_bdd1
    SLICE_X13Y19.CLK     Tfck                  1.006   state_reg_FSM_FFd1
                                                       state_reg_FSM_FFd1-In174_G
                                                       state_reg_FSM_FFd1-In174
                                                       state_reg_FSM_FFd1
    -------------------------------------------------  ---------------------------
    Total                                     16.599ns (8.531ns logic, 8.068ns route)
                                                       (51.4% logic, 48.6% route)

--------------------------------------------------------------------------------
Slack (setup path):     23.536ns (requirement - (data path - clock path skew + uncertainty))
  Source:               vga_sync_unit/v_count_reg_2 (FF)
  Destination:          state_reg_FSM_FFd1 (FF)
  Requirement:          40.000ns
  Data Path Delay:      16.463ns (Levels of Logic = 12)
  Clock Path Skew:      -0.001ns (0.039 - 0.040)
  Source Clock:         clk rising at 0.000ns
  Destination Clock:    clk rising at 40.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: vga_sync_unit/v_count_reg_2 to state_reg_FSM_FFd1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X18Y20.YQ      Tcko                  0.567   vga_sync_unit/v_count_reg<3>
                                                       vga_sync_unit/v_count_reg_2
    SLICE_X9Y3.G1        net (fanout=41)       2.657   vga_sync_unit/v_count_reg<2>
    SLICE_X9Y3.Y         Tilo                  0.612   graph_unit/rom_addr_alien_2<2>
                                                       graph_unit/Msub_rom_addr_alien_2_cy<1>11
    SLICE_X9Y3.F4        net (fanout=1)        0.020   graph_unit/Msub_rom_addr_alien_2_cy<1>11/O
    SLICE_X9Y3.X         Tilo                  0.612   graph_unit/rom_addr_alien_2<2>
                                                       graph_unit/Msub_rom_addr_alien_2_xor<2>11
    SLICE_X10Y2.G2       net (fanout=4)        0.515   graph_unit/rom_addr_alien_2<2>
    SLICE_X10Y2.Y        Tilo                  0.660   graph_unit/rom_data_alien_2<3>
                                                       graph_unit/rom_data_alien_2<2>1
    SLICE_X11Y2.G1       net (fanout=2)        0.188   graph_unit/rom_data_alien_2<2>
    SLICE_X11Y2.F5       Tif5                  0.759   graph_unit/rom_bit_alien_2
                                                       graph_unit/Mmux_rom_bit_alien_2_5
                                                       graph_unit/Mmux_rom_bit_alien_2_3_f5
    SLICE_X11Y2.FXINA    net (fanout=1)        0.000   graph_unit/Mmux_rom_bit_alien_2_3_f5
    SLICE_X11Y2.Y        Tif6y                 0.451   graph_unit/rom_bit_alien_2
                                                       graph_unit/Mmux_rom_bit_alien_2_2_f6
    SLICE_X20Y8.G2       net (fanout=1)        1.227   graph_unit/rom_bit_alien_2
    SLICE_X20Y8.Y        Tilo                  0.660   N125
                                                       graph_unit/rd_alien_2_on_and0000
    SLICE_X20Y8.F3       net (fanout=8)        0.324   graph_unit/rd_alien_2_on
    SLICE_X20Y8.X        Tilo                  0.660   N125
                                                       graph_unit/ship_got_hit1_SW0
    SLICE_X21Y27.F3      net (fanout=1)        1.049   N125
    SLICE_X21Y27.X       Tilo                  0.612   graph_unit/N59
                                                       graph_unit/ship_got_hit1
    SLICE_X18Y21.F1      net (fanout=8)        0.602   graph_unit/N59
    SLICE_X18Y21.X       Tilo                  0.660   graph_unit/miss29
                                                       graph_unit/miss29
    SLICE_X17Y21.F3      net (fanout=2)        0.282   graph_unit/miss29
    SLICE_X17Y21.X       Tilo                  0.612   miss
                                                       graph_unit/miss30
    SLICE_X12Y19.G4      net (fanout=3)        0.961   miss
    SLICE_X12Y19.Y       Tilo                  0.660   state_reg_FSM_FFd2
                                                       state_reg_FSM_FFd1-In41
    SLICE_X13Y19.F2      net (fanout=2)        0.107   state_reg_FSM_FFd1-In_bdd1
    SLICE_X13Y19.CLK     Tfck                  1.006   state_reg_FSM_FFd1
                                                       state_reg_FSM_FFd1-In174_G
                                                       state_reg_FSM_FFd1-In174
                                                       state_reg_FSM_FFd1
    -------------------------------------------------  ---------------------------
    Total                                     16.463ns (8.531ns logic, 7.932ns route)
                                                       (51.8% logic, 48.2% route)

--------------------------------------------------------------------------------

Paths for end point state_reg_FSM_FFd2 (SLICE_X12Y19.F3), 16500 paths
--------------------------------------------------------------------------------
Slack (setup path):     23.669ns (requirement - (data path - clock path skew + uncertainty))
  Source:               vga_sync_unit/v_count_reg_2 (FF)
  Destination:          state_reg_FSM_FFd2 (FF)
  Requirement:          40.000ns
  Data Path Delay:      16.330ns (Levels of Logic = 12)
  Clock Path Skew:      -0.001ns (0.039 - 0.040)
  Source Clock:         clk rising at 0.000ns
  Destination Clock:    clk rising at 40.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: vga_sync_unit/v_count_reg_2 to state_reg_FSM_FFd2
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X18Y20.YQ      Tcko                  0.567   vga_sync_unit/v_count_reg<3>
                                                       vga_sync_unit/v_count_reg_2
    SLICE_X9Y3.G1        net (fanout=41)       2.657   vga_sync_unit/v_count_reg<2>
    SLICE_X9Y3.Y         Tilo                  0.612   graph_unit/rom_addr_alien_2<2>
                                                       graph_unit/Msub_rom_addr_alien_2_cy<1>11
    SLICE_X9Y3.F4        net (fanout=1)        0.020   graph_unit/Msub_rom_addr_alien_2_cy<1>11/O
    SLICE_X9Y3.X         Tilo                  0.612   graph_unit/rom_addr_alien_2<2>
                                                       graph_unit/Msub_rom_addr_alien_2_xor<2>11
    SLICE_X10Y2.F2       net (fanout=4)        0.481   graph_unit/rom_addr_alien_2<2>
    SLICE_X10Y2.X        Tilo                  0.660   graph_unit/rom_data_alien_2<3>
                                                       graph_unit/rom_data_alien_2<3>1
    SLICE_X11Y2.G3       net (fanout=2)        0.387   graph_unit/rom_data_alien_2<3>
    SLICE_X11Y2.F5       Tif5                  0.759   graph_unit/rom_bit_alien_2
                                                       graph_unit/Mmux_rom_bit_alien_2_5
                                                       graph_unit/Mmux_rom_bit_alien_2_3_f5
    SLICE_X11Y2.FXINA    net (fanout=1)        0.000   graph_unit/Mmux_rom_bit_alien_2_3_f5
    SLICE_X11Y2.Y        Tif6y                 0.451   graph_unit/rom_bit_alien_2
                                                       graph_unit/Mmux_rom_bit_alien_2_2_f6
    SLICE_X20Y8.G2       net (fanout=1)        1.227   graph_unit/rom_bit_alien_2
    SLICE_X20Y8.Y        Tilo                  0.660   N125
                                                       graph_unit/rd_alien_2_on_and0000
    SLICE_X20Y8.F3       net (fanout=8)        0.324   graph_unit/rd_alien_2_on
    SLICE_X20Y8.X        Tilo                  0.660   N125
                                                       graph_unit/ship_got_hit1_SW0
    SLICE_X21Y27.F3      net (fanout=1)        1.049   N125
    SLICE_X21Y27.X       Tilo                  0.612   graph_unit/N59
                                                       graph_unit/ship_got_hit1
    SLICE_X18Y21.F1      net (fanout=8)        0.602   graph_unit/N59
    SLICE_X18Y21.X       Tilo                  0.660   graph_unit/miss29
                                                       graph_unit/miss29
    SLICE_X17Y21.F3      net (fanout=2)        0.282   graph_unit/miss29
    SLICE_X17Y21.X       Tilo                  0.612   miss
                                                       graph_unit/miss30
    SLICE_X12Y19.G4      net (fanout=3)        0.961   miss
    SLICE_X12Y19.Y       Tilo                  0.660   state_reg_FSM_FFd2
                                                       state_reg_FSM_FFd1-In41
    SLICE_X12Y19.F3      net (fanout=2)        0.039   state_reg_FSM_FFd1-In_bdd1
    SLICE_X12Y19.CLK     Tfck                  0.776   state_reg_FSM_FFd2
                                                       state_reg_FSM_FFd2-In190
                                                       state_reg_FSM_FFd2
    -------------------------------------------------  ---------------------------
    Total                                     16.330ns (8.301ns logic, 8.029ns route)
                                                       (50.8% logic, 49.2% route)

--------------------------------------------------------------------------------
Slack (setup path):     23.698ns (requirement - (data path - clock path skew + uncertainty))
  Source:               vga_sync_unit/v_count_reg_2 (FF)
  Destination:          state_reg_FSM_FFd2 (FF)
  Requirement:          40.000ns
  Data Path Delay:      16.301ns (Levels of Logic = 12)
  Clock Path Skew:      -0.001ns (0.039 - 0.040)
  Source Clock:         clk rising at 0.000ns
  Destination Clock:    clk rising at 40.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: vga_sync_unit/v_count_reg_2 to state_reg_FSM_FFd2
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X18Y20.YQ      Tcko                  0.567   vga_sync_unit/v_count_reg<3>
                                                       vga_sync_unit/v_count_reg_2
    SLICE_X9Y3.G1        net (fanout=41)       2.657   vga_sync_unit/v_count_reg<2>
    SLICE_X9Y3.Y         Tilo                  0.612   graph_unit/rom_addr_alien_2<2>
                                                       graph_unit/Msub_rom_addr_alien_2_cy<1>11
    SLICE_X9Y3.F4        net (fanout=1)        0.020   graph_unit/Msub_rom_addr_alien_2_cy<1>11/O
    SLICE_X9Y3.X         Tilo                  0.612   graph_unit/rom_addr_alien_2<2>
                                                       graph_unit/Msub_rom_addr_alien_2_xor<2>11
    SLICE_X10Y2.F2       net (fanout=4)        0.481   graph_unit/rom_addr_alien_2<2>
    SLICE_X10Y2.X        Tilo                  0.660   graph_unit/rom_data_alien_2<3>
                                                       graph_unit/rom_data_alien_2<3>1
    SLICE_X11Y3.F3       net (fanout=2)        0.358   graph_unit/rom_data_alien_2<3>
    SLICE_X11Y3.F5       Tif5                  0.759   graph_unit/Mmux_rom_bit_alien_2_4_f5
                                                       graph_unit/Mmux_rom_bit_alien_2_51
                                                       graph_unit/Mmux_rom_bit_alien_2_4_f5
    SLICE_X11Y2.FXINB    net (fanout=1)        0.000   graph_unit/Mmux_rom_bit_alien_2_4_f5
    SLICE_X11Y2.Y        Tif6y                 0.451   graph_unit/rom_bit_alien_2
                                                       graph_unit/Mmux_rom_bit_alien_2_2_f6
    SLICE_X20Y8.G2       net (fanout=1)        1.227   graph_unit/rom_bit_alien_2
    SLICE_X20Y8.Y        Tilo                  0.660   N125
                                                       graph_unit/rd_alien_2_on_and0000
    SLICE_X20Y8.F3       net (fanout=8)        0.324   graph_unit/rd_alien_2_on
    SLICE_X20Y8.X        Tilo                  0.660   N125
                                                       graph_unit/ship_got_hit1_SW0
    SLICE_X21Y27.F3      net (fanout=1)        1.049   N125
    SLICE_X21Y27.X       Tilo                  0.612   graph_unit/N59
                                                       graph_unit/ship_got_hit1
    SLICE_X18Y21.F1      net (fanout=8)        0.602   graph_unit/N59
    SLICE_X18Y21.X       Tilo                  0.660   graph_unit/miss29
                                                       graph_unit/miss29
    SLICE_X17Y21.F3      net (fanout=2)        0.282   graph_unit/miss29
    SLICE_X17Y21.X       Tilo                  0.612   miss
                                                       graph_unit/miss30
    SLICE_X12Y19.G4      net (fanout=3)        0.961   miss
    SLICE_X12Y19.Y       Tilo                  0.660   state_reg_FSM_FFd2
                                                       state_reg_FSM_FFd1-In41
    SLICE_X12Y19.F3      net (fanout=2)        0.039   state_reg_FSM_FFd1-In_bdd1
    SLICE_X12Y19.CLK     Tfck                  0.776   state_reg_FSM_FFd2
                                                       state_reg_FSM_FFd2-In190
                                                       state_reg_FSM_FFd2
    -------------------------------------------------  ---------------------------
    Total                                     16.301ns (8.301ns logic, 8.000ns route)
                                                       (50.9% logic, 49.1% route)

--------------------------------------------------------------------------------
Slack (setup path):     23.834ns (requirement - (data path - clock path skew + uncertainty))
  Source:               vga_sync_unit/v_count_reg_2 (FF)
  Destination:          state_reg_FSM_FFd2 (FF)
  Requirement:          40.000ns
  Data Path Delay:      16.165ns (Levels of Logic = 12)
  Clock Path Skew:      -0.001ns (0.039 - 0.040)
  Source Clock:         clk rising at 0.000ns
  Destination Clock:    clk rising at 40.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: vga_sync_unit/v_count_reg_2 to state_reg_FSM_FFd2
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X18Y20.YQ      Tcko                  0.567   vga_sync_unit/v_count_reg<3>
                                                       vga_sync_unit/v_count_reg_2
    SLICE_X9Y3.G1        net (fanout=41)       2.657   vga_sync_unit/v_count_reg<2>
    SLICE_X9Y3.Y         Tilo                  0.612   graph_unit/rom_addr_alien_2<2>
                                                       graph_unit/Msub_rom_addr_alien_2_cy<1>11
    SLICE_X9Y3.F4        net (fanout=1)        0.020   graph_unit/Msub_rom_addr_alien_2_cy<1>11/O
    SLICE_X9Y3.X         Tilo                  0.612   graph_unit/rom_addr_alien_2<2>
                                                       graph_unit/Msub_rom_addr_alien_2_xor<2>11
    SLICE_X10Y2.G2       net (fanout=4)        0.515   graph_unit/rom_addr_alien_2<2>
    SLICE_X10Y2.Y        Tilo                  0.660   graph_unit/rom_data_alien_2<3>
                                                       graph_unit/rom_data_alien_2<2>1
    SLICE_X11Y2.G1       net (fanout=2)        0.188   graph_unit/rom_data_alien_2<2>
    SLICE_X11Y2.F5       Tif5                  0.759   graph_unit/rom_bit_alien_2
                                                       graph_unit/Mmux_rom_bit_alien_2_5
                                                       graph_unit/Mmux_rom_bit_alien_2_3_f5
    SLICE_X11Y2.FXINA    net (fanout=1)        0.000   graph_unit/Mmux_rom_bit_alien_2_3_f5
    SLICE_X11Y2.Y        Tif6y                 0.451   graph_unit/rom_bit_alien_2
                                                       graph_unit/Mmux_rom_bit_alien_2_2_f6
    SLICE_X20Y8.G2       net (fanout=1)        1.227   graph_unit/rom_bit_alien_2
    SLICE_X20Y8.Y        Tilo                  0.660   N125
                                                       graph_unit/rd_alien_2_on_and0000
    SLICE_X20Y8.F3       net (fanout=8)        0.324   graph_unit/rd_alien_2_on
    SLICE_X20Y8.X        Tilo                  0.660   N125
                                                       graph_unit/ship_got_hit1_SW0
    SLICE_X21Y27.F3      net (fanout=1)        1.049   N125
    SLICE_X21Y27.X       Tilo                  0.612   graph_unit/N59
                                                       graph_unit/ship_got_hit1
    SLICE_X18Y21.F1      net (fanout=8)        0.602   graph_unit/N59
    SLICE_X18Y21.X       Tilo                  0.660   graph_unit/miss29
                                                       graph_unit/miss29
    SLICE_X17Y21.F3      net (fanout=2)        0.282   graph_unit/miss29
    SLICE_X17Y21.X       Tilo                  0.612   miss
                                                       graph_unit/miss30
    SLICE_X12Y19.G4      net (fanout=3)        0.961   miss
    SLICE_X12Y19.Y       Tilo                  0.660   state_reg_FSM_FFd2
                                                       state_reg_FSM_FFd1-In41
    SLICE_X12Y19.F3      net (fanout=2)        0.039   state_reg_FSM_FFd1-In_bdd1
    SLICE_X12Y19.CLK     Tfck                  0.776   state_reg_FSM_FFd2
                                                       state_reg_FSM_FFd2-In190
                                                       state_reg_FSM_FFd2
    -------------------------------------------------  ---------------------------
    Total                                     16.165ns (8.301ns logic, 7.864ns route)
                                                       (51.4% logic, 48.6% route)

--------------------------------------------------------------------------------

Paths for end point ball_reg_1 (SLICE_X12Y18.F4), 16500 paths
--------------------------------------------------------------------------------
Slack (setup path):     23.688ns (requirement - (data path - clock path skew + uncertainty))
  Source:               vga_sync_unit/v_count_reg_2 (FF)
  Destination:          ball_reg_1 (FF)
  Requirement:          40.000ns
  Data Path Delay:      16.311ns (Levels of Logic = 12)
  Clock Path Skew:      -0.001ns (0.039 - 0.040)
  Source Clock:         clk rising at 0.000ns
  Destination Clock:    clk rising at 40.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: vga_sync_unit/v_count_reg_2 to ball_reg_1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X18Y20.YQ      Tcko                  0.567   vga_sync_unit/v_count_reg<3>
                                                       vga_sync_unit/v_count_reg_2
    SLICE_X9Y3.G1        net (fanout=41)       2.657   vga_sync_unit/v_count_reg<2>
    SLICE_X9Y3.Y         Tilo                  0.612   graph_unit/rom_addr_alien_2<2>
                                                       graph_unit/Msub_rom_addr_alien_2_cy<1>11
    SLICE_X9Y3.F4        net (fanout=1)        0.020   graph_unit/Msub_rom_addr_alien_2_cy<1>11/O
    SLICE_X9Y3.X         Tilo                  0.612   graph_unit/rom_addr_alien_2<2>
                                                       graph_unit/Msub_rom_addr_alien_2_xor<2>11
    SLICE_X10Y2.F2       net (fanout=4)        0.481   graph_unit/rom_addr_alien_2<2>
    SLICE_X10Y2.X        Tilo                  0.660   graph_unit/rom_data_alien_2<3>
                                                       graph_unit/rom_data_alien_2<3>1
    SLICE_X11Y2.G3       net (fanout=2)        0.387   graph_unit/rom_data_alien_2<3>
    SLICE_X11Y2.F5       Tif5                  0.759   graph_unit/rom_bit_alien_2
                                                       graph_unit/Mmux_rom_bit_alien_2_5
                                                       graph_unit/Mmux_rom_bit_alien_2_3_f5
    SLICE_X11Y2.FXINA    net (fanout=1)        0.000   graph_unit/Mmux_rom_bit_alien_2_3_f5
    SLICE_X11Y2.Y        Tif6y                 0.451   graph_unit/rom_bit_alien_2
                                                       graph_unit/Mmux_rom_bit_alien_2_2_f6
    SLICE_X20Y8.G2       net (fanout=1)        1.227   graph_unit/rom_bit_alien_2
    SLICE_X20Y8.Y        Tilo                  0.660   N125
                                                       graph_unit/rd_alien_2_on_and0000
    SLICE_X20Y8.F3       net (fanout=8)        0.324   graph_unit/rd_alien_2_on
    SLICE_X20Y8.X        Tilo                  0.660   N125
                                                       graph_unit/ship_got_hit1_SW0
    SLICE_X21Y27.F3      net (fanout=1)        1.049   N125
    SLICE_X21Y27.X       Tilo                  0.612   graph_unit/N59
                                                       graph_unit/ship_got_hit1
    SLICE_X18Y21.F1      net (fanout=8)        0.602   graph_unit/N59
    SLICE_X18Y21.X       Tilo                  0.660   graph_unit/miss29
                                                       graph_unit/miss29
    SLICE_X17Y21.F3      net (fanout=2)        0.282   graph_unit/miss29
    SLICE_X17Y21.X       Tilo                  0.612   miss
                                                       graph_unit/miss30
    SLICE_X12Y18.G4      net (fanout=3)        0.961   miss
    SLICE_X12Y18.Y       Tilo                  0.660   ball_reg<1>
                                                       ball_reg_mux0000<0>31
    SLICE_X12Y18.F4      net (fanout=1)        0.020   ball_reg_mux0000<0>31/O
    SLICE_X12Y18.CLK     Tfck                  0.776   ball_reg<1>
                                                       ball_reg_mux0000<0>21
                                                       ball_reg_1
    -------------------------------------------------  ---------------------------
    Total                                     16.311ns (8.301ns logic, 8.010ns route)
                                                       (50.9% logic, 49.1% route)

--------------------------------------------------------------------------------
Slack (setup path):     23.717ns (requirement - (data path - clock path skew + uncertainty))
  Source:               vga_sync_unit/v_count_reg_2 (FF)
  Destination:          ball_reg_1 (FF)
  Requirement:          40.000ns
  Data Path Delay:      16.282ns (Levels of Logic = 12)
  Clock Path Skew:      -0.001ns (0.039 - 0.040)
  Source Clock:         clk rising at 0.000ns
  Destination Clock:    clk rising at 40.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: vga_sync_unit/v_count_reg_2 to ball_reg_1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X18Y20.YQ      Tcko                  0.567   vga_sync_unit/v_count_reg<3>
                                                       vga_sync_unit/v_count_reg_2
    SLICE_X9Y3.G1        net (fanout=41)       2.657   vga_sync_unit/v_count_reg<2>
    SLICE_X9Y3.Y         Tilo                  0.612   graph_unit/rom_addr_alien_2<2>
                                                       graph_unit/Msub_rom_addr_alien_2_cy<1>11
    SLICE_X9Y3.F4        net (fanout=1)        0.020   graph_unit/Msub_rom_addr_alien_2_cy<1>11/O
    SLICE_X9Y3.X         Tilo                  0.612   graph_unit/rom_addr_alien_2<2>
                                                       graph_unit/Msub_rom_addr_alien_2_xor<2>11
    SLICE_X10Y2.F2       net (fanout=4)        0.481   graph_unit/rom_addr_alien_2<2>
    SLICE_X10Y2.X        Tilo                  0.660   graph_unit/rom_data_alien_2<3>
                                                       graph_unit/rom_data_alien_2<3>1
    SLICE_X11Y3.F3       net (fanout=2)        0.358   graph_unit/rom_data_alien_2<3>
    SLICE_X11Y3.F5       Tif5                  0.759   graph_unit/Mmux_rom_bit_alien_2_4_f5
                                                       graph_unit/Mmux_rom_bit_alien_2_51
                                                       graph_unit/Mmux_rom_bit_alien_2_4_f5
    SLICE_X11Y2.FXINB    net (fanout=1)        0.000   graph_unit/Mmux_rom_bit_alien_2_4_f5
    SLICE_X11Y2.Y        Tif6y                 0.451   graph_unit/rom_bit_alien_2
                                                       graph_unit/Mmux_rom_bit_alien_2_2_f6
    SLICE_X20Y8.G2       net (fanout=1)        1.227   graph_unit/rom_bit_alien_2
    SLICE_X20Y8.Y        Tilo                  0.660   N125
                                                       graph_unit/rd_alien_2_on_and0000
    SLICE_X20Y8.F3       net (fanout=8)        0.324   graph_unit/rd_alien_2_on
    SLICE_X20Y8.X        Tilo                  0.660   N125
                                                       graph_unit/ship_got_hit1_SW0
    SLICE_X21Y27.F3      net (fanout=1)        1.049   N125
    SLICE_X21Y27.X       Tilo                  0.612   graph_unit/N59
                                                       graph_unit/ship_got_hit1
    SLICE_X18Y21.F1      net (fanout=8)        0.602   graph_unit/N59
    SLICE_X18Y21.X       Tilo                  0.660   graph_unit/miss29
                                                       graph_unit/miss29
    SLICE_X17Y21.F3      net (fanout=2)        0.282   graph_unit/miss29
    SLICE_X17Y21.X       Tilo                  0.612   miss
                                                       graph_unit/miss30
    SLICE_X12Y18.G4      net (fanout=3)        0.961   miss
    SLICE_X12Y18.Y       Tilo                  0.660   ball_reg<1>
                                                       ball_reg_mux0000<0>31
    SLICE_X12Y18.F4      net (fanout=1)        0.020   ball_reg_mux0000<0>31/O
    SLICE_X12Y18.CLK     Tfck                  0.776   ball_reg<1>
                                                       ball_reg_mux0000<0>21
                                                       ball_reg_1
    -------------------------------------------------  ---------------------------
    Total                                     16.282ns (8.301ns logic, 7.981ns route)
                                                       (51.0% logic, 49.0% route)

--------------------------------------------------------------------------------
Slack (setup path):     23.853ns (requirement - (data path - clock path skew + uncertainty))
  Source:               vga_sync_unit/v_count_reg_2 (FF)
  Destination:          ball_reg_1 (FF)
  Requirement:          40.000ns
  Data Path Delay:      16.146ns (Levels of Logic = 12)
  Clock Path Skew:      -0.001ns (0.039 - 0.040)
  Source Clock:         clk rising at 0.000ns
  Destination Clock:    clk rising at 40.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: vga_sync_unit/v_count_reg_2 to ball_reg_1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X18Y20.YQ      Tcko                  0.567   vga_sync_unit/v_count_reg<3>
                                                       vga_sync_unit/v_count_reg_2
    SLICE_X9Y3.G1        net (fanout=41)       2.657   vga_sync_unit/v_count_reg<2>
    SLICE_X9Y3.Y         Tilo                  0.612   graph_unit/rom_addr_alien_2<2>
                                                       graph_unit/Msub_rom_addr_alien_2_cy<1>11
    SLICE_X9Y3.F4        net (fanout=1)        0.020   graph_unit/Msub_rom_addr_alien_2_cy<1>11/O
    SLICE_X9Y3.X         Tilo                  0.612   graph_unit/rom_addr_alien_2<2>
                                                       graph_unit/Msub_rom_addr_alien_2_xor<2>11
    SLICE_X10Y2.G2       net (fanout=4)        0.515   graph_unit/rom_addr_alien_2<2>
    SLICE_X10Y2.Y        Tilo                  0.660   graph_unit/rom_data_alien_2<3>
                                                       graph_unit/rom_data_alien_2<2>1
    SLICE_X11Y2.G1       net (fanout=2)        0.188   graph_unit/rom_data_alien_2<2>
    SLICE_X11Y2.F5       Tif5                  0.759   graph_unit/rom_bit_alien_2
                                                       graph_unit/Mmux_rom_bit_alien_2_5
                                                       graph_unit/Mmux_rom_bit_alien_2_3_f5
    SLICE_X11Y2.FXINA    net (fanout=1)        0.000   graph_unit/Mmux_rom_bit_alien_2_3_f5
    SLICE_X11Y2.Y        Tif6y                 0.451   graph_unit/rom_bit_alien_2
                                                       graph_unit/Mmux_rom_bit_alien_2_2_f6
    SLICE_X20Y8.G2       net (fanout=1)        1.227   graph_unit/rom_bit_alien_2
    SLICE_X20Y8.Y        Tilo                  0.660   N125
                                                       graph_unit/rd_alien_2_on_and0000
    SLICE_X20Y8.F3       net (fanout=8)        0.324   graph_unit/rd_alien_2_on
    SLICE_X20Y8.X        Tilo                  0.660   N125
                                                       graph_unit/ship_got_hit1_SW0
    SLICE_X21Y27.F3      net (fanout=1)        1.049   N125
    SLICE_X21Y27.X       Tilo                  0.612   graph_unit/N59
                                                       graph_unit/ship_got_hit1
    SLICE_X18Y21.F1      net (fanout=8)        0.602   graph_unit/N59
    SLICE_X18Y21.X       Tilo                  0.660   graph_unit/miss29
                                                       graph_unit/miss29
    SLICE_X17Y21.F3      net (fanout=2)        0.282   graph_unit/miss29
    SLICE_X17Y21.X       Tilo                  0.612   miss
                                                       graph_unit/miss30
    SLICE_X12Y18.G4      net (fanout=3)        0.961   miss
    SLICE_X12Y18.Y       Tilo                  0.660   ball_reg<1>
                                                       ball_reg_mux0000<0>31
    SLICE_X12Y18.F4      net (fanout=1)        0.020   ball_reg_mux0000<0>31/O
    SLICE_X12Y18.CLK     Tfck                  0.776   ball_reg<1>
                                                       ball_reg_mux0000<0>21
                                                       ball_reg_1
    -------------------------------------------------  ---------------------------
    Total                                     16.146ns (8.301ns logic, 7.845ns route)
                                                       (51.4% logic, 48.6% route)

--------------------------------------------------------------------------------

Hold Paths: TS_clk = PERIOD TIMEGRP "clk" 40 ns HIGH 50%;
--------------------------------------------------------------------------------

Paths for end point keyboard_unit/ps2_code_reg_1 (SLICE_X8Y42.BX), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.859ns (requirement - (clock path skew + uncertainty - data path))
  Source:               keyboard_unit/ps2_code_next_1 (FF)
  Destination:          keyboard_unit/ps2_code_reg_1 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.856ns (Levels of Logic = 0)
  Clock Path Skew:      -0.003ns (0.019 - 0.022)
  Source Clock:         clk rising at 40.000ns
  Destination Clock:    clk rising at 40.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: keyboard_unit/ps2_code_next_1 to keyboard_unit/ps2_code_reg_1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X11Y43.XQ      Tcko                  0.411   keyboard_unit/ps2_code_next<1>
                                                       keyboard_unit/ps2_code_next_1
    SLICE_X8Y42.BX       net (fanout=1)        0.329   keyboard_unit/ps2_code_next<1>
    SLICE_X8Y42.CLK      Tckdi       (-Th)    -0.116   keyboard_unit/ps2_code_reg<1>
                                                       keyboard_unit/ps2_code_reg_1
    -------------------------------------------------  ---------------------------
    Total                                      0.856ns (0.527ns logic, 0.329ns route)
                                                       (61.6% logic, 38.4% route)

--------------------------------------------------------------------------------

Paths for end point keyboard_unit/ps2_code_reg_0 (SLICE_X8Y42.BY), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.874ns (requirement - (clock path skew + uncertainty - data path))
  Source:               keyboard_unit/ps2_code_next_0 (FF)
  Destination:          keyboard_unit/ps2_code_reg_0 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.871ns (Levels of Logic = 0)
  Clock Path Skew:      -0.003ns (0.019 - 0.022)
  Source Clock:         clk rising at 40.000ns
  Destination Clock:    clk rising at 40.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: keyboard_unit/ps2_code_next_0 to keyboard_unit/ps2_code_reg_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X11Y43.YQ      Tcko                  0.409   keyboard_unit/ps2_code_next<1>
                                                       keyboard_unit/ps2_code_next_0
    SLICE_X8Y42.BY       net (fanout=1)        0.330   keyboard_unit/ps2_code_next<0>
    SLICE_X8Y42.CLK      Tckdi       (-Th)    -0.132   keyboard_unit/ps2_code_reg<1>
                                                       keyboard_unit/ps2_code_reg_0
    -------------------------------------------------  ---------------------------
    Total                                      0.871ns (0.541ns logic, 0.330ns route)
                                                       (62.1% logic, 37.9% route)

--------------------------------------------------------------------------------

Paths for end point graph_unit/alien_2_hits_counter_reg_0 (SLICE_X23Y8.BX), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.875ns (requirement - (clock path skew + uncertainty - data path))
  Source:               graph_unit/alien_2_hits_counter_reg_0 (FF)
  Destination:          graph_unit/alien_2_hits_counter_reg_0 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.875ns (Levels of Logic = 0)
  Clock Path Skew:      0.000ns
  Source Clock:         clk rising at 40.000ns
  Destination Clock:    clk rising at 40.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: graph_unit/alien_2_hits_counter_reg_0 to graph_unit/alien_2_hits_counter_reg_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X23Y8.XQ       Tcko                  0.411   graph_unit/alien_2_hits_counter_reg<0>
                                                       graph_unit/alien_2_hits_counter_reg_0
    SLICE_X23Y8.BX       net (fanout=7)        0.384   graph_unit/alien_2_hits_counter_reg<0>
    SLICE_X23Y8.CLK      Tckdi       (-Th)    -0.080   graph_unit/alien_2_hits_counter_reg<0>
                                                       graph_unit/alien_2_hits_counter_reg_0
    -------------------------------------------------  ---------------------------
    Total                                      0.875ns (0.491ns logic, 0.384ns route)
                                                       (56.1% logic, 43.9% route)

--------------------------------------------------------------------------------

Component Switching Limit Checks: TS_clk = PERIOD TIMEGRP "clk" 40 ns HIGH 50%;
--------------------------------------------------------------------------------
Slack: 37.224ns (period - (min low pulse limit / (low pulse / period)))
  Period: 40.000ns
  Low pulse: 20.000ns
  Low pulse limit: 1.388ns (Trpw)
  Physical resource: rgb_reg<1>/SR
  Logical resource: rgb_reg_1/SR
  Location pin: SLICE_X16Y18.SR
  Clock network: reset_IBUF
--------------------------------------------------------------------------------
Slack: 37.224ns (period - (min high pulse limit / (high pulse / period)))
  Period: 40.000ns
  High pulse: 20.000ns
  High pulse limit: 1.388ns (Trpw)
  Physical resource: rgb_reg<1>/SR
  Logical resource: rgb_reg_1/SR
  Location pin: SLICE_X16Y18.SR
  Clock network: reset_IBUF
--------------------------------------------------------------------------------
Slack: 37.224ns (period - (min low pulse limit / (low pulse / period)))
  Period: 40.000ns
  Low pulse: 20.000ns
  Low pulse limit: 1.388ns (Trpw)
  Physical resource: state_reg_FSM_FFd1/SR
  Logical resource: state_reg_FSM_FFd1/SR
  Location pin: SLICE_X13Y19.SR
  Clock network: reset_IBUF
--------------------------------------------------------------------------------


All constraints were met.


Data Sheet report:
-----------------
All values displayed in nanoseconds (ns)

Clock to Setup on destination clock clock
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
clock          |   16.629|         |         |         |
---------------+---------+---------+---------+---------+


Timing summary:
---------------

Timing errors: 0  Score: 0  (Setup/Max: 0, Hold: 0)

Constraints cover 556190 paths, 0 nets, and 5940 connections

Design statistics:
   Minimum period:  16.629ns{1}   (Maximum frequency:  60.136MHz)


------------------------------------Footnotes-----------------------------------
1)  The minimum period statistic assumes all single cycle delays.

Analysis completed Tue Jan 24 03:42:01 2023 
--------------------------------------------------------------------------------

Trace Settings:
-------------------------
Trace Settings 

Peak Memory Usage: 359 MB



