// Seed: 437226175
module module_0 (
    output uwire id_0,
    input wor id_1,
    output wor id_2,
    output uwire id_3,
    output uwire id_4,
    input supply0 id_5,
    input tri id_6,
    input tri id_7,
    output uwire id_8,
    output uwire id_9,
    input tri id_10,
    input wand id_11,
    input wire id_12
);
  assign id_8 = id_7;
endmodule
module module_1 (
    input tri0 id_0,
    input tri0 id_1,
    input supply1 id_2,
    input wor id_3,
    output wire id_4,
    input wand id_5
    , id_8,
    output wand id_6
);
  assign id_6 = 1'b0;
  wire id_9;
  assign id_8 = 1'b0 ? 1 : id_1;
  assign id_4 = 1;
  module_0(
      id_4, id_1, id_4, id_8, id_4, id_3, id_5, id_1, id_8, id_4, id_1, id_0, id_5
  );
endmodule
