
FirstTry.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   0000010c  08000000  08000000  00010000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         000084b4  08000110  08000110  00010110  2**3
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       000018d4  080085c8  080085c8  000185c8  2**3
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  08009e9c  08009e9c  000201e4  2**0
                  CONTENTS
  4 .ARM          00000000  08009e9c  08009e9c  000201e4  2**0
                  CONTENTS
  5 .preinit_array 00000000  08009e9c  08009e9c  000201e4  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  08009e9c  08009e9c  00019e9c  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  7 .fini_array   00000004  08009ea0  08009ea0  00019ea0  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  8 .data         000001e4  20000000  08009ea4  00020000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .bss          00000a78  200001e4  0800a088  000201e4  2**2
                  ALLOC
 10 ._user_heap_stack 00000604  20000c5c  0800a088  00020c5c  2**0
                  ALLOC
 11 .ARM.attributes 00000029  00000000  00000000  000201e4  2**0
                  CONTENTS, READONLY
 12 .comment      00000043  00000000  00000000  0002020d  2**0
                  CONTENTS, READONLY
 13 .debug_info   0000e367  00000000  00000000  00020250  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_abbrev 00002417  00000000  00000000  0002e5b7  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_aranges 00000f78  00000000  00000000  000309d0  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_rnglists 00000c06  00000000  00000000  00031948  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_macro  0001954e  00000000  00000000  0003254e  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_line   00011bfc  00000000  00000000  0004ba9c  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .debug_str    000921df  00000000  00000000  0005d698  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 20 .debug_frame  000052e0  00000000  00000000  000ef878  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 21 .debug_line_str 00000067  00000000  00000000  000f4b58  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

08000110 <__do_global_dtors_aux>:
 8000110:	b510      	push	{r4, lr}
 8000112:	4c05      	ldr	r4, [pc, #20]	; (8000128 <__do_global_dtors_aux+0x18>)
 8000114:	7823      	ldrb	r3, [r4, #0]
 8000116:	b933      	cbnz	r3, 8000126 <__do_global_dtors_aux+0x16>
 8000118:	4b04      	ldr	r3, [pc, #16]	; (800012c <__do_global_dtors_aux+0x1c>)
 800011a:	b113      	cbz	r3, 8000122 <__do_global_dtors_aux+0x12>
 800011c:	4804      	ldr	r0, [pc, #16]	; (8000130 <__do_global_dtors_aux+0x20>)
 800011e:	f3af 8000 	nop.w
 8000122:	2301      	movs	r3, #1
 8000124:	7023      	strb	r3, [r4, #0]
 8000126:	bd10      	pop	{r4, pc}
 8000128:	200001e4 	.word	0x200001e4
 800012c:	00000000 	.word	0x00000000
 8000130:	080085ac 	.word	0x080085ac

08000134 <frame_dummy>:
 8000134:	b508      	push	{r3, lr}
 8000136:	4b03      	ldr	r3, [pc, #12]	; (8000144 <frame_dummy+0x10>)
 8000138:	b11b      	cbz	r3, 8000142 <frame_dummy+0xe>
 800013a:	4903      	ldr	r1, [pc, #12]	; (8000148 <frame_dummy+0x14>)
 800013c:	4803      	ldr	r0, [pc, #12]	; (800014c <frame_dummy+0x18>)
 800013e:	f3af 8000 	nop.w
 8000142:	bd08      	pop	{r3, pc}
 8000144:	00000000 	.word	0x00000000
 8000148:	200001e8 	.word	0x200001e8
 800014c:	080085ac 	.word	0x080085ac

08000150 <strlen>:
 8000150:	4603      	mov	r3, r0
 8000152:	f813 2b01 	ldrb.w	r2, [r3], #1
 8000156:	2a00      	cmp	r2, #0
 8000158:	d1fb      	bne.n	8000152 <strlen+0x2>
 800015a:	1a18      	subs	r0, r3, r0
 800015c:	3801      	subs	r0, #1
 800015e:	4770      	bx	lr

08000160 <__aeabi_drsub>:
 8000160:	f081 4100 	eor.w	r1, r1, #2147483648	; 0x80000000
 8000164:	e002      	b.n	800016c <__adddf3>
 8000166:	bf00      	nop

08000168 <__aeabi_dsub>:
 8000168:	f083 4300 	eor.w	r3, r3, #2147483648	; 0x80000000

0800016c <__adddf3>:
 800016c:	b530      	push	{r4, r5, lr}
 800016e:	ea4f 0441 	mov.w	r4, r1, lsl #1
 8000172:	ea4f 0543 	mov.w	r5, r3, lsl #1
 8000176:	ea94 0f05 	teq	r4, r5
 800017a:	bf08      	it	eq
 800017c:	ea90 0f02 	teqeq	r0, r2
 8000180:	bf1f      	itttt	ne
 8000182:	ea54 0c00 	orrsne.w	ip, r4, r0
 8000186:	ea55 0c02 	orrsne.w	ip, r5, r2
 800018a:	ea7f 5c64 	mvnsne.w	ip, r4, asr #21
 800018e:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 8000192:	f000 80e2 	beq.w	800035a <__adddf3+0x1ee>
 8000196:	ea4f 5454 	mov.w	r4, r4, lsr #21
 800019a:	ebd4 5555 	rsbs	r5, r4, r5, lsr #21
 800019e:	bfb8      	it	lt
 80001a0:	426d      	neglt	r5, r5
 80001a2:	dd0c      	ble.n	80001be <__adddf3+0x52>
 80001a4:	442c      	add	r4, r5
 80001a6:	ea80 0202 	eor.w	r2, r0, r2
 80001aa:	ea81 0303 	eor.w	r3, r1, r3
 80001ae:	ea82 0000 	eor.w	r0, r2, r0
 80001b2:	ea83 0101 	eor.w	r1, r3, r1
 80001b6:	ea80 0202 	eor.w	r2, r0, r2
 80001ba:	ea81 0303 	eor.w	r3, r1, r3
 80001be:	2d36      	cmp	r5, #54	; 0x36
 80001c0:	bf88      	it	hi
 80001c2:	bd30      	pophi	{r4, r5, pc}
 80001c4:	f011 4f00 	tst.w	r1, #2147483648	; 0x80000000
 80001c8:	ea4f 3101 	mov.w	r1, r1, lsl #12
 80001cc:	f44f 1c80 	mov.w	ip, #1048576	; 0x100000
 80001d0:	ea4c 3111 	orr.w	r1, ip, r1, lsr #12
 80001d4:	d002      	beq.n	80001dc <__adddf3+0x70>
 80001d6:	4240      	negs	r0, r0
 80001d8:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 80001dc:	f013 4f00 	tst.w	r3, #2147483648	; 0x80000000
 80001e0:	ea4f 3303 	mov.w	r3, r3, lsl #12
 80001e4:	ea4c 3313 	orr.w	r3, ip, r3, lsr #12
 80001e8:	d002      	beq.n	80001f0 <__adddf3+0x84>
 80001ea:	4252      	negs	r2, r2
 80001ec:	eb63 0343 	sbc.w	r3, r3, r3, lsl #1
 80001f0:	ea94 0f05 	teq	r4, r5
 80001f4:	f000 80a7 	beq.w	8000346 <__adddf3+0x1da>
 80001f8:	f1a4 0401 	sub.w	r4, r4, #1
 80001fc:	f1d5 0e20 	rsbs	lr, r5, #32
 8000200:	db0d      	blt.n	800021e <__adddf3+0xb2>
 8000202:	fa02 fc0e 	lsl.w	ip, r2, lr
 8000206:	fa22 f205 	lsr.w	r2, r2, r5
 800020a:	1880      	adds	r0, r0, r2
 800020c:	f141 0100 	adc.w	r1, r1, #0
 8000210:	fa03 f20e 	lsl.w	r2, r3, lr
 8000214:	1880      	adds	r0, r0, r2
 8000216:	fa43 f305 	asr.w	r3, r3, r5
 800021a:	4159      	adcs	r1, r3
 800021c:	e00e      	b.n	800023c <__adddf3+0xd0>
 800021e:	f1a5 0520 	sub.w	r5, r5, #32
 8000222:	f10e 0e20 	add.w	lr, lr, #32
 8000226:	2a01      	cmp	r2, #1
 8000228:	fa03 fc0e 	lsl.w	ip, r3, lr
 800022c:	bf28      	it	cs
 800022e:	f04c 0c02 	orrcs.w	ip, ip, #2
 8000232:	fa43 f305 	asr.w	r3, r3, r5
 8000236:	18c0      	adds	r0, r0, r3
 8000238:	eb51 71e3 	adcs.w	r1, r1, r3, asr #31
 800023c:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
 8000240:	d507      	bpl.n	8000252 <__adddf3+0xe6>
 8000242:	f04f 0e00 	mov.w	lr, #0
 8000246:	f1dc 0c00 	rsbs	ip, ip, #0
 800024a:	eb7e 0000 	sbcs.w	r0, lr, r0
 800024e:	eb6e 0101 	sbc.w	r1, lr, r1
 8000252:	f5b1 1f80 	cmp.w	r1, #1048576	; 0x100000
 8000256:	d31b      	bcc.n	8000290 <__adddf3+0x124>
 8000258:	f5b1 1f00 	cmp.w	r1, #2097152	; 0x200000
 800025c:	d30c      	bcc.n	8000278 <__adddf3+0x10c>
 800025e:	0849      	lsrs	r1, r1, #1
 8000260:	ea5f 0030 	movs.w	r0, r0, rrx
 8000264:	ea4f 0c3c 	mov.w	ip, ip, rrx
 8000268:	f104 0401 	add.w	r4, r4, #1
 800026c:	ea4f 5244 	mov.w	r2, r4, lsl #21
 8000270:	f512 0f80 	cmn.w	r2, #4194304	; 0x400000
 8000274:	f080 809a 	bcs.w	80003ac <__adddf3+0x240>
 8000278:	f1bc 4f00 	cmp.w	ip, #2147483648	; 0x80000000
 800027c:	bf08      	it	eq
 800027e:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 8000282:	f150 0000 	adcs.w	r0, r0, #0
 8000286:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 800028a:	ea41 0105 	orr.w	r1, r1, r5
 800028e:	bd30      	pop	{r4, r5, pc}
 8000290:	ea5f 0c4c 	movs.w	ip, ip, lsl #1
 8000294:	4140      	adcs	r0, r0
 8000296:	eb41 0101 	adc.w	r1, r1, r1
 800029a:	3c01      	subs	r4, #1
 800029c:	bf28      	it	cs
 800029e:	f5b1 1f80 	cmpcs.w	r1, #1048576	; 0x100000
 80002a2:	d2e9      	bcs.n	8000278 <__adddf3+0x10c>
 80002a4:	f091 0f00 	teq	r1, #0
 80002a8:	bf04      	itt	eq
 80002aa:	4601      	moveq	r1, r0
 80002ac:	2000      	moveq	r0, #0
 80002ae:	fab1 f381 	clz	r3, r1
 80002b2:	bf08      	it	eq
 80002b4:	3320      	addeq	r3, #32
 80002b6:	f1a3 030b 	sub.w	r3, r3, #11
 80002ba:	f1b3 0220 	subs.w	r2, r3, #32
 80002be:	da0c      	bge.n	80002da <__adddf3+0x16e>
 80002c0:	320c      	adds	r2, #12
 80002c2:	dd08      	ble.n	80002d6 <__adddf3+0x16a>
 80002c4:	f102 0c14 	add.w	ip, r2, #20
 80002c8:	f1c2 020c 	rsb	r2, r2, #12
 80002cc:	fa01 f00c 	lsl.w	r0, r1, ip
 80002d0:	fa21 f102 	lsr.w	r1, r1, r2
 80002d4:	e00c      	b.n	80002f0 <__adddf3+0x184>
 80002d6:	f102 0214 	add.w	r2, r2, #20
 80002da:	bfd8      	it	le
 80002dc:	f1c2 0c20 	rsble	ip, r2, #32
 80002e0:	fa01 f102 	lsl.w	r1, r1, r2
 80002e4:	fa20 fc0c 	lsr.w	ip, r0, ip
 80002e8:	bfdc      	itt	le
 80002ea:	ea41 010c 	orrle.w	r1, r1, ip
 80002ee:	4090      	lslle	r0, r2
 80002f0:	1ae4      	subs	r4, r4, r3
 80002f2:	bfa2      	ittt	ge
 80002f4:	eb01 5104 	addge.w	r1, r1, r4, lsl #20
 80002f8:	4329      	orrge	r1, r5
 80002fa:	bd30      	popge	{r4, r5, pc}
 80002fc:	ea6f 0404 	mvn.w	r4, r4
 8000300:	3c1f      	subs	r4, #31
 8000302:	da1c      	bge.n	800033e <__adddf3+0x1d2>
 8000304:	340c      	adds	r4, #12
 8000306:	dc0e      	bgt.n	8000326 <__adddf3+0x1ba>
 8000308:	f104 0414 	add.w	r4, r4, #20
 800030c:	f1c4 0220 	rsb	r2, r4, #32
 8000310:	fa20 f004 	lsr.w	r0, r0, r4
 8000314:	fa01 f302 	lsl.w	r3, r1, r2
 8000318:	ea40 0003 	orr.w	r0, r0, r3
 800031c:	fa21 f304 	lsr.w	r3, r1, r4
 8000320:	ea45 0103 	orr.w	r1, r5, r3
 8000324:	bd30      	pop	{r4, r5, pc}
 8000326:	f1c4 040c 	rsb	r4, r4, #12
 800032a:	f1c4 0220 	rsb	r2, r4, #32
 800032e:	fa20 f002 	lsr.w	r0, r0, r2
 8000332:	fa01 f304 	lsl.w	r3, r1, r4
 8000336:	ea40 0003 	orr.w	r0, r0, r3
 800033a:	4629      	mov	r1, r5
 800033c:	bd30      	pop	{r4, r5, pc}
 800033e:	fa21 f004 	lsr.w	r0, r1, r4
 8000342:	4629      	mov	r1, r5
 8000344:	bd30      	pop	{r4, r5, pc}
 8000346:	f094 0f00 	teq	r4, #0
 800034a:	f483 1380 	eor.w	r3, r3, #1048576	; 0x100000
 800034e:	bf06      	itte	eq
 8000350:	f481 1180 	eoreq.w	r1, r1, #1048576	; 0x100000
 8000354:	3401      	addeq	r4, #1
 8000356:	3d01      	subne	r5, #1
 8000358:	e74e      	b.n	80001f8 <__adddf3+0x8c>
 800035a:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 800035e:	bf18      	it	ne
 8000360:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 8000364:	d029      	beq.n	80003ba <__adddf3+0x24e>
 8000366:	ea94 0f05 	teq	r4, r5
 800036a:	bf08      	it	eq
 800036c:	ea90 0f02 	teqeq	r0, r2
 8000370:	d005      	beq.n	800037e <__adddf3+0x212>
 8000372:	ea54 0c00 	orrs.w	ip, r4, r0
 8000376:	bf04      	itt	eq
 8000378:	4619      	moveq	r1, r3
 800037a:	4610      	moveq	r0, r2
 800037c:	bd30      	pop	{r4, r5, pc}
 800037e:	ea91 0f03 	teq	r1, r3
 8000382:	bf1e      	ittt	ne
 8000384:	2100      	movne	r1, #0
 8000386:	2000      	movne	r0, #0
 8000388:	bd30      	popne	{r4, r5, pc}
 800038a:	ea5f 5c54 	movs.w	ip, r4, lsr #21
 800038e:	d105      	bne.n	800039c <__adddf3+0x230>
 8000390:	0040      	lsls	r0, r0, #1
 8000392:	4149      	adcs	r1, r1
 8000394:	bf28      	it	cs
 8000396:	f041 4100 	orrcs.w	r1, r1, #2147483648	; 0x80000000
 800039a:	bd30      	pop	{r4, r5, pc}
 800039c:	f514 0480 	adds.w	r4, r4, #4194304	; 0x400000
 80003a0:	bf3c      	itt	cc
 80003a2:	f501 1180 	addcc.w	r1, r1, #1048576	; 0x100000
 80003a6:	bd30      	popcc	{r4, r5, pc}
 80003a8:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
 80003ac:	f045 41fe 	orr.w	r1, r5, #2130706432	; 0x7f000000
 80003b0:	f441 0170 	orr.w	r1, r1, #15728640	; 0xf00000
 80003b4:	f04f 0000 	mov.w	r0, #0
 80003b8:	bd30      	pop	{r4, r5, pc}
 80003ba:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 80003be:	bf1a      	itte	ne
 80003c0:	4619      	movne	r1, r3
 80003c2:	4610      	movne	r0, r2
 80003c4:	ea7f 5c65 	mvnseq.w	ip, r5, asr #21
 80003c8:	bf1c      	itt	ne
 80003ca:	460b      	movne	r3, r1
 80003cc:	4602      	movne	r2, r0
 80003ce:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 80003d2:	bf06      	itte	eq
 80003d4:	ea52 3503 	orrseq.w	r5, r2, r3, lsl #12
 80003d8:	ea91 0f03 	teqeq	r1, r3
 80003dc:	f441 2100 	orrne.w	r1, r1, #524288	; 0x80000
 80003e0:	bd30      	pop	{r4, r5, pc}
 80003e2:	bf00      	nop

080003e4 <__aeabi_ui2d>:
 80003e4:	f090 0f00 	teq	r0, #0
 80003e8:	bf04      	itt	eq
 80003ea:	2100      	moveq	r1, #0
 80003ec:	4770      	bxeq	lr
 80003ee:	b530      	push	{r4, r5, lr}
 80003f0:	f44f 6480 	mov.w	r4, #1024	; 0x400
 80003f4:	f104 0432 	add.w	r4, r4, #50	; 0x32
 80003f8:	f04f 0500 	mov.w	r5, #0
 80003fc:	f04f 0100 	mov.w	r1, #0
 8000400:	e750      	b.n	80002a4 <__adddf3+0x138>
 8000402:	bf00      	nop

08000404 <__aeabi_i2d>:
 8000404:	f090 0f00 	teq	r0, #0
 8000408:	bf04      	itt	eq
 800040a:	2100      	moveq	r1, #0
 800040c:	4770      	bxeq	lr
 800040e:	b530      	push	{r4, r5, lr}
 8000410:	f44f 6480 	mov.w	r4, #1024	; 0x400
 8000414:	f104 0432 	add.w	r4, r4, #50	; 0x32
 8000418:	f010 4500 	ands.w	r5, r0, #2147483648	; 0x80000000
 800041c:	bf48      	it	mi
 800041e:	4240      	negmi	r0, r0
 8000420:	f04f 0100 	mov.w	r1, #0
 8000424:	e73e      	b.n	80002a4 <__adddf3+0x138>
 8000426:	bf00      	nop

08000428 <__aeabi_f2d>:
 8000428:	0042      	lsls	r2, r0, #1
 800042a:	ea4f 01e2 	mov.w	r1, r2, asr #3
 800042e:	ea4f 0131 	mov.w	r1, r1, rrx
 8000432:	ea4f 7002 	mov.w	r0, r2, lsl #28
 8000436:	bf1f      	itttt	ne
 8000438:	f012 437f 	andsne.w	r3, r2, #4278190080	; 0xff000000
 800043c:	f093 4f7f 	teqne	r3, #4278190080	; 0xff000000
 8000440:	f081 5160 	eorne.w	r1, r1, #939524096	; 0x38000000
 8000444:	4770      	bxne	lr
 8000446:	f032 427f 	bics.w	r2, r2, #4278190080	; 0xff000000
 800044a:	bf08      	it	eq
 800044c:	4770      	bxeq	lr
 800044e:	f093 4f7f 	teq	r3, #4278190080	; 0xff000000
 8000452:	bf04      	itt	eq
 8000454:	f441 2100 	orreq.w	r1, r1, #524288	; 0x80000
 8000458:	4770      	bxeq	lr
 800045a:	b530      	push	{r4, r5, lr}
 800045c:	f44f 7460 	mov.w	r4, #896	; 0x380
 8000460:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
 8000464:	f021 4100 	bic.w	r1, r1, #2147483648	; 0x80000000
 8000468:	e71c      	b.n	80002a4 <__adddf3+0x138>
 800046a:	bf00      	nop

0800046c <__aeabi_ul2d>:
 800046c:	ea50 0201 	orrs.w	r2, r0, r1
 8000470:	bf08      	it	eq
 8000472:	4770      	bxeq	lr
 8000474:	b530      	push	{r4, r5, lr}
 8000476:	f04f 0500 	mov.w	r5, #0
 800047a:	e00a      	b.n	8000492 <__aeabi_l2d+0x16>

0800047c <__aeabi_l2d>:
 800047c:	ea50 0201 	orrs.w	r2, r0, r1
 8000480:	bf08      	it	eq
 8000482:	4770      	bxeq	lr
 8000484:	b530      	push	{r4, r5, lr}
 8000486:	f011 4500 	ands.w	r5, r1, #2147483648	; 0x80000000
 800048a:	d502      	bpl.n	8000492 <__aeabi_l2d+0x16>
 800048c:	4240      	negs	r0, r0
 800048e:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 8000492:	f44f 6480 	mov.w	r4, #1024	; 0x400
 8000496:	f104 0432 	add.w	r4, r4, #50	; 0x32
 800049a:	ea5f 5c91 	movs.w	ip, r1, lsr #22
 800049e:	f43f aed8 	beq.w	8000252 <__adddf3+0xe6>
 80004a2:	f04f 0203 	mov.w	r2, #3
 80004a6:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 80004aa:	bf18      	it	ne
 80004ac:	3203      	addne	r2, #3
 80004ae:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 80004b2:	bf18      	it	ne
 80004b4:	3203      	addne	r2, #3
 80004b6:	eb02 02dc 	add.w	r2, r2, ip, lsr #3
 80004ba:	f1c2 0320 	rsb	r3, r2, #32
 80004be:	fa00 fc03 	lsl.w	ip, r0, r3
 80004c2:	fa20 f002 	lsr.w	r0, r0, r2
 80004c6:	fa01 fe03 	lsl.w	lr, r1, r3
 80004ca:	ea40 000e 	orr.w	r0, r0, lr
 80004ce:	fa21 f102 	lsr.w	r1, r1, r2
 80004d2:	4414      	add	r4, r2
 80004d4:	e6bd      	b.n	8000252 <__adddf3+0xe6>
 80004d6:	bf00      	nop

080004d8 <__aeabi_dmul>:
 80004d8:	b570      	push	{r4, r5, r6, lr}
 80004da:	f04f 0cff 	mov.w	ip, #255	; 0xff
 80004de:	f44c 6ce0 	orr.w	ip, ip, #1792	; 0x700
 80004e2:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 80004e6:	bf1d      	ittte	ne
 80004e8:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 80004ec:	ea94 0f0c 	teqne	r4, ip
 80004f0:	ea95 0f0c 	teqne	r5, ip
 80004f4:	f000 f8de 	bleq	80006b4 <__aeabi_dmul+0x1dc>
 80004f8:	442c      	add	r4, r5
 80004fa:	ea81 0603 	eor.w	r6, r1, r3
 80004fe:	ea21 514c 	bic.w	r1, r1, ip, lsl #21
 8000502:	ea23 534c 	bic.w	r3, r3, ip, lsl #21
 8000506:	ea50 3501 	orrs.w	r5, r0, r1, lsl #12
 800050a:	bf18      	it	ne
 800050c:	ea52 3503 	orrsne.w	r5, r2, r3, lsl #12
 8000510:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 8000514:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
 8000518:	d038      	beq.n	800058c <__aeabi_dmul+0xb4>
 800051a:	fba0 ce02 	umull	ip, lr, r0, r2
 800051e:	f04f 0500 	mov.w	r5, #0
 8000522:	fbe1 e502 	umlal	lr, r5, r1, r2
 8000526:	f006 4200 	and.w	r2, r6, #2147483648	; 0x80000000
 800052a:	fbe0 e503 	umlal	lr, r5, r0, r3
 800052e:	f04f 0600 	mov.w	r6, #0
 8000532:	fbe1 5603 	umlal	r5, r6, r1, r3
 8000536:	f09c 0f00 	teq	ip, #0
 800053a:	bf18      	it	ne
 800053c:	f04e 0e01 	orrne.w	lr, lr, #1
 8000540:	f1a4 04ff 	sub.w	r4, r4, #255	; 0xff
 8000544:	f5b6 7f00 	cmp.w	r6, #512	; 0x200
 8000548:	f564 7440 	sbc.w	r4, r4, #768	; 0x300
 800054c:	d204      	bcs.n	8000558 <__aeabi_dmul+0x80>
 800054e:	ea5f 0e4e 	movs.w	lr, lr, lsl #1
 8000552:	416d      	adcs	r5, r5
 8000554:	eb46 0606 	adc.w	r6, r6, r6
 8000558:	ea42 21c6 	orr.w	r1, r2, r6, lsl #11
 800055c:	ea41 5155 	orr.w	r1, r1, r5, lsr #21
 8000560:	ea4f 20c5 	mov.w	r0, r5, lsl #11
 8000564:	ea40 505e 	orr.w	r0, r0, lr, lsr #21
 8000568:	ea4f 2ece 	mov.w	lr, lr, lsl #11
 800056c:	f1b4 0cfd 	subs.w	ip, r4, #253	; 0xfd
 8000570:	bf88      	it	hi
 8000572:	f5bc 6fe0 	cmphi.w	ip, #1792	; 0x700
 8000576:	d81e      	bhi.n	80005b6 <__aeabi_dmul+0xde>
 8000578:	f1be 4f00 	cmp.w	lr, #2147483648	; 0x80000000
 800057c:	bf08      	it	eq
 800057e:	ea5f 0e50 	movseq.w	lr, r0, lsr #1
 8000582:	f150 0000 	adcs.w	r0, r0, #0
 8000586:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 800058a:	bd70      	pop	{r4, r5, r6, pc}
 800058c:	f006 4600 	and.w	r6, r6, #2147483648	; 0x80000000
 8000590:	ea46 0101 	orr.w	r1, r6, r1
 8000594:	ea40 0002 	orr.w	r0, r0, r2
 8000598:	ea81 0103 	eor.w	r1, r1, r3
 800059c:	ebb4 045c 	subs.w	r4, r4, ip, lsr #1
 80005a0:	bfc2      	ittt	gt
 80005a2:	ebd4 050c 	rsbsgt	r5, r4, ip
 80005a6:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 80005aa:	bd70      	popgt	{r4, r5, r6, pc}
 80005ac:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 80005b0:	f04f 0e00 	mov.w	lr, #0
 80005b4:	3c01      	subs	r4, #1
 80005b6:	f300 80ab 	bgt.w	8000710 <__aeabi_dmul+0x238>
 80005ba:	f114 0f36 	cmn.w	r4, #54	; 0x36
 80005be:	bfde      	ittt	le
 80005c0:	2000      	movle	r0, #0
 80005c2:	f001 4100 	andle.w	r1, r1, #2147483648	; 0x80000000
 80005c6:	bd70      	pople	{r4, r5, r6, pc}
 80005c8:	f1c4 0400 	rsb	r4, r4, #0
 80005cc:	3c20      	subs	r4, #32
 80005ce:	da35      	bge.n	800063c <__aeabi_dmul+0x164>
 80005d0:	340c      	adds	r4, #12
 80005d2:	dc1b      	bgt.n	800060c <__aeabi_dmul+0x134>
 80005d4:	f104 0414 	add.w	r4, r4, #20
 80005d8:	f1c4 0520 	rsb	r5, r4, #32
 80005dc:	fa00 f305 	lsl.w	r3, r0, r5
 80005e0:	fa20 f004 	lsr.w	r0, r0, r4
 80005e4:	fa01 f205 	lsl.w	r2, r1, r5
 80005e8:	ea40 0002 	orr.w	r0, r0, r2
 80005ec:	f001 4200 	and.w	r2, r1, #2147483648	; 0x80000000
 80005f0:	f021 4100 	bic.w	r1, r1, #2147483648	; 0x80000000
 80005f4:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 80005f8:	fa21 f604 	lsr.w	r6, r1, r4
 80005fc:	eb42 0106 	adc.w	r1, r2, r6
 8000600:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 8000604:	bf08      	it	eq
 8000606:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 800060a:	bd70      	pop	{r4, r5, r6, pc}
 800060c:	f1c4 040c 	rsb	r4, r4, #12
 8000610:	f1c4 0520 	rsb	r5, r4, #32
 8000614:	fa00 f304 	lsl.w	r3, r0, r4
 8000618:	fa20 f005 	lsr.w	r0, r0, r5
 800061c:	fa01 f204 	lsl.w	r2, r1, r4
 8000620:	ea40 0002 	orr.w	r0, r0, r2
 8000624:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 8000628:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 800062c:	f141 0100 	adc.w	r1, r1, #0
 8000630:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 8000634:	bf08      	it	eq
 8000636:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 800063a:	bd70      	pop	{r4, r5, r6, pc}
 800063c:	f1c4 0520 	rsb	r5, r4, #32
 8000640:	fa00 f205 	lsl.w	r2, r0, r5
 8000644:	ea4e 0e02 	orr.w	lr, lr, r2
 8000648:	fa20 f304 	lsr.w	r3, r0, r4
 800064c:	fa01 f205 	lsl.w	r2, r1, r5
 8000650:	ea43 0302 	orr.w	r3, r3, r2
 8000654:	fa21 f004 	lsr.w	r0, r1, r4
 8000658:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 800065c:	fa21 f204 	lsr.w	r2, r1, r4
 8000660:	ea20 0002 	bic.w	r0, r0, r2
 8000664:	eb00 70d3 	add.w	r0, r0, r3, lsr #31
 8000668:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 800066c:	bf08      	it	eq
 800066e:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 8000672:	bd70      	pop	{r4, r5, r6, pc}
 8000674:	f094 0f00 	teq	r4, #0
 8000678:	d10f      	bne.n	800069a <__aeabi_dmul+0x1c2>
 800067a:	f001 4600 	and.w	r6, r1, #2147483648	; 0x80000000
 800067e:	0040      	lsls	r0, r0, #1
 8000680:	eb41 0101 	adc.w	r1, r1, r1
 8000684:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 8000688:	bf08      	it	eq
 800068a:	3c01      	subeq	r4, #1
 800068c:	d0f7      	beq.n	800067e <__aeabi_dmul+0x1a6>
 800068e:	ea41 0106 	orr.w	r1, r1, r6
 8000692:	f095 0f00 	teq	r5, #0
 8000696:	bf18      	it	ne
 8000698:	4770      	bxne	lr
 800069a:	f003 4600 	and.w	r6, r3, #2147483648	; 0x80000000
 800069e:	0052      	lsls	r2, r2, #1
 80006a0:	eb43 0303 	adc.w	r3, r3, r3
 80006a4:	f413 1f80 	tst.w	r3, #1048576	; 0x100000
 80006a8:	bf08      	it	eq
 80006aa:	3d01      	subeq	r5, #1
 80006ac:	d0f7      	beq.n	800069e <__aeabi_dmul+0x1c6>
 80006ae:	ea43 0306 	orr.w	r3, r3, r6
 80006b2:	4770      	bx	lr
 80006b4:	ea94 0f0c 	teq	r4, ip
 80006b8:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 80006bc:	bf18      	it	ne
 80006be:	ea95 0f0c 	teqne	r5, ip
 80006c2:	d00c      	beq.n	80006de <__aeabi_dmul+0x206>
 80006c4:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 80006c8:	bf18      	it	ne
 80006ca:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 80006ce:	d1d1      	bne.n	8000674 <__aeabi_dmul+0x19c>
 80006d0:	ea81 0103 	eor.w	r1, r1, r3
 80006d4:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 80006d8:	f04f 0000 	mov.w	r0, #0
 80006dc:	bd70      	pop	{r4, r5, r6, pc}
 80006de:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 80006e2:	bf06      	itte	eq
 80006e4:	4610      	moveq	r0, r2
 80006e6:	4619      	moveq	r1, r3
 80006e8:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 80006ec:	d019      	beq.n	8000722 <__aeabi_dmul+0x24a>
 80006ee:	ea94 0f0c 	teq	r4, ip
 80006f2:	d102      	bne.n	80006fa <__aeabi_dmul+0x222>
 80006f4:	ea50 3601 	orrs.w	r6, r0, r1, lsl #12
 80006f8:	d113      	bne.n	8000722 <__aeabi_dmul+0x24a>
 80006fa:	ea95 0f0c 	teq	r5, ip
 80006fe:	d105      	bne.n	800070c <__aeabi_dmul+0x234>
 8000700:	ea52 3603 	orrs.w	r6, r2, r3, lsl #12
 8000704:	bf1c      	itt	ne
 8000706:	4610      	movne	r0, r2
 8000708:	4619      	movne	r1, r3
 800070a:	d10a      	bne.n	8000722 <__aeabi_dmul+0x24a>
 800070c:	ea81 0103 	eor.w	r1, r1, r3
 8000710:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 8000714:	f041 41fe 	orr.w	r1, r1, #2130706432	; 0x7f000000
 8000718:	f441 0170 	orr.w	r1, r1, #15728640	; 0xf00000
 800071c:	f04f 0000 	mov.w	r0, #0
 8000720:	bd70      	pop	{r4, r5, r6, pc}
 8000722:	f041 41fe 	orr.w	r1, r1, #2130706432	; 0x7f000000
 8000726:	f441 0178 	orr.w	r1, r1, #16252928	; 0xf80000
 800072a:	bd70      	pop	{r4, r5, r6, pc}

0800072c <__aeabi_ddiv>:
 800072c:	b570      	push	{r4, r5, r6, lr}
 800072e:	f04f 0cff 	mov.w	ip, #255	; 0xff
 8000732:	f44c 6ce0 	orr.w	ip, ip, #1792	; 0x700
 8000736:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 800073a:	bf1d      	ittte	ne
 800073c:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 8000740:	ea94 0f0c 	teqne	r4, ip
 8000744:	ea95 0f0c 	teqne	r5, ip
 8000748:	f000 f8a7 	bleq	800089a <__aeabi_ddiv+0x16e>
 800074c:	eba4 0405 	sub.w	r4, r4, r5
 8000750:	ea81 0e03 	eor.w	lr, r1, r3
 8000754:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
 8000758:	ea4f 3101 	mov.w	r1, r1, lsl #12
 800075c:	f000 8088 	beq.w	8000870 <__aeabi_ddiv+0x144>
 8000760:	ea4f 3303 	mov.w	r3, r3, lsl #12
 8000764:	f04f 5580 	mov.w	r5, #268435456	; 0x10000000
 8000768:	ea45 1313 	orr.w	r3, r5, r3, lsr #4
 800076c:	ea43 6312 	orr.w	r3, r3, r2, lsr #24
 8000770:	ea4f 2202 	mov.w	r2, r2, lsl #8
 8000774:	ea45 1511 	orr.w	r5, r5, r1, lsr #4
 8000778:	ea45 6510 	orr.w	r5, r5, r0, lsr #24
 800077c:	ea4f 2600 	mov.w	r6, r0, lsl #8
 8000780:	f00e 4100 	and.w	r1, lr, #2147483648	; 0x80000000
 8000784:	429d      	cmp	r5, r3
 8000786:	bf08      	it	eq
 8000788:	4296      	cmpeq	r6, r2
 800078a:	f144 04fd 	adc.w	r4, r4, #253	; 0xfd
 800078e:	f504 7440 	add.w	r4, r4, #768	; 0x300
 8000792:	d202      	bcs.n	800079a <__aeabi_ddiv+0x6e>
 8000794:	085b      	lsrs	r3, r3, #1
 8000796:	ea4f 0232 	mov.w	r2, r2, rrx
 800079a:	1ab6      	subs	r6, r6, r2
 800079c:	eb65 0503 	sbc.w	r5, r5, r3
 80007a0:	085b      	lsrs	r3, r3, #1
 80007a2:	ea4f 0232 	mov.w	r2, r2, rrx
 80007a6:	f44f 1080 	mov.w	r0, #1048576	; 0x100000
 80007aa:	f44f 2c00 	mov.w	ip, #524288	; 0x80000
 80007ae:	ebb6 0e02 	subs.w	lr, r6, r2
 80007b2:	eb75 0e03 	sbcs.w	lr, r5, r3
 80007b6:	bf22      	ittt	cs
 80007b8:	1ab6      	subcs	r6, r6, r2
 80007ba:	4675      	movcs	r5, lr
 80007bc:	ea40 000c 	orrcs.w	r0, r0, ip
 80007c0:	085b      	lsrs	r3, r3, #1
 80007c2:	ea4f 0232 	mov.w	r2, r2, rrx
 80007c6:	ebb6 0e02 	subs.w	lr, r6, r2
 80007ca:	eb75 0e03 	sbcs.w	lr, r5, r3
 80007ce:	bf22      	ittt	cs
 80007d0:	1ab6      	subcs	r6, r6, r2
 80007d2:	4675      	movcs	r5, lr
 80007d4:	ea40 005c 	orrcs.w	r0, r0, ip, lsr #1
 80007d8:	085b      	lsrs	r3, r3, #1
 80007da:	ea4f 0232 	mov.w	r2, r2, rrx
 80007de:	ebb6 0e02 	subs.w	lr, r6, r2
 80007e2:	eb75 0e03 	sbcs.w	lr, r5, r3
 80007e6:	bf22      	ittt	cs
 80007e8:	1ab6      	subcs	r6, r6, r2
 80007ea:	4675      	movcs	r5, lr
 80007ec:	ea40 009c 	orrcs.w	r0, r0, ip, lsr #2
 80007f0:	085b      	lsrs	r3, r3, #1
 80007f2:	ea4f 0232 	mov.w	r2, r2, rrx
 80007f6:	ebb6 0e02 	subs.w	lr, r6, r2
 80007fa:	eb75 0e03 	sbcs.w	lr, r5, r3
 80007fe:	bf22      	ittt	cs
 8000800:	1ab6      	subcs	r6, r6, r2
 8000802:	4675      	movcs	r5, lr
 8000804:	ea40 00dc 	orrcs.w	r0, r0, ip, lsr #3
 8000808:	ea55 0e06 	orrs.w	lr, r5, r6
 800080c:	d018      	beq.n	8000840 <__aeabi_ddiv+0x114>
 800080e:	ea4f 1505 	mov.w	r5, r5, lsl #4
 8000812:	ea45 7516 	orr.w	r5, r5, r6, lsr #28
 8000816:	ea4f 1606 	mov.w	r6, r6, lsl #4
 800081a:	ea4f 03c3 	mov.w	r3, r3, lsl #3
 800081e:	ea43 7352 	orr.w	r3, r3, r2, lsr #29
 8000822:	ea4f 02c2 	mov.w	r2, r2, lsl #3
 8000826:	ea5f 1c1c 	movs.w	ip, ip, lsr #4
 800082a:	d1c0      	bne.n	80007ae <__aeabi_ddiv+0x82>
 800082c:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 8000830:	d10b      	bne.n	800084a <__aeabi_ddiv+0x11e>
 8000832:	ea41 0100 	orr.w	r1, r1, r0
 8000836:	f04f 0000 	mov.w	r0, #0
 800083a:	f04f 4c00 	mov.w	ip, #2147483648	; 0x80000000
 800083e:	e7b6      	b.n	80007ae <__aeabi_ddiv+0x82>
 8000840:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 8000844:	bf04      	itt	eq
 8000846:	4301      	orreq	r1, r0
 8000848:	2000      	moveq	r0, #0
 800084a:	f1b4 0cfd 	subs.w	ip, r4, #253	; 0xfd
 800084e:	bf88      	it	hi
 8000850:	f5bc 6fe0 	cmphi.w	ip, #1792	; 0x700
 8000854:	f63f aeaf 	bhi.w	80005b6 <__aeabi_dmul+0xde>
 8000858:	ebb5 0c03 	subs.w	ip, r5, r3
 800085c:	bf04      	itt	eq
 800085e:	ebb6 0c02 	subseq.w	ip, r6, r2
 8000862:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 8000866:	f150 0000 	adcs.w	r0, r0, #0
 800086a:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 800086e:	bd70      	pop	{r4, r5, r6, pc}
 8000870:	f00e 4e00 	and.w	lr, lr, #2147483648	; 0x80000000
 8000874:	ea4e 3111 	orr.w	r1, lr, r1, lsr #12
 8000878:	eb14 045c 	adds.w	r4, r4, ip, lsr #1
 800087c:	bfc2      	ittt	gt
 800087e:	ebd4 050c 	rsbsgt	r5, r4, ip
 8000882:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 8000886:	bd70      	popgt	{r4, r5, r6, pc}
 8000888:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 800088c:	f04f 0e00 	mov.w	lr, #0
 8000890:	3c01      	subs	r4, #1
 8000892:	e690      	b.n	80005b6 <__aeabi_dmul+0xde>
 8000894:	ea45 0e06 	orr.w	lr, r5, r6
 8000898:	e68d      	b.n	80005b6 <__aeabi_dmul+0xde>
 800089a:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 800089e:	ea94 0f0c 	teq	r4, ip
 80008a2:	bf08      	it	eq
 80008a4:	ea95 0f0c 	teqeq	r5, ip
 80008a8:	f43f af3b 	beq.w	8000722 <__aeabi_dmul+0x24a>
 80008ac:	ea94 0f0c 	teq	r4, ip
 80008b0:	d10a      	bne.n	80008c8 <__aeabi_ddiv+0x19c>
 80008b2:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 80008b6:	f47f af34 	bne.w	8000722 <__aeabi_dmul+0x24a>
 80008ba:	ea95 0f0c 	teq	r5, ip
 80008be:	f47f af25 	bne.w	800070c <__aeabi_dmul+0x234>
 80008c2:	4610      	mov	r0, r2
 80008c4:	4619      	mov	r1, r3
 80008c6:	e72c      	b.n	8000722 <__aeabi_dmul+0x24a>
 80008c8:	ea95 0f0c 	teq	r5, ip
 80008cc:	d106      	bne.n	80008dc <__aeabi_ddiv+0x1b0>
 80008ce:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
 80008d2:	f43f aefd 	beq.w	80006d0 <__aeabi_dmul+0x1f8>
 80008d6:	4610      	mov	r0, r2
 80008d8:	4619      	mov	r1, r3
 80008da:	e722      	b.n	8000722 <__aeabi_dmul+0x24a>
 80008dc:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 80008e0:	bf18      	it	ne
 80008e2:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 80008e6:	f47f aec5 	bne.w	8000674 <__aeabi_dmul+0x19c>
 80008ea:	ea50 0441 	orrs.w	r4, r0, r1, lsl #1
 80008ee:	f47f af0d 	bne.w	800070c <__aeabi_dmul+0x234>
 80008f2:	ea52 0543 	orrs.w	r5, r2, r3, lsl #1
 80008f6:	f47f aeeb 	bne.w	80006d0 <__aeabi_dmul+0x1f8>
 80008fa:	e712      	b.n	8000722 <__aeabi_dmul+0x24a>

080008fc <__gedf2>:
 80008fc:	f04f 3cff 	mov.w	ip, #4294967295
 8000900:	e006      	b.n	8000910 <__cmpdf2+0x4>
 8000902:	bf00      	nop

08000904 <__ledf2>:
 8000904:	f04f 0c01 	mov.w	ip, #1
 8000908:	e002      	b.n	8000910 <__cmpdf2+0x4>
 800090a:	bf00      	nop

0800090c <__cmpdf2>:
 800090c:	f04f 0c01 	mov.w	ip, #1
 8000910:	f84d cd04 	str.w	ip, [sp, #-4]!
 8000914:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000918:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 800091c:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000920:	bf18      	it	ne
 8000922:	ea7f 5c6c 	mvnsne.w	ip, ip, asr #21
 8000926:	d01b      	beq.n	8000960 <__cmpdf2+0x54>
 8000928:	b001      	add	sp, #4
 800092a:	ea50 0c41 	orrs.w	ip, r0, r1, lsl #1
 800092e:	bf0c      	ite	eq
 8000930:	ea52 0c43 	orrseq.w	ip, r2, r3, lsl #1
 8000934:	ea91 0f03 	teqne	r1, r3
 8000938:	bf02      	ittt	eq
 800093a:	ea90 0f02 	teqeq	r0, r2
 800093e:	2000      	moveq	r0, #0
 8000940:	4770      	bxeq	lr
 8000942:	f110 0f00 	cmn.w	r0, #0
 8000946:	ea91 0f03 	teq	r1, r3
 800094a:	bf58      	it	pl
 800094c:	4299      	cmppl	r1, r3
 800094e:	bf08      	it	eq
 8000950:	4290      	cmpeq	r0, r2
 8000952:	bf2c      	ite	cs
 8000954:	17d8      	asrcs	r0, r3, #31
 8000956:	ea6f 70e3 	mvncc.w	r0, r3, asr #31
 800095a:	f040 0001 	orr.w	r0, r0, #1
 800095e:	4770      	bx	lr
 8000960:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000964:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000968:	d102      	bne.n	8000970 <__cmpdf2+0x64>
 800096a:	ea50 3c01 	orrs.w	ip, r0, r1, lsl #12
 800096e:	d107      	bne.n	8000980 <__cmpdf2+0x74>
 8000970:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000974:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000978:	d1d6      	bne.n	8000928 <__cmpdf2+0x1c>
 800097a:	ea52 3c03 	orrs.w	ip, r2, r3, lsl #12
 800097e:	d0d3      	beq.n	8000928 <__cmpdf2+0x1c>
 8000980:	f85d 0b04 	ldr.w	r0, [sp], #4
 8000984:	4770      	bx	lr
 8000986:	bf00      	nop

08000988 <__aeabi_cdrcmple>:
 8000988:	4684      	mov	ip, r0
 800098a:	4610      	mov	r0, r2
 800098c:	4662      	mov	r2, ip
 800098e:	468c      	mov	ip, r1
 8000990:	4619      	mov	r1, r3
 8000992:	4663      	mov	r3, ip
 8000994:	e000      	b.n	8000998 <__aeabi_cdcmpeq>
 8000996:	bf00      	nop

08000998 <__aeabi_cdcmpeq>:
 8000998:	b501      	push	{r0, lr}
 800099a:	f7ff ffb7 	bl	800090c <__cmpdf2>
 800099e:	2800      	cmp	r0, #0
 80009a0:	bf48      	it	mi
 80009a2:	f110 0f00 	cmnmi.w	r0, #0
 80009a6:	bd01      	pop	{r0, pc}

080009a8 <__aeabi_dcmpeq>:
 80009a8:	f84d ed08 	str.w	lr, [sp, #-8]!
 80009ac:	f7ff fff4 	bl	8000998 <__aeabi_cdcmpeq>
 80009b0:	bf0c      	ite	eq
 80009b2:	2001      	moveq	r0, #1
 80009b4:	2000      	movne	r0, #0
 80009b6:	f85d fb08 	ldr.w	pc, [sp], #8
 80009ba:	bf00      	nop

080009bc <__aeabi_dcmplt>:
 80009bc:	f84d ed08 	str.w	lr, [sp, #-8]!
 80009c0:	f7ff ffea 	bl	8000998 <__aeabi_cdcmpeq>
 80009c4:	bf34      	ite	cc
 80009c6:	2001      	movcc	r0, #1
 80009c8:	2000      	movcs	r0, #0
 80009ca:	f85d fb08 	ldr.w	pc, [sp], #8
 80009ce:	bf00      	nop

080009d0 <__aeabi_dcmple>:
 80009d0:	f84d ed08 	str.w	lr, [sp, #-8]!
 80009d4:	f7ff ffe0 	bl	8000998 <__aeabi_cdcmpeq>
 80009d8:	bf94      	ite	ls
 80009da:	2001      	movls	r0, #1
 80009dc:	2000      	movhi	r0, #0
 80009de:	f85d fb08 	ldr.w	pc, [sp], #8
 80009e2:	bf00      	nop

080009e4 <__aeabi_dcmpge>:
 80009e4:	f84d ed08 	str.w	lr, [sp, #-8]!
 80009e8:	f7ff ffce 	bl	8000988 <__aeabi_cdrcmple>
 80009ec:	bf94      	ite	ls
 80009ee:	2001      	movls	r0, #1
 80009f0:	2000      	movhi	r0, #0
 80009f2:	f85d fb08 	ldr.w	pc, [sp], #8
 80009f6:	bf00      	nop

080009f8 <__aeabi_dcmpgt>:
 80009f8:	f84d ed08 	str.w	lr, [sp, #-8]!
 80009fc:	f7ff ffc4 	bl	8000988 <__aeabi_cdrcmple>
 8000a00:	bf34      	ite	cc
 8000a02:	2001      	movcc	r0, #1
 8000a04:	2000      	movcs	r0, #0
 8000a06:	f85d fb08 	ldr.w	pc, [sp], #8
 8000a0a:	bf00      	nop

08000a0c <__aeabi_dcmpun>:
 8000a0c:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000a10:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000a14:	d102      	bne.n	8000a1c <__aeabi_dcmpun+0x10>
 8000a16:	ea50 3c01 	orrs.w	ip, r0, r1, lsl #12
 8000a1a:	d10a      	bne.n	8000a32 <__aeabi_dcmpun+0x26>
 8000a1c:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000a20:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000a24:	d102      	bne.n	8000a2c <__aeabi_dcmpun+0x20>
 8000a26:	ea52 3c03 	orrs.w	ip, r2, r3, lsl #12
 8000a2a:	d102      	bne.n	8000a32 <__aeabi_dcmpun+0x26>
 8000a2c:	f04f 0000 	mov.w	r0, #0
 8000a30:	4770      	bx	lr
 8000a32:	f04f 0001 	mov.w	r0, #1
 8000a36:	4770      	bx	lr

08000a38 <__aeabi_d2iz>:
 8000a38:	ea4f 0241 	mov.w	r2, r1, lsl #1
 8000a3c:	f512 1200 	adds.w	r2, r2, #2097152	; 0x200000
 8000a40:	d215      	bcs.n	8000a6e <__aeabi_d2iz+0x36>
 8000a42:	d511      	bpl.n	8000a68 <__aeabi_d2iz+0x30>
 8000a44:	f46f 7378 	mvn.w	r3, #992	; 0x3e0
 8000a48:	ebb3 5262 	subs.w	r2, r3, r2, asr #21
 8000a4c:	d912      	bls.n	8000a74 <__aeabi_d2iz+0x3c>
 8000a4e:	ea4f 23c1 	mov.w	r3, r1, lsl #11
 8000a52:	f043 4300 	orr.w	r3, r3, #2147483648	; 0x80000000
 8000a56:	ea43 5350 	orr.w	r3, r3, r0, lsr #21
 8000a5a:	f011 4f00 	tst.w	r1, #2147483648	; 0x80000000
 8000a5e:	fa23 f002 	lsr.w	r0, r3, r2
 8000a62:	bf18      	it	ne
 8000a64:	4240      	negne	r0, r0
 8000a66:	4770      	bx	lr
 8000a68:	f04f 0000 	mov.w	r0, #0
 8000a6c:	4770      	bx	lr
 8000a6e:	ea50 3001 	orrs.w	r0, r0, r1, lsl #12
 8000a72:	d105      	bne.n	8000a80 <__aeabi_d2iz+0x48>
 8000a74:	f011 4000 	ands.w	r0, r1, #2147483648	; 0x80000000
 8000a78:	bf08      	it	eq
 8000a7a:	f06f 4000 	mvneq.w	r0, #2147483648	; 0x80000000
 8000a7e:	4770      	bx	lr
 8000a80:	f04f 0000 	mov.w	r0, #0
 8000a84:	4770      	bx	lr
 8000a86:	bf00      	nop

08000a88 <__aeabi_d2f>:
 8000a88:	ea4f 0241 	mov.w	r2, r1, lsl #1
 8000a8c:	f1b2 43e0 	subs.w	r3, r2, #1879048192	; 0x70000000
 8000a90:	bf24      	itt	cs
 8000a92:	f5b3 1c00 	subscs.w	ip, r3, #2097152	; 0x200000
 8000a96:	f1dc 5cfe 	rsbscs	ip, ip, #532676608	; 0x1fc00000
 8000a9a:	d90d      	bls.n	8000ab8 <__aeabi_d2f+0x30>
 8000a9c:	f001 4c00 	and.w	ip, r1, #2147483648	; 0x80000000
 8000aa0:	ea4f 02c0 	mov.w	r2, r0, lsl #3
 8000aa4:	ea4c 7050 	orr.w	r0, ip, r0, lsr #29
 8000aa8:	f1b2 4f00 	cmp.w	r2, #2147483648	; 0x80000000
 8000aac:	eb40 0083 	adc.w	r0, r0, r3, lsl #2
 8000ab0:	bf08      	it	eq
 8000ab2:	f020 0001 	biceq.w	r0, r0, #1
 8000ab6:	4770      	bx	lr
 8000ab8:	f011 4f80 	tst.w	r1, #1073741824	; 0x40000000
 8000abc:	d121      	bne.n	8000b02 <__aeabi_d2f+0x7a>
 8000abe:	f113 7238 	adds.w	r2, r3, #48234496	; 0x2e00000
 8000ac2:	bfbc      	itt	lt
 8000ac4:	f001 4000 	andlt.w	r0, r1, #2147483648	; 0x80000000
 8000ac8:	4770      	bxlt	lr
 8000aca:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 8000ace:	ea4f 5252 	mov.w	r2, r2, lsr #21
 8000ad2:	f1c2 0218 	rsb	r2, r2, #24
 8000ad6:	f1c2 0c20 	rsb	ip, r2, #32
 8000ada:	fa10 f30c 	lsls.w	r3, r0, ip
 8000ade:	fa20 f002 	lsr.w	r0, r0, r2
 8000ae2:	bf18      	it	ne
 8000ae4:	f040 0001 	orrne.w	r0, r0, #1
 8000ae8:	ea4f 23c1 	mov.w	r3, r1, lsl #11
 8000aec:	ea4f 23d3 	mov.w	r3, r3, lsr #11
 8000af0:	fa03 fc0c 	lsl.w	ip, r3, ip
 8000af4:	ea40 000c 	orr.w	r0, r0, ip
 8000af8:	fa23 f302 	lsr.w	r3, r3, r2
 8000afc:	ea4f 0343 	mov.w	r3, r3, lsl #1
 8000b00:	e7cc      	b.n	8000a9c <__aeabi_d2f+0x14>
 8000b02:	ea7f 5362 	mvns.w	r3, r2, asr #21
 8000b06:	d107      	bne.n	8000b18 <__aeabi_d2f+0x90>
 8000b08:	ea50 3301 	orrs.w	r3, r0, r1, lsl #12
 8000b0c:	bf1e      	ittt	ne
 8000b0e:	f04f 40fe 	movne.w	r0, #2130706432	; 0x7f000000
 8000b12:	f440 0040 	orrne.w	r0, r0, #12582912	; 0xc00000
 8000b16:	4770      	bxne	lr
 8000b18:	f001 4000 	and.w	r0, r1, #2147483648	; 0x80000000
 8000b1c:	f040 40fe 	orr.w	r0, r0, #2130706432	; 0x7f000000
 8000b20:	f440 0000 	orr.w	r0, r0, #8388608	; 0x800000
 8000b24:	4770      	bx	lr
 8000b26:	bf00      	nop

08000b28 <__aeabi_frsub>:
 8000b28:	f080 4000 	eor.w	r0, r0, #2147483648	; 0x80000000
 8000b2c:	e002      	b.n	8000b34 <__addsf3>
 8000b2e:	bf00      	nop

08000b30 <__aeabi_fsub>:
 8000b30:	f081 4100 	eor.w	r1, r1, #2147483648	; 0x80000000

08000b34 <__addsf3>:
 8000b34:	0042      	lsls	r2, r0, #1
 8000b36:	bf1f      	itttt	ne
 8000b38:	ea5f 0341 	movsne.w	r3, r1, lsl #1
 8000b3c:	ea92 0f03 	teqne	r2, r3
 8000b40:	ea7f 6c22 	mvnsne.w	ip, r2, asr #24
 8000b44:	ea7f 6c23 	mvnsne.w	ip, r3, asr #24
 8000b48:	d06a      	beq.n	8000c20 <__addsf3+0xec>
 8000b4a:	ea4f 6212 	mov.w	r2, r2, lsr #24
 8000b4e:	ebd2 6313 	rsbs	r3, r2, r3, lsr #24
 8000b52:	bfc1      	itttt	gt
 8000b54:	18d2      	addgt	r2, r2, r3
 8000b56:	4041      	eorgt	r1, r0
 8000b58:	4048      	eorgt	r0, r1
 8000b5a:	4041      	eorgt	r1, r0
 8000b5c:	bfb8      	it	lt
 8000b5e:	425b      	neglt	r3, r3
 8000b60:	2b19      	cmp	r3, #25
 8000b62:	bf88      	it	hi
 8000b64:	4770      	bxhi	lr
 8000b66:	f010 4f00 	tst.w	r0, #2147483648	; 0x80000000
 8000b6a:	f440 0000 	orr.w	r0, r0, #8388608	; 0x800000
 8000b6e:	f020 407f 	bic.w	r0, r0, #4278190080	; 0xff000000
 8000b72:	bf18      	it	ne
 8000b74:	4240      	negne	r0, r0
 8000b76:	f011 4f00 	tst.w	r1, #2147483648	; 0x80000000
 8000b7a:	f441 0100 	orr.w	r1, r1, #8388608	; 0x800000
 8000b7e:	f021 417f 	bic.w	r1, r1, #4278190080	; 0xff000000
 8000b82:	bf18      	it	ne
 8000b84:	4249      	negne	r1, r1
 8000b86:	ea92 0f03 	teq	r2, r3
 8000b8a:	d03f      	beq.n	8000c0c <__addsf3+0xd8>
 8000b8c:	f1a2 0201 	sub.w	r2, r2, #1
 8000b90:	fa41 fc03 	asr.w	ip, r1, r3
 8000b94:	eb10 000c 	adds.w	r0, r0, ip
 8000b98:	f1c3 0320 	rsb	r3, r3, #32
 8000b9c:	fa01 f103 	lsl.w	r1, r1, r3
 8000ba0:	f000 4300 	and.w	r3, r0, #2147483648	; 0x80000000
 8000ba4:	d502      	bpl.n	8000bac <__addsf3+0x78>
 8000ba6:	4249      	negs	r1, r1
 8000ba8:	eb60 0040 	sbc.w	r0, r0, r0, lsl #1
 8000bac:	f5b0 0f00 	cmp.w	r0, #8388608	; 0x800000
 8000bb0:	d313      	bcc.n	8000bda <__addsf3+0xa6>
 8000bb2:	f1b0 7f80 	cmp.w	r0, #16777216	; 0x1000000
 8000bb6:	d306      	bcc.n	8000bc6 <__addsf3+0x92>
 8000bb8:	0840      	lsrs	r0, r0, #1
 8000bba:	ea4f 0131 	mov.w	r1, r1, rrx
 8000bbe:	f102 0201 	add.w	r2, r2, #1
 8000bc2:	2afe      	cmp	r2, #254	; 0xfe
 8000bc4:	d251      	bcs.n	8000c6a <__addsf3+0x136>
 8000bc6:	f1b1 4f00 	cmp.w	r1, #2147483648	; 0x80000000
 8000bca:	eb40 50c2 	adc.w	r0, r0, r2, lsl #23
 8000bce:	bf08      	it	eq
 8000bd0:	f020 0001 	biceq.w	r0, r0, #1
 8000bd4:	ea40 0003 	orr.w	r0, r0, r3
 8000bd8:	4770      	bx	lr
 8000bda:	0049      	lsls	r1, r1, #1
 8000bdc:	eb40 0000 	adc.w	r0, r0, r0
 8000be0:	3a01      	subs	r2, #1
 8000be2:	bf28      	it	cs
 8000be4:	f5b0 0f00 	cmpcs.w	r0, #8388608	; 0x800000
 8000be8:	d2ed      	bcs.n	8000bc6 <__addsf3+0x92>
 8000bea:	fab0 fc80 	clz	ip, r0
 8000bee:	f1ac 0c08 	sub.w	ip, ip, #8
 8000bf2:	ebb2 020c 	subs.w	r2, r2, ip
 8000bf6:	fa00 f00c 	lsl.w	r0, r0, ip
 8000bfa:	bfaa      	itet	ge
 8000bfc:	eb00 50c2 	addge.w	r0, r0, r2, lsl #23
 8000c00:	4252      	neglt	r2, r2
 8000c02:	4318      	orrge	r0, r3
 8000c04:	bfbc      	itt	lt
 8000c06:	40d0      	lsrlt	r0, r2
 8000c08:	4318      	orrlt	r0, r3
 8000c0a:	4770      	bx	lr
 8000c0c:	f092 0f00 	teq	r2, #0
 8000c10:	f481 0100 	eor.w	r1, r1, #8388608	; 0x800000
 8000c14:	bf06      	itte	eq
 8000c16:	f480 0000 	eoreq.w	r0, r0, #8388608	; 0x800000
 8000c1a:	3201      	addeq	r2, #1
 8000c1c:	3b01      	subne	r3, #1
 8000c1e:	e7b5      	b.n	8000b8c <__addsf3+0x58>
 8000c20:	ea4f 0341 	mov.w	r3, r1, lsl #1
 8000c24:	ea7f 6c22 	mvns.w	ip, r2, asr #24
 8000c28:	bf18      	it	ne
 8000c2a:	ea7f 6c23 	mvnsne.w	ip, r3, asr #24
 8000c2e:	d021      	beq.n	8000c74 <__addsf3+0x140>
 8000c30:	ea92 0f03 	teq	r2, r3
 8000c34:	d004      	beq.n	8000c40 <__addsf3+0x10c>
 8000c36:	f092 0f00 	teq	r2, #0
 8000c3a:	bf08      	it	eq
 8000c3c:	4608      	moveq	r0, r1
 8000c3e:	4770      	bx	lr
 8000c40:	ea90 0f01 	teq	r0, r1
 8000c44:	bf1c      	itt	ne
 8000c46:	2000      	movne	r0, #0
 8000c48:	4770      	bxne	lr
 8000c4a:	f012 4f7f 	tst.w	r2, #4278190080	; 0xff000000
 8000c4e:	d104      	bne.n	8000c5a <__addsf3+0x126>
 8000c50:	0040      	lsls	r0, r0, #1
 8000c52:	bf28      	it	cs
 8000c54:	f040 4000 	orrcs.w	r0, r0, #2147483648	; 0x80000000
 8000c58:	4770      	bx	lr
 8000c5a:	f112 7200 	adds.w	r2, r2, #33554432	; 0x2000000
 8000c5e:	bf3c      	itt	cc
 8000c60:	f500 0000 	addcc.w	r0, r0, #8388608	; 0x800000
 8000c64:	4770      	bxcc	lr
 8000c66:	f000 4300 	and.w	r3, r0, #2147483648	; 0x80000000
 8000c6a:	f043 40fe 	orr.w	r0, r3, #2130706432	; 0x7f000000
 8000c6e:	f440 0000 	orr.w	r0, r0, #8388608	; 0x800000
 8000c72:	4770      	bx	lr
 8000c74:	ea7f 6222 	mvns.w	r2, r2, asr #24
 8000c78:	bf16      	itet	ne
 8000c7a:	4608      	movne	r0, r1
 8000c7c:	ea7f 6323 	mvnseq.w	r3, r3, asr #24
 8000c80:	4601      	movne	r1, r0
 8000c82:	0242      	lsls	r2, r0, #9
 8000c84:	bf06      	itte	eq
 8000c86:	ea5f 2341 	movseq.w	r3, r1, lsl #9
 8000c8a:	ea90 0f01 	teqeq	r0, r1
 8000c8e:	f440 0080 	orrne.w	r0, r0, #4194304	; 0x400000
 8000c92:	4770      	bx	lr

08000c94 <__aeabi_ui2f>:
 8000c94:	f04f 0300 	mov.w	r3, #0
 8000c98:	e004      	b.n	8000ca4 <__aeabi_i2f+0x8>
 8000c9a:	bf00      	nop

08000c9c <__aeabi_i2f>:
 8000c9c:	f010 4300 	ands.w	r3, r0, #2147483648	; 0x80000000
 8000ca0:	bf48      	it	mi
 8000ca2:	4240      	negmi	r0, r0
 8000ca4:	ea5f 0c00 	movs.w	ip, r0
 8000ca8:	bf08      	it	eq
 8000caa:	4770      	bxeq	lr
 8000cac:	f043 4396 	orr.w	r3, r3, #1258291200	; 0x4b000000
 8000cb0:	4601      	mov	r1, r0
 8000cb2:	f04f 0000 	mov.w	r0, #0
 8000cb6:	e01c      	b.n	8000cf2 <__aeabi_l2f+0x2a>

08000cb8 <__aeabi_ul2f>:
 8000cb8:	ea50 0201 	orrs.w	r2, r0, r1
 8000cbc:	bf08      	it	eq
 8000cbe:	4770      	bxeq	lr
 8000cc0:	f04f 0300 	mov.w	r3, #0
 8000cc4:	e00a      	b.n	8000cdc <__aeabi_l2f+0x14>
 8000cc6:	bf00      	nop

08000cc8 <__aeabi_l2f>:
 8000cc8:	ea50 0201 	orrs.w	r2, r0, r1
 8000ccc:	bf08      	it	eq
 8000cce:	4770      	bxeq	lr
 8000cd0:	f011 4300 	ands.w	r3, r1, #2147483648	; 0x80000000
 8000cd4:	d502      	bpl.n	8000cdc <__aeabi_l2f+0x14>
 8000cd6:	4240      	negs	r0, r0
 8000cd8:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 8000cdc:	ea5f 0c01 	movs.w	ip, r1
 8000ce0:	bf02      	ittt	eq
 8000ce2:	4684      	moveq	ip, r0
 8000ce4:	4601      	moveq	r1, r0
 8000ce6:	2000      	moveq	r0, #0
 8000ce8:	f043 43b6 	orr.w	r3, r3, #1526726656	; 0x5b000000
 8000cec:	bf08      	it	eq
 8000cee:	f1a3 5380 	subeq.w	r3, r3, #268435456	; 0x10000000
 8000cf2:	f5a3 0300 	sub.w	r3, r3, #8388608	; 0x800000
 8000cf6:	fabc f28c 	clz	r2, ip
 8000cfa:	3a08      	subs	r2, #8
 8000cfc:	eba3 53c2 	sub.w	r3, r3, r2, lsl #23
 8000d00:	db10      	blt.n	8000d24 <__aeabi_l2f+0x5c>
 8000d02:	fa01 fc02 	lsl.w	ip, r1, r2
 8000d06:	4463      	add	r3, ip
 8000d08:	fa00 fc02 	lsl.w	ip, r0, r2
 8000d0c:	f1c2 0220 	rsb	r2, r2, #32
 8000d10:	f1bc 4f00 	cmp.w	ip, #2147483648	; 0x80000000
 8000d14:	fa20 f202 	lsr.w	r2, r0, r2
 8000d18:	eb43 0002 	adc.w	r0, r3, r2
 8000d1c:	bf08      	it	eq
 8000d1e:	f020 0001 	biceq.w	r0, r0, #1
 8000d22:	4770      	bx	lr
 8000d24:	f102 0220 	add.w	r2, r2, #32
 8000d28:	fa01 fc02 	lsl.w	ip, r1, r2
 8000d2c:	f1c2 0220 	rsb	r2, r2, #32
 8000d30:	ea50 004c 	orrs.w	r0, r0, ip, lsl #1
 8000d34:	fa21 f202 	lsr.w	r2, r1, r2
 8000d38:	eb43 0002 	adc.w	r0, r3, r2
 8000d3c:	bf08      	it	eq
 8000d3e:	ea20 70dc 	biceq.w	r0, r0, ip, lsr #31
 8000d42:	4770      	bx	lr

08000d44 <__aeabi_fmul>:
 8000d44:	f04f 0cff 	mov.w	ip, #255	; 0xff
 8000d48:	ea1c 52d0 	ands.w	r2, ip, r0, lsr #23
 8000d4c:	bf1e      	ittt	ne
 8000d4e:	ea1c 53d1 	andsne.w	r3, ip, r1, lsr #23
 8000d52:	ea92 0f0c 	teqne	r2, ip
 8000d56:	ea93 0f0c 	teqne	r3, ip
 8000d5a:	d06f      	beq.n	8000e3c <__aeabi_fmul+0xf8>
 8000d5c:	441a      	add	r2, r3
 8000d5e:	ea80 0c01 	eor.w	ip, r0, r1
 8000d62:	0240      	lsls	r0, r0, #9
 8000d64:	bf18      	it	ne
 8000d66:	ea5f 2141 	movsne.w	r1, r1, lsl #9
 8000d6a:	d01e      	beq.n	8000daa <__aeabi_fmul+0x66>
 8000d6c:	f04f 6300 	mov.w	r3, #134217728	; 0x8000000
 8000d70:	ea43 1050 	orr.w	r0, r3, r0, lsr #5
 8000d74:	ea43 1151 	orr.w	r1, r3, r1, lsr #5
 8000d78:	fba0 3101 	umull	r3, r1, r0, r1
 8000d7c:	f00c 4000 	and.w	r0, ip, #2147483648	; 0x80000000
 8000d80:	f5b1 0f00 	cmp.w	r1, #8388608	; 0x800000
 8000d84:	bf3e      	ittt	cc
 8000d86:	0049      	lslcc	r1, r1, #1
 8000d88:	ea41 71d3 	orrcc.w	r1, r1, r3, lsr #31
 8000d8c:	005b      	lslcc	r3, r3, #1
 8000d8e:	ea40 0001 	orr.w	r0, r0, r1
 8000d92:	f162 027f 	sbc.w	r2, r2, #127	; 0x7f
 8000d96:	2afd      	cmp	r2, #253	; 0xfd
 8000d98:	d81d      	bhi.n	8000dd6 <__aeabi_fmul+0x92>
 8000d9a:	f1b3 4f00 	cmp.w	r3, #2147483648	; 0x80000000
 8000d9e:	eb40 50c2 	adc.w	r0, r0, r2, lsl #23
 8000da2:	bf08      	it	eq
 8000da4:	f020 0001 	biceq.w	r0, r0, #1
 8000da8:	4770      	bx	lr
 8000daa:	f090 0f00 	teq	r0, #0
 8000dae:	f00c 4c00 	and.w	ip, ip, #2147483648	; 0x80000000
 8000db2:	bf08      	it	eq
 8000db4:	0249      	lsleq	r1, r1, #9
 8000db6:	ea4c 2050 	orr.w	r0, ip, r0, lsr #9
 8000dba:	ea40 2051 	orr.w	r0, r0, r1, lsr #9
 8000dbe:	3a7f      	subs	r2, #127	; 0x7f
 8000dc0:	bfc2      	ittt	gt
 8000dc2:	f1d2 03ff 	rsbsgt	r3, r2, #255	; 0xff
 8000dc6:	ea40 50c2 	orrgt.w	r0, r0, r2, lsl #23
 8000dca:	4770      	bxgt	lr
 8000dcc:	f440 0000 	orr.w	r0, r0, #8388608	; 0x800000
 8000dd0:	f04f 0300 	mov.w	r3, #0
 8000dd4:	3a01      	subs	r2, #1
 8000dd6:	dc5d      	bgt.n	8000e94 <__aeabi_fmul+0x150>
 8000dd8:	f112 0f19 	cmn.w	r2, #25
 8000ddc:	bfdc      	itt	le
 8000dde:	f000 4000 	andle.w	r0, r0, #2147483648	; 0x80000000
 8000de2:	4770      	bxle	lr
 8000de4:	f1c2 0200 	rsb	r2, r2, #0
 8000de8:	0041      	lsls	r1, r0, #1
 8000dea:	fa21 f102 	lsr.w	r1, r1, r2
 8000dee:	f1c2 0220 	rsb	r2, r2, #32
 8000df2:	fa00 fc02 	lsl.w	ip, r0, r2
 8000df6:	ea5f 0031 	movs.w	r0, r1, rrx
 8000dfa:	f140 0000 	adc.w	r0, r0, #0
 8000dfe:	ea53 034c 	orrs.w	r3, r3, ip, lsl #1
 8000e02:	bf08      	it	eq
 8000e04:	ea20 70dc 	biceq.w	r0, r0, ip, lsr #31
 8000e08:	4770      	bx	lr
 8000e0a:	f092 0f00 	teq	r2, #0
 8000e0e:	f000 4c00 	and.w	ip, r0, #2147483648	; 0x80000000
 8000e12:	bf02      	ittt	eq
 8000e14:	0040      	lsleq	r0, r0, #1
 8000e16:	f410 0f00 	tsteq.w	r0, #8388608	; 0x800000
 8000e1a:	3a01      	subeq	r2, #1
 8000e1c:	d0f9      	beq.n	8000e12 <__aeabi_fmul+0xce>
 8000e1e:	ea40 000c 	orr.w	r0, r0, ip
 8000e22:	f093 0f00 	teq	r3, #0
 8000e26:	f001 4c00 	and.w	ip, r1, #2147483648	; 0x80000000
 8000e2a:	bf02      	ittt	eq
 8000e2c:	0049      	lsleq	r1, r1, #1
 8000e2e:	f411 0f00 	tsteq.w	r1, #8388608	; 0x800000
 8000e32:	3b01      	subeq	r3, #1
 8000e34:	d0f9      	beq.n	8000e2a <__aeabi_fmul+0xe6>
 8000e36:	ea41 010c 	orr.w	r1, r1, ip
 8000e3a:	e78f      	b.n	8000d5c <__aeabi_fmul+0x18>
 8000e3c:	ea0c 53d1 	and.w	r3, ip, r1, lsr #23
 8000e40:	ea92 0f0c 	teq	r2, ip
 8000e44:	bf18      	it	ne
 8000e46:	ea93 0f0c 	teqne	r3, ip
 8000e4a:	d00a      	beq.n	8000e62 <__aeabi_fmul+0x11e>
 8000e4c:	f030 4c00 	bics.w	ip, r0, #2147483648	; 0x80000000
 8000e50:	bf18      	it	ne
 8000e52:	f031 4c00 	bicsne.w	ip, r1, #2147483648	; 0x80000000
 8000e56:	d1d8      	bne.n	8000e0a <__aeabi_fmul+0xc6>
 8000e58:	ea80 0001 	eor.w	r0, r0, r1
 8000e5c:	f000 4000 	and.w	r0, r0, #2147483648	; 0x80000000
 8000e60:	4770      	bx	lr
 8000e62:	f090 0f00 	teq	r0, #0
 8000e66:	bf17      	itett	ne
 8000e68:	f090 4f00 	teqne	r0, #2147483648	; 0x80000000
 8000e6c:	4608      	moveq	r0, r1
 8000e6e:	f091 0f00 	teqne	r1, #0
 8000e72:	f091 4f00 	teqne	r1, #2147483648	; 0x80000000
 8000e76:	d014      	beq.n	8000ea2 <__aeabi_fmul+0x15e>
 8000e78:	ea92 0f0c 	teq	r2, ip
 8000e7c:	d101      	bne.n	8000e82 <__aeabi_fmul+0x13e>
 8000e7e:	0242      	lsls	r2, r0, #9
 8000e80:	d10f      	bne.n	8000ea2 <__aeabi_fmul+0x15e>
 8000e82:	ea93 0f0c 	teq	r3, ip
 8000e86:	d103      	bne.n	8000e90 <__aeabi_fmul+0x14c>
 8000e88:	024b      	lsls	r3, r1, #9
 8000e8a:	bf18      	it	ne
 8000e8c:	4608      	movne	r0, r1
 8000e8e:	d108      	bne.n	8000ea2 <__aeabi_fmul+0x15e>
 8000e90:	ea80 0001 	eor.w	r0, r0, r1
 8000e94:	f000 4000 	and.w	r0, r0, #2147483648	; 0x80000000
 8000e98:	f040 40fe 	orr.w	r0, r0, #2130706432	; 0x7f000000
 8000e9c:	f440 0000 	orr.w	r0, r0, #8388608	; 0x800000
 8000ea0:	4770      	bx	lr
 8000ea2:	f040 40fe 	orr.w	r0, r0, #2130706432	; 0x7f000000
 8000ea6:	f440 0040 	orr.w	r0, r0, #12582912	; 0xc00000
 8000eaa:	4770      	bx	lr

08000eac <__aeabi_fdiv>:
 8000eac:	f04f 0cff 	mov.w	ip, #255	; 0xff
 8000eb0:	ea1c 52d0 	ands.w	r2, ip, r0, lsr #23
 8000eb4:	bf1e      	ittt	ne
 8000eb6:	ea1c 53d1 	andsne.w	r3, ip, r1, lsr #23
 8000eba:	ea92 0f0c 	teqne	r2, ip
 8000ebe:	ea93 0f0c 	teqne	r3, ip
 8000ec2:	d069      	beq.n	8000f98 <__aeabi_fdiv+0xec>
 8000ec4:	eba2 0203 	sub.w	r2, r2, r3
 8000ec8:	ea80 0c01 	eor.w	ip, r0, r1
 8000ecc:	0249      	lsls	r1, r1, #9
 8000ece:	ea4f 2040 	mov.w	r0, r0, lsl #9
 8000ed2:	d037      	beq.n	8000f44 <__aeabi_fdiv+0x98>
 8000ed4:	f04f 5380 	mov.w	r3, #268435456	; 0x10000000
 8000ed8:	ea43 1111 	orr.w	r1, r3, r1, lsr #4
 8000edc:	ea43 1310 	orr.w	r3, r3, r0, lsr #4
 8000ee0:	f00c 4000 	and.w	r0, ip, #2147483648	; 0x80000000
 8000ee4:	428b      	cmp	r3, r1
 8000ee6:	bf38      	it	cc
 8000ee8:	005b      	lslcc	r3, r3, #1
 8000eea:	f142 027d 	adc.w	r2, r2, #125	; 0x7d
 8000eee:	f44f 0c00 	mov.w	ip, #8388608	; 0x800000
 8000ef2:	428b      	cmp	r3, r1
 8000ef4:	bf24      	itt	cs
 8000ef6:	1a5b      	subcs	r3, r3, r1
 8000ef8:	ea40 000c 	orrcs.w	r0, r0, ip
 8000efc:	ebb3 0f51 	cmp.w	r3, r1, lsr #1
 8000f00:	bf24      	itt	cs
 8000f02:	eba3 0351 	subcs.w	r3, r3, r1, lsr #1
 8000f06:	ea40 005c 	orrcs.w	r0, r0, ip, lsr #1
 8000f0a:	ebb3 0f91 	cmp.w	r3, r1, lsr #2
 8000f0e:	bf24      	itt	cs
 8000f10:	eba3 0391 	subcs.w	r3, r3, r1, lsr #2
 8000f14:	ea40 009c 	orrcs.w	r0, r0, ip, lsr #2
 8000f18:	ebb3 0fd1 	cmp.w	r3, r1, lsr #3
 8000f1c:	bf24      	itt	cs
 8000f1e:	eba3 03d1 	subcs.w	r3, r3, r1, lsr #3
 8000f22:	ea40 00dc 	orrcs.w	r0, r0, ip, lsr #3
 8000f26:	011b      	lsls	r3, r3, #4
 8000f28:	bf18      	it	ne
 8000f2a:	ea5f 1c1c 	movsne.w	ip, ip, lsr #4
 8000f2e:	d1e0      	bne.n	8000ef2 <__aeabi_fdiv+0x46>
 8000f30:	2afd      	cmp	r2, #253	; 0xfd
 8000f32:	f63f af50 	bhi.w	8000dd6 <__aeabi_fmul+0x92>
 8000f36:	428b      	cmp	r3, r1
 8000f38:	eb40 50c2 	adc.w	r0, r0, r2, lsl #23
 8000f3c:	bf08      	it	eq
 8000f3e:	f020 0001 	biceq.w	r0, r0, #1
 8000f42:	4770      	bx	lr
 8000f44:	f00c 4c00 	and.w	ip, ip, #2147483648	; 0x80000000
 8000f48:	ea4c 2050 	orr.w	r0, ip, r0, lsr #9
 8000f4c:	327f      	adds	r2, #127	; 0x7f
 8000f4e:	bfc2      	ittt	gt
 8000f50:	f1d2 03ff 	rsbsgt	r3, r2, #255	; 0xff
 8000f54:	ea40 50c2 	orrgt.w	r0, r0, r2, lsl #23
 8000f58:	4770      	bxgt	lr
 8000f5a:	f440 0000 	orr.w	r0, r0, #8388608	; 0x800000
 8000f5e:	f04f 0300 	mov.w	r3, #0
 8000f62:	3a01      	subs	r2, #1
 8000f64:	e737      	b.n	8000dd6 <__aeabi_fmul+0x92>
 8000f66:	f092 0f00 	teq	r2, #0
 8000f6a:	f000 4c00 	and.w	ip, r0, #2147483648	; 0x80000000
 8000f6e:	bf02      	ittt	eq
 8000f70:	0040      	lsleq	r0, r0, #1
 8000f72:	f410 0f00 	tsteq.w	r0, #8388608	; 0x800000
 8000f76:	3a01      	subeq	r2, #1
 8000f78:	d0f9      	beq.n	8000f6e <__aeabi_fdiv+0xc2>
 8000f7a:	ea40 000c 	orr.w	r0, r0, ip
 8000f7e:	f093 0f00 	teq	r3, #0
 8000f82:	f001 4c00 	and.w	ip, r1, #2147483648	; 0x80000000
 8000f86:	bf02      	ittt	eq
 8000f88:	0049      	lsleq	r1, r1, #1
 8000f8a:	f411 0f00 	tsteq.w	r1, #8388608	; 0x800000
 8000f8e:	3b01      	subeq	r3, #1
 8000f90:	d0f9      	beq.n	8000f86 <__aeabi_fdiv+0xda>
 8000f92:	ea41 010c 	orr.w	r1, r1, ip
 8000f96:	e795      	b.n	8000ec4 <__aeabi_fdiv+0x18>
 8000f98:	ea0c 53d1 	and.w	r3, ip, r1, lsr #23
 8000f9c:	ea92 0f0c 	teq	r2, ip
 8000fa0:	d108      	bne.n	8000fb4 <__aeabi_fdiv+0x108>
 8000fa2:	0242      	lsls	r2, r0, #9
 8000fa4:	f47f af7d 	bne.w	8000ea2 <__aeabi_fmul+0x15e>
 8000fa8:	ea93 0f0c 	teq	r3, ip
 8000fac:	f47f af70 	bne.w	8000e90 <__aeabi_fmul+0x14c>
 8000fb0:	4608      	mov	r0, r1
 8000fb2:	e776      	b.n	8000ea2 <__aeabi_fmul+0x15e>
 8000fb4:	ea93 0f0c 	teq	r3, ip
 8000fb8:	d104      	bne.n	8000fc4 <__aeabi_fdiv+0x118>
 8000fba:	024b      	lsls	r3, r1, #9
 8000fbc:	f43f af4c 	beq.w	8000e58 <__aeabi_fmul+0x114>
 8000fc0:	4608      	mov	r0, r1
 8000fc2:	e76e      	b.n	8000ea2 <__aeabi_fmul+0x15e>
 8000fc4:	f030 4c00 	bics.w	ip, r0, #2147483648	; 0x80000000
 8000fc8:	bf18      	it	ne
 8000fca:	f031 4c00 	bicsne.w	ip, r1, #2147483648	; 0x80000000
 8000fce:	d1ca      	bne.n	8000f66 <__aeabi_fdiv+0xba>
 8000fd0:	f030 4200 	bics.w	r2, r0, #2147483648	; 0x80000000
 8000fd4:	f47f af5c 	bne.w	8000e90 <__aeabi_fmul+0x14c>
 8000fd8:	f031 4300 	bics.w	r3, r1, #2147483648	; 0x80000000
 8000fdc:	f47f af3c 	bne.w	8000e58 <__aeabi_fmul+0x114>
 8000fe0:	e75f      	b.n	8000ea2 <__aeabi_fmul+0x15e>
 8000fe2:	bf00      	nop

08000fe4 <HAL_TIM_PeriodElapsedCallback>:
static void MX_TIM4_Init(void);
static void MX_TIM3_Init(void);
static void MX_TIM2_Init(void);
/* USER CODE BEGIN PFP */

void HAL_TIM_PeriodElapsedCallback(TIM_HandleTypeDef *htim) {
 8000fe4:	b480      	push	{r7}
 8000fe6:	b083      	sub	sp, #12
 8000fe8:	af00      	add	r7, sp, #0
 8000fea:	6078      	str	r0, [r7, #4]
  if (htim->Instance == TIM3) {
 8000fec:	687b      	ldr	r3, [r7, #4]
 8000fee:	681b      	ldr	r3, [r3, #0]
 8000ff0:	4a09      	ldr	r2, [pc, #36]	; (8001018 <HAL_TIM_PeriodElapsedCallback+0x34>)
 8000ff2:	4293      	cmp	r3, r2
 8000ff4:	d10b      	bne.n	800100e <HAL_TIM_PeriodElapsedCallback+0x2a>
    counter++;
 8000ff6:	4b09      	ldr	r3, [pc, #36]	; (800101c <HAL_TIM_PeriodElapsedCallback+0x38>)
 8000ff8:	681b      	ldr	r3, [r3, #0]
 8000ffa:	3301      	adds	r3, #1
 8000ffc:	4a07      	ldr	r2, [pc, #28]	; (800101c <HAL_TIM_PeriodElapsedCallback+0x38>)
 8000ffe:	6013      	str	r3, [r2, #0]

    if (counter>50)
 8001000:	4b06      	ldr	r3, [pc, #24]	; (800101c <HAL_TIM_PeriodElapsedCallback+0x38>)
 8001002:	681b      	ldr	r3, [r3, #0]
 8001004:	2b32      	cmp	r3, #50	; 0x32
 8001006:	d902      	bls.n	800100e <HAL_TIM_PeriodElapsedCallback+0x2a>
    {
    	counterflagPWM=1;
 8001008:	4b05      	ldr	r3, [pc, #20]	; (8001020 <HAL_TIM_PeriodElapsedCallback+0x3c>)
 800100a:	2201      	movs	r2, #1
 800100c:	701a      	strb	r2, [r3, #0]

    }

  }
}
 800100e:	bf00      	nop
 8001010:	370c      	adds	r7, #12
 8001012:	46bd      	mov	sp, r7
 8001014:	bc80      	pop	{r7}
 8001016:	4770      	bx	lr
 8001018:	40000400 	.word	0x40000400
 800101c:	200003a4 	.word	0x200003a4
 8001020:	200006fc 	.word	0x200006fc

08001024 <PWM_BEGIN>:


void PWM_BEGIN(){
 8001024:	b580      	push	{r7, lr}
 8001026:	af00      	add	r7, sp, #0


	for(PWM_loop=0;PWM_loop<20;PWM_loop++){
 8001028:	4b1c      	ldr	r3, [pc, #112]	; (800109c <PWM_BEGIN+0x78>)
 800102a:	2200      	movs	r2, #0
 800102c:	701a      	strb	r2, [r3, #0]
 800102e:	e02e      	b.n	800108e <PWM_BEGIN+0x6a>
	      HAL_Delay(DELAY_COND);
 8001030:	2006      	movs	r0, #6
 8001032:	f001 fb37 	bl	80026a4 <HAL_Delay>
		  HAL_GPIO_WritePin(GPIOB, GPIO_PIN_7, 1);
 8001036:	2201      	movs	r2, #1
 8001038:	2180      	movs	r1, #128	; 0x80
 800103a:	4819      	ldr	r0, [pc, #100]	; (80010a0 <PWM_BEGIN+0x7c>)
 800103c:	f002 fa57 	bl	80034ee <HAL_GPIO_WritePin>
		  HAL_Delay(DELAY_COND);
 8001040:	2006      	movs	r0, #6
 8001042:	f001 fb2f 	bl	80026a4 <HAL_Delay>
		  HAL_GPIO_WritePin(GPIOB, GPIO_PIN_7, 0);
 8001046:	2200      	movs	r2, #0
 8001048:	2180      	movs	r1, #128	; 0x80
 800104a:	4815      	ldr	r0, [pc, #84]	; (80010a0 <PWM_BEGIN+0x7c>)
 800104c:	f002 fa4f 	bl	80034ee <HAL_GPIO_WritePin>
		  HAL_Delay(2);
 8001050:	2002      	movs	r0, #2
 8001052:	f001 fb27 	bl	80026a4 <HAL_Delay>

		  HAL_GPIO_WritePin(GPIOB, GPIO_PIN_6, 1);
 8001056:	2201      	movs	r2, #1
 8001058:	2140      	movs	r1, #64	; 0x40
 800105a:	4811      	ldr	r0, [pc, #68]	; (80010a0 <PWM_BEGIN+0x7c>)
 800105c:	f002 fa47 	bl	80034ee <HAL_GPIO_WritePin>
		  HAL_Delay(DELAY_COND);
 8001060:	2006      	movs	r0, #6
 8001062:	f001 fb1f 	bl	80026a4 <HAL_Delay>
		  HAL_GPIO_WritePin(GPIOB, GPIO_PIN_6, 0);
 8001066:	2200      	movs	r2, #0
 8001068:	2140      	movs	r1, #64	; 0x40
 800106a:	480d      	ldr	r0, [pc, #52]	; (80010a0 <PWM_BEGIN+0x7c>)
 800106c:	f002 fa3f 	bl	80034ee <HAL_GPIO_WritePin>
		  HAL_Delay(DELAY_COND);
 8001070:	2006      	movs	r0, #6
 8001072:	f001 fb17 	bl	80026a4 <HAL_Delay>

		  counterflagPWM=0;
 8001076:	4b0b      	ldr	r3, [pc, #44]	; (80010a4 <PWM_BEGIN+0x80>)
 8001078:	2200      	movs	r2, #0
 800107a:	701a      	strb	r2, [r3, #0]
		  counter=0;
 800107c:	4b0a      	ldr	r3, [pc, #40]	; (80010a8 <PWM_BEGIN+0x84>)
 800107e:	2200      	movs	r2, #0
 8001080:	601a      	str	r2, [r3, #0]
	for(PWM_loop=0;PWM_loop<20;PWM_loop++){
 8001082:	4b06      	ldr	r3, [pc, #24]	; (800109c <PWM_BEGIN+0x78>)
 8001084:	781b      	ldrb	r3, [r3, #0]
 8001086:	3301      	adds	r3, #1
 8001088:	b2da      	uxtb	r2, r3
 800108a:	4b04      	ldr	r3, [pc, #16]	; (800109c <PWM_BEGIN+0x78>)
 800108c:	701a      	strb	r2, [r3, #0]
 800108e:	4b03      	ldr	r3, [pc, #12]	; (800109c <PWM_BEGIN+0x78>)
 8001090:	781b      	ldrb	r3, [r3, #0]
 8001092:	2b13      	cmp	r3, #19
 8001094:	d9cc      	bls.n	8001030 <PWM_BEGIN+0xc>
	}

}
 8001096:	bf00      	nop
 8001098:	bf00      	nop
 800109a:	bd80      	pop	{r7, pc}
 800109c:	200003a8 	.word	0x200003a8
 80010a0:	40010c00 	.word	0x40010c00
 80010a4:	200006fc 	.word	0x200006fc
 80010a8:	200003a4 	.word	0x200003a4

080010ac <SSD1306_INITS>:


void SSD1306_INITS()
{
 80010ac:	b580      	push	{r7, lr}
 80010ae:	af00      	add	r7, sp, #0
	  ssd1306_Init();
 80010b0:	f000 fe22 	bl	8001cf8 <ssd1306_Init>
	  ssd1306_UpdateScreen();
 80010b4:	f000 fea2 	bl	8001dfc <ssd1306_UpdateScreen>
	  HAL_Delay(50);
 80010b8:	2032      	movs	r0, #50	; 0x32
 80010ba:	f001 faf3 	bl	80026a4 <HAL_Delay>
	  ssd1306_Fill(0);
 80010be:	2000      	movs	r0, #0
 80010c0:	f000 fe84 	bl	8001dcc <ssd1306_Fill>
	  ssd1306_UpdateScreen();
 80010c4:	f000 fe9a 	bl	8001dfc <ssd1306_UpdateScreen>
	  ssd1306_WriteString("Telectronio",Font_11x18,1);
 80010c8:	4a1f      	ldr	r2, [pc, #124]	; (8001148 <SSD1306_INITS+0x9c>)
 80010ca:	2301      	movs	r3, #1
 80010cc:	ca06      	ldmia	r2, {r1, r2}
 80010ce:	481f      	ldr	r0, [pc, #124]	; (800114c <SSD1306_INITS+0xa0>)
 80010d0:	f000 ff96 	bl	8002000 <ssd1306_WriteString>
	  ssd1306_UpdateScreen();
 80010d4:	f000 fe92 	bl	8001dfc <ssd1306_UpdateScreen>
	  HAL_Delay(1000);
 80010d8:	f44f 707a 	mov.w	r0, #1000	; 0x3e8
 80010dc:	f001 fae2 	bl	80026a4 <HAL_Delay>
	  ssd1306_Fill(0);
 80010e0:	2000      	movs	r0, #0
 80010e2:	f000 fe73 	bl	8001dcc <ssd1306_Fill>
	  ssd1306_UpdateScreen();
 80010e6:	f000 fe89 	bl	8001dfc <ssd1306_UpdateScreen>
	  HAL_Delay(50);
 80010ea:	2032      	movs	r0, #50	; 0x32
 80010ec:	f001 fada 	bl	80026a4 <HAL_Delay>
	  ssd1306_SetCursor(0, 0);
 80010f0:	2100      	movs	r1, #0
 80010f2:	2000      	movs	r0, #0
 80010f4:	f000 ffaa 	bl	800204c <ssd1306_SetCursor>
	  ssd1306_WriteString("Soil", Font_11x18,1);
 80010f8:	4a13      	ldr	r2, [pc, #76]	; (8001148 <SSD1306_INITS+0x9c>)
 80010fa:	2301      	movs	r3, #1
 80010fc:	ca06      	ldmia	r2, {r1, r2}
 80010fe:	4814      	ldr	r0, [pc, #80]	; (8001150 <SSD1306_INITS+0xa4>)
 8001100:	f000 ff7e 	bl	8002000 <ssd1306_WriteString>
	  ssd1306_SetCursor(0, 19);
 8001104:	2113      	movs	r1, #19
 8001106:	2000      	movs	r0, #0
 8001108:	f000 ffa0 	bl	800204c <ssd1306_SetCursor>
	  ssd1306_WriteString("Meaurement", Font_11x18,1);
 800110c:	4a0e      	ldr	r2, [pc, #56]	; (8001148 <SSD1306_INITS+0x9c>)
 800110e:	2301      	movs	r3, #1
 8001110:	ca06      	ldmia	r2, {r1, r2}
 8001112:	4810      	ldr	r0, [pc, #64]	; (8001154 <SSD1306_INITS+0xa8>)
 8001114:	f000 ff74 	bl	8002000 <ssd1306_WriteString>
	  ssd1306_SetCursor(0, 38);
 8001118:	2126      	movs	r1, #38	; 0x26
 800111a:	2000      	movs	r0, #0
 800111c:	f000 ff96 	bl	800204c <ssd1306_SetCursor>
	  ssd1306_WriteString("Version1", Font_11x18,1);
 8001120:	4a09      	ldr	r2, [pc, #36]	; (8001148 <SSD1306_INITS+0x9c>)
 8001122:	2301      	movs	r3, #1
 8001124:	ca06      	ldmia	r2, {r1, r2}
 8001126:	480c      	ldr	r0, [pc, #48]	; (8001158 <SSD1306_INITS+0xac>)
 8001128:	f000 ff6a 	bl	8002000 <ssd1306_WriteString>
	  ssd1306_UpdateScreen();
 800112c:	f000 fe66 	bl	8001dfc <ssd1306_UpdateScreen>
	  HAL_Delay(1000);
 8001130:	f44f 707a 	mov.w	r0, #1000	; 0x3e8
 8001134:	f001 fab6 	bl	80026a4 <HAL_Delay>
	  ssd1306_Fill(0);
 8001138:	2000      	movs	r0, #0
 800113a:	f000 fe47 	bl	8001dcc <ssd1306_Fill>
	  ssd1306_UpdateScreen();
 800113e:	f000 fe5d 	bl	8001dfc <ssd1306_UpdateScreen>
}
 8001142:	bf00      	nop
 8001144:	bd80      	pop	{r7, pc}
 8001146:	bf00      	nop
 8001148:	20000008 	.word	0x20000008
 800114c:	080085c8 	.word	0x080085c8
 8001150:	080085d4 	.word	0x080085d4
 8001154:	080085dc 	.word	0x080085dc
 8001158:	080085e8 	.word	0x080085e8

0800115c <delay>:

void delay(uint16_t delay){
 800115c:	b480      	push	{r7}
 800115e:	b083      	sub	sp, #12
 8001160:	af00      	add	r7, sp, #0
 8001162:	4603      	mov	r3, r0
 8001164:	80fb      	strh	r3, [r7, #6]
	__HAL_TIM_SET_COUNTER(&htim1,0);
 8001166:	4b08      	ldr	r3, [pc, #32]	; (8001188 <delay+0x2c>)
 8001168:	681b      	ldr	r3, [r3, #0]
 800116a:	2200      	movs	r2, #0
 800116c:	625a      	str	r2, [r3, #36]	; 0x24
	while(__HAL_TIM_GET_COUNTER(&htim1)<delay);
 800116e:	bf00      	nop
 8001170:	4b05      	ldr	r3, [pc, #20]	; (8001188 <delay+0x2c>)
 8001172:	681b      	ldr	r3, [r3, #0]
 8001174:	6a5a      	ldr	r2, [r3, #36]	; 0x24
 8001176:	88fb      	ldrh	r3, [r7, #6]
 8001178:	429a      	cmp	r2, r3
 800117a:	d3f9      	bcc.n	8001170 <delay+0x14>
}
 800117c:	bf00      	nop
 800117e:	bf00      	nop
 8001180:	370c      	adds	r7, #12
 8001182:	46bd      	mov	sp, r7
 8001184:	bc80      	pop	{r7}
 8001186:	4770      	bx	lr
 8001188:	20000284 	.word	0x20000284

0800118c <Set_Pin_Output>:


void Set_Pin_Output(GPIO_TypeDef *GPIOx,uint16_t GPIO_Pin)
{
 800118c:	b580      	push	{r7, lr}
 800118e:	b086      	sub	sp, #24
 8001190:	af00      	add	r7, sp, #0
 8001192:	6078      	str	r0, [r7, #4]
 8001194:	460b      	mov	r3, r1
 8001196:	807b      	strh	r3, [r7, #2]
	GPIO_InitTypeDef GPIO_InitStruct={0};
 8001198:	f107 0308 	add.w	r3, r7, #8
 800119c:	2200      	movs	r2, #0
 800119e:	601a      	str	r2, [r3, #0]
 80011a0:	605a      	str	r2, [r3, #4]
 80011a2:	609a      	str	r2, [r3, #8]
 80011a4:	60da      	str	r2, [r3, #12]
	GPIO_InitStruct.Pin=GPIO_Pin;
 80011a6:	887b      	ldrh	r3, [r7, #2]
 80011a8:	60bb      	str	r3, [r7, #8]
	GPIO_InitStruct.Mode=GPIO_MODE_OUTPUT_PP;
 80011aa:	2301      	movs	r3, #1
 80011ac:	60fb      	str	r3, [r7, #12]
	GPIO_InitStruct.Speed=GPIO_SPEED_FREQ_LOW;
 80011ae:	2302      	movs	r3, #2
 80011b0:	617b      	str	r3, [r7, #20]
	HAL_GPIO_Init(GPIOx,&GPIO_InitStruct);
 80011b2:	f107 0308 	add.w	r3, r7, #8
 80011b6:	4619      	mov	r1, r3
 80011b8:	6878      	ldr	r0, [r7, #4]
 80011ba:	f001 fffd 	bl	80031b8 <HAL_GPIO_Init>
}
 80011be:	bf00      	nop
 80011c0:	3718      	adds	r7, #24
 80011c2:	46bd      	mov	sp, r7
 80011c4:	bd80      	pop	{r7, pc}

080011c6 <Set_Pin_Input>:

void Set_Pin_Input(GPIO_TypeDef *GPIOx,uint16_t GPIO_Pin)
{
 80011c6:	b580      	push	{r7, lr}
 80011c8:	b086      	sub	sp, #24
 80011ca:	af00      	add	r7, sp, #0
 80011cc:	6078      	str	r0, [r7, #4]
 80011ce:	460b      	mov	r3, r1
 80011d0:	807b      	strh	r3, [r7, #2]
	GPIO_InitTypeDef GPIO_InitStruct={0};
 80011d2:	f107 0308 	add.w	r3, r7, #8
 80011d6:	2200      	movs	r2, #0
 80011d8:	601a      	str	r2, [r3, #0]
 80011da:	605a      	str	r2, [r3, #4]
 80011dc:	609a      	str	r2, [r3, #8]
 80011de:	60da      	str	r2, [r3, #12]
	GPIO_InitStruct.Pin=GPIO_Pin;
 80011e0:	887b      	ldrh	r3, [r7, #2]
 80011e2:	60bb      	str	r3, [r7, #8]
	GPIO_InitStruct.Mode=GPIO_MODE_INPUT;
 80011e4:	2300      	movs	r3, #0
 80011e6:	60fb      	str	r3, [r7, #12]
	GPIO_InitStruct.Pull=GPIO_NOPULL;
 80011e8:	2300      	movs	r3, #0
 80011ea:	613b      	str	r3, [r7, #16]
	HAL_GPIO_Init(GPIOx,&GPIO_InitStruct);
 80011ec:	f107 0308 	add.w	r3, r7, #8
 80011f0:	4619      	mov	r1, r3
 80011f2:	6878      	ldr	r0, [r7, #4]
 80011f4:	f001 ffe0 	bl	80031b8 <HAL_GPIO_Init>
}
 80011f8:	bf00      	nop
 80011fa:	3718      	adds	r7, #24
 80011fc:	46bd      	mov	sp, r7
 80011fe:	bd80      	pop	{r7, pc}

08001200 <DS18B20_Start>:
	GPIO_InitStruct.Mode=GPIO_MODE_INPUT;
	GPIO_InitStruct.Pull=GPIO_PULLUP;
	HAL_GPIO_Init(GPIOx,&GPIO_InitStruct);
}
uint8_t DS18B20_Start (void)
{
 8001200:	b580      	push	{r7, lr}
 8001202:	b082      	sub	sp, #8
 8001204:	af00      	add	r7, sp, #0
	uint8_t Response=0;
 8001206:	2300      	movs	r3, #0
 8001208:	71fb      	strb	r3, [r7, #7]
	Set_Pin_Output(DS18B20_PORT,DS18B20_PIN);
 800120a:	f44f 4180 	mov.w	r1, #16384	; 0x4000
 800120e:	4815      	ldr	r0, [pc, #84]	; (8001264 <DS18B20_Start+0x64>)
 8001210:	f7ff ffbc 	bl	800118c <Set_Pin_Output>
	HAL_GPIO_WritePin(DS18B20_PORT,DS18B20_PIN,0);
 8001214:	2200      	movs	r2, #0
 8001216:	f44f 4180 	mov.w	r1, #16384	; 0x4000
 800121a:	4812      	ldr	r0, [pc, #72]	; (8001264 <DS18B20_Start+0x64>)
 800121c:	f002 f967 	bl	80034ee <HAL_GPIO_WritePin>
	delay(480);
 8001220:	f44f 70f0 	mov.w	r0, #480	; 0x1e0
 8001224:	f7ff ff9a 	bl	800115c <delay>
	Set_Pin_Input(DS18B20_PORT,DS18B20_PIN);
 8001228:	f44f 4180 	mov.w	r1, #16384	; 0x4000
 800122c:	480d      	ldr	r0, [pc, #52]	; (8001264 <DS18B20_Start+0x64>)
 800122e:	f7ff ffca 	bl	80011c6 <Set_Pin_Input>
	delay(60);
 8001232:	203c      	movs	r0, #60	; 0x3c
 8001234:	f7ff ff92 	bl	800115c <delay>

	if(!(HAL_GPIO_ReadPin (DS18B20_PORT,DS18B20_PIN))) Response =1;
 8001238:	f44f 4180 	mov.w	r1, #16384	; 0x4000
 800123c:	4809      	ldr	r0, [pc, #36]	; (8001264 <DS18B20_Start+0x64>)
 800123e:	f002 f93f 	bl	80034c0 <HAL_GPIO_ReadPin>
 8001242:	4603      	mov	r3, r0
 8001244:	2b00      	cmp	r3, #0
 8001246:	d102      	bne.n	800124e <DS18B20_Start+0x4e>
 8001248:	2301      	movs	r3, #1
 800124a:	71fb      	strb	r3, [r7, #7]
 800124c:	e001      	b.n	8001252 <DS18B20_Start+0x52>
	else Response = -1;
 800124e:	23ff      	movs	r3, #255	; 0xff
 8001250:	71fb      	strb	r3, [r7, #7]
	delay(480);
 8001252:	f44f 70f0 	mov.w	r0, #480	; 0x1e0
 8001256:	f7ff ff81 	bl	800115c <delay>
	return Response;
 800125a:	79fb      	ldrb	r3, [r7, #7]
}
 800125c:	4618      	mov	r0, r3
 800125e:	3708      	adds	r7, #8
 8001260:	46bd      	mov	sp, r7
 8001262:	bd80      	pop	{r7, pc}
 8001264:	40010c00 	.word	0x40010c00

08001268 <DS18B20_Write>:

void DS18B20_Write (uint8_t data)
{
 8001268:	b580      	push	{r7, lr}
 800126a:	b084      	sub	sp, #16
 800126c:	af00      	add	r7, sp, #0
 800126e:	4603      	mov	r3, r0
 8001270:	71fb      	strb	r3, [r7, #7]
	Set_Pin_Output(DS18B20_PORT,DS18B20_PIN);
 8001272:	f44f 4180 	mov.w	r1, #16384	; 0x4000
 8001276:	4821      	ldr	r0, [pc, #132]	; (80012fc <DS18B20_Write+0x94>)
 8001278:	f7ff ff88 	bl	800118c <Set_Pin_Output>

	for(int i=0; i<8; i++)
 800127c:	2300      	movs	r3, #0
 800127e:	60fb      	str	r3, [r7, #12]
 8001280:	e034      	b.n	80012ec <DS18B20_Write+0x84>
	{
		if((data&(1<<i))!=0)
 8001282:	79fa      	ldrb	r2, [r7, #7]
 8001284:	68fb      	ldr	r3, [r7, #12]
 8001286:	fa42 f303 	asr.w	r3, r2, r3
 800128a:	f003 0301 	and.w	r3, r3, #1
 800128e:	2b00      	cmp	r3, #0
 8001290:	d016      	beq.n	80012c0 <DS18B20_Write+0x58>
		{
			//write 1
			Set_Pin_Output(DS18B20_PORT,DS18B20_PIN);
 8001292:	f44f 4180 	mov.w	r1, #16384	; 0x4000
 8001296:	4819      	ldr	r0, [pc, #100]	; (80012fc <DS18B20_Write+0x94>)
 8001298:	f7ff ff78 	bl	800118c <Set_Pin_Output>
			HAL_GPIO_WritePin(DS18B20_PORT,DS18B20_PIN,0);
 800129c:	2200      	movs	r2, #0
 800129e:	f44f 4180 	mov.w	r1, #16384	; 0x4000
 80012a2:	4816      	ldr	r0, [pc, #88]	; (80012fc <DS18B20_Write+0x94>)
 80012a4:	f002 f923 	bl	80034ee <HAL_GPIO_WritePin>
			delay(1);
 80012a8:	2001      	movs	r0, #1
 80012aa:	f7ff ff57 	bl	800115c <delay>
			Set_Pin_Input(DS18B20_PORT,DS18B20_PIN);
 80012ae:	f44f 4180 	mov.w	r1, #16384	; 0x4000
 80012b2:	4812      	ldr	r0, [pc, #72]	; (80012fc <DS18B20_Write+0x94>)
 80012b4:	f7ff ff87 	bl	80011c6 <Set_Pin_Input>
			delay(60);
 80012b8:	203c      	movs	r0, #60	; 0x3c
 80012ba:	f7ff ff4f 	bl	800115c <delay>
 80012be:	e012      	b.n	80012e6 <DS18B20_Write+0x7e>
		}
		else
		{
			//write 0

			Set_Pin_Output(DS18B20_PORT,DS18B20_PIN);
 80012c0:	f44f 4180 	mov.w	r1, #16384	; 0x4000
 80012c4:	480d      	ldr	r0, [pc, #52]	; (80012fc <DS18B20_Write+0x94>)
 80012c6:	f7ff ff61 	bl	800118c <Set_Pin_Output>
			HAL_GPIO_WritePin(DS18B20_PORT,DS18B20_PIN,0);
 80012ca:	2200      	movs	r2, #0
 80012cc:	f44f 4180 	mov.w	r1, #16384	; 0x4000
 80012d0:	480a      	ldr	r0, [pc, #40]	; (80012fc <DS18B20_Write+0x94>)
 80012d2:	f002 f90c 	bl	80034ee <HAL_GPIO_WritePin>
			delay(60);
 80012d6:	203c      	movs	r0, #60	; 0x3c
 80012d8:	f7ff ff40 	bl	800115c <delay>
			Set_Pin_Input(DS18B20_PORT,DS18B20_PIN);
 80012dc:	f44f 4180 	mov.w	r1, #16384	; 0x4000
 80012e0:	4806      	ldr	r0, [pc, #24]	; (80012fc <DS18B20_Write+0x94>)
 80012e2:	f7ff ff70 	bl	80011c6 <Set_Pin_Input>
	for(int i=0; i<8; i++)
 80012e6:	68fb      	ldr	r3, [r7, #12]
 80012e8:	3301      	adds	r3, #1
 80012ea:	60fb      	str	r3, [r7, #12]
 80012ec:	68fb      	ldr	r3, [r7, #12]
 80012ee:	2b07      	cmp	r3, #7
 80012f0:	ddc7      	ble.n	8001282 <DS18B20_Write+0x1a>

		}
	}
}
 80012f2:	bf00      	nop
 80012f4:	bf00      	nop
 80012f6:	3710      	adds	r7, #16
 80012f8:	46bd      	mov	sp, r7
 80012fa:	bd80      	pop	{r7, pc}
 80012fc:	40010c00 	.word	0x40010c00

08001300 <DS18B20_Read>:

uint8_t DS18B20_Read (void)
{
 8001300:	b580      	push	{r7, lr}
 8001302:	b082      	sub	sp, #8
 8001304:	af00      	add	r7, sp, #0
	uint8_t value=0;
 8001306:	2300      	movs	r3, #0
 8001308:	71fb      	strb	r3, [r7, #7]
	Set_Pin_Input(DS18B20_PORT,DS18B20_PIN);
 800130a:	f44f 4180 	mov.w	r1, #16384	; 0x4000
 800130e:	481c      	ldr	r0, [pc, #112]	; (8001380 <DS18B20_Read+0x80>)
 8001310:	f7ff ff59 	bl	80011c6 <Set_Pin_Input>

	for(int i=0;i<8;i++)
 8001314:	2300      	movs	r3, #0
 8001316:	603b      	str	r3, [r7, #0]
 8001318:	e02a      	b.n	8001370 <DS18B20_Read+0x70>
	{
		Set_Pin_Output(DS18B20_PORT,DS18B20_PIN);
 800131a:	f44f 4180 	mov.w	r1, #16384	; 0x4000
 800131e:	4818      	ldr	r0, [pc, #96]	; (8001380 <DS18B20_Read+0x80>)
 8001320:	f7ff ff34 	bl	800118c <Set_Pin_Output>
		HAL_GPIO_WritePin(DS18B20_PORT,DS18B20_PIN,0);
 8001324:	2200      	movs	r2, #0
 8001326:	f44f 4180 	mov.w	r1, #16384	; 0x4000
 800132a:	4815      	ldr	r0, [pc, #84]	; (8001380 <DS18B20_Read+0x80>)
 800132c:	f002 f8df 	bl	80034ee <HAL_GPIO_WritePin>
		delay(1);
 8001330:	2001      	movs	r0, #1
 8001332:	f7ff ff13 	bl	800115c <delay>
		Set_Pin_Input(DS18B20_PORT,DS18B20_PIN);
 8001336:	f44f 4180 	mov.w	r1, #16384	; 0x4000
 800133a:	4811      	ldr	r0, [pc, #68]	; (8001380 <DS18B20_Read+0x80>)
 800133c:	f7ff ff43 	bl	80011c6 <Set_Pin_Input>
		if(HAL_GPIO_ReadPin(DS18B20_PORT,DS18B20_PIN))
 8001340:	f44f 4180 	mov.w	r1, #16384	; 0x4000
 8001344:	480e      	ldr	r0, [pc, #56]	; (8001380 <DS18B20_Read+0x80>)
 8001346:	f002 f8bb 	bl	80034c0 <HAL_GPIO_ReadPin>
 800134a:	4603      	mov	r3, r0
 800134c:	2b00      	cmp	r3, #0
 800134e:	d009      	beq.n	8001364 <DS18B20_Read+0x64>
		{
			value |= 1<<i; //read=1
 8001350:	2201      	movs	r2, #1
 8001352:	683b      	ldr	r3, [r7, #0]
 8001354:	fa02 f303 	lsl.w	r3, r2, r3
 8001358:	b25a      	sxtb	r2, r3
 800135a:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800135e:	4313      	orrs	r3, r2
 8001360:	b25b      	sxtb	r3, r3
 8001362:	71fb      	strb	r3, [r7, #7]
		}
		delay(60);
 8001364:	203c      	movs	r0, #60	; 0x3c
 8001366:	f7ff fef9 	bl	800115c <delay>
	for(int i=0;i<8;i++)
 800136a:	683b      	ldr	r3, [r7, #0]
 800136c:	3301      	adds	r3, #1
 800136e:	603b      	str	r3, [r7, #0]
 8001370:	683b      	ldr	r3, [r7, #0]
 8001372:	2b07      	cmp	r3, #7
 8001374:	ddd1      	ble.n	800131a <DS18B20_Read+0x1a>
	}
	return value;
 8001376:	79fb      	ldrb	r3, [r7, #7]
}
 8001378:	4618      	mov	r0, r3
 800137a:	3708      	adds	r7, #8
 800137c:	46bd      	mov	sp, r7
 800137e:	bd80      	pop	{r7, pc}
 8001380:	40010c00 	.word	0x40010c00

08001384 <DS18B20_GetTemp>:

float DS18B20_GetTemp(void)
{
 8001384:	b580      	push	{r7, lr}
 8001386:	af00      	add	r7, sp, #0
    Presence = DS18B20_Start();
 8001388:	f7ff ff3a 	bl	8001200 <DS18B20_Start>
 800138c:	4603      	mov	r3, r0
 800138e:	461a      	mov	r2, r3
 8001390:	4b25      	ldr	r3, [pc, #148]	; (8001428 <DS18B20_GetTemp+0xa4>)
 8001392:	701a      	strb	r2, [r3, #0]

    HAL_Delay(1);
 8001394:	2001      	movs	r0, #1
 8001396:	f001 f985 	bl	80026a4 <HAL_Delay>

    DS18B20_Write(0xCC); // SKIP ROM
 800139a:	20cc      	movs	r0, #204	; 0xcc
 800139c:	f7ff ff64 	bl	8001268 <DS18B20_Write>
    DS18B20_Write(0x44); // Convert T
 80013a0:	2044      	movs	r0, #68	; 0x44
 80013a2:	f7ff ff61 	bl	8001268 <DS18B20_Write>

    HAL_Delay(1);
 80013a6:	2001      	movs	r0, #1
 80013a8:	f001 f97c 	bl	80026a4 <HAL_Delay>

    Presence = DS18B20_Start();
 80013ac:	f7ff ff28 	bl	8001200 <DS18B20_Start>
 80013b0:	4603      	mov	r3, r0
 80013b2:	461a      	mov	r2, r3
 80013b4:	4b1c      	ldr	r3, [pc, #112]	; (8001428 <DS18B20_GetTemp+0xa4>)
 80013b6:	701a      	strb	r2, [r3, #0]

    HAL_Delay(1);
 80013b8:	2001      	movs	r0, #1
 80013ba:	f001 f973 	bl	80026a4 <HAL_Delay>

    DS18B20_Write(0xCC);
 80013be:	20cc      	movs	r0, #204	; 0xcc
 80013c0:	f7ff ff52 	bl	8001268 <DS18B20_Write>
    DS18B20_Write(0xBE); // Read scratch pad
 80013c4:	20be      	movs	r0, #190	; 0xbe
 80013c6:	f7ff ff4f 	bl	8001268 <DS18B20_Write>

    Temp_byte1 = DS18B20_Read();
 80013ca:	f7ff ff99 	bl	8001300 <DS18B20_Read>
 80013ce:	4603      	mov	r3, r0
 80013d0:	461a      	mov	r2, r3
 80013d2:	4b16      	ldr	r3, [pc, #88]	; (800142c <DS18B20_GetTemp+0xa8>)
 80013d4:	701a      	strb	r2, [r3, #0]
    Temp_byte2 = DS18B20_Read();
 80013d6:	f7ff ff93 	bl	8001300 <DS18B20_Read>
 80013da:	4603      	mov	r3, r0
 80013dc:	461a      	mov	r2, r3
 80013de:	4b14      	ldr	r3, [pc, #80]	; (8001430 <DS18B20_GetTemp+0xac>)
 80013e0:	701a      	strb	r2, [r3, #0]
    TEMP = (Temp_byte2 << 8) | Temp_byte1;
 80013e2:	4b13      	ldr	r3, [pc, #76]	; (8001430 <DS18B20_GetTemp+0xac>)
 80013e4:	781b      	ldrb	r3, [r3, #0]
 80013e6:	021b      	lsls	r3, r3, #8
 80013e8:	b21a      	sxth	r2, r3
 80013ea:	4b10      	ldr	r3, [pc, #64]	; (800142c <DS18B20_GetTemp+0xa8>)
 80013ec:	781b      	ldrb	r3, [r3, #0]
 80013ee:	b21b      	sxth	r3, r3
 80013f0:	4313      	orrs	r3, r2
 80013f2:	b21b      	sxth	r3, r3
 80013f4:	b29a      	uxth	r2, r3
 80013f6:	4b0f      	ldr	r3, [pc, #60]	; (8001434 <DS18B20_GetTemp+0xb0>)
 80013f8:	801a      	strh	r2, [r3, #0]
    Temperature = (float)TEMP / 16;
 80013fa:	4b0e      	ldr	r3, [pc, #56]	; (8001434 <DS18B20_GetTemp+0xb0>)
 80013fc:	881b      	ldrh	r3, [r3, #0]
 80013fe:	4618      	mov	r0, r3
 8001400:	f7ff fc48 	bl	8000c94 <__aeabi_ui2f>
 8001404:	4603      	mov	r3, r0
 8001406:	f04f 4183 	mov.w	r1, #1098907648	; 0x41800000
 800140a:	4618      	mov	r0, r3
 800140c:	f7ff fd4e 	bl	8000eac <__aeabi_fdiv>
 8001410:	4603      	mov	r3, r0
 8001412:	461a      	mov	r2, r3
 8001414:	4b08      	ldr	r3, [pc, #32]	; (8001438 <DS18B20_GetTemp+0xb4>)
 8001416:	601a      	str	r2, [r3, #0]



    HAL_Delay(10);
 8001418:	200a      	movs	r0, #10
 800141a:	f001 f943 	bl	80026a4 <HAL_Delay>

    return Temperature;
 800141e:	4b06      	ldr	r3, [pc, #24]	; (8001438 <DS18B20_GetTemp+0xb4>)
 8001420:	681b      	ldr	r3, [r3, #0]
}
 8001422:	4618      	mov	r0, r3
 8001424:	bd80      	pop	{r7, pc}
 8001426:	bf00      	nop
 8001428:	200003b4 	.word	0x200003b4
 800142c:	200003b5 	.word	0x200003b5
 8001430:	200003b6 	.word	0x200003b6
 8001434:	200003b8 	.word	0x200003b8
 8001438:	200003b0 	.word	0x200003b0

0800143c <ADC_CH1>:

void ADC_CH1(void)
{
 800143c:	b580      	push	{r7, lr}
 800143e:	b084      	sub	sp, #16
 8001440:	af00      	add	r7, sp, #0
	ADC_ChannelConfTypeDef sConfig = {0};
 8001442:	1d3b      	adds	r3, r7, #4
 8001444:	2200      	movs	r2, #0
 8001446:	601a      	str	r2, [r3, #0]
 8001448:	605a      	str	r2, [r3, #4]
 800144a:	609a      	str	r2, [r3, #8]
	sConfig.Channel = ADC_CHANNEL_1;
 800144c:	2301      	movs	r3, #1
 800144e:	607b      	str	r3, [r7, #4]
	sConfig.Rank = ADC_REGULAR_RANK_1;
 8001450:	2301      	movs	r3, #1
 8001452:	60bb      	str	r3, [r7, #8]
	sConfig.SamplingTime = ADC_SAMPLETIME_41CYCLES_5;
 8001454:	2304      	movs	r3, #4
 8001456:	60fb      	str	r3, [r7, #12]
	if (HAL_ADC_ConfigChannel(&hadc2, &sConfig) != HAL_OK)
 8001458:	1d3b      	adds	r3, r7, #4
 800145a:	4619      	mov	r1, r3
 800145c:	4805      	ldr	r0, [pc, #20]	; (8001474 <ADC_CH1+0x38>)
 800145e:	f001 fc09 	bl	8002c74 <HAL_ADC_ConfigChannel>
 8001462:	4603      	mov	r3, r0
 8001464:	2b00      	cmp	r3, #0
 8001466:	d001      	beq.n	800146c <ADC_CH1+0x30>
	{
	Error_Handler();
 8001468:	f000 fc08 	bl	8001c7c <Error_Handler>
	}
}
 800146c:	bf00      	nop
 800146e:	3710      	adds	r7, #16
 8001470:	46bd      	mov	sp, r7
 8001472:	bd80      	pop	{r7, pc}
 8001474:	20000200 	.word	0x20000200

08001478 <ADC_CH2>:
void ADC_CH2(void)
{
 8001478:	b580      	push	{r7, lr}
 800147a:	b084      	sub	sp, #16
 800147c:	af00      	add	r7, sp, #0
	ADC_ChannelConfTypeDef sConfig = {0};
 800147e:	1d3b      	adds	r3, r7, #4
 8001480:	2200      	movs	r2, #0
 8001482:	601a      	str	r2, [r3, #0]
 8001484:	605a      	str	r2, [r3, #4]
 8001486:	609a      	str	r2, [r3, #8]
	sConfig.Channel = ADC_CHANNEL_2;
 8001488:	2302      	movs	r3, #2
 800148a:	607b      	str	r3, [r7, #4]
	sConfig.Rank = ADC_REGULAR_RANK_1;
 800148c:	2301      	movs	r3, #1
 800148e:	60bb      	str	r3, [r7, #8]
	sConfig.SamplingTime = ADC_SAMPLETIME_41CYCLES_5;
 8001490:	2304      	movs	r3, #4
 8001492:	60fb      	str	r3, [r7, #12]
	if (HAL_ADC_ConfigChannel(&hadc2, &sConfig) != HAL_OK)
 8001494:	1d3b      	adds	r3, r7, #4
 8001496:	4619      	mov	r1, r3
 8001498:	4805      	ldr	r0, [pc, #20]	; (80014b0 <ADC_CH2+0x38>)
 800149a:	f001 fbeb 	bl	8002c74 <HAL_ADC_ConfigChannel>
 800149e:	4603      	mov	r3, r0
 80014a0:	2b00      	cmp	r3, #0
 80014a2:	d001      	beq.n	80014a8 <ADC_CH2+0x30>
	{
	Error_Handler();
 80014a4:	f000 fbea 	bl	8001c7c <Error_Handler>
	}
}
 80014a8:	bf00      	nop
 80014aa:	3710      	adds	r7, #16
 80014ac:	46bd      	mov	sp, r7
 80014ae:	bd80      	pop	{r7, pc}
 80014b0:	20000200 	.word	0x20000200

080014b4 <ADC_CH3>:
void ADC_CH3(void)
{
 80014b4:	b580      	push	{r7, lr}
 80014b6:	b084      	sub	sp, #16
 80014b8:	af00      	add	r7, sp, #0
	ADC_ChannelConfTypeDef sConfig = {0};
 80014ba:	1d3b      	adds	r3, r7, #4
 80014bc:	2200      	movs	r2, #0
 80014be:	601a      	str	r2, [r3, #0]
 80014c0:	605a      	str	r2, [r3, #4]
 80014c2:	609a      	str	r2, [r3, #8]
	sConfig.Channel = ADC_CHANNEL_3;
 80014c4:	2303      	movs	r3, #3
 80014c6:	607b      	str	r3, [r7, #4]
	sConfig.Rank = ADC_REGULAR_RANK_1;
 80014c8:	2301      	movs	r3, #1
 80014ca:	60bb      	str	r3, [r7, #8]
	sConfig.SamplingTime = ADC_SAMPLETIME_41CYCLES_5;
 80014cc:	2304      	movs	r3, #4
 80014ce:	60fb      	str	r3, [r7, #12]
	if (HAL_ADC_ConfigChannel(&hadc2, &sConfig) != HAL_OK)
 80014d0:	1d3b      	adds	r3, r7, #4
 80014d2:	4619      	mov	r1, r3
 80014d4:	4805      	ldr	r0, [pc, #20]	; (80014ec <ADC_CH3+0x38>)
 80014d6:	f001 fbcd 	bl	8002c74 <HAL_ADC_ConfigChannel>
 80014da:	4603      	mov	r3, r0
 80014dc:	2b00      	cmp	r3, #0
 80014de:	d001      	beq.n	80014e4 <ADC_CH3+0x30>
	{
	Error_Handler();
 80014e0:	f000 fbcc 	bl	8001c7c <Error_Handler>
	}
}
 80014e4:	bf00      	nop
 80014e6:	3710      	adds	r7, #16
 80014e8:	46bd      	mov	sp, r7
 80014ea:	bd80      	pop	{r7, pc}
 80014ec:	20000200 	.word	0x20000200

080014f0 <adc_value_to_voltage>:
float adc_value_to_voltage(uint16_t adc_value) {
 80014f0:	b580      	push	{r7, lr}
 80014f2:	b082      	sub	sp, #8
 80014f4:	af00      	add	r7, sp, #0
 80014f6:	4603      	mov	r3, r0
 80014f8:	80fb      	strh	r3, [r7, #6]
    return (adc_value / 4095.0) * VREF; // 4095 for 12-bit resolution
 80014fa:	88fb      	ldrh	r3, [r7, #6]
 80014fc:	4618      	mov	r0, r3
 80014fe:	f7fe ff81 	bl	8000404 <__aeabi_i2d>
 8001502:	a30d      	add	r3, pc, #52	; (adr r3, 8001538 <adc_value_to_voltage+0x48>)
 8001504:	e9d3 2300 	ldrd	r2, r3, [r3]
 8001508:	f7ff f910 	bl	800072c <__aeabi_ddiv>
 800150c:	4602      	mov	r2, r0
 800150e:	460b      	mov	r3, r1
 8001510:	4610      	mov	r0, r2
 8001512:	4619      	mov	r1, r3
 8001514:	a30a      	add	r3, pc, #40	; (adr r3, 8001540 <adc_value_to_voltage+0x50>)
 8001516:	e9d3 2300 	ldrd	r2, r3, [r3]
 800151a:	f7fe ffdd 	bl	80004d8 <__aeabi_dmul>
 800151e:	4602      	mov	r2, r0
 8001520:	460b      	mov	r3, r1
 8001522:	4610      	mov	r0, r2
 8001524:	4619      	mov	r1, r3
 8001526:	f7ff faaf 	bl	8000a88 <__aeabi_d2f>
 800152a:	4603      	mov	r3, r0
}
 800152c:	4618      	mov	r0, r3
 800152e:	3708      	adds	r7, #8
 8001530:	46bd      	mov	sp, r7
 8001532:	bd80      	pop	{r7, pc}
 8001534:	f3af 8000 	nop.w
 8001538:	00000000 	.word	0x00000000
 800153c:	40affe00 	.word	0x40affe00
 8001540:	00000000 	.word	0x00000000
 8001544:	40a9dc00 	.word	0x40a9dc00

08001548 <main>:
/**
  * @brief  The application entry point.
  * @retval int
  */
int main(void)
{
 8001548:	b580      	push	{r7, lr}
 800154a:	af00      	add	r7, sp, #0
  /* USER CODE END 1 */

  /* MCU Configuration--------------------------------------------------------*/

  /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
  HAL_Init();
 800154c:	f001 f848 	bl	80025e0 <HAL_Init>
  /* USER CODE BEGIN Init */

  /* USER CODE END Init */

  /* Configure the system clock */
  SystemClock_Config();
 8001550:	f000 f90a 	bl	8001768 <SystemClock_Config>
  /* USER CODE BEGIN SysInit */

  /* USER CODE END SysInit */

  /* Initialize all configured peripherals */
  MX_GPIO_Init();
 8001554:	f000 fb2e 	bl	8001bb4 <MX_GPIO_Init>
  MX_I2C1_Init();
 8001558:	f000 f992 	bl	8001880 <MX_I2C1_Init>
  MX_ADC2_Init();
 800155c:	f000 f960 	bl	8001820 <MX_ADC2_Init>
  MX_TIM1_Init();
 8001560:	f000 f9bc 	bl	80018dc <MX_TIM1_Init>
  MX_TIM4_Init();
 8001564:	f000 face 	bl	8001b04 <MX_TIM4_Init>
  MX_TIM3_Init();
 8001568:	f000 fa7e 	bl	8001a68 <MX_TIM3_Init>
  MX_TIM2_Init();
 800156c:	f000 fa06 	bl	800197c <MX_TIM2_Init>
  /* USER CODE BEGIN 2 */
  SSD1306_INITS();
 8001570:	f7ff fd9c 	bl	80010ac <SSD1306_INITS>
  HAL_ADC_Init(&hadc2);
 8001574:	486b      	ldr	r0, [pc, #428]	; (8001724 <main+0x1dc>)
 8001576:	f001 f8b9 	bl	80026ec <HAL_ADC_Init>
  HAL_TIM_Base_Start(&htim1);
 800157a:	486b      	ldr	r0, [pc, #428]	; (8001728 <main+0x1e0>)
 800157c:	f003 fa48 	bl	8004a10 <HAL_TIM_Base_Start>
  HAL_TIM_Base_Start(&htim2);
 8001580:	486a      	ldr	r0, [pc, #424]	; (800172c <main+0x1e4>)
 8001582:	f003 fa45 	bl	8004a10 <HAL_TIM_Base_Start>
  HAL_TIM_Base_Start(&htim4);
 8001586:	486a      	ldr	r0, [pc, #424]	; (8001730 <main+0x1e8>)
 8001588:	f003 fa42 	bl	8004a10 <HAL_TIM_Base_Start>
//  PWM_BEGIN_MOIST();
  HAL_TIM_Base_Start_IT(&htim3);
 800158c:	4869      	ldr	r0, [pc, #420]	; (8001734 <main+0x1ec>)
 800158e:	f003 fa89 	bl	8004aa4 <HAL_TIM_Base_Start_IT>
  HAL_NVIC_SetPriority(TIM3_IRQn, 0, 0);  // Set priority and subpriority as needed
 8001592:	2200      	movs	r2, #0
 8001594:	2100      	movs	r1, #0
 8001596:	201d      	movs	r0, #29
 8001598:	f001 fdd7 	bl	800314a <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(TIM3_IRQn);
 800159c:	201d      	movs	r0, #29
 800159e:	f001 fdf0 	bl	8003182 <HAL_NVIC_EnableIRQ>



//	  if(counterflagPWM==1)
//	  {
		  PWM_BEGIN();
 80015a2:	f7ff fd3f 	bl	8001024 <PWM_BEGIN>
//	  }

	  Temp=DS18B20_GetTemp();
 80015a6:	f7ff feed 	bl	8001384 <DS18B20_GetTemp>
 80015aa:	4603      	mov	r3, r0
 80015ac:	4a62      	ldr	r2, [pc, #392]	; (8001738 <main+0x1f0>)
 80015ae:	6013      	str	r3, [r2, #0]

	  //CONDUCTIVITY
	  ADC_CH1();
 80015b0:	f7ff ff44 	bl	800143c <ADC_CH1>
	  HAL_ADC_Start(&hadc2);
 80015b4:	485b      	ldr	r0, [pc, #364]	; (8001724 <main+0x1dc>)
 80015b6:	f001 f971 	bl	800289c <HAL_ADC_Start>
	  HAL_Delay(2);
 80015ba:	2002      	movs	r0, #2
 80015bc:	f001 f872 	bl	80026a4 <HAL_Delay>
	  HAL_ADC_PollForConversion(&hadc2, 100);
 80015c0:	2164      	movs	r1, #100	; 0x64
 80015c2:	4858      	ldr	r0, [pc, #352]	; (8001724 <main+0x1dc>)
 80015c4:	f001 fa44 	bl	8002a50 <HAL_ADC_PollForConversion>
	  adc_buffer[0]=HAL_ADC_GetValue(&hadc2);
 80015c8:	4856      	ldr	r0, [pc, #344]	; (8001724 <main+0x1dc>)
 80015ca:	f001 fb47 	bl	8002c5c <HAL_ADC_GetValue>
 80015ce:	4603      	mov	r3, r0
 80015d0:	4a5a      	ldr	r2, [pc, #360]	; (800173c <main+0x1f4>)
 80015d2:	6013      	str	r3, [r2, #0]
	  voltage_buffer[0]=adc_value_to_voltage(adc_buffer[0]);
 80015d4:	4b59      	ldr	r3, [pc, #356]	; (800173c <main+0x1f4>)
 80015d6:	681b      	ldr	r3, [r3, #0]
 80015d8:	b29b      	uxth	r3, r3
 80015da:	4618      	mov	r0, r3
 80015dc:	f7ff ff88 	bl	80014f0 <adc_value_to_voltage>
 80015e0:	4603      	mov	r3, r0
 80015e2:	4a57      	ldr	r2, [pc, #348]	; (8001740 <main+0x1f8>)
 80015e4:	6013      	str	r3, [r2, #0]
	  HAL_ADC_Stop(&hadc2);
 80015e6:	484f      	ldr	r0, [pc, #316]	; (8001724 <main+0x1dc>)
 80015e8:	f001 fa06 	bl	80029f8 <HAL_ADC_Stop>
	  HAL_Delay(2);
 80015ec:	2002      	movs	r0, #2
 80015ee:	f001 f859 	bl	80026a4 <HAL_Delay>

	  //MOISTURE
	  ADC_CH2();
 80015f2:	f7ff ff41 	bl	8001478 <ADC_CH2>
	  HAL_ADC_Start(&hadc2);
 80015f6:	484b      	ldr	r0, [pc, #300]	; (8001724 <main+0x1dc>)
 80015f8:	f001 f950 	bl	800289c <HAL_ADC_Start>
	  HAL_Delay(2);
 80015fc:	2002      	movs	r0, #2
 80015fe:	f001 f851 	bl	80026a4 <HAL_Delay>
	  HAL_ADC_PollForConversion(&hadc2, 100);
 8001602:	2164      	movs	r1, #100	; 0x64
 8001604:	4847      	ldr	r0, [pc, #284]	; (8001724 <main+0x1dc>)
 8001606:	f001 fa23 	bl	8002a50 <HAL_ADC_PollForConversion>
	  adc_buffer[1]=HAL_ADC_GetValue(&hadc2);
 800160a:	4846      	ldr	r0, [pc, #280]	; (8001724 <main+0x1dc>)
 800160c:	f001 fb26 	bl	8002c5c <HAL_ADC_GetValue>
 8001610:	4603      	mov	r3, r0
 8001612:	4a4a      	ldr	r2, [pc, #296]	; (800173c <main+0x1f4>)
 8001614:	6053      	str	r3, [r2, #4]
	  voltage_buffer[1]=adc_value_to_voltage(adc_buffer[1]);
 8001616:	4b49      	ldr	r3, [pc, #292]	; (800173c <main+0x1f4>)
 8001618:	685b      	ldr	r3, [r3, #4]
 800161a:	b29b      	uxth	r3, r3
 800161c:	4618      	mov	r0, r3
 800161e:	f7ff ff67 	bl	80014f0 <adc_value_to_voltage>
 8001622:	4603      	mov	r3, r0
 8001624:	4a46      	ldr	r2, [pc, #280]	; (8001740 <main+0x1f8>)
 8001626:	6053      	str	r3, [r2, #4]
	  HAL_ADC_Stop(&hadc2);
 8001628:	483e      	ldr	r0, [pc, #248]	; (8001724 <main+0x1dc>)
 800162a:	f001 f9e5 	bl	80029f8 <HAL_ADC_Stop>
	  HAL_Delay(2);
 800162e:	2002      	movs	r0, #2
 8001630:	f001 f838 	bl	80026a4 <HAL_Delay>

	  //NTC BOARD TEMP
	  ADC_CH3();
 8001634:	f7ff ff3e 	bl	80014b4 <ADC_CH3>
	  HAL_ADC_Start(&hadc2);
 8001638:	483a      	ldr	r0, [pc, #232]	; (8001724 <main+0x1dc>)
 800163a:	f001 f92f 	bl	800289c <HAL_ADC_Start>
	  HAL_Delay(2);
 800163e:	2002      	movs	r0, #2
 8001640:	f001 f830 	bl	80026a4 <HAL_Delay>
	  HAL_ADC_PollForConversion(&hadc2, 100);
 8001644:	2164      	movs	r1, #100	; 0x64
 8001646:	4837      	ldr	r0, [pc, #220]	; (8001724 <main+0x1dc>)
 8001648:	f001 fa02 	bl	8002a50 <HAL_ADC_PollForConversion>
	  adc_buffer[2]=HAL_ADC_GetValue(&hadc2);
 800164c:	4835      	ldr	r0, [pc, #212]	; (8001724 <main+0x1dc>)
 800164e:	f001 fb05 	bl	8002c5c <HAL_ADC_GetValue>
 8001652:	4603      	mov	r3, r0
 8001654:	4a39      	ldr	r2, [pc, #228]	; (800173c <main+0x1f4>)
 8001656:	6093      	str	r3, [r2, #8]
	  voltage_buffer[2]=adc_value_to_voltage(adc_buffer[2]);
 8001658:	4b38      	ldr	r3, [pc, #224]	; (800173c <main+0x1f4>)
 800165a:	689b      	ldr	r3, [r3, #8]
 800165c:	b29b      	uxth	r3, r3
 800165e:	4618      	mov	r0, r3
 8001660:	f7ff ff46 	bl	80014f0 <adc_value_to_voltage>
 8001664:	4603      	mov	r3, r0
 8001666:	4a36      	ldr	r2, [pc, #216]	; (8001740 <main+0x1f8>)
 8001668:	6093      	str	r3, [r2, #8]
	  HAL_ADC_Stop(&hadc2);
 800166a:	482e      	ldr	r0, [pc, #184]	; (8001724 <main+0x1dc>)
 800166c:	f001 f9c4 	bl	80029f8 <HAL_ADC_Stop>
	  HAL_Delay(2);
 8001670:	2002      	movs	r0, #2
 8001672:	f001 f817 	bl	80026a4 <HAL_Delay>

	  ssd1306_SetCursor(0, 0);
 8001676:	2100      	movs	r1, #0
 8001678:	2000      	movs	r0, #0
 800167a:	f000 fce7 	bl	800204c <ssd1306_SetCursor>
	  sprintf(bufferConduct,"Cond %.2fV",voltage_buffer[0]);
 800167e:	4b30      	ldr	r3, [pc, #192]	; (8001740 <main+0x1f8>)
 8001680:	681b      	ldr	r3, [r3, #0]
 8001682:	4618      	mov	r0, r3
 8001684:	f7fe fed0 	bl	8000428 <__aeabi_f2d>
 8001688:	4602      	mov	r2, r0
 800168a:	460b      	mov	r3, r1
 800168c:	492d      	ldr	r1, [pc, #180]	; (8001744 <main+0x1fc>)
 800168e:	482e      	ldr	r0, [pc, #184]	; (8001748 <main+0x200>)
 8001690:	f004 fe3e 	bl	8006310 <siprintf>
	  ssd1306_WriteString(bufferConduct,Font_7x10,1);
 8001694:	4a2d      	ldr	r2, [pc, #180]	; (800174c <main+0x204>)
 8001696:	2301      	movs	r3, #1
 8001698:	ca06      	ldmia	r2, {r1, r2}
 800169a:	482b      	ldr	r0, [pc, #172]	; (8001748 <main+0x200>)
 800169c:	f000 fcb0 	bl	8002000 <ssd1306_WriteString>
	  ssd1306_SetCursor(0, 11);
 80016a0:	210b      	movs	r1, #11
 80016a2:	2000      	movs	r0, #0
 80016a4:	f000 fcd2 	bl	800204c <ssd1306_SetCursor>
	  sprintf(bufferMoist,"Moist %.2fV",voltage_buffer[1]);
 80016a8:	4b25      	ldr	r3, [pc, #148]	; (8001740 <main+0x1f8>)
 80016aa:	685b      	ldr	r3, [r3, #4]
 80016ac:	4618      	mov	r0, r3
 80016ae:	f7fe febb 	bl	8000428 <__aeabi_f2d>
 80016b2:	4602      	mov	r2, r0
 80016b4:	460b      	mov	r3, r1
 80016b6:	4926      	ldr	r1, [pc, #152]	; (8001750 <main+0x208>)
 80016b8:	4826      	ldr	r0, [pc, #152]	; (8001754 <main+0x20c>)
 80016ba:	f004 fe29 	bl	8006310 <siprintf>
	  ssd1306_WriteString(bufferMoist,Font_7x10,1);
 80016be:	4a23      	ldr	r2, [pc, #140]	; (800174c <main+0x204>)
 80016c0:	2301      	movs	r3, #1
 80016c2:	ca06      	ldmia	r2, {r1, r2}
 80016c4:	4823      	ldr	r0, [pc, #140]	; (8001754 <main+0x20c>)
 80016c6:	f000 fc9b 	bl	8002000 <ssd1306_WriteString>
	  ssd1306_SetCursor(0, 21);
 80016ca:	2115      	movs	r1, #21
 80016cc:	2000      	movs	r0, #0
 80016ce:	f000 fcbd 	bl	800204c <ssd1306_SetCursor>
	  sprintf(bufferTemp,"Temp %.2fV",voltage_buffer[2]);
 80016d2:	4b1b      	ldr	r3, [pc, #108]	; (8001740 <main+0x1f8>)
 80016d4:	689b      	ldr	r3, [r3, #8]
 80016d6:	4618      	mov	r0, r3
 80016d8:	f7fe fea6 	bl	8000428 <__aeabi_f2d>
 80016dc:	4602      	mov	r2, r0
 80016de:	460b      	mov	r3, r1
 80016e0:	491d      	ldr	r1, [pc, #116]	; (8001758 <main+0x210>)
 80016e2:	481e      	ldr	r0, [pc, #120]	; (800175c <main+0x214>)
 80016e4:	f004 fe14 	bl	8006310 <siprintf>
	  ssd1306_WriteString(bufferTemp,Font_7x10,1);
 80016e8:	4a18      	ldr	r2, [pc, #96]	; (800174c <main+0x204>)
 80016ea:	2301      	movs	r3, #1
 80016ec:	ca06      	ldmia	r2, {r1, r2}
 80016ee:	481b      	ldr	r0, [pc, #108]	; (800175c <main+0x214>)
 80016f0:	f000 fc86 	bl	8002000 <ssd1306_WriteString>
	  ssd1306_SetCursor(0, 31);
 80016f4:	211f      	movs	r1, #31
 80016f6:	2000      	movs	r0, #0
 80016f8:	f000 fca8 	bl	800204c <ssd1306_SetCursor>
	  sprintf(bufferDs18b20,"ds18b20 %.2fV",Temp);
 80016fc:	4b0e      	ldr	r3, [pc, #56]	; (8001738 <main+0x1f0>)
 80016fe:	681b      	ldr	r3, [r3, #0]
 8001700:	4618      	mov	r0, r3
 8001702:	f7fe fe91 	bl	8000428 <__aeabi_f2d>
 8001706:	4602      	mov	r2, r0
 8001708:	460b      	mov	r3, r1
 800170a:	4915      	ldr	r1, [pc, #84]	; (8001760 <main+0x218>)
 800170c:	4815      	ldr	r0, [pc, #84]	; (8001764 <main+0x21c>)
 800170e:	f004 fdff 	bl	8006310 <siprintf>
	  ssd1306_WriteString(bufferDs18b20,Font_7x10,1);
 8001712:	4a0e      	ldr	r2, [pc, #56]	; (800174c <main+0x204>)
 8001714:	2301      	movs	r3, #1
 8001716:	ca06      	ldmia	r2, {r1, r2}
 8001718:	4812      	ldr	r0, [pc, #72]	; (8001764 <main+0x21c>)
 800171a:	f000 fc71 	bl	8002000 <ssd1306_WriteString>
	  ssd1306_UpdateScreen();
 800171e:	f000 fb6d 	bl	8001dfc <ssd1306_UpdateScreen>
  {
 8001722:	e73e      	b.n	80015a2 <main+0x5a>
 8001724:	20000200 	.word	0x20000200
 8001728:	20000284 	.word	0x20000284
 800172c:	200002cc 	.word	0x200002cc
 8001730:	2000035c 	.word	0x2000035c
 8001734:	20000314 	.word	0x20000314
 8001738:	200003ac 	.word	0x200003ac
 800173c:	200006dc 	.word	0x200006dc
 8001740:	200006ec 	.word	0x200006ec
 8001744:	080085f4 	.word	0x080085f4
 8001748:	200003bc 	.word	0x200003bc
 800174c:	20000000 	.word	0x20000000
 8001750:	08008600 	.word	0x08008600
 8001754:	20000484 	.word	0x20000484
 8001758:	0800860c 	.word	0x0800860c
 800175c:	2000054c 	.word	0x2000054c
 8001760:	08008618 	.word	0x08008618
 8001764:	20000614 	.word	0x20000614

08001768 <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 8001768:	b580      	push	{r7, lr}
 800176a:	b094      	sub	sp, #80	; 0x50
 800176c:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 800176e:	f107 0328 	add.w	r3, r7, #40	; 0x28
 8001772:	2228      	movs	r2, #40	; 0x28
 8001774:	2100      	movs	r1, #0
 8001776:	4618      	mov	r0, r3
 8001778:	f004 fe47 	bl	800640a <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 800177c:	f107 0314 	add.w	r3, r7, #20
 8001780:	2200      	movs	r2, #0
 8001782:	601a      	str	r2, [r3, #0]
 8001784:	605a      	str	r2, [r3, #4]
 8001786:	609a      	str	r2, [r3, #8]
 8001788:	60da      	str	r2, [r3, #12]
 800178a:	611a      	str	r2, [r3, #16]
  RCC_PeriphCLKInitTypeDef PeriphClkInit = {0};
 800178c:	1d3b      	adds	r3, r7, #4
 800178e:	2200      	movs	r2, #0
 8001790:	601a      	str	r2, [r3, #0]
 8001792:	605a      	str	r2, [r3, #4]
 8001794:	609a      	str	r2, [r3, #8]
 8001796:	60da      	str	r2, [r3, #12]

  /** Initializes the RCC Oscillators according to the specified parameters
  * in the RCC_OscInitTypeDef structure.
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSE;
 8001798:	2301      	movs	r3, #1
 800179a:	62bb      	str	r3, [r7, #40]	; 0x28
  RCC_OscInitStruct.HSEState = RCC_HSE_ON;
 800179c:	f44f 3380 	mov.w	r3, #65536	; 0x10000
 80017a0:	62fb      	str	r3, [r7, #44]	; 0x2c
  RCC_OscInitStruct.HSEPredivValue = RCC_HSE_PREDIV_DIV1;
 80017a2:	2300      	movs	r3, #0
 80017a4:	633b      	str	r3, [r7, #48]	; 0x30
  RCC_OscInitStruct.HSIState = RCC_HSI_ON;
 80017a6:	2301      	movs	r3, #1
 80017a8:	63bb      	str	r3, [r7, #56]	; 0x38
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 80017aa:	2302      	movs	r3, #2
 80017ac:	647b      	str	r3, [r7, #68]	; 0x44
  RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSE;
 80017ae:	f44f 3380 	mov.w	r3, #65536	; 0x10000
 80017b2:	64bb      	str	r3, [r7, #72]	; 0x48
  RCC_OscInitStruct.PLL.PLLMUL = RCC_PLL_MUL9;
 80017b4:	f44f 13e0 	mov.w	r3, #1835008	; 0x1c0000
 80017b8:	64fb      	str	r3, [r7, #76]	; 0x4c
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 80017ba:	f107 0328 	add.w	r3, r7, #40	; 0x28
 80017be:	4618      	mov	r0, r3
 80017c0:	f002 fb5a 	bl	8003e78 <HAL_RCC_OscConfig>
 80017c4:	4603      	mov	r3, r0
 80017c6:	2b00      	cmp	r3, #0
 80017c8:	d001      	beq.n	80017ce <SystemClock_Config+0x66>
  {
    Error_Handler();
 80017ca:	f000 fa57 	bl	8001c7c <Error_Handler>
  }

  /** Initializes the CPU, AHB and APB buses clocks
  */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 80017ce:	230f      	movs	r3, #15
 80017d0:	617b      	str	r3, [r7, #20]
                              |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
 80017d2:	2302      	movs	r3, #2
 80017d4:	61bb      	str	r3, [r7, #24]
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 80017d6:	2300      	movs	r3, #0
 80017d8:	61fb      	str	r3, [r7, #28]
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV2;
 80017da:	f44f 6380 	mov.w	r3, #1024	; 0x400
 80017de:	623b      	str	r3, [r7, #32]
  RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV1;
 80017e0:	2300      	movs	r3, #0
 80017e2:	627b      	str	r3, [r7, #36]	; 0x24

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_2) != HAL_OK)
 80017e4:	f107 0314 	add.w	r3, r7, #20
 80017e8:	2102      	movs	r1, #2
 80017ea:	4618      	mov	r0, r3
 80017ec:	f002 fdc6 	bl	800437c <HAL_RCC_ClockConfig>
 80017f0:	4603      	mov	r3, r0
 80017f2:	2b00      	cmp	r3, #0
 80017f4:	d001      	beq.n	80017fa <SystemClock_Config+0x92>
  {
    Error_Handler();
 80017f6:	f000 fa41 	bl	8001c7c <Error_Handler>
  }
  PeriphClkInit.PeriphClockSelection = RCC_PERIPHCLK_ADC;
 80017fa:	2302      	movs	r3, #2
 80017fc:	607b      	str	r3, [r7, #4]
  PeriphClkInit.AdcClockSelection = RCC_ADCPCLK2_DIV6;
 80017fe:	f44f 4300 	mov.w	r3, #32768	; 0x8000
 8001802:	60fb      	str	r3, [r7, #12]
  if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInit) != HAL_OK)
 8001804:	1d3b      	adds	r3, r7, #4
 8001806:	4618      	mov	r0, r3
 8001808:	f002 ff46 	bl	8004698 <HAL_RCCEx_PeriphCLKConfig>
 800180c:	4603      	mov	r3, r0
 800180e:	2b00      	cmp	r3, #0
 8001810:	d001      	beq.n	8001816 <SystemClock_Config+0xae>
  {
    Error_Handler();
 8001812:	f000 fa33 	bl	8001c7c <Error_Handler>
  }
}
 8001816:	bf00      	nop
 8001818:	3750      	adds	r7, #80	; 0x50
 800181a:	46bd      	mov	sp, r7
 800181c:	bd80      	pop	{r7, pc}
	...

08001820 <MX_ADC2_Init>:
  * @brief ADC2 Initialization Function
  * @param None
  * @retval None
  */
static void MX_ADC2_Init(void)
{
 8001820:	b580      	push	{r7, lr}
 8001822:	b084      	sub	sp, #16
 8001824:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN ADC2_Init 0 */

  /* USER CODE END ADC2_Init 0 */

  ADC_ChannelConfTypeDef sConfig = {0};
 8001826:	1d3b      	adds	r3, r7, #4
 8001828:	2200      	movs	r2, #0
 800182a:	601a      	str	r2, [r3, #0]
 800182c:	605a      	str	r2, [r3, #4]
 800182e:	609a      	str	r2, [r3, #8]

  /* USER CODE END ADC2_Init 1 */

  /** Common config
  */
  hadc2.Instance = ADC2;
 8001830:	4b11      	ldr	r3, [pc, #68]	; (8001878 <MX_ADC2_Init+0x58>)
 8001832:	4a12      	ldr	r2, [pc, #72]	; (800187c <MX_ADC2_Init+0x5c>)
 8001834:	601a      	str	r2, [r3, #0]
  hadc2.Init.ScanConvMode = ADC_SCAN_ENABLE;
 8001836:	4b10      	ldr	r3, [pc, #64]	; (8001878 <MX_ADC2_Init+0x58>)
 8001838:	f44f 7280 	mov.w	r2, #256	; 0x100
 800183c:	609a      	str	r2, [r3, #8]
  hadc2.Init.ContinuousConvMode = DISABLE;
 800183e:	4b0e      	ldr	r3, [pc, #56]	; (8001878 <MX_ADC2_Init+0x58>)
 8001840:	2200      	movs	r2, #0
 8001842:	731a      	strb	r2, [r3, #12]
  hadc2.Init.DiscontinuousConvMode = DISABLE;
 8001844:	4b0c      	ldr	r3, [pc, #48]	; (8001878 <MX_ADC2_Init+0x58>)
 8001846:	2200      	movs	r2, #0
 8001848:	751a      	strb	r2, [r3, #20]
  hadc2.Init.ExternalTrigConv = ADC_SOFTWARE_START;
 800184a:	4b0b      	ldr	r3, [pc, #44]	; (8001878 <MX_ADC2_Init+0x58>)
 800184c:	f44f 2260 	mov.w	r2, #917504	; 0xe0000
 8001850:	61da      	str	r2, [r3, #28]
  hadc2.Init.DataAlign = ADC_DATAALIGN_RIGHT;
 8001852:	4b09      	ldr	r3, [pc, #36]	; (8001878 <MX_ADC2_Init+0x58>)
 8001854:	2200      	movs	r2, #0
 8001856:	605a      	str	r2, [r3, #4]
  hadc2.Init.NbrOfConversion = 1;
 8001858:	4b07      	ldr	r3, [pc, #28]	; (8001878 <MX_ADC2_Init+0x58>)
 800185a:	2201      	movs	r2, #1
 800185c:	611a      	str	r2, [r3, #16]
  if (HAL_ADC_Init(&hadc2) != HAL_OK)
 800185e:	4806      	ldr	r0, [pc, #24]	; (8001878 <MX_ADC2_Init+0x58>)
 8001860:	f000 ff44 	bl	80026ec <HAL_ADC_Init>
 8001864:	4603      	mov	r3, r0
 8001866:	2b00      	cmp	r3, #0
 8001868:	d001      	beq.n	800186e <MX_ADC2_Init+0x4e>
  {
    Error_Handler();
 800186a:	f000 fa07 	bl	8001c7c <Error_Handler>
//  }
  /* USER CODE BEGIN ADC2_Init 2 */

  /* USER CODE END ADC2_Init 2 */

}
 800186e:	bf00      	nop
 8001870:	3710      	adds	r7, #16
 8001872:	46bd      	mov	sp, r7
 8001874:	bd80      	pop	{r7, pc}
 8001876:	bf00      	nop
 8001878:	20000200 	.word	0x20000200
 800187c:	40012800 	.word	0x40012800

08001880 <MX_I2C1_Init>:
  * @brief I2C1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_I2C1_Init(void)
{
 8001880:	b580      	push	{r7, lr}
 8001882:	af00      	add	r7, sp, #0
  /* USER CODE END I2C1_Init 0 */

  /* USER CODE BEGIN I2C1_Init 1 */

  /* USER CODE END I2C1_Init 1 */
  hi2c1.Instance = I2C1;
 8001884:	4b12      	ldr	r3, [pc, #72]	; (80018d0 <MX_I2C1_Init+0x50>)
 8001886:	4a13      	ldr	r2, [pc, #76]	; (80018d4 <MX_I2C1_Init+0x54>)
 8001888:	601a      	str	r2, [r3, #0]
  hi2c1.Init.ClockSpeed = 100000;
 800188a:	4b11      	ldr	r3, [pc, #68]	; (80018d0 <MX_I2C1_Init+0x50>)
 800188c:	4a12      	ldr	r2, [pc, #72]	; (80018d8 <MX_I2C1_Init+0x58>)
 800188e:	605a      	str	r2, [r3, #4]
  hi2c1.Init.DutyCycle = I2C_DUTYCYCLE_2;
 8001890:	4b0f      	ldr	r3, [pc, #60]	; (80018d0 <MX_I2C1_Init+0x50>)
 8001892:	2200      	movs	r2, #0
 8001894:	609a      	str	r2, [r3, #8]
  hi2c1.Init.OwnAddress1 = 0;
 8001896:	4b0e      	ldr	r3, [pc, #56]	; (80018d0 <MX_I2C1_Init+0x50>)
 8001898:	2200      	movs	r2, #0
 800189a:	60da      	str	r2, [r3, #12]
  hi2c1.Init.AddressingMode = I2C_ADDRESSINGMODE_7BIT;
 800189c:	4b0c      	ldr	r3, [pc, #48]	; (80018d0 <MX_I2C1_Init+0x50>)
 800189e:	f44f 4280 	mov.w	r2, #16384	; 0x4000
 80018a2:	611a      	str	r2, [r3, #16]
  hi2c1.Init.DualAddressMode = I2C_DUALADDRESS_DISABLE;
 80018a4:	4b0a      	ldr	r3, [pc, #40]	; (80018d0 <MX_I2C1_Init+0x50>)
 80018a6:	2200      	movs	r2, #0
 80018a8:	615a      	str	r2, [r3, #20]
  hi2c1.Init.OwnAddress2 = 0;
 80018aa:	4b09      	ldr	r3, [pc, #36]	; (80018d0 <MX_I2C1_Init+0x50>)
 80018ac:	2200      	movs	r2, #0
 80018ae:	619a      	str	r2, [r3, #24]
  hi2c1.Init.GeneralCallMode = I2C_GENERALCALL_DISABLE;
 80018b0:	4b07      	ldr	r3, [pc, #28]	; (80018d0 <MX_I2C1_Init+0x50>)
 80018b2:	2200      	movs	r2, #0
 80018b4:	61da      	str	r2, [r3, #28]
  hi2c1.Init.NoStretchMode = I2C_NOSTRETCH_DISABLE;
 80018b6:	4b06      	ldr	r3, [pc, #24]	; (80018d0 <MX_I2C1_Init+0x50>)
 80018b8:	2200      	movs	r2, #0
 80018ba:	621a      	str	r2, [r3, #32]
  if (HAL_I2C_Init(&hi2c1) != HAL_OK)
 80018bc:	4804      	ldr	r0, [pc, #16]	; (80018d0 <MX_I2C1_Init+0x50>)
 80018be:	f001 fe2f 	bl	8003520 <HAL_I2C_Init>
 80018c2:	4603      	mov	r3, r0
 80018c4:	2b00      	cmp	r3, #0
 80018c6:	d001      	beq.n	80018cc <MX_I2C1_Init+0x4c>
  {
    Error_Handler();
 80018c8:	f000 f9d8 	bl	8001c7c <Error_Handler>
  }
  /* USER CODE BEGIN I2C1_Init 2 */

  /* USER CODE END I2C1_Init 2 */

}
 80018cc:	bf00      	nop
 80018ce:	bd80      	pop	{r7, pc}
 80018d0:	20000230 	.word	0x20000230
 80018d4:	40005400 	.word	0x40005400
 80018d8:	000186a0 	.word	0x000186a0

080018dc <MX_TIM1_Init>:
  * @brief TIM1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_TIM1_Init(void)
{
 80018dc:	b580      	push	{r7, lr}
 80018de:	b086      	sub	sp, #24
 80018e0:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM1_Init 0 */

  /* USER CODE END TIM1_Init 0 */

  TIM_ClockConfigTypeDef sClockSourceConfig = {0};
 80018e2:	f107 0308 	add.w	r3, r7, #8
 80018e6:	2200      	movs	r2, #0
 80018e8:	601a      	str	r2, [r3, #0]
 80018ea:	605a      	str	r2, [r3, #4]
 80018ec:	609a      	str	r2, [r3, #8]
 80018ee:	60da      	str	r2, [r3, #12]
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 80018f0:	463b      	mov	r3, r7
 80018f2:	2200      	movs	r2, #0
 80018f4:	601a      	str	r2, [r3, #0]
 80018f6:	605a      	str	r2, [r3, #4]

  /* USER CODE BEGIN TIM1_Init 1 */

  /* USER CODE END TIM1_Init 1 */
  htim1.Instance = TIM1;
 80018f8:	4b1e      	ldr	r3, [pc, #120]	; (8001974 <MX_TIM1_Init+0x98>)
 80018fa:	4a1f      	ldr	r2, [pc, #124]	; (8001978 <MX_TIM1_Init+0x9c>)
 80018fc:	601a      	str	r2, [r3, #0]
  htim1.Init.Prescaler = 72-1;
 80018fe:	4b1d      	ldr	r3, [pc, #116]	; (8001974 <MX_TIM1_Init+0x98>)
 8001900:	2247      	movs	r2, #71	; 0x47
 8001902:	605a      	str	r2, [r3, #4]
  htim1.Init.CounterMode = TIM_COUNTERMODE_UP;
 8001904:	4b1b      	ldr	r3, [pc, #108]	; (8001974 <MX_TIM1_Init+0x98>)
 8001906:	2200      	movs	r2, #0
 8001908:	609a      	str	r2, [r3, #8]
  htim1.Init.Period = 0xffff-1;
 800190a:	4b1a      	ldr	r3, [pc, #104]	; (8001974 <MX_TIM1_Init+0x98>)
 800190c:	f64f 72fe 	movw	r2, #65534	; 0xfffe
 8001910:	60da      	str	r2, [r3, #12]
  htim1.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 8001912:	4b18      	ldr	r3, [pc, #96]	; (8001974 <MX_TIM1_Init+0x98>)
 8001914:	2200      	movs	r2, #0
 8001916:	611a      	str	r2, [r3, #16]
  htim1.Init.RepetitionCounter = 0;
 8001918:	4b16      	ldr	r3, [pc, #88]	; (8001974 <MX_TIM1_Init+0x98>)
 800191a:	2200      	movs	r2, #0
 800191c:	615a      	str	r2, [r3, #20]
  htim1.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 800191e:	4b15      	ldr	r3, [pc, #84]	; (8001974 <MX_TIM1_Init+0x98>)
 8001920:	2200      	movs	r2, #0
 8001922:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim1) != HAL_OK)
 8001924:	4813      	ldr	r0, [pc, #76]	; (8001974 <MX_TIM1_Init+0x98>)
 8001926:	f003 f823 	bl	8004970 <HAL_TIM_Base_Init>
 800192a:	4603      	mov	r3, r0
 800192c:	2b00      	cmp	r3, #0
 800192e:	d001      	beq.n	8001934 <MX_TIM1_Init+0x58>
  {
    Error_Handler();
 8001930:	f000 f9a4 	bl	8001c7c <Error_Handler>
  }
  sClockSourceConfig.ClockSource = TIM_CLOCKSOURCE_INTERNAL;
 8001934:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 8001938:	60bb      	str	r3, [r7, #8]
  if (HAL_TIM_ConfigClockSource(&htim1, &sClockSourceConfig) != HAL_OK)
 800193a:	f107 0308 	add.w	r3, r7, #8
 800193e:	4619      	mov	r1, r3
 8001940:	480c      	ldr	r0, [pc, #48]	; (8001974 <MX_TIM1_Init+0x98>)
 8001942:	f003 fbc5 	bl	80050d0 <HAL_TIM_ConfigClockSource>
 8001946:	4603      	mov	r3, r0
 8001948:	2b00      	cmp	r3, #0
 800194a:	d001      	beq.n	8001950 <MX_TIM1_Init+0x74>
  {
    Error_Handler();
 800194c:	f000 f996 	bl	8001c7c <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 8001950:	2300      	movs	r3, #0
 8001952:	603b      	str	r3, [r7, #0]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 8001954:	2300      	movs	r3, #0
 8001956:	607b      	str	r3, [r7, #4]
  if (HAL_TIMEx_MasterConfigSynchronization(&htim1, &sMasterConfig) != HAL_OK)
 8001958:	463b      	mov	r3, r7
 800195a:	4619      	mov	r1, r3
 800195c:	4805      	ldr	r0, [pc, #20]	; (8001974 <MX_TIM1_Init+0x98>)
 800195e:	f003 ff47 	bl	80057f0 <HAL_TIMEx_MasterConfigSynchronization>
 8001962:	4603      	mov	r3, r0
 8001964:	2b00      	cmp	r3, #0
 8001966:	d001      	beq.n	800196c <MX_TIM1_Init+0x90>
  {
    Error_Handler();
 8001968:	f000 f988 	bl	8001c7c <Error_Handler>
  }
  /* USER CODE BEGIN TIM1_Init 2 */

  /* USER CODE END TIM1_Init 2 */

}
 800196c:	bf00      	nop
 800196e:	3718      	adds	r7, #24
 8001970:	46bd      	mov	sp, r7
 8001972:	bd80      	pop	{r7, pc}
 8001974:	20000284 	.word	0x20000284
 8001978:	40012c00 	.word	0x40012c00

0800197c <MX_TIM2_Init>:
  * @brief TIM2 Initialization Function
  * @param None
  * @retval None
  */
static void MX_TIM2_Init(void)
{
 800197c:	b580      	push	{r7, lr}
 800197e:	b08e      	sub	sp, #56	; 0x38
 8001980:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM2_Init 0 */

  /* USER CODE END TIM2_Init 0 */

  TIM_ClockConfigTypeDef sClockSourceConfig = {0};
 8001982:	f107 0328 	add.w	r3, r7, #40	; 0x28
 8001986:	2200      	movs	r2, #0
 8001988:	601a      	str	r2, [r3, #0]
 800198a:	605a      	str	r2, [r3, #4]
 800198c:	609a      	str	r2, [r3, #8]
 800198e:	60da      	str	r2, [r3, #12]
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 8001990:	f107 0320 	add.w	r3, r7, #32
 8001994:	2200      	movs	r2, #0
 8001996:	601a      	str	r2, [r3, #0]
 8001998:	605a      	str	r2, [r3, #4]
  TIM_OC_InitTypeDef sConfigOC = {0};
 800199a:	1d3b      	adds	r3, r7, #4
 800199c:	2200      	movs	r2, #0
 800199e:	601a      	str	r2, [r3, #0]
 80019a0:	605a      	str	r2, [r3, #4]
 80019a2:	609a      	str	r2, [r3, #8]
 80019a4:	60da      	str	r2, [r3, #12]
 80019a6:	611a      	str	r2, [r3, #16]
 80019a8:	615a      	str	r2, [r3, #20]
 80019aa:	619a      	str	r2, [r3, #24]

  /* USER CODE BEGIN TIM2_Init 1 */

  /* USER CODE END TIM2_Init 1 */
  htim2.Instance = TIM2;
 80019ac:	4b2d      	ldr	r3, [pc, #180]	; (8001a64 <MX_TIM2_Init+0xe8>)
 80019ae:	f04f 4280 	mov.w	r2, #1073741824	; 0x40000000
 80019b2:	601a      	str	r2, [r3, #0]
  htim2.Init.Prescaler = 287;
 80019b4:	4b2b      	ldr	r3, [pc, #172]	; (8001a64 <MX_TIM2_Init+0xe8>)
 80019b6:	f240 121f 	movw	r2, #287	; 0x11f
 80019ba:	605a      	str	r2, [r3, #4]
  htim2.Init.CounterMode = TIM_COUNTERMODE_UP;
 80019bc:	4b29      	ldr	r3, [pc, #164]	; (8001a64 <MX_TIM2_Init+0xe8>)
 80019be:	2200      	movs	r2, #0
 80019c0:	609a      	str	r2, [r3, #8]
  htim2.Init.Period = 30000;
 80019c2:	4b28      	ldr	r3, [pc, #160]	; (8001a64 <MX_TIM2_Init+0xe8>)
 80019c4:	f247 5230 	movw	r2, #30000	; 0x7530
 80019c8:	60da      	str	r2, [r3, #12]
  htim2.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 80019ca:	4b26      	ldr	r3, [pc, #152]	; (8001a64 <MX_TIM2_Init+0xe8>)
 80019cc:	2200      	movs	r2, #0
 80019ce:	611a      	str	r2, [r3, #16]
  htim2.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_ENABLE;
 80019d0:	4b24      	ldr	r3, [pc, #144]	; (8001a64 <MX_TIM2_Init+0xe8>)
 80019d2:	2280      	movs	r2, #128	; 0x80
 80019d4:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim2) != HAL_OK)
 80019d6:	4823      	ldr	r0, [pc, #140]	; (8001a64 <MX_TIM2_Init+0xe8>)
 80019d8:	f002 ffca 	bl	8004970 <HAL_TIM_Base_Init>
 80019dc:	4603      	mov	r3, r0
 80019de:	2b00      	cmp	r3, #0
 80019e0:	d001      	beq.n	80019e6 <MX_TIM2_Init+0x6a>
  {
    Error_Handler();
 80019e2:	f000 f94b 	bl	8001c7c <Error_Handler>
  }
  sClockSourceConfig.ClockSource = TIM_CLOCKSOURCE_INTERNAL;
 80019e6:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 80019ea:	62bb      	str	r3, [r7, #40]	; 0x28
  if (HAL_TIM_ConfigClockSource(&htim2, &sClockSourceConfig) != HAL_OK)
 80019ec:	f107 0328 	add.w	r3, r7, #40	; 0x28
 80019f0:	4619      	mov	r1, r3
 80019f2:	481c      	ldr	r0, [pc, #112]	; (8001a64 <MX_TIM2_Init+0xe8>)
 80019f4:	f003 fb6c 	bl	80050d0 <HAL_TIM_ConfigClockSource>
 80019f8:	4603      	mov	r3, r0
 80019fa:	2b00      	cmp	r3, #0
 80019fc:	d001      	beq.n	8001a02 <MX_TIM2_Init+0x86>
  {
    Error_Handler();
 80019fe:	f000 f93d 	bl	8001c7c <Error_Handler>
  }
  if (HAL_TIM_PWM_Init(&htim2) != HAL_OK)
 8001a02:	4818      	ldr	r0, [pc, #96]	; (8001a64 <MX_TIM2_Init+0xe8>)
 8001a04:	f003 f8a0 	bl	8004b48 <HAL_TIM_PWM_Init>
 8001a08:	4603      	mov	r3, r0
 8001a0a:	2b00      	cmp	r3, #0
 8001a0c:	d001      	beq.n	8001a12 <MX_TIM2_Init+0x96>
  {
    Error_Handler();
 8001a0e:	f000 f935 	bl	8001c7c <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 8001a12:	2300      	movs	r3, #0
 8001a14:	623b      	str	r3, [r7, #32]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 8001a16:	2300      	movs	r3, #0
 8001a18:	627b      	str	r3, [r7, #36]	; 0x24
  if (HAL_TIMEx_MasterConfigSynchronization(&htim2, &sMasterConfig) != HAL_OK)
 8001a1a:	f107 0320 	add.w	r3, r7, #32
 8001a1e:	4619      	mov	r1, r3
 8001a20:	4810      	ldr	r0, [pc, #64]	; (8001a64 <MX_TIM2_Init+0xe8>)
 8001a22:	f003 fee5 	bl	80057f0 <HAL_TIMEx_MasterConfigSynchronization>
 8001a26:	4603      	mov	r3, r0
 8001a28:	2b00      	cmp	r3, #0
 8001a2a:	d001      	beq.n	8001a30 <MX_TIM2_Init+0xb4>
  {
    Error_Handler();
 8001a2c:	f000 f926 	bl	8001c7c <Error_Handler>
  }
  sConfigOC.OCMode = TIM_OCMODE_PWM1;
 8001a30:	2360      	movs	r3, #96	; 0x60
 8001a32:	607b      	str	r3, [r7, #4]
  sConfigOC.Pulse = 0;
 8001a34:	2300      	movs	r3, #0
 8001a36:	60bb      	str	r3, [r7, #8]
  sConfigOC.OCPolarity = TIM_OCPOLARITY_HIGH;
 8001a38:	2300      	movs	r3, #0
 8001a3a:	60fb      	str	r3, [r7, #12]
  sConfigOC.OCFastMode = TIM_OCFAST_DISABLE;
 8001a3c:	2300      	movs	r3, #0
 8001a3e:	617b      	str	r3, [r7, #20]
  if (HAL_TIM_PWM_ConfigChannel(&htim2, &sConfigOC, TIM_CHANNEL_2) != HAL_OK)
 8001a40:	1d3b      	adds	r3, r7, #4
 8001a42:	2204      	movs	r2, #4
 8001a44:	4619      	mov	r1, r3
 8001a46:	4807      	ldr	r0, [pc, #28]	; (8001a64 <MX_TIM2_Init+0xe8>)
 8001a48:	f003 fa80 	bl	8004f4c <HAL_TIM_PWM_ConfigChannel>
 8001a4c:	4603      	mov	r3, r0
 8001a4e:	2b00      	cmp	r3, #0
 8001a50:	d001      	beq.n	8001a56 <MX_TIM2_Init+0xda>
  {
    Error_Handler();
 8001a52:	f000 f913 	bl	8001c7c <Error_Handler>
  }
  /* USER CODE BEGIN TIM2_Init 2 */

  /* USER CODE END TIM2_Init 2 */
  HAL_TIM_MspPostInit(&htim2);
 8001a56:	4803      	ldr	r0, [pc, #12]	; (8001a64 <MX_TIM2_Init+0xe8>)
 8001a58:	f000 fc60 	bl	800231c <HAL_TIM_MspPostInit>

}
 8001a5c:	bf00      	nop
 8001a5e:	3738      	adds	r7, #56	; 0x38
 8001a60:	46bd      	mov	sp, r7
 8001a62:	bd80      	pop	{r7, pc}
 8001a64:	200002cc 	.word	0x200002cc

08001a68 <MX_TIM3_Init>:
  * @brief TIM3 Initialization Function
  * @param None
  * @retval None
  */
static void MX_TIM3_Init(void)
{
 8001a68:	b580      	push	{r7, lr}
 8001a6a:	b086      	sub	sp, #24
 8001a6c:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM3_Init 0 */

  /* USER CODE END TIM3_Init 0 */

  TIM_ClockConfigTypeDef sClockSourceConfig = {0};
 8001a6e:	f107 0308 	add.w	r3, r7, #8
 8001a72:	2200      	movs	r2, #0
 8001a74:	601a      	str	r2, [r3, #0]
 8001a76:	605a      	str	r2, [r3, #4]
 8001a78:	609a      	str	r2, [r3, #8]
 8001a7a:	60da      	str	r2, [r3, #12]
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 8001a7c:	463b      	mov	r3, r7
 8001a7e:	2200      	movs	r2, #0
 8001a80:	601a      	str	r2, [r3, #0]
 8001a82:	605a      	str	r2, [r3, #4]

  /* USER CODE BEGIN TIM3_Init 1 */

  /* USER CODE END TIM3_Init 1 */
  htim3.Instance = TIM3;
 8001a84:	4b1d      	ldr	r3, [pc, #116]	; (8001afc <MX_TIM3_Init+0x94>)
 8001a86:	4a1e      	ldr	r2, [pc, #120]	; (8001b00 <MX_TIM3_Init+0x98>)
 8001a88:	601a      	str	r2, [r3, #0]
  htim3.Init.Prescaler = 7199;
 8001a8a:	4b1c      	ldr	r3, [pc, #112]	; (8001afc <MX_TIM3_Init+0x94>)
 8001a8c:	f641 421f 	movw	r2, #7199	; 0x1c1f
 8001a90:	605a      	str	r2, [r3, #4]
  htim3.Init.CounterMode = TIM_COUNTERMODE_UP;
 8001a92:	4b1a      	ldr	r3, [pc, #104]	; (8001afc <MX_TIM3_Init+0x94>)
 8001a94:	2200      	movs	r2, #0
 8001a96:	609a      	str	r2, [r3, #8]
  htim3.Init.Period = 10;
 8001a98:	4b18      	ldr	r3, [pc, #96]	; (8001afc <MX_TIM3_Init+0x94>)
 8001a9a:	220a      	movs	r2, #10
 8001a9c:	60da      	str	r2, [r3, #12]
  htim3.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 8001a9e:	4b17      	ldr	r3, [pc, #92]	; (8001afc <MX_TIM3_Init+0x94>)
 8001aa0:	2200      	movs	r2, #0
 8001aa2:	611a      	str	r2, [r3, #16]
  htim3.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_ENABLE;
 8001aa4:	4b15      	ldr	r3, [pc, #84]	; (8001afc <MX_TIM3_Init+0x94>)
 8001aa6:	2280      	movs	r2, #128	; 0x80
 8001aa8:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim3) != HAL_OK)
 8001aaa:	4814      	ldr	r0, [pc, #80]	; (8001afc <MX_TIM3_Init+0x94>)
 8001aac:	f002 ff60 	bl	8004970 <HAL_TIM_Base_Init>
 8001ab0:	4603      	mov	r3, r0
 8001ab2:	2b00      	cmp	r3, #0
 8001ab4:	d001      	beq.n	8001aba <MX_TIM3_Init+0x52>
  {
    Error_Handler();
 8001ab6:	f000 f8e1 	bl	8001c7c <Error_Handler>
  }
  sClockSourceConfig.ClockSource = TIM_CLOCKSOURCE_INTERNAL;
 8001aba:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 8001abe:	60bb      	str	r3, [r7, #8]
  if (HAL_TIM_ConfigClockSource(&htim3, &sClockSourceConfig) != HAL_OK)
 8001ac0:	f107 0308 	add.w	r3, r7, #8
 8001ac4:	4619      	mov	r1, r3
 8001ac6:	480d      	ldr	r0, [pc, #52]	; (8001afc <MX_TIM3_Init+0x94>)
 8001ac8:	f003 fb02 	bl	80050d0 <HAL_TIM_ConfigClockSource>
 8001acc:	4603      	mov	r3, r0
 8001ace:	2b00      	cmp	r3, #0
 8001ad0:	d001      	beq.n	8001ad6 <MX_TIM3_Init+0x6e>
  {
    Error_Handler();
 8001ad2:	f000 f8d3 	bl	8001c7c <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 8001ad6:	2300      	movs	r3, #0
 8001ad8:	603b      	str	r3, [r7, #0]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 8001ada:	2300      	movs	r3, #0
 8001adc:	607b      	str	r3, [r7, #4]
  if (HAL_TIMEx_MasterConfigSynchronization(&htim3, &sMasterConfig) != HAL_OK)
 8001ade:	463b      	mov	r3, r7
 8001ae0:	4619      	mov	r1, r3
 8001ae2:	4806      	ldr	r0, [pc, #24]	; (8001afc <MX_TIM3_Init+0x94>)
 8001ae4:	f003 fe84 	bl	80057f0 <HAL_TIMEx_MasterConfigSynchronization>
 8001ae8:	4603      	mov	r3, r0
 8001aea:	2b00      	cmp	r3, #0
 8001aec:	d001      	beq.n	8001af2 <MX_TIM3_Init+0x8a>
  {
    Error_Handler();
 8001aee:	f000 f8c5 	bl	8001c7c <Error_Handler>
  }
  /* USER CODE BEGIN TIM3_Init 2 */

  /* USER CODE END TIM3_Init 2 */

}
 8001af2:	bf00      	nop
 8001af4:	3718      	adds	r7, #24
 8001af6:	46bd      	mov	sp, r7
 8001af8:	bd80      	pop	{r7, pc}
 8001afa:	bf00      	nop
 8001afc:	20000314 	.word	0x20000314
 8001b00:	40000400 	.word	0x40000400

08001b04 <MX_TIM4_Init>:
  * @brief TIM4 Initialization Function
  * @param None
  * @retval None
  */
static void MX_TIM4_Init(void)
{
 8001b04:	b580      	push	{r7, lr}
 8001b06:	b086      	sub	sp, #24
 8001b08:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM4_Init 0 */

  /* USER CODE END TIM4_Init 0 */

  TIM_ClockConfigTypeDef sClockSourceConfig = {0};
 8001b0a:	f107 0308 	add.w	r3, r7, #8
 8001b0e:	2200      	movs	r2, #0
 8001b10:	601a      	str	r2, [r3, #0]
 8001b12:	605a      	str	r2, [r3, #4]
 8001b14:	609a      	str	r2, [r3, #8]
 8001b16:	60da      	str	r2, [r3, #12]
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 8001b18:	463b      	mov	r3, r7
 8001b1a:	2200      	movs	r2, #0
 8001b1c:	601a      	str	r2, [r3, #0]
 8001b1e:	605a      	str	r2, [r3, #4]

  /* USER CODE BEGIN TIM4_Init 1 */

  /* USER CODE END TIM4_Init 1 */
  htim4.Instance = TIM4;
 8001b20:	4b22      	ldr	r3, [pc, #136]	; (8001bac <MX_TIM4_Init+0xa8>)
 8001b22:	4a23      	ldr	r2, [pc, #140]	; (8001bb0 <MX_TIM4_Init+0xac>)
 8001b24:	601a      	str	r2, [r3, #0]
  htim4.Init.Prescaler = 47999;
 8001b26:	4b21      	ldr	r3, [pc, #132]	; (8001bac <MX_TIM4_Init+0xa8>)
 8001b28:	f64b 327f 	movw	r2, #47999	; 0xbb7f
 8001b2c:	605a      	str	r2, [r3, #4]
  htim4.Init.CounterMode = TIM_COUNTERMODE_UP;
 8001b2e:	4b1f      	ldr	r3, [pc, #124]	; (8001bac <MX_TIM4_Init+0xa8>)
 8001b30:	2200      	movs	r2, #0
 8001b32:	609a      	str	r2, [r3, #8]
  htim4.Init.Period = 255;
 8001b34:	4b1d      	ldr	r3, [pc, #116]	; (8001bac <MX_TIM4_Init+0xa8>)
 8001b36:	22ff      	movs	r2, #255	; 0xff
 8001b38:	60da      	str	r2, [r3, #12]
  htim4.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 8001b3a:	4b1c      	ldr	r3, [pc, #112]	; (8001bac <MX_TIM4_Init+0xa8>)
 8001b3c:	2200      	movs	r2, #0
 8001b3e:	611a      	str	r2, [r3, #16]
  htim4.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_ENABLE;
 8001b40:	4b1a      	ldr	r3, [pc, #104]	; (8001bac <MX_TIM4_Init+0xa8>)
 8001b42:	2280      	movs	r2, #128	; 0x80
 8001b44:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim4) != HAL_OK)
 8001b46:	4819      	ldr	r0, [pc, #100]	; (8001bac <MX_TIM4_Init+0xa8>)
 8001b48:	f002 ff12 	bl	8004970 <HAL_TIM_Base_Init>
 8001b4c:	4603      	mov	r3, r0
 8001b4e:	2b00      	cmp	r3, #0
 8001b50:	d001      	beq.n	8001b56 <MX_TIM4_Init+0x52>
  {
    Error_Handler();
 8001b52:	f000 f893 	bl	8001c7c <Error_Handler>
  }
  sClockSourceConfig.ClockSource = TIM_CLOCKSOURCE_INTERNAL;
 8001b56:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 8001b5a:	60bb      	str	r3, [r7, #8]
  if (HAL_TIM_ConfigClockSource(&htim4, &sClockSourceConfig) != HAL_OK)
 8001b5c:	f107 0308 	add.w	r3, r7, #8
 8001b60:	4619      	mov	r1, r3
 8001b62:	4812      	ldr	r0, [pc, #72]	; (8001bac <MX_TIM4_Init+0xa8>)
 8001b64:	f003 fab4 	bl	80050d0 <HAL_TIM_ConfigClockSource>
 8001b68:	4603      	mov	r3, r0
 8001b6a:	2b00      	cmp	r3, #0
 8001b6c:	d001      	beq.n	8001b72 <MX_TIM4_Init+0x6e>
  {
    Error_Handler();
 8001b6e:	f000 f885 	bl	8001c7c <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 8001b72:	2300      	movs	r3, #0
 8001b74:	603b      	str	r3, [r7, #0]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 8001b76:	2300      	movs	r3, #0
 8001b78:	607b      	str	r3, [r7, #4]
  if (HAL_TIMEx_MasterConfigSynchronization(&htim4, &sMasterConfig) != HAL_OK)
 8001b7a:	463b      	mov	r3, r7
 8001b7c:	4619      	mov	r1, r3
 8001b7e:	480b      	ldr	r0, [pc, #44]	; (8001bac <MX_TIM4_Init+0xa8>)
 8001b80:	f003 fe36 	bl	80057f0 <HAL_TIMEx_MasterConfigSynchronization>
 8001b84:	4603      	mov	r3, r0
 8001b86:	2b00      	cmp	r3, #0
 8001b88:	d001      	beq.n	8001b8e <MX_TIM4_Init+0x8a>
  {
    Error_Handler();
 8001b8a:	f000 f877 	bl	8001c7c <Error_Handler>
  }
  /* USER CODE BEGIN TIM4_Init 2 */
  HAL_TIM_PWM_Start(&htim4, TIM_CHANNEL_1);
 8001b8e:	2100      	movs	r1, #0
 8001b90:	4806      	ldr	r0, [pc, #24]	; (8001bac <MX_TIM4_Init+0xa8>)
 8001b92:	f003 f831 	bl	8004bf8 <HAL_TIM_PWM_Start>
  HAL_Delay(100); // Introduce a delay (adjust as needed)
 8001b96:	2064      	movs	r0, #100	; 0x64
 8001b98:	f000 fd84 	bl	80026a4 <HAL_Delay>
  HAL_TIM_PWM_Start(&htim4, TIM_CHANNEL_2);
 8001b9c:	2104      	movs	r1, #4
 8001b9e:	4803      	ldr	r0, [pc, #12]	; (8001bac <MX_TIM4_Init+0xa8>)
 8001ba0:	f003 f82a 	bl	8004bf8 <HAL_TIM_PWM_Start>
  /* USER CODE END TIM4_Init 2 */

}
 8001ba4:	bf00      	nop
 8001ba6:	3718      	adds	r7, #24
 8001ba8:	46bd      	mov	sp, r7
 8001baa:	bd80      	pop	{r7, pc}
 8001bac:	2000035c 	.word	0x2000035c
 8001bb0:	40000800 	.word	0x40000800

08001bb4 <MX_GPIO_Init>:
  * @brief GPIO Initialization Function
  * @param None
  * @retval None
  */
static void MX_GPIO_Init(void)
{
 8001bb4:	b580      	push	{r7, lr}
 8001bb6:	b088      	sub	sp, #32
 8001bb8:	af00      	add	r7, sp, #0
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8001bba:	f107 0310 	add.w	r3, r7, #16
 8001bbe:	2200      	movs	r2, #0
 8001bc0:	601a      	str	r2, [r3, #0]
 8001bc2:	605a      	str	r2, [r3, #4]
 8001bc4:	609a      	str	r2, [r3, #8]
 8001bc6:	60da      	str	r2, [r3, #12]
/* USER CODE BEGIN MX_GPIO_Init_1 */
/* USER CODE END MX_GPIO_Init_1 */

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOD_CLK_ENABLE();
 8001bc8:	4b29      	ldr	r3, [pc, #164]	; (8001c70 <MX_GPIO_Init+0xbc>)
 8001bca:	699b      	ldr	r3, [r3, #24]
 8001bcc:	4a28      	ldr	r2, [pc, #160]	; (8001c70 <MX_GPIO_Init+0xbc>)
 8001bce:	f043 0320 	orr.w	r3, r3, #32
 8001bd2:	6193      	str	r3, [r2, #24]
 8001bd4:	4b26      	ldr	r3, [pc, #152]	; (8001c70 <MX_GPIO_Init+0xbc>)
 8001bd6:	699b      	ldr	r3, [r3, #24]
 8001bd8:	f003 0320 	and.w	r3, r3, #32
 8001bdc:	60fb      	str	r3, [r7, #12]
 8001bde:	68fb      	ldr	r3, [r7, #12]
  __HAL_RCC_GPIOC_CLK_ENABLE();
 8001be0:	4b23      	ldr	r3, [pc, #140]	; (8001c70 <MX_GPIO_Init+0xbc>)
 8001be2:	699b      	ldr	r3, [r3, #24]
 8001be4:	4a22      	ldr	r2, [pc, #136]	; (8001c70 <MX_GPIO_Init+0xbc>)
 8001be6:	f043 0310 	orr.w	r3, r3, #16
 8001bea:	6193      	str	r3, [r2, #24]
 8001bec:	4b20      	ldr	r3, [pc, #128]	; (8001c70 <MX_GPIO_Init+0xbc>)
 8001bee:	699b      	ldr	r3, [r3, #24]
 8001bf0:	f003 0310 	and.w	r3, r3, #16
 8001bf4:	60bb      	str	r3, [r7, #8]
 8001bf6:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_GPIOA_CLK_ENABLE();
 8001bf8:	4b1d      	ldr	r3, [pc, #116]	; (8001c70 <MX_GPIO_Init+0xbc>)
 8001bfa:	699b      	ldr	r3, [r3, #24]
 8001bfc:	4a1c      	ldr	r2, [pc, #112]	; (8001c70 <MX_GPIO_Init+0xbc>)
 8001bfe:	f043 0304 	orr.w	r3, r3, #4
 8001c02:	6193      	str	r3, [r2, #24]
 8001c04:	4b1a      	ldr	r3, [pc, #104]	; (8001c70 <MX_GPIO_Init+0xbc>)
 8001c06:	699b      	ldr	r3, [r3, #24]
 8001c08:	f003 0304 	and.w	r3, r3, #4
 8001c0c:	607b      	str	r3, [r7, #4]
 8001c0e:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_GPIOB_CLK_ENABLE();
 8001c10:	4b17      	ldr	r3, [pc, #92]	; (8001c70 <MX_GPIO_Init+0xbc>)
 8001c12:	699b      	ldr	r3, [r3, #24]
 8001c14:	4a16      	ldr	r2, [pc, #88]	; (8001c70 <MX_GPIO_Init+0xbc>)
 8001c16:	f043 0308 	orr.w	r3, r3, #8
 8001c1a:	6193      	str	r3, [r2, #24]
 8001c1c:	4b14      	ldr	r3, [pc, #80]	; (8001c70 <MX_GPIO_Init+0xbc>)
 8001c1e:	699b      	ldr	r3, [r3, #24]
 8001c20:	f003 0308 	and.w	r3, r3, #8
 8001c24:	603b      	str	r3, [r7, #0]
 8001c26:	683b      	ldr	r3, [r7, #0]

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOB, GPIO_PIN_6|GPIO_PIN_7, GPIO_PIN_RESET);
 8001c28:	2200      	movs	r2, #0
 8001c2a:	21c0      	movs	r1, #192	; 0xc0
 8001c2c:	4811      	ldr	r0, [pc, #68]	; (8001c74 <MX_GPIO_Init+0xc0>)
 8001c2e:	f001 fc5e 	bl	80034ee <HAL_GPIO_WritePin>

  /*Configure GPIO pin : PC3 */
  GPIO_InitStruct.Pin = GPIO_PIN_3;
 8001c32:	2308      	movs	r3, #8
 8001c34:	613b      	str	r3, [r7, #16]
  GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 8001c36:	2300      	movs	r3, #0
 8001c38:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001c3a:	2300      	movs	r3, #0
 8001c3c:	61bb      	str	r3, [r7, #24]
  HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 8001c3e:	f107 0310 	add.w	r3, r7, #16
 8001c42:	4619      	mov	r1, r3
 8001c44:	480c      	ldr	r0, [pc, #48]	; (8001c78 <MX_GPIO_Init+0xc4>)
 8001c46:	f001 fab7 	bl	80031b8 <HAL_GPIO_Init>

  /*Configure GPIO pins : PB6 PB7 */
  GPIO_InitStruct.Pin = GPIO_PIN_6|GPIO_PIN_7;
 8001c4a:	23c0      	movs	r3, #192	; 0xc0
 8001c4c:	613b      	str	r3, [r7, #16]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8001c4e:	2301      	movs	r3, #1
 8001c50:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001c52:	2300      	movs	r3, #0
 8001c54:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8001c56:	2302      	movs	r3, #2
 8001c58:	61fb      	str	r3, [r7, #28]
  HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8001c5a:	f107 0310 	add.w	r3, r7, #16
 8001c5e:	4619      	mov	r1, r3
 8001c60:	4804      	ldr	r0, [pc, #16]	; (8001c74 <MX_GPIO_Init+0xc0>)
 8001c62:	f001 faa9 	bl	80031b8 <HAL_GPIO_Init>

/* USER CODE BEGIN MX_GPIO_Init_2 */
/* USER CODE END MX_GPIO_Init_2 */
}
 8001c66:	bf00      	nop
 8001c68:	3720      	adds	r7, #32
 8001c6a:	46bd      	mov	sp, r7
 8001c6c:	bd80      	pop	{r7, pc}
 8001c6e:	bf00      	nop
 8001c70:	40021000 	.word	0x40021000
 8001c74:	40010c00 	.word	0x40010c00
 8001c78:	40011000 	.word	0x40011000

08001c7c <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
 8001c7c:	b480      	push	{r7}
 8001c7e:	af00      	add	r7, sp, #0
  \details Disables IRQ interrupts by setting the I-bit in the CPSR.
           Can only be executed in Privileged modes.
 */
__STATIC_FORCEINLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
 8001c80:	b672      	cpsid	i
}
 8001c82:	bf00      	nop
  /* USER CODE BEGIN Error_Handler_Debug */
  /* User can add his own implementation to report the HAL error return state */
  __disable_irq();
  while (1)
 8001c84:	e7fe      	b.n	8001c84 <Error_Handler+0x8>

08001c86 <ssd1306_Reset>:
#include <stdlib.h>
#include <string.h>  // For memcpy

#if defined(SSD1306_USE_I2C)

void ssd1306_Reset(void) {
 8001c86:	b480      	push	{r7}
 8001c88:	af00      	add	r7, sp, #0
    /* for I2C - do nothing */
}
 8001c8a:	bf00      	nop
 8001c8c:	46bd      	mov	sp, r7
 8001c8e:	bc80      	pop	{r7}
 8001c90:	4770      	bx	lr
	...

08001c94 <ssd1306_WriteCommand>:

// Send a byte to the command register
void ssd1306_WriteCommand(uint8_t byte) {
 8001c94:	b580      	push	{r7, lr}
 8001c96:	b086      	sub	sp, #24
 8001c98:	af04      	add	r7, sp, #16
 8001c9a:	4603      	mov	r3, r0
 8001c9c:	71fb      	strb	r3, [r7, #7]
    HAL_I2C_Mem_Write(&SSD1306_I2C_PORT, SSD1306_I2C_ADDR, 0x00, 1, &byte, 1, HAL_MAX_DELAY);
 8001c9e:	f04f 33ff 	mov.w	r3, #4294967295
 8001ca2:	9302      	str	r3, [sp, #8]
 8001ca4:	2301      	movs	r3, #1
 8001ca6:	9301      	str	r3, [sp, #4]
 8001ca8:	1dfb      	adds	r3, r7, #7
 8001caa:	9300      	str	r3, [sp, #0]
 8001cac:	2301      	movs	r3, #1
 8001cae:	2200      	movs	r2, #0
 8001cb0:	2178      	movs	r1, #120	; 0x78
 8001cb2:	4803      	ldr	r0, [pc, #12]	; (8001cc0 <ssd1306_WriteCommand+0x2c>)
 8001cb4:	f001 fd78 	bl	80037a8 <HAL_I2C_Mem_Write>
}
 8001cb8:	bf00      	nop
 8001cba:	3708      	adds	r7, #8
 8001cbc:	46bd      	mov	sp, r7
 8001cbe:	bd80      	pop	{r7, pc}
 8001cc0:	20000230 	.word	0x20000230

08001cc4 <ssd1306_WriteData>:

// Send data
void ssd1306_WriteData(uint8_t* buffer, size_t buff_size) {
 8001cc4:	b580      	push	{r7, lr}
 8001cc6:	b086      	sub	sp, #24
 8001cc8:	af04      	add	r7, sp, #16
 8001cca:	6078      	str	r0, [r7, #4]
 8001ccc:	6039      	str	r1, [r7, #0]
    HAL_I2C_Mem_Write(&SSD1306_I2C_PORT, SSD1306_I2C_ADDR, 0x40, 1, buffer, buff_size, HAL_MAX_DELAY);
 8001cce:	683b      	ldr	r3, [r7, #0]
 8001cd0:	b29b      	uxth	r3, r3
 8001cd2:	f04f 32ff 	mov.w	r2, #4294967295
 8001cd6:	9202      	str	r2, [sp, #8]
 8001cd8:	9301      	str	r3, [sp, #4]
 8001cda:	687b      	ldr	r3, [r7, #4]
 8001cdc:	9300      	str	r3, [sp, #0]
 8001cde:	2301      	movs	r3, #1
 8001ce0:	2240      	movs	r2, #64	; 0x40
 8001ce2:	2178      	movs	r1, #120	; 0x78
 8001ce4:	4803      	ldr	r0, [pc, #12]	; (8001cf4 <ssd1306_WriteData+0x30>)
 8001ce6:	f001 fd5f 	bl	80037a8 <HAL_I2C_Mem_Write>
}
 8001cea:	bf00      	nop
 8001cec:	3708      	adds	r7, #8
 8001cee:	46bd      	mov	sp, r7
 8001cf0:	bd80      	pop	{r7, pc}
 8001cf2:	bf00      	nop
 8001cf4:	20000230 	.word	0x20000230

08001cf8 <ssd1306_Init>:
    }
    return ret;
}

/* Initialize the oled screen */
void ssd1306_Init(void) {
 8001cf8:	b580      	push	{r7, lr}
 8001cfa:	af00      	add	r7, sp, #0
    // Reset OLED
    ssd1306_Reset();
 8001cfc:	f7ff ffc3 	bl	8001c86 <ssd1306_Reset>

    // Wait for the screen to boot
    HAL_Delay(100);
 8001d00:	2064      	movs	r0, #100	; 0x64
 8001d02:	f000 fccf 	bl	80026a4 <HAL_Delay>

    // Init OLED
    ssd1306_SetDisplayOn(0); //display off
 8001d06:	2000      	movs	r0, #0
 8001d08:	f000 f9cc 	bl	80020a4 <ssd1306_SetDisplayOn>

    ssd1306_WriteCommand(0x20); //Set Memory Addressing Mode
 8001d0c:	2020      	movs	r0, #32
 8001d0e:	f7ff ffc1 	bl	8001c94 <ssd1306_WriteCommand>
    ssd1306_WriteCommand(0x00); // 00b,Horizontal Addressing Mode; 01b,Vertical Addressing Mode;
 8001d12:	2000      	movs	r0, #0
 8001d14:	f7ff ffbe 	bl	8001c94 <ssd1306_WriteCommand>
                                // 10b,Page Addressing Mode (RESET); 11b,Invalid

    ssd1306_WriteCommand(0xB0); //Set Page Start Address for Page Addressing Mode,0-7
 8001d18:	20b0      	movs	r0, #176	; 0xb0
 8001d1a:	f7ff ffbb 	bl	8001c94 <ssd1306_WriteCommand>

#ifdef SSD1306_MIRROR_VERT
    ssd1306_WriteCommand(0xC0); // Mirror vertically
#else
    ssd1306_WriteCommand(0xC8); //Set COM Output Scan Direction
 8001d1e:	20c8      	movs	r0, #200	; 0xc8
 8001d20:	f7ff ffb8 	bl	8001c94 <ssd1306_WriteCommand>
#endif

    ssd1306_WriteCommand(0x00); //---set low column address
 8001d24:	2000      	movs	r0, #0
 8001d26:	f7ff ffb5 	bl	8001c94 <ssd1306_WriteCommand>
    ssd1306_WriteCommand(0x10); //---set high column address
 8001d2a:	2010      	movs	r0, #16
 8001d2c:	f7ff ffb2 	bl	8001c94 <ssd1306_WriteCommand>

    ssd1306_WriteCommand(0x40); //--set start line address - CHECK
 8001d30:	2040      	movs	r0, #64	; 0x40
 8001d32:	f7ff ffaf 	bl	8001c94 <ssd1306_WriteCommand>

    ssd1306_SetContrast(0xFF);
 8001d36:	20ff      	movs	r0, #255	; 0xff
 8001d38:	f000 f9a0 	bl	800207c <ssd1306_SetContrast>

#ifdef SSD1306_MIRROR_HORIZ
    ssd1306_WriteCommand(0xA0); // Mirror horizontally
#else
    ssd1306_WriteCommand(0xA1); //--set segment re-map 0 to 127 - CHECK
 8001d3c:	20a1      	movs	r0, #161	; 0xa1
 8001d3e:	f7ff ffa9 	bl	8001c94 <ssd1306_WriteCommand>
#endif

#ifdef SSD1306_INVERSE_COLOR
    ssd1306_WriteCommand(0xA7); //--set inverse color
#else
    ssd1306_WriteCommand(0xA6); //--set normal color
 8001d42:	20a6      	movs	r0, #166	; 0xa6
 8001d44:	f7ff ffa6 	bl	8001c94 <ssd1306_WriteCommand>
// Set multiplex ratio.
#if (SSD1306_HEIGHT == 128)
    // Found in the Luma Python lib for SH1106.
    ssd1306_WriteCommand(0xFF);
#else
    ssd1306_WriteCommand(0xA8); //--set multiplex ratio(1 to 64) - CHECK
 8001d48:	20a8      	movs	r0, #168	; 0xa8
 8001d4a:	f7ff ffa3 	bl	8001c94 <ssd1306_WriteCommand>
#endif

#if (SSD1306_HEIGHT == 32)
    ssd1306_WriteCommand(0x1F); //
#elif (SSD1306_HEIGHT == 64)
    ssd1306_WriteCommand(0x3F); //
 8001d4e:	203f      	movs	r0, #63	; 0x3f
 8001d50:	f7ff ffa0 	bl	8001c94 <ssd1306_WriteCommand>
    ssd1306_WriteCommand(0x3F); // Seems to work for 128px high displays too.
#else
#error "Only 32, 64, or 128 lines of height are supported!"
#endif

    ssd1306_WriteCommand(0xA4); //0xa4,Output follows RAM content;0xa5,Output ignores RAM content
 8001d54:	20a4      	movs	r0, #164	; 0xa4
 8001d56:	f7ff ff9d 	bl	8001c94 <ssd1306_WriteCommand>

    ssd1306_WriteCommand(0xD3); //-set display offset - CHECK
 8001d5a:	20d3      	movs	r0, #211	; 0xd3
 8001d5c:	f7ff ff9a 	bl	8001c94 <ssd1306_WriteCommand>
    ssd1306_WriteCommand(0x00); //-not offset
 8001d60:	2000      	movs	r0, #0
 8001d62:	f7ff ff97 	bl	8001c94 <ssd1306_WriteCommand>

    ssd1306_WriteCommand(0xD5); //--set display clock divide ratio/oscillator frequency
 8001d66:	20d5      	movs	r0, #213	; 0xd5
 8001d68:	f7ff ff94 	bl	8001c94 <ssd1306_WriteCommand>
    ssd1306_WriteCommand(0xF0); //--set divide ratio
 8001d6c:	20f0      	movs	r0, #240	; 0xf0
 8001d6e:	f7ff ff91 	bl	8001c94 <ssd1306_WriteCommand>

    ssd1306_WriteCommand(0xD9); //--set pre-charge period
 8001d72:	20d9      	movs	r0, #217	; 0xd9
 8001d74:	f7ff ff8e 	bl	8001c94 <ssd1306_WriteCommand>
    ssd1306_WriteCommand(0x22); //
 8001d78:	2022      	movs	r0, #34	; 0x22
 8001d7a:	f7ff ff8b 	bl	8001c94 <ssd1306_WriteCommand>

    ssd1306_WriteCommand(0xDA); //--set com pins hardware configuration - CHECK
 8001d7e:	20da      	movs	r0, #218	; 0xda
 8001d80:	f7ff ff88 	bl	8001c94 <ssd1306_WriteCommand>
#if (SSD1306_HEIGHT == 32)
    ssd1306_WriteCommand(0x02);
#elif (SSD1306_HEIGHT == 64)
    ssd1306_WriteCommand(0x12);
 8001d84:	2012      	movs	r0, #18
 8001d86:	f7ff ff85 	bl	8001c94 <ssd1306_WriteCommand>
    ssd1306_WriteCommand(0x12);
#else
#error "Only 32, 64, or 128 lines of height are supported!"
#endif

    ssd1306_WriteCommand(0xDB); //--set vcomh
 8001d8a:	20db      	movs	r0, #219	; 0xdb
 8001d8c:	f7ff ff82 	bl	8001c94 <ssd1306_WriteCommand>
    ssd1306_WriteCommand(0x20); //0x20,0.77xVcc
 8001d90:	2020      	movs	r0, #32
 8001d92:	f7ff ff7f 	bl	8001c94 <ssd1306_WriteCommand>

    ssd1306_WriteCommand(0x8D); //--set DC-DC enable
 8001d96:	208d      	movs	r0, #141	; 0x8d
 8001d98:	f7ff ff7c 	bl	8001c94 <ssd1306_WriteCommand>
    ssd1306_WriteCommand(0x14); //
 8001d9c:	2014      	movs	r0, #20
 8001d9e:	f7ff ff79 	bl	8001c94 <ssd1306_WriteCommand>
    ssd1306_SetDisplayOn(1); //--turn on SSD1306 panel
 8001da2:	2001      	movs	r0, #1
 8001da4:	f000 f97e 	bl	80020a4 <ssd1306_SetDisplayOn>

    // Clear screen
    ssd1306_Fill(Black);
 8001da8:	2000      	movs	r0, #0
 8001daa:	f000 f80f 	bl	8001dcc <ssd1306_Fill>
    
    // Flush buffer to screen
    ssd1306_UpdateScreen();
 8001dae:	f000 f825 	bl	8001dfc <ssd1306_UpdateScreen>
    
    // Set default values for screen object
    SSD1306.CurrentX = 0;
 8001db2:	4b05      	ldr	r3, [pc, #20]	; (8001dc8 <ssd1306_Init+0xd0>)
 8001db4:	2200      	movs	r2, #0
 8001db6:	801a      	strh	r2, [r3, #0]
    SSD1306.CurrentY = 0;
 8001db8:	4b03      	ldr	r3, [pc, #12]	; (8001dc8 <ssd1306_Init+0xd0>)
 8001dba:	2200      	movs	r2, #0
 8001dbc:	805a      	strh	r2, [r3, #2]
    
    SSD1306.Initialized = 1;
 8001dbe:	4b02      	ldr	r3, [pc, #8]	; (8001dc8 <ssd1306_Init+0xd0>)
 8001dc0:	2201      	movs	r2, #1
 8001dc2:	711a      	strb	r2, [r3, #4]
}
 8001dc4:	bf00      	nop
 8001dc6:	bd80      	pop	{r7, pc}
 8001dc8:	20000b00 	.word	0x20000b00

08001dcc <ssd1306_Fill>:

/* Fill the whole screen with the given color */
void ssd1306_Fill(SSD1306_COLOR color) {
 8001dcc:	b580      	push	{r7, lr}
 8001dce:	b082      	sub	sp, #8
 8001dd0:	af00      	add	r7, sp, #0
 8001dd2:	4603      	mov	r3, r0
 8001dd4:	71fb      	strb	r3, [r7, #7]
    memset(SSD1306_Buffer, (color == Black) ? 0x00 : 0xFF, sizeof(SSD1306_Buffer));
 8001dd6:	79fb      	ldrb	r3, [r7, #7]
 8001dd8:	2b00      	cmp	r3, #0
 8001dda:	d101      	bne.n	8001de0 <ssd1306_Fill+0x14>
 8001ddc:	2300      	movs	r3, #0
 8001dde:	e000      	b.n	8001de2 <ssd1306_Fill+0x16>
 8001de0:	23ff      	movs	r3, #255	; 0xff
 8001de2:	f44f 6280 	mov.w	r2, #1024	; 0x400
 8001de6:	4619      	mov	r1, r3
 8001de8:	4803      	ldr	r0, [pc, #12]	; (8001df8 <ssd1306_Fill+0x2c>)
 8001dea:	f004 fb0e 	bl	800640a <memset>
}
 8001dee:	bf00      	nop
 8001df0:	3708      	adds	r7, #8
 8001df2:	46bd      	mov	sp, r7
 8001df4:	bd80      	pop	{r7, pc}
 8001df6:	bf00      	nop
 8001df8:	20000700 	.word	0x20000700

08001dfc <ssd1306_UpdateScreen>:

/* Write the screenbuffer with changed to the screen */
void ssd1306_UpdateScreen(void) {
 8001dfc:	b580      	push	{r7, lr}
 8001dfe:	b082      	sub	sp, #8
 8001e00:	af00      	add	r7, sp, #0
    // depends on the screen height:
    //
    //  * 32px   ==  4 pages
    //  * 64px   ==  8 pages
    //  * 128px  ==  16 pages
    for(uint8_t i = 0; i < SSD1306_HEIGHT/8; i++) {
 8001e02:	2300      	movs	r3, #0
 8001e04:	71fb      	strb	r3, [r7, #7]
 8001e06:	e016      	b.n	8001e36 <ssd1306_UpdateScreen+0x3a>
        ssd1306_WriteCommand(0xB0 + i); // Set the current RAM page address.
 8001e08:	79fb      	ldrb	r3, [r7, #7]
 8001e0a:	3b50      	subs	r3, #80	; 0x50
 8001e0c:	b2db      	uxtb	r3, r3
 8001e0e:	4618      	mov	r0, r3
 8001e10:	f7ff ff40 	bl	8001c94 <ssd1306_WriteCommand>
        ssd1306_WriteCommand(0x00 + SSD1306_X_OFFSET_LOWER);
 8001e14:	2000      	movs	r0, #0
 8001e16:	f7ff ff3d 	bl	8001c94 <ssd1306_WriteCommand>
        ssd1306_WriteCommand(0x10 + SSD1306_X_OFFSET_UPPER);
 8001e1a:	2010      	movs	r0, #16
 8001e1c:	f7ff ff3a 	bl	8001c94 <ssd1306_WriteCommand>
        ssd1306_WriteData(&SSD1306_Buffer[SSD1306_WIDTH*i],SSD1306_WIDTH);
 8001e20:	79fb      	ldrb	r3, [r7, #7]
 8001e22:	01db      	lsls	r3, r3, #7
 8001e24:	4a08      	ldr	r2, [pc, #32]	; (8001e48 <ssd1306_UpdateScreen+0x4c>)
 8001e26:	4413      	add	r3, r2
 8001e28:	2180      	movs	r1, #128	; 0x80
 8001e2a:	4618      	mov	r0, r3
 8001e2c:	f7ff ff4a 	bl	8001cc4 <ssd1306_WriteData>
    for(uint8_t i = 0; i < SSD1306_HEIGHT/8; i++) {
 8001e30:	79fb      	ldrb	r3, [r7, #7]
 8001e32:	3301      	adds	r3, #1
 8001e34:	71fb      	strb	r3, [r7, #7]
 8001e36:	79fb      	ldrb	r3, [r7, #7]
 8001e38:	2b07      	cmp	r3, #7
 8001e3a:	d9e5      	bls.n	8001e08 <ssd1306_UpdateScreen+0xc>
    }
}
 8001e3c:	bf00      	nop
 8001e3e:	bf00      	nop
 8001e40:	3708      	adds	r7, #8
 8001e42:	46bd      	mov	sp, r7
 8001e44:	bd80      	pop	{r7, pc}
 8001e46:	bf00      	nop
 8001e48:	20000700 	.word	0x20000700

08001e4c <ssd1306_DrawPixel>:
 * Draw one pixel in the screenbuffer
 * X => X Coordinate
 * Y => Y Coordinate
 * color => Pixel color
 */
void ssd1306_DrawPixel(uint8_t x, uint8_t y, SSD1306_COLOR color) {
 8001e4c:	b480      	push	{r7}
 8001e4e:	b083      	sub	sp, #12
 8001e50:	af00      	add	r7, sp, #0
 8001e52:	4603      	mov	r3, r0
 8001e54:	71fb      	strb	r3, [r7, #7]
 8001e56:	460b      	mov	r3, r1
 8001e58:	71bb      	strb	r3, [r7, #6]
 8001e5a:	4613      	mov	r3, r2
 8001e5c:	717b      	strb	r3, [r7, #5]
    if(x >= SSD1306_WIDTH || y >= SSD1306_HEIGHT) {
 8001e5e:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8001e62:	2b00      	cmp	r3, #0
 8001e64:	db3d      	blt.n	8001ee2 <ssd1306_DrawPixel+0x96>
 8001e66:	79bb      	ldrb	r3, [r7, #6]
 8001e68:	2b3f      	cmp	r3, #63	; 0x3f
 8001e6a:	d83a      	bhi.n	8001ee2 <ssd1306_DrawPixel+0x96>
        // Don't write outside the buffer
        return;
    }
   
    // Draw in the right color
    if(color == White) {
 8001e6c:	797b      	ldrb	r3, [r7, #5]
 8001e6e:	2b01      	cmp	r3, #1
 8001e70:	d11a      	bne.n	8001ea8 <ssd1306_DrawPixel+0x5c>
        SSD1306_Buffer[x + (y / 8) * SSD1306_WIDTH] |= 1 << (y % 8);
 8001e72:	79fa      	ldrb	r2, [r7, #7]
 8001e74:	79bb      	ldrb	r3, [r7, #6]
 8001e76:	08db      	lsrs	r3, r3, #3
 8001e78:	b2d8      	uxtb	r0, r3
 8001e7a:	4603      	mov	r3, r0
 8001e7c:	01db      	lsls	r3, r3, #7
 8001e7e:	4413      	add	r3, r2
 8001e80:	4a1a      	ldr	r2, [pc, #104]	; (8001eec <ssd1306_DrawPixel+0xa0>)
 8001e82:	5cd3      	ldrb	r3, [r2, r3]
 8001e84:	b25a      	sxtb	r2, r3
 8001e86:	79bb      	ldrb	r3, [r7, #6]
 8001e88:	f003 0307 	and.w	r3, r3, #7
 8001e8c:	2101      	movs	r1, #1
 8001e8e:	fa01 f303 	lsl.w	r3, r1, r3
 8001e92:	b25b      	sxtb	r3, r3
 8001e94:	4313      	orrs	r3, r2
 8001e96:	b259      	sxtb	r1, r3
 8001e98:	79fa      	ldrb	r2, [r7, #7]
 8001e9a:	4603      	mov	r3, r0
 8001e9c:	01db      	lsls	r3, r3, #7
 8001e9e:	4413      	add	r3, r2
 8001ea0:	b2c9      	uxtb	r1, r1
 8001ea2:	4a12      	ldr	r2, [pc, #72]	; (8001eec <ssd1306_DrawPixel+0xa0>)
 8001ea4:	54d1      	strb	r1, [r2, r3]
 8001ea6:	e01d      	b.n	8001ee4 <ssd1306_DrawPixel+0x98>
    } else { 
        SSD1306_Buffer[x + (y / 8) * SSD1306_WIDTH] &= ~(1 << (y % 8));
 8001ea8:	79fa      	ldrb	r2, [r7, #7]
 8001eaa:	79bb      	ldrb	r3, [r7, #6]
 8001eac:	08db      	lsrs	r3, r3, #3
 8001eae:	b2d8      	uxtb	r0, r3
 8001eb0:	4603      	mov	r3, r0
 8001eb2:	01db      	lsls	r3, r3, #7
 8001eb4:	4413      	add	r3, r2
 8001eb6:	4a0d      	ldr	r2, [pc, #52]	; (8001eec <ssd1306_DrawPixel+0xa0>)
 8001eb8:	5cd3      	ldrb	r3, [r2, r3]
 8001eba:	b25a      	sxtb	r2, r3
 8001ebc:	79bb      	ldrb	r3, [r7, #6]
 8001ebe:	f003 0307 	and.w	r3, r3, #7
 8001ec2:	2101      	movs	r1, #1
 8001ec4:	fa01 f303 	lsl.w	r3, r1, r3
 8001ec8:	b25b      	sxtb	r3, r3
 8001eca:	43db      	mvns	r3, r3
 8001ecc:	b25b      	sxtb	r3, r3
 8001ece:	4013      	ands	r3, r2
 8001ed0:	b259      	sxtb	r1, r3
 8001ed2:	79fa      	ldrb	r2, [r7, #7]
 8001ed4:	4603      	mov	r3, r0
 8001ed6:	01db      	lsls	r3, r3, #7
 8001ed8:	4413      	add	r3, r2
 8001eda:	b2c9      	uxtb	r1, r1
 8001edc:	4a03      	ldr	r2, [pc, #12]	; (8001eec <ssd1306_DrawPixel+0xa0>)
 8001ede:	54d1      	strb	r1, [r2, r3]
 8001ee0:	e000      	b.n	8001ee4 <ssd1306_DrawPixel+0x98>
        return;
 8001ee2:	bf00      	nop
    }
}
 8001ee4:	370c      	adds	r7, #12
 8001ee6:	46bd      	mov	sp, r7
 8001ee8:	bc80      	pop	{r7}
 8001eea:	4770      	bx	lr
 8001eec:	20000700 	.word	0x20000700

08001ef0 <ssd1306_WriteChar>:
 * Draw 1 char to the screen buffer
 * ch       => char om weg te schrijven
 * Font     => Font waarmee we gaan schrijven
 * color    => Black or White
 */
char ssd1306_WriteChar(char ch, FontDef Font, SSD1306_COLOR color) {
 8001ef0:	b590      	push	{r4, r7, lr}
 8001ef2:	b089      	sub	sp, #36	; 0x24
 8001ef4:	af00      	add	r7, sp, #0
 8001ef6:	4604      	mov	r4, r0
 8001ef8:	1d38      	adds	r0, r7, #4
 8001efa:	e880 0006 	stmia.w	r0, {r1, r2}
 8001efe:	461a      	mov	r2, r3
 8001f00:	4623      	mov	r3, r4
 8001f02:	73fb      	strb	r3, [r7, #15]
 8001f04:	4613      	mov	r3, r2
 8001f06:	73bb      	strb	r3, [r7, #14]
    uint32_t i, b, j;
    
    // Check if character is valid
    if (ch < 32 || ch > 126)
 8001f08:	7bfb      	ldrb	r3, [r7, #15]
 8001f0a:	2b1f      	cmp	r3, #31
 8001f0c:	d902      	bls.n	8001f14 <ssd1306_WriteChar+0x24>
 8001f0e:	7bfb      	ldrb	r3, [r7, #15]
 8001f10:	2b7e      	cmp	r3, #126	; 0x7e
 8001f12:	d901      	bls.n	8001f18 <ssd1306_WriteChar+0x28>
        return 0;
 8001f14:	2300      	movs	r3, #0
 8001f16:	e06d      	b.n	8001ff4 <ssd1306_WriteChar+0x104>
    
    // Check remaining space on current line
    if (SSD1306_WIDTH < (SSD1306.CurrentX + Font.FontWidth) ||
 8001f18:	4b38      	ldr	r3, [pc, #224]	; (8001ffc <ssd1306_WriteChar+0x10c>)
 8001f1a:	881b      	ldrh	r3, [r3, #0]
 8001f1c:	461a      	mov	r2, r3
 8001f1e:	793b      	ldrb	r3, [r7, #4]
 8001f20:	4413      	add	r3, r2
 8001f22:	2b80      	cmp	r3, #128	; 0x80
 8001f24:	dc06      	bgt.n	8001f34 <ssd1306_WriteChar+0x44>
        SSD1306_HEIGHT < (SSD1306.CurrentY + Font.FontHeight))
 8001f26:	4b35      	ldr	r3, [pc, #212]	; (8001ffc <ssd1306_WriteChar+0x10c>)
 8001f28:	885b      	ldrh	r3, [r3, #2]
 8001f2a:	461a      	mov	r2, r3
 8001f2c:	797b      	ldrb	r3, [r7, #5]
 8001f2e:	4413      	add	r3, r2
    if (SSD1306_WIDTH < (SSD1306.CurrentX + Font.FontWidth) ||
 8001f30:	2b40      	cmp	r3, #64	; 0x40
 8001f32:	dd01      	ble.n	8001f38 <ssd1306_WriteChar+0x48>
    {
        // Not enough space on current line
        return 0;
 8001f34:	2300      	movs	r3, #0
 8001f36:	e05d      	b.n	8001ff4 <ssd1306_WriteChar+0x104>
    }
    
    // Use the font to write
    for(i = 0; i < Font.FontHeight; i++) {
 8001f38:	2300      	movs	r3, #0
 8001f3a:	61fb      	str	r3, [r7, #28]
 8001f3c:	e04c      	b.n	8001fd8 <ssd1306_WriteChar+0xe8>
        b = Font.data[(ch - 32) * Font.FontHeight + i];
 8001f3e:	68ba      	ldr	r2, [r7, #8]
 8001f40:	7bfb      	ldrb	r3, [r7, #15]
 8001f42:	3b20      	subs	r3, #32
 8001f44:	7979      	ldrb	r1, [r7, #5]
 8001f46:	fb01 f303 	mul.w	r3, r1, r3
 8001f4a:	4619      	mov	r1, r3
 8001f4c:	69fb      	ldr	r3, [r7, #28]
 8001f4e:	440b      	add	r3, r1
 8001f50:	005b      	lsls	r3, r3, #1
 8001f52:	4413      	add	r3, r2
 8001f54:	881b      	ldrh	r3, [r3, #0]
 8001f56:	617b      	str	r3, [r7, #20]
        for(j = 0; j < Font.FontWidth; j++) {
 8001f58:	2300      	movs	r3, #0
 8001f5a:	61bb      	str	r3, [r7, #24]
 8001f5c:	e034      	b.n	8001fc8 <ssd1306_WriteChar+0xd8>
            if((b << j) & 0x8000)  {
 8001f5e:	697a      	ldr	r2, [r7, #20]
 8001f60:	69bb      	ldr	r3, [r7, #24]
 8001f62:	fa02 f303 	lsl.w	r3, r2, r3
 8001f66:	f403 4300 	and.w	r3, r3, #32768	; 0x8000
 8001f6a:	2b00      	cmp	r3, #0
 8001f6c:	d012      	beq.n	8001f94 <ssd1306_WriteChar+0xa4>
                ssd1306_DrawPixel(SSD1306.CurrentX + j, (SSD1306.CurrentY + i), (SSD1306_COLOR) color);
 8001f6e:	4b23      	ldr	r3, [pc, #140]	; (8001ffc <ssd1306_WriteChar+0x10c>)
 8001f70:	881b      	ldrh	r3, [r3, #0]
 8001f72:	b2da      	uxtb	r2, r3
 8001f74:	69bb      	ldr	r3, [r7, #24]
 8001f76:	b2db      	uxtb	r3, r3
 8001f78:	4413      	add	r3, r2
 8001f7a:	b2d8      	uxtb	r0, r3
 8001f7c:	4b1f      	ldr	r3, [pc, #124]	; (8001ffc <ssd1306_WriteChar+0x10c>)
 8001f7e:	885b      	ldrh	r3, [r3, #2]
 8001f80:	b2da      	uxtb	r2, r3
 8001f82:	69fb      	ldr	r3, [r7, #28]
 8001f84:	b2db      	uxtb	r3, r3
 8001f86:	4413      	add	r3, r2
 8001f88:	b2db      	uxtb	r3, r3
 8001f8a:	7bba      	ldrb	r2, [r7, #14]
 8001f8c:	4619      	mov	r1, r3
 8001f8e:	f7ff ff5d 	bl	8001e4c <ssd1306_DrawPixel>
 8001f92:	e016      	b.n	8001fc2 <ssd1306_WriteChar+0xd2>
            } else {
                ssd1306_DrawPixel(SSD1306.CurrentX + j, (SSD1306.CurrentY + i), (SSD1306_COLOR)!color);
 8001f94:	4b19      	ldr	r3, [pc, #100]	; (8001ffc <ssd1306_WriteChar+0x10c>)
 8001f96:	881b      	ldrh	r3, [r3, #0]
 8001f98:	b2da      	uxtb	r2, r3
 8001f9a:	69bb      	ldr	r3, [r7, #24]
 8001f9c:	b2db      	uxtb	r3, r3
 8001f9e:	4413      	add	r3, r2
 8001fa0:	b2d8      	uxtb	r0, r3
 8001fa2:	4b16      	ldr	r3, [pc, #88]	; (8001ffc <ssd1306_WriteChar+0x10c>)
 8001fa4:	885b      	ldrh	r3, [r3, #2]
 8001fa6:	b2da      	uxtb	r2, r3
 8001fa8:	69fb      	ldr	r3, [r7, #28]
 8001faa:	b2db      	uxtb	r3, r3
 8001fac:	4413      	add	r3, r2
 8001fae:	b2d9      	uxtb	r1, r3
 8001fb0:	7bbb      	ldrb	r3, [r7, #14]
 8001fb2:	2b00      	cmp	r3, #0
 8001fb4:	bf0c      	ite	eq
 8001fb6:	2301      	moveq	r3, #1
 8001fb8:	2300      	movne	r3, #0
 8001fba:	b2db      	uxtb	r3, r3
 8001fbc:	461a      	mov	r2, r3
 8001fbe:	f7ff ff45 	bl	8001e4c <ssd1306_DrawPixel>
        for(j = 0; j < Font.FontWidth; j++) {
 8001fc2:	69bb      	ldr	r3, [r7, #24]
 8001fc4:	3301      	adds	r3, #1
 8001fc6:	61bb      	str	r3, [r7, #24]
 8001fc8:	793b      	ldrb	r3, [r7, #4]
 8001fca:	461a      	mov	r2, r3
 8001fcc:	69bb      	ldr	r3, [r7, #24]
 8001fce:	4293      	cmp	r3, r2
 8001fd0:	d3c5      	bcc.n	8001f5e <ssd1306_WriteChar+0x6e>
    for(i = 0; i < Font.FontHeight; i++) {
 8001fd2:	69fb      	ldr	r3, [r7, #28]
 8001fd4:	3301      	adds	r3, #1
 8001fd6:	61fb      	str	r3, [r7, #28]
 8001fd8:	797b      	ldrb	r3, [r7, #5]
 8001fda:	461a      	mov	r2, r3
 8001fdc:	69fb      	ldr	r3, [r7, #28]
 8001fde:	4293      	cmp	r3, r2
 8001fe0:	d3ad      	bcc.n	8001f3e <ssd1306_WriteChar+0x4e>
            }
        }
    }
    
    // The current space is now taken
    SSD1306.CurrentX += Font.FontWidth;
 8001fe2:	4b06      	ldr	r3, [pc, #24]	; (8001ffc <ssd1306_WriteChar+0x10c>)
 8001fe4:	881a      	ldrh	r2, [r3, #0]
 8001fe6:	793b      	ldrb	r3, [r7, #4]
 8001fe8:	b29b      	uxth	r3, r3
 8001fea:	4413      	add	r3, r2
 8001fec:	b29a      	uxth	r2, r3
 8001fee:	4b03      	ldr	r3, [pc, #12]	; (8001ffc <ssd1306_WriteChar+0x10c>)
 8001ff0:	801a      	strh	r2, [r3, #0]
    
    // Return written char for validation
    return ch;
 8001ff2:	7bfb      	ldrb	r3, [r7, #15]
}
 8001ff4:	4618      	mov	r0, r3
 8001ff6:	3724      	adds	r7, #36	; 0x24
 8001ff8:	46bd      	mov	sp, r7
 8001ffa:	bd90      	pop	{r4, r7, pc}
 8001ffc:	20000b00 	.word	0x20000b00

08002000 <ssd1306_WriteString>:

/* Write full string to screenbuffer */
char ssd1306_WriteString(char* str, FontDef Font, SSD1306_COLOR color) {
 8002000:	b580      	push	{r7, lr}
 8002002:	b084      	sub	sp, #16
 8002004:	af00      	add	r7, sp, #0
 8002006:	60f8      	str	r0, [r7, #12]
 8002008:	1d38      	adds	r0, r7, #4
 800200a:	e880 0006 	stmia.w	r0, {r1, r2}
 800200e:	70fb      	strb	r3, [r7, #3]
    while (*str) {
 8002010:	e012      	b.n	8002038 <ssd1306_WriteString+0x38>
        if (ssd1306_WriteChar(*str, Font, color) != *str) {
 8002012:	68fb      	ldr	r3, [r7, #12]
 8002014:	7818      	ldrb	r0, [r3, #0]
 8002016:	78fb      	ldrb	r3, [r7, #3]
 8002018:	1d3a      	adds	r2, r7, #4
 800201a:	ca06      	ldmia	r2, {r1, r2}
 800201c:	f7ff ff68 	bl	8001ef0 <ssd1306_WriteChar>
 8002020:	4603      	mov	r3, r0
 8002022:	461a      	mov	r2, r3
 8002024:	68fb      	ldr	r3, [r7, #12]
 8002026:	781b      	ldrb	r3, [r3, #0]
 8002028:	429a      	cmp	r2, r3
 800202a:	d002      	beq.n	8002032 <ssd1306_WriteString+0x32>
            // Char could not be written
            return *str;
 800202c:	68fb      	ldr	r3, [r7, #12]
 800202e:	781b      	ldrb	r3, [r3, #0]
 8002030:	e008      	b.n	8002044 <ssd1306_WriteString+0x44>
        }
        str++;
 8002032:	68fb      	ldr	r3, [r7, #12]
 8002034:	3301      	adds	r3, #1
 8002036:	60fb      	str	r3, [r7, #12]
    while (*str) {
 8002038:	68fb      	ldr	r3, [r7, #12]
 800203a:	781b      	ldrb	r3, [r3, #0]
 800203c:	2b00      	cmp	r3, #0
 800203e:	d1e8      	bne.n	8002012 <ssd1306_WriteString+0x12>
    }
    
    // Everything ok
    return *str;
 8002040:	68fb      	ldr	r3, [r7, #12]
 8002042:	781b      	ldrb	r3, [r3, #0]
}
 8002044:	4618      	mov	r0, r3
 8002046:	3710      	adds	r7, #16
 8002048:	46bd      	mov	sp, r7
 800204a:	bd80      	pop	{r7, pc}

0800204c <ssd1306_SetCursor>:

/* Position the cursor */
void ssd1306_SetCursor(uint8_t x, uint8_t y) {
 800204c:	b480      	push	{r7}
 800204e:	b083      	sub	sp, #12
 8002050:	af00      	add	r7, sp, #0
 8002052:	4603      	mov	r3, r0
 8002054:	460a      	mov	r2, r1
 8002056:	71fb      	strb	r3, [r7, #7]
 8002058:	4613      	mov	r3, r2
 800205a:	71bb      	strb	r3, [r7, #6]
    SSD1306.CurrentX = x;
 800205c:	79fb      	ldrb	r3, [r7, #7]
 800205e:	b29a      	uxth	r2, r3
 8002060:	4b05      	ldr	r3, [pc, #20]	; (8002078 <ssd1306_SetCursor+0x2c>)
 8002062:	801a      	strh	r2, [r3, #0]
    SSD1306.CurrentY = y;
 8002064:	79bb      	ldrb	r3, [r7, #6]
 8002066:	b29a      	uxth	r2, r3
 8002068:	4b03      	ldr	r3, [pc, #12]	; (8002078 <ssd1306_SetCursor+0x2c>)
 800206a:	805a      	strh	r2, [r3, #2]
}
 800206c:	bf00      	nop
 800206e:	370c      	adds	r7, #12
 8002070:	46bd      	mov	sp, r7
 8002072:	bc80      	pop	{r7}
 8002074:	4770      	bx	lr
 8002076:	bf00      	nop
 8002078:	20000b00 	.word	0x20000b00

0800207c <ssd1306_SetContrast>:
        }
    }
    return;
}

void ssd1306_SetContrast(const uint8_t value) {
 800207c:	b580      	push	{r7, lr}
 800207e:	b084      	sub	sp, #16
 8002080:	af00      	add	r7, sp, #0
 8002082:	4603      	mov	r3, r0
 8002084:	71fb      	strb	r3, [r7, #7]
    const uint8_t kSetContrastControlRegister = 0x81;
 8002086:	2381      	movs	r3, #129	; 0x81
 8002088:	73fb      	strb	r3, [r7, #15]
    ssd1306_WriteCommand(kSetContrastControlRegister);
 800208a:	7bfb      	ldrb	r3, [r7, #15]
 800208c:	4618      	mov	r0, r3
 800208e:	f7ff fe01 	bl	8001c94 <ssd1306_WriteCommand>
    ssd1306_WriteCommand(value);
 8002092:	79fb      	ldrb	r3, [r7, #7]
 8002094:	4618      	mov	r0, r3
 8002096:	f7ff fdfd 	bl	8001c94 <ssd1306_WriteCommand>
}
 800209a:	bf00      	nop
 800209c:	3710      	adds	r7, #16
 800209e:	46bd      	mov	sp, r7
 80020a0:	bd80      	pop	{r7, pc}
	...

080020a4 <ssd1306_SetDisplayOn>:

void ssd1306_SetDisplayOn(const uint8_t on) {
 80020a4:	b580      	push	{r7, lr}
 80020a6:	b084      	sub	sp, #16
 80020a8:	af00      	add	r7, sp, #0
 80020aa:	4603      	mov	r3, r0
 80020ac:	71fb      	strb	r3, [r7, #7]
    uint8_t value;
    if (on) {
 80020ae:	79fb      	ldrb	r3, [r7, #7]
 80020b0:	2b00      	cmp	r3, #0
 80020b2:	d005      	beq.n	80020c0 <ssd1306_SetDisplayOn+0x1c>
        value = 0xAF;   // Display on
 80020b4:	23af      	movs	r3, #175	; 0xaf
 80020b6:	73fb      	strb	r3, [r7, #15]
        SSD1306.DisplayOn = 1;
 80020b8:	4b08      	ldr	r3, [pc, #32]	; (80020dc <ssd1306_SetDisplayOn+0x38>)
 80020ba:	2201      	movs	r2, #1
 80020bc:	715a      	strb	r2, [r3, #5]
 80020be:	e004      	b.n	80020ca <ssd1306_SetDisplayOn+0x26>
    } else {
        value = 0xAE;   // Display off
 80020c0:	23ae      	movs	r3, #174	; 0xae
 80020c2:	73fb      	strb	r3, [r7, #15]
        SSD1306.DisplayOn = 0;
 80020c4:	4b05      	ldr	r3, [pc, #20]	; (80020dc <ssd1306_SetDisplayOn+0x38>)
 80020c6:	2200      	movs	r2, #0
 80020c8:	715a      	strb	r2, [r3, #5]
    }
    ssd1306_WriteCommand(value);
 80020ca:	7bfb      	ldrb	r3, [r7, #15]
 80020cc:	4618      	mov	r0, r3
 80020ce:	f7ff fde1 	bl	8001c94 <ssd1306_WriteCommand>
}
 80020d2:	bf00      	nop
 80020d4:	3710      	adds	r7, #16
 80020d6:	46bd      	mov	sp, r7
 80020d8:	bd80      	pop	{r7, pc}
 80020da:	bf00      	nop
 80020dc:	20000b00 	.word	0x20000b00

080020e0 <HAL_MspInit>:
void HAL_TIM_MspPostInit(TIM_HandleTypeDef *htim);
                    /**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 80020e0:	b480      	push	{r7}
 80020e2:	b085      	sub	sp, #20
 80020e4:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_AFIO_CLK_ENABLE();
 80020e6:	4b15      	ldr	r3, [pc, #84]	; (800213c <HAL_MspInit+0x5c>)
 80020e8:	699b      	ldr	r3, [r3, #24]
 80020ea:	4a14      	ldr	r2, [pc, #80]	; (800213c <HAL_MspInit+0x5c>)
 80020ec:	f043 0301 	orr.w	r3, r3, #1
 80020f0:	6193      	str	r3, [r2, #24]
 80020f2:	4b12      	ldr	r3, [pc, #72]	; (800213c <HAL_MspInit+0x5c>)
 80020f4:	699b      	ldr	r3, [r3, #24]
 80020f6:	f003 0301 	and.w	r3, r3, #1
 80020fa:	60bb      	str	r3, [r7, #8]
 80020fc:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_PWR_CLK_ENABLE();
 80020fe:	4b0f      	ldr	r3, [pc, #60]	; (800213c <HAL_MspInit+0x5c>)
 8002100:	69db      	ldr	r3, [r3, #28]
 8002102:	4a0e      	ldr	r2, [pc, #56]	; (800213c <HAL_MspInit+0x5c>)
 8002104:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8002108:	61d3      	str	r3, [r2, #28]
 800210a:	4b0c      	ldr	r3, [pc, #48]	; (800213c <HAL_MspInit+0x5c>)
 800210c:	69db      	ldr	r3, [r3, #28]
 800210e:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8002112:	607b      	str	r3, [r7, #4]
 8002114:	687b      	ldr	r3, [r7, #4]

  /* System interrupt init*/

  /** NOJTAG: JTAG-DP Disabled and SW-DP Enabled
  */
  __HAL_AFIO_REMAP_SWJ_NOJTAG();
 8002116:	4b0a      	ldr	r3, [pc, #40]	; (8002140 <HAL_MspInit+0x60>)
 8002118:	685b      	ldr	r3, [r3, #4]
 800211a:	60fb      	str	r3, [r7, #12]
 800211c:	68fb      	ldr	r3, [r7, #12]
 800211e:	f023 63e0 	bic.w	r3, r3, #117440512	; 0x7000000
 8002122:	60fb      	str	r3, [r7, #12]
 8002124:	68fb      	ldr	r3, [r7, #12]
 8002126:	f043 7300 	orr.w	r3, r3, #33554432	; 0x2000000
 800212a:	60fb      	str	r3, [r7, #12]
 800212c:	4a04      	ldr	r2, [pc, #16]	; (8002140 <HAL_MspInit+0x60>)
 800212e:	68fb      	ldr	r3, [r7, #12]
 8002130:	6053      	str	r3, [r2, #4]

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 8002132:	bf00      	nop
 8002134:	3714      	adds	r7, #20
 8002136:	46bd      	mov	sp, r7
 8002138:	bc80      	pop	{r7}
 800213a:	4770      	bx	lr
 800213c:	40021000 	.word	0x40021000
 8002140:	40010000 	.word	0x40010000

08002144 <HAL_ADC_MspInit>:
* This function configures the hardware resources used in this example
* @param hadc: ADC handle pointer
* @retval None
*/
void HAL_ADC_MspInit(ADC_HandleTypeDef* hadc)
{
 8002144:	b580      	push	{r7, lr}
 8002146:	b088      	sub	sp, #32
 8002148:	af00      	add	r7, sp, #0
 800214a:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 800214c:	f107 0310 	add.w	r3, r7, #16
 8002150:	2200      	movs	r2, #0
 8002152:	601a      	str	r2, [r3, #0]
 8002154:	605a      	str	r2, [r3, #4]
 8002156:	609a      	str	r2, [r3, #8]
 8002158:	60da      	str	r2, [r3, #12]
  if(hadc->Instance==ADC2)
 800215a:	687b      	ldr	r3, [r7, #4]
 800215c:	681b      	ldr	r3, [r3, #0]
 800215e:	4a14      	ldr	r2, [pc, #80]	; (80021b0 <HAL_ADC_MspInit+0x6c>)
 8002160:	4293      	cmp	r3, r2
 8002162:	d121      	bne.n	80021a8 <HAL_ADC_MspInit+0x64>
  {
  /* USER CODE BEGIN ADC2_MspInit 0 */

  /* USER CODE END ADC2_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_ADC2_CLK_ENABLE();
 8002164:	4b13      	ldr	r3, [pc, #76]	; (80021b4 <HAL_ADC_MspInit+0x70>)
 8002166:	699b      	ldr	r3, [r3, #24]
 8002168:	4a12      	ldr	r2, [pc, #72]	; (80021b4 <HAL_ADC_MspInit+0x70>)
 800216a:	f443 6380 	orr.w	r3, r3, #1024	; 0x400
 800216e:	6193      	str	r3, [r2, #24]
 8002170:	4b10      	ldr	r3, [pc, #64]	; (80021b4 <HAL_ADC_MspInit+0x70>)
 8002172:	699b      	ldr	r3, [r3, #24]
 8002174:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8002178:	60fb      	str	r3, [r7, #12]
 800217a:	68fb      	ldr	r3, [r7, #12]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 800217c:	4b0d      	ldr	r3, [pc, #52]	; (80021b4 <HAL_ADC_MspInit+0x70>)
 800217e:	699b      	ldr	r3, [r3, #24]
 8002180:	4a0c      	ldr	r2, [pc, #48]	; (80021b4 <HAL_ADC_MspInit+0x70>)
 8002182:	f043 0304 	orr.w	r3, r3, #4
 8002186:	6193      	str	r3, [r2, #24]
 8002188:	4b0a      	ldr	r3, [pc, #40]	; (80021b4 <HAL_ADC_MspInit+0x70>)
 800218a:	699b      	ldr	r3, [r3, #24]
 800218c:	f003 0304 	and.w	r3, r3, #4
 8002190:	60bb      	str	r3, [r7, #8]
 8002192:	68bb      	ldr	r3, [r7, #8]
    /**ADC2 GPIO Configuration
    PA1     ------> ADC2_IN1
    PA2     ------> ADC2_IN2
    PA3     ------> ADC2_IN3
    */
    GPIO_InitStruct.Pin = GPIO_PIN_1|GPIO_PIN_2|GPIO_PIN_3;
 8002194:	230e      	movs	r3, #14
 8002196:	613b      	str	r3, [r7, #16]
    GPIO_InitStruct.Mode = GPIO_MODE_ANALOG;
 8002198:	2303      	movs	r3, #3
 800219a:	617b      	str	r3, [r7, #20]
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 800219c:	f107 0310 	add.w	r3, r7, #16
 80021a0:	4619      	mov	r1, r3
 80021a2:	4805      	ldr	r0, [pc, #20]	; (80021b8 <HAL_ADC_MspInit+0x74>)
 80021a4:	f001 f808 	bl	80031b8 <HAL_GPIO_Init>
  /* USER CODE BEGIN ADC2_MspInit 1 */

  /* USER CODE END ADC2_MspInit 1 */
  }

}
 80021a8:	bf00      	nop
 80021aa:	3720      	adds	r7, #32
 80021ac:	46bd      	mov	sp, r7
 80021ae:	bd80      	pop	{r7, pc}
 80021b0:	40012800 	.word	0x40012800
 80021b4:	40021000 	.word	0x40021000
 80021b8:	40010800 	.word	0x40010800

080021bc <HAL_I2C_MspInit>:
* This function configures the hardware resources used in this example
* @param hi2c: I2C handle pointer
* @retval None
*/
void HAL_I2C_MspInit(I2C_HandleTypeDef* hi2c)
{
 80021bc:	b580      	push	{r7, lr}
 80021be:	b08a      	sub	sp, #40	; 0x28
 80021c0:	af00      	add	r7, sp, #0
 80021c2:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 80021c4:	f107 0314 	add.w	r3, r7, #20
 80021c8:	2200      	movs	r2, #0
 80021ca:	601a      	str	r2, [r3, #0]
 80021cc:	605a      	str	r2, [r3, #4]
 80021ce:	609a      	str	r2, [r3, #8]
 80021d0:	60da      	str	r2, [r3, #12]
  if(hi2c->Instance==I2C1)
 80021d2:	687b      	ldr	r3, [r7, #4]
 80021d4:	681b      	ldr	r3, [r3, #0]
 80021d6:	4a1d      	ldr	r2, [pc, #116]	; (800224c <HAL_I2C_MspInit+0x90>)
 80021d8:	4293      	cmp	r3, r2
 80021da:	d132      	bne.n	8002242 <HAL_I2C_MspInit+0x86>
  {
  /* USER CODE BEGIN I2C1_MspInit 0 */

  /* USER CODE END I2C1_MspInit 0 */

    __HAL_RCC_GPIOB_CLK_ENABLE();
 80021dc:	4b1c      	ldr	r3, [pc, #112]	; (8002250 <HAL_I2C_MspInit+0x94>)
 80021de:	699b      	ldr	r3, [r3, #24]
 80021e0:	4a1b      	ldr	r2, [pc, #108]	; (8002250 <HAL_I2C_MspInit+0x94>)
 80021e2:	f043 0308 	orr.w	r3, r3, #8
 80021e6:	6193      	str	r3, [r2, #24]
 80021e8:	4b19      	ldr	r3, [pc, #100]	; (8002250 <HAL_I2C_MspInit+0x94>)
 80021ea:	699b      	ldr	r3, [r3, #24]
 80021ec:	f003 0308 	and.w	r3, r3, #8
 80021f0:	613b      	str	r3, [r7, #16]
 80021f2:	693b      	ldr	r3, [r7, #16]
    /**I2C1 GPIO Configuration
    PB8     ------> I2C1_SCL
    PB9     ------> I2C1_SDA
    */
    GPIO_InitStruct.Pin = GPIO_PIN_8|GPIO_PIN_9;
 80021f4:	f44f 7340 	mov.w	r3, #768	; 0x300
 80021f8:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_OD;
 80021fa:	2312      	movs	r3, #18
 80021fc:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_HIGH;
 80021fe:	2303      	movs	r3, #3
 8002200:	623b      	str	r3, [r7, #32]
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8002202:	f107 0314 	add.w	r3, r7, #20
 8002206:	4619      	mov	r1, r3
 8002208:	4812      	ldr	r0, [pc, #72]	; (8002254 <HAL_I2C_MspInit+0x98>)
 800220a:	f000 ffd5 	bl	80031b8 <HAL_GPIO_Init>

    __HAL_AFIO_REMAP_I2C1_ENABLE();
 800220e:	4b12      	ldr	r3, [pc, #72]	; (8002258 <HAL_I2C_MspInit+0x9c>)
 8002210:	685b      	ldr	r3, [r3, #4]
 8002212:	627b      	str	r3, [r7, #36]	; 0x24
 8002214:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8002216:	f043 63e0 	orr.w	r3, r3, #117440512	; 0x7000000
 800221a:	627b      	str	r3, [r7, #36]	; 0x24
 800221c:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800221e:	f043 0302 	orr.w	r3, r3, #2
 8002222:	627b      	str	r3, [r7, #36]	; 0x24
 8002224:	4a0c      	ldr	r2, [pc, #48]	; (8002258 <HAL_I2C_MspInit+0x9c>)
 8002226:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8002228:	6053      	str	r3, [r2, #4]

    /* Peripheral clock enable */
    __HAL_RCC_I2C1_CLK_ENABLE();
 800222a:	4b09      	ldr	r3, [pc, #36]	; (8002250 <HAL_I2C_MspInit+0x94>)
 800222c:	69db      	ldr	r3, [r3, #28]
 800222e:	4a08      	ldr	r2, [pc, #32]	; (8002250 <HAL_I2C_MspInit+0x94>)
 8002230:	f443 1300 	orr.w	r3, r3, #2097152	; 0x200000
 8002234:	61d3      	str	r3, [r2, #28]
 8002236:	4b06      	ldr	r3, [pc, #24]	; (8002250 <HAL_I2C_MspInit+0x94>)
 8002238:	69db      	ldr	r3, [r3, #28]
 800223a:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 800223e:	60fb      	str	r3, [r7, #12]
 8002240:	68fb      	ldr	r3, [r7, #12]
  /* USER CODE BEGIN I2C1_MspInit 1 */

  /* USER CODE END I2C1_MspInit 1 */
  }

}
 8002242:	bf00      	nop
 8002244:	3728      	adds	r7, #40	; 0x28
 8002246:	46bd      	mov	sp, r7
 8002248:	bd80      	pop	{r7, pc}
 800224a:	bf00      	nop
 800224c:	40005400 	.word	0x40005400
 8002250:	40021000 	.word	0x40021000
 8002254:	40010c00 	.word	0x40010c00
 8002258:	40010000 	.word	0x40010000

0800225c <HAL_TIM_Base_MspInit>:
* This function configures the hardware resources used in this example
* @param htim_base: TIM_Base handle pointer
* @retval None
*/
void HAL_TIM_Base_MspInit(TIM_HandleTypeDef* htim_base)
{
 800225c:	b580      	push	{r7, lr}
 800225e:	b086      	sub	sp, #24
 8002260:	af00      	add	r7, sp, #0
 8002262:	6078      	str	r0, [r7, #4]
  if(htim_base->Instance==TIM1)
 8002264:	687b      	ldr	r3, [r7, #4]
 8002266:	681b      	ldr	r3, [r3, #0]
 8002268:	4a28      	ldr	r2, [pc, #160]	; (800230c <HAL_TIM_Base_MspInit+0xb0>)
 800226a:	4293      	cmp	r3, r2
 800226c:	d10c      	bne.n	8002288 <HAL_TIM_Base_MspInit+0x2c>
  {
  /* USER CODE BEGIN TIM1_MspInit 0 */

  /* USER CODE END TIM1_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_TIM1_CLK_ENABLE();
 800226e:	4b28      	ldr	r3, [pc, #160]	; (8002310 <HAL_TIM_Base_MspInit+0xb4>)
 8002270:	699b      	ldr	r3, [r3, #24]
 8002272:	4a27      	ldr	r2, [pc, #156]	; (8002310 <HAL_TIM_Base_MspInit+0xb4>)
 8002274:	f443 6300 	orr.w	r3, r3, #2048	; 0x800
 8002278:	6193      	str	r3, [r2, #24]
 800227a:	4b25      	ldr	r3, [pc, #148]	; (8002310 <HAL_TIM_Base_MspInit+0xb4>)
 800227c:	699b      	ldr	r3, [r3, #24]
 800227e:	f403 6300 	and.w	r3, r3, #2048	; 0x800
 8002282:	617b      	str	r3, [r7, #20]
 8002284:	697b      	ldr	r3, [r7, #20]
  /* USER CODE BEGIN TIM4_MspInit 1 */

  /* USER CODE END TIM4_MspInit 1 */
  }

}
 8002286:	e03c      	b.n	8002302 <HAL_TIM_Base_MspInit+0xa6>
  else if(htim_base->Instance==TIM2)
 8002288:	687b      	ldr	r3, [r7, #4]
 800228a:	681b      	ldr	r3, [r3, #0]
 800228c:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8002290:	d10c      	bne.n	80022ac <HAL_TIM_Base_MspInit+0x50>
    __HAL_RCC_TIM2_CLK_ENABLE();
 8002292:	4b1f      	ldr	r3, [pc, #124]	; (8002310 <HAL_TIM_Base_MspInit+0xb4>)
 8002294:	69db      	ldr	r3, [r3, #28]
 8002296:	4a1e      	ldr	r2, [pc, #120]	; (8002310 <HAL_TIM_Base_MspInit+0xb4>)
 8002298:	f043 0301 	orr.w	r3, r3, #1
 800229c:	61d3      	str	r3, [r2, #28]
 800229e:	4b1c      	ldr	r3, [pc, #112]	; (8002310 <HAL_TIM_Base_MspInit+0xb4>)
 80022a0:	69db      	ldr	r3, [r3, #28]
 80022a2:	f003 0301 	and.w	r3, r3, #1
 80022a6:	613b      	str	r3, [r7, #16]
 80022a8:	693b      	ldr	r3, [r7, #16]
}
 80022aa:	e02a      	b.n	8002302 <HAL_TIM_Base_MspInit+0xa6>
  else if(htim_base->Instance==TIM3)
 80022ac:	687b      	ldr	r3, [r7, #4]
 80022ae:	681b      	ldr	r3, [r3, #0]
 80022b0:	4a18      	ldr	r2, [pc, #96]	; (8002314 <HAL_TIM_Base_MspInit+0xb8>)
 80022b2:	4293      	cmp	r3, r2
 80022b4:	d114      	bne.n	80022e0 <HAL_TIM_Base_MspInit+0x84>
    __HAL_RCC_TIM3_CLK_ENABLE();
 80022b6:	4b16      	ldr	r3, [pc, #88]	; (8002310 <HAL_TIM_Base_MspInit+0xb4>)
 80022b8:	69db      	ldr	r3, [r3, #28]
 80022ba:	4a15      	ldr	r2, [pc, #84]	; (8002310 <HAL_TIM_Base_MspInit+0xb4>)
 80022bc:	f043 0302 	orr.w	r3, r3, #2
 80022c0:	61d3      	str	r3, [r2, #28]
 80022c2:	4b13      	ldr	r3, [pc, #76]	; (8002310 <HAL_TIM_Base_MspInit+0xb4>)
 80022c4:	69db      	ldr	r3, [r3, #28]
 80022c6:	f003 0302 	and.w	r3, r3, #2
 80022ca:	60fb      	str	r3, [r7, #12]
 80022cc:	68fb      	ldr	r3, [r7, #12]
    HAL_NVIC_SetPriority(TIM3_IRQn, 0, 0);
 80022ce:	2200      	movs	r2, #0
 80022d0:	2100      	movs	r1, #0
 80022d2:	201d      	movs	r0, #29
 80022d4:	f000 ff39 	bl	800314a <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(TIM3_IRQn);
 80022d8:	201d      	movs	r0, #29
 80022da:	f000 ff52 	bl	8003182 <HAL_NVIC_EnableIRQ>
}
 80022de:	e010      	b.n	8002302 <HAL_TIM_Base_MspInit+0xa6>
  else if(htim_base->Instance==TIM4)
 80022e0:	687b      	ldr	r3, [r7, #4]
 80022e2:	681b      	ldr	r3, [r3, #0]
 80022e4:	4a0c      	ldr	r2, [pc, #48]	; (8002318 <HAL_TIM_Base_MspInit+0xbc>)
 80022e6:	4293      	cmp	r3, r2
 80022e8:	d10b      	bne.n	8002302 <HAL_TIM_Base_MspInit+0xa6>
    __HAL_RCC_TIM4_CLK_ENABLE();
 80022ea:	4b09      	ldr	r3, [pc, #36]	; (8002310 <HAL_TIM_Base_MspInit+0xb4>)
 80022ec:	69db      	ldr	r3, [r3, #28]
 80022ee:	4a08      	ldr	r2, [pc, #32]	; (8002310 <HAL_TIM_Base_MspInit+0xb4>)
 80022f0:	f043 0304 	orr.w	r3, r3, #4
 80022f4:	61d3      	str	r3, [r2, #28]
 80022f6:	4b06      	ldr	r3, [pc, #24]	; (8002310 <HAL_TIM_Base_MspInit+0xb4>)
 80022f8:	69db      	ldr	r3, [r3, #28]
 80022fa:	f003 0304 	and.w	r3, r3, #4
 80022fe:	60bb      	str	r3, [r7, #8]
 8002300:	68bb      	ldr	r3, [r7, #8]
}
 8002302:	bf00      	nop
 8002304:	3718      	adds	r7, #24
 8002306:	46bd      	mov	sp, r7
 8002308:	bd80      	pop	{r7, pc}
 800230a:	bf00      	nop
 800230c:	40012c00 	.word	0x40012c00
 8002310:	40021000 	.word	0x40021000
 8002314:	40000400 	.word	0x40000400
 8002318:	40000800 	.word	0x40000800

0800231c <HAL_TIM_MspPostInit>:

void HAL_TIM_MspPostInit(TIM_HandleTypeDef* htim)
{
 800231c:	b580      	push	{r7, lr}
 800231e:	b088      	sub	sp, #32
 8002320:	af00      	add	r7, sp, #0
 8002322:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8002324:	f107 030c 	add.w	r3, r7, #12
 8002328:	2200      	movs	r2, #0
 800232a:	601a      	str	r2, [r3, #0]
 800232c:	605a      	str	r2, [r3, #4]
 800232e:	609a      	str	r2, [r3, #8]
 8002330:	60da      	str	r2, [r3, #12]
  if(htim->Instance==TIM2)
 8002332:	687b      	ldr	r3, [r7, #4]
 8002334:	681b      	ldr	r3, [r3, #0]
 8002336:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 800233a:	d129      	bne.n	8002390 <HAL_TIM_MspPostInit+0x74>
  {
  /* USER CODE BEGIN TIM2_MspPostInit 0 */

  /* USER CODE END TIM2_MspPostInit 0 */

    __HAL_RCC_GPIOB_CLK_ENABLE();
 800233c:	4b16      	ldr	r3, [pc, #88]	; (8002398 <HAL_TIM_MspPostInit+0x7c>)
 800233e:	699b      	ldr	r3, [r3, #24]
 8002340:	4a15      	ldr	r2, [pc, #84]	; (8002398 <HAL_TIM_MspPostInit+0x7c>)
 8002342:	f043 0308 	orr.w	r3, r3, #8
 8002346:	6193      	str	r3, [r2, #24]
 8002348:	4b13      	ldr	r3, [pc, #76]	; (8002398 <HAL_TIM_MspPostInit+0x7c>)
 800234a:	699b      	ldr	r3, [r3, #24]
 800234c:	f003 0308 	and.w	r3, r3, #8
 8002350:	60bb      	str	r3, [r7, #8]
 8002352:	68bb      	ldr	r3, [r7, #8]
    /**TIM2 GPIO Configuration
    PB3     ------> TIM2_CH2
    */
    GPIO_InitStruct.Pin = GPIO_PIN_3;
 8002354:	2308      	movs	r3, #8
 8002356:	60fb      	str	r3, [r7, #12]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8002358:	2302      	movs	r3, #2
 800235a:	613b      	str	r3, [r7, #16]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 800235c:	2302      	movs	r3, #2
 800235e:	61bb      	str	r3, [r7, #24]
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8002360:	f107 030c 	add.w	r3, r7, #12
 8002364:	4619      	mov	r1, r3
 8002366:	480d      	ldr	r0, [pc, #52]	; (800239c <HAL_TIM_MspPostInit+0x80>)
 8002368:	f000 ff26 	bl	80031b8 <HAL_GPIO_Init>

    __HAL_AFIO_REMAP_TIM2_PARTIAL_1();
 800236c:	4b0c      	ldr	r3, [pc, #48]	; (80023a0 <HAL_TIM_MspPostInit+0x84>)
 800236e:	685b      	ldr	r3, [r3, #4]
 8002370:	61fb      	str	r3, [r7, #28]
 8002372:	69fb      	ldr	r3, [r7, #28]
 8002374:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 8002378:	61fb      	str	r3, [r7, #28]
 800237a:	69fb      	ldr	r3, [r7, #28]
 800237c:	f043 63e0 	orr.w	r3, r3, #117440512	; 0x7000000
 8002380:	61fb      	str	r3, [r7, #28]
 8002382:	69fb      	ldr	r3, [r7, #28]
 8002384:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8002388:	61fb      	str	r3, [r7, #28]
 800238a:	4a05      	ldr	r2, [pc, #20]	; (80023a0 <HAL_TIM_MspPostInit+0x84>)
 800238c:	69fb      	ldr	r3, [r7, #28]
 800238e:	6053      	str	r3, [r2, #4]
  /* USER CODE BEGIN TIM2_MspPostInit 1 */

  /* USER CODE END TIM2_MspPostInit 1 */
  }

}
 8002390:	bf00      	nop
 8002392:	3720      	adds	r7, #32
 8002394:	46bd      	mov	sp, r7
 8002396:	bd80      	pop	{r7, pc}
 8002398:	40021000 	.word	0x40021000
 800239c:	40010c00 	.word	0x40010c00
 80023a0:	40010000 	.word	0x40010000

080023a4 <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 80023a4:	b480      	push	{r7}
 80023a6:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
   while (1)
 80023a8:	e7fe      	b.n	80023a8 <NMI_Handler+0x4>

080023aa <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 80023aa:	b480      	push	{r7}
 80023ac:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 80023ae:	e7fe      	b.n	80023ae <HardFault_Handler+0x4>

080023b0 <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 80023b0:	b480      	push	{r7}
 80023b2:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 80023b4:	e7fe      	b.n	80023b4 <MemManage_Handler+0x4>

080023b6 <BusFault_Handler>:

/**
  * @brief This function handles Prefetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 80023b6:	b480      	push	{r7}
 80023b8:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 80023ba:	e7fe      	b.n	80023ba <BusFault_Handler+0x4>

080023bc <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 80023bc:	b480      	push	{r7}
 80023be:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 80023c0:	e7fe      	b.n	80023c0 <UsageFault_Handler+0x4>

080023c2 <SVC_Handler>:

/**
  * @brief This function handles System service call via SWI instruction.
  */
void SVC_Handler(void)
{
 80023c2:	b480      	push	{r7}
 80023c4:	af00      	add	r7, sp, #0

  /* USER CODE END SVCall_IRQn 0 */
  /* USER CODE BEGIN SVCall_IRQn 1 */

  /* USER CODE END SVCall_IRQn 1 */
}
 80023c6:	bf00      	nop
 80023c8:	46bd      	mov	sp, r7
 80023ca:	bc80      	pop	{r7}
 80023cc:	4770      	bx	lr

080023ce <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 80023ce:	b480      	push	{r7}
 80023d0:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 80023d2:	bf00      	nop
 80023d4:	46bd      	mov	sp, r7
 80023d6:	bc80      	pop	{r7}
 80023d8:	4770      	bx	lr

080023da <PendSV_Handler>:

/**
  * @brief This function handles Pendable request for system service.
  */
void PendSV_Handler(void)
{
 80023da:	b480      	push	{r7}
 80023dc:	af00      	add	r7, sp, #0

  /* USER CODE END PendSV_IRQn 0 */
  /* USER CODE BEGIN PendSV_IRQn 1 */

  /* USER CODE END PendSV_IRQn 1 */
}
 80023de:	bf00      	nop
 80023e0:	46bd      	mov	sp, r7
 80023e2:	bc80      	pop	{r7}
 80023e4:	4770      	bx	lr

080023e6 <SysTick_Handler>:

/**
  * @brief This function handles System tick timer.
  */
void SysTick_Handler(void)
{
 80023e6:	b580      	push	{r7, lr}
 80023e8:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SysTick_IRQn 0 */

  /* USER CODE END SysTick_IRQn 0 */
  HAL_IncTick();
 80023ea:	f000 f93f 	bl	800266c <HAL_IncTick>
  /* USER CODE BEGIN SysTick_IRQn 1 */

  /* USER CODE END SysTick_IRQn 1 */
}
 80023ee:	bf00      	nop
 80023f0:	bd80      	pop	{r7, pc}
	...

080023f4 <TIM3_IRQHandler>:

/**
  * @brief This function handles TIM3 global interrupt.
  */
void TIM3_IRQHandler(void)
{
 80023f4:	b580      	push	{r7, lr}
 80023f6:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN TIM3_IRQn 0 */

  /* USER CODE END TIM3_IRQn 0 */
  HAL_TIM_IRQHandler(&htim3);
 80023f8:	4802      	ldr	r0, [pc, #8]	; (8002404 <TIM3_IRQHandler+0x10>)
 80023fa:	f002 fc9f 	bl	8004d3c <HAL_TIM_IRQHandler>
  /* USER CODE BEGIN TIM3_IRQn 1 */

  /* USER CODE END TIM3_IRQn 1 */
}
 80023fe:	bf00      	nop
 8002400:	bd80      	pop	{r7, pc}
 8002402:	bf00      	nop
 8002404:	20000314 	.word	0x20000314

08002408 <_getpid>:
void initialise_monitor_handles()
{
}

int _getpid(void)
{
 8002408:	b480      	push	{r7}
 800240a:	af00      	add	r7, sp, #0
  return 1;
 800240c:	2301      	movs	r3, #1
}
 800240e:	4618      	mov	r0, r3
 8002410:	46bd      	mov	sp, r7
 8002412:	bc80      	pop	{r7}
 8002414:	4770      	bx	lr

08002416 <_kill>:

int _kill(int pid, int sig)
{
 8002416:	b580      	push	{r7, lr}
 8002418:	b082      	sub	sp, #8
 800241a:	af00      	add	r7, sp, #0
 800241c:	6078      	str	r0, [r7, #4]
 800241e:	6039      	str	r1, [r7, #0]
  (void)pid;
  (void)sig;
  errno = EINVAL;
 8002420:	f004 f846 	bl	80064b0 <__errno>
 8002424:	4603      	mov	r3, r0
 8002426:	2216      	movs	r2, #22
 8002428:	601a      	str	r2, [r3, #0]
  return -1;
 800242a:	f04f 33ff 	mov.w	r3, #4294967295
}
 800242e:	4618      	mov	r0, r3
 8002430:	3708      	adds	r7, #8
 8002432:	46bd      	mov	sp, r7
 8002434:	bd80      	pop	{r7, pc}

08002436 <_exit>:

void _exit (int status)
{
 8002436:	b580      	push	{r7, lr}
 8002438:	b082      	sub	sp, #8
 800243a:	af00      	add	r7, sp, #0
 800243c:	6078      	str	r0, [r7, #4]
  _kill(status, -1);
 800243e:	f04f 31ff 	mov.w	r1, #4294967295
 8002442:	6878      	ldr	r0, [r7, #4]
 8002444:	f7ff ffe7 	bl	8002416 <_kill>
  while (1) {}    /* Make sure we hang here */
 8002448:	e7fe      	b.n	8002448 <_exit+0x12>

0800244a <_read>:
}

__attribute__((weak)) int _read(int file, char *ptr, int len)
{
 800244a:	b580      	push	{r7, lr}
 800244c:	b086      	sub	sp, #24
 800244e:	af00      	add	r7, sp, #0
 8002450:	60f8      	str	r0, [r7, #12]
 8002452:	60b9      	str	r1, [r7, #8]
 8002454:	607a      	str	r2, [r7, #4]
  (void)file;
  int DataIdx;

  for (DataIdx = 0; DataIdx < len; DataIdx++)
 8002456:	2300      	movs	r3, #0
 8002458:	617b      	str	r3, [r7, #20]
 800245a:	e00a      	b.n	8002472 <_read+0x28>
  {
    *ptr++ = __io_getchar();
 800245c:	f3af 8000 	nop.w
 8002460:	4601      	mov	r1, r0
 8002462:	68bb      	ldr	r3, [r7, #8]
 8002464:	1c5a      	adds	r2, r3, #1
 8002466:	60ba      	str	r2, [r7, #8]
 8002468:	b2ca      	uxtb	r2, r1
 800246a:	701a      	strb	r2, [r3, #0]
  for (DataIdx = 0; DataIdx < len; DataIdx++)
 800246c:	697b      	ldr	r3, [r7, #20]
 800246e:	3301      	adds	r3, #1
 8002470:	617b      	str	r3, [r7, #20]
 8002472:	697a      	ldr	r2, [r7, #20]
 8002474:	687b      	ldr	r3, [r7, #4]
 8002476:	429a      	cmp	r2, r3
 8002478:	dbf0      	blt.n	800245c <_read+0x12>
  }

  return len;
 800247a:	687b      	ldr	r3, [r7, #4]
}
 800247c:	4618      	mov	r0, r3
 800247e:	3718      	adds	r7, #24
 8002480:	46bd      	mov	sp, r7
 8002482:	bd80      	pop	{r7, pc}

08002484 <_write>:

__attribute__((weak)) int _write(int file, char *ptr, int len)
{
 8002484:	b580      	push	{r7, lr}
 8002486:	b086      	sub	sp, #24
 8002488:	af00      	add	r7, sp, #0
 800248a:	60f8      	str	r0, [r7, #12]
 800248c:	60b9      	str	r1, [r7, #8]
 800248e:	607a      	str	r2, [r7, #4]
  (void)file;
  int DataIdx;

  for (DataIdx = 0; DataIdx < len; DataIdx++)
 8002490:	2300      	movs	r3, #0
 8002492:	617b      	str	r3, [r7, #20]
 8002494:	e009      	b.n	80024aa <_write+0x26>
  {
    __io_putchar(*ptr++);
 8002496:	68bb      	ldr	r3, [r7, #8]
 8002498:	1c5a      	adds	r2, r3, #1
 800249a:	60ba      	str	r2, [r7, #8]
 800249c:	781b      	ldrb	r3, [r3, #0]
 800249e:	4618      	mov	r0, r3
 80024a0:	f3af 8000 	nop.w
  for (DataIdx = 0; DataIdx < len; DataIdx++)
 80024a4:	697b      	ldr	r3, [r7, #20]
 80024a6:	3301      	adds	r3, #1
 80024a8:	617b      	str	r3, [r7, #20]
 80024aa:	697a      	ldr	r2, [r7, #20]
 80024ac:	687b      	ldr	r3, [r7, #4]
 80024ae:	429a      	cmp	r2, r3
 80024b0:	dbf1      	blt.n	8002496 <_write+0x12>
  }
  return len;
 80024b2:	687b      	ldr	r3, [r7, #4]
}
 80024b4:	4618      	mov	r0, r3
 80024b6:	3718      	adds	r7, #24
 80024b8:	46bd      	mov	sp, r7
 80024ba:	bd80      	pop	{r7, pc}

080024bc <_close>:

int _close(int file)
{
 80024bc:	b480      	push	{r7}
 80024be:	b083      	sub	sp, #12
 80024c0:	af00      	add	r7, sp, #0
 80024c2:	6078      	str	r0, [r7, #4]
  (void)file;
  return -1;
 80024c4:	f04f 33ff 	mov.w	r3, #4294967295
}
 80024c8:	4618      	mov	r0, r3
 80024ca:	370c      	adds	r7, #12
 80024cc:	46bd      	mov	sp, r7
 80024ce:	bc80      	pop	{r7}
 80024d0:	4770      	bx	lr

080024d2 <_fstat>:


int _fstat(int file, struct stat *st)
{
 80024d2:	b480      	push	{r7}
 80024d4:	b083      	sub	sp, #12
 80024d6:	af00      	add	r7, sp, #0
 80024d8:	6078      	str	r0, [r7, #4]
 80024da:	6039      	str	r1, [r7, #0]
  (void)file;
  st->st_mode = S_IFCHR;
 80024dc:	683b      	ldr	r3, [r7, #0]
 80024de:	f44f 5200 	mov.w	r2, #8192	; 0x2000
 80024e2:	605a      	str	r2, [r3, #4]
  return 0;
 80024e4:	2300      	movs	r3, #0
}
 80024e6:	4618      	mov	r0, r3
 80024e8:	370c      	adds	r7, #12
 80024ea:	46bd      	mov	sp, r7
 80024ec:	bc80      	pop	{r7}
 80024ee:	4770      	bx	lr

080024f0 <_isatty>:

int _isatty(int file)
{
 80024f0:	b480      	push	{r7}
 80024f2:	b083      	sub	sp, #12
 80024f4:	af00      	add	r7, sp, #0
 80024f6:	6078      	str	r0, [r7, #4]
  (void)file;
  return 1;
 80024f8:	2301      	movs	r3, #1
}
 80024fa:	4618      	mov	r0, r3
 80024fc:	370c      	adds	r7, #12
 80024fe:	46bd      	mov	sp, r7
 8002500:	bc80      	pop	{r7}
 8002502:	4770      	bx	lr

08002504 <_lseek>:

int _lseek(int file, int ptr, int dir)
{
 8002504:	b480      	push	{r7}
 8002506:	b085      	sub	sp, #20
 8002508:	af00      	add	r7, sp, #0
 800250a:	60f8      	str	r0, [r7, #12]
 800250c:	60b9      	str	r1, [r7, #8]
 800250e:	607a      	str	r2, [r7, #4]
  (void)file;
  (void)ptr;
  (void)dir;
  return 0;
 8002510:	2300      	movs	r3, #0
}
 8002512:	4618      	mov	r0, r3
 8002514:	3714      	adds	r7, #20
 8002516:	46bd      	mov	sp, r7
 8002518:	bc80      	pop	{r7}
 800251a:	4770      	bx	lr

0800251c <_sbrk>:
 *
 * @param incr Memory size
 * @return Pointer to allocated memory
 */
void *_sbrk(ptrdiff_t incr)
{
 800251c:	b580      	push	{r7, lr}
 800251e:	b086      	sub	sp, #24
 8002520:	af00      	add	r7, sp, #0
 8002522:	6078      	str	r0, [r7, #4]
  extern uint8_t _end; /* Symbol defined in the linker script */
  extern uint8_t _estack; /* Symbol defined in the linker script */
  extern uint32_t _Min_Stack_Size; /* Symbol defined in the linker script */
  const uint32_t stack_limit = (uint32_t)&_estack - (uint32_t)&_Min_Stack_Size;
 8002524:	4a14      	ldr	r2, [pc, #80]	; (8002578 <_sbrk+0x5c>)
 8002526:	4b15      	ldr	r3, [pc, #84]	; (800257c <_sbrk+0x60>)
 8002528:	1ad3      	subs	r3, r2, r3
 800252a:	617b      	str	r3, [r7, #20]
  const uint8_t *max_heap = (uint8_t *)stack_limit;
 800252c:	697b      	ldr	r3, [r7, #20]
 800252e:	613b      	str	r3, [r7, #16]
  uint8_t *prev_heap_end;

  /* Initialize heap end at first call */
  if (NULL == __sbrk_heap_end)
 8002530:	4b13      	ldr	r3, [pc, #76]	; (8002580 <_sbrk+0x64>)
 8002532:	681b      	ldr	r3, [r3, #0]
 8002534:	2b00      	cmp	r3, #0
 8002536:	d102      	bne.n	800253e <_sbrk+0x22>
  {
    __sbrk_heap_end = &_end;
 8002538:	4b11      	ldr	r3, [pc, #68]	; (8002580 <_sbrk+0x64>)
 800253a:	4a12      	ldr	r2, [pc, #72]	; (8002584 <_sbrk+0x68>)
 800253c:	601a      	str	r2, [r3, #0]
  }

  /* Protect heap from growing into the reserved MSP stack */
  if (__sbrk_heap_end + incr > max_heap)
 800253e:	4b10      	ldr	r3, [pc, #64]	; (8002580 <_sbrk+0x64>)
 8002540:	681a      	ldr	r2, [r3, #0]
 8002542:	687b      	ldr	r3, [r7, #4]
 8002544:	4413      	add	r3, r2
 8002546:	693a      	ldr	r2, [r7, #16]
 8002548:	429a      	cmp	r2, r3
 800254a:	d207      	bcs.n	800255c <_sbrk+0x40>
  {
    errno = ENOMEM;
 800254c:	f003 ffb0 	bl	80064b0 <__errno>
 8002550:	4603      	mov	r3, r0
 8002552:	220c      	movs	r2, #12
 8002554:	601a      	str	r2, [r3, #0]
    return (void *)-1;
 8002556:	f04f 33ff 	mov.w	r3, #4294967295
 800255a:	e009      	b.n	8002570 <_sbrk+0x54>
  }

  prev_heap_end = __sbrk_heap_end;
 800255c:	4b08      	ldr	r3, [pc, #32]	; (8002580 <_sbrk+0x64>)
 800255e:	681b      	ldr	r3, [r3, #0]
 8002560:	60fb      	str	r3, [r7, #12]
  __sbrk_heap_end += incr;
 8002562:	4b07      	ldr	r3, [pc, #28]	; (8002580 <_sbrk+0x64>)
 8002564:	681a      	ldr	r2, [r3, #0]
 8002566:	687b      	ldr	r3, [r7, #4]
 8002568:	4413      	add	r3, r2
 800256a:	4a05      	ldr	r2, [pc, #20]	; (8002580 <_sbrk+0x64>)
 800256c:	6013      	str	r3, [r2, #0]

  return (void *)prev_heap_end;
 800256e:	68fb      	ldr	r3, [r7, #12]
}
 8002570:	4618      	mov	r0, r3
 8002572:	3718      	adds	r7, #24
 8002574:	46bd      	mov	sp, r7
 8002576:	bd80      	pop	{r7, pc}
 8002578:	20005000 	.word	0x20005000
 800257c:	00000400 	.word	0x00000400
 8002580:	20000b08 	.word	0x20000b08
 8002584:	20000c60 	.word	0x20000c60

08002588 <SystemInit>:
  * @note   This function should be used only after reset.
  * @param  None
  * @retval None
  */
void SystemInit (void)
{
 8002588:	b480      	push	{r7}
 800258a:	af00      	add	r7, sp, #0

  /* Configure the Vector Table location -------------------------------------*/
#if defined(USER_VECT_TAB_ADDRESS)
  SCB->VTOR = VECT_TAB_BASE_ADDRESS | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal SRAM. */
#endif /* USER_VECT_TAB_ADDRESS */
}
 800258c:	bf00      	nop
 800258e:	46bd      	mov	sp, r7
 8002590:	bc80      	pop	{r7}
 8002592:	4770      	bx	lr

08002594 <Reset_Handler>:
  .weak Reset_Handler
  .type Reset_Handler, %function
Reset_Handler:

/* Call the clock system initialization function.*/
    bl  SystemInit
 8002594:	f7ff fff8 	bl	8002588 <SystemInit>

/* Copy the data segment initializers from flash to SRAM */
  ldr r0, =_sdata
 8002598:	480b      	ldr	r0, [pc, #44]	; (80025c8 <LoopFillZerobss+0xe>)
  ldr r1, =_edata
 800259a:	490c      	ldr	r1, [pc, #48]	; (80025cc <LoopFillZerobss+0x12>)
  ldr r2, =_sidata
 800259c:	4a0c      	ldr	r2, [pc, #48]	; (80025d0 <LoopFillZerobss+0x16>)
  movs r3, #0
 800259e:	2300      	movs	r3, #0
  b LoopCopyDataInit
 80025a0:	e002      	b.n	80025a8 <LoopCopyDataInit>

080025a2 <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 80025a2:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 80025a4:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 80025a6:	3304      	adds	r3, #4

080025a8 <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 80025a8:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 80025aa:	428c      	cmp	r4, r1
  bcc CopyDataInit
 80025ac:	d3f9      	bcc.n	80025a2 <CopyDataInit>
  
/* Zero fill the bss segment. */
  ldr r2, =_sbss
 80025ae:	4a09      	ldr	r2, [pc, #36]	; (80025d4 <LoopFillZerobss+0x1a>)
  ldr r4, =_ebss
 80025b0:	4c09      	ldr	r4, [pc, #36]	; (80025d8 <LoopFillZerobss+0x1e>)
  movs r3, #0
 80025b2:	2300      	movs	r3, #0
  b LoopFillZerobss
 80025b4:	e001      	b.n	80025ba <LoopFillZerobss>

080025b6 <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 80025b6:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 80025b8:	3204      	adds	r2, #4

080025ba <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 80025ba:	42a2      	cmp	r2, r4
  bcc FillZerobss
 80025bc:	d3fb      	bcc.n	80025b6 <FillZerobss>

/* Call static constructors */
    bl __libc_init_array
 80025be:	f003 ff7d 	bl	80064bc <__libc_init_array>
/* Call the application's entry point.*/
  bl main
 80025c2:	f7fe ffc1 	bl	8001548 <main>
  bx lr
 80025c6:	4770      	bx	lr
  ldr r0, =_sdata
 80025c8:	20000000 	.word	0x20000000
  ldr r1, =_edata
 80025cc:	200001e4 	.word	0x200001e4
  ldr r2, =_sidata
 80025d0:	08009ea4 	.word	0x08009ea4
  ldr r2, =_sbss
 80025d4:	200001e4 	.word	0x200001e4
  ldr r4, =_ebss
 80025d8:	20000c5c 	.word	0x20000c5c

080025dc <ADC1_2_IRQHandler>:
 * @retval : None
*/
    .section .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b Infinite_Loop
 80025dc:	e7fe      	b.n	80025dc <ADC1_2_IRQHandler>
	...

080025e0 <HAL_Init>:
  *         need to ensure that the SysTick time base is always set to 1 millisecond
  *         to have correct HAL operation.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 80025e0:	b580      	push	{r7, lr}
 80025e2:	af00      	add	r7, sp, #0
    defined(STM32F102x6) || defined(STM32F102xB) || \
    defined(STM32F103x6) || defined(STM32F103xB) || defined(STM32F103xE) || defined(STM32F103xG) || \
    defined(STM32F105xC) || defined(STM32F107xC)

  /* Prefetch buffer is not available on value line devices */
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
 80025e4:	4b08      	ldr	r3, [pc, #32]	; (8002608 <HAL_Init+0x28>)
 80025e6:	681b      	ldr	r3, [r3, #0]
 80025e8:	4a07      	ldr	r2, [pc, #28]	; (8002608 <HAL_Init+0x28>)
 80025ea:	f043 0310 	orr.w	r3, r3, #16
 80025ee:	6013      	str	r3, [r2, #0]
#endif
#endif /* PREFETCH_ENABLE */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 80025f0:	2003      	movs	r0, #3
 80025f2:	f000 fd9f 	bl	8003134 <HAL_NVIC_SetPriorityGrouping>

  /* Use systick as time base source and configure 1ms tick (default clock after Reset is HSI) */
  HAL_InitTick(TICK_INT_PRIORITY);
 80025f6:	200f      	movs	r0, #15
 80025f8:	f000 f808 	bl	800260c <HAL_InitTick>

  /* Init the low level hardware */
  HAL_MspInit();
 80025fc:	f7ff fd70 	bl	80020e0 <HAL_MspInit>

  /* Return function status */
  return HAL_OK;
 8002600:	2300      	movs	r3, #0
}
 8002602:	4618      	mov	r0, r3
 8002604:	bd80      	pop	{r7, pc}
 8002606:	bf00      	nop
 8002608:	40022000 	.word	0x40022000

0800260c <HAL_InitTick>:
  *       implementation  in user file.
  * @param TickPriority Tick interrupt priority.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 800260c:	b580      	push	{r7, lr}
 800260e:	b082      	sub	sp, #8
 8002610:	af00      	add	r7, sp, #0
 8002612:	6078      	str	r0, [r7, #4]
  /* Configure the SysTick to have interrupt in 1ms time basis*/
  if (HAL_SYSTICK_Config(SystemCoreClock / (1000U / uwTickFreq)) > 0U)
 8002614:	4b12      	ldr	r3, [pc, #72]	; (8002660 <HAL_InitTick+0x54>)
 8002616:	681a      	ldr	r2, [r3, #0]
 8002618:	4b12      	ldr	r3, [pc, #72]	; (8002664 <HAL_InitTick+0x58>)
 800261a:	781b      	ldrb	r3, [r3, #0]
 800261c:	4619      	mov	r1, r3
 800261e:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
 8002622:	fbb3 f3f1 	udiv	r3, r3, r1
 8002626:	fbb2 f3f3 	udiv	r3, r2, r3
 800262a:	4618      	mov	r0, r3
 800262c:	f000 fdb7 	bl	800319e <HAL_SYSTICK_Config>
 8002630:	4603      	mov	r3, r0
 8002632:	2b00      	cmp	r3, #0
 8002634:	d001      	beq.n	800263a <HAL_InitTick+0x2e>
  {
    return HAL_ERROR;
 8002636:	2301      	movs	r3, #1
 8002638:	e00e      	b.n	8002658 <HAL_InitTick+0x4c>
  }

  /* Configure the SysTick IRQ priority */
  if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 800263a:	687b      	ldr	r3, [r7, #4]
 800263c:	2b0f      	cmp	r3, #15
 800263e:	d80a      	bhi.n	8002656 <HAL_InitTick+0x4a>
  {
    HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0U);
 8002640:	2200      	movs	r2, #0
 8002642:	6879      	ldr	r1, [r7, #4]
 8002644:	f04f 30ff 	mov.w	r0, #4294967295
 8002648:	f000 fd7f 	bl	800314a <HAL_NVIC_SetPriority>
    uwTickPrio = TickPriority;
 800264c:	4a06      	ldr	r2, [pc, #24]	; (8002668 <HAL_InitTick+0x5c>)
 800264e:	687b      	ldr	r3, [r7, #4]
 8002650:	6013      	str	r3, [r2, #0]
  {
    return HAL_ERROR;
  }

  /* Return function status */
  return HAL_OK;
 8002652:	2300      	movs	r3, #0
 8002654:	e000      	b.n	8002658 <HAL_InitTick+0x4c>
    return HAL_ERROR;
 8002656:	2301      	movs	r3, #1
}
 8002658:	4618      	mov	r0, r3
 800265a:	3708      	adds	r7, #8
 800265c:	46bd      	mov	sp, r7
 800265e:	bd80      	pop	{r7, pc}
 8002660:	20000010 	.word	0x20000010
 8002664:	20000018 	.word	0x20000018
 8002668:	20000014 	.word	0x20000014

0800266c <HAL_IncTick>:
  * @note This function is declared as __weak to be overwritten in case of other
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 800266c:	b480      	push	{r7}
 800266e:	af00      	add	r7, sp, #0
  uwTick += uwTickFreq;
 8002670:	4b05      	ldr	r3, [pc, #20]	; (8002688 <HAL_IncTick+0x1c>)
 8002672:	781b      	ldrb	r3, [r3, #0]
 8002674:	461a      	mov	r2, r3
 8002676:	4b05      	ldr	r3, [pc, #20]	; (800268c <HAL_IncTick+0x20>)
 8002678:	681b      	ldr	r3, [r3, #0]
 800267a:	4413      	add	r3, r2
 800267c:	4a03      	ldr	r2, [pc, #12]	; (800268c <HAL_IncTick+0x20>)
 800267e:	6013      	str	r3, [r2, #0]
}
 8002680:	bf00      	nop
 8002682:	46bd      	mov	sp, r7
 8002684:	bc80      	pop	{r7}
 8002686:	4770      	bx	lr
 8002688:	20000018 	.word	0x20000018
 800268c:	20000b0c 	.word	0x20000b0c

08002690 <HAL_GetTick>:
  * @note  This function is declared as __weak to be overwritten in case of other
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 8002690:	b480      	push	{r7}
 8002692:	af00      	add	r7, sp, #0
  return uwTick;
 8002694:	4b02      	ldr	r3, [pc, #8]	; (80026a0 <HAL_GetTick+0x10>)
 8002696:	681b      	ldr	r3, [r3, #0]
}
 8002698:	4618      	mov	r0, r3
 800269a:	46bd      	mov	sp, r7
 800269c:	bc80      	pop	{r7}
 800269e:	4770      	bx	lr
 80026a0:	20000b0c 	.word	0x20000b0c

080026a4 <HAL_Delay>:
  *       implementations in user file.
  * @param Delay specifies the delay time length, in milliseconds.
  * @retval None
  */
__weak void HAL_Delay(uint32_t Delay)
{
 80026a4:	b580      	push	{r7, lr}
 80026a6:	b084      	sub	sp, #16
 80026a8:	af00      	add	r7, sp, #0
 80026aa:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = HAL_GetTick();
 80026ac:	f7ff fff0 	bl	8002690 <HAL_GetTick>
 80026b0:	60b8      	str	r0, [r7, #8]
  uint32_t wait = Delay;
 80026b2:	687b      	ldr	r3, [r7, #4]
 80026b4:	60fb      	str	r3, [r7, #12]

  /* Add a freq to guarantee minimum wait */
  if (wait < HAL_MAX_DELAY)
 80026b6:	68fb      	ldr	r3, [r7, #12]
 80026b8:	f1b3 3fff 	cmp.w	r3, #4294967295
 80026bc:	d005      	beq.n	80026ca <HAL_Delay+0x26>
  {
    wait += (uint32_t)(uwTickFreq);
 80026be:	4b0a      	ldr	r3, [pc, #40]	; (80026e8 <HAL_Delay+0x44>)
 80026c0:	781b      	ldrb	r3, [r3, #0]
 80026c2:	461a      	mov	r2, r3
 80026c4:	68fb      	ldr	r3, [r7, #12]
 80026c6:	4413      	add	r3, r2
 80026c8:	60fb      	str	r3, [r7, #12]
  }

  while ((HAL_GetTick() - tickstart) < wait)
 80026ca:	bf00      	nop
 80026cc:	f7ff ffe0 	bl	8002690 <HAL_GetTick>
 80026d0:	4602      	mov	r2, r0
 80026d2:	68bb      	ldr	r3, [r7, #8]
 80026d4:	1ad3      	subs	r3, r2, r3
 80026d6:	68fa      	ldr	r2, [r7, #12]
 80026d8:	429a      	cmp	r2, r3
 80026da:	d8f7      	bhi.n	80026cc <HAL_Delay+0x28>
  {
  }
}
 80026dc:	bf00      	nop
 80026de:	bf00      	nop
 80026e0:	3710      	adds	r7, #16
 80026e2:	46bd      	mov	sp, r7
 80026e4:	bd80      	pop	{r7, pc}
 80026e6:	bf00      	nop
 80026e8:	20000018 	.word	0x20000018

080026ec <HAL_ADC_Init>:
  *         of structure "ADC_InitTypeDef".
  * @param  hadc: ADC handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_Init(ADC_HandleTypeDef* hadc)
{
 80026ec:	b580      	push	{r7, lr}
 80026ee:	b086      	sub	sp, #24
 80026f0:	af00      	add	r7, sp, #0
 80026f2:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef tmp_hal_status = HAL_OK;
 80026f4:	2300      	movs	r3, #0
 80026f6:	75fb      	strb	r3, [r7, #23]
  uint32_t tmp_cr1 = 0U;
 80026f8:	2300      	movs	r3, #0
 80026fa:	613b      	str	r3, [r7, #16]
  uint32_t tmp_cr2 = 0U;
 80026fc:	2300      	movs	r3, #0
 80026fe:	60bb      	str	r3, [r7, #8]
  uint32_t tmp_sqr1 = 0U;
 8002700:	2300      	movs	r3, #0
 8002702:	60fb      	str	r3, [r7, #12]
  
  /* Check ADC handle */
  if(hadc == NULL)
 8002704:	687b      	ldr	r3, [r7, #4]
 8002706:	2b00      	cmp	r3, #0
 8002708:	d101      	bne.n	800270e <HAL_ADC_Init+0x22>
  {
    return HAL_ERROR;
 800270a:	2301      	movs	r3, #1
 800270c:	e0be      	b.n	800288c <HAL_ADC_Init+0x1a0>
  assert_param(IS_ADC_DATA_ALIGN(hadc->Init.DataAlign));
  assert_param(IS_ADC_SCAN_MODE(hadc->Init.ScanConvMode));
  assert_param(IS_FUNCTIONAL_STATE(hadc->Init.ContinuousConvMode));
  assert_param(IS_ADC_EXTTRIG(hadc->Init.ExternalTrigConv));
  
  if(hadc->Init.ScanConvMode != ADC_SCAN_DISABLE)
 800270e:	687b      	ldr	r3, [r7, #4]
 8002710:	689b      	ldr	r3, [r3, #8]
 8002712:	2b00      	cmp	r3, #0
  /* Refer to header of this file for more details on clock enabling          */
  /* procedure.                                                               */

  /* Actions performed only if ADC is coming from state reset:                */
  /* - Initialization of ADC MSP                                              */
  if (hadc->State == HAL_ADC_STATE_RESET)
 8002714:	687b      	ldr	r3, [r7, #4]
 8002716:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8002718:	2b00      	cmp	r3, #0
 800271a:	d109      	bne.n	8002730 <HAL_ADC_Init+0x44>
  {
    /* Initialize ADC error code */
    ADC_CLEAR_ERRORCODE(hadc);
 800271c:	687b      	ldr	r3, [r7, #4]
 800271e:	2200      	movs	r2, #0
 8002720:	62da      	str	r2, [r3, #44]	; 0x2c
    
    /* Allocate lock resource and initialize it */
    hadc->Lock = HAL_UNLOCKED;
 8002722:	687b      	ldr	r3, [r7, #4]
 8002724:	2200      	movs	r2, #0
 8002726:	f883 2024 	strb.w	r2, [r3, #36]	; 0x24
    
    /* Init the low level hardware */
    hadc->MspInitCallback(hadc);
#else
    /* Init the low level hardware */
    HAL_ADC_MspInit(hadc);
 800272a:	6878      	ldr	r0, [r7, #4]
 800272c:	f7ff fd0a 	bl	8002144 <HAL_ADC_MspInit>
  /* Stop potential conversion on going, on regular and injected groups */
  /* Disable ADC peripheral */
  /* Note: In case of ADC already enabled, precaution to not launch an        */
  /*       unwanted conversion while modifying register CR2 by writing 1 to   */
  /*       bit ADON.                                                          */
  tmp_hal_status = ADC_ConversionStop_Disable(hadc);
 8002730:	6878      	ldr	r0, [r7, #4]
 8002732:	f000 fbf1 	bl	8002f18 <ADC_ConversionStop_Disable>
 8002736:	4603      	mov	r3, r0
 8002738:	75fb      	strb	r3, [r7, #23]
  
  
  /* Configuration of ADC parameters if previous preliminary actions are      */ 
  /* correctly completed.                                                     */
  if (HAL_IS_BIT_CLR(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL) &&
 800273a:	687b      	ldr	r3, [r7, #4]
 800273c:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800273e:	f003 0310 	and.w	r3, r3, #16
 8002742:	2b00      	cmp	r3, #0
 8002744:	f040 8099 	bne.w	800287a <HAL_ADC_Init+0x18e>
 8002748:	7dfb      	ldrb	r3, [r7, #23]
 800274a:	2b00      	cmp	r3, #0
 800274c:	f040 8095 	bne.w	800287a <HAL_ADC_Init+0x18e>
      (tmp_hal_status == HAL_OK)                                  )
  {
    /* Set ADC state */
    ADC_STATE_CLR_SET(hadc->State,
 8002750:	687b      	ldr	r3, [r7, #4]
 8002752:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8002754:	f423 5388 	bic.w	r3, r3, #4352	; 0x1100
 8002758:	f023 0302 	bic.w	r3, r3, #2
 800275c:	f043 0202 	orr.w	r2, r3, #2
 8002760:	687b      	ldr	r3, [r7, #4]
 8002762:	629a      	str	r2, [r3, #40]	; 0x28
    /*  - continuous conversion mode                                          */
    /* Note: External trigger polarity (ADC_CR2_EXTTRIG) is set into          */
    /*       HAL_ADC_Start_xxx functions because if set in this function,     */
    /*       a conversion on injected group would start a conversion also on  */
    /*       regular group after ADC enabling.                                */
    tmp_cr2 |= (hadc->Init.DataAlign                                          |
 8002764:	687b      	ldr	r3, [r7, #4]
 8002766:	685a      	ldr	r2, [r3, #4]
                ADC_CFGR_EXTSEL(hadc, hadc->Init.ExternalTrigConv)            |
 8002768:	687b      	ldr	r3, [r7, #4]
 800276a:	69db      	ldr	r3, [r3, #28]
    tmp_cr2 |= (hadc->Init.DataAlign                                          |
 800276c:	431a      	orrs	r2, r3
                ADC_CR2_CONTINUOUS((uint32_t)hadc->Init.ContinuousConvMode)   );
 800276e:	687b      	ldr	r3, [r7, #4]
 8002770:	7b1b      	ldrb	r3, [r3, #12]
 8002772:	005b      	lsls	r3, r3, #1
                ADC_CFGR_EXTSEL(hadc, hadc->Init.ExternalTrigConv)            |
 8002774:	4313      	orrs	r3, r2
    tmp_cr2 |= (hadc->Init.DataAlign                                          |
 8002776:	68ba      	ldr	r2, [r7, #8]
 8002778:	4313      	orrs	r3, r2
 800277a:	60bb      	str	r3, [r7, #8]

    /* Configuration of ADC:                                                  */
    /*  - scan mode                                                           */
    /*  - discontinuous mode disable/enable                                   */
    /*  - discontinuous mode number of conversions                            */
    tmp_cr1 |= (ADC_CR1_SCAN_SET(hadc->Init.ScanConvMode));
 800277c:	687b      	ldr	r3, [r7, #4]
 800277e:	689b      	ldr	r3, [r3, #8]
 8002780:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 8002784:	d003      	beq.n	800278e <HAL_ADC_Init+0xa2>
 8002786:	687b      	ldr	r3, [r7, #4]
 8002788:	689b      	ldr	r3, [r3, #8]
 800278a:	2b01      	cmp	r3, #1
 800278c:	d102      	bne.n	8002794 <HAL_ADC_Init+0xa8>
 800278e:	f44f 7380 	mov.w	r3, #256	; 0x100
 8002792:	e000      	b.n	8002796 <HAL_ADC_Init+0xaa>
 8002794:	2300      	movs	r3, #0
 8002796:	693a      	ldr	r2, [r7, #16]
 8002798:	4313      	orrs	r3, r2
 800279a:	613b      	str	r3, [r7, #16]
    
    /* Enable discontinuous mode only if continuous mode is disabled */
    /* Note: If parameter "Init.ScanConvMode" is set to disable, parameter    */
    /*       discontinuous is set anyway, but will have no effect on ADC HW.  */
    if (hadc->Init.DiscontinuousConvMode == ENABLE)
 800279c:	687b      	ldr	r3, [r7, #4]
 800279e:	7d1b      	ldrb	r3, [r3, #20]
 80027a0:	2b01      	cmp	r3, #1
 80027a2:	d119      	bne.n	80027d8 <HAL_ADC_Init+0xec>
    {
      if (hadc->Init.ContinuousConvMode == DISABLE)
 80027a4:	687b      	ldr	r3, [r7, #4]
 80027a6:	7b1b      	ldrb	r3, [r3, #12]
 80027a8:	2b00      	cmp	r3, #0
 80027aa:	d109      	bne.n	80027c0 <HAL_ADC_Init+0xd4>
      {
        /* Enable the selected ADC regular discontinuous mode */
        /* Set the number of channels to be converted in discontinuous mode */
        SET_BIT(tmp_cr1, ADC_CR1_DISCEN                                            |
 80027ac:	687b      	ldr	r3, [r7, #4]
 80027ae:	699b      	ldr	r3, [r3, #24]
 80027b0:	3b01      	subs	r3, #1
 80027b2:	035a      	lsls	r2, r3, #13
 80027b4:	693b      	ldr	r3, [r7, #16]
 80027b6:	4313      	orrs	r3, r2
 80027b8:	f443 6300 	orr.w	r3, r3, #2048	; 0x800
 80027bc:	613b      	str	r3, [r7, #16]
 80027be:	e00b      	b.n	80027d8 <HAL_ADC_Init+0xec>
      {
        /* ADC regular group settings continuous and sequencer discontinuous*/
        /* cannot be enabled simultaneously.                                */
        
        /* Update ADC state machine to error */
        SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_CONFIG);
 80027c0:	687b      	ldr	r3, [r7, #4]
 80027c2:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80027c4:	f043 0220 	orr.w	r2, r3, #32
 80027c8:	687b      	ldr	r3, [r7, #4]
 80027ca:	629a      	str	r2, [r3, #40]	; 0x28
        
        /* Set ADC error code to ADC IP internal error */
        SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 80027cc:	687b      	ldr	r3, [r7, #4]
 80027ce:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80027d0:	f043 0201 	orr.w	r2, r3, #1
 80027d4:	687b      	ldr	r3, [r7, #4]
 80027d6:	62da      	str	r2, [r3, #44]	; 0x2c
      }
    }
    
    /* Update ADC configuration register CR1 with previous settings */
      MODIFY_REG(hadc->Instance->CR1,
 80027d8:	687b      	ldr	r3, [r7, #4]
 80027da:	681b      	ldr	r3, [r3, #0]
 80027dc:	685b      	ldr	r3, [r3, #4]
 80027de:	f423 4169 	bic.w	r1, r3, #59648	; 0xe900
 80027e2:	687b      	ldr	r3, [r7, #4]
 80027e4:	681b      	ldr	r3, [r3, #0]
 80027e6:	693a      	ldr	r2, [r7, #16]
 80027e8:	430a      	orrs	r2, r1
 80027ea:	605a      	str	r2, [r3, #4]
                 ADC_CR1_DISCEN  |
                 ADC_CR1_DISCNUM    ,
                 tmp_cr1             );
    
    /* Update ADC configuration register CR2 with previous settings */
      MODIFY_REG(hadc->Instance->CR2,
 80027ec:	687b      	ldr	r3, [r7, #4]
 80027ee:	681b      	ldr	r3, [r3, #0]
 80027f0:	689a      	ldr	r2, [r3, #8]
 80027f2:	4b28      	ldr	r3, [pc, #160]	; (8002894 <HAL_ADC_Init+0x1a8>)
 80027f4:	4013      	ands	r3, r2
 80027f6:	687a      	ldr	r2, [r7, #4]
 80027f8:	6812      	ldr	r2, [r2, #0]
 80027fa:	68b9      	ldr	r1, [r7, #8]
 80027fc:	430b      	orrs	r3, r1
 80027fe:	6093      	str	r3, [r2, #8]
    /*   Note: Scan mode is present by hardware on this device and, if        */
    /*   disabled, discards automatically nb of conversions. Anyway, nb of    */
    /*   conversions is forced to 0x00 for alignment over all STM32 devices.  */
    /* - if scan mode is enabled, regular channels sequence length is set to  */
    /*   parameter "NbrOfConversion"                                          */
    if (ADC_CR1_SCAN_SET(hadc->Init.ScanConvMode) == ADC_SCAN_ENABLE)
 8002800:	687b      	ldr	r3, [r7, #4]
 8002802:	689b      	ldr	r3, [r3, #8]
 8002804:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 8002808:	d003      	beq.n	8002812 <HAL_ADC_Init+0x126>
 800280a:	687b      	ldr	r3, [r7, #4]
 800280c:	689b      	ldr	r3, [r3, #8]
 800280e:	2b01      	cmp	r3, #1
 8002810:	d104      	bne.n	800281c <HAL_ADC_Init+0x130>
    {
      tmp_sqr1 = ADC_SQR1_L_SHIFT(hadc->Init.NbrOfConversion);
 8002812:	687b      	ldr	r3, [r7, #4]
 8002814:	691b      	ldr	r3, [r3, #16]
 8002816:	3b01      	subs	r3, #1
 8002818:	051b      	lsls	r3, r3, #20
 800281a:	60fb      	str	r3, [r7, #12]
    }
      
    MODIFY_REG(hadc->Instance->SQR1,
 800281c:	687b      	ldr	r3, [r7, #4]
 800281e:	681b      	ldr	r3, [r3, #0]
 8002820:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8002822:	f423 0170 	bic.w	r1, r3, #15728640	; 0xf00000
 8002826:	687b      	ldr	r3, [r7, #4]
 8002828:	681b      	ldr	r3, [r3, #0]
 800282a:	68fa      	ldr	r2, [r7, #12]
 800282c:	430a      	orrs	r2, r1
 800282e:	62da      	str	r2, [r3, #44]	; 0x2c
    /* ensure of no potential problem of ADC core IP clocking.                */
    /* Check through register CR2 (excluding bits set in other functions:     */
    /* execution control bits (ADON, JSWSTART, SWSTART), regular group bits   */
    /* (DMA), injected group bits (JEXTTRIG and JEXTSEL), channel internal    */
    /* measurement path bit (TSVREFE).                                        */
    if (READ_BIT(hadc->Instance->CR2, ~(ADC_CR2_ADON | ADC_CR2_DMA |
 8002830:	687b      	ldr	r3, [r7, #4]
 8002832:	681b      	ldr	r3, [r3, #0]
 8002834:	689a      	ldr	r2, [r3, #8]
 8002836:	4b18      	ldr	r3, [pc, #96]	; (8002898 <HAL_ADC_Init+0x1ac>)
 8002838:	4013      	ands	r3, r2
 800283a:	68ba      	ldr	r2, [r7, #8]
 800283c:	429a      	cmp	r2, r3
 800283e:	d10b      	bne.n	8002858 <HAL_ADC_Init+0x16c>
                                        ADC_CR2_JEXTTRIG | ADC_CR2_JEXTSEL |
                                        ADC_CR2_TSVREFE                     ))
         == tmp_cr2)
    {
      /* Set ADC error code to none */
      ADC_CLEAR_ERRORCODE(hadc);
 8002840:	687b      	ldr	r3, [r7, #4]
 8002842:	2200      	movs	r2, #0
 8002844:	62da      	str	r2, [r3, #44]	; 0x2c
      
      /* Set the ADC state */
      ADC_STATE_CLR_SET(hadc->State,
 8002846:	687b      	ldr	r3, [r7, #4]
 8002848:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800284a:	f023 0303 	bic.w	r3, r3, #3
 800284e:	f043 0201 	orr.w	r2, r3, #1
 8002852:	687b      	ldr	r3, [r7, #4]
 8002854:	629a      	str	r2, [r3, #40]	; 0x28
    if (READ_BIT(hadc->Instance->CR2, ~(ADC_CR2_ADON | ADC_CR2_DMA |
 8002856:	e018      	b.n	800288a <HAL_ADC_Init+0x19e>
                        HAL_ADC_STATE_READY);
    }
    else
    {
      /* Update ADC state machine to error */
      ADC_STATE_CLR_SET(hadc->State,
 8002858:	687b      	ldr	r3, [r7, #4]
 800285a:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800285c:	f023 0312 	bic.w	r3, r3, #18
 8002860:	f043 0210 	orr.w	r2, r3, #16
 8002864:	687b      	ldr	r3, [r7, #4]
 8002866:	629a      	str	r2, [r3, #40]	; 0x28
                        HAL_ADC_STATE_BUSY_INTERNAL,
                        HAL_ADC_STATE_ERROR_INTERNAL);
      
      /* Set ADC error code to ADC IP internal error */
      SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 8002868:	687b      	ldr	r3, [r7, #4]
 800286a:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800286c:	f043 0201 	orr.w	r2, r3, #1
 8002870:	687b      	ldr	r3, [r7, #4]
 8002872:	62da      	str	r2, [r3, #44]	; 0x2c
      
      tmp_hal_status = HAL_ERROR;
 8002874:	2301      	movs	r3, #1
 8002876:	75fb      	strb	r3, [r7, #23]
    if (READ_BIT(hadc->Instance->CR2, ~(ADC_CR2_ADON | ADC_CR2_DMA |
 8002878:	e007      	b.n	800288a <HAL_ADC_Init+0x19e>
  
  }
  else
  {
    /* Update ADC state machine to error */
    SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 800287a:	687b      	ldr	r3, [r7, #4]
 800287c:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800287e:	f043 0210 	orr.w	r2, r3, #16
 8002882:	687b      	ldr	r3, [r7, #4]
 8002884:	629a      	str	r2, [r3, #40]	; 0x28
        
    tmp_hal_status = HAL_ERROR;
 8002886:	2301      	movs	r3, #1
 8002888:	75fb      	strb	r3, [r7, #23]
  }
  
  /* Return function status */
  return tmp_hal_status;
 800288a:	7dfb      	ldrb	r3, [r7, #23]
}
 800288c:	4618      	mov	r0, r3
 800288e:	3718      	adds	r7, #24
 8002890:	46bd      	mov	sp, r7
 8002892:	bd80      	pop	{r7, pc}
 8002894:	ffe1f7fd 	.word	0xffe1f7fd
 8002898:	ff1f0efe 	.word	0xff1f0efe

0800289c <HAL_ADC_Start>:
  *         Interruptions enabled in this function: None.
  * @param  hadc: ADC handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_Start(ADC_HandleTypeDef* hadc)
{
 800289c:	b580      	push	{r7, lr}
 800289e:	b084      	sub	sp, #16
 80028a0:	af00      	add	r7, sp, #0
 80028a2:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef tmp_hal_status = HAL_OK;
 80028a4:	2300      	movs	r3, #0
 80028a6:	73fb      	strb	r3, [r7, #15]
  
  /* Check the parameters */
  assert_param(IS_ADC_ALL_INSTANCE(hadc->Instance));
  
  /* Process locked */
  __HAL_LOCK(hadc);
 80028a8:	687b      	ldr	r3, [r7, #4]
 80028aa:	f893 3024 	ldrb.w	r3, [r3, #36]	; 0x24
 80028ae:	2b01      	cmp	r3, #1
 80028b0:	d101      	bne.n	80028b6 <HAL_ADC_Start+0x1a>
 80028b2:	2302      	movs	r3, #2
 80028b4:	e098      	b.n	80029e8 <HAL_ADC_Start+0x14c>
 80028b6:	687b      	ldr	r3, [r7, #4]
 80028b8:	2201      	movs	r2, #1
 80028ba:	f883 2024 	strb.w	r2, [r3, #36]	; 0x24
   
  /* Enable the ADC peripheral */
  tmp_hal_status = ADC_Enable(hadc);
 80028be:	6878      	ldr	r0, [r7, #4]
 80028c0:	f000 fad0 	bl	8002e64 <ADC_Enable>
 80028c4:	4603      	mov	r3, r0
 80028c6:	73fb      	strb	r3, [r7, #15]
  
  /* Start conversion if ADC is effectively enabled */
  if (tmp_hal_status == HAL_OK)
 80028c8:	7bfb      	ldrb	r3, [r7, #15]
 80028ca:	2b00      	cmp	r3, #0
 80028cc:	f040 8087 	bne.w	80029de <HAL_ADC_Start+0x142>
  {
    /* Set ADC state                                                          */
    /* - Clear state bitfield related to regular group conversion results     */
    /* - Set state bitfield related to regular operation                      */
    ADC_STATE_CLR_SET(hadc->State,
 80028d0:	687b      	ldr	r3, [r7, #4]
 80028d2:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80028d4:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 80028d8:	f023 0301 	bic.w	r3, r3, #1
 80028dc:	f443 7280 	orr.w	r2, r3, #256	; 0x100
 80028e0:	687b      	ldr	r3, [r7, #4]
 80028e2:	629a      	str	r2, [r3, #40]	; 0x28
                      HAL_ADC_STATE_REG_BUSY);
    
    /* Set group injected state (from auto-injection) and multimode state     */
    /* for all cases of multimode: independent mode, multimode ADC master     */
    /* or multimode ADC slave (for devices with several ADCs):                */
    if (ADC_NONMULTIMODE_OR_MULTIMODEMASTER(hadc))
 80028e4:	687b      	ldr	r3, [r7, #4]
 80028e6:	681b      	ldr	r3, [r3, #0]
 80028e8:	4a41      	ldr	r2, [pc, #260]	; (80029f0 <HAL_ADC_Start+0x154>)
 80028ea:	4293      	cmp	r3, r2
 80028ec:	d105      	bne.n	80028fa <HAL_ADC_Start+0x5e>
 80028ee:	4b41      	ldr	r3, [pc, #260]	; (80029f4 <HAL_ADC_Start+0x158>)
 80028f0:	685b      	ldr	r3, [r3, #4]
 80028f2:	f403 2370 	and.w	r3, r3, #983040	; 0xf0000
 80028f6:	2b00      	cmp	r3, #0
 80028f8:	d115      	bne.n	8002926 <HAL_ADC_Start+0x8a>
    {
      /* Set ADC state (ADC independent or master) */
      CLEAR_BIT(hadc->State, HAL_ADC_STATE_MULTIMODE_SLAVE);
 80028fa:	687b      	ldr	r3, [r7, #4]
 80028fc:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80028fe:	f423 1280 	bic.w	r2, r3, #1048576	; 0x100000
 8002902:	687b      	ldr	r3, [r7, #4]
 8002904:	629a      	str	r2, [r3, #40]	; 0x28
      
      /* If conversions on group regular are also triggering group injected,  */
      /* update ADC state.                                                    */
      if (READ_BIT(hadc->Instance->CR1, ADC_CR1_JAUTO) != RESET)
 8002906:	687b      	ldr	r3, [r7, #4]
 8002908:	681b      	ldr	r3, [r3, #0]
 800290a:	685b      	ldr	r3, [r3, #4]
 800290c:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8002910:	2b00      	cmp	r3, #0
 8002912:	d026      	beq.n	8002962 <HAL_ADC_Start+0xc6>
      {
        ADC_STATE_CLR_SET(hadc->State, HAL_ADC_STATE_INJ_EOC, HAL_ADC_STATE_INJ_BUSY);  
 8002914:	687b      	ldr	r3, [r7, #4]
 8002916:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8002918:	f423 5340 	bic.w	r3, r3, #12288	; 0x3000
 800291c:	f443 5280 	orr.w	r2, r3, #4096	; 0x1000
 8002920:	687b      	ldr	r3, [r7, #4]
 8002922:	629a      	str	r2, [r3, #40]	; 0x28
      if (READ_BIT(hadc->Instance->CR1, ADC_CR1_JAUTO) != RESET)
 8002924:	e01d      	b.n	8002962 <HAL_ADC_Start+0xc6>
      }
    }
    else
    {
      /* Set ADC state (ADC slave) */
      SET_BIT(hadc->State, HAL_ADC_STATE_MULTIMODE_SLAVE);
 8002926:	687b      	ldr	r3, [r7, #4]
 8002928:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800292a:	f443 1280 	orr.w	r2, r3, #1048576	; 0x100000
 800292e:	687b      	ldr	r3, [r7, #4]
 8002930:	629a      	str	r2, [r3, #40]	; 0x28
      
      /* If conversions on group regular are also triggering group injected,  */
      /* update ADC state.                                                    */
      if (ADC_MULTIMODE_AUTO_INJECTED(hadc))
 8002932:	687b      	ldr	r3, [r7, #4]
 8002934:	681b      	ldr	r3, [r3, #0]
 8002936:	4a2f      	ldr	r2, [pc, #188]	; (80029f4 <HAL_ADC_Start+0x158>)
 8002938:	4293      	cmp	r3, r2
 800293a:	d004      	beq.n	8002946 <HAL_ADC_Start+0xaa>
 800293c:	687b      	ldr	r3, [r7, #4]
 800293e:	681b      	ldr	r3, [r3, #0]
 8002940:	4a2b      	ldr	r2, [pc, #172]	; (80029f0 <HAL_ADC_Start+0x154>)
 8002942:	4293      	cmp	r3, r2
 8002944:	d10d      	bne.n	8002962 <HAL_ADC_Start+0xc6>
 8002946:	4b2b      	ldr	r3, [pc, #172]	; (80029f4 <HAL_ADC_Start+0x158>)
 8002948:	685b      	ldr	r3, [r3, #4]
 800294a:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 800294e:	2b00      	cmp	r3, #0
 8002950:	d007      	beq.n	8002962 <HAL_ADC_Start+0xc6>
      {
        ADC_STATE_CLR_SET(hadc->State, HAL_ADC_STATE_INJ_EOC, HAL_ADC_STATE_INJ_BUSY);
 8002952:	687b      	ldr	r3, [r7, #4]
 8002954:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8002956:	f423 5340 	bic.w	r3, r3, #12288	; 0x3000
 800295a:	f443 5280 	orr.w	r2, r3, #4096	; 0x1000
 800295e:	687b      	ldr	r3, [r7, #4]
 8002960:	629a      	str	r2, [r3, #40]	; 0x28
      }
    }
    
    /* State machine update: Check if an injected conversion is ongoing */
    if (HAL_IS_BIT_SET(hadc->State, HAL_ADC_STATE_INJ_BUSY))
 8002962:	687b      	ldr	r3, [r7, #4]
 8002964:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8002966:	f403 5380 	and.w	r3, r3, #4096	; 0x1000
 800296a:	2b00      	cmp	r3, #0
 800296c:	d006      	beq.n	800297c <HAL_ADC_Start+0xe0>
    {
      /* Reset ADC error code fields related to conversions on group regular */
      CLEAR_BIT(hadc->ErrorCode, (HAL_ADC_ERROR_OVR | HAL_ADC_ERROR_DMA));         
 800296e:	687b      	ldr	r3, [r7, #4]
 8002970:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8002972:	f023 0206 	bic.w	r2, r3, #6
 8002976:	687b      	ldr	r3, [r7, #4]
 8002978:	62da      	str	r2, [r3, #44]	; 0x2c
 800297a:	e002      	b.n	8002982 <HAL_ADC_Start+0xe6>
    }
    else
    {
      /* Reset ADC all error code fields */
      ADC_CLEAR_ERRORCODE(hadc);
 800297c:	687b      	ldr	r3, [r7, #4]
 800297e:	2200      	movs	r2, #0
 8002980:	62da      	str	r2, [r3, #44]	; 0x2c
    }
    
    /* Process unlocked */
    /* Unlock before starting ADC conversions: in case of potential           */
    /* interruption, to let the process to ADC IRQ Handler.                   */
    __HAL_UNLOCK(hadc);
 8002982:	687b      	ldr	r3, [r7, #4]
 8002984:	2200      	movs	r2, #0
 8002986:	f883 2024 	strb.w	r2, [r3, #36]	; 0x24
  
    /* Clear regular group conversion flag */
    /* (To ensure of no unknown state from potential previous ADC operations) */
    __HAL_ADC_CLEAR_FLAG(hadc, ADC_FLAG_EOC);
 800298a:	687b      	ldr	r3, [r7, #4]
 800298c:	681b      	ldr	r3, [r3, #0]
 800298e:	f06f 0202 	mvn.w	r2, #2
 8002992:	601a      	str	r2, [r3, #0]
    /*  - if ADC is slave, ADC is enabled only (conversion is not started).   */
    /*  - if ADC is master, ADC is enabled and conversion is started.         */
    /* If ADC is master, ADC is enabled and conversion is started.            */
    /* Note: Alternate trigger for single conversion could be to force an     */
    /*       additional set of bit ADON "hadc->Instance->CR2 |= ADC_CR2_ADON;"*/
    if (ADC_IS_SOFTWARE_START_REGULAR(hadc)      &&
 8002994:	687b      	ldr	r3, [r7, #4]
 8002996:	681b      	ldr	r3, [r3, #0]
 8002998:	689b      	ldr	r3, [r3, #8]
 800299a:	f403 2360 	and.w	r3, r3, #917504	; 0xe0000
 800299e:	f5b3 2f60 	cmp.w	r3, #917504	; 0xe0000
 80029a2:	d113      	bne.n	80029cc <HAL_ADC_Start+0x130>
        ADC_NONMULTIMODE_OR_MULTIMODEMASTER(hadc)  )
 80029a4:	687b      	ldr	r3, [r7, #4]
 80029a6:	681b      	ldr	r3, [r3, #0]
    if (ADC_IS_SOFTWARE_START_REGULAR(hadc)      &&
 80029a8:	4a11      	ldr	r2, [pc, #68]	; (80029f0 <HAL_ADC_Start+0x154>)
 80029aa:	4293      	cmp	r3, r2
 80029ac:	d105      	bne.n	80029ba <HAL_ADC_Start+0x11e>
        ADC_NONMULTIMODE_OR_MULTIMODEMASTER(hadc)  )
 80029ae:	4b11      	ldr	r3, [pc, #68]	; (80029f4 <HAL_ADC_Start+0x158>)
 80029b0:	685b      	ldr	r3, [r3, #4]
 80029b2:	f403 2370 	and.w	r3, r3, #983040	; 0xf0000
    if (ADC_IS_SOFTWARE_START_REGULAR(hadc)      &&
 80029b6:	2b00      	cmp	r3, #0
 80029b8:	d108      	bne.n	80029cc <HAL_ADC_Start+0x130>
    {
      /* Start ADC conversion on regular group with SW start */
      SET_BIT(hadc->Instance->CR2, (ADC_CR2_SWSTART | ADC_CR2_EXTTRIG));
 80029ba:	687b      	ldr	r3, [r7, #4]
 80029bc:	681b      	ldr	r3, [r3, #0]
 80029be:	689a      	ldr	r2, [r3, #8]
 80029c0:	687b      	ldr	r3, [r7, #4]
 80029c2:	681b      	ldr	r3, [r3, #0]
 80029c4:	f442 02a0 	orr.w	r2, r2, #5242880	; 0x500000
 80029c8:	609a      	str	r2, [r3, #8]
 80029ca:	e00c      	b.n	80029e6 <HAL_ADC_Start+0x14a>
    }
    else
    {
      /* Start ADC conversion on regular group with external trigger */
      SET_BIT(hadc->Instance->CR2, ADC_CR2_EXTTRIG);
 80029cc:	687b      	ldr	r3, [r7, #4]
 80029ce:	681b      	ldr	r3, [r3, #0]
 80029d0:	689a      	ldr	r2, [r3, #8]
 80029d2:	687b      	ldr	r3, [r7, #4]
 80029d4:	681b      	ldr	r3, [r3, #0]
 80029d6:	f442 1280 	orr.w	r2, r2, #1048576	; 0x100000
 80029da:	609a      	str	r2, [r3, #8]
 80029dc:	e003      	b.n	80029e6 <HAL_ADC_Start+0x14a>
    }
  }
  else
  {
    /* Process unlocked */
    __HAL_UNLOCK(hadc);
 80029de:	687b      	ldr	r3, [r7, #4]
 80029e0:	2200      	movs	r2, #0
 80029e2:	f883 2024 	strb.w	r2, [r3, #36]	; 0x24
  }
    
  /* Return function status */
  return tmp_hal_status;
 80029e6:	7bfb      	ldrb	r3, [r7, #15]
}
 80029e8:	4618      	mov	r0, r3
 80029ea:	3710      	adds	r7, #16
 80029ec:	46bd      	mov	sp, r7
 80029ee:	bd80      	pop	{r7, pc}
 80029f0:	40012800 	.word	0x40012800
 80029f4:	40012400 	.word	0x40012400

080029f8 <HAL_ADC_Stop>:
  *         should be preliminarily stopped using HAL_ADCEx_InjectedStop function.
  * @param  hadc: ADC handle
  * @retval HAL status.
  */
HAL_StatusTypeDef HAL_ADC_Stop(ADC_HandleTypeDef* hadc)
{
 80029f8:	b580      	push	{r7, lr}
 80029fa:	b084      	sub	sp, #16
 80029fc:	af00      	add	r7, sp, #0
 80029fe:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef tmp_hal_status = HAL_OK;
 8002a00:	2300      	movs	r3, #0
 8002a02:	73fb      	strb	r3, [r7, #15]
  
  /* Check the parameters */
  assert_param(IS_ADC_ALL_INSTANCE(hadc->Instance));
     
  /* Process locked */
  __HAL_LOCK(hadc);
 8002a04:	687b      	ldr	r3, [r7, #4]
 8002a06:	f893 3024 	ldrb.w	r3, [r3, #36]	; 0x24
 8002a0a:	2b01      	cmp	r3, #1
 8002a0c:	d101      	bne.n	8002a12 <HAL_ADC_Stop+0x1a>
 8002a0e:	2302      	movs	r3, #2
 8002a10:	e01a      	b.n	8002a48 <HAL_ADC_Stop+0x50>
 8002a12:	687b      	ldr	r3, [r7, #4]
 8002a14:	2201      	movs	r2, #1
 8002a16:	f883 2024 	strb.w	r2, [r3, #36]	; 0x24
  
  /* Stop potential conversion on going, on regular and injected groups */
  /* Disable ADC peripheral */
  tmp_hal_status = ADC_ConversionStop_Disable(hadc);
 8002a1a:	6878      	ldr	r0, [r7, #4]
 8002a1c:	f000 fa7c 	bl	8002f18 <ADC_ConversionStop_Disable>
 8002a20:	4603      	mov	r3, r0
 8002a22:	73fb      	strb	r3, [r7, #15]
  
  /* Check if ADC is effectively disabled */
  if (tmp_hal_status == HAL_OK)
 8002a24:	7bfb      	ldrb	r3, [r7, #15]
 8002a26:	2b00      	cmp	r3, #0
 8002a28:	d109      	bne.n	8002a3e <HAL_ADC_Stop+0x46>
  {
    /* Set ADC state */
    ADC_STATE_CLR_SET(hadc->State,
 8002a2a:	687b      	ldr	r3, [r7, #4]
 8002a2c:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8002a2e:	f423 5388 	bic.w	r3, r3, #4352	; 0x1100
 8002a32:	f023 0301 	bic.w	r3, r3, #1
 8002a36:	f043 0201 	orr.w	r2, r3, #1
 8002a3a:	687b      	ldr	r3, [r7, #4]
 8002a3c:	629a      	str	r2, [r3, #40]	; 0x28
                      HAL_ADC_STATE_REG_BUSY | HAL_ADC_STATE_INJ_BUSY,
                      HAL_ADC_STATE_READY);
  }
  
  /* Process unlocked */
  __HAL_UNLOCK(hadc);
 8002a3e:	687b      	ldr	r3, [r7, #4]
 8002a40:	2200      	movs	r2, #0
 8002a42:	f883 2024 	strb.w	r2, [r3, #36]	; 0x24
  
  /* Return function status */
  return tmp_hal_status;
 8002a46:	7bfb      	ldrb	r3, [r7, #15]
}
 8002a48:	4618      	mov	r0, r3
 8002a4a:	3710      	adds	r7, #16
 8002a4c:	46bd      	mov	sp, r7
 8002a4e:	bd80      	pop	{r7, pc}

08002a50 <HAL_ADC_PollForConversion>:
  * @param  hadc: ADC handle
  * @param  Timeout: Timeout value in millisecond.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_PollForConversion(ADC_HandleTypeDef* hadc, uint32_t Timeout)
{
 8002a50:	b590      	push	{r4, r7, lr}
 8002a52:	b087      	sub	sp, #28
 8002a54:	af00      	add	r7, sp, #0
 8002a56:	6078      	str	r0, [r7, #4]
 8002a58:	6039      	str	r1, [r7, #0]
  uint32_t tickstart = 0U;
 8002a5a:	2300      	movs	r3, #0
 8002a5c:	617b      	str	r3, [r7, #20]
  
  /* Variables for polling in case of scan mode enabled and polling for each  */
  /* conversion.                                                              */
  __IO uint32_t Conversion_Timeout_CPU_cycles = 0U;
 8002a5e:	2300      	movs	r3, #0
 8002a60:	60fb      	str	r3, [r7, #12]
  uint32_t Conversion_Timeout_CPU_cycles_max = 0U;
 8002a62:	2300      	movs	r3, #0
 8002a64:	613b      	str	r3, [r7, #16]
 
  /* Check the parameters */
  assert_param(IS_ADC_ALL_INSTANCE(hadc->Instance));
  
  /* Get tick count */
  tickstart = HAL_GetTick();
 8002a66:	f7ff fe13 	bl	8002690 <HAL_GetTick>
 8002a6a:	6178      	str	r0, [r7, #20]
  
  /* Verification that ADC configuration is compliant with polling for        */
  /* each conversion:                                                         */
  /* Particular case is ADC configured in DMA mode                            */
  if (HAL_IS_BIT_SET(hadc->Instance->CR2, ADC_CR2_DMA))
 8002a6c:	687b      	ldr	r3, [r7, #4]
 8002a6e:	681b      	ldr	r3, [r3, #0]
 8002a70:	689b      	ldr	r3, [r3, #8]
 8002a72:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8002a76:	2b00      	cmp	r3, #0
 8002a78:	d00b      	beq.n	8002a92 <HAL_ADC_PollForConversion+0x42>
  {
    /* Update ADC state machine to error */
    SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_CONFIG);
 8002a7a:	687b      	ldr	r3, [r7, #4]
 8002a7c:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8002a7e:	f043 0220 	orr.w	r2, r3, #32
 8002a82:	687b      	ldr	r3, [r7, #4]
 8002a84:	629a      	str	r2, [r3, #40]	; 0x28
    
    /* Process unlocked */
    __HAL_UNLOCK(hadc);
 8002a86:	687b      	ldr	r3, [r7, #4]
 8002a88:	2200      	movs	r2, #0
 8002a8a:	f883 2024 	strb.w	r2, [r3, #36]	; 0x24
    
    return HAL_ERROR;
 8002a8e:	2301      	movs	r3, #1
 8002a90:	e0d3      	b.n	8002c3a <HAL_ADC_PollForConversion+0x1ea>
  /*    from ADC conversion time (selected sampling time + conversion time of */
  /*    12.5 ADC clock cycles) and APB2/ADC clock prescalers (depending on    */
  /*    settings, conversion time range can be from 28 to 32256 CPU cycles).  */
  /*    As flag EOC is not set after each conversion, no timeout status can   */
  /*    be set.                                                               */
  if (HAL_IS_BIT_CLR(hadc->Instance->CR1, ADC_CR1_SCAN) &&
 8002a92:	687b      	ldr	r3, [r7, #4]
 8002a94:	681b      	ldr	r3, [r3, #0]
 8002a96:	685b      	ldr	r3, [r3, #4]
 8002a98:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8002a9c:	2b00      	cmp	r3, #0
 8002a9e:	d131      	bne.n	8002b04 <HAL_ADC_PollForConversion+0xb4>
      HAL_IS_BIT_CLR(hadc->Instance->SQR1, ADC_SQR1_L)    )
 8002aa0:	687b      	ldr	r3, [r7, #4]
 8002aa2:	681b      	ldr	r3, [r3, #0]
 8002aa4:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8002aa6:	f403 0370 	and.w	r3, r3, #15728640	; 0xf00000
  if (HAL_IS_BIT_CLR(hadc->Instance->CR1, ADC_CR1_SCAN) &&
 8002aaa:	2b00      	cmp	r3, #0
 8002aac:	d12a      	bne.n	8002b04 <HAL_ADC_PollForConversion+0xb4>
  {
    /* Wait until End of Conversion flag is raised */
    while(HAL_IS_BIT_CLR(hadc->Instance->SR, ADC_FLAG_EOC))
 8002aae:	e021      	b.n	8002af4 <HAL_ADC_PollForConversion+0xa4>
    {
      /* Check if timeout is disabled (set to infinite wait) */
      if(Timeout != HAL_MAX_DELAY)
 8002ab0:	683b      	ldr	r3, [r7, #0]
 8002ab2:	f1b3 3fff 	cmp.w	r3, #4294967295
 8002ab6:	d01d      	beq.n	8002af4 <HAL_ADC_PollForConversion+0xa4>
      {
        if((Timeout == 0U) || ((HAL_GetTick() - tickstart ) > Timeout))
 8002ab8:	683b      	ldr	r3, [r7, #0]
 8002aba:	2b00      	cmp	r3, #0
 8002abc:	d007      	beq.n	8002ace <HAL_ADC_PollForConversion+0x7e>
 8002abe:	f7ff fde7 	bl	8002690 <HAL_GetTick>
 8002ac2:	4602      	mov	r2, r0
 8002ac4:	697b      	ldr	r3, [r7, #20]
 8002ac6:	1ad3      	subs	r3, r2, r3
 8002ac8:	683a      	ldr	r2, [r7, #0]
 8002aca:	429a      	cmp	r2, r3
 8002acc:	d212      	bcs.n	8002af4 <HAL_ADC_PollForConversion+0xa4>
        {
          /* New check to avoid false timeout detection in case of preemption */
          if(HAL_IS_BIT_CLR(hadc->Instance->SR, ADC_FLAG_EOC))
 8002ace:	687b      	ldr	r3, [r7, #4]
 8002ad0:	681b      	ldr	r3, [r3, #0]
 8002ad2:	681b      	ldr	r3, [r3, #0]
 8002ad4:	f003 0302 	and.w	r3, r3, #2
 8002ad8:	2b00      	cmp	r3, #0
 8002ada:	d10b      	bne.n	8002af4 <HAL_ADC_PollForConversion+0xa4>
          {
            /* Update ADC state machine to timeout */
            SET_BIT(hadc->State, HAL_ADC_STATE_TIMEOUT);
 8002adc:	687b      	ldr	r3, [r7, #4]
 8002ade:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8002ae0:	f043 0204 	orr.w	r2, r3, #4
 8002ae4:	687b      	ldr	r3, [r7, #4]
 8002ae6:	629a      	str	r2, [r3, #40]	; 0x28
            
            /* Process unlocked */
            __HAL_UNLOCK(hadc);
 8002ae8:	687b      	ldr	r3, [r7, #4]
 8002aea:	2200      	movs	r2, #0
 8002aec:	f883 2024 	strb.w	r2, [r3, #36]	; 0x24
            
            return HAL_TIMEOUT;
 8002af0:	2303      	movs	r3, #3
 8002af2:	e0a2      	b.n	8002c3a <HAL_ADC_PollForConversion+0x1ea>
    while(HAL_IS_BIT_CLR(hadc->Instance->SR, ADC_FLAG_EOC))
 8002af4:	687b      	ldr	r3, [r7, #4]
 8002af6:	681b      	ldr	r3, [r3, #0]
 8002af8:	681b      	ldr	r3, [r3, #0]
 8002afa:	f003 0302 	and.w	r3, r3, #2
 8002afe:	2b00      	cmp	r3, #0
 8002b00:	d0d6      	beq.n	8002ab0 <HAL_ADC_PollForConversion+0x60>
  if (HAL_IS_BIT_CLR(hadc->Instance->CR1, ADC_CR1_SCAN) &&
 8002b02:	e070      	b.n	8002be6 <HAL_ADC_PollForConversion+0x196>
    /* Replace polling by wait for maximum conversion time */
    /*  - Computation of CPU clock cycles corresponding to ADC clock cycles   */
    /*    and ADC maximum conversion cycles on all channels.                  */
    /*  - Wait for the expected ADC clock cycles delay                        */
    Conversion_Timeout_CPU_cycles_max = ((SystemCoreClock
                                          / HAL_RCCEx_GetPeriphCLKFreq(RCC_PERIPHCLK_ADC))
 8002b04:	4b4f      	ldr	r3, [pc, #316]	; (8002c44 <HAL_ADC_PollForConversion+0x1f4>)
 8002b06:	681c      	ldr	r4, [r3, #0]
 8002b08:	2002      	movs	r0, #2
 8002b0a:	f001 fe7b 	bl	8004804 <HAL_RCCEx_GetPeriphCLKFreq>
 8002b0e:	4603      	mov	r3, r0
 8002b10:	fbb4 f2f3 	udiv	r2, r4, r3
                                         * ADC_CONVCYCLES_MAX_RANGE(hadc)                 );
 8002b14:	687b      	ldr	r3, [r7, #4]
 8002b16:	681b      	ldr	r3, [r3, #0]
 8002b18:	6919      	ldr	r1, [r3, #16]
 8002b1a:	4b4b      	ldr	r3, [pc, #300]	; (8002c48 <HAL_ADC_PollForConversion+0x1f8>)
 8002b1c:	400b      	ands	r3, r1
 8002b1e:	2b00      	cmp	r3, #0
 8002b20:	d118      	bne.n	8002b54 <HAL_ADC_PollForConversion+0x104>
 8002b22:	687b      	ldr	r3, [r7, #4]
 8002b24:	681b      	ldr	r3, [r3, #0]
 8002b26:	68d9      	ldr	r1, [r3, #12]
 8002b28:	4b48      	ldr	r3, [pc, #288]	; (8002c4c <HAL_ADC_PollForConversion+0x1fc>)
 8002b2a:	400b      	ands	r3, r1
 8002b2c:	2b00      	cmp	r3, #0
 8002b2e:	d111      	bne.n	8002b54 <HAL_ADC_PollForConversion+0x104>
 8002b30:	687b      	ldr	r3, [r7, #4]
 8002b32:	681b      	ldr	r3, [r3, #0]
 8002b34:	6919      	ldr	r1, [r3, #16]
 8002b36:	4b46      	ldr	r3, [pc, #280]	; (8002c50 <HAL_ADC_PollForConversion+0x200>)
 8002b38:	400b      	ands	r3, r1
 8002b3a:	2b00      	cmp	r3, #0
 8002b3c:	d108      	bne.n	8002b50 <HAL_ADC_PollForConversion+0x100>
 8002b3e:	687b      	ldr	r3, [r7, #4]
 8002b40:	681b      	ldr	r3, [r3, #0]
 8002b42:	68d9      	ldr	r1, [r3, #12]
 8002b44:	4b43      	ldr	r3, [pc, #268]	; (8002c54 <HAL_ADC_PollForConversion+0x204>)
 8002b46:	400b      	ands	r3, r1
 8002b48:	2b00      	cmp	r3, #0
 8002b4a:	d101      	bne.n	8002b50 <HAL_ADC_PollForConversion+0x100>
 8002b4c:	2314      	movs	r3, #20
 8002b4e:	e020      	b.n	8002b92 <HAL_ADC_PollForConversion+0x142>
 8002b50:	2329      	movs	r3, #41	; 0x29
 8002b52:	e01e      	b.n	8002b92 <HAL_ADC_PollForConversion+0x142>
 8002b54:	687b      	ldr	r3, [r7, #4]
 8002b56:	681b      	ldr	r3, [r3, #0]
 8002b58:	6919      	ldr	r1, [r3, #16]
 8002b5a:	4b3d      	ldr	r3, [pc, #244]	; (8002c50 <HAL_ADC_PollForConversion+0x200>)
 8002b5c:	400b      	ands	r3, r1
 8002b5e:	2b00      	cmp	r3, #0
 8002b60:	d106      	bne.n	8002b70 <HAL_ADC_PollForConversion+0x120>
 8002b62:	687b      	ldr	r3, [r7, #4]
 8002b64:	681b      	ldr	r3, [r3, #0]
 8002b66:	68d9      	ldr	r1, [r3, #12]
 8002b68:	4b3a      	ldr	r3, [pc, #232]	; (8002c54 <HAL_ADC_PollForConversion+0x204>)
 8002b6a:	400b      	ands	r3, r1
 8002b6c:	2b00      	cmp	r3, #0
 8002b6e:	d00d      	beq.n	8002b8c <HAL_ADC_PollForConversion+0x13c>
 8002b70:	687b      	ldr	r3, [r7, #4]
 8002b72:	681b      	ldr	r3, [r3, #0]
 8002b74:	6919      	ldr	r1, [r3, #16]
 8002b76:	4b38      	ldr	r3, [pc, #224]	; (8002c58 <HAL_ADC_PollForConversion+0x208>)
 8002b78:	400b      	ands	r3, r1
 8002b7a:	2b00      	cmp	r3, #0
 8002b7c:	d108      	bne.n	8002b90 <HAL_ADC_PollForConversion+0x140>
 8002b7e:	687b      	ldr	r3, [r7, #4]
 8002b80:	681b      	ldr	r3, [r3, #0]
 8002b82:	68d9      	ldr	r1, [r3, #12]
 8002b84:	4b34      	ldr	r3, [pc, #208]	; (8002c58 <HAL_ADC_PollForConversion+0x208>)
 8002b86:	400b      	ands	r3, r1
 8002b88:	2b00      	cmp	r3, #0
 8002b8a:	d101      	bne.n	8002b90 <HAL_ADC_PollForConversion+0x140>
 8002b8c:	2354      	movs	r3, #84	; 0x54
 8002b8e:	e000      	b.n	8002b92 <HAL_ADC_PollForConversion+0x142>
 8002b90:	23fc      	movs	r3, #252	; 0xfc
    Conversion_Timeout_CPU_cycles_max = ((SystemCoreClock
 8002b92:	fb02 f303 	mul.w	r3, r2, r3
 8002b96:	613b      	str	r3, [r7, #16]
    
    while(Conversion_Timeout_CPU_cycles < Conversion_Timeout_CPU_cycles_max)
 8002b98:	e021      	b.n	8002bde <HAL_ADC_PollForConversion+0x18e>
    {
      /* Check if timeout is disabled (set to infinite wait) */
      if(Timeout != HAL_MAX_DELAY)
 8002b9a:	683b      	ldr	r3, [r7, #0]
 8002b9c:	f1b3 3fff 	cmp.w	r3, #4294967295
 8002ba0:	d01a      	beq.n	8002bd8 <HAL_ADC_PollForConversion+0x188>
      {
        if((Timeout == 0U) || ((HAL_GetTick() - tickstart) > Timeout))
 8002ba2:	683b      	ldr	r3, [r7, #0]
 8002ba4:	2b00      	cmp	r3, #0
 8002ba6:	d007      	beq.n	8002bb8 <HAL_ADC_PollForConversion+0x168>
 8002ba8:	f7ff fd72 	bl	8002690 <HAL_GetTick>
 8002bac:	4602      	mov	r2, r0
 8002bae:	697b      	ldr	r3, [r7, #20]
 8002bb0:	1ad3      	subs	r3, r2, r3
 8002bb2:	683a      	ldr	r2, [r7, #0]
 8002bb4:	429a      	cmp	r2, r3
 8002bb6:	d20f      	bcs.n	8002bd8 <HAL_ADC_PollForConversion+0x188>
        {
          /* New check to avoid false timeout detection in case of preemption */
          if(Conversion_Timeout_CPU_cycles < Conversion_Timeout_CPU_cycles_max)
 8002bb8:	68fb      	ldr	r3, [r7, #12]
 8002bba:	693a      	ldr	r2, [r7, #16]
 8002bbc:	429a      	cmp	r2, r3
 8002bbe:	d90b      	bls.n	8002bd8 <HAL_ADC_PollForConversion+0x188>
          {
            /* Update ADC state machine to timeout */
            SET_BIT(hadc->State, HAL_ADC_STATE_TIMEOUT);
 8002bc0:	687b      	ldr	r3, [r7, #4]
 8002bc2:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8002bc4:	f043 0204 	orr.w	r2, r3, #4
 8002bc8:	687b      	ldr	r3, [r7, #4]
 8002bca:	629a      	str	r2, [r3, #40]	; 0x28

            /* Process unlocked */
            __HAL_UNLOCK(hadc);
 8002bcc:	687b      	ldr	r3, [r7, #4]
 8002bce:	2200      	movs	r2, #0
 8002bd0:	f883 2024 	strb.w	r2, [r3, #36]	; 0x24

            return HAL_TIMEOUT;
 8002bd4:	2303      	movs	r3, #3
 8002bd6:	e030      	b.n	8002c3a <HAL_ADC_PollForConversion+0x1ea>
          }
        }
      }
      Conversion_Timeout_CPU_cycles ++;
 8002bd8:	68fb      	ldr	r3, [r7, #12]
 8002bda:	3301      	adds	r3, #1
 8002bdc:	60fb      	str	r3, [r7, #12]
    while(Conversion_Timeout_CPU_cycles < Conversion_Timeout_CPU_cycles_max)
 8002bde:	68fb      	ldr	r3, [r7, #12]
 8002be0:	693a      	ldr	r2, [r7, #16]
 8002be2:	429a      	cmp	r2, r3
 8002be4:	d8d9      	bhi.n	8002b9a <HAL_ADC_PollForConversion+0x14a>
    }
  }
  
  /* Clear regular group conversion flag */
  __HAL_ADC_CLEAR_FLAG(hadc, ADC_FLAG_STRT | ADC_FLAG_EOC);
 8002be6:	687b      	ldr	r3, [r7, #4]
 8002be8:	681b      	ldr	r3, [r3, #0]
 8002bea:	f06f 0212 	mvn.w	r2, #18
 8002bee:	601a      	str	r2, [r3, #0]
  
  /* Update ADC state machine */
  SET_BIT(hadc->State, HAL_ADC_STATE_REG_EOC);
 8002bf0:	687b      	ldr	r3, [r7, #4]
 8002bf2:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8002bf4:	f443 7200 	orr.w	r2, r3, #512	; 0x200
 8002bf8:	687b      	ldr	r3, [r7, #4]
 8002bfa:	629a      	str	r2, [r3, #40]	; 0x28
  /* Determine whether any further conversion upcoming on group regular       */
  /* by external trigger, continuous mode or scan sequence on going.          */
  /* Note: On STM32F1 devices, in case of sequencer enabled                   */
  /*       (several ranks selected), end of conversion flag is raised         */
  /*       at the end of the sequence.                                        */
  if(ADC_IS_SOFTWARE_START_REGULAR(hadc)        && 
 8002bfc:	687b      	ldr	r3, [r7, #4]
 8002bfe:	681b      	ldr	r3, [r3, #0]
 8002c00:	689b      	ldr	r3, [r3, #8]
 8002c02:	f403 2360 	and.w	r3, r3, #917504	; 0xe0000
 8002c06:	f5b3 2f60 	cmp.w	r3, #917504	; 0xe0000
 8002c0a:	d115      	bne.n	8002c38 <HAL_ADC_PollForConversion+0x1e8>
     (hadc->Init.ContinuousConvMode == DISABLE)   )
 8002c0c:	687b      	ldr	r3, [r7, #4]
 8002c0e:	7b1b      	ldrb	r3, [r3, #12]
  if(ADC_IS_SOFTWARE_START_REGULAR(hadc)        && 
 8002c10:	2b00      	cmp	r3, #0
 8002c12:	d111      	bne.n	8002c38 <HAL_ADC_PollForConversion+0x1e8>
  {   
    /* Set ADC state */
    CLEAR_BIT(hadc->State, HAL_ADC_STATE_REG_BUSY);   
 8002c14:	687b      	ldr	r3, [r7, #4]
 8002c16:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8002c18:	f423 7280 	bic.w	r2, r3, #256	; 0x100
 8002c1c:	687b      	ldr	r3, [r7, #4]
 8002c1e:	629a      	str	r2, [r3, #40]	; 0x28

    if (HAL_IS_BIT_CLR(hadc->State, HAL_ADC_STATE_INJ_BUSY))
 8002c20:	687b      	ldr	r3, [r7, #4]
 8002c22:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8002c24:	f403 5380 	and.w	r3, r3, #4096	; 0x1000
 8002c28:	2b00      	cmp	r3, #0
 8002c2a:	d105      	bne.n	8002c38 <HAL_ADC_PollForConversion+0x1e8>
    { 
      SET_BIT(hadc->State, HAL_ADC_STATE_READY);
 8002c2c:	687b      	ldr	r3, [r7, #4]
 8002c2e:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8002c30:	f043 0201 	orr.w	r2, r3, #1
 8002c34:	687b      	ldr	r3, [r7, #4]
 8002c36:	629a      	str	r2, [r3, #40]	; 0x28
    }
  }
  
  /* Return ADC state */
  return HAL_OK;
 8002c38:	2300      	movs	r3, #0
}
 8002c3a:	4618      	mov	r0, r3
 8002c3c:	371c      	adds	r7, #28
 8002c3e:	46bd      	mov	sp, r7
 8002c40:	bd90      	pop	{r4, r7, pc}
 8002c42:	bf00      	nop
 8002c44:	20000010 	.word	0x20000010
 8002c48:	24924924 	.word	0x24924924
 8002c4c:	00924924 	.word	0x00924924
 8002c50:	12492492 	.word	0x12492492
 8002c54:	00492492 	.word	0x00492492
 8002c58:	00249249 	.word	0x00249249

08002c5c <HAL_ADC_GetValue>:
  *         or @ref __HAL_ADC_CLEAR_FLAG(&hadc, ADC_FLAG_EOS).
  * @param  hadc: ADC handle
  * @retval ADC group regular conversion data
  */
uint32_t HAL_ADC_GetValue(ADC_HandleTypeDef* hadc)
{
 8002c5c:	b480      	push	{r7}
 8002c5e:	b083      	sub	sp, #12
 8002c60:	af00      	add	r7, sp, #0
 8002c62:	6078      	str	r0, [r7, #4]

  /* Note: EOC flag is not cleared here by software because automatically     */
  /*       cleared by hardware when reading register DR.                      */
  
  /* Return ADC converted value */ 
  return hadc->Instance->DR;
 8002c64:	687b      	ldr	r3, [r7, #4]
 8002c66:	681b      	ldr	r3, [r3, #0]
 8002c68:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
}
 8002c6a:	4618      	mov	r0, r3
 8002c6c:	370c      	adds	r7, #12
 8002c6e:	46bd      	mov	sp, r7
 8002c70:	bc80      	pop	{r7}
 8002c72:	4770      	bx	lr

08002c74 <HAL_ADC_ConfigChannel>:
  * @param  hadc: ADC handle
  * @param  sConfig: Structure of ADC channel for regular group.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_ConfigChannel(ADC_HandleTypeDef* hadc, ADC_ChannelConfTypeDef* sConfig)
{ 
 8002c74:	b480      	push	{r7}
 8002c76:	b085      	sub	sp, #20
 8002c78:	af00      	add	r7, sp, #0
 8002c7a:	6078      	str	r0, [r7, #4]
 8002c7c:	6039      	str	r1, [r7, #0]
  HAL_StatusTypeDef tmp_hal_status = HAL_OK;
 8002c7e:	2300      	movs	r3, #0
 8002c80:	73fb      	strb	r3, [r7, #15]
  __IO uint32_t wait_loop_index = 0U;
 8002c82:	2300      	movs	r3, #0
 8002c84:	60bb      	str	r3, [r7, #8]
  assert_param(IS_ADC_CHANNEL(sConfig->Channel));
  assert_param(IS_ADC_REGULAR_RANK(sConfig->Rank));
  assert_param(IS_ADC_SAMPLE_TIME(sConfig->SamplingTime));
  
  /* Process locked */
  __HAL_LOCK(hadc);
 8002c86:	687b      	ldr	r3, [r7, #4]
 8002c88:	f893 3024 	ldrb.w	r3, [r3, #36]	; 0x24
 8002c8c:	2b01      	cmp	r3, #1
 8002c8e:	d101      	bne.n	8002c94 <HAL_ADC_ConfigChannel+0x20>
 8002c90:	2302      	movs	r3, #2
 8002c92:	e0dc      	b.n	8002e4e <HAL_ADC_ConfigChannel+0x1da>
 8002c94:	687b      	ldr	r3, [r7, #4]
 8002c96:	2201      	movs	r2, #1
 8002c98:	f883 2024 	strb.w	r2, [r3, #36]	; 0x24
  
  
  /* Regular sequence configuration */
  /* For Rank 1 to 6 */
  if (sConfig->Rank < 7U)
 8002c9c:	683b      	ldr	r3, [r7, #0]
 8002c9e:	685b      	ldr	r3, [r3, #4]
 8002ca0:	2b06      	cmp	r3, #6
 8002ca2:	d81c      	bhi.n	8002cde <HAL_ADC_ConfigChannel+0x6a>
  {
    MODIFY_REG(hadc->Instance->SQR3                        ,
 8002ca4:	687b      	ldr	r3, [r7, #4]
 8002ca6:	681b      	ldr	r3, [r3, #0]
 8002ca8:	6b59      	ldr	r1, [r3, #52]	; 0x34
 8002caa:	683b      	ldr	r3, [r7, #0]
 8002cac:	685a      	ldr	r2, [r3, #4]
 8002cae:	4613      	mov	r3, r2
 8002cb0:	009b      	lsls	r3, r3, #2
 8002cb2:	4413      	add	r3, r2
 8002cb4:	3b05      	subs	r3, #5
 8002cb6:	221f      	movs	r2, #31
 8002cb8:	fa02 f303 	lsl.w	r3, r2, r3
 8002cbc:	43db      	mvns	r3, r3
 8002cbe:	4019      	ands	r1, r3
 8002cc0:	683b      	ldr	r3, [r7, #0]
 8002cc2:	6818      	ldr	r0, [r3, #0]
 8002cc4:	683b      	ldr	r3, [r7, #0]
 8002cc6:	685a      	ldr	r2, [r3, #4]
 8002cc8:	4613      	mov	r3, r2
 8002cca:	009b      	lsls	r3, r3, #2
 8002ccc:	4413      	add	r3, r2
 8002cce:	3b05      	subs	r3, #5
 8002cd0:	fa00 f203 	lsl.w	r2, r0, r3
 8002cd4:	687b      	ldr	r3, [r7, #4]
 8002cd6:	681b      	ldr	r3, [r3, #0]
 8002cd8:	430a      	orrs	r2, r1
 8002cda:	635a      	str	r2, [r3, #52]	; 0x34
 8002cdc:	e03c      	b.n	8002d58 <HAL_ADC_ConfigChannel+0xe4>
               ADC_SQR3_RK(ADC_SQR3_SQ1, sConfig->Rank)    ,
               ADC_SQR3_RK(sConfig->Channel, sConfig->Rank) );
  }
  /* For Rank 7 to 12 */
  else if (sConfig->Rank < 13U)
 8002cde:	683b      	ldr	r3, [r7, #0]
 8002ce0:	685b      	ldr	r3, [r3, #4]
 8002ce2:	2b0c      	cmp	r3, #12
 8002ce4:	d81c      	bhi.n	8002d20 <HAL_ADC_ConfigChannel+0xac>
  {
    MODIFY_REG(hadc->Instance->SQR2                        ,
 8002ce6:	687b      	ldr	r3, [r7, #4]
 8002ce8:	681b      	ldr	r3, [r3, #0]
 8002cea:	6b19      	ldr	r1, [r3, #48]	; 0x30
 8002cec:	683b      	ldr	r3, [r7, #0]
 8002cee:	685a      	ldr	r2, [r3, #4]
 8002cf0:	4613      	mov	r3, r2
 8002cf2:	009b      	lsls	r3, r3, #2
 8002cf4:	4413      	add	r3, r2
 8002cf6:	3b23      	subs	r3, #35	; 0x23
 8002cf8:	221f      	movs	r2, #31
 8002cfa:	fa02 f303 	lsl.w	r3, r2, r3
 8002cfe:	43db      	mvns	r3, r3
 8002d00:	4019      	ands	r1, r3
 8002d02:	683b      	ldr	r3, [r7, #0]
 8002d04:	6818      	ldr	r0, [r3, #0]
 8002d06:	683b      	ldr	r3, [r7, #0]
 8002d08:	685a      	ldr	r2, [r3, #4]
 8002d0a:	4613      	mov	r3, r2
 8002d0c:	009b      	lsls	r3, r3, #2
 8002d0e:	4413      	add	r3, r2
 8002d10:	3b23      	subs	r3, #35	; 0x23
 8002d12:	fa00 f203 	lsl.w	r2, r0, r3
 8002d16:	687b      	ldr	r3, [r7, #4]
 8002d18:	681b      	ldr	r3, [r3, #0]
 8002d1a:	430a      	orrs	r2, r1
 8002d1c:	631a      	str	r2, [r3, #48]	; 0x30
 8002d1e:	e01b      	b.n	8002d58 <HAL_ADC_ConfigChannel+0xe4>
               ADC_SQR2_RK(sConfig->Channel, sConfig->Rank) );
  }
  /* For Rank 13 to 16 */
  else
  {
    MODIFY_REG(hadc->Instance->SQR1                        ,
 8002d20:	687b      	ldr	r3, [r7, #4]
 8002d22:	681b      	ldr	r3, [r3, #0]
 8002d24:	6ad9      	ldr	r1, [r3, #44]	; 0x2c
 8002d26:	683b      	ldr	r3, [r7, #0]
 8002d28:	685a      	ldr	r2, [r3, #4]
 8002d2a:	4613      	mov	r3, r2
 8002d2c:	009b      	lsls	r3, r3, #2
 8002d2e:	4413      	add	r3, r2
 8002d30:	3b41      	subs	r3, #65	; 0x41
 8002d32:	221f      	movs	r2, #31
 8002d34:	fa02 f303 	lsl.w	r3, r2, r3
 8002d38:	43db      	mvns	r3, r3
 8002d3a:	4019      	ands	r1, r3
 8002d3c:	683b      	ldr	r3, [r7, #0]
 8002d3e:	6818      	ldr	r0, [r3, #0]
 8002d40:	683b      	ldr	r3, [r7, #0]
 8002d42:	685a      	ldr	r2, [r3, #4]
 8002d44:	4613      	mov	r3, r2
 8002d46:	009b      	lsls	r3, r3, #2
 8002d48:	4413      	add	r3, r2
 8002d4a:	3b41      	subs	r3, #65	; 0x41
 8002d4c:	fa00 f203 	lsl.w	r2, r0, r3
 8002d50:	687b      	ldr	r3, [r7, #4]
 8002d52:	681b      	ldr	r3, [r3, #0]
 8002d54:	430a      	orrs	r2, r1
 8002d56:	62da      	str	r2, [r3, #44]	; 0x2c
  }
  
  
  /* Channel sampling time configuration */
  /* For channels 10 to 17 */
  if (sConfig->Channel >= ADC_CHANNEL_10)
 8002d58:	683b      	ldr	r3, [r7, #0]
 8002d5a:	681b      	ldr	r3, [r3, #0]
 8002d5c:	2b09      	cmp	r3, #9
 8002d5e:	d91c      	bls.n	8002d9a <HAL_ADC_ConfigChannel+0x126>
  {
    MODIFY_REG(hadc->Instance->SMPR1                             ,
 8002d60:	687b      	ldr	r3, [r7, #4]
 8002d62:	681b      	ldr	r3, [r3, #0]
 8002d64:	68d9      	ldr	r1, [r3, #12]
 8002d66:	683b      	ldr	r3, [r7, #0]
 8002d68:	681a      	ldr	r2, [r3, #0]
 8002d6a:	4613      	mov	r3, r2
 8002d6c:	005b      	lsls	r3, r3, #1
 8002d6e:	4413      	add	r3, r2
 8002d70:	3b1e      	subs	r3, #30
 8002d72:	2207      	movs	r2, #7
 8002d74:	fa02 f303 	lsl.w	r3, r2, r3
 8002d78:	43db      	mvns	r3, r3
 8002d7a:	4019      	ands	r1, r3
 8002d7c:	683b      	ldr	r3, [r7, #0]
 8002d7e:	6898      	ldr	r0, [r3, #8]
 8002d80:	683b      	ldr	r3, [r7, #0]
 8002d82:	681a      	ldr	r2, [r3, #0]
 8002d84:	4613      	mov	r3, r2
 8002d86:	005b      	lsls	r3, r3, #1
 8002d88:	4413      	add	r3, r2
 8002d8a:	3b1e      	subs	r3, #30
 8002d8c:	fa00 f203 	lsl.w	r2, r0, r3
 8002d90:	687b      	ldr	r3, [r7, #4]
 8002d92:	681b      	ldr	r3, [r3, #0]
 8002d94:	430a      	orrs	r2, r1
 8002d96:	60da      	str	r2, [r3, #12]
 8002d98:	e019      	b.n	8002dce <HAL_ADC_ConfigChannel+0x15a>
               ADC_SMPR1(ADC_SMPR1_SMP10, sConfig->Channel)      ,
               ADC_SMPR1(sConfig->SamplingTime, sConfig->Channel) );
  }
  else /* For channels 0 to 9 */
  {
    MODIFY_REG(hadc->Instance->SMPR2                             ,
 8002d9a:	687b      	ldr	r3, [r7, #4]
 8002d9c:	681b      	ldr	r3, [r3, #0]
 8002d9e:	6919      	ldr	r1, [r3, #16]
 8002da0:	683b      	ldr	r3, [r7, #0]
 8002da2:	681a      	ldr	r2, [r3, #0]
 8002da4:	4613      	mov	r3, r2
 8002da6:	005b      	lsls	r3, r3, #1
 8002da8:	4413      	add	r3, r2
 8002daa:	2207      	movs	r2, #7
 8002dac:	fa02 f303 	lsl.w	r3, r2, r3
 8002db0:	43db      	mvns	r3, r3
 8002db2:	4019      	ands	r1, r3
 8002db4:	683b      	ldr	r3, [r7, #0]
 8002db6:	6898      	ldr	r0, [r3, #8]
 8002db8:	683b      	ldr	r3, [r7, #0]
 8002dba:	681a      	ldr	r2, [r3, #0]
 8002dbc:	4613      	mov	r3, r2
 8002dbe:	005b      	lsls	r3, r3, #1
 8002dc0:	4413      	add	r3, r2
 8002dc2:	fa00 f203 	lsl.w	r2, r0, r3
 8002dc6:	687b      	ldr	r3, [r7, #4]
 8002dc8:	681b      	ldr	r3, [r3, #0]
 8002dca:	430a      	orrs	r2, r1
 8002dcc:	611a      	str	r2, [r3, #16]
               ADC_SMPR2(sConfig->SamplingTime, sConfig->Channel) );
  }
  
  /* If ADC1 Channel_16 or Channel_17 is selected, enable Temperature sensor  */
  /* and VREFINT measurement path.                                            */
  if ((sConfig->Channel == ADC_CHANNEL_TEMPSENSOR) ||
 8002dce:	683b      	ldr	r3, [r7, #0]
 8002dd0:	681b      	ldr	r3, [r3, #0]
 8002dd2:	2b10      	cmp	r3, #16
 8002dd4:	d003      	beq.n	8002dde <HAL_ADC_ConfigChannel+0x16a>
      (sConfig->Channel == ADC_CHANNEL_VREFINT)      )
 8002dd6:	683b      	ldr	r3, [r7, #0]
 8002dd8:	681b      	ldr	r3, [r3, #0]
  if ((sConfig->Channel == ADC_CHANNEL_TEMPSENSOR) ||
 8002dda:	2b11      	cmp	r3, #17
 8002ddc:	d132      	bne.n	8002e44 <HAL_ADC_ConfigChannel+0x1d0>
  {
    /* For STM32F1 devices with several ADC: Only ADC1 can access internal    */
    /* measurement channels (VrefInt/TempSensor). If these channels are       */
    /* intended to be set on other ADC instances, an error is reported.       */
    if (hadc->Instance == ADC1)
 8002dde:	687b      	ldr	r3, [r7, #4]
 8002de0:	681b      	ldr	r3, [r3, #0]
 8002de2:	4a1d      	ldr	r2, [pc, #116]	; (8002e58 <HAL_ADC_ConfigChannel+0x1e4>)
 8002de4:	4293      	cmp	r3, r2
 8002de6:	d125      	bne.n	8002e34 <HAL_ADC_ConfigChannel+0x1c0>
    {
      if (READ_BIT(hadc->Instance->CR2, ADC_CR2_TSVREFE) == RESET)
 8002de8:	687b      	ldr	r3, [r7, #4]
 8002dea:	681b      	ldr	r3, [r3, #0]
 8002dec:	689b      	ldr	r3, [r3, #8]
 8002dee:	f403 0300 	and.w	r3, r3, #8388608	; 0x800000
 8002df2:	2b00      	cmp	r3, #0
 8002df4:	d126      	bne.n	8002e44 <HAL_ADC_ConfigChannel+0x1d0>
      {
        SET_BIT(hadc->Instance->CR2, ADC_CR2_TSVREFE);
 8002df6:	687b      	ldr	r3, [r7, #4]
 8002df8:	681b      	ldr	r3, [r3, #0]
 8002dfa:	689a      	ldr	r2, [r3, #8]
 8002dfc:	687b      	ldr	r3, [r7, #4]
 8002dfe:	681b      	ldr	r3, [r3, #0]
 8002e00:	f442 0200 	orr.w	r2, r2, #8388608	; 0x800000
 8002e04:	609a      	str	r2, [r3, #8]
        
        if (sConfig->Channel == ADC_CHANNEL_TEMPSENSOR)
 8002e06:	683b      	ldr	r3, [r7, #0]
 8002e08:	681b      	ldr	r3, [r3, #0]
 8002e0a:	2b10      	cmp	r3, #16
 8002e0c:	d11a      	bne.n	8002e44 <HAL_ADC_ConfigChannel+0x1d0>
        {
          /* Delay for temperature sensor stabilization time */
          /* Compute number of CPU cycles to wait for */
          wait_loop_index = (ADC_TEMPSENSOR_DELAY_US * (SystemCoreClock / 1000000U));
 8002e0e:	4b13      	ldr	r3, [pc, #76]	; (8002e5c <HAL_ADC_ConfigChannel+0x1e8>)
 8002e10:	681b      	ldr	r3, [r3, #0]
 8002e12:	4a13      	ldr	r2, [pc, #76]	; (8002e60 <HAL_ADC_ConfigChannel+0x1ec>)
 8002e14:	fba2 2303 	umull	r2, r3, r2, r3
 8002e18:	0c9a      	lsrs	r2, r3, #18
 8002e1a:	4613      	mov	r3, r2
 8002e1c:	009b      	lsls	r3, r3, #2
 8002e1e:	4413      	add	r3, r2
 8002e20:	005b      	lsls	r3, r3, #1
 8002e22:	60bb      	str	r3, [r7, #8]
          while(wait_loop_index != 0U)
 8002e24:	e002      	b.n	8002e2c <HAL_ADC_ConfigChannel+0x1b8>
          {
            wait_loop_index--;
 8002e26:	68bb      	ldr	r3, [r7, #8]
 8002e28:	3b01      	subs	r3, #1
 8002e2a:	60bb      	str	r3, [r7, #8]
          while(wait_loop_index != 0U)
 8002e2c:	68bb      	ldr	r3, [r7, #8]
 8002e2e:	2b00      	cmp	r3, #0
 8002e30:	d1f9      	bne.n	8002e26 <HAL_ADC_ConfigChannel+0x1b2>
 8002e32:	e007      	b.n	8002e44 <HAL_ADC_ConfigChannel+0x1d0>
      }
    }
    else
    {
      /* Update ADC state machine to error */
      SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_CONFIG);
 8002e34:	687b      	ldr	r3, [r7, #4]
 8002e36:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8002e38:	f043 0220 	orr.w	r2, r3, #32
 8002e3c:	687b      	ldr	r3, [r7, #4]
 8002e3e:	629a      	str	r2, [r3, #40]	; 0x28
      
      tmp_hal_status = HAL_ERROR;
 8002e40:	2301      	movs	r3, #1
 8002e42:	73fb      	strb	r3, [r7, #15]
    }
  }
  
  /* Process unlocked */
  __HAL_UNLOCK(hadc);
 8002e44:	687b      	ldr	r3, [r7, #4]
 8002e46:	2200      	movs	r2, #0
 8002e48:	f883 2024 	strb.w	r2, [r3, #36]	; 0x24
  
  /* Return function status */
  return tmp_hal_status;
 8002e4c:	7bfb      	ldrb	r3, [r7, #15]
}
 8002e4e:	4618      	mov	r0, r3
 8002e50:	3714      	adds	r7, #20
 8002e52:	46bd      	mov	sp, r7
 8002e54:	bc80      	pop	{r7}
 8002e56:	4770      	bx	lr
 8002e58:	40012400 	.word	0x40012400
 8002e5c:	20000010 	.word	0x20000010
 8002e60:	431bde83 	.word	0x431bde83

08002e64 <ADC_Enable>:
  *         and voltage regulator must be enabled (done into HAL_ADC_Init()).
  * @param  hadc: ADC handle
  * @retval HAL status.
  */
HAL_StatusTypeDef ADC_Enable(ADC_HandleTypeDef* hadc)
{
 8002e64:	b580      	push	{r7, lr}
 8002e66:	b084      	sub	sp, #16
 8002e68:	af00      	add	r7, sp, #0
 8002e6a:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = 0U;
 8002e6c:	2300      	movs	r3, #0
 8002e6e:	60fb      	str	r3, [r7, #12]
  __IO uint32_t wait_loop_index = 0U;
 8002e70:	2300      	movs	r3, #0
 8002e72:	60bb      	str	r3, [r7, #8]
  
  /* ADC enable and wait for ADC ready (in case of ADC is disabled or         */
  /* enabling phase not yet completed: flag ADC ready not yet set).           */
  /* Timeout implemented to not be stuck if ADC cannot be enabled (possible   */
  /* causes: ADC clock not running, ...).                                     */
  if (ADC_IS_ENABLE(hadc) == RESET)
 8002e74:	687b      	ldr	r3, [r7, #4]
 8002e76:	681b      	ldr	r3, [r3, #0]
 8002e78:	689b      	ldr	r3, [r3, #8]
 8002e7a:	f003 0301 	and.w	r3, r3, #1
 8002e7e:	2b01      	cmp	r3, #1
 8002e80:	d040      	beq.n	8002f04 <ADC_Enable+0xa0>
  {
    /* Enable the Peripheral */
    __HAL_ADC_ENABLE(hadc);
 8002e82:	687b      	ldr	r3, [r7, #4]
 8002e84:	681b      	ldr	r3, [r3, #0]
 8002e86:	689a      	ldr	r2, [r3, #8]
 8002e88:	687b      	ldr	r3, [r7, #4]
 8002e8a:	681b      	ldr	r3, [r3, #0]
 8002e8c:	f042 0201 	orr.w	r2, r2, #1
 8002e90:	609a      	str	r2, [r3, #8]
    
    /* Delay for ADC stabilization time */
    /* Compute number of CPU cycles to wait for */
    wait_loop_index = (ADC_STAB_DELAY_US * (SystemCoreClock / 1000000U));
 8002e92:	4b1f      	ldr	r3, [pc, #124]	; (8002f10 <ADC_Enable+0xac>)
 8002e94:	681b      	ldr	r3, [r3, #0]
 8002e96:	4a1f      	ldr	r2, [pc, #124]	; (8002f14 <ADC_Enable+0xb0>)
 8002e98:	fba2 2303 	umull	r2, r3, r2, r3
 8002e9c:	0c9b      	lsrs	r3, r3, #18
 8002e9e:	60bb      	str	r3, [r7, #8]
    while(wait_loop_index != 0U)
 8002ea0:	e002      	b.n	8002ea8 <ADC_Enable+0x44>
    {
      wait_loop_index--;
 8002ea2:	68bb      	ldr	r3, [r7, #8]
 8002ea4:	3b01      	subs	r3, #1
 8002ea6:	60bb      	str	r3, [r7, #8]
    while(wait_loop_index != 0U)
 8002ea8:	68bb      	ldr	r3, [r7, #8]
 8002eaa:	2b00      	cmp	r3, #0
 8002eac:	d1f9      	bne.n	8002ea2 <ADC_Enable+0x3e>
    }
    
    /* Get tick count */
    tickstart = HAL_GetTick();
 8002eae:	f7ff fbef 	bl	8002690 <HAL_GetTick>
 8002eb2:	60f8      	str	r0, [r7, #12]

    /* Wait for ADC effectively enabled */
    while(ADC_IS_ENABLE(hadc) == RESET)
 8002eb4:	e01f      	b.n	8002ef6 <ADC_Enable+0x92>
    {
      if((HAL_GetTick() - tickstart) > ADC_ENABLE_TIMEOUT)
 8002eb6:	f7ff fbeb 	bl	8002690 <HAL_GetTick>
 8002eba:	4602      	mov	r2, r0
 8002ebc:	68fb      	ldr	r3, [r7, #12]
 8002ebe:	1ad3      	subs	r3, r2, r3
 8002ec0:	2b02      	cmp	r3, #2
 8002ec2:	d918      	bls.n	8002ef6 <ADC_Enable+0x92>
      {
        /* New check to avoid false timeout detection in case of preemption */
        if(ADC_IS_ENABLE(hadc) == RESET)
 8002ec4:	687b      	ldr	r3, [r7, #4]
 8002ec6:	681b      	ldr	r3, [r3, #0]
 8002ec8:	689b      	ldr	r3, [r3, #8]
 8002eca:	f003 0301 	and.w	r3, r3, #1
 8002ece:	2b01      	cmp	r3, #1
 8002ed0:	d011      	beq.n	8002ef6 <ADC_Enable+0x92>
        {
          /* Update ADC state machine to error */
          SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 8002ed2:	687b      	ldr	r3, [r7, #4]
 8002ed4:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8002ed6:	f043 0210 	orr.w	r2, r3, #16
 8002eda:	687b      	ldr	r3, [r7, #4]
 8002edc:	629a      	str	r2, [r3, #40]	; 0x28

          /* Set ADC error code to ADC IP internal error */
          SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 8002ede:	687b      	ldr	r3, [r7, #4]
 8002ee0:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8002ee2:	f043 0201 	orr.w	r2, r3, #1
 8002ee6:	687b      	ldr	r3, [r7, #4]
 8002ee8:	62da      	str	r2, [r3, #44]	; 0x2c

          /* Process unlocked */
          __HAL_UNLOCK(hadc);
 8002eea:	687b      	ldr	r3, [r7, #4]
 8002eec:	2200      	movs	r2, #0
 8002eee:	f883 2024 	strb.w	r2, [r3, #36]	; 0x24

          return HAL_ERROR;
 8002ef2:	2301      	movs	r3, #1
 8002ef4:	e007      	b.n	8002f06 <ADC_Enable+0xa2>
    while(ADC_IS_ENABLE(hadc) == RESET)
 8002ef6:	687b      	ldr	r3, [r7, #4]
 8002ef8:	681b      	ldr	r3, [r3, #0]
 8002efa:	689b      	ldr	r3, [r3, #8]
 8002efc:	f003 0301 	and.w	r3, r3, #1
 8002f00:	2b01      	cmp	r3, #1
 8002f02:	d1d8      	bne.n	8002eb6 <ADC_Enable+0x52>
      }
    }
  }
   
  /* Return HAL status */
  return HAL_OK;
 8002f04:	2300      	movs	r3, #0
}
 8002f06:	4618      	mov	r0, r3
 8002f08:	3710      	adds	r7, #16
 8002f0a:	46bd      	mov	sp, r7
 8002f0c:	bd80      	pop	{r7, pc}
 8002f0e:	bf00      	nop
 8002f10:	20000010 	.word	0x20000010
 8002f14:	431bde83 	.word	0x431bde83

08002f18 <ADC_ConversionStop_Disable>:
  *         stopped to disable the ADC.
  * @param  hadc: ADC handle
  * @retval HAL status.
  */
HAL_StatusTypeDef ADC_ConversionStop_Disable(ADC_HandleTypeDef* hadc)
{
 8002f18:	b580      	push	{r7, lr}
 8002f1a:	b084      	sub	sp, #16
 8002f1c:	af00      	add	r7, sp, #0
 8002f1e:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = 0U;
 8002f20:	2300      	movs	r3, #0
 8002f22:	60fb      	str	r3, [r7, #12]
  
  /* Verification if ADC is not already disabled */
  if (ADC_IS_ENABLE(hadc) != RESET)
 8002f24:	687b      	ldr	r3, [r7, #4]
 8002f26:	681b      	ldr	r3, [r3, #0]
 8002f28:	689b      	ldr	r3, [r3, #8]
 8002f2a:	f003 0301 	and.w	r3, r3, #1
 8002f2e:	2b01      	cmp	r3, #1
 8002f30:	d12e      	bne.n	8002f90 <ADC_ConversionStop_Disable+0x78>
  {
    /* Disable the ADC peripheral */
    __HAL_ADC_DISABLE(hadc);
 8002f32:	687b      	ldr	r3, [r7, #4]
 8002f34:	681b      	ldr	r3, [r3, #0]
 8002f36:	689a      	ldr	r2, [r3, #8]
 8002f38:	687b      	ldr	r3, [r7, #4]
 8002f3a:	681b      	ldr	r3, [r3, #0]
 8002f3c:	f022 0201 	bic.w	r2, r2, #1
 8002f40:	609a      	str	r2, [r3, #8]
     
    /* Get tick count */
    tickstart = HAL_GetTick();
 8002f42:	f7ff fba5 	bl	8002690 <HAL_GetTick>
 8002f46:	60f8      	str	r0, [r7, #12]
    
    /* Wait for ADC effectively disabled */
    while(ADC_IS_ENABLE(hadc) != RESET)
 8002f48:	e01b      	b.n	8002f82 <ADC_ConversionStop_Disable+0x6a>
    {
      if((HAL_GetTick() - tickstart) > ADC_DISABLE_TIMEOUT)
 8002f4a:	f7ff fba1 	bl	8002690 <HAL_GetTick>
 8002f4e:	4602      	mov	r2, r0
 8002f50:	68fb      	ldr	r3, [r7, #12]
 8002f52:	1ad3      	subs	r3, r2, r3
 8002f54:	2b02      	cmp	r3, #2
 8002f56:	d914      	bls.n	8002f82 <ADC_ConversionStop_Disable+0x6a>
      {
        /* New check to avoid false timeout detection in case of preemption */
        if(ADC_IS_ENABLE(hadc) != RESET)
 8002f58:	687b      	ldr	r3, [r7, #4]
 8002f5a:	681b      	ldr	r3, [r3, #0]
 8002f5c:	689b      	ldr	r3, [r3, #8]
 8002f5e:	f003 0301 	and.w	r3, r3, #1
 8002f62:	2b01      	cmp	r3, #1
 8002f64:	d10d      	bne.n	8002f82 <ADC_ConversionStop_Disable+0x6a>
        {
          /* Update ADC state machine to error */
          SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 8002f66:	687b      	ldr	r3, [r7, #4]
 8002f68:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8002f6a:	f043 0210 	orr.w	r2, r3, #16
 8002f6e:	687b      	ldr	r3, [r7, #4]
 8002f70:	629a      	str	r2, [r3, #40]	; 0x28

          /* Set ADC error code to ADC IP internal error */
          SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 8002f72:	687b      	ldr	r3, [r7, #4]
 8002f74:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8002f76:	f043 0201 	orr.w	r2, r3, #1
 8002f7a:	687b      	ldr	r3, [r7, #4]
 8002f7c:	62da      	str	r2, [r3, #44]	; 0x2c

          return HAL_ERROR;
 8002f7e:	2301      	movs	r3, #1
 8002f80:	e007      	b.n	8002f92 <ADC_ConversionStop_Disable+0x7a>
    while(ADC_IS_ENABLE(hadc) != RESET)
 8002f82:	687b      	ldr	r3, [r7, #4]
 8002f84:	681b      	ldr	r3, [r3, #0]
 8002f86:	689b      	ldr	r3, [r3, #8]
 8002f88:	f003 0301 	and.w	r3, r3, #1
 8002f8c:	2b01      	cmp	r3, #1
 8002f8e:	d0dc      	beq.n	8002f4a <ADC_ConversionStop_Disable+0x32>
      }
    }
  }
  
  /* Return HAL status */
  return HAL_OK;
 8002f90:	2300      	movs	r3, #0
}
 8002f92:	4618      	mov	r0, r3
 8002f94:	3710      	adds	r7, #16
 8002f96:	46bd      	mov	sp, r7
 8002f98:	bd80      	pop	{r7, pc}
	...

08002f9c <__NVIC_SetPriorityGrouping>:
           In case of a conflict between priority grouping and available
           priority bits (__NVIC_PRIO_BITS), the smallest possible priority group is set.
  \param [in]      PriorityGroup  Priority grouping field.
 */
__STATIC_INLINE void __NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8002f9c:	b480      	push	{r7}
 8002f9e:	b085      	sub	sp, #20
 8002fa0:	af00      	add	r7, sp, #0
 8002fa2:	6078      	str	r0, [r7, #4]
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 8002fa4:	687b      	ldr	r3, [r7, #4]
 8002fa6:	f003 0307 	and.w	r3, r3, #7
 8002faa:	60fb      	str	r3, [r7, #12]

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 8002fac:	4b0c      	ldr	r3, [pc, #48]	; (8002fe0 <__NVIC_SetPriorityGrouping+0x44>)
 8002fae:	68db      	ldr	r3, [r3, #12]
 8002fb0:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 8002fb2:	68ba      	ldr	r2, [r7, #8]
 8002fb4:	f64f 03ff 	movw	r3, #63743	; 0xf8ff
 8002fb8:	4013      	ands	r3, r2
 8002fba:	60bb      	str	r3, [r7, #8]
  reg_value  =  (reg_value                                   |
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos) );               /* Insert write key and priority group */
 8002fbc:	68fb      	ldr	r3, [r7, #12]
 8002fbe:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 8002fc0:	68bb      	ldr	r3, [r7, #8]
 8002fc2:	4313      	orrs	r3, r2
  reg_value  =  (reg_value                                   |
 8002fc4:	f043 63bf 	orr.w	r3, r3, #100139008	; 0x5f80000
 8002fc8:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 8002fcc:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 8002fce:	4a04      	ldr	r2, [pc, #16]	; (8002fe0 <__NVIC_SetPriorityGrouping+0x44>)
 8002fd0:	68bb      	ldr	r3, [r7, #8]
 8002fd2:	60d3      	str	r3, [r2, #12]
}
 8002fd4:	bf00      	nop
 8002fd6:	3714      	adds	r7, #20
 8002fd8:	46bd      	mov	sp, r7
 8002fda:	bc80      	pop	{r7}
 8002fdc:	4770      	bx	lr
 8002fde:	bf00      	nop
 8002fe0:	e000ed00 	.word	0xe000ed00

08002fe4 <__NVIC_GetPriorityGrouping>:
  \brief   Get Priority Grouping
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t __NVIC_GetPriorityGrouping(void)
{
 8002fe4:	b480      	push	{r7}
 8002fe6:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 8002fe8:	4b04      	ldr	r3, [pc, #16]	; (8002ffc <__NVIC_GetPriorityGrouping+0x18>)
 8002fea:	68db      	ldr	r3, [r3, #12]
 8002fec:	0a1b      	lsrs	r3, r3, #8
 8002fee:	f003 0307 	and.w	r3, r3, #7
}
 8002ff2:	4618      	mov	r0, r3
 8002ff4:	46bd      	mov	sp, r7
 8002ff6:	bc80      	pop	{r7}
 8002ff8:	4770      	bx	lr
 8002ffa:	bf00      	nop
 8002ffc:	e000ed00 	.word	0xe000ed00

08003000 <__NVIC_EnableIRQ>:
  \details Enables a device specific interrupt in the NVIC interrupt controller.
  \param [in]      IRQn  Device specific interrupt number.
  \note    IRQn must not be negative.
 */
__STATIC_INLINE void __NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8003000:	b480      	push	{r7}
 8003002:	b083      	sub	sp, #12
 8003004:	af00      	add	r7, sp, #0
 8003006:	4603      	mov	r3, r0
 8003008:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 800300a:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800300e:	2b00      	cmp	r3, #0
 8003010:	db0b      	blt.n	800302a <__NVIC_EnableIRQ+0x2a>
  {
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 8003012:	79fb      	ldrb	r3, [r7, #7]
 8003014:	f003 021f 	and.w	r2, r3, #31
 8003018:	4906      	ldr	r1, [pc, #24]	; (8003034 <__NVIC_EnableIRQ+0x34>)
 800301a:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800301e:	095b      	lsrs	r3, r3, #5
 8003020:	2001      	movs	r0, #1
 8003022:	fa00 f202 	lsl.w	r2, r0, r2
 8003026:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
  }
}
 800302a:	bf00      	nop
 800302c:	370c      	adds	r7, #12
 800302e:	46bd      	mov	sp, r7
 8003030:	bc80      	pop	{r7}
 8003032:	4770      	bx	lr
 8003034:	e000e100 	.word	0xe000e100

08003038 <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 8003038:	b480      	push	{r7}
 800303a:	b083      	sub	sp, #12
 800303c:	af00      	add	r7, sp, #0
 800303e:	4603      	mov	r3, r0
 8003040:	6039      	str	r1, [r7, #0]
 8003042:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8003044:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8003048:	2b00      	cmp	r3, #0
 800304a:	db0a      	blt.n	8003062 <__NVIC_SetPriority+0x2a>
  {
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 800304c:	683b      	ldr	r3, [r7, #0]
 800304e:	b2da      	uxtb	r2, r3
 8003050:	490c      	ldr	r1, [pc, #48]	; (8003084 <__NVIC_SetPriority+0x4c>)
 8003052:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8003056:	0112      	lsls	r2, r2, #4
 8003058:	b2d2      	uxtb	r2, r2
 800305a:	440b      	add	r3, r1
 800305c:	f883 2300 	strb.w	r2, [r3, #768]	; 0x300
  }
  else
  {
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
  }
}
 8003060:	e00a      	b.n	8003078 <__NVIC_SetPriority+0x40>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8003062:	683b      	ldr	r3, [r7, #0]
 8003064:	b2da      	uxtb	r2, r3
 8003066:	4908      	ldr	r1, [pc, #32]	; (8003088 <__NVIC_SetPriority+0x50>)
 8003068:	79fb      	ldrb	r3, [r7, #7]
 800306a:	f003 030f 	and.w	r3, r3, #15
 800306e:	3b04      	subs	r3, #4
 8003070:	0112      	lsls	r2, r2, #4
 8003072:	b2d2      	uxtb	r2, r2
 8003074:	440b      	add	r3, r1
 8003076:	761a      	strb	r2, [r3, #24]
}
 8003078:	bf00      	nop
 800307a:	370c      	adds	r7, #12
 800307c:	46bd      	mov	sp, r7
 800307e:	bc80      	pop	{r7}
 8003080:	4770      	bx	lr
 8003082:	bf00      	nop
 8003084:	e000e100 	.word	0xe000e100
 8003088:	e000ed00 	.word	0xe000ed00

0800308c <NVIC_EncodePriority>:
  \param [in]   PreemptPriority  Preemptive priority value (starting from 0).
  \param [in]       SubPriority  Subpriority value (starting from 0).
  \return                        Encoded priority. Value can be used in the function \ref NVIC_SetPriority().
 */
__STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uint32_t SubPriority)
{
 800308c:	b480      	push	{r7}
 800308e:	b089      	sub	sp, #36	; 0x24
 8003090:	af00      	add	r7, sp, #0
 8003092:	60f8      	str	r0, [r7, #12]
 8003094:	60b9      	str	r1, [r7, #8]
 8003096:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 8003098:	68fb      	ldr	r3, [r7, #12]
 800309a:	f003 0307 	and.w	r3, r3, #7
 800309e:	61fb      	str	r3, [r7, #28]
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 80030a0:	69fb      	ldr	r3, [r7, #28]
 80030a2:	f1c3 0307 	rsb	r3, r3, #7
 80030a6:	2b04      	cmp	r3, #4
 80030a8:	bf28      	it	cs
 80030aa:	2304      	movcs	r3, #4
 80030ac:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 80030ae:	69fb      	ldr	r3, [r7, #28]
 80030b0:	3304      	adds	r3, #4
 80030b2:	2b06      	cmp	r3, #6
 80030b4:	d902      	bls.n	80030bc <NVIC_EncodePriority+0x30>
 80030b6:	69fb      	ldr	r3, [r7, #28]
 80030b8:	3b03      	subs	r3, #3
 80030ba:	e000      	b.n	80030be <NVIC_EncodePriority+0x32>
 80030bc:	2300      	movs	r3, #0
 80030be:	617b      	str	r3, [r7, #20]

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 80030c0:	f04f 32ff 	mov.w	r2, #4294967295
 80030c4:	69bb      	ldr	r3, [r7, #24]
 80030c6:	fa02 f303 	lsl.w	r3, r2, r3
 80030ca:	43da      	mvns	r2, r3
 80030cc:	68bb      	ldr	r3, [r7, #8]
 80030ce:	401a      	ands	r2, r3
 80030d0:	697b      	ldr	r3, [r7, #20]
 80030d2:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 80030d4:	f04f 31ff 	mov.w	r1, #4294967295
 80030d8:	697b      	ldr	r3, [r7, #20]
 80030da:	fa01 f303 	lsl.w	r3, r1, r3
 80030de:	43d9      	mvns	r1, r3
 80030e0:	687b      	ldr	r3, [r7, #4]
 80030e2:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 80030e4:	4313      	orrs	r3, r2
         );
}
 80030e6:	4618      	mov	r0, r3
 80030e8:	3724      	adds	r7, #36	; 0x24
 80030ea:	46bd      	mov	sp, r7
 80030ec:	bc80      	pop	{r7}
 80030ee:	4770      	bx	lr

080030f0 <SysTick_Config>:
  \note    When the variable <b>__Vendor_SysTickConfig</b> is set to 1, then the
           function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.h</b>
           must contain a vendor-specific implementation of this function.
 */
__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
{
 80030f0:	b580      	push	{r7, lr}
 80030f2:	b082      	sub	sp, #8
 80030f4:	af00      	add	r7, sp, #0
 80030f6:	6078      	str	r0, [r7, #4]
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 80030f8:	687b      	ldr	r3, [r7, #4]
 80030fa:	3b01      	subs	r3, #1
 80030fc:	f1b3 7f80 	cmp.w	r3, #16777216	; 0x1000000
 8003100:	d301      	bcc.n	8003106 <SysTick_Config+0x16>
  {
    return (1UL);                                                   /* Reload value impossible */
 8003102:	2301      	movs	r3, #1
 8003104:	e00f      	b.n	8003126 <SysTick_Config+0x36>
  }

  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 8003106:	4a0a      	ldr	r2, [pc, #40]	; (8003130 <SysTick_Config+0x40>)
 8003108:	687b      	ldr	r3, [r7, #4]
 800310a:	3b01      	subs	r3, #1
 800310c:	6053      	str	r3, [r2, #4]
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
 800310e:	210f      	movs	r1, #15
 8003110:	f04f 30ff 	mov.w	r0, #4294967295
 8003114:	f7ff ff90 	bl	8003038 <__NVIC_SetPriority>
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 8003118:	4b05      	ldr	r3, [pc, #20]	; (8003130 <SysTick_Config+0x40>)
 800311a:	2200      	movs	r2, #0
 800311c:	609a      	str	r2, [r3, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 800311e:	4b04      	ldr	r3, [pc, #16]	; (8003130 <SysTick_Config+0x40>)
 8003120:	2207      	movs	r2, #7
 8003122:	601a      	str	r2, [r3, #0]
                   SysTick_CTRL_TICKINT_Msk   |
                   SysTick_CTRL_ENABLE_Msk;                         /* Enable SysTick IRQ and SysTick Timer */
  return (0UL);                                                     /* Function successful */
 8003124:	2300      	movs	r3, #0
}
 8003126:	4618      	mov	r0, r3
 8003128:	3708      	adds	r7, #8
 800312a:	46bd      	mov	sp, r7
 800312c:	bd80      	pop	{r7, pc}
 800312e:	bf00      	nop
 8003130:	e000e010 	.word	0xe000e010

08003134 <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ preemption is no more possible. 
  *         The pending IRQ priority will be managed only by the subpriority. 
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8003134:	b580      	push	{r7, lr}
 8003136:	b082      	sub	sp, #8
 8003138:	af00      	add	r7, sp, #0
 800313a:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));
  
  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 800313c:	6878      	ldr	r0, [r7, #4]
 800313e:	f7ff ff2d 	bl	8002f9c <__NVIC_SetPriorityGrouping>
}
 8003142:	bf00      	nop
 8003144:	3708      	adds	r7, #8
 8003146:	46bd      	mov	sp, r7
 8003148:	bd80      	pop	{r7, pc}

0800314a <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.          
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{ 
 800314a:	b580      	push	{r7, lr}
 800314c:	b086      	sub	sp, #24
 800314e:	af00      	add	r7, sp, #0
 8003150:	4603      	mov	r3, r0
 8003152:	60b9      	str	r1, [r7, #8]
 8003154:	607a      	str	r2, [r7, #4]
 8003156:	73fb      	strb	r3, [r7, #15]
  uint32_t prioritygroup = 0x00U;
 8003158:	2300      	movs	r3, #0
 800315a:	617b      	str	r3, [r7, #20]
  
  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));
  
  prioritygroup = NVIC_GetPriorityGrouping();
 800315c:	f7ff ff42 	bl	8002fe4 <__NVIC_GetPriorityGrouping>
 8003160:	6178      	str	r0, [r7, #20]
  
  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 8003162:	687a      	ldr	r2, [r7, #4]
 8003164:	68b9      	ldr	r1, [r7, #8]
 8003166:	6978      	ldr	r0, [r7, #20]
 8003168:	f7ff ff90 	bl	800308c <NVIC_EncodePriority>
 800316c:	4602      	mov	r2, r0
 800316e:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8003172:	4611      	mov	r1, r2
 8003174:	4618      	mov	r0, r3
 8003176:	f7ff ff5f 	bl	8003038 <__NVIC_SetPriority>
}
 800317a:	bf00      	nop
 800317c:	3718      	adds	r7, #24
 800317e:	46bd      	mov	sp, r7
 8003180:	bd80      	pop	{r7, pc}

08003182 <HAL_NVIC_EnableIRQ>:
  *         This parameter can be an enumerator of IRQn_Type enumeration
  *         (For the complete STM32 Devices IRQ Channels list, please refer to the appropriate CMSIS device file (stm32f10xxx.h))
  * @retval None
  */
void HAL_NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8003182:	b580      	push	{r7, lr}
 8003184:	b082      	sub	sp, #8
 8003186:	af00      	add	r7, sp, #0
 8003188:	4603      	mov	r3, r0
 800318a:	71fb      	strb	r3, [r7, #7]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));

  /* Enable interrupt */
  NVIC_EnableIRQ(IRQn);
 800318c:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8003190:	4618      	mov	r0, r3
 8003192:	f7ff ff35 	bl	8003000 <__NVIC_EnableIRQ>
}
 8003196:	bf00      	nop
 8003198:	3708      	adds	r7, #8
 800319a:	46bd      	mov	sp, r7
 800319c:	bd80      	pop	{r7, pc}

0800319e <HAL_SYSTICK_Config>:
  * @param  TicksNumb: Specifies the ticks Number of ticks between two interrupts.
  * @retval status:  - 0  Function succeeded.
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
 800319e:	b580      	push	{r7, lr}
 80031a0:	b082      	sub	sp, #8
 80031a2:	af00      	add	r7, sp, #0
 80031a4:	6078      	str	r0, [r7, #4]
   return SysTick_Config(TicksNumb);
 80031a6:	6878      	ldr	r0, [r7, #4]
 80031a8:	f7ff ffa2 	bl	80030f0 <SysTick_Config>
 80031ac:	4603      	mov	r3, r0
}
 80031ae:	4618      	mov	r0, r3
 80031b0:	3708      	adds	r7, #8
 80031b2:	46bd      	mov	sp, r7
 80031b4:	bd80      	pop	{r7, pc}
	...

080031b8 <HAL_GPIO_Init>:
  * @param  GPIO_Init: pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 80031b8:	b480      	push	{r7}
 80031ba:	b08b      	sub	sp, #44	; 0x2c
 80031bc:	af00      	add	r7, sp, #0
 80031be:	6078      	str	r0, [r7, #4]
 80031c0:	6039      	str	r1, [r7, #0]
  uint32_t position = 0x00u;
 80031c2:	2300      	movs	r3, #0
 80031c4:	627b      	str	r3, [r7, #36]	; 0x24
  uint32_t ioposition;
  uint32_t iocurrent;
  uint32_t temp;
  uint32_t config = 0x00u;
 80031c6:	2300      	movs	r3, #0
 80031c8:	623b      	str	r3, [r7, #32]
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));

  /* Configure the port pins */
  while (((GPIO_Init->Pin) >> position) != 0x00u)
 80031ca:	e169      	b.n	80034a0 <HAL_GPIO_Init+0x2e8>
  {
    /* Get the IO position */
    ioposition = (0x01uL << position);
 80031cc:	2201      	movs	r2, #1
 80031ce:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80031d0:	fa02 f303 	lsl.w	r3, r2, r3
 80031d4:	61fb      	str	r3, [r7, #28]

    /* Get the current IO position */
    iocurrent = (uint32_t)(GPIO_Init->Pin) & ioposition;
 80031d6:	683b      	ldr	r3, [r7, #0]
 80031d8:	681b      	ldr	r3, [r3, #0]
 80031da:	69fa      	ldr	r2, [r7, #28]
 80031dc:	4013      	ands	r3, r2
 80031de:	61bb      	str	r3, [r7, #24]

    if (iocurrent == ioposition)
 80031e0:	69ba      	ldr	r2, [r7, #24]
 80031e2:	69fb      	ldr	r3, [r7, #28]
 80031e4:	429a      	cmp	r2, r3
 80031e6:	f040 8158 	bne.w	800349a <HAL_GPIO_Init+0x2e2>
    {
      /* Check the Alternate function parameters */
      assert_param(IS_GPIO_AF_INSTANCE(GPIOx));

      /* Based on the required mode, filling config variable with MODEy[1:0] and CNFy[3:2] corresponding bits */
      switch (GPIO_Init->Mode)
 80031ea:	683b      	ldr	r3, [r7, #0]
 80031ec:	685b      	ldr	r3, [r3, #4]
 80031ee:	4a9a      	ldr	r2, [pc, #616]	; (8003458 <HAL_GPIO_Init+0x2a0>)
 80031f0:	4293      	cmp	r3, r2
 80031f2:	d05e      	beq.n	80032b2 <HAL_GPIO_Init+0xfa>
 80031f4:	4a98      	ldr	r2, [pc, #608]	; (8003458 <HAL_GPIO_Init+0x2a0>)
 80031f6:	4293      	cmp	r3, r2
 80031f8:	d875      	bhi.n	80032e6 <HAL_GPIO_Init+0x12e>
 80031fa:	4a98      	ldr	r2, [pc, #608]	; (800345c <HAL_GPIO_Init+0x2a4>)
 80031fc:	4293      	cmp	r3, r2
 80031fe:	d058      	beq.n	80032b2 <HAL_GPIO_Init+0xfa>
 8003200:	4a96      	ldr	r2, [pc, #600]	; (800345c <HAL_GPIO_Init+0x2a4>)
 8003202:	4293      	cmp	r3, r2
 8003204:	d86f      	bhi.n	80032e6 <HAL_GPIO_Init+0x12e>
 8003206:	4a96      	ldr	r2, [pc, #600]	; (8003460 <HAL_GPIO_Init+0x2a8>)
 8003208:	4293      	cmp	r3, r2
 800320a:	d052      	beq.n	80032b2 <HAL_GPIO_Init+0xfa>
 800320c:	4a94      	ldr	r2, [pc, #592]	; (8003460 <HAL_GPIO_Init+0x2a8>)
 800320e:	4293      	cmp	r3, r2
 8003210:	d869      	bhi.n	80032e6 <HAL_GPIO_Init+0x12e>
 8003212:	4a94      	ldr	r2, [pc, #592]	; (8003464 <HAL_GPIO_Init+0x2ac>)
 8003214:	4293      	cmp	r3, r2
 8003216:	d04c      	beq.n	80032b2 <HAL_GPIO_Init+0xfa>
 8003218:	4a92      	ldr	r2, [pc, #584]	; (8003464 <HAL_GPIO_Init+0x2ac>)
 800321a:	4293      	cmp	r3, r2
 800321c:	d863      	bhi.n	80032e6 <HAL_GPIO_Init+0x12e>
 800321e:	4a92      	ldr	r2, [pc, #584]	; (8003468 <HAL_GPIO_Init+0x2b0>)
 8003220:	4293      	cmp	r3, r2
 8003222:	d046      	beq.n	80032b2 <HAL_GPIO_Init+0xfa>
 8003224:	4a90      	ldr	r2, [pc, #576]	; (8003468 <HAL_GPIO_Init+0x2b0>)
 8003226:	4293      	cmp	r3, r2
 8003228:	d85d      	bhi.n	80032e6 <HAL_GPIO_Init+0x12e>
 800322a:	2b12      	cmp	r3, #18
 800322c:	d82a      	bhi.n	8003284 <HAL_GPIO_Init+0xcc>
 800322e:	2b12      	cmp	r3, #18
 8003230:	d859      	bhi.n	80032e6 <HAL_GPIO_Init+0x12e>
 8003232:	a201      	add	r2, pc, #4	; (adr r2, 8003238 <HAL_GPIO_Init+0x80>)
 8003234:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8003238:	080032b3 	.word	0x080032b3
 800323c:	0800328d 	.word	0x0800328d
 8003240:	0800329f 	.word	0x0800329f
 8003244:	080032e1 	.word	0x080032e1
 8003248:	080032e7 	.word	0x080032e7
 800324c:	080032e7 	.word	0x080032e7
 8003250:	080032e7 	.word	0x080032e7
 8003254:	080032e7 	.word	0x080032e7
 8003258:	080032e7 	.word	0x080032e7
 800325c:	080032e7 	.word	0x080032e7
 8003260:	080032e7 	.word	0x080032e7
 8003264:	080032e7 	.word	0x080032e7
 8003268:	080032e7 	.word	0x080032e7
 800326c:	080032e7 	.word	0x080032e7
 8003270:	080032e7 	.word	0x080032e7
 8003274:	080032e7 	.word	0x080032e7
 8003278:	080032e7 	.word	0x080032e7
 800327c:	08003295 	.word	0x08003295
 8003280:	080032a9 	.word	0x080032a9
 8003284:	4a79      	ldr	r2, [pc, #484]	; (800346c <HAL_GPIO_Init+0x2b4>)
 8003286:	4293      	cmp	r3, r2
 8003288:	d013      	beq.n	80032b2 <HAL_GPIO_Init+0xfa>
          config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_ANALOG;
          break;

        /* Parameters are checked with assert_param */
        default:
          break;
 800328a:	e02c      	b.n	80032e6 <HAL_GPIO_Init+0x12e>
          config = GPIO_Init->Speed + GPIO_CR_CNF_GP_OUTPUT_PP;
 800328c:	683b      	ldr	r3, [r7, #0]
 800328e:	68db      	ldr	r3, [r3, #12]
 8003290:	623b      	str	r3, [r7, #32]
          break;
 8003292:	e029      	b.n	80032e8 <HAL_GPIO_Init+0x130>
          config = GPIO_Init->Speed + GPIO_CR_CNF_GP_OUTPUT_OD;
 8003294:	683b      	ldr	r3, [r7, #0]
 8003296:	68db      	ldr	r3, [r3, #12]
 8003298:	3304      	adds	r3, #4
 800329a:	623b      	str	r3, [r7, #32]
          break;
 800329c:	e024      	b.n	80032e8 <HAL_GPIO_Init+0x130>
          config = GPIO_Init->Speed + GPIO_CR_CNF_AF_OUTPUT_PP;
 800329e:	683b      	ldr	r3, [r7, #0]
 80032a0:	68db      	ldr	r3, [r3, #12]
 80032a2:	3308      	adds	r3, #8
 80032a4:	623b      	str	r3, [r7, #32]
          break;
 80032a6:	e01f      	b.n	80032e8 <HAL_GPIO_Init+0x130>
          config = GPIO_Init->Speed + GPIO_CR_CNF_AF_OUTPUT_OD;
 80032a8:	683b      	ldr	r3, [r7, #0]
 80032aa:	68db      	ldr	r3, [r3, #12]
 80032ac:	330c      	adds	r3, #12
 80032ae:	623b      	str	r3, [r7, #32]
          break;
 80032b0:	e01a      	b.n	80032e8 <HAL_GPIO_Init+0x130>
          if (GPIO_Init->Pull == GPIO_NOPULL)
 80032b2:	683b      	ldr	r3, [r7, #0]
 80032b4:	689b      	ldr	r3, [r3, #8]
 80032b6:	2b00      	cmp	r3, #0
 80032b8:	d102      	bne.n	80032c0 <HAL_GPIO_Init+0x108>
            config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_INPUT_FLOATING;
 80032ba:	2304      	movs	r3, #4
 80032bc:	623b      	str	r3, [r7, #32]
          break;
 80032be:	e013      	b.n	80032e8 <HAL_GPIO_Init+0x130>
          else if (GPIO_Init->Pull == GPIO_PULLUP)
 80032c0:	683b      	ldr	r3, [r7, #0]
 80032c2:	689b      	ldr	r3, [r3, #8]
 80032c4:	2b01      	cmp	r3, #1
 80032c6:	d105      	bne.n	80032d4 <HAL_GPIO_Init+0x11c>
            config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_INPUT_PU_PD;
 80032c8:	2308      	movs	r3, #8
 80032ca:	623b      	str	r3, [r7, #32]
            GPIOx->BSRR = ioposition;
 80032cc:	687b      	ldr	r3, [r7, #4]
 80032ce:	69fa      	ldr	r2, [r7, #28]
 80032d0:	611a      	str	r2, [r3, #16]
          break;
 80032d2:	e009      	b.n	80032e8 <HAL_GPIO_Init+0x130>
            config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_INPUT_PU_PD;
 80032d4:	2308      	movs	r3, #8
 80032d6:	623b      	str	r3, [r7, #32]
            GPIOx->BRR = ioposition;
 80032d8:	687b      	ldr	r3, [r7, #4]
 80032da:	69fa      	ldr	r2, [r7, #28]
 80032dc:	615a      	str	r2, [r3, #20]
          break;
 80032de:	e003      	b.n	80032e8 <HAL_GPIO_Init+0x130>
          config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_ANALOG;
 80032e0:	2300      	movs	r3, #0
 80032e2:	623b      	str	r3, [r7, #32]
          break;
 80032e4:	e000      	b.n	80032e8 <HAL_GPIO_Init+0x130>
          break;
 80032e6:	bf00      	nop
      }

      /* Check if the current bit belongs to first half or last half of the pin count number
       in order to address CRH or CRL register*/
      configregister = (iocurrent < GPIO_PIN_8) ? &GPIOx->CRL     : &GPIOx->CRH;
 80032e8:	69bb      	ldr	r3, [r7, #24]
 80032ea:	2bff      	cmp	r3, #255	; 0xff
 80032ec:	d801      	bhi.n	80032f2 <HAL_GPIO_Init+0x13a>
 80032ee:	687b      	ldr	r3, [r7, #4]
 80032f0:	e001      	b.n	80032f6 <HAL_GPIO_Init+0x13e>
 80032f2:	687b      	ldr	r3, [r7, #4]
 80032f4:	3304      	adds	r3, #4
 80032f6:	617b      	str	r3, [r7, #20]
      registeroffset = (iocurrent < GPIO_PIN_8) ? (position << 2u) : ((position - 8u) << 2u);
 80032f8:	69bb      	ldr	r3, [r7, #24]
 80032fa:	2bff      	cmp	r3, #255	; 0xff
 80032fc:	d802      	bhi.n	8003304 <HAL_GPIO_Init+0x14c>
 80032fe:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8003300:	009b      	lsls	r3, r3, #2
 8003302:	e002      	b.n	800330a <HAL_GPIO_Init+0x152>
 8003304:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8003306:	3b08      	subs	r3, #8
 8003308:	009b      	lsls	r3, r3, #2
 800330a:	613b      	str	r3, [r7, #16]

      /* Apply the new configuration of the pin to the register */
      MODIFY_REG((*configregister), ((GPIO_CRL_MODE0 | GPIO_CRL_CNF0) << registeroffset), (config << registeroffset));
 800330c:	697b      	ldr	r3, [r7, #20]
 800330e:	681a      	ldr	r2, [r3, #0]
 8003310:	210f      	movs	r1, #15
 8003312:	693b      	ldr	r3, [r7, #16]
 8003314:	fa01 f303 	lsl.w	r3, r1, r3
 8003318:	43db      	mvns	r3, r3
 800331a:	401a      	ands	r2, r3
 800331c:	6a39      	ldr	r1, [r7, #32]
 800331e:	693b      	ldr	r3, [r7, #16]
 8003320:	fa01 f303 	lsl.w	r3, r1, r3
 8003324:	431a      	orrs	r2, r3
 8003326:	697b      	ldr	r3, [r7, #20]
 8003328:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if ((GPIO_Init->Mode & EXTI_MODE) == EXTI_MODE)
 800332a:	683b      	ldr	r3, [r7, #0]
 800332c:	685b      	ldr	r3, [r3, #4]
 800332e:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8003332:	2b00      	cmp	r3, #0
 8003334:	f000 80b1 	beq.w	800349a <HAL_GPIO_Init+0x2e2>
      {
        /* Enable AFIO Clock */
        __HAL_RCC_AFIO_CLK_ENABLE();
 8003338:	4b4d      	ldr	r3, [pc, #308]	; (8003470 <HAL_GPIO_Init+0x2b8>)
 800333a:	699b      	ldr	r3, [r3, #24]
 800333c:	4a4c      	ldr	r2, [pc, #304]	; (8003470 <HAL_GPIO_Init+0x2b8>)
 800333e:	f043 0301 	orr.w	r3, r3, #1
 8003342:	6193      	str	r3, [r2, #24]
 8003344:	4b4a      	ldr	r3, [pc, #296]	; (8003470 <HAL_GPIO_Init+0x2b8>)
 8003346:	699b      	ldr	r3, [r3, #24]
 8003348:	f003 0301 	and.w	r3, r3, #1
 800334c:	60bb      	str	r3, [r7, #8]
 800334e:	68bb      	ldr	r3, [r7, #8]
        temp = AFIO->EXTICR[position >> 2u];
 8003350:	4a48      	ldr	r2, [pc, #288]	; (8003474 <HAL_GPIO_Init+0x2bc>)
 8003352:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8003354:	089b      	lsrs	r3, r3, #2
 8003356:	3302      	adds	r3, #2
 8003358:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 800335c:	60fb      	str	r3, [r7, #12]
        CLEAR_BIT(temp, (0x0Fu) << (4u * (position & 0x03u)));
 800335e:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8003360:	f003 0303 	and.w	r3, r3, #3
 8003364:	009b      	lsls	r3, r3, #2
 8003366:	220f      	movs	r2, #15
 8003368:	fa02 f303 	lsl.w	r3, r2, r3
 800336c:	43db      	mvns	r3, r3
 800336e:	68fa      	ldr	r2, [r7, #12]
 8003370:	4013      	ands	r3, r2
 8003372:	60fb      	str	r3, [r7, #12]
        SET_BIT(temp, (GPIO_GET_INDEX(GPIOx)) << (4u * (position & 0x03u)));
 8003374:	687b      	ldr	r3, [r7, #4]
 8003376:	4a40      	ldr	r2, [pc, #256]	; (8003478 <HAL_GPIO_Init+0x2c0>)
 8003378:	4293      	cmp	r3, r2
 800337a:	d013      	beq.n	80033a4 <HAL_GPIO_Init+0x1ec>
 800337c:	687b      	ldr	r3, [r7, #4]
 800337e:	4a3f      	ldr	r2, [pc, #252]	; (800347c <HAL_GPIO_Init+0x2c4>)
 8003380:	4293      	cmp	r3, r2
 8003382:	d00d      	beq.n	80033a0 <HAL_GPIO_Init+0x1e8>
 8003384:	687b      	ldr	r3, [r7, #4]
 8003386:	4a3e      	ldr	r2, [pc, #248]	; (8003480 <HAL_GPIO_Init+0x2c8>)
 8003388:	4293      	cmp	r3, r2
 800338a:	d007      	beq.n	800339c <HAL_GPIO_Init+0x1e4>
 800338c:	687b      	ldr	r3, [r7, #4]
 800338e:	4a3d      	ldr	r2, [pc, #244]	; (8003484 <HAL_GPIO_Init+0x2cc>)
 8003390:	4293      	cmp	r3, r2
 8003392:	d101      	bne.n	8003398 <HAL_GPIO_Init+0x1e0>
 8003394:	2303      	movs	r3, #3
 8003396:	e006      	b.n	80033a6 <HAL_GPIO_Init+0x1ee>
 8003398:	2304      	movs	r3, #4
 800339a:	e004      	b.n	80033a6 <HAL_GPIO_Init+0x1ee>
 800339c:	2302      	movs	r3, #2
 800339e:	e002      	b.n	80033a6 <HAL_GPIO_Init+0x1ee>
 80033a0:	2301      	movs	r3, #1
 80033a2:	e000      	b.n	80033a6 <HAL_GPIO_Init+0x1ee>
 80033a4:	2300      	movs	r3, #0
 80033a6:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 80033a8:	f002 0203 	and.w	r2, r2, #3
 80033ac:	0092      	lsls	r2, r2, #2
 80033ae:	4093      	lsls	r3, r2
 80033b0:	68fa      	ldr	r2, [r7, #12]
 80033b2:	4313      	orrs	r3, r2
 80033b4:	60fb      	str	r3, [r7, #12]
        AFIO->EXTICR[position >> 2u] = temp;
 80033b6:	492f      	ldr	r1, [pc, #188]	; (8003474 <HAL_GPIO_Init+0x2bc>)
 80033b8:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80033ba:	089b      	lsrs	r3, r3, #2
 80033bc:	3302      	adds	r3, #2
 80033be:	68fa      	ldr	r2, [r7, #12]
 80033c0:	f841 2023 	str.w	r2, [r1, r3, lsl #2]


        /* Enable or disable the rising trigger */
        if ((GPIO_Init->Mode & RISING_EDGE) == RISING_EDGE)
 80033c4:	683b      	ldr	r3, [r7, #0]
 80033c6:	685b      	ldr	r3, [r3, #4]
 80033c8:	f403 1380 	and.w	r3, r3, #1048576	; 0x100000
 80033cc:	2b00      	cmp	r3, #0
 80033ce:	d006      	beq.n	80033de <HAL_GPIO_Init+0x226>
        {
          SET_BIT(EXTI->RTSR, iocurrent);
 80033d0:	4b2d      	ldr	r3, [pc, #180]	; (8003488 <HAL_GPIO_Init+0x2d0>)
 80033d2:	689a      	ldr	r2, [r3, #8]
 80033d4:	492c      	ldr	r1, [pc, #176]	; (8003488 <HAL_GPIO_Init+0x2d0>)
 80033d6:	69bb      	ldr	r3, [r7, #24]
 80033d8:	4313      	orrs	r3, r2
 80033da:	608b      	str	r3, [r1, #8]
 80033dc:	e006      	b.n	80033ec <HAL_GPIO_Init+0x234>
        }
        else
        {
          CLEAR_BIT(EXTI->RTSR, iocurrent);
 80033de:	4b2a      	ldr	r3, [pc, #168]	; (8003488 <HAL_GPIO_Init+0x2d0>)
 80033e0:	689a      	ldr	r2, [r3, #8]
 80033e2:	69bb      	ldr	r3, [r7, #24]
 80033e4:	43db      	mvns	r3, r3
 80033e6:	4928      	ldr	r1, [pc, #160]	; (8003488 <HAL_GPIO_Init+0x2d0>)
 80033e8:	4013      	ands	r3, r2
 80033ea:	608b      	str	r3, [r1, #8]
        }

        /* Enable or disable the falling trigger */
        if ((GPIO_Init->Mode & FALLING_EDGE) == FALLING_EDGE)
 80033ec:	683b      	ldr	r3, [r7, #0]
 80033ee:	685b      	ldr	r3, [r3, #4]
 80033f0:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 80033f4:	2b00      	cmp	r3, #0
 80033f6:	d006      	beq.n	8003406 <HAL_GPIO_Init+0x24e>
        {
          SET_BIT(EXTI->FTSR, iocurrent);
 80033f8:	4b23      	ldr	r3, [pc, #140]	; (8003488 <HAL_GPIO_Init+0x2d0>)
 80033fa:	68da      	ldr	r2, [r3, #12]
 80033fc:	4922      	ldr	r1, [pc, #136]	; (8003488 <HAL_GPIO_Init+0x2d0>)
 80033fe:	69bb      	ldr	r3, [r7, #24]
 8003400:	4313      	orrs	r3, r2
 8003402:	60cb      	str	r3, [r1, #12]
 8003404:	e006      	b.n	8003414 <HAL_GPIO_Init+0x25c>
        }
        else
        {
          CLEAR_BIT(EXTI->FTSR, iocurrent);
 8003406:	4b20      	ldr	r3, [pc, #128]	; (8003488 <HAL_GPIO_Init+0x2d0>)
 8003408:	68da      	ldr	r2, [r3, #12]
 800340a:	69bb      	ldr	r3, [r7, #24]
 800340c:	43db      	mvns	r3, r3
 800340e:	491e      	ldr	r1, [pc, #120]	; (8003488 <HAL_GPIO_Init+0x2d0>)
 8003410:	4013      	ands	r3, r2
 8003412:	60cb      	str	r3, [r1, #12]
        }

        /* Configure the event mask */
        if ((GPIO_Init->Mode & GPIO_MODE_EVT) == GPIO_MODE_EVT)
 8003414:	683b      	ldr	r3, [r7, #0]
 8003416:	685b      	ldr	r3, [r3, #4]
 8003418:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 800341c:	2b00      	cmp	r3, #0
 800341e:	d006      	beq.n	800342e <HAL_GPIO_Init+0x276>
        {
          SET_BIT(EXTI->EMR, iocurrent);
 8003420:	4b19      	ldr	r3, [pc, #100]	; (8003488 <HAL_GPIO_Init+0x2d0>)
 8003422:	685a      	ldr	r2, [r3, #4]
 8003424:	4918      	ldr	r1, [pc, #96]	; (8003488 <HAL_GPIO_Init+0x2d0>)
 8003426:	69bb      	ldr	r3, [r7, #24]
 8003428:	4313      	orrs	r3, r2
 800342a:	604b      	str	r3, [r1, #4]
 800342c:	e006      	b.n	800343c <HAL_GPIO_Init+0x284>
        }
        else
        {
          CLEAR_BIT(EXTI->EMR, iocurrent);
 800342e:	4b16      	ldr	r3, [pc, #88]	; (8003488 <HAL_GPIO_Init+0x2d0>)
 8003430:	685a      	ldr	r2, [r3, #4]
 8003432:	69bb      	ldr	r3, [r7, #24]
 8003434:	43db      	mvns	r3, r3
 8003436:	4914      	ldr	r1, [pc, #80]	; (8003488 <HAL_GPIO_Init+0x2d0>)
 8003438:	4013      	ands	r3, r2
 800343a:	604b      	str	r3, [r1, #4]
        }

        /* Configure the interrupt mask */
        if ((GPIO_Init->Mode & GPIO_MODE_IT) == GPIO_MODE_IT)
 800343c:	683b      	ldr	r3, [r7, #0]
 800343e:	685b      	ldr	r3, [r3, #4]
 8003440:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 8003444:	2b00      	cmp	r3, #0
 8003446:	d021      	beq.n	800348c <HAL_GPIO_Init+0x2d4>
        {
          SET_BIT(EXTI->IMR, iocurrent);
 8003448:	4b0f      	ldr	r3, [pc, #60]	; (8003488 <HAL_GPIO_Init+0x2d0>)
 800344a:	681a      	ldr	r2, [r3, #0]
 800344c:	490e      	ldr	r1, [pc, #56]	; (8003488 <HAL_GPIO_Init+0x2d0>)
 800344e:	69bb      	ldr	r3, [r7, #24]
 8003450:	4313      	orrs	r3, r2
 8003452:	600b      	str	r3, [r1, #0]
 8003454:	e021      	b.n	800349a <HAL_GPIO_Init+0x2e2>
 8003456:	bf00      	nop
 8003458:	10320000 	.word	0x10320000
 800345c:	10310000 	.word	0x10310000
 8003460:	10220000 	.word	0x10220000
 8003464:	10210000 	.word	0x10210000
 8003468:	10120000 	.word	0x10120000
 800346c:	10110000 	.word	0x10110000
 8003470:	40021000 	.word	0x40021000
 8003474:	40010000 	.word	0x40010000
 8003478:	40010800 	.word	0x40010800
 800347c:	40010c00 	.word	0x40010c00
 8003480:	40011000 	.word	0x40011000
 8003484:	40011400 	.word	0x40011400
 8003488:	40010400 	.word	0x40010400
        }
        else
        {
          CLEAR_BIT(EXTI->IMR, iocurrent);
 800348c:	4b0b      	ldr	r3, [pc, #44]	; (80034bc <HAL_GPIO_Init+0x304>)
 800348e:	681a      	ldr	r2, [r3, #0]
 8003490:	69bb      	ldr	r3, [r7, #24]
 8003492:	43db      	mvns	r3, r3
 8003494:	4909      	ldr	r1, [pc, #36]	; (80034bc <HAL_GPIO_Init+0x304>)
 8003496:	4013      	ands	r3, r2
 8003498:	600b      	str	r3, [r1, #0]
        }
      }
    }

	position++;
 800349a:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800349c:	3301      	adds	r3, #1
 800349e:	627b      	str	r3, [r7, #36]	; 0x24
  while (((GPIO_Init->Pin) >> position) != 0x00u)
 80034a0:	683b      	ldr	r3, [r7, #0]
 80034a2:	681a      	ldr	r2, [r3, #0]
 80034a4:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80034a6:	fa22 f303 	lsr.w	r3, r2, r3
 80034aa:	2b00      	cmp	r3, #0
 80034ac:	f47f ae8e 	bne.w	80031cc <HAL_GPIO_Init+0x14>
  }
}
 80034b0:	bf00      	nop
 80034b2:	bf00      	nop
 80034b4:	372c      	adds	r7, #44	; 0x2c
 80034b6:	46bd      	mov	sp, r7
 80034b8:	bc80      	pop	{r7}
 80034ba:	4770      	bx	lr
 80034bc:	40010400 	.word	0x40010400

080034c0 <HAL_GPIO_ReadPin>:
  * @param  GPIO_Pin: specifies the port bit to read.
  *         This parameter can be GPIO_PIN_x where x can be (0..15).
  * @retval The input port pin value.
  */
GPIO_PinState HAL_GPIO_ReadPin(GPIO_TypeDef *GPIOx, uint16_t GPIO_Pin)
{
 80034c0:	b480      	push	{r7}
 80034c2:	b085      	sub	sp, #20
 80034c4:	af00      	add	r7, sp, #0
 80034c6:	6078      	str	r0, [r7, #4]
 80034c8:	460b      	mov	r3, r1
 80034ca:	807b      	strh	r3, [r7, #2]
  GPIO_PinState bitstatus;

  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));

  if ((GPIOx->IDR & GPIO_Pin) != (uint32_t)GPIO_PIN_RESET)
 80034cc:	687b      	ldr	r3, [r7, #4]
 80034ce:	689a      	ldr	r2, [r3, #8]
 80034d0:	887b      	ldrh	r3, [r7, #2]
 80034d2:	4013      	ands	r3, r2
 80034d4:	2b00      	cmp	r3, #0
 80034d6:	d002      	beq.n	80034de <HAL_GPIO_ReadPin+0x1e>
  {
    bitstatus = GPIO_PIN_SET;
 80034d8:	2301      	movs	r3, #1
 80034da:	73fb      	strb	r3, [r7, #15]
 80034dc:	e001      	b.n	80034e2 <HAL_GPIO_ReadPin+0x22>
  }
  else
  {
    bitstatus = GPIO_PIN_RESET;
 80034de:	2300      	movs	r3, #0
 80034e0:	73fb      	strb	r3, [r7, #15]
  }
  return bitstatus;
 80034e2:	7bfb      	ldrb	r3, [r7, #15]
}
 80034e4:	4618      	mov	r0, r3
 80034e6:	3714      	adds	r7, #20
 80034e8:	46bd      	mov	sp, r7
 80034ea:	bc80      	pop	{r7}
 80034ec:	4770      	bx	lr

080034ee <HAL_GPIO_WritePin>:
  *            @arg GPIO_PIN_RESET: to clear the port pin
  *            @arg GPIO_PIN_SET: to set the port pin
  * @retval None
  */
void HAL_GPIO_WritePin(GPIO_TypeDef *GPIOx, uint16_t GPIO_Pin, GPIO_PinState PinState)
{
 80034ee:	b480      	push	{r7}
 80034f0:	b083      	sub	sp, #12
 80034f2:	af00      	add	r7, sp, #0
 80034f4:	6078      	str	r0, [r7, #4]
 80034f6:	460b      	mov	r3, r1
 80034f8:	807b      	strh	r3, [r7, #2]
 80034fa:	4613      	mov	r3, r2
 80034fc:	707b      	strb	r3, [r7, #1]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if (PinState != GPIO_PIN_RESET)
 80034fe:	787b      	ldrb	r3, [r7, #1]
 8003500:	2b00      	cmp	r3, #0
 8003502:	d003      	beq.n	800350c <HAL_GPIO_WritePin+0x1e>
  {
    GPIOx->BSRR = GPIO_Pin;
 8003504:	887a      	ldrh	r2, [r7, #2]
 8003506:	687b      	ldr	r3, [r7, #4]
 8003508:	611a      	str	r2, [r3, #16]
  }
  else
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16u;
  }
}
 800350a:	e003      	b.n	8003514 <HAL_GPIO_WritePin+0x26>
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16u;
 800350c:	887b      	ldrh	r3, [r7, #2]
 800350e:	041a      	lsls	r2, r3, #16
 8003510:	687b      	ldr	r3, [r7, #4]
 8003512:	611a      	str	r2, [r3, #16]
}
 8003514:	bf00      	nop
 8003516:	370c      	adds	r7, #12
 8003518:	46bd      	mov	sp, r7
 800351a:	bc80      	pop	{r7}
 800351c:	4770      	bx	lr
	...

08003520 <HAL_I2C_Init>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Init(I2C_HandleTypeDef *hi2c)
{
 8003520:	b580      	push	{r7, lr}
 8003522:	b084      	sub	sp, #16
 8003524:	af00      	add	r7, sp, #0
 8003526:	6078      	str	r0, [r7, #4]
  uint32_t freqrange;
  uint32_t pclk1;

  /* Check the I2C handle allocation */
  if (hi2c == NULL)
 8003528:	687b      	ldr	r3, [r7, #4]
 800352a:	2b00      	cmp	r3, #0
 800352c:	d101      	bne.n	8003532 <HAL_I2C_Init+0x12>
  {
    return HAL_ERROR;
 800352e:	2301      	movs	r3, #1
 8003530:	e12b      	b.n	800378a <HAL_I2C_Init+0x26a>
  assert_param(IS_I2C_DUAL_ADDRESS(hi2c->Init.DualAddressMode));
  assert_param(IS_I2C_OWN_ADDRESS2(hi2c->Init.OwnAddress2));
  assert_param(IS_I2C_GENERAL_CALL(hi2c->Init.GeneralCallMode));
  assert_param(IS_I2C_NO_STRETCH(hi2c->Init.NoStretchMode));

  if (hi2c->State == HAL_I2C_STATE_RESET)
 8003532:	687b      	ldr	r3, [r7, #4]
 8003534:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8003538:	b2db      	uxtb	r3, r3
 800353a:	2b00      	cmp	r3, #0
 800353c:	d106      	bne.n	800354c <HAL_I2C_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    hi2c->Lock = HAL_UNLOCKED;
 800353e:	687b      	ldr	r3, [r7, #4]
 8003540:	2200      	movs	r2, #0
 8003542:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    hi2c->MspInitCallback(hi2c);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    HAL_I2C_MspInit(hi2c);
 8003546:	6878      	ldr	r0, [r7, #4]
 8003548:	f7fe fe38 	bl	80021bc <HAL_I2C_MspInit>
#endif /* USE_HAL_I2C_REGISTER_CALLBACKS */
  }

  hi2c->State = HAL_I2C_STATE_BUSY;
 800354c:	687b      	ldr	r3, [r7, #4]
 800354e:	2224      	movs	r2, #36	; 0x24
 8003550:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Disable the selected I2C peripheral */
  __HAL_I2C_DISABLE(hi2c);
 8003554:	687b      	ldr	r3, [r7, #4]
 8003556:	681b      	ldr	r3, [r3, #0]
 8003558:	681a      	ldr	r2, [r3, #0]
 800355a:	687b      	ldr	r3, [r7, #4]
 800355c:	681b      	ldr	r3, [r3, #0]
 800355e:	f022 0201 	bic.w	r2, r2, #1
 8003562:	601a      	str	r2, [r3, #0]

  /*Reset I2C*/
  hi2c->Instance->CR1 |= I2C_CR1_SWRST;
 8003564:	687b      	ldr	r3, [r7, #4]
 8003566:	681b      	ldr	r3, [r3, #0]
 8003568:	681a      	ldr	r2, [r3, #0]
 800356a:	687b      	ldr	r3, [r7, #4]
 800356c:	681b      	ldr	r3, [r3, #0]
 800356e:	f442 4200 	orr.w	r2, r2, #32768	; 0x8000
 8003572:	601a      	str	r2, [r3, #0]
  hi2c->Instance->CR1 &= ~I2C_CR1_SWRST;
 8003574:	687b      	ldr	r3, [r7, #4]
 8003576:	681b      	ldr	r3, [r3, #0]
 8003578:	681a      	ldr	r2, [r3, #0]
 800357a:	687b      	ldr	r3, [r7, #4]
 800357c:	681b      	ldr	r3, [r3, #0]
 800357e:	f422 4200 	bic.w	r2, r2, #32768	; 0x8000
 8003582:	601a      	str	r2, [r3, #0]

  /* Get PCLK1 frequency */
  pclk1 = HAL_RCC_GetPCLK1Freq();
 8003584:	f001 f842 	bl	800460c <HAL_RCC_GetPCLK1Freq>
 8003588:	60f8      	str	r0, [r7, #12]

  /* Check the minimum allowed PCLK1 frequency */
  if (I2C_MIN_PCLK_FREQ(pclk1, hi2c->Init.ClockSpeed) == 1U)
 800358a:	687b      	ldr	r3, [r7, #4]
 800358c:	685b      	ldr	r3, [r3, #4]
 800358e:	4a81      	ldr	r2, [pc, #516]	; (8003794 <HAL_I2C_Init+0x274>)
 8003590:	4293      	cmp	r3, r2
 8003592:	d807      	bhi.n	80035a4 <HAL_I2C_Init+0x84>
 8003594:	68fb      	ldr	r3, [r7, #12]
 8003596:	4a80      	ldr	r2, [pc, #512]	; (8003798 <HAL_I2C_Init+0x278>)
 8003598:	4293      	cmp	r3, r2
 800359a:	bf94      	ite	ls
 800359c:	2301      	movls	r3, #1
 800359e:	2300      	movhi	r3, #0
 80035a0:	b2db      	uxtb	r3, r3
 80035a2:	e006      	b.n	80035b2 <HAL_I2C_Init+0x92>
 80035a4:	68fb      	ldr	r3, [r7, #12]
 80035a6:	4a7d      	ldr	r2, [pc, #500]	; (800379c <HAL_I2C_Init+0x27c>)
 80035a8:	4293      	cmp	r3, r2
 80035aa:	bf94      	ite	ls
 80035ac:	2301      	movls	r3, #1
 80035ae:	2300      	movhi	r3, #0
 80035b0:	b2db      	uxtb	r3, r3
 80035b2:	2b00      	cmp	r3, #0
 80035b4:	d001      	beq.n	80035ba <HAL_I2C_Init+0x9a>
  {
    return HAL_ERROR;
 80035b6:	2301      	movs	r3, #1
 80035b8:	e0e7      	b.n	800378a <HAL_I2C_Init+0x26a>
  }

  /* Calculate frequency range */
  freqrange = I2C_FREQRANGE(pclk1);
 80035ba:	68fb      	ldr	r3, [r7, #12]
 80035bc:	4a78      	ldr	r2, [pc, #480]	; (80037a0 <HAL_I2C_Init+0x280>)
 80035be:	fba2 2303 	umull	r2, r3, r2, r3
 80035c2:	0c9b      	lsrs	r3, r3, #18
 80035c4:	60bb      	str	r3, [r7, #8]

  /*---------------------------- I2Cx CR2 Configuration ----------------------*/
  /* Configure I2Cx: Frequency range */
  MODIFY_REG(hi2c->Instance->CR2, I2C_CR2_FREQ, freqrange);
 80035c6:	687b      	ldr	r3, [r7, #4]
 80035c8:	681b      	ldr	r3, [r3, #0]
 80035ca:	685b      	ldr	r3, [r3, #4]
 80035cc:	f023 013f 	bic.w	r1, r3, #63	; 0x3f
 80035d0:	687b      	ldr	r3, [r7, #4]
 80035d2:	681b      	ldr	r3, [r3, #0]
 80035d4:	68ba      	ldr	r2, [r7, #8]
 80035d6:	430a      	orrs	r2, r1
 80035d8:	605a      	str	r2, [r3, #4]

  /*---------------------------- I2Cx TRISE Configuration --------------------*/
  /* Configure I2Cx: Rise Time */
  MODIFY_REG(hi2c->Instance->TRISE, I2C_TRISE_TRISE, I2C_RISE_TIME(freqrange, hi2c->Init.ClockSpeed));
 80035da:	687b      	ldr	r3, [r7, #4]
 80035dc:	681b      	ldr	r3, [r3, #0]
 80035de:	6a1b      	ldr	r3, [r3, #32]
 80035e0:	f023 013f 	bic.w	r1, r3, #63	; 0x3f
 80035e4:	687b      	ldr	r3, [r7, #4]
 80035e6:	685b      	ldr	r3, [r3, #4]
 80035e8:	4a6a      	ldr	r2, [pc, #424]	; (8003794 <HAL_I2C_Init+0x274>)
 80035ea:	4293      	cmp	r3, r2
 80035ec:	d802      	bhi.n	80035f4 <HAL_I2C_Init+0xd4>
 80035ee:	68bb      	ldr	r3, [r7, #8]
 80035f0:	3301      	adds	r3, #1
 80035f2:	e009      	b.n	8003608 <HAL_I2C_Init+0xe8>
 80035f4:	68bb      	ldr	r3, [r7, #8]
 80035f6:	f44f 7296 	mov.w	r2, #300	; 0x12c
 80035fa:	fb02 f303 	mul.w	r3, r2, r3
 80035fe:	4a69      	ldr	r2, [pc, #420]	; (80037a4 <HAL_I2C_Init+0x284>)
 8003600:	fba2 2303 	umull	r2, r3, r2, r3
 8003604:	099b      	lsrs	r3, r3, #6
 8003606:	3301      	adds	r3, #1
 8003608:	687a      	ldr	r2, [r7, #4]
 800360a:	6812      	ldr	r2, [r2, #0]
 800360c:	430b      	orrs	r3, r1
 800360e:	6213      	str	r3, [r2, #32]

  /*---------------------------- I2Cx CCR Configuration ----------------------*/
  /* Configure I2Cx: Speed */
  MODIFY_REG(hi2c->Instance->CCR, (I2C_CCR_FS | I2C_CCR_DUTY | I2C_CCR_CCR), I2C_SPEED(pclk1, hi2c->Init.ClockSpeed, hi2c->Init.DutyCycle));
 8003610:	687b      	ldr	r3, [r7, #4]
 8003612:	681b      	ldr	r3, [r3, #0]
 8003614:	69db      	ldr	r3, [r3, #28]
 8003616:	f423 424f 	bic.w	r2, r3, #52992	; 0xcf00
 800361a:	f022 02ff 	bic.w	r2, r2, #255	; 0xff
 800361e:	687b      	ldr	r3, [r7, #4]
 8003620:	685b      	ldr	r3, [r3, #4]
 8003622:	495c      	ldr	r1, [pc, #368]	; (8003794 <HAL_I2C_Init+0x274>)
 8003624:	428b      	cmp	r3, r1
 8003626:	d819      	bhi.n	800365c <HAL_I2C_Init+0x13c>
 8003628:	68fb      	ldr	r3, [r7, #12]
 800362a:	1e59      	subs	r1, r3, #1
 800362c:	687b      	ldr	r3, [r7, #4]
 800362e:	685b      	ldr	r3, [r3, #4]
 8003630:	005b      	lsls	r3, r3, #1
 8003632:	fbb1 f3f3 	udiv	r3, r1, r3
 8003636:	1c59      	adds	r1, r3, #1
 8003638:	f640 73fc 	movw	r3, #4092	; 0xffc
 800363c:	400b      	ands	r3, r1
 800363e:	2b00      	cmp	r3, #0
 8003640:	d00a      	beq.n	8003658 <HAL_I2C_Init+0x138>
 8003642:	68fb      	ldr	r3, [r7, #12]
 8003644:	1e59      	subs	r1, r3, #1
 8003646:	687b      	ldr	r3, [r7, #4]
 8003648:	685b      	ldr	r3, [r3, #4]
 800364a:	005b      	lsls	r3, r3, #1
 800364c:	fbb1 f3f3 	udiv	r3, r1, r3
 8003650:	3301      	adds	r3, #1
 8003652:	f3c3 030b 	ubfx	r3, r3, #0, #12
 8003656:	e051      	b.n	80036fc <HAL_I2C_Init+0x1dc>
 8003658:	2304      	movs	r3, #4
 800365a:	e04f      	b.n	80036fc <HAL_I2C_Init+0x1dc>
 800365c:	687b      	ldr	r3, [r7, #4]
 800365e:	689b      	ldr	r3, [r3, #8]
 8003660:	2b00      	cmp	r3, #0
 8003662:	d111      	bne.n	8003688 <HAL_I2C_Init+0x168>
 8003664:	68fb      	ldr	r3, [r7, #12]
 8003666:	1e58      	subs	r0, r3, #1
 8003668:	687b      	ldr	r3, [r7, #4]
 800366a:	6859      	ldr	r1, [r3, #4]
 800366c:	460b      	mov	r3, r1
 800366e:	005b      	lsls	r3, r3, #1
 8003670:	440b      	add	r3, r1
 8003672:	fbb0 f3f3 	udiv	r3, r0, r3
 8003676:	3301      	adds	r3, #1
 8003678:	f3c3 030b 	ubfx	r3, r3, #0, #12
 800367c:	2b00      	cmp	r3, #0
 800367e:	bf0c      	ite	eq
 8003680:	2301      	moveq	r3, #1
 8003682:	2300      	movne	r3, #0
 8003684:	b2db      	uxtb	r3, r3
 8003686:	e012      	b.n	80036ae <HAL_I2C_Init+0x18e>
 8003688:	68fb      	ldr	r3, [r7, #12]
 800368a:	1e58      	subs	r0, r3, #1
 800368c:	687b      	ldr	r3, [r7, #4]
 800368e:	6859      	ldr	r1, [r3, #4]
 8003690:	460b      	mov	r3, r1
 8003692:	009b      	lsls	r3, r3, #2
 8003694:	440b      	add	r3, r1
 8003696:	0099      	lsls	r1, r3, #2
 8003698:	440b      	add	r3, r1
 800369a:	fbb0 f3f3 	udiv	r3, r0, r3
 800369e:	3301      	adds	r3, #1
 80036a0:	f3c3 030b 	ubfx	r3, r3, #0, #12
 80036a4:	2b00      	cmp	r3, #0
 80036a6:	bf0c      	ite	eq
 80036a8:	2301      	moveq	r3, #1
 80036aa:	2300      	movne	r3, #0
 80036ac:	b2db      	uxtb	r3, r3
 80036ae:	2b00      	cmp	r3, #0
 80036b0:	d001      	beq.n	80036b6 <HAL_I2C_Init+0x196>
 80036b2:	2301      	movs	r3, #1
 80036b4:	e022      	b.n	80036fc <HAL_I2C_Init+0x1dc>
 80036b6:	687b      	ldr	r3, [r7, #4]
 80036b8:	689b      	ldr	r3, [r3, #8]
 80036ba:	2b00      	cmp	r3, #0
 80036bc:	d10e      	bne.n	80036dc <HAL_I2C_Init+0x1bc>
 80036be:	68fb      	ldr	r3, [r7, #12]
 80036c0:	1e58      	subs	r0, r3, #1
 80036c2:	687b      	ldr	r3, [r7, #4]
 80036c4:	6859      	ldr	r1, [r3, #4]
 80036c6:	460b      	mov	r3, r1
 80036c8:	005b      	lsls	r3, r3, #1
 80036ca:	440b      	add	r3, r1
 80036cc:	fbb0 f3f3 	udiv	r3, r0, r3
 80036d0:	3301      	adds	r3, #1
 80036d2:	f3c3 030b 	ubfx	r3, r3, #0, #12
 80036d6:	f443 4300 	orr.w	r3, r3, #32768	; 0x8000
 80036da:	e00f      	b.n	80036fc <HAL_I2C_Init+0x1dc>
 80036dc:	68fb      	ldr	r3, [r7, #12]
 80036de:	1e58      	subs	r0, r3, #1
 80036e0:	687b      	ldr	r3, [r7, #4]
 80036e2:	6859      	ldr	r1, [r3, #4]
 80036e4:	460b      	mov	r3, r1
 80036e6:	009b      	lsls	r3, r3, #2
 80036e8:	440b      	add	r3, r1
 80036ea:	0099      	lsls	r1, r3, #2
 80036ec:	440b      	add	r3, r1
 80036ee:	fbb0 f3f3 	udiv	r3, r0, r3
 80036f2:	3301      	adds	r3, #1
 80036f4:	f3c3 030b 	ubfx	r3, r3, #0, #12
 80036f8:	f443 4340 	orr.w	r3, r3, #49152	; 0xc000
 80036fc:	6879      	ldr	r1, [r7, #4]
 80036fe:	6809      	ldr	r1, [r1, #0]
 8003700:	4313      	orrs	r3, r2
 8003702:	61cb      	str	r3, [r1, #28]

  /*---------------------------- I2Cx CR1 Configuration ----------------------*/
  /* Configure I2Cx: Generalcall and NoStretch mode */
  MODIFY_REG(hi2c->Instance->CR1, (I2C_CR1_ENGC | I2C_CR1_NOSTRETCH), (hi2c->Init.GeneralCallMode | hi2c->Init.NoStretchMode));
 8003704:	687b      	ldr	r3, [r7, #4]
 8003706:	681b      	ldr	r3, [r3, #0]
 8003708:	681b      	ldr	r3, [r3, #0]
 800370a:	f023 01c0 	bic.w	r1, r3, #192	; 0xc0
 800370e:	687b      	ldr	r3, [r7, #4]
 8003710:	69da      	ldr	r2, [r3, #28]
 8003712:	687b      	ldr	r3, [r7, #4]
 8003714:	6a1b      	ldr	r3, [r3, #32]
 8003716:	431a      	orrs	r2, r3
 8003718:	687b      	ldr	r3, [r7, #4]
 800371a:	681b      	ldr	r3, [r3, #0]
 800371c:	430a      	orrs	r2, r1
 800371e:	601a      	str	r2, [r3, #0]

  /*---------------------------- I2Cx OAR1 Configuration ---------------------*/
  /* Configure I2Cx: Own Address1 and addressing mode */
  MODIFY_REG(hi2c->Instance->OAR1, (I2C_OAR1_ADDMODE | I2C_OAR1_ADD8_9 | I2C_OAR1_ADD1_7 | I2C_OAR1_ADD0), (hi2c->Init.AddressingMode | hi2c->Init.OwnAddress1));
 8003720:	687b      	ldr	r3, [r7, #4]
 8003722:	681b      	ldr	r3, [r3, #0]
 8003724:	689b      	ldr	r3, [r3, #8]
 8003726:	f423 4303 	bic.w	r3, r3, #33536	; 0x8300
 800372a:	f023 03ff 	bic.w	r3, r3, #255	; 0xff
 800372e:	687a      	ldr	r2, [r7, #4]
 8003730:	6911      	ldr	r1, [r2, #16]
 8003732:	687a      	ldr	r2, [r7, #4]
 8003734:	68d2      	ldr	r2, [r2, #12]
 8003736:	4311      	orrs	r1, r2
 8003738:	687a      	ldr	r2, [r7, #4]
 800373a:	6812      	ldr	r2, [r2, #0]
 800373c:	430b      	orrs	r3, r1
 800373e:	6093      	str	r3, [r2, #8]

  /*---------------------------- I2Cx OAR2 Configuration ---------------------*/
  /* Configure I2Cx: Dual mode and Own Address2 */
  MODIFY_REG(hi2c->Instance->OAR2, (I2C_OAR2_ENDUAL | I2C_OAR2_ADD2), (hi2c->Init.DualAddressMode | hi2c->Init.OwnAddress2));
 8003740:	687b      	ldr	r3, [r7, #4]
 8003742:	681b      	ldr	r3, [r3, #0]
 8003744:	68db      	ldr	r3, [r3, #12]
 8003746:	f023 01ff 	bic.w	r1, r3, #255	; 0xff
 800374a:	687b      	ldr	r3, [r7, #4]
 800374c:	695a      	ldr	r2, [r3, #20]
 800374e:	687b      	ldr	r3, [r7, #4]
 8003750:	699b      	ldr	r3, [r3, #24]
 8003752:	431a      	orrs	r2, r3
 8003754:	687b      	ldr	r3, [r7, #4]
 8003756:	681b      	ldr	r3, [r3, #0]
 8003758:	430a      	orrs	r2, r1
 800375a:	60da      	str	r2, [r3, #12]

  /* Enable the selected I2C peripheral */
  __HAL_I2C_ENABLE(hi2c);
 800375c:	687b      	ldr	r3, [r7, #4]
 800375e:	681b      	ldr	r3, [r3, #0]
 8003760:	681a      	ldr	r2, [r3, #0]
 8003762:	687b      	ldr	r3, [r7, #4]
 8003764:	681b      	ldr	r3, [r3, #0]
 8003766:	f042 0201 	orr.w	r2, r2, #1
 800376a:	601a      	str	r2, [r3, #0]

  hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 800376c:	687b      	ldr	r3, [r7, #4]
 800376e:	2200      	movs	r2, #0
 8003770:	641a      	str	r2, [r3, #64]	; 0x40
  hi2c->State = HAL_I2C_STATE_READY;
 8003772:	687b      	ldr	r3, [r7, #4]
 8003774:	2220      	movs	r2, #32
 8003776:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
  hi2c->PreviousState = I2C_STATE_NONE;
 800377a:	687b      	ldr	r3, [r7, #4]
 800377c:	2200      	movs	r2, #0
 800377e:	631a      	str	r2, [r3, #48]	; 0x30
  hi2c->Mode = HAL_I2C_MODE_NONE;
 8003780:	687b      	ldr	r3, [r7, #4]
 8003782:	2200      	movs	r2, #0
 8003784:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e

  return HAL_OK;
 8003788:	2300      	movs	r3, #0
}
 800378a:	4618      	mov	r0, r3
 800378c:	3710      	adds	r7, #16
 800378e:	46bd      	mov	sp, r7
 8003790:	bd80      	pop	{r7, pc}
 8003792:	bf00      	nop
 8003794:	000186a0 	.word	0x000186a0
 8003798:	001e847f 	.word	0x001e847f
 800379c:	003d08ff 	.word	0x003d08ff
 80037a0:	431bde83 	.word	0x431bde83
 80037a4:	10624dd3 	.word	0x10624dd3

080037a8 <HAL_I2C_Mem_Write>:
  * @param  Size Amount of data to be sent
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Mem_Write(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint16_t MemAddress, uint16_t MemAddSize, uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 80037a8:	b580      	push	{r7, lr}
 80037aa:	b088      	sub	sp, #32
 80037ac:	af02      	add	r7, sp, #8
 80037ae:	60f8      	str	r0, [r7, #12]
 80037b0:	4608      	mov	r0, r1
 80037b2:	4611      	mov	r1, r2
 80037b4:	461a      	mov	r2, r3
 80037b6:	4603      	mov	r3, r0
 80037b8:	817b      	strh	r3, [r7, #10]
 80037ba:	460b      	mov	r3, r1
 80037bc:	813b      	strh	r3, [r7, #8]
 80037be:	4613      	mov	r3, r2
 80037c0:	80fb      	strh	r3, [r7, #6]
  /* Init tickstart for timeout management*/
  uint32_t tickstart = HAL_GetTick();
 80037c2:	f7fe ff65 	bl	8002690 <HAL_GetTick>
 80037c6:	6178      	str	r0, [r7, #20]

  /* Check the parameters */
  assert_param(IS_I2C_MEMADD_SIZE(MemAddSize));

  if (hi2c->State == HAL_I2C_STATE_READY)
 80037c8:	68fb      	ldr	r3, [r7, #12]
 80037ca:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 80037ce:	b2db      	uxtb	r3, r3
 80037d0:	2b20      	cmp	r3, #32
 80037d2:	f040 80d9 	bne.w	8003988 <HAL_I2C_Mem_Write+0x1e0>
  {
    /* Wait until BUSY flag is reset */
    if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BUSY, SET, I2C_TIMEOUT_BUSY_FLAG, tickstart) != HAL_OK)
 80037d6:	697b      	ldr	r3, [r7, #20]
 80037d8:	9300      	str	r3, [sp, #0]
 80037da:	2319      	movs	r3, #25
 80037dc:	2201      	movs	r2, #1
 80037de:	496d      	ldr	r1, [pc, #436]	; (8003994 <HAL_I2C_Mem_Write+0x1ec>)
 80037e0:	68f8      	ldr	r0, [r7, #12]
 80037e2:	f000 f971 	bl	8003ac8 <I2C_WaitOnFlagUntilTimeout>
 80037e6:	4603      	mov	r3, r0
 80037e8:	2b00      	cmp	r3, #0
 80037ea:	d001      	beq.n	80037f0 <HAL_I2C_Mem_Write+0x48>
    {
      return HAL_BUSY;
 80037ec:	2302      	movs	r3, #2
 80037ee:	e0cc      	b.n	800398a <HAL_I2C_Mem_Write+0x1e2>
    }

    /* Process Locked */
    __HAL_LOCK(hi2c);
 80037f0:	68fb      	ldr	r3, [r7, #12]
 80037f2:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 80037f6:	2b01      	cmp	r3, #1
 80037f8:	d101      	bne.n	80037fe <HAL_I2C_Mem_Write+0x56>
 80037fa:	2302      	movs	r3, #2
 80037fc:	e0c5      	b.n	800398a <HAL_I2C_Mem_Write+0x1e2>
 80037fe:	68fb      	ldr	r3, [r7, #12]
 8003800:	2201      	movs	r2, #1
 8003802:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    /* Check if the I2C is already enabled */
    if ((hi2c->Instance->CR1 & I2C_CR1_PE) != I2C_CR1_PE)
 8003806:	68fb      	ldr	r3, [r7, #12]
 8003808:	681b      	ldr	r3, [r3, #0]
 800380a:	681b      	ldr	r3, [r3, #0]
 800380c:	f003 0301 	and.w	r3, r3, #1
 8003810:	2b01      	cmp	r3, #1
 8003812:	d007      	beq.n	8003824 <HAL_I2C_Mem_Write+0x7c>
    {
      /* Enable I2C peripheral */
      __HAL_I2C_ENABLE(hi2c);
 8003814:	68fb      	ldr	r3, [r7, #12]
 8003816:	681b      	ldr	r3, [r3, #0]
 8003818:	681a      	ldr	r2, [r3, #0]
 800381a:	68fb      	ldr	r3, [r7, #12]
 800381c:	681b      	ldr	r3, [r3, #0]
 800381e:	f042 0201 	orr.w	r2, r2, #1
 8003822:	601a      	str	r2, [r3, #0]
    }

    /* Disable Pos */
    CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_POS);
 8003824:	68fb      	ldr	r3, [r7, #12]
 8003826:	681b      	ldr	r3, [r3, #0]
 8003828:	681a      	ldr	r2, [r3, #0]
 800382a:	68fb      	ldr	r3, [r7, #12]
 800382c:	681b      	ldr	r3, [r3, #0]
 800382e:	f422 6200 	bic.w	r2, r2, #2048	; 0x800
 8003832:	601a      	str	r2, [r3, #0]

    hi2c->State     = HAL_I2C_STATE_BUSY_TX;
 8003834:	68fb      	ldr	r3, [r7, #12]
 8003836:	2221      	movs	r2, #33	; 0x21
 8003838:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
    hi2c->Mode      = HAL_I2C_MODE_MEM;
 800383c:	68fb      	ldr	r3, [r7, #12]
 800383e:	2240      	movs	r2, #64	; 0x40
 8003840:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
    hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 8003844:	68fb      	ldr	r3, [r7, #12]
 8003846:	2200      	movs	r2, #0
 8003848:	641a      	str	r2, [r3, #64]	; 0x40

    /* Prepare transfer parameters */
    hi2c->pBuffPtr    = pData;
 800384a:	68fb      	ldr	r3, [r7, #12]
 800384c:	6a3a      	ldr	r2, [r7, #32]
 800384e:	625a      	str	r2, [r3, #36]	; 0x24
    hi2c->XferCount   = Size;
 8003850:	68fb      	ldr	r3, [r7, #12]
 8003852:	8cba      	ldrh	r2, [r7, #36]	; 0x24
 8003854:	855a      	strh	r2, [r3, #42]	; 0x2a
    hi2c->XferSize    = hi2c->XferCount;
 8003856:	68fb      	ldr	r3, [r7, #12]
 8003858:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 800385a:	b29a      	uxth	r2, r3
 800385c:	68fb      	ldr	r3, [r7, #12]
 800385e:	851a      	strh	r2, [r3, #40]	; 0x28
    hi2c->XferOptions = I2C_NO_OPTION_FRAME;
 8003860:	68fb      	ldr	r3, [r7, #12]
 8003862:	4a4d      	ldr	r2, [pc, #308]	; (8003998 <HAL_I2C_Mem_Write+0x1f0>)
 8003864:	62da      	str	r2, [r3, #44]	; 0x2c

    /* Send Slave Address and Memory Address */
    if (I2C_RequestMemoryWrite(hi2c, DevAddress, MemAddress, MemAddSize, Timeout, tickstart) != HAL_OK)
 8003866:	88f8      	ldrh	r0, [r7, #6]
 8003868:	893a      	ldrh	r2, [r7, #8]
 800386a:	8979      	ldrh	r1, [r7, #10]
 800386c:	697b      	ldr	r3, [r7, #20]
 800386e:	9301      	str	r3, [sp, #4]
 8003870:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8003872:	9300      	str	r3, [sp, #0]
 8003874:	4603      	mov	r3, r0
 8003876:	68f8      	ldr	r0, [r7, #12]
 8003878:	f000 f890 	bl	800399c <I2C_RequestMemoryWrite>
 800387c:	4603      	mov	r3, r0
 800387e:	2b00      	cmp	r3, #0
 8003880:	d052      	beq.n	8003928 <HAL_I2C_Mem_Write+0x180>
    {
      return HAL_ERROR;
 8003882:	2301      	movs	r3, #1
 8003884:	e081      	b.n	800398a <HAL_I2C_Mem_Write+0x1e2>
    }

    while (hi2c->XferSize > 0U)
    {
      /* Wait until TXE flag is set */
      if (I2C_WaitOnTXEFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 8003886:	697a      	ldr	r2, [r7, #20]
 8003888:	6ab9      	ldr	r1, [r7, #40]	; 0x28
 800388a:	68f8      	ldr	r0, [r7, #12]
 800388c:	f000 fa36 	bl	8003cfc <I2C_WaitOnTXEFlagUntilTimeout>
 8003890:	4603      	mov	r3, r0
 8003892:	2b00      	cmp	r3, #0
 8003894:	d00d      	beq.n	80038b2 <HAL_I2C_Mem_Write+0x10a>
      {
        if (hi2c->ErrorCode == HAL_I2C_ERROR_AF)
 8003896:	68fb      	ldr	r3, [r7, #12]
 8003898:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800389a:	2b04      	cmp	r3, #4
 800389c:	d107      	bne.n	80038ae <HAL_I2C_Mem_Write+0x106>
        {
          /* Generate Stop */
          SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 800389e:	68fb      	ldr	r3, [r7, #12]
 80038a0:	681b      	ldr	r3, [r3, #0]
 80038a2:	681a      	ldr	r2, [r3, #0]
 80038a4:	68fb      	ldr	r3, [r7, #12]
 80038a6:	681b      	ldr	r3, [r3, #0]
 80038a8:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 80038ac:	601a      	str	r2, [r3, #0]
        }
        return HAL_ERROR;
 80038ae:	2301      	movs	r3, #1
 80038b0:	e06b      	b.n	800398a <HAL_I2C_Mem_Write+0x1e2>
      }

      /* Write data to DR */
      hi2c->Instance->DR = *hi2c->pBuffPtr;
 80038b2:	68fb      	ldr	r3, [r7, #12]
 80038b4:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80038b6:	781a      	ldrb	r2, [r3, #0]
 80038b8:	68fb      	ldr	r3, [r7, #12]
 80038ba:	681b      	ldr	r3, [r3, #0]
 80038bc:	611a      	str	r2, [r3, #16]

      /* Increment Buffer pointer */
      hi2c->pBuffPtr++;
 80038be:	68fb      	ldr	r3, [r7, #12]
 80038c0:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80038c2:	1c5a      	adds	r2, r3, #1
 80038c4:	68fb      	ldr	r3, [r7, #12]
 80038c6:	625a      	str	r2, [r3, #36]	; 0x24

      /* Update counter */
      hi2c->XferSize--;
 80038c8:	68fb      	ldr	r3, [r7, #12]
 80038ca:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 80038cc:	3b01      	subs	r3, #1
 80038ce:	b29a      	uxth	r2, r3
 80038d0:	68fb      	ldr	r3, [r7, #12]
 80038d2:	851a      	strh	r2, [r3, #40]	; 0x28
      hi2c->XferCount--;
 80038d4:	68fb      	ldr	r3, [r7, #12]
 80038d6:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 80038d8:	b29b      	uxth	r3, r3
 80038da:	3b01      	subs	r3, #1
 80038dc:	b29a      	uxth	r2, r3
 80038de:	68fb      	ldr	r3, [r7, #12]
 80038e0:	855a      	strh	r2, [r3, #42]	; 0x2a

      if ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BTF) == SET) && (hi2c->XferSize != 0U))
 80038e2:	68fb      	ldr	r3, [r7, #12]
 80038e4:	681b      	ldr	r3, [r3, #0]
 80038e6:	695b      	ldr	r3, [r3, #20]
 80038e8:	f003 0304 	and.w	r3, r3, #4
 80038ec:	2b04      	cmp	r3, #4
 80038ee:	d11b      	bne.n	8003928 <HAL_I2C_Mem_Write+0x180>
 80038f0:	68fb      	ldr	r3, [r7, #12]
 80038f2:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 80038f4:	2b00      	cmp	r3, #0
 80038f6:	d017      	beq.n	8003928 <HAL_I2C_Mem_Write+0x180>
      {
        /* Write data to DR */
        hi2c->Instance->DR = *hi2c->pBuffPtr;
 80038f8:	68fb      	ldr	r3, [r7, #12]
 80038fa:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80038fc:	781a      	ldrb	r2, [r3, #0]
 80038fe:	68fb      	ldr	r3, [r7, #12]
 8003900:	681b      	ldr	r3, [r3, #0]
 8003902:	611a      	str	r2, [r3, #16]

        /* Increment Buffer pointer */
        hi2c->pBuffPtr++;
 8003904:	68fb      	ldr	r3, [r7, #12]
 8003906:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8003908:	1c5a      	adds	r2, r3, #1
 800390a:	68fb      	ldr	r3, [r7, #12]
 800390c:	625a      	str	r2, [r3, #36]	; 0x24

        /* Update counter */
        hi2c->XferSize--;
 800390e:	68fb      	ldr	r3, [r7, #12]
 8003910:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8003912:	3b01      	subs	r3, #1
 8003914:	b29a      	uxth	r2, r3
 8003916:	68fb      	ldr	r3, [r7, #12]
 8003918:	851a      	strh	r2, [r3, #40]	; 0x28
        hi2c->XferCount--;
 800391a:	68fb      	ldr	r3, [r7, #12]
 800391c:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 800391e:	b29b      	uxth	r3, r3
 8003920:	3b01      	subs	r3, #1
 8003922:	b29a      	uxth	r2, r3
 8003924:	68fb      	ldr	r3, [r7, #12]
 8003926:	855a      	strh	r2, [r3, #42]	; 0x2a
    while (hi2c->XferSize > 0U)
 8003928:	68fb      	ldr	r3, [r7, #12]
 800392a:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 800392c:	2b00      	cmp	r3, #0
 800392e:	d1aa      	bne.n	8003886 <HAL_I2C_Mem_Write+0xde>
      }
    }

    /* Wait until BTF flag is set */
    if (I2C_WaitOnBTFFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 8003930:	697a      	ldr	r2, [r7, #20]
 8003932:	6ab9      	ldr	r1, [r7, #40]	; 0x28
 8003934:	68f8      	ldr	r0, [r7, #12]
 8003936:	f000 fa29 	bl	8003d8c <I2C_WaitOnBTFFlagUntilTimeout>
 800393a:	4603      	mov	r3, r0
 800393c:	2b00      	cmp	r3, #0
 800393e:	d00d      	beq.n	800395c <HAL_I2C_Mem_Write+0x1b4>
    {
      if (hi2c->ErrorCode == HAL_I2C_ERROR_AF)
 8003940:	68fb      	ldr	r3, [r7, #12]
 8003942:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8003944:	2b04      	cmp	r3, #4
 8003946:	d107      	bne.n	8003958 <HAL_I2C_Mem_Write+0x1b0>
      {
        /* Generate Stop */
        SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8003948:	68fb      	ldr	r3, [r7, #12]
 800394a:	681b      	ldr	r3, [r3, #0]
 800394c:	681a      	ldr	r2, [r3, #0]
 800394e:	68fb      	ldr	r3, [r7, #12]
 8003950:	681b      	ldr	r3, [r3, #0]
 8003952:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 8003956:	601a      	str	r2, [r3, #0]
      }
      return HAL_ERROR;
 8003958:	2301      	movs	r3, #1
 800395a:	e016      	b.n	800398a <HAL_I2C_Mem_Write+0x1e2>
    }

    /* Generate Stop */
    SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 800395c:	68fb      	ldr	r3, [r7, #12]
 800395e:	681b      	ldr	r3, [r3, #0]
 8003960:	681a      	ldr	r2, [r3, #0]
 8003962:	68fb      	ldr	r3, [r7, #12]
 8003964:	681b      	ldr	r3, [r3, #0]
 8003966:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 800396a:	601a      	str	r2, [r3, #0]

    hi2c->State = HAL_I2C_STATE_READY;
 800396c:	68fb      	ldr	r3, [r7, #12]
 800396e:	2220      	movs	r2, #32
 8003970:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
    hi2c->Mode = HAL_I2C_MODE_NONE;
 8003974:	68fb      	ldr	r3, [r7, #12]
 8003976:	2200      	movs	r2, #0
 8003978:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 800397c:	68fb      	ldr	r3, [r7, #12]
 800397e:	2200      	movs	r2, #0
 8003980:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    return HAL_OK;
 8003984:	2300      	movs	r3, #0
 8003986:	e000      	b.n	800398a <HAL_I2C_Mem_Write+0x1e2>
  }
  else
  {
    return HAL_BUSY;
 8003988:	2302      	movs	r3, #2
  }
}
 800398a:	4618      	mov	r0, r3
 800398c:	3718      	adds	r7, #24
 800398e:	46bd      	mov	sp, r7
 8003990:	bd80      	pop	{r7, pc}
 8003992:	bf00      	nop
 8003994:	00100002 	.word	0x00100002
 8003998:	ffff0000 	.word	0xffff0000

0800399c <I2C_RequestMemoryWrite>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_RequestMemoryWrite(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint16_t MemAddress, uint16_t MemAddSize, uint32_t Timeout, uint32_t Tickstart)
{
 800399c:	b580      	push	{r7, lr}
 800399e:	b088      	sub	sp, #32
 80039a0:	af02      	add	r7, sp, #8
 80039a2:	60f8      	str	r0, [r7, #12]
 80039a4:	4608      	mov	r0, r1
 80039a6:	4611      	mov	r1, r2
 80039a8:	461a      	mov	r2, r3
 80039aa:	4603      	mov	r3, r0
 80039ac:	817b      	strh	r3, [r7, #10]
 80039ae:	460b      	mov	r3, r1
 80039b0:	813b      	strh	r3, [r7, #8]
 80039b2:	4613      	mov	r3, r2
 80039b4:	80fb      	strh	r3, [r7, #6]
  /* Generate Start */
  SET_BIT(hi2c->Instance->CR1, I2C_CR1_START);
 80039b6:	68fb      	ldr	r3, [r7, #12]
 80039b8:	681b      	ldr	r3, [r3, #0]
 80039ba:	681a      	ldr	r2, [r3, #0]
 80039bc:	68fb      	ldr	r3, [r7, #12]
 80039be:	681b      	ldr	r3, [r3, #0]
 80039c0:	f442 7280 	orr.w	r2, r2, #256	; 0x100
 80039c4:	601a      	str	r2, [r3, #0]

  /* Wait until SB flag is set */
  if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_SB, RESET, Timeout, Tickstart) != HAL_OK)
 80039c6:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80039c8:	9300      	str	r3, [sp, #0]
 80039ca:	6a3b      	ldr	r3, [r7, #32]
 80039cc:	2200      	movs	r2, #0
 80039ce:	f04f 1101 	mov.w	r1, #65537	; 0x10001
 80039d2:	68f8      	ldr	r0, [r7, #12]
 80039d4:	f000 f878 	bl	8003ac8 <I2C_WaitOnFlagUntilTimeout>
 80039d8:	4603      	mov	r3, r0
 80039da:	2b00      	cmp	r3, #0
 80039dc:	d00d      	beq.n	80039fa <I2C_RequestMemoryWrite+0x5e>
  {
    if (READ_BIT(hi2c->Instance->CR1, I2C_CR1_START) == I2C_CR1_START)
 80039de:	68fb      	ldr	r3, [r7, #12]
 80039e0:	681b      	ldr	r3, [r3, #0]
 80039e2:	681b      	ldr	r3, [r3, #0]
 80039e4:	f403 7380 	and.w	r3, r3, #256	; 0x100
 80039e8:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 80039ec:	d103      	bne.n	80039f6 <I2C_RequestMemoryWrite+0x5a>
    {
      hi2c->ErrorCode = HAL_I2C_WRONG_START;
 80039ee:	68fb      	ldr	r3, [r7, #12]
 80039f0:	f44f 7200 	mov.w	r2, #512	; 0x200
 80039f4:	641a      	str	r2, [r3, #64]	; 0x40
    }
    return HAL_TIMEOUT;
 80039f6:	2303      	movs	r3, #3
 80039f8:	e05f      	b.n	8003aba <I2C_RequestMemoryWrite+0x11e>
  }

  /* Send slave address */
  hi2c->Instance->DR = I2C_7BIT_ADD_WRITE(DevAddress);
 80039fa:	897b      	ldrh	r3, [r7, #10]
 80039fc:	b2db      	uxtb	r3, r3
 80039fe:	461a      	mov	r2, r3
 8003a00:	68fb      	ldr	r3, [r7, #12]
 8003a02:	681b      	ldr	r3, [r3, #0]
 8003a04:	f002 02fe 	and.w	r2, r2, #254	; 0xfe
 8003a08:	611a      	str	r2, [r3, #16]

  /* Wait until ADDR flag is set */
  if (I2C_WaitOnMasterAddressFlagUntilTimeout(hi2c, I2C_FLAG_ADDR, Timeout, Tickstart) != HAL_OK)
 8003a0a:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8003a0c:	6a3a      	ldr	r2, [r7, #32]
 8003a0e:	492d      	ldr	r1, [pc, #180]	; (8003ac4 <I2C_RequestMemoryWrite+0x128>)
 8003a10:	68f8      	ldr	r0, [r7, #12]
 8003a12:	f000 f8d3 	bl	8003bbc <I2C_WaitOnMasterAddressFlagUntilTimeout>
 8003a16:	4603      	mov	r3, r0
 8003a18:	2b00      	cmp	r3, #0
 8003a1a:	d001      	beq.n	8003a20 <I2C_RequestMemoryWrite+0x84>
  {
    return HAL_ERROR;
 8003a1c:	2301      	movs	r3, #1
 8003a1e:	e04c      	b.n	8003aba <I2C_RequestMemoryWrite+0x11e>
  }

  /* Clear ADDR flag */
  __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 8003a20:	2300      	movs	r3, #0
 8003a22:	617b      	str	r3, [r7, #20]
 8003a24:	68fb      	ldr	r3, [r7, #12]
 8003a26:	681b      	ldr	r3, [r3, #0]
 8003a28:	695b      	ldr	r3, [r3, #20]
 8003a2a:	617b      	str	r3, [r7, #20]
 8003a2c:	68fb      	ldr	r3, [r7, #12]
 8003a2e:	681b      	ldr	r3, [r3, #0]
 8003a30:	699b      	ldr	r3, [r3, #24]
 8003a32:	617b      	str	r3, [r7, #20]
 8003a34:	697b      	ldr	r3, [r7, #20]

  /* Wait until TXE flag is set */
  if (I2C_WaitOnTXEFlagUntilTimeout(hi2c, Timeout, Tickstart) != HAL_OK)
 8003a36:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8003a38:	6a39      	ldr	r1, [r7, #32]
 8003a3a:	68f8      	ldr	r0, [r7, #12]
 8003a3c:	f000 f95e 	bl	8003cfc <I2C_WaitOnTXEFlagUntilTimeout>
 8003a40:	4603      	mov	r3, r0
 8003a42:	2b00      	cmp	r3, #0
 8003a44:	d00d      	beq.n	8003a62 <I2C_RequestMemoryWrite+0xc6>
  {
    if (hi2c->ErrorCode == HAL_I2C_ERROR_AF)
 8003a46:	68fb      	ldr	r3, [r7, #12]
 8003a48:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8003a4a:	2b04      	cmp	r3, #4
 8003a4c:	d107      	bne.n	8003a5e <I2C_RequestMemoryWrite+0xc2>
    {
      /* Generate Stop */
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8003a4e:	68fb      	ldr	r3, [r7, #12]
 8003a50:	681b      	ldr	r3, [r3, #0]
 8003a52:	681a      	ldr	r2, [r3, #0]
 8003a54:	68fb      	ldr	r3, [r7, #12]
 8003a56:	681b      	ldr	r3, [r3, #0]
 8003a58:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 8003a5c:	601a      	str	r2, [r3, #0]
    }
    return HAL_ERROR;
 8003a5e:	2301      	movs	r3, #1
 8003a60:	e02b      	b.n	8003aba <I2C_RequestMemoryWrite+0x11e>
  }

  /* If Memory address size is 8Bit */
  if (MemAddSize == I2C_MEMADD_SIZE_8BIT)
 8003a62:	88fb      	ldrh	r3, [r7, #6]
 8003a64:	2b01      	cmp	r3, #1
 8003a66:	d105      	bne.n	8003a74 <I2C_RequestMemoryWrite+0xd8>
  {
    /* Send Memory Address */
    hi2c->Instance->DR = I2C_MEM_ADD_LSB(MemAddress);
 8003a68:	893b      	ldrh	r3, [r7, #8]
 8003a6a:	b2da      	uxtb	r2, r3
 8003a6c:	68fb      	ldr	r3, [r7, #12]
 8003a6e:	681b      	ldr	r3, [r3, #0]
 8003a70:	611a      	str	r2, [r3, #16]
 8003a72:	e021      	b.n	8003ab8 <I2C_RequestMemoryWrite+0x11c>
  }
  /* If Memory address size is 16Bit */
  else
  {
    /* Send MSB of Memory Address */
    hi2c->Instance->DR = I2C_MEM_ADD_MSB(MemAddress);
 8003a74:	893b      	ldrh	r3, [r7, #8]
 8003a76:	0a1b      	lsrs	r3, r3, #8
 8003a78:	b29b      	uxth	r3, r3
 8003a7a:	b2da      	uxtb	r2, r3
 8003a7c:	68fb      	ldr	r3, [r7, #12]
 8003a7e:	681b      	ldr	r3, [r3, #0]
 8003a80:	611a      	str	r2, [r3, #16]

    /* Wait until TXE flag is set */
    if (I2C_WaitOnTXEFlagUntilTimeout(hi2c, Timeout, Tickstart) != HAL_OK)
 8003a82:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8003a84:	6a39      	ldr	r1, [r7, #32]
 8003a86:	68f8      	ldr	r0, [r7, #12]
 8003a88:	f000 f938 	bl	8003cfc <I2C_WaitOnTXEFlagUntilTimeout>
 8003a8c:	4603      	mov	r3, r0
 8003a8e:	2b00      	cmp	r3, #0
 8003a90:	d00d      	beq.n	8003aae <I2C_RequestMemoryWrite+0x112>
    {
      if (hi2c->ErrorCode == HAL_I2C_ERROR_AF)
 8003a92:	68fb      	ldr	r3, [r7, #12]
 8003a94:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8003a96:	2b04      	cmp	r3, #4
 8003a98:	d107      	bne.n	8003aaa <I2C_RequestMemoryWrite+0x10e>
      {
        /* Generate Stop */
        SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8003a9a:	68fb      	ldr	r3, [r7, #12]
 8003a9c:	681b      	ldr	r3, [r3, #0]
 8003a9e:	681a      	ldr	r2, [r3, #0]
 8003aa0:	68fb      	ldr	r3, [r7, #12]
 8003aa2:	681b      	ldr	r3, [r3, #0]
 8003aa4:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 8003aa8:	601a      	str	r2, [r3, #0]
      }
      return HAL_ERROR;
 8003aaa:	2301      	movs	r3, #1
 8003aac:	e005      	b.n	8003aba <I2C_RequestMemoryWrite+0x11e>
    }

    /* Send LSB of Memory Address */
    hi2c->Instance->DR = I2C_MEM_ADD_LSB(MemAddress);
 8003aae:	893b      	ldrh	r3, [r7, #8]
 8003ab0:	b2da      	uxtb	r2, r3
 8003ab2:	68fb      	ldr	r3, [r7, #12]
 8003ab4:	681b      	ldr	r3, [r3, #0]
 8003ab6:	611a      	str	r2, [r3, #16]
  }

  return HAL_OK;
 8003ab8:	2300      	movs	r3, #0
}
 8003aba:	4618      	mov	r0, r3
 8003abc:	3718      	adds	r7, #24
 8003abe:	46bd      	mov	sp, r7
 8003ac0:	bd80      	pop	{r7, pc}
 8003ac2:	bf00      	nop
 8003ac4:	00010002 	.word	0x00010002

08003ac8 <I2C_WaitOnFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Flag, FlagStatus Status, uint32_t Timeout, uint32_t Tickstart)
{
 8003ac8:	b580      	push	{r7, lr}
 8003aca:	b084      	sub	sp, #16
 8003acc:	af00      	add	r7, sp, #0
 8003ace:	60f8      	str	r0, [r7, #12]
 8003ad0:	60b9      	str	r1, [r7, #8]
 8003ad2:	603b      	str	r3, [r7, #0]
 8003ad4:	4613      	mov	r3, r2
 8003ad6:	71fb      	strb	r3, [r7, #7]
  /* Wait until flag is set */
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == Status)
 8003ad8:	e048      	b.n	8003b6c <I2C_WaitOnFlagUntilTimeout+0xa4>
  {
    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 8003ada:	683b      	ldr	r3, [r7, #0]
 8003adc:	f1b3 3fff 	cmp.w	r3, #4294967295
 8003ae0:	d044      	beq.n	8003b6c <I2C_WaitOnFlagUntilTimeout+0xa4>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8003ae2:	f7fe fdd5 	bl	8002690 <HAL_GetTick>
 8003ae6:	4602      	mov	r2, r0
 8003ae8:	69bb      	ldr	r3, [r7, #24]
 8003aea:	1ad3      	subs	r3, r2, r3
 8003aec:	683a      	ldr	r2, [r7, #0]
 8003aee:	429a      	cmp	r2, r3
 8003af0:	d302      	bcc.n	8003af8 <I2C_WaitOnFlagUntilTimeout+0x30>
 8003af2:	683b      	ldr	r3, [r7, #0]
 8003af4:	2b00      	cmp	r3, #0
 8003af6:	d139      	bne.n	8003b6c <I2C_WaitOnFlagUntilTimeout+0xa4>
      {
        if ((__HAL_I2C_GET_FLAG(hi2c, Flag) == Status))
 8003af8:	68bb      	ldr	r3, [r7, #8]
 8003afa:	0c1b      	lsrs	r3, r3, #16
 8003afc:	b2db      	uxtb	r3, r3
 8003afe:	2b01      	cmp	r3, #1
 8003b00:	d10d      	bne.n	8003b1e <I2C_WaitOnFlagUntilTimeout+0x56>
 8003b02:	68fb      	ldr	r3, [r7, #12]
 8003b04:	681b      	ldr	r3, [r3, #0]
 8003b06:	695b      	ldr	r3, [r3, #20]
 8003b08:	43da      	mvns	r2, r3
 8003b0a:	68bb      	ldr	r3, [r7, #8]
 8003b0c:	4013      	ands	r3, r2
 8003b0e:	b29b      	uxth	r3, r3
 8003b10:	2b00      	cmp	r3, #0
 8003b12:	bf0c      	ite	eq
 8003b14:	2301      	moveq	r3, #1
 8003b16:	2300      	movne	r3, #0
 8003b18:	b2db      	uxtb	r3, r3
 8003b1a:	461a      	mov	r2, r3
 8003b1c:	e00c      	b.n	8003b38 <I2C_WaitOnFlagUntilTimeout+0x70>
 8003b1e:	68fb      	ldr	r3, [r7, #12]
 8003b20:	681b      	ldr	r3, [r3, #0]
 8003b22:	699b      	ldr	r3, [r3, #24]
 8003b24:	43da      	mvns	r2, r3
 8003b26:	68bb      	ldr	r3, [r7, #8]
 8003b28:	4013      	ands	r3, r2
 8003b2a:	b29b      	uxth	r3, r3
 8003b2c:	2b00      	cmp	r3, #0
 8003b2e:	bf0c      	ite	eq
 8003b30:	2301      	moveq	r3, #1
 8003b32:	2300      	movne	r3, #0
 8003b34:	b2db      	uxtb	r3, r3
 8003b36:	461a      	mov	r2, r3
 8003b38:	79fb      	ldrb	r3, [r7, #7]
 8003b3a:	429a      	cmp	r2, r3
 8003b3c:	d116      	bne.n	8003b6c <I2C_WaitOnFlagUntilTimeout+0xa4>
        {
          hi2c->PreviousState     = I2C_STATE_NONE;
 8003b3e:	68fb      	ldr	r3, [r7, #12]
 8003b40:	2200      	movs	r2, #0
 8003b42:	631a      	str	r2, [r3, #48]	; 0x30
          hi2c->State             = HAL_I2C_STATE_READY;
 8003b44:	68fb      	ldr	r3, [r7, #12]
 8003b46:	2220      	movs	r2, #32
 8003b48:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
          hi2c->Mode              = HAL_I2C_MODE_NONE;
 8003b4c:	68fb      	ldr	r3, [r7, #12]
 8003b4e:	2200      	movs	r2, #0
 8003b50:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
          hi2c->ErrorCode         |= HAL_I2C_ERROR_TIMEOUT;
 8003b54:	68fb      	ldr	r3, [r7, #12]
 8003b56:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8003b58:	f043 0220 	orr.w	r2, r3, #32
 8003b5c:	68fb      	ldr	r3, [r7, #12]
 8003b5e:	641a      	str	r2, [r3, #64]	; 0x40

          /* Process Unlocked */
          __HAL_UNLOCK(hi2c);
 8003b60:	68fb      	ldr	r3, [r7, #12]
 8003b62:	2200      	movs	r2, #0
 8003b64:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

          return HAL_ERROR;
 8003b68:	2301      	movs	r3, #1
 8003b6a:	e023      	b.n	8003bb4 <I2C_WaitOnFlagUntilTimeout+0xec>
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == Status)
 8003b6c:	68bb      	ldr	r3, [r7, #8]
 8003b6e:	0c1b      	lsrs	r3, r3, #16
 8003b70:	b2db      	uxtb	r3, r3
 8003b72:	2b01      	cmp	r3, #1
 8003b74:	d10d      	bne.n	8003b92 <I2C_WaitOnFlagUntilTimeout+0xca>
 8003b76:	68fb      	ldr	r3, [r7, #12]
 8003b78:	681b      	ldr	r3, [r3, #0]
 8003b7a:	695b      	ldr	r3, [r3, #20]
 8003b7c:	43da      	mvns	r2, r3
 8003b7e:	68bb      	ldr	r3, [r7, #8]
 8003b80:	4013      	ands	r3, r2
 8003b82:	b29b      	uxth	r3, r3
 8003b84:	2b00      	cmp	r3, #0
 8003b86:	bf0c      	ite	eq
 8003b88:	2301      	moveq	r3, #1
 8003b8a:	2300      	movne	r3, #0
 8003b8c:	b2db      	uxtb	r3, r3
 8003b8e:	461a      	mov	r2, r3
 8003b90:	e00c      	b.n	8003bac <I2C_WaitOnFlagUntilTimeout+0xe4>
 8003b92:	68fb      	ldr	r3, [r7, #12]
 8003b94:	681b      	ldr	r3, [r3, #0]
 8003b96:	699b      	ldr	r3, [r3, #24]
 8003b98:	43da      	mvns	r2, r3
 8003b9a:	68bb      	ldr	r3, [r7, #8]
 8003b9c:	4013      	ands	r3, r2
 8003b9e:	b29b      	uxth	r3, r3
 8003ba0:	2b00      	cmp	r3, #0
 8003ba2:	bf0c      	ite	eq
 8003ba4:	2301      	moveq	r3, #1
 8003ba6:	2300      	movne	r3, #0
 8003ba8:	b2db      	uxtb	r3, r3
 8003baa:	461a      	mov	r2, r3
 8003bac:	79fb      	ldrb	r3, [r7, #7]
 8003bae:	429a      	cmp	r2, r3
 8003bb0:	d093      	beq.n	8003ada <I2C_WaitOnFlagUntilTimeout+0x12>
        }
      }
    }
  }
  return HAL_OK;
 8003bb2:	2300      	movs	r3, #0
}
 8003bb4:	4618      	mov	r0, r3
 8003bb6:	3710      	adds	r7, #16
 8003bb8:	46bd      	mov	sp, r7
 8003bba:	bd80      	pop	{r7, pc}

08003bbc <I2C_WaitOnMasterAddressFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnMasterAddressFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Flag, uint32_t Timeout, uint32_t Tickstart)
{
 8003bbc:	b580      	push	{r7, lr}
 8003bbe:	b084      	sub	sp, #16
 8003bc0:	af00      	add	r7, sp, #0
 8003bc2:	60f8      	str	r0, [r7, #12]
 8003bc4:	60b9      	str	r1, [r7, #8]
 8003bc6:	607a      	str	r2, [r7, #4]
 8003bc8:	603b      	str	r3, [r7, #0]
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == RESET)
 8003bca:	e071      	b.n	8003cb0 <I2C_WaitOnMasterAddressFlagUntilTimeout+0xf4>
  {
    if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_AF) == SET)
 8003bcc:	68fb      	ldr	r3, [r7, #12]
 8003bce:	681b      	ldr	r3, [r3, #0]
 8003bd0:	695b      	ldr	r3, [r3, #20]
 8003bd2:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8003bd6:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 8003bda:	d123      	bne.n	8003c24 <I2C_WaitOnMasterAddressFlagUntilTimeout+0x68>
    {
      /* Generate Stop */
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8003bdc:	68fb      	ldr	r3, [r7, #12]
 8003bde:	681b      	ldr	r3, [r3, #0]
 8003be0:	681a      	ldr	r2, [r3, #0]
 8003be2:	68fb      	ldr	r3, [r7, #12]
 8003be4:	681b      	ldr	r3, [r3, #0]
 8003be6:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 8003bea:	601a      	str	r2, [r3, #0]

      /* Clear AF Flag */
      __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 8003bec:	68fb      	ldr	r3, [r7, #12]
 8003bee:	681b      	ldr	r3, [r3, #0]
 8003bf0:	f46f 6280 	mvn.w	r2, #1024	; 0x400
 8003bf4:	615a      	str	r2, [r3, #20]

      hi2c->PreviousState       = I2C_STATE_NONE;
 8003bf6:	68fb      	ldr	r3, [r7, #12]
 8003bf8:	2200      	movs	r2, #0
 8003bfa:	631a      	str	r2, [r3, #48]	; 0x30
      hi2c->State               = HAL_I2C_STATE_READY;
 8003bfc:	68fb      	ldr	r3, [r7, #12]
 8003bfe:	2220      	movs	r2, #32
 8003c00:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
      hi2c->Mode                = HAL_I2C_MODE_NONE;
 8003c04:	68fb      	ldr	r3, [r7, #12]
 8003c06:	2200      	movs	r2, #0
 8003c08:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
      hi2c->ErrorCode           |= HAL_I2C_ERROR_AF;
 8003c0c:	68fb      	ldr	r3, [r7, #12]
 8003c0e:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8003c10:	f043 0204 	orr.w	r2, r3, #4
 8003c14:	68fb      	ldr	r3, [r7, #12]
 8003c16:	641a      	str	r2, [r3, #64]	; 0x40

      /* Process Unlocked */
      __HAL_UNLOCK(hi2c);
 8003c18:	68fb      	ldr	r3, [r7, #12]
 8003c1a:	2200      	movs	r2, #0
 8003c1c:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

      return HAL_ERROR;
 8003c20:	2301      	movs	r3, #1
 8003c22:	e067      	b.n	8003cf4 <I2C_WaitOnMasterAddressFlagUntilTimeout+0x138>
    }

    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 8003c24:	687b      	ldr	r3, [r7, #4]
 8003c26:	f1b3 3fff 	cmp.w	r3, #4294967295
 8003c2a:	d041      	beq.n	8003cb0 <I2C_WaitOnMasterAddressFlagUntilTimeout+0xf4>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8003c2c:	f7fe fd30 	bl	8002690 <HAL_GetTick>
 8003c30:	4602      	mov	r2, r0
 8003c32:	683b      	ldr	r3, [r7, #0]
 8003c34:	1ad3      	subs	r3, r2, r3
 8003c36:	687a      	ldr	r2, [r7, #4]
 8003c38:	429a      	cmp	r2, r3
 8003c3a:	d302      	bcc.n	8003c42 <I2C_WaitOnMasterAddressFlagUntilTimeout+0x86>
 8003c3c:	687b      	ldr	r3, [r7, #4]
 8003c3e:	2b00      	cmp	r3, #0
 8003c40:	d136      	bne.n	8003cb0 <I2C_WaitOnMasterAddressFlagUntilTimeout+0xf4>
      {
        if ((__HAL_I2C_GET_FLAG(hi2c, Flag) == RESET))
 8003c42:	68bb      	ldr	r3, [r7, #8]
 8003c44:	0c1b      	lsrs	r3, r3, #16
 8003c46:	b2db      	uxtb	r3, r3
 8003c48:	2b01      	cmp	r3, #1
 8003c4a:	d10c      	bne.n	8003c66 <I2C_WaitOnMasterAddressFlagUntilTimeout+0xaa>
 8003c4c:	68fb      	ldr	r3, [r7, #12]
 8003c4e:	681b      	ldr	r3, [r3, #0]
 8003c50:	695b      	ldr	r3, [r3, #20]
 8003c52:	43da      	mvns	r2, r3
 8003c54:	68bb      	ldr	r3, [r7, #8]
 8003c56:	4013      	ands	r3, r2
 8003c58:	b29b      	uxth	r3, r3
 8003c5a:	2b00      	cmp	r3, #0
 8003c5c:	bf14      	ite	ne
 8003c5e:	2301      	movne	r3, #1
 8003c60:	2300      	moveq	r3, #0
 8003c62:	b2db      	uxtb	r3, r3
 8003c64:	e00b      	b.n	8003c7e <I2C_WaitOnMasterAddressFlagUntilTimeout+0xc2>
 8003c66:	68fb      	ldr	r3, [r7, #12]
 8003c68:	681b      	ldr	r3, [r3, #0]
 8003c6a:	699b      	ldr	r3, [r3, #24]
 8003c6c:	43da      	mvns	r2, r3
 8003c6e:	68bb      	ldr	r3, [r7, #8]
 8003c70:	4013      	ands	r3, r2
 8003c72:	b29b      	uxth	r3, r3
 8003c74:	2b00      	cmp	r3, #0
 8003c76:	bf14      	ite	ne
 8003c78:	2301      	movne	r3, #1
 8003c7a:	2300      	moveq	r3, #0
 8003c7c:	b2db      	uxtb	r3, r3
 8003c7e:	2b00      	cmp	r3, #0
 8003c80:	d016      	beq.n	8003cb0 <I2C_WaitOnMasterAddressFlagUntilTimeout+0xf4>
        {
          hi2c->PreviousState       = I2C_STATE_NONE;
 8003c82:	68fb      	ldr	r3, [r7, #12]
 8003c84:	2200      	movs	r2, #0
 8003c86:	631a      	str	r2, [r3, #48]	; 0x30
          hi2c->State               = HAL_I2C_STATE_READY;
 8003c88:	68fb      	ldr	r3, [r7, #12]
 8003c8a:	2220      	movs	r2, #32
 8003c8c:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
          hi2c->Mode                = HAL_I2C_MODE_NONE;
 8003c90:	68fb      	ldr	r3, [r7, #12]
 8003c92:	2200      	movs	r2, #0
 8003c94:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
          hi2c->ErrorCode           |= HAL_I2C_ERROR_TIMEOUT;
 8003c98:	68fb      	ldr	r3, [r7, #12]
 8003c9a:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8003c9c:	f043 0220 	orr.w	r2, r3, #32
 8003ca0:	68fb      	ldr	r3, [r7, #12]
 8003ca2:	641a      	str	r2, [r3, #64]	; 0x40

          /* Process Unlocked */
          __HAL_UNLOCK(hi2c);
 8003ca4:	68fb      	ldr	r3, [r7, #12]
 8003ca6:	2200      	movs	r2, #0
 8003ca8:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

          return HAL_ERROR;
 8003cac:	2301      	movs	r3, #1
 8003cae:	e021      	b.n	8003cf4 <I2C_WaitOnMasterAddressFlagUntilTimeout+0x138>
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == RESET)
 8003cb0:	68bb      	ldr	r3, [r7, #8]
 8003cb2:	0c1b      	lsrs	r3, r3, #16
 8003cb4:	b2db      	uxtb	r3, r3
 8003cb6:	2b01      	cmp	r3, #1
 8003cb8:	d10c      	bne.n	8003cd4 <I2C_WaitOnMasterAddressFlagUntilTimeout+0x118>
 8003cba:	68fb      	ldr	r3, [r7, #12]
 8003cbc:	681b      	ldr	r3, [r3, #0]
 8003cbe:	695b      	ldr	r3, [r3, #20]
 8003cc0:	43da      	mvns	r2, r3
 8003cc2:	68bb      	ldr	r3, [r7, #8]
 8003cc4:	4013      	ands	r3, r2
 8003cc6:	b29b      	uxth	r3, r3
 8003cc8:	2b00      	cmp	r3, #0
 8003cca:	bf14      	ite	ne
 8003ccc:	2301      	movne	r3, #1
 8003cce:	2300      	moveq	r3, #0
 8003cd0:	b2db      	uxtb	r3, r3
 8003cd2:	e00b      	b.n	8003cec <I2C_WaitOnMasterAddressFlagUntilTimeout+0x130>
 8003cd4:	68fb      	ldr	r3, [r7, #12]
 8003cd6:	681b      	ldr	r3, [r3, #0]
 8003cd8:	699b      	ldr	r3, [r3, #24]
 8003cda:	43da      	mvns	r2, r3
 8003cdc:	68bb      	ldr	r3, [r7, #8]
 8003cde:	4013      	ands	r3, r2
 8003ce0:	b29b      	uxth	r3, r3
 8003ce2:	2b00      	cmp	r3, #0
 8003ce4:	bf14      	ite	ne
 8003ce6:	2301      	movne	r3, #1
 8003ce8:	2300      	moveq	r3, #0
 8003cea:	b2db      	uxtb	r3, r3
 8003cec:	2b00      	cmp	r3, #0
 8003cee:	f47f af6d 	bne.w	8003bcc <I2C_WaitOnMasterAddressFlagUntilTimeout+0x10>
        }
      }
    }
  }
  return HAL_OK;
 8003cf2:	2300      	movs	r3, #0
}
 8003cf4:	4618      	mov	r0, r3
 8003cf6:	3710      	adds	r7, #16
 8003cf8:	46bd      	mov	sp, r7
 8003cfa:	bd80      	pop	{r7, pc}

08003cfc <I2C_WaitOnTXEFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnTXEFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Timeout, uint32_t Tickstart)
{
 8003cfc:	b580      	push	{r7, lr}
 8003cfe:	b084      	sub	sp, #16
 8003d00:	af00      	add	r7, sp, #0
 8003d02:	60f8      	str	r0, [r7, #12]
 8003d04:	60b9      	str	r1, [r7, #8]
 8003d06:	607a      	str	r2, [r7, #4]
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXE) == RESET)
 8003d08:	e034      	b.n	8003d74 <I2C_WaitOnTXEFlagUntilTimeout+0x78>
  {
    /* Check if a NACK is detected */
    if (I2C_IsAcknowledgeFailed(hi2c) != HAL_OK)
 8003d0a:	68f8      	ldr	r0, [r7, #12]
 8003d0c:	f000 f886 	bl	8003e1c <I2C_IsAcknowledgeFailed>
 8003d10:	4603      	mov	r3, r0
 8003d12:	2b00      	cmp	r3, #0
 8003d14:	d001      	beq.n	8003d1a <I2C_WaitOnTXEFlagUntilTimeout+0x1e>
    {
      return HAL_ERROR;
 8003d16:	2301      	movs	r3, #1
 8003d18:	e034      	b.n	8003d84 <I2C_WaitOnTXEFlagUntilTimeout+0x88>
    }

    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 8003d1a:	68bb      	ldr	r3, [r7, #8]
 8003d1c:	f1b3 3fff 	cmp.w	r3, #4294967295
 8003d20:	d028      	beq.n	8003d74 <I2C_WaitOnTXEFlagUntilTimeout+0x78>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8003d22:	f7fe fcb5 	bl	8002690 <HAL_GetTick>
 8003d26:	4602      	mov	r2, r0
 8003d28:	687b      	ldr	r3, [r7, #4]
 8003d2a:	1ad3      	subs	r3, r2, r3
 8003d2c:	68ba      	ldr	r2, [r7, #8]
 8003d2e:	429a      	cmp	r2, r3
 8003d30:	d302      	bcc.n	8003d38 <I2C_WaitOnTXEFlagUntilTimeout+0x3c>
 8003d32:	68bb      	ldr	r3, [r7, #8]
 8003d34:	2b00      	cmp	r3, #0
 8003d36:	d11d      	bne.n	8003d74 <I2C_WaitOnTXEFlagUntilTimeout+0x78>
      {
        if ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXE) == RESET))
 8003d38:	68fb      	ldr	r3, [r7, #12]
 8003d3a:	681b      	ldr	r3, [r3, #0]
 8003d3c:	695b      	ldr	r3, [r3, #20]
 8003d3e:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8003d42:	2b80      	cmp	r3, #128	; 0x80
 8003d44:	d016      	beq.n	8003d74 <I2C_WaitOnTXEFlagUntilTimeout+0x78>
        {
          hi2c->PreviousState       = I2C_STATE_NONE;
 8003d46:	68fb      	ldr	r3, [r7, #12]
 8003d48:	2200      	movs	r2, #0
 8003d4a:	631a      	str	r2, [r3, #48]	; 0x30
          hi2c->State               = HAL_I2C_STATE_READY;
 8003d4c:	68fb      	ldr	r3, [r7, #12]
 8003d4e:	2220      	movs	r2, #32
 8003d50:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
          hi2c->Mode                = HAL_I2C_MODE_NONE;
 8003d54:	68fb      	ldr	r3, [r7, #12]
 8003d56:	2200      	movs	r2, #0
 8003d58:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
          hi2c->ErrorCode           |= HAL_I2C_ERROR_TIMEOUT;
 8003d5c:	68fb      	ldr	r3, [r7, #12]
 8003d5e:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8003d60:	f043 0220 	orr.w	r2, r3, #32
 8003d64:	68fb      	ldr	r3, [r7, #12]
 8003d66:	641a      	str	r2, [r3, #64]	; 0x40

          /* Process Unlocked */
          __HAL_UNLOCK(hi2c);
 8003d68:	68fb      	ldr	r3, [r7, #12]
 8003d6a:	2200      	movs	r2, #0
 8003d6c:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

          return HAL_ERROR;
 8003d70:	2301      	movs	r3, #1
 8003d72:	e007      	b.n	8003d84 <I2C_WaitOnTXEFlagUntilTimeout+0x88>
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXE) == RESET)
 8003d74:	68fb      	ldr	r3, [r7, #12]
 8003d76:	681b      	ldr	r3, [r3, #0]
 8003d78:	695b      	ldr	r3, [r3, #20]
 8003d7a:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8003d7e:	2b80      	cmp	r3, #128	; 0x80
 8003d80:	d1c3      	bne.n	8003d0a <I2C_WaitOnTXEFlagUntilTimeout+0xe>
        }
      }
    }
  }
  return HAL_OK;
 8003d82:	2300      	movs	r3, #0
}
 8003d84:	4618      	mov	r0, r3
 8003d86:	3710      	adds	r7, #16
 8003d88:	46bd      	mov	sp, r7
 8003d8a:	bd80      	pop	{r7, pc}

08003d8c <I2C_WaitOnBTFFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnBTFFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Timeout, uint32_t Tickstart)
{
 8003d8c:	b580      	push	{r7, lr}
 8003d8e:	b084      	sub	sp, #16
 8003d90:	af00      	add	r7, sp, #0
 8003d92:	60f8      	str	r0, [r7, #12]
 8003d94:	60b9      	str	r1, [r7, #8]
 8003d96:	607a      	str	r2, [r7, #4]
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BTF) == RESET)
 8003d98:	e034      	b.n	8003e04 <I2C_WaitOnBTFFlagUntilTimeout+0x78>
  {
    /* Check if a NACK is detected */
    if (I2C_IsAcknowledgeFailed(hi2c) != HAL_OK)
 8003d9a:	68f8      	ldr	r0, [r7, #12]
 8003d9c:	f000 f83e 	bl	8003e1c <I2C_IsAcknowledgeFailed>
 8003da0:	4603      	mov	r3, r0
 8003da2:	2b00      	cmp	r3, #0
 8003da4:	d001      	beq.n	8003daa <I2C_WaitOnBTFFlagUntilTimeout+0x1e>
    {
      return HAL_ERROR;
 8003da6:	2301      	movs	r3, #1
 8003da8:	e034      	b.n	8003e14 <I2C_WaitOnBTFFlagUntilTimeout+0x88>
    }

    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 8003daa:	68bb      	ldr	r3, [r7, #8]
 8003dac:	f1b3 3fff 	cmp.w	r3, #4294967295
 8003db0:	d028      	beq.n	8003e04 <I2C_WaitOnBTFFlagUntilTimeout+0x78>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8003db2:	f7fe fc6d 	bl	8002690 <HAL_GetTick>
 8003db6:	4602      	mov	r2, r0
 8003db8:	687b      	ldr	r3, [r7, #4]
 8003dba:	1ad3      	subs	r3, r2, r3
 8003dbc:	68ba      	ldr	r2, [r7, #8]
 8003dbe:	429a      	cmp	r2, r3
 8003dc0:	d302      	bcc.n	8003dc8 <I2C_WaitOnBTFFlagUntilTimeout+0x3c>
 8003dc2:	68bb      	ldr	r3, [r7, #8]
 8003dc4:	2b00      	cmp	r3, #0
 8003dc6:	d11d      	bne.n	8003e04 <I2C_WaitOnBTFFlagUntilTimeout+0x78>
      {
        if ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BTF) == RESET))
 8003dc8:	68fb      	ldr	r3, [r7, #12]
 8003dca:	681b      	ldr	r3, [r3, #0]
 8003dcc:	695b      	ldr	r3, [r3, #20]
 8003dce:	f003 0304 	and.w	r3, r3, #4
 8003dd2:	2b04      	cmp	r3, #4
 8003dd4:	d016      	beq.n	8003e04 <I2C_WaitOnBTFFlagUntilTimeout+0x78>
        {
          hi2c->PreviousState       = I2C_STATE_NONE;
 8003dd6:	68fb      	ldr	r3, [r7, #12]
 8003dd8:	2200      	movs	r2, #0
 8003dda:	631a      	str	r2, [r3, #48]	; 0x30
          hi2c->State               = HAL_I2C_STATE_READY;
 8003ddc:	68fb      	ldr	r3, [r7, #12]
 8003dde:	2220      	movs	r2, #32
 8003de0:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
          hi2c->Mode                = HAL_I2C_MODE_NONE;
 8003de4:	68fb      	ldr	r3, [r7, #12]
 8003de6:	2200      	movs	r2, #0
 8003de8:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
          hi2c->ErrorCode           |= HAL_I2C_ERROR_TIMEOUT;
 8003dec:	68fb      	ldr	r3, [r7, #12]
 8003dee:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8003df0:	f043 0220 	orr.w	r2, r3, #32
 8003df4:	68fb      	ldr	r3, [r7, #12]
 8003df6:	641a      	str	r2, [r3, #64]	; 0x40

          /* Process Unlocked */
          __HAL_UNLOCK(hi2c);
 8003df8:	68fb      	ldr	r3, [r7, #12]
 8003dfa:	2200      	movs	r2, #0
 8003dfc:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

          return HAL_ERROR;
 8003e00:	2301      	movs	r3, #1
 8003e02:	e007      	b.n	8003e14 <I2C_WaitOnBTFFlagUntilTimeout+0x88>
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BTF) == RESET)
 8003e04:	68fb      	ldr	r3, [r7, #12]
 8003e06:	681b      	ldr	r3, [r3, #0]
 8003e08:	695b      	ldr	r3, [r3, #20]
 8003e0a:	f003 0304 	and.w	r3, r3, #4
 8003e0e:	2b04      	cmp	r3, #4
 8003e10:	d1c3      	bne.n	8003d9a <I2C_WaitOnBTFFlagUntilTimeout+0xe>
        }
      }
    }
  }
  return HAL_OK;
 8003e12:	2300      	movs	r3, #0
}
 8003e14:	4618      	mov	r0, r3
 8003e16:	3710      	adds	r7, #16
 8003e18:	46bd      	mov	sp, r7
 8003e1a:	bd80      	pop	{r7, pc}

08003e1c <I2C_IsAcknowledgeFailed>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_IsAcknowledgeFailed(I2C_HandleTypeDef *hi2c)
{
 8003e1c:	b480      	push	{r7}
 8003e1e:	b083      	sub	sp, #12
 8003e20:	af00      	add	r7, sp, #0
 8003e22:	6078      	str	r0, [r7, #4]
  if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_AF) == SET)
 8003e24:	687b      	ldr	r3, [r7, #4]
 8003e26:	681b      	ldr	r3, [r3, #0]
 8003e28:	695b      	ldr	r3, [r3, #20]
 8003e2a:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8003e2e:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 8003e32:	d11b      	bne.n	8003e6c <I2C_IsAcknowledgeFailed+0x50>
  {
    /* Clear NACKF Flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 8003e34:	687b      	ldr	r3, [r7, #4]
 8003e36:	681b      	ldr	r3, [r3, #0]
 8003e38:	f46f 6280 	mvn.w	r2, #1024	; 0x400
 8003e3c:	615a      	str	r2, [r3, #20]

    hi2c->PreviousState       = I2C_STATE_NONE;
 8003e3e:	687b      	ldr	r3, [r7, #4]
 8003e40:	2200      	movs	r2, #0
 8003e42:	631a      	str	r2, [r3, #48]	; 0x30
    hi2c->State               = HAL_I2C_STATE_READY;
 8003e44:	687b      	ldr	r3, [r7, #4]
 8003e46:	2220      	movs	r2, #32
 8003e48:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
    hi2c->Mode                = HAL_I2C_MODE_NONE;
 8003e4c:	687b      	ldr	r3, [r7, #4]
 8003e4e:	2200      	movs	r2, #0
 8003e50:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
    hi2c->ErrorCode           |= HAL_I2C_ERROR_AF;
 8003e54:	687b      	ldr	r3, [r7, #4]
 8003e56:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8003e58:	f043 0204 	orr.w	r2, r3, #4
 8003e5c:	687b      	ldr	r3, [r7, #4]
 8003e5e:	641a      	str	r2, [r3, #64]	; 0x40

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 8003e60:	687b      	ldr	r3, [r7, #4]
 8003e62:	2200      	movs	r2, #0
 8003e64:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    return HAL_ERROR;
 8003e68:	2301      	movs	r3, #1
 8003e6a:	e000      	b.n	8003e6e <I2C_IsAcknowledgeFailed+0x52>
  }
  return HAL_OK;
 8003e6c:	2300      	movs	r3, #0
}
 8003e6e:	4618      	mov	r0, r3
 8003e70:	370c      	adds	r7, #12
 8003e72:	46bd      	mov	sp, r7
 8003e74:	bc80      	pop	{r7}
 8003e76:	4770      	bx	lr

08003e78 <HAL_RCC_OscConfig>:
  *         supported by this macro. User should request a transition to HSE Off
  *         first and then HSE On or HSE Bypass.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 8003e78:	b580      	push	{r7, lr}
 8003e7a:	b086      	sub	sp, #24
 8003e7c:	af00      	add	r7, sp, #0
 8003e7e:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  uint32_t pll_config;

  /* Check Null pointer */
  if (RCC_OscInitStruct == NULL)
 8003e80:	687b      	ldr	r3, [r7, #4]
 8003e82:	2b00      	cmp	r3, #0
 8003e84:	d101      	bne.n	8003e8a <HAL_RCC_OscConfig+0x12>
  {
    return HAL_ERROR;
 8003e86:	2301      	movs	r3, #1
 8003e88:	e272      	b.n	8004370 <HAL_RCC_OscConfig+0x4f8>

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));

  /*------------------------------- HSE Configuration ------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 8003e8a:	687b      	ldr	r3, [r7, #4]
 8003e8c:	681b      	ldr	r3, [r3, #0]
 8003e8e:	f003 0301 	and.w	r3, r3, #1
 8003e92:	2b00      	cmp	r3, #0
 8003e94:	f000 8087 	beq.w	8003fa6 <HAL_RCC_OscConfig+0x12e>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));

    /* When the HSE is used as system clock or clock source for PLL in these cases it is not allowed to be disabled */
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_HSE)
 8003e98:	4b92      	ldr	r3, [pc, #584]	; (80040e4 <HAL_RCC_OscConfig+0x26c>)
 8003e9a:	685b      	ldr	r3, [r3, #4]
 8003e9c:	f003 030c 	and.w	r3, r3, #12
 8003ea0:	2b04      	cmp	r3, #4
 8003ea2:	d00c      	beq.n	8003ebe <HAL_RCC_OscConfig+0x46>
        || ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (__HAL_RCC_GET_PLL_OSCSOURCE() == RCC_PLLSOURCE_HSE)))
 8003ea4:	4b8f      	ldr	r3, [pc, #572]	; (80040e4 <HAL_RCC_OscConfig+0x26c>)
 8003ea6:	685b      	ldr	r3, [r3, #4]
 8003ea8:	f003 030c 	and.w	r3, r3, #12
 8003eac:	2b08      	cmp	r3, #8
 8003eae:	d112      	bne.n	8003ed6 <HAL_RCC_OscConfig+0x5e>
 8003eb0:	4b8c      	ldr	r3, [pc, #560]	; (80040e4 <HAL_RCC_OscConfig+0x26c>)
 8003eb2:	685b      	ldr	r3, [r3, #4]
 8003eb4:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 8003eb8:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8003ebc:	d10b      	bne.n	8003ed6 <HAL_RCC_OscConfig+0x5e>
    {
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8003ebe:	4b89      	ldr	r3, [pc, #548]	; (80040e4 <HAL_RCC_OscConfig+0x26c>)
 8003ec0:	681b      	ldr	r3, [r3, #0]
 8003ec2:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8003ec6:	2b00      	cmp	r3, #0
 8003ec8:	d06c      	beq.n	8003fa4 <HAL_RCC_OscConfig+0x12c>
 8003eca:	687b      	ldr	r3, [r7, #4]
 8003ecc:	685b      	ldr	r3, [r3, #4]
 8003ece:	2b00      	cmp	r3, #0
 8003ed0:	d168      	bne.n	8003fa4 <HAL_RCC_OscConfig+0x12c>
      {
        return HAL_ERROR;
 8003ed2:	2301      	movs	r3, #1
 8003ed4:	e24c      	b.n	8004370 <HAL_RCC_OscConfig+0x4f8>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 8003ed6:	687b      	ldr	r3, [r7, #4]
 8003ed8:	685b      	ldr	r3, [r3, #4]
 8003eda:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8003ede:	d106      	bne.n	8003eee <HAL_RCC_OscConfig+0x76>
 8003ee0:	4b80      	ldr	r3, [pc, #512]	; (80040e4 <HAL_RCC_OscConfig+0x26c>)
 8003ee2:	681b      	ldr	r3, [r3, #0]
 8003ee4:	4a7f      	ldr	r2, [pc, #508]	; (80040e4 <HAL_RCC_OscConfig+0x26c>)
 8003ee6:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8003eea:	6013      	str	r3, [r2, #0]
 8003eec:	e02e      	b.n	8003f4c <HAL_RCC_OscConfig+0xd4>
 8003eee:	687b      	ldr	r3, [r7, #4]
 8003ef0:	685b      	ldr	r3, [r3, #4]
 8003ef2:	2b00      	cmp	r3, #0
 8003ef4:	d10c      	bne.n	8003f10 <HAL_RCC_OscConfig+0x98>
 8003ef6:	4b7b      	ldr	r3, [pc, #492]	; (80040e4 <HAL_RCC_OscConfig+0x26c>)
 8003ef8:	681b      	ldr	r3, [r3, #0]
 8003efa:	4a7a      	ldr	r2, [pc, #488]	; (80040e4 <HAL_RCC_OscConfig+0x26c>)
 8003efc:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 8003f00:	6013      	str	r3, [r2, #0]
 8003f02:	4b78      	ldr	r3, [pc, #480]	; (80040e4 <HAL_RCC_OscConfig+0x26c>)
 8003f04:	681b      	ldr	r3, [r3, #0]
 8003f06:	4a77      	ldr	r2, [pc, #476]	; (80040e4 <HAL_RCC_OscConfig+0x26c>)
 8003f08:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 8003f0c:	6013      	str	r3, [r2, #0]
 8003f0e:	e01d      	b.n	8003f4c <HAL_RCC_OscConfig+0xd4>
 8003f10:	687b      	ldr	r3, [r7, #4]
 8003f12:	685b      	ldr	r3, [r3, #4]
 8003f14:	f5b3 2fa0 	cmp.w	r3, #327680	; 0x50000
 8003f18:	d10c      	bne.n	8003f34 <HAL_RCC_OscConfig+0xbc>
 8003f1a:	4b72      	ldr	r3, [pc, #456]	; (80040e4 <HAL_RCC_OscConfig+0x26c>)
 8003f1c:	681b      	ldr	r3, [r3, #0]
 8003f1e:	4a71      	ldr	r2, [pc, #452]	; (80040e4 <HAL_RCC_OscConfig+0x26c>)
 8003f20:	f443 2380 	orr.w	r3, r3, #262144	; 0x40000
 8003f24:	6013      	str	r3, [r2, #0]
 8003f26:	4b6f      	ldr	r3, [pc, #444]	; (80040e4 <HAL_RCC_OscConfig+0x26c>)
 8003f28:	681b      	ldr	r3, [r3, #0]
 8003f2a:	4a6e      	ldr	r2, [pc, #440]	; (80040e4 <HAL_RCC_OscConfig+0x26c>)
 8003f2c:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8003f30:	6013      	str	r3, [r2, #0]
 8003f32:	e00b      	b.n	8003f4c <HAL_RCC_OscConfig+0xd4>
 8003f34:	4b6b      	ldr	r3, [pc, #428]	; (80040e4 <HAL_RCC_OscConfig+0x26c>)
 8003f36:	681b      	ldr	r3, [r3, #0]
 8003f38:	4a6a      	ldr	r2, [pc, #424]	; (80040e4 <HAL_RCC_OscConfig+0x26c>)
 8003f3a:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 8003f3e:	6013      	str	r3, [r2, #0]
 8003f40:	4b68      	ldr	r3, [pc, #416]	; (80040e4 <HAL_RCC_OscConfig+0x26c>)
 8003f42:	681b      	ldr	r3, [r3, #0]
 8003f44:	4a67      	ldr	r2, [pc, #412]	; (80040e4 <HAL_RCC_OscConfig+0x26c>)
 8003f46:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 8003f4a:	6013      	str	r3, [r2, #0]


      /* Check the HSE State */
      if (RCC_OscInitStruct->HSEState != RCC_HSE_OFF)
 8003f4c:	687b      	ldr	r3, [r7, #4]
 8003f4e:	685b      	ldr	r3, [r3, #4]
 8003f50:	2b00      	cmp	r3, #0
 8003f52:	d013      	beq.n	8003f7c <HAL_RCC_OscConfig+0x104>
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8003f54:	f7fe fb9c 	bl	8002690 <HAL_GetTick>
 8003f58:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8003f5a:	e008      	b.n	8003f6e <HAL_RCC_OscConfig+0xf6>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 8003f5c:	f7fe fb98 	bl	8002690 <HAL_GetTick>
 8003f60:	4602      	mov	r2, r0
 8003f62:	693b      	ldr	r3, [r7, #16]
 8003f64:	1ad3      	subs	r3, r2, r3
 8003f66:	2b64      	cmp	r3, #100	; 0x64
 8003f68:	d901      	bls.n	8003f6e <HAL_RCC_OscConfig+0xf6>
          {
            return HAL_TIMEOUT;
 8003f6a:	2303      	movs	r3, #3
 8003f6c:	e200      	b.n	8004370 <HAL_RCC_OscConfig+0x4f8>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8003f6e:	4b5d      	ldr	r3, [pc, #372]	; (80040e4 <HAL_RCC_OscConfig+0x26c>)
 8003f70:	681b      	ldr	r3, [r3, #0]
 8003f72:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8003f76:	2b00      	cmp	r3, #0
 8003f78:	d0f0      	beq.n	8003f5c <HAL_RCC_OscConfig+0xe4>
 8003f7a:	e014      	b.n	8003fa6 <HAL_RCC_OscConfig+0x12e>
        }
      }
      else
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8003f7c:	f7fe fb88 	bl	8002690 <HAL_GetTick>
 8003f80:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 8003f82:	e008      	b.n	8003f96 <HAL_RCC_OscConfig+0x11e>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 8003f84:	f7fe fb84 	bl	8002690 <HAL_GetTick>
 8003f88:	4602      	mov	r2, r0
 8003f8a:	693b      	ldr	r3, [r7, #16]
 8003f8c:	1ad3      	subs	r3, r2, r3
 8003f8e:	2b64      	cmp	r3, #100	; 0x64
 8003f90:	d901      	bls.n	8003f96 <HAL_RCC_OscConfig+0x11e>
          {
            return HAL_TIMEOUT;
 8003f92:	2303      	movs	r3, #3
 8003f94:	e1ec      	b.n	8004370 <HAL_RCC_OscConfig+0x4f8>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 8003f96:	4b53      	ldr	r3, [pc, #332]	; (80040e4 <HAL_RCC_OscConfig+0x26c>)
 8003f98:	681b      	ldr	r3, [r3, #0]
 8003f9a:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8003f9e:	2b00      	cmp	r3, #0
 8003fa0:	d1f0      	bne.n	8003f84 <HAL_RCC_OscConfig+0x10c>
 8003fa2:	e000      	b.n	8003fa6 <HAL_RCC_OscConfig+0x12e>
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8003fa4:	bf00      	nop
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 8003fa6:	687b      	ldr	r3, [r7, #4]
 8003fa8:	681b      	ldr	r3, [r3, #0]
 8003faa:	f003 0302 	and.w	r3, r3, #2
 8003fae:	2b00      	cmp	r3, #0
 8003fb0:	d063      	beq.n	800407a <HAL_RCC_OscConfig+0x202>
    /* Check the parameters */
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));

    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_HSI)
 8003fb2:	4b4c      	ldr	r3, [pc, #304]	; (80040e4 <HAL_RCC_OscConfig+0x26c>)
 8003fb4:	685b      	ldr	r3, [r3, #4]
 8003fb6:	f003 030c 	and.w	r3, r3, #12
 8003fba:	2b00      	cmp	r3, #0
 8003fbc:	d00b      	beq.n	8003fd6 <HAL_RCC_OscConfig+0x15e>
        || ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (__HAL_RCC_GET_PLL_OSCSOURCE() == RCC_PLLSOURCE_HSI_DIV2)))
 8003fbe:	4b49      	ldr	r3, [pc, #292]	; (80040e4 <HAL_RCC_OscConfig+0x26c>)
 8003fc0:	685b      	ldr	r3, [r3, #4]
 8003fc2:	f003 030c 	and.w	r3, r3, #12
 8003fc6:	2b08      	cmp	r3, #8
 8003fc8:	d11c      	bne.n	8004004 <HAL_RCC_OscConfig+0x18c>
 8003fca:	4b46      	ldr	r3, [pc, #280]	; (80040e4 <HAL_RCC_OscConfig+0x26c>)
 8003fcc:	685b      	ldr	r3, [r3, #4]
 8003fce:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 8003fd2:	2b00      	cmp	r3, #0
 8003fd4:	d116      	bne.n	8004004 <HAL_RCC_OscConfig+0x18c>
    {
      /* When HSI is used as system clock it will not disabled */
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 8003fd6:	4b43      	ldr	r3, [pc, #268]	; (80040e4 <HAL_RCC_OscConfig+0x26c>)
 8003fd8:	681b      	ldr	r3, [r3, #0]
 8003fda:	f003 0302 	and.w	r3, r3, #2
 8003fde:	2b00      	cmp	r3, #0
 8003fe0:	d005      	beq.n	8003fee <HAL_RCC_OscConfig+0x176>
 8003fe2:	687b      	ldr	r3, [r7, #4]
 8003fe4:	691b      	ldr	r3, [r3, #16]
 8003fe6:	2b01      	cmp	r3, #1
 8003fe8:	d001      	beq.n	8003fee <HAL_RCC_OscConfig+0x176>
      {
        return HAL_ERROR;
 8003fea:	2301      	movs	r3, #1
 8003fec:	e1c0      	b.n	8004370 <HAL_RCC_OscConfig+0x4f8>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8003fee:	4b3d      	ldr	r3, [pc, #244]	; (80040e4 <HAL_RCC_OscConfig+0x26c>)
 8003ff0:	681b      	ldr	r3, [r3, #0]
 8003ff2:	f023 02f8 	bic.w	r2, r3, #248	; 0xf8
 8003ff6:	687b      	ldr	r3, [r7, #4]
 8003ff8:	695b      	ldr	r3, [r3, #20]
 8003ffa:	00db      	lsls	r3, r3, #3
 8003ffc:	4939      	ldr	r1, [pc, #228]	; (80040e4 <HAL_RCC_OscConfig+0x26c>)
 8003ffe:	4313      	orrs	r3, r2
 8004000:	600b      	str	r3, [r1, #0]
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 8004002:	e03a      	b.n	800407a <HAL_RCC_OscConfig+0x202>
      }
    }
    else
    {
      /* Check the HSI State */
      if (RCC_OscInitStruct->HSIState != RCC_HSI_OFF)
 8004004:	687b      	ldr	r3, [r7, #4]
 8004006:	691b      	ldr	r3, [r3, #16]
 8004008:	2b00      	cmp	r3, #0
 800400a:	d020      	beq.n	800404e <HAL_RCC_OscConfig+0x1d6>
      {
        /* Enable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_ENABLE();
 800400c:	4b36      	ldr	r3, [pc, #216]	; (80040e8 <HAL_RCC_OscConfig+0x270>)
 800400e:	2201      	movs	r2, #1
 8004010:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8004012:	f7fe fb3d 	bl	8002690 <HAL_GetTick>
 8004016:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8004018:	e008      	b.n	800402c <HAL_RCC_OscConfig+0x1b4>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 800401a:	f7fe fb39 	bl	8002690 <HAL_GetTick>
 800401e:	4602      	mov	r2, r0
 8004020:	693b      	ldr	r3, [r7, #16]
 8004022:	1ad3      	subs	r3, r2, r3
 8004024:	2b02      	cmp	r3, #2
 8004026:	d901      	bls.n	800402c <HAL_RCC_OscConfig+0x1b4>
          {
            return HAL_TIMEOUT;
 8004028:	2303      	movs	r3, #3
 800402a:	e1a1      	b.n	8004370 <HAL_RCC_OscConfig+0x4f8>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 800402c:	4b2d      	ldr	r3, [pc, #180]	; (80040e4 <HAL_RCC_OscConfig+0x26c>)
 800402e:	681b      	ldr	r3, [r3, #0]
 8004030:	f003 0302 	and.w	r3, r3, #2
 8004034:	2b00      	cmp	r3, #0
 8004036:	d0f0      	beq.n	800401a <HAL_RCC_OscConfig+0x1a2>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8004038:	4b2a      	ldr	r3, [pc, #168]	; (80040e4 <HAL_RCC_OscConfig+0x26c>)
 800403a:	681b      	ldr	r3, [r3, #0]
 800403c:	f023 02f8 	bic.w	r2, r3, #248	; 0xf8
 8004040:	687b      	ldr	r3, [r7, #4]
 8004042:	695b      	ldr	r3, [r3, #20]
 8004044:	00db      	lsls	r3, r3, #3
 8004046:	4927      	ldr	r1, [pc, #156]	; (80040e4 <HAL_RCC_OscConfig+0x26c>)
 8004048:	4313      	orrs	r3, r2
 800404a:	600b      	str	r3, [r1, #0]
 800404c:	e015      	b.n	800407a <HAL_RCC_OscConfig+0x202>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 800404e:	4b26      	ldr	r3, [pc, #152]	; (80040e8 <HAL_RCC_OscConfig+0x270>)
 8004050:	2200      	movs	r2, #0
 8004052:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8004054:	f7fe fb1c 	bl	8002690 <HAL_GetTick>
 8004058:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 800405a:	e008      	b.n	800406e <HAL_RCC_OscConfig+0x1f6>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 800405c:	f7fe fb18 	bl	8002690 <HAL_GetTick>
 8004060:	4602      	mov	r2, r0
 8004062:	693b      	ldr	r3, [r7, #16]
 8004064:	1ad3      	subs	r3, r2, r3
 8004066:	2b02      	cmp	r3, #2
 8004068:	d901      	bls.n	800406e <HAL_RCC_OscConfig+0x1f6>
          {
            return HAL_TIMEOUT;
 800406a:	2303      	movs	r3, #3
 800406c:	e180      	b.n	8004370 <HAL_RCC_OscConfig+0x4f8>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 800406e:	4b1d      	ldr	r3, [pc, #116]	; (80040e4 <HAL_RCC_OscConfig+0x26c>)
 8004070:	681b      	ldr	r3, [r3, #0]
 8004072:	f003 0302 	and.w	r3, r3, #2
 8004076:	2b00      	cmp	r3, #0
 8004078:	d1f0      	bne.n	800405c <HAL_RCC_OscConfig+0x1e4>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 800407a:	687b      	ldr	r3, [r7, #4]
 800407c:	681b      	ldr	r3, [r3, #0]
 800407e:	f003 0308 	and.w	r3, r3, #8
 8004082:	2b00      	cmp	r3, #0
 8004084:	d03a      	beq.n	80040fc <HAL_RCC_OscConfig+0x284>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check the LSI State */
    if (RCC_OscInitStruct->LSIState != RCC_LSI_OFF)
 8004086:	687b      	ldr	r3, [r7, #4]
 8004088:	699b      	ldr	r3, [r3, #24]
 800408a:	2b00      	cmp	r3, #0
 800408c:	d019      	beq.n	80040c2 <HAL_RCC_OscConfig+0x24a>
    {
      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 800408e:	4b17      	ldr	r3, [pc, #92]	; (80040ec <HAL_RCC_OscConfig+0x274>)
 8004090:	2201      	movs	r2, #1
 8004092:	601a      	str	r2, [r3, #0]

      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8004094:	f7fe fafc 	bl	8002690 <HAL_GetTick>
 8004098:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 800409a:	e008      	b.n	80040ae <HAL_RCC_OscConfig+0x236>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 800409c:	f7fe faf8 	bl	8002690 <HAL_GetTick>
 80040a0:	4602      	mov	r2, r0
 80040a2:	693b      	ldr	r3, [r7, #16]
 80040a4:	1ad3      	subs	r3, r2, r3
 80040a6:	2b02      	cmp	r3, #2
 80040a8:	d901      	bls.n	80040ae <HAL_RCC_OscConfig+0x236>
        {
          return HAL_TIMEOUT;
 80040aa:	2303      	movs	r3, #3
 80040ac:	e160      	b.n	8004370 <HAL_RCC_OscConfig+0x4f8>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 80040ae:	4b0d      	ldr	r3, [pc, #52]	; (80040e4 <HAL_RCC_OscConfig+0x26c>)
 80040b0:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80040b2:	f003 0302 	and.w	r3, r3, #2
 80040b6:	2b00      	cmp	r3, #0
 80040b8:	d0f0      	beq.n	800409c <HAL_RCC_OscConfig+0x224>
        }
      }
      /*  To have a fully stabilized clock in the specified range, a software delay of 1ms
          should be added.*/
      RCC_Delay(1);
 80040ba:	2001      	movs	r0, #1
 80040bc:	f000 face 	bl	800465c <RCC_Delay>
 80040c0:	e01c      	b.n	80040fc <HAL_RCC_OscConfig+0x284>
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 80040c2:	4b0a      	ldr	r3, [pc, #40]	; (80040ec <HAL_RCC_OscConfig+0x274>)
 80040c4:	2200      	movs	r2, #0
 80040c6:	601a      	str	r2, [r3, #0]

      /* Get Start Tick */
      tickstart = HAL_GetTick();
 80040c8:	f7fe fae2 	bl	8002690 <HAL_GetTick>
 80040cc:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is disabled */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 80040ce:	e00f      	b.n	80040f0 <HAL_RCC_OscConfig+0x278>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 80040d0:	f7fe fade 	bl	8002690 <HAL_GetTick>
 80040d4:	4602      	mov	r2, r0
 80040d6:	693b      	ldr	r3, [r7, #16]
 80040d8:	1ad3      	subs	r3, r2, r3
 80040da:	2b02      	cmp	r3, #2
 80040dc:	d908      	bls.n	80040f0 <HAL_RCC_OscConfig+0x278>
        {
          return HAL_TIMEOUT;
 80040de:	2303      	movs	r3, #3
 80040e0:	e146      	b.n	8004370 <HAL_RCC_OscConfig+0x4f8>
 80040e2:	bf00      	nop
 80040e4:	40021000 	.word	0x40021000
 80040e8:	42420000 	.word	0x42420000
 80040ec:	42420480 	.word	0x42420480
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 80040f0:	4b92      	ldr	r3, [pc, #584]	; (800433c <HAL_RCC_OscConfig+0x4c4>)
 80040f2:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80040f4:	f003 0302 	and.w	r3, r3, #2
 80040f8:	2b00      	cmp	r3, #0
 80040fa:	d1e9      	bne.n	80040d0 <HAL_RCC_OscConfig+0x258>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 80040fc:	687b      	ldr	r3, [r7, #4]
 80040fe:	681b      	ldr	r3, [r3, #0]
 8004100:	f003 0304 	and.w	r3, r3, #4
 8004104:	2b00      	cmp	r3, #0
 8004106:	f000 80a6 	beq.w	8004256 <HAL_RCC_OscConfig+0x3de>
  {
    FlagStatus       pwrclkchanged = RESET;
 800410a:	2300      	movs	r3, #0
 800410c:	75fb      	strb	r3, [r7, #23]
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain of necessary */
    if (__HAL_RCC_PWR_IS_CLK_DISABLED())
 800410e:	4b8b      	ldr	r3, [pc, #556]	; (800433c <HAL_RCC_OscConfig+0x4c4>)
 8004110:	69db      	ldr	r3, [r3, #28]
 8004112:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8004116:	2b00      	cmp	r3, #0
 8004118:	d10d      	bne.n	8004136 <HAL_RCC_OscConfig+0x2be>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 800411a:	4b88      	ldr	r3, [pc, #544]	; (800433c <HAL_RCC_OscConfig+0x4c4>)
 800411c:	69db      	ldr	r3, [r3, #28]
 800411e:	4a87      	ldr	r2, [pc, #540]	; (800433c <HAL_RCC_OscConfig+0x4c4>)
 8004120:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8004124:	61d3      	str	r3, [r2, #28]
 8004126:	4b85      	ldr	r3, [pc, #532]	; (800433c <HAL_RCC_OscConfig+0x4c4>)
 8004128:	69db      	ldr	r3, [r3, #28]
 800412a:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 800412e:	60bb      	str	r3, [r7, #8]
 8004130:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 8004132:	2301      	movs	r3, #1
 8004134:	75fb      	strb	r3, [r7, #23]
    }

    if (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8004136:	4b82      	ldr	r3, [pc, #520]	; (8004340 <HAL_RCC_OscConfig+0x4c8>)
 8004138:	681b      	ldr	r3, [r3, #0]
 800413a:	f403 7380 	and.w	r3, r3, #256	; 0x100
 800413e:	2b00      	cmp	r3, #0
 8004140:	d118      	bne.n	8004174 <HAL_RCC_OscConfig+0x2fc>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR, PWR_CR_DBP);
 8004142:	4b7f      	ldr	r3, [pc, #508]	; (8004340 <HAL_RCC_OscConfig+0x4c8>)
 8004144:	681b      	ldr	r3, [r3, #0]
 8004146:	4a7e      	ldr	r2, [pc, #504]	; (8004340 <HAL_RCC_OscConfig+0x4c8>)
 8004148:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 800414c:	6013      	str	r3, [r2, #0]

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 800414e:	f7fe fa9f 	bl	8002690 <HAL_GetTick>
 8004152:	6138      	str	r0, [r7, #16]

      while (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8004154:	e008      	b.n	8004168 <HAL_RCC_OscConfig+0x2f0>
      {
        if ((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8004156:	f7fe fa9b 	bl	8002690 <HAL_GetTick>
 800415a:	4602      	mov	r2, r0
 800415c:	693b      	ldr	r3, [r7, #16]
 800415e:	1ad3      	subs	r3, r2, r3
 8004160:	2b64      	cmp	r3, #100	; 0x64
 8004162:	d901      	bls.n	8004168 <HAL_RCC_OscConfig+0x2f0>
        {
          return HAL_TIMEOUT;
 8004164:	2303      	movs	r3, #3
 8004166:	e103      	b.n	8004370 <HAL_RCC_OscConfig+0x4f8>
      while (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8004168:	4b75      	ldr	r3, [pc, #468]	; (8004340 <HAL_RCC_OscConfig+0x4c8>)
 800416a:	681b      	ldr	r3, [r3, #0]
 800416c:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8004170:	2b00      	cmp	r3, #0
 8004172:	d0f0      	beq.n	8004156 <HAL_RCC_OscConfig+0x2de>
        }
      }
    }

    /* Set the new LSE configuration -----------------------------------------*/
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 8004174:	687b      	ldr	r3, [r7, #4]
 8004176:	68db      	ldr	r3, [r3, #12]
 8004178:	2b01      	cmp	r3, #1
 800417a:	d106      	bne.n	800418a <HAL_RCC_OscConfig+0x312>
 800417c:	4b6f      	ldr	r3, [pc, #444]	; (800433c <HAL_RCC_OscConfig+0x4c4>)
 800417e:	6a1b      	ldr	r3, [r3, #32]
 8004180:	4a6e      	ldr	r2, [pc, #440]	; (800433c <HAL_RCC_OscConfig+0x4c4>)
 8004182:	f043 0301 	orr.w	r3, r3, #1
 8004186:	6213      	str	r3, [r2, #32]
 8004188:	e02d      	b.n	80041e6 <HAL_RCC_OscConfig+0x36e>
 800418a:	687b      	ldr	r3, [r7, #4]
 800418c:	68db      	ldr	r3, [r3, #12]
 800418e:	2b00      	cmp	r3, #0
 8004190:	d10c      	bne.n	80041ac <HAL_RCC_OscConfig+0x334>
 8004192:	4b6a      	ldr	r3, [pc, #424]	; (800433c <HAL_RCC_OscConfig+0x4c4>)
 8004194:	6a1b      	ldr	r3, [r3, #32]
 8004196:	4a69      	ldr	r2, [pc, #420]	; (800433c <HAL_RCC_OscConfig+0x4c4>)
 8004198:	f023 0301 	bic.w	r3, r3, #1
 800419c:	6213      	str	r3, [r2, #32]
 800419e:	4b67      	ldr	r3, [pc, #412]	; (800433c <HAL_RCC_OscConfig+0x4c4>)
 80041a0:	6a1b      	ldr	r3, [r3, #32]
 80041a2:	4a66      	ldr	r2, [pc, #408]	; (800433c <HAL_RCC_OscConfig+0x4c4>)
 80041a4:	f023 0304 	bic.w	r3, r3, #4
 80041a8:	6213      	str	r3, [r2, #32]
 80041aa:	e01c      	b.n	80041e6 <HAL_RCC_OscConfig+0x36e>
 80041ac:	687b      	ldr	r3, [r7, #4]
 80041ae:	68db      	ldr	r3, [r3, #12]
 80041b0:	2b05      	cmp	r3, #5
 80041b2:	d10c      	bne.n	80041ce <HAL_RCC_OscConfig+0x356>
 80041b4:	4b61      	ldr	r3, [pc, #388]	; (800433c <HAL_RCC_OscConfig+0x4c4>)
 80041b6:	6a1b      	ldr	r3, [r3, #32]
 80041b8:	4a60      	ldr	r2, [pc, #384]	; (800433c <HAL_RCC_OscConfig+0x4c4>)
 80041ba:	f043 0304 	orr.w	r3, r3, #4
 80041be:	6213      	str	r3, [r2, #32]
 80041c0:	4b5e      	ldr	r3, [pc, #376]	; (800433c <HAL_RCC_OscConfig+0x4c4>)
 80041c2:	6a1b      	ldr	r3, [r3, #32]
 80041c4:	4a5d      	ldr	r2, [pc, #372]	; (800433c <HAL_RCC_OscConfig+0x4c4>)
 80041c6:	f043 0301 	orr.w	r3, r3, #1
 80041ca:	6213      	str	r3, [r2, #32]
 80041cc:	e00b      	b.n	80041e6 <HAL_RCC_OscConfig+0x36e>
 80041ce:	4b5b      	ldr	r3, [pc, #364]	; (800433c <HAL_RCC_OscConfig+0x4c4>)
 80041d0:	6a1b      	ldr	r3, [r3, #32]
 80041d2:	4a5a      	ldr	r2, [pc, #360]	; (800433c <HAL_RCC_OscConfig+0x4c4>)
 80041d4:	f023 0301 	bic.w	r3, r3, #1
 80041d8:	6213      	str	r3, [r2, #32]
 80041da:	4b58      	ldr	r3, [pc, #352]	; (800433c <HAL_RCC_OscConfig+0x4c4>)
 80041dc:	6a1b      	ldr	r3, [r3, #32]
 80041de:	4a57      	ldr	r2, [pc, #348]	; (800433c <HAL_RCC_OscConfig+0x4c4>)
 80041e0:	f023 0304 	bic.w	r3, r3, #4
 80041e4:	6213      	str	r3, [r2, #32]
    /* Check the LSE State */
    if (RCC_OscInitStruct->LSEState != RCC_LSE_OFF)
 80041e6:	687b      	ldr	r3, [r7, #4]
 80041e8:	68db      	ldr	r3, [r3, #12]
 80041ea:	2b00      	cmp	r3, #0
 80041ec:	d015      	beq.n	800421a <HAL_RCC_OscConfig+0x3a2>
    {
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 80041ee:	f7fe fa4f 	bl	8002690 <HAL_GetTick>
 80041f2:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 80041f4:	e00a      	b.n	800420c <HAL_RCC_OscConfig+0x394>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 80041f6:	f7fe fa4b 	bl	8002690 <HAL_GetTick>
 80041fa:	4602      	mov	r2, r0
 80041fc:	693b      	ldr	r3, [r7, #16]
 80041fe:	1ad3      	subs	r3, r2, r3
 8004200:	f241 3288 	movw	r2, #5000	; 0x1388
 8004204:	4293      	cmp	r3, r2
 8004206:	d901      	bls.n	800420c <HAL_RCC_OscConfig+0x394>
        {
          return HAL_TIMEOUT;
 8004208:	2303      	movs	r3, #3
 800420a:	e0b1      	b.n	8004370 <HAL_RCC_OscConfig+0x4f8>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 800420c:	4b4b      	ldr	r3, [pc, #300]	; (800433c <HAL_RCC_OscConfig+0x4c4>)
 800420e:	6a1b      	ldr	r3, [r3, #32]
 8004210:	f003 0302 	and.w	r3, r3, #2
 8004214:	2b00      	cmp	r3, #0
 8004216:	d0ee      	beq.n	80041f6 <HAL_RCC_OscConfig+0x37e>
 8004218:	e014      	b.n	8004244 <HAL_RCC_OscConfig+0x3cc>
      }
    }
    else
    {
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 800421a:	f7fe fa39 	bl	8002690 <HAL_GetTick>
 800421e:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is disabled */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 8004220:	e00a      	b.n	8004238 <HAL_RCC_OscConfig+0x3c0>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8004222:	f7fe fa35 	bl	8002690 <HAL_GetTick>
 8004226:	4602      	mov	r2, r0
 8004228:	693b      	ldr	r3, [r7, #16]
 800422a:	1ad3      	subs	r3, r2, r3
 800422c:	f241 3288 	movw	r2, #5000	; 0x1388
 8004230:	4293      	cmp	r3, r2
 8004232:	d901      	bls.n	8004238 <HAL_RCC_OscConfig+0x3c0>
        {
          return HAL_TIMEOUT;
 8004234:	2303      	movs	r3, #3
 8004236:	e09b      	b.n	8004370 <HAL_RCC_OscConfig+0x4f8>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 8004238:	4b40      	ldr	r3, [pc, #256]	; (800433c <HAL_RCC_OscConfig+0x4c4>)
 800423a:	6a1b      	ldr	r3, [r3, #32]
 800423c:	f003 0302 	and.w	r3, r3, #2
 8004240:	2b00      	cmp	r3, #0
 8004242:	d1ee      	bne.n	8004222 <HAL_RCC_OscConfig+0x3aa>
        }
      }
    }

    /* Require to disable power clock if necessary */
    if (pwrclkchanged == SET)
 8004244:	7dfb      	ldrb	r3, [r7, #23]
 8004246:	2b01      	cmp	r3, #1
 8004248:	d105      	bne.n	8004256 <HAL_RCC_OscConfig+0x3de>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 800424a:	4b3c      	ldr	r3, [pc, #240]	; (800433c <HAL_RCC_OscConfig+0x4c4>)
 800424c:	69db      	ldr	r3, [r3, #28]
 800424e:	4a3b      	ldr	r2, [pc, #236]	; (800433c <HAL_RCC_OscConfig+0x4c4>)
 8004250:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 8004254:	61d3      	str	r3, [r2, #28]

#endif /* RCC_CR_PLL2ON */
  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));
  if ((RCC_OscInitStruct->PLL.PLLState) != RCC_PLL_NONE)
 8004256:	687b      	ldr	r3, [r7, #4]
 8004258:	69db      	ldr	r3, [r3, #28]
 800425a:	2b00      	cmp	r3, #0
 800425c:	f000 8087 	beq.w	800436e <HAL_RCC_OscConfig+0x4f6>
  {
    /* Check if the PLL is used as system clock or not */
    if (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_PLLCLK)
 8004260:	4b36      	ldr	r3, [pc, #216]	; (800433c <HAL_RCC_OscConfig+0x4c4>)
 8004262:	685b      	ldr	r3, [r3, #4]
 8004264:	f003 030c 	and.w	r3, r3, #12
 8004268:	2b08      	cmp	r3, #8
 800426a:	d061      	beq.n	8004330 <HAL_RCC_OscConfig+0x4b8>
    {
      if ((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_ON)
 800426c:	687b      	ldr	r3, [r7, #4]
 800426e:	69db      	ldr	r3, [r3, #28]
 8004270:	2b02      	cmp	r3, #2
 8004272:	d146      	bne.n	8004302 <HAL_RCC_OscConfig+0x48a>
        /* Check the parameters */
        assert_param(IS_RCC_PLLSOURCE(RCC_OscInitStruct->PLL.PLLSource));
        assert_param(IS_RCC_PLL_MUL(RCC_OscInitStruct->PLL.PLLMUL));

        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8004274:	4b33      	ldr	r3, [pc, #204]	; (8004344 <HAL_RCC_OscConfig+0x4cc>)
 8004276:	2200      	movs	r2, #0
 8004278:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 800427a:	f7fe fa09 	bl	8002690 <HAL_GetTick>
 800427e:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 8004280:	e008      	b.n	8004294 <HAL_RCC_OscConfig+0x41c>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8004282:	f7fe fa05 	bl	8002690 <HAL_GetTick>
 8004286:	4602      	mov	r2, r0
 8004288:	693b      	ldr	r3, [r7, #16]
 800428a:	1ad3      	subs	r3, r2, r3
 800428c:	2b02      	cmp	r3, #2
 800428e:	d901      	bls.n	8004294 <HAL_RCC_OscConfig+0x41c>
          {
            return HAL_TIMEOUT;
 8004290:	2303      	movs	r3, #3
 8004292:	e06d      	b.n	8004370 <HAL_RCC_OscConfig+0x4f8>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 8004294:	4b29      	ldr	r3, [pc, #164]	; (800433c <HAL_RCC_OscConfig+0x4c4>)
 8004296:	681b      	ldr	r3, [r3, #0]
 8004298:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 800429c:	2b00      	cmp	r3, #0
 800429e:	d1f0      	bne.n	8004282 <HAL_RCC_OscConfig+0x40a>
          }
        }

        /* Configure the HSE prediv factor --------------------------------*/
        /* It can be written only when the PLL is disabled. Not used in PLL source is different than HSE */
        if (RCC_OscInitStruct->PLL.PLLSource == RCC_PLLSOURCE_HSE)
 80042a0:	687b      	ldr	r3, [r7, #4]
 80042a2:	6a1b      	ldr	r3, [r3, #32]
 80042a4:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 80042a8:	d108      	bne.n	80042bc <HAL_RCC_OscConfig+0x444>
          /* Set PREDIV1 source */
          SET_BIT(RCC->CFGR2, RCC_OscInitStruct->Prediv1Source);
#endif /* RCC_CFGR2_PREDIV1SRC */

          /* Set PREDIV1 Value */
          __HAL_RCC_HSE_PREDIV_CONFIG(RCC_OscInitStruct->HSEPredivValue);
 80042aa:	4b24      	ldr	r3, [pc, #144]	; (800433c <HAL_RCC_OscConfig+0x4c4>)
 80042ac:	685b      	ldr	r3, [r3, #4]
 80042ae:	f423 3200 	bic.w	r2, r3, #131072	; 0x20000
 80042b2:	687b      	ldr	r3, [r7, #4]
 80042b4:	689b      	ldr	r3, [r3, #8]
 80042b6:	4921      	ldr	r1, [pc, #132]	; (800433c <HAL_RCC_OscConfig+0x4c4>)
 80042b8:	4313      	orrs	r3, r2
 80042ba:	604b      	str	r3, [r1, #4]
        }

        /* Configure the main PLL clock source and multiplication factors. */
        __HAL_RCC_PLL_CONFIG(RCC_OscInitStruct->PLL.PLLSource,
 80042bc:	4b1f      	ldr	r3, [pc, #124]	; (800433c <HAL_RCC_OscConfig+0x4c4>)
 80042be:	685b      	ldr	r3, [r3, #4]
 80042c0:	f423 1274 	bic.w	r2, r3, #3997696	; 0x3d0000
 80042c4:	687b      	ldr	r3, [r7, #4]
 80042c6:	6a19      	ldr	r1, [r3, #32]
 80042c8:	687b      	ldr	r3, [r7, #4]
 80042ca:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80042cc:	430b      	orrs	r3, r1
 80042ce:	491b      	ldr	r1, [pc, #108]	; (800433c <HAL_RCC_OscConfig+0x4c4>)
 80042d0:	4313      	orrs	r3, r2
 80042d2:	604b      	str	r3, [r1, #4]
                             RCC_OscInitStruct->PLL.PLLMUL);
        /* Enable the main PLL. */
        __HAL_RCC_PLL_ENABLE();
 80042d4:	4b1b      	ldr	r3, [pc, #108]	; (8004344 <HAL_RCC_OscConfig+0x4cc>)
 80042d6:	2201      	movs	r2, #1
 80042d8:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 80042da:	f7fe f9d9 	bl	8002690 <HAL_GetTick>
 80042de:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  == RESET)
 80042e0:	e008      	b.n	80042f4 <HAL_RCC_OscConfig+0x47c>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 80042e2:	f7fe f9d5 	bl	8002690 <HAL_GetTick>
 80042e6:	4602      	mov	r2, r0
 80042e8:	693b      	ldr	r3, [r7, #16]
 80042ea:	1ad3      	subs	r3, r2, r3
 80042ec:	2b02      	cmp	r3, #2
 80042ee:	d901      	bls.n	80042f4 <HAL_RCC_OscConfig+0x47c>
          {
            return HAL_TIMEOUT;
 80042f0:	2303      	movs	r3, #3
 80042f2:	e03d      	b.n	8004370 <HAL_RCC_OscConfig+0x4f8>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  == RESET)
 80042f4:	4b11      	ldr	r3, [pc, #68]	; (800433c <HAL_RCC_OscConfig+0x4c4>)
 80042f6:	681b      	ldr	r3, [r3, #0]
 80042f8:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 80042fc:	2b00      	cmp	r3, #0
 80042fe:	d0f0      	beq.n	80042e2 <HAL_RCC_OscConfig+0x46a>
 8004300:	e035      	b.n	800436e <HAL_RCC_OscConfig+0x4f6>
        }
      }
      else
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8004302:	4b10      	ldr	r3, [pc, #64]	; (8004344 <HAL_RCC_OscConfig+0x4cc>)
 8004304:	2200      	movs	r2, #0
 8004306:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8004308:	f7fe f9c2 	bl	8002690 <HAL_GetTick>
 800430c:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 800430e:	e008      	b.n	8004322 <HAL_RCC_OscConfig+0x4aa>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8004310:	f7fe f9be 	bl	8002690 <HAL_GetTick>
 8004314:	4602      	mov	r2, r0
 8004316:	693b      	ldr	r3, [r7, #16]
 8004318:	1ad3      	subs	r3, r2, r3
 800431a:	2b02      	cmp	r3, #2
 800431c:	d901      	bls.n	8004322 <HAL_RCC_OscConfig+0x4aa>
          {
            return HAL_TIMEOUT;
 800431e:	2303      	movs	r3, #3
 8004320:	e026      	b.n	8004370 <HAL_RCC_OscConfig+0x4f8>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 8004322:	4b06      	ldr	r3, [pc, #24]	; (800433c <HAL_RCC_OscConfig+0x4c4>)
 8004324:	681b      	ldr	r3, [r3, #0]
 8004326:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 800432a:	2b00      	cmp	r3, #0
 800432c:	d1f0      	bne.n	8004310 <HAL_RCC_OscConfig+0x498>
 800432e:	e01e      	b.n	800436e <HAL_RCC_OscConfig+0x4f6>
      }
    }
    else
    {
      /* Check if there is a request to disable the PLL used as System clock source */
      if ((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF)
 8004330:	687b      	ldr	r3, [r7, #4]
 8004332:	69db      	ldr	r3, [r3, #28]
 8004334:	2b01      	cmp	r3, #1
 8004336:	d107      	bne.n	8004348 <HAL_RCC_OscConfig+0x4d0>
      {
        return HAL_ERROR;
 8004338:	2301      	movs	r3, #1
 800433a:	e019      	b.n	8004370 <HAL_RCC_OscConfig+0x4f8>
 800433c:	40021000 	.word	0x40021000
 8004340:	40007000 	.word	0x40007000
 8004344:	42420060 	.word	0x42420060
      }
      else
      {
        /* Do not return HAL_ERROR if request repeats the current configuration */
        pll_config = RCC->CFGR;
 8004348:	4b0b      	ldr	r3, [pc, #44]	; (8004378 <HAL_RCC_OscConfig+0x500>)
 800434a:	685b      	ldr	r3, [r3, #4]
 800434c:	60fb      	str	r3, [r7, #12]
        if ((READ_BIT(pll_config, RCC_CFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 800434e:	68fb      	ldr	r3, [r7, #12]
 8004350:	f403 3280 	and.w	r2, r3, #65536	; 0x10000
 8004354:	687b      	ldr	r3, [r7, #4]
 8004356:	6a1b      	ldr	r3, [r3, #32]
 8004358:	429a      	cmp	r2, r3
 800435a:	d106      	bne.n	800436a <HAL_RCC_OscConfig+0x4f2>
            (READ_BIT(pll_config, RCC_CFGR_PLLMULL) != RCC_OscInitStruct->PLL.PLLMUL))
 800435c:	68fb      	ldr	r3, [r7, #12]
 800435e:	f403 1270 	and.w	r2, r3, #3932160	; 0x3c0000
 8004362:	687b      	ldr	r3, [r7, #4]
 8004364:	6a5b      	ldr	r3, [r3, #36]	; 0x24
        if ((READ_BIT(pll_config, RCC_CFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 8004366:	429a      	cmp	r2, r3
 8004368:	d001      	beq.n	800436e <HAL_RCC_OscConfig+0x4f6>
        {
          return HAL_ERROR;
 800436a:	2301      	movs	r3, #1
 800436c:	e000      	b.n	8004370 <HAL_RCC_OscConfig+0x4f8>
        }
      }
    }
  }

  return HAL_OK;
 800436e:	2300      	movs	r3, #0
}
 8004370:	4618      	mov	r0, r3
 8004372:	3718      	adds	r7, #24
 8004374:	46bd      	mov	sp, r7
 8004376:	bd80      	pop	{r7, pc}
 8004378:	40021000 	.word	0x40021000

0800437c <HAL_RCC_ClockConfig>:
  *         You can use @ref HAL_RCC_GetClockConfig() function to know which clock is
  *         currently used as system clock source.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 800437c:	b580      	push	{r7, lr}
 800437e:	b084      	sub	sp, #16
 8004380:	af00      	add	r7, sp, #0
 8004382:	6078      	str	r0, [r7, #4]
 8004384:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;

  /* Check Null pointer */
  if (RCC_ClkInitStruct == NULL)
 8004386:	687b      	ldr	r3, [r7, #4]
 8004388:	2b00      	cmp	r3, #0
 800438a:	d101      	bne.n	8004390 <HAL_RCC_ClockConfig+0x14>
  {
    return HAL_ERROR;
 800438c:	2301      	movs	r3, #1
 800438e:	e0d0      	b.n	8004532 <HAL_RCC_ClockConfig+0x1b6>
  must be correctly programmed according to the frequency of the CPU clock
    (HCLK) of the device. */

#if defined(FLASH_ACR_LATENCY)
  /* Increasing the number of wait states because of higher CPU frequency */
  if (FLatency > __HAL_FLASH_GET_LATENCY())
 8004390:	4b6a      	ldr	r3, [pc, #424]	; (800453c <HAL_RCC_ClockConfig+0x1c0>)
 8004392:	681b      	ldr	r3, [r3, #0]
 8004394:	f003 0307 	and.w	r3, r3, #7
 8004398:	683a      	ldr	r2, [r7, #0]
 800439a:	429a      	cmp	r2, r3
 800439c:	d910      	bls.n	80043c0 <HAL_RCC_ClockConfig+0x44>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 800439e:	4b67      	ldr	r3, [pc, #412]	; (800453c <HAL_RCC_ClockConfig+0x1c0>)
 80043a0:	681b      	ldr	r3, [r3, #0]
 80043a2:	f023 0207 	bic.w	r2, r3, #7
 80043a6:	4965      	ldr	r1, [pc, #404]	; (800453c <HAL_RCC_ClockConfig+0x1c0>)
 80043a8:	683b      	ldr	r3, [r7, #0]
 80043aa:	4313      	orrs	r3, r2
 80043ac:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 80043ae:	4b63      	ldr	r3, [pc, #396]	; (800453c <HAL_RCC_ClockConfig+0x1c0>)
 80043b0:	681b      	ldr	r3, [r3, #0]
 80043b2:	f003 0307 	and.w	r3, r3, #7
 80043b6:	683a      	ldr	r2, [r7, #0]
 80043b8:	429a      	cmp	r2, r3
 80043ba:	d001      	beq.n	80043c0 <HAL_RCC_ClockConfig+0x44>
  {
    return HAL_ERROR;
 80043bc:	2301      	movs	r3, #1
 80043be:	e0b8      	b.n	8004532 <HAL_RCC_ClockConfig+0x1b6>
  }
}

#endif /* FLASH_ACR_LATENCY */
/*-------------------------- HCLK Configuration --------------------------*/
if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 80043c0:	687b      	ldr	r3, [r7, #4]
 80043c2:	681b      	ldr	r3, [r3, #0]
 80043c4:	f003 0302 	and.w	r3, r3, #2
 80043c8:	2b00      	cmp	r3, #0
 80043ca:	d020      	beq.n	800440e <HAL_RCC_ClockConfig+0x92>
  {
    /* Set the highest APBx dividers in order to ensure that we do not go through
    a non-spec phase whatever we decrease or increase HCLK. */
    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 80043cc:	687b      	ldr	r3, [r7, #4]
 80043ce:	681b      	ldr	r3, [r3, #0]
 80043d0:	f003 0304 	and.w	r3, r3, #4
 80043d4:	2b00      	cmp	r3, #0
 80043d6:	d005      	beq.n	80043e4 <HAL_RCC_ClockConfig+0x68>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_HCLK_DIV16);
 80043d8:	4b59      	ldr	r3, [pc, #356]	; (8004540 <HAL_RCC_ClockConfig+0x1c4>)
 80043da:	685b      	ldr	r3, [r3, #4]
 80043dc:	4a58      	ldr	r2, [pc, #352]	; (8004540 <HAL_RCC_ClockConfig+0x1c4>)
 80043de:	f443 63e0 	orr.w	r3, r3, #1792	; 0x700
 80043e2:	6053      	str	r3, [r2, #4]
    }

    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 80043e4:	687b      	ldr	r3, [r7, #4]
 80043e6:	681b      	ldr	r3, [r3, #0]
 80043e8:	f003 0308 	and.w	r3, r3, #8
 80043ec:	2b00      	cmp	r3, #0
 80043ee:	d005      	beq.n	80043fc <HAL_RCC_ClockConfig+0x80>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, (RCC_HCLK_DIV16 << 3));
 80043f0:	4b53      	ldr	r3, [pc, #332]	; (8004540 <HAL_RCC_ClockConfig+0x1c4>)
 80043f2:	685b      	ldr	r3, [r3, #4]
 80043f4:	4a52      	ldr	r2, [pc, #328]	; (8004540 <HAL_RCC_ClockConfig+0x1c4>)
 80043f6:	f443 5360 	orr.w	r3, r3, #14336	; 0x3800
 80043fa:	6053      	str	r3, [r2, #4]
    }

    /* Set the new HCLK clock divider */
    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 80043fc:	4b50      	ldr	r3, [pc, #320]	; (8004540 <HAL_RCC_ClockConfig+0x1c4>)
 80043fe:	685b      	ldr	r3, [r3, #4]
 8004400:	f023 02f0 	bic.w	r2, r3, #240	; 0xf0
 8004404:	687b      	ldr	r3, [r7, #4]
 8004406:	689b      	ldr	r3, [r3, #8]
 8004408:	494d      	ldr	r1, [pc, #308]	; (8004540 <HAL_RCC_ClockConfig+0x1c4>)
 800440a:	4313      	orrs	r3, r2
 800440c:	604b      	str	r3, [r1, #4]
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 800440e:	687b      	ldr	r3, [r7, #4]
 8004410:	681b      	ldr	r3, [r3, #0]
 8004412:	f003 0301 	and.w	r3, r3, #1
 8004416:	2b00      	cmp	r3, #0
 8004418:	d040      	beq.n	800449c <HAL_RCC_ClockConfig+0x120>
  {
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));

    /* HSE is selected as System Clock Source */
    if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 800441a:	687b      	ldr	r3, [r7, #4]
 800441c:	685b      	ldr	r3, [r3, #4]
 800441e:	2b01      	cmp	r3, #1
 8004420:	d107      	bne.n	8004432 <HAL_RCC_ClockConfig+0xb6>
    {
      /* Check the HSE ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8004422:	4b47      	ldr	r3, [pc, #284]	; (8004540 <HAL_RCC_ClockConfig+0x1c4>)
 8004424:	681b      	ldr	r3, [r3, #0]
 8004426:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 800442a:	2b00      	cmp	r3, #0
 800442c:	d115      	bne.n	800445a <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 800442e:	2301      	movs	r3, #1
 8004430:	e07f      	b.n	8004532 <HAL_RCC_ClockConfig+0x1b6>
      }
    }
    /* PLL is selected as System Clock Source */
    else if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)
 8004432:	687b      	ldr	r3, [r7, #4]
 8004434:	685b      	ldr	r3, [r3, #4]
 8004436:	2b02      	cmp	r3, #2
 8004438:	d107      	bne.n	800444a <HAL_RCC_ClockConfig+0xce>
    {
      /* Check the PLL ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 800443a:	4b41      	ldr	r3, [pc, #260]	; (8004540 <HAL_RCC_ClockConfig+0x1c4>)
 800443c:	681b      	ldr	r3, [r3, #0]
 800443e:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8004442:	2b00      	cmp	r3, #0
 8004444:	d109      	bne.n	800445a <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 8004446:	2301      	movs	r3, #1
 8004448:	e073      	b.n	8004532 <HAL_RCC_ClockConfig+0x1b6>
    }
    /* HSI is selected as System Clock Source */
    else
    {
      /* Check the HSI ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 800444a:	4b3d      	ldr	r3, [pc, #244]	; (8004540 <HAL_RCC_ClockConfig+0x1c4>)
 800444c:	681b      	ldr	r3, [r3, #0]
 800444e:	f003 0302 	and.w	r3, r3, #2
 8004452:	2b00      	cmp	r3, #0
 8004454:	d101      	bne.n	800445a <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 8004456:	2301      	movs	r3, #1
 8004458:	e06b      	b.n	8004532 <HAL_RCC_ClockConfig+0x1b6>
      }
    }
    __HAL_RCC_SYSCLK_CONFIG(RCC_ClkInitStruct->SYSCLKSource);
 800445a:	4b39      	ldr	r3, [pc, #228]	; (8004540 <HAL_RCC_ClockConfig+0x1c4>)
 800445c:	685b      	ldr	r3, [r3, #4]
 800445e:	f023 0203 	bic.w	r2, r3, #3
 8004462:	687b      	ldr	r3, [r7, #4]
 8004464:	685b      	ldr	r3, [r3, #4]
 8004466:	4936      	ldr	r1, [pc, #216]	; (8004540 <HAL_RCC_ClockConfig+0x1c4>)
 8004468:	4313      	orrs	r3, r2
 800446a:	604b      	str	r3, [r1, #4]

    /* Get Start Tick */
    tickstart = HAL_GetTick();
 800446c:	f7fe f910 	bl	8002690 <HAL_GetTick>
 8004470:	60f8      	str	r0, [r7, #12]

    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8004472:	e00a      	b.n	800448a <HAL_RCC_ClockConfig+0x10e>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 8004474:	f7fe f90c 	bl	8002690 <HAL_GetTick>
 8004478:	4602      	mov	r2, r0
 800447a:	68fb      	ldr	r3, [r7, #12]
 800447c:	1ad3      	subs	r3, r2, r3
 800447e:	f241 3288 	movw	r2, #5000	; 0x1388
 8004482:	4293      	cmp	r3, r2
 8004484:	d901      	bls.n	800448a <HAL_RCC_ClockConfig+0x10e>
      {
        return HAL_TIMEOUT;
 8004486:	2303      	movs	r3, #3
 8004488:	e053      	b.n	8004532 <HAL_RCC_ClockConfig+0x1b6>
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 800448a:	4b2d      	ldr	r3, [pc, #180]	; (8004540 <HAL_RCC_ClockConfig+0x1c4>)
 800448c:	685b      	ldr	r3, [r3, #4]
 800448e:	f003 020c 	and.w	r2, r3, #12
 8004492:	687b      	ldr	r3, [r7, #4]
 8004494:	685b      	ldr	r3, [r3, #4]
 8004496:	009b      	lsls	r3, r3, #2
 8004498:	429a      	cmp	r2, r3
 800449a:	d1eb      	bne.n	8004474 <HAL_RCC_ClockConfig+0xf8>
    }
  }

#if defined(FLASH_ACR_LATENCY)
  /* Decreasing the number of wait states because of lower CPU frequency */
  if (FLatency < __HAL_FLASH_GET_LATENCY())
 800449c:	4b27      	ldr	r3, [pc, #156]	; (800453c <HAL_RCC_ClockConfig+0x1c0>)
 800449e:	681b      	ldr	r3, [r3, #0]
 80044a0:	f003 0307 	and.w	r3, r3, #7
 80044a4:	683a      	ldr	r2, [r7, #0]
 80044a6:	429a      	cmp	r2, r3
 80044a8:	d210      	bcs.n	80044cc <HAL_RCC_ClockConfig+0x150>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 80044aa:	4b24      	ldr	r3, [pc, #144]	; (800453c <HAL_RCC_ClockConfig+0x1c0>)
 80044ac:	681b      	ldr	r3, [r3, #0]
 80044ae:	f023 0207 	bic.w	r2, r3, #7
 80044b2:	4922      	ldr	r1, [pc, #136]	; (800453c <HAL_RCC_ClockConfig+0x1c0>)
 80044b4:	683b      	ldr	r3, [r7, #0]
 80044b6:	4313      	orrs	r3, r2
 80044b8:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 80044ba:	4b20      	ldr	r3, [pc, #128]	; (800453c <HAL_RCC_ClockConfig+0x1c0>)
 80044bc:	681b      	ldr	r3, [r3, #0]
 80044be:	f003 0307 	and.w	r3, r3, #7
 80044c2:	683a      	ldr	r2, [r7, #0]
 80044c4:	429a      	cmp	r2, r3
 80044c6:	d001      	beq.n	80044cc <HAL_RCC_ClockConfig+0x150>
  {
    return HAL_ERROR;
 80044c8:	2301      	movs	r3, #1
 80044ca:	e032      	b.n	8004532 <HAL_RCC_ClockConfig+0x1b6>
  }
}
#endif /* FLASH_ACR_LATENCY */

/*-------------------------- PCLK1 Configuration ---------------------------*/
if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 80044cc:	687b      	ldr	r3, [r7, #4]
 80044ce:	681b      	ldr	r3, [r3, #0]
 80044d0:	f003 0304 	and.w	r3, r3, #4
 80044d4:	2b00      	cmp	r3, #0
 80044d6:	d008      	beq.n	80044ea <HAL_RCC_ClockConfig+0x16e>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 80044d8:	4b19      	ldr	r3, [pc, #100]	; (8004540 <HAL_RCC_ClockConfig+0x1c4>)
 80044da:	685b      	ldr	r3, [r3, #4]
 80044dc:	f423 62e0 	bic.w	r2, r3, #1792	; 0x700
 80044e0:	687b      	ldr	r3, [r7, #4]
 80044e2:	68db      	ldr	r3, [r3, #12]
 80044e4:	4916      	ldr	r1, [pc, #88]	; (8004540 <HAL_RCC_ClockConfig+0x1c4>)
 80044e6:	4313      	orrs	r3, r2
 80044e8:	604b      	str	r3, [r1, #4]
  }

  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 80044ea:	687b      	ldr	r3, [r7, #4]
 80044ec:	681b      	ldr	r3, [r3, #0]
 80044ee:	f003 0308 	and.w	r3, r3, #8
 80044f2:	2b00      	cmp	r3, #0
 80044f4:	d009      	beq.n	800450a <HAL_RCC_ClockConfig+0x18e>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB2CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3));
 80044f6:	4b12      	ldr	r3, [pc, #72]	; (8004540 <HAL_RCC_ClockConfig+0x1c4>)
 80044f8:	685b      	ldr	r3, [r3, #4]
 80044fa:	f423 5260 	bic.w	r2, r3, #14336	; 0x3800
 80044fe:	687b      	ldr	r3, [r7, #4]
 8004500:	691b      	ldr	r3, [r3, #16]
 8004502:	00db      	lsls	r3, r3, #3
 8004504:	490e      	ldr	r1, [pc, #56]	; (8004540 <HAL_RCC_ClockConfig+0x1c4>)
 8004506:	4313      	orrs	r3, r2
 8004508:	604b      	str	r3, [r1, #4]
  }

  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> AHBPrescTable[(RCC->CFGR & RCC_CFGR_HPRE) >> RCC_CFGR_HPRE_Pos];
 800450a:	f000 f821 	bl	8004550 <HAL_RCC_GetSysClockFreq>
 800450e:	4602      	mov	r2, r0
 8004510:	4b0b      	ldr	r3, [pc, #44]	; (8004540 <HAL_RCC_ClockConfig+0x1c4>)
 8004512:	685b      	ldr	r3, [r3, #4]
 8004514:	091b      	lsrs	r3, r3, #4
 8004516:	f003 030f 	and.w	r3, r3, #15
 800451a:	490a      	ldr	r1, [pc, #40]	; (8004544 <HAL_RCC_ClockConfig+0x1c8>)
 800451c:	5ccb      	ldrb	r3, [r1, r3]
 800451e:	fa22 f303 	lsr.w	r3, r2, r3
 8004522:	4a09      	ldr	r2, [pc, #36]	; (8004548 <HAL_RCC_ClockConfig+0x1cc>)
 8004524:	6013      	str	r3, [r2, #0]

  /* Configure the source of time base considering new system clocks settings*/
  HAL_InitTick(uwTickPrio);
 8004526:	4b09      	ldr	r3, [pc, #36]	; (800454c <HAL_RCC_ClockConfig+0x1d0>)
 8004528:	681b      	ldr	r3, [r3, #0]
 800452a:	4618      	mov	r0, r3
 800452c:	f7fe f86e 	bl	800260c <HAL_InitTick>

  return HAL_OK;
 8004530:	2300      	movs	r3, #0
}
 8004532:	4618      	mov	r0, r3
 8004534:	3710      	adds	r7, #16
 8004536:	46bd      	mov	sp, r7
 8004538:	bd80      	pop	{r7, pc}
 800453a:	bf00      	nop
 800453c:	40022000 	.word	0x40022000
 8004540:	40021000 	.word	0x40021000
 8004544:	08009af0 	.word	0x08009af0
 8004548:	20000010 	.word	0x20000010
 800454c:	20000014 	.word	0x20000014

08004550 <HAL_RCC_GetSysClockFreq>:
  *         right SYSCLK value. Otherwise, any configuration based on this function will be incorrect.
  *
  * @retval SYSCLK frequency
  */
uint32_t HAL_RCC_GetSysClockFreq(void)
{
 8004550:	b480      	push	{r7}
 8004552:	b087      	sub	sp, #28
 8004554:	af00      	add	r7, sp, #0
#else
  static const uint8_t aPredivFactorTable[2U] = {1, 2};
#endif /*RCC_CFGR2_PREDIV1*/

#endif
  uint32_t tmpreg = 0U, prediv = 0U, pllclk = 0U, pllmul = 0U;
 8004556:	2300      	movs	r3, #0
 8004558:	60fb      	str	r3, [r7, #12]
 800455a:	2300      	movs	r3, #0
 800455c:	60bb      	str	r3, [r7, #8]
 800455e:	2300      	movs	r3, #0
 8004560:	617b      	str	r3, [r7, #20]
 8004562:	2300      	movs	r3, #0
 8004564:	607b      	str	r3, [r7, #4]
  uint32_t sysclockfreq = 0U;
 8004566:	2300      	movs	r3, #0
 8004568:	613b      	str	r3, [r7, #16]
#if defined(RCC_CFGR2_PREDIV1SRC)
  uint32_t prediv2 = 0U, pll2mul = 0U;
#endif /*RCC_CFGR2_PREDIV1SRC*/

  tmpreg = RCC->CFGR;
 800456a:	4b1e      	ldr	r3, [pc, #120]	; (80045e4 <HAL_RCC_GetSysClockFreq+0x94>)
 800456c:	685b      	ldr	r3, [r3, #4]
 800456e:	60fb      	str	r3, [r7, #12]

  /* Get SYSCLK source -------------------------------------------------------*/
  switch (tmpreg & RCC_CFGR_SWS)
 8004570:	68fb      	ldr	r3, [r7, #12]
 8004572:	f003 030c 	and.w	r3, r3, #12
 8004576:	2b04      	cmp	r3, #4
 8004578:	d002      	beq.n	8004580 <HAL_RCC_GetSysClockFreq+0x30>
 800457a:	2b08      	cmp	r3, #8
 800457c:	d003      	beq.n	8004586 <HAL_RCC_GetSysClockFreq+0x36>
 800457e:	e027      	b.n	80045d0 <HAL_RCC_GetSysClockFreq+0x80>
  {
    case RCC_SYSCLKSOURCE_STATUS_HSE:  /* HSE used as system clock */
    {
      sysclockfreq = HSE_VALUE;
 8004580:	4b19      	ldr	r3, [pc, #100]	; (80045e8 <HAL_RCC_GetSysClockFreq+0x98>)
 8004582:	613b      	str	r3, [r7, #16]
      break;
 8004584:	e027      	b.n	80045d6 <HAL_RCC_GetSysClockFreq+0x86>
    }
    case RCC_SYSCLKSOURCE_STATUS_PLLCLK:  /* PLL used as system clock */
    {
      pllmul = aPLLMULFactorTable[(uint32_t)(tmpreg & RCC_CFGR_PLLMULL) >> RCC_CFGR_PLLMULL_Pos];
 8004586:	68fb      	ldr	r3, [r7, #12]
 8004588:	0c9b      	lsrs	r3, r3, #18
 800458a:	f003 030f 	and.w	r3, r3, #15
 800458e:	4a17      	ldr	r2, [pc, #92]	; (80045ec <HAL_RCC_GetSysClockFreq+0x9c>)
 8004590:	5cd3      	ldrb	r3, [r2, r3]
 8004592:	607b      	str	r3, [r7, #4]
      if ((tmpreg & RCC_CFGR_PLLSRC) != RCC_PLLSOURCE_HSI_DIV2)
 8004594:	68fb      	ldr	r3, [r7, #12]
 8004596:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 800459a:	2b00      	cmp	r3, #0
 800459c:	d010      	beq.n	80045c0 <HAL_RCC_GetSysClockFreq+0x70>
      {
#if defined(RCC_CFGR2_PREDIV1)
        prediv = aPredivFactorTable[(uint32_t)(RCC->CFGR2 & RCC_CFGR2_PREDIV1) >> RCC_CFGR2_PREDIV1_Pos];
#else
        prediv = aPredivFactorTable[(uint32_t)(RCC->CFGR & RCC_CFGR_PLLXTPRE) >> RCC_CFGR_PLLXTPRE_Pos];
 800459e:	4b11      	ldr	r3, [pc, #68]	; (80045e4 <HAL_RCC_GetSysClockFreq+0x94>)
 80045a0:	685b      	ldr	r3, [r3, #4]
 80045a2:	0c5b      	lsrs	r3, r3, #17
 80045a4:	f003 0301 	and.w	r3, r3, #1
 80045a8:	4a11      	ldr	r2, [pc, #68]	; (80045f0 <HAL_RCC_GetSysClockFreq+0xa0>)
 80045aa:	5cd3      	ldrb	r3, [r2, r3]
 80045ac:	60bb      	str	r3, [r7, #8]
        {
          pllclk = pllclk / 2;
        }
#else
        /* HSE used as PLL clock source : PLLCLK = HSE/PREDIV1 * PLLMUL */
        pllclk = (uint32_t)((HSE_VALUE  * pllmul) / prediv);
 80045ae:	687b      	ldr	r3, [r7, #4]
 80045b0:	4a0d      	ldr	r2, [pc, #52]	; (80045e8 <HAL_RCC_GetSysClockFreq+0x98>)
 80045b2:	fb03 f202 	mul.w	r2, r3, r2
 80045b6:	68bb      	ldr	r3, [r7, #8]
 80045b8:	fbb2 f3f3 	udiv	r3, r2, r3
 80045bc:	617b      	str	r3, [r7, #20]
 80045be:	e004      	b.n	80045ca <HAL_RCC_GetSysClockFreq+0x7a>
#endif /*RCC_CFGR2_PREDIV1SRC*/
      }
      else
      {
        /* HSI used as PLL clock source : PLLCLK = HSI/2 * PLLMUL */
        pllclk = (uint32_t)((HSI_VALUE >> 1) * pllmul);
 80045c0:	687b      	ldr	r3, [r7, #4]
 80045c2:	4a0c      	ldr	r2, [pc, #48]	; (80045f4 <HAL_RCC_GetSysClockFreq+0xa4>)
 80045c4:	fb02 f303 	mul.w	r3, r2, r3
 80045c8:	617b      	str	r3, [r7, #20]
      }
      sysclockfreq = pllclk;
 80045ca:	697b      	ldr	r3, [r7, #20]
 80045cc:	613b      	str	r3, [r7, #16]
      break;
 80045ce:	e002      	b.n	80045d6 <HAL_RCC_GetSysClockFreq+0x86>
    }
    case RCC_SYSCLKSOURCE_STATUS_HSI:  /* HSI used as system clock source */
    default: /* HSI used as system clock */
    {
      sysclockfreq = HSI_VALUE;
 80045d0:	4b05      	ldr	r3, [pc, #20]	; (80045e8 <HAL_RCC_GetSysClockFreq+0x98>)
 80045d2:	613b      	str	r3, [r7, #16]
      break;
 80045d4:	bf00      	nop
    }
  }
  return sysclockfreq;
 80045d6:	693b      	ldr	r3, [r7, #16]
}
 80045d8:	4618      	mov	r0, r3
 80045da:	371c      	adds	r7, #28
 80045dc:	46bd      	mov	sp, r7
 80045de:	bc80      	pop	{r7}
 80045e0:	4770      	bx	lr
 80045e2:	bf00      	nop
 80045e4:	40021000 	.word	0x40021000
 80045e8:	007a1200 	.word	0x007a1200
 80045ec:	08009b08 	.word	0x08009b08
 80045f0:	08009b18 	.word	0x08009b18
 80045f4:	003d0900 	.word	0x003d0900

080045f8 <HAL_RCC_GetHCLKFreq>:
  * @note   The SystemCoreClock CMSIS variable is used to store System Clock Frequency
  *         and updated within this function
  * @retval HCLK frequency
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
 80045f8:	b480      	push	{r7}
 80045fa:	af00      	add	r7, sp, #0
  return SystemCoreClock;
 80045fc:	4b02      	ldr	r3, [pc, #8]	; (8004608 <HAL_RCC_GetHCLKFreq+0x10>)
 80045fe:	681b      	ldr	r3, [r3, #0]
}
 8004600:	4618      	mov	r0, r3
 8004602:	46bd      	mov	sp, r7
 8004604:	bc80      	pop	{r7}
 8004606:	4770      	bx	lr
 8004608:	20000010 	.word	0x20000010

0800460c <HAL_RCC_GetPCLK1Freq>:
  * @note   Each time PCLK1 changes, this function must be called to update the
  *         right PCLK1 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK1 frequency
  */
uint32_t HAL_RCC_GetPCLK1Freq(void)
{
 800460c:	b580      	push	{r7, lr}
 800460e:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE1) >> RCC_CFGR_PPRE1_Pos]);
 8004610:	f7ff fff2 	bl	80045f8 <HAL_RCC_GetHCLKFreq>
 8004614:	4602      	mov	r2, r0
 8004616:	4b05      	ldr	r3, [pc, #20]	; (800462c <HAL_RCC_GetPCLK1Freq+0x20>)
 8004618:	685b      	ldr	r3, [r3, #4]
 800461a:	0a1b      	lsrs	r3, r3, #8
 800461c:	f003 0307 	and.w	r3, r3, #7
 8004620:	4903      	ldr	r1, [pc, #12]	; (8004630 <HAL_RCC_GetPCLK1Freq+0x24>)
 8004622:	5ccb      	ldrb	r3, [r1, r3]
 8004624:	fa22 f303 	lsr.w	r3, r2, r3
}
 8004628:	4618      	mov	r0, r3
 800462a:	bd80      	pop	{r7, pc}
 800462c:	40021000 	.word	0x40021000
 8004630:	08009b00 	.word	0x08009b00

08004634 <HAL_RCC_GetPCLK2Freq>:
  * @note   Each time PCLK2 changes, this function must be called to update the
  *         right PCLK2 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK2 frequency
  */
uint32_t HAL_RCC_GetPCLK2Freq(void)
{
 8004634:	b580      	push	{r7, lr}
 8004636:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK2 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE2) >> RCC_CFGR_PPRE2_Pos]);
 8004638:	f7ff ffde 	bl	80045f8 <HAL_RCC_GetHCLKFreq>
 800463c:	4602      	mov	r2, r0
 800463e:	4b05      	ldr	r3, [pc, #20]	; (8004654 <HAL_RCC_GetPCLK2Freq+0x20>)
 8004640:	685b      	ldr	r3, [r3, #4]
 8004642:	0adb      	lsrs	r3, r3, #11
 8004644:	f003 0307 	and.w	r3, r3, #7
 8004648:	4903      	ldr	r1, [pc, #12]	; (8004658 <HAL_RCC_GetPCLK2Freq+0x24>)
 800464a:	5ccb      	ldrb	r3, [r1, r3]
 800464c:	fa22 f303 	lsr.w	r3, r2, r3
}
 8004650:	4618      	mov	r0, r3
 8004652:	bd80      	pop	{r7, pc}
 8004654:	40021000 	.word	0x40021000
 8004658:	08009b00 	.word	0x08009b00

0800465c <RCC_Delay>:
  * @brief  This function provides delay (in milliseconds) based on CPU cycles method.
  * @param  mdelay: specifies the delay time length, in milliseconds.
  * @retval None
  */
static void RCC_Delay(uint32_t mdelay)
{
 800465c:	b480      	push	{r7}
 800465e:	b085      	sub	sp, #20
 8004660:	af00      	add	r7, sp, #0
 8004662:	6078      	str	r0, [r7, #4]
  __IO uint32_t Delay = mdelay * (SystemCoreClock / 8U / 1000U);
 8004664:	4b0a      	ldr	r3, [pc, #40]	; (8004690 <RCC_Delay+0x34>)
 8004666:	681b      	ldr	r3, [r3, #0]
 8004668:	4a0a      	ldr	r2, [pc, #40]	; (8004694 <RCC_Delay+0x38>)
 800466a:	fba2 2303 	umull	r2, r3, r2, r3
 800466e:	0a5b      	lsrs	r3, r3, #9
 8004670:	687a      	ldr	r2, [r7, #4]
 8004672:	fb02 f303 	mul.w	r3, r2, r3
 8004676:	60fb      	str	r3, [r7, #12]
  do
  {
    __NOP();
 8004678:	bf00      	nop
  }
  while (Delay --);
 800467a:	68fb      	ldr	r3, [r7, #12]
 800467c:	1e5a      	subs	r2, r3, #1
 800467e:	60fa      	str	r2, [r7, #12]
 8004680:	2b00      	cmp	r3, #0
 8004682:	d1f9      	bne.n	8004678 <RCC_Delay+0x1c>
}
 8004684:	bf00      	nop
 8004686:	bf00      	nop
 8004688:	3714      	adds	r7, #20
 800468a:	46bd      	mov	sp, r7
 800468c:	bc80      	pop	{r7}
 800468e:	4770      	bx	lr
 8004690:	20000010 	.word	0x20000010
 8004694:	10624dd3 	.word	0x10624dd3

08004698 <HAL_RCCEx_PeriphCLKConfig>:
  *         manually disable it.
  *
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCCEx_PeriphCLKConfig(RCC_PeriphCLKInitTypeDef  *PeriphClkInit)
{
 8004698:	b580      	push	{r7, lr}
 800469a:	b086      	sub	sp, #24
 800469c:	af00      	add	r7, sp, #0
 800469e:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = 0U, temp_reg = 0U;
 80046a0:	2300      	movs	r3, #0
 80046a2:	613b      	str	r3, [r7, #16]
 80046a4:	2300      	movs	r3, #0
 80046a6:	60fb      	str	r3, [r7, #12]

  /* Check the parameters */
  assert_param(IS_RCC_PERIPHCLOCK(PeriphClkInit->PeriphClockSelection));

  /*------------------------------- RTC/LCD Configuration ------------------------*/
  if ((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_RTC) == RCC_PERIPHCLK_RTC))
 80046a8:	687b      	ldr	r3, [r7, #4]
 80046aa:	681b      	ldr	r3, [r3, #0]
 80046ac:	f003 0301 	and.w	r3, r3, #1
 80046b0:	2b00      	cmp	r3, #0
 80046b2:	d07d      	beq.n	80047b0 <HAL_RCCEx_PeriphCLKConfig+0x118>
  {
    FlagStatus pwrclkchanged = RESET;
 80046b4:	2300      	movs	r3, #0
 80046b6:	75fb      	strb	r3, [r7, #23]
    assert_param(IS_RCC_RTCCLKSOURCE(PeriphClkInit->RTCClockSelection));

    /* As soon as function is called to change RTC clock source, activation of the
       power domain is done. */
    /* Requires to enable write access to Backup Domain of necessary */
    if (__HAL_RCC_PWR_IS_CLK_DISABLED())
 80046b8:	4b4f      	ldr	r3, [pc, #316]	; (80047f8 <HAL_RCCEx_PeriphCLKConfig+0x160>)
 80046ba:	69db      	ldr	r3, [r3, #28]
 80046bc:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 80046c0:	2b00      	cmp	r3, #0
 80046c2:	d10d      	bne.n	80046e0 <HAL_RCCEx_PeriphCLKConfig+0x48>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 80046c4:	4b4c      	ldr	r3, [pc, #304]	; (80047f8 <HAL_RCCEx_PeriphCLKConfig+0x160>)
 80046c6:	69db      	ldr	r3, [r3, #28]
 80046c8:	4a4b      	ldr	r2, [pc, #300]	; (80047f8 <HAL_RCCEx_PeriphCLKConfig+0x160>)
 80046ca:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 80046ce:	61d3      	str	r3, [r2, #28]
 80046d0:	4b49      	ldr	r3, [pc, #292]	; (80047f8 <HAL_RCCEx_PeriphCLKConfig+0x160>)
 80046d2:	69db      	ldr	r3, [r3, #28]
 80046d4:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 80046d8:	60bb      	str	r3, [r7, #8]
 80046da:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 80046dc:	2301      	movs	r3, #1
 80046de:	75fb      	strb	r3, [r7, #23]
    }

    if (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 80046e0:	4b46      	ldr	r3, [pc, #280]	; (80047fc <HAL_RCCEx_PeriphCLKConfig+0x164>)
 80046e2:	681b      	ldr	r3, [r3, #0]
 80046e4:	f403 7380 	and.w	r3, r3, #256	; 0x100
 80046e8:	2b00      	cmp	r3, #0
 80046ea:	d118      	bne.n	800471e <HAL_RCCEx_PeriphCLKConfig+0x86>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR, PWR_CR_DBP);
 80046ec:	4b43      	ldr	r3, [pc, #268]	; (80047fc <HAL_RCCEx_PeriphCLKConfig+0x164>)
 80046ee:	681b      	ldr	r3, [r3, #0]
 80046f0:	4a42      	ldr	r2, [pc, #264]	; (80047fc <HAL_RCCEx_PeriphCLKConfig+0x164>)
 80046f2:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 80046f6:	6013      	str	r3, [r2, #0]

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 80046f8:	f7fd ffca 	bl	8002690 <HAL_GetTick>
 80046fc:	6138      	str	r0, [r7, #16]

      while (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 80046fe:	e008      	b.n	8004712 <HAL_RCCEx_PeriphCLKConfig+0x7a>
      {
        if ((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8004700:	f7fd ffc6 	bl	8002690 <HAL_GetTick>
 8004704:	4602      	mov	r2, r0
 8004706:	693b      	ldr	r3, [r7, #16]
 8004708:	1ad3      	subs	r3, r2, r3
 800470a:	2b64      	cmp	r3, #100	; 0x64
 800470c:	d901      	bls.n	8004712 <HAL_RCCEx_PeriphCLKConfig+0x7a>
        {
          return HAL_TIMEOUT;
 800470e:	2303      	movs	r3, #3
 8004710:	e06d      	b.n	80047ee <HAL_RCCEx_PeriphCLKConfig+0x156>
      while (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8004712:	4b3a      	ldr	r3, [pc, #232]	; (80047fc <HAL_RCCEx_PeriphCLKConfig+0x164>)
 8004714:	681b      	ldr	r3, [r3, #0]
 8004716:	f403 7380 	and.w	r3, r3, #256	; 0x100
 800471a:	2b00      	cmp	r3, #0
 800471c:	d0f0      	beq.n	8004700 <HAL_RCCEx_PeriphCLKConfig+0x68>
        }
      }
    }

    /* Reset the Backup domain only if the RTC Clock source selection is modified from reset value */
    temp_reg = (RCC->BDCR & RCC_BDCR_RTCSEL);
 800471e:	4b36      	ldr	r3, [pc, #216]	; (80047f8 <HAL_RCCEx_PeriphCLKConfig+0x160>)
 8004720:	6a1b      	ldr	r3, [r3, #32]
 8004722:	f403 7340 	and.w	r3, r3, #768	; 0x300
 8004726:	60fb      	str	r3, [r7, #12]
    if ((temp_reg != 0x00000000U) && (temp_reg != (PeriphClkInit->RTCClockSelection & RCC_BDCR_RTCSEL)))
 8004728:	68fb      	ldr	r3, [r7, #12]
 800472a:	2b00      	cmp	r3, #0
 800472c:	d02e      	beq.n	800478c <HAL_RCCEx_PeriphCLKConfig+0xf4>
 800472e:	687b      	ldr	r3, [r7, #4]
 8004730:	685b      	ldr	r3, [r3, #4]
 8004732:	f403 7340 	and.w	r3, r3, #768	; 0x300
 8004736:	68fa      	ldr	r2, [r7, #12]
 8004738:	429a      	cmp	r2, r3
 800473a:	d027      	beq.n	800478c <HAL_RCCEx_PeriphCLKConfig+0xf4>
    {
      /* Store the content of BDCR register before the reset of Backup Domain */
      temp_reg = (RCC->BDCR & ~(RCC_BDCR_RTCSEL));
 800473c:	4b2e      	ldr	r3, [pc, #184]	; (80047f8 <HAL_RCCEx_PeriphCLKConfig+0x160>)
 800473e:	6a1b      	ldr	r3, [r3, #32]
 8004740:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 8004744:	60fb      	str	r3, [r7, #12]
      /* RTC Clock selection can be changed only if the Backup Domain is reset */
      __HAL_RCC_BACKUPRESET_FORCE();
 8004746:	4b2e      	ldr	r3, [pc, #184]	; (8004800 <HAL_RCCEx_PeriphCLKConfig+0x168>)
 8004748:	2201      	movs	r2, #1
 800474a:	601a      	str	r2, [r3, #0]
      __HAL_RCC_BACKUPRESET_RELEASE();
 800474c:	4b2c      	ldr	r3, [pc, #176]	; (8004800 <HAL_RCCEx_PeriphCLKConfig+0x168>)
 800474e:	2200      	movs	r2, #0
 8004750:	601a      	str	r2, [r3, #0]
      /* Restore the Content of BDCR register */
      RCC->BDCR = temp_reg;
 8004752:	4a29      	ldr	r2, [pc, #164]	; (80047f8 <HAL_RCCEx_PeriphCLKConfig+0x160>)
 8004754:	68fb      	ldr	r3, [r7, #12]
 8004756:	6213      	str	r3, [r2, #32]

      /* Wait for LSERDY if LSE was enabled */
      if (HAL_IS_BIT_SET(temp_reg, RCC_BDCR_LSEON))
 8004758:	68fb      	ldr	r3, [r7, #12]
 800475a:	f003 0301 	and.w	r3, r3, #1
 800475e:	2b00      	cmp	r3, #0
 8004760:	d014      	beq.n	800478c <HAL_RCCEx_PeriphCLKConfig+0xf4>
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8004762:	f7fd ff95 	bl	8002690 <HAL_GetTick>
 8004766:	6138      	str	r0, [r7, #16]

        /* Wait till LSE is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8004768:	e00a      	b.n	8004780 <HAL_RCCEx_PeriphCLKConfig+0xe8>
        {
          if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 800476a:	f7fd ff91 	bl	8002690 <HAL_GetTick>
 800476e:	4602      	mov	r2, r0
 8004770:	693b      	ldr	r3, [r7, #16]
 8004772:	1ad3      	subs	r3, r2, r3
 8004774:	f241 3288 	movw	r2, #5000	; 0x1388
 8004778:	4293      	cmp	r3, r2
 800477a:	d901      	bls.n	8004780 <HAL_RCCEx_PeriphCLKConfig+0xe8>
          {
            return HAL_TIMEOUT;
 800477c:	2303      	movs	r3, #3
 800477e:	e036      	b.n	80047ee <HAL_RCCEx_PeriphCLKConfig+0x156>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8004780:	4b1d      	ldr	r3, [pc, #116]	; (80047f8 <HAL_RCCEx_PeriphCLKConfig+0x160>)
 8004782:	6a1b      	ldr	r3, [r3, #32]
 8004784:	f003 0302 	and.w	r3, r3, #2
 8004788:	2b00      	cmp	r3, #0
 800478a:	d0ee      	beq.n	800476a <HAL_RCCEx_PeriphCLKConfig+0xd2>
          }
        }
      }
    }
    __HAL_RCC_RTC_CONFIG(PeriphClkInit->RTCClockSelection);
 800478c:	4b1a      	ldr	r3, [pc, #104]	; (80047f8 <HAL_RCCEx_PeriphCLKConfig+0x160>)
 800478e:	6a1b      	ldr	r3, [r3, #32]
 8004790:	f423 7240 	bic.w	r2, r3, #768	; 0x300
 8004794:	687b      	ldr	r3, [r7, #4]
 8004796:	685b      	ldr	r3, [r3, #4]
 8004798:	4917      	ldr	r1, [pc, #92]	; (80047f8 <HAL_RCCEx_PeriphCLKConfig+0x160>)
 800479a:	4313      	orrs	r3, r2
 800479c:	620b      	str	r3, [r1, #32]

    /* Require to disable power clock if necessary */
    if (pwrclkchanged == SET)
 800479e:	7dfb      	ldrb	r3, [r7, #23]
 80047a0:	2b01      	cmp	r3, #1
 80047a2:	d105      	bne.n	80047b0 <HAL_RCCEx_PeriphCLKConfig+0x118>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 80047a4:	4b14      	ldr	r3, [pc, #80]	; (80047f8 <HAL_RCCEx_PeriphCLKConfig+0x160>)
 80047a6:	69db      	ldr	r3, [r3, #28]
 80047a8:	4a13      	ldr	r2, [pc, #76]	; (80047f8 <HAL_RCCEx_PeriphCLKConfig+0x160>)
 80047aa:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 80047ae:	61d3      	str	r3, [r2, #28]
    }
  }

  /*------------------------------ ADC clock Configuration ------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_ADC) == RCC_PERIPHCLK_ADC)
 80047b0:	687b      	ldr	r3, [r7, #4]
 80047b2:	681b      	ldr	r3, [r3, #0]
 80047b4:	f003 0302 	and.w	r3, r3, #2
 80047b8:	2b00      	cmp	r3, #0
 80047ba:	d008      	beq.n	80047ce <HAL_RCCEx_PeriphCLKConfig+0x136>
  {
    /* Check the parameters */
    assert_param(IS_RCC_ADCPLLCLK_DIV(PeriphClkInit->AdcClockSelection));

    /* Configure the ADC clock source */
    __HAL_RCC_ADC_CONFIG(PeriphClkInit->AdcClockSelection);
 80047bc:	4b0e      	ldr	r3, [pc, #56]	; (80047f8 <HAL_RCCEx_PeriphCLKConfig+0x160>)
 80047be:	685b      	ldr	r3, [r3, #4]
 80047c0:	f423 4240 	bic.w	r2, r3, #49152	; 0xc000
 80047c4:	687b      	ldr	r3, [r7, #4]
 80047c6:	689b      	ldr	r3, [r3, #8]
 80047c8:	490b      	ldr	r1, [pc, #44]	; (80047f8 <HAL_RCCEx_PeriphCLKConfig+0x160>)
 80047ca:	4313      	orrs	r3, r2
 80047cc:	604b      	str	r3, [r1, #4]

#if defined(STM32F102x6) || defined(STM32F102xB) || defined(STM32F103x6)\
 || defined(STM32F103xB) || defined(STM32F103xE) || defined(STM32F103xG)\
 || defined(STM32F105xC) || defined(STM32F107xC)
  /*------------------------------ USB clock Configuration ------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USB) == RCC_PERIPHCLK_USB)
 80047ce:	687b      	ldr	r3, [r7, #4]
 80047d0:	681b      	ldr	r3, [r3, #0]
 80047d2:	f003 0310 	and.w	r3, r3, #16
 80047d6:	2b00      	cmp	r3, #0
 80047d8:	d008      	beq.n	80047ec <HAL_RCCEx_PeriphCLKConfig+0x154>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USBPLLCLK_DIV(PeriphClkInit->UsbClockSelection));

    /* Configure the USB clock source */
    __HAL_RCC_USB_CONFIG(PeriphClkInit->UsbClockSelection);
 80047da:	4b07      	ldr	r3, [pc, #28]	; (80047f8 <HAL_RCCEx_PeriphCLKConfig+0x160>)
 80047dc:	685b      	ldr	r3, [r3, #4]
 80047de:	f423 0280 	bic.w	r2, r3, #4194304	; 0x400000
 80047e2:	687b      	ldr	r3, [r7, #4]
 80047e4:	68db      	ldr	r3, [r3, #12]
 80047e6:	4904      	ldr	r1, [pc, #16]	; (80047f8 <HAL_RCCEx_PeriphCLKConfig+0x160>)
 80047e8:	4313      	orrs	r3, r2
 80047ea:	604b      	str	r3, [r1, #4]
  }
#endif /* STM32F102x6 || STM32F102xB || STM32F103x6 || STM32F103xB || STM32F103xE || STM32F103xG || STM32F105xC || STM32F107xC */

  return HAL_OK;
 80047ec:	2300      	movs	r3, #0
}
 80047ee:	4618      	mov	r0, r3
 80047f0:	3718      	adds	r7, #24
 80047f2:	46bd      	mov	sp, r7
 80047f4:	bd80      	pop	{r7, pc}
 80047f6:	bf00      	nop
 80047f8:	40021000 	.word	0x40021000
 80047fc:	40007000 	.word	0x40007000
 8004800:	42420440 	.word	0x42420440

08004804 <HAL_RCCEx_GetPeriphCLKFreq>:
  *            @arg @ref RCC_PERIPHCLK_USB  USB peripheral clock
  @endif
  * @retval Frequency in Hz (0: means that no available frequency for the peripheral)
  */
uint32_t HAL_RCCEx_GetPeriphCLKFreq(uint32_t PeriphClk)
{
 8004804:	b580      	push	{r7, lr}
 8004806:	b088      	sub	sp, #32
 8004808:	af00      	add	r7, sp, #0
 800480a:	6078      	str	r0, [r7, #4]
#if defined(STM32F102x6) || defined(STM32F102xB) || defined(STM32F103x6) || \
    defined(STM32F103xB) || defined(STM32F103xE) || defined(STM32F103xG)
  static const uint8_t aPLLMULFactorTable[16U] = {2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 16};
  static const uint8_t aPredivFactorTable[2U] = {1, 2};

  uint32_t prediv1 = 0U, pllclk = 0U, pllmul = 0U;
 800480c:	2300      	movs	r3, #0
 800480e:	617b      	str	r3, [r7, #20]
 8004810:	2300      	movs	r3, #0
 8004812:	61fb      	str	r3, [r7, #28]
 8004814:	2300      	movs	r3, #0
 8004816:	613b      	str	r3, [r7, #16]
#endif /* STM32F102x6 || STM32F102xB || STM32F103x6 || STM32F103xB || STM32F103xE || STM32F103xG */
  uint32_t temp_reg = 0U, frequency = 0U;
 8004818:	2300      	movs	r3, #0
 800481a:	60fb      	str	r3, [r7, #12]
 800481c:	2300      	movs	r3, #0
 800481e:	61bb      	str	r3, [r7, #24]

  /* Check the parameters */
  assert_param(IS_RCC_PERIPHCLOCK(PeriphClk));

  switch (PeriphClk)
 8004820:	687b      	ldr	r3, [r7, #4]
 8004822:	2b10      	cmp	r3, #16
 8004824:	d00a      	beq.n	800483c <HAL_RCCEx_GetPeriphCLKFreq+0x38>
 8004826:	687b      	ldr	r3, [r7, #4]
 8004828:	2b10      	cmp	r3, #16
 800482a:	f200 808a 	bhi.w	8004942 <HAL_RCCEx_GetPeriphCLKFreq+0x13e>
 800482e:	687b      	ldr	r3, [r7, #4]
 8004830:	2b01      	cmp	r3, #1
 8004832:	d045      	beq.n	80048c0 <HAL_RCCEx_GetPeriphCLKFreq+0xbc>
 8004834:	687b      	ldr	r3, [r7, #4]
 8004836:	2b02      	cmp	r3, #2
 8004838:	d075      	beq.n	8004926 <HAL_RCCEx_GetPeriphCLKFreq+0x122>
      frequency = HAL_RCC_GetPCLK2Freq() / (((__HAL_RCC_GET_ADC_SOURCE() >> RCC_CFGR_ADCPRE_Pos) + 1) * 2);
      break;
    }
    default:
    {
      break;
 800483a:	e082      	b.n	8004942 <HAL_RCCEx_GetPeriphCLKFreq+0x13e>
      temp_reg = RCC->CFGR;
 800483c:	4b46      	ldr	r3, [pc, #280]	; (8004958 <HAL_RCCEx_GetPeriphCLKFreq+0x154>)
 800483e:	685b      	ldr	r3, [r3, #4]
 8004840:	60fb      	str	r3, [r7, #12]
      if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLLON))
 8004842:	4b45      	ldr	r3, [pc, #276]	; (8004958 <HAL_RCCEx_GetPeriphCLKFreq+0x154>)
 8004844:	681b      	ldr	r3, [r3, #0]
 8004846:	f003 7380 	and.w	r3, r3, #16777216	; 0x1000000
 800484a:	2b00      	cmp	r3, #0
 800484c:	d07b      	beq.n	8004946 <HAL_RCCEx_GetPeriphCLKFreq+0x142>
        pllmul = aPLLMULFactorTable[(uint32_t)(temp_reg & RCC_CFGR_PLLMULL) >> RCC_CFGR_PLLMULL_Pos];
 800484e:	68fb      	ldr	r3, [r7, #12]
 8004850:	0c9b      	lsrs	r3, r3, #18
 8004852:	f003 030f 	and.w	r3, r3, #15
 8004856:	4a41      	ldr	r2, [pc, #260]	; (800495c <HAL_RCCEx_GetPeriphCLKFreq+0x158>)
 8004858:	5cd3      	ldrb	r3, [r2, r3]
 800485a:	613b      	str	r3, [r7, #16]
        if ((temp_reg & RCC_CFGR_PLLSRC) != RCC_PLLSOURCE_HSI_DIV2)
 800485c:	68fb      	ldr	r3, [r7, #12]
 800485e:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 8004862:	2b00      	cmp	r3, #0
 8004864:	d015      	beq.n	8004892 <HAL_RCCEx_GetPeriphCLKFreq+0x8e>
          prediv1 = aPredivFactorTable[(uint32_t)(RCC->CFGR & RCC_CFGR_PLLXTPRE) >> RCC_CFGR_PLLXTPRE_Pos];
 8004866:	4b3c      	ldr	r3, [pc, #240]	; (8004958 <HAL_RCCEx_GetPeriphCLKFreq+0x154>)
 8004868:	685b      	ldr	r3, [r3, #4]
 800486a:	0c5b      	lsrs	r3, r3, #17
 800486c:	f003 0301 	and.w	r3, r3, #1
 8004870:	4a3b      	ldr	r2, [pc, #236]	; (8004960 <HAL_RCCEx_GetPeriphCLKFreq+0x15c>)
 8004872:	5cd3      	ldrb	r3, [r2, r3]
 8004874:	617b      	str	r3, [r7, #20]
          if ((temp_reg & RCC_CFGR_PLLSRC) != RCC_PLLSOURCE_HSI_DIV2)
 8004876:	68fb      	ldr	r3, [r7, #12]
 8004878:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 800487c:	2b00      	cmp	r3, #0
 800487e:	d00d      	beq.n	800489c <HAL_RCCEx_GetPeriphCLKFreq+0x98>
            pllclk = (uint32_t)((HSE_VALUE / prediv1) * pllmul);
 8004880:	4a38      	ldr	r2, [pc, #224]	; (8004964 <HAL_RCCEx_GetPeriphCLKFreq+0x160>)
 8004882:	697b      	ldr	r3, [r7, #20]
 8004884:	fbb2 f2f3 	udiv	r2, r2, r3
 8004888:	693b      	ldr	r3, [r7, #16]
 800488a:	fb02 f303 	mul.w	r3, r2, r3
 800488e:	61fb      	str	r3, [r7, #28]
 8004890:	e004      	b.n	800489c <HAL_RCCEx_GetPeriphCLKFreq+0x98>
          pllclk = (uint32_t)((HSI_VALUE >> 1) * pllmul);
 8004892:	693b      	ldr	r3, [r7, #16]
 8004894:	4a34      	ldr	r2, [pc, #208]	; (8004968 <HAL_RCCEx_GetPeriphCLKFreq+0x164>)
 8004896:	fb02 f303 	mul.w	r3, r2, r3
 800489a:	61fb      	str	r3, [r7, #28]
        if (__HAL_RCC_GET_USB_SOURCE() == RCC_USBCLKSOURCE_PLL)
 800489c:	4b2e      	ldr	r3, [pc, #184]	; (8004958 <HAL_RCCEx_GetPeriphCLKFreq+0x154>)
 800489e:	685b      	ldr	r3, [r3, #4]
 80048a0:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 80048a4:	f5b3 0f80 	cmp.w	r3, #4194304	; 0x400000
 80048a8:	d102      	bne.n	80048b0 <HAL_RCCEx_GetPeriphCLKFreq+0xac>
          frequency = pllclk;
 80048aa:	69fb      	ldr	r3, [r7, #28]
 80048ac:	61bb      	str	r3, [r7, #24]
      break;
 80048ae:	e04a      	b.n	8004946 <HAL_RCCEx_GetPeriphCLKFreq+0x142>
          frequency = (pllclk * 2) / 3;
 80048b0:	69fb      	ldr	r3, [r7, #28]
 80048b2:	005b      	lsls	r3, r3, #1
 80048b4:	4a2d      	ldr	r2, [pc, #180]	; (800496c <HAL_RCCEx_GetPeriphCLKFreq+0x168>)
 80048b6:	fba2 2303 	umull	r2, r3, r2, r3
 80048ba:	085b      	lsrs	r3, r3, #1
 80048bc:	61bb      	str	r3, [r7, #24]
      break;
 80048be:	e042      	b.n	8004946 <HAL_RCCEx_GetPeriphCLKFreq+0x142>
      temp_reg = RCC->BDCR;
 80048c0:	4b25      	ldr	r3, [pc, #148]	; (8004958 <HAL_RCCEx_GetPeriphCLKFreq+0x154>)
 80048c2:	6a1b      	ldr	r3, [r3, #32]
 80048c4:	60fb      	str	r3, [r7, #12]
      if (((temp_reg & RCC_BDCR_RTCSEL) == RCC_RTCCLKSOURCE_LSE) && (HAL_IS_BIT_SET(temp_reg, RCC_BDCR_LSERDY)))
 80048c6:	68fb      	ldr	r3, [r7, #12]
 80048c8:	f403 7340 	and.w	r3, r3, #768	; 0x300
 80048cc:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 80048d0:	d108      	bne.n	80048e4 <HAL_RCCEx_GetPeriphCLKFreq+0xe0>
 80048d2:	68fb      	ldr	r3, [r7, #12]
 80048d4:	f003 0302 	and.w	r3, r3, #2
 80048d8:	2b00      	cmp	r3, #0
 80048da:	d003      	beq.n	80048e4 <HAL_RCCEx_GetPeriphCLKFreq+0xe0>
        frequency = LSE_VALUE;
 80048dc:	f44f 4300 	mov.w	r3, #32768	; 0x8000
 80048e0:	61bb      	str	r3, [r7, #24]
 80048e2:	e01f      	b.n	8004924 <HAL_RCCEx_GetPeriphCLKFreq+0x120>
      else if (((temp_reg & RCC_BDCR_RTCSEL) == RCC_RTCCLKSOURCE_LSI) && (HAL_IS_BIT_SET(RCC->CSR, RCC_CSR_LSIRDY)))
 80048e4:	68fb      	ldr	r3, [r7, #12]
 80048e6:	f403 7340 	and.w	r3, r3, #768	; 0x300
 80048ea:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 80048ee:	d109      	bne.n	8004904 <HAL_RCCEx_GetPeriphCLKFreq+0x100>
 80048f0:	4b19      	ldr	r3, [pc, #100]	; (8004958 <HAL_RCCEx_GetPeriphCLKFreq+0x154>)
 80048f2:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80048f4:	f003 0302 	and.w	r3, r3, #2
 80048f8:	2b00      	cmp	r3, #0
 80048fa:	d003      	beq.n	8004904 <HAL_RCCEx_GetPeriphCLKFreq+0x100>
        frequency = LSI_VALUE;
 80048fc:	f649 4340 	movw	r3, #40000	; 0x9c40
 8004900:	61bb      	str	r3, [r7, #24]
 8004902:	e00f      	b.n	8004924 <HAL_RCCEx_GetPeriphCLKFreq+0x120>
      else if (((temp_reg & RCC_BDCR_RTCSEL) == RCC_RTCCLKSOURCE_HSE_DIV128) && (HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSERDY)))
 8004904:	68fb      	ldr	r3, [r7, #12]
 8004906:	f403 7340 	and.w	r3, r3, #768	; 0x300
 800490a:	f5b3 7f40 	cmp.w	r3, #768	; 0x300
 800490e:	d11c      	bne.n	800494a <HAL_RCCEx_GetPeriphCLKFreq+0x146>
 8004910:	4b11      	ldr	r3, [pc, #68]	; (8004958 <HAL_RCCEx_GetPeriphCLKFreq+0x154>)
 8004912:	681b      	ldr	r3, [r3, #0]
 8004914:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8004918:	2b00      	cmp	r3, #0
 800491a:	d016      	beq.n	800494a <HAL_RCCEx_GetPeriphCLKFreq+0x146>
        frequency = HSE_VALUE / 128U;
 800491c:	f24f 4324 	movw	r3, #62500	; 0xf424
 8004920:	61bb      	str	r3, [r7, #24]
      break;
 8004922:	e012      	b.n	800494a <HAL_RCCEx_GetPeriphCLKFreq+0x146>
 8004924:	e011      	b.n	800494a <HAL_RCCEx_GetPeriphCLKFreq+0x146>
      frequency = HAL_RCC_GetPCLK2Freq() / (((__HAL_RCC_GET_ADC_SOURCE() >> RCC_CFGR_ADCPRE_Pos) + 1) * 2);
 8004926:	f7ff fe85 	bl	8004634 <HAL_RCC_GetPCLK2Freq>
 800492a:	4602      	mov	r2, r0
 800492c:	4b0a      	ldr	r3, [pc, #40]	; (8004958 <HAL_RCCEx_GetPeriphCLKFreq+0x154>)
 800492e:	685b      	ldr	r3, [r3, #4]
 8004930:	0b9b      	lsrs	r3, r3, #14
 8004932:	f003 0303 	and.w	r3, r3, #3
 8004936:	3301      	adds	r3, #1
 8004938:	005b      	lsls	r3, r3, #1
 800493a:	fbb2 f3f3 	udiv	r3, r2, r3
 800493e:	61bb      	str	r3, [r7, #24]
      break;
 8004940:	e004      	b.n	800494c <HAL_RCCEx_GetPeriphCLKFreq+0x148>
      break;
 8004942:	bf00      	nop
 8004944:	e002      	b.n	800494c <HAL_RCCEx_GetPeriphCLKFreq+0x148>
      break;
 8004946:	bf00      	nop
 8004948:	e000      	b.n	800494c <HAL_RCCEx_GetPeriphCLKFreq+0x148>
      break;
 800494a:	bf00      	nop
    }
  }
  return (frequency);
 800494c:	69bb      	ldr	r3, [r7, #24]
}
 800494e:	4618      	mov	r0, r3
 8004950:	3720      	adds	r7, #32
 8004952:	46bd      	mov	sp, r7
 8004954:	bd80      	pop	{r7, pc}
 8004956:	bf00      	nop
 8004958:	40021000 	.word	0x40021000
 800495c:	08009b1c 	.word	0x08009b1c
 8004960:	08009b2c 	.word	0x08009b2c
 8004964:	007a1200 	.word	0x007a1200
 8004968:	003d0900 	.word	0x003d0900
 800496c:	aaaaaaab 	.word	0xaaaaaaab

08004970 <HAL_TIM_Base_Init>:
  *         Ex: call @ref HAL_TIM_Base_DeInit() before HAL_TIM_Base_Init()
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Init(TIM_HandleTypeDef *htim)
{
 8004970:	b580      	push	{r7, lr}
 8004972:	b082      	sub	sp, #8
 8004974:	af00      	add	r7, sp, #0
 8004976:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 8004978:	687b      	ldr	r3, [r7, #4]
 800497a:	2b00      	cmp	r3, #0
 800497c:	d101      	bne.n	8004982 <HAL_TIM_Base_Init+0x12>
  {
    return HAL_ERROR;
 800497e:	2301      	movs	r3, #1
 8004980:	e041      	b.n	8004a06 <HAL_TIM_Base_Init+0x96>
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_PERIOD(htim->Init.Period));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 8004982:	687b      	ldr	r3, [r7, #4]
 8004984:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8004988:	b2db      	uxtb	r3, r3
 800498a:	2b00      	cmp	r3, #0
 800498c:	d106      	bne.n	800499c <HAL_TIM_Base_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 800498e:	687b      	ldr	r3, [r7, #4]
 8004990:	2200      	movs	r2, #0
 8004992:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->Base_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    HAL_TIM_Base_MspInit(htim);
 8004996:	6878      	ldr	r0, [r7, #4]
 8004998:	f7fd fc60 	bl	800225c <HAL_TIM_Base_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 800499c:	687b      	ldr	r3, [r7, #4]
 800499e:	2202      	movs	r2, #2
 80049a0:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Set the Time Base configuration */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 80049a4:	687b      	ldr	r3, [r7, #4]
 80049a6:	681a      	ldr	r2, [r3, #0]
 80049a8:	687b      	ldr	r3, [r7, #4]
 80049aa:	3304      	adds	r3, #4
 80049ac:	4619      	mov	r1, r3
 80049ae:	4610      	mov	r0, r2
 80049b0:	f000 fc7a 	bl	80052a8 <TIM_Base_SetConfig>

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 80049b4:	687b      	ldr	r3, [r7, #4]
 80049b6:	2201      	movs	r2, #1
 80049b8:	f883 2046 	strb.w	r2, [r3, #70]	; 0x46

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 80049bc:	687b      	ldr	r3, [r7, #4]
 80049be:	2201      	movs	r2, #1
 80049c0:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
 80049c4:	687b      	ldr	r3, [r7, #4]
 80049c6:	2201      	movs	r2, #1
 80049c8:	f883 203f 	strb.w	r2, [r3, #63]	; 0x3f
 80049cc:	687b      	ldr	r3, [r7, #4]
 80049ce:	2201      	movs	r2, #1
 80049d0:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40
 80049d4:	687b      	ldr	r3, [r7, #4]
 80049d6:	2201      	movs	r2, #1
 80049d8:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 80049dc:	687b      	ldr	r3, [r7, #4]
 80049de:	2201      	movs	r2, #1
 80049e0:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42
 80049e4:	687b      	ldr	r3, [r7, #4]
 80049e6:	2201      	movs	r2, #1
 80049e8:	f883 2043 	strb.w	r2, [r3, #67]	; 0x43
 80049ec:	687b      	ldr	r3, [r7, #4]
 80049ee:	2201      	movs	r2, #1
 80049f0:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
 80049f4:	687b      	ldr	r3, [r7, #4]
 80049f6:	2201      	movs	r2, #1
 80049f8:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 80049fc:	687b      	ldr	r3, [r7, #4]
 80049fe:	2201      	movs	r2, #1
 8004a00:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  return HAL_OK;
 8004a04:	2300      	movs	r3, #0
}
 8004a06:	4618      	mov	r0, r3
 8004a08:	3708      	adds	r7, #8
 8004a0a:	46bd      	mov	sp, r7
 8004a0c:	bd80      	pop	{r7, pc}
	...

08004a10 <HAL_TIM_Base_Start>:
  * @brief  Starts the TIM Base generation.
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Start(TIM_HandleTypeDef *htim)
{
 8004a10:	b480      	push	{r7}
 8004a12:	b085      	sub	sp, #20
 8004a14:	af00      	add	r7, sp, #0
 8004a16:	6078      	str	r0, [r7, #4]

  /* Check the parameters */
  assert_param(IS_TIM_INSTANCE(htim->Instance));

  /* Check the TIM state */
  if (htim->State != HAL_TIM_STATE_READY)
 8004a18:	687b      	ldr	r3, [r7, #4]
 8004a1a:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8004a1e:	b2db      	uxtb	r3, r3
 8004a20:	2b01      	cmp	r3, #1
 8004a22:	d001      	beq.n	8004a28 <HAL_TIM_Base_Start+0x18>
  {
    return HAL_ERROR;
 8004a24:	2301      	movs	r3, #1
 8004a26:	e032      	b.n	8004a8e <HAL_TIM_Base_Start+0x7e>
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8004a28:	687b      	ldr	r3, [r7, #4]
 8004a2a:	2202      	movs	r2, #2
 8004a2c:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 8004a30:	687b      	ldr	r3, [r7, #4]
 8004a32:	681b      	ldr	r3, [r3, #0]
 8004a34:	4a18      	ldr	r2, [pc, #96]	; (8004a98 <HAL_TIM_Base_Start+0x88>)
 8004a36:	4293      	cmp	r3, r2
 8004a38:	d00e      	beq.n	8004a58 <HAL_TIM_Base_Start+0x48>
 8004a3a:	687b      	ldr	r3, [r7, #4]
 8004a3c:	681b      	ldr	r3, [r3, #0]
 8004a3e:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8004a42:	d009      	beq.n	8004a58 <HAL_TIM_Base_Start+0x48>
 8004a44:	687b      	ldr	r3, [r7, #4]
 8004a46:	681b      	ldr	r3, [r3, #0]
 8004a48:	4a14      	ldr	r2, [pc, #80]	; (8004a9c <HAL_TIM_Base_Start+0x8c>)
 8004a4a:	4293      	cmp	r3, r2
 8004a4c:	d004      	beq.n	8004a58 <HAL_TIM_Base_Start+0x48>
 8004a4e:	687b      	ldr	r3, [r7, #4]
 8004a50:	681b      	ldr	r3, [r3, #0]
 8004a52:	4a13      	ldr	r2, [pc, #76]	; (8004aa0 <HAL_TIM_Base_Start+0x90>)
 8004a54:	4293      	cmp	r3, r2
 8004a56:	d111      	bne.n	8004a7c <HAL_TIM_Base_Start+0x6c>
  {
    tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 8004a58:	687b      	ldr	r3, [r7, #4]
 8004a5a:	681b      	ldr	r3, [r3, #0]
 8004a5c:	689b      	ldr	r3, [r3, #8]
 8004a5e:	f003 0307 	and.w	r3, r3, #7
 8004a62:	60fb      	str	r3, [r7, #12]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8004a64:	68fb      	ldr	r3, [r7, #12]
 8004a66:	2b06      	cmp	r3, #6
 8004a68:	d010      	beq.n	8004a8c <HAL_TIM_Base_Start+0x7c>
    {
      __HAL_TIM_ENABLE(htim);
 8004a6a:	687b      	ldr	r3, [r7, #4]
 8004a6c:	681b      	ldr	r3, [r3, #0]
 8004a6e:	681a      	ldr	r2, [r3, #0]
 8004a70:	687b      	ldr	r3, [r7, #4]
 8004a72:	681b      	ldr	r3, [r3, #0]
 8004a74:	f042 0201 	orr.w	r2, r2, #1
 8004a78:	601a      	str	r2, [r3, #0]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8004a7a:	e007      	b.n	8004a8c <HAL_TIM_Base_Start+0x7c>
    }
  }
  else
  {
    __HAL_TIM_ENABLE(htim);
 8004a7c:	687b      	ldr	r3, [r7, #4]
 8004a7e:	681b      	ldr	r3, [r3, #0]
 8004a80:	681a      	ldr	r2, [r3, #0]
 8004a82:	687b      	ldr	r3, [r7, #4]
 8004a84:	681b      	ldr	r3, [r3, #0]
 8004a86:	f042 0201 	orr.w	r2, r2, #1
 8004a8a:	601a      	str	r2, [r3, #0]
  }

  /* Return function status */
  return HAL_OK;
 8004a8c:	2300      	movs	r3, #0
}
 8004a8e:	4618      	mov	r0, r3
 8004a90:	3714      	adds	r7, #20
 8004a92:	46bd      	mov	sp, r7
 8004a94:	bc80      	pop	{r7}
 8004a96:	4770      	bx	lr
 8004a98:	40012c00 	.word	0x40012c00
 8004a9c:	40000400 	.word	0x40000400
 8004aa0:	40000800 	.word	0x40000800

08004aa4 <HAL_TIM_Base_Start_IT>:
  * @brief  Starts the TIM Base generation in interrupt mode.
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Start_IT(TIM_HandleTypeDef *htim)
{
 8004aa4:	b480      	push	{r7}
 8004aa6:	b085      	sub	sp, #20
 8004aa8:	af00      	add	r7, sp, #0
 8004aaa:	6078      	str	r0, [r7, #4]

  /* Check the parameters */
  assert_param(IS_TIM_INSTANCE(htim->Instance));

  /* Check the TIM state */
  if (htim->State != HAL_TIM_STATE_READY)
 8004aac:	687b      	ldr	r3, [r7, #4]
 8004aae:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8004ab2:	b2db      	uxtb	r3, r3
 8004ab4:	2b01      	cmp	r3, #1
 8004ab6:	d001      	beq.n	8004abc <HAL_TIM_Base_Start_IT+0x18>
  {
    return HAL_ERROR;
 8004ab8:	2301      	movs	r3, #1
 8004aba:	e03a      	b.n	8004b32 <HAL_TIM_Base_Start_IT+0x8e>
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8004abc:	687b      	ldr	r3, [r7, #4]
 8004abe:	2202      	movs	r2, #2
 8004ac0:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Enable the TIM Update interrupt */
  __HAL_TIM_ENABLE_IT(htim, TIM_IT_UPDATE);
 8004ac4:	687b      	ldr	r3, [r7, #4]
 8004ac6:	681b      	ldr	r3, [r3, #0]
 8004ac8:	68da      	ldr	r2, [r3, #12]
 8004aca:	687b      	ldr	r3, [r7, #4]
 8004acc:	681b      	ldr	r3, [r3, #0]
 8004ace:	f042 0201 	orr.w	r2, r2, #1
 8004ad2:	60da      	str	r2, [r3, #12]

  /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 8004ad4:	687b      	ldr	r3, [r7, #4]
 8004ad6:	681b      	ldr	r3, [r3, #0]
 8004ad8:	4a18      	ldr	r2, [pc, #96]	; (8004b3c <HAL_TIM_Base_Start_IT+0x98>)
 8004ada:	4293      	cmp	r3, r2
 8004adc:	d00e      	beq.n	8004afc <HAL_TIM_Base_Start_IT+0x58>
 8004ade:	687b      	ldr	r3, [r7, #4]
 8004ae0:	681b      	ldr	r3, [r3, #0]
 8004ae2:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8004ae6:	d009      	beq.n	8004afc <HAL_TIM_Base_Start_IT+0x58>
 8004ae8:	687b      	ldr	r3, [r7, #4]
 8004aea:	681b      	ldr	r3, [r3, #0]
 8004aec:	4a14      	ldr	r2, [pc, #80]	; (8004b40 <HAL_TIM_Base_Start_IT+0x9c>)
 8004aee:	4293      	cmp	r3, r2
 8004af0:	d004      	beq.n	8004afc <HAL_TIM_Base_Start_IT+0x58>
 8004af2:	687b      	ldr	r3, [r7, #4]
 8004af4:	681b      	ldr	r3, [r3, #0]
 8004af6:	4a13      	ldr	r2, [pc, #76]	; (8004b44 <HAL_TIM_Base_Start_IT+0xa0>)
 8004af8:	4293      	cmp	r3, r2
 8004afa:	d111      	bne.n	8004b20 <HAL_TIM_Base_Start_IT+0x7c>
  {
    tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 8004afc:	687b      	ldr	r3, [r7, #4]
 8004afe:	681b      	ldr	r3, [r3, #0]
 8004b00:	689b      	ldr	r3, [r3, #8]
 8004b02:	f003 0307 	and.w	r3, r3, #7
 8004b06:	60fb      	str	r3, [r7, #12]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8004b08:	68fb      	ldr	r3, [r7, #12]
 8004b0a:	2b06      	cmp	r3, #6
 8004b0c:	d010      	beq.n	8004b30 <HAL_TIM_Base_Start_IT+0x8c>
    {
      __HAL_TIM_ENABLE(htim);
 8004b0e:	687b      	ldr	r3, [r7, #4]
 8004b10:	681b      	ldr	r3, [r3, #0]
 8004b12:	681a      	ldr	r2, [r3, #0]
 8004b14:	687b      	ldr	r3, [r7, #4]
 8004b16:	681b      	ldr	r3, [r3, #0]
 8004b18:	f042 0201 	orr.w	r2, r2, #1
 8004b1c:	601a      	str	r2, [r3, #0]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8004b1e:	e007      	b.n	8004b30 <HAL_TIM_Base_Start_IT+0x8c>
    }
  }
  else
  {
    __HAL_TIM_ENABLE(htim);
 8004b20:	687b      	ldr	r3, [r7, #4]
 8004b22:	681b      	ldr	r3, [r3, #0]
 8004b24:	681a      	ldr	r2, [r3, #0]
 8004b26:	687b      	ldr	r3, [r7, #4]
 8004b28:	681b      	ldr	r3, [r3, #0]
 8004b2a:	f042 0201 	orr.w	r2, r2, #1
 8004b2e:	601a      	str	r2, [r3, #0]
  }

  /* Return function status */
  return HAL_OK;
 8004b30:	2300      	movs	r3, #0
}
 8004b32:	4618      	mov	r0, r3
 8004b34:	3714      	adds	r7, #20
 8004b36:	46bd      	mov	sp, r7
 8004b38:	bc80      	pop	{r7}
 8004b3a:	4770      	bx	lr
 8004b3c:	40012c00 	.word	0x40012c00
 8004b40:	40000400 	.word	0x40000400
 8004b44:	40000800 	.word	0x40000800

08004b48 <HAL_TIM_PWM_Init>:
  *         Ex: call @ref HAL_TIM_PWM_DeInit() before HAL_TIM_PWM_Init()
  * @param  htim TIM PWM handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_Init(TIM_HandleTypeDef *htim)
{
 8004b48:	b580      	push	{r7, lr}
 8004b4a:	b082      	sub	sp, #8
 8004b4c:	af00      	add	r7, sp, #0
 8004b4e:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 8004b50:	687b      	ldr	r3, [r7, #4]
 8004b52:	2b00      	cmp	r3, #0
 8004b54:	d101      	bne.n	8004b5a <HAL_TIM_PWM_Init+0x12>
  {
    return HAL_ERROR;
 8004b56:	2301      	movs	r3, #1
 8004b58:	e041      	b.n	8004bde <HAL_TIM_PWM_Init+0x96>
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_PERIOD(htim->Init.Period));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 8004b5a:	687b      	ldr	r3, [r7, #4]
 8004b5c:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8004b60:	b2db      	uxtb	r3, r3
 8004b62:	2b00      	cmp	r3, #0
 8004b64:	d106      	bne.n	8004b74 <HAL_TIM_PWM_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 8004b66:	687b      	ldr	r3, [r7, #4]
 8004b68:	2200      	movs	r2, #0
 8004b6a:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->PWM_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC and DMA */
    HAL_TIM_PWM_MspInit(htim);
 8004b6e:	6878      	ldr	r0, [r7, #4]
 8004b70:	f000 f839 	bl	8004be6 <HAL_TIM_PWM_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8004b74:	687b      	ldr	r3, [r7, #4]
 8004b76:	2202      	movs	r2, #2
 8004b78:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Init the base time for the PWM */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 8004b7c:	687b      	ldr	r3, [r7, #4]
 8004b7e:	681a      	ldr	r2, [r3, #0]
 8004b80:	687b      	ldr	r3, [r7, #4]
 8004b82:	3304      	adds	r3, #4
 8004b84:	4619      	mov	r1, r3
 8004b86:	4610      	mov	r0, r2
 8004b88:	f000 fb8e 	bl	80052a8 <TIM_Base_SetConfig>

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 8004b8c:	687b      	ldr	r3, [r7, #4]
 8004b8e:	2201      	movs	r2, #1
 8004b90:	f883 2046 	strb.w	r2, [r3, #70]	; 0x46

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8004b94:	687b      	ldr	r3, [r7, #4]
 8004b96:	2201      	movs	r2, #1
 8004b98:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
 8004b9c:	687b      	ldr	r3, [r7, #4]
 8004b9e:	2201      	movs	r2, #1
 8004ba0:	f883 203f 	strb.w	r2, [r3, #63]	; 0x3f
 8004ba4:	687b      	ldr	r3, [r7, #4]
 8004ba6:	2201      	movs	r2, #1
 8004ba8:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40
 8004bac:	687b      	ldr	r3, [r7, #4]
 8004bae:	2201      	movs	r2, #1
 8004bb0:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8004bb4:	687b      	ldr	r3, [r7, #4]
 8004bb6:	2201      	movs	r2, #1
 8004bb8:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42
 8004bbc:	687b      	ldr	r3, [r7, #4]
 8004bbe:	2201      	movs	r2, #1
 8004bc0:	f883 2043 	strb.w	r2, [r3, #67]	; 0x43
 8004bc4:	687b      	ldr	r3, [r7, #4]
 8004bc6:	2201      	movs	r2, #1
 8004bc8:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
 8004bcc:	687b      	ldr	r3, [r7, #4]
 8004bce:	2201      	movs	r2, #1
 8004bd0:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 8004bd4:	687b      	ldr	r3, [r7, #4]
 8004bd6:	2201      	movs	r2, #1
 8004bd8:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  return HAL_OK;
 8004bdc:	2300      	movs	r3, #0
}
 8004bde:	4618      	mov	r0, r3
 8004be0:	3708      	adds	r7, #8
 8004be2:	46bd      	mov	sp, r7
 8004be4:	bd80      	pop	{r7, pc}

08004be6 <HAL_TIM_PWM_MspInit>:
  * @brief  Initializes the TIM PWM MSP.
  * @param  htim TIM PWM handle
  * @retval None
  */
__weak void HAL_TIM_PWM_MspInit(TIM_HandleTypeDef *htim)
{
 8004be6:	b480      	push	{r7}
 8004be8:	b083      	sub	sp, #12
 8004bea:	af00      	add	r7, sp, #0
 8004bec:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_PWM_MspInit could be implemented in the user file
   */
}
 8004bee:	bf00      	nop
 8004bf0:	370c      	adds	r7, #12
 8004bf2:	46bd      	mov	sp, r7
 8004bf4:	bc80      	pop	{r7}
 8004bf6:	4770      	bx	lr

08004bf8 <HAL_TIM_PWM_Start>:
  *            @arg TIM_CHANNEL_3: TIM Channel 3 selected
  *            @arg TIM_CHANNEL_4: TIM Channel 4 selected
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_Start(TIM_HandleTypeDef *htim, uint32_t Channel)
{
 8004bf8:	b580      	push	{r7, lr}
 8004bfa:	b084      	sub	sp, #16
 8004bfc:	af00      	add	r7, sp, #0
 8004bfe:	6078      	str	r0, [r7, #4]
 8004c00:	6039      	str	r1, [r7, #0]

  /* Check the parameters */
  assert_param(IS_TIM_CCX_INSTANCE(htim->Instance, Channel));

  /* Check the TIM channel state */
  if (TIM_CHANNEL_STATE_GET(htim, Channel) != HAL_TIM_CHANNEL_STATE_READY)
 8004c02:	683b      	ldr	r3, [r7, #0]
 8004c04:	2b00      	cmp	r3, #0
 8004c06:	d109      	bne.n	8004c1c <HAL_TIM_PWM_Start+0x24>
 8004c08:	687b      	ldr	r3, [r7, #4]
 8004c0a:	f893 303e 	ldrb.w	r3, [r3, #62]	; 0x3e
 8004c0e:	b2db      	uxtb	r3, r3
 8004c10:	2b01      	cmp	r3, #1
 8004c12:	bf14      	ite	ne
 8004c14:	2301      	movne	r3, #1
 8004c16:	2300      	moveq	r3, #0
 8004c18:	b2db      	uxtb	r3, r3
 8004c1a:	e022      	b.n	8004c62 <HAL_TIM_PWM_Start+0x6a>
 8004c1c:	683b      	ldr	r3, [r7, #0]
 8004c1e:	2b04      	cmp	r3, #4
 8004c20:	d109      	bne.n	8004c36 <HAL_TIM_PWM_Start+0x3e>
 8004c22:	687b      	ldr	r3, [r7, #4]
 8004c24:	f893 303f 	ldrb.w	r3, [r3, #63]	; 0x3f
 8004c28:	b2db      	uxtb	r3, r3
 8004c2a:	2b01      	cmp	r3, #1
 8004c2c:	bf14      	ite	ne
 8004c2e:	2301      	movne	r3, #1
 8004c30:	2300      	moveq	r3, #0
 8004c32:	b2db      	uxtb	r3, r3
 8004c34:	e015      	b.n	8004c62 <HAL_TIM_PWM_Start+0x6a>
 8004c36:	683b      	ldr	r3, [r7, #0]
 8004c38:	2b08      	cmp	r3, #8
 8004c3a:	d109      	bne.n	8004c50 <HAL_TIM_PWM_Start+0x58>
 8004c3c:	687b      	ldr	r3, [r7, #4]
 8004c3e:	f893 3040 	ldrb.w	r3, [r3, #64]	; 0x40
 8004c42:	b2db      	uxtb	r3, r3
 8004c44:	2b01      	cmp	r3, #1
 8004c46:	bf14      	ite	ne
 8004c48:	2301      	movne	r3, #1
 8004c4a:	2300      	moveq	r3, #0
 8004c4c:	b2db      	uxtb	r3, r3
 8004c4e:	e008      	b.n	8004c62 <HAL_TIM_PWM_Start+0x6a>
 8004c50:	687b      	ldr	r3, [r7, #4]
 8004c52:	f893 3041 	ldrb.w	r3, [r3, #65]	; 0x41
 8004c56:	b2db      	uxtb	r3, r3
 8004c58:	2b01      	cmp	r3, #1
 8004c5a:	bf14      	ite	ne
 8004c5c:	2301      	movne	r3, #1
 8004c5e:	2300      	moveq	r3, #0
 8004c60:	b2db      	uxtb	r3, r3
 8004c62:	2b00      	cmp	r3, #0
 8004c64:	d001      	beq.n	8004c6a <HAL_TIM_PWM_Start+0x72>
  {
    return HAL_ERROR;
 8004c66:	2301      	movs	r3, #1
 8004c68:	e05e      	b.n	8004d28 <HAL_TIM_PWM_Start+0x130>
  }

  /* Set the TIM channel state */
  TIM_CHANNEL_STATE_SET(htim, Channel, HAL_TIM_CHANNEL_STATE_BUSY);
 8004c6a:	683b      	ldr	r3, [r7, #0]
 8004c6c:	2b00      	cmp	r3, #0
 8004c6e:	d104      	bne.n	8004c7a <HAL_TIM_PWM_Start+0x82>
 8004c70:	687b      	ldr	r3, [r7, #4]
 8004c72:	2202      	movs	r2, #2
 8004c74:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
 8004c78:	e013      	b.n	8004ca2 <HAL_TIM_PWM_Start+0xaa>
 8004c7a:	683b      	ldr	r3, [r7, #0]
 8004c7c:	2b04      	cmp	r3, #4
 8004c7e:	d104      	bne.n	8004c8a <HAL_TIM_PWM_Start+0x92>
 8004c80:	687b      	ldr	r3, [r7, #4]
 8004c82:	2202      	movs	r2, #2
 8004c84:	f883 203f 	strb.w	r2, [r3, #63]	; 0x3f
 8004c88:	e00b      	b.n	8004ca2 <HAL_TIM_PWM_Start+0xaa>
 8004c8a:	683b      	ldr	r3, [r7, #0]
 8004c8c:	2b08      	cmp	r3, #8
 8004c8e:	d104      	bne.n	8004c9a <HAL_TIM_PWM_Start+0xa2>
 8004c90:	687b      	ldr	r3, [r7, #4]
 8004c92:	2202      	movs	r2, #2
 8004c94:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40
 8004c98:	e003      	b.n	8004ca2 <HAL_TIM_PWM_Start+0xaa>
 8004c9a:	687b      	ldr	r3, [r7, #4]
 8004c9c:	2202      	movs	r2, #2
 8004c9e:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41

  /* Enable the Capture compare channel */
  TIM_CCxChannelCmd(htim->Instance, Channel, TIM_CCx_ENABLE);
 8004ca2:	687b      	ldr	r3, [r7, #4]
 8004ca4:	681b      	ldr	r3, [r3, #0]
 8004ca6:	2201      	movs	r2, #1
 8004ca8:	6839      	ldr	r1, [r7, #0]
 8004caa:	4618      	mov	r0, r3
 8004cac:	f000 fd7c 	bl	80057a8 <TIM_CCxChannelCmd>

  if (IS_TIM_BREAK_INSTANCE(htim->Instance) != RESET)
 8004cb0:	687b      	ldr	r3, [r7, #4]
 8004cb2:	681b      	ldr	r3, [r3, #0]
 8004cb4:	4a1e      	ldr	r2, [pc, #120]	; (8004d30 <HAL_TIM_PWM_Start+0x138>)
 8004cb6:	4293      	cmp	r3, r2
 8004cb8:	d107      	bne.n	8004cca <HAL_TIM_PWM_Start+0xd2>
  {
    /* Enable the main output */
    __HAL_TIM_MOE_ENABLE(htim);
 8004cba:	687b      	ldr	r3, [r7, #4]
 8004cbc:	681b      	ldr	r3, [r3, #0]
 8004cbe:	6c5a      	ldr	r2, [r3, #68]	; 0x44
 8004cc0:	687b      	ldr	r3, [r7, #4]
 8004cc2:	681b      	ldr	r3, [r3, #0]
 8004cc4:	f442 4200 	orr.w	r2, r2, #32768	; 0x8000
 8004cc8:	645a      	str	r2, [r3, #68]	; 0x44
  }

  /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 8004cca:	687b      	ldr	r3, [r7, #4]
 8004ccc:	681b      	ldr	r3, [r3, #0]
 8004cce:	4a18      	ldr	r2, [pc, #96]	; (8004d30 <HAL_TIM_PWM_Start+0x138>)
 8004cd0:	4293      	cmp	r3, r2
 8004cd2:	d00e      	beq.n	8004cf2 <HAL_TIM_PWM_Start+0xfa>
 8004cd4:	687b      	ldr	r3, [r7, #4]
 8004cd6:	681b      	ldr	r3, [r3, #0]
 8004cd8:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8004cdc:	d009      	beq.n	8004cf2 <HAL_TIM_PWM_Start+0xfa>
 8004cde:	687b      	ldr	r3, [r7, #4]
 8004ce0:	681b      	ldr	r3, [r3, #0]
 8004ce2:	4a14      	ldr	r2, [pc, #80]	; (8004d34 <HAL_TIM_PWM_Start+0x13c>)
 8004ce4:	4293      	cmp	r3, r2
 8004ce6:	d004      	beq.n	8004cf2 <HAL_TIM_PWM_Start+0xfa>
 8004ce8:	687b      	ldr	r3, [r7, #4]
 8004cea:	681b      	ldr	r3, [r3, #0]
 8004cec:	4a12      	ldr	r2, [pc, #72]	; (8004d38 <HAL_TIM_PWM_Start+0x140>)
 8004cee:	4293      	cmp	r3, r2
 8004cf0:	d111      	bne.n	8004d16 <HAL_TIM_PWM_Start+0x11e>
  {
    tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 8004cf2:	687b      	ldr	r3, [r7, #4]
 8004cf4:	681b      	ldr	r3, [r3, #0]
 8004cf6:	689b      	ldr	r3, [r3, #8]
 8004cf8:	f003 0307 	and.w	r3, r3, #7
 8004cfc:	60fb      	str	r3, [r7, #12]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8004cfe:	68fb      	ldr	r3, [r7, #12]
 8004d00:	2b06      	cmp	r3, #6
 8004d02:	d010      	beq.n	8004d26 <HAL_TIM_PWM_Start+0x12e>
    {
      __HAL_TIM_ENABLE(htim);
 8004d04:	687b      	ldr	r3, [r7, #4]
 8004d06:	681b      	ldr	r3, [r3, #0]
 8004d08:	681a      	ldr	r2, [r3, #0]
 8004d0a:	687b      	ldr	r3, [r7, #4]
 8004d0c:	681b      	ldr	r3, [r3, #0]
 8004d0e:	f042 0201 	orr.w	r2, r2, #1
 8004d12:	601a      	str	r2, [r3, #0]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8004d14:	e007      	b.n	8004d26 <HAL_TIM_PWM_Start+0x12e>
    }
  }
  else
  {
    __HAL_TIM_ENABLE(htim);
 8004d16:	687b      	ldr	r3, [r7, #4]
 8004d18:	681b      	ldr	r3, [r3, #0]
 8004d1a:	681a      	ldr	r2, [r3, #0]
 8004d1c:	687b      	ldr	r3, [r7, #4]
 8004d1e:	681b      	ldr	r3, [r3, #0]
 8004d20:	f042 0201 	orr.w	r2, r2, #1
 8004d24:	601a      	str	r2, [r3, #0]
  }

  /* Return function status */
  return HAL_OK;
 8004d26:	2300      	movs	r3, #0
}
 8004d28:	4618      	mov	r0, r3
 8004d2a:	3710      	adds	r7, #16
 8004d2c:	46bd      	mov	sp, r7
 8004d2e:	bd80      	pop	{r7, pc}
 8004d30:	40012c00 	.word	0x40012c00
 8004d34:	40000400 	.word	0x40000400
 8004d38:	40000800 	.word	0x40000800

08004d3c <HAL_TIM_IRQHandler>:
  * @brief  This function handles TIM interrupts requests.
  * @param  htim TIM  handle
  * @retval None
  */
void HAL_TIM_IRQHandler(TIM_HandleTypeDef *htim)
{
 8004d3c:	b580      	push	{r7, lr}
 8004d3e:	b082      	sub	sp, #8
 8004d40:	af00      	add	r7, sp, #0
 8004d42:	6078      	str	r0, [r7, #4]
  /* Capture compare 1 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC1) != RESET)
 8004d44:	687b      	ldr	r3, [r7, #4]
 8004d46:	681b      	ldr	r3, [r3, #0]
 8004d48:	691b      	ldr	r3, [r3, #16]
 8004d4a:	f003 0302 	and.w	r3, r3, #2
 8004d4e:	2b02      	cmp	r3, #2
 8004d50:	d122      	bne.n	8004d98 <HAL_TIM_IRQHandler+0x5c>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC1) != RESET)
 8004d52:	687b      	ldr	r3, [r7, #4]
 8004d54:	681b      	ldr	r3, [r3, #0]
 8004d56:	68db      	ldr	r3, [r3, #12]
 8004d58:	f003 0302 	and.w	r3, r3, #2
 8004d5c:	2b02      	cmp	r3, #2
 8004d5e:	d11b      	bne.n	8004d98 <HAL_TIM_IRQHandler+0x5c>
    {
      {
        __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC1);
 8004d60:	687b      	ldr	r3, [r7, #4]
 8004d62:	681b      	ldr	r3, [r3, #0]
 8004d64:	f06f 0202 	mvn.w	r2, #2
 8004d68:	611a      	str	r2, [r3, #16]
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_1;
 8004d6a:	687b      	ldr	r3, [r7, #4]
 8004d6c:	2201      	movs	r2, #1
 8004d6e:	771a      	strb	r2, [r3, #28]

        /* Input capture event */
        if ((htim->Instance->CCMR1 & TIM_CCMR1_CC1S) != 0x00U)
 8004d70:	687b      	ldr	r3, [r7, #4]
 8004d72:	681b      	ldr	r3, [r3, #0]
 8004d74:	699b      	ldr	r3, [r3, #24]
 8004d76:	f003 0303 	and.w	r3, r3, #3
 8004d7a:	2b00      	cmp	r3, #0
 8004d7c:	d003      	beq.n	8004d86 <HAL_TIM_IRQHandler+0x4a>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->IC_CaptureCallback(htim);
#else
          HAL_TIM_IC_CaptureCallback(htim);
 8004d7e:	6878      	ldr	r0, [r7, #4]
 8004d80:	f000 fa76 	bl	8005270 <HAL_TIM_IC_CaptureCallback>
 8004d84:	e005      	b.n	8004d92 <HAL_TIM_IRQHandler+0x56>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->OC_DelayElapsedCallback(htim);
          htim->PWM_PulseFinishedCallback(htim);
#else
          HAL_TIM_OC_DelayElapsedCallback(htim);
 8004d86:	6878      	ldr	r0, [r7, #4]
 8004d88:	f000 fa69 	bl	800525e <HAL_TIM_OC_DelayElapsedCallback>
          HAL_TIM_PWM_PulseFinishedCallback(htim);
 8004d8c:	6878      	ldr	r0, [r7, #4]
 8004d8e:	f000 fa78 	bl	8005282 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
        }
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8004d92:	687b      	ldr	r3, [r7, #4]
 8004d94:	2200      	movs	r2, #0
 8004d96:	771a      	strb	r2, [r3, #28]
      }
    }
  }
  /* Capture compare 2 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC2) != RESET)
 8004d98:	687b      	ldr	r3, [r7, #4]
 8004d9a:	681b      	ldr	r3, [r3, #0]
 8004d9c:	691b      	ldr	r3, [r3, #16]
 8004d9e:	f003 0304 	and.w	r3, r3, #4
 8004da2:	2b04      	cmp	r3, #4
 8004da4:	d122      	bne.n	8004dec <HAL_TIM_IRQHandler+0xb0>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC2) != RESET)
 8004da6:	687b      	ldr	r3, [r7, #4]
 8004da8:	681b      	ldr	r3, [r3, #0]
 8004daa:	68db      	ldr	r3, [r3, #12]
 8004dac:	f003 0304 	and.w	r3, r3, #4
 8004db0:	2b04      	cmp	r3, #4
 8004db2:	d11b      	bne.n	8004dec <HAL_TIM_IRQHandler+0xb0>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC2);
 8004db4:	687b      	ldr	r3, [r7, #4]
 8004db6:	681b      	ldr	r3, [r3, #0]
 8004db8:	f06f 0204 	mvn.w	r2, #4
 8004dbc:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_2;
 8004dbe:	687b      	ldr	r3, [r7, #4]
 8004dc0:	2202      	movs	r2, #2
 8004dc2:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR1 & TIM_CCMR1_CC2S) != 0x00U)
 8004dc4:	687b      	ldr	r3, [r7, #4]
 8004dc6:	681b      	ldr	r3, [r3, #0]
 8004dc8:	699b      	ldr	r3, [r3, #24]
 8004dca:	f403 7340 	and.w	r3, r3, #768	; 0x300
 8004dce:	2b00      	cmp	r3, #0
 8004dd0:	d003      	beq.n	8004dda <HAL_TIM_IRQHandler+0x9e>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 8004dd2:	6878      	ldr	r0, [r7, #4]
 8004dd4:	f000 fa4c 	bl	8005270 <HAL_TIM_IC_CaptureCallback>
 8004dd8:	e005      	b.n	8004de6 <HAL_TIM_IRQHandler+0xaa>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 8004dda:	6878      	ldr	r0, [r7, #4]
 8004ddc:	f000 fa3f 	bl	800525e <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8004de0:	6878      	ldr	r0, [r7, #4]
 8004de2:	f000 fa4e 	bl	8005282 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8004de6:	687b      	ldr	r3, [r7, #4]
 8004de8:	2200      	movs	r2, #0
 8004dea:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 3 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC3) != RESET)
 8004dec:	687b      	ldr	r3, [r7, #4]
 8004dee:	681b      	ldr	r3, [r3, #0]
 8004df0:	691b      	ldr	r3, [r3, #16]
 8004df2:	f003 0308 	and.w	r3, r3, #8
 8004df6:	2b08      	cmp	r3, #8
 8004df8:	d122      	bne.n	8004e40 <HAL_TIM_IRQHandler+0x104>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC3) != RESET)
 8004dfa:	687b      	ldr	r3, [r7, #4]
 8004dfc:	681b      	ldr	r3, [r3, #0]
 8004dfe:	68db      	ldr	r3, [r3, #12]
 8004e00:	f003 0308 	and.w	r3, r3, #8
 8004e04:	2b08      	cmp	r3, #8
 8004e06:	d11b      	bne.n	8004e40 <HAL_TIM_IRQHandler+0x104>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC3);
 8004e08:	687b      	ldr	r3, [r7, #4]
 8004e0a:	681b      	ldr	r3, [r3, #0]
 8004e0c:	f06f 0208 	mvn.w	r2, #8
 8004e10:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_3;
 8004e12:	687b      	ldr	r3, [r7, #4]
 8004e14:	2204      	movs	r2, #4
 8004e16:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC3S) != 0x00U)
 8004e18:	687b      	ldr	r3, [r7, #4]
 8004e1a:	681b      	ldr	r3, [r3, #0]
 8004e1c:	69db      	ldr	r3, [r3, #28]
 8004e1e:	f003 0303 	and.w	r3, r3, #3
 8004e22:	2b00      	cmp	r3, #0
 8004e24:	d003      	beq.n	8004e2e <HAL_TIM_IRQHandler+0xf2>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 8004e26:	6878      	ldr	r0, [r7, #4]
 8004e28:	f000 fa22 	bl	8005270 <HAL_TIM_IC_CaptureCallback>
 8004e2c:	e005      	b.n	8004e3a <HAL_TIM_IRQHandler+0xfe>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 8004e2e:	6878      	ldr	r0, [r7, #4]
 8004e30:	f000 fa15 	bl	800525e <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8004e34:	6878      	ldr	r0, [r7, #4]
 8004e36:	f000 fa24 	bl	8005282 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8004e3a:	687b      	ldr	r3, [r7, #4]
 8004e3c:	2200      	movs	r2, #0
 8004e3e:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 4 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC4) != RESET)
 8004e40:	687b      	ldr	r3, [r7, #4]
 8004e42:	681b      	ldr	r3, [r3, #0]
 8004e44:	691b      	ldr	r3, [r3, #16]
 8004e46:	f003 0310 	and.w	r3, r3, #16
 8004e4a:	2b10      	cmp	r3, #16
 8004e4c:	d122      	bne.n	8004e94 <HAL_TIM_IRQHandler+0x158>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC4) != RESET)
 8004e4e:	687b      	ldr	r3, [r7, #4]
 8004e50:	681b      	ldr	r3, [r3, #0]
 8004e52:	68db      	ldr	r3, [r3, #12]
 8004e54:	f003 0310 	and.w	r3, r3, #16
 8004e58:	2b10      	cmp	r3, #16
 8004e5a:	d11b      	bne.n	8004e94 <HAL_TIM_IRQHandler+0x158>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC4);
 8004e5c:	687b      	ldr	r3, [r7, #4]
 8004e5e:	681b      	ldr	r3, [r3, #0]
 8004e60:	f06f 0210 	mvn.w	r2, #16
 8004e64:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_4;
 8004e66:	687b      	ldr	r3, [r7, #4]
 8004e68:	2208      	movs	r2, #8
 8004e6a:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC4S) != 0x00U)
 8004e6c:	687b      	ldr	r3, [r7, #4]
 8004e6e:	681b      	ldr	r3, [r3, #0]
 8004e70:	69db      	ldr	r3, [r3, #28]
 8004e72:	f403 7340 	and.w	r3, r3, #768	; 0x300
 8004e76:	2b00      	cmp	r3, #0
 8004e78:	d003      	beq.n	8004e82 <HAL_TIM_IRQHandler+0x146>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 8004e7a:	6878      	ldr	r0, [r7, #4]
 8004e7c:	f000 f9f8 	bl	8005270 <HAL_TIM_IC_CaptureCallback>
 8004e80:	e005      	b.n	8004e8e <HAL_TIM_IRQHandler+0x152>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 8004e82:	6878      	ldr	r0, [r7, #4]
 8004e84:	f000 f9eb 	bl	800525e <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8004e88:	6878      	ldr	r0, [r7, #4]
 8004e8a:	f000 f9fa 	bl	8005282 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8004e8e:	687b      	ldr	r3, [r7, #4]
 8004e90:	2200      	movs	r2, #0
 8004e92:	771a      	strb	r2, [r3, #28]
    }
  }
  /* TIM Update event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_UPDATE) != RESET)
 8004e94:	687b      	ldr	r3, [r7, #4]
 8004e96:	681b      	ldr	r3, [r3, #0]
 8004e98:	691b      	ldr	r3, [r3, #16]
 8004e9a:	f003 0301 	and.w	r3, r3, #1
 8004e9e:	2b01      	cmp	r3, #1
 8004ea0:	d10e      	bne.n	8004ec0 <HAL_TIM_IRQHandler+0x184>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_UPDATE) != RESET)
 8004ea2:	687b      	ldr	r3, [r7, #4]
 8004ea4:	681b      	ldr	r3, [r3, #0]
 8004ea6:	68db      	ldr	r3, [r3, #12]
 8004ea8:	f003 0301 	and.w	r3, r3, #1
 8004eac:	2b01      	cmp	r3, #1
 8004eae:	d107      	bne.n	8004ec0 <HAL_TIM_IRQHandler+0x184>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_UPDATE);
 8004eb0:	687b      	ldr	r3, [r7, #4]
 8004eb2:	681b      	ldr	r3, [r3, #0]
 8004eb4:	f06f 0201 	mvn.w	r2, #1
 8004eb8:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->PeriodElapsedCallback(htim);
#else
      HAL_TIM_PeriodElapsedCallback(htim);
 8004eba:	6878      	ldr	r0, [r7, #4]
 8004ebc:	f7fc f892 	bl	8000fe4 <HAL_TIM_PeriodElapsedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Break input event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_BREAK) != RESET)
 8004ec0:	687b      	ldr	r3, [r7, #4]
 8004ec2:	681b      	ldr	r3, [r3, #0]
 8004ec4:	691b      	ldr	r3, [r3, #16]
 8004ec6:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8004eca:	2b80      	cmp	r3, #128	; 0x80
 8004ecc:	d10e      	bne.n	8004eec <HAL_TIM_IRQHandler+0x1b0>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_BREAK) != RESET)
 8004ece:	687b      	ldr	r3, [r7, #4]
 8004ed0:	681b      	ldr	r3, [r3, #0]
 8004ed2:	68db      	ldr	r3, [r3, #12]
 8004ed4:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8004ed8:	2b80      	cmp	r3, #128	; 0x80
 8004eda:	d107      	bne.n	8004eec <HAL_TIM_IRQHandler+0x1b0>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_BREAK);
 8004edc:	687b      	ldr	r3, [r7, #4]
 8004ede:	681b      	ldr	r3, [r3, #0]
 8004ee0:	f06f 0280 	mvn.w	r2, #128	; 0x80
 8004ee4:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->BreakCallback(htim);
#else
      HAL_TIMEx_BreakCallback(htim);
 8004ee6:	6878      	ldr	r0, [r7, #4]
 8004ee8:	f000 fce9 	bl	80058be <HAL_TIMEx_BreakCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Trigger detection event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_TRIGGER) != RESET)
 8004eec:	687b      	ldr	r3, [r7, #4]
 8004eee:	681b      	ldr	r3, [r3, #0]
 8004ef0:	691b      	ldr	r3, [r3, #16]
 8004ef2:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8004ef6:	2b40      	cmp	r3, #64	; 0x40
 8004ef8:	d10e      	bne.n	8004f18 <HAL_TIM_IRQHandler+0x1dc>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_TRIGGER) != RESET)
 8004efa:	687b      	ldr	r3, [r7, #4]
 8004efc:	681b      	ldr	r3, [r3, #0]
 8004efe:	68db      	ldr	r3, [r3, #12]
 8004f00:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8004f04:	2b40      	cmp	r3, #64	; 0x40
 8004f06:	d107      	bne.n	8004f18 <HAL_TIM_IRQHandler+0x1dc>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_TRIGGER);
 8004f08:	687b      	ldr	r3, [r7, #4]
 8004f0a:	681b      	ldr	r3, [r3, #0]
 8004f0c:	f06f 0240 	mvn.w	r2, #64	; 0x40
 8004f10:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->TriggerCallback(htim);
#else
      HAL_TIM_TriggerCallback(htim);
 8004f12:	6878      	ldr	r0, [r7, #4]
 8004f14:	f000 f9be 	bl	8005294 <HAL_TIM_TriggerCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM commutation event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_COM) != RESET)
 8004f18:	687b      	ldr	r3, [r7, #4]
 8004f1a:	681b      	ldr	r3, [r3, #0]
 8004f1c:	691b      	ldr	r3, [r3, #16]
 8004f1e:	f003 0320 	and.w	r3, r3, #32
 8004f22:	2b20      	cmp	r3, #32
 8004f24:	d10e      	bne.n	8004f44 <HAL_TIM_IRQHandler+0x208>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_COM) != RESET)
 8004f26:	687b      	ldr	r3, [r7, #4]
 8004f28:	681b      	ldr	r3, [r3, #0]
 8004f2a:	68db      	ldr	r3, [r3, #12]
 8004f2c:	f003 0320 	and.w	r3, r3, #32
 8004f30:	2b20      	cmp	r3, #32
 8004f32:	d107      	bne.n	8004f44 <HAL_TIM_IRQHandler+0x208>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_FLAG_COM);
 8004f34:	687b      	ldr	r3, [r7, #4]
 8004f36:	681b      	ldr	r3, [r3, #0]
 8004f38:	f06f 0220 	mvn.w	r2, #32
 8004f3c:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->CommutationCallback(htim);
#else
      HAL_TIMEx_CommutCallback(htim);
 8004f3e:	6878      	ldr	r0, [r7, #4]
 8004f40:	f000 fcb4 	bl	80058ac <HAL_TIMEx_CommutCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
}
 8004f44:	bf00      	nop
 8004f46:	3708      	adds	r7, #8
 8004f48:	46bd      	mov	sp, r7
 8004f4a:	bd80      	pop	{r7, pc}

08004f4c <HAL_TIM_PWM_ConfigChannel>:
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_ConfigChannel(TIM_HandleTypeDef *htim,
                                            const TIM_OC_InitTypeDef *sConfig,
                                            uint32_t Channel)
{
 8004f4c:	b580      	push	{r7, lr}
 8004f4e:	b086      	sub	sp, #24
 8004f50:	af00      	add	r7, sp, #0
 8004f52:	60f8      	str	r0, [r7, #12]
 8004f54:	60b9      	str	r1, [r7, #8]
 8004f56:	607a      	str	r2, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 8004f58:	2300      	movs	r3, #0
 8004f5a:	75fb      	strb	r3, [r7, #23]
  assert_param(IS_TIM_PWM_MODE(sConfig->OCMode));
  assert_param(IS_TIM_OC_POLARITY(sConfig->OCPolarity));
  assert_param(IS_TIM_FAST_STATE(sConfig->OCFastMode));

  /* Process Locked */
  __HAL_LOCK(htim);
 8004f5c:	68fb      	ldr	r3, [r7, #12]
 8004f5e:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 8004f62:	2b01      	cmp	r3, #1
 8004f64:	d101      	bne.n	8004f6a <HAL_TIM_PWM_ConfigChannel+0x1e>
 8004f66:	2302      	movs	r3, #2
 8004f68:	e0ae      	b.n	80050c8 <HAL_TIM_PWM_ConfigChannel+0x17c>
 8004f6a:	68fb      	ldr	r3, [r7, #12]
 8004f6c:	2201      	movs	r2, #1
 8004f6e:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  switch (Channel)
 8004f72:	687b      	ldr	r3, [r7, #4]
 8004f74:	2b0c      	cmp	r3, #12
 8004f76:	f200 809f 	bhi.w	80050b8 <HAL_TIM_PWM_ConfigChannel+0x16c>
 8004f7a:	a201      	add	r2, pc, #4	; (adr r2, 8004f80 <HAL_TIM_PWM_ConfigChannel+0x34>)
 8004f7c:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8004f80:	08004fb5 	.word	0x08004fb5
 8004f84:	080050b9 	.word	0x080050b9
 8004f88:	080050b9 	.word	0x080050b9
 8004f8c:	080050b9 	.word	0x080050b9
 8004f90:	08004ff5 	.word	0x08004ff5
 8004f94:	080050b9 	.word	0x080050b9
 8004f98:	080050b9 	.word	0x080050b9
 8004f9c:	080050b9 	.word	0x080050b9
 8004fa0:	08005037 	.word	0x08005037
 8004fa4:	080050b9 	.word	0x080050b9
 8004fa8:	080050b9 	.word	0x080050b9
 8004fac:	080050b9 	.word	0x080050b9
 8004fb0:	08005077 	.word	0x08005077
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC1_INSTANCE(htim->Instance));

      /* Configure the Channel 1 in PWM mode */
      TIM_OC1_SetConfig(htim->Instance, sConfig);
 8004fb4:	68fb      	ldr	r3, [r7, #12]
 8004fb6:	681b      	ldr	r3, [r3, #0]
 8004fb8:	68b9      	ldr	r1, [r7, #8]
 8004fba:	4618      	mov	r0, r3
 8004fbc:	f000 f9d6 	bl	800536c <TIM_OC1_SetConfig>

      /* Set the Preload enable bit for channel1 */
      htim->Instance->CCMR1 |= TIM_CCMR1_OC1PE;
 8004fc0:	68fb      	ldr	r3, [r7, #12]
 8004fc2:	681b      	ldr	r3, [r3, #0]
 8004fc4:	699a      	ldr	r2, [r3, #24]
 8004fc6:	68fb      	ldr	r3, [r7, #12]
 8004fc8:	681b      	ldr	r3, [r3, #0]
 8004fca:	f042 0208 	orr.w	r2, r2, #8
 8004fce:	619a      	str	r2, [r3, #24]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR1 &= ~TIM_CCMR1_OC1FE;
 8004fd0:	68fb      	ldr	r3, [r7, #12]
 8004fd2:	681b      	ldr	r3, [r3, #0]
 8004fd4:	699a      	ldr	r2, [r3, #24]
 8004fd6:	68fb      	ldr	r3, [r7, #12]
 8004fd8:	681b      	ldr	r3, [r3, #0]
 8004fda:	f022 0204 	bic.w	r2, r2, #4
 8004fde:	619a      	str	r2, [r3, #24]
      htim->Instance->CCMR1 |= sConfig->OCFastMode;
 8004fe0:	68fb      	ldr	r3, [r7, #12]
 8004fe2:	681b      	ldr	r3, [r3, #0]
 8004fe4:	6999      	ldr	r1, [r3, #24]
 8004fe6:	68bb      	ldr	r3, [r7, #8]
 8004fe8:	691a      	ldr	r2, [r3, #16]
 8004fea:	68fb      	ldr	r3, [r7, #12]
 8004fec:	681b      	ldr	r3, [r3, #0]
 8004fee:	430a      	orrs	r2, r1
 8004ff0:	619a      	str	r2, [r3, #24]
      break;
 8004ff2:	e064      	b.n	80050be <HAL_TIM_PWM_ConfigChannel+0x172>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC2_INSTANCE(htim->Instance));

      /* Configure the Channel 2 in PWM mode */
      TIM_OC2_SetConfig(htim->Instance, sConfig);
 8004ff4:	68fb      	ldr	r3, [r7, #12]
 8004ff6:	681b      	ldr	r3, [r3, #0]
 8004ff8:	68b9      	ldr	r1, [r7, #8]
 8004ffa:	4618      	mov	r0, r3
 8004ffc:	f000 fa1c 	bl	8005438 <TIM_OC2_SetConfig>

      /* Set the Preload enable bit for channel2 */
      htim->Instance->CCMR1 |= TIM_CCMR1_OC2PE;
 8005000:	68fb      	ldr	r3, [r7, #12]
 8005002:	681b      	ldr	r3, [r3, #0]
 8005004:	699a      	ldr	r2, [r3, #24]
 8005006:	68fb      	ldr	r3, [r7, #12]
 8005008:	681b      	ldr	r3, [r3, #0]
 800500a:	f442 6200 	orr.w	r2, r2, #2048	; 0x800
 800500e:	619a      	str	r2, [r3, #24]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR1 &= ~TIM_CCMR1_OC2FE;
 8005010:	68fb      	ldr	r3, [r7, #12]
 8005012:	681b      	ldr	r3, [r3, #0]
 8005014:	699a      	ldr	r2, [r3, #24]
 8005016:	68fb      	ldr	r3, [r7, #12]
 8005018:	681b      	ldr	r3, [r3, #0]
 800501a:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 800501e:	619a      	str	r2, [r3, #24]
      htim->Instance->CCMR1 |= sConfig->OCFastMode << 8U;
 8005020:	68fb      	ldr	r3, [r7, #12]
 8005022:	681b      	ldr	r3, [r3, #0]
 8005024:	6999      	ldr	r1, [r3, #24]
 8005026:	68bb      	ldr	r3, [r7, #8]
 8005028:	691b      	ldr	r3, [r3, #16]
 800502a:	021a      	lsls	r2, r3, #8
 800502c:	68fb      	ldr	r3, [r7, #12]
 800502e:	681b      	ldr	r3, [r3, #0]
 8005030:	430a      	orrs	r2, r1
 8005032:	619a      	str	r2, [r3, #24]
      break;
 8005034:	e043      	b.n	80050be <HAL_TIM_PWM_ConfigChannel+0x172>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC3_INSTANCE(htim->Instance));

      /* Configure the Channel 3 in PWM mode */
      TIM_OC3_SetConfig(htim->Instance, sConfig);
 8005036:	68fb      	ldr	r3, [r7, #12]
 8005038:	681b      	ldr	r3, [r3, #0]
 800503a:	68b9      	ldr	r1, [r7, #8]
 800503c:	4618      	mov	r0, r3
 800503e:	f000 fa65 	bl	800550c <TIM_OC3_SetConfig>

      /* Set the Preload enable bit for channel3 */
      htim->Instance->CCMR2 |= TIM_CCMR2_OC3PE;
 8005042:	68fb      	ldr	r3, [r7, #12]
 8005044:	681b      	ldr	r3, [r3, #0]
 8005046:	69da      	ldr	r2, [r3, #28]
 8005048:	68fb      	ldr	r3, [r7, #12]
 800504a:	681b      	ldr	r3, [r3, #0]
 800504c:	f042 0208 	orr.w	r2, r2, #8
 8005050:	61da      	str	r2, [r3, #28]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR2 &= ~TIM_CCMR2_OC3FE;
 8005052:	68fb      	ldr	r3, [r7, #12]
 8005054:	681b      	ldr	r3, [r3, #0]
 8005056:	69da      	ldr	r2, [r3, #28]
 8005058:	68fb      	ldr	r3, [r7, #12]
 800505a:	681b      	ldr	r3, [r3, #0]
 800505c:	f022 0204 	bic.w	r2, r2, #4
 8005060:	61da      	str	r2, [r3, #28]
      htim->Instance->CCMR2 |= sConfig->OCFastMode;
 8005062:	68fb      	ldr	r3, [r7, #12]
 8005064:	681b      	ldr	r3, [r3, #0]
 8005066:	69d9      	ldr	r1, [r3, #28]
 8005068:	68bb      	ldr	r3, [r7, #8]
 800506a:	691a      	ldr	r2, [r3, #16]
 800506c:	68fb      	ldr	r3, [r7, #12]
 800506e:	681b      	ldr	r3, [r3, #0]
 8005070:	430a      	orrs	r2, r1
 8005072:	61da      	str	r2, [r3, #28]
      break;
 8005074:	e023      	b.n	80050be <HAL_TIM_PWM_ConfigChannel+0x172>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC4_INSTANCE(htim->Instance));

      /* Configure the Channel 4 in PWM mode */
      TIM_OC4_SetConfig(htim->Instance, sConfig);
 8005076:	68fb      	ldr	r3, [r7, #12]
 8005078:	681b      	ldr	r3, [r3, #0]
 800507a:	68b9      	ldr	r1, [r7, #8]
 800507c:	4618      	mov	r0, r3
 800507e:	f000 faaf 	bl	80055e0 <TIM_OC4_SetConfig>

      /* Set the Preload enable bit for channel4 */
      htim->Instance->CCMR2 |= TIM_CCMR2_OC4PE;
 8005082:	68fb      	ldr	r3, [r7, #12]
 8005084:	681b      	ldr	r3, [r3, #0]
 8005086:	69da      	ldr	r2, [r3, #28]
 8005088:	68fb      	ldr	r3, [r7, #12]
 800508a:	681b      	ldr	r3, [r3, #0]
 800508c:	f442 6200 	orr.w	r2, r2, #2048	; 0x800
 8005090:	61da      	str	r2, [r3, #28]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR2 &= ~TIM_CCMR2_OC4FE;
 8005092:	68fb      	ldr	r3, [r7, #12]
 8005094:	681b      	ldr	r3, [r3, #0]
 8005096:	69da      	ldr	r2, [r3, #28]
 8005098:	68fb      	ldr	r3, [r7, #12]
 800509a:	681b      	ldr	r3, [r3, #0]
 800509c:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 80050a0:	61da      	str	r2, [r3, #28]
      htim->Instance->CCMR2 |= sConfig->OCFastMode << 8U;
 80050a2:	68fb      	ldr	r3, [r7, #12]
 80050a4:	681b      	ldr	r3, [r3, #0]
 80050a6:	69d9      	ldr	r1, [r3, #28]
 80050a8:	68bb      	ldr	r3, [r7, #8]
 80050aa:	691b      	ldr	r3, [r3, #16]
 80050ac:	021a      	lsls	r2, r3, #8
 80050ae:	68fb      	ldr	r3, [r7, #12]
 80050b0:	681b      	ldr	r3, [r3, #0]
 80050b2:	430a      	orrs	r2, r1
 80050b4:	61da      	str	r2, [r3, #28]
      break;
 80050b6:	e002      	b.n	80050be <HAL_TIM_PWM_ConfigChannel+0x172>
    }

    default:
      status = HAL_ERROR;
 80050b8:	2301      	movs	r3, #1
 80050ba:	75fb      	strb	r3, [r7, #23]
      break;
 80050bc:	bf00      	nop
  }

  __HAL_UNLOCK(htim);
 80050be:	68fb      	ldr	r3, [r7, #12]
 80050c0:	2200      	movs	r2, #0
 80050c2:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  return status;
 80050c6:	7dfb      	ldrb	r3, [r7, #23]
}
 80050c8:	4618      	mov	r0, r3
 80050ca:	3718      	adds	r7, #24
 80050cc:	46bd      	mov	sp, r7
 80050ce:	bd80      	pop	{r7, pc}

080050d0 <HAL_TIM_ConfigClockSource>:
  * @param  sClockSourceConfig pointer to a TIM_ClockConfigTypeDef structure that
  *         contains the clock source information for the TIM peripheral.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_ConfigClockSource(TIM_HandleTypeDef *htim, const TIM_ClockConfigTypeDef *sClockSourceConfig)
{
 80050d0:	b580      	push	{r7, lr}
 80050d2:	b084      	sub	sp, #16
 80050d4:	af00      	add	r7, sp, #0
 80050d6:	6078      	str	r0, [r7, #4]
 80050d8:	6039      	str	r1, [r7, #0]
  HAL_StatusTypeDef status = HAL_OK;
 80050da:	2300      	movs	r3, #0
 80050dc:	73fb      	strb	r3, [r7, #15]
  uint32_t tmpsmcr;

  /* Process Locked */
  __HAL_LOCK(htim);
 80050de:	687b      	ldr	r3, [r7, #4]
 80050e0:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 80050e4:	2b01      	cmp	r3, #1
 80050e6:	d101      	bne.n	80050ec <HAL_TIM_ConfigClockSource+0x1c>
 80050e8:	2302      	movs	r3, #2
 80050ea:	e0b4      	b.n	8005256 <HAL_TIM_ConfigClockSource+0x186>
 80050ec:	687b      	ldr	r3, [r7, #4]
 80050ee:	2201      	movs	r2, #1
 80050f0:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  htim->State = HAL_TIM_STATE_BUSY;
 80050f4:	687b      	ldr	r3, [r7, #4]
 80050f6:	2202      	movs	r2, #2
 80050f8:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Check the parameters */
  assert_param(IS_TIM_CLOCKSOURCE(sClockSourceConfig->ClockSource));

  /* Reset the SMS, TS, ECE, ETPS and ETRF bits */
  tmpsmcr = htim->Instance->SMCR;
 80050fc:	687b      	ldr	r3, [r7, #4]
 80050fe:	681b      	ldr	r3, [r3, #0]
 8005100:	689b      	ldr	r3, [r3, #8]
 8005102:	60bb      	str	r3, [r7, #8]
  tmpsmcr &= ~(TIM_SMCR_SMS | TIM_SMCR_TS);
 8005104:	68bb      	ldr	r3, [r7, #8]
 8005106:	f023 0377 	bic.w	r3, r3, #119	; 0x77
 800510a:	60bb      	str	r3, [r7, #8]
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 800510c:	68bb      	ldr	r3, [r7, #8]
 800510e:	f423 437f 	bic.w	r3, r3, #65280	; 0xff00
 8005112:	60bb      	str	r3, [r7, #8]
  htim->Instance->SMCR = tmpsmcr;
 8005114:	687b      	ldr	r3, [r7, #4]
 8005116:	681b      	ldr	r3, [r3, #0]
 8005118:	68ba      	ldr	r2, [r7, #8]
 800511a:	609a      	str	r2, [r3, #8]

  switch (sClockSourceConfig->ClockSource)
 800511c:	683b      	ldr	r3, [r7, #0]
 800511e:	681b      	ldr	r3, [r3, #0]
 8005120:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 8005124:	d03e      	beq.n	80051a4 <HAL_TIM_ConfigClockSource+0xd4>
 8005126:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 800512a:	f200 8087 	bhi.w	800523c <HAL_TIM_ConfigClockSource+0x16c>
 800512e:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 8005132:	f000 8086 	beq.w	8005242 <HAL_TIM_ConfigClockSource+0x172>
 8005136:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 800513a:	d87f      	bhi.n	800523c <HAL_TIM_ConfigClockSource+0x16c>
 800513c:	2b70      	cmp	r3, #112	; 0x70
 800513e:	d01a      	beq.n	8005176 <HAL_TIM_ConfigClockSource+0xa6>
 8005140:	2b70      	cmp	r3, #112	; 0x70
 8005142:	d87b      	bhi.n	800523c <HAL_TIM_ConfigClockSource+0x16c>
 8005144:	2b60      	cmp	r3, #96	; 0x60
 8005146:	d050      	beq.n	80051ea <HAL_TIM_ConfigClockSource+0x11a>
 8005148:	2b60      	cmp	r3, #96	; 0x60
 800514a:	d877      	bhi.n	800523c <HAL_TIM_ConfigClockSource+0x16c>
 800514c:	2b50      	cmp	r3, #80	; 0x50
 800514e:	d03c      	beq.n	80051ca <HAL_TIM_ConfigClockSource+0xfa>
 8005150:	2b50      	cmp	r3, #80	; 0x50
 8005152:	d873      	bhi.n	800523c <HAL_TIM_ConfigClockSource+0x16c>
 8005154:	2b40      	cmp	r3, #64	; 0x40
 8005156:	d058      	beq.n	800520a <HAL_TIM_ConfigClockSource+0x13a>
 8005158:	2b40      	cmp	r3, #64	; 0x40
 800515a:	d86f      	bhi.n	800523c <HAL_TIM_ConfigClockSource+0x16c>
 800515c:	2b30      	cmp	r3, #48	; 0x30
 800515e:	d064      	beq.n	800522a <HAL_TIM_ConfigClockSource+0x15a>
 8005160:	2b30      	cmp	r3, #48	; 0x30
 8005162:	d86b      	bhi.n	800523c <HAL_TIM_ConfigClockSource+0x16c>
 8005164:	2b20      	cmp	r3, #32
 8005166:	d060      	beq.n	800522a <HAL_TIM_ConfigClockSource+0x15a>
 8005168:	2b20      	cmp	r3, #32
 800516a:	d867      	bhi.n	800523c <HAL_TIM_ConfigClockSource+0x16c>
 800516c:	2b00      	cmp	r3, #0
 800516e:	d05c      	beq.n	800522a <HAL_TIM_ConfigClockSource+0x15a>
 8005170:	2b10      	cmp	r3, #16
 8005172:	d05a      	beq.n	800522a <HAL_TIM_ConfigClockSource+0x15a>
 8005174:	e062      	b.n	800523c <HAL_TIM_ConfigClockSource+0x16c>
      assert_param(IS_TIM_CLOCKPRESCALER(sClockSourceConfig->ClockPrescaler));
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      /* Configure the ETR Clock source */
      TIM_ETR_SetConfig(htim->Instance,
 8005176:	687b      	ldr	r3, [r7, #4]
 8005178:	6818      	ldr	r0, [r3, #0]
                        sClockSourceConfig->ClockPrescaler,
 800517a:	683b      	ldr	r3, [r7, #0]
 800517c:	6899      	ldr	r1, [r3, #8]
                        sClockSourceConfig->ClockPolarity,
 800517e:	683b      	ldr	r3, [r7, #0]
 8005180:	685a      	ldr	r2, [r3, #4]
                        sClockSourceConfig->ClockFilter);
 8005182:	683b      	ldr	r3, [r7, #0]
 8005184:	68db      	ldr	r3, [r3, #12]
      TIM_ETR_SetConfig(htim->Instance,
 8005186:	f000 faf0 	bl	800576a <TIM_ETR_SetConfig>

      /* Select the External clock mode1 and the ETRF trigger */
      tmpsmcr = htim->Instance->SMCR;
 800518a:	687b      	ldr	r3, [r7, #4]
 800518c:	681b      	ldr	r3, [r3, #0]
 800518e:	689b      	ldr	r3, [r3, #8]
 8005190:	60bb      	str	r3, [r7, #8]
      tmpsmcr |= (TIM_SLAVEMODE_EXTERNAL1 | TIM_CLOCKSOURCE_ETRMODE1);
 8005192:	68bb      	ldr	r3, [r7, #8]
 8005194:	f043 0377 	orr.w	r3, r3, #119	; 0x77
 8005198:	60bb      	str	r3, [r7, #8]
      /* Write to TIMx SMCR */
      htim->Instance->SMCR = tmpsmcr;
 800519a:	687b      	ldr	r3, [r7, #4]
 800519c:	681b      	ldr	r3, [r3, #0]
 800519e:	68ba      	ldr	r2, [r7, #8]
 80051a0:	609a      	str	r2, [r3, #8]
      break;
 80051a2:	e04f      	b.n	8005244 <HAL_TIM_ConfigClockSource+0x174>
      assert_param(IS_TIM_CLOCKPRESCALER(sClockSourceConfig->ClockPrescaler));
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      /* Configure the ETR Clock source */
      TIM_ETR_SetConfig(htim->Instance,
 80051a4:	687b      	ldr	r3, [r7, #4]
 80051a6:	6818      	ldr	r0, [r3, #0]
                        sClockSourceConfig->ClockPrescaler,
 80051a8:	683b      	ldr	r3, [r7, #0]
 80051aa:	6899      	ldr	r1, [r3, #8]
                        sClockSourceConfig->ClockPolarity,
 80051ac:	683b      	ldr	r3, [r7, #0]
 80051ae:	685a      	ldr	r2, [r3, #4]
                        sClockSourceConfig->ClockFilter);
 80051b0:	683b      	ldr	r3, [r7, #0]
 80051b2:	68db      	ldr	r3, [r3, #12]
      TIM_ETR_SetConfig(htim->Instance,
 80051b4:	f000 fad9 	bl	800576a <TIM_ETR_SetConfig>
      /* Enable the External clock mode2 */
      htim->Instance->SMCR |= TIM_SMCR_ECE;
 80051b8:	687b      	ldr	r3, [r7, #4]
 80051ba:	681b      	ldr	r3, [r3, #0]
 80051bc:	689a      	ldr	r2, [r3, #8]
 80051be:	687b      	ldr	r3, [r7, #4]
 80051c0:	681b      	ldr	r3, [r3, #0]
 80051c2:	f442 4280 	orr.w	r2, r2, #16384	; 0x4000
 80051c6:	609a      	str	r2, [r3, #8]
      break;
 80051c8:	e03c      	b.n	8005244 <HAL_TIM_ConfigClockSource+0x174>

      /* Check TI1 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI1_ConfigInputStage(htim->Instance,
 80051ca:	687b      	ldr	r3, [r7, #4]
 80051cc:	6818      	ldr	r0, [r3, #0]
                               sClockSourceConfig->ClockPolarity,
 80051ce:	683b      	ldr	r3, [r7, #0]
 80051d0:	6859      	ldr	r1, [r3, #4]
                               sClockSourceConfig->ClockFilter);
 80051d2:	683b      	ldr	r3, [r7, #0]
 80051d4:	68db      	ldr	r3, [r3, #12]
      TIM_TI1_ConfigInputStage(htim->Instance,
 80051d6:	461a      	mov	r2, r3
 80051d8:	f000 fa50 	bl	800567c <TIM_TI1_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI1);
 80051dc:	687b      	ldr	r3, [r7, #4]
 80051de:	681b      	ldr	r3, [r3, #0]
 80051e0:	2150      	movs	r1, #80	; 0x50
 80051e2:	4618      	mov	r0, r3
 80051e4:	f000 faa7 	bl	8005736 <TIM_ITRx_SetConfig>
      break;
 80051e8:	e02c      	b.n	8005244 <HAL_TIM_ConfigClockSource+0x174>

      /* Check TI2 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI2_ConfigInputStage(htim->Instance,
 80051ea:	687b      	ldr	r3, [r7, #4]
 80051ec:	6818      	ldr	r0, [r3, #0]
                               sClockSourceConfig->ClockPolarity,
 80051ee:	683b      	ldr	r3, [r7, #0]
 80051f0:	6859      	ldr	r1, [r3, #4]
                               sClockSourceConfig->ClockFilter);
 80051f2:	683b      	ldr	r3, [r7, #0]
 80051f4:	68db      	ldr	r3, [r3, #12]
      TIM_TI2_ConfigInputStage(htim->Instance,
 80051f6:	461a      	mov	r2, r3
 80051f8:	f000 fa6e 	bl	80056d8 <TIM_TI2_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI2);
 80051fc:	687b      	ldr	r3, [r7, #4]
 80051fe:	681b      	ldr	r3, [r3, #0]
 8005200:	2160      	movs	r1, #96	; 0x60
 8005202:	4618      	mov	r0, r3
 8005204:	f000 fa97 	bl	8005736 <TIM_ITRx_SetConfig>
      break;
 8005208:	e01c      	b.n	8005244 <HAL_TIM_ConfigClockSource+0x174>

      /* Check TI1 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI1_ConfigInputStage(htim->Instance,
 800520a:	687b      	ldr	r3, [r7, #4]
 800520c:	6818      	ldr	r0, [r3, #0]
                               sClockSourceConfig->ClockPolarity,
 800520e:	683b      	ldr	r3, [r7, #0]
 8005210:	6859      	ldr	r1, [r3, #4]
                               sClockSourceConfig->ClockFilter);
 8005212:	683b      	ldr	r3, [r7, #0]
 8005214:	68db      	ldr	r3, [r3, #12]
      TIM_TI1_ConfigInputStage(htim->Instance,
 8005216:	461a      	mov	r2, r3
 8005218:	f000 fa30 	bl	800567c <TIM_TI1_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI1ED);
 800521c:	687b      	ldr	r3, [r7, #4]
 800521e:	681b      	ldr	r3, [r3, #0]
 8005220:	2140      	movs	r1, #64	; 0x40
 8005222:	4618      	mov	r0, r3
 8005224:	f000 fa87 	bl	8005736 <TIM_ITRx_SetConfig>
      break;
 8005228:	e00c      	b.n	8005244 <HAL_TIM_ConfigClockSource+0x174>
    case TIM_CLOCKSOURCE_ITR3:
    {
      /* Check whether or not the timer instance supports internal trigger input */
      assert_param(IS_TIM_CLOCKSOURCE_ITRX_INSTANCE(htim->Instance));

      TIM_ITRx_SetConfig(htim->Instance, sClockSourceConfig->ClockSource);
 800522a:	687b      	ldr	r3, [r7, #4]
 800522c:	681a      	ldr	r2, [r3, #0]
 800522e:	683b      	ldr	r3, [r7, #0]
 8005230:	681b      	ldr	r3, [r3, #0]
 8005232:	4619      	mov	r1, r3
 8005234:	4610      	mov	r0, r2
 8005236:	f000 fa7e 	bl	8005736 <TIM_ITRx_SetConfig>
      break;
 800523a:	e003      	b.n	8005244 <HAL_TIM_ConfigClockSource+0x174>
    }

    default:
      status = HAL_ERROR;
 800523c:	2301      	movs	r3, #1
 800523e:	73fb      	strb	r3, [r7, #15]
      break;
 8005240:	e000      	b.n	8005244 <HAL_TIM_ConfigClockSource+0x174>
      break;
 8005242:	bf00      	nop
  }
  htim->State = HAL_TIM_STATE_READY;
 8005244:	687b      	ldr	r3, [r7, #4]
 8005246:	2201      	movs	r2, #1
 8005248:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  __HAL_UNLOCK(htim);
 800524c:	687b      	ldr	r3, [r7, #4]
 800524e:	2200      	movs	r2, #0
 8005250:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  return status;
 8005254:	7bfb      	ldrb	r3, [r7, #15]
}
 8005256:	4618      	mov	r0, r3
 8005258:	3710      	adds	r7, #16
 800525a:	46bd      	mov	sp, r7
 800525c:	bd80      	pop	{r7, pc}

0800525e <HAL_TIM_OC_DelayElapsedCallback>:
  * @brief  Output Compare callback in non-blocking mode
  * @param  htim TIM OC handle
  * @retval None
  */
__weak void HAL_TIM_OC_DelayElapsedCallback(TIM_HandleTypeDef *htim)
{
 800525e:	b480      	push	{r7}
 8005260:	b083      	sub	sp, #12
 8005262:	af00      	add	r7, sp, #0
 8005264:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_OC_DelayElapsedCallback could be implemented in the user file
   */
}
 8005266:	bf00      	nop
 8005268:	370c      	adds	r7, #12
 800526a:	46bd      	mov	sp, r7
 800526c:	bc80      	pop	{r7}
 800526e:	4770      	bx	lr

08005270 <HAL_TIM_IC_CaptureCallback>:
  * @brief  Input Capture callback in non-blocking mode
  * @param  htim TIM IC handle
  * @retval None
  */
__weak void HAL_TIM_IC_CaptureCallback(TIM_HandleTypeDef *htim)
{
 8005270:	b480      	push	{r7}
 8005272:	b083      	sub	sp, #12
 8005274:	af00      	add	r7, sp, #0
 8005276:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_IC_CaptureCallback could be implemented in the user file
   */
}
 8005278:	bf00      	nop
 800527a:	370c      	adds	r7, #12
 800527c:	46bd      	mov	sp, r7
 800527e:	bc80      	pop	{r7}
 8005280:	4770      	bx	lr

08005282 <HAL_TIM_PWM_PulseFinishedCallback>:
  * @brief  PWM Pulse finished callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_PWM_PulseFinishedCallback(TIM_HandleTypeDef *htim)
{
 8005282:	b480      	push	{r7}
 8005284:	b083      	sub	sp, #12
 8005286:	af00      	add	r7, sp, #0
 8005288:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_PWM_PulseFinishedCallback could be implemented in the user file
   */
}
 800528a:	bf00      	nop
 800528c:	370c      	adds	r7, #12
 800528e:	46bd      	mov	sp, r7
 8005290:	bc80      	pop	{r7}
 8005292:	4770      	bx	lr

08005294 <HAL_TIM_TriggerCallback>:
  * @brief  Hall Trigger detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_TriggerCallback(TIM_HandleTypeDef *htim)
{
 8005294:	b480      	push	{r7}
 8005296:	b083      	sub	sp, #12
 8005298:	af00      	add	r7, sp, #0
 800529a:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_TriggerCallback could be implemented in the user file
   */
}
 800529c:	bf00      	nop
 800529e:	370c      	adds	r7, #12
 80052a0:	46bd      	mov	sp, r7
 80052a2:	bc80      	pop	{r7}
 80052a4:	4770      	bx	lr
	...

080052a8 <TIM_Base_SetConfig>:
  * @param  TIMx TIM peripheral
  * @param  Structure TIM Base configuration structure
  * @retval None
  */
void TIM_Base_SetConfig(TIM_TypeDef *TIMx, const TIM_Base_InitTypeDef *Structure)
{
 80052a8:	b480      	push	{r7}
 80052aa:	b085      	sub	sp, #20
 80052ac:	af00      	add	r7, sp, #0
 80052ae:	6078      	str	r0, [r7, #4]
 80052b0:	6039      	str	r1, [r7, #0]
  uint32_t tmpcr1;
  tmpcr1 = TIMx->CR1;
 80052b2:	687b      	ldr	r3, [r7, #4]
 80052b4:	681b      	ldr	r3, [r3, #0]
 80052b6:	60fb      	str	r3, [r7, #12]

  /* Set TIM Time Base Unit parameters ---------------------------------------*/
  if (IS_TIM_COUNTER_MODE_SELECT_INSTANCE(TIMx))
 80052b8:	687b      	ldr	r3, [r7, #4]
 80052ba:	4a29      	ldr	r2, [pc, #164]	; (8005360 <TIM_Base_SetConfig+0xb8>)
 80052bc:	4293      	cmp	r3, r2
 80052be:	d00b      	beq.n	80052d8 <TIM_Base_SetConfig+0x30>
 80052c0:	687b      	ldr	r3, [r7, #4]
 80052c2:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 80052c6:	d007      	beq.n	80052d8 <TIM_Base_SetConfig+0x30>
 80052c8:	687b      	ldr	r3, [r7, #4]
 80052ca:	4a26      	ldr	r2, [pc, #152]	; (8005364 <TIM_Base_SetConfig+0xbc>)
 80052cc:	4293      	cmp	r3, r2
 80052ce:	d003      	beq.n	80052d8 <TIM_Base_SetConfig+0x30>
 80052d0:	687b      	ldr	r3, [r7, #4]
 80052d2:	4a25      	ldr	r2, [pc, #148]	; (8005368 <TIM_Base_SetConfig+0xc0>)
 80052d4:	4293      	cmp	r3, r2
 80052d6:	d108      	bne.n	80052ea <TIM_Base_SetConfig+0x42>
  {
    /* Select the Counter Mode */
    tmpcr1 &= ~(TIM_CR1_DIR | TIM_CR1_CMS);
 80052d8:	68fb      	ldr	r3, [r7, #12]
 80052da:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 80052de:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= Structure->CounterMode;
 80052e0:	683b      	ldr	r3, [r7, #0]
 80052e2:	685b      	ldr	r3, [r3, #4]
 80052e4:	68fa      	ldr	r2, [r7, #12]
 80052e6:	4313      	orrs	r3, r2
 80052e8:	60fb      	str	r3, [r7, #12]
  }

  if (IS_TIM_CLOCK_DIVISION_INSTANCE(TIMx))
 80052ea:	687b      	ldr	r3, [r7, #4]
 80052ec:	4a1c      	ldr	r2, [pc, #112]	; (8005360 <TIM_Base_SetConfig+0xb8>)
 80052ee:	4293      	cmp	r3, r2
 80052f0:	d00b      	beq.n	800530a <TIM_Base_SetConfig+0x62>
 80052f2:	687b      	ldr	r3, [r7, #4]
 80052f4:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 80052f8:	d007      	beq.n	800530a <TIM_Base_SetConfig+0x62>
 80052fa:	687b      	ldr	r3, [r7, #4]
 80052fc:	4a19      	ldr	r2, [pc, #100]	; (8005364 <TIM_Base_SetConfig+0xbc>)
 80052fe:	4293      	cmp	r3, r2
 8005300:	d003      	beq.n	800530a <TIM_Base_SetConfig+0x62>
 8005302:	687b      	ldr	r3, [r7, #4]
 8005304:	4a18      	ldr	r2, [pc, #96]	; (8005368 <TIM_Base_SetConfig+0xc0>)
 8005306:	4293      	cmp	r3, r2
 8005308:	d108      	bne.n	800531c <TIM_Base_SetConfig+0x74>
  {
    /* Set the clock division */
    tmpcr1 &= ~TIM_CR1_CKD;
 800530a:	68fb      	ldr	r3, [r7, #12]
 800530c:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 8005310:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= (uint32_t)Structure->ClockDivision;
 8005312:	683b      	ldr	r3, [r7, #0]
 8005314:	68db      	ldr	r3, [r3, #12]
 8005316:	68fa      	ldr	r2, [r7, #12]
 8005318:	4313      	orrs	r3, r2
 800531a:	60fb      	str	r3, [r7, #12]
  }

  /* Set the auto-reload preload */
  MODIFY_REG(tmpcr1, TIM_CR1_ARPE, Structure->AutoReloadPreload);
 800531c:	68fb      	ldr	r3, [r7, #12]
 800531e:	f023 0280 	bic.w	r2, r3, #128	; 0x80
 8005322:	683b      	ldr	r3, [r7, #0]
 8005324:	695b      	ldr	r3, [r3, #20]
 8005326:	4313      	orrs	r3, r2
 8005328:	60fb      	str	r3, [r7, #12]

  TIMx->CR1 = tmpcr1;
 800532a:	687b      	ldr	r3, [r7, #4]
 800532c:	68fa      	ldr	r2, [r7, #12]
 800532e:	601a      	str	r2, [r3, #0]

  /* Set the Autoreload value */
  TIMx->ARR = (uint32_t)Structure->Period ;
 8005330:	683b      	ldr	r3, [r7, #0]
 8005332:	689a      	ldr	r2, [r3, #8]
 8005334:	687b      	ldr	r3, [r7, #4]
 8005336:	62da      	str	r2, [r3, #44]	; 0x2c

  /* Set the Prescaler value */
  TIMx->PSC = Structure->Prescaler;
 8005338:	683b      	ldr	r3, [r7, #0]
 800533a:	681a      	ldr	r2, [r3, #0]
 800533c:	687b      	ldr	r3, [r7, #4]
 800533e:	629a      	str	r2, [r3, #40]	; 0x28

  if (IS_TIM_REPETITION_COUNTER_INSTANCE(TIMx))
 8005340:	687b      	ldr	r3, [r7, #4]
 8005342:	4a07      	ldr	r2, [pc, #28]	; (8005360 <TIM_Base_SetConfig+0xb8>)
 8005344:	4293      	cmp	r3, r2
 8005346:	d103      	bne.n	8005350 <TIM_Base_SetConfig+0xa8>
  {
    /* Set the Repetition Counter value */
    TIMx->RCR = Structure->RepetitionCounter;
 8005348:	683b      	ldr	r3, [r7, #0]
 800534a:	691a      	ldr	r2, [r3, #16]
 800534c:	687b      	ldr	r3, [r7, #4]
 800534e:	631a      	str	r2, [r3, #48]	; 0x30
  }

  /* Generate an update event to reload the Prescaler
     and the repetition counter (only for advanced timer) value immediately */
  TIMx->EGR = TIM_EGR_UG;
 8005350:	687b      	ldr	r3, [r7, #4]
 8005352:	2201      	movs	r2, #1
 8005354:	615a      	str	r2, [r3, #20]
}
 8005356:	bf00      	nop
 8005358:	3714      	adds	r7, #20
 800535a:	46bd      	mov	sp, r7
 800535c:	bc80      	pop	{r7}
 800535e:	4770      	bx	lr
 8005360:	40012c00 	.word	0x40012c00
 8005364:	40000400 	.word	0x40000400
 8005368:	40000800 	.word	0x40000800

0800536c <TIM_OC1_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC1_SetConfig(TIM_TypeDef *TIMx, const TIM_OC_InitTypeDef *OC_Config)
{
 800536c:	b480      	push	{r7}
 800536e:	b087      	sub	sp, #28
 8005370:	af00      	add	r7, sp, #0
 8005372:	6078      	str	r0, [r7, #4]
 8005374:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 8005376:	687b      	ldr	r3, [r7, #4]
 8005378:	6a1b      	ldr	r3, [r3, #32]
 800537a:	617b      	str	r3, [r7, #20]

  /* Disable the Channel 1: Reset the CC1E Bit */
  TIMx->CCER &= ~TIM_CCER_CC1E;
 800537c:	687b      	ldr	r3, [r7, #4]
 800537e:	6a1b      	ldr	r3, [r3, #32]
 8005380:	f023 0201 	bic.w	r2, r3, #1
 8005384:	687b      	ldr	r3, [r7, #4]
 8005386:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8005388:	687b      	ldr	r3, [r7, #4]
 800538a:	685b      	ldr	r3, [r3, #4]
 800538c:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR1;
 800538e:	687b      	ldr	r3, [r7, #4]
 8005390:	699b      	ldr	r3, [r3, #24]
 8005392:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare Mode Bits */
  tmpccmrx &= ~TIM_CCMR1_OC1M;
 8005394:	68fb      	ldr	r3, [r7, #12]
 8005396:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 800539a:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR1_CC1S;
 800539c:	68fb      	ldr	r3, [r7, #12]
 800539e:	f023 0303 	bic.w	r3, r3, #3
 80053a2:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= OC_Config->OCMode;
 80053a4:	683b      	ldr	r3, [r7, #0]
 80053a6:	681b      	ldr	r3, [r3, #0]
 80053a8:	68fa      	ldr	r2, [r7, #12]
 80053aa:	4313      	orrs	r3, r2
 80053ac:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC1P;
 80053ae:	697b      	ldr	r3, [r7, #20]
 80053b0:	f023 0302 	bic.w	r3, r3, #2
 80053b4:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= OC_Config->OCPolarity;
 80053b6:	683b      	ldr	r3, [r7, #0]
 80053b8:	689b      	ldr	r3, [r3, #8]
 80053ba:	697a      	ldr	r2, [r7, #20]
 80053bc:	4313      	orrs	r3, r2
 80053be:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_1))
 80053c0:	687b      	ldr	r3, [r7, #4]
 80053c2:	4a1c      	ldr	r2, [pc, #112]	; (8005434 <TIM_OC1_SetConfig+0xc8>)
 80053c4:	4293      	cmp	r3, r2
 80053c6:	d10c      	bne.n	80053e2 <TIM_OC1_SetConfig+0x76>
  {
    /* Check parameters */
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC1NP;
 80053c8:	697b      	ldr	r3, [r7, #20]
 80053ca:	f023 0308 	bic.w	r3, r3, #8
 80053ce:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= OC_Config->OCNPolarity;
 80053d0:	683b      	ldr	r3, [r7, #0]
 80053d2:	68db      	ldr	r3, [r3, #12]
 80053d4:	697a      	ldr	r2, [r7, #20]
 80053d6:	4313      	orrs	r3, r2
 80053d8:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC1NE;
 80053da:	697b      	ldr	r3, [r7, #20]
 80053dc:	f023 0304 	bic.w	r3, r3, #4
 80053e0:	617b      	str	r3, [r7, #20]
  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 80053e2:	687b      	ldr	r3, [r7, #4]
 80053e4:	4a13      	ldr	r2, [pc, #76]	; (8005434 <TIM_OC1_SetConfig+0xc8>)
 80053e6:	4293      	cmp	r3, r2
 80053e8:	d111      	bne.n	800540e <TIM_OC1_SetConfig+0xa2>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS1;
 80053ea:	693b      	ldr	r3, [r7, #16]
 80053ec:	f423 7380 	bic.w	r3, r3, #256	; 0x100
 80053f0:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS1N;
 80053f2:	693b      	ldr	r3, [r7, #16]
 80053f4:	f423 7300 	bic.w	r3, r3, #512	; 0x200
 80053f8:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= OC_Config->OCIdleState;
 80053fa:	683b      	ldr	r3, [r7, #0]
 80053fc:	695b      	ldr	r3, [r3, #20]
 80053fe:	693a      	ldr	r2, [r7, #16]
 8005400:	4313      	orrs	r3, r2
 8005402:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= OC_Config->OCNIdleState;
 8005404:	683b      	ldr	r3, [r7, #0]
 8005406:	699b      	ldr	r3, [r3, #24]
 8005408:	693a      	ldr	r2, [r7, #16]
 800540a:	4313      	orrs	r3, r2
 800540c:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 800540e:	687b      	ldr	r3, [r7, #4]
 8005410:	693a      	ldr	r2, [r7, #16]
 8005412:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR1 */
  TIMx->CCMR1 = tmpccmrx;
 8005414:	687b      	ldr	r3, [r7, #4]
 8005416:	68fa      	ldr	r2, [r7, #12]
 8005418:	619a      	str	r2, [r3, #24]

  /* Set the Capture Compare Register value */
  TIMx->CCR1 = OC_Config->Pulse;
 800541a:	683b      	ldr	r3, [r7, #0]
 800541c:	685a      	ldr	r2, [r3, #4]
 800541e:	687b      	ldr	r3, [r7, #4]
 8005420:	635a      	str	r2, [r3, #52]	; 0x34

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8005422:	687b      	ldr	r3, [r7, #4]
 8005424:	697a      	ldr	r2, [r7, #20]
 8005426:	621a      	str	r2, [r3, #32]
}
 8005428:	bf00      	nop
 800542a:	371c      	adds	r7, #28
 800542c:	46bd      	mov	sp, r7
 800542e:	bc80      	pop	{r7}
 8005430:	4770      	bx	lr
 8005432:	bf00      	nop
 8005434:	40012c00 	.word	0x40012c00

08005438 <TIM_OC2_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
void TIM_OC2_SetConfig(TIM_TypeDef *TIMx, const TIM_OC_InitTypeDef *OC_Config)
{
 8005438:	b480      	push	{r7}
 800543a:	b087      	sub	sp, #28
 800543c:	af00      	add	r7, sp, #0
 800543e:	6078      	str	r0, [r7, #4]
 8005440:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 8005442:	687b      	ldr	r3, [r7, #4]
 8005444:	6a1b      	ldr	r3, [r3, #32]
 8005446:	617b      	str	r3, [r7, #20]

  /* Disable the Channel 2: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC2E;
 8005448:	687b      	ldr	r3, [r7, #4]
 800544a:	6a1b      	ldr	r3, [r3, #32]
 800544c:	f023 0210 	bic.w	r2, r3, #16
 8005450:	687b      	ldr	r3, [r7, #4]
 8005452:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8005454:	687b      	ldr	r3, [r7, #4]
 8005456:	685b      	ldr	r3, [r3, #4]
 8005458:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR1;
 800545a:	687b      	ldr	r3, [r7, #4]
 800545c:	699b      	ldr	r3, [r3, #24]
 800545e:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR1_OC2M;
 8005460:	68fb      	ldr	r3, [r7, #12]
 8005462:	f423 43e0 	bic.w	r3, r3, #28672	; 0x7000
 8005466:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR1_CC2S;
 8005468:	68fb      	ldr	r3, [r7, #12]
 800546a:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 800546e:	60fb      	str	r3, [r7, #12]

  /* Select the Output Compare Mode */
  tmpccmrx |= (OC_Config->OCMode << 8U);
 8005470:	683b      	ldr	r3, [r7, #0]
 8005472:	681b      	ldr	r3, [r3, #0]
 8005474:	021b      	lsls	r3, r3, #8
 8005476:	68fa      	ldr	r2, [r7, #12]
 8005478:	4313      	orrs	r3, r2
 800547a:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC2P;
 800547c:	697b      	ldr	r3, [r7, #20]
 800547e:	f023 0320 	bic.w	r3, r3, #32
 8005482:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 4U);
 8005484:	683b      	ldr	r3, [r7, #0]
 8005486:	689b      	ldr	r3, [r3, #8]
 8005488:	011b      	lsls	r3, r3, #4
 800548a:	697a      	ldr	r2, [r7, #20]
 800548c:	4313      	orrs	r3, r2
 800548e:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_2))
 8005490:	687b      	ldr	r3, [r7, #4]
 8005492:	4a1d      	ldr	r2, [pc, #116]	; (8005508 <TIM_OC2_SetConfig+0xd0>)
 8005494:	4293      	cmp	r3, r2
 8005496:	d10d      	bne.n	80054b4 <TIM_OC2_SetConfig+0x7c>
  {
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC2NP;
 8005498:	697b      	ldr	r3, [r7, #20]
 800549a:	f023 0380 	bic.w	r3, r3, #128	; 0x80
 800549e:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= (OC_Config->OCNPolarity << 4U);
 80054a0:	683b      	ldr	r3, [r7, #0]
 80054a2:	68db      	ldr	r3, [r3, #12]
 80054a4:	011b      	lsls	r3, r3, #4
 80054a6:	697a      	ldr	r2, [r7, #20]
 80054a8:	4313      	orrs	r3, r2
 80054aa:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC2NE;
 80054ac:	697b      	ldr	r3, [r7, #20]
 80054ae:	f023 0340 	bic.w	r3, r3, #64	; 0x40
 80054b2:	617b      	str	r3, [r7, #20]

  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 80054b4:	687b      	ldr	r3, [r7, #4]
 80054b6:	4a14      	ldr	r2, [pc, #80]	; (8005508 <TIM_OC2_SetConfig+0xd0>)
 80054b8:	4293      	cmp	r3, r2
 80054ba:	d113      	bne.n	80054e4 <TIM_OC2_SetConfig+0xac>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS2;
 80054bc:	693b      	ldr	r3, [r7, #16]
 80054be:	f423 6380 	bic.w	r3, r3, #1024	; 0x400
 80054c2:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS2N;
 80054c4:	693b      	ldr	r3, [r7, #16]
 80054c6:	f423 6300 	bic.w	r3, r3, #2048	; 0x800
 80054ca:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 2U);
 80054cc:	683b      	ldr	r3, [r7, #0]
 80054ce:	695b      	ldr	r3, [r3, #20]
 80054d0:	009b      	lsls	r3, r3, #2
 80054d2:	693a      	ldr	r2, [r7, #16]
 80054d4:	4313      	orrs	r3, r2
 80054d6:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= (OC_Config->OCNIdleState << 2U);
 80054d8:	683b      	ldr	r3, [r7, #0]
 80054da:	699b      	ldr	r3, [r3, #24]
 80054dc:	009b      	lsls	r3, r3, #2
 80054de:	693a      	ldr	r2, [r7, #16]
 80054e0:	4313      	orrs	r3, r2
 80054e2:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 80054e4:	687b      	ldr	r3, [r7, #4]
 80054e6:	693a      	ldr	r2, [r7, #16]
 80054e8:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR1 */
  TIMx->CCMR1 = tmpccmrx;
 80054ea:	687b      	ldr	r3, [r7, #4]
 80054ec:	68fa      	ldr	r2, [r7, #12]
 80054ee:	619a      	str	r2, [r3, #24]

  /* Set the Capture Compare Register value */
  TIMx->CCR2 = OC_Config->Pulse;
 80054f0:	683b      	ldr	r3, [r7, #0]
 80054f2:	685a      	ldr	r2, [r3, #4]
 80054f4:	687b      	ldr	r3, [r7, #4]
 80054f6:	639a      	str	r2, [r3, #56]	; 0x38

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 80054f8:	687b      	ldr	r3, [r7, #4]
 80054fa:	697a      	ldr	r2, [r7, #20]
 80054fc:	621a      	str	r2, [r3, #32]
}
 80054fe:	bf00      	nop
 8005500:	371c      	adds	r7, #28
 8005502:	46bd      	mov	sp, r7
 8005504:	bc80      	pop	{r7}
 8005506:	4770      	bx	lr
 8005508:	40012c00 	.word	0x40012c00

0800550c <TIM_OC3_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC3_SetConfig(TIM_TypeDef *TIMx, const TIM_OC_InitTypeDef *OC_Config)
{
 800550c:	b480      	push	{r7}
 800550e:	b087      	sub	sp, #28
 8005510:	af00      	add	r7, sp, #0
 8005512:	6078      	str	r0, [r7, #4]
 8005514:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 8005516:	687b      	ldr	r3, [r7, #4]
 8005518:	6a1b      	ldr	r3, [r3, #32]
 800551a:	617b      	str	r3, [r7, #20]

  /* Disable the Channel 3: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC3E;
 800551c:	687b      	ldr	r3, [r7, #4]
 800551e:	6a1b      	ldr	r3, [r3, #32]
 8005520:	f423 7280 	bic.w	r2, r3, #256	; 0x100
 8005524:	687b      	ldr	r3, [r7, #4]
 8005526:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8005528:	687b      	ldr	r3, [r7, #4]
 800552a:	685b      	ldr	r3, [r3, #4]
 800552c:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR2 register value */
  tmpccmrx = TIMx->CCMR2;
 800552e:	687b      	ldr	r3, [r7, #4]
 8005530:	69db      	ldr	r3, [r3, #28]
 8005532:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR2_OC3M;
 8005534:	68fb      	ldr	r3, [r7, #12]
 8005536:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 800553a:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR2_CC3S;
 800553c:	68fb      	ldr	r3, [r7, #12]
 800553e:	f023 0303 	bic.w	r3, r3, #3
 8005542:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= OC_Config->OCMode;
 8005544:	683b      	ldr	r3, [r7, #0]
 8005546:	681b      	ldr	r3, [r3, #0]
 8005548:	68fa      	ldr	r2, [r7, #12]
 800554a:	4313      	orrs	r3, r2
 800554c:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC3P;
 800554e:	697b      	ldr	r3, [r7, #20]
 8005550:	f423 7300 	bic.w	r3, r3, #512	; 0x200
 8005554:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 8U);
 8005556:	683b      	ldr	r3, [r7, #0]
 8005558:	689b      	ldr	r3, [r3, #8]
 800555a:	021b      	lsls	r3, r3, #8
 800555c:	697a      	ldr	r2, [r7, #20]
 800555e:	4313      	orrs	r3, r2
 8005560:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_3))
 8005562:	687b      	ldr	r3, [r7, #4]
 8005564:	4a1d      	ldr	r2, [pc, #116]	; (80055dc <TIM_OC3_SetConfig+0xd0>)
 8005566:	4293      	cmp	r3, r2
 8005568:	d10d      	bne.n	8005586 <TIM_OC3_SetConfig+0x7a>
  {
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC3NP;
 800556a:	697b      	ldr	r3, [r7, #20]
 800556c:	f423 6300 	bic.w	r3, r3, #2048	; 0x800
 8005570:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= (OC_Config->OCNPolarity << 8U);
 8005572:	683b      	ldr	r3, [r7, #0]
 8005574:	68db      	ldr	r3, [r3, #12]
 8005576:	021b      	lsls	r3, r3, #8
 8005578:	697a      	ldr	r2, [r7, #20]
 800557a:	4313      	orrs	r3, r2
 800557c:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC3NE;
 800557e:	697b      	ldr	r3, [r7, #20]
 8005580:	f423 6380 	bic.w	r3, r3, #1024	; 0x400
 8005584:	617b      	str	r3, [r7, #20]
  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8005586:	687b      	ldr	r3, [r7, #4]
 8005588:	4a14      	ldr	r2, [pc, #80]	; (80055dc <TIM_OC3_SetConfig+0xd0>)
 800558a:	4293      	cmp	r3, r2
 800558c:	d113      	bne.n	80055b6 <TIM_OC3_SetConfig+0xaa>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS3;
 800558e:	693b      	ldr	r3, [r7, #16]
 8005590:	f423 5380 	bic.w	r3, r3, #4096	; 0x1000
 8005594:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS3N;
 8005596:	693b      	ldr	r3, [r7, #16]
 8005598:	f423 5300 	bic.w	r3, r3, #8192	; 0x2000
 800559c:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 4U);
 800559e:	683b      	ldr	r3, [r7, #0]
 80055a0:	695b      	ldr	r3, [r3, #20]
 80055a2:	011b      	lsls	r3, r3, #4
 80055a4:	693a      	ldr	r2, [r7, #16]
 80055a6:	4313      	orrs	r3, r2
 80055a8:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= (OC_Config->OCNIdleState << 4U);
 80055aa:	683b      	ldr	r3, [r7, #0]
 80055ac:	699b      	ldr	r3, [r3, #24]
 80055ae:	011b      	lsls	r3, r3, #4
 80055b0:	693a      	ldr	r2, [r7, #16]
 80055b2:	4313      	orrs	r3, r2
 80055b4:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 80055b6:	687b      	ldr	r3, [r7, #4]
 80055b8:	693a      	ldr	r2, [r7, #16]
 80055ba:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR2 */
  TIMx->CCMR2 = tmpccmrx;
 80055bc:	687b      	ldr	r3, [r7, #4]
 80055be:	68fa      	ldr	r2, [r7, #12]
 80055c0:	61da      	str	r2, [r3, #28]

  /* Set the Capture Compare Register value */
  TIMx->CCR3 = OC_Config->Pulse;
 80055c2:	683b      	ldr	r3, [r7, #0]
 80055c4:	685a      	ldr	r2, [r3, #4]
 80055c6:	687b      	ldr	r3, [r7, #4]
 80055c8:	63da      	str	r2, [r3, #60]	; 0x3c

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 80055ca:	687b      	ldr	r3, [r7, #4]
 80055cc:	697a      	ldr	r2, [r7, #20]
 80055ce:	621a      	str	r2, [r3, #32]
}
 80055d0:	bf00      	nop
 80055d2:	371c      	adds	r7, #28
 80055d4:	46bd      	mov	sp, r7
 80055d6:	bc80      	pop	{r7}
 80055d8:	4770      	bx	lr
 80055da:	bf00      	nop
 80055dc:	40012c00 	.word	0x40012c00

080055e0 <TIM_OC4_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC4_SetConfig(TIM_TypeDef *TIMx, const TIM_OC_InitTypeDef *OC_Config)
{
 80055e0:	b480      	push	{r7}
 80055e2:	b087      	sub	sp, #28
 80055e4:	af00      	add	r7, sp, #0
 80055e6:	6078      	str	r0, [r7, #4]
 80055e8:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 80055ea:	687b      	ldr	r3, [r7, #4]
 80055ec:	6a1b      	ldr	r3, [r3, #32]
 80055ee:	613b      	str	r3, [r7, #16]

  /* Disable the Channel 4: Reset the CC4E Bit */
  TIMx->CCER &= ~TIM_CCER_CC4E;
 80055f0:	687b      	ldr	r3, [r7, #4]
 80055f2:	6a1b      	ldr	r3, [r3, #32]
 80055f4:	f423 5280 	bic.w	r2, r3, #4096	; 0x1000
 80055f8:	687b      	ldr	r3, [r7, #4]
 80055fa:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 80055fc:	687b      	ldr	r3, [r7, #4]
 80055fe:	685b      	ldr	r3, [r3, #4]
 8005600:	617b      	str	r3, [r7, #20]

  /* Get the TIMx CCMR2 register value */
  tmpccmrx = TIMx->CCMR2;
 8005602:	687b      	ldr	r3, [r7, #4]
 8005604:	69db      	ldr	r3, [r3, #28]
 8005606:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR2_OC4M;
 8005608:	68fb      	ldr	r3, [r7, #12]
 800560a:	f423 43e0 	bic.w	r3, r3, #28672	; 0x7000
 800560e:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR2_CC4S;
 8005610:	68fb      	ldr	r3, [r7, #12]
 8005612:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 8005616:	60fb      	str	r3, [r7, #12]

  /* Select the Output Compare Mode */
  tmpccmrx |= (OC_Config->OCMode << 8U);
 8005618:	683b      	ldr	r3, [r7, #0]
 800561a:	681b      	ldr	r3, [r3, #0]
 800561c:	021b      	lsls	r3, r3, #8
 800561e:	68fa      	ldr	r2, [r7, #12]
 8005620:	4313      	orrs	r3, r2
 8005622:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC4P;
 8005624:	693b      	ldr	r3, [r7, #16]
 8005626:	f423 5300 	bic.w	r3, r3, #8192	; 0x2000
 800562a:	613b      	str	r3, [r7, #16]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 12U);
 800562c:	683b      	ldr	r3, [r7, #0]
 800562e:	689b      	ldr	r3, [r3, #8]
 8005630:	031b      	lsls	r3, r3, #12
 8005632:	693a      	ldr	r2, [r7, #16]
 8005634:	4313      	orrs	r3, r2
 8005636:	613b      	str	r3, [r7, #16]

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8005638:	687b      	ldr	r3, [r7, #4]
 800563a:	4a0f      	ldr	r2, [pc, #60]	; (8005678 <TIM_OC4_SetConfig+0x98>)
 800563c:	4293      	cmp	r3, r2
 800563e:	d109      	bne.n	8005654 <TIM_OC4_SetConfig+0x74>
  {
    /* Check parameters */
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS4;
 8005640:	697b      	ldr	r3, [r7, #20]
 8005642:	f423 4380 	bic.w	r3, r3, #16384	; 0x4000
 8005646:	617b      	str	r3, [r7, #20]

    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 6U);
 8005648:	683b      	ldr	r3, [r7, #0]
 800564a:	695b      	ldr	r3, [r3, #20]
 800564c:	019b      	lsls	r3, r3, #6
 800564e:	697a      	ldr	r2, [r7, #20]
 8005650:	4313      	orrs	r3, r2
 8005652:	617b      	str	r3, [r7, #20]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8005654:	687b      	ldr	r3, [r7, #4]
 8005656:	697a      	ldr	r2, [r7, #20]
 8005658:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR2 */
  TIMx->CCMR2 = tmpccmrx;
 800565a:	687b      	ldr	r3, [r7, #4]
 800565c:	68fa      	ldr	r2, [r7, #12]
 800565e:	61da      	str	r2, [r3, #28]

  /* Set the Capture Compare Register value */
  TIMx->CCR4 = OC_Config->Pulse;
 8005660:	683b      	ldr	r3, [r7, #0]
 8005662:	685a      	ldr	r2, [r3, #4]
 8005664:	687b      	ldr	r3, [r7, #4]
 8005666:	641a      	str	r2, [r3, #64]	; 0x40

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8005668:	687b      	ldr	r3, [r7, #4]
 800566a:	693a      	ldr	r2, [r7, #16]
 800566c:	621a      	str	r2, [r3, #32]
}
 800566e:	bf00      	nop
 8005670:	371c      	adds	r7, #28
 8005672:	46bd      	mov	sp, r7
 8005674:	bc80      	pop	{r7}
 8005676:	4770      	bx	lr
 8005678:	40012c00 	.word	0x40012c00

0800567c <TIM_TI1_ConfigInputStage>:
  * @param  TIM_ICFilter Specifies the Input Capture Filter.
  *          This parameter must be a value between 0x00 and 0x0F.
  * @retval None
  */
static void TIM_TI1_ConfigInputStage(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICFilter)
{
 800567c:	b480      	push	{r7}
 800567e:	b087      	sub	sp, #28
 8005680:	af00      	add	r7, sp, #0
 8005682:	60f8      	str	r0, [r7, #12]
 8005684:	60b9      	str	r1, [r7, #8]
 8005686:	607a      	str	r2, [r7, #4]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 1: Reset the CC1E Bit */
  tmpccer = TIMx->CCER;
 8005688:	68fb      	ldr	r3, [r7, #12]
 800568a:	6a1b      	ldr	r3, [r3, #32]
 800568c:	617b      	str	r3, [r7, #20]
  TIMx->CCER &= ~TIM_CCER_CC1E;
 800568e:	68fb      	ldr	r3, [r7, #12]
 8005690:	6a1b      	ldr	r3, [r3, #32]
 8005692:	f023 0201 	bic.w	r2, r3, #1
 8005696:	68fb      	ldr	r3, [r7, #12]
 8005698:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 800569a:	68fb      	ldr	r3, [r7, #12]
 800569c:	699b      	ldr	r3, [r3, #24]
 800569e:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC1F;
 80056a0:	693b      	ldr	r3, [r7, #16]
 80056a2:	f023 03f0 	bic.w	r3, r3, #240	; 0xf0
 80056a6:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= (TIM_ICFilter << 4U);
 80056a8:	687b      	ldr	r3, [r7, #4]
 80056aa:	011b      	lsls	r3, r3, #4
 80056ac:	693a      	ldr	r2, [r7, #16]
 80056ae:	4313      	orrs	r3, r2
 80056b0:	613b      	str	r3, [r7, #16]

  /* Select the Polarity and set the CC1E Bit */
  tmpccer &= ~(TIM_CCER_CC1P | TIM_CCER_CC1NP);
 80056b2:	697b      	ldr	r3, [r7, #20]
 80056b4:	f023 030a 	bic.w	r3, r3, #10
 80056b8:	617b      	str	r3, [r7, #20]
  tmpccer |= TIM_ICPolarity;
 80056ba:	697a      	ldr	r2, [r7, #20]
 80056bc:	68bb      	ldr	r3, [r7, #8]
 80056be:	4313      	orrs	r3, r2
 80056c0:	617b      	str	r3, [r7, #20]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1;
 80056c2:	68fb      	ldr	r3, [r7, #12]
 80056c4:	693a      	ldr	r2, [r7, #16]
 80056c6:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 80056c8:	68fb      	ldr	r3, [r7, #12]
 80056ca:	697a      	ldr	r2, [r7, #20]
 80056cc:	621a      	str	r2, [r3, #32]
}
 80056ce:	bf00      	nop
 80056d0:	371c      	adds	r7, #28
 80056d2:	46bd      	mov	sp, r7
 80056d4:	bc80      	pop	{r7}
 80056d6:	4770      	bx	lr

080056d8 <TIM_TI2_ConfigInputStage>:
  * @param  TIM_ICFilter Specifies the Input Capture Filter.
  *          This parameter must be a value between 0x00 and 0x0F.
  * @retval None
  */
static void TIM_TI2_ConfigInputStage(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICFilter)
{
 80056d8:	b480      	push	{r7}
 80056da:	b087      	sub	sp, #28
 80056dc:	af00      	add	r7, sp, #0
 80056de:	60f8      	str	r0, [r7, #12]
 80056e0:	60b9      	str	r1, [r7, #8]
 80056e2:	607a      	str	r2, [r7, #4]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 2: Reset the CC2E Bit */
  tmpccer = TIMx->CCER;
 80056e4:	68fb      	ldr	r3, [r7, #12]
 80056e6:	6a1b      	ldr	r3, [r3, #32]
 80056e8:	617b      	str	r3, [r7, #20]
  TIMx->CCER &= ~TIM_CCER_CC2E;
 80056ea:	68fb      	ldr	r3, [r7, #12]
 80056ec:	6a1b      	ldr	r3, [r3, #32]
 80056ee:	f023 0210 	bic.w	r2, r3, #16
 80056f2:	68fb      	ldr	r3, [r7, #12]
 80056f4:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 80056f6:	68fb      	ldr	r3, [r7, #12]
 80056f8:	699b      	ldr	r3, [r3, #24]
 80056fa:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC2F;
 80056fc:	693b      	ldr	r3, [r7, #16]
 80056fe:	f423 4370 	bic.w	r3, r3, #61440	; 0xf000
 8005702:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= (TIM_ICFilter << 12U);
 8005704:	687b      	ldr	r3, [r7, #4]
 8005706:	031b      	lsls	r3, r3, #12
 8005708:	693a      	ldr	r2, [r7, #16]
 800570a:	4313      	orrs	r3, r2
 800570c:	613b      	str	r3, [r7, #16]

  /* Select the Polarity and set the CC2E Bit */
  tmpccer &= ~(TIM_CCER_CC2P | TIM_CCER_CC2NP);
 800570e:	697b      	ldr	r3, [r7, #20]
 8005710:	f023 03a0 	bic.w	r3, r3, #160	; 0xa0
 8005714:	617b      	str	r3, [r7, #20]
  tmpccer |= (TIM_ICPolarity << 4U);
 8005716:	68bb      	ldr	r3, [r7, #8]
 8005718:	011b      	lsls	r3, r3, #4
 800571a:	697a      	ldr	r2, [r7, #20]
 800571c:	4313      	orrs	r3, r2
 800571e:	617b      	str	r3, [r7, #20]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1 ;
 8005720:	68fb      	ldr	r3, [r7, #12]
 8005722:	693a      	ldr	r2, [r7, #16]
 8005724:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 8005726:	68fb      	ldr	r3, [r7, #12]
 8005728:	697a      	ldr	r2, [r7, #20]
 800572a:	621a      	str	r2, [r3, #32]
}
 800572c:	bf00      	nop
 800572e:	371c      	adds	r7, #28
 8005730:	46bd      	mov	sp, r7
 8005732:	bc80      	pop	{r7}
 8005734:	4770      	bx	lr

08005736 <TIM_ITRx_SetConfig>:
  *            @arg TIM_TS_TI2FP2: Filtered Timer Input 2
  *            @arg TIM_TS_ETRF: External Trigger input
  * @retval None
  */
static void TIM_ITRx_SetConfig(TIM_TypeDef *TIMx, uint32_t InputTriggerSource)
{
 8005736:	b480      	push	{r7}
 8005738:	b085      	sub	sp, #20
 800573a:	af00      	add	r7, sp, #0
 800573c:	6078      	str	r0, [r7, #4]
 800573e:	6039      	str	r1, [r7, #0]
  uint32_t tmpsmcr;

  /* Get the TIMx SMCR register value */
  tmpsmcr = TIMx->SMCR;
 8005740:	687b      	ldr	r3, [r7, #4]
 8005742:	689b      	ldr	r3, [r3, #8]
 8005744:	60fb      	str	r3, [r7, #12]
  /* Reset the TS Bits */
  tmpsmcr &= ~TIM_SMCR_TS;
 8005746:	68fb      	ldr	r3, [r7, #12]
 8005748:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 800574c:	60fb      	str	r3, [r7, #12]
  /* Set the Input Trigger source and the slave mode*/
  tmpsmcr |= (InputTriggerSource | TIM_SLAVEMODE_EXTERNAL1);
 800574e:	683a      	ldr	r2, [r7, #0]
 8005750:	68fb      	ldr	r3, [r7, #12]
 8005752:	4313      	orrs	r3, r2
 8005754:	f043 0307 	orr.w	r3, r3, #7
 8005758:	60fb      	str	r3, [r7, #12]
  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 800575a:	687b      	ldr	r3, [r7, #4]
 800575c:	68fa      	ldr	r2, [r7, #12]
 800575e:	609a      	str	r2, [r3, #8]
}
 8005760:	bf00      	nop
 8005762:	3714      	adds	r7, #20
 8005764:	46bd      	mov	sp, r7
 8005766:	bc80      	pop	{r7}
 8005768:	4770      	bx	lr

0800576a <TIM_ETR_SetConfig>:
  *          This parameter must be a value between 0x00 and 0x0F
  * @retval None
  */
void TIM_ETR_SetConfig(TIM_TypeDef *TIMx, uint32_t TIM_ExtTRGPrescaler,
                       uint32_t TIM_ExtTRGPolarity, uint32_t ExtTRGFilter)
{
 800576a:	b480      	push	{r7}
 800576c:	b087      	sub	sp, #28
 800576e:	af00      	add	r7, sp, #0
 8005770:	60f8      	str	r0, [r7, #12]
 8005772:	60b9      	str	r1, [r7, #8]
 8005774:	607a      	str	r2, [r7, #4]
 8005776:	603b      	str	r3, [r7, #0]
  uint32_t tmpsmcr;

  tmpsmcr = TIMx->SMCR;
 8005778:	68fb      	ldr	r3, [r7, #12]
 800577a:	689b      	ldr	r3, [r3, #8]
 800577c:	617b      	str	r3, [r7, #20]

  /* Reset the ETR Bits */
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 800577e:	697b      	ldr	r3, [r7, #20]
 8005780:	f423 437f 	bic.w	r3, r3, #65280	; 0xff00
 8005784:	617b      	str	r3, [r7, #20]

  /* Set the Prescaler, the Filter value and the Polarity */
  tmpsmcr |= (uint32_t)(TIM_ExtTRGPrescaler | (TIM_ExtTRGPolarity | (ExtTRGFilter << 8U)));
 8005786:	683b      	ldr	r3, [r7, #0]
 8005788:	021a      	lsls	r2, r3, #8
 800578a:	687b      	ldr	r3, [r7, #4]
 800578c:	431a      	orrs	r2, r3
 800578e:	68bb      	ldr	r3, [r7, #8]
 8005790:	4313      	orrs	r3, r2
 8005792:	697a      	ldr	r2, [r7, #20]
 8005794:	4313      	orrs	r3, r2
 8005796:	617b      	str	r3, [r7, #20]

  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 8005798:	68fb      	ldr	r3, [r7, #12]
 800579a:	697a      	ldr	r2, [r7, #20]
 800579c:	609a      	str	r2, [r3, #8]
}
 800579e:	bf00      	nop
 80057a0:	371c      	adds	r7, #28
 80057a2:	46bd      	mov	sp, r7
 80057a4:	bc80      	pop	{r7}
 80057a6:	4770      	bx	lr

080057a8 <TIM_CCxChannelCmd>:
  * @param  ChannelState specifies the TIM Channel CCxE bit new state.
  *          This parameter can be: TIM_CCx_ENABLE or TIM_CCx_DISABLE.
  * @retval None
  */
void TIM_CCxChannelCmd(TIM_TypeDef *TIMx, uint32_t Channel, uint32_t ChannelState)
{
 80057a8:	b480      	push	{r7}
 80057aa:	b087      	sub	sp, #28
 80057ac:	af00      	add	r7, sp, #0
 80057ae:	60f8      	str	r0, [r7, #12]
 80057b0:	60b9      	str	r1, [r7, #8]
 80057b2:	607a      	str	r2, [r7, #4]

  /* Check the parameters */
  assert_param(IS_TIM_CC1_INSTANCE(TIMx));
  assert_param(IS_TIM_CHANNELS(Channel));

  tmp = TIM_CCER_CC1E << (Channel & 0x1FU); /* 0x1FU = 31 bits max shift */
 80057b4:	68bb      	ldr	r3, [r7, #8]
 80057b6:	f003 031f 	and.w	r3, r3, #31
 80057ba:	2201      	movs	r2, #1
 80057bc:	fa02 f303 	lsl.w	r3, r2, r3
 80057c0:	617b      	str	r3, [r7, #20]

  /* Reset the CCxE Bit */
  TIMx->CCER &= ~tmp;
 80057c2:	68fb      	ldr	r3, [r7, #12]
 80057c4:	6a1a      	ldr	r2, [r3, #32]
 80057c6:	697b      	ldr	r3, [r7, #20]
 80057c8:	43db      	mvns	r3, r3
 80057ca:	401a      	ands	r2, r3
 80057cc:	68fb      	ldr	r3, [r7, #12]
 80057ce:	621a      	str	r2, [r3, #32]

  /* Set or reset the CCxE Bit */
  TIMx->CCER |= (uint32_t)(ChannelState << (Channel & 0x1FU)); /* 0x1FU = 31 bits max shift */
 80057d0:	68fb      	ldr	r3, [r7, #12]
 80057d2:	6a1a      	ldr	r2, [r3, #32]
 80057d4:	68bb      	ldr	r3, [r7, #8]
 80057d6:	f003 031f 	and.w	r3, r3, #31
 80057da:	6879      	ldr	r1, [r7, #4]
 80057dc:	fa01 f303 	lsl.w	r3, r1, r3
 80057e0:	431a      	orrs	r2, r3
 80057e2:	68fb      	ldr	r3, [r7, #12]
 80057e4:	621a      	str	r2, [r3, #32]
}
 80057e6:	bf00      	nop
 80057e8:	371c      	adds	r7, #28
 80057ea:	46bd      	mov	sp, r7
 80057ec:	bc80      	pop	{r7}
 80057ee:	4770      	bx	lr

080057f0 <HAL_TIMEx_MasterConfigSynchronization>:
  *         mode.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIMEx_MasterConfigSynchronization(TIM_HandleTypeDef *htim,
                                                        const TIM_MasterConfigTypeDef *sMasterConfig)
{
 80057f0:	b480      	push	{r7}
 80057f2:	b085      	sub	sp, #20
 80057f4:	af00      	add	r7, sp, #0
 80057f6:	6078      	str	r0, [r7, #4]
 80057f8:	6039      	str	r1, [r7, #0]
  assert_param(IS_TIM_MASTER_INSTANCE(htim->Instance));
  assert_param(IS_TIM_TRGO_SOURCE(sMasterConfig->MasterOutputTrigger));
  assert_param(IS_TIM_MSM_STATE(sMasterConfig->MasterSlaveMode));

  /* Check input state */
  __HAL_LOCK(htim);
 80057fa:	687b      	ldr	r3, [r7, #4]
 80057fc:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 8005800:	2b01      	cmp	r3, #1
 8005802:	d101      	bne.n	8005808 <HAL_TIMEx_MasterConfigSynchronization+0x18>
 8005804:	2302      	movs	r3, #2
 8005806:	e046      	b.n	8005896 <HAL_TIMEx_MasterConfigSynchronization+0xa6>
 8005808:	687b      	ldr	r3, [r7, #4]
 800580a:	2201      	movs	r2, #1
 800580c:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  /* Change the handler state */
  htim->State = HAL_TIM_STATE_BUSY;
 8005810:	687b      	ldr	r3, [r7, #4]
 8005812:	2202      	movs	r2, #2
 8005814:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Get the TIMx CR2 register value */
  tmpcr2 = htim->Instance->CR2;
 8005818:	687b      	ldr	r3, [r7, #4]
 800581a:	681b      	ldr	r3, [r3, #0]
 800581c:	685b      	ldr	r3, [r3, #4]
 800581e:	60fb      	str	r3, [r7, #12]

  /* Get the TIMx SMCR register value */
  tmpsmcr = htim->Instance->SMCR;
 8005820:	687b      	ldr	r3, [r7, #4]
 8005822:	681b      	ldr	r3, [r3, #0]
 8005824:	689b      	ldr	r3, [r3, #8]
 8005826:	60bb      	str	r3, [r7, #8]

  /* Reset the MMS Bits */
  tmpcr2 &= ~TIM_CR2_MMS;
 8005828:	68fb      	ldr	r3, [r7, #12]
 800582a:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 800582e:	60fb      	str	r3, [r7, #12]
  /* Select the TRGO source */
  tmpcr2 |=  sMasterConfig->MasterOutputTrigger;
 8005830:	683b      	ldr	r3, [r7, #0]
 8005832:	681b      	ldr	r3, [r3, #0]
 8005834:	68fa      	ldr	r2, [r7, #12]
 8005836:	4313      	orrs	r3, r2
 8005838:	60fb      	str	r3, [r7, #12]

  /* Update TIMx CR2 */
  htim->Instance->CR2 = tmpcr2;
 800583a:	687b      	ldr	r3, [r7, #4]
 800583c:	681b      	ldr	r3, [r3, #0]
 800583e:	68fa      	ldr	r2, [r7, #12]
 8005840:	605a      	str	r2, [r3, #4]

  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 8005842:	687b      	ldr	r3, [r7, #4]
 8005844:	681b      	ldr	r3, [r3, #0]
 8005846:	4a16      	ldr	r2, [pc, #88]	; (80058a0 <HAL_TIMEx_MasterConfigSynchronization+0xb0>)
 8005848:	4293      	cmp	r3, r2
 800584a:	d00e      	beq.n	800586a <HAL_TIMEx_MasterConfigSynchronization+0x7a>
 800584c:	687b      	ldr	r3, [r7, #4]
 800584e:	681b      	ldr	r3, [r3, #0]
 8005850:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8005854:	d009      	beq.n	800586a <HAL_TIMEx_MasterConfigSynchronization+0x7a>
 8005856:	687b      	ldr	r3, [r7, #4]
 8005858:	681b      	ldr	r3, [r3, #0]
 800585a:	4a12      	ldr	r2, [pc, #72]	; (80058a4 <HAL_TIMEx_MasterConfigSynchronization+0xb4>)
 800585c:	4293      	cmp	r3, r2
 800585e:	d004      	beq.n	800586a <HAL_TIMEx_MasterConfigSynchronization+0x7a>
 8005860:	687b      	ldr	r3, [r7, #4]
 8005862:	681b      	ldr	r3, [r3, #0]
 8005864:	4a10      	ldr	r2, [pc, #64]	; (80058a8 <HAL_TIMEx_MasterConfigSynchronization+0xb8>)
 8005866:	4293      	cmp	r3, r2
 8005868:	d10c      	bne.n	8005884 <HAL_TIMEx_MasterConfigSynchronization+0x94>
  {
    /* Reset the MSM Bit */
    tmpsmcr &= ~TIM_SMCR_MSM;
 800586a:	68bb      	ldr	r3, [r7, #8]
 800586c:	f023 0380 	bic.w	r3, r3, #128	; 0x80
 8005870:	60bb      	str	r3, [r7, #8]
    /* Set master mode */
    tmpsmcr |= sMasterConfig->MasterSlaveMode;
 8005872:	683b      	ldr	r3, [r7, #0]
 8005874:	685b      	ldr	r3, [r3, #4]
 8005876:	68ba      	ldr	r2, [r7, #8]
 8005878:	4313      	orrs	r3, r2
 800587a:	60bb      	str	r3, [r7, #8]

    /* Update TIMx SMCR */
    htim->Instance->SMCR = tmpsmcr;
 800587c:	687b      	ldr	r3, [r7, #4]
 800587e:	681b      	ldr	r3, [r3, #0]
 8005880:	68ba      	ldr	r2, [r7, #8]
 8005882:	609a      	str	r2, [r3, #8]
  }

  /* Change the htim state */
  htim->State = HAL_TIM_STATE_READY;
 8005884:	687b      	ldr	r3, [r7, #4]
 8005886:	2201      	movs	r2, #1
 8005888:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  __HAL_UNLOCK(htim);
 800588c:	687b      	ldr	r3, [r7, #4]
 800588e:	2200      	movs	r2, #0
 8005890:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  return HAL_OK;
 8005894:	2300      	movs	r3, #0
}
 8005896:	4618      	mov	r0, r3
 8005898:	3714      	adds	r7, #20
 800589a:	46bd      	mov	sp, r7
 800589c:	bc80      	pop	{r7}
 800589e:	4770      	bx	lr
 80058a0:	40012c00 	.word	0x40012c00
 80058a4:	40000400 	.word	0x40000400
 80058a8:	40000800 	.word	0x40000800

080058ac <HAL_TIMEx_CommutCallback>:
  * @brief  Hall commutation changed callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_CommutCallback(TIM_HandleTypeDef *htim)
{
 80058ac:	b480      	push	{r7}
 80058ae:	b083      	sub	sp, #12
 80058b0:	af00      	add	r7, sp, #0
 80058b2:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_CommutCallback could be implemented in the user file
   */
}
 80058b4:	bf00      	nop
 80058b6:	370c      	adds	r7, #12
 80058b8:	46bd      	mov	sp, r7
 80058ba:	bc80      	pop	{r7}
 80058bc:	4770      	bx	lr

080058be <HAL_TIMEx_BreakCallback>:
  * @brief  Hall Break detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_BreakCallback(TIM_HandleTypeDef *htim)
{
 80058be:	b480      	push	{r7}
 80058c0:	b083      	sub	sp, #12
 80058c2:	af00      	add	r7, sp, #0
 80058c4:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_BreakCallback could be implemented in the user file
   */
}
 80058c6:	bf00      	nop
 80058c8:	370c      	adds	r7, #12
 80058ca:	46bd      	mov	sp, r7
 80058cc:	bc80      	pop	{r7}
 80058ce:	4770      	bx	lr

080058d0 <__cvt>:
 80058d0:	2b00      	cmp	r3, #0
 80058d2:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 80058d6:	461f      	mov	r7, r3
 80058d8:	bfbb      	ittet	lt
 80058da:	f103 4300 	addlt.w	r3, r3, #2147483648	; 0x80000000
 80058de:	461f      	movlt	r7, r3
 80058e0:	2300      	movge	r3, #0
 80058e2:	232d      	movlt	r3, #45	; 0x2d
 80058e4:	b088      	sub	sp, #32
 80058e6:	4614      	mov	r4, r2
 80058e8:	9a12      	ldr	r2, [sp, #72]	; 0x48
 80058ea:	9d10      	ldr	r5, [sp, #64]	; 0x40
 80058ec:	7013      	strb	r3, [r2, #0]
 80058ee:	9b14      	ldr	r3, [sp, #80]	; 0x50
 80058f0:	f8dd a04c 	ldr.w	sl, [sp, #76]	; 0x4c
 80058f4:	f023 0820 	bic.w	r8, r3, #32
 80058f8:	f1b8 0f46 	cmp.w	r8, #70	; 0x46
 80058fc:	d005      	beq.n	800590a <__cvt+0x3a>
 80058fe:	f1b8 0f45 	cmp.w	r8, #69	; 0x45
 8005902:	d100      	bne.n	8005906 <__cvt+0x36>
 8005904:	3501      	adds	r5, #1
 8005906:	2302      	movs	r3, #2
 8005908:	e000      	b.n	800590c <__cvt+0x3c>
 800590a:	2303      	movs	r3, #3
 800590c:	aa07      	add	r2, sp, #28
 800590e:	9204      	str	r2, [sp, #16]
 8005910:	aa06      	add	r2, sp, #24
 8005912:	e9cd a202 	strd	sl, r2, [sp, #8]
 8005916:	e9cd 3500 	strd	r3, r5, [sp]
 800591a:	4622      	mov	r2, r4
 800591c:	463b      	mov	r3, r7
 800591e:	f000 fe9b 	bl	8006658 <_dtoa_r>
 8005922:	f1b8 0f47 	cmp.w	r8, #71	; 0x47
 8005926:	4606      	mov	r6, r0
 8005928:	d102      	bne.n	8005930 <__cvt+0x60>
 800592a:	9b11      	ldr	r3, [sp, #68]	; 0x44
 800592c:	07db      	lsls	r3, r3, #31
 800592e:	d522      	bpl.n	8005976 <__cvt+0xa6>
 8005930:	f1b8 0f46 	cmp.w	r8, #70	; 0x46
 8005934:	eb06 0905 	add.w	r9, r6, r5
 8005938:	d110      	bne.n	800595c <__cvt+0x8c>
 800593a:	7833      	ldrb	r3, [r6, #0]
 800593c:	2b30      	cmp	r3, #48	; 0x30
 800593e:	d10a      	bne.n	8005956 <__cvt+0x86>
 8005940:	2200      	movs	r2, #0
 8005942:	2300      	movs	r3, #0
 8005944:	4620      	mov	r0, r4
 8005946:	4639      	mov	r1, r7
 8005948:	f7fb f82e 	bl	80009a8 <__aeabi_dcmpeq>
 800594c:	b918      	cbnz	r0, 8005956 <__cvt+0x86>
 800594e:	f1c5 0501 	rsb	r5, r5, #1
 8005952:	f8ca 5000 	str.w	r5, [sl]
 8005956:	f8da 3000 	ldr.w	r3, [sl]
 800595a:	4499      	add	r9, r3
 800595c:	2200      	movs	r2, #0
 800595e:	2300      	movs	r3, #0
 8005960:	4620      	mov	r0, r4
 8005962:	4639      	mov	r1, r7
 8005964:	f7fb f820 	bl	80009a8 <__aeabi_dcmpeq>
 8005968:	b108      	cbz	r0, 800596e <__cvt+0x9e>
 800596a:	f8cd 901c 	str.w	r9, [sp, #28]
 800596e:	2230      	movs	r2, #48	; 0x30
 8005970:	9b07      	ldr	r3, [sp, #28]
 8005972:	454b      	cmp	r3, r9
 8005974:	d307      	bcc.n	8005986 <__cvt+0xb6>
 8005976:	4630      	mov	r0, r6
 8005978:	9b07      	ldr	r3, [sp, #28]
 800597a:	9a15      	ldr	r2, [sp, #84]	; 0x54
 800597c:	1b9b      	subs	r3, r3, r6
 800597e:	6013      	str	r3, [r2, #0]
 8005980:	b008      	add	sp, #32
 8005982:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8005986:	1c59      	adds	r1, r3, #1
 8005988:	9107      	str	r1, [sp, #28]
 800598a:	701a      	strb	r2, [r3, #0]
 800598c:	e7f0      	b.n	8005970 <__cvt+0xa0>

0800598e <__exponent>:
 800598e:	4603      	mov	r3, r0
 8005990:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 8005992:	2900      	cmp	r1, #0
 8005994:	f803 2b02 	strb.w	r2, [r3], #2
 8005998:	bfb6      	itet	lt
 800599a:	222d      	movlt	r2, #45	; 0x2d
 800599c:	222b      	movge	r2, #43	; 0x2b
 800599e:	4249      	neglt	r1, r1
 80059a0:	2909      	cmp	r1, #9
 80059a2:	7042      	strb	r2, [r0, #1]
 80059a4:	dd2a      	ble.n	80059fc <__exponent+0x6e>
 80059a6:	f10d 0207 	add.w	r2, sp, #7
 80059aa:	4617      	mov	r7, r2
 80059ac:	260a      	movs	r6, #10
 80059ae:	fb91 f5f6 	sdiv	r5, r1, r6
 80059b2:	4694      	mov	ip, r2
 80059b4:	fb06 1415 	mls	r4, r6, r5, r1
 80059b8:	3430      	adds	r4, #48	; 0x30
 80059ba:	f80c 4c01 	strb.w	r4, [ip, #-1]
 80059be:	460c      	mov	r4, r1
 80059c0:	2c63      	cmp	r4, #99	; 0x63
 80059c2:	4629      	mov	r1, r5
 80059c4:	f102 32ff 	add.w	r2, r2, #4294967295
 80059c8:	dcf1      	bgt.n	80059ae <__exponent+0x20>
 80059ca:	3130      	adds	r1, #48	; 0x30
 80059cc:	f1ac 0402 	sub.w	r4, ip, #2
 80059d0:	f802 1c01 	strb.w	r1, [r2, #-1]
 80059d4:	4622      	mov	r2, r4
 80059d6:	1c41      	adds	r1, r0, #1
 80059d8:	42ba      	cmp	r2, r7
 80059da:	d30a      	bcc.n	80059f2 <__exponent+0x64>
 80059dc:	f10d 0209 	add.w	r2, sp, #9
 80059e0:	eba2 020c 	sub.w	r2, r2, ip
 80059e4:	42bc      	cmp	r4, r7
 80059e6:	bf88      	it	hi
 80059e8:	2200      	movhi	r2, #0
 80059ea:	4413      	add	r3, r2
 80059ec:	1a18      	subs	r0, r3, r0
 80059ee:	b003      	add	sp, #12
 80059f0:	bdf0      	pop	{r4, r5, r6, r7, pc}
 80059f2:	f812 5b01 	ldrb.w	r5, [r2], #1
 80059f6:	f801 5f01 	strb.w	r5, [r1, #1]!
 80059fa:	e7ed      	b.n	80059d8 <__exponent+0x4a>
 80059fc:	2330      	movs	r3, #48	; 0x30
 80059fe:	3130      	adds	r1, #48	; 0x30
 8005a00:	7083      	strb	r3, [r0, #2]
 8005a02:	70c1      	strb	r1, [r0, #3]
 8005a04:	1d03      	adds	r3, r0, #4
 8005a06:	e7f1      	b.n	80059ec <__exponent+0x5e>

08005a08 <_printf_float>:
 8005a08:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8005a0c:	b091      	sub	sp, #68	; 0x44
 8005a0e:	460c      	mov	r4, r1
 8005a10:	f8dd 8068 	ldr.w	r8, [sp, #104]	; 0x68
 8005a14:	4616      	mov	r6, r2
 8005a16:	461f      	mov	r7, r3
 8005a18:	4605      	mov	r5, r0
 8005a1a:	f000 fcff 	bl	800641c <_localeconv_r>
 8005a1e:	6803      	ldr	r3, [r0, #0]
 8005a20:	4618      	mov	r0, r3
 8005a22:	9309      	str	r3, [sp, #36]	; 0x24
 8005a24:	f7fa fb94 	bl	8000150 <strlen>
 8005a28:	2300      	movs	r3, #0
 8005a2a:	930e      	str	r3, [sp, #56]	; 0x38
 8005a2c:	f8d8 3000 	ldr.w	r3, [r8]
 8005a30:	900a      	str	r0, [sp, #40]	; 0x28
 8005a32:	3307      	adds	r3, #7
 8005a34:	f023 0307 	bic.w	r3, r3, #7
 8005a38:	f103 0208 	add.w	r2, r3, #8
 8005a3c:	f894 9018 	ldrb.w	r9, [r4, #24]
 8005a40:	f8d4 b000 	ldr.w	fp, [r4]
 8005a44:	f8c8 2000 	str.w	r2, [r8]
 8005a48:	e9d3 a800 	ldrd	sl, r8, [r3]
 8005a4c:	4652      	mov	r2, sl
 8005a4e:	4643      	mov	r3, r8
 8005a50:	e9c4 2312 	strd	r2, r3, [r4, #72]	; 0x48
 8005a54:	f028 4300 	bic.w	r3, r8, #2147483648	; 0x80000000
 8005a58:	930b      	str	r3, [sp, #44]	; 0x2c
 8005a5a:	f04f 32ff 	mov.w	r2, #4294967295
 8005a5e:	4650      	mov	r0, sl
 8005a60:	4b9c      	ldr	r3, [pc, #624]	; (8005cd4 <_printf_float+0x2cc>)
 8005a62:	990b      	ldr	r1, [sp, #44]	; 0x2c
 8005a64:	f7fa ffd2 	bl	8000a0c <__aeabi_dcmpun>
 8005a68:	bb70      	cbnz	r0, 8005ac8 <_printf_float+0xc0>
 8005a6a:	f04f 32ff 	mov.w	r2, #4294967295
 8005a6e:	4650      	mov	r0, sl
 8005a70:	4b98      	ldr	r3, [pc, #608]	; (8005cd4 <_printf_float+0x2cc>)
 8005a72:	990b      	ldr	r1, [sp, #44]	; 0x2c
 8005a74:	f7fa ffac 	bl	80009d0 <__aeabi_dcmple>
 8005a78:	bb30      	cbnz	r0, 8005ac8 <_printf_float+0xc0>
 8005a7a:	2200      	movs	r2, #0
 8005a7c:	2300      	movs	r3, #0
 8005a7e:	4650      	mov	r0, sl
 8005a80:	4641      	mov	r1, r8
 8005a82:	f7fa ff9b 	bl	80009bc <__aeabi_dcmplt>
 8005a86:	b110      	cbz	r0, 8005a8e <_printf_float+0x86>
 8005a88:	232d      	movs	r3, #45	; 0x2d
 8005a8a:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 8005a8e:	4a92      	ldr	r2, [pc, #584]	; (8005cd8 <_printf_float+0x2d0>)
 8005a90:	4b92      	ldr	r3, [pc, #584]	; (8005cdc <_printf_float+0x2d4>)
 8005a92:	f1b9 0f47 	cmp.w	r9, #71	; 0x47
 8005a96:	bf94      	ite	ls
 8005a98:	4690      	movls	r8, r2
 8005a9a:	4698      	movhi	r8, r3
 8005a9c:	2303      	movs	r3, #3
 8005a9e:	f04f 0a00 	mov.w	sl, #0
 8005aa2:	6123      	str	r3, [r4, #16]
 8005aa4:	f02b 0304 	bic.w	r3, fp, #4
 8005aa8:	6023      	str	r3, [r4, #0]
 8005aaa:	4633      	mov	r3, r6
 8005aac:	4621      	mov	r1, r4
 8005aae:	4628      	mov	r0, r5
 8005ab0:	9700      	str	r7, [sp, #0]
 8005ab2:	aa0f      	add	r2, sp, #60	; 0x3c
 8005ab4:	f000 f9d6 	bl	8005e64 <_printf_common>
 8005ab8:	3001      	adds	r0, #1
 8005aba:	f040 8090 	bne.w	8005bde <_printf_float+0x1d6>
 8005abe:	f04f 30ff 	mov.w	r0, #4294967295
 8005ac2:	b011      	add	sp, #68	; 0x44
 8005ac4:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8005ac8:	4652      	mov	r2, sl
 8005aca:	4643      	mov	r3, r8
 8005acc:	4650      	mov	r0, sl
 8005ace:	4641      	mov	r1, r8
 8005ad0:	f7fa ff9c 	bl	8000a0c <__aeabi_dcmpun>
 8005ad4:	b148      	cbz	r0, 8005aea <_printf_float+0xe2>
 8005ad6:	f1b8 0f00 	cmp.w	r8, #0
 8005ada:	bfb8      	it	lt
 8005adc:	232d      	movlt	r3, #45	; 0x2d
 8005ade:	4a80      	ldr	r2, [pc, #512]	; (8005ce0 <_printf_float+0x2d8>)
 8005ae0:	bfb8      	it	lt
 8005ae2:	f884 3043 	strblt.w	r3, [r4, #67]	; 0x43
 8005ae6:	4b7f      	ldr	r3, [pc, #508]	; (8005ce4 <_printf_float+0x2dc>)
 8005ae8:	e7d3      	b.n	8005a92 <_printf_float+0x8a>
 8005aea:	6863      	ldr	r3, [r4, #4]
 8005aec:	f009 01df 	and.w	r1, r9, #223	; 0xdf
 8005af0:	1c5a      	adds	r2, r3, #1
 8005af2:	d142      	bne.n	8005b7a <_printf_float+0x172>
 8005af4:	2306      	movs	r3, #6
 8005af6:	6063      	str	r3, [r4, #4]
 8005af8:	2200      	movs	r2, #0
 8005afa:	9206      	str	r2, [sp, #24]
 8005afc:	aa0e      	add	r2, sp, #56	; 0x38
 8005afe:	e9cd 9204 	strd	r9, r2, [sp, #16]
 8005b02:	aa0d      	add	r2, sp, #52	; 0x34
 8005b04:	f44b 6380 	orr.w	r3, fp, #1024	; 0x400
 8005b08:	9203      	str	r2, [sp, #12]
 8005b0a:	f10d 0233 	add.w	r2, sp, #51	; 0x33
 8005b0e:	e9cd 3201 	strd	r3, r2, [sp, #4]
 8005b12:	6023      	str	r3, [r4, #0]
 8005b14:	6863      	ldr	r3, [r4, #4]
 8005b16:	4652      	mov	r2, sl
 8005b18:	9300      	str	r3, [sp, #0]
 8005b1a:	4628      	mov	r0, r5
 8005b1c:	4643      	mov	r3, r8
 8005b1e:	910b      	str	r1, [sp, #44]	; 0x2c
 8005b20:	f7ff fed6 	bl	80058d0 <__cvt>
 8005b24:	990b      	ldr	r1, [sp, #44]	; 0x2c
 8005b26:	4680      	mov	r8, r0
 8005b28:	2947      	cmp	r1, #71	; 0x47
 8005b2a:	990d      	ldr	r1, [sp, #52]	; 0x34
 8005b2c:	d108      	bne.n	8005b40 <_printf_float+0x138>
 8005b2e:	1cc8      	adds	r0, r1, #3
 8005b30:	db02      	blt.n	8005b38 <_printf_float+0x130>
 8005b32:	6863      	ldr	r3, [r4, #4]
 8005b34:	4299      	cmp	r1, r3
 8005b36:	dd40      	ble.n	8005bba <_printf_float+0x1b2>
 8005b38:	f1a9 0902 	sub.w	r9, r9, #2
 8005b3c:	fa5f f989 	uxtb.w	r9, r9
 8005b40:	f1b9 0f65 	cmp.w	r9, #101	; 0x65
 8005b44:	d81f      	bhi.n	8005b86 <_printf_float+0x17e>
 8005b46:	464a      	mov	r2, r9
 8005b48:	3901      	subs	r1, #1
 8005b4a:	f104 0050 	add.w	r0, r4, #80	; 0x50
 8005b4e:	910d      	str	r1, [sp, #52]	; 0x34
 8005b50:	f7ff ff1d 	bl	800598e <__exponent>
 8005b54:	9a0e      	ldr	r2, [sp, #56]	; 0x38
 8005b56:	4682      	mov	sl, r0
 8005b58:	1813      	adds	r3, r2, r0
 8005b5a:	2a01      	cmp	r2, #1
 8005b5c:	6123      	str	r3, [r4, #16]
 8005b5e:	dc02      	bgt.n	8005b66 <_printf_float+0x15e>
 8005b60:	6822      	ldr	r2, [r4, #0]
 8005b62:	07d2      	lsls	r2, r2, #31
 8005b64:	d501      	bpl.n	8005b6a <_printf_float+0x162>
 8005b66:	3301      	adds	r3, #1
 8005b68:	6123      	str	r3, [r4, #16]
 8005b6a:	f89d 3033 	ldrb.w	r3, [sp, #51]	; 0x33
 8005b6e:	2b00      	cmp	r3, #0
 8005b70:	d09b      	beq.n	8005aaa <_printf_float+0xa2>
 8005b72:	232d      	movs	r3, #45	; 0x2d
 8005b74:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 8005b78:	e797      	b.n	8005aaa <_printf_float+0xa2>
 8005b7a:	2947      	cmp	r1, #71	; 0x47
 8005b7c:	d1bc      	bne.n	8005af8 <_printf_float+0xf0>
 8005b7e:	2b00      	cmp	r3, #0
 8005b80:	d1ba      	bne.n	8005af8 <_printf_float+0xf0>
 8005b82:	2301      	movs	r3, #1
 8005b84:	e7b7      	b.n	8005af6 <_printf_float+0xee>
 8005b86:	f1b9 0f66 	cmp.w	r9, #102	; 0x66
 8005b8a:	d118      	bne.n	8005bbe <_printf_float+0x1b6>
 8005b8c:	2900      	cmp	r1, #0
 8005b8e:	6863      	ldr	r3, [r4, #4]
 8005b90:	dd0b      	ble.n	8005baa <_printf_float+0x1a2>
 8005b92:	6121      	str	r1, [r4, #16]
 8005b94:	b913      	cbnz	r3, 8005b9c <_printf_float+0x194>
 8005b96:	6822      	ldr	r2, [r4, #0]
 8005b98:	07d0      	lsls	r0, r2, #31
 8005b9a:	d502      	bpl.n	8005ba2 <_printf_float+0x19a>
 8005b9c:	3301      	adds	r3, #1
 8005b9e:	440b      	add	r3, r1
 8005ba0:	6123      	str	r3, [r4, #16]
 8005ba2:	f04f 0a00 	mov.w	sl, #0
 8005ba6:	65a1      	str	r1, [r4, #88]	; 0x58
 8005ba8:	e7df      	b.n	8005b6a <_printf_float+0x162>
 8005baa:	b913      	cbnz	r3, 8005bb2 <_printf_float+0x1aa>
 8005bac:	6822      	ldr	r2, [r4, #0]
 8005bae:	07d2      	lsls	r2, r2, #31
 8005bb0:	d501      	bpl.n	8005bb6 <_printf_float+0x1ae>
 8005bb2:	3302      	adds	r3, #2
 8005bb4:	e7f4      	b.n	8005ba0 <_printf_float+0x198>
 8005bb6:	2301      	movs	r3, #1
 8005bb8:	e7f2      	b.n	8005ba0 <_printf_float+0x198>
 8005bba:	f04f 0967 	mov.w	r9, #103	; 0x67
 8005bbe:	9b0e      	ldr	r3, [sp, #56]	; 0x38
 8005bc0:	4299      	cmp	r1, r3
 8005bc2:	db05      	blt.n	8005bd0 <_printf_float+0x1c8>
 8005bc4:	6823      	ldr	r3, [r4, #0]
 8005bc6:	6121      	str	r1, [r4, #16]
 8005bc8:	07d8      	lsls	r0, r3, #31
 8005bca:	d5ea      	bpl.n	8005ba2 <_printf_float+0x19a>
 8005bcc:	1c4b      	adds	r3, r1, #1
 8005bce:	e7e7      	b.n	8005ba0 <_printf_float+0x198>
 8005bd0:	2900      	cmp	r1, #0
 8005bd2:	bfcc      	ite	gt
 8005bd4:	2201      	movgt	r2, #1
 8005bd6:	f1c1 0202 	rsble	r2, r1, #2
 8005bda:	4413      	add	r3, r2
 8005bdc:	e7e0      	b.n	8005ba0 <_printf_float+0x198>
 8005bde:	6823      	ldr	r3, [r4, #0]
 8005be0:	055a      	lsls	r2, r3, #21
 8005be2:	d407      	bmi.n	8005bf4 <_printf_float+0x1ec>
 8005be4:	6923      	ldr	r3, [r4, #16]
 8005be6:	4642      	mov	r2, r8
 8005be8:	4631      	mov	r1, r6
 8005bea:	4628      	mov	r0, r5
 8005bec:	47b8      	blx	r7
 8005bee:	3001      	adds	r0, #1
 8005bf0:	d12b      	bne.n	8005c4a <_printf_float+0x242>
 8005bf2:	e764      	b.n	8005abe <_printf_float+0xb6>
 8005bf4:	f1b9 0f65 	cmp.w	r9, #101	; 0x65
 8005bf8:	f240 80dd 	bls.w	8005db6 <_printf_float+0x3ae>
 8005bfc:	e9d4 0112 	ldrd	r0, r1, [r4, #72]	; 0x48
 8005c00:	2200      	movs	r2, #0
 8005c02:	2300      	movs	r3, #0
 8005c04:	f7fa fed0 	bl	80009a8 <__aeabi_dcmpeq>
 8005c08:	2800      	cmp	r0, #0
 8005c0a:	d033      	beq.n	8005c74 <_printf_float+0x26c>
 8005c0c:	2301      	movs	r3, #1
 8005c0e:	4631      	mov	r1, r6
 8005c10:	4628      	mov	r0, r5
 8005c12:	4a35      	ldr	r2, [pc, #212]	; (8005ce8 <_printf_float+0x2e0>)
 8005c14:	47b8      	blx	r7
 8005c16:	3001      	adds	r0, #1
 8005c18:	f43f af51 	beq.w	8005abe <_printf_float+0xb6>
 8005c1c:	e9dd 230d 	ldrd	r2, r3, [sp, #52]	; 0x34
 8005c20:	429a      	cmp	r2, r3
 8005c22:	db02      	blt.n	8005c2a <_printf_float+0x222>
 8005c24:	6823      	ldr	r3, [r4, #0]
 8005c26:	07d8      	lsls	r0, r3, #31
 8005c28:	d50f      	bpl.n	8005c4a <_printf_float+0x242>
 8005c2a:	e9dd 2309 	ldrd	r2, r3, [sp, #36]	; 0x24
 8005c2e:	4631      	mov	r1, r6
 8005c30:	4628      	mov	r0, r5
 8005c32:	47b8      	blx	r7
 8005c34:	3001      	adds	r0, #1
 8005c36:	f43f af42 	beq.w	8005abe <_printf_float+0xb6>
 8005c3a:	f04f 0800 	mov.w	r8, #0
 8005c3e:	f104 091a 	add.w	r9, r4, #26
 8005c42:	9b0e      	ldr	r3, [sp, #56]	; 0x38
 8005c44:	3b01      	subs	r3, #1
 8005c46:	4543      	cmp	r3, r8
 8005c48:	dc09      	bgt.n	8005c5e <_printf_float+0x256>
 8005c4a:	6823      	ldr	r3, [r4, #0]
 8005c4c:	079b      	lsls	r3, r3, #30
 8005c4e:	f100 8104 	bmi.w	8005e5a <_printf_float+0x452>
 8005c52:	68e0      	ldr	r0, [r4, #12]
 8005c54:	9b0f      	ldr	r3, [sp, #60]	; 0x3c
 8005c56:	4298      	cmp	r0, r3
 8005c58:	bfb8      	it	lt
 8005c5a:	4618      	movlt	r0, r3
 8005c5c:	e731      	b.n	8005ac2 <_printf_float+0xba>
 8005c5e:	2301      	movs	r3, #1
 8005c60:	464a      	mov	r2, r9
 8005c62:	4631      	mov	r1, r6
 8005c64:	4628      	mov	r0, r5
 8005c66:	47b8      	blx	r7
 8005c68:	3001      	adds	r0, #1
 8005c6a:	f43f af28 	beq.w	8005abe <_printf_float+0xb6>
 8005c6e:	f108 0801 	add.w	r8, r8, #1
 8005c72:	e7e6      	b.n	8005c42 <_printf_float+0x23a>
 8005c74:	9b0d      	ldr	r3, [sp, #52]	; 0x34
 8005c76:	2b00      	cmp	r3, #0
 8005c78:	dc38      	bgt.n	8005cec <_printf_float+0x2e4>
 8005c7a:	2301      	movs	r3, #1
 8005c7c:	4631      	mov	r1, r6
 8005c7e:	4628      	mov	r0, r5
 8005c80:	4a19      	ldr	r2, [pc, #100]	; (8005ce8 <_printf_float+0x2e0>)
 8005c82:	47b8      	blx	r7
 8005c84:	3001      	adds	r0, #1
 8005c86:	f43f af1a 	beq.w	8005abe <_printf_float+0xb6>
 8005c8a:	e9dd 320d 	ldrd	r3, r2, [sp, #52]	; 0x34
 8005c8e:	4313      	orrs	r3, r2
 8005c90:	d102      	bne.n	8005c98 <_printf_float+0x290>
 8005c92:	6823      	ldr	r3, [r4, #0]
 8005c94:	07d9      	lsls	r1, r3, #31
 8005c96:	d5d8      	bpl.n	8005c4a <_printf_float+0x242>
 8005c98:	e9dd 2309 	ldrd	r2, r3, [sp, #36]	; 0x24
 8005c9c:	4631      	mov	r1, r6
 8005c9e:	4628      	mov	r0, r5
 8005ca0:	47b8      	blx	r7
 8005ca2:	3001      	adds	r0, #1
 8005ca4:	f43f af0b 	beq.w	8005abe <_printf_float+0xb6>
 8005ca8:	f04f 0900 	mov.w	r9, #0
 8005cac:	f104 0a1a 	add.w	sl, r4, #26
 8005cb0:	9b0d      	ldr	r3, [sp, #52]	; 0x34
 8005cb2:	425b      	negs	r3, r3
 8005cb4:	454b      	cmp	r3, r9
 8005cb6:	dc01      	bgt.n	8005cbc <_printf_float+0x2b4>
 8005cb8:	9b0e      	ldr	r3, [sp, #56]	; 0x38
 8005cba:	e794      	b.n	8005be6 <_printf_float+0x1de>
 8005cbc:	2301      	movs	r3, #1
 8005cbe:	4652      	mov	r2, sl
 8005cc0:	4631      	mov	r1, r6
 8005cc2:	4628      	mov	r0, r5
 8005cc4:	47b8      	blx	r7
 8005cc6:	3001      	adds	r0, #1
 8005cc8:	f43f aef9 	beq.w	8005abe <_printf_float+0xb6>
 8005ccc:	f109 0901 	add.w	r9, r9, #1
 8005cd0:	e7ee      	b.n	8005cb0 <_printf_float+0x2a8>
 8005cd2:	bf00      	nop
 8005cd4:	7fefffff 	.word	0x7fefffff
 8005cd8:	08009b2e 	.word	0x08009b2e
 8005cdc:	08009b32 	.word	0x08009b32
 8005ce0:	08009b36 	.word	0x08009b36
 8005ce4:	08009b3a 	.word	0x08009b3a
 8005ce8:	08009b3e 	.word	0x08009b3e
 8005cec:	9a0e      	ldr	r2, [sp, #56]	; 0x38
 8005cee:	6da3      	ldr	r3, [r4, #88]	; 0x58
 8005cf0:	429a      	cmp	r2, r3
 8005cf2:	bfa8      	it	ge
 8005cf4:	461a      	movge	r2, r3
 8005cf6:	2a00      	cmp	r2, #0
 8005cf8:	4691      	mov	r9, r2
 8005cfa:	dc37      	bgt.n	8005d6c <_printf_float+0x364>
 8005cfc:	f04f 0b00 	mov.w	fp, #0
 8005d00:	ea29 79e9 	bic.w	r9, r9, r9, asr #31
 8005d04:	f104 021a 	add.w	r2, r4, #26
 8005d08:	f8d4 a058 	ldr.w	sl, [r4, #88]	; 0x58
 8005d0c:	ebaa 0309 	sub.w	r3, sl, r9
 8005d10:	455b      	cmp	r3, fp
 8005d12:	dc33      	bgt.n	8005d7c <_printf_float+0x374>
 8005d14:	e9dd 230d 	ldrd	r2, r3, [sp, #52]	; 0x34
 8005d18:	429a      	cmp	r2, r3
 8005d1a:	db3b      	blt.n	8005d94 <_printf_float+0x38c>
 8005d1c:	6823      	ldr	r3, [r4, #0]
 8005d1e:	07da      	lsls	r2, r3, #31
 8005d20:	d438      	bmi.n	8005d94 <_printf_float+0x38c>
 8005d22:	e9dd 320d 	ldrd	r3, r2, [sp, #52]	; 0x34
 8005d26:	eba2 0903 	sub.w	r9, r2, r3
 8005d2a:	eba2 020a 	sub.w	r2, r2, sl
 8005d2e:	4591      	cmp	r9, r2
 8005d30:	bfa8      	it	ge
 8005d32:	4691      	movge	r9, r2
 8005d34:	f1b9 0f00 	cmp.w	r9, #0
 8005d38:	dc34      	bgt.n	8005da4 <_printf_float+0x39c>
 8005d3a:	f04f 0800 	mov.w	r8, #0
 8005d3e:	ea29 79e9 	bic.w	r9, r9, r9, asr #31
 8005d42:	f104 0a1a 	add.w	sl, r4, #26
 8005d46:	e9dd 230d 	ldrd	r2, r3, [sp, #52]	; 0x34
 8005d4a:	1a9b      	subs	r3, r3, r2
 8005d4c:	eba3 0309 	sub.w	r3, r3, r9
 8005d50:	4543      	cmp	r3, r8
 8005d52:	f77f af7a 	ble.w	8005c4a <_printf_float+0x242>
 8005d56:	2301      	movs	r3, #1
 8005d58:	4652      	mov	r2, sl
 8005d5a:	4631      	mov	r1, r6
 8005d5c:	4628      	mov	r0, r5
 8005d5e:	47b8      	blx	r7
 8005d60:	3001      	adds	r0, #1
 8005d62:	f43f aeac 	beq.w	8005abe <_printf_float+0xb6>
 8005d66:	f108 0801 	add.w	r8, r8, #1
 8005d6a:	e7ec      	b.n	8005d46 <_printf_float+0x33e>
 8005d6c:	4613      	mov	r3, r2
 8005d6e:	4631      	mov	r1, r6
 8005d70:	4642      	mov	r2, r8
 8005d72:	4628      	mov	r0, r5
 8005d74:	47b8      	blx	r7
 8005d76:	3001      	adds	r0, #1
 8005d78:	d1c0      	bne.n	8005cfc <_printf_float+0x2f4>
 8005d7a:	e6a0      	b.n	8005abe <_printf_float+0xb6>
 8005d7c:	2301      	movs	r3, #1
 8005d7e:	4631      	mov	r1, r6
 8005d80:	4628      	mov	r0, r5
 8005d82:	920b      	str	r2, [sp, #44]	; 0x2c
 8005d84:	47b8      	blx	r7
 8005d86:	3001      	adds	r0, #1
 8005d88:	f43f ae99 	beq.w	8005abe <_printf_float+0xb6>
 8005d8c:	9a0b      	ldr	r2, [sp, #44]	; 0x2c
 8005d8e:	f10b 0b01 	add.w	fp, fp, #1
 8005d92:	e7b9      	b.n	8005d08 <_printf_float+0x300>
 8005d94:	4631      	mov	r1, r6
 8005d96:	e9dd 2309 	ldrd	r2, r3, [sp, #36]	; 0x24
 8005d9a:	4628      	mov	r0, r5
 8005d9c:	47b8      	blx	r7
 8005d9e:	3001      	adds	r0, #1
 8005da0:	d1bf      	bne.n	8005d22 <_printf_float+0x31a>
 8005da2:	e68c      	b.n	8005abe <_printf_float+0xb6>
 8005da4:	464b      	mov	r3, r9
 8005da6:	4631      	mov	r1, r6
 8005da8:	4628      	mov	r0, r5
 8005daa:	eb08 020a 	add.w	r2, r8, sl
 8005dae:	47b8      	blx	r7
 8005db0:	3001      	adds	r0, #1
 8005db2:	d1c2      	bne.n	8005d3a <_printf_float+0x332>
 8005db4:	e683      	b.n	8005abe <_printf_float+0xb6>
 8005db6:	9a0e      	ldr	r2, [sp, #56]	; 0x38
 8005db8:	2a01      	cmp	r2, #1
 8005dba:	dc01      	bgt.n	8005dc0 <_printf_float+0x3b8>
 8005dbc:	07db      	lsls	r3, r3, #31
 8005dbe:	d539      	bpl.n	8005e34 <_printf_float+0x42c>
 8005dc0:	2301      	movs	r3, #1
 8005dc2:	4642      	mov	r2, r8
 8005dc4:	4631      	mov	r1, r6
 8005dc6:	4628      	mov	r0, r5
 8005dc8:	47b8      	blx	r7
 8005dca:	3001      	adds	r0, #1
 8005dcc:	f43f ae77 	beq.w	8005abe <_printf_float+0xb6>
 8005dd0:	e9dd 2309 	ldrd	r2, r3, [sp, #36]	; 0x24
 8005dd4:	4631      	mov	r1, r6
 8005dd6:	4628      	mov	r0, r5
 8005dd8:	47b8      	blx	r7
 8005dda:	3001      	adds	r0, #1
 8005ddc:	f43f ae6f 	beq.w	8005abe <_printf_float+0xb6>
 8005de0:	e9d4 0112 	ldrd	r0, r1, [r4, #72]	; 0x48
 8005de4:	2200      	movs	r2, #0
 8005de6:	2300      	movs	r3, #0
 8005de8:	f8dd 9038 	ldr.w	r9, [sp, #56]	; 0x38
 8005dec:	f7fa fddc 	bl	80009a8 <__aeabi_dcmpeq>
 8005df0:	b9d8      	cbnz	r0, 8005e2a <_printf_float+0x422>
 8005df2:	f109 33ff 	add.w	r3, r9, #4294967295
 8005df6:	f108 0201 	add.w	r2, r8, #1
 8005dfa:	4631      	mov	r1, r6
 8005dfc:	4628      	mov	r0, r5
 8005dfe:	47b8      	blx	r7
 8005e00:	3001      	adds	r0, #1
 8005e02:	d10e      	bne.n	8005e22 <_printf_float+0x41a>
 8005e04:	e65b      	b.n	8005abe <_printf_float+0xb6>
 8005e06:	2301      	movs	r3, #1
 8005e08:	464a      	mov	r2, r9
 8005e0a:	4631      	mov	r1, r6
 8005e0c:	4628      	mov	r0, r5
 8005e0e:	47b8      	blx	r7
 8005e10:	3001      	adds	r0, #1
 8005e12:	f43f ae54 	beq.w	8005abe <_printf_float+0xb6>
 8005e16:	f108 0801 	add.w	r8, r8, #1
 8005e1a:	9b0e      	ldr	r3, [sp, #56]	; 0x38
 8005e1c:	3b01      	subs	r3, #1
 8005e1e:	4543      	cmp	r3, r8
 8005e20:	dcf1      	bgt.n	8005e06 <_printf_float+0x3fe>
 8005e22:	4653      	mov	r3, sl
 8005e24:	f104 0250 	add.w	r2, r4, #80	; 0x50
 8005e28:	e6de      	b.n	8005be8 <_printf_float+0x1e0>
 8005e2a:	f04f 0800 	mov.w	r8, #0
 8005e2e:	f104 091a 	add.w	r9, r4, #26
 8005e32:	e7f2      	b.n	8005e1a <_printf_float+0x412>
 8005e34:	2301      	movs	r3, #1
 8005e36:	4642      	mov	r2, r8
 8005e38:	e7df      	b.n	8005dfa <_printf_float+0x3f2>
 8005e3a:	2301      	movs	r3, #1
 8005e3c:	464a      	mov	r2, r9
 8005e3e:	4631      	mov	r1, r6
 8005e40:	4628      	mov	r0, r5
 8005e42:	47b8      	blx	r7
 8005e44:	3001      	adds	r0, #1
 8005e46:	f43f ae3a 	beq.w	8005abe <_printf_float+0xb6>
 8005e4a:	f108 0801 	add.w	r8, r8, #1
 8005e4e:	68e3      	ldr	r3, [r4, #12]
 8005e50:	990f      	ldr	r1, [sp, #60]	; 0x3c
 8005e52:	1a5b      	subs	r3, r3, r1
 8005e54:	4543      	cmp	r3, r8
 8005e56:	dcf0      	bgt.n	8005e3a <_printf_float+0x432>
 8005e58:	e6fb      	b.n	8005c52 <_printf_float+0x24a>
 8005e5a:	f04f 0800 	mov.w	r8, #0
 8005e5e:	f104 0919 	add.w	r9, r4, #25
 8005e62:	e7f4      	b.n	8005e4e <_printf_float+0x446>

08005e64 <_printf_common>:
 8005e64:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8005e68:	4616      	mov	r6, r2
 8005e6a:	4699      	mov	r9, r3
 8005e6c:	688a      	ldr	r2, [r1, #8]
 8005e6e:	690b      	ldr	r3, [r1, #16]
 8005e70:	4607      	mov	r7, r0
 8005e72:	4293      	cmp	r3, r2
 8005e74:	bfb8      	it	lt
 8005e76:	4613      	movlt	r3, r2
 8005e78:	6033      	str	r3, [r6, #0]
 8005e7a:	f891 2043 	ldrb.w	r2, [r1, #67]	; 0x43
 8005e7e:	460c      	mov	r4, r1
 8005e80:	f8dd 8020 	ldr.w	r8, [sp, #32]
 8005e84:	b10a      	cbz	r2, 8005e8a <_printf_common+0x26>
 8005e86:	3301      	adds	r3, #1
 8005e88:	6033      	str	r3, [r6, #0]
 8005e8a:	6823      	ldr	r3, [r4, #0]
 8005e8c:	0699      	lsls	r1, r3, #26
 8005e8e:	bf42      	ittt	mi
 8005e90:	6833      	ldrmi	r3, [r6, #0]
 8005e92:	3302      	addmi	r3, #2
 8005e94:	6033      	strmi	r3, [r6, #0]
 8005e96:	6825      	ldr	r5, [r4, #0]
 8005e98:	f015 0506 	ands.w	r5, r5, #6
 8005e9c:	d106      	bne.n	8005eac <_printf_common+0x48>
 8005e9e:	f104 0a19 	add.w	sl, r4, #25
 8005ea2:	68e3      	ldr	r3, [r4, #12]
 8005ea4:	6832      	ldr	r2, [r6, #0]
 8005ea6:	1a9b      	subs	r3, r3, r2
 8005ea8:	42ab      	cmp	r3, r5
 8005eaa:	dc2b      	bgt.n	8005f04 <_printf_common+0xa0>
 8005eac:	f894 2043 	ldrb.w	r2, [r4, #67]	; 0x43
 8005eb0:	1e13      	subs	r3, r2, #0
 8005eb2:	6822      	ldr	r2, [r4, #0]
 8005eb4:	bf18      	it	ne
 8005eb6:	2301      	movne	r3, #1
 8005eb8:	0692      	lsls	r2, r2, #26
 8005eba:	d430      	bmi.n	8005f1e <_printf_common+0xba>
 8005ebc:	4649      	mov	r1, r9
 8005ebe:	4638      	mov	r0, r7
 8005ec0:	f104 0243 	add.w	r2, r4, #67	; 0x43
 8005ec4:	47c0      	blx	r8
 8005ec6:	3001      	adds	r0, #1
 8005ec8:	d023      	beq.n	8005f12 <_printf_common+0xae>
 8005eca:	6823      	ldr	r3, [r4, #0]
 8005ecc:	6922      	ldr	r2, [r4, #16]
 8005ece:	f003 0306 	and.w	r3, r3, #6
 8005ed2:	2b04      	cmp	r3, #4
 8005ed4:	bf14      	ite	ne
 8005ed6:	2500      	movne	r5, #0
 8005ed8:	6833      	ldreq	r3, [r6, #0]
 8005eda:	f04f 0600 	mov.w	r6, #0
 8005ede:	bf08      	it	eq
 8005ee0:	68e5      	ldreq	r5, [r4, #12]
 8005ee2:	f104 041a 	add.w	r4, r4, #26
 8005ee6:	bf08      	it	eq
 8005ee8:	1aed      	subeq	r5, r5, r3
 8005eea:	f854 3c12 	ldr.w	r3, [r4, #-18]
 8005eee:	bf08      	it	eq
 8005ef0:	ea25 75e5 	biceq.w	r5, r5, r5, asr #31
 8005ef4:	4293      	cmp	r3, r2
 8005ef6:	bfc4      	itt	gt
 8005ef8:	1a9b      	subgt	r3, r3, r2
 8005efa:	18ed      	addgt	r5, r5, r3
 8005efc:	42b5      	cmp	r5, r6
 8005efe:	d11a      	bne.n	8005f36 <_printf_common+0xd2>
 8005f00:	2000      	movs	r0, #0
 8005f02:	e008      	b.n	8005f16 <_printf_common+0xb2>
 8005f04:	2301      	movs	r3, #1
 8005f06:	4652      	mov	r2, sl
 8005f08:	4649      	mov	r1, r9
 8005f0a:	4638      	mov	r0, r7
 8005f0c:	47c0      	blx	r8
 8005f0e:	3001      	adds	r0, #1
 8005f10:	d103      	bne.n	8005f1a <_printf_common+0xb6>
 8005f12:	f04f 30ff 	mov.w	r0, #4294967295
 8005f16:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8005f1a:	3501      	adds	r5, #1
 8005f1c:	e7c1      	b.n	8005ea2 <_printf_common+0x3e>
 8005f1e:	2030      	movs	r0, #48	; 0x30
 8005f20:	18e1      	adds	r1, r4, r3
 8005f22:	f881 0043 	strb.w	r0, [r1, #67]	; 0x43
 8005f26:	1c5a      	adds	r2, r3, #1
 8005f28:	f894 1045 	ldrb.w	r1, [r4, #69]	; 0x45
 8005f2c:	4422      	add	r2, r4
 8005f2e:	3302      	adds	r3, #2
 8005f30:	f882 1043 	strb.w	r1, [r2, #67]	; 0x43
 8005f34:	e7c2      	b.n	8005ebc <_printf_common+0x58>
 8005f36:	2301      	movs	r3, #1
 8005f38:	4622      	mov	r2, r4
 8005f3a:	4649      	mov	r1, r9
 8005f3c:	4638      	mov	r0, r7
 8005f3e:	47c0      	blx	r8
 8005f40:	3001      	adds	r0, #1
 8005f42:	d0e6      	beq.n	8005f12 <_printf_common+0xae>
 8005f44:	3601      	adds	r6, #1
 8005f46:	e7d9      	b.n	8005efc <_printf_common+0x98>

08005f48 <_printf_i>:
 8005f48:	e92d 47ff 	stmdb	sp!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, lr}
 8005f4c:	7e0f      	ldrb	r7, [r1, #24]
 8005f4e:	4691      	mov	r9, r2
 8005f50:	2f78      	cmp	r7, #120	; 0x78
 8005f52:	4680      	mov	r8, r0
 8005f54:	460c      	mov	r4, r1
 8005f56:	469a      	mov	sl, r3
 8005f58:	9d0c      	ldr	r5, [sp, #48]	; 0x30
 8005f5a:	f101 0243 	add.w	r2, r1, #67	; 0x43
 8005f5e:	d807      	bhi.n	8005f70 <_printf_i+0x28>
 8005f60:	2f62      	cmp	r7, #98	; 0x62
 8005f62:	d80a      	bhi.n	8005f7a <_printf_i+0x32>
 8005f64:	2f00      	cmp	r7, #0
 8005f66:	f000 80d5 	beq.w	8006114 <_printf_i+0x1cc>
 8005f6a:	2f58      	cmp	r7, #88	; 0x58
 8005f6c:	f000 80c1 	beq.w	80060f2 <_printf_i+0x1aa>
 8005f70:	f104 0542 	add.w	r5, r4, #66	; 0x42
 8005f74:	f884 7042 	strb.w	r7, [r4, #66]	; 0x42
 8005f78:	e03a      	b.n	8005ff0 <_printf_i+0xa8>
 8005f7a:	f1a7 0363 	sub.w	r3, r7, #99	; 0x63
 8005f7e:	2b15      	cmp	r3, #21
 8005f80:	d8f6      	bhi.n	8005f70 <_printf_i+0x28>
 8005f82:	a101      	add	r1, pc, #4	; (adr r1, 8005f88 <_printf_i+0x40>)
 8005f84:	f851 f023 	ldr.w	pc, [r1, r3, lsl #2]
 8005f88:	08005fe1 	.word	0x08005fe1
 8005f8c:	08005ff5 	.word	0x08005ff5
 8005f90:	08005f71 	.word	0x08005f71
 8005f94:	08005f71 	.word	0x08005f71
 8005f98:	08005f71 	.word	0x08005f71
 8005f9c:	08005f71 	.word	0x08005f71
 8005fa0:	08005ff5 	.word	0x08005ff5
 8005fa4:	08005f71 	.word	0x08005f71
 8005fa8:	08005f71 	.word	0x08005f71
 8005fac:	08005f71 	.word	0x08005f71
 8005fb0:	08005f71 	.word	0x08005f71
 8005fb4:	080060fb 	.word	0x080060fb
 8005fb8:	08006021 	.word	0x08006021
 8005fbc:	080060b5 	.word	0x080060b5
 8005fc0:	08005f71 	.word	0x08005f71
 8005fc4:	08005f71 	.word	0x08005f71
 8005fc8:	0800611d 	.word	0x0800611d
 8005fcc:	08005f71 	.word	0x08005f71
 8005fd0:	08006021 	.word	0x08006021
 8005fd4:	08005f71 	.word	0x08005f71
 8005fd8:	08005f71 	.word	0x08005f71
 8005fdc:	080060bd 	.word	0x080060bd
 8005fe0:	682b      	ldr	r3, [r5, #0]
 8005fe2:	1d1a      	adds	r2, r3, #4
 8005fe4:	681b      	ldr	r3, [r3, #0]
 8005fe6:	602a      	str	r2, [r5, #0]
 8005fe8:	f104 0542 	add.w	r5, r4, #66	; 0x42
 8005fec:	f884 3042 	strb.w	r3, [r4, #66]	; 0x42
 8005ff0:	2301      	movs	r3, #1
 8005ff2:	e0a0      	b.n	8006136 <_printf_i+0x1ee>
 8005ff4:	6820      	ldr	r0, [r4, #0]
 8005ff6:	682b      	ldr	r3, [r5, #0]
 8005ff8:	0607      	lsls	r7, r0, #24
 8005ffa:	f103 0104 	add.w	r1, r3, #4
 8005ffe:	6029      	str	r1, [r5, #0]
 8006000:	d501      	bpl.n	8006006 <_printf_i+0xbe>
 8006002:	681e      	ldr	r6, [r3, #0]
 8006004:	e003      	b.n	800600e <_printf_i+0xc6>
 8006006:	0646      	lsls	r6, r0, #25
 8006008:	d5fb      	bpl.n	8006002 <_printf_i+0xba>
 800600a:	f9b3 6000 	ldrsh.w	r6, [r3]
 800600e:	2e00      	cmp	r6, #0
 8006010:	da03      	bge.n	800601a <_printf_i+0xd2>
 8006012:	232d      	movs	r3, #45	; 0x2d
 8006014:	4276      	negs	r6, r6
 8006016:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 800601a:	230a      	movs	r3, #10
 800601c:	4859      	ldr	r0, [pc, #356]	; (8006184 <_printf_i+0x23c>)
 800601e:	e012      	b.n	8006046 <_printf_i+0xfe>
 8006020:	682b      	ldr	r3, [r5, #0]
 8006022:	6820      	ldr	r0, [r4, #0]
 8006024:	1d19      	adds	r1, r3, #4
 8006026:	6029      	str	r1, [r5, #0]
 8006028:	0605      	lsls	r5, r0, #24
 800602a:	d501      	bpl.n	8006030 <_printf_i+0xe8>
 800602c:	681e      	ldr	r6, [r3, #0]
 800602e:	e002      	b.n	8006036 <_printf_i+0xee>
 8006030:	0641      	lsls	r1, r0, #25
 8006032:	d5fb      	bpl.n	800602c <_printf_i+0xe4>
 8006034:	881e      	ldrh	r6, [r3, #0]
 8006036:	2f6f      	cmp	r7, #111	; 0x6f
 8006038:	bf0c      	ite	eq
 800603a:	2308      	moveq	r3, #8
 800603c:	230a      	movne	r3, #10
 800603e:	4851      	ldr	r0, [pc, #324]	; (8006184 <_printf_i+0x23c>)
 8006040:	2100      	movs	r1, #0
 8006042:	f884 1043 	strb.w	r1, [r4, #67]	; 0x43
 8006046:	6865      	ldr	r5, [r4, #4]
 8006048:	2d00      	cmp	r5, #0
 800604a:	bfa8      	it	ge
 800604c:	6821      	ldrge	r1, [r4, #0]
 800604e:	60a5      	str	r5, [r4, #8]
 8006050:	bfa4      	itt	ge
 8006052:	f021 0104 	bicge.w	r1, r1, #4
 8006056:	6021      	strge	r1, [r4, #0]
 8006058:	b90e      	cbnz	r6, 800605e <_printf_i+0x116>
 800605a:	2d00      	cmp	r5, #0
 800605c:	d04b      	beq.n	80060f6 <_printf_i+0x1ae>
 800605e:	4615      	mov	r5, r2
 8006060:	fbb6 f1f3 	udiv	r1, r6, r3
 8006064:	fb03 6711 	mls	r7, r3, r1, r6
 8006068:	5dc7      	ldrb	r7, [r0, r7]
 800606a:	f805 7d01 	strb.w	r7, [r5, #-1]!
 800606e:	4637      	mov	r7, r6
 8006070:	42bb      	cmp	r3, r7
 8006072:	460e      	mov	r6, r1
 8006074:	d9f4      	bls.n	8006060 <_printf_i+0x118>
 8006076:	2b08      	cmp	r3, #8
 8006078:	d10b      	bne.n	8006092 <_printf_i+0x14a>
 800607a:	6823      	ldr	r3, [r4, #0]
 800607c:	07de      	lsls	r6, r3, #31
 800607e:	d508      	bpl.n	8006092 <_printf_i+0x14a>
 8006080:	6923      	ldr	r3, [r4, #16]
 8006082:	6861      	ldr	r1, [r4, #4]
 8006084:	4299      	cmp	r1, r3
 8006086:	bfde      	ittt	le
 8006088:	2330      	movle	r3, #48	; 0x30
 800608a:	f805 3c01 	strble.w	r3, [r5, #-1]
 800608e:	f105 35ff 	addle.w	r5, r5, #4294967295
 8006092:	1b52      	subs	r2, r2, r5
 8006094:	6122      	str	r2, [r4, #16]
 8006096:	464b      	mov	r3, r9
 8006098:	4621      	mov	r1, r4
 800609a:	4640      	mov	r0, r8
 800609c:	f8cd a000 	str.w	sl, [sp]
 80060a0:	aa03      	add	r2, sp, #12
 80060a2:	f7ff fedf 	bl	8005e64 <_printf_common>
 80060a6:	3001      	adds	r0, #1
 80060a8:	d14a      	bne.n	8006140 <_printf_i+0x1f8>
 80060aa:	f04f 30ff 	mov.w	r0, #4294967295
 80060ae:	b004      	add	sp, #16
 80060b0:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 80060b4:	6823      	ldr	r3, [r4, #0]
 80060b6:	f043 0320 	orr.w	r3, r3, #32
 80060ba:	6023      	str	r3, [r4, #0]
 80060bc:	2778      	movs	r7, #120	; 0x78
 80060be:	4832      	ldr	r0, [pc, #200]	; (8006188 <_printf_i+0x240>)
 80060c0:	f884 7045 	strb.w	r7, [r4, #69]	; 0x45
 80060c4:	6823      	ldr	r3, [r4, #0]
 80060c6:	6829      	ldr	r1, [r5, #0]
 80060c8:	061f      	lsls	r7, r3, #24
 80060ca:	f851 6b04 	ldr.w	r6, [r1], #4
 80060ce:	d402      	bmi.n	80060d6 <_printf_i+0x18e>
 80060d0:	065f      	lsls	r7, r3, #25
 80060d2:	bf48      	it	mi
 80060d4:	b2b6      	uxthmi	r6, r6
 80060d6:	07df      	lsls	r7, r3, #31
 80060d8:	bf48      	it	mi
 80060da:	f043 0320 	orrmi.w	r3, r3, #32
 80060de:	6029      	str	r1, [r5, #0]
 80060e0:	bf48      	it	mi
 80060e2:	6023      	strmi	r3, [r4, #0]
 80060e4:	b91e      	cbnz	r6, 80060ee <_printf_i+0x1a6>
 80060e6:	6823      	ldr	r3, [r4, #0]
 80060e8:	f023 0320 	bic.w	r3, r3, #32
 80060ec:	6023      	str	r3, [r4, #0]
 80060ee:	2310      	movs	r3, #16
 80060f0:	e7a6      	b.n	8006040 <_printf_i+0xf8>
 80060f2:	4824      	ldr	r0, [pc, #144]	; (8006184 <_printf_i+0x23c>)
 80060f4:	e7e4      	b.n	80060c0 <_printf_i+0x178>
 80060f6:	4615      	mov	r5, r2
 80060f8:	e7bd      	b.n	8006076 <_printf_i+0x12e>
 80060fa:	682b      	ldr	r3, [r5, #0]
 80060fc:	6826      	ldr	r6, [r4, #0]
 80060fe:	1d18      	adds	r0, r3, #4
 8006100:	6961      	ldr	r1, [r4, #20]
 8006102:	6028      	str	r0, [r5, #0]
 8006104:	0635      	lsls	r5, r6, #24
 8006106:	681b      	ldr	r3, [r3, #0]
 8006108:	d501      	bpl.n	800610e <_printf_i+0x1c6>
 800610a:	6019      	str	r1, [r3, #0]
 800610c:	e002      	b.n	8006114 <_printf_i+0x1cc>
 800610e:	0670      	lsls	r0, r6, #25
 8006110:	d5fb      	bpl.n	800610a <_printf_i+0x1c2>
 8006112:	8019      	strh	r1, [r3, #0]
 8006114:	2300      	movs	r3, #0
 8006116:	4615      	mov	r5, r2
 8006118:	6123      	str	r3, [r4, #16]
 800611a:	e7bc      	b.n	8006096 <_printf_i+0x14e>
 800611c:	682b      	ldr	r3, [r5, #0]
 800611e:	2100      	movs	r1, #0
 8006120:	1d1a      	adds	r2, r3, #4
 8006122:	602a      	str	r2, [r5, #0]
 8006124:	681d      	ldr	r5, [r3, #0]
 8006126:	6862      	ldr	r2, [r4, #4]
 8006128:	4628      	mov	r0, r5
 800612a:	f000 f9ee 	bl	800650a <memchr>
 800612e:	b108      	cbz	r0, 8006134 <_printf_i+0x1ec>
 8006130:	1b40      	subs	r0, r0, r5
 8006132:	6060      	str	r0, [r4, #4]
 8006134:	6863      	ldr	r3, [r4, #4]
 8006136:	6123      	str	r3, [r4, #16]
 8006138:	2300      	movs	r3, #0
 800613a:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 800613e:	e7aa      	b.n	8006096 <_printf_i+0x14e>
 8006140:	462a      	mov	r2, r5
 8006142:	4649      	mov	r1, r9
 8006144:	4640      	mov	r0, r8
 8006146:	6923      	ldr	r3, [r4, #16]
 8006148:	47d0      	blx	sl
 800614a:	3001      	adds	r0, #1
 800614c:	d0ad      	beq.n	80060aa <_printf_i+0x162>
 800614e:	6823      	ldr	r3, [r4, #0]
 8006150:	079b      	lsls	r3, r3, #30
 8006152:	d413      	bmi.n	800617c <_printf_i+0x234>
 8006154:	68e0      	ldr	r0, [r4, #12]
 8006156:	9b03      	ldr	r3, [sp, #12]
 8006158:	4298      	cmp	r0, r3
 800615a:	bfb8      	it	lt
 800615c:	4618      	movlt	r0, r3
 800615e:	e7a6      	b.n	80060ae <_printf_i+0x166>
 8006160:	2301      	movs	r3, #1
 8006162:	4632      	mov	r2, r6
 8006164:	4649      	mov	r1, r9
 8006166:	4640      	mov	r0, r8
 8006168:	47d0      	blx	sl
 800616a:	3001      	adds	r0, #1
 800616c:	d09d      	beq.n	80060aa <_printf_i+0x162>
 800616e:	3501      	adds	r5, #1
 8006170:	68e3      	ldr	r3, [r4, #12]
 8006172:	9903      	ldr	r1, [sp, #12]
 8006174:	1a5b      	subs	r3, r3, r1
 8006176:	42ab      	cmp	r3, r5
 8006178:	dcf2      	bgt.n	8006160 <_printf_i+0x218>
 800617a:	e7eb      	b.n	8006154 <_printf_i+0x20c>
 800617c:	2500      	movs	r5, #0
 800617e:	f104 0619 	add.w	r6, r4, #25
 8006182:	e7f5      	b.n	8006170 <_printf_i+0x228>
 8006184:	08009b40 	.word	0x08009b40
 8006188:	08009b51 	.word	0x08009b51

0800618c <std>:
 800618c:	2300      	movs	r3, #0
 800618e:	b510      	push	{r4, lr}
 8006190:	4604      	mov	r4, r0
 8006192:	e9c0 3300 	strd	r3, r3, [r0]
 8006196:	e9c0 3304 	strd	r3, r3, [r0, #16]
 800619a:	6083      	str	r3, [r0, #8]
 800619c:	8181      	strh	r1, [r0, #12]
 800619e:	6643      	str	r3, [r0, #100]	; 0x64
 80061a0:	81c2      	strh	r2, [r0, #14]
 80061a2:	6183      	str	r3, [r0, #24]
 80061a4:	4619      	mov	r1, r3
 80061a6:	2208      	movs	r2, #8
 80061a8:	305c      	adds	r0, #92	; 0x5c
 80061aa:	f000 f92e 	bl	800640a <memset>
 80061ae:	4b0d      	ldr	r3, [pc, #52]	; (80061e4 <std+0x58>)
 80061b0:	6224      	str	r4, [r4, #32]
 80061b2:	6263      	str	r3, [r4, #36]	; 0x24
 80061b4:	4b0c      	ldr	r3, [pc, #48]	; (80061e8 <std+0x5c>)
 80061b6:	62a3      	str	r3, [r4, #40]	; 0x28
 80061b8:	4b0c      	ldr	r3, [pc, #48]	; (80061ec <std+0x60>)
 80061ba:	62e3      	str	r3, [r4, #44]	; 0x2c
 80061bc:	4b0c      	ldr	r3, [pc, #48]	; (80061f0 <std+0x64>)
 80061be:	6323      	str	r3, [r4, #48]	; 0x30
 80061c0:	4b0c      	ldr	r3, [pc, #48]	; (80061f4 <std+0x68>)
 80061c2:	429c      	cmp	r4, r3
 80061c4:	d006      	beq.n	80061d4 <std+0x48>
 80061c6:	f103 0268 	add.w	r2, r3, #104	; 0x68
 80061ca:	4294      	cmp	r4, r2
 80061cc:	d002      	beq.n	80061d4 <std+0x48>
 80061ce:	33d0      	adds	r3, #208	; 0xd0
 80061d0:	429c      	cmp	r4, r3
 80061d2:	d105      	bne.n	80061e0 <std+0x54>
 80061d4:	f104 0058 	add.w	r0, r4, #88	; 0x58
 80061d8:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 80061dc:	f000 b992 	b.w	8006504 <__retarget_lock_init_recursive>
 80061e0:	bd10      	pop	{r4, pc}
 80061e2:	bf00      	nop
 80061e4:	08006351 	.word	0x08006351
 80061e8:	08006373 	.word	0x08006373
 80061ec:	080063ab 	.word	0x080063ab
 80061f0:	080063cf 	.word	0x080063cf
 80061f4:	20000b10 	.word	0x20000b10

080061f8 <stdio_exit_handler>:
 80061f8:	4a02      	ldr	r2, [pc, #8]	; (8006204 <stdio_exit_handler+0xc>)
 80061fa:	4903      	ldr	r1, [pc, #12]	; (8006208 <stdio_exit_handler+0x10>)
 80061fc:	4803      	ldr	r0, [pc, #12]	; (800620c <stdio_exit_handler+0x14>)
 80061fe:	f000 b869 	b.w	80062d4 <_fwalk_sglue>
 8006202:	bf00      	nop
 8006204:	2000001c 	.word	0x2000001c
 8006208:	08007ebd 	.word	0x08007ebd
 800620c:	20000028 	.word	0x20000028

08006210 <cleanup_stdio>:
 8006210:	6841      	ldr	r1, [r0, #4]
 8006212:	4b0c      	ldr	r3, [pc, #48]	; (8006244 <cleanup_stdio+0x34>)
 8006214:	b510      	push	{r4, lr}
 8006216:	4299      	cmp	r1, r3
 8006218:	4604      	mov	r4, r0
 800621a:	d001      	beq.n	8006220 <cleanup_stdio+0x10>
 800621c:	f001 fe4e 	bl	8007ebc <_fflush_r>
 8006220:	68a1      	ldr	r1, [r4, #8]
 8006222:	4b09      	ldr	r3, [pc, #36]	; (8006248 <cleanup_stdio+0x38>)
 8006224:	4299      	cmp	r1, r3
 8006226:	d002      	beq.n	800622e <cleanup_stdio+0x1e>
 8006228:	4620      	mov	r0, r4
 800622a:	f001 fe47 	bl	8007ebc <_fflush_r>
 800622e:	68e1      	ldr	r1, [r4, #12]
 8006230:	4b06      	ldr	r3, [pc, #24]	; (800624c <cleanup_stdio+0x3c>)
 8006232:	4299      	cmp	r1, r3
 8006234:	d004      	beq.n	8006240 <cleanup_stdio+0x30>
 8006236:	4620      	mov	r0, r4
 8006238:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 800623c:	f001 be3e 	b.w	8007ebc <_fflush_r>
 8006240:	bd10      	pop	{r4, pc}
 8006242:	bf00      	nop
 8006244:	20000b10 	.word	0x20000b10
 8006248:	20000b78 	.word	0x20000b78
 800624c:	20000be0 	.word	0x20000be0

08006250 <global_stdio_init.part.0>:
 8006250:	b510      	push	{r4, lr}
 8006252:	4b0b      	ldr	r3, [pc, #44]	; (8006280 <global_stdio_init.part.0+0x30>)
 8006254:	4c0b      	ldr	r4, [pc, #44]	; (8006284 <global_stdio_init.part.0+0x34>)
 8006256:	4a0c      	ldr	r2, [pc, #48]	; (8006288 <global_stdio_init.part.0+0x38>)
 8006258:	4620      	mov	r0, r4
 800625a:	601a      	str	r2, [r3, #0]
 800625c:	2104      	movs	r1, #4
 800625e:	2200      	movs	r2, #0
 8006260:	f7ff ff94 	bl	800618c <std>
 8006264:	f104 0068 	add.w	r0, r4, #104	; 0x68
 8006268:	2201      	movs	r2, #1
 800626a:	2109      	movs	r1, #9
 800626c:	f7ff ff8e 	bl	800618c <std>
 8006270:	f104 00d0 	add.w	r0, r4, #208	; 0xd0
 8006274:	2202      	movs	r2, #2
 8006276:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 800627a:	2112      	movs	r1, #18
 800627c:	f7ff bf86 	b.w	800618c <std>
 8006280:	20000c48 	.word	0x20000c48
 8006284:	20000b10 	.word	0x20000b10
 8006288:	080061f9 	.word	0x080061f9

0800628c <__sfp_lock_acquire>:
 800628c:	4801      	ldr	r0, [pc, #4]	; (8006294 <__sfp_lock_acquire+0x8>)
 800628e:	f000 b93a 	b.w	8006506 <__retarget_lock_acquire_recursive>
 8006292:	bf00      	nop
 8006294:	20000c51 	.word	0x20000c51

08006298 <__sfp_lock_release>:
 8006298:	4801      	ldr	r0, [pc, #4]	; (80062a0 <__sfp_lock_release+0x8>)
 800629a:	f000 b935 	b.w	8006508 <__retarget_lock_release_recursive>
 800629e:	bf00      	nop
 80062a0:	20000c51 	.word	0x20000c51

080062a4 <__sinit>:
 80062a4:	b510      	push	{r4, lr}
 80062a6:	4604      	mov	r4, r0
 80062a8:	f7ff fff0 	bl	800628c <__sfp_lock_acquire>
 80062ac:	6a23      	ldr	r3, [r4, #32]
 80062ae:	b11b      	cbz	r3, 80062b8 <__sinit+0x14>
 80062b0:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 80062b4:	f7ff bff0 	b.w	8006298 <__sfp_lock_release>
 80062b8:	4b04      	ldr	r3, [pc, #16]	; (80062cc <__sinit+0x28>)
 80062ba:	6223      	str	r3, [r4, #32]
 80062bc:	4b04      	ldr	r3, [pc, #16]	; (80062d0 <__sinit+0x2c>)
 80062be:	681b      	ldr	r3, [r3, #0]
 80062c0:	2b00      	cmp	r3, #0
 80062c2:	d1f5      	bne.n	80062b0 <__sinit+0xc>
 80062c4:	f7ff ffc4 	bl	8006250 <global_stdio_init.part.0>
 80062c8:	e7f2      	b.n	80062b0 <__sinit+0xc>
 80062ca:	bf00      	nop
 80062cc:	08006211 	.word	0x08006211
 80062d0:	20000c48 	.word	0x20000c48

080062d4 <_fwalk_sglue>:
 80062d4:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 80062d8:	4607      	mov	r7, r0
 80062da:	4688      	mov	r8, r1
 80062dc:	4614      	mov	r4, r2
 80062de:	2600      	movs	r6, #0
 80062e0:	e9d4 9501 	ldrd	r9, r5, [r4, #4]
 80062e4:	f1b9 0901 	subs.w	r9, r9, #1
 80062e8:	d505      	bpl.n	80062f6 <_fwalk_sglue+0x22>
 80062ea:	6824      	ldr	r4, [r4, #0]
 80062ec:	2c00      	cmp	r4, #0
 80062ee:	d1f7      	bne.n	80062e0 <_fwalk_sglue+0xc>
 80062f0:	4630      	mov	r0, r6
 80062f2:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 80062f6:	89ab      	ldrh	r3, [r5, #12]
 80062f8:	2b01      	cmp	r3, #1
 80062fa:	d907      	bls.n	800630c <_fwalk_sglue+0x38>
 80062fc:	f9b5 300e 	ldrsh.w	r3, [r5, #14]
 8006300:	3301      	adds	r3, #1
 8006302:	d003      	beq.n	800630c <_fwalk_sglue+0x38>
 8006304:	4629      	mov	r1, r5
 8006306:	4638      	mov	r0, r7
 8006308:	47c0      	blx	r8
 800630a:	4306      	orrs	r6, r0
 800630c:	3568      	adds	r5, #104	; 0x68
 800630e:	e7e9      	b.n	80062e4 <_fwalk_sglue+0x10>

08006310 <siprintf>:
 8006310:	b40e      	push	{r1, r2, r3}
 8006312:	f06f 4100 	mvn.w	r1, #2147483648	; 0x80000000
 8006316:	b500      	push	{lr}
 8006318:	b09c      	sub	sp, #112	; 0x70
 800631a:	ab1d      	add	r3, sp, #116	; 0x74
 800631c:	9002      	str	r0, [sp, #8]
 800631e:	9006      	str	r0, [sp, #24]
 8006320:	9107      	str	r1, [sp, #28]
 8006322:	9104      	str	r1, [sp, #16]
 8006324:	4808      	ldr	r0, [pc, #32]	; (8006348 <siprintf+0x38>)
 8006326:	4909      	ldr	r1, [pc, #36]	; (800634c <siprintf+0x3c>)
 8006328:	f853 2b04 	ldr.w	r2, [r3], #4
 800632c:	9105      	str	r1, [sp, #20]
 800632e:	6800      	ldr	r0, [r0, #0]
 8006330:	a902      	add	r1, sp, #8
 8006332:	9301      	str	r3, [sp, #4]
 8006334:	f001 fc42 	bl	8007bbc <_svfiprintf_r>
 8006338:	2200      	movs	r2, #0
 800633a:	9b02      	ldr	r3, [sp, #8]
 800633c:	701a      	strb	r2, [r3, #0]
 800633e:	b01c      	add	sp, #112	; 0x70
 8006340:	f85d eb04 	ldr.w	lr, [sp], #4
 8006344:	b003      	add	sp, #12
 8006346:	4770      	bx	lr
 8006348:	20000074 	.word	0x20000074
 800634c:	ffff0208 	.word	0xffff0208

08006350 <__sread>:
 8006350:	b510      	push	{r4, lr}
 8006352:	460c      	mov	r4, r1
 8006354:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8006358:	f000 f886 	bl	8006468 <_read_r>
 800635c:	2800      	cmp	r0, #0
 800635e:	bfab      	itete	ge
 8006360:	6d63      	ldrge	r3, [r4, #84]	; 0x54
 8006362:	89a3      	ldrhlt	r3, [r4, #12]
 8006364:	181b      	addge	r3, r3, r0
 8006366:	f423 5380 	biclt.w	r3, r3, #4096	; 0x1000
 800636a:	bfac      	ite	ge
 800636c:	6563      	strge	r3, [r4, #84]	; 0x54
 800636e:	81a3      	strhlt	r3, [r4, #12]
 8006370:	bd10      	pop	{r4, pc}

08006372 <__swrite>:
 8006372:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8006376:	461f      	mov	r7, r3
 8006378:	898b      	ldrh	r3, [r1, #12]
 800637a:	4605      	mov	r5, r0
 800637c:	05db      	lsls	r3, r3, #23
 800637e:	460c      	mov	r4, r1
 8006380:	4616      	mov	r6, r2
 8006382:	d505      	bpl.n	8006390 <__swrite+0x1e>
 8006384:	2302      	movs	r3, #2
 8006386:	2200      	movs	r2, #0
 8006388:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 800638c:	f000 f85a 	bl	8006444 <_lseek_r>
 8006390:	89a3      	ldrh	r3, [r4, #12]
 8006392:	4632      	mov	r2, r6
 8006394:	f423 5380 	bic.w	r3, r3, #4096	; 0x1000
 8006398:	81a3      	strh	r3, [r4, #12]
 800639a:	4628      	mov	r0, r5
 800639c:	463b      	mov	r3, r7
 800639e:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 80063a2:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 80063a6:	f000 b871 	b.w	800648c <_write_r>

080063aa <__sseek>:
 80063aa:	b510      	push	{r4, lr}
 80063ac:	460c      	mov	r4, r1
 80063ae:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 80063b2:	f000 f847 	bl	8006444 <_lseek_r>
 80063b6:	1c43      	adds	r3, r0, #1
 80063b8:	89a3      	ldrh	r3, [r4, #12]
 80063ba:	bf15      	itete	ne
 80063bc:	6560      	strne	r0, [r4, #84]	; 0x54
 80063be:	f423 5380 	biceq.w	r3, r3, #4096	; 0x1000
 80063c2:	f443 5380 	orrne.w	r3, r3, #4096	; 0x1000
 80063c6:	81a3      	strheq	r3, [r4, #12]
 80063c8:	bf18      	it	ne
 80063ca:	81a3      	strhne	r3, [r4, #12]
 80063cc:	bd10      	pop	{r4, pc}

080063ce <__sclose>:
 80063ce:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 80063d2:	f000 b827 	b.w	8006424 <_close_r>

080063d6 <memmove>:
 80063d6:	4288      	cmp	r0, r1
 80063d8:	b510      	push	{r4, lr}
 80063da:	eb01 0402 	add.w	r4, r1, r2
 80063de:	d902      	bls.n	80063e6 <memmove+0x10>
 80063e0:	4284      	cmp	r4, r0
 80063e2:	4623      	mov	r3, r4
 80063e4:	d807      	bhi.n	80063f6 <memmove+0x20>
 80063e6:	1e43      	subs	r3, r0, #1
 80063e8:	42a1      	cmp	r1, r4
 80063ea:	d008      	beq.n	80063fe <memmove+0x28>
 80063ec:	f811 2b01 	ldrb.w	r2, [r1], #1
 80063f0:	f803 2f01 	strb.w	r2, [r3, #1]!
 80063f4:	e7f8      	b.n	80063e8 <memmove+0x12>
 80063f6:	4601      	mov	r1, r0
 80063f8:	4402      	add	r2, r0
 80063fa:	428a      	cmp	r2, r1
 80063fc:	d100      	bne.n	8006400 <memmove+0x2a>
 80063fe:	bd10      	pop	{r4, pc}
 8006400:	f813 4d01 	ldrb.w	r4, [r3, #-1]!
 8006404:	f802 4d01 	strb.w	r4, [r2, #-1]!
 8006408:	e7f7      	b.n	80063fa <memmove+0x24>

0800640a <memset>:
 800640a:	4603      	mov	r3, r0
 800640c:	4402      	add	r2, r0
 800640e:	4293      	cmp	r3, r2
 8006410:	d100      	bne.n	8006414 <memset+0xa>
 8006412:	4770      	bx	lr
 8006414:	f803 1b01 	strb.w	r1, [r3], #1
 8006418:	e7f9      	b.n	800640e <memset+0x4>
	...

0800641c <_localeconv_r>:
 800641c:	4800      	ldr	r0, [pc, #0]	; (8006420 <_localeconv_r+0x4>)
 800641e:	4770      	bx	lr
 8006420:	20000168 	.word	0x20000168

08006424 <_close_r>:
 8006424:	b538      	push	{r3, r4, r5, lr}
 8006426:	2300      	movs	r3, #0
 8006428:	4d05      	ldr	r5, [pc, #20]	; (8006440 <_close_r+0x1c>)
 800642a:	4604      	mov	r4, r0
 800642c:	4608      	mov	r0, r1
 800642e:	602b      	str	r3, [r5, #0]
 8006430:	f7fc f844 	bl	80024bc <_close>
 8006434:	1c43      	adds	r3, r0, #1
 8006436:	d102      	bne.n	800643e <_close_r+0x1a>
 8006438:	682b      	ldr	r3, [r5, #0]
 800643a:	b103      	cbz	r3, 800643e <_close_r+0x1a>
 800643c:	6023      	str	r3, [r4, #0]
 800643e:	bd38      	pop	{r3, r4, r5, pc}
 8006440:	20000c4c 	.word	0x20000c4c

08006444 <_lseek_r>:
 8006444:	b538      	push	{r3, r4, r5, lr}
 8006446:	4604      	mov	r4, r0
 8006448:	4608      	mov	r0, r1
 800644a:	4611      	mov	r1, r2
 800644c:	2200      	movs	r2, #0
 800644e:	4d05      	ldr	r5, [pc, #20]	; (8006464 <_lseek_r+0x20>)
 8006450:	602a      	str	r2, [r5, #0]
 8006452:	461a      	mov	r2, r3
 8006454:	f7fc f856 	bl	8002504 <_lseek>
 8006458:	1c43      	adds	r3, r0, #1
 800645a:	d102      	bne.n	8006462 <_lseek_r+0x1e>
 800645c:	682b      	ldr	r3, [r5, #0]
 800645e:	b103      	cbz	r3, 8006462 <_lseek_r+0x1e>
 8006460:	6023      	str	r3, [r4, #0]
 8006462:	bd38      	pop	{r3, r4, r5, pc}
 8006464:	20000c4c 	.word	0x20000c4c

08006468 <_read_r>:
 8006468:	b538      	push	{r3, r4, r5, lr}
 800646a:	4604      	mov	r4, r0
 800646c:	4608      	mov	r0, r1
 800646e:	4611      	mov	r1, r2
 8006470:	2200      	movs	r2, #0
 8006472:	4d05      	ldr	r5, [pc, #20]	; (8006488 <_read_r+0x20>)
 8006474:	602a      	str	r2, [r5, #0]
 8006476:	461a      	mov	r2, r3
 8006478:	f7fb ffe7 	bl	800244a <_read>
 800647c:	1c43      	adds	r3, r0, #1
 800647e:	d102      	bne.n	8006486 <_read_r+0x1e>
 8006480:	682b      	ldr	r3, [r5, #0]
 8006482:	b103      	cbz	r3, 8006486 <_read_r+0x1e>
 8006484:	6023      	str	r3, [r4, #0]
 8006486:	bd38      	pop	{r3, r4, r5, pc}
 8006488:	20000c4c 	.word	0x20000c4c

0800648c <_write_r>:
 800648c:	b538      	push	{r3, r4, r5, lr}
 800648e:	4604      	mov	r4, r0
 8006490:	4608      	mov	r0, r1
 8006492:	4611      	mov	r1, r2
 8006494:	2200      	movs	r2, #0
 8006496:	4d05      	ldr	r5, [pc, #20]	; (80064ac <_write_r+0x20>)
 8006498:	602a      	str	r2, [r5, #0]
 800649a:	461a      	mov	r2, r3
 800649c:	f7fb fff2 	bl	8002484 <_write>
 80064a0:	1c43      	adds	r3, r0, #1
 80064a2:	d102      	bne.n	80064aa <_write_r+0x1e>
 80064a4:	682b      	ldr	r3, [r5, #0]
 80064a6:	b103      	cbz	r3, 80064aa <_write_r+0x1e>
 80064a8:	6023      	str	r3, [r4, #0]
 80064aa:	bd38      	pop	{r3, r4, r5, pc}
 80064ac:	20000c4c 	.word	0x20000c4c

080064b0 <__errno>:
 80064b0:	4b01      	ldr	r3, [pc, #4]	; (80064b8 <__errno+0x8>)
 80064b2:	6818      	ldr	r0, [r3, #0]
 80064b4:	4770      	bx	lr
 80064b6:	bf00      	nop
 80064b8:	20000074 	.word	0x20000074

080064bc <__libc_init_array>:
 80064bc:	b570      	push	{r4, r5, r6, lr}
 80064be:	2600      	movs	r6, #0
 80064c0:	4d0c      	ldr	r5, [pc, #48]	; (80064f4 <__libc_init_array+0x38>)
 80064c2:	4c0d      	ldr	r4, [pc, #52]	; (80064f8 <__libc_init_array+0x3c>)
 80064c4:	1b64      	subs	r4, r4, r5
 80064c6:	10a4      	asrs	r4, r4, #2
 80064c8:	42a6      	cmp	r6, r4
 80064ca:	d109      	bne.n	80064e0 <__libc_init_array+0x24>
 80064cc:	f002 f86e 	bl	80085ac <_init>
 80064d0:	2600      	movs	r6, #0
 80064d2:	4d0a      	ldr	r5, [pc, #40]	; (80064fc <__libc_init_array+0x40>)
 80064d4:	4c0a      	ldr	r4, [pc, #40]	; (8006500 <__libc_init_array+0x44>)
 80064d6:	1b64      	subs	r4, r4, r5
 80064d8:	10a4      	asrs	r4, r4, #2
 80064da:	42a6      	cmp	r6, r4
 80064dc:	d105      	bne.n	80064ea <__libc_init_array+0x2e>
 80064de:	bd70      	pop	{r4, r5, r6, pc}
 80064e0:	f855 3b04 	ldr.w	r3, [r5], #4
 80064e4:	4798      	blx	r3
 80064e6:	3601      	adds	r6, #1
 80064e8:	e7ee      	b.n	80064c8 <__libc_init_array+0xc>
 80064ea:	f855 3b04 	ldr.w	r3, [r5], #4
 80064ee:	4798      	blx	r3
 80064f0:	3601      	adds	r6, #1
 80064f2:	e7f2      	b.n	80064da <__libc_init_array+0x1e>
 80064f4:	08009e9c 	.word	0x08009e9c
 80064f8:	08009e9c 	.word	0x08009e9c
 80064fc:	08009e9c 	.word	0x08009e9c
 8006500:	08009ea0 	.word	0x08009ea0

08006504 <__retarget_lock_init_recursive>:
 8006504:	4770      	bx	lr

08006506 <__retarget_lock_acquire_recursive>:
 8006506:	4770      	bx	lr

08006508 <__retarget_lock_release_recursive>:
 8006508:	4770      	bx	lr

0800650a <memchr>:
 800650a:	4603      	mov	r3, r0
 800650c:	b510      	push	{r4, lr}
 800650e:	b2c9      	uxtb	r1, r1
 8006510:	4402      	add	r2, r0
 8006512:	4293      	cmp	r3, r2
 8006514:	4618      	mov	r0, r3
 8006516:	d101      	bne.n	800651c <memchr+0x12>
 8006518:	2000      	movs	r0, #0
 800651a:	e003      	b.n	8006524 <memchr+0x1a>
 800651c:	7804      	ldrb	r4, [r0, #0]
 800651e:	3301      	adds	r3, #1
 8006520:	428c      	cmp	r4, r1
 8006522:	d1f6      	bne.n	8006512 <memchr+0x8>
 8006524:	bd10      	pop	{r4, pc}

08006526 <memcpy>:
 8006526:	440a      	add	r2, r1
 8006528:	4291      	cmp	r1, r2
 800652a:	f100 33ff 	add.w	r3, r0, #4294967295
 800652e:	d100      	bne.n	8006532 <memcpy+0xc>
 8006530:	4770      	bx	lr
 8006532:	b510      	push	{r4, lr}
 8006534:	f811 4b01 	ldrb.w	r4, [r1], #1
 8006538:	4291      	cmp	r1, r2
 800653a:	f803 4f01 	strb.w	r4, [r3, #1]!
 800653e:	d1f9      	bne.n	8006534 <memcpy+0xe>
 8006540:	bd10      	pop	{r4, pc}

08006542 <quorem>:
 8006542:	e92d 4ff7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8006546:	6903      	ldr	r3, [r0, #16]
 8006548:	690c      	ldr	r4, [r1, #16]
 800654a:	4607      	mov	r7, r0
 800654c:	42a3      	cmp	r3, r4
 800654e:	db7f      	blt.n	8006650 <quorem+0x10e>
 8006550:	3c01      	subs	r4, #1
 8006552:	f100 0514 	add.w	r5, r0, #20
 8006556:	f101 0814 	add.w	r8, r1, #20
 800655a:	eb05 0384 	add.w	r3, r5, r4, lsl #2
 800655e:	9301      	str	r3, [sp, #4]
 8006560:	f858 3024 	ldr.w	r3, [r8, r4, lsl #2]
 8006564:	f855 2024 	ldr.w	r2, [r5, r4, lsl #2]
 8006568:	3301      	adds	r3, #1
 800656a:	429a      	cmp	r2, r3
 800656c:	fbb2 f6f3 	udiv	r6, r2, r3
 8006570:	ea4f 0b84 	mov.w	fp, r4, lsl #2
 8006574:	eb08 0984 	add.w	r9, r8, r4, lsl #2
 8006578:	d331      	bcc.n	80065de <quorem+0x9c>
 800657a:	f04f 0e00 	mov.w	lr, #0
 800657e:	4640      	mov	r0, r8
 8006580:	46ac      	mov	ip, r5
 8006582:	46f2      	mov	sl, lr
 8006584:	f850 2b04 	ldr.w	r2, [r0], #4
 8006588:	b293      	uxth	r3, r2
 800658a:	fb06 e303 	mla	r3, r6, r3, lr
 800658e:	ea4f 4e12 	mov.w	lr, r2, lsr #16
 8006592:	0c1a      	lsrs	r2, r3, #16
 8006594:	b29b      	uxth	r3, r3
 8006596:	fb06 220e 	mla	r2, r6, lr, r2
 800659a:	ebaa 0303 	sub.w	r3, sl, r3
 800659e:	f8dc a000 	ldr.w	sl, [ip]
 80065a2:	ea4f 4e12 	mov.w	lr, r2, lsr #16
 80065a6:	fa1f fa8a 	uxth.w	sl, sl
 80065aa:	4453      	add	r3, sl
 80065ac:	f8dc a000 	ldr.w	sl, [ip]
 80065b0:	b292      	uxth	r2, r2
 80065b2:	ebc2 421a 	rsb	r2, r2, sl, lsr #16
 80065b6:	eb02 4223 	add.w	r2, r2, r3, asr #16
 80065ba:	b29b      	uxth	r3, r3
 80065bc:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 80065c0:	4581      	cmp	r9, r0
 80065c2:	ea4f 4a22 	mov.w	sl, r2, asr #16
 80065c6:	f84c 3b04 	str.w	r3, [ip], #4
 80065ca:	d2db      	bcs.n	8006584 <quorem+0x42>
 80065cc:	f855 300b 	ldr.w	r3, [r5, fp]
 80065d0:	b92b      	cbnz	r3, 80065de <quorem+0x9c>
 80065d2:	9b01      	ldr	r3, [sp, #4]
 80065d4:	3b04      	subs	r3, #4
 80065d6:	429d      	cmp	r5, r3
 80065d8:	461a      	mov	r2, r3
 80065da:	d32d      	bcc.n	8006638 <quorem+0xf6>
 80065dc:	613c      	str	r4, [r7, #16]
 80065de:	4638      	mov	r0, r7
 80065e0:	f001 f994 	bl	800790c <__mcmp>
 80065e4:	2800      	cmp	r0, #0
 80065e6:	db23      	blt.n	8006630 <quorem+0xee>
 80065e8:	4629      	mov	r1, r5
 80065ea:	2000      	movs	r0, #0
 80065ec:	3601      	adds	r6, #1
 80065ee:	f858 2b04 	ldr.w	r2, [r8], #4
 80065f2:	f8d1 c000 	ldr.w	ip, [r1]
 80065f6:	b293      	uxth	r3, r2
 80065f8:	1ac3      	subs	r3, r0, r3
 80065fa:	0c12      	lsrs	r2, r2, #16
 80065fc:	fa1f f08c 	uxth.w	r0, ip
 8006600:	4403      	add	r3, r0
 8006602:	ebc2 421c 	rsb	r2, r2, ip, lsr #16
 8006606:	eb02 4223 	add.w	r2, r2, r3, asr #16
 800660a:	b29b      	uxth	r3, r3
 800660c:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 8006610:	45c1      	cmp	r9, r8
 8006612:	ea4f 4022 	mov.w	r0, r2, asr #16
 8006616:	f841 3b04 	str.w	r3, [r1], #4
 800661a:	d2e8      	bcs.n	80065ee <quorem+0xac>
 800661c:	f855 2024 	ldr.w	r2, [r5, r4, lsl #2]
 8006620:	eb05 0384 	add.w	r3, r5, r4, lsl #2
 8006624:	b922      	cbnz	r2, 8006630 <quorem+0xee>
 8006626:	3b04      	subs	r3, #4
 8006628:	429d      	cmp	r5, r3
 800662a:	461a      	mov	r2, r3
 800662c:	d30a      	bcc.n	8006644 <quorem+0x102>
 800662e:	613c      	str	r4, [r7, #16]
 8006630:	4630      	mov	r0, r6
 8006632:	b003      	add	sp, #12
 8006634:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8006638:	6812      	ldr	r2, [r2, #0]
 800663a:	3b04      	subs	r3, #4
 800663c:	2a00      	cmp	r2, #0
 800663e:	d1cd      	bne.n	80065dc <quorem+0x9a>
 8006640:	3c01      	subs	r4, #1
 8006642:	e7c8      	b.n	80065d6 <quorem+0x94>
 8006644:	6812      	ldr	r2, [r2, #0]
 8006646:	3b04      	subs	r3, #4
 8006648:	2a00      	cmp	r2, #0
 800664a:	d1f0      	bne.n	800662e <quorem+0xec>
 800664c:	3c01      	subs	r4, #1
 800664e:	e7eb      	b.n	8006628 <quorem+0xe6>
 8006650:	2000      	movs	r0, #0
 8006652:	e7ee      	b.n	8006632 <quorem+0xf0>
 8006654:	0000      	movs	r0, r0
	...

08006658 <_dtoa_r>:
 8006658:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800665c:	4616      	mov	r6, r2
 800665e:	461f      	mov	r7, r3
 8006660:	69c4      	ldr	r4, [r0, #28]
 8006662:	b099      	sub	sp, #100	; 0x64
 8006664:	4605      	mov	r5, r0
 8006666:	e9cd 6704 	strd	r6, r7, [sp, #16]
 800666a:	f8dd 8094 	ldr.w	r8, [sp, #148]	; 0x94
 800666e:	b974      	cbnz	r4, 800668e <_dtoa_r+0x36>
 8006670:	2010      	movs	r0, #16
 8006672:	f000 fe1d 	bl	80072b0 <malloc>
 8006676:	4602      	mov	r2, r0
 8006678:	61e8      	str	r0, [r5, #28]
 800667a:	b920      	cbnz	r0, 8006686 <_dtoa_r+0x2e>
 800667c:	21ef      	movs	r1, #239	; 0xef
 800667e:	4bac      	ldr	r3, [pc, #688]	; (8006930 <_dtoa_r+0x2d8>)
 8006680:	48ac      	ldr	r0, [pc, #688]	; (8006934 <_dtoa_r+0x2dc>)
 8006682:	f001 fc53 	bl	8007f2c <__assert_func>
 8006686:	e9c0 4401 	strd	r4, r4, [r0, #4]
 800668a:	6004      	str	r4, [r0, #0]
 800668c:	60c4      	str	r4, [r0, #12]
 800668e:	69eb      	ldr	r3, [r5, #28]
 8006690:	6819      	ldr	r1, [r3, #0]
 8006692:	b151      	cbz	r1, 80066aa <_dtoa_r+0x52>
 8006694:	685a      	ldr	r2, [r3, #4]
 8006696:	2301      	movs	r3, #1
 8006698:	4093      	lsls	r3, r2
 800669a:	604a      	str	r2, [r1, #4]
 800669c:	608b      	str	r3, [r1, #8]
 800669e:	4628      	mov	r0, r5
 80066a0:	f000 fefa 	bl	8007498 <_Bfree>
 80066a4:	2200      	movs	r2, #0
 80066a6:	69eb      	ldr	r3, [r5, #28]
 80066a8:	601a      	str	r2, [r3, #0]
 80066aa:	1e3b      	subs	r3, r7, #0
 80066ac:	bfaf      	iteee	ge
 80066ae:	2300      	movge	r3, #0
 80066b0:	2201      	movlt	r2, #1
 80066b2:	f023 4300 	biclt.w	r3, r3, #2147483648	; 0x80000000
 80066b6:	9305      	strlt	r3, [sp, #20]
 80066b8:	bfa8      	it	ge
 80066ba:	f8c8 3000 	strge.w	r3, [r8]
 80066be:	f8dd 9014 	ldr.w	r9, [sp, #20]
 80066c2:	4b9d      	ldr	r3, [pc, #628]	; (8006938 <_dtoa_r+0x2e0>)
 80066c4:	bfb8      	it	lt
 80066c6:	f8c8 2000 	strlt.w	r2, [r8]
 80066ca:	ea33 0309 	bics.w	r3, r3, r9
 80066ce:	d119      	bne.n	8006704 <_dtoa_r+0xac>
 80066d0:	f242 730f 	movw	r3, #9999	; 0x270f
 80066d4:	9a24      	ldr	r2, [sp, #144]	; 0x90
 80066d6:	6013      	str	r3, [r2, #0]
 80066d8:	f3c9 0313 	ubfx	r3, r9, #0, #20
 80066dc:	4333      	orrs	r3, r6
 80066de:	f000 8589 	beq.w	80071f4 <_dtoa_r+0xb9c>
 80066e2:	9b26      	ldr	r3, [sp, #152]	; 0x98
 80066e4:	b953      	cbnz	r3, 80066fc <_dtoa_r+0xa4>
 80066e6:	4b95      	ldr	r3, [pc, #596]	; (800693c <_dtoa_r+0x2e4>)
 80066e8:	e023      	b.n	8006732 <_dtoa_r+0xda>
 80066ea:	4b95      	ldr	r3, [pc, #596]	; (8006940 <_dtoa_r+0x2e8>)
 80066ec:	9303      	str	r3, [sp, #12]
 80066ee:	3308      	adds	r3, #8
 80066f0:	9a26      	ldr	r2, [sp, #152]	; 0x98
 80066f2:	6013      	str	r3, [r2, #0]
 80066f4:	9803      	ldr	r0, [sp, #12]
 80066f6:	b019      	add	sp, #100	; 0x64
 80066f8:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 80066fc:	4b8f      	ldr	r3, [pc, #572]	; (800693c <_dtoa_r+0x2e4>)
 80066fe:	9303      	str	r3, [sp, #12]
 8006700:	3303      	adds	r3, #3
 8006702:	e7f5      	b.n	80066f0 <_dtoa_r+0x98>
 8006704:	e9dd 3404 	ldrd	r3, r4, [sp, #16]
 8006708:	e9cd 340c 	strd	r3, r4, [sp, #48]	; 0x30
 800670c:	e9dd 010c 	ldrd	r0, r1, [sp, #48]	; 0x30
 8006710:	2200      	movs	r2, #0
 8006712:	2300      	movs	r3, #0
 8006714:	f7fa f948 	bl	80009a8 <__aeabi_dcmpeq>
 8006718:	4680      	mov	r8, r0
 800671a:	b160      	cbz	r0, 8006736 <_dtoa_r+0xde>
 800671c:	2301      	movs	r3, #1
 800671e:	9a24      	ldr	r2, [sp, #144]	; 0x90
 8006720:	6013      	str	r3, [r2, #0]
 8006722:	9b26      	ldr	r3, [sp, #152]	; 0x98
 8006724:	2b00      	cmp	r3, #0
 8006726:	f000 8562 	beq.w	80071ee <_dtoa_r+0xb96>
 800672a:	4b86      	ldr	r3, [pc, #536]	; (8006944 <_dtoa_r+0x2ec>)
 800672c:	9a26      	ldr	r2, [sp, #152]	; 0x98
 800672e:	6013      	str	r3, [r2, #0]
 8006730:	3b01      	subs	r3, #1
 8006732:	9303      	str	r3, [sp, #12]
 8006734:	e7de      	b.n	80066f4 <_dtoa_r+0x9c>
 8006736:	ab16      	add	r3, sp, #88	; 0x58
 8006738:	9301      	str	r3, [sp, #4]
 800673a:	ab17      	add	r3, sp, #92	; 0x5c
 800673c:	9300      	str	r3, [sp, #0]
 800673e:	4628      	mov	r0, r5
 8006740:	e9dd 230c 	ldrd	r2, r3, [sp, #48]	; 0x30
 8006744:	f001 f98a 	bl	8007a5c <__d2b>
 8006748:	f3c9 540a 	ubfx	r4, r9, #20, #11
 800674c:	4682      	mov	sl, r0
 800674e:	2c00      	cmp	r4, #0
 8006750:	d07e      	beq.n	8006850 <_dtoa_r+0x1f8>
 8006752:	e9dd 010c 	ldrd	r0, r1, [sp, #48]	; 0x30
 8006756:	9b0d      	ldr	r3, [sp, #52]	; 0x34
 8006758:	f2a4 34ff 	subw	r4, r4, #1023	; 0x3ff
 800675c:	f3c3 0313 	ubfx	r3, r3, #0, #20
 8006760:	f043 537f 	orr.w	r3, r3, #1069547520	; 0x3fc00000
 8006764:	f443 1340 	orr.w	r3, r3, #3145728	; 0x300000
 8006768:	f8cd 804c 	str.w	r8, [sp, #76]	; 0x4c
 800676c:	4619      	mov	r1, r3
 800676e:	2200      	movs	r2, #0
 8006770:	4b75      	ldr	r3, [pc, #468]	; (8006948 <_dtoa_r+0x2f0>)
 8006772:	f7f9 fcf9 	bl	8000168 <__aeabi_dsub>
 8006776:	a368      	add	r3, pc, #416	; (adr r3, 8006918 <_dtoa_r+0x2c0>)
 8006778:	e9d3 2300 	ldrd	r2, r3, [r3]
 800677c:	f7f9 feac 	bl	80004d8 <__aeabi_dmul>
 8006780:	a367      	add	r3, pc, #412	; (adr r3, 8006920 <_dtoa_r+0x2c8>)
 8006782:	e9d3 2300 	ldrd	r2, r3, [r3]
 8006786:	f7f9 fcf1 	bl	800016c <__adddf3>
 800678a:	4606      	mov	r6, r0
 800678c:	4620      	mov	r0, r4
 800678e:	460f      	mov	r7, r1
 8006790:	f7f9 fe38 	bl	8000404 <__aeabi_i2d>
 8006794:	a364      	add	r3, pc, #400	; (adr r3, 8006928 <_dtoa_r+0x2d0>)
 8006796:	e9d3 2300 	ldrd	r2, r3, [r3]
 800679a:	f7f9 fe9d 	bl	80004d8 <__aeabi_dmul>
 800679e:	4602      	mov	r2, r0
 80067a0:	460b      	mov	r3, r1
 80067a2:	4630      	mov	r0, r6
 80067a4:	4639      	mov	r1, r7
 80067a6:	f7f9 fce1 	bl	800016c <__adddf3>
 80067aa:	4606      	mov	r6, r0
 80067ac:	460f      	mov	r7, r1
 80067ae:	f7fa f943 	bl	8000a38 <__aeabi_d2iz>
 80067b2:	2200      	movs	r2, #0
 80067b4:	4683      	mov	fp, r0
 80067b6:	2300      	movs	r3, #0
 80067b8:	4630      	mov	r0, r6
 80067ba:	4639      	mov	r1, r7
 80067bc:	f7fa f8fe 	bl	80009bc <__aeabi_dcmplt>
 80067c0:	b148      	cbz	r0, 80067d6 <_dtoa_r+0x17e>
 80067c2:	4658      	mov	r0, fp
 80067c4:	f7f9 fe1e 	bl	8000404 <__aeabi_i2d>
 80067c8:	4632      	mov	r2, r6
 80067ca:	463b      	mov	r3, r7
 80067cc:	f7fa f8ec 	bl	80009a8 <__aeabi_dcmpeq>
 80067d0:	b908      	cbnz	r0, 80067d6 <_dtoa_r+0x17e>
 80067d2:	f10b 3bff 	add.w	fp, fp, #4294967295
 80067d6:	f1bb 0f16 	cmp.w	fp, #22
 80067da:	d857      	bhi.n	800688c <_dtoa_r+0x234>
 80067dc:	e9dd 010c 	ldrd	r0, r1, [sp, #48]	; 0x30
 80067e0:	4b5a      	ldr	r3, [pc, #360]	; (800694c <_dtoa_r+0x2f4>)
 80067e2:	eb03 03cb 	add.w	r3, r3, fp, lsl #3
 80067e6:	e9d3 2300 	ldrd	r2, r3, [r3]
 80067ea:	f7fa f8e7 	bl	80009bc <__aeabi_dcmplt>
 80067ee:	2800      	cmp	r0, #0
 80067f0:	d04e      	beq.n	8006890 <_dtoa_r+0x238>
 80067f2:	2300      	movs	r3, #0
 80067f4:	f10b 3bff 	add.w	fp, fp, #4294967295
 80067f8:	930f      	str	r3, [sp, #60]	; 0x3c
 80067fa:	9b16      	ldr	r3, [sp, #88]	; 0x58
 80067fc:	1b1b      	subs	r3, r3, r4
 80067fe:	1e5a      	subs	r2, r3, #1
 8006800:	bf46      	itte	mi
 8006802:	f1c3 0901 	rsbmi	r9, r3, #1
 8006806:	2300      	movmi	r3, #0
 8006808:	f04f 0900 	movpl.w	r9, #0
 800680c:	9209      	str	r2, [sp, #36]	; 0x24
 800680e:	bf48      	it	mi
 8006810:	9309      	strmi	r3, [sp, #36]	; 0x24
 8006812:	f1bb 0f00 	cmp.w	fp, #0
 8006816:	db3d      	blt.n	8006894 <_dtoa_r+0x23c>
 8006818:	9b09      	ldr	r3, [sp, #36]	; 0x24
 800681a:	f8cd b038 	str.w	fp, [sp, #56]	; 0x38
 800681e:	445b      	add	r3, fp
 8006820:	9309      	str	r3, [sp, #36]	; 0x24
 8006822:	2300      	movs	r3, #0
 8006824:	930a      	str	r3, [sp, #40]	; 0x28
 8006826:	9b22      	ldr	r3, [sp, #136]	; 0x88
 8006828:	2b09      	cmp	r3, #9
 800682a:	d867      	bhi.n	80068fc <_dtoa_r+0x2a4>
 800682c:	2b05      	cmp	r3, #5
 800682e:	bfc4      	itt	gt
 8006830:	3b04      	subgt	r3, #4
 8006832:	9322      	strgt	r3, [sp, #136]	; 0x88
 8006834:	9b22      	ldr	r3, [sp, #136]	; 0x88
 8006836:	bfc8      	it	gt
 8006838:	2400      	movgt	r4, #0
 800683a:	f1a3 0302 	sub.w	r3, r3, #2
 800683e:	bfd8      	it	le
 8006840:	2401      	movle	r4, #1
 8006842:	2b03      	cmp	r3, #3
 8006844:	f200 8086 	bhi.w	8006954 <_dtoa_r+0x2fc>
 8006848:	e8df f003 	tbb	[pc, r3]
 800684c:	5637392c 	.word	0x5637392c
 8006850:	e9dd 4316 	ldrd	r4, r3, [sp, #88]	; 0x58
 8006854:	441c      	add	r4, r3
 8006856:	f204 4332 	addw	r3, r4, #1074	; 0x432
 800685a:	2b20      	cmp	r3, #32
 800685c:	bfc1      	itttt	gt
 800685e:	f1c3 0340 	rsbgt	r3, r3, #64	; 0x40
 8006862:	fa09 f903 	lslgt.w	r9, r9, r3
 8006866:	f204 4312 	addwgt	r3, r4, #1042	; 0x412
 800686a:	fa26 f303 	lsrgt.w	r3, r6, r3
 800686e:	bfd6      	itet	le
 8006870:	f1c3 0320 	rsble	r3, r3, #32
 8006874:	ea49 0003 	orrgt.w	r0, r9, r3
 8006878:	fa06 f003 	lslle.w	r0, r6, r3
 800687c:	f7f9 fdb2 	bl	80003e4 <__aeabi_ui2d>
 8006880:	2201      	movs	r2, #1
 8006882:	f1a1 73f8 	sub.w	r3, r1, #32505856	; 0x1f00000
 8006886:	3c01      	subs	r4, #1
 8006888:	9213      	str	r2, [sp, #76]	; 0x4c
 800688a:	e76f      	b.n	800676c <_dtoa_r+0x114>
 800688c:	2301      	movs	r3, #1
 800688e:	e7b3      	b.n	80067f8 <_dtoa_r+0x1a0>
 8006890:	900f      	str	r0, [sp, #60]	; 0x3c
 8006892:	e7b2      	b.n	80067fa <_dtoa_r+0x1a2>
 8006894:	f1cb 0300 	rsb	r3, fp, #0
 8006898:	930a      	str	r3, [sp, #40]	; 0x28
 800689a:	2300      	movs	r3, #0
 800689c:	eba9 090b 	sub.w	r9, r9, fp
 80068a0:	930e      	str	r3, [sp, #56]	; 0x38
 80068a2:	e7c0      	b.n	8006826 <_dtoa_r+0x1ce>
 80068a4:	2300      	movs	r3, #0
 80068a6:	930b      	str	r3, [sp, #44]	; 0x2c
 80068a8:	9b23      	ldr	r3, [sp, #140]	; 0x8c
 80068aa:	2b00      	cmp	r3, #0
 80068ac:	dc55      	bgt.n	800695a <_dtoa_r+0x302>
 80068ae:	2301      	movs	r3, #1
 80068b0:	461a      	mov	r2, r3
 80068b2:	9306      	str	r3, [sp, #24]
 80068b4:	9308      	str	r3, [sp, #32]
 80068b6:	9223      	str	r2, [sp, #140]	; 0x8c
 80068b8:	e00b      	b.n	80068d2 <_dtoa_r+0x27a>
 80068ba:	2301      	movs	r3, #1
 80068bc:	e7f3      	b.n	80068a6 <_dtoa_r+0x24e>
 80068be:	2300      	movs	r3, #0
 80068c0:	930b      	str	r3, [sp, #44]	; 0x2c
 80068c2:	9b23      	ldr	r3, [sp, #140]	; 0x8c
 80068c4:	445b      	add	r3, fp
 80068c6:	9306      	str	r3, [sp, #24]
 80068c8:	3301      	adds	r3, #1
 80068ca:	2b01      	cmp	r3, #1
 80068cc:	9308      	str	r3, [sp, #32]
 80068ce:	bfb8      	it	lt
 80068d0:	2301      	movlt	r3, #1
 80068d2:	2100      	movs	r1, #0
 80068d4:	2204      	movs	r2, #4
 80068d6:	69e8      	ldr	r0, [r5, #28]
 80068d8:	f102 0614 	add.w	r6, r2, #20
 80068dc:	429e      	cmp	r6, r3
 80068de:	d940      	bls.n	8006962 <_dtoa_r+0x30a>
 80068e0:	6041      	str	r1, [r0, #4]
 80068e2:	4628      	mov	r0, r5
 80068e4:	f000 fd98 	bl	8007418 <_Balloc>
 80068e8:	9003      	str	r0, [sp, #12]
 80068ea:	2800      	cmp	r0, #0
 80068ec:	d13c      	bne.n	8006968 <_dtoa_r+0x310>
 80068ee:	4602      	mov	r2, r0
 80068f0:	f240 11af 	movw	r1, #431	; 0x1af
 80068f4:	4b16      	ldr	r3, [pc, #88]	; (8006950 <_dtoa_r+0x2f8>)
 80068f6:	e6c3      	b.n	8006680 <_dtoa_r+0x28>
 80068f8:	2301      	movs	r3, #1
 80068fa:	e7e1      	b.n	80068c0 <_dtoa_r+0x268>
 80068fc:	2401      	movs	r4, #1
 80068fe:	2300      	movs	r3, #0
 8006900:	940b      	str	r4, [sp, #44]	; 0x2c
 8006902:	9322      	str	r3, [sp, #136]	; 0x88
 8006904:	f04f 33ff 	mov.w	r3, #4294967295
 8006908:	2200      	movs	r2, #0
 800690a:	9306      	str	r3, [sp, #24]
 800690c:	9308      	str	r3, [sp, #32]
 800690e:	2312      	movs	r3, #18
 8006910:	e7d1      	b.n	80068b6 <_dtoa_r+0x25e>
 8006912:	bf00      	nop
 8006914:	f3af 8000 	nop.w
 8006918:	636f4361 	.word	0x636f4361
 800691c:	3fd287a7 	.word	0x3fd287a7
 8006920:	8b60c8b3 	.word	0x8b60c8b3
 8006924:	3fc68a28 	.word	0x3fc68a28
 8006928:	509f79fb 	.word	0x509f79fb
 800692c:	3fd34413 	.word	0x3fd34413
 8006930:	08009b6f 	.word	0x08009b6f
 8006934:	08009b86 	.word	0x08009b86
 8006938:	7ff00000 	.word	0x7ff00000
 800693c:	08009b6b 	.word	0x08009b6b
 8006940:	08009b62 	.word	0x08009b62
 8006944:	08009b3f 	.word	0x08009b3f
 8006948:	3ff80000 	.word	0x3ff80000
 800694c:	08009c70 	.word	0x08009c70
 8006950:	08009bde 	.word	0x08009bde
 8006954:	2301      	movs	r3, #1
 8006956:	930b      	str	r3, [sp, #44]	; 0x2c
 8006958:	e7d4      	b.n	8006904 <_dtoa_r+0x2ac>
 800695a:	9b23      	ldr	r3, [sp, #140]	; 0x8c
 800695c:	9306      	str	r3, [sp, #24]
 800695e:	9308      	str	r3, [sp, #32]
 8006960:	e7b7      	b.n	80068d2 <_dtoa_r+0x27a>
 8006962:	3101      	adds	r1, #1
 8006964:	0052      	lsls	r2, r2, #1
 8006966:	e7b7      	b.n	80068d8 <_dtoa_r+0x280>
 8006968:	69eb      	ldr	r3, [r5, #28]
 800696a:	9a03      	ldr	r2, [sp, #12]
 800696c:	601a      	str	r2, [r3, #0]
 800696e:	9b08      	ldr	r3, [sp, #32]
 8006970:	2b0e      	cmp	r3, #14
 8006972:	f200 80a8 	bhi.w	8006ac6 <_dtoa_r+0x46e>
 8006976:	2c00      	cmp	r4, #0
 8006978:	f000 80a5 	beq.w	8006ac6 <_dtoa_r+0x46e>
 800697c:	f1bb 0f00 	cmp.w	fp, #0
 8006980:	dd34      	ble.n	80069ec <_dtoa_r+0x394>
 8006982:	4b9a      	ldr	r3, [pc, #616]	; (8006bec <_dtoa_r+0x594>)
 8006984:	f00b 020f 	and.w	r2, fp, #15
 8006988:	eb03 03c2 	add.w	r3, r3, r2, lsl #3
 800698c:	f41b 7f80 	tst.w	fp, #256	; 0x100
 8006990:	e9d3 3400 	ldrd	r3, r4, [r3]
 8006994:	e9cd 3410 	strd	r3, r4, [sp, #64]	; 0x40
 8006998:	ea4f 142b 	mov.w	r4, fp, asr #4
 800699c:	d016      	beq.n	80069cc <_dtoa_r+0x374>
 800699e:	e9dd 010c 	ldrd	r0, r1, [sp, #48]	; 0x30
 80069a2:	4b93      	ldr	r3, [pc, #588]	; (8006bf0 <_dtoa_r+0x598>)
 80069a4:	2703      	movs	r7, #3
 80069a6:	e9d3 2308 	ldrd	r2, r3, [r3, #32]
 80069aa:	f7f9 febf 	bl	800072c <__aeabi_ddiv>
 80069ae:	e9cd 0104 	strd	r0, r1, [sp, #16]
 80069b2:	f004 040f 	and.w	r4, r4, #15
 80069b6:	4e8e      	ldr	r6, [pc, #568]	; (8006bf0 <_dtoa_r+0x598>)
 80069b8:	b954      	cbnz	r4, 80069d0 <_dtoa_r+0x378>
 80069ba:	e9dd 2310 	ldrd	r2, r3, [sp, #64]	; 0x40
 80069be:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 80069c2:	f7f9 feb3 	bl	800072c <__aeabi_ddiv>
 80069c6:	e9cd 0104 	strd	r0, r1, [sp, #16]
 80069ca:	e029      	b.n	8006a20 <_dtoa_r+0x3c8>
 80069cc:	2702      	movs	r7, #2
 80069ce:	e7f2      	b.n	80069b6 <_dtoa_r+0x35e>
 80069d0:	07e1      	lsls	r1, r4, #31
 80069d2:	d508      	bpl.n	80069e6 <_dtoa_r+0x38e>
 80069d4:	e9dd 0110 	ldrd	r0, r1, [sp, #64]	; 0x40
 80069d8:	e9d6 2300 	ldrd	r2, r3, [r6]
 80069dc:	f7f9 fd7c 	bl	80004d8 <__aeabi_dmul>
 80069e0:	e9cd 0110 	strd	r0, r1, [sp, #64]	; 0x40
 80069e4:	3701      	adds	r7, #1
 80069e6:	1064      	asrs	r4, r4, #1
 80069e8:	3608      	adds	r6, #8
 80069ea:	e7e5      	b.n	80069b8 <_dtoa_r+0x360>
 80069ec:	f000 80a5 	beq.w	8006b3a <_dtoa_r+0x4e2>
 80069f0:	e9dd 010c 	ldrd	r0, r1, [sp, #48]	; 0x30
 80069f4:	f1cb 0400 	rsb	r4, fp, #0
 80069f8:	4b7c      	ldr	r3, [pc, #496]	; (8006bec <_dtoa_r+0x594>)
 80069fa:	f004 020f 	and.w	r2, r4, #15
 80069fe:	eb03 03c2 	add.w	r3, r3, r2, lsl #3
 8006a02:	e9d3 2300 	ldrd	r2, r3, [r3]
 8006a06:	f7f9 fd67 	bl	80004d8 <__aeabi_dmul>
 8006a0a:	2702      	movs	r7, #2
 8006a0c:	2300      	movs	r3, #0
 8006a0e:	e9cd 0104 	strd	r0, r1, [sp, #16]
 8006a12:	4e77      	ldr	r6, [pc, #476]	; (8006bf0 <_dtoa_r+0x598>)
 8006a14:	1124      	asrs	r4, r4, #4
 8006a16:	2c00      	cmp	r4, #0
 8006a18:	f040 8084 	bne.w	8006b24 <_dtoa_r+0x4cc>
 8006a1c:	2b00      	cmp	r3, #0
 8006a1e:	d1d2      	bne.n	80069c6 <_dtoa_r+0x36e>
 8006a20:	e9dd 3404 	ldrd	r3, r4, [sp, #16]
 8006a24:	e9cd 3410 	strd	r3, r4, [sp, #64]	; 0x40
 8006a28:	9b0f      	ldr	r3, [sp, #60]	; 0x3c
 8006a2a:	2b00      	cmp	r3, #0
 8006a2c:	f000 8087 	beq.w	8006b3e <_dtoa_r+0x4e6>
 8006a30:	e9dd 0110 	ldrd	r0, r1, [sp, #64]	; 0x40
 8006a34:	2200      	movs	r2, #0
 8006a36:	4b6f      	ldr	r3, [pc, #444]	; (8006bf4 <_dtoa_r+0x59c>)
 8006a38:	f7f9 ffc0 	bl	80009bc <__aeabi_dcmplt>
 8006a3c:	2800      	cmp	r0, #0
 8006a3e:	d07e      	beq.n	8006b3e <_dtoa_r+0x4e6>
 8006a40:	9b08      	ldr	r3, [sp, #32]
 8006a42:	2b00      	cmp	r3, #0
 8006a44:	d07b      	beq.n	8006b3e <_dtoa_r+0x4e6>
 8006a46:	9b06      	ldr	r3, [sp, #24]
 8006a48:	2b00      	cmp	r3, #0
 8006a4a:	dd38      	ble.n	8006abe <_dtoa_r+0x466>
 8006a4c:	e9dd 0110 	ldrd	r0, r1, [sp, #64]	; 0x40
 8006a50:	2200      	movs	r2, #0
 8006a52:	4b69      	ldr	r3, [pc, #420]	; (8006bf8 <_dtoa_r+0x5a0>)
 8006a54:	f7f9 fd40 	bl	80004d8 <__aeabi_dmul>
 8006a58:	e9cd 0104 	strd	r0, r1, [sp, #16]
 8006a5c:	9c06      	ldr	r4, [sp, #24]
 8006a5e:	f10b 38ff 	add.w	r8, fp, #4294967295
 8006a62:	3701      	adds	r7, #1
 8006a64:	4638      	mov	r0, r7
 8006a66:	f7f9 fccd 	bl	8000404 <__aeabi_i2d>
 8006a6a:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 8006a6e:	f7f9 fd33 	bl	80004d8 <__aeabi_dmul>
 8006a72:	2200      	movs	r2, #0
 8006a74:	4b61      	ldr	r3, [pc, #388]	; (8006bfc <_dtoa_r+0x5a4>)
 8006a76:	f7f9 fb79 	bl	800016c <__adddf3>
 8006a7a:	f1a1 7650 	sub.w	r6, r1, #54525952	; 0x3400000
 8006a7e:	e9cd 0110 	strd	r0, r1, [sp, #64]	; 0x40
 8006a82:	9611      	str	r6, [sp, #68]	; 0x44
 8006a84:	2c00      	cmp	r4, #0
 8006a86:	d15d      	bne.n	8006b44 <_dtoa_r+0x4ec>
 8006a88:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 8006a8c:	2200      	movs	r2, #0
 8006a8e:	4b5c      	ldr	r3, [pc, #368]	; (8006c00 <_dtoa_r+0x5a8>)
 8006a90:	f7f9 fb6a 	bl	8000168 <__aeabi_dsub>
 8006a94:	4602      	mov	r2, r0
 8006a96:	460b      	mov	r3, r1
 8006a98:	e9cd 2304 	strd	r2, r3, [sp, #16]
 8006a9c:	4633      	mov	r3, r6
 8006a9e:	9a10      	ldr	r2, [sp, #64]	; 0x40
 8006aa0:	f7f9 ffaa 	bl	80009f8 <__aeabi_dcmpgt>
 8006aa4:	2800      	cmp	r0, #0
 8006aa6:	f040 8295 	bne.w	8006fd4 <_dtoa_r+0x97c>
 8006aaa:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 8006aae:	9a10      	ldr	r2, [sp, #64]	; 0x40
 8006ab0:	f106 4300 	add.w	r3, r6, #2147483648	; 0x80000000
 8006ab4:	f7f9 ff82 	bl	80009bc <__aeabi_dcmplt>
 8006ab8:	2800      	cmp	r0, #0
 8006aba:	f040 8289 	bne.w	8006fd0 <_dtoa_r+0x978>
 8006abe:	e9dd 340c 	ldrd	r3, r4, [sp, #48]	; 0x30
 8006ac2:	e9cd 3404 	strd	r3, r4, [sp, #16]
 8006ac6:	9b17      	ldr	r3, [sp, #92]	; 0x5c
 8006ac8:	2b00      	cmp	r3, #0
 8006aca:	f2c0 8151 	blt.w	8006d70 <_dtoa_r+0x718>
 8006ace:	f1bb 0f0e 	cmp.w	fp, #14
 8006ad2:	f300 814d 	bgt.w	8006d70 <_dtoa_r+0x718>
 8006ad6:	4b45      	ldr	r3, [pc, #276]	; (8006bec <_dtoa_r+0x594>)
 8006ad8:	eb03 03cb 	add.w	r3, r3, fp, lsl #3
 8006adc:	e9d3 3400 	ldrd	r3, r4, [r3]
 8006ae0:	e9cd 3406 	strd	r3, r4, [sp, #24]
 8006ae4:	9b23      	ldr	r3, [sp, #140]	; 0x8c
 8006ae6:	2b00      	cmp	r3, #0
 8006ae8:	f280 80da 	bge.w	8006ca0 <_dtoa_r+0x648>
 8006aec:	9b08      	ldr	r3, [sp, #32]
 8006aee:	2b00      	cmp	r3, #0
 8006af0:	f300 80d6 	bgt.w	8006ca0 <_dtoa_r+0x648>
 8006af4:	f040 826b 	bne.w	8006fce <_dtoa_r+0x976>
 8006af8:	e9dd 0106 	ldrd	r0, r1, [sp, #24]
 8006afc:	2200      	movs	r2, #0
 8006afe:	4b40      	ldr	r3, [pc, #256]	; (8006c00 <_dtoa_r+0x5a8>)
 8006b00:	f7f9 fcea 	bl	80004d8 <__aeabi_dmul>
 8006b04:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 8006b08:	f7f9 ff6c 	bl	80009e4 <__aeabi_dcmpge>
 8006b0c:	9c08      	ldr	r4, [sp, #32]
 8006b0e:	4626      	mov	r6, r4
 8006b10:	2800      	cmp	r0, #0
 8006b12:	f040 8241 	bne.w	8006f98 <_dtoa_r+0x940>
 8006b16:	2331      	movs	r3, #49	; 0x31
 8006b18:	9f03      	ldr	r7, [sp, #12]
 8006b1a:	f10b 0b01 	add.w	fp, fp, #1
 8006b1e:	f807 3b01 	strb.w	r3, [r7], #1
 8006b22:	e23d      	b.n	8006fa0 <_dtoa_r+0x948>
 8006b24:	07e2      	lsls	r2, r4, #31
 8006b26:	d505      	bpl.n	8006b34 <_dtoa_r+0x4dc>
 8006b28:	e9d6 2300 	ldrd	r2, r3, [r6]
 8006b2c:	f7f9 fcd4 	bl	80004d8 <__aeabi_dmul>
 8006b30:	2301      	movs	r3, #1
 8006b32:	3701      	adds	r7, #1
 8006b34:	1064      	asrs	r4, r4, #1
 8006b36:	3608      	adds	r6, #8
 8006b38:	e76d      	b.n	8006a16 <_dtoa_r+0x3be>
 8006b3a:	2702      	movs	r7, #2
 8006b3c:	e770      	b.n	8006a20 <_dtoa_r+0x3c8>
 8006b3e:	46d8      	mov	r8, fp
 8006b40:	9c08      	ldr	r4, [sp, #32]
 8006b42:	e78f      	b.n	8006a64 <_dtoa_r+0x40c>
 8006b44:	9903      	ldr	r1, [sp, #12]
 8006b46:	4b29      	ldr	r3, [pc, #164]	; (8006bec <_dtoa_r+0x594>)
 8006b48:	4421      	add	r1, r4
 8006b4a:	9112      	str	r1, [sp, #72]	; 0x48
 8006b4c:	990b      	ldr	r1, [sp, #44]	; 0x2c
 8006b4e:	eb03 03c4 	add.w	r3, r3, r4, lsl #3
 8006b52:	e9dd 6710 	ldrd	r6, r7, [sp, #64]	; 0x40
 8006b56:	e953 2302 	ldrd	r2, r3, [r3, #-8]
 8006b5a:	2900      	cmp	r1, #0
 8006b5c:	d054      	beq.n	8006c08 <_dtoa_r+0x5b0>
 8006b5e:	2000      	movs	r0, #0
 8006b60:	4928      	ldr	r1, [pc, #160]	; (8006c04 <_dtoa_r+0x5ac>)
 8006b62:	f7f9 fde3 	bl	800072c <__aeabi_ddiv>
 8006b66:	463b      	mov	r3, r7
 8006b68:	4632      	mov	r2, r6
 8006b6a:	f7f9 fafd 	bl	8000168 <__aeabi_dsub>
 8006b6e:	e9cd 0110 	strd	r0, r1, [sp, #64]	; 0x40
 8006b72:	9f03      	ldr	r7, [sp, #12]
 8006b74:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 8006b78:	f7f9 ff5e 	bl	8000a38 <__aeabi_d2iz>
 8006b7c:	4604      	mov	r4, r0
 8006b7e:	f7f9 fc41 	bl	8000404 <__aeabi_i2d>
 8006b82:	4602      	mov	r2, r0
 8006b84:	460b      	mov	r3, r1
 8006b86:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 8006b8a:	f7f9 faed 	bl	8000168 <__aeabi_dsub>
 8006b8e:	4602      	mov	r2, r0
 8006b90:	460b      	mov	r3, r1
 8006b92:	3430      	adds	r4, #48	; 0x30
 8006b94:	e9cd 2304 	strd	r2, r3, [sp, #16]
 8006b98:	e9dd 2310 	ldrd	r2, r3, [sp, #64]	; 0x40
 8006b9c:	f807 4b01 	strb.w	r4, [r7], #1
 8006ba0:	f7f9 ff0c 	bl	80009bc <__aeabi_dcmplt>
 8006ba4:	2800      	cmp	r0, #0
 8006ba6:	d173      	bne.n	8006c90 <_dtoa_r+0x638>
 8006ba8:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 8006bac:	2000      	movs	r0, #0
 8006bae:	4911      	ldr	r1, [pc, #68]	; (8006bf4 <_dtoa_r+0x59c>)
 8006bb0:	f7f9 fada 	bl	8000168 <__aeabi_dsub>
 8006bb4:	e9dd 2310 	ldrd	r2, r3, [sp, #64]	; 0x40
 8006bb8:	f7f9 ff00 	bl	80009bc <__aeabi_dcmplt>
 8006bbc:	2800      	cmp	r0, #0
 8006bbe:	f040 80b6 	bne.w	8006d2e <_dtoa_r+0x6d6>
 8006bc2:	9b12      	ldr	r3, [sp, #72]	; 0x48
 8006bc4:	429f      	cmp	r7, r3
 8006bc6:	f43f af7a 	beq.w	8006abe <_dtoa_r+0x466>
 8006bca:	e9dd 0110 	ldrd	r0, r1, [sp, #64]	; 0x40
 8006bce:	2200      	movs	r2, #0
 8006bd0:	4b09      	ldr	r3, [pc, #36]	; (8006bf8 <_dtoa_r+0x5a0>)
 8006bd2:	f7f9 fc81 	bl	80004d8 <__aeabi_dmul>
 8006bd6:	2200      	movs	r2, #0
 8006bd8:	e9cd 0110 	strd	r0, r1, [sp, #64]	; 0x40
 8006bdc:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 8006be0:	4b05      	ldr	r3, [pc, #20]	; (8006bf8 <_dtoa_r+0x5a0>)
 8006be2:	f7f9 fc79 	bl	80004d8 <__aeabi_dmul>
 8006be6:	e9cd 0104 	strd	r0, r1, [sp, #16]
 8006bea:	e7c3      	b.n	8006b74 <_dtoa_r+0x51c>
 8006bec:	08009c70 	.word	0x08009c70
 8006bf0:	08009c48 	.word	0x08009c48
 8006bf4:	3ff00000 	.word	0x3ff00000
 8006bf8:	40240000 	.word	0x40240000
 8006bfc:	401c0000 	.word	0x401c0000
 8006c00:	40140000 	.word	0x40140000
 8006c04:	3fe00000 	.word	0x3fe00000
 8006c08:	4630      	mov	r0, r6
 8006c0a:	4639      	mov	r1, r7
 8006c0c:	f7f9 fc64 	bl	80004d8 <__aeabi_dmul>
 8006c10:	9b12      	ldr	r3, [sp, #72]	; 0x48
 8006c12:	e9cd 0110 	strd	r0, r1, [sp, #64]	; 0x40
 8006c16:	9c03      	ldr	r4, [sp, #12]
 8006c18:	9314      	str	r3, [sp, #80]	; 0x50
 8006c1a:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 8006c1e:	f7f9 ff0b 	bl	8000a38 <__aeabi_d2iz>
 8006c22:	9015      	str	r0, [sp, #84]	; 0x54
 8006c24:	f7f9 fbee 	bl	8000404 <__aeabi_i2d>
 8006c28:	4602      	mov	r2, r0
 8006c2a:	460b      	mov	r3, r1
 8006c2c:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 8006c30:	f7f9 fa9a 	bl	8000168 <__aeabi_dsub>
 8006c34:	9b15      	ldr	r3, [sp, #84]	; 0x54
 8006c36:	4606      	mov	r6, r0
 8006c38:	3330      	adds	r3, #48	; 0x30
 8006c3a:	f804 3b01 	strb.w	r3, [r4], #1
 8006c3e:	9b12      	ldr	r3, [sp, #72]	; 0x48
 8006c40:	460f      	mov	r7, r1
 8006c42:	429c      	cmp	r4, r3
 8006c44:	f04f 0200 	mov.w	r2, #0
 8006c48:	d124      	bne.n	8006c94 <_dtoa_r+0x63c>
 8006c4a:	e9dd 0110 	ldrd	r0, r1, [sp, #64]	; 0x40
 8006c4e:	4baf      	ldr	r3, [pc, #700]	; (8006f0c <_dtoa_r+0x8b4>)
 8006c50:	f7f9 fa8c 	bl	800016c <__adddf3>
 8006c54:	4602      	mov	r2, r0
 8006c56:	460b      	mov	r3, r1
 8006c58:	4630      	mov	r0, r6
 8006c5a:	4639      	mov	r1, r7
 8006c5c:	f7f9 fecc 	bl	80009f8 <__aeabi_dcmpgt>
 8006c60:	2800      	cmp	r0, #0
 8006c62:	d163      	bne.n	8006d2c <_dtoa_r+0x6d4>
 8006c64:	e9dd 2310 	ldrd	r2, r3, [sp, #64]	; 0x40
 8006c68:	2000      	movs	r0, #0
 8006c6a:	49a8      	ldr	r1, [pc, #672]	; (8006f0c <_dtoa_r+0x8b4>)
 8006c6c:	f7f9 fa7c 	bl	8000168 <__aeabi_dsub>
 8006c70:	4602      	mov	r2, r0
 8006c72:	460b      	mov	r3, r1
 8006c74:	4630      	mov	r0, r6
 8006c76:	4639      	mov	r1, r7
 8006c78:	f7f9 fea0 	bl	80009bc <__aeabi_dcmplt>
 8006c7c:	2800      	cmp	r0, #0
 8006c7e:	f43f af1e 	beq.w	8006abe <_dtoa_r+0x466>
 8006c82:	9f14      	ldr	r7, [sp, #80]	; 0x50
 8006c84:	1e7b      	subs	r3, r7, #1
 8006c86:	9314      	str	r3, [sp, #80]	; 0x50
 8006c88:	f817 3c01 	ldrb.w	r3, [r7, #-1]
 8006c8c:	2b30      	cmp	r3, #48	; 0x30
 8006c8e:	d0f8      	beq.n	8006c82 <_dtoa_r+0x62a>
 8006c90:	46c3      	mov	fp, r8
 8006c92:	e03b      	b.n	8006d0c <_dtoa_r+0x6b4>
 8006c94:	4b9e      	ldr	r3, [pc, #632]	; (8006f10 <_dtoa_r+0x8b8>)
 8006c96:	f7f9 fc1f 	bl	80004d8 <__aeabi_dmul>
 8006c9a:	e9cd 0104 	strd	r0, r1, [sp, #16]
 8006c9e:	e7bc      	b.n	8006c1a <_dtoa_r+0x5c2>
 8006ca0:	9f03      	ldr	r7, [sp, #12]
 8006ca2:	e9dd 8904 	ldrd	r8, r9, [sp, #16]
 8006ca6:	e9dd 2306 	ldrd	r2, r3, [sp, #24]
 8006caa:	4640      	mov	r0, r8
 8006cac:	4649      	mov	r1, r9
 8006cae:	f7f9 fd3d 	bl	800072c <__aeabi_ddiv>
 8006cb2:	f7f9 fec1 	bl	8000a38 <__aeabi_d2iz>
 8006cb6:	4604      	mov	r4, r0
 8006cb8:	f7f9 fba4 	bl	8000404 <__aeabi_i2d>
 8006cbc:	e9dd 2306 	ldrd	r2, r3, [sp, #24]
 8006cc0:	f7f9 fc0a 	bl	80004d8 <__aeabi_dmul>
 8006cc4:	4602      	mov	r2, r0
 8006cc6:	460b      	mov	r3, r1
 8006cc8:	4640      	mov	r0, r8
 8006cca:	4649      	mov	r1, r9
 8006ccc:	f7f9 fa4c 	bl	8000168 <__aeabi_dsub>
 8006cd0:	f104 0630 	add.w	r6, r4, #48	; 0x30
 8006cd4:	f807 6b01 	strb.w	r6, [r7], #1
 8006cd8:	9e03      	ldr	r6, [sp, #12]
 8006cda:	f8dd c020 	ldr.w	ip, [sp, #32]
 8006cde:	1bbe      	subs	r6, r7, r6
 8006ce0:	45b4      	cmp	ip, r6
 8006ce2:	4602      	mov	r2, r0
 8006ce4:	460b      	mov	r3, r1
 8006ce6:	d136      	bne.n	8006d56 <_dtoa_r+0x6fe>
 8006ce8:	f7f9 fa40 	bl	800016c <__adddf3>
 8006cec:	e9dd 2306 	ldrd	r2, r3, [sp, #24]
 8006cf0:	4680      	mov	r8, r0
 8006cf2:	4689      	mov	r9, r1
 8006cf4:	f7f9 fe80 	bl	80009f8 <__aeabi_dcmpgt>
 8006cf8:	bb58      	cbnz	r0, 8006d52 <_dtoa_r+0x6fa>
 8006cfa:	e9dd 2306 	ldrd	r2, r3, [sp, #24]
 8006cfe:	4640      	mov	r0, r8
 8006d00:	4649      	mov	r1, r9
 8006d02:	f7f9 fe51 	bl	80009a8 <__aeabi_dcmpeq>
 8006d06:	b108      	cbz	r0, 8006d0c <_dtoa_r+0x6b4>
 8006d08:	07e3      	lsls	r3, r4, #31
 8006d0a:	d422      	bmi.n	8006d52 <_dtoa_r+0x6fa>
 8006d0c:	4651      	mov	r1, sl
 8006d0e:	4628      	mov	r0, r5
 8006d10:	f000 fbc2 	bl	8007498 <_Bfree>
 8006d14:	2300      	movs	r3, #0
 8006d16:	9a24      	ldr	r2, [sp, #144]	; 0x90
 8006d18:	703b      	strb	r3, [r7, #0]
 8006d1a:	f10b 0301 	add.w	r3, fp, #1
 8006d1e:	6013      	str	r3, [r2, #0]
 8006d20:	9b26      	ldr	r3, [sp, #152]	; 0x98
 8006d22:	2b00      	cmp	r3, #0
 8006d24:	f43f ace6 	beq.w	80066f4 <_dtoa_r+0x9c>
 8006d28:	601f      	str	r7, [r3, #0]
 8006d2a:	e4e3      	b.n	80066f4 <_dtoa_r+0x9c>
 8006d2c:	4627      	mov	r7, r4
 8006d2e:	463b      	mov	r3, r7
 8006d30:	461f      	mov	r7, r3
 8006d32:	f813 2d01 	ldrb.w	r2, [r3, #-1]!
 8006d36:	2a39      	cmp	r2, #57	; 0x39
 8006d38:	d107      	bne.n	8006d4a <_dtoa_r+0x6f2>
 8006d3a:	9a03      	ldr	r2, [sp, #12]
 8006d3c:	429a      	cmp	r2, r3
 8006d3e:	d1f7      	bne.n	8006d30 <_dtoa_r+0x6d8>
 8006d40:	2230      	movs	r2, #48	; 0x30
 8006d42:	9903      	ldr	r1, [sp, #12]
 8006d44:	f108 0801 	add.w	r8, r8, #1
 8006d48:	700a      	strb	r2, [r1, #0]
 8006d4a:	781a      	ldrb	r2, [r3, #0]
 8006d4c:	3201      	adds	r2, #1
 8006d4e:	701a      	strb	r2, [r3, #0]
 8006d50:	e79e      	b.n	8006c90 <_dtoa_r+0x638>
 8006d52:	46d8      	mov	r8, fp
 8006d54:	e7eb      	b.n	8006d2e <_dtoa_r+0x6d6>
 8006d56:	2200      	movs	r2, #0
 8006d58:	4b6d      	ldr	r3, [pc, #436]	; (8006f10 <_dtoa_r+0x8b8>)
 8006d5a:	f7f9 fbbd 	bl	80004d8 <__aeabi_dmul>
 8006d5e:	2200      	movs	r2, #0
 8006d60:	2300      	movs	r3, #0
 8006d62:	4680      	mov	r8, r0
 8006d64:	4689      	mov	r9, r1
 8006d66:	f7f9 fe1f 	bl	80009a8 <__aeabi_dcmpeq>
 8006d6a:	2800      	cmp	r0, #0
 8006d6c:	d09b      	beq.n	8006ca6 <_dtoa_r+0x64e>
 8006d6e:	e7cd      	b.n	8006d0c <_dtoa_r+0x6b4>
 8006d70:	9a0b      	ldr	r2, [sp, #44]	; 0x2c
 8006d72:	2a00      	cmp	r2, #0
 8006d74:	f000 80c4 	beq.w	8006f00 <_dtoa_r+0x8a8>
 8006d78:	9a22      	ldr	r2, [sp, #136]	; 0x88
 8006d7a:	2a01      	cmp	r2, #1
 8006d7c:	f300 80a8 	bgt.w	8006ed0 <_dtoa_r+0x878>
 8006d80:	9a13      	ldr	r2, [sp, #76]	; 0x4c
 8006d82:	2a00      	cmp	r2, #0
 8006d84:	f000 80a0 	beq.w	8006ec8 <_dtoa_r+0x870>
 8006d88:	f203 4333 	addw	r3, r3, #1075	; 0x433
 8006d8c:	464f      	mov	r7, r9
 8006d8e:	9c0a      	ldr	r4, [sp, #40]	; 0x28
 8006d90:	9a09      	ldr	r2, [sp, #36]	; 0x24
 8006d92:	2101      	movs	r1, #1
 8006d94:	441a      	add	r2, r3
 8006d96:	4628      	mov	r0, r5
 8006d98:	4499      	add	r9, r3
 8006d9a:	9209      	str	r2, [sp, #36]	; 0x24
 8006d9c:	f000 fc32 	bl	8007604 <__i2b>
 8006da0:	4606      	mov	r6, r0
 8006da2:	b15f      	cbz	r7, 8006dbc <_dtoa_r+0x764>
 8006da4:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8006da6:	2b00      	cmp	r3, #0
 8006da8:	dd08      	ble.n	8006dbc <_dtoa_r+0x764>
 8006daa:	42bb      	cmp	r3, r7
 8006dac:	bfa8      	it	ge
 8006dae:	463b      	movge	r3, r7
 8006db0:	9a09      	ldr	r2, [sp, #36]	; 0x24
 8006db2:	eba9 0903 	sub.w	r9, r9, r3
 8006db6:	1aff      	subs	r7, r7, r3
 8006db8:	1ad3      	subs	r3, r2, r3
 8006dba:	9309      	str	r3, [sp, #36]	; 0x24
 8006dbc:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 8006dbe:	b1f3      	cbz	r3, 8006dfe <_dtoa_r+0x7a6>
 8006dc0:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 8006dc2:	2b00      	cmp	r3, #0
 8006dc4:	f000 80a0 	beq.w	8006f08 <_dtoa_r+0x8b0>
 8006dc8:	2c00      	cmp	r4, #0
 8006dca:	dd10      	ble.n	8006dee <_dtoa_r+0x796>
 8006dcc:	4631      	mov	r1, r6
 8006dce:	4622      	mov	r2, r4
 8006dd0:	4628      	mov	r0, r5
 8006dd2:	f000 fcd5 	bl	8007780 <__pow5mult>
 8006dd6:	4652      	mov	r2, sl
 8006dd8:	4601      	mov	r1, r0
 8006dda:	4606      	mov	r6, r0
 8006ddc:	4628      	mov	r0, r5
 8006dde:	f000 fc27 	bl	8007630 <__multiply>
 8006de2:	4680      	mov	r8, r0
 8006de4:	4651      	mov	r1, sl
 8006de6:	4628      	mov	r0, r5
 8006de8:	f000 fb56 	bl	8007498 <_Bfree>
 8006dec:	46c2      	mov	sl, r8
 8006dee:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 8006df0:	1b1a      	subs	r2, r3, r4
 8006df2:	d004      	beq.n	8006dfe <_dtoa_r+0x7a6>
 8006df4:	4651      	mov	r1, sl
 8006df6:	4628      	mov	r0, r5
 8006df8:	f000 fcc2 	bl	8007780 <__pow5mult>
 8006dfc:	4682      	mov	sl, r0
 8006dfe:	2101      	movs	r1, #1
 8006e00:	4628      	mov	r0, r5
 8006e02:	f000 fbff 	bl	8007604 <__i2b>
 8006e06:	9b0e      	ldr	r3, [sp, #56]	; 0x38
 8006e08:	4604      	mov	r4, r0
 8006e0a:	2b00      	cmp	r3, #0
 8006e0c:	f340 8082 	ble.w	8006f14 <_dtoa_r+0x8bc>
 8006e10:	461a      	mov	r2, r3
 8006e12:	4601      	mov	r1, r0
 8006e14:	4628      	mov	r0, r5
 8006e16:	f000 fcb3 	bl	8007780 <__pow5mult>
 8006e1a:	9b22      	ldr	r3, [sp, #136]	; 0x88
 8006e1c:	4604      	mov	r4, r0
 8006e1e:	2b01      	cmp	r3, #1
 8006e20:	dd7b      	ble.n	8006f1a <_dtoa_r+0x8c2>
 8006e22:	f04f 0800 	mov.w	r8, #0
 8006e26:	6923      	ldr	r3, [r4, #16]
 8006e28:	eb04 0383 	add.w	r3, r4, r3, lsl #2
 8006e2c:	6918      	ldr	r0, [r3, #16]
 8006e2e:	f000 fb9b 	bl	8007568 <__hi0bits>
 8006e32:	f1c0 0020 	rsb	r0, r0, #32
 8006e36:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8006e38:	4418      	add	r0, r3
 8006e3a:	f010 001f 	ands.w	r0, r0, #31
 8006e3e:	f000 8092 	beq.w	8006f66 <_dtoa_r+0x90e>
 8006e42:	f1c0 0320 	rsb	r3, r0, #32
 8006e46:	2b04      	cmp	r3, #4
 8006e48:	f340 8085 	ble.w	8006f56 <_dtoa_r+0x8fe>
 8006e4c:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8006e4e:	f1c0 001c 	rsb	r0, r0, #28
 8006e52:	4403      	add	r3, r0
 8006e54:	4481      	add	r9, r0
 8006e56:	4407      	add	r7, r0
 8006e58:	9309      	str	r3, [sp, #36]	; 0x24
 8006e5a:	f1b9 0f00 	cmp.w	r9, #0
 8006e5e:	dd05      	ble.n	8006e6c <_dtoa_r+0x814>
 8006e60:	4651      	mov	r1, sl
 8006e62:	464a      	mov	r2, r9
 8006e64:	4628      	mov	r0, r5
 8006e66:	f000 fce5 	bl	8007834 <__lshift>
 8006e6a:	4682      	mov	sl, r0
 8006e6c:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8006e6e:	2b00      	cmp	r3, #0
 8006e70:	dd05      	ble.n	8006e7e <_dtoa_r+0x826>
 8006e72:	4621      	mov	r1, r4
 8006e74:	461a      	mov	r2, r3
 8006e76:	4628      	mov	r0, r5
 8006e78:	f000 fcdc 	bl	8007834 <__lshift>
 8006e7c:	4604      	mov	r4, r0
 8006e7e:	9b0f      	ldr	r3, [sp, #60]	; 0x3c
 8006e80:	2b00      	cmp	r3, #0
 8006e82:	d072      	beq.n	8006f6a <_dtoa_r+0x912>
 8006e84:	4621      	mov	r1, r4
 8006e86:	4650      	mov	r0, sl
 8006e88:	f000 fd40 	bl	800790c <__mcmp>
 8006e8c:	2800      	cmp	r0, #0
 8006e8e:	da6c      	bge.n	8006f6a <_dtoa_r+0x912>
 8006e90:	2300      	movs	r3, #0
 8006e92:	4651      	mov	r1, sl
 8006e94:	220a      	movs	r2, #10
 8006e96:	4628      	mov	r0, r5
 8006e98:	f000 fb20 	bl	80074dc <__multadd>
 8006e9c:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 8006e9e:	4682      	mov	sl, r0
 8006ea0:	f10b 3bff 	add.w	fp, fp, #4294967295
 8006ea4:	2b00      	cmp	r3, #0
 8006ea6:	f000 81ac 	beq.w	8007202 <_dtoa_r+0xbaa>
 8006eaa:	2300      	movs	r3, #0
 8006eac:	4631      	mov	r1, r6
 8006eae:	220a      	movs	r2, #10
 8006eb0:	4628      	mov	r0, r5
 8006eb2:	f000 fb13 	bl	80074dc <__multadd>
 8006eb6:	9b06      	ldr	r3, [sp, #24]
 8006eb8:	4606      	mov	r6, r0
 8006eba:	2b00      	cmp	r3, #0
 8006ebc:	f300 8093 	bgt.w	8006fe6 <_dtoa_r+0x98e>
 8006ec0:	9b22      	ldr	r3, [sp, #136]	; 0x88
 8006ec2:	2b02      	cmp	r3, #2
 8006ec4:	dc59      	bgt.n	8006f7a <_dtoa_r+0x922>
 8006ec6:	e08e      	b.n	8006fe6 <_dtoa_r+0x98e>
 8006ec8:	9b16      	ldr	r3, [sp, #88]	; 0x58
 8006eca:	f1c3 0336 	rsb	r3, r3, #54	; 0x36
 8006ece:	e75d      	b.n	8006d8c <_dtoa_r+0x734>
 8006ed0:	9b08      	ldr	r3, [sp, #32]
 8006ed2:	1e5c      	subs	r4, r3, #1
 8006ed4:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 8006ed6:	42a3      	cmp	r3, r4
 8006ed8:	bfbf      	itttt	lt
 8006eda:	9b0a      	ldrlt	r3, [sp, #40]	; 0x28
 8006edc:	9a0e      	ldrlt	r2, [sp, #56]	; 0x38
 8006ede:	1ae3      	sublt	r3, r4, r3
 8006ee0:	18d2      	addlt	r2, r2, r3
 8006ee2:	bfa8      	it	ge
 8006ee4:	1b1c      	subge	r4, r3, r4
 8006ee6:	9b08      	ldr	r3, [sp, #32]
 8006ee8:	bfbe      	ittt	lt
 8006eea:	940a      	strlt	r4, [sp, #40]	; 0x28
 8006eec:	920e      	strlt	r2, [sp, #56]	; 0x38
 8006eee:	2400      	movlt	r4, #0
 8006ef0:	2b00      	cmp	r3, #0
 8006ef2:	bfb5      	itete	lt
 8006ef4:	eba9 0703 	sublt.w	r7, r9, r3
 8006ef8:	464f      	movge	r7, r9
 8006efa:	2300      	movlt	r3, #0
 8006efc:	9b08      	ldrge	r3, [sp, #32]
 8006efe:	e747      	b.n	8006d90 <_dtoa_r+0x738>
 8006f00:	464f      	mov	r7, r9
 8006f02:	9c0a      	ldr	r4, [sp, #40]	; 0x28
 8006f04:	9e0b      	ldr	r6, [sp, #44]	; 0x2c
 8006f06:	e74c      	b.n	8006da2 <_dtoa_r+0x74a>
 8006f08:	9a0a      	ldr	r2, [sp, #40]	; 0x28
 8006f0a:	e773      	b.n	8006df4 <_dtoa_r+0x79c>
 8006f0c:	3fe00000 	.word	0x3fe00000
 8006f10:	40240000 	.word	0x40240000
 8006f14:	9b22      	ldr	r3, [sp, #136]	; 0x88
 8006f16:	2b01      	cmp	r3, #1
 8006f18:	dc18      	bgt.n	8006f4c <_dtoa_r+0x8f4>
 8006f1a:	9b04      	ldr	r3, [sp, #16]
 8006f1c:	b9b3      	cbnz	r3, 8006f4c <_dtoa_r+0x8f4>
 8006f1e:	9b05      	ldr	r3, [sp, #20]
 8006f20:	f3c3 0313 	ubfx	r3, r3, #0, #20
 8006f24:	b993      	cbnz	r3, 8006f4c <_dtoa_r+0x8f4>
 8006f26:	9b05      	ldr	r3, [sp, #20]
 8006f28:	f023 4300 	bic.w	r3, r3, #2147483648	; 0x80000000
 8006f2c:	0d1b      	lsrs	r3, r3, #20
 8006f2e:	051b      	lsls	r3, r3, #20
 8006f30:	b17b      	cbz	r3, 8006f52 <_dtoa_r+0x8fa>
 8006f32:	f04f 0801 	mov.w	r8, #1
 8006f36:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8006f38:	f109 0901 	add.w	r9, r9, #1
 8006f3c:	3301      	adds	r3, #1
 8006f3e:	9309      	str	r3, [sp, #36]	; 0x24
 8006f40:	9b0e      	ldr	r3, [sp, #56]	; 0x38
 8006f42:	2b00      	cmp	r3, #0
 8006f44:	f47f af6f 	bne.w	8006e26 <_dtoa_r+0x7ce>
 8006f48:	2001      	movs	r0, #1
 8006f4a:	e774      	b.n	8006e36 <_dtoa_r+0x7de>
 8006f4c:	f04f 0800 	mov.w	r8, #0
 8006f50:	e7f6      	b.n	8006f40 <_dtoa_r+0x8e8>
 8006f52:	4698      	mov	r8, r3
 8006f54:	e7f4      	b.n	8006f40 <_dtoa_r+0x8e8>
 8006f56:	d080      	beq.n	8006e5a <_dtoa_r+0x802>
 8006f58:	9a09      	ldr	r2, [sp, #36]	; 0x24
 8006f5a:	331c      	adds	r3, #28
 8006f5c:	441a      	add	r2, r3
 8006f5e:	4499      	add	r9, r3
 8006f60:	441f      	add	r7, r3
 8006f62:	9209      	str	r2, [sp, #36]	; 0x24
 8006f64:	e779      	b.n	8006e5a <_dtoa_r+0x802>
 8006f66:	4603      	mov	r3, r0
 8006f68:	e7f6      	b.n	8006f58 <_dtoa_r+0x900>
 8006f6a:	9b08      	ldr	r3, [sp, #32]
 8006f6c:	2b00      	cmp	r3, #0
 8006f6e:	dc34      	bgt.n	8006fda <_dtoa_r+0x982>
 8006f70:	9b22      	ldr	r3, [sp, #136]	; 0x88
 8006f72:	2b02      	cmp	r3, #2
 8006f74:	dd31      	ble.n	8006fda <_dtoa_r+0x982>
 8006f76:	9b08      	ldr	r3, [sp, #32]
 8006f78:	9306      	str	r3, [sp, #24]
 8006f7a:	9b06      	ldr	r3, [sp, #24]
 8006f7c:	b963      	cbnz	r3, 8006f98 <_dtoa_r+0x940>
 8006f7e:	4621      	mov	r1, r4
 8006f80:	2205      	movs	r2, #5
 8006f82:	4628      	mov	r0, r5
 8006f84:	f000 faaa 	bl	80074dc <__multadd>
 8006f88:	4601      	mov	r1, r0
 8006f8a:	4604      	mov	r4, r0
 8006f8c:	4650      	mov	r0, sl
 8006f8e:	f000 fcbd 	bl	800790c <__mcmp>
 8006f92:	2800      	cmp	r0, #0
 8006f94:	f73f adbf 	bgt.w	8006b16 <_dtoa_r+0x4be>
 8006f98:	9b23      	ldr	r3, [sp, #140]	; 0x8c
 8006f9a:	9f03      	ldr	r7, [sp, #12]
 8006f9c:	ea6f 0b03 	mvn.w	fp, r3
 8006fa0:	f04f 0800 	mov.w	r8, #0
 8006fa4:	4621      	mov	r1, r4
 8006fa6:	4628      	mov	r0, r5
 8006fa8:	f000 fa76 	bl	8007498 <_Bfree>
 8006fac:	2e00      	cmp	r6, #0
 8006fae:	f43f aead 	beq.w	8006d0c <_dtoa_r+0x6b4>
 8006fb2:	f1b8 0f00 	cmp.w	r8, #0
 8006fb6:	d005      	beq.n	8006fc4 <_dtoa_r+0x96c>
 8006fb8:	45b0      	cmp	r8, r6
 8006fba:	d003      	beq.n	8006fc4 <_dtoa_r+0x96c>
 8006fbc:	4641      	mov	r1, r8
 8006fbe:	4628      	mov	r0, r5
 8006fc0:	f000 fa6a 	bl	8007498 <_Bfree>
 8006fc4:	4631      	mov	r1, r6
 8006fc6:	4628      	mov	r0, r5
 8006fc8:	f000 fa66 	bl	8007498 <_Bfree>
 8006fcc:	e69e      	b.n	8006d0c <_dtoa_r+0x6b4>
 8006fce:	2400      	movs	r4, #0
 8006fd0:	4626      	mov	r6, r4
 8006fd2:	e7e1      	b.n	8006f98 <_dtoa_r+0x940>
 8006fd4:	46c3      	mov	fp, r8
 8006fd6:	4626      	mov	r6, r4
 8006fd8:	e59d      	b.n	8006b16 <_dtoa_r+0x4be>
 8006fda:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 8006fdc:	2b00      	cmp	r3, #0
 8006fde:	f000 80c8 	beq.w	8007172 <_dtoa_r+0xb1a>
 8006fe2:	9b08      	ldr	r3, [sp, #32]
 8006fe4:	9306      	str	r3, [sp, #24]
 8006fe6:	2f00      	cmp	r7, #0
 8006fe8:	dd05      	ble.n	8006ff6 <_dtoa_r+0x99e>
 8006fea:	4631      	mov	r1, r6
 8006fec:	463a      	mov	r2, r7
 8006fee:	4628      	mov	r0, r5
 8006ff0:	f000 fc20 	bl	8007834 <__lshift>
 8006ff4:	4606      	mov	r6, r0
 8006ff6:	f1b8 0f00 	cmp.w	r8, #0
 8006ffa:	d05b      	beq.n	80070b4 <_dtoa_r+0xa5c>
 8006ffc:	4628      	mov	r0, r5
 8006ffe:	6871      	ldr	r1, [r6, #4]
 8007000:	f000 fa0a 	bl	8007418 <_Balloc>
 8007004:	4607      	mov	r7, r0
 8007006:	b928      	cbnz	r0, 8007014 <_dtoa_r+0x9bc>
 8007008:	4602      	mov	r2, r0
 800700a:	f240 21ef 	movw	r1, #751	; 0x2ef
 800700e:	4b81      	ldr	r3, [pc, #516]	; (8007214 <_dtoa_r+0xbbc>)
 8007010:	f7ff bb36 	b.w	8006680 <_dtoa_r+0x28>
 8007014:	6932      	ldr	r2, [r6, #16]
 8007016:	f106 010c 	add.w	r1, r6, #12
 800701a:	3202      	adds	r2, #2
 800701c:	0092      	lsls	r2, r2, #2
 800701e:	300c      	adds	r0, #12
 8007020:	f7ff fa81 	bl	8006526 <memcpy>
 8007024:	2201      	movs	r2, #1
 8007026:	4639      	mov	r1, r7
 8007028:	4628      	mov	r0, r5
 800702a:	f000 fc03 	bl	8007834 <__lshift>
 800702e:	46b0      	mov	r8, r6
 8007030:	4606      	mov	r6, r0
 8007032:	9b03      	ldr	r3, [sp, #12]
 8007034:	9a03      	ldr	r2, [sp, #12]
 8007036:	3301      	adds	r3, #1
 8007038:	9308      	str	r3, [sp, #32]
 800703a:	9b06      	ldr	r3, [sp, #24]
 800703c:	4413      	add	r3, r2
 800703e:	930b      	str	r3, [sp, #44]	; 0x2c
 8007040:	9b04      	ldr	r3, [sp, #16]
 8007042:	f003 0301 	and.w	r3, r3, #1
 8007046:	930a      	str	r3, [sp, #40]	; 0x28
 8007048:	9b08      	ldr	r3, [sp, #32]
 800704a:	4621      	mov	r1, r4
 800704c:	3b01      	subs	r3, #1
 800704e:	4650      	mov	r0, sl
 8007050:	9304      	str	r3, [sp, #16]
 8007052:	f7ff fa76 	bl	8006542 <quorem>
 8007056:	4641      	mov	r1, r8
 8007058:	9006      	str	r0, [sp, #24]
 800705a:	f100 0930 	add.w	r9, r0, #48	; 0x30
 800705e:	4650      	mov	r0, sl
 8007060:	f000 fc54 	bl	800790c <__mcmp>
 8007064:	4632      	mov	r2, r6
 8007066:	9009      	str	r0, [sp, #36]	; 0x24
 8007068:	4621      	mov	r1, r4
 800706a:	4628      	mov	r0, r5
 800706c:	f000 fc6a 	bl	8007944 <__mdiff>
 8007070:	68c2      	ldr	r2, [r0, #12]
 8007072:	4607      	mov	r7, r0
 8007074:	bb02      	cbnz	r2, 80070b8 <_dtoa_r+0xa60>
 8007076:	4601      	mov	r1, r0
 8007078:	4650      	mov	r0, sl
 800707a:	f000 fc47 	bl	800790c <__mcmp>
 800707e:	4602      	mov	r2, r0
 8007080:	4639      	mov	r1, r7
 8007082:	4628      	mov	r0, r5
 8007084:	920c      	str	r2, [sp, #48]	; 0x30
 8007086:	f000 fa07 	bl	8007498 <_Bfree>
 800708a:	9b22      	ldr	r3, [sp, #136]	; 0x88
 800708c:	9a0c      	ldr	r2, [sp, #48]	; 0x30
 800708e:	9f08      	ldr	r7, [sp, #32]
 8007090:	ea43 0102 	orr.w	r1, r3, r2
 8007094:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 8007096:	4319      	orrs	r1, r3
 8007098:	d110      	bne.n	80070bc <_dtoa_r+0xa64>
 800709a:	f1b9 0f39 	cmp.w	r9, #57	; 0x39
 800709e:	d029      	beq.n	80070f4 <_dtoa_r+0xa9c>
 80070a0:	9b09      	ldr	r3, [sp, #36]	; 0x24
 80070a2:	2b00      	cmp	r3, #0
 80070a4:	dd02      	ble.n	80070ac <_dtoa_r+0xa54>
 80070a6:	9b06      	ldr	r3, [sp, #24]
 80070a8:	f103 0931 	add.w	r9, r3, #49	; 0x31
 80070ac:	9b04      	ldr	r3, [sp, #16]
 80070ae:	f883 9000 	strb.w	r9, [r3]
 80070b2:	e777      	b.n	8006fa4 <_dtoa_r+0x94c>
 80070b4:	4630      	mov	r0, r6
 80070b6:	e7ba      	b.n	800702e <_dtoa_r+0x9d6>
 80070b8:	2201      	movs	r2, #1
 80070ba:	e7e1      	b.n	8007080 <_dtoa_r+0xa28>
 80070bc:	9b09      	ldr	r3, [sp, #36]	; 0x24
 80070be:	2b00      	cmp	r3, #0
 80070c0:	db04      	blt.n	80070cc <_dtoa_r+0xa74>
 80070c2:	9922      	ldr	r1, [sp, #136]	; 0x88
 80070c4:	430b      	orrs	r3, r1
 80070c6:	990a      	ldr	r1, [sp, #40]	; 0x28
 80070c8:	430b      	orrs	r3, r1
 80070ca:	d120      	bne.n	800710e <_dtoa_r+0xab6>
 80070cc:	2a00      	cmp	r2, #0
 80070ce:	dded      	ble.n	80070ac <_dtoa_r+0xa54>
 80070d0:	4651      	mov	r1, sl
 80070d2:	2201      	movs	r2, #1
 80070d4:	4628      	mov	r0, r5
 80070d6:	f000 fbad 	bl	8007834 <__lshift>
 80070da:	4621      	mov	r1, r4
 80070dc:	4682      	mov	sl, r0
 80070de:	f000 fc15 	bl	800790c <__mcmp>
 80070e2:	2800      	cmp	r0, #0
 80070e4:	dc03      	bgt.n	80070ee <_dtoa_r+0xa96>
 80070e6:	d1e1      	bne.n	80070ac <_dtoa_r+0xa54>
 80070e8:	f019 0f01 	tst.w	r9, #1
 80070ec:	d0de      	beq.n	80070ac <_dtoa_r+0xa54>
 80070ee:	f1b9 0f39 	cmp.w	r9, #57	; 0x39
 80070f2:	d1d8      	bne.n	80070a6 <_dtoa_r+0xa4e>
 80070f4:	2339      	movs	r3, #57	; 0x39
 80070f6:	9a04      	ldr	r2, [sp, #16]
 80070f8:	7013      	strb	r3, [r2, #0]
 80070fa:	463b      	mov	r3, r7
 80070fc:	461f      	mov	r7, r3
 80070fe:	f817 2c01 	ldrb.w	r2, [r7, #-1]
 8007102:	3b01      	subs	r3, #1
 8007104:	2a39      	cmp	r2, #57	; 0x39
 8007106:	d06b      	beq.n	80071e0 <_dtoa_r+0xb88>
 8007108:	3201      	adds	r2, #1
 800710a:	701a      	strb	r2, [r3, #0]
 800710c:	e74a      	b.n	8006fa4 <_dtoa_r+0x94c>
 800710e:	2a00      	cmp	r2, #0
 8007110:	dd07      	ble.n	8007122 <_dtoa_r+0xaca>
 8007112:	f1b9 0f39 	cmp.w	r9, #57	; 0x39
 8007116:	d0ed      	beq.n	80070f4 <_dtoa_r+0xa9c>
 8007118:	9a04      	ldr	r2, [sp, #16]
 800711a:	f109 0301 	add.w	r3, r9, #1
 800711e:	7013      	strb	r3, [r2, #0]
 8007120:	e740      	b.n	8006fa4 <_dtoa_r+0x94c>
 8007122:	9b08      	ldr	r3, [sp, #32]
 8007124:	9a0b      	ldr	r2, [sp, #44]	; 0x2c
 8007126:	f803 9c01 	strb.w	r9, [r3, #-1]
 800712a:	4293      	cmp	r3, r2
 800712c:	d042      	beq.n	80071b4 <_dtoa_r+0xb5c>
 800712e:	4651      	mov	r1, sl
 8007130:	2300      	movs	r3, #0
 8007132:	220a      	movs	r2, #10
 8007134:	4628      	mov	r0, r5
 8007136:	f000 f9d1 	bl	80074dc <__multadd>
 800713a:	45b0      	cmp	r8, r6
 800713c:	4682      	mov	sl, r0
 800713e:	f04f 0300 	mov.w	r3, #0
 8007142:	f04f 020a 	mov.w	r2, #10
 8007146:	4641      	mov	r1, r8
 8007148:	4628      	mov	r0, r5
 800714a:	d107      	bne.n	800715c <_dtoa_r+0xb04>
 800714c:	f000 f9c6 	bl	80074dc <__multadd>
 8007150:	4680      	mov	r8, r0
 8007152:	4606      	mov	r6, r0
 8007154:	9b08      	ldr	r3, [sp, #32]
 8007156:	3301      	adds	r3, #1
 8007158:	9308      	str	r3, [sp, #32]
 800715a:	e775      	b.n	8007048 <_dtoa_r+0x9f0>
 800715c:	f000 f9be 	bl	80074dc <__multadd>
 8007160:	4631      	mov	r1, r6
 8007162:	4680      	mov	r8, r0
 8007164:	2300      	movs	r3, #0
 8007166:	220a      	movs	r2, #10
 8007168:	4628      	mov	r0, r5
 800716a:	f000 f9b7 	bl	80074dc <__multadd>
 800716e:	4606      	mov	r6, r0
 8007170:	e7f0      	b.n	8007154 <_dtoa_r+0xafc>
 8007172:	9b08      	ldr	r3, [sp, #32]
 8007174:	9306      	str	r3, [sp, #24]
 8007176:	9f03      	ldr	r7, [sp, #12]
 8007178:	4621      	mov	r1, r4
 800717a:	4650      	mov	r0, sl
 800717c:	f7ff f9e1 	bl	8006542 <quorem>
 8007180:	9b03      	ldr	r3, [sp, #12]
 8007182:	f100 0930 	add.w	r9, r0, #48	; 0x30
 8007186:	f807 9b01 	strb.w	r9, [r7], #1
 800718a:	1afa      	subs	r2, r7, r3
 800718c:	9b06      	ldr	r3, [sp, #24]
 800718e:	4293      	cmp	r3, r2
 8007190:	dd07      	ble.n	80071a2 <_dtoa_r+0xb4a>
 8007192:	4651      	mov	r1, sl
 8007194:	2300      	movs	r3, #0
 8007196:	220a      	movs	r2, #10
 8007198:	4628      	mov	r0, r5
 800719a:	f000 f99f 	bl	80074dc <__multadd>
 800719e:	4682      	mov	sl, r0
 80071a0:	e7ea      	b.n	8007178 <_dtoa_r+0xb20>
 80071a2:	9b06      	ldr	r3, [sp, #24]
 80071a4:	f04f 0800 	mov.w	r8, #0
 80071a8:	2b00      	cmp	r3, #0
 80071aa:	bfcc      	ite	gt
 80071ac:	461f      	movgt	r7, r3
 80071ae:	2701      	movle	r7, #1
 80071b0:	9b03      	ldr	r3, [sp, #12]
 80071b2:	441f      	add	r7, r3
 80071b4:	4651      	mov	r1, sl
 80071b6:	2201      	movs	r2, #1
 80071b8:	4628      	mov	r0, r5
 80071ba:	f000 fb3b 	bl	8007834 <__lshift>
 80071be:	4621      	mov	r1, r4
 80071c0:	4682      	mov	sl, r0
 80071c2:	f000 fba3 	bl	800790c <__mcmp>
 80071c6:	2800      	cmp	r0, #0
 80071c8:	dc97      	bgt.n	80070fa <_dtoa_r+0xaa2>
 80071ca:	d102      	bne.n	80071d2 <_dtoa_r+0xb7a>
 80071cc:	f019 0f01 	tst.w	r9, #1
 80071d0:	d193      	bne.n	80070fa <_dtoa_r+0xaa2>
 80071d2:	463b      	mov	r3, r7
 80071d4:	461f      	mov	r7, r3
 80071d6:	f813 2d01 	ldrb.w	r2, [r3, #-1]!
 80071da:	2a30      	cmp	r2, #48	; 0x30
 80071dc:	d0fa      	beq.n	80071d4 <_dtoa_r+0xb7c>
 80071de:	e6e1      	b.n	8006fa4 <_dtoa_r+0x94c>
 80071e0:	9a03      	ldr	r2, [sp, #12]
 80071e2:	429a      	cmp	r2, r3
 80071e4:	d18a      	bne.n	80070fc <_dtoa_r+0xaa4>
 80071e6:	2331      	movs	r3, #49	; 0x31
 80071e8:	f10b 0b01 	add.w	fp, fp, #1
 80071ec:	e797      	b.n	800711e <_dtoa_r+0xac6>
 80071ee:	4b0a      	ldr	r3, [pc, #40]	; (8007218 <_dtoa_r+0xbc0>)
 80071f0:	f7ff ba9f 	b.w	8006732 <_dtoa_r+0xda>
 80071f4:	9b26      	ldr	r3, [sp, #152]	; 0x98
 80071f6:	2b00      	cmp	r3, #0
 80071f8:	f47f aa77 	bne.w	80066ea <_dtoa_r+0x92>
 80071fc:	4b07      	ldr	r3, [pc, #28]	; (800721c <_dtoa_r+0xbc4>)
 80071fe:	f7ff ba98 	b.w	8006732 <_dtoa_r+0xda>
 8007202:	9b06      	ldr	r3, [sp, #24]
 8007204:	2b00      	cmp	r3, #0
 8007206:	dcb6      	bgt.n	8007176 <_dtoa_r+0xb1e>
 8007208:	9b22      	ldr	r3, [sp, #136]	; 0x88
 800720a:	2b02      	cmp	r3, #2
 800720c:	f73f aeb5 	bgt.w	8006f7a <_dtoa_r+0x922>
 8007210:	e7b1      	b.n	8007176 <_dtoa_r+0xb1e>
 8007212:	bf00      	nop
 8007214:	08009bde 	.word	0x08009bde
 8007218:	08009b3e 	.word	0x08009b3e
 800721c:	08009b62 	.word	0x08009b62

08007220 <_free_r>:
 8007220:	b538      	push	{r3, r4, r5, lr}
 8007222:	4605      	mov	r5, r0
 8007224:	2900      	cmp	r1, #0
 8007226:	d040      	beq.n	80072aa <_free_r+0x8a>
 8007228:	f851 3c04 	ldr.w	r3, [r1, #-4]
 800722c:	1f0c      	subs	r4, r1, #4
 800722e:	2b00      	cmp	r3, #0
 8007230:	bfb8      	it	lt
 8007232:	18e4      	addlt	r4, r4, r3
 8007234:	f000 f8e4 	bl	8007400 <__malloc_lock>
 8007238:	4a1c      	ldr	r2, [pc, #112]	; (80072ac <_free_r+0x8c>)
 800723a:	6813      	ldr	r3, [r2, #0]
 800723c:	b933      	cbnz	r3, 800724c <_free_r+0x2c>
 800723e:	6063      	str	r3, [r4, #4]
 8007240:	6014      	str	r4, [r2, #0]
 8007242:	4628      	mov	r0, r5
 8007244:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 8007248:	f000 b8e0 	b.w	800740c <__malloc_unlock>
 800724c:	42a3      	cmp	r3, r4
 800724e:	d908      	bls.n	8007262 <_free_r+0x42>
 8007250:	6820      	ldr	r0, [r4, #0]
 8007252:	1821      	adds	r1, r4, r0
 8007254:	428b      	cmp	r3, r1
 8007256:	bf01      	itttt	eq
 8007258:	6819      	ldreq	r1, [r3, #0]
 800725a:	685b      	ldreq	r3, [r3, #4]
 800725c:	1809      	addeq	r1, r1, r0
 800725e:	6021      	streq	r1, [r4, #0]
 8007260:	e7ed      	b.n	800723e <_free_r+0x1e>
 8007262:	461a      	mov	r2, r3
 8007264:	685b      	ldr	r3, [r3, #4]
 8007266:	b10b      	cbz	r3, 800726c <_free_r+0x4c>
 8007268:	42a3      	cmp	r3, r4
 800726a:	d9fa      	bls.n	8007262 <_free_r+0x42>
 800726c:	6811      	ldr	r1, [r2, #0]
 800726e:	1850      	adds	r0, r2, r1
 8007270:	42a0      	cmp	r0, r4
 8007272:	d10b      	bne.n	800728c <_free_r+0x6c>
 8007274:	6820      	ldr	r0, [r4, #0]
 8007276:	4401      	add	r1, r0
 8007278:	1850      	adds	r0, r2, r1
 800727a:	4283      	cmp	r3, r0
 800727c:	6011      	str	r1, [r2, #0]
 800727e:	d1e0      	bne.n	8007242 <_free_r+0x22>
 8007280:	6818      	ldr	r0, [r3, #0]
 8007282:	685b      	ldr	r3, [r3, #4]
 8007284:	4408      	add	r0, r1
 8007286:	6010      	str	r0, [r2, #0]
 8007288:	6053      	str	r3, [r2, #4]
 800728a:	e7da      	b.n	8007242 <_free_r+0x22>
 800728c:	d902      	bls.n	8007294 <_free_r+0x74>
 800728e:	230c      	movs	r3, #12
 8007290:	602b      	str	r3, [r5, #0]
 8007292:	e7d6      	b.n	8007242 <_free_r+0x22>
 8007294:	6820      	ldr	r0, [r4, #0]
 8007296:	1821      	adds	r1, r4, r0
 8007298:	428b      	cmp	r3, r1
 800729a:	bf01      	itttt	eq
 800729c:	6819      	ldreq	r1, [r3, #0]
 800729e:	685b      	ldreq	r3, [r3, #4]
 80072a0:	1809      	addeq	r1, r1, r0
 80072a2:	6021      	streq	r1, [r4, #0]
 80072a4:	6063      	str	r3, [r4, #4]
 80072a6:	6054      	str	r4, [r2, #4]
 80072a8:	e7cb      	b.n	8007242 <_free_r+0x22>
 80072aa:	bd38      	pop	{r3, r4, r5, pc}
 80072ac:	20000c54 	.word	0x20000c54

080072b0 <malloc>:
 80072b0:	4b02      	ldr	r3, [pc, #8]	; (80072bc <malloc+0xc>)
 80072b2:	4601      	mov	r1, r0
 80072b4:	6818      	ldr	r0, [r3, #0]
 80072b6:	f000 b823 	b.w	8007300 <_malloc_r>
 80072ba:	bf00      	nop
 80072bc:	20000074 	.word	0x20000074

080072c0 <sbrk_aligned>:
 80072c0:	b570      	push	{r4, r5, r6, lr}
 80072c2:	4e0e      	ldr	r6, [pc, #56]	; (80072fc <sbrk_aligned+0x3c>)
 80072c4:	460c      	mov	r4, r1
 80072c6:	6831      	ldr	r1, [r6, #0]
 80072c8:	4605      	mov	r5, r0
 80072ca:	b911      	cbnz	r1, 80072d2 <sbrk_aligned+0x12>
 80072cc:	f000 fe1e 	bl	8007f0c <_sbrk_r>
 80072d0:	6030      	str	r0, [r6, #0]
 80072d2:	4621      	mov	r1, r4
 80072d4:	4628      	mov	r0, r5
 80072d6:	f000 fe19 	bl	8007f0c <_sbrk_r>
 80072da:	1c43      	adds	r3, r0, #1
 80072dc:	d00a      	beq.n	80072f4 <sbrk_aligned+0x34>
 80072de:	1cc4      	adds	r4, r0, #3
 80072e0:	f024 0403 	bic.w	r4, r4, #3
 80072e4:	42a0      	cmp	r0, r4
 80072e6:	d007      	beq.n	80072f8 <sbrk_aligned+0x38>
 80072e8:	1a21      	subs	r1, r4, r0
 80072ea:	4628      	mov	r0, r5
 80072ec:	f000 fe0e 	bl	8007f0c <_sbrk_r>
 80072f0:	3001      	adds	r0, #1
 80072f2:	d101      	bne.n	80072f8 <sbrk_aligned+0x38>
 80072f4:	f04f 34ff 	mov.w	r4, #4294967295
 80072f8:	4620      	mov	r0, r4
 80072fa:	bd70      	pop	{r4, r5, r6, pc}
 80072fc:	20000c58 	.word	0x20000c58

08007300 <_malloc_r>:
 8007300:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 8007304:	1ccd      	adds	r5, r1, #3
 8007306:	f025 0503 	bic.w	r5, r5, #3
 800730a:	3508      	adds	r5, #8
 800730c:	2d0c      	cmp	r5, #12
 800730e:	bf38      	it	cc
 8007310:	250c      	movcc	r5, #12
 8007312:	2d00      	cmp	r5, #0
 8007314:	4607      	mov	r7, r0
 8007316:	db01      	blt.n	800731c <_malloc_r+0x1c>
 8007318:	42a9      	cmp	r1, r5
 800731a:	d905      	bls.n	8007328 <_malloc_r+0x28>
 800731c:	230c      	movs	r3, #12
 800731e:	2600      	movs	r6, #0
 8007320:	603b      	str	r3, [r7, #0]
 8007322:	4630      	mov	r0, r6
 8007324:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 8007328:	f8df 80d0 	ldr.w	r8, [pc, #208]	; 80073fc <_malloc_r+0xfc>
 800732c:	f000 f868 	bl	8007400 <__malloc_lock>
 8007330:	f8d8 3000 	ldr.w	r3, [r8]
 8007334:	461c      	mov	r4, r3
 8007336:	bb5c      	cbnz	r4, 8007390 <_malloc_r+0x90>
 8007338:	4629      	mov	r1, r5
 800733a:	4638      	mov	r0, r7
 800733c:	f7ff ffc0 	bl	80072c0 <sbrk_aligned>
 8007340:	1c43      	adds	r3, r0, #1
 8007342:	4604      	mov	r4, r0
 8007344:	d155      	bne.n	80073f2 <_malloc_r+0xf2>
 8007346:	f8d8 4000 	ldr.w	r4, [r8]
 800734a:	4626      	mov	r6, r4
 800734c:	2e00      	cmp	r6, #0
 800734e:	d145      	bne.n	80073dc <_malloc_r+0xdc>
 8007350:	2c00      	cmp	r4, #0
 8007352:	d048      	beq.n	80073e6 <_malloc_r+0xe6>
 8007354:	6823      	ldr	r3, [r4, #0]
 8007356:	4631      	mov	r1, r6
 8007358:	4638      	mov	r0, r7
 800735a:	eb04 0903 	add.w	r9, r4, r3
 800735e:	f000 fdd5 	bl	8007f0c <_sbrk_r>
 8007362:	4581      	cmp	r9, r0
 8007364:	d13f      	bne.n	80073e6 <_malloc_r+0xe6>
 8007366:	6821      	ldr	r1, [r4, #0]
 8007368:	4638      	mov	r0, r7
 800736a:	1a6d      	subs	r5, r5, r1
 800736c:	4629      	mov	r1, r5
 800736e:	f7ff ffa7 	bl	80072c0 <sbrk_aligned>
 8007372:	3001      	adds	r0, #1
 8007374:	d037      	beq.n	80073e6 <_malloc_r+0xe6>
 8007376:	6823      	ldr	r3, [r4, #0]
 8007378:	442b      	add	r3, r5
 800737a:	6023      	str	r3, [r4, #0]
 800737c:	f8d8 3000 	ldr.w	r3, [r8]
 8007380:	2b00      	cmp	r3, #0
 8007382:	d038      	beq.n	80073f6 <_malloc_r+0xf6>
 8007384:	685a      	ldr	r2, [r3, #4]
 8007386:	42a2      	cmp	r2, r4
 8007388:	d12b      	bne.n	80073e2 <_malloc_r+0xe2>
 800738a:	2200      	movs	r2, #0
 800738c:	605a      	str	r2, [r3, #4]
 800738e:	e00f      	b.n	80073b0 <_malloc_r+0xb0>
 8007390:	6822      	ldr	r2, [r4, #0]
 8007392:	1b52      	subs	r2, r2, r5
 8007394:	d41f      	bmi.n	80073d6 <_malloc_r+0xd6>
 8007396:	2a0b      	cmp	r2, #11
 8007398:	d917      	bls.n	80073ca <_malloc_r+0xca>
 800739a:	1961      	adds	r1, r4, r5
 800739c:	42a3      	cmp	r3, r4
 800739e:	6025      	str	r5, [r4, #0]
 80073a0:	bf18      	it	ne
 80073a2:	6059      	strne	r1, [r3, #4]
 80073a4:	6863      	ldr	r3, [r4, #4]
 80073a6:	bf08      	it	eq
 80073a8:	f8c8 1000 	streq.w	r1, [r8]
 80073ac:	5162      	str	r2, [r4, r5]
 80073ae:	604b      	str	r3, [r1, #4]
 80073b0:	4638      	mov	r0, r7
 80073b2:	f104 060b 	add.w	r6, r4, #11
 80073b6:	f000 f829 	bl	800740c <__malloc_unlock>
 80073ba:	f026 0607 	bic.w	r6, r6, #7
 80073be:	1d23      	adds	r3, r4, #4
 80073c0:	1af2      	subs	r2, r6, r3
 80073c2:	d0ae      	beq.n	8007322 <_malloc_r+0x22>
 80073c4:	1b9b      	subs	r3, r3, r6
 80073c6:	50a3      	str	r3, [r4, r2]
 80073c8:	e7ab      	b.n	8007322 <_malloc_r+0x22>
 80073ca:	42a3      	cmp	r3, r4
 80073cc:	6862      	ldr	r2, [r4, #4]
 80073ce:	d1dd      	bne.n	800738c <_malloc_r+0x8c>
 80073d0:	f8c8 2000 	str.w	r2, [r8]
 80073d4:	e7ec      	b.n	80073b0 <_malloc_r+0xb0>
 80073d6:	4623      	mov	r3, r4
 80073d8:	6864      	ldr	r4, [r4, #4]
 80073da:	e7ac      	b.n	8007336 <_malloc_r+0x36>
 80073dc:	4634      	mov	r4, r6
 80073de:	6876      	ldr	r6, [r6, #4]
 80073e0:	e7b4      	b.n	800734c <_malloc_r+0x4c>
 80073e2:	4613      	mov	r3, r2
 80073e4:	e7cc      	b.n	8007380 <_malloc_r+0x80>
 80073e6:	230c      	movs	r3, #12
 80073e8:	4638      	mov	r0, r7
 80073ea:	603b      	str	r3, [r7, #0]
 80073ec:	f000 f80e 	bl	800740c <__malloc_unlock>
 80073f0:	e797      	b.n	8007322 <_malloc_r+0x22>
 80073f2:	6025      	str	r5, [r4, #0]
 80073f4:	e7dc      	b.n	80073b0 <_malloc_r+0xb0>
 80073f6:	605b      	str	r3, [r3, #4]
 80073f8:	deff      	udf	#255	; 0xff
 80073fa:	bf00      	nop
 80073fc:	20000c54 	.word	0x20000c54

08007400 <__malloc_lock>:
 8007400:	4801      	ldr	r0, [pc, #4]	; (8007408 <__malloc_lock+0x8>)
 8007402:	f7ff b880 	b.w	8006506 <__retarget_lock_acquire_recursive>
 8007406:	bf00      	nop
 8007408:	20000c50 	.word	0x20000c50

0800740c <__malloc_unlock>:
 800740c:	4801      	ldr	r0, [pc, #4]	; (8007414 <__malloc_unlock+0x8>)
 800740e:	f7ff b87b 	b.w	8006508 <__retarget_lock_release_recursive>
 8007412:	bf00      	nop
 8007414:	20000c50 	.word	0x20000c50

08007418 <_Balloc>:
 8007418:	b570      	push	{r4, r5, r6, lr}
 800741a:	69c6      	ldr	r6, [r0, #28]
 800741c:	4604      	mov	r4, r0
 800741e:	460d      	mov	r5, r1
 8007420:	b976      	cbnz	r6, 8007440 <_Balloc+0x28>
 8007422:	2010      	movs	r0, #16
 8007424:	f7ff ff44 	bl	80072b0 <malloc>
 8007428:	4602      	mov	r2, r0
 800742a:	61e0      	str	r0, [r4, #28]
 800742c:	b920      	cbnz	r0, 8007438 <_Balloc+0x20>
 800742e:	216b      	movs	r1, #107	; 0x6b
 8007430:	4b17      	ldr	r3, [pc, #92]	; (8007490 <_Balloc+0x78>)
 8007432:	4818      	ldr	r0, [pc, #96]	; (8007494 <_Balloc+0x7c>)
 8007434:	f000 fd7a 	bl	8007f2c <__assert_func>
 8007438:	e9c0 6601 	strd	r6, r6, [r0, #4]
 800743c:	6006      	str	r6, [r0, #0]
 800743e:	60c6      	str	r6, [r0, #12]
 8007440:	69e6      	ldr	r6, [r4, #28]
 8007442:	68f3      	ldr	r3, [r6, #12]
 8007444:	b183      	cbz	r3, 8007468 <_Balloc+0x50>
 8007446:	69e3      	ldr	r3, [r4, #28]
 8007448:	68db      	ldr	r3, [r3, #12]
 800744a:	f853 0025 	ldr.w	r0, [r3, r5, lsl #2]
 800744e:	b9b8      	cbnz	r0, 8007480 <_Balloc+0x68>
 8007450:	2101      	movs	r1, #1
 8007452:	fa01 f605 	lsl.w	r6, r1, r5
 8007456:	1d72      	adds	r2, r6, #5
 8007458:	4620      	mov	r0, r4
 800745a:	0092      	lsls	r2, r2, #2
 800745c:	f000 fd84 	bl	8007f68 <_calloc_r>
 8007460:	b160      	cbz	r0, 800747c <_Balloc+0x64>
 8007462:	e9c0 5601 	strd	r5, r6, [r0, #4]
 8007466:	e00e      	b.n	8007486 <_Balloc+0x6e>
 8007468:	2221      	movs	r2, #33	; 0x21
 800746a:	2104      	movs	r1, #4
 800746c:	4620      	mov	r0, r4
 800746e:	f000 fd7b 	bl	8007f68 <_calloc_r>
 8007472:	69e3      	ldr	r3, [r4, #28]
 8007474:	60f0      	str	r0, [r6, #12]
 8007476:	68db      	ldr	r3, [r3, #12]
 8007478:	2b00      	cmp	r3, #0
 800747a:	d1e4      	bne.n	8007446 <_Balloc+0x2e>
 800747c:	2000      	movs	r0, #0
 800747e:	bd70      	pop	{r4, r5, r6, pc}
 8007480:	6802      	ldr	r2, [r0, #0]
 8007482:	f843 2025 	str.w	r2, [r3, r5, lsl #2]
 8007486:	2300      	movs	r3, #0
 8007488:	e9c0 3303 	strd	r3, r3, [r0, #12]
 800748c:	e7f7      	b.n	800747e <_Balloc+0x66>
 800748e:	bf00      	nop
 8007490:	08009b6f 	.word	0x08009b6f
 8007494:	08009bef 	.word	0x08009bef

08007498 <_Bfree>:
 8007498:	b570      	push	{r4, r5, r6, lr}
 800749a:	69c6      	ldr	r6, [r0, #28]
 800749c:	4605      	mov	r5, r0
 800749e:	460c      	mov	r4, r1
 80074a0:	b976      	cbnz	r6, 80074c0 <_Bfree+0x28>
 80074a2:	2010      	movs	r0, #16
 80074a4:	f7ff ff04 	bl	80072b0 <malloc>
 80074a8:	4602      	mov	r2, r0
 80074aa:	61e8      	str	r0, [r5, #28]
 80074ac:	b920      	cbnz	r0, 80074b8 <_Bfree+0x20>
 80074ae:	218f      	movs	r1, #143	; 0x8f
 80074b0:	4b08      	ldr	r3, [pc, #32]	; (80074d4 <_Bfree+0x3c>)
 80074b2:	4809      	ldr	r0, [pc, #36]	; (80074d8 <_Bfree+0x40>)
 80074b4:	f000 fd3a 	bl	8007f2c <__assert_func>
 80074b8:	e9c0 6601 	strd	r6, r6, [r0, #4]
 80074bc:	6006      	str	r6, [r0, #0]
 80074be:	60c6      	str	r6, [r0, #12]
 80074c0:	b13c      	cbz	r4, 80074d2 <_Bfree+0x3a>
 80074c2:	69eb      	ldr	r3, [r5, #28]
 80074c4:	6862      	ldr	r2, [r4, #4]
 80074c6:	68db      	ldr	r3, [r3, #12]
 80074c8:	f853 1022 	ldr.w	r1, [r3, r2, lsl #2]
 80074cc:	6021      	str	r1, [r4, #0]
 80074ce:	f843 4022 	str.w	r4, [r3, r2, lsl #2]
 80074d2:	bd70      	pop	{r4, r5, r6, pc}
 80074d4:	08009b6f 	.word	0x08009b6f
 80074d8:	08009bef 	.word	0x08009bef

080074dc <__multadd>:
 80074dc:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 80074e0:	4607      	mov	r7, r0
 80074e2:	460c      	mov	r4, r1
 80074e4:	461e      	mov	r6, r3
 80074e6:	2000      	movs	r0, #0
 80074e8:	690d      	ldr	r5, [r1, #16]
 80074ea:	f101 0c14 	add.w	ip, r1, #20
 80074ee:	f8dc 3000 	ldr.w	r3, [ip]
 80074f2:	3001      	adds	r0, #1
 80074f4:	b299      	uxth	r1, r3
 80074f6:	fb02 6101 	mla	r1, r2, r1, r6
 80074fa:	0c1e      	lsrs	r6, r3, #16
 80074fc:	0c0b      	lsrs	r3, r1, #16
 80074fe:	fb02 3306 	mla	r3, r2, r6, r3
 8007502:	b289      	uxth	r1, r1
 8007504:	eb01 4103 	add.w	r1, r1, r3, lsl #16
 8007508:	4285      	cmp	r5, r0
 800750a:	ea4f 4613 	mov.w	r6, r3, lsr #16
 800750e:	f84c 1b04 	str.w	r1, [ip], #4
 8007512:	dcec      	bgt.n	80074ee <__multadd+0x12>
 8007514:	b30e      	cbz	r6, 800755a <__multadd+0x7e>
 8007516:	68a3      	ldr	r3, [r4, #8]
 8007518:	42ab      	cmp	r3, r5
 800751a:	dc19      	bgt.n	8007550 <__multadd+0x74>
 800751c:	6861      	ldr	r1, [r4, #4]
 800751e:	4638      	mov	r0, r7
 8007520:	3101      	adds	r1, #1
 8007522:	f7ff ff79 	bl	8007418 <_Balloc>
 8007526:	4680      	mov	r8, r0
 8007528:	b928      	cbnz	r0, 8007536 <__multadd+0x5a>
 800752a:	4602      	mov	r2, r0
 800752c:	21ba      	movs	r1, #186	; 0xba
 800752e:	4b0c      	ldr	r3, [pc, #48]	; (8007560 <__multadd+0x84>)
 8007530:	480c      	ldr	r0, [pc, #48]	; (8007564 <__multadd+0x88>)
 8007532:	f000 fcfb 	bl	8007f2c <__assert_func>
 8007536:	6922      	ldr	r2, [r4, #16]
 8007538:	f104 010c 	add.w	r1, r4, #12
 800753c:	3202      	adds	r2, #2
 800753e:	0092      	lsls	r2, r2, #2
 8007540:	300c      	adds	r0, #12
 8007542:	f7fe fff0 	bl	8006526 <memcpy>
 8007546:	4621      	mov	r1, r4
 8007548:	4638      	mov	r0, r7
 800754a:	f7ff ffa5 	bl	8007498 <_Bfree>
 800754e:	4644      	mov	r4, r8
 8007550:	eb04 0385 	add.w	r3, r4, r5, lsl #2
 8007554:	3501      	adds	r5, #1
 8007556:	615e      	str	r6, [r3, #20]
 8007558:	6125      	str	r5, [r4, #16]
 800755a:	4620      	mov	r0, r4
 800755c:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8007560:	08009bde 	.word	0x08009bde
 8007564:	08009bef 	.word	0x08009bef

08007568 <__hi0bits>:
 8007568:	0c02      	lsrs	r2, r0, #16
 800756a:	0412      	lsls	r2, r2, #16
 800756c:	4603      	mov	r3, r0
 800756e:	b9ca      	cbnz	r2, 80075a4 <__hi0bits+0x3c>
 8007570:	0403      	lsls	r3, r0, #16
 8007572:	2010      	movs	r0, #16
 8007574:	f013 4f7f 	tst.w	r3, #4278190080	; 0xff000000
 8007578:	bf04      	itt	eq
 800757a:	021b      	lsleq	r3, r3, #8
 800757c:	3008      	addeq	r0, #8
 800757e:	f013 4f70 	tst.w	r3, #4026531840	; 0xf0000000
 8007582:	bf04      	itt	eq
 8007584:	011b      	lsleq	r3, r3, #4
 8007586:	3004      	addeq	r0, #4
 8007588:	f013 4f40 	tst.w	r3, #3221225472	; 0xc0000000
 800758c:	bf04      	itt	eq
 800758e:	009b      	lsleq	r3, r3, #2
 8007590:	3002      	addeq	r0, #2
 8007592:	2b00      	cmp	r3, #0
 8007594:	db05      	blt.n	80075a2 <__hi0bits+0x3a>
 8007596:	f013 4f80 	tst.w	r3, #1073741824	; 0x40000000
 800759a:	f100 0001 	add.w	r0, r0, #1
 800759e:	bf08      	it	eq
 80075a0:	2020      	moveq	r0, #32
 80075a2:	4770      	bx	lr
 80075a4:	2000      	movs	r0, #0
 80075a6:	e7e5      	b.n	8007574 <__hi0bits+0xc>

080075a8 <__lo0bits>:
 80075a8:	6803      	ldr	r3, [r0, #0]
 80075aa:	4602      	mov	r2, r0
 80075ac:	f013 0007 	ands.w	r0, r3, #7
 80075b0:	d00b      	beq.n	80075ca <__lo0bits+0x22>
 80075b2:	07d9      	lsls	r1, r3, #31
 80075b4:	d421      	bmi.n	80075fa <__lo0bits+0x52>
 80075b6:	0798      	lsls	r0, r3, #30
 80075b8:	bf49      	itett	mi
 80075ba:	085b      	lsrmi	r3, r3, #1
 80075bc:	089b      	lsrpl	r3, r3, #2
 80075be:	2001      	movmi	r0, #1
 80075c0:	6013      	strmi	r3, [r2, #0]
 80075c2:	bf5c      	itt	pl
 80075c4:	2002      	movpl	r0, #2
 80075c6:	6013      	strpl	r3, [r2, #0]
 80075c8:	4770      	bx	lr
 80075ca:	b299      	uxth	r1, r3
 80075cc:	b909      	cbnz	r1, 80075d2 <__lo0bits+0x2a>
 80075ce:	2010      	movs	r0, #16
 80075d0:	0c1b      	lsrs	r3, r3, #16
 80075d2:	b2d9      	uxtb	r1, r3
 80075d4:	b909      	cbnz	r1, 80075da <__lo0bits+0x32>
 80075d6:	3008      	adds	r0, #8
 80075d8:	0a1b      	lsrs	r3, r3, #8
 80075da:	0719      	lsls	r1, r3, #28
 80075dc:	bf04      	itt	eq
 80075de:	091b      	lsreq	r3, r3, #4
 80075e0:	3004      	addeq	r0, #4
 80075e2:	0799      	lsls	r1, r3, #30
 80075e4:	bf04      	itt	eq
 80075e6:	089b      	lsreq	r3, r3, #2
 80075e8:	3002      	addeq	r0, #2
 80075ea:	07d9      	lsls	r1, r3, #31
 80075ec:	d403      	bmi.n	80075f6 <__lo0bits+0x4e>
 80075ee:	085b      	lsrs	r3, r3, #1
 80075f0:	f100 0001 	add.w	r0, r0, #1
 80075f4:	d003      	beq.n	80075fe <__lo0bits+0x56>
 80075f6:	6013      	str	r3, [r2, #0]
 80075f8:	4770      	bx	lr
 80075fa:	2000      	movs	r0, #0
 80075fc:	4770      	bx	lr
 80075fe:	2020      	movs	r0, #32
 8007600:	4770      	bx	lr
	...

08007604 <__i2b>:
 8007604:	b510      	push	{r4, lr}
 8007606:	460c      	mov	r4, r1
 8007608:	2101      	movs	r1, #1
 800760a:	f7ff ff05 	bl	8007418 <_Balloc>
 800760e:	4602      	mov	r2, r0
 8007610:	b928      	cbnz	r0, 800761e <__i2b+0x1a>
 8007612:	f240 1145 	movw	r1, #325	; 0x145
 8007616:	4b04      	ldr	r3, [pc, #16]	; (8007628 <__i2b+0x24>)
 8007618:	4804      	ldr	r0, [pc, #16]	; (800762c <__i2b+0x28>)
 800761a:	f000 fc87 	bl	8007f2c <__assert_func>
 800761e:	2301      	movs	r3, #1
 8007620:	6144      	str	r4, [r0, #20]
 8007622:	6103      	str	r3, [r0, #16]
 8007624:	bd10      	pop	{r4, pc}
 8007626:	bf00      	nop
 8007628:	08009bde 	.word	0x08009bde
 800762c:	08009bef 	.word	0x08009bef

08007630 <__multiply>:
 8007630:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8007634:	4691      	mov	r9, r2
 8007636:	690a      	ldr	r2, [r1, #16]
 8007638:	f8d9 3010 	ldr.w	r3, [r9, #16]
 800763c:	460c      	mov	r4, r1
 800763e:	429a      	cmp	r2, r3
 8007640:	bfbe      	ittt	lt
 8007642:	460b      	movlt	r3, r1
 8007644:	464c      	movlt	r4, r9
 8007646:	4699      	movlt	r9, r3
 8007648:	6927      	ldr	r7, [r4, #16]
 800764a:	f8d9 a010 	ldr.w	sl, [r9, #16]
 800764e:	68a3      	ldr	r3, [r4, #8]
 8007650:	6861      	ldr	r1, [r4, #4]
 8007652:	eb07 060a 	add.w	r6, r7, sl
 8007656:	42b3      	cmp	r3, r6
 8007658:	b085      	sub	sp, #20
 800765a:	bfb8      	it	lt
 800765c:	3101      	addlt	r1, #1
 800765e:	f7ff fedb 	bl	8007418 <_Balloc>
 8007662:	b930      	cbnz	r0, 8007672 <__multiply+0x42>
 8007664:	4602      	mov	r2, r0
 8007666:	f44f 71b1 	mov.w	r1, #354	; 0x162
 800766a:	4b43      	ldr	r3, [pc, #268]	; (8007778 <__multiply+0x148>)
 800766c:	4843      	ldr	r0, [pc, #268]	; (800777c <__multiply+0x14c>)
 800766e:	f000 fc5d 	bl	8007f2c <__assert_func>
 8007672:	f100 0514 	add.w	r5, r0, #20
 8007676:	462b      	mov	r3, r5
 8007678:	2200      	movs	r2, #0
 800767a:	eb05 0886 	add.w	r8, r5, r6, lsl #2
 800767e:	4543      	cmp	r3, r8
 8007680:	d321      	bcc.n	80076c6 <__multiply+0x96>
 8007682:	f104 0314 	add.w	r3, r4, #20
 8007686:	eb03 0787 	add.w	r7, r3, r7, lsl #2
 800768a:	f109 0314 	add.w	r3, r9, #20
 800768e:	eb03 028a 	add.w	r2, r3, sl, lsl #2
 8007692:	9202      	str	r2, [sp, #8]
 8007694:	1b3a      	subs	r2, r7, r4
 8007696:	3a15      	subs	r2, #21
 8007698:	f022 0203 	bic.w	r2, r2, #3
 800769c:	3204      	adds	r2, #4
 800769e:	f104 0115 	add.w	r1, r4, #21
 80076a2:	428f      	cmp	r7, r1
 80076a4:	bf38      	it	cc
 80076a6:	2204      	movcc	r2, #4
 80076a8:	9201      	str	r2, [sp, #4]
 80076aa:	9a02      	ldr	r2, [sp, #8]
 80076ac:	9303      	str	r3, [sp, #12]
 80076ae:	429a      	cmp	r2, r3
 80076b0:	d80c      	bhi.n	80076cc <__multiply+0x9c>
 80076b2:	2e00      	cmp	r6, #0
 80076b4:	dd03      	ble.n	80076be <__multiply+0x8e>
 80076b6:	f858 3d04 	ldr.w	r3, [r8, #-4]!
 80076ba:	2b00      	cmp	r3, #0
 80076bc:	d05a      	beq.n	8007774 <__multiply+0x144>
 80076be:	6106      	str	r6, [r0, #16]
 80076c0:	b005      	add	sp, #20
 80076c2:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 80076c6:	f843 2b04 	str.w	r2, [r3], #4
 80076ca:	e7d8      	b.n	800767e <__multiply+0x4e>
 80076cc:	f8b3 a000 	ldrh.w	sl, [r3]
 80076d0:	f1ba 0f00 	cmp.w	sl, #0
 80076d4:	d023      	beq.n	800771e <__multiply+0xee>
 80076d6:	46a9      	mov	r9, r5
 80076d8:	f04f 0c00 	mov.w	ip, #0
 80076dc:	f104 0e14 	add.w	lr, r4, #20
 80076e0:	f85e 2b04 	ldr.w	r2, [lr], #4
 80076e4:	f8d9 1000 	ldr.w	r1, [r9]
 80076e8:	fa1f fb82 	uxth.w	fp, r2
 80076ec:	b289      	uxth	r1, r1
 80076ee:	fb0a 110b 	mla	r1, sl, fp, r1
 80076f2:	4461      	add	r1, ip
 80076f4:	f8d9 c000 	ldr.w	ip, [r9]
 80076f8:	0c12      	lsrs	r2, r2, #16
 80076fa:	ea4f 4c1c 	mov.w	ip, ip, lsr #16
 80076fe:	fb0a c202 	mla	r2, sl, r2, ip
 8007702:	eb02 4211 	add.w	r2, r2, r1, lsr #16
 8007706:	b289      	uxth	r1, r1
 8007708:	ea41 4102 	orr.w	r1, r1, r2, lsl #16
 800770c:	4577      	cmp	r7, lr
 800770e:	ea4f 4c12 	mov.w	ip, r2, lsr #16
 8007712:	f849 1b04 	str.w	r1, [r9], #4
 8007716:	d8e3      	bhi.n	80076e0 <__multiply+0xb0>
 8007718:	9a01      	ldr	r2, [sp, #4]
 800771a:	f845 c002 	str.w	ip, [r5, r2]
 800771e:	9a03      	ldr	r2, [sp, #12]
 8007720:	3304      	adds	r3, #4
 8007722:	f8b2 9002 	ldrh.w	r9, [r2, #2]
 8007726:	f1b9 0f00 	cmp.w	r9, #0
 800772a:	d021      	beq.n	8007770 <__multiply+0x140>
 800772c:	46ae      	mov	lr, r5
 800772e:	f04f 0a00 	mov.w	sl, #0
 8007732:	6829      	ldr	r1, [r5, #0]
 8007734:	f104 0c14 	add.w	ip, r4, #20
 8007738:	f8bc b000 	ldrh.w	fp, [ip]
 800773c:	f8be 2002 	ldrh.w	r2, [lr, #2]
 8007740:	b289      	uxth	r1, r1
 8007742:	fb09 220b 	mla	r2, r9, fp, r2
 8007746:	4452      	add	r2, sl
 8007748:	ea41 4102 	orr.w	r1, r1, r2, lsl #16
 800774c:	f84e 1b04 	str.w	r1, [lr], #4
 8007750:	f85c 1b04 	ldr.w	r1, [ip], #4
 8007754:	ea4f 4a11 	mov.w	sl, r1, lsr #16
 8007758:	f8be 1000 	ldrh.w	r1, [lr]
 800775c:	4567      	cmp	r7, ip
 800775e:	fb09 110a 	mla	r1, r9, sl, r1
 8007762:	eb01 4112 	add.w	r1, r1, r2, lsr #16
 8007766:	ea4f 4a11 	mov.w	sl, r1, lsr #16
 800776a:	d8e5      	bhi.n	8007738 <__multiply+0x108>
 800776c:	9a01      	ldr	r2, [sp, #4]
 800776e:	50a9      	str	r1, [r5, r2]
 8007770:	3504      	adds	r5, #4
 8007772:	e79a      	b.n	80076aa <__multiply+0x7a>
 8007774:	3e01      	subs	r6, #1
 8007776:	e79c      	b.n	80076b2 <__multiply+0x82>
 8007778:	08009bde 	.word	0x08009bde
 800777c:	08009bef 	.word	0x08009bef

08007780 <__pow5mult>:
 8007780:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 8007784:	4615      	mov	r5, r2
 8007786:	f012 0203 	ands.w	r2, r2, #3
 800778a:	4606      	mov	r6, r0
 800778c:	460f      	mov	r7, r1
 800778e:	d007      	beq.n	80077a0 <__pow5mult+0x20>
 8007790:	4c25      	ldr	r4, [pc, #148]	; (8007828 <__pow5mult+0xa8>)
 8007792:	3a01      	subs	r2, #1
 8007794:	2300      	movs	r3, #0
 8007796:	f854 2022 	ldr.w	r2, [r4, r2, lsl #2]
 800779a:	f7ff fe9f 	bl	80074dc <__multadd>
 800779e:	4607      	mov	r7, r0
 80077a0:	10ad      	asrs	r5, r5, #2
 80077a2:	d03d      	beq.n	8007820 <__pow5mult+0xa0>
 80077a4:	69f4      	ldr	r4, [r6, #28]
 80077a6:	b97c      	cbnz	r4, 80077c8 <__pow5mult+0x48>
 80077a8:	2010      	movs	r0, #16
 80077aa:	f7ff fd81 	bl	80072b0 <malloc>
 80077ae:	4602      	mov	r2, r0
 80077b0:	61f0      	str	r0, [r6, #28]
 80077b2:	b928      	cbnz	r0, 80077c0 <__pow5mult+0x40>
 80077b4:	f240 11b3 	movw	r1, #435	; 0x1b3
 80077b8:	4b1c      	ldr	r3, [pc, #112]	; (800782c <__pow5mult+0xac>)
 80077ba:	481d      	ldr	r0, [pc, #116]	; (8007830 <__pow5mult+0xb0>)
 80077bc:	f000 fbb6 	bl	8007f2c <__assert_func>
 80077c0:	e9c0 4401 	strd	r4, r4, [r0, #4]
 80077c4:	6004      	str	r4, [r0, #0]
 80077c6:	60c4      	str	r4, [r0, #12]
 80077c8:	f8d6 801c 	ldr.w	r8, [r6, #28]
 80077cc:	f8d8 4008 	ldr.w	r4, [r8, #8]
 80077d0:	b94c      	cbnz	r4, 80077e6 <__pow5mult+0x66>
 80077d2:	f240 2171 	movw	r1, #625	; 0x271
 80077d6:	4630      	mov	r0, r6
 80077d8:	f7ff ff14 	bl	8007604 <__i2b>
 80077dc:	2300      	movs	r3, #0
 80077de:	4604      	mov	r4, r0
 80077e0:	f8c8 0008 	str.w	r0, [r8, #8]
 80077e4:	6003      	str	r3, [r0, #0]
 80077e6:	f04f 0900 	mov.w	r9, #0
 80077ea:	07eb      	lsls	r3, r5, #31
 80077ec:	d50a      	bpl.n	8007804 <__pow5mult+0x84>
 80077ee:	4639      	mov	r1, r7
 80077f0:	4622      	mov	r2, r4
 80077f2:	4630      	mov	r0, r6
 80077f4:	f7ff ff1c 	bl	8007630 <__multiply>
 80077f8:	4680      	mov	r8, r0
 80077fa:	4639      	mov	r1, r7
 80077fc:	4630      	mov	r0, r6
 80077fe:	f7ff fe4b 	bl	8007498 <_Bfree>
 8007802:	4647      	mov	r7, r8
 8007804:	106d      	asrs	r5, r5, #1
 8007806:	d00b      	beq.n	8007820 <__pow5mult+0xa0>
 8007808:	6820      	ldr	r0, [r4, #0]
 800780a:	b938      	cbnz	r0, 800781c <__pow5mult+0x9c>
 800780c:	4622      	mov	r2, r4
 800780e:	4621      	mov	r1, r4
 8007810:	4630      	mov	r0, r6
 8007812:	f7ff ff0d 	bl	8007630 <__multiply>
 8007816:	6020      	str	r0, [r4, #0]
 8007818:	f8c0 9000 	str.w	r9, [r0]
 800781c:	4604      	mov	r4, r0
 800781e:	e7e4      	b.n	80077ea <__pow5mult+0x6a>
 8007820:	4638      	mov	r0, r7
 8007822:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 8007826:	bf00      	nop
 8007828:	08009d38 	.word	0x08009d38
 800782c:	08009b6f 	.word	0x08009b6f
 8007830:	08009bef 	.word	0x08009bef

08007834 <__lshift>:
 8007834:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8007838:	460c      	mov	r4, r1
 800783a:	4607      	mov	r7, r0
 800783c:	4691      	mov	r9, r2
 800783e:	6923      	ldr	r3, [r4, #16]
 8007840:	6849      	ldr	r1, [r1, #4]
 8007842:	eb03 1862 	add.w	r8, r3, r2, asr #5
 8007846:	68a3      	ldr	r3, [r4, #8]
 8007848:	ea4f 1a62 	mov.w	sl, r2, asr #5
 800784c:	f108 0601 	add.w	r6, r8, #1
 8007850:	42b3      	cmp	r3, r6
 8007852:	db0b      	blt.n	800786c <__lshift+0x38>
 8007854:	4638      	mov	r0, r7
 8007856:	f7ff fddf 	bl	8007418 <_Balloc>
 800785a:	4605      	mov	r5, r0
 800785c:	b948      	cbnz	r0, 8007872 <__lshift+0x3e>
 800785e:	4602      	mov	r2, r0
 8007860:	f44f 71ef 	mov.w	r1, #478	; 0x1de
 8007864:	4b27      	ldr	r3, [pc, #156]	; (8007904 <__lshift+0xd0>)
 8007866:	4828      	ldr	r0, [pc, #160]	; (8007908 <__lshift+0xd4>)
 8007868:	f000 fb60 	bl	8007f2c <__assert_func>
 800786c:	3101      	adds	r1, #1
 800786e:	005b      	lsls	r3, r3, #1
 8007870:	e7ee      	b.n	8007850 <__lshift+0x1c>
 8007872:	2300      	movs	r3, #0
 8007874:	f100 0114 	add.w	r1, r0, #20
 8007878:	f100 0210 	add.w	r2, r0, #16
 800787c:	4618      	mov	r0, r3
 800787e:	4553      	cmp	r3, sl
 8007880:	db33      	blt.n	80078ea <__lshift+0xb6>
 8007882:	6920      	ldr	r0, [r4, #16]
 8007884:	ea2a 7aea 	bic.w	sl, sl, sl, asr #31
 8007888:	f104 0314 	add.w	r3, r4, #20
 800788c:	f019 091f 	ands.w	r9, r9, #31
 8007890:	eb01 018a 	add.w	r1, r1, sl, lsl #2
 8007894:	eb03 0c80 	add.w	ip, r3, r0, lsl #2
 8007898:	d02b      	beq.n	80078f2 <__lshift+0xbe>
 800789a:	468a      	mov	sl, r1
 800789c:	2200      	movs	r2, #0
 800789e:	f1c9 0e20 	rsb	lr, r9, #32
 80078a2:	6818      	ldr	r0, [r3, #0]
 80078a4:	fa00 f009 	lsl.w	r0, r0, r9
 80078a8:	4310      	orrs	r0, r2
 80078aa:	f84a 0b04 	str.w	r0, [sl], #4
 80078ae:	f853 2b04 	ldr.w	r2, [r3], #4
 80078b2:	459c      	cmp	ip, r3
 80078b4:	fa22 f20e 	lsr.w	r2, r2, lr
 80078b8:	d8f3      	bhi.n	80078a2 <__lshift+0x6e>
 80078ba:	ebac 0304 	sub.w	r3, ip, r4
 80078be:	3b15      	subs	r3, #21
 80078c0:	f023 0303 	bic.w	r3, r3, #3
 80078c4:	3304      	adds	r3, #4
 80078c6:	f104 0015 	add.w	r0, r4, #21
 80078ca:	4584      	cmp	ip, r0
 80078cc:	bf38      	it	cc
 80078ce:	2304      	movcc	r3, #4
 80078d0:	50ca      	str	r2, [r1, r3]
 80078d2:	b10a      	cbz	r2, 80078d8 <__lshift+0xa4>
 80078d4:	f108 0602 	add.w	r6, r8, #2
 80078d8:	3e01      	subs	r6, #1
 80078da:	4638      	mov	r0, r7
 80078dc:	4621      	mov	r1, r4
 80078de:	612e      	str	r6, [r5, #16]
 80078e0:	f7ff fdda 	bl	8007498 <_Bfree>
 80078e4:	4628      	mov	r0, r5
 80078e6:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 80078ea:	f842 0f04 	str.w	r0, [r2, #4]!
 80078ee:	3301      	adds	r3, #1
 80078f0:	e7c5      	b.n	800787e <__lshift+0x4a>
 80078f2:	3904      	subs	r1, #4
 80078f4:	f853 2b04 	ldr.w	r2, [r3], #4
 80078f8:	459c      	cmp	ip, r3
 80078fa:	f841 2f04 	str.w	r2, [r1, #4]!
 80078fe:	d8f9      	bhi.n	80078f4 <__lshift+0xc0>
 8007900:	e7ea      	b.n	80078d8 <__lshift+0xa4>
 8007902:	bf00      	nop
 8007904:	08009bde 	.word	0x08009bde
 8007908:	08009bef 	.word	0x08009bef

0800790c <__mcmp>:
 800790c:	4603      	mov	r3, r0
 800790e:	690a      	ldr	r2, [r1, #16]
 8007910:	6900      	ldr	r0, [r0, #16]
 8007912:	b530      	push	{r4, r5, lr}
 8007914:	1a80      	subs	r0, r0, r2
 8007916:	d10d      	bne.n	8007934 <__mcmp+0x28>
 8007918:	3314      	adds	r3, #20
 800791a:	3114      	adds	r1, #20
 800791c:	eb03 0482 	add.w	r4, r3, r2, lsl #2
 8007920:	eb01 0182 	add.w	r1, r1, r2, lsl #2
 8007924:	f854 5d04 	ldr.w	r5, [r4, #-4]!
 8007928:	f851 2d04 	ldr.w	r2, [r1, #-4]!
 800792c:	4295      	cmp	r5, r2
 800792e:	d002      	beq.n	8007936 <__mcmp+0x2a>
 8007930:	d304      	bcc.n	800793c <__mcmp+0x30>
 8007932:	2001      	movs	r0, #1
 8007934:	bd30      	pop	{r4, r5, pc}
 8007936:	42a3      	cmp	r3, r4
 8007938:	d3f4      	bcc.n	8007924 <__mcmp+0x18>
 800793a:	e7fb      	b.n	8007934 <__mcmp+0x28>
 800793c:	f04f 30ff 	mov.w	r0, #4294967295
 8007940:	e7f8      	b.n	8007934 <__mcmp+0x28>
	...

08007944 <__mdiff>:
 8007944:	e92d 4ff8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8007948:	460d      	mov	r5, r1
 800794a:	4607      	mov	r7, r0
 800794c:	4611      	mov	r1, r2
 800794e:	4628      	mov	r0, r5
 8007950:	4614      	mov	r4, r2
 8007952:	f7ff ffdb 	bl	800790c <__mcmp>
 8007956:	1e06      	subs	r6, r0, #0
 8007958:	d111      	bne.n	800797e <__mdiff+0x3a>
 800795a:	4631      	mov	r1, r6
 800795c:	4638      	mov	r0, r7
 800795e:	f7ff fd5b 	bl	8007418 <_Balloc>
 8007962:	4602      	mov	r2, r0
 8007964:	b928      	cbnz	r0, 8007972 <__mdiff+0x2e>
 8007966:	f240 2137 	movw	r1, #567	; 0x237
 800796a:	4b3a      	ldr	r3, [pc, #232]	; (8007a54 <__mdiff+0x110>)
 800796c:	483a      	ldr	r0, [pc, #232]	; (8007a58 <__mdiff+0x114>)
 800796e:	f000 fadd 	bl	8007f2c <__assert_func>
 8007972:	2301      	movs	r3, #1
 8007974:	e9c0 3604 	strd	r3, r6, [r0, #16]
 8007978:	4610      	mov	r0, r2
 800797a:	e8bd 8ff8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800797e:	bfa4      	itt	ge
 8007980:	4623      	movge	r3, r4
 8007982:	462c      	movge	r4, r5
 8007984:	4638      	mov	r0, r7
 8007986:	6861      	ldr	r1, [r4, #4]
 8007988:	bfa6      	itte	ge
 800798a:	461d      	movge	r5, r3
 800798c:	2600      	movge	r6, #0
 800798e:	2601      	movlt	r6, #1
 8007990:	f7ff fd42 	bl	8007418 <_Balloc>
 8007994:	4602      	mov	r2, r0
 8007996:	b918      	cbnz	r0, 80079a0 <__mdiff+0x5c>
 8007998:	f240 2145 	movw	r1, #581	; 0x245
 800799c:	4b2d      	ldr	r3, [pc, #180]	; (8007a54 <__mdiff+0x110>)
 800799e:	e7e5      	b.n	800796c <__mdiff+0x28>
 80079a0:	f102 0814 	add.w	r8, r2, #20
 80079a4:	46c2      	mov	sl, r8
 80079a6:	f04f 0c00 	mov.w	ip, #0
 80079aa:	6927      	ldr	r7, [r4, #16]
 80079ac:	60c6      	str	r6, [r0, #12]
 80079ae:	692e      	ldr	r6, [r5, #16]
 80079b0:	f104 0014 	add.w	r0, r4, #20
 80079b4:	f105 0914 	add.w	r9, r5, #20
 80079b8:	eb00 0e87 	add.w	lr, r0, r7, lsl #2
 80079bc:	eb09 0686 	add.w	r6, r9, r6, lsl #2
 80079c0:	3410      	adds	r4, #16
 80079c2:	f854 bf04 	ldr.w	fp, [r4, #4]!
 80079c6:	f859 3b04 	ldr.w	r3, [r9], #4
 80079ca:	fa1f f18b 	uxth.w	r1, fp
 80079ce:	4461      	add	r1, ip
 80079d0:	fa1f fc83 	uxth.w	ip, r3
 80079d4:	0c1b      	lsrs	r3, r3, #16
 80079d6:	eba1 010c 	sub.w	r1, r1, ip
 80079da:	ebc3 431b 	rsb	r3, r3, fp, lsr #16
 80079de:	eb03 4321 	add.w	r3, r3, r1, asr #16
 80079e2:	b289      	uxth	r1, r1
 80079e4:	ea41 4103 	orr.w	r1, r1, r3, lsl #16
 80079e8:	454e      	cmp	r6, r9
 80079ea:	ea4f 4c23 	mov.w	ip, r3, asr #16
 80079ee:	f84a 1b04 	str.w	r1, [sl], #4
 80079f2:	d8e6      	bhi.n	80079c2 <__mdiff+0x7e>
 80079f4:	1b73      	subs	r3, r6, r5
 80079f6:	3b15      	subs	r3, #21
 80079f8:	f023 0303 	bic.w	r3, r3, #3
 80079fc:	3515      	adds	r5, #21
 80079fe:	3304      	adds	r3, #4
 8007a00:	42ae      	cmp	r6, r5
 8007a02:	bf38      	it	cc
 8007a04:	2304      	movcc	r3, #4
 8007a06:	4418      	add	r0, r3
 8007a08:	4443      	add	r3, r8
 8007a0a:	461e      	mov	r6, r3
 8007a0c:	4605      	mov	r5, r0
 8007a0e:	4575      	cmp	r5, lr
 8007a10:	d30e      	bcc.n	8007a30 <__mdiff+0xec>
 8007a12:	f10e 0103 	add.w	r1, lr, #3
 8007a16:	1a09      	subs	r1, r1, r0
 8007a18:	f021 0103 	bic.w	r1, r1, #3
 8007a1c:	3803      	subs	r0, #3
 8007a1e:	4586      	cmp	lr, r0
 8007a20:	bf38      	it	cc
 8007a22:	2100      	movcc	r1, #0
 8007a24:	440b      	add	r3, r1
 8007a26:	f853 1d04 	ldr.w	r1, [r3, #-4]!
 8007a2a:	b189      	cbz	r1, 8007a50 <__mdiff+0x10c>
 8007a2c:	6117      	str	r7, [r2, #16]
 8007a2e:	e7a3      	b.n	8007978 <__mdiff+0x34>
 8007a30:	f855 8b04 	ldr.w	r8, [r5], #4
 8007a34:	fa1f f188 	uxth.w	r1, r8
 8007a38:	4461      	add	r1, ip
 8007a3a:	140c      	asrs	r4, r1, #16
 8007a3c:	eb04 4418 	add.w	r4, r4, r8, lsr #16
 8007a40:	b289      	uxth	r1, r1
 8007a42:	ea41 4104 	orr.w	r1, r1, r4, lsl #16
 8007a46:	ea4f 4c24 	mov.w	ip, r4, asr #16
 8007a4a:	f846 1b04 	str.w	r1, [r6], #4
 8007a4e:	e7de      	b.n	8007a0e <__mdiff+0xca>
 8007a50:	3f01      	subs	r7, #1
 8007a52:	e7e8      	b.n	8007a26 <__mdiff+0xe2>
 8007a54:	08009bde 	.word	0x08009bde
 8007a58:	08009bef 	.word	0x08009bef

08007a5c <__d2b>:
 8007a5c:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 8007a5e:	2101      	movs	r1, #1
 8007a60:	4617      	mov	r7, r2
 8007a62:	461c      	mov	r4, r3
 8007a64:	9e08      	ldr	r6, [sp, #32]
 8007a66:	f7ff fcd7 	bl	8007418 <_Balloc>
 8007a6a:	4605      	mov	r5, r0
 8007a6c:	b930      	cbnz	r0, 8007a7c <__d2b+0x20>
 8007a6e:	4602      	mov	r2, r0
 8007a70:	f240 310f 	movw	r1, #783	; 0x30f
 8007a74:	4b22      	ldr	r3, [pc, #136]	; (8007b00 <__d2b+0xa4>)
 8007a76:	4823      	ldr	r0, [pc, #140]	; (8007b04 <__d2b+0xa8>)
 8007a78:	f000 fa58 	bl	8007f2c <__assert_func>
 8007a7c:	f3c4 0313 	ubfx	r3, r4, #0, #20
 8007a80:	f3c4 540a 	ubfx	r4, r4, #20, #11
 8007a84:	bb24      	cbnz	r4, 8007ad0 <__d2b+0x74>
 8007a86:	2f00      	cmp	r7, #0
 8007a88:	9301      	str	r3, [sp, #4]
 8007a8a:	d026      	beq.n	8007ada <__d2b+0x7e>
 8007a8c:	4668      	mov	r0, sp
 8007a8e:	9700      	str	r7, [sp, #0]
 8007a90:	f7ff fd8a 	bl	80075a8 <__lo0bits>
 8007a94:	e9dd 1200 	ldrd	r1, r2, [sp]
 8007a98:	b1e8      	cbz	r0, 8007ad6 <__d2b+0x7a>
 8007a9a:	f1c0 0320 	rsb	r3, r0, #32
 8007a9e:	fa02 f303 	lsl.w	r3, r2, r3
 8007aa2:	430b      	orrs	r3, r1
 8007aa4:	40c2      	lsrs	r2, r0
 8007aa6:	616b      	str	r3, [r5, #20]
 8007aa8:	9201      	str	r2, [sp, #4]
 8007aaa:	9b01      	ldr	r3, [sp, #4]
 8007aac:	2b00      	cmp	r3, #0
 8007aae:	bf14      	ite	ne
 8007ab0:	2102      	movne	r1, #2
 8007ab2:	2101      	moveq	r1, #1
 8007ab4:	61ab      	str	r3, [r5, #24]
 8007ab6:	6129      	str	r1, [r5, #16]
 8007ab8:	b1bc      	cbz	r4, 8007aea <__d2b+0x8e>
 8007aba:	f2a4 4433 	subw	r4, r4, #1075	; 0x433
 8007abe:	4404      	add	r4, r0
 8007ac0:	6034      	str	r4, [r6, #0]
 8007ac2:	f1c0 0035 	rsb	r0, r0, #53	; 0x35
 8007ac6:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8007ac8:	6018      	str	r0, [r3, #0]
 8007aca:	4628      	mov	r0, r5
 8007acc:	b003      	add	sp, #12
 8007ace:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8007ad0:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
 8007ad4:	e7d7      	b.n	8007a86 <__d2b+0x2a>
 8007ad6:	6169      	str	r1, [r5, #20]
 8007ad8:	e7e7      	b.n	8007aaa <__d2b+0x4e>
 8007ada:	a801      	add	r0, sp, #4
 8007adc:	f7ff fd64 	bl	80075a8 <__lo0bits>
 8007ae0:	9b01      	ldr	r3, [sp, #4]
 8007ae2:	2101      	movs	r1, #1
 8007ae4:	616b      	str	r3, [r5, #20]
 8007ae6:	3020      	adds	r0, #32
 8007ae8:	e7e5      	b.n	8007ab6 <__d2b+0x5a>
 8007aea:	f2a0 4032 	subw	r0, r0, #1074	; 0x432
 8007aee:	eb05 0381 	add.w	r3, r5, r1, lsl #2
 8007af2:	6030      	str	r0, [r6, #0]
 8007af4:	6918      	ldr	r0, [r3, #16]
 8007af6:	f7ff fd37 	bl	8007568 <__hi0bits>
 8007afa:	ebc0 1041 	rsb	r0, r0, r1, lsl #5
 8007afe:	e7e2      	b.n	8007ac6 <__d2b+0x6a>
 8007b00:	08009bde 	.word	0x08009bde
 8007b04:	08009bef 	.word	0x08009bef

08007b08 <__ssputs_r>:
 8007b08:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8007b0c:	461f      	mov	r7, r3
 8007b0e:	688e      	ldr	r6, [r1, #8]
 8007b10:	4682      	mov	sl, r0
 8007b12:	42be      	cmp	r6, r7
 8007b14:	460c      	mov	r4, r1
 8007b16:	4690      	mov	r8, r2
 8007b18:	680b      	ldr	r3, [r1, #0]
 8007b1a:	d82c      	bhi.n	8007b76 <__ssputs_r+0x6e>
 8007b1c:	898a      	ldrh	r2, [r1, #12]
 8007b1e:	f412 6f90 	tst.w	r2, #1152	; 0x480
 8007b22:	d026      	beq.n	8007b72 <__ssputs_r+0x6a>
 8007b24:	6965      	ldr	r5, [r4, #20]
 8007b26:	6909      	ldr	r1, [r1, #16]
 8007b28:	eb05 0545 	add.w	r5, r5, r5, lsl #1
 8007b2c:	eba3 0901 	sub.w	r9, r3, r1
 8007b30:	eb05 75d5 	add.w	r5, r5, r5, lsr #31
 8007b34:	1c7b      	adds	r3, r7, #1
 8007b36:	444b      	add	r3, r9
 8007b38:	106d      	asrs	r5, r5, #1
 8007b3a:	429d      	cmp	r5, r3
 8007b3c:	bf38      	it	cc
 8007b3e:	461d      	movcc	r5, r3
 8007b40:	0553      	lsls	r3, r2, #21
 8007b42:	d527      	bpl.n	8007b94 <__ssputs_r+0x8c>
 8007b44:	4629      	mov	r1, r5
 8007b46:	f7ff fbdb 	bl	8007300 <_malloc_r>
 8007b4a:	4606      	mov	r6, r0
 8007b4c:	b360      	cbz	r0, 8007ba8 <__ssputs_r+0xa0>
 8007b4e:	464a      	mov	r2, r9
 8007b50:	6921      	ldr	r1, [r4, #16]
 8007b52:	f7fe fce8 	bl	8006526 <memcpy>
 8007b56:	89a3      	ldrh	r3, [r4, #12]
 8007b58:	f423 6390 	bic.w	r3, r3, #1152	; 0x480
 8007b5c:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 8007b60:	81a3      	strh	r3, [r4, #12]
 8007b62:	6126      	str	r6, [r4, #16]
 8007b64:	444e      	add	r6, r9
 8007b66:	6026      	str	r6, [r4, #0]
 8007b68:	463e      	mov	r6, r7
 8007b6a:	6165      	str	r5, [r4, #20]
 8007b6c:	eba5 0509 	sub.w	r5, r5, r9
 8007b70:	60a5      	str	r5, [r4, #8]
 8007b72:	42be      	cmp	r6, r7
 8007b74:	d900      	bls.n	8007b78 <__ssputs_r+0x70>
 8007b76:	463e      	mov	r6, r7
 8007b78:	4632      	mov	r2, r6
 8007b7a:	4641      	mov	r1, r8
 8007b7c:	6820      	ldr	r0, [r4, #0]
 8007b7e:	f7fe fc2a 	bl	80063d6 <memmove>
 8007b82:	2000      	movs	r0, #0
 8007b84:	68a3      	ldr	r3, [r4, #8]
 8007b86:	1b9b      	subs	r3, r3, r6
 8007b88:	60a3      	str	r3, [r4, #8]
 8007b8a:	6823      	ldr	r3, [r4, #0]
 8007b8c:	4433      	add	r3, r6
 8007b8e:	6023      	str	r3, [r4, #0]
 8007b90:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8007b94:	462a      	mov	r2, r5
 8007b96:	f000 fa0d 	bl	8007fb4 <_realloc_r>
 8007b9a:	4606      	mov	r6, r0
 8007b9c:	2800      	cmp	r0, #0
 8007b9e:	d1e0      	bne.n	8007b62 <__ssputs_r+0x5a>
 8007ba0:	4650      	mov	r0, sl
 8007ba2:	6921      	ldr	r1, [r4, #16]
 8007ba4:	f7ff fb3c 	bl	8007220 <_free_r>
 8007ba8:	230c      	movs	r3, #12
 8007baa:	f8ca 3000 	str.w	r3, [sl]
 8007bae:	89a3      	ldrh	r3, [r4, #12]
 8007bb0:	f04f 30ff 	mov.w	r0, #4294967295
 8007bb4:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 8007bb8:	81a3      	strh	r3, [r4, #12]
 8007bba:	e7e9      	b.n	8007b90 <__ssputs_r+0x88>

08007bbc <_svfiprintf_r>:
 8007bbc:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8007bc0:	4698      	mov	r8, r3
 8007bc2:	898b      	ldrh	r3, [r1, #12]
 8007bc4:	4607      	mov	r7, r0
 8007bc6:	061b      	lsls	r3, r3, #24
 8007bc8:	460d      	mov	r5, r1
 8007bca:	4614      	mov	r4, r2
 8007bcc:	b09d      	sub	sp, #116	; 0x74
 8007bce:	d50e      	bpl.n	8007bee <_svfiprintf_r+0x32>
 8007bd0:	690b      	ldr	r3, [r1, #16]
 8007bd2:	b963      	cbnz	r3, 8007bee <_svfiprintf_r+0x32>
 8007bd4:	2140      	movs	r1, #64	; 0x40
 8007bd6:	f7ff fb93 	bl	8007300 <_malloc_r>
 8007bda:	6028      	str	r0, [r5, #0]
 8007bdc:	6128      	str	r0, [r5, #16]
 8007bde:	b920      	cbnz	r0, 8007bea <_svfiprintf_r+0x2e>
 8007be0:	230c      	movs	r3, #12
 8007be2:	603b      	str	r3, [r7, #0]
 8007be4:	f04f 30ff 	mov.w	r0, #4294967295
 8007be8:	e0d0      	b.n	8007d8c <_svfiprintf_r+0x1d0>
 8007bea:	2340      	movs	r3, #64	; 0x40
 8007bec:	616b      	str	r3, [r5, #20]
 8007bee:	2300      	movs	r3, #0
 8007bf0:	9309      	str	r3, [sp, #36]	; 0x24
 8007bf2:	2320      	movs	r3, #32
 8007bf4:	f88d 3029 	strb.w	r3, [sp, #41]	; 0x29
 8007bf8:	2330      	movs	r3, #48	; 0x30
 8007bfa:	f04f 0901 	mov.w	r9, #1
 8007bfe:	f8cd 800c 	str.w	r8, [sp, #12]
 8007c02:	f8df 81a0 	ldr.w	r8, [pc, #416]	; 8007da4 <_svfiprintf_r+0x1e8>
 8007c06:	f88d 302a 	strb.w	r3, [sp, #42]	; 0x2a
 8007c0a:	4623      	mov	r3, r4
 8007c0c:	469a      	mov	sl, r3
 8007c0e:	f813 2b01 	ldrb.w	r2, [r3], #1
 8007c12:	b10a      	cbz	r2, 8007c18 <_svfiprintf_r+0x5c>
 8007c14:	2a25      	cmp	r2, #37	; 0x25
 8007c16:	d1f9      	bne.n	8007c0c <_svfiprintf_r+0x50>
 8007c18:	ebba 0b04 	subs.w	fp, sl, r4
 8007c1c:	d00b      	beq.n	8007c36 <_svfiprintf_r+0x7a>
 8007c1e:	465b      	mov	r3, fp
 8007c20:	4622      	mov	r2, r4
 8007c22:	4629      	mov	r1, r5
 8007c24:	4638      	mov	r0, r7
 8007c26:	f7ff ff6f 	bl	8007b08 <__ssputs_r>
 8007c2a:	3001      	adds	r0, #1
 8007c2c:	f000 80a9 	beq.w	8007d82 <_svfiprintf_r+0x1c6>
 8007c30:	9a09      	ldr	r2, [sp, #36]	; 0x24
 8007c32:	445a      	add	r2, fp
 8007c34:	9209      	str	r2, [sp, #36]	; 0x24
 8007c36:	f89a 3000 	ldrb.w	r3, [sl]
 8007c3a:	2b00      	cmp	r3, #0
 8007c3c:	f000 80a1 	beq.w	8007d82 <_svfiprintf_r+0x1c6>
 8007c40:	2300      	movs	r3, #0
 8007c42:	f04f 32ff 	mov.w	r2, #4294967295
 8007c46:	e9cd 2305 	strd	r2, r3, [sp, #20]
 8007c4a:	f10a 0a01 	add.w	sl, sl, #1
 8007c4e:	9304      	str	r3, [sp, #16]
 8007c50:	9307      	str	r3, [sp, #28]
 8007c52:	f88d 3053 	strb.w	r3, [sp, #83]	; 0x53
 8007c56:	931a      	str	r3, [sp, #104]	; 0x68
 8007c58:	4654      	mov	r4, sl
 8007c5a:	2205      	movs	r2, #5
 8007c5c:	f814 1b01 	ldrb.w	r1, [r4], #1
 8007c60:	4850      	ldr	r0, [pc, #320]	; (8007da4 <_svfiprintf_r+0x1e8>)
 8007c62:	f7fe fc52 	bl	800650a <memchr>
 8007c66:	9a04      	ldr	r2, [sp, #16]
 8007c68:	b9d8      	cbnz	r0, 8007ca2 <_svfiprintf_r+0xe6>
 8007c6a:	06d0      	lsls	r0, r2, #27
 8007c6c:	bf44      	itt	mi
 8007c6e:	2320      	movmi	r3, #32
 8007c70:	f88d 3053 	strbmi.w	r3, [sp, #83]	; 0x53
 8007c74:	0711      	lsls	r1, r2, #28
 8007c76:	bf44      	itt	mi
 8007c78:	232b      	movmi	r3, #43	; 0x2b
 8007c7a:	f88d 3053 	strbmi.w	r3, [sp, #83]	; 0x53
 8007c7e:	f89a 3000 	ldrb.w	r3, [sl]
 8007c82:	2b2a      	cmp	r3, #42	; 0x2a
 8007c84:	d015      	beq.n	8007cb2 <_svfiprintf_r+0xf6>
 8007c86:	4654      	mov	r4, sl
 8007c88:	2000      	movs	r0, #0
 8007c8a:	f04f 0c0a 	mov.w	ip, #10
 8007c8e:	9a07      	ldr	r2, [sp, #28]
 8007c90:	4621      	mov	r1, r4
 8007c92:	f811 3b01 	ldrb.w	r3, [r1], #1
 8007c96:	3b30      	subs	r3, #48	; 0x30
 8007c98:	2b09      	cmp	r3, #9
 8007c9a:	d94d      	bls.n	8007d38 <_svfiprintf_r+0x17c>
 8007c9c:	b1b0      	cbz	r0, 8007ccc <_svfiprintf_r+0x110>
 8007c9e:	9207      	str	r2, [sp, #28]
 8007ca0:	e014      	b.n	8007ccc <_svfiprintf_r+0x110>
 8007ca2:	eba0 0308 	sub.w	r3, r0, r8
 8007ca6:	fa09 f303 	lsl.w	r3, r9, r3
 8007caa:	4313      	orrs	r3, r2
 8007cac:	46a2      	mov	sl, r4
 8007cae:	9304      	str	r3, [sp, #16]
 8007cb0:	e7d2      	b.n	8007c58 <_svfiprintf_r+0x9c>
 8007cb2:	9b03      	ldr	r3, [sp, #12]
 8007cb4:	1d19      	adds	r1, r3, #4
 8007cb6:	681b      	ldr	r3, [r3, #0]
 8007cb8:	9103      	str	r1, [sp, #12]
 8007cba:	2b00      	cmp	r3, #0
 8007cbc:	bfbb      	ittet	lt
 8007cbe:	425b      	neglt	r3, r3
 8007cc0:	f042 0202 	orrlt.w	r2, r2, #2
 8007cc4:	9307      	strge	r3, [sp, #28]
 8007cc6:	9307      	strlt	r3, [sp, #28]
 8007cc8:	bfb8      	it	lt
 8007cca:	9204      	strlt	r2, [sp, #16]
 8007ccc:	7823      	ldrb	r3, [r4, #0]
 8007cce:	2b2e      	cmp	r3, #46	; 0x2e
 8007cd0:	d10c      	bne.n	8007cec <_svfiprintf_r+0x130>
 8007cd2:	7863      	ldrb	r3, [r4, #1]
 8007cd4:	2b2a      	cmp	r3, #42	; 0x2a
 8007cd6:	d134      	bne.n	8007d42 <_svfiprintf_r+0x186>
 8007cd8:	9b03      	ldr	r3, [sp, #12]
 8007cda:	3402      	adds	r4, #2
 8007cdc:	1d1a      	adds	r2, r3, #4
 8007cde:	681b      	ldr	r3, [r3, #0]
 8007ce0:	9203      	str	r2, [sp, #12]
 8007ce2:	2b00      	cmp	r3, #0
 8007ce4:	bfb8      	it	lt
 8007ce6:	f04f 33ff 	movlt.w	r3, #4294967295
 8007cea:	9305      	str	r3, [sp, #20]
 8007cec:	f8df a0b8 	ldr.w	sl, [pc, #184]	; 8007da8 <_svfiprintf_r+0x1ec>
 8007cf0:	2203      	movs	r2, #3
 8007cf2:	4650      	mov	r0, sl
 8007cf4:	7821      	ldrb	r1, [r4, #0]
 8007cf6:	f7fe fc08 	bl	800650a <memchr>
 8007cfa:	b138      	cbz	r0, 8007d0c <_svfiprintf_r+0x150>
 8007cfc:	2240      	movs	r2, #64	; 0x40
 8007cfe:	9b04      	ldr	r3, [sp, #16]
 8007d00:	eba0 000a 	sub.w	r0, r0, sl
 8007d04:	4082      	lsls	r2, r0
 8007d06:	4313      	orrs	r3, r2
 8007d08:	3401      	adds	r4, #1
 8007d0a:	9304      	str	r3, [sp, #16]
 8007d0c:	f814 1b01 	ldrb.w	r1, [r4], #1
 8007d10:	2206      	movs	r2, #6
 8007d12:	4826      	ldr	r0, [pc, #152]	; (8007dac <_svfiprintf_r+0x1f0>)
 8007d14:	f88d 1028 	strb.w	r1, [sp, #40]	; 0x28
 8007d18:	f7fe fbf7 	bl	800650a <memchr>
 8007d1c:	2800      	cmp	r0, #0
 8007d1e:	d038      	beq.n	8007d92 <_svfiprintf_r+0x1d6>
 8007d20:	4b23      	ldr	r3, [pc, #140]	; (8007db0 <_svfiprintf_r+0x1f4>)
 8007d22:	bb1b      	cbnz	r3, 8007d6c <_svfiprintf_r+0x1b0>
 8007d24:	9b03      	ldr	r3, [sp, #12]
 8007d26:	3307      	adds	r3, #7
 8007d28:	f023 0307 	bic.w	r3, r3, #7
 8007d2c:	3308      	adds	r3, #8
 8007d2e:	9303      	str	r3, [sp, #12]
 8007d30:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8007d32:	4433      	add	r3, r6
 8007d34:	9309      	str	r3, [sp, #36]	; 0x24
 8007d36:	e768      	b.n	8007c0a <_svfiprintf_r+0x4e>
 8007d38:	460c      	mov	r4, r1
 8007d3a:	2001      	movs	r0, #1
 8007d3c:	fb0c 3202 	mla	r2, ip, r2, r3
 8007d40:	e7a6      	b.n	8007c90 <_svfiprintf_r+0xd4>
 8007d42:	2300      	movs	r3, #0
 8007d44:	f04f 0c0a 	mov.w	ip, #10
 8007d48:	4619      	mov	r1, r3
 8007d4a:	3401      	adds	r4, #1
 8007d4c:	9305      	str	r3, [sp, #20]
 8007d4e:	4620      	mov	r0, r4
 8007d50:	f810 2b01 	ldrb.w	r2, [r0], #1
 8007d54:	3a30      	subs	r2, #48	; 0x30
 8007d56:	2a09      	cmp	r2, #9
 8007d58:	d903      	bls.n	8007d62 <_svfiprintf_r+0x1a6>
 8007d5a:	2b00      	cmp	r3, #0
 8007d5c:	d0c6      	beq.n	8007cec <_svfiprintf_r+0x130>
 8007d5e:	9105      	str	r1, [sp, #20]
 8007d60:	e7c4      	b.n	8007cec <_svfiprintf_r+0x130>
 8007d62:	4604      	mov	r4, r0
 8007d64:	2301      	movs	r3, #1
 8007d66:	fb0c 2101 	mla	r1, ip, r1, r2
 8007d6a:	e7f0      	b.n	8007d4e <_svfiprintf_r+0x192>
 8007d6c:	ab03      	add	r3, sp, #12
 8007d6e:	9300      	str	r3, [sp, #0]
 8007d70:	462a      	mov	r2, r5
 8007d72:	4638      	mov	r0, r7
 8007d74:	4b0f      	ldr	r3, [pc, #60]	; (8007db4 <_svfiprintf_r+0x1f8>)
 8007d76:	a904      	add	r1, sp, #16
 8007d78:	f7fd fe46 	bl	8005a08 <_printf_float>
 8007d7c:	1c42      	adds	r2, r0, #1
 8007d7e:	4606      	mov	r6, r0
 8007d80:	d1d6      	bne.n	8007d30 <_svfiprintf_r+0x174>
 8007d82:	89ab      	ldrh	r3, [r5, #12]
 8007d84:	065b      	lsls	r3, r3, #25
 8007d86:	f53f af2d 	bmi.w	8007be4 <_svfiprintf_r+0x28>
 8007d8a:	9809      	ldr	r0, [sp, #36]	; 0x24
 8007d8c:	b01d      	add	sp, #116	; 0x74
 8007d8e:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8007d92:	ab03      	add	r3, sp, #12
 8007d94:	9300      	str	r3, [sp, #0]
 8007d96:	462a      	mov	r2, r5
 8007d98:	4638      	mov	r0, r7
 8007d9a:	4b06      	ldr	r3, [pc, #24]	; (8007db4 <_svfiprintf_r+0x1f8>)
 8007d9c:	a904      	add	r1, sp, #16
 8007d9e:	f7fe f8d3 	bl	8005f48 <_printf_i>
 8007da2:	e7eb      	b.n	8007d7c <_svfiprintf_r+0x1c0>
 8007da4:	08009d44 	.word	0x08009d44
 8007da8:	08009d4a 	.word	0x08009d4a
 8007dac:	08009d4e 	.word	0x08009d4e
 8007db0:	08005a09 	.word	0x08005a09
 8007db4:	08007b09 	.word	0x08007b09

08007db8 <__sflush_r>:
 8007db8:	898a      	ldrh	r2, [r1, #12]
 8007dba:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8007dbc:	4605      	mov	r5, r0
 8007dbe:	0710      	lsls	r0, r2, #28
 8007dc0:	460c      	mov	r4, r1
 8007dc2:	d457      	bmi.n	8007e74 <__sflush_r+0xbc>
 8007dc4:	684b      	ldr	r3, [r1, #4]
 8007dc6:	2b00      	cmp	r3, #0
 8007dc8:	dc04      	bgt.n	8007dd4 <__sflush_r+0x1c>
 8007dca:	6c0b      	ldr	r3, [r1, #64]	; 0x40
 8007dcc:	2b00      	cmp	r3, #0
 8007dce:	dc01      	bgt.n	8007dd4 <__sflush_r+0x1c>
 8007dd0:	2000      	movs	r0, #0
 8007dd2:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 8007dd4:	6ae6      	ldr	r6, [r4, #44]	; 0x2c
 8007dd6:	2e00      	cmp	r6, #0
 8007dd8:	d0fa      	beq.n	8007dd0 <__sflush_r+0x18>
 8007dda:	2300      	movs	r3, #0
 8007ddc:	f412 5280 	ands.w	r2, r2, #4096	; 0x1000
 8007de0:	682f      	ldr	r7, [r5, #0]
 8007de2:	6a21      	ldr	r1, [r4, #32]
 8007de4:	602b      	str	r3, [r5, #0]
 8007de6:	d032      	beq.n	8007e4e <__sflush_r+0x96>
 8007de8:	6d60      	ldr	r0, [r4, #84]	; 0x54
 8007dea:	89a3      	ldrh	r3, [r4, #12]
 8007dec:	075a      	lsls	r2, r3, #29
 8007dee:	d505      	bpl.n	8007dfc <__sflush_r+0x44>
 8007df0:	6863      	ldr	r3, [r4, #4]
 8007df2:	1ac0      	subs	r0, r0, r3
 8007df4:	6b63      	ldr	r3, [r4, #52]	; 0x34
 8007df6:	b10b      	cbz	r3, 8007dfc <__sflush_r+0x44>
 8007df8:	6c23      	ldr	r3, [r4, #64]	; 0x40
 8007dfa:	1ac0      	subs	r0, r0, r3
 8007dfc:	2300      	movs	r3, #0
 8007dfe:	4602      	mov	r2, r0
 8007e00:	6ae6      	ldr	r6, [r4, #44]	; 0x2c
 8007e02:	4628      	mov	r0, r5
 8007e04:	6a21      	ldr	r1, [r4, #32]
 8007e06:	47b0      	blx	r6
 8007e08:	1c43      	adds	r3, r0, #1
 8007e0a:	89a3      	ldrh	r3, [r4, #12]
 8007e0c:	d106      	bne.n	8007e1c <__sflush_r+0x64>
 8007e0e:	6829      	ldr	r1, [r5, #0]
 8007e10:	291d      	cmp	r1, #29
 8007e12:	d82b      	bhi.n	8007e6c <__sflush_r+0xb4>
 8007e14:	4a28      	ldr	r2, [pc, #160]	; (8007eb8 <__sflush_r+0x100>)
 8007e16:	410a      	asrs	r2, r1
 8007e18:	07d6      	lsls	r6, r2, #31
 8007e1a:	d427      	bmi.n	8007e6c <__sflush_r+0xb4>
 8007e1c:	2200      	movs	r2, #0
 8007e1e:	6062      	str	r2, [r4, #4]
 8007e20:	6922      	ldr	r2, [r4, #16]
 8007e22:	04d9      	lsls	r1, r3, #19
 8007e24:	6022      	str	r2, [r4, #0]
 8007e26:	d504      	bpl.n	8007e32 <__sflush_r+0x7a>
 8007e28:	1c42      	adds	r2, r0, #1
 8007e2a:	d101      	bne.n	8007e30 <__sflush_r+0x78>
 8007e2c:	682b      	ldr	r3, [r5, #0]
 8007e2e:	b903      	cbnz	r3, 8007e32 <__sflush_r+0x7a>
 8007e30:	6560      	str	r0, [r4, #84]	; 0x54
 8007e32:	6b61      	ldr	r1, [r4, #52]	; 0x34
 8007e34:	602f      	str	r7, [r5, #0]
 8007e36:	2900      	cmp	r1, #0
 8007e38:	d0ca      	beq.n	8007dd0 <__sflush_r+0x18>
 8007e3a:	f104 0344 	add.w	r3, r4, #68	; 0x44
 8007e3e:	4299      	cmp	r1, r3
 8007e40:	d002      	beq.n	8007e48 <__sflush_r+0x90>
 8007e42:	4628      	mov	r0, r5
 8007e44:	f7ff f9ec 	bl	8007220 <_free_r>
 8007e48:	2000      	movs	r0, #0
 8007e4a:	6360      	str	r0, [r4, #52]	; 0x34
 8007e4c:	e7c1      	b.n	8007dd2 <__sflush_r+0x1a>
 8007e4e:	2301      	movs	r3, #1
 8007e50:	4628      	mov	r0, r5
 8007e52:	47b0      	blx	r6
 8007e54:	1c41      	adds	r1, r0, #1
 8007e56:	d1c8      	bne.n	8007dea <__sflush_r+0x32>
 8007e58:	682b      	ldr	r3, [r5, #0]
 8007e5a:	2b00      	cmp	r3, #0
 8007e5c:	d0c5      	beq.n	8007dea <__sflush_r+0x32>
 8007e5e:	2b1d      	cmp	r3, #29
 8007e60:	d001      	beq.n	8007e66 <__sflush_r+0xae>
 8007e62:	2b16      	cmp	r3, #22
 8007e64:	d101      	bne.n	8007e6a <__sflush_r+0xb2>
 8007e66:	602f      	str	r7, [r5, #0]
 8007e68:	e7b2      	b.n	8007dd0 <__sflush_r+0x18>
 8007e6a:	89a3      	ldrh	r3, [r4, #12]
 8007e6c:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 8007e70:	81a3      	strh	r3, [r4, #12]
 8007e72:	e7ae      	b.n	8007dd2 <__sflush_r+0x1a>
 8007e74:	690f      	ldr	r7, [r1, #16]
 8007e76:	2f00      	cmp	r7, #0
 8007e78:	d0aa      	beq.n	8007dd0 <__sflush_r+0x18>
 8007e7a:	0793      	lsls	r3, r2, #30
 8007e7c:	bf18      	it	ne
 8007e7e:	2300      	movne	r3, #0
 8007e80:	680e      	ldr	r6, [r1, #0]
 8007e82:	bf08      	it	eq
 8007e84:	694b      	ldreq	r3, [r1, #20]
 8007e86:	1bf6      	subs	r6, r6, r7
 8007e88:	600f      	str	r7, [r1, #0]
 8007e8a:	608b      	str	r3, [r1, #8]
 8007e8c:	2e00      	cmp	r6, #0
 8007e8e:	dd9f      	ble.n	8007dd0 <__sflush_r+0x18>
 8007e90:	4633      	mov	r3, r6
 8007e92:	463a      	mov	r2, r7
 8007e94:	4628      	mov	r0, r5
 8007e96:	6a21      	ldr	r1, [r4, #32]
 8007e98:	f8d4 c028 	ldr.w	ip, [r4, #40]	; 0x28
 8007e9c:	47e0      	blx	ip
 8007e9e:	2800      	cmp	r0, #0
 8007ea0:	dc06      	bgt.n	8007eb0 <__sflush_r+0xf8>
 8007ea2:	89a3      	ldrh	r3, [r4, #12]
 8007ea4:	f04f 30ff 	mov.w	r0, #4294967295
 8007ea8:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 8007eac:	81a3      	strh	r3, [r4, #12]
 8007eae:	e790      	b.n	8007dd2 <__sflush_r+0x1a>
 8007eb0:	4407      	add	r7, r0
 8007eb2:	1a36      	subs	r6, r6, r0
 8007eb4:	e7ea      	b.n	8007e8c <__sflush_r+0xd4>
 8007eb6:	bf00      	nop
 8007eb8:	dfbffffe 	.word	0xdfbffffe

08007ebc <_fflush_r>:
 8007ebc:	b538      	push	{r3, r4, r5, lr}
 8007ebe:	690b      	ldr	r3, [r1, #16]
 8007ec0:	4605      	mov	r5, r0
 8007ec2:	460c      	mov	r4, r1
 8007ec4:	b913      	cbnz	r3, 8007ecc <_fflush_r+0x10>
 8007ec6:	2500      	movs	r5, #0
 8007ec8:	4628      	mov	r0, r5
 8007eca:	bd38      	pop	{r3, r4, r5, pc}
 8007ecc:	b118      	cbz	r0, 8007ed6 <_fflush_r+0x1a>
 8007ece:	6a03      	ldr	r3, [r0, #32]
 8007ed0:	b90b      	cbnz	r3, 8007ed6 <_fflush_r+0x1a>
 8007ed2:	f7fe f9e7 	bl	80062a4 <__sinit>
 8007ed6:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 8007eda:	2b00      	cmp	r3, #0
 8007edc:	d0f3      	beq.n	8007ec6 <_fflush_r+0xa>
 8007ede:	6e62      	ldr	r2, [r4, #100]	; 0x64
 8007ee0:	07d0      	lsls	r0, r2, #31
 8007ee2:	d404      	bmi.n	8007eee <_fflush_r+0x32>
 8007ee4:	0599      	lsls	r1, r3, #22
 8007ee6:	d402      	bmi.n	8007eee <_fflush_r+0x32>
 8007ee8:	6da0      	ldr	r0, [r4, #88]	; 0x58
 8007eea:	f7fe fb0c 	bl	8006506 <__retarget_lock_acquire_recursive>
 8007eee:	4628      	mov	r0, r5
 8007ef0:	4621      	mov	r1, r4
 8007ef2:	f7ff ff61 	bl	8007db8 <__sflush_r>
 8007ef6:	6e63      	ldr	r3, [r4, #100]	; 0x64
 8007ef8:	4605      	mov	r5, r0
 8007efa:	07da      	lsls	r2, r3, #31
 8007efc:	d4e4      	bmi.n	8007ec8 <_fflush_r+0xc>
 8007efe:	89a3      	ldrh	r3, [r4, #12]
 8007f00:	059b      	lsls	r3, r3, #22
 8007f02:	d4e1      	bmi.n	8007ec8 <_fflush_r+0xc>
 8007f04:	6da0      	ldr	r0, [r4, #88]	; 0x58
 8007f06:	f7fe faff 	bl	8006508 <__retarget_lock_release_recursive>
 8007f0a:	e7dd      	b.n	8007ec8 <_fflush_r+0xc>

08007f0c <_sbrk_r>:
 8007f0c:	b538      	push	{r3, r4, r5, lr}
 8007f0e:	2300      	movs	r3, #0
 8007f10:	4d05      	ldr	r5, [pc, #20]	; (8007f28 <_sbrk_r+0x1c>)
 8007f12:	4604      	mov	r4, r0
 8007f14:	4608      	mov	r0, r1
 8007f16:	602b      	str	r3, [r5, #0]
 8007f18:	f7fa fb00 	bl	800251c <_sbrk>
 8007f1c:	1c43      	adds	r3, r0, #1
 8007f1e:	d102      	bne.n	8007f26 <_sbrk_r+0x1a>
 8007f20:	682b      	ldr	r3, [r5, #0]
 8007f22:	b103      	cbz	r3, 8007f26 <_sbrk_r+0x1a>
 8007f24:	6023      	str	r3, [r4, #0]
 8007f26:	bd38      	pop	{r3, r4, r5, pc}
 8007f28:	20000c4c 	.word	0x20000c4c

08007f2c <__assert_func>:
 8007f2c:	b51f      	push	{r0, r1, r2, r3, r4, lr}
 8007f2e:	4614      	mov	r4, r2
 8007f30:	461a      	mov	r2, r3
 8007f32:	4b09      	ldr	r3, [pc, #36]	; (8007f58 <__assert_func+0x2c>)
 8007f34:	4605      	mov	r5, r0
 8007f36:	681b      	ldr	r3, [r3, #0]
 8007f38:	68d8      	ldr	r0, [r3, #12]
 8007f3a:	b14c      	cbz	r4, 8007f50 <__assert_func+0x24>
 8007f3c:	4b07      	ldr	r3, [pc, #28]	; (8007f5c <__assert_func+0x30>)
 8007f3e:	e9cd 3401 	strd	r3, r4, [sp, #4]
 8007f42:	9100      	str	r1, [sp, #0]
 8007f44:	462b      	mov	r3, r5
 8007f46:	4906      	ldr	r1, [pc, #24]	; (8007f60 <__assert_func+0x34>)
 8007f48:	f000 f870 	bl	800802c <fiprintf>
 8007f4c:	f000 f880 	bl	8008050 <abort>
 8007f50:	4b04      	ldr	r3, [pc, #16]	; (8007f64 <__assert_func+0x38>)
 8007f52:	461c      	mov	r4, r3
 8007f54:	e7f3      	b.n	8007f3e <__assert_func+0x12>
 8007f56:	bf00      	nop
 8007f58:	20000074 	.word	0x20000074
 8007f5c:	08009d5f 	.word	0x08009d5f
 8007f60:	08009d6c 	.word	0x08009d6c
 8007f64:	08009d9a 	.word	0x08009d9a

08007f68 <_calloc_r>:
 8007f68:	b570      	push	{r4, r5, r6, lr}
 8007f6a:	fba1 5402 	umull	r5, r4, r1, r2
 8007f6e:	b934      	cbnz	r4, 8007f7e <_calloc_r+0x16>
 8007f70:	4629      	mov	r1, r5
 8007f72:	f7ff f9c5 	bl	8007300 <_malloc_r>
 8007f76:	4606      	mov	r6, r0
 8007f78:	b928      	cbnz	r0, 8007f86 <_calloc_r+0x1e>
 8007f7a:	4630      	mov	r0, r6
 8007f7c:	bd70      	pop	{r4, r5, r6, pc}
 8007f7e:	220c      	movs	r2, #12
 8007f80:	2600      	movs	r6, #0
 8007f82:	6002      	str	r2, [r0, #0]
 8007f84:	e7f9      	b.n	8007f7a <_calloc_r+0x12>
 8007f86:	462a      	mov	r2, r5
 8007f88:	4621      	mov	r1, r4
 8007f8a:	f7fe fa3e 	bl	800640a <memset>
 8007f8e:	e7f4      	b.n	8007f7a <_calloc_r+0x12>

08007f90 <__ascii_mbtowc>:
 8007f90:	b082      	sub	sp, #8
 8007f92:	b901      	cbnz	r1, 8007f96 <__ascii_mbtowc+0x6>
 8007f94:	a901      	add	r1, sp, #4
 8007f96:	b142      	cbz	r2, 8007faa <__ascii_mbtowc+0x1a>
 8007f98:	b14b      	cbz	r3, 8007fae <__ascii_mbtowc+0x1e>
 8007f9a:	7813      	ldrb	r3, [r2, #0]
 8007f9c:	600b      	str	r3, [r1, #0]
 8007f9e:	7812      	ldrb	r2, [r2, #0]
 8007fa0:	1e10      	subs	r0, r2, #0
 8007fa2:	bf18      	it	ne
 8007fa4:	2001      	movne	r0, #1
 8007fa6:	b002      	add	sp, #8
 8007fa8:	4770      	bx	lr
 8007faa:	4610      	mov	r0, r2
 8007fac:	e7fb      	b.n	8007fa6 <__ascii_mbtowc+0x16>
 8007fae:	f06f 0001 	mvn.w	r0, #1
 8007fb2:	e7f8      	b.n	8007fa6 <__ascii_mbtowc+0x16>

08007fb4 <_realloc_r>:
 8007fb4:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8007fb8:	4680      	mov	r8, r0
 8007fba:	4614      	mov	r4, r2
 8007fbc:	460e      	mov	r6, r1
 8007fbe:	b921      	cbnz	r1, 8007fca <_realloc_r+0x16>
 8007fc0:	4611      	mov	r1, r2
 8007fc2:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 8007fc6:	f7ff b99b 	b.w	8007300 <_malloc_r>
 8007fca:	b92a      	cbnz	r2, 8007fd8 <_realloc_r+0x24>
 8007fcc:	f7ff f928 	bl	8007220 <_free_r>
 8007fd0:	4625      	mov	r5, r4
 8007fd2:	4628      	mov	r0, r5
 8007fd4:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8007fd8:	f000 f841 	bl	800805e <_malloc_usable_size_r>
 8007fdc:	4284      	cmp	r4, r0
 8007fde:	4607      	mov	r7, r0
 8007fe0:	d802      	bhi.n	8007fe8 <_realloc_r+0x34>
 8007fe2:	ebb4 0f50 	cmp.w	r4, r0, lsr #1
 8007fe6:	d812      	bhi.n	800800e <_realloc_r+0x5a>
 8007fe8:	4621      	mov	r1, r4
 8007fea:	4640      	mov	r0, r8
 8007fec:	f7ff f988 	bl	8007300 <_malloc_r>
 8007ff0:	4605      	mov	r5, r0
 8007ff2:	2800      	cmp	r0, #0
 8007ff4:	d0ed      	beq.n	8007fd2 <_realloc_r+0x1e>
 8007ff6:	42bc      	cmp	r4, r7
 8007ff8:	4622      	mov	r2, r4
 8007ffa:	4631      	mov	r1, r6
 8007ffc:	bf28      	it	cs
 8007ffe:	463a      	movcs	r2, r7
 8008000:	f7fe fa91 	bl	8006526 <memcpy>
 8008004:	4631      	mov	r1, r6
 8008006:	4640      	mov	r0, r8
 8008008:	f7ff f90a 	bl	8007220 <_free_r>
 800800c:	e7e1      	b.n	8007fd2 <_realloc_r+0x1e>
 800800e:	4635      	mov	r5, r6
 8008010:	e7df      	b.n	8007fd2 <_realloc_r+0x1e>

08008012 <__ascii_wctomb>:
 8008012:	4603      	mov	r3, r0
 8008014:	4608      	mov	r0, r1
 8008016:	b141      	cbz	r1, 800802a <__ascii_wctomb+0x18>
 8008018:	2aff      	cmp	r2, #255	; 0xff
 800801a:	d904      	bls.n	8008026 <__ascii_wctomb+0x14>
 800801c:	228a      	movs	r2, #138	; 0x8a
 800801e:	f04f 30ff 	mov.w	r0, #4294967295
 8008022:	601a      	str	r2, [r3, #0]
 8008024:	4770      	bx	lr
 8008026:	2001      	movs	r0, #1
 8008028:	700a      	strb	r2, [r1, #0]
 800802a:	4770      	bx	lr

0800802c <fiprintf>:
 800802c:	b40e      	push	{r1, r2, r3}
 800802e:	b503      	push	{r0, r1, lr}
 8008030:	4601      	mov	r1, r0
 8008032:	ab03      	add	r3, sp, #12
 8008034:	4805      	ldr	r0, [pc, #20]	; (800804c <fiprintf+0x20>)
 8008036:	f853 2b04 	ldr.w	r2, [r3], #4
 800803a:	6800      	ldr	r0, [r0, #0]
 800803c:	9301      	str	r3, [sp, #4]
 800803e:	f000 f83d 	bl	80080bc <_vfiprintf_r>
 8008042:	b002      	add	sp, #8
 8008044:	f85d eb04 	ldr.w	lr, [sp], #4
 8008048:	b003      	add	sp, #12
 800804a:	4770      	bx	lr
 800804c:	20000074 	.word	0x20000074

08008050 <abort>:
 8008050:	2006      	movs	r0, #6
 8008052:	b508      	push	{r3, lr}
 8008054:	f000 fa0a 	bl	800846c <raise>
 8008058:	2001      	movs	r0, #1
 800805a:	f7fa f9ec 	bl	8002436 <_exit>

0800805e <_malloc_usable_size_r>:
 800805e:	f851 3c04 	ldr.w	r3, [r1, #-4]
 8008062:	1f18      	subs	r0, r3, #4
 8008064:	2b00      	cmp	r3, #0
 8008066:	bfbc      	itt	lt
 8008068:	580b      	ldrlt	r3, [r1, r0]
 800806a:	18c0      	addlt	r0, r0, r3
 800806c:	4770      	bx	lr

0800806e <__sfputc_r>:
 800806e:	6893      	ldr	r3, [r2, #8]
 8008070:	b410      	push	{r4}
 8008072:	3b01      	subs	r3, #1
 8008074:	2b00      	cmp	r3, #0
 8008076:	6093      	str	r3, [r2, #8]
 8008078:	da07      	bge.n	800808a <__sfputc_r+0x1c>
 800807a:	6994      	ldr	r4, [r2, #24]
 800807c:	42a3      	cmp	r3, r4
 800807e:	db01      	blt.n	8008084 <__sfputc_r+0x16>
 8008080:	290a      	cmp	r1, #10
 8008082:	d102      	bne.n	800808a <__sfputc_r+0x1c>
 8008084:	bc10      	pop	{r4}
 8008086:	f000 b933 	b.w	80082f0 <__swbuf_r>
 800808a:	6813      	ldr	r3, [r2, #0]
 800808c:	1c58      	adds	r0, r3, #1
 800808e:	6010      	str	r0, [r2, #0]
 8008090:	7019      	strb	r1, [r3, #0]
 8008092:	4608      	mov	r0, r1
 8008094:	bc10      	pop	{r4}
 8008096:	4770      	bx	lr

08008098 <__sfputs_r>:
 8008098:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800809a:	4606      	mov	r6, r0
 800809c:	460f      	mov	r7, r1
 800809e:	4614      	mov	r4, r2
 80080a0:	18d5      	adds	r5, r2, r3
 80080a2:	42ac      	cmp	r4, r5
 80080a4:	d101      	bne.n	80080aa <__sfputs_r+0x12>
 80080a6:	2000      	movs	r0, #0
 80080a8:	e007      	b.n	80080ba <__sfputs_r+0x22>
 80080aa:	463a      	mov	r2, r7
 80080ac:	4630      	mov	r0, r6
 80080ae:	f814 1b01 	ldrb.w	r1, [r4], #1
 80080b2:	f7ff ffdc 	bl	800806e <__sfputc_r>
 80080b6:	1c43      	adds	r3, r0, #1
 80080b8:	d1f3      	bne.n	80080a2 <__sfputs_r+0xa>
 80080ba:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}

080080bc <_vfiprintf_r>:
 80080bc:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 80080c0:	460d      	mov	r5, r1
 80080c2:	4614      	mov	r4, r2
 80080c4:	4698      	mov	r8, r3
 80080c6:	4606      	mov	r6, r0
 80080c8:	b09d      	sub	sp, #116	; 0x74
 80080ca:	b118      	cbz	r0, 80080d4 <_vfiprintf_r+0x18>
 80080cc:	6a03      	ldr	r3, [r0, #32]
 80080ce:	b90b      	cbnz	r3, 80080d4 <_vfiprintf_r+0x18>
 80080d0:	f7fe f8e8 	bl	80062a4 <__sinit>
 80080d4:	6e6b      	ldr	r3, [r5, #100]	; 0x64
 80080d6:	07d9      	lsls	r1, r3, #31
 80080d8:	d405      	bmi.n	80080e6 <_vfiprintf_r+0x2a>
 80080da:	89ab      	ldrh	r3, [r5, #12]
 80080dc:	059a      	lsls	r2, r3, #22
 80080de:	d402      	bmi.n	80080e6 <_vfiprintf_r+0x2a>
 80080e0:	6da8      	ldr	r0, [r5, #88]	; 0x58
 80080e2:	f7fe fa10 	bl	8006506 <__retarget_lock_acquire_recursive>
 80080e6:	89ab      	ldrh	r3, [r5, #12]
 80080e8:	071b      	lsls	r3, r3, #28
 80080ea:	d501      	bpl.n	80080f0 <_vfiprintf_r+0x34>
 80080ec:	692b      	ldr	r3, [r5, #16]
 80080ee:	b99b      	cbnz	r3, 8008118 <_vfiprintf_r+0x5c>
 80080f0:	4629      	mov	r1, r5
 80080f2:	4630      	mov	r0, r6
 80080f4:	f000 f93a 	bl	800836c <__swsetup_r>
 80080f8:	b170      	cbz	r0, 8008118 <_vfiprintf_r+0x5c>
 80080fa:	6e6b      	ldr	r3, [r5, #100]	; 0x64
 80080fc:	07dc      	lsls	r4, r3, #31
 80080fe:	d504      	bpl.n	800810a <_vfiprintf_r+0x4e>
 8008100:	f04f 30ff 	mov.w	r0, #4294967295
 8008104:	b01d      	add	sp, #116	; 0x74
 8008106:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800810a:	89ab      	ldrh	r3, [r5, #12]
 800810c:	0598      	lsls	r0, r3, #22
 800810e:	d4f7      	bmi.n	8008100 <_vfiprintf_r+0x44>
 8008110:	6da8      	ldr	r0, [r5, #88]	; 0x58
 8008112:	f7fe f9f9 	bl	8006508 <__retarget_lock_release_recursive>
 8008116:	e7f3      	b.n	8008100 <_vfiprintf_r+0x44>
 8008118:	2300      	movs	r3, #0
 800811a:	9309      	str	r3, [sp, #36]	; 0x24
 800811c:	2320      	movs	r3, #32
 800811e:	f88d 3029 	strb.w	r3, [sp, #41]	; 0x29
 8008122:	2330      	movs	r3, #48	; 0x30
 8008124:	f04f 0901 	mov.w	r9, #1
 8008128:	f8cd 800c 	str.w	r8, [sp, #12]
 800812c:	f8df 81ac 	ldr.w	r8, [pc, #428]	; 80082dc <_vfiprintf_r+0x220>
 8008130:	f88d 302a 	strb.w	r3, [sp, #42]	; 0x2a
 8008134:	4623      	mov	r3, r4
 8008136:	469a      	mov	sl, r3
 8008138:	f813 2b01 	ldrb.w	r2, [r3], #1
 800813c:	b10a      	cbz	r2, 8008142 <_vfiprintf_r+0x86>
 800813e:	2a25      	cmp	r2, #37	; 0x25
 8008140:	d1f9      	bne.n	8008136 <_vfiprintf_r+0x7a>
 8008142:	ebba 0b04 	subs.w	fp, sl, r4
 8008146:	d00b      	beq.n	8008160 <_vfiprintf_r+0xa4>
 8008148:	465b      	mov	r3, fp
 800814a:	4622      	mov	r2, r4
 800814c:	4629      	mov	r1, r5
 800814e:	4630      	mov	r0, r6
 8008150:	f7ff ffa2 	bl	8008098 <__sfputs_r>
 8008154:	3001      	adds	r0, #1
 8008156:	f000 80a9 	beq.w	80082ac <_vfiprintf_r+0x1f0>
 800815a:	9a09      	ldr	r2, [sp, #36]	; 0x24
 800815c:	445a      	add	r2, fp
 800815e:	9209      	str	r2, [sp, #36]	; 0x24
 8008160:	f89a 3000 	ldrb.w	r3, [sl]
 8008164:	2b00      	cmp	r3, #0
 8008166:	f000 80a1 	beq.w	80082ac <_vfiprintf_r+0x1f0>
 800816a:	2300      	movs	r3, #0
 800816c:	f04f 32ff 	mov.w	r2, #4294967295
 8008170:	e9cd 2305 	strd	r2, r3, [sp, #20]
 8008174:	f10a 0a01 	add.w	sl, sl, #1
 8008178:	9304      	str	r3, [sp, #16]
 800817a:	9307      	str	r3, [sp, #28]
 800817c:	f88d 3053 	strb.w	r3, [sp, #83]	; 0x53
 8008180:	931a      	str	r3, [sp, #104]	; 0x68
 8008182:	4654      	mov	r4, sl
 8008184:	2205      	movs	r2, #5
 8008186:	f814 1b01 	ldrb.w	r1, [r4], #1
 800818a:	4854      	ldr	r0, [pc, #336]	; (80082dc <_vfiprintf_r+0x220>)
 800818c:	f7fe f9bd 	bl	800650a <memchr>
 8008190:	9a04      	ldr	r2, [sp, #16]
 8008192:	b9d8      	cbnz	r0, 80081cc <_vfiprintf_r+0x110>
 8008194:	06d1      	lsls	r1, r2, #27
 8008196:	bf44      	itt	mi
 8008198:	2320      	movmi	r3, #32
 800819a:	f88d 3053 	strbmi.w	r3, [sp, #83]	; 0x53
 800819e:	0713      	lsls	r3, r2, #28
 80081a0:	bf44      	itt	mi
 80081a2:	232b      	movmi	r3, #43	; 0x2b
 80081a4:	f88d 3053 	strbmi.w	r3, [sp, #83]	; 0x53
 80081a8:	f89a 3000 	ldrb.w	r3, [sl]
 80081ac:	2b2a      	cmp	r3, #42	; 0x2a
 80081ae:	d015      	beq.n	80081dc <_vfiprintf_r+0x120>
 80081b0:	4654      	mov	r4, sl
 80081b2:	2000      	movs	r0, #0
 80081b4:	f04f 0c0a 	mov.w	ip, #10
 80081b8:	9a07      	ldr	r2, [sp, #28]
 80081ba:	4621      	mov	r1, r4
 80081bc:	f811 3b01 	ldrb.w	r3, [r1], #1
 80081c0:	3b30      	subs	r3, #48	; 0x30
 80081c2:	2b09      	cmp	r3, #9
 80081c4:	d94d      	bls.n	8008262 <_vfiprintf_r+0x1a6>
 80081c6:	b1b0      	cbz	r0, 80081f6 <_vfiprintf_r+0x13a>
 80081c8:	9207      	str	r2, [sp, #28]
 80081ca:	e014      	b.n	80081f6 <_vfiprintf_r+0x13a>
 80081cc:	eba0 0308 	sub.w	r3, r0, r8
 80081d0:	fa09 f303 	lsl.w	r3, r9, r3
 80081d4:	4313      	orrs	r3, r2
 80081d6:	46a2      	mov	sl, r4
 80081d8:	9304      	str	r3, [sp, #16]
 80081da:	e7d2      	b.n	8008182 <_vfiprintf_r+0xc6>
 80081dc:	9b03      	ldr	r3, [sp, #12]
 80081de:	1d19      	adds	r1, r3, #4
 80081e0:	681b      	ldr	r3, [r3, #0]
 80081e2:	9103      	str	r1, [sp, #12]
 80081e4:	2b00      	cmp	r3, #0
 80081e6:	bfbb      	ittet	lt
 80081e8:	425b      	neglt	r3, r3
 80081ea:	f042 0202 	orrlt.w	r2, r2, #2
 80081ee:	9307      	strge	r3, [sp, #28]
 80081f0:	9307      	strlt	r3, [sp, #28]
 80081f2:	bfb8      	it	lt
 80081f4:	9204      	strlt	r2, [sp, #16]
 80081f6:	7823      	ldrb	r3, [r4, #0]
 80081f8:	2b2e      	cmp	r3, #46	; 0x2e
 80081fa:	d10c      	bne.n	8008216 <_vfiprintf_r+0x15a>
 80081fc:	7863      	ldrb	r3, [r4, #1]
 80081fe:	2b2a      	cmp	r3, #42	; 0x2a
 8008200:	d134      	bne.n	800826c <_vfiprintf_r+0x1b0>
 8008202:	9b03      	ldr	r3, [sp, #12]
 8008204:	3402      	adds	r4, #2
 8008206:	1d1a      	adds	r2, r3, #4
 8008208:	681b      	ldr	r3, [r3, #0]
 800820a:	9203      	str	r2, [sp, #12]
 800820c:	2b00      	cmp	r3, #0
 800820e:	bfb8      	it	lt
 8008210:	f04f 33ff 	movlt.w	r3, #4294967295
 8008214:	9305      	str	r3, [sp, #20]
 8008216:	f8df a0c8 	ldr.w	sl, [pc, #200]	; 80082e0 <_vfiprintf_r+0x224>
 800821a:	2203      	movs	r2, #3
 800821c:	4650      	mov	r0, sl
 800821e:	7821      	ldrb	r1, [r4, #0]
 8008220:	f7fe f973 	bl	800650a <memchr>
 8008224:	b138      	cbz	r0, 8008236 <_vfiprintf_r+0x17a>
 8008226:	2240      	movs	r2, #64	; 0x40
 8008228:	9b04      	ldr	r3, [sp, #16]
 800822a:	eba0 000a 	sub.w	r0, r0, sl
 800822e:	4082      	lsls	r2, r0
 8008230:	4313      	orrs	r3, r2
 8008232:	3401      	adds	r4, #1
 8008234:	9304      	str	r3, [sp, #16]
 8008236:	f814 1b01 	ldrb.w	r1, [r4], #1
 800823a:	2206      	movs	r2, #6
 800823c:	4829      	ldr	r0, [pc, #164]	; (80082e4 <_vfiprintf_r+0x228>)
 800823e:	f88d 1028 	strb.w	r1, [sp, #40]	; 0x28
 8008242:	f7fe f962 	bl	800650a <memchr>
 8008246:	2800      	cmp	r0, #0
 8008248:	d03f      	beq.n	80082ca <_vfiprintf_r+0x20e>
 800824a:	4b27      	ldr	r3, [pc, #156]	; (80082e8 <_vfiprintf_r+0x22c>)
 800824c:	bb1b      	cbnz	r3, 8008296 <_vfiprintf_r+0x1da>
 800824e:	9b03      	ldr	r3, [sp, #12]
 8008250:	3307      	adds	r3, #7
 8008252:	f023 0307 	bic.w	r3, r3, #7
 8008256:	3308      	adds	r3, #8
 8008258:	9303      	str	r3, [sp, #12]
 800825a:	9b09      	ldr	r3, [sp, #36]	; 0x24
 800825c:	443b      	add	r3, r7
 800825e:	9309      	str	r3, [sp, #36]	; 0x24
 8008260:	e768      	b.n	8008134 <_vfiprintf_r+0x78>
 8008262:	460c      	mov	r4, r1
 8008264:	2001      	movs	r0, #1
 8008266:	fb0c 3202 	mla	r2, ip, r2, r3
 800826a:	e7a6      	b.n	80081ba <_vfiprintf_r+0xfe>
 800826c:	2300      	movs	r3, #0
 800826e:	f04f 0c0a 	mov.w	ip, #10
 8008272:	4619      	mov	r1, r3
 8008274:	3401      	adds	r4, #1
 8008276:	9305      	str	r3, [sp, #20]
 8008278:	4620      	mov	r0, r4
 800827a:	f810 2b01 	ldrb.w	r2, [r0], #1
 800827e:	3a30      	subs	r2, #48	; 0x30
 8008280:	2a09      	cmp	r2, #9
 8008282:	d903      	bls.n	800828c <_vfiprintf_r+0x1d0>
 8008284:	2b00      	cmp	r3, #0
 8008286:	d0c6      	beq.n	8008216 <_vfiprintf_r+0x15a>
 8008288:	9105      	str	r1, [sp, #20]
 800828a:	e7c4      	b.n	8008216 <_vfiprintf_r+0x15a>
 800828c:	4604      	mov	r4, r0
 800828e:	2301      	movs	r3, #1
 8008290:	fb0c 2101 	mla	r1, ip, r1, r2
 8008294:	e7f0      	b.n	8008278 <_vfiprintf_r+0x1bc>
 8008296:	ab03      	add	r3, sp, #12
 8008298:	9300      	str	r3, [sp, #0]
 800829a:	462a      	mov	r2, r5
 800829c:	4630      	mov	r0, r6
 800829e:	4b13      	ldr	r3, [pc, #76]	; (80082ec <_vfiprintf_r+0x230>)
 80082a0:	a904      	add	r1, sp, #16
 80082a2:	f7fd fbb1 	bl	8005a08 <_printf_float>
 80082a6:	4607      	mov	r7, r0
 80082a8:	1c78      	adds	r0, r7, #1
 80082aa:	d1d6      	bne.n	800825a <_vfiprintf_r+0x19e>
 80082ac:	6e6b      	ldr	r3, [r5, #100]	; 0x64
 80082ae:	07d9      	lsls	r1, r3, #31
 80082b0:	d405      	bmi.n	80082be <_vfiprintf_r+0x202>
 80082b2:	89ab      	ldrh	r3, [r5, #12]
 80082b4:	059a      	lsls	r2, r3, #22
 80082b6:	d402      	bmi.n	80082be <_vfiprintf_r+0x202>
 80082b8:	6da8      	ldr	r0, [r5, #88]	; 0x58
 80082ba:	f7fe f925 	bl	8006508 <__retarget_lock_release_recursive>
 80082be:	89ab      	ldrh	r3, [r5, #12]
 80082c0:	065b      	lsls	r3, r3, #25
 80082c2:	f53f af1d 	bmi.w	8008100 <_vfiprintf_r+0x44>
 80082c6:	9809      	ldr	r0, [sp, #36]	; 0x24
 80082c8:	e71c      	b.n	8008104 <_vfiprintf_r+0x48>
 80082ca:	ab03      	add	r3, sp, #12
 80082cc:	9300      	str	r3, [sp, #0]
 80082ce:	462a      	mov	r2, r5
 80082d0:	4630      	mov	r0, r6
 80082d2:	4b06      	ldr	r3, [pc, #24]	; (80082ec <_vfiprintf_r+0x230>)
 80082d4:	a904      	add	r1, sp, #16
 80082d6:	f7fd fe37 	bl	8005f48 <_printf_i>
 80082da:	e7e4      	b.n	80082a6 <_vfiprintf_r+0x1ea>
 80082dc:	08009d44 	.word	0x08009d44
 80082e0:	08009d4a 	.word	0x08009d4a
 80082e4:	08009d4e 	.word	0x08009d4e
 80082e8:	08005a09 	.word	0x08005a09
 80082ec:	08008099 	.word	0x08008099

080082f0 <__swbuf_r>:
 80082f0:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 80082f2:	460e      	mov	r6, r1
 80082f4:	4614      	mov	r4, r2
 80082f6:	4605      	mov	r5, r0
 80082f8:	b118      	cbz	r0, 8008302 <__swbuf_r+0x12>
 80082fa:	6a03      	ldr	r3, [r0, #32]
 80082fc:	b90b      	cbnz	r3, 8008302 <__swbuf_r+0x12>
 80082fe:	f7fd ffd1 	bl	80062a4 <__sinit>
 8008302:	69a3      	ldr	r3, [r4, #24]
 8008304:	60a3      	str	r3, [r4, #8]
 8008306:	89a3      	ldrh	r3, [r4, #12]
 8008308:	071a      	lsls	r2, r3, #28
 800830a:	d525      	bpl.n	8008358 <__swbuf_r+0x68>
 800830c:	6923      	ldr	r3, [r4, #16]
 800830e:	b31b      	cbz	r3, 8008358 <__swbuf_r+0x68>
 8008310:	6823      	ldr	r3, [r4, #0]
 8008312:	6922      	ldr	r2, [r4, #16]
 8008314:	b2f6      	uxtb	r6, r6
 8008316:	1a98      	subs	r0, r3, r2
 8008318:	6963      	ldr	r3, [r4, #20]
 800831a:	4637      	mov	r7, r6
 800831c:	4283      	cmp	r3, r0
 800831e:	dc04      	bgt.n	800832a <__swbuf_r+0x3a>
 8008320:	4621      	mov	r1, r4
 8008322:	4628      	mov	r0, r5
 8008324:	f7ff fdca 	bl	8007ebc <_fflush_r>
 8008328:	b9e0      	cbnz	r0, 8008364 <__swbuf_r+0x74>
 800832a:	68a3      	ldr	r3, [r4, #8]
 800832c:	3b01      	subs	r3, #1
 800832e:	60a3      	str	r3, [r4, #8]
 8008330:	6823      	ldr	r3, [r4, #0]
 8008332:	1c5a      	adds	r2, r3, #1
 8008334:	6022      	str	r2, [r4, #0]
 8008336:	701e      	strb	r6, [r3, #0]
 8008338:	6962      	ldr	r2, [r4, #20]
 800833a:	1c43      	adds	r3, r0, #1
 800833c:	429a      	cmp	r2, r3
 800833e:	d004      	beq.n	800834a <__swbuf_r+0x5a>
 8008340:	89a3      	ldrh	r3, [r4, #12]
 8008342:	07db      	lsls	r3, r3, #31
 8008344:	d506      	bpl.n	8008354 <__swbuf_r+0x64>
 8008346:	2e0a      	cmp	r6, #10
 8008348:	d104      	bne.n	8008354 <__swbuf_r+0x64>
 800834a:	4621      	mov	r1, r4
 800834c:	4628      	mov	r0, r5
 800834e:	f7ff fdb5 	bl	8007ebc <_fflush_r>
 8008352:	b938      	cbnz	r0, 8008364 <__swbuf_r+0x74>
 8008354:	4638      	mov	r0, r7
 8008356:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 8008358:	4621      	mov	r1, r4
 800835a:	4628      	mov	r0, r5
 800835c:	f000 f806 	bl	800836c <__swsetup_r>
 8008360:	2800      	cmp	r0, #0
 8008362:	d0d5      	beq.n	8008310 <__swbuf_r+0x20>
 8008364:	f04f 37ff 	mov.w	r7, #4294967295
 8008368:	e7f4      	b.n	8008354 <__swbuf_r+0x64>
	...

0800836c <__swsetup_r>:
 800836c:	b538      	push	{r3, r4, r5, lr}
 800836e:	4b2a      	ldr	r3, [pc, #168]	; (8008418 <__swsetup_r+0xac>)
 8008370:	4605      	mov	r5, r0
 8008372:	6818      	ldr	r0, [r3, #0]
 8008374:	460c      	mov	r4, r1
 8008376:	b118      	cbz	r0, 8008380 <__swsetup_r+0x14>
 8008378:	6a03      	ldr	r3, [r0, #32]
 800837a:	b90b      	cbnz	r3, 8008380 <__swsetup_r+0x14>
 800837c:	f7fd ff92 	bl	80062a4 <__sinit>
 8008380:	89a3      	ldrh	r3, [r4, #12]
 8008382:	f9b4 200c 	ldrsh.w	r2, [r4, #12]
 8008386:	0718      	lsls	r0, r3, #28
 8008388:	d422      	bmi.n	80083d0 <__swsetup_r+0x64>
 800838a:	06d9      	lsls	r1, r3, #27
 800838c:	d407      	bmi.n	800839e <__swsetup_r+0x32>
 800838e:	2309      	movs	r3, #9
 8008390:	602b      	str	r3, [r5, #0]
 8008392:	f042 0340 	orr.w	r3, r2, #64	; 0x40
 8008396:	f04f 30ff 	mov.w	r0, #4294967295
 800839a:	81a3      	strh	r3, [r4, #12]
 800839c:	e034      	b.n	8008408 <__swsetup_r+0x9c>
 800839e:	0758      	lsls	r0, r3, #29
 80083a0:	d512      	bpl.n	80083c8 <__swsetup_r+0x5c>
 80083a2:	6b61      	ldr	r1, [r4, #52]	; 0x34
 80083a4:	b141      	cbz	r1, 80083b8 <__swsetup_r+0x4c>
 80083a6:	f104 0344 	add.w	r3, r4, #68	; 0x44
 80083aa:	4299      	cmp	r1, r3
 80083ac:	d002      	beq.n	80083b4 <__swsetup_r+0x48>
 80083ae:	4628      	mov	r0, r5
 80083b0:	f7fe ff36 	bl	8007220 <_free_r>
 80083b4:	2300      	movs	r3, #0
 80083b6:	6363      	str	r3, [r4, #52]	; 0x34
 80083b8:	89a3      	ldrh	r3, [r4, #12]
 80083ba:	f023 0324 	bic.w	r3, r3, #36	; 0x24
 80083be:	81a3      	strh	r3, [r4, #12]
 80083c0:	2300      	movs	r3, #0
 80083c2:	6063      	str	r3, [r4, #4]
 80083c4:	6923      	ldr	r3, [r4, #16]
 80083c6:	6023      	str	r3, [r4, #0]
 80083c8:	89a3      	ldrh	r3, [r4, #12]
 80083ca:	f043 0308 	orr.w	r3, r3, #8
 80083ce:	81a3      	strh	r3, [r4, #12]
 80083d0:	6923      	ldr	r3, [r4, #16]
 80083d2:	b94b      	cbnz	r3, 80083e8 <__swsetup_r+0x7c>
 80083d4:	89a3      	ldrh	r3, [r4, #12]
 80083d6:	f403 7320 	and.w	r3, r3, #640	; 0x280
 80083da:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 80083de:	d003      	beq.n	80083e8 <__swsetup_r+0x7c>
 80083e0:	4621      	mov	r1, r4
 80083e2:	4628      	mov	r0, r5
 80083e4:	f000 f883 	bl	80084ee <__smakebuf_r>
 80083e8:	89a0      	ldrh	r0, [r4, #12]
 80083ea:	f9b4 200c 	ldrsh.w	r2, [r4, #12]
 80083ee:	f010 0301 	ands.w	r3, r0, #1
 80083f2:	d00a      	beq.n	800840a <__swsetup_r+0x9e>
 80083f4:	2300      	movs	r3, #0
 80083f6:	60a3      	str	r3, [r4, #8]
 80083f8:	6963      	ldr	r3, [r4, #20]
 80083fa:	425b      	negs	r3, r3
 80083fc:	61a3      	str	r3, [r4, #24]
 80083fe:	6923      	ldr	r3, [r4, #16]
 8008400:	b943      	cbnz	r3, 8008414 <__swsetup_r+0xa8>
 8008402:	f010 0080 	ands.w	r0, r0, #128	; 0x80
 8008406:	d1c4      	bne.n	8008392 <__swsetup_r+0x26>
 8008408:	bd38      	pop	{r3, r4, r5, pc}
 800840a:	0781      	lsls	r1, r0, #30
 800840c:	bf58      	it	pl
 800840e:	6963      	ldrpl	r3, [r4, #20]
 8008410:	60a3      	str	r3, [r4, #8]
 8008412:	e7f4      	b.n	80083fe <__swsetup_r+0x92>
 8008414:	2000      	movs	r0, #0
 8008416:	e7f7      	b.n	8008408 <__swsetup_r+0x9c>
 8008418:	20000074 	.word	0x20000074

0800841c <_raise_r>:
 800841c:	291f      	cmp	r1, #31
 800841e:	b538      	push	{r3, r4, r5, lr}
 8008420:	4604      	mov	r4, r0
 8008422:	460d      	mov	r5, r1
 8008424:	d904      	bls.n	8008430 <_raise_r+0x14>
 8008426:	2316      	movs	r3, #22
 8008428:	6003      	str	r3, [r0, #0]
 800842a:	f04f 30ff 	mov.w	r0, #4294967295
 800842e:	bd38      	pop	{r3, r4, r5, pc}
 8008430:	6bc2      	ldr	r2, [r0, #60]	; 0x3c
 8008432:	b112      	cbz	r2, 800843a <_raise_r+0x1e>
 8008434:	f852 3021 	ldr.w	r3, [r2, r1, lsl #2]
 8008438:	b94b      	cbnz	r3, 800844e <_raise_r+0x32>
 800843a:	4620      	mov	r0, r4
 800843c:	f000 f830 	bl	80084a0 <_getpid_r>
 8008440:	462a      	mov	r2, r5
 8008442:	4601      	mov	r1, r0
 8008444:	4620      	mov	r0, r4
 8008446:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 800844a:	f000 b817 	b.w	800847c <_kill_r>
 800844e:	2b01      	cmp	r3, #1
 8008450:	d00a      	beq.n	8008468 <_raise_r+0x4c>
 8008452:	1c59      	adds	r1, r3, #1
 8008454:	d103      	bne.n	800845e <_raise_r+0x42>
 8008456:	2316      	movs	r3, #22
 8008458:	6003      	str	r3, [r0, #0]
 800845a:	2001      	movs	r0, #1
 800845c:	e7e7      	b.n	800842e <_raise_r+0x12>
 800845e:	2400      	movs	r4, #0
 8008460:	4628      	mov	r0, r5
 8008462:	f842 4025 	str.w	r4, [r2, r5, lsl #2]
 8008466:	4798      	blx	r3
 8008468:	2000      	movs	r0, #0
 800846a:	e7e0      	b.n	800842e <_raise_r+0x12>

0800846c <raise>:
 800846c:	4b02      	ldr	r3, [pc, #8]	; (8008478 <raise+0xc>)
 800846e:	4601      	mov	r1, r0
 8008470:	6818      	ldr	r0, [r3, #0]
 8008472:	f7ff bfd3 	b.w	800841c <_raise_r>
 8008476:	bf00      	nop
 8008478:	20000074 	.word	0x20000074

0800847c <_kill_r>:
 800847c:	b538      	push	{r3, r4, r5, lr}
 800847e:	2300      	movs	r3, #0
 8008480:	4d06      	ldr	r5, [pc, #24]	; (800849c <_kill_r+0x20>)
 8008482:	4604      	mov	r4, r0
 8008484:	4608      	mov	r0, r1
 8008486:	4611      	mov	r1, r2
 8008488:	602b      	str	r3, [r5, #0]
 800848a:	f7f9 ffc4 	bl	8002416 <_kill>
 800848e:	1c43      	adds	r3, r0, #1
 8008490:	d102      	bne.n	8008498 <_kill_r+0x1c>
 8008492:	682b      	ldr	r3, [r5, #0]
 8008494:	b103      	cbz	r3, 8008498 <_kill_r+0x1c>
 8008496:	6023      	str	r3, [r4, #0]
 8008498:	bd38      	pop	{r3, r4, r5, pc}
 800849a:	bf00      	nop
 800849c:	20000c4c 	.word	0x20000c4c

080084a0 <_getpid_r>:
 80084a0:	f7f9 bfb2 	b.w	8002408 <_getpid>

080084a4 <__swhatbuf_r>:
 80084a4:	b570      	push	{r4, r5, r6, lr}
 80084a6:	460c      	mov	r4, r1
 80084a8:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 80084ac:	4615      	mov	r5, r2
 80084ae:	2900      	cmp	r1, #0
 80084b0:	461e      	mov	r6, r3
 80084b2:	b096      	sub	sp, #88	; 0x58
 80084b4:	da0c      	bge.n	80084d0 <__swhatbuf_r+0x2c>
 80084b6:	89a3      	ldrh	r3, [r4, #12]
 80084b8:	2100      	movs	r1, #0
 80084ba:	f013 0f80 	tst.w	r3, #128	; 0x80
 80084be:	bf0c      	ite	eq
 80084c0:	f44f 6380 	moveq.w	r3, #1024	; 0x400
 80084c4:	2340      	movne	r3, #64	; 0x40
 80084c6:	2000      	movs	r0, #0
 80084c8:	6031      	str	r1, [r6, #0]
 80084ca:	602b      	str	r3, [r5, #0]
 80084cc:	b016      	add	sp, #88	; 0x58
 80084ce:	bd70      	pop	{r4, r5, r6, pc}
 80084d0:	466a      	mov	r2, sp
 80084d2:	f000 f849 	bl	8008568 <_fstat_r>
 80084d6:	2800      	cmp	r0, #0
 80084d8:	dbed      	blt.n	80084b6 <__swhatbuf_r+0x12>
 80084da:	9901      	ldr	r1, [sp, #4]
 80084dc:	f401 4170 	and.w	r1, r1, #61440	; 0xf000
 80084e0:	f5a1 5300 	sub.w	r3, r1, #8192	; 0x2000
 80084e4:	4259      	negs	r1, r3
 80084e6:	4159      	adcs	r1, r3
 80084e8:	f44f 6380 	mov.w	r3, #1024	; 0x400
 80084ec:	e7eb      	b.n	80084c6 <__swhatbuf_r+0x22>

080084ee <__smakebuf_r>:
 80084ee:	898b      	ldrh	r3, [r1, #12]
 80084f0:	b573      	push	{r0, r1, r4, r5, r6, lr}
 80084f2:	079d      	lsls	r5, r3, #30
 80084f4:	4606      	mov	r6, r0
 80084f6:	460c      	mov	r4, r1
 80084f8:	d507      	bpl.n	800850a <__smakebuf_r+0x1c>
 80084fa:	f104 0347 	add.w	r3, r4, #71	; 0x47
 80084fe:	6023      	str	r3, [r4, #0]
 8008500:	6123      	str	r3, [r4, #16]
 8008502:	2301      	movs	r3, #1
 8008504:	6163      	str	r3, [r4, #20]
 8008506:	b002      	add	sp, #8
 8008508:	bd70      	pop	{r4, r5, r6, pc}
 800850a:	466a      	mov	r2, sp
 800850c:	ab01      	add	r3, sp, #4
 800850e:	f7ff ffc9 	bl	80084a4 <__swhatbuf_r>
 8008512:	9900      	ldr	r1, [sp, #0]
 8008514:	4605      	mov	r5, r0
 8008516:	4630      	mov	r0, r6
 8008518:	f7fe fef2 	bl	8007300 <_malloc_r>
 800851c:	b948      	cbnz	r0, 8008532 <__smakebuf_r+0x44>
 800851e:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 8008522:	059a      	lsls	r2, r3, #22
 8008524:	d4ef      	bmi.n	8008506 <__smakebuf_r+0x18>
 8008526:	f023 0303 	bic.w	r3, r3, #3
 800852a:	f043 0302 	orr.w	r3, r3, #2
 800852e:	81a3      	strh	r3, [r4, #12]
 8008530:	e7e3      	b.n	80084fa <__smakebuf_r+0xc>
 8008532:	89a3      	ldrh	r3, [r4, #12]
 8008534:	6020      	str	r0, [r4, #0]
 8008536:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 800853a:	81a3      	strh	r3, [r4, #12]
 800853c:	9b00      	ldr	r3, [sp, #0]
 800853e:	6120      	str	r0, [r4, #16]
 8008540:	6163      	str	r3, [r4, #20]
 8008542:	9b01      	ldr	r3, [sp, #4]
 8008544:	b15b      	cbz	r3, 800855e <__smakebuf_r+0x70>
 8008546:	4630      	mov	r0, r6
 8008548:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 800854c:	f000 f81e 	bl	800858c <_isatty_r>
 8008550:	b128      	cbz	r0, 800855e <__smakebuf_r+0x70>
 8008552:	89a3      	ldrh	r3, [r4, #12]
 8008554:	f023 0303 	bic.w	r3, r3, #3
 8008558:	f043 0301 	orr.w	r3, r3, #1
 800855c:	81a3      	strh	r3, [r4, #12]
 800855e:	89a3      	ldrh	r3, [r4, #12]
 8008560:	431d      	orrs	r5, r3
 8008562:	81a5      	strh	r5, [r4, #12]
 8008564:	e7cf      	b.n	8008506 <__smakebuf_r+0x18>
	...

08008568 <_fstat_r>:
 8008568:	b538      	push	{r3, r4, r5, lr}
 800856a:	2300      	movs	r3, #0
 800856c:	4d06      	ldr	r5, [pc, #24]	; (8008588 <_fstat_r+0x20>)
 800856e:	4604      	mov	r4, r0
 8008570:	4608      	mov	r0, r1
 8008572:	4611      	mov	r1, r2
 8008574:	602b      	str	r3, [r5, #0]
 8008576:	f7f9 ffac 	bl	80024d2 <_fstat>
 800857a:	1c43      	adds	r3, r0, #1
 800857c:	d102      	bne.n	8008584 <_fstat_r+0x1c>
 800857e:	682b      	ldr	r3, [r5, #0]
 8008580:	b103      	cbz	r3, 8008584 <_fstat_r+0x1c>
 8008582:	6023      	str	r3, [r4, #0]
 8008584:	bd38      	pop	{r3, r4, r5, pc}
 8008586:	bf00      	nop
 8008588:	20000c4c 	.word	0x20000c4c

0800858c <_isatty_r>:
 800858c:	b538      	push	{r3, r4, r5, lr}
 800858e:	2300      	movs	r3, #0
 8008590:	4d05      	ldr	r5, [pc, #20]	; (80085a8 <_isatty_r+0x1c>)
 8008592:	4604      	mov	r4, r0
 8008594:	4608      	mov	r0, r1
 8008596:	602b      	str	r3, [r5, #0]
 8008598:	f7f9 ffaa 	bl	80024f0 <_isatty>
 800859c:	1c43      	adds	r3, r0, #1
 800859e:	d102      	bne.n	80085a6 <_isatty_r+0x1a>
 80085a0:	682b      	ldr	r3, [r5, #0]
 80085a2:	b103      	cbz	r3, 80085a6 <_isatty_r+0x1a>
 80085a4:	6023      	str	r3, [r4, #0]
 80085a6:	bd38      	pop	{r3, r4, r5, pc}
 80085a8:	20000c4c 	.word	0x20000c4c

080085ac <_init>:
 80085ac:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 80085ae:	bf00      	nop
 80085b0:	bcf8      	pop	{r3, r4, r5, r6, r7}
 80085b2:	bc08      	pop	{r3}
 80085b4:	469e      	mov	lr, r3
 80085b6:	4770      	bx	lr

080085b8 <_fini>:
 80085b8:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 80085ba:	bf00      	nop
 80085bc:	bcf8      	pop	{r3, r4, r5, r6, r7}
 80085be:	bc08      	pop	{r3}
 80085c0:	469e      	mov	lr, r3
 80085c2:	4770      	bx	lr
