Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2018.2 (win64) Build 2258646 Thu Jun 14 20:03:12 MDT 2018
| Date         : Sat Oct 18 16:59:09 2025
| Host         : DESKTOP-7OC3ATR running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -file mac_timing_summary_routed.rpt -pb mac_timing_summary_routed.pb -rpx mac_timing_summary_routed.rpx -warn_on_violation
| Design       : mac
| Device       : 7z010-clg400
| Speed File   : -1  PRODUCTION 1.11 2014-09-11
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  false

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There are 34 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There are 17 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock
--------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      3.595        0.000                      0                  151        0.104        0.000                      0                  151        3.500        0.000                       0                    78  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock        Waveform(ns)         Period(ns)      Frequency(MHz)
-----        ------------         ----------      --------------
sys_clk_pin  {0.000 4.000}        8.000           125.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
sys_clk_pin         3.595        0.000                      0                  151        0.104        0.000                      0                  151        3.500        0.000                       0                    78  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :            0  Failing Endpoints,  Worst Slack        3.595ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.104ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        3.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             3.595ns  (required time - arrival time)
  Source:                 u_mult/sum_reg[15]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            u_reg/tmp_reg[13]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (sys_clk_pin rise@8.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.371ns  (logic 2.631ns (60.196%)  route 1.740ns (39.804%))
  Logic Levels:           7  (CARRY4=5 LUT2=2)
  Clock Path Skew:        -0.061ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.392ns = ( 12.392 - 8.000 ) 
    Source Clock Delay      (SCD):    4.907ns
    Clock Pessimism Removal (CPR):    0.454ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    L16                  IBUF (Prop_ibuf_I_O)         0.976     0.976 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.076     3.052    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     3.153 r  clk_IBUF_BUFG_inst/O
                         net (fo=77, routed)          1.754     4.907    u_mult/CLK
    SLICE_X37Y41         FDRE                                         r  u_mult/sum_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y41         FDRE (Prop_fdre_C_Q)         0.456     5.363 r  u_mult/sum_reg[15]/Q
                         net (fo=2, routed)           0.964     6.327    u_mult/R
    SLICE_X40Y39         LUT2 (Prop_lut2_I1_O)        0.124     6.451 r  u_mult/tmp[3]_i_6/O
                         net (fo=1, routed)           0.000     6.451    u_mult/tmp[3]_i_6_n_0
    SLICE_X40Y39         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     7.001 r  u_mult/tmp_reg[3]_i_2/CO[3]
                         net (fo=1, routed)           0.000     7.001    u_mult/tmp_reg[3]_i_2_n_0
    SLICE_X40Y40         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.115 r  u_mult/tmp_reg[7]_i_2/CO[3]
                         net (fo=1, routed)           0.000     7.115    u_mult/tmp_reg[7]_i_2_n_0
    SLICE_X40Y41         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222     7.337 r  u_mult/tmp_reg[11]_i_2/O[0]
                         net (fo=2, routed)           0.776     8.113    u_reg/sum_reg[30][7]
    SLICE_X41Y41         LUT2 (Prop_lut2_I0_O)        0.299     8.412 r  u_reg/tmp[11]_i_6/O
                         net (fo=1, routed)           0.000     8.412    u_reg/tmp[11]_i_6_n_0
    SLICE_X41Y41         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     8.944 r  u_reg/tmp_reg[11]_i_1/CO[3]
                         net (fo=1, routed)           0.000     8.944    u_reg/tmp_reg[11]_i_1_n_0
    SLICE_X41Y42         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     9.278 r  u_reg/tmp_reg[15]_i_1/O[1]
                         net (fo=1, routed)           0.000     9.278    u_reg/tmp_reg[15]_i_1_n_6
    SLICE_X41Y42         FDRE                                         r  u_reg/tmp_reg[13]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      8.000     8.000 r  
    L16                                               0.000     8.000 r  clk (IN)
                         net (fo=0)                   0.000     8.000    clk
    L16                  IBUF (Prop_ibuf_I_O)         0.843     8.843 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.880    10.723    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    10.814 r  clk_IBUF_BUFG_inst/O
                         net (fo=77, routed)          1.578    12.392    u_reg/CLK
    SLICE_X41Y42         FDRE                                         r  u_reg/tmp_reg[13]/C
                         clock pessimism              0.454    12.846    
                         clock uncertainty           -0.035    12.811    
    SLICE_X41Y42         FDRE (Setup_fdre_C_D)        0.062    12.873    u_reg/tmp_reg[13]
  -------------------------------------------------------------------
                         required time                         12.873    
                         arrival time                          -9.278    
  -------------------------------------------------------------------
                         slack                                  3.595    

Slack (MET) :             3.616ns  (required time - arrival time)
  Source:                 u_mult/sum_reg[15]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            u_reg/tmp_reg[15]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (sys_clk_pin rise@8.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.350ns  (logic 2.610ns (60.004%)  route 1.740ns (39.996%))
  Logic Levels:           7  (CARRY4=5 LUT2=2)
  Clock Path Skew:        -0.061ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.392ns = ( 12.392 - 8.000 ) 
    Source Clock Delay      (SCD):    4.907ns
    Clock Pessimism Removal (CPR):    0.454ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    L16                  IBUF (Prop_ibuf_I_O)         0.976     0.976 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.076     3.052    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     3.153 r  clk_IBUF_BUFG_inst/O
                         net (fo=77, routed)          1.754     4.907    u_mult/CLK
    SLICE_X37Y41         FDRE                                         r  u_mult/sum_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y41         FDRE (Prop_fdre_C_Q)         0.456     5.363 r  u_mult/sum_reg[15]/Q
                         net (fo=2, routed)           0.964     6.327    u_mult/R
    SLICE_X40Y39         LUT2 (Prop_lut2_I1_O)        0.124     6.451 r  u_mult/tmp[3]_i_6/O
                         net (fo=1, routed)           0.000     6.451    u_mult/tmp[3]_i_6_n_0
    SLICE_X40Y39         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     7.001 r  u_mult/tmp_reg[3]_i_2/CO[3]
                         net (fo=1, routed)           0.000     7.001    u_mult/tmp_reg[3]_i_2_n_0
    SLICE_X40Y40         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.115 r  u_mult/tmp_reg[7]_i_2/CO[3]
                         net (fo=1, routed)           0.000     7.115    u_mult/tmp_reg[7]_i_2_n_0
    SLICE_X40Y41         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222     7.337 r  u_mult/tmp_reg[11]_i_2/O[0]
                         net (fo=2, routed)           0.776     8.113    u_reg/sum_reg[30][7]
    SLICE_X41Y41         LUT2 (Prop_lut2_I0_O)        0.299     8.412 r  u_reg/tmp[11]_i_6/O
                         net (fo=1, routed)           0.000     8.412    u_reg/tmp[11]_i_6_n_0
    SLICE_X41Y41         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     8.944 r  u_reg/tmp_reg[11]_i_1/CO[3]
                         net (fo=1, routed)           0.000     8.944    u_reg/tmp_reg[11]_i_1_n_0
    SLICE_X41Y42         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313     9.257 r  u_reg/tmp_reg[15]_i_1/O[3]
                         net (fo=1, routed)           0.000     9.257    u_reg/tmp_reg[15]_i_1_n_4
    SLICE_X41Y42         FDRE                                         r  u_reg/tmp_reg[15]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      8.000     8.000 r  
    L16                                               0.000     8.000 r  clk (IN)
                         net (fo=0)                   0.000     8.000    clk
    L16                  IBUF (Prop_ibuf_I_O)         0.843     8.843 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.880    10.723    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    10.814 r  clk_IBUF_BUFG_inst/O
                         net (fo=77, routed)          1.578    12.392    u_reg/CLK
    SLICE_X41Y42         FDRE                                         r  u_reg/tmp_reg[15]/C
                         clock pessimism              0.454    12.846    
                         clock uncertainty           -0.035    12.811    
    SLICE_X41Y42         FDRE (Setup_fdre_C_D)        0.062    12.873    u_reg/tmp_reg[15]
  -------------------------------------------------------------------
                         required time                         12.873    
                         arrival time                          -9.257    
  -------------------------------------------------------------------
                         slack                                  3.616    

Slack (MET) :             3.690ns  (required time - arrival time)
  Source:                 u_mult/sum_reg[15]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            u_reg/tmp_reg[14]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (sys_clk_pin rise@8.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.276ns  (logic 2.536ns (59.311%)  route 1.740ns (40.689%))
  Logic Levels:           7  (CARRY4=5 LUT2=2)
  Clock Path Skew:        -0.061ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.392ns = ( 12.392 - 8.000 ) 
    Source Clock Delay      (SCD):    4.907ns
    Clock Pessimism Removal (CPR):    0.454ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    L16                  IBUF (Prop_ibuf_I_O)         0.976     0.976 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.076     3.052    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     3.153 r  clk_IBUF_BUFG_inst/O
                         net (fo=77, routed)          1.754     4.907    u_mult/CLK
    SLICE_X37Y41         FDRE                                         r  u_mult/sum_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y41         FDRE (Prop_fdre_C_Q)         0.456     5.363 r  u_mult/sum_reg[15]/Q
                         net (fo=2, routed)           0.964     6.327    u_mult/R
    SLICE_X40Y39         LUT2 (Prop_lut2_I1_O)        0.124     6.451 r  u_mult/tmp[3]_i_6/O
                         net (fo=1, routed)           0.000     6.451    u_mult/tmp[3]_i_6_n_0
    SLICE_X40Y39         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     7.001 r  u_mult/tmp_reg[3]_i_2/CO[3]
                         net (fo=1, routed)           0.000     7.001    u_mult/tmp_reg[3]_i_2_n_0
    SLICE_X40Y40         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.115 r  u_mult/tmp_reg[7]_i_2/CO[3]
                         net (fo=1, routed)           0.000     7.115    u_mult/tmp_reg[7]_i_2_n_0
    SLICE_X40Y41         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222     7.337 r  u_mult/tmp_reg[11]_i_2/O[0]
                         net (fo=2, routed)           0.776     8.113    u_reg/sum_reg[30][7]
    SLICE_X41Y41         LUT2 (Prop_lut2_I0_O)        0.299     8.412 r  u_reg/tmp[11]_i_6/O
                         net (fo=1, routed)           0.000     8.412    u_reg/tmp[11]_i_6_n_0
    SLICE_X41Y41         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     8.944 r  u_reg/tmp_reg[11]_i_1/CO[3]
                         net (fo=1, routed)           0.000     8.944    u_reg/tmp_reg[11]_i_1_n_0
    SLICE_X41Y42         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     9.183 r  u_reg/tmp_reg[15]_i_1/O[2]
                         net (fo=1, routed)           0.000     9.183    u_reg/tmp_reg[15]_i_1_n_5
    SLICE_X41Y42         FDRE                                         r  u_reg/tmp_reg[14]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      8.000     8.000 r  
    L16                                               0.000     8.000 r  clk (IN)
                         net (fo=0)                   0.000     8.000    clk
    L16                  IBUF (Prop_ibuf_I_O)         0.843     8.843 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.880    10.723    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    10.814 r  clk_IBUF_BUFG_inst/O
                         net (fo=77, routed)          1.578    12.392    u_reg/CLK
    SLICE_X41Y42         FDRE                                         r  u_reg/tmp_reg[14]/C
                         clock pessimism              0.454    12.846    
                         clock uncertainty           -0.035    12.811    
    SLICE_X41Y42         FDRE (Setup_fdre_C_D)        0.062    12.873    u_reg/tmp_reg[14]
  -------------------------------------------------------------------
                         required time                         12.873    
                         arrival time                          -9.183    
  -------------------------------------------------------------------
                         slack                                  3.690    

Slack (MET) :             3.706ns  (required time - arrival time)
  Source:                 u_mult/sum_reg[15]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            u_reg/tmp_reg[12]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (sys_clk_pin rise@8.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.260ns  (logic 2.520ns (59.159%)  route 1.740ns (40.841%))
  Logic Levels:           7  (CARRY4=5 LUT2=2)
  Clock Path Skew:        -0.061ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.392ns = ( 12.392 - 8.000 ) 
    Source Clock Delay      (SCD):    4.907ns
    Clock Pessimism Removal (CPR):    0.454ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    L16                  IBUF (Prop_ibuf_I_O)         0.976     0.976 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.076     3.052    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     3.153 r  clk_IBUF_BUFG_inst/O
                         net (fo=77, routed)          1.754     4.907    u_mult/CLK
    SLICE_X37Y41         FDRE                                         r  u_mult/sum_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y41         FDRE (Prop_fdre_C_Q)         0.456     5.363 r  u_mult/sum_reg[15]/Q
                         net (fo=2, routed)           0.964     6.327    u_mult/R
    SLICE_X40Y39         LUT2 (Prop_lut2_I1_O)        0.124     6.451 r  u_mult/tmp[3]_i_6/O
                         net (fo=1, routed)           0.000     6.451    u_mult/tmp[3]_i_6_n_0
    SLICE_X40Y39         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     7.001 r  u_mult/tmp_reg[3]_i_2/CO[3]
                         net (fo=1, routed)           0.000     7.001    u_mult/tmp_reg[3]_i_2_n_0
    SLICE_X40Y40         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.115 r  u_mult/tmp_reg[7]_i_2/CO[3]
                         net (fo=1, routed)           0.000     7.115    u_mult/tmp_reg[7]_i_2_n_0
    SLICE_X40Y41         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222     7.337 r  u_mult/tmp_reg[11]_i_2/O[0]
                         net (fo=2, routed)           0.776     8.113    u_reg/sum_reg[30][7]
    SLICE_X41Y41         LUT2 (Prop_lut2_I0_O)        0.299     8.412 r  u_reg/tmp[11]_i_6/O
                         net (fo=1, routed)           0.000     8.412    u_reg/tmp[11]_i_6_n_0
    SLICE_X41Y41         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     8.944 r  u_reg/tmp_reg[11]_i_1/CO[3]
                         net (fo=1, routed)           0.000     8.944    u_reg/tmp_reg[11]_i_1_n_0
    SLICE_X41Y42         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.223     9.167 r  u_reg/tmp_reg[15]_i_1/O[0]
                         net (fo=1, routed)           0.000     9.167    u_reg/tmp_reg[15]_i_1_n_7
    SLICE_X41Y42         FDRE                                         r  u_reg/tmp_reg[12]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      8.000     8.000 r  
    L16                                               0.000     8.000 r  clk (IN)
                         net (fo=0)                   0.000     8.000    clk
    L16                  IBUF (Prop_ibuf_I_O)         0.843     8.843 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.880    10.723    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    10.814 r  clk_IBUF_BUFG_inst/O
                         net (fo=77, routed)          1.578    12.392    u_reg/CLK
    SLICE_X41Y42         FDRE                                         r  u_reg/tmp_reg[12]/C
                         clock pessimism              0.454    12.846    
                         clock uncertainty           -0.035    12.811    
    SLICE_X41Y42         FDRE (Setup_fdre_C_D)        0.062    12.873    u_reg/tmp_reg[12]
  -------------------------------------------------------------------
                         required time                         12.873    
                         arrival time                          -9.167    
  -------------------------------------------------------------------
                         slack                                  3.706    

Slack (MET) :             3.709ns  (required time - arrival time)
  Source:                 u_mult/sum_reg[15]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            u_reg/tmp_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (sys_clk_pin rise@8.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.257ns  (logic 2.517ns (59.130%)  route 1.740ns (40.870%))
  Logic Levels:           6  (CARRY4=4 LUT2=2)
  Clock Path Skew:        -0.061ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.392ns = ( 12.392 - 8.000 ) 
    Source Clock Delay      (SCD):    4.907ns
    Clock Pessimism Removal (CPR):    0.454ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    L16                  IBUF (Prop_ibuf_I_O)         0.976     0.976 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.076     3.052    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     3.153 r  clk_IBUF_BUFG_inst/O
                         net (fo=77, routed)          1.754     4.907    u_mult/CLK
    SLICE_X37Y41         FDRE                                         r  u_mult/sum_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y41         FDRE (Prop_fdre_C_Q)         0.456     5.363 r  u_mult/sum_reg[15]/Q
                         net (fo=2, routed)           0.964     6.327    u_mult/R
    SLICE_X40Y39         LUT2 (Prop_lut2_I1_O)        0.124     6.451 r  u_mult/tmp[3]_i_6/O
                         net (fo=1, routed)           0.000     6.451    u_mult/tmp[3]_i_6_n_0
    SLICE_X40Y39         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     7.001 r  u_mult/tmp_reg[3]_i_2/CO[3]
                         net (fo=1, routed)           0.000     7.001    u_mult/tmp_reg[3]_i_2_n_0
    SLICE_X40Y40         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222     7.223 r  u_mult/tmp_reg[7]_i_2/O[0]
                         net (fo=2, routed)           0.776     7.999    u_reg/sum_reg[30][3]
    SLICE_X41Y40         LUT2 (Prop_lut2_I0_O)        0.299     8.298 r  u_reg/tmp[7]_i_6/O
                         net (fo=1, routed)           0.000     8.298    u_reg/tmp[7]_i_6_n_0
    SLICE_X41Y40         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     8.830 r  u_reg/tmp_reg[7]_i_1/CO[3]
                         net (fo=1, routed)           0.000     8.830    u_reg/tmp_reg[7]_i_1_n_0
    SLICE_X41Y41         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     9.164 r  u_reg/tmp_reg[11]_i_1/O[1]
                         net (fo=1, routed)           0.000     9.164    u_reg/tmp_reg[11]_i_1_n_6
    SLICE_X41Y41         FDRE                                         r  u_reg/tmp_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      8.000     8.000 r  
    L16                                               0.000     8.000 r  clk (IN)
                         net (fo=0)                   0.000     8.000    clk
    L16                  IBUF (Prop_ibuf_I_O)         0.843     8.843 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.880    10.723    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    10.814 r  clk_IBUF_BUFG_inst/O
                         net (fo=77, routed)          1.578    12.392    u_reg/CLK
    SLICE_X41Y41         FDRE                                         r  u_reg/tmp_reg[9]/C
                         clock pessimism              0.454    12.846    
                         clock uncertainty           -0.035    12.811    
    SLICE_X41Y41         FDRE (Setup_fdre_C_D)        0.062    12.873    u_reg/tmp_reg[9]
  -------------------------------------------------------------------
                         required time                         12.873    
                         arrival time                          -9.164    
  -------------------------------------------------------------------
                         slack                                  3.709    

Slack (MET) :             3.730ns  (required time - arrival time)
  Source:                 u_mult/sum_reg[15]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            u_reg/tmp_reg[11]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (sys_clk_pin rise@8.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.236ns  (logic 2.496ns (58.927%)  route 1.740ns (41.073%))
  Logic Levels:           6  (CARRY4=4 LUT2=2)
  Clock Path Skew:        -0.061ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.392ns = ( 12.392 - 8.000 ) 
    Source Clock Delay      (SCD):    4.907ns
    Clock Pessimism Removal (CPR):    0.454ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    L16                  IBUF (Prop_ibuf_I_O)         0.976     0.976 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.076     3.052    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     3.153 r  clk_IBUF_BUFG_inst/O
                         net (fo=77, routed)          1.754     4.907    u_mult/CLK
    SLICE_X37Y41         FDRE                                         r  u_mult/sum_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y41         FDRE (Prop_fdre_C_Q)         0.456     5.363 r  u_mult/sum_reg[15]/Q
                         net (fo=2, routed)           0.964     6.327    u_mult/R
    SLICE_X40Y39         LUT2 (Prop_lut2_I1_O)        0.124     6.451 r  u_mult/tmp[3]_i_6/O
                         net (fo=1, routed)           0.000     6.451    u_mult/tmp[3]_i_6_n_0
    SLICE_X40Y39         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     7.001 r  u_mult/tmp_reg[3]_i_2/CO[3]
                         net (fo=1, routed)           0.000     7.001    u_mult/tmp_reg[3]_i_2_n_0
    SLICE_X40Y40         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222     7.223 r  u_mult/tmp_reg[7]_i_2/O[0]
                         net (fo=2, routed)           0.776     7.999    u_reg/sum_reg[30][3]
    SLICE_X41Y40         LUT2 (Prop_lut2_I0_O)        0.299     8.298 r  u_reg/tmp[7]_i_6/O
                         net (fo=1, routed)           0.000     8.298    u_reg/tmp[7]_i_6_n_0
    SLICE_X41Y40         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     8.830 r  u_reg/tmp_reg[7]_i_1/CO[3]
                         net (fo=1, routed)           0.000     8.830    u_reg/tmp_reg[7]_i_1_n_0
    SLICE_X41Y41         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313     9.143 r  u_reg/tmp_reg[11]_i_1/O[3]
                         net (fo=1, routed)           0.000     9.143    u_reg/tmp_reg[11]_i_1_n_4
    SLICE_X41Y41         FDRE                                         r  u_reg/tmp_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      8.000     8.000 r  
    L16                                               0.000     8.000 r  clk (IN)
                         net (fo=0)                   0.000     8.000    clk
    L16                  IBUF (Prop_ibuf_I_O)         0.843     8.843 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.880    10.723    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    10.814 r  clk_IBUF_BUFG_inst/O
                         net (fo=77, routed)          1.578    12.392    u_reg/CLK
    SLICE_X41Y41         FDRE                                         r  u_reg/tmp_reg[11]/C
                         clock pessimism              0.454    12.846    
                         clock uncertainty           -0.035    12.811    
    SLICE_X41Y41         FDRE (Setup_fdre_C_D)        0.062    12.873    u_reg/tmp_reg[11]
  -------------------------------------------------------------------
                         required time                         12.873    
                         arrival time                          -9.143    
  -------------------------------------------------------------------
                         slack                                  3.730    

Slack (MET) :             3.804ns  (required time - arrival time)
  Source:                 u_mult/sum_reg[15]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            u_reg/tmp_reg[10]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (sys_clk_pin rise@8.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.162ns  (logic 2.422ns (58.197%)  route 1.740ns (41.803%))
  Logic Levels:           6  (CARRY4=4 LUT2=2)
  Clock Path Skew:        -0.061ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.392ns = ( 12.392 - 8.000 ) 
    Source Clock Delay      (SCD):    4.907ns
    Clock Pessimism Removal (CPR):    0.454ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    L16                  IBUF (Prop_ibuf_I_O)         0.976     0.976 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.076     3.052    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     3.153 r  clk_IBUF_BUFG_inst/O
                         net (fo=77, routed)          1.754     4.907    u_mult/CLK
    SLICE_X37Y41         FDRE                                         r  u_mult/sum_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y41         FDRE (Prop_fdre_C_Q)         0.456     5.363 r  u_mult/sum_reg[15]/Q
                         net (fo=2, routed)           0.964     6.327    u_mult/R
    SLICE_X40Y39         LUT2 (Prop_lut2_I1_O)        0.124     6.451 r  u_mult/tmp[3]_i_6/O
                         net (fo=1, routed)           0.000     6.451    u_mult/tmp[3]_i_6_n_0
    SLICE_X40Y39         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     7.001 r  u_mult/tmp_reg[3]_i_2/CO[3]
                         net (fo=1, routed)           0.000     7.001    u_mult/tmp_reg[3]_i_2_n_0
    SLICE_X40Y40         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222     7.223 r  u_mult/tmp_reg[7]_i_2/O[0]
                         net (fo=2, routed)           0.776     7.999    u_reg/sum_reg[30][3]
    SLICE_X41Y40         LUT2 (Prop_lut2_I0_O)        0.299     8.298 r  u_reg/tmp[7]_i_6/O
                         net (fo=1, routed)           0.000     8.298    u_reg/tmp[7]_i_6_n_0
    SLICE_X41Y40         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     8.830 r  u_reg/tmp_reg[7]_i_1/CO[3]
                         net (fo=1, routed)           0.000     8.830    u_reg/tmp_reg[7]_i_1_n_0
    SLICE_X41Y41         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     9.069 r  u_reg/tmp_reg[11]_i_1/O[2]
                         net (fo=1, routed)           0.000     9.069    u_reg/tmp_reg[11]_i_1_n_5
    SLICE_X41Y41         FDRE                                         r  u_reg/tmp_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      8.000     8.000 r  
    L16                                               0.000     8.000 r  clk (IN)
                         net (fo=0)                   0.000     8.000    clk
    L16                  IBUF (Prop_ibuf_I_O)         0.843     8.843 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.880    10.723    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    10.814 r  clk_IBUF_BUFG_inst/O
                         net (fo=77, routed)          1.578    12.392    u_reg/CLK
    SLICE_X41Y41         FDRE                                         r  u_reg/tmp_reg[10]/C
                         clock pessimism              0.454    12.846    
                         clock uncertainty           -0.035    12.811    
    SLICE_X41Y41         FDRE (Setup_fdre_C_D)        0.062    12.873    u_reg/tmp_reg[10]
  -------------------------------------------------------------------
                         required time                         12.873    
                         arrival time                          -9.069    
  -------------------------------------------------------------------
                         slack                                  3.804    

Slack (MET) :             3.820ns  (required time - arrival time)
  Source:                 u_mult/sum_reg[15]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            u_reg/tmp_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (sys_clk_pin rise@8.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.146ns  (logic 2.406ns (58.035%)  route 1.740ns (41.965%))
  Logic Levels:           6  (CARRY4=4 LUT2=2)
  Clock Path Skew:        -0.061ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.392ns = ( 12.392 - 8.000 ) 
    Source Clock Delay      (SCD):    4.907ns
    Clock Pessimism Removal (CPR):    0.454ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    L16                  IBUF (Prop_ibuf_I_O)         0.976     0.976 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.076     3.052    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     3.153 r  clk_IBUF_BUFG_inst/O
                         net (fo=77, routed)          1.754     4.907    u_mult/CLK
    SLICE_X37Y41         FDRE                                         r  u_mult/sum_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y41         FDRE (Prop_fdre_C_Q)         0.456     5.363 r  u_mult/sum_reg[15]/Q
                         net (fo=2, routed)           0.964     6.327    u_mult/R
    SLICE_X40Y39         LUT2 (Prop_lut2_I1_O)        0.124     6.451 r  u_mult/tmp[3]_i_6/O
                         net (fo=1, routed)           0.000     6.451    u_mult/tmp[3]_i_6_n_0
    SLICE_X40Y39         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     7.001 r  u_mult/tmp_reg[3]_i_2/CO[3]
                         net (fo=1, routed)           0.000     7.001    u_mult/tmp_reg[3]_i_2_n_0
    SLICE_X40Y40         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222     7.223 r  u_mult/tmp_reg[7]_i_2/O[0]
                         net (fo=2, routed)           0.776     7.999    u_reg/sum_reg[30][3]
    SLICE_X41Y40         LUT2 (Prop_lut2_I0_O)        0.299     8.298 r  u_reg/tmp[7]_i_6/O
                         net (fo=1, routed)           0.000     8.298    u_reg/tmp[7]_i_6_n_0
    SLICE_X41Y40         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     8.830 r  u_reg/tmp_reg[7]_i_1/CO[3]
                         net (fo=1, routed)           0.000     8.830    u_reg/tmp_reg[7]_i_1_n_0
    SLICE_X41Y41         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.223     9.053 r  u_reg/tmp_reg[11]_i_1/O[0]
                         net (fo=1, routed)           0.000     9.053    u_reg/tmp_reg[11]_i_1_n_7
    SLICE_X41Y41         FDRE                                         r  u_reg/tmp_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      8.000     8.000 r  
    L16                                               0.000     8.000 r  clk (IN)
                         net (fo=0)                   0.000     8.000    clk
    L16                  IBUF (Prop_ibuf_I_O)         0.843     8.843 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.880    10.723    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    10.814 r  clk_IBUF_BUFG_inst/O
                         net (fo=77, routed)          1.578    12.392    u_reg/CLK
    SLICE_X41Y41         FDRE                                         r  u_reg/tmp_reg[8]/C
                         clock pessimism              0.454    12.846    
                         clock uncertainty           -0.035    12.811    
    SLICE_X41Y41         FDRE (Setup_fdre_C_D)        0.062    12.873    u_reg/tmp_reg[8]
  -------------------------------------------------------------------
                         required time                         12.873    
                         arrival time                          -9.053    
  -------------------------------------------------------------------
                         slack                                  3.820    

Slack (MET) :             3.968ns  (required time - arrival time)
  Source:                 u_mult/sum_reg[15]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            u_reg/tmp_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (sys_clk_pin rise@8.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.997ns  (logic 2.257ns (56.471%)  route 1.740ns (43.529%))
  Logic Levels:           5  (CARRY4=3 LUT2=2)
  Clock Path Skew:        -0.062ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.391ns = ( 12.391 - 8.000 ) 
    Source Clock Delay      (SCD):    4.907ns
    Clock Pessimism Removal (CPR):    0.454ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    L16                  IBUF (Prop_ibuf_I_O)         0.976     0.976 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.076     3.052    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     3.153 r  clk_IBUF_BUFG_inst/O
                         net (fo=77, routed)          1.754     4.907    u_mult/CLK
    SLICE_X37Y41         FDRE                                         r  u_mult/sum_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y41         FDRE (Prop_fdre_C_Q)         0.456     5.363 r  u_mult/sum_reg[15]/Q
                         net (fo=2, routed)           0.964     6.327    u_mult/R
    SLICE_X40Y39         LUT2 (Prop_lut2_I1_O)        0.124     6.451 r  u_mult/tmp[3]_i_6/O
                         net (fo=1, routed)           0.000     6.451    u_mult/tmp[3]_i_6_n_0
    SLICE_X40Y39         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     7.001 r  u_mult/tmp_reg[3]_i_2/CO[3]
                         net (fo=1, routed)           0.000     7.001    u_mult/tmp_reg[3]_i_2_n_0
    SLICE_X40Y40         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222     7.223 r  u_mult/tmp_reg[7]_i_2/O[0]
                         net (fo=2, routed)           0.776     7.999    u_reg/sum_reg[30][3]
    SLICE_X41Y40         LUT2 (Prop_lut2_I0_O)        0.299     8.298 r  u_reg/tmp[7]_i_6/O
                         net (fo=1, routed)           0.000     8.298    u_reg/tmp[7]_i_6_n_0
    SLICE_X41Y40         CARRY4 (Prop_carry4_S[0]_O[3])
                                                      0.606     8.904 r  u_reg/tmp_reg[7]_i_1/O[3]
                         net (fo=1, routed)           0.000     8.904    u_reg/tmp_reg[7]_i_1_n_4
    SLICE_X41Y40         FDRE                                         r  u_reg/tmp_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      8.000     8.000 r  
    L16                                               0.000     8.000 r  clk (IN)
                         net (fo=0)                   0.000     8.000    clk
    L16                  IBUF (Prop_ibuf_I_O)         0.843     8.843 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.880    10.723    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    10.814 r  clk_IBUF_BUFG_inst/O
                         net (fo=77, routed)          1.577    12.391    u_reg/CLK
    SLICE_X41Y40         FDRE                                         r  u_reg/tmp_reg[7]/C
                         clock pessimism              0.454    12.845    
                         clock uncertainty           -0.035    12.810    
    SLICE_X41Y40         FDRE (Setup_fdre_C_D)        0.062    12.872    u_reg/tmp_reg[7]
  -------------------------------------------------------------------
                         required time                         12.872    
                         arrival time                          -8.904    
  -------------------------------------------------------------------
                         slack                                  3.968    

Slack (MET) :             4.027ns  (required time - arrival time)
  Source:                 u_mult/sum_reg[15]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            u_reg/tmp_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (sys_clk_pin rise@8.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.938ns  (logic 2.198ns (55.819%)  route 1.740ns (44.181%))
  Logic Levels:           5  (CARRY4=3 LUT2=2)
  Clock Path Skew:        -0.062ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.391ns = ( 12.391 - 8.000 ) 
    Source Clock Delay      (SCD):    4.907ns
    Clock Pessimism Removal (CPR):    0.454ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    L16                  IBUF (Prop_ibuf_I_O)         0.976     0.976 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.076     3.052    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     3.153 r  clk_IBUF_BUFG_inst/O
                         net (fo=77, routed)          1.754     4.907    u_mult/CLK
    SLICE_X37Y41         FDRE                                         r  u_mult/sum_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y41         FDRE (Prop_fdre_C_Q)         0.456     5.363 r  u_mult/sum_reg[15]/Q
                         net (fo=2, routed)           0.964     6.327    u_mult/R
    SLICE_X40Y39         LUT2 (Prop_lut2_I1_O)        0.124     6.451 r  u_mult/tmp[3]_i_6/O
                         net (fo=1, routed)           0.000     6.451    u_mult/tmp[3]_i_6_n_0
    SLICE_X40Y39         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     7.001 r  u_mult/tmp_reg[3]_i_2/CO[3]
                         net (fo=1, routed)           0.000     7.001    u_mult/tmp_reg[3]_i_2_n_0
    SLICE_X40Y40         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222     7.223 r  u_mult/tmp_reg[7]_i_2/O[0]
                         net (fo=2, routed)           0.776     7.999    u_reg/sum_reg[30][3]
    SLICE_X41Y40         LUT2 (Prop_lut2_I0_O)        0.299     8.298 r  u_reg/tmp[7]_i_6/O
                         net (fo=1, routed)           0.000     8.298    u_reg/tmp[7]_i_6_n_0
    SLICE_X41Y40         CARRY4 (Prop_carry4_S[0]_O[2])
                                                      0.547     8.845 r  u_reg/tmp_reg[7]_i_1/O[2]
                         net (fo=1, routed)           0.000     8.845    u_reg/tmp_reg[7]_i_1_n_5
    SLICE_X41Y40         FDRE                                         r  u_reg/tmp_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      8.000     8.000 r  
    L16                                               0.000     8.000 r  clk (IN)
                         net (fo=0)                   0.000     8.000    clk
    L16                  IBUF (Prop_ibuf_I_O)         0.843     8.843 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.880    10.723    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    10.814 r  clk_IBUF_BUFG_inst/O
                         net (fo=77, routed)          1.577    12.391    u_reg/CLK
    SLICE_X41Y40         FDRE                                         r  u_reg/tmp_reg[6]/C
                         clock pessimism              0.454    12.845    
                         clock uncertainty           -0.035    12.810    
    SLICE_X41Y40         FDRE (Setup_fdre_C_D)        0.062    12.872    u_reg/tmp_reg[6]
  -------------------------------------------------------------------
                         required time                         12.872    
                         arrival time                          -8.845    
  -------------------------------------------------------------------
                         slack                                  4.027    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.104ns  (arrival time - required time)
  Source:                 u_mult/mt_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            u_mult/mt_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.238ns  (logic 0.186ns (78.117%)  route 0.052ns (21.883%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.968ns
    Source Clock Delay      (SCD):    1.451ns
    Clock Pessimism Removal (CPR):    0.504ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    L16                  IBUF (Prop_ibuf_I_O)         0.205     0.205 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.627     0.832    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.858 r  clk_IBUF_BUFG_inst/O
                         net (fo=77, routed)          0.593     1.451    u_mult/CLK
    SLICE_X43Y42         FDRE                                         r  u_mult/mt_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y42         FDRE (Prop_fdre_C_Q)         0.141     1.592 r  u_mult/mt_reg[9]/Q
                         net (fo=1, routed)           0.052     1.644    u_mult/mt_reg_n_0_[9]
    SLICE_X42Y42         LUT4 (Prop_lut4_I0_O)        0.045     1.689 r  u_mult/mt[8]_i_1/O
                         net (fo=1, routed)           0.000     1.689    u_mult/p_1_in[8]
    SLICE_X42Y42         FDRE                                         r  u_mult/mt_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    L16                  IBUF (Prop_ibuf_I_O)         0.394     0.394 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.683     1.077    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.106 r  clk_IBUF_BUFG_inst/O
                         net (fo=77, routed)          0.862     1.968    u_mult/CLK
    SLICE_X42Y42         FDRE                                         r  u_mult/mt_reg[8]/C
                         clock pessimism             -0.504     1.464    
    SLICE_X42Y42         FDRE (Hold_fdre_C_D)         0.121     1.585    u_mult/mt_reg[8]
  -------------------------------------------------------------------
                         required time                         -1.585    
                         arrival time                           1.689    
  -------------------------------------------------------------------
                         slack                                  0.104    

Slack (MET) :             0.147ns  (arrival time - required time)
  Source:                 u_mult/mt_reg[14]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            u_mult/mt_reg[13]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.284ns  (logic 0.186ns (65.453%)  route 0.098ns (34.547%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.969ns
    Source Clock Delay      (SCD):    1.452ns
    Clock Pessimism Removal (CPR):    0.501ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    L16                  IBUF (Prop_ibuf_I_O)         0.205     0.205 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.627     0.832    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.858 r  clk_IBUF_BUFG_inst/O
                         net (fo=77, routed)          0.594     1.452    u_mult/CLK
    SLICE_X41Y43         FDRE                                         r  u_mult/mt_reg[14]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y43         FDRE (Prop_fdre_C_Q)         0.141     1.593 r  u_mult/mt_reg[14]/Q
                         net (fo=1, routed)           0.098     1.691    u_mult/mt_reg_n_0_[14]
    SLICE_X42Y43         LUT4 (Prop_lut4_I0_O)        0.045     1.736 r  u_mult/mt[13]_i_1/O
                         net (fo=1, routed)           0.000     1.736    u_mult/p_1_in[13]
    SLICE_X42Y43         FDRE                                         r  u_mult/mt_reg[13]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    L16                  IBUF (Prop_ibuf_I_O)         0.394     0.394 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.683     1.077    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.106 r  clk_IBUF_BUFG_inst/O
                         net (fo=77, routed)          0.863     1.969    u_mult/CLK
    SLICE_X42Y43         FDRE                                         r  u_mult/mt_reg[13]/C
                         clock pessimism             -0.501     1.468    
    SLICE_X42Y43         FDRE (Hold_fdre_C_D)         0.121     1.589    u_mult/mt_reg[13]
  -------------------------------------------------------------------
                         required time                         -1.589    
                         arrival time                           1.736    
  -------------------------------------------------------------------
                         slack                                  0.147    

Slack (MET) :             0.187ns  (arrival time - required time)
  Source:                 u_mult/mt_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            u_mult/mt_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.291ns  (logic 0.209ns (71.796%)  route 0.082ns (28.204%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.968ns
    Source Clock Delay      (SCD):    1.451ns
    Clock Pessimism Removal (CPR):    0.504ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    L16                  IBUF (Prop_ibuf_I_O)         0.205     0.205 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.627     0.832    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.858 r  clk_IBUF_BUFG_inst/O
                         net (fo=77, routed)          0.593     1.451    u_mult/CLK
    SLICE_X42Y42         FDRE                                         r  u_mult/mt_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y42         FDRE (Prop_fdre_C_Q)         0.164     1.615 r  u_mult/mt_reg[5]/Q
                         net (fo=1, routed)           0.082     1.697    u_mult/mt_reg_n_0_[5]
    SLICE_X43Y42         LUT4 (Prop_lut4_I0_O)        0.045     1.742 r  u_mult/mt[4]_i_1/O
                         net (fo=1, routed)           0.000     1.742    u_mult/p_1_in[4]
    SLICE_X43Y42         FDRE                                         r  u_mult/mt_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    L16                  IBUF (Prop_ibuf_I_O)         0.394     0.394 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.683     1.077    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.106 r  clk_IBUF_BUFG_inst/O
                         net (fo=77, routed)          0.862     1.968    u_mult/CLK
    SLICE_X43Y42         FDRE                                         r  u_mult/mt_reg[4]/C
                         clock pessimism             -0.504     1.464    
    SLICE_X43Y42         FDRE (Hold_fdre_C_D)         0.091     1.555    u_mult/mt_reg[4]
  -------------------------------------------------------------------
                         required time                         -1.555    
                         arrival time                           1.742    
  -------------------------------------------------------------------
                         slack                                  0.187    

Slack (MET) :             0.191ns  (arrival time - required time)
  Source:                 u_mult/sum_reg[24]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            u_mult/sum_reg[23]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.296ns  (logic 0.186ns (62.824%)  route 0.110ns (37.176%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.966ns
    Source Clock Delay      (SCD):    1.449ns
    Clock Pessimism Removal (CPR):    0.504ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    L16                  IBUF (Prop_ibuf_I_O)         0.205     0.205 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.627     0.832    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.858 r  clk_IBUF_BUFG_inst/O
                         net (fo=77, routed)          0.591     1.449    u_mult/CLK
    SLICE_X37Y42         FDRE                                         r  u_mult/sum_reg[24]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y42         FDRE (Prop_fdre_C_Q)         0.141     1.590 r  u_mult/sum_reg[24]/Q
                         net (fo=7, routed)           0.110     1.700    u_mult/L[24]
    SLICE_X36Y42         LUT5 (Prop_lut5_I1_O)        0.045     1.745 r  u_mult/sum[23]_i_1/O
                         net (fo=1, routed)           0.000     1.745    u_mult/sum[23]_i_1_n_0
    SLICE_X36Y42         FDRE                                         r  u_mult/sum_reg[23]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    L16                  IBUF (Prop_ibuf_I_O)         0.394     0.394 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.683     1.077    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.106 r  clk_IBUF_BUFG_inst/O
                         net (fo=77, routed)          0.860     1.966    u_mult/CLK
    SLICE_X36Y42         FDRE                                         r  u_mult/sum_reg[23]/C
                         clock pessimism             -0.504     1.462    
    SLICE_X36Y42         FDRE (Hold_fdre_C_D)         0.092     1.554    u_mult/sum_reg[23]
  -------------------------------------------------------------------
                         required time                         -1.554    
                         arrival time                           1.745    
  -------------------------------------------------------------------
                         slack                                  0.191    

Slack (MET) :             0.192ns  (arrival time - required time)
  Source:                 u_mult/ready_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            u_ctrl/write_acc_reg/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.300ns  (logic 0.186ns (61.935%)  route 0.114ns (38.065%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.967ns
    Source Clock Delay      (SCD):    1.450ns
    Clock Pessimism Removal (CPR):    0.501ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    L16                  IBUF (Prop_ibuf_I_O)         0.205     0.205 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.627     0.832    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.858 r  clk_IBUF_BUFG_inst/O
                         net (fo=77, routed)          0.592     1.450    u_mult/CLK
    SLICE_X39Y44         FDRE                                         r  u_mult/ready_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y44         FDRE (Prop_fdre_C_Q)         0.141     1.591 r  u_mult/ready_reg/Q
                         net (fo=3, routed)           0.114     1.705    u_ctrl/ready
    SLICE_X37Y44         LUT3 (Prop_lut3_I1_O)        0.045     1.750 r  u_ctrl/write_acc/O
                         net (fo=1, routed)           0.000     1.750    u_ctrl/write_acc_n_0
    SLICE_X37Y44         FDRE                                         r  u_ctrl/write_acc_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    L16                  IBUF (Prop_ibuf_I_O)         0.394     0.394 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.683     1.077    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.106 r  clk_IBUF_BUFG_inst/O
                         net (fo=77, routed)          0.861     1.967    u_ctrl/CLK
    SLICE_X37Y44         FDRE                                         r  u_ctrl/write_acc_reg/C
                         clock pessimism             -0.501     1.466    
    SLICE_X37Y44         FDRE (Hold_fdre_C_D)         0.092     1.558    u_ctrl/write_acc_reg
  -------------------------------------------------------------------
                         required time                         -1.558    
                         arrival time                           1.750    
  -------------------------------------------------------------------
                         slack                                  0.192    

Slack (MET) :             0.219ns  (arrival time - required time)
  Source:                 u_mult/sum_reg[16]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            u_mult/sum_reg[15]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.311ns  (logic 0.186ns (59.888%)  route 0.125ns (40.112%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.966ns
    Source Clock Delay      (SCD):    1.449ns
    Clock Pessimism Removal (CPR):    0.517ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    L16                  IBUF (Prop_ibuf_I_O)         0.205     0.205 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.627     0.832    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.858 r  clk_IBUF_BUFG_inst/O
                         net (fo=77, routed)          0.591     1.449    u_mult/CLK
    SLICE_X37Y41         FDRE                                         r  u_mult/sum_reg[16]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y41         FDRE (Prop_fdre_C_Q)         0.141     1.590 r  u_mult/sum_reg[16]/Q
                         net (fo=8, routed)           0.125     1.714    u_mult/L[16]
    SLICE_X37Y41         LUT5 (Prop_lut5_I1_O)        0.045     1.759 r  u_mult/sum[15]_i_1/O
                         net (fo=1, routed)           0.000     1.759    u_mult/sum[15]_i_1_n_0
    SLICE_X37Y41         FDRE                                         r  u_mult/sum_reg[15]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    L16                  IBUF (Prop_ibuf_I_O)         0.394     0.394 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.683     1.077    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.106 r  clk_IBUF_BUFG_inst/O
                         net (fo=77, routed)          0.860     1.966    u_mult/CLK
    SLICE_X37Y41         FDRE                                         r  u_mult/sum_reg[15]/C
                         clock pessimism             -0.517     1.449    
    SLICE_X37Y41         FDRE (Hold_fdre_C_D)         0.092     1.541    u_mult/sum_reg[15]
  -------------------------------------------------------------------
                         required time                         -1.541    
                         arrival time                           1.759    
  -------------------------------------------------------------------
                         slack                                  0.219    

Slack (MET) :             0.230ns  (arrival time - required time)
  Source:                 u_ctrl/start_mpy_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            u_mult/mt_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.338ns  (logic 0.186ns (54.981%)  route 0.152ns (45.019%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.967ns
    Source Clock Delay      (SCD):    1.450ns
    Clock Pessimism Removal (CPR):    0.501ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    L16                  IBUF (Prop_ibuf_I_O)         0.205     0.205 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.627     0.832    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.858 r  clk_IBUF_BUFG_inst/O
                         net (fo=77, routed)          0.592     1.450    u_ctrl/CLK
    SLICE_X37Y44         FDRE                                         r  u_ctrl/start_mpy_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y44         FDRE (Prop_fdre_C_Q)         0.141     1.591 r  u_ctrl/start_mpy_reg/Q
                         net (fo=20, routed)          0.152     1.743    u_mult/start_mpy
    SLICE_X37Y43         LUT4 (Prop_lut4_I2_O)        0.045     1.788 r  u_mult/mt[3]_i_1/O
                         net (fo=1, routed)           0.000     1.788    u_mult/p_1_in[3]
    SLICE_X37Y43         FDRE                                         r  u_mult/mt_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    L16                  IBUF (Prop_ibuf_I_O)         0.394     0.394 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.683     1.077    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.106 r  clk_IBUF_BUFG_inst/O
                         net (fo=77, routed)          0.861     1.967    u_mult/CLK
    SLICE_X37Y43         FDRE                                         r  u_mult/mt_reg[3]/C
                         clock pessimism             -0.501     1.466    
    SLICE_X37Y43         FDRE (Hold_fdre_C_D)         0.092     1.558    u_mult/mt_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.558    
                         arrival time                           1.788    
  -------------------------------------------------------------------
                         slack                                  0.230    

Slack (MET) :             0.233ns  (arrival time - required time)
  Source:                 u_ctrl/start_mpy_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            u_mult/mt_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.341ns  (logic 0.186ns (54.498%)  route 0.155ns (45.502%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.967ns
    Source Clock Delay      (SCD):    1.450ns
    Clock Pessimism Removal (CPR):    0.501ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    L16                  IBUF (Prop_ibuf_I_O)         0.205     0.205 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.627     0.832    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.858 r  clk_IBUF_BUFG_inst/O
                         net (fo=77, routed)          0.592     1.450    u_ctrl/CLK
    SLICE_X37Y44         FDRE                                         r  u_ctrl/start_mpy_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y44         FDRE (Prop_fdre_C_Q)         0.141     1.591 r  u_ctrl/start_mpy_reg/Q
                         net (fo=20, routed)          0.155     1.746    u_mult/start_mpy
    SLICE_X37Y43         LUT4 (Prop_lut4_I2_O)        0.045     1.791 r  u_mult/mt[0]_i_1/O
                         net (fo=1, routed)           0.000     1.791    u_mult/p_1_in[0]
    SLICE_X37Y43         FDRE                                         r  u_mult/mt_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    L16                  IBUF (Prop_ibuf_I_O)         0.394     0.394 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.683     1.077    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.106 r  clk_IBUF_BUFG_inst/O
                         net (fo=77, routed)          0.861     1.967    u_mult/CLK
    SLICE_X37Y43         FDRE                                         r  u_mult/mt_reg[0]/C
                         clock pessimism             -0.501     1.466    
    SLICE_X37Y43         FDRE (Hold_fdre_C_D)         0.092     1.558    u_mult/mt_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.558    
                         arrival time                           1.791    
  -------------------------------------------------------------------
                         slack                                  0.233    

Slack (MET) :             0.250ns  (arrival time - required time)
  Source:                 u_mult/mt_reg[13]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            u_mult/mt_reg[12]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.371ns  (logic 0.209ns (56.318%)  route 0.162ns (43.682%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.969ns
    Source Clock Delay      (SCD):    1.452ns
    Clock Pessimism Removal (CPR):    0.517ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    L16                  IBUF (Prop_ibuf_I_O)         0.205     0.205 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.627     0.832    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.858 r  clk_IBUF_BUFG_inst/O
                         net (fo=77, routed)          0.594     1.452    u_mult/CLK
    SLICE_X42Y43         FDRE                                         r  u_mult/mt_reg[13]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y43         FDRE (Prop_fdre_C_Q)         0.164     1.616 r  u_mult/mt_reg[13]/Q
                         net (fo=1, routed)           0.162     1.778    u_mult/mt_reg_n_0_[13]
    SLICE_X42Y43         LUT4 (Prop_lut4_I0_O)        0.045     1.823 r  u_mult/mt[12]_i_1/O
                         net (fo=1, routed)           0.000     1.823    u_mult/p_1_in[12]
    SLICE_X42Y43         FDRE                                         r  u_mult/mt_reg[12]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    L16                  IBUF (Prop_ibuf_I_O)         0.394     0.394 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.683     1.077    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.106 r  clk_IBUF_BUFG_inst/O
                         net (fo=77, routed)          0.863     1.969    u_mult/CLK
    SLICE_X42Y43         FDRE                                         r  u_mult/mt_reg[12]/C
                         clock pessimism             -0.517     1.452    
    SLICE_X42Y43         FDRE (Hold_fdre_C_D)         0.121     1.573    u_mult/mt_reg[12]
  -------------------------------------------------------------------
                         required time                         -1.573    
                         arrival time                           1.823    
  -------------------------------------------------------------------
                         slack                                  0.250    

Slack (MET) :             0.250ns  (arrival time - required time)
  Source:                 u_mult/mt_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            u_mult/mt_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.371ns  (logic 0.209ns (56.318%)  route 0.162ns (43.682%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.968ns
    Source Clock Delay      (SCD):    1.451ns
    Clock Pessimism Removal (CPR):    0.517ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    L16                  IBUF (Prop_ibuf_I_O)         0.205     0.205 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.627     0.832    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.858 r  clk_IBUF_BUFG_inst/O
                         net (fo=77, routed)          0.593     1.451    u_mult/CLK
    SLICE_X42Y42         FDRE                                         r  u_mult/mt_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y42         FDRE (Prop_fdre_C_Q)         0.164     1.615 r  u_mult/mt_reg[8]/Q
                         net (fo=1, routed)           0.162     1.777    u_mult/mt_reg_n_0_[8]
    SLICE_X42Y42         LUT4 (Prop_lut4_I0_O)        0.045     1.822 r  u_mult/mt[7]_i_1/O
                         net (fo=1, routed)           0.000     1.822    u_mult/p_1_in[7]
    SLICE_X42Y42         FDRE                                         r  u_mult/mt_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    L16                  IBUF (Prop_ibuf_I_O)         0.394     0.394 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.683     1.077    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.106 r  clk_IBUF_BUFG_inst/O
                         net (fo=77, routed)          0.862     1.968    u_mult/CLK
    SLICE_X42Y42         FDRE                                         r  u_mult/mt_reg[7]/C
                         clock pessimism             -0.517     1.451    
    SLICE_X42Y42         FDRE (Hold_fdre_C_D)         0.121     1.572    u_mult/mt_reg[7]
  -------------------------------------------------------------------
                         required time                         -1.572    
                         arrival time                           1.822    
  -------------------------------------------------------------------
                         slack                                  0.250    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk_pin
Waveform(ns):       { 0.000 4.000 }
Period(ns):         8.000
Sources:            { clk }

Check Type        Corner  Lib Pin  Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period        n/a     BUFG/I   n/a            2.155         8.000       5.845      BUFGCTRL_X0Y16  clk_IBUF_BUFG_inst/I
Min Period        n/a     FDRE/C   n/a            1.000         8.000       7.000      SLICE_X40Y44    u_mult/count_reg[0]/C
Min Period        n/a     FDRE/C   n/a            1.000         8.000       7.000      SLICE_X40Y44    u_mult/count_reg[1]/C
Min Period        n/a     FDRE/C   n/a            1.000         8.000       7.000      SLICE_X40Y44    u_mult/count_reg[2]/C
Min Period        n/a     FDRE/C   n/a            1.000         8.000       7.000      SLICE_X40Y44    u_mult/count_reg[3]/C
Min Period        n/a     FDRE/C   n/a            1.000         8.000       7.000      SLICE_X41Y44    u_mult/count_reg[4]/C
Min Period        n/a     FDRE/C   n/a            1.000         8.000       7.000      SLICE_X40Y40    u_mult/mn_reg[0]/C
Min Period        n/a     FDRE/C   n/a            1.000         8.000       7.000      SLICE_X39Y41    u_mult/mn_reg[10]/C
Min Period        n/a     FDRE/C   n/a            1.000         8.000       7.000      SLICE_X39Y41    u_mult/mn_reg[11]/C
Min Period        n/a     FDRE/C   n/a            1.000         8.000       7.000      SLICE_X39Y41    u_mult/mn_reg[12]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         4.000       3.500      SLICE_X40Y40    u_mult/mn_reg[0]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         4.000       3.500      SLICE_X40Y41    u_mult/mn_reg[14]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         4.000       3.500      SLICE_X40Y40    u_mult/mn_reg[1]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         4.000       3.500      SLICE_X40Y40    u_mult/mn_reg[2]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         4.000       3.500      SLICE_X40Y41    u_mult/mn_reg[7]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         4.000       3.500      SLICE_X40Y41    u_mult/mn_reg[8]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         4.000       3.500      SLICE_X40Y41    u_mult/mn_reg[9]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         4.000       3.500      SLICE_X43Y42    u_mult/mt_reg[4]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         4.000       3.500      SLICE_X42Y42    u_mult/mt_reg[5]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         4.000       3.500      SLICE_X42Y42    u_mult/mt_reg[6]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         4.000       3.500      SLICE_X40Y44    u_mult/count_reg[0]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         4.000       3.500      SLICE_X40Y44    u_mult/count_reg[1]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         4.000       3.500      SLICE_X40Y44    u_mult/count_reg[2]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         4.000       3.500      SLICE_X40Y44    u_mult/count_reg[3]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         4.000       3.500      SLICE_X41Y44    u_mult/count_reg[4]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         4.000       3.500      SLICE_X40Y40    u_mult/mn_reg[0]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         4.000       3.500      SLICE_X39Y41    u_mult/mn_reg[10]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         4.000       3.500      SLICE_X39Y41    u_mult/mn_reg[11]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         4.000       3.500      SLICE_X39Y41    u_mult/mn_reg[12]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         4.000       3.500      SLICE_X39Y41    u_mult/mn_reg[13]/C



