[submodule "verilog-uart"]
	path = verilog-uart
	url = https://github.com/alexforencich/verilog-uart.git
