;redcode
;assert 1
	SPL 0, @-2
	CMP -207, <-120
	MOV -1, <-20
	MOV -4, <-20
	DJN -1, @-20
	DJN -1, @-20
	DAT #-1, #-20
	MOV -3, <20
	SLT 121, 100
	SUB #0, -80
	SUB @121, 103
	SUB #0, -80
	SUB @121, 103
	SUB @121, 103
	JMN @12, #200
	SUB 0, <12
	JMN @0, -80
	ADD #220, 0
	JMN <121, 103
	SPL @0, -80
	DJN -1, @-20
	SUB @121, 103
	SUB #0, -80
	ADD 0, 9
	SUB -1, <-1
	JMN @0, -80
	ADD #220, 0
	SLT 0, @800
	ADD #220, 0
	SLT 0, @800
	SUB 100, 10
	SUB -1, <-20
	SUB -1, <-20
	DJN -1, @-20
	SUB -1, <-20
	DJN -1, @-20
	MOV -3, <20
	SPL @0, -80
	SPL 0, @-2
	MOV -4, <-20
	MOV -3, <20
	SPL @0, -80
	JMP -4, @-620
	MOV -4, <-20
	CMP -207, <-120
	SPL @0, -80
	JMP -4, @-620
	MOV -4, <-20
	ADD 210, 60
	SPL 0, @-2
	MOV -4, <-20
