#-----------------------------------------------------------
# Vivado v2019.2 (64-bit)
# SW Build 2708876 on Wed Nov  6 21:40:23 MST 2019
# IP Build 2700528 on Thu Nov  7 00:09:20 MST 2019
# Start of session at: Thu May 28 14:52:33 2020
# Process ID: 16184
# Current directory: D:/VivadoProject/COD/Lab3/Single_Cycle_CPU
# Command line: vivado.exe -gui_launcher_event rodinguilauncherevent8696 D:\VivadoProject\COD\Lab3\Single_Cycle_CPU\Single_Cycle_CPU.xpr
# Log file: D:/VivadoProject/COD/Lab3/Single_Cycle_CPU/vivado.log
# Journal file: D:/VivadoProject/COD/Lab3/Single_Cycle_CPU\vivado.jou
#-----------------------------------------------------------
start_gui
open_project D:/VivadoProject/COD/Lab3/Single_Cycle_CPU/Single_Cycle_CPU.xpr
Scanning sources...
Finished scanning sources
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'E:/Xilinx/Vivado/2019.2/data/ip'.
open_project: Time (s): cpu = 00:00:21 ; elapsed = 00:00:10 . Memory (MB): peak = 915.461 ; gain = 204.848
update_compile_order -fileset sources_1
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/VivadoProject/COD/Lab3/Single_Cycle_CPU/Single_Cycle_CPU.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File 'E:/Xilinx/Vivado/2019.2/data/xsim/xsim.ini' copied to run dir:'D:/VivadoProject/COD/Lab3/Single_Cycle_CPU/Single_Cycle_CPU.sim/sim_1/behav/xsim'
INFO: [SIM-utils-54] Inspecting design source files for 'dbu_tb_TA' in fileset 'sim_1'...
INFO: [SIM-utils-43] Exported 'D:/VivadoProject/COD/Lab3/Single_Cycle_CPU/Single_Cycle_CPU.sim/sim_1/behav/xsim/dist_instruction_memory_256x32.mif'
INFO: [SIM-utils-43] Exported 'D:/VivadoProject/COD/Lab3/Single_Cycle_CPU/Single_Cycle_CPU.sim/sim_1/behav/xsim/ins.coe'
INFO: [SIM-utils-43] Exported 'D:/VivadoProject/COD/Lab3/Single_Cycle_CPU/Single_Cycle_CPU.sim/sim_1/behav/xsim/dist_memory_256x32.mif'
INFO: [SIM-utils-43] Exported 'D:/VivadoProject/COD/Lab3/Single_Cycle_CPU/Single_Cycle_CPU.sim/sim_1/behav/xsim/data.coe'
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'D:/VivadoProject/COD/Lab3/Single_Cycle_CPU/Single_Cycle_CPU.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj dbu_tb_TA_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/VivadoProject/COD/Lab3/Single_Cycle_CPU/Single_Cycle_CPU.srcs/sources_1/ip/dist_memory_256x32/sim/dist_memory_256x32.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module dist_memory_256x32
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/VivadoProject/COD/Lab3/Single_Cycle_CPU/Single_Cycle_CPU.srcs/sources_1/ip/dist_instruction_memory_256x32/sim/dist_instruction_memory_256x32.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module dist_instruction_memory_256x32
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/VivadoProject/COD/Lab3/Single_Cycle_CPU/Single_Cycle_CPU.srcs/sources_1/imports/new/ALU.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ALU
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/VivadoProject/COD/Lab3/Single_Cycle_CPU/Single_Cycle_CPU.srcs/sources_1/new/control_unit.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module control_unit
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/VivadoProject/COD/Lab3/Single_Cycle_CPU/Single_Cycle_CPU.srcs/sources_1/new/cpu_one_circle.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module cpu_one_circle
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/VivadoProject/COD/Lab3/Single_Cycle_CPU/Single_Cycle_CPU.srcs/sources_1/new/dbu.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module dbu
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/VivadoProject/COD/Lab3/Single_Cycle_CPU/Single_Cycle_CPU.srcs/sources_1/imports/new/edge_taker.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module edge_taker
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/VivadoProject/COD/Lab3/Single_Cycle_CPU/Single_Cycle_CPU.srcs/sources_1/new/nixietube.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module nixietube
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/VivadoProject/COD/Lab3/Single_Cycle_CPU/Single_Cycle_CPU.srcs/sources_1/new/register_file.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module register_file
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/VivadoProject/COD/Lab3/Single_Cycle_CPU/Single_Cycle_CPU.srcs/sim_1/new/dbu_tb_TA.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module dbu_tb_TA
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'D:/VivadoProject/COD/Lab3/Single_Cycle_CPU/Single_Cycle_CPU.sim/sim_1/behav/xsim'
"xelab -wto cddfca8622214ec2a777651aea810133 --incr --debug typical --relax --mt 2 -L dist_mem_gen_v8_0_13 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot dbu_tb_TA_behav xil_defaultlib.dbu_tb_TA xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator 2019.2
Copyright 1986-1999, 2001-2019 Xilinx, Inc. All Rights Reserved.
Running: E:/Xilinx/Vivado/2019.2/bin/unwrapped/win64.o/xelab.exe -wto cddfca8622214ec2a777651aea810133 --incr --debug typical --relax --mt 2 -L dist_mem_gen_v8_0_13 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot dbu_tb_TA_behav xil_defaultlib.dbu_tb_TA xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 8 for port 'dpra' [D:/VivadoProject/COD/Lab3/Single_Cycle_CPU/Single_Cycle_CPU.srcs/sources_1/new/cpu_one_circle.v:112]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.edge_taker
Compiling module dist_mem_gen_v8_0_13.dist_mem_gen_v8_0_13(C_FAMILY="a...
Compiling module xil_defaultlib.dist_instruction_memory_256x32
Compiling module xil_defaultlib.register_file
Compiling module xil_defaultlib.ALU
Compiling module dist_mem_gen_v8_0_13.dist_mem_gen_v8_0_13(C_FAMILY="a...
Compiling module xil_defaultlib.dist_memory_256x32
Compiling module xil_defaultlib.control_unit
Compiling module xil_defaultlib.cpu_one_circle
Compiling module xil_defaultlib.nixietube
Compiling module xil_defaultlib.dbu
Compiling module xil_defaultlib.dbu_tb_TA
Compiling module xil_defaultlib.glbl
Built simulation snapshot dbu_tb_TA_behav

****** Webtalk v2019.2 (64-bit)
  **** SW Build 2708876 on Wed Nov  6 21:40:23 MST 2019
  **** IP Build 2700528 on Thu Nov  7 00:09:20 MST 2019
    ** Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.

source D:/VivadoProject/COD/Lab3/Single_Cycle_CPU/Single_Cycle_CPU.sim/sim_1/behav/xsim/xsim.dir/dbu_tb_TA_behav/webtalk/xsim_webtalk.tcl -notrace
INFO: [Common 17-186] 'D:/VivadoProject/COD/Lab3/Single_Cycle_CPU/Single_Cycle_CPU.sim/sim_1/behav/xsim/xsim.dir/dbu_tb_TA_behav/webtalk/usage_statistics_ext_xsim.xml' has been successfully sent to Xilinx on Thu May 28 14:53:31 2020. For additional details about this file, please refer to the WebTalk help file at E:/Xilinx/Vivado/2019.2/doc/webtalk_introduction.html.
INFO: [Common 17-206] Exiting Webtalk at Thu May 28 14:53:31 2020...
run_program: Time (s): cpu = 00:00:01 ; elapsed = 00:00:08 . Memory (MB): peak = 1008.832 ; gain = 0.000
INFO: [USF-XSim-69] 'elaborate' step finished in '9' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'D:/VivadoProject/COD/Lab3/Single_Cycle_CPU/Single_Cycle_CPU.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "dbu_tb_TA_behav -key {Behavioral:sim_1:Functional:dbu_tb_TA} -tclbatch {dbu_tb_TA.tcl} -view {D:/VivadoProject/COD/Lab3/Single_Cycle_CPU/dbu_tb_TA_behav.wcfg} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2019.2
Time resolution is 1 ps
open_wave_config D:/VivadoProject/COD/Lab3/Single_Cycle_CPU/dbu_tb_TA_behav.wcfg
WARNING: Simulation object /cpu_one_circle_tb_TA/cpu_one_circle/clk was not found in the design.
WARNING: Simulation object /cpu_one_circle_tb_TA/cpu_one_circle/rst was not found in the design.
WARNING: Simulation object /cpu_one_circle_tb_TA/cpu_one_circle/dbu_run was not found in the design.
WARNING: Simulation object /cpu_one_circle_tb_TA/cpu_one_circle/dbu_mem_rf_addr was not found in the design.
WARNING: Simulation object /cpu_one_circle_tb_TA/cpu_one_circle/dbu_rf_data was not found in the design.
WARNING: Simulation object /cpu_one_circle_tb_TA/cpu_one_circle/dbu_mem_data was not found in the design.
WARNING: Simulation object /cpu_one_circle_tb_TA/cpu_one_circle/dbu_pc_in was not found in the design.
WARNING: Simulation object /cpu_one_circle_tb_TA/cpu_one_circle/dbu_pc was not found in the design.
WARNING: Simulation object /cpu_one_circle_tb_TA/cpu_one_circle/dbu_instr was not found in the design.
WARNING: Simulation object /cpu_one_circle_tb_TA/cpu_one_circle/dbu_rf_rd1 was not found in the design.
WARNING: Simulation object /cpu_one_circle_tb_TA/cpu_one_circle/dbu_rf_rd2 was not found in the design.
WARNING: Simulation object /cpu_one_circle_tb_TA/cpu_one_circle/dbu_alu_y was not found in the design.
WARNING: Simulation object /cpu_one_circle_tb_TA/cpu_one_circle/dbu_mem_rd was not found in the design.
WARNING: Simulation object /cpu_one_circle_tb_TA/cpu_one_circle/dbu_status was not found in the design.
WARNING: Simulation object /cpu_one_circle_tb_TA/cpu_one_circle/pc was not found in the design.
WARNING: Simulation object /cpu_one_circle_tb_TA/cpu_one_circle/instr was not found in the design.
WARNING: Simulation object /cpu_one_circle_tb_TA/cpu_one_circle/rf_rd1 was not found in the design.
WARNING: Simulation object /cpu_one_circle_tb_TA/cpu_one_circle/rf_rd2 was not found in the design.
WARNING: Simulation object /cpu_one_circle_tb_TA/cpu_one_circle/rf_wd was not found in the design.
WARNING: Simulation object /cpu_one_circle_tb_TA/cpu_one_circle/mem_rd was not found in the design.
WARNING: Simulation object /cpu_one_circle_tb_TA/cpu_one_circle/alu_b was not found in the design.
WARNING: Simulation object /cpu_one_circle_tb_TA/cpu_one_circle/alu_y was not found in the design.
WARNING: Simulation object /cpu_one_circle_tb_TA/cpu_one_circle/instr_imm was not found in the design.
WARNING: Simulation object /cpu_one_circle_tb_TA/cpu_one_circle/pc_in was not found in the design.
WARNING: Simulation object /cpu_one_circle_tb_TA/cpu_one_circle/rf_write_register was not found in the design.
WARNING: Simulation object /cpu_one_circle_tb_TA/cpu_one_circle/mem_addr was not found in the design.
WARNING: Simulation object /cpu_one_circle_tb_TA/cpu_one_circle/opcode was not found in the design.
WARNING: Simulation object /cpu_one_circle_tb_TA/cpu_one_circle/funct was not found in the design.
WARNING: Simulation object /cpu_one_circle_tb_TA/cpu_one_circle/reg_dst was not found in the design.
WARNING: Simulation object /cpu_one_circle_tb_TA/cpu_one_circle/reg_write was not found in the design.
WARNING: Simulation object /cpu_one_circle_tb_TA/cpu_one_circle/mem_read was not found in the design.
WARNING: Simulation object /cpu_one_circle_tb_TA/cpu_one_circle/mem_to_reg was not found in the design.
WARNING: Simulation object /cpu_one_circle_tb_TA/cpu_one_circle/mem_write was not found in the design.
WARNING: Simulation object /cpu_one_circle_tb_TA/cpu_one_circle/alu_op was not found in the design.
WARNING: Simulation object /cpu_one_circle_tb_TA/cpu_one_circle/alu_src was not found in the design.
WARNING: Simulation object /cpu_one_circle_tb_TA/cpu_one_circle/alu_zero was not found in the design.
WARNING: Simulation object /cpu_one_circle_tb_TA/cpu_one_circle/pc_plus4 was not found in the design.
WARNING: Simulation object /cpu_one_circle_tb_TA/cpu_one_circle/instr25_0_sll2 was not found in the design.
WARNING: Simulation object /cpu_one_circle_tb_TA/cpu_one_circle/ADD_op was not found in the design.
WARNING: Simulation object /cpu_one_circle_tb_TA/cpu_one_circle/ADD_funct was not found in the design.
WARNING: Simulation object /cpu_one_circle_tb_TA/cpu_one_circle/ADDI_op was not found in the design.
WARNING: Simulation object /cpu_one_circle_tb_TA/cpu_one_circle/LW_op was not found in the design.
WARNING: Simulation object /cpu_one_circle_tb_TA/cpu_one_circle/SW_op was not found in the design.
WARNING: Simulation object /cpu_one_circle_tb_TA/cpu_one_circle/BEQ_op was not found in the design.
WARNING: Simulation object /cpu_one_circle_tb_TA/cpu_one_circle/J_op was not found in the design.
source dbu_tb_TA.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
WARNING: This core is supplied with a behavioral model. To model cycle-accurate behavior you must run timing simulation.
WARNING: This core is supplied with a behavioral model. To model cycle-accurate behavior you must run timing simulation.
INFO: [USF-XSim-96] XSim completed. Design snapshot 'dbu_tb_TA_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:13 ; elapsed = 00:00:16 . Memory (MB): peak = 1008.832 ; gain = 0.000
run all
$finish called at time : 3400 ns : File "D:/VivadoProject/COD/Lab3/Single_Cycle_CPU/Single_Cycle_CPU.srcs/sim_1/new/dbu_tb_TA.v" Line 108
relaunch_sim
Command: launch_simulation -simset sim_1 -mode behavioral
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/VivadoProject/COD/Lab3/Single_Cycle_CPU/Single_Cycle_CPU.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File 'E:/Xilinx/Vivado/2019.2/data/xsim/xsim.ini' copied to run dir:'D:/VivadoProject/COD/Lab3/Single_Cycle_CPU/Single_Cycle_CPU.sim/sim_1/behav/xsim'
INFO: [SIM-utils-54] Inspecting design source files for 'dbu_tb_TA' in fileset 'sim_1'...
INFO: [SIM-utils-43] Exported 'D:/VivadoProject/COD/Lab3/Single_Cycle_CPU/Single_Cycle_CPU.sim/sim_1/behav/xsim/dist_instruction_memory_256x32.mif'
INFO: [SIM-utils-43] Exported 'D:/VivadoProject/COD/Lab3/Single_Cycle_CPU/Single_Cycle_CPU.sim/sim_1/behav/xsim/ins.coe'
INFO: [SIM-utils-43] Exported 'D:/VivadoProject/COD/Lab3/Single_Cycle_CPU/Single_Cycle_CPU.sim/sim_1/behav/xsim/dist_memory_256x32.mif'
INFO: [SIM-utils-43] Exported 'D:/VivadoProject/COD/Lab3/Single_Cycle_CPU/Single_Cycle_CPU.sim/sim_1/behav/xsim/data.coe'
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'D:/VivadoProject/COD/Lab3/Single_Cycle_CPU/Single_Cycle_CPU.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj dbu_tb_TA_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/VivadoProject/COD/Lab3/Single_Cycle_CPU/Single_Cycle_CPU.srcs/sources_1/ip/dist_memory_256x32/sim/dist_memory_256x32.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module dist_memory_256x32
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/VivadoProject/COD/Lab3/Single_Cycle_CPU/Single_Cycle_CPU.srcs/sources_1/ip/dist_instruction_memory_256x32/sim/dist_instruction_memory_256x32.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module dist_instruction_memory_256x32
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/VivadoProject/COD/Lab3/Single_Cycle_CPU/Single_Cycle_CPU.srcs/sources_1/imports/new/ALU.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ALU
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/VivadoProject/COD/Lab3/Single_Cycle_CPU/Single_Cycle_CPU.srcs/sources_1/new/control_unit.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module control_unit
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/VivadoProject/COD/Lab3/Single_Cycle_CPU/Single_Cycle_CPU.srcs/sources_1/new/cpu_one_circle.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module cpu_one_circle
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/VivadoProject/COD/Lab3/Single_Cycle_CPU/Single_Cycle_CPU.srcs/sources_1/new/dbu.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module dbu
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/VivadoProject/COD/Lab3/Single_Cycle_CPU/Single_Cycle_CPU.srcs/sources_1/imports/new/edge_taker.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module edge_taker
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/VivadoProject/COD/Lab3/Single_Cycle_CPU/Single_Cycle_CPU.srcs/sources_1/new/nixietube.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module nixietube
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/VivadoProject/COD/Lab3/Single_Cycle_CPU/Single_Cycle_CPU.srcs/sources_1/new/register_file.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module register_file
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/VivadoProject/COD/Lab3/Single_Cycle_CPU/Single_Cycle_CPU.srcs/sim_1/new/dbu_tb_TA.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module dbu_tb_TA
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
Command: launch_simulation -simset sim_1 -mode behavioral
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/VivadoProject/COD/Lab3/Single_Cycle_CPU/Single_Cycle_CPU.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'D:/VivadoProject/COD/Lab3/Single_Cycle_CPU/Single_Cycle_CPU.sim/sim_1/behav/xsim'
"xelab -wto cddfca8622214ec2a777651aea810133 --incr --debug typical --relax --mt 2 -L dist_mem_gen_v8_0_13 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot dbu_tb_TA_behav xil_defaultlib.dbu_tb_TA xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator 2019.2
Copyright 1986-1999, 2001-2019 Xilinx, Inc. All Rights Reserved.
Running: E:/Xilinx/Vivado/2019.2/bin/unwrapped/win64.o/xelab.exe -wto cddfca8622214ec2a777651aea810133 --incr --debug typical --relax --mt 2 -L dist_mem_gen_v8_0_13 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot dbu_tb_TA_behav xil_defaultlib.dbu_tb_TA xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 8 for port 'dpra' [D:/VivadoProject/COD/Lab3/Single_Cycle_CPU/Single_Cycle_CPU.srcs/sources_1/new/cpu_one_circle.v:112]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.edge_taker
Compiling module dist_mem_gen_v8_0_13.dist_mem_gen_v8_0_13(C_FAMILY="a...
Compiling module xil_defaultlib.dist_instruction_memory_256x32
Compiling module xil_defaultlib.register_file
Compiling module xil_defaultlib.ALU
Compiling module dist_mem_gen_v8_0_13.dist_mem_gen_v8_0_13(C_FAMILY="a...
Compiling module xil_defaultlib.dist_memory_256x32
Compiling module xil_defaultlib.control_unit
Compiling module xil_defaultlib.cpu_one_circle
Compiling module xil_defaultlib.nixietube
Compiling module xil_defaultlib.dbu
Compiling module xil_defaultlib.dbu_tb_TA
Compiling module xil_defaultlib.glbl
Built simulation snapshot dbu_tb_TA_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '3' seconds
Vivado Simulator 2019.2
Time resolution is 1 ps
WARNING: This core is supplied with a behavioral model. To model cycle-accurate behavior you must run timing simulation.
WARNING: This core is supplied with a behavioral model. To model cycle-accurate behavior you must run timing simulation.
relaunch_sim: Time (s): cpu = 00:00:02 ; elapsed = 00:00:12 . Memory (MB): peak = 1020.020 ; gain = 0.000
close_sim
INFO: [Simtcl 6-16] Simulation closed
close_project
open_project D:/VivadoProject/COD/Lab3/Single_Cycle_CPU/Single_Cycle_CPU.xpr
Scanning sources...
Finished scanning sources
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'E:/Xilinx/Vivado/2019.2/data/ip'.
update_compile_order -fileset sources_1
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/VivadoProject/COD/Lab3/Single_Cycle_CPU/Single_Cycle_CPU.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File 'E:/Xilinx/Vivado/2019.2/data/xsim/xsim.ini' copied to run dir:'D:/VivadoProject/COD/Lab3/Single_Cycle_CPU/Single_Cycle_CPU.sim/sim_1/behav/xsim'
INFO: [SIM-utils-54] Inspecting design source files for 'dbu_tb_TA' in fileset 'sim_1'...
INFO: [SIM-utils-43] Exported 'D:/VivadoProject/COD/Lab3/Single_Cycle_CPU/Single_Cycle_CPU.sim/sim_1/behav/xsim/dist_instruction_memory_256x32.mif'
INFO: [SIM-utils-43] Exported 'D:/VivadoProject/COD/Lab3/Single_Cycle_CPU/Single_Cycle_CPU.sim/sim_1/behav/xsim/ins.coe'
INFO: [SIM-utils-43] Exported 'D:/VivadoProject/COD/Lab3/Single_Cycle_CPU/Single_Cycle_CPU.sim/sim_1/behav/xsim/dist_memory_256x32.mif'
INFO: [SIM-utils-43] Exported 'D:/VivadoProject/COD/Lab3/Single_Cycle_CPU/Single_Cycle_CPU.sim/sim_1/behav/xsim/data.coe'
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'D:/VivadoProject/COD/Lab3/Single_Cycle_CPU/Single_Cycle_CPU.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj dbu_tb_TA_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/VivadoProject/COD/Lab3/Single_Cycle_CPU/Single_Cycle_CPU.srcs/sources_1/ip/dist_memory_256x32/sim/dist_memory_256x32.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module dist_memory_256x32
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/VivadoProject/COD/Lab3/Single_Cycle_CPU/Single_Cycle_CPU.srcs/sources_1/ip/dist_instruction_memory_256x32/sim/dist_instruction_memory_256x32.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module dist_instruction_memory_256x32
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/VivadoProject/COD/Lab3/Single_Cycle_CPU/Single_Cycle_CPU.srcs/sources_1/imports/new/ALU.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ALU
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/VivadoProject/COD/Lab3/Single_Cycle_CPU/Single_Cycle_CPU.srcs/sources_1/new/control_unit.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module control_unit
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/VivadoProject/COD/Lab3/Single_Cycle_CPU/Single_Cycle_CPU.srcs/sources_1/new/cpu_one_circle.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module cpu_one_circle
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/VivadoProject/COD/Lab3/Single_Cycle_CPU/Single_Cycle_CPU.srcs/sources_1/new/dbu.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module dbu
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/VivadoProject/COD/Lab3/Single_Cycle_CPU/Single_Cycle_CPU.srcs/sources_1/imports/new/edge_taker.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module edge_taker
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/VivadoProject/COD/Lab3/Single_Cycle_CPU/Single_Cycle_CPU.srcs/sources_1/new/nixietube.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module nixietube
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/VivadoProject/COD/Lab3/Single_Cycle_CPU/Single_Cycle_CPU.srcs/sources_1/new/register_file.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module register_file
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/VivadoProject/COD/Lab3/Single_Cycle_CPU/Single_Cycle_CPU.srcs/sim_1/new/dbu_tb_TA.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module dbu_tb_TA
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'D:/VivadoProject/COD/Lab3/Single_Cycle_CPU/Single_Cycle_CPU.sim/sim_1/behav/xsim'
"xelab -wto cddfca8622214ec2a777651aea810133 --incr --debug typical --relax --mt 2 -L dist_mem_gen_v8_0_13 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot dbu_tb_TA_behav xil_defaultlib.dbu_tb_TA xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator 2019.2
Copyright 1986-1999, 2001-2019 Xilinx, Inc. All Rights Reserved.
Running: E:/Xilinx/Vivado/2019.2/bin/unwrapped/win64.o/xelab.exe -wto cddfca8622214ec2a777651aea810133 --incr --debug typical --relax --mt 2 -L dist_mem_gen_v8_0_13 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot dbu_tb_TA_behav xil_defaultlib.dbu_tb_TA xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 8 for port 'dpra' [D:/VivadoProject/COD/Lab3/Single_Cycle_CPU/Single_Cycle_CPU.srcs/sources_1/new/cpu_one_circle.v:112]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.edge_taker
Compiling module dist_mem_gen_v8_0_13.dist_mem_gen_v8_0_13(C_FAMILY="a...
Compiling module xil_defaultlib.dist_instruction_memory_256x32
Compiling module xil_defaultlib.register_file
Compiling module xil_defaultlib.ALU
Compiling module dist_mem_gen_v8_0_13.dist_mem_gen_v8_0_13(C_FAMILY="a...
Compiling module xil_defaultlib.dist_memory_256x32
Compiling module xil_defaultlib.control_unit
Compiling module xil_defaultlib.cpu_one_circle
Compiling module xil_defaultlib.nixietube
Compiling module xil_defaultlib.dbu
Compiling module xil_defaultlib.dbu_tb_TA
Compiling module xil_defaultlib.glbl
Built simulation snapshot dbu_tb_TA_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '3' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'D:/VivadoProject/COD/Lab3/Single_Cycle_CPU/Single_Cycle_CPU.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "dbu_tb_TA_behav -key {Behavioral:sim_1:Functional:dbu_tb_TA} -tclbatch {dbu_tb_TA.tcl} -view {D:/VivadoProject/COD/Lab3/Single_Cycle_CPU/dbu_tb_TA_behav.wcfg} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2019.2
Time resolution is 1 ps
open_wave_config D:/VivadoProject/COD/Lab3/Single_Cycle_CPU/dbu_tb_TA_behav.wcfg
WARNING: Simulation object /cpu_one_circle_tb_TA/cpu_one_circle/clk was not found in the design.
WARNING: Simulation object /cpu_one_circle_tb_TA/cpu_one_circle/rst was not found in the design.
WARNING: Simulation object /cpu_one_circle_tb_TA/cpu_one_circle/dbu_run was not found in the design.
WARNING: Simulation object /cpu_one_circle_tb_TA/cpu_one_circle/dbu_mem_rf_addr was not found in the design.
WARNING: Simulation object /cpu_one_circle_tb_TA/cpu_one_circle/dbu_rf_data was not found in the design.
WARNING: Simulation object /cpu_one_circle_tb_TA/cpu_one_circle/dbu_mem_data was not found in the design.
WARNING: Simulation object /cpu_one_circle_tb_TA/cpu_one_circle/dbu_pc_in was not found in the design.
WARNING: Simulation object /cpu_one_circle_tb_TA/cpu_one_circle/dbu_pc was not found in the design.
WARNING: Simulation object /cpu_one_circle_tb_TA/cpu_one_circle/dbu_instr was not found in the design.
WARNING: Simulation object /cpu_one_circle_tb_TA/cpu_one_circle/dbu_rf_rd1 was not found in the design.
WARNING: Simulation object /cpu_one_circle_tb_TA/cpu_one_circle/dbu_rf_rd2 was not found in the design.
WARNING: Simulation object /cpu_one_circle_tb_TA/cpu_one_circle/dbu_alu_y was not found in the design.
WARNING: Simulation object /cpu_one_circle_tb_TA/cpu_one_circle/dbu_mem_rd was not found in the design.
WARNING: Simulation object /cpu_one_circle_tb_TA/cpu_one_circle/dbu_status was not found in the design.
WARNING: Simulation object /cpu_one_circle_tb_TA/cpu_one_circle/pc was not found in the design.
WARNING: Simulation object /cpu_one_circle_tb_TA/cpu_one_circle/instr was not found in the design.
WARNING: Simulation object /cpu_one_circle_tb_TA/cpu_one_circle/rf_rd1 was not found in the design.
WARNING: Simulation object /cpu_one_circle_tb_TA/cpu_one_circle/rf_rd2 was not found in the design.
WARNING: Simulation object /cpu_one_circle_tb_TA/cpu_one_circle/rf_wd was not found in the design.
WARNING: Simulation object /cpu_one_circle_tb_TA/cpu_one_circle/mem_rd was not found in the design.
WARNING: Simulation object /cpu_one_circle_tb_TA/cpu_one_circle/alu_b was not found in the design.
WARNING: Simulation object /cpu_one_circle_tb_TA/cpu_one_circle/alu_y was not found in the design.
WARNING: Simulation object /cpu_one_circle_tb_TA/cpu_one_circle/instr_imm was not found in the design.
WARNING: Simulation object /cpu_one_circle_tb_TA/cpu_one_circle/pc_in was not found in the design.
WARNING: Simulation object /cpu_one_circle_tb_TA/cpu_one_circle/rf_write_register was not found in the design.
WARNING: Simulation object /cpu_one_circle_tb_TA/cpu_one_circle/mem_addr was not found in the design.
WARNING: Simulation object /cpu_one_circle_tb_TA/cpu_one_circle/opcode was not found in the design.
WARNING: Simulation object /cpu_one_circle_tb_TA/cpu_one_circle/funct was not found in the design.
WARNING: Simulation object /cpu_one_circle_tb_TA/cpu_one_circle/reg_dst was not found in the design.
WARNING: Simulation object /cpu_one_circle_tb_TA/cpu_one_circle/reg_write was not found in the design.
WARNING: Simulation object /cpu_one_circle_tb_TA/cpu_one_circle/mem_read was not found in the design.
WARNING: Simulation object /cpu_one_circle_tb_TA/cpu_one_circle/mem_to_reg was not found in the design.
WARNING: Simulation object /cpu_one_circle_tb_TA/cpu_one_circle/mem_write was not found in the design.
WARNING: Simulation object /cpu_one_circle_tb_TA/cpu_one_circle/alu_op was not found in the design.
WARNING: Simulation object /cpu_one_circle_tb_TA/cpu_one_circle/alu_src was not found in the design.
WARNING: Simulation object /cpu_one_circle_tb_TA/cpu_one_circle/alu_zero was not found in the design.
WARNING: Simulation object /cpu_one_circle_tb_TA/cpu_one_circle/pc_plus4 was not found in the design.
WARNING: Simulation object /cpu_one_circle_tb_TA/cpu_one_circle/instr25_0_sll2 was not found in the design.
WARNING: Simulation object /cpu_one_circle_tb_TA/cpu_one_circle/ADD_op was not found in the design.
WARNING: Simulation object /cpu_one_circle_tb_TA/cpu_one_circle/ADD_funct was not found in the design.
WARNING: Simulation object /cpu_one_circle_tb_TA/cpu_one_circle/ADDI_op was not found in the design.
WARNING: Simulation object /cpu_one_circle_tb_TA/cpu_one_circle/LW_op was not found in the design.
WARNING: Simulation object /cpu_one_circle_tb_TA/cpu_one_circle/SW_op was not found in the design.
WARNING: Simulation object /cpu_one_circle_tb_TA/cpu_one_circle/BEQ_op was not found in the design.
WARNING: Simulation object /cpu_one_circle_tb_TA/cpu_one_circle/J_op was not found in the design.
source dbu_tb_TA.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
WARNING: This core is supplied with a behavioral model. To model cycle-accurate behavior you must run timing simulation.
WARNING: This core is supplied with a behavioral model. To model cycle-accurate behavior you must run timing simulation.
INFO: [USF-XSim-96] XSim completed. Design snapshot 'dbu_tb_TA_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:04 ; elapsed = 00:00:08 . Memory (MB): peak = 1027.449 ; gain = 0.000
relaunch_sim
Command: launch_simulation -simset sim_1 -mode behavioral
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/VivadoProject/COD/Lab3/Single_Cycle_CPU/Single_Cycle_CPU.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File 'E:/Xilinx/Vivado/2019.2/data/xsim/xsim.ini' copied to run dir:'D:/VivadoProject/COD/Lab3/Single_Cycle_CPU/Single_Cycle_CPU.sim/sim_1/behav/xsim'
INFO: [SIM-utils-54] Inspecting design source files for 'dbu_tb_TA' in fileset 'sim_1'...
INFO: [SIM-utils-43] Exported 'D:/VivadoProject/COD/Lab3/Single_Cycle_CPU/Single_Cycle_CPU.sim/sim_1/behav/xsim/dist_instruction_memory_256x32.mif'
INFO: [SIM-utils-43] Exported 'D:/VivadoProject/COD/Lab3/Single_Cycle_CPU/Single_Cycle_CPU.sim/sim_1/behav/xsim/ins.coe'
INFO: [SIM-utils-43] Exported 'D:/VivadoProject/COD/Lab3/Single_Cycle_CPU/Single_Cycle_CPU.sim/sim_1/behav/xsim/dist_memory_256x32.mif'
INFO: [SIM-utils-43] Exported 'D:/VivadoProject/COD/Lab3/Single_Cycle_CPU/Single_Cycle_CPU.sim/sim_1/behav/xsim/data.coe'
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'D:/VivadoProject/COD/Lab3/Single_Cycle_CPU/Single_Cycle_CPU.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj dbu_tb_TA_vlog.prj"
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
Command: launch_simulation -simset sim_1 -mode behavioral
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/VivadoProject/COD/Lab3/Single_Cycle_CPU/Single_Cycle_CPU.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'D:/VivadoProject/COD/Lab3/Single_Cycle_CPU/Single_Cycle_CPU.sim/sim_1/behav/xsim'
"xelab -wto cddfca8622214ec2a777651aea810133 --incr --debug typical --relax --mt 2 -L dist_mem_gen_v8_0_13 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot dbu_tb_TA_behav xil_defaultlib.dbu_tb_TA xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator 2019.2
Copyright 1986-1999, 2001-2019 Xilinx, Inc. All Rights Reserved.
Running: E:/Xilinx/Vivado/2019.2/bin/unwrapped/win64.o/xelab.exe -wto cddfca8622214ec2a777651aea810133 --incr --debug typical --relax --mt 2 -L dist_mem_gen_v8_0_13 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot dbu_tb_TA_behav xil_defaultlib.dbu_tb_TA xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 8 for port 'dpra' [D:/VivadoProject/COD/Lab3/Single_Cycle_CPU/Single_Cycle_CPU.srcs/sources_1/new/cpu_one_circle.v:112]
Completed static elaboration
INFO: [XSIM 43-4323] No Change in HDL. Linking previously generated obj files to create kernel
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
Vivado Simulator 2019.2
Time resolution is 1 ps
WARNING: This core is supplied with a behavioral model. To model cycle-accurate behavior you must run timing simulation.
WARNING: This core is supplied with a behavioral model. To model cycle-accurate behavior you must run timing simulation.
relaunch_sim: Time (s): cpu = 00:00:03 ; elapsed = 00:00:09 . Memory (MB): peak = 1036.375 ; gain = 0.000
run all
$finish called at time : 3400 ns : File "D:/VivadoProject/COD/Lab3/Single_Cycle_CPU/Single_Cycle_CPU.srcs/sim_1/new/dbu_tb_TA.v" Line 108
save_wave_config {D:/VivadoProject/COD/Lab3/Single_Cycle_CPU/dbu_tb_TA_behav.wcfg}
save_wave_config {D:/VivadoProject/COD/Lab3/Single_Cycle_CPU/dbu_tb_TA_behav.wcfg}
close_sim
INFO: [Simtcl 6-16] Simulation closed
exit
INFO: [Common 17-206] Exiting Vivado at Thu May 28 14:56:30 2020...
