INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Xilinx/Projects/lab2/lab2.srcs/sources_1/new/comparator.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module comparator
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Xilinx/Projects/lab2/lab2.srcs/sim_1/new/comparator_sim.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module comparator_sim
