Info: Generated by version: 20.3 build 158
Info: Starting: Create block symbol file (.bsf)
Info: qsys-generate /home/deepsouth/Downloads/bist_top_me3_svn2527_basic_20_3_NW/qsys/ip/dr_interface/dr_mm_bridge_1.ip --block-symbol-file --output-directory=/home/deepsouth/Downloads/bist_top_me3_svn2527_basic_20_3_NW/qsys/ip/dr_interface/dr_mm_bridge_1 --family="Stratix 10" --part=1SM21CHU2F53E2VG
Warning: dr_mm_bridge_1: Used altera_avalon_mm_bridge 20.0.0 (instead of 19.1)
Info: qsys-generate succeeded.
Info: Finished: Create block symbol file (.bsf)
Info: 
Info: Starting: Create HDL design files for synthesis
Info: qsys-generate /home/deepsouth/Downloads/bist_top_me3_svn2527_basic_20_3_NW/qsys/ip/dr_interface/dr_mm_bridge_1.ip --synthesis=VERILOG --output-directory=/home/deepsouth/Downloads/bist_top_me3_svn2527_basic_20_3_NW/qsys/ip/dr_interface/dr_mm_bridge_1 --family="Stratix 10" --part=1SM21CHU2F53E2VG
Warning: dr_mm_bridge_1: Used altera_avalon_mm_bridge 20.0.0 (instead of 19.1)
Info: dr_mm_bridge_1: "Transforming system: dr_mm_bridge_1"
Info: dr_mm_bridge_1: "Naming system components in system: dr_mm_bridge_1"
Info: dr_mm_bridge_1: "Processing generation queue"
Info: dr_mm_bridge_1: "Generating: dr_mm_bridge_1"
Info: dr_mm_bridge_1: "Generating: dr_mm_bridge_1_altera_avalon_mm_bridge_2000_di5ytsq"
Info: dr_mm_bridge_1: Done "dr_mm_bridge_1" with 2 modules, 2 files
Info: qsys-generate succeeded.
Info: Finished: Create HDL design files for synthesis
Info: Starting: Generate IP Core Documentation
Info: No documentation filesets were found for components in dr_mm_bridge_1. No files generated.
Info: Finished: Generate IP Core Documentation
