git clone --depth 1 --no-tags https://github.com/bstassens/verilogLabs.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/220127010
git clone --depth 1 --no-tags https://github.com/nguyen-r1/verliog_lesson1.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/220127017
git clone --depth 1 --no-tags https://github.com/jiseon0702/LogicDesign.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/220937687
git clone --depth 1 --no-tags https://github.com/johnbumgardner/RTL_CPU_Design.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/221078117
git clone --depth 1 --no-tags https://github.com/luiscastro8/ALUProject.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/221790851
git clone --depth 1 --no-tags https://github.com/larryworm1127/Pong.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/221780411
git clone --depth 1 --no-tags https://github.com/xdkxsquirrel/UARTFPGALED.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/221561350
git clone --depth 1 --no-tags https://github.com/gnodipac886/Pokemon-SystemVerilog-Edition.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/221800807
git clone --depth 1 --no-tags https://github.com/lukemetz1234/224-Codes.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/220891675
git clone --depth 1 --no-tags https://github.com/Charlotte2000s/FPGA_ElecDoorBell_Verilog.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/221880689
git clone --depth 1 --no-tags https://github.com/ioComk/snake_game_box.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/221611711
git clone --depth 1 --no-tags https://github.com/xfoxfu/ECOP-MIPS-CPU.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/222887921
git clone --depth 1 --no-tags https://github.com/manitbaser/Signed-Wallace-Multiplier.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/222743922
git clone --depth 1 --no-tags https://github.com/eunjizz97/LogicDesignProject.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/223624323
git clone --depth 1 --no-tags https://github.com/Kevin-Gallifrey/FPGA_practice.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/223372994
git clone --depth 1 --no-tags https://github.com/Verdvana/CORDIC_Atan.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/223587290
git clone --depth 1 --no-tags https://github.com/jiangce734/fpga.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/223706988
git clone --depth 1 --no-tags https://github.com/CSMYang/CSC258.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/225084960
git clone --depth 1 --no-tags https://github.com/Dinngger/UART_HDL.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/219909079
git clone --depth 1 --no-tags https://github.com/Codetector1374/rama2200-verilog.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/219827367
git clone --depth 1 --no-tags https://github.com/koo9ithub/practice06.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/218037077
git clone --depth 1 --no-tags https://github.com/clh910936/register_file.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/219393281
git clone --depth 1 --no-tags https://github.com/ayansky/CNNhardware.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/219481575
git clone --depth 1 --no-tags https://github.com/DK-s-imbeded-hardware-projects/Project-02.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/219013096
git clone --depth 1 --no-tags https://github.com/blohmeier/otherFPGAprojects.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/219202263
git clone --depth 1 --no-tags https://github.com/cinnamon-rolling/16BitALU.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/219322238
git clone --depth 1 --no-tags https://github.com/dustinkn/ECE473.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/219331616
git clone --depth 1 --no-tags https://github.com/pateldhairya0328/Morse-Code-Verilog.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/219086325
git clone --depth 1 --no-tags https://github.com/leo-alvarenga/TP1-ISL.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/221506283
git clone --depth 1 --no-tags https://github.com/zhuyh128/OFDM_ISE.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/218180598
git clone --depth 1 --no-tags https://github.com/NaNaworld00/LogicDesign.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/218287711
git clone --depth 1 --no-tags https://github.com/HONOR-HRS/public.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/218490762
git clone --depth 1 --no-tags https://github.com/MayankRaj18/Four-Stage-Pipelined-Controller.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/223923966
git clone --depth 1 --no-tags https://github.com/JoseCSNeto/PSDi.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/224199907
git clone --depth 1 --no-tags https://github.com/tangshi706/test.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/221824959
git clone --depth 1 --no-tags https://github.com/negishubham3503/4-bit-wallace-tree-multiplier.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/221863853
git clone --depth 1 --no-tags https://github.com/TingyiZhang/Single-Cycle-ARM-Data-Path.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/222581808
git clone --depth 1 --no-tags https://github.com/tallerdigitales2019s2/proyecto.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/222550599
git clone --depth 1 --no-tags https://github.com/samster82/FinalProject.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/222022637
git clone --depth 1 --no-tags https://github.com/guanjiew/CSC258FinalProject.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/222022731
git clone --depth 1 --no-tags https://github.com/annagriffin/AESencryption_comparchFinal.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/222297646
git clone --depth 1 --no-tags https://github.com/priyavratb/full_adder.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/224383452
git clone --depth 1 --no-tags https://github.com/gannaramu/Digital-System-Design.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/219873894
git clone --depth 1 --no-tags https://github.com/Vithop/MAC_Image_Decompressor.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/219930772
git clone --depth 1 --no-tags https://github.com/mohammedBadawi/MIPS.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/218784128
git clone --depth 1 --no-tags https://github.com/lei1320719647/FPGA_Source.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/218710263
git clone --depth 1 --no-tags https://github.com/Jungtion/electronic_circuit_experiment.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/217993500
git clone --depth 1 --no-tags https://github.com/kimseowoo/LogicDesign.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/217994925
git clone --depth 1 --no-tags https://github.com/baikesun/LogicDesign.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/217993149
git clone --depth 1 --no-tags https://github.com/SRKX0A/ECE241-Project.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/220870918
git clone --depth 1 --no-tags https://github.com/LengSicong/CS-1D-Game.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/220962602
git clone --depth 1 --no-tags https://github.com/tsg3/Pac-ARM.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/221385260
git clone --depth 1 --no-tags https://github.com/djcranshaw/firmware-tests.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/221268990
git clone --depth 1 --no-tags https://github.com/danielkluzner/ece154a_lab04.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/220144446
git clone --depth 1 --no-tags https://github.com/RoyalRaisins/SE345-1.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/220395686
git clone --depth 1 --no-tags https://github.com/captaindane/swt16.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/220330507
git clone --depth 1 --no-tags https://github.com/mingweisoo/1DALU50.002ComputationStructures.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/220156156
git clone --depth 1 --no-tags https://github.com/JonahSpicher/Lab4-ImprovedCPU.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/220719031
git clone --depth 1 --no-tags https://github.com/myfortune/assembly.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/220739063
git clone --depth 1 --no-tags https://github.com/alizand1992/cmpe_125_lab_8.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/221089986
git clone --depth 1 --no-tags https://github.com/yanjiuntw/polar_bp_decoder.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/223550882
git clone --depth 1 --no-tags https://github.com/zhenguo624/kobelowkey.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/223739134
git clone --depth 1 --no-tags https://github.com/samarth2317/Automatic-Traffic-Controller.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/223682815
git clone --depth 1 --no-tags https://github.com/Tiff678/BetaArchitecture.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/224992793
git clone --depth 1 --no-tags https://github.com/DK-s-imbeded-hardware-projects/Project-01.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/219012793
git clone --depth 1 --no-tags https://github.com/infinitelytimelesstech/verilog-labs.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/223069387
git clone --depth 1 --no-tags https://github.com/marygem/and_gate.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/222796014
git clone --depth 1 --no-tags https://github.com/vogon101/ECAD.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/224485238
git clone --depth 1 --no-tags https://github.com/pavankalyan1006/DFT_Project.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/224925185
git clone --depth 1 --no-tags https://github.com/rohitkverma1998/Power-Efficient-Multiplier.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/220277996
git clone --depth 1 --no-tags https://github.com/davetropeano/lattice-icestick-blink.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/219240456
git clone --depth 1 --no-tags https://github.com/ClariceWen/Tetris_FPGA.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/223208931
git clone --depth 1 --no-tags https://github.com/568713197/ZhiNengLaJiTong.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/223681825
git clone --depth 1 --no-tags https://github.com/dzqiu/StereVO.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/223688497
git clone --depth 1 --no-tags https://github.com/eecastillo/Practica2.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/222817412
git clone --depth 1 --no-tags https://github.com/ClariceWen/milestone1-delete-clear-line-rotate-and-score.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/222820866
git clone --depth 1 --no-tags https://github.com/gisellegk/ECEN2350-lab3.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/223286212
git clone --depth 1 --no-tags https://github.com/SARAMAG/Sara.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/223006492
git clone --depth 1 --no-tags https://github.com/Dragonsa15/VerilogProject.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/223912354
git clone --depth 1 --no-tags https://github.com/xiaoxiao-coder/FPGA.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/223760484
git clone --depth 1 --no-tags https://github.com/suzcan/es3f1_camera.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/225009498
git clone --depth 1 --no-tags https://github.com/ritushreesahu/NAME_SEQUENCE_DETECTOR.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/224463190
git clone --depth 1 --no-tags https://github.com/kimyyy/RISC-V.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/220433957
git clone --depth 1 --no-tags https://github.com/nzzlinh/HDL-Vending-Machine.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/218310413
git clone --depth 1 --no-tags https://github.com/zhengs81/csc258.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/218323558
git clone --depth 1 --no-tags https://github.com/michaelpearson/ws2812b-verilog.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/219239931
git clone --depth 1 --no-tags https://github.com/AlliBusa/CompArchFinal_SPI.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/222724284
git clone --depth 1 --no-tags https://github.com/koo9ithub/practice08.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/222421633
git clone --depth 1 --no-tags https://github.com/billma1998/T-Rex-Dino-Game.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/222288836
git clone --depth 1 --no-tags https://github.com/RahulGargUCLA/M216A_PROJECT_ADC.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/221813364
git clone --depth 1 --no-tags https://github.com/hez2010/SingleCycleCPU.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/222499921
git clone --depth 1 --no-tags https://github.com/lvd2/1801vm1_playground.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/222511835
git clone --depth 1 --no-tags https://github.com/1813252/LOGICDESIGN.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/219723376
git clone --depth 1 --no-tags https://github.com/bentodvictor/ufsm-embedded-systems-design-II.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/219826136
git clone --depth 1 --no-tags https://github.com/yuminchoi/LogicDesign.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/217993219
git clone --depth 1 --no-tags https://github.com/grantguglielmo/460M_lab5.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/218604420
git clone --depth 1 --no-tags https://github.com/Shubhayu-Das/MIPS-processor.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/219748840
git clone --depth 1 --no-tags https://github.com/YangZhi1/MojoMovement.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/223449462
git clone --depth 1 --no-tags https://github.com/jungeun0/logic_design.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/218278995
git clone --depth 1 --no-tags https://github.com/storyinvisible/CS_ALU.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/218896515
