Classic Timing Analyzer report for Shift-8
Sat Mar 30 10:33:26 2024
Quartus II Version 8.1 Build 163 10/28/2008 SJ Web Edition


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. Timing Analyzer Summary
  3. Timing Analyzer Settings
  4. tpd
  5. Timing Analyzer Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 1991-2008 Altera Corporation
Your use of Altera Corporation's design tools, logic functions 
and other software and tools, and its AMPP partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Altera Program License 
Subscription Agreement, Altera MegaCore Function License 
Agreement, or other applicable license agreement, including, 
without limitation, that your use is for the sole purpose of 
programming logic devices manufactured by Altera and sold by 
Altera or its authorized distributors.  Please refer to the 
applicable agreement for further details.



+-----------------------------------------------------------------------------------------------------------------------+
; Timing Analyzer Summary                                                                                               ;
+------------------------------+-------+---------------+-------------+------+----+------------+----------+--------------+
; Type                         ; Slack ; Required Time ; Actual Time ; From ; To ; From Clock ; To Clock ; Failed Paths ;
+------------------------------+-------+---------------+-------------+------+----+------------+----------+--------------+
; Worst-case tpd               ; N/A   ; None          ; 13.480 ns   ; A6   ; Q6 ; --         ; --       ; 0            ;
; Total number of failed paths ;       ;               ;             ;      ;    ;            ;          ; 0            ;
+------------------------------+-------+---------------+-------------+------+----+------------+----------+--------------+


+--------------------------------------------------------------------------------------------------------------------+
; Timing Analyzer Settings                                                                                           ;
+---------------------------------------------------------------------+--------------------+------+----+-------------+
; Option                                                              ; Setting            ; From ; To ; Entity Name ;
+---------------------------------------------------------------------+--------------------+------+----+-------------+
; Device Name                                                         ; EP2C8Q208C8        ;      ;    ;             ;
; Timing Models                                                       ; Final              ;      ;    ;             ;
; Default hold multicycle                                             ; Same as Multicycle ;      ;    ;             ;
; Cut paths between unrelated clock domains                           ; On                 ;      ;    ;             ;
; Cut off read during write signal paths                              ; On                 ;      ;    ;             ;
; Cut off feedback from I/O pins                                      ; On                 ;      ;    ;             ;
; Report Combined Fast/Slow Timing                                    ; Off                ;      ;    ;             ;
; Ignore Clock Settings                                               ; Off                ;      ;    ;             ;
; Analyze latches as synchronous elements                             ; On                 ;      ;    ;             ;
; Enable Recovery/Removal analysis                                    ; Off                ;      ;    ;             ;
; Enable Clock Latency                                                ; Off                ;      ;    ;             ;
; Use TimeQuest Timing Analyzer                                       ; Off                ;      ;    ;             ;
; Minimum Core Junction Temperature                                   ; 0                  ;      ;    ;             ;
; Maximum Core Junction Temperature                                   ; 85                 ;      ;    ;             ;
; Number of source nodes to report per destination node               ; 10                 ;      ;    ;             ;
; Number of destination nodes to report                               ; 10                 ;      ;    ;             ;
; Number of paths to report                                           ; 200                ;      ;    ;             ;
; Report Minimum Timing Checks                                        ; Off                ;      ;    ;             ;
; Use Fast Timing Models                                              ; Off                ;      ;    ;             ;
; Report IO Paths Separately                                          ; Off                ;      ;    ;             ;
; Perform Multicorner Analysis                                        ; On                 ;      ;    ;             ;
; Reports the worst-case path for each clock domain and analysis      ; Off                ;      ;    ;             ;
; Removes common clock path pessimism (CCPP) during slack computation ; Off                ;      ;    ;             ;
; Output I/O Timing Endpoint                                          ; Near End           ;      ;    ;             ;
+---------------------------------------------------------------------+--------------------+------+----+-------------+


+---------------------------------------------------------+
; tpd                                                     ;
+-------+-------------------+-----------------+------+----+
; Slack ; Required P2P Time ; Actual P2P Time ; From ; To ;
+-------+-------------------+-----------------+------+----+
; N/A   ; None              ; 13.480 ns       ; A6   ; Q6 ;
; N/A   ; None              ; 13.329 ns       ; A5   ; Q6 ;
; N/A   ; None              ; 13.176 ns       ; A5   ; Q5 ;
; N/A   ; None              ; 13.009 ns       ; A0   ; Q1 ;
; N/A   ; None              ; 12.885 ns       ; A5   ; Q4 ;
; N/A   ; None              ; 12.884 ns       ; LM   ; Q3 ;
; N/A   ; None              ; 12.832 ns       ; DM   ; Q2 ;
; N/A   ; None              ; 12.818 ns       ; A7   ; Q6 ;
; N/A   ; None              ; 12.720 ns       ; LM   ; Q6 ;
; N/A   ; None              ; 12.686 ns       ; A7   ; Q7 ;
; N/A   ; None              ; 12.613 ns       ; LM   ; Q2 ;
; N/A   ; None              ; 12.569 ns       ; LM   ; Q5 ;
; N/A   ; None              ; 12.531 ns       ; DM   ; Q3 ;
; N/A   ; None              ; 12.514 ns       ; LM   ; Q1 ;
; N/A   ; None              ; 12.477 ns       ; DM   ; Q1 ;
; N/A   ; None              ; 12.457 ns       ; DM   ; Q6 ;
; N/A   ; None              ; 12.429 ns       ; A0   ; Q0 ;
; N/A   ; None              ; 12.354 ns       ; A6   ; Q7 ;
; N/A   ; None              ; 12.308 ns       ; DM   ; Q5 ;
; N/A   ; None              ; 12.276 ns       ; LM   ; Q4 ;
; N/A   ; None              ; 12.270 ns       ; LM   ; Q7 ;
; N/A   ; None              ; 12.232 ns       ; DM   ; Q7 ;
; N/A   ; None              ; 11.981 ns       ; A1   ; Q2 ;
; N/A   ; None              ; 11.929 ns       ; DM   ; Q4 ;
; N/A   ; None              ; 11.904 ns       ; A6   ; Q5 ;
; N/A   ; None              ; 11.753 ns       ; DM   ; Q0 ;
; N/A   ; None              ; 11.628 ns       ; A1   ; Q1 ;
; N/A   ; None              ; 11.535 ns       ; A1   ; Q0 ;
; N/A   ; None              ; 7.814 ns        ; RM   ; Q3 ;
; N/A   ; None              ; 7.733 ns        ; A4   ; Q3 ;
; N/A   ; None              ; 7.464 ns        ; A2   ; Q2 ;
; N/A   ; None              ; 7.413 ns        ; A4   ; Q5 ;
; N/A   ; None              ; 7.309 ns        ; A2   ; Q3 ;
; N/A   ; None              ; 7.160 ns        ; A3   ; Q3 ;
; N/A   ; None              ; 7.120 ns        ; A3   ; Q4 ;
; N/A   ; None              ; 7.087 ns        ; RM   ; Q6 ;
; N/A   ; None              ; 6.971 ns        ; RM   ; Q2 ;
; N/A   ; None              ; 6.889 ns        ; A3   ; Q2 ;
; N/A   ; None              ; 6.723 ns        ; RM   ; Q4 ;
; N/A   ; None              ; 6.627 ns        ; RM   ; Q1 ;
; N/A   ; None              ; 6.546 ns        ; A2   ; Q1 ;
; N/A   ; None              ; 6.506 ns        ; RM   ; Q5 ;
; N/A   ; None              ; 6.303 ns        ; A4   ; Q4 ;
; N/A   ; None              ; 6.144 ns        ; RM   ; Q0 ;
+-------+-------------------+-----------------+------+----+


+--------------------------+
; Timing Analyzer Messages ;
+--------------------------+
Info: *******************************************************************
Info: Running Quartus II Classic Timing Analyzer
    Info: Version 8.1 Build 163 10/28/2008 SJ Web Edition
    Info: Processing started: Sat Mar 30 10:33:26 2024
Info: Command: quartus_tan --read_settings_files=off --write_settings_files=off Shift-8 -c Shift-8 --timing_analysis_only
Info: Longest tpd from source pin "A6" to destination pin "Q6" is 13.480 ns
    Info: 1: + IC(0.000 ns) + CELL(1.004 ns) = 1.004 ns; Loc. = PIN_64; Fanout = 3; PIN Node = 'A6'
    Info: 2: + IC(6.677 ns) + CELL(0.624 ns) = 8.305 ns; Loc. = LCCOMB_X1_Y9_N2; Fanout = 1; COMB Node = 'Shift-4:inst|inst2~6'
    Info: 3: + IC(0.363 ns) + CELL(0.206 ns) = 8.874 ns; Loc. = LCCOMB_X1_Y9_N20; Fanout = 1; COMB Node = 'Shift-4:inst|inst2'
    Info: 4: + IC(1.500 ns) + CELL(3.106 ns) = 13.480 ns; Loc. = PIN_41; Fanout = 0; PIN Node = 'Q6'
    Info: Total cell delay = 4.940 ns ( 36.65 % )
    Info: Total interconnect delay = 8.540 ns ( 63.35 % )
Info: Quartus II Classic Timing Analyzer was successful. 0 errors, 0 warnings
    Info: Peak virtual memory: 195 megabytes
    Info: Processing ended: Sat Mar 30 10:33:26 2024
    Info: Elapsed time: 00:00:00
    Info: Total CPU time (on all processors): 00:00:00


