;redcode
;assert 1
	SPL 0, <402
	CMP -7, <-420
	MOV -1, <-20
	MOV -7, <-20
	DJN -1, @-20
	CMP -507, @-920
	ADD 249, @60
	CMP -507, @-920
	SLT 150, @92
	CMP @121, 106
	SUB @127, 100
	CMP @127, 100
	SUB 12, @10
	SUB -7, <-420
	SUB 0, -1
	MOV -1, <-20
	SUB 0, -1
	SUB 12, @10
	SLT 700, 600
	CMP -507, @-920
	MOV -817, <-20
	SUB <122, 160
	SUB @-147, -100
	SUB 12, @-10
	SUB @127, 100
	SPL @127, 180
	CMP @127, @106
	SUB @127, @146
	JMN @77, #700
	SUB 0, -1
	MOV -1, <-20
	SUB @121, 106
	SLT 780, 603
	SUB 0, -1
	SLT 700, 600
	MOV -1, <-20
	SUB -7, <-670
	SLT 700, 600
	JMP @172, #200
	CMP 700, 600
	JMP @172, #200
	MOV -7, <-20
	SUB @127, @106
	SUB @127, @106
	CMP 700, 600
	MOV -7, <-20
	MOV -7, <-20
	JMP @12, #201
	MOV -1, <-20
	SPL 0, <402
	CMP -7, <-420
