{
	"author": [
		"Jason Cong",
		"Chang Wu"
	],
	"booktitle": "Proceedings of the 34th Design Automation Conference",
	"booktitleshort": "DAC",
	"dblpkey": "conf/dac/CongW97",
	"doi": "10.1145/266021.266309",
	"ee": "http://doi.acm.org/10.1145/266021.266309",
	"pages": "644-649",
	"publisher": "ACM Press",
	"stemmed": [
		"fpga",
		"synthesi",
		"with",
		"retim",
		"and",
		"pipelin",
		"for",
		"clock",
		"period",
		"minim",
		"of",
		"sequenti",
		"circuit"
	],
	"tag": [
		"pipes and filters",
		"synthesis"
	],
	"title": "FPGA Synthesis with Retiming and Pipelining for Clock Period Minimization of Sequential Circuits",
	"type": "inproceedings",
	"venue": "DAC",
	"year": 1997
}