library ieee;
use ieee.std_logic_1164.all;

entity one_five_seven_six is 
	port(
		
	);
end one_five_seven_six;