(* use_dsp48="no" *) (* use_dsp="no" *) module top  (y, clk, wire4, wire3, wire2, wire1, wire0);
  output wire [(32'h47):(32'h0)] y;
  input wire [(1'h0):(1'h0)] clk;
  input wire signed [(2'h3):(1'h0)] wire4;
  input wire [(3'h7):(1'h0)] wire3;
  input wire signed [(4'h8):(1'h0)] wire2;
  input wire [(5'h10):(1'h0)] wire1;
  input wire [(5'h13):(1'h0)] wire0;
  wire [(5'h14):(1'h0)] wire8;
  wire [(4'hf):(1'h0)] wire7;
  wire [(5'h10):(1'h0)] wire6;
  wire signed [(5'h13):(1'h0)] wire5;
  assign y = {wire8, wire7, wire6, wire5, (1'h0)};
  assign wire5 = (&$unsigned(wire0));
  assign wire6 = $unsigned(wire3);
  assign wire7 = {(~&wire3), {$signed($unsigned((wire2 ? wire6 : wire5)))}};
  assign wire8 = ((-((wire3 ?
                         wire6[(2'h3):(1'h0)] : $signed(wire6)) ^ (^~(+wire4)))) ?
                     ({(|(wire5 + wire3)), $signed((wire1 != wire4))} ?
                         wire0 : ($signed({(7'h41), wire7}) ?
                             (((8'hb8) ^ wire2) ?
                                 $unsigned((8'hbe)) : (-wire6)) : wire1)) : wire2);
endmodule