{
  "fileIDs": {
      "1": "/nfs_eda_sw/softwares/Raptor/instl_dir/04_27_2024_09_15_01/share/raptor/sim_models/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/blackbox_models/cell_sim_blackbox.v",
      "2": "/nfs_scratch/scratch/CompilerValidation/abdul_hameed/24apr/Validation/RTL_testcases/DSP_Designs/mult_28x20_unsigned_regout/results_dir/.././rtl/mult_28x20_unsigned_regout.v"
  },
  "hierTree": [
      {
          "file": "2",
          "internalSignals": [
              {
                  "name": "input_A[0]",
                  "range": {
                      "lsb": 27,
                      "msb": 0
                  },
                  "type": "LOGIC"
              },
              {
                  "name": "input_A[1]",
                  "range": {
                      "lsb": 27,
                      "msb": 0
                  },
                  "type": "LOGIC"
              },
              {
                  "name": "input_B[0]",
                  "range": {
                      "lsb": 19,
                      "msb": 0
                  },
                  "type": "LOGIC"
              },
              {
                  "name": "input_B[1]",
                  "range": {
                      "lsb": 19,
                      "msb": 0
                  },
                  "type": "LOGIC"
              },
              {
                  "name": "output_Y[0]",
                  "range": {
                      "lsb": 47,
                      "msb": 0
                  },
                  "type": "LOGIC"
              },
              {
                  "name": "output_Y[1]",
                  "range": {
                      "lsb": 47,
                      "msb": 0
                  },
                  "type": "LOGIC"
              }
          ],
          "language": "SystemVerilog",
          "line": 21,
          "moduleInsts": [
              {
                   "file": "2",
                   "instName": "genblk1[0].instance0",
                   "line": 37,
                   "module":  "mult",
                   "parameters": []
              },
              {
                   "file": "2",
                   "instName": "genblk1[1].instance0",
                   "line": 37,
                   "module":  "mult",
                   "parameters": []
              }
          ],
          "ports": [
              {
                  "direction": "Input",
                  "name": "id",
                  "range": {
                      "lsb": 1,
                      "msb": 0
                  },
                  "type": "LOGIC"
              },
              {
                  "direction": "Input",
                  "name": "reset",
                  "range": {
                      "lsb": 0,
                      "msb": 0
                  },
                  "type": "LOGIC"
              },
              {
                  "direction": "Input",
                  "name": "clock0",
                  "range": {
                      "lsb": 0,
                      "msb": 0
                  },
                  "type": "LOGIC"
              },
              {
                  "direction": "Input",
                  "name": "A",
                  "range": {
                      "lsb": 27,
                      "msb": 0
                  },
                  "type": "LOGIC"
              },
              {
                  "direction": "Input",
                  "name": "B",
                  "range": {
                      "lsb": 19,
                      "msb": 0
                  },
                  "type": "LOGIC"
              },
              {
                  "direction": "Output",
                  "name": "Y",
                  "range": {
                      "lsb": 47,
                      "msb": 0
                  },
                  "type": "LOGIC"
              }
          ],
          "topModule": "mult_28x20_unsigned_regout"
      }
  ],
  "modules": {
      "mult": {
          "file": "2",
          "language": "SystemVerilog",
          "line": 4,
          "module": "mult",
          "ports": [
              {
                  "direction": "Input",
                  "name": "reset",
                  "range": {
                      "lsb": 0,
                      "msb": 0
                  },
                  "type": "LOGIC"
              },
              {
                  "direction": "Input",
                  "name": "clock0",
                  "range": {
                      "lsb": 0,
                      "msb": 0
                  },
                  "type": "LOGIC"
              },
              {
                  "direction": "Input",
                  "name": "A",
                  "range": {
                      "lsb": 27,
                      "msb": 0
                  },
                  "type": "LOGIC"
              },
              {
                  "direction": "Input",
                  "name": "B",
                  "range": {
                      "lsb": 19,
                      "msb": 0
                  },
                  "type": "LOGIC"
              },
              {
                  "direction": "Output",
                  "name": "Y",
                  "range": {
                      "lsb": 47,
                      "msb": 0
                  },
                  "type": "LOGIC"
              }
          ]
      }
  }
}
