Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
--------------------------------------------------------------------------------------
| Tool Version : Vivado v.2022.2 (win64) Build 3671981 Fri Oct 14 05:00:03 MDT 2022
| Date         : Fri Dec  6 14:35:32 2024
| Host         : MSI running 64-bit major release  (build 9200)
| Command      : report_control_sets -verbose -file top_level_control_sets_placed.rpt
| Design       : top_level
| Device       : xc7s50
--------------------------------------------------------------------------------------

Control Set Information

Table of Contents
-----------------
1. Summary
2. Histogram
3. Flip-Flop Distribution
4. Detailed Control Set Information

1. Summary
----------

+----------------------------------------------------------+-------+
|                          Status                          | Count |
+----------------------------------------------------------+-------+
| Total control sets                                       |    20 |
|    Minimum number of control sets                        |    20 |
|    Addition due to synthesis replication                 |     0 |
|    Addition due to physical synthesis replication        |     0 |
| Unused register locations in slices containing registers |    15 |
+----------------------------------------------------------+-------+
* Control sets can be merged at opt_design using control_set_merge or merge_equivalent_drivers
** Run report_qor_suggestions for automated merging and remapping suggestions


2. Histogram
------------

+--------------------+-------+
|       Fanout       | Count |
+--------------------+-------+
| Total control sets |    20 |
| >= 0 to < 4        |     0 |
| >= 4 to < 6        |     0 |
| >= 6 to < 8        |     0 |
| >= 8 to < 10       |     0 |
| >= 10 to < 12      |     1 |
| >= 12 to < 14      |     1 |
| >= 14 to < 16      |     0 |
| >= 16              |    18 |
+--------------------+-------+
* Control sets can be remapped at either synth_design or opt_design


3. Flip-Flop Distribution
-------------------------

+--------------+-----------------------+------------------------+-----------------+--------------+
| Clock Enable | Synchronous Set/Reset | Asynchronous Set/Reset | Total Registers | Total Slices |
+--------------+-----------------------+------------------------+-----------------+--------------+
| No           | No                    | No                     |              77 |           38 |
| No           | No                    | Yes                    |               0 |            0 |
| No           | Yes                   | No                     |              12 |            3 |
| Yes          | No                    | No                     |              64 |           16 |
| Yes          | No                    | Yes                    |               0 |            0 |
| Yes          | Yes                   | No                     |             256 |           64 |
+--------------+-----------------------+------------------------+-----------------+--------------+


4. Detailed Control Set Information
-----------------------------------

+---------------------+-----------------------------------+-----------------------------------+------------------+----------------+--------------+
|     Clock Signal    |           Enable Signal           |          Set/Reset Signal         | Slice Load Count | Bel Load Count | Bels / Slice |
+---------------------+-----------------------------------+-----------------------------------+------------------+----------------+--------------+
|  SW_sync[0]/q_reg_0 |                                   |                                   |                7 |             10 |         1.43 |
|  clk_IBUF_BUFG      |                                   | sine_wave/clear                   |                3 |             12 |         4.00 |
|  clk_IBUF_BUFG      | SW_sync[3]/counter[0]_i_2__13_n_0 | SW_sync[3]/counter[0]_i_1__11_n_0 |                4 |             16 |         4.00 |
|  clk_IBUF_BUFG      | SW_sync[4]/counter[0]_i_2__12_n_0 | SW_sync[4]/counter[0]_i_1__10_n_0 |                4 |             16 |         4.00 |
|  clk_IBUF_BUFG      | SW_sync[6]/counter[0]_i_2__10_n_0 | SW_sync[6]/counter[0]_i_1__8_n_0  |                4 |             16 |         4.00 |
|  clk_IBUF_BUFG      | SW_sync[7]/counter[0]_i_2__9_n_0  | SW_sync[7]/counter[0]_i_1__7_n_0  |                4 |             16 |         4.00 |
|  clk_IBUF_BUFG      | SW_sync[8]/counter[0]_i_2__8_n_0  | SW_sync[8]/counter[0]_i_1__6_n_0  |                4 |             16 |         4.00 |
|  clk_IBUF_BUFG      | SW_sync[9]/counter[0]_i_2__7_n_0  | SW_sync[9]/counter[0]_i_1__5_n_0  |                4 |             16 |         4.00 |
|  clk_IBUF_BUFG      | SW_sync[12]/counter[0]_i_2__4_n_0 | SW_sync[12]/counter[0]_i_1__2_n_0 |                4 |             16 |         4.00 |
|  clk_IBUF_BUFG      | SW_sync[13]/counter[0]_i_2__3_n_0 | SW_sync[13]/counter[0]_i_1__1_n_0 |                4 |             16 |         4.00 |
|  clk_IBUF_BUFG      | SW_sync[14]/counter[0]_i_2__2_n_0 | SW_sync[14]/counter[0]_i_1__0_n_0 |                4 |             16 |         4.00 |
|  clk_IBUF_BUFG      | SW_sync[15]/sel                   | SW_sync[15]/counter[0]_i_1_n_0    |                4 |             16 |         4.00 |
|  clk_IBUF_BUFG      | SW_sync[1]/counter[0]_i_2__15_n_0 | SW_sync[1]/counter[0]_i_1__13_n_0 |                4 |             16 |         4.00 |
|  clk_IBUF_BUFG      | SW_sync[2]/counter[0]_i_2__14_n_0 | SW_sync[2]/counter[0]_i_1__12_n_0 |                4 |             16 |         4.00 |
|  clk_IBUF_BUFG      | SW_sync[0]/counter[0]_i_2__16_n_0 | SW_sync[0]/counter[0]_i_1__14_n_0 |                4 |             16 |         4.00 |
|  clk_IBUF_BUFG      | SW_sync[10]/counter[0]_i_2__6_n_0 | SW_sync[10]/counter[0]_i_1__4_n_0 |                4 |             16 |         4.00 |
|  clk_IBUF_BUFG      | SW_sync[11]/counter[0]_i_2__5_n_0 | SW_sync[11]/counter[0]_i_1__3_n_0 |                4 |             16 |         4.00 |
|  clk_IBUF_BUFG      | SW_sync[5]/counter[0]_i_2__11_n_0 | SW_sync[5]/counter[0]_i_1__9_n_0  |                4 |             16 |         4.00 |
|  clk_IBUF_BUFG      | sine_wave/clear                   |                                   |               16 |             64 |         4.00 |
|  clk_IBUF_BUFG      |                                   |                                   |               31 |             67 |         2.16 |
+---------------------+-----------------------------------+-----------------------------------+------------------+----------------+--------------+


