\begin {itemize} 
    \item [] {\bf \Large  Publications  }  \vspace{-1.5em}
    \item []  {\bf \hrulefill } \mdseries \normalsize 
        \begin {itemize}
            \item [$\bullet$] \bf {\mtf \normalsize  Journals} \mdseries
                \begin {itemize}
                    \item [-] Heidarpur, Moslem, Mitra Mirhassani, and Norman Chang. "A Fully Pipelined FIFO Based Polynomial Multiplication Hardware Architecture Based On Number Theoretic Transform." arXiv preprint arXiv:2501.11867 (2025).
                    \item [-] Thirumoorthi, Madhan, et al. "A High Speed and Area Efficient Processor for Elliptic Curve Scalar Point Multiplication for GF ($2^ m $)." in IEEE Transactions on Very Large Scale Integration (VLSI) Systems (2024).
                    \item [-] Alammari, Khalid, et al. "LIF neuron—a memristive realization." in  Frontiers in Electronics 5 (2024): 1366299.
                     \item [-]  M. Heidarpur, A. Ahmadi, M. Ahmadi, "The Silence of the Neurons: An Application To Enhance Performance and Energy Efficiency ," in Frontiers in Neuroscience, vol. 17, doi: 10.3389/fnins.2023.1333238, Dec. 2023
                    \vspace{0.3cm}
                    \item [-]  M. Thirumoorthi, A. J. Leigh, M. Heidarpur, M. Khalid and M. Mirhassani, "Novel Formulations of M-Term Overlap-Free Karatsuba Binary Polynomial Multipliers and Their Hardware Implementations," in IEEE Transactions on Very Large Scale Integration (VLSI) Systems, vol. 31, no. 10, pp. 1509-1522, Oct. 2023
                    \vspace{0.3cm}
                    \item [-]  A. J. Leigh, M. Heidarpur and M. Mirhassani, "A Resource-Efficient and High-Accuracy CORDIC-Based Digital Implementation of the Hodgkin–Huxley Neuron," in IEEE Transactions on Very Large Scale Integration (VLSI) Systems, vol. 31, no. 9, pp. 1377-1388, Sept. 2023
                    \vspace{0.3cm}
                    \item [-]  Leigh, A.J., Heidarpur, M. and Mirhassani, M. The input-dependent variable sampling (I-DEVS) energy-efficient digital neuron implementation method. Nonlinear Dyn 111, 10559–10571 (2023).
                    \vspace{0.3cm}
                    \item [-]  A. J. Leigh, M. Heidarpur and M. Mirhassani, "Digital Hardware Implementations of Spiking Neural Networks With Selective Input Sparsity for Edge Inferences in Controlled Image Acquisition Environments," in IEEE Transactions on Circuits and Systems II: Express Briefs, vol. 70, no. 5, pp. 1724-1728, May 2023
                    \vspace{0.3cm}
                    \item [-]  A. J. Leigh, M. Heidarpur and M. Mirhassani, "A High-Accuracy Digital Implementation of the Morris-Lecar Neuron with Variable Physiological Parameters," in IEEE Transactions on Circuits and Systems II: Express Briefs, 2022
                    \vspace{0.3cm}
                    \item [-]  M. Thirumoorthi, M. Heidarpur, M. Mirhassani and M. Khalid, "An Optimized M-Term Karatsuba-Like Binary Polynomial Multiplier for Finite Field Arithmetic," in IEEE Transactions on Very Large Scale Integration (VLSI) Systems, vol. 30, no. 5, pp. 603-614, May 2022
                    \vspace{0.3cm}
                    \item [-]  M. Heidarpur and M. Mirhassani, "An Efficient and High-Speed Overlap-Free Karatsuba-Based Finite-Field Multiplier for FGPA Implementation," in IEEE Transactions on Very Large Scale Integration (VLSI) Systems, vol. 29, no. 4, pp. 667-676, April 2021
                    \vspace{0.3cm}
                    \item [-]    M. Heidarpur, P. Khosravifar, A. Ahmadi and M. Ahmadi, ``CORDIC-Astrocyte: A Tripartite 
                    Glutamate-IP3-Ca$^{2+}$
                     Interaction Dynamics on FPGA," IEEE Transactions on Biomedical Circuits and Systems, vol. 14, no. 1, pp. 36-47, Feb. 2020 
                    \vspace{0.3cm}
                     \item [-]   M. Heidarpur, A. Ahmadi, M. Azghadi and M. Ahmadi, ``CORDIC-SNN: On-FPGA STDP Learning and
                    Izhikevich Neuron Model," IEEE Transactions on Circuits and Systems I: Regular Papers,  vol. 66, no. 7, pp. 2651-2661, Jul. 2019 
                    \vspace{0.3cm}
                     \item [-]     M. Heidarpur, A.~Ahmadi,~R. Rashidzadeh,`` A CORDIC Based Digital Hardware For Adaptive Exponential Integrate and Fire Neuron," IEEE Transactions on Circuits and Systems I: Regular Papers, vol. 63, no. 11, pp. 1986-1996, Nov. 2016.
                    \vspace{0.3cm}
                     \item [-]   M. Heidarpur, A.~Ahmadi, N.~Kandalaft,``An Efficient Digital Implementation of 2D Hindmarsh-Rose Neuron", Nonlinear Dynamics, vol. 89, no. 3, pp. 1–14, Aug
                     \vspace{0.3cm}
                \end {itemize} \vspace{0.3cm}
        %--------------------------------
         \item [$\bullet$] \bf {\mtf \normalsize Conference Papers} \mdseries
                \begin {itemize}
                    \item [-]  E. Z. Farsa, M. Heidarpur, A. Ahmadi and M. Mirhassani, "High-Performance FPGA Implementation of Fully Connected Networks of SAM Neurons," 2023 IEEE International Symposium on Circuits and Systems (ISCAS), Monterey, CA, USA, 2023, pp. 1-5
                    \vspace{0.3cm}
                    \item [-]  A. J. Leigh, M. Heidarpur and M. Mirhassani, "A Low-Resource Digital Implementation of the Fitzhugh-Nagumo Neuron," 2022 17th Conference on Ph.D Research in Microelectronics and Electronics (PRIME), Villasimius, SU, Italy, 2022, pp. 369-372
                    \vspace{0.3cm}
                    \item [-]  A. J. Leigh, M. Heidarpur and M. Mirhassani, "Selective Input Sparsity in Spiking Neural Networksfor Pattern Classification," 2020 IEEE International Symposium on Circuits and Systems (ISCAS), Austin, 2022
                    \vspace{0.3cm}
                    \item [-]  A. Leigh, M. Heidarpur, M. Mirhassani, ``Selective Input Sparsity in Spiking Neural Networks for Pattern Classification," 2020 IEEE International Symposium on Circuits and Systems (ISCAS), Austin, 2022 (accepted-not online yet)
                    \vspace{0.3cm}
                    \item [-]  M. Heidarpur, A. Ahmadi and M. Ahmadi, ``Time Step Impact on Performance and Accuracy of Izhikevich Neuron: Software Simulation and Hardware Implementation," 2020 IEEE International Symposium on Circuits and Systems (ISCAS), Sevilla, 2020, pp. 1-5
                    \vspace{0.3cm}
                     \item [-]    M. Heidarpur, A.~Ahmadi, N.~Kandalaft, ``Concurrent Dual-Band 1.8/2.4 GHz LNA Using Miller Effect of the Gate-Drain Capacitor," 2016 IEEE 7th Annual Information Technology, Electronics and Mobile Communication Conference (IEMCON), Vancouver, BC, 2016, pp. 1-4.
                    \vspace{0.3cm}
                    \item [-]     M. Heidarpur, A.~Ahmadi,`` An Integrated Astrocyte-Adaptive Exponential (AAdEx) Neuron And Circuit Implementation,"  2016 24th Iranian Conference on Electrical Engineering (ICEE), Shiraz, 2016, pp. 1545-1550
                    \vspace{0.3cm}
                     \item [-]    S. Haghiri, A. Ahmadi, M. Nouri and M. Heidarpur,`` An investigation on neuroglial interaction effect on Izhikevich neuron behaviour,"  2014 22nd Iranian Conference on Electrical Engineering (ICEE), Tehran, 2014, pp. 88-92
                    \vspace{0.3cm}
                \end {itemize} \vspace{0.3cm}
             %--------------------------------
            \item [$\bullet$] \bf {\mtf \normalsize Book Chapters} \mdseries
                \begin {itemize}
                    \item [-] M. Heidarpur, A. Ahmadi and M. Ahmadi, ``An efficient digital implementation of a detailed biological model of astrocyte , in Advances in Computational Intelligence, Springer International Publishing, Switzerland, Cham, 2019, pp. 857-868. 
                \end  {itemize}
        \end {itemize}
        \item [] {\bf \Large  Patents  }  \vspace{-1.5em}
    \item []  {\bf \hrulefill } \mdseries \normalsize
        \begin {itemize}
    \item [] M. Heidarpur, A. Leigh and Mitra Mirhassani, A Dual State Circuit for Energy Efficient Hardware Implementation of Spiking Neural Networks, US20230153585A1, May. 2023
   \item []  M. Heidarpur, M. Mirhassani, A fully pipelined fast FIFO based polynomial multiplication digital circuit based on number theoretic transform, US Patent application 63/378 537 , 6 Oct, 2022 [Provisional]
        \end {itemize}
\end {itemize}


%%------------------------------------------------------------
%%------------------------------------------------------------
%\bf Patents: \mdseries \normalsize\\  [0.5cm]
% \phantom \quad $\bullet$  \begin{minipage}[t]{0.98\linewidth}  
% M. Heidarpur, A. Leigh and Mitra Mirhassani, A Dual State Circuit for Energy Efficient Hardware Implementation of Spiking Neural Networks, US20230153585A1, May. 2023
% \end{minipage} \\ [0.5cm]
%  \phantom \quad $\bullet$  \begin{minipage}[t]{0.98\linewidth}   
% M. Heidarpur, M. Mirhassani, A fully pipelined fast FIFO based polynomial multiplication digital circuit based on number theoretic transform, US Patent application 63/378 537 , 6 Oct, 2022
%\end{minipage} \\ [0.5cm]
% ------------------------------------------------------------
%%------------------------------------------------------------
%\bf  Book Chapters: \mdseries \normalsize\\ [0.5cm]
%\phantom \quad $\bullet$  \begin{minipage}[t]{0.98\linewidth}     M. Heidarpur, A. Ahmadi and M. Ahmadi, ``An efficient digital implementation of a detailed biological model of astrocyte , in Advances in Computational Intelligence, Springer International Publishing, Switzerland, Cham, 2019, pp. 857-868. 
%\end{minipage} \\ [0.3cm]
%%------------------------------------------------------------
%%------------------------------------------------------------
%\item [-]  E. Z. Farsa, M. Heidarpur, A. Ahmadi and M. Mirhassani, "High-Performance FPGA Implementation of Fully Connected Networks of SAM Neurons," 2023 IEEE International Symposium on Circuits and Systems (ISCAS), Monterey, CA, USA, 2023, pp. 1-5
%\vspace{0.3cm}
%\item [-]  A. J. Leigh, M. Heidarpur and M. Mirhassani, "A Low-Resource Digital Implementation of the Fitzhugh-Nagumo Neuron," 2022 17th Conference on Ph.D Research in Microelectronics and Electronics (PRIME), Villasimius, SU, Italy, 2022, pp. 369-372
%\vspace{0.3cm}
%\item [-]  A. J. Leigh, M. Heidarpur and M. Mirhassani, "Selective Input Sparsity in Spiking Neural Networksfor Pattern Classification," 2020 IEEE International Symposium on Circuits and Systems (ISCAS), Austin, 2022
%\vspace{0.3cm}
%\item [-]  A. J. Leigh, M. Heidarpur and M. Mirhassani, "A Low-Resource Digital Implementation of the Fitzhugh-Nagumo Neuron," 2022 17th Conference on Ph.D Research in Microelectronics and Electronics (PRIME), 2022, pp. 369-372
%\vspace{0.3cm}
%\item [-]  A. Leigh, M. Heidarpur, M. Mirhassani, ``Selective Input Sparsity in Spiking Neural Networks for Pattern Classification," 2020 IEEE International Symposium on Circuits and Systems (ISCAS), Austin, 2022 (accepted-not online yet)
%\vspace{0.3cm}
%\item [-]  M. Heidarpur, A. Ahmadi and M. Ahmadi, ``Time Step Impact on Performance and Accuracy of Izhikevich Neuron: Software Simulation and Hardware Implementation," 2020 IEEE International Symposium on Circuits and Systems (ISCAS), Sevilla, 2020, pp. 1-5
%\vspace{0.3cm}
% \item [-]    M. Heidarpur, A.~Ahmadi, N.~Kandalaft, ``Concurrent Dual-Band 1.8/2.4 GHz LNA Using Miller Effect of the Gate-Drain Capacitor," 2016 IEEE 7th Annual Information Technology, Electronics and Mobile Communication Conference (IEMCON), Vancouver, BC, 2016, pp. 1-4.
%\vspace{0.3cm}
%\item [-]     M. Heidarpur, A.~Ahmadi,`` An Integrated Astrocyte-Adaptive Exponential (AAdEx) Neuron And Circuit Implementation,"  2016 24th Iranian Conference on Electrical Engineering (ICEE), Shiraz, 2016, pp. 1545-1550
%\vspace{0.3cm}
% \item [-]    S. Haghiri, A. Ahmadi, M. Nouri and M. Heidarpur,`` An investigation on neuroglial interaction effect on Izhikevich neuron behaviour,"  2014 22nd Iranian Conference on Electrical Engineering (ICEE), Tehran, 2014, pp. 88-92
%\vspace{0.3cm}
%------------------------------------------------------------
%------------------------------------------------------------
%\bf Under Review: \mdseries \normalsize\\  [0.5cm]
%\phantom \quad $\bullet$  \begin{minipage}[t]{0.98\linewidth} 
%A. Leigh, M. Heidarpur and M. Mirhassani, "A Resource-Efficient and High-Accuracy CORDIC-Based Digital Implementation of the Hodgkin-Huxley Neuron," under review in IEEE Transactions on Very Large Scale Integration (VLSI) Systems
%\end{minipage} \\ [0.5cm]
%% \phantom \quad $\bullet$  \begin{minipage}[t]{0.98\linewidth}    
%%M. Heidarpur, A. Ahamdi, M. ahmadi, "A Hardware Design Method To Enhance Performance and Energy Efficiency of Izhikevich Neuron,"
%%IEEE Transactions on Emerging Topics in Computational Intelligence, (submitted December 2021)
%%\end{minipage} \\ [0.5cm]
%\phantom \quad $\bullet$  \begin{minipage}[t]{0.98\linewidth} 
%A. Leigh, M. Heidarpur and M. Mirhassani, "The Input-Dependent Variable Sampling (I-DEVS) Digital Neuron Implementation Method," under review in Nonlinear Dynamics
%\end{minipage} \\ [0.5cm]
% \phantom \quad $\bullet$  \begin{minipage}[t]{0.98\linewidth}   
%M. Kumar, M. Heidarpur, M. Mirhassani, Hardware Implementation of 3-way Overlap-free based  Karatsuba Multiplier, under review in  IEEE Transactions on Very Large Scale Integration (VLSI) Systems
%\end{minipage} \\ [0.5cm]
%\phantom \quad $\bullet$  \begin{minipage}[t]{0.98\linewidth} 
%A. Leigh, M. Heidarpur and M. Mirhassani, "Selective Input Sparsity Spiking Neural Network Hardware Implementation for Edge Inference Applications," under review in IEEE Transactions on Circuits and Systems I: Regular Papers
%\end{minipage} \\ [0.5cm]
%\bf Patent Under Review: \mdseries \normalsize\\  [0.5cm]

%------------------------------------------------------------
%------------------------------------------------------------
%\bf In Preparation: \mdseries \normalsize\\  [0.5cm]
% \phantom \quad $\bullet$  \begin{minipage}[t]{0.98\linewidth}   
%M. Kumar, M. Heidarpur, M. Mirhassani,  Extending Overlap-free Karatsuba algorithm to n-way: Hardware design and FPGA implementation   
%\end{minipage} \\[0.5cm]
% \phantom \quad $\bullet$  \begin{minipage}[t]{0.98\linewidth}   
%M. Rahmati, A. Leigh, M. Heidarpur, M. Mirhassani, FPGA Implementation of  biologically plausible tripartite synapse using CORDIC algorithm
%\end{minipage} \\[0.5cm]
% \phantom \quad $\bullet$  \begin{minipage}[t]{0.98\linewidth}   
%M. Heidarpur, A. Zamanfarsa, A. Ahmadi, M. Mirhassani, A. Ahmadi,
%FPGA implementation of randomly coupled network of the SAM neurons
%\end{minipage} \\\\

































%\bf {\mtf Publications  } \hrulefill \\ \\ \mdseries  
%{\bf Journals:} \mdseries \normalsize\\ [0.5cm]
%\phantom \quad $\bullet$  \begin{minipage}[t]{0.98\linewidth} 
%M. Heidarpur, A. Ahmadi, M. Ahmadi, "The Silence of the Neurons: An Application To Enhance Performance and Energy Efficiency ," in Frontiers in Neuroscience, vol. 17, doi: 10.3389/fnins.2023.1333238, Dec. 2023
%\end{minipage} \\ [0.5cm]
%\phantom \quad $\bullet$  \begin{minipage}[t]{0.98\linewidth} 
%M. Thirumoorthi, A. J. Leigh, M. Heidarpur, M. Khalid and M. Mirhassani, "Novel Formulations of M-Term Overlap-Free Karatsuba Binary Polynomial Multipliers and Their Hardware Implementations," in IEEE Transactions on Very Large Scale Integration (VLSI) Systems, vol. 31, no. 10, pp. 1509-1522, Oct. 2023
%\end{minipage} \\ [0.5cm]
%\phantom \quad $\bullet$  \begin{minipage}[t]{0.98\linewidth} 
%A. J. Leigh, M. Heidarpur and M. Mirhassani, "A Resource-Efficient and High-Accuracy CORDIC-Based Digital Implementation of the Hodgkin–Huxley Neuron," in IEEE Transactions on Very Large Scale Integration (VLSI) Systems, vol. 31, no. 9, pp. 1377-1388, Sept. 2023
%\end{minipage} \\ [0.5cm]
%\phantom \quad $\bullet$  \begin{minipage}[t]{0.98\linewidth} 
%Leigh, A.J., Heidarpur, M. and Mirhassani, M. The input-dependent variable sampling (I-DEVS) energy-efficient digital neuron implementation method. Nonlinear Dyn 111, 10559–10571 (2023).
%\end{minipage} \\ [0.5cm]
%\phantom \quad $\bullet$  \begin{minipage}[t]{0.98\linewidth} 
%A. J. Leigh, M. Heidarpur and M. Mirhassani, "Digital Hardware Implementations of Spiking Neural Networks With Selective Input Sparsity for Edge Inferences in Controlled Image Acquisition Environments," in IEEE Transactions on Circuits and Systems II: Express Briefs, vol. 70, no. 5, pp. 1724-1728, May 2023
%\end{minipage} \\ [0.5cm]
%\phantom \quad $\bullet$  \begin{minipage}[t]{0.98\linewidth} 
%A. J. Leigh, M. Heidarpur and M. Mirhassani, "A High-Accuracy Digital Implementation of the Morris-Lecar Neuron with Variable Physiological Parameters," in IEEE Transactions on Circuits and Systems II: Express Briefs, 2022
%\end{minipage} \\ [0.5cm]
%\phantom \quad $\bullet$  \begin{minipage}[t]{0.98\linewidth} 
%M. Thirumoorthi, M. Heidarpur, M. Mirhassani and M. Khalid, "An Optimized M-Term Karatsuba-Like Binary Polynomial Multiplier for Finite Field Arithmetic," in IEEE Transactions on Very Large Scale Integration (VLSI) Systems, vol. 30, no. 5, pp. 603-614, May 2022
%\end{minipage} \\ [0.5cm]
%\phantom \quad $\bullet$  \begin{minipage}[t]{0.98\linewidth} 
%M. Heidarpur and M. Mirhassani, "An Efficient and High-Speed Overlap-Free Karatsuba-Based Finite-Field Multiplier for FGPA Implementation," in IEEE Transactions on Very Large Scale Integration (VLSI) Systems, vol. 29, no. 4, pp. 667-676, April 2021
%\end{minipage} \\ [0.5cm]
%\phantom \quad $\bullet$  \begin{minipage}[t]{0.98\linewidth}    M. Heidarpur, P. Khosravifar, A. Ahmadi and M. Ahmadi, ``CORDIC-Astrocyte: A Tripartite 
%Glutamate-IP3-Ca$^{2+}$
% Interaction Dynamics on FPGA," IEEE Transactions on Biomedical Circuits and Systems, vol. 14, no. 1, pp. 36-47, Feb. 2020 
%\end{minipage} \\ [0.5cm]
%\phantom \quad $\bullet$  \begin{minipage}[t]{0.98\linewidth}     {M. Heidarpur, A. Ahmadi, M. Azghadi and M. Ahmadi, ``CORDIC-SNN: On-FPGA STDP Learning and
%Izhikevich Neuron Model,"{ IEEE Transactions on Circuits and Systems I: Regular Papers,  vol. 66, no. 7, pp. 2651-2661, Jul. 2019 }}\end{minipage} \\ [0.5cm]
%\phantom \quad $\bullet$  \begin{minipage}[t]{0.98\linewidth}     {M. Heidarpur, A.~Ahmadi,~R. Rashidzadeh,`` A CORDIC Based Digital Hardware For Adaptive Exponential Integrate and Fire Neuron,"{ IEEE Transactions on Circuits and Systems I: Regular Papers, vol. 63, no. 11, pp. 1986-1996, Nov. 2016.}}
%\end{minipage} \\ [0.5cm]
%\phantom \quad $\bullet$  \begin{minipage}[t]{0.98\linewidth}     M. Heidarpur, A.~Ahmadi, N.~Kandalaft,``An Efficient Digital Implementation of 2D Hindmarsh-Rose Neuron", Nonlinear Dynamics, vol. 89, no. 3, pp. 1–14, Aug. 2017.
%\end{minipage} \\ [0.5cm]

%%------------------------------------------------------------
%%------------------------------------------------------------
%\bf Patents: \mdseries \normalsize\\  [0.5cm]
% \phantom \quad $\bullet$  \begin{minipage}[t]{0.98\linewidth}  
% M. Heidarpur, A. Leigh and Mitra Mirhassani, A Dual State Circuit for Energy Efficient Hardware Implementation of Spiking Neural Networks, US20230153585A1, May. 2023
% \end{minipage} \\ [0.5cm]
%  \phantom \quad $\bullet$  \begin{minipage}[t]{0.98\linewidth}   
% M. Heidarpur, M. Mirhassani, A fully pipelined fast FIFO based polynomial multiplication digital circuit based on number theoretic transform, US Patent application 63/378 537 , 6 Oct, 2022
%\end{minipage} \\ [0.5cm]
% ------------------------------------------------------------
%%------------------------------------------------------------
%\bf  Book Chapters: \mdseries \normalsize\\ [0.5cm]
%\phantom \quad $\bullet$  \begin{minipage}[t]{0.98\linewidth}     M. Heidarpur, A. Ahmadi and M. Ahmadi, ``An efficient digital implementation of a detailed biological model of astrocyte , in Advances in Computational Intelligence, Springer International Publishing, Switzerland, Cham, 2019, pp. 857-868. 
%\end{minipage} \\ [0.3cm]
%%------------------------------------------------------------
%%------------------------------------------------------------
%\bf Conference Proceedings: \mdseries \normalsize\\  [0.5cm]
%\phantom \quad $\bullet$  \begin{minipage}[t]{0.98\linewidth}  
%E. Z. Farsa, M. Heidarpur, A. Ahmadi and M. Mirhassani, "High-Performance FPGA Implementation of Fully Connected Networks of SAM Neurons," 2023 IEEE International Symposium on Circuits and Systems (ISCAS), Monterey, CA, USA, 2023, pp. 1-5
%\end{minipage} \\ [0.5cm]
%\phantom \quad $\bullet$  \begin{minipage}[t]{0.98\linewidth}  
%A. J. Leigh, M. Heidarpur and M. Mirhassani, "A Low-Resource Digital Implementation of the Fitzhugh-Nagumo Neuron," 2022 17th Conference on Ph.D Research in Microelectronics and Electronics (PRIME), Villasimius, SU, Italy, 2022, pp. 369-372
%\end{minipage} \\ [0.5cm]
%\phantom \quad $\bullet$  \begin{minipage}[t]{0.98\linewidth}    
%A. J. Leigh, M. Heidarpur and M. Mirhassani, "Selective Input Sparsity in Spiking Neural Networksfor Pattern Classification," 2020 IEEE International Symposium on Circuits and Systems (ISCAS), Austin, 2022
%\end{minipage} \\ [0.5cm]
%\phantom \quad $\bullet$  \begin{minipage}[t]{0.98\linewidth}    
%A. J. Leigh, M. Heidarpur and M. Mirhassani, "A Low-Resource Digital Implementation of the Fitzhugh-Nagumo Neuron," 2022 17th Conference on Ph.D Research in Microelectronics and Electronics (PRIME), 2022, pp. 369-372
%\end{minipage} \\ [0.5cm]
%   \phantom \quad $\bullet$  \begin{minipage}[t]{0.98\linewidth}    
%A. Leigh, M. Heidarpur, M. Mirhassani, ``Selective Input Sparsity in Spiking Neural Networks for Pattern Classification," 2020 IEEE International Symposium on Circuits and Systems (ISCAS), Austin, 2022 (accepted-not online yet)
%\end{minipage} \\ [0.5cm]
%   \phantom \quad $\bullet$  \begin{minipage}[t]{0.98\linewidth}    
%M. Heidarpur, A. Ahmadi and M. Ahmadi, ``Time Step Impact on Performance and Accuracy of Izhikevich Neuron: Software Simulation and Hardware Implementation," 2020 IEEE International Symposium on Circuits and Systems (ISCAS), Sevilla, 2020, pp. 1-5
%\end{minipage} \\ [0.5cm]
%\phantom \quad $\bullet$  \begin{minipage}[t]{0.98\linewidth}     M. Heidarpur, A.~Ahmadi, N.~Kandalaft, ``Concurrent Dual-Band 1.8/2.4 GHz LNA Using Miller Effect of the Gate-Drain Capacitor," 2016 IEEE 7th Annual Information Technology, Electronics and Mobile Communication Conference (IEMCON), Vancouver, BC, 2016, pp. 1-4.
% \end{minipage} \\ [0.5cm]
%\phantom \quad $\bullet$  \begin{minipage}[t]{0.98\linewidth}     M. Heidarpur, A.~Ahmadi,`` An Integrated Astrocyte-Adaptive Exponential (AAdEx) Neuron And Circuit Implementation,"  2016 24th Iranian Conference on Electrical Engineering (ICEE), Shiraz, 2016, pp. 1545-1550
%\end{minipage} \\ [0.5cm]
%\phantom \quad $\bullet$  \begin{minipage}[t]{0.98\linewidth}     S. Haghiri, A. Ahmadi, M. Nouri and M. Heidarpur,`` An investigation on neuroglial interaction effect on Izhikevich neuron behaviour,"  2014 22nd Iranian Conference on Electrical Engineering (ICEE), Tehran, 2014, pp. 88-92
%\end{minipage} \\ [0.5cm] 
%------------------------------------------------------------
%------------------------------------------------------------
%\bf Under Review: \mdseries \normalsize\\  [0.5cm]
%\phantom \quad $\bullet$  \begin{minipage}[t]{0.98\linewidth} 
%A. Leigh, M. Heidarpur and M. Mirhassani, "A Resource-Efficient and High-Accuracy CORDIC-Based Digital Implementation of the Hodgkin-Huxley Neuron," under review in IEEE Transactions on Very Large Scale Integration (VLSI) Systems
%\end{minipage} \\ [0.5cm]
%% \phantom \quad $\bullet$  \begin{minipage}[t]{0.98\linewidth}    
%%M. Heidarpur, A. Ahamdi, M. ahmadi, "A Hardware Design Method To Enhance Performance and Energy Efficiency of Izhikevich Neuron,"
%%IEEE Transactions on Emerging Topics in Computational Intelligence, (submitted December 2021)
%%\end{minipage} \\ [0.5cm]
%\phantom \quad $\bullet$  \begin{minipage}[t]{0.98\linewidth} 
%A. Leigh, M. Heidarpur and M. Mirhassani, "The Input-Dependent Variable Sampling (I-DEVS) Digital Neuron Implementation Method," under review in Nonlinear Dynamics
%\end{minipage} \\ [0.5cm]
% \phantom \quad $\bullet$  \begin{minipage}[t]{0.98\linewidth}   
%M. Kumar, M. Heidarpur, M. Mirhassani, Hardware Implementation of 3-way Overlap-free based  Karatsuba Multiplier, under review in  IEEE Transactions on Very Large Scale Integration (VLSI) Systems
%\end{minipage} \\ [0.5cm]
%\phantom \quad $\bullet$  \begin{minipage}[t]{0.98\linewidth} 
%A. Leigh, M. Heidarpur and M. Mirhassani, "Selective Input Sparsity Spiking Neural Network Hardware Implementation for Edge Inference Applications," under review in IEEE Transactions on Circuits and Systems I: Regular Papers
%\end{minipage} \\ [0.5cm]
%\bf Patent Under Review: \mdseries \normalsize\\  [0.5cm]
%
%------------------------------------------------------------
%------------------------------------------------------------
%\bf In Preparation: \mdseries \normalsize\\  [0.5cm]
% \phantom \quad $\bullet$  \begin{minipage}[t]{0.98\linewidth}   
%M. Kumar, M. Heidarpur, M. Mirhassani,  Extending Overlap-free Karatsuba algorithm to n-way: Hardware design and FPGA implementation   
%\end{minipage} \\[0.5cm]
% \phantom \quad $\bullet$  \begin{minipage}[t]{0.98\linewidth}   
%M. Rahmati, A. Leigh, M. Heidarpur, M. Mirhassani, FPGA Implementation of  biologically plausible tripartite synapse using CORDIC algorithm
%\end{minipage} \\[0.5cm]
% \phantom \quad $\bullet$  \begin{minipage}[t]{0.98\linewidth}   
%M. Heidarpur, A. Zamanfarsa, A. Ahmadi, M. Mirhassani, A. Ahmadi,
%FPGA implementation of randomly coupled network of the SAM neurons
%\end{minipage} \\\\
