<HTML>
<HEAD>
<meta http-equiv="Content-Type" content="text/html; charset=UTF-8">

<META NAME="keywords" CONTENT="CSA65 6502 shugart floppy 1581">
<TITLE>DRVIO board</TITLE>
<LINK REL="stylesheet" TITLE="Default" TYPE="text/css" HREF="../../style.css">
<LINK REL="alternate stylesheet" TITLE="Advanced" TYPE="text/css" HREF="../../advanced.css">
</HEAD>
<BODY>
<DIV ID="menu">
<ul><li class=homepage><a href=../../index.html>Homepage</a></li>
<ul class="menu0" >
<li class="separator">Commodore</li>
<li class="dir"><a href="../../petindex/index.html">CBM PETindex</a></li>
<li class="dir"><a href="../../cbmhw/index.html">CBM hardware and mods</a></li>
<li class="separator">Hardware</li>
<li class="dir"><a href="../../csa/index.html">CS/A65 Caspaer and Gecko computer</a></li>
<ul class="menu1" >
<li class="file"><a href="../memmap.html">Memory Map</a></li>
<li class="separator">Specifications</li>
<li class="file"><a href="../bus.html">Bus V1.0</a></li>
<li class="file"><a href="../bus-1.1.html">Bus V1.1</a></li>
<li class="separator">Main boards</li>
<li class="dir"><a href="../cpu/index.html">CS/A65 CPU</a></li>
<li class="dir"><a href="../bios/index.html">CS/A65 BIOS </a></li>
<li class="dir"><a href="../cpu816/index.html">65816 CPU</a></li>
<li class="dir"><a href="../petcpu/index.html">64k PET CPU</a></li>
<li class="dir"><a href="../gecko/index.html">Gecko</a></li>
<li class="dir"><a href="../auxcpu/index.html">Auxiliary CPU</a></li>
<li class="dir"><a href="../pwr/index.html">Power Supply</a></li>
<li class="separator">I/O boards</li>
<li class="dir"><a href="../vdc/index.html">Video board</a></li>
<li class="dir"><a href="../petio/index.html">CBM PET I/O</a></li>
<li class="dir"><a href="../shug/index.html">PC floppy</a></li>
<li class="dir"><a href="../drvio/index.html">DRVIO floppy and IEC</a></li>

<li class="dir"><a href="../duart/index.html">Double UART (RS232)</a></li>
<li class="dir"><a href="../scsi/index.html">SCSI/I2C board</a></li>
<li class="dir"><a href="../spi/index.html">MMC/SD-Card</a></li>
<li class="separator">Special purpose</li>
<li class="dir"><a href="../ramdisk/index.html">SIMM RAMDisk</a></li>
<li class="dir"><a href="../copro/index.html">Coprocessor board</a></li>
<li class="dir"><a href="../cpuemu/index.html">Emulate a 6502</a></li>
<li class="dir"><a href="../keyemu/index.html">Emulate a keyboard</a></li>
<li class="dir"><a href="../viaproto/index.html">VIA prototyping</a></li>
<li class="separator">Deprecated boards</li>
<li class="dir"><a href="../cpu65b/index.html">64k CPU</a></li>
<li class="dir"><a href="../key/index.html">Keyboard and RS232</a></li>
<li class="dir"><a href="../iec/index.html">IEEE488 and CBM IEC</a></li>
<li class="separator">Other links</li>
<li class="dir"><a href="../gallery/index.html">Gallery</a></li>
<li class="dir"><a href="../emu/index.html">VICE emu of CS/A65</a></li>
<li class="link"><a href="../../cbmhw/c64csa/index.html">C64 CS/A adapter</a></li>
</ul>
<li class="dir"><a href="../../hwinfo/index.html">ICs and Standards Info</a></li>
<li class="dir"><a href="../../mischw/index.html">Other hardware (e.g. tools)</a></li>
<li class="separator">Software</li>
<li class="dir"><a href="../../osa/index.html">GeckOS operating system</a></li>
<li class="dir"><a href="../../lib6502/index.html">Lib6502 standard</a></li>
<li class="dir"><a href="../../o65/index.html">O65 file format</a></li>
<li class="dir"><a href="../../misc/index.html">Misc software</a></li>
<li class="separator">Knowledge Bits</li>
<li class="dir"><a href="../../icapos/index.html">Computer/OS Architecture</a></li>
<li class="dir"><a href="../../icaphw/index.html">6502 Hardware Bits</a></li>
<li class="separator">Misc</li>
<li class="file"><a href="../../contact.html">Contact</a></li>
</ul>
</ul>
</DIV>
<DIV ID="content">
<H1>DRVIO board</H1>

<p><p>This board implements a shugart bus interface as used 
		in the standard PC floppy disk drives (5.25" and 3.5")
		in a way that is compatible with the Commodore VC1581
		disk drive. I.e. it is planned that this board, together with
		the <a href="../petcpu/index.html">PETCPU</a> board, make up
		a VC1581 replacement. 
	    </p><p>
		To accomodate this, the ICs can be addressed either via
		the bus I/O area, or via a mapping into the 1Mbyte bus
		memory address space - so it can mimick the 1581 address
		space. 
	    </p><p>
		Additionally, the board contains a Commodore IEC bus interface,
		as well as an infrared signal generator.
	    </p>
	</p>
<h3>News:</h3>
<ul class="news"><li>
<small>2006-11-26</small>
                        Published the board
                </li></ul>
<DIV ID="toc">
<H2>Table of content</H2>
<dir>
<li><a href="#driver">Driver</a></li>
<dir><li><a href="#driver1">PETCPU test</a></li></dir>
<li><a href="#boards">Board Revisions</a></li>
<dir>
<li>
<a href="#board1">1.0B</a> (prototype)</li>
<li>
<a href="#board2">1.0A</a> (prototype with bugs)</li>
</dir>
</dir>
</DIV>
<H2><A NAME="driver">Driver</A></H2>
<H3><A NAME="driver1">PETCPU test</A></H3>
<p><p>
			This file includes a small test program that
			does a "readaddress" command on the WDC and either
			prints the sector header (in reverse) or the 
			WDC status register in case of an error.
			</p><p>This driver runs on a PETCPU with the Commodore
			PET ROMs (just 'dL"test1"' :-) and expects the 
			card I/O at $E8A0 (WD177x) and $E8B0 (CIA).
			</p>
                </p>
<TABLE class="files">
<TR CLASS="R1">
<TD><IMG SRC="../../imgs/file_driver.gif" ALT="driver"></TD>
<TD>
<A HREF="test2.tar.gz">test2.tar.gz</A></TD>
</TR>
</TABLE>
<H2><A NAME="boards">Board revisions</A></H2>
<H3><A NAME="board1">Version: 1.0B</A></H3>
<P>Status: prototype</P>
<H4>Notes</H4>
<TABLE class="notes">
<TR>
<TD class="noteicon"><IMG SRC="../../imgs/note_warn.gif" ALT="warn"></TD>
<TD>
			The layout has not been tested, only the schematics
			has been implemented by modifying my Rev.A board 
			to Rev.B. The differences are:
			<ul>
			<li>The infrared sender is off after reset (reversed 
				signal polarity)</li>
			<li>Moved the INTR and DRQ lines to bits 7 and 6 
				respectively on the control port </li>
			<li>The HD/DD selection is now made via control
				port and defaults to DD after reset.</li>
			<li>The drive select signals are switched, to enable
				drive 0 (SELA) on reset, that is controlled
				by the VC1581 (via MTR A).</li>
			<li>ATN can be pulled low via control port, so the 
				board can be used as IEC controller (off after
				reset)</li>
			<li>A 47k resistor between CIA pin 3 (PA1) and GND, to 
				simulate a drive ready.</li>
			</ul>
		</TD>
</TR>
<TR>
<TD class="noteicon"><IMG SRC="../../imgs/note_msg.gif" ALT="msg"></TD>
<TD>
			This board implements a (shugart-type i.e PC-type) 
			floppy disk controller. The board has been tested
			with 3.5" PC disk drives with DD (double density
			disks)
		</TD>
</TR>
<TR>
<TD class="noteicon"><IMG SRC="../../imgs/note_warn.gif" ALT="warn"></TD>
<TD>
			Using this board with HD-drives (i.e. 1.44M 3.5"
			floppies overclocks the WDC1772 chip used in this
			board, as it is only specified for DD-disks (720k).
		</TD>
</TR>
<TR>
<TD class="noteicon"><IMG SRC="../../imgs/note_msg.gif" ALT="msg"></TD>
<TD>
			Here is a summary of the jumper settings:
			<table border="1" class="jumpers">
<tr>
<th>Jumper</th>
<th>Description</th>
<th>Setting</th>
<th>Meaning</th>
<th>VC1581 setting</th>
<th>standard setting</th>
</tr>

	<tr>
<td rowspan="2">JP1</td>
<td rowspan="2">I/O address selection</td>
<td>1-2</td>
<td>$E8A*/$E8B*</td>
<td rowspan="2">don't care</td>
<td>*</td>
</tr>
	<tr>
<td>2-3</td>
<td>$E8E*/$E8F*</td>
</tr>

	<tr>
<td>JP2</td>
<td>n/a</td>
</tr>

	<tr>
<td rowspan="3">JP3</td>
<td rowspan="3">VC1581 disk unit selection: 8 when no jumper set.</td>
<td>1-2</td>
<td>10</td>
<td rowspan="3">As fits your setup. I have 3-4 for device number 9</td>
<td rowspan="3">n/a</td>
</tr>
	<tr>
<td>3-4</td>
<td>9</td>
</tr>
	<tr>
<td>1-2,3-4</td>
<td>11</td>
</tr>

	<tr>
<td>JP4</td>
<td>IEC bus reset</td>
<td>1-2</td>
<td>when set, reset IEC bus with bus reset.</td>
</tr>

	<tr>
<td rowspan="3">JP5</td>
<td rowspan="3">TOD input selection</td>
<td>1-2</td>
<td>50Hz bus signal</td>
<td></td>
<td rowspan="3">n/a</td>
</tr>
	<tr>
<td>2-3</td>
<td>Phi2 input (VC1581 setting for WD1770)</td>
</tr>
	<tr>
<td>not equiped</td>
<td>No input (VC1581 setting for WD1772)</td>
<td>*</td>
</tr>

	<tr>
<td rowspan="2">JP6</td>
<td rowspan="2">DD/HD selection</td>
<td>1-2</td>
<td>Double density disks (DD) only</td>
<td>*</td>
</tr>
	<tr>
<td>2-3</td>
<td>Double/High density (DD/HD) selection via control port</td>
<td></td>
<td>*</td>
</tr>

	<tr>
<td>JP7</td>
<td>Connector for infrared LEDs.</td>
</tr>

	<tr>
<td rowspan="2">JP8</td>
<td rowspan="2">4k/8k Memory selection</td>
<td>1-2</td>
<td>$4***/$6***</td>
<td></td>
<td rowspan="2">n/a</td>
</tr>
	<tr>
<td>2-3</td>
<td>$4***+$5***/$6***+$7***</td>
<td>*</td>
</tr>

	<tr>
<td rowspan="4">JP9</td>
<td rowspan="4">Memory mapped address selection</td>
<td>1-2</td>
<td>$54***/$56***</td>
</tr>
	<tr>
<td>3-4</td>
<td>$34***/$36***</td>
<td>*</td>
</tr>
	<tr>
<td>5-6</td>
<td>$04***/$06***</td>
</tr>
	<tr>
<td>7-8</td>
<td>no memory mapping</td>
<td></td>
<td>*</td>
</tr>

			</table>
		</TD>
</TR>
</TABLE>
<H4>Files</H4>
<TABLE class="files">
<TR CLASS="R1">
<TD><IMG SRC="../../imgs/file_schem.gif" ALT="schem"></TD>
<TD>
<A HREF="csa_drvio_v1.0b.sch">csa_drvio_v1.0b.sch</A></TD>
</TR>
<TR CLASS="R0">
<TD><IMG SRC="../../imgs/file_schem.gif" ALT="schem"></TD>
<TD>
<A HREF="csa_drvio_v1.0b-sch.png">csa_drvio_v1.0b-sch.png</A></TD>
</TR>
<TR CLASS="R1">
<TD><IMG SRC="../../imgs/file_layout.gif" ALT="layout"></TD>
<TD>
<A HREF="csa_drvio_v1.0b.brd">csa_drvio_v1.0b.brd</A></TD>
</TR>
<TR CLASS="R0">
<TD><IMG SRC="../../imgs/file_layout.gif" ALT="layout"></TD>
<TD>
<A HREF="csa_drvio_v1.0b-brd.png">csa_drvio_v1.0b-brd.png</A></TD>
</TR>
<TR CLASS="R1">
<TD><IMG SRC="../../imgs/file_photo.gif" ALT="photo"></TD>
<TD>
<A HREF="petcpudrv.jpg">petcpudrv.jpg</A>(Picture of setup with PETCPU system. Boards from left to right: DRVIO, PETCPU, PETIO, VDC)</TD>
</TR>
<TR CLASS="R0">
<TD><IMG SRC="../../imgs/file_photo.gif" ALT="photo"></TD>
<TD>
<A HREF="petcpujump.jpg">petcpujump.jpg</A>(Jumper settings for PETCPU setting)</TD>
</TR>
<TR CLASS="R1">
<TD><IMG SRC="../../imgs/file_photo.gif" ALT="photo"></TD>
<TD>
<A HREF="vc1581drv.jpg">vc1581drv.jpg</A>(Picture of setup as VC1581 together with PETCPU board.)</TD>
</TR>
</TABLE>
<H3><A NAME="board2">Version: 1.0A</A></H3>
<P>Status: prototype with bugs</P>
<H4>Notes</H4>
<TABLE class="notes">
<TR>
<TD class="noteicon"><IMG SRC="../../imgs/note_stop.gif" ALT="stop"></TD>
<TD>
			This board is superseded by the 1.0B version and will
			not be supported by any drivers.
		</TD>
</TR>
<TR>
<TD class="noteicon"><IMG SRC="../../imgs/note_warn.gif" ALT="warn"></TD>
<TD>
			The drive select signals are driven the wrong way round.
			I.e. in a VC1581 setup after reset, the wrong drive
			is selected and the drive would not work.
		</TD>
</TR>
<TR>
<TD class="noteicon"><IMG SRC="../../imgs/note_msg.gif" ALT="msg"></TD>
<TD>
			This board implements a (shugart-type i.e PC-type) 
			floppy disk controller. The board has been tested
			with 3.5" PC disk drives with DD (double density
			disks)
		</TD>
</TR>
<TR>
<TD class="noteicon"><IMG SRC="../../imgs/note_warn.gif" ALT="warn"></TD>
<TD>
			Using this board with HD-drives (i.e. 1.44M 3.5"
			floppies overclocks the WDC1772 chip used in this
			board, as it is only specified for DD-disks (720k).
		</TD>
</TR>
<TR>
<TD class="noteicon"><IMG SRC="../../imgs/note_warn.gif" ALT="warn"></TD>
<TD>
			I found that modern 3.5" disk drives do not
			drive the DENSEL shugart bus signal (and not need it either).
			Thus the selection of HD/DD disks will change from
			shugart bus drive to I/O port driven.
		</TD>
</TR>
<TR>
<TD class="noteicon"><IMG SRC="../../imgs/note_warn.gif" ALT="warn"></TD>
<TD>
			The Infrared signal generation will be changed to a NE555 based solution. Signal polarity may change, as it is currently enabled after reset.
		</TD>
</TR>
<TR>
<TD class="noteicon"><IMG SRC="../../imgs/note_warn.gif" ALT="warn"></TD>
<TD>
			The board lacks a feature to drive the ATN line - 
			so it cannot be used as a IEC bus master. This feature will be added if possible.
		</TD>
</TR>
</TABLE>
<H4>Files</H4>
<TABLE class="files">
<TR CLASS="R1">
<TD><IMG SRC="../../imgs/file_schem.gif" ALT="schem"></TD>
<TD>
<A HREF="csa_drvio_v1.0a.sch">csa_drvio_v1.0a.sch</A></TD>
</TR>
<TR CLASS="R0">
<TD><IMG SRC="../../imgs/file_schem.gif" ALT="schem"></TD>
<TD>
<A HREF="csa_drvio_v1.0a-sch.png">csa_drvio_v1.0a-sch.png</A></TD>
</TR>
<TR CLASS="R1">
<TD><IMG SRC="../../imgs/file_layout.gif" ALT="layout"></TD>
<TD>
<A HREF="csa_drvio_v1.0a.brd">csa_drvio_v1.0a.brd</A></TD>
</TR>
<TR CLASS="R0">
<TD><IMG SRC="../../imgs/file_layout.gif" ALT="layout"></TD>
<TD>
<A HREF="csa_drvio_v1.0a-brd.png">csa_drvio_v1.0a-brd.png</A></TD>
</TR>
</TABLE>
<DIV ID="footer">
<P>Last modified: 2006-11-26.</P>
<p>Return to <a href="../../index.html">Homepage</a></p>

</DIV>
</DIV>
</BODY>
</HTML>
