--------------------------------------------------------------------------------
Release 13.4 Trace  (lin64)
Copyright (c) 1995-2011 Xilinx, Inc.  All rights reserved.

/opt/Xilinx/13.4/ISE_DS/ISE/bin/lin64/unwrapped/trce -intstyle ise -v 3 -s 2 -n
3 -fastpaths -xml spi_test_top.twx spi_test_top.ncd -o spi_test_top.twr
spi_test_top.pcf

Design file:              spi_test_top.ncd
Physical constraint file: spi_test_top.pcf
Device,package,speed:     xc6slx16,csg324,C,-2 (PRODUCTION 1.21 2012-01-07)
Report level:             verbose report

Environment Variable      Effect 
--------------------      ------ 
NONE                      No environment variables were set
--------------------------------------------------------------------------------

INFO:Timing:3412 - To improve timing, see the Timing Closure User Guide (UG612).
INFO:Timing:2752 - To get complete path coverage, use the unconstrained paths 
   option. All paths that are not constrained will be reported in the 
   unconstrained paths section(s) of the report.
INFO:Timing:3339 - The clock-to-out numbers in this timing report are based on 
   a 50 Ohm transmission line loading model.  For the details of this model, 
   and for more information on accounting for different loading conditions, 
   please see the device datasheet.

================================================================================
Timing constraint: TS_J_CLK = PERIOD TIMEGRP "J_CLK" 30 ns HIGH 50%;
For more information, see Period Analysis in the Timing Closure User Guide (UG612).

 2131 paths analyzed, 353 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors, 0 component switching limit errors)
 Minimum period is   9.918ns.
--------------------------------------------------------------------------------

Paths for end point cmp_chipscope_icon/U0/U_ICON/U_TDO_reg (SLICE_X33Y45.B3), 135 paths
--------------------------------------------------------------------------------
Slack (setup path):     20.082ns (requirement - (data path - clock path skew + uncertainty))
  Source:               chipscope_ila_1/U0/I_YES_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_S6.U_CS_BRAM_CASCADE_S6/I_DEPTH_LTEQ_16K.U_SBRAM_0/I_B18KGT0.G_RAMB18[0].u_ramb18/U_RAMB18 (RAM)
  Destination:          cmp_chipscope_icon/U0/U_ICON/U_TDO_reg (FF)
  Requirement:          30.000ns
  Data Path Delay:      9.883ns (Levels of Logic = 5)
  Clock Path Skew:      0.000ns
  Source Clock:         CONTROL<0> rising at 0.000ns
  Destination Clock:    CONTROL<0> rising at 30.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: chipscope_ila_1/U0/I_YES_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_S6.U_CS_BRAM_CASCADE_S6/I_DEPTH_LTEQ_16K.U_SBRAM_0/I_B18KGT0.G_RAMB18[0].u_ramb18/U_RAMB18 to cmp_chipscope_icon/U0/U_ICON/U_TDO_reg
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    RAMB16_X1Y6.DOA15    Trcko_DOA             2.100   chipscope_ila_1/U0/I_YES_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_S6.U_CS_BRAM_CASCADE_S6/I_DEPTH_LTEQ_16K.U_SBRAM_0/I_B18KGT0.G_RAMB18[0].u_ramb18/U_RAMB18
                                                       chipscope_ila_1/U0/I_YES_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_S6.U_CS_BRAM_CASCADE_S6/I_DEPTH_LTEQ_16K.U_SBRAM_0/I_B18KGT0.G_RAMB18[0].u_ramb18/U_RAMB18
    SLICE_X32Y39.B4      net (fanout=1)        2.383   chipscope_ila_1/U0/I_YES_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/rd_data<16>
    SLICE_X32Y39.B       Tilo                  0.235   chipscope_ila_1/U0/I_YES_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/rd_col_addr_dly<3>
                                                       chipscope_ila_1/U0/I_YES_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RD_COL_MUX/I7.U_MUX128/Mmux_O_132
    SLICE_X32Y39.A5      net (fanout=1)        0.196   chipscope_ila_1/U0/I_YES_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RD_COL_MUX/I7.U_MUX128/Mmux_O_132
    SLICE_X32Y39.A       Tilo                  0.235   chipscope_ila_1/U0/I_YES_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/rd_col_addr_dly<3>
                                                       chipscope_ila_1/U0/I_YES_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RD_COL_MUX/I7.U_MUX128/Mmux_O_91
    SLICE_X32Y28.D1      net (fanout=1)        1.458   chipscope_ila_1/U0/I_YES_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RD_COL_MUX/I7.U_MUX128/Mmux_O_91
    SLICE_X32Y28.CMUX    Topdc                 0.402   chipscope_ila_1/U0/I_YES_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RD_COL_MUX/I7.U_MUX128/Mmux_O_10
                                                       chipscope_ila_1/U0/I_YES_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RD_COL_MUX/I7.U_MUX128/Mmux_O_41
                                                       chipscope_ila_1/U0/I_YES_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RD_COL_MUX/I7.U_MUX128/Mmux_O_2_f7
    SLICE_X33Y45.D3      net (fanout=1)        1.612   chipscope_ila_1/U0/I_YES_D.U_ILA/iDATA_DOUT
    SLICE_X33Y45.DMUX    Tilo                  0.337   cmp_chipscope_icon/U0/U_ICON/iTDO
                                                       chipscope_ila_1/U0/I_YES_D.U_ILA/U_DOUT
    SLICE_X33Y45.B3      net (fanout=1)        0.552   CONTROL<3>
    SLICE_X33Y45.CLK     Tas                   0.373   cmp_chipscope_icon/U0/U_ICON/iTDO
                                                       cmp_chipscope_icon/U0/U_ICON/U_TDO_MUX/U_CS_MUX/I4.U_MUX16/Mmux_O11
                                                       cmp_chipscope_icon/U0/U_ICON/U_TDO_reg
    -------------------------------------------------  ---------------------------
    Total                                      9.883ns (3.682ns logic, 6.201ns route)
                                                       (37.3% logic, 62.7% route)

--------------------------------------------------------------------------------
Slack (setup path):     20.152ns (requirement - (data path - clock path skew + uncertainty))
  Source:               chipscope_ila_1/U0/I_YES_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_S6.U_CS_BRAM_CASCADE_S6/I_DEPTH_LTEQ_16K.U_SBRAM_0/I_B18KGT0.G_RAMB18[0].u_ramb18/U_RAMB18 (RAM)
  Destination:          cmp_chipscope_icon/U0/U_ICON/U_TDO_reg (FF)
  Requirement:          30.000ns
  Data Path Delay:      9.813ns (Levels of Logic = 5)
  Clock Path Skew:      0.000ns
  Source Clock:         CONTROL<0> rising at 0.000ns
  Destination Clock:    CONTROL<0> rising at 30.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: chipscope_ila_1/U0/I_YES_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_S6.U_CS_BRAM_CASCADE_S6/I_DEPTH_LTEQ_16K.U_SBRAM_0/I_B18KGT0.G_RAMB18[0].u_ramb18/U_RAMB18 to cmp_chipscope_icon/U0/U_ICON/U_TDO_reg
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    RAMB16_X1Y6.DOPA1    Trcko_DOPA            2.100   chipscope_ila_1/U0/I_YES_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_S6.U_CS_BRAM_CASCADE_S6/I_DEPTH_LTEQ_16K.U_SBRAM_0/I_B18KGT0.G_RAMB18[0].u_ramb18/U_RAMB18
                                                       chipscope_ila_1/U0/I_YES_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_S6.U_CS_BRAM_CASCADE_S6/I_DEPTH_LTEQ_16K.U_SBRAM_0/I_B18KGT0.G_RAMB18[0].u_ramb18/U_RAMB18
    SLICE_X32Y39.B5      net (fanout=1)        2.313   chipscope_ila_1/U0/I_YES_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/rd_data<17>
    SLICE_X32Y39.B       Tilo                  0.235   chipscope_ila_1/U0/I_YES_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/rd_col_addr_dly<3>
                                                       chipscope_ila_1/U0/I_YES_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RD_COL_MUX/I7.U_MUX128/Mmux_O_132
    SLICE_X32Y39.A5      net (fanout=1)        0.196   chipscope_ila_1/U0/I_YES_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RD_COL_MUX/I7.U_MUX128/Mmux_O_132
    SLICE_X32Y39.A       Tilo                  0.235   chipscope_ila_1/U0/I_YES_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/rd_col_addr_dly<3>
                                                       chipscope_ila_1/U0/I_YES_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RD_COL_MUX/I7.U_MUX128/Mmux_O_91
    SLICE_X32Y28.D1      net (fanout=1)        1.458   chipscope_ila_1/U0/I_YES_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RD_COL_MUX/I7.U_MUX128/Mmux_O_91
    SLICE_X32Y28.CMUX    Topdc                 0.402   chipscope_ila_1/U0/I_YES_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RD_COL_MUX/I7.U_MUX128/Mmux_O_10
                                                       chipscope_ila_1/U0/I_YES_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RD_COL_MUX/I7.U_MUX128/Mmux_O_41
                                                       chipscope_ila_1/U0/I_YES_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RD_COL_MUX/I7.U_MUX128/Mmux_O_2_f7
    SLICE_X33Y45.D3      net (fanout=1)        1.612   chipscope_ila_1/U0/I_YES_D.U_ILA/iDATA_DOUT
    SLICE_X33Y45.DMUX    Tilo                  0.337   cmp_chipscope_icon/U0/U_ICON/iTDO
                                                       chipscope_ila_1/U0/I_YES_D.U_ILA/U_DOUT
    SLICE_X33Y45.B3      net (fanout=1)        0.552   CONTROL<3>
    SLICE_X33Y45.CLK     Tas                   0.373   cmp_chipscope_icon/U0/U_ICON/iTDO
                                                       cmp_chipscope_icon/U0/U_ICON/U_TDO_MUX/U_CS_MUX/I4.U_MUX16/Mmux_O11
                                                       cmp_chipscope_icon/U0/U_ICON/U_TDO_reg
    -------------------------------------------------  ---------------------------
    Total                                      9.813ns (3.682ns logic, 6.131ns route)
                                                       (37.5% logic, 62.5% route)

--------------------------------------------------------------------------------
Slack (setup path):     20.298ns (requirement - (data path - clock path skew + uncertainty))
  Source:               chipscope_ila_1/U0/I_YES_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_S6.U_CS_BRAM_CASCADE_S6/I_DEPTH_LTEQ_16K.U_SBRAM_0/I_B18KGT0.G_RAMB18[1].u_ramb18/U_RAMB18 (RAM)
  Destination:          cmp_chipscope_icon/U0/U_ICON/U_TDO_reg (FF)
  Requirement:          30.000ns
  Data Path Delay:      9.667ns (Levels of Logic = 5)
  Clock Path Skew:      0.000ns
  Source Clock:         CONTROL<0> rising at 0.000ns
  Destination Clock:    CONTROL<0> rising at 30.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: chipscope_ila_1/U0/I_YES_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_S6.U_CS_BRAM_CASCADE_S6/I_DEPTH_LTEQ_16K.U_SBRAM_0/I_B18KGT0.G_RAMB18[1].u_ramb18/U_RAMB18 to cmp_chipscope_icon/U0/U_ICON/U_TDO_reg
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    RAMB16_X1Y20.DOA13   Trcko_DOA             2.100   chipscope_ila_1/U0/I_YES_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_S6.U_CS_BRAM_CASCADE_S6/I_DEPTH_LTEQ_16K.U_SBRAM_0/I_B18KGT0.G_RAMB18[1].u_ramb18/U_RAMB18
                                                       chipscope_ila_1/U0/I_YES_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_S6.U_CS_BRAM_CASCADE_S6/I_DEPTH_LTEQ_16K.U_SBRAM_0/I_B18KGT0.G_RAMB18[1].u_ramb18/U_RAMB18
    SLICE_X32Y49.B1      net (fanout=1)        1.663   chipscope_ila_1/U0/I_YES_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/rd_data<32>
    SLICE_X32Y49.B       Tilo                  0.235   chipscope_ila_1/U0/I_YES_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RD_COL_MUX/I7.U_MUX128/Mmux_O_151
                                                       chipscope_ila_1/U0/I_YES_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RD_COL_MUX/I7.U_MUX128/Mmux_O_133
    SLICE_X32Y49.A5      net (fanout=1)        0.196   chipscope_ila_1/U0/I_YES_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RD_COL_MUX/I7.U_MUX128/Mmux_O_133
    SLICE_X32Y49.A       Tilo                  0.235   chipscope_ila_1/U0/I_YES_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RD_COL_MUX/I7.U_MUX128/Mmux_O_151
                                                       chipscope_ila_1/U0/I_YES_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RD_COL_MUX/I7.U_MUX128/Mmux_O_92
    SLICE_X32Y28.D3      net (fanout=1)        1.962   chipscope_ila_1/U0/I_YES_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RD_COL_MUX/I7.U_MUX128/Mmux_O_92
    SLICE_X32Y28.CMUX    Topdc                 0.402   chipscope_ila_1/U0/I_YES_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RD_COL_MUX/I7.U_MUX128/Mmux_O_10
                                                       chipscope_ila_1/U0/I_YES_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RD_COL_MUX/I7.U_MUX128/Mmux_O_41
                                                       chipscope_ila_1/U0/I_YES_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RD_COL_MUX/I7.U_MUX128/Mmux_O_2_f7
    SLICE_X33Y45.D3      net (fanout=1)        1.612   chipscope_ila_1/U0/I_YES_D.U_ILA/iDATA_DOUT
    SLICE_X33Y45.DMUX    Tilo                  0.337   cmp_chipscope_icon/U0/U_ICON/iTDO
                                                       chipscope_ila_1/U0/I_YES_D.U_ILA/U_DOUT
    SLICE_X33Y45.B3      net (fanout=1)        0.552   CONTROL<3>
    SLICE_X33Y45.CLK     Tas                   0.373   cmp_chipscope_icon/U0/U_ICON/iTDO
                                                       cmp_chipscope_icon/U0/U_ICON/U_TDO_MUX/U_CS_MUX/I4.U_MUX16/Mmux_O11
                                                       cmp_chipscope_icon/U0/U_ICON/U_TDO_reg
    -------------------------------------------------  ---------------------------
    Total                                      9.667ns (3.682ns logic, 5.985ns route)
                                                       (38.1% logic, 61.9% route)

--------------------------------------------------------------------------------

Paths for end point chipscope_ila_1/U0/I_YES_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/I_0_TO_64K.F_SEL[14].U_SEL (SLICE_X7Y31.CE), 11 paths
--------------------------------------------------------------------------------
Slack (setup path):     21.305ns (requirement - (data path - clock path skew + uncertainty))
  Source:               cmp_chipscope_icon/U0/U_ICON/U_CMD/G_TARGET[14].I_NE0.U_TARGET (FF)
  Destination:          chipscope_ila_1/U0/I_YES_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/I_0_TO_64K.F_SEL[14].U_SEL (FF)
  Requirement:          30.000ns
  Data Path Delay:      8.660ns (Levels of Logic = 2)
  Clock Path Skew:      0.000ns
  Source Clock:         CONTROL<0> rising at 0.000ns
  Destination Clock:    CONTROL<0> rising at 30.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: cmp_chipscope_icon/U0/U_ICON/U_CMD/G_TARGET[14].I_NE0.U_TARGET to chipscope_ila_1/U0/I_YES_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/I_0_TO_64K.F_SEL[14].U_SEL
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X33Y48.CQ      Tcko                  0.430   cmp_chipscope_icon/U0/U_ICON/iCORE_ID<3>
                                                       cmp_chipscope_icon/U0/U_ICON/U_CMD/G_TARGET[14].I_NE0.U_TARGET
    SLICE_X33Y48.B4      net (fanout=4)        0.956   cmp_chipscope_icon/U0/U_ICON/iCORE_ID<2>
    SLICE_X33Y48.B       Tilo                  0.259   cmp_chipscope_icon/U0/U_ICON/iCORE_ID<3>
                                                       cmp_chipscope_icon/U0/U_ICON/U_CMD/U_CORE_ID_SEL/I4.FI[0].U_LUT
    SLICE_X27Y37.C4      net (fanout=9)        3.313   cmp_chipscope_icon/U0/U_ICON/iCORE_ID_SEL<0>
    SLICE_X27Y37.C       Tilo                  0.259   chipscope_ila_1/U0/I_YES_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/cfg_data<4>
                                                       cmp_chipscope_icon/U0/U_ICON/U_CTRL_OUT/F_NCP[0].F_CMD[5].U_LCE
    SLICE_X7Y31.CE       net (fanout=15)       3.035   CONTROL<9>
    SLICE_X7Y31.CLK      Tceck                 0.408   chipscope_ila_1/U0/I_YES_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/cfg_data_vec<16>
                                                       chipscope_ila_1/U0/I_YES_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/I_0_TO_64K.F_SEL[14].U_SEL
    -------------------------------------------------  ---------------------------
    Total                                      8.660ns (1.356ns logic, 7.304ns route)
                                                       (15.7% logic, 84.3% route)

--------------------------------------------------------------------------------
Slack (setup path):     21.567ns (requirement - (data path - clock path skew + uncertainty))
  Source:               cmp_chipscope_icon/U0/U_ICON/U_SYNC/U_SYNC (FF)
  Destination:          chipscope_ila_1/U0/I_YES_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/I_0_TO_64K.F_SEL[14].U_SEL (FF)
  Requirement:          30.000ns
  Data Path Delay:      8.398ns (Levels of Logic = 2)
  Clock Path Skew:      0.000ns
  Source Clock:         CONTROL<0> rising at 0.000ns
  Destination Clock:    CONTROL<0> rising at 30.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: cmp_chipscope_icon/U0/U_ICON/U_SYNC/U_SYNC to chipscope_ila_1/U0/I_YES_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/I_0_TO_64K.F_SEL[14].U_SEL
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X30Y53.AQ      Tcko                  0.525   cmp_chipscope_icon/U0/U_ICON/iSYNC
                                                       cmp_chipscope_icon/U0/U_ICON/U_SYNC/U_SYNC
    SLICE_X33Y53.D4      net (fanout=1)        0.498   cmp_chipscope_icon/U0/U_ICON/iSYNC
    SLICE_X33Y53.D       Tilo                  0.259   cmp_chipscope_icon/U0/U_ICON/U_CTRL_OUT/iDATA_VALID
                                                       cmp_chipscope_icon/U0/U_ICON/U_CTRL_OUT/U_DATA_VALID
    SLICE_X27Y37.C6      net (fanout=9)        3.414   cmp_chipscope_icon/U0/U_ICON/U_CTRL_OUT/iDATA_VALID
    SLICE_X27Y37.C       Tilo                  0.259   chipscope_ila_1/U0/I_YES_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/cfg_data<4>
                                                       cmp_chipscope_icon/U0/U_ICON/U_CTRL_OUT/F_NCP[0].F_CMD[5].U_LCE
    SLICE_X7Y31.CE       net (fanout=15)       3.035   CONTROL<9>
    SLICE_X7Y31.CLK      Tceck                 0.408   chipscope_ila_1/U0/I_YES_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/cfg_data_vec<16>
                                                       chipscope_ila_1/U0/I_YES_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/I_0_TO_64K.F_SEL[14].U_SEL
    -------------------------------------------------  ---------------------------
    Total                                      8.398ns (1.451ns logic, 6.947ns route)
                                                       (17.3% logic, 82.7% route)

--------------------------------------------------------------------------------
Slack (setup path):     21.723ns (requirement - (data path - clock path skew + uncertainty))
  Source:               cmp_chipscope_icon/U0/U_ICON/U_CMD/G_TARGET[12].I_NE0.U_TARGET (FF)
  Destination:          chipscope_ila_1/U0/I_YES_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/I_0_TO_64K.F_SEL[14].U_SEL (FF)
  Requirement:          30.000ns
  Data Path Delay:      8.242ns (Levels of Logic = 2)
  Clock Path Skew:      0.000ns
  Source Clock:         CONTROL<0> rising at 0.000ns
  Destination Clock:    CONTROL<0> rising at 30.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: cmp_chipscope_icon/U0/U_ICON/U_CMD/G_TARGET[12].I_NE0.U_TARGET to chipscope_ila_1/U0/I_YES_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/I_0_TO_64K.F_SEL[14].U_SEL
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X33Y48.AQ      Tcko                  0.430   cmp_chipscope_icon/U0/U_ICON/iCORE_ID<3>
                                                       cmp_chipscope_icon/U0/U_ICON/U_CMD/G_TARGET[12].I_NE0.U_TARGET
    SLICE_X33Y48.B1      net (fanout=4)        0.538   cmp_chipscope_icon/U0/U_ICON/iCORE_ID<0>
    SLICE_X33Y48.B       Tilo                  0.259   cmp_chipscope_icon/U0/U_ICON/iCORE_ID<3>
                                                       cmp_chipscope_icon/U0/U_ICON/U_CMD/U_CORE_ID_SEL/I4.FI[0].U_LUT
    SLICE_X27Y37.C4      net (fanout=9)        3.313   cmp_chipscope_icon/U0/U_ICON/iCORE_ID_SEL<0>
    SLICE_X27Y37.C       Tilo                  0.259   chipscope_ila_1/U0/I_YES_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/cfg_data<4>
                                                       cmp_chipscope_icon/U0/U_ICON/U_CTRL_OUT/F_NCP[0].F_CMD[5].U_LCE
    SLICE_X7Y31.CE       net (fanout=15)       3.035   CONTROL<9>
    SLICE_X7Y31.CLK      Tceck                 0.408   chipscope_ila_1/U0/I_YES_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/cfg_data_vec<16>
                                                       chipscope_ila_1/U0/I_YES_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/I_0_TO_64K.F_SEL[14].U_SEL
    -------------------------------------------------  ---------------------------
    Total                                      8.242ns (1.356ns logic, 6.886ns route)
                                                       (16.5% logic, 83.5% route)

--------------------------------------------------------------------------------

Paths for end point chipscope_ila_1/U0/I_YES_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/I_0_TO_64K.F_SEL[13].U_SEL (SLICE_X7Y31.CE), 11 paths
--------------------------------------------------------------------------------
Slack (setup path):     21.323ns (requirement - (data path - clock path skew + uncertainty))
  Source:               cmp_chipscope_icon/U0/U_ICON/U_CMD/G_TARGET[14].I_NE0.U_TARGET (FF)
  Destination:          chipscope_ila_1/U0/I_YES_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/I_0_TO_64K.F_SEL[13].U_SEL (FF)
  Requirement:          30.000ns
  Data Path Delay:      8.642ns (Levels of Logic = 2)
  Clock Path Skew:      0.000ns
  Source Clock:         CONTROL<0> rising at 0.000ns
  Destination Clock:    CONTROL<0> rising at 30.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: cmp_chipscope_icon/U0/U_ICON/U_CMD/G_TARGET[14].I_NE0.U_TARGET to chipscope_ila_1/U0/I_YES_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/I_0_TO_64K.F_SEL[13].U_SEL
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X33Y48.CQ      Tcko                  0.430   cmp_chipscope_icon/U0/U_ICON/iCORE_ID<3>
                                                       cmp_chipscope_icon/U0/U_ICON/U_CMD/G_TARGET[14].I_NE0.U_TARGET
    SLICE_X33Y48.B4      net (fanout=4)        0.956   cmp_chipscope_icon/U0/U_ICON/iCORE_ID<2>
    SLICE_X33Y48.B       Tilo                  0.259   cmp_chipscope_icon/U0/U_ICON/iCORE_ID<3>
                                                       cmp_chipscope_icon/U0/U_ICON/U_CMD/U_CORE_ID_SEL/I4.FI[0].U_LUT
    SLICE_X27Y37.C4      net (fanout=9)        3.313   cmp_chipscope_icon/U0/U_ICON/iCORE_ID_SEL<0>
    SLICE_X27Y37.C       Tilo                  0.259   chipscope_ila_1/U0/I_YES_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/cfg_data<4>
                                                       cmp_chipscope_icon/U0/U_ICON/U_CTRL_OUT/F_NCP[0].F_CMD[5].U_LCE
    SLICE_X7Y31.CE       net (fanout=15)       3.035   CONTROL<9>
    SLICE_X7Y31.CLK      Tceck                 0.390   chipscope_ila_1/U0/I_YES_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/cfg_data_vec<16>
                                                       chipscope_ila_1/U0/I_YES_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/I_0_TO_64K.F_SEL[13].U_SEL
    -------------------------------------------------  ---------------------------
    Total                                      8.642ns (1.338ns logic, 7.304ns route)
                                                       (15.5% logic, 84.5% route)

--------------------------------------------------------------------------------
Slack (setup path):     21.585ns (requirement - (data path - clock path skew + uncertainty))
  Source:               cmp_chipscope_icon/U0/U_ICON/U_SYNC/U_SYNC (FF)
  Destination:          chipscope_ila_1/U0/I_YES_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/I_0_TO_64K.F_SEL[13].U_SEL (FF)
  Requirement:          30.000ns
  Data Path Delay:      8.380ns (Levels of Logic = 2)
  Clock Path Skew:      0.000ns
  Source Clock:         CONTROL<0> rising at 0.000ns
  Destination Clock:    CONTROL<0> rising at 30.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: cmp_chipscope_icon/U0/U_ICON/U_SYNC/U_SYNC to chipscope_ila_1/U0/I_YES_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/I_0_TO_64K.F_SEL[13].U_SEL
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X30Y53.AQ      Tcko                  0.525   cmp_chipscope_icon/U0/U_ICON/iSYNC
                                                       cmp_chipscope_icon/U0/U_ICON/U_SYNC/U_SYNC
    SLICE_X33Y53.D4      net (fanout=1)        0.498   cmp_chipscope_icon/U0/U_ICON/iSYNC
    SLICE_X33Y53.D       Tilo                  0.259   cmp_chipscope_icon/U0/U_ICON/U_CTRL_OUT/iDATA_VALID
                                                       cmp_chipscope_icon/U0/U_ICON/U_CTRL_OUT/U_DATA_VALID
    SLICE_X27Y37.C6      net (fanout=9)        3.414   cmp_chipscope_icon/U0/U_ICON/U_CTRL_OUT/iDATA_VALID
    SLICE_X27Y37.C       Tilo                  0.259   chipscope_ila_1/U0/I_YES_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/cfg_data<4>
                                                       cmp_chipscope_icon/U0/U_ICON/U_CTRL_OUT/F_NCP[0].F_CMD[5].U_LCE
    SLICE_X7Y31.CE       net (fanout=15)       3.035   CONTROL<9>
    SLICE_X7Y31.CLK      Tceck                 0.390   chipscope_ila_1/U0/I_YES_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/cfg_data_vec<16>
                                                       chipscope_ila_1/U0/I_YES_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/I_0_TO_64K.F_SEL[13].U_SEL
    -------------------------------------------------  ---------------------------
    Total                                      8.380ns (1.433ns logic, 6.947ns route)
                                                       (17.1% logic, 82.9% route)

--------------------------------------------------------------------------------
Slack (setup path):     21.741ns (requirement - (data path - clock path skew + uncertainty))
  Source:               cmp_chipscope_icon/U0/U_ICON/U_CMD/G_TARGET[12].I_NE0.U_TARGET (FF)
  Destination:          chipscope_ila_1/U0/I_YES_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/I_0_TO_64K.F_SEL[13].U_SEL (FF)
  Requirement:          30.000ns
  Data Path Delay:      8.224ns (Levels of Logic = 2)
  Clock Path Skew:      0.000ns
  Source Clock:         CONTROL<0> rising at 0.000ns
  Destination Clock:    CONTROL<0> rising at 30.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: cmp_chipscope_icon/U0/U_ICON/U_CMD/G_TARGET[12].I_NE0.U_TARGET to chipscope_ila_1/U0/I_YES_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/I_0_TO_64K.F_SEL[13].U_SEL
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X33Y48.AQ      Tcko                  0.430   cmp_chipscope_icon/U0/U_ICON/iCORE_ID<3>
                                                       cmp_chipscope_icon/U0/U_ICON/U_CMD/G_TARGET[12].I_NE0.U_TARGET
    SLICE_X33Y48.B1      net (fanout=4)        0.538   cmp_chipscope_icon/U0/U_ICON/iCORE_ID<0>
    SLICE_X33Y48.B       Tilo                  0.259   cmp_chipscope_icon/U0/U_ICON/iCORE_ID<3>
                                                       cmp_chipscope_icon/U0/U_ICON/U_CMD/U_CORE_ID_SEL/I4.FI[0].U_LUT
    SLICE_X27Y37.C4      net (fanout=9)        3.313   cmp_chipscope_icon/U0/U_ICON/iCORE_ID_SEL<0>
    SLICE_X27Y37.C       Tilo                  0.259   chipscope_ila_1/U0/I_YES_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/cfg_data<4>
                                                       cmp_chipscope_icon/U0/U_ICON/U_CTRL_OUT/F_NCP[0].F_CMD[5].U_LCE
    SLICE_X7Y31.CE       net (fanout=15)       3.035   CONTROL<9>
    SLICE_X7Y31.CLK      Tceck                 0.390   chipscope_ila_1/U0/I_YES_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/cfg_data_vec<16>
                                                       chipscope_ila_1/U0/I_YES_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/I_0_TO_64K.F_SEL[13].U_SEL
    -------------------------------------------------  ---------------------------
    Total                                      8.224ns (1.338ns logic, 6.886ns route)
                                                       (16.3% logic, 83.7% route)

--------------------------------------------------------------------------------

Hold Paths: TS_J_CLK = PERIOD TIMEGRP "J_CLK" 30 ns HIGH 50%;
--------------------------------------------------------------------------------

Paths for end point chipscope_ila_1/U0/I_YES_D.U_ILA/U_STAT/U_RESET_EDGE/I_H2L.U_DOUT (SLICE_X37Y38.SR), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.349ns (requirement - (clock path skew + uncertainty - data path))
  Source:               chipscope_ila_1/U0/I_YES_D.U_ILA/U_STAT/U_RESET_EDGE/U_DOUT0 (FF)
  Destination:          chipscope_ila_1/U0/I_YES_D.U_ILA/U_STAT/U_RESET_EDGE/I_H2L.U_DOUT (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.349ns (Levels of Logic = 0)
  Clock Path Skew:      0.000ns
  Source Clock:         CONTROL<0> rising at 30.000ns
  Destination Clock:    CONTROL<0> rising at 30.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: chipscope_ila_1/U0/I_YES_D.U_ILA/U_STAT/U_RESET_EDGE/U_DOUT0 to chipscope_ila_1/U0/I_YES_D.U_ILA/U_STAT/U_RESET_EDGE/I_H2L.U_DOUT
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X35Y38.AQ      Tcko                  0.198   chipscope_ila_1/U0/I_YES_D.U_ILA/U_STAT/U_RESET_EDGE/iDOUT<1>
                                                       chipscope_ila_1/U0/I_YES_D.U_ILA/U_STAT/U_RESET_EDGE/U_DOUT0
    SLICE_X37Y38.SR      net (fanout=2)        0.279   chipscope_ila_1/U0/I_YES_D.U_ILA/U_STAT/U_RESET_EDGE/iDOUT<0>
    SLICE_X37Y38.CLK     Tcksr       (-Th)     0.128   chipscope_ila_1/U0/I_YES_D.U_ILA/U_STAT/ACTRESET_pulse
                                                       chipscope_ila_1/U0/I_YES_D.U_ILA/U_STAT/U_RESET_EDGE/I_H2L.U_DOUT
    -------------------------------------------------  ---------------------------
    Total                                      0.349ns (0.070ns logic, 0.279ns route)
                                                       (20.1% logic, 79.9% route)

--------------------------------------------------------------------------------

Paths for end point chipscope_ila_1/U0/I_YES_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/I_0_TO_64K.F_SEL[11].U_SEL (SLICE_X20Y37.DX), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.385ns (requirement - (clock path skew + uncertainty - data path))
  Source:               chipscope_ila_1/U0/I_YES_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/I_0_TO_64K.F_SEL[10].U_SEL (FF)
  Destination:          chipscope_ila_1/U0/I_YES_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/I_0_TO_64K.F_SEL[11].U_SEL (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.385ns (Levels of Logic = 0)
  Clock Path Skew:      0.000ns
  Source Clock:         CONTROL<0> rising at 30.000ns
  Destination Clock:    CONTROL<0> rising at 30.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: chipscope_ila_1/U0/I_YES_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/I_0_TO_64K.F_SEL[10].U_SEL to chipscope_ila_1/U0/I_YES_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/I_0_TO_64K.F_SEL[11].U_SEL
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X20Y37.CQ      Tcko                  0.200   chipscope_ila_1/U0/I_YES_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/cfg_data_vec<12>
                                                       chipscope_ila_1/U0/I_YES_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/I_0_TO_64K.F_SEL[10].U_SEL
    SLICE_X20Y37.DX      net (fanout=1)        0.137   chipscope_ila_1/U0/I_YES_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/cfg_data_vec<11>
    SLICE_X20Y37.CLK     Tckdi       (-Th)    -0.048   chipscope_ila_1/U0/I_YES_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/cfg_data_vec<12>
                                                       chipscope_ila_1/U0/I_YES_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/I_0_TO_64K.F_SEL[11].U_SEL
    -------------------------------------------------  ---------------------------
    Total                                      0.385ns (0.248ns logic, 0.137ns route)
                                                       (64.4% logic, 35.6% route)

--------------------------------------------------------------------------------

Paths for end point chipscope_ila_1/U0/I_YES_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/I_0_TO_64K.I_SRL.U_SELX (SLICE_X6Y31.CI), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.395ns (requirement - (clock path skew + uncertainty - data path))
  Source:               chipscope_ila_1/U0/I_YES_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/I_0_TO_64K.F_SEL[15].U_SEL (FF)
  Destination:          chipscope_ila_1/U0/I_YES_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/I_0_TO_64K.I_SRL.U_SELX (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.395ns (Levels of Logic = 0)
  Clock Path Skew:      0.000ns
  Source Clock:         CONTROL<0> rising at 30.000ns
  Destination Clock:    CONTROL<0> rising at 30.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: chipscope_ila_1/U0/I_YES_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/I_0_TO_64K.F_SEL[15].U_SEL to chipscope_ila_1/U0/I_YES_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/I_0_TO_64K.I_SRL.U_SELX
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X7Y31.DQ       Tcko                  0.198   chipscope_ila_1/U0/I_YES_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/cfg_data_vec<16>
                                                       chipscope_ila_1/U0/I_YES_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/I_0_TO_64K.F_SEL[15].U_SEL
    SLICE_X6Y31.CI       net (fanout=1)        0.147   chipscope_ila_1/U0/I_YES_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/cfg_data_vec<16>
    SLICE_X6Y31.CLK      Tdh         (-Th)    -0.050   chipscope_ila_1/U0/I_YES_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/cfg_data<0>
                                                       chipscope_ila_1/U0/I_YES_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/I_0_TO_64K.I_SRL.U_SELX
    -------------------------------------------------  ---------------------------
    Total                                      0.395ns (0.248ns logic, 0.147ns route)
                                                       (62.8% logic, 37.2% route)

--------------------------------------------------------------------------------

Component Switching Limit Checks: TS_J_CLK = PERIOD TIMEGRP "J_CLK" 30 ns HIGH 50%;
--------------------------------------------------------------------------------
Slack: 26.430ns (period - min period limit)
  Period: 30.000ns
  Min period limit: 3.570ns (280.112MHz) (Trper_CLKA(Fmax))
  Physical resource: chipscope_ila_1/U0/I_YES_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_S6.U_CS_BRAM_CASCADE_S6/I_DEPTH_LTEQ_16K.U_SBRAM_0/I_B18KGT0.G_RAMB18[2].u_ramb18/U_RAMB18/CLKA
  Logical resource: chipscope_ila_1/U0/I_YES_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_S6.U_CS_BRAM_CASCADE_S6/I_DEPTH_LTEQ_16K.U_SBRAM_0/I_B18KGT0.G_RAMB18[2].u_ramb18/U_RAMB18/CLKA
  Location pin: RAMB16_X1Y24.CLKA
  Clock network: CONTROL<0>
--------------------------------------------------------------------------------
Slack: 26.430ns (period - min period limit)
  Period: 30.000ns
  Min period limit: 3.570ns (280.112MHz) (Trper_CLKA(Fmax))
  Physical resource: chipscope_ila_1/U0/I_YES_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_S6.U_CS_BRAM_CASCADE_S6/I_DEPTH_LTEQ_16K.U_SBRAM_0/I_B18KGT0.G_RAMB18[0].u_ramb18/U_RAMB18/CLKA
  Logical resource: chipscope_ila_1/U0/I_YES_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_S6.U_CS_BRAM_CASCADE_S6/I_DEPTH_LTEQ_16K.U_SBRAM_0/I_B18KGT0.G_RAMB18[0].u_ramb18/U_RAMB18/CLKA
  Location pin: RAMB16_X1Y6.CLKA
  Clock network: CONTROL<0>
--------------------------------------------------------------------------------
Slack: 26.430ns (period - min period limit)
  Period: 30.000ns
  Min period limit: 3.570ns (280.112MHz) (Trper_CLKA(Fmax))
  Physical resource: chipscope_ila_1/U0/I_YES_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_S6.U_CS_BRAM_CASCADE_S6/I_DEPTH_LTEQ_16K.U_SBRAM_0/I_B18KGT0.G_RAMB18[3].u_ramb18/U_RAMB18/CLKA
  Logical resource: chipscope_ila_1/U0/I_YES_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_S6.U_CS_BRAM_CASCADE_S6/I_DEPTH_LTEQ_16K.U_SBRAM_0/I_B18KGT0.G_RAMB18[3].u_ramb18/U_RAMB18/CLKA
  Location pin: RAMB16_X1Y12.CLKA
  Clock network: CONTROL<0>
--------------------------------------------------------------------------------

================================================================================
Timing constraint: TS_U_TO_J = MAXDELAY FROM TIMEGRP "U_CLK" TO TIMEGRP "J_CLK" 
15 ns;
For more information, see From:To (Multicycle) Analysis in the Timing Closure User Guide (UG612).

 18 paths analyzed, 18 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors)
 Maximum delay is   3.216ns.
--------------------------------------------------------------------------------

Paths for end point cmp_chipscope_icon/U0/U_ICON/U_SYNC/G_SYNC_WORD[6].I_EQ0.U_FDR (SLICE_X28Y53.SR), 1 path
--------------------------------------------------------------------------------
Slack (setup paths):    11.784ns (requirement - (data path - clock path skew + uncertainty))
  Source:               cmp_chipscope_icon/U0/U_ICON/U_iDATA_CMD (FF)
  Destination:          cmp_chipscope_icon/U0/U_ICON/U_SYNC/G_SYNC_WORD[6].I_EQ0.U_FDR (FF)
  Requirement:          15.000ns
  Data Path Delay:      3.181ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         cmp_chipscope_icon/U0/iUPDATE_OUT rising
  Destination Clock:    CONTROL<0> rising at 0.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: cmp_chipscope_icon/U0/U_ICON/U_iDATA_CMD to cmp_chipscope_icon/U0/U_ICON/U_SYNC/G_SYNC_WORD[6].I_EQ0.U_FDR
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X35Y58.AQ      Tcko                  0.430   cmp_chipscope_icon/U0/U_ICON/iDATA_CMD
                                                       cmp_chipscope_icon/U0/U_ICON/U_iDATA_CMD
    SLICE_X35Y58.B1      net (fanout=3)        0.538   cmp_chipscope_icon/U0/U_ICON/iDATA_CMD
    SLICE_X35Y58.B       Tilo                  0.259   cmp_chipscope_icon/U0/U_ICON/iDATA_CMD
                                                       cmp_chipscope_icon/U0/U_ICON/U_SYNC/U_iDATA_CMD_n
    SLICE_X28Y53.SR      net (fanout=2)        1.493   cmp_chipscope_icon/U0/U_ICON/U_SYNC/iDATA_CMD_n
    SLICE_X28Y53.CLK     Tsrck                 0.461   cmp_chipscope_icon/U0/U_ICON/U_SYNC/iSYNC_WORD<3>
                                                       cmp_chipscope_icon/U0/U_ICON/U_SYNC/G_SYNC_WORD[6].I_EQ0.U_FDR
    -------------------------------------------------  ---------------------------
    Total                                      3.181ns (1.150ns logic, 2.031ns route)
                                                       (36.2% logic, 63.8% route)

--------------------------------------------------------------------------------

Paths for end point cmp_chipscope_icon/U0/U_ICON/U_CMD/G_TARGET[10].I_NE0.U_TARGET (SLICE_X33Y44.CE), 1 path
--------------------------------------------------------------------------------
Slack (setup paths):    11.795ns (requirement - (data path - clock path skew + uncertainty))
  Source:               cmp_chipscope_icon/U0/U_ICON/U_iDATA_CMD (FF)
  Destination:          cmp_chipscope_icon/U0/U_ICON/U_CMD/G_TARGET[10].I_NE0.U_TARGET (FF)
  Requirement:          15.000ns
  Data Path Delay:      3.170ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         cmp_chipscope_icon/U0/iUPDATE_OUT rising
  Destination Clock:    CONTROL<0> rising at 0.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: cmp_chipscope_icon/U0/U_ICON/U_iDATA_CMD to cmp_chipscope_icon/U0/U_ICON/U_CMD/G_TARGET[10].I_NE0.U_TARGET
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X35Y58.AQ      Tcko                  0.430   cmp_chipscope_icon/U0/U_ICON/iDATA_CMD
                                                       cmp_chipscope_icon/U0/U_ICON/U_iDATA_CMD
    SLICE_X35Y58.C5      net (fanout=3)        0.423   cmp_chipscope_icon/U0/U_ICON/iDATA_CMD
    SLICE_X35Y58.C       Tilo                  0.259   cmp_chipscope_icon/U0/U_ICON/iDATA_CMD
                                                       cmp_chipscope_icon/U0/U_ICON/U_CMD/U_TARGET_CE
    SLICE_X33Y44.CE      net (fanout=2)        1.650   cmp_chipscope_icon/U0/U_ICON/U_CMD/iTARGET_CE
    SLICE_X33Y44.CLK     Tceck                 0.408   cmp_chipscope_icon/U0/U_ICON/U_CMD/iTARGET<11>
                                                       cmp_chipscope_icon/U0/U_ICON/U_CMD/G_TARGET[10].I_NE0.U_TARGET
    -------------------------------------------------  ---------------------------
    Total                                      3.170ns (1.097ns logic, 2.073ns route)
                                                       (34.6% logic, 65.4% route)

--------------------------------------------------------------------------------

Paths for end point cmp_chipscope_icon/U0/U_ICON/U_SYNC/G_SYNC_WORD[5].I_NE0.U_FDR (SLICE_X28Y53.SR), 1 path
--------------------------------------------------------------------------------
Slack (setup paths):    11.812ns (requirement - (data path - clock path skew + uncertainty))
  Source:               cmp_chipscope_icon/U0/U_ICON/U_iDATA_CMD (FF)
  Destination:          cmp_chipscope_icon/U0/U_ICON/U_SYNC/G_SYNC_WORD[5].I_NE0.U_FDR (FF)
  Requirement:          15.000ns
  Data Path Delay:      3.153ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         cmp_chipscope_icon/U0/iUPDATE_OUT rising
  Destination Clock:    CONTROL<0> rising at 0.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: cmp_chipscope_icon/U0/U_ICON/U_iDATA_CMD to cmp_chipscope_icon/U0/U_ICON/U_SYNC/G_SYNC_WORD[5].I_NE0.U_FDR
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X35Y58.AQ      Tcko                  0.430   cmp_chipscope_icon/U0/U_ICON/iDATA_CMD
                                                       cmp_chipscope_icon/U0/U_ICON/U_iDATA_CMD
    SLICE_X35Y58.B1      net (fanout=3)        0.538   cmp_chipscope_icon/U0/U_ICON/iDATA_CMD
    SLICE_X35Y58.B       Tilo                  0.259   cmp_chipscope_icon/U0/U_ICON/iDATA_CMD
                                                       cmp_chipscope_icon/U0/U_ICON/U_SYNC/U_iDATA_CMD_n
    SLICE_X28Y53.SR      net (fanout=2)        1.493   cmp_chipscope_icon/U0/U_ICON/U_SYNC/iDATA_CMD_n
    SLICE_X28Y53.CLK     Tsrck                 0.433   cmp_chipscope_icon/U0/U_ICON/U_SYNC/iSYNC_WORD<3>
                                                       cmp_chipscope_icon/U0/U_ICON/U_SYNC/G_SYNC_WORD[5].I_NE0.U_FDR
    -------------------------------------------------  ---------------------------
    Total                                      3.153ns (1.122ns logic, 2.031ns route)
                                                       (35.6% logic, 64.4% route)

--------------------------------------------------------------------------------
Hold Paths: TS_U_TO_J = MAXDELAY FROM TIMEGRP "U_CLK" TO TIMEGRP "J_CLK" 15 ns;
--------------------------------------------------------------------------------

Paths for end point cmp_chipscope_icon/U0/U_ICON/U_SYNC/U_SYNC (SLICE_X30Y53.SR), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      1.251ns (requirement - (clock path skew + uncertainty - data path))
  Source:               cmp_chipscope_icon/U0/U_ICON/U_iDATA_CMD (FF)
  Destination:          cmp_chipscope_icon/U0/U_ICON/U_SYNC/U_SYNC (FF)
  Requirement:          0.000ns
  Data Path Delay:      1.286ns (Levels of Logic = 1)
  Positive Clock Path Skew: 0.000ns
  Source Clock:         cmp_chipscope_icon/U0/iUPDATE_OUT rising
  Destination Clock:    CONTROL<0> rising at 0.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Minimum Data Path at Fast Process Corner: cmp_chipscope_icon/U0/U_ICON/U_iDATA_CMD to cmp_chipscope_icon/U0/U_ICON/U_SYNC/U_SYNC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X35Y58.AQ      Tcko                  0.198   cmp_chipscope_icon/U0/U_ICON/iDATA_CMD
                                                       cmp_chipscope_icon/U0/U_ICON/U_iDATA_CMD
    SLICE_X35Y58.B1      net (fanout=3)        0.271   cmp_chipscope_icon/U0/U_ICON/iDATA_CMD
    SLICE_X35Y58.B       Tilo                  0.156   cmp_chipscope_icon/U0/U_ICON/iDATA_CMD
                                                       cmp_chipscope_icon/U0/U_ICON/U_SYNC/U_iDATA_CMD_n
    SLICE_X30Y53.SR      net (fanout=2)        0.643   cmp_chipscope_icon/U0/U_ICON/U_SYNC/iDATA_CMD_n
    SLICE_X30Y53.CLK     Tcksr       (-Th)    -0.018   cmp_chipscope_icon/U0/U_ICON/iSYNC
                                                       cmp_chipscope_icon/U0/U_ICON/U_SYNC/U_SYNC
    -------------------------------------------------  ---------------------------
    Total                                      1.286ns (0.372ns logic, 0.914ns route)
                                                       (28.9% logic, 71.1% route)
--------------------------------------------------------------------------------

Paths for end point cmp_chipscope_icon/U0/U_ICON/U_SYNC/G_SYNC_WORD[3].I_NE0.U_FDR (SLICE_X28Y53.SR), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      1.409ns (requirement - (clock path skew + uncertainty - data path))
  Source:               cmp_chipscope_icon/U0/U_ICON/U_iDATA_CMD (FF)
  Destination:          cmp_chipscope_icon/U0/U_ICON/U_SYNC/G_SYNC_WORD[3].I_NE0.U_FDR (FF)
  Requirement:          0.000ns
  Data Path Delay:      1.444ns (Levels of Logic = 1)
  Positive Clock Path Skew: 0.000ns
  Source Clock:         cmp_chipscope_icon/U0/iUPDATE_OUT rising
  Destination Clock:    CONTROL<0> rising at 0.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Minimum Data Path at Fast Process Corner: cmp_chipscope_icon/U0/U_ICON/U_iDATA_CMD to cmp_chipscope_icon/U0/U_ICON/U_SYNC/G_SYNC_WORD[3].I_NE0.U_FDR
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X35Y58.AQ      Tcko                  0.198   cmp_chipscope_icon/U0/U_ICON/iDATA_CMD
                                                       cmp_chipscope_icon/U0/U_ICON/U_iDATA_CMD
    SLICE_X35Y58.B1      net (fanout=3)        0.271   cmp_chipscope_icon/U0/U_ICON/iDATA_CMD
    SLICE_X35Y58.B       Tilo                  0.156   cmp_chipscope_icon/U0/U_ICON/iDATA_CMD
                                                       cmp_chipscope_icon/U0/U_ICON/U_SYNC/U_iDATA_CMD_n
    SLICE_X28Y53.SR      net (fanout=2)        0.818   cmp_chipscope_icon/U0/U_ICON/U_SYNC/iDATA_CMD_n
    SLICE_X28Y53.CLK     Tcksr       (-Th)    -0.001   cmp_chipscope_icon/U0/U_ICON/U_SYNC/iSYNC_WORD<3>
                                                       cmp_chipscope_icon/U0/U_ICON/U_SYNC/G_SYNC_WORD[3].I_NE0.U_FDR
    -------------------------------------------------  ---------------------------
    Total                                      1.444ns (0.355ns logic, 1.089ns route)
                                                       (24.6% logic, 75.4% route)
--------------------------------------------------------------------------------

Paths for end point cmp_chipscope_icon/U0/U_ICON/U_SYNC/G_SYNC_WORD[4].I_NE0.U_FDR (SLICE_X28Y53.SR), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      1.422ns (requirement - (clock path skew + uncertainty - data path))
  Source:               cmp_chipscope_icon/U0/U_ICON/U_iDATA_CMD (FF)
  Destination:          cmp_chipscope_icon/U0/U_ICON/U_SYNC/G_SYNC_WORD[4].I_NE0.U_FDR (FF)
  Requirement:          0.000ns
  Data Path Delay:      1.457ns (Levels of Logic = 1)
  Positive Clock Path Skew: 0.000ns
  Source Clock:         cmp_chipscope_icon/U0/iUPDATE_OUT rising
  Destination Clock:    CONTROL<0> rising at 0.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Minimum Data Path at Fast Process Corner: cmp_chipscope_icon/U0/U_ICON/U_iDATA_CMD to cmp_chipscope_icon/U0/U_ICON/U_SYNC/G_SYNC_WORD[4].I_NE0.U_FDR
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X35Y58.AQ      Tcko                  0.198   cmp_chipscope_icon/U0/U_ICON/iDATA_CMD
                                                       cmp_chipscope_icon/U0/U_ICON/U_iDATA_CMD
    SLICE_X35Y58.B1      net (fanout=3)        0.271   cmp_chipscope_icon/U0/U_ICON/iDATA_CMD
    SLICE_X35Y58.B       Tilo                  0.156   cmp_chipscope_icon/U0/U_ICON/iDATA_CMD
                                                       cmp_chipscope_icon/U0/U_ICON/U_SYNC/U_iDATA_CMD_n
    SLICE_X28Y53.SR      net (fanout=2)        0.818   cmp_chipscope_icon/U0/U_ICON/U_SYNC/iDATA_CMD_n
    SLICE_X28Y53.CLK     Tcksr       (-Th)    -0.014   cmp_chipscope_icon/U0/U_ICON/U_SYNC/iSYNC_WORD<3>
                                                       cmp_chipscope_icon/U0/U_ICON/U_SYNC/G_SYNC_WORD[4].I_NE0.U_FDR
    -------------------------------------------------  ---------------------------
    Total                                      1.457ns (0.368ns logic, 1.089ns route)
                                                       (25.3% logic, 74.7% route)
--------------------------------------------------------------------------------

================================================================================
Timing constraint: TS_U_TO_U = MAXDELAY FROM TIMEGRP "U_CLK" TO TIMEGRP "U_CLK" 
15 ns;
For more information, see From:To (Multicycle) Analysis in the Timing Closure User Guide (UG612).

 1 path analyzed, 1 endpoint analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors)
 Maximum delay is   0.998ns.
--------------------------------------------------------------------------------

Paths for end point cmp_chipscope_icon/U0/U_ICON/U_iDATA_CMD (SLICE_X35Y58.A6), 1 path
--------------------------------------------------------------------------------
Slack (setup paths):    14.002ns (requirement - (data path - clock path skew + uncertainty))
  Source:               cmp_chipscope_icon/U0/U_ICON/U_iDATA_CMD (FF)
  Destination:          cmp_chipscope_icon/U0/U_ICON/U_iDATA_CMD (FF)
  Requirement:          15.000ns
  Data Path Delay:      0.963ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         cmp_chipscope_icon/U0/iUPDATE_OUT rising
  Destination Clock:    cmp_chipscope_icon/U0/iUPDATE_OUT rising
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: cmp_chipscope_icon/U0/U_ICON/U_iDATA_CMD to cmp_chipscope_icon/U0/U_ICON/U_iDATA_CMD
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X35Y58.AQ      Tcko                  0.430   cmp_chipscope_icon/U0/U_ICON/iDATA_CMD
                                                       cmp_chipscope_icon/U0/U_ICON/U_iDATA_CMD
    SLICE_X35Y58.A6      net (fanout=3)        0.160   cmp_chipscope_icon/U0/U_ICON/iDATA_CMD
    SLICE_X35Y58.CLK     Tas                   0.373   cmp_chipscope_icon/U0/U_ICON/iDATA_CMD
                                                       cmp_chipscope_icon/U0/U_ICON/U_iDATA_CMD_n
                                                       cmp_chipscope_icon/U0/U_ICON/U_iDATA_CMD
    -------------------------------------------------  ---------------------------
    Total                                      0.963ns (0.803ns logic, 0.160ns route)
                                                       (83.4% logic, 16.6% route)

--------------------------------------------------------------------------------
Hold Paths: TS_U_TO_U = MAXDELAY FROM TIMEGRP "U_CLK" TO TIMEGRP "U_CLK" 15 ns;
--------------------------------------------------------------------------------

Paths for end point cmp_chipscope_icon/U0/U_ICON/U_iDATA_CMD (SLICE_X35Y58.A6), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.444ns (requirement - (clock path skew + uncertainty - data path))
  Source:               cmp_chipscope_icon/U0/U_ICON/U_iDATA_CMD (FF)
  Destination:          cmp_chipscope_icon/U0/U_ICON/U_iDATA_CMD (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.444ns (Levels of Logic = 1)
  Positive Clock Path Skew: 0.000ns
  Source Clock:         cmp_chipscope_icon/U0/iUPDATE_OUT rising
  Destination Clock:    cmp_chipscope_icon/U0/iUPDATE_OUT rising
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: cmp_chipscope_icon/U0/U_ICON/U_iDATA_CMD to cmp_chipscope_icon/U0/U_ICON/U_iDATA_CMD
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X35Y58.AQ      Tcko                  0.198   cmp_chipscope_icon/U0/U_ICON/iDATA_CMD
                                                       cmp_chipscope_icon/U0/U_ICON/U_iDATA_CMD
    SLICE_X35Y58.A6      net (fanout=3)        0.031   cmp_chipscope_icon/U0/U_ICON/iDATA_CMD
    SLICE_X35Y58.CLK     Tah         (-Th)    -0.215   cmp_chipscope_icon/U0/U_ICON/iDATA_CMD
                                                       cmp_chipscope_icon/U0/U_ICON/U_iDATA_CMD_n
                                                       cmp_chipscope_icon/U0/U_ICON/U_iDATA_CMD
    -------------------------------------------------  ---------------------------
    Total                                      0.444ns (0.413ns logic, 0.031ns route)
                                                       (93.0% logic, 7.0% route)
--------------------------------------------------------------------------------

================================================================================
Timing constraint: PATH "TS_J_TO_D_path" TIG;

 367 paths analyzed, 85 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors)
--------------------------------------------------------------------------------

Paths for end point chipscope_ila_1/U0/I_YES_D.U_ILA/U_STAT/U_DSL1/U_RFDRE (SLICE_X35Y32.SR), 11 paths
--------------------------------------------------------------------------------
Delay (setup path):     6.278ns (data path - clock path skew + uncertainty)
  Source:               cmp_chipscope_icon/U0/U_ICON/U_CMD/G_TARGET[14].I_NE0.U_TARGET (FF)
  Destination:          chipscope_ila_1/U0/I_YES_D.U_ILA/U_STAT/U_DSL1/U_RFDRE (FF)
  Data Path Delay:      6.235ns (Levels of Logic = 3)
  Clock Path Skew:      0.000ns
  Source Clock:         CONTROL<0> rising
  Destination Clock:    clock rising
  Clock Uncertainty:    0.043ns

  Clock Uncertainty:          0.043ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.050ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: cmp_chipscope_icon/U0/U_ICON/U_CMD/G_TARGET[14].I_NE0.U_TARGET to chipscope_ila_1/U0/I_YES_D.U_ILA/U_STAT/U_DSL1/U_RFDRE
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X33Y48.CQ      Tcko                  0.430   cmp_chipscope_icon/U0/U_ICON/iCORE_ID<3>
                                                       cmp_chipscope_icon/U0/U_ICON/U_CMD/G_TARGET[14].I_NE0.U_TARGET
    SLICE_X33Y48.B4      net (fanout=4)        0.956   cmp_chipscope_icon/U0/U_ICON/iCORE_ID<2>
    SLICE_X33Y48.B       Tilo                  0.259   cmp_chipscope_icon/U0/U_ICON/iCORE_ID<3>
                                                       cmp_chipscope_icon/U0/U_ICON/U_CMD/U_CORE_ID_SEL/I4.FI[0].U_LUT
    SLICE_X35Y38.A1      net (fanout=9)        2.692   cmp_chipscope_icon/U0/U_ICON/iCORE_ID_SEL<0>
    SLICE_X35Y38.A       Tilo                  0.259   chipscope_ila_1/U0/I_YES_D.U_ILA/U_STAT/U_RESET_EDGE/iDOUT<1>
                                                       cmp_chipscope_icon/U0/U_ICON/U_CTRL_OUT/F_NCP[0].F_CMD[1].U_LCE
    SLICE_X35Y38.B6      net (fanout=4)        0.158   CONTROL<5>
    SLICE_X35Y38.B       Tilo                  0.259   chipscope_ila_1/U0/I_YES_D.U_ILA/U_STAT/U_RESET_EDGE/iDOUT<1>
                                                       chipscope_ila_1/U0/I_YES_D.U_ILA/U_STAT/U_DSL1/U_CLEAR
    SLICE_X35Y32.SR      net (fanout=3)        0.955   chipscope_ila_1/U0/I_YES_D.U_ILA/U_STAT/U_DSL1/iCLR
    SLICE_X35Y32.CLK     Trck                  0.267   chipscope_ila_1/U0/I_YES_D.U_ILA/U_STAT/U_DSL1/iDOUT_dly<0>
                                                       chipscope_ila_1/U0/I_YES_D.U_ILA/U_STAT/U_DSL1/U_RFDRE
    -------------------------------------------------  ---------------------------
    Total                                      6.235ns (1.474ns logic, 4.761ns route)
                                                       (23.6% logic, 76.4% route)

--------------------------------------------------------------------------------
Delay (setup path):     5.940ns (data path - clock path skew + uncertainty)
  Source:               cmp_chipscope_icon/U0/U_ICON/U_SYNC/U_SYNC (FF)
  Destination:          chipscope_ila_1/U0/I_YES_D.U_ILA/U_STAT/U_DSL1/U_RFDRE (FF)
  Data Path Delay:      5.897ns (Levels of Logic = 3)
  Clock Path Skew:      0.000ns
  Source Clock:         CONTROL<0> rising
  Destination Clock:    clock rising
  Clock Uncertainty:    0.043ns

  Clock Uncertainty:          0.043ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.050ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: cmp_chipscope_icon/U0/U_ICON/U_SYNC/U_SYNC to chipscope_ila_1/U0/I_YES_D.U_ILA/U_STAT/U_DSL1/U_RFDRE
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X30Y53.AQ      Tcko                  0.525   cmp_chipscope_icon/U0/U_ICON/iSYNC
                                                       cmp_chipscope_icon/U0/U_ICON/U_SYNC/U_SYNC
    SLICE_X33Y53.D4      net (fanout=1)        0.498   cmp_chipscope_icon/U0/U_ICON/iSYNC
    SLICE_X33Y53.D       Tilo                  0.259   cmp_chipscope_icon/U0/U_ICON/U_CTRL_OUT/iDATA_VALID
                                                       cmp_chipscope_icon/U0/U_ICON/U_CTRL_OUT/U_DATA_VALID
    SLICE_X35Y38.A3      net (fanout=9)        2.717   cmp_chipscope_icon/U0/U_ICON/U_CTRL_OUT/iDATA_VALID
    SLICE_X35Y38.A       Tilo                  0.259   chipscope_ila_1/U0/I_YES_D.U_ILA/U_STAT/U_RESET_EDGE/iDOUT<1>
                                                       cmp_chipscope_icon/U0/U_ICON/U_CTRL_OUT/F_NCP[0].F_CMD[1].U_LCE
    SLICE_X35Y38.B6      net (fanout=4)        0.158   CONTROL<5>
    SLICE_X35Y38.B       Tilo                  0.259   chipscope_ila_1/U0/I_YES_D.U_ILA/U_STAT/U_RESET_EDGE/iDOUT<1>
                                                       chipscope_ila_1/U0/I_YES_D.U_ILA/U_STAT/U_DSL1/U_CLEAR
    SLICE_X35Y32.SR      net (fanout=3)        0.955   chipscope_ila_1/U0/I_YES_D.U_ILA/U_STAT/U_DSL1/iCLR
    SLICE_X35Y32.CLK     Trck                  0.267   chipscope_ila_1/U0/I_YES_D.U_ILA/U_STAT/U_DSL1/iDOUT_dly<0>
                                                       chipscope_ila_1/U0/I_YES_D.U_ILA/U_STAT/U_DSL1/U_RFDRE
    -------------------------------------------------  ---------------------------
    Total                                      5.897ns (1.569ns logic, 4.328ns route)
                                                       (26.6% logic, 73.4% route)

--------------------------------------------------------------------------------
Delay (setup path):     5.860ns (data path - clock path skew + uncertainty)
  Source:               cmp_chipscope_icon/U0/U_ICON/U_CMD/G_TARGET[12].I_NE0.U_TARGET (FF)
  Destination:          chipscope_ila_1/U0/I_YES_D.U_ILA/U_STAT/U_DSL1/U_RFDRE (FF)
  Data Path Delay:      5.817ns (Levels of Logic = 3)
  Clock Path Skew:      0.000ns
  Source Clock:         CONTROL<0> rising
  Destination Clock:    clock rising
  Clock Uncertainty:    0.043ns

  Clock Uncertainty:          0.043ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.050ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: cmp_chipscope_icon/U0/U_ICON/U_CMD/G_TARGET[12].I_NE0.U_TARGET to chipscope_ila_1/U0/I_YES_D.U_ILA/U_STAT/U_DSL1/U_RFDRE
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X33Y48.AQ      Tcko                  0.430   cmp_chipscope_icon/U0/U_ICON/iCORE_ID<3>
                                                       cmp_chipscope_icon/U0/U_ICON/U_CMD/G_TARGET[12].I_NE0.U_TARGET
    SLICE_X33Y48.B1      net (fanout=4)        0.538   cmp_chipscope_icon/U0/U_ICON/iCORE_ID<0>
    SLICE_X33Y48.B       Tilo                  0.259   cmp_chipscope_icon/U0/U_ICON/iCORE_ID<3>
                                                       cmp_chipscope_icon/U0/U_ICON/U_CMD/U_CORE_ID_SEL/I4.FI[0].U_LUT
    SLICE_X35Y38.A1      net (fanout=9)        2.692   cmp_chipscope_icon/U0/U_ICON/iCORE_ID_SEL<0>
    SLICE_X35Y38.A       Tilo                  0.259   chipscope_ila_1/U0/I_YES_D.U_ILA/U_STAT/U_RESET_EDGE/iDOUT<1>
                                                       cmp_chipscope_icon/U0/U_ICON/U_CTRL_OUT/F_NCP[0].F_CMD[1].U_LCE
    SLICE_X35Y38.B6      net (fanout=4)        0.158   CONTROL<5>
    SLICE_X35Y38.B       Tilo                  0.259   chipscope_ila_1/U0/I_YES_D.U_ILA/U_STAT/U_RESET_EDGE/iDOUT<1>
                                                       chipscope_ila_1/U0/I_YES_D.U_ILA/U_STAT/U_DSL1/U_CLEAR
    SLICE_X35Y32.SR      net (fanout=3)        0.955   chipscope_ila_1/U0/I_YES_D.U_ILA/U_STAT/U_DSL1/iCLR
    SLICE_X35Y32.CLK     Trck                  0.267   chipscope_ila_1/U0/I_YES_D.U_ILA/U_STAT/U_DSL1/iDOUT_dly<0>
                                                       chipscope_ila_1/U0/I_YES_D.U_ILA/U_STAT/U_DSL1/U_RFDRE
    -------------------------------------------------  ---------------------------
    Total                                      5.817ns (1.474ns logic, 4.343ns route)
                                                       (25.3% logic, 74.7% route)

--------------------------------------------------------------------------------

Paths for end point chipscope_ila_1/U0/I_YES_D.U_ILA/U_STAT/U_DSL1/U_DOUT1 (SLICE_X35Y34.SR), 11 paths
--------------------------------------------------------------------------------
Delay (setup path):     6.068ns (data path - clock path skew + uncertainty)
  Source:               cmp_chipscope_icon/U0/U_ICON/U_CMD/G_TARGET[14].I_NE0.U_TARGET (FF)
  Destination:          chipscope_ila_1/U0/I_YES_D.U_ILA/U_STAT/U_DSL1/U_DOUT1 (FF)
  Data Path Delay:      6.025ns (Levels of Logic = 3)
  Clock Path Skew:      0.000ns
  Source Clock:         CONTROL<0> rising
  Destination Clock:    clock rising
  Clock Uncertainty:    0.043ns

  Clock Uncertainty:          0.043ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.050ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: cmp_chipscope_icon/U0/U_ICON/U_CMD/G_TARGET[14].I_NE0.U_TARGET to chipscope_ila_1/U0/I_YES_D.U_ILA/U_STAT/U_DSL1/U_DOUT1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X33Y48.CQ      Tcko                  0.430   cmp_chipscope_icon/U0/U_ICON/iCORE_ID<3>
                                                       cmp_chipscope_icon/U0/U_ICON/U_CMD/G_TARGET[14].I_NE0.U_TARGET
    SLICE_X33Y48.B4      net (fanout=4)        0.956   cmp_chipscope_icon/U0/U_ICON/iCORE_ID<2>
    SLICE_X33Y48.B       Tilo                  0.259   cmp_chipscope_icon/U0/U_ICON/iCORE_ID<3>
                                                       cmp_chipscope_icon/U0/U_ICON/U_CMD/U_CORE_ID_SEL/I4.FI[0].U_LUT
    SLICE_X35Y38.A1      net (fanout=9)        2.692   cmp_chipscope_icon/U0/U_ICON/iCORE_ID_SEL<0>
    SLICE_X35Y38.A       Tilo                  0.259   chipscope_ila_1/U0/I_YES_D.U_ILA/U_STAT/U_RESET_EDGE/iDOUT<1>
                                                       cmp_chipscope_icon/U0/U_ICON/U_CTRL_OUT/F_NCP[0].F_CMD[1].U_LCE
    SLICE_X35Y38.B6      net (fanout=4)        0.158   CONTROL<5>
    SLICE_X35Y38.B       Tilo                  0.259   chipscope_ila_1/U0/I_YES_D.U_ILA/U_STAT/U_RESET_EDGE/iDOUT<1>
                                                       chipscope_ila_1/U0/I_YES_D.U_ILA/U_STAT/U_DSL1/U_CLEAR
    SLICE_X35Y34.SR      net (fanout=3)        0.742   chipscope_ila_1/U0/I_YES_D.U_ILA/U_STAT/U_DSL1/iCLR
    SLICE_X35Y34.CLK     Trck                  0.270   chipscope_ila_1/U0/I_YES_D.U_ILA/U_STAT/U_DSL1/iDIN<1>
                                                       chipscope_ila_1/U0/I_YES_D.U_ILA/U_STAT/U_DSL1/U_DOUT1
    -------------------------------------------------  ---------------------------
    Total                                      6.025ns (1.477ns logic, 4.548ns route)
                                                       (24.5% logic, 75.5% route)

--------------------------------------------------------------------------------
Delay (setup path):     5.730ns (data path - clock path skew + uncertainty)
  Source:               cmp_chipscope_icon/U0/U_ICON/U_SYNC/U_SYNC (FF)
  Destination:          chipscope_ila_1/U0/I_YES_D.U_ILA/U_STAT/U_DSL1/U_DOUT1 (FF)
  Data Path Delay:      5.687ns (Levels of Logic = 3)
  Clock Path Skew:      0.000ns
  Source Clock:         CONTROL<0> rising
  Destination Clock:    clock rising
  Clock Uncertainty:    0.043ns

  Clock Uncertainty:          0.043ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.050ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: cmp_chipscope_icon/U0/U_ICON/U_SYNC/U_SYNC to chipscope_ila_1/U0/I_YES_D.U_ILA/U_STAT/U_DSL1/U_DOUT1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X30Y53.AQ      Tcko                  0.525   cmp_chipscope_icon/U0/U_ICON/iSYNC
                                                       cmp_chipscope_icon/U0/U_ICON/U_SYNC/U_SYNC
    SLICE_X33Y53.D4      net (fanout=1)        0.498   cmp_chipscope_icon/U0/U_ICON/iSYNC
    SLICE_X33Y53.D       Tilo                  0.259   cmp_chipscope_icon/U0/U_ICON/U_CTRL_OUT/iDATA_VALID
                                                       cmp_chipscope_icon/U0/U_ICON/U_CTRL_OUT/U_DATA_VALID
    SLICE_X35Y38.A3      net (fanout=9)        2.717   cmp_chipscope_icon/U0/U_ICON/U_CTRL_OUT/iDATA_VALID
    SLICE_X35Y38.A       Tilo                  0.259   chipscope_ila_1/U0/I_YES_D.U_ILA/U_STAT/U_RESET_EDGE/iDOUT<1>
                                                       cmp_chipscope_icon/U0/U_ICON/U_CTRL_OUT/F_NCP[0].F_CMD[1].U_LCE
    SLICE_X35Y38.B6      net (fanout=4)        0.158   CONTROL<5>
    SLICE_X35Y38.B       Tilo                  0.259   chipscope_ila_1/U0/I_YES_D.U_ILA/U_STAT/U_RESET_EDGE/iDOUT<1>
                                                       chipscope_ila_1/U0/I_YES_D.U_ILA/U_STAT/U_DSL1/U_CLEAR
    SLICE_X35Y34.SR      net (fanout=3)        0.742   chipscope_ila_1/U0/I_YES_D.U_ILA/U_STAT/U_DSL1/iCLR
    SLICE_X35Y34.CLK     Trck                  0.270   chipscope_ila_1/U0/I_YES_D.U_ILA/U_STAT/U_DSL1/iDIN<1>
                                                       chipscope_ila_1/U0/I_YES_D.U_ILA/U_STAT/U_DSL1/U_DOUT1
    -------------------------------------------------  ---------------------------
    Total                                      5.687ns (1.572ns logic, 4.115ns route)
                                                       (27.6% logic, 72.4% route)

--------------------------------------------------------------------------------
Delay (setup path):     5.650ns (data path - clock path skew + uncertainty)
  Source:               cmp_chipscope_icon/U0/U_ICON/U_CMD/G_TARGET[12].I_NE0.U_TARGET (FF)
  Destination:          chipscope_ila_1/U0/I_YES_D.U_ILA/U_STAT/U_DSL1/U_DOUT1 (FF)
  Data Path Delay:      5.607ns (Levels of Logic = 3)
  Clock Path Skew:      0.000ns
  Source Clock:         CONTROL<0> rising
  Destination Clock:    clock rising
  Clock Uncertainty:    0.043ns

  Clock Uncertainty:          0.043ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.050ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: cmp_chipscope_icon/U0/U_ICON/U_CMD/G_TARGET[12].I_NE0.U_TARGET to chipscope_ila_1/U0/I_YES_D.U_ILA/U_STAT/U_DSL1/U_DOUT1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X33Y48.AQ      Tcko                  0.430   cmp_chipscope_icon/U0/U_ICON/iCORE_ID<3>
                                                       cmp_chipscope_icon/U0/U_ICON/U_CMD/G_TARGET[12].I_NE0.U_TARGET
    SLICE_X33Y48.B1      net (fanout=4)        0.538   cmp_chipscope_icon/U0/U_ICON/iCORE_ID<0>
    SLICE_X33Y48.B       Tilo                  0.259   cmp_chipscope_icon/U0/U_ICON/iCORE_ID<3>
                                                       cmp_chipscope_icon/U0/U_ICON/U_CMD/U_CORE_ID_SEL/I4.FI[0].U_LUT
    SLICE_X35Y38.A1      net (fanout=9)        2.692   cmp_chipscope_icon/U0/U_ICON/iCORE_ID_SEL<0>
    SLICE_X35Y38.A       Tilo                  0.259   chipscope_ila_1/U0/I_YES_D.U_ILA/U_STAT/U_RESET_EDGE/iDOUT<1>
                                                       cmp_chipscope_icon/U0/U_ICON/U_CTRL_OUT/F_NCP[0].F_CMD[1].U_LCE
    SLICE_X35Y38.B6      net (fanout=4)        0.158   CONTROL<5>
    SLICE_X35Y38.B       Tilo                  0.259   chipscope_ila_1/U0/I_YES_D.U_ILA/U_STAT/U_RESET_EDGE/iDOUT<1>
                                                       chipscope_ila_1/U0/I_YES_D.U_ILA/U_STAT/U_DSL1/U_CLEAR
    SLICE_X35Y34.SR      net (fanout=3)        0.742   chipscope_ila_1/U0/I_YES_D.U_ILA/U_STAT/U_DSL1/iCLR
    SLICE_X35Y34.CLK     Trck                  0.270   chipscope_ila_1/U0/I_YES_D.U_ILA/U_STAT/U_DSL1/iDIN<1>
                                                       chipscope_ila_1/U0/I_YES_D.U_ILA/U_STAT/U_DSL1/U_DOUT1
    -------------------------------------------------  ---------------------------
    Total                                      5.607ns (1.477ns logic, 4.130ns route)
                                                       (26.3% logic, 73.7% route)

--------------------------------------------------------------------------------

Paths for end point chipscope_ila_1/U0/I_YES_D.U_ILA/U_STAT/U_DSL1/U_DOUT0 (SLICE_X35Y34.SR), 11 paths
--------------------------------------------------------------------------------
Delay (setup path):     6.065ns (data path - clock path skew + uncertainty)
  Source:               cmp_chipscope_icon/U0/U_ICON/U_CMD/G_TARGET[14].I_NE0.U_TARGET (FF)
  Destination:          chipscope_ila_1/U0/I_YES_D.U_ILA/U_STAT/U_DSL1/U_DOUT0 (FF)
  Data Path Delay:      6.022ns (Levels of Logic = 3)
  Clock Path Skew:      0.000ns
  Source Clock:         CONTROL<0> rising
  Destination Clock:    clock rising
  Clock Uncertainty:    0.043ns

  Clock Uncertainty:          0.043ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.050ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: cmp_chipscope_icon/U0/U_ICON/U_CMD/G_TARGET[14].I_NE0.U_TARGET to chipscope_ila_1/U0/I_YES_D.U_ILA/U_STAT/U_DSL1/U_DOUT0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X33Y48.CQ      Tcko                  0.430   cmp_chipscope_icon/U0/U_ICON/iCORE_ID<3>
                                                       cmp_chipscope_icon/U0/U_ICON/U_CMD/G_TARGET[14].I_NE0.U_TARGET
    SLICE_X33Y48.B4      net (fanout=4)        0.956   cmp_chipscope_icon/U0/U_ICON/iCORE_ID<2>
    SLICE_X33Y48.B       Tilo                  0.259   cmp_chipscope_icon/U0/U_ICON/iCORE_ID<3>
                                                       cmp_chipscope_icon/U0/U_ICON/U_CMD/U_CORE_ID_SEL/I4.FI[0].U_LUT
    SLICE_X35Y38.A1      net (fanout=9)        2.692   cmp_chipscope_icon/U0/U_ICON/iCORE_ID_SEL<0>
    SLICE_X35Y38.A       Tilo                  0.259   chipscope_ila_1/U0/I_YES_D.U_ILA/U_STAT/U_RESET_EDGE/iDOUT<1>
                                                       cmp_chipscope_icon/U0/U_ICON/U_CTRL_OUT/F_NCP[0].F_CMD[1].U_LCE
    SLICE_X35Y38.B6      net (fanout=4)        0.158   CONTROL<5>
    SLICE_X35Y38.B       Tilo                  0.259   chipscope_ila_1/U0/I_YES_D.U_ILA/U_STAT/U_RESET_EDGE/iDOUT<1>
                                                       chipscope_ila_1/U0/I_YES_D.U_ILA/U_STAT/U_DSL1/U_CLEAR
    SLICE_X35Y34.SR      net (fanout=3)        0.742   chipscope_ila_1/U0/I_YES_D.U_ILA/U_STAT/U_DSL1/iCLR
    SLICE_X35Y34.CLK     Trck                  0.267   chipscope_ila_1/U0/I_YES_D.U_ILA/U_STAT/U_DSL1/iDIN<1>
                                                       chipscope_ila_1/U0/I_YES_D.U_ILA/U_STAT/U_DSL1/U_DOUT0
    -------------------------------------------------  ---------------------------
    Total                                      6.022ns (1.474ns logic, 4.548ns route)
                                                       (24.5% logic, 75.5% route)

--------------------------------------------------------------------------------
Delay (setup path):     5.727ns (data path - clock path skew + uncertainty)
  Source:               cmp_chipscope_icon/U0/U_ICON/U_SYNC/U_SYNC (FF)
  Destination:          chipscope_ila_1/U0/I_YES_D.U_ILA/U_STAT/U_DSL1/U_DOUT0 (FF)
  Data Path Delay:      5.684ns (Levels of Logic = 3)
  Clock Path Skew:      0.000ns
  Source Clock:         CONTROL<0> rising
  Destination Clock:    clock rising
  Clock Uncertainty:    0.043ns

  Clock Uncertainty:          0.043ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.050ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: cmp_chipscope_icon/U0/U_ICON/U_SYNC/U_SYNC to chipscope_ila_1/U0/I_YES_D.U_ILA/U_STAT/U_DSL1/U_DOUT0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X30Y53.AQ      Tcko                  0.525   cmp_chipscope_icon/U0/U_ICON/iSYNC
                                                       cmp_chipscope_icon/U0/U_ICON/U_SYNC/U_SYNC
    SLICE_X33Y53.D4      net (fanout=1)        0.498   cmp_chipscope_icon/U0/U_ICON/iSYNC
    SLICE_X33Y53.D       Tilo                  0.259   cmp_chipscope_icon/U0/U_ICON/U_CTRL_OUT/iDATA_VALID
                                                       cmp_chipscope_icon/U0/U_ICON/U_CTRL_OUT/U_DATA_VALID
    SLICE_X35Y38.A3      net (fanout=9)        2.717   cmp_chipscope_icon/U0/U_ICON/U_CTRL_OUT/iDATA_VALID
    SLICE_X35Y38.A       Tilo                  0.259   chipscope_ila_1/U0/I_YES_D.U_ILA/U_STAT/U_RESET_EDGE/iDOUT<1>
                                                       cmp_chipscope_icon/U0/U_ICON/U_CTRL_OUT/F_NCP[0].F_CMD[1].U_LCE
    SLICE_X35Y38.B6      net (fanout=4)        0.158   CONTROL<5>
    SLICE_X35Y38.B       Tilo                  0.259   chipscope_ila_1/U0/I_YES_D.U_ILA/U_STAT/U_RESET_EDGE/iDOUT<1>
                                                       chipscope_ila_1/U0/I_YES_D.U_ILA/U_STAT/U_DSL1/U_CLEAR
    SLICE_X35Y34.SR      net (fanout=3)        0.742   chipscope_ila_1/U0/I_YES_D.U_ILA/U_STAT/U_DSL1/iCLR
    SLICE_X35Y34.CLK     Trck                  0.267   chipscope_ila_1/U0/I_YES_D.U_ILA/U_STAT/U_DSL1/iDIN<1>
                                                       chipscope_ila_1/U0/I_YES_D.U_ILA/U_STAT/U_DSL1/U_DOUT0
    -------------------------------------------------  ---------------------------
    Total                                      5.684ns (1.569ns logic, 4.115ns route)
                                                       (27.6% logic, 72.4% route)

--------------------------------------------------------------------------------
Delay (setup path):     5.647ns (data path - clock path skew + uncertainty)
  Source:               cmp_chipscope_icon/U0/U_ICON/U_CMD/G_TARGET[12].I_NE0.U_TARGET (FF)
  Destination:          chipscope_ila_1/U0/I_YES_D.U_ILA/U_STAT/U_DSL1/U_DOUT0 (FF)
  Data Path Delay:      5.604ns (Levels of Logic = 3)
  Clock Path Skew:      0.000ns
  Source Clock:         CONTROL<0> rising
  Destination Clock:    clock rising
  Clock Uncertainty:    0.043ns

  Clock Uncertainty:          0.043ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.050ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: cmp_chipscope_icon/U0/U_ICON/U_CMD/G_TARGET[12].I_NE0.U_TARGET to chipscope_ila_1/U0/I_YES_D.U_ILA/U_STAT/U_DSL1/U_DOUT0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X33Y48.AQ      Tcko                  0.430   cmp_chipscope_icon/U0/U_ICON/iCORE_ID<3>
                                                       cmp_chipscope_icon/U0/U_ICON/U_CMD/G_TARGET[12].I_NE0.U_TARGET
    SLICE_X33Y48.B1      net (fanout=4)        0.538   cmp_chipscope_icon/U0/U_ICON/iCORE_ID<0>
    SLICE_X33Y48.B       Tilo                  0.259   cmp_chipscope_icon/U0/U_ICON/iCORE_ID<3>
                                                       cmp_chipscope_icon/U0/U_ICON/U_CMD/U_CORE_ID_SEL/I4.FI[0].U_LUT
    SLICE_X35Y38.A1      net (fanout=9)        2.692   cmp_chipscope_icon/U0/U_ICON/iCORE_ID_SEL<0>
    SLICE_X35Y38.A       Tilo                  0.259   chipscope_ila_1/U0/I_YES_D.U_ILA/U_STAT/U_RESET_EDGE/iDOUT<1>
                                                       cmp_chipscope_icon/U0/U_ICON/U_CTRL_OUT/F_NCP[0].F_CMD[1].U_LCE
    SLICE_X35Y38.B6      net (fanout=4)        0.158   CONTROL<5>
    SLICE_X35Y38.B       Tilo                  0.259   chipscope_ila_1/U0/I_YES_D.U_ILA/U_STAT/U_RESET_EDGE/iDOUT<1>
                                                       chipscope_ila_1/U0/I_YES_D.U_ILA/U_STAT/U_DSL1/U_CLEAR
    SLICE_X35Y34.SR      net (fanout=3)        0.742   chipscope_ila_1/U0/I_YES_D.U_ILA/U_STAT/U_DSL1/iCLR
    SLICE_X35Y34.CLK     Trck                  0.267   chipscope_ila_1/U0/I_YES_D.U_ILA/U_STAT/U_DSL1/iDIN<1>
                                                       chipscope_ila_1/U0/I_YES_D.U_ILA/U_STAT/U_DSL1/U_DOUT0
    -------------------------------------------------  ---------------------------
    Total                                      5.604ns (1.474ns logic, 4.130ns route)
                                                       (26.3% logic, 73.7% route)

--------------------------------------------------------------------------------

Hold Paths: PATH "TS_J_TO_D_path" TIG;
--------------------------------------------------------------------------------

Paths for end point chipscope_ila_1/U0/I_YES_D.U_ILA/U_RST/U_ARM_XFER/U_DOUT0 (SLICE_X34Y46.AX), 1 path
--------------------------------------------------------------------------------
Delay (hold path):      0.364ns (datapath - clock path skew - uncertainty)
  Source:               chipscope_ila_1/U0/I_YES_D.U_ILA/U_RST/U_ARM_XFER/U_TFDRE (FF)
  Destination:          chipscope_ila_1/U0/I_YES_D.U_ILA/U_RST/U_ARM_XFER/U_DOUT0 (FF)
  Data Path Delay:      0.407ns (Levels of Logic = 0)
  Clock Path Skew:      0.000ns
  Source Clock:         CONTROL<0> rising
  Destination Clock:    clock rising
  Clock Uncertainty:    0.043ns

  Clock Uncertainty:          0.043ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.050ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Minimum Data Path at Fast Process Corner: chipscope_ila_1/U0/I_YES_D.U_ILA/U_RST/U_ARM_XFER/U_TFDRE to chipscope_ila_1/U0/I_YES_D.U_ILA/U_RST/U_ARM_XFER/U_DOUT0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X35Y46.AQ      Tcko                  0.198   chipscope_ila_1/U0/I_YES_D.U_ILA/U_RST/U_ARM_XFER/din_latched
                                                       chipscope_ila_1/U0/I_YES_D.U_ILA/U_RST/U_ARM_XFER/U_TFDRE
    SLICE_X34Y46.AX      net (fanout=1)        0.168   chipscope_ila_1/U0/I_YES_D.U_ILA/U_RST/U_ARM_XFER/din_latched
    SLICE_X34Y46.CLK     Tckdi       (-Th)    -0.041   chipscope_ila_1/U0/I_YES_D.U_ILA/U_RST/U_ARM_XFER/iDIN<1>
                                                       chipscope_ila_1/U0/I_YES_D.U_ILA/U_RST/U_ARM_XFER/U_DOUT0
    -------------------------------------------------  ---------------------------
    Total                                      0.407ns (0.239ns logic, 0.168ns route)
                                                       (58.7% logic, 41.3% route)

--------------------------------------------------------------------------------

Paths for end point chipscope_ila_1/U0/I_YES_D.U_ILA/U_RST/U_HALT_XFER/U_DOUT0 (SLICE_X35Y44.AX), 1 path
--------------------------------------------------------------------------------
Delay (hold path):      0.405ns (datapath - clock path skew - uncertainty)
  Source:               chipscope_ila_1/U0/I_YES_D.U_ILA/U_RST/U_HALT_XFER/U_TFDRE (FF)
  Destination:          chipscope_ila_1/U0/I_YES_D.U_ILA/U_RST/U_HALT_XFER/U_DOUT0 (FF)
  Data Path Delay:      0.448ns (Levels of Logic = 0)
  Clock Path Skew:      0.000ns
  Source Clock:         CONTROL<0> rising
  Destination Clock:    clock rising
  Clock Uncertainty:    0.043ns

  Clock Uncertainty:          0.043ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.050ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Minimum Data Path at Fast Process Corner: chipscope_ila_1/U0/I_YES_D.U_ILA/U_RST/U_HALT_XFER/U_TFDRE to chipscope_ila_1/U0/I_YES_D.U_ILA/U_RST/U_HALT_XFER/U_DOUT0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X35Y45.AQ      Tcko                  0.198   chipscope_ila_1/U0/I_YES_D.U_ILA/U_RST/U_HALT_XFER/din_latched
                                                       chipscope_ila_1/U0/I_YES_D.U_ILA/U_RST/U_HALT_XFER/U_TFDRE
    SLICE_X35Y44.AX      net (fanout=1)        0.191   chipscope_ila_1/U0/I_YES_D.U_ILA/U_RST/U_HALT_XFER/din_latched
    SLICE_X35Y44.CLK     Tckdi       (-Th)    -0.059   chipscope_ila_1/U0/I_YES_D.U_ILA/U_RST/U_HALT_XFER/iDIN<1>
                                                       chipscope_ila_1/U0/I_YES_D.U_ILA/U_RST/U_HALT_XFER/U_DOUT0
    -------------------------------------------------  ---------------------------
    Total                                      0.448ns (0.257ns logic, 0.191ns route)
                                                       (57.4% logic, 42.6% route)

--------------------------------------------------------------------------------

Paths for end point chipscope_ila_1/U0/I_YES_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/I_INTCAP.F_CAP_ADDR[6].U_iCAP_ADDR (SLICE_X24Y37.C4), 1 path
--------------------------------------------------------------------------------
Delay (hold path):      0.618ns (datapath - clock path skew - uncertainty)
  Source:               chipscope_ila_1/U0/I_YES_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/I_0_TO_64K.F_SEL[6].U_SEL (FF)
  Destination:          chipscope_ila_1/U0/I_YES_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/I_INTCAP.F_CAP_ADDR[6].U_iCAP_ADDR (FF)
  Data Path Delay:      0.661ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         CONTROL<0> rising
  Destination Clock:    clock rising
  Clock Uncertainty:    0.043ns

  Clock Uncertainty:          0.043ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.050ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Minimum Data Path at Fast Process Corner: chipscope_ila_1/U0/I_YES_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/I_0_TO_64K.F_SEL[6].U_SEL to chipscope_ila_1/U0/I_YES_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/I_INTCAP.F_CAP_ADDR[6].U_iCAP_ADDR
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X23Y37.CMUX    Tshcko                0.244   chipscope_ila_1/U0/I_YES_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/cfg_data_vec<4>
                                                       chipscope_ila_1/U0/I_YES_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/I_0_TO_64K.F_SEL[6].U_SEL
    SLICE_X24Y37.C4      net (fanout=2)        0.227   chipscope_ila_1/U0/I_YES_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/cfg_data_vec<7>
    SLICE_X24Y37.CLK     Tah         (-Th)    -0.190   chipscope_ila_1/U0/I_YES_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/iCAP_ADDR<7>
                                                       chipscope_ila_1/U0/I_YES_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/I_INTCAP.F_CAP_ADDR[6].U_CAP_ADDR_MUX
                                                       chipscope_ila_1/U0/I_YES_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/I_INTCAP.F_CAP_ADDR[6].U_iCAP_ADDR
    -------------------------------------------------  ---------------------------
    Total                                      0.661ns (0.434ns logic, 0.227ns route)
                                                       (65.7% logic, 34.3% route)

--------------------------------------------------------------------------------

================================================================================
Timing constraint: PATH "TS_D_TO_J_path" TIG;

 162 paths analyzed, 146 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors)
--------------------------------------------------------------------------------

Paths for end point chipscope_ila_1/U0/I_YES_D.U_ILA/U_STAT/U_TDO (SLICE_X34Y42.A3), 17 paths
--------------------------------------------------------------------------------
Delay (setup path):     4.721ns (data path - clock path skew + uncertainty)
  Source:               chipscope_ila_1/U0/I_YES_D.U_ILA/U_STAT/G_NS[3].U_NSQ (FF)
  Destination:          chipscope_ila_1/U0/I_YES_D.U_ILA/U_STAT/U_TDO (FF)
  Data Path Delay:      4.678ns (Levels of Logic = 4)
  Clock Path Skew:      0.000ns
  Source Clock:         clock rising
  Destination Clock:    CONTROL<0> rising
  Clock Uncertainty:    0.043ns

  Clock Uncertainty:          0.043ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.050ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: chipscope_ila_1/U0/I_YES_D.U_ILA/U_STAT/G_NS[3].U_NSQ to chipscope_ila_1/U0/I_YES_D.U_ILA/U_STAT/U_TDO
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X26Y36.DQ      Tcko                  0.525   chipscope_ila_1/U0/I_YES_D.U_ILA/U_STAT/NS_dstat<3>
                                                       chipscope_ila_1/U0/I_YES_D.U_ILA/U_STAT/G_NS[3].U_NSQ
    SLICE_X26Y36.A1      net (fanout=1)        0.775   chipscope_ila_1/U0/I_YES_D.U_ILA/U_STAT/NS_dstat<3>
    SLICE_X26Y36.A       Tilo                  0.254   chipscope_ila_1/U0/I_YES_D.U_ILA/U_STAT/NS_dstat<3>
                                                       chipscope_ila_1/U0/I_YES_D.U_ILA/U_STAT/U_DMUX4/U_CS_MUX/I3.U_MUX8/Mmux_O_4
    SLICE_X34Y42.C1      net (fanout=1)        1.679   chipscope_ila_1/U0/I_YES_D.U_ILA/U_STAT/U_DMUX4/U_CS_MUX/I3.U_MUX8/Mmux_O_4
    SLICE_X34Y42.C       Tilo                  0.255   chipscope_ila_1/U0/I_YES_D.U_ILA/iSTAT_DOUT
                                                       chipscope_ila_1/U0/I_YES_D.U_ILA/U_STAT/U_MUX/U_CS_MUX/I1.U_MUX2/Mmux_O118
    SLICE_X34Y42.D5      net (fanout=1)        0.239   chipscope_ila_1/U0/I_YES_D.U_ILA/U_STAT/U_MUX/U_CS_MUX/I1.U_MUX2/Mmux_O117
    SLICE_X34Y42.D       Tilo                  0.254   chipscope_ila_1/U0/I_YES_D.U_ILA/iSTAT_DOUT
                                                       chipscope_ila_1/U0/I_YES_D.U_ILA/U_STAT/U_MUX/U_CS_MUX/I1.U_MUX2/Mmux_O124
    SLICE_X34Y42.A3      net (fanout=1)        0.358   chipscope_ila_1/U0/I_YES_D.U_ILA/U_STAT/U_MUX/U_CS_MUX/I1.U_MUX2/Mmux_O123
    SLICE_X34Y42.CLK     Tas                   0.339   chipscope_ila_1/U0/I_YES_D.U_ILA/iSTAT_DOUT
                                                       chipscope_ila_1/U0/I_YES_D.U_ILA/U_STAT/U_MUX/U_CS_MUX/I1.U_MUX2/Mmux_O125
                                                       chipscope_ila_1/U0/I_YES_D.U_ILA/U_STAT/U_TDO
    -------------------------------------------------  ---------------------------
    Total                                      4.678ns (1.627ns logic, 3.051ns route)
                                                       (34.8% logic, 65.2% route)

--------------------------------------------------------------------------------
Delay (setup path):     4.600ns (data path - clock path skew + uncertainty)
  Source:               chipscope_ila_1/U0/I_YES_D.U_ILA/U_STAT/G_NS[7].U_NSQ (FF)
  Destination:          chipscope_ila_1/U0/I_YES_D.U_ILA/U_STAT/U_TDO (FF)
  Data Path Delay:      4.557ns (Levels of Logic = 4)
  Clock Path Skew:      0.000ns
  Source Clock:         clock rising
  Destination Clock:    CONTROL<0> rising
  Clock Uncertainty:    0.043ns

  Clock Uncertainty:          0.043ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.050ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: chipscope_ila_1/U0/I_YES_D.U_ILA/U_STAT/G_NS[7].U_NSQ to chipscope_ila_1/U0/I_YES_D.U_ILA/U_STAT/U_TDO
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X25Y36.DQ      Tcko                  0.430   chipscope_ila_1/U0/I_YES_D.U_ILA/U_STAT/NS_dstat<7>
                                                       chipscope_ila_1/U0/I_YES_D.U_ILA/U_STAT/G_NS[7].U_NSQ
    SLICE_X25Y36.A2      net (fanout=1)        0.751   chipscope_ila_1/U0/I_YES_D.U_ILA/U_STAT/NS_dstat<7>
    SLICE_X25Y36.A       Tilo                  0.259   chipscope_ila_1/U0/I_YES_D.U_ILA/U_STAT/NS_dstat<7>
                                                       chipscope_ila_1/U0/I_YES_D.U_ILA/U_STAT/U_DMUX4/U_CS_MUX/I3.U_MUX8/Mmux_O_3
    SLICE_X34Y42.C4      net (fanout=1)        1.672   chipscope_ila_1/U0/I_YES_D.U_ILA/U_STAT/U_DMUX4/U_CS_MUX/I3.U_MUX8/Mmux_O_3
    SLICE_X34Y42.C       Tilo                  0.255   chipscope_ila_1/U0/I_YES_D.U_ILA/iSTAT_DOUT
                                                       chipscope_ila_1/U0/I_YES_D.U_ILA/U_STAT/U_MUX/U_CS_MUX/I1.U_MUX2/Mmux_O118
    SLICE_X34Y42.D5      net (fanout=1)        0.239   chipscope_ila_1/U0/I_YES_D.U_ILA/U_STAT/U_MUX/U_CS_MUX/I1.U_MUX2/Mmux_O117
    SLICE_X34Y42.D       Tilo                  0.254   chipscope_ila_1/U0/I_YES_D.U_ILA/iSTAT_DOUT
                                                       chipscope_ila_1/U0/I_YES_D.U_ILA/U_STAT/U_MUX/U_CS_MUX/I1.U_MUX2/Mmux_O124
    SLICE_X34Y42.A3      net (fanout=1)        0.358   chipscope_ila_1/U0/I_YES_D.U_ILA/U_STAT/U_MUX/U_CS_MUX/I1.U_MUX2/Mmux_O123
    SLICE_X34Y42.CLK     Tas                   0.339   chipscope_ila_1/U0/I_YES_D.U_ILA/iSTAT_DOUT
                                                       chipscope_ila_1/U0/I_YES_D.U_ILA/U_STAT/U_MUX/U_CS_MUX/I1.U_MUX2/Mmux_O125
                                                       chipscope_ila_1/U0/I_YES_D.U_ILA/U_STAT/U_TDO
    -------------------------------------------------  ---------------------------
    Total                                      4.557ns (1.537ns logic, 3.020ns route)
                                                       (33.7% logic, 66.3% route)

--------------------------------------------------------------------------------
Delay (setup path):     4.462ns (data path - clock path skew + uncertainty)
  Source:               chipscope_ila_1/U0/I_YES_D.U_ILA/U_STAT/G_NS[1].U_NSQ (FF)
  Destination:          chipscope_ila_1/U0/I_YES_D.U_ILA/U_STAT/U_TDO (FF)
  Data Path Delay:      4.419ns (Levels of Logic = 4)
  Clock Path Skew:      0.000ns
  Source Clock:         clock rising
  Destination Clock:    CONTROL<0> rising
  Clock Uncertainty:    0.043ns

  Clock Uncertainty:          0.043ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.050ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: chipscope_ila_1/U0/I_YES_D.U_ILA/U_STAT/G_NS[1].U_NSQ to chipscope_ila_1/U0/I_YES_D.U_ILA/U_STAT/U_TDO
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X26Y36.BQ      Tcko                  0.525   chipscope_ila_1/U0/I_YES_D.U_ILA/U_STAT/NS_dstat<3>
                                                       chipscope_ila_1/U0/I_YES_D.U_ILA/U_STAT/G_NS[1].U_NSQ
    SLICE_X26Y36.A2      net (fanout=1)        0.516   chipscope_ila_1/U0/I_YES_D.U_ILA/U_STAT/NS_dstat<1>
    SLICE_X26Y36.A       Tilo                  0.254   chipscope_ila_1/U0/I_YES_D.U_ILA/U_STAT/NS_dstat<3>
                                                       chipscope_ila_1/U0/I_YES_D.U_ILA/U_STAT/U_DMUX4/U_CS_MUX/I3.U_MUX8/Mmux_O_4
    SLICE_X34Y42.C1      net (fanout=1)        1.679   chipscope_ila_1/U0/I_YES_D.U_ILA/U_STAT/U_DMUX4/U_CS_MUX/I3.U_MUX8/Mmux_O_4
    SLICE_X34Y42.C       Tilo                  0.255   chipscope_ila_1/U0/I_YES_D.U_ILA/iSTAT_DOUT
                                                       chipscope_ila_1/U0/I_YES_D.U_ILA/U_STAT/U_MUX/U_CS_MUX/I1.U_MUX2/Mmux_O118
    SLICE_X34Y42.D5      net (fanout=1)        0.239   chipscope_ila_1/U0/I_YES_D.U_ILA/U_STAT/U_MUX/U_CS_MUX/I1.U_MUX2/Mmux_O117
    SLICE_X34Y42.D       Tilo                  0.254   chipscope_ila_1/U0/I_YES_D.U_ILA/iSTAT_DOUT
                                                       chipscope_ila_1/U0/I_YES_D.U_ILA/U_STAT/U_MUX/U_CS_MUX/I1.U_MUX2/Mmux_O124
    SLICE_X34Y42.A3      net (fanout=1)        0.358   chipscope_ila_1/U0/I_YES_D.U_ILA/U_STAT/U_MUX/U_CS_MUX/I1.U_MUX2/Mmux_O123
    SLICE_X34Y42.CLK     Tas                   0.339   chipscope_ila_1/U0/I_YES_D.U_ILA/iSTAT_DOUT
                                                       chipscope_ila_1/U0/I_YES_D.U_ILA/U_STAT/U_MUX/U_CS_MUX/I1.U_MUX2/Mmux_O125
                                                       chipscope_ila_1/U0/I_YES_D.U_ILA/U_STAT/U_TDO
    -------------------------------------------------  ---------------------------
    Total                                      4.419ns (1.627ns logic, 2.792ns route)
                                                       (36.8% logic, 63.2% route)

--------------------------------------------------------------------------------

Paths for end point chipscope_ila_1/U0/I_YES_D.U_ILA/U_G2_SQ.U_CAPCTRL/I_SRLT_NE_1.U_CDONE/I_YESLUT6.I_YES_RPM.U_SRL32_B (SLICE_X22Y39.B3), 1 path
--------------------------------------------------------------------------------
Delay (setup path):     2.440ns (data path)
  Source:               chipscope_ila_1/U0/I_YES_D.U_ILA/U_G2_SQ.U_CAPCTRL/I_SRLT_NE_1.U_NS1/I_YESLUT6.I_YES_RPM.I_YES_OREG.OUT_REG (FF)
  Destination:          chipscope_ila_1/U0/I_YES_D.U_ILA/U_G2_SQ.U_CAPCTRL/I_SRLT_NE_1.U_CDONE/I_YESLUT6.I_YES_RPM.U_SRL32_B (FF)
  Data Path Delay:      2.440ns (Levels of Logic = 0)
  Source Clock:         clock rising at 0.000ns

  Maximum Data Path at Slow Process Corner: chipscope_ila_1/U0/I_YES_D.U_ILA/U_G2_SQ.U_CAPCTRL/I_SRLT_NE_1.U_NS1/I_YESLUT6.I_YES_RPM.I_YES_OREG.OUT_REG to chipscope_ila_1/U0/I_YES_D.U_ILA/U_G2_SQ.U_CAPCTRL/I_SRLT_NE_1.U_CDONE/I_YESLUT6.I_YES_RPM.U_SRL32_B
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X22Y31.DQ      Tcko                  0.525   chipscope_ila_1/U0/I_YES_D.U_ILA/iCAP_STATE<1>
                                                       chipscope_ila_1/U0/I_YES_D.U_ILA/U_G2_SQ.U_CAPCTRL/I_SRLT_NE_1.U_NS1/I_YESLUT6.I_YES_RPM.I_YES_OREG.OUT_REG
    SLICE_X22Y39.B3      net (fanout=21)       1.915   chipscope_ila_1/U0/I_YES_D.U_ILA/iCAP_STATE<1>
    -------------------------------------------------  ---------------------------
    Total                                      2.440ns (0.525ns logic, 1.915ns route)
                                                       (21.5% logic, 78.5% route)

--------------------------------------------------------------------------------

Paths for end point chipscope_ila_1/U0/I_YES_D.U_ILA/U_G2_SQ.U_CAPCTRL/I_SRLT_NE_1.U_NS1/I_YESLUT6.I_YES_RPM.U_SRL32_D (SLICE_X22Y30.D4), 1 path
--------------------------------------------------------------------------------
Delay (setup path):     2.384ns (data path)
  Source:               chipscope_ila_1/U0/I_YES_D.U_ILA/U_TRIG/F_NO_TCMC.U_FDR (FF)
  Destination:          chipscope_ila_1/U0/I_YES_D.U_ILA/U_G2_SQ.U_CAPCTRL/I_SRLT_NE_1.U_NS1/I_YESLUT6.I_YES_RPM.U_SRL32_D (FF)
  Data Path Delay:      2.384ns (Levels of Logic = 0)
  Source Clock:         clock rising at 0.000ns

  Maximum Data Path at Slow Process Corner: chipscope_ila_1/U0/I_YES_D.U_ILA/U_TRIG/F_NO_TCMC.U_FDR to chipscope_ila_1/U0/I_YES_D.U_ILA/U_G2_SQ.U_CAPCTRL/I_SRLT_NE_1.U_NS1/I_YESLUT6.I_YES_RPM.U_SRL32_D
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X33Y37.AQ      Tcko                  0.430   chipscope_ila_1/U0/I_YES_D.U_ILA/iTRIGGER
                                                       chipscope_ila_1/U0/I_YES_D.U_ILA/U_TRIG/F_NO_TCMC.U_FDR
    SLICE_X22Y30.D4      net (fanout=20)       1.954   chipscope_ila_1/U0/I_YES_D.U_ILA/iTRIGGER
    -------------------------------------------------  ---------------------------
    Total                                      2.384ns (0.430ns logic, 1.954ns route)
                                                       (18.0% logic, 82.0% route)

--------------------------------------------------------------------------------

================================================================================
Timing constraint: PATH "TS_D2_TO_T2_path" TIG;

 3 paths analyzed, 3 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors)
--------------------------------------------------------------------------------

Paths for end point chipscope_ila_1/U0/I_YES_D.U_ILA/U_STAT/U_TDO (SLICE_X34Y42.A3), 1 path
--------------------------------------------------------------------------------
Delay (setup path):     4.763ns (data path - clock path skew + uncertainty)
  Source:               chipscope_ila_1/U0/I_YES_D.U_ILA/U_STAT/U_DIRTY_LDC (LATCH)
  Destination:          chipscope_ila_1/U0/I_YES_D.U_ILA/U_STAT/U_TDO (FF)
  Data Path Delay:      4.728ns (Levels of Logic = 4)
  Clock Path Skew:      0.000ns
  Source Clock:         CONTROL<13> falling
  Destination Clock:    CONTROL<0> rising at 0.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: chipscope_ila_1/U0/I_YES_D.U_ILA/U_STAT/U_DIRTY_LDC to chipscope_ila_1/U0/I_YES_D.U_ILA/U_STAT/U_TDO
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X37Y37.AQ      Tcklo                 0.515   chipscope_ila_1/U0/I_YES_D.U_ILA/U_STAT/DIRTY_SEL
                                                       chipscope_ila_1/U0/I_YES_D.U_ILA/U_STAT/U_DIRTY_LDC
    SLICE_X34Y37.B2      net (fanout=1)        0.918   chipscope_ila_1/U0/I_YES_D.U_ILA/U_STAT/DIRTY_SEL
    SLICE_X34Y37.B       Tilo                  0.254   chipscope_ila_1/U0/I_YES_D.U_ILA/U_STAT/DIRTY_D0
                                                       chipscope_ila_1/U0/I_YES_D.U_ILA/U_STAT/Mmux_DIRTY_dstat11
    SLICE_X34Y37.D1      net (fanout=2)        0.598   chipscope_ila_1/U0/I_YES_D.U_ILA/U_STAT/DIRTY_dstat
    SLICE_X34Y37.CMUX    Topdc                 0.456   chipscope_ila_1/U0/I_YES_D.U_ILA/U_STAT/DIRTY_D0
                                                       chipscope_ila_1/U0/I_YES_D.U_ILA/U_STAT/U_MUX/U_CS_MUX/I1.U_MUX2/Mmux_O121_F
                                                       chipscope_ila_1/U0/I_YES_D.U_ILA/U_STAT/U_MUX/U_CS_MUX/I1.U_MUX2/Mmux_O121
    SLICE_X34Y42.D2      net (fanout=1)        1.036   chipscope_ila_1/U0/I_YES_D.U_ILA/U_STAT/U_MUX/U_CS_MUX/I1.U_MUX2/Mmux_O120
    SLICE_X34Y42.D       Tilo                  0.254   chipscope_ila_1/U0/I_YES_D.U_ILA/iSTAT_DOUT
                                                       chipscope_ila_1/U0/I_YES_D.U_ILA/U_STAT/U_MUX/U_CS_MUX/I1.U_MUX2/Mmux_O124
    SLICE_X34Y42.A3      net (fanout=1)        0.358   chipscope_ila_1/U0/I_YES_D.U_ILA/U_STAT/U_MUX/U_CS_MUX/I1.U_MUX2/Mmux_O123
    SLICE_X34Y42.CLK     Tas                   0.339   chipscope_ila_1/U0/I_YES_D.U_ILA/iSTAT_DOUT
                                                       chipscope_ila_1/U0/I_YES_D.U_ILA/U_STAT/U_MUX/U_CS_MUX/I1.U_MUX2/Mmux_O125
                                                       chipscope_ila_1/U0/I_YES_D.U_ILA/U_STAT/U_TDO
    -------------------------------------------------  ---------------------------
    Total                                      4.728ns (1.818ns logic, 2.910ns route)
                                                       (38.5% logic, 61.5% route)

--------------------------------------------------------------------------------

Paths for end point chipscope_ila_1/U0/I_YES_D.U_ILA/U_STAT/U_DIRTY_FDPE (SLICE_X35Y37.DX), 1 path
--------------------------------------------------------------------------------
Delay (setup path):     2.231ns (data path - clock path skew + uncertainty)
  Source:               chipscope_ila_1/U0/I_YES_D.U_ILA/U_STAT/U_DIRTY_LDC (LATCH)
  Destination:          chipscope_ila_1/U0/I_YES_D.U_ILA/U_STAT/U_DIRTY_FDPE (FF)
  Data Path Delay:      2.196ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         CONTROL<13> falling
  Destination Clock:    CONTROL<0> rising at 0.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: chipscope_ila_1/U0/I_YES_D.U_ILA/U_STAT/U_DIRTY_LDC to chipscope_ila_1/U0/I_YES_D.U_ILA/U_STAT/U_DIRTY_FDPE
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X37Y37.AQ      Tcklo                 0.515   chipscope_ila_1/U0/I_YES_D.U_ILA/U_STAT/DIRTY_SEL
                                                       chipscope_ila_1/U0/I_YES_D.U_ILA/U_STAT/U_DIRTY_LDC
    SLICE_X34Y37.B2      net (fanout=1)        0.918   chipscope_ila_1/U0/I_YES_D.U_ILA/U_STAT/DIRTY_SEL
    SLICE_X34Y37.B       Tilo                  0.254   chipscope_ila_1/U0/I_YES_D.U_ILA/U_STAT/DIRTY_D0
                                                       chipscope_ila_1/U0/I_YES_D.U_ILA/U_STAT/Mmux_DIRTY_dstat11
    SLICE_X35Y37.DX      net (fanout=2)        0.395   chipscope_ila_1/U0/I_YES_D.U_ILA/U_STAT/DIRTY_dstat
    SLICE_X35Y37.CLK     Tdick                 0.114   chipscope_ila_1/U0/I_YES_D.U_ILA/U_STAT/DIRTY_D1
                                                       chipscope_ila_1/U0/I_YES_D.U_ILA/U_STAT/U_DIRTY_FDPE
    -------------------------------------------------  ---------------------------
    Total                                      2.196ns (0.883ns logic, 1.313ns route)
                                                       (40.2% logic, 59.8% route)

--------------------------------------------------------------------------------

Paths for end point chipscope_ila_1/U0/I_YES_D.U_ILA/U_STAT/U_DIRTY_FDCE (SLICE_X34Y37.B2), 1 path
--------------------------------------------------------------------------------
Delay (setup path):     1.807ns (data path - clock path skew + uncertainty)
  Source:               chipscope_ila_1/U0/I_YES_D.U_ILA/U_STAT/U_DIRTY_LDC (LATCH)
  Destination:          chipscope_ila_1/U0/I_YES_D.U_ILA/U_STAT/U_DIRTY_FDCE (FF)
  Data Path Delay:      1.772ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         CONTROL<13> falling
  Destination Clock:    CONTROL<0> rising at 0.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: chipscope_ila_1/U0/I_YES_D.U_ILA/U_STAT/U_DIRTY_LDC to chipscope_ila_1/U0/I_YES_D.U_ILA/U_STAT/U_DIRTY_FDCE
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X37Y37.AQ      Tcklo                 0.515   chipscope_ila_1/U0/I_YES_D.U_ILA/U_STAT/DIRTY_SEL
                                                       chipscope_ila_1/U0/I_YES_D.U_ILA/U_STAT/U_DIRTY_LDC
    SLICE_X34Y37.B2      net (fanout=1)        0.918   chipscope_ila_1/U0/I_YES_D.U_ILA/U_STAT/DIRTY_SEL
    SLICE_X34Y37.CLK     Tas                   0.339   chipscope_ila_1/U0/I_YES_D.U_ILA/U_STAT/DIRTY_D0
                                                       chipscope_ila_1/U0/I_YES_D.U_ILA/U_STAT/Mmux_DIRTY_dstat11
                                                       chipscope_ila_1/U0/I_YES_D.U_ILA/U_STAT/U_DIRTY_FDCE
    -------------------------------------------------  ---------------------------
    Total                                      1.772ns (0.854ns logic, 0.918ns route)
                                                       (48.2% logic, 51.8% route)

--------------------------------------------------------------------------------

Hold Paths: PATH "TS_D2_TO_T2_path" TIG;
--------------------------------------------------------------------------------

Paths for end point chipscope_ila_1/U0/I_YES_D.U_ILA/U_STAT/U_DIRTY_FDCE (SLICE_X34Y37.B2), 1 path
--------------------------------------------------------------------------------
Delay (hold path):      0.803ns (datapath - clock path skew - uncertainty)
  Source:               chipscope_ila_1/U0/I_YES_D.U_ILA/U_STAT/U_DIRTY_LDC (LATCH)
  Destination:          chipscope_ila_1/U0/I_YES_D.U_ILA/U_STAT/U_DIRTY_FDCE (FF)
  Data Path Delay:      0.838ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         CONTROL<13> falling
  Destination Clock:    CONTROL<0> rising at 0.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Minimum Data Path at Fast Process Corner: chipscope_ila_1/U0/I_YES_D.U_ILA/U_STAT/U_DIRTY_LDC to chipscope_ila_1/U0/I_YES_D.U_ILA/U_STAT/U_DIRTY_FDCE
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X37Y37.AQ      Tcklo                 0.235   chipscope_ila_1/U0/I_YES_D.U_ILA/U_STAT/DIRTY_SEL
                                                       chipscope_ila_1/U0/I_YES_D.U_ILA/U_STAT/U_DIRTY_LDC
    SLICE_X34Y37.B2      net (fanout=1)        0.406   chipscope_ila_1/U0/I_YES_D.U_ILA/U_STAT/DIRTY_SEL
    SLICE_X34Y37.CLK     Tah         (-Th)    -0.197   chipscope_ila_1/U0/I_YES_D.U_ILA/U_STAT/DIRTY_D0
                                                       chipscope_ila_1/U0/I_YES_D.U_ILA/U_STAT/Mmux_DIRTY_dstat11
                                                       chipscope_ila_1/U0/I_YES_D.U_ILA/U_STAT/U_DIRTY_FDCE
    -------------------------------------------------  ---------------------------
    Total                                      0.838ns (0.432ns logic, 0.406ns route)
                                                       (51.6% logic, 48.4% route)

--------------------------------------------------------------------------------

Paths for end point chipscope_ila_1/U0/I_YES_D.U_ILA/U_STAT/U_DIRTY_FDPE (SLICE_X35Y37.DX), 1 path
--------------------------------------------------------------------------------
Delay (hold path):      0.978ns (datapath - clock path skew - uncertainty)
  Source:               chipscope_ila_1/U0/I_YES_D.U_ILA/U_STAT/U_DIRTY_LDC (LATCH)
  Destination:          chipscope_ila_1/U0/I_YES_D.U_ILA/U_STAT/U_DIRTY_FDPE (FF)
  Data Path Delay:      1.013ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         CONTROL<13> falling
  Destination Clock:    CONTROL<0> rising at 0.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Minimum Data Path at Fast Process Corner: chipscope_ila_1/U0/I_YES_D.U_ILA/U_STAT/U_DIRTY_LDC to chipscope_ila_1/U0/I_YES_D.U_ILA/U_STAT/U_DIRTY_FDPE
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X37Y37.AQ      Tcklo                 0.235   chipscope_ila_1/U0/I_YES_D.U_ILA/U_STAT/DIRTY_SEL
                                                       chipscope_ila_1/U0/I_YES_D.U_ILA/U_STAT/U_DIRTY_LDC
    SLICE_X34Y37.B2      net (fanout=1)        0.406   chipscope_ila_1/U0/I_YES_D.U_ILA/U_STAT/DIRTY_SEL
    SLICE_X34Y37.B       Tilo                  0.156   chipscope_ila_1/U0/I_YES_D.U_ILA/U_STAT/DIRTY_D0
                                                       chipscope_ila_1/U0/I_YES_D.U_ILA/U_STAT/Mmux_DIRTY_dstat11
    SLICE_X35Y37.DX      net (fanout=2)        0.157   chipscope_ila_1/U0/I_YES_D.U_ILA/U_STAT/DIRTY_dstat
    SLICE_X35Y37.CLK     Tckdi       (-Th)    -0.059   chipscope_ila_1/U0/I_YES_D.U_ILA/U_STAT/DIRTY_D1
                                                       chipscope_ila_1/U0/I_YES_D.U_ILA/U_STAT/U_DIRTY_FDPE
    -------------------------------------------------  ---------------------------
    Total                                      1.013ns (0.450ns logic, 0.563ns route)
                                                       (44.4% logic, 55.6% route)

--------------------------------------------------------------------------------

Paths for end point chipscope_ila_1/U0/I_YES_D.U_ILA/U_STAT/U_TDO (SLICE_X34Y42.A3), 1 path
--------------------------------------------------------------------------------
Delay (hold path):      2.272ns (datapath - clock path skew - uncertainty)
  Source:               chipscope_ila_1/U0/I_YES_D.U_ILA/U_STAT/U_DIRTY_LDC (LATCH)
  Destination:          chipscope_ila_1/U0/I_YES_D.U_ILA/U_STAT/U_TDO (FF)
  Data Path Delay:      2.307ns (Levels of Logic = 4)
  Clock Path Skew:      0.000ns
  Source Clock:         CONTROL<13> falling
  Destination Clock:    CONTROL<0> rising at 0.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Minimum Data Path at Fast Process Corner: chipscope_ila_1/U0/I_YES_D.U_ILA/U_STAT/U_DIRTY_LDC to chipscope_ila_1/U0/I_YES_D.U_ILA/U_STAT/U_TDO
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X37Y37.AQ      Tcklo                 0.235   chipscope_ila_1/U0/I_YES_D.U_ILA/U_STAT/DIRTY_SEL
                                                       chipscope_ila_1/U0/I_YES_D.U_ILA/U_STAT/U_DIRTY_LDC
    SLICE_X34Y37.B2      net (fanout=1)        0.406   chipscope_ila_1/U0/I_YES_D.U_ILA/U_STAT/DIRTY_SEL
    SLICE_X34Y37.B       Tilo                  0.156   chipscope_ila_1/U0/I_YES_D.U_ILA/U_STAT/DIRTY_D0
                                                       chipscope_ila_1/U0/I_YES_D.U_ILA/U_STAT/Mmux_DIRTY_dstat11
    SLICE_X34Y37.D1      net (fanout=2)        0.268   chipscope_ila_1/U0/I_YES_D.U_ILA/U_STAT/DIRTY_dstat
    SLICE_X34Y37.CMUX    Topdc                 0.245   chipscope_ila_1/U0/I_YES_D.U_ILA/U_STAT/DIRTY_D0
                                                       chipscope_ila_1/U0/I_YES_D.U_ILA/U_STAT/U_MUX/U_CS_MUX/I1.U_MUX2/Mmux_O121_F
                                                       chipscope_ila_1/U0/I_YES_D.U_ILA/U_STAT/U_MUX/U_CS_MUX/I1.U_MUX2/Mmux_O121
    SLICE_X34Y42.D2      net (fanout=1)        0.501   chipscope_ila_1/U0/I_YES_D.U_ILA/U_STAT/U_MUX/U_CS_MUX/I1.U_MUX2/Mmux_O120
    SLICE_X34Y42.D       Tilo                  0.156   chipscope_ila_1/U0/I_YES_D.U_ILA/iSTAT_DOUT
                                                       chipscope_ila_1/U0/I_YES_D.U_ILA/U_STAT/U_MUX/U_CS_MUX/I1.U_MUX2/Mmux_O124
    SLICE_X34Y42.A3      net (fanout=1)        0.143   chipscope_ila_1/U0/I_YES_D.U_ILA/U_STAT/U_MUX/U_CS_MUX/I1.U_MUX2/Mmux_O123
    SLICE_X34Y42.CLK     Tah         (-Th)    -0.197   chipscope_ila_1/U0/I_YES_D.U_ILA/iSTAT_DOUT
                                                       chipscope_ila_1/U0/I_YES_D.U_ILA/U_STAT/U_MUX/U_CS_MUX/I1.U_MUX2/Mmux_O125
                                                       chipscope_ila_1/U0/I_YES_D.U_ILA/U_STAT/U_TDO
    -------------------------------------------------  ---------------------------
    Total                                      2.307ns (0.989ns logic, 1.318ns route)
                                                       (42.9% logic, 57.1% route)

--------------------------------------------------------------------------------

================================================================================
Timing constraint: PATH "TS_J2_TO_D2_path" TIG;

 0 paths analyzed, 0 endpoints analyzed, 0 failing endpoints
 0 timing errors detected.
--------------------------------------------------------------------------------

================================================================================
Timing constraint: PATH "TS_J3_TO_D2_path" TIG;

 0 paths analyzed, 0 endpoints analyzed, 0 failing endpoints
 0 timing errors detected.
--------------------------------------------------------------------------------

================================================================================
Timing constraint: PATH "TS_J4_TO_D2_path" TIG;

 12 paths analyzed, 2 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors)
--------------------------------------------------------------------------------

Paths for end point chipscope_ila_1/U0/I_YES_D.U_ILA/U_STAT/U_DIRTY_LDC (SLICE_X37Y37.CLK), 11 paths
--------------------------------------------------------------------------------
Delay (setup path):     4.640ns (data path)
  Source:               cmp_chipscope_icon/U0/U_ICON/U_CMD/G_TARGET[9].I_NE0.U_TARGET (FF)
  Destination:          chipscope_ila_1/U0/I_YES_D.U_ILA/U_STAT/U_DIRTY_LDC (LATCH)
  Data Path Delay:      4.640ns (Levels of Logic = 2)
  Source Clock:         CONTROL<0> rising at 0.000ns

  Maximum Data Path at Slow Process Corner: cmp_chipscope_icon/U0/U_ICON/U_CMD/G_TARGET[9].I_NE0.U_TARGET to chipscope_ila_1/U0/I_YES_D.U_ILA/U_STAT/U_DIRTY_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X33Y44.BQ      Tcko                  0.430   cmp_chipscope_icon/U0/U_ICON/U_CMD/iTARGET<11>
                                                       cmp_chipscope_icon/U0/U_ICON/U_CMD/G_TARGET[9].I_NE0.U_TARGET
    SLICE_X33Y44.D2      net (fanout=7)        1.219   cmp_chipscope_icon/U0/U_ICON/U_CMD/iTARGET<9>
    SLICE_X33Y44.D       Tilo                  0.259   cmp_chipscope_icon/U0/U_ICON/U_CMD/iTARGET<11>
                                                       cmp_chipscope_icon/U0/U_ICON/U_CMD/U_COMMAND_SEL/I4.FI[9].U_LUT
    SLICE_X35Y45.A3      net (fanout=1)        0.991   cmp_chipscope_icon/U0/U_ICON/iCOMMAND_SEL<9>
    SLICE_X35Y45.A       Tilo                  0.259   chipscope_ila_1/U0/I_YES_D.U_ILA/U_RST/U_HALT_XFER/din_latched
                                                       cmp_chipscope_icon/U0/U_ICON/U_CTRL_OUT/F_NCP[0].F_CMD[9].U_LCE
    SLICE_X37Y37.CLK     net (fanout=4)        1.482   CONTROL<13>
    -------------------------------------------------  ---------------------------
    Total                                      4.640ns (0.948ns logic, 3.692ns route)
                                                       (20.4% logic, 79.6% route)

--------------------------------------------------------------------------------
Delay (setup path):     4.539ns (data path)
  Source:               cmp_chipscope_icon/U0/U_ICON/U_CMD/G_TARGET[14].I_NE0.U_TARGET (FF)
  Destination:          chipscope_ila_1/U0/I_YES_D.U_ILA/U_STAT/U_DIRTY_LDC (LATCH)
  Data Path Delay:      4.539ns (Levels of Logic = 2)
  Source Clock:         CONTROL<0> rising at 0.000ns

  Maximum Data Path at Slow Process Corner: cmp_chipscope_icon/U0/U_ICON/U_CMD/G_TARGET[14].I_NE0.U_TARGET to chipscope_ila_1/U0/I_YES_D.U_ILA/U_STAT/U_DIRTY_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X33Y48.CQ      Tcko                  0.430   cmp_chipscope_icon/U0/U_ICON/iCORE_ID<3>
                                                       cmp_chipscope_icon/U0/U_ICON/U_CMD/G_TARGET[14].I_NE0.U_TARGET
    SLICE_X33Y48.B4      net (fanout=4)        0.956   cmp_chipscope_icon/U0/U_ICON/iCORE_ID<2>
    SLICE_X33Y48.B       Tilo                  0.259   cmp_chipscope_icon/U0/U_ICON/iCORE_ID<3>
                                                       cmp_chipscope_icon/U0/U_ICON/U_CMD/U_CORE_ID_SEL/I4.FI[0].U_LUT
    SLICE_X35Y45.A6      net (fanout=9)        1.153   cmp_chipscope_icon/U0/U_ICON/iCORE_ID_SEL<0>
    SLICE_X35Y45.A       Tilo                  0.259   chipscope_ila_1/U0/I_YES_D.U_ILA/U_RST/U_HALT_XFER/din_latched
                                                       cmp_chipscope_icon/U0/U_ICON/U_CTRL_OUT/F_NCP[0].F_CMD[9].U_LCE
    SLICE_X37Y37.CLK     net (fanout=4)        1.482   CONTROL<13>
    -------------------------------------------------  ---------------------------
    Total                                      4.539ns (0.948ns logic, 3.591ns route)
                                                       (20.9% logic, 79.1% route)

--------------------------------------------------------------------------------
Delay (setup path):     4.520ns (data path)
  Source:               cmp_chipscope_icon/U0/U_ICON/U_SYNC/U_SYNC (FF)
  Destination:          chipscope_ila_1/U0/I_YES_D.U_ILA/U_STAT/U_DIRTY_LDC (LATCH)
  Data Path Delay:      4.520ns (Levels of Logic = 2)
  Source Clock:         CONTROL<0> rising at 0.000ns

  Maximum Data Path at Slow Process Corner: cmp_chipscope_icon/U0/U_ICON/U_SYNC/U_SYNC to chipscope_ila_1/U0/I_YES_D.U_ILA/U_STAT/U_DIRTY_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X30Y53.AQ      Tcko                  0.525   cmp_chipscope_icon/U0/U_ICON/iSYNC
                                                       cmp_chipscope_icon/U0/U_ICON/U_SYNC/U_SYNC
    SLICE_X33Y53.D4      net (fanout=1)        0.498   cmp_chipscope_icon/U0/U_ICON/iSYNC
    SLICE_X33Y53.D       Tilo                  0.259   cmp_chipscope_icon/U0/U_ICON/U_CTRL_OUT/iDATA_VALID
                                                       cmp_chipscope_icon/U0/U_ICON/U_CTRL_OUT/U_DATA_VALID
    SLICE_X35Y45.A5      net (fanout=9)        1.497   cmp_chipscope_icon/U0/U_ICON/U_CTRL_OUT/iDATA_VALID
    SLICE_X35Y45.A       Tilo                  0.259   chipscope_ila_1/U0/I_YES_D.U_ILA/U_RST/U_HALT_XFER/din_latched
                                                       cmp_chipscope_icon/U0/U_ICON/U_CTRL_OUT/F_NCP[0].F_CMD[9].U_LCE
    SLICE_X37Y37.CLK     net (fanout=4)        1.482   CONTROL<13>
    -------------------------------------------------  ---------------------------
    Total                                      4.520ns (1.043ns logic, 3.477ns route)
                                                       (23.1% logic, 76.9% route)

--------------------------------------------------------------------------------

Paths for end point chipscope_ila_1/U0/I_YES_D.U_ILA/U_STAT/U_DIRTY_LDC (SLICE_X37Y37.SR), 1 path
--------------------------------------------------------------------------------
Delay (setup path):     4.587ns (data path - clock path skew + uncertainty)
  Source:               chipscope_ila_1/U0/I_YES_D.U_ILA/U_RST/U_ARM_XFER/U_GEN_DELAY[3].U_FD (FF)
  Destination:          chipscope_ila_1/U0/I_YES_D.U_ILA/U_STAT/U_DIRTY_LDC (LATCH)
  Data Path Delay:      1.670ns (Levels of Logic = 0)
  Clock Path Skew:      -2.557ns (3.360 - 5.917)
  Source Clock:         clock rising at 0.000ns
  Destination Clock:    CONTROL<13> falling
  Clock Uncertainty:    0.360ns

  Clock Uncertainty:          0.360ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.050ns
    Discrete Jitter (DJ):       0.333ns
    Phase Error (PE):           0.150ns

  Maximum Data Path at Slow Process Corner: chipscope_ila_1/U0/I_YES_D.U_ILA/U_RST/U_ARM_XFER/U_GEN_DELAY[3].U_FD to chipscope_ila_1/U0/I_YES_D.U_ILA/U_STAT/U_DIRTY_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X34Y43.BQ      Tcko                  0.525   chipscope_ila_1/U0/I_YES_D.U_ILA/iARM
                                                       chipscope_ila_1/U0/I_YES_D.U_ILA/U_RST/U_ARM_XFER/U_GEN_DELAY[3].U_FD
    SLICE_X37Y37.SR      net (fanout=11)       0.865   chipscope_ila_1/U0/I_YES_D.U_ILA/iARM
    SLICE_X37Y37.CLK     Trck                  0.280   chipscope_ila_1/U0/I_YES_D.U_ILA/U_STAT/DIRTY_SEL
                                                       chipscope_ila_1/U0/I_YES_D.U_ILA/U_STAT/U_DIRTY_LDC
    -------------------------------------------------  ---------------------------
    Total                                      1.670ns (0.805ns logic, 0.865ns route)
                                                       (48.2% logic, 51.8% route)

--------------------------------------------------------------------------------

Hold Paths: PATH "TS_J4_TO_D2_path" TIG;
--------------------------------------------------------------------------------

Paths for end point chipscope_ila_1/U0/I_YES_D.U_ILA/U_STAT/U_DIRTY_LDC (SLICE_X37Y37.SR), 1 path
--------------------------------------------------------------------------------
Delay (hold path):      0.212ns (datapath - clock path skew - uncertainty)
  Source:               chipscope_ila_1/U0/I_YES_D.U_ILA/U_RST/U_ARM_XFER/U_GEN_DELAY[3].U_FD (FF)
  Destination:          chipscope_ila_1/U0/I_YES_D.U_ILA/U_STAT/U_DIRTY_LDC (LATCH)
  Data Path Delay:      0.820ns (Levels of Logic = 0)
  Clock Path Skew:      0.248ns (2.534 - 2.286)
  Source Clock:         clock rising at 0.000ns
  Destination Clock:    CONTROL<13> falling
  Clock Uncertainty:    0.360ns

  Clock Uncertainty:          0.360ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.050ns
    Discrete Jitter (DJ):       0.333ns
    Phase Error (PE):           0.150ns

  Minimum Data Path at Fast Process Corner: chipscope_ila_1/U0/I_YES_D.U_ILA/U_RST/U_ARM_XFER/U_GEN_DELAY[3].U_FD to chipscope_ila_1/U0/I_YES_D.U_ILA/U_STAT/U_DIRTY_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X34Y43.BQ      Tcko                  0.234   chipscope_ila_1/U0/I_YES_D.U_ILA/iARM
                                                       chipscope_ila_1/U0/I_YES_D.U_ILA/U_RST/U_ARM_XFER/U_GEN_DELAY[3].U_FD
    SLICE_X37Y37.SR      net (fanout=11)       0.431   chipscope_ila_1/U0/I_YES_D.U_ILA/iARM
    SLICE_X37Y37.CLK     Tremck      (-Th)    -0.155   chipscope_ila_1/U0/I_YES_D.U_ILA/U_STAT/DIRTY_SEL
                                                       chipscope_ila_1/U0/I_YES_D.U_ILA/U_STAT/U_DIRTY_LDC
    -------------------------------------------------  ---------------------------
    Total                                      0.820ns (0.389ns logic, 0.431ns route)
                                                       (47.4% logic, 52.6% route)

--------------------------------------------------------------------------------

================================================================================
Timing constraint: TS_sys_clk_p_i = PERIOD TIMEGRP "sys_clk_p_i" 200 MHz HIGH 
50% INPUT_JITTER         0.05 ns;
For more information, see Period Analysis in the Timing Closure User Guide (UG612).

 0 paths analyzed, 0 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 component switching limit errors)
 Minimum period is   3.200ns.
--------------------------------------------------------------------------------

Component Switching Limit Checks: TS_sys_clk_p_i = PERIOD TIMEGRP "sys_clk_p_i" 200 MHz HIGH 50% INPUT_JITTER
        0.05 ns;
--------------------------------------------------------------------------------
Slack: 1.800ns (period - (min low pulse limit / (low pulse / period)))
  Period: 5.000ns
  Low pulse: 2.500ns
  Low pulse limit: 1.600ns (Tdcmpw_CLKIN_200_250)
  Physical resource: clk_wiz_v3_3_1/dcm_sp_inst/CLKIN
  Logical resource: clk_wiz_v3_3_1/dcm_sp_inst/CLKIN
  Location pin: DCM_X0Y1.CLKIN
  Clock network: clk_wiz_v3_3_1/dcm_sp_inst_ML_NEW_DIVCLK
--------------------------------------------------------------------------------
Slack: 1.800ns (period - (min high pulse limit / (high pulse / period)))
  Period: 5.000ns
  High pulse: 2.500ns
  High pulse limit: 1.600ns (Tdcmpw_CLKIN_200_250)
  Physical resource: clk_wiz_v3_3_1/dcm_sp_inst/CLKIN
  Logical resource: clk_wiz_v3_3_1/dcm_sp_inst/CLKIN
  Location pin: DCM_X0Y1.CLKIN
  Clock network: clk_wiz_v3_3_1/dcm_sp_inst_ML_NEW_DIVCLK
--------------------------------------------------------------------------------
Slack: 2.000ns (period - min period limit)
  Period: 5.000ns
  Min period limit: 3.000ns (333.333MHz) (Tdcmper_CLKIN)
  Physical resource: clk_wiz_v3_3_1/dcm_sp_inst/CLKIN
  Logical resource: clk_wiz_v3_3_1/dcm_sp_inst/CLKIN
  Location pin: DCM_X0Y1.CLKIN
  Clock network: clk_wiz_v3_3_1/dcm_sp_inst_ML_NEW_DIVCLK
--------------------------------------------------------------------------------

================================================================================
Timing constraint: TS_clk_wiz_v3_3_1_clkfx = PERIOD TIMEGRP 
"clk_wiz_v3_3_1_clkfx" TS_sys_clk_p_i         * 0.75 HIGH 50% INPUT_JITTER 0.05 
ns;
For more information, see Period Analysis in the Timing Closure User Guide (UG612).

 1814 paths analyzed, 1009 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors, 0 component switching limit errors)
 Minimum period is   4.471ns.
--------------------------------------------------------------------------------

Paths for end point chipscope_ila_1/U0/I_YES_D.U_ILA/U_STAT/G_NS[6].U_NSQ (SLICE_X25Y36.CE), 4 paths
--------------------------------------------------------------------------------
Slack (setup path):     2.195ns (requirement - (data path - clock path skew + uncertainty))
  Source:               chipscope_ila_1/U0/I_YES_D.U_ILA/U_RST/G_RST[0].U_RST (FF)
  Destination:          chipscope_ila_1/U0/I_YES_D.U_ILA/U_STAT/G_NS[6].U_NSQ (FF)
  Requirement:          6.666ns
  Data Path Delay:      4.224ns (Levels of Logic = 1)
  Clock Path Skew:      -0.037ns (0.308 - 0.345)
  Source Clock:         clock rising at 0.000ns
  Destination Clock:    clock rising at 6.666ns
  Clock Uncertainty:    0.210ns

  Clock Uncertainty:          0.210ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.050ns
    Discrete Jitter (DJ):       0.333ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: chipscope_ila_1/U0/I_YES_D.U_ILA/U_RST/G_RST[0].U_RST to chipscope_ila_1/U0/I_YES_D.U_ILA/U_STAT/G_NS[6].U_NSQ
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X31Y41.AQ      Tcko                  0.430   chipscope_ila_1/U0/I_YES_D.U_ILA/iRESET<3>
                                                       chipscope_ila_1/U0/I_YES_D.U_ILA/U_RST/G_RST[0].U_RST
    SLICE_X35Y31.D4      net (fanout=7)        1.477   chipscope_ila_1/U0/I_YES_D.U_ILA/iRESET<0>
    SLICE_X35Y31.DMUX    Tilo                  0.337   chipscope_ila_1/U0/I_YES_D.U_ILA/U_STAT/DSTAT_load
                                                       chipscope_ila_1/U0/I_YES_D.U_ILA/U_STAT/U_NSL
    SLICE_X25Y36.CE      net (fanout=3)        1.572   chipscope_ila_1/U0/I_YES_D.U_ILA/U_STAT/NS_load
    SLICE_X25Y36.CLK     Tceck                 0.408   chipscope_ila_1/U0/I_YES_D.U_ILA/U_STAT/NS_dstat<7>
                                                       chipscope_ila_1/U0/I_YES_D.U_ILA/U_STAT/G_NS[6].U_NSQ
    -------------------------------------------------  ---------------------------
    Total                                      4.224ns (1.175ns logic, 3.049ns route)
                                                       (27.8% logic, 72.2% route)

--------------------------------------------------------------------------------
Slack (setup path):     2.809ns (requirement - (data path - clock path skew + uncertainty))
  Source:               chipscope_ila_1/U0/I_YES_D.U_ILA/U_STAT/U_CR (FF)
  Destination:          chipscope_ila_1/U0/I_YES_D.U_ILA/U_STAT/G_NS[6].U_NSQ (FF)
  Requirement:          6.666ns
  Data Path Delay:      3.579ns (Levels of Logic = 1)
  Clock Path Skew:      -0.068ns (0.515 - 0.583)
  Source Clock:         clock rising at 0.000ns
  Destination Clock:    clock rising at 6.666ns
  Clock Uncertainty:    0.210ns

  Clock Uncertainty:          0.210ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.050ns
    Discrete Jitter (DJ):       0.333ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: chipscope_ila_1/U0/I_YES_D.U_ILA/U_STAT/U_CR to chipscope_ila_1/U0/I_YES_D.U_ILA/U_STAT/G_NS[6].U_NSQ
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X34Y31.DQ      Tcko                  0.525   chipscope_ila_1/U0/I_YES_D.U_ILA/U_STAT/CAP_RESET_dly1
                                                       chipscope_ila_1/U0/I_YES_D.U_ILA/U_STAT/U_CR
    SLICE_X35Y31.D2      net (fanout=1)        0.737   chipscope_ila_1/U0/I_YES_D.U_ILA/U_STAT/CAP_RESET_dly1
    SLICE_X35Y31.DMUX    Tilo                  0.337   chipscope_ila_1/U0/I_YES_D.U_ILA/U_STAT/DSTAT_load
                                                       chipscope_ila_1/U0/I_YES_D.U_ILA/U_STAT/U_NSL
    SLICE_X25Y36.CE      net (fanout=3)        1.572   chipscope_ila_1/U0/I_YES_D.U_ILA/U_STAT/NS_load
    SLICE_X25Y36.CLK     Tceck                 0.408   chipscope_ila_1/U0/I_YES_D.U_ILA/U_STAT/NS_dstat<7>
                                                       chipscope_ila_1/U0/I_YES_D.U_ILA/U_STAT/G_NS[6].U_NSQ
    -------------------------------------------------  ---------------------------
    Total                                      3.579ns (1.270ns logic, 2.309ns route)
                                                       (35.5% logic, 64.5% route)

--------------------------------------------------------------------------------
Slack (setup path):     2.844ns (requirement - (data path - clock path skew + uncertainty))
  Source:               chipscope_ila_1/U0/I_YES_D.U_ILA/U_STAT/U_DSL3 (FF)
  Destination:          chipscope_ila_1/U0/I_YES_D.U_ILA/U_STAT/G_NS[6].U_NSQ (FF)
  Requirement:          6.666ns
  Data Path Delay:      3.544ns (Levels of Logic = 1)
  Clock Path Skew:      -0.068ns (0.515 - 0.583)
  Source Clock:         clock rising at 0.000ns
  Destination Clock:    clock rising at 6.666ns
  Clock Uncertainty:    0.210ns

  Clock Uncertainty:          0.210ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.050ns
    Discrete Jitter (DJ):       0.333ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: chipscope_ila_1/U0/I_YES_D.U_ILA/U_STAT/U_DSL3 to chipscope_ila_1/U0/I_YES_D.U_ILA/U_STAT/G_NS[6].U_NSQ
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X34Y31.BQ      Tcko                  0.525   chipscope_ila_1/U0/I_YES_D.U_ILA/U_STAT/CAP_RESET_dly1
                                                       chipscope_ila_1/U0/I_YES_D.U_ILA/U_STAT/U_DSL3
    SLICE_X35Y31.D5      net (fanout=1)        0.702   chipscope_ila_1/U0/I_YES_D.U_ILA/U_STAT/DSTAT_en_dly3
    SLICE_X35Y31.DMUX    Tilo                  0.337   chipscope_ila_1/U0/I_YES_D.U_ILA/U_STAT/DSTAT_load
                                                       chipscope_ila_1/U0/I_YES_D.U_ILA/U_STAT/U_NSL
    SLICE_X25Y36.CE      net (fanout=3)        1.572   chipscope_ila_1/U0/I_YES_D.U_ILA/U_STAT/NS_load
    SLICE_X25Y36.CLK     Tceck                 0.408   chipscope_ila_1/U0/I_YES_D.U_ILA/U_STAT/NS_dstat<7>
                                                       chipscope_ila_1/U0/I_YES_D.U_ILA/U_STAT/G_NS[6].U_NSQ
    -------------------------------------------------  ---------------------------
    Total                                      3.544ns (1.270ns logic, 2.274ns route)
                                                       (35.8% logic, 64.2% route)

--------------------------------------------------------------------------------

Paths for end point chipscope_ila_1/U0/I_YES_D.U_ILA/U_STAT/G_NS[5].U_NSQ (SLICE_X25Y36.CE), 4 paths
--------------------------------------------------------------------------------
Slack (setup path):     2.213ns (requirement - (data path - clock path skew + uncertainty))
  Source:               chipscope_ila_1/U0/I_YES_D.U_ILA/U_RST/G_RST[0].U_RST (FF)
  Destination:          chipscope_ila_1/U0/I_YES_D.U_ILA/U_STAT/G_NS[5].U_NSQ (FF)
  Requirement:          6.666ns
  Data Path Delay:      4.206ns (Levels of Logic = 1)
  Clock Path Skew:      -0.037ns (0.308 - 0.345)
  Source Clock:         clock rising at 0.000ns
  Destination Clock:    clock rising at 6.666ns
  Clock Uncertainty:    0.210ns

  Clock Uncertainty:          0.210ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.050ns
    Discrete Jitter (DJ):       0.333ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: chipscope_ila_1/U0/I_YES_D.U_ILA/U_RST/G_RST[0].U_RST to chipscope_ila_1/U0/I_YES_D.U_ILA/U_STAT/G_NS[5].U_NSQ
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X31Y41.AQ      Tcko                  0.430   chipscope_ila_1/U0/I_YES_D.U_ILA/iRESET<3>
                                                       chipscope_ila_1/U0/I_YES_D.U_ILA/U_RST/G_RST[0].U_RST
    SLICE_X35Y31.D4      net (fanout=7)        1.477   chipscope_ila_1/U0/I_YES_D.U_ILA/iRESET<0>
    SLICE_X35Y31.DMUX    Tilo                  0.337   chipscope_ila_1/U0/I_YES_D.U_ILA/U_STAT/DSTAT_load
                                                       chipscope_ila_1/U0/I_YES_D.U_ILA/U_STAT/U_NSL
    SLICE_X25Y36.CE      net (fanout=3)        1.572   chipscope_ila_1/U0/I_YES_D.U_ILA/U_STAT/NS_load
    SLICE_X25Y36.CLK     Tceck                 0.390   chipscope_ila_1/U0/I_YES_D.U_ILA/U_STAT/NS_dstat<7>
                                                       chipscope_ila_1/U0/I_YES_D.U_ILA/U_STAT/G_NS[5].U_NSQ
    -------------------------------------------------  ---------------------------
    Total                                      4.206ns (1.157ns logic, 3.049ns route)
                                                       (27.5% logic, 72.5% route)

--------------------------------------------------------------------------------
Slack (setup path):     2.827ns (requirement - (data path - clock path skew + uncertainty))
  Source:               chipscope_ila_1/U0/I_YES_D.U_ILA/U_STAT/U_CR (FF)
  Destination:          chipscope_ila_1/U0/I_YES_D.U_ILA/U_STAT/G_NS[5].U_NSQ (FF)
  Requirement:          6.666ns
  Data Path Delay:      3.561ns (Levels of Logic = 1)
  Clock Path Skew:      -0.068ns (0.515 - 0.583)
  Source Clock:         clock rising at 0.000ns
  Destination Clock:    clock rising at 6.666ns
  Clock Uncertainty:    0.210ns

  Clock Uncertainty:          0.210ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.050ns
    Discrete Jitter (DJ):       0.333ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: chipscope_ila_1/U0/I_YES_D.U_ILA/U_STAT/U_CR to chipscope_ila_1/U0/I_YES_D.U_ILA/U_STAT/G_NS[5].U_NSQ
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X34Y31.DQ      Tcko                  0.525   chipscope_ila_1/U0/I_YES_D.U_ILA/U_STAT/CAP_RESET_dly1
                                                       chipscope_ila_1/U0/I_YES_D.U_ILA/U_STAT/U_CR
    SLICE_X35Y31.D2      net (fanout=1)        0.737   chipscope_ila_1/U0/I_YES_D.U_ILA/U_STAT/CAP_RESET_dly1
    SLICE_X35Y31.DMUX    Tilo                  0.337   chipscope_ila_1/U0/I_YES_D.U_ILA/U_STAT/DSTAT_load
                                                       chipscope_ila_1/U0/I_YES_D.U_ILA/U_STAT/U_NSL
    SLICE_X25Y36.CE      net (fanout=3)        1.572   chipscope_ila_1/U0/I_YES_D.U_ILA/U_STAT/NS_load
    SLICE_X25Y36.CLK     Tceck                 0.390   chipscope_ila_1/U0/I_YES_D.U_ILA/U_STAT/NS_dstat<7>
                                                       chipscope_ila_1/U0/I_YES_D.U_ILA/U_STAT/G_NS[5].U_NSQ
    -------------------------------------------------  ---------------------------
    Total                                      3.561ns (1.252ns logic, 2.309ns route)
                                                       (35.2% logic, 64.8% route)

--------------------------------------------------------------------------------
Slack (setup path):     2.862ns (requirement - (data path - clock path skew + uncertainty))
  Source:               chipscope_ila_1/U0/I_YES_D.U_ILA/U_STAT/U_DSL3 (FF)
  Destination:          chipscope_ila_1/U0/I_YES_D.U_ILA/U_STAT/G_NS[5].U_NSQ (FF)
  Requirement:          6.666ns
  Data Path Delay:      3.526ns (Levels of Logic = 1)
  Clock Path Skew:      -0.068ns (0.515 - 0.583)
  Source Clock:         clock rising at 0.000ns
  Destination Clock:    clock rising at 6.666ns
  Clock Uncertainty:    0.210ns

  Clock Uncertainty:          0.210ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.050ns
    Discrete Jitter (DJ):       0.333ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: chipscope_ila_1/U0/I_YES_D.U_ILA/U_STAT/U_DSL3 to chipscope_ila_1/U0/I_YES_D.U_ILA/U_STAT/G_NS[5].U_NSQ
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X34Y31.BQ      Tcko                  0.525   chipscope_ila_1/U0/I_YES_D.U_ILA/U_STAT/CAP_RESET_dly1
                                                       chipscope_ila_1/U0/I_YES_D.U_ILA/U_STAT/U_DSL3
    SLICE_X35Y31.D5      net (fanout=1)        0.702   chipscope_ila_1/U0/I_YES_D.U_ILA/U_STAT/DSTAT_en_dly3
    SLICE_X35Y31.DMUX    Tilo                  0.337   chipscope_ila_1/U0/I_YES_D.U_ILA/U_STAT/DSTAT_load
                                                       chipscope_ila_1/U0/I_YES_D.U_ILA/U_STAT/U_NSL
    SLICE_X25Y36.CE      net (fanout=3)        1.572   chipscope_ila_1/U0/I_YES_D.U_ILA/U_STAT/NS_load
    SLICE_X25Y36.CLK     Tceck                 0.390   chipscope_ila_1/U0/I_YES_D.U_ILA/U_STAT/NS_dstat<7>
                                                       chipscope_ila_1/U0/I_YES_D.U_ILA/U_STAT/G_NS[5].U_NSQ
    -------------------------------------------------  ---------------------------
    Total                                      3.526ns (1.252ns logic, 2.274ns route)
                                                       (35.5% logic, 64.5% route)

--------------------------------------------------------------------------------

Paths for end point chipscope_ila_1/U0/I_YES_D.U_ILA/U_STAT/G_NS[7].U_NSQ (SLICE_X25Y36.CE), 4 paths
--------------------------------------------------------------------------------
Slack (setup path):     2.221ns (requirement - (data path - clock path skew + uncertainty))
  Source:               chipscope_ila_1/U0/I_YES_D.U_ILA/U_RST/G_RST[0].U_RST (FF)
  Destination:          chipscope_ila_1/U0/I_YES_D.U_ILA/U_STAT/G_NS[7].U_NSQ (FF)
  Requirement:          6.666ns
  Data Path Delay:      4.198ns (Levels of Logic = 1)
  Clock Path Skew:      -0.037ns (0.308 - 0.345)
  Source Clock:         clock rising at 0.000ns
  Destination Clock:    clock rising at 6.666ns
  Clock Uncertainty:    0.210ns

  Clock Uncertainty:          0.210ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.050ns
    Discrete Jitter (DJ):       0.333ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: chipscope_ila_1/U0/I_YES_D.U_ILA/U_RST/G_RST[0].U_RST to chipscope_ila_1/U0/I_YES_D.U_ILA/U_STAT/G_NS[7].U_NSQ
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X31Y41.AQ      Tcko                  0.430   chipscope_ila_1/U0/I_YES_D.U_ILA/iRESET<3>
                                                       chipscope_ila_1/U0/I_YES_D.U_ILA/U_RST/G_RST[0].U_RST
    SLICE_X35Y31.D4      net (fanout=7)        1.477   chipscope_ila_1/U0/I_YES_D.U_ILA/iRESET<0>
    SLICE_X35Y31.DMUX    Tilo                  0.337   chipscope_ila_1/U0/I_YES_D.U_ILA/U_STAT/DSTAT_load
                                                       chipscope_ila_1/U0/I_YES_D.U_ILA/U_STAT/U_NSL
    SLICE_X25Y36.CE      net (fanout=3)        1.572   chipscope_ila_1/U0/I_YES_D.U_ILA/U_STAT/NS_load
    SLICE_X25Y36.CLK     Tceck                 0.382   chipscope_ila_1/U0/I_YES_D.U_ILA/U_STAT/NS_dstat<7>
                                                       chipscope_ila_1/U0/I_YES_D.U_ILA/U_STAT/G_NS[7].U_NSQ
    -------------------------------------------------  ---------------------------
    Total                                      4.198ns (1.149ns logic, 3.049ns route)
                                                       (27.4% logic, 72.6% route)

--------------------------------------------------------------------------------
Slack (setup path):     2.835ns (requirement - (data path - clock path skew + uncertainty))
  Source:               chipscope_ila_1/U0/I_YES_D.U_ILA/U_STAT/U_CR (FF)
  Destination:          chipscope_ila_1/U0/I_YES_D.U_ILA/U_STAT/G_NS[7].U_NSQ (FF)
  Requirement:          6.666ns
  Data Path Delay:      3.553ns (Levels of Logic = 1)
  Clock Path Skew:      -0.068ns (0.515 - 0.583)
  Source Clock:         clock rising at 0.000ns
  Destination Clock:    clock rising at 6.666ns
  Clock Uncertainty:    0.210ns

  Clock Uncertainty:          0.210ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.050ns
    Discrete Jitter (DJ):       0.333ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: chipscope_ila_1/U0/I_YES_D.U_ILA/U_STAT/U_CR to chipscope_ila_1/U0/I_YES_D.U_ILA/U_STAT/G_NS[7].U_NSQ
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X34Y31.DQ      Tcko                  0.525   chipscope_ila_1/U0/I_YES_D.U_ILA/U_STAT/CAP_RESET_dly1
                                                       chipscope_ila_1/U0/I_YES_D.U_ILA/U_STAT/U_CR
    SLICE_X35Y31.D2      net (fanout=1)        0.737   chipscope_ila_1/U0/I_YES_D.U_ILA/U_STAT/CAP_RESET_dly1
    SLICE_X35Y31.DMUX    Tilo                  0.337   chipscope_ila_1/U0/I_YES_D.U_ILA/U_STAT/DSTAT_load
                                                       chipscope_ila_1/U0/I_YES_D.U_ILA/U_STAT/U_NSL
    SLICE_X25Y36.CE      net (fanout=3)        1.572   chipscope_ila_1/U0/I_YES_D.U_ILA/U_STAT/NS_load
    SLICE_X25Y36.CLK     Tceck                 0.382   chipscope_ila_1/U0/I_YES_D.U_ILA/U_STAT/NS_dstat<7>
                                                       chipscope_ila_1/U0/I_YES_D.U_ILA/U_STAT/G_NS[7].U_NSQ
    -------------------------------------------------  ---------------------------
    Total                                      3.553ns (1.244ns logic, 2.309ns route)
                                                       (35.0% logic, 65.0% route)

--------------------------------------------------------------------------------
Slack (setup path):     2.870ns (requirement - (data path - clock path skew + uncertainty))
  Source:               chipscope_ila_1/U0/I_YES_D.U_ILA/U_STAT/U_DSL3 (FF)
  Destination:          chipscope_ila_1/U0/I_YES_D.U_ILA/U_STAT/G_NS[7].U_NSQ (FF)
  Requirement:          6.666ns
  Data Path Delay:      3.518ns (Levels of Logic = 1)
  Clock Path Skew:      -0.068ns (0.515 - 0.583)
  Source Clock:         clock rising at 0.000ns
  Destination Clock:    clock rising at 6.666ns
  Clock Uncertainty:    0.210ns

  Clock Uncertainty:          0.210ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.050ns
    Discrete Jitter (DJ):       0.333ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: chipscope_ila_1/U0/I_YES_D.U_ILA/U_STAT/U_DSL3 to chipscope_ila_1/U0/I_YES_D.U_ILA/U_STAT/G_NS[7].U_NSQ
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X34Y31.BQ      Tcko                  0.525   chipscope_ila_1/U0/I_YES_D.U_ILA/U_STAT/CAP_RESET_dly1
                                                       chipscope_ila_1/U0/I_YES_D.U_ILA/U_STAT/U_DSL3
    SLICE_X35Y31.D5      net (fanout=1)        0.702   chipscope_ila_1/U0/I_YES_D.U_ILA/U_STAT/DSTAT_en_dly3
    SLICE_X35Y31.DMUX    Tilo                  0.337   chipscope_ila_1/U0/I_YES_D.U_ILA/U_STAT/DSTAT_load
                                                       chipscope_ila_1/U0/I_YES_D.U_ILA/U_STAT/U_NSL
    SLICE_X25Y36.CE      net (fanout=3)        1.572   chipscope_ila_1/U0/I_YES_D.U_ILA/U_STAT/NS_load
    SLICE_X25Y36.CLK     Tceck                 0.382   chipscope_ila_1/U0/I_YES_D.U_ILA/U_STAT/NS_dstat<7>
                                                       chipscope_ila_1/U0/I_YES_D.U_ILA/U_STAT/G_NS[7].U_NSQ
    -------------------------------------------------  ---------------------------
    Total                                      3.518ns (1.244ns logic, 2.274ns route)
                                                       (35.4% logic, 64.6% route)

--------------------------------------------------------------------------------

Hold Paths: TS_clk_wiz_v3_3_1_clkfx = PERIOD TIMEGRP "clk_wiz_v3_3_1_clkfx" TS_sys_clk_p_i
        * 0.75 HIGH 50% INPUT_JITTER 0.05 ns;
--------------------------------------------------------------------------------

Paths for end point chipscope_ila_1/U0/I_YES_D.U_ILA/U_TRIG/F_NO_TCMC.U_FDR (SLICE_X33Y37.SR), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.231ns (requirement - (clock path skew + uncertainty - data path))
  Source:               chipscope_ila_1/U0/I_YES_D.U_ILA/U_RST/G_RST[5].U_RST (FF)
  Destination:          chipscope_ila_1/U0/I_YES_D.U_ILA/U_TRIG/F_NO_TCMC.U_FDR (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.238ns (Levels of Logic = 0)
  Clock Path Skew:      0.007ns (0.115 - 0.108)
  Source Clock:         clock rising at 0.000ns
  Destination Clock:    clock rising at 0.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: chipscope_ila_1/U0/I_YES_D.U_ILA/U_RST/G_RST[5].U_RST to chipscope_ila_1/U0/I_YES_D.U_ILA/U_TRIG/F_NO_TCMC.U_FDR
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X30Y37.BQ      Tcko                  0.234   chipscope_ila_1/U0/I_YES_D.U_ILA/iRESET<7>
                                                       chipscope_ila_1/U0/I_YES_D.U_ILA/U_RST/G_RST[5].U_RST
    SLICE_X33Y37.SR      net (fanout=2)        0.135   chipscope_ila_1/U0/I_YES_D.U_ILA/iRESET<5>
    SLICE_X33Y37.CLK     Tcksr       (-Th)     0.131   chipscope_ila_1/U0/I_YES_D.U_ILA/iTRIGGER
                                                       chipscope_ila_1/U0/I_YES_D.U_ILA/U_TRIG/F_NO_TCMC.U_FDR
    -------------------------------------------------  ---------------------------
    Total                                      0.238ns (0.103ns logic, 0.135ns route)
                                                       (43.3% logic, 56.7% route)

--------------------------------------------------------------------------------

Paths for end point chipscope_ila_1/U0/I_YES_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/I_MC_NO.U_NO_MC_REG (SLICE_X31Y42.SR), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.357ns (requirement - (clock path skew + uncertainty - data path))
  Source:               chipscope_ila_1/U0/I_YES_D.U_ILA/U_RST/G_RST[2].U_RST (FF)
  Destination:          chipscope_ila_1/U0/I_YES_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/I_MC_NO.U_NO_MC_REG (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.362ns (Levels of Logic = 0)
  Clock Path Skew:      0.005ns (0.036 - 0.031)
  Source Clock:         clock rising at 0.000ns
  Destination Clock:    clock rising at 0.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: chipscope_ila_1/U0/I_YES_D.U_ILA/U_RST/G_RST[2].U_RST to chipscope_ila_1/U0/I_YES_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/I_MC_NO.U_NO_MC_REG
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X31Y41.CQ      Tcko                  0.198   chipscope_ila_1/U0/I_YES_D.U_ILA/iRESET<3>
                                                       chipscope_ila_1/U0/I_YES_D.U_ILA/U_RST/G_RST[2].U_RST
    SLICE_X31Y42.SR      net (fanout=2)        0.125   chipscope_ila_1/U0/I_YES_D.U_ILA/iRESET<2>
    SLICE_X31Y42.CLK     Tcksr       (-Th)    -0.039   chipscope_ila_1/U0/I_YES_D.U_ILA/U_TRIG/trigCondIn
                                                       chipscope_ila_1/U0/I_YES_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/I_MC_NO.U_NO_MC_REG
    -------------------------------------------------  ---------------------------
    Total                                      0.362ns (0.237ns logic, 0.125ns route)
                                                       (65.5% logic, 34.5% route)

--------------------------------------------------------------------------------

Paths for end point chipscope_ila_1/U0/I_YES_D.U_ILA/U_TRIG/U_TC/I_STORAGE_QUAL.U_STORAGE_QUAL/I_SRLT_NE_1.I_NMU_1_TO_4.U_TCL/I_OUTREG.U_DOUT (SLICE_X31Y39.SR), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.400ns (requirement - (clock path skew + uncertainty - data path))
  Source:               chipscope_ila_1/U0/I_YES_D.U_ILA/U_RST/G_RST[3].U_RST (FF)
  Destination:          chipscope_ila_1/U0/I_YES_D.U_ILA/U_TRIG/U_TC/I_STORAGE_QUAL.U_STORAGE_QUAL/I_SRLT_NE_1.I_NMU_1_TO_4.U_TCL/I_OUTREG.U_DOUT (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.402ns (Levels of Logic = 0)
  Clock Path Skew:      0.002ns (0.107 - 0.105)
  Source Clock:         clock rising at 0.000ns
  Destination Clock:    clock rising at 0.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: chipscope_ila_1/U0/I_YES_D.U_ILA/U_RST/G_RST[3].U_RST to chipscope_ila_1/U0/I_YES_D.U_ILA/U_TRIG/U_TC/I_STORAGE_QUAL.U_STORAGE_QUAL/I_SRLT_NE_1.I_NMU_1_TO_4.U_TCL/I_OUTREG.U_DOUT
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X31Y41.DQ      Tcko                  0.198   chipscope_ila_1/U0/I_YES_D.U_ILA/iRESET<3>
                                                       chipscope_ila_1/U0/I_YES_D.U_ILA/U_RST/G_RST[3].U_RST
    SLICE_X31Y39.SR      net (fanout=4)        0.335   chipscope_ila_1/U0/I_YES_D.U_ILA/iRESET<3>
    SLICE_X31Y39.CLK     Tcksr       (-Th)     0.131   chipscope_ila_1/U0/I_YES_D.U_ILA/U_TRIG/U_TC/I_STORAGE_QUAL.U_STORAGE_QUAL/iTRIGGER
                                                       chipscope_ila_1/U0/I_YES_D.U_ILA/U_TRIG/U_TC/I_STORAGE_QUAL.U_STORAGE_QUAL/I_SRLT_NE_1.I_NMU_1_TO_4.U_TCL/I_OUTREG.U_DOUT
    -------------------------------------------------  ---------------------------
    Total                                      0.402ns (0.067ns logic, 0.335ns route)
                                                       (16.7% logic, 83.3% route)

--------------------------------------------------------------------------------

Component Switching Limit Checks: TS_clk_wiz_v3_3_1_clkfx = PERIOD TIMEGRP "clk_wiz_v3_3_1_clkfx" TS_sys_clk_p_i
        * 0.75 HIGH 50% INPUT_JITTER 0.05 ns;
--------------------------------------------------------------------------------
Slack: 3.096ns (period - min period limit)
  Period: 6.666ns
  Min period limit: 3.570ns (280.112MHz) (Trper_CLKB(Fmax))
  Physical resource: chipscope_ila_1/U0/I_YES_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_S6.U_CS_BRAM_CASCADE_S6/I_DEPTH_LTEQ_16K.U_SBRAM_0/I_B18KGT0.G_RAMB18[2].u_ramb18/U_RAMB18/CLKB
  Logical resource: chipscope_ila_1/U0/I_YES_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_S6.U_CS_BRAM_CASCADE_S6/I_DEPTH_LTEQ_16K.U_SBRAM_0/I_B18KGT0.G_RAMB18[2].u_ramb18/U_RAMB18/CLKB
  Location pin: RAMB16_X1Y24.CLKB
  Clock network: clock
--------------------------------------------------------------------------------
Slack: 3.096ns (period - min period limit)
  Period: 6.666ns
  Min period limit: 3.570ns (280.112MHz) (Trper_CLKB(Fmax))
  Physical resource: chipscope_ila_1/U0/I_YES_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_S6.U_CS_BRAM_CASCADE_S6/I_DEPTH_LTEQ_16K.U_SBRAM_0/I_B18KGT0.G_RAMB18[0].u_ramb18/U_RAMB18/CLKB
  Logical resource: chipscope_ila_1/U0/I_YES_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_S6.U_CS_BRAM_CASCADE_S6/I_DEPTH_LTEQ_16K.U_SBRAM_0/I_B18KGT0.G_RAMB18[0].u_ramb18/U_RAMB18/CLKB
  Location pin: RAMB16_X1Y6.CLKB
  Clock network: clock
--------------------------------------------------------------------------------
Slack: 3.096ns (period - min period limit)
  Period: 6.666ns
  Min period limit: 3.570ns (280.112MHz) (Trper_CLKB(Fmax))
  Physical resource: chipscope_ila_1/U0/I_YES_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_S6.U_CS_BRAM_CASCADE_S6/I_DEPTH_LTEQ_16K.U_SBRAM_0/I_B18KGT0.G_RAMB18[3].u_ramb18/U_RAMB18/CLKB
  Logical resource: chipscope_ila_1/U0/I_YES_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_S6.U_CS_BRAM_CASCADE_S6/I_DEPTH_LTEQ_16K.U_SBRAM_0/I_B18KGT0.G_RAMB18[3].u_ramb18/U_RAMB18/CLKB
  Location pin: RAMB16_X1Y12.CLKB
  Clock network: clock
--------------------------------------------------------------------------------


Derived Constraint Report
Derived Constraints for TS_sys_clk_p_i
+-------------------------------+-------------+-------------+-------------+-------------+-------------+-------------+-------------+
|                               |   Period    |       Actual Period       |      Timing Errors        |      Paths Analyzed       |
|           Constraint          | Requirement |-------------+-------------|-------------+-------------|-------------+-------------|
|                               |             |   Direct    | Derivative  |   Direct    | Derivative  |   Direct    | Derivative  |
+-------------------------------+-------------+-------------+-------------+-------------+-------------+-------------+-------------+
|TS_sys_clk_p_i                 |      5.000ns|      3.200ns|      3.353ns|            0|            0|            0|         1814|
| TS_clk_wiz_v3_3_1_clkfx       |      6.667ns|      4.471ns|          N/A|            0|            0|         1814|            0|
+-------------------------------+-------------+-------------+-------------+-------------+-------------+-------------+-------------+

All constraints were met.


Data Sheet report:
-----------------
All values displayed in nanoseconds (ns)

Clock to Setup on destination clock sys_clk_n_i
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
sys_clk_n_i    |    4.471|         |         |         |
sys_clk_p_i    |    4.471|         |         |         |
---------------+---------+---------+---------+---------+

Clock to Setup on destination clock sys_clk_p_i
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
sys_clk_n_i    |    4.471|         |         |         |
sys_clk_p_i    |    4.471|         |         |         |
---------------+---------+---------+---------+---------+


Timing summary:
---------------

Timing errors: 0  Score: 0  (Setup/Max: 0, Hold: 0)

Constraints cover 4508 paths, 0 nets, and 1633 connections

Design statistics:
   Minimum period:   9.918ns{1}   (Maximum frequency: 100.827MHz)
   Maximum path delay from/to any node:   3.216ns


------------------------------------Footnotes-----------------------------------
1)  The minimum period statistic assumes all single cycle delays.

Analysis completed Thu Oct 30 18:23:45 2014 
--------------------------------------------------------------------------------

Trace Settings:
-------------------------
Trace Settings 

Peak Memory Usage: 411 MB



