xpm_memory.sv,systemverilog,xpm,../../../../../Xilinx/Vivado/2023.1/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv,
xpm_VCOMP.vhd,vhdl,xpm,../../../../../Xilinx/Vivado/2023.1/data/ip/xpm/xpm_VCOMP.vhd,
compare_0_sim_netlist.vhdl,vhdl,xil_defaultlib,../../../../neural_network.gen/sources_1/ip/compare_0/compare_0_sim_netlist.vhdl,
glbl.v,Verilog,xil_defaultlib,glbl.v
