<!DOCTYPE html>
<html lang="en">
<head>
<meta http-equiv="X-UA-Compatible" content="IE=Edge" />
<meta charset="utf-8" />
</head>

<body style="margin: 0;">

<div id="p156" style="overflow: hidden; position: relative; background-color: white; width: 935px; height: 1210px;">

<!-- Begin shared CSS values -->
<style class="shared-css" type="text/css" >
.t {
	transform-origin: bottom left;
	z-index: 2;
	position: absolute;
	white-space: pre;
	overflow: visible;
	line-height: 1.5;
}
.text-container {
	white-space: pre;
}
@supports (-webkit-touch-callout: none) {
	.text-container {
		white-space: normal;
	}
}
</style>
<!-- End shared CSS values -->


<!-- Begin inline CSS -->
<style type="text/css" >

#t1_156{left:69px;bottom:68px;letter-spacing:0.12px;}
#t2_156{left:107px;bottom:68px;letter-spacing:0.09px;}
#t3_156{left:69px;bottom:1141px;letter-spacing:-0.13px;word-spacing:0.01px;}
#t4_156{left:179px;bottom:1068px;letter-spacing:0.11px;word-spacing:0.03px;}
#t5_156{left:269px;bottom:1068px;letter-spacing:0.13px;word-spacing:-0.03px;}
#t6_156{left:100px;bottom:1045px;letter-spacing:-0.12px;}
#t7_156{left:101px;bottom:1028px;letter-spacing:-0.14px;}
#t8_156{left:226px;bottom:1028px;letter-spacing:-0.12px;word-spacing:0.03px;}
#t9_156{left:459px;bottom:1028px;letter-spacing:-0.14px;}
#ta_156{left:642px;bottom:1028px;letter-spacing:-0.12px;word-spacing:0.05px;}
#tb_156{left:87px;bottom:1004px;letter-spacing:-0.18px;}
#tc_156{left:143px;bottom:1004px;letter-spacing:-0.14px;}
#td_156{left:85px;bottom:979px;letter-spacing:-0.17px;}
#te_156{left:146px;bottom:979px;letter-spacing:-0.12px;}
#tf_156{left:189px;bottom:979px;letter-spacing:-0.16px;}
#tg_156{left:437px;bottom:979px;letter-spacing:-0.15px;}
#th_156{left:530px;bottom:979px;letter-spacing:-0.12px;}
#ti_156{left:189px;bottom:955px;letter-spacing:-0.14px;}
#tj_156{left:530px;bottom:955px;letter-spacing:-0.12px;}
#tk_156{left:189px;bottom:930px;letter-spacing:-0.17px;}
#tl_156{left:530px;bottom:930px;letter-spacing:-0.14px;}
#tm_156{left:530px;bottom:909px;letter-spacing:-0.1px;}
#tn_156{left:530px;bottom:888px;letter-spacing:-0.11px;}
#to_156{left:189px;bottom:863px;letter-spacing:-0.14px;}
#tp_156{left:530px;bottom:863px;letter-spacing:-0.12px;}
#tq_156{left:189px;bottom:839px;letter-spacing:-0.14px;}
#tr_156{left:530px;bottom:839px;letter-spacing:-0.12px;}
#ts_156{left:75px;bottom:814px;letter-spacing:-0.15px;}
#tt_156{left:132px;bottom:814px;letter-spacing:-0.17px;}
#tu_156{left:189px;bottom:814px;letter-spacing:-0.14px;}
#tv_156{left:437px;bottom:814px;letter-spacing:-0.15px;}
#tw_156{left:530px;bottom:814px;letter-spacing:-0.11px;}
#tx_156{left:530px;bottom:793px;letter-spacing:-0.12px;}
#ty_156{left:189px;bottom:768px;letter-spacing:-0.09px;}
#tz_156{left:530px;bottom:768px;letter-spacing:-0.13px;}
#t10_156{left:189px;bottom:744px;}
#t11_156{left:530px;bottom:744px;letter-spacing:-0.14px;}
#t12_156{left:530px;bottom:723px;letter-spacing:-0.11px;}
#t13_156{left:530px;bottom:706px;letter-spacing:-0.14px;}
#t14_156{left:189px;bottom:681px;letter-spacing:-0.14px;}
#t15_156{left:530px;bottom:681px;letter-spacing:-0.12px;}
#t16_156{left:81px;bottom:657px;letter-spacing:-0.14px;}
#t17_156{left:142px;bottom:657px;letter-spacing:-0.17px;}
#t18_156{left:189px;bottom:657px;letter-spacing:-0.15px;}
#t19_156{left:437px;bottom:657px;letter-spacing:-0.14px;}
#t1a_156{left:530px;bottom:657px;letter-spacing:-0.12px;word-spacing:-0.74px;}
#t1b_156{left:530px;bottom:640px;letter-spacing:-0.12px;}
#t1c_156{left:189px;bottom:616px;letter-spacing:-0.11px;}
#t1d_156{left:530px;bottom:616px;letter-spacing:-0.14px;word-spacing:0.01px;}
#t1e_156{left:189px;bottom:591px;}
#t1f_156{left:530px;bottom:591px;letter-spacing:-0.13px;}
#t1g_156{left:189px;bottom:567px;letter-spacing:-0.14px;}
#t1h_156{left:530px;bottom:567px;letter-spacing:-0.12px;}
#t1i_156{left:189px;bottom:542px;letter-spacing:-0.15px;}
#t1j_156{left:530px;bottom:542px;letter-spacing:-0.13px;}
#t1k_156{left:189px;bottom:518px;letter-spacing:-0.12px;}
#t1l_156{left:530px;bottom:518px;letter-spacing:-0.13px;}
#t1m_156{left:81px;bottom:493px;letter-spacing:-0.16px;}
#t1n_156{left:138px;bottom:493px;letter-spacing:-0.16px;}
#t1o_156{left:189px;bottom:493px;letter-spacing:-0.14px;}
#t1p_156{left:189px;bottom:472px;letter-spacing:-0.14px;}
#t1q_156{left:437px;bottom:493px;letter-spacing:-0.14px;}
#t1r_156{left:530px;bottom:493px;letter-spacing:-0.11px;}
#t1s_156{left:530px;bottom:477px;letter-spacing:-0.12px;}
#t1t_156{left:189px;bottom:448px;}
#t1u_156{left:196px;bottom:448px;letter-spacing:-0.13px;}
#t1v_156{left:530px;bottom:448px;letter-spacing:-0.12px;word-spacing:-0.85px;}
#t1w_156{left:530px;bottom:431px;letter-spacing:-0.12px;}
#t1x_156{left:530px;bottom:414px;letter-spacing:-0.12px;}
#t1y_156{left:530px;bottom:397px;letter-spacing:-0.12px;}
#t1z_156{left:189px;bottom:373px;letter-spacing:-0.14px;}
#t20_156{left:207px;bottom:373px;}
#t21_156{left:215px;bottom:373px;letter-spacing:-0.11px;}
#t22_156{left:530px;bottom:373px;letter-spacing:-0.12px;}
#t23_156{left:189px;bottom:348px;letter-spacing:-0.17px;}
#t24_156{left:212px;bottom:348px;}
#t25_156{left:223px;bottom:348px;letter-spacing:-0.12px;}
#t26_156{left:530px;bottom:348px;letter-spacing:-0.11px;}
#t27_156{left:530px;bottom:331px;letter-spacing:-0.13px;}
#t28_156{left:530px;bottom:315px;letter-spacing:-0.12px;}
#t29_156{left:189px;bottom:290px;letter-spacing:-0.13px;}
#t2a_156{left:231px;bottom:290px;}
#t2b_156{left:530px;bottom:290px;letter-spacing:-0.13px;}
#t2c_156{left:189px;bottom:266px;letter-spacing:-0.17px;}
#t2d_156{left:530px;bottom:266px;letter-spacing:-0.11px;word-spacing:-0.29px;}
#t2e_156{left:189px;bottom:241px;letter-spacing:-0.13px;}
#t2f_156{left:530px;bottom:241px;letter-spacing:-0.11px;}
#t2g_156{left:530px;bottom:220px;letter-spacing:-0.12px;}
#t2h_156{left:530px;bottom:199px;letter-spacing:-0.11px;}
#t2i_156{left:530px;bottom:182px;letter-spacing:-0.14px;}
#t2j_156{left:530px;bottom:165px;letter-spacing:-0.12px;}
#t2k_156{left:530px;bottom:144px;letter-spacing:-0.13px;}
#t2l_156{left:530px;bottom:122px;letter-spacing:-0.13px;}

.s1_156{font-size:12px;font-family:NeoSansIntel_1aa2;color:#000;}
.s2_156{font-size:14px;font-family:NeoSansIntel_1aa2;color:#0860A8;}
.s3_156{font-size:15px;font-family:NeoSansIntelMedium_1aa1;color:#0860A8;}
.s4_156{font-size:14px;font-family:NeoSansIntelMedium_1aa1;color:#000;}
.s5_156{font-size:14px;font-family:NeoSansIntel_1aa2;color:#000;}
.s6_156{font-size:14px;font-family:NeoSansIntel-Italic_1aa4;color:#000;}
</style>
<!-- End inline CSS -->

<!-- Begin embedded font definitions -->
<style id="fonts156" type="text/css" >

@font-face {
	font-family: NeoSansIntel-Italic_1aa4;
	src: url("fonts/NeoSansIntel-Italic_1aa4.woff") format("woff");
}

@font-face {
	font-family: NeoSansIntelMedium_1aa1;
	src: url("fonts/NeoSansIntelMedium_1aa1.woff") format("woff");
}

@font-face {
	font-family: NeoSansIntel_1aa2;
	src: url("fonts/NeoSansIntel_1aa2.woff") format("woff");
}

</style>
<!-- End embedded font definitions -->

<!-- Begin page background -->
<div id="pg156Overlay" style="width:100%; height:100%; position:absolute; z-index:1; background-color:rgba(0,0,0,0); -webkit-user-select: none;"></div>
<div id="pg156" style="-webkit-user-select: none;"><object width="935" height="1210" data="156/156.svg" type="image/svg+xml" id="pdf156" style="width:935px; height:1210px; -moz-transform:scale(1); z-index: 0;"></object></div>
<!-- End page background -->


<!-- Begin text definitions (Positioned/styled in CSS) -->
<div class="text-container"><span id="t1_156" class="t s1_156">2-140 </span><span id="t2_156" class="t s1_156">Vol. 4 </span>
<span id="t3_156" class="t s2_156">MODEL-SPECIFIC REGISTERS (MSRS) </span>
<span id="t4_156" class="t s3_156">Table 2-14. </span><span id="t5_156" class="t s3_156">MSRs in Intel Atom® Processors Based on Tremont Microarchitecture </span>
<span id="t6_156" class="t s4_156">Register </span>
<span id="t7_156" class="t s4_156">Address </span><span id="t8_156" class="t s4_156">Register Name / Bit Fields </span><span id="t9_156" class="t s4_156">Scope </span><span id="ta_156" class="t s4_156">Bit Description </span>
<span id="tb_156" class="t s4_156">Hex </span><span id="tc_156" class="t s4_156">Dec </span>
<span id="td_156" class="t s5_156">33H </span><span id="te_156" class="t s5_156">51 </span><span id="tf_156" class="t s5_156">MSR_MEMORY_CTRL </span><span id="tg_156" class="t s5_156">Core </span><span id="th_156" class="t s5_156">Memory Control Register </span>
<span id="ti_156" class="t s5_156">28:0 </span><span id="tj_156" class="t s5_156">Reserved. </span>
<span id="tk_156" class="t s5_156">29 </span><span id="tl_156" class="t s5_156">SPLIT_LOCK_DISABLE </span>
<span id="tm_156" class="t s5_156">If set to 1, a split lock will cause an #AC(0) exception. </span>
<span id="tn_156" class="t s5_156">See Section 9.1.2.3, “Features to Disable Bus Locks.” </span>
<span id="to_156" class="t s5_156">30 </span><span id="tp_156" class="t s5_156">Reserved. </span>
<span id="tq_156" class="t s5_156">31 </span><span id="tr_156" class="t s5_156">Reserved. </span>
<span id="ts_156" class="t s5_156">CFH </span><span id="tt_156" class="t s5_156">207 </span><span id="tu_156" class="t s5_156">IA32_CORE_CAPABILITIES </span><span id="tv_156" class="t s5_156">Core </span><span id="tw_156" class="t s5_156">IA32 Core Capabilities Register </span>
<span id="tx_156" class="t s5_156">If CPUID.(EAX=07H, ECX=0):EDX[30] = 1. </span>
<span id="ty_156" class="t s5_156">4:0 </span><span id="tz_156" class="t s5_156">Reserved. </span>
<span id="t10_156" class="t s5_156">5 </span><span id="t11_156" class="t s5_156">SPLIT_LOCK_DISABLE_SUPPORTED </span>
<span id="t12_156" class="t s5_156">When read as 1, software can set bit 29 of </span>
<span id="t13_156" class="t s5_156">MSR_MEMORY_CTRL (MSR address 33H). </span>
<span id="t14_156" class="t s5_156">63:6 </span><span id="t15_156" class="t s5_156">Reserved. </span>
<span id="t16_156" class="t s5_156">2A0H </span><span id="t17_156" class="t s5_156">672 </span><span id="t18_156" class="t s5_156">MSR_PRMRR_BASE_0 </span><span id="t19_156" class="t s5_156">Core </span><span id="t1a_156" class="t s5_156">Processor Reserved Memory Range Register - Physical </span>
<span id="t1b_156" class="t s5_156">Base Control Register (R/W) </span>
<span id="t1c_156" class="t s5_156">2:0 </span><span id="t1d_156" class="t s5_156">MEMTYPE: PRMRR BASE Memory Type. </span>
<span id="t1e_156" class="t s5_156">3 </span><span id="t1f_156" class="t s5_156">CONFIGURED: PRMRR BASE Configured. </span>
<span id="t1g_156" class="t s5_156">11:4 </span><span id="t1h_156" class="t s5_156">Reserved. </span>
<span id="t1i_156" class="t s5_156">51:12 </span><span id="t1j_156" class="t s5_156">BASE: PRMRR Base Address. </span>
<span id="t1k_156" class="t s5_156">63:52 </span><span id="t1l_156" class="t s5_156">Reserved. </span>
<span id="t1m_156" class="t s5_156">3F1H </span><span id="t1n_156" class="t s5_156">1009 </span><span id="t1o_156" class="t s5_156">IA32_PEBS_ENABLE </span>
<span id="t1p_156" class="t s5_156">(MSR_PEBS_ENABLE) </span>
<span id="t1q_156" class="t s5_156">Core </span><span id="t1r_156" class="t s5_156">(R/W) See Table 2-2. See Section 20.6.2.4, “Processor </span>
<span id="t1s_156" class="t s5_156">Event Based Sampling (PEBS).” </span>
<span id="t1t_156" class="t s6_156">n</span><span id="t1u_156" class="t s5_156">:0 </span><span id="t1v_156" class="t s5_156">Enable PEBS trigger and recording for the programmed </span>
<span id="t1w_156" class="t s5_156">event (precise or otherwise) on IA32_PMCx. The </span>
<span id="t1x_156" class="t s5_156">maximum value n can be determined from </span>
<span id="t1y_156" class="t s5_156">CPUID.0AH:EAX[15:8]. </span>
<span id="t1z_156" class="t s5_156">31:</span><span id="t20_156" class="t s6_156">n</span><span id="t21_156" class="t s5_156">+1 </span><span id="t22_156" class="t s5_156">Reserved. </span>
<span id="t23_156" class="t s5_156">32+</span><span id="t24_156" class="t s6_156">m</span><span id="t25_156" class="t s5_156">:32 </span><span id="t26_156" class="t s5_156">Enable PEBS trigger and recording for </span>
<span id="t27_156" class="t s5_156">IA32_FIXED_CTRx. The maximum value m can be </span>
<span id="t28_156" class="t s5_156">determined from CPUID.0AH:EDX[4:0]. </span>
<span id="t29_156" class="t s5_156">59:33+</span><span id="t2a_156" class="t s6_156">m </span><span id="t2b_156" class="t s5_156">Reserved. </span>
<span id="t2c_156" class="t s5_156">60 </span><span id="t2d_156" class="t s5_156">Pend a PerfMon Interrupt (PMI) after each PEBS event. </span>
<span id="t2e_156" class="t s5_156">62:61 </span><span id="t2f_156" class="t s5_156">Specifies PEBS output destination. Encodings: </span>
<span id="t2g_156" class="t s5_156">00B: DS Save Area </span>
<span id="t2h_156" class="t s5_156">01B: Intel PT trace output. Supported if </span>
<span id="t2i_156" class="t s5_156">IA32_PERF_CAPABILITIES.PEBS_OUTPUT_PT_AVAIL[ </span>
<span id="t2j_156" class="t s5_156">16] and CPUID.07H.0.EBX[25] are set. </span>
<span id="t2k_156" class="t s5_156">10B: Reserved </span>
<span id="t2l_156" class="t s5_156">11B: Reserved </span></div>
<!-- End text definitions -->


</div>
</body>
</html>
