
project_WB55.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   0000013c  08000000  08000000  00001000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         00005884  0800013c  0800013c  0000113c  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       00000108  080059c0  080059c0  000069c0  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM          00000008  08005ac8  08005ac8  00006ac8  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  4 .init_array   00000004  08005ad0  08005ad0  00006ad0  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  5 .fini_array   00000004  08005ad4  08005ad4  00006ad4  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  6 .data         00000028  20000008  08005ad8  00007008  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  7 .bss          000004a0  20000030  08005b00  00007030  2**3
                  ALLOC
  8 ._user_heap_stack 00000600  200004d0  08005b00  000074d0  2**0
                  ALLOC
  9 .ARM.attributes 00000030  00000000  00000000  00007030  2**0
                  CONTENTS, READONLY
 10 .debug_info   00012d5b  00000000  00000000  00007060  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 11 .debug_abbrev 00002a54  00000000  00000000  00019dbb  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 12 .debug_aranges 00001398  00000000  00000000  0001c810  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 13 .debug_rnglists 00000ede  00000000  00000000  0001dba8  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_macro  00021d88  00000000  00000000  0001ea86  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_line   00011b27  00000000  00000000  0004080e  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_str    000d70a9  00000000  00000000  00052335  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .comment      00000043  00000000  00000000  001293de  2**0
                  CONTENTS, READONLY
 18 .debug_frame  000050ec  00000000  00000000  00129424  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .debug_line_str 00000068  00000000  00000000  0012e510  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

0800013c <__do_global_dtors_aux>:
 800013c:	b510      	push	{r4, lr}
 800013e:	4c05      	ldr	r4, [pc, #20]	@ (8000154 <__do_global_dtors_aux+0x18>)
 8000140:	7823      	ldrb	r3, [r4, #0]
 8000142:	b933      	cbnz	r3, 8000152 <__do_global_dtors_aux+0x16>
 8000144:	4b04      	ldr	r3, [pc, #16]	@ (8000158 <__do_global_dtors_aux+0x1c>)
 8000146:	b113      	cbz	r3, 800014e <__do_global_dtors_aux+0x12>
 8000148:	4804      	ldr	r0, [pc, #16]	@ (800015c <__do_global_dtors_aux+0x20>)
 800014a:	f3af 8000 	nop.w
 800014e:	2301      	movs	r3, #1
 8000150:	7023      	strb	r3, [r4, #0]
 8000152:	bd10      	pop	{r4, pc}
 8000154:	20000030 	.word	0x20000030
 8000158:	00000000 	.word	0x00000000
 800015c:	080059a8 	.word	0x080059a8

08000160 <frame_dummy>:
 8000160:	b508      	push	{r3, lr}
 8000162:	4b03      	ldr	r3, [pc, #12]	@ (8000170 <frame_dummy+0x10>)
 8000164:	b11b      	cbz	r3, 800016e <frame_dummy+0xe>
 8000166:	4903      	ldr	r1, [pc, #12]	@ (8000174 <frame_dummy+0x14>)
 8000168:	4803      	ldr	r0, [pc, #12]	@ (8000178 <frame_dummy+0x18>)
 800016a:	f3af 8000 	nop.w
 800016e:	bd08      	pop	{r3, pc}
 8000170:	00000000 	.word	0x00000000
 8000174:	20000034 	.word	0x20000034
 8000178:	080059a8 	.word	0x080059a8

0800017c <__aeabi_uldivmod>:
 800017c:	b953      	cbnz	r3, 8000194 <__aeabi_uldivmod+0x18>
 800017e:	b94a      	cbnz	r2, 8000194 <__aeabi_uldivmod+0x18>
 8000180:	2900      	cmp	r1, #0
 8000182:	bf08      	it	eq
 8000184:	2800      	cmpeq	r0, #0
 8000186:	bf1c      	itt	ne
 8000188:	f04f 31ff 	movne.w	r1, #4294967295
 800018c:	f04f 30ff 	movne.w	r0, #4294967295
 8000190:	f000 b96a 	b.w	8000468 <__aeabi_idiv0>
 8000194:	f1ad 0c08 	sub.w	ip, sp, #8
 8000198:	e96d ce04 	strd	ip, lr, [sp, #-16]!
 800019c:	f000 f806 	bl	80001ac <__udivmoddi4>
 80001a0:	f8dd e004 	ldr.w	lr, [sp, #4]
 80001a4:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 80001a8:	b004      	add	sp, #16
 80001aa:	4770      	bx	lr

080001ac <__udivmoddi4>:
 80001ac:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 80001b0:	9d08      	ldr	r5, [sp, #32]
 80001b2:	460c      	mov	r4, r1
 80001b4:	2b00      	cmp	r3, #0
 80001b6:	d14e      	bne.n	8000256 <__udivmoddi4+0xaa>
 80001b8:	4694      	mov	ip, r2
 80001ba:	458c      	cmp	ip, r1
 80001bc:	4686      	mov	lr, r0
 80001be:	fab2 f282 	clz	r2, r2
 80001c2:	d962      	bls.n	800028a <__udivmoddi4+0xde>
 80001c4:	b14a      	cbz	r2, 80001da <__udivmoddi4+0x2e>
 80001c6:	f1c2 0320 	rsb	r3, r2, #32
 80001ca:	4091      	lsls	r1, r2
 80001cc:	fa20 f303 	lsr.w	r3, r0, r3
 80001d0:	fa0c fc02 	lsl.w	ip, ip, r2
 80001d4:	4319      	orrs	r1, r3
 80001d6:	fa00 fe02 	lsl.w	lr, r0, r2
 80001da:	ea4f 471c 	mov.w	r7, ip, lsr #16
 80001de:	fa1f f68c 	uxth.w	r6, ip
 80001e2:	fbb1 f4f7 	udiv	r4, r1, r7
 80001e6:	ea4f 431e 	mov.w	r3, lr, lsr #16
 80001ea:	fb07 1114 	mls	r1, r7, r4, r1
 80001ee:	ea43 4301 	orr.w	r3, r3, r1, lsl #16
 80001f2:	fb04 f106 	mul.w	r1, r4, r6
 80001f6:	4299      	cmp	r1, r3
 80001f8:	d90a      	bls.n	8000210 <__udivmoddi4+0x64>
 80001fa:	eb1c 0303 	adds.w	r3, ip, r3
 80001fe:	f104 30ff 	add.w	r0, r4, #4294967295
 8000202:	f080 8112 	bcs.w	800042a <__udivmoddi4+0x27e>
 8000206:	4299      	cmp	r1, r3
 8000208:	f240 810f 	bls.w	800042a <__udivmoddi4+0x27e>
 800020c:	3c02      	subs	r4, #2
 800020e:	4463      	add	r3, ip
 8000210:	1a59      	subs	r1, r3, r1
 8000212:	fa1f f38e 	uxth.w	r3, lr
 8000216:	fbb1 f0f7 	udiv	r0, r1, r7
 800021a:	fb07 1110 	mls	r1, r7, r0, r1
 800021e:	ea43 4301 	orr.w	r3, r3, r1, lsl #16
 8000222:	fb00 f606 	mul.w	r6, r0, r6
 8000226:	429e      	cmp	r6, r3
 8000228:	d90a      	bls.n	8000240 <__udivmoddi4+0x94>
 800022a:	eb1c 0303 	adds.w	r3, ip, r3
 800022e:	f100 31ff 	add.w	r1, r0, #4294967295
 8000232:	f080 80fc 	bcs.w	800042e <__udivmoddi4+0x282>
 8000236:	429e      	cmp	r6, r3
 8000238:	f240 80f9 	bls.w	800042e <__udivmoddi4+0x282>
 800023c:	4463      	add	r3, ip
 800023e:	3802      	subs	r0, #2
 8000240:	1b9b      	subs	r3, r3, r6
 8000242:	ea40 4004 	orr.w	r0, r0, r4, lsl #16
 8000246:	2100      	movs	r1, #0
 8000248:	b11d      	cbz	r5, 8000252 <__udivmoddi4+0xa6>
 800024a:	40d3      	lsrs	r3, r2
 800024c:	2200      	movs	r2, #0
 800024e:	e9c5 3200 	strd	r3, r2, [r5]
 8000252:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8000256:	428b      	cmp	r3, r1
 8000258:	d905      	bls.n	8000266 <__udivmoddi4+0xba>
 800025a:	b10d      	cbz	r5, 8000260 <__udivmoddi4+0xb4>
 800025c:	e9c5 0100 	strd	r0, r1, [r5]
 8000260:	2100      	movs	r1, #0
 8000262:	4608      	mov	r0, r1
 8000264:	e7f5      	b.n	8000252 <__udivmoddi4+0xa6>
 8000266:	fab3 f183 	clz	r1, r3
 800026a:	2900      	cmp	r1, #0
 800026c:	d146      	bne.n	80002fc <__udivmoddi4+0x150>
 800026e:	42a3      	cmp	r3, r4
 8000270:	d302      	bcc.n	8000278 <__udivmoddi4+0xcc>
 8000272:	4290      	cmp	r0, r2
 8000274:	f0c0 80f0 	bcc.w	8000458 <__udivmoddi4+0x2ac>
 8000278:	1a86      	subs	r6, r0, r2
 800027a:	eb64 0303 	sbc.w	r3, r4, r3
 800027e:	2001      	movs	r0, #1
 8000280:	2d00      	cmp	r5, #0
 8000282:	d0e6      	beq.n	8000252 <__udivmoddi4+0xa6>
 8000284:	e9c5 6300 	strd	r6, r3, [r5]
 8000288:	e7e3      	b.n	8000252 <__udivmoddi4+0xa6>
 800028a:	2a00      	cmp	r2, #0
 800028c:	f040 8090 	bne.w	80003b0 <__udivmoddi4+0x204>
 8000290:	eba1 040c 	sub.w	r4, r1, ip
 8000294:	ea4f 481c 	mov.w	r8, ip, lsr #16
 8000298:	fa1f f78c 	uxth.w	r7, ip
 800029c:	2101      	movs	r1, #1
 800029e:	fbb4 f6f8 	udiv	r6, r4, r8
 80002a2:	ea4f 431e 	mov.w	r3, lr, lsr #16
 80002a6:	fb08 4416 	mls	r4, r8, r6, r4
 80002aa:	ea43 4304 	orr.w	r3, r3, r4, lsl #16
 80002ae:	fb07 f006 	mul.w	r0, r7, r6
 80002b2:	4298      	cmp	r0, r3
 80002b4:	d908      	bls.n	80002c8 <__udivmoddi4+0x11c>
 80002b6:	eb1c 0303 	adds.w	r3, ip, r3
 80002ba:	f106 34ff 	add.w	r4, r6, #4294967295
 80002be:	d202      	bcs.n	80002c6 <__udivmoddi4+0x11a>
 80002c0:	4298      	cmp	r0, r3
 80002c2:	f200 80cd 	bhi.w	8000460 <__udivmoddi4+0x2b4>
 80002c6:	4626      	mov	r6, r4
 80002c8:	1a1c      	subs	r4, r3, r0
 80002ca:	fa1f f38e 	uxth.w	r3, lr
 80002ce:	fbb4 f0f8 	udiv	r0, r4, r8
 80002d2:	fb08 4410 	mls	r4, r8, r0, r4
 80002d6:	ea43 4304 	orr.w	r3, r3, r4, lsl #16
 80002da:	fb00 f707 	mul.w	r7, r0, r7
 80002de:	429f      	cmp	r7, r3
 80002e0:	d908      	bls.n	80002f4 <__udivmoddi4+0x148>
 80002e2:	eb1c 0303 	adds.w	r3, ip, r3
 80002e6:	f100 34ff 	add.w	r4, r0, #4294967295
 80002ea:	d202      	bcs.n	80002f2 <__udivmoddi4+0x146>
 80002ec:	429f      	cmp	r7, r3
 80002ee:	f200 80b0 	bhi.w	8000452 <__udivmoddi4+0x2a6>
 80002f2:	4620      	mov	r0, r4
 80002f4:	1bdb      	subs	r3, r3, r7
 80002f6:	ea40 4006 	orr.w	r0, r0, r6, lsl #16
 80002fa:	e7a5      	b.n	8000248 <__udivmoddi4+0x9c>
 80002fc:	f1c1 0620 	rsb	r6, r1, #32
 8000300:	408b      	lsls	r3, r1
 8000302:	fa22 f706 	lsr.w	r7, r2, r6
 8000306:	431f      	orrs	r7, r3
 8000308:	fa20 fc06 	lsr.w	ip, r0, r6
 800030c:	fa04 f301 	lsl.w	r3, r4, r1
 8000310:	ea43 030c 	orr.w	r3, r3, ip
 8000314:	40f4      	lsrs	r4, r6
 8000316:	fa00 f801 	lsl.w	r8, r0, r1
 800031a:	0c38      	lsrs	r0, r7, #16
 800031c:	ea4f 4913 	mov.w	r9, r3, lsr #16
 8000320:	fbb4 fef0 	udiv	lr, r4, r0
 8000324:	fa1f fc87 	uxth.w	ip, r7
 8000328:	fb00 441e 	mls	r4, r0, lr, r4
 800032c:	ea49 4404 	orr.w	r4, r9, r4, lsl #16
 8000330:	fb0e f90c 	mul.w	r9, lr, ip
 8000334:	45a1      	cmp	r9, r4
 8000336:	fa02 f201 	lsl.w	r2, r2, r1
 800033a:	d90a      	bls.n	8000352 <__udivmoddi4+0x1a6>
 800033c:	193c      	adds	r4, r7, r4
 800033e:	f10e 3aff 	add.w	sl, lr, #4294967295
 8000342:	f080 8084 	bcs.w	800044e <__udivmoddi4+0x2a2>
 8000346:	45a1      	cmp	r9, r4
 8000348:	f240 8081 	bls.w	800044e <__udivmoddi4+0x2a2>
 800034c:	f1ae 0e02 	sub.w	lr, lr, #2
 8000350:	443c      	add	r4, r7
 8000352:	eba4 0409 	sub.w	r4, r4, r9
 8000356:	fa1f f983 	uxth.w	r9, r3
 800035a:	fbb4 f3f0 	udiv	r3, r4, r0
 800035e:	fb00 4413 	mls	r4, r0, r3, r4
 8000362:	ea49 4404 	orr.w	r4, r9, r4, lsl #16
 8000366:	fb03 fc0c 	mul.w	ip, r3, ip
 800036a:	45a4      	cmp	ip, r4
 800036c:	d907      	bls.n	800037e <__udivmoddi4+0x1d2>
 800036e:	193c      	adds	r4, r7, r4
 8000370:	f103 30ff 	add.w	r0, r3, #4294967295
 8000374:	d267      	bcs.n	8000446 <__udivmoddi4+0x29a>
 8000376:	45a4      	cmp	ip, r4
 8000378:	d965      	bls.n	8000446 <__udivmoddi4+0x29a>
 800037a:	3b02      	subs	r3, #2
 800037c:	443c      	add	r4, r7
 800037e:	ea43 400e 	orr.w	r0, r3, lr, lsl #16
 8000382:	fba0 9302 	umull	r9, r3, r0, r2
 8000386:	eba4 040c 	sub.w	r4, r4, ip
 800038a:	429c      	cmp	r4, r3
 800038c:	46ce      	mov	lr, r9
 800038e:	469c      	mov	ip, r3
 8000390:	d351      	bcc.n	8000436 <__udivmoddi4+0x28a>
 8000392:	d04e      	beq.n	8000432 <__udivmoddi4+0x286>
 8000394:	b155      	cbz	r5, 80003ac <__udivmoddi4+0x200>
 8000396:	ebb8 030e 	subs.w	r3, r8, lr
 800039a:	eb64 040c 	sbc.w	r4, r4, ip
 800039e:	fa04 f606 	lsl.w	r6, r4, r6
 80003a2:	40cb      	lsrs	r3, r1
 80003a4:	431e      	orrs	r6, r3
 80003a6:	40cc      	lsrs	r4, r1
 80003a8:	e9c5 6400 	strd	r6, r4, [r5]
 80003ac:	2100      	movs	r1, #0
 80003ae:	e750      	b.n	8000252 <__udivmoddi4+0xa6>
 80003b0:	f1c2 0320 	rsb	r3, r2, #32
 80003b4:	fa20 f103 	lsr.w	r1, r0, r3
 80003b8:	fa0c fc02 	lsl.w	ip, ip, r2
 80003bc:	fa24 f303 	lsr.w	r3, r4, r3
 80003c0:	4094      	lsls	r4, r2
 80003c2:	430c      	orrs	r4, r1
 80003c4:	ea4f 481c 	mov.w	r8, ip, lsr #16
 80003c8:	fa00 fe02 	lsl.w	lr, r0, r2
 80003cc:	fa1f f78c 	uxth.w	r7, ip
 80003d0:	fbb3 f0f8 	udiv	r0, r3, r8
 80003d4:	fb08 3110 	mls	r1, r8, r0, r3
 80003d8:	0c23      	lsrs	r3, r4, #16
 80003da:	ea43 4301 	orr.w	r3, r3, r1, lsl #16
 80003de:	fb00 f107 	mul.w	r1, r0, r7
 80003e2:	4299      	cmp	r1, r3
 80003e4:	d908      	bls.n	80003f8 <__udivmoddi4+0x24c>
 80003e6:	eb1c 0303 	adds.w	r3, ip, r3
 80003ea:	f100 36ff 	add.w	r6, r0, #4294967295
 80003ee:	d22c      	bcs.n	800044a <__udivmoddi4+0x29e>
 80003f0:	4299      	cmp	r1, r3
 80003f2:	d92a      	bls.n	800044a <__udivmoddi4+0x29e>
 80003f4:	3802      	subs	r0, #2
 80003f6:	4463      	add	r3, ip
 80003f8:	1a5b      	subs	r3, r3, r1
 80003fa:	b2a4      	uxth	r4, r4
 80003fc:	fbb3 f1f8 	udiv	r1, r3, r8
 8000400:	fb08 3311 	mls	r3, r8, r1, r3
 8000404:	ea44 4403 	orr.w	r4, r4, r3, lsl #16
 8000408:	fb01 f307 	mul.w	r3, r1, r7
 800040c:	42a3      	cmp	r3, r4
 800040e:	d908      	bls.n	8000422 <__udivmoddi4+0x276>
 8000410:	eb1c 0404 	adds.w	r4, ip, r4
 8000414:	f101 36ff 	add.w	r6, r1, #4294967295
 8000418:	d213      	bcs.n	8000442 <__udivmoddi4+0x296>
 800041a:	42a3      	cmp	r3, r4
 800041c:	d911      	bls.n	8000442 <__udivmoddi4+0x296>
 800041e:	3902      	subs	r1, #2
 8000420:	4464      	add	r4, ip
 8000422:	1ae4      	subs	r4, r4, r3
 8000424:	ea41 4100 	orr.w	r1, r1, r0, lsl #16
 8000428:	e739      	b.n	800029e <__udivmoddi4+0xf2>
 800042a:	4604      	mov	r4, r0
 800042c:	e6f0      	b.n	8000210 <__udivmoddi4+0x64>
 800042e:	4608      	mov	r0, r1
 8000430:	e706      	b.n	8000240 <__udivmoddi4+0x94>
 8000432:	45c8      	cmp	r8, r9
 8000434:	d2ae      	bcs.n	8000394 <__udivmoddi4+0x1e8>
 8000436:	ebb9 0e02 	subs.w	lr, r9, r2
 800043a:	eb63 0c07 	sbc.w	ip, r3, r7
 800043e:	3801      	subs	r0, #1
 8000440:	e7a8      	b.n	8000394 <__udivmoddi4+0x1e8>
 8000442:	4631      	mov	r1, r6
 8000444:	e7ed      	b.n	8000422 <__udivmoddi4+0x276>
 8000446:	4603      	mov	r3, r0
 8000448:	e799      	b.n	800037e <__udivmoddi4+0x1d2>
 800044a:	4630      	mov	r0, r6
 800044c:	e7d4      	b.n	80003f8 <__udivmoddi4+0x24c>
 800044e:	46d6      	mov	lr, sl
 8000450:	e77f      	b.n	8000352 <__udivmoddi4+0x1a6>
 8000452:	4463      	add	r3, ip
 8000454:	3802      	subs	r0, #2
 8000456:	e74d      	b.n	80002f4 <__udivmoddi4+0x148>
 8000458:	4606      	mov	r6, r0
 800045a:	4623      	mov	r3, r4
 800045c:	4608      	mov	r0, r1
 800045e:	e70f      	b.n	8000280 <__udivmoddi4+0xd4>
 8000460:	3e02      	subs	r6, #2
 8000462:	4463      	add	r3, ip
 8000464:	e730      	b.n	80002c8 <__udivmoddi4+0x11c>
 8000466:	bf00      	nop

08000468 <__aeabi_idiv0>:
 8000468:	4770      	bx	lr
 800046a:	bf00      	nop

0800046c <LL_AHB2_GRP1_EnableClock>:
  *         @arg @ref LL_AHB2_GRP1_PERIPH_AES1 (*)
  * @note  (*) Not supported by all the devices
  * @retval None
  */
__STATIC_INLINE void LL_AHB2_GRP1_EnableClock(uint32_t Periphs)
{
 800046c:	b480      	push	{r7}
 800046e:	b085      	sub	sp, #20
 8000470:	af00      	add	r7, sp, #0
 8000472:	6078      	str	r0, [r7, #4]
  __IO uint32_t tmpreg;
  SET_BIT(RCC->AHB2ENR, Periphs);
 8000474:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 8000478:	6cda      	ldr	r2, [r3, #76]	@ 0x4c
 800047a:	f04f 41b0 	mov.w	r1, #1476395008	@ 0x58000000
 800047e:	687b      	ldr	r3, [r7, #4]
 8000480:	4313      	orrs	r3, r2
 8000482:	64cb      	str	r3, [r1, #76]	@ 0x4c
  /* Delay after an RCC peripheral clock enabling */
  tmpreg = READ_BIT(RCC->AHB2ENR, Periphs);
 8000484:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 8000488:	6cda      	ldr	r2, [r3, #76]	@ 0x4c
 800048a:	687b      	ldr	r3, [r7, #4]
 800048c:	4013      	ands	r3, r2
 800048e:	60fb      	str	r3, [r7, #12]
  (void)tmpreg;
 8000490:	68fb      	ldr	r3, [r7, #12]
}
 8000492:	bf00      	nop
 8000494:	3714      	adds	r7, #20
 8000496:	46bd      	mov	sp, r7
 8000498:	f85d 7b04 	ldr.w	r7, [sp], #4
 800049c:	4770      	bx	lr
	...

080004a0 <main>:
/**
  * @brief  The application entry point.
  * @retval int
  */
int main(void)
{
 80004a0:	b580      	push	{r7, lr}
 80004a2:	af00      	add	r7, sp, #0
  /* USER CODE END 1 */

  /* MCU Configuration--------------------------------------------------------*/

  /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
  HAL_Init();
 80004a4:	f000 ffb2 	bl	800140c <HAL_Init>
  /* USER CODE BEGIN Init */

  /* USER CODE END Init */

  /* Configure the system clock */
  SystemClock_Config();
 80004a8:	f000 f872 	bl	8000590 <SystemClock_Config>

  /* Configure the peripherals common clocks */
  PeriphCommonClock_Config();
 80004ac:	f000 f8c8 	bl	8000640 <PeriphCommonClock_Config>
  /* USER CODE BEGIN SysInit */

  /* USER CODE END SysInit */

  /* Initialize all configured peripherals */
  MX_GPIO_Init();
 80004b0:	f000 f932 	bl	8000718 <MX_GPIO_Init>
  MX_LPUART1_UART_Init();
 80004b4:	f000 f8e2 	bl	800067c <MX_LPUART1_UART_Init>
  /* USER CODE BEGIN 2 */
  protocol_init(&hlpuart1);
 80004b8:	482f      	ldr	r0, [pc, #188]	@ (8000578 <main+0xd8>)
 80004ba:	f000 f9d1 	bl	8000860 <protocol_init>
  protocol_start_uart_rx();
 80004be:	f000 f9e9 	bl	8000894 <protocol_start_uart_rx>
  protocol_send_req();
 80004c2:	f000 fbf3 	bl	8000cac <protocol_send_req>
  /* USER CODE END 2 */

  /* Initialize leds */
  BSP_LED_Init(LED_BLUE);
 80004c6:	2000      	movs	r0, #0
 80004c8:	f000 fe30 	bl	800112c <BSP_LED_Init>
  BSP_LED_Init(LED_GREEN);
 80004cc:	2001      	movs	r0, #1
 80004ce:	f000 fe2d 	bl	800112c <BSP_LED_Init>
  BSP_LED_Init(LED_RED);
 80004d2:	2002      	movs	r0, #2
 80004d4:	f000 fe2a 	bl	800112c <BSP_LED_Init>

  /* Initialize USER push-button, will be used to trigger an interrupt each time it's pressed.*/
  BSP_PB_Init(BUTTON_SW1, BUTTON_MODE_EXTI);
 80004d8:	2101      	movs	r1, #1
 80004da:	2000      	movs	r0, #0
 80004dc:	f000 fe94 	bl	8001208 <BSP_PB_Init>
  BSP_PB_Init(BUTTON_SW2, BUTTON_MODE_EXTI);
 80004e0:	2101      	movs	r1, #1
 80004e2:	2001      	movs	r0, #1
 80004e4:	f000 fe90 	bl	8001208 <BSP_PB_Init>
  BSP_PB_Init(BUTTON_SW3, BUTTON_MODE_EXTI);
 80004e8:	2101      	movs	r1, #1
 80004ea:	2002      	movs	r0, #2
 80004ec:	f000 fe8c 	bl	8001208 <BSP_PB_Init>

  /* Initialize COM1 port (115200, 8 bits (7-bit data + 1 stop bit), no parity */
  BspCOMInit.BaudRate   = 115200;
 80004f0:	4b22      	ldr	r3, [pc, #136]	@ (800057c <main+0xdc>)
 80004f2:	f44f 32e1 	mov.w	r2, #115200	@ 0x1c200
 80004f6:	601a      	str	r2, [r3, #0]
  BspCOMInit.WordLength = COM_WORDLENGTH_8B;
 80004f8:	4b20      	ldr	r3, [pc, #128]	@ (800057c <main+0xdc>)
 80004fa:	2200      	movs	r2, #0
 80004fc:	605a      	str	r2, [r3, #4]
  BspCOMInit.StopBits   = COM_STOPBITS_1;
 80004fe:	4b1f      	ldr	r3, [pc, #124]	@ (800057c <main+0xdc>)
 8000500:	2200      	movs	r2, #0
 8000502:	811a      	strh	r2, [r3, #8]
  BspCOMInit.Parity     = COM_PARITY_NONE;
 8000504:	4b1d      	ldr	r3, [pc, #116]	@ (800057c <main+0xdc>)
 8000506:	2200      	movs	r2, #0
 8000508:	815a      	strh	r2, [r3, #10]
  BspCOMInit.HwFlowCtl  = COM_HWCONTROL_NONE;
 800050a:	4b1c      	ldr	r3, [pc, #112]	@ (800057c <main+0xdc>)
 800050c:	2200      	movs	r2, #0
 800050e:	819a      	strh	r2, [r3, #12]
  if (BSP_COM_Init(COM1, &BspCOMInit) != BSP_ERROR_NONE)
 8000510:	491a      	ldr	r1, [pc, #104]	@ (800057c <main+0xdc>)
 8000512:	2000      	movs	r0, #0
 8000514:	f000 fee8 	bl	80012e8 <BSP_COM_Init>
 8000518:	4603      	mov	r3, r0
 800051a:	2b00      	cmp	r3, #0
 800051c:	d001      	beq.n	8000522 <main+0x82>
  {
    Error_Handler();
 800051e:	f000 f95b 	bl	80007d8 <Error_Handler>
  {

    /* USER CODE END WHILE */

    /* USER CODE BEGIN 3 */
	  protocol_while();
 8000522:	f000 fc0d 	bl	8000d40 <protocol_while>
	  HAL_GPIO_TogglePin(LED3_GPIO_PORT, LED3_PIN);
 8000526:	2102      	movs	r1, #2
 8000528:	4815      	ldr	r0, [pc, #84]	@ (8000580 <main+0xe0>)
 800052a:	f001 fb6f 	bl	8001c0c <HAL_GPIO_TogglePin>

	  if(sw1_flag){
 800052e:	4b15      	ldr	r3, [pc, #84]	@ (8000584 <main+0xe4>)
 8000530:	781b      	ldrb	r3, [r3, #0]
 8000532:	b2db      	uxtb	r3, r3
 8000534:	2b00      	cmp	r3, #0
 8000536:	d007      	beq.n	8000548 <main+0xa8>
	    sw1_flag = 0;
 8000538:	4b12      	ldr	r3, [pc, #72]	@ (8000584 <main+0xe4>)
 800053a:	2200      	movs	r2, #0
 800053c:	701a      	strb	r2, [r3, #0]
	    protocol_send_end();
 800053e:	f000 fbf1 	bl	8000d24 <protocol_send_end>
	    protocol_set_idle(1);
 8000542:	2001      	movs	r0, #1
 8000544:	f000 fbc8 	bl	8000cd8 <protocol_set_idle>
	  }

	  if(sw2_flag){
 8000548:	4b0f      	ldr	r3, [pc, #60]	@ (8000588 <main+0xe8>)
 800054a:	781b      	ldrb	r3, [r3, #0]
 800054c:	b2db      	uxtb	r3, r3
 800054e:	2b00      	cmp	r3, #0
 8000550:	d005      	beq.n	800055e <main+0xbe>
		  sw2_flag = 0;
 8000552:	4b0d      	ldr	r3, [pc, #52]	@ (8000588 <main+0xe8>)
 8000554:	2200      	movs	r2, #0
 8000556:	701a      	strb	r2, [r3, #0]
		  protocol_set_idle(1);
 8000558:	2001      	movs	r0, #1
 800055a:	f000 fbbd 	bl	8000cd8 <protocol_set_idle>
	  }
	  if(sw3_flag){
 800055e:	4b0b      	ldr	r3, [pc, #44]	@ (800058c <main+0xec>)
 8000560:	781b      	ldrb	r3, [r3, #0]
 8000562:	b2db      	uxtb	r3, r3
 8000564:	2b00      	cmp	r3, #0
 8000566:	d0dc      	beq.n	8000522 <main+0x82>
		  sw3_flag = 0;
 8000568:	4b08      	ldr	r3, [pc, #32]	@ (800058c <main+0xec>)
 800056a:	2200      	movs	r2, #0
 800056c:	701a      	strb	r2, [r3, #0]
		  protocol_set_idle(0);
 800056e:	2000      	movs	r0, #0
 8000570:	f000 fbb2 	bl	8000cd8 <protocol_set_idle>
	  protocol_while();
 8000574:	e7d5      	b.n	8000522 <main+0x82>
 8000576:	bf00      	nop
 8000578:	2000005c 	.word	0x2000005c
 800057c:	2000004c 	.word	0x2000004c
 8000580:	48000400 	.word	0x48000400
 8000584:	200000f0 	.word	0x200000f0
 8000588:	200000f1 	.word	0x200000f1
 800058c:	200000f2 	.word	0x200000f2

08000590 <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 8000590:	b580      	push	{r7, lr}
 8000592:	b09a      	sub	sp, #104	@ 0x68
 8000594:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 8000596:	f107 0320 	add.w	r3, r7, #32
 800059a:	2248      	movs	r2, #72	@ 0x48
 800059c:	2100      	movs	r1, #0
 800059e:	4618      	mov	r0, r3
 80005a0:	f005 f9c8 	bl	8005934 <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 80005a4:	1d3b      	adds	r3, r7, #4
 80005a6:	2200      	movs	r2, #0
 80005a8:	601a      	str	r2, [r3, #0]
 80005aa:	605a      	str	r2, [r3, #4]
 80005ac:	609a      	str	r2, [r3, #8]
 80005ae:	60da      	str	r2, [r3, #12]
 80005b0:	611a      	str	r2, [r3, #16]
 80005b2:	615a      	str	r2, [r3, #20]
 80005b4:	619a      	str	r2, [r3, #24]

  /** Configure the main internal regulator output voltage
  */
  __HAL_PWR_VOLTAGESCALING_CONFIG(PWR_REGULATOR_VOLTAGE_SCALE1);
 80005b6:	4b21      	ldr	r3, [pc, #132]	@ (800063c <SystemClock_Config+0xac>)
 80005b8:	681b      	ldr	r3, [r3, #0]
 80005ba:	f423 63c0 	bic.w	r3, r3, #1536	@ 0x600
 80005be:	4a1f      	ldr	r2, [pc, #124]	@ (800063c <SystemClock_Config+0xac>)
 80005c0:	f443 7300 	orr.w	r3, r3, #512	@ 0x200
 80005c4:	6013      	str	r3, [r2, #0]
 80005c6:	4b1d      	ldr	r3, [pc, #116]	@ (800063c <SystemClock_Config+0xac>)
 80005c8:	681b      	ldr	r3, [r3, #0]
 80005ca:	f403 63c0 	and.w	r3, r3, #1536	@ 0x600
 80005ce:	603b      	str	r3, [r7, #0]
 80005d0:	683b      	ldr	r3, [r7, #0]

  /** Initializes the RCC Oscillators according to the specified parameters
  * in the RCC_OscInitTypeDef structure.
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSI|RCC_OSCILLATORTYPE_MSI;
 80005d2:	2322      	movs	r3, #34	@ 0x22
 80005d4:	623b      	str	r3, [r7, #32]
  RCC_OscInitStruct.HSIState = RCC_HSI_ON;
 80005d6:	f44f 7380 	mov.w	r3, #256	@ 0x100
 80005da:	62fb      	str	r3, [r7, #44]	@ 0x2c
  RCC_OscInitStruct.MSIState = RCC_MSI_ON;
 80005dc:	2301      	movs	r3, #1
 80005de:	63fb      	str	r3, [r7, #60]	@ 0x3c
  RCC_OscInitStruct.HSICalibrationValue = RCC_HSICALIBRATION_DEFAULT;
 80005e0:	2340      	movs	r3, #64	@ 0x40
 80005e2:	633b      	str	r3, [r7, #48]	@ 0x30
  RCC_OscInitStruct.MSICalibrationValue = RCC_MSICALIBRATION_DEFAULT;
 80005e4:	2300      	movs	r3, #0
 80005e6:	643b      	str	r3, [r7, #64]	@ 0x40
  RCC_OscInitStruct.MSIClockRange = RCC_MSIRANGE_10;
 80005e8:	23a0      	movs	r3, #160	@ 0xa0
 80005ea:	647b      	str	r3, [r7, #68]	@ 0x44
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_NONE;
 80005ec:	2300      	movs	r3, #0
 80005ee:	64fb      	str	r3, [r7, #76]	@ 0x4c
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 80005f0:	f107 0320 	add.w	r3, r7, #32
 80005f4:	4618      	mov	r0, r3
 80005f6:	f001 fecf 	bl	8002398 <HAL_RCC_OscConfig>
 80005fa:	4603      	mov	r3, r0
 80005fc:	2b00      	cmp	r3, #0
 80005fe:	d001      	beq.n	8000604 <SystemClock_Config+0x74>
  {
    Error_Handler();
 8000600:	f000 f8ea 	bl	80007d8 <Error_Handler>
  }

  /** Configure the SYSCLKSource, HCLK, PCLK1 and PCLK2 clocks dividers
  */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK4|RCC_CLOCKTYPE_HCLK2
 8000604:	236f      	movs	r3, #111	@ 0x6f
 8000606:	607b      	str	r3, [r7, #4]
                              |RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
                              |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_MSI;
 8000608:	2300      	movs	r3, #0
 800060a:	60bb      	str	r3, [r7, #8]
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 800060c:	2300      	movs	r3, #0
 800060e:	60fb      	str	r3, [r7, #12]
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV1;
 8000610:	2300      	movs	r3, #0
 8000612:	613b      	str	r3, [r7, #16]
  RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV1;
 8000614:	2300      	movs	r3, #0
 8000616:	617b      	str	r3, [r7, #20]
  RCC_ClkInitStruct.AHBCLK2Divider = RCC_SYSCLK_DIV1;
 8000618:	2300      	movs	r3, #0
 800061a:	61bb      	str	r3, [r7, #24]
  RCC_ClkInitStruct.AHBCLK4Divider = RCC_SYSCLK_DIV1;
 800061c:	2300      	movs	r3, #0
 800061e:	61fb      	str	r3, [r7, #28]

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_1) != HAL_OK)
 8000620:	1d3b      	adds	r3, r7, #4
 8000622:	2101      	movs	r1, #1
 8000624:	4618      	mov	r0, r3
 8000626:	f002 fa2b 	bl	8002a80 <HAL_RCC_ClockConfig>
 800062a:	4603      	mov	r3, r0
 800062c:	2b00      	cmp	r3, #0
 800062e:	d001      	beq.n	8000634 <SystemClock_Config+0xa4>
  {
    Error_Handler();
 8000630:	f000 f8d2 	bl	80007d8 <Error_Handler>
  }
}
 8000634:	bf00      	nop
 8000636:	3768      	adds	r7, #104	@ 0x68
 8000638:	46bd      	mov	sp, r7
 800063a:	bd80      	pop	{r7, pc}
 800063c:	58000400 	.word	0x58000400

08000640 <PeriphCommonClock_Config>:
/**
  * @brief Peripherals Common Clock Configuration
  * @retval None
  */
void PeriphCommonClock_Config(void)
{
 8000640:	b580      	push	{r7, lr}
 8000642:	b094      	sub	sp, #80	@ 0x50
 8000644:	af00      	add	r7, sp, #0
  RCC_PeriphCLKInitTypeDef PeriphClkInitStruct = {0};
 8000646:	463b      	mov	r3, r7
 8000648:	2250      	movs	r2, #80	@ 0x50
 800064a:	2100      	movs	r1, #0
 800064c:	4618      	mov	r0, r3
 800064e:	f005 f971 	bl	8005934 <memset>

  /** Initializes the peripherals clock
  */
  PeriphClkInitStruct.PeriphClockSelection = RCC_PERIPHCLK_SMPS;
 8000652:	f44f 5300 	mov.w	r3, #8192	@ 0x2000
 8000656:	603b      	str	r3, [r7, #0]
  PeriphClkInitStruct.SmpsClockSelection = RCC_SMPSCLKSOURCE_HSI;
 8000658:	2300      	movs	r3, #0
 800065a:	64bb      	str	r3, [r7, #72]	@ 0x48
  PeriphClkInitStruct.SmpsDivSelection = RCC_SMPSCLKDIV_RANGE0;
 800065c:	2300      	movs	r3, #0
 800065e:	64fb      	str	r3, [r7, #76]	@ 0x4c

  if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInitStruct) != HAL_OK)
 8000660:	463b      	mov	r3, r7
 8000662:	4618      	mov	r0, r3
 8000664:	f002 fe49 	bl	80032fa <HAL_RCCEx_PeriphCLKConfig>
 8000668:	4603      	mov	r3, r0
 800066a:	2b00      	cmp	r3, #0
 800066c:	d001      	beq.n	8000672 <PeriphCommonClock_Config+0x32>
  {
    Error_Handler();
 800066e:	f000 f8b3 	bl	80007d8 <Error_Handler>
  }
  /* USER CODE BEGIN Smps */

  /* USER CODE END Smps */
}
 8000672:	bf00      	nop
 8000674:	3750      	adds	r7, #80	@ 0x50
 8000676:	46bd      	mov	sp, r7
 8000678:	bd80      	pop	{r7, pc}
	...

0800067c <MX_LPUART1_UART_Init>:
  * @brief LPUART1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_LPUART1_UART_Init(void)
{
 800067c:	b580      	push	{r7, lr}
 800067e:	af00      	add	r7, sp, #0
  /* USER CODE END LPUART1_Init 0 */

  /* USER CODE BEGIN LPUART1_Init 1 */

  /* USER CODE END LPUART1_Init 1 */
  hlpuart1.Instance = LPUART1;
 8000680:	4b22      	ldr	r3, [pc, #136]	@ (800070c <MX_LPUART1_UART_Init+0x90>)
 8000682:	4a23      	ldr	r2, [pc, #140]	@ (8000710 <MX_LPUART1_UART_Init+0x94>)
 8000684:	601a      	str	r2, [r3, #0]
  hlpuart1.Init.BaudRate = 209700;
 8000686:	4b21      	ldr	r3, [pc, #132]	@ (800070c <MX_LPUART1_UART_Init+0x90>)
 8000688:	4a22      	ldr	r2, [pc, #136]	@ (8000714 <MX_LPUART1_UART_Init+0x98>)
 800068a:	605a      	str	r2, [r3, #4]
  hlpuart1.Init.WordLength = UART_WORDLENGTH_8B;
 800068c:	4b1f      	ldr	r3, [pc, #124]	@ (800070c <MX_LPUART1_UART_Init+0x90>)
 800068e:	2200      	movs	r2, #0
 8000690:	609a      	str	r2, [r3, #8]
  hlpuart1.Init.StopBits = UART_STOPBITS_1;
 8000692:	4b1e      	ldr	r3, [pc, #120]	@ (800070c <MX_LPUART1_UART_Init+0x90>)
 8000694:	2200      	movs	r2, #0
 8000696:	60da      	str	r2, [r3, #12]
  hlpuart1.Init.Parity = UART_PARITY_NONE;
 8000698:	4b1c      	ldr	r3, [pc, #112]	@ (800070c <MX_LPUART1_UART_Init+0x90>)
 800069a:	2200      	movs	r2, #0
 800069c:	611a      	str	r2, [r3, #16]
  hlpuart1.Init.Mode = UART_MODE_TX_RX;
 800069e:	4b1b      	ldr	r3, [pc, #108]	@ (800070c <MX_LPUART1_UART_Init+0x90>)
 80006a0:	220c      	movs	r2, #12
 80006a2:	615a      	str	r2, [r3, #20]
  hlpuart1.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 80006a4:	4b19      	ldr	r3, [pc, #100]	@ (800070c <MX_LPUART1_UART_Init+0x90>)
 80006a6:	2200      	movs	r2, #0
 80006a8:	619a      	str	r2, [r3, #24]
  hlpuart1.Init.OneBitSampling = UART_ONE_BIT_SAMPLE_DISABLE;
 80006aa:	4b18      	ldr	r3, [pc, #96]	@ (800070c <MX_LPUART1_UART_Init+0x90>)
 80006ac:	2200      	movs	r2, #0
 80006ae:	621a      	str	r2, [r3, #32]
  hlpuart1.Init.ClockPrescaler = UART_PRESCALER_DIV1;
 80006b0:	4b16      	ldr	r3, [pc, #88]	@ (800070c <MX_LPUART1_UART_Init+0x90>)
 80006b2:	2200      	movs	r2, #0
 80006b4:	625a      	str	r2, [r3, #36]	@ 0x24
  hlpuart1.AdvancedInit.AdvFeatureInit = UART_ADVFEATURE_NO_INIT;
 80006b6:	4b15      	ldr	r3, [pc, #84]	@ (800070c <MX_LPUART1_UART_Init+0x90>)
 80006b8:	2200      	movs	r2, #0
 80006ba:	629a      	str	r2, [r3, #40]	@ 0x28
  hlpuart1.FifoMode = UART_FIFOMODE_DISABLE;
 80006bc:	4b13      	ldr	r3, [pc, #76]	@ (800070c <MX_LPUART1_UART_Init+0x90>)
 80006be:	2200      	movs	r2, #0
 80006c0:	665a      	str	r2, [r3, #100]	@ 0x64
  if (HAL_UART_Init(&hlpuart1) != HAL_OK)
 80006c2:	4812      	ldr	r0, [pc, #72]	@ (800070c <MX_LPUART1_UART_Init+0x90>)
 80006c4:	f003 f8c0 	bl	8003848 <HAL_UART_Init>
 80006c8:	4603      	mov	r3, r0
 80006ca:	2b00      	cmp	r3, #0
 80006cc:	d001      	beq.n	80006d2 <MX_LPUART1_UART_Init+0x56>
  {
    Error_Handler();
 80006ce:	f000 f883 	bl	80007d8 <Error_Handler>
  }
  if (HAL_UARTEx_SetTxFifoThreshold(&hlpuart1, UART_TXFIFO_THRESHOLD_1_8) != HAL_OK)
 80006d2:	2100      	movs	r1, #0
 80006d4:	480d      	ldr	r0, [pc, #52]	@ (800070c <MX_LPUART1_UART_Init+0x90>)
 80006d6:	f005 f862 	bl	800579e <HAL_UARTEx_SetTxFifoThreshold>
 80006da:	4603      	mov	r3, r0
 80006dc:	2b00      	cmp	r3, #0
 80006de:	d001      	beq.n	80006e4 <MX_LPUART1_UART_Init+0x68>
  {
    Error_Handler();
 80006e0:	f000 f87a 	bl	80007d8 <Error_Handler>
  }
  if (HAL_UARTEx_SetRxFifoThreshold(&hlpuart1, UART_RXFIFO_THRESHOLD_1_8) != HAL_OK)
 80006e4:	2100      	movs	r1, #0
 80006e6:	4809      	ldr	r0, [pc, #36]	@ (800070c <MX_LPUART1_UART_Init+0x90>)
 80006e8:	f005 f897 	bl	800581a <HAL_UARTEx_SetRxFifoThreshold>
 80006ec:	4603      	mov	r3, r0
 80006ee:	2b00      	cmp	r3, #0
 80006f0:	d001      	beq.n	80006f6 <MX_LPUART1_UART_Init+0x7a>
  {
    Error_Handler();
 80006f2:	f000 f871 	bl	80007d8 <Error_Handler>
  }
  if (HAL_UARTEx_DisableFifoMode(&hlpuart1) != HAL_OK)
 80006f6:	4805      	ldr	r0, [pc, #20]	@ (800070c <MX_LPUART1_UART_Init+0x90>)
 80006f8:	f005 f818 	bl	800572c <HAL_UARTEx_DisableFifoMode>
 80006fc:	4603      	mov	r3, r0
 80006fe:	2b00      	cmp	r3, #0
 8000700:	d001      	beq.n	8000706 <MX_LPUART1_UART_Init+0x8a>
  {
    Error_Handler();
 8000702:	f000 f869 	bl	80007d8 <Error_Handler>
  }
  /* USER CODE BEGIN LPUART1_Init 2 */

  /* USER CODE END LPUART1_Init 2 */

}
 8000706:	bf00      	nop
 8000708:	bd80      	pop	{r7, pc}
 800070a:	bf00      	nop
 800070c:	2000005c 	.word	0x2000005c
 8000710:	40008000 	.word	0x40008000
 8000714:	00033324 	.word	0x00033324

08000718 <MX_GPIO_Init>:
  * @brief GPIO Initialization Function
  * @param None
  * @retval None
  */
static void MX_GPIO_Init(void)
{
 8000718:	b580      	push	{r7, lr}
 800071a:	b086      	sub	sp, #24
 800071c:	af00      	add	r7, sp, #0
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 800071e:	1d3b      	adds	r3, r7, #4
 8000720:	2200      	movs	r2, #0
 8000722:	601a      	str	r2, [r3, #0]
 8000724:	605a      	str	r2, [r3, #4]
 8000726:	609a      	str	r2, [r3, #8]
 8000728:	60da      	str	r2, [r3, #12]
 800072a:	611a      	str	r2, [r3, #16]
/* USER CODE BEGIN MX_GPIO_Init_1 */
/* USER CODE END MX_GPIO_Init_1 */

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOC_CLK_ENABLE();
 800072c:	2004      	movs	r0, #4
 800072e:	f7ff fe9d 	bl	800046c <LL_AHB2_GRP1_EnableClock>
  __HAL_RCC_GPIOA_CLK_ENABLE();
 8000732:	2001      	movs	r0, #1
 8000734:	f7ff fe9a 	bl	800046c <LL_AHB2_GRP1_EnableClock>
  __HAL_RCC_GPIOB_CLK_ENABLE();
 8000738:	2002      	movs	r0, #2
 800073a:	f7ff fe97 	bl	800046c <LL_AHB2_GRP1_EnableClock>

  /*Configure GPIO pins : PA9 PA10 */
  GPIO_InitStruct.Pin = GPIO_PIN_9|GPIO_PIN_10;
 800073e:	f44f 63c0 	mov.w	r3, #1536	@ 0x600
 8000742:	607b      	str	r3, [r7, #4]
  GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8000744:	2302      	movs	r3, #2
 8000746:	60bb      	str	r3, [r7, #8]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000748:	2300      	movs	r3, #0
 800074a:	60fb      	str	r3, [r7, #12]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 800074c:	2300      	movs	r3, #0
 800074e:	613b      	str	r3, [r7, #16]
  GPIO_InitStruct.Alternate = GPIO_AF7_USART1;
 8000750:	2307      	movs	r3, #7
 8000752:	617b      	str	r3, [r7, #20]
  HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8000754:	1d3b      	adds	r3, r7, #4
 8000756:	4619      	mov	r1, r3
 8000758:	f04f 4090 	mov.w	r0, #1207959552	@ 0x48000000
 800075c:	f001 f8ce 	bl	80018fc <HAL_GPIO_Init>

  /*Configure GPIO pins : USB_DM_Pin USB_DP_Pin */
  GPIO_InitStruct.Pin = USB_DM_Pin|USB_DP_Pin;
 8000760:	f44f 53c0 	mov.w	r3, #6144	@ 0x1800
 8000764:	607b      	str	r3, [r7, #4]
  GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8000766:	2302      	movs	r3, #2
 8000768:	60bb      	str	r3, [r7, #8]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 800076a:	2300      	movs	r3, #0
 800076c:	60fb      	str	r3, [r7, #12]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 800076e:	2300      	movs	r3, #0
 8000770:	613b      	str	r3, [r7, #16]
  GPIO_InitStruct.Alternate = GPIO_AF10_USB;
 8000772:	230a      	movs	r3, #10
 8000774:	617b      	str	r3, [r7, #20]
  HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8000776:	1d3b      	adds	r3, r7, #4
 8000778:	4619      	mov	r1, r3
 800077a:	f04f 4090 	mov.w	r0, #1207959552	@ 0x48000000
 800077e:	f001 f8bd 	bl	80018fc <HAL_GPIO_Init>

/* USER CODE BEGIN MX_GPIO_Init_2 */
/* USER CODE END MX_GPIO_Init_2 */
}
 8000782:	bf00      	nop
 8000784:	3718      	adds	r7, #24
 8000786:	46bd      	mov	sp, r7
 8000788:	bd80      	pop	{r7, pc}
	...

0800078c <HAL_GPIO_EXTI_Callback>:

/* USER CODE BEGIN 4 */
void HAL_GPIO_EXTI_Callback(uint16_t GPIO_Pin)
{
 800078c:	b480      	push	{r7}
 800078e:	b083      	sub	sp, #12
 8000790:	af00      	add	r7, sp, #0
 8000792:	4603      	mov	r3, r0
 8000794:	80fb      	strh	r3, [r7, #6]
	if (GPIO_Pin == BUTTON_SW1_PIN)      sw1_flag = 1;
 8000796:	88fb      	ldrh	r3, [r7, #6]
 8000798:	2b10      	cmp	r3, #16
 800079a:	d103      	bne.n	80007a4 <HAL_GPIO_EXTI_Callback+0x18>
 800079c:	4b0b      	ldr	r3, [pc, #44]	@ (80007cc <HAL_GPIO_EXTI_Callback+0x40>)
 800079e:	2201      	movs	r2, #1
 80007a0:	701a      	strb	r2, [r3, #0]
	else if (GPIO_Pin == BUTTON_SW2_PIN) sw2_flag = 1;
	else if (GPIO_Pin == BUTTON_SW3_PIN) sw3_flag = 1;
}
 80007a2:	e00c      	b.n	80007be <HAL_GPIO_EXTI_Callback+0x32>
	else if (GPIO_Pin == BUTTON_SW2_PIN) sw2_flag = 1;
 80007a4:	88fb      	ldrh	r3, [r7, #6]
 80007a6:	2b01      	cmp	r3, #1
 80007a8:	d103      	bne.n	80007b2 <HAL_GPIO_EXTI_Callback+0x26>
 80007aa:	4b09      	ldr	r3, [pc, #36]	@ (80007d0 <HAL_GPIO_EXTI_Callback+0x44>)
 80007ac:	2201      	movs	r2, #1
 80007ae:	701a      	strb	r2, [r3, #0]
}
 80007b0:	e005      	b.n	80007be <HAL_GPIO_EXTI_Callback+0x32>
	else if (GPIO_Pin == BUTTON_SW3_PIN) sw3_flag = 1;
 80007b2:	88fb      	ldrh	r3, [r7, #6]
 80007b4:	2b02      	cmp	r3, #2
 80007b6:	d102      	bne.n	80007be <HAL_GPIO_EXTI_Callback+0x32>
 80007b8:	4b06      	ldr	r3, [pc, #24]	@ (80007d4 <HAL_GPIO_EXTI_Callback+0x48>)
 80007ba:	2201      	movs	r2, #1
 80007bc:	701a      	strb	r2, [r3, #0]
}
 80007be:	bf00      	nop
 80007c0:	370c      	adds	r7, #12
 80007c2:	46bd      	mov	sp, r7
 80007c4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80007c8:	4770      	bx	lr
 80007ca:	bf00      	nop
 80007cc:	200000f0 	.word	0x200000f0
 80007d0:	200000f1 	.word	0x200000f1
 80007d4:	200000f2 	.word	0x200000f2

080007d8 <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
 80007d8:	b480      	push	{r7}
 80007da:	af00      	add	r7, sp, #0
  \details Disables IRQ interrupts by setting the I-bit in the CPSR.
           Can only be executed in Privileged modes.
 */
__STATIC_FORCEINLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
 80007dc:	b672      	cpsid	i
}
 80007de:	bf00      	nop
  /* USER CODE BEGIN Error_Handler_Debug */
  /* User can add his own implementation to report the HAL error return state */
  __disable_irq();
  while (1)
 80007e0:	bf00      	nop
 80007e2:	e7fd      	b.n	80007e0 <Error_Handler+0x8>

080007e4 <crc16_ccitt_update>:
static void handle_message(void);
static void send_frame(uint8_t type, uint16_t seq, const uint8_t *dt, uint16_t len);

// CCITT 16-bit crc check
static uint16_t crc16_ccitt_update(uint16_t c, const uint8_t *data, uint16_t len)
{
 80007e4:	b480      	push	{r7}
 80007e6:	b085      	sub	sp, #20
 80007e8:	af00      	add	r7, sp, #0
 80007ea:	4603      	mov	r3, r0
 80007ec:	6039      	str	r1, [r7, #0]
 80007ee:	80fb      	strh	r3, [r7, #6]
 80007f0:	4613      	mov	r3, r2
 80007f2:	80bb      	strh	r3, [r7, #4]
    for (uint16_t i = 0; i < len; i++){
 80007f4:	2300      	movs	r3, #0
 80007f6:	81fb      	strh	r3, [r7, #14]
 80007f8:	e027      	b.n	800084a <crc16_ccitt_update+0x66>
        c ^= (uint16_t)data[i] << 8;
 80007fa:	89fb      	ldrh	r3, [r7, #14]
 80007fc:	683a      	ldr	r2, [r7, #0]
 80007fe:	4413      	add	r3, r2
 8000800:	781b      	ldrb	r3, [r3, #0]
 8000802:	021b      	lsls	r3, r3, #8
 8000804:	b21a      	sxth	r2, r3
 8000806:	f9b7 3006 	ldrsh.w	r3, [r7, #6]
 800080a:	4053      	eors	r3, r2
 800080c:	b21b      	sxth	r3, r3
 800080e:	80fb      	strh	r3, [r7, #6]
        for (uint8_t b = 0; b < 8; b++){
 8000810:	2300      	movs	r3, #0
 8000812:	737b      	strb	r3, [r7, #13]
 8000814:	e013      	b.n	800083e <crc16_ccitt_update+0x5a>
            if (c & 0x8000)
 8000816:	f9b7 3006 	ldrsh.w	r3, [r7, #6]
 800081a:	2b00      	cmp	r3, #0
 800081c:	da09      	bge.n	8000832 <crc16_ccitt_update+0x4e>
                c = (uint16_t)((c << 1) ^ 0x1021);
 800081e:	88fb      	ldrh	r3, [r7, #6]
 8000820:	005b      	lsls	r3, r3, #1
 8000822:	b21b      	sxth	r3, r3
 8000824:	f483 5381 	eor.w	r3, r3, #4128	@ 0x1020
 8000828:	f083 0301 	eor.w	r3, r3, #1
 800082c:	b21b      	sxth	r3, r3
 800082e:	80fb      	strh	r3, [r7, #6]
 8000830:	e002      	b.n	8000838 <crc16_ccitt_update+0x54>
            else
                c = (uint16_t)(c << 1);
 8000832:	88fb      	ldrh	r3, [r7, #6]
 8000834:	005b      	lsls	r3, r3, #1
 8000836:	80fb      	strh	r3, [r7, #6]
        for (uint8_t b = 0; b < 8; b++){
 8000838:	7b7b      	ldrb	r3, [r7, #13]
 800083a:	3301      	adds	r3, #1
 800083c:	737b      	strb	r3, [r7, #13]
 800083e:	7b7b      	ldrb	r3, [r7, #13]
 8000840:	2b07      	cmp	r3, #7
 8000842:	d9e8      	bls.n	8000816 <crc16_ccitt_update+0x32>
    for (uint16_t i = 0; i < len; i++){
 8000844:	89fb      	ldrh	r3, [r7, #14]
 8000846:	3301      	adds	r3, #1
 8000848:	81fb      	strh	r3, [r7, #14]
 800084a:	89fa      	ldrh	r2, [r7, #14]
 800084c:	88bb      	ldrh	r3, [r7, #4]
 800084e:	429a      	cmp	r2, r3
 8000850:	d3d3      	bcc.n	80007fa <crc16_ccitt_update+0x16>
        }
    }
    return c;
 8000852:	88fb      	ldrh	r3, [r7, #6]
}
 8000854:	4618      	mov	r0, r3
 8000856:	3714      	adds	r7, #20
 8000858:	46bd      	mov	sp, r7
 800085a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800085e:	4770      	bx	lr

08000860 <protocol_init>:

// Initialization
void protocol_init(UART_HandleTypeDef *hlpuart)
{
 8000860:	b580      	push	{r7, lr}
 8000862:	b082      	sub	sp, #8
 8000864:	af00      	add	r7, sp, #0
 8000866:	6078      	str	r0, [r7, #4]
    global_hlpuart = hlpuart;
 8000868:	4a07      	ldr	r2, [pc, #28]	@ (8000888 <protocol_init+0x28>)
 800086a:	687b      	ldr	r3, [r7, #4]
 800086c:	6013      	str	r3, [r2, #0]
    state = STATE_CODE_START_OF_FRAME_0;
 800086e:	4b07      	ldr	r3, [pc, #28]	@ (800088c <protocol_init+0x2c>)
 8000870:	2200      	movs	r2, #0
 8000872:	701a      	strb	r2, [r3, #0]
    global_last_req_tick = HAL_GetTick();
 8000874:	f000 fe38 	bl	80014e8 <HAL_GetTick>
 8000878:	4603      	mov	r3, r0
 800087a:	4a05      	ldr	r2, [pc, #20]	@ (8000890 <protocol_init+0x30>)
 800087c:	6013      	str	r3, [r2, #0]
}
 800087e:	bf00      	nop
 8000880:	3708      	adds	r7, #8
 8000882:	46bd      	mov	sp, r7
 8000884:	bd80      	pop	{r7, pc}
 8000886:	bf00      	nop
 8000888:	200000f4 	.word	0x200000f4
 800088c:	20000105 	.word	0x20000105
 8000890:	20000100 	.word	0x20000100

08000894 <protocol_start_uart_rx>:

// Ready to receive data
void protocol_start_uart_rx(void)
{
 8000894:	b580      	push	{r7, lr}
 8000896:	af00      	add	r7, sp, #0
    HAL_UART_Receive_IT(global_hlpuart, &global_rx_byte, 1);
 8000898:	4b04      	ldr	r3, [pc, #16]	@ (80008ac <protocol_start_uart_rx+0x18>)
 800089a:	681b      	ldr	r3, [r3, #0]
 800089c:	2201      	movs	r2, #1
 800089e:	4904      	ldr	r1, [pc, #16]	@ (80008b0 <protocol_start_uart_rx+0x1c>)
 80008a0:	4618      	mov	r0, r3
 80008a2:	f003 f8af 	bl	8003a04 <HAL_UART_Receive_IT>
}
 80008a6:	bf00      	nop
 80008a8:	bd80      	pop	{r7, pc}
 80008aa:	bf00      	nop
 80008ac:	200000f4 	.word	0x200000f4
 80008b0:	200000f8 	.word	0x200000f8

080008b4 <HAL_UART_RxCpltCallback>:

// LPUART Interrupt function
void HAL_UART_RxCpltCallback(UART_HandleTypeDef *hlpuart)
{
 80008b4:	b580      	push	{r7, lr}
 80008b6:	b082      	sub	sp, #8
 80008b8:	af00      	add	r7, sp, #0
 80008ba:	6078      	str	r0, [r7, #4]
    if (hlpuart == global_hlpuart)
 80008bc:	4b0a      	ldr	r3, [pc, #40]	@ (80008e8 <HAL_UART_RxCpltCallback+0x34>)
 80008be:	681b      	ldr	r3, [r3, #0]
 80008c0:	687a      	ldr	r2, [r7, #4]
 80008c2:	429a      	cmp	r2, r3
 80008c4:	d10b      	bne.n	80008de <HAL_UART_RxCpltCallback+0x2a>
    {
        protocol_uart_rx_byte(global_rx_byte);
 80008c6:	4b09      	ldr	r3, [pc, #36]	@ (80008ec <HAL_UART_RxCpltCallback+0x38>)
 80008c8:	781b      	ldrb	r3, [r3, #0]
 80008ca:	4618      	mov	r0, r3
 80008cc:	f000 f810 	bl	80008f0 <protocol_uart_rx_byte>
        HAL_UART_Receive_IT(global_hlpuart, &global_rx_byte, 1);
 80008d0:	4b05      	ldr	r3, [pc, #20]	@ (80008e8 <HAL_UART_RxCpltCallback+0x34>)
 80008d2:	681b      	ldr	r3, [r3, #0]
 80008d4:	2201      	movs	r2, #1
 80008d6:	4905      	ldr	r1, [pc, #20]	@ (80008ec <HAL_UART_RxCpltCallback+0x38>)
 80008d8:	4618      	mov	r0, r3
 80008da:	f003 f893 	bl	8003a04 <HAL_UART_Receive_IT>
    }
}
 80008de:	bf00      	nop
 80008e0:	3708      	adds	r7, #8
 80008e2:	46bd      	mov	sp, r7
 80008e4:	bd80      	pop	{r7, pc}
 80008e6:	bf00      	nop
 80008e8:	200000f4 	.word	0x200000f4
 80008ec:	200000f8 	.word	0x200000f8

080008f0 <protocol_uart_rx_byte>:

// Message analysis
void protocol_uart_rx_byte(uint8_t message_byte)
{
 80008f0:	b580      	push	{r7, lr}
 80008f2:	b082      	sub	sp, #8
 80008f4:	af00      	add	r7, sp, #0
 80008f6:	4603      	mov	r3, r0
 80008f8:	71fb      	strb	r3, [r7, #7]
    switch (state)
 80008fa:	4b54      	ldr	r3, [pc, #336]	@ (8000a4c <protocol_uart_rx_byte+0x15c>)
 80008fc:	781b      	ldrb	r3, [r3, #0]
 80008fe:	2b09      	cmp	r3, #9
 8000900:	f200 80a0 	bhi.w	8000a44 <protocol_uart_rx_byte+0x154>
 8000904:	a201      	add	r2, pc, #4	@ (adr r2, 800090c <protocol_uart_rx_byte+0x1c>)
 8000906:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800090a:	bf00      	nop
 800090c:	08000935 	.word	0x08000935
 8000910:	08000949 	.word	0x08000949
 8000914:	0800095b 	.word	0x0800095b
 8000918:	08000969 	.word	0x08000969
 800091c:	08000979 	.word	0x08000979
 8000920:	08000997 	.word	0x08000997
 8000924:	080009a7 	.word	0x080009a7
 8000928:	080009e9 	.word	0x080009e9
 800092c:	08000a11 	.word	0x08000a11
 8000930:	08000a21 	.word	0x08000a21
    {
    case STATE_CODE_START_OF_FRAME_0:
        state = (message_byte == CODE_START_OF_FRAME_0) ? STATE_CODE_START_OF_FRAME_1 : STATE_CODE_START_OF_FRAME_0;
 8000934:	79fb      	ldrb	r3, [r7, #7]
 8000936:	2baa      	cmp	r3, #170	@ 0xaa
 8000938:	bf0c      	ite	eq
 800093a:	2301      	moveq	r3, #1
 800093c:	2300      	movne	r3, #0
 800093e:	b2db      	uxtb	r3, r3
 8000940:	461a      	mov	r2, r3
 8000942:	4b42      	ldr	r3, [pc, #264]	@ (8000a4c <protocol_uart_rx_byte+0x15c>)
 8000944:	701a      	strb	r2, [r3, #0]
        break;
 8000946:	e07d      	b.n	8000a44 <protocol_uart_rx_byte+0x154>

    case STATE_CODE_START_OF_FRAME_1:
        state = (message_byte == CODE_START_OF_FRAME_1) ? STATE_DATA_TYPE : STATE_CODE_START_OF_FRAME_0;
 8000948:	79fb      	ldrb	r3, [r7, #7]
 800094a:	2b55      	cmp	r3, #85	@ 0x55
 800094c:	d101      	bne.n	8000952 <protocol_uart_rx_byte+0x62>
 800094e:	2202      	movs	r2, #2
 8000950:	e000      	b.n	8000954 <protocol_uart_rx_byte+0x64>
 8000952:	2200      	movs	r2, #0
 8000954:	4b3d      	ldr	r3, [pc, #244]	@ (8000a4c <protocol_uart_rx_byte+0x15c>)
 8000956:	701a      	strb	r2, [r3, #0]
        break;
 8000958:	e074      	b.n	8000a44 <protocol_uart_rx_byte+0x154>

    case STATE_DATA_TYPE:
        data_type = message_byte;
 800095a:	4a3d      	ldr	r2, [pc, #244]	@ (8000a50 <protocol_uart_rx_byte+0x160>)
 800095c:	79fb      	ldrb	r3, [r7, #7]
 800095e:	7013      	strb	r3, [r2, #0]
        state = STATE_SEQUENCE_0;
 8000960:	4b3a      	ldr	r3, [pc, #232]	@ (8000a4c <protocol_uart_rx_byte+0x15c>)
 8000962:	2203      	movs	r2, #3
 8000964:	701a      	strb	r2, [r3, #0]
        break;
 8000966:	e06d      	b.n	8000a44 <protocol_uart_rx_byte+0x154>

    case STATE_SEQUENCE_0:
        message_sequence = message_byte;
 8000968:	79fb      	ldrb	r3, [r7, #7]
 800096a:	b29a      	uxth	r2, r3
 800096c:	4b39      	ldr	r3, [pc, #228]	@ (8000a54 <protocol_uart_rx_byte+0x164>)
 800096e:	801a      	strh	r2, [r3, #0]
        state = STATE_SEQUENCE_1;
 8000970:	4b36      	ldr	r3, [pc, #216]	@ (8000a4c <protocol_uart_rx_byte+0x15c>)
 8000972:	2204      	movs	r2, #4
 8000974:	701a      	strb	r2, [r3, #0]
        break;
 8000976:	e065      	b.n	8000a44 <protocol_uart_rx_byte+0x154>

    case STATE_SEQUENCE_1:
        message_sequence |= ((uint16_t)message_byte << 8);
 8000978:	79fb      	ldrb	r3, [r7, #7]
 800097a:	021b      	lsls	r3, r3, #8
 800097c:	b21a      	sxth	r2, r3
 800097e:	4b35      	ldr	r3, [pc, #212]	@ (8000a54 <protocol_uart_rx_byte+0x164>)
 8000980:	881b      	ldrh	r3, [r3, #0]
 8000982:	b21b      	sxth	r3, r3
 8000984:	4313      	orrs	r3, r2
 8000986:	b21b      	sxth	r3, r3
 8000988:	b29a      	uxth	r2, r3
 800098a:	4b32      	ldr	r3, [pc, #200]	@ (8000a54 <protocol_uart_rx_byte+0x164>)
 800098c:	801a      	strh	r2, [r3, #0]
        state = STATE_LENGTH_0;
 800098e:	4b2f      	ldr	r3, [pc, #188]	@ (8000a4c <protocol_uart_rx_byte+0x15c>)
 8000990:	2205      	movs	r2, #5
 8000992:	701a      	strb	r2, [r3, #0]
        break;
 8000994:	e056      	b.n	8000a44 <protocol_uart_rx_byte+0x154>

    case STATE_LENGTH_0:
        message_length = message_byte;
 8000996:	79fb      	ldrb	r3, [r7, #7]
 8000998:	b29a      	uxth	r2, r3
 800099a:	4b2f      	ldr	r3, [pc, #188]	@ (8000a58 <protocol_uart_rx_byte+0x168>)
 800099c:	801a      	strh	r2, [r3, #0]
        state = STATE_LENGTH_1;
 800099e:	4b2b      	ldr	r3, [pc, #172]	@ (8000a4c <protocol_uart_rx_byte+0x15c>)
 80009a0:	2206      	movs	r2, #6
 80009a2:	701a      	strb	r2, [r3, #0]
        break;
 80009a4:	e04e      	b.n	8000a44 <protocol_uart_rx_byte+0x154>

    case STATE_LENGTH_1:
        message_length |= ((uint16_t)message_byte << 8);
 80009a6:	79fb      	ldrb	r3, [r7, #7]
 80009a8:	021b      	lsls	r3, r3, #8
 80009aa:	b21a      	sxth	r2, r3
 80009ac:	4b2a      	ldr	r3, [pc, #168]	@ (8000a58 <protocol_uart_rx_byte+0x168>)
 80009ae:	881b      	ldrh	r3, [r3, #0]
 80009b0:	b21b      	sxth	r3, r3
 80009b2:	4313      	orrs	r3, r2
 80009b4:	b21b      	sxth	r3, r3
 80009b6:	b29a      	uxth	r2, r3
 80009b8:	4b27      	ldr	r3, [pc, #156]	@ (8000a58 <protocol_uart_rx_byte+0x168>)
 80009ba:	801a      	strh	r2, [r3, #0]
        message_counter = 0;
 80009bc:	4b27      	ldr	r3, [pc, #156]	@ (8000a5c <protocol_uart_rx_byte+0x16c>)
 80009be:	2200      	movs	r2, #0
 80009c0:	801a      	strh	r2, [r3, #0]

        // If the message is longer than the data buffer, throw it away.
        if (message_length > sizeof(data)) {
 80009c2:	4b25      	ldr	r3, [pc, #148]	@ (8000a58 <protocol_uart_rx_byte+0x168>)
 80009c4:	881b      	ldrh	r3, [r3, #0]
 80009c6:	f5b3 7fc9 	cmp.w	r3, #402	@ 0x192
 80009ca:	d303      	bcc.n	80009d4 <protocol_uart_rx_byte+0xe4>
            state = STATE_CODE_START_OF_FRAME_0;
 80009cc:	4b1f      	ldr	r3, [pc, #124]	@ (8000a4c <protocol_uart_rx_byte+0x15c>)
 80009ce:	2200      	movs	r2, #0
 80009d0:	701a      	strb	r2, [r3, #0]
        } else {
            state = (message_length == 0) ? STATE_CRC_0 : STATE_DATA;
        }
        break;
 80009d2:	e037      	b.n	8000a44 <protocol_uart_rx_byte+0x154>
            state = (message_length == 0) ? STATE_CRC_0 : STATE_DATA;
 80009d4:	4b20      	ldr	r3, [pc, #128]	@ (8000a58 <protocol_uart_rx_byte+0x168>)
 80009d6:	881b      	ldrh	r3, [r3, #0]
 80009d8:	2b00      	cmp	r3, #0
 80009da:	d101      	bne.n	80009e0 <protocol_uart_rx_byte+0xf0>
 80009dc:	2208      	movs	r2, #8
 80009de:	e000      	b.n	80009e2 <protocol_uart_rx_byte+0xf2>
 80009e0:	2207      	movs	r2, #7
 80009e2:	4b1a      	ldr	r3, [pc, #104]	@ (8000a4c <protocol_uart_rx_byte+0x15c>)
 80009e4:	701a      	strb	r2, [r3, #0]
        break;
 80009e6:	e02d      	b.n	8000a44 <protocol_uart_rx_byte+0x154>

    case STATE_DATA:
        data[message_counter++] = message_byte;
 80009e8:	4b1c      	ldr	r3, [pc, #112]	@ (8000a5c <protocol_uart_rx_byte+0x16c>)
 80009ea:	881b      	ldrh	r3, [r3, #0]
 80009ec:	1c5a      	adds	r2, r3, #1
 80009ee:	b291      	uxth	r1, r2
 80009f0:	4a1a      	ldr	r2, [pc, #104]	@ (8000a5c <protocol_uart_rx_byte+0x16c>)
 80009f2:	8011      	strh	r1, [r2, #0]
 80009f4:	4619      	mov	r1, r3
 80009f6:	4a1a      	ldr	r2, [pc, #104]	@ (8000a60 <protocol_uart_rx_byte+0x170>)
 80009f8:	79fb      	ldrb	r3, [r7, #7]
 80009fa:	5453      	strb	r3, [r2, r1]
        if (message_counter >= message_length)
 80009fc:	4b17      	ldr	r3, [pc, #92]	@ (8000a5c <protocol_uart_rx_byte+0x16c>)
 80009fe:	881a      	ldrh	r2, [r3, #0]
 8000a00:	4b15      	ldr	r3, [pc, #84]	@ (8000a58 <protocol_uart_rx_byte+0x168>)
 8000a02:	881b      	ldrh	r3, [r3, #0]
 8000a04:	429a      	cmp	r2, r3
 8000a06:	d31c      	bcc.n	8000a42 <protocol_uart_rx_byte+0x152>
            state = STATE_CRC_0;
 8000a08:	4b10      	ldr	r3, [pc, #64]	@ (8000a4c <protocol_uart_rx_byte+0x15c>)
 8000a0a:	2208      	movs	r2, #8
 8000a0c:	701a      	strb	r2, [r3, #0]
        break;
 8000a0e:	e018      	b.n	8000a42 <protocol_uart_rx_byte+0x152>

    case STATE_CRC_0:
        crc = message_byte;
 8000a10:	79fb      	ldrb	r3, [r7, #7]
 8000a12:	b29a      	uxth	r2, r3
 8000a14:	4b13      	ldr	r3, [pc, #76]	@ (8000a64 <protocol_uart_rx_byte+0x174>)
 8000a16:	801a      	strh	r2, [r3, #0]
        state = STATE_CRC_1;
 8000a18:	4b0c      	ldr	r3, [pc, #48]	@ (8000a4c <protocol_uart_rx_byte+0x15c>)
 8000a1a:	2209      	movs	r2, #9
 8000a1c:	701a      	strb	r2, [r3, #0]
        break;
 8000a1e:	e011      	b.n	8000a44 <protocol_uart_rx_byte+0x154>

    case STATE_CRC_1:
        crc |= ((uint16_t)message_byte << 8);
 8000a20:	79fb      	ldrb	r3, [r7, #7]
 8000a22:	021b      	lsls	r3, r3, #8
 8000a24:	b21a      	sxth	r2, r3
 8000a26:	4b0f      	ldr	r3, [pc, #60]	@ (8000a64 <protocol_uart_rx_byte+0x174>)
 8000a28:	881b      	ldrh	r3, [r3, #0]
 8000a2a:	b21b      	sxth	r3, r3
 8000a2c:	4313      	orrs	r3, r2
 8000a2e:	b21b      	sxth	r3, r3
 8000a30:	b29a      	uxth	r2, r3
 8000a32:	4b0c      	ldr	r3, [pc, #48]	@ (8000a64 <protocol_uart_rx_byte+0x174>)
 8000a34:	801a      	strh	r2, [r3, #0]
        handle_message();
 8000a36:	f000 f817 	bl	8000a68 <handle_message>
        state = STATE_CODE_START_OF_FRAME_0;
 8000a3a:	4b04      	ldr	r3, [pc, #16]	@ (8000a4c <protocol_uart_rx_byte+0x15c>)
 8000a3c:	2200      	movs	r2, #0
 8000a3e:	701a      	strb	r2, [r3, #0]
        break;
 8000a40:	e000      	b.n	8000a44 <protocol_uart_rx_byte+0x154>
        break;
 8000a42:	bf00      	nop
    }
}
 8000a44:	bf00      	nop
 8000a46:	3708      	adds	r7, #8
 8000a48:	46bd      	mov	sp, r7
 8000a4a:	bd80      	pop	{r7, pc}
 8000a4c:	20000105 	.word	0x20000105
 8000a50:	20000106 	.word	0x20000106
 8000a54:	20000108 	.word	0x20000108
 8000a58:	2000010a 	.word	0x2000010a
 8000a5c:	2000010c 	.word	0x2000010c
 8000a60:	20000110 	.word	0x20000110
 8000a64:	200002a2 	.word	0x200002a2

08000a68 <handle_message>:

static void handle_message(void)
{
 8000a68:	b580      	push	{r7, lr}
 8000a6a:	b082      	sub	sp, #8
 8000a6c:	af00      	add	r7, sp, #0
    uint8_t header_without_sof[5];
    header_without_sof[0] = data_type;
 8000a6e:	4b4e      	ldr	r3, [pc, #312]	@ (8000ba8 <handle_message+0x140>)
 8000a70:	781b      	ldrb	r3, [r3, #0]
 8000a72:	703b      	strb	r3, [r7, #0]
    header_without_sof[1] = (uint8_t)(message_sequence & 0xFF);
 8000a74:	4b4d      	ldr	r3, [pc, #308]	@ (8000bac <handle_message+0x144>)
 8000a76:	881b      	ldrh	r3, [r3, #0]
 8000a78:	b2db      	uxtb	r3, r3
 8000a7a:	707b      	strb	r3, [r7, #1]
    header_without_sof[2] = (uint8_t)(message_sequence >> 8);
 8000a7c:	4b4b      	ldr	r3, [pc, #300]	@ (8000bac <handle_message+0x144>)
 8000a7e:	881b      	ldrh	r3, [r3, #0]
 8000a80:	0a1b      	lsrs	r3, r3, #8
 8000a82:	b29b      	uxth	r3, r3
 8000a84:	b2db      	uxtb	r3, r3
 8000a86:	70bb      	strb	r3, [r7, #2]
    header_without_sof[3] = (uint8_t)(message_length & 0xFF);
 8000a88:	4b49      	ldr	r3, [pc, #292]	@ (8000bb0 <handle_message+0x148>)
 8000a8a:	881b      	ldrh	r3, [r3, #0]
 8000a8c:	b2db      	uxtb	r3, r3
 8000a8e:	70fb      	strb	r3, [r7, #3]
    header_without_sof[4] = (uint8_t)(message_length >> 8);
 8000a90:	4b47      	ldr	r3, [pc, #284]	@ (8000bb0 <handle_message+0x148>)
 8000a92:	881b      	ldrh	r3, [r3, #0]
 8000a94:	0a1b      	lsrs	r3, r3, #8
 8000a96:	b29b      	uxth	r3, r3
 8000a98:	b2db      	uxtb	r3, r3
 8000a9a:	713b      	strb	r3, [r7, #4]

    // calculate crc
    uint16_t crc_calculated = 0xFFFF;
 8000a9c:	f64f 73ff 	movw	r3, #65535	@ 0xffff
 8000aa0:	80fb      	strh	r3, [r7, #6]
    crc_calculated = crc16_ccitt_update(crc_calculated, &header_without_sof, 5);
 8000aa2:	4639      	mov	r1, r7
 8000aa4:	88fb      	ldrh	r3, [r7, #6]
 8000aa6:	2205      	movs	r2, #5
 8000aa8:	4618      	mov	r0, r3
 8000aaa:	f7ff fe9b 	bl	80007e4 <crc16_ccitt_update>
 8000aae:	4603      	mov	r3, r0
 8000ab0:	80fb      	strh	r3, [r7, #6]
    if (message_length && data) {
 8000ab2:	4b3f      	ldr	r3, [pc, #252]	@ (8000bb0 <handle_message+0x148>)
 8000ab4:	881b      	ldrh	r3, [r3, #0]
 8000ab6:	2b00      	cmp	r3, #0
 8000ab8:	d008      	beq.n	8000acc <handle_message+0x64>
    	crc_calculated = crc16_ccitt_update(crc_calculated, data, message_length);
 8000aba:	4b3d      	ldr	r3, [pc, #244]	@ (8000bb0 <handle_message+0x148>)
 8000abc:	881a      	ldrh	r2, [r3, #0]
 8000abe:	88fb      	ldrh	r3, [r7, #6]
 8000ac0:	493c      	ldr	r1, [pc, #240]	@ (8000bb4 <handle_message+0x14c>)
 8000ac2:	4618      	mov	r0, r3
 8000ac4:	f7ff fe8e 	bl	80007e4 <crc16_ccitt_update>
 8000ac8:	4603      	mov	r3, r0
 8000aca:	80fb      	strh	r3, [r7, #6]
	}

    // crc check, if fail: re-send request
    if (crc_calculated != crc)
 8000acc:	4b3a      	ldr	r3, [pc, #232]	@ (8000bb8 <handle_message+0x150>)
 8000ace:	881b      	ldrh	r3, [r3, #0]
 8000ad0:	88fa      	ldrh	r2, [r7, #6]
 8000ad2:	429a      	cmp	r2, r3
 8000ad4:	d00a      	beq.n	8000aec <handle_message+0x84>
    {
    	global_acknowledgement_status = 1;
 8000ad6:	4b39      	ldr	r3, [pc, #228]	@ (8000bbc <handle_message+0x154>)
 8000ad8:	2201      	movs	r2, #1
 8000ada:	701a      	strb	r2, [r3, #0]
		global_ack_sequence_number = message_sequence;
 8000adc:	4b33      	ldr	r3, [pc, #204]	@ (8000bac <handle_message+0x144>)
 8000ade:	881a      	ldrh	r2, [r3, #0]
 8000ae0:	4b37      	ldr	r3, [pc, #220]	@ (8000bc0 <handle_message+0x158>)
 8000ae2:	801a      	strh	r2, [r3, #0]
		global_flag_pending = 1;
 8000ae4:	4b37      	ldr	r3, [pc, #220]	@ (8000bc4 <handle_message+0x15c>)
 8000ae6:	2201      	movs	r2, #1
 8000ae8:	701a      	strb	r2, [r3, #0]
        return;
 8000aea:	e05a      	b.n	8000ba2 <handle_message+0x13a>
    }

    if (data_type == CODE_FINISH)
 8000aec:	4b2e      	ldr	r3, [pc, #184]	@ (8000ba8 <handle_message+0x140>)
 8000aee:	781b      	ldrb	r3, [r3, #0]
 8000af0:	2b04      	cmp	r3, #4
 8000af2:	d103      	bne.n	8000afc <handle_message+0x94>
    {
    	protocol_set_idle(1);
 8000af4:	2001      	movs	r0, #1
 8000af6:	f000 f8ef 	bl	8000cd8 <protocol_set_idle>
        return;
 8000afa:	e052      	b.n	8000ba2 <handle_message+0x13a>
    }

    // Data
    if (data_type != CODE_DATA)
 8000afc:	4b2a      	ldr	r3, [pc, #168]	@ (8000ba8 <handle_message+0x140>)
 8000afe:	781b      	ldrb	r3, [r3, #0]
 8000b00:	2b02      	cmp	r3, #2
 8000b02:	d14d      	bne.n	8000ba0 <handle_message+0x138>
        return;

    // Length check, if fail: re-send request
    if (message_length != EXPECTED_LENGTH)
 8000b04:	4b2a      	ldr	r3, [pc, #168]	@ (8000bb0 <handle_message+0x148>)
 8000b06:	881b      	ldrh	r3, [r3, #0]
 8000b08:	f240 1291 	movw	r2, #401	@ 0x191
 8000b0c:	4293      	cmp	r3, r2
 8000b0e:	d00a      	beq.n	8000b26 <handle_message+0xbe>
    {
    	global_acknowledgement_status = 1;
 8000b10:	4b2a      	ldr	r3, [pc, #168]	@ (8000bbc <handle_message+0x154>)
 8000b12:	2201      	movs	r2, #1
 8000b14:	701a      	strb	r2, [r3, #0]
		global_ack_sequence_number = message_sequence;
 8000b16:	4b25      	ldr	r3, [pc, #148]	@ (8000bac <handle_message+0x144>)
 8000b18:	881a      	ldrh	r2, [r3, #0]
 8000b1a:	4b29      	ldr	r3, [pc, #164]	@ (8000bc0 <handle_message+0x158>)
 8000b1c:	801a      	strh	r2, [r3, #0]
		global_flag_pending = 1;
 8000b1e:	4b29      	ldr	r3, [pc, #164]	@ (8000bc4 <handle_message+0x15c>)
 8000b20:	2201      	movs	r2, #1
 8000b22:	701a      	strb	r2, [r3, #0]
        return;
 8000b24:	e03d      	b.n	8000ba2 <handle_message+0x13a>
    }

    // Sequence check
    if (message_sequence == global_sequence_number)		// correct data
 8000b26:	4b21      	ldr	r3, [pc, #132]	@ (8000bac <handle_message+0x144>)
 8000b28:	881a      	ldrh	r2, [r3, #0]
 8000b2a:	4b27      	ldr	r3, [pc, #156]	@ (8000bc8 <handle_message+0x160>)
 8000b2c:	881b      	ldrh	r3, [r3, #0]
 8000b2e:	b29b      	uxth	r3, r3
 8000b30:	429a      	cmp	r2, r3
 8000b32:	d118      	bne.n	8000b66 <handle_message+0xfe>
    {
        // Expected new packet
    	label = data[0];
 8000b34:	4b1f      	ldr	r3, [pc, #124]	@ (8000bb4 <handle_message+0x14c>)
 8000b36:	781a      	ldrb	r2, [r3, #0]
 8000b38:	4b24      	ldr	r3, [pc, #144]	@ (8000bcc <handle_message+0x164>)
 8000b3a:	701a      	strb	r2, [r3, #0]
        save_store_vector(&data[1], EXPECTED_LENGTH - 1);
 8000b3c:	f44f 71c8 	mov.w	r1, #400	@ 0x190
 8000b40:	4823      	ldr	r0, [pc, #140]	@ (8000bd0 <handle_message+0x168>)
 8000b42:	f000 f951 	bl	8000de8 <save_store_vector>
        HAL_GPIO_TogglePin(GPIOB, GPIO_PIN_5);
 8000b46:	2120      	movs	r1, #32
 8000b48:	4822      	ldr	r0, [pc, #136]	@ (8000bd4 <handle_message+0x16c>)
 8000b4a:	f001 f85f 	bl	8001c0c <HAL_GPIO_TogglePin>

        global_acknowledgement_status = 0;
 8000b4e:	4b1b      	ldr	r3, [pc, #108]	@ (8000bbc <handle_message+0x154>)
 8000b50:	2200      	movs	r2, #0
 8000b52:	701a      	strb	r2, [r3, #0]
        global_ack_sequence_number = global_sequence_number;
 8000b54:	4b1c      	ldr	r3, [pc, #112]	@ (8000bc8 <handle_message+0x160>)
 8000b56:	881b      	ldrh	r3, [r3, #0]
 8000b58:	b29a      	uxth	r2, r3
 8000b5a:	4b19      	ldr	r3, [pc, #100]	@ (8000bc0 <handle_message+0x158>)
 8000b5c:	801a      	strh	r2, [r3, #0]
        global_flag_pending = 1;
 8000b5e:	4b19      	ldr	r3, [pc, #100]	@ (8000bc4 <handle_message+0x15c>)
 8000b60:	2201      	movs	r2, #1
 8000b62:	701a      	strb	r2, [r3, #0]
        return;
 8000b64:	e01d      	b.n	8000ba2 <handle_message+0x13a>
    }

    // old package, send acknowledgement again but not store it.
    if (message_sequence < global_sequence_number)
 8000b66:	4b11      	ldr	r3, [pc, #68]	@ (8000bac <handle_message+0x144>)
 8000b68:	881a      	ldrh	r2, [r3, #0]
 8000b6a:	4b17      	ldr	r3, [pc, #92]	@ (8000bc8 <handle_message+0x160>)
 8000b6c:	881b      	ldrh	r3, [r3, #0]
 8000b6e:	b29b      	uxth	r3, r3
 8000b70:	429a      	cmp	r2, r3
 8000b72:	d20a      	bcs.n	8000b8a <handle_message+0x122>
    {
        global_acknowledgement_status = 0;
 8000b74:	4b11      	ldr	r3, [pc, #68]	@ (8000bbc <handle_message+0x154>)
 8000b76:	2200      	movs	r2, #0
 8000b78:	701a      	strb	r2, [r3, #0]
        global_ack_sequence_number = message_sequence;
 8000b7a:	4b0c      	ldr	r3, [pc, #48]	@ (8000bac <handle_message+0x144>)
 8000b7c:	881a      	ldrh	r2, [r3, #0]
 8000b7e:	4b10      	ldr	r3, [pc, #64]	@ (8000bc0 <handle_message+0x158>)
 8000b80:	801a      	strh	r2, [r3, #0]
        global_flag_pending = 1;
 8000b82:	4b10      	ldr	r3, [pc, #64]	@ (8000bc4 <handle_message+0x15c>)
 8000b84:	2201      	movs	r2, #1
 8000b86:	701a      	strb	r2, [r3, #0]
        return;
 8000b88:	e00b      	b.n	8000ba2 <handle_message+0x13a>
    }

    // Other cases
    global_acknowledgement_status = 1;
 8000b8a:	4b0c      	ldr	r3, [pc, #48]	@ (8000bbc <handle_message+0x154>)
 8000b8c:	2201      	movs	r2, #1
 8000b8e:	701a      	strb	r2, [r3, #0]
    global_ack_sequence_number = message_sequence;
 8000b90:	4b06      	ldr	r3, [pc, #24]	@ (8000bac <handle_message+0x144>)
 8000b92:	881a      	ldrh	r2, [r3, #0]
 8000b94:	4b0a      	ldr	r3, [pc, #40]	@ (8000bc0 <handle_message+0x158>)
 8000b96:	801a      	strh	r2, [r3, #0]
    global_flag_pending = 1;
 8000b98:	4b0a      	ldr	r3, [pc, #40]	@ (8000bc4 <handle_message+0x15c>)
 8000b9a:	2201      	movs	r2, #1
 8000b9c:	701a      	strb	r2, [r3, #0]
 8000b9e:	e000      	b.n	8000ba2 <handle_message+0x13a>
        return;
 8000ba0:	bf00      	nop
}
 8000ba2:	3708      	adds	r7, #8
 8000ba4:	46bd      	mov	sp, r7
 8000ba6:	bd80      	pop	{r7, pc}
 8000ba8:	20000106 	.word	0x20000106
 8000bac:	20000108 	.word	0x20000108
 8000bb0:	2000010a 	.word	0x2000010a
 8000bb4:	20000110 	.word	0x20000110
 8000bb8:	200002a2 	.word	0x200002a2
 8000bbc:	200000fa 	.word	0x200000fa
 8000bc0:	200000fe 	.word	0x200000fe
 8000bc4:	200000f9 	.word	0x200000f9
 8000bc8:	200000fc 	.word	0x200000fc
 8000bcc:	2000010e 	.word	0x2000010e
 8000bd0:	20000111 	.word	0x20000111
 8000bd4:	48000400 	.word	0x48000400

08000bd8 <send_frame>:

// send message: start of frame - type - sequence - sequence - data - crc
static void send_frame(uint8_t type, uint16_t sequence, const uint8_t *data, uint16_t length)
{
 8000bd8:	b580      	push	{r7, lr}
 8000bda:	b088      	sub	sp, #32
 8000bdc:	af00      	add	r7, sp, #0
 8000bde:	60ba      	str	r2, [r7, #8]
 8000be0:	461a      	mov	r2, r3
 8000be2:	4603      	mov	r3, r0
 8000be4:	73fb      	strb	r3, [r7, #15]
 8000be6:	460b      	mov	r3, r1
 8000be8:	81bb      	strh	r3, [r7, #12]
 8000bea:	4613      	mov	r3, r2
 8000bec:	80fb      	strh	r3, [r7, #6]
    uint8_t header[7];
    header[0] = CODE_START_OF_FRAME_0;
 8000bee:	23aa      	movs	r3, #170	@ 0xaa
 8000bf0:	753b      	strb	r3, [r7, #20]
    header[1] = CODE_START_OF_FRAME_1;
 8000bf2:	2355      	movs	r3, #85	@ 0x55
 8000bf4:	757b      	strb	r3, [r7, #21]
    header[2] = type;
 8000bf6:	7bfb      	ldrb	r3, [r7, #15]
 8000bf8:	75bb      	strb	r3, [r7, #22]
    header[3] = (uint8_t)(sequence & 0xFF);
 8000bfa:	89bb      	ldrh	r3, [r7, #12]
 8000bfc:	b2db      	uxtb	r3, r3
 8000bfe:	75fb      	strb	r3, [r7, #23]
    header[4] = (uint8_t)(sequence >> 8);
 8000c00:	89bb      	ldrh	r3, [r7, #12]
 8000c02:	0a1b      	lsrs	r3, r3, #8
 8000c04:	b29b      	uxth	r3, r3
 8000c06:	b2db      	uxtb	r3, r3
 8000c08:	763b      	strb	r3, [r7, #24]
    header[5] = (uint8_t)(length & 0xFF);
 8000c0a:	88fb      	ldrh	r3, [r7, #6]
 8000c0c:	b2db      	uxtb	r3, r3
 8000c0e:	767b      	strb	r3, [r7, #25]
    header[6] = (uint8_t)(length >> 8);
 8000c10:	88fb      	ldrh	r3, [r7, #6]
 8000c12:	0a1b      	lsrs	r3, r3, #8
 8000c14:	b29b      	uxth	r3, r3
 8000c16:	b2db      	uxtb	r3, r3
 8000c18:	76bb      	strb	r3, [r7, #26]

    uint16_t crc = 0xFFFF;
 8000c1a:	f64f 73ff 	movw	r3, #65535	@ 0xffff
 8000c1e:	83fb      	strh	r3, [r7, #30]
    crc = crc16_ccitt_update(crc, &header[2], 5);
 8000c20:	f107 0314 	add.w	r3, r7, #20
 8000c24:	1c99      	adds	r1, r3, #2
 8000c26:	8bfb      	ldrh	r3, [r7, #30]
 8000c28:	2205      	movs	r2, #5
 8000c2a:	4618      	mov	r0, r3
 8000c2c:	f7ff fdda 	bl	80007e4 <crc16_ccitt_update>
 8000c30:	4603      	mov	r3, r0
 8000c32:	83fb      	strh	r3, [r7, #30]
    if (length && data) {
 8000c34:	88fb      	ldrh	r3, [r7, #6]
 8000c36:	2b00      	cmp	r3, #0
 8000c38:	d00a      	beq.n	8000c50 <send_frame+0x78>
 8000c3a:	68bb      	ldr	r3, [r7, #8]
 8000c3c:	2b00      	cmp	r3, #0
 8000c3e:	d007      	beq.n	8000c50 <send_frame+0x78>
    	crc = crc16_ccitt_update(crc, data, length);
 8000c40:	88fa      	ldrh	r2, [r7, #6]
 8000c42:	8bfb      	ldrh	r3, [r7, #30]
 8000c44:	68b9      	ldr	r1, [r7, #8]
 8000c46:	4618      	mov	r0, r3
 8000c48:	f7ff fdcc 	bl	80007e4 <crc16_ccitt_update>
 8000c4c:	4603      	mov	r3, r0
 8000c4e:	83fb      	strh	r3, [r7, #30]
	}
    uint8_t crcs[2] = { (uint8_t)(crc & 0xFF), (uint8_t)(crc >> 8) };
 8000c50:	8bfb      	ldrh	r3, [r7, #30]
 8000c52:	b2db      	uxtb	r3, r3
 8000c54:	743b      	strb	r3, [r7, #16]
 8000c56:	8bfb      	ldrh	r3, [r7, #30]
 8000c58:	0a1b      	lsrs	r3, r3, #8
 8000c5a:	b29b      	uxth	r3, r3
 8000c5c:	b2db      	uxtb	r3, r3
 8000c5e:	747b      	strb	r3, [r7, #17]

    HAL_UART_Transmit(global_hlpuart, header, sizeof(header), 1000);
 8000c60:	4b11      	ldr	r3, [pc, #68]	@ (8000ca8 <send_frame+0xd0>)
 8000c62:	6818      	ldr	r0, [r3, #0]
 8000c64:	f107 0114 	add.w	r1, r7, #20
 8000c68:	f44f 737a 	mov.w	r3, #1000	@ 0x3e8
 8000c6c:	2207      	movs	r2, #7
 8000c6e:	f002 fe3b 	bl	80038e8 <HAL_UART_Transmit>
    if (length && data)
 8000c72:	88fb      	ldrh	r3, [r7, #6]
 8000c74:	2b00      	cmp	r3, #0
 8000c76:	d00a      	beq.n	8000c8e <send_frame+0xb6>
 8000c78:	68bb      	ldr	r3, [r7, #8]
 8000c7a:	2b00      	cmp	r3, #0
 8000c7c:	d007      	beq.n	8000c8e <send_frame+0xb6>
        HAL_UART_Transmit(global_hlpuart, (uint8_t*)data, length, 1000);
 8000c7e:	4b0a      	ldr	r3, [pc, #40]	@ (8000ca8 <send_frame+0xd0>)
 8000c80:	6818      	ldr	r0, [r3, #0]
 8000c82:	88fa      	ldrh	r2, [r7, #6]
 8000c84:	f44f 737a 	mov.w	r3, #1000	@ 0x3e8
 8000c88:	68b9      	ldr	r1, [r7, #8]
 8000c8a:	f002 fe2d 	bl	80038e8 <HAL_UART_Transmit>
    HAL_UART_Transmit(global_hlpuart, crcs, 2, 1000);
 8000c8e:	4b06      	ldr	r3, [pc, #24]	@ (8000ca8 <send_frame+0xd0>)
 8000c90:	6818      	ldr	r0, [r3, #0]
 8000c92:	f107 0110 	add.w	r1, r7, #16
 8000c96:	f44f 737a 	mov.w	r3, #1000	@ 0x3e8
 8000c9a:	2202      	movs	r2, #2
 8000c9c:	f002 fe24 	bl	80038e8 <HAL_UART_Transmit>
}
 8000ca0:	bf00      	nop
 8000ca2:	3720      	adds	r7, #32
 8000ca4:	46bd      	mov	sp, r7
 8000ca6:	bd80      	pop	{r7, pc}
 8000ca8:	200000f4 	.word	0x200000f4

08000cac <protocol_send_req>:

// Send request (REQ(expected_seq))
void protocol_send_req(void)
{
 8000cac:	b580      	push	{r7, lr}
 8000cae:	af00      	add	r7, sp, #0
    send_frame(CODE_REQUEST_DATA, global_sequence_number, NULL, 0);
 8000cb0:	4b07      	ldr	r3, [pc, #28]	@ (8000cd0 <protocol_send_req+0x24>)
 8000cb2:	881b      	ldrh	r3, [r3, #0]
 8000cb4:	b299      	uxth	r1, r3
 8000cb6:	2300      	movs	r3, #0
 8000cb8:	2200      	movs	r2, #0
 8000cba:	2001      	movs	r0, #1
 8000cbc:	f7ff ff8c 	bl	8000bd8 <send_frame>
    global_last_req_tick = HAL_GetTick();
 8000cc0:	f000 fc12 	bl	80014e8 <HAL_GetTick>
 8000cc4:	4603      	mov	r3, r0
 8000cc6:	4a03      	ldr	r2, [pc, #12]	@ (8000cd4 <protocol_send_req+0x28>)
 8000cc8:	6013      	str	r3, [r2, #0]
}
 8000cca:	bf00      	nop
 8000ccc:	bd80      	pop	{r7, pc}
 8000cce:	bf00      	nop
 8000cd0:	200000fc 	.word	0x200000fc
 8000cd4:	20000100 	.word	0x20000100

08000cd8 <protocol_set_idle>:

// Idle state: without doing anything
void protocol_set_idle(uint8_t idle)
{
 8000cd8:	b580      	push	{r7, lr}
 8000cda:	b082      	sub	sp, #8
 8000cdc:	af00      	add	r7, sp, #0
 8000cde:	4603      	mov	r3, r0
 8000ce0:	71fb      	strb	r3, [r7, #7]
    protocol_idle = idle ? 1 : 0;
 8000ce2:	79fb      	ldrb	r3, [r7, #7]
 8000ce4:	2b00      	cmp	r3, #0
 8000ce6:	bf14      	ite	ne
 8000ce8:	2301      	movne	r3, #1
 8000cea:	2300      	moveq	r3, #0
 8000cec:	b2db      	uxtb	r3, r3
 8000cee:	461a      	mov	r2, r3
 8000cf0:	4b0a      	ldr	r3, [pc, #40]	@ (8000d1c <protocol_set_idle+0x44>)
 8000cf2:	701a      	strb	r2, [r3, #0]
    if (protocol_idle)
 8000cf4:	4b09      	ldr	r3, [pc, #36]	@ (8000d1c <protocol_set_idle+0x44>)
 8000cf6:	781b      	ldrb	r3, [r3, #0]
 8000cf8:	b2db      	uxtb	r3, r3
 8000cfa:	2b00      	cmp	r3, #0
 8000cfc:	d006      	beq.n	8000d0c <protocol_set_idle+0x34>
    {
        global_flag_pending = 0;
 8000cfe:	4b08      	ldr	r3, [pc, #32]	@ (8000d20 <protocol_set_idle+0x48>)
 8000d00:	2200      	movs	r2, #0
 8000d02:	701a      	strb	r2, [r3, #0]
        BSP_LED_On(LED_GREEN);
 8000d04:	2001      	movs	r0, #1
 8000d06:	f000 fa4b 	bl	80011a0 <BSP_LED_On>
    } else{
    	BSP_LED_Off(LED_GREEN);
    }
}
 8000d0a:	e002      	b.n	8000d12 <protocol_set_idle+0x3a>
    	BSP_LED_Off(LED_GREEN);
 8000d0c:	2001      	movs	r0, #1
 8000d0e:	f000 fa61 	bl	80011d4 <BSP_LED_Off>
}
 8000d12:	bf00      	nop
 8000d14:	3708      	adds	r7, #8
 8000d16:	46bd      	mov	sp, r7
 8000d18:	bd80      	pop	{r7, pc}
 8000d1a:	bf00      	nop
 8000d1c:	20000104 	.word	0x20000104
 8000d20:	200000f9 	.word	0x200000f9

08000d24 <protocol_send_end>:

// Shut down Python
void protocol_send_end(void)
{
 8000d24:	b580      	push	{r7, lr}
 8000d26:	af00      	add	r7, sp, #0
    send_frame(CODE_END, global_sequence_number, NULL, 0);
 8000d28:	4b04      	ldr	r3, [pc, #16]	@ (8000d3c <protocol_send_end+0x18>)
 8000d2a:	881b      	ldrh	r3, [r3, #0]
 8000d2c:	b299      	uxth	r1, r3
 8000d2e:	2300      	movs	r3, #0
 8000d30:	2200      	movs	r2, #0
 8000d32:	2005      	movs	r0, #5
 8000d34:	f7ff ff50 	bl	8000bd8 <send_frame>
}
 8000d38:	bf00      	nop
 8000d3a:	bd80      	pop	{r7, pc}
 8000d3c:	200000fc 	.word	0x200000fc

08000d40 <protocol_while>:

// Used in the while loop (call frequently)
void protocol_while(void)
{
 8000d40:	b580      	push	{r7, lr}
 8000d42:	b082      	sub	sp, #8
 8000d44:	af00      	add	r7, sp, #0
	// Idle: do nothing
	if (protocol_idle)
 8000d46:	4b22      	ldr	r3, [pc, #136]	@ (8000dd0 <protocol_while+0x90>)
 8000d48:	781b      	ldrb	r3, [r3, #0]
 8000d4a:	b2db      	uxtb	r3, r3
 8000d4c:	2b00      	cmp	r3, #0
 8000d4e:	d003      	beq.n	8000d58 <protocol_while+0x18>
	{
		global_flag_pending = 0;
 8000d50:	4b20      	ldr	r3, [pc, #128]	@ (8000dd4 <protocol_while+0x94>)
 8000d52:	2200      	movs	r2, #0
 8000d54:	701a      	strb	r2, [r3, #0]
		return;
 8000d56:	e038      	b.n	8000dca <protocol_while+0x8a>
	}

	// Periodically Re-send Request if the data does not arrive
    uint32_t now = HAL_GetTick();
 8000d58:	f000 fbc6 	bl	80014e8 <HAL_GetTick>
 8000d5c:	6078      	str	r0, [r7, #4]
    if ((uint32_t)(now - global_last_req_tick) >= REQ_WAITING_PERIOD)
 8000d5e:	4b1e      	ldr	r3, [pc, #120]	@ (8000dd8 <protocol_while+0x98>)
 8000d60:	681b      	ldr	r3, [r3, #0]
 8000d62:	687a      	ldr	r2, [r7, #4]
 8000d64:	1ad3      	subs	r3, r2, r3
 8000d66:	2b13      	cmp	r3, #19
 8000d68:	d901      	bls.n	8000d6e <protocol_while+0x2e>
    {
        protocol_send_req();
 8000d6a:	f7ff ff9f 	bl	8000cac <protocol_send_req>
    }

    // check acknowledgement flag
    if (!global_flag_pending)
 8000d6e:	4b19      	ldr	r3, [pc, #100]	@ (8000dd4 <protocol_while+0x94>)
 8000d70:	781b      	ldrb	r3, [r3, #0]
 8000d72:	b2db      	uxtb	r3, r3
 8000d74:	2b00      	cmp	r3, #0
 8000d76:	d027      	beq.n	8000dc8 <protocol_while+0x88>
        return;

    uint8_t status = global_acknowledgement_status;
 8000d78:	4b18      	ldr	r3, [pc, #96]	@ (8000ddc <protocol_while+0x9c>)
 8000d7a:	781b      	ldrb	r3, [r3, #0]
 8000d7c:	b2db      	uxtb	r3, r3
 8000d7e:	707b      	strb	r3, [r7, #1]
    uint16_t seq = global_ack_sequence_number;
 8000d80:	4b17      	ldr	r3, [pc, #92]	@ (8000de0 <protocol_while+0xa0>)
 8000d82:	881b      	ldrh	r3, [r3, #0]
 8000d84:	807b      	strh	r3, [r7, #2]

    send_frame(CODE_ACKNOWLEDGEMENT, seq, &status, 1);
 8000d86:	1c7a      	adds	r2, r7, #1
 8000d88:	8879      	ldrh	r1, [r7, #2]
 8000d8a:	2301      	movs	r3, #1
 8000d8c:	2003      	movs	r0, #3
 8000d8e:	f7ff ff23 	bl	8000bd8 <send_frame>

    if (status == 0 && seq == global_sequence_number)	// correct data received
 8000d92:	787b      	ldrb	r3, [r7, #1]
 8000d94:	2b00      	cmp	r3, #0
 8000d96:	d113      	bne.n	8000dc0 <protocol_while+0x80>
 8000d98:	4b12      	ldr	r3, [pc, #72]	@ (8000de4 <protocol_while+0xa4>)
 8000d9a:	881b      	ldrh	r3, [r3, #0]
 8000d9c:	b29b      	uxth	r3, r3
 8000d9e:	887a      	ldrh	r2, [r7, #2]
 8000da0:	429a      	cmp	r2, r3
 8000da2:	d10d      	bne.n	8000dc0 <protocol_while+0x80>
    {
        global_sequence_number++;
 8000da4:	4b0f      	ldr	r3, [pc, #60]	@ (8000de4 <protocol_while+0xa4>)
 8000da6:	881b      	ldrh	r3, [r3, #0]
 8000da8:	b29b      	uxth	r3, r3
 8000daa:	3301      	adds	r3, #1
 8000dac:	b29a      	uxth	r2, r3
 8000dae:	4b0d      	ldr	r3, [pc, #52]	@ (8000de4 <protocol_while+0xa4>)
 8000db0:	801a      	strh	r2, [r3, #0]
		if (!protocol_idle)			// Request next, if not idle
 8000db2:	4b07      	ldr	r3, [pc, #28]	@ (8000dd0 <protocol_while+0x90>)
 8000db4:	781b      	ldrb	r3, [r3, #0]
 8000db6:	b2db      	uxtb	r3, r3
 8000db8:	2b00      	cmp	r3, #0
 8000dba:	d101      	bne.n	8000dc0 <protocol_while+0x80>
		{
			protocol_send_req();
 8000dbc:	f7ff ff76 	bl	8000cac <protocol_send_req>
		}

    }
    global_flag_pending = 0;
 8000dc0:	4b04      	ldr	r3, [pc, #16]	@ (8000dd4 <protocol_while+0x94>)
 8000dc2:	2200      	movs	r2, #0
 8000dc4:	701a      	strb	r2, [r3, #0]
 8000dc6:	e000      	b.n	8000dca <protocol_while+0x8a>
        return;
 8000dc8:	bf00      	nop
}
 8000dca:	3708      	adds	r7, #8
 8000dcc:	46bd      	mov	sp, r7
 8000dce:	bd80      	pop	{r7, pc}
 8000dd0:	20000104 	.word	0x20000104
 8000dd4:	200000f9 	.word	0x200000f9
 8000dd8:	20000100 	.word	0x20000100
 8000ddc:	200000fa 	.word	0x200000fa
 8000de0:	200000fe 	.word	0x200000fe
 8000de4:	200000fc 	.word	0x200000fc

08000de8 <save_store_vector>:
#include <string.h>

double global_buf50[50];

void save_store_vector(const uint8_t *data, size_t len)
{
 8000de8:	b580      	push	{r7, lr}
 8000dea:	b082      	sub	sp, #8
 8000dec:	af00      	add	r7, sp, #0
 8000dee:	6078      	str	r0, [r7, #4]
 8000df0:	6039      	str	r1, [r7, #0]
    memcpy(global_buf50, data, len);
 8000df2:	683a      	ldr	r2, [r7, #0]
 8000df4:	6879      	ldr	r1, [r7, #4]
 8000df6:	4803      	ldr	r0, [pc, #12]	@ (8000e04 <save_store_vector+0x1c>)
 8000df8:	f004 fdc8 	bl	800598c <memcpy>
}
 8000dfc:	bf00      	nop
 8000dfe:	3708      	adds	r7, #8
 8000e00:	46bd      	mov	sp, r7
 8000e02:	bd80      	pop	{r7, pc}
 8000e04:	200002a8 	.word	0x200002a8

08000e08 <LL_AHB2_GRP1_EnableClock>:
{
 8000e08:	b480      	push	{r7}
 8000e0a:	b085      	sub	sp, #20
 8000e0c:	af00      	add	r7, sp, #0
 8000e0e:	6078      	str	r0, [r7, #4]
  SET_BIT(RCC->AHB2ENR, Periphs);
 8000e10:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 8000e14:	6cda      	ldr	r2, [r3, #76]	@ 0x4c
 8000e16:	f04f 41b0 	mov.w	r1, #1476395008	@ 0x58000000
 8000e1a:	687b      	ldr	r3, [r7, #4]
 8000e1c:	4313      	orrs	r3, r2
 8000e1e:	64cb      	str	r3, [r1, #76]	@ 0x4c
  tmpreg = READ_BIT(RCC->AHB2ENR, Periphs);
 8000e20:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 8000e24:	6cda      	ldr	r2, [r3, #76]	@ 0x4c
 8000e26:	687b      	ldr	r3, [r7, #4]
 8000e28:	4013      	ands	r3, r2
 8000e2a:	60fb      	str	r3, [r7, #12]
  (void)tmpreg;
 8000e2c:	68fb      	ldr	r3, [r7, #12]
}
 8000e2e:	bf00      	nop
 8000e30:	3714      	adds	r7, #20
 8000e32:	46bd      	mov	sp, r7
 8000e34:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000e38:	4770      	bx	lr

08000e3a <LL_APB1_GRP2_EnableClock>:
  *         @arg @ref LL_APB1_GRP2_PERIPH_LPTIM2
  * @note  (*) Not supported by all the devices
  * @retval None
  */
__STATIC_INLINE void LL_APB1_GRP2_EnableClock(uint32_t Periphs)
{
 8000e3a:	b480      	push	{r7}
 8000e3c:	b085      	sub	sp, #20
 8000e3e:	af00      	add	r7, sp, #0
 8000e40:	6078      	str	r0, [r7, #4]
  __IO uint32_t tmpreg;
  SET_BIT(RCC->APB1ENR2, Periphs);
 8000e42:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 8000e46:	6dda      	ldr	r2, [r3, #92]	@ 0x5c
 8000e48:	f04f 41b0 	mov.w	r1, #1476395008	@ 0x58000000
 8000e4c:	687b      	ldr	r3, [r7, #4]
 8000e4e:	4313      	orrs	r3, r2
 8000e50:	65cb      	str	r3, [r1, #92]	@ 0x5c
  /* Delay after an RCC peripheral clock enabling */
  tmpreg = READ_BIT(RCC->APB1ENR2, Periphs);
 8000e52:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 8000e56:	6dda      	ldr	r2, [r3, #92]	@ 0x5c
 8000e58:	687b      	ldr	r3, [r7, #4]
 8000e5a:	4013      	ands	r3, r2
 8000e5c:	60fb      	str	r3, [r7, #12]
  (void)tmpreg;
 8000e5e:	68fb      	ldr	r3, [r7, #12]
}
 8000e60:	bf00      	nop
 8000e62:	3714      	adds	r7, #20
 8000e64:	46bd      	mov	sp, r7
 8000e66:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000e6a:	4770      	bx	lr

08000e6c <HAL_MspInit>:
/* USER CODE END 0 */
/**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 8000e6c:	b480      	push	{r7}
 8000e6e:	af00      	add	r7, sp, #0
  /* System interrupt init*/

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 8000e70:	bf00      	nop
 8000e72:	46bd      	mov	sp, r7
 8000e74:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000e78:	4770      	bx	lr
	...

08000e7c <HAL_UART_MspInit>:
* This function configures the hardware resources used in this example
* @param huart: UART handle pointer
* @retval None
*/
void HAL_UART_MspInit(UART_HandleTypeDef* huart)
{
 8000e7c:	b580      	push	{r7, lr}
 8000e7e:	b09c      	sub	sp, #112	@ 0x70
 8000e80:	af00      	add	r7, sp, #0
 8000e82:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8000e84:	f107 035c 	add.w	r3, r7, #92	@ 0x5c
 8000e88:	2200      	movs	r2, #0
 8000e8a:	601a      	str	r2, [r3, #0]
 8000e8c:	605a      	str	r2, [r3, #4]
 8000e8e:	609a      	str	r2, [r3, #8]
 8000e90:	60da      	str	r2, [r3, #12]
 8000e92:	611a      	str	r2, [r3, #16]
  RCC_PeriphCLKInitTypeDef PeriphClkInitStruct = {0};
 8000e94:	f107 030c 	add.w	r3, r7, #12
 8000e98:	2250      	movs	r2, #80	@ 0x50
 8000e9a:	2100      	movs	r1, #0
 8000e9c:	4618      	mov	r0, r3
 8000e9e:	f004 fd49 	bl	8005934 <memset>
  if(huart->Instance==LPUART1)
 8000ea2:	687b      	ldr	r3, [r7, #4]
 8000ea4:	681b      	ldr	r3, [r3, #0]
 8000ea6:	4a19      	ldr	r2, [pc, #100]	@ (8000f0c <HAL_UART_MspInit+0x90>)
 8000ea8:	4293      	cmp	r3, r2
 8000eaa:	d12b      	bne.n	8000f04 <HAL_UART_MspInit+0x88>

  /* USER CODE END LPUART1_MspInit 0 */

  /** Initializes the peripherals clock
  */
    PeriphClkInitStruct.PeriphClockSelection = RCC_PERIPHCLK_LPUART1;
 8000eac:	2302      	movs	r3, #2
 8000eae:	60fb      	str	r3, [r7, #12]
    PeriphClkInitStruct.Lpuart1ClockSelection = RCC_LPUART1CLKSOURCE_PCLK1;
 8000eb0:	2300      	movs	r3, #0
 8000eb2:	62bb      	str	r3, [r7, #40]	@ 0x28
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInitStruct) != HAL_OK)
 8000eb4:	f107 030c 	add.w	r3, r7, #12
 8000eb8:	4618      	mov	r0, r3
 8000eba:	f002 fa1e 	bl	80032fa <HAL_RCCEx_PeriphCLKConfig>
 8000ebe:	4603      	mov	r3, r0
 8000ec0:	2b00      	cmp	r3, #0
 8000ec2:	d001      	beq.n	8000ec8 <HAL_UART_MspInit+0x4c>
    {
      Error_Handler();
 8000ec4:	f7ff fc88 	bl	80007d8 <Error_Handler>
    }

    /* Peripheral clock enable */
    __HAL_RCC_LPUART1_CLK_ENABLE();
 8000ec8:	2001      	movs	r0, #1
 8000eca:	f7ff ffb6 	bl	8000e3a <LL_APB1_GRP2_EnableClock>

    __HAL_RCC_GPIOC_CLK_ENABLE();
 8000ece:	2004      	movs	r0, #4
 8000ed0:	f7ff ff9a 	bl	8000e08 <LL_AHB2_GRP1_EnableClock>
    /**LPUART1 GPIO Configuration
    PC0     ------> LPUART1_RX
    PC1     ------> LPUART1_TX
    */
    GPIO_InitStruct.Pin = GPIO_PIN_0|GPIO_PIN_1;
 8000ed4:	2303      	movs	r3, #3
 8000ed6:	65fb      	str	r3, [r7, #92]	@ 0x5c
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8000ed8:	2302      	movs	r3, #2
 8000eda:	663b      	str	r3, [r7, #96]	@ 0x60
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000edc:	2300      	movs	r3, #0
 8000ede:	667b      	str	r3, [r7, #100]	@ 0x64
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8000ee0:	2300      	movs	r3, #0
 8000ee2:	66bb      	str	r3, [r7, #104]	@ 0x68
    GPIO_InitStruct.Alternate = GPIO_AF8_LPUART1;
 8000ee4:	2308      	movs	r3, #8
 8000ee6:	66fb      	str	r3, [r7, #108]	@ 0x6c
    HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 8000ee8:	f107 035c 	add.w	r3, r7, #92	@ 0x5c
 8000eec:	4619      	mov	r1, r3
 8000eee:	4808      	ldr	r0, [pc, #32]	@ (8000f10 <HAL_UART_MspInit+0x94>)
 8000ef0:	f000 fd04 	bl	80018fc <HAL_GPIO_Init>

    /* LPUART1 interrupt Init */
    HAL_NVIC_SetPriority(LPUART1_IRQn, 0, 0);
 8000ef4:	2200      	movs	r2, #0
 8000ef6:	2100      	movs	r1, #0
 8000ef8:	2025      	movs	r0, #37	@ 0x25
 8000efa:	f000 fc0c 	bl	8001716 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(LPUART1_IRQn);
 8000efe:	2025      	movs	r0, #37	@ 0x25
 8000f00:	f000 fc23 	bl	800174a <HAL_NVIC_EnableIRQ>

  /* USER CODE END LPUART1_MspInit 1 */

  }

}
 8000f04:	bf00      	nop
 8000f06:	3770      	adds	r7, #112	@ 0x70
 8000f08:	46bd      	mov	sp, r7
 8000f0a:	bd80      	pop	{r7, pc}
 8000f0c:	40008000 	.word	0x40008000
 8000f10:	48000800 	.word	0x48000800

08000f14 <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 8000f14:	b480      	push	{r7}
 8000f16:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
   while (1)
 8000f18:	bf00      	nop
 8000f1a:	e7fd      	b.n	8000f18 <NMI_Handler+0x4>

08000f1c <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 8000f1c:	b480      	push	{r7}
 8000f1e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 8000f20:	bf00      	nop
 8000f22:	e7fd      	b.n	8000f20 <HardFault_Handler+0x4>

08000f24 <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 8000f24:	b480      	push	{r7}
 8000f26:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 8000f28:	bf00      	nop
 8000f2a:	e7fd      	b.n	8000f28 <MemManage_Handler+0x4>

08000f2c <BusFault_Handler>:

/**
  * @brief This function handles Prefetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 8000f2c:	b480      	push	{r7}
 8000f2e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 8000f30:	bf00      	nop
 8000f32:	e7fd      	b.n	8000f30 <BusFault_Handler+0x4>

08000f34 <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 8000f34:	b480      	push	{r7}
 8000f36:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 8000f38:	bf00      	nop
 8000f3a:	e7fd      	b.n	8000f38 <UsageFault_Handler+0x4>

08000f3c <SVC_Handler>:

/**
  * @brief This function handles System service call via SWI instruction.
  */
void SVC_Handler(void)
{
 8000f3c:	b480      	push	{r7}
 8000f3e:	af00      	add	r7, sp, #0

  /* USER CODE END SVCall_IRQn 0 */
  /* USER CODE BEGIN SVCall_IRQn 1 */

  /* USER CODE END SVCall_IRQn 1 */
}
 8000f40:	bf00      	nop
 8000f42:	46bd      	mov	sp, r7
 8000f44:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000f48:	4770      	bx	lr

08000f4a <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 8000f4a:	b480      	push	{r7}
 8000f4c:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 8000f4e:	bf00      	nop
 8000f50:	46bd      	mov	sp, r7
 8000f52:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000f56:	4770      	bx	lr

08000f58 <PendSV_Handler>:

/**
  * @brief This function handles Pendable request for system service.
  */
void PendSV_Handler(void)
{
 8000f58:	b480      	push	{r7}
 8000f5a:	af00      	add	r7, sp, #0

  /* USER CODE END PendSV_IRQn 0 */
  /* USER CODE BEGIN PendSV_IRQn 1 */

  /* USER CODE END PendSV_IRQn 1 */
}
 8000f5c:	bf00      	nop
 8000f5e:	46bd      	mov	sp, r7
 8000f60:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000f64:	4770      	bx	lr

08000f66 <SysTick_Handler>:

/**
  * @brief This function handles System tick timer.
  */
void SysTick_Handler(void)
{
 8000f66:	b580      	push	{r7, lr}
 8000f68:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SysTick_IRQn 0 */

  /* USER CODE END SysTick_IRQn 0 */
  HAL_IncTick();
 8000f6a:	f000 faa9 	bl	80014c0 <HAL_IncTick>
  /* USER CODE BEGIN SysTick_IRQn 1 */

  /* USER CODE END SysTick_IRQn 1 */
}
 8000f6e:	bf00      	nop
 8000f70:	bd80      	pop	{r7, pc}

08000f72 <EXTI0_IRQHandler>:

/**
  * @brief This function handles EXTI line0 interrupt.
  */
void EXTI0_IRQHandler(void)
{
 8000f72:	b580      	push	{r7, lr}
 8000f74:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN EXTI0_IRQn 0 */

  /* USER CODE END EXTI0_IRQn 0 */
  HAL_GPIO_EXTI_IRQHandler(BUTTON_SW2_PIN);
 8000f76:	2001      	movs	r0, #1
 8000f78:	f000 fe62 	bl	8001c40 <HAL_GPIO_EXTI_IRQHandler>
  /* USER CODE BEGIN EXTI0_IRQn 1 */

  /* USER CODE END EXTI0_IRQn 1 */
}
 8000f7c:	bf00      	nop
 8000f7e:	bd80      	pop	{r7, pc}

08000f80 <EXTI1_IRQHandler>:

/**
  * @brief This function handles EXTI line1 interrupt.
  */
void EXTI1_IRQHandler(void)
{
 8000f80:	b580      	push	{r7, lr}
 8000f82:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN EXTI1_IRQn 0 */

  /* USER CODE END EXTI1_IRQn 0 */
  HAL_GPIO_EXTI_IRQHandler(BUTTON_SW3_PIN);
 8000f84:	2002      	movs	r0, #2
 8000f86:	f000 fe5b 	bl	8001c40 <HAL_GPIO_EXTI_IRQHandler>
  /* USER CODE BEGIN EXTI1_IRQn 1 */

  /* USER CODE END EXTI1_IRQn 1 */
}
 8000f8a:	bf00      	nop
 8000f8c:	bd80      	pop	{r7, pc}

08000f8e <EXTI4_IRQHandler>:

/**
  * @brief This function handles EXTI line4 interrupt.
  */
void EXTI4_IRQHandler(void)
{
 8000f8e:	b580      	push	{r7, lr}
 8000f90:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN EXTI4_IRQn 0 */

  /* USER CODE END EXTI4_IRQn 0 */
  HAL_GPIO_EXTI_IRQHandler(BUTTON_SW1_PIN);
 8000f92:	2010      	movs	r0, #16
 8000f94:	f000 fe54 	bl	8001c40 <HAL_GPIO_EXTI_IRQHandler>
  /* USER CODE BEGIN EXTI4_IRQn 1 */

  /* USER CODE END EXTI4_IRQn 1 */
}
 8000f98:	bf00      	nop
 8000f9a:	bd80      	pop	{r7, pc}

08000f9c <LPUART1_IRQHandler>:

/**
  * @brief This function handles LPUART1 global interrupt.
  */
void LPUART1_IRQHandler(void)
{
 8000f9c:	b580      	push	{r7, lr}
 8000f9e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN LPUART1_IRQn 0 */

  /* USER CODE END LPUART1_IRQn 0 */
  HAL_UART_IRQHandler(&hlpuart1);
 8000fa0:	4802      	ldr	r0, [pc, #8]	@ (8000fac <LPUART1_IRQHandler+0x10>)
 8000fa2:	f002 fd7b 	bl	8003a9c <HAL_UART_IRQHandler>
  /* USER CODE BEGIN LPUART1_IRQn 1 */

  /* USER CODE END LPUART1_IRQn 1 */
}
 8000fa6:	bf00      	nop
 8000fa8:	bd80      	pop	{r7, pc}
 8000faa:	bf00      	nop
 8000fac:	2000005c 	.word	0x2000005c

08000fb0 <SystemInit>:
  * @brief  Setup the microcontroller system.
  * @param  None
  * @retval None
  */
void SystemInit(void)
{
 8000fb0:	b480      	push	{r7}
 8000fb2:	af00      	add	r7, sp, #0
  SCB->VTOR = VECT_TAB_BASE_ADDRESS | VECT_TAB_OFFSET;
#endif /* USER_VECT_TAB_ADDRESS */

  /* FPU settings ------------------------------------------------------------*/
#if (__FPU_PRESENT == 1) && (__FPU_USED == 1)
  SCB->CPACR |= ((3UL << (10UL * 2UL)) | (3UL << (11UL * 2UL))); /* set CP10 and CP11 Full Access */
 8000fb4:	4b24      	ldr	r3, [pc, #144]	@ (8001048 <SystemInit+0x98>)
 8000fb6:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8000fba:	4a23      	ldr	r2, [pc, #140]	@ (8001048 <SystemInit+0x98>)
 8000fbc:	f443 0370 	orr.w	r3, r3, #15728640	@ 0xf00000
 8000fc0:	f8c2 3088 	str.w	r3, [r2, #136]	@ 0x88
#endif /* FPU */

  /* Reset the RCC clock configuration to the default reset state ------------*/
  /* Set MSION bit */
  RCC->CR |= RCC_CR_MSION;
 8000fc4:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 8000fc8:	681b      	ldr	r3, [r3, #0]
 8000fca:	f04f 42b0 	mov.w	r2, #1476395008	@ 0x58000000
 8000fce:	f043 0301 	orr.w	r3, r3, #1
 8000fd2:	6013      	str	r3, [r2, #0]

  /* Reset CFGR register */
  RCC->CFGR = 0x00070000U;
 8000fd4:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 8000fd8:	f44f 22e0 	mov.w	r2, #458752	@ 0x70000
 8000fdc:	609a      	str	r2, [r3, #8]

  /* Reset PLLSAI1ON, PLLON, HSECSSON, HSEON, HSION, and MSIPLLON bits */
  RCC->CR &= (uint32_t)0xFAF6FEFBU;
 8000fde:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 8000fe2:	681a      	ldr	r2, [r3, #0]
 8000fe4:	f04f 41b0 	mov.w	r1, #1476395008	@ 0x58000000
 8000fe8:	4b18      	ldr	r3, [pc, #96]	@ (800104c <SystemInit+0x9c>)
 8000fea:	4013      	ands	r3, r2
 8000fec:	600b      	str	r3, [r1, #0]

  /*!< Reset LSI1 and LSI2 bits */
  RCC->CSR &= (uint32_t)0xFFFFFFFAU;
 8000fee:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 8000ff2:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 8000ff6:	f04f 42b0 	mov.w	r2, #1476395008	@ 0x58000000
 8000ffa:	f023 0305 	bic.w	r3, r3, #5
 8000ffe:	f8c2 3094 	str.w	r3, [r2, #148]	@ 0x94

  /*!< Reset HSI48ON  bit */
  RCC->CRRCR &= (uint32_t)0xFFFFFFFEU;
 8001002:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 8001006:	f8d3 3098 	ldr.w	r3, [r3, #152]	@ 0x98
 800100a:	f04f 42b0 	mov.w	r2, #1476395008	@ 0x58000000
 800100e:	f023 0301 	bic.w	r3, r3, #1
 8001012:	f8c2 3098 	str.w	r3, [r2, #152]	@ 0x98

  /* Reset PLLCFGR register */
  RCC->PLLCFGR = 0x22041000U;
 8001016:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 800101a:	4a0d      	ldr	r2, [pc, #52]	@ (8001050 <SystemInit+0xa0>)
 800101c:	60da      	str	r2, [r3, #12]

#if defined(STM32WB55xx) || defined(STM32WB5Mxx)
  /* Reset PLLSAI1CFGR register */
  RCC->PLLSAI1CFGR = 0x22041000U;
 800101e:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 8001022:	4a0b      	ldr	r2, [pc, #44]	@ (8001050 <SystemInit+0xa0>)
 8001024:	611a      	str	r2, [r3, #16]
#endif /* STM32WB55xx || STM32WB5Mxx */

  /* Reset HSEBYP bit */
  RCC->CR &= 0xFFFBFFFFU;
 8001026:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 800102a:	681b      	ldr	r3, [r3, #0]
 800102c:	f04f 42b0 	mov.w	r2, #1476395008	@ 0x58000000
 8001030:	f423 2380 	bic.w	r3, r3, #262144	@ 0x40000
 8001034:	6013      	str	r3, [r2, #0]

  /* Disable all interrupts */
  RCC->CIER = 0x00000000;
 8001036:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 800103a:	2200      	movs	r2, #0
 800103c:	619a      	str	r2, [r3, #24]
}
 800103e:	bf00      	nop
 8001040:	46bd      	mov	sp, r7
 8001042:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001046:	4770      	bx	lr
 8001048:	e000ed00 	.word	0xe000ed00
 800104c:	faf6fefb 	.word	0xfaf6fefb
 8001050:	22041000 	.word	0x22041000

08001054 <CopyDataInit>:
  bl LoopCopyDataInit
.endm

.section  .text.data_initializers
CopyDataInit:
  ldr r4, [r2, r3]
 8001054:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 8001056:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 8001058:	3304      	adds	r3, #4

0800105a <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 800105a:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 800105c:	428c      	cmp	r4, r1
  bcc  CopyDataInit
 800105e:	d3f9      	bcc.n	8001054 <CopyDataInit>
  bx lr
 8001060:	4770      	bx	lr

08001062 <FillZerobss>:

FillZerobss:
  str  r3, [r0]
 8001062:	6003      	str	r3, [r0, #0]
  adds r0, r0, #4
 8001064:	3004      	adds	r0, #4

08001066 <LoopFillZerobss>:

LoopFillZerobss:
  cmp r0, r1
 8001066:	4288      	cmp	r0, r1
  bcc FillZerobss
 8001068:	d3fb      	bcc.n	8001062 <FillZerobss>
  bx lr
 800106a:	4770      	bx	lr

0800106c <Reset_Handler>:

  .section .text.Reset_Handler
  .weak Reset_Handler
  .type Reset_Handler, %function
Reset_Handler:
  ldr   r0, =_estack
 800106c:	480c      	ldr	r0, [pc, #48]	@ (80010a0 <LoopForever+0x2>)
  mov   sp, r0          /* set stack pointer */
 800106e:	4685      	mov	sp, r0
/* Call the clock system initialization function.*/
  bl  SystemInit
 8001070:	f7ff ff9e 	bl	8000fb0 <SystemInit>

/* Copy the data segment initializers from flash to SRAM */
  INIT_DATA _sdata, _edata, _sidata
 8001074:	480b      	ldr	r0, [pc, #44]	@ (80010a4 <LoopForever+0x6>)
 8001076:	490c      	ldr	r1, [pc, #48]	@ (80010a8 <LoopForever+0xa>)
 8001078:	4a0c      	ldr	r2, [pc, #48]	@ (80010ac <LoopForever+0xe>)
 800107a:	2300      	movs	r3, #0
 800107c:	f7ff ffed 	bl	800105a <LoopCopyDataInit>
  INIT_DATA _sMB_MEM2, _eMB_MEM2, _siMB_MEM2
 8001080:	480b      	ldr	r0, [pc, #44]	@ (80010b0 <LoopForever+0x12>)
 8001082:	490c      	ldr	r1, [pc, #48]	@ (80010b4 <LoopForever+0x16>)
 8001084:	4a0c      	ldr	r2, [pc, #48]	@ (80010b8 <LoopForever+0x1a>)
 8001086:	2300      	movs	r3, #0
 8001088:	f7ff ffe7 	bl	800105a <LoopCopyDataInit>

/* Zero fill the bss segments. */
  INIT_BSS _sbss, _ebss
 800108c:	480b      	ldr	r0, [pc, #44]	@ (80010bc <LoopForever+0x1e>)
 800108e:	490c      	ldr	r1, [pc, #48]	@ (80010c0 <LoopForever+0x22>)
 8001090:	2300      	movs	r3, #0
 8001092:	f7ff ffe8 	bl	8001066 <LoopFillZerobss>

/* Call static constructors */
  bl __libc_init_array
 8001096:	f004 fc55 	bl	8005944 <__libc_init_array>
/* Call the application s entry point.*/
  bl main
 800109a:	f7ff fa01 	bl	80004a0 <main>

0800109e <LoopForever>:

LoopForever:
  b LoopForever
 800109e:	e7fe      	b.n	800109e <LoopForever>
  ldr   r0, =_estack
 80010a0:	20030000 	.word	0x20030000
  INIT_DATA _sdata, _edata, _sidata
 80010a4:	20000008 	.word	0x20000008
 80010a8:	20000030 	.word	0x20000030
 80010ac:	08005ad8 	.word	0x08005ad8
  INIT_DATA _sMB_MEM2, _eMB_MEM2, _siMB_MEM2
 80010b0:	20030000 	.word	0x20030000
 80010b4:	20030000 	.word	0x20030000
 80010b8:	08005b00 	.word	0x08005b00
  INIT_BSS _sbss, _ebss
 80010bc:	20000030 	.word	0x20000030
 80010c0:	200004d0 	.word	0x200004d0

080010c4 <ADC1_IRQHandler>:
 * @retval None
*/
  .section .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b Infinite_Loop
 80010c4:	e7fe      	b.n	80010c4 <ADC1_IRQHandler>

080010c6 <LL_AHB2_GRP1_EnableClock>:
{
 80010c6:	b480      	push	{r7}
 80010c8:	b085      	sub	sp, #20
 80010ca:	af00      	add	r7, sp, #0
 80010cc:	6078      	str	r0, [r7, #4]
  SET_BIT(RCC->AHB2ENR, Periphs);
 80010ce:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 80010d2:	6cda      	ldr	r2, [r3, #76]	@ 0x4c
 80010d4:	f04f 41b0 	mov.w	r1, #1476395008	@ 0x58000000
 80010d8:	687b      	ldr	r3, [r7, #4]
 80010da:	4313      	orrs	r3, r2
 80010dc:	64cb      	str	r3, [r1, #76]	@ 0x4c
  tmpreg = READ_BIT(RCC->AHB2ENR, Periphs);
 80010de:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 80010e2:	6cda      	ldr	r2, [r3, #76]	@ 0x4c
 80010e4:	687b      	ldr	r3, [r7, #4]
 80010e6:	4013      	ands	r3, r2
 80010e8:	60fb      	str	r3, [r7, #12]
  (void)tmpreg;
 80010ea:	68fb      	ldr	r3, [r7, #12]
}
 80010ec:	bf00      	nop
 80010ee:	3714      	adds	r7, #20
 80010f0:	46bd      	mov	sp, r7
 80010f2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80010f6:	4770      	bx	lr

080010f8 <LL_APB2_GRP1_EnableClock>:
  *         @arg @ref LL_APB2_GRP1_PERIPH_SAI1 (*)
  * @note  (*) Not supported by all the devices
  * @retval None
  */
__STATIC_INLINE void LL_APB2_GRP1_EnableClock(uint32_t Periphs)
{
 80010f8:	b480      	push	{r7}
 80010fa:	b085      	sub	sp, #20
 80010fc:	af00      	add	r7, sp, #0
 80010fe:	6078      	str	r0, [r7, #4]
  __IO uint32_t tmpreg;
  SET_BIT(RCC->APB2ENR, Periphs);
 8001100:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 8001104:	6e1a      	ldr	r2, [r3, #96]	@ 0x60
 8001106:	f04f 41b0 	mov.w	r1, #1476395008	@ 0x58000000
 800110a:	687b      	ldr	r3, [r7, #4]
 800110c:	4313      	orrs	r3, r2
 800110e:	660b      	str	r3, [r1, #96]	@ 0x60
  /* Delay after an RCC peripheral clock enabling */
  tmpreg = READ_BIT(RCC->APB2ENR, Periphs);
 8001110:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 8001114:	6e1a      	ldr	r2, [r3, #96]	@ 0x60
 8001116:	687b      	ldr	r3, [r7, #4]
 8001118:	4013      	ands	r3, r2
 800111a:	60fb      	str	r3, [r7, #12]
  (void)tmpreg;
 800111c:	68fb      	ldr	r3, [r7, #12]
}
 800111e:	bf00      	nop
 8001120:	3714      	adds	r7, #20
 8001122:	46bd      	mov	sp, r7
 8001124:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001128:	4770      	bx	lr
	...

0800112c <BSP_LED_Init>:
  *            @arg LED2
  *            @arg LED3
  * @retval None
  */
void BSP_LED_Init(Led_TypeDef Led)
{
 800112c:	b580      	push	{r7, lr}
 800112e:	b088      	sub	sp, #32
 8001130:	af00      	add	r7, sp, #0
 8001132:	4603      	mov	r3, r0
 8001134:	71fb      	strb	r3, [r7, #7]
  GPIO_InitTypeDef  gpioinitstruct = {0};
 8001136:	f107 030c 	add.w	r3, r7, #12
 800113a:	2200      	movs	r2, #0
 800113c:	601a      	str	r2, [r3, #0]
 800113e:	605a      	str	r2, [r3, #4]
 8001140:	609a      	str	r2, [r3, #8]
 8001142:	60da      	str	r2, [r3, #12]
 8001144:	611a      	str	r2, [r3, #16]
  
  /* Enable the GPIO_LED Clock */
  LEDx_GPIO_CLK_ENABLE(Led);
 8001146:	2002      	movs	r0, #2
 8001148:	f7ff ffbd 	bl	80010c6 <LL_AHB2_GRP1_EnableClock>

  /* Configure the GPIO_LED pin */
  gpioinitstruct.Pin = GPIO_PIN[Led];
 800114c:	79fb      	ldrb	r3, [r7, #7]
 800114e:	4a12      	ldr	r2, [pc, #72]	@ (8001198 <BSP_LED_Init+0x6c>)
 8001150:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 8001154:	60fb      	str	r3, [r7, #12]
  gpioinitstruct.Mode = GPIO_MODE_OUTPUT_PP;
 8001156:	2301      	movs	r3, #1
 8001158:	613b      	str	r3, [r7, #16]
  gpioinitstruct.Pull = GPIO_NOPULL;
 800115a:	2300      	movs	r3, #0
 800115c:	617b      	str	r3, [r7, #20]
  gpioinitstruct.Speed = GPIO_SPEED_FREQ_HIGH;
 800115e:	2302      	movs	r3, #2
 8001160:	61bb      	str	r3, [r7, #24]
  
  HAL_GPIO_Init(GPIO_PORT[Led], &gpioinitstruct);
 8001162:	79fb      	ldrb	r3, [r7, #7]
 8001164:	4a0d      	ldr	r2, [pc, #52]	@ (800119c <BSP_LED_Init+0x70>)
 8001166:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 800116a:	f107 020c 	add.w	r2, r7, #12
 800116e:	4611      	mov	r1, r2
 8001170:	4618      	mov	r0, r3
 8001172:	f000 fbc3 	bl	80018fc <HAL_GPIO_Init>
  
  HAL_GPIO_WritePin(GPIO_PORT[Led], GPIO_PIN[Led], GPIO_PIN_RESET);
 8001176:	79fb      	ldrb	r3, [r7, #7]
 8001178:	4a08      	ldr	r2, [pc, #32]	@ (800119c <BSP_LED_Init+0x70>)
 800117a:	f852 0023 	ldr.w	r0, [r2, r3, lsl #2]
 800117e:	79fb      	ldrb	r3, [r7, #7]
 8001180:	4a05      	ldr	r2, [pc, #20]	@ (8001198 <BSP_LED_Init+0x6c>)
 8001182:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 8001186:	2200      	movs	r2, #0
 8001188:	4619      	mov	r1, r3
 800118a:	f000 fd27 	bl	8001bdc <HAL_GPIO_WritePin>
}
 800118e:	bf00      	nop
 8001190:	3720      	adds	r7, #32
 8001192:	46bd      	mov	sp, r7
 8001194:	bd80      	pop	{r7, pc}
 8001196:	bf00      	nop
 8001198:	08005a8c 	.word	0x08005a8c
 800119c:	2000000c 	.word	0x2000000c

080011a0 <BSP_LED_On>:
  *     @arg LED2
  *     @arg LED3
  * @retval None
  */
void BSP_LED_On(Led_TypeDef Led)
{
 80011a0:	b580      	push	{r7, lr}
 80011a2:	b082      	sub	sp, #8
 80011a4:	af00      	add	r7, sp, #0
 80011a6:	4603      	mov	r3, r0
 80011a8:	71fb      	strb	r3, [r7, #7]
  HAL_GPIO_WritePin(GPIO_PORT[Led], GPIO_PIN[Led], GPIO_PIN_SET); 
 80011aa:	79fb      	ldrb	r3, [r7, #7]
 80011ac:	4a07      	ldr	r2, [pc, #28]	@ (80011cc <BSP_LED_On+0x2c>)
 80011ae:	f852 0023 	ldr.w	r0, [r2, r3, lsl #2]
 80011b2:	79fb      	ldrb	r3, [r7, #7]
 80011b4:	4a06      	ldr	r2, [pc, #24]	@ (80011d0 <BSP_LED_On+0x30>)
 80011b6:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 80011ba:	2201      	movs	r2, #1
 80011bc:	4619      	mov	r1, r3
 80011be:	f000 fd0d 	bl	8001bdc <HAL_GPIO_WritePin>
}
 80011c2:	bf00      	nop
 80011c4:	3708      	adds	r7, #8
 80011c6:	46bd      	mov	sp, r7
 80011c8:	bd80      	pop	{r7, pc}
 80011ca:	bf00      	nop
 80011cc:	2000000c 	.word	0x2000000c
 80011d0:	08005a8c 	.word	0x08005a8c

080011d4 <BSP_LED_Off>:
  *     @arg LED2
  *     @arg LED3
  * @retval None
  */
void BSP_LED_Off(Led_TypeDef Led)
{
 80011d4:	b580      	push	{r7, lr}
 80011d6:	b082      	sub	sp, #8
 80011d8:	af00      	add	r7, sp, #0
 80011da:	4603      	mov	r3, r0
 80011dc:	71fb      	strb	r3, [r7, #7]
  HAL_GPIO_WritePin(GPIO_PORT[Led], GPIO_PIN[Led], GPIO_PIN_RESET); 
 80011de:	79fb      	ldrb	r3, [r7, #7]
 80011e0:	4a07      	ldr	r2, [pc, #28]	@ (8001200 <BSP_LED_Off+0x2c>)
 80011e2:	f852 0023 	ldr.w	r0, [r2, r3, lsl #2]
 80011e6:	79fb      	ldrb	r3, [r7, #7]
 80011e8:	4a06      	ldr	r2, [pc, #24]	@ (8001204 <BSP_LED_Off+0x30>)
 80011ea:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 80011ee:	2200      	movs	r2, #0
 80011f0:	4619      	mov	r1, r3
 80011f2:	f000 fcf3 	bl	8001bdc <HAL_GPIO_WritePin>
}
 80011f6:	bf00      	nop
 80011f8:	3708      	adds	r7, #8
 80011fa:	46bd      	mov	sp, r7
 80011fc:	bd80      	pop	{r7, pc}
 80011fe:	bf00      	nop
 8001200:	2000000c 	.word	0x2000000c
 8001204:	08005a8c 	.word	0x08005a8c

08001208 <BSP_PB_Init>:
  *     @arg BUTTON_MODE_EXTI: Button will be connected to EXTI line with interrupt
  *                            generation capability  
  * @retval None
  */
void BSP_PB_Init(Button_TypeDef Button, ButtonMode_TypeDef ButtonMode)
{
 8001208:	b580      	push	{r7, lr}
 800120a:	b088      	sub	sp, #32
 800120c:	af00      	add	r7, sp, #0
 800120e:	4603      	mov	r3, r0
 8001210:	460a      	mov	r2, r1
 8001212:	71fb      	strb	r3, [r7, #7]
 8001214:	4613      	mov	r3, r2
 8001216:	71bb      	strb	r3, [r7, #6]
  GPIO_InitTypeDef gpioinitstruct = {0};
 8001218:	f107 030c 	add.w	r3, r7, #12
 800121c:	2200      	movs	r2, #0
 800121e:	601a      	str	r2, [r3, #0]
 8001220:	605a      	str	r2, [r3, #4]
 8001222:	609a      	str	r2, [r3, #8]
 8001224:	60da      	str	r2, [r3, #12]
 8001226:	611a      	str	r2, [r3, #16]
  
  /* Enable the BUTTON Clock */
  BUTTONx_GPIO_CLK_ENABLE(Button);
 8001228:	79fb      	ldrb	r3, [r7, #7]
 800122a:	2b00      	cmp	r3, #0
 800122c:	d103      	bne.n	8001236 <BSP_PB_Init+0x2e>
 800122e:	2004      	movs	r0, #4
 8001230:	f7ff ff49 	bl	80010c6 <LL_AHB2_GRP1_EnableClock>
 8001234:	e00c      	b.n	8001250 <BSP_PB_Init+0x48>
 8001236:	79fb      	ldrb	r3, [r7, #7]
 8001238:	2b01      	cmp	r3, #1
 800123a:	d103      	bne.n	8001244 <BSP_PB_Init+0x3c>
 800123c:	2008      	movs	r0, #8
 800123e:	f7ff ff42 	bl	80010c6 <LL_AHB2_GRP1_EnableClock>
 8001242:	e005      	b.n	8001250 <BSP_PB_Init+0x48>
 8001244:	79fb      	ldrb	r3, [r7, #7]
 8001246:	2b02      	cmp	r3, #2
 8001248:	d102      	bne.n	8001250 <BSP_PB_Init+0x48>
 800124a:	2008      	movs	r0, #8
 800124c:	f7ff ff3b 	bl	80010c6 <LL_AHB2_GRP1_EnableClock>
  
  if(ButtonMode == BUTTON_MODE_GPIO)
 8001250:	79bb      	ldrb	r3, [r7, #6]
 8001252:	2b00      	cmp	r3, #0
 8001254:	d117      	bne.n	8001286 <BSP_PB_Init+0x7e>
  {
    /* Configure Button pin as input */
    gpioinitstruct.Pin = BUTTON_PIN[Button];
 8001256:	79fb      	ldrb	r3, [r7, #7]
 8001258:	4a20      	ldr	r2, [pc, #128]	@ (80012dc <BSP_PB_Init+0xd4>)
 800125a:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 800125e:	60fb      	str	r3, [r7, #12]
    gpioinitstruct.Mode = GPIO_MODE_INPUT;
 8001260:	2300      	movs	r3, #0
 8001262:	613b      	str	r3, [r7, #16]
    gpioinitstruct.Pull = GPIO_PULLUP;
 8001264:	2301      	movs	r3, #1
 8001266:	617b      	str	r3, [r7, #20]
    gpioinitstruct.Speed = GPIO_SPEED_FREQ_HIGH;
 8001268:	2302      	movs	r3, #2
 800126a:	61bb      	str	r3, [r7, #24]
    HAL_GPIO_Init(BUTTON_PORT[Button], &gpioinitstruct);
 800126c:	79fb      	ldrb	r3, [r7, #7]
 800126e:	4a1c      	ldr	r2, [pc, #112]	@ (80012e0 <BSP_PB_Init+0xd8>)
 8001270:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8001274:	f107 020c 	add.w	r2, r7, #12
 8001278:	4611      	mov	r1, r2
 800127a:	4618      	mov	r0, r3
 800127c:	f000 fb3e 	bl	80018fc <HAL_GPIO_Init>
    
    /* Wait Button pin startup stability */
    HAL_Delay(1);
 8001280:	2001      	movs	r0, #1
 8001282:	f000 f949 	bl	8001518 <HAL_Delay>
  }
  
  if(ButtonMode == BUTTON_MODE_EXTI)
 8001286:	79bb      	ldrb	r3, [r7, #6]
 8001288:	2b01      	cmp	r3, #1
 800128a:	d123      	bne.n	80012d4 <BSP_PB_Init+0xcc>
  {
    /* Configure Button pin as input with External interrupt */
    gpioinitstruct.Pin = BUTTON_PIN[Button];
 800128c:	79fb      	ldrb	r3, [r7, #7]
 800128e:	4a13      	ldr	r2, [pc, #76]	@ (80012dc <BSP_PB_Init+0xd4>)
 8001290:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 8001294:	60fb      	str	r3, [r7, #12]
    gpioinitstruct.Pull = GPIO_PULLUP;
 8001296:	2301      	movs	r3, #1
 8001298:	617b      	str	r3, [r7, #20]
    gpioinitstruct.Mode = GPIO_MODE_IT_FALLING; 
 800129a:	f44f 1304 	mov.w	r3, #2162688	@ 0x210000
 800129e:	613b      	str	r3, [r7, #16]
    HAL_GPIO_Init(BUTTON_PORT[Button], &gpioinitstruct);
 80012a0:	79fb      	ldrb	r3, [r7, #7]
 80012a2:	4a0f      	ldr	r2, [pc, #60]	@ (80012e0 <BSP_PB_Init+0xd8>)
 80012a4:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 80012a8:	f107 020c 	add.w	r2, r7, #12
 80012ac:	4611      	mov	r1, r2
 80012ae:	4618      	mov	r0, r3
 80012b0:	f000 fb24 	bl	80018fc <HAL_GPIO_Init>
    
    /* Enable and set Button EXTI Interrupt to the lowest priority */
    HAL_NVIC_SetPriority((IRQn_Type)(BUTTON_IRQn[Button]), 0x0F, 0x00);
 80012b4:	79fb      	ldrb	r3, [r7, #7]
 80012b6:	4a0b      	ldr	r2, [pc, #44]	@ (80012e4 <BSP_PB_Init+0xdc>)
 80012b8:	5cd3      	ldrb	r3, [r2, r3]
 80012ba:	b25b      	sxtb	r3, r3
 80012bc:	2200      	movs	r2, #0
 80012be:	210f      	movs	r1, #15
 80012c0:	4618      	mov	r0, r3
 80012c2:	f000 fa28 	bl	8001716 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ((IRQn_Type)(BUTTON_IRQn[Button]));
 80012c6:	79fb      	ldrb	r3, [r7, #7]
 80012c8:	4a06      	ldr	r2, [pc, #24]	@ (80012e4 <BSP_PB_Init+0xdc>)
 80012ca:	5cd3      	ldrb	r3, [r2, r3]
 80012cc:	b25b      	sxtb	r3, r3
 80012ce:	4618      	mov	r0, r3
 80012d0:	f000 fa3b 	bl	800174a <HAL_NVIC_EnableIRQ>
  }
}
 80012d4:	bf00      	nop
 80012d6:	3720      	adds	r7, #32
 80012d8:	46bd      	mov	sp, r7
 80012da:	bd80      	pop	{r7, pc}
 80012dc:	08005a94 	.word	0x08005a94
 80012e0:	20000018 	.word	0x20000018
 80012e4:	08005a9c 	.word	0x08005a9c

080012e8 <BSP_COM_Init>:
  * @param  COM_Init Pointer to a UART_HandleTypeDef structure that contains the
  *                  configuration information for the specified USART peripheral.
  * @retval BSP error code
  */
int32_t BSP_COM_Init(COM_TypeDef COM, COM_InitTypeDef *COM_Init)
{
 80012e8:	b580      	push	{r7, lr}
 80012ea:	b084      	sub	sp, #16
 80012ec:	af00      	add	r7, sp, #0
 80012ee:	4603      	mov	r3, r0
 80012f0:	6039      	str	r1, [r7, #0]
 80012f2:	71fb      	strb	r3, [r7, #7]
  int32_t ret = BSP_ERROR_NONE;
 80012f4:	2300      	movs	r3, #0
 80012f6:	60fb      	str	r3, [r7, #12]

  if(COM > COMn)
 80012f8:	79fb      	ldrb	r3, [r7, #7]
 80012fa:	2b01      	cmp	r3, #1
 80012fc:	d903      	bls.n	8001306 <BSP_COM_Init+0x1e>
  {
    ret = BSP_ERROR_WRONG_PARAM;
 80012fe:	f06f 0301 	mvn.w	r3, #1
 8001302:	60fb      	str	r3, [r7, #12]
 8001304:	e018      	b.n	8001338 <BSP_COM_Init+0x50>
  }
  else
  {
#if (USE_HAL_UART_REGISTER_CALLBACKS == 0)
    /* Init the UART Msp */
    COM1_MspInit(&hcom_uart[COM]);
 8001306:	79fb      	ldrb	r3, [r7, #7]
 8001308:	2294      	movs	r2, #148	@ 0x94
 800130a:	fb02 f303 	mul.w	r3, r2, r3
 800130e:	4a0d      	ldr	r2, [pc, #52]	@ (8001344 <BSP_COM_Init+0x5c>)
 8001310:	4413      	add	r3, r2
 8001312:	4618      	mov	r0, r3
 8001314:	f000 f84a 	bl	80013ac <COM1_MspInit>
        return BSP_ERROR_MSP_FAILURE;
      }
    }
#endif

    if(MX_LPUART1_Init(&hcom_uart[COM], COM_Init) != HAL_OK)
 8001318:	79fb      	ldrb	r3, [r7, #7]
 800131a:	2294      	movs	r2, #148	@ 0x94
 800131c:	fb02 f303 	mul.w	r3, r2, r3
 8001320:	4a08      	ldr	r2, [pc, #32]	@ (8001344 <BSP_COM_Init+0x5c>)
 8001322:	4413      	add	r3, r2
 8001324:	6839      	ldr	r1, [r7, #0]
 8001326:	4618      	mov	r0, r3
 8001328:	f000 f80e 	bl	8001348 <MX_LPUART1_Init>
 800132c:	4603      	mov	r3, r0
 800132e:	2b00      	cmp	r3, #0
 8001330:	d002      	beq.n	8001338 <BSP_COM_Init+0x50>
    {
      return BSP_ERROR_PERIPH_FAILURE;
 8001332:	f06f 0303 	mvn.w	r3, #3
 8001336:	e000      	b.n	800133a <BSP_COM_Init+0x52>
    }
  }

  return ret;
 8001338:	68fb      	ldr	r3, [r7, #12]
}
 800133a:	4618      	mov	r0, r3
 800133c:	3710      	adds	r7, #16
 800133e:	46bd      	mov	sp, r7
 8001340:	bd80      	pop	{r7, pc}
 8001342:	bf00      	nop
 8001344:	20000438 	.word	0x20000438

08001348 <MX_LPUART1_Init>:
  * @param  COM_Init Pointer to a UART_HandleTypeDef structure that contains the
  *                  configuration information for the specified USART peripheral.
  * @retval HAL error code
  */
__weak HAL_StatusTypeDef MX_LPUART1_Init(UART_HandleTypeDef *huart, MX_UART_InitTypeDef *COM_Init)
{
 8001348:	b580      	push	{r7, lr}
 800134a:	b082      	sub	sp, #8
 800134c:	af00      	add	r7, sp, #0
 800134e:	6078      	str	r0, [r7, #4]
 8001350:	6039      	str	r1, [r7, #0]
  /* USART configuration */
 huart->Instance          = COM_USART[COM1];
 8001352:	4b15      	ldr	r3, [pc, #84]	@ (80013a8 <MX_LPUART1_Init+0x60>)
 8001354:	681a      	ldr	r2, [r3, #0]
 8001356:	687b      	ldr	r3, [r7, #4]
 8001358:	601a      	str	r2, [r3, #0]
 huart->Init.BaudRate     = COM_Init->BaudRate;
 800135a:	683b      	ldr	r3, [r7, #0]
 800135c:	681a      	ldr	r2, [r3, #0]
 800135e:	687b      	ldr	r3, [r7, #4]
 8001360:	605a      	str	r2, [r3, #4]
 huart->Init.Mode         = UART_MODE_TX_RX;
 8001362:	687b      	ldr	r3, [r7, #4]
 8001364:	220c      	movs	r2, #12
 8001366:	615a      	str	r2, [r3, #20]
 huart->Init.Parity       = (uint32_t)COM_Init->Parity;
 8001368:	683b      	ldr	r3, [r7, #0]
 800136a:	895b      	ldrh	r3, [r3, #10]
 800136c:	461a      	mov	r2, r3
 800136e:	687b      	ldr	r3, [r7, #4]
 8001370:	611a      	str	r2, [r3, #16]
 huart->Init.WordLength   = COM_Init->WordLength;
 8001372:	683b      	ldr	r3, [r7, #0]
 8001374:	685a      	ldr	r2, [r3, #4]
 8001376:	687b      	ldr	r3, [r7, #4]
 8001378:	609a      	str	r2, [r3, #8]
 huart->Init.StopBits     = (uint32_t)COM_Init->StopBits;
 800137a:	683b      	ldr	r3, [r7, #0]
 800137c:	891b      	ldrh	r3, [r3, #8]
 800137e:	461a      	mov	r2, r3
 8001380:	687b      	ldr	r3, [r7, #4]
 8001382:	60da      	str	r2, [r3, #12]
 huart->Init.HwFlowCtl    = (uint32_t)COM_Init->HwFlowCtl;
 8001384:	683b      	ldr	r3, [r7, #0]
 8001386:	899b      	ldrh	r3, [r3, #12]
 8001388:	461a      	mov	r2, r3
 800138a:	687b      	ldr	r3, [r7, #4]
 800138c:	619a      	str	r2, [r3, #24]
 huart->Init.OverSampling = UART_OVERSAMPLING_8;
 800138e:	687b      	ldr	r3, [r7, #4]
 8001390:	f44f 4200 	mov.w	r2, #32768	@ 0x8000
 8001394:	61da      	str	r2, [r3, #28]

 return HAL_UART_Init(huart);
 8001396:	6878      	ldr	r0, [r7, #4]
 8001398:	f002 fa56 	bl	8003848 <HAL_UART_Init>
 800139c:	4603      	mov	r3, r0
}
 800139e:	4618      	mov	r0, r3
 80013a0:	3708      	adds	r7, #8
 80013a2:	46bd      	mov	sp, r7
 80013a4:	bd80      	pop	{r7, pc}
 80013a6:	bf00      	nop
 80013a8:	20000024 	.word	0x20000024

080013ac <COM1_MspInit>:
  * @brief  Initializes COM1 MSP.
  * @param  huart UART handle
  * @retval BSP status
  */
static void COM1_MspInit(UART_HandleTypeDef *huart)
{
 80013ac:	b580      	push	{r7, lr}
 80013ae:	b088      	sub	sp, #32
 80013b0:	af00      	add	r7, sp, #0
 80013b2:	6078      	str	r0, [r7, #4]

  /* Prevent unused argument(s) compilation warning */
  UNUSED(huart);

  /* Enable GPIO clock */
  COM1_TX_GPIO_CLK_ENABLE();
 80013b4:	2002      	movs	r0, #2
 80013b6:	f7ff fe86 	bl	80010c6 <LL_AHB2_GRP1_EnableClock>
  COM1_RX_GPIO_CLK_ENABLE();
 80013ba:	2002      	movs	r0, #2
 80013bc:	f7ff fe83 	bl	80010c6 <LL_AHB2_GRP1_EnableClock>

  /* Enable USART clock */
  COM1_CLK_ENABLE();
 80013c0:	f44f 4080 	mov.w	r0, #16384	@ 0x4000
 80013c4:	f7ff fe98 	bl	80010f8 <LL_APB2_GRP1_EnableClock>

  /* Configure USART Tx as alternate function */
  gpio_init_structure.Pin       = COM1_TX_PIN;
 80013c8:	2340      	movs	r3, #64	@ 0x40
 80013ca:	60fb      	str	r3, [r7, #12]
  gpio_init_structure.Mode      = GPIO_MODE_AF_PP;
 80013cc:	2302      	movs	r3, #2
 80013ce:	613b      	str	r3, [r7, #16]
  gpio_init_structure.Speed     = GPIO_SPEED_FREQ_HIGH;
 80013d0:	2302      	movs	r3, #2
 80013d2:	61bb      	str	r3, [r7, #24]
  gpio_init_structure.Pull      = GPIO_PULLUP;
 80013d4:	2301      	movs	r3, #1
 80013d6:	617b      	str	r3, [r7, #20]
  gpio_init_structure.Alternate = COM1_TX_AF;
 80013d8:	2307      	movs	r3, #7
 80013da:	61fb      	str	r3, [r7, #28]
  HAL_GPIO_Init(COM1_TX_GPIO_PORT, &gpio_init_structure);
 80013dc:	f107 030c 	add.w	r3, r7, #12
 80013e0:	4619      	mov	r1, r3
 80013e2:	4809      	ldr	r0, [pc, #36]	@ (8001408 <COM1_MspInit+0x5c>)
 80013e4:	f000 fa8a 	bl	80018fc <HAL_GPIO_Init>

  /* Configure USART Rx as alternate function */
  gpio_init_structure.Pin = COM1_RX_PIN;
 80013e8:	2380      	movs	r3, #128	@ 0x80
 80013ea:	60fb      	str	r3, [r7, #12]
  gpio_init_structure.Mode = GPIO_MODE_AF_PP;
 80013ec:	2302      	movs	r3, #2
 80013ee:	613b      	str	r3, [r7, #16]
  gpio_init_structure.Alternate = COM1_RX_AF;
 80013f0:	2307      	movs	r3, #7
 80013f2:	61fb      	str	r3, [r7, #28]
  HAL_GPIO_Init(COM1_RX_GPIO_PORT, &gpio_init_structure);
 80013f4:	f107 030c 	add.w	r3, r7, #12
 80013f8:	4619      	mov	r1, r3
 80013fa:	4803      	ldr	r0, [pc, #12]	@ (8001408 <COM1_MspInit+0x5c>)
 80013fc:	f000 fa7e 	bl	80018fc <HAL_GPIO_Init>
}
 8001400:	bf00      	nop
 8001402:	3720      	adds	r7, #32
 8001404:	46bd      	mov	sp, r7
 8001406:	bd80      	pop	{r7, pc}
 8001408:	48000400 	.word	0x48000400

0800140c <HAL_Init>:
  *         need to ensure that the SysTick time base is always set to 1 millisecond
  *         to have correct HAL operation.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 800140c:	b580      	push	{r7, lr}
 800140e:	b082      	sub	sp, #8
 8001410:	af00      	add	r7, sp, #0
  HAL_StatusTypeDef  status = HAL_OK;
 8001412:	2300      	movs	r3, #0
 8001414:	71fb      	strb	r3, [r7, #7]
#if (DATA_CACHE_ENABLE == 0U)
  __HAL_FLASH_DATA_CACHE_DISABLE();
#endif /* DATA_CACHE_ENABLE */

#if (PREFETCH_ENABLE != 0U)
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
 8001416:	4b0c      	ldr	r3, [pc, #48]	@ (8001448 <HAL_Init+0x3c>)
 8001418:	681b      	ldr	r3, [r3, #0]
 800141a:	4a0b      	ldr	r2, [pc, #44]	@ (8001448 <HAL_Init+0x3c>)
 800141c:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 8001420:	6013      	str	r3, [r2, #0]
#endif /* PREFETCH_ENABLE */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 8001422:	2003      	movs	r0, #3
 8001424:	f000 f96c 	bl	8001700 <HAL_NVIC_SetPriorityGrouping>

  /* Use SysTick as time base source and configure 1ms tick (default clock after Reset is MSI) */
  if (HAL_InitTick(TICK_INT_PRIORITY) != HAL_OK)
 8001428:	2000      	movs	r0, #0
 800142a:	f000 f80f 	bl	800144c <HAL_InitTick>
 800142e:	4603      	mov	r3, r0
 8001430:	2b00      	cmp	r3, #0
 8001432:	d002      	beq.n	800143a <HAL_Init+0x2e>
  {
    status = HAL_ERROR;
 8001434:	2301      	movs	r3, #1
 8001436:	71fb      	strb	r3, [r7, #7]
 8001438:	e001      	b.n	800143e <HAL_Init+0x32>
  }
  else
  {
    /* Init the low level hardware */
    HAL_MspInit();
 800143a:	f7ff fd17 	bl	8000e6c <HAL_MspInit>
  }

  /* Return function status */
  return status;
 800143e:	79fb      	ldrb	r3, [r7, #7]
}
 8001440:	4618      	mov	r0, r3
 8001442:	3708      	adds	r7, #8
 8001444:	46bd      	mov	sp, r7
 8001446:	bd80      	pop	{r7, pc}
 8001448:	58004000 	.word	0x58004000

0800144c <HAL_InitTick>:
  *       implementation  in user file.
  * @param TickPriority Tick interrupt priority.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 800144c:	b580      	push	{r7, lr}
 800144e:	b084      	sub	sp, #16
 8001450:	af00      	add	r7, sp, #0
 8001452:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef  status = HAL_OK;
 8001454:	2300      	movs	r3, #0
 8001456:	73fb      	strb	r3, [r7, #15]

  if ((uint32_t)uwTickFreq != 0U)
 8001458:	4b17      	ldr	r3, [pc, #92]	@ (80014b8 <HAL_InitTick+0x6c>)
 800145a:	781b      	ldrb	r3, [r3, #0]
 800145c:	2b00      	cmp	r3, #0
 800145e:	d024      	beq.n	80014aa <HAL_InitTick+0x5e>
  {
    /*Configure the SysTick to have interrupt in 1ms time basis*/
    if (HAL_SYSTICK_Config(HAL_RCC_GetHCLKFreq() / (1000U / (uint32_t)uwTickFreq)) == 0U)
 8001460:	f001 fcba 	bl	8002dd8 <HAL_RCC_GetHCLKFreq>
 8001464:	4602      	mov	r2, r0
 8001466:	4b14      	ldr	r3, [pc, #80]	@ (80014b8 <HAL_InitTick+0x6c>)
 8001468:	781b      	ldrb	r3, [r3, #0]
 800146a:	4619      	mov	r1, r3
 800146c:	f44f 737a 	mov.w	r3, #1000	@ 0x3e8
 8001470:	fbb3 f3f1 	udiv	r3, r3, r1
 8001474:	fbb2 f3f3 	udiv	r3, r2, r3
 8001478:	4618      	mov	r0, r3
 800147a:	f000 f974 	bl	8001766 <HAL_SYSTICK_Config>
 800147e:	4603      	mov	r3, r0
 8001480:	2b00      	cmp	r3, #0
 8001482:	d10f      	bne.n	80014a4 <HAL_InitTick+0x58>
    {
      /* Configure the SysTick IRQ priority */
      if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 8001484:	687b      	ldr	r3, [r7, #4]
 8001486:	2b0f      	cmp	r3, #15
 8001488:	d809      	bhi.n	800149e <HAL_InitTick+0x52>
      {
        HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0U);
 800148a:	2200      	movs	r2, #0
 800148c:	6879      	ldr	r1, [r7, #4]
 800148e:	f04f 30ff 	mov.w	r0, #4294967295
 8001492:	f000 f940 	bl	8001716 <HAL_NVIC_SetPriority>
        uwTickPrio = TickPriority;
 8001496:	4a09      	ldr	r2, [pc, #36]	@ (80014bc <HAL_InitTick+0x70>)
 8001498:	687b      	ldr	r3, [r7, #4]
 800149a:	6013      	str	r3, [r2, #0]
 800149c:	e007      	b.n	80014ae <HAL_InitTick+0x62>
      }
      else
      {
        status = HAL_ERROR;
 800149e:	2301      	movs	r3, #1
 80014a0:	73fb      	strb	r3, [r7, #15]
 80014a2:	e004      	b.n	80014ae <HAL_InitTick+0x62>
      }
    }
    else
    {
      status = HAL_ERROR;
 80014a4:	2301      	movs	r3, #1
 80014a6:	73fb      	strb	r3, [r7, #15]
 80014a8:	e001      	b.n	80014ae <HAL_InitTick+0x62>
    }
  }
  else
  {
    status = HAL_ERROR;
 80014aa:	2301      	movs	r3, #1
 80014ac:	73fb      	strb	r3, [r7, #15]
  }

  /* Return function status */
  return status;
 80014ae:	7bfb      	ldrb	r3, [r7, #15]
}
 80014b0:	4618      	mov	r0, r3
 80014b2:	3710      	adds	r7, #16
 80014b4:	46bd      	mov	sp, r7
 80014b6:	bd80      	pop	{r7, pc}
 80014b8:	2000002c 	.word	0x2000002c
 80014bc:	20000028 	.word	0x20000028

080014c0 <HAL_IncTick>:
  * @note This function is declared as __weak to be overwritten in case of other
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 80014c0:	b480      	push	{r7}
 80014c2:	af00      	add	r7, sp, #0
  uwTick += (uint32_t)uwTickFreq;
 80014c4:	4b06      	ldr	r3, [pc, #24]	@ (80014e0 <HAL_IncTick+0x20>)
 80014c6:	781b      	ldrb	r3, [r3, #0]
 80014c8:	461a      	mov	r2, r3
 80014ca:	4b06      	ldr	r3, [pc, #24]	@ (80014e4 <HAL_IncTick+0x24>)
 80014cc:	681b      	ldr	r3, [r3, #0]
 80014ce:	4413      	add	r3, r2
 80014d0:	4a04      	ldr	r2, [pc, #16]	@ (80014e4 <HAL_IncTick+0x24>)
 80014d2:	6013      	str	r3, [r2, #0]
}
 80014d4:	bf00      	nop
 80014d6:	46bd      	mov	sp, r7
 80014d8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80014dc:	4770      	bx	lr
 80014de:	bf00      	nop
 80014e0:	2000002c 	.word	0x2000002c
 80014e4:	200004cc 	.word	0x200004cc

080014e8 <HAL_GetTick>:
  * @note This function is declared as __weak to be overwritten in case of other
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 80014e8:	b480      	push	{r7}
 80014ea:	af00      	add	r7, sp, #0
  return uwTick;
 80014ec:	4b03      	ldr	r3, [pc, #12]	@ (80014fc <HAL_GetTick+0x14>)
 80014ee:	681b      	ldr	r3, [r3, #0]
}
 80014f0:	4618      	mov	r0, r3
 80014f2:	46bd      	mov	sp, r7
 80014f4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80014f8:	4770      	bx	lr
 80014fa:	bf00      	nop
 80014fc:	200004cc 	.word	0x200004cc

08001500 <HAL_GetTickPrio>:
/**
  * @brief This function returns a tick priority.
  * @retval tick priority
  */
uint32_t HAL_GetTickPrio(void)
{
 8001500:	b480      	push	{r7}
 8001502:	af00      	add	r7, sp, #0
  return uwTickPrio;
 8001504:	4b03      	ldr	r3, [pc, #12]	@ (8001514 <HAL_GetTickPrio+0x14>)
 8001506:	681b      	ldr	r3, [r3, #0]
}
 8001508:	4618      	mov	r0, r3
 800150a:	46bd      	mov	sp, r7
 800150c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001510:	4770      	bx	lr
 8001512:	bf00      	nop
 8001514:	20000028 	.word	0x20000028

08001518 <HAL_Delay>:
  *       implementations in user file.
  * @param Delay  specifies the delay time length, in milliseconds.
  * @retval None
  */
__weak void HAL_Delay(uint32_t Delay)
{
 8001518:	b580      	push	{r7, lr}
 800151a:	b084      	sub	sp, #16
 800151c:	af00      	add	r7, sp, #0
 800151e:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = HAL_GetTick();
 8001520:	f7ff ffe2 	bl	80014e8 <HAL_GetTick>
 8001524:	60b8      	str	r0, [r7, #8]
  uint32_t wait = Delay;
 8001526:	687b      	ldr	r3, [r7, #4]
 8001528:	60fb      	str	r3, [r7, #12]

  /* Add a freq to guarantee minimum wait */
  if (wait < HAL_MAX_DELAY)
 800152a:	68fb      	ldr	r3, [r7, #12]
 800152c:	f1b3 3fff 	cmp.w	r3, #4294967295
 8001530:	d005      	beq.n	800153e <HAL_Delay+0x26>
  {
    wait += (uint32_t)(uwTickFreq);
 8001532:	4b0a      	ldr	r3, [pc, #40]	@ (800155c <HAL_Delay+0x44>)
 8001534:	781b      	ldrb	r3, [r3, #0]
 8001536:	461a      	mov	r2, r3
 8001538:	68fb      	ldr	r3, [r7, #12]
 800153a:	4413      	add	r3, r2
 800153c:	60fb      	str	r3, [r7, #12]
  }

  while ((HAL_GetTick() - tickstart) < wait)
 800153e:	bf00      	nop
 8001540:	f7ff ffd2 	bl	80014e8 <HAL_GetTick>
 8001544:	4602      	mov	r2, r0
 8001546:	68bb      	ldr	r3, [r7, #8]
 8001548:	1ad3      	subs	r3, r2, r3
 800154a:	68fa      	ldr	r2, [r7, #12]
 800154c:	429a      	cmp	r2, r3
 800154e:	d8f7      	bhi.n	8001540 <HAL_Delay+0x28>
  {
  }
}
 8001550:	bf00      	nop
 8001552:	bf00      	nop
 8001554:	3710      	adds	r7, #16
 8001556:	46bd      	mov	sp, r7
 8001558:	bd80      	pop	{r7, pc}
 800155a:	bf00      	nop
 800155c:	2000002c 	.word	0x2000002c

08001560 <__NVIC_SetPriorityGrouping>:
           In case of a conflict between priority grouping and available
           priority bits (__NVIC_PRIO_BITS), the smallest possible priority group is set.
  \param [in]      PriorityGroup  Priority grouping field.
 */
__STATIC_INLINE void __NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8001560:	b480      	push	{r7}
 8001562:	b085      	sub	sp, #20
 8001564:	af00      	add	r7, sp, #0
 8001566:	6078      	str	r0, [r7, #4]
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 8001568:	687b      	ldr	r3, [r7, #4]
 800156a:	f003 0307 	and.w	r3, r3, #7
 800156e:	60fb      	str	r3, [r7, #12]

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 8001570:	4b0c      	ldr	r3, [pc, #48]	@ (80015a4 <__NVIC_SetPriorityGrouping+0x44>)
 8001572:	68db      	ldr	r3, [r3, #12]
 8001574:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 8001576:	68ba      	ldr	r2, [r7, #8]
 8001578:	f64f 03ff 	movw	r3, #63743	@ 0xf8ff
 800157c:	4013      	ands	r3, r2
 800157e:	60bb      	str	r3, [r7, #8]
  reg_value  =  (reg_value                                   |
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos)  );              /* Insert write key and priority group */
 8001580:	68fb      	ldr	r3, [r7, #12]
 8001582:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 8001584:	68bb      	ldr	r3, [r7, #8]
 8001586:	4313      	orrs	r3, r2
  reg_value  =  (reg_value                                   |
 8001588:	f043 63bf 	orr.w	r3, r3, #100139008	@ 0x5f80000
 800158c:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 8001590:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 8001592:	4a04      	ldr	r2, [pc, #16]	@ (80015a4 <__NVIC_SetPriorityGrouping+0x44>)
 8001594:	68bb      	ldr	r3, [r7, #8]
 8001596:	60d3      	str	r3, [r2, #12]
}
 8001598:	bf00      	nop
 800159a:	3714      	adds	r7, #20
 800159c:	46bd      	mov	sp, r7
 800159e:	f85d 7b04 	ldr.w	r7, [sp], #4
 80015a2:	4770      	bx	lr
 80015a4:	e000ed00 	.word	0xe000ed00

080015a8 <__NVIC_GetPriorityGrouping>:
  \brief   Get Priority Grouping
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t __NVIC_GetPriorityGrouping(void)
{
 80015a8:	b480      	push	{r7}
 80015aa:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 80015ac:	4b04      	ldr	r3, [pc, #16]	@ (80015c0 <__NVIC_GetPriorityGrouping+0x18>)
 80015ae:	68db      	ldr	r3, [r3, #12]
 80015b0:	0a1b      	lsrs	r3, r3, #8
 80015b2:	f003 0307 	and.w	r3, r3, #7
}
 80015b6:	4618      	mov	r0, r3
 80015b8:	46bd      	mov	sp, r7
 80015ba:	f85d 7b04 	ldr.w	r7, [sp], #4
 80015be:	4770      	bx	lr
 80015c0:	e000ed00 	.word	0xe000ed00

080015c4 <__NVIC_EnableIRQ>:
  \details Enables a device specific interrupt in the NVIC interrupt controller.
  \param [in]      IRQn  Device specific interrupt number.
  \note    IRQn must not be negative.
 */
__STATIC_INLINE void __NVIC_EnableIRQ(IRQn_Type IRQn)
{
 80015c4:	b480      	push	{r7}
 80015c6:	b083      	sub	sp, #12
 80015c8:	af00      	add	r7, sp, #0
 80015ca:	4603      	mov	r3, r0
 80015cc:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 80015ce:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80015d2:	2b00      	cmp	r3, #0
 80015d4:	db0b      	blt.n	80015ee <__NVIC_EnableIRQ+0x2a>
  {
    __COMPILER_BARRIER();
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 80015d6:	79fb      	ldrb	r3, [r7, #7]
 80015d8:	f003 021f 	and.w	r2, r3, #31
 80015dc:	4907      	ldr	r1, [pc, #28]	@ (80015fc <__NVIC_EnableIRQ+0x38>)
 80015de:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80015e2:	095b      	lsrs	r3, r3, #5
 80015e4:	2001      	movs	r0, #1
 80015e6:	fa00 f202 	lsl.w	r2, r0, r2
 80015ea:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
    __COMPILER_BARRIER();
  }
}
 80015ee:	bf00      	nop
 80015f0:	370c      	adds	r7, #12
 80015f2:	46bd      	mov	sp, r7
 80015f4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80015f8:	4770      	bx	lr
 80015fa:	bf00      	nop
 80015fc:	e000e100 	.word	0xe000e100

08001600 <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 8001600:	b480      	push	{r7}
 8001602:	b083      	sub	sp, #12
 8001604:	af00      	add	r7, sp, #0
 8001606:	4603      	mov	r3, r0
 8001608:	6039      	str	r1, [r7, #0]
 800160a:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 800160c:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8001610:	2b00      	cmp	r3, #0
 8001612:	db0a      	blt.n	800162a <__NVIC_SetPriority+0x2a>
  {
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8001614:	683b      	ldr	r3, [r7, #0]
 8001616:	b2da      	uxtb	r2, r3
 8001618:	490c      	ldr	r1, [pc, #48]	@ (800164c <__NVIC_SetPriority+0x4c>)
 800161a:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800161e:	0112      	lsls	r2, r2, #4
 8001620:	b2d2      	uxtb	r2, r2
 8001622:	440b      	add	r3, r1
 8001624:	f883 2300 	strb.w	r2, [r3, #768]	@ 0x300
  }
  else
  {
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
  }
}
 8001628:	e00a      	b.n	8001640 <__NVIC_SetPriority+0x40>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 800162a:	683b      	ldr	r3, [r7, #0]
 800162c:	b2da      	uxtb	r2, r3
 800162e:	4908      	ldr	r1, [pc, #32]	@ (8001650 <__NVIC_SetPriority+0x50>)
 8001630:	79fb      	ldrb	r3, [r7, #7]
 8001632:	f003 030f 	and.w	r3, r3, #15
 8001636:	3b04      	subs	r3, #4
 8001638:	0112      	lsls	r2, r2, #4
 800163a:	b2d2      	uxtb	r2, r2
 800163c:	440b      	add	r3, r1
 800163e:	761a      	strb	r2, [r3, #24]
}
 8001640:	bf00      	nop
 8001642:	370c      	adds	r7, #12
 8001644:	46bd      	mov	sp, r7
 8001646:	f85d 7b04 	ldr.w	r7, [sp], #4
 800164a:	4770      	bx	lr
 800164c:	e000e100 	.word	0xe000e100
 8001650:	e000ed00 	.word	0xe000ed00

08001654 <NVIC_EncodePriority>:
  \param [in]   PreemptPriority  Preemptive priority value (starting from 0).
  \param [in]       SubPriority  Subpriority value (starting from 0).
  \return                        Encoded priority. Value can be used in the function \ref NVIC_SetPriority().
 */
__STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uint32_t SubPriority)
{
 8001654:	b480      	push	{r7}
 8001656:	b089      	sub	sp, #36	@ 0x24
 8001658:	af00      	add	r7, sp, #0
 800165a:	60f8      	str	r0, [r7, #12]
 800165c:	60b9      	str	r1, [r7, #8]
 800165e:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 8001660:	68fb      	ldr	r3, [r7, #12]
 8001662:	f003 0307 	and.w	r3, r3, #7
 8001666:	61fb      	str	r3, [r7, #28]
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 8001668:	69fb      	ldr	r3, [r7, #28]
 800166a:	f1c3 0307 	rsb	r3, r3, #7
 800166e:	2b04      	cmp	r3, #4
 8001670:	bf28      	it	cs
 8001672:	2304      	movcs	r3, #4
 8001674:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 8001676:	69fb      	ldr	r3, [r7, #28]
 8001678:	3304      	adds	r3, #4
 800167a:	2b06      	cmp	r3, #6
 800167c:	d902      	bls.n	8001684 <NVIC_EncodePriority+0x30>
 800167e:	69fb      	ldr	r3, [r7, #28]
 8001680:	3b03      	subs	r3, #3
 8001682:	e000      	b.n	8001686 <NVIC_EncodePriority+0x32>
 8001684:	2300      	movs	r3, #0
 8001686:	617b      	str	r3, [r7, #20]

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8001688:	f04f 32ff 	mov.w	r2, #4294967295
 800168c:	69bb      	ldr	r3, [r7, #24]
 800168e:	fa02 f303 	lsl.w	r3, r2, r3
 8001692:	43da      	mvns	r2, r3
 8001694:	68bb      	ldr	r3, [r7, #8]
 8001696:	401a      	ands	r2, r3
 8001698:	697b      	ldr	r3, [r7, #20]
 800169a:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 800169c:	f04f 31ff 	mov.w	r1, #4294967295
 80016a0:	697b      	ldr	r3, [r7, #20]
 80016a2:	fa01 f303 	lsl.w	r3, r1, r3
 80016a6:	43d9      	mvns	r1, r3
 80016a8:	687b      	ldr	r3, [r7, #4]
 80016aa:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 80016ac:	4313      	orrs	r3, r2
         );
}
 80016ae:	4618      	mov	r0, r3
 80016b0:	3724      	adds	r7, #36	@ 0x24
 80016b2:	46bd      	mov	sp, r7
 80016b4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80016b8:	4770      	bx	lr
	...

080016bc <SysTick_Config>:
  \note    When the variable <b>__Vendor_SysTickConfig</b> is set to 1, then the
           function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.h</b>
           must contain a vendor-specific implementation of this function.
 */
__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
{
 80016bc:	b580      	push	{r7, lr}
 80016be:	b082      	sub	sp, #8
 80016c0:	af00      	add	r7, sp, #0
 80016c2:	6078      	str	r0, [r7, #4]
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 80016c4:	687b      	ldr	r3, [r7, #4]
 80016c6:	3b01      	subs	r3, #1
 80016c8:	f1b3 7f80 	cmp.w	r3, #16777216	@ 0x1000000
 80016cc:	d301      	bcc.n	80016d2 <SysTick_Config+0x16>
  {
    return (1UL);                                                   /* Reload value impossible */
 80016ce:	2301      	movs	r3, #1
 80016d0:	e00f      	b.n	80016f2 <SysTick_Config+0x36>
  }

  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 80016d2:	4a0a      	ldr	r2, [pc, #40]	@ (80016fc <SysTick_Config+0x40>)
 80016d4:	687b      	ldr	r3, [r7, #4]
 80016d6:	3b01      	subs	r3, #1
 80016d8:	6053      	str	r3, [r2, #4]
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
 80016da:	210f      	movs	r1, #15
 80016dc:	f04f 30ff 	mov.w	r0, #4294967295
 80016e0:	f7ff ff8e 	bl	8001600 <__NVIC_SetPriority>
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 80016e4:	4b05      	ldr	r3, [pc, #20]	@ (80016fc <SysTick_Config+0x40>)
 80016e6:	2200      	movs	r2, #0
 80016e8:	609a      	str	r2, [r3, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 80016ea:	4b04      	ldr	r3, [pc, #16]	@ (80016fc <SysTick_Config+0x40>)
 80016ec:	2207      	movs	r2, #7
 80016ee:	601a      	str	r2, [r3, #0]
                   SysTick_CTRL_TICKINT_Msk   |
                   SysTick_CTRL_ENABLE_Msk;                         /* Enable SysTick IRQ and SysTick Timer */
  return (0UL);                                                     /* Function successful */
 80016f0:	2300      	movs	r3, #0
}
 80016f2:	4618      	mov	r0, r3
 80016f4:	3708      	adds	r7, #8
 80016f6:	46bd      	mov	sp, r7
 80016f8:	bd80      	pop	{r7, pc}
 80016fa:	bf00      	nop
 80016fc:	e000e010 	.word	0xe000e010

08001700 <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ pre-emption is no more possible.
  *         The pending IRQ priority will be managed only by the subpriority.
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8001700:	b580      	push	{r7, lr}
 8001702:	b082      	sub	sp, #8
 8001704:	af00      	add	r7, sp, #0
 8001706:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));

  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 8001708:	6878      	ldr	r0, [r7, #4]
 800170a:	f7ff ff29 	bl	8001560 <__NVIC_SetPriorityGrouping>
}
 800170e:	bf00      	nop
 8001710:	3708      	adds	r7, #8
 8001712:	46bd      	mov	sp, r7
 8001714:	bd80      	pop	{r7, pc}

08001716 <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{
 8001716:	b580      	push	{r7, lr}
 8001718:	b086      	sub	sp, #24
 800171a:	af00      	add	r7, sp, #0
 800171c:	4603      	mov	r3, r0
 800171e:	60b9      	str	r1, [r7, #8]
 8001720:	607a      	str	r2, [r7, #4]
 8001722:	73fb      	strb	r3, [r7, #15]

  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));

  prioritygroup = NVIC_GetPriorityGrouping();
 8001724:	f7ff ff40 	bl	80015a8 <__NVIC_GetPriorityGrouping>
 8001728:	6178      	str	r0, [r7, #20]

  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 800172a:	687a      	ldr	r2, [r7, #4]
 800172c:	68b9      	ldr	r1, [r7, #8]
 800172e:	6978      	ldr	r0, [r7, #20]
 8001730:	f7ff ff90 	bl	8001654 <NVIC_EncodePriority>
 8001734:	4602      	mov	r2, r0
 8001736:	f997 300f 	ldrsb.w	r3, [r7, #15]
 800173a:	4611      	mov	r1, r2
 800173c:	4618      	mov	r0, r3
 800173e:	f7ff ff5f 	bl	8001600 <__NVIC_SetPriority>
}
 8001742:	bf00      	nop
 8001744:	3718      	adds	r7, #24
 8001746:	46bd      	mov	sp, r7
 8001748:	bd80      	pop	{r7, pc}

0800174a <HAL_NVIC_EnableIRQ>:
  *         This parameter can be an enumerator of IRQn_Type enumeration
  *         (For the complete STM32 Devices IRQ Channels list, please refer to the appropriate CMSIS device file (stm32wbxxxx.h))
  * @retval None
  */
void HAL_NVIC_EnableIRQ(IRQn_Type IRQn)
{
 800174a:	b580      	push	{r7, lr}
 800174c:	b082      	sub	sp, #8
 800174e:	af00      	add	r7, sp, #0
 8001750:	4603      	mov	r3, r0
 8001752:	71fb      	strb	r3, [r7, #7]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));

  /* Enable interrupt */
  NVIC_EnableIRQ(IRQn);
 8001754:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8001758:	4618      	mov	r0, r3
 800175a:	f7ff ff33 	bl	80015c4 <__NVIC_EnableIRQ>
}
 800175e:	bf00      	nop
 8001760:	3708      	adds	r7, #8
 8001762:	46bd      	mov	sp, r7
 8001764:	bd80      	pop	{r7, pc}

08001766 <HAL_SYSTICK_Config>:
  * @param TicksNumb Specifies the ticks Number of ticks between two interrupts.
  * @retval status:  - 0  Function succeeded.
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
 8001766:	b580      	push	{r7, lr}
 8001768:	b082      	sub	sp, #8
 800176a:	af00      	add	r7, sp, #0
 800176c:	6078      	str	r0, [r7, #4]
  return SysTick_Config(TicksNumb);
 800176e:	6878      	ldr	r0, [r7, #4]
 8001770:	f7ff ffa4 	bl	80016bc <SysTick_Config>
 8001774:	4603      	mov	r3, r0
}
 8001776:	4618      	mov	r0, r3
 8001778:	3708      	adds	r7, #8
 800177a:	46bd      	mov	sp, r7
 800177c:	bd80      	pop	{r7, pc}

0800177e <HAL_DMA_Abort>:
  * @param hdma Pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA Channel.
    * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Abort(DMA_HandleTypeDef *hdma)
{
 800177e:	b480      	push	{r7}
 8001780:	b083      	sub	sp, #12
 8001782:	af00      	add	r7, sp, #0
 8001784:	6078      	str	r0, [r7, #4]

  /* Check the DMA peripheral handle */
  if (NULL == hdma)
 8001786:	687b      	ldr	r3, [r7, #4]
 8001788:	2b00      	cmp	r3, #0
 800178a:	d101      	bne.n	8001790 <HAL_DMA_Abort+0x12>
  {
    return HAL_ERROR;
 800178c:	2301      	movs	r3, #1
 800178e:	e04f      	b.n	8001830 <HAL_DMA_Abort+0xb2>
  }

  /* Check the DMA peripheral state */
  if (hdma->State != HAL_DMA_STATE_BUSY)
 8001790:	687b      	ldr	r3, [r7, #4]
 8001792:	f893 3025 	ldrb.w	r3, [r3, #37]	@ 0x25
 8001796:	b2db      	uxtb	r3, r3
 8001798:	2b02      	cmp	r3, #2
 800179a:	d008      	beq.n	80017ae <HAL_DMA_Abort+0x30>
  {
    hdma->ErrorCode = HAL_DMA_ERROR_NO_XFER;
 800179c:	687b      	ldr	r3, [r7, #4]
 800179e:	2204      	movs	r2, #4
 80017a0:	63da      	str	r2, [r3, #60]	@ 0x3c

    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 80017a2:	687b      	ldr	r3, [r7, #4]
 80017a4:	2200      	movs	r2, #0
 80017a6:	f883 2024 	strb.w	r2, [r3, #36]	@ 0x24

    return HAL_ERROR;
 80017aa:	2301      	movs	r3, #1
 80017ac:	e040      	b.n	8001830 <HAL_DMA_Abort+0xb2>
  }
  else
  {
    /* Disable DMA IT */
    __HAL_DMA_DISABLE_IT(hdma, (DMA_IT_TC | DMA_IT_HT | DMA_IT_TE));
 80017ae:	687b      	ldr	r3, [r7, #4]
 80017b0:	681b      	ldr	r3, [r3, #0]
 80017b2:	681a      	ldr	r2, [r3, #0]
 80017b4:	687b      	ldr	r3, [r7, #4]
 80017b6:	681b      	ldr	r3, [r3, #0]
 80017b8:	f022 020e 	bic.w	r2, r2, #14
 80017bc:	601a      	str	r2, [r3, #0]

    /* disable the DMAMUX sync overrun IT*/
    hdma->DMAmuxChannel->CCR &= ~DMAMUX_CxCR_SOIE;
 80017be:	687b      	ldr	r3, [r7, #4]
 80017c0:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 80017c2:	681a      	ldr	r2, [r3, #0]
 80017c4:	687b      	ldr	r3, [r7, #4]
 80017c6:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 80017c8:	f422 7280 	bic.w	r2, r2, #256	@ 0x100
 80017cc:	601a      	str	r2, [r3, #0]

    /* Disable the channel */
    __HAL_DMA_DISABLE(hdma);
 80017ce:	687b      	ldr	r3, [r7, #4]
 80017d0:	681b      	ldr	r3, [r3, #0]
 80017d2:	681a      	ldr	r2, [r3, #0]
 80017d4:	687b      	ldr	r3, [r7, #4]
 80017d6:	681b      	ldr	r3, [r3, #0]
 80017d8:	f022 0201 	bic.w	r2, r2, #1
 80017dc:	601a      	str	r2, [r3, #0]

    /* Clear all flags */
    hdma->DmaBaseAddress->IFCR = (DMA_ISR_GIF1 << (hdma->ChannelIndex & 0x1cU));
 80017de:	687b      	ldr	r3, [r7, #4]
 80017e0:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80017e2:	f003 021c 	and.w	r2, r3, #28
 80017e6:	687b      	ldr	r3, [r7, #4]
 80017e8:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80017ea:	2101      	movs	r1, #1
 80017ec:	fa01 f202 	lsl.w	r2, r1, r2
 80017f0:	605a      	str	r2, [r3, #4]

    /* Clear the DMAMUX synchro overrun flag */
    hdma->DMAmuxChannelStatus->CFR = hdma->DMAmuxChannelStatusMask;
 80017f2:	687b      	ldr	r3, [r7, #4]
 80017f4:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 80017f6:	687a      	ldr	r2, [r7, #4]
 80017f8:	6d12      	ldr	r2, [r2, #80]	@ 0x50
 80017fa:	605a      	str	r2, [r3, #4]

    if (hdma->DMAmuxRequestGen != 0U)
 80017fc:	687b      	ldr	r3, [r7, #4]
 80017fe:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8001800:	2b00      	cmp	r3, #0
 8001802:	d00c      	beq.n	800181e <HAL_DMA_Abort+0xa0>
    {
      /* if using DMAMUX request generator, disable the DMAMUX request generator overrun IT*/
      /* disable the request gen overrun IT*/
      hdma->DMAmuxRequestGen->RGCR &= ~DMAMUX_RGxCR_OIE;
 8001804:	687b      	ldr	r3, [r7, #4]
 8001806:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8001808:	681a      	ldr	r2, [r3, #0]
 800180a:	687b      	ldr	r3, [r7, #4]
 800180c:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 800180e:	f422 7280 	bic.w	r2, r2, #256	@ 0x100
 8001812:	601a      	str	r2, [r3, #0]

      /* Clear the DMAMUX request generator overrun flag */
      hdma->DMAmuxRequestGenStatus->RGCFR = hdma->DMAmuxRequestGenStatusMask;
 8001814:	687b      	ldr	r3, [r7, #4]
 8001816:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8001818:	687a      	ldr	r2, [r7, #4]
 800181a:	6dd2      	ldr	r2, [r2, #92]	@ 0x5c
 800181c:	605a      	str	r2, [r3, #4]
    }

    /* Change the DMA state */
    hdma->State = HAL_DMA_STATE_READY;
 800181e:	687b      	ldr	r3, [r7, #4]
 8001820:	2201      	movs	r2, #1
 8001822:	f883 2025 	strb.w	r2, [r3, #37]	@ 0x25

    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 8001826:	687b      	ldr	r3, [r7, #4]
 8001828:	2200      	movs	r2, #0
 800182a:	f883 2024 	strb.w	r2, [r3, #36]	@ 0x24
  }

  return HAL_OK;
 800182e:	2300      	movs	r3, #0
}
 8001830:	4618      	mov	r0, r3
 8001832:	370c      	adds	r7, #12
 8001834:	46bd      	mov	sp, r7
 8001836:	f85d 7b04 	ldr.w	r7, [sp], #4
 800183a:	4770      	bx	lr

0800183c <HAL_DMA_Abort_IT>:
  * @param  hdma  Pointer to a DMA_HandleTypeDef structure that contains
  *                 the configuration information for the specified DMA Channel.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Abort_IT(DMA_HandleTypeDef *hdma)
{
 800183c:	b580      	push	{r7, lr}
 800183e:	b084      	sub	sp, #16
 8001840:	af00      	add	r7, sp, #0
 8001842:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 8001844:	2300      	movs	r3, #0
 8001846:	73fb      	strb	r3, [r7, #15]

  if (HAL_DMA_STATE_BUSY != hdma->State)
 8001848:	687b      	ldr	r3, [r7, #4]
 800184a:	f893 3025 	ldrb.w	r3, [r3, #37]	@ 0x25
 800184e:	b2db      	uxtb	r3, r3
 8001850:	2b02      	cmp	r3, #2
 8001852:	d005      	beq.n	8001860 <HAL_DMA_Abort_IT+0x24>
  {
    /* no transfer ongoing */
    hdma->ErrorCode = HAL_DMA_ERROR_NO_XFER;
 8001854:	687b      	ldr	r3, [r7, #4]
 8001856:	2204      	movs	r2, #4
 8001858:	63da      	str	r2, [r3, #60]	@ 0x3c

    status = HAL_ERROR;
 800185a:	2301      	movs	r3, #1
 800185c:	73fb      	strb	r3, [r7, #15]
 800185e:	e047      	b.n	80018f0 <HAL_DMA_Abort_IT+0xb4>
  }
  else
  {
    /* Disable DMA IT */
    __HAL_DMA_DISABLE_IT(hdma, (DMA_IT_TC | DMA_IT_HT | DMA_IT_TE));
 8001860:	687b      	ldr	r3, [r7, #4]
 8001862:	681b      	ldr	r3, [r3, #0]
 8001864:	681a      	ldr	r2, [r3, #0]
 8001866:	687b      	ldr	r3, [r7, #4]
 8001868:	681b      	ldr	r3, [r3, #0]
 800186a:	f022 020e 	bic.w	r2, r2, #14
 800186e:	601a      	str	r2, [r3, #0]

    /* Disable the channel */
    __HAL_DMA_DISABLE(hdma);
 8001870:	687b      	ldr	r3, [r7, #4]
 8001872:	681b      	ldr	r3, [r3, #0]
 8001874:	681a      	ldr	r2, [r3, #0]
 8001876:	687b      	ldr	r3, [r7, #4]
 8001878:	681b      	ldr	r3, [r3, #0]
 800187a:	f022 0201 	bic.w	r2, r2, #1
 800187e:	601a      	str	r2, [r3, #0]

    /* disable the DMAMUX sync overrun IT*/
    hdma->DMAmuxChannel->CCR &= ~DMAMUX_CxCR_SOIE;
 8001880:	687b      	ldr	r3, [r7, #4]
 8001882:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 8001884:	681a      	ldr	r2, [r3, #0]
 8001886:	687b      	ldr	r3, [r7, #4]
 8001888:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 800188a:	f422 7280 	bic.w	r2, r2, #256	@ 0x100
 800188e:	601a      	str	r2, [r3, #0]

    /* Clear all flags */
    hdma->DmaBaseAddress->IFCR = (DMA_ISR_GIF1 << (hdma->ChannelIndex & 0x1cU));
 8001890:	687b      	ldr	r3, [r7, #4]
 8001892:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8001894:	f003 021c 	and.w	r2, r3, #28
 8001898:	687b      	ldr	r3, [r7, #4]
 800189a:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800189c:	2101      	movs	r1, #1
 800189e:	fa01 f202 	lsl.w	r2, r1, r2
 80018a2:	605a      	str	r2, [r3, #4]

    /* Clear the DMAMUX synchro overrun flag */
    hdma->DMAmuxChannelStatus->CFR = hdma->DMAmuxChannelStatusMask;
 80018a4:	687b      	ldr	r3, [r7, #4]
 80018a6:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 80018a8:	687a      	ldr	r2, [r7, #4]
 80018aa:	6d12      	ldr	r2, [r2, #80]	@ 0x50
 80018ac:	605a      	str	r2, [r3, #4]

    if (hdma->DMAmuxRequestGen != 0U)
 80018ae:	687b      	ldr	r3, [r7, #4]
 80018b0:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 80018b2:	2b00      	cmp	r3, #0
 80018b4:	d00c      	beq.n	80018d0 <HAL_DMA_Abort_IT+0x94>
    {
      /* if using DMAMUX request generator, disable the DMAMUX request generator overrun IT*/
      /* disable the request gen overrun IT*/
      hdma->DMAmuxRequestGen->RGCR &= ~DMAMUX_RGxCR_OIE;
 80018b6:	687b      	ldr	r3, [r7, #4]
 80018b8:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 80018ba:	681a      	ldr	r2, [r3, #0]
 80018bc:	687b      	ldr	r3, [r7, #4]
 80018be:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 80018c0:	f422 7280 	bic.w	r2, r2, #256	@ 0x100
 80018c4:	601a      	str	r2, [r3, #0]

      /* Clear the DMAMUX request generator overrun flag */
      hdma->DMAmuxRequestGenStatus->RGCFR = hdma->DMAmuxRequestGenStatusMask;
 80018c6:	687b      	ldr	r3, [r7, #4]
 80018c8:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 80018ca:	687a      	ldr	r2, [r7, #4]
 80018cc:	6dd2      	ldr	r2, [r2, #92]	@ 0x5c
 80018ce:	605a      	str	r2, [r3, #4]
    }

    /* Change the DMA state */
    hdma->State = HAL_DMA_STATE_READY;
 80018d0:	687b      	ldr	r3, [r7, #4]
 80018d2:	2201      	movs	r2, #1
 80018d4:	f883 2025 	strb.w	r2, [r3, #37]	@ 0x25

    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 80018d8:	687b      	ldr	r3, [r7, #4]
 80018da:	2200      	movs	r2, #0
 80018dc:	f883 2024 	strb.w	r2, [r3, #36]	@ 0x24

    /* Call User Abort callback */
    if (hdma->XferAbortCallback != NULL)
 80018e0:	687b      	ldr	r3, [r7, #4]
 80018e2:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 80018e4:	2b00      	cmp	r3, #0
 80018e6:	d003      	beq.n	80018f0 <HAL_DMA_Abort_IT+0xb4>
    {
      hdma->XferAbortCallback(hdma);
 80018e8:	687b      	ldr	r3, [r7, #4]
 80018ea:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 80018ec:	6878      	ldr	r0, [r7, #4]
 80018ee:	4798      	blx	r3
    }
  }
  return status;
 80018f0:	7bfb      	ldrb	r3, [r7, #15]
}
 80018f2:	4618      	mov	r0, r3
 80018f4:	3710      	adds	r7, #16
 80018f6:	46bd      	mov	sp, r7
 80018f8:	bd80      	pop	{r7, pc}
	...

080018fc <HAL_GPIO_Init>:
  * @param GPIO_Init pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 80018fc:	b480      	push	{r7}
 80018fe:	b087      	sub	sp, #28
 8001900:	af00      	add	r7, sp, #0
 8001902:	6078      	str	r0, [r7, #4]
 8001904:	6039      	str	r1, [r7, #0]
  uint32_t position = 0x00u;
 8001906:	2300      	movs	r3, #0
 8001908:	617b      	str	r3, [r7, #20]
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));
  assert_param(IS_GPIO_PULL(GPIO_Init->Pull));

  /* Configure the port pins */
  while (((GPIO_Init->Pin) >> position) != 0x00u)
 800190a:	e14c      	b.n	8001ba6 <HAL_GPIO_Init+0x2aa>
  {
    /* Get current io position */
    iocurrent = (GPIO_Init->Pin) & (1uL << position);
 800190c:	683b      	ldr	r3, [r7, #0]
 800190e:	681a      	ldr	r2, [r3, #0]
 8001910:	2101      	movs	r1, #1
 8001912:	697b      	ldr	r3, [r7, #20]
 8001914:	fa01 f303 	lsl.w	r3, r1, r3
 8001918:	4013      	ands	r3, r2
 800191a:	60fb      	str	r3, [r7, #12]

    if (iocurrent != 0x00u)
 800191c:	68fb      	ldr	r3, [r7, #12]
 800191e:	2b00      	cmp	r3, #0
 8001920:	f000 813e 	beq.w	8001ba0 <HAL_GPIO_Init+0x2a4>
    {
      /*--------------------- GPIO Mode Configuration ------------------------*/
      /* In case of Output or Alternate function mode selection */
      if (((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) || ((GPIO_Init->Mode & GPIO_MODE) == MODE_AF))
 8001924:	683b      	ldr	r3, [r7, #0]
 8001926:	685b      	ldr	r3, [r3, #4]
 8001928:	f003 0303 	and.w	r3, r3, #3
 800192c:	2b01      	cmp	r3, #1
 800192e:	d005      	beq.n	800193c <HAL_GPIO_Init+0x40>
 8001930:	683b      	ldr	r3, [r7, #0]
 8001932:	685b      	ldr	r3, [r3, #4]
 8001934:	f003 0303 	and.w	r3, r3, #3
 8001938:	2b02      	cmp	r3, #2
 800193a:	d130      	bne.n	800199e <HAL_GPIO_Init+0xa2>
      {
        /* Check the Speed parameter */
        assert_param(IS_GPIO_SPEED(GPIO_Init->Speed));
        /* Configure the IO Speed */
        temp = GPIOx->OSPEEDR;
 800193c:	687b      	ldr	r3, [r7, #4]
 800193e:	689b      	ldr	r3, [r3, #8]
 8001940:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_OSPEEDR_OSPEED0 << (position * 2u));
 8001942:	697b      	ldr	r3, [r7, #20]
 8001944:	005b      	lsls	r3, r3, #1
 8001946:	2203      	movs	r2, #3
 8001948:	fa02 f303 	lsl.w	r3, r2, r3
 800194c:	43db      	mvns	r3, r3
 800194e:	693a      	ldr	r2, [r7, #16]
 8001950:	4013      	ands	r3, r2
 8001952:	613b      	str	r3, [r7, #16]
        temp |= (GPIO_Init->Speed << (position * 2u));
 8001954:	683b      	ldr	r3, [r7, #0]
 8001956:	68da      	ldr	r2, [r3, #12]
 8001958:	697b      	ldr	r3, [r7, #20]
 800195a:	005b      	lsls	r3, r3, #1
 800195c:	fa02 f303 	lsl.w	r3, r2, r3
 8001960:	693a      	ldr	r2, [r7, #16]
 8001962:	4313      	orrs	r3, r2
 8001964:	613b      	str	r3, [r7, #16]
        GPIOx->OSPEEDR = temp;
 8001966:	687b      	ldr	r3, [r7, #4]
 8001968:	693a      	ldr	r2, [r7, #16]
 800196a:	609a      	str	r2, [r3, #8]

        /* Configure the IO Output Type */
        temp = GPIOx->OTYPER;
 800196c:	687b      	ldr	r3, [r7, #4]
 800196e:	685b      	ldr	r3, [r3, #4]
 8001970:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_OTYPER_OT0 << position) ;
 8001972:	2201      	movs	r2, #1
 8001974:	697b      	ldr	r3, [r7, #20]
 8001976:	fa02 f303 	lsl.w	r3, r2, r3
 800197a:	43db      	mvns	r3, r3
 800197c:	693a      	ldr	r2, [r7, #16]
 800197e:	4013      	ands	r3, r2
 8001980:	613b      	str	r3, [r7, #16]
        temp |= (((GPIO_Init->Mode & OUTPUT_TYPE) >> OUTPUT_TYPE_Pos) << position);
 8001982:	683b      	ldr	r3, [r7, #0]
 8001984:	685b      	ldr	r3, [r3, #4]
 8001986:	091b      	lsrs	r3, r3, #4
 8001988:	f003 0201 	and.w	r2, r3, #1
 800198c:	697b      	ldr	r3, [r7, #20]
 800198e:	fa02 f303 	lsl.w	r3, r2, r3
 8001992:	693a      	ldr	r2, [r7, #16]
 8001994:	4313      	orrs	r3, r2
 8001996:	613b      	str	r3, [r7, #16]
        GPIOx->OTYPER = temp;
 8001998:	687b      	ldr	r3, [r7, #4]
 800199a:	693a      	ldr	r2, [r7, #16]
 800199c:	605a      	str	r2, [r3, #4]
      }

      /* Activate the Pull-up or Pull down resistor for the current IO */
      if ((GPIO_Init->Mode & GPIO_MODE) != MODE_ANALOG)
 800199e:	683b      	ldr	r3, [r7, #0]
 80019a0:	685b      	ldr	r3, [r3, #4]
 80019a2:	f003 0303 	and.w	r3, r3, #3
 80019a6:	2b03      	cmp	r3, #3
 80019a8:	d017      	beq.n	80019da <HAL_GPIO_Init+0xde>
      {
        temp = GPIOx->PUPDR;
 80019aa:	687b      	ldr	r3, [r7, #4]
 80019ac:	68db      	ldr	r3, [r3, #12]
 80019ae:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_PUPDR_PUPD0 << (position * 2U));
 80019b0:	697b      	ldr	r3, [r7, #20]
 80019b2:	005b      	lsls	r3, r3, #1
 80019b4:	2203      	movs	r2, #3
 80019b6:	fa02 f303 	lsl.w	r3, r2, r3
 80019ba:	43db      	mvns	r3, r3
 80019bc:	693a      	ldr	r2, [r7, #16]
 80019be:	4013      	ands	r3, r2
 80019c0:	613b      	str	r3, [r7, #16]
        temp |= ((GPIO_Init->Pull) << (position * 2U));
 80019c2:	683b      	ldr	r3, [r7, #0]
 80019c4:	689a      	ldr	r2, [r3, #8]
 80019c6:	697b      	ldr	r3, [r7, #20]
 80019c8:	005b      	lsls	r3, r3, #1
 80019ca:	fa02 f303 	lsl.w	r3, r2, r3
 80019ce:	693a      	ldr	r2, [r7, #16]
 80019d0:	4313      	orrs	r3, r2
 80019d2:	613b      	str	r3, [r7, #16]
        GPIOx->PUPDR = temp;
 80019d4:	687b      	ldr	r3, [r7, #4]
 80019d6:	693a      	ldr	r2, [r7, #16]
 80019d8:	60da      	str	r2, [r3, #12]
      }

      /* In case of Alternate function mode selection */
      if ((GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 80019da:	683b      	ldr	r3, [r7, #0]
 80019dc:	685b      	ldr	r3, [r3, #4]
 80019de:	f003 0303 	and.w	r3, r3, #3
 80019e2:	2b02      	cmp	r3, #2
 80019e4:	d123      	bne.n	8001a2e <HAL_GPIO_Init+0x132>
        /* Check the Alternate function parameters */
        assert_param(IS_GPIO_AF_INSTANCE(GPIOx));
        assert_param(IS_GPIO_AF(GPIO_Init->Alternate));

        /* Configure Alternate function mapped with the current IO */
        temp = GPIOx->AFR[position >> 3u];
 80019e6:	697b      	ldr	r3, [r7, #20]
 80019e8:	08da      	lsrs	r2, r3, #3
 80019ea:	687b      	ldr	r3, [r7, #4]
 80019ec:	3208      	adds	r2, #8
 80019ee:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 80019f2:	613b      	str	r3, [r7, #16]
        temp &= ~(0xFu << ((position & 0x07u) * 4u));
 80019f4:	697b      	ldr	r3, [r7, #20]
 80019f6:	f003 0307 	and.w	r3, r3, #7
 80019fa:	009b      	lsls	r3, r3, #2
 80019fc:	220f      	movs	r2, #15
 80019fe:	fa02 f303 	lsl.w	r3, r2, r3
 8001a02:	43db      	mvns	r3, r3
 8001a04:	693a      	ldr	r2, [r7, #16]
 8001a06:	4013      	ands	r3, r2
 8001a08:	613b      	str	r3, [r7, #16]
        temp |= ((GPIO_Init->Alternate) << ((position & 0x07u) * 4u));
 8001a0a:	683b      	ldr	r3, [r7, #0]
 8001a0c:	691a      	ldr	r2, [r3, #16]
 8001a0e:	697b      	ldr	r3, [r7, #20]
 8001a10:	f003 0307 	and.w	r3, r3, #7
 8001a14:	009b      	lsls	r3, r3, #2
 8001a16:	fa02 f303 	lsl.w	r3, r2, r3
 8001a1a:	693a      	ldr	r2, [r7, #16]
 8001a1c:	4313      	orrs	r3, r2
 8001a1e:	613b      	str	r3, [r7, #16]
        GPIOx->AFR[position >> 3u] = temp;
 8001a20:	697b      	ldr	r3, [r7, #20]
 8001a22:	08da      	lsrs	r2, r3, #3
 8001a24:	687b      	ldr	r3, [r7, #4]
 8001a26:	3208      	adds	r2, #8
 8001a28:	6939      	ldr	r1, [r7, #16]
 8001a2a:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
      }

      /* Configure IO Direction mode (Input, Output, Alternate or Analog) */
      temp = GPIOx->MODER;
 8001a2e:	687b      	ldr	r3, [r7, #4]
 8001a30:	681b      	ldr	r3, [r3, #0]
 8001a32:	613b      	str	r3, [r7, #16]
      temp &= ~(GPIO_MODER_MODE0 << (position * 2u));
 8001a34:	697b      	ldr	r3, [r7, #20]
 8001a36:	005b      	lsls	r3, r3, #1
 8001a38:	2203      	movs	r2, #3
 8001a3a:	fa02 f303 	lsl.w	r3, r2, r3
 8001a3e:	43db      	mvns	r3, r3
 8001a40:	693a      	ldr	r2, [r7, #16]
 8001a42:	4013      	ands	r3, r2
 8001a44:	613b      	str	r3, [r7, #16]
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2u));
 8001a46:	683b      	ldr	r3, [r7, #0]
 8001a48:	685b      	ldr	r3, [r3, #4]
 8001a4a:	f003 0203 	and.w	r2, r3, #3
 8001a4e:	697b      	ldr	r3, [r7, #20]
 8001a50:	005b      	lsls	r3, r3, #1
 8001a52:	fa02 f303 	lsl.w	r3, r2, r3
 8001a56:	693a      	ldr	r2, [r7, #16]
 8001a58:	4313      	orrs	r3, r2
 8001a5a:	613b      	str	r3, [r7, #16]
      GPIOx->MODER = temp;
 8001a5c:	687b      	ldr	r3, [r7, #4]
 8001a5e:	693a      	ldr	r2, [r7, #16]
 8001a60:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if ((GPIO_Init->Mode & EXTI_MODE) != 0x00u)
 8001a62:	683b      	ldr	r3, [r7, #0]
 8001a64:	685b      	ldr	r3, [r3, #4]
 8001a66:	f403 3340 	and.w	r3, r3, #196608	@ 0x30000
 8001a6a:	2b00      	cmp	r3, #0
 8001a6c:	f000 8098 	beq.w	8001ba0 <HAL_GPIO_Init+0x2a4>
      {
        temp = SYSCFG->EXTICR[position >> 2u];
 8001a70:	4a54      	ldr	r2, [pc, #336]	@ (8001bc4 <HAL_GPIO_Init+0x2c8>)
 8001a72:	697b      	ldr	r3, [r7, #20]
 8001a74:	089b      	lsrs	r3, r3, #2
 8001a76:	3302      	adds	r3, #2
 8001a78:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8001a7c:	613b      	str	r3, [r7, #16]
        temp &= ~(0x0FuL << (4u * (position & 0x03u)));
 8001a7e:	697b      	ldr	r3, [r7, #20]
 8001a80:	f003 0303 	and.w	r3, r3, #3
 8001a84:	009b      	lsls	r3, r3, #2
 8001a86:	220f      	movs	r2, #15
 8001a88:	fa02 f303 	lsl.w	r3, r2, r3
 8001a8c:	43db      	mvns	r3, r3
 8001a8e:	693a      	ldr	r2, [r7, #16]
 8001a90:	4013      	ands	r3, r2
 8001a92:	613b      	str	r3, [r7, #16]
        temp |= (GPIO_GET_INDEX(GPIOx) << (4u * (position & 0x03u)));
 8001a94:	687b      	ldr	r3, [r7, #4]
 8001a96:	f1b3 4f90 	cmp.w	r3, #1207959552	@ 0x48000000
 8001a9a:	d019      	beq.n	8001ad0 <HAL_GPIO_Init+0x1d4>
 8001a9c:	687b      	ldr	r3, [r7, #4]
 8001a9e:	4a4a      	ldr	r2, [pc, #296]	@ (8001bc8 <HAL_GPIO_Init+0x2cc>)
 8001aa0:	4293      	cmp	r3, r2
 8001aa2:	d013      	beq.n	8001acc <HAL_GPIO_Init+0x1d0>
 8001aa4:	687b      	ldr	r3, [r7, #4]
 8001aa6:	4a49      	ldr	r2, [pc, #292]	@ (8001bcc <HAL_GPIO_Init+0x2d0>)
 8001aa8:	4293      	cmp	r3, r2
 8001aaa:	d00d      	beq.n	8001ac8 <HAL_GPIO_Init+0x1cc>
 8001aac:	687b      	ldr	r3, [r7, #4]
 8001aae:	4a48      	ldr	r2, [pc, #288]	@ (8001bd0 <HAL_GPIO_Init+0x2d4>)
 8001ab0:	4293      	cmp	r3, r2
 8001ab2:	d007      	beq.n	8001ac4 <HAL_GPIO_Init+0x1c8>
 8001ab4:	687b      	ldr	r3, [r7, #4]
 8001ab6:	4a47      	ldr	r2, [pc, #284]	@ (8001bd4 <HAL_GPIO_Init+0x2d8>)
 8001ab8:	4293      	cmp	r3, r2
 8001aba:	d101      	bne.n	8001ac0 <HAL_GPIO_Init+0x1c4>
 8001abc:	2304      	movs	r3, #4
 8001abe:	e008      	b.n	8001ad2 <HAL_GPIO_Init+0x1d6>
 8001ac0:	2307      	movs	r3, #7
 8001ac2:	e006      	b.n	8001ad2 <HAL_GPIO_Init+0x1d6>
 8001ac4:	2303      	movs	r3, #3
 8001ac6:	e004      	b.n	8001ad2 <HAL_GPIO_Init+0x1d6>
 8001ac8:	2302      	movs	r3, #2
 8001aca:	e002      	b.n	8001ad2 <HAL_GPIO_Init+0x1d6>
 8001acc:	2301      	movs	r3, #1
 8001ace:	e000      	b.n	8001ad2 <HAL_GPIO_Init+0x1d6>
 8001ad0:	2300      	movs	r3, #0
 8001ad2:	697a      	ldr	r2, [r7, #20]
 8001ad4:	f002 0203 	and.w	r2, r2, #3
 8001ad8:	0092      	lsls	r2, r2, #2
 8001ada:	4093      	lsls	r3, r2
 8001adc:	693a      	ldr	r2, [r7, #16]
 8001ade:	4313      	orrs	r3, r2
 8001ae0:	613b      	str	r3, [r7, #16]
        SYSCFG->EXTICR[position >> 2u] = temp;
 8001ae2:	4938      	ldr	r1, [pc, #224]	@ (8001bc4 <HAL_GPIO_Init+0x2c8>)
 8001ae4:	697b      	ldr	r3, [r7, #20]
 8001ae6:	089b      	lsrs	r3, r3, #2
 8001ae8:	3302      	adds	r3, #2
 8001aea:	693a      	ldr	r2, [r7, #16]
 8001aec:	f841 2023 	str.w	r2, [r1, r3, lsl #2]

        /* Clear Rising Falling edge configuration */
        temp = EXTI->RTSR1;
 8001af0:	4b39      	ldr	r3, [pc, #228]	@ (8001bd8 <HAL_GPIO_Init+0x2dc>)
 8001af2:	681b      	ldr	r3, [r3, #0]
 8001af4:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 8001af6:	68fb      	ldr	r3, [r7, #12]
 8001af8:	43db      	mvns	r3, r3
 8001afa:	693a      	ldr	r2, [r7, #16]
 8001afc:	4013      	ands	r3, r2
 8001afe:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & TRIGGER_RISING) != 0x00u)
 8001b00:	683b      	ldr	r3, [r7, #0]
 8001b02:	685b      	ldr	r3, [r3, #4]
 8001b04:	f403 1380 	and.w	r3, r3, #1048576	@ 0x100000
 8001b08:	2b00      	cmp	r3, #0
 8001b0a:	d003      	beq.n	8001b14 <HAL_GPIO_Init+0x218>
        {
          temp |= iocurrent;
 8001b0c:	693a      	ldr	r2, [r7, #16]
 8001b0e:	68fb      	ldr	r3, [r7, #12]
 8001b10:	4313      	orrs	r3, r2
 8001b12:	613b      	str	r3, [r7, #16]
        }
        EXTI->RTSR1 = temp;
 8001b14:	4a30      	ldr	r2, [pc, #192]	@ (8001bd8 <HAL_GPIO_Init+0x2dc>)
 8001b16:	693b      	ldr	r3, [r7, #16]
 8001b18:	6013      	str	r3, [r2, #0]

        temp = EXTI->FTSR1;
 8001b1a:	4b2f      	ldr	r3, [pc, #188]	@ (8001bd8 <HAL_GPIO_Init+0x2dc>)
 8001b1c:	685b      	ldr	r3, [r3, #4]
 8001b1e:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 8001b20:	68fb      	ldr	r3, [r7, #12]
 8001b22:	43db      	mvns	r3, r3
 8001b24:	693a      	ldr	r2, [r7, #16]
 8001b26:	4013      	ands	r3, r2
 8001b28:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & TRIGGER_FALLING) != 0x00u)
 8001b2a:	683b      	ldr	r3, [r7, #0]
 8001b2c:	685b      	ldr	r3, [r3, #4]
 8001b2e:	f403 1300 	and.w	r3, r3, #2097152	@ 0x200000
 8001b32:	2b00      	cmp	r3, #0
 8001b34:	d003      	beq.n	8001b3e <HAL_GPIO_Init+0x242>
        {
          temp |= iocurrent;
 8001b36:	693a      	ldr	r2, [r7, #16]
 8001b38:	68fb      	ldr	r3, [r7, #12]
 8001b3a:	4313      	orrs	r3, r2
 8001b3c:	613b      	str	r3, [r7, #16]
        }
        EXTI->FTSR1 = temp;
 8001b3e:	4a26      	ldr	r2, [pc, #152]	@ (8001bd8 <HAL_GPIO_Init+0x2dc>)
 8001b40:	693b      	ldr	r3, [r7, #16]
 8001b42:	6053      	str	r3, [r2, #4]

        /* Clear EXTI line configuration */
        temp = EXTI->IMR1;
 8001b44:	4b24      	ldr	r3, [pc, #144]	@ (8001bd8 <HAL_GPIO_Init+0x2dc>)
 8001b46:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 8001b4a:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 8001b4c:	68fb      	ldr	r3, [r7, #12]
 8001b4e:	43db      	mvns	r3, r3
 8001b50:	693a      	ldr	r2, [r7, #16]
 8001b52:	4013      	ands	r3, r2
 8001b54:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & EXTI_IT) != 0x00u)
 8001b56:	683b      	ldr	r3, [r7, #0]
 8001b58:	685b      	ldr	r3, [r3, #4]
 8001b5a:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 8001b5e:	2b00      	cmp	r3, #0
 8001b60:	d003      	beq.n	8001b6a <HAL_GPIO_Init+0x26e>
        {
          temp |= iocurrent;
 8001b62:	693a      	ldr	r2, [r7, #16]
 8001b64:	68fb      	ldr	r3, [r7, #12]
 8001b66:	4313      	orrs	r3, r2
 8001b68:	613b      	str	r3, [r7, #16]
        }
        EXTI->IMR1 = temp;
 8001b6a:	4a1b      	ldr	r2, [pc, #108]	@ (8001bd8 <HAL_GPIO_Init+0x2dc>)
 8001b6c:	693b      	ldr	r3, [r7, #16]
 8001b6e:	f8c2 3080 	str.w	r3, [r2, #128]	@ 0x80

        temp = EXTI->EMR1;
 8001b72:	4b19      	ldr	r3, [pc, #100]	@ (8001bd8 <HAL_GPIO_Init+0x2dc>)
 8001b74:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 8001b78:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 8001b7a:	68fb      	ldr	r3, [r7, #12]
 8001b7c:	43db      	mvns	r3, r3
 8001b7e:	693a      	ldr	r2, [r7, #16]
 8001b80:	4013      	ands	r3, r2
 8001b82:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & EXTI_EVT) != 0x00u)
 8001b84:	683b      	ldr	r3, [r7, #0]
 8001b86:	685b      	ldr	r3, [r3, #4]
 8001b88:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8001b8c:	2b00      	cmp	r3, #0
 8001b8e:	d003      	beq.n	8001b98 <HAL_GPIO_Init+0x29c>
        {
          temp |= iocurrent;
 8001b90:	693a      	ldr	r2, [r7, #16]
 8001b92:	68fb      	ldr	r3, [r7, #12]
 8001b94:	4313      	orrs	r3, r2
 8001b96:	613b      	str	r3, [r7, #16]
        }
        EXTI->EMR1 = temp;
 8001b98:	4a0f      	ldr	r2, [pc, #60]	@ (8001bd8 <HAL_GPIO_Init+0x2dc>)
 8001b9a:	693b      	ldr	r3, [r7, #16]
 8001b9c:	f8c2 3084 	str.w	r3, [r2, #132]	@ 0x84
      }
    }

    position++;
 8001ba0:	697b      	ldr	r3, [r7, #20]
 8001ba2:	3301      	adds	r3, #1
 8001ba4:	617b      	str	r3, [r7, #20]
  while (((GPIO_Init->Pin) >> position) != 0x00u)
 8001ba6:	683b      	ldr	r3, [r7, #0]
 8001ba8:	681a      	ldr	r2, [r3, #0]
 8001baa:	697b      	ldr	r3, [r7, #20]
 8001bac:	fa22 f303 	lsr.w	r3, r2, r3
 8001bb0:	2b00      	cmp	r3, #0
 8001bb2:	f47f aeab 	bne.w	800190c <HAL_GPIO_Init+0x10>
  }
}
 8001bb6:	bf00      	nop
 8001bb8:	bf00      	nop
 8001bba:	371c      	adds	r7, #28
 8001bbc:	46bd      	mov	sp, r7
 8001bbe:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001bc2:	4770      	bx	lr
 8001bc4:	40010000 	.word	0x40010000
 8001bc8:	48000400 	.word	0x48000400
 8001bcc:	48000800 	.word	0x48000800
 8001bd0:	48000c00 	.word	0x48000c00
 8001bd4:	48001000 	.word	0x48001000
 8001bd8:	58000800 	.word	0x58000800

08001bdc <HAL_GPIO_WritePin>:
  *            @arg GPIO_PIN_RESET: to clear the port pin
  *            @arg GPIO_PIN_SET: to set the port pin
  * @retval None
  */
void HAL_GPIO_WritePin(GPIO_TypeDef *GPIOx, uint16_t GPIO_Pin, GPIO_PinState PinState)
{
 8001bdc:	b480      	push	{r7}
 8001bde:	b083      	sub	sp, #12
 8001be0:	af00      	add	r7, sp, #0
 8001be2:	6078      	str	r0, [r7, #4]
 8001be4:	460b      	mov	r3, r1
 8001be6:	807b      	strh	r3, [r7, #2]
 8001be8:	4613      	mov	r3, r2
 8001bea:	707b      	strb	r3, [r7, #1]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if (PinState != GPIO_PIN_RESET)
 8001bec:	787b      	ldrb	r3, [r7, #1]
 8001bee:	2b00      	cmp	r3, #0
 8001bf0:	d003      	beq.n	8001bfa <HAL_GPIO_WritePin+0x1e>
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin;
 8001bf2:	887a      	ldrh	r2, [r7, #2]
 8001bf4:	687b      	ldr	r3, [r7, #4]
 8001bf6:	619a      	str	r2, [r3, #24]
  }
  else
  {
    GPIOx->BRR = (uint32_t)GPIO_Pin;
  }
}
 8001bf8:	e002      	b.n	8001c00 <HAL_GPIO_WritePin+0x24>
    GPIOx->BRR = (uint32_t)GPIO_Pin;
 8001bfa:	887a      	ldrh	r2, [r7, #2]
 8001bfc:	687b      	ldr	r3, [r7, #4]
 8001bfe:	629a      	str	r2, [r3, #40]	@ 0x28
}
 8001c00:	bf00      	nop
 8001c02:	370c      	adds	r7, #12
 8001c04:	46bd      	mov	sp, r7
 8001c06:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001c0a:	4770      	bx	lr

08001c0c <HAL_GPIO_TogglePin>:
  * @param GPIOx where x can be (A..H) to select the GPIO peripheral for STM32WBxx family
  * @param GPIO_Pin specifies the pin to be toggled.
  * @retval None
  */
void HAL_GPIO_TogglePin(GPIO_TypeDef *GPIOx, uint16_t GPIO_Pin)
{
 8001c0c:	b480      	push	{r7}
 8001c0e:	b085      	sub	sp, #20
 8001c10:	af00      	add	r7, sp, #0
 8001c12:	6078      	str	r0, [r7, #4]
 8001c14:	460b      	mov	r3, r1
 8001c16:	807b      	strh	r3, [r7, #2]

  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));

  /* get current Output Data Register value */
  odr = GPIOx->ODR;
 8001c18:	687b      	ldr	r3, [r7, #4]
 8001c1a:	695b      	ldr	r3, [r3, #20]
 8001c1c:	60fb      	str	r3, [r7, #12]

  /* Set selected pins that were at low level, and reset ones that were high */
  GPIOx->BSRR = ((odr & GPIO_Pin) << GPIO_NUMBER) | (~odr & GPIO_Pin);
 8001c1e:	887a      	ldrh	r2, [r7, #2]
 8001c20:	68fb      	ldr	r3, [r7, #12]
 8001c22:	4013      	ands	r3, r2
 8001c24:	041a      	lsls	r2, r3, #16
 8001c26:	68fb      	ldr	r3, [r7, #12]
 8001c28:	43d9      	mvns	r1, r3
 8001c2a:	887b      	ldrh	r3, [r7, #2]
 8001c2c:	400b      	ands	r3, r1
 8001c2e:	431a      	orrs	r2, r3
 8001c30:	687b      	ldr	r3, [r7, #4]
 8001c32:	619a      	str	r2, [r3, #24]
}
 8001c34:	bf00      	nop
 8001c36:	3714      	adds	r7, #20
 8001c38:	46bd      	mov	sp, r7
 8001c3a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001c3e:	4770      	bx	lr

08001c40 <HAL_GPIO_EXTI_IRQHandler>:
  * @brief  Handle EXTI interrupt request.
  * @param GPIO_Pin Specifies the port pin connected to corresponding EXTI line.
  * @retval None
  */
void HAL_GPIO_EXTI_IRQHandler(uint16_t GPIO_Pin)
{
 8001c40:	b580      	push	{r7, lr}
 8001c42:	b082      	sub	sp, #8
 8001c44:	af00      	add	r7, sp, #0
 8001c46:	4603      	mov	r3, r0
 8001c48:	80fb      	strh	r3, [r7, #6]
  /* EXTI line interrupt detected */
  if (__HAL_GPIO_EXTI_GET_IT(GPIO_Pin) != 0x00u)
 8001c4a:	4b08      	ldr	r3, [pc, #32]	@ (8001c6c <HAL_GPIO_EXTI_IRQHandler+0x2c>)
 8001c4c:	68da      	ldr	r2, [r3, #12]
 8001c4e:	88fb      	ldrh	r3, [r7, #6]
 8001c50:	4013      	ands	r3, r2
 8001c52:	2b00      	cmp	r3, #0
 8001c54:	d006      	beq.n	8001c64 <HAL_GPIO_EXTI_IRQHandler+0x24>
  {
    __HAL_GPIO_EXTI_CLEAR_IT(GPIO_Pin);
 8001c56:	4a05      	ldr	r2, [pc, #20]	@ (8001c6c <HAL_GPIO_EXTI_IRQHandler+0x2c>)
 8001c58:	88fb      	ldrh	r3, [r7, #6]
 8001c5a:	60d3      	str	r3, [r2, #12]
    HAL_GPIO_EXTI_Callback(GPIO_Pin);
 8001c5c:	88fb      	ldrh	r3, [r7, #6]
 8001c5e:	4618      	mov	r0, r3
 8001c60:	f7fe fd94 	bl	800078c <HAL_GPIO_EXTI_Callback>
  }
}
 8001c64:	bf00      	nop
 8001c66:	3708      	adds	r7, #8
 8001c68:	46bd      	mov	sp, r7
 8001c6a:	bd80      	pop	{r7, pc}
 8001c6c:	58000800 	.word	0x58000800

08001c70 <HAL_PWR_EnableBkUpAccess>:
  * @note   LSEON bit that switches on and off the LSE crystal belongs as well to the
  *         back-up domain.
  * @retval None
  */
void HAL_PWR_EnableBkUpAccess(void)
{
 8001c70:	b480      	push	{r7}
 8001c72:	af00      	add	r7, sp, #0
  SET_BIT(PWR->CR1, PWR_CR1_DBP);
 8001c74:	4b05      	ldr	r3, [pc, #20]	@ (8001c8c <HAL_PWR_EnableBkUpAccess+0x1c>)
 8001c76:	681b      	ldr	r3, [r3, #0]
 8001c78:	4a04      	ldr	r2, [pc, #16]	@ (8001c8c <HAL_PWR_EnableBkUpAccess+0x1c>)
 8001c7a:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 8001c7e:	6013      	str	r3, [r2, #0]
}
 8001c80:	bf00      	nop
 8001c82:	46bd      	mov	sp, r7
 8001c84:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001c88:	4770      	bx	lr
 8001c8a:	bf00      	nop
 8001c8c:	58000400 	.word	0x58000400

08001c90 <HAL_PWREx_GetVoltageRange>:
/**
  * @brief Return Voltage Scaling Range.
  * @retval VOS bit field (PWR_REGULATOR_VOLTAGE_RANGE1 or PWR_REGULATOR_VOLTAGE_RANGE2)
  */
uint32_t HAL_PWREx_GetVoltageRange(void)
{
 8001c90:	b480      	push	{r7}
 8001c92:	af00      	add	r7, sp, #0
  return (PWR->CR1 & PWR_CR1_VOS);
 8001c94:	4b04      	ldr	r3, [pc, #16]	@ (8001ca8 <HAL_PWREx_GetVoltageRange+0x18>)
 8001c96:	681b      	ldr	r3, [r3, #0]
 8001c98:	f403 63c0 	and.w	r3, r3, #1536	@ 0x600
}
 8001c9c:	4618      	mov	r0, r3
 8001c9e:	46bd      	mov	sp, r7
 8001ca0:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001ca4:	4770      	bx	lr
 8001ca6:	bf00      	nop
 8001ca8:	58000400 	.word	0x58000400

08001cac <LL_RCC_HSE_IsEnabledDiv2>:
  * @brief  Get HSE sysclk and pll prescaler
  * @rmtoll CR           HSEPRE        LL_RCC_HSE_IsEnabledDiv2
  * @retval None
  */
__STATIC_INLINE uint32_t LL_RCC_HSE_IsEnabledDiv2(void)
{
 8001cac:	b480      	push	{r7}
 8001cae:	af00      	add	r7, sp, #0
  return ((READ_BIT(RCC->CR, RCC_CR_HSEPRE) == (RCC_CR_HSEPRE)) ? 1UL : 0UL);
 8001cb0:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 8001cb4:	681b      	ldr	r3, [r3, #0]
 8001cb6:	f403 1380 	and.w	r3, r3, #1048576	@ 0x100000
 8001cba:	f5b3 1f80 	cmp.w	r3, #1048576	@ 0x100000
 8001cbe:	d101      	bne.n	8001cc4 <LL_RCC_HSE_IsEnabledDiv2+0x18>
 8001cc0:	2301      	movs	r3, #1
 8001cc2:	e000      	b.n	8001cc6 <LL_RCC_HSE_IsEnabledDiv2+0x1a>
 8001cc4:	2300      	movs	r3, #0
}
 8001cc6:	4618      	mov	r0, r3
 8001cc8:	46bd      	mov	sp, r7
 8001cca:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001cce:	4770      	bx	lr

08001cd0 <LL_RCC_HSE_Enable>:
  * @brief  Enable HSE crystal oscillator (HSE ON)
  * @rmtoll CR           HSEON         LL_RCC_HSE_Enable
  * @retval None
  */
__STATIC_INLINE void LL_RCC_HSE_Enable(void)
{
 8001cd0:	b480      	push	{r7}
 8001cd2:	af00      	add	r7, sp, #0
  SET_BIT(RCC->CR, RCC_CR_HSEON);
 8001cd4:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 8001cd8:	681b      	ldr	r3, [r3, #0]
 8001cda:	f04f 42b0 	mov.w	r2, #1476395008	@ 0x58000000
 8001cde:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8001ce2:	6013      	str	r3, [r2, #0]
}
 8001ce4:	bf00      	nop
 8001ce6:	46bd      	mov	sp, r7
 8001ce8:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001cec:	4770      	bx	lr

08001cee <LL_RCC_HSE_Disable>:
  * @brief  Disable HSE crystal oscillator (HSE ON)
  * @rmtoll CR           HSEON         LL_RCC_HSE_Disable
  * @retval None
  */
__STATIC_INLINE void LL_RCC_HSE_Disable(void)
{
 8001cee:	b480      	push	{r7}
 8001cf0:	af00      	add	r7, sp, #0
  CLEAR_BIT(RCC->CR, RCC_CR_HSEON);
 8001cf2:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 8001cf6:	681b      	ldr	r3, [r3, #0]
 8001cf8:	f04f 42b0 	mov.w	r2, #1476395008	@ 0x58000000
 8001cfc:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 8001d00:	6013      	str	r3, [r2, #0]
}
 8001d02:	bf00      	nop
 8001d04:	46bd      	mov	sp, r7
 8001d06:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001d0a:	4770      	bx	lr

08001d0c <LL_RCC_HSE_IsReady>:
  * @brief  Check if HSE oscillator Ready
  * @rmtoll CR           HSERDY        LL_RCC_HSE_IsReady
  * @retval State of bit (1 or 0).
  */
__STATIC_INLINE uint32_t LL_RCC_HSE_IsReady(void)
{
 8001d0c:	b480      	push	{r7}
 8001d0e:	af00      	add	r7, sp, #0
  return ((READ_BIT(RCC->CR, RCC_CR_HSERDY) == (RCC_CR_HSERDY)) ? 1UL : 0UL);
 8001d10:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 8001d14:	681b      	ldr	r3, [r3, #0]
 8001d16:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8001d1a:	f5b3 3f00 	cmp.w	r3, #131072	@ 0x20000
 8001d1e:	d101      	bne.n	8001d24 <LL_RCC_HSE_IsReady+0x18>
 8001d20:	2301      	movs	r3, #1
 8001d22:	e000      	b.n	8001d26 <LL_RCC_HSE_IsReady+0x1a>
 8001d24:	2300      	movs	r3, #0
}
 8001d26:	4618      	mov	r0, r3
 8001d28:	46bd      	mov	sp, r7
 8001d2a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001d2e:	4770      	bx	lr

08001d30 <LL_RCC_HSI_Enable>:
  * @brief  Enable HSI oscillator
  * @rmtoll CR           HSION         LL_RCC_HSI_Enable
  * @retval None
  */
__STATIC_INLINE void LL_RCC_HSI_Enable(void)
{
 8001d30:	b480      	push	{r7}
 8001d32:	af00      	add	r7, sp, #0
  SET_BIT(RCC->CR, RCC_CR_HSION);
 8001d34:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 8001d38:	681b      	ldr	r3, [r3, #0]
 8001d3a:	f04f 42b0 	mov.w	r2, #1476395008	@ 0x58000000
 8001d3e:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 8001d42:	6013      	str	r3, [r2, #0]
}
 8001d44:	bf00      	nop
 8001d46:	46bd      	mov	sp, r7
 8001d48:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001d4c:	4770      	bx	lr

08001d4e <LL_RCC_HSI_Disable>:
  * @brief  Disable HSI oscillator
  * @rmtoll CR           HSION         LL_RCC_HSI_Disable
  * @retval None
  */
__STATIC_INLINE void LL_RCC_HSI_Disable(void)
{
 8001d4e:	b480      	push	{r7}
 8001d50:	af00      	add	r7, sp, #0
  CLEAR_BIT(RCC->CR, RCC_CR_HSION);
 8001d52:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 8001d56:	681b      	ldr	r3, [r3, #0]
 8001d58:	f04f 42b0 	mov.w	r2, #1476395008	@ 0x58000000
 8001d5c:	f423 7380 	bic.w	r3, r3, #256	@ 0x100
 8001d60:	6013      	str	r3, [r2, #0]
}
 8001d62:	bf00      	nop
 8001d64:	46bd      	mov	sp, r7
 8001d66:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001d6a:	4770      	bx	lr

08001d6c <LL_RCC_HSI_IsReady>:
  * @brief  Check if HSI clock is ready
  * @rmtoll CR           HSIRDY        LL_RCC_HSI_IsReady
  * @retval State of bit (1 or 0).
  */
__STATIC_INLINE uint32_t LL_RCC_HSI_IsReady(void)
{
 8001d6c:	b480      	push	{r7}
 8001d6e:	af00      	add	r7, sp, #0
  return ((READ_BIT(RCC->CR, RCC_CR_HSIRDY) == (RCC_CR_HSIRDY)) ? 1UL : 0UL);
 8001d70:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 8001d74:	681b      	ldr	r3, [r3, #0]
 8001d76:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8001d7a:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 8001d7e:	d101      	bne.n	8001d84 <LL_RCC_HSI_IsReady+0x18>
 8001d80:	2301      	movs	r3, #1
 8001d82:	e000      	b.n	8001d86 <LL_RCC_HSI_IsReady+0x1a>
 8001d84:	2300      	movs	r3, #0
}
 8001d86:	4618      	mov	r0, r3
 8001d88:	46bd      	mov	sp, r7
 8001d8a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001d8e:	4770      	bx	lr

08001d90 <LL_RCC_HSI_SetCalibTrimming>:
  * @rmtoll ICSCR        HSITRIM       LL_RCC_HSI_SetCalibTrimming
  * @param  Value Between Min_Data = 0 and Max_Data = 127
  * @retval None
  */
__STATIC_INLINE void LL_RCC_HSI_SetCalibTrimming(uint32_t Value)
{
 8001d90:	b480      	push	{r7}
 8001d92:	b083      	sub	sp, #12
 8001d94:	af00      	add	r7, sp, #0
 8001d96:	6078      	str	r0, [r7, #4]
  MODIFY_REG(RCC->ICSCR, RCC_ICSCR_HSITRIM, Value << RCC_ICSCR_HSITRIM_Pos);
 8001d98:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 8001d9c:	685b      	ldr	r3, [r3, #4]
 8001d9e:	f023 42fe 	bic.w	r2, r3, #2130706432	@ 0x7f000000
 8001da2:	687b      	ldr	r3, [r7, #4]
 8001da4:	061b      	lsls	r3, r3, #24
 8001da6:	f04f 41b0 	mov.w	r1, #1476395008	@ 0x58000000
 8001daa:	4313      	orrs	r3, r2
 8001dac:	604b      	str	r3, [r1, #4]
}
 8001dae:	bf00      	nop
 8001db0:	370c      	adds	r7, #12
 8001db2:	46bd      	mov	sp, r7
 8001db4:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001db8:	4770      	bx	lr

08001dba <LL_RCC_HSI48_Enable>:
  * @brief  Enable HSI48
  * @rmtoll CRRCR          HSI48ON       LL_RCC_HSI48_Enable
  * @retval None
  */
__STATIC_INLINE void LL_RCC_HSI48_Enable(void)
{
 8001dba:	b480      	push	{r7}
 8001dbc:	af00      	add	r7, sp, #0
  SET_BIT(RCC->CRRCR, RCC_CRRCR_HSI48ON);
 8001dbe:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 8001dc2:	f8d3 3098 	ldr.w	r3, [r3, #152]	@ 0x98
 8001dc6:	f04f 42b0 	mov.w	r2, #1476395008	@ 0x58000000
 8001dca:	f043 0301 	orr.w	r3, r3, #1
 8001dce:	f8c2 3098 	str.w	r3, [r2, #152]	@ 0x98
}
 8001dd2:	bf00      	nop
 8001dd4:	46bd      	mov	sp, r7
 8001dd6:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001dda:	4770      	bx	lr

08001ddc <LL_RCC_HSI48_Disable>:
  * @brief  Disable HSI48
  * @rmtoll CRRCR          HSI48ON       LL_RCC_HSI48_Disable
  * @retval None
  */
__STATIC_INLINE void LL_RCC_HSI48_Disable(void)
{
 8001ddc:	b480      	push	{r7}
 8001dde:	af00      	add	r7, sp, #0
  CLEAR_BIT(RCC->CRRCR, RCC_CRRCR_HSI48ON);
 8001de0:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 8001de4:	f8d3 3098 	ldr.w	r3, [r3, #152]	@ 0x98
 8001de8:	f04f 42b0 	mov.w	r2, #1476395008	@ 0x58000000
 8001dec:	f023 0301 	bic.w	r3, r3, #1
 8001df0:	f8c2 3098 	str.w	r3, [r2, #152]	@ 0x98
}
 8001df4:	bf00      	nop
 8001df6:	46bd      	mov	sp, r7
 8001df8:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001dfc:	4770      	bx	lr

08001dfe <LL_RCC_HSI48_IsReady>:
  * @brief  Check if HSI48 oscillator Ready
  * @rmtoll CRRCR          HSI48RDY      LL_RCC_HSI48_IsReady
  * @retval State of bit (1 or 0).
  */
__STATIC_INLINE uint32_t LL_RCC_HSI48_IsReady(void)
{
 8001dfe:	b480      	push	{r7}
 8001e00:	af00      	add	r7, sp, #0
  return ((READ_BIT(RCC->CRRCR, RCC_CRRCR_HSI48RDY) == (RCC_CRRCR_HSI48RDY)) ? 1UL : 0UL);
 8001e02:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 8001e06:	f8d3 3098 	ldr.w	r3, [r3, #152]	@ 0x98
 8001e0a:	f003 0302 	and.w	r3, r3, #2
 8001e0e:	2b02      	cmp	r3, #2
 8001e10:	d101      	bne.n	8001e16 <LL_RCC_HSI48_IsReady+0x18>
 8001e12:	2301      	movs	r3, #1
 8001e14:	e000      	b.n	8001e18 <LL_RCC_HSI48_IsReady+0x1a>
 8001e16:	2300      	movs	r3, #0
}
 8001e18:	4618      	mov	r0, r3
 8001e1a:	46bd      	mov	sp, r7
 8001e1c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001e20:	4770      	bx	lr

08001e22 <LL_RCC_LSE_Enable>:
  * @brief  Enable  Low Speed External (LSE) crystal.
  * @rmtoll BDCR         LSEON         LL_RCC_LSE_Enable
  * @retval None
  */
__STATIC_INLINE void LL_RCC_LSE_Enable(void)
{
 8001e22:	b480      	push	{r7}
 8001e24:	af00      	add	r7, sp, #0
  SET_BIT(RCC->BDCR, RCC_BDCR_LSEON);
 8001e26:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 8001e2a:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8001e2e:	f04f 42b0 	mov.w	r2, #1476395008	@ 0x58000000
 8001e32:	f043 0301 	orr.w	r3, r3, #1
 8001e36:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90
}
 8001e3a:	bf00      	nop
 8001e3c:	46bd      	mov	sp, r7
 8001e3e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001e42:	4770      	bx	lr

08001e44 <LL_RCC_LSE_Disable>:
  * @brief  Disable  Low Speed External (LSE) crystal.
  * @rmtoll BDCR         LSEON         LL_RCC_LSE_Disable
  * @retval None
  */
__STATIC_INLINE void LL_RCC_LSE_Disable(void)
{
 8001e44:	b480      	push	{r7}
 8001e46:	af00      	add	r7, sp, #0
  CLEAR_BIT(RCC->BDCR, RCC_BDCR_LSEON);
 8001e48:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 8001e4c:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8001e50:	f04f 42b0 	mov.w	r2, #1476395008	@ 0x58000000
 8001e54:	f023 0301 	bic.w	r3, r3, #1
 8001e58:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90
}
 8001e5c:	bf00      	nop
 8001e5e:	46bd      	mov	sp, r7
 8001e60:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001e64:	4770      	bx	lr

08001e66 <LL_RCC_LSE_EnableBypass>:
  * @brief  Enable external clock source (LSE bypass).
  * @rmtoll BDCR         LSEBYP        LL_RCC_LSE_EnableBypass
  * @retval None
  */
__STATIC_INLINE void LL_RCC_LSE_EnableBypass(void)
{
 8001e66:	b480      	push	{r7}
 8001e68:	af00      	add	r7, sp, #0
  SET_BIT(RCC->BDCR, RCC_BDCR_LSEBYP);
 8001e6a:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 8001e6e:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8001e72:	f04f 42b0 	mov.w	r2, #1476395008	@ 0x58000000
 8001e76:	f043 0304 	orr.w	r3, r3, #4
 8001e7a:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90
}
 8001e7e:	bf00      	nop
 8001e80:	46bd      	mov	sp, r7
 8001e82:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001e86:	4770      	bx	lr

08001e88 <LL_RCC_LSE_DisableBypass>:
  * @brief  Disable external clock source (LSE bypass).
  * @rmtoll BDCR         LSEBYP        LL_RCC_LSE_DisableBypass
  * @retval None
  */
__STATIC_INLINE void LL_RCC_LSE_DisableBypass(void)
{
 8001e88:	b480      	push	{r7}
 8001e8a:	af00      	add	r7, sp, #0
  CLEAR_BIT(RCC->BDCR, RCC_BDCR_LSEBYP);
 8001e8c:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 8001e90:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8001e94:	f04f 42b0 	mov.w	r2, #1476395008	@ 0x58000000
 8001e98:	f023 0304 	bic.w	r3, r3, #4
 8001e9c:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90
}
 8001ea0:	bf00      	nop
 8001ea2:	46bd      	mov	sp, r7
 8001ea4:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001ea8:	4770      	bx	lr

08001eaa <LL_RCC_LSE_IsReady>:
  * @brief  Check if LSE oscillator Ready
  * @rmtoll BDCR         LSERDY        LL_RCC_LSE_IsReady
  * @retval State of bit (1 or 0).
  */
__STATIC_INLINE uint32_t LL_RCC_LSE_IsReady(void)
{
 8001eaa:	b480      	push	{r7}
 8001eac:	af00      	add	r7, sp, #0
  return ((READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == (RCC_BDCR_LSERDY)) ? 1UL : 0UL);
 8001eae:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 8001eb2:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8001eb6:	f003 0302 	and.w	r3, r3, #2
 8001eba:	2b02      	cmp	r3, #2
 8001ebc:	d101      	bne.n	8001ec2 <LL_RCC_LSE_IsReady+0x18>
 8001ebe:	2301      	movs	r3, #1
 8001ec0:	e000      	b.n	8001ec4 <LL_RCC_LSE_IsReady+0x1a>
 8001ec2:	2300      	movs	r3, #0
}
 8001ec4:	4618      	mov	r0, r3
 8001ec6:	46bd      	mov	sp, r7
 8001ec8:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001ecc:	4770      	bx	lr

08001ece <LL_RCC_LSI1_Enable>:
  * @brief  Enable LSI1 Oscillator
  * @rmtoll CSR          LSI1ON         LL_RCC_LSI1_Enable
  * @retval None
  */
__STATIC_INLINE void LL_RCC_LSI1_Enable(void)
{
 8001ece:	b480      	push	{r7}
 8001ed0:	af00      	add	r7, sp, #0
  SET_BIT(RCC->CSR, RCC_CSR_LSI1ON);
 8001ed2:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 8001ed6:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 8001eda:	f04f 42b0 	mov.w	r2, #1476395008	@ 0x58000000
 8001ede:	f043 0301 	orr.w	r3, r3, #1
 8001ee2:	f8c2 3094 	str.w	r3, [r2, #148]	@ 0x94
}
 8001ee6:	bf00      	nop
 8001ee8:	46bd      	mov	sp, r7
 8001eea:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001eee:	4770      	bx	lr

08001ef0 <LL_RCC_LSI1_Disable>:
  * @brief  Disable LSI1 Oscillator
  * @rmtoll CSR          LSI1ON         LL_RCC_LSI1_Disable
  * @retval None
  */
__STATIC_INLINE void LL_RCC_LSI1_Disable(void)
{
 8001ef0:	b480      	push	{r7}
 8001ef2:	af00      	add	r7, sp, #0
  CLEAR_BIT(RCC->CSR, RCC_CSR_LSI1ON);
 8001ef4:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 8001ef8:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 8001efc:	f04f 42b0 	mov.w	r2, #1476395008	@ 0x58000000
 8001f00:	f023 0301 	bic.w	r3, r3, #1
 8001f04:	f8c2 3094 	str.w	r3, [r2, #148]	@ 0x94
}
 8001f08:	bf00      	nop
 8001f0a:	46bd      	mov	sp, r7
 8001f0c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001f10:	4770      	bx	lr

08001f12 <LL_RCC_LSI1_IsReady>:
  * @brief  Check if LSI1 is Ready
  * @rmtoll CSR          LSI1RDY        LL_RCC_LSI1_IsReady
  * @retval State of bit (1 or 0).
  */
__STATIC_INLINE uint32_t LL_RCC_LSI1_IsReady(void)
{
 8001f12:	b480      	push	{r7}
 8001f14:	af00      	add	r7, sp, #0
  return ((READ_BIT(RCC->CSR, RCC_CSR_LSI1RDY) == (RCC_CSR_LSI1RDY)) ? 1UL : 0UL);
 8001f16:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 8001f1a:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 8001f1e:	f003 0302 	and.w	r3, r3, #2
 8001f22:	2b02      	cmp	r3, #2
 8001f24:	d101      	bne.n	8001f2a <LL_RCC_LSI1_IsReady+0x18>
 8001f26:	2301      	movs	r3, #1
 8001f28:	e000      	b.n	8001f2c <LL_RCC_LSI1_IsReady+0x1a>
 8001f2a:	2300      	movs	r3, #0
}
 8001f2c:	4618      	mov	r0, r3
 8001f2e:	46bd      	mov	sp, r7
 8001f30:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001f34:	4770      	bx	lr

08001f36 <LL_RCC_LSI2_Enable>:
  * @brief  Enable LSI2 Oscillator
  * @rmtoll CSR          LSI2ON         LL_RCC_LSI2_Enable
  * @retval None
  */
__STATIC_INLINE void LL_RCC_LSI2_Enable(void)
{
 8001f36:	b480      	push	{r7}
 8001f38:	af00      	add	r7, sp, #0
  SET_BIT(RCC->CSR, RCC_CSR_LSI2ON);
 8001f3a:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 8001f3e:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 8001f42:	f04f 42b0 	mov.w	r2, #1476395008	@ 0x58000000
 8001f46:	f043 0304 	orr.w	r3, r3, #4
 8001f4a:	f8c2 3094 	str.w	r3, [r2, #148]	@ 0x94
}
 8001f4e:	bf00      	nop
 8001f50:	46bd      	mov	sp, r7
 8001f52:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001f56:	4770      	bx	lr

08001f58 <LL_RCC_LSI2_Disable>:
  * @brief  Disable LSI2 Oscillator
  * @rmtoll CSR          LSI2ON         LL_RCC_LSI2_Disable
  * @retval None
  */
__STATIC_INLINE void LL_RCC_LSI2_Disable(void)
{
 8001f58:	b480      	push	{r7}
 8001f5a:	af00      	add	r7, sp, #0
  CLEAR_BIT(RCC->CSR, RCC_CSR_LSI2ON);
 8001f5c:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 8001f60:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 8001f64:	f04f 42b0 	mov.w	r2, #1476395008	@ 0x58000000
 8001f68:	f023 0304 	bic.w	r3, r3, #4
 8001f6c:	f8c2 3094 	str.w	r3, [r2, #148]	@ 0x94
}
 8001f70:	bf00      	nop
 8001f72:	46bd      	mov	sp, r7
 8001f74:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001f78:	4770      	bx	lr

08001f7a <LL_RCC_LSI2_IsReady>:
  * @brief  Check if LSI2 is Ready
  * @rmtoll CSR          LSI2RDY        LL_RCC_LSI2_IsReady
  * @retval State of bit (1 or 0).
  */
__STATIC_INLINE uint32_t LL_RCC_LSI2_IsReady(void)
{
 8001f7a:	b480      	push	{r7}
 8001f7c:	af00      	add	r7, sp, #0
  return ((READ_BIT(RCC->CSR, RCC_CSR_LSI2RDY) == (RCC_CSR_LSI2RDY)) ? 1UL : 0UL);
 8001f7e:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 8001f82:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 8001f86:	f003 0308 	and.w	r3, r3, #8
 8001f8a:	2b08      	cmp	r3, #8
 8001f8c:	d101      	bne.n	8001f92 <LL_RCC_LSI2_IsReady+0x18>
 8001f8e:	2301      	movs	r3, #1
 8001f90:	e000      	b.n	8001f94 <LL_RCC_LSI2_IsReady+0x1a>
 8001f92:	2300      	movs	r3, #0
}
 8001f94:	4618      	mov	r0, r3
 8001f96:	46bd      	mov	sp, r7
 8001f98:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001f9c:	4770      	bx	lr

08001f9e <LL_RCC_LSI2_SetTrimming>:
  * @rmtoll CSR        LSI2TRIM       LL_RCC_LSI2_SetTrimming
  * @param  Value Between Min_Data = 0 and Max_Data = 15
  * @retval None
  */
__STATIC_INLINE void LL_RCC_LSI2_SetTrimming(uint32_t Value)
{
 8001f9e:	b480      	push	{r7}
 8001fa0:	b083      	sub	sp, #12
 8001fa2:	af00      	add	r7, sp, #0
 8001fa4:	6078      	str	r0, [r7, #4]
  MODIFY_REG(RCC->CSR, RCC_CSR_LSI2TRIM, Value << RCC_CSR_LSI2TRIM_Pos);
 8001fa6:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 8001faa:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 8001fae:	f423 6270 	bic.w	r2, r3, #3840	@ 0xf00
 8001fb2:	687b      	ldr	r3, [r7, #4]
 8001fb4:	021b      	lsls	r3, r3, #8
 8001fb6:	f04f 41b0 	mov.w	r1, #1476395008	@ 0x58000000
 8001fba:	4313      	orrs	r3, r2
 8001fbc:	f8c1 3094 	str.w	r3, [r1, #148]	@ 0x94
}
 8001fc0:	bf00      	nop
 8001fc2:	370c      	adds	r7, #12
 8001fc4:	46bd      	mov	sp, r7
 8001fc6:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001fca:	4770      	bx	lr

08001fcc <LL_RCC_MSI_Enable>:
  * @brief  Enable MSI oscillator
  * @rmtoll CR           MSION         LL_RCC_MSI_Enable
  * @retval None
  */
__STATIC_INLINE void LL_RCC_MSI_Enable(void)
{
 8001fcc:	b480      	push	{r7}
 8001fce:	af00      	add	r7, sp, #0
  SET_BIT(RCC->CR, RCC_CR_MSION);
 8001fd0:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 8001fd4:	681b      	ldr	r3, [r3, #0]
 8001fd6:	f04f 42b0 	mov.w	r2, #1476395008	@ 0x58000000
 8001fda:	f043 0301 	orr.w	r3, r3, #1
 8001fde:	6013      	str	r3, [r2, #0]
}
 8001fe0:	bf00      	nop
 8001fe2:	46bd      	mov	sp, r7
 8001fe4:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001fe8:	4770      	bx	lr

08001fea <LL_RCC_MSI_Disable>:
  * @brief  Disable MSI oscillator
  * @rmtoll CR           MSION         LL_RCC_MSI_Disable
  * @retval None
  */
__STATIC_INLINE void LL_RCC_MSI_Disable(void)
{
 8001fea:	b480      	push	{r7}
 8001fec:	af00      	add	r7, sp, #0
  CLEAR_BIT(RCC->CR, RCC_CR_MSION);
 8001fee:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 8001ff2:	681b      	ldr	r3, [r3, #0]
 8001ff4:	f04f 42b0 	mov.w	r2, #1476395008	@ 0x58000000
 8001ff8:	f023 0301 	bic.w	r3, r3, #1
 8001ffc:	6013      	str	r3, [r2, #0]
}
 8001ffe:	bf00      	nop
 8002000:	46bd      	mov	sp, r7
 8002002:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002006:	4770      	bx	lr

08002008 <LL_RCC_MSI_IsReady>:
  * @brief  Check if MSI oscillator Ready
  * @rmtoll CR           MSIRDY        LL_RCC_MSI_IsReady
  * @retval State of bit (1 or 0).
  */
__STATIC_INLINE uint32_t LL_RCC_MSI_IsReady(void)
{
 8002008:	b480      	push	{r7}
 800200a:	af00      	add	r7, sp, #0
  return ((READ_BIT(RCC->CR, RCC_CR_MSIRDY) == (RCC_CR_MSIRDY)) ? 1UL : 0UL);
 800200c:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 8002010:	681b      	ldr	r3, [r3, #0]
 8002012:	f003 0302 	and.w	r3, r3, #2
 8002016:	2b02      	cmp	r3, #2
 8002018:	d101      	bne.n	800201e <LL_RCC_MSI_IsReady+0x16>
 800201a:	2301      	movs	r3, #1
 800201c:	e000      	b.n	8002020 <LL_RCC_MSI_IsReady+0x18>
 800201e:	2300      	movs	r3, #0
}
 8002020:	4618      	mov	r0, r3
 8002022:	46bd      	mov	sp, r7
 8002024:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002028:	4770      	bx	lr

0800202a <LL_RCC_MSI_SetRange>:
  *         @arg @ref LL_RCC_MSIRANGE_10
  *         @arg @ref LL_RCC_MSIRANGE_11
  * @retval None
  */
__STATIC_INLINE void LL_RCC_MSI_SetRange(uint32_t Range)
{
 800202a:	b480      	push	{r7}
 800202c:	b083      	sub	sp, #12
 800202e:	af00      	add	r7, sp, #0
 8002030:	6078      	str	r0, [r7, #4]
  MODIFY_REG(RCC->CR, RCC_CR_MSIRANGE, Range);
 8002032:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 8002036:	681b      	ldr	r3, [r3, #0]
 8002038:	f023 02f0 	bic.w	r2, r3, #240	@ 0xf0
 800203c:	f04f 41b0 	mov.w	r1, #1476395008	@ 0x58000000
 8002040:	687b      	ldr	r3, [r7, #4]
 8002042:	4313      	orrs	r3, r2
 8002044:	600b      	str	r3, [r1, #0]
}
 8002046:	bf00      	nop
 8002048:	370c      	adds	r7, #12
 800204a:	46bd      	mov	sp, r7
 800204c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002050:	4770      	bx	lr

08002052 <LL_RCC_MSI_GetRange>:
  *         @arg @ref LL_RCC_MSIRANGE_9
  *         @arg @ref LL_RCC_MSIRANGE_10
  *         @arg @ref LL_RCC_MSIRANGE_11
  */
__STATIC_INLINE uint32_t LL_RCC_MSI_GetRange(void)
{
 8002052:	b480      	push	{r7}
 8002054:	b083      	sub	sp, #12
 8002056:	af00      	add	r7, sp, #0
  uint32_t msiRange = READ_BIT(RCC->CR, RCC_CR_MSIRANGE);
 8002058:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 800205c:	681b      	ldr	r3, [r3, #0]
 800205e:	f003 03f0 	and.w	r3, r3, #240	@ 0xf0
 8002062:	607b      	str	r3, [r7, #4]
  if (msiRange > LL_RCC_MSIRANGE_11)
 8002064:	687b      	ldr	r3, [r7, #4]
 8002066:	2bb0      	cmp	r3, #176	@ 0xb0
 8002068:	d901      	bls.n	800206e <LL_RCC_MSI_GetRange+0x1c>
  {
    msiRange = LL_RCC_MSIRANGE_11;
 800206a:	23b0      	movs	r3, #176	@ 0xb0
 800206c:	607b      	str	r3, [r7, #4]
  }
  return msiRange;
 800206e:	687b      	ldr	r3, [r7, #4]
}
 8002070:	4618      	mov	r0, r3
 8002072:	370c      	adds	r7, #12
 8002074:	46bd      	mov	sp, r7
 8002076:	f85d 7b04 	ldr.w	r7, [sp], #4
 800207a:	4770      	bx	lr

0800207c <LL_RCC_MSI_SetCalibTrimming>:
  * @rmtoll ICSCR        MSITRIM       LL_RCC_MSI_SetCalibTrimming
  * @param  Value Between Min_Data = 0 and Max_Data = 255
  * @retval None
  */
__STATIC_INLINE void LL_RCC_MSI_SetCalibTrimming(uint32_t Value)
{
 800207c:	b480      	push	{r7}
 800207e:	b083      	sub	sp, #12
 8002080:	af00      	add	r7, sp, #0
 8002082:	6078      	str	r0, [r7, #4]
  MODIFY_REG(RCC->ICSCR, RCC_ICSCR_MSITRIM, Value << RCC_ICSCR_MSITRIM_Pos);
 8002084:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 8002088:	685b      	ldr	r3, [r3, #4]
 800208a:	f423 427f 	bic.w	r2, r3, #65280	@ 0xff00
 800208e:	687b      	ldr	r3, [r7, #4]
 8002090:	021b      	lsls	r3, r3, #8
 8002092:	f04f 41b0 	mov.w	r1, #1476395008	@ 0x58000000
 8002096:	4313      	orrs	r3, r2
 8002098:	604b      	str	r3, [r1, #4]
}
 800209a:	bf00      	nop
 800209c:	370c      	adds	r7, #12
 800209e:	46bd      	mov	sp, r7
 80020a0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80020a4:	4770      	bx	lr

080020a6 <LL_RCC_SetSysClkSource>:
  *         @arg @ref LL_RCC_SYS_CLKSOURCE_HSE
  *         @arg @ref LL_RCC_SYS_CLKSOURCE_PLL
  * @retval None
  */
__STATIC_INLINE void LL_RCC_SetSysClkSource(uint32_t Source)
{
 80020a6:	b480      	push	{r7}
 80020a8:	b083      	sub	sp, #12
 80020aa:	af00      	add	r7, sp, #0
 80020ac:	6078      	str	r0, [r7, #4]
  MODIFY_REG(RCC->CFGR, RCC_CFGR_SW, Source);
 80020ae:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 80020b2:	689b      	ldr	r3, [r3, #8]
 80020b4:	f023 0203 	bic.w	r2, r3, #3
 80020b8:	f04f 41b0 	mov.w	r1, #1476395008	@ 0x58000000
 80020bc:	687b      	ldr	r3, [r7, #4]
 80020be:	4313      	orrs	r3, r2
 80020c0:	608b      	str	r3, [r1, #8]
}
 80020c2:	bf00      	nop
 80020c4:	370c      	adds	r7, #12
 80020c6:	46bd      	mov	sp, r7
 80020c8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80020cc:	4770      	bx	lr

080020ce <LL_RCC_GetSysClkSource>:
  *         @arg @ref LL_RCC_SYS_CLKSOURCE_STATUS_HSI
  *         @arg @ref LL_RCC_SYS_CLKSOURCE_STATUS_HSE
  *         @arg @ref LL_RCC_SYS_CLKSOURCE_STATUS_PLL
  */
__STATIC_INLINE uint32_t LL_RCC_GetSysClkSource(void)
{
 80020ce:	b480      	push	{r7}
 80020d0:	af00      	add	r7, sp, #0
  return (uint32_t)(READ_BIT(RCC->CFGR, RCC_CFGR_SWS));
 80020d2:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 80020d6:	689b      	ldr	r3, [r3, #8]
 80020d8:	f003 030c 	and.w	r3, r3, #12
}
 80020dc:	4618      	mov	r0, r3
 80020de:	46bd      	mov	sp, r7
 80020e0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80020e4:	4770      	bx	lr

080020e6 <LL_RCC_SetAHBPrescaler>:
  *         @arg @ref LL_RCC_SYSCLK_DIV_256
  *         @arg @ref LL_RCC_SYSCLK_DIV_512
  * @retval None
  */
__STATIC_INLINE void LL_RCC_SetAHBPrescaler(uint32_t Prescaler)
{
 80020e6:	b480      	push	{r7}
 80020e8:	b083      	sub	sp, #12
 80020ea:	af00      	add	r7, sp, #0
 80020ec:	6078      	str	r0, [r7, #4]
  MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, Prescaler);
 80020ee:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 80020f2:	689b      	ldr	r3, [r3, #8]
 80020f4:	f023 02f0 	bic.w	r2, r3, #240	@ 0xf0
 80020f8:	f04f 41b0 	mov.w	r1, #1476395008	@ 0x58000000
 80020fc:	687b      	ldr	r3, [r7, #4]
 80020fe:	4313      	orrs	r3, r2
 8002100:	608b      	str	r3, [r1, #8]
}
 8002102:	bf00      	nop
 8002104:	370c      	adds	r7, #12
 8002106:	46bd      	mov	sp, r7
 8002108:	f85d 7b04 	ldr.w	r7, [sp], #4
 800210c:	4770      	bx	lr

0800210e <LL_C2_RCC_SetAHBPrescaler>:
  *         @arg @ref LL_RCC_SYSCLK_DIV_256
  *         @arg @ref LL_RCC_SYSCLK_DIV_512
  * @retval None
  */
__STATIC_INLINE void LL_C2_RCC_SetAHBPrescaler(uint32_t Prescaler)
{
 800210e:	b480      	push	{r7}
 8002110:	b083      	sub	sp, #12
 8002112:	af00      	add	r7, sp, #0
 8002114:	6078      	str	r0, [r7, #4]
  MODIFY_REG(RCC->EXTCFGR, RCC_EXTCFGR_C2HPRE, Prescaler);
 8002116:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 800211a:	f8d3 3108 	ldr.w	r3, [r3, #264]	@ 0x108
 800211e:	f023 02f0 	bic.w	r2, r3, #240	@ 0xf0
 8002122:	f04f 41b0 	mov.w	r1, #1476395008	@ 0x58000000
 8002126:	687b      	ldr	r3, [r7, #4]
 8002128:	4313      	orrs	r3, r2
 800212a:	f8c1 3108 	str.w	r3, [r1, #264]	@ 0x108
}
 800212e:	bf00      	nop
 8002130:	370c      	adds	r7, #12
 8002132:	46bd      	mov	sp, r7
 8002134:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002138:	4770      	bx	lr

0800213a <LL_RCC_SetAHB4Prescaler>:
  *         @arg @ref LL_RCC_SYSCLK_DIV_256
  *         @arg @ref LL_RCC_SYSCLK_DIV_512
  * @retval None
  */
__STATIC_INLINE void LL_RCC_SetAHB4Prescaler(uint32_t Prescaler)
{
 800213a:	b480      	push	{r7}
 800213c:	b083      	sub	sp, #12
 800213e:	af00      	add	r7, sp, #0
 8002140:	6078      	str	r0, [r7, #4]
  MODIFY_REG(RCC->EXTCFGR, RCC_EXTCFGR_SHDHPRE, Prescaler >> 4);
 8002142:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 8002146:	f8d3 3108 	ldr.w	r3, [r3, #264]	@ 0x108
 800214a:	f023 020f 	bic.w	r2, r3, #15
 800214e:	687b      	ldr	r3, [r7, #4]
 8002150:	091b      	lsrs	r3, r3, #4
 8002152:	f04f 41b0 	mov.w	r1, #1476395008	@ 0x58000000
 8002156:	4313      	orrs	r3, r2
 8002158:	f8c1 3108 	str.w	r3, [r1, #264]	@ 0x108
}
 800215c:	bf00      	nop
 800215e:	370c      	adds	r7, #12
 8002160:	46bd      	mov	sp, r7
 8002162:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002166:	4770      	bx	lr

08002168 <LL_RCC_SetAPB1Prescaler>:
  *         @arg @ref LL_RCC_APB1_DIV_8
  *         @arg @ref LL_RCC_APB1_DIV_16
  * @retval None
  */
__STATIC_INLINE void LL_RCC_SetAPB1Prescaler(uint32_t Prescaler)
{
 8002168:	b480      	push	{r7}
 800216a:	b083      	sub	sp, #12
 800216c:	af00      	add	r7, sp, #0
 800216e:	6078      	str	r0, [r7, #4]
  MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, Prescaler);
 8002170:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 8002174:	689b      	ldr	r3, [r3, #8]
 8002176:	f423 62e0 	bic.w	r2, r3, #1792	@ 0x700
 800217a:	f04f 41b0 	mov.w	r1, #1476395008	@ 0x58000000
 800217e:	687b      	ldr	r3, [r7, #4]
 8002180:	4313      	orrs	r3, r2
 8002182:	608b      	str	r3, [r1, #8]
}
 8002184:	bf00      	nop
 8002186:	370c      	adds	r7, #12
 8002188:	46bd      	mov	sp, r7
 800218a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800218e:	4770      	bx	lr

08002190 <LL_RCC_SetAPB2Prescaler>:
  *         @arg @ref LL_RCC_APB2_DIV_8
  *         @arg @ref LL_RCC_APB2_DIV_16
  * @retval None
  */
__STATIC_INLINE void LL_RCC_SetAPB2Prescaler(uint32_t Prescaler)
{
 8002190:	b480      	push	{r7}
 8002192:	b083      	sub	sp, #12
 8002194:	af00      	add	r7, sp, #0
 8002196:	6078      	str	r0, [r7, #4]
  MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, Prescaler);
 8002198:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 800219c:	689b      	ldr	r3, [r3, #8]
 800219e:	f423 5260 	bic.w	r2, r3, #14336	@ 0x3800
 80021a2:	f04f 41b0 	mov.w	r1, #1476395008	@ 0x58000000
 80021a6:	687b      	ldr	r3, [r7, #4]
 80021a8:	4313      	orrs	r3, r2
 80021aa:	608b      	str	r3, [r1, #8]
}
 80021ac:	bf00      	nop
 80021ae:	370c      	adds	r7, #12
 80021b0:	46bd      	mov	sp, r7
 80021b2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80021b6:	4770      	bx	lr

080021b8 <LL_RCC_GetAHBPrescaler>:
  *         @arg @ref LL_RCC_SYSCLK_DIV_128
  *         @arg @ref LL_RCC_SYSCLK_DIV_256
  *         @arg @ref LL_RCC_SYSCLK_DIV_512
  */
__STATIC_INLINE uint32_t LL_RCC_GetAHBPrescaler(void)
{
 80021b8:	b480      	push	{r7}
 80021ba:	af00      	add	r7, sp, #0
  return (uint32_t)(READ_BIT(RCC->CFGR, RCC_CFGR_HPRE));
 80021bc:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 80021c0:	689b      	ldr	r3, [r3, #8]
 80021c2:	f003 03f0 	and.w	r3, r3, #240	@ 0xf0
}
 80021c6:	4618      	mov	r0, r3
 80021c8:	46bd      	mov	sp, r7
 80021ca:	f85d 7b04 	ldr.w	r7, [sp], #4
 80021ce:	4770      	bx	lr

080021d0 <LL_RCC_GetAHB4Prescaler>:
  *         @arg @ref LL_RCC_SYSCLK_DIV_128
  *         @arg @ref LL_RCC_SYSCLK_DIV_256
  *         @arg @ref LL_RCC_SYSCLK_DIV_512
  */
__STATIC_INLINE uint32_t LL_RCC_GetAHB4Prescaler(void)
{
 80021d0:	b480      	push	{r7}
 80021d2:	af00      	add	r7, sp, #0
  return (uint32_t)(READ_BIT(RCC->EXTCFGR, RCC_EXTCFGR_SHDHPRE) << 4);
 80021d4:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 80021d8:	f8d3 3108 	ldr.w	r3, [r3, #264]	@ 0x108
 80021dc:	011b      	lsls	r3, r3, #4
 80021de:	f003 03f0 	and.w	r3, r3, #240	@ 0xf0
}
 80021e2:	4618      	mov	r0, r3
 80021e4:	46bd      	mov	sp, r7
 80021e6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80021ea:	4770      	bx	lr

080021ec <LL_RCC_GetAPB1Prescaler>:
  *         @arg @ref LL_RCC_APB1_DIV_4
  *         @arg @ref LL_RCC_APB1_DIV_8
  *         @arg @ref LL_RCC_APB1_DIV_16
  */
__STATIC_INLINE uint32_t LL_RCC_GetAPB1Prescaler(void)
{
 80021ec:	b480      	push	{r7}
 80021ee:	af00      	add	r7, sp, #0
  return (uint32_t)(READ_BIT(RCC->CFGR, RCC_CFGR_PPRE1));
 80021f0:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 80021f4:	689b      	ldr	r3, [r3, #8]
 80021f6:	f403 63e0 	and.w	r3, r3, #1792	@ 0x700
}
 80021fa:	4618      	mov	r0, r3
 80021fc:	46bd      	mov	sp, r7
 80021fe:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002202:	4770      	bx	lr

08002204 <LL_RCC_GetAPB2Prescaler>:
  *         @arg @ref LL_RCC_APB2_DIV_4
  *         @arg @ref LL_RCC_APB2_DIV_8
  *         @arg @ref LL_RCC_APB2_DIV_16
  */
__STATIC_INLINE uint32_t LL_RCC_GetAPB2Prescaler(void)
{
 8002204:	b480      	push	{r7}
 8002206:	af00      	add	r7, sp, #0
  return (uint32_t)(READ_BIT(RCC->CFGR, RCC_CFGR_PPRE2));
 8002208:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 800220c:	689b      	ldr	r3, [r3, #8]
 800220e:	f403 5360 	and.w	r3, r3, #14336	@ 0x3800
}
 8002212:	4618      	mov	r0, r3
 8002214:	46bd      	mov	sp, r7
 8002216:	f85d 7b04 	ldr.w	r7, [sp], #4
 800221a:	4770      	bx	lr

0800221c <LL_RCC_PLL_Enable>:
  * @brief  Enable PLL
  * @rmtoll CR           PLLON         LL_RCC_PLL_Enable
  * @retval None
  */
__STATIC_INLINE void LL_RCC_PLL_Enable(void)
{
 800221c:	b480      	push	{r7}
 800221e:	af00      	add	r7, sp, #0
  SET_BIT(RCC->CR, RCC_CR_PLLON);
 8002220:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 8002224:	681b      	ldr	r3, [r3, #0]
 8002226:	f04f 42b0 	mov.w	r2, #1476395008	@ 0x58000000
 800222a:	f043 7380 	orr.w	r3, r3, #16777216	@ 0x1000000
 800222e:	6013      	str	r3, [r2, #0]
}
 8002230:	bf00      	nop
 8002232:	46bd      	mov	sp, r7
 8002234:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002238:	4770      	bx	lr

0800223a <LL_RCC_PLL_Disable>:
  * @note Cannot be disabled if the PLL clock is used as the system clock
  * @rmtoll CR           PLLON         LL_RCC_PLL_Disable
  * @retval None
  */
__STATIC_INLINE void LL_RCC_PLL_Disable(void)
{
 800223a:	b480      	push	{r7}
 800223c:	af00      	add	r7, sp, #0
  CLEAR_BIT(RCC->CR, RCC_CR_PLLON);
 800223e:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 8002242:	681b      	ldr	r3, [r3, #0]
 8002244:	f04f 42b0 	mov.w	r2, #1476395008	@ 0x58000000
 8002248:	f023 7380 	bic.w	r3, r3, #16777216	@ 0x1000000
 800224c:	6013      	str	r3, [r2, #0]
}
 800224e:	bf00      	nop
 8002250:	46bd      	mov	sp, r7
 8002252:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002256:	4770      	bx	lr

08002258 <LL_RCC_PLL_IsReady>:
  * @brief  Check if PLL Ready
  * @rmtoll CR           PLLRDY        LL_RCC_PLL_IsReady
  * @retval State of bit (1 or 0).
  */
__STATIC_INLINE uint32_t LL_RCC_PLL_IsReady(void)
{
 8002258:	b480      	push	{r7}
 800225a:	af00      	add	r7, sp, #0
  return ((READ_BIT(RCC->CR, RCC_CR_PLLRDY) == (RCC_CR_PLLRDY)) ? 1UL : 0UL);
 800225c:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 8002260:	681b      	ldr	r3, [r3, #0]
 8002262:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8002266:	f1b3 7f00 	cmp.w	r3, #33554432	@ 0x2000000
 800226a:	d101      	bne.n	8002270 <LL_RCC_PLL_IsReady+0x18>
 800226c:	2301      	movs	r3, #1
 800226e:	e000      	b.n	8002272 <LL_RCC_PLL_IsReady+0x1a>
 8002270:	2300      	movs	r3, #0
}
 8002272:	4618      	mov	r0, r3
 8002274:	46bd      	mov	sp, r7
 8002276:	f85d 7b04 	ldr.w	r7, [sp], #4
 800227a:	4770      	bx	lr

0800227c <LL_RCC_PLL_GetN>:
  * @brief  Get Main PLL multiplication factor for VCO
  * @rmtoll PLLCFGR      PLLN          LL_RCC_PLL_GetN
  * @retval Between 6 and 127
  */
__STATIC_INLINE uint32_t LL_RCC_PLL_GetN(void)
{
 800227c:	b480      	push	{r7}
 800227e:	af00      	add	r7, sp, #0
  return (uint32_t)(READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLN) >>  RCC_PLLCFGR_PLLN_Pos);
 8002280:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 8002284:	68db      	ldr	r3, [r3, #12]
 8002286:	0a1b      	lsrs	r3, r3, #8
 8002288:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
}
 800228c:	4618      	mov	r0, r3
 800228e:	46bd      	mov	sp, r7
 8002290:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002294:	4770      	bx	lr

08002296 <LL_RCC_PLL_GetR>:
  *         @arg @ref LL_RCC_PLLR_DIV_6
  *         @arg @ref LL_RCC_PLLR_DIV_7
  *         @arg @ref LL_RCC_PLLR_DIV_8
  */
__STATIC_INLINE uint32_t LL_RCC_PLL_GetR(void)
{
 8002296:	b480      	push	{r7}
 8002298:	af00      	add	r7, sp, #0
  return (uint32_t)(READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLR));
 800229a:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 800229e:	68db      	ldr	r3, [r3, #12]
 80022a0:	f003 4360 	and.w	r3, r3, #3758096384	@ 0xe0000000
}
 80022a4:	4618      	mov	r0, r3
 80022a6:	46bd      	mov	sp, r7
 80022a8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80022ac:	4770      	bx	lr

080022ae <LL_RCC_PLL_GetDivider>:
  *         @arg @ref LL_RCC_PLLM_DIV_6
  *         @arg @ref LL_RCC_PLLM_DIV_7
  *         @arg @ref LL_RCC_PLLM_DIV_8
  */
__STATIC_INLINE uint32_t LL_RCC_PLL_GetDivider(void)
{
 80022ae:	b480      	push	{r7}
 80022b0:	af00      	add	r7, sp, #0
  return (uint32_t)(READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLM));
 80022b2:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 80022b6:	68db      	ldr	r3, [r3, #12]
 80022b8:	f003 0370 	and.w	r3, r3, #112	@ 0x70
}
 80022bc:	4618      	mov	r0, r3
 80022be:	46bd      	mov	sp, r7
 80022c0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80022c4:	4770      	bx	lr

080022c6 <LL_RCC_PLL_GetMainSource>:
  *         @arg @ref LL_RCC_PLLSOURCE_MSI
  *         @arg @ref LL_RCC_PLLSOURCE_HSI
  *         @arg @ref LL_RCC_PLLSOURCE_HSE
  */
__STATIC_INLINE uint32_t LL_RCC_PLL_GetMainSource(void)
{
 80022c6:	b480      	push	{r7}
 80022c8:	af00      	add	r7, sp, #0
  return (uint32_t)(READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLSRC));
 80022ca:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 80022ce:	68db      	ldr	r3, [r3, #12]
 80022d0:	f003 0303 	and.w	r3, r3, #3
}
 80022d4:	4618      	mov	r0, r3
 80022d6:	46bd      	mov	sp, r7
 80022d8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80022dc:	4770      	bx	lr

080022de <LL_RCC_IsActiveFlag_HPRE>:
  * @brief  Check if HCLK1 prescaler flag value has been applied or not
  * @rmtoll CFGR         HPREF       LL_RCC_IsActiveFlag_HPRE
  * @retval State of bit (1 or 0).
  */
__STATIC_INLINE uint32_t LL_RCC_IsActiveFlag_HPRE(void)
{
 80022de:	b480      	push	{r7}
 80022e0:	af00      	add	r7, sp, #0
  return ((READ_BIT(RCC->CFGR, RCC_CFGR_HPREF) == (RCC_CFGR_HPREF)) ? 1UL : 0UL);
 80022e2:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 80022e6:	689b      	ldr	r3, [r3, #8]
 80022e8:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 80022ec:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 80022f0:	d101      	bne.n	80022f6 <LL_RCC_IsActiveFlag_HPRE+0x18>
 80022f2:	2301      	movs	r3, #1
 80022f4:	e000      	b.n	80022f8 <LL_RCC_IsActiveFlag_HPRE+0x1a>
 80022f6:	2300      	movs	r3, #0
}
 80022f8:	4618      	mov	r0, r3
 80022fa:	46bd      	mov	sp, r7
 80022fc:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002300:	4770      	bx	lr

08002302 <LL_RCC_IsActiveFlag_C2HPRE>:
  * @brief  Check if HCLK2 prescaler flag value has been applied or not
  * @rmtoll EXTCFGR         C2HPREF       LL_RCC_IsActiveFlag_C2HPRE
  * @retval State of bit (1 or 0).
  */
__STATIC_INLINE uint32_t LL_RCC_IsActiveFlag_C2HPRE(void)
{
 8002302:	b480      	push	{r7}
 8002304:	af00      	add	r7, sp, #0
  return ((READ_BIT(RCC->EXTCFGR, RCC_EXTCFGR_C2HPREF) == (RCC_EXTCFGR_C2HPREF)) ? 1UL : 0UL);
 8002306:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 800230a:	f8d3 3108 	ldr.w	r3, [r3, #264]	@ 0x108
 800230e:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8002312:	f5b3 3f00 	cmp.w	r3, #131072	@ 0x20000
 8002316:	d101      	bne.n	800231c <LL_RCC_IsActiveFlag_C2HPRE+0x1a>
 8002318:	2301      	movs	r3, #1
 800231a:	e000      	b.n	800231e <LL_RCC_IsActiveFlag_C2HPRE+0x1c>
 800231c:	2300      	movs	r3, #0
}
 800231e:	4618      	mov	r0, r3
 8002320:	46bd      	mov	sp, r7
 8002322:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002326:	4770      	bx	lr

08002328 <LL_RCC_IsActiveFlag_SHDHPRE>:
  * @brief  Check if HCLK4 prescaler flag value has been applied or not
  * @rmtoll EXTCFGR         SHDHPREF       LL_RCC_IsActiveFlag_SHDHPRE
  * @retval State of bit (1 or 0).
  */
__STATIC_INLINE uint32_t LL_RCC_IsActiveFlag_SHDHPRE(void)
{
 8002328:	b480      	push	{r7}
 800232a:	af00      	add	r7, sp, #0
  return ((READ_BIT(RCC->EXTCFGR, RCC_EXTCFGR_SHDHPREF) == (RCC_EXTCFGR_SHDHPREF)) ? 1UL : 0UL);
 800232c:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 8002330:	f8d3 3108 	ldr.w	r3, [r3, #264]	@ 0x108
 8002334:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 8002338:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 800233c:	d101      	bne.n	8002342 <LL_RCC_IsActiveFlag_SHDHPRE+0x1a>
 800233e:	2301      	movs	r3, #1
 8002340:	e000      	b.n	8002344 <LL_RCC_IsActiveFlag_SHDHPRE+0x1c>
 8002342:	2300      	movs	r3, #0
}
 8002344:	4618      	mov	r0, r3
 8002346:	46bd      	mov	sp, r7
 8002348:	f85d 7b04 	ldr.w	r7, [sp], #4
 800234c:	4770      	bx	lr

0800234e <LL_RCC_IsActiveFlag_PPRE1>:
  * @brief  Check if PLCK1 prescaler flag value has been applied or not
  * @rmtoll CFGR         PPRE1F       LL_RCC_IsActiveFlag_PPRE1
  * @retval State of bit (1 or 0).
  */
__STATIC_INLINE uint32_t LL_RCC_IsActiveFlag_PPRE1(void)
{
 800234e:	b480      	push	{r7}
 8002350:	af00      	add	r7, sp, #0
  return ((READ_BIT(RCC->CFGR, RCC_CFGR_PPRE1F) == (RCC_CFGR_PPRE1F)) ? 1UL : 0UL);
 8002352:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 8002356:	689b      	ldr	r3, [r3, #8]
 8002358:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 800235c:	f5b3 3f00 	cmp.w	r3, #131072	@ 0x20000
 8002360:	d101      	bne.n	8002366 <LL_RCC_IsActiveFlag_PPRE1+0x18>
 8002362:	2301      	movs	r3, #1
 8002364:	e000      	b.n	8002368 <LL_RCC_IsActiveFlag_PPRE1+0x1a>
 8002366:	2300      	movs	r3, #0
}
 8002368:	4618      	mov	r0, r3
 800236a:	46bd      	mov	sp, r7
 800236c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002370:	4770      	bx	lr

08002372 <LL_RCC_IsActiveFlag_PPRE2>:
  * @brief  Check if PLCK2 prescaler flag value has been applied or not
  * @rmtoll CFGR         PPRE2F       LL_RCC_IsActiveFlag_PPRE2
  * @retval State of bit (1 or 0).
  */
__STATIC_INLINE uint32_t LL_RCC_IsActiveFlag_PPRE2(void)
{
 8002372:	b480      	push	{r7}
 8002374:	af00      	add	r7, sp, #0
  return ((READ_BIT(RCC->CFGR, RCC_CFGR_PPRE2F) == (RCC_CFGR_PPRE2F)) ? 1UL : 0UL);
 8002376:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 800237a:	689b      	ldr	r3, [r3, #8]
 800237c:	f403 2380 	and.w	r3, r3, #262144	@ 0x40000
 8002380:	f5b3 2f80 	cmp.w	r3, #262144	@ 0x40000
 8002384:	d101      	bne.n	800238a <LL_RCC_IsActiveFlag_PPRE2+0x18>
 8002386:	2301      	movs	r3, #1
 8002388:	e000      	b.n	800238c <LL_RCC_IsActiveFlag_PPRE2+0x1a>
 800238a:	2300      	movs	r3, #0
}
 800238c:	4618      	mov	r0, r3
 800238e:	46bd      	mov	sp, r7
 8002390:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002394:	4770      	bx	lr
	...

08002398 <HAL_RCC_OscConfig>:
  * @note   The PLL is not disabled when used as system clock.
  * @note   The PLL source is not updated when used as PLLSAI1 clock source.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 8002398:	b590      	push	{r4, r7, lr}
 800239a:	b08d      	sub	sp, #52	@ 0x34
 800239c:	af00      	add	r7, sp, #0
 800239e:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;

  /* Check Null pointer */
  if (RCC_OscInitStruct == NULL)
 80023a0:	687b      	ldr	r3, [r7, #4]
 80023a2:	2b00      	cmp	r3, #0
 80023a4:	d101      	bne.n	80023aa <HAL_RCC_OscConfig+0x12>
  {
    return HAL_ERROR;
 80023a6:	2301      	movs	r3, #1
 80023a8:	e363      	b.n	8002a72 <HAL_RCC_OscConfig+0x6da>

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));

  /*----------------------------- MSI Configuration --------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_MSI) == RCC_OSCILLATORTYPE_MSI)
 80023aa:	687b      	ldr	r3, [r7, #4]
 80023ac:	681b      	ldr	r3, [r3, #0]
 80023ae:	f003 0320 	and.w	r3, r3, #32
 80023b2:	2b00      	cmp	r3, #0
 80023b4:	f000 808d 	beq.w	80024d2 <HAL_RCC_OscConfig+0x13a>
    assert_param(IS_RCC_MSI(RCC_OscInitStruct->MSIState));
    assert_param(IS_RCC_MSICALIBRATION_VALUE(RCC_OscInitStruct->MSICalibrationValue));
    assert_param(IS_RCC_MSI_CLOCK_RANGE(RCC_OscInitStruct->MSIClockRange));

    /* When the MSI is used as system clock it will not be disabled */
    const uint32_t temp_sysclksrc = __HAL_RCC_GET_SYSCLK_SOURCE();
 80023b8:	f7ff fe89 	bl	80020ce <LL_RCC_GetSysClkSource>
 80023bc:	62f8      	str	r0, [r7, #44]	@ 0x2c
    const uint32_t temp_plloscsrc = __HAL_RCC_GET_PLL_OSCSOURCE();
 80023be:	f7ff ff82 	bl	80022c6 <LL_RCC_PLL_GetMainSource>
 80023c2:	62b8      	str	r0, [r7, #40]	@ 0x28
    if ((temp_sysclksrc == RCC_SYSCLKSOURCE_STATUS_MSI) ||
 80023c4:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 80023c6:	2b00      	cmp	r3, #0
 80023c8:	d005      	beq.n	80023d6 <HAL_RCC_OscConfig+0x3e>
 80023ca:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 80023cc:	2b0c      	cmp	r3, #12
 80023ce:	d147      	bne.n	8002460 <HAL_RCC_OscConfig+0xc8>
        ((temp_sysclksrc == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (temp_plloscsrc == RCC_PLLSOURCE_MSI)))
 80023d0:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80023d2:	2b01      	cmp	r3, #1
 80023d4:	d144      	bne.n	8002460 <HAL_RCC_OscConfig+0xc8>
    {
      if (RCC_OscInitStruct->MSIState == RCC_MSI_OFF)
 80023d6:	687b      	ldr	r3, [r7, #4]
 80023d8:	69db      	ldr	r3, [r3, #28]
 80023da:	2b00      	cmp	r3, #0
 80023dc:	d101      	bne.n	80023e2 <HAL_RCC_OscConfig+0x4a>
      {
        return HAL_ERROR;
 80023de:	2301      	movs	r3, #1
 80023e0:	e347      	b.n	8002a72 <HAL_RCC_OscConfig+0x6da>
      else
      {
        /* To correctly read data from FLASH memory, the number of wait states (LATENCY)
           must be correctly programmed according to the frequency of the AHB4 clock
           and the supply voltage of the device. */
        if (RCC_OscInitStruct->MSIClockRange > __HAL_RCC_GET_MSI_RANGE())
 80023e2:	687b      	ldr	r3, [r7, #4]
 80023e4:	6a5c      	ldr	r4, [r3, #36]	@ 0x24
 80023e6:	f7ff fe34 	bl	8002052 <LL_RCC_MSI_GetRange>
 80023ea:	4603      	mov	r3, r0
 80023ec:	429c      	cmp	r4, r3
 80023ee:	d914      	bls.n	800241a <HAL_RCC_OscConfig+0x82>
        {
          /* First increase number of wait states update if necessary */
          if (RCC_SetFlashLatencyFromMSIRange(RCC_OscInitStruct->MSIClockRange) != HAL_OK)
 80023f0:	687b      	ldr	r3, [r7, #4]
 80023f2:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80023f4:	4618      	mov	r0, r3
 80023f6:	f000 fd2f 	bl	8002e58 <RCC_SetFlashLatencyFromMSIRange>
 80023fa:	4603      	mov	r3, r0
 80023fc:	2b00      	cmp	r3, #0
 80023fe:	d001      	beq.n	8002404 <HAL_RCC_OscConfig+0x6c>
          {
            return HAL_ERROR;
 8002400:	2301      	movs	r3, #1
 8002402:	e336      	b.n	8002a72 <HAL_RCC_OscConfig+0x6da>
          }

          /* Selects the Multiple Speed oscillator (MSI) clock range .*/
          __HAL_RCC_MSI_RANGE_CONFIG(RCC_OscInitStruct->MSIClockRange);
 8002404:	687b      	ldr	r3, [r7, #4]
 8002406:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8002408:	4618      	mov	r0, r3
 800240a:	f7ff fe0e 	bl	800202a <LL_RCC_MSI_SetRange>
          /* Adjusts the Multiple Speed oscillator (MSI) calibration value.*/
          __HAL_RCC_MSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->MSICalibrationValue);
 800240e:	687b      	ldr	r3, [r7, #4]
 8002410:	6a1b      	ldr	r3, [r3, #32]
 8002412:	4618      	mov	r0, r3
 8002414:	f7ff fe32 	bl	800207c <LL_RCC_MSI_SetCalibTrimming>
 8002418:	e013      	b.n	8002442 <HAL_RCC_OscConfig+0xaa>
        }
        else
        {
          /* Else, keep current flash latency while decreasing applies */
          /* Selects the Multiple Speed oscillator (MSI) clock range .*/
          __HAL_RCC_MSI_RANGE_CONFIG(RCC_OscInitStruct->MSIClockRange);
 800241a:	687b      	ldr	r3, [r7, #4]
 800241c:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800241e:	4618      	mov	r0, r3
 8002420:	f7ff fe03 	bl	800202a <LL_RCC_MSI_SetRange>
          /* Adjusts the Multiple Speed oscillator (MSI) calibration value.*/
          __HAL_RCC_MSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->MSICalibrationValue);
 8002424:	687b      	ldr	r3, [r7, #4]
 8002426:	6a1b      	ldr	r3, [r3, #32]
 8002428:	4618      	mov	r0, r3
 800242a:	f7ff fe27 	bl	800207c <LL_RCC_MSI_SetCalibTrimming>

          /* Decrease number of wait states update if necessary */
          if (RCC_SetFlashLatencyFromMSIRange(RCC_OscInitStruct->MSIClockRange) != HAL_OK)
 800242e:	687b      	ldr	r3, [r7, #4]
 8002430:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8002432:	4618      	mov	r0, r3
 8002434:	f000 fd10 	bl	8002e58 <RCC_SetFlashLatencyFromMSIRange>
 8002438:	4603      	mov	r3, r0
 800243a:	2b00      	cmp	r3, #0
 800243c:	d001      	beq.n	8002442 <HAL_RCC_OscConfig+0xaa>
          {
            return HAL_ERROR;
 800243e:	2301      	movs	r3, #1
 8002440:	e317      	b.n	8002a72 <HAL_RCC_OscConfig+0x6da>
          }
        }

        /* Update the SystemCoreClock global variable */
        SystemCoreClock = HAL_RCC_GetHCLKFreq();
 8002442:	f000 fcc9 	bl	8002dd8 <HAL_RCC_GetHCLKFreq>
 8002446:	4603      	mov	r3, r0
 8002448:	4aa4      	ldr	r2, [pc, #656]	@ (80026dc <HAL_RCC_OscConfig+0x344>)
 800244a:	6013      	str	r3, [r2, #0]

        if (HAL_InitTick(uwTickPrio) != HAL_OK)
 800244c:	4ba4      	ldr	r3, [pc, #656]	@ (80026e0 <HAL_RCC_OscConfig+0x348>)
 800244e:	681b      	ldr	r3, [r3, #0]
 8002450:	4618      	mov	r0, r3
 8002452:	f7fe fffb 	bl	800144c <HAL_InitTick>
 8002456:	4603      	mov	r3, r0
 8002458:	2b00      	cmp	r3, #0
 800245a:	d039      	beq.n	80024d0 <HAL_RCC_OscConfig+0x138>
        {
          return HAL_ERROR;
 800245c:	2301      	movs	r3, #1
 800245e:	e308      	b.n	8002a72 <HAL_RCC_OscConfig+0x6da>
      }
    }
    else
    {
      /* Check the MSI State */
      if (RCC_OscInitStruct->MSIState != RCC_MSI_OFF)
 8002460:	687b      	ldr	r3, [r7, #4]
 8002462:	69db      	ldr	r3, [r3, #28]
 8002464:	2b00      	cmp	r3, #0
 8002466:	d01e      	beq.n	80024a6 <HAL_RCC_OscConfig+0x10e>
      {
        /* Enable the Internal High Speed oscillator (MSI). */
        __HAL_RCC_MSI_ENABLE();
 8002468:	f7ff fdb0 	bl	8001fcc <LL_RCC_MSI_Enable>

        /* Get timeout */
        tickstart = HAL_GetTick();
 800246c:	f7ff f83c 	bl	80014e8 <HAL_GetTick>
 8002470:	6278      	str	r0, [r7, #36]	@ 0x24

        /* Wait till MSI is ready */
        while (LL_RCC_MSI_IsReady() == 0U)
 8002472:	e008      	b.n	8002486 <HAL_RCC_OscConfig+0xee>
        {
          if ((HAL_GetTick() - tickstart) > MSI_TIMEOUT_VALUE)
 8002474:	f7ff f838 	bl	80014e8 <HAL_GetTick>
 8002478:	4602      	mov	r2, r0
 800247a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800247c:	1ad3      	subs	r3, r2, r3
 800247e:	2b02      	cmp	r3, #2
 8002480:	d901      	bls.n	8002486 <HAL_RCC_OscConfig+0xee>
          {
            return HAL_TIMEOUT;
 8002482:	2303      	movs	r3, #3
 8002484:	e2f5      	b.n	8002a72 <HAL_RCC_OscConfig+0x6da>
        while (LL_RCC_MSI_IsReady() == 0U)
 8002486:	f7ff fdbf 	bl	8002008 <LL_RCC_MSI_IsReady>
 800248a:	4603      	mov	r3, r0
 800248c:	2b00      	cmp	r3, #0
 800248e:	d0f1      	beq.n	8002474 <HAL_RCC_OscConfig+0xdc>
          }
        }

        /* Selects the Multiple Speed oscillator (MSI) clock range .*/
        __HAL_RCC_MSI_RANGE_CONFIG(RCC_OscInitStruct->MSIClockRange);
 8002490:	687b      	ldr	r3, [r7, #4]
 8002492:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8002494:	4618      	mov	r0, r3
 8002496:	f7ff fdc8 	bl	800202a <LL_RCC_MSI_SetRange>
        /* Adjusts the Multiple Speed oscillator (MSI) calibration value.*/
        __HAL_RCC_MSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->MSICalibrationValue);
 800249a:	687b      	ldr	r3, [r7, #4]
 800249c:	6a1b      	ldr	r3, [r3, #32]
 800249e:	4618      	mov	r0, r3
 80024a0:	f7ff fdec 	bl	800207c <LL_RCC_MSI_SetCalibTrimming>
 80024a4:	e015      	b.n	80024d2 <HAL_RCC_OscConfig+0x13a>

      }
      else
      {
        /* Disable the Internal High Speed oscillator (MSI). */
        __HAL_RCC_MSI_DISABLE();
 80024a6:	f7ff fda0 	bl	8001fea <LL_RCC_MSI_Disable>

        /* Get timeout */
        tickstart = HAL_GetTick();
 80024aa:	f7ff f81d 	bl	80014e8 <HAL_GetTick>
 80024ae:	6278      	str	r0, [r7, #36]	@ 0x24

        /* Wait till MSI is disabled */
        while (LL_RCC_MSI_IsReady() != 0U)
 80024b0:	e008      	b.n	80024c4 <HAL_RCC_OscConfig+0x12c>
        {
          if ((HAL_GetTick() - tickstart) > MSI_TIMEOUT_VALUE)
 80024b2:	f7ff f819 	bl	80014e8 <HAL_GetTick>
 80024b6:	4602      	mov	r2, r0
 80024b8:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80024ba:	1ad3      	subs	r3, r2, r3
 80024bc:	2b02      	cmp	r3, #2
 80024be:	d901      	bls.n	80024c4 <HAL_RCC_OscConfig+0x12c>
          {
            return HAL_TIMEOUT;
 80024c0:	2303      	movs	r3, #3
 80024c2:	e2d6      	b.n	8002a72 <HAL_RCC_OscConfig+0x6da>
        while (LL_RCC_MSI_IsReady() != 0U)
 80024c4:	f7ff fda0 	bl	8002008 <LL_RCC_MSI_IsReady>
 80024c8:	4603      	mov	r3, r0
 80024ca:	2b00      	cmp	r3, #0
 80024cc:	d1f1      	bne.n	80024b2 <HAL_RCC_OscConfig+0x11a>
 80024ce:	e000      	b.n	80024d2 <HAL_RCC_OscConfig+0x13a>
      if (RCC_OscInitStruct->MSIState == RCC_MSI_OFF)
 80024d0:	bf00      	nop
      }
    }
  }

  /*------------------------------- HSE Configuration ------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 80024d2:	687b      	ldr	r3, [r7, #4]
 80024d4:	681b      	ldr	r3, [r3, #0]
 80024d6:	f003 0301 	and.w	r3, r3, #1
 80024da:	2b00      	cmp	r3, #0
 80024dc:	d047      	beq.n	800256e <HAL_RCC_OscConfig+0x1d6>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));

    /* When the HSE is used as system clock or clock source for PLL in these cases it is not allowed to be disabled */
    const uint32_t temp_sysclksrc = __HAL_RCC_GET_SYSCLK_SOURCE();
 80024de:	f7ff fdf6 	bl	80020ce <LL_RCC_GetSysClkSource>
 80024e2:	6238      	str	r0, [r7, #32]
    const uint32_t temp_plloscsrc = __HAL_RCC_GET_PLL_OSCSOURCE();
 80024e4:	f7ff feef 	bl	80022c6 <LL_RCC_PLL_GetMainSource>
 80024e8:	61f8      	str	r0, [r7, #28]
    if ((temp_sysclksrc == RCC_SYSCLKSOURCE_STATUS_HSE) ||
 80024ea:	6a3b      	ldr	r3, [r7, #32]
 80024ec:	2b08      	cmp	r3, #8
 80024ee:	d005      	beq.n	80024fc <HAL_RCC_OscConfig+0x164>
 80024f0:	6a3b      	ldr	r3, [r7, #32]
 80024f2:	2b0c      	cmp	r3, #12
 80024f4:	d108      	bne.n	8002508 <HAL_RCC_OscConfig+0x170>
        ((temp_sysclksrc == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (temp_plloscsrc == RCC_PLLSOURCE_HSE)))
 80024f6:	69fb      	ldr	r3, [r7, #28]
 80024f8:	2b03      	cmp	r3, #3
 80024fa:	d105      	bne.n	8002508 <HAL_RCC_OscConfig+0x170>
    {
      if (RCC_OscInitStruct->HSEState == RCC_HSE_OFF)
 80024fc:	687b      	ldr	r3, [r7, #4]
 80024fe:	685b      	ldr	r3, [r3, #4]
 8002500:	2b00      	cmp	r3, #0
 8002502:	d134      	bne.n	800256e <HAL_RCC_OscConfig+0x1d6>
      {
        return HAL_ERROR;
 8002504:	2301      	movs	r3, #1
 8002506:	e2b4      	b.n	8002a72 <HAL_RCC_OscConfig+0x6da>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 8002508:	687b      	ldr	r3, [r7, #4]
 800250a:	685b      	ldr	r3, [r3, #4]
 800250c:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 8002510:	d102      	bne.n	8002518 <HAL_RCC_OscConfig+0x180>
 8002512:	f7ff fbdd 	bl	8001cd0 <LL_RCC_HSE_Enable>
 8002516:	e001      	b.n	800251c <HAL_RCC_OscConfig+0x184>
 8002518:	f7ff fbe9 	bl	8001cee <LL_RCC_HSE_Disable>

      /* Check the HSE State */
      if (RCC_OscInitStruct->HSEState != RCC_HSE_OFF)
 800251c:	687b      	ldr	r3, [r7, #4]
 800251e:	685b      	ldr	r3, [r3, #4]
 8002520:	2b00      	cmp	r3, #0
 8002522:	d012      	beq.n	800254a <HAL_RCC_OscConfig+0x1b2>
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8002524:	f7fe ffe0 	bl	80014e8 <HAL_GetTick>
 8002528:	6278      	str	r0, [r7, #36]	@ 0x24

        /* Wait till HSE is ready */
        while (LL_RCC_HSE_IsReady() == 0U)
 800252a:	e008      	b.n	800253e <HAL_RCC_OscConfig+0x1a6>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 800252c:	f7fe ffdc 	bl	80014e8 <HAL_GetTick>
 8002530:	4602      	mov	r2, r0
 8002532:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8002534:	1ad3      	subs	r3, r2, r3
 8002536:	2b64      	cmp	r3, #100	@ 0x64
 8002538:	d901      	bls.n	800253e <HAL_RCC_OscConfig+0x1a6>
          {
            return HAL_TIMEOUT;
 800253a:	2303      	movs	r3, #3
 800253c:	e299      	b.n	8002a72 <HAL_RCC_OscConfig+0x6da>
        while (LL_RCC_HSE_IsReady() == 0U)
 800253e:	f7ff fbe5 	bl	8001d0c <LL_RCC_HSE_IsReady>
 8002542:	4603      	mov	r3, r0
 8002544:	2b00      	cmp	r3, #0
 8002546:	d0f1      	beq.n	800252c <HAL_RCC_OscConfig+0x194>
 8002548:	e011      	b.n	800256e <HAL_RCC_OscConfig+0x1d6>
        }
      }
      else
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 800254a:	f7fe ffcd 	bl	80014e8 <HAL_GetTick>
 800254e:	6278      	str	r0, [r7, #36]	@ 0x24

        /* Wait till HSE is disabled */
        while (LL_RCC_HSE_IsReady() != 0U)
 8002550:	e008      	b.n	8002564 <HAL_RCC_OscConfig+0x1cc>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 8002552:	f7fe ffc9 	bl	80014e8 <HAL_GetTick>
 8002556:	4602      	mov	r2, r0
 8002558:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800255a:	1ad3      	subs	r3, r2, r3
 800255c:	2b64      	cmp	r3, #100	@ 0x64
 800255e:	d901      	bls.n	8002564 <HAL_RCC_OscConfig+0x1cc>
          {
            return HAL_TIMEOUT;
 8002560:	2303      	movs	r3, #3
 8002562:	e286      	b.n	8002a72 <HAL_RCC_OscConfig+0x6da>
        while (LL_RCC_HSE_IsReady() != 0U)
 8002564:	f7ff fbd2 	bl	8001d0c <LL_RCC_HSE_IsReady>
 8002568:	4603      	mov	r3, r0
 800256a:	2b00      	cmp	r3, #0
 800256c:	d1f1      	bne.n	8002552 <HAL_RCC_OscConfig+0x1ba>
      }
    }
  }

  /*----------------------------- HSI Configuration --------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 800256e:	687b      	ldr	r3, [r7, #4]
 8002570:	681b      	ldr	r3, [r3, #0]
 8002572:	f003 0302 	and.w	r3, r3, #2
 8002576:	2b00      	cmp	r3, #0
 8002578:	d04c      	beq.n	8002614 <HAL_RCC_OscConfig+0x27c>
    /* Check the parameters */
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_HSI_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));

    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */
    const uint32_t temp_sysclksrc = __HAL_RCC_GET_SYSCLK_SOURCE();
 800257a:	f7ff fda8 	bl	80020ce <LL_RCC_GetSysClkSource>
 800257e:	61b8      	str	r0, [r7, #24]
    const uint32_t temp_plloscsrc = __HAL_RCC_GET_PLL_OSCSOURCE();
 8002580:	f7ff fea1 	bl	80022c6 <LL_RCC_PLL_GetMainSource>
 8002584:	6178      	str	r0, [r7, #20]
    if ((temp_sysclksrc == RCC_SYSCLKSOURCE_STATUS_HSI) ||
 8002586:	69bb      	ldr	r3, [r7, #24]
 8002588:	2b04      	cmp	r3, #4
 800258a:	d005      	beq.n	8002598 <HAL_RCC_OscConfig+0x200>
 800258c:	69bb      	ldr	r3, [r7, #24]
 800258e:	2b0c      	cmp	r3, #12
 8002590:	d10e      	bne.n	80025b0 <HAL_RCC_OscConfig+0x218>
        ((temp_sysclksrc == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (temp_plloscsrc == RCC_PLLSOURCE_HSI)))
 8002592:	697b      	ldr	r3, [r7, #20]
 8002594:	2b02      	cmp	r3, #2
 8002596:	d10b      	bne.n	80025b0 <HAL_RCC_OscConfig+0x218>
    {
      /* When HSI is used as system clock it will not be disabled */
      if (RCC_OscInitStruct->HSIState == RCC_HSI_OFF)
 8002598:	687b      	ldr	r3, [r7, #4]
 800259a:	68db      	ldr	r3, [r3, #12]
 800259c:	2b00      	cmp	r3, #0
 800259e:	d101      	bne.n	80025a4 <HAL_RCC_OscConfig+0x20c>
      {
        return HAL_ERROR;
 80025a0:	2301      	movs	r3, #1
 80025a2:	e266      	b.n	8002a72 <HAL_RCC_OscConfig+0x6da>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 80025a4:	687b      	ldr	r3, [r7, #4]
 80025a6:	691b      	ldr	r3, [r3, #16]
 80025a8:	4618      	mov	r0, r3
 80025aa:	f7ff fbf1 	bl	8001d90 <LL_RCC_HSI_SetCalibTrimming>
      if (RCC_OscInitStruct->HSIState == RCC_HSI_OFF)
 80025ae:	e031      	b.n	8002614 <HAL_RCC_OscConfig+0x27c>
      }
    }
    else
    {
      /* Check the HSI State */
      if (RCC_OscInitStruct->HSIState != RCC_HSI_OFF)
 80025b0:	687b      	ldr	r3, [r7, #4]
 80025b2:	68db      	ldr	r3, [r3, #12]
 80025b4:	2b00      	cmp	r3, #0
 80025b6:	d019      	beq.n	80025ec <HAL_RCC_OscConfig+0x254>
      {
        /* Enable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_ENABLE();
 80025b8:	f7ff fbba 	bl	8001d30 <LL_RCC_HSI_Enable>

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 80025bc:	f7fe ff94 	bl	80014e8 <HAL_GetTick>
 80025c0:	6278      	str	r0, [r7, #36]	@ 0x24

        /* Wait till HSI is ready */
        while (LL_RCC_HSI_IsReady() == 0U)
 80025c2:	e008      	b.n	80025d6 <HAL_RCC_OscConfig+0x23e>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 80025c4:	f7fe ff90 	bl	80014e8 <HAL_GetTick>
 80025c8:	4602      	mov	r2, r0
 80025ca:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80025cc:	1ad3      	subs	r3, r2, r3
 80025ce:	2b02      	cmp	r3, #2
 80025d0:	d901      	bls.n	80025d6 <HAL_RCC_OscConfig+0x23e>
          {
            return HAL_TIMEOUT;
 80025d2:	2303      	movs	r3, #3
 80025d4:	e24d      	b.n	8002a72 <HAL_RCC_OscConfig+0x6da>
        while (LL_RCC_HSI_IsReady() == 0U)
 80025d6:	f7ff fbc9 	bl	8001d6c <LL_RCC_HSI_IsReady>
 80025da:	4603      	mov	r3, r0
 80025dc:	2b00      	cmp	r3, #0
 80025de:	d0f1      	beq.n	80025c4 <HAL_RCC_OscConfig+0x22c>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 80025e0:	687b      	ldr	r3, [r7, #4]
 80025e2:	691b      	ldr	r3, [r3, #16]
 80025e4:	4618      	mov	r0, r3
 80025e6:	f7ff fbd3 	bl	8001d90 <LL_RCC_HSI_SetCalibTrimming>
 80025ea:	e013      	b.n	8002614 <HAL_RCC_OscConfig+0x27c>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 80025ec:	f7ff fbaf 	bl	8001d4e <LL_RCC_HSI_Disable>

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 80025f0:	f7fe ff7a 	bl	80014e8 <HAL_GetTick>
 80025f4:	6278      	str	r0, [r7, #36]	@ 0x24

        /* Wait till HSI is disabled */
        while (LL_RCC_HSI_IsReady() != 0U)
 80025f6:	e008      	b.n	800260a <HAL_RCC_OscConfig+0x272>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 80025f8:	f7fe ff76 	bl	80014e8 <HAL_GetTick>
 80025fc:	4602      	mov	r2, r0
 80025fe:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8002600:	1ad3      	subs	r3, r2, r3
 8002602:	2b02      	cmp	r3, #2
 8002604:	d901      	bls.n	800260a <HAL_RCC_OscConfig+0x272>
          {
            return HAL_TIMEOUT;
 8002606:	2303      	movs	r3, #3
 8002608:	e233      	b.n	8002a72 <HAL_RCC_OscConfig+0x6da>
        while (LL_RCC_HSI_IsReady() != 0U)
 800260a:	f7ff fbaf 	bl	8001d6c <LL_RCC_HSI_IsReady>
 800260e:	4603      	mov	r3, r0
 8002610:	2b00      	cmp	r3, #0
 8002612:	d1f1      	bne.n	80025f8 <HAL_RCC_OscConfig+0x260>
      }
    }
  }
  /*------------------------------ LSI Configuration (LSI1 or LSI2) -------------------------*/

  if ((((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI1) == RCC_OSCILLATORTYPE_LSI1) || \
 8002614:	687b      	ldr	r3, [r7, #4]
 8002616:	681b      	ldr	r3, [r3, #0]
 8002618:	f003 0308 	and.w	r3, r3, #8
 800261c:	2b00      	cmp	r3, #0
 800261e:	d106      	bne.n	800262e <HAL_RCC_OscConfig+0x296>
      (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI2) == RCC_OSCILLATORTYPE_LSI2))
 8002620:	687b      	ldr	r3, [r7, #4]
 8002622:	681b      	ldr	r3, [r3, #0]
 8002624:	f003 0310 	and.w	r3, r3, #16
  if ((((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI1) == RCC_OSCILLATORTYPE_LSI1) || \
 8002628:	2b00      	cmp	r3, #0
 800262a:	f000 80a3 	beq.w	8002774 <HAL_RCC_OscConfig+0x3dc>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check the LSI State */
    if (RCC_OscInitStruct->LSIState != RCC_LSI_OFF)
 800262e:	687b      	ldr	r3, [r7, #4]
 8002630:	695b      	ldr	r3, [r3, #20]
 8002632:	2b00      	cmp	r3, #0
 8002634:	d076      	beq.n	8002724 <HAL_RCC_OscConfig+0x38c>
    {
      /*------------------------------ LSI2 selected by default (when Switch ON) -------------------------*/
      if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI2) == RCC_OSCILLATORTYPE_LSI2)
 8002636:	687b      	ldr	r3, [r7, #4]
 8002638:	681b      	ldr	r3, [r3, #0]
 800263a:	f003 0310 	and.w	r3, r3, #16
 800263e:	2b00      	cmp	r3, #0
 8002640:	d046      	beq.n	80026d0 <HAL_RCC_OscConfig+0x338>
      {
        assert_param(IS_RCC_LSI2_CALIBRATION_VALUE(RCC_OscInitStruct->LSI2CalibrationValue));

        /* 1. Check LSI1 state and enable if required */
        if (LL_RCC_LSI1_IsReady() == 0U)
 8002642:	f7ff fc66 	bl	8001f12 <LL_RCC_LSI1_IsReady>
 8002646:	4603      	mov	r3, r0
 8002648:	2b00      	cmp	r3, #0
 800264a:	d113      	bne.n	8002674 <HAL_RCC_OscConfig+0x2dc>
        {
          /* This is required to enable LSI1 before enabling LSI2 */
          __HAL_RCC_LSI1_ENABLE();
 800264c:	f7ff fc3f 	bl	8001ece <LL_RCC_LSI1_Enable>

          /* Get Start Tick*/
          tickstart = HAL_GetTick();
 8002650:	f7fe ff4a 	bl	80014e8 <HAL_GetTick>
 8002654:	6278      	str	r0, [r7, #36]	@ 0x24

          /* Wait till LSI1 is ready */
          while (LL_RCC_LSI1_IsReady() == 0U)
 8002656:	e008      	b.n	800266a <HAL_RCC_OscConfig+0x2d2>
          {
            if ((HAL_GetTick() - tickstart) > LSI1_TIMEOUT_VALUE)
 8002658:	f7fe ff46 	bl	80014e8 <HAL_GetTick>
 800265c:	4602      	mov	r2, r0
 800265e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8002660:	1ad3      	subs	r3, r2, r3
 8002662:	2b02      	cmp	r3, #2
 8002664:	d901      	bls.n	800266a <HAL_RCC_OscConfig+0x2d2>
            {
              return HAL_TIMEOUT;
 8002666:	2303      	movs	r3, #3
 8002668:	e203      	b.n	8002a72 <HAL_RCC_OscConfig+0x6da>
          while (LL_RCC_LSI1_IsReady() == 0U)
 800266a:	f7ff fc52 	bl	8001f12 <LL_RCC_LSI1_IsReady>
 800266e:	4603      	mov	r3, r0
 8002670:	2b00      	cmp	r3, #0
 8002672:	d0f1      	beq.n	8002658 <HAL_RCC_OscConfig+0x2c0>
            }
          }
        }

        /* 2. Enable the Internal Low Speed oscillator (LSI2) and set trimming value */
        __HAL_RCC_LSI2_ENABLE();
 8002674:	f7ff fc5f 	bl	8001f36 <LL_RCC_LSI2_Enable>

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8002678:	f7fe ff36 	bl	80014e8 <HAL_GetTick>
 800267c:	6278      	str	r0, [r7, #36]	@ 0x24

        /* Wait till LSI2 is ready */
        while (LL_RCC_LSI2_IsReady() == 0U)
 800267e:	e008      	b.n	8002692 <HAL_RCC_OscConfig+0x2fa>
        {
          if ((HAL_GetTick() - tickstart) > LSI2_TIMEOUT_VALUE)
 8002680:	f7fe ff32 	bl	80014e8 <HAL_GetTick>
 8002684:	4602      	mov	r2, r0
 8002686:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8002688:	1ad3      	subs	r3, r2, r3
 800268a:	2b03      	cmp	r3, #3
 800268c:	d901      	bls.n	8002692 <HAL_RCC_OscConfig+0x2fa>
          {
            return HAL_TIMEOUT;
 800268e:	2303      	movs	r3, #3
 8002690:	e1ef      	b.n	8002a72 <HAL_RCC_OscConfig+0x6da>
        while (LL_RCC_LSI2_IsReady() == 0U)
 8002692:	f7ff fc72 	bl	8001f7a <LL_RCC_LSI2_IsReady>
 8002696:	4603      	mov	r3, r0
 8002698:	2b00      	cmp	r3, #0
 800269a:	d0f1      	beq.n	8002680 <HAL_RCC_OscConfig+0x2e8>
          }
        }
        /* Adjusts the Internal Low Spee oscillator (LSI2) calibration value */
        __HAL_RCC_LSI2_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->LSI2CalibrationValue);
 800269c:	687b      	ldr	r3, [r7, #4]
 800269e:	699b      	ldr	r3, [r3, #24]
 80026a0:	4618      	mov	r0, r3
 80026a2:	f7ff fc7c 	bl	8001f9e <LL_RCC_LSI2_SetTrimming>

        /* 3. Disable LSI1 */

        /* LSI1 was initially not enable, require to disable it */
        __HAL_RCC_LSI1_DISABLE();
 80026a6:	f7ff fc23 	bl	8001ef0 <LL_RCC_LSI1_Disable>

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 80026aa:	f7fe ff1d 	bl	80014e8 <HAL_GetTick>
 80026ae:	6278      	str	r0, [r7, #36]	@ 0x24

        /* Wait till LSI1 is disabled */
        while (LL_RCC_LSI1_IsReady() != 0U)
 80026b0:	e008      	b.n	80026c4 <HAL_RCC_OscConfig+0x32c>
        {
          if ((HAL_GetTick() - tickstart) > LSI1_TIMEOUT_VALUE)
 80026b2:	f7fe ff19 	bl	80014e8 <HAL_GetTick>
 80026b6:	4602      	mov	r2, r0
 80026b8:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80026ba:	1ad3      	subs	r3, r2, r3
 80026bc:	2b02      	cmp	r3, #2
 80026be:	d901      	bls.n	80026c4 <HAL_RCC_OscConfig+0x32c>
          {
            return HAL_TIMEOUT;
 80026c0:	2303      	movs	r3, #3
 80026c2:	e1d6      	b.n	8002a72 <HAL_RCC_OscConfig+0x6da>
        while (LL_RCC_LSI1_IsReady() != 0U)
 80026c4:	f7ff fc25 	bl	8001f12 <LL_RCC_LSI1_IsReady>
 80026c8:	4603      	mov	r3, r0
 80026ca:	2b00      	cmp	r3, #0
 80026cc:	d1f1      	bne.n	80026b2 <HAL_RCC_OscConfig+0x31a>
 80026ce:	e051      	b.n	8002774 <HAL_RCC_OscConfig+0x3dc>
      else
      {
        /*------------------------------ LSI1 selected (only if LSI2 OFF)-------------------------*/

        /* 1. Enable the Internal Low Speed oscillator (LSI1). */
        __HAL_RCC_LSI1_ENABLE();
 80026d0:	f7ff fbfd 	bl	8001ece <LL_RCC_LSI1_Enable>

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 80026d4:	f7fe ff08 	bl	80014e8 <HAL_GetTick>
 80026d8:	6278      	str	r0, [r7, #36]	@ 0x24

        /* Wait till LSI1 is ready */
        while (LL_RCC_LSI1_IsReady() == 0U)
 80026da:	e00c      	b.n	80026f6 <HAL_RCC_OscConfig+0x35e>
 80026dc:	20000008 	.word	0x20000008
 80026e0:	20000028 	.word	0x20000028
        {
          if ((HAL_GetTick() - tickstart) > LSI1_TIMEOUT_VALUE)
 80026e4:	f7fe ff00 	bl	80014e8 <HAL_GetTick>
 80026e8:	4602      	mov	r2, r0
 80026ea:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80026ec:	1ad3      	subs	r3, r2, r3
 80026ee:	2b02      	cmp	r3, #2
 80026f0:	d901      	bls.n	80026f6 <HAL_RCC_OscConfig+0x35e>
          {
            return HAL_TIMEOUT;
 80026f2:	2303      	movs	r3, #3
 80026f4:	e1bd      	b.n	8002a72 <HAL_RCC_OscConfig+0x6da>
        while (LL_RCC_LSI1_IsReady() == 0U)
 80026f6:	f7ff fc0c 	bl	8001f12 <LL_RCC_LSI1_IsReady>
 80026fa:	4603      	mov	r3, r0
 80026fc:	2b00      	cmp	r3, #0
 80026fe:	d0f1      	beq.n	80026e4 <HAL_RCC_OscConfig+0x34c>
          }
        }
        /*2. Switch OFF LSI2*/

        /* Disable the Internal Low Speed oscillator (LSI2). */
        __HAL_RCC_LSI2_DISABLE();
 8002700:	f7ff fc2a 	bl	8001f58 <LL_RCC_LSI2_Disable>

        /* Wait till LSI2 is disabled */
        while (LL_RCC_LSI2_IsReady() != 0U)
 8002704:	e008      	b.n	8002718 <HAL_RCC_OscConfig+0x380>
        {
          if ((HAL_GetTick() - tickstart) > LSI2_TIMEOUT_VALUE)
 8002706:	f7fe feef 	bl	80014e8 <HAL_GetTick>
 800270a:	4602      	mov	r2, r0
 800270c:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800270e:	1ad3      	subs	r3, r2, r3
 8002710:	2b03      	cmp	r3, #3
 8002712:	d901      	bls.n	8002718 <HAL_RCC_OscConfig+0x380>
          {
            return HAL_TIMEOUT;
 8002714:	2303      	movs	r3, #3
 8002716:	e1ac      	b.n	8002a72 <HAL_RCC_OscConfig+0x6da>
        while (LL_RCC_LSI2_IsReady() != 0U)
 8002718:	f7ff fc2f 	bl	8001f7a <LL_RCC_LSI2_IsReady>
 800271c:	4603      	mov	r3, r0
 800271e:	2b00      	cmp	r3, #0
 8002720:	d1f1      	bne.n	8002706 <HAL_RCC_OscConfig+0x36e>
 8002722:	e027      	b.n	8002774 <HAL_RCC_OscConfig+0x3dc>
    }
    else
    {

      /* Disable the Internal Low Speed oscillator (LSI2). */
      __HAL_RCC_LSI2_DISABLE();
 8002724:	f7ff fc18 	bl	8001f58 <LL_RCC_LSI2_Disable>

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8002728:	f7fe fede 	bl	80014e8 <HAL_GetTick>
 800272c:	6278      	str	r0, [r7, #36]	@ 0x24

      /* Wait till LSI2 is disabled */
      while (LL_RCC_LSI2_IsReady() != 0U)
 800272e:	e008      	b.n	8002742 <HAL_RCC_OscConfig+0x3aa>
      {
        if ((HAL_GetTick() - tickstart) > LSI2_TIMEOUT_VALUE)
 8002730:	f7fe feda 	bl	80014e8 <HAL_GetTick>
 8002734:	4602      	mov	r2, r0
 8002736:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8002738:	1ad3      	subs	r3, r2, r3
 800273a:	2b03      	cmp	r3, #3
 800273c:	d901      	bls.n	8002742 <HAL_RCC_OscConfig+0x3aa>
        {
          return HAL_TIMEOUT;
 800273e:	2303      	movs	r3, #3
 8002740:	e197      	b.n	8002a72 <HAL_RCC_OscConfig+0x6da>
      while (LL_RCC_LSI2_IsReady() != 0U)
 8002742:	f7ff fc1a 	bl	8001f7a <LL_RCC_LSI2_IsReady>
 8002746:	4603      	mov	r3, r0
 8002748:	2b00      	cmp	r3, #0
 800274a:	d1f1      	bne.n	8002730 <HAL_RCC_OscConfig+0x398>
        }
      }

      /* Disable the Internal Low Speed oscillator (LSI1). */
      __HAL_RCC_LSI1_DISABLE();
 800274c:	f7ff fbd0 	bl	8001ef0 <LL_RCC_LSI1_Disable>

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8002750:	f7fe feca 	bl	80014e8 <HAL_GetTick>
 8002754:	6278      	str	r0, [r7, #36]	@ 0x24

      /* Wait till LSI1 is disabled */
      while (LL_RCC_LSI1_IsReady() != 0U)
 8002756:	e008      	b.n	800276a <HAL_RCC_OscConfig+0x3d2>
      {
        if ((HAL_GetTick() - tickstart) > LSI1_TIMEOUT_VALUE)
 8002758:	f7fe fec6 	bl	80014e8 <HAL_GetTick>
 800275c:	4602      	mov	r2, r0
 800275e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8002760:	1ad3      	subs	r3, r2, r3
 8002762:	2b02      	cmp	r3, #2
 8002764:	d901      	bls.n	800276a <HAL_RCC_OscConfig+0x3d2>
        {
          return HAL_TIMEOUT;
 8002766:	2303      	movs	r3, #3
 8002768:	e183      	b.n	8002a72 <HAL_RCC_OscConfig+0x6da>
      while (LL_RCC_LSI1_IsReady() != 0U)
 800276a:	f7ff fbd2 	bl	8001f12 <LL_RCC_LSI1_IsReady>
 800276e:	4603      	mov	r3, r0
 8002770:	2b00      	cmp	r3, #0
 8002772:	d1f1      	bne.n	8002758 <HAL_RCC_OscConfig+0x3c0>
      }
    }
  }

  /*------------------------------ LSE Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 8002774:	687b      	ldr	r3, [r7, #4]
 8002776:	681b      	ldr	r3, [r3, #0]
 8002778:	f003 0304 	and.w	r3, r3, #4
 800277c:	2b00      	cmp	r3, #0
 800277e:	d05b      	beq.n	8002838 <HAL_RCC_OscConfig+0x4a0>
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain of necessary */

    if (HAL_IS_BIT_CLR(PWR->CR1, PWR_CR1_DBP))
 8002780:	4ba7      	ldr	r3, [pc, #668]	@ (8002a20 <HAL_RCC_OscConfig+0x688>)
 8002782:	681b      	ldr	r3, [r3, #0]
 8002784:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8002788:	2b00      	cmp	r3, #0
 800278a:	d114      	bne.n	80027b6 <HAL_RCC_OscConfig+0x41e>
    {
      /* Enable write access to Backup domain */
      HAL_PWR_EnableBkUpAccess();
 800278c:	f7ff fa70 	bl	8001c70 <HAL_PWR_EnableBkUpAccess>

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 8002790:	f7fe feaa 	bl	80014e8 <HAL_GetTick>
 8002794:	6278      	str	r0, [r7, #36]	@ 0x24

      while (HAL_IS_BIT_CLR(PWR->CR1, PWR_CR1_DBP))
 8002796:	e008      	b.n	80027aa <HAL_RCC_OscConfig+0x412>
      {
        if ((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8002798:	f7fe fea6 	bl	80014e8 <HAL_GetTick>
 800279c:	4602      	mov	r2, r0
 800279e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80027a0:	1ad3      	subs	r3, r2, r3
 80027a2:	2b02      	cmp	r3, #2
 80027a4:	d901      	bls.n	80027aa <HAL_RCC_OscConfig+0x412>
        {
          return HAL_TIMEOUT;
 80027a6:	2303      	movs	r3, #3
 80027a8:	e163      	b.n	8002a72 <HAL_RCC_OscConfig+0x6da>
      while (HAL_IS_BIT_CLR(PWR->CR1, PWR_CR1_DBP))
 80027aa:	4b9d      	ldr	r3, [pc, #628]	@ (8002a20 <HAL_RCC_OscConfig+0x688>)
 80027ac:	681b      	ldr	r3, [r3, #0]
 80027ae:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 80027b2:	2b00      	cmp	r3, #0
 80027b4:	d0f0      	beq.n	8002798 <HAL_RCC_OscConfig+0x400>
        }
      }
    }

    /* Set the new LSE configuration -----------------------------------------*/
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 80027b6:	687b      	ldr	r3, [r7, #4]
 80027b8:	689b      	ldr	r3, [r3, #8]
 80027ba:	2b01      	cmp	r3, #1
 80027bc:	d102      	bne.n	80027c4 <HAL_RCC_OscConfig+0x42c>
 80027be:	f7ff fb30 	bl	8001e22 <LL_RCC_LSE_Enable>
 80027c2:	e00c      	b.n	80027de <HAL_RCC_OscConfig+0x446>
 80027c4:	687b      	ldr	r3, [r7, #4]
 80027c6:	689b      	ldr	r3, [r3, #8]
 80027c8:	2b05      	cmp	r3, #5
 80027ca:	d104      	bne.n	80027d6 <HAL_RCC_OscConfig+0x43e>
 80027cc:	f7ff fb4b 	bl	8001e66 <LL_RCC_LSE_EnableBypass>
 80027d0:	f7ff fb27 	bl	8001e22 <LL_RCC_LSE_Enable>
 80027d4:	e003      	b.n	80027de <HAL_RCC_OscConfig+0x446>
 80027d6:	f7ff fb35 	bl	8001e44 <LL_RCC_LSE_Disable>
 80027da:	f7ff fb55 	bl	8001e88 <LL_RCC_LSE_DisableBypass>

    /* Check the LSE State */
    if (RCC_OscInitStruct->LSEState != RCC_LSE_OFF)
 80027de:	687b      	ldr	r3, [r7, #4]
 80027e0:	689b      	ldr	r3, [r3, #8]
 80027e2:	2b00      	cmp	r3, #0
 80027e4:	d014      	beq.n	8002810 <HAL_RCC_OscConfig+0x478>
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 80027e6:	f7fe fe7f 	bl	80014e8 <HAL_GetTick>
 80027ea:	6278      	str	r0, [r7, #36]	@ 0x24

      /* Wait till LSE is ready */
      while (LL_RCC_LSE_IsReady() == 0U)
 80027ec:	e00a      	b.n	8002804 <HAL_RCC_OscConfig+0x46c>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 80027ee:	f7fe fe7b 	bl	80014e8 <HAL_GetTick>
 80027f2:	4602      	mov	r2, r0
 80027f4:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80027f6:	1ad3      	subs	r3, r2, r3
 80027f8:	f241 3288 	movw	r2, #5000	@ 0x1388
 80027fc:	4293      	cmp	r3, r2
 80027fe:	d901      	bls.n	8002804 <HAL_RCC_OscConfig+0x46c>
        {
          return HAL_TIMEOUT;
 8002800:	2303      	movs	r3, #3
 8002802:	e136      	b.n	8002a72 <HAL_RCC_OscConfig+0x6da>
      while (LL_RCC_LSE_IsReady() == 0U)
 8002804:	f7ff fb51 	bl	8001eaa <LL_RCC_LSE_IsReady>
 8002808:	4603      	mov	r3, r0
 800280a:	2b00      	cmp	r3, #0
 800280c:	d0ef      	beq.n	80027ee <HAL_RCC_OscConfig+0x456>
 800280e:	e013      	b.n	8002838 <HAL_RCC_OscConfig+0x4a0>
      }
    }
    else
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8002810:	f7fe fe6a 	bl	80014e8 <HAL_GetTick>
 8002814:	6278      	str	r0, [r7, #36]	@ 0x24

      /* Wait till LSE is disabled */
      while (LL_RCC_LSE_IsReady() != 0U)
 8002816:	e00a      	b.n	800282e <HAL_RCC_OscConfig+0x496>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8002818:	f7fe fe66 	bl	80014e8 <HAL_GetTick>
 800281c:	4602      	mov	r2, r0
 800281e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8002820:	1ad3      	subs	r3, r2, r3
 8002822:	f241 3288 	movw	r2, #5000	@ 0x1388
 8002826:	4293      	cmp	r3, r2
 8002828:	d901      	bls.n	800282e <HAL_RCC_OscConfig+0x496>
        {
          return HAL_TIMEOUT;
 800282a:	2303      	movs	r3, #3
 800282c:	e121      	b.n	8002a72 <HAL_RCC_OscConfig+0x6da>
      while (LL_RCC_LSE_IsReady() != 0U)
 800282e:	f7ff fb3c 	bl	8001eaa <LL_RCC_LSE_IsReady>
 8002832:	4603      	mov	r3, r0
 8002834:	2b00      	cmp	r3, #0
 8002836:	d1ef      	bne.n	8002818 <HAL_RCC_OscConfig+0x480>
    }

  }
#if defined(RCC_HSI48_SUPPORT)
  /*------------------------------ HSI48 Configuration -----------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI48) == RCC_OSCILLATORTYPE_HSI48)
 8002838:	687b      	ldr	r3, [r7, #4]
 800283a:	681b      	ldr	r3, [r3, #0]
 800283c:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8002840:	2b00      	cmp	r3, #0
 8002842:	d02c      	beq.n	800289e <HAL_RCC_OscConfig+0x506>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSI48(RCC_OscInitStruct->HSI48State));

    /* Check the HSI State */
    if (RCC_OscInitStruct->HSI48State != RCC_HSI48_OFF)
 8002844:	687b      	ldr	r3, [r7, #4]
 8002846:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8002848:	2b00      	cmp	r3, #0
 800284a:	d014      	beq.n	8002876 <HAL_RCC_OscConfig+0x4de>
    {
      /* Enable the Internal Low Speed oscillator (HSI48). */
      __HAL_RCC_HSI48_ENABLE();
 800284c:	f7ff fab5 	bl	8001dba <LL_RCC_HSI48_Enable>

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8002850:	f7fe fe4a 	bl	80014e8 <HAL_GetTick>
 8002854:	6278      	str	r0, [r7, #36]	@ 0x24

      /* Wait till HSI48 is ready */
      while (LL_RCC_HSI48_IsReady() == 0U)
 8002856:	e008      	b.n	800286a <HAL_RCC_OscConfig+0x4d2>
      {
        if ((HAL_GetTick() - tickstart) > HSI48_TIMEOUT_VALUE)
 8002858:	f7fe fe46 	bl	80014e8 <HAL_GetTick>
 800285c:	4602      	mov	r2, r0
 800285e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8002860:	1ad3      	subs	r3, r2, r3
 8002862:	2b02      	cmp	r3, #2
 8002864:	d901      	bls.n	800286a <HAL_RCC_OscConfig+0x4d2>
        {
          return HAL_TIMEOUT;
 8002866:	2303      	movs	r3, #3
 8002868:	e103      	b.n	8002a72 <HAL_RCC_OscConfig+0x6da>
      while (LL_RCC_HSI48_IsReady() == 0U)
 800286a:	f7ff fac8 	bl	8001dfe <LL_RCC_HSI48_IsReady>
 800286e:	4603      	mov	r3, r0
 8002870:	2b00      	cmp	r3, #0
 8002872:	d0f1      	beq.n	8002858 <HAL_RCC_OscConfig+0x4c0>
 8002874:	e013      	b.n	800289e <HAL_RCC_OscConfig+0x506>
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (HSI48). */
      __HAL_RCC_HSI48_DISABLE();
 8002876:	f7ff fab1 	bl	8001ddc <LL_RCC_HSI48_Disable>

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 800287a:	f7fe fe35 	bl	80014e8 <HAL_GetTick>
 800287e:	6278      	str	r0, [r7, #36]	@ 0x24

      /* Wait till HSI48 is disabled */
      while (LL_RCC_HSI48_IsReady() != 0U)
 8002880:	e008      	b.n	8002894 <HAL_RCC_OscConfig+0x4fc>
      {
        if ((HAL_GetTick() - tickstart) > HSI48_TIMEOUT_VALUE)
 8002882:	f7fe fe31 	bl	80014e8 <HAL_GetTick>
 8002886:	4602      	mov	r2, r0
 8002888:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800288a:	1ad3      	subs	r3, r2, r3
 800288c:	2b02      	cmp	r3, #2
 800288e:	d901      	bls.n	8002894 <HAL_RCC_OscConfig+0x4fc>
        {
          return HAL_TIMEOUT;
 8002890:	2303      	movs	r3, #3
 8002892:	e0ee      	b.n	8002a72 <HAL_RCC_OscConfig+0x6da>
      while (LL_RCC_HSI48_IsReady() != 0U)
 8002894:	f7ff fab3 	bl	8001dfe <LL_RCC_HSI48_IsReady>
 8002898:	4603      	mov	r3, r0
 800289a:	2b00      	cmp	r3, #0
 800289c:	d1f1      	bne.n	8002882 <HAL_RCC_OscConfig+0x4ea>
#endif /* RCC_HSI48_SUPPORT */
  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));

  if (RCC_OscInitStruct->PLL.PLLState != RCC_PLL_NONE)
 800289e:	687b      	ldr	r3, [r7, #4]
 80028a0:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80028a2:	2b00      	cmp	r3, #0
 80028a4:	f000 80e4 	beq.w	8002a70 <HAL_RCC_OscConfig+0x6d8>
  {
    const uint32_t temp_sysclksrc = __HAL_RCC_GET_SYSCLK_SOURCE();
 80028a8:	f7ff fc11 	bl	80020ce <LL_RCC_GetSysClkSource>
 80028ac:	6138      	str	r0, [r7, #16]
    const uint32_t temp_pllconfig = RCC->PLLCFGR;
 80028ae:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 80028b2:	68db      	ldr	r3, [r3, #12]
 80028b4:	60fb      	str	r3, [r7, #12]

    /* PLL On ? */
    if (RCC_OscInitStruct->PLL.PLLState == RCC_PLL_ON)
 80028b6:	687b      	ldr	r3, [r7, #4]
 80028b8:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80028ba:	2b02      	cmp	r3, #2
 80028bc:	f040 80b4 	bne.w	8002a28 <HAL_RCC_OscConfig+0x690>
      assert_param(IS_RCC_PLLP_VALUE(RCC_OscInitStruct->PLL.PLLP));
      assert_param(IS_RCC_PLLQ_VALUE(RCC_OscInitStruct->PLL.PLLQ));
      assert_param(IS_RCC_PLLR_VALUE(RCC_OscInitStruct->PLL.PLLR));

      /* Do nothing if PLL configuration is unchanged */
      if ((READ_BIT(temp_pllconfig, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 80028c0:	68fb      	ldr	r3, [r7, #12]
 80028c2:	f003 0203 	and.w	r2, r3, #3
 80028c6:	687b      	ldr	r3, [r7, #4]
 80028c8:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80028ca:	429a      	cmp	r2, r3
 80028cc:	d123      	bne.n	8002916 <HAL_RCC_OscConfig+0x57e>
          (READ_BIT(temp_pllconfig, RCC_PLLCFGR_PLLM) != RCC_OscInitStruct->PLL.PLLM) ||
 80028ce:	68fb      	ldr	r3, [r7, #12]
 80028d0:	f003 0270 	and.w	r2, r3, #112	@ 0x70
 80028d4:	687b      	ldr	r3, [r7, #4]
 80028d6:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
      if ((READ_BIT(temp_pllconfig, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 80028d8:	429a      	cmp	r2, r3
 80028da:	d11c      	bne.n	8002916 <HAL_RCC_OscConfig+0x57e>
          ((READ_BIT(temp_pllconfig, RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos) != RCC_OscInitStruct->PLL.PLLN) ||
 80028dc:	68fb      	ldr	r3, [r7, #12]
 80028de:	0a1b      	lsrs	r3, r3, #8
 80028e0:	f003 027f 	and.w	r2, r3, #127	@ 0x7f
 80028e4:	687b      	ldr	r3, [r7, #4]
 80028e6:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
          (READ_BIT(temp_pllconfig, RCC_PLLCFGR_PLLM) != RCC_OscInitStruct->PLL.PLLM) ||
 80028e8:	429a      	cmp	r2, r3
 80028ea:	d114      	bne.n	8002916 <HAL_RCC_OscConfig+0x57e>
          (READ_BIT(temp_pllconfig, RCC_PLLCFGR_PLLP) != RCC_OscInitStruct->PLL.PLLP) ||
 80028ec:	68fb      	ldr	r3, [r7, #12]
 80028ee:	f403 1278 	and.w	r2, r3, #4063232	@ 0x3e0000
 80028f2:	687b      	ldr	r3, [r7, #4]
 80028f4:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
          ((READ_BIT(temp_pllconfig, RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos) != RCC_OscInitStruct->PLL.PLLN) ||
 80028f6:	429a      	cmp	r2, r3
 80028f8:	d10d      	bne.n	8002916 <HAL_RCC_OscConfig+0x57e>
          (READ_BIT(temp_pllconfig, RCC_PLLCFGR_PLLQ) != RCC_OscInitStruct->PLL.PLLQ) ||
 80028fa:	68fb      	ldr	r3, [r7, #12]
 80028fc:	f003 6260 	and.w	r2, r3, #234881024	@ 0xe000000
 8002900:	687b      	ldr	r3, [r7, #4]
 8002902:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
          (READ_BIT(temp_pllconfig, RCC_PLLCFGR_PLLP) != RCC_OscInitStruct->PLL.PLLP) ||
 8002904:	429a      	cmp	r2, r3
 8002906:	d106      	bne.n	8002916 <HAL_RCC_OscConfig+0x57e>
          (READ_BIT(temp_pllconfig, RCC_PLLCFGR_PLLR) != RCC_OscInitStruct->PLL.PLLR))
 8002908:	68fb      	ldr	r3, [r7, #12]
 800290a:	f003 4260 	and.w	r2, r3, #3758096384	@ 0xe0000000
 800290e:	687b      	ldr	r3, [r7, #4]
 8002910:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
          (READ_BIT(temp_pllconfig, RCC_PLLCFGR_PLLQ) != RCC_OscInitStruct->PLL.PLLQ) ||
 8002912:	429a      	cmp	r2, r3
 8002914:	d05d      	beq.n	80029d2 <HAL_RCC_OscConfig+0x63a>
      {
        /* Check if the PLL is used as system clock or not */
        if (temp_sysclksrc != RCC_SYSCLKSOURCE_STATUS_PLLCLK)
 8002916:	693b      	ldr	r3, [r7, #16]
 8002918:	2b0c      	cmp	r3, #12
 800291a:	d058      	beq.n	80029ce <HAL_RCC_OscConfig+0x636>
        {
#if defined(SAI1)
          /* Check if main PLL can be updated */
          /* Not possible if the source is shared by other enabled PLLSAIx */
          if (READ_BIT(RCC->CR, RCC_CR_PLLSAI1ON) != 0U)
 800291c:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 8002920:	681b      	ldr	r3, [r3, #0]
 8002922:	f003 6380 	and.w	r3, r3, #67108864	@ 0x4000000
 8002926:	2b00      	cmp	r3, #0
 8002928:	d001      	beq.n	800292e <HAL_RCC_OscConfig+0x596>

          {
            return HAL_ERROR;
 800292a:	2301      	movs	r3, #1
 800292c:	e0a1      	b.n	8002a72 <HAL_RCC_OscConfig+0x6da>
          }
          else
#endif /* SAI1 */
          {
            /* Disable the main PLL. */
            __HAL_RCC_PLL_DISABLE();
 800292e:	f7ff fc84 	bl	800223a <LL_RCC_PLL_Disable>

            /* Get Start Tick*/
            tickstart = HAL_GetTick();
 8002932:	f7fe fdd9 	bl	80014e8 <HAL_GetTick>
 8002936:	6278      	str	r0, [r7, #36]	@ 0x24

            /* Wait till PLL is ready */
            while (READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 8002938:	e008      	b.n	800294c <HAL_RCC_OscConfig+0x5b4>
            {
              if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 800293a:	f7fe fdd5 	bl	80014e8 <HAL_GetTick>
 800293e:	4602      	mov	r2, r0
 8002940:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8002942:	1ad3      	subs	r3, r2, r3
 8002944:	2b02      	cmp	r3, #2
 8002946:	d901      	bls.n	800294c <HAL_RCC_OscConfig+0x5b4>
              {
                return HAL_TIMEOUT;
 8002948:	2303      	movs	r3, #3
 800294a:	e092      	b.n	8002a72 <HAL_RCC_OscConfig+0x6da>
            while (READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 800294c:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 8002950:	681b      	ldr	r3, [r3, #0]
 8002952:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8002956:	2b00      	cmp	r3, #0
 8002958:	d1ef      	bne.n	800293a <HAL_RCC_OscConfig+0x5a2>
              }
            }

            /* Configure the main PLL clock source, multiplication and division factors. */
            __HAL_RCC_PLL_CONFIG(RCC_OscInitStruct->PLL.PLLSource,
 800295a:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 800295e:	68da      	ldr	r2, [r3, #12]
 8002960:	4b30      	ldr	r3, [pc, #192]	@ (8002a24 <HAL_RCC_OscConfig+0x68c>)
 8002962:	4013      	ands	r3, r2
 8002964:	687a      	ldr	r2, [r7, #4]
 8002966:	6b11      	ldr	r1, [r2, #48]	@ 0x30
 8002968:	687a      	ldr	r2, [r7, #4]
 800296a:	6b52      	ldr	r2, [r2, #52]	@ 0x34
 800296c:	4311      	orrs	r1, r2
 800296e:	687a      	ldr	r2, [r7, #4]
 8002970:	6b92      	ldr	r2, [r2, #56]	@ 0x38
 8002972:	0212      	lsls	r2, r2, #8
 8002974:	4311      	orrs	r1, r2
 8002976:	687a      	ldr	r2, [r7, #4]
 8002978:	6bd2      	ldr	r2, [r2, #60]	@ 0x3c
 800297a:	4311      	orrs	r1, r2
 800297c:	687a      	ldr	r2, [r7, #4]
 800297e:	6c12      	ldr	r2, [r2, #64]	@ 0x40
 8002980:	4311      	orrs	r1, r2
 8002982:	687a      	ldr	r2, [r7, #4]
 8002984:	6c52      	ldr	r2, [r2, #68]	@ 0x44
 8002986:	430a      	orrs	r2, r1
 8002988:	f04f 41b0 	mov.w	r1, #1476395008	@ 0x58000000
 800298c:	4313      	orrs	r3, r2
 800298e:	60cb      	str	r3, [r1, #12]
                                 RCC_OscInitStruct->PLL.PLLP,
                                 RCC_OscInitStruct->PLL.PLLQ,
                                 RCC_OscInitStruct->PLL.PLLR);

            /* Enable the main PLL. */
            __HAL_RCC_PLL_ENABLE();
 8002990:	f7ff fc44 	bl	800221c <LL_RCC_PLL_Enable>

            /* Enable PLL System Clock output. */
            __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_SYSCLK);
 8002994:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 8002998:	68db      	ldr	r3, [r3, #12]
 800299a:	f04f 42b0 	mov.w	r2, #1476395008	@ 0x58000000
 800299e:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 80029a2:	60d3      	str	r3, [r2, #12]

            /* Get Start Tick*/
            tickstart = HAL_GetTick();
 80029a4:	f7fe fda0 	bl	80014e8 <HAL_GetTick>
 80029a8:	6278      	str	r0, [r7, #36]	@ 0x24

            /* Wait till PLL is ready */
            while (READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 80029aa:	e008      	b.n	80029be <HAL_RCC_OscConfig+0x626>
            {
              if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 80029ac:	f7fe fd9c 	bl	80014e8 <HAL_GetTick>
 80029b0:	4602      	mov	r2, r0
 80029b2:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80029b4:	1ad3      	subs	r3, r2, r3
 80029b6:	2b02      	cmp	r3, #2
 80029b8:	d901      	bls.n	80029be <HAL_RCC_OscConfig+0x626>
              {
                return HAL_TIMEOUT;
 80029ba:	2303      	movs	r3, #3
 80029bc:	e059      	b.n	8002a72 <HAL_RCC_OscConfig+0x6da>
            while (READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 80029be:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 80029c2:	681b      	ldr	r3, [r3, #0]
 80029c4:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 80029c8:	2b00      	cmp	r3, #0
 80029ca:	d0ef      	beq.n	80029ac <HAL_RCC_OscConfig+0x614>
        if (temp_sysclksrc != RCC_SYSCLKSOURCE_STATUS_PLLCLK)
 80029cc:	e050      	b.n	8002a70 <HAL_RCC_OscConfig+0x6d8>
          }
        }
        else
        {
          /* PLL is already used as System core clock */
          return HAL_ERROR;
 80029ce:	2301      	movs	r3, #1
 80029d0:	e04f      	b.n	8002a72 <HAL_RCC_OscConfig+0x6da>
      }
      else
      {
        /* PLL configuration is unchanged */
        /* Re-enable PLL if it was disabled (ie. low power mode) */
        if (READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 80029d2:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 80029d6:	681b      	ldr	r3, [r3, #0]
 80029d8:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 80029dc:	2b00      	cmp	r3, #0
 80029de:	d147      	bne.n	8002a70 <HAL_RCC_OscConfig+0x6d8>
        {
          /* Enable the main PLL. */
          __HAL_RCC_PLL_ENABLE();
 80029e0:	f7ff fc1c 	bl	800221c <LL_RCC_PLL_Enable>

          /* Enable PLL System Clock output. */
          __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_SYSCLK);
 80029e4:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 80029e8:	68db      	ldr	r3, [r3, #12]
 80029ea:	f04f 42b0 	mov.w	r2, #1476395008	@ 0x58000000
 80029ee:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 80029f2:	60d3      	str	r3, [r2, #12]

          /* Get Start Tick*/
          tickstart = HAL_GetTick();
 80029f4:	f7fe fd78 	bl	80014e8 <HAL_GetTick>
 80029f8:	6278      	str	r0, [r7, #36]	@ 0x24

          /* Wait till PLL is ready */
          while (READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 80029fa:	e008      	b.n	8002a0e <HAL_RCC_OscConfig+0x676>
          {
            if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 80029fc:	f7fe fd74 	bl	80014e8 <HAL_GetTick>
 8002a00:	4602      	mov	r2, r0
 8002a02:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8002a04:	1ad3      	subs	r3, r2, r3
 8002a06:	2b02      	cmp	r3, #2
 8002a08:	d901      	bls.n	8002a0e <HAL_RCC_OscConfig+0x676>
            {
              return HAL_TIMEOUT;
 8002a0a:	2303      	movs	r3, #3
 8002a0c:	e031      	b.n	8002a72 <HAL_RCC_OscConfig+0x6da>
          while (READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 8002a0e:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 8002a12:	681b      	ldr	r3, [r3, #0]
 8002a14:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8002a18:	2b00      	cmp	r3, #0
 8002a1a:	d0ef      	beq.n	80029fc <HAL_RCC_OscConfig+0x664>
 8002a1c:	e028      	b.n	8002a70 <HAL_RCC_OscConfig+0x6d8>
 8002a1e:	bf00      	nop
 8002a20:	58000400 	.word	0x58000400
 8002a24:	11c1808c 	.word	0x11c1808c
      }
    }
    else
    {
      /* Check that PLL is not used as system clock or not */
      if (temp_sysclksrc != RCC_SYSCLKSOURCE_STATUS_PLLCLK)
 8002a28:	693b      	ldr	r3, [r7, #16]
 8002a2a:	2b0c      	cmp	r3, #12
 8002a2c:	d01e      	beq.n	8002a6c <HAL_RCC_OscConfig+0x6d4>
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8002a2e:	f7ff fc04 	bl	800223a <LL_RCC_PLL_Disable>

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8002a32:	f7fe fd59 	bl	80014e8 <HAL_GetTick>
 8002a36:	6278      	str	r0, [r7, #36]	@ 0x24

        /* Wait till PLL is disabled */
        while (READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 8002a38:	e008      	b.n	8002a4c <HAL_RCC_OscConfig+0x6b4>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8002a3a:	f7fe fd55 	bl	80014e8 <HAL_GetTick>
 8002a3e:	4602      	mov	r2, r0
 8002a40:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8002a42:	1ad3      	subs	r3, r2, r3
 8002a44:	2b02      	cmp	r3, #2
 8002a46:	d901      	bls.n	8002a4c <HAL_RCC_OscConfig+0x6b4>
          {
            return HAL_TIMEOUT;
 8002a48:	2303      	movs	r3, #3
 8002a4a:	e012      	b.n	8002a72 <HAL_RCC_OscConfig+0x6da>
        while (READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 8002a4c:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 8002a50:	681b      	ldr	r3, [r3, #0]
 8002a52:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8002a56:	2b00      	cmp	r3, #0
 8002a58:	d1ef      	bne.n	8002a3a <HAL_RCC_OscConfig+0x6a2>
          }
        }

        /* Disable the PLL source and outputs to save power when PLL is off */
#if defined(SAI1) && defined(USB)
        CLEAR_BIT(RCC->PLLCFGR, (RCC_PLLCFGR_PLLSRC | RCC_PLLCFGR_PLLPEN | RCC_PLLCFGR_PLLQEN | RCC_PLLCFGR_PLLREN));
 8002a5a:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 8002a5e:	68da      	ldr	r2, [r3, #12]
 8002a60:	f04f 41b0 	mov.w	r1, #1476395008	@ 0x58000000
 8002a64:	4b05      	ldr	r3, [pc, #20]	@ (8002a7c <HAL_RCC_OscConfig+0x6e4>)
 8002a66:	4013      	ands	r3, r2
 8002a68:	60cb      	str	r3, [r1, #12]
 8002a6a:	e001      	b.n	8002a70 <HAL_RCC_OscConfig+0x6d8>
#endif /* SAI1 && USB */
      }
      else
      {
        /* PLL is already used as System core clock */
        return HAL_ERROR;
 8002a6c:	2301      	movs	r3, #1
 8002a6e:	e000      	b.n	8002a72 <HAL_RCC_OscConfig+0x6da>
      }
    }
  }
  return HAL_OK;
 8002a70:	2300      	movs	r3, #0
}
 8002a72:	4618      	mov	r0, r3
 8002a74:	3734      	adds	r7, #52	@ 0x34
 8002a76:	46bd      	mov	sp, r7
 8002a78:	bd90      	pop	{r4, r7, pc}
 8002a7a:	bf00      	nop
 8002a7c:	eefefffc 	.word	0xeefefffc

08002a80 <HAL_RCC_ClockConfig>:
  *         HPRE[3:0] bits to ensure that HCLK1 not exceed the maximum allowed frequency
  *         (for more details refer to section above "Initialization/de-initialization functions")
  * @retval None
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 8002a80:	b580      	push	{r7, lr}
 8002a82:	b084      	sub	sp, #16
 8002a84:	af00      	add	r7, sp, #0
 8002a86:	6078      	str	r0, [r7, #4]
 8002a88:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;

  /* Check Null pointer */
  if (RCC_ClkInitStruct == NULL)
 8002a8a:	687b      	ldr	r3, [r7, #4]
 8002a8c:	2b00      	cmp	r3, #0
 8002a8e:	d101      	bne.n	8002a94 <HAL_RCC_ClockConfig+0x14>
  {
    return HAL_ERROR;
 8002a90:	2301      	movs	r3, #1
 8002a92:	e12d      	b.n	8002cf0 <HAL_RCC_ClockConfig+0x270>
  /* To correctly read data from FLASH memory, the number of wait states (LATENCY)
    must be correctly programmed according to the frequency of the FLASH clock
    (HCLK4) and the supply voltage of the device. */

  /* Increasing the number of wait states because of higher CPU frequency */
  if (FLatency > __HAL_FLASH_GET_LATENCY())
 8002a94:	4b98      	ldr	r3, [pc, #608]	@ (8002cf8 <HAL_RCC_ClockConfig+0x278>)
 8002a96:	681b      	ldr	r3, [r3, #0]
 8002a98:	f003 0307 	and.w	r3, r3, #7
 8002a9c:	683a      	ldr	r2, [r7, #0]
 8002a9e:	429a      	cmp	r2, r3
 8002aa0:	d91b      	bls.n	8002ada <HAL_RCC_ClockConfig+0x5a>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8002aa2:	4b95      	ldr	r3, [pc, #596]	@ (8002cf8 <HAL_RCC_ClockConfig+0x278>)
 8002aa4:	681b      	ldr	r3, [r3, #0]
 8002aa6:	f023 0207 	bic.w	r2, r3, #7
 8002aaa:	4993      	ldr	r1, [pc, #588]	@ (8002cf8 <HAL_RCC_ClockConfig+0x278>)
 8002aac:	683b      	ldr	r3, [r7, #0]
 8002aae:	4313      	orrs	r3, r2
 8002ab0:	600b      	str	r3, [r1, #0]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 8002ab2:	f7fe fd19 	bl	80014e8 <HAL_GetTick>
 8002ab6:	60f8      	str	r0, [r7, #12]

    /* Check that the new number of wait states is taken into account to access the Flash
       memory by reading the FLASH_ACR register */
    while (__HAL_FLASH_GET_LATENCY() != FLatency)
 8002ab8:	e008      	b.n	8002acc <HAL_RCC_ClockConfig+0x4c>
    {
      if ((HAL_GetTick() - tickstart) > LATENCY_TIMEOUT_VALUE)
 8002aba:	f7fe fd15 	bl	80014e8 <HAL_GetTick>
 8002abe:	4602      	mov	r2, r0
 8002ac0:	68fb      	ldr	r3, [r7, #12]
 8002ac2:	1ad3      	subs	r3, r2, r3
 8002ac4:	2b02      	cmp	r3, #2
 8002ac6:	d901      	bls.n	8002acc <HAL_RCC_ClockConfig+0x4c>
      {
        return HAL_TIMEOUT;
 8002ac8:	2303      	movs	r3, #3
 8002aca:	e111      	b.n	8002cf0 <HAL_RCC_ClockConfig+0x270>
    while (__HAL_FLASH_GET_LATENCY() != FLatency)
 8002acc:	4b8a      	ldr	r3, [pc, #552]	@ (8002cf8 <HAL_RCC_ClockConfig+0x278>)
 8002ace:	681b      	ldr	r3, [r3, #0]
 8002ad0:	f003 0307 	and.w	r3, r3, #7
 8002ad4:	683a      	ldr	r2, [r7, #0]
 8002ad6:	429a      	cmp	r2, r3
 8002ad8:	d1ef      	bne.n	8002aba <HAL_RCC_ClockConfig+0x3a>
      }
    }
  }

  /*-------------------------- HCLK1 Configuration --------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 8002ada:	687b      	ldr	r3, [r7, #4]
 8002adc:	681b      	ldr	r3, [r3, #0]
 8002ade:	f003 0302 	and.w	r3, r3, #2
 8002ae2:	2b00      	cmp	r3, #0
 8002ae4:	d016      	beq.n	8002b14 <HAL_RCC_ClockConfig+0x94>
  {
    assert_param(IS_RCC_HCLKx(RCC_ClkInitStruct->AHBCLKDivider));
    LL_RCC_SetAHBPrescaler(RCC_ClkInitStruct->AHBCLKDivider);
 8002ae6:	687b      	ldr	r3, [r7, #4]
 8002ae8:	689b      	ldr	r3, [r3, #8]
 8002aea:	4618      	mov	r0, r3
 8002aec:	f7ff fafb 	bl	80020e6 <LL_RCC_SetAHBPrescaler>

    /* HCLK1 prescaler flag when value applied */
    tickstart = HAL_GetTick();
 8002af0:	f7fe fcfa 	bl	80014e8 <HAL_GetTick>
 8002af4:	60f8      	str	r0, [r7, #12]
    while (LL_RCC_IsActiveFlag_HPRE() == 0U)
 8002af6:	e008      	b.n	8002b0a <HAL_RCC_ClockConfig+0x8a>
    {
      if ((HAL_GetTick() - tickstart) > PRESCALER_TIMEOUT_VALUE)
 8002af8:	f7fe fcf6 	bl	80014e8 <HAL_GetTick>
 8002afc:	4602      	mov	r2, r0
 8002afe:	68fb      	ldr	r3, [r7, #12]
 8002b00:	1ad3      	subs	r3, r2, r3
 8002b02:	2b02      	cmp	r3, #2
 8002b04:	d901      	bls.n	8002b0a <HAL_RCC_ClockConfig+0x8a>
      {
        return HAL_TIMEOUT;
 8002b06:	2303      	movs	r3, #3
 8002b08:	e0f2      	b.n	8002cf0 <HAL_RCC_ClockConfig+0x270>
    while (LL_RCC_IsActiveFlag_HPRE() == 0U)
 8002b0a:	f7ff fbe8 	bl	80022de <LL_RCC_IsActiveFlag_HPRE>
 8002b0e:	4603      	mov	r3, r0
 8002b10:	2b00      	cmp	r3, #0
 8002b12:	d0f1      	beq.n	8002af8 <HAL_RCC_ClockConfig+0x78>
      }
    }
  }

  /*-------------------------- HCLK2 Configuration --------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK2) == RCC_CLOCKTYPE_HCLK2)
 8002b14:	687b      	ldr	r3, [r7, #4]
 8002b16:	681b      	ldr	r3, [r3, #0]
 8002b18:	f003 0320 	and.w	r3, r3, #32
 8002b1c:	2b00      	cmp	r3, #0
 8002b1e:	d016      	beq.n	8002b4e <HAL_RCC_ClockConfig+0xce>
  {
    assert_param(IS_RCC_HCLKx(RCC_ClkInitStruct->AHBCLK2Divider));
    LL_C2_RCC_SetAHBPrescaler(RCC_ClkInitStruct->AHBCLK2Divider);
 8002b20:	687b      	ldr	r3, [r7, #4]
 8002b22:	695b      	ldr	r3, [r3, #20]
 8002b24:	4618      	mov	r0, r3
 8002b26:	f7ff faf2 	bl	800210e <LL_C2_RCC_SetAHBPrescaler>

    /* HCLK2 prescaler flag when value applied */
    tickstart = HAL_GetTick();
 8002b2a:	f7fe fcdd 	bl	80014e8 <HAL_GetTick>
 8002b2e:	60f8      	str	r0, [r7, #12]
    while (LL_RCC_IsActiveFlag_C2HPRE() == 0U)
 8002b30:	e008      	b.n	8002b44 <HAL_RCC_ClockConfig+0xc4>
    {
      if ((HAL_GetTick() - tickstart) > PRESCALER_TIMEOUT_VALUE)
 8002b32:	f7fe fcd9 	bl	80014e8 <HAL_GetTick>
 8002b36:	4602      	mov	r2, r0
 8002b38:	68fb      	ldr	r3, [r7, #12]
 8002b3a:	1ad3      	subs	r3, r2, r3
 8002b3c:	2b02      	cmp	r3, #2
 8002b3e:	d901      	bls.n	8002b44 <HAL_RCC_ClockConfig+0xc4>
      {
        return HAL_TIMEOUT;
 8002b40:	2303      	movs	r3, #3
 8002b42:	e0d5      	b.n	8002cf0 <HAL_RCC_ClockConfig+0x270>
    while (LL_RCC_IsActiveFlag_C2HPRE() == 0U)
 8002b44:	f7ff fbdd 	bl	8002302 <LL_RCC_IsActiveFlag_C2HPRE>
 8002b48:	4603      	mov	r3, r0
 8002b4a:	2b00      	cmp	r3, #0
 8002b4c:	d0f1      	beq.n	8002b32 <HAL_RCC_ClockConfig+0xb2>
      }
    }
  }
  /*-------------------------- HCLK4 Configuration --------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK4) == RCC_CLOCKTYPE_HCLK4)
 8002b4e:	687b      	ldr	r3, [r7, #4]
 8002b50:	681b      	ldr	r3, [r3, #0]
 8002b52:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8002b56:	2b00      	cmp	r3, #0
 8002b58:	d016      	beq.n	8002b88 <HAL_RCC_ClockConfig+0x108>
  {
    assert_param(IS_RCC_HCLKx(RCC_ClkInitStruct->AHBCLK4Divider));
    LL_RCC_SetAHB4Prescaler(RCC_ClkInitStruct->AHBCLK4Divider);
 8002b5a:	687b      	ldr	r3, [r7, #4]
 8002b5c:	699b      	ldr	r3, [r3, #24]
 8002b5e:	4618      	mov	r0, r3
 8002b60:	f7ff faeb 	bl	800213a <LL_RCC_SetAHB4Prescaler>

    /* AHB shared prescaler flag when value applied */
    tickstart = HAL_GetTick();
 8002b64:	f7fe fcc0 	bl	80014e8 <HAL_GetTick>
 8002b68:	60f8      	str	r0, [r7, #12]
    while (LL_RCC_IsActiveFlag_SHDHPRE() == 0U)
 8002b6a:	e008      	b.n	8002b7e <HAL_RCC_ClockConfig+0xfe>
    {
      if ((HAL_GetTick() - tickstart) > PRESCALER_TIMEOUT_VALUE)
 8002b6c:	f7fe fcbc 	bl	80014e8 <HAL_GetTick>
 8002b70:	4602      	mov	r2, r0
 8002b72:	68fb      	ldr	r3, [r7, #12]
 8002b74:	1ad3      	subs	r3, r2, r3
 8002b76:	2b02      	cmp	r3, #2
 8002b78:	d901      	bls.n	8002b7e <HAL_RCC_ClockConfig+0xfe>
      {
        return HAL_TIMEOUT;
 8002b7a:	2303      	movs	r3, #3
 8002b7c:	e0b8      	b.n	8002cf0 <HAL_RCC_ClockConfig+0x270>
    while (LL_RCC_IsActiveFlag_SHDHPRE() == 0U)
 8002b7e:	f7ff fbd3 	bl	8002328 <LL_RCC_IsActiveFlag_SHDHPRE>
 8002b82:	4603      	mov	r3, r0
 8002b84:	2b00      	cmp	r3, #0
 8002b86:	d0f1      	beq.n	8002b6c <HAL_RCC_ClockConfig+0xec>
      }
    }
  }

  /*-------------------------- PCLK1 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8002b88:	687b      	ldr	r3, [r7, #4]
 8002b8a:	681b      	ldr	r3, [r3, #0]
 8002b8c:	f003 0304 	and.w	r3, r3, #4
 8002b90:	2b00      	cmp	r3, #0
 8002b92:	d016      	beq.n	8002bc2 <HAL_RCC_ClockConfig+0x142>
  {
    assert_param(IS_RCC_PCLKx(RCC_ClkInitStruct->APB1CLKDivider));
    LL_RCC_SetAPB1Prescaler(RCC_ClkInitStruct->APB1CLKDivider);
 8002b94:	687b      	ldr	r3, [r7, #4]
 8002b96:	68db      	ldr	r3, [r3, #12]
 8002b98:	4618      	mov	r0, r3
 8002b9a:	f7ff fae5 	bl	8002168 <LL_RCC_SetAPB1Prescaler>

    /* APB1 prescaler flag when value applied */
    tickstart = HAL_GetTick();
 8002b9e:	f7fe fca3 	bl	80014e8 <HAL_GetTick>
 8002ba2:	60f8      	str	r0, [r7, #12]
    while (LL_RCC_IsActiveFlag_PPRE1() == 0U)
 8002ba4:	e008      	b.n	8002bb8 <HAL_RCC_ClockConfig+0x138>
    {
      if ((HAL_GetTick() - tickstart) > PRESCALER_TIMEOUT_VALUE)
 8002ba6:	f7fe fc9f 	bl	80014e8 <HAL_GetTick>
 8002baa:	4602      	mov	r2, r0
 8002bac:	68fb      	ldr	r3, [r7, #12]
 8002bae:	1ad3      	subs	r3, r2, r3
 8002bb0:	2b02      	cmp	r3, #2
 8002bb2:	d901      	bls.n	8002bb8 <HAL_RCC_ClockConfig+0x138>
      {
        return HAL_TIMEOUT;
 8002bb4:	2303      	movs	r3, #3
 8002bb6:	e09b      	b.n	8002cf0 <HAL_RCC_ClockConfig+0x270>
    while (LL_RCC_IsActiveFlag_PPRE1() == 0U)
 8002bb8:	f7ff fbc9 	bl	800234e <LL_RCC_IsActiveFlag_PPRE1>
 8002bbc:	4603      	mov	r3, r0
 8002bbe:	2b00      	cmp	r3, #0
 8002bc0:	d0f1      	beq.n	8002ba6 <HAL_RCC_ClockConfig+0x126>
      }
    }
  }

  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8002bc2:	687b      	ldr	r3, [r7, #4]
 8002bc4:	681b      	ldr	r3, [r3, #0]
 8002bc6:	f003 0308 	and.w	r3, r3, #8
 8002bca:	2b00      	cmp	r3, #0
 8002bcc:	d017      	beq.n	8002bfe <HAL_RCC_ClockConfig+0x17e>
  {
    assert_param(IS_RCC_PCLKx(RCC_ClkInitStruct->APB2CLKDivider));
    LL_RCC_SetAPB2Prescaler((RCC_ClkInitStruct->APB2CLKDivider) << 3U);
 8002bce:	687b      	ldr	r3, [r7, #4]
 8002bd0:	691b      	ldr	r3, [r3, #16]
 8002bd2:	00db      	lsls	r3, r3, #3
 8002bd4:	4618      	mov	r0, r3
 8002bd6:	f7ff fadb 	bl	8002190 <LL_RCC_SetAPB2Prescaler>

    /* APB2 prescaler flag when value applied */
    tickstart = HAL_GetTick();
 8002bda:	f7fe fc85 	bl	80014e8 <HAL_GetTick>
 8002bde:	60f8      	str	r0, [r7, #12]
    while (LL_RCC_IsActiveFlag_PPRE2() == 0U)
 8002be0:	e008      	b.n	8002bf4 <HAL_RCC_ClockConfig+0x174>
    {
      if ((HAL_GetTick() - tickstart) > PRESCALER_TIMEOUT_VALUE)
 8002be2:	f7fe fc81 	bl	80014e8 <HAL_GetTick>
 8002be6:	4602      	mov	r2, r0
 8002be8:	68fb      	ldr	r3, [r7, #12]
 8002bea:	1ad3      	subs	r3, r2, r3
 8002bec:	2b02      	cmp	r3, #2
 8002bee:	d901      	bls.n	8002bf4 <HAL_RCC_ClockConfig+0x174>
      {
        return HAL_TIMEOUT;
 8002bf0:	2303      	movs	r3, #3
 8002bf2:	e07d      	b.n	8002cf0 <HAL_RCC_ClockConfig+0x270>
    while (LL_RCC_IsActiveFlag_PPRE2() == 0U)
 8002bf4:	f7ff fbbd 	bl	8002372 <LL_RCC_IsActiveFlag_PPRE2>
 8002bf8:	4603      	mov	r3, r0
 8002bfa:	2b00      	cmp	r3, #0
 8002bfc:	d0f1      	beq.n	8002be2 <HAL_RCC_ClockConfig+0x162>
      }
    }
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 8002bfe:	687b      	ldr	r3, [r7, #4]
 8002c00:	681b      	ldr	r3, [r3, #0]
 8002c02:	f003 0301 	and.w	r3, r3, #1
 8002c06:	2b00      	cmp	r3, #0
 8002c08:	d043      	beq.n	8002c92 <HAL_RCC_ClockConfig+0x212>
  {
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));

    /* HSE is selected as System Clock Source */
    if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 8002c0a:	687b      	ldr	r3, [r7, #4]
 8002c0c:	685b      	ldr	r3, [r3, #4]
 8002c0e:	2b02      	cmp	r3, #2
 8002c10:	d106      	bne.n	8002c20 <HAL_RCC_ClockConfig+0x1a0>
    {
      /* Check the HSE ready flag */
      if (LL_RCC_HSE_IsReady() == 0U)
 8002c12:	f7ff f87b 	bl	8001d0c <LL_RCC_HSE_IsReady>
 8002c16:	4603      	mov	r3, r0
 8002c18:	2b00      	cmp	r3, #0
 8002c1a:	d11e      	bne.n	8002c5a <HAL_RCC_ClockConfig+0x1da>
      {
        return HAL_ERROR;
 8002c1c:	2301      	movs	r3, #1
 8002c1e:	e067      	b.n	8002cf0 <HAL_RCC_ClockConfig+0x270>
      }
    }
    /* PLL is selected as System Clock Source */
    else if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)
 8002c20:	687b      	ldr	r3, [r7, #4]
 8002c22:	685b      	ldr	r3, [r3, #4]
 8002c24:	2b03      	cmp	r3, #3
 8002c26:	d106      	bne.n	8002c36 <HAL_RCC_ClockConfig+0x1b6>
    {
      /* Check the PLL ready flag */
      if (LL_RCC_PLL_IsReady() == 0U)
 8002c28:	f7ff fb16 	bl	8002258 <LL_RCC_PLL_IsReady>
 8002c2c:	4603      	mov	r3, r0
 8002c2e:	2b00      	cmp	r3, #0
 8002c30:	d113      	bne.n	8002c5a <HAL_RCC_ClockConfig+0x1da>
      {
        return HAL_ERROR;
 8002c32:	2301      	movs	r3, #1
 8002c34:	e05c      	b.n	8002cf0 <HAL_RCC_ClockConfig+0x270>
      }
    }
    /* MSI is selected as System Clock Source */
    else if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_MSI)
 8002c36:	687b      	ldr	r3, [r7, #4]
 8002c38:	685b      	ldr	r3, [r3, #4]
 8002c3a:	2b00      	cmp	r3, #0
 8002c3c:	d106      	bne.n	8002c4c <HAL_RCC_ClockConfig+0x1cc>
    {
      /* Check the MSI ready flag */
      if (LL_RCC_MSI_IsReady() == 0U)
 8002c3e:	f7ff f9e3 	bl	8002008 <LL_RCC_MSI_IsReady>
 8002c42:	4603      	mov	r3, r0
 8002c44:	2b00      	cmp	r3, #0
 8002c46:	d108      	bne.n	8002c5a <HAL_RCC_ClockConfig+0x1da>
      {
        return HAL_ERROR;
 8002c48:	2301      	movs	r3, #1
 8002c4a:	e051      	b.n	8002cf0 <HAL_RCC_ClockConfig+0x270>
    }
    /* HSI is selected as System Clock Source */
    else
    {
      /* Check the HSI ready flag */
      if (LL_RCC_HSI_IsReady() == 0U)
 8002c4c:	f7ff f88e 	bl	8001d6c <LL_RCC_HSI_IsReady>
 8002c50:	4603      	mov	r3, r0
 8002c52:	2b00      	cmp	r3, #0
 8002c54:	d101      	bne.n	8002c5a <HAL_RCC_ClockConfig+0x1da>
      {
        return HAL_ERROR;
 8002c56:	2301      	movs	r3, #1
 8002c58:	e04a      	b.n	8002cf0 <HAL_RCC_ClockConfig+0x270>
      }

    }

    /* apply system clock switch */
    LL_RCC_SetSysClkSource(RCC_ClkInitStruct->SYSCLKSource);
 8002c5a:	687b      	ldr	r3, [r7, #4]
 8002c5c:	685b      	ldr	r3, [r3, #4]
 8002c5e:	4618      	mov	r0, r3
 8002c60:	f7ff fa21 	bl	80020a6 <LL_RCC_SetSysClkSource>

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 8002c64:	f7fe fc40 	bl	80014e8 <HAL_GetTick>
 8002c68:	60f8      	str	r0, [r7, #12]

    /* check system clock source switch status */
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8002c6a:	e00a      	b.n	8002c82 <HAL_RCC_ClockConfig+0x202>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 8002c6c:	f7fe fc3c 	bl	80014e8 <HAL_GetTick>
 8002c70:	4602      	mov	r2, r0
 8002c72:	68fb      	ldr	r3, [r7, #12]
 8002c74:	1ad3      	subs	r3, r2, r3
 8002c76:	f241 3288 	movw	r2, #5000	@ 0x1388
 8002c7a:	4293      	cmp	r3, r2
 8002c7c:	d901      	bls.n	8002c82 <HAL_RCC_ClockConfig+0x202>
      {
        return HAL_TIMEOUT;
 8002c7e:	2303      	movs	r3, #3
 8002c80:	e036      	b.n	8002cf0 <HAL_RCC_ClockConfig+0x270>
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8002c82:	f7ff fa24 	bl	80020ce <LL_RCC_GetSysClkSource>
 8002c86:	4602      	mov	r2, r0
 8002c88:	687b      	ldr	r3, [r7, #4]
 8002c8a:	685b      	ldr	r3, [r3, #4]
 8002c8c:	009b      	lsls	r3, r3, #2
 8002c8e:	429a      	cmp	r2, r3
 8002c90:	d1ec      	bne.n	8002c6c <HAL_RCC_ClockConfig+0x1ec>
      }
    }
  }

  /* Decreasing the number of wait states because of lower CPU frequency */
  if (FLatency < __HAL_FLASH_GET_LATENCY())
 8002c92:	4b19      	ldr	r3, [pc, #100]	@ (8002cf8 <HAL_RCC_ClockConfig+0x278>)
 8002c94:	681b      	ldr	r3, [r3, #0]
 8002c96:	f003 0307 	and.w	r3, r3, #7
 8002c9a:	683a      	ldr	r2, [r7, #0]
 8002c9c:	429a      	cmp	r2, r3
 8002c9e:	d21b      	bcs.n	8002cd8 <HAL_RCC_ClockConfig+0x258>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8002ca0:	4b15      	ldr	r3, [pc, #84]	@ (8002cf8 <HAL_RCC_ClockConfig+0x278>)
 8002ca2:	681b      	ldr	r3, [r3, #0]
 8002ca4:	f023 0207 	bic.w	r2, r3, #7
 8002ca8:	4913      	ldr	r1, [pc, #76]	@ (8002cf8 <HAL_RCC_ClockConfig+0x278>)
 8002caa:	683b      	ldr	r3, [r7, #0]
 8002cac:	4313      	orrs	r3, r2
 8002cae:	600b      	str	r3, [r1, #0]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 8002cb0:	f7fe fc1a 	bl	80014e8 <HAL_GetTick>
 8002cb4:	60f8      	str	r0, [r7, #12]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    while (__HAL_FLASH_GET_LATENCY() != FLatency)
 8002cb6:	e008      	b.n	8002cca <HAL_RCC_ClockConfig+0x24a>
    {
      if ((HAL_GetTick() - tickstart) > LATENCY_TIMEOUT_VALUE)
 8002cb8:	f7fe fc16 	bl	80014e8 <HAL_GetTick>
 8002cbc:	4602      	mov	r2, r0
 8002cbe:	68fb      	ldr	r3, [r7, #12]
 8002cc0:	1ad3      	subs	r3, r2, r3
 8002cc2:	2b02      	cmp	r3, #2
 8002cc4:	d901      	bls.n	8002cca <HAL_RCC_ClockConfig+0x24a>
      {
        return HAL_TIMEOUT;
 8002cc6:	2303      	movs	r3, #3
 8002cc8:	e012      	b.n	8002cf0 <HAL_RCC_ClockConfig+0x270>
    while (__HAL_FLASH_GET_LATENCY() != FLatency)
 8002cca:	4b0b      	ldr	r3, [pc, #44]	@ (8002cf8 <HAL_RCC_ClockConfig+0x278>)
 8002ccc:	681b      	ldr	r3, [r3, #0]
 8002cce:	f003 0307 	and.w	r3, r3, #7
 8002cd2:	683a      	ldr	r2, [r7, #0]
 8002cd4:	429a      	cmp	r2, r3
 8002cd6:	d1ef      	bne.n	8002cb8 <HAL_RCC_ClockConfig+0x238>
  }

  /*---------------------------------------------------------------------------*/

  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetHCLKFreq();
 8002cd8:	f000 f87e 	bl	8002dd8 <HAL_RCC_GetHCLKFreq>
 8002cdc:	4603      	mov	r3, r0
 8002cde:	4a07      	ldr	r2, [pc, #28]	@ (8002cfc <HAL_RCC_ClockConfig+0x27c>)
 8002ce0:	6013      	str	r3, [r2, #0]

  /* Configure the source of time base considering new system clocks settings*/
  return HAL_InitTick(HAL_GetTickPrio());
 8002ce2:	f7fe fc0d 	bl	8001500 <HAL_GetTickPrio>
 8002ce6:	4603      	mov	r3, r0
 8002ce8:	4618      	mov	r0, r3
 8002cea:	f7fe fbaf 	bl	800144c <HAL_InitTick>
 8002cee:	4603      	mov	r3, r0
}
 8002cf0:	4618      	mov	r0, r3
 8002cf2:	3710      	adds	r7, #16
 8002cf4:	46bd      	mov	sp, r7
 8002cf6:	bd80      	pop	{r7, pc}
 8002cf8:	58004000 	.word	0x58004000
 8002cfc:	20000008 	.word	0x20000008

08002d00 <HAL_RCC_GetSysClockFreq>:
  *
  *
  * @retval SYSCLK frequency
  */
uint32_t HAL_RCC_GetSysClockFreq(void)
{
 8002d00:	b590      	push	{r4, r7, lr}
 8002d02:	b085      	sub	sp, #20
 8002d04:	af00      	add	r7, sp, #0
  uint32_t pllsource;
  uint32_t sysclockfreq;
  uint32_t pllinputfreq;
  const uint32_t temp_sysclksrc = __HAL_RCC_GET_SYSCLK_SOURCE();
 8002d06:	f7ff f9e2 	bl	80020ce <LL_RCC_GetSysClkSource>
 8002d0a:	6078      	str	r0, [r7, #4]

  if (temp_sysclksrc == RCC_SYSCLKSOURCE_STATUS_MSI)
 8002d0c:	687b      	ldr	r3, [r7, #4]
 8002d0e:	2b00      	cmp	r3, #0
 8002d10:	d10a      	bne.n	8002d28 <HAL_RCC_GetSysClockFreq+0x28>
  {
    /* Retrieve MSI frequency range in HZ*/
    /* MSI used as system clock source */
    sysclockfreq = __LL_RCC_CALC_MSI_FREQ(LL_RCC_MSI_GetRange());
 8002d12:	f7ff f99e 	bl	8002052 <LL_RCC_MSI_GetRange>
 8002d16:	4603      	mov	r3, r0
 8002d18:	091b      	lsrs	r3, r3, #4
 8002d1a:	f003 030f 	and.w	r3, r3, #15
 8002d1e:	4a2b      	ldr	r2, [pc, #172]	@ (8002dcc <HAL_RCC_GetSysClockFreq+0xcc>)
 8002d20:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8002d24:	60fb      	str	r3, [r7, #12]
 8002d26:	e04b      	b.n	8002dc0 <HAL_RCC_GetSysClockFreq+0xc0>
  }
  else if (temp_sysclksrc == RCC_SYSCLKSOURCE_STATUS_HSI)
 8002d28:	687b      	ldr	r3, [r7, #4]
 8002d2a:	2b04      	cmp	r3, #4
 8002d2c:	d102      	bne.n	8002d34 <HAL_RCC_GetSysClockFreq+0x34>
  {
    /* HSI used as system clock source */
    sysclockfreq = HSI_VALUE;
 8002d2e:	4b28      	ldr	r3, [pc, #160]	@ (8002dd0 <HAL_RCC_GetSysClockFreq+0xd0>)
 8002d30:	60fb      	str	r3, [r7, #12]
 8002d32:	e045      	b.n	8002dc0 <HAL_RCC_GetSysClockFreq+0xc0>
  }
  else if (temp_sysclksrc == RCC_SYSCLKSOURCE_STATUS_HSE)
 8002d34:	687b      	ldr	r3, [r7, #4]
 8002d36:	2b08      	cmp	r3, #8
 8002d38:	d10a      	bne.n	8002d50 <HAL_RCC_GetSysClockFreq+0x50>
  {
    /* HSE used as system clock source */
    if (LL_RCC_HSE_IsEnabledDiv2() == 1U)
 8002d3a:	f7fe ffb7 	bl	8001cac <LL_RCC_HSE_IsEnabledDiv2>
 8002d3e:	4603      	mov	r3, r0
 8002d40:	2b01      	cmp	r3, #1
 8002d42:	d102      	bne.n	8002d4a <HAL_RCC_GetSysClockFreq+0x4a>
    {
      sysclockfreq = HSE_VALUE / 2U;
 8002d44:	4b22      	ldr	r3, [pc, #136]	@ (8002dd0 <HAL_RCC_GetSysClockFreq+0xd0>)
 8002d46:	60fb      	str	r3, [r7, #12]
 8002d48:	e03a      	b.n	8002dc0 <HAL_RCC_GetSysClockFreq+0xc0>
    }
    else
    {
      sysclockfreq = HSE_VALUE;
 8002d4a:	4b22      	ldr	r3, [pc, #136]	@ (8002dd4 <HAL_RCC_GetSysClockFreq+0xd4>)
 8002d4c:	60fb      	str	r3, [r7, #12]
 8002d4e:	e037      	b.n	8002dc0 <HAL_RCC_GetSysClockFreq+0xc0>
    }
  }
  else
  {
    /* PLL used as system clock  source */
    pllsource = LL_RCC_PLL_GetMainSource();
 8002d50:	f7ff fab9 	bl	80022c6 <LL_RCC_PLL_GetMainSource>
 8002d54:	6038      	str	r0, [r7, #0]
    switch (pllsource)
 8002d56:	683b      	ldr	r3, [r7, #0]
 8002d58:	2b02      	cmp	r3, #2
 8002d5a:	d003      	beq.n	8002d64 <HAL_RCC_GetSysClockFreq+0x64>
 8002d5c:	683b      	ldr	r3, [r7, #0]
 8002d5e:	2b03      	cmp	r3, #3
 8002d60:	d003      	beq.n	8002d6a <HAL_RCC_GetSysClockFreq+0x6a>
 8002d62:	e00d      	b.n	8002d80 <HAL_RCC_GetSysClockFreq+0x80>
    {
      case RCC_PLLSOURCE_HSI:  /* HSI used as PLL clock source */
        pllinputfreq = HSI_VALUE;
 8002d64:	4b1a      	ldr	r3, [pc, #104]	@ (8002dd0 <HAL_RCC_GetSysClockFreq+0xd0>)
 8002d66:	60bb      	str	r3, [r7, #8]
        break;
 8002d68:	e015      	b.n	8002d96 <HAL_RCC_GetSysClockFreq+0x96>
      case RCC_PLLSOURCE_HSE:  /* HSE used as PLL clock source */
        if (LL_RCC_HSE_IsEnabledDiv2() == 1U)
 8002d6a:	f7fe ff9f 	bl	8001cac <LL_RCC_HSE_IsEnabledDiv2>
 8002d6e:	4603      	mov	r3, r0
 8002d70:	2b01      	cmp	r3, #1
 8002d72:	d102      	bne.n	8002d7a <HAL_RCC_GetSysClockFreq+0x7a>
        {
          pllinputfreq = HSE_VALUE / 2U;
 8002d74:	4b16      	ldr	r3, [pc, #88]	@ (8002dd0 <HAL_RCC_GetSysClockFreq+0xd0>)
 8002d76:	60bb      	str	r3, [r7, #8]
        }
        else
        {
          pllinputfreq = HSE_VALUE;
        }
        break;
 8002d78:	e00d      	b.n	8002d96 <HAL_RCC_GetSysClockFreq+0x96>
          pllinputfreq = HSE_VALUE;
 8002d7a:	4b16      	ldr	r3, [pc, #88]	@ (8002dd4 <HAL_RCC_GetSysClockFreq+0xd4>)
 8002d7c:	60bb      	str	r3, [r7, #8]
        break;
 8002d7e:	e00a      	b.n	8002d96 <HAL_RCC_GetSysClockFreq+0x96>
      case RCC_PLLSOURCE_MSI:  /* MSI used as PLL clock source */
      default:
        pllinputfreq = __LL_RCC_CALC_MSI_FREQ(LL_RCC_MSI_GetRange());
 8002d80:	f7ff f967 	bl	8002052 <LL_RCC_MSI_GetRange>
 8002d84:	4603      	mov	r3, r0
 8002d86:	091b      	lsrs	r3, r3, #4
 8002d88:	f003 030f 	and.w	r3, r3, #15
 8002d8c:	4a0f      	ldr	r2, [pc, #60]	@ (8002dcc <HAL_RCC_GetSysClockFreq+0xcc>)
 8002d8e:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8002d92:	60bb      	str	r3, [r7, #8]
        break;
 8002d94:	bf00      	nop
    }
    sysclockfreq = __LL_RCC_CALC_PLLCLK_FREQ(pllinputfreq, LL_RCC_PLL_GetDivider(), LL_RCC_PLL_GetN(),
 8002d96:	f7ff fa71 	bl	800227c <LL_RCC_PLL_GetN>
 8002d9a:	4602      	mov	r2, r0
 8002d9c:	68bb      	ldr	r3, [r7, #8]
 8002d9e:	fb03 f402 	mul.w	r4, r3, r2
 8002da2:	f7ff fa84 	bl	80022ae <LL_RCC_PLL_GetDivider>
 8002da6:	4603      	mov	r3, r0
 8002da8:	091b      	lsrs	r3, r3, #4
 8002daa:	3301      	adds	r3, #1
 8002dac:	fbb4 f4f3 	udiv	r4, r4, r3
 8002db0:	f7ff fa71 	bl	8002296 <LL_RCC_PLL_GetR>
 8002db4:	4603      	mov	r3, r0
 8002db6:	0f5b      	lsrs	r3, r3, #29
 8002db8:	3301      	adds	r3, #1
 8002dba:	fbb4 f3f3 	udiv	r3, r4, r3
 8002dbe:	60fb      	str	r3, [r7, #12]
                                             LL_RCC_PLL_GetR());
  }

  return sysclockfreq;
 8002dc0:	68fb      	ldr	r3, [r7, #12]
}
 8002dc2:	4618      	mov	r0, r3
 8002dc4:	3714      	adds	r7, #20
 8002dc6:	46bd      	mov	sp, r7
 8002dc8:	bd90      	pop	{r4, r7, pc}
 8002dca:	bf00      	nop
 8002dcc:	08005a4c 	.word	0x08005a4c
 8002dd0:	00f42400 	.word	0x00f42400
 8002dd4:	01e84800 	.word	0x01e84800

08002dd8 <HAL_RCC_GetHCLKFreq>:
/**
  * @brief  Return the HCLK frequency.
  * @retval HCLK frequency in Hz
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
 8002dd8:	b598      	push	{r3, r4, r7, lr}
 8002dda:	af00      	add	r7, sp, #0
  /* Get SysClock and Compute HCLK1 frequency ---------------------------*/
  return ((uint32_t)(__LL_RCC_CALC_HCLK1_FREQ(HAL_RCC_GetSysClockFreq(), LL_RCC_GetAHBPrescaler())));
 8002ddc:	f7ff ff90 	bl	8002d00 <HAL_RCC_GetSysClockFreq>
 8002de0:	4604      	mov	r4, r0
 8002de2:	f7ff f9e9 	bl	80021b8 <LL_RCC_GetAHBPrescaler>
 8002de6:	4603      	mov	r3, r0
 8002de8:	091b      	lsrs	r3, r3, #4
 8002dea:	f003 030f 	and.w	r3, r3, #15
 8002dee:	4a03      	ldr	r2, [pc, #12]	@ (8002dfc <HAL_RCC_GetHCLKFreq+0x24>)
 8002df0:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8002df4:	fbb4 f3f3 	udiv	r3, r4, r3
}
 8002df8:	4618      	mov	r0, r3
 8002dfa:	bd98      	pop	{r3, r4, r7, pc}
 8002dfc:	080059ec 	.word	0x080059ec

08002e00 <HAL_RCC_GetPCLK1Freq>:
  * @note   Each time PCLK1 changes, this function must be called to update the
  *         right PCLK1 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK1 frequency in Hz
  */
uint32_t HAL_RCC_GetPCLK1Freq(void)
{
 8002e00:	b598      	push	{r3, r4, r7, lr}
 8002e02:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return ((uint32_t)(__LL_RCC_CALC_PCLK1_FREQ(HAL_RCC_GetHCLKFreq(), LL_RCC_GetAPB1Prescaler())));
 8002e04:	f7ff ffe8 	bl	8002dd8 <HAL_RCC_GetHCLKFreq>
 8002e08:	4604      	mov	r4, r0
 8002e0a:	f7ff f9ef 	bl	80021ec <LL_RCC_GetAPB1Prescaler>
 8002e0e:	4603      	mov	r3, r0
 8002e10:	0a1b      	lsrs	r3, r3, #8
 8002e12:	f003 0307 	and.w	r3, r3, #7
 8002e16:	4a04      	ldr	r2, [pc, #16]	@ (8002e28 <HAL_RCC_GetPCLK1Freq+0x28>)
 8002e18:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8002e1c:	f003 031f 	and.w	r3, r3, #31
 8002e20:	fa24 f303 	lsr.w	r3, r4, r3
}
 8002e24:	4618      	mov	r0, r3
 8002e26:	bd98      	pop	{r3, r4, r7, pc}
 8002e28:	08005a2c 	.word	0x08005a2c

08002e2c <HAL_RCC_GetPCLK2Freq>:
  * @note   Each time PCLK2 changes, this function must be called to update the
  *         right PCLK2 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK2 frequency in Hz
  */
uint32_t HAL_RCC_GetPCLK2Freq(void)
{
 8002e2c:	b598      	push	{r3, r4, r7, lr}
 8002e2e:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK2 frequency ---------------------------*/
  return ((uint32_t)(__LL_RCC_CALC_PCLK2_FREQ(HAL_RCC_GetHCLKFreq(), LL_RCC_GetAPB2Prescaler())));
 8002e30:	f7ff ffd2 	bl	8002dd8 <HAL_RCC_GetHCLKFreq>
 8002e34:	4604      	mov	r4, r0
 8002e36:	f7ff f9e5 	bl	8002204 <LL_RCC_GetAPB2Prescaler>
 8002e3a:	4603      	mov	r3, r0
 8002e3c:	0adb      	lsrs	r3, r3, #11
 8002e3e:	f003 0307 	and.w	r3, r3, #7
 8002e42:	4a04      	ldr	r2, [pc, #16]	@ (8002e54 <HAL_RCC_GetPCLK2Freq+0x28>)
 8002e44:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8002e48:	f003 031f 	and.w	r3, r3, #31
 8002e4c:	fa24 f303 	lsr.w	r3, r4, r3
}
 8002e50:	4618      	mov	r0, r3
 8002e52:	bd98      	pop	{r3, r4, r7, pc}
 8002e54:	08005a2c 	.word	0x08005a2c

08002e58 <RCC_SetFlashLatencyFromMSIRange>:
            voltage range.
  * @param  MSI_Range  MSI range value from @ref RCC_MSIRANGE_0 to @ref RCC_MSIRANGE_11
  * @retval HAL status
  */
static HAL_StatusTypeDef RCC_SetFlashLatencyFromMSIRange(uint32_t MSI_Range)
{
 8002e58:	b590      	push	{r4, r7, lr}
 8002e5a:	b085      	sub	sp, #20
 8002e5c:	af00      	add	r7, sp, #0
 8002e5e:	6078      	str	r0, [r7, #4]

  /* Check the parameters */
  assert_param(IS_RCC_MSI_CLOCK_RANGE(MSI_Range));

  /* MSI frequency range in Hz */
  if (MSI_Range > RCC_MSIRANGE_11)
 8002e60:	687b      	ldr	r3, [r7, #4]
 8002e62:	2bb0      	cmp	r3, #176	@ 0xb0
 8002e64:	d903      	bls.n	8002e6e <RCC_SetFlashLatencyFromMSIRange+0x16>
  {
    msifreq = __LL_RCC_CALC_MSI_FREQ(RCC_MSIRANGE_11);
 8002e66:	4b15      	ldr	r3, [pc, #84]	@ (8002ebc <RCC_SetFlashLatencyFromMSIRange+0x64>)
 8002e68:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8002e6a:	60fb      	str	r3, [r7, #12]
 8002e6c:	e007      	b.n	8002e7e <RCC_SetFlashLatencyFromMSIRange+0x26>
  }
  else
  {
    msifreq = __LL_RCC_CALC_MSI_FREQ(MSI_Range);
 8002e6e:	687b      	ldr	r3, [r7, #4]
 8002e70:	091b      	lsrs	r3, r3, #4
 8002e72:	f003 030f 	and.w	r3, r3, #15
 8002e76:	4a11      	ldr	r2, [pc, #68]	@ (8002ebc <RCC_SetFlashLatencyFromMSIRange+0x64>)
 8002e78:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8002e7c:	60fb      	str	r3, [r7, #12]
  }

  flash_clksrcfreq = __LL_RCC_CALC_HCLK4_FREQ(msifreq, LL_RCC_GetAHB4Prescaler());
 8002e7e:	f7ff f9a7 	bl	80021d0 <LL_RCC_GetAHB4Prescaler>
 8002e82:	4603      	mov	r3, r0
 8002e84:	091b      	lsrs	r3, r3, #4
 8002e86:	f003 030f 	and.w	r3, r3, #15
 8002e8a:	4a0d      	ldr	r2, [pc, #52]	@ (8002ec0 <RCC_SetFlashLatencyFromMSIRange+0x68>)
 8002e8c:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8002e90:	68fa      	ldr	r2, [r7, #12]
 8002e92:	fbb2 f3f3 	udiv	r3, r2, r3
 8002e96:	60bb      	str	r3, [r7, #8]

#if defined(PWR_CR1_VOS)
  return RCC_SetFlashLatency((flash_clksrcfreq / MEGA_HZ), HAL_PWREx_GetVoltageRange());
 8002e98:	68bb      	ldr	r3, [r7, #8]
 8002e9a:	4a0a      	ldr	r2, [pc, #40]	@ (8002ec4 <RCC_SetFlashLatencyFromMSIRange+0x6c>)
 8002e9c:	fba2 2303 	umull	r2, r3, r2, r3
 8002ea0:	0c9c      	lsrs	r4, r3, #18
 8002ea2:	f7fe fef5 	bl	8001c90 <HAL_PWREx_GetVoltageRange>
 8002ea6:	4603      	mov	r3, r0
 8002ea8:	4619      	mov	r1, r3
 8002eaa:	4620      	mov	r0, r4
 8002eac:	f000 f80c 	bl	8002ec8 <RCC_SetFlashLatency>
 8002eb0:	4603      	mov	r3, r0
#else
  return RCC_SetFlashLatency((flash_clksrcfreq / MEGA_HZ), PWR_REGULATOR_VOLTAGE_SCALE1);
#endif /* PWR_CR1_VOS */
}
 8002eb2:	4618      	mov	r0, r3
 8002eb4:	3714      	adds	r7, #20
 8002eb6:	46bd      	mov	sp, r7
 8002eb8:	bd90      	pop	{r4, r7, pc}
 8002eba:	bf00      	nop
 8002ebc:	08005a4c 	.word	0x08005a4c
 8002ec0:	080059ec 	.word	0x080059ec
 8002ec4:	431bde83 	.word	0x431bde83

08002ec8 <RCC_SetFlashLatency>:
  * @param  Flash_ClkSrcFreq  Flash Clock Source (in MHz)
  * @param  VCORE_Voltage     Current Vcore voltage (PWR_REGULATOR_VOLTAGE_SCALE1 or PWR_REGULATOR_VOLTAGE_SCALE2)
  * @retval HAL status
  */
static HAL_StatusTypeDef RCC_SetFlashLatency(uint32_t Flash_ClkSrcFreq, uint32_t VCORE_Voltage)
{
 8002ec8:	b590      	push	{r4, r7, lr}
 8002eca:	b093      	sub	sp, #76	@ 0x4c
 8002ecc:	af00      	add	r7, sp, #0
 8002ece:	6078      	str	r0, [r7, #4]
 8002ed0:	6039      	str	r1, [r7, #0]
  /* Flash Clock source (HCLK4) range in MHz with a VCORE is range1 */
  const uint32_t FLASH_CLK_SRC_RANGE_VOS1[] = {18UL, 36UL, 54UL, 64UL};
 8002ed2:	4b37      	ldr	r3, [pc, #220]	@ (8002fb0 <RCC_SetFlashLatency+0xe8>)
 8002ed4:	f107 0428 	add.w	r4, r7, #40	@ 0x28
 8002ed8:	cb0f      	ldmia	r3, {r0, r1, r2, r3}
 8002eda:	e884 000f 	stmia.w	r4, {r0, r1, r2, r3}
#if defined(PWR_CR1_VOS)
  /* Flash Clock source (HCLK4) range in MHz with a VCORE is range2 */
  const uint32_t FLASH_CLK_SRC_RANGE_VOS2[] = {6UL, 12UL, 16UL};
 8002ede:	4a35      	ldr	r2, [pc, #212]	@ (8002fb4 <RCC_SetFlashLatency+0xec>)
 8002ee0:	f107 031c 	add.w	r3, r7, #28
 8002ee4:	ca07      	ldmia	r2, {r0, r1, r2}
 8002ee6:	e883 0007 	stmia.w	r3, {r0, r1, r2}
#endif /* PWR_CR1_VOS */
  /* Flash Latency range */
  const uint32_t FLASH_LATENCY_RANGE[] = {FLASH_LATENCY_0, FLASH_LATENCY_1, FLASH_LATENCY_2, FLASH_LATENCY_3};
 8002eea:	4b33      	ldr	r3, [pc, #204]	@ (8002fb8 <RCC_SetFlashLatency+0xf0>)
 8002eec:	f107 040c 	add.w	r4, r7, #12
 8002ef0:	cb0f      	ldmia	r3, {r0, r1, r2, r3}
 8002ef2:	e884 000f 	stmia.w	r4, {r0, r1, r2, r3}
  uint32_t latency   = FLASH_LATENCY_0;  /* default value 0WS */
 8002ef6:	2300      	movs	r3, #0
 8002ef8:	647b      	str	r3, [r7, #68]	@ 0x44
  uint32_t tickstart;

#if defined(PWR_CR1_VOS)
  if (VCORE_Voltage == PWR_REGULATOR_VOLTAGE_SCALE1)
 8002efa:	683b      	ldr	r3, [r7, #0]
 8002efc:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 8002f00:	d11a      	bne.n	8002f38 <RCC_SetFlashLatency+0x70>
  {
    for (uint32_t index = 0; index < __COUNTOF(FLASH_CLK_SRC_RANGE_VOS1); index++)
 8002f02:	2300      	movs	r3, #0
 8002f04:	643b      	str	r3, [r7, #64]	@ 0x40
 8002f06:	e013      	b.n	8002f30 <RCC_SetFlashLatency+0x68>
    {
      if (Flash_ClkSrcFreq <= FLASH_CLK_SRC_RANGE_VOS1[index])
 8002f08:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 8002f0a:	009b      	lsls	r3, r3, #2
 8002f0c:	3348      	adds	r3, #72	@ 0x48
 8002f0e:	443b      	add	r3, r7
 8002f10:	f853 3c20 	ldr.w	r3, [r3, #-32]
 8002f14:	687a      	ldr	r2, [r7, #4]
 8002f16:	429a      	cmp	r2, r3
 8002f18:	d807      	bhi.n	8002f2a <RCC_SetFlashLatency+0x62>
      {
        latency = FLASH_LATENCY_RANGE[index];
 8002f1a:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 8002f1c:	009b      	lsls	r3, r3, #2
 8002f1e:	3348      	adds	r3, #72	@ 0x48
 8002f20:	443b      	add	r3, r7
 8002f22:	f853 3c3c 	ldr.w	r3, [r3, #-60]
 8002f26:	647b      	str	r3, [r7, #68]	@ 0x44
        break;
 8002f28:	e020      	b.n	8002f6c <RCC_SetFlashLatency+0xa4>
    for (uint32_t index = 0; index < __COUNTOF(FLASH_CLK_SRC_RANGE_VOS1); index++)
 8002f2a:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 8002f2c:	3301      	adds	r3, #1
 8002f2e:	643b      	str	r3, [r7, #64]	@ 0x40
 8002f30:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 8002f32:	2b03      	cmp	r3, #3
 8002f34:	d9e8      	bls.n	8002f08 <RCC_SetFlashLatency+0x40>
 8002f36:	e019      	b.n	8002f6c <RCC_SetFlashLatency+0xa4>
      }
    }
  }
  else  /* PWR_REGULATOR_VOLTAGE_SCALE2 */
  {
    for (uint32_t index = 0; index < __COUNTOF(FLASH_CLK_SRC_RANGE_VOS2); index++)
 8002f38:	2300      	movs	r3, #0
 8002f3a:	63fb      	str	r3, [r7, #60]	@ 0x3c
 8002f3c:	e013      	b.n	8002f66 <RCC_SetFlashLatency+0x9e>
    {
      if (Flash_ClkSrcFreq <= FLASH_CLK_SRC_RANGE_VOS2[index])
 8002f3e:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8002f40:	009b      	lsls	r3, r3, #2
 8002f42:	3348      	adds	r3, #72	@ 0x48
 8002f44:	443b      	add	r3, r7
 8002f46:	f853 3c2c 	ldr.w	r3, [r3, #-44]
 8002f4a:	687a      	ldr	r2, [r7, #4]
 8002f4c:	429a      	cmp	r2, r3
 8002f4e:	d807      	bhi.n	8002f60 <RCC_SetFlashLatency+0x98>
      {
        latency = FLASH_LATENCY_RANGE[index];
 8002f50:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8002f52:	009b      	lsls	r3, r3, #2
 8002f54:	3348      	adds	r3, #72	@ 0x48
 8002f56:	443b      	add	r3, r7
 8002f58:	f853 3c3c 	ldr.w	r3, [r3, #-60]
 8002f5c:	647b      	str	r3, [r7, #68]	@ 0x44
        break;
 8002f5e:	e005      	b.n	8002f6c <RCC_SetFlashLatency+0xa4>
    for (uint32_t index = 0; index < __COUNTOF(FLASH_CLK_SRC_RANGE_VOS2); index++)
 8002f60:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8002f62:	3301      	adds	r3, #1
 8002f64:	63fb      	str	r3, [r7, #60]	@ 0x3c
 8002f66:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8002f68:	2b02      	cmp	r3, #2
 8002f6a:	d9e8      	bls.n	8002f3e <RCC_SetFlashLatency+0x76>
      break;
    }
  }
#endif /* PWR_CR1_VOS */

  __HAL_FLASH_SET_LATENCY(latency);
 8002f6c:	4b13      	ldr	r3, [pc, #76]	@ (8002fbc <RCC_SetFlashLatency+0xf4>)
 8002f6e:	681b      	ldr	r3, [r3, #0]
 8002f70:	f023 0207 	bic.w	r2, r3, #7
 8002f74:	4911      	ldr	r1, [pc, #68]	@ (8002fbc <RCC_SetFlashLatency+0xf4>)
 8002f76:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 8002f78:	4313      	orrs	r3, r2
 8002f7a:	600b      	str	r3, [r1, #0]

  /* Get Start Tick*/
  tickstart = HAL_GetTick();
 8002f7c:	f7fe fab4 	bl	80014e8 <HAL_GetTick>
 8002f80:	63b8      	str	r0, [r7, #56]	@ 0x38

  /* Check that the new number of wait states is taken into account to access the Flash
     memory by reading the FLASH_ACR register */
  while (__HAL_FLASH_GET_LATENCY() != latency)
 8002f82:	e008      	b.n	8002f96 <RCC_SetFlashLatency+0xce>
  {
    if ((HAL_GetTick() - tickstart) > LATENCY_TIMEOUT_VALUE)
 8002f84:	f7fe fab0 	bl	80014e8 <HAL_GetTick>
 8002f88:	4602      	mov	r2, r0
 8002f8a:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8002f8c:	1ad3      	subs	r3, r2, r3
 8002f8e:	2b02      	cmp	r3, #2
 8002f90:	d901      	bls.n	8002f96 <RCC_SetFlashLatency+0xce>
    {
      return HAL_TIMEOUT;
 8002f92:	2303      	movs	r3, #3
 8002f94:	e007      	b.n	8002fa6 <RCC_SetFlashLatency+0xde>
  while (__HAL_FLASH_GET_LATENCY() != latency)
 8002f96:	4b09      	ldr	r3, [pc, #36]	@ (8002fbc <RCC_SetFlashLatency+0xf4>)
 8002f98:	681b      	ldr	r3, [r3, #0]
 8002f9a:	f003 0307 	and.w	r3, r3, #7
 8002f9e:	6c7a      	ldr	r2, [r7, #68]	@ 0x44
 8002fa0:	429a      	cmp	r2, r3
 8002fa2:	d1ef      	bne.n	8002f84 <RCC_SetFlashLatency+0xbc>
    }
  }
  return HAL_OK;
 8002fa4:	2300      	movs	r3, #0
}
 8002fa6:	4618      	mov	r0, r3
 8002fa8:	374c      	adds	r7, #76	@ 0x4c
 8002faa:	46bd      	mov	sp, r7
 8002fac:	bd90      	pop	{r4, r7, pc}
 8002fae:	bf00      	nop
 8002fb0:	080059c0 	.word	0x080059c0
 8002fb4:	080059d0 	.word	0x080059d0
 8002fb8:	080059dc 	.word	0x080059dc
 8002fbc:	58004000 	.word	0x58004000

08002fc0 <LL_RCC_LSE_IsEnabled>:
{
 8002fc0:	b480      	push	{r7}
 8002fc2:	af00      	add	r7, sp, #0
  return ((READ_BIT(RCC->BDCR, RCC_BDCR_LSEON) == (RCC_BDCR_LSEON)) ? 1UL : 0UL);
 8002fc4:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 8002fc8:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8002fcc:	f003 0301 	and.w	r3, r3, #1
 8002fd0:	2b01      	cmp	r3, #1
 8002fd2:	d101      	bne.n	8002fd8 <LL_RCC_LSE_IsEnabled+0x18>
 8002fd4:	2301      	movs	r3, #1
 8002fd6:	e000      	b.n	8002fda <LL_RCC_LSE_IsEnabled+0x1a>
 8002fd8:	2300      	movs	r3, #0
}
 8002fda:	4618      	mov	r0, r3
 8002fdc:	46bd      	mov	sp, r7
 8002fde:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002fe2:	4770      	bx	lr

08002fe4 <LL_RCC_LSE_IsReady>:
{
 8002fe4:	b480      	push	{r7}
 8002fe6:	af00      	add	r7, sp, #0
  return ((READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == (RCC_BDCR_LSERDY)) ? 1UL : 0UL);
 8002fe8:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 8002fec:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8002ff0:	f003 0302 	and.w	r3, r3, #2
 8002ff4:	2b02      	cmp	r3, #2
 8002ff6:	d101      	bne.n	8002ffc <LL_RCC_LSE_IsReady+0x18>
 8002ff8:	2301      	movs	r3, #1
 8002ffa:	e000      	b.n	8002ffe <LL_RCC_LSE_IsReady+0x1a>
 8002ffc:	2300      	movs	r3, #0
}
 8002ffe:	4618      	mov	r0, r3
 8003000:	46bd      	mov	sp, r7
 8003002:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003006:	4770      	bx	lr

08003008 <LL_RCC_SetRFWKPClockSource>:
{
 8003008:	b480      	push	{r7}
 800300a:	b083      	sub	sp, #12
 800300c:	af00      	add	r7, sp, #0
 800300e:	6078      	str	r0, [r7, #4]
  MODIFY_REG(RCC->CSR, RCC_CSR_RFWKPSEL, Source);
 8003010:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 8003014:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 8003018:	f423 4240 	bic.w	r2, r3, #49152	@ 0xc000
 800301c:	f04f 41b0 	mov.w	r1, #1476395008	@ 0x58000000
 8003020:	687b      	ldr	r3, [r7, #4]
 8003022:	4313      	orrs	r3, r2
 8003024:	f8c1 3094 	str.w	r3, [r1, #148]	@ 0x94
}
 8003028:	bf00      	nop
 800302a:	370c      	adds	r7, #12
 800302c:	46bd      	mov	sp, r7
 800302e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003032:	4770      	bx	lr

08003034 <LL_RCC_SetSMPSClockSource>:
{
 8003034:	b480      	push	{r7}
 8003036:	b083      	sub	sp, #12
 8003038:	af00      	add	r7, sp, #0
 800303a:	6078      	str	r0, [r7, #4]
  MODIFY_REG(RCC->SMPSCR, RCC_SMPSCR_SMPSSEL, SMPSSource);
 800303c:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 8003040:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8003042:	f023 0203 	bic.w	r2, r3, #3
 8003046:	f04f 41b0 	mov.w	r1, #1476395008	@ 0x58000000
 800304a:	687b      	ldr	r3, [r7, #4]
 800304c:	4313      	orrs	r3, r2
 800304e:	624b      	str	r3, [r1, #36]	@ 0x24
}
 8003050:	bf00      	nop
 8003052:	370c      	adds	r7, #12
 8003054:	46bd      	mov	sp, r7
 8003056:	f85d 7b04 	ldr.w	r7, [sp], #4
 800305a:	4770      	bx	lr

0800305c <LL_RCC_SetSMPSPrescaler>:
{
 800305c:	b480      	push	{r7}
 800305e:	b083      	sub	sp, #12
 8003060:	af00      	add	r7, sp, #0
 8003062:	6078      	str	r0, [r7, #4]
  MODIFY_REG(RCC->SMPSCR, RCC_SMPSCR_SMPSDIV, Prescaler);
 8003064:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 8003068:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800306a:	f023 0230 	bic.w	r2, r3, #48	@ 0x30
 800306e:	f04f 41b0 	mov.w	r1, #1476395008	@ 0x58000000
 8003072:	687b      	ldr	r3, [r7, #4]
 8003074:	4313      	orrs	r3, r2
 8003076:	624b      	str	r3, [r1, #36]	@ 0x24
}
 8003078:	bf00      	nop
 800307a:	370c      	adds	r7, #12
 800307c:	46bd      	mov	sp, r7
 800307e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003082:	4770      	bx	lr

08003084 <LL_RCC_SetUSARTClockSource>:
{
 8003084:	b480      	push	{r7}
 8003086:	b083      	sub	sp, #12
 8003088:	af00      	add	r7, sp, #0
 800308a:	6078      	str	r0, [r7, #4]
  MODIFY_REG(RCC->CCIPR, RCC_CCIPR_USART1SEL, USARTxSource);
 800308c:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 8003090:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8003094:	f023 0203 	bic.w	r2, r3, #3
 8003098:	f04f 41b0 	mov.w	r1, #1476395008	@ 0x58000000
 800309c:	687b      	ldr	r3, [r7, #4]
 800309e:	4313      	orrs	r3, r2
 80030a0:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
}
 80030a4:	bf00      	nop
 80030a6:	370c      	adds	r7, #12
 80030a8:	46bd      	mov	sp, r7
 80030aa:	f85d 7b04 	ldr.w	r7, [sp], #4
 80030ae:	4770      	bx	lr

080030b0 <LL_RCC_SetLPUARTClockSource>:
{
 80030b0:	b480      	push	{r7}
 80030b2:	b083      	sub	sp, #12
 80030b4:	af00      	add	r7, sp, #0
 80030b6:	6078      	str	r0, [r7, #4]
  MODIFY_REG(RCC->CCIPR, RCC_CCIPR_LPUART1SEL, LPUARTxSource);
 80030b8:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 80030bc:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 80030c0:	f423 6240 	bic.w	r2, r3, #3072	@ 0xc00
 80030c4:	f04f 41b0 	mov.w	r1, #1476395008	@ 0x58000000
 80030c8:	687b      	ldr	r3, [r7, #4]
 80030ca:	4313      	orrs	r3, r2
 80030cc:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
}
 80030d0:	bf00      	nop
 80030d2:	370c      	adds	r7, #12
 80030d4:	46bd      	mov	sp, r7
 80030d6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80030da:	4770      	bx	lr

080030dc <LL_RCC_SetI2CClockSource>:
{
 80030dc:	b480      	push	{r7}
 80030de:	b083      	sub	sp, #12
 80030e0:	af00      	add	r7, sp, #0
 80030e2:	6078      	str	r0, [r7, #4]
  MODIFY_REG(RCC->CCIPR, ((I2CxSource >> 4) & 0x000FF000U), ((I2CxSource << 4) & 0x000FF000U));
 80030e4:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 80030e8:	f8d3 2088 	ldr.w	r2, [r3, #136]	@ 0x88
 80030ec:	687b      	ldr	r3, [r7, #4]
 80030ee:	091b      	lsrs	r3, r3, #4
 80030f0:	f403 237f 	and.w	r3, r3, #1044480	@ 0xff000
 80030f4:	43db      	mvns	r3, r3
 80030f6:	401a      	ands	r2, r3
 80030f8:	687b      	ldr	r3, [r7, #4]
 80030fa:	011b      	lsls	r3, r3, #4
 80030fc:	f403 237f 	and.w	r3, r3, #1044480	@ 0xff000
 8003100:	f04f 41b0 	mov.w	r1, #1476395008	@ 0x58000000
 8003104:	4313      	orrs	r3, r2
 8003106:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
}
 800310a:	bf00      	nop
 800310c:	370c      	adds	r7, #12
 800310e:	46bd      	mov	sp, r7
 8003110:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003114:	4770      	bx	lr

08003116 <LL_RCC_SetLPTIMClockSource>:
{
 8003116:	b480      	push	{r7}
 8003118:	b083      	sub	sp, #12
 800311a:	af00      	add	r7, sp, #0
 800311c:	6078      	str	r0, [r7, #4]
  MODIFY_REG(RCC->CCIPR, (LPTIMxSource & 0xFFFF0000U), (LPTIMxSource << 16));
 800311e:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 8003122:	f8d3 2088 	ldr.w	r2, [r3, #136]	@ 0x88
 8003126:	687b      	ldr	r3, [r7, #4]
 8003128:	0c1b      	lsrs	r3, r3, #16
 800312a:	041b      	lsls	r3, r3, #16
 800312c:	43db      	mvns	r3, r3
 800312e:	401a      	ands	r2, r3
 8003130:	687b      	ldr	r3, [r7, #4]
 8003132:	041b      	lsls	r3, r3, #16
 8003134:	f04f 41b0 	mov.w	r1, #1476395008	@ 0x58000000
 8003138:	4313      	orrs	r3, r2
 800313a:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
}
 800313e:	bf00      	nop
 8003140:	370c      	adds	r7, #12
 8003142:	46bd      	mov	sp, r7
 8003144:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003148:	4770      	bx	lr

0800314a <LL_RCC_SetSAIClockSource>:
{
 800314a:	b480      	push	{r7}
 800314c:	b083      	sub	sp, #12
 800314e:	af00      	add	r7, sp, #0
 8003150:	6078      	str	r0, [r7, #4]
  MODIFY_REG(RCC->CCIPR, RCC_CCIPR_SAI1SEL, SAIxSource);
 8003152:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 8003156:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 800315a:	f423 0240 	bic.w	r2, r3, #12582912	@ 0xc00000
 800315e:	f04f 41b0 	mov.w	r1, #1476395008	@ 0x58000000
 8003162:	687b      	ldr	r3, [r7, #4]
 8003164:	4313      	orrs	r3, r2
 8003166:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
}
 800316a:	bf00      	nop
 800316c:	370c      	adds	r7, #12
 800316e:	46bd      	mov	sp, r7
 8003170:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003174:	4770      	bx	lr

08003176 <LL_RCC_SetRNGClockSource>:
{
 8003176:	b480      	push	{r7}
 8003178:	b083      	sub	sp, #12
 800317a:	af00      	add	r7, sp, #0
 800317c:	6078      	str	r0, [r7, #4]
  MODIFY_REG(RCC->CCIPR, RCC_CCIPR_RNGSEL, RNGxSource);
 800317e:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 8003182:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8003186:	f023 4240 	bic.w	r2, r3, #3221225472	@ 0xc0000000
 800318a:	f04f 41b0 	mov.w	r1, #1476395008	@ 0x58000000
 800318e:	687b      	ldr	r3, [r7, #4]
 8003190:	4313      	orrs	r3, r2
 8003192:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
}
 8003196:	bf00      	nop
 8003198:	370c      	adds	r7, #12
 800319a:	46bd      	mov	sp, r7
 800319c:	f85d 7b04 	ldr.w	r7, [sp], #4
 80031a0:	4770      	bx	lr

080031a2 <LL_RCC_SetCLK48ClockSource>:
{
 80031a2:	b480      	push	{r7}
 80031a4:	b083      	sub	sp, #12
 80031a6:	af00      	add	r7, sp, #0
 80031a8:	6078      	str	r0, [r7, #4]
  MODIFY_REG(RCC->CCIPR, RCC_CCIPR_CLK48SEL, CLK48xSource);
 80031aa:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 80031ae:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 80031b2:	f023 6240 	bic.w	r2, r3, #201326592	@ 0xc000000
 80031b6:	f04f 41b0 	mov.w	r1, #1476395008	@ 0x58000000
 80031ba:	687b      	ldr	r3, [r7, #4]
 80031bc:	4313      	orrs	r3, r2
 80031be:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
}
 80031c2:	bf00      	nop
 80031c4:	370c      	adds	r7, #12
 80031c6:	46bd      	mov	sp, r7
 80031c8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80031cc:	4770      	bx	lr

080031ce <LL_RCC_SetUSBClockSource>:
{
 80031ce:	b580      	push	{r7, lr}
 80031d0:	b082      	sub	sp, #8
 80031d2:	af00      	add	r7, sp, #0
 80031d4:	6078      	str	r0, [r7, #4]
  LL_RCC_SetCLK48ClockSource(USBxSource);
 80031d6:	6878      	ldr	r0, [r7, #4]
 80031d8:	f7ff ffe3 	bl	80031a2 <LL_RCC_SetCLK48ClockSource>
}
 80031dc:	bf00      	nop
 80031de:	3708      	adds	r7, #8
 80031e0:	46bd      	mov	sp, r7
 80031e2:	bd80      	pop	{r7, pc}

080031e4 <LL_RCC_SetADCClockSource>:
{
 80031e4:	b480      	push	{r7}
 80031e6:	b083      	sub	sp, #12
 80031e8:	af00      	add	r7, sp, #0
 80031ea:	6078      	str	r0, [r7, #4]
  MODIFY_REG(RCC->CCIPR, RCC_CCIPR_ADCSEL, ADCxSource);
 80031ec:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 80031f0:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 80031f4:	f023 5240 	bic.w	r2, r3, #805306368	@ 0x30000000
 80031f8:	f04f 41b0 	mov.w	r1, #1476395008	@ 0x58000000
 80031fc:	687b      	ldr	r3, [r7, #4]
 80031fe:	4313      	orrs	r3, r2
 8003200:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
}
 8003204:	bf00      	nop
 8003206:	370c      	adds	r7, #12
 8003208:	46bd      	mov	sp, r7
 800320a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800320e:	4770      	bx	lr

08003210 <LL_RCC_SetRTCClockSource>:
{
 8003210:	b480      	push	{r7}
 8003212:	b083      	sub	sp, #12
 8003214:	af00      	add	r7, sp, #0
 8003216:	6078      	str	r0, [r7, #4]
  MODIFY_REG(RCC->BDCR, RCC_BDCR_RTCSEL, Source);
 8003218:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 800321c:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8003220:	f423 7240 	bic.w	r2, r3, #768	@ 0x300
 8003224:	f04f 41b0 	mov.w	r1, #1476395008	@ 0x58000000
 8003228:	687b      	ldr	r3, [r7, #4]
 800322a:	4313      	orrs	r3, r2
 800322c:	f8c1 3090 	str.w	r3, [r1, #144]	@ 0x90
}
 8003230:	bf00      	nop
 8003232:	370c      	adds	r7, #12
 8003234:	46bd      	mov	sp, r7
 8003236:	f85d 7b04 	ldr.w	r7, [sp], #4
 800323a:	4770      	bx	lr

0800323c <LL_RCC_GetRTCClockSource>:
{
 800323c:	b480      	push	{r7}
 800323e:	af00      	add	r7, sp, #0
  return (uint32_t)(READ_BIT(RCC->BDCR, RCC_BDCR_RTCSEL));
 8003240:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 8003244:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8003248:	f403 7340 	and.w	r3, r3, #768	@ 0x300
}
 800324c:	4618      	mov	r0, r3
 800324e:	46bd      	mov	sp, r7
 8003250:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003254:	4770      	bx	lr

08003256 <LL_RCC_ForceBackupDomainReset>:
{
 8003256:	b480      	push	{r7}
 8003258:	af00      	add	r7, sp, #0
  SET_BIT(RCC->BDCR, RCC_BDCR_BDRST);
 800325a:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 800325e:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8003262:	f04f 42b0 	mov.w	r2, #1476395008	@ 0x58000000
 8003266:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 800326a:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90
}
 800326e:	bf00      	nop
 8003270:	46bd      	mov	sp, r7
 8003272:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003276:	4770      	bx	lr

08003278 <LL_RCC_ReleaseBackupDomainReset>:
{
 8003278:	b480      	push	{r7}
 800327a:	af00      	add	r7, sp, #0
  CLEAR_BIT(RCC->BDCR, RCC_BDCR_BDRST);
 800327c:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 8003280:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8003284:	f04f 42b0 	mov.w	r2, #1476395008	@ 0x58000000
 8003288:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 800328c:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90
}
 8003290:	bf00      	nop
 8003292:	46bd      	mov	sp, r7
 8003294:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003298:	4770      	bx	lr

0800329a <LL_RCC_PLLSAI1_Enable>:
{
 800329a:	b480      	push	{r7}
 800329c:	af00      	add	r7, sp, #0
  SET_BIT(RCC->CR, RCC_CR_PLLSAI1ON);
 800329e:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 80032a2:	681b      	ldr	r3, [r3, #0]
 80032a4:	f04f 42b0 	mov.w	r2, #1476395008	@ 0x58000000
 80032a8:	f043 6380 	orr.w	r3, r3, #67108864	@ 0x4000000
 80032ac:	6013      	str	r3, [r2, #0]
}
 80032ae:	bf00      	nop
 80032b0:	46bd      	mov	sp, r7
 80032b2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80032b6:	4770      	bx	lr

080032b8 <LL_RCC_PLLSAI1_Disable>:
{
 80032b8:	b480      	push	{r7}
 80032ba:	af00      	add	r7, sp, #0
  CLEAR_BIT(RCC->CR, RCC_CR_PLLSAI1ON);
 80032bc:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 80032c0:	681b      	ldr	r3, [r3, #0]
 80032c2:	f04f 42b0 	mov.w	r2, #1476395008	@ 0x58000000
 80032c6:	f023 6380 	bic.w	r3, r3, #67108864	@ 0x4000000
 80032ca:	6013      	str	r3, [r2, #0]
}
 80032cc:	bf00      	nop
 80032ce:	46bd      	mov	sp, r7
 80032d0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80032d4:	4770      	bx	lr

080032d6 <LL_RCC_PLLSAI1_IsReady>:
{
 80032d6:	b480      	push	{r7}
 80032d8:	af00      	add	r7, sp, #0
  return ((READ_BIT(RCC->CR, RCC_CR_PLLSAI1RDY) == (RCC_CR_PLLSAI1RDY)) ? 1UL : 0UL);
 80032da:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 80032de:	681b      	ldr	r3, [r3, #0]
 80032e0:	f003 6300 	and.w	r3, r3, #134217728	@ 0x8000000
 80032e4:	f1b3 6f00 	cmp.w	r3, #134217728	@ 0x8000000
 80032e8:	d101      	bne.n	80032ee <LL_RCC_PLLSAI1_IsReady+0x18>
 80032ea:	2301      	movs	r3, #1
 80032ec:	e000      	b.n	80032f0 <LL_RCC_PLLSAI1_IsReady+0x1a>
 80032ee:	2300      	movs	r3, #0
}
 80032f0:	4618      	mov	r0, r3
 80032f2:	46bd      	mov	sp, r7
 80032f4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80032f8:	4770      	bx	lr

080032fa <HAL_RCCEx_PeriphCLKConfig>:
  *         the RTC clock source: in this case the access to Backup domain is enabled.
  *
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCCEx_PeriphCLKConfig(RCC_PeriphCLKInitTypeDef  *PeriphClkInit)
{
 80032fa:	b580      	push	{r7, lr}
 80032fc:	b088      	sub	sp, #32
 80032fe:	af00      	add	r7, sp, #0
 8003300:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  HAL_StatusTypeDef ret     = HAL_OK;      /* Intermediate status */
 8003302:	2300      	movs	r3, #0
 8003304:	77fb      	strb	r3, [r7, #31]
  HAL_StatusTypeDef status  = HAL_OK;   /* Final status */
 8003306:	2300      	movs	r3, #0
 8003308:	77bb      	strb	r3, [r7, #30]
  /* Check the parameters */
  assert_param(IS_RCC_PERIPHCLOCK(PeriphClkInit->PeriphClockSelection));

#if defined(SAI1)
  /*-------------------------- SAI1 clock source configuration ---------------------*/
  if ((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI1) == RCC_PERIPHCLK_SAI1))
 800330a:	687b      	ldr	r3, [r7, #4]
 800330c:	681b      	ldr	r3, [r3, #0]
 800330e:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8003312:	2b00      	cmp	r3, #0
 8003314:	d034      	beq.n	8003380 <HAL_RCCEx_PeriphCLKConfig+0x86>
  {
    /* Check the parameters */
    assert_param(IS_RCC_SAI1CLK(PeriphClkInit->Sai1ClockSelection));

    switch (PeriphClkInit->Sai1ClockSelection)
 8003316:	687b      	ldr	r3, [r7, #4]
 8003318:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800331a:	f5b3 0f40 	cmp.w	r3, #12582912	@ 0xc00000
 800331e:	d021      	beq.n	8003364 <HAL_RCCEx_PeriphCLKConfig+0x6a>
 8003320:	f5b3 0f40 	cmp.w	r3, #12582912	@ 0xc00000
 8003324:	d81b      	bhi.n	800335e <HAL_RCCEx_PeriphCLKConfig+0x64>
 8003326:	f5b3 0f00 	cmp.w	r3, #8388608	@ 0x800000
 800332a:	d01d      	beq.n	8003368 <HAL_RCCEx_PeriphCLKConfig+0x6e>
 800332c:	f5b3 0f00 	cmp.w	r3, #8388608	@ 0x800000
 8003330:	d815      	bhi.n	800335e <HAL_RCCEx_PeriphCLKConfig+0x64>
 8003332:	2b00      	cmp	r3, #0
 8003334:	d00b      	beq.n	800334e <HAL_RCCEx_PeriphCLKConfig+0x54>
 8003336:	f5b3 0f80 	cmp.w	r3, #4194304	@ 0x400000
 800333a:	d110      	bne.n	800335e <HAL_RCCEx_PeriphCLKConfig+0x64>
    {
      case RCC_SAI1CLKSOURCE_PLL:      /* PLL is used as clock source for SAI1 */
        /* Enable SAI1 Clock output generated form System PLL . */
        __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_SAI1CLK);
 800333c:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 8003340:	68db      	ldr	r3, [r3, #12]
 8003342:	f04f 42b0 	mov.w	r2, #1476395008	@ 0x58000000
 8003346:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 800334a:	60d3      	str	r3, [r2, #12]

        /* SAI1 clock source config set later after clock selection check */
        break;
 800334c:	e00d      	b.n	800336a <HAL_RCCEx_PeriphCLKConfig+0x70>

      case RCC_SAI1CLKSOURCE_PLLSAI1: /* PLLSAI1 is used as clock source for SAI1 */
        /* PLLSAI1 parameters N & P configuration and clock output (PLLSAI1ClockOut) */
        ret = RCCEx_PLLSAI1_ConfigNP(&(PeriphClkInit->PLLSAI1));
 800334e:	687b      	ldr	r3, [r7, #4]
 8003350:	3304      	adds	r3, #4
 8003352:	4618      	mov	r0, r3
 8003354:	f000 f947 	bl	80035e6 <RCCEx_PLLSAI1_ConfigNP>
 8003358:	4603      	mov	r3, r0
 800335a:	77fb      	strb	r3, [r7, #31]
        /* SAI1 clock source config set later after clock selection check */
        break;
 800335c:	e005      	b.n	800336a <HAL_RCCEx_PeriphCLKConfig+0x70>
      case RCC_SAI1CLKSOURCE_HSI:

        break;

      default:
        ret = HAL_ERROR;
 800335e:	2301      	movs	r3, #1
 8003360:	77fb      	strb	r3, [r7, #31]
        break;
 8003362:	e002      	b.n	800336a <HAL_RCCEx_PeriphCLKConfig+0x70>
        break;
 8003364:	bf00      	nop
 8003366:	e000      	b.n	800336a <HAL_RCCEx_PeriphCLKConfig+0x70>
        break;
 8003368:	bf00      	nop
    }

    if (ret == HAL_OK)
 800336a:	7ffb      	ldrb	r3, [r7, #31]
 800336c:	2b00      	cmp	r3, #0
 800336e:	d105      	bne.n	800337c <HAL_RCCEx_PeriphCLKConfig+0x82>
    {
      /* Set the source of SAI1 clock*/
      __HAL_RCC_SAI1_CONFIG(PeriphClkInit->Sai1ClockSelection);
 8003370:	687b      	ldr	r3, [r7, #4]
 8003372:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8003374:	4618      	mov	r0, r3
 8003376:	f7ff fee8 	bl	800314a <LL_RCC_SetSAIClockSource>
 800337a:	e001      	b.n	8003380 <HAL_RCCEx_PeriphCLKConfig+0x86>
    }
    else
    {
      /* set overall return value */
      status = ret;
 800337c:	7ffb      	ldrb	r3, [r7, #31]
 800337e:	77bb      	strb	r3, [r7, #30]
    }
  }
#endif /* SAI1 */

  /*-------------------------- RTC clock source configuration ----------------------*/
  if ((PeriphClkInit->PeriphClockSelection & RCC_PERIPHCLK_RTC) == RCC_PERIPHCLK_RTC)
 8003380:	687b      	ldr	r3, [r7, #4]
 8003382:	681b      	ldr	r3, [r3, #0]
 8003384:	f403 6300 	and.w	r3, r3, #2048	@ 0x800
 8003388:	2b00      	cmp	r3, #0
 800338a:	d046      	beq.n	800341a <HAL_RCCEx_PeriphCLKConfig+0x120>
  {
    uint32_t rtcclocksource = LL_RCC_GetRTCClockSource();
 800338c:	f7ff ff56 	bl	800323c <LL_RCC_GetRTCClockSource>
 8003390:	61b8      	str	r0, [r7, #24]

    /* Check for RTC Parameters used to output RTCCLK */
    assert_param(IS_RCC_RTCCLKSOURCE(PeriphClkInit->RTCClockSelection));

    /* Configure the clock source only if a different source is expected */
    if (rtcclocksource != PeriphClkInit->RTCClockSelection)
 8003392:	687b      	ldr	r3, [r7, #4]
 8003394:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8003396:	69ba      	ldr	r2, [r7, #24]
 8003398:	429a      	cmp	r2, r3
 800339a:	d03c      	beq.n	8003416 <HAL_RCCEx_PeriphCLKConfig+0x11c>
    {
      /* Enable write access to Backup domain */
      HAL_PWR_EnableBkUpAccess();
 800339c:	f7fe fc68 	bl	8001c70 <HAL_PWR_EnableBkUpAccess>

      /* If a clock source is not yet selected */
      if (rtcclocksource == RCC_RTCCLKSOURCE_NONE)
 80033a0:	69bb      	ldr	r3, [r7, #24]
 80033a2:	2b00      	cmp	r3, #0
 80033a4:	d105      	bne.n	80033b2 <HAL_RCCEx_PeriphCLKConfig+0xb8>
      {
        /* Directly set the configuration of the clock source selection */
        LL_RCC_SetRTCClockSource(PeriphClkInit->RTCClockSelection);
 80033a6:	687b      	ldr	r3, [r7, #4]
 80033a8:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80033aa:	4618      	mov	r0, r3
 80033ac:	f7ff ff30 	bl	8003210 <LL_RCC_SetRTCClockSource>
 80033b0:	e02e      	b.n	8003410 <HAL_RCCEx_PeriphCLKConfig+0x116>
      }
      else /* A clock source is already selected */
      {
        /* Store the content of BDCR register before the reset of Backup Domain */
        uint32_t bdcr = LL_RCC_ReadReg(BDCR);
 80033b2:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 80033b6:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 80033ba:	617b      	str	r3, [r7, #20]

        /* RTC Clock selection can be changed only if the Backup Domain is reset */
        LL_RCC_ForceBackupDomainReset();
 80033bc:	f7ff ff4b 	bl	8003256 <LL_RCC_ForceBackupDomainReset>
        LL_RCC_ReleaseBackupDomainReset();
 80033c0:	f7ff ff5a 	bl	8003278 <LL_RCC_ReleaseBackupDomainReset>

        /* Set the value of the clock source selection */
        MODIFY_REG(bdcr, RCC_BDCR_RTCSEL, PeriphClkInit->RTCClockSelection);
 80033c4:	697b      	ldr	r3, [r7, #20]
 80033c6:	f423 7240 	bic.w	r2, r3, #768	@ 0x300
 80033ca:	687b      	ldr	r3, [r7, #4]
 80033cc:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80033ce:	4313      	orrs	r3, r2
 80033d0:	617b      	str	r3, [r7, #20]

        /* Restore the content of BDCR register */
        LL_RCC_WriteReg(BDCR, bdcr);
 80033d2:	f04f 42b0 	mov.w	r2, #1476395008	@ 0x58000000
 80033d6:	697b      	ldr	r3, [r7, #20]
 80033d8:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90

        /* Wait for LSE reactivation if LSE was enable prior to Backup Domain reset */
        if (LL_RCC_LSE_IsEnabled() == 1U)
 80033dc:	f7ff fdf0 	bl	8002fc0 <LL_RCC_LSE_IsEnabled>
 80033e0:	4603      	mov	r3, r0
 80033e2:	2b01      	cmp	r3, #1
 80033e4:	d114      	bne.n	8003410 <HAL_RCCEx_PeriphCLKConfig+0x116>
        {
          /* Get Start Tick*/
          tickstart = HAL_GetTick();
 80033e6:	f7fe f87f 	bl	80014e8 <HAL_GetTick>
 80033ea:	6138      	str	r0, [r7, #16]

          /* Wait till LSE is ready */
          while (LL_RCC_LSE_IsReady() != 1U)
 80033ec:	e00b      	b.n	8003406 <HAL_RCCEx_PeriphCLKConfig+0x10c>
          {
            if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 80033ee:	f7fe f87b 	bl	80014e8 <HAL_GetTick>
 80033f2:	4602      	mov	r2, r0
 80033f4:	693b      	ldr	r3, [r7, #16]
 80033f6:	1ad3      	subs	r3, r2, r3
 80033f8:	f241 3288 	movw	r2, #5000	@ 0x1388
 80033fc:	4293      	cmp	r3, r2
 80033fe:	d902      	bls.n	8003406 <HAL_RCCEx_PeriphCLKConfig+0x10c>
            {
              ret = HAL_TIMEOUT;
 8003400:	2303      	movs	r3, #3
 8003402:	77fb      	strb	r3, [r7, #31]
              break;
 8003404:	e004      	b.n	8003410 <HAL_RCCEx_PeriphCLKConfig+0x116>
          while (LL_RCC_LSE_IsReady() != 1U)
 8003406:	f7ff fded 	bl	8002fe4 <LL_RCC_LSE_IsReady>
 800340a:	4603      	mov	r3, r0
 800340c:	2b01      	cmp	r3, #1
 800340e:	d1ee      	bne.n	80033ee <HAL_RCCEx_PeriphCLKConfig+0xf4>
          }
        }
      }

      /* set overall return value */
      status = ret;
 8003410:	7ffb      	ldrb	r3, [r7, #31]
 8003412:	77bb      	strb	r3, [r7, #30]
 8003414:	e001      	b.n	800341a <HAL_RCCEx_PeriphCLKConfig+0x120>
    }
    else
    {
      /* set overall return value */
      status = ret;
 8003416:	7ffb      	ldrb	r3, [r7, #31]
 8003418:	77bb      	strb	r3, [r7, #30]
    }

  }

  /*-------------------------- USART1 clock source configuration -------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART1) == RCC_PERIPHCLK_USART1)
 800341a:	687b      	ldr	r3, [r7, #4]
 800341c:	681b      	ldr	r3, [r3, #0]
 800341e:	f003 0301 	and.w	r3, r3, #1
 8003422:	2b00      	cmp	r3, #0
 8003424:	d004      	beq.n	8003430 <HAL_RCCEx_PeriphCLKConfig+0x136>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART1CLKSOURCE(PeriphClkInit->Usart1ClockSelection));

    /* Configure the USART1 clock source */
    __HAL_RCC_USART1_CONFIG(PeriphClkInit->Usart1ClockSelection);
 8003426:	687b      	ldr	r3, [r7, #4]
 8003428:	699b      	ldr	r3, [r3, #24]
 800342a:	4618      	mov	r0, r3
 800342c:	f7ff fe2a 	bl	8003084 <LL_RCC_SetUSARTClockSource>
  }

#if defined(LPUART1)
  /*-------------------------- LPUART1 clock source configuration ------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPUART1) == RCC_PERIPHCLK_LPUART1)
 8003430:	687b      	ldr	r3, [r7, #4]
 8003432:	681b      	ldr	r3, [r3, #0]
 8003434:	f003 0302 	and.w	r3, r3, #2
 8003438:	2b00      	cmp	r3, #0
 800343a:	d004      	beq.n	8003446 <HAL_RCCEx_PeriphCLKConfig+0x14c>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LPUART1CLKSOURCE(PeriphClkInit->Lpuart1ClockSelection));

    /* Configure the LPUAR1 clock source */
    __HAL_RCC_LPUART1_CONFIG(PeriphClkInit->Lpuart1ClockSelection);
 800343c:	687b      	ldr	r3, [r7, #4]
 800343e:	69db      	ldr	r3, [r3, #28]
 8003440:	4618      	mov	r0, r3
 8003442:	f7ff fe35 	bl	80030b0 <LL_RCC_SetLPUARTClockSource>
  }
#endif /* LPUART1 */

  /*-------------------------- LPTIM1 clock source configuration -------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPTIM1) == (RCC_PERIPHCLK_LPTIM1))
 8003446:	687b      	ldr	r3, [r7, #4]
 8003448:	681b      	ldr	r3, [r3, #0]
 800344a:	f003 0310 	and.w	r3, r3, #16
 800344e:	2b00      	cmp	r3, #0
 8003450:	d004      	beq.n	800345c <HAL_RCCEx_PeriphCLKConfig+0x162>
  {
    assert_param(IS_RCC_LPTIM1CLK(PeriphClkInit->Lptim1ClockSelection));
    __HAL_RCC_LPTIM1_CONFIG(PeriphClkInit->Lptim1ClockSelection);
 8003452:	687b      	ldr	r3, [r7, #4]
 8003454:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8003456:	4618      	mov	r0, r3
 8003458:	f7ff fe5d 	bl	8003116 <LL_RCC_SetLPTIMClockSource>
  }

  /*-------------------------- LPTIM2 clock source configuration -------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPTIM2) == (RCC_PERIPHCLK_LPTIM2))
 800345c:	687b      	ldr	r3, [r7, #4]
 800345e:	681b      	ldr	r3, [r3, #0]
 8003460:	f003 0320 	and.w	r3, r3, #32
 8003464:	2b00      	cmp	r3, #0
 8003466:	d004      	beq.n	8003472 <HAL_RCCEx_PeriphCLKConfig+0x178>
  {
    assert_param(IS_RCC_LPTIM2CLK(PeriphClkInit->Lptim2ClockSelection));
    __HAL_RCC_LPTIM2_CONFIG(PeriphClkInit->Lptim2ClockSelection);
 8003468:	687b      	ldr	r3, [r7, #4]
 800346a:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800346c:	4618      	mov	r0, r3
 800346e:	f7ff fe52 	bl	8003116 <LL_RCC_SetLPTIMClockSource>
  }

  /*-------------------------- I2C1 clock source configuration ---------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C1) == RCC_PERIPHCLK_I2C1)
 8003472:	687b      	ldr	r3, [r7, #4]
 8003474:	681b      	ldr	r3, [r3, #0]
 8003476:	f003 0304 	and.w	r3, r3, #4
 800347a:	2b00      	cmp	r3, #0
 800347c:	d004      	beq.n	8003488 <HAL_RCCEx_PeriphCLKConfig+0x18e>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C1CLKSOURCE(PeriphClkInit->I2c1ClockSelection));

    /* Configure the I2C1 clock source */
    __HAL_RCC_I2C1_CONFIG(PeriphClkInit->I2c1ClockSelection);
 800347e:	687b      	ldr	r3, [r7, #4]
 8003480:	6a1b      	ldr	r3, [r3, #32]
 8003482:	4618      	mov	r0, r3
 8003484:	f7ff fe2a 	bl	80030dc <LL_RCC_SetI2CClockSource>
  }

#if defined(I2C3)
  /*-------------------------- I2C3 clock source configuration ---------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C3) == RCC_PERIPHCLK_I2C3)
 8003488:	687b      	ldr	r3, [r7, #4]
 800348a:	681b      	ldr	r3, [r3, #0]
 800348c:	f003 0308 	and.w	r3, r3, #8
 8003490:	2b00      	cmp	r3, #0
 8003492:	d004      	beq.n	800349e <HAL_RCCEx_PeriphCLKConfig+0x1a4>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C3CLKSOURCE(PeriphClkInit->I2c3ClockSelection));

    /* Configure the I2C3 clock source */
    __HAL_RCC_I2C3_CONFIG(PeriphClkInit->I2c3ClockSelection);
 8003494:	687b      	ldr	r3, [r7, #4]
 8003496:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8003498:	4618      	mov	r0, r3
 800349a:	f7ff fe1f 	bl	80030dc <LL_RCC_SetI2CClockSource>
  }
#endif /* I2C3 */

#if defined(USB)
  /*-------------------------- USB clock source configuration ----------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USB) == (RCC_PERIPHCLK_USB))
 800349e:	687b      	ldr	r3, [r7, #4]
 80034a0:	681b      	ldr	r3, [r3, #0]
 80034a2:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 80034a6:	2b00      	cmp	r3, #0
 80034a8:	d022      	beq.n	80034f0 <HAL_RCCEx_PeriphCLKConfig+0x1f6>
  {
    assert_param(IS_RCC_USBCLKSOURCE(PeriphClkInit->UsbClockSelection));
    __HAL_RCC_USB_CONFIG(PeriphClkInit->UsbClockSelection);
 80034aa:	687b      	ldr	r3, [r7, #4]
 80034ac:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 80034ae:	4618      	mov	r0, r3
 80034b0:	f7ff fe8d 	bl	80031ce <LL_RCC_SetUSBClockSource>

    if (PeriphClkInit->UsbClockSelection == RCC_USBCLKSOURCE_PLL)
 80034b4:	687b      	ldr	r3, [r7, #4]
 80034b6:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 80034b8:	f1b3 6f00 	cmp.w	r3, #134217728	@ 0x8000000
 80034bc:	d107      	bne.n	80034ce <HAL_RCCEx_PeriphCLKConfig+0x1d4>
    {
      /* Enable PLLQ output */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_USBCLK);
 80034be:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 80034c2:	68db      	ldr	r3, [r3, #12]
 80034c4:	f04f 42b0 	mov.w	r2, #1476395008	@ 0x58000000
 80034c8:	f043 7380 	orr.w	r3, r3, #16777216	@ 0x1000000
 80034cc:	60d3      	str	r3, [r2, #12]
    }
#if defined(SAI1)
    if (PeriphClkInit->UsbClockSelection == RCC_USBCLKSOURCE_PLLSAI1)
 80034ce:	687b      	ldr	r3, [r7, #4]
 80034d0:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 80034d2:	f1b3 6f80 	cmp.w	r3, #67108864	@ 0x4000000
 80034d6:	d10b      	bne.n	80034f0 <HAL_RCCEx_PeriphCLKConfig+0x1f6>
    {
      /* PLLSAI1 parameters N & Q configuration and clock output (PLLSAI1ClockOut) */
      ret = RCCEx_PLLSAI1_ConfigNQ(&(PeriphClkInit->PLLSAI1));
 80034d8:	687b      	ldr	r3, [r7, #4]
 80034da:	3304      	adds	r3, #4
 80034dc:	4618      	mov	r0, r3
 80034de:	f000 f8dd 	bl	800369c <RCCEx_PLLSAI1_ConfigNQ>
 80034e2:	4603      	mov	r3, r0
 80034e4:	77fb      	strb	r3, [r7, #31]

      if (ret != HAL_OK)
 80034e6:	7ffb      	ldrb	r3, [r7, #31]
 80034e8:	2b00      	cmp	r3, #0
 80034ea:	d001      	beq.n	80034f0 <HAL_RCCEx_PeriphCLKConfig+0x1f6>
      {
        /* set overall return value */
        status = ret;
 80034ec:	7ffb      	ldrb	r3, [r7, #31]
 80034ee:	77bb      	strb	r3, [r7, #30]
#endif /* SAI1 */
  }
#endif /* USB */

  /*-------------------------- RNG clock source configuration ----------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_RNG) == (RCC_PERIPHCLK_RNG))
 80034f0:	687b      	ldr	r3, [r7, #4]
 80034f2:	681b      	ldr	r3, [r3, #0]
 80034f4:	f403 7300 	and.w	r3, r3, #512	@ 0x200
 80034f8:	2b00      	cmp	r3, #0
 80034fa:	d02b      	beq.n	8003554 <HAL_RCCEx_PeriphCLKConfig+0x25a>
  {
    /* Check the parameters */
    assert_param(IS_RCC_RNGCLKSOURCE(PeriphClkInit->RngClockSelection));

    /* Configure the RNG clock source */
    __HAL_RCC_RNG_CONFIG(PeriphClkInit->RngClockSelection);
 80034fc:	687b      	ldr	r3, [r7, #4]
 80034fe:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8003500:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8003504:	d008      	beq.n	8003518 <HAL_RCCEx_PeriphCLKConfig+0x21e>
 8003506:	687b      	ldr	r3, [r7, #4]
 8003508:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800350a:	f1b3 4f00 	cmp.w	r3, #2147483648	@ 0x80000000
 800350e:	d003      	beq.n	8003518 <HAL_RCCEx_PeriphCLKConfig+0x21e>
 8003510:	687b      	ldr	r3, [r7, #4]
 8003512:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8003514:	2b00      	cmp	r3, #0
 8003516:	d105      	bne.n	8003524 <HAL_RCCEx_PeriphCLKConfig+0x22a>
 8003518:	687b      	ldr	r3, [r7, #4]
 800351a:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800351c:	4618      	mov	r0, r3
 800351e:	f7ff fe2a 	bl	8003176 <LL_RCC_SetRNGClockSource>
 8003522:	e00a      	b.n	800353a <HAL_RCCEx_PeriphCLKConfig+0x240>
 8003524:	687b      	ldr	r3, [r7, #4]
 8003526:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8003528:	f023 5380 	bic.w	r3, r3, #268435456	@ 0x10000000
 800352c:	60fb      	str	r3, [r7, #12]
 800352e:	2000      	movs	r0, #0
 8003530:	f7ff fe21 	bl	8003176 <LL_RCC_SetRNGClockSource>
 8003534:	68f8      	ldr	r0, [r7, #12]
 8003536:	f7ff fe34 	bl	80031a2 <LL_RCC_SetCLK48ClockSource>

    if (PeriphClkInit->RngClockSelection == RCC_RNGCLKSOURCE_PLL)
 800353a:	687b      	ldr	r3, [r7, #4]
 800353c:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800353e:	f1b3 5fc0 	cmp.w	r3, #402653184	@ 0x18000000
 8003542:	d107      	bne.n	8003554 <HAL_RCCEx_PeriphCLKConfig+0x25a>
    {
      /* Enable PLLQ output */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_RNGCLK);
 8003544:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 8003548:	68db      	ldr	r3, [r3, #12]
 800354a:	f04f 42b0 	mov.w	r2, #1476395008	@ 0x58000000
 800354e:	f043 7380 	orr.w	r3, r3, #16777216	@ 0x1000000
 8003552:	60d3      	str	r3, [r2, #12]
    }
  }

  /*-------------------------- ADC clock source configuration ----------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_ADC) == RCC_PERIPHCLK_ADC)
 8003554:	687b      	ldr	r3, [r7, #4]
 8003556:	681b      	ldr	r3, [r3, #0]
 8003558:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 800355c:	2b00      	cmp	r3, #0
 800355e:	d022      	beq.n	80035a6 <HAL_RCCEx_PeriphCLKConfig+0x2ac>
  {
    /* Check the parameters */
    assert_param(IS_RCC_ADCCLKSOURCE(PeriphClkInit->AdcClockSelection));

    /* Configure the ADC interface clock source */
    __HAL_RCC_ADC_CONFIG(PeriphClkInit->AdcClockSelection);
 8003560:	687b      	ldr	r3, [r7, #4]
 8003562:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8003564:	4618      	mov	r0, r3
 8003566:	f7ff fe3d 	bl	80031e4 <LL_RCC_SetADCClockSource>

    if (PeriphClkInit->AdcClockSelection == RCC_ADCCLKSOURCE_PLL)
 800356a:	687b      	ldr	r3, [r7, #4]
 800356c:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 800356e:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
 8003572:	d107      	bne.n	8003584 <HAL_RCCEx_PeriphCLKConfig+0x28a>
    {
      /* Enable RCC_PLL_RNGCLK output */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_ADCCLK);
 8003574:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 8003578:	68db      	ldr	r3, [r3, #12]
 800357a:	f04f 42b0 	mov.w	r2, #1476395008	@ 0x58000000
 800357e:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8003582:	60d3      	str	r3, [r2, #12]
    }

#if defined(SAI1)
    if (PeriphClkInit->AdcClockSelection == RCC_ADCCLKSOURCE_PLLSAI1)
 8003584:	687b      	ldr	r3, [r7, #4]
 8003586:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8003588:	f1b3 5f80 	cmp.w	r3, #268435456	@ 0x10000000
 800358c:	d10b      	bne.n	80035a6 <HAL_RCCEx_PeriphCLKConfig+0x2ac>
    {
      /* PLLSAI1 parameters N & R configuration and clock output (PLLSAI1ClockOut) */
      ret = RCCEx_PLLSAI1_ConfigNR(&(PeriphClkInit->PLLSAI1));
 800358e:	687b      	ldr	r3, [r7, #4]
 8003590:	3304      	adds	r3, #4
 8003592:	4618      	mov	r0, r3
 8003594:	f000 f8dd 	bl	8003752 <RCCEx_PLLSAI1_ConfigNR>
 8003598:	4603      	mov	r3, r0
 800359a:	77fb      	strb	r3, [r7, #31]

      if (ret != HAL_OK)
 800359c:	7ffb      	ldrb	r3, [r7, #31]
 800359e:	2b00      	cmp	r3, #0
 80035a0:	d001      	beq.n	80035a6 <HAL_RCCEx_PeriphCLKConfig+0x2ac>
      {
        /* set overall return value */
        status = ret;
 80035a2:	7ffb      	ldrb	r3, [r7, #31]
 80035a4:	77bb      	strb	r3, [r7, #30]
    }
#endif /* SAI1 */
  }

  /*-------------------------- RFWKP clock source configuration ----------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_RFWAKEUP) == RCC_PERIPHCLK_RFWAKEUP)
 80035a6:	687b      	ldr	r3, [r7, #4]
 80035a8:	681b      	ldr	r3, [r3, #0]
 80035aa:	f403 5380 	and.w	r3, r3, #4096	@ 0x1000
 80035ae:	2b00      	cmp	r3, #0
 80035b0:	d004      	beq.n	80035bc <HAL_RCCEx_PeriphCLKConfig+0x2c2>
  {
    /* Check the parameters */
    assert_param(IS_RCC_RFWKPCLKSOURCE(PeriphClkInit->RFWakeUpClockSelection));

    /* Configure the RFWKP interface clock source */
    __HAL_RCC_RFWAKEUP_CONFIG(PeriphClkInit->RFWakeUpClockSelection);
 80035b2:	687b      	ldr	r3, [r7, #4]
 80035b4:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80035b6:	4618      	mov	r0, r3
 80035b8:	f7ff fd26 	bl	8003008 <LL_RCC_SetRFWKPClockSource>

  }

#if defined(RCC_SMPS_SUPPORT)
  /*-------------------------- SMPS clock source configuration ----------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SMPS) == RCC_PERIPHCLK_SMPS)
 80035bc:	687b      	ldr	r3, [r7, #4]
 80035be:	681b      	ldr	r3, [r3, #0]
 80035c0:	f403 5300 	and.w	r3, r3, #8192	@ 0x2000
 80035c4:	2b00      	cmp	r3, #0
 80035c6:	d009      	beq.n	80035dc <HAL_RCCEx_PeriphCLKConfig+0x2e2>
    /* Check the parameters */
    assert_param(IS_RCC_SMPSCLKDIV(PeriphClkInit->SmpsDivSelection));
    assert_param(IS_RCC_SMPSCLKSOURCE(PeriphClkInit->SmpsClockSelection));

    /* Configure the SMPS interface clock division factor */
    __HAL_RCC_SMPS_DIV_CONFIG(PeriphClkInit->SmpsDivSelection);
 80035c8:	687b      	ldr	r3, [r7, #4]
 80035ca:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 80035cc:	4618      	mov	r0, r3
 80035ce:	f7ff fd45 	bl	800305c <LL_RCC_SetSMPSPrescaler>

    /* Configure the SMPS interface clock source */
    __HAL_RCC_SMPS_CONFIG(PeriphClkInit->SmpsClockSelection);
 80035d2:	687b      	ldr	r3, [r7, #4]
 80035d4:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 80035d6:	4618      	mov	r0, r3
 80035d8:	f7ff fd2c 	bl	8003034 <LL_RCC_SetSMPSClockSource>
  }
#endif /* RCC_SMPS_SUPPORT */

  return status;
 80035dc:	7fbb      	ldrb	r3, [r7, #30]
}
 80035de:	4618      	mov	r0, r3
 80035e0:	3720      	adds	r7, #32
 80035e2:	46bd      	mov	sp, r7
 80035e4:	bd80      	pop	{r7, pc}

080035e6 <RCCEx_PLLSAI1_ConfigNP>:
  * @note   PLLSAI1 is temporary disable to apply new parameters
  *
  * @retval HAL status
  */
static HAL_StatusTypeDef RCCEx_PLLSAI1_ConfigNP(RCC_PLLSAI1InitTypeDef *PLLSAI1)
{
 80035e6:	b580      	push	{r7, lr}
 80035e8:	b084      	sub	sp, #16
 80035ea:	af00      	add	r7, sp, #0
 80035ec:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  HAL_StatusTypeDef status = HAL_OK;
 80035ee:	2300      	movs	r3, #0
 80035f0:	73fb      	strb	r3, [r7, #15]
  assert_param(IS_RCC_PLLN_VALUE(PLLSAI1->PLLN));
  assert_param(IS_RCC_PLLP_VALUE(PLLSAI1->PLLP));
  assert_param(IS_RCC_PLLSAI1CLOCKOUT_VALUE(PLLSAI1->PLLSAI1ClockOut));

  /* Disable the PLLSAI1 */
  __HAL_RCC_PLLSAI1_DISABLE();
 80035f2:	f7ff fe61 	bl	80032b8 <LL_RCC_PLLSAI1_Disable>

  /* Get Start Tick*/
  tickstart = HAL_GetTick();
 80035f6:	f7fd ff77 	bl	80014e8 <HAL_GetTick>
 80035fa:	60b8      	str	r0, [r7, #8]

  /* Wait till PLLSAI1 is ready to be updated */
  while (LL_RCC_PLLSAI1_IsReady() != 0U)
 80035fc:	e009      	b.n	8003612 <RCCEx_PLLSAI1_ConfigNP+0x2c>
  {
    if ((HAL_GetTick() - tickstart) > PLLSAI1_TIMEOUT_VALUE)
 80035fe:	f7fd ff73 	bl	80014e8 <HAL_GetTick>
 8003602:	4602      	mov	r2, r0
 8003604:	68bb      	ldr	r3, [r7, #8]
 8003606:	1ad3      	subs	r3, r2, r3
 8003608:	2b02      	cmp	r3, #2
 800360a:	d902      	bls.n	8003612 <RCCEx_PLLSAI1_ConfigNP+0x2c>
    {
      status = HAL_TIMEOUT;
 800360c:	2303      	movs	r3, #3
 800360e:	73fb      	strb	r3, [r7, #15]
      break;
 8003610:	e004      	b.n	800361c <RCCEx_PLLSAI1_ConfigNP+0x36>
  while (LL_RCC_PLLSAI1_IsReady() != 0U)
 8003612:	f7ff fe60 	bl	80032d6 <LL_RCC_PLLSAI1_IsReady>
 8003616:	4603      	mov	r3, r0
 8003618:	2b00      	cmp	r3, #0
 800361a:	d1f0      	bne.n	80035fe <RCCEx_PLLSAI1_ConfigNP+0x18>
    }
  }

  if (status == HAL_OK)
 800361c:	7bfb      	ldrb	r3, [r7, #15]
 800361e:	2b00      	cmp	r3, #0
 8003620:	d137      	bne.n	8003692 <RCCEx_PLLSAI1_ConfigNP+0xac>
  {
    /* Configure the PLLSAI1 Multiplication factor N */
    __HAL_RCC_PLLSAI1_MULN_CONFIG(PLLSAI1->PLLN);
 8003622:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 8003626:	691b      	ldr	r3, [r3, #16]
 8003628:	f423 42fe 	bic.w	r2, r3, #32512	@ 0x7f00
 800362c:	687b      	ldr	r3, [r7, #4]
 800362e:	681b      	ldr	r3, [r3, #0]
 8003630:	021b      	lsls	r3, r3, #8
 8003632:	f04f 41b0 	mov.w	r1, #1476395008	@ 0x58000000
 8003636:	4313      	orrs	r3, r2
 8003638:	610b      	str	r3, [r1, #16]

    /* Configure the PLLSAI1 Division factor P */
    __HAL_RCC_PLLSAI1_DIVP_CONFIG(PLLSAI1->PLLP);
 800363a:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 800363e:	691b      	ldr	r3, [r3, #16]
 8003640:	f423 1278 	bic.w	r2, r3, #4063232	@ 0x3e0000
 8003644:	687b      	ldr	r3, [r7, #4]
 8003646:	685b      	ldr	r3, [r3, #4]
 8003648:	f04f 41b0 	mov.w	r1, #1476395008	@ 0x58000000
 800364c:	4313      	orrs	r3, r2
 800364e:	610b      	str	r3, [r1, #16]

    /* Enable the PLLSAI1 again by setting PLLSAI1ON to 1*/
    __HAL_RCC_PLLSAI1_ENABLE();
 8003650:	f7ff fe23 	bl	800329a <LL_RCC_PLLSAI1_Enable>

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 8003654:	f7fd ff48 	bl	80014e8 <HAL_GetTick>
 8003658:	60b8      	str	r0, [r7, #8]

    /* Wait till PLLSAI1 is ready */
    while (LL_RCC_PLLSAI1_IsReady() != 1U)
 800365a:	e009      	b.n	8003670 <RCCEx_PLLSAI1_ConfigNP+0x8a>
    {
      if ((HAL_GetTick() - tickstart) > PLLSAI1_TIMEOUT_VALUE)
 800365c:	f7fd ff44 	bl	80014e8 <HAL_GetTick>
 8003660:	4602      	mov	r2, r0
 8003662:	68bb      	ldr	r3, [r7, #8]
 8003664:	1ad3      	subs	r3, r2, r3
 8003666:	2b02      	cmp	r3, #2
 8003668:	d902      	bls.n	8003670 <RCCEx_PLLSAI1_ConfigNP+0x8a>
      {
        status = HAL_TIMEOUT;
 800366a:	2303      	movs	r3, #3
 800366c:	73fb      	strb	r3, [r7, #15]
        break;
 800366e:	e004      	b.n	800367a <RCCEx_PLLSAI1_ConfigNP+0x94>
    while (LL_RCC_PLLSAI1_IsReady() != 1U)
 8003670:	f7ff fe31 	bl	80032d6 <LL_RCC_PLLSAI1_IsReady>
 8003674:	4603      	mov	r3, r0
 8003676:	2b01      	cmp	r3, #1
 8003678:	d1f0      	bne.n	800365c <RCCEx_PLLSAI1_ConfigNP+0x76>
      }
    }

    if (status == HAL_OK)
 800367a:	7bfb      	ldrb	r3, [r7, #15]
 800367c:	2b00      	cmp	r3, #0
 800367e:	d108      	bne.n	8003692 <RCCEx_PLLSAI1_ConfigNP+0xac>
    {
      /* Configure the PLLSAI1 Clock output(s) */
      __HAL_RCC_PLLSAI1CLKOUT_ENABLE(PLLSAI1->PLLSAI1ClockOut);
 8003680:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 8003684:	691a      	ldr	r2, [r3, #16]
 8003686:	687b      	ldr	r3, [r7, #4]
 8003688:	691b      	ldr	r3, [r3, #16]
 800368a:	f04f 41b0 	mov.w	r1, #1476395008	@ 0x58000000
 800368e:	4313      	orrs	r3, r2
 8003690:	610b      	str	r3, [r1, #16]
    }
  }

  return status;
 8003692:	7bfb      	ldrb	r3, [r7, #15]
}
 8003694:	4618      	mov	r0, r3
 8003696:	3710      	adds	r7, #16
 8003698:	46bd      	mov	sp, r7
 800369a:	bd80      	pop	{r7, pc}

0800369c <RCCEx_PLLSAI1_ConfigNQ>:
  * @note   PLLSAI1 is temporary disable to apply new parameters
  *
  * @retval HAL status
  */
static HAL_StatusTypeDef RCCEx_PLLSAI1_ConfigNQ(RCC_PLLSAI1InitTypeDef *PLLSAI1)
{
 800369c:	b580      	push	{r7, lr}
 800369e:	b084      	sub	sp, #16
 80036a0:	af00      	add	r7, sp, #0
 80036a2:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  HAL_StatusTypeDef status = HAL_OK;
 80036a4:	2300      	movs	r3, #0
 80036a6:	73fb      	strb	r3, [r7, #15]
  assert_param(IS_RCC_PLLN_VALUE(PLLSAI1->PLLN));
  assert_param(IS_RCC_PLLQ_VALUE(PLLSAI1->PLLQ));
  assert_param(IS_RCC_PLLSAI1CLOCKOUT_VALUE(PLLSAI1->PLLSAI1ClockOut));

  /* Disable the PLLSAI1 */
  __HAL_RCC_PLLSAI1_DISABLE();
 80036a8:	f7ff fe06 	bl	80032b8 <LL_RCC_PLLSAI1_Disable>

  /* Get Start Tick*/
  tickstart = HAL_GetTick();
 80036ac:	f7fd ff1c 	bl	80014e8 <HAL_GetTick>
 80036b0:	60b8      	str	r0, [r7, #8]

  /* Wait till PLLSAI1 is ready to be updated */
  while (LL_RCC_PLLSAI1_IsReady() != 0U)
 80036b2:	e009      	b.n	80036c8 <RCCEx_PLLSAI1_ConfigNQ+0x2c>
  {
    if ((HAL_GetTick() - tickstart) > PLLSAI1_TIMEOUT_VALUE)
 80036b4:	f7fd ff18 	bl	80014e8 <HAL_GetTick>
 80036b8:	4602      	mov	r2, r0
 80036ba:	68bb      	ldr	r3, [r7, #8]
 80036bc:	1ad3      	subs	r3, r2, r3
 80036be:	2b02      	cmp	r3, #2
 80036c0:	d902      	bls.n	80036c8 <RCCEx_PLLSAI1_ConfigNQ+0x2c>
    {
      status = HAL_TIMEOUT;
 80036c2:	2303      	movs	r3, #3
 80036c4:	73fb      	strb	r3, [r7, #15]
      break;
 80036c6:	e004      	b.n	80036d2 <RCCEx_PLLSAI1_ConfigNQ+0x36>
  while (LL_RCC_PLLSAI1_IsReady() != 0U)
 80036c8:	f7ff fe05 	bl	80032d6 <LL_RCC_PLLSAI1_IsReady>
 80036cc:	4603      	mov	r3, r0
 80036ce:	2b00      	cmp	r3, #0
 80036d0:	d1f0      	bne.n	80036b4 <RCCEx_PLLSAI1_ConfigNQ+0x18>
    }
  }

  if (status == HAL_OK)
 80036d2:	7bfb      	ldrb	r3, [r7, #15]
 80036d4:	2b00      	cmp	r3, #0
 80036d6:	d137      	bne.n	8003748 <RCCEx_PLLSAI1_ConfigNQ+0xac>
  {
    /* Configure the PLLSAI1 Multiplication factor N */
    __HAL_RCC_PLLSAI1_MULN_CONFIG(PLLSAI1->PLLN);
 80036d8:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 80036dc:	691b      	ldr	r3, [r3, #16]
 80036de:	f423 42fe 	bic.w	r2, r3, #32512	@ 0x7f00
 80036e2:	687b      	ldr	r3, [r7, #4]
 80036e4:	681b      	ldr	r3, [r3, #0]
 80036e6:	021b      	lsls	r3, r3, #8
 80036e8:	f04f 41b0 	mov.w	r1, #1476395008	@ 0x58000000
 80036ec:	4313      	orrs	r3, r2
 80036ee:	610b      	str	r3, [r1, #16]
    /* Configure the PLLSAI1 Division factor Q */
    __HAL_RCC_PLLSAI1_DIVQ_CONFIG(PLLSAI1->PLLQ);
 80036f0:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 80036f4:	691b      	ldr	r3, [r3, #16]
 80036f6:	f023 6260 	bic.w	r2, r3, #234881024	@ 0xe000000
 80036fa:	687b      	ldr	r3, [r7, #4]
 80036fc:	689b      	ldr	r3, [r3, #8]
 80036fe:	f04f 41b0 	mov.w	r1, #1476395008	@ 0x58000000
 8003702:	4313      	orrs	r3, r2
 8003704:	610b      	str	r3, [r1, #16]

    /* Enable the PLLSAI1 again by setting PLLSAI1ON to 1*/
    __HAL_RCC_PLLSAI1_ENABLE();
 8003706:	f7ff fdc8 	bl	800329a <LL_RCC_PLLSAI1_Enable>

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 800370a:	f7fd feed 	bl	80014e8 <HAL_GetTick>
 800370e:	60b8      	str	r0, [r7, #8]

    /* Wait till PLLSAI1 is ready */
    while (LL_RCC_PLLSAI1_IsReady() != 1U)
 8003710:	e009      	b.n	8003726 <RCCEx_PLLSAI1_ConfigNQ+0x8a>
    {
      if ((HAL_GetTick() - tickstart) > PLLSAI1_TIMEOUT_VALUE)
 8003712:	f7fd fee9 	bl	80014e8 <HAL_GetTick>
 8003716:	4602      	mov	r2, r0
 8003718:	68bb      	ldr	r3, [r7, #8]
 800371a:	1ad3      	subs	r3, r2, r3
 800371c:	2b02      	cmp	r3, #2
 800371e:	d902      	bls.n	8003726 <RCCEx_PLLSAI1_ConfigNQ+0x8a>
      {
        status = HAL_TIMEOUT;
 8003720:	2303      	movs	r3, #3
 8003722:	73fb      	strb	r3, [r7, #15]
        break;
 8003724:	e004      	b.n	8003730 <RCCEx_PLLSAI1_ConfigNQ+0x94>
    while (LL_RCC_PLLSAI1_IsReady() != 1U)
 8003726:	f7ff fdd6 	bl	80032d6 <LL_RCC_PLLSAI1_IsReady>
 800372a:	4603      	mov	r3, r0
 800372c:	2b01      	cmp	r3, #1
 800372e:	d1f0      	bne.n	8003712 <RCCEx_PLLSAI1_ConfigNQ+0x76>
      }
    }

    if (status == HAL_OK)
 8003730:	7bfb      	ldrb	r3, [r7, #15]
 8003732:	2b00      	cmp	r3, #0
 8003734:	d108      	bne.n	8003748 <RCCEx_PLLSAI1_ConfigNQ+0xac>
    {
      /* Configure the PLLSAI1 Clock output(s) */
      __HAL_RCC_PLLSAI1CLKOUT_ENABLE(PLLSAI1->PLLSAI1ClockOut);
 8003736:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 800373a:	691a      	ldr	r2, [r3, #16]
 800373c:	687b      	ldr	r3, [r7, #4]
 800373e:	691b      	ldr	r3, [r3, #16]
 8003740:	f04f 41b0 	mov.w	r1, #1476395008	@ 0x58000000
 8003744:	4313      	orrs	r3, r2
 8003746:	610b      	str	r3, [r1, #16]
    }
  }

  return status;
 8003748:	7bfb      	ldrb	r3, [r7, #15]
}
 800374a:	4618      	mov	r0, r3
 800374c:	3710      	adds	r7, #16
 800374e:	46bd      	mov	sp, r7
 8003750:	bd80      	pop	{r7, pc}

08003752 <RCCEx_PLLSAI1_ConfigNR>:
  * @note   PLLSAI1 is temporary disable to apply new parameters
  *
  * @retval HAL status
  */
static HAL_StatusTypeDef RCCEx_PLLSAI1_ConfigNR(RCC_PLLSAI1InitTypeDef *PLLSAI1)
{
 8003752:	b580      	push	{r7, lr}
 8003754:	b084      	sub	sp, #16
 8003756:	af00      	add	r7, sp, #0
 8003758:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  HAL_StatusTypeDef status = HAL_OK;
 800375a:	2300      	movs	r3, #0
 800375c:	73fb      	strb	r3, [r7, #15]
  assert_param(IS_RCC_PLLN_VALUE(PLLSAI1->PLLN));
  assert_param(IS_RCC_PLLR_VALUE(PLLSAI1->PLLR));
  assert_param(IS_RCC_PLLSAI1CLOCKOUT_VALUE(PLLSAI1->PLLSAI1ClockOut));

  /* Disable the PLLSAI1 */
  __HAL_RCC_PLLSAI1_DISABLE();
 800375e:	f7ff fdab 	bl	80032b8 <LL_RCC_PLLSAI1_Disable>

  /* Get Start Tick*/
  tickstart = HAL_GetTick();
 8003762:	f7fd fec1 	bl	80014e8 <HAL_GetTick>
 8003766:	60b8      	str	r0, [r7, #8]

  /* Wait till PLLSAI1 is ready to be updated */
  while (LL_RCC_PLLSAI1_IsReady() != 0U)
 8003768:	e009      	b.n	800377e <RCCEx_PLLSAI1_ConfigNR+0x2c>
  {
    if ((HAL_GetTick() - tickstart) > PLLSAI1_TIMEOUT_VALUE)
 800376a:	f7fd febd 	bl	80014e8 <HAL_GetTick>
 800376e:	4602      	mov	r2, r0
 8003770:	68bb      	ldr	r3, [r7, #8]
 8003772:	1ad3      	subs	r3, r2, r3
 8003774:	2b02      	cmp	r3, #2
 8003776:	d902      	bls.n	800377e <RCCEx_PLLSAI1_ConfigNR+0x2c>
    {
      status = HAL_TIMEOUT;
 8003778:	2303      	movs	r3, #3
 800377a:	73fb      	strb	r3, [r7, #15]
      break;
 800377c:	e004      	b.n	8003788 <RCCEx_PLLSAI1_ConfigNR+0x36>
  while (LL_RCC_PLLSAI1_IsReady() != 0U)
 800377e:	f7ff fdaa 	bl	80032d6 <LL_RCC_PLLSAI1_IsReady>
 8003782:	4603      	mov	r3, r0
 8003784:	2b00      	cmp	r3, #0
 8003786:	d1f0      	bne.n	800376a <RCCEx_PLLSAI1_ConfigNR+0x18>
    }
  }

  if (status == HAL_OK)
 8003788:	7bfb      	ldrb	r3, [r7, #15]
 800378a:	2b00      	cmp	r3, #0
 800378c:	d137      	bne.n	80037fe <RCCEx_PLLSAI1_ConfigNR+0xac>
  {
    /* Configure the PLLSAI1 Multiplication factor N */
    __HAL_RCC_PLLSAI1_MULN_CONFIG(PLLSAI1->PLLN);
 800378e:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 8003792:	691b      	ldr	r3, [r3, #16]
 8003794:	f423 42fe 	bic.w	r2, r3, #32512	@ 0x7f00
 8003798:	687b      	ldr	r3, [r7, #4]
 800379a:	681b      	ldr	r3, [r3, #0]
 800379c:	021b      	lsls	r3, r3, #8
 800379e:	f04f 41b0 	mov.w	r1, #1476395008	@ 0x58000000
 80037a2:	4313      	orrs	r3, r2
 80037a4:	610b      	str	r3, [r1, #16]
    /* Configure the PLLSAI1 Division factor R */
    __HAL_RCC_PLLSAI1_DIVR_CONFIG(PLLSAI1->PLLR);
 80037a6:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 80037aa:	691b      	ldr	r3, [r3, #16]
 80037ac:	f023 4260 	bic.w	r2, r3, #3758096384	@ 0xe0000000
 80037b0:	687b      	ldr	r3, [r7, #4]
 80037b2:	68db      	ldr	r3, [r3, #12]
 80037b4:	f04f 41b0 	mov.w	r1, #1476395008	@ 0x58000000
 80037b8:	4313      	orrs	r3, r2
 80037ba:	610b      	str	r3, [r1, #16]

    /* Enable the PLLSAI1 again by setting PLLSAI1ON to 1*/
    __HAL_RCC_PLLSAI1_ENABLE();
 80037bc:	f7ff fd6d 	bl	800329a <LL_RCC_PLLSAI1_Enable>

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 80037c0:	f7fd fe92 	bl	80014e8 <HAL_GetTick>
 80037c4:	60b8      	str	r0, [r7, #8]

    /* Wait till PLLSAI1 is ready */
    while (LL_RCC_PLLSAI1_IsReady() != 1U)
 80037c6:	e009      	b.n	80037dc <RCCEx_PLLSAI1_ConfigNR+0x8a>
    {
      if ((HAL_GetTick() - tickstart) > PLLSAI1_TIMEOUT_VALUE)
 80037c8:	f7fd fe8e 	bl	80014e8 <HAL_GetTick>
 80037cc:	4602      	mov	r2, r0
 80037ce:	68bb      	ldr	r3, [r7, #8]
 80037d0:	1ad3      	subs	r3, r2, r3
 80037d2:	2b02      	cmp	r3, #2
 80037d4:	d902      	bls.n	80037dc <RCCEx_PLLSAI1_ConfigNR+0x8a>
      {
        status = HAL_TIMEOUT;
 80037d6:	2303      	movs	r3, #3
 80037d8:	73fb      	strb	r3, [r7, #15]
        break;
 80037da:	e004      	b.n	80037e6 <RCCEx_PLLSAI1_ConfigNR+0x94>
    while (LL_RCC_PLLSAI1_IsReady() != 1U)
 80037dc:	f7ff fd7b 	bl	80032d6 <LL_RCC_PLLSAI1_IsReady>
 80037e0:	4603      	mov	r3, r0
 80037e2:	2b01      	cmp	r3, #1
 80037e4:	d1f0      	bne.n	80037c8 <RCCEx_PLLSAI1_ConfigNR+0x76>
      }
    }

    if (status == HAL_OK)
 80037e6:	7bfb      	ldrb	r3, [r7, #15]
 80037e8:	2b00      	cmp	r3, #0
 80037ea:	d108      	bne.n	80037fe <RCCEx_PLLSAI1_ConfigNR+0xac>
    {
      /* Configure the PLLSAI1 Clock output(s) */
      __HAL_RCC_PLLSAI1CLKOUT_ENABLE(PLLSAI1->PLLSAI1ClockOut);
 80037ec:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 80037f0:	691a      	ldr	r2, [r3, #16]
 80037f2:	687b      	ldr	r3, [r7, #4]
 80037f4:	691b      	ldr	r3, [r3, #16]
 80037f6:	f04f 41b0 	mov.w	r1, #1476395008	@ 0x58000000
 80037fa:	4313      	orrs	r3, r2
 80037fc:	610b      	str	r3, [r1, #16]
    }
  }

  return status;
 80037fe:	7bfb      	ldrb	r3, [r7, #15]
}
 8003800:	4618      	mov	r0, r3
 8003802:	3710      	adds	r7, #16
 8003804:	46bd      	mov	sp, r7
 8003806:	bd80      	pop	{r7, pc}

08003808 <LL_RCC_GetUSARTClockSource>:
{
 8003808:	b480      	push	{r7}
 800380a:	b083      	sub	sp, #12
 800380c:	af00      	add	r7, sp, #0
 800380e:	6078      	str	r0, [r7, #4]
  return (uint32_t)(READ_BIT(RCC->CCIPR, USARTx));
 8003810:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 8003814:	f8d3 2088 	ldr.w	r2, [r3, #136]	@ 0x88
 8003818:	687b      	ldr	r3, [r7, #4]
 800381a:	4013      	ands	r3, r2
}
 800381c:	4618      	mov	r0, r3
 800381e:	370c      	adds	r7, #12
 8003820:	46bd      	mov	sp, r7
 8003822:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003826:	4770      	bx	lr

08003828 <LL_RCC_GetLPUARTClockSource>:
{
 8003828:	b480      	push	{r7}
 800382a:	b083      	sub	sp, #12
 800382c:	af00      	add	r7, sp, #0
 800382e:	6078      	str	r0, [r7, #4]
  return (uint32_t)(READ_BIT(RCC->CCIPR, LPUARTx));
 8003830:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 8003834:	f8d3 2088 	ldr.w	r2, [r3, #136]	@ 0x88
 8003838:	687b      	ldr	r3, [r7, #4]
 800383a:	4013      	ands	r3, r2
}
 800383c:	4618      	mov	r0, r3
 800383e:	370c      	adds	r7, #12
 8003840:	46bd      	mov	sp, r7
 8003842:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003846:	4770      	bx	lr

08003848 <HAL_UART_Init>:
  *        parameters in the UART_InitTypeDef and initialize the associated handle.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Init(UART_HandleTypeDef *huart)
{
 8003848:	b580      	push	{r7, lr}
 800384a:	b082      	sub	sp, #8
 800384c:	af00      	add	r7, sp, #0
 800384e:	6078      	str	r0, [r7, #4]
  /* Check the UART handle allocation */
  if (huart == NULL)
 8003850:	687b      	ldr	r3, [r7, #4]
 8003852:	2b00      	cmp	r3, #0
 8003854:	d101      	bne.n	800385a <HAL_UART_Init+0x12>
  {
    return HAL_ERROR;
 8003856:	2301      	movs	r3, #1
 8003858:	e042      	b.n	80038e0 <HAL_UART_Init+0x98>
#else
    assert_param(IS_UART_INSTANCE(huart->Instance));
#endif /* LPUART1 */
  }

  if (huart->gState == HAL_UART_STATE_RESET)
 800385a:	687b      	ldr	r3, [r7, #4]
 800385c:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8003860:	2b00      	cmp	r3, #0
 8003862:	d106      	bne.n	8003872 <HAL_UART_Init+0x2a>
  {
    /* Allocate lock resource and initialize it */
    huart->Lock = HAL_UNLOCKED;
 8003864:	687b      	ldr	r3, [r7, #4]
 8003866:	2200      	movs	r2, #0
 8003868:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

    /* Init the low level hardware */
    huart->MspInitCallback(huart);
#else
    /* Init the low level hardware : GPIO, CLOCK */
    HAL_UART_MspInit(huart);
 800386c:	6878      	ldr	r0, [r7, #4]
 800386e:	f7fd fb05 	bl	8000e7c <HAL_UART_MspInit>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
  }

  huart->gState = HAL_UART_STATE_BUSY;
 8003872:	687b      	ldr	r3, [r7, #4]
 8003874:	2224      	movs	r2, #36	@ 0x24
 8003876:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

  __HAL_UART_DISABLE(huart);
 800387a:	687b      	ldr	r3, [r7, #4]
 800387c:	681b      	ldr	r3, [r3, #0]
 800387e:	681a      	ldr	r2, [r3, #0]
 8003880:	687b      	ldr	r3, [r7, #4]
 8003882:	681b      	ldr	r3, [r3, #0]
 8003884:	f022 0201 	bic.w	r2, r2, #1
 8003888:	601a      	str	r2, [r3, #0]

  /* Perform advanced settings configuration */
  /* For some items, configuration requires to be done prior TE and RE bits are set */
  if (huart->AdvancedInit.AdvFeatureInit != UART_ADVFEATURE_NO_INIT)
 800388a:	687b      	ldr	r3, [r7, #4]
 800388c:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800388e:	2b00      	cmp	r3, #0
 8003890:	d002      	beq.n	8003898 <HAL_UART_Init+0x50>
  {
    UART_AdvFeatureConfig(huart);
 8003892:	6878      	ldr	r0, [r7, #4]
 8003894:	f000 fe8c 	bl	80045b0 <UART_AdvFeatureConfig>
  }

  /* Set the UART Communication parameters */
  if (UART_SetConfig(huart) == HAL_ERROR)
 8003898:	6878      	ldr	r0, [r7, #4]
 800389a:	f000 fc61 	bl	8004160 <UART_SetConfig>
 800389e:	4603      	mov	r3, r0
 80038a0:	2b01      	cmp	r3, #1
 80038a2:	d101      	bne.n	80038a8 <HAL_UART_Init+0x60>
  {
    return HAL_ERROR;
 80038a4:	2301      	movs	r3, #1
 80038a6:	e01b      	b.n	80038e0 <HAL_UART_Init+0x98>
  }

  /* In asynchronous mode, the following bits must be kept cleared:
  - LINEN and CLKEN bits in the USART_CR2 register,
  - SCEN, HDSEL and IREN  bits in the USART_CR3 register.*/
  CLEAR_BIT(huart->Instance->CR2, (USART_CR2_LINEN | USART_CR2_CLKEN));
 80038a8:	687b      	ldr	r3, [r7, #4]
 80038aa:	681b      	ldr	r3, [r3, #0]
 80038ac:	685a      	ldr	r2, [r3, #4]
 80038ae:	687b      	ldr	r3, [r7, #4]
 80038b0:	681b      	ldr	r3, [r3, #0]
 80038b2:	f422 4290 	bic.w	r2, r2, #18432	@ 0x4800
 80038b6:	605a      	str	r2, [r3, #4]
  CLEAR_BIT(huart->Instance->CR3, (USART_CR3_SCEN | USART_CR3_HDSEL | USART_CR3_IREN));
 80038b8:	687b      	ldr	r3, [r7, #4]
 80038ba:	681b      	ldr	r3, [r3, #0]
 80038bc:	689a      	ldr	r2, [r3, #8]
 80038be:	687b      	ldr	r3, [r7, #4]
 80038c0:	681b      	ldr	r3, [r3, #0]
 80038c2:	f022 022a 	bic.w	r2, r2, #42	@ 0x2a
 80038c6:	609a      	str	r2, [r3, #8]

  __HAL_UART_ENABLE(huart);
 80038c8:	687b      	ldr	r3, [r7, #4]
 80038ca:	681b      	ldr	r3, [r3, #0]
 80038cc:	681a      	ldr	r2, [r3, #0]
 80038ce:	687b      	ldr	r3, [r7, #4]
 80038d0:	681b      	ldr	r3, [r3, #0]
 80038d2:	f042 0201 	orr.w	r2, r2, #1
 80038d6:	601a      	str	r2, [r3, #0]

  /* TEACK and/or REACK to check before moving huart->gState and huart->RxState to Ready */
  return (UART_CheckIdleState(huart));
 80038d8:	6878      	ldr	r0, [r7, #4]
 80038da:	f000 ff0b 	bl	80046f4 <UART_CheckIdleState>
 80038de:	4603      	mov	r3, r0
}
 80038e0:	4618      	mov	r0, r3
 80038e2:	3708      	adds	r7, #8
 80038e4:	46bd      	mov	sp, r7
 80038e6:	bd80      	pop	{r7, pc}

080038e8 <HAL_UART_Transmit>:
  * @param Size    Amount of data elements (u8 or u16) to be sent.
  * @param Timeout Timeout duration.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Transmit(UART_HandleTypeDef *huart, const uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 80038e8:	b580      	push	{r7, lr}
 80038ea:	b08a      	sub	sp, #40	@ 0x28
 80038ec:	af02      	add	r7, sp, #8
 80038ee:	60f8      	str	r0, [r7, #12]
 80038f0:	60b9      	str	r1, [r7, #8]
 80038f2:	603b      	str	r3, [r7, #0]
 80038f4:	4613      	mov	r3, r2
 80038f6:	80fb      	strh	r3, [r7, #6]
  const uint8_t  *pdata8bits;
  const uint16_t *pdata16bits;
  uint32_t tickstart;

  /* Check that a Tx process is not already ongoing */
  if (huart->gState == HAL_UART_STATE_READY)
 80038f8:	68fb      	ldr	r3, [r7, #12]
 80038fa:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 80038fe:	2b20      	cmp	r3, #32
 8003900:	d17b      	bne.n	80039fa <HAL_UART_Transmit+0x112>
  {
    if ((pData == NULL) || (Size == 0U))
 8003902:	68bb      	ldr	r3, [r7, #8]
 8003904:	2b00      	cmp	r3, #0
 8003906:	d002      	beq.n	800390e <HAL_UART_Transmit+0x26>
 8003908:	88fb      	ldrh	r3, [r7, #6]
 800390a:	2b00      	cmp	r3, #0
 800390c:	d101      	bne.n	8003912 <HAL_UART_Transmit+0x2a>
    {
      return  HAL_ERROR;
 800390e:	2301      	movs	r3, #1
 8003910:	e074      	b.n	80039fc <HAL_UART_Transmit+0x114>
    }

    huart->ErrorCode = HAL_UART_ERROR_NONE;
 8003912:	68fb      	ldr	r3, [r7, #12]
 8003914:	2200      	movs	r2, #0
 8003916:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90
    huart->gState = HAL_UART_STATE_BUSY_TX;
 800391a:	68fb      	ldr	r3, [r7, #12]
 800391c:	2221      	movs	r2, #33	@ 0x21
 800391e:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

    /* Init tickstart for timeout management */
    tickstart = HAL_GetTick();
 8003922:	f7fd fde1 	bl	80014e8 <HAL_GetTick>
 8003926:	6178      	str	r0, [r7, #20]

    huart->TxXferSize  = Size;
 8003928:	68fb      	ldr	r3, [r7, #12]
 800392a:	88fa      	ldrh	r2, [r7, #6]
 800392c:	f8a3 2054 	strh.w	r2, [r3, #84]	@ 0x54
    huart->TxXferCount = Size;
 8003930:	68fb      	ldr	r3, [r7, #12]
 8003932:	88fa      	ldrh	r2, [r7, #6]
 8003934:	f8a3 2056 	strh.w	r2, [r3, #86]	@ 0x56

    /* In case of 9bits/No Parity transfer, pData needs to be handled as a uint16_t pointer */
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 8003938:	68fb      	ldr	r3, [r7, #12]
 800393a:	689b      	ldr	r3, [r3, #8]
 800393c:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 8003940:	d108      	bne.n	8003954 <HAL_UART_Transmit+0x6c>
 8003942:	68fb      	ldr	r3, [r7, #12]
 8003944:	691b      	ldr	r3, [r3, #16]
 8003946:	2b00      	cmp	r3, #0
 8003948:	d104      	bne.n	8003954 <HAL_UART_Transmit+0x6c>
    {
      pdata8bits  = NULL;
 800394a:	2300      	movs	r3, #0
 800394c:	61fb      	str	r3, [r7, #28]
      pdata16bits = (const uint16_t *) pData;
 800394e:	68bb      	ldr	r3, [r7, #8]
 8003950:	61bb      	str	r3, [r7, #24]
 8003952:	e003      	b.n	800395c <HAL_UART_Transmit+0x74>
    }
    else
    {
      pdata8bits  = pData;
 8003954:	68bb      	ldr	r3, [r7, #8]
 8003956:	61fb      	str	r3, [r7, #28]
      pdata16bits = NULL;
 8003958:	2300      	movs	r3, #0
 800395a:	61bb      	str	r3, [r7, #24]
    }

    while (huart->TxXferCount > 0U)
 800395c:	e030      	b.n	80039c0 <HAL_UART_Transmit+0xd8>
    {
      if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TXE, RESET, tickstart, Timeout) != HAL_OK)
 800395e:	683b      	ldr	r3, [r7, #0]
 8003960:	9300      	str	r3, [sp, #0]
 8003962:	697b      	ldr	r3, [r7, #20]
 8003964:	2200      	movs	r2, #0
 8003966:	2180      	movs	r1, #128	@ 0x80
 8003968:	68f8      	ldr	r0, [r7, #12]
 800396a:	f000 ff6d 	bl	8004848 <UART_WaitOnFlagUntilTimeout>
 800396e:	4603      	mov	r3, r0
 8003970:	2b00      	cmp	r3, #0
 8003972:	d005      	beq.n	8003980 <HAL_UART_Transmit+0x98>
      {

        huart->gState = HAL_UART_STATE_READY;
 8003974:	68fb      	ldr	r3, [r7, #12]
 8003976:	2220      	movs	r2, #32
 8003978:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

        return HAL_TIMEOUT;
 800397c:	2303      	movs	r3, #3
 800397e:	e03d      	b.n	80039fc <HAL_UART_Transmit+0x114>
      }
      if (pdata8bits == NULL)
 8003980:	69fb      	ldr	r3, [r7, #28]
 8003982:	2b00      	cmp	r3, #0
 8003984:	d10b      	bne.n	800399e <HAL_UART_Transmit+0xb6>
      {
        huart->Instance->TDR = (uint16_t)(*pdata16bits & 0x01FFU);
 8003986:	69bb      	ldr	r3, [r7, #24]
 8003988:	881b      	ldrh	r3, [r3, #0]
 800398a:	461a      	mov	r2, r3
 800398c:	68fb      	ldr	r3, [r7, #12]
 800398e:	681b      	ldr	r3, [r3, #0]
 8003990:	f3c2 0208 	ubfx	r2, r2, #0, #9
 8003994:	629a      	str	r2, [r3, #40]	@ 0x28
        pdata16bits++;
 8003996:	69bb      	ldr	r3, [r7, #24]
 8003998:	3302      	adds	r3, #2
 800399a:	61bb      	str	r3, [r7, #24]
 800399c:	e007      	b.n	80039ae <HAL_UART_Transmit+0xc6>
      }
      else
      {
        huart->Instance->TDR = (uint8_t)(*pdata8bits & 0xFFU);
 800399e:	69fb      	ldr	r3, [r7, #28]
 80039a0:	781a      	ldrb	r2, [r3, #0]
 80039a2:	68fb      	ldr	r3, [r7, #12]
 80039a4:	681b      	ldr	r3, [r3, #0]
 80039a6:	629a      	str	r2, [r3, #40]	@ 0x28
        pdata8bits++;
 80039a8:	69fb      	ldr	r3, [r7, #28]
 80039aa:	3301      	adds	r3, #1
 80039ac:	61fb      	str	r3, [r7, #28]
      }
      huart->TxXferCount--;
 80039ae:	68fb      	ldr	r3, [r7, #12]
 80039b0:	f8b3 3056 	ldrh.w	r3, [r3, #86]	@ 0x56
 80039b4:	b29b      	uxth	r3, r3
 80039b6:	3b01      	subs	r3, #1
 80039b8:	b29a      	uxth	r2, r3
 80039ba:	68fb      	ldr	r3, [r7, #12]
 80039bc:	f8a3 2056 	strh.w	r2, [r3, #86]	@ 0x56
    while (huart->TxXferCount > 0U)
 80039c0:	68fb      	ldr	r3, [r7, #12]
 80039c2:	f8b3 3056 	ldrh.w	r3, [r3, #86]	@ 0x56
 80039c6:	b29b      	uxth	r3, r3
 80039c8:	2b00      	cmp	r3, #0
 80039ca:	d1c8      	bne.n	800395e <HAL_UART_Transmit+0x76>
    }

    if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TC, RESET, tickstart, Timeout) != HAL_OK)
 80039cc:	683b      	ldr	r3, [r7, #0]
 80039ce:	9300      	str	r3, [sp, #0]
 80039d0:	697b      	ldr	r3, [r7, #20]
 80039d2:	2200      	movs	r2, #0
 80039d4:	2140      	movs	r1, #64	@ 0x40
 80039d6:	68f8      	ldr	r0, [r7, #12]
 80039d8:	f000 ff36 	bl	8004848 <UART_WaitOnFlagUntilTimeout>
 80039dc:	4603      	mov	r3, r0
 80039de:	2b00      	cmp	r3, #0
 80039e0:	d005      	beq.n	80039ee <HAL_UART_Transmit+0x106>
    {
      huart->gState = HAL_UART_STATE_READY;
 80039e2:	68fb      	ldr	r3, [r7, #12]
 80039e4:	2220      	movs	r2, #32
 80039e6:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

      return HAL_TIMEOUT;
 80039ea:	2303      	movs	r3, #3
 80039ec:	e006      	b.n	80039fc <HAL_UART_Transmit+0x114>
    }

    /* At end of Tx process, restore huart->gState to Ready */
    huart->gState = HAL_UART_STATE_READY;
 80039ee:	68fb      	ldr	r3, [r7, #12]
 80039f0:	2220      	movs	r2, #32
 80039f2:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

    return HAL_OK;
 80039f6:	2300      	movs	r3, #0
 80039f8:	e000      	b.n	80039fc <HAL_UART_Transmit+0x114>
  }
  else
  {
    return HAL_BUSY;
 80039fa:	2302      	movs	r3, #2
  }
}
 80039fc:	4618      	mov	r0, r3
 80039fe:	3720      	adds	r7, #32
 8003a00:	46bd      	mov	sp, r7
 8003a02:	bd80      	pop	{r7, pc}

08003a04 <HAL_UART_Receive_IT>:
  * @param pData Pointer to data buffer (u8 or u16 data elements).
  * @param Size  Amount of data elements (u8 or u16) to be received.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Receive_IT(UART_HandleTypeDef *huart, uint8_t *pData, uint16_t Size)
{
 8003a04:	b580      	push	{r7, lr}
 8003a06:	b08a      	sub	sp, #40	@ 0x28
 8003a08:	af00      	add	r7, sp, #0
 8003a0a:	60f8      	str	r0, [r7, #12]
 8003a0c:	60b9      	str	r1, [r7, #8]
 8003a0e:	4613      	mov	r3, r2
 8003a10:	80fb      	strh	r3, [r7, #6]
  /* Check that a Rx process is not already ongoing */
  if (huart->RxState == HAL_UART_STATE_READY)
 8003a12:	68fb      	ldr	r3, [r7, #12]
 8003a14:	f8d3 308c 	ldr.w	r3, [r3, #140]	@ 0x8c
 8003a18:	2b20      	cmp	r3, #32
 8003a1a:	d137      	bne.n	8003a8c <HAL_UART_Receive_IT+0x88>
  {
    if ((pData == NULL) || (Size == 0U))
 8003a1c:	68bb      	ldr	r3, [r7, #8]
 8003a1e:	2b00      	cmp	r3, #0
 8003a20:	d002      	beq.n	8003a28 <HAL_UART_Receive_IT+0x24>
 8003a22:	88fb      	ldrh	r3, [r7, #6]
 8003a24:	2b00      	cmp	r3, #0
 8003a26:	d101      	bne.n	8003a2c <HAL_UART_Receive_IT+0x28>
    {
      return HAL_ERROR;
 8003a28:	2301      	movs	r3, #1
 8003a2a:	e030      	b.n	8003a8e <HAL_UART_Receive_IT+0x8a>
    }

    /* Set Reception type to Standard reception */
    huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8003a2c:	68fb      	ldr	r3, [r7, #12]
 8003a2e:	2200      	movs	r2, #0
 8003a30:	66da      	str	r2, [r3, #108]	@ 0x6c

#if defined(LPUART1)
    if (!(IS_LPUART_INSTANCE(huart->Instance)))
 8003a32:	68fb      	ldr	r3, [r7, #12]
 8003a34:	681b      	ldr	r3, [r3, #0]
 8003a36:	4a18      	ldr	r2, [pc, #96]	@ (8003a98 <HAL_UART_Receive_IT+0x94>)
 8003a38:	4293      	cmp	r3, r2
 8003a3a:	d01f      	beq.n	8003a7c <HAL_UART_Receive_IT+0x78>
    {
      /* Check that USART RTOEN bit is set */
      if (READ_BIT(huart->Instance->CR2, USART_CR2_RTOEN) != 0U)
 8003a3c:	68fb      	ldr	r3, [r7, #12]
 8003a3e:	681b      	ldr	r3, [r3, #0]
 8003a40:	685b      	ldr	r3, [r3, #4]
 8003a42:	f403 0300 	and.w	r3, r3, #8388608	@ 0x800000
 8003a46:	2b00      	cmp	r3, #0
 8003a48:	d018      	beq.n	8003a7c <HAL_UART_Receive_IT+0x78>
      {
        /* Enable the UART Receiver Timeout Interrupt */
        ATOMIC_SET_BIT(huart->Instance->CR1, USART_CR1_RTOIE);
 8003a4a:	68fb      	ldr	r3, [r7, #12]
 8003a4c:	681b      	ldr	r3, [r3, #0]
 8003a4e:	617b      	str	r3, [r7, #20]
 */
__STATIC_FORCEINLINE uint32_t __LDREXW(volatile uint32_t *addr)
{
    uint32_t result;

   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8003a50:	697b      	ldr	r3, [r7, #20]
 8003a52:	e853 3f00 	ldrex	r3, [r3]
 8003a56:	613b      	str	r3, [r7, #16]
   return(result);
 8003a58:	693b      	ldr	r3, [r7, #16]
 8003a5a:	f043 6380 	orr.w	r3, r3, #67108864	@ 0x4000000
 8003a5e:	627b      	str	r3, [r7, #36]	@ 0x24
 8003a60:	68fb      	ldr	r3, [r7, #12]
 8003a62:	681b      	ldr	r3, [r3, #0]
 8003a64:	461a      	mov	r2, r3
 8003a66:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8003a68:	623b      	str	r3, [r7, #32]
 8003a6a:	61fa      	str	r2, [r7, #28]
 */
__STATIC_FORCEINLINE uint32_t __STREXW(uint32_t value, volatile uint32_t *addr)
{
   uint32_t result;

   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8003a6c:	69f9      	ldr	r1, [r7, #28]
 8003a6e:	6a3a      	ldr	r2, [r7, #32]
 8003a70:	e841 2300 	strex	r3, r2, [r1]
 8003a74:	61bb      	str	r3, [r7, #24]
   return(result);
 8003a76:	69bb      	ldr	r3, [r7, #24]
 8003a78:	2b00      	cmp	r3, #0
 8003a7a:	d1e6      	bne.n	8003a4a <HAL_UART_Receive_IT+0x46>
      /* Enable the UART Receiver Timeout Interrupt */
      ATOMIC_SET_BIT(huart->Instance->CR1, USART_CR1_RTOIE);
    }
#endif /* LPUART1 */

    return (UART_Start_Receive_IT(huart, pData, Size));
 8003a7c:	88fb      	ldrh	r3, [r7, #6]
 8003a7e:	461a      	mov	r2, r3
 8003a80:	68b9      	ldr	r1, [r7, #8]
 8003a82:	68f8      	ldr	r0, [r7, #12]
 8003a84:	f000 ff4e 	bl	8004924 <UART_Start_Receive_IT>
 8003a88:	4603      	mov	r3, r0
 8003a8a:	e000      	b.n	8003a8e <HAL_UART_Receive_IT+0x8a>
  }
  else
  {
    return HAL_BUSY;
 8003a8c:	2302      	movs	r3, #2
  }
}
 8003a8e:	4618      	mov	r0, r3
 8003a90:	3728      	adds	r7, #40	@ 0x28
 8003a92:	46bd      	mov	sp, r7
 8003a94:	bd80      	pop	{r7, pc}
 8003a96:	bf00      	nop
 8003a98:	40008000 	.word	0x40008000

08003a9c <HAL_UART_IRQHandler>:
  * @brief Handle UART interrupt request.
  * @param huart UART handle.
  * @retval None
  */
void HAL_UART_IRQHandler(UART_HandleTypeDef *huart)
{
 8003a9c:	b580      	push	{r7, lr}
 8003a9e:	b0ba      	sub	sp, #232	@ 0xe8
 8003aa0:	af00      	add	r7, sp, #0
 8003aa2:	6078      	str	r0, [r7, #4]
  uint32_t isrflags   = READ_REG(huart->Instance->ISR);
 8003aa4:	687b      	ldr	r3, [r7, #4]
 8003aa6:	681b      	ldr	r3, [r3, #0]
 8003aa8:	69db      	ldr	r3, [r3, #28]
 8003aaa:	f8c7 30e4 	str.w	r3, [r7, #228]	@ 0xe4
  uint32_t cr1its     = READ_REG(huart->Instance->CR1);
 8003aae:	687b      	ldr	r3, [r7, #4]
 8003ab0:	681b      	ldr	r3, [r3, #0]
 8003ab2:	681b      	ldr	r3, [r3, #0]
 8003ab4:	f8c7 30e0 	str.w	r3, [r7, #224]	@ 0xe0
  uint32_t cr3its     = READ_REG(huart->Instance->CR3);
 8003ab8:	687b      	ldr	r3, [r7, #4]
 8003aba:	681b      	ldr	r3, [r3, #0]
 8003abc:	689b      	ldr	r3, [r3, #8]
 8003abe:	f8c7 30dc 	str.w	r3, [r7, #220]	@ 0xdc

  uint32_t errorflags;
  uint32_t errorcode;

  /* If no error occurs */
  errorflags = (isrflags & (uint32_t)(USART_ISR_PE | USART_ISR_FE | USART_ISR_ORE | USART_ISR_NE | USART_ISR_RTOF));
 8003ac2:	f8d7 20e4 	ldr.w	r2, [r7, #228]	@ 0xe4
 8003ac6:	f640 030f 	movw	r3, #2063	@ 0x80f
 8003aca:	4013      	ands	r3, r2
 8003acc:	f8c7 30d8 	str.w	r3, [r7, #216]	@ 0xd8
  if (errorflags == 0U)
 8003ad0:	f8d7 30d8 	ldr.w	r3, [r7, #216]	@ 0xd8
 8003ad4:	2b00      	cmp	r3, #0
 8003ad6:	d11b      	bne.n	8003b10 <HAL_UART_IRQHandler+0x74>
  {
    /* UART in mode Receiver ---------------------------------------------------*/
    if (((isrflags & USART_ISR_RXNE_RXFNE) != 0U)
 8003ad8:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 8003adc:	f003 0320 	and.w	r3, r3, #32
 8003ae0:	2b00      	cmp	r3, #0
 8003ae2:	d015      	beq.n	8003b10 <HAL_UART_IRQHandler+0x74>
        && (((cr1its & USART_CR1_RXNEIE_RXFNEIE) != 0U)
 8003ae4:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 8003ae8:	f003 0320 	and.w	r3, r3, #32
 8003aec:	2b00      	cmp	r3, #0
 8003aee:	d105      	bne.n	8003afc <HAL_UART_IRQHandler+0x60>
            || ((cr3its & USART_CR3_RXFTIE) != 0U)))
 8003af0:	f8d7 30dc 	ldr.w	r3, [r7, #220]	@ 0xdc
 8003af4:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8003af8:	2b00      	cmp	r3, #0
 8003afa:	d009      	beq.n	8003b10 <HAL_UART_IRQHandler+0x74>
    {
      if (huart->RxISR != NULL)
 8003afc:	687b      	ldr	r3, [r7, #4]
 8003afe:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 8003b00:	2b00      	cmp	r3, #0
 8003b02:	f000 8300 	beq.w	8004106 <HAL_UART_IRQHandler+0x66a>
      {
        huart->RxISR(huart);
 8003b06:	687b      	ldr	r3, [r7, #4]
 8003b08:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 8003b0a:	6878      	ldr	r0, [r7, #4]
 8003b0c:	4798      	blx	r3
      }
      return;
 8003b0e:	e2fa      	b.n	8004106 <HAL_UART_IRQHandler+0x66a>
    }
  }

  /* If some errors occur */
  if ((errorflags != 0U)
 8003b10:	f8d7 30d8 	ldr.w	r3, [r7, #216]	@ 0xd8
 8003b14:	2b00      	cmp	r3, #0
 8003b16:	f000 8123 	beq.w	8003d60 <HAL_UART_IRQHandler+0x2c4>
      && ((((cr3its & (USART_CR3_RXFTIE | USART_CR3_EIE)) != 0U)
 8003b1a:	f8d7 20dc 	ldr.w	r2, [r7, #220]	@ 0xdc
 8003b1e:	4b8d      	ldr	r3, [pc, #564]	@ (8003d54 <HAL_UART_IRQHandler+0x2b8>)
 8003b20:	4013      	ands	r3, r2
 8003b22:	2b00      	cmp	r3, #0
 8003b24:	d106      	bne.n	8003b34 <HAL_UART_IRQHandler+0x98>
           || ((cr1its & (USART_CR1_RXNEIE_RXFNEIE | USART_CR1_PEIE | USART_CR1_RTOIE)) != 0U))))
 8003b26:	f8d7 20e0 	ldr.w	r2, [r7, #224]	@ 0xe0
 8003b2a:	4b8b      	ldr	r3, [pc, #556]	@ (8003d58 <HAL_UART_IRQHandler+0x2bc>)
 8003b2c:	4013      	ands	r3, r2
 8003b2e:	2b00      	cmp	r3, #0
 8003b30:	f000 8116 	beq.w	8003d60 <HAL_UART_IRQHandler+0x2c4>
  {
    /* UART parity error interrupt occurred -------------------------------------*/
    if (((isrflags & USART_ISR_PE) != 0U) && ((cr1its & USART_CR1_PEIE) != 0U))
 8003b34:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 8003b38:	f003 0301 	and.w	r3, r3, #1
 8003b3c:	2b00      	cmp	r3, #0
 8003b3e:	d011      	beq.n	8003b64 <HAL_UART_IRQHandler+0xc8>
 8003b40:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 8003b44:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8003b48:	2b00      	cmp	r3, #0
 8003b4a:	d00b      	beq.n	8003b64 <HAL_UART_IRQHandler+0xc8>
    {
      __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_PEF);
 8003b4c:	687b      	ldr	r3, [r7, #4]
 8003b4e:	681b      	ldr	r3, [r3, #0]
 8003b50:	2201      	movs	r2, #1
 8003b52:	621a      	str	r2, [r3, #32]

      huart->ErrorCode |= HAL_UART_ERROR_PE;
 8003b54:	687b      	ldr	r3, [r7, #4]
 8003b56:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8003b5a:	f043 0201 	orr.w	r2, r3, #1
 8003b5e:	687b      	ldr	r3, [r7, #4]
 8003b60:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90
    }

    /* UART frame error interrupt occurred --------------------------------------*/
    if (((isrflags & USART_ISR_FE) != 0U) && ((cr3its & USART_CR3_EIE) != 0U))
 8003b64:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 8003b68:	f003 0302 	and.w	r3, r3, #2
 8003b6c:	2b00      	cmp	r3, #0
 8003b6e:	d011      	beq.n	8003b94 <HAL_UART_IRQHandler+0xf8>
 8003b70:	f8d7 30dc 	ldr.w	r3, [r7, #220]	@ 0xdc
 8003b74:	f003 0301 	and.w	r3, r3, #1
 8003b78:	2b00      	cmp	r3, #0
 8003b7a:	d00b      	beq.n	8003b94 <HAL_UART_IRQHandler+0xf8>
    {
      __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_FEF);
 8003b7c:	687b      	ldr	r3, [r7, #4]
 8003b7e:	681b      	ldr	r3, [r3, #0]
 8003b80:	2202      	movs	r2, #2
 8003b82:	621a      	str	r2, [r3, #32]

      huart->ErrorCode |= HAL_UART_ERROR_FE;
 8003b84:	687b      	ldr	r3, [r7, #4]
 8003b86:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8003b8a:	f043 0204 	orr.w	r2, r3, #4
 8003b8e:	687b      	ldr	r3, [r7, #4]
 8003b90:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90
    }

    /* UART noise error interrupt occurred --------------------------------------*/
    if (((isrflags & USART_ISR_NE) != 0U) && ((cr3its & USART_CR3_EIE) != 0U))
 8003b94:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 8003b98:	f003 0304 	and.w	r3, r3, #4
 8003b9c:	2b00      	cmp	r3, #0
 8003b9e:	d011      	beq.n	8003bc4 <HAL_UART_IRQHandler+0x128>
 8003ba0:	f8d7 30dc 	ldr.w	r3, [r7, #220]	@ 0xdc
 8003ba4:	f003 0301 	and.w	r3, r3, #1
 8003ba8:	2b00      	cmp	r3, #0
 8003baa:	d00b      	beq.n	8003bc4 <HAL_UART_IRQHandler+0x128>
    {
      __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_NEF);
 8003bac:	687b      	ldr	r3, [r7, #4]
 8003bae:	681b      	ldr	r3, [r3, #0]
 8003bb0:	2204      	movs	r2, #4
 8003bb2:	621a      	str	r2, [r3, #32]

      huart->ErrorCode |= HAL_UART_ERROR_NE;
 8003bb4:	687b      	ldr	r3, [r7, #4]
 8003bb6:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8003bba:	f043 0202 	orr.w	r2, r3, #2
 8003bbe:	687b      	ldr	r3, [r7, #4]
 8003bc0:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90
    }

    /* UART Over-Run interrupt occurred -----------------------------------------*/
    if (((isrflags & USART_ISR_ORE) != 0U)
 8003bc4:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 8003bc8:	f003 0308 	and.w	r3, r3, #8
 8003bcc:	2b00      	cmp	r3, #0
 8003bce:	d017      	beq.n	8003c00 <HAL_UART_IRQHandler+0x164>
        && (((cr1its & USART_CR1_RXNEIE_RXFNEIE) != 0U) ||
 8003bd0:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 8003bd4:	f003 0320 	and.w	r3, r3, #32
 8003bd8:	2b00      	cmp	r3, #0
 8003bda:	d105      	bne.n	8003be8 <HAL_UART_IRQHandler+0x14c>
            ((cr3its & (USART_CR3_RXFTIE | USART_CR3_EIE)) != 0U)))
 8003bdc:	f8d7 20dc 	ldr.w	r2, [r7, #220]	@ 0xdc
 8003be0:	4b5c      	ldr	r3, [pc, #368]	@ (8003d54 <HAL_UART_IRQHandler+0x2b8>)
 8003be2:	4013      	ands	r3, r2
        && (((cr1its & USART_CR1_RXNEIE_RXFNEIE) != 0U) ||
 8003be4:	2b00      	cmp	r3, #0
 8003be6:	d00b      	beq.n	8003c00 <HAL_UART_IRQHandler+0x164>
    {
      __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_OREF);
 8003be8:	687b      	ldr	r3, [r7, #4]
 8003bea:	681b      	ldr	r3, [r3, #0]
 8003bec:	2208      	movs	r2, #8
 8003bee:	621a      	str	r2, [r3, #32]

      huart->ErrorCode |= HAL_UART_ERROR_ORE;
 8003bf0:	687b      	ldr	r3, [r7, #4]
 8003bf2:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8003bf6:	f043 0208 	orr.w	r2, r3, #8
 8003bfa:	687b      	ldr	r3, [r7, #4]
 8003bfc:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90
    }

    /* UART Receiver Timeout interrupt occurred ---------------------------------*/
    if (((isrflags & USART_ISR_RTOF) != 0U) && ((cr1its & USART_CR1_RTOIE) != 0U))
 8003c00:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 8003c04:	f403 6300 	and.w	r3, r3, #2048	@ 0x800
 8003c08:	2b00      	cmp	r3, #0
 8003c0a:	d012      	beq.n	8003c32 <HAL_UART_IRQHandler+0x196>
 8003c0c:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 8003c10:	f003 6380 	and.w	r3, r3, #67108864	@ 0x4000000
 8003c14:	2b00      	cmp	r3, #0
 8003c16:	d00c      	beq.n	8003c32 <HAL_UART_IRQHandler+0x196>
    {
      __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_RTOF);
 8003c18:	687b      	ldr	r3, [r7, #4]
 8003c1a:	681b      	ldr	r3, [r3, #0]
 8003c1c:	f44f 6200 	mov.w	r2, #2048	@ 0x800
 8003c20:	621a      	str	r2, [r3, #32]

      huart->ErrorCode |= HAL_UART_ERROR_RTO;
 8003c22:	687b      	ldr	r3, [r7, #4]
 8003c24:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8003c28:	f043 0220 	orr.w	r2, r3, #32
 8003c2c:	687b      	ldr	r3, [r7, #4]
 8003c2e:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90
    }

    /* Call UART Error Call back function if need be ----------------------------*/
    if (huart->ErrorCode != HAL_UART_ERROR_NONE)
 8003c32:	687b      	ldr	r3, [r7, #4]
 8003c34:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8003c38:	2b00      	cmp	r3, #0
 8003c3a:	f000 8266 	beq.w	800410a <HAL_UART_IRQHandler+0x66e>
    {
      /* UART in mode Receiver --------------------------------------------------*/
      if (((isrflags & USART_ISR_RXNE_RXFNE) != 0U)
 8003c3e:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 8003c42:	f003 0320 	and.w	r3, r3, #32
 8003c46:	2b00      	cmp	r3, #0
 8003c48:	d013      	beq.n	8003c72 <HAL_UART_IRQHandler+0x1d6>
          && (((cr1its & USART_CR1_RXNEIE_RXFNEIE) != 0U)
 8003c4a:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 8003c4e:	f003 0320 	and.w	r3, r3, #32
 8003c52:	2b00      	cmp	r3, #0
 8003c54:	d105      	bne.n	8003c62 <HAL_UART_IRQHandler+0x1c6>
              || ((cr3its & USART_CR3_RXFTIE) != 0U)))
 8003c56:	f8d7 30dc 	ldr.w	r3, [r7, #220]	@ 0xdc
 8003c5a:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8003c5e:	2b00      	cmp	r3, #0
 8003c60:	d007      	beq.n	8003c72 <HAL_UART_IRQHandler+0x1d6>
      {
        if (huart->RxISR != NULL)
 8003c62:	687b      	ldr	r3, [r7, #4]
 8003c64:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 8003c66:	2b00      	cmp	r3, #0
 8003c68:	d003      	beq.n	8003c72 <HAL_UART_IRQHandler+0x1d6>
        {
          huart->RxISR(huart);
 8003c6a:	687b      	ldr	r3, [r7, #4]
 8003c6c:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 8003c6e:	6878      	ldr	r0, [r7, #4]
 8003c70:	4798      	blx	r3
      /* If Error is to be considered as blocking :
          - Receiver Timeout error in Reception
          - Overrun error in Reception
          - any error occurs in DMA mode reception
      */
      errorcode = huart->ErrorCode;
 8003c72:	687b      	ldr	r3, [r7, #4]
 8003c74:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8003c78:	f8c7 30d4 	str.w	r3, [r7, #212]	@ 0xd4
      if ((HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR)) ||
 8003c7c:	687b      	ldr	r3, [r7, #4]
 8003c7e:	681b      	ldr	r3, [r3, #0]
 8003c80:	689b      	ldr	r3, [r3, #8]
 8003c82:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8003c86:	2b40      	cmp	r3, #64	@ 0x40
 8003c88:	d005      	beq.n	8003c96 <HAL_UART_IRQHandler+0x1fa>
          ((errorcode & (HAL_UART_ERROR_RTO | HAL_UART_ERROR_ORE)) != 0U))
 8003c8a:	f8d7 30d4 	ldr.w	r3, [r7, #212]	@ 0xd4
 8003c8e:	f003 0328 	and.w	r3, r3, #40	@ 0x28
      if ((HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR)) ||
 8003c92:	2b00      	cmp	r3, #0
 8003c94:	d054      	beq.n	8003d40 <HAL_UART_IRQHandler+0x2a4>
      {
        /* Blocking error : transfer is aborted
           Set the UART state ready to be able to start again the process,
           Disable Rx Interrupts, and disable Rx DMA request, if ongoing */
        UART_EndRxTransfer(huart);
 8003c96:	6878      	ldr	r0, [r7, #4]
 8003c98:	f000 ff66 	bl	8004b68 <UART_EndRxTransfer>

        /* Abort the UART DMA Rx channel if enabled */
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8003c9c:	687b      	ldr	r3, [r7, #4]
 8003c9e:	681b      	ldr	r3, [r3, #0]
 8003ca0:	689b      	ldr	r3, [r3, #8]
 8003ca2:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8003ca6:	2b40      	cmp	r3, #64	@ 0x40
 8003ca8:	d146      	bne.n	8003d38 <HAL_UART_IRQHandler+0x29c>
        {
          /* Disable the UART DMA Rx request if enabled */
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 8003caa:	687b      	ldr	r3, [r7, #4]
 8003cac:	681b      	ldr	r3, [r3, #0]
 8003cae:	3308      	adds	r3, #8
 8003cb0:	f8c7 309c 	str.w	r3, [r7, #156]	@ 0x9c
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8003cb4:	f8d7 309c 	ldr.w	r3, [r7, #156]	@ 0x9c
 8003cb8:	e853 3f00 	ldrex	r3, [r3]
 8003cbc:	f8c7 3098 	str.w	r3, [r7, #152]	@ 0x98
   return(result);
 8003cc0:	f8d7 3098 	ldr.w	r3, [r7, #152]	@ 0x98
 8003cc4:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
 8003cc8:	f8c7 30d0 	str.w	r3, [r7, #208]	@ 0xd0
 8003ccc:	687b      	ldr	r3, [r7, #4]
 8003cce:	681b      	ldr	r3, [r3, #0]
 8003cd0:	3308      	adds	r3, #8
 8003cd2:	f8d7 20d0 	ldr.w	r2, [r7, #208]	@ 0xd0
 8003cd6:	f8c7 20a8 	str.w	r2, [r7, #168]	@ 0xa8
 8003cda:	f8c7 30a4 	str.w	r3, [r7, #164]	@ 0xa4
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8003cde:	f8d7 10a4 	ldr.w	r1, [r7, #164]	@ 0xa4
 8003ce2:	f8d7 20a8 	ldr.w	r2, [r7, #168]	@ 0xa8
 8003ce6:	e841 2300 	strex	r3, r2, [r1]
 8003cea:	f8c7 30a0 	str.w	r3, [r7, #160]	@ 0xa0
   return(result);
 8003cee:	f8d7 30a0 	ldr.w	r3, [r7, #160]	@ 0xa0
 8003cf2:	2b00      	cmp	r3, #0
 8003cf4:	d1d9      	bne.n	8003caa <HAL_UART_IRQHandler+0x20e>

          /* Abort the UART DMA Rx channel */
          if (huart->hdmarx != NULL)
 8003cf6:	687b      	ldr	r3, [r7, #4]
 8003cf8:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 8003cfc:	2b00      	cmp	r3, #0
 8003cfe:	d017      	beq.n	8003d30 <HAL_UART_IRQHandler+0x294>
          {
            /* Set the UART DMA Abort callback :
               will lead to call HAL_UART_ErrorCallback() at end of DMA abort procedure */
            huart->hdmarx->XferAbortCallback = UART_DMAAbortOnError;
 8003d00:	687b      	ldr	r3, [r7, #4]
 8003d02:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 8003d06:	4a15      	ldr	r2, [pc, #84]	@ (8003d5c <HAL_UART_IRQHandler+0x2c0>)
 8003d08:	639a      	str	r2, [r3, #56]	@ 0x38

            /* Abort DMA RX */
            if (HAL_DMA_Abort_IT(huart->hdmarx) != HAL_OK)
 8003d0a:	687b      	ldr	r3, [r7, #4]
 8003d0c:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 8003d10:	4618      	mov	r0, r3
 8003d12:	f7fd fd93 	bl	800183c <HAL_DMA_Abort_IT>
 8003d16:	4603      	mov	r3, r0
 8003d18:	2b00      	cmp	r3, #0
 8003d1a:	d019      	beq.n	8003d50 <HAL_UART_IRQHandler+0x2b4>
            {
              /* Call Directly huart->hdmarx->XferAbortCallback function in case of error */
              huart->hdmarx->XferAbortCallback(huart->hdmarx);
 8003d1c:	687b      	ldr	r3, [r7, #4]
 8003d1e:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 8003d22:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8003d24:	687a      	ldr	r2, [r7, #4]
 8003d26:	f8d2 2080 	ldr.w	r2, [r2, #128]	@ 0x80
 8003d2a:	4610      	mov	r0, r2
 8003d2c:	4798      	blx	r3
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8003d2e:	e00f      	b.n	8003d50 <HAL_UART_IRQHandler+0x2b4>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
            /*Call registered error callback*/
            huart->ErrorCallback(huart);
#else
            /*Call legacy weak error callback*/
            HAL_UART_ErrorCallback(huart);
 8003d30:	6878      	ldr	r0, [r7, #4]
 8003d32:	f000 f9ff 	bl	8004134 <HAL_UART_ErrorCallback>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8003d36:	e00b      	b.n	8003d50 <HAL_UART_IRQHandler+0x2b4>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
          /*Call registered error callback*/
          huart->ErrorCallback(huart);
#else
          /*Call legacy weak error callback*/
          HAL_UART_ErrorCallback(huart);
 8003d38:	6878      	ldr	r0, [r7, #4]
 8003d3a:	f000 f9fb 	bl	8004134 <HAL_UART_ErrorCallback>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8003d3e:	e007      	b.n	8003d50 <HAL_UART_IRQHandler+0x2b4>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered error callback*/
        huart->ErrorCallback(huart);
#else
        /*Call legacy weak error callback*/
        HAL_UART_ErrorCallback(huart);
 8003d40:	6878      	ldr	r0, [r7, #4]
 8003d42:	f000 f9f7 	bl	8004134 <HAL_UART_ErrorCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
        huart->ErrorCode = HAL_UART_ERROR_NONE;
 8003d46:	687b      	ldr	r3, [r7, #4]
 8003d48:	2200      	movs	r2, #0
 8003d4a:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90
      }
    }
    return;
 8003d4e:	e1dc      	b.n	800410a <HAL_UART_IRQHandler+0x66e>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8003d50:	bf00      	nop
    return;
 8003d52:	e1da      	b.n	800410a <HAL_UART_IRQHandler+0x66e>
 8003d54:	10000001 	.word	0x10000001
 8003d58:	04000120 	.word	0x04000120
 8003d5c:	08004c35 	.word	0x08004c35

  } /* End if some error occurs */

  /* Check current reception Mode :
     If Reception till IDLE event has been selected : */
  if ((huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 8003d60:	687b      	ldr	r3, [r7, #4]
 8003d62:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 8003d64:	2b01      	cmp	r3, #1
 8003d66:	f040 8170 	bne.w	800404a <HAL_UART_IRQHandler+0x5ae>
      && ((isrflags & USART_ISR_IDLE) != 0U)
 8003d6a:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 8003d6e:	f003 0310 	and.w	r3, r3, #16
 8003d72:	2b00      	cmp	r3, #0
 8003d74:	f000 8169 	beq.w	800404a <HAL_UART_IRQHandler+0x5ae>
      && ((cr1its & USART_ISR_IDLE) != 0U))
 8003d78:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 8003d7c:	f003 0310 	and.w	r3, r3, #16
 8003d80:	2b00      	cmp	r3, #0
 8003d82:	f000 8162 	beq.w	800404a <HAL_UART_IRQHandler+0x5ae>
  {
    __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_IDLEF);
 8003d86:	687b      	ldr	r3, [r7, #4]
 8003d88:	681b      	ldr	r3, [r3, #0]
 8003d8a:	2210      	movs	r2, #16
 8003d8c:	621a      	str	r2, [r3, #32]

    /* Check if DMA mode is enabled in UART */
    if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8003d8e:	687b      	ldr	r3, [r7, #4]
 8003d90:	681b      	ldr	r3, [r3, #0]
 8003d92:	689b      	ldr	r3, [r3, #8]
 8003d94:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8003d98:	2b40      	cmp	r3, #64	@ 0x40
 8003d9a:	f040 80d8 	bne.w	8003f4e <HAL_UART_IRQHandler+0x4b2>
    {
      /* DMA mode enabled */
      /* Check received length : If all expected data are received, do nothing,
         (DMA cplt callback will be called).
         Otherwise, if at least one data has already been received, IDLE event is to be notified to user */
      uint16_t nb_remaining_rx_data = (uint16_t) __HAL_DMA_GET_COUNTER(huart->hdmarx);
 8003d9e:	687b      	ldr	r3, [r7, #4]
 8003da0:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 8003da4:	681b      	ldr	r3, [r3, #0]
 8003da6:	685b      	ldr	r3, [r3, #4]
 8003da8:	f8a7 30be 	strh.w	r3, [r7, #190]	@ 0xbe
      if ((nb_remaining_rx_data > 0U)
 8003dac:	f8b7 30be 	ldrh.w	r3, [r7, #190]	@ 0xbe
 8003db0:	2b00      	cmp	r3, #0
 8003db2:	f000 80af 	beq.w	8003f14 <HAL_UART_IRQHandler+0x478>
          && (nb_remaining_rx_data < huart->RxXferSize))
 8003db6:	687b      	ldr	r3, [r7, #4]
 8003db8:	f8b3 305c 	ldrh.w	r3, [r3, #92]	@ 0x5c
 8003dbc:	f8b7 20be 	ldrh.w	r2, [r7, #190]	@ 0xbe
 8003dc0:	429a      	cmp	r2, r3
 8003dc2:	f080 80a7 	bcs.w	8003f14 <HAL_UART_IRQHandler+0x478>
      {
        /* Reception is not complete */
        huart->RxXferCount = nb_remaining_rx_data;
 8003dc6:	687b      	ldr	r3, [r7, #4]
 8003dc8:	f8b7 20be 	ldrh.w	r2, [r7, #190]	@ 0xbe
 8003dcc:	f8a3 205e 	strh.w	r2, [r3, #94]	@ 0x5e

        /* In Normal mode, end DMA xfer and HAL UART Rx process*/
        if (HAL_IS_BIT_CLR(huart->hdmarx->Instance->CCR, DMA_CCR_CIRC))
 8003dd0:	687b      	ldr	r3, [r7, #4]
 8003dd2:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 8003dd6:	681b      	ldr	r3, [r3, #0]
 8003dd8:	681b      	ldr	r3, [r3, #0]
 8003dda:	f003 0320 	and.w	r3, r3, #32
 8003dde:	2b00      	cmp	r3, #0
 8003de0:	f040 8087 	bne.w	8003ef2 <HAL_UART_IRQHandler+0x456>
        {
          /* Disable PE and ERR (Frame error, noise error, overrun error) interrupts */
          ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_PEIE);
 8003de4:	687b      	ldr	r3, [r7, #4]
 8003de6:	681b      	ldr	r3, [r3, #0]
 8003de8:	f8c7 3088 	str.w	r3, [r7, #136]	@ 0x88
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8003dec:	f8d7 3088 	ldr.w	r3, [r7, #136]	@ 0x88
 8003df0:	e853 3f00 	ldrex	r3, [r3]
 8003df4:	f8c7 3084 	str.w	r3, [r7, #132]	@ 0x84
   return(result);
 8003df8:	f8d7 3084 	ldr.w	r3, [r7, #132]	@ 0x84
 8003dfc:	f423 7380 	bic.w	r3, r3, #256	@ 0x100
 8003e00:	f8c7 30b8 	str.w	r3, [r7, #184]	@ 0xb8
 8003e04:	687b      	ldr	r3, [r7, #4]
 8003e06:	681b      	ldr	r3, [r3, #0]
 8003e08:	461a      	mov	r2, r3
 8003e0a:	f8d7 30b8 	ldr.w	r3, [r7, #184]	@ 0xb8
 8003e0e:	f8c7 3094 	str.w	r3, [r7, #148]	@ 0x94
 8003e12:	f8c7 2090 	str.w	r2, [r7, #144]	@ 0x90
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8003e16:	f8d7 1090 	ldr.w	r1, [r7, #144]	@ 0x90
 8003e1a:	f8d7 2094 	ldr.w	r2, [r7, #148]	@ 0x94
 8003e1e:	e841 2300 	strex	r3, r2, [r1]
 8003e22:	f8c7 308c 	str.w	r3, [r7, #140]	@ 0x8c
   return(result);
 8003e26:	f8d7 308c 	ldr.w	r3, [r7, #140]	@ 0x8c
 8003e2a:	2b00      	cmp	r3, #0
 8003e2c:	d1da      	bne.n	8003de4 <HAL_UART_IRQHandler+0x348>
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8003e2e:	687b      	ldr	r3, [r7, #4]
 8003e30:	681b      	ldr	r3, [r3, #0]
 8003e32:	3308      	adds	r3, #8
 8003e34:	677b      	str	r3, [r7, #116]	@ 0x74
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8003e36:	6f7b      	ldr	r3, [r7, #116]	@ 0x74
 8003e38:	e853 3f00 	ldrex	r3, [r3]
 8003e3c:	673b      	str	r3, [r7, #112]	@ 0x70
   return(result);
 8003e3e:	6f3b      	ldr	r3, [r7, #112]	@ 0x70
 8003e40:	f023 0301 	bic.w	r3, r3, #1
 8003e44:	f8c7 30b4 	str.w	r3, [r7, #180]	@ 0xb4
 8003e48:	687b      	ldr	r3, [r7, #4]
 8003e4a:	681b      	ldr	r3, [r3, #0]
 8003e4c:	3308      	adds	r3, #8
 8003e4e:	f8d7 20b4 	ldr.w	r2, [r7, #180]	@ 0xb4
 8003e52:	f8c7 2080 	str.w	r2, [r7, #128]	@ 0x80
 8003e56:	67fb      	str	r3, [r7, #124]	@ 0x7c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8003e58:	6ff9      	ldr	r1, [r7, #124]	@ 0x7c
 8003e5a:	f8d7 2080 	ldr.w	r2, [r7, #128]	@ 0x80
 8003e5e:	e841 2300 	strex	r3, r2, [r1]
 8003e62:	67bb      	str	r3, [r7, #120]	@ 0x78
   return(result);
 8003e64:	6fbb      	ldr	r3, [r7, #120]	@ 0x78
 8003e66:	2b00      	cmp	r3, #0
 8003e68:	d1e1      	bne.n	8003e2e <HAL_UART_IRQHandler+0x392>

          /* Disable the DMA transfer for the receiver request by resetting the DMAR bit
             in the UART CR3 register */
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 8003e6a:	687b      	ldr	r3, [r7, #4]
 8003e6c:	681b      	ldr	r3, [r3, #0]
 8003e6e:	3308      	adds	r3, #8
 8003e70:	663b      	str	r3, [r7, #96]	@ 0x60
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8003e72:	6e3b      	ldr	r3, [r7, #96]	@ 0x60
 8003e74:	e853 3f00 	ldrex	r3, [r3]
 8003e78:	65fb      	str	r3, [r7, #92]	@ 0x5c
   return(result);
 8003e7a:	6dfb      	ldr	r3, [r7, #92]	@ 0x5c
 8003e7c:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
 8003e80:	f8c7 30b0 	str.w	r3, [r7, #176]	@ 0xb0
 8003e84:	687b      	ldr	r3, [r7, #4]
 8003e86:	681b      	ldr	r3, [r3, #0]
 8003e88:	3308      	adds	r3, #8
 8003e8a:	f8d7 20b0 	ldr.w	r2, [r7, #176]	@ 0xb0
 8003e8e:	66fa      	str	r2, [r7, #108]	@ 0x6c
 8003e90:	66bb      	str	r3, [r7, #104]	@ 0x68
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8003e92:	6eb9      	ldr	r1, [r7, #104]	@ 0x68
 8003e94:	6efa      	ldr	r2, [r7, #108]	@ 0x6c
 8003e96:	e841 2300 	strex	r3, r2, [r1]
 8003e9a:	667b      	str	r3, [r7, #100]	@ 0x64
   return(result);
 8003e9c:	6e7b      	ldr	r3, [r7, #100]	@ 0x64
 8003e9e:	2b00      	cmp	r3, #0
 8003ea0:	d1e3      	bne.n	8003e6a <HAL_UART_IRQHandler+0x3ce>

          /* At end of Rx process, restore huart->RxState to Ready */
          huart->RxState = HAL_UART_STATE_READY;
 8003ea2:	687b      	ldr	r3, [r7, #4]
 8003ea4:	2220      	movs	r2, #32
 8003ea6:	f8c3 208c 	str.w	r2, [r3, #140]	@ 0x8c
          huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8003eaa:	687b      	ldr	r3, [r7, #4]
 8003eac:	2200      	movs	r2, #0
 8003eae:	66da      	str	r2, [r3, #108]	@ 0x6c

          ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8003eb0:	687b      	ldr	r3, [r7, #4]
 8003eb2:	681b      	ldr	r3, [r3, #0]
 8003eb4:	64fb      	str	r3, [r7, #76]	@ 0x4c
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8003eb6:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 8003eb8:	e853 3f00 	ldrex	r3, [r3]
 8003ebc:	64bb      	str	r3, [r7, #72]	@ 0x48
   return(result);
 8003ebe:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 8003ec0:	f023 0310 	bic.w	r3, r3, #16
 8003ec4:	f8c7 30ac 	str.w	r3, [r7, #172]	@ 0xac
 8003ec8:	687b      	ldr	r3, [r7, #4]
 8003eca:	681b      	ldr	r3, [r3, #0]
 8003ecc:	461a      	mov	r2, r3
 8003ece:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 8003ed2:	65bb      	str	r3, [r7, #88]	@ 0x58
 8003ed4:	657a      	str	r2, [r7, #84]	@ 0x54
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8003ed6:	6d79      	ldr	r1, [r7, #84]	@ 0x54
 8003ed8:	6dba      	ldr	r2, [r7, #88]	@ 0x58
 8003eda:	e841 2300 	strex	r3, r2, [r1]
 8003ede:	653b      	str	r3, [r7, #80]	@ 0x50
   return(result);
 8003ee0:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 8003ee2:	2b00      	cmp	r3, #0
 8003ee4:	d1e4      	bne.n	8003eb0 <HAL_UART_IRQHandler+0x414>

          /* Last bytes received, so no need as the abort is immediate */
          (void)HAL_DMA_Abort(huart->hdmarx);
 8003ee6:	687b      	ldr	r3, [r7, #4]
 8003ee8:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 8003eec:	4618      	mov	r0, r3
 8003eee:	f7fd fc46 	bl	800177e <HAL_DMA_Abort>
        }

        /* Initialize type of RxEvent that correspond to RxEvent callback execution;
           In this case, Rx Event type is Idle Event */
        huart->RxEventType = HAL_UART_RXEVENT_IDLE;
 8003ef2:	687b      	ldr	r3, [r7, #4]
 8003ef4:	2202      	movs	r2, #2
 8003ef6:	671a      	str	r2, [r3, #112]	@ 0x70
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx Event callback*/
        huart->RxEventCallback(huart, (huart->RxXferSize - huart->RxXferCount));
#else
        /*Call legacy weak Rx Event callback*/
        HAL_UARTEx_RxEventCallback(huart, (huart->RxXferSize - huart->RxXferCount));
 8003ef8:	687b      	ldr	r3, [r7, #4]
 8003efa:	f8b3 205c 	ldrh.w	r2, [r3, #92]	@ 0x5c
 8003efe:	687b      	ldr	r3, [r7, #4]
 8003f00:	f8b3 305e 	ldrh.w	r3, [r3, #94]	@ 0x5e
 8003f04:	b29b      	uxth	r3, r3
 8003f06:	1ad3      	subs	r3, r2, r3
 8003f08:	b29b      	uxth	r3, r3
 8003f0a:	4619      	mov	r1, r3
 8003f0c:	6878      	ldr	r0, [r7, #4]
 8003f0e:	f000 f91b 	bl	8004148 <HAL_UARTEx_RxEventCallback>
            HAL_UARTEx_RxEventCallback(huart, huart->RxXferSize);
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
          }
        }
      }
      return;
 8003f12:	e0fc      	b.n	800410e <HAL_UART_IRQHandler+0x672>
        if (nb_remaining_rx_data == huart->RxXferSize)
 8003f14:	687b      	ldr	r3, [r7, #4]
 8003f16:	f8b3 305c 	ldrh.w	r3, [r3, #92]	@ 0x5c
 8003f1a:	f8b7 20be 	ldrh.w	r2, [r7, #190]	@ 0xbe
 8003f1e:	429a      	cmp	r2, r3
 8003f20:	f040 80f5 	bne.w	800410e <HAL_UART_IRQHandler+0x672>
          if (HAL_IS_BIT_SET(huart->hdmarx->Instance->CCR, DMA_CCR_CIRC))
 8003f24:	687b      	ldr	r3, [r7, #4]
 8003f26:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 8003f2a:	681b      	ldr	r3, [r3, #0]
 8003f2c:	681b      	ldr	r3, [r3, #0]
 8003f2e:	f003 0320 	and.w	r3, r3, #32
 8003f32:	2b20      	cmp	r3, #32
 8003f34:	f040 80eb 	bne.w	800410e <HAL_UART_IRQHandler+0x672>
            huart->RxEventType = HAL_UART_RXEVENT_IDLE;
 8003f38:	687b      	ldr	r3, [r7, #4]
 8003f3a:	2202      	movs	r2, #2
 8003f3c:	671a      	str	r2, [r3, #112]	@ 0x70
            HAL_UARTEx_RxEventCallback(huart, huart->RxXferSize);
 8003f3e:	687b      	ldr	r3, [r7, #4]
 8003f40:	f8b3 305c 	ldrh.w	r3, [r3, #92]	@ 0x5c
 8003f44:	4619      	mov	r1, r3
 8003f46:	6878      	ldr	r0, [r7, #4]
 8003f48:	f000 f8fe 	bl	8004148 <HAL_UARTEx_RxEventCallback>
      return;
 8003f4c:	e0df      	b.n	800410e <HAL_UART_IRQHandler+0x672>
    else
    {
      /* DMA mode not enabled */
      /* Check received length : If all expected data are received, do nothing.
         Otherwise, if at least one data has already been received, IDLE event is to be notified to user */
      uint16_t nb_rx_data = huart->RxXferSize - huart->RxXferCount;
 8003f4e:	687b      	ldr	r3, [r7, #4]
 8003f50:	f8b3 205c 	ldrh.w	r2, [r3, #92]	@ 0x5c
 8003f54:	687b      	ldr	r3, [r7, #4]
 8003f56:	f8b3 305e 	ldrh.w	r3, [r3, #94]	@ 0x5e
 8003f5a:	b29b      	uxth	r3, r3
 8003f5c:	1ad3      	subs	r3, r2, r3
 8003f5e:	f8a7 30ce 	strh.w	r3, [r7, #206]	@ 0xce
      if ((huart->RxXferCount > 0U)
 8003f62:	687b      	ldr	r3, [r7, #4]
 8003f64:	f8b3 305e 	ldrh.w	r3, [r3, #94]	@ 0x5e
 8003f68:	b29b      	uxth	r3, r3
 8003f6a:	2b00      	cmp	r3, #0
 8003f6c:	f000 80d1 	beq.w	8004112 <HAL_UART_IRQHandler+0x676>
          && (nb_rx_data > 0U))
 8003f70:	f8b7 30ce 	ldrh.w	r3, [r7, #206]	@ 0xce
 8003f74:	2b00      	cmp	r3, #0
 8003f76:	f000 80cc 	beq.w	8004112 <HAL_UART_IRQHandler+0x676>
      {
        /* Disable the UART Parity Error Interrupt and RXNE interrupts */
        ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE_RXFNEIE | USART_CR1_PEIE));
 8003f7a:	687b      	ldr	r3, [r7, #4]
 8003f7c:	681b      	ldr	r3, [r3, #0]
 8003f7e:	63bb      	str	r3, [r7, #56]	@ 0x38
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8003f80:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8003f82:	e853 3f00 	ldrex	r3, [r3]
 8003f86:	637b      	str	r3, [r7, #52]	@ 0x34
   return(result);
 8003f88:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8003f8a:	f423 7390 	bic.w	r3, r3, #288	@ 0x120
 8003f8e:	f8c7 30c8 	str.w	r3, [r7, #200]	@ 0xc8
 8003f92:	687b      	ldr	r3, [r7, #4]
 8003f94:	681b      	ldr	r3, [r3, #0]
 8003f96:	461a      	mov	r2, r3
 8003f98:	f8d7 30c8 	ldr.w	r3, [r7, #200]	@ 0xc8
 8003f9c:	647b      	str	r3, [r7, #68]	@ 0x44
 8003f9e:	643a      	str	r2, [r7, #64]	@ 0x40
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8003fa0:	6c39      	ldr	r1, [r7, #64]	@ 0x40
 8003fa2:	6c7a      	ldr	r2, [r7, #68]	@ 0x44
 8003fa4:	e841 2300 	strex	r3, r2, [r1]
 8003fa8:	63fb      	str	r3, [r7, #60]	@ 0x3c
   return(result);
 8003faa:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8003fac:	2b00      	cmp	r3, #0
 8003fae:	d1e4      	bne.n	8003f7a <HAL_UART_IRQHandler+0x4de>

        /* Disable the UART Error Interrupt:(Frame error, noise error, overrun error) and RX FIFO Threshold interrupt */
        ATOMIC_CLEAR_BIT(huart->Instance->CR3, (USART_CR3_EIE | USART_CR3_RXFTIE));
 8003fb0:	687b      	ldr	r3, [r7, #4]
 8003fb2:	681b      	ldr	r3, [r3, #0]
 8003fb4:	3308      	adds	r3, #8
 8003fb6:	627b      	str	r3, [r7, #36]	@ 0x24
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8003fb8:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8003fba:	e853 3f00 	ldrex	r3, [r3]
 8003fbe:	623b      	str	r3, [r7, #32]
   return(result);
 8003fc0:	6a3b      	ldr	r3, [r7, #32]
 8003fc2:	f023 5380 	bic.w	r3, r3, #268435456	@ 0x10000000
 8003fc6:	f023 0301 	bic.w	r3, r3, #1
 8003fca:	f8c7 30c4 	str.w	r3, [r7, #196]	@ 0xc4
 8003fce:	687b      	ldr	r3, [r7, #4]
 8003fd0:	681b      	ldr	r3, [r3, #0]
 8003fd2:	3308      	adds	r3, #8
 8003fd4:	f8d7 20c4 	ldr.w	r2, [r7, #196]	@ 0xc4
 8003fd8:	633a      	str	r2, [r7, #48]	@ 0x30
 8003fda:	62fb      	str	r3, [r7, #44]	@ 0x2c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8003fdc:	6af9      	ldr	r1, [r7, #44]	@ 0x2c
 8003fde:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 8003fe0:	e841 2300 	strex	r3, r2, [r1]
 8003fe4:	62bb      	str	r3, [r7, #40]	@ 0x28
   return(result);
 8003fe6:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8003fe8:	2b00      	cmp	r3, #0
 8003fea:	d1e1      	bne.n	8003fb0 <HAL_UART_IRQHandler+0x514>

        /* Rx process is completed, restore huart->RxState to Ready */
        huart->RxState = HAL_UART_STATE_READY;
 8003fec:	687b      	ldr	r3, [r7, #4]
 8003fee:	2220      	movs	r2, #32
 8003ff0:	f8c3 208c 	str.w	r2, [r3, #140]	@ 0x8c
        huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8003ff4:	687b      	ldr	r3, [r7, #4]
 8003ff6:	2200      	movs	r2, #0
 8003ff8:	66da      	str	r2, [r3, #108]	@ 0x6c

        /* Clear RxISR function pointer */
        huart->RxISR = NULL;
 8003ffa:	687b      	ldr	r3, [r7, #4]
 8003ffc:	2200      	movs	r2, #0
 8003ffe:	675a      	str	r2, [r3, #116]	@ 0x74

        ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8004000:	687b      	ldr	r3, [r7, #4]
 8004002:	681b      	ldr	r3, [r3, #0]
 8004004:	613b      	str	r3, [r7, #16]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8004006:	693b      	ldr	r3, [r7, #16]
 8004008:	e853 3f00 	ldrex	r3, [r3]
 800400c:	60fb      	str	r3, [r7, #12]
   return(result);
 800400e:	68fb      	ldr	r3, [r7, #12]
 8004010:	f023 0310 	bic.w	r3, r3, #16
 8004014:	f8c7 30c0 	str.w	r3, [r7, #192]	@ 0xc0
 8004018:	687b      	ldr	r3, [r7, #4]
 800401a:	681b      	ldr	r3, [r3, #0]
 800401c:	461a      	mov	r2, r3
 800401e:	f8d7 30c0 	ldr.w	r3, [r7, #192]	@ 0xc0
 8004022:	61fb      	str	r3, [r7, #28]
 8004024:	61ba      	str	r2, [r7, #24]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8004026:	69b9      	ldr	r1, [r7, #24]
 8004028:	69fa      	ldr	r2, [r7, #28]
 800402a:	e841 2300 	strex	r3, r2, [r1]
 800402e:	617b      	str	r3, [r7, #20]
   return(result);
 8004030:	697b      	ldr	r3, [r7, #20]
 8004032:	2b00      	cmp	r3, #0
 8004034:	d1e4      	bne.n	8004000 <HAL_UART_IRQHandler+0x564>

        /* Initialize type of RxEvent that correspond to RxEvent callback execution;
           In this case, Rx Event type is Idle Event */
        huart->RxEventType = HAL_UART_RXEVENT_IDLE;
 8004036:	687b      	ldr	r3, [r7, #4]
 8004038:	2202      	movs	r2, #2
 800403a:	671a      	str	r2, [r3, #112]	@ 0x70
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx complete callback*/
        huart->RxEventCallback(huart, nb_rx_data);
#else
        /*Call legacy weak Rx Event callback*/
        HAL_UARTEx_RxEventCallback(huart, nb_rx_data);
 800403c:	f8b7 30ce 	ldrh.w	r3, [r7, #206]	@ 0xce
 8004040:	4619      	mov	r1, r3
 8004042:	6878      	ldr	r0, [r7, #4]
 8004044:	f000 f880 	bl	8004148 <HAL_UARTEx_RxEventCallback>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
      }
      return;
 8004048:	e063      	b.n	8004112 <HAL_UART_IRQHandler+0x676>
    }
  }

  /* UART wakeup from Stop mode interrupt occurred ---------------------------*/
  if (((isrflags & USART_ISR_WUF) != 0U) && ((cr3its & USART_CR3_WUFIE) != 0U))
 800404a:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 800404e:	f403 1380 	and.w	r3, r3, #1048576	@ 0x100000
 8004052:	2b00      	cmp	r3, #0
 8004054:	d00e      	beq.n	8004074 <HAL_UART_IRQHandler+0x5d8>
 8004056:	f8d7 30dc 	ldr.w	r3, [r7, #220]	@ 0xdc
 800405a:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 800405e:	2b00      	cmp	r3, #0
 8004060:	d008      	beq.n	8004074 <HAL_UART_IRQHandler+0x5d8>
  {
    __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_WUF);
 8004062:	687b      	ldr	r3, [r7, #4]
 8004064:	681b      	ldr	r3, [r3, #0]
 8004066:	f44f 1280 	mov.w	r2, #1048576	@ 0x100000
 800406a:	621a      	str	r2, [r3, #32]
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
    /* Call registered Wakeup Callback */
    huart->WakeupCallback(huart);
#else
    /* Call legacy weak Wakeup Callback */
    HAL_UARTEx_WakeupCallback(huart);
 800406c:	6878      	ldr	r0, [r7, #4]
 800406e:	f001 fb3f 	bl	80056f0 <HAL_UARTEx_WakeupCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
    return;
 8004072:	e051      	b.n	8004118 <HAL_UART_IRQHandler+0x67c>
  }

  /* UART in mode Transmitter ------------------------------------------------*/
  if (((isrflags & USART_ISR_TXE_TXFNF) != 0U)
 8004074:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 8004078:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 800407c:	2b00      	cmp	r3, #0
 800407e:	d014      	beq.n	80040aa <HAL_UART_IRQHandler+0x60e>
      && (((cr1its & USART_CR1_TXEIE_TXFNFIE) != 0U)
 8004080:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 8004084:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8004088:	2b00      	cmp	r3, #0
 800408a:	d105      	bne.n	8004098 <HAL_UART_IRQHandler+0x5fc>
          || ((cr3its & USART_CR3_TXFTIE) != 0U)))
 800408c:	f8d7 30dc 	ldr.w	r3, [r7, #220]	@ 0xdc
 8004090:	f403 0300 	and.w	r3, r3, #8388608	@ 0x800000
 8004094:	2b00      	cmp	r3, #0
 8004096:	d008      	beq.n	80040aa <HAL_UART_IRQHandler+0x60e>
  {
    if (huart->TxISR != NULL)
 8004098:	687b      	ldr	r3, [r7, #4]
 800409a:	6f9b      	ldr	r3, [r3, #120]	@ 0x78
 800409c:	2b00      	cmp	r3, #0
 800409e:	d03a      	beq.n	8004116 <HAL_UART_IRQHandler+0x67a>
    {
      huart->TxISR(huart);
 80040a0:	687b      	ldr	r3, [r7, #4]
 80040a2:	6f9b      	ldr	r3, [r3, #120]	@ 0x78
 80040a4:	6878      	ldr	r0, [r7, #4]
 80040a6:	4798      	blx	r3
    }
    return;
 80040a8:	e035      	b.n	8004116 <HAL_UART_IRQHandler+0x67a>
  }

  /* UART in mode Transmitter (transmission end) -----------------------------*/
  if (((isrflags & USART_ISR_TC) != 0U) && ((cr1its & USART_CR1_TCIE) != 0U))
 80040aa:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 80040ae:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 80040b2:	2b00      	cmp	r3, #0
 80040b4:	d009      	beq.n	80040ca <HAL_UART_IRQHandler+0x62e>
 80040b6:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 80040ba:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 80040be:	2b00      	cmp	r3, #0
 80040c0:	d003      	beq.n	80040ca <HAL_UART_IRQHandler+0x62e>
  {
    UART_EndTransmit_IT(huart);
 80040c2:	6878      	ldr	r0, [r7, #4]
 80040c4:	f000 fdc8 	bl	8004c58 <UART_EndTransmit_IT>
    return;
 80040c8:	e026      	b.n	8004118 <HAL_UART_IRQHandler+0x67c>
  }

  /* UART TX Fifo Empty occurred ----------------------------------------------*/
  if (((isrflags & USART_ISR_TXFE) != 0U) && ((cr1its & USART_CR1_TXFEIE) != 0U))
 80040ca:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 80040ce:	f403 0300 	and.w	r3, r3, #8388608	@ 0x800000
 80040d2:	2b00      	cmp	r3, #0
 80040d4:	d009      	beq.n	80040ea <HAL_UART_IRQHandler+0x64e>
 80040d6:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 80040da:	f003 4380 	and.w	r3, r3, #1073741824	@ 0x40000000
 80040de:	2b00      	cmp	r3, #0
 80040e0:	d003      	beq.n	80040ea <HAL_UART_IRQHandler+0x64e>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
    /* Call registered Tx Fifo Empty Callback */
    huart->TxFifoEmptyCallback(huart);
#else
    /* Call legacy weak Tx Fifo Empty Callback */
    HAL_UARTEx_TxFifoEmptyCallback(huart);
 80040e2:	6878      	ldr	r0, [r7, #4]
 80040e4:	f001 fb18 	bl	8005718 <HAL_UARTEx_TxFifoEmptyCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
    return;
 80040e8:	e016      	b.n	8004118 <HAL_UART_IRQHandler+0x67c>
  }

  /* UART RX Fifo Full occurred ----------------------------------------------*/
  if (((isrflags & USART_ISR_RXFF) != 0U) && ((cr1its & USART_CR1_RXFFIE) != 0U))
 80040ea:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 80040ee:	f003 7380 	and.w	r3, r3, #16777216	@ 0x1000000
 80040f2:	2b00      	cmp	r3, #0
 80040f4:	d010      	beq.n	8004118 <HAL_UART_IRQHandler+0x67c>
 80040f6:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 80040fa:	2b00      	cmp	r3, #0
 80040fc:	da0c      	bge.n	8004118 <HAL_UART_IRQHandler+0x67c>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
    /* Call registered Rx Fifo Full Callback */
    huart->RxFifoFullCallback(huart);
#else
    /* Call legacy weak Rx Fifo Full Callback */
    HAL_UARTEx_RxFifoFullCallback(huart);
 80040fe:	6878      	ldr	r0, [r7, #4]
 8004100:	f001 fb00 	bl	8005704 <HAL_UARTEx_RxFifoFullCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
    return;
 8004104:	e008      	b.n	8004118 <HAL_UART_IRQHandler+0x67c>
      return;
 8004106:	bf00      	nop
 8004108:	e006      	b.n	8004118 <HAL_UART_IRQHandler+0x67c>
    return;
 800410a:	bf00      	nop
 800410c:	e004      	b.n	8004118 <HAL_UART_IRQHandler+0x67c>
      return;
 800410e:	bf00      	nop
 8004110:	e002      	b.n	8004118 <HAL_UART_IRQHandler+0x67c>
      return;
 8004112:	bf00      	nop
 8004114:	e000      	b.n	8004118 <HAL_UART_IRQHandler+0x67c>
    return;
 8004116:	bf00      	nop
  }
}
 8004118:	37e8      	adds	r7, #232	@ 0xe8
 800411a:	46bd      	mov	sp, r7
 800411c:	bd80      	pop	{r7, pc}
 800411e:	bf00      	nop

08004120 <HAL_UART_TxCpltCallback>:
  * @brief Tx Transfer completed callback.
  * @param huart UART handle.
  * @retval None
  */
__weak void HAL_UART_TxCpltCallback(UART_HandleTypeDef *huart)
{
 8004120:	b480      	push	{r7}
 8004122:	b083      	sub	sp, #12
 8004124:	af00      	add	r7, sp, #0
 8004126:	6078      	str	r0, [r7, #4]
  UNUSED(huart);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UART_TxCpltCallback can be implemented in the user file.
   */
}
 8004128:	bf00      	nop
 800412a:	370c      	adds	r7, #12
 800412c:	46bd      	mov	sp, r7
 800412e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004132:	4770      	bx	lr

08004134 <HAL_UART_ErrorCallback>:
  * @brief  UART error callback.
  * @param  huart UART handle.
  * @retval None
  */
__weak void HAL_UART_ErrorCallback(UART_HandleTypeDef *huart)
{
 8004134:	b480      	push	{r7}
 8004136:	b083      	sub	sp, #12
 8004138:	af00      	add	r7, sp, #0
 800413a:	6078      	str	r0, [r7, #4]
  UNUSED(huart);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UART_ErrorCallback can be implemented in the user file.
   */
}
 800413c:	bf00      	nop
 800413e:	370c      	adds	r7, #12
 8004140:	46bd      	mov	sp, r7
 8004142:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004146:	4770      	bx	lr

08004148 <HAL_UARTEx_RxEventCallback>:
  * @param  Size  Number of data available in application reception buffer (indicates a position in
  *               reception buffer until which, data are available)
  * @retval None
  */
__weak void HAL_UARTEx_RxEventCallback(UART_HandleTypeDef *huart, uint16_t Size)
{
 8004148:	b480      	push	{r7}
 800414a:	b083      	sub	sp, #12
 800414c:	af00      	add	r7, sp, #0
 800414e:	6078      	str	r0, [r7, #4]
 8004150:	460b      	mov	r3, r1
 8004152:	807b      	strh	r3, [r7, #2]
  UNUSED(Size);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UARTEx_RxEventCallback can be implemented in the user file.
   */
}
 8004154:	bf00      	nop
 8004156:	370c      	adds	r7, #12
 8004158:	46bd      	mov	sp, r7
 800415a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800415e:	4770      	bx	lr

08004160 <UART_SetConfig>:
  * @brief Configure the UART peripheral.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_SetConfig(UART_HandleTypeDef *huart)
{
 8004160:	e92d 4fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp, lr}
 8004164:	b08c      	sub	sp, #48	@ 0x30
 8004166:	af00      	add	r7, sp, #0
 8004168:	6178      	str	r0, [r7, #20]
  uint32_t tmpreg;
  uint16_t brrtemp;
  UART_ClockSourceTypeDef clocksource;
  uint32_t usartdiv;
  HAL_StatusTypeDef ret               = HAL_OK;
 800416a:	2300      	movs	r3, #0
 800416c:	f887 302a 	strb.w	r3, [r7, #42]	@ 0x2a
  *  the UART Word Length, Parity, Mode and oversampling:
  *  set the M bits according to huart->Init.WordLength value
  *  set PCE and PS bits according to huart->Init.Parity value
  *  set TE and RE bits according to huart->Init.Mode value
  *  set OVER8 bit according to huart->Init.OverSampling value */
  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling ;
 8004170:	697b      	ldr	r3, [r7, #20]
 8004172:	689a      	ldr	r2, [r3, #8]
 8004174:	697b      	ldr	r3, [r7, #20]
 8004176:	691b      	ldr	r3, [r3, #16]
 8004178:	431a      	orrs	r2, r3
 800417a:	697b      	ldr	r3, [r7, #20]
 800417c:	695b      	ldr	r3, [r3, #20]
 800417e:	431a      	orrs	r2, r3
 8004180:	697b      	ldr	r3, [r7, #20]
 8004182:	69db      	ldr	r3, [r3, #28]
 8004184:	4313      	orrs	r3, r2
 8004186:	62fb      	str	r3, [r7, #44]	@ 0x2c
  MODIFY_REG(huart->Instance->CR1, USART_CR1_FIELDS, tmpreg);
 8004188:	697b      	ldr	r3, [r7, #20]
 800418a:	681b      	ldr	r3, [r3, #0]
 800418c:	681a      	ldr	r2, [r3, #0]
 800418e:	4baf      	ldr	r3, [pc, #700]	@ (800444c <UART_SetConfig+0x2ec>)
 8004190:	4013      	ands	r3, r2
 8004192:	697a      	ldr	r2, [r7, #20]
 8004194:	6812      	ldr	r2, [r2, #0]
 8004196:	6af9      	ldr	r1, [r7, #44]	@ 0x2c
 8004198:	430b      	orrs	r3, r1
 800419a:	6013      	str	r3, [r2, #0]

  /*-------------------------- USART CR2 Configuration -----------------------*/
  /* Configure the UART Stop Bits: Set STOP[13:12] bits according
  * to huart->Init.StopBits value */
  MODIFY_REG(huart->Instance->CR2, USART_CR2_STOP, huart->Init.StopBits);
 800419c:	697b      	ldr	r3, [r7, #20]
 800419e:	681b      	ldr	r3, [r3, #0]
 80041a0:	685b      	ldr	r3, [r3, #4]
 80041a2:	f423 5140 	bic.w	r1, r3, #12288	@ 0x3000
 80041a6:	697b      	ldr	r3, [r7, #20]
 80041a8:	68da      	ldr	r2, [r3, #12]
 80041aa:	697b      	ldr	r3, [r7, #20]
 80041ac:	681b      	ldr	r3, [r3, #0]
 80041ae:	430a      	orrs	r2, r1
 80041b0:	605a      	str	r2, [r3, #4]
  /* Configure
  * - UART HardWare Flow Control: set CTSE and RTSE bits according
  *   to huart->Init.HwFlowCtl value
  * - one-bit sampling method versus three samples' majority rule according
  *   to huart->Init.OneBitSampling (not applicable to LPUART) */
  tmpreg = (uint32_t)huart->Init.HwFlowCtl;
 80041b2:	697b      	ldr	r3, [r7, #20]
 80041b4:	699b      	ldr	r3, [r3, #24]
 80041b6:	62fb      	str	r3, [r7, #44]	@ 0x2c

#if defined(LPUART1)
  if (!(UART_INSTANCE_LOWPOWER(huart)))
 80041b8:	697b      	ldr	r3, [r7, #20]
 80041ba:	681b      	ldr	r3, [r3, #0]
 80041bc:	4aa4      	ldr	r2, [pc, #656]	@ (8004450 <UART_SetConfig+0x2f0>)
 80041be:	4293      	cmp	r3, r2
 80041c0:	d004      	beq.n	80041cc <UART_SetConfig+0x6c>
  {
    tmpreg |= huart->Init.OneBitSampling;
 80041c2:	697b      	ldr	r3, [r7, #20]
 80041c4:	6a1b      	ldr	r3, [r3, #32]
 80041c6:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 80041c8:	4313      	orrs	r3, r2
 80041ca:	62fb      	str	r3, [r7, #44]	@ 0x2c
  }
#else
  tmpreg |= huart->Init.OneBitSampling;
#endif /* LPUART1 */
  MODIFY_REG(huart->Instance->CR3, USART_CR3_FIELDS, tmpreg);
 80041cc:	697b      	ldr	r3, [r7, #20]
 80041ce:	681b      	ldr	r3, [r3, #0]
 80041d0:	689b      	ldr	r3, [r3, #8]
 80041d2:	f023 436e 	bic.w	r3, r3, #3992977408	@ 0xee000000
 80041d6:	f423 6330 	bic.w	r3, r3, #2816	@ 0xb00
 80041da:	697a      	ldr	r2, [r7, #20]
 80041dc:	6812      	ldr	r2, [r2, #0]
 80041de:	6af9      	ldr	r1, [r7, #44]	@ 0x2c
 80041e0:	430b      	orrs	r3, r1
 80041e2:	6093      	str	r3, [r2, #8]

  /*-------------------------- USART PRESC Configuration -----------------------*/
  /* Configure
  * - UART Clock Prescaler : set PRESCALER according to huart->Init.ClockPrescaler value */
  MODIFY_REG(huart->Instance->PRESC, USART_PRESC_PRESCALER, huart->Init.ClockPrescaler);
 80041e4:	697b      	ldr	r3, [r7, #20]
 80041e6:	681b      	ldr	r3, [r3, #0]
 80041e8:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80041ea:	f023 010f 	bic.w	r1, r3, #15
 80041ee:	697b      	ldr	r3, [r7, #20]
 80041f0:	6a5a      	ldr	r2, [r3, #36]	@ 0x24
 80041f2:	697b      	ldr	r3, [r7, #20]
 80041f4:	681b      	ldr	r3, [r3, #0]
 80041f6:	430a      	orrs	r2, r1
 80041f8:	62da      	str	r2, [r3, #44]	@ 0x2c

  /*-------------------------- USART BRR Configuration -----------------------*/
  UART_GETCLOCKSOURCE(huart, clocksource);
 80041fa:	697b      	ldr	r3, [r7, #20]
 80041fc:	681b      	ldr	r3, [r3, #0]
 80041fe:	4a95      	ldr	r2, [pc, #596]	@ (8004454 <UART_SetConfig+0x2f4>)
 8004200:	4293      	cmp	r3, r2
 8004202:	d125      	bne.n	8004250 <UART_SetConfig+0xf0>
 8004204:	2003      	movs	r0, #3
 8004206:	f7ff faff 	bl	8003808 <LL_RCC_GetUSARTClockSource>
 800420a:	4603      	mov	r3, r0
 800420c:	2b03      	cmp	r3, #3
 800420e:	d81b      	bhi.n	8004248 <UART_SetConfig+0xe8>
 8004210:	a201      	add	r2, pc, #4	@ (adr r2, 8004218 <UART_SetConfig+0xb8>)
 8004212:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8004216:	bf00      	nop
 8004218:	08004229 	.word	0x08004229
 800421c:	08004239 	.word	0x08004239
 8004220:	08004231 	.word	0x08004231
 8004224:	08004241 	.word	0x08004241
 8004228:	2301      	movs	r3, #1
 800422a:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 800422e:	e042      	b.n	80042b6 <UART_SetConfig+0x156>
 8004230:	2302      	movs	r3, #2
 8004232:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 8004236:	e03e      	b.n	80042b6 <UART_SetConfig+0x156>
 8004238:	2304      	movs	r3, #4
 800423a:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 800423e:	e03a      	b.n	80042b6 <UART_SetConfig+0x156>
 8004240:	2308      	movs	r3, #8
 8004242:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 8004246:	e036      	b.n	80042b6 <UART_SetConfig+0x156>
 8004248:	2310      	movs	r3, #16
 800424a:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 800424e:	e032      	b.n	80042b6 <UART_SetConfig+0x156>
 8004250:	697b      	ldr	r3, [r7, #20]
 8004252:	681b      	ldr	r3, [r3, #0]
 8004254:	4a7e      	ldr	r2, [pc, #504]	@ (8004450 <UART_SetConfig+0x2f0>)
 8004256:	4293      	cmp	r3, r2
 8004258:	d12a      	bne.n	80042b0 <UART_SetConfig+0x150>
 800425a:	f44f 6040 	mov.w	r0, #3072	@ 0xc00
 800425e:	f7ff fae3 	bl	8003828 <LL_RCC_GetLPUARTClockSource>
 8004262:	4603      	mov	r3, r0
 8004264:	f5b3 6f40 	cmp.w	r3, #3072	@ 0xc00
 8004268:	d01a      	beq.n	80042a0 <UART_SetConfig+0x140>
 800426a:	f5b3 6f40 	cmp.w	r3, #3072	@ 0xc00
 800426e:	d81b      	bhi.n	80042a8 <UART_SetConfig+0x148>
 8004270:	f5b3 6f00 	cmp.w	r3, #2048	@ 0x800
 8004274:	d00c      	beq.n	8004290 <UART_SetConfig+0x130>
 8004276:	f5b3 6f00 	cmp.w	r3, #2048	@ 0x800
 800427a:	d815      	bhi.n	80042a8 <UART_SetConfig+0x148>
 800427c:	2b00      	cmp	r3, #0
 800427e:	d003      	beq.n	8004288 <UART_SetConfig+0x128>
 8004280:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 8004284:	d008      	beq.n	8004298 <UART_SetConfig+0x138>
 8004286:	e00f      	b.n	80042a8 <UART_SetConfig+0x148>
 8004288:	2300      	movs	r3, #0
 800428a:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 800428e:	e012      	b.n	80042b6 <UART_SetConfig+0x156>
 8004290:	2302      	movs	r3, #2
 8004292:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 8004296:	e00e      	b.n	80042b6 <UART_SetConfig+0x156>
 8004298:	2304      	movs	r3, #4
 800429a:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 800429e:	e00a      	b.n	80042b6 <UART_SetConfig+0x156>
 80042a0:	2308      	movs	r3, #8
 80042a2:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 80042a6:	e006      	b.n	80042b6 <UART_SetConfig+0x156>
 80042a8:	2310      	movs	r3, #16
 80042aa:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 80042ae:	e002      	b.n	80042b6 <UART_SetConfig+0x156>
 80042b0:	2310      	movs	r3, #16
 80042b2:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b

#if defined(LPUART1)
  /* Check LPUART instance */
  if (UART_INSTANCE_LOWPOWER(huart))
 80042b6:	697b      	ldr	r3, [r7, #20]
 80042b8:	681b      	ldr	r3, [r3, #0]
 80042ba:	4a65      	ldr	r2, [pc, #404]	@ (8004450 <UART_SetConfig+0x2f0>)
 80042bc:	4293      	cmp	r3, r2
 80042be:	f040 8097 	bne.w	80043f0 <UART_SetConfig+0x290>
  {
    /* Retrieve frequency clock */
    switch (clocksource)
 80042c2:	f897 302b 	ldrb.w	r3, [r7, #43]	@ 0x2b
 80042c6:	2b08      	cmp	r3, #8
 80042c8:	d823      	bhi.n	8004312 <UART_SetConfig+0x1b2>
 80042ca:	a201      	add	r2, pc, #4	@ (adr r2, 80042d0 <UART_SetConfig+0x170>)
 80042cc:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80042d0:	080042f5 	.word	0x080042f5
 80042d4:	08004313 	.word	0x08004313
 80042d8:	080042fd 	.word	0x080042fd
 80042dc:	08004313 	.word	0x08004313
 80042e0:	08004303 	.word	0x08004303
 80042e4:	08004313 	.word	0x08004313
 80042e8:	08004313 	.word	0x08004313
 80042ec:	08004313 	.word	0x08004313
 80042f0:	0800430b 	.word	0x0800430b
    {
      case UART_CLOCKSOURCE_PCLK1:
        pclk = HAL_RCC_GetPCLK1Freq();
 80042f4:	f7fe fd84 	bl	8002e00 <HAL_RCC_GetPCLK1Freq>
 80042f8:	6278      	str	r0, [r7, #36]	@ 0x24
        break;
 80042fa:	e010      	b.n	800431e <UART_SetConfig+0x1be>
      case UART_CLOCKSOURCE_HSI:
        pclk = (uint32_t) HSI_VALUE;
 80042fc:	4b56      	ldr	r3, [pc, #344]	@ (8004458 <UART_SetConfig+0x2f8>)
 80042fe:	627b      	str	r3, [r7, #36]	@ 0x24
        break;
 8004300:	e00d      	b.n	800431e <UART_SetConfig+0x1be>
      case UART_CLOCKSOURCE_SYSCLK:
        pclk = HAL_RCC_GetSysClockFreq();
 8004302:	f7fe fcfd 	bl	8002d00 <HAL_RCC_GetSysClockFreq>
 8004306:	6278      	str	r0, [r7, #36]	@ 0x24
        break;
 8004308:	e009      	b.n	800431e <UART_SetConfig+0x1be>
      case UART_CLOCKSOURCE_LSE:
        pclk = (uint32_t) LSE_VALUE;
 800430a:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 800430e:	627b      	str	r3, [r7, #36]	@ 0x24
        break;
 8004310:	e005      	b.n	800431e <UART_SetConfig+0x1be>
      default:
        pclk = 0U;
 8004312:	2300      	movs	r3, #0
 8004314:	627b      	str	r3, [r7, #36]	@ 0x24
        ret = HAL_ERROR;
 8004316:	2301      	movs	r3, #1
 8004318:	f887 302a 	strb.w	r3, [r7, #42]	@ 0x2a
        break;
 800431c:	bf00      	nop
    }

    /* If proper clock source reported */
    if (pclk != 0U)
 800431e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8004320:	2b00      	cmp	r3, #0
 8004322:	f000 812b 	beq.w	800457c <UART_SetConfig+0x41c>
    {
      /* Compute clock after Prescaler */
      lpuart_ker_ck_pres = (pclk / UARTPrescTable[huart->Init.ClockPrescaler]);
 8004326:	697b      	ldr	r3, [r7, #20]
 8004328:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800432a:	4a4c      	ldr	r2, [pc, #304]	@ (800445c <UART_SetConfig+0x2fc>)
 800432c:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 8004330:	461a      	mov	r2, r3
 8004332:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8004334:	fbb3 f3f2 	udiv	r3, r3, r2
 8004338:	61bb      	str	r3, [r7, #24]

      /* Ensure that Frequency clock is in the range [3 * baudrate, 4096 * baudrate] */
      if ((lpuart_ker_ck_pres < (3U * huart->Init.BaudRate)) ||
 800433a:	697b      	ldr	r3, [r7, #20]
 800433c:	685a      	ldr	r2, [r3, #4]
 800433e:	4613      	mov	r3, r2
 8004340:	005b      	lsls	r3, r3, #1
 8004342:	4413      	add	r3, r2
 8004344:	69ba      	ldr	r2, [r7, #24]
 8004346:	429a      	cmp	r2, r3
 8004348:	d305      	bcc.n	8004356 <UART_SetConfig+0x1f6>
          (lpuart_ker_ck_pres > (4096U * huart->Init.BaudRate)))
 800434a:	697b      	ldr	r3, [r7, #20]
 800434c:	685b      	ldr	r3, [r3, #4]
 800434e:	031b      	lsls	r3, r3, #12
      if ((lpuart_ker_ck_pres < (3U * huart->Init.BaudRate)) ||
 8004350:	69ba      	ldr	r2, [r7, #24]
 8004352:	429a      	cmp	r2, r3
 8004354:	d903      	bls.n	800435e <UART_SetConfig+0x1fe>
      {
        ret = HAL_ERROR;
 8004356:	2301      	movs	r3, #1
 8004358:	f887 302a 	strb.w	r3, [r7, #42]	@ 0x2a
 800435c:	e10e      	b.n	800457c <UART_SetConfig+0x41c>
      }
      else
      {
        /* Check computed UsartDiv value is in allocated range
           (it is forbidden to write values lower than 0x300 in the LPUART_BRR register) */
        usartdiv = (uint32_t)(UART_DIV_LPUART(pclk, huart->Init.BaudRate, huart->Init.ClockPrescaler));
 800435e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8004360:	2200      	movs	r2, #0
 8004362:	60bb      	str	r3, [r7, #8]
 8004364:	60fa      	str	r2, [r7, #12]
 8004366:	697b      	ldr	r3, [r7, #20]
 8004368:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800436a:	4a3c      	ldr	r2, [pc, #240]	@ (800445c <UART_SetConfig+0x2fc>)
 800436c:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 8004370:	b29b      	uxth	r3, r3
 8004372:	2200      	movs	r2, #0
 8004374:	603b      	str	r3, [r7, #0]
 8004376:	607a      	str	r2, [r7, #4]
 8004378:	e9d7 2300 	ldrd	r2, r3, [r7]
 800437c:	e9d7 0102 	ldrd	r0, r1, [r7, #8]
 8004380:	f7fb fefc 	bl	800017c <__aeabi_uldivmod>
 8004384:	4602      	mov	r2, r0
 8004386:	460b      	mov	r3, r1
 8004388:	4610      	mov	r0, r2
 800438a:	4619      	mov	r1, r3
 800438c:	f04f 0200 	mov.w	r2, #0
 8004390:	f04f 0300 	mov.w	r3, #0
 8004394:	020b      	lsls	r3, r1, #8
 8004396:	ea43 6310 	orr.w	r3, r3, r0, lsr #24
 800439a:	0202      	lsls	r2, r0, #8
 800439c:	6979      	ldr	r1, [r7, #20]
 800439e:	6849      	ldr	r1, [r1, #4]
 80043a0:	0849      	lsrs	r1, r1, #1
 80043a2:	2000      	movs	r0, #0
 80043a4:	460c      	mov	r4, r1
 80043a6:	4605      	mov	r5, r0
 80043a8:	eb12 0804 	adds.w	r8, r2, r4
 80043ac:	eb43 0905 	adc.w	r9, r3, r5
 80043b0:	697b      	ldr	r3, [r7, #20]
 80043b2:	685b      	ldr	r3, [r3, #4]
 80043b4:	2200      	movs	r2, #0
 80043b6:	469a      	mov	sl, r3
 80043b8:	4693      	mov	fp, r2
 80043ba:	4652      	mov	r2, sl
 80043bc:	465b      	mov	r3, fp
 80043be:	4640      	mov	r0, r8
 80043c0:	4649      	mov	r1, r9
 80043c2:	f7fb fedb 	bl	800017c <__aeabi_uldivmod>
 80043c6:	4602      	mov	r2, r0
 80043c8:	460b      	mov	r3, r1
 80043ca:	4613      	mov	r3, r2
 80043cc:	623b      	str	r3, [r7, #32]
        if ((usartdiv >= LPUART_BRR_MIN) && (usartdiv <= LPUART_BRR_MAX))
 80043ce:	6a3b      	ldr	r3, [r7, #32]
 80043d0:	f5b3 7f40 	cmp.w	r3, #768	@ 0x300
 80043d4:	d308      	bcc.n	80043e8 <UART_SetConfig+0x288>
 80043d6:	6a3b      	ldr	r3, [r7, #32]
 80043d8:	f5b3 1f80 	cmp.w	r3, #1048576	@ 0x100000
 80043dc:	d204      	bcs.n	80043e8 <UART_SetConfig+0x288>
        {
          huart->Instance->BRR = usartdiv;
 80043de:	697b      	ldr	r3, [r7, #20]
 80043e0:	681b      	ldr	r3, [r3, #0]
 80043e2:	6a3a      	ldr	r2, [r7, #32]
 80043e4:	60da      	str	r2, [r3, #12]
 80043e6:	e0c9      	b.n	800457c <UART_SetConfig+0x41c>
        }
        else
        {
          ret = HAL_ERROR;
 80043e8:	2301      	movs	r3, #1
 80043ea:	f887 302a 	strb.w	r3, [r7, #42]	@ 0x2a
 80043ee:	e0c5      	b.n	800457c <UART_SetConfig+0x41c>
      } /* if ( (lpuart_ker_ck_pres < (3 * huart->Init.BaudRate) ) ||
                (lpuart_ker_ck_pres > (4096 * huart->Init.BaudRate) )) */
    } /* if (pclk != 0) */
  }
  /* Check UART Over Sampling to set Baud Rate Register */
  else if (huart->Init.OverSampling == UART_OVERSAMPLING_8)
 80043f0:	697b      	ldr	r3, [r7, #20]
 80043f2:	69db      	ldr	r3, [r3, #28]
 80043f4:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 80043f8:	d16d      	bne.n	80044d6 <UART_SetConfig+0x376>
#else
  if (huart->Init.OverSampling == UART_OVERSAMPLING_8)
#endif /* LPUART1 */
  {
    switch (clocksource)
 80043fa:	f897 302b 	ldrb.w	r3, [r7, #43]	@ 0x2b
 80043fe:	3b01      	subs	r3, #1
 8004400:	2b07      	cmp	r3, #7
 8004402:	d82d      	bhi.n	8004460 <UART_SetConfig+0x300>
 8004404:	a201      	add	r2, pc, #4	@ (adr r2, 800440c <UART_SetConfig+0x2ac>)
 8004406:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800440a:	bf00      	nop
 800440c:	0800442d 	.word	0x0800442d
 8004410:	08004435 	.word	0x08004435
 8004414:	08004461 	.word	0x08004461
 8004418:	0800443b 	.word	0x0800443b
 800441c:	08004461 	.word	0x08004461
 8004420:	08004461 	.word	0x08004461
 8004424:	08004461 	.word	0x08004461
 8004428:	08004443 	.word	0x08004443
    {
      case UART_CLOCKSOURCE_PCLK2:
        pclk = HAL_RCC_GetPCLK2Freq();
 800442c:	f7fe fcfe 	bl	8002e2c <HAL_RCC_GetPCLK2Freq>
 8004430:	6278      	str	r0, [r7, #36]	@ 0x24
        break;
 8004432:	e01b      	b.n	800446c <UART_SetConfig+0x30c>
      case UART_CLOCKSOURCE_HSI:
        pclk = (uint32_t) HSI_VALUE;
 8004434:	4b08      	ldr	r3, [pc, #32]	@ (8004458 <UART_SetConfig+0x2f8>)
 8004436:	627b      	str	r3, [r7, #36]	@ 0x24
        break;
 8004438:	e018      	b.n	800446c <UART_SetConfig+0x30c>
      case UART_CLOCKSOURCE_SYSCLK:
        pclk = HAL_RCC_GetSysClockFreq();
 800443a:	f7fe fc61 	bl	8002d00 <HAL_RCC_GetSysClockFreq>
 800443e:	6278      	str	r0, [r7, #36]	@ 0x24
        break;
 8004440:	e014      	b.n	800446c <UART_SetConfig+0x30c>
      case UART_CLOCKSOURCE_LSE:
        pclk = (uint32_t) LSE_VALUE;
 8004442:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 8004446:	627b      	str	r3, [r7, #36]	@ 0x24
        break;
 8004448:	e010      	b.n	800446c <UART_SetConfig+0x30c>
 800444a:	bf00      	nop
 800444c:	cfff69f3 	.word	0xcfff69f3
 8004450:	40008000 	.word	0x40008000
 8004454:	40013800 	.word	0x40013800
 8004458:	00f42400 	.word	0x00f42400
 800445c:	08005aa0 	.word	0x08005aa0
      default:
        pclk = 0U;
 8004460:	2300      	movs	r3, #0
 8004462:	627b      	str	r3, [r7, #36]	@ 0x24
        ret = HAL_ERROR;
 8004464:	2301      	movs	r3, #1
 8004466:	f887 302a 	strb.w	r3, [r7, #42]	@ 0x2a
        break;
 800446a:	bf00      	nop
    }

    /* USARTDIV must be greater than or equal to 0d16 */
    if (pclk != 0U)
 800446c:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800446e:	2b00      	cmp	r3, #0
 8004470:	f000 8084 	beq.w	800457c <UART_SetConfig+0x41c>
    {
      usartdiv = (uint32_t)(UART_DIV_SAMPLING8(pclk, huart->Init.BaudRate, huart->Init.ClockPrescaler));
 8004474:	697b      	ldr	r3, [r7, #20]
 8004476:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8004478:	4a4b      	ldr	r2, [pc, #300]	@ (80045a8 <UART_SetConfig+0x448>)
 800447a:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 800447e:	461a      	mov	r2, r3
 8004480:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8004482:	fbb3 f3f2 	udiv	r3, r3, r2
 8004486:	005a      	lsls	r2, r3, #1
 8004488:	697b      	ldr	r3, [r7, #20]
 800448a:	685b      	ldr	r3, [r3, #4]
 800448c:	085b      	lsrs	r3, r3, #1
 800448e:	441a      	add	r2, r3
 8004490:	697b      	ldr	r3, [r7, #20]
 8004492:	685b      	ldr	r3, [r3, #4]
 8004494:	fbb2 f3f3 	udiv	r3, r2, r3
 8004498:	623b      	str	r3, [r7, #32]
      if ((usartdiv >= UART_BRR_MIN) && (usartdiv <= UART_BRR_MAX))
 800449a:	6a3b      	ldr	r3, [r7, #32]
 800449c:	2b0f      	cmp	r3, #15
 800449e:	d916      	bls.n	80044ce <UART_SetConfig+0x36e>
 80044a0:	6a3b      	ldr	r3, [r7, #32]
 80044a2:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 80044a6:	d212      	bcs.n	80044ce <UART_SetConfig+0x36e>
      {
        brrtemp = (uint16_t)(usartdiv & 0xFFF0U);
 80044a8:	6a3b      	ldr	r3, [r7, #32]
 80044aa:	b29b      	uxth	r3, r3
 80044ac:	f023 030f 	bic.w	r3, r3, #15
 80044b0:	83fb      	strh	r3, [r7, #30]
        brrtemp |= (uint16_t)((usartdiv & (uint16_t)0x000FU) >> 1U);
 80044b2:	6a3b      	ldr	r3, [r7, #32]
 80044b4:	085b      	lsrs	r3, r3, #1
 80044b6:	b29b      	uxth	r3, r3
 80044b8:	f003 0307 	and.w	r3, r3, #7
 80044bc:	b29a      	uxth	r2, r3
 80044be:	8bfb      	ldrh	r3, [r7, #30]
 80044c0:	4313      	orrs	r3, r2
 80044c2:	83fb      	strh	r3, [r7, #30]
        huart->Instance->BRR = brrtemp;
 80044c4:	697b      	ldr	r3, [r7, #20]
 80044c6:	681b      	ldr	r3, [r3, #0]
 80044c8:	8bfa      	ldrh	r2, [r7, #30]
 80044ca:	60da      	str	r2, [r3, #12]
 80044cc:	e056      	b.n	800457c <UART_SetConfig+0x41c>
      }
      else
      {
        ret = HAL_ERROR;
 80044ce:	2301      	movs	r3, #1
 80044d0:	f887 302a 	strb.w	r3, [r7, #42]	@ 0x2a
 80044d4:	e052      	b.n	800457c <UART_SetConfig+0x41c>
      }
    }
  }
  else
  {
    switch (clocksource)
 80044d6:	f897 302b 	ldrb.w	r3, [r7, #43]	@ 0x2b
 80044da:	3b01      	subs	r3, #1
 80044dc:	2b07      	cmp	r3, #7
 80044de:	d822      	bhi.n	8004526 <UART_SetConfig+0x3c6>
 80044e0:	a201      	add	r2, pc, #4	@ (adr r2, 80044e8 <UART_SetConfig+0x388>)
 80044e2:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80044e6:	bf00      	nop
 80044e8:	08004509 	.word	0x08004509
 80044ec:	08004511 	.word	0x08004511
 80044f0:	08004527 	.word	0x08004527
 80044f4:	08004517 	.word	0x08004517
 80044f8:	08004527 	.word	0x08004527
 80044fc:	08004527 	.word	0x08004527
 8004500:	08004527 	.word	0x08004527
 8004504:	0800451f 	.word	0x0800451f
    {
      case UART_CLOCKSOURCE_PCLK2:
        pclk = HAL_RCC_GetPCLK2Freq();
 8004508:	f7fe fc90 	bl	8002e2c <HAL_RCC_GetPCLK2Freq>
 800450c:	6278      	str	r0, [r7, #36]	@ 0x24
        break;
 800450e:	e010      	b.n	8004532 <UART_SetConfig+0x3d2>
      case UART_CLOCKSOURCE_HSI:
        pclk = (uint32_t) HSI_VALUE;
 8004510:	4b26      	ldr	r3, [pc, #152]	@ (80045ac <UART_SetConfig+0x44c>)
 8004512:	627b      	str	r3, [r7, #36]	@ 0x24
        break;
 8004514:	e00d      	b.n	8004532 <UART_SetConfig+0x3d2>
      case UART_CLOCKSOURCE_SYSCLK:
        pclk = HAL_RCC_GetSysClockFreq();
 8004516:	f7fe fbf3 	bl	8002d00 <HAL_RCC_GetSysClockFreq>
 800451a:	6278      	str	r0, [r7, #36]	@ 0x24
        break;
 800451c:	e009      	b.n	8004532 <UART_SetConfig+0x3d2>
      case UART_CLOCKSOURCE_LSE:
        pclk = (uint32_t) LSE_VALUE;
 800451e:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 8004522:	627b      	str	r3, [r7, #36]	@ 0x24
        break;
 8004524:	e005      	b.n	8004532 <UART_SetConfig+0x3d2>
      default:
        pclk = 0U;
 8004526:	2300      	movs	r3, #0
 8004528:	627b      	str	r3, [r7, #36]	@ 0x24
        ret = HAL_ERROR;
 800452a:	2301      	movs	r3, #1
 800452c:	f887 302a 	strb.w	r3, [r7, #42]	@ 0x2a
        break;
 8004530:	bf00      	nop
    }

    if (pclk != 0U)
 8004532:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8004534:	2b00      	cmp	r3, #0
 8004536:	d021      	beq.n	800457c <UART_SetConfig+0x41c>
    {
      /* USARTDIV must be greater than or equal to 0d16 */
      usartdiv = (uint32_t)(UART_DIV_SAMPLING16(pclk, huart->Init.BaudRate, huart->Init.ClockPrescaler));
 8004538:	697b      	ldr	r3, [r7, #20]
 800453a:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800453c:	4a1a      	ldr	r2, [pc, #104]	@ (80045a8 <UART_SetConfig+0x448>)
 800453e:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 8004542:	461a      	mov	r2, r3
 8004544:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8004546:	fbb3 f2f2 	udiv	r2, r3, r2
 800454a:	697b      	ldr	r3, [r7, #20]
 800454c:	685b      	ldr	r3, [r3, #4]
 800454e:	085b      	lsrs	r3, r3, #1
 8004550:	441a      	add	r2, r3
 8004552:	697b      	ldr	r3, [r7, #20]
 8004554:	685b      	ldr	r3, [r3, #4]
 8004556:	fbb2 f3f3 	udiv	r3, r2, r3
 800455a:	623b      	str	r3, [r7, #32]
      if ((usartdiv >= UART_BRR_MIN) && (usartdiv <= UART_BRR_MAX))
 800455c:	6a3b      	ldr	r3, [r7, #32]
 800455e:	2b0f      	cmp	r3, #15
 8004560:	d909      	bls.n	8004576 <UART_SetConfig+0x416>
 8004562:	6a3b      	ldr	r3, [r7, #32]
 8004564:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 8004568:	d205      	bcs.n	8004576 <UART_SetConfig+0x416>
      {
        huart->Instance->BRR = (uint16_t)usartdiv;
 800456a:	6a3b      	ldr	r3, [r7, #32]
 800456c:	b29a      	uxth	r2, r3
 800456e:	697b      	ldr	r3, [r7, #20]
 8004570:	681b      	ldr	r3, [r3, #0]
 8004572:	60da      	str	r2, [r3, #12]
 8004574:	e002      	b.n	800457c <UART_SetConfig+0x41c>
      }
      else
      {
        ret = HAL_ERROR;
 8004576:	2301      	movs	r3, #1
 8004578:	f887 302a 	strb.w	r3, [r7, #42]	@ 0x2a
      }
    }
  }

  /* Initialize the number of data to process during RX/TX ISR execution */
  huart->NbTxDataToProcess = 1;
 800457c:	697b      	ldr	r3, [r7, #20]
 800457e:	2201      	movs	r2, #1
 8004580:	f8a3 206a 	strh.w	r2, [r3, #106]	@ 0x6a
  huart->NbRxDataToProcess = 1;
 8004584:	697b      	ldr	r3, [r7, #20]
 8004586:	2201      	movs	r2, #1
 8004588:	f8a3 2068 	strh.w	r2, [r3, #104]	@ 0x68

  /* Clear ISR function pointers */
  huart->RxISR = NULL;
 800458c:	697b      	ldr	r3, [r7, #20]
 800458e:	2200      	movs	r2, #0
 8004590:	675a      	str	r2, [r3, #116]	@ 0x74
  huart->TxISR = NULL;
 8004592:	697b      	ldr	r3, [r7, #20]
 8004594:	2200      	movs	r2, #0
 8004596:	679a      	str	r2, [r3, #120]	@ 0x78

  return ret;
 8004598:	f897 302a 	ldrb.w	r3, [r7, #42]	@ 0x2a
}
 800459c:	4618      	mov	r0, r3
 800459e:	3730      	adds	r7, #48	@ 0x30
 80045a0:	46bd      	mov	sp, r7
 80045a2:	e8bd 8fb0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, sl, fp, pc}
 80045a6:	bf00      	nop
 80045a8:	08005aa0 	.word	0x08005aa0
 80045ac:	00f42400 	.word	0x00f42400

080045b0 <UART_AdvFeatureConfig>:
  * @brief Configure the UART peripheral advanced features.
  * @param huart UART handle.
  * @retval None
  */
void UART_AdvFeatureConfig(UART_HandleTypeDef *huart)
{
 80045b0:	b480      	push	{r7}
 80045b2:	b083      	sub	sp, #12
 80045b4:	af00      	add	r7, sp, #0
 80045b6:	6078      	str	r0, [r7, #4]
  /* Check whether the set of advanced features to configure is properly set */
  assert_param(IS_UART_ADVFEATURE_INIT(huart->AdvancedInit.AdvFeatureInit));

  /* if required, configure RX/TX pins swap */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_SWAP_INIT))
 80045b8:	687b      	ldr	r3, [r7, #4]
 80045ba:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80045bc:	f003 0308 	and.w	r3, r3, #8
 80045c0:	2b00      	cmp	r3, #0
 80045c2:	d00a      	beq.n	80045da <UART_AdvFeatureConfig+0x2a>
  {
    assert_param(IS_UART_ADVFEATURE_SWAP(huart->AdvancedInit.Swap));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_SWAP, huart->AdvancedInit.Swap);
 80045c4:	687b      	ldr	r3, [r7, #4]
 80045c6:	681b      	ldr	r3, [r3, #0]
 80045c8:	685b      	ldr	r3, [r3, #4]
 80045ca:	f423 4100 	bic.w	r1, r3, #32768	@ 0x8000
 80045ce:	687b      	ldr	r3, [r7, #4]
 80045d0:	6b9a      	ldr	r2, [r3, #56]	@ 0x38
 80045d2:	687b      	ldr	r3, [r7, #4]
 80045d4:	681b      	ldr	r3, [r3, #0]
 80045d6:	430a      	orrs	r2, r1
 80045d8:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure TX pin active level inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_TXINVERT_INIT))
 80045da:	687b      	ldr	r3, [r7, #4]
 80045dc:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80045de:	f003 0301 	and.w	r3, r3, #1
 80045e2:	2b00      	cmp	r3, #0
 80045e4:	d00a      	beq.n	80045fc <UART_AdvFeatureConfig+0x4c>
  {
    assert_param(IS_UART_ADVFEATURE_TXINV(huart->AdvancedInit.TxPinLevelInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_TXINV, huart->AdvancedInit.TxPinLevelInvert);
 80045e6:	687b      	ldr	r3, [r7, #4]
 80045e8:	681b      	ldr	r3, [r3, #0]
 80045ea:	685b      	ldr	r3, [r3, #4]
 80045ec:	f423 3100 	bic.w	r1, r3, #131072	@ 0x20000
 80045f0:	687b      	ldr	r3, [r7, #4]
 80045f2:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 80045f4:	687b      	ldr	r3, [r7, #4]
 80045f6:	681b      	ldr	r3, [r3, #0]
 80045f8:	430a      	orrs	r2, r1
 80045fa:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure RX pin active level inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_RXINVERT_INIT))
 80045fc:	687b      	ldr	r3, [r7, #4]
 80045fe:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8004600:	f003 0302 	and.w	r3, r3, #2
 8004604:	2b00      	cmp	r3, #0
 8004606:	d00a      	beq.n	800461e <UART_AdvFeatureConfig+0x6e>
  {
    assert_param(IS_UART_ADVFEATURE_RXINV(huart->AdvancedInit.RxPinLevelInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_RXINV, huart->AdvancedInit.RxPinLevelInvert);
 8004608:	687b      	ldr	r3, [r7, #4]
 800460a:	681b      	ldr	r3, [r3, #0]
 800460c:	685b      	ldr	r3, [r3, #4]
 800460e:	f423 3180 	bic.w	r1, r3, #65536	@ 0x10000
 8004612:	687b      	ldr	r3, [r7, #4]
 8004614:	6b1a      	ldr	r2, [r3, #48]	@ 0x30
 8004616:	687b      	ldr	r3, [r7, #4]
 8004618:	681b      	ldr	r3, [r3, #0]
 800461a:	430a      	orrs	r2, r1
 800461c:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure data inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_DATAINVERT_INIT))
 800461e:	687b      	ldr	r3, [r7, #4]
 8004620:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8004622:	f003 0304 	and.w	r3, r3, #4
 8004626:	2b00      	cmp	r3, #0
 8004628:	d00a      	beq.n	8004640 <UART_AdvFeatureConfig+0x90>
  {
    assert_param(IS_UART_ADVFEATURE_DATAINV(huart->AdvancedInit.DataInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_DATAINV, huart->AdvancedInit.DataInvert);
 800462a:	687b      	ldr	r3, [r7, #4]
 800462c:	681b      	ldr	r3, [r3, #0]
 800462e:	685b      	ldr	r3, [r3, #4]
 8004630:	f423 2180 	bic.w	r1, r3, #262144	@ 0x40000
 8004634:	687b      	ldr	r3, [r7, #4]
 8004636:	6b5a      	ldr	r2, [r3, #52]	@ 0x34
 8004638:	687b      	ldr	r3, [r7, #4]
 800463a:	681b      	ldr	r3, [r3, #0]
 800463c:	430a      	orrs	r2, r1
 800463e:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure RX overrun detection disabling */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_RXOVERRUNDISABLE_INIT))
 8004640:	687b      	ldr	r3, [r7, #4]
 8004642:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8004644:	f003 0310 	and.w	r3, r3, #16
 8004648:	2b00      	cmp	r3, #0
 800464a:	d00a      	beq.n	8004662 <UART_AdvFeatureConfig+0xb2>
  {
    assert_param(IS_UART_OVERRUN(huart->AdvancedInit.OverrunDisable));
    MODIFY_REG(huart->Instance->CR3, USART_CR3_OVRDIS, huart->AdvancedInit.OverrunDisable);
 800464c:	687b      	ldr	r3, [r7, #4]
 800464e:	681b      	ldr	r3, [r3, #0]
 8004650:	689b      	ldr	r3, [r3, #8]
 8004652:	f423 5180 	bic.w	r1, r3, #4096	@ 0x1000
 8004656:	687b      	ldr	r3, [r7, #4]
 8004658:	6bda      	ldr	r2, [r3, #60]	@ 0x3c
 800465a:	687b      	ldr	r3, [r7, #4]
 800465c:	681b      	ldr	r3, [r3, #0]
 800465e:	430a      	orrs	r2, r1
 8004660:	609a      	str	r2, [r3, #8]
  }

  /* if required, configure DMA disabling on reception error */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_DMADISABLEONERROR_INIT))
 8004662:	687b      	ldr	r3, [r7, #4]
 8004664:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8004666:	f003 0320 	and.w	r3, r3, #32
 800466a:	2b00      	cmp	r3, #0
 800466c:	d00a      	beq.n	8004684 <UART_AdvFeatureConfig+0xd4>
  {
    assert_param(IS_UART_ADVFEATURE_DMAONRXERROR(huart->AdvancedInit.DMADisableonRxError));
    MODIFY_REG(huart->Instance->CR3, USART_CR3_DDRE, huart->AdvancedInit.DMADisableonRxError);
 800466e:	687b      	ldr	r3, [r7, #4]
 8004670:	681b      	ldr	r3, [r3, #0]
 8004672:	689b      	ldr	r3, [r3, #8]
 8004674:	f423 5100 	bic.w	r1, r3, #8192	@ 0x2000
 8004678:	687b      	ldr	r3, [r7, #4]
 800467a:	6c1a      	ldr	r2, [r3, #64]	@ 0x40
 800467c:	687b      	ldr	r3, [r7, #4]
 800467e:	681b      	ldr	r3, [r3, #0]
 8004680:	430a      	orrs	r2, r1
 8004682:	609a      	str	r2, [r3, #8]
  }

  /* if required, configure auto Baud rate detection scheme */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_AUTOBAUDRATE_INIT))
 8004684:	687b      	ldr	r3, [r7, #4]
 8004686:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8004688:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 800468c:	2b00      	cmp	r3, #0
 800468e:	d01a      	beq.n	80046c6 <UART_AdvFeatureConfig+0x116>
  {
    assert_param(IS_USART_AUTOBAUDRATE_DETECTION_INSTANCE(huart->Instance));
    assert_param(IS_UART_ADVFEATURE_AUTOBAUDRATE(huart->AdvancedInit.AutoBaudRateEnable));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_ABREN, huart->AdvancedInit.AutoBaudRateEnable);
 8004690:	687b      	ldr	r3, [r7, #4]
 8004692:	681b      	ldr	r3, [r3, #0]
 8004694:	685b      	ldr	r3, [r3, #4]
 8004696:	f423 1180 	bic.w	r1, r3, #1048576	@ 0x100000
 800469a:	687b      	ldr	r3, [r7, #4]
 800469c:	6c5a      	ldr	r2, [r3, #68]	@ 0x44
 800469e:	687b      	ldr	r3, [r7, #4]
 80046a0:	681b      	ldr	r3, [r3, #0]
 80046a2:	430a      	orrs	r2, r1
 80046a4:	605a      	str	r2, [r3, #4]
    /* set auto Baudrate detection parameters if detection is enabled */
    if (huart->AdvancedInit.AutoBaudRateEnable == UART_ADVFEATURE_AUTOBAUDRATE_ENABLE)
 80046a6:	687b      	ldr	r3, [r7, #4]
 80046a8:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80046aa:	f5b3 1f80 	cmp.w	r3, #1048576	@ 0x100000
 80046ae:	d10a      	bne.n	80046c6 <UART_AdvFeatureConfig+0x116>
    {
      assert_param(IS_UART_ADVFEATURE_AUTOBAUDRATEMODE(huart->AdvancedInit.AutoBaudRateMode));
      MODIFY_REG(huart->Instance->CR2, USART_CR2_ABRMODE, huart->AdvancedInit.AutoBaudRateMode);
 80046b0:	687b      	ldr	r3, [r7, #4]
 80046b2:	681b      	ldr	r3, [r3, #0]
 80046b4:	685b      	ldr	r3, [r3, #4]
 80046b6:	f423 01c0 	bic.w	r1, r3, #6291456	@ 0x600000
 80046ba:	687b      	ldr	r3, [r7, #4]
 80046bc:	6c9a      	ldr	r2, [r3, #72]	@ 0x48
 80046be:	687b      	ldr	r3, [r7, #4]
 80046c0:	681b      	ldr	r3, [r3, #0]
 80046c2:	430a      	orrs	r2, r1
 80046c4:	605a      	str	r2, [r3, #4]
    }
  }

  /* if required, configure MSB first on communication line */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_MSBFIRST_INIT))
 80046c6:	687b      	ldr	r3, [r7, #4]
 80046c8:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80046ca:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 80046ce:	2b00      	cmp	r3, #0
 80046d0:	d00a      	beq.n	80046e8 <UART_AdvFeatureConfig+0x138>
  {
    assert_param(IS_UART_ADVFEATURE_MSBFIRST(huart->AdvancedInit.MSBFirst));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_MSBFIRST, huart->AdvancedInit.MSBFirst);
 80046d2:	687b      	ldr	r3, [r7, #4]
 80046d4:	681b      	ldr	r3, [r3, #0]
 80046d6:	685b      	ldr	r3, [r3, #4]
 80046d8:	f423 2100 	bic.w	r1, r3, #524288	@ 0x80000
 80046dc:	687b      	ldr	r3, [r7, #4]
 80046de:	6cda      	ldr	r2, [r3, #76]	@ 0x4c
 80046e0:	687b      	ldr	r3, [r7, #4]
 80046e2:	681b      	ldr	r3, [r3, #0]
 80046e4:	430a      	orrs	r2, r1
 80046e6:	605a      	str	r2, [r3, #4]
  }
}
 80046e8:	bf00      	nop
 80046ea:	370c      	adds	r7, #12
 80046ec:	46bd      	mov	sp, r7
 80046ee:	f85d 7b04 	ldr.w	r7, [sp], #4
 80046f2:	4770      	bx	lr

080046f4 <UART_CheckIdleState>:
  * @brief Check the UART Idle State.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_CheckIdleState(UART_HandleTypeDef *huart)
{
 80046f4:	b580      	push	{r7, lr}
 80046f6:	b098      	sub	sp, #96	@ 0x60
 80046f8:	af02      	add	r7, sp, #8
 80046fa:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;

  /* Initialize the UART ErrorCode */
  huart->ErrorCode = HAL_UART_ERROR_NONE;
 80046fc:	687b      	ldr	r3, [r7, #4]
 80046fe:	2200      	movs	r2, #0
 8004700:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90

  /* Init tickstart for timeout management */
  tickstart = HAL_GetTick();
 8004704:	f7fc fef0 	bl	80014e8 <HAL_GetTick>
 8004708:	6578      	str	r0, [r7, #84]	@ 0x54

  /* Check if the Transmitter is enabled */
  if ((huart->Instance->CR1 & USART_CR1_TE) == USART_CR1_TE)
 800470a:	687b      	ldr	r3, [r7, #4]
 800470c:	681b      	ldr	r3, [r3, #0]
 800470e:	681b      	ldr	r3, [r3, #0]
 8004710:	f003 0308 	and.w	r3, r3, #8
 8004714:	2b08      	cmp	r3, #8
 8004716:	d12f      	bne.n	8004778 <UART_CheckIdleState+0x84>
  {
    /* Wait until TEACK flag is set */
    if (UART_WaitOnFlagUntilTimeout(huart, USART_ISR_TEACK, RESET, tickstart, HAL_UART_TIMEOUT_VALUE) != HAL_OK)
 8004718:	f06f 437e 	mvn.w	r3, #4261412864	@ 0xfe000000
 800471c:	9300      	str	r3, [sp, #0]
 800471e:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 8004720:	2200      	movs	r2, #0
 8004722:	f44f 1100 	mov.w	r1, #2097152	@ 0x200000
 8004726:	6878      	ldr	r0, [r7, #4]
 8004728:	f000 f88e 	bl	8004848 <UART_WaitOnFlagUntilTimeout>
 800472c:	4603      	mov	r3, r0
 800472e:	2b00      	cmp	r3, #0
 8004730:	d022      	beq.n	8004778 <UART_CheckIdleState+0x84>
    {
      /* Disable TXE interrupt for the interrupt process */
      ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_TXEIE_TXFNFIE));
 8004732:	687b      	ldr	r3, [r7, #4]
 8004734:	681b      	ldr	r3, [r3, #0]
 8004736:	63bb      	str	r3, [r7, #56]	@ 0x38
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8004738:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800473a:	e853 3f00 	ldrex	r3, [r3]
 800473e:	637b      	str	r3, [r7, #52]	@ 0x34
   return(result);
 8004740:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8004742:	f023 0380 	bic.w	r3, r3, #128	@ 0x80
 8004746:	653b      	str	r3, [r7, #80]	@ 0x50
 8004748:	687b      	ldr	r3, [r7, #4]
 800474a:	681b      	ldr	r3, [r3, #0]
 800474c:	461a      	mov	r2, r3
 800474e:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 8004750:	647b      	str	r3, [r7, #68]	@ 0x44
 8004752:	643a      	str	r2, [r7, #64]	@ 0x40
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8004754:	6c39      	ldr	r1, [r7, #64]	@ 0x40
 8004756:	6c7a      	ldr	r2, [r7, #68]	@ 0x44
 8004758:	e841 2300 	strex	r3, r2, [r1]
 800475c:	63fb      	str	r3, [r7, #60]	@ 0x3c
   return(result);
 800475e:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8004760:	2b00      	cmp	r3, #0
 8004762:	d1e6      	bne.n	8004732 <UART_CheckIdleState+0x3e>

      huart->gState = HAL_UART_STATE_READY;
 8004764:	687b      	ldr	r3, [r7, #4]
 8004766:	2220      	movs	r2, #32
 8004768:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

      __HAL_UNLOCK(huart);
 800476c:	687b      	ldr	r3, [r7, #4]
 800476e:	2200      	movs	r2, #0
 8004770:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

      /* Timeout occurred */
      return HAL_TIMEOUT;
 8004774:	2303      	movs	r3, #3
 8004776:	e063      	b.n	8004840 <UART_CheckIdleState+0x14c>
    }
  }

  /* Check if the Receiver is enabled */
  if ((huart->Instance->CR1 & USART_CR1_RE) == USART_CR1_RE)
 8004778:	687b      	ldr	r3, [r7, #4]
 800477a:	681b      	ldr	r3, [r3, #0]
 800477c:	681b      	ldr	r3, [r3, #0]
 800477e:	f003 0304 	and.w	r3, r3, #4
 8004782:	2b04      	cmp	r3, #4
 8004784:	d149      	bne.n	800481a <UART_CheckIdleState+0x126>
  {
    /* Wait until REACK flag is set */
    if (UART_WaitOnFlagUntilTimeout(huart, USART_ISR_REACK, RESET, tickstart, HAL_UART_TIMEOUT_VALUE) != HAL_OK)
 8004786:	f06f 437e 	mvn.w	r3, #4261412864	@ 0xfe000000
 800478a:	9300      	str	r3, [sp, #0]
 800478c:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 800478e:	2200      	movs	r2, #0
 8004790:	f44f 0180 	mov.w	r1, #4194304	@ 0x400000
 8004794:	6878      	ldr	r0, [r7, #4]
 8004796:	f000 f857 	bl	8004848 <UART_WaitOnFlagUntilTimeout>
 800479a:	4603      	mov	r3, r0
 800479c:	2b00      	cmp	r3, #0
 800479e:	d03c      	beq.n	800481a <UART_CheckIdleState+0x126>
    {
      /* Disable RXNE, PE and ERR (Frame error, noise error, overrun error)
      interrupts for the interrupt process */
      ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE_RXFNEIE | USART_CR1_PEIE));
 80047a0:	687b      	ldr	r3, [r7, #4]
 80047a2:	681b      	ldr	r3, [r3, #0]
 80047a4:	627b      	str	r3, [r7, #36]	@ 0x24
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80047a6:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80047a8:	e853 3f00 	ldrex	r3, [r3]
 80047ac:	623b      	str	r3, [r7, #32]
   return(result);
 80047ae:	6a3b      	ldr	r3, [r7, #32]
 80047b0:	f423 7390 	bic.w	r3, r3, #288	@ 0x120
 80047b4:	64fb      	str	r3, [r7, #76]	@ 0x4c
 80047b6:	687b      	ldr	r3, [r7, #4]
 80047b8:	681b      	ldr	r3, [r3, #0]
 80047ba:	461a      	mov	r2, r3
 80047bc:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 80047be:	633b      	str	r3, [r7, #48]	@ 0x30
 80047c0:	62fa      	str	r2, [r7, #44]	@ 0x2c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80047c2:	6af9      	ldr	r1, [r7, #44]	@ 0x2c
 80047c4:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 80047c6:	e841 2300 	strex	r3, r2, [r1]
 80047ca:	62bb      	str	r3, [r7, #40]	@ 0x28
   return(result);
 80047cc:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80047ce:	2b00      	cmp	r3, #0
 80047d0:	d1e6      	bne.n	80047a0 <UART_CheckIdleState+0xac>
      ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 80047d2:	687b      	ldr	r3, [r7, #4]
 80047d4:	681b      	ldr	r3, [r3, #0]
 80047d6:	3308      	adds	r3, #8
 80047d8:	613b      	str	r3, [r7, #16]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80047da:	693b      	ldr	r3, [r7, #16]
 80047dc:	e853 3f00 	ldrex	r3, [r3]
 80047e0:	60fb      	str	r3, [r7, #12]
   return(result);
 80047e2:	68fb      	ldr	r3, [r7, #12]
 80047e4:	f023 0301 	bic.w	r3, r3, #1
 80047e8:	64bb      	str	r3, [r7, #72]	@ 0x48
 80047ea:	687b      	ldr	r3, [r7, #4]
 80047ec:	681b      	ldr	r3, [r3, #0]
 80047ee:	3308      	adds	r3, #8
 80047f0:	6cba      	ldr	r2, [r7, #72]	@ 0x48
 80047f2:	61fa      	str	r2, [r7, #28]
 80047f4:	61bb      	str	r3, [r7, #24]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80047f6:	69b9      	ldr	r1, [r7, #24]
 80047f8:	69fa      	ldr	r2, [r7, #28]
 80047fa:	e841 2300 	strex	r3, r2, [r1]
 80047fe:	617b      	str	r3, [r7, #20]
   return(result);
 8004800:	697b      	ldr	r3, [r7, #20]
 8004802:	2b00      	cmp	r3, #0
 8004804:	d1e5      	bne.n	80047d2 <UART_CheckIdleState+0xde>

      huart->RxState = HAL_UART_STATE_READY;
 8004806:	687b      	ldr	r3, [r7, #4]
 8004808:	2220      	movs	r2, #32
 800480a:	f8c3 208c 	str.w	r2, [r3, #140]	@ 0x8c

      __HAL_UNLOCK(huart);
 800480e:	687b      	ldr	r3, [r7, #4]
 8004810:	2200      	movs	r2, #0
 8004812:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

      /* Timeout occurred */
      return HAL_TIMEOUT;
 8004816:	2303      	movs	r3, #3
 8004818:	e012      	b.n	8004840 <UART_CheckIdleState+0x14c>
    }
  }

  /* Initialize the UART State */
  huart->gState = HAL_UART_STATE_READY;
 800481a:	687b      	ldr	r3, [r7, #4]
 800481c:	2220      	movs	r2, #32
 800481e:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88
  huart->RxState = HAL_UART_STATE_READY;
 8004822:	687b      	ldr	r3, [r7, #4]
 8004824:	2220      	movs	r2, #32
 8004826:	f8c3 208c 	str.w	r2, [r3, #140]	@ 0x8c
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 800482a:	687b      	ldr	r3, [r7, #4]
 800482c:	2200      	movs	r2, #0
 800482e:	66da      	str	r2, [r3, #108]	@ 0x6c
  huart->RxEventType = HAL_UART_RXEVENT_TC;
 8004830:	687b      	ldr	r3, [r7, #4]
 8004832:	2200      	movs	r2, #0
 8004834:	671a      	str	r2, [r3, #112]	@ 0x70

  __HAL_UNLOCK(huart);
 8004836:	687b      	ldr	r3, [r7, #4]
 8004838:	2200      	movs	r2, #0
 800483a:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

  return HAL_OK;
 800483e:	2300      	movs	r3, #0
}
 8004840:	4618      	mov	r0, r3
 8004842:	3758      	adds	r7, #88	@ 0x58
 8004844:	46bd      	mov	sp, r7
 8004846:	bd80      	pop	{r7, pc}

08004848 <UART_WaitOnFlagUntilTimeout>:
  * @param Timeout   Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef UART_WaitOnFlagUntilTimeout(UART_HandleTypeDef *huart, uint32_t Flag, FlagStatus Status,
                                              uint32_t Tickstart, uint32_t Timeout)
{
 8004848:	b580      	push	{r7, lr}
 800484a:	b084      	sub	sp, #16
 800484c:	af00      	add	r7, sp, #0
 800484e:	60f8      	str	r0, [r7, #12]
 8004850:	60b9      	str	r1, [r7, #8]
 8004852:	603b      	str	r3, [r7, #0]
 8004854:	4613      	mov	r3, r2
 8004856:	71fb      	strb	r3, [r7, #7]
  /* Wait until flag is set */
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 8004858:	e04f      	b.n	80048fa <UART_WaitOnFlagUntilTimeout+0xb2>
  {
    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 800485a:	69bb      	ldr	r3, [r7, #24]
 800485c:	f1b3 3fff 	cmp.w	r3, #4294967295
 8004860:	d04b      	beq.n	80048fa <UART_WaitOnFlagUntilTimeout+0xb2>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8004862:	f7fc fe41 	bl	80014e8 <HAL_GetTick>
 8004866:	4602      	mov	r2, r0
 8004868:	683b      	ldr	r3, [r7, #0]
 800486a:	1ad3      	subs	r3, r2, r3
 800486c:	69ba      	ldr	r2, [r7, #24]
 800486e:	429a      	cmp	r2, r3
 8004870:	d302      	bcc.n	8004878 <UART_WaitOnFlagUntilTimeout+0x30>
 8004872:	69bb      	ldr	r3, [r7, #24]
 8004874:	2b00      	cmp	r3, #0
 8004876:	d101      	bne.n	800487c <UART_WaitOnFlagUntilTimeout+0x34>
      {

        return HAL_TIMEOUT;
 8004878:	2303      	movs	r3, #3
 800487a:	e04e      	b.n	800491a <UART_WaitOnFlagUntilTimeout+0xd2>
      }

      if ((READ_BIT(huart->Instance->CR1, USART_CR1_RE) != 0U) && (Flag != UART_FLAG_TXE) && (Flag != UART_FLAG_TC))
 800487c:	68fb      	ldr	r3, [r7, #12]
 800487e:	681b      	ldr	r3, [r3, #0]
 8004880:	681b      	ldr	r3, [r3, #0]
 8004882:	f003 0304 	and.w	r3, r3, #4
 8004886:	2b00      	cmp	r3, #0
 8004888:	d037      	beq.n	80048fa <UART_WaitOnFlagUntilTimeout+0xb2>
 800488a:	68bb      	ldr	r3, [r7, #8]
 800488c:	2b80      	cmp	r3, #128	@ 0x80
 800488e:	d034      	beq.n	80048fa <UART_WaitOnFlagUntilTimeout+0xb2>
 8004890:	68bb      	ldr	r3, [r7, #8]
 8004892:	2b40      	cmp	r3, #64	@ 0x40
 8004894:	d031      	beq.n	80048fa <UART_WaitOnFlagUntilTimeout+0xb2>
      {
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_ORE) == SET)
 8004896:	68fb      	ldr	r3, [r7, #12]
 8004898:	681b      	ldr	r3, [r3, #0]
 800489a:	69db      	ldr	r3, [r3, #28]
 800489c:	f003 0308 	and.w	r3, r3, #8
 80048a0:	2b08      	cmp	r3, #8
 80048a2:	d110      	bne.n	80048c6 <UART_WaitOnFlagUntilTimeout+0x7e>
        {
          /* Clear Overrun Error flag*/
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_OREF);
 80048a4:	68fb      	ldr	r3, [r7, #12]
 80048a6:	681b      	ldr	r3, [r3, #0]
 80048a8:	2208      	movs	r2, #8
 80048aa:	621a      	str	r2, [r3, #32]

          /* Blocking error : transfer is aborted
          Set the UART state ready to be able to start again the process,
          Disable Rx Interrupts if ongoing */
          UART_EndRxTransfer(huart);
 80048ac:	68f8      	ldr	r0, [r7, #12]
 80048ae:	f000 f95b 	bl	8004b68 <UART_EndRxTransfer>

          huart->ErrorCode = HAL_UART_ERROR_ORE;
 80048b2:	68fb      	ldr	r3, [r7, #12]
 80048b4:	2208      	movs	r2, #8
 80048b6:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90

          /* Process Unlocked */
          __HAL_UNLOCK(huart);
 80048ba:	68fb      	ldr	r3, [r7, #12]
 80048bc:	2200      	movs	r2, #0
 80048be:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

          return HAL_ERROR;
 80048c2:	2301      	movs	r3, #1
 80048c4:	e029      	b.n	800491a <UART_WaitOnFlagUntilTimeout+0xd2>
        }
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_RTOF) == SET)
 80048c6:	68fb      	ldr	r3, [r7, #12]
 80048c8:	681b      	ldr	r3, [r3, #0]
 80048ca:	69db      	ldr	r3, [r3, #28]
 80048cc:	f403 6300 	and.w	r3, r3, #2048	@ 0x800
 80048d0:	f5b3 6f00 	cmp.w	r3, #2048	@ 0x800
 80048d4:	d111      	bne.n	80048fa <UART_WaitOnFlagUntilTimeout+0xb2>
        {
          /* Clear Receiver Timeout flag*/
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_RTOF);
 80048d6:	68fb      	ldr	r3, [r7, #12]
 80048d8:	681b      	ldr	r3, [r3, #0]
 80048da:	f44f 6200 	mov.w	r2, #2048	@ 0x800
 80048de:	621a      	str	r2, [r3, #32]

          /* Blocking error : transfer is aborted
          Set the UART state ready to be able to start again the process,
          Disable Rx Interrupts if ongoing */
          UART_EndRxTransfer(huart);
 80048e0:	68f8      	ldr	r0, [r7, #12]
 80048e2:	f000 f941 	bl	8004b68 <UART_EndRxTransfer>

          huart->ErrorCode = HAL_UART_ERROR_RTO;
 80048e6:	68fb      	ldr	r3, [r7, #12]
 80048e8:	2220      	movs	r2, #32
 80048ea:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90

          /* Process Unlocked */
          __HAL_UNLOCK(huart);
 80048ee:	68fb      	ldr	r3, [r7, #12]
 80048f0:	2200      	movs	r2, #0
 80048f2:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

          return HAL_TIMEOUT;
 80048f6:	2303      	movs	r3, #3
 80048f8:	e00f      	b.n	800491a <UART_WaitOnFlagUntilTimeout+0xd2>
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 80048fa:	68fb      	ldr	r3, [r7, #12]
 80048fc:	681b      	ldr	r3, [r3, #0]
 80048fe:	69da      	ldr	r2, [r3, #28]
 8004900:	68bb      	ldr	r3, [r7, #8]
 8004902:	4013      	ands	r3, r2
 8004904:	68ba      	ldr	r2, [r7, #8]
 8004906:	429a      	cmp	r2, r3
 8004908:	bf0c      	ite	eq
 800490a:	2301      	moveq	r3, #1
 800490c:	2300      	movne	r3, #0
 800490e:	b2db      	uxtb	r3, r3
 8004910:	461a      	mov	r2, r3
 8004912:	79fb      	ldrb	r3, [r7, #7]
 8004914:	429a      	cmp	r2, r3
 8004916:	d0a0      	beq.n	800485a <UART_WaitOnFlagUntilTimeout+0x12>
        }
      }
    }
  }
  return HAL_OK;
 8004918:	2300      	movs	r3, #0
}
 800491a:	4618      	mov	r0, r3
 800491c:	3710      	adds	r7, #16
 800491e:	46bd      	mov	sp, r7
 8004920:	bd80      	pop	{r7, pc}
	...

08004924 <UART_Start_Receive_IT>:
  * @param  pData Pointer to data buffer (u8 or u16 data elements).
  * @param  Size  Amount of data elements (u8 or u16) to be received.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_Start_Receive_IT(UART_HandleTypeDef *huart, uint8_t *pData, uint16_t Size)
{
 8004924:	b480      	push	{r7}
 8004926:	b0a3      	sub	sp, #140	@ 0x8c
 8004928:	af00      	add	r7, sp, #0
 800492a:	60f8      	str	r0, [r7, #12]
 800492c:	60b9      	str	r1, [r7, #8]
 800492e:	4613      	mov	r3, r2
 8004930:	80fb      	strh	r3, [r7, #6]
  huart->pRxBuffPtr  = pData;
 8004932:	68fb      	ldr	r3, [r7, #12]
 8004934:	68ba      	ldr	r2, [r7, #8]
 8004936:	659a      	str	r2, [r3, #88]	@ 0x58
  huart->RxXferSize  = Size;
 8004938:	68fb      	ldr	r3, [r7, #12]
 800493a:	88fa      	ldrh	r2, [r7, #6]
 800493c:	f8a3 205c 	strh.w	r2, [r3, #92]	@ 0x5c
  huart->RxXferCount = Size;
 8004940:	68fb      	ldr	r3, [r7, #12]
 8004942:	88fa      	ldrh	r2, [r7, #6]
 8004944:	f8a3 205e 	strh.w	r2, [r3, #94]	@ 0x5e
  huart->RxISR       = NULL;
 8004948:	68fb      	ldr	r3, [r7, #12]
 800494a:	2200      	movs	r2, #0
 800494c:	675a      	str	r2, [r3, #116]	@ 0x74

  /* Computation of UART mask to apply to RDR register */
  UART_MASK_COMPUTATION(huart);
 800494e:	68fb      	ldr	r3, [r7, #12]
 8004950:	689b      	ldr	r3, [r3, #8]
 8004952:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 8004956:	d10e      	bne.n	8004976 <UART_Start_Receive_IT+0x52>
 8004958:	68fb      	ldr	r3, [r7, #12]
 800495a:	691b      	ldr	r3, [r3, #16]
 800495c:	2b00      	cmp	r3, #0
 800495e:	d105      	bne.n	800496c <UART_Start_Receive_IT+0x48>
 8004960:	68fb      	ldr	r3, [r7, #12]
 8004962:	f240 12ff 	movw	r2, #511	@ 0x1ff
 8004966:	f8a3 2060 	strh.w	r2, [r3, #96]	@ 0x60
 800496a:	e02d      	b.n	80049c8 <UART_Start_Receive_IT+0xa4>
 800496c:	68fb      	ldr	r3, [r7, #12]
 800496e:	22ff      	movs	r2, #255	@ 0xff
 8004970:	f8a3 2060 	strh.w	r2, [r3, #96]	@ 0x60
 8004974:	e028      	b.n	80049c8 <UART_Start_Receive_IT+0xa4>
 8004976:	68fb      	ldr	r3, [r7, #12]
 8004978:	689b      	ldr	r3, [r3, #8]
 800497a:	2b00      	cmp	r3, #0
 800497c:	d10d      	bne.n	800499a <UART_Start_Receive_IT+0x76>
 800497e:	68fb      	ldr	r3, [r7, #12]
 8004980:	691b      	ldr	r3, [r3, #16]
 8004982:	2b00      	cmp	r3, #0
 8004984:	d104      	bne.n	8004990 <UART_Start_Receive_IT+0x6c>
 8004986:	68fb      	ldr	r3, [r7, #12]
 8004988:	22ff      	movs	r2, #255	@ 0xff
 800498a:	f8a3 2060 	strh.w	r2, [r3, #96]	@ 0x60
 800498e:	e01b      	b.n	80049c8 <UART_Start_Receive_IT+0xa4>
 8004990:	68fb      	ldr	r3, [r7, #12]
 8004992:	227f      	movs	r2, #127	@ 0x7f
 8004994:	f8a3 2060 	strh.w	r2, [r3, #96]	@ 0x60
 8004998:	e016      	b.n	80049c8 <UART_Start_Receive_IT+0xa4>
 800499a:	68fb      	ldr	r3, [r7, #12]
 800499c:	689b      	ldr	r3, [r3, #8]
 800499e:	f1b3 5f80 	cmp.w	r3, #268435456	@ 0x10000000
 80049a2:	d10d      	bne.n	80049c0 <UART_Start_Receive_IT+0x9c>
 80049a4:	68fb      	ldr	r3, [r7, #12]
 80049a6:	691b      	ldr	r3, [r3, #16]
 80049a8:	2b00      	cmp	r3, #0
 80049aa:	d104      	bne.n	80049b6 <UART_Start_Receive_IT+0x92>
 80049ac:	68fb      	ldr	r3, [r7, #12]
 80049ae:	227f      	movs	r2, #127	@ 0x7f
 80049b0:	f8a3 2060 	strh.w	r2, [r3, #96]	@ 0x60
 80049b4:	e008      	b.n	80049c8 <UART_Start_Receive_IT+0xa4>
 80049b6:	68fb      	ldr	r3, [r7, #12]
 80049b8:	223f      	movs	r2, #63	@ 0x3f
 80049ba:	f8a3 2060 	strh.w	r2, [r3, #96]	@ 0x60
 80049be:	e003      	b.n	80049c8 <UART_Start_Receive_IT+0xa4>
 80049c0:	68fb      	ldr	r3, [r7, #12]
 80049c2:	2200      	movs	r2, #0
 80049c4:	f8a3 2060 	strh.w	r2, [r3, #96]	@ 0x60

  huart->ErrorCode = HAL_UART_ERROR_NONE;
 80049c8:	68fb      	ldr	r3, [r7, #12]
 80049ca:	2200      	movs	r2, #0
 80049cc:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90
  huart->RxState = HAL_UART_STATE_BUSY_RX;
 80049d0:	68fb      	ldr	r3, [r7, #12]
 80049d2:	2222      	movs	r2, #34	@ 0x22
 80049d4:	f8c3 208c 	str.w	r2, [r3, #140]	@ 0x8c

  /* Enable the UART Error Interrupt: (Frame error, noise error, overrun error) */
  ATOMIC_SET_BIT(huart->Instance->CR3, USART_CR3_EIE);
 80049d8:	68fb      	ldr	r3, [r7, #12]
 80049da:	681b      	ldr	r3, [r3, #0]
 80049dc:	3308      	adds	r3, #8
 80049de:	667b      	str	r3, [r7, #100]	@ 0x64
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80049e0:	6e7b      	ldr	r3, [r7, #100]	@ 0x64
 80049e2:	e853 3f00 	ldrex	r3, [r3]
 80049e6:	663b      	str	r3, [r7, #96]	@ 0x60
   return(result);
 80049e8:	6e3b      	ldr	r3, [r7, #96]	@ 0x60
 80049ea:	f043 0301 	orr.w	r3, r3, #1
 80049ee:	f8c7 3084 	str.w	r3, [r7, #132]	@ 0x84
 80049f2:	68fb      	ldr	r3, [r7, #12]
 80049f4:	681b      	ldr	r3, [r3, #0]
 80049f6:	3308      	adds	r3, #8
 80049f8:	f8d7 2084 	ldr.w	r2, [r7, #132]	@ 0x84
 80049fc:	673a      	str	r2, [r7, #112]	@ 0x70
 80049fe:	66fb      	str	r3, [r7, #108]	@ 0x6c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8004a00:	6ef9      	ldr	r1, [r7, #108]	@ 0x6c
 8004a02:	6f3a      	ldr	r2, [r7, #112]	@ 0x70
 8004a04:	e841 2300 	strex	r3, r2, [r1]
 8004a08:	66bb      	str	r3, [r7, #104]	@ 0x68
   return(result);
 8004a0a:	6ebb      	ldr	r3, [r7, #104]	@ 0x68
 8004a0c:	2b00      	cmp	r3, #0
 8004a0e:	d1e3      	bne.n	80049d8 <UART_Start_Receive_IT+0xb4>

  /* Configure Rx interrupt processing */
  if ((huart->FifoMode == UART_FIFOMODE_ENABLE) && (Size >= huart->NbRxDataToProcess))
 8004a10:	68fb      	ldr	r3, [r7, #12]
 8004a12:	6e5b      	ldr	r3, [r3, #100]	@ 0x64
 8004a14:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
 8004a18:	d14f      	bne.n	8004aba <UART_Start_Receive_IT+0x196>
 8004a1a:	68fb      	ldr	r3, [r7, #12]
 8004a1c:	f8b3 3068 	ldrh.w	r3, [r3, #104]	@ 0x68
 8004a20:	88fa      	ldrh	r2, [r7, #6]
 8004a22:	429a      	cmp	r2, r3
 8004a24:	d349      	bcc.n	8004aba <UART_Start_Receive_IT+0x196>
  {
    /* Set the Rx ISR function pointer according to the data word length */
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 8004a26:	68fb      	ldr	r3, [r7, #12]
 8004a28:	689b      	ldr	r3, [r3, #8]
 8004a2a:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 8004a2e:	d107      	bne.n	8004a40 <UART_Start_Receive_IT+0x11c>
 8004a30:	68fb      	ldr	r3, [r7, #12]
 8004a32:	691b      	ldr	r3, [r3, #16]
 8004a34:	2b00      	cmp	r3, #0
 8004a36:	d103      	bne.n	8004a40 <UART_Start_Receive_IT+0x11c>
    {
      huart->RxISR = UART_RxISR_16BIT_FIFOEN;
 8004a38:	68fb      	ldr	r3, [r7, #12]
 8004a3a:	4a47      	ldr	r2, [pc, #284]	@ (8004b58 <UART_Start_Receive_IT+0x234>)
 8004a3c:	675a      	str	r2, [r3, #116]	@ 0x74
 8004a3e:	e002      	b.n	8004a46 <UART_Start_Receive_IT+0x122>
    }
    else
    {
      huart->RxISR = UART_RxISR_8BIT_FIFOEN;
 8004a40:	68fb      	ldr	r3, [r7, #12]
 8004a42:	4a46      	ldr	r2, [pc, #280]	@ (8004b5c <UART_Start_Receive_IT+0x238>)
 8004a44:	675a      	str	r2, [r3, #116]	@ 0x74
    }

    /* Enable the UART Parity Error interrupt and RX FIFO Threshold interrupt */
    if (huart->Init.Parity != UART_PARITY_NONE)
 8004a46:	68fb      	ldr	r3, [r7, #12]
 8004a48:	691b      	ldr	r3, [r3, #16]
 8004a4a:	2b00      	cmp	r3, #0
 8004a4c:	d01a      	beq.n	8004a84 <UART_Start_Receive_IT+0x160>
    {
      ATOMIC_SET_BIT(huart->Instance->CR1, USART_CR1_PEIE);
 8004a4e:	68fb      	ldr	r3, [r7, #12]
 8004a50:	681b      	ldr	r3, [r3, #0]
 8004a52:	653b      	str	r3, [r7, #80]	@ 0x50
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8004a54:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 8004a56:	e853 3f00 	ldrex	r3, [r3]
 8004a5a:	64fb      	str	r3, [r7, #76]	@ 0x4c
   return(result);
 8004a5c:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 8004a5e:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 8004a62:	f8c7 3080 	str.w	r3, [r7, #128]	@ 0x80
 8004a66:	68fb      	ldr	r3, [r7, #12]
 8004a68:	681b      	ldr	r3, [r3, #0]
 8004a6a:	461a      	mov	r2, r3
 8004a6c:	f8d7 3080 	ldr.w	r3, [r7, #128]	@ 0x80
 8004a70:	65fb      	str	r3, [r7, #92]	@ 0x5c
 8004a72:	65ba      	str	r2, [r7, #88]	@ 0x58
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8004a74:	6db9      	ldr	r1, [r7, #88]	@ 0x58
 8004a76:	6dfa      	ldr	r2, [r7, #92]	@ 0x5c
 8004a78:	e841 2300 	strex	r3, r2, [r1]
 8004a7c:	657b      	str	r3, [r7, #84]	@ 0x54
   return(result);
 8004a7e:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 8004a80:	2b00      	cmp	r3, #0
 8004a82:	d1e4      	bne.n	8004a4e <UART_Start_Receive_IT+0x12a>
    }
    ATOMIC_SET_BIT(huart->Instance->CR3, USART_CR3_RXFTIE);
 8004a84:	68fb      	ldr	r3, [r7, #12]
 8004a86:	681b      	ldr	r3, [r3, #0]
 8004a88:	3308      	adds	r3, #8
 8004a8a:	63fb      	str	r3, [r7, #60]	@ 0x3c
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8004a8c:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8004a8e:	e853 3f00 	ldrex	r3, [r3]
 8004a92:	63bb      	str	r3, [r7, #56]	@ 0x38
   return(result);
 8004a94:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8004a96:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8004a9a:	67fb      	str	r3, [r7, #124]	@ 0x7c
 8004a9c:	68fb      	ldr	r3, [r7, #12]
 8004a9e:	681b      	ldr	r3, [r3, #0]
 8004aa0:	3308      	adds	r3, #8
 8004aa2:	6ffa      	ldr	r2, [r7, #124]	@ 0x7c
 8004aa4:	64ba      	str	r2, [r7, #72]	@ 0x48
 8004aa6:	647b      	str	r3, [r7, #68]	@ 0x44
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8004aa8:	6c79      	ldr	r1, [r7, #68]	@ 0x44
 8004aaa:	6cba      	ldr	r2, [r7, #72]	@ 0x48
 8004aac:	e841 2300 	strex	r3, r2, [r1]
 8004ab0:	643b      	str	r3, [r7, #64]	@ 0x40
   return(result);
 8004ab2:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 8004ab4:	2b00      	cmp	r3, #0
 8004ab6:	d1e5      	bne.n	8004a84 <UART_Start_Receive_IT+0x160>
 8004ab8:	e046      	b.n	8004b48 <UART_Start_Receive_IT+0x224>
  }
  else
  {
    /* Set the Rx ISR function pointer according to the data word length */
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 8004aba:	68fb      	ldr	r3, [r7, #12]
 8004abc:	689b      	ldr	r3, [r3, #8]
 8004abe:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 8004ac2:	d107      	bne.n	8004ad4 <UART_Start_Receive_IT+0x1b0>
 8004ac4:	68fb      	ldr	r3, [r7, #12]
 8004ac6:	691b      	ldr	r3, [r3, #16]
 8004ac8:	2b00      	cmp	r3, #0
 8004aca:	d103      	bne.n	8004ad4 <UART_Start_Receive_IT+0x1b0>
    {
      huart->RxISR = UART_RxISR_16BIT;
 8004acc:	68fb      	ldr	r3, [r7, #12]
 8004ace:	4a24      	ldr	r2, [pc, #144]	@ (8004b60 <UART_Start_Receive_IT+0x23c>)
 8004ad0:	675a      	str	r2, [r3, #116]	@ 0x74
 8004ad2:	e002      	b.n	8004ada <UART_Start_Receive_IT+0x1b6>
    }
    else
    {
      huart->RxISR = UART_RxISR_8BIT;
 8004ad4:	68fb      	ldr	r3, [r7, #12]
 8004ad6:	4a23      	ldr	r2, [pc, #140]	@ (8004b64 <UART_Start_Receive_IT+0x240>)
 8004ad8:	675a      	str	r2, [r3, #116]	@ 0x74
    }

    /* Enable the UART Parity Error interrupt and Data Register Not Empty interrupt */
    if (huart->Init.Parity != UART_PARITY_NONE)
 8004ada:	68fb      	ldr	r3, [r7, #12]
 8004adc:	691b      	ldr	r3, [r3, #16]
 8004ade:	2b00      	cmp	r3, #0
 8004ae0:	d019      	beq.n	8004b16 <UART_Start_Receive_IT+0x1f2>
    {
      ATOMIC_SET_BIT(huart->Instance->CR1, USART_CR1_PEIE | USART_CR1_RXNEIE_RXFNEIE);
 8004ae2:	68fb      	ldr	r3, [r7, #12]
 8004ae4:	681b      	ldr	r3, [r3, #0]
 8004ae6:	62bb      	str	r3, [r7, #40]	@ 0x28
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8004ae8:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8004aea:	e853 3f00 	ldrex	r3, [r3]
 8004aee:	627b      	str	r3, [r7, #36]	@ 0x24
   return(result);
 8004af0:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8004af2:	f443 7390 	orr.w	r3, r3, #288	@ 0x120
 8004af6:	677b      	str	r3, [r7, #116]	@ 0x74
 8004af8:	68fb      	ldr	r3, [r7, #12]
 8004afa:	681b      	ldr	r3, [r3, #0]
 8004afc:	461a      	mov	r2, r3
 8004afe:	6f7b      	ldr	r3, [r7, #116]	@ 0x74
 8004b00:	637b      	str	r3, [r7, #52]	@ 0x34
 8004b02:	633a      	str	r2, [r7, #48]	@ 0x30
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8004b04:	6b39      	ldr	r1, [r7, #48]	@ 0x30
 8004b06:	6b7a      	ldr	r2, [r7, #52]	@ 0x34
 8004b08:	e841 2300 	strex	r3, r2, [r1]
 8004b0c:	62fb      	str	r3, [r7, #44]	@ 0x2c
   return(result);
 8004b0e:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8004b10:	2b00      	cmp	r3, #0
 8004b12:	d1e6      	bne.n	8004ae2 <UART_Start_Receive_IT+0x1be>
 8004b14:	e018      	b.n	8004b48 <UART_Start_Receive_IT+0x224>
    }
    else
    {
      ATOMIC_SET_BIT(huart->Instance->CR1, USART_CR1_RXNEIE_RXFNEIE);
 8004b16:	68fb      	ldr	r3, [r7, #12]
 8004b18:	681b      	ldr	r3, [r3, #0]
 8004b1a:	617b      	str	r3, [r7, #20]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8004b1c:	697b      	ldr	r3, [r7, #20]
 8004b1e:	e853 3f00 	ldrex	r3, [r3]
 8004b22:	613b      	str	r3, [r7, #16]
   return(result);
 8004b24:	693b      	ldr	r3, [r7, #16]
 8004b26:	f043 0320 	orr.w	r3, r3, #32
 8004b2a:	67bb      	str	r3, [r7, #120]	@ 0x78
 8004b2c:	68fb      	ldr	r3, [r7, #12]
 8004b2e:	681b      	ldr	r3, [r3, #0]
 8004b30:	461a      	mov	r2, r3
 8004b32:	6fbb      	ldr	r3, [r7, #120]	@ 0x78
 8004b34:	623b      	str	r3, [r7, #32]
 8004b36:	61fa      	str	r2, [r7, #28]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8004b38:	69f9      	ldr	r1, [r7, #28]
 8004b3a:	6a3a      	ldr	r2, [r7, #32]
 8004b3c:	e841 2300 	strex	r3, r2, [r1]
 8004b40:	61bb      	str	r3, [r7, #24]
   return(result);
 8004b42:	69bb      	ldr	r3, [r7, #24]
 8004b44:	2b00      	cmp	r3, #0
 8004b46:	d1e6      	bne.n	8004b16 <UART_Start_Receive_IT+0x1f2>
    }
  }
  return HAL_OK;
 8004b48:	2300      	movs	r3, #0
}
 8004b4a:	4618      	mov	r0, r3
 8004b4c:	378c      	adds	r7, #140	@ 0x8c
 8004b4e:	46bd      	mov	sp, r7
 8004b50:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004b54:	4770      	bx	lr
 8004b56:	bf00      	nop
 8004b58:	08005385 	.word	0x08005385
 8004b5c:	08005021 	.word	0x08005021
 8004b60:	08004e69 	.word	0x08004e69
 8004b64:	08004cb1 	.word	0x08004cb1

08004b68 <UART_EndRxTransfer>:
  * @brief  End ongoing Rx transfer on UART peripheral (following error detection or Reception completion).
  * @param  huart UART handle.
  * @retval None
  */
static void UART_EndRxTransfer(UART_HandleTypeDef *huart)
{
 8004b68:	b480      	push	{r7}
 8004b6a:	b095      	sub	sp, #84	@ 0x54
 8004b6c:	af00      	add	r7, sp, #0
 8004b6e:	6078      	str	r0, [r7, #4]
  /* Disable RXNE, PE and ERR (Frame error, noise error, overrun error) interrupts */
  ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE_RXFNEIE | USART_CR1_PEIE));
 8004b70:	687b      	ldr	r3, [r7, #4]
 8004b72:	681b      	ldr	r3, [r3, #0]
 8004b74:	637b      	str	r3, [r7, #52]	@ 0x34
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8004b76:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8004b78:	e853 3f00 	ldrex	r3, [r3]
 8004b7c:	633b      	str	r3, [r7, #48]	@ 0x30
   return(result);
 8004b7e:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8004b80:	f423 7390 	bic.w	r3, r3, #288	@ 0x120
 8004b84:	64fb      	str	r3, [r7, #76]	@ 0x4c
 8004b86:	687b      	ldr	r3, [r7, #4]
 8004b88:	681b      	ldr	r3, [r3, #0]
 8004b8a:	461a      	mov	r2, r3
 8004b8c:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 8004b8e:	643b      	str	r3, [r7, #64]	@ 0x40
 8004b90:	63fa      	str	r2, [r7, #60]	@ 0x3c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8004b92:	6bf9      	ldr	r1, [r7, #60]	@ 0x3c
 8004b94:	6c3a      	ldr	r2, [r7, #64]	@ 0x40
 8004b96:	e841 2300 	strex	r3, r2, [r1]
 8004b9a:	63bb      	str	r3, [r7, #56]	@ 0x38
   return(result);
 8004b9c:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8004b9e:	2b00      	cmp	r3, #0
 8004ba0:	d1e6      	bne.n	8004b70 <UART_EndRxTransfer+0x8>
  ATOMIC_CLEAR_BIT(huart->Instance->CR3, (USART_CR3_EIE | USART_CR3_RXFTIE));
 8004ba2:	687b      	ldr	r3, [r7, #4]
 8004ba4:	681b      	ldr	r3, [r3, #0]
 8004ba6:	3308      	adds	r3, #8
 8004ba8:	623b      	str	r3, [r7, #32]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8004baa:	6a3b      	ldr	r3, [r7, #32]
 8004bac:	e853 3f00 	ldrex	r3, [r3]
 8004bb0:	61fb      	str	r3, [r7, #28]
   return(result);
 8004bb2:	69fb      	ldr	r3, [r7, #28]
 8004bb4:	f023 5380 	bic.w	r3, r3, #268435456	@ 0x10000000
 8004bb8:	f023 0301 	bic.w	r3, r3, #1
 8004bbc:	64bb      	str	r3, [r7, #72]	@ 0x48
 8004bbe:	687b      	ldr	r3, [r7, #4]
 8004bc0:	681b      	ldr	r3, [r3, #0]
 8004bc2:	3308      	adds	r3, #8
 8004bc4:	6cba      	ldr	r2, [r7, #72]	@ 0x48
 8004bc6:	62fa      	str	r2, [r7, #44]	@ 0x2c
 8004bc8:	62bb      	str	r3, [r7, #40]	@ 0x28
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8004bca:	6ab9      	ldr	r1, [r7, #40]	@ 0x28
 8004bcc:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 8004bce:	e841 2300 	strex	r3, r2, [r1]
 8004bd2:	627b      	str	r3, [r7, #36]	@ 0x24
   return(result);
 8004bd4:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8004bd6:	2b00      	cmp	r3, #0
 8004bd8:	d1e3      	bne.n	8004ba2 <UART_EndRxTransfer+0x3a>

  /* In case of reception waiting for IDLE event, disable also the IDLE IE interrupt source */
  if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 8004bda:	687b      	ldr	r3, [r7, #4]
 8004bdc:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 8004bde:	2b01      	cmp	r3, #1
 8004be0:	d118      	bne.n	8004c14 <UART_EndRxTransfer+0xac>
  {
    ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8004be2:	687b      	ldr	r3, [r7, #4]
 8004be4:	681b      	ldr	r3, [r3, #0]
 8004be6:	60fb      	str	r3, [r7, #12]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8004be8:	68fb      	ldr	r3, [r7, #12]
 8004bea:	e853 3f00 	ldrex	r3, [r3]
 8004bee:	60bb      	str	r3, [r7, #8]
   return(result);
 8004bf0:	68bb      	ldr	r3, [r7, #8]
 8004bf2:	f023 0310 	bic.w	r3, r3, #16
 8004bf6:	647b      	str	r3, [r7, #68]	@ 0x44
 8004bf8:	687b      	ldr	r3, [r7, #4]
 8004bfa:	681b      	ldr	r3, [r3, #0]
 8004bfc:	461a      	mov	r2, r3
 8004bfe:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 8004c00:	61bb      	str	r3, [r7, #24]
 8004c02:	617a      	str	r2, [r7, #20]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8004c04:	6979      	ldr	r1, [r7, #20]
 8004c06:	69ba      	ldr	r2, [r7, #24]
 8004c08:	e841 2300 	strex	r3, r2, [r1]
 8004c0c:	613b      	str	r3, [r7, #16]
   return(result);
 8004c0e:	693b      	ldr	r3, [r7, #16]
 8004c10:	2b00      	cmp	r3, #0
 8004c12:	d1e6      	bne.n	8004be2 <UART_EndRxTransfer+0x7a>
  }

  /* At end of Rx process, restore huart->RxState to Ready */
  huart->RxState = HAL_UART_STATE_READY;
 8004c14:	687b      	ldr	r3, [r7, #4]
 8004c16:	2220      	movs	r2, #32
 8004c18:	f8c3 208c 	str.w	r2, [r3, #140]	@ 0x8c
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8004c1c:	687b      	ldr	r3, [r7, #4]
 8004c1e:	2200      	movs	r2, #0
 8004c20:	66da      	str	r2, [r3, #108]	@ 0x6c

  /* Reset RxIsr function pointer */
  huart->RxISR = NULL;
 8004c22:	687b      	ldr	r3, [r7, #4]
 8004c24:	2200      	movs	r2, #0
 8004c26:	675a      	str	r2, [r3, #116]	@ 0x74
}
 8004c28:	bf00      	nop
 8004c2a:	3754      	adds	r7, #84	@ 0x54
 8004c2c:	46bd      	mov	sp, r7
 8004c2e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004c32:	4770      	bx	lr

08004c34 <UART_DMAAbortOnError>:
  *         (To be called at end of DMA Abort procedure following error occurrence).
  * @param  hdma DMA handle.
  * @retval None
  */
static void UART_DMAAbortOnError(DMA_HandleTypeDef *hdma)
{
 8004c34:	b580      	push	{r7, lr}
 8004c36:	b084      	sub	sp, #16
 8004c38:	af00      	add	r7, sp, #0
 8004c3a:	6078      	str	r0, [r7, #4]
  UART_HandleTypeDef *huart = (UART_HandleTypeDef *)(hdma->Parent);
 8004c3c:	687b      	ldr	r3, [r7, #4]
 8004c3e:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8004c40:	60fb      	str	r3, [r7, #12]
  huart->RxXferCount = 0U;
 8004c42:	68fb      	ldr	r3, [r7, #12]
 8004c44:	2200      	movs	r2, #0
 8004c46:	f8a3 205e 	strh.w	r2, [r3, #94]	@ 0x5e
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered error callback*/
  huart->ErrorCallback(huart);
#else
  /*Call legacy weak error callback*/
  HAL_UART_ErrorCallback(huart);
 8004c4a:	68f8      	ldr	r0, [r7, #12]
 8004c4c:	f7ff fa72 	bl	8004134 <HAL_UART_ErrorCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
}
 8004c50:	bf00      	nop
 8004c52:	3710      	adds	r7, #16
 8004c54:	46bd      	mov	sp, r7
 8004c56:	bd80      	pop	{r7, pc}

08004c58 <UART_EndTransmit_IT>:
  * @param  huart pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
static void UART_EndTransmit_IT(UART_HandleTypeDef *huart)
{
 8004c58:	b580      	push	{r7, lr}
 8004c5a:	b088      	sub	sp, #32
 8004c5c:	af00      	add	r7, sp, #0
 8004c5e:	6078      	str	r0, [r7, #4]
  /* Disable the UART Transmit Complete Interrupt */
  ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_TCIE);
 8004c60:	687b      	ldr	r3, [r7, #4]
 8004c62:	681b      	ldr	r3, [r3, #0]
 8004c64:	60fb      	str	r3, [r7, #12]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8004c66:	68fb      	ldr	r3, [r7, #12]
 8004c68:	e853 3f00 	ldrex	r3, [r3]
 8004c6c:	60bb      	str	r3, [r7, #8]
   return(result);
 8004c6e:	68bb      	ldr	r3, [r7, #8]
 8004c70:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
 8004c74:	61fb      	str	r3, [r7, #28]
 8004c76:	687b      	ldr	r3, [r7, #4]
 8004c78:	681b      	ldr	r3, [r3, #0]
 8004c7a:	461a      	mov	r2, r3
 8004c7c:	69fb      	ldr	r3, [r7, #28]
 8004c7e:	61bb      	str	r3, [r7, #24]
 8004c80:	617a      	str	r2, [r7, #20]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8004c82:	6979      	ldr	r1, [r7, #20]
 8004c84:	69ba      	ldr	r2, [r7, #24]
 8004c86:	e841 2300 	strex	r3, r2, [r1]
 8004c8a:	613b      	str	r3, [r7, #16]
   return(result);
 8004c8c:	693b      	ldr	r3, [r7, #16]
 8004c8e:	2b00      	cmp	r3, #0
 8004c90:	d1e6      	bne.n	8004c60 <UART_EndTransmit_IT+0x8>

  /* Tx process is ended, restore huart->gState to Ready */
  huart->gState = HAL_UART_STATE_READY;
 8004c92:	687b      	ldr	r3, [r7, #4]
 8004c94:	2220      	movs	r2, #32
 8004c96:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

  /* Cleat TxISR function pointer */
  huart->TxISR = NULL;
 8004c9a:	687b      	ldr	r3, [r7, #4]
 8004c9c:	2200      	movs	r2, #0
 8004c9e:	679a      	str	r2, [r3, #120]	@ 0x78
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered Tx complete callback*/
  huart->TxCpltCallback(huart);
#else
  /*Call legacy weak Tx complete callback*/
  HAL_UART_TxCpltCallback(huart);
 8004ca0:	6878      	ldr	r0, [r7, #4]
 8004ca2:	f7ff fa3d 	bl	8004120 <HAL_UART_TxCpltCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
}
 8004ca6:	bf00      	nop
 8004ca8:	3720      	adds	r7, #32
 8004caa:	46bd      	mov	sp, r7
 8004cac:	bd80      	pop	{r7, pc}
	...

08004cb0 <UART_RxISR_8BIT>:
  * @brief RX interrupt handler for 7 or 8 bits data word length .
  * @param huart UART handle.
  * @retval None
  */
static void UART_RxISR_8BIT(UART_HandleTypeDef *huart)
{
 8004cb0:	b580      	push	{r7, lr}
 8004cb2:	b09c      	sub	sp, #112	@ 0x70
 8004cb4:	af00      	add	r7, sp, #0
 8004cb6:	6078      	str	r0, [r7, #4]
  uint16_t uhMask = huart->Mask;
 8004cb8:	687b      	ldr	r3, [r7, #4]
 8004cba:	f8b3 3060 	ldrh.w	r3, [r3, #96]	@ 0x60
 8004cbe:	f8a7 306e 	strh.w	r3, [r7, #110]	@ 0x6e
  uint16_t  uhdata;

  /* Check that a Rx process is ongoing */
  if (huart->RxState == HAL_UART_STATE_BUSY_RX)
 8004cc2:	687b      	ldr	r3, [r7, #4]
 8004cc4:	f8d3 308c 	ldr.w	r3, [r3, #140]	@ 0x8c
 8004cc8:	2b22      	cmp	r3, #34	@ 0x22
 8004cca:	f040 80be 	bne.w	8004e4a <UART_RxISR_8BIT+0x19a>
  {
    uhdata = (uint16_t) READ_REG(huart->Instance->RDR);
 8004cce:	687b      	ldr	r3, [r7, #4]
 8004cd0:	681b      	ldr	r3, [r3, #0]
 8004cd2:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8004cd4:	f8a7 306c 	strh.w	r3, [r7, #108]	@ 0x6c
    *huart->pRxBuffPtr = (uint8_t)(uhdata & (uint8_t)uhMask);
 8004cd8:	f8b7 306c 	ldrh.w	r3, [r7, #108]	@ 0x6c
 8004cdc:	b2d9      	uxtb	r1, r3
 8004cde:	f8b7 306e 	ldrh.w	r3, [r7, #110]	@ 0x6e
 8004ce2:	b2da      	uxtb	r2, r3
 8004ce4:	687b      	ldr	r3, [r7, #4]
 8004ce6:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8004ce8:	400a      	ands	r2, r1
 8004cea:	b2d2      	uxtb	r2, r2
 8004cec:	701a      	strb	r2, [r3, #0]
    huart->pRxBuffPtr++;
 8004cee:	687b      	ldr	r3, [r7, #4]
 8004cf0:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8004cf2:	1c5a      	adds	r2, r3, #1
 8004cf4:	687b      	ldr	r3, [r7, #4]
 8004cf6:	659a      	str	r2, [r3, #88]	@ 0x58
    huart->RxXferCount--;
 8004cf8:	687b      	ldr	r3, [r7, #4]
 8004cfa:	f8b3 305e 	ldrh.w	r3, [r3, #94]	@ 0x5e
 8004cfe:	b29b      	uxth	r3, r3
 8004d00:	3b01      	subs	r3, #1
 8004d02:	b29a      	uxth	r2, r3
 8004d04:	687b      	ldr	r3, [r7, #4]
 8004d06:	f8a3 205e 	strh.w	r2, [r3, #94]	@ 0x5e

    if (huart->RxXferCount == 0U)
 8004d0a:	687b      	ldr	r3, [r7, #4]
 8004d0c:	f8b3 305e 	ldrh.w	r3, [r3, #94]	@ 0x5e
 8004d10:	b29b      	uxth	r3, r3
 8004d12:	2b00      	cmp	r3, #0
 8004d14:	f040 80a1 	bne.w	8004e5a <UART_RxISR_8BIT+0x1aa>
    {
      /* Disable the UART Parity Error Interrupt and RXNE interrupts */
      ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE_RXFNEIE | USART_CR1_PEIE));
 8004d18:	687b      	ldr	r3, [r7, #4]
 8004d1a:	681b      	ldr	r3, [r3, #0]
 8004d1c:	64fb      	str	r3, [r7, #76]	@ 0x4c
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8004d1e:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 8004d20:	e853 3f00 	ldrex	r3, [r3]
 8004d24:	64bb      	str	r3, [r7, #72]	@ 0x48
   return(result);
 8004d26:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 8004d28:	f423 7390 	bic.w	r3, r3, #288	@ 0x120
 8004d2c:	66bb      	str	r3, [r7, #104]	@ 0x68
 8004d2e:	687b      	ldr	r3, [r7, #4]
 8004d30:	681b      	ldr	r3, [r3, #0]
 8004d32:	461a      	mov	r2, r3
 8004d34:	6ebb      	ldr	r3, [r7, #104]	@ 0x68
 8004d36:	65bb      	str	r3, [r7, #88]	@ 0x58
 8004d38:	657a      	str	r2, [r7, #84]	@ 0x54
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8004d3a:	6d79      	ldr	r1, [r7, #84]	@ 0x54
 8004d3c:	6dba      	ldr	r2, [r7, #88]	@ 0x58
 8004d3e:	e841 2300 	strex	r3, r2, [r1]
 8004d42:	653b      	str	r3, [r7, #80]	@ 0x50
   return(result);
 8004d44:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 8004d46:	2b00      	cmp	r3, #0
 8004d48:	d1e6      	bne.n	8004d18 <UART_RxISR_8BIT+0x68>

      /* Disable the UART Error Interrupt: (Frame error, noise error, overrun error) */
      ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8004d4a:	687b      	ldr	r3, [r7, #4]
 8004d4c:	681b      	ldr	r3, [r3, #0]
 8004d4e:	3308      	adds	r3, #8
 8004d50:	63bb      	str	r3, [r7, #56]	@ 0x38
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8004d52:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8004d54:	e853 3f00 	ldrex	r3, [r3]
 8004d58:	637b      	str	r3, [r7, #52]	@ 0x34
   return(result);
 8004d5a:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8004d5c:	f023 0301 	bic.w	r3, r3, #1
 8004d60:	667b      	str	r3, [r7, #100]	@ 0x64
 8004d62:	687b      	ldr	r3, [r7, #4]
 8004d64:	681b      	ldr	r3, [r3, #0]
 8004d66:	3308      	adds	r3, #8
 8004d68:	6e7a      	ldr	r2, [r7, #100]	@ 0x64
 8004d6a:	647a      	str	r2, [r7, #68]	@ 0x44
 8004d6c:	643b      	str	r3, [r7, #64]	@ 0x40
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8004d6e:	6c39      	ldr	r1, [r7, #64]	@ 0x40
 8004d70:	6c7a      	ldr	r2, [r7, #68]	@ 0x44
 8004d72:	e841 2300 	strex	r3, r2, [r1]
 8004d76:	63fb      	str	r3, [r7, #60]	@ 0x3c
   return(result);
 8004d78:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8004d7a:	2b00      	cmp	r3, #0
 8004d7c:	d1e5      	bne.n	8004d4a <UART_RxISR_8BIT+0x9a>

      /* Rx process is completed, restore huart->RxState to Ready */
      huart->RxState = HAL_UART_STATE_READY;
 8004d7e:	687b      	ldr	r3, [r7, #4]
 8004d80:	2220      	movs	r2, #32
 8004d82:	f8c3 208c 	str.w	r2, [r3, #140]	@ 0x8c

      /* Clear RxISR function pointer */
      huart->RxISR = NULL;
 8004d86:	687b      	ldr	r3, [r7, #4]
 8004d88:	2200      	movs	r2, #0
 8004d8a:	675a      	str	r2, [r3, #116]	@ 0x74

      /* Initialize type of RxEvent to Transfer Complete */
      huart->RxEventType = HAL_UART_RXEVENT_TC;
 8004d8c:	687b      	ldr	r3, [r7, #4]
 8004d8e:	2200      	movs	r2, #0
 8004d90:	671a      	str	r2, [r3, #112]	@ 0x70

#if defined(LPUART1)
      if (!(IS_LPUART_INSTANCE(huart->Instance)))
 8004d92:	687b      	ldr	r3, [r7, #4]
 8004d94:	681b      	ldr	r3, [r3, #0]
 8004d96:	4a33      	ldr	r2, [pc, #204]	@ (8004e64 <UART_RxISR_8BIT+0x1b4>)
 8004d98:	4293      	cmp	r3, r2
 8004d9a:	d01f      	beq.n	8004ddc <UART_RxISR_8BIT+0x12c>
      {
        /* Check that USART RTOEN bit is set */
        if (READ_BIT(huart->Instance->CR2, USART_CR2_RTOEN) != 0U)
 8004d9c:	687b      	ldr	r3, [r7, #4]
 8004d9e:	681b      	ldr	r3, [r3, #0]
 8004da0:	685b      	ldr	r3, [r3, #4]
 8004da2:	f403 0300 	and.w	r3, r3, #8388608	@ 0x800000
 8004da6:	2b00      	cmp	r3, #0
 8004da8:	d018      	beq.n	8004ddc <UART_RxISR_8BIT+0x12c>
        {
          /* Enable the UART Receiver Timeout Interrupt */
          ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_RTOIE);
 8004daa:	687b      	ldr	r3, [r7, #4]
 8004dac:	681b      	ldr	r3, [r3, #0]
 8004dae:	627b      	str	r3, [r7, #36]	@ 0x24
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8004db0:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8004db2:	e853 3f00 	ldrex	r3, [r3]
 8004db6:	623b      	str	r3, [r7, #32]
   return(result);
 8004db8:	6a3b      	ldr	r3, [r7, #32]
 8004dba:	f023 6380 	bic.w	r3, r3, #67108864	@ 0x4000000
 8004dbe:	663b      	str	r3, [r7, #96]	@ 0x60
 8004dc0:	687b      	ldr	r3, [r7, #4]
 8004dc2:	681b      	ldr	r3, [r3, #0]
 8004dc4:	461a      	mov	r2, r3
 8004dc6:	6e3b      	ldr	r3, [r7, #96]	@ 0x60
 8004dc8:	633b      	str	r3, [r7, #48]	@ 0x30
 8004dca:	62fa      	str	r2, [r7, #44]	@ 0x2c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8004dcc:	6af9      	ldr	r1, [r7, #44]	@ 0x2c
 8004dce:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 8004dd0:	e841 2300 	strex	r3, r2, [r1]
 8004dd4:	62bb      	str	r3, [r7, #40]	@ 0x28
   return(result);
 8004dd6:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8004dd8:	2b00      	cmp	r3, #0
 8004dda:	d1e6      	bne.n	8004daa <UART_RxISR_8BIT+0xfa>
      }
#endif /* LPUART1 */

      /* Check current reception Mode :
         If Reception till IDLE event has been selected : */
      if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 8004ddc:	687b      	ldr	r3, [r7, #4]
 8004dde:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 8004de0:	2b01      	cmp	r3, #1
 8004de2:	d12e      	bne.n	8004e42 <UART_RxISR_8BIT+0x192>
      {
        /* Set reception type to Standard */
        huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8004de4:	687b      	ldr	r3, [r7, #4]
 8004de6:	2200      	movs	r2, #0
 8004de8:	66da      	str	r2, [r3, #108]	@ 0x6c

        /* Disable IDLE interrupt */
        ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8004dea:	687b      	ldr	r3, [r7, #4]
 8004dec:	681b      	ldr	r3, [r3, #0]
 8004dee:	613b      	str	r3, [r7, #16]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8004df0:	693b      	ldr	r3, [r7, #16]
 8004df2:	e853 3f00 	ldrex	r3, [r3]
 8004df6:	60fb      	str	r3, [r7, #12]
   return(result);
 8004df8:	68fb      	ldr	r3, [r7, #12]
 8004dfa:	f023 0310 	bic.w	r3, r3, #16
 8004dfe:	65fb      	str	r3, [r7, #92]	@ 0x5c
 8004e00:	687b      	ldr	r3, [r7, #4]
 8004e02:	681b      	ldr	r3, [r3, #0]
 8004e04:	461a      	mov	r2, r3
 8004e06:	6dfb      	ldr	r3, [r7, #92]	@ 0x5c
 8004e08:	61fb      	str	r3, [r7, #28]
 8004e0a:	61ba      	str	r2, [r7, #24]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8004e0c:	69b9      	ldr	r1, [r7, #24]
 8004e0e:	69fa      	ldr	r2, [r7, #28]
 8004e10:	e841 2300 	strex	r3, r2, [r1]
 8004e14:	617b      	str	r3, [r7, #20]
   return(result);
 8004e16:	697b      	ldr	r3, [r7, #20]
 8004e18:	2b00      	cmp	r3, #0
 8004e1a:	d1e6      	bne.n	8004dea <UART_RxISR_8BIT+0x13a>

        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_IDLE) == SET)
 8004e1c:	687b      	ldr	r3, [r7, #4]
 8004e1e:	681b      	ldr	r3, [r3, #0]
 8004e20:	69db      	ldr	r3, [r3, #28]
 8004e22:	f003 0310 	and.w	r3, r3, #16
 8004e26:	2b10      	cmp	r3, #16
 8004e28:	d103      	bne.n	8004e32 <UART_RxISR_8BIT+0x182>
        {
          /* Clear IDLE Flag */
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_IDLEF);
 8004e2a:	687b      	ldr	r3, [r7, #4]
 8004e2c:	681b      	ldr	r3, [r3, #0]
 8004e2e:	2210      	movs	r2, #16
 8004e30:	621a      	str	r2, [r3, #32]
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx Event callback*/
        huart->RxEventCallback(huart, huart->RxXferSize);
#else
        /*Call legacy weak Rx Event callback*/
        HAL_UARTEx_RxEventCallback(huart, huart->RxXferSize);
 8004e32:	687b      	ldr	r3, [r7, #4]
 8004e34:	f8b3 305c 	ldrh.w	r3, [r3, #92]	@ 0x5c
 8004e38:	4619      	mov	r1, r3
 8004e3a:	6878      	ldr	r0, [r7, #4]
 8004e3c:	f7ff f984 	bl	8004148 <HAL_UARTEx_RxEventCallback>
  else
  {
    /* Clear RXNE interrupt flag */
    __HAL_UART_SEND_REQ(huart, UART_RXDATA_FLUSH_REQUEST);
  }
}
 8004e40:	e00b      	b.n	8004e5a <UART_RxISR_8BIT+0x1aa>
        HAL_UART_RxCpltCallback(huart);
 8004e42:	6878      	ldr	r0, [r7, #4]
 8004e44:	f7fb fd36 	bl	80008b4 <HAL_UART_RxCpltCallback>
}
 8004e48:	e007      	b.n	8004e5a <UART_RxISR_8BIT+0x1aa>
    __HAL_UART_SEND_REQ(huart, UART_RXDATA_FLUSH_REQUEST);
 8004e4a:	687b      	ldr	r3, [r7, #4]
 8004e4c:	681b      	ldr	r3, [r3, #0]
 8004e4e:	699a      	ldr	r2, [r3, #24]
 8004e50:	687b      	ldr	r3, [r7, #4]
 8004e52:	681b      	ldr	r3, [r3, #0]
 8004e54:	f042 0208 	orr.w	r2, r2, #8
 8004e58:	619a      	str	r2, [r3, #24]
}
 8004e5a:	bf00      	nop
 8004e5c:	3770      	adds	r7, #112	@ 0x70
 8004e5e:	46bd      	mov	sp, r7
 8004e60:	bd80      	pop	{r7, pc}
 8004e62:	bf00      	nop
 8004e64:	40008000 	.word	0x40008000

08004e68 <UART_RxISR_16BIT>:
  *         interruptions have been enabled by HAL_UART_Receive_IT()
  * @param huart UART handle.
  * @retval None
  */
static void UART_RxISR_16BIT(UART_HandleTypeDef *huart)
{
 8004e68:	b580      	push	{r7, lr}
 8004e6a:	b09c      	sub	sp, #112	@ 0x70
 8004e6c:	af00      	add	r7, sp, #0
 8004e6e:	6078      	str	r0, [r7, #4]
  uint16_t *tmp;
  uint16_t uhMask = huart->Mask;
 8004e70:	687b      	ldr	r3, [r7, #4]
 8004e72:	f8b3 3060 	ldrh.w	r3, [r3, #96]	@ 0x60
 8004e76:	f8a7 306e 	strh.w	r3, [r7, #110]	@ 0x6e
  uint16_t  uhdata;

  /* Check that a Rx process is ongoing */
  if (huart->RxState == HAL_UART_STATE_BUSY_RX)
 8004e7a:	687b      	ldr	r3, [r7, #4]
 8004e7c:	f8d3 308c 	ldr.w	r3, [r3, #140]	@ 0x8c
 8004e80:	2b22      	cmp	r3, #34	@ 0x22
 8004e82:	f040 80be 	bne.w	8005002 <UART_RxISR_16BIT+0x19a>
  {
    uhdata = (uint16_t) READ_REG(huart->Instance->RDR);
 8004e86:	687b      	ldr	r3, [r7, #4]
 8004e88:	681b      	ldr	r3, [r3, #0]
 8004e8a:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8004e8c:	f8a7 306c 	strh.w	r3, [r7, #108]	@ 0x6c
    tmp = (uint16_t *) huart->pRxBuffPtr ;
 8004e90:	687b      	ldr	r3, [r7, #4]
 8004e92:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8004e94:	66bb      	str	r3, [r7, #104]	@ 0x68
    *tmp = (uint16_t)(uhdata & uhMask);
 8004e96:	f8b7 206c 	ldrh.w	r2, [r7, #108]	@ 0x6c
 8004e9a:	f8b7 306e 	ldrh.w	r3, [r7, #110]	@ 0x6e
 8004e9e:	4013      	ands	r3, r2
 8004ea0:	b29a      	uxth	r2, r3
 8004ea2:	6ebb      	ldr	r3, [r7, #104]	@ 0x68
 8004ea4:	801a      	strh	r2, [r3, #0]
    huart->pRxBuffPtr += 2U;
 8004ea6:	687b      	ldr	r3, [r7, #4]
 8004ea8:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8004eaa:	1c9a      	adds	r2, r3, #2
 8004eac:	687b      	ldr	r3, [r7, #4]
 8004eae:	659a      	str	r2, [r3, #88]	@ 0x58
    huart->RxXferCount--;
 8004eb0:	687b      	ldr	r3, [r7, #4]
 8004eb2:	f8b3 305e 	ldrh.w	r3, [r3, #94]	@ 0x5e
 8004eb6:	b29b      	uxth	r3, r3
 8004eb8:	3b01      	subs	r3, #1
 8004eba:	b29a      	uxth	r2, r3
 8004ebc:	687b      	ldr	r3, [r7, #4]
 8004ebe:	f8a3 205e 	strh.w	r2, [r3, #94]	@ 0x5e

    if (huart->RxXferCount == 0U)
 8004ec2:	687b      	ldr	r3, [r7, #4]
 8004ec4:	f8b3 305e 	ldrh.w	r3, [r3, #94]	@ 0x5e
 8004ec8:	b29b      	uxth	r3, r3
 8004eca:	2b00      	cmp	r3, #0
 8004ecc:	f040 80a1 	bne.w	8005012 <UART_RxISR_16BIT+0x1aa>
    {
      /* Disable the UART Parity Error Interrupt and RXNE interrupt*/
      ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE_RXFNEIE | USART_CR1_PEIE));
 8004ed0:	687b      	ldr	r3, [r7, #4]
 8004ed2:	681b      	ldr	r3, [r3, #0]
 8004ed4:	64bb      	str	r3, [r7, #72]	@ 0x48
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8004ed6:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 8004ed8:	e853 3f00 	ldrex	r3, [r3]
 8004edc:	647b      	str	r3, [r7, #68]	@ 0x44
   return(result);
 8004ede:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 8004ee0:	f423 7390 	bic.w	r3, r3, #288	@ 0x120
 8004ee4:	667b      	str	r3, [r7, #100]	@ 0x64
 8004ee6:	687b      	ldr	r3, [r7, #4]
 8004ee8:	681b      	ldr	r3, [r3, #0]
 8004eea:	461a      	mov	r2, r3
 8004eec:	6e7b      	ldr	r3, [r7, #100]	@ 0x64
 8004eee:	657b      	str	r3, [r7, #84]	@ 0x54
 8004ef0:	653a      	str	r2, [r7, #80]	@ 0x50
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8004ef2:	6d39      	ldr	r1, [r7, #80]	@ 0x50
 8004ef4:	6d7a      	ldr	r2, [r7, #84]	@ 0x54
 8004ef6:	e841 2300 	strex	r3, r2, [r1]
 8004efa:	64fb      	str	r3, [r7, #76]	@ 0x4c
   return(result);
 8004efc:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 8004efe:	2b00      	cmp	r3, #0
 8004f00:	d1e6      	bne.n	8004ed0 <UART_RxISR_16BIT+0x68>

      /* Disable the UART Error Interrupt: (Frame error, noise error, overrun error) */
      ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8004f02:	687b      	ldr	r3, [r7, #4]
 8004f04:	681b      	ldr	r3, [r3, #0]
 8004f06:	3308      	adds	r3, #8
 8004f08:	637b      	str	r3, [r7, #52]	@ 0x34
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8004f0a:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8004f0c:	e853 3f00 	ldrex	r3, [r3]
 8004f10:	633b      	str	r3, [r7, #48]	@ 0x30
   return(result);
 8004f12:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8004f14:	f023 0301 	bic.w	r3, r3, #1
 8004f18:	663b      	str	r3, [r7, #96]	@ 0x60
 8004f1a:	687b      	ldr	r3, [r7, #4]
 8004f1c:	681b      	ldr	r3, [r3, #0]
 8004f1e:	3308      	adds	r3, #8
 8004f20:	6e3a      	ldr	r2, [r7, #96]	@ 0x60
 8004f22:	643a      	str	r2, [r7, #64]	@ 0x40
 8004f24:	63fb      	str	r3, [r7, #60]	@ 0x3c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8004f26:	6bf9      	ldr	r1, [r7, #60]	@ 0x3c
 8004f28:	6c3a      	ldr	r2, [r7, #64]	@ 0x40
 8004f2a:	e841 2300 	strex	r3, r2, [r1]
 8004f2e:	63bb      	str	r3, [r7, #56]	@ 0x38
   return(result);
 8004f30:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8004f32:	2b00      	cmp	r3, #0
 8004f34:	d1e5      	bne.n	8004f02 <UART_RxISR_16BIT+0x9a>

      /* Rx process is completed, restore huart->RxState to Ready */
      huart->RxState = HAL_UART_STATE_READY;
 8004f36:	687b      	ldr	r3, [r7, #4]
 8004f38:	2220      	movs	r2, #32
 8004f3a:	f8c3 208c 	str.w	r2, [r3, #140]	@ 0x8c

      /* Clear RxISR function pointer */
      huart->RxISR = NULL;
 8004f3e:	687b      	ldr	r3, [r7, #4]
 8004f40:	2200      	movs	r2, #0
 8004f42:	675a      	str	r2, [r3, #116]	@ 0x74

      /* Initialize type of RxEvent to Transfer Complete */
      huart->RxEventType = HAL_UART_RXEVENT_TC;
 8004f44:	687b      	ldr	r3, [r7, #4]
 8004f46:	2200      	movs	r2, #0
 8004f48:	671a      	str	r2, [r3, #112]	@ 0x70

#if defined(LPUART1)
      if (!(IS_LPUART_INSTANCE(huart->Instance)))
 8004f4a:	687b      	ldr	r3, [r7, #4]
 8004f4c:	681b      	ldr	r3, [r3, #0]
 8004f4e:	4a33      	ldr	r2, [pc, #204]	@ (800501c <UART_RxISR_16BIT+0x1b4>)
 8004f50:	4293      	cmp	r3, r2
 8004f52:	d01f      	beq.n	8004f94 <UART_RxISR_16BIT+0x12c>
      {
        /* Check that USART RTOEN bit is set */
        if (READ_BIT(huart->Instance->CR2, USART_CR2_RTOEN) != 0U)
 8004f54:	687b      	ldr	r3, [r7, #4]
 8004f56:	681b      	ldr	r3, [r3, #0]
 8004f58:	685b      	ldr	r3, [r3, #4]
 8004f5a:	f403 0300 	and.w	r3, r3, #8388608	@ 0x800000
 8004f5e:	2b00      	cmp	r3, #0
 8004f60:	d018      	beq.n	8004f94 <UART_RxISR_16BIT+0x12c>
        {
          /* Enable the UART Receiver Timeout Interrupt */
          ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_RTOIE);
 8004f62:	687b      	ldr	r3, [r7, #4]
 8004f64:	681b      	ldr	r3, [r3, #0]
 8004f66:	623b      	str	r3, [r7, #32]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8004f68:	6a3b      	ldr	r3, [r7, #32]
 8004f6a:	e853 3f00 	ldrex	r3, [r3]
 8004f6e:	61fb      	str	r3, [r7, #28]
   return(result);
 8004f70:	69fb      	ldr	r3, [r7, #28]
 8004f72:	f023 6380 	bic.w	r3, r3, #67108864	@ 0x4000000
 8004f76:	65fb      	str	r3, [r7, #92]	@ 0x5c
 8004f78:	687b      	ldr	r3, [r7, #4]
 8004f7a:	681b      	ldr	r3, [r3, #0]
 8004f7c:	461a      	mov	r2, r3
 8004f7e:	6dfb      	ldr	r3, [r7, #92]	@ 0x5c
 8004f80:	62fb      	str	r3, [r7, #44]	@ 0x2c
 8004f82:	62ba      	str	r2, [r7, #40]	@ 0x28
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8004f84:	6ab9      	ldr	r1, [r7, #40]	@ 0x28
 8004f86:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 8004f88:	e841 2300 	strex	r3, r2, [r1]
 8004f8c:	627b      	str	r3, [r7, #36]	@ 0x24
   return(result);
 8004f8e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8004f90:	2b00      	cmp	r3, #0
 8004f92:	d1e6      	bne.n	8004f62 <UART_RxISR_16BIT+0xfa>
      }
#endif /* LPUART1 */

      /* Check current reception Mode :
         If Reception till IDLE event has been selected : */
      if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 8004f94:	687b      	ldr	r3, [r7, #4]
 8004f96:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 8004f98:	2b01      	cmp	r3, #1
 8004f9a:	d12e      	bne.n	8004ffa <UART_RxISR_16BIT+0x192>
      {
        /* Set reception type to Standard */
        huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8004f9c:	687b      	ldr	r3, [r7, #4]
 8004f9e:	2200      	movs	r2, #0
 8004fa0:	66da      	str	r2, [r3, #108]	@ 0x6c

        /* Disable IDLE interrupt */
        ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8004fa2:	687b      	ldr	r3, [r7, #4]
 8004fa4:	681b      	ldr	r3, [r3, #0]
 8004fa6:	60fb      	str	r3, [r7, #12]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8004fa8:	68fb      	ldr	r3, [r7, #12]
 8004faa:	e853 3f00 	ldrex	r3, [r3]
 8004fae:	60bb      	str	r3, [r7, #8]
   return(result);
 8004fb0:	68bb      	ldr	r3, [r7, #8]
 8004fb2:	f023 0310 	bic.w	r3, r3, #16
 8004fb6:	65bb      	str	r3, [r7, #88]	@ 0x58
 8004fb8:	687b      	ldr	r3, [r7, #4]
 8004fba:	681b      	ldr	r3, [r3, #0]
 8004fbc:	461a      	mov	r2, r3
 8004fbe:	6dbb      	ldr	r3, [r7, #88]	@ 0x58
 8004fc0:	61bb      	str	r3, [r7, #24]
 8004fc2:	617a      	str	r2, [r7, #20]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8004fc4:	6979      	ldr	r1, [r7, #20]
 8004fc6:	69ba      	ldr	r2, [r7, #24]
 8004fc8:	e841 2300 	strex	r3, r2, [r1]
 8004fcc:	613b      	str	r3, [r7, #16]
   return(result);
 8004fce:	693b      	ldr	r3, [r7, #16]
 8004fd0:	2b00      	cmp	r3, #0
 8004fd2:	d1e6      	bne.n	8004fa2 <UART_RxISR_16BIT+0x13a>

        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_IDLE) == SET)
 8004fd4:	687b      	ldr	r3, [r7, #4]
 8004fd6:	681b      	ldr	r3, [r3, #0]
 8004fd8:	69db      	ldr	r3, [r3, #28]
 8004fda:	f003 0310 	and.w	r3, r3, #16
 8004fde:	2b10      	cmp	r3, #16
 8004fe0:	d103      	bne.n	8004fea <UART_RxISR_16BIT+0x182>
        {
          /* Clear IDLE Flag */
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_IDLEF);
 8004fe2:	687b      	ldr	r3, [r7, #4]
 8004fe4:	681b      	ldr	r3, [r3, #0]
 8004fe6:	2210      	movs	r2, #16
 8004fe8:	621a      	str	r2, [r3, #32]
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx Event callback*/
        huart->RxEventCallback(huart, huart->RxXferSize);
#else
        /*Call legacy weak Rx Event callback*/
        HAL_UARTEx_RxEventCallback(huart, huart->RxXferSize);
 8004fea:	687b      	ldr	r3, [r7, #4]
 8004fec:	f8b3 305c 	ldrh.w	r3, [r3, #92]	@ 0x5c
 8004ff0:	4619      	mov	r1, r3
 8004ff2:	6878      	ldr	r0, [r7, #4]
 8004ff4:	f7ff f8a8 	bl	8004148 <HAL_UARTEx_RxEventCallback>
  else
  {
    /* Clear RXNE interrupt flag */
    __HAL_UART_SEND_REQ(huart, UART_RXDATA_FLUSH_REQUEST);
  }
}
 8004ff8:	e00b      	b.n	8005012 <UART_RxISR_16BIT+0x1aa>
        HAL_UART_RxCpltCallback(huart);
 8004ffa:	6878      	ldr	r0, [r7, #4]
 8004ffc:	f7fb fc5a 	bl	80008b4 <HAL_UART_RxCpltCallback>
}
 8005000:	e007      	b.n	8005012 <UART_RxISR_16BIT+0x1aa>
    __HAL_UART_SEND_REQ(huart, UART_RXDATA_FLUSH_REQUEST);
 8005002:	687b      	ldr	r3, [r7, #4]
 8005004:	681b      	ldr	r3, [r3, #0]
 8005006:	699a      	ldr	r2, [r3, #24]
 8005008:	687b      	ldr	r3, [r7, #4]
 800500a:	681b      	ldr	r3, [r3, #0]
 800500c:	f042 0208 	orr.w	r2, r2, #8
 8005010:	619a      	str	r2, [r3, #24]
}
 8005012:	bf00      	nop
 8005014:	3770      	adds	r7, #112	@ 0x70
 8005016:	46bd      	mov	sp, r7
 8005018:	bd80      	pop	{r7, pc}
 800501a:	bf00      	nop
 800501c:	40008000 	.word	0x40008000

08005020 <UART_RxISR_8BIT_FIFOEN>:
  *         interruptions have been enabled by HAL_UART_Receive_IT()
  * @param huart UART handle.
  * @retval None
  */
static void UART_RxISR_8BIT_FIFOEN(UART_HandleTypeDef *huart)
{
 8005020:	b580      	push	{r7, lr}
 8005022:	b0ac      	sub	sp, #176	@ 0xb0
 8005024:	af00      	add	r7, sp, #0
 8005026:	6078      	str	r0, [r7, #4]
  uint16_t  uhMask = huart->Mask;
 8005028:	687b      	ldr	r3, [r7, #4]
 800502a:	f8b3 3060 	ldrh.w	r3, [r3, #96]	@ 0x60
 800502e:	f8a7 30aa 	strh.w	r3, [r7, #170]	@ 0xaa
  uint16_t  uhdata;
  uint16_t  nb_rx_data;
  uint16_t  rxdatacount;
  uint32_t  isrflags = READ_REG(huart->Instance->ISR);
 8005032:	687b      	ldr	r3, [r7, #4]
 8005034:	681b      	ldr	r3, [r3, #0]
 8005036:	69db      	ldr	r3, [r3, #28]
 8005038:	f8c7 30ac 	str.w	r3, [r7, #172]	@ 0xac
  uint32_t  cr1its   = READ_REG(huart->Instance->CR1);
 800503c:	687b      	ldr	r3, [r7, #4]
 800503e:	681b      	ldr	r3, [r3, #0]
 8005040:	681b      	ldr	r3, [r3, #0]
 8005042:	f8c7 30a4 	str.w	r3, [r7, #164]	@ 0xa4
  uint32_t  cr3its   = READ_REG(huart->Instance->CR3);
 8005046:	687b      	ldr	r3, [r7, #4]
 8005048:	681b      	ldr	r3, [r3, #0]
 800504a:	689b      	ldr	r3, [r3, #8]
 800504c:	f8c7 30a0 	str.w	r3, [r7, #160]	@ 0xa0

  /* Check that a Rx process is ongoing */
  if (huart->RxState == HAL_UART_STATE_BUSY_RX)
 8005050:	687b      	ldr	r3, [r7, #4]
 8005052:	f8d3 308c 	ldr.w	r3, [r3, #140]	@ 0x8c
 8005056:	2b22      	cmp	r3, #34	@ 0x22
 8005058:	f040 8183 	bne.w	8005362 <UART_RxISR_8BIT_FIFOEN+0x342>
  {
    nb_rx_data = huart->NbRxDataToProcess;
 800505c:	687b      	ldr	r3, [r7, #4]
 800505e:	f8b3 3068 	ldrh.w	r3, [r3, #104]	@ 0x68
 8005062:	f8a7 309e 	strh.w	r3, [r7, #158]	@ 0x9e
    while ((nb_rx_data > 0U) && ((isrflags & USART_ISR_RXNE_RXFNE) != 0U))
 8005066:	e126      	b.n	80052b6 <UART_RxISR_8BIT_FIFOEN+0x296>
    {
      uhdata = (uint16_t) READ_REG(huart->Instance->RDR);
 8005068:	687b      	ldr	r3, [r7, #4]
 800506a:	681b      	ldr	r3, [r3, #0]
 800506c:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800506e:	f8a7 309c 	strh.w	r3, [r7, #156]	@ 0x9c
      *huart->pRxBuffPtr = (uint8_t)(uhdata & (uint8_t)uhMask);
 8005072:	f8b7 309c 	ldrh.w	r3, [r7, #156]	@ 0x9c
 8005076:	b2d9      	uxtb	r1, r3
 8005078:	f8b7 30aa 	ldrh.w	r3, [r7, #170]	@ 0xaa
 800507c:	b2da      	uxtb	r2, r3
 800507e:	687b      	ldr	r3, [r7, #4]
 8005080:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8005082:	400a      	ands	r2, r1
 8005084:	b2d2      	uxtb	r2, r2
 8005086:	701a      	strb	r2, [r3, #0]
      huart->pRxBuffPtr++;
 8005088:	687b      	ldr	r3, [r7, #4]
 800508a:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 800508c:	1c5a      	adds	r2, r3, #1
 800508e:	687b      	ldr	r3, [r7, #4]
 8005090:	659a      	str	r2, [r3, #88]	@ 0x58
      huart->RxXferCount--;
 8005092:	687b      	ldr	r3, [r7, #4]
 8005094:	f8b3 305e 	ldrh.w	r3, [r3, #94]	@ 0x5e
 8005098:	b29b      	uxth	r3, r3
 800509a:	3b01      	subs	r3, #1
 800509c:	b29a      	uxth	r2, r3
 800509e:	687b      	ldr	r3, [r7, #4]
 80050a0:	f8a3 205e 	strh.w	r2, [r3, #94]	@ 0x5e
      isrflags = READ_REG(huart->Instance->ISR);
 80050a4:	687b      	ldr	r3, [r7, #4]
 80050a6:	681b      	ldr	r3, [r3, #0]
 80050a8:	69db      	ldr	r3, [r3, #28]
 80050aa:	f8c7 30ac 	str.w	r3, [r7, #172]	@ 0xac

      /* If some non blocking errors occurred */
      if ((isrflags & (USART_ISR_PE | USART_ISR_FE | USART_ISR_NE)) != 0U)
 80050ae:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 80050b2:	f003 0307 	and.w	r3, r3, #7
 80050b6:	2b00      	cmp	r3, #0
 80050b8:	d053      	beq.n	8005162 <UART_RxISR_8BIT_FIFOEN+0x142>
      {
        /* UART parity error interrupt occurred -------------------------------------*/
        if (((isrflags & USART_ISR_PE) != 0U) && ((cr1its & USART_CR1_PEIE) != 0U))
 80050ba:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 80050be:	f003 0301 	and.w	r3, r3, #1
 80050c2:	2b00      	cmp	r3, #0
 80050c4:	d011      	beq.n	80050ea <UART_RxISR_8BIT_FIFOEN+0xca>
 80050c6:	f8d7 30a4 	ldr.w	r3, [r7, #164]	@ 0xa4
 80050ca:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 80050ce:	2b00      	cmp	r3, #0
 80050d0:	d00b      	beq.n	80050ea <UART_RxISR_8BIT_FIFOEN+0xca>
        {
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_PEF);
 80050d2:	687b      	ldr	r3, [r7, #4]
 80050d4:	681b      	ldr	r3, [r3, #0]
 80050d6:	2201      	movs	r2, #1
 80050d8:	621a      	str	r2, [r3, #32]

          huart->ErrorCode |= HAL_UART_ERROR_PE;
 80050da:	687b      	ldr	r3, [r7, #4]
 80050dc:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 80050e0:	f043 0201 	orr.w	r2, r3, #1
 80050e4:	687b      	ldr	r3, [r7, #4]
 80050e6:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90
        }

        /* UART frame error interrupt occurred --------------------------------------*/
        if (((isrflags & USART_ISR_FE) != 0U) && ((cr3its & USART_CR3_EIE) != 0U))
 80050ea:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 80050ee:	f003 0302 	and.w	r3, r3, #2
 80050f2:	2b00      	cmp	r3, #0
 80050f4:	d011      	beq.n	800511a <UART_RxISR_8BIT_FIFOEN+0xfa>
 80050f6:	f8d7 30a0 	ldr.w	r3, [r7, #160]	@ 0xa0
 80050fa:	f003 0301 	and.w	r3, r3, #1
 80050fe:	2b00      	cmp	r3, #0
 8005100:	d00b      	beq.n	800511a <UART_RxISR_8BIT_FIFOEN+0xfa>
        {
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_FEF);
 8005102:	687b      	ldr	r3, [r7, #4]
 8005104:	681b      	ldr	r3, [r3, #0]
 8005106:	2202      	movs	r2, #2
 8005108:	621a      	str	r2, [r3, #32]

          huart->ErrorCode |= HAL_UART_ERROR_FE;
 800510a:	687b      	ldr	r3, [r7, #4]
 800510c:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8005110:	f043 0204 	orr.w	r2, r3, #4
 8005114:	687b      	ldr	r3, [r7, #4]
 8005116:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90
        }

        /* UART noise error interrupt occurred --------------------------------------*/
        if (((isrflags & USART_ISR_NE) != 0U) && ((cr3its & USART_CR3_EIE) != 0U))
 800511a:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 800511e:	f003 0304 	and.w	r3, r3, #4
 8005122:	2b00      	cmp	r3, #0
 8005124:	d011      	beq.n	800514a <UART_RxISR_8BIT_FIFOEN+0x12a>
 8005126:	f8d7 30a0 	ldr.w	r3, [r7, #160]	@ 0xa0
 800512a:	f003 0301 	and.w	r3, r3, #1
 800512e:	2b00      	cmp	r3, #0
 8005130:	d00b      	beq.n	800514a <UART_RxISR_8BIT_FIFOEN+0x12a>
        {
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_NEF);
 8005132:	687b      	ldr	r3, [r7, #4]
 8005134:	681b      	ldr	r3, [r3, #0]
 8005136:	2204      	movs	r2, #4
 8005138:	621a      	str	r2, [r3, #32]

          huart->ErrorCode |= HAL_UART_ERROR_NE;
 800513a:	687b      	ldr	r3, [r7, #4]
 800513c:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8005140:	f043 0202 	orr.w	r2, r3, #2
 8005144:	687b      	ldr	r3, [r7, #4]
 8005146:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90
        }

        /* Call UART Error Call back function if need be ----------------------------*/
        if (huart->ErrorCode != HAL_UART_ERROR_NONE)
 800514a:	687b      	ldr	r3, [r7, #4]
 800514c:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8005150:	2b00      	cmp	r3, #0
 8005152:	d006      	beq.n	8005162 <UART_RxISR_8BIT_FIFOEN+0x142>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
          /*Call registered error callback*/
          huart->ErrorCallback(huart);
#else
          /*Call legacy weak error callback*/
          HAL_UART_ErrorCallback(huart);
 8005154:	6878      	ldr	r0, [r7, #4]
 8005156:	f7fe ffed 	bl	8004134 <HAL_UART_ErrorCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
          huart->ErrorCode = HAL_UART_ERROR_NONE;
 800515a:	687b      	ldr	r3, [r7, #4]
 800515c:	2200      	movs	r2, #0
 800515e:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90
        }
      }

      if (huart->RxXferCount == 0U)
 8005162:	687b      	ldr	r3, [r7, #4]
 8005164:	f8b3 305e 	ldrh.w	r3, [r3, #94]	@ 0x5e
 8005168:	b29b      	uxth	r3, r3
 800516a:	2b00      	cmp	r3, #0
 800516c:	f040 80a3 	bne.w	80052b6 <UART_RxISR_8BIT_FIFOEN+0x296>
      {
        /* Disable the UART Parity Error Interrupt and RXFT interrupt*/
        ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_PEIE);
 8005170:	687b      	ldr	r3, [r7, #4]
 8005172:	681b      	ldr	r3, [r3, #0]
 8005174:	673b      	str	r3, [r7, #112]	@ 0x70
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8005176:	6f3b      	ldr	r3, [r7, #112]	@ 0x70
 8005178:	e853 3f00 	ldrex	r3, [r3]
 800517c:	66fb      	str	r3, [r7, #108]	@ 0x6c
   return(result);
 800517e:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 8005180:	f423 7380 	bic.w	r3, r3, #256	@ 0x100
 8005184:	f8c7 3098 	str.w	r3, [r7, #152]	@ 0x98
 8005188:	687b      	ldr	r3, [r7, #4]
 800518a:	681b      	ldr	r3, [r3, #0]
 800518c:	461a      	mov	r2, r3
 800518e:	f8d7 3098 	ldr.w	r3, [r7, #152]	@ 0x98
 8005192:	67fb      	str	r3, [r7, #124]	@ 0x7c
 8005194:	67ba      	str	r2, [r7, #120]	@ 0x78
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8005196:	6fb9      	ldr	r1, [r7, #120]	@ 0x78
 8005198:	6ffa      	ldr	r2, [r7, #124]	@ 0x7c
 800519a:	e841 2300 	strex	r3, r2, [r1]
 800519e:	677b      	str	r3, [r7, #116]	@ 0x74
   return(result);
 80051a0:	6f7b      	ldr	r3, [r7, #116]	@ 0x74
 80051a2:	2b00      	cmp	r3, #0
 80051a4:	d1e4      	bne.n	8005170 <UART_RxISR_8BIT_FIFOEN+0x150>

        /* Disable the UART Error Interrupt: (Frame error, noise error, overrun error)
           and RX FIFO Threshold interrupt */
        ATOMIC_CLEAR_BIT(huart->Instance->CR3, (USART_CR3_EIE | USART_CR3_RXFTIE));
 80051a6:	687b      	ldr	r3, [r7, #4]
 80051a8:	681b      	ldr	r3, [r3, #0]
 80051aa:	3308      	adds	r3, #8
 80051ac:	65fb      	str	r3, [r7, #92]	@ 0x5c
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80051ae:	6dfb      	ldr	r3, [r7, #92]	@ 0x5c
 80051b0:	e853 3f00 	ldrex	r3, [r3]
 80051b4:	65bb      	str	r3, [r7, #88]	@ 0x58
   return(result);
 80051b6:	6dbb      	ldr	r3, [r7, #88]	@ 0x58
 80051b8:	f023 5380 	bic.w	r3, r3, #268435456	@ 0x10000000
 80051bc:	f023 0301 	bic.w	r3, r3, #1
 80051c0:	f8c7 3094 	str.w	r3, [r7, #148]	@ 0x94
 80051c4:	687b      	ldr	r3, [r7, #4]
 80051c6:	681b      	ldr	r3, [r3, #0]
 80051c8:	3308      	adds	r3, #8
 80051ca:	f8d7 2094 	ldr.w	r2, [r7, #148]	@ 0x94
 80051ce:	66ba      	str	r2, [r7, #104]	@ 0x68
 80051d0:	667b      	str	r3, [r7, #100]	@ 0x64
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80051d2:	6e79      	ldr	r1, [r7, #100]	@ 0x64
 80051d4:	6eba      	ldr	r2, [r7, #104]	@ 0x68
 80051d6:	e841 2300 	strex	r3, r2, [r1]
 80051da:	663b      	str	r3, [r7, #96]	@ 0x60
   return(result);
 80051dc:	6e3b      	ldr	r3, [r7, #96]	@ 0x60
 80051de:	2b00      	cmp	r3, #0
 80051e0:	d1e1      	bne.n	80051a6 <UART_RxISR_8BIT_FIFOEN+0x186>

        /* Rx process is completed, restore huart->RxState to Ready */
        huart->RxState = HAL_UART_STATE_READY;
 80051e2:	687b      	ldr	r3, [r7, #4]
 80051e4:	2220      	movs	r2, #32
 80051e6:	f8c3 208c 	str.w	r2, [r3, #140]	@ 0x8c

        /* Clear RxISR function pointer */
        huart->RxISR = NULL;
 80051ea:	687b      	ldr	r3, [r7, #4]
 80051ec:	2200      	movs	r2, #0
 80051ee:	675a      	str	r2, [r3, #116]	@ 0x74

        /* Initialize type of RxEvent to Transfer Complete */
        huart->RxEventType = HAL_UART_RXEVENT_TC;
 80051f0:	687b      	ldr	r3, [r7, #4]
 80051f2:	2200      	movs	r2, #0
 80051f4:	671a      	str	r2, [r3, #112]	@ 0x70

#if defined(LPUART1)
        if (!(IS_LPUART_INSTANCE(huart->Instance)))
 80051f6:	687b      	ldr	r3, [r7, #4]
 80051f8:	681b      	ldr	r3, [r3, #0]
 80051fa:	4a60      	ldr	r2, [pc, #384]	@ (800537c <UART_RxISR_8BIT_FIFOEN+0x35c>)
 80051fc:	4293      	cmp	r3, r2
 80051fe:	d021      	beq.n	8005244 <UART_RxISR_8BIT_FIFOEN+0x224>
        {
          /* Check that USART RTOEN bit is set */
          if (READ_BIT(huart->Instance->CR2, USART_CR2_RTOEN) != 0U)
 8005200:	687b      	ldr	r3, [r7, #4]
 8005202:	681b      	ldr	r3, [r3, #0]
 8005204:	685b      	ldr	r3, [r3, #4]
 8005206:	f403 0300 	and.w	r3, r3, #8388608	@ 0x800000
 800520a:	2b00      	cmp	r3, #0
 800520c:	d01a      	beq.n	8005244 <UART_RxISR_8BIT_FIFOEN+0x224>
          {
            /* Enable the UART Receiver Timeout Interrupt */
            ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_RTOIE);
 800520e:	687b      	ldr	r3, [r7, #4]
 8005210:	681b      	ldr	r3, [r3, #0]
 8005212:	64bb      	str	r3, [r7, #72]	@ 0x48
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8005214:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 8005216:	e853 3f00 	ldrex	r3, [r3]
 800521a:	647b      	str	r3, [r7, #68]	@ 0x44
   return(result);
 800521c:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 800521e:	f023 6380 	bic.w	r3, r3, #67108864	@ 0x4000000
 8005222:	f8c7 3090 	str.w	r3, [r7, #144]	@ 0x90
 8005226:	687b      	ldr	r3, [r7, #4]
 8005228:	681b      	ldr	r3, [r3, #0]
 800522a:	461a      	mov	r2, r3
 800522c:	f8d7 3090 	ldr.w	r3, [r7, #144]	@ 0x90
 8005230:	657b      	str	r3, [r7, #84]	@ 0x54
 8005232:	653a      	str	r2, [r7, #80]	@ 0x50
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8005234:	6d39      	ldr	r1, [r7, #80]	@ 0x50
 8005236:	6d7a      	ldr	r2, [r7, #84]	@ 0x54
 8005238:	e841 2300 	strex	r3, r2, [r1]
 800523c:	64fb      	str	r3, [r7, #76]	@ 0x4c
   return(result);
 800523e:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 8005240:	2b00      	cmp	r3, #0
 8005242:	d1e4      	bne.n	800520e <UART_RxISR_8BIT_FIFOEN+0x1ee>
        }
#endif /* LPUART1 */

        /* Check current reception Mode :
           If Reception till IDLE event has been selected : */
        if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 8005244:	687b      	ldr	r3, [r7, #4]
 8005246:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 8005248:	2b01      	cmp	r3, #1
 800524a:	d130      	bne.n	80052ae <UART_RxISR_8BIT_FIFOEN+0x28e>
        {
          /* Set reception type to Standard */
          huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 800524c:	687b      	ldr	r3, [r7, #4]
 800524e:	2200      	movs	r2, #0
 8005250:	66da      	str	r2, [r3, #108]	@ 0x6c

          /* Disable IDLE interrupt */
          ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8005252:	687b      	ldr	r3, [r7, #4]
 8005254:	681b      	ldr	r3, [r3, #0]
 8005256:	637b      	str	r3, [r7, #52]	@ 0x34
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8005258:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800525a:	e853 3f00 	ldrex	r3, [r3]
 800525e:	633b      	str	r3, [r7, #48]	@ 0x30
   return(result);
 8005260:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8005262:	f023 0310 	bic.w	r3, r3, #16
 8005266:	f8c7 308c 	str.w	r3, [r7, #140]	@ 0x8c
 800526a:	687b      	ldr	r3, [r7, #4]
 800526c:	681b      	ldr	r3, [r3, #0]
 800526e:	461a      	mov	r2, r3
 8005270:	f8d7 308c 	ldr.w	r3, [r7, #140]	@ 0x8c
 8005274:	643b      	str	r3, [r7, #64]	@ 0x40
 8005276:	63fa      	str	r2, [r7, #60]	@ 0x3c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8005278:	6bf9      	ldr	r1, [r7, #60]	@ 0x3c
 800527a:	6c3a      	ldr	r2, [r7, #64]	@ 0x40
 800527c:	e841 2300 	strex	r3, r2, [r1]
 8005280:	63bb      	str	r3, [r7, #56]	@ 0x38
   return(result);
 8005282:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8005284:	2b00      	cmp	r3, #0
 8005286:	d1e4      	bne.n	8005252 <UART_RxISR_8BIT_FIFOEN+0x232>

          if (__HAL_UART_GET_FLAG(huart, UART_FLAG_IDLE) == SET)
 8005288:	687b      	ldr	r3, [r7, #4]
 800528a:	681b      	ldr	r3, [r3, #0]
 800528c:	69db      	ldr	r3, [r3, #28]
 800528e:	f003 0310 	and.w	r3, r3, #16
 8005292:	2b10      	cmp	r3, #16
 8005294:	d103      	bne.n	800529e <UART_RxISR_8BIT_FIFOEN+0x27e>
          {
            /* Clear IDLE Flag */
            __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_IDLEF);
 8005296:	687b      	ldr	r3, [r7, #4]
 8005298:	681b      	ldr	r3, [r3, #0]
 800529a:	2210      	movs	r2, #16
 800529c:	621a      	str	r2, [r3, #32]
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
          /*Call registered Rx Event callback*/
          huart->RxEventCallback(huart, huart->RxXferSize);
#else
          /*Call legacy weak Rx Event callback*/
          HAL_UARTEx_RxEventCallback(huart, huart->RxXferSize);
 800529e:	687b      	ldr	r3, [r7, #4]
 80052a0:	f8b3 305c 	ldrh.w	r3, [r3, #92]	@ 0x5c
 80052a4:	4619      	mov	r1, r3
 80052a6:	6878      	ldr	r0, [r7, #4]
 80052a8:	f7fe ff4e 	bl	8004148 <HAL_UARTEx_RxEventCallback>
#else
          /*Call legacy weak Rx complete callback*/
          HAL_UART_RxCpltCallback(huart);
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
        }
        break;
 80052ac:	e00e      	b.n	80052cc <UART_RxISR_8BIT_FIFOEN+0x2ac>
          HAL_UART_RxCpltCallback(huart);
 80052ae:	6878      	ldr	r0, [r7, #4]
 80052b0:	f7fb fb00 	bl	80008b4 <HAL_UART_RxCpltCallback>
        break;
 80052b4:	e00a      	b.n	80052cc <UART_RxISR_8BIT_FIFOEN+0x2ac>
    while ((nb_rx_data > 0U) && ((isrflags & USART_ISR_RXNE_RXFNE) != 0U))
 80052b6:	f8b7 309e 	ldrh.w	r3, [r7, #158]	@ 0x9e
 80052ba:	2b00      	cmp	r3, #0
 80052bc:	d006      	beq.n	80052cc <UART_RxISR_8BIT_FIFOEN+0x2ac>
 80052be:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 80052c2:	f003 0320 	and.w	r3, r3, #32
 80052c6:	2b00      	cmp	r3, #0
 80052c8:	f47f aece 	bne.w	8005068 <UART_RxISR_8BIT_FIFOEN+0x48>

    /* When remaining number of bytes to receive is less than the RX FIFO
    threshold, next incoming frames are processed as if FIFO mode was
    disabled (i.e. one interrupt per received frame).
    */
    rxdatacount = huart->RxXferCount;
 80052cc:	687b      	ldr	r3, [r7, #4]
 80052ce:	f8b3 305e 	ldrh.w	r3, [r3, #94]	@ 0x5e
 80052d2:	f8a7 308a 	strh.w	r3, [r7, #138]	@ 0x8a
    if ((rxdatacount != 0U) && (rxdatacount < huart->NbRxDataToProcess))
 80052d6:	f8b7 308a 	ldrh.w	r3, [r7, #138]	@ 0x8a
 80052da:	2b00      	cmp	r3, #0
 80052dc:	d049      	beq.n	8005372 <UART_RxISR_8BIT_FIFOEN+0x352>
 80052de:	687b      	ldr	r3, [r7, #4]
 80052e0:	f8b3 3068 	ldrh.w	r3, [r3, #104]	@ 0x68
 80052e4:	f8b7 208a 	ldrh.w	r2, [r7, #138]	@ 0x8a
 80052e8:	429a      	cmp	r2, r3
 80052ea:	d242      	bcs.n	8005372 <UART_RxISR_8BIT_FIFOEN+0x352>
    {
      /* Disable the UART RXFT interrupt*/
      ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_RXFTIE);
 80052ec:	687b      	ldr	r3, [r7, #4]
 80052ee:	681b      	ldr	r3, [r3, #0]
 80052f0:	3308      	adds	r3, #8
 80052f2:	623b      	str	r3, [r7, #32]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80052f4:	6a3b      	ldr	r3, [r7, #32]
 80052f6:	e853 3f00 	ldrex	r3, [r3]
 80052fa:	61fb      	str	r3, [r7, #28]
   return(result);
 80052fc:	69fb      	ldr	r3, [r7, #28]
 80052fe:	f023 5380 	bic.w	r3, r3, #268435456	@ 0x10000000
 8005302:	f8c7 3084 	str.w	r3, [r7, #132]	@ 0x84
 8005306:	687b      	ldr	r3, [r7, #4]
 8005308:	681b      	ldr	r3, [r3, #0]
 800530a:	3308      	adds	r3, #8
 800530c:	f8d7 2084 	ldr.w	r2, [r7, #132]	@ 0x84
 8005310:	62fa      	str	r2, [r7, #44]	@ 0x2c
 8005312:	62bb      	str	r3, [r7, #40]	@ 0x28
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8005314:	6ab9      	ldr	r1, [r7, #40]	@ 0x28
 8005316:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 8005318:	e841 2300 	strex	r3, r2, [r1]
 800531c:	627b      	str	r3, [r7, #36]	@ 0x24
   return(result);
 800531e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8005320:	2b00      	cmp	r3, #0
 8005322:	d1e3      	bne.n	80052ec <UART_RxISR_8BIT_FIFOEN+0x2cc>

      /* Update the RxISR function pointer */
      huart->RxISR = UART_RxISR_8BIT;
 8005324:	687b      	ldr	r3, [r7, #4]
 8005326:	4a16      	ldr	r2, [pc, #88]	@ (8005380 <UART_RxISR_8BIT_FIFOEN+0x360>)
 8005328:	675a      	str	r2, [r3, #116]	@ 0x74

      /* Enable the UART Data Register Not Empty interrupt */
      ATOMIC_SET_BIT(huart->Instance->CR1, USART_CR1_RXNEIE_RXFNEIE);
 800532a:	687b      	ldr	r3, [r7, #4]
 800532c:	681b      	ldr	r3, [r3, #0]
 800532e:	60fb      	str	r3, [r7, #12]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8005330:	68fb      	ldr	r3, [r7, #12]
 8005332:	e853 3f00 	ldrex	r3, [r3]
 8005336:	60bb      	str	r3, [r7, #8]
   return(result);
 8005338:	68bb      	ldr	r3, [r7, #8]
 800533a:	f043 0320 	orr.w	r3, r3, #32
 800533e:	f8c7 3080 	str.w	r3, [r7, #128]	@ 0x80
 8005342:	687b      	ldr	r3, [r7, #4]
 8005344:	681b      	ldr	r3, [r3, #0]
 8005346:	461a      	mov	r2, r3
 8005348:	f8d7 3080 	ldr.w	r3, [r7, #128]	@ 0x80
 800534c:	61bb      	str	r3, [r7, #24]
 800534e:	617a      	str	r2, [r7, #20]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8005350:	6979      	ldr	r1, [r7, #20]
 8005352:	69ba      	ldr	r2, [r7, #24]
 8005354:	e841 2300 	strex	r3, r2, [r1]
 8005358:	613b      	str	r3, [r7, #16]
   return(result);
 800535a:	693b      	ldr	r3, [r7, #16]
 800535c:	2b00      	cmp	r3, #0
 800535e:	d1e4      	bne.n	800532a <UART_RxISR_8BIT_FIFOEN+0x30a>
  else
  {
    /* Clear RXNE interrupt flag */
    __HAL_UART_SEND_REQ(huart, UART_RXDATA_FLUSH_REQUEST);
  }
}
 8005360:	e007      	b.n	8005372 <UART_RxISR_8BIT_FIFOEN+0x352>
    __HAL_UART_SEND_REQ(huart, UART_RXDATA_FLUSH_REQUEST);
 8005362:	687b      	ldr	r3, [r7, #4]
 8005364:	681b      	ldr	r3, [r3, #0]
 8005366:	699a      	ldr	r2, [r3, #24]
 8005368:	687b      	ldr	r3, [r7, #4]
 800536a:	681b      	ldr	r3, [r3, #0]
 800536c:	f042 0208 	orr.w	r2, r2, #8
 8005370:	619a      	str	r2, [r3, #24]
}
 8005372:	bf00      	nop
 8005374:	37b0      	adds	r7, #176	@ 0xb0
 8005376:	46bd      	mov	sp, r7
 8005378:	bd80      	pop	{r7, pc}
 800537a:	bf00      	nop
 800537c:	40008000 	.word	0x40008000
 8005380:	08004cb1 	.word	0x08004cb1

08005384 <UART_RxISR_16BIT_FIFOEN>:
  *         interruptions have been enabled by HAL_UART_Receive_IT()
  * @param huart UART handle.
  * @retval None
  */
static void UART_RxISR_16BIT_FIFOEN(UART_HandleTypeDef *huart)
{
 8005384:	b580      	push	{r7, lr}
 8005386:	b0ae      	sub	sp, #184	@ 0xb8
 8005388:	af00      	add	r7, sp, #0
 800538a:	6078      	str	r0, [r7, #4]
  uint16_t *tmp;
  uint16_t  uhMask = huart->Mask;
 800538c:	687b      	ldr	r3, [r7, #4]
 800538e:	f8b3 3060 	ldrh.w	r3, [r3, #96]	@ 0x60
 8005392:	f8a7 30b2 	strh.w	r3, [r7, #178]	@ 0xb2
  uint16_t  uhdata;
  uint16_t  nb_rx_data;
  uint16_t  rxdatacount;
  uint32_t  isrflags = READ_REG(huart->Instance->ISR);
 8005396:	687b      	ldr	r3, [r7, #4]
 8005398:	681b      	ldr	r3, [r3, #0]
 800539a:	69db      	ldr	r3, [r3, #28]
 800539c:	f8c7 30b4 	str.w	r3, [r7, #180]	@ 0xb4
  uint32_t  cr1its   = READ_REG(huart->Instance->CR1);
 80053a0:	687b      	ldr	r3, [r7, #4]
 80053a2:	681b      	ldr	r3, [r3, #0]
 80053a4:	681b      	ldr	r3, [r3, #0]
 80053a6:	f8c7 30ac 	str.w	r3, [r7, #172]	@ 0xac
  uint32_t  cr3its   = READ_REG(huart->Instance->CR3);
 80053aa:	687b      	ldr	r3, [r7, #4]
 80053ac:	681b      	ldr	r3, [r3, #0]
 80053ae:	689b      	ldr	r3, [r3, #8]
 80053b0:	f8c7 30a8 	str.w	r3, [r7, #168]	@ 0xa8

  /* Check that a Rx process is ongoing */
  if (huart->RxState == HAL_UART_STATE_BUSY_RX)
 80053b4:	687b      	ldr	r3, [r7, #4]
 80053b6:	f8d3 308c 	ldr.w	r3, [r3, #140]	@ 0x8c
 80053ba:	2b22      	cmp	r3, #34	@ 0x22
 80053bc:	f040 8187 	bne.w	80056ce <UART_RxISR_16BIT_FIFOEN+0x34a>
  {
    nb_rx_data = huart->NbRxDataToProcess;
 80053c0:	687b      	ldr	r3, [r7, #4]
 80053c2:	f8b3 3068 	ldrh.w	r3, [r3, #104]	@ 0x68
 80053c6:	f8a7 30a6 	strh.w	r3, [r7, #166]	@ 0xa6
    while ((nb_rx_data > 0U) && ((isrflags & USART_ISR_RXNE_RXFNE) != 0U))
 80053ca:	e12a      	b.n	8005622 <UART_RxISR_16BIT_FIFOEN+0x29e>
    {
      uhdata = (uint16_t) READ_REG(huart->Instance->RDR);
 80053cc:	687b      	ldr	r3, [r7, #4]
 80053ce:	681b      	ldr	r3, [r3, #0]
 80053d0:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80053d2:	f8a7 30a4 	strh.w	r3, [r7, #164]	@ 0xa4
      tmp = (uint16_t *) huart->pRxBuffPtr ;
 80053d6:	687b      	ldr	r3, [r7, #4]
 80053d8:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 80053da:	f8c7 30a0 	str.w	r3, [r7, #160]	@ 0xa0
      *tmp = (uint16_t)(uhdata & uhMask);
 80053de:	f8b7 20a4 	ldrh.w	r2, [r7, #164]	@ 0xa4
 80053e2:	f8b7 30b2 	ldrh.w	r3, [r7, #178]	@ 0xb2
 80053e6:	4013      	ands	r3, r2
 80053e8:	b29a      	uxth	r2, r3
 80053ea:	f8d7 30a0 	ldr.w	r3, [r7, #160]	@ 0xa0
 80053ee:	801a      	strh	r2, [r3, #0]
      huart->pRxBuffPtr += 2U;
 80053f0:	687b      	ldr	r3, [r7, #4]
 80053f2:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 80053f4:	1c9a      	adds	r2, r3, #2
 80053f6:	687b      	ldr	r3, [r7, #4]
 80053f8:	659a      	str	r2, [r3, #88]	@ 0x58
      huart->RxXferCount--;
 80053fa:	687b      	ldr	r3, [r7, #4]
 80053fc:	f8b3 305e 	ldrh.w	r3, [r3, #94]	@ 0x5e
 8005400:	b29b      	uxth	r3, r3
 8005402:	3b01      	subs	r3, #1
 8005404:	b29a      	uxth	r2, r3
 8005406:	687b      	ldr	r3, [r7, #4]
 8005408:	f8a3 205e 	strh.w	r2, [r3, #94]	@ 0x5e
      isrflags = READ_REG(huart->Instance->ISR);
 800540c:	687b      	ldr	r3, [r7, #4]
 800540e:	681b      	ldr	r3, [r3, #0]
 8005410:	69db      	ldr	r3, [r3, #28]
 8005412:	f8c7 30b4 	str.w	r3, [r7, #180]	@ 0xb4

      /* If some non blocking errors occurred */
      if ((isrflags & (USART_ISR_PE | USART_ISR_FE | USART_ISR_NE)) != 0U)
 8005416:	f8d7 30b4 	ldr.w	r3, [r7, #180]	@ 0xb4
 800541a:	f003 0307 	and.w	r3, r3, #7
 800541e:	2b00      	cmp	r3, #0
 8005420:	d053      	beq.n	80054ca <UART_RxISR_16BIT_FIFOEN+0x146>
      {
        /* UART parity error interrupt occurred -------------------------------------*/
        if (((isrflags & USART_ISR_PE) != 0U) && ((cr1its & USART_CR1_PEIE) != 0U))
 8005422:	f8d7 30b4 	ldr.w	r3, [r7, #180]	@ 0xb4
 8005426:	f003 0301 	and.w	r3, r3, #1
 800542a:	2b00      	cmp	r3, #0
 800542c:	d011      	beq.n	8005452 <UART_RxISR_16BIT_FIFOEN+0xce>
 800542e:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 8005432:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8005436:	2b00      	cmp	r3, #0
 8005438:	d00b      	beq.n	8005452 <UART_RxISR_16BIT_FIFOEN+0xce>
        {
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_PEF);
 800543a:	687b      	ldr	r3, [r7, #4]
 800543c:	681b      	ldr	r3, [r3, #0]
 800543e:	2201      	movs	r2, #1
 8005440:	621a      	str	r2, [r3, #32]

          huart->ErrorCode |= HAL_UART_ERROR_PE;
 8005442:	687b      	ldr	r3, [r7, #4]
 8005444:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8005448:	f043 0201 	orr.w	r2, r3, #1
 800544c:	687b      	ldr	r3, [r7, #4]
 800544e:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90
        }

        /* UART frame error interrupt occurred --------------------------------------*/
        if (((isrflags & USART_ISR_FE) != 0U) && ((cr3its & USART_CR3_EIE) != 0U))
 8005452:	f8d7 30b4 	ldr.w	r3, [r7, #180]	@ 0xb4
 8005456:	f003 0302 	and.w	r3, r3, #2
 800545a:	2b00      	cmp	r3, #0
 800545c:	d011      	beq.n	8005482 <UART_RxISR_16BIT_FIFOEN+0xfe>
 800545e:	f8d7 30a8 	ldr.w	r3, [r7, #168]	@ 0xa8
 8005462:	f003 0301 	and.w	r3, r3, #1
 8005466:	2b00      	cmp	r3, #0
 8005468:	d00b      	beq.n	8005482 <UART_RxISR_16BIT_FIFOEN+0xfe>
        {
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_FEF);
 800546a:	687b      	ldr	r3, [r7, #4]
 800546c:	681b      	ldr	r3, [r3, #0]
 800546e:	2202      	movs	r2, #2
 8005470:	621a      	str	r2, [r3, #32]

          huart->ErrorCode |= HAL_UART_ERROR_FE;
 8005472:	687b      	ldr	r3, [r7, #4]
 8005474:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8005478:	f043 0204 	orr.w	r2, r3, #4
 800547c:	687b      	ldr	r3, [r7, #4]
 800547e:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90
        }

        /* UART noise error interrupt occurred --------------------------------------*/
        if (((isrflags & USART_ISR_NE) != 0U) && ((cr3its & USART_CR3_EIE) != 0U))
 8005482:	f8d7 30b4 	ldr.w	r3, [r7, #180]	@ 0xb4
 8005486:	f003 0304 	and.w	r3, r3, #4
 800548a:	2b00      	cmp	r3, #0
 800548c:	d011      	beq.n	80054b2 <UART_RxISR_16BIT_FIFOEN+0x12e>
 800548e:	f8d7 30a8 	ldr.w	r3, [r7, #168]	@ 0xa8
 8005492:	f003 0301 	and.w	r3, r3, #1
 8005496:	2b00      	cmp	r3, #0
 8005498:	d00b      	beq.n	80054b2 <UART_RxISR_16BIT_FIFOEN+0x12e>
        {
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_NEF);
 800549a:	687b      	ldr	r3, [r7, #4]
 800549c:	681b      	ldr	r3, [r3, #0]
 800549e:	2204      	movs	r2, #4
 80054a0:	621a      	str	r2, [r3, #32]

          huart->ErrorCode |= HAL_UART_ERROR_NE;
 80054a2:	687b      	ldr	r3, [r7, #4]
 80054a4:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 80054a8:	f043 0202 	orr.w	r2, r3, #2
 80054ac:	687b      	ldr	r3, [r7, #4]
 80054ae:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90
        }

        /* Call UART Error Call back function if need be ----------------------------*/
        if (huart->ErrorCode != HAL_UART_ERROR_NONE)
 80054b2:	687b      	ldr	r3, [r7, #4]
 80054b4:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 80054b8:	2b00      	cmp	r3, #0
 80054ba:	d006      	beq.n	80054ca <UART_RxISR_16BIT_FIFOEN+0x146>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
          /*Call registered error callback*/
          huart->ErrorCallback(huart);
#else
          /*Call legacy weak error callback*/
          HAL_UART_ErrorCallback(huart);
 80054bc:	6878      	ldr	r0, [r7, #4]
 80054be:	f7fe fe39 	bl	8004134 <HAL_UART_ErrorCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
          huart->ErrorCode = HAL_UART_ERROR_NONE;
 80054c2:	687b      	ldr	r3, [r7, #4]
 80054c4:	2200      	movs	r2, #0
 80054c6:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90
        }
      }

      if (huart->RxXferCount == 0U)
 80054ca:	687b      	ldr	r3, [r7, #4]
 80054cc:	f8b3 305e 	ldrh.w	r3, [r3, #94]	@ 0x5e
 80054d0:	b29b      	uxth	r3, r3
 80054d2:	2b00      	cmp	r3, #0
 80054d4:	f040 80a5 	bne.w	8005622 <UART_RxISR_16BIT_FIFOEN+0x29e>
      {
        /* Disable the UART Parity Error Interrupt and RXFT interrupt*/
        ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_PEIE);
 80054d8:	687b      	ldr	r3, [r7, #4]
 80054da:	681b      	ldr	r3, [r3, #0]
 80054dc:	677b      	str	r3, [r7, #116]	@ 0x74
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80054de:	6f7b      	ldr	r3, [r7, #116]	@ 0x74
 80054e0:	e853 3f00 	ldrex	r3, [r3]
 80054e4:	673b      	str	r3, [r7, #112]	@ 0x70
   return(result);
 80054e6:	6f3b      	ldr	r3, [r7, #112]	@ 0x70
 80054e8:	f423 7380 	bic.w	r3, r3, #256	@ 0x100
 80054ec:	f8c7 309c 	str.w	r3, [r7, #156]	@ 0x9c
 80054f0:	687b      	ldr	r3, [r7, #4]
 80054f2:	681b      	ldr	r3, [r3, #0]
 80054f4:	461a      	mov	r2, r3
 80054f6:	f8d7 309c 	ldr.w	r3, [r7, #156]	@ 0x9c
 80054fa:	f8c7 3080 	str.w	r3, [r7, #128]	@ 0x80
 80054fe:	67fa      	str	r2, [r7, #124]	@ 0x7c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8005500:	6ff9      	ldr	r1, [r7, #124]	@ 0x7c
 8005502:	f8d7 2080 	ldr.w	r2, [r7, #128]	@ 0x80
 8005506:	e841 2300 	strex	r3, r2, [r1]
 800550a:	67bb      	str	r3, [r7, #120]	@ 0x78
   return(result);
 800550c:	6fbb      	ldr	r3, [r7, #120]	@ 0x78
 800550e:	2b00      	cmp	r3, #0
 8005510:	d1e2      	bne.n	80054d8 <UART_RxISR_16BIT_FIFOEN+0x154>

        /* Disable the UART Error Interrupt: (Frame error, noise error, overrun error)
           and RX FIFO Threshold interrupt */
        ATOMIC_CLEAR_BIT(huart->Instance->CR3, (USART_CR3_EIE | USART_CR3_RXFTIE));
 8005512:	687b      	ldr	r3, [r7, #4]
 8005514:	681b      	ldr	r3, [r3, #0]
 8005516:	3308      	adds	r3, #8
 8005518:	663b      	str	r3, [r7, #96]	@ 0x60
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800551a:	6e3b      	ldr	r3, [r7, #96]	@ 0x60
 800551c:	e853 3f00 	ldrex	r3, [r3]
 8005520:	65fb      	str	r3, [r7, #92]	@ 0x5c
   return(result);
 8005522:	6dfb      	ldr	r3, [r7, #92]	@ 0x5c
 8005524:	f023 5380 	bic.w	r3, r3, #268435456	@ 0x10000000
 8005528:	f023 0301 	bic.w	r3, r3, #1
 800552c:	f8c7 3098 	str.w	r3, [r7, #152]	@ 0x98
 8005530:	687b      	ldr	r3, [r7, #4]
 8005532:	681b      	ldr	r3, [r3, #0]
 8005534:	3308      	adds	r3, #8
 8005536:	f8d7 2098 	ldr.w	r2, [r7, #152]	@ 0x98
 800553a:	66fa      	str	r2, [r7, #108]	@ 0x6c
 800553c:	66bb      	str	r3, [r7, #104]	@ 0x68
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800553e:	6eb9      	ldr	r1, [r7, #104]	@ 0x68
 8005540:	6efa      	ldr	r2, [r7, #108]	@ 0x6c
 8005542:	e841 2300 	strex	r3, r2, [r1]
 8005546:	667b      	str	r3, [r7, #100]	@ 0x64
   return(result);
 8005548:	6e7b      	ldr	r3, [r7, #100]	@ 0x64
 800554a:	2b00      	cmp	r3, #0
 800554c:	d1e1      	bne.n	8005512 <UART_RxISR_16BIT_FIFOEN+0x18e>

        /* Rx process is completed, restore huart->RxState to Ready */
        huart->RxState = HAL_UART_STATE_READY;
 800554e:	687b      	ldr	r3, [r7, #4]
 8005550:	2220      	movs	r2, #32
 8005552:	f8c3 208c 	str.w	r2, [r3, #140]	@ 0x8c

        /* Clear RxISR function pointer */
        huart->RxISR = NULL;
 8005556:	687b      	ldr	r3, [r7, #4]
 8005558:	2200      	movs	r2, #0
 800555a:	675a      	str	r2, [r3, #116]	@ 0x74

        /* Initialize type of RxEvent to Transfer Complete */
        huart->RxEventType = HAL_UART_RXEVENT_TC;
 800555c:	687b      	ldr	r3, [r7, #4]
 800555e:	2200      	movs	r2, #0
 8005560:	671a      	str	r2, [r3, #112]	@ 0x70

#if defined(LPUART1)
        if (!(IS_LPUART_INSTANCE(huart->Instance)))
 8005562:	687b      	ldr	r3, [r7, #4]
 8005564:	681b      	ldr	r3, [r3, #0]
 8005566:	4a60      	ldr	r2, [pc, #384]	@ (80056e8 <UART_RxISR_16BIT_FIFOEN+0x364>)
 8005568:	4293      	cmp	r3, r2
 800556a:	d021      	beq.n	80055b0 <UART_RxISR_16BIT_FIFOEN+0x22c>
        {
          /* Check that USART RTOEN bit is set */
          if (READ_BIT(huart->Instance->CR2, USART_CR2_RTOEN) != 0U)
 800556c:	687b      	ldr	r3, [r7, #4]
 800556e:	681b      	ldr	r3, [r3, #0]
 8005570:	685b      	ldr	r3, [r3, #4]
 8005572:	f403 0300 	and.w	r3, r3, #8388608	@ 0x800000
 8005576:	2b00      	cmp	r3, #0
 8005578:	d01a      	beq.n	80055b0 <UART_RxISR_16BIT_FIFOEN+0x22c>
          {
            /* Enable the UART Receiver Timeout Interrupt */
            ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_RTOIE);
 800557a:	687b      	ldr	r3, [r7, #4]
 800557c:	681b      	ldr	r3, [r3, #0]
 800557e:	64fb      	str	r3, [r7, #76]	@ 0x4c
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8005580:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 8005582:	e853 3f00 	ldrex	r3, [r3]
 8005586:	64bb      	str	r3, [r7, #72]	@ 0x48
   return(result);
 8005588:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 800558a:	f023 6380 	bic.w	r3, r3, #67108864	@ 0x4000000
 800558e:	f8c7 3094 	str.w	r3, [r7, #148]	@ 0x94
 8005592:	687b      	ldr	r3, [r7, #4]
 8005594:	681b      	ldr	r3, [r3, #0]
 8005596:	461a      	mov	r2, r3
 8005598:	f8d7 3094 	ldr.w	r3, [r7, #148]	@ 0x94
 800559c:	65bb      	str	r3, [r7, #88]	@ 0x58
 800559e:	657a      	str	r2, [r7, #84]	@ 0x54
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80055a0:	6d79      	ldr	r1, [r7, #84]	@ 0x54
 80055a2:	6dba      	ldr	r2, [r7, #88]	@ 0x58
 80055a4:	e841 2300 	strex	r3, r2, [r1]
 80055a8:	653b      	str	r3, [r7, #80]	@ 0x50
   return(result);
 80055aa:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 80055ac:	2b00      	cmp	r3, #0
 80055ae:	d1e4      	bne.n	800557a <UART_RxISR_16BIT_FIFOEN+0x1f6>
        }
#endif /* LPUART1 */

        /* Check current reception Mode :
           If Reception till IDLE event has been selected : */
        if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 80055b0:	687b      	ldr	r3, [r7, #4]
 80055b2:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 80055b4:	2b01      	cmp	r3, #1
 80055b6:	d130      	bne.n	800561a <UART_RxISR_16BIT_FIFOEN+0x296>
        {
          /* Set reception type to Standard */
          huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 80055b8:	687b      	ldr	r3, [r7, #4]
 80055ba:	2200      	movs	r2, #0
 80055bc:	66da      	str	r2, [r3, #108]	@ 0x6c

          /* Disable IDLE interrupt */
          ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 80055be:	687b      	ldr	r3, [r7, #4]
 80055c0:	681b      	ldr	r3, [r3, #0]
 80055c2:	63bb      	str	r3, [r7, #56]	@ 0x38
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80055c4:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 80055c6:	e853 3f00 	ldrex	r3, [r3]
 80055ca:	637b      	str	r3, [r7, #52]	@ 0x34
   return(result);
 80055cc:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 80055ce:	f023 0310 	bic.w	r3, r3, #16
 80055d2:	f8c7 3090 	str.w	r3, [r7, #144]	@ 0x90
 80055d6:	687b      	ldr	r3, [r7, #4]
 80055d8:	681b      	ldr	r3, [r3, #0]
 80055da:	461a      	mov	r2, r3
 80055dc:	f8d7 3090 	ldr.w	r3, [r7, #144]	@ 0x90
 80055e0:	647b      	str	r3, [r7, #68]	@ 0x44
 80055e2:	643a      	str	r2, [r7, #64]	@ 0x40
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80055e4:	6c39      	ldr	r1, [r7, #64]	@ 0x40
 80055e6:	6c7a      	ldr	r2, [r7, #68]	@ 0x44
 80055e8:	e841 2300 	strex	r3, r2, [r1]
 80055ec:	63fb      	str	r3, [r7, #60]	@ 0x3c
   return(result);
 80055ee:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 80055f0:	2b00      	cmp	r3, #0
 80055f2:	d1e4      	bne.n	80055be <UART_RxISR_16BIT_FIFOEN+0x23a>

          if (__HAL_UART_GET_FLAG(huart, UART_FLAG_IDLE) == SET)
 80055f4:	687b      	ldr	r3, [r7, #4]
 80055f6:	681b      	ldr	r3, [r3, #0]
 80055f8:	69db      	ldr	r3, [r3, #28]
 80055fa:	f003 0310 	and.w	r3, r3, #16
 80055fe:	2b10      	cmp	r3, #16
 8005600:	d103      	bne.n	800560a <UART_RxISR_16BIT_FIFOEN+0x286>
          {
            /* Clear IDLE Flag */
            __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_IDLEF);
 8005602:	687b      	ldr	r3, [r7, #4]
 8005604:	681b      	ldr	r3, [r3, #0]
 8005606:	2210      	movs	r2, #16
 8005608:	621a      	str	r2, [r3, #32]
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
          /*Call registered Rx Event callback*/
          huart->RxEventCallback(huart, huart->RxXferSize);
#else
          /*Call legacy weak Rx Event callback*/
          HAL_UARTEx_RxEventCallback(huart, huart->RxXferSize);
 800560a:	687b      	ldr	r3, [r7, #4]
 800560c:	f8b3 305c 	ldrh.w	r3, [r3, #92]	@ 0x5c
 8005610:	4619      	mov	r1, r3
 8005612:	6878      	ldr	r0, [r7, #4]
 8005614:	f7fe fd98 	bl	8004148 <HAL_UARTEx_RxEventCallback>
#else
          /*Call legacy weak Rx complete callback*/
          HAL_UART_RxCpltCallback(huart);
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
        }
        break;
 8005618:	e00e      	b.n	8005638 <UART_RxISR_16BIT_FIFOEN+0x2b4>
          HAL_UART_RxCpltCallback(huart);
 800561a:	6878      	ldr	r0, [r7, #4]
 800561c:	f7fb f94a 	bl	80008b4 <HAL_UART_RxCpltCallback>
        break;
 8005620:	e00a      	b.n	8005638 <UART_RxISR_16BIT_FIFOEN+0x2b4>
    while ((nb_rx_data > 0U) && ((isrflags & USART_ISR_RXNE_RXFNE) != 0U))
 8005622:	f8b7 30a6 	ldrh.w	r3, [r7, #166]	@ 0xa6
 8005626:	2b00      	cmp	r3, #0
 8005628:	d006      	beq.n	8005638 <UART_RxISR_16BIT_FIFOEN+0x2b4>
 800562a:	f8d7 30b4 	ldr.w	r3, [r7, #180]	@ 0xb4
 800562e:	f003 0320 	and.w	r3, r3, #32
 8005632:	2b00      	cmp	r3, #0
 8005634:	f47f aeca 	bne.w	80053cc <UART_RxISR_16BIT_FIFOEN+0x48>

    /* When remaining number of bytes to receive is less than the RX FIFO
    threshold, next incoming frames are processed as if FIFO mode was
    disabled (i.e. one interrupt per received frame).
    */
    rxdatacount = huart->RxXferCount;
 8005638:	687b      	ldr	r3, [r7, #4]
 800563a:	f8b3 305e 	ldrh.w	r3, [r3, #94]	@ 0x5e
 800563e:	f8a7 308e 	strh.w	r3, [r7, #142]	@ 0x8e
    if ((rxdatacount != 0U) && (rxdatacount < huart->NbRxDataToProcess))
 8005642:	f8b7 308e 	ldrh.w	r3, [r7, #142]	@ 0x8e
 8005646:	2b00      	cmp	r3, #0
 8005648:	d049      	beq.n	80056de <UART_RxISR_16BIT_FIFOEN+0x35a>
 800564a:	687b      	ldr	r3, [r7, #4]
 800564c:	f8b3 3068 	ldrh.w	r3, [r3, #104]	@ 0x68
 8005650:	f8b7 208e 	ldrh.w	r2, [r7, #142]	@ 0x8e
 8005654:	429a      	cmp	r2, r3
 8005656:	d242      	bcs.n	80056de <UART_RxISR_16BIT_FIFOEN+0x35a>
    {
      /* Disable the UART RXFT interrupt*/
      ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_RXFTIE);
 8005658:	687b      	ldr	r3, [r7, #4]
 800565a:	681b      	ldr	r3, [r3, #0]
 800565c:	3308      	adds	r3, #8
 800565e:	627b      	str	r3, [r7, #36]	@ 0x24
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8005660:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8005662:	e853 3f00 	ldrex	r3, [r3]
 8005666:	623b      	str	r3, [r7, #32]
   return(result);
 8005668:	6a3b      	ldr	r3, [r7, #32]
 800566a:	f023 5380 	bic.w	r3, r3, #268435456	@ 0x10000000
 800566e:	f8c7 3088 	str.w	r3, [r7, #136]	@ 0x88
 8005672:	687b      	ldr	r3, [r7, #4]
 8005674:	681b      	ldr	r3, [r3, #0]
 8005676:	3308      	adds	r3, #8
 8005678:	f8d7 2088 	ldr.w	r2, [r7, #136]	@ 0x88
 800567c:	633a      	str	r2, [r7, #48]	@ 0x30
 800567e:	62fb      	str	r3, [r7, #44]	@ 0x2c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8005680:	6af9      	ldr	r1, [r7, #44]	@ 0x2c
 8005682:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 8005684:	e841 2300 	strex	r3, r2, [r1]
 8005688:	62bb      	str	r3, [r7, #40]	@ 0x28
   return(result);
 800568a:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800568c:	2b00      	cmp	r3, #0
 800568e:	d1e3      	bne.n	8005658 <UART_RxISR_16BIT_FIFOEN+0x2d4>

      /* Update the RxISR function pointer */
      huart->RxISR = UART_RxISR_16BIT;
 8005690:	687b      	ldr	r3, [r7, #4]
 8005692:	4a16      	ldr	r2, [pc, #88]	@ (80056ec <UART_RxISR_16BIT_FIFOEN+0x368>)
 8005694:	675a      	str	r2, [r3, #116]	@ 0x74

      /* Enable the UART Data Register Not Empty interrupt */
      ATOMIC_SET_BIT(huart->Instance->CR1, USART_CR1_RXNEIE_RXFNEIE);
 8005696:	687b      	ldr	r3, [r7, #4]
 8005698:	681b      	ldr	r3, [r3, #0]
 800569a:	613b      	str	r3, [r7, #16]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800569c:	693b      	ldr	r3, [r7, #16]
 800569e:	e853 3f00 	ldrex	r3, [r3]
 80056a2:	60fb      	str	r3, [r7, #12]
   return(result);
 80056a4:	68fb      	ldr	r3, [r7, #12]
 80056a6:	f043 0320 	orr.w	r3, r3, #32
 80056aa:	f8c7 3084 	str.w	r3, [r7, #132]	@ 0x84
 80056ae:	687b      	ldr	r3, [r7, #4]
 80056b0:	681b      	ldr	r3, [r3, #0]
 80056b2:	461a      	mov	r2, r3
 80056b4:	f8d7 3084 	ldr.w	r3, [r7, #132]	@ 0x84
 80056b8:	61fb      	str	r3, [r7, #28]
 80056ba:	61ba      	str	r2, [r7, #24]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80056bc:	69b9      	ldr	r1, [r7, #24]
 80056be:	69fa      	ldr	r2, [r7, #28]
 80056c0:	e841 2300 	strex	r3, r2, [r1]
 80056c4:	617b      	str	r3, [r7, #20]
   return(result);
 80056c6:	697b      	ldr	r3, [r7, #20]
 80056c8:	2b00      	cmp	r3, #0
 80056ca:	d1e4      	bne.n	8005696 <UART_RxISR_16BIT_FIFOEN+0x312>
  else
  {
    /* Clear RXNE interrupt flag */
    __HAL_UART_SEND_REQ(huart, UART_RXDATA_FLUSH_REQUEST);
  }
}
 80056cc:	e007      	b.n	80056de <UART_RxISR_16BIT_FIFOEN+0x35a>
    __HAL_UART_SEND_REQ(huart, UART_RXDATA_FLUSH_REQUEST);
 80056ce:	687b      	ldr	r3, [r7, #4]
 80056d0:	681b      	ldr	r3, [r3, #0]
 80056d2:	699a      	ldr	r2, [r3, #24]
 80056d4:	687b      	ldr	r3, [r7, #4]
 80056d6:	681b      	ldr	r3, [r3, #0]
 80056d8:	f042 0208 	orr.w	r2, r2, #8
 80056dc:	619a      	str	r2, [r3, #24]
}
 80056de:	bf00      	nop
 80056e0:	37b8      	adds	r7, #184	@ 0xb8
 80056e2:	46bd      	mov	sp, r7
 80056e4:	bd80      	pop	{r7, pc}
 80056e6:	bf00      	nop
 80056e8:	40008000 	.word	0x40008000
 80056ec:	08004e69 	.word	0x08004e69

080056f0 <HAL_UARTEx_WakeupCallback>:
  * @brief UART wakeup from Stop mode callback.
  * @param huart UART handle.
  * @retval None
  */
__weak void HAL_UARTEx_WakeupCallback(UART_HandleTypeDef *huart)
{
 80056f0:	b480      	push	{r7}
 80056f2:	b083      	sub	sp, #12
 80056f4:	af00      	add	r7, sp, #0
 80056f6:	6078      	str	r0, [r7, #4]
  UNUSED(huart);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UARTEx_WakeupCallback can be implemented in the user file.
   */
}
 80056f8:	bf00      	nop
 80056fa:	370c      	adds	r7, #12
 80056fc:	46bd      	mov	sp, r7
 80056fe:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005702:	4770      	bx	lr

08005704 <HAL_UARTEx_RxFifoFullCallback>:
  * @brief  UART RX Fifo full callback.
  * @param  huart UART handle.
  * @retval None
  */
__weak void HAL_UARTEx_RxFifoFullCallback(UART_HandleTypeDef *huart)
{
 8005704:	b480      	push	{r7}
 8005706:	b083      	sub	sp, #12
 8005708:	af00      	add	r7, sp, #0
 800570a:	6078      	str	r0, [r7, #4]
  UNUSED(huart);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UARTEx_RxFifoFullCallback can be implemented in the user file.
   */
}
 800570c:	bf00      	nop
 800570e:	370c      	adds	r7, #12
 8005710:	46bd      	mov	sp, r7
 8005712:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005716:	4770      	bx	lr

08005718 <HAL_UARTEx_TxFifoEmptyCallback>:
  * @brief  UART TX Fifo empty callback.
  * @param  huart UART handle.
  * @retval None
  */
__weak void HAL_UARTEx_TxFifoEmptyCallback(UART_HandleTypeDef *huart)
{
 8005718:	b480      	push	{r7}
 800571a:	b083      	sub	sp, #12
 800571c:	af00      	add	r7, sp, #0
 800571e:	6078      	str	r0, [r7, #4]
  UNUSED(huart);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UARTEx_TxFifoEmptyCallback can be implemented in the user file.
   */
}
 8005720:	bf00      	nop
 8005722:	370c      	adds	r7, #12
 8005724:	46bd      	mov	sp, r7
 8005726:	f85d 7b04 	ldr.w	r7, [sp], #4
 800572a:	4770      	bx	lr

0800572c <HAL_UARTEx_DisableFifoMode>:
  * @brief  Disable the FIFO mode.
  * @param huart      UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UARTEx_DisableFifoMode(UART_HandleTypeDef *huart)
{
 800572c:	b480      	push	{r7}
 800572e:	b085      	sub	sp, #20
 8005730:	af00      	add	r7, sp, #0
 8005732:	6078      	str	r0, [r7, #4]

  /* Check parameters */
  assert_param(IS_UART_FIFO_INSTANCE(huart->Instance));

  /* Process Locked */
  __HAL_LOCK(huart);
 8005734:	687b      	ldr	r3, [r7, #4]
 8005736:	f893 3084 	ldrb.w	r3, [r3, #132]	@ 0x84
 800573a:	2b01      	cmp	r3, #1
 800573c:	d101      	bne.n	8005742 <HAL_UARTEx_DisableFifoMode+0x16>
 800573e:	2302      	movs	r3, #2
 8005740:	e027      	b.n	8005792 <HAL_UARTEx_DisableFifoMode+0x66>
 8005742:	687b      	ldr	r3, [r7, #4]
 8005744:	2201      	movs	r2, #1
 8005746:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

  huart->gState = HAL_UART_STATE_BUSY;
 800574a:	687b      	ldr	r3, [r7, #4]
 800574c:	2224      	movs	r2, #36	@ 0x24
 800574e:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

  /* Save actual UART configuration */
  tmpcr1 = READ_REG(huart->Instance->CR1);
 8005752:	687b      	ldr	r3, [r7, #4]
 8005754:	681b      	ldr	r3, [r3, #0]
 8005756:	681b      	ldr	r3, [r3, #0]
 8005758:	60fb      	str	r3, [r7, #12]

  /* Disable UART */
  __HAL_UART_DISABLE(huart);
 800575a:	687b      	ldr	r3, [r7, #4]
 800575c:	681b      	ldr	r3, [r3, #0]
 800575e:	681a      	ldr	r2, [r3, #0]
 8005760:	687b      	ldr	r3, [r7, #4]
 8005762:	681b      	ldr	r3, [r3, #0]
 8005764:	f022 0201 	bic.w	r2, r2, #1
 8005768:	601a      	str	r2, [r3, #0]

  /* Disable FIFO mode */
  CLEAR_BIT(tmpcr1, USART_CR1_FIFOEN);
 800576a:	68fb      	ldr	r3, [r7, #12]
 800576c:	f023 5300 	bic.w	r3, r3, #536870912	@ 0x20000000
 8005770:	60fb      	str	r3, [r7, #12]
  huart->FifoMode = UART_FIFOMODE_DISABLE;
 8005772:	687b      	ldr	r3, [r7, #4]
 8005774:	2200      	movs	r2, #0
 8005776:	665a      	str	r2, [r3, #100]	@ 0x64

  /* Restore UART configuration */
  WRITE_REG(huart->Instance->CR1, tmpcr1);
 8005778:	687b      	ldr	r3, [r7, #4]
 800577a:	681b      	ldr	r3, [r3, #0]
 800577c:	68fa      	ldr	r2, [r7, #12]
 800577e:	601a      	str	r2, [r3, #0]

  huart->gState = HAL_UART_STATE_READY;
 8005780:	687b      	ldr	r3, [r7, #4]
 8005782:	2220      	movs	r2, #32
 8005784:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

  /* Process Unlocked */
  __HAL_UNLOCK(huart);
 8005788:	687b      	ldr	r3, [r7, #4]
 800578a:	2200      	movs	r2, #0
 800578c:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

  return HAL_OK;
 8005790:	2300      	movs	r3, #0
}
 8005792:	4618      	mov	r0, r3
 8005794:	3714      	adds	r7, #20
 8005796:	46bd      	mov	sp, r7
 8005798:	f85d 7b04 	ldr.w	r7, [sp], #4
 800579c:	4770      	bx	lr

0800579e <HAL_UARTEx_SetTxFifoThreshold>:
  *            @arg @ref UART_TXFIFO_THRESHOLD_7_8
  *            @arg @ref UART_TXFIFO_THRESHOLD_8_8
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UARTEx_SetTxFifoThreshold(UART_HandleTypeDef *huart, uint32_t Threshold)
{
 800579e:	b580      	push	{r7, lr}
 80057a0:	b084      	sub	sp, #16
 80057a2:	af00      	add	r7, sp, #0
 80057a4:	6078      	str	r0, [r7, #4]
 80057a6:	6039      	str	r1, [r7, #0]
  /* Check parameters */
  assert_param(IS_UART_FIFO_INSTANCE(huart->Instance));
  assert_param(IS_UART_TXFIFO_THRESHOLD(Threshold));

  /* Process Locked */
  __HAL_LOCK(huart);
 80057a8:	687b      	ldr	r3, [r7, #4]
 80057aa:	f893 3084 	ldrb.w	r3, [r3, #132]	@ 0x84
 80057ae:	2b01      	cmp	r3, #1
 80057b0:	d101      	bne.n	80057b6 <HAL_UARTEx_SetTxFifoThreshold+0x18>
 80057b2:	2302      	movs	r3, #2
 80057b4:	e02d      	b.n	8005812 <HAL_UARTEx_SetTxFifoThreshold+0x74>
 80057b6:	687b      	ldr	r3, [r7, #4]
 80057b8:	2201      	movs	r2, #1
 80057ba:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

  huart->gState = HAL_UART_STATE_BUSY;
 80057be:	687b      	ldr	r3, [r7, #4]
 80057c0:	2224      	movs	r2, #36	@ 0x24
 80057c2:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

  /* Save actual UART configuration */
  tmpcr1 = READ_REG(huart->Instance->CR1);
 80057c6:	687b      	ldr	r3, [r7, #4]
 80057c8:	681b      	ldr	r3, [r3, #0]
 80057ca:	681b      	ldr	r3, [r3, #0]
 80057cc:	60fb      	str	r3, [r7, #12]

  /* Disable UART */
  __HAL_UART_DISABLE(huart);
 80057ce:	687b      	ldr	r3, [r7, #4]
 80057d0:	681b      	ldr	r3, [r3, #0]
 80057d2:	681a      	ldr	r2, [r3, #0]
 80057d4:	687b      	ldr	r3, [r7, #4]
 80057d6:	681b      	ldr	r3, [r3, #0]
 80057d8:	f022 0201 	bic.w	r2, r2, #1
 80057dc:	601a      	str	r2, [r3, #0]

  /* Update TX threshold configuration */
  MODIFY_REG(huart->Instance->CR3, USART_CR3_TXFTCFG, Threshold);
 80057de:	687b      	ldr	r3, [r7, #4]
 80057e0:	681b      	ldr	r3, [r3, #0]
 80057e2:	689b      	ldr	r3, [r3, #8]
 80057e4:	f023 4160 	bic.w	r1, r3, #3758096384	@ 0xe0000000
 80057e8:	687b      	ldr	r3, [r7, #4]
 80057ea:	681b      	ldr	r3, [r3, #0]
 80057ec:	683a      	ldr	r2, [r7, #0]
 80057ee:	430a      	orrs	r2, r1
 80057f0:	609a      	str	r2, [r3, #8]

  /* Determine the number of data to process during RX/TX ISR execution */
  UARTEx_SetNbDataToProcess(huart);
 80057f2:	6878      	ldr	r0, [r7, #4]
 80057f4:	f000 f850 	bl	8005898 <UARTEx_SetNbDataToProcess>

  /* Restore UART configuration */
  WRITE_REG(huart->Instance->CR1, tmpcr1);
 80057f8:	687b      	ldr	r3, [r7, #4]
 80057fa:	681b      	ldr	r3, [r3, #0]
 80057fc:	68fa      	ldr	r2, [r7, #12]
 80057fe:	601a      	str	r2, [r3, #0]

  huart->gState = HAL_UART_STATE_READY;
 8005800:	687b      	ldr	r3, [r7, #4]
 8005802:	2220      	movs	r2, #32
 8005804:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

  /* Process Unlocked */
  __HAL_UNLOCK(huart);
 8005808:	687b      	ldr	r3, [r7, #4]
 800580a:	2200      	movs	r2, #0
 800580c:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

  return HAL_OK;
 8005810:	2300      	movs	r3, #0
}
 8005812:	4618      	mov	r0, r3
 8005814:	3710      	adds	r7, #16
 8005816:	46bd      	mov	sp, r7
 8005818:	bd80      	pop	{r7, pc}

0800581a <HAL_UARTEx_SetRxFifoThreshold>:
  *            @arg @ref UART_RXFIFO_THRESHOLD_7_8
  *            @arg @ref UART_RXFIFO_THRESHOLD_8_8
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UARTEx_SetRxFifoThreshold(UART_HandleTypeDef *huart, uint32_t Threshold)
{
 800581a:	b580      	push	{r7, lr}
 800581c:	b084      	sub	sp, #16
 800581e:	af00      	add	r7, sp, #0
 8005820:	6078      	str	r0, [r7, #4]
 8005822:	6039      	str	r1, [r7, #0]
  /* Check the parameters */
  assert_param(IS_UART_FIFO_INSTANCE(huart->Instance));
  assert_param(IS_UART_RXFIFO_THRESHOLD(Threshold));

  /* Process Locked */
  __HAL_LOCK(huart);
 8005824:	687b      	ldr	r3, [r7, #4]
 8005826:	f893 3084 	ldrb.w	r3, [r3, #132]	@ 0x84
 800582a:	2b01      	cmp	r3, #1
 800582c:	d101      	bne.n	8005832 <HAL_UARTEx_SetRxFifoThreshold+0x18>
 800582e:	2302      	movs	r3, #2
 8005830:	e02d      	b.n	800588e <HAL_UARTEx_SetRxFifoThreshold+0x74>
 8005832:	687b      	ldr	r3, [r7, #4]
 8005834:	2201      	movs	r2, #1
 8005836:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

  huart->gState = HAL_UART_STATE_BUSY;
 800583a:	687b      	ldr	r3, [r7, #4]
 800583c:	2224      	movs	r2, #36	@ 0x24
 800583e:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

  /* Save actual UART configuration */
  tmpcr1 = READ_REG(huart->Instance->CR1);
 8005842:	687b      	ldr	r3, [r7, #4]
 8005844:	681b      	ldr	r3, [r3, #0]
 8005846:	681b      	ldr	r3, [r3, #0]
 8005848:	60fb      	str	r3, [r7, #12]

  /* Disable UART */
  __HAL_UART_DISABLE(huart);
 800584a:	687b      	ldr	r3, [r7, #4]
 800584c:	681b      	ldr	r3, [r3, #0]
 800584e:	681a      	ldr	r2, [r3, #0]
 8005850:	687b      	ldr	r3, [r7, #4]
 8005852:	681b      	ldr	r3, [r3, #0]
 8005854:	f022 0201 	bic.w	r2, r2, #1
 8005858:	601a      	str	r2, [r3, #0]

  /* Update RX threshold configuration */
  MODIFY_REG(huart->Instance->CR3, USART_CR3_RXFTCFG, Threshold);
 800585a:	687b      	ldr	r3, [r7, #4]
 800585c:	681b      	ldr	r3, [r3, #0]
 800585e:	689b      	ldr	r3, [r3, #8]
 8005860:	f023 6160 	bic.w	r1, r3, #234881024	@ 0xe000000
 8005864:	687b      	ldr	r3, [r7, #4]
 8005866:	681b      	ldr	r3, [r3, #0]
 8005868:	683a      	ldr	r2, [r7, #0]
 800586a:	430a      	orrs	r2, r1
 800586c:	609a      	str	r2, [r3, #8]

  /* Determine the number of data to process during RX/TX ISR execution */
  UARTEx_SetNbDataToProcess(huart);
 800586e:	6878      	ldr	r0, [r7, #4]
 8005870:	f000 f812 	bl	8005898 <UARTEx_SetNbDataToProcess>

  /* Restore UART configuration */
  WRITE_REG(huart->Instance->CR1, tmpcr1);
 8005874:	687b      	ldr	r3, [r7, #4]
 8005876:	681b      	ldr	r3, [r3, #0]
 8005878:	68fa      	ldr	r2, [r7, #12]
 800587a:	601a      	str	r2, [r3, #0]

  huart->gState = HAL_UART_STATE_READY;
 800587c:	687b      	ldr	r3, [r7, #4]
 800587e:	2220      	movs	r2, #32
 8005880:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

  /* Process Unlocked */
  __HAL_UNLOCK(huart);
 8005884:	687b      	ldr	r3, [r7, #4]
 8005886:	2200      	movs	r2, #0
 8005888:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

  return HAL_OK;
 800588c:	2300      	movs	r3, #0
}
 800588e:	4618      	mov	r0, r3
 8005890:	3710      	adds	r7, #16
 8005892:	46bd      	mov	sp, r7
 8005894:	bd80      	pop	{r7, pc}
	...

08005898 <UARTEx_SetNbDataToProcess>:
  *       the UART configuration registers.
  * @param huart UART handle.
  * @retval None
  */
static void UARTEx_SetNbDataToProcess(UART_HandleTypeDef *huart)
{
 8005898:	b480      	push	{r7}
 800589a:	b085      	sub	sp, #20
 800589c:	af00      	add	r7, sp, #0
 800589e:	6078      	str	r0, [r7, #4]
  uint8_t rx_fifo_threshold;
  uint8_t tx_fifo_threshold;
  static const uint8_t numerator[] = {1U, 1U, 1U, 3U, 7U, 1U, 0U, 0U};
  static const uint8_t denominator[] = {8U, 4U, 2U, 4U, 8U, 1U, 1U, 1U};

  if (huart->FifoMode == UART_FIFOMODE_DISABLE)
 80058a0:	687b      	ldr	r3, [r7, #4]
 80058a2:	6e5b      	ldr	r3, [r3, #100]	@ 0x64
 80058a4:	2b00      	cmp	r3, #0
 80058a6:	d108      	bne.n	80058ba <UARTEx_SetNbDataToProcess+0x22>
  {
    huart->NbTxDataToProcess = 1U;
 80058a8:	687b      	ldr	r3, [r7, #4]
 80058aa:	2201      	movs	r2, #1
 80058ac:	f8a3 206a 	strh.w	r2, [r3, #106]	@ 0x6a
    huart->NbRxDataToProcess = 1U;
 80058b0:	687b      	ldr	r3, [r7, #4]
 80058b2:	2201      	movs	r2, #1
 80058b4:	f8a3 2068 	strh.w	r2, [r3, #104]	@ 0x68
    huart->NbTxDataToProcess = ((uint16_t)tx_fifo_depth * numerator[tx_fifo_threshold]) /
                               (uint16_t)denominator[tx_fifo_threshold];
    huart->NbRxDataToProcess = ((uint16_t)rx_fifo_depth * numerator[rx_fifo_threshold]) /
                               (uint16_t)denominator[rx_fifo_threshold];
  }
}
 80058b8:	e031      	b.n	800591e <UARTEx_SetNbDataToProcess+0x86>
    rx_fifo_depth = RX_FIFO_DEPTH;
 80058ba:	2308      	movs	r3, #8
 80058bc:	73fb      	strb	r3, [r7, #15]
    tx_fifo_depth = TX_FIFO_DEPTH;
 80058be:	2308      	movs	r3, #8
 80058c0:	73bb      	strb	r3, [r7, #14]
    rx_fifo_threshold = (uint8_t)(READ_BIT(huart->Instance->CR3, USART_CR3_RXFTCFG) >> USART_CR3_RXFTCFG_Pos);
 80058c2:	687b      	ldr	r3, [r7, #4]
 80058c4:	681b      	ldr	r3, [r3, #0]
 80058c6:	689b      	ldr	r3, [r3, #8]
 80058c8:	0e5b      	lsrs	r3, r3, #25
 80058ca:	b2db      	uxtb	r3, r3
 80058cc:	f003 0307 	and.w	r3, r3, #7
 80058d0:	737b      	strb	r3, [r7, #13]
    tx_fifo_threshold = (uint8_t)(READ_BIT(huart->Instance->CR3, USART_CR3_TXFTCFG) >> USART_CR3_TXFTCFG_Pos);
 80058d2:	687b      	ldr	r3, [r7, #4]
 80058d4:	681b      	ldr	r3, [r3, #0]
 80058d6:	689b      	ldr	r3, [r3, #8]
 80058d8:	0f5b      	lsrs	r3, r3, #29
 80058da:	b2db      	uxtb	r3, r3
 80058dc:	f003 0307 	and.w	r3, r3, #7
 80058e0:	733b      	strb	r3, [r7, #12]
    huart->NbTxDataToProcess = ((uint16_t)tx_fifo_depth * numerator[tx_fifo_threshold]) /
 80058e2:	7bbb      	ldrb	r3, [r7, #14]
 80058e4:	7b3a      	ldrb	r2, [r7, #12]
 80058e6:	4911      	ldr	r1, [pc, #68]	@ (800592c <UARTEx_SetNbDataToProcess+0x94>)
 80058e8:	5c8a      	ldrb	r2, [r1, r2]
 80058ea:	fb02 f303 	mul.w	r3, r2, r3
                               (uint16_t)denominator[tx_fifo_threshold];
 80058ee:	7b3a      	ldrb	r2, [r7, #12]
 80058f0:	490f      	ldr	r1, [pc, #60]	@ (8005930 <UARTEx_SetNbDataToProcess+0x98>)
 80058f2:	5c8a      	ldrb	r2, [r1, r2]
    huart->NbTxDataToProcess = ((uint16_t)tx_fifo_depth * numerator[tx_fifo_threshold]) /
 80058f4:	fb93 f3f2 	sdiv	r3, r3, r2
 80058f8:	b29a      	uxth	r2, r3
 80058fa:	687b      	ldr	r3, [r7, #4]
 80058fc:	f8a3 206a 	strh.w	r2, [r3, #106]	@ 0x6a
    huart->NbRxDataToProcess = ((uint16_t)rx_fifo_depth * numerator[rx_fifo_threshold]) /
 8005900:	7bfb      	ldrb	r3, [r7, #15]
 8005902:	7b7a      	ldrb	r2, [r7, #13]
 8005904:	4909      	ldr	r1, [pc, #36]	@ (800592c <UARTEx_SetNbDataToProcess+0x94>)
 8005906:	5c8a      	ldrb	r2, [r1, r2]
 8005908:	fb02 f303 	mul.w	r3, r2, r3
                               (uint16_t)denominator[rx_fifo_threshold];
 800590c:	7b7a      	ldrb	r2, [r7, #13]
 800590e:	4908      	ldr	r1, [pc, #32]	@ (8005930 <UARTEx_SetNbDataToProcess+0x98>)
 8005910:	5c8a      	ldrb	r2, [r1, r2]
    huart->NbRxDataToProcess = ((uint16_t)rx_fifo_depth * numerator[rx_fifo_threshold]) /
 8005912:	fb93 f3f2 	sdiv	r3, r3, r2
 8005916:	b29a      	uxth	r2, r3
 8005918:	687b      	ldr	r3, [r7, #4]
 800591a:	f8a3 2068 	strh.w	r2, [r3, #104]	@ 0x68
}
 800591e:	bf00      	nop
 8005920:	3714      	adds	r7, #20
 8005922:	46bd      	mov	sp, r7
 8005924:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005928:	4770      	bx	lr
 800592a:	bf00      	nop
 800592c:	08005ab8 	.word	0x08005ab8
 8005930:	08005ac0 	.word	0x08005ac0

08005934 <memset>:
 8005934:	4402      	add	r2, r0
 8005936:	4603      	mov	r3, r0
 8005938:	4293      	cmp	r3, r2
 800593a:	d100      	bne.n	800593e <memset+0xa>
 800593c:	4770      	bx	lr
 800593e:	f803 1b01 	strb.w	r1, [r3], #1
 8005942:	e7f9      	b.n	8005938 <memset+0x4>

08005944 <__libc_init_array>:
 8005944:	b570      	push	{r4, r5, r6, lr}
 8005946:	4d0d      	ldr	r5, [pc, #52]	@ (800597c <__libc_init_array+0x38>)
 8005948:	4c0d      	ldr	r4, [pc, #52]	@ (8005980 <__libc_init_array+0x3c>)
 800594a:	1b64      	subs	r4, r4, r5
 800594c:	10a4      	asrs	r4, r4, #2
 800594e:	2600      	movs	r6, #0
 8005950:	42a6      	cmp	r6, r4
 8005952:	d109      	bne.n	8005968 <__libc_init_array+0x24>
 8005954:	4d0b      	ldr	r5, [pc, #44]	@ (8005984 <__libc_init_array+0x40>)
 8005956:	4c0c      	ldr	r4, [pc, #48]	@ (8005988 <__libc_init_array+0x44>)
 8005958:	f000 f826 	bl	80059a8 <_init>
 800595c:	1b64      	subs	r4, r4, r5
 800595e:	10a4      	asrs	r4, r4, #2
 8005960:	2600      	movs	r6, #0
 8005962:	42a6      	cmp	r6, r4
 8005964:	d105      	bne.n	8005972 <__libc_init_array+0x2e>
 8005966:	bd70      	pop	{r4, r5, r6, pc}
 8005968:	f855 3b04 	ldr.w	r3, [r5], #4
 800596c:	4798      	blx	r3
 800596e:	3601      	adds	r6, #1
 8005970:	e7ee      	b.n	8005950 <__libc_init_array+0xc>
 8005972:	f855 3b04 	ldr.w	r3, [r5], #4
 8005976:	4798      	blx	r3
 8005978:	3601      	adds	r6, #1
 800597a:	e7f2      	b.n	8005962 <__libc_init_array+0x1e>
 800597c:	08005ad0 	.word	0x08005ad0
 8005980:	08005ad0 	.word	0x08005ad0
 8005984:	08005ad0 	.word	0x08005ad0
 8005988:	08005ad4 	.word	0x08005ad4

0800598c <memcpy>:
 800598c:	440a      	add	r2, r1
 800598e:	4291      	cmp	r1, r2
 8005990:	f100 33ff 	add.w	r3, r0, #4294967295
 8005994:	d100      	bne.n	8005998 <memcpy+0xc>
 8005996:	4770      	bx	lr
 8005998:	b510      	push	{r4, lr}
 800599a:	f811 4b01 	ldrb.w	r4, [r1], #1
 800599e:	f803 4f01 	strb.w	r4, [r3, #1]!
 80059a2:	4291      	cmp	r1, r2
 80059a4:	d1f9      	bne.n	800599a <memcpy+0xe>
 80059a6:	bd10      	pop	{r4, pc}

080059a8 <_init>:
 80059a8:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 80059aa:	bf00      	nop
 80059ac:	bcf8      	pop	{r3, r4, r5, r6, r7}
 80059ae:	bc08      	pop	{r3}
 80059b0:	469e      	mov	lr, r3
 80059b2:	4770      	bx	lr

080059b4 <_fini>:
 80059b4:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 80059b6:	bf00      	nop
 80059b8:	bcf8      	pop	{r3, r4, r5, r6, r7}
 80059ba:	bc08      	pop	{r3}
 80059bc:	469e      	mov	lr, r3
 80059be:	4770      	bx	lr
