<profile>

<section name = "Vitis HLS Report for 'receive4DDR'" level="0">
<item name = "Date">Mon May 12 19:57:11 2025
</item>
<item name = "Version">2023.2 (Build 4023990 on Oct 11 2023)</item>
<item name = "Project">toppl</item>
<item name = "Solution">hls (Vitis Kernel Flow Target)</item>
<item name = "Product family">versalaicore</item>
<item name = "Target device">xcvc1902-vsva2197-2MP-e-S</item>
</section>

<section name = "Performance Estimates" level="0">
<item name = "Timing">
<section name = "" level="1">
<item name = "Summary"><table name="" hasTotal="0">
<keys size="4">Clock, Target, Estimated, Uncertainty</keys>
<column name="ap_clk">2.22 ns, 2.108 ns, 0.60 ns</column>
</table>
</item>
</section>
</item>
<item name = "Latency">
<section name = "" level="1">
<item name = "Summary"><table name="" hasTotal="0">
<keys size="8">, min, max, min, max, min, max, Type</keys>
<column name="">313, 313, 0.695 us, 0.695 us, 313, 313, no</column>
</table>
</item>
<item name = "Detail">
<section name = "" level="1">
<item name = "Instance"><table name="" hasTotal="0">
<keys size="9">Instance, Module, min, max, min, max, min, max, Type</keys>
<column name="grp_receive4DDR_Pipeline_VITIS_LOOP_39_2_fu_119">receive4DDR_Pipeline_VITIS_LOOP_39_2, 33, 33, 73.326 ns, 73.326 ns, 33, 33, no</column>
</table>
</item>
<item name = "Loop"><table name="" hasTotal="0">
<keys size="8">Loop Name, min, max, Latency, achieved, target, Count, Pipelined</keys>
<column name="- VITIS_LOOP_32_1">312, 312, 39, -, -, 8, no</column>
</table>
</item>
</section>
</item>
</section>
</item>
</section>

<section name = "Utilization Estimates" level="0">
<item name = "Summary"><table name="" hasTotal="1">
<keys size="6">Name, BRAM_18K, DSP, FF, LUT, URAM</keys>
<column name="DSP">-, -, -, -, -</column>
<column name="Expression">-, -, 0, 12, -</column>
<column name="FIFO">-, -, -, -, -</column>
<column name="Instance">-, -, 266, 794, -</column>
<column name="Memory">-, -, -, -, -</column>
<column name="Multiplexer">-, -, -, 388, -</column>
<column name="Register">-, -, 460, -, -</column>
<specialColumn name="Available">1934, 1968, 1799680, 899840, 463</specialColumn>
<specialColumn name="Utilization (%)">0, 0, ~0, ~0, 0</specialColumn>
</table>
</item>
<item name = "Detail">
<section name = "" level="1">
<item name = "Instance"><table name="" hasTotal="1">
<keys size="7">Instance, Module, BRAM_18K, DSP, FF, LUT, URAM</keys>
<column name="grp_receive4DDR_Pipeline_VITIS_LOOP_39_2_fu_119">receive4DDR_Pipeline_VITIS_LOOP_39_2, 0, 0, 266, 794, 0</column>
</table>
</item>
<item name = "DSP"><table name="" hasTotal="0">
<keys size="3">Instance, Module, Expression</keys>
</table>
</item>
<item name = "Memory"><table name="" hasTotal="1">
<keys size="10">Memory, Module, BRAM_18K, FF, LUT, URAM, Words, Bits, Banks, W*Bits*Banks</keys>
</table>
</item>
<item name = "FIFO"><table name="" hasTotal="1">
<keys size="8">Name, BRAM_18K, FF, LUT, URAM, Depth, Bits, Size:D*B</keys>
</table>
</item>
<item name = "Expression"><table name="" hasTotal="1">
<keys size="7">Variable Name, Operation, DSP, FF, LUT, Bitwidth P0, Bitwidth P1</keys>
<column name="i_8_fu_188_p2">+, 0, 0, 5, 4, 1</column>
<column name="ap_block_state2">and, 0, 0, 2, 1, 1</column>
<column name="icmp_ln32_fu_194_p2">icmp, 0, 0, 5, 4, 5</column>
</table>
</item>
<item name = "Multiplexer"><table name="" hasTotal="1">
<keys size="5">Name, LUT, Input Size, Bits, Total Bits</keys>
<column name="ap_NS_fsm">6, 8, 1, 8</column>
<column name="data_temp_1_fu_92">121, 2, 128, 256</column>
<column name="data_temp_fu_88">121, 2, 128, 256</column>
<column name="i_fu_84">4, 2, 4, 8</column>
<column name="norm_rx0_TDATA_blk_n">2, 2, 1, 2</column>
<column name="norm_rx0_TREADY">2, 3, 1, 3</column>
<column name="receive_fifo_0_blk_n">2, 2, 1, 2</column>
<column name="receive_fifo_0_din">128, 3, 128, 384</column>
<column name="receive_fifo_0_write">2, 3, 1, 3</column>
</table>
</item>
<item name = "Register"><table name="" hasTotal="1">
<keys size="5">Name, FF, LUT, Bits, Const Bits</keys>
<column name="ap_CS_fsm">7, 0, 7, 0</column>
<column name="data_temp_1_fu_92">128, 0, 128, 0</column>
<column name="data_temp_2_reg_335">128, 0, 128, 0</column>
<column name="data_temp_fu_88">128, 0, 128, 0</column>
<column name="grp_receive4DDR_Pipeline_VITIS_LOOP_39_2_fu_119_ap_start_reg">1, 0, 1, 0</column>
<column name="i_fu_84">4, 0, 4, 0</column>
<column name="sigma_reg_348">32, 0, 32, 0</column>
<column name="trunc_ln50_reg_343">32, 0, 32, 0</column>
</table>
</item>
</section>
</item>
</section>

<section name = "Interface" level="0">
<item name = "Summary"><table name="" hasTotal="0">
<keys size="6">RTL Ports, Dir, Bits, Protocol, Source Object, C Type</keys>
<column name="ap_clk">in, 1, ap_ctrl_hs, receive4DDR, return value</column>
<column name="ap_rst">in, 1, ap_ctrl_hs, receive4DDR, return value</column>
<column name="ap_start">in, 1, ap_ctrl_hs, receive4DDR, return value</column>
<column name="ap_done">out, 1, ap_ctrl_hs, receive4DDR, return value</column>
<column name="ap_idle">out, 1, ap_ctrl_hs, receive4DDR, return value</column>
<column name="ap_ready">out, 1, ap_ctrl_hs, receive4DDR, return value</column>
<column name="receive_fifo_0_din">out, 128, ap_fifo, receive_fifo_0, pointer</column>
<column name="receive_fifo_0_num_data_valid">in, 13, ap_fifo, receive_fifo_0, pointer</column>
<column name="receive_fifo_0_fifo_cap">in, 13, ap_fifo, receive_fifo_0, pointer</column>
<column name="receive_fifo_0_full_n">in, 1, ap_fifo, receive_fifo_0, pointer</column>
<column name="receive_fifo_0_write">out, 1, ap_fifo, receive_fifo_0, pointer</column>
<column name="norm_rx0_TDATA">in, 128, axis, norm_rx0_V_data_V, pointer</column>
<column name="norm_rx0_TVALID">in, 1, axis, norm_rx0_V_data_V, pointer</column>
<column name="norm_rx0_TREADY">out, 1, axis, norm_rx0_V_last_V, pointer</column>
<column name="norm_rx0_TLAST">in, 1, axis, norm_rx0_V_last_V, pointer</column>
<column name="norm_rx0_TKEEP">in, 16, axis, norm_rx0_V_keep_V, pointer</column>
<column name="norm_rx0_TSTRB">in, 16, axis, norm_rx0_V_strb_V, pointer</column>
</table>
</item>
</section>
</profile>
