Copyright 1986-2016 Xilinx, Inc. All Rights Reserved.
-----------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2016.3 (win64) Build 1682563 Mon Oct 10 19:07:27 MDT 2016
| Date         : Tue Jan 17 04:55:43 2017
| Host         : allanko running 64-bit major release  (build 9200)
| Command      : report_timing_summary -warn_on_violation -max_paths 10 -file labkit_timing_summary_routed.rpt -rpx labkit_timing_summary_routed.rpx
| Design       : labkit
| Device       : 7a100t-csg324
| Speed File   : -3  PRODUCTION 1.15 2016-08-17
-----------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  false

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There are 7 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There are 35 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock
--------------------------
 There are 2502 register/latch pins with multiple clocks. (HIGH)


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      2.364        0.000                      0                 7359        0.033        0.000                      0                 7359        3.000        0.000                       0                  2508  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock                        Waveform(ns)       Period(ns)      Frequency(MHz)
-----                        ------------       ----------      --------------
CLK100MHZ                    {0.000 5.000}      10.000          100.000         
  clk_out_65mhz_clk_wiz_0    {0.000 7.692}      15.385          65.000          
  clkfbout_clk_wiz_0         {0.000 25.000}     50.000          20.000          
sys_clk_pin                  {0.000 5.000}      10.000          100.000         
  clk_out_65mhz_clk_wiz_0_1  {0.000 7.692}      15.385          65.000          
  clkfbout_clk_wiz_0_1       {0.000 25.000}     50.000          20.000          


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock                            WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----                            -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
CLK100MHZ                                                                                                                                                                      3.000        0.000                       0                     1  
  clk_out_65mhz_clk_wiz_0          2.364        0.000                      0                 7359        0.165        0.000                      0                 7359        6.642        0.000                       0                  2504  
  clkfbout_clk_wiz_0                                                                                                                                                          48.408        0.000                       0                     3  
sys_clk_pin                                                                                                                                                                    3.000        0.000                       0                     1  
  clk_out_65mhz_clk_wiz_0_1        2.366        0.000                      0                 7359        0.165        0.000                      0                 7359        6.642        0.000                       0                  2504  
  clkfbout_clk_wiz_0_1                                                                                                                                                        48.408        0.000                       0                     3  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock                 To Clock                       WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------                 --------                       -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  
clk_out_65mhz_clk_wiz_0_1  clk_out_65mhz_clk_wiz_0          2.364        0.000                      0                 7359        0.033        0.000                      0                 7359  
clk_out_65mhz_clk_wiz_0    clk_out_65mhz_clk_wiz_0_1        2.364        0.000                      0                 7359        0.033        0.000                      0                 7359  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  CLK100MHZ
  To Clock:  CLK100MHZ

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        3.000ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         CLK100MHZ
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { CLK100MHZ }

Check Type        Corner  Lib Pin            Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     MMCME2_ADV/CLKIN1  n/a            1.249         10.000      8.751      MMCME2_ADV_X1Y2  clock65/inst/mmcm_adv_inst/CLKIN1
Max Period        n/a     MMCME2_ADV/CLKIN1  n/a            100.000       10.000      90.000     MMCME2_ADV_X1Y2  clock65/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Fast    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y2  clock65/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Slow    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y2  clock65/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Slow    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y2  clock65/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Fast    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y2  clock65/inst/mmcm_adv_inst/CLKIN1



---------------------------------------------------------------------------------------------------
From Clock:  clk_out_65mhz_clk_wiz_0
  To Clock:  clk_out_65mhz_clk_wiz_0

Setup :            0  Failing Endpoints,  Worst Slack        2.364ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.165ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        6.642ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             2.364ns  (required time - arrival time)
  Source:                 srx/data_q_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out_65mhz_clk_wiz_0  {rise@0.000ns fall@7.692ns period=15.385ns})
  Destination:            packetrcv/highestSNreceived_reg[23]/R
                            (rising edge-triggered cell FDRE clocked by clk_out_65mhz_clk_wiz_0  {rise@0.000ns fall@7.692ns period=15.385ns})
  Path Group:             clk_out_65mhz_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            15.385ns  (clk_out_65mhz_clk_wiz_0 rise@15.385ns - clk_out_65mhz_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        12.487ns  (logic 5.426ns (43.453%)  route 7.061ns (56.547%))
  Logic Levels:           23  (CARRY4=11 LUT2=2 LUT3=3 LUT4=2 LUT5=1 LUT6=4)
  Clock Path Skew:        -0.028ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.756ns = ( 14.628 - 15.385 ) 
    Source Clock Delay      (SCD):    -0.380ns
    Clock Pessimism Removal (CPR):    0.348ns
  Clock Uncertainty:      0.132ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.255ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out_65mhz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clock65/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.330     1.330 r  clock65/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.974     2.304    clock65/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.294    -2.990 r  clock65/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.297    -1.693    clock65/inst/clk_out_65mhz_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.076    -1.617 r  clock65/inst/clkout1_buf/O
                         net (fo=2502, routed)        1.237    -0.380    srx/clk_out_65mhz
    SLICE_X45Y78         FDRE                                         r  srx/data_q_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y78         FDRE (Prop_fdre_C_Q)         0.313    -0.067 r  srx/data_q_reg[2]/Q
                         net (fo=8, routed)           0.556     0.488    srx/data[2]
    SLICE_X44Y79         LUT3 (Prop_lut3_I2_O)        0.230     0.718 r  srx/state[1]_i_392/O
                         net (fo=2, routed)           0.507     1.225    srx/state[1]_i_392_n_0
    SLICE_X44Y79         LUT4 (Prop_lut4_I3_O)        0.240     1.465 r  srx/state[1]_i_395/O
                         net (fo=1, routed)           0.000     1.465    srx/state[1]_i_395_n_0
    SLICE_X44Y79         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.299     1.764 r  srx/state_reg[1]_i_365/CO[3]
                         net (fo=1, routed)           0.000     1.764    srx/state_reg[1]_i_365_n_0
    SLICE_X44Y80         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.181     1.945 r  srx/state_reg[1]_i_338/O[2]
                         net (fo=2, routed)           0.795     2.740    srx_n_204
    SLICE_X42Y81         LUT3 (Prop_lut3_I0_O)        0.233     2.973 r  state[1]_i_314/O
                         net (fo=2, routed)           0.476     3.449    state[1]_i_314_n_0
    SLICE_X42Y81         LUT4 (Prop_lut4_I3_O)        0.239     3.688 r  state[1]_i_318/O
                         net (fo=1, routed)           0.000     3.688    state[1]_i_318_n_0
    SLICE_X42Y81         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.284     3.972 r  state_reg[1]_i_210/CO[3]
                         net (fo=1, routed)           0.000     3.972    state_reg[1]_i_210_n_0
    SLICE_X42Y82         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.092     4.064 r  state_reg[1]_i_149/CO[3]
                         net (fo=1, routed)           0.000     4.064    state_reg[1]_i_149_n_0
    SLICE_X42Y83         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.180     4.244 r  state_reg[1]_i_100/O[2]
                         net (fo=3, routed)           0.584     4.828    srx/data_q_reg[30]_0[2]
    SLICE_X41Y92         LUT3 (Prop_lut3_I1_O)        0.217     5.045 r  srx/state[1]_i_146/O
                         net (fo=2, routed)           0.406     5.452    srx/state[1]_i_146_n_0
    SLICE_X41Y92         LUT5 (Prop_lut5_I2_O)        0.097     5.549 r  srx/state[1]_i_92/O
                         net (fo=2, routed)           0.278     5.826    srx/state[1]_i_92_n_0
    SLICE_X40Y92         LUT6 (Prop_lut6_I0_O)        0.097     5.923 r  srx/state[1]_i_96/O
                         net (fo=1, routed)           0.000     5.923    srx/state[1]_i_96_n_0
    SLICE_X40Y92         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.299     6.222 r  srx/state_reg[1]_i_55/CO[3]
                         net (fo=1, routed)           0.000     6.222    srx/state_reg[1]_i_55_n_0
    SLICE_X40Y93         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.230     6.452 r  srx/state_reg[1]_i_33/O[1]
                         net (fo=2, routed)           0.526     6.978    srx/packetrcv/p_1_in17_in[1]
    SLICE_X38Y92         LUT2 (Prop_lut2_I0_O)        0.225     7.203 r  srx/state[1]_i_36/O
                         net (fo=1, routed)           0.000     7.203    srx/state[1]_i_36_n_0
    SLICE_X38Y92         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.402     7.605 r  srx/state_reg[1]_i_12/CO[3]
                         net (fo=1, routed)           0.000     7.605    srx/state_reg[1]_i_12_n_0
    SLICE_X38Y93         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.180     7.785 r  srx/highestSNreceived_reg[31]_i_10/O[2]
                         net (fo=4, routed)           0.531     8.316    packetrcv/checksum2[6]
    SLICE_X43Y94         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.629     8.945 r  packetrcv/state_reg[1]_i_8/CO[3]
                         net (fo=1, routed)           0.000     8.945    packetrcv/state_reg[1]_i_8_n_0
    SLICE_X43Y95         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.234     9.179 r  packetrcv/state_reg[1]_i_10/O[3]
                         net (fo=1, routed)           0.599     9.778    packetrcv/state_reg[1]_i_10_n_4
    SLICE_X42Y95         LUT6 (Prop_lut6_I0_O)        0.234    10.012 r  packetrcv/state[1]_i_4/O
                         net (fo=3, routed)           0.644    10.656    s1/data_q_reg[271]_0
    SLICE_X42Y91         LUT6 (Prop_lut6_I0_O)        0.097    10.753 r  s1/highestSNreceived[31]_i_3/O
                         net (fo=1, routed)           0.188    10.941    s1/highestSNreceived[31]_i_3_n_0
    SLICE_X42Y91         LUT6 (Prop_lut6_I0_O)        0.097    11.038 r  s1/highestSNreceived[31]_i_2/O
                         net (fo=33, routed)          0.381    11.419    packetrcv/out_reg
    SLICE_X38Y91         LUT2 (Prop_lut2_I1_O)        0.097    11.516 r  packetrcv/highestSNreceived[31]_i_1/O
                         net (fo=32, routed)          0.590    12.107    packetrcv/highestSNreceived[31]_i_1_n_0
    SLICE_X38Y90         FDRE                                         r  packetrcv/highestSNreceived_reg[23]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out_65mhz_clk_wiz_0 rise edge)
                                                     15.385    15.385 r  
    E3                                                0.000    15.385 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    15.385    clock65/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.263    16.647 r  clock65/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.916    17.564    clock65/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.390    12.174 r  clock65/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.234    13.408    clock65/inst/clk_out_65mhz_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.072    13.480 r  clock65/inst/clkout1_buf/O
                         net (fo=2502, routed)        1.148    14.628    packetrcv/clk_out_65mhz
    SLICE_X38Y90         FDRE                                         r  packetrcv/highestSNreceived_reg[23]/C
                         clock pessimism              0.348    14.976    
                         clock uncertainty           -0.132    14.844    
    SLICE_X38Y90         FDRE (Setup_fdre_C_R)       -0.373    14.471    packetrcv/highestSNreceived_reg[23]
  -------------------------------------------------------------------
                         required time                         14.471    
                         arrival time                         -12.107    
  -------------------------------------------------------------------
                         slack                                  2.364    

Slack (MET) :             2.364ns  (required time - arrival time)
  Source:                 srx/data_q_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out_65mhz_clk_wiz_0  {rise@0.000ns fall@7.692ns period=15.385ns})
  Destination:            packetrcv/highestSNreceived_reg[24]/R
                            (rising edge-triggered cell FDRE clocked by clk_out_65mhz_clk_wiz_0  {rise@0.000ns fall@7.692ns period=15.385ns})
  Path Group:             clk_out_65mhz_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            15.385ns  (clk_out_65mhz_clk_wiz_0 rise@15.385ns - clk_out_65mhz_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        12.487ns  (logic 5.426ns (43.453%)  route 7.061ns (56.547%))
  Logic Levels:           23  (CARRY4=11 LUT2=2 LUT3=3 LUT4=2 LUT5=1 LUT6=4)
  Clock Path Skew:        -0.028ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.756ns = ( 14.628 - 15.385 ) 
    Source Clock Delay      (SCD):    -0.380ns
    Clock Pessimism Removal (CPR):    0.348ns
  Clock Uncertainty:      0.132ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.255ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out_65mhz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clock65/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.330     1.330 r  clock65/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.974     2.304    clock65/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.294    -2.990 r  clock65/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.297    -1.693    clock65/inst/clk_out_65mhz_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.076    -1.617 r  clock65/inst/clkout1_buf/O
                         net (fo=2502, routed)        1.237    -0.380    srx/clk_out_65mhz
    SLICE_X45Y78         FDRE                                         r  srx/data_q_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y78         FDRE (Prop_fdre_C_Q)         0.313    -0.067 r  srx/data_q_reg[2]/Q
                         net (fo=8, routed)           0.556     0.488    srx/data[2]
    SLICE_X44Y79         LUT3 (Prop_lut3_I2_O)        0.230     0.718 r  srx/state[1]_i_392/O
                         net (fo=2, routed)           0.507     1.225    srx/state[1]_i_392_n_0
    SLICE_X44Y79         LUT4 (Prop_lut4_I3_O)        0.240     1.465 r  srx/state[1]_i_395/O
                         net (fo=1, routed)           0.000     1.465    srx/state[1]_i_395_n_0
    SLICE_X44Y79         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.299     1.764 r  srx/state_reg[1]_i_365/CO[3]
                         net (fo=1, routed)           0.000     1.764    srx/state_reg[1]_i_365_n_0
    SLICE_X44Y80         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.181     1.945 r  srx/state_reg[1]_i_338/O[2]
                         net (fo=2, routed)           0.795     2.740    srx_n_204
    SLICE_X42Y81         LUT3 (Prop_lut3_I0_O)        0.233     2.973 r  state[1]_i_314/O
                         net (fo=2, routed)           0.476     3.449    state[1]_i_314_n_0
    SLICE_X42Y81         LUT4 (Prop_lut4_I3_O)        0.239     3.688 r  state[1]_i_318/O
                         net (fo=1, routed)           0.000     3.688    state[1]_i_318_n_0
    SLICE_X42Y81         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.284     3.972 r  state_reg[1]_i_210/CO[3]
                         net (fo=1, routed)           0.000     3.972    state_reg[1]_i_210_n_0
    SLICE_X42Y82         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.092     4.064 r  state_reg[1]_i_149/CO[3]
                         net (fo=1, routed)           0.000     4.064    state_reg[1]_i_149_n_0
    SLICE_X42Y83         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.180     4.244 r  state_reg[1]_i_100/O[2]
                         net (fo=3, routed)           0.584     4.828    srx/data_q_reg[30]_0[2]
    SLICE_X41Y92         LUT3 (Prop_lut3_I1_O)        0.217     5.045 r  srx/state[1]_i_146/O
                         net (fo=2, routed)           0.406     5.452    srx/state[1]_i_146_n_0
    SLICE_X41Y92         LUT5 (Prop_lut5_I2_O)        0.097     5.549 r  srx/state[1]_i_92/O
                         net (fo=2, routed)           0.278     5.826    srx/state[1]_i_92_n_0
    SLICE_X40Y92         LUT6 (Prop_lut6_I0_O)        0.097     5.923 r  srx/state[1]_i_96/O
                         net (fo=1, routed)           0.000     5.923    srx/state[1]_i_96_n_0
    SLICE_X40Y92         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.299     6.222 r  srx/state_reg[1]_i_55/CO[3]
                         net (fo=1, routed)           0.000     6.222    srx/state_reg[1]_i_55_n_0
    SLICE_X40Y93         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.230     6.452 r  srx/state_reg[1]_i_33/O[1]
                         net (fo=2, routed)           0.526     6.978    srx/packetrcv/p_1_in17_in[1]
    SLICE_X38Y92         LUT2 (Prop_lut2_I0_O)        0.225     7.203 r  srx/state[1]_i_36/O
                         net (fo=1, routed)           0.000     7.203    srx/state[1]_i_36_n_0
    SLICE_X38Y92         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.402     7.605 r  srx/state_reg[1]_i_12/CO[3]
                         net (fo=1, routed)           0.000     7.605    srx/state_reg[1]_i_12_n_0
    SLICE_X38Y93         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.180     7.785 r  srx/highestSNreceived_reg[31]_i_10/O[2]
                         net (fo=4, routed)           0.531     8.316    packetrcv/checksum2[6]
    SLICE_X43Y94         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.629     8.945 r  packetrcv/state_reg[1]_i_8/CO[3]
                         net (fo=1, routed)           0.000     8.945    packetrcv/state_reg[1]_i_8_n_0
    SLICE_X43Y95         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.234     9.179 r  packetrcv/state_reg[1]_i_10/O[3]
                         net (fo=1, routed)           0.599     9.778    packetrcv/state_reg[1]_i_10_n_4
    SLICE_X42Y95         LUT6 (Prop_lut6_I0_O)        0.234    10.012 r  packetrcv/state[1]_i_4/O
                         net (fo=3, routed)           0.644    10.656    s1/data_q_reg[271]_0
    SLICE_X42Y91         LUT6 (Prop_lut6_I0_O)        0.097    10.753 r  s1/highestSNreceived[31]_i_3/O
                         net (fo=1, routed)           0.188    10.941    s1/highestSNreceived[31]_i_3_n_0
    SLICE_X42Y91         LUT6 (Prop_lut6_I0_O)        0.097    11.038 r  s1/highestSNreceived[31]_i_2/O
                         net (fo=33, routed)          0.381    11.419    packetrcv/out_reg
    SLICE_X38Y91         LUT2 (Prop_lut2_I1_O)        0.097    11.516 r  packetrcv/highestSNreceived[31]_i_1/O
                         net (fo=32, routed)          0.590    12.107    packetrcv/highestSNreceived[31]_i_1_n_0
    SLICE_X38Y90         FDRE                                         r  packetrcv/highestSNreceived_reg[24]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out_65mhz_clk_wiz_0 rise edge)
                                                     15.385    15.385 r  
    E3                                                0.000    15.385 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    15.385    clock65/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.263    16.647 r  clock65/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.916    17.564    clock65/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.390    12.174 r  clock65/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.234    13.408    clock65/inst/clk_out_65mhz_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.072    13.480 r  clock65/inst/clkout1_buf/O
                         net (fo=2502, routed)        1.148    14.628    packetrcv/clk_out_65mhz
    SLICE_X38Y90         FDRE                                         r  packetrcv/highestSNreceived_reg[24]/C
                         clock pessimism              0.348    14.976    
                         clock uncertainty           -0.132    14.844    
    SLICE_X38Y90         FDRE (Setup_fdre_C_R)       -0.373    14.471    packetrcv/highestSNreceived_reg[24]
  -------------------------------------------------------------------
                         required time                         14.471    
                         arrival time                         -12.107    
  -------------------------------------------------------------------
                         slack                                  2.364    

Slack (MET) :             2.364ns  (required time - arrival time)
  Source:                 srx/data_q_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out_65mhz_clk_wiz_0  {rise@0.000ns fall@7.692ns period=15.385ns})
  Destination:            packetrcv/highestSNreceived_reg[25]/R
                            (rising edge-triggered cell FDRE clocked by clk_out_65mhz_clk_wiz_0  {rise@0.000ns fall@7.692ns period=15.385ns})
  Path Group:             clk_out_65mhz_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            15.385ns  (clk_out_65mhz_clk_wiz_0 rise@15.385ns - clk_out_65mhz_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        12.487ns  (logic 5.426ns (43.453%)  route 7.061ns (56.547%))
  Logic Levels:           23  (CARRY4=11 LUT2=2 LUT3=3 LUT4=2 LUT5=1 LUT6=4)
  Clock Path Skew:        -0.028ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.756ns = ( 14.628 - 15.385 ) 
    Source Clock Delay      (SCD):    -0.380ns
    Clock Pessimism Removal (CPR):    0.348ns
  Clock Uncertainty:      0.132ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.255ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out_65mhz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clock65/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.330     1.330 r  clock65/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.974     2.304    clock65/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.294    -2.990 r  clock65/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.297    -1.693    clock65/inst/clk_out_65mhz_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.076    -1.617 r  clock65/inst/clkout1_buf/O
                         net (fo=2502, routed)        1.237    -0.380    srx/clk_out_65mhz
    SLICE_X45Y78         FDRE                                         r  srx/data_q_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y78         FDRE (Prop_fdre_C_Q)         0.313    -0.067 r  srx/data_q_reg[2]/Q
                         net (fo=8, routed)           0.556     0.488    srx/data[2]
    SLICE_X44Y79         LUT3 (Prop_lut3_I2_O)        0.230     0.718 r  srx/state[1]_i_392/O
                         net (fo=2, routed)           0.507     1.225    srx/state[1]_i_392_n_0
    SLICE_X44Y79         LUT4 (Prop_lut4_I3_O)        0.240     1.465 r  srx/state[1]_i_395/O
                         net (fo=1, routed)           0.000     1.465    srx/state[1]_i_395_n_0
    SLICE_X44Y79         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.299     1.764 r  srx/state_reg[1]_i_365/CO[3]
                         net (fo=1, routed)           0.000     1.764    srx/state_reg[1]_i_365_n_0
    SLICE_X44Y80         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.181     1.945 r  srx/state_reg[1]_i_338/O[2]
                         net (fo=2, routed)           0.795     2.740    srx_n_204
    SLICE_X42Y81         LUT3 (Prop_lut3_I0_O)        0.233     2.973 r  state[1]_i_314/O
                         net (fo=2, routed)           0.476     3.449    state[1]_i_314_n_0
    SLICE_X42Y81         LUT4 (Prop_lut4_I3_O)        0.239     3.688 r  state[1]_i_318/O
                         net (fo=1, routed)           0.000     3.688    state[1]_i_318_n_0
    SLICE_X42Y81         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.284     3.972 r  state_reg[1]_i_210/CO[3]
                         net (fo=1, routed)           0.000     3.972    state_reg[1]_i_210_n_0
    SLICE_X42Y82         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.092     4.064 r  state_reg[1]_i_149/CO[3]
                         net (fo=1, routed)           0.000     4.064    state_reg[1]_i_149_n_0
    SLICE_X42Y83         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.180     4.244 r  state_reg[1]_i_100/O[2]
                         net (fo=3, routed)           0.584     4.828    srx/data_q_reg[30]_0[2]
    SLICE_X41Y92         LUT3 (Prop_lut3_I1_O)        0.217     5.045 r  srx/state[1]_i_146/O
                         net (fo=2, routed)           0.406     5.452    srx/state[1]_i_146_n_0
    SLICE_X41Y92         LUT5 (Prop_lut5_I2_O)        0.097     5.549 r  srx/state[1]_i_92/O
                         net (fo=2, routed)           0.278     5.826    srx/state[1]_i_92_n_0
    SLICE_X40Y92         LUT6 (Prop_lut6_I0_O)        0.097     5.923 r  srx/state[1]_i_96/O
                         net (fo=1, routed)           0.000     5.923    srx/state[1]_i_96_n_0
    SLICE_X40Y92         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.299     6.222 r  srx/state_reg[1]_i_55/CO[3]
                         net (fo=1, routed)           0.000     6.222    srx/state_reg[1]_i_55_n_0
    SLICE_X40Y93         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.230     6.452 r  srx/state_reg[1]_i_33/O[1]
                         net (fo=2, routed)           0.526     6.978    srx/packetrcv/p_1_in17_in[1]
    SLICE_X38Y92         LUT2 (Prop_lut2_I0_O)        0.225     7.203 r  srx/state[1]_i_36/O
                         net (fo=1, routed)           0.000     7.203    srx/state[1]_i_36_n_0
    SLICE_X38Y92         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.402     7.605 r  srx/state_reg[1]_i_12/CO[3]
                         net (fo=1, routed)           0.000     7.605    srx/state_reg[1]_i_12_n_0
    SLICE_X38Y93         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.180     7.785 r  srx/highestSNreceived_reg[31]_i_10/O[2]
                         net (fo=4, routed)           0.531     8.316    packetrcv/checksum2[6]
    SLICE_X43Y94         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.629     8.945 r  packetrcv/state_reg[1]_i_8/CO[3]
                         net (fo=1, routed)           0.000     8.945    packetrcv/state_reg[1]_i_8_n_0
    SLICE_X43Y95         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.234     9.179 r  packetrcv/state_reg[1]_i_10/O[3]
                         net (fo=1, routed)           0.599     9.778    packetrcv/state_reg[1]_i_10_n_4
    SLICE_X42Y95         LUT6 (Prop_lut6_I0_O)        0.234    10.012 r  packetrcv/state[1]_i_4/O
                         net (fo=3, routed)           0.644    10.656    s1/data_q_reg[271]_0
    SLICE_X42Y91         LUT6 (Prop_lut6_I0_O)        0.097    10.753 r  s1/highestSNreceived[31]_i_3/O
                         net (fo=1, routed)           0.188    10.941    s1/highestSNreceived[31]_i_3_n_0
    SLICE_X42Y91         LUT6 (Prop_lut6_I0_O)        0.097    11.038 r  s1/highestSNreceived[31]_i_2/O
                         net (fo=33, routed)          0.381    11.419    packetrcv/out_reg
    SLICE_X38Y91         LUT2 (Prop_lut2_I1_O)        0.097    11.516 r  packetrcv/highestSNreceived[31]_i_1/O
                         net (fo=32, routed)          0.590    12.107    packetrcv/highestSNreceived[31]_i_1_n_0
    SLICE_X38Y90         FDRE                                         r  packetrcv/highestSNreceived_reg[25]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out_65mhz_clk_wiz_0 rise edge)
                                                     15.385    15.385 r  
    E3                                                0.000    15.385 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    15.385    clock65/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.263    16.647 r  clock65/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.916    17.564    clock65/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.390    12.174 r  clock65/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.234    13.408    clock65/inst/clk_out_65mhz_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.072    13.480 r  clock65/inst/clkout1_buf/O
                         net (fo=2502, routed)        1.148    14.628    packetrcv/clk_out_65mhz
    SLICE_X38Y90         FDRE                                         r  packetrcv/highestSNreceived_reg[25]/C
                         clock pessimism              0.348    14.976    
                         clock uncertainty           -0.132    14.844    
    SLICE_X38Y90         FDRE (Setup_fdre_C_R)       -0.373    14.471    packetrcv/highestSNreceived_reg[25]
  -------------------------------------------------------------------
                         required time                         14.471    
                         arrival time                         -12.107    
  -------------------------------------------------------------------
                         slack                                  2.364    

Slack (MET) :             2.364ns  (required time - arrival time)
  Source:                 srx/data_q_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out_65mhz_clk_wiz_0  {rise@0.000ns fall@7.692ns period=15.385ns})
  Destination:            packetrcv/highestSNreceived_reg[27]/R
                            (rising edge-triggered cell FDRE clocked by clk_out_65mhz_clk_wiz_0  {rise@0.000ns fall@7.692ns period=15.385ns})
  Path Group:             clk_out_65mhz_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            15.385ns  (clk_out_65mhz_clk_wiz_0 rise@15.385ns - clk_out_65mhz_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        12.487ns  (logic 5.426ns (43.453%)  route 7.061ns (56.547%))
  Logic Levels:           23  (CARRY4=11 LUT2=2 LUT3=3 LUT4=2 LUT5=1 LUT6=4)
  Clock Path Skew:        -0.028ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.756ns = ( 14.628 - 15.385 ) 
    Source Clock Delay      (SCD):    -0.380ns
    Clock Pessimism Removal (CPR):    0.348ns
  Clock Uncertainty:      0.132ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.255ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out_65mhz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clock65/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.330     1.330 r  clock65/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.974     2.304    clock65/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.294    -2.990 r  clock65/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.297    -1.693    clock65/inst/clk_out_65mhz_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.076    -1.617 r  clock65/inst/clkout1_buf/O
                         net (fo=2502, routed)        1.237    -0.380    srx/clk_out_65mhz
    SLICE_X45Y78         FDRE                                         r  srx/data_q_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y78         FDRE (Prop_fdre_C_Q)         0.313    -0.067 r  srx/data_q_reg[2]/Q
                         net (fo=8, routed)           0.556     0.488    srx/data[2]
    SLICE_X44Y79         LUT3 (Prop_lut3_I2_O)        0.230     0.718 r  srx/state[1]_i_392/O
                         net (fo=2, routed)           0.507     1.225    srx/state[1]_i_392_n_0
    SLICE_X44Y79         LUT4 (Prop_lut4_I3_O)        0.240     1.465 r  srx/state[1]_i_395/O
                         net (fo=1, routed)           0.000     1.465    srx/state[1]_i_395_n_0
    SLICE_X44Y79         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.299     1.764 r  srx/state_reg[1]_i_365/CO[3]
                         net (fo=1, routed)           0.000     1.764    srx/state_reg[1]_i_365_n_0
    SLICE_X44Y80         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.181     1.945 r  srx/state_reg[1]_i_338/O[2]
                         net (fo=2, routed)           0.795     2.740    srx_n_204
    SLICE_X42Y81         LUT3 (Prop_lut3_I0_O)        0.233     2.973 r  state[1]_i_314/O
                         net (fo=2, routed)           0.476     3.449    state[1]_i_314_n_0
    SLICE_X42Y81         LUT4 (Prop_lut4_I3_O)        0.239     3.688 r  state[1]_i_318/O
                         net (fo=1, routed)           0.000     3.688    state[1]_i_318_n_0
    SLICE_X42Y81         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.284     3.972 r  state_reg[1]_i_210/CO[3]
                         net (fo=1, routed)           0.000     3.972    state_reg[1]_i_210_n_0
    SLICE_X42Y82         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.092     4.064 r  state_reg[1]_i_149/CO[3]
                         net (fo=1, routed)           0.000     4.064    state_reg[1]_i_149_n_0
    SLICE_X42Y83         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.180     4.244 r  state_reg[1]_i_100/O[2]
                         net (fo=3, routed)           0.584     4.828    srx/data_q_reg[30]_0[2]
    SLICE_X41Y92         LUT3 (Prop_lut3_I1_O)        0.217     5.045 r  srx/state[1]_i_146/O
                         net (fo=2, routed)           0.406     5.452    srx/state[1]_i_146_n_0
    SLICE_X41Y92         LUT5 (Prop_lut5_I2_O)        0.097     5.549 r  srx/state[1]_i_92/O
                         net (fo=2, routed)           0.278     5.826    srx/state[1]_i_92_n_0
    SLICE_X40Y92         LUT6 (Prop_lut6_I0_O)        0.097     5.923 r  srx/state[1]_i_96/O
                         net (fo=1, routed)           0.000     5.923    srx/state[1]_i_96_n_0
    SLICE_X40Y92         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.299     6.222 r  srx/state_reg[1]_i_55/CO[3]
                         net (fo=1, routed)           0.000     6.222    srx/state_reg[1]_i_55_n_0
    SLICE_X40Y93         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.230     6.452 r  srx/state_reg[1]_i_33/O[1]
                         net (fo=2, routed)           0.526     6.978    srx/packetrcv/p_1_in17_in[1]
    SLICE_X38Y92         LUT2 (Prop_lut2_I0_O)        0.225     7.203 r  srx/state[1]_i_36/O
                         net (fo=1, routed)           0.000     7.203    srx/state[1]_i_36_n_0
    SLICE_X38Y92         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.402     7.605 r  srx/state_reg[1]_i_12/CO[3]
                         net (fo=1, routed)           0.000     7.605    srx/state_reg[1]_i_12_n_0
    SLICE_X38Y93         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.180     7.785 r  srx/highestSNreceived_reg[31]_i_10/O[2]
                         net (fo=4, routed)           0.531     8.316    packetrcv/checksum2[6]
    SLICE_X43Y94         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.629     8.945 r  packetrcv/state_reg[1]_i_8/CO[3]
                         net (fo=1, routed)           0.000     8.945    packetrcv/state_reg[1]_i_8_n_0
    SLICE_X43Y95         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.234     9.179 r  packetrcv/state_reg[1]_i_10/O[3]
                         net (fo=1, routed)           0.599     9.778    packetrcv/state_reg[1]_i_10_n_4
    SLICE_X42Y95         LUT6 (Prop_lut6_I0_O)        0.234    10.012 r  packetrcv/state[1]_i_4/O
                         net (fo=3, routed)           0.644    10.656    s1/data_q_reg[271]_0
    SLICE_X42Y91         LUT6 (Prop_lut6_I0_O)        0.097    10.753 r  s1/highestSNreceived[31]_i_3/O
                         net (fo=1, routed)           0.188    10.941    s1/highestSNreceived[31]_i_3_n_0
    SLICE_X42Y91         LUT6 (Prop_lut6_I0_O)        0.097    11.038 r  s1/highestSNreceived[31]_i_2/O
                         net (fo=33, routed)          0.381    11.419    packetrcv/out_reg
    SLICE_X38Y91         LUT2 (Prop_lut2_I1_O)        0.097    11.516 r  packetrcv/highestSNreceived[31]_i_1/O
                         net (fo=32, routed)          0.590    12.107    packetrcv/highestSNreceived[31]_i_1_n_0
    SLICE_X38Y90         FDRE                                         r  packetrcv/highestSNreceived_reg[27]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out_65mhz_clk_wiz_0 rise edge)
                                                     15.385    15.385 r  
    E3                                                0.000    15.385 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    15.385    clock65/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.263    16.647 r  clock65/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.916    17.564    clock65/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.390    12.174 r  clock65/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.234    13.408    clock65/inst/clk_out_65mhz_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.072    13.480 r  clock65/inst/clkout1_buf/O
                         net (fo=2502, routed)        1.148    14.628    packetrcv/clk_out_65mhz
    SLICE_X38Y90         FDRE                                         r  packetrcv/highestSNreceived_reg[27]/C
                         clock pessimism              0.348    14.976    
                         clock uncertainty           -0.132    14.844    
    SLICE_X38Y90         FDRE (Setup_fdre_C_R)       -0.373    14.471    packetrcv/highestSNreceived_reg[27]
  -------------------------------------------------------------------
                         required time                         14.471    
                         arrival time                         -12.107    
  -------------------------------------------------------------------
                         slack                                  2.364    

Slack (MET) :             2.379ns  (required time - arrival time)
  Source:                 srx/data_q_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out_65mhz_clk_wiz_0  {rise@0.000ns fall@7.692ns period=15.385ns})
  Destination:            packetrcv/highestSNreceived_reg[10]/R
                            (rising edge-triggered cell FDRE clocked by clk_out_65mhz_clk_wiz_0  {rise@0.000ns fall@7.692ns period=15.385ns})
  Path Group:             clk_out_65mhz_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            15.385ns  (clk_out_65mhz_clk_wiz_0 rise@15.385ns - clk_out_65mhz_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        12.531ns  (logic 5.426ns (43.301%)  route 7.105ns (56.699%))
  Logic Levels:           23  (CARRY4=11 LUT2=2 LUT3=3 LUT4=2 LUT5=1 LUT6=4)
  Clock Path Skew:        -0.028ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.756ns = ( 14.628 - 15.385 ) 
    Source Clock Delay      (SCD):    -0.380ns
    Clock Pessimism Removal (CPR):    0.348ns
  Clock Uncertainty:      0.132ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.255ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out_65mhz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clock65/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.330     1.330 r  clock65/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.974     2.304    clock65/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.294    -2.990 r  clock65/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.297    -1.693    clock65/inst/clk_out_65mhz_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.076    -1.617 r  clock65/inst/clkout1_buf/O
                         net (fo=2502, routed)        1.237    -0.380    srx/clk_out_65mhz
    SLICE_X45Y78         FDRE                                         r  srx/data_q_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y78         FDRE (Prop_fdre_C_Q)         0.313    -0.067 r  srx/data_q_reg[2]/Q
                         net (fo=8, routed)           0.556     0.488    srx/data[2]
    SLICE_X44Y79         LUT3 (Prop_lut3_I2_O)        0.230     0.718 r  srx/state[1]_i_392/O
                         net (fo=2, routed)           0.507     1.225    srx/state[1]_i_392_n_0
    SLICE_X44Y79         LUT4 (Prop_lut4_I3_O)        0.240     1.465 r  srx/state[1]_i_395/O
                         net (fo=1, routed)           0.000     1.465    srx/state[1]_i_395_n_0
    SLICE_X44Y79         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.299     1.764 r  srx/state_reg[1]_i_365/CO[3]
                         net (fo=1, routed)           0.000     1.764    srx/state_reg[1]_i_365_n_0
    SLICE_X44Y80         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.181     1.945 r  srx/state_reg[1]_i_338/O[2]
                         net (fo=2, routed)           0.795     2.740    srx_n_204
    SLICE_X42Y81         LUT3 (Prop_lut3_I0_O)        0.233     2.973 r  state[1]_i_314/O
                         net (fo=2, routed)           0.476     3.449    state[1]_i_314_n_0
    SLICE_X42Y81         LUT4 (Prop_lut4_I3_O)        0.239     3.688 r  state[1]_i_318/O
                         net (fo=1, routed)           0.000     3.688    state[1]_i_318_n_0
    SLICE_X42Y81         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.284     3.972 r  state_reg[1]_i_210/CO[3]
                         net (fo=1, routed)           0.000     3.972    state_reg[1]_i_210_n_0
    SLICE_X42Y82         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.092     4.064 r  state_reg[1]_i_149/CO[3]
                         net (fo=1, routed)           0.000     4.064    state_reg[1]_i_149_n_0
    SLICE_X42Y83         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.180     4.244 r  state_reg[1]_i_100/O[2]
                         net (fo=3, routed)           0.584     4.828    srx/data_q_reg[30]_0[2]
    SLICE_X41Y92         LUT3 (Prop_lut3_I1_O)        0.217     5.045 r  srx/state[1]_i_146/O
                         net (fo=2, routed)           0.406     5.452    srx/state[1]_i_146_n_0
    SLICE_X41Y92         LUT5 (Prop_lut5_I2_O)        0.097     5.549 r  srx/state[1]_i_92/O
                         net (fo=2, routed)           0.278     5.826    srx/state[1]_i_92_n_0
    SLICE_X40Y92         LUT6 (Prop_lut6_I0_O)        0.097     5.923 r  srx/state[1]_i_96/O
                         net (fo=1, routed)           0.000     5.923    srx/state[1]_i_96_n_0
    SLICE_X40Y92         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.299     6.222 r  srx/state_reg[1]_i_55/CO[3]
                         net (fo=1, routed)           0.000     6.222    srx/state_reg[1]_i_55_n_0
    SLICE_X40Y93         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.230     6.452 r  srx/state_reg[1]_i_33/O[1]
                         net (fo=2, routed)           0.526     6.978    srx/packetrcv/p_1_in17_in[1]
    SLICE_X38Y92         LUT2 (Prop_lut2_I0_O)        0.225     7.203 r  srx/state[1]_i_36/O
                         net (fo=1, routed)           0.000     7.203    srx/state[1]_i_36_n_0
    SLICE_X38Y92         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.402     7.605 r  srx/state_reg[1]_i_12/CO[3]
                         net (fo=1, routed)           0.000     7.605    srx/state_reg[1]_i_12_n_0
    SLICE_X38Y93         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.180     7.785 r  srx/highestSNreceived_reg[31]_i_10/O[2]
                         net (fo=4, routed)           0.531     8.316    packetrcv/checksum2[6]
    SLICE_X43Y94         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.629     8.945 r  packetrcv/state_reg[1]_i_8/CO[3]
                         net (fo=1, routed)           0.000     8.945    packetrcv/state_reg[1]_i_8_n_0
    SLICE_X43Y95         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.234     9.179 r  packetrcv/state_reg[1]_i_10/O[3]
                         net (fo=1, routed)           0.599     9.778    packetrcv/state_reg[1]_i_10_n_4
    SLICE_X42Y95         LUT6 (Prop_lut6_I0_O)        0.234    10.012 r  packetrcv/state[1]_i_4/O
                         net (fo=3, routed)           0.644    10.656    s1/data_q_reg[271]_0
    SLICE_X42Y91         LUT6 (Prop_lut6_I0_O)        0.097    10.753 r  s1/highestSNreceived[31]_i_3/O
                         net (fo=1, routed)           0.188    10.941    s1/highestSNreceived[31]_i_3_n_0
    SLICE_X42Y91         LUT6 (Prop_lut6_I0_O)        0.097    11.038 r  s1/highestSNreceived[31]_i_2/O
                         net (fo=33, routed)          0.381    11.419    packetrcv/out_reg
    SLICE_X38Y91         LUT2 (Prop_lut2_I1_O)        0.097    11.516 r  packetrcv/highestSNreceived[31]_i_1/O
                         net (fo=32, routed)          0.634    12.150    packetrcv/highestSNreceived[31]_i_1_n_0
    SLICE_X35Y88         FDRE                                         r  packetrcv/highestSNreceived_reg[10]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out_65mhz_clk_wiz_0 rise edge)
                                                     15.385    15.385 r  
    E3                                                0.000    15.385 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    15.385    clock65/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.263    16.647 r  clock65/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.916    17.564    clock65/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.390    12.174 r  clock65/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.234    13.408    clock65/inst/clk_out_65mhz_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.072    13.480 r  clock65/inst/clkout1_buf/O
                         net (fo=2502, routed)        1.148    14.628    packetrcv/clk_out_65mhz
    SLICE_X35Y88         FDRE                                         r  packetrcv/highestSNreceived_reg[10]/C
                         clock pessimism              0.348    14.976    
                         clock uncertainty           -0.132    14.844    
    SLICE_X35Y88         FDRE (Setup_fdre_C_R)       -0.314    14.530    packetrcv/highestSNreceived_reg[10]
  -------------------------------------------------------------------
                         required time                         14.530    
                         arrival time                         -12.150    
  -------------------------------------------------------------------
                         slack                                  2.379    

Slack (MET) :             2.379ns  (required time - arrival time)
  Source:                 srx/data_q_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out_65mhz_clk_wiz_0  {rise@0.000ns fall@7.692ns period=15.385ns})
  Destination:            packetrcv/highestSNreceived_reg[12]/R
                            (rising edge-triggered cell FDRE clocked by clk_out_65mhz_clk_wiz_0  {rise@0.000ns fall@7.692ns period=15.385ns})
  Path Group:             clk_out_65mhz_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            15.385ns  (clk_out_65mhz_clk_wiz_0 rise@15.385ns - clk_out_65mhz_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        12.531ns  (logic 5.426ns (43.301%)  route 7.105ns (56.699%))
  Logic Levels:           23  (CARRY4=11 LUT2=2 LUT3=3 LUT4=2 LUT5=1 LUT6=4)
  Clock Path Skew:        -0.028ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.756ns = ( 14.628 - 15.385 ) 
    Source Clock Delay      (SCD):    -0.380ns
    Clock Pessimism Removal (CPR):    0.348ns
  Clock Uncertainty:      0.132ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.255ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out_65mhz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clock65/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.330     1.330 r  clock65/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.974     2.304    clock65/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.294    -2.990 r  clock65/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.297    -1.693    clock65/inst/clk_out_65mhz_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.076    -1.617 r  clock65/inst/clkout1_buf/O
                         net (fo=2502, routed)        1.237    -0.380    srx/clk_out_65mhz
    SLICE_X45Y78         FDRE                                         r  srx/data_q_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y78         FDRE (Prop_fdre_C_Q)         0.313    -0.067 r  srx/data_q_reg[2]/Q
                         net (fo=8, routed)           0.556     0.488    srx/data[2]
    SLICE_X44Y79         LUT3 (Prop_lut3_I2_O)        0.230     0.718 r  srx/state[1]_i_392/O
                         net (fo=2, routed)           0.507     1.225    srx/state[1]_i_392_n_0
    SLICE_X44Y79         LUT4 (Prop_lut4_I3_O)        0.240     1.465 r  srx/state[1]_i_395/O
                         net (fo=1, routed)           0.000     1.465    srx/state[1]_i_395_n_0
    SLICE_X44Y79         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.299     1.764 r  srx/state_reg[1]_i_365/CO[3]
                         net (fo=1, routed)           0.000     1.764    srx/state_reg[1]_i_365_n_0
    SLICE_X44Y80         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.181     1.945 r  srx/state_reg[1]_i_338/O[2]
                         net (fo=2, routed)           0.795     2.740    srx_n_204
    SLICE_X42Y81         LUT3 (Prop_lut3_I0_O)        0.233     2.973 r  state[1]_i_314/O
                         net (fo=2, routed)           0.476     3.449    state[1]_i_314_n_0
    SLICE_X42Y81         LUT4 (Prop_lut4_I3_O)        0.239     3.688 r  state[1]_i_318/O
                         net (fo=1, routed)           0.000     3.688    state[1]_i_318_n_0
    SLICE_X42Y81         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.284     3.972 r  state_reg[1]_i_210/CO[3]
                         net (fo=1, routed)           0.000     3.972    state_reg[1]_i_210_n_0
    SLICE_X42Y82         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.092     4.064 r  state_reg[1]_i_149/CO[3]
                         net (fo=1, routed)           0.000     4.064    state_reg[1]_i_149_n_0
    SLICE_X42Y83         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.180     4.244 r  state_reg[1]_i_100/O[2]
                         net (fo=3, routed)           0.584     4.828    srx/data_q_reg[30]_0[2]
    SLICE_X41Y92         LUT3 (Prop_lut3_I1_O)        0.217     5.045 r  srx/state[1]_i_146/O
                         net (fo=2, routed)           0.406     5.452    srx/state[1]_i_146_n_0
    SLICE_X41Y92         LUT5 (Prop_lut5_I2_O)        0.097     5.549 r  srx/state[1]_i_92/O
                         net (fo=2, routed)           0.278     5.826    srx/state[1]_i_92_n_0
    SLICE_X40Y92         LUT6 (Prop_lut6_I0_O)        0.097     5.923 r  srx/state[1]_i_96/O
                         net (fo=1, routed)           0.000     5.923    srx/state[1]_i_96_n_0
    SLICE_X40Y92         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.299     6.222 r  srx/state_reg[1]_i_55/CO[3]
                         net (fo=1, routed)           0.000     6.222    srx/state_reg[1]_i_55_n_0
    SLICE_X40Y93         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.230     6.452 r  srx/state_reg[1]_i_33/O[1]
                         net (fo=2, routed)           0.526     6.978    srx/packetrcv/p_1_in17_in[1]
    SLICE_X38Y92         LUT2 (Prop_lut2_I0_O)        0.225     7.203 r  srx/state[1]_i_36/O
                         net (fo=1, routed)           0.000     7.203    srx/state[1]_i_36_n_0
    SLICE_X38Y92         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.402     7.605 r  srx/state_reg[1]_i_12/CO[3]
                         net (fo=1, routed)           0.000     7.605    srx/state_reg[1]_i_12_n_0
    SLICE_X38Y93         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.180     7.785 r  srx/highestSNreceived_reg[31]_i_10/O[2]
                         net (fo=4, routed)           0.531     8.316    packetrcv/checksum2[6]
    SLICE_X43Y94         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.629     8.945 r  packetrcv/state_reg[1]_i_8/CO[3]
                         net (fo=1, routed)           0.000     8.945    packetrcv/state_reg[1]_i_8_n_0
    SLICE_X43Y95         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.234     9.179 r  packetrcv/state_reg[1]_i_10/O[3]
                         net (fo=1, routed)           0.599     9.778    packetrcv/state_reg[1]_i_10_n_4
    SLICE_X42Y95         LUT6 (Prop_lut6_I0_O)        0.234    10.012 r  packetrcv/state[1]_i_4/O
                         net (fo=3, routed)           0.644    10.656    s1/data_q_reg[271]_0
    SLICE_X42Y91         LUT6 (Prop_lut6_I0_O)        0.097    10.753 r  s1/highestSNreceived[31]_i_3/O
                         net (fo=1, routed)           0.188    10.941    s1/highestSNreceived[31]_i_3_n_0
    SLICE_X42Y91         LUT6 (Prop_lut6_I0_O)        0.097    11.038 r  s1/highestSNreceived[31]_i_2/O
                         net (fo=33, routed)          0.381    11.419    packetrcv/out_reg
    SLICE_X38Y91         LUT2 (Prop_lut2_I1_O)        0.097    11.516 r  packetrcv/highestSNreceived[31]_i_1/O
                         net (fo=32, routed)          0.634    12.150    packetrcv/highestSNreceived[31]_i_1_n_0
    SLICE_X35Y88         FDRE                                         r  packetrcv/highestSNreceived_reg[12]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out_65mhz_clk_wiz_0 rise edge)
                                                     15.385    15.385 r  
    E3                                                0.000    15.385 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    15.385    clock65/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.263    16.647 r  clock65/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.916    17.564    clock65/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.390    12.174 r  clock65/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.234    13.408    clock65/inst/clk_out_65mhz_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.072    13.480 r  clock65/inst/clkout1_buf/O
                         net (fo=2502, routed)        1.148    14.628    packetrcv/clk_out_65mhz
    SLICE_X35Y88         FDRE                                         r  packetrcv/highestSNreceived_reg[12]/C
                         clock pessimism              0.348    14.976    
                         clock uncertainty           -0.132    14.844    
    SLICE_X35Y88         FDRE (Setup_fdre_C_R)       -0.314    14.530    packetrcv/highestSNreceived_reg[12]
  -------------------------------------------------------------------
                         required time                         14.530    
                         arrival time                         -12.150    
  -------------------------------------------------------------------
                         slack                                  2.379    

Slack (MET) :             2.379ns  (required time - arrival time)
  Source:                 srx/data_q_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out_65mhz_clk_wiz_0  {rise@0.000ns fall@7.692ns period=15.385ns})
  Destination:            packetrcv/highestSNreceived_reg[9]/R
                            (rising edge-triggered cell FDRE clocked by clk_out_65mhz_clk_wiz_0  {rise@0.000ns fall@7.692ns period=15.385ns})
  Path Group:             clk_out_65mhz_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            15.385ns  (clk_out_65mhz_clk_wiz_0 rise@15.385ns - clk_out_65mhz_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        12.531ns  (logic 5.426ns (43.301%)  route 7.105ns (56.699%))
  Logic Levels:           23  (CARRY4=11 LUT2=2 LUT3=3 LUT4=2 LUT5=1 LUT6=4)
  Clock Path Skew:        -0.028ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.756ns = ( 14.628 - 15.385 ) 
    Source Clock Delay      (SCD):    -0.380ns
    Clock Pessimism Removal (CPR):    0.348ns
  Clock Uncertainty:      0.132ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.255ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out_65mhz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clock65/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.330     1.330 r  clock65/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.974     2.304    clock65/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.294    -2.990 r  clock65/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.297    -1.693    clock65/inst/clk_out_65mhz_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.076    -1.617 r  clock65/inst/clkout1_buf/O
                         net (fo=2502, routed)        1.237    -0.380    srx/clk_out_65mhz
    SLICE_X45Y78         FDRE                                         r  srx/data_q_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y78         FDRE (Prop_fdre_C_Q)         0.313    -0.067 r  srx/data_q_reg[2]/Q
                         net (fo=8, routed)           0.556     0.488    srx/data[2]
    SLICE_X44Y79         LUT3 (Prop_lut3_I2_O)        0.230     0.718 r  srx/state[1]_i_392/O
                         net (fo=2, routed)           0.507     1.225    srx/state[1]_i_392_n_0
    SLICE_X44Y79         LUT4 (Prop_lut4_I3_O)        0.240     1.465 r  srx/state[1]_i_395/O
                         net (fo=1, routed)           0.000     1.465    srx/state[1]_i_395_n_0
    SLICE_X44Y79         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.299     1.764 r  srx/state_reg[1]_i_365/CO[3]
                         net (fo=1, routed)           0.000     1.764    srx/state_reg[1]_i_365_n_0
    SLICE_X44Y80         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.181     1.945 r  srx/state_reg[1]_i_338/O[2]
                         net (fo=2, routed)           0.795     2.740    srx_n_204
    SLICE_X42Y81         LUT3 (Prop_lut3_I0_O)        0.233     2.973 r  state[1]_i_314/O
                         net (fo=2, routed)           0.476     3.449    state[1]_i_314_n_0
    SLICE_X42Y81         LUT4 (Prop_lut4_I3_O)        0.239     3.688 r  state[1]_i_318/O
                         net (fo=1, routed)           0.000     3.688    state[1]_i_318_n_0
    SLICE_X42Y81         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.284     3.972 r  state_reg[1]_i_210/CO[3]
                         net (fo=1, routed)           0.000     3.972    state_reg[1]_i_210_n_0
    SLICE_X42Y82         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.092     4.064 r  state_reg[1]_i_149/CO[3]
                         net (fo=1, routed)           0.000     4.064    state_reg[1]_i_149_n_0
    SLICE_X42Y83         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.180     4.244 r  state_reg[1]_i_100/O[2]
                         net (fo=3, routed)           0.584     4.828    srx/data_q_reg[30]_0[2]
    SLICE_X41Y92         LUT3 (Prop_lut3_I1_O)        0.217     5.045 r  srx/state[1]_i_146/O
                         net (fo=2, routed)           0.406     5.452    srx/state[1]_i_146_n_0
    SLICE_X41Y92         LUT5 (Prop_lut5_I2_O)        0.097     5.549 r  srx/state[1]_i_92/O
                         net (fo=2, routed)           0.278     5.826    srx/state[1]_i_92_n_0
    SLICE_X40Y92         LUT6 (Prop_lut6_I0_O)        0.097     5.923 r  srx/state[1]_i_96/O
                         net (fo=1, routed)           0.000     5.923    srx/state[1]_i_96_n_0
    SLICE_X40Y92         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.299     6.222 r  srx/state_reg[1]_i_55/CO[3]
                         net (fo=1, routed)           0.000     6.222    srx/state_reg[1]_i_55_n_0
    SLICE_X40Y93         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.230     6.452 r  srx/state_reg[1]_i_33/O[1]
                         net (fo=2, routed)           0.526     6.978    srx/packetrcv/p_1_in17_in[1]
    SLICE_X38Y92         LUT2 (Prop_lut2_I0_O)        0.225     7.203 r  srx/state[1]_i_36/O
                         net (fo=1, routed)           0.000     7.203    srx/state[1]_i_36_n_0
    SLICE_X38Y92         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.402     7.605 r  srx/state_reg[1]_i_12/CO[3]
                         net (fo=1, routed)           0.000     7.605    srx/state_reg[1]_i_12_n_0
    SLICE_X38Y93         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.180     7.785 r  srx/highestSNreceived_reg[31]_i_10/O[2]
                         net (fo=4, routed)           0.531     8.316    packetrcv/checksum2[6]
    SLICE_X43Y94         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.629     8.945 r  packetrcv/state_reg[1]_i_8/CO[3]
                         net (fo=1, routed)           0.000     8.945    packetrcv/state_reg[1]_i_8_n_0
    SLICE_X43Y95         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.234     9.179 r  packetrcv/state_reg[1]_i_10/O[3]
                         net (fo=1, routed)           0.599     9.778    packetrcv/state_reg[1]_i_10_n_4
    SLICE_X42Y95         LUT6 (Prop_lut6_I0_O)        0.234    10.012 r  packetrcv/state[1]_i_4/O
                         net (fo=3, routed)           0.644    10.656    s1/data_q_reg[271]_0
    SLICE_X42Y91         LUT6 (Prop_lut6_I0_O)        0.097    10.753 r  s1/highestSNreceived[31]_i_3/O
                         net (fo=1, routed)           0.188    10.941    s1/highestSNreceived[31]_i_3_n_0
    SLICE_X42Y91         LUT6 (Prop_lut6_I0_O)        0.097    11.038 r  s1/highestSNreceived[31]_i_2/O
                         net (fo=33, routed)          0.381    11.419    packetrcv/out_reg
    SLICE_X38Y91         LUT2 (Prop_lut2_I1_O)        0.097    11.516 r  packetrcv/highestSNreceived[31]_i_1/O
                         net (fo=32, routed)          0.634    12.150    packetrcv/highestSNreceived[31]_i_1_n_0
    SLICE_X35Y88         FDRE                                         r  packetrcv/highestSNreceived_reg[9]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out_65mhz_clk_wiz_0 rise edge)
                                                     15.385    15.385 r  
    E3                                                0.000    15.385 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    15.385    clock65/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.263    16.647 r  clock65/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.916    17.564    clock65/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.390    12.174 r  clock65/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.234    13.408    clock65/inst/clk_out_65mhz_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.072    13.480 r  clock65/inst/clkout1_buf/O
                         net (fo=2502, routed)        1.148    14.628    packetrcv/clk_out_65mhz
    SLICE_X35Y88         FDRE                                         r  packetrcv/highestSNreceived_reg[9]/C
                         clock pessimism              0.348    14.976    
                         clock uncertainty           -0.132    14.844    
    SLICE_X35Y88         FDRE (Setup_fdre_C_R)       -0.314    14.530    packetrcv/highestSNreceived_reg[9]
  -------------------------------------------------------------------
                         required time                         14.530    
                         arrival time                         -12.150    
  -------------------------------------------------------------------
                         slack                                  2.379    

Slack (MET) :             2.410ns  (required time - arrival time)
  Source:                 srx/data_q_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out_65mhz_clk_wiz_0  {rise@0.000ns fall@7.692ns period=15.385ns})
  Destination:            packetrcv/highestSNreceived_reg[0]/R
                            (rising edge-triggered cell FDRE clocked by clk_out_65mhz_clk_wiz_0  {rise@0.000ns fall@7.692ns period=15.385ns})
  Path Group:             clk_out_65mhz_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            15.385ns  (clk_out_65mhz_clk_wiz_0 rise@15.385ns - clk_out_65mhz_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        12.500ns  (logic 5.426ns (43.408%)  route 7.074ns (56.592%))
  Logic Levels:           23  (CARRY4=11 LUT2=2 LUT3=3 LUT4=2 LUT5=1 LUT6=4)
  Clock Path Skew:        -0.028ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.756ns = ( 14.628 - 15.385 ) 
    Source Clock Delay      (SCD):    -0.380ns
    Clock Pessimism Removal (CPR):    0.348ns
  Clock Uncertainty:      0.132ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.255ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out_65mhz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clock65/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.330     1.330 r  clock65/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.974     2.304    clock65/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.294    -2.990 r  clock65/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.297    -1.693    clock65/inst/clk_out_65mhz_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.076    -1.617 r  clock65/inst/clkout1_buf/O
                         net (fo=2502, routed)        1.237    -0.380    srx/clk_out_65mhz
    SLICE_X45Y78         FDRE                                         r  srx/data_q_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y78         FDRE (Prop_fdre_C_Q)         0.313    -0.067 r  srx/data_q_reg[2]/Q
                         net (fo=8, routed)           0.556     0.488    srx/data[2]
    SLICE_X44Y79         LUT3 (Prop_lut3_I2_O)        0.230     0.718 r  srx/state[1]_i_392/O
                         net (fo=2, routed)           0.507     1.225    srx/state[1]_i_392_n_0
    SLICE_X44Y79         LUT4 (Prop_lut4_I3_O)        0.240     1.465 r  srx/state[1]_i_395/O
                         net (fo=1, routed)           0.000     1.465    srx/state[1]_i_395_n_0
    SLICE_X44Y79         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.299     1.764 r  srx/state_reg[1]_i_365/CO[3]
                         net (fo=1, routed)           0.000     1.764    srx/state_reg[1]_i_365_n_0
    SLICE_X44Y80         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.181     1.945 r  srx/state_reg[1]_i_338/O[2]
                         net (fo=2, routed)           0.795     2.740    srx_n_204
    SLICE_X42Y81         LUT3 (Prop_lut3_I0_O)        0.233     2.973 r  state[1]_i_314/O
                         net (fo=2, routed)           0.476     3.449    state[1]_i_314_n_0
    SLICE_X42Y81         LUT4 (Prop_lut4_I3_O)        0.239     3.688 r  state[1]_i_318/O
                         net (fo=1, routed)           0.000     3.688    state[1]_i_318_n_0
    SLICE_X42Y81         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.284     3.972 r  state_reg[1]_i_210/CO[3]
                         net (fo=1, routed)           0.000     3.972    state_reg[1]_i_210_n_0
    SLICE_X42Y82         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.092     4.064 r  state_reg[1]_i_149/CO[3]
                         net (fo=1, routed)           0.000     4.064    state_reg[1]_i_149_n_0
    SLICE_X42Y83         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.180     4.244 r  state_reg[1]_i_100/O[2]
                         net (fo=3, routed)           0.584     4.828    srx/data_q_reg[30]_0[2]
    SLICE_X41Y92         LUT3 (Prop_lut3_I1_O)        0.217     5.045 r  srx/state[1]_i_146/O
                         net (fo=2, routed)           0.406     5.452    srx/state[1]_i_146_n_0
    SLICE_X41Y92         LUT5 (Prop_lut5_I2_O)        0.097     5.549 r  srx/state[1]_i_92/O
                         net (fo=2, routed)           0.278     5.826    srx/state[1]_i_92_n_0
    SLICE_X40Y92         LUT6 (Prop_lut6_I0_O)        0.097     5.923 r  srx/state[1]_i_96/O
                         net (fo=1, routed)           0.000     5.923    srx/state[1]_i_96_n_0
    SLICE_X40Y92         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.299     6.222 r  srx/state_reg[1]_i_55/CO[3]
                         net (fo=1, routed)           0.000     6.222    srx/state_reg[1]_i_55_n_0
    SLICE_X40Y93         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.230     6.452 r  srx/state_reg[1]_i_33/O[1]
                         net (fo=2, routed)           0.526     6.978    srx/packetrcv/p_1_in17_in[1]
    SLICE_X38Y92         LUT2 (Prop_lut2_I0_O)        0.225     7.203 r  srx/state[1]_i_36/O
                         net (fo=1, routed)           0.000     7.203    srx/state[1]_i_36_n_0
    SLICE_X38Y92         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.402     7.605 r  srx/state_reg[1]_i_12/CO[3]
                         net (fo=1, routed)           0.000     7.605    srx/state_reg[1]_i_12_n_0
    SLICE_X38Y93         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.180     7.785 r  srx/highestSNreceived_reg[31]_i_10/O[2]
                         net (fo=4, routed)           0.531     8.316    packetrcv/checksum2[6]
    SLICE_X43Y94         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.629     8.945 r  packetrcv/state_reg[1]_i_8/CO[3]
                         net (fo=1, routed)           0.000     8.945    packetrcv/state_reg[1]_i_8_n_0
    SLICE_X43Y95         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.234     9.179 r  packetrcv/state_reg[1]_i_10/O[3]
                         net (fo=1, routed)           0.599     9.778    packetrcv/state_reg[1]_i_10_n_4
    SLICE_X42Y95         LUT6 (Prop_lut6_I0_O)        0.234    10.012 r  packetrcv/state[1]_i_4/O
                         net (fo=3, routed)           0.644    10.656    s1/data_q_reg[271]_0
    SLICE_X42Y91         LUT6 (Prop_lut6_I0_O)        0.097    10.753 r  s1/highestSNreceived[31]_i_3/O
                         net (fo=1, routed)           0.188    10.941    s1/highestSNreceived[31]_i_3_n_0
    SLICE_X42Y91         LUT6 (Prop_lut6_I0_O)        0.097    11.038 r  s1/highestSNreceived[31]_i_2/O
                         net (fo=33, routed)          0.381    11.419    packetrcv/out_reg
    SLICE_X38Y91         LUT2 (Prop_lut2_I1_O)        0.097    11.516 r  packetrcv/highestSNreceived[31]_i_1/O
                         net (fo=32, routed)          0.603    12.119    packetrcv/highestSNreceived[31]_i_1_n_0
    SLICE_X37Y87         FDRE                                         r  packetrcv/highestSNreceived_reg[0]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out_65mhz_clk_wiz_0 rise edge)
                                                     15.385    15.385 r  
    E3                                                0.000    15.385 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    15.385    clock65/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.263    16.647 r  clock65/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.916    17.564    clock65/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.390    12.174 r  clock65/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.234    13.408    clock65/inst/clk_out_65mhz_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.072    13.480 r  clock65/inst/clkout1_buf/O
                         net (fo=2502, routed)        1.148    14.628    packetrcv/clk_out_65mhz
    SLICE_X37Y87         FDRE                                         r  packetrcv/highestSNreceived_reg[0]/C
                         clock pessimism              0.348    14.976    
                         clock uncertainty           -0.132    14.844    
    SLICE_X37Y87         FDRE (Setup_fdre_C_R)       -0.314    14.530    packetrcv/highestSNreceived_reg[0]
  -------------------------------------------------------------------
                         required time                         14.530    
                         arrival time                         -12.119    
  -------------------------------------------------------------------
                         slack                                  2.410    

Slack (MET) :             2.410ns  (required time - arrival time)
  Source:                 srx/data_q_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out_65mhz_clk_wiz_0  {rise@0.000ns fall@7.692ns period=15.385ns})
  Destination:            packetrcv/highestSNreceived_reg[1]/R
                            (rising edge-triggered cell FDRE clocked by clk_out_65mhz_clk_wiz_0  {rise@0.000ns fall@7.692ns period=15.385ns})
  Path Group:             clk_out_65mhz_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            15.385ns  (clk_out_65mhz_clk_wiz_0 rise@15.385ns - clk_out_65mhz_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        12.500ns  (logic 5.426ns (43.408%)  route 7.074ns (56.592%))
  Logic Levels:           23  (CARRY4=11 LUT2=2 LUT3=3 LUT4=2 LUT5=1 LUT6=4)
  Clock Path Skew:        -0.028ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.756ns = ( 14.628 - 15.385 ) 
    Source Clock Delay      (SCD):    -0.380ns
    Clock Pessimism Removal (CPR):    0.348ns
  Clock Uncertainty:      0.132ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.255ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out_65mhz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clock65/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.330     1.330 r  clock65/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.974     2.304    clock65/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.294    -2.990 r  clock65/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.297    -1.693    clock65/inst/clk_out_65mhz_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.076    -1.617 r  clock65/inst/clkout1_buf/O
                         net (fo=2502, routed)        1.237    -0.380    srx/clk_out_65mhz
    SLICE_X45Y78         FDRE                                         r  srx/data_q_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y78         FDRE (Prop_fdre_C_Q)         0.313    -0.067 r  srx/data_q_reg[2]/Q
                         net (fo=8, routed)           0.556     0.488    srx/data[2]
    SLICE_X44Y79         LUT3 (Prop_lut3_I2_O)        0.230     0.718 r  srx/state[1]_i_392/O
                         net (fo=2, routed)           0.507     1.225    srx/state[1]_i_392_n_0
    SLICE_X44Y79         LUT4 (Prop_lut4_I3_O)        0.240     1.465 r  srx/state[1]_i_395/O
                         net (fo=1, routed)           0.000     1.465    srx/state[1]_i_395_n_0
    SLICE_X44Y79         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.299     1.764 r  srx/state_reg[1]_i_365/CO[3]
                         net (fo=1, routed)           0.000     1.764    srx/state_reg[1]_i_365_n_0
    SLICE_X44Y80         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.181     1.945 r  srx/state_reg[1]_i_338/O[2]
                         net (fo=2, routed)           0.795     2.740    srx_n_204
    SLICE_X42Y81         LUT3 (Prop_lut3_I0_O)        0.233     2.973 r  state[1]_i_314/O
                         net (fo=2, routed)           0.476     3.449    state[1]_i_314_n_0
    SLICE_X42Y81         LUT4 (Prop_lut4_I3_O)        0.239     3.688 r  state[1]_i_318/O
                         net (fo=1, routed)           0.000     3.688    state[1]_i_318_n_0
    SLICE_X42Y81         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.284     3.972 r  state_reg[1]_i_210/CO[3]
                         net (fo=1, routed)           0.000     3.972    state_reg[1]_i_210_n_0
    SLICE_X42Y82         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.092     4.064 r  state_reg[1]_i_149/CO[3]
                         net (fo=1, routed)           0.000     4.064    state_reg[1]_i_149_n_0
    SLICE_X42Y83         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.180     4.244 r  state_reg[1]_i_100/O[2]
                         net (fo=3, routed)           0.584     4.828    srx/data_q_reg[30]_0[2]
    SLICE_X41Y92         LUT3 (Prop_lut3_I1_O)        0.217     5.045 r  srx/state[1]_i_146/O
                         net (fo=2, routed)           0.406     5.452    srx/state[1]_i_146_n_0
    SLICE_X41Y92         LUT5 (Prop_lut5_I2_O)        0.097     5.549 r  srx/state[1]_i_92/O
                         net (fo=2, routed)           0.278     5.826    srx/state[1]_i_92_n_0
    SLICE_X40Y92         LUT6 (Prop_lut6_I0_O)        0.097     5.923 r  srx/state[1]_i_96/O
                         net (fo=1, routed)           0.000     5.923    srx/state[1]_i_96_n_0
    SLICE_X40Y92         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.299     6.222 r  srx/state_reg[1]_i_55/CO[3]
                         net (fo=1, routed)           0.000     6.222    srx/state_reg[1]_i_55_n_0
    SLICE_X40Y93         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.230     6.452 r  srx/state_reg[1]_i_33/O[1]
                         net (fo=2, routed)           0.526     6.978    srx/packetrcv/p_1_in17_in[1]
    SLICE_X38Y92         LUT2 (Prop_lut2_I0_O)        0.225     7.203 r  srx/state[1]_i_36/O
                         net (fo=1, routed)           0.000     7.203    srx/state[1]_i_36_n_0
    SLICE_X38Y92         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.402     7.605 r  srx/state_reg[1]_i_12/CO[3]
                         net (fo=1, routed)           0.000     7.605    srx/state_reg[1]_i_12_n_0
    SLICE_X38Y93         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.180     7.785 r  srx/highestSNreceived_reg[31]_i_10/O[2]
                         net (fo=4, routed)           0.531     8.316    packetrcv/checksum2[6]
    SLICE_X43Y94         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.629     8.945 r  packetrcv/state_reg[1]_i_8/CO[3]
                         net (fo=1, routed)           0.000     8.945    packetrcv/state_reg[1]_i_8_n_0
    SLICE_X43Y95         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.234     9.179 r  packetrcv/state_reg[1]_i_10/O[3]
                         net (fo=1, routed)           0.599     9.778    packetrcv/state_reg[1]_i_10_n_4
    SLICE_X42Y95         LUT6 (Prop_lut6_I0_O)        0.234    10.012 r  packetrcv/state[1]_i_4/O
                         net (fo=3, routed)           0.644    10.656    s1/data_q_reg[271]_0
    SLICE_X42Y91         LUT6 (Prop_lut6_I0_O)        0.097    10.753 r  s1/highestSNreceived[31]_i_3/O
                         net (fo=1, routed)           0.188    10.941    s1/highestSNreceived[31]_i_3_n_0
    SLICE_X42Y91         LUT6 (Prop_lut6_I0_O)        0.097    11.038 r  s1/highestSNreceived[31]_i_2/O
                         net (fo=33, routed)          0.381    11.419    packetrcv/out_reg
    SLICE_X38Y91         LUT2 (Prop_lut2_I1_O)        0.097    11.516 r  packetrcv/highestSNreceived[31]_i_1/O
                         net (fo=32, routed)          0.603    12.119    packetrcv/highestSNreceived[31]_i_1_n_0
    SLICE_X37Y87         FDRE                                         r  packetrcv/highestSNreceived_reg[1]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out_65mhz_clk_wiz_0 rise edge)
                                                     15.385    15.385 r  
    E3                                                0.000    15.385 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    15.385    clock65/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.263    16.647 r  clock65/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.916    17.564    clock65/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.390    12.174 r  clock65/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.234    13.408    clock65/inst/clk_out_65mhz_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.072    13.480 r  clock65/inst/clkout1_buf/O
                         net (fo=2502, routed)        1.148    14.628    packetrcv/clk_out_65mhz
    SLICE_X37Y87         FDRE                                         r  packetrcv/highestSNreceived_reg[1]/C
                         clock pessimism              0.348    14.976    
                         clock uncertainty           -0.132    14.844    
    SLICE_X37Y87         FDRE (Setup_fdre_C_R)       -0.314    14.530    packetrcv/highestSNreceived_reg[1]
  -------------------------------------------------------------------
                         required time                         14.530    
                         arrival time                         -12.119    
  -------------------------------------------------------------------
                         slack                                  2.410    

Slack (MET) :             2.410ns  (required time - arrival time)
  Source:                 srx/data_q_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out_65mhz_clk_wiz_0  {rise@0.000ns fall@7.692ns period=15.385ns})
  Destination:            packetrcv/highestSNreceived_reg[2]/R
                            (rising edge-triggered cell FDRE clocked by clk_out_65mhz_clk_wiz_0  {rise@0.000ns fall@7.692ns period=15.385ns})
  Path Group:             clk_out_65mhz_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            15.385ns  (clk_out_65mhz_clk_wiz_0 rise@15.385ns - clk_out_65mhz_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        12.500ns  (logic 5.426ns (43.408%)  route 7.074ns (56.592%))
  Logic Levels:           23  (CARRY4=11 LUT2=2 LUT3=3 LUT4=2 LUT5=1 LUT6=4)
  Clock Path Skew:        -0.028ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.756ns = ( 14.628 - 15.385 ) 
    Source Clock Delay      (SCD):    -0.380ns
    Clock Pessimism Removal (CPR):    0.348ns
  Clock Uncertainty:      0.132ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.255ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out_65mhz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clock65/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.330     1.330 r  clock65/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.974     2.304    clock65/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.294    -2.990 r  clock65/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.297    -1.693    clock65/inst/clk_out_65mhz_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.076    -1.617 r  clock65/inst/clkout1_buf/O
                         net (fo=2502, routed)        1.237    -0.380    srx/clk_out_65mhz
    SLICE_X45Y78         FDRE                                         r  srx/data_q_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y78         FDRE (Prop_fdre_C_Q)         0.313    -0.067 r  srx/data_q_reg[2]/Q
                         net (fo=8, routed)           0.556     0.488    srx/data[2]
    SLICE_X44Y79         LUT3 (Prop_lut3_I2_O)        0.230     0.718 r  srx/state[1]_i_392/O
                         net (fo=2, routed)           0.507     1.225    srx/state[1]_i_392_n_0
    SLICE_X44Y79         LUT4 (Prop_lut4_I3_O)        0.240     1.465 r  srx/state[1]_i_395/O
                         net (fo=1, routed)           0.000     1.465    srx/state[1]_i_395_n_0
    SLICE_X44Y79         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.299     1.764 r  srx/state_reg[1]_i_365/CO[3]
                         net (fo=1, routed)           0.000     1.764    srx/state_reg[1]_i_365_n_0
    SLICE_X44Y80         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.181     1.945 r  srx/state_reg[1]_i_338/O[2]
                         net (fo=2, routed)           0.795     2.740    srx_n_204
    SLICE_X42Y81         LUT3 (Prop_lut3_I0_O)        0.233     2.973 r  state[1]_i_314/O
                         net (fo=2, routed)           0.476     3.449    state[1]_i_314_n_0
    SLICE_X42Y81         LUT4 (Prop_lut4_I3_O)        0.239     3.688 r  state[1]_i_318/O
                         net (fo=1, routed)           0.000     3.688    state[1]_i_318_n_0
    SLICE_X42Y81         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.284     3.972 r  state_reg[1]_i_210/CO[3]
                         net (fo=1, routed)           0.000     3.972    state_reg[1]_i_210_n_0
    SLICE_X42Y82         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.092     4.064 r  state_reg[1]_i_149/CO[3]
                         net (fo=1, routed)           0.000     4.064    state_reg[1]_i_149_n_0
    SLICE_X42Y83         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.180     4.244 r  state_reg[1]_i_100/O[2]
                         net (fo=3, routed)           0.584     4.828    srx/data_q_reg[30]_0[2]
    SLICE_X41Y92         LUT3 (Prop_lut3_I1_O)        0.217     5.045 r  srx/state[1]_i_146/O
                         net (fo=2, routed)           0.406     5.452    srx/state[1]_i_146_n_0
    SLICE_X41Y92         LUT5 (Prop_lut5_I2_O)        0.097     5.549 r  srx/state[1]_i_92/O
                         net (fo=2, routed)           0.278     5.826    srx/state[1]_i_92_n_0
    SLICE_X40Y92         LUT6 (Prop_lut6_I0_O)        0.097     5.923 r  srx/state[1]_i_96/O
                         net (fo=1, routed)           0.000     5.923    srx/state[1]_i_96_n_0
    SLICE_X40Y92         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.299     6.222 r  srx/state_reg[1]_i_55/CO[3]
                         net (fo=1, routed)           0.000     6.222    srx/state_reg[1]_i_55_n_0
    SLICE_X40Y93         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.230     6.452 r  srx/state_reg[1]_i_33/O[1]
                         net (fo=2, routed)           0.526     6.978    srx/packetrcv/p_1_in17_in[1]
    SLICE_X38Y92         LUT2 (Prop_lut2_I0_O)        0.225     7.203 r  srx/state[1]_i_36/O
                         net (fo=1, routed)           0.000     7.203    srx/state[1]_i_36_n_0
    SLICE_X38Y92         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.402     7.605 r  srx/state_reg[1]_i_12/CO[3]
                         net (fo=1, routed)           0.000     7.605    srx/state_reg[1]_i_12_n_0
    SLICE_X38Y93         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.180     7.785 r  srx/highestSNreceived_reg[31]_i_10/O[2]
                         net (fo=4, routed)           0.531     8.316    packetrcv/checksum2[6]
    SLICE_X43Y94         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.629     8.945 r  packetrcv/state_reg[1]_i_8/CO[3]
                         net (fo=1, routed)           0.000     8.945    packetrcv/state_reg[1]_i_8_n_0
    SLICE_X43Y95         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.234     9.179 r  packetrcv/state_reg[1]_i_10/O[3]
                         net (fo=1, routed)           0.599     9.778    packetrcv/state_reg[1]_i_10_n_4
    SLICE_X42Y95         LUT6 (Prop_lut6_I0_O)        0.234    10.012 r  packetrcv/state[1]_i_4/O
                         net (fo=3, routed)           0.644    10.656    s1/data_q_reg[271]_0
    SLICE_X42Y91         LUT6 (Prop_lut6_I0_O)        0.097    10.753 r  s1/highestSNreceived[31]_i_3/O
                         net (fo=1, routed)           0.188    10.941    s1/highestSNreceived[31]_i_3_n_0
    SLICE_X42Y91         LUT6 (Prop_lut6_I0_O)        0.097    11.038 r  s1/highestSNreceived[31]_i_2/O
                         net (fo=33, routed)          0.381    11.419    packetrcv/out_reg
    SLICE_X38Y91         LUT2 (Prop_lut2_I1_O)        0.097    11.516 r  packetrcv/highestSNreceived[31]_i_1/O
                         net (fo=32, routed)          0.603    12.119    packetrcv/highestSNreceived[31]_i_1_n_0
    SLICE_X37Y87         FDRE                                         r  packetrcv/highestSNreceived_reg[2]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out_65mhz_clk_wiz_0 rise edge)
                                                     15.385    15.385 r  
    E3                                                0.000    15.385 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    15.385    clock65/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.263    16.647 r  clock65/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.916    17.564    clock65/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.390    12.174 r  clock65/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.234    13.408    clock65/inst/clk_out_65mhz_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.072    13.480 r  clock65/inst/clkout1_buf/O
                         net (fo=2502, routed)        1.148    14.628    packetrcv/clk_out_65mhz
    SLICE_X37Y87         FDRE                                         r  packetrcv/highestSNreceived_reg[2]/C
                         clock pessimism              0.348    14.976    
                         clock uncertainty           -0.132    14.844    
    SLICE_X37Y87         FDRE (Setup_fdre_C_R)       -0.314    14.530    packetrcv/highestSNreceived_reg[2]
  -------------------------------------------------------------------
                         required time                         14.530    
                         arrival time                         -12.119    
  -------------------------------------------------------------------
                         slack                                  2.410    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.165ns  (arrival time - required time)
  Source:                 packetgen/packet_reg[65]/C
                            (rising edge-triggered cell FDRE clocked by clk_out_65mhz_clk_wiz_0  {rise@0.000ns fall@7.692ns period=15.385ns})
  Destination:            stx/data_q_reg[65]/D
                            (rising edge-triggered cell FDRE clocked by clk_out_65mhz_clk_wiz_0  {rise@0.000ns fall@7.692ns period=15.385ns})
  Path Group:             clk_out_65mhz_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out_65mhz_clk_wiz_0 rise@0.000ns - clk_out_65mhz_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.262ns  (logic 0.141ns (53.815%)  route 0.121ns (46.185%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.811ns
    Source Clock Delay      (SCD):    -0.571ns
    Clock Pessimism Removal (CPR):    -0.253ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out_65mhz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clock65/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clock65/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clock65/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clock65/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clock65/inst/clk_out_65mhz_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clock65/inst/clkout1_buf/O
                         net (fo=2502, routed)        0.593    -0.571    packetgen/clk_out_65mhz
    SLICE_X7Y78          FDRE                                         r  packetgen/packet_reg[65]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y78          FDRE (Prop_fdre_C_Q)         0.141    -0.430 r  packetgen/packet_reg[65]/Q
                         net (fo=1, routed)           0.121    -0.309    stx/data[57]
    SLICE_X6Y78          FDRE                                         r  stx/data_q_reg[65]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out_65mhz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clock65/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clock65/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clock65/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clock65/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clock65/inst/clk_out_65mhz_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clock65/inst/clkout1_buf/O
                         net (fo=2502, routed)        0.862    -0.811    stx/clk_out_65mhz
    SLICE_X6Y78          FDRE                                         r  stx/data_q_reg[65]/C
                         clock pessimism              0.253    -0.558    
    SLICE_X6Y78          FDRE (Hold_fdre_C_D)         0.084    -0.474    stx/data_q_reg[65]
  -------------------------------------------------------------------
                         required time                          0.474    
                         arrival time                          -0.309    
  -------------------------------------------------------------------
                         slack                                  0.165    

Slack (MET) :             0.180ns  (arrival time - required time)
  Source:                 srx/data_q_reg[37]/C
                            (rising edge-triggered cell FDRE clocked by clk_out_65mhz_clk_wiz_0  {rise@0.000ns fall@7.692ns period=15.385ns})
  Destination:            packetrcv/messagepart2_reg[37]/D
                            (rising edge-triggered cell FDSE clocked by clk_out_65mhz_clk_wiz_0  {rise@0.000ns fall@7.692ns period=15.385ns})
  Path Group:             clk_out_65mhz_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out_65mhz_clk_wiz_0 rise@0.000ns - clk_out_65mhz_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.259ns  (logic 0.141ns (54.405%)  route 0.118ns (45.595%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.843ns
    Source Clock Delay      (SCD):    -0.603ns
    Clock Pessimism Removal (CPR):    -0.253ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out_65mhz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clock65/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clock65/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clock65/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clock65/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clock65/inst/clk_out_65mhz_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clock65/inst/clkout1_buf/O
                         net (fo=2502, routed)        0.561    -0.603    srx/clk_out_65mhz
    SLICE_X40Y81         FDRE                                         r  srx/data_q_reg[37]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y81         FDRE (Prop_fdre_C_Q)         0.141    -0.462 r  srx/data_q_reg[37]/Q
                         net (fo=8, routed)           0.118    -0.344    packetrcv/data_q_reg[255][37]
    SLICE_X39Y80         FDSE                                         r  packetrcv/messagepart2_reg[37]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out_65mhz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clock65/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clock65/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clock65/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clock65/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clock65/inst/clk_out_65mhz_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clock65/inst/clkout1_buf/O
                         net (fo=2502, routed)        0.830    -0.843    packetrcv/clk_out_65mhz
    SLICE_X39Y80         FDSE                                         r  packetrcv/messagepart2_reg[37]/C
                         clock pessimism              0.253    -0.590    
    SLICE_X39Y80         FDSE (Hold_fdse_C_D)         0.066    -0.524    packetrcv/messagepart2_reg[37]
  -------------------------------------------------------------------
                         required time                          0.524    
                         arrival time                          -0.344    
  -------------------------------------------------------------------
                         slack                                  0.180    

Slack (MET) :             0.180ns  (arrival time - required time)
  Source:                 packetgen/packet_reg[29]/C
                            (rising edge-triggered cell FDRE clocked by clk_out_65mhz_clk_wiz_0  {rise@0.000ns fall@7.692ns period=15.385ns})
  Destination:            stx/data_q_reg[29]/D
                            (rising edge-triggered cell FDRE clocked by clk_out_65mhz_clk_wiz_0  {rise@0.000ns fall@7.692ns period=15.385ns})
  Path Group:             clk_out_65mhz_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out_65mhz_clk_wiz_0 rise@0.000ns - clk_out_65mhz_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.262ns  (logic 0.164ns (62.512%)  route 0.098ns (37.488%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.801ns
    Source Clock Delay      (SCD):    -0.563ns
    Clock Pessimism Removal (CPR):    -0.254ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out_65mhz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clock65/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clock65/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clock65/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clock65/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clock65/inst/clk_out_65mhz_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clock65/inst/clkout1_buf/O
                         net (fo=2502, routed)        0.601    -0.563    packetgen/clk_out_65mhz
    SLICE_X6Y88          FDRE                                         r  packetgen/packet_reg[29]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y88          FDRE (Prop_fdre_C_Q)         0.164    -0.399 r  packetgen/packet_reg[29]/Q
                         net (fo=1, routed)           0.098    -0.301    stx/data[26]
    SLICE_X5Y88          FDRE                                         r  stx/data_q_reg[29]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out_65mhz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clock65/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clock65/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clock65/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clock65/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clock65/inst/clk_out_65mhz_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clock65/inst/clkout1_buf/O
                         net (fo=2502, routed)        0.872    -0.801    stx/clk_out_65mhz
    SLICE_X5Y88          FDRE                                         r  stx/data_q_reg[29]/C
                         clock pessimism              0.254    -0.547    
    SLICE_X5Y88          FDRE (Hold_fdre_C_D)         0.066    -0.481    stx/data_q_reg[29]
  -------------------------------------------------------------------
                         required time                          0.481    
                         arrival time                          -0.301    
  -------------------------------------------------------------------
                         slack                                  0.180    

Slack (MET) :             0.181ns  (arrival time - required time)
  Source:                 packetgen/packet_reg[93]/C
                            (rising edge-triggered cell FDRE clocked by clk_out_65mhz_clk_wiz_0  {rise@0.000ns fall@7.692ns period=15.385ns})
  Destination:            stx/data_q_reg[93]/D
                            (rising edge-triggered cell FDRE clocked by clk_out_65mhz_clk_wiz_0  {rise@0.000ns fall@7.692ns period=15.385ns})
  Path Group:             clk_out_65mhz_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out_65mhz_clk_wiz_0 rise@0.000ns - clk_out_65mhz_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.245ns  (logic 0.164ns (66.937%)  route 0.081ns (33.063%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.834ns
    Source Clock Delay      (SCD):    -0.594ns
    Clock Pessimism Removal (CPR):    -0.253ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out_65mhz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clock65/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clock65/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clock65/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clock65/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clock65/inst/clk_out_65mhz_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clock65/inst/clkout1_buf/O
                         net (fo=2502, routed)        0.570    -0.594    packetgen/clk_out_65mhz
    SLICE_X8Y83          FDRE                                         r  packetgen/packet_reg[93]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y83          FDRE (Prop_fdre_C_Q)         0.164    -0.430 r  packetgen/packet_reg[93]/Q
                         net (fo=1, routed)           0.081    -0.349    stx/data[82]
    SLICE_X9Y83          FDRE                                         r  stx/data_q_reg[93]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out_65mhz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clock65/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clock65/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clock65/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clock65/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clock65/inst/clk_out_65mhz_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clock65/inst/clkout1_buf/O
                         net (fo=2502, routed)        0.839    -0.834    stx/clk_out_65mhz
    SLICE_X9Y83          FDRE                                         r  stx/data_q_reg[93]/C
                         clock pessimism              0.253    -0.581    
    SLICE_X9Y83          FDRE (Hold_fdre_C_D)         0.051    -0.530    stx/data_q_reg[93]
  -------------------------------------------------------------------
                         required time                          0.530    
                         arrival time                          -0.349    
  -------------------------------------------------------------------
                         slack                                  0.181    

Slack (MET) :             0.181ns  (arrival time - required time)
  Source:                 packetgen/packet_reg[204]/C
                            (rising edge-triggered cell FDRE clocked by clk_out_65mhz_clk_wiz_0  {rise@0.000ns fall@7.692ns period=15.385ns})
  Destination:            stx/data_q_reg[204]/D
                            (rising edge-triggered cell FDRE clocked by clk_out_65mhz_clk_wiz_0  {rise@0.000ns fall@7.692ns period=15.385ns})
  Path Group:             clk_out_65mhz_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out_65mhz_clk_wiz_0 rise@0.000ns - clk_out_65mhz_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.262ns  (logic 0.164ns (62.512%)  route 0.098ns (37.488%))
  Logic Levels:           0  
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.832ns
    Source Clock Delay      (SCD):    -0.593ns
    Clock Pessimism Removal (CPR):    -0.254ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out_65mhz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clock65/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clock65/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clock65/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clock65/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clock65/inst/clk_out_65mhz_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clock65/inst/clkout1_buf/O
                         net (fo=2502, routed)        0.571    -0.593    packetgen/clk_out_65mhz
    SLICE_X14Y86         FDRE                                         r  packetgen/packet_reg[204]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y86         FDRE (Prop_fdre_C_Q)         0.164    -0.429 r  packetgen/packet_reg[204]/Q
                         net (fo=1, routed)           0.098    -0.331    stx/data[143]
    SLICE_X13Y86         FDRE                                         r  stx/data_q_reg[204]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out_65mhz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clock65/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clock65/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clock65/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clock65/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clock65/inst/clk_out_65mhz_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clock65/inst/clkout1_buf/O
                         net (fo=2502, routed)        0.841    -0.832    stx/clk_out_65mhz
    SLICE_X13Y86         FDRE                                         r  stx/data_q_reg[204]/C
                         clock pessimism              0.254    -0.578    
    SLICE_X13Y86         FDRE (Hold_fdre_C_D)         0.066    -0.512    stx/data_q_reg[204]
  -------------------------------------------------------------------
                         required time                          0.512    
                         arrival time                          -0.331    
  -------------------------------------------------------------------
                         slack                                  0.181    

Slack (MET) :             0.184ns  (arrival time - required time)
  Source:                 srx/data_q_reg[38]/C
                            (rising edge-triggered cell FDRE clocked by clk_out_65mhz_clk_wiz_0  {rise@0.000ns fall@7.692ns period=15.385ns})
  Destination:            packetrcv/messagepart5_reg[38]/D
                            (rising edge-triggered cell FDRE clocked by clk_out_65mhz_clk_wiz_0  {rise@0.000ns fall@7.692ns period=15.385ns})
  Path Group:             clk_out_65mhz_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out_65mhz_clk_wiz_0 rise@0.000ns - clk_out_65mhz_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.265ns  (logic 0.141ns (53.214%)  route 0.124ns (46.786%))
  Logic Levels:           0  
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.841ns
    Source Clock Delay      (SCD):    -0.603ns
    Clock Pessimism Removal (CPR):    -0.253ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out_65mhz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clock65/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clock65/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clock65/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clock65/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clock65/inst/clk_out_65mhz_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clock65/inst/clkout1_buf/O
                         net (fo=2502, routed)        0.561    -0.603    srx/clk_out_65mhz
    SLICE_X40Y81         FDRE                                         r  srx/data_q_reg[38]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y81         FDRE (Prop_fdre_C_Q)         0.141    -0.462 r  srx/data_q_reg[38]/Q
                         net (fo=8, routed)           0.124    -0.338    packetrcv/data_q_reg[255][38]
    SLICE_X39Y82         FDRE                                         r  packetrcv/messagepart5_reg[38]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out_65mhz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clock65/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clock65/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clock65/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clock65/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clock65/inst/clk_out_65mhz_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clock65/inst/clkout1_buf/O
                         net (fo=2502, routed)        0.832    -0.841    packetrcv/clk_out_65mhz
    SLICE_X39Y82         FDRE                                         r  packetrcv/messagepart5_reg[38]/C
                         clock pessimism              0.253    -0.588    
    SLICE_X39Y82         FDRE (Hold_fdre_C_D)         0.066    -0.522    packetrcv/messagepart5_reg[38]
  -------------------------------------------------------------------
                         required time                          0.522    
                         arrival time                          -0.338    
  -------------------------------------------------------------------
                         slack                                  0.184    

Slack (MET) :             0.189ns  (arrival time - required time)
  Source:                 kbdexport1/kbd/myps2/shift_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out_65mhz_clk_wiz_0  {rise@0.000ns fall@7.692ns period=15.385ns})
  Destination:            kbdexport1/kbd/myps2/fifo_reg_0_7_0_5/RAMA_D1/I
                            (rising edge-triggered cell RAMD32 clocked by clk_out_65mhz_clk_wiz_0  {rise@0.000ns fall@7.692ns period=15.385ns})
  Path Group:             clk_out_65mhz_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out_65mhz_clk_wiz_0 rise@0.000ns - clk_out_65mhz_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.324ns  (logic 0.164ns (50.594%)  route 0.160ns (49.406%))
  Logic Levels:           0  
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.833ns
    Source Clock Delay      (SCD):    -0.594ns
    Clock Pessimism Removal (CPR):    -0.254ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out_65mhz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clock65/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clock65/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clock65/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clock65/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clock65/inst/clk_out_65mhz_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clock65/inst/clkout1_buf/O
                         net (fo=2502, routed)        0.570    -0.594    kbdexport1/kbd/myps2/clk_out_65mhz
    SLICE_X12Y66         FDRE                                         r  kbdexport1/kbd/myps2/shift_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y66         FDRE (Prop_fdre_C_Q)         0.164    -0.430 r  kbdexport1/kbd/myps2/shift_reg[2]/Q
                         net (fo=3, routed)           0.160    -0.270    kbdexport1/kbd/myps2/fifo_reg_0_7_0_5/DIA1
    SLICE_X12Y65         RAMD32                                       r  kbdexport1/kbd/myps2/fifo_reg_0_7_0_5/RAMA_D1/I
  -------------------------------------------------------------------    -------------------

                         (clock clk_out_65mhz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clock65/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clock65/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clock65/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clock65/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clock65/inst/clk_out_65mhz_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clock65/inst/clkout1_buf/O
                         net (fo=2502, routed)        0.840    -0.833    kbdexport1/kbd/myps2/fifo_reg_0_7_0_5/WCLK
    SLICE_X12Y65         RAMD32                                       r  kbdexport1/kbd/myps2/fifo_reg_0_7_0_5/RAMA_D1/CLK
                         clock pessimism              0.254    -0.579    
    SLICE_X12Y65         RAMD32 (Hold_ramd32_CLK_I)
                                                      0.120    -0.459    kbdexport1/kbd/myps2/fifo_reg_0_7_0_5/RAMA_D1
  -------------------------------------------------------------------
                         required time                          0.459    
                         arrival time                          -0.270    
  -------------------------------------------------------------------
                         slack                                  0.189    

Slack (MET) :             0.193ns  (arrival time - required time)
  Source:                 kbdexport1/cstring_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by clk_out_65mhz_clk_wiz_0  {rise@0.000ns fall@7.692ns period=15.385ns})
  Destination:            kbdexport1/messageoutarray1_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by clk_out_65mhz_clk_wiz_0  {rise@0.000ns fall@7.692ns period=15.385ns})
  Path Group:             clk_out_65mhz_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out_65mhz_clk_wiz_0 rise@0.000ns - clk_out_65mhz_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.272ns  (logic 0.141ns (51.746%)  route 0.131ns (48.254%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.839ns
    Source Clock Delay      (SCD):    -0.601ns
    Clock Pessimism Removal (CPR):    -0.254ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out_65mhz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clock65/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clock65/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clock65/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clock65/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clock65/inst/clk_out_65mhz_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clock65/inst/clkout1_buf/O
                         net (fo=2502, routed)        0.563    -0.601    kbdexport1/clk_out_65mhz
    SLICE_X9Y73          FDRE                                         r  kbdexport1/cstring_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y73          FDRE (Prop_fdre_C_Q)         0.141    -0.460 r  kbdexport1/cstring_reg[9]/Q
                         net (fo=6, routed)           0.131    -0.329    kbdexport1/currentkeyboard[9]
    SLICE_X8Y71          FDRE                                         r  kbdexport1/messageoutarray1_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out_65mhz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clock65/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clock65/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clock65/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clock65/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clock65/inst/clk_out_65mhz_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clock65/inst/clkout1_buf/O
                         net (fo=2502, routed)        0.834    -0.839    kbdexport1/clk_out_65mhz
    SLICE_X8Y71          FDRE                                         r  kbdexport1/messageoutarray1_reg[9]/C
                         clock pessimism              0.254    -0.585    
    SLICE_X8Y71          FDRE (Hold_fdre_C_D)         0.063    -0.522    kbdexport1/messageoutarray1_reg[9]
  -------------------------------------------------------------------
                         required time                          0.522    
                         arrival time                          -0.329    
  -------------------------------------------------------------------
                         slack                                  0.193    

Slack (MET) :             0.194ns  (arrival time - required time)
  Source:                 packetgen/packet_reg[117]/C
                            (rising edge-triggered cell FDRE clocked by clk_out_65mhz_clk_wiz_0  {rise@0.000ns fall@7.692ns period=15.385ns})
  Destination:            stx/data_q_reg[117]/D
                            (rising edge-triggered cell FDRE clocked by clk_out_65mhz_clk_wiz_0  {rise@0.000ns fall@7.692ns period=15.385ns})
  Path Group:             clk_out_65mhz_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out_65mhz_clk_wiz_0 rise@0.000ns - clk_out_65mhz_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.254ns  (logic 0.164ns (64.618%)  route 0.090ns (35.382%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.838ns
    Source Clock Delay      (SCD):    -0.597ns
    Clock Pessimism Removal (CPR):    -0.254ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out_65mhz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clock65/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clock65/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clock65/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clock65/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clock65/inst/clk_out_65mhz_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clock65/inst/clkout1_buf/O
                         net (fo=2502, routed)        0.567    -0.597    packetgen/clk_out_65mhz
    SLICE_X14Y80         FDRE                                         r  packetgen/packet_reg[117]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y80         FDRE (Prop_fdre_C_Q)         0.164    -0.433 r  packetgen/packet_reg[117]/Q
                         net (fo=1, routed)           0.090    -0.343    stx/data[103]
    SLICE_X13Y79         FDRE                                         r  stx/data_q_reg[117]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out_65mhz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clock65/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clock65/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clock65/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clock65/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clock65/inst/clk_out_65mhz_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clock65/inst/clkout1_buf/O
                         net (fo=2502, routed)        0.835    -0.838    stx/clk_out_65mhz
    SLICE_X13Y79         FDRE                                         r  stx/data_q_reg[117]/C
                         clock pessimism              0.254    -0.584    
    SLICE_X13Y79         FDRE (Hold_fdre_C_D)         0.047    -0.537    stx/data_q_reg[117]
  -------------------------------------------------------------------
                         required time                          0.537    
                         arrival time                          -0.343    
  -------------------------------------------------------------------
                         slack                                  0.194    

Slack (MET) :             0.195ns  (arrival time - required time)
  Source:                 packetgen/packet_reg[52]/C
                            (rising edge-triggered cell FDRE clocked by clk_out_65mhz_clk_wiz_0  {rise@0.000ns fall@7.692ns period=15.385ns})
  Destination:            stx/data_q_reg[52]/D
                            (rising edge-triggered cell FDRE clocked by clk_out_65mhz_clk_wiz_0  {rise@0.000ns fall@7.692ns period=15.385ns})
  Path Group:             clk_out_65mhz_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out_65mhz_clk_wiz_0 rise@0.000ns - clk_out_65mhz_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.273ns  (logic 0.164ns (59.997%)  route 0.109ns (40.003%))
  Logic Levels:           0  
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.838ns
    Source Clock Delay      (SCD):    -0.599ns
    Clock Pessimism Removal (CPR):    -0.254ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out_65mhz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clock65/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clock65/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clock65/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clock65/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clock65/inst/clk_out_65mhz_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clock65/inst/clkout1_buf/O
                         net (fo=2502, routed)        0.565    -0.599    packetgen/clk_out_65mhz
    SLICE_X8Y78          FDRE                                         r  packetgen/packet_reg[52]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y78          FDRE (Prop_fdre_C_Q)         0.164    -0.435 r  packetgen/packet_reg[52]/Q
                         net (fo=1, routed)           0.109    -0.326    stx/data[46]
    SLICE_X8Y79          FDRE                                         r  stx/data_q_reg[52]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out_65mhz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clock65/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clock65/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clock65/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clock65/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clock65/inst/clk_out_65mhz_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clock65/inst/clkout1_buf/O
                         net (fo=2502, routed)        0.835    -0.838    stx/clk_out_65mhz
    SLICE_X8Y79          FDRE                                         r  stx/data_q_reg[52]/C
                         clock pessimism              0.254    -0.584    
    SLICE_X8Y79          FDRE (Hold_fdre_C_D)         0.063    -0.521    stx/data_q_reg[52]
  -------------------------------------------------------------------
                         required time                          0.521    
                         arrival time                          -0.326    
  -------------------------------------------------------------------
                         slack                                  0.195    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_out_65mhz_clk_wiz_0
Waveform(ns):       { 0.000 7.692 }
Period(ns):         15.385
Sources:            { clock65/inst/mmcm_adv_inst/CLKOUT0 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     RAMB18E1/CLKARDCLK  n/a            1.962         15.385      13.423     RAMB18_X0Y28     face/cd_in2/f/B6/CLKARDCLK
Min Period        n/a     RAMB18E1/CLKARDCLK  n/a            1.962         15.385      13.423     RAMB18_X0Y45     face/cd_outgoing/f/B6/CLKARDCLK
Min Period        n/a     RAMB18E1/CLKARDCLK  n/a            1.962         15.385      13.423     RAMB18_X0Y44     face/cd_incoming/f/B6/CLKARDCLK
Min Period        n/a     RAMB18E1/CLKARDCLK  n/a            1.962         15.385      13.423     RAMB18_X0Y32     face/cd_out3/f/B6/CLKARDCLK
Min Period        n/a     RAMB18E1/CLKARDCLK  n/a            1.962         15.385      13.423     RAMB18_X0Y27     face/cd_in3/f/B6/CLKARDCLK
Min Period        n/a     RAMB18E1/CLKARDCLK  n/a            1.962         15.385      13.423     RAMB18_X0Y39     face/cd_input/f/B6/CLKARDCLK
Min Period        n/a     RAMB18E1/CLKARDCLK  n/a            1.962         15.385      13.423     RAMB18_X0Y40     face/cd_out4/f/B6/CLKARDCLK
Min Period        n/a     RAMB18E1/CLKARDCLK  n/a            1.962         15.385      13.423     RAMB18_X0Y34     face/cd_in4/f/B6/CLKARDCLK
Min Period        n/a     RAMB18E1/CLKARDCLK  n/a            1.962         15.385      13.423     RAMB18_X0Y31     face/cd_out1/f/B6/CLKARDCLK
Min Period        n/a     RAMB18E1/CLKARDCLK  n/a            1.962         15.385      13.423     RAMB18_X0Y36     face/cd_out5/f/B6/CLKARDCLK
Max Period        n/a     MMCME2_ADV/CLKOUT0  n/a            213.360       15.385      197.975    MMCME2_ADV_X1Y2  clock65/inst/mmcm_adv_inst/CLKOUT0
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.050         7.692       6.642      SLICE_X12Y65     kbdexport1/kbd/myps2/fifo_reg_0_7_0_5/RAMA/CLK
Low Pulse Width   Fast    RAMD32/CLK          n/a            1.050         7.692       6.642      SLICE_X12Y65     kbdexport1/kbd/myps2/fifo_reg_0_7_0_5/RAMA/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.050         7.692       6.642      SLICE_X12Y65     kbdexport1/kbd/myps2/fifo_reg_0_7_0_5/RAMA_D1/CLK
Low Pulse Width   Fast    RAMD32/CLK          n/a            1.050         7.692       6.642      SLICE_X12Y65     kbdexport1/kbd/myps2/fifo_reg_0_7_0_5/RAMA_D1/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.050         7.692       6.642      SLICE_X12Y65     kbdexport1/kbd/myps2/fifo_reg_0_7_0_5/RAMB/CLK
Low Pulse Width   Fast    RAMD32/CLK          n/a            1.050         7.692       6.642      SLICE_X12Y65     kbdexport1/kbd/myps2/fifo_reg_0_7_0_5/RAMB/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.050         7.692       6.642      SLICE_X12Y65     kbdexport1/kbd/myps2/fifo_reg_0_7_0_5/RAMB_D1/CLK
Low Pulse Width   Fast    RAMD32/CLK          n/a            1.050         7.692       6.642      SLICE_X12Y65     kbdexport1/kbd/myps2/fifo_reg_0_7_0_5/RAMB_D1/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.050         7.692       6.642      SLICE_X12Y65     kbdexport1/kbd/myps2/fifo_reg_0_7_0_5/RAMC/CLK
Low Pulse Width   Fast    RAMD32/CLK          n/a            1.050         7.692       6.642      SLICE_X12Y65     kbdexport1/kbd/myps2/fifo_reg_0_7_0_5/RAMC/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.050         7.692       6.642      SLICE_X12Y65     kbdexport1/kbd/myps2/fifo_reg_0_7_0_5/RAMA/CLK
High Pulse Width  Fast    RAMD32/CLK          n/a            1.050         7.692       6.642      SLICE_X12Y65     kbdexport1/kbd/myps2/fifo_reg_0_7_0_5/RAMA/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.050         7.692       6.642      SLICE_X12Y65     kbdexport1/kbd/myps2/fifo_reg_0_7_0_5/RAMA_D1/CLK
High Pulse Width  Fast    RAMD32/CLK          n/a            1.050         7.692       6.642      SLICE_X12Y65     kbdexport1/kbd/myps2/fifo_reg_0_7_0_5/RAMA_D1/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.050         7.692       6.642      SLICE_X12Y65     kbdexport1/kbd/myps2/fifo_reg_0_7_0_5/RAMB/CLK
High Pulse Width  Fast    RAMD32/CLK          n/a            1.050         7.692       6.642      SLICE_X12Y65     kbdexport1/kbd/myps2/fifo_reg_0_7_0_5/RAMB/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.050         7.692       6.642      SLICE_X12Y65     kbdexport1/kbd/myps2/fifo_reg_0_7_0_5/RAMB_D1/CLK
High Pulse Width  Fast    RAMD32/CLK          n/a            1.050         7.692       6.642      SLICE_X12Y65     kbdexport1/kbd/myps2/fifo_reg_0_7_0_5/RAMB_D1/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.050         7.692       6.642      SLICE_X12Y65     kbdexport1/kbd/myps2/fifo_reg_0_7_0_5/RAMC/CLK
High Pulse Width  Fast    RAMD32/CLK          n/a            1.050         7.692       6.642      SLICE_X12Y65     kbdexport1/kbd/myps2/fifo_reg_0_7_0_5/RAMC/CLK



---------------------------------------------------------------------------------------------------
From Clock:  clkfbout_clk_wiz_0
  To Clock:  clkfbout_clk_wiz_0

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack       48.408ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clkfbout_clk_wiz_0
Waveform(ns):       { 0.000 25.000 }
Period(ns):         50.000
Sources:            { clock65/inst/mmcm_adv_inst/CLKFBOUT }

Check Type  Corner  Lib Pin              Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period  n/a     BUFG/I               n/a            1.592         50.000      48.408     BUFGCTRL_X0Y17   clock65/inst/clkf_buf/I
Min Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            1.249         50.000      48.751     MMCME2_ADV_X1Y2  clock65/inst/mmcm_adv_inst/CLKFBOUT
Min Period  n/a     MMCME2_ADV/CLKFBIN   n/a            1.249         50.000      48.751     MMCME2_ADV_X1Y2  clock65/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBIN   n/a            100.000       50.000      50.000     MMCME2_ADV_X1Y2  clock65/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            213.360       50.000      163.360    MMCME2_ADV_X1Y2  clock65/inst/mmcm_adv_inst/CLKFBOUT



---------------------------------------------------------------------------------------------------
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        3.000ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk_pin
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { CLK100MHZ }

Check Type        Corner  Lib Pin            Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     MMCME2_ADV/CLKIN1  n/a            1.249         10.000      8.751      MMCME2_ADV_X1Y2  clock65/inst/mmcm_adv_inst/CLKIN1
Max Period        n/a     MMCME2_ADV/CLKIN1  n/a            100.000       10.000      90.000     MMCME2_ADV_X1Y2  clock65/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Fast    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y2  clock65/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Slow    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y2  clock65/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Slow    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y2  clock65/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Fast    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y2  clock65/inst/mmcm_adv_inst/CLKIN1



---------------------------------------------------------------------------------------------------
From Clock:  clk_out_65mhz_clk_wiz_0_1
  To Clock:  clk_out_65mhz_clk_wiz_0_1

Setup :            0  Failing Endpoints,  Worst Slack        2.366ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.165ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        6.642ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             2.366ns  (required time - arrival time)
  Source:                 srx/data_q_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out_65mhz_clk_wiz_0_1  {rise@0.000ns fall@7.692ns period=15.385ns})
  Destination:            packetrcv/highestSNreceived_reg[23]/R
                            (rising edge-triggered cell FDRE clocked by clk_out_65mhz_clk_wiz_0_1  {rise@0.000ns fall@7.692ns period=15.385ns})
  Path Group:             clk_out_65mhz_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            15.385ns  (clk_out_65mhz_clk_wiz_0_1 rise@15.385ns - clk_out_65mhz_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        12.487ns  (logic 5.426ns (43.453%)  route 7.061ns (56.547%))
  Logic Levels:           23  (CARRY4=11 LUT2=2 LUT3=3 LUT4=2 LUT5=1 LUT6=4)
  Clock Path Skew:        -0.028ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.756ns = ( 14.628 - 15.385 ) 
    Source Clock Delay      (SCD):    -0.380ns
    Clock Pessimism Removal (CPR):    0.348ns
  Clock Uncertainty:      0.130ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.251ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out_65mhz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clock65/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.330     1.330 r  clock65/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.974     2.304    clock65/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.294    -2.990 r  clock65/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.297    -1.693    clock65/inst/clk_out_65mhz_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.076    -1.617 r  clock65/inst/clkout1_buf/O
                         net (fo=2502, routed)        1.237    -0.380    srx/clk_out_65mhz
    SLICE_X45Y78         FDRE                                         r  srx/data_q_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y78         FDRE (Prop_fdre_C_Q)         0.313    -0.067 r  srx/data_q_reg[2]/Q
                         net (fo=8, routed)           0.556     0.488    srx/data[2]
    SLICE_X44Y79         LUT3 (Prop_lut3_I2_O)        0.230     0.718 r  srx/state[1]_i_392/O
                         net (fo=2, routed)           0.507     1.225    srx/state[1]_i_392_n_0
    SLICE_X44Y79         LUT4 (Prop_lut4_I3_O)        0.240     1.465 r  srx/state[1]_i_395/O
                         net (fo=1, routed)           0.000     1.465    srx/state[1]_i_395_n_0
    SLICE_X44Y79         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.299     1.764 r  srx/state_reg[1]_i_365/CO[3]
                         net (fo=1, routed)           0.000     1.764    srx/state_reg[1]_i_365_n_0
    SLICE_X44Y80         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.181     1.945 r  srx/state_reg[1]_i_338/O[2]
                         net (fo=2, routed)           0.795     2.740    srx_n_204
    SLICE_X42Y81         LUT3 (Prop_lut3_I0_O)        0.233     2.973 r  state[1]_i_314/O
                         net (fo=2, routed)           0.476     3.449    state[1]_i_314_n_0
    SLICE_X42Y81         LUT4 (Prop_lut4_I3_O)        0.239     3.688 r  state[1]_i_318/O
                         net (fo=1, routed)           0.000     3.688    state[1]_i_318_n_0
    SLICE_X42Y81         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.284     3.972 r  state_reg[1]_i_210/CO[3]
                         net (fo=1, routed)           0.000     3.972    state_reg[1]_i_210_n_0
    SLICE_X42Y82         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.092     4.064 r  state_reg[1]_i_149/CO[3]
                         net (fo=1, routed)           0.000     4.064    state_reg[1]_i_149_n_0
    SLICE_X42Y83         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.180     4.244 r  state_reg[1]_i_100/O[2]
                         net (fo=3, routed)           0.584     4.828    srx/data_q_reg[30]_0[2]
    SLICE_X41Y92         LUT3 (Prop_lut3_I1_O)        0.217     5.045 r  srx/state[1]_i_146/O
                         net (fo=2, routed)           0.406     5.452    srx/state[1]_i_146_n_0
    SLICE_X41Y92         LUT5 (Prop_lut5_I2_O)        0.097     5.549 r  srx/state[1]_i_92/O
                         net (fo=2, routed)           0.278     5.826    srx/state[1]_i_92_n_0
    SLICE_X40Y92         LUT6 (Prop_lut6_I0_O)        0.097     5.923 r  srx/state[1]_i_96/O
                         net (fo=1, routed)           0.000     5.923    srx/state[1]_i_96_n_0
    SLICE_X40Y92         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.299     6.222 r  srx/state_reg[1]_i_55/CO[3]
                         net (fo=1, routed)           0.000     6.222    srx/state_reg[1]_i_55_n_0
    SLICE_X40Y93         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.230     6.452 r  srx/state_reg[1]_i_33/O[1]
                         net (fo=2, routed)           0.526     6.978    srx/packetrcv/p_1_in17_in[1]
    SLICE_X38Y92         LUT2 (Prop_lut2_I0_O)        0.225     7.203 r  srx/state[1]_i_36/O
                         net (fo=1, routed)           0.000     7.203    srx/state[1]_i_36_n_0
    SLICE_X38Y92         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.402     7.605 r  srx/state_reg[1]_i_12/CO[3]
                         net (fo=1, routed)           0.000     7.605    srx/state_reg[1]_i_12_n_0
    SLICE_X38Y93         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.180     7.785 r  srx/highestSNreceived_reg[31]_i_10/O[2]
                         net (fo=4, routed)           0.531     8.316    packetrcv/checksum2[6]
    SLICE_X43Y94         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.629     8.945 r  packetrcv/state_reg[1]_i_8/CO[3]
                         net (fo=1, routed)           0.000     8.945    packetrcv/state_reg[1]_i_8_n_0
    SLICE_X43Y95         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.234     9.179 r  packetrcv/state_reg[1]_i_10/O[3]
                         net (fo=1, routed)           0.599     9.778    packetrcv/state_reg[1]_i_10_n_4
    SLICE_X42Y95         LUT6 (Prop_lut6_I0_O)        0.234    10.012 r  packetrcv/state[1]_i_4/O
                         net (fo=3, routed)           0.644    10.656    s1/data_q_reg[271]_0
    SLICE_X42Y91         LUT6 (Prop_lut6_I0_O)        0.097    10.753 r  s1/highestSNreceived[31]_i_3/O
                         net (fo=1, routed)           0.188    10.941    s1/highestSNreceived[31]_i_3_n_0
    SLICE_X42Y91         LUT6 (Prop_lut6_I0_O)        0.097    11.038 r  s1/highestSNreceived[31]_i_2/O
                         net (fo=33, routed)          0.381    11.419    packetrcv/out_reg
    SLICE_X38Y91         LUT2 (Prop_lut2_I1_O)        0.097    11.516 r  packetrcv/highestSNreceived[31]_i_1/O
                         net (fo=32, routed)          0.590    12.107    packetrcv/highestSNreceived[31]_i_1_n_0
    SLICE_X38Y90         FDRE                                         r  packetrcv/highestSNreceived_reg[23]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out_65mhz_clk_wiz_0_1 rise edge)
                                                     15.385    15.385 r  
    E3                                                0.000    15.385 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    15.385    clock65/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.263    16.647 r  clock65/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.916    17.564    clock65/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.390    12.174 r  clock65/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.234    13.408    clock65/inst/clk_out_65mhz_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.072    13.480 r  clock65/inst/clkout1_buf/O
                         net (fo=2502, routed)        1.148    14.628    packetrcv/clk_out_65mhz
    SLICE_X38Y90         FDRE                                         r  packetrcv/highestSNreceived_reg[23]/C
                         clock pessimism              0.348    14.976    
                         clock uncertainty           -0.130    14.846    
    SLICE_X38Y90         FDRE (Setup_fdre_C_R)       -0.373    14.473    packetrcv/highestSNreceived_reg[23]
  -------------------------------------------------------------------
                         required time                         14.473    
                         arrival time                         -12.107    
  -------------------------------------------------------------------
                         slack                                  2.366    

Slack (MET) :             2.366ns  (required time - arrival time)
  Source:                 srx/data_q_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out_65mhz_clk_wiz_0_1  {rise@0.000ns fall@7.692ns period=15.385ns})
  Destination:            packetrcv/highestSNreceived_reg[24]/R
                            (rising edge-triggered cell FDRE clocked by clk_out_65mhz_clk_wiz_0_1  {rise@0.000ns fall@7.692ns period=15.385ns})
  Path Group:             clk_out_65mhz_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            15.385ns  (clk_out_65mhz_clk_wiz_0_1 rise@15.385ns - clk_out_65mhz_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        12.487ns  (logic 5.426ns (43.453%)  route 7.061ns (56.547%))
  Logic Levels:           23  (CARRY4=11 LUT2=2 LUT3=3 LUT4=2 LUT5=1 LUT6=4)
  Clock Path Skew:        -0.028ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.756ns = ( 14.628 - 15.385 ) 
    Source Clock Delay      (SCD):    -0.380ns
    Clock Pessimism Removal (CPR):    0.348ns
  Clock Uncertainty:      0.130ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.251ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out_65mhz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clock65/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.330     1.330 r  clock65/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.974     2.304    clock65/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.294    -2.990 r  clock65/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.297    -1.693    clock65/inst/clk_out_65mhz_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.076    -1.617 r  clock65/inst/clkout1_buf/O
                         net (fo=2502, routed)        1.237    -0.380    srx/clk_out_65mhz
    SLICE_X45Y78         FDRE                                         r  srx/data_q_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y78         FDRE (Prop_fdre_C_Q)         0.313    -0.067 r  srx/data_q_reg[2]/Q
                         net (fo=8, routed)           0.556     0.488    srx/data[2]
    SLICE_X44Y79         LUT3 (Prop_lut3_I2_O)        0.230     0.718 r  srx/state[1]_i_392/O
                         net (fo=2, routed)           0.507     1.225    srx/state[1]_i_392_n_0
    SLICE_X44Y79         LUT4 (Prop_lut4_I3_O)        0.240     1.465 r  srx/state[1]_i_395/O
                         net (fo=1, routed)           0.000     1.465    srx/state[1]_i_395_n_0
    SLICE_X44Y79         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.299     1.764 r  srx/state_reg[1]_i_365/CO[3]
                         net (fo=1, routed)           0.000     1.764    srx/state_reg[1]_i_365_n_0
    SLICE_X44Y80         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.181     1.945 r  srx/state_reg[1]_i_338/O[2]
                         net (fo=2, routed)           0.795     2.740    srx_n_204
    SLICE_X42Y81         LUT3 (Prop_lut3_I0_O)        0.233     2.973 r  state[1]_i_314/O
                         net (fo=2, routed)           0.476     3.449    state[1]_i_314_n_0
    SLICE_X42Y81         LUT4 (Prop_lut4_I3_O)        0.239     3.688 r  state[1]_i_318/O
                         net (fo=1, routed)           0.000     3.688    state[1]_i_318_n_0
    SLICE_X42Y81         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.284     3.972 r  state_reg[1]_i_210/CO[3]
                         net (fo=1, routed)           0.000     3.972    state_reg[1]_i_210_n_0
    SLICE_X42Y82         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.092     4.064 r  state_reg[1]_i_149/CO[3]
                         net (fo=1, routed)           0.000     4.064    state_reg[1]_i_149_n_0
    SLICE_X42Y83         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.180     4.244 r  state_reg[1]_i_100/O[2]
                         net (fo=3, routed)           0.584     4.828    srx/data_q_reg[30]_0[2]
    SLICE_X41Y92         LUT3 (Prop_lut3_I1_O)        0.217     5.045 r  srx/state[1]_i_146/O
                         net (fo=2, routed)           0.406     5.452    srx/state[1]_i_146_n_0
    SLICE_X41Y92         LUT5 (Prop_lut5_I2_O)        0.097     5.549 r  srx/state[1]_i_92/O
                         net (fo=2, routed)           0.278     5.826    srx/state[1]_i_92_n_0
    SLICE_X40Y92         LUT6 (Prop_lut6_I0_O)        0.097     5.923 r  srx/state[1]_i_96/O
                         net (fo=1, routed)           0.000     5.923    srx/state[1]_i_96_n_0
    SLICE_X40Y92         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.299     6.222 r  srx/state_reg[1]_i_55/CO[3]
                         net (fo=1, routed)           0.000     6.222    srx/state_reg[1]_i_55_n_0
    SLICE_X40Y93         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.230     6.452 r  srx/state_reg[1]_i_33/O[1]
                         net (fo=2, routed)           0.526     6.978    srx/packetrcv/p_1_in17_in[1]
    SLICE_X38Y92         LUT2 (Prop_lut2_I0_O)        0.225     7.203 r  srx/state[1]_i_36/O
                         net (fo=1, routed)           0.000     7.203    srx/state[1]_i_36_n_0
    SLICE_X38Y92         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.402     7.605 r  srx/state_reg[1]_i_12/CO[3]
                         net (fo=1, routed)           0.000     7.605    srx/state_reg[1]_i_12_n_0
    SLICE_X38Y93         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.180     7.785 r  srx/highestSNreceived_reg[31]_i_10/O[2]
                         net (fo=4, routed)           0.531     8.316    packetrcv/checksum2[6]
    SLICE_X43Y94         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.629     8.945 r  packetrcv/state_reg[1]_i_8/CO[3]
                         net (fo=1, routed)           0.000     8.945    packetrcv/state_reg[1]_i_8_n_0
    SLICE_X43Y95         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.234     9.179 r  packetrcv/state_reg[1]_i_10/O[3]
                         net (fo=1, routed)           0.599     9.778    packetrcv/state_reg[1]_i_10_n_4
    SLICE_X42Y95         LUT6 (Prop_lut6_I0_O)        0.234    10.012 r  packetrcv/state[1]_i_4/O
                         net (fo=3, routed)           0.644    10.656    s1/data_q_reg[271]_0
    SLICE_X42Y91         LUT6 (Prop_lut6_I0_O)        0.097    10.753 r  s1/highestSNreceived[31]_i_3/O
                         net (fo=1, routed)           0.188    10.941    s1/highestSNreceived[31]_i_3_n_0
    SLICE_X42Y91         LUT6 (Prop_lut6_I0_O)        0.097    11.038 r  s1/highestSNreceived[31]_i_2/O
                         net (fo=33, routed)          0.381    11.419    packetrcv/out_reg
    SLICE_X38Y91         LUT2 (Prop_lut2_I1_O)        0.097    11.516 r  packetrcv/highestSNreceived[31]_i_1/O
                         net (fo=32, routed)          0.590    12.107    packetrcv/highestSNreceived[31]_i_1_n_0
    SLICE_X38Y90         FDRE                                         r  packetrcv/highestSNreceived_reg[24]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out_65mhz_clk_wiz_0_1 rise edge)
                                                     15.385    15.385 r  
    E3                                                0.000    15.385 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    15.385    clock65/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.263    16.647 r  clock65/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.916    17.564    clock65/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.390    12.174 r  clock65/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.234    13.408    clock65/inst/clk_out_65mhz_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.072    13.480 r  clock65/inst/clkout1_buf/O
                         net (fo=2502, routed)        1.148    14.628    packetrcv/clk_out_65mhz
    SLICE_X38Y90         FDRE                                         r  packetrcv/highestSNreceived_reg[24]/C
                         clock pessimism              0.348    14.976    
                         clock uncertainty           -0.130    14.846    
    SLICE_X38Y90         FDRE (Setup_fdre_C_R)       -0.373    14.473    packetrcv/highestSNreceived_reg[24]
  -------------------------------------------------------------------
                         required time                         14.473    
                         arrival time                         -12.107    
  -------------------------------------------------------------------
                         slack                                  2.366    

Slack (MET) :             2.366ns  (required time - arrival time)
  Source:                 srx/data_q_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out_65mhz_clk_wiz_0_1  {rise@0.000ns fall@7.692ns period=15.385ns})
  Destination:            packetrcv/highestSNreceived_reg[25]/R
                            (rising edge-triggered cell FDRE clocked by clk_out_65mhz_clk_wiz_0_1  {rise@0.000ns fall@7.692ns period=15.385ns})
  Path Group:             clk_out_65mhz_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            15.385ns  (clk_out_65mhz_clk_wiz_0_1 rise@15.385ns - clk_out_65mhz_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        12.487ns  (logic 5.426ns (43.453%)  route 7.061ns (56.547%))
  Logic Levels:           23  (CARRY4=11 LUT2=2 LUT3=3 LUT4=2 LUT5=1 LUT6=4)
  Clock Path Skew:        -0.028ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.756ns = ( 14.628 - 15.385 ) 
    Source Clock Delay      (SCD):    -0.380ns
    Clock Pessimism Removal (CPR):    0.348ns
  Clock Uncertainty:      0.130ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.251ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out_65mhz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clock65/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.330     1.330 r  clock65/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.974     2.304    clock65/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.294    -2.990 r  clock65/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.297    -1.693    clock65/inst/clk_out_65mhz_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.076    -1.617 r  clock65/inst/clkout1_buf/O
                         net (fo=2502, routed)        1.237    -0.380    srx/clk_out_65mhz
    SLICE_X45Y78         FDRE                                         r  srx/data_q_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y78         FDRE (Prop_fdre_C_Q)         0.313    -0.067 r  srx/data_q_reg[2]/Q
                         net (fo=8, routed)           0.556     0.488    srx/data[2]
    SLICE_X44Y79         LUT3 (Prop_lut3_I2_O)        0.230     0.718 r  srx/state[1]_i_392/O
                         net (fo=2, routed)           0.507     1.225    srx/state[1]_i_392_n_0
    SLICE_X44Y79         LUT4 (Prop_lut4_I3_O)        0.240     1.465 r  srx/state[1]_i_395/O
                         net (fo=1, routed)           0.000     1.465    srx/state[1]_i_395_n_0
    SLICE_X44Y79         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.299     1.764 r  srx/state_reg[1]_i_365/CO[3]
                         net (fo=1, routed)           0.000     1.764    srx/state_reg[1]_i_365_n_0
    SLICE_X44Y80         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.181     1.945 r  srx/state_reg[1]_i_338/O[2]
                         net (fo=2, routed)           0.795     2.740    srx_n_204
    SLICE_X42Y81         LUT3 (Prop_lut3_I0_O)        0.233     2.973 r  state[1]_i_314/O
                         net (fo=2, routed)           0.476     3.449    state[1]_i_314_n_0
    SLICE_X42Y81         LUT4 (Prop_lut4_I3_O)        0.239     3.688 r  state[1]_i_318/O
                         net (fo=1, routed)           0.000     3.688    state[1]_i_318_n_0
    SLICE_X42Y81         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.284     3.972 r  state_reg[1]_i_210/CO[3]
                         net (fo=1, routed)           0.000     3.972    state_reg[1]_i_210_n_0
    SLICE_X42Y82         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.092     4.064 r  state_reg[1]_i_149/CO[3]
                         net (fo=1, routed)           0.000     4.064    state_reg[1]_i_149_n_0
    SLICE_X42Y83         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.180     4.244 r  state_reg[1]_i_100/O[2]
                         net (fo=3, routed)           0.584     4.828    srx/data_q_reg[30]_0[2]
    SLICE_X41Y92         LUT3 (Prop_lut3_I1_O)        0.217     5.045 r  srx/state[1]_i_146/O
                         net (fo=2, routed)           0.406     5.452    srx/state[1]_i_146_n_0
    SLICE_X41Y92         LUT5 (Prop_lut5_I2_O)        0.097     5.549 r  srx/state[1]_i_92/O
                         net (fo=2, routed)           0.278     5.826    srx/state[1]_i_92_n_0
    SLICE_X40Y92         LUT6 (Prop_lut6_I0_O)        0.097     5.923 r  srx/state[1]_i_96/O
                         net (fo=1, routed)           0.000     5.923    srx/state[1]_i_96_n_0
    SLICE_X40Y92         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.299     6.222 r  srx/state_reg[1]_i_55/CO[3]
                         net (fo=1, routed)           0.000     6.222    srx/state_reg[1]_i_55_n_0
    SLICE_X40Y93         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.230     6.452 r  srx/state_reg[1]_i_33/O[1]
                         net (fo=2, routed)           0.526     6.978    srx/packetrcv/p_1_in17_in[1]
    SLICE_X38Y92         LUT2 (Prop_lut2_I0_O)        0.225     7.203 r  srx/state[1]_i_36/O
                         net (fo=1, routed)           0.000     7.203    srx/state[1]_i_36_n_0
    SLICE_X38Y92         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.402     7.605 r  srx/state_reg[1]_i_12/CO[3]
                         net (fo=1, routed)           0.000     7.605    srx/state_reg[1]_i_12_n_0
    SLICE_X38Y93         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.180     7.785 r  srx/highestSNreceived_reg[31]_i_10/O[2]
                         net (fo=4, routed)           0.531     8.316    packetrcv/checksum2[6]
    SLICE_X43Y94         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.629     8.945 r  packetrcv/state_reg[1]_i_8/CO[3]
                         net (fo=1, routed)           0.000     8.945    packetrcv/state_reg[1]_i_8_n_0
    SLICE_X43Y95         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.234     9.179 r  packetrcv/state_reg[1]_i_10/O[3]
                         net (fo=1, routed)           0.599     9.778    packetrcv/state_reg[1]_i_10_n_4
    SLICE_X42Y95         LUT6 (Prop_lut6_I0_O)        0.234    10.012 r  packetrcv/state[1]_i_4/O
                         net (fo=3, routed)           0.644    10.656    s1/data_q_reg[271]_0
    SLICE_X42Y91         LUT6 (Prop_lut6_I0_O)        0.097    10.753 r  s1/highestSNreceived[31]_i_3/O
                         net (fo=1, routed)           0.188    10.941    s1/highestSNreceived[31]_i_3_n_0
    SLICE_X42Y91         LUT6 (Prop_lut6_I0_O)        0.097    11.038 r  s1/highestSNreceived[31]_i_2/O
                         net (fo=33, routed)          0.381    11.419    packetrcv/out_reg
    SLICE_X38Y91         LUT2 (Prop_lut2_I1_O)        0.097    11.516 r  packetrcv/highestSNreceived[31]_i_1/O
                         net (fo=32, routed)          0.590    12.107    packetrcv/highestSNreceived[31]_i_1_n_0
    SLICE_X38Y90         FDRE                                         r  packetrcv/highestSNreceived_reg[25]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out_65mhz_clk_wiz_0_1 rise edge)
                                                     15.385    15.385 r  
    E3                                                0.000    15.385 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    15.385    clock65/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.263    16.647 r  clock65/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.916    17.564    clock65/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.390    12.174 r  clock65/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.234    13.408    clock65/inst/clk_out_65mhz_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.072    13.480 r  clock65/inst/clkout1_buf/O
                         net (fo=2502, routed)        1.148    14.628    packetrcv/clk_out_65mhz
    SLICE_X38Y90         FDRE                                         r  packetrcv/highestSNreceived_reg[25]/C
                         clock pessimism              0.348    14.976    
                         clock uncertainty           -0.130    14.846    
    SLICE_X38Y90         FDRE (Setup_fdre_C_R)       -0.373    14.473    packetrcv/highestSNreceived_reg[25]
  -------------------------------------------------------------------
                         required time                         14.473    
                         arrival time                         -12.107    
  -------------------------------------------------------------------
                         slack                                  2.366    

Slack (MET) :             2.366ns  (required time - arrival time)
  Source:                 srx/data_q_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out_65mhz_clk_wiz_0_1  {rise@0.000ns fall@7.692ns period=15.385ns})
  Destination:            packetrcv/highestSNreceived_reg[27]/R
                            (rising edge-triggered cell FDRE clocked by clk_out_65mhz_clk_wiz_0_1  {rise@0.000ns fall@7.692ns period=15.385ns})
  Path Group:             clk_out_65mhz_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            15.385ns  (clk_out_65mhz_clk_wiz_0_1 rise@15.385ns - clk_out_65mhz_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        12.487ns  (logic 5.426ns (43.453%)  route 7.061ns (56.547%))
  Logic Levels:           23  (CARRY4=11 LUT2=2 LUT3=3 LUT4=2 LUT5=1 LUT6=4)
  Clock Path Skew:        -0.028ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.756ns = ( 14.628 - 15.385 ) 
    Source Clock Delay      (SCD):    -0.380ns
    Clock Pessimism Removal (CPR):    0.348ns
  Clock Uncertainty:      0.130ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.251ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out_65mhz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clock65/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.330     1.330 r  clock65/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.974     2.304    clock65/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.294    -2.990 r  clock65/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.297    -1.693    clock65/inst/clk_out_65mhz_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.076    -1.617 r  clock65/inst/clkout1_buf/O
                         net (fo=2502, routed)        1.237    -0.380    srx/clk_out_65mhz
    SLICE_X45Y78         FDRE                                         r  srx/data_q_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y78         FDRE (Prop_fdre_C_Q)         0.313    -0.067 r  srx/data_q_reg[2]/Q
                         net (fo=8, routed)           0.556     0.488    srx/data[2]
    SLICE_X44Y79         LUT3 (Prop_lut3_I2_O)        0.230     0.718 r  srx/state[1]_i_392/O
                         net (fo=2, routed)           0.507     1.225    srx/state[1]_i_392_n_0
    SLICE_X44Y79         LUT4 (Prop_lut4_I3_O)        0.240     1.465 r  srx/state[1]_i_395/O
                         net (fo=1, routed)           0.000     1.465    srx/state[1]_i_395_n_0
    SLICE_X44Y79         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.299     1.764 r  srx/state_reg[1]_i_365/CO[3]
                         net (fo=1, routed)           0.000     1.764    srx/state_reg[1]_i_365_n_0
    SLICE_X44Y80         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.181     1.945 r  srx/state_reg[1]_i_338/O[2]
                         net (fo=2, routed)           0.795     2.740    srx_n_204
    SLICE_X42Y81         LUT3 (Prop_lut3_I0_O)        0.233     2.973 r  state[1]_i_314/O
                         net (fo=2, routed)           0.476     3.449    state[1]_i_314_n_0
    SLICE_X42Y81         LUT4 (Prop_lut4_I3_O)        0.239     3.688 r  state[1]_i_318/O
                         net (fo=1, routed)           0.000     3.688    state[1]_i_318_n_0
    SLICE_X42Y81         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.284     3.972 r  state_reg[1]_i_210/CO[3]
                         net (fo=1, routed)           0.000     3.972    state_reg[1]_i_210_n_0
    SLICE_X42Y82         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.092     4.064 r  state_reg[1]_i_149/CO[3]
                         net (fo=1, routed)           0.000     4.064    state_reg[1]_i_149_n_0
    SLICE_X42Y83         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.180     4.244 r  state_reg[1]_i_100/O[2]
                         net (fo=3, routed)           0.584     4.828    srx/data_q_reg[30]_0[2]
    SLICE_X41Y92         LUT3 (Prop_lut3_I1_O)        0.217     5.045 r  srx/state[1]_i_146/O
                         net (fo=2, routed)           0.406     5.452    srx/state[1]_i_146_n_0
    SLICE_X41Y92         LUT5 (Prop_lut5_I2_O)        0.097     5.549 r  srx/state[1]_i_92/O
                         net (fo=2, routed)           0.278     5.826    srx/state[1]_i_92_n_0
    SLICE_X40Y92         LUT6 (Prop_lut6_I0_O)        0.097     5.923 r  srx/state[1]_i_96/O
                         net (fo=1, routed)           0.000     5.923    srx/state[1]_i_96_n_0
    SLICE_X40Y92         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.299     6.222 r  srx/state_reg[1]_i_55/CO[3]
                         net (fo=1, routed)           0.000     6.222    srx/state_reg[1]_i_55_n_0
    SLICE_X40Y93         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.230     6.452 r  srx/state_reg[1]_i_33/O[1]
                         net (fo=2, routed)           0.526     6.978    srx/packetrcv/p_1_in17_in[1]
    SLICE_X38Y92         LUT2 (Prop_lut2_I0_O)        0.225     7.203 r  srx/state[1]_i_36/O
                         net (fo=1, routed)           0.000     7.203    srx/state[1]_i_36_n_0
    SLICE_X38Y92         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.402     7.605 r  srx/state_reg[1]_i_12/CO[3]
                         net (fo=1, routed)           0.000     7.605    srx/state_reg[1]_i_12_n_0
    SLICE_X38Y93         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.180     7.785 r  srx/highestSNreceived_reg[31]_i_10/O[2]
                         net (fo=4, routed)           0.531     8.316    packetrcv/checksum2[6]
    SLICE_X43Y94         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.629     8.945 r  packetrcv/state_reg[1]_i_8/CO[3]
                         net (fo=1, routed)           0.000     8.945    packetrcv/state_reg[1]_i_8_n_0
    SLICE_X43Y95         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.234     9.179 r  packetrcv/state_reg[1]_i_10/O[3]
                         net (fo=1, routed)           0.599     9.778    packetrcv/state_reg[1]_i_10_n_4
    SLICE_X42Y95         LUT6 (Prop_lut6_I0_O)        0.234    10.012 r  packetrcv/state[1]_i_4/O
                         net (fo=3, routed)           0.644    10.656    s1/data_q_reg[271]_0
    SLICE_X42Y91         LUT6 (Prop_lut6_I0_O)        0.097    10.753 r  s1/highestSNreceived[31]_i_3/O
                         net (fo=1, routed)           0.188    10.941    s1/highestSNreceived[31]_i_3_n_0
    SLICE_X42Y91         LUT6 (Prop_lut6_I0_O)        0.097    11.038 r  s1/highestSNreceived[31]_i_2/O
                         net (fo=33, routed)          0.381    11.419    packetrcv/out_reg
    SLICE_X38Y91         LUT2 (Prop_lut2_I1_O)        0.097    11.516 r  packetrcv/highestSNreceived[31]_i_1/O
                         net (fo=32, routed)          0.590    12.107    packetrcv/highestSNreceived[31]_i_1_n_0
    SLICE_X38Y90         FDRE                                         r  packetrcv/highestSNreceived_reg[27]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out_65mhz_clk_wiz_0_1 rise edge)
                                                     15.385    15.385 r  
    E3                                                0.000    15.385 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    15.385    clock65/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.263    16.647 r  clock65/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.916    17.564    clock65/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.390    12.174 r  clock65/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.234    13.408    clock65/inst/clk_out_65mhz_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.072    13.480 r  clock65/inst/clkout1_buf/O
                         net (fo=2502, routed)        1.148    14.628    packetrcv/clk_out_65mhz
    SLICE_X38Y90         FDRE                                         r  packetrcv/highestSNreceived_reg[27]/C
                         clock pessimism              0.348    14.976    
                         clock uncertainty           -0.130    14.846    
    SLICE_X38Y90         FDRE (Setup_fdre_C_R)       -0.373    14.473    packetrcv/highestSNreceived_reg[27]
  -------------------------------------------------------------------
                         required time                         14.473    
                         arrival time                         -12.107    
  -------------------------------------------------------------------
                         slack                                  2.366    

Slack (MET) :             2.381ns  (required time - arrival time)
  Source:                 srx/data_q_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out_65mhz_clk_wiz_0_1  {rise@0.000ns fall@7.692ns period=15.385ns})
  Destination:            packetrcv/highestSNreceived_reg[10]/R
                            (rising edge-triggered cell FDRE clocked by clk_out_65mhz_clk_wiz_0_1  {rise@0.000ns fall@7.692ns period=15.385ns})
  Path Group:             clk_out_65mhz_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            15.385ns  (clk_out_65mhz_clk_wiz_0_1 rise@15.385ns - clk_out_65mhz_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        12.531ns  (logic 5.426ns (43.301%)  route 7.105ns (56.699%))
  Logic Levels:           23  (CARRY4=11 LUT2=2 LUT3=3 LUT4=2 LUT5=1 LUT6=4)
  Clock Path Skew:        -0.028ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.756ns = ( 14.628 - 15.385 ) 
    Source Clock Delay      (SCD):    -0.380ns
    Clock Pessimism Removal (CPR):    0.348ns
  Clock Uncertainty:      0.130ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.251ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out_65mhz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clock65/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.330     1.330 r  clock65/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.974     2.304    clock65/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.294    -2.990 r  clock65/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.297    -1.693    clock65/inst/clk_out_65mhz_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.076    -1.617 r  clock65/inst/clkout1_buf/O
                         net (fo=2502, routed)        1.237    -0.380    srx/clk_out_65mhz
    SLICE_X45Y78         FDRE                                         r  srx/data_q_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y78         FDRE (Prop_fdre_C_Q)         0.313    -0.067 r  srx/data_q_reg[2]/Q
                         net (fo=8, routed)           0.556     0.488    srx/data[2]
    SLICE_X44Y79         LUT3 (Prop_lut3_I2_O)        0.230     0.718 r  srx/state[1]_i_392/O
                         net (fo=2, routed)           0.507     1.225    srx/state[1]_i_392_n_0
    SLICE_X44Y79         LUT4 (Prop_lut4_I3_O)        0.240     1.465 r  srx/state[1]_i_395/O
                         net (fo=1, routed)           0.000     1.465    srx/state[1]_i_395_n_0
    SLICE_X44Y79         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.299     1.764 r  srx/state_reg[1]_i_365/CO[3]
                         net (fo=1, routed)           0.000     1.764    srx/state_reg[1]_i_365_n_0
    SLICE_X44Y80         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.181     1.945 r  srx/state_reg[1]_i_338/O[2]
                         net (fo=2, routed)           0.795     2.740    srx_n_204
    SLICE_X42Y81         LUT3 (Prop_lut3_I0_O)        0.233     2.973 r  state[1]_i_314/O
                         net (fo=2, routed)           0.476     3.449    state[1]_i_314_n_0
    SLICE_X42Y81         LUT4 (Prop_lut4_I3_O)        0.239     3.688 r  state[1]_i_318/O
                         net (fo=1, routed)           0.000     3.688    state[1]_i_318_n_0
    SLICE_X42Y81         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.284     3.972 r  state_reg[1]_i_210/CO[3]
                         net (fo=1, routed)           0.000     3.972    state_reg[1]_i_210_n_0
    SLICE_X42Y82         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.092     4.064 r  state_reg[1]_i_149/CO[3]
                         net (fo=1, routed)           0.000     4.064    state_reg[1]_i_149_n_0
    SLICE_X42Y83         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.180     4.244 r  state_reg[1]_i_100/O[2]
                         net (fo=3, routed)           0.584     4.828    srx/data_q_reg[30]_0[2]
    SLICE_X41Y92         LUT3 (Prop_lut3_I1_O)        0.217     5.045 r  srx/state[1]_i_146/O
                         net (fo=2, routed)           0.406     5.452    srx/state[1]_i_146_n_0
    SLICE_X41Y92         LUT5 (Prop_lut5_I2_O)        0.097     5.549 r  srx/state[1]_i_92/O
                         net (fo=2, routed)           0.278     5.826    srx/state[1]_i_92_n_0
    SLICE_X40Y92         LUT6 (Prop_lut6_I0_O)        0.097     5.923 r  srx/state[1]_i_96/O
                         net (fo=1, routed)           0.000     5.923    srx/state[1]_i_96_n_0
    SLICE_X40Y92         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.299     6.222 r  srx/state_reg[1]_i_55/CO[3]
                         net (fo=1, routed)           0.000     6.222    srx/state_reg[1]_i_55_n_0
    SLICE_X40Y93         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.230     6.452 r  srx/state_reg[1]_i_33/O[1]
                         net (fo=2, routed)           0.526     6.978    srx/packetrcv/p_1_in17_in[1]
    SLICE_X38Y92         LUT2 (Prop_lut2_I0_O)        0.225     7.203 r  srx/state[1]_i_36/O
                         net (fo=1, routed)           0.000     7.203    srx/state[1]_i_36_n_0
    SLICE_X38Y92         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.402     7.605 r  srx/state_reg[1]_i_12/CO[3]
                         net (fo=1, routed)           0.000     7.605    srx/state_reg[1]_i_12_n_0
    SLICE_X38Y93         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.180     7.785 r  srx/highestSNreceived_reg[31]_i_10/O[2]
                         net (fo=4, routed)           0.531     8.316    packetrcv/checksum2[6]
    SLICE_X43Y94         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.629     8.945 r  packetrcv/state_reg[1]_i_8/CO[3]
                         net (fo=1, routed)           0.000     8.945    packetrcv/state_reg[1]_i_8_n_0
    SLICE_X43Y95         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.234     9.179 r  packetrcv/state_reg[1]_i_10/O[3]
                         net (fo=1, routed)           0.599     9.778    packetrcv/state_reg[1]_i_10_n_4
    SLICE_X42Y95         LUT6 (Prop_lut6_I0_O)        0.234    10.012 r  packetrcv/state[1]_i_4/O
                         net (fo=3, routed)           0.644    10.656    s1/data_q_reg[271]_0
    SLICE_X42Y91         LUT6 (Prop_lut6_I0_O)        0.097    10.753 r  s1/highestSNreceived[31]_i_3/O
                         net (fo=1, routed)           0.188    10.941    s1/highestSNreceived[31]_i_3_n_0
    SLICE_X42Y91         LUT6 (Prop_lut6_I0_O)        0.097    11.038 r  s1/highestSNreceived[31]_i_2/O
                         net (fo=33, routed)          0.381    11.419    packetrcv/out_reg
    SLICE_X38Y91         LUT2 (Prop_lut2_I1_O)        0.097    11.516 r  packetrcv/highestSNreceived[31]_i_1/O
                         net (fo=32, routed)          0.634    12.150    packetrcv/highestSNreceived[31]_i_1_n_0
    SLICE_X35Y88         FDRE                                         r  packetrcv/highestSNreceived_reg[10]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out_65mhz_clk_wiz_0_1 rise edge)
                                                     15.385    15.385 r  
    E3                                                0.000    15.385 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    15.385    clock65/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.263    16.647 r  clock65/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.916    17.564    clock65/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.390    12.174 r  clock65/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.234    13.408    clock65/inst/clk_out_65mhz_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.072    13.480 r  clock65/inst/clkout1_buf/O
                         net (fo=2502, routed)        1.148    14.628    packetrcv/clk_out_65mhz
    SLICE_X35Y88         FDRE                                         r  packetrcv/highestSNreceived_reg[10]/C
                         clock pessimism              0.348    14.976    
                         clock uncertainty           -0.130    14.846    
    SLICE_X35Y88         FDRE (Setup_fdre_C_R)       -0.314    14.532    packetrcv/highestSNreceived_reg[10]
  -------------------------------------------------------------------
                         required time                         14.532    
                         arrival time                         -12.150    
  -------------------------------------------------------------------
                         slack                                  2.381    

Slack (MET) :             2.381ns  (required time - arrival time)
  Source:                 srx/data_q_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out_65mhz_clk_wiz_0_1  {rise@0.000ns fall@7.692ns period=15.385ns})
  Destination:            packetrcv/highestSNreceived_reg[12]/R
                            (rising edge-triggered cell FDRE clocked by clk_out_65mhz_clk_wiz_0_1  {rise@0.000ns fall@7.692ns period=15.385ns})
  Path Group:             clk_out_65mhz_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            15.385ns  (clk_out_65mhz_clk_wiz_0_1 rise@15.385ns - clk_out_65mhz_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        12.531ns  (logic 5.426ns (43.301%)  route 7.105ns (56.699%))
  Logic Levels:           23  (CARRY4=11 LUT2=2 LUT3=3 LUT4=2 LUT5=1 LUT6=4)
  Clock Path Skew:        -0.028ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.756ns = ( 14.628 - 15.385 ) 
    Source Clock Delay      (SCD):    -0.380ns
    Clock Pessimism Removal (CPR):    0.348ns
  Clock Uncertainty:      0.130ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.251ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out_65mhz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clock65/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.330     1.330 r  clock65/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.974     2.304    clock65/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.294    -2.990 r  clock65/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.297    -1.693    clock65/inst/clk_out_65mhz_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.076    -1.617 r  clock65/inst/clkout1_buf/O
                         net (fo=2502, routed)        1.237    -0.380    srx/clk_out_65mhz
    SLICE_X45Y78         FDRE                                         r  srx/data_q_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y78         FDRE (Prop_fdre_C_Q)         0.313    -0.067 r  srx/data_q_reg[2]/Q
                         net (fo=8, routed)           0.556     0.488    srx/data[2]
    SLICE_X44Y79         LUT3 (Prop_lut3_I2_O)        0.230     0.718 r  srx/state[1]_i_392/O
                         net (fo=2, routed)           0.507     1.225    srx/state[1]_i_392_n_0
    SLICE_X44Y79         LUT4 (Prop_lut4_I3_O)        0.240     1.465 r  srx/state[1]_i_395/O
                         net (fo=1, routed)           0.000     1.465    srx/state[1]_i_395_n_0
    SLICE_X44Y79         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.299     1.764 r  srx/state_reg[1]_i_365/CO[3]
                         net (fo=1, routed)           0.000     1.764    srx/state_reg[1]_i_365_n_0
    SLICE_X44Y80         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.181     1.945 r  srx/state_reg[1]_i_338/O[2]
                         net (fo=2, routed)           0.795     2.740    srx_n_204
    SLICE_X42Y81         LUT3 (Prop_lut3_I0_O)        0.233     2.973 r  state[1]_i_314/O
                         net (fo=2, routed)           0.476     3.449    state[1]_i_314_n_0
    SLICE_X42Y81         LUT4 (Prop_lut4_I3_O)        0.239     3.688 r  state[1]_i_318/O
                         net (fo=1, routed)           0.000     3.688    state[1]_i_318_n_0
    SLICE_X42Y81         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.284     3.972 r  state_reg[1]_i_210/CO[3]
                         net (fo=1, routed)           0.000     3.972    state_reg[1]_i_210_n_0
    SLICE_X42Y82         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.092     4.064 r  state_reg[1]_i_149/CO[3]
                         net (fo=1, routed)           0.000     4.064    state_reg[1]_i_149_n_0
    SLICE_X42Y83         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.180     4.244 r  state_reg[1]_i_100/O[2]
                         net (fo=3, routed)           0.584     4.828    srx/data_q_reg[30]_0[2]
    SLICE_X41Y92         LUT3 (Prop_lut3_I1_O)        0.217     5.045 r  srx/state[1]_i_146/O
                         net (fo=2, routed)           0.406     5.452    srx/state[1]_i_146_n_0
    SLICE_X41Y92         LUT5 (Prop_lut5_I2_O)        0.097     5.549 r  srx/state[1]_i_92/O
                         net (fo=2, routed)           0.278     5.826    srx/state[1]_i_92_n_0
    SLICE_X40Y92         LUT6 (Prop_lut6_I0_O)        0.097     5.923 r  srx/state[1]_i_96/O
                         net (fo=1, routed)           0.000     5.923    srx/state[1]_i_96_n_0
    SLICE_X40Y92         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.299     6.222 r  srx/state_reg[1]_i_55/CO[3]
                         net (fo=1, routed)           0.000     6.222    srx/state_reg[1]_i_55_n_0
    SLICE_X40Y93         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.230     6.452 r  srx/state_reg[1]_i_33/O[1]
                         net (fo=2, routed)           0.526     6.978    srx/packetrcv/p_1_in17_in[1]
    SLICE_X38Y92         LUT2 (Prop_lut2_I0_O)        0.225     7.203 r  srx/state[1]_i_36/O
                         net (fo=1, routed)           0.000     7.203    srx/state[1]_i_36_n_0
    SLICE_X38Y92         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.402     7.605 r  srx/state_reg[1]_i_12/CO[3]
                         net (fo=1, routed)           0.000     7.605    srx/state_reg[1]_i_12_n_0
    SLICE_X38Y93         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.180     7.785 r  srx/highestSNreceived_reg[31]_i_10/O[2]
                         net (fo=4, routed)           0.531     8.316    packetrcv/checksum2[6]
    SLICE_X43Y94         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.629     8.945 r  packetrcv/state_reg[1]_i_8/CO[3]
                         net (fo=1, routed)           0.000     8.945    packetrcv/state_reg[1]_i_8_n_0
    SLICE_X43Y95         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.234     9.179 r  packetrcv/state_reg[1]_i_10/O[3]
                         net (fo=1, routed)           0.599     9.778    packetrcv/state_reg[1]_i_10_n_4
    SLICE_X42Y95         LUT6 (Prop_lut6_I0_O)        0.234    10.012 r  packetrcv/state[1]_i_4/O
                         net (fo=3, routed)           0.644    10.656    s1/data_q_reg[271]_0
    SLICE_X42Y91         LUT6 (Prop_lut6_I0_O)        0.097    10.753 r  s1/highestSNreceived[31]_i_3/O
                         net (fo=1, routed)           0.188    10.941    s1/highestSNreceived[31]_i_3_n_0
    SLICE_X42Y91         LUT6 (Prop_lut6_I0_O)        0.097    11.038 r  s1/highestSNreceived[31]_i_2/O
                         net (fo=33, routed)          0.381    11.419    packetrcv/out_reg
    SLICE_X38Y91         LUT2 (Prop_lut2_I1_O)        0.097    11.516 r  packetrcv/highestSNreceived[31]_i_1/O
                         net (fo=32, routed)          0.634    12.150    packetrcv/highestSNreceived[31]_i_1_n_0
    SLICE_X35Y88         FDRE                                         r  packetrcv/highestSNreceived_reg[12]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out_65mhz_clk_wiz_0_1 rise edge)
                                                     15.385    15.385 r  
    E3                                                0.000    15.385 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    15.385    clock65/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.263    16.647 r  clock65/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.916    17.564    clock65/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.390    12.174 r  clock65/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.234    13.408    clock65/inst/clk_out_65mhz_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.072    13.480 r  clock65/inst/clkout1_buf/O
                         net (fo=2502, routed)        1.148    14.628    packetrcv/clk_out_65mhz
    SLICE_X35Y88         FDRE                                         r  packetrcv/highestSNreceived_reg[12]/C
                         clock pessimism              0.348    14.976    
                         clock uncertainty           -0.130    14.846    
    SLICE_X35Y88         FDRE (Setup_fdre_C_R)       -0.314    14.532    packetrcv/highestSNreceived_reg[12]
  -------------------------------------------------------------------
                         required time                         14.532    
                         arrival time                         -12.150    
  -------------------------------------------------------------------
                         slack                                  2.381    

Slack (MET) :             2.381ns  (required time - arrival time)
  Source:                 srx/data_q_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out_65mhz_clk_wiz_0_1  {rise@0.000ns fall@7.692ns period=15.385ns})
  Destination:            packetrcv/highestSNreceived_reg[9]/R
                            (rising edge-triggered cell FDRE clocked by clk_out_65mhz_clk_wiz_0_1  {rise@0.000ns fall@7.692ns period=15.385ns})
  Path Group:             clk_out_65mhz_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            15.385ns  (clk_out_65mhz_clk_wiz_0_1 rise@15.385ns - clk_out_65mhz_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        12.531ns  (logic 5.426ns (43.301%)  route 7.105ns (56.699%))
  Logic Levels:           23  (CARRY4=11 LUT2=2 LUT3=3 LUT4=2 LUT5=1 LUT6=4)
  Clock Path Skew:        -0.028ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.756ns = ( 14.628 - 15.385 ) 
    Source Clock Delay      (SCD):    -0.380ns
    Clock Pessimism Removal (CPR):    0.348ns
  Clock Uncertainty:      0.130ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.251ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out_65mhz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clock65/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.330     1.330 r  clock65/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.974     2.304    clock65/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.294    -2.990 r  clock65/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.297    -1.693    clock65/inst/clk_out_65mhz_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.076    -1.617 r  clock65/inst/clkout1_buf/O
                         net (fo=2502, routed)        1.237    -0.380    srx/clk_out_65mhz
    SLICE_X45Y78         FDRE                                         r  srx/data_q_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y78         FDRE (Prop_fdre_C_Q)         0.313    -0.067 r  srx/data_q_reg[2]/Q
                         net (fo=8, routed)           0.556     0.488    srx/data[2]
    SLICE_X44Y79         LUT3 (Prop_lut3_I2_O)        0.230     0.718 r  srx/state[1]_i_392/O
                         net (fo=2, routed)           0.507     1.225    srx/state[1]_i_392_n_0
    SLICE_X44Y79         LUT4 (Prop_lut4_I3_O)        0.240     1.465 r  srx/state[1]_i_395/O
                         net (fo=1, routed)           0.000     1.465    srx/state[1]_i_395_n_0
    SLICE_X44Y79         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.299     1.764 r  srx/state_reg[1]_i_365/CO[3]
                         net (fo=1, routed)           0.000     1.764    srx/state_reg[1]_i_365_n_0
    SLICE_X44Y80         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.181     1.945 r  srx/state_reg[1]_i_338/O[2]
                         net (fo=2, routed)           0.795     2.740    srx_n_204
    SLICE_X42Y81         LUT3 (Prop_lut3_I0_O)        0.233     2.973 r  state[1]_i_314/O
                         net (fo=2, routed)           0.476     3.449    state[1]_i_314_n_0
    SLICE_X42Y81         LUT4 (Prop_lut4_I3_O)        0.239     3.688 r  state[1]_i_318/O
                         net (fo=1, routed)           0.000     3.688    state[1]_i_318_n_0
    SLICE_X42Y81         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.284     3.972 r  state_reg[1]_i_210/CO[3]
                         net (fo=1, routed)           0.000     3.972    state_reg[1]_i_210_n_0
    SLICE_X42Y82         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.092     4.064 r  state_reg[1]_i_149/CO[3]
                         net (fo=1, routed)           0.000     4.064    state_reg[1]_i_149_n_0
    SLICE_X42Y83         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.180     4.244 r  state_reg[1]_i_100/O[2]
                         net (fo=3, routed)           0.584     4.828    srx/data_q_reg[30]_0[2]
    SLICE_X41Y92         LUT3 (Prop_lut3_I1_O)        0.217     5.045 r  srx/state[1]_i_146/O
                         net (fo=2, routed)           0.406     5.452    srx/state[1]_i_146_n_0
    SLICE_X41Y92         LUT5 (Prop_lut5_I2_O)        0.097     5.549 r  srx/state[1]_i_92/O
                         net (fo=2, routed)           0.278     5.826    srx/state[1]_i_92_n_0
    SLICE_X40Y92         LUT6 (Prop_lut6_I0_O)        0.097     5.923 r  srx/state[1]_i_96/O
                         net (fo=1, routed)           0.000     5.923    srx/state[1]_i_96_n_0
    SLICE_X40Y92         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.299     6.222 r  srx/state_reg[1]_i_55/CO[3]
                         net (fo=1, routed)           0.000     6.222    srx/state_reg[1]_i_55_n_0
    SLICE_X40Y93         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.230     6.452 r  srx/state_reg[1]_i_33/O[1]
                         net (fo=2, routed)           0.526     6.978    srx/packetrcv/p_1_in17_in[1]
    SLICE_X38Y92         LUT2 (Prop_lut2_I0_O)        0.225     7.203 r  srx/state[1]_i_36/O
                         net (fo=1, routed)           0.000     7.203    srx/state[1]_i_36_n_0
    SLICE_X38Y92         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.402     7.605 r  srx/state_reg[1]_i_12/CO[3]
                         net (fo=1, routed)           0.000     7.605    srx/state_reg[1]_i_12_n_0
    SLICE_X38Y93         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.180     7.785 r  srx/highestSNreceived_reg[31]_i_10/O[2]
                         net (fo=4, routed)           0.531     8.316    packetrcv/checksum2[6]
    SLICE_X43Y94         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.629     8.945 r  packetrcv/state_reg[1]_i_8/CO[3]
                         net (fo=1, routed)           0.000     8.945    packetrcv/state_reg[1]_i_8_n_0
    SLICE_X43Y95         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.234     9.179 r  packetrcv/state_reg[1]_i_10/O[3]
                         net (fo=1, routed)           0.599     9.778    packetrcv/state_reg[1]_i_10_n_4
    SLICE_X42Y95         LUT6 (Prop_lut6_I0_O)        0.234    10.012 r  packetrcv/state[1]_i_4/O
                         net (fo=3, routed)           0.644    10.656    s1/data_q_reg[271]_0
    SLICE_X42Y91         LUT6 (Prop_lut6_I0_O)        0.097    10.753 r  s1/highestSNreceived[31]_i_3/O
                         net (fo=1, routed)           0.188    10.941    s1/highestSNreceived[31]_i_3_n_0
    SLICE_X42Y91         LUT6 (Prop_lut6_I0_O)        0.097    11.038 r  s1/highestSNreceived[31]_i_2/O
                         net (fo=33, routed)          0.381    11.419    packetrcv/out_reg
    SLICE_X38Y91         LUT2 (Prop_lut2_I1_O)        0.097    11.516 r  packetrcv/highestSNreceived[31]_i_1/O
                         net (fo=32, routed)          0.634    12.150    packetrcv/highestSNreceived[31]_i_1_n_0
    SLICE_X35Y88         FDRE                                         r  packetrcv/highestSNreceived_reg[9]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out_65mhz_clk_wiz_0_1 rise edge)
                                                     15.385    15.385 r  
    E3                                                0.000    15.385 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    15.385    clock65/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.263    16.647 r  clock65/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.916    17.564    clock65/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.390    12.174 r  clock65/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.234    13.408    clock65/inst/clk_out_65mhz_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.072    13.480 r  clock65/inst/clkout1_buf/O
                         net (fo=2502, routed)        1.148    14.628    packetrcv/clk_out_65mhz
    SLICE_X35Y88         FDRE                                         r  packetrcv/highestSNreceived_reg[9]/C
                         clock pessimism              0.348    14.976    
                         clock uncertainty           -0.130    14.846    
    SLICE_X35Y88         FDRE (Setup_fdre_C_R)       -0.314    14.532    packetrcv/highestSNreceived_reg[9]
  -------------------------------------------------------------------
                         required time                         14.532    
                         arrival time                         -12.150    
  -------------------------------------------------------------------
                         slack                                  2.381    

Slack (MET) :             2.412ns  (required time - arrival time)
  Source:                 srx/data_q_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out_65mhz_clk_wiz_0_1  {rise@0.000ns fall@7.692ns period=15.385ns})
  Destination:            packetrcv/highestSNreceived_reg[0]/R
                            (rising edge-triggered cell FDRE clocked by clk_out_65mhz_clk_wiz_0_1  {rise@0.000ns fall@7.692ns period=15.385ns})
  Path Group:             clk_out_65mhz_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            15.385ns  (clk_out_65mhz_clk_wiz_0_1 rise@15.385ns - clk_out_65mhz_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        12.500ns  (logic 5.426ns (43.408%)  route 7.074ns (56.592%))
  Logic Levels:           23  (CARRY4=11 LUT2=2 LUT3=3 LUT4=2 LUT5=1 LUT6=4)
  Clock Path Skew:        -0.028ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.756ns = ( 14.628 - 15.385 ) 
    Source Clock Delay      (SCD):    -0.380ns
    Clock Pessimism Removal (CPR):    0.348ns
  Clock Uncertainty:      0.130ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.251ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out_65mhz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clock65/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.330     1.330 r  clock65/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.974     2.304    clock65/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.294    -2.990 r  clock65/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.297    -1.693    clock65/inst/clk_out_65mhz_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.076    -1.617 r  clock65/inst/clkout1_buf/O
                         net (fo=2502, routed)        1.237    -0.380    srx/clk_out_65mhz
    SLICE_X45Y78         FDRE                                         r  srx/data_q_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y78         FDRE (Prop_fdre_C_Q)         0.313    -0.067 r  srx/data_q_reg[2]/Q
                         net (fo=8, routed)           0.556     0.488    srx/data[2]
    SLICE_X44Y79         LUT3 (Prop_lut3_I2_O)        0.230     0.718 r  srx/state[1]_i_392/O
                         net (fo=2, routed)           0.507     1.225    srx/state[1]_i_392_n_0
    SLICE_X44Y79         LUT4 (Prop_lut4_I3_O)        0.240     1.465 r  srx/state[1]_i_395/O
                         net (fo=1, routed)           0.000     1.465    srx/state[1]_i_395_n_0
    SLICE_X44Y79         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.299     1.764 r  srx/state_reg[1]_i_365/CO[3]
                         net (fo=1, routed)           0.000     1.764    srx/state_reg[1]_i_365_n_0
    SLICE_X44Y80         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.181     1.945 r  srx/state_reg[1]_i_338/O[2]
                         net (fo=2, routed)           0.795     2.740    srx_n_204
    SLICE_X42Y81         LUT3 (Prop_lut3_I0_O)        0.233     2.973 r  state[1]_i_314/O
                         net (fo=2, routed)           0.476     3.449    state[1]_i_314_n_0
    SLICE_X42Y81         LUT4 (Prop_lut4_I3_O)        0.239     3.688 r  state[1]_i_318/O
                         net (fo=1, routed)           0.000     3.688    state[1]_i_318_n_0
    SLICE_X42Y81         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.284     3.972 r  state_reg[1]_i_210/CO[3]
                         net (fo=1, routed)           0.000     3.972    state_reg[1]_i_210_n_0
    SLICE_X42Y82         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.092     4.064 r  state_reg[1]_i_149/CO[3]
                         net (fo=1, routed)           0.000     4.064    state_reg[1]_i_149_n_0
    SLICE_X42Y83         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.180     4.244 r  state_reg[1]_i_100/O[2]
                         net (fo=3, routed)           0.584     4.828    srx/data_q_reg[30]_0[2]
    SLICE_X41Y92         LUT3 (Prop_lut3_I1_O)        0.217     5.045 r  srx/state[1]_i_146/O
                         net (fo=2, routed)           0.406     5.452    srx/state[1]_i_146_n_0
    SLICE_X41Y92         LUT5 (Prop_lut5_I2_O)        0.097     5.549 r  srx/state[1]_i_92/O
                         net (fo=2, routed)           0.278     5.826    srx/state[1]_i_92_n_0
    SLICE_X40Y92         LUT6 (Prop_lut6_I0_O)        0.097     5.923 r  srx/state[1]_i_96/O
                         net (fo=1, routed)           0.000     5.923    srx/state[1]_i_96_n_0
    SLICE_X40Y92         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.299     6.222 r  srx/state_reg[1]_i_55/CO[3]
                         net (fo=1, routed)           0.000     6.222    srx/state_reg[1]_i_55_n_0
    SLICE_X40Y93         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.230     6.452 r  srx/state_reg[1]_i_33/O[1]
                         net (fo=2, routed)           0.526     6.978    srx/packetrcv/p_1_in17_in[1]
    SLICE_X38Y92         LUT2 (Prop_lut2_I0_O)        0.225     7.203 r  srx/state[1]_i_36/O
                         net (fo=1, routed)           0.000     7.203    srx/state[1]_i_36_n_0
    SLICE_X38Y92         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.402     7.605 r  srx/state_reg[1]_i_12/CO[3]
                         net (fo=1, routed)           0.000     7.605    srx/state_reg[1]_i_12_n_0
    SLICE_X38Y93         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.180     7.785 r  srx/highestSNreceived_reg[31]_i_10/O[2]
                         net (fo=4, routed)           0.531     8.316    packetrcv/checksum2[6]
    SLICE_X43Y94         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.629     8.945 r  packetrcv/state_reg[1]_i_8/CO[3]
                         net (fo=1, routed)           0.000     8.945    packetrcv/state_reg[1]_i_8_n_0
    SLICE_X43Y95         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.234     9.179 r  packetrcv/state_reg[1]_i_10/O[3]
                         net (fo=1, routed)           0.599     9.778    packetrcv/state_reg[1]_i_10_n_4
    SLICE_X42Y95         LUT6 (Prop_lut6_I0_O)        0.234    10.012 r  packetrcv/state[1]_i_4/O
                         net (fo=3, routed)           0.644    10.656    s1/data_q_reg[271]_0
    SLICE_X42Y91         LUT6 (Prop_lut6_I0_O)        0.097    10.753 r  s1/highestSNreceived[31]_i_3/O
                         net (fo=1, routed)           0.188    10.941    s1/highestSNreceived[31]_i_3_n_0
    SLICE_X42Y91         LUT6 (Prop_lut6_I0_O)        0.097    11.038 r  s1/highestSNreceived[31]_i_2/O
                         net (fo=33, routed)          0.381    11.419    packetrcv/out_reg
    SLICE_X38Y91         LUT2 (Prop_lut2_I1_O)        0.097    11.516 r  packetrcv/highestSNreceived[31]_i_1/O
                         net (fo=32, routed)          0.603    12.119    packetrcv/highestSNreceived[31]_i_1_n_0
    SLICE_X37Y87         FDRE                                         r  packetrcv/highestSNreceived_reg[0]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out_65mhz_clk_wiz_0_1 rise edge)
                                                     15.385    15.385 r  
    E3                                                0.000    15.385 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    15.385    clock65/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.263    16.647 r  clock65/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.916    17.564    clock65/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.390    12.174 r  clock65/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.234    13.408    clock65/inst/clk_out_65mhz_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.072    13.480 r  clock65/inst/clkout1_buf/O
                         net (fo=2502, routed)        1.148    14.628    packetrcv/clk_out_65mhz
    SLICE_X37Y87         FDRE                                         r  packetrcv/highestSNreceived_reg[0]/C
                         clock pessimism              0.348    14.976    
                         clock uncertainty           -0.130    14.846    
    SLICE_X37Y87         FDRE (Setup_fdre_C_R)       -0.314    14.532    packetrcv/highestSNreceived_reg[0]
  -------------------------------------------------------------------
                         required time                         14.532    
                         arrival time                         -12.119    
  -------------------------------------------------------------------
                         slack                                  2.412    

Slack (MET) :             2.412ns  (required time - arrival time)
  Source:                 srx/data_q_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out_65mhz_clk_wiz_0_1  {rise@0.000ns fall@7.692ns period=15.385ns})
  Destination:            packetrcv/highestSNreceived_reg[1]/R
                            (rising edge-triggered cell FDRE clocked by clk_out_65mhz_clk_wiz_0_1  {rise@0.000ns fall@7.692ns period=15.385ns})
  Path Group:             clk_out_65mhz_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            15.385ns  (clk_out_65mhz_clk_wiz_0_1 rise@15.385ns - clk_out_65mhz_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        12.500ns  (logic 5.426ns (43.408%)  route 7.074ns (56.592%))
  Logic Levels:           23  (CARRY4=11 LUT2=2 LUT3=3 LUT4=2 LUT5=1 LUT6=4)
  Clock Path Skew:        -0.028ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.756ns = ( 14.628 - 15.385 ) 
    Source Clock Delay      (SCD):    -0.380ns
    Clock Pessimism Removal (CPR):    0.348ns
  Clock Uncertainty:      0.130ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.251ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out_65mhz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clock65/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.330     1.330 r  clock65/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.974     2.304    clock65/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.294    -2.990 r  clock65/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.297    -1.693    clock65/inst/clk_out_65mhz_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.076    -1.617 r  clock65/inst/clkout1_buf/O
                         net (fo=2502, routed)        1.237    -0.380    srx/clk_out_65mhz
    SLICE_X45Y78         FDRE                                         r  srx/data_q_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y78         FDRE (Prop_fdre_C_Q)         0.313    -0.067 r  srx/data_q_reg[2]/Q
                         net (fo=8, routed)           0.556     0.488    srx/data[2]
    SLICE_X44Y79         LUT3 (Prop_lut3_I2_O)        0.230     0.718 r  srx/state[1]_i_392/O
                         net (fo=2, routed)           0.507     1.225    srx/state[1]_i_392_n_0
    SLICE_X44Y79         LUT4 (Prop_lut4_I3_O)        0.240     1.465 r  srx/state[1]_i_395/O
                         net (fo=1, routed)           0.000     1.465    srx/state[1]_i_395_n_0
    SLICE_X44Y79         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.299     1.764 r  srx/state_reg[1]_i_365/CO[3]
                         net (fo=1, routed)           0.000     1.764    srx/state_reg[1]_i_365_n_0
    SLICE_X44Y80         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.181     1.945 r  srx/state_reg[1]_i_338/O[2]
                         net (fo=2, routed)           0.795     2.740    srx_n_204
    SLICE_X42Y81         LUT3 (Prop_lut3_I0_O)        0.233     2.973 r  state[1]_i_314/O
                         net (fo=2, routed)           0.476     3.449    state[1]_i_314_n_0
    SLICE_X42Y81         LUT4 (Prop_lut4_I3_O)        0.239     3.688 r  state[1]_i_318/O
                         net (fo=1, routed)           0.000     3.688    state[1]_i_318_n_0
    SLICE_X42Y81         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.284     3.972 r  state_reg[1]_i_210/CO[3]
                         net (fo=1, routed)           0.000     3.972    state_reg[1]_i_210_n_0
    SLICE_X42Y82         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.092     4.064 r  state_reg[1]_i_149/CO[3]
                         net (fo=1, routed)           0.000     4.064    state_reg[1]_i_149_n_0
    SLICE_X42Y83         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.180     4.244 r  state_reg[1]_i_100/O[2]
                         net (fo=3, routed)           0.584     4.828    srx/data_q_reg[30]_0[2]
    SLICE_X41Y92         LUT3 (Prop_lut3_I1_O)        0.217     5.045 r  srx/state[1]_i_146/O
                         net (fo=2, routed)           0.406     5.452    srx/state[1]_i_146_n_0
    SLICE_X41Y92         LUT5 (Prop_lut5_I2_O)        0.097     5.549 r  srx/state[1]_i_92/O
                         net (fo=2, routed)           0.278     5.826    srx/state[1]_i_92_n_0
    SLICE_X40Y92         LUT6 (Prop_lut6_I0_O)        0.097     5.923 r  srx/state[1]_i_96/O
                         net (fo=1, routed)           0.000     5.923    srx/state[1]_i_96_n_0
    SLICE_X40Y92         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.299     6.222 r  srx/state_reg[1]_i_55/CO[3]
                         net (fo=1, routed)           0.000     6.222    srx/state_reg[1]_i_55_n_0
    SLICE_X40Y93         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.230     6.452 r  srx/state_reg[1]_i_33/O[1]
                         net (fo=2, routed)           0.526     6.978    srx/packetrcv/p_1_in17_in[1]
    SLICE_X38Y92         LUT2 (Prop_lut2_I0_O)        0.225     7.203 r  srx/state[1]_i_36/O
                         net (fo=1, routed)           0.000     7.203    srx/state[1]_i_36_n_0
    SLICE_X38Y92         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.402     7.605 r  srx/state_reg[1]_i_12/CO[3]
                         net (fo=1, routed)           0.000     7.605    srx/state_reg[1]_i_12_n_0
    SLICE_X38Y93         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.180     7.785 r  srx/highestSNreceived_reg[31]_i_10/O[2]
                         net (fo=4, routed)           0.531     8.316    packetrcv/checksum2[6]
    SLICE_X43Y94         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.629     8.945 r  packetrcv/state_reg[1]_i_8/CO[3]
                         net (fo=1, routed)           0.000     8.945    packetrcv/state_reg[1]_i_8_n_0
    SLICE_X43Y95         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.234     9.179 r  packetrcv/state_reg[1]_i_10/O[3]
                         net (fo=1, routed)           0.599     9.778    packetrcv/state_reg[1]_i_10_n_4
    SLICE_X42Y95         LUT6 (Prop_lut6_I0_O)        0.234    10.012 r  packetrcv/state[1]_i_4/O
                         net (fo=3, routed)           0.644    10.656    s1/data_q_reg[271]_0
    SLICE_X42Y91         LUT6 (Prop_lut6_I0_O)        0.097    10.753 r  s1/highestSNreceived[31]_i_3/O
                         net (fo=1, routed)           0.188    10.941    s1/highestSNreceived[31]_i_3_n_0
    SLICE_X42Y91         LUT6 (Prop_lut6_I0_O)        0.097    11.038 r  s1/highestSNreceived[31]_i_2/O
                         net (fo=33, routed)          0.381    11.419    packetrcv/out_reg
    SLICE_X38Y91         LUT2 (Prop_lut2_I1_O)        0.097    11.516 r  packetrcv/highestSNreceived[31]_i_1/O
                         net (fo=32, routed)          0.603    12.119    packetrcv/highestSNreceived[31]_i_1_n_0
    SLICE_X37Y87         FDRE                                         r  packetrcv/highestSNreceived_reg[1]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out_65mhz_clk_wiz_0_1 rise edge)
                                                     15.385    15.385 r  
    E3                                                0.000    15.385 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    15.385    clock65/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.263    16.647 r  clock65/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.916    17.564    clock65/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.390    12.174 r  clock65/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.234    13.408    clock65/inst/clk_out_65mhz_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.072    13.480 r  clock65/inst/clkout1_buf/O
                         net (fo=2502, routed)        1.148    14.628    packetrcv/clk_out_65mhz
    SLICE_X37Y87         FDRE                                         r  packetrcv/highestSNreceived_reg[1]/C
                         clock pessimism              0.348    14.976    
                         clock uncertainty           -0.130    14.846    
    SLICE_X37Y87         FDRE (Setup_fdre_C_R)       -0.314    14.532    packetrcv/highestSNreceived_reg[1]
  -------------------------------------------------------------------
                         required time                         14.532    
                         arrival time                         -12.119    
  -------------------------------------------------------------------
                         slack                                  2.412    

Slack (MET) :             2.412ns  (required time - arrival time)
  Source:                 srx/data_q_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out_65mhz_clk_wiz_0_1  {rise@0.000ns fall@7.692ns period=15.385ns})
  Destination:            packetrcv/highestSNreceived_reg[2]/R
                            (rising edge-triggered cell FDRE clocked by clk_out_65mhz_clk_wiz_0_1  {rise@0.000ns fall@7.692ns period=15.385ns})
  Path Group:             clk_out_65mhz_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            15.385ns  (clk_out_65mhz_clk_wiz_0_1 rise@15.385ns - clk_out_65mhz_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        12.500ns  (logic 5.426ns (43.408%)  route 7.074ns (56.592%))
  Logic Levels:           23  (CARRY4=11 LUT2=2 LUT3=3 LUT4=2 LUT5=1 LUT6=4)
  Clock Path Skew:        -0.028ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.756ns = ( 14.628 - 15.385 ) 
    Source Clock Delay      (SCD):    -0.380ns
    Clock Pessimism Removal (CPR):    0.348ns
  Clock Uncertainty:      0.130ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.251ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out_65mhz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clock65/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.330     1.330 r  clock65/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.974     2.304    clock65/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.294    -2.990 r  clock65/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.297    -1.693    clock65/inst/clk_out_65mhz_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.076    -1.617 r  clock65/inst/clkout1_buf/O
                         net (fo=2502, routed)        1.237    -0.380    srx/clk_out_65mhz
    SLICE_X45Y78         FDRE                                         r  srx/data_q_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y78         FDRE (Prop_fdre_C_Q)         0.313    -0.067 r  srx/data_q_reg[2]/Q
                         net (fo=8, routed)           0.556     0.488    srx/data[2]
    SLICE_X44Y79         LUT3 (Prop_lut3_I2_O)        0.230     0.718 r  srx/state[1]_i_392/O
                         net (fo=2, routed)           0.507     1.225    srx/state[1]_i_392_n_0
    SLICE_X44Y79         LUT4 (Prop_lut4_I3_O)        0.240     1.465 r  srx/state[1]_i_395/O
                         net (fo=1, routed)           0.000     1.465    srx/state[1]_i_395_n_0
    SLICE_X44Y79         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.299     1.764 r  srx/state_reg[1]_i_365/CO[3]
                         net (fo=1, routed)           0.000     1.764    srx/state_reg[1]_i_365_n_0
    SLICE_X44Y80         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.181     1.945 r  srx/state_reg[1]_i_338/O[2]
                         net (fo=2, routed)           0.795     2.740    srx_n_204
    SLICE_X42Y81         LUT3 (Prop_lut3_I0_O)        0.233     2.973 r  state[1]_i_314/O
                         net (fo=2, routed)           0.476     3.449    state[1]_i_314_n_0
    SLICE_X42Y81         LUT4 (Prop_lut4_I3_O)        0.239     3.688 r  state[1]_i_318/O
                         net (fo=1, routed)           0.000     3.688    state[1]_i_318_n_0
    SLICE_X42Y81         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.284     3.972 r  state_reg[1]_i_210/CO[3]
                         net (fo=1, routed)           0.000     3.972    state_reg[1]_i_210_n_0
    SLICE_X42Y82         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.092     4.064 r  state_reg[1]_i_149/CO[3]
                         net (fo=1, routed)           0.000     4.064    state_reg[1]_i_149_n_0
    SLICE_X42Y83         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.180     4.244 r  state_reg[1]_i_100/O[2]
                         net (fo=3, routed)           0.584     4.828    srx/data_q_reg[30]_0[2]
    SLICE_X41Y92         LUT3 (Prop_lut3_I1_O)        0.217     5.045 r  srx/state[1]_i_146/O
                         net (fo=2, routed)           0.406     5.452    srx/state[1]_i_146_n_0
    SLICE_X41Y92         LUT5 (Prop_lut5_I2_O)        0.097     5.549 r  srx/state[1]_i_92/O
                         net (fo=2, routed)           0.278     5.826    srx/state[1]_i_92_n_0
    SLICE_X40Y92         LUT6 (Prop_lut6_I0_O)        0.097     5.923 r  srx/state[1]_i_96/O
                         net (fo=1, routed)           0.000     5.923    srx/state[1]_i_96_n_0
    SLICE_X40Y92         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.299     6.222 r  srx/state_reg[1]_i_55/CO[3]
                         net (fo=1, routed)           0.000     6.222    srx/state_reg[1]_i_55_n_0
    SLICE_X40Y93         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.230     6.452 r  srx/state_reg[1]_i_33/O[1]
                         net (fo=2, routed)           0.526     6.978    srx/packetrcv/p_1_in17_in[1]
    SLICE_X38Y92         LUT2 (Prop_lut2_I0_O)        0.225     7.203 r  srx/state[1]_i_36/O
                         net (fo=1, routed)           0.000     7.203    srx/state[1]_i_36_n_0
    SLICE_X38Y92         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.402     7.605 r  srx/state_reg[1]_i_12/CO[3]
                         net (fo=1, routed)           0.000     7.605    srx/state_reg[1]_i_12_n_0
    SLICE_X38Y93         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.180     7.785 r  srx/highestSNreceived_reg[31]_i_10/O[2]
                         net (fo=4, routed)           0.531     8.316    packetrcv/checksum2[6]
    SLICE_X43Y94         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.629     8.945 r  packetrcv/state_reg[1]_i_8/CO[3]
                         net (fo=1, routed)           0.000     8.945    packetrcv/state_reg[1]_i_8_n_0
    SLICE_X43Y95         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.234     9.179 r  packetrcv/state_reg[1]_i_10/O[3]
                         net (fo=1, routed)           0.599     9.778    packetrcv/state_reg[1]_i_10_n_4
    SLICE_X42Y95         LUT6 (Prop_lut6_I0_O)        0.234    10.012 r  packetrcv/state[1]_i_4/O
                         net (fo=3, routed)           0.644    10.656    s1/data_q_reg[271]_0
    SLICE_X42Y91         LUT6 (Prop_lut6_I0_O)        0.097    10.753 r  s1/highestSNreceived[31]_i_3/O
                         net (fo=1, routed)           0.188    10.941    s1/highestSNreceived[31]_i_3_n_0
    SLICE_X42Y91         LUT6 (Prop_lut6_I0_O)        0.097    11.038 r  s1/highestSNreceived[31]_i_2/O
                         net (fo=33, routed)          0.381    11.419    packetrcv/out_reg
    SLICE_X38Y91         LUT2 (Prop_lut2_I1_O)        0.097    11.516 r  packetrcv/highestSNreceived[31]_i_1/O
                         net (fo=32, routed)          0.603    12.119    packetrcv/highestSNreceived[31]_i_1_n_0
    SLICE_X37Y87         FDRE                                         r  packetrcv/highestSNreceived_reg[2]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out_65mhz_clk_wiz_0_1 rise edge)
                                                     15.385    15.385 r  
    E3                                                0.000    15.385 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    15.385    clock65/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.263    16.647 r  clock65/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.916    17.564    clock65/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.390    12.174 r  clock65/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.234    13.408    clock65/inst/clk_out_65mhz_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.072    13.480 r  clock65/inst/clkout1_buf/O
                         net (fo=2502, routed)        1.148    14.628    packetrcv/clk_out_65mhz
    SLICE_X37Y87         FDRE                                         r  packetrcv/highestSNreceived_reg[2]/C
                         clock pessimism              0.348    14.976    
                         clock uncertainty           -0.130    14.846    
    SLICE_X37Y87         FDRE (Setup_fdre_C_R)       -0.314    14.532    packetrcv/highestSNreceived_reg[2]
  -------------------------------------------------------------------
                         required time                         14.532    
                         arrival time                         -12.119    
  -------------------------------------------------------------------
                         slack                                  2.412    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.165ns  (arrival time - required time)
  Source:                 packetgen/packet_reg[65]/C
                            (rising edge-triggered cell FDRE clocked by clk_out_65mhz_clk_wiz_0_1  {rise@0.000ns fall@7.692ns period=15.385ns})
  Destination:            stx/data_q_reg[65]/D
                            (rising edge-triggered cell FDRE clocked by clk_out_65mhz_clk_wiz_0_1  {rise@0.000ns fall@7.692ns period=15.385ns})
  Path Group:             clk_out_65mhz_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out_65mhz_clk_wiz_0_1 rise@0.000ns - clk_out_65mhz_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.262ns  (logic 0.141ns (53.815%)  route 0.121ns (46.185%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.811ns
    Source Clock Delay      (SCD):    -0.571ns
    Clock Pessimism Removal (CPR):    -0.253ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out_65mhz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clock65/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clock65/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clock65/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clock65/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clock65/inst/clk_out_65mhz_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clock65/inst/clkout1_buf/O
                         net (fo=2502, routed)        0.593    -0.571    packetgen/clk_out_65mhz
    SLICE_X7Y78          FDRE                                         r  packetgen/packet_reg[65]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y78          FDRE (Prop_fdre_C_Q)         0.141    -0.430 r  packetgen/packet_reg[65]/Q
                         net (fo=1, routed)           0.121    -0.309    stx/data[57]
    SLICE_X6Y78          FDRE                                         r  stx/data_q_reg[65]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out_65mhz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clock65/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clock65/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clock65/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clock65/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clock65/inst/clk_out_65mhz_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clock65/inst/clkout1_buf/O
                         net (fo=2502, routed)        0.862    -0.811    stx/clk_out_65mhz
    SLICE_X6Y78          FDRE                                         r  stx/data_q_reg[65]/C
                         clock pessimism              0.253    -0.558    
    SLICE_X6Y78          FDRE (Hold_fdre_C_D)         0.084    -0.474    stx/data_q_reg[65]
  -------------------------------------------------------------------
                         required time                          0.474    
                         arrival time                          -0.309    
  -------------------------------------------------------------------
                         slack                                  0.165    

Slack (MET) :             0.180ns  (arrival time - required time)
  Source:                 srx/data_q_reg[37]/C
                            (rising edge-triggered cell FDRE clocked by clk_out_65mhz_clk_wiz_0_1  {rise@0.000ns fall@7.692ns period=15.385ns})
  Destination:            packetrcv/messagepart2_reg[37]/D
                            (rising edge-triggered cell FDSE clocked by clk_out_65mhz_clk_wiz_0_1  {rise@0.000ns fall@7.692ns period=15.385ns})
  Path Group:             clk_out_65mhz_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out_65mhz_clk_wiz_0_1 rise@0.000ns - clk_out_65mhz_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.259ns  (logic 0.141ns (54.405%)  route 0.118ns (45.595%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.843ns
    Source Clock Delay      (SCD):    -0.603ns
    Clock Pessimism Removal (CPR):    -0.253ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out_65mhz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clock65/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clock65/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clock65/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clock65/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clock65/inst/clk_out_65mhz_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clock65/inst/clkout1_buf/O
                         net (fo=2502, routed)        0.561    -0.603    srx/clk_out_65mhz
    SLICE_X40Y81         FDRE                                         r  srx/data_q_reg[37]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y81         FDRE (Prop_fdre_C_Q)         0.141    -0.462 r  srx/data_q_reg[37]/Q
                         net (fo=8, routed)           0.118    -0.344    packetrcv/data_q_reg[255][37]
    SLICE_X39Y80         FDSE                                         r  packetrcv/messagepart2_reg[37]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out_65mhz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clock65/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clock65/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clock65/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clock65/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clock65/inst/clk_out_65mhz_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clock65/inst/clkout1_buf/O
                         net (fo=2502, routed)        0.830    -0.843    packetrcv/clk_out_65mhz
    SLICE_X39Y80         FDSE                                         r  packetrcv/messagepart2_reg[37]/C
                         clock pessimism              0.253    -0.590    
    SLICE_X39Y80         FDSE (Hold_fdse_C_D)         0.066    -0.524    packetrcv/messagepart2_reg[37]
  -------------------------------------------------------------------
                         required time                          0.524    
                         arrival time                          -0.344    
  -------------------------------------------------------------------
                         slack                                  0.180    

Slack (MET) :             0.180ns  (arrival time - required time)
  Source:                 packetgen/packet_reg[29]/C
                            (rising edge-triggered cell FDRE clocked by clk_out_65mhz_clk_wiz_0_1  {rise@0.000ns fall@7.692ns period=15.385ns})
  Destination:            stx/data_q_reg[29]/D
                            (rising edge-triggered cell FDRE clocked by clk_out_65mhz_clk_wiz_0_1  {rise@0.000ns fall@7.692ns period=15.385ns})
  Path Group:             clk_out_65mhz_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out_65mhz_clk_wiz_0_1 rise@0.000ns - clk_out_65mhz_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.262ns  (logic 0.164ns (62.512%)  route 0.098ns (37.488%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.801ns
    Source Clock Delay      (SCD):    -0.563ns
    Clock Pessimism Removal (CPR):    -0.254ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out_65mhz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clock65/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clock65/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clock65/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clock65/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clock65/inst/clk_out_65mhz_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clock65/inst/clkout1_buf/O
                         net (fo=2502, routed)        0.601    -0.563    packetgen/clk_out_65mhz
    SLICE_X6Y88          FDRE                                         r  packetgen/packet_reg[29]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y88          FDRE (Prop_fdre_C_Q)         0.164    -0.399 r  packetgen/packet_reg[29]/Q
                         net (fo=1, routed)           0.098    -0.301    stx/data[26]
    SLICE_X5Y88          FDRE                                         r  stx/data_q_reg[29]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out_65mhz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clock65/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clock65/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clock65/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clock65/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clock65/inst/clk_out_65mhz_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clock65/inst/clkout1_buf/O
                         net (fo=2502, routed)        0.872    -0.801    stx/clk_out_65mhz
    SLICE_X5Y88          FDRE                                         r  stx/data_q_reg[29]/C
                         clock pessimism              0.254    -0.547    
    SLICE_X5Y88          FDRE (Hold_fdre_C_D)         0.066    -0.481    stx/data_q_reg[29]
  -------------------------------------------------------------------
                         required time                          0.481    
                         arrival time                          -0.301    
  -------------------------------------------------------------------
                         slack                                  0.180    

Slack (MET) :             0.181ns  (arrival time - required time)
  Source:                 packetgen/packet_reg[93]/C
                            (rising edge-triggered cell FDRE clocked by clk_out_65mhz_clk_wiz_0_1  {rise@0.000ns fall@7.692ns period=15.385ns})
  Destination:            stx/data_q_reg[93]/D
                            (rising edge-triggered cell FDRE clocked by clk_out_65mhz_clk_wiz_0_1  {rise@0.000ns fall@7.692ns period=15.385ns})
  Path Group:             clk_out_65mhz_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out_65mhz_clk_wiz_0_1 rise@0.000ns - clk_out_65mhz_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.245ns  (logic 0.164ns (66.937%)  route 0.081ns (33.063%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.834ns
    Source Clock Delay      (SCD):    -0.594ns
    Clock Pessimism Removal (CPR):    -0.253ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out_65mhz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clock65/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clock65/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clock65/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clock65/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clock65/inst/clk_out_65mhz_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clock65/inst/clkout1_buf/O
                         net (fo=2502, routed)        0.570    -0.594    packetgen/clk_out_65mhz
    SLICE_X8Y83          FDRE                                         r  packetgen/packet_reg[93]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y83          FDRE (Prop_fdre_C_Q)         0.164    -0.430 r  packetgen/packet_reg[93]/Q
                         net (fo=1, routed)           0.081    -0.349    stx/data[82]
    SLICE_X9Y83          FDRE                                         r  stx/data_q_reg[93]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out_65mhz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clock65/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clock65/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clock65/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clock65/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clock65/inst/clk_out_65mhz_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clock65/inst/clkout1_buf/O
                         net (fo=2502, routed)        0.839    -0.834    stx/clk_out_65mhz
    SLICE_X9Y83          FDRE                                         r  stx/data_q_reg[93]/C
                         clock pessimism              0.253    -0.581    
    SLICE_X9Y83          FDRE (Hold_fdre_C_D)         0.051    -0.530    stx/data_q_reg[93]
  -------------------------------------------------------------------
                         required time                          0.530    
                         arrival time                          -0.349    
  -------------------------------------------------------------------
                         slack                                  0.181    

Slack (MET) :             0.181ns  (arrival time - required time)
  Source:                 packetgen/packet_reg[204]/C
                            (rising edge-triggered cell FDRE clocked by clk_out_65mhz_clk_wiz_0_1  {rise@0.000ns fall@7.692ns period=15.385ns})
  Destination:            stx/data_q_reg[204]/D
                            (rising edge-triggered cell FDRE clocked by clk_out_65mhz_clk_wiz_0_1  {rise@0.000ns fall@7.692ns period=15.385ns})
  Path Group:             clk_out_65mhz_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out_65mhz_clk_wiz_0_1 rise@0.000ns - clk_out_65mhz_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.262ns  (logic 0.164ns (62.512%)  route 0.098ns (37.488%))
  Logic Levels:           0  
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.832ns
    Source Clock Delay      (SCD):    -0.593ns
    Clock Pessimism Removal (CPR):    -0.254ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out_65mhz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clock65/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clock65/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clock65/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clock65/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clock65/inst/clk_out_65mhz_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clock65/inst/clkout1_buf/O
                         net (fo=2502, routed)        0.571    -0.593    packetgen/clk_out_65mhz
    SLICE_X14Y86         FDRE                                         r  packetgen/packet_reg[204]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y86         FDRE (Prop_fdre_C_Q)         0.164    -0.429 r  packetgen/packet_reg[204]/Q
                         net (fo=1, routed)           0.098    -0.331    stx/data[143]
    SLICE_X13Y86         FDRE                                         r  stx/data_q_reg[204]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out_65mhz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clock65/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clock65/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clock65/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clock65/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clock65/inst/clk_out_65mhz_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clock65/inst/clkout1_buf/O
                         net (fo=2502, routed)        0.841    -0.832    stx/clk_out_65mhz
    SLICE_X13Y86         FDRE                                         r  stx/data_q_reg[204]/C
                         clock pessimism              0.254    -0.578    
    SLICE_X13Y86         FDRE (Hold_fdre_C_D)         0.066    -0.512    stx/data_q_reg[204]
  -------------------------------------------------------------------
                         required time                          0.512    
                         arrival time                          -0.331    
  -------------------------------------------------------------------
                         slack                                  0.181    

Slack (MET) :             0.184ns  (arrival time - required time)
  Source:                 srx/data_q_reg[38]/C
                            (rising edge-triggered cell FDRE clocked by clk_out_65mhz_clk_wiz_0_1  {rise@0.000ns fall@7.692ns period=15.385ns})
  Destination:            packetrcv/messagepart5_reg[38]/D
                            (rising edge-triggered cell FDRE clocked by clk_out_65mhz_clk_wiz_0_1  {rise@0.000ns fall@7.692ns period=15.385ns})
  Path Group:             clk_out_65mhz_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out_65mhz_clk_wiz_0_1 rise@0.000ns - clk_out_65mhz_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.265ns  (logic 0.141ns (53.214%)  route 0.124ns (46.786%))
  Logic Levels:           0  
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.841ns
    Source Clock Delay      (SCD):    -0.603ns
    Clock Pessimism Removal (CPR):    -0.253ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out_65mhz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clock65/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clock65/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clock65/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clock65/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clock65/inst/clk_out_65mhz_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clock65/inst/clkout1_buf/O
                         net (fo=2502, routed)        0.561    -0.603    srx/clk_out_65mhz
    SLICE_X40Y81         FDRE                                         r  srx/data_q_reg[38]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y81         FDRE (Prop_fdre_C_Q)         0.141    -0.462 r  srx/data_q_reg[38]/Q
                         net (fo=8, routed)           0.124    -0.338    packetrcv/data_q_reg[255][38]
    SLICE_X39Y82         FDRE                                         r  packetrcv/messagepart5_reg[38]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out_65mhz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clock65/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clock65/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clock65/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clock65/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clock65/inst/clk_out_65mhz_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clock65/inst/clkout1_buf/O
                         net (fo=2502, routed)        0.832    -0.841    packetrcv/clk_out_65mhz
    SLICE_X39Y82         FDRE                                         r  packetrcv/messagepart5_reg[38]/C
                         clock pessimism              0.253    -0.588    
    SLICE_X39Y82         FDRE (Hold_fdre_C_D)         0.066    -0.522    packetrcv/messagepart5_reg[38]
  -------------------------------------------------------------------
                         required time                          0.522    
                         arrival time                          -0.338    
  -------------------------------------------------------------------
                         slack                                  0.184    

Slack (MET) :             0.189ns  (arrival time - required time)
  Source:                 kbdexport1/kbd/myps2/shift_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out_65mhz_clk_wiz_0_1  {rise@0.000ns fall@7.692ns period=15.385ns})
  Destination:            kbdexport1/kbd/myps2/fifo_reg_0_7_0_5/RAMA_D1/I
                            (rising edge-triggered cell RAMD32 clocked by clk_out_65mhz_clk_wiz_0_1  {rise@0.000ns fall@7.692ns period=15.385ns})
  Path Group:             clk_out_65mhz_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out_65mhz_clk_wiz_0_1 rise@0.000ns - clk_out_65mhz_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.324ns  (logic 0.164ns (50.594%)  route 0.160ns (49.406%))
  Logic Levels:           0  
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.833ns
    Source Clock Delay      (SCD):    -0.594ns
    Clock Pessimism Removal (CPR):    -0.254ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out_65mhz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clock65/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clock65/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clock65/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clock65/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clock65/inst/clk_out_65mhz_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clock65/inst/clkout1_buf/O
                         net (fo=2502, routed)        0.570    -0.594    kbdexport1/kbd/myps2/clk_out_65mhz
    SLICE_X12Y66         FDRE                                         r  kbdexport1/kbd/myps2/shift_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y66         FDRE (Prop_fdre_C_Q)         0.164    -0.430 r  kbdexport1/kbd/myps2/shift_reg[2]/Q
                         net (fo=3, routed)           0.160    -0.270    kbdexport1/kbd/myps2/fifo_reg_0_7_0_5/DIA1
    SLICE_X12Y65         RAMD32                                       r  kbdexport1/kbd/myps2/fifo_reg_0_7_0_5/RAMA_D1/I
  -------------------------------------------------------------------    -------------------

                         (clock clk_out_65mhz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clock65/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clock65/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clock65/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clock65/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clock65/inst/clk_out_65mhz_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clock65/inst/clkout1_buf/O
                         net (fo=2502, routed)        0.840    -0.833    kbdexport1/kbd/myps2/fifo_reg_0_7_0_5/WCLK
    SLICE_X12Y65         RAMD32                                       r  kbdexport1/kbd/myps2/fifo_reg_0_7_0_5/RAMA_D1/CLK
                         clock pessimism              0.254    -0.579    
    SLICE_X12Y65         RAMD32 (Hold_ramd32_CLK_I)
                                                      0.120    -0.459    kbdexport1/kbd/myps2/fifo_reg_0_7_0_5/RAMA_D1
  -------------------------------------------------------------------
                         required time                          0.459    
                         arrival time                          -0.270    
  -------------------------------------------------------------------
                         slack                                  0.189    

Slack (MET) :             0.193ns  (arrival time - required time)
  Source:                 kbdexport1/cstring_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by clk_out_65mhz_clk_wiz_0_1  {rise@0.000ns fall@7.692ns period=15.385ns})
  Destination:            kbdexport1/messageoutarray1_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by clk_out_65mhz_clk_wiz_0_1  {rise@0.000ns fall@7.692ns period=15.385ns})
  Path Group:             clk_out_65mhz_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out_65mhz_clk_wiz_0_1 rise@0.000ns - clk_out_65mhz_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.272ns  (logic 0.141ns (51.746%)  route 0.131ns (48.254%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.839ns
    Source Clock Delay      (SCD):    -0.601ns
    Clock Pessimism Removal (CPR):    -0.254ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out_65mhz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clock65/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clock65/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clock65/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clock65/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clock65/inst/clk_out_65mhz_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clock65/inst/clkout1_buf/O
                         net (fo=2502, routed)        0.563    -0.601    kbdexport1/clk_out_65mhz
    SLICE_X9Y73          FDRE                                         r  kbdexport1/cstring_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y73          FDRE (Prop_fdre_C_Q)         0.141    -0.460 r  kbdexport1/cstring_reg[9]/Q
                         net (fo=6, routed)           0.131    -0.329    kbdexport1/currentkeyboard[9]
    SLICE_X8Y71          FDRE                                         r  kbdexport1/messageoutarray1_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out_65mhz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clock65/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clock65/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clock65/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clock65/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clock65/inst/clk_out_65mhz_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clock65/inst/clkout1_buf/O
                         net (fo=2502, routed)        0.834    -0.839    kbdexport1/clk_out_65mhz
    SLICE_X8Y71          FDRE                                         r  kbdexport1/messageoutarray1_reg[9]/C
                         clock pessimism              0.254    -0.585    
    SLICE_X8Y71          FDRE (Hold_fdre_C_D)         0.063    -0.522    kbdexport1/messageoutarray1_reg[9]
  -------------------------------------------------------------------
                         required time                          0.522    
                         arrival time                          -0.329    
  -------------------------------------------------------------------
                         slack                                  0.193    

Slack (MET) :             0.194ns  (arrival time - required time)
  Source:                 packetgen/packet_reg[117]/C
                            (rising edge-triggered cell FDRE clocked by clk_out_65mhz_clk_wiz_0_1  {rise@0.000ns fall@7.692ns period=15.385ns})
  Destination:            stx/data_q_reg[117]/D
                            (rising edge-triggered cell FDRE clocked by clk_out_65mhz_clk_wiz_0_1  {rise@0.000ns fall@7.692ns period=15.385ns})
  Path Group:             clk_out_65mhz_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out_65mhz_clk_wiz_0_1 rise@0.000ns - clk_out_65mhz_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.254ns  (logic 0.164ns (64.618%)  route 0.090ns (35.382%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.838ns
    Source Clock Delay      (SCD):    -0.597ns
    Clock Pessimism Removal (CPR):    -0.254ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out_65mhz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clock65/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clock65/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clock65/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clock65/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clock65/inst/clk_out_65mhz_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clock65/inst/clkout1_buf/O
                         net (fo=2502, routed)        0.567    -0.597    packetgen/clk_out_65mhz
    SLICE_X14Y80         FDRE                                         r  packetgen/packet_reg[117]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y80         FDRE (Prop_fdre_C_Q)         0.164    -0.433 r  packetgen/packet_reg[117]/Q
                         net (fo=1, routed)           0.090    -0.343    stx/data[103]
    SLICE_X13Y79         FDRE                                         r  stx/data_q_reg[117]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out_65mhz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clock65/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clock65/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clock65/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clock65/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clock65/inst/clk_out_65mhz_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clock65/inst/clkout1_buf/O
                         net (fo=2502, routed)        0.835    -0.838    stx/clk_out_65mhz
    SLICE_X13Y79         FDRE                                         r  stx/data_q_reg[117]/C
                         clock pessimism              0.254    -0.584    
    SLICE_X13Y79         FDRE (Hold_fdre_C_D)         0.047    -0.537    stx/data_q_reg[117]
  -------------------------------------------------------------------
                         required time                          0.537    
                         arrival time                          -0.343    
  -------------------------------------------------------------------
                         slack                                  0.194    

Slack (MET) :             0.195ns  (arrival time - required time)
  Source:                 packetgen/packet_reg[52]/C
                            (rising edge-triggered cell FDRE clocked by clk_out_65mhz_clk_wiz_0_1  {rise@0.000ns fall@7.692ns period=15.385ns})
  Destination:            stx/data_q_reg[52]/D
                            (rising edge-triggered cell FDRE clocked by clk_out_65mhz_clk_wiz_0_1  {rise@0.000ns fall@7.692ns period=15.385ns})
  Path Group:             clk_out_65mhz_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out_65mhz_clk_wiz_0_1 rise@0.000ns - clk_out_65mhz_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.273ns  (logic 0.164ns (59.997%)  route 0.109ns (40.003%))
  Logic Levels:           0  
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.838ns
    Source Clock Delay      (SCD):    -0.599ns
    Clock Pessimism Removal (CPR):    -0.254ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out_65mhz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clock65/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clock65/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clock65/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clock65/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clock65/inst/clk_out_65mhz_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clock65/inst/clkout1_buf/O
                         net (fo=2502, routed)        0.565    -0.599    packetgen/clk_out_65mhz
    SLICE_X8Y78          FDRE                                         r  packetgen/packet_reg[52]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y78          FDRE (Prop_fdre_C_Q)         0.164    -0.435 r  packetgen/packet_reg[52]/Q
                         net (fo=1, routed)           0.109    -0.326    stx/data[46]
    SLICE_X8Y79          FDRE                                         r  stx/data_q_reg[52]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out_65mhz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clock65/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clock65/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clock65/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clock65/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clock65/inst/clk_out_65mhz_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clock65/inst/clkout1_buf/O
                         net (fo=2502, routed)        0.835    -0.838    stx/clk_out_65mhz
    SLICE_X8Y79          FDRE                                         r  stx/data_q_reg[52]/C
                         clock pessimism              0.254    -0.584    
    SLICE_X8Y79          FDRE (Hold_fdre_C_D)         0.063    -0.521    stx/data_q_reg[52]
  -------------------------------------------------------------------
                         required time                          0.521    
                         arrival time                          -0.326    
  -------------------------------------------------------------------
                         slack                                  0.195    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_out_65mhz_clk_wiz_0_1
Waveform(ns):       { 0.000 7.692 }
Period(ns):         15.385
Sources:            { clock65/inst/mmcm_adv_inst/CLKOUT0 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     RAMB18E1/CLKARDCLK  n/a            1.962         15.385      13.423     RAMB18_X0Y28     face/cd_in2/f/B6/CLKARDCLK
Min Period        n/a     RAMB18E1/CLKARDCLK  n/a            1.962         15.385      13.423     RAMB18_X0Y45     face/cd_outgoing/f/B6/CLKARDCLK
Min Period        n/a     RAMB18E1/CLKARDCLK  n/a            1.962         15.385      13.423     RAMB18_X0Y44     face/cd_incoming/f/B6/CLKARDCLK
Min Period        n/a     RAMB18E1/CLKARDCLK  n/a            1.962         15.385      13.423     RAMB18_X0Y32     face/cd_out3/f/B6/CLKARDCLK
Min Period        n/a     RAMB18E1/CLKARDCLK  n/a            1.962         15.385      13.423     RAMB18_X0Y27     face/cd_in3/f/B6/CLKARDCLK
Min Period        n/a     RAMB18E1/CLKARDCLK  n/a            1.962         15.385      13.423     RAMB18_X0Y39     face/cd_input/f/B6/CLKARDCLK
Min Period        n/a     RAMB18E1/CLKARDCLK  n/a            1.962         15.385      13.423     RAMB18_X0Y40     face/cd_out4/f/B6/CLKARDCLK
Min Period        n/a     RAMB18E1/CLKARDCLK  n/a            1.962         15.385      13.423     RAMB18_X0Y34     face/cd_in4/f/B6/CLKARDCLK
Min Period        n/a     RAMB18E1/CLKARDCLK  n/a            1.962         15.385      13.423     RAMB18_X0Y31     face/cd_out1/f/B6/CLKARDCLK
Min Period        n/a     RAMB18E1/CLKARDCLK  n/a            1.962         15.385      13.423     RAMB18_X0Y36     face/cd_out5/f/B6/CLKARDCLK
Max Period        n/a     MMCME2_ADV/CLKOUT0  n/a            213.360       15.385      197.975    MMCME2_ADV_X1Y2  clock65/inst/mmcm_adv_inst/CLKOUT0
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.050         7.692       6.642      SLICE_X12Y65     kbdexport1/kbd/myps2/fifo_reg_0_7_0_5/RAMA/CLK
Low Pulse Width   Fast    RAMD32/CLK          n/a            1.050         7.692       6.642      SLICE_X12Y65     kbdexport1/kbd/myps2/fifo_reg_0_7_0_5/RAMA/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.050         7.692       6.642      SLICE_X12Y65     kbdexport1/kbd/myps2/fifo_reg_0_7_0_5/RAMA_D1/CLK
Low Pulse Width   Fast    RAMD32/CLK          n/a            1.050         7.692       6.642      SLICE_X12Y65     kbdexport1/kbd/myps2/fifo_reg_0_7_0_5/RAMA_D1/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.050         7.692       6.642      SLICE_X12Y65     kbdexport1/kbd/myps2/fifo_reg_0_7_0_5/RAMB/CLK
Low Pulse Width   Fast    RAMD32/CLK          n/a            1.050         7.692       6.642      SLICE_X12Y65     kbdexport1/kbd/myps2/fifo_reg_0_7_0_5/RAMB/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.050         7.692       6.642      SLICE_X12Y65     kbdexport1/kbd/myps2/fifo_reg_0_7_0_5/RAMB_D1/CLK
Low Pulse Width   Fast    RAMD32/CLK          n/a            1.050         7.692       6.642      SLICE_X12Y65     kbdexport1/kbd/myps2/fifo_reg_0_7_0_5/RAMB_D1/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.050         7.692       6.642      SLICE_X12Y65     kbdexport1/kbd/myps2/fifo_reg_0_7_0_5/RAMC/CLK
Low Pulse Width   Fast    RAMD32/CLK          n/a            1.050         7.692       6.642      SLICE_X12Y65     kbdexport1/kbd/myps2/fifo_reg_0_7_0_5/RAMC/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.050         7.692       6.642      SLICE_X12Y65     kbdexport1/kbd/myps2/fifo_reg_0_7_0_5/RAMA/CLK
High Pulse Width  Fast    RAMD32/CLK          n/a            1.050         7.692       6.642      SLICE_X12Y65     kbdexport1/kbd/myps2/fifo_reg_0_7_0_5/RAMA/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.050         7.692       6.642      SLICE_X12Y65     kbdexport1/kbd/myps2/fifo_reg_0_7_0_5/RAMA_D1/CLK
High Pulse Width  Fast    RAMD32/CLK          n/a            1.050         7.692       6.642      SLICE_X12Y65     kbdexport1/kbd/myps2/fifo_reg_0_7_0_5/RAMA_D1/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.050         7.692       6.642      SLICE_X12Y65     kbdexport1/kbd/myps2/fifo_reg_0_7_0_5/RAMB/CLK
High Pulse Width  Fast    RAMD32/CLK          n/a            1.050         7.692       6.642      SLICE_X12Y65     kbdexport1/kbd/myps2/fifo_reg_0_7_0_5/RAMB/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.050         7.692       6.642      SLICE_X12Y65     kbdexport1/kbd/myps2/fifo_reg_0_7_0_5/RAMB_D1/CLK
High Pulse Width  Fast    RAMD32/CLK          n/a            1.050         7.692       6.642      SLICE_X12Y65     kbdexport1/kbd/myps2/fifo_reg_0_7_0_5/RAMB_D1/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.050         7.692       6.642      SLICE_X12Y65     kbdexport1/kbd/myps2/fifo_reg_0_7_0_5/RAMC/CLK
High Pulse Width  Fast    RAMD32/CLK          n/a            1.050         7.692       6.642      SLICE_X12Y65     kbdexport1/kbd/myps2/fifo_reg_0_7_0_5/RAMC/CLK



---------------------------------------------------------------------------------------------------
From Clock:  clkfbout_clk_wiz_0_1
  To Clock:  clkfbout_clk_wiz_0_1

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack       48.408ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clkfbout_clk_wiz_0_1
Waveform(ns):       { 0.000 25.000 }
Period(ns):         50.000
Sources:            { clock65/inst/mmcm_adv_inst/CLKFBOUT }

Check Type  Corner  Lib Pin              Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period  n/a     BUFG/I               n/a            1.592         50.000      48.408     BUFGCTRL_X0Y17   clock65/inst/clkf_buf/I
Min Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            1.249         50.000      48.751     MMCME2_ADV_X1Y2  clock65/inst/mmcm_adv_inst/CLKFBOUT
Min Period  n/a     MMCME2_ADV/CLKFBIN   n/a            1.249         50.000      48.751     MMCME2_ADV_X1Y2  clock65/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBIN   n/a            100.000       50.000      50.000     MMCME2_ADV_X1Y2  clock65/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            213.360       50.000      163.360    MMCME2_ADV_X1Y2  clock65/inst/mmcm_adv_inst/CLKFBOUT



---------------------------------------------------------------------------------------------------
From Clock:  clk_out_65mhz_clk_wiz_0_1
  To Clock:  clk_out_65mhz_clk_wiz_0

Setup :            0  Failing Endpoints,  Worst Slack        2.364ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.033ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             2.364ns  (required time - arrival time)
  Source:                 srx/data_q_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out_65mhz_clk_wiz_0_1  {rise@0.000ns fall@7.692ns period=15.385ns})
  Destination:            packetrcv/highestSNreceived_reg[23]/R
                            (rising edge-triggered cell FDRE clocked by clk_out_65mhz_clk_wiz_0  {rise@0.000ns fall@7.692ns period=15.385ns})
  Path Group:             clk_out_65mhz_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            15.385ns  (clk_out_65mhz_clk_wiz_0 rise@15.385ns - clk_out_65mhz_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        12.487ns  (logic 5.426ns (43.453%)  route 7.061ns (56.547%))
  Logic Levels:           23  (CARRY4=11 LUT2=2 LUT3=3 LUT4=2 LUT5=1 LUT6=4)
  Clock Path Skew:        -0.028ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.756ns = ( 14.628 - 15.385 ) 
    Source Clock Delay      (SCD):    -0.380ns
    Clock Pessimism Removal (CPR):    0.348ns
  Clock Uncertainty:      0.132ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.255ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out_65mhz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clock65/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.330     1.330 r  clock65/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.974     2.304    clock65/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.294    -2.990 r  clock65/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.297    -1.693    clock65/inst/clk_out_65mhz_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.076    -1.617 r  clock65/inst/clkout1_buf/O
                         net (fo=2502, routed)        1.237    -0.380    srx/clk_out_65mhz
    SLICE_X45Y78         FDRE                                         r  srx/data_q_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y78         FDRE (Prop_fdre_C_Q)         0.313    -0.067 r  srx/data_q_reg[2]/Q
                         net (fo=8, routed)           0.556     0.488    srx/data[2]
    SLICE_X44Y79         LUT3 (Prop_lut3_I2_O)        0.230     0.718 r  srx/state[1]_i_392/O
                         net (fo=2, routed)           0.507     1.225    srx/state[1]_i_392_n_0
    SLICE_X44Y79         LUT4 (Prop_lut4_I3_O)        0.240     1.465 r  srx/state[1]_i_395/O
                         net (fo=1, routed)           0.000     1.465    srx/state[1]_i_395_n_0
    SLICE_X44Y79         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.299     1.764 r  srx/state_reg[1]_i_365/CO[3]
                         net (fo=1, routed)           0.000     1.764    srx/state_reg[1]_i_365_n_0
    SLICE_X44Y80         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.181     1.945 r  srx/state_reg[1]_i_338/O[2]
                         net (fo=2, routed)           0.795     2.740    srx_n_204
    SLICE_X42Y81         LUT3 (Prop_lut3_I0_O)        0.233     2.973 r  state[1]_i_314/O
                         net (fo=2, routed)           0.476     3.449    state[1]_i_314_n_0
    SLICE_X42Y81         LUT4 (Prop_lut4_I3_O)        0.239     3.688 r  state[1]_i_318/O
                         net (fo=1, routed)           0.000     3.688    state[1]_i_318_n_0
    SLICE_X42Y81         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.284     3.972 r  state_reg[1]_i_210/CO[3]
                         net (fo=1, routed)           0.000     3.972    state_reg[1]_i_210_n_0
    SLICE_X42Y82         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.092     4.064 r  state_reg[1]_i_149/CO[3]
                         net (fo=1, routed)           0.000     4.064    state_reg[1]_i_149_n_0
    SLICE_X42Y83         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.180     4.244 r  state_reg[1]_i_100/O[2]
                         net (fo=3, routed)           0.584     4.828    srx/data_q_reg[30]_0[2]
    SLICE_X41Y92         LUT3 (Prop_lut3_I1_O)        0.217     5.045 r  srx/state[1]_i_146/O
                         net (fo=2, routed)           0.406     5.452    srx/state[1]_i_146_n_0
    SLICE_X41Y92         LUT5 (Prop_lut5_I2_O)        0.097     5.549 r  srx/state[1]_i_92/O
                         net (fo=2, routed)           0.278     5.826    srx/state[1]_i_92_n_0
    SLICE_X40Y92         LUT6 (Prop_lut6_I0_O)        0.097     5.923 r  srx/state[1]_i_96/O
                         net (fo=1, routed)           0.000     5.923    srx/state[1]_i_96_n_0
    SLICE_X40Y92         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.299     6.222 r  srx/state_reg[1]_i_55/CO[3]
                         net (fo=1, routed)           0.000     6.222    srx/state_reg[1]_i_55_n_0
    SLICE_X40Y93         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.230     6.452 r  srx/state_reg[1]_i_33/O[1]
                         net (fo=2, routed)           0.526     6.978    srx/packetrcv/p_1_in17_in[1]
    SLICE_X38Y92         LUT2 (Prop_lut2_I0_O)        0.225     7.203 r  srx/state[1]_i_36/O
                         net (fo=1, routed)           0.000     7.203    srx/state[1]_i_36_n_0
    SLICE_X38Y92         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.402     7.605 r  srx/state_reg[1]_i_12/CO[3]
                         net (fo=1, routed)           0.000     7.605    srx/state_reg[1]_i_12_n_0
    SLICE_X38Y93         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.180     7.785 r  srx/highestSNreceived_reg[31]_i_10/O[2]
                         net (fo=4, routed)           0.531     8.316    packetrcv/checksum2[6]
    SLICE_X43Y94         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.629     8.945 r  packetrcv/state_reg[1]_i_8/CO[3]
                         net (fo=1, routed)           0.000     8.945    packetrcv/state_reg[1]_i_8_n_0
    SLICE_X43Y95         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.234     9.179 r  packetrcv/state_reg[1]_i_10/O[3]
                         net (fo=1, routed)           0.599     9.778    packetrcv/state_reg[1]_i_10_n_4
    SLICE_X42Y95         LUT6 (Prop_lut6_I0_O)        0.234    10.012 r  packetrcv/state[1]_i_4/O
                         net (fo=3, routed)           0.644    10.656    s1/data_q_reg[271]_0
    SLICE_X42Y91         LUT6 (Prop_lut6_I0_O)        0.097    10.753 r  s1/highestSNreceived[31]_i_3/O
                         net (fo=1, routed)           0.188    10.941    s1/highestSNreceived[31]_i_3_n_0
    SLICE_X42Y91         LUT6 (Prop_lut6_I0_O)        0.097    11.038 r  s1/highestSNreceived[31]_i_2/O
                         net (fo=33, routed)          0.381    11.419    packetrcv/out_reg
    SLICE_X38Y91         LUT2 (Prop_lut2_I1_O)        0.097    11.516 r  packetrcv/highestSNreceived[31]_i_1/O
                         net (fo=32, routed)          0.590    12.107    packetrcv/highestSNreceived[31]_i_1_n_0
    SLICE_X38Y90         FDRE                                         r  packetrcv/highestSNreceived_reg[23]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out_65mhz_clk_wiz_0 rise edge)
                                                     15.385    15.385 r  
    E3                                                0.000    15.385 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    15.385    clock65/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.263    16.647 r  clock65/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.916    17.564    clock65/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.390    12.174 r  clock65/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.234    13.408    clock65/inst/clk_out_65mhz_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.072    13.480 r  clock65/inst/clkout1_buf/O
                         net (fo=2502, routed)        1.148    14.628    packetrcv/clk_out_65mhz
    SLICE_X38Y90         FDRE                                         r  packetrcv/highestSNreceived_reg[23]/C
                         clock pessimism              0.348    14.976    
                         clock uncertainty           -0.132    14.844    
    SLICE_X38Y90         FDRE (Setup_fdre_C_R)       -0.373    14.471    packetrcv/highestSNreceived_reg[23]
  -------------------------------------------------------------------
                         required time                         14.471    
                         arrival time                         -12.107    
  -------------------------------------------------------------------
                         slack                                  2.364    

Slack (MET) :             2.364ns  (required time - arrival time)
  Source:                 srx/data_q_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out_65mhz_clk_wiz_0_1  {rise@0.000ns fall@7.692ns period=15.385ns})
  Destination:            packetrcv/highestSNreceived_reg[24]/R
                            (rising edge-triggered cell FDRE clocked by clk_out_65mhz_clk_wiz_0  {rise@0.000ns fall@7.692ns period=15.385ns})
  Path Group:             clk_out_65mhz_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            15.385ns  (clk_out_65mhz_clk_wiz_0 rise@15.385ns - clk_out_65mhz_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        12.487ns  (logic 5.426ns (43.453%)  route 7.061ns (56.547%))
  Logic Levels:           23  (CARRY4=11 LUT2=2 LUT3=3 LUT4=2 LUT5=1 LUT6=4)
  Clock Path Skew:        -0.028ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.756ns = ( 14.628 - 15.385 ) 
    Source Clock Delay      (SCD):    -0.380ns
    Clock Pessimism Removal (CPR):    0.348ns
  Clock Uncertainty:      0.132ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.255ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out_65mhz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clock65/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.330     1.330 r  clock65/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.974     2.304    clock65/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.294    -2.990 r  clock65/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.297    -1.693    clock65/inst/clk_out_65mhz_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.076    -1.617 r  clock65/inst/clkout1_buf/O
                         net (fo=2502, routed)        1.237    -0.380    srx/clk_out_65mhz
    SLICE_X45Y78         FDRE                                         r  srx/data_q_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y78         FDRE (Prop_fdre_C_Q)         0.313    -0.067 r  srx/data_q_reg[2]/Q
                         net (fo=8, routed)           0.556     0.488    srx/data[2]
    SLICE_X44Y79         LUT3 (Prop_lut3_I2_O)        0.230     0.718 r  srx/state[1]_i_392/O
                         net (fo=2, routed)           0.507     1.225    srx/state[1]_i_392_n_0
    SLICE_X44Y79         LUT4 (Prop_lut4_I3_O)        0.240     1.465 r  srx/state[1]_i_395/O
                         net (fo=1, routed)           0.000     1.465    srx/state[1]_i_395_n_0
    SLICE_X44Y79         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.299     1.764 r  srx/state_reg[1]_i_365/CO[3]
                         net (fo=1, routed)           0.000     1.764    srx/state_reg[1]_i_365_n_0
    SLICE_X44Y80         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.181     1.945 r  srx/state_reg[1]_i_338/O[2]
                         net (fo=2, routed)           0.795     2.740    srx_n_204
    SLICE_X42Y81         LUT3 (Prop_lut3_I0_O)        0.233     2.973 r  state[1]_i_314/O
                         net (fo=2, routed)           0.476     3.449    state[1]_i_314_n_0
    SLICE_X42Y81         LUT4 (Prop_lut4_I3_O)        0.239     3.688 r  state[1]_i_318/O
                         net (fo=1, routed)           0.000     3.688    state[1]_i_318_n_0
    SLICE_X42Y81         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.284     3.972 r  state_reg[1]_i_210/CO[3]
                         net (fo=1, routed)           0.000     3.972    state_reg[1]_i_210_n_0
    SLICE_X42Y82         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.092     4.064 r  state_reg[1]_i_149/CO[3]
                         net (fo=1, routed)           0.000     4.064    state_reg[1]_i_149_n_0
    SLICE_X42Y83         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.180     4.244 r  state_reg[1]_i_100/O[2]
                         net (fo=3, routed)           0.584     4.828    srx/data_q_reg[30]_0[2]
    SLICE_X41Y92         LUT3 (Prop_lut3_I1_O)        0.217     5.045 r  srx/state[1]_i_146/O
                         net (fo=2, routed)           0.406     5.452    srx/state[1]_i_146_n_0
    SLICE_X41Y92         LUT5 (Prop_lut5_I2_O)        0.097     5.549 r  srx/state[1]_i_92/O
                         net (fo=2, routed)           0.278     5.826    srx/state[1]_i_92_n_0
    SLICE_X40Y92         LUT6 (Prop_lut6_I0_O)        0.097     5.923 r  srx/state[1]_i_96/O
                         net (fo=1, routed)           0.000     5.923    srx/state[1]_i_96_n_0
    SLICE_X40Y92         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.299     6.222 r  srx/state_reg[1]_i_55/CO[3]
                         net (fo=1, routed)           0.000     6.222    srx/state_reg[1]_i_55_n_0
    SLICE_X40Y93         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.230     6.452 r  srx/state_reg[1]_i_33/O[1]
                         net (fo=2, routed)           0.526     6.978    srx/packetrcv/p_1_in17_in[1]
    SLICE_X38Y92         LUT2 (Prop_lut2_I0_O)        0.225     7.203 r  srx/state[1]_i_36/O
                         net (fo=1, routed)           0.000     7.203    srx/state[1]_i_36_n_0
    SLICE_X38Y92         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.402     7.605 r  srx/state_reg[1]_i_12/CO[3]
                         net (fo=1, routed)           0.000     7.605    srx/state_reg[1]_i_12_n_0
    SLICE_X38Y93         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.180     7.785 r  srx/highestSNreceived_reg[31]_i_10/O[2]
                         net (fo=4, routed)           0.531     8.316    packetrcv/checksum2[6]
    SLICE_X43Y94         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.629     8.945 r  packetrcv/state_reg[1]_i_8/CO[3]
                         net (fo=1, routed)           0.000     8.945    packetrcv/state_reg[1]_i_8_n_0
    SLICE_X43Y95         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.234     9.179 r  packetrcv/state_reg[1]_i_10/O[3]
                         net (fo=1, routed)           0.599     9.778    packetrcv/state_reg[1]_i_10_n_4
    SLICE_X42Y95         LUT6 (Prop_lut6_I0_O)        0.234    10.012 r  packetrcv/state[1]_i_4/O
                         net (fo=3, routed)           0.644    10.656    s1/data_q_reg[271]_0
    SLICE_X42Y91         LUT6 (Prop_lut6_I0_O)        0.097    10.753 r  s1/highestSNreceived[31]_i_3/O
                         net (fo=1, routed)           0.188    10.941    s1/highestSNreceived[31]_i_3_n_0
    SLICE_X42Y91         LUT6 (Prop_lut6_I0_O)        0.097    11.038 r  s1/highestSNreceived[31]_i_2/O
                         net (fo=33, routed)          0.381    11.419    packetrcv/out_reg
    SLICE_X38Y91         LUT2 (Prop_lut2_I1_O)        0.097    11.516 r  packetrcv/highestSNreceived[31]_i_1/O
                         net (fo=32, routed)          0.590    12.107    packetrcv/highestSNreceived[31]_i_1_n_0
    SLICE_X38Y90         FDRE                                         r  packetrcv/highestSNreceived_reg[24]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out_65mhz_clk_wiz_0 rise edge)
                                                     15.385    15.385 r  
    E3                                                0.000    15.385 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    15.385    clock65/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.263    16.647 r  clock65/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.916    17.564    clock65/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.390    12.174 r  clock65/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.234    13.408    clock65/inst/clk_out_65mhz_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.072    13.480 r  clock65/inst/clkout1_buf/O
                         net (fo=2502, routed)        1.148    14.628    packetrcv/clk_out_65mhz
    SLICE_X38Y90         FDRE                                         r  packetrcv/highestSNreceived_reg[24]/C
                         clock pessimism              0.348    14.976    
                         clock uncertainty           -0.132    14.844    
    SLICE_X38Y90         FDRE (Setup_fdre_C_R)       -0.373    14.471    packetrcv/highestSNreceived_reg[24]
  -------------------------------------------------------------------
                         required time                         14.471    
                         arrival time                         -12.107    
  -------------------------------------------------------------------
                         slack                                  2.364    

Slack (MET) :             2.364ns  (required time - arrival time)
  Source:                 srx/data_q_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out_65mhz_clk_wiz_0_1  {rise@0.000ns fall@7.692ns period=15.385ns})
  Destination:            packetrcv/highestSNreceived_reg[25]/R
                            (rising edge-triggered cell FDRE clocked by clk_out_65mhz_clk_wiz_0  {rise@0.000ns fall@7.692ns period=15.385ns})
  Path Group:             clk_out_65mhz_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            15.385ns  (clk_out_65mhz_clk_wiz_0 rise@15.385ns - clk_out_65mhz_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        12.487ns  (logic 5.426ns (43.453%)  route 7.061ns (56.547%))
  Logic Levels:           23  (CARRY4=11 LUT2=2 LUT3=3 LUT4=2 LUT5=1 LUT6=4)
  Clock Path Skew:        -0.028ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.756ns = ( 14.628 - 15.385 ) 
    Source Clock Delay      (SCD):    -0.380ns
    Clock Pessimism Removal (CPR):    0.348ns
  Clock Uncertainty:      0.132ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.255ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out_65mhz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clock65/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.330     1.330 r  clock65/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.974     2.304    clock65/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.294    -2.990 r  clock65/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.297    -1.693    clock65/inst/clk_out_65mhz_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.076    -1.617 r  clock65/inst/clkout1_buf/O
                         net (fo=2502, routed)        1.237    -0.380    srx/clk_out_65mhz
    SLICE_X45Y78         FDRE                                         r  srx/data_q_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y78         FDRE (Prop_fdre_C_Q)         0.313    -0.067 r  srx/data_q_reg[2]/Q
                         net (fo=8, routed)           0.556     0.488    srx/data[2]
    SLICE_X44Y79         LUT3 (Prop_lut3_I2_O)        0.230     0.718 r  srx/state[1]_i_392/O
                         net (fo=2, routed)           0.507     1.225    srx/state[1]_i_392_n_0
    SLICE_X44Y79         LUT4 (Prop_lut4_I3_O)        0.240     1.465 r  srx/state[1]_i_395/O
                         net (fo=1, routed)           0.000     1.465    srx/state[1]_i_395_n_0
    SLICE_X44Y79         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.299     1.764 r  srx/state_reg[1]_i_365/CO[3]
                         net (fo=1, routed)           0.000     1.764    srx/state_reg[1]_i_365_n_0
    SLICE_X44Y80         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.181     1.945 r  srx/state_reg[1]_i_338/O[2]
                         net (fo=2, routed)           0.795     2.740    srx_n_204
    SLICE_X42Y81         LUT3 (Prop_lut3_I0_O)        0.233     2.973 r  state[1]_i_314/O
                         net (fo=2, routed)           0.476     3.449    state[1]_i_314_n_0
    SLICE_X42Y81         LUT4 (Prop_lut4_I3_O)        0.239     3.688 r  state[1]_i_318/O
                         net (fo=1, routed)           0.000     3.688    state[1]_i_318_n_0
    SLICE_X42Y81         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.284     3.972 r  state_reg[1]_i_210/CO[3]
                         net (fo=1, routed)           0.000     3.972    state_reg[1]_i_210_n_0
    SLICE_X42Y82         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.092     4.064 r  state_reg[1]_i_149/CO[3]
                         net (fo=1, routed)           0.000     4.064    state_reg[1]_i_149_n_0
    SLICE_X42Y83         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.180     4.244 r  state_reg[1]_i_100/O[2]
                         net (fo=3, routed)           0.584     4.828    srx/data_q_reg[30]_0[2]
    SLICE_X41Y92         LUT3 (Prop_lut3_I1_O)        0.217     5.045 r  srx/state[1]_i_146/O
                         net (fo=2, routed)           0.406     5.452    srx/state[1]_i_146_n_0
    SLICE_X41Y92         LUT5 (Prop_lut5_I2_O)        0.097     5.549 r  srx/state[1]_i_92/O
                         net (fo=2, routed)           0.278     5.826    srx/state[1]_i_92_n_0
    SLICE_X40Y92         LUT6 (Prop_lut6_I0_O)        0.097     5.923 r  srx/state[1]_i_96/O
                         net (fo=1, routed)           0.000     5.923    srx/state[1]_i_96_n_0
    SLICE_X40Y92         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.299     6.222 r  srx/state_reg[1]_i_55/CO[3]
                         net (fo=1, routed)           0.000     6.222    srx/state_reg[1]_i_55_n_0
    SLICE_X40Y93         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.230     6.452 r  srx/state_reg[1]_i_33/O[1]
                         net (fo=2, routed)           0.526     6.978    srx/packetrcv/p_1_in17_in[1]
    SLICE_X38Y92         LUT2 (Prop_lut2_I0_O)        0.225     7.203 r  srx/state[1]_i_36/O
                         net (fo=1, routed)           0.000     7.203    srx/state[1]_i_36_n_0
    SLICE_X38Y92         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.402     7.605 r  srx/state_reg[1]_i_12/CO[3]
                         net (fo=1, routed)           0.000     7.605    srx/state_reg[1]_i_12_n_0
    SLICE_X38Y93         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.180     7.785 r  srx/highestSNreceived_reg[31]_i_10/O[2]
                         net (fo=4, routed)           0.531     8.316    packetrcv/checksum2[6]
    SLICE_X43Y94         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.629     8.945 r  packetrcv/state_reg[1]_i_8/CO[3]
                         net (fo=1, routed)           0.000     8.945    packetrcv/state_reg[1]_i_8_n_0
    SLICE_X43Y95         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.234     9.179 r  packetrcv/state_reg[1]_i_10/O[3]
                         net (fo=1, routed)           0.599     9.778    packetrcv/state_reg[1]_i_10_n_4
    SLICE_X42Y95         LUT6 (Prop_lut6_I0_O)        0.234    10.012 r  packetrcv/state[1]_i_4/O
                         net (fo=3, routed)           0.644    10.656    s1/data_q_reg[271]_0
    SLICE_X42Y91         LUT6 (Prop_lut6_I0_O)        0.097    10.753 r  s1/highestSNreceived[31]_i_3/O
                         net (fo=1, routed)           0.188    10.941    s1/highestSNreceived[31]_i_3_n_0
    SLICE_X42Y91         LUT6 (Prop_lut6_I0_O)        0.097    11.038 r  s1/highestSNreceived[31]_i_2/O
                         net (fo=33, routed)          0.381    11.419    packetrcv/out_reg
    SLICE_X38Y91         LUT2 (Prop_lut2_I1_O)        0.097    11.516 r  packetrcv/highestSNreceived[31]_i_1/O
                         net (fo=32, routed)          0.590    12.107    packetrcv/highestSNreceived[31]_i_1_n_0
    SLICE_X38Y90         FDRE                                         r  packetrcv/highestSNreceived_reg[25]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out_65mhz_clk_wiz_0 rise edge)
                                                     15.385    15.385 r  
    E3                                                0.000    15.385 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    15.385    clock65/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.263    16.647 r  clock65/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.916    17.564    clock65/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.390    12.174 r  clock65/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.234    13.408    clock65/inst/clk_out_65mhz_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.072    13.480 r  clock65/inst/clkout1_buf/O
                         net (fo=2502, routed)        1.148    14.628    packetrcv/clk_out_65mhz
    SLICE_X38Y90         FDRE                                         r  packetrcv/highestSNreceived_reg[25]/C
                         clock pessimism              0.348    14.976    
                         clock uncertainty           -0.132    14.844    
    SLICE_X38Y90         FDRE (Setup_fdre_C_R)       -0.373    14.471    packetrcv/highestSNreceived_reg[25]
  -------------------------------------------------------------------
                         required time                         14.471    
                         arrival time                         -12.107    
  -------------------------------------------------------------------
                         slack                                  2.364    

Slack (MET) :             2.364ns  (required time - arrival time)
  Source:                 srx/data_q_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out_65mhz_clk_wiz_0_1  {rise@0.000ns fall@7.692ns period=15.385ns})
  Destination:            packetrcv/highestSNreceived_reg[27]/R
                            (rising edge-triggered cell FDRE clocked by clk_out_65mhz_clk_wiz_0  {rise@0.000ns fall@7.692ns period=15.385ns})
  Path Group:             clk_out_65mhz_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            15.385ns  (clk_out_65mhz_clk_wiz_0 rise@15.385ns - clk_out_65mhz_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        12.487ns  (logic 5.426ns (43.453%)  route 7.061ns (56.547%))
  Logic Levels:           23  (CARRY4=11 LUT2=2 LUT3=3 LUT4=2 LUT5=1 LUT6=4)
  Clock Path Skew:        -0.028ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.756ns = ( 14.628 - 15.385 ) 
    Source Clock Delay      (SCD):    -0.380ns
    Clock Pessimism Removal (CPR):    0.348ns
  Clock Uncertainty:      0.132ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.255ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out_65mhz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clock65/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.330     1.330 r  clock65/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.974     2.304    clock65/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.294    -2.990 r  clock65/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.297    -1.693    clock65/inst/clk_out_65mhz_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.076    -1.617 r  clock65/inst/clkout1_buf/O
                         net (fo=2502, routed)        1.237    -0.380    srx/clk_out_65mhz
    SLICE_X45Y78         FDRE                                         r  srx/data_q_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y78         FDRE (Prop_fdre_C_Q)         0.313    -0.067 r  srx/data_q_reg[2]/Q
                         net (fo=8, routed)           0.556     0.488    srx/data[2]
    SLICE_X44Y79         LUT3 (Prop_lut3_I2_O)        0.230     0.718 r  srx/state[1]_i_392/O
                         net (fo=2, routed)           0.507     1.225    srx/state[1]_i_392_n_0
    SLICE_X44Y79         LUT4 (Prop_lut4_I3_O)        0.240     1.465 r  srx/state[1]_i_395/O
                         net (fo=1, routed)           0.000     1.465    srx/state[1]_i_395_n_0
    SLICE_X44Y79         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.299     1.764 r  srx/state_reg[1]_i_365/CO[3]
                         net (fo=1, routed)           0.000     1.764    srx/state_reg[1]_i_365_n_0
    SLICE_X44Y80         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.181     1.945 r  srx/state_reg[1]_i_338/O[2]
                         net (fo=2, routed)           0.795     2.740    srx_n_204
    SLICE_X42Y81         LUT3 (Prop_lut3_I0_O)        0.233     2.973 r  state[1]_i_314/O
                         net (fo=2, routed)           0.476     3.449    state[1]_i_314_n_0
    SLICE_X42Y81         LUT4 (Prop_lut4_I3_O)        0.239     3.688 r  state[1]_i_318/O
                         net (fo=1, routed)           0.000     3.688    state[1]_i_318_n_0
    SLICE_X42Y81         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.284     3.972 r  state_reg[1]_i_210/CO[3]
                         net (fo=1, routed)           0.000     3.972    state_reg[1]_i_210_n_0
    SLICE_X42Y82         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.092     4.064 r  state_reg[1]_i_149/CO[3]
                         net (fo=1, routed)           0.000     4.064    state_reg[1]_i_149_n_0
    SLICE_X42Y83         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.180     4.244 r  state_reg[1]_i_100/O[2]
                         net (fo=3, routed)           0.584     4.828    srx/data_q_reg[30]_0[2]
    SLICE_X41Y92         LUT3 (Prop_lut3_I1_O)        0.217     5.045 r  srx/state[1]_i_146/O
                         net (fo=2, routed)           0.406     5.452    srx/state[1]_i_146_n_0
    SLICE_X41Y92         LUT5 (Prop_lut5_I2_O)        0.097     5.549 r  srx/state[1]_i_92/O
                         net (fo=2, routed)           0.278     5.826    srx/state[1]_i_92_n_0
    SLICE_X40Y92         LUT6 (Prop_lut6_I0_O)        0.097     5.923 r  srx/state[1]_i_96/O
                         net (fo=1, routed)           0.000     5.923    srx/state[1]_i_96_n_0
    SLICE_X40Y92         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.299     6.222 r  srx/state_reg[1]_i_55/CO[3]
                         net (fo=1, routed)           0.000     6.222    srx/state_reg[1]_i_55_n_0
    SLICE_X40Y93         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.230     6.452 r  srx/state_reg[1]_i_33/O[1]
                         net (fo=2, routed)           0.526     6.978    srx/packetrcv/p_1_in17_in[1]
    SLICE_X38Y92         LUT2 (Prop_lut2_I0_O)        0.225     7.203 r  srx/state[1]_i_36/O
                         net (fo=1, routed)           0.000     7.203    srx/state[1]_i_36_n_0
    SLICE_X38Y92         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.402     7.605 r  srx/state_reg[1]_i_12/CO[3]
                         net (fo=1, routed)           0.000     7.605    srx/state_reg[1]_i_12_n_0
    SLICE_X38Y93         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.180     7.785 r  srx/highestSNreceived_reg[31]_i_10/O[2]
                         net (fo=4, routed)           0.531     8.316    packetrcv/checksum2[6]
    SLICE_X43Y94         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.629     8.945 r  packetrcv/state_reg[1]_i_8/CO[3]
                         net (fo=1, routed)           0.000     8.945    packetrcv/state_reg[1]_i_8_n_0
    SLICE_X43Y95         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.234     9.179 r  packetrcv/state_reg[1]_i_10/O[3]
                         net (fo=1, routed)           0.599     9.778    packetrcv/state_reg[1]_i_10_n_4
    SLICE_X42Y95         LUT6 (Prop_lut6_I0_O)        0.234    10.012 r  packetrcv/state[1]_i_4/O
                         net (fo=3, routed)           0.644    10.656    s1/data_q_reg[271]_0
    SLICE_X42Y91         LUT6 (Prop_lut6_I0_O)        0.097    10.753 r  s1/highestSNreceived[31]_i_3/O
                         net (fo=1, routed)           0.188    10.941    s1/highestSNreceived[31]_i_3_n_0
    SLICE_X42Y91         LUT6 (Prop_lut6_I0_O)        0.097    11.038 r  s1/highestSNreceived[31]_i_2/O
                         net (fo=33, routed)          0.381    11.419    packetrcv/out_reg
    SLICE_X38Y91         LUT2 (Prop_lut2_I1_O)        0.097    11.516 r  packetrcv/highestSNreceived[31]_i_1/O
                         net (fo=32, routed)          0.590    12.107    packetrcv/highestSNreceived[31]_i_1_n_0
    SLICE_X38Y90         FDRE                                         r  packetrcv/highestSNreceived_reg[27]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out_65mhz_clk_wiz_0 rise edge)
                                                     15.385    15.385 r  
    E3                                                0.000    15.385 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    15.385    clock65/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.263    16.647 r  clock65/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.916    17.564    clock65/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.390    12.174 r  clock65/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.234    13.408    clock65/inst/clk_out_65mhz_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.072    13.480 r  clock65/inst/clkout1_buf/O
                         net (fo=2502, routed)        1.148    14.628    packetrcv/clk_out_65mhz
    SLICE_X38Y90         FDRE                                         r  packetrcv/highestSNreceived_reg[27]/C
                         clock pessimism              0.348    14.976    
                         clock uncertainty           -0.132    14.844    
    SLICE_X38Y90         FDRE (Setup_fdre_C_R)       -0.373    14.471    packetrcv/highestSNreceived_reg[27]
  -------------------------------------------------------------------
                         required time                         14.471    
                         arrival time                         -12.107    
  -------------------------------------------------------------------
                         slack                                  2.364    

Slack (MET) :             2.379ns  (required time - arrival time)
  Source:                 srx/data_q_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out_65mhz_clk_wiz_0_1  {rise@0.000ns fall@7.692ns period=15.385ns})
  Destination:            packetrcv/highestSNreceived_reg[10]/R
                            (rising edge-triggered cell FDRE clocked by clk_out_65mhz_clk_wiz_0  {rise@0.000ns fall@7.692ns period=15.385ns})
  Path Group:             clk_out_65mhz_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            15.385ns  (clk_out_65mhz_clk_wiz_0 rise@15.385ns - clk_out_65mhz_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        12.531ns  (logic 5.426ns (43.301%)  route 7.105ns (56.699%))
  Logic Levels:           23  (CARRY4=11 LUT2=2 LUT3=3 LUT4=2 LUT5=1 LUT6=4)
  Clock Path Skew:        -0.028ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.756ns = ( 14.628 - 15.385 ) 
    Source Clock Delay      (SCD):    -0.380ns
    Clock Pessimism Removal (CPR):    0.348ns
  Clock Uncertainty:      0.132ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.255ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out_65mhz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clock65/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.330     1.330 r  clock65/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.974     2.304    clock65/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.294    -2.990 r  clock65/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.297    -1.693    clock65/inst/clk_out_65mhz_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.076    -1.617 r  clock65/inst/clkout1_buf/O
                         net (fo=2502, routed)        1.237    -0.380    srx/clk_out_65mhz
    SLICE_X45Y78         FDRE                                         r  srx/data_q_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y78         FDRE (Prop_fdre_C_Q)         0.313    -0.067 r  srx/data_q_reg[2]/Q
                         net (fo=8, routed)           0.556     0.488    srx/data[2]
    SLICE_X44Y79         LUT3 (Prop_lut3_I2_O)        0.230     0.718 r  srx/state[1]_i_392/O
                         net (fo=2, routed)           0.507     1.225    srx/state[1]_i_392_n_0
    SLICE_X44Y79         LUT4 (Prop_lut4_I3_O)        0.240     1.465 r  srx/state[1]_i_395/O
                         net (fo=1, routed)           0.000     1.465    srx/state[1]_i_395_n_0
    SLICE_X44Y79         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.299     1.764 r  srx/state_reg[1]_i_365/CO[3]
                         net (fo=1, routed)           0.000     1.764    srx/state_reg[1]_i_365_n_0
    SLICE_X44Y80         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.181     1.945 r  srx/state_reg[1]_i_338/O[2]
                         net (fo=2, routed)           0.795     2.740    srx_n_204
    SLICE_X42Y81         LUT3 (Prop_lut3_I0_O)        0.233     2.973 r  state[1]_i_314/O
                         net (fo=2, routed)           0.476     3.449    state[1]_i_314_n_0
    SLICE_X42Y81         LUT4 (Prop_lut4_I3_O)        0.239     3.688 r  state[1]_i_318/O
                         net (fo=1, routed)           0.000     3.688    state[1]_i_318_n_0
    SLICE_X42Y81         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.284     3.972 r  state_reg[1]_i_210/CO[3]
                         net (fo=1, routed)           0.000     3.972    state_reg[1]_i_210_n_0
    SLICE_X42Y82         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.092     4.064 r  state_reg[1]_i_149/CO[3]
                         net (fo=1, routed)           0.000     4.064    state_reg[1]_i_149_n_0
    SLICE_X42Y83         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.180     4.244 r  state_reg[1]_i_100/O[2]
                         net (fo=3, routed)           0.584     4.828    srx/data_q_reg[30]_0[2]
    SLICE_X41Y92         LUT3 (Prop_lut3_I1_O)        0.217     5.045 r  srx/state[1]_i_146/O
                         net (fo=2, routed)           0.406     5.452    srx/state[1]_i_146_n_0
    SLICE_X41Y92         LUT5 (Prop_lut5_I2_O)        0.097     5.549 r  srx/state[1]_i_92/O
                         net (fo=2, routed)           0.278     5.826    srx/state[1]_i_92_n_0
    SLICE_X40Y92         LUT6 (Prop_lut6_I0_O)        0.097     5.923 r  srx/state[1]_i_96/O
                         net (fo=1, routed)           0.000     5.923    srx/state[1]_i_96_n_0
    SLICE_X40Y92         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.299     6.222 r  srx/state_reg[1]_i_55/CO[3]
                         net (fo=1, routed)           0.000     6.222    srx/state_reg[1]_i_55_n_0
    SLICE_X40Y93         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.230     6.452 r  srx/state_reg[1]_i_33/O[1]
                         net (fo=2, routed)           0.526     6.978    srx/packetrcv/p_1_in17_in[1]
    SLICE_X38Y92         LUT2 (Prop_lut2_I0_O)        0.225     7.203 r  srx/state[1]_i_36/O
                         net (fo=1, routed)           0.000     7.203    srx/state[1]_i_36_n_0
    SLICE_X38Y92         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.402     7.605 r  srx/state_reg[1]_i_12/CO[3]
                         net (fo=1, routed)           0.000     7.605    srx/state_reg[1]_i_12_n_0
    SLICE_X38Y93         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.180     7.785 r  srx/highestSNreceived_reg[31]_i_10/O[2]
                         net (fo=4, routed)           0.531     8.316    packetrcv/checksum2[6]
    SLICE_X43Y94         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.629     8.945 r  packetrcv/state_reg[1]_i_8/CO[3]
                         net (fo=1, routed)           0.000     8.945    packetrcv/state_reg[1]_i_8_n_0
    SLICE_X43Y95         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.234     9.179 r  packetrcv/state_reg[1]_i_10/O[3]
                         net (fo=1, routed)           0.599     9.778    packetrcv/state_reg[1]_i_10_n_4
    SLICE_X42Y95         LUT6 (Prop_lut6_I0_O)        0.234    10.012 r  packetrcv/state[1]_i_4/O
                         net (fo=3, routed)           0.644    10.656    s1/data_q_reg[271]_0
    SLICE_X42Y91         LUT6 (Prop_lut6_I0_O)        0.097    10.753 r  s1/highestSNreceived[31]_i_3/O
                         net (fo=1, routed)           0.188    10.941    s1/highestSNreceived[31]_i_3_n_0
    SLICE_X42Y91         LUT6 (Prop_lut6_I0_O)        0.097    11.038 r  s1/highestSNreceived[31]_i_2/O
                         net (fo=33, routed)          0.381    11.419    packetrcv/out_reg
    SLICE_X38Y91         LUT2 (Prop_lut2_I1_O)        0.097    11.516 r  packetrcv/highestSNreceived[31]_i_1/O
                         net (fo=32, routed)          0.634    12.150    packetrcv/highestSNreceived[31]_i_1_n_0
    SLICE_X35Y88         FDRE                                         r  packetrcv/highestSNreceived_reg[10]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out_65mhz_clk_wiz_0 rise edge)
                                                     15.385    15.385 r  
    E3                                                0.000    15.385 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    15.385    clock65/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.263    16.647 r  clock65/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.916    17.564    clock65/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.390    12.174 r  clock65/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.234    13.408    clock65/inst/clk_out_65mhz_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.072    13.480 r  clock65/inst/clkout1_buf/O
                         net (fo=2502, routed)        1.148    14.628    packetrcv/clk_out_65mhz
    SLICE_X35Y88         FDRE                                         r  packetrcv/highestSNreceived_reg[10]/C
                         clock pessimism              0.348    14.976    
                         clock uncertainty           -0.132    14.844    
    SLICE_X35Y88         FDRE (Setup_fdre_C_R)       -0.314    14.530    packetrcv/highestSNreceived_reg[10]
  -------------------------------------------------------------------
                         required time                         14.530    
                         arrival time                         -12.150    
  -------------------------------------------------------------------
                         slack                                  2.379    

Slack (MET) :             2.379ns  (required time - arrival time)
  Source:                 srx/data_q_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out_65mhz_clk_wiz_0_1  {rise@0.000ns fall@7.692ns period=15.385ns})
  Destination:            packetrcv/highestSNreceived_reg[12]/R
                            (rising edge-triggered cell FDRE clocked by clk_out_65mhz_clk_wiz_0  {rise@0.000ns fall@7.692ns period=15.385ns})
  Path Group:             clk_out_65mhz_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            15.385ns  (clk_out_65mhz_clk_wiz_0 rise@15.385ns - clk_out_65mhz_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        12.531ns  (logic 5.426ns (43.301%)  route 7.105ns (56.699%))
  Logic Levels:           23  (CARRY4=11 LUT2=2 LUT3=3 LUT4=2 LUT5=1 LUT6=4)
  Clock Path Skew:        -0.028ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.756ns = ( 14.628 - 15.385 ) 
    Source Clock Delay      (SCD):    -0.380ns
    Clock Pessimism Removal (CPR):    0.348ns
  Clock Uncertainty:      0.132ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.255ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out_65mhz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clock65/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.330     1.330 r  clock65/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.974     2.304    clock65/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.294    -2.990 r  clock65/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.297    -1.693    clock65/inst/clk_out_65mhz_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.076    -1.617 r  clock65/inst/clkout1_buf/O
                         net (fo=2502, routed)        1.237    -0.380    srx/clk_out_65mhz
    SLICE_X45Y78         FDRE                                         r  srx/data_q_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y78         FDRE (Prop_fdre_C_Q)         0.313    -0.067 r  srx/data_q_reg[2]/Q
                         net (fo=8, routed)           0.556     0.488    srx/data[2]
    SLICE_X44Y79         LUT3 (Prop_lut3_I2_O)        0.230     0.718 r  srx/state[1]_i_392/O
                         net (fo=2, routed)           0.507     1.225    srx/state[1]_i_392_n_0
    SLICE_X44Y79         LUT4 (Prop_lut4_I3_O)        0.240     1.465 r  srx/state[1]_i_395/O
                         net (fo=1, routed)           0.000     1.465    srx/state[1]_i_395_n_0
    SLICE_X44Y79         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.299     1.764 r  srx/state_reg[1]_i_365/CO[3]
                         net (fo=1, routed)           0.000     1.764    srx/state_reg[1]_i_365_n_0
    SLICE_X44Y80         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.181     1.945 r  srx/state_reg[1]_i_338/O[2]
                         net (fo=2, routed)           0.795     2.740    srx_n_204
    SLICE_X42Y81         LUT3 (Prop_lut3_I0_O)        0.233     2.973 r  state[1]_i_314/O
                         net (fo=2, routed)           0.476     3.449    state[1]_i_314_n_0
    SLICE_X42Y81         LUT4 (Prop_lut4_I3_O)        0.239     3.688 r  state[1]_i_318/O
                         net (fo=1, routed)           0.000     3.688    state[1]_i_318_n_0
    SLICE_X42Y81         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.284     3.972 r  state_reg[1]_i_210/CO[3]
                         net (fo=1, routed)           0.000     3.972    state_reg[1]_i_210_n_0
    SLICE_X42Y82         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.092     4.064 r  state_reg[1]_i_149/CO[3]
                         net (fo=1, routed)           0.000     4.064    state_reg[1]_i_149_n_0
    SLICE_X42Y83         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.180     4.244 r  state_reg[1]_i_100/O[2]
                         net (fo=3, routed)           0.584     4.828    srx/data_q_reg[30]_0[2]
    SLICE_X41Y92         LUT3 (Prop_lut3_I1_O)        0.217     5.045 r  srx/state[1]_i_146/O
                         net (fo=2, routed)           0.406     5.452    srx/state[1]_i_146_n_0
    SLICE_X41Y92         LUT5 (Prop_lut5_I2_O)        0.097     5.549 r  srx/state[1]_i_92/O
                         net (fo=2, routed)           0.278     5.826    srx/state[1]_i_92_n_0
    SLICE_X40Y92         LUT6 (Prop_lut6_I0_O)        0.097     5.923 r  srx/state[1]_i_96/O
                         net (fo=1, routed)           0.000     5.923    srx/state[1]_i_96_n_0
    SLICE_X40Y92         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.299     6.222 r  srx/state_reg[1]_i_55/CO[3]
                         net (fo=1, routed)           0.000     6.222    srx/state_reg[1]_i_55_n_0
    SLICE_X40Y93         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.230     6.452 r  srx/state_reg[1]_i_33/O[1]
                         net (fo=2, routed)           0.526     6.978    srx/packetrcv/p_1_in17_in[1]
    SLICE_X38Y92         LUT2 (Prop_lut2_I0_O)        0.225     7.203 r  srx/state[1]_i_36/O
                         net (fo=1, routed)           0.000     7.203    srx/state[1]_i_36_n_0
    SLICE_X38Y92         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.402     7.605 r  srx/state_reg[1]_i_12/CO[3]
                         net (fo=1, routed)           0.000     7.605    srx/state_reg[1]_i_12_n_0
    SLICE_X38Y93         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.180     7.785 r  srx/highestSNreceived_reg[31]_i_10/O[2]
                         net (fo=4, routed)           0.531     8.316    packetrcv/checksum2[6]
    SLICE_X43Y94         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.629     8.945 r  packetrcv/state_reg[1]_i_8/CO[3]
                         net (fo=1, routed)           0.000     8.945    packetrcv/state_reg[1]_i_8_n_0
    SLICE_X43Y95         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.234     9.179 r  packetrcv/state_reg[1]_i_10/O[3]
                         net (fo=1, routed)           0.599     9.778    packetrcv/state_reg[1]_i_10_n_4
    SLICE_X42Y95         LUT6 (Prop_lut6_I0_O)        0.234    10.012 r  packetrcv/state[1]_i_4/O
                         net (fo=3, routed)           0.644    10.656    s1/data_q_reg[271]_0
    SLICE_X42Y91         LUT6 (Prop_lut6_I0_O)        0.097    10.753 r  s1/highestSNreceived[31]_i_3/O
                         net (fo=1, routed)           0.188    10.941    s1/highestSNreceived[31]_i_3_n_0
    SLICE_X42Y91         LUT6 (Prop_lut6_I0_O)        0.097    11.038 r  s1/highestSNreceived[31]_i_2/O
                         net (fo=33, routed)          0.381    11.419    packetrcv/out_reg
    SLICE_X38Y91         LUT2 (Prop_lut2_I1_O)        0.097    11.516 r  packetrcv/highestSNreceived[31]_i_1/O
                         net (fo=32, routed)          0.634    12.150    packetrcv/highestSNreceived[31]_i_1_n_0
    SLICE_X35Y88         FDRE                                         r  packetrcv/highestSNreceived_reg[12]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out_65mhz_clk_wiz_0 rise edge)
                                                     15.385    15.385 r  
    E3                                                0.000    15.385 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    15.385    clock65/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.263    16.647 r  clock65/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.916    17.564    clock65/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.390    12.174 r  clock65/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.234    13.408    clock65/inst/clk_out_65mhz_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.072    13.480 r  clock65/inst/clkout1_buf/O
                         net (fo=2502, routed)        1.148    14.628    packetrcv/clk_out_65mhz
    SLICE_X35Y88         FDRE                                         r  packetrcv/highestSNreceived_reg[12]/C
                         clock pessimism              0.348    14.976    
                         clock uncertainty           -0.132    14.844    
    SLICE_X35Y88         FDRE (Setup_fdre_C_R)       -0.314    14.530    packetrcv/highestSNreceived_reg[12]
  -------------------------------------------------------------------
                         required time                         14.530    
                         arrival time                         -12.150    
  -------------------------------------------------------------------
                         slack                                  2.379    

Slack (MET) :             2.379ns  (required time - arrival time)
  Source:                 srx/data_q_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out_65mhz_clk_wiz_0_1  {rise@0.000ns fall@7.692ns period=15.385ns})
  Destination:            packetrcv/highestSNreceived_reg[9]/R
                            (rising edge-triggered cell FDRE clocked by clk_out_65mhz_clk_wiz_0  {rise@0.000ns fall@7.692ns period=15.385ns})
  Path Group:             clk_out_65mhz_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            15.385ns  (clk_out_65mhz_clk_wiz_0 rise@15.385ns - clk_out_65mhz_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        12.531ns  (logic 5.426ns (43.301%)  route 7.105ns (56.699%))
  Logic Levels:           23  (CARRY4=11 LUT2=2 LUT3=3 LUT4=2 LUT5=1 LUT6=4)
  Clock Path Skew:        -0.028ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.756ns = ( 14.628 - 15.385 ) 
    Source Clock Delay      (SCD):    -0.380ns
    Clock Pessimism Removal (CPR):    0.348ns
  Clock Uncertainty:      0.132ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.255ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out_65mhz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clock65/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.330     1.330 r  clock65/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.974     2.304    clock65/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.294    -2.990 r  clock65/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.297    -1.693    clock65/inst/clk_out_65mhz_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.076    -1.617 r  clock65/inst/clkout1_buf/O
                         net (fo=2502, routed)        1.237    -0.380    srx/clk_out_65mhz
    SLICE_X45Y78         FDRE                                         r  srx/data_q_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y78         FDRE (Prop_fdre_C_Q)         0.313    -0.067 r  srx/data_q_reg[2]/Q
                         net (fo=8, routed)           0.556     0.488    srx/data[2]
    SLICE_X44Y79         LUT3 (Prop_lut3_I2_O)        0.230     0.718 r  srx/state[1]_i_392/O
                         net (fo=2, routed)           0.507     1.225    srx/state[1]_i_392_n_0
    SLICE_X44Y79         LUT4 (Prop_lut4_I3_O)        0.240     1.465 r  srx/state[1]_i_395/O
                         net (fo=1, routed)           0.000     1.465    srx/state[1]_i_395_n_0
    SLICE_X44Y79         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.299     1.764 r  srx/state_reg[1]_i_365/CO[3]
                         net (fo=1, routed)           0.000     1.764    srx/state_reg[1]_i_365_n_0
    SLICE_X44Y80         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.181     1.945 r  srx/state_reg[1]_i_338/O[2]
                         net (fo=2, routed)           0.795     2.740    srx_n_204
    SLICE_X42Y81         LUT3 (Prop_lut3_I0_O)        0.233     2.973 r  state[1]_i_314/O
                         net (fo=2, routed)           0.476     3.449    state[1]_i_314_n_0
    SLICE_X42Y81         LUT4 (Prop_lut4_I3_O)        0.239     3.688 r  state[1]_i_318/O
                         net (fo=1, routed)           0.000     3.688    state[1]_i_318_n_0
    SLICE_X42Y81         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.284     3.972 r  state_reg[1]_i_210/CO[3]
                         net (fo=1, routed)           0.000     3.972    state_reg[1]_i_210_n_0
    SLICE_X42Y82         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.092     4.064 r  state_reg[1]_i_149/CO[3]
                         net (fo=1, routed)           0.000     4.064    state_reg[1]_i_149_n_0
    SLICE_X42Y83         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.180     4.244 r  state_reg[1]_i_100/O[2]
                         net (fo=3, routed)           0.584     4.828    srx/data_q_reg[30]_0[2]
    SLICE_X41Y92         LUT3 (Prop_lut3_I1_O)        0.217     5.045 r  srx/state[1]_i_146/O
                         net (fo=2, routed)           0.406     5.452    srx/state[1]_i_146_n_0
    SLICE_X41Y92         LUT5 (Prop_lut5_I2_O)        0.097     5.549 r  srx/state[1]_i_92/O
                         net (fo=2, routed)           0.278     5.826    srx/state[1]_i_92_n_0
    SLICE_X40Y92         LUT6 (Prop_lut6_I0_O)        0.097     5.923 r  srx/state[1]_i_96/O
                         net (fo=1, routed)           0.000     5.923    srx/state[1]_i_96_n_0
    SLICE_X40Y92         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.299     6.222 r  srx/state_reg[1]_i_55/CO[3]
                         net (fo=1, routed)           0.000     6.222    srx/state_reg[1]_i_55_n_0
    SLICE_X40Y93         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.230     6.452 r  srx/state_reg[1]_i_33/O[1]
                         net (fo=2, routed)           0.526     6.978    srx/packetrcv/p_1_in17_in[1]
    SLICE_X38Y92         LUT2 (Prop_lut2_I0_O)        0.225     7.203 r  srx/state[1]_i_36/O
                         net (fo=1, routed)           0.000     7.203    srx/state[1]_i_36_n_0
    SLICE_X38Y92         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.402     7.605 r  srx/state_reg[1]_i_12/CO[3]
                         net (fo=1, routed)           0.000     7.605    srx/state_reg[1]_i_12_n_0
    SLICE_X38Y93         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.180     7.785 r  srx/highestSNreceived_reg[31]_i_10/O[2]
                         net (fo=4, routed)           0.531     8.316    packetrcv/checksum2[6]
    SLICE_X43Y94         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.629     8.945 r  packetrcv/state_reg[1]_i_8/CO[3]
                         net (fo=1, routed)           0.000     8.945    packetrcv/state_reg[1]_i_8_n_0
    SLICE_X43Y95         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.234     9.179 r  packetrcv/state_reg[1]_i_10/O[3]
                         net (fo=1, routed)           0.599     9.778    packetrcv/state_reg[1]_i_10_n_4
    SLICE_X42Y95         LUT6 (Prop_lut6_I0_O)        0.234    10.012 r  packetrcv/state[1]_i_4/O
                         net (fo=3, routed)           0.644    10.656    s1/data_q_reg[271]_0
    SLICE_X42Y91         LUT6 (Prop_lut6_I0_O)        0.097    10.753 r  s1/highestSNreceived[31]_i_3/O
                         net (fo=1, routed)           0.188    10.941    s1/highestSNreceived[31]_i_3_n_0
    SLICE_X42Y91         LUT6 (Prop_lut6_I0_O)        0.097    11.038 r  s1/highestSNreceived[31]_i_2/O
                         net (fo=33, routed)          0.381    11.419    packetrcv/out_reg
    SLICE_X38Y91         LUT2 (Prop_lut2_I1_O)        0.097    11.516 r  packetrcv/highestSNreceived[31]_i_1/O
                         net (fo=32, routed)          0.634    12.150    packetrcv/highestSNreceived[31]_i_1_n_0
    SLICE_X35Y88         FDRE                                         r  packetrcv/highestSNreceived_reg[9]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out_65mhz_clk_wiz_0 rise edge)
                                                     15.385    15.385 r  
    E3                                                0.000    15.385 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    15.385    clock65/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.263    16.647 r  clock65/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.916    17.564    clock65/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.390    12.174 r  clock65/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.234    13.408    clock65/inst/clk_out_65mhz_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.072    13.480 r  clock65/inst/clkout1_buf/O
                         net (fo=2502, routed)        1.148    14.628    packetrcv/clk_out_65mhz
    SLICE_X35Y88         FDRE                                         r  packetrcv/highestSNreceived_reg[9]/C
                         clock pessimism              0.348    14.976    
                         clock uncertainty           -0.132    14.844    
    SLICE_X35Y88         FDRE (Setup_fdre_C_R)       -0.314    14.530    packetrcv/highestSNreceived_reg[9]
  -------------------------------------------------------------------
                         required time                         14.530    
                         arrival time                         -12.150    
  -------------------------------------------------------------------
                         slack                                  2.379    

Slack (MET) :             2.410ns  (required time - arrival time)
  Source:                 srx/data_q_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out_65mhz_clk_wiz_0_1  {rise@0.000ns fall@7.692ns period=15.385ns})
  Destination:            packetrcv/highestSNreceived_reg[0]/R
                            (rising edge-triggered cell FDRE clocked by clk_out_65mhz_clk_wiz_0  {rise@0.000ns fall@7.692ns period=15.385ns})
  Path Group:             clk_out_65mhz_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            15.385ns  (clk_out_65mhz_clk_wiz_0 rise@15.385ns - clk_out_65mhz_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        12.500ns  (logic 5.426ns (43.408%)  route 7.074ns (56.592%))
  Logic Levels:           23  (CARRY4=11 LUT2=2 LUT3=3 LUT4=2 LUT5=1 LUT6=4)
  Clock Path Skew:        -0.028ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.756ns = ( 14.628 - 15.385 ) 
    Source Clock Delay      (SCD):    -0.380ns
    Clock Pessimism Removal (CPR):    0.348ns
  Clock Uncertainty:      0.132ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.255ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out_65mhz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clock65/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.330     1.330 r  clock65/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.974     2.304    clock65/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.294    -2.990 r  clock65/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.297    -1.693    clock65/inst/clk_out_65mhz_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.076    -1.617 r  clock65/inst/clkout1_buf/O
                         net (fo=2502, routed)        1.237    -0.380    srx/clk_out_65mhz
    SLICE_X45Y78         FDRE                                         r  srx/data_q_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y78         FDRE (Prop_fdre_C_Q)         0.313    -0.067 r  srx/data_q_reg[2]/Q
                         net (fo=8, routed)           0.556     0.488    srx/data[2]
    SLICE_X44Y79         LUT3 (Prop_lut3_I2_O)        0.230     0.718 r  srx/state[1]_i_392/O
                         net (fo=2, routed)           0.507     1.225    srx/state[1]_i_392_n_0
    SLICE_X44Y79         LUT4 (Prop_lut4_I3_O)        0.240     1.465 r  srx/state[1]_i_395/O
                         net (fo=1, routed)           0.000     1.465    srx/state[1]_i_395_n_0
    SLICE_X44Y79         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.299     1.764 r  srx/state_reg[1]_i_365/CO[3]
                         net (fo=1, routed)           0.000     1.764    srx/state_reg[1]_i_365_n_0
    SLICE_X44Y80         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.181     1.945 r  srx/state_reg[1]_i_338/O[2]
                         net (fo=2, routed)           0.795     2.740    srx_n_204
    SLICE_X42Y81         LUT3 (Prop_lut3_I0_O)        0.233     2.973 r  state[1]_i_314/O
                         net (fo=2, routed)           0.476     3.449    state[1]_i_314_n_0
    SLICE_X42Y81         LUT4 (Prop_lut4_I3_O)        0.239     3.688 r  state[1]_i_318/O
                         net (fo=1, routed)           0.000     3.688    state[1]_i_318_n_0
    SLICE_X42Y81         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.284     3.972 r  state_reg[1]_i_210/CO[3]
                         net (fo=1, routed)           0.000     3.972    state_reg[1]_i_210_n_0
    SLICE_X42Y82         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.092     4.064 r  state_reg[1]_i_149/CO[3]
                         net (fo=1, routed)           0.000     4.064    state_reg[1]_i_149_n_0
    SLICE_X42Y83         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.180     4.244 r  state_reg[1]_i_100/O[2]
                         net (fo=3, routed)           0.584     4.828    srx/data_q_reg[30]_0[2]
    SLICE_X41Y92         LUT3 (Prop_lut3_I1_O)        0.217     5.045 r  srx/state[1]_i_146/O
                         net (fo=2, routed)           0.406     5.452    srx/state[1]_i_146_n_0
    SLICE_X41Y92         LUT5 (Prop_lut5_I2_O)        0.097     5.549 r  srx/state[1]_i_92/O
                         net (fo=2, routed)           0.278     5.826    srx/state[1]_i_92_n_0
    SLICE_X40Y92         LUT6 (Prop_lut6_I0_O)        0.097     5.923 r  srx/state[1]_i_96/O
                         net (fo=1, routed)           0.000     5.923    srx/state[1]_i_96_n_0
    SLICE_X40Y92         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.299     6.222 r  srx/state_reg[1]_i_55/CO[3]
                         net (fo=1, routed)           0.000     6.222    srx/state_reg[1]_i_55_n_0
    SLICE_X40Y93         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.230     6.452 r  srx/state_reg[1]_i_33/O[1]
                         net (fo=2, routed)           0.526     6.978    srx/packetrcv/p_1_in17_in[1]
    SLICE_X38Y92         LUT2 (Prop_lut2_I0_O)        0.225     7.203 r  srx/state[1]_i_36/O
                         net (fo=1, routed)           0.000     7.203    srx/state[1]_i_36_n_0
    SLICE_X38Y92         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.402     7.605 r  srx/state_reg[1]_i_12/CO[3]
                         net (fo=1, routed)           0.000     7.605    srx/state_reg[1]_i_12_n_0
    SLICE_X38Y93         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.180     7.785 r  srx/highestSNreceived_reg[31]_i_10/O[2]
                         net (fo=4, routed)           0.531     8.316    packetrcv/checksum2[6]
    SLICE_X43Y94         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.629     8.945 r  packetrcv/state_reg[1]_i_8/CO[3]
                         net (fo=1, routed)           0.000     8.945    packetrcv/state_reg[1]_i_8_n_0
    SLICE_X43Y95         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.234     9.179 r  packetrcv/state_reg[1]_i_10/O[3]
                         net (fo=1, routed)           0.599     9.778    packetrcv/state_reg[1]_i_10_n_4
    SLICE_X42Y95         LUT6 (Prop_lut6_I0_O)        0.234    10.012 r  packetrcv/state[1]_i_4/O
                         net (fo=3, routed)           0.644    10.656    s1/data_q_reg[271]_0
    SLICE_X42Y91         LUT6 (Prop_lut6_I0_O)        0.097    10.753 r  s1/highestSNreceived[31]_i_3/O
                         net (fo=1, routed)           0.188    10.941    s1/highestSNreceived[31]_i_3_n_0
    SLICE_X42Y91         LUT6 (Prop_lut6_I0_O)        0.097    11.038 r  s1/highestSNreceived[31]_i_2/O
                         net (fo=33, routed)          0.381    11.419    packetrcv/out_reg
    SLICE_X38Y91         LUT2 (Prop_lut2_I1_O)        0.097    11.516 r  packetrcv/highestSNreceived[31]_i_1/O
                         net (fo=32, routed)          0.603    12.119    packetrcv/highestSNreceived[31]_i_1_n_0
    SLICE_X37Y87         FDRE                                         r  packetrcv/highestSNreceived_reg[0]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out_65mhz_clk_wiz_0 rise edge)
                                                     15.385    15.385 r  
    E3                                                0.000    15.385 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    15.385    clock65/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.263    16.647 r  clock65/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.916    17.564    clock65/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.390    12.174 r  clock65/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.234    13.408    clock65/inst/clk_out_65mhz_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.072    13.480 r  clock65/inst/clkout1_buf/O
                         net (fo=2502, routed)        1.148    14.628    packetrcv/clk_out_65mhz
    SLICE_X37Y87         FDRE                                         r  packetrcv/highestSNreceived_reg[0]/C
                         clock pessimism              0.348    14.976    
                         clock uncertainty           -0.132    14.844    
    SLICE_X37Y87         FDRE (Setup_fdre_C_R)       -0.314    14.530    packetrcv/highestSNreceived_reg[0]
  -------------------------------------------------------------------
                         required time                         14.530    
                         arrival time                         -12.119    
  -------------------------------------------------------------------
                         slack                                  2.410    

Slack (MET) :             2.410ns  (required time - arrival time)
  Source:                 srx/data_q_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out_65mhz_clk_wiz_0_1  {rise@0.000ns fall@7.692ns period=15.385ns})
  Destination:            packetrcv/highestSNreceived_reg[1]/R
                            (rising edge-triggered cell FDRE clocked by clk_out_65mhz_clk_wiz_0  {rise@0.000ns fall@7.692ns period=15.385ns})
  Path Group:             clk_out_65mhz_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            15.385ns  (clk_out_65mhz_clk_wiz_0 rise@15.385ns - clk_out_65mhz_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        12.500ns  (logic 5.426ns (43.408%)  route 7.074ns (56.592%))
  Logic Levels:           23  (CARRY4=11 LUT2=2 LUT3=3 LUT4=2 LUT5=1 LUT6=4)
  Clock Path Skew:        -0.028ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.756ns = ( 14.628 - 15.385 ) 
    Source Clock Delay      (SCD):    -0.380ns
    Clock Pessimism Removal (CPR):    0.348ns
  Clock Uncertainty:      0.132ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.255ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out_65mhz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clock65/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.330     1.330 r  clock65/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.974     2.304    clock65/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.294    -2.990 r  clock65/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.297    -1.693    clock65/inst/clk_out_65mhz_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.076    -1.617 r  clock65/inst/clkout1_buf/O
                         net (fo=2502, routed)        1.237    -0.380    srx/clk_out_65mhz
    SLICE_X45Y78         FDRE                                         r  srx/data_q_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y78         FDRE (Prop_fdre_C_Q)         0.313    -0.067 r  srx/data_q_reg[2]/Q
                         net (fo=8, routed)           0.556     0.488    srx/data[2]
    SLICE_X44Y79         LUT3 (Prop_lut3_I2_O)        0.230     0.718 r  srx/state[1]_i_392/O
                         net (fo=2, routed)           0.507     1.225    srx/state[1]_i_392_n_0
    SLICE_X44Y79         LUT4 (Prop_lut4_I3_O)        0.240     1.465 r  srx/state[1]_i_395/O
                         net (fo=1, routed)           0.000     1.465    srx/state[1]_i_395_n_0
    SLICE_X44Y79         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.299     1.764 r  srx/state_reg[1]_i_365/CO[3]
                         net (fo=1, routed)           0.000     1.764    srx/state_reg[1]_i_365_n_0
    SLICE_X44Y80         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.181     1.945 r  srx/state_reg[1]_i_338/O[2]
                         net (fo=2, routed)           0.795     2.740    srx_n_204
    SLICE_X42Y81         LUT3 (Prop_lut3_I0_O)        0.233     2.973 r  state[1]_i_314/O
                         net (fo=2, routed)           0.476     3.449    state[1]_i_314_n_0
    SLICE_X42Y81         LUT4 (Prop_lut4_I3_O)        0.239     3.688 r  state[1]_i_318/O
                         net (fo=1, routed)           0.000     3.688    state[1]_i_318_n_0
    SLICE_X42Y81         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.284     3.972 r  state_reg[1]_i_210/CO[3]
                         net (fo=1, routed)           0.000     3.972    state_reg[1]_i_210_n_0
    SLICE_X42Y82         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.092     4.064 r  state_reg[1]_i_149/CO[3]
                         net (fo=1, routed)           0.000     4.064    state_reg[1]_i_149_n_0
    SLICE_X42Y83         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.180     4.244 r  state_reg[1]_i_100/O[2]
                         net (fo=3, routed)           0.584     4.828    srx/data_q_reg[30]_0[2]
    SLICE_X41Y92         LUT3 (Prop_lut3_I1_O)        0.217     5.045 r  srx/state[1]_i_146/O
                         net (fo=2, routed)           0.406     5.452    srx/state[1]_i_146_n_0
    SLICE_X41Y92         LUT5 (Prop_lut5_I2_O)        0.097     5.549 r  srx/state[1]_i_92/O
                         net (fo=2, routed)           0.278     5.826    srx/state[1]_i_92_n_0
    SLICE_X40Y92         LUT6 (Prop_lut6_I0_O)        0.097     5.923 r  srx/state[1]_i_96/O
                         net (fo=1, routed)           0.000     5.923    srx/state[1]_i_96_n_0
    SLICE_X40Y92         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.299     6.222 r  srx/state_reg[1]_i_55/CO[3]
                         net (fo=1, routed)           0.000     6.222    srx/state_reg[1]_i_55_n_0
    SLICE_X40Y93         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.230     6.452 r  srx/state_reg[1]_i_33/O[1]
                         net (fo=2, routed)           0.526     6.978    srx/packetrcv/p_1_in17_in[1]
    SLICE_X38Y92         LUT2 (Prop_lut2_I0_O)        0.225     7.203 r  srx/state[1]_i_36/O
                         net (fo=1, routed)           0.000     7.203    srx/state[1]_i_36_n_0
    SLICE_X38Y92         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.402     7.605 r  srx/state_reg[1]_i_12/CO[3]
                         net (fo=1, routed)           0.000     7.605    srx/state_reg[1]_i_12_n_0
    SLICE_X38Y93         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.180     7.785 r  srx/highestSNreceived_reg[31]_i_10/O[2]
                         net (fo=4, routed)           0.531     8.316    packetrcv/checksum2[6]
    SLICE_X43Y94         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.629     8.945 r  packetrcv/state_reg[1]_i_8/CO[3]
                         net (fo=1, routed)           0.000     8.945    packetrcv/state_reg[1]_i_8_n_0
    SLICE_X43Y95         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.234     9.179 r  packetrcv/state_reg[1]_i_10/O[3]
                         net (fo=1, routed)           0.599     9.778    packetrcv/state_reg[1]_i_10_n_4
    SLICE_X42Y95         LUT6 (Prop_lut6_I0_O)        0.234    10.012 r  packetrcv/state[1]_i_4/O
                         net (fo=3, routed)           0.644    10.656    s1/data_q_reg[271]_0
    SLICE_X42Y91         LUT6 (Prop_lut6_I0_O)        0.097    10.753 r  s1/highestSNreceived[31]_i_3/O
                         net (fo=1, routed)           0.188    10.941    s1/highestSNreceived[31]_i_3_n_0
    SLICE_X42Y91         LUT6 (Prop_lut6_I0_O)        0.097    11.038 r  s1/highestSNreceived[31]_i_2/O
                         net (fo=33, routed)          0.381    11.419    packetrcv/out_reg
    SLICE_X38Y91         LUT2 (Prop_lut2_I1_O)        0.097    11.516 r  packetrcv/highestSNreceived[31]_i_1/O
                         net (fo=32, routed)          0.603    12.119    packetrcv/highestSNreceived[31]_i_1_n_0
    SLICE_X37Y87         FDRE                                         r  packetrcv/highestSNreceived_reg[1]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out_65mhz_clk_wiz_0 rise edge)
                                                     15.385    15.385 r  
    E3                                                0.000    15.385 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    15.385    clock65/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.263    16.647 r  clock65/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.916    17.564    clock65/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.390    12.174 r  clock65/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.234    13.408    clock65/inst/clk_out_65mhz_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.072    13.480 r  clock65/inst/clkout1_buf/O
                         net (fo=2502, routed)        1.148    14.628    packetrcv/clk_out_65mhz
    SLICE_X37Y87         FDRE                                         r  packetrcv/highestSNreceived_reg[1]/C
                         clock pessimism              0.348    14.976    
                         clock uncertainty           -0.132    14.844    
    SLICE_X37Y87         FDRE (Setup_fdre_C_R)       -0.314    14.530    packetrcv/highestSNreceived_reg[1]
  -------------------------------------------------------------------
                         required time                         14.530    
                         arrival time                         -12.119    
  -------------------------------------------------------------------
                         slack                                  2.410    

Slack (MET) :             2.410ns  (required time - arrival time)
  Source:                 srx/data_q_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out_65mhz_clk_wiz_0_1  {rise@0.000ns fall@7.692ns period=15.385ns})
  Destination:            packetrcv/highestSNreceived_reg[2]/R
                            (rising edge-triggered cell FDRE clocked by clk_out_65mhz_clk_wiz_0  {rise@0.000ns fall@7.692ns period=15.385ns})
  Path Group:             clk_out_65mhz_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            15.385ns  (clk_out_65mhz_clk_wiz_0 rise@15.385ns - clk_out_65mhz_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        12.500ns  (logic 5.426ns (43.408%)  route 7.074ns (56.592%))
  Logic Levels:           23  (CARRY4=11 LUT2=2 LUT3=3 LUT4=2 LUT5=1 LUT6=4)
  Clock Path Skew:        -0.028ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.756ns = ( 14.628 - 15.385 ) 
    Source Clock Delay      (SCD):    -0.380ns
    Clock Pessimism Removal (CPR):    0.348ns
  Clock Uncertainty:      0.132ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.255ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out_65mhz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clock65/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.330     1.330 r  clock65/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.974     2.304    clock65/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.294    -2.990 r  clock65/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.297    -1.693    clock65/inst/clk_out_65mhz_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.076    -1.617 r  clock65/inst/clkout1_buf/O
                         net (fo=2502, routed)        1.237    -0.380    srx/clk_out_65mhz
    SLICE_X45Y78         FDRE                                         r  srx/data_q_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y78         FDRE (Prop_fdre_C_Q)         0.313    -0.067 r  srx/data_q_reg[2]/Q
                         net (fo=8, routed)           0.556     0.488    srx/data[2]
    SLICE_X44Y79         LUT3 (Prop_lut3_I2_O)        0.230     0.718 r  srx/state[1]_i_392/O
                         net (fo=2, routed)           0.507     1.225    srx/state[1]_i_392_n_0
    SLICE_X44Y79         LUT4 (Prop_lut4_I3_O)        0.240     1.465 r  srx/state[1]_i_395/O
                         net (fo=1, routed)           0.000     1.465    srx/state[1]_i_395_n_0
    SLICE_X44Y79         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.299     1.764 r  srx/state_reg[1]_i_365/CO[3]
                         net (fo=1, routed)           0.000     1.764    srx/state_reg[1]_i_365_n_0
    SLICE_X44Y80         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.181     1.945 r  srx/state_reg[1]_i_338/O[2]
                         net (fo=2, routed)           0.795     2.740    srx_n_204
    SLICE_X42Y81         LUT3 (Prop_lut3_I0_O)        0.233     2.973 r  state[1]_i_314/O
                         net (fo=2, routed)           0.476     3.449    state[1]_i_314_n_0
    SLICE_X42Y81         LUT4 (Prop_lut4_I3_O)        0.239     3.688 r  state[1]_i_318/O
                         net (fo=1, routed)           0.000     3.688    state[1]_i_318_n_0
    SLICE_X42Y81         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.284     3.972 r  state_reg[1]_i_210/CO[3]
                         net (fo=1, routed)           0.000     3.972    state_reg[1]_i_210_n_0
    SLICE_X42Y82         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.092     4.064 r  state_reg[1]_i_149/CO[3]
                         net (fo=1, routed)           0.000     4.064    state_reg[1]_i_149_n_0
    SLICE_X42Y83         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.180     4.244 r  state_reg[1]_i_100/O[2]
                         net (fo=3, routed)           0.584     4.828    srx/data_q_reg[30]_0[2]
    SLICE_X41Y92         LUT3 (Prop_lut3_I1_O)        0.217     5.045 r  srx/state[1]_i_146/O
                         net (fo=2, routed)           0.406     5.452    srx/state[1]_i_146_n_0
    SLICE_X41Y92         LUT5 (Prop_lut5_I2_O)        0.097     5.549 r  srx/state[1]_i_92/O
                         net (fo=2, routed)           0.278     5.826    srx/state[1]_i_92_n_0
    SLICE_X40Y92         LUT6 (Prop_lut6_I0_O)        0.097     5.923 r  srx/state[1]_i_96/O
                         net (fo=1, routed)           0.000     5.923    srx/state[1]_i_96_n_0
    SLICE_X40Y92         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.299     6.222 r  srx/state_reg[1]_i_55/CO[3]
                         net (fo=1, routed)           0.000     6.222    srx/state_reg[1]_i_55_n_0
    SLICE_X40Y93         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.230     6.452 r  srx/state_reg[1]_i_33/O[1]
                         net (fo=2, routed)           0.526     6.978    srx/packetrcv/p_1_in17_in[1]
    SLICE_X38Y92         LUT2 (Prop_lut2_I0_O)        0.225     7.203 r  srx/state[1]_i_36/O
                         net (fo=1, routed)           0.000     7.203    srx/state[1]_i_36_n_0
    SLICE_X38Y92         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.402     7.605 r  srx/state_reg[1]_i_12/CO[3]
                         net (fo=1, routed)           0.000     7.605    srx/state_reg[1]_i_12_n_0
    SLICE_X38Y93         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.180     7.785 r  srx/highestSNreceived_reg[31]_i_10/O[2]
                         net (fo=4, routed)           0.531     8.316    packetrcv/checksum2[6]
    SLICE_X43Y94         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.629     8.945 r  packetrcv/state_reg[1]_i_8/CO[3]
                         net (fo=1, routed)           0.000     8.945    packetrcv/state_reg[1]_i_8_n_0
    SLICE_X43Y95         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.234     9.179 r  packetrcv/state_reg[1]_i_10/O[3]
                         net (fo=1, routed)           0.599     9.778    packetrcv/state_reg[1]_i_10_n_4
    SLICE_X42Y95         LUT6 (Prop_lut6_I0_O)        0.234    10.012 r  packetrcv/state[1]_i_4/O
                         net (fo=3, routed)           0.644    10.656    s1/data_q_reg[271]_0
    SLICE_X42Y91         LUT6 (Prop_lut6_I0_O)        0.097    10.753 r  s1/highestSNreceived[31]_i_3/O
                         net (fo=1, routed)           0.188    10.941    s1/highestSNreceived[31]_i_3_n_0
    SLICE_X42Y91         LUT6 (Prop_lut6_I0_O)        0.097    11.038 r  s1/highestSNreceived[31]_i_2/O
                         net (fo=33, routed)          0.381    11.419    packetrcv/out_reg
    SLICE_X38Y91         LUT2 (Prop_lut2_I1_O)        0.097    11.516 r  packetrcv/highestSNreceived[31]_i_1/O
                         net (fo=32, routed)          0.603    12.119    packetrcv/highestSNreceived[31]_i_1_n_0
    SLICE_X37Y87         FDRE                                         r  packetrcv/highestSNreceived_reg[2]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out_65mhz_clk_wiz_0 rise edge)
                                                     15.385    15.385 r  
    E3                                                0.000    15.385 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    15.385    clock65/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.263    16.647 r  clock65/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.916    17.564    clock65/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.390    12.174 r  clock65/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.234    13.408    clock65/inst/clk_out_65mhz_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.072    13.480 r  clock65/inst/clkout1_buf/O
                         net (fo=2502, routed)        1.148    14.628    packetrcv/clk_out_65mhz
    SLICE_X37Y87         FDRE                                         r  packetrcv/highestSNreceived_reg[2]/C
                         clock pessimism              0.348    14.976    
                         clock uncertainty           -0.132    14.844    
    SLICE_X37Y87         FDRE (Setup_fdre_C_R)       -0.314    14.530    packetrcv/highestSNreceived_reg[2]
  -------------------------------------------------------------------
                         required time                         14.530    
                         arrival time                         -12.119    
  -------------------------------------------------------------------
                         slack                                  2.410    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.033ns  (arrival time - required time)
  Source:                 packetgen/packet_reg[65]/C
                            (rising edge-triggered cell FDRE clocked by clk_out_65mhz_clk_wiz_0_1  {rise@0.000ns fall@7.692ns period=15.385ns})
  Destination:            stx/data_q_reg[65]/D
                            (rising edge-triggered cell FDRE clocked by clk_out_65mhz_clk_wiz_0  {rise@0.000ns fall@7.692ns period=15.385ns})
  Path Group:             clk_out_65mhz_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out_65mhz_clk_wiz_0 rise@0.000ns - clk_out_65mhz_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.262ns  (logic 0.141ns (53.815%)  route 0.121ns (46.185%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.811ns
    Source Clock Delay      (SCD):    -0.571ns
    Clock Pessimism Removal (CPR):    -0.253ns
  Clock Uncertainty:      0.132ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.255ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out_65mhz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clock65/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clock65/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clock65/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clock65/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clock65/inst/clk_out_65mhz_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clock65/inst/clkout1_buf/O
                         net (fo=2502, routed)        0.593    -0.571    packetgen/clk_out_65mhz
    SLICE_X7Y78          FDRE                                         r  packetgen/packet_reg[65]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y78          FDRE (Prop_fdre_C_Q)         0.141    -0.430 r  packetgen/packet_reg[65]/Q
                         net (fo=1, routed)           0.121    -0.309    stx/data[57]
    SLICE_X6Y78          FDRE                                         r  stx/data_q_reg[65]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out_65mhz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clock65/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clock65/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clock65/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clock65/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clock65/inst/clk_out_65mhz_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clock65/inst/clkout1_buf/O
                         net (fo=2502, routed)        0.862    -0.811    stx/clk_out_65mhz
    SLICE_X6Y78          FDRE                                         r  stx/data_q_reg[65]/C
                         clock pessimism              0.253    -0.558    
                         clock uncertainty            0.132    -0.426    
    SLICE_X6Y78          FDRE (Hold_fdre_C_D)         0.084    -0.342    stx/data_q_reg[65]
  -------------------------------------------------------------------
                         required time                          0.342    
                         arrival time                          -0.309    
  -------------------------------------------------------------------
                         slack                                  0.033    

Slack (MET) :             0.048ns  (arrival time - required time)
  Source:                 srx/data_q_reg[37]/C
                            (rising edge-triggered cell FDRE clocked by clk_out_65mhz_clk_wiz_0_1  {rise@0.000ns fall@7.692ns period=15.385ns})
  Destination:            packetrcv/messagepart2_reg[37]/D
                            (rising edge-triggered cell FDSE clocked by clk_out_65mhz_clk_wiz_0  {rise@0.000ns fall@7.692ns period=15.385ns})
  Path Group:             clk_out_65mhz_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out_65mhz_clk_wiz_0 rise@0.000ns - clk_out_65mhz_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.259ns  (logic 0.141ns (54.405%)  route 0.118ns (45.595%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.843ns
    Source Clock Delay      (SCD):    -0.603ns
    Clock Pessimism Removal (CPR):    -0.253ns
  Clock Uncertainty:      0.132ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.255ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out_65mhz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clock65/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clock65/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clock65/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clock65/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clock65/inst/clk_out_65mhz_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clock65/inst/clkout1_buf/O
                         net (fo=2502, routed)        0.561    -0.603    srx/clk_out_65mhz
    SLICE_X40Y81         FDRE                                         r  srx/data_q_reg[37]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y81         FDRE (Prop_fdre_C_Q)         0.141    -0.462 r  srx/data_q_reg[37]/Q
                         net (fo=8, routed)           0.118    -0.344    packetrcv/data_q_reg[255][37]
    SLICE_X39Y80         FDSE                                         r  packetrcv/messagepart2_reg[37]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out_65mhz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clock65/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clock65/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clock65/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clock65/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clock65/inst/clk_out_65mhz_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clock65/inst/clkout1_buf/O
                         net (fo=2502, routed)        0.830    -0.843    packetrcv/clk_out_65mhz
    SLICE_X39Y80         FDSE                                         r  packetrcv/messagepart2_reg[37]/C
                         clock pessimism              0.253    -0.590    
                         clock uncertainty            0.132    -0.458    
    SLICE_X39Y80         FDSE (Hold_fdse_C_D)         0.066    -0.392    packetrcv/messagepart2_reg[37]
  -------------------------------------------------------------------
                         required time                          0.392    
                         arrival time                          -0.344    
  -------------------------------------------------------------------
                         slack                                  0.048    

Slack (MET) :             0.048ns  (arrival time - required time)
  Source:                 packetgen/packet_reg[29]/C
                            (rising edge-triggered cell FDRE clocked by clk_out_65mhz_clk_wiz_0_1  {rise@0.000ns fall@7.692ns period=15.385ns})
  Destination:            stx/data_q_reg[29]/D
                            (rising edge-triggered cell FDRE clocked by clk_out_65mhz_clk_wiz_0  {rise@0.000ns fall@7.692ns period=15.385ns})
  Path Group:             clk_out_65mhz_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out_65mhz_clk_wiz_0 rise@0.000ns - clk_out_65mhz_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.262ns  (logic 0.164ns (62.512%)  route 0.098ns (37.488%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.801ns
    Source Clock Delay      (SCD):    -0.563ns
    Clock Pessimism Removal (CPR):    -0.254ns
  Clock Uncertainty:      0.132ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.255ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out_65mhz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clock65/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clock65/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clock65/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clock65/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clock65/inst/clk_out_65mhz_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clock65/inst/clkout1_buf/O
                         net (fo=2502, routed)        0.601    -0.563    packetgen/clk_out_65mhz
    SLICE_X6Y88          FDRE                                         r  packetgen/packet_reg[29]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y88          FDRE (Prop_fdre_C_Q)         0.164    -0.399 r  packetgen/packet_reg[29]/Q
                         net (fo=1, routed)           0.098    -0.301    stx/data[26]
    SLICE_X5Y88          FDRE                                         r  stx/data_q_reg[29]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out_65mhz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clock65/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clock65/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clock65/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clock65/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clock65/inst/clk_out_65mhz_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clock65/inst/clkout1_buf/O
                         net (fo=2502, routed)        0.872    -0.801    stx/clk_out_65mhz
    SLICE_X5Y88          FDRE                                         r  stx/data_q_reg[29]/C
                         clock pessimism              0.254    -0.547    
                         clock uncertainty            0.132    -0.415    
    SLICE_X5Y88          FDRE (Hold_fdre_C_D)         0.066    -0.349    stx/data_q_reg[29]
  -------------------------------------------------------------------
                         required time                          0.349    
                         arrival time                          -0.301    
  -------------------------------------------------------------------
                         slack                                  0.048    

Slack (MET) :             0.049ns  (arrival time - required time)
  Source:                 packetgen/packet_reg[93]/C
                            (rising edge-triggered cell FDRE clocked by clk_out_65mhz_clk_wiz_0_1  {rise@0.000ns fall@7.692ns period=15.385ns})
  Destination:            stx/data_q_reg[93]/D
                            (rising edge-triggered cell FDRE clocked by clk_out_65mhz_clk_wiz_0  {rise@0.000ns fall@7.692ns period=15.385ns})
  Path Group:             clk_out_65mhz_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out_65mhz_clk_wiz_0 rise@0.000ns - clk_out_65mhz_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.245ns  (logic 0.164ns (66.937%)  route 0.081ns (33.063%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.834ns
    Source Clock Delay      (SCD):    -0.594ns
    Clock Pessimism Removal (CPR):    -0.253ns
  Clock Uncertainty:      0.132ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.255ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out_65mhz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clock65/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clock65/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clock65/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clock65/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clock65/inst/clk_out_65mhz_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clock65/inst/clkout1_buf/O
                         net (fo=2502, routed)        0.570    -0.594    packetgen/clk_out_65mhz
    SLICE_X8Y83          FDRE                                         r  packetgen/packet_reg[93]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y83          FDRE (Prop_fdre_C_Q)         0.164    -0.430 r  packetgen/packet_reg[93]/Q
                         net (fo=1, routed)           0.081    -0.349    stx/data[82]
    SLICE_X9Y83          FDRE                                         r  stx/data_q_reg[93]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out_65mhz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clock65/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clock65/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clock65/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clock65/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clock65/inst/clk_out_65mhz_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clock65/inst/clkout1_buf/O
                         net (fo=2502, routed)        0.839    -0.834    stx/clk_out_65mhz
    SLICE_X9Y83          FDRE                                         r  stx/data_q_reg[93]/C
                         clock pessimism              0.253    -0.581    
                         clock uncertainty            0.132    -0.449    
    SLICE_X9Y83          FDRE (Hold_fdre_C_D)         0.051    -0.398    stx/data_q_reg[93]
  -------------------------------------------------------------------
                         required time                          0.398    
                         arrival time                          -0.349    
  -------------------------------------------------------------------
                         slack                                  0.049    

Slack (MET) :             0.049ns  (arrival time - required time)
  Source:                 packetgen/packet_reg[204]/C
                            (rising edge-triggered cell FDRE clocked by clk_out_65mhz_clk_wiz_0_1  {rise@0.000ns fall@7.692ns period=15.385ns})
  Destination:            stx/data_q_reg[204]/D
                            (rising edge-triggered cell FDRE clocked by clk_out_65mhz_clk_wiz_0  {rise@0.000ns fall@7.692ns period=15.385ns})
  Path Group:             clk_out_65mhz_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out_65mhz_clk_wiz_0 rise@0.000ns - clk_out_65mhz_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.262ns  (logic 0.164ns (62.512%)  route 0.098ns (37.488%))
  Logic Levels:           0  
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.832ns
    Source Clock Delay      (SCD):    -0.593ns
    Clock Pessimism Removal (CPR):    -0.254ns
  Clock Uncertainty:      0.132ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.255ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out_65mhz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clock65/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clock65/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clock65/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clock65/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clock65/inst/clk_out_65mhz_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clock65/inst/clkout1_buf/O
                         net (fo=2502, routed)        0.571    -0.593    packetgen/clk_out_65mhz
    SLICE_X14Y86         FDRE                                         r  packetgen/packet_reg[204]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y86         FDRE (Prop_fdre_C_Q)         0.164    -0.429 r  packetgen/packet_reg[204]/Q
                         net (fo=1, routed)           0.098    -0.331    stx/data[143]
    SLICE_X13Y86         FDRE                                         r  stx/data_q_reg[204]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out_65mhz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clock65/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clock65/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clock65/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clock65/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clock65/inst/clk_out_65mhz_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clock65/inst/clkout1_buf/O
                         net (fo=2502, routed)        0.841    -0.832    stx/clk_out_65mhz
    SLICE_X13Y86         FDRE                                         r  stx/data_q_reg[204]/C
                         clock pessimism              0.254    -0.578    
                         clock uncertainty            0.132    -0.446    
    SLICE_X13Y86         FDRE (Hold_fdre_C_D)         0.066    -0.380    stx/data_q_reg[204]
  -------------------------------------------------------------------
                         required time                          0.380    
                         arrival time                          -0.331    
  -------------------------------------------------------------------
                         slack                                  0.049    

Slack (MET) :             0.052ns  (arrival time - required time)
  Source:                 srx/data_q_reg[38]/C
                            (rising edge-triggered cell FDRE clocked by clk_out_65mhz_clk_wiz_0_1  {rise@0.000ns fall@7.692ns period=15.385ns})
  Destination:            packetrcv/messagepart5_reg[38]/D
                            (rising edge-triggered cell FDRE clocked by clk_out_65mhz_clk_wiz_0  {rise@0.000ns fall@7.692ns period=15.385ns})
  Path Group:             clk_out_65mhz_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out_65mhz_clk_wiz_0 rise@0.000ns - clk_out_65mhz_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.265ns  (logic 0.141ns (53.214%)  route 0.124ns (46.786%))
  Logic Levels:           0  
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.841ns
    Source Clock Delay      (SCD):    -0.603ns
    Clock Pessimism Removal (CPR):    -0.253ns
  Clock Uncertainty:      0.132ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.255ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out_65mhz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clock65/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clock65/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clock65/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clock65/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clock65/inst/clk_out_65mhz_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clock65/inst/clkout1_buf/O
                         net (fo=2502, routed)        0.561    -0.603    srx/clk_out_65mhz
    SLICE_X40Y81         FDRE                                         r  srx/data_q_reg[38]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y81         FDRE (Prop_fdre_C_Q)         0.141    -0.462 r  srx/data_q_reg[38]/Q
                         net (fo=8, routed)           0.124    -0.338    packetrcv/data_q_reg[255][38]
    SLICE_X39Y82         FDRE                                         r  packetrcv/messagepart5_reg[38]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out_65mhz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clock65/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clock65/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clock65/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clock65/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clock65/inst/clk_out_65mhz_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clock65/inst/clkout1_buf/O
                         net (fo=2502, routed)        0.832    -0.841    packetrcv/clk_out_65mhz
    SLICE_X39Y82         FDRE                                         r  packetrcv/messagepart5_reg[38]/C
                         clock pessimism              0.253    -0.588    
                         clock uncertainty            0.132    -0.456    
    SLICE_X39Y82         FDRE (Hold_fdre_C_D)         0.066    -0.390    packetrcv/messagepart5_reg[38]
  -------------------------------------------------------------------
                         required time                          0.390    
                         arrival time                          -0.338    
  -------------------------------------------------------------------
                         slack                                  0.052    

Slack (MET) :             0.057ns  (arrival time - required time)
  Source:                 kbdexport1/kbd/myps2/shift_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out_65mhz_clk_wiz_0_1  {rise@0.000ns fall@7.692ns period=15.385ns})
  Destination:            kbdexport1/kbd/myps2/fifo_reg_0_7_0_5/RAMA_D1/I
                            (rising edge-triggered cell RAMD32 clocked by clk_out_65mhz_clk_wiz_0  {rise@0.000ns fall@7.692ns period=15.385ns})
  Path Group:             clk_out_65mhz_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out_65mhz_clk_wiz_0 rise@0.000ns - clk_out_65mhz_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.324ns  (logic 0.164ns (50.594%)  route 0.160ns (49.406%))
  Logic Levels:           0  
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.833ns
    Source Clock Delay      (SCD):    -0.594ns
    Clock Pessimism Removal (CPR):    -0.254ns
  Clock Uncertainty:      0.132ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.255ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out_65mhz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clock65/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clock65/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clock65/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clock65/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clock65/inst/clk_out_65mhz_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clock65/inst/clkout1_buf/O
                         net (fo=2502, routed)        0.570    -0.594    kbdexport1/kbd/myps2/clk_out_65mhz
    SLICE_X12Y66         FDRE                                         r  kbdexport1/kbd/myps2/shift_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y66         FDRE (Prop_fdre_C_Q)         0.164    -0.430 r  kbdexport1/kbd/myps2/shift_reg[2]/Q
                         net (fo=3, routed)           0.160    -0.270    kbdexport1/kbd/myps2/fifo_reg_0_7_0_5/DIA1
    SLICE_X12Y65         RAMD32                                       r  kbdexport1/kbd/myps2/fifo_reg_0_7_0_5/RAMA_D1/I
  -------------------------------------------------------------------    -------------------

                         (clock clk_out_65mhz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clock65/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clock65/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clock65/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clock65/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clock65/inst/clk_out_65mhz_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clock65/inst/clkout1_buf/O
                         net (fo=2502, routed)        0.840    -0.833    kbdexport1/kbd/myps2/fifo_reg_0_7_0_5/WCLK
    SLICE_X12Y65         RAMD32                                       r  kbdexport1/kbd/myps2/fifo_reg_0_7_0_5/RAMA_D1/CLK
                         clock pessimism              0.254    -0.579    
                         clock uncertainty            0.132    -0.447    
    SLICE_X12Y65         RAMD32 (Hold_ramd32_CLK_I)
                                                      0.120    -0.327    kbdexport1/kbd/myps2/fifo_reg_0_7_0_5/RAMA_D1
  -------------------------------------------------------------------
                         required time                          0.327    
                         arrival time                          -0.270    
  -------------------------------------------------------------------
                         slack                                  0.057    

Slack (MET) :             0.061ns  (arrival time - required time)
  Source:                 kbdexport1/cstring_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by clk_out_65mhz_clk_wiz_0_1  {rise@0.000ns fall@7.692ns period=15.385ns})
  Destination:            kbdexport1/messageoutarray1_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by clk_out_65mhz_clk_wiz_0  {rise@0.000ns fall@7.692ns period=15.385ns})
  Path Group:             clk_out_65mhz_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out_65mhz_clk_wiz_0 rise@0.000ns - clk_out_65mhz_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.272ns  (logic 0.141ns (51.746%)  route 0.131ns (48.254%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.839ns
    Source Clock Delay      (SCD):    -0.601ns
    Clock Pessimism Removal (CPR):    -0.254ns
  Clock Uncertainty:      0.132ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.255ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out_65mhz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clock65/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clock65/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clock65/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clock65/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clock65/inst/clk_out_65mhz_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clock65/inst/clkout1_buf/O
                         net (fo=2502, routed)        0.563    -0.601    kbdexport1/clk_out_65mhz
    SLICE_X9Y73          FDRE                                         r  kbdexport1/cstring_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y73          FDRE (Prop_fdre_C_Q)         0.141    -0.460 r  kbdexport1/cstring_reg[9]/Q
                         net (fo=6, routed)           0.131    -0.329    kbdexport1/currentkeyboard[9]
    SLICE_X8Y71          FDRE                                         r  kbdexport1/messageoutarray1_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out_65mhz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clock65/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clock65/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clock65/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clock65/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clock65/inst/clk_out_65mhz_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clock65/inst/clkout1_buf/O
                         net (fo=2502, routed)        0.834    -0.839    kbdexport1/clk_out_65mhz
    SLICE_X8Y71          FDRE                                         r  kbdexport1/messageoutarray1_reg[9]/C
                         clock pessimism              0.254    -0.585    
                         clock uncertainty            0.132    -0.453    
    SLICE_X8Y71          FDRE (Hold_fdre_C_D)         0.063    -0.390    kbdexport1/messageoutarray1_reg[9]
  -------------------------------------------------------------------
                         required time                          0.390    
                         arrival time                          -0.329    
  -------------------------------------------------------------------
                         slack                                  0.061    

Slack (MET) :             0.062ns  (arrival time - required time)
  Source:                 packetgen/packet_reg[117]/C
                            (rising edge-triggered cell FDRE clocked by clk_out_65mhz_clk_wiz_0_1  {rise@0.000ns fall@7.692ns period=15.385ns})
  Destination:            stx/data_q_reg[117]/D
                            (rising edge-triggered cell FDRE clocked by clk_out_65mhz_clk_wiz_0  {rise@0.000ns fall@7.692ns period=15.385ns})
  Path Group:             clk_out_65mhz_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out_65mhz_clk_wiz_0 rise@0.000ns - clk_out_65mhz_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.254ns  (logic 0.164ns (64.618%)  route 0.090ns (35.382%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.838ns
    Source Clock Delay      (SCD):    -0.597ns
    Clock Pessimism Removal (CPR):    -0.254ns
  Clock Uncertainty:      0.132ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.255ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out_65mhz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clock65/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clock65/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clock65/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clock65/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clock65/inst/clk_out_65mhz_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clock65/inst/clkout1_buf/O
                         net (fo=2502, routed)        0.567    -0.597    packetgen/clk_out_65mhz
    SLICE_X14Y80         FDRE                                         r  packetgen/packet_reg[117]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y80         FDRE (Prop_fdre_C_Q)         0.164    -0.433 r  packetgen/packet_reg[117]/Q
                         net (fo=1, routed)           0.090    -0.343    stx/data[103]
    SLICE_X13Y79         FDRE                                         r  stx/data_q_reg[117]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out_65mhz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clock65/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clock65/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clock65/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clock65/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clock65/inst/clk_out_65mhz_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clock65/inst/clkout1_buf/O
                         net (fo=2502, routed)        0.835    -0.838    stx/clk_out_65mhz
    SLICE_X13Y79         FDRE                                         r  stx/data_q_reg[117]/C
                         clock pessimism              0.254    -0.584    
                         clock uncertainty            0.132    -0.452    
    SLICE_X13Y79         FDRE (Hold_fdre_C_D)         0.047    -0.405    stx/data_q_reg[117]
  -------------------------------------------------------------------
                         required time                          0.405    
                         arrival time                          -0.343    
  -------------------------------------------------------------------
                         slack                                  0.062    

Slack (MET) :             0.063ns  (arrival time - required time)
  Source:                 packetgen/packet_reg[52]/C
                            (rising edge-triggered cell FDRE clocked by clk_out_65mhz_clk_wiz_0_1  {rise@0.000ns fall@7.692ns period=15.385ns})
  Destination:            stx/data_q_reg[52]/D
                            (rising edge-triggered cell FDRE clocked by clk_out_65mhz_clk_wiz_0  {rise@0.000ns fall@7.692ns period=15.385ns})
  Path Group:             clk_out_65mhz_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out_65mhz_clk_wiz_0 rise@0.000ns - clk_out_65mhz_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.273ns  (logic 0.164ns (59.997%)  route 0.109ns (40.003%))
  Logic Levels:           0  
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.838ns
    Source Clock Delay      (SCD):    -0.599ns
    Clock Pessimism Removal (CPR):    -0.254ns
  Clock Uncertainty:      0.132ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.255ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out_65mhz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clock65/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clock65/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clock65/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clock65/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clock65/inst/clk_out_65mhz_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clock65/inst/clkout1_buf/O
                         net (fo=2502, routed)        0.565    -0.599    packetgen/clk_out_65mhz
    SLICE_X8Y78          FDRE                                         r  packetgen/packet_reg[52]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y78          FDRE (Prop_fdre_C_Q)         0.164    -0.435 r  packetgen/packet_reg[52]/Q
                         net (fo=1, routed)           0.109    -0.326    stx/data[46]
    SLICE_X8Y79          FDRE                                         r  stx/data_q_reg[52]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out_65mhz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clock65/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clock65/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clock65/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clock65/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clock65/inst/clk_out_65mhz_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clock65/inst/clkout1_buf/O
                         net (fo=2502, routed)        0.835    -0.838    stx/clk_out_65mhz
    SLICE_X8Y79          FDRE                                         r  stx/data_q_reg[52]/C
                         clock pessimism              0.254    -0.584    
                         clock uncertainty            0.132    -0.452    
    SLICE_X8Y79          FDRE (Hold_fdre_C_D)         0.063    -0.389    stx/data_q_reg[52]
  -------------------------------------------------------------------
                         required time                          0.389    
                         arrival time                          -0.326    
  -------------------------------------------------------------------
                         slack                                  0.063    





---------------------------------------------------------------------------------------------------
From Clock:  clk_out_65mhz_clk_wiz_0
  To Clock:  clk_out_65mhz_clk_wiz_0_1

Setup :            0  Failing Endpoints,  Worst Slack        2.364ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.033ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             2.364ns  (required time - arrival time)
  Source:                 srx/data_q_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out_65mhz_clk_wiz_0  {rise@0.000ns fall@7.692ns period=15.385ns})
  Destination:            packetrcv/highestSNreceived_reg[23]/R
                            (rising edge-triggered cell FDRE clocked by clk_out_65mhz_clk_wiz_0_1  {rise@0.000ns fall@7.692ns period=15.385ns})
  Path Group:             clk_out_65mhz_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            15.385ns  (clk_out_65mhz_clk_wiz_0_1 rise@15.385ns - clk_out_65mhz_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        12.487ns  (logic 5.426ns (43.453%)  route 7.061ns (56.547%))
  Logic Levels:           23  (CARRY4=11 LUT2=2 LUT3=3 LUT4=2 LUT5=1 LUT6=4)
  Clock Path Skew:        -0.028ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.756ns = ( 14.628 - 15.385 ) 
    Source Clock Delay      (SCD):    -0.380ns
    Clock Pessimism Removal (CPR):    0.348ns
  Clock Uncertainty:      0.132ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.255ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out_65mhz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clock65/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.330     1.330 r  clock65/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.974     2.304    clock65/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.294    -2.990 r  clock65/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.297    -1.693    clock65/inst/clk_out_65mhz_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.076    -1.617 r  clock65/inst/clkout1_buf/O
                         net (fo=2502, routed)        1.237    -0.380    srx/clk_out_65mhz
    SLICE_X45Y78         FDRE                                         r  srx/data_q_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y78         FDRE (Prop_fdre_C_Q)         0.313    -0.067 r  srx/data_q_reg[2]/Q
                         net (fo=8, routed)           0.556     0.488    srx/data[2]
    SLICE_X44Y79         LUT3 (Prop_lut3_I2_O)        0.230     0.718 r  srx/state[1]_i_392/O
                         net (fo=2, routed)           0.507     1.225    srx/state[1]_i_392_n_0
    SLICE_X44Y79         LUT4 (Prop_lut4_I3_O)        0.240     1.465 r  srx/state[1]_i_395/O
                         net (fo=1, routed)           0.000     1.465    srx/state[1]_i_395_n_0
    SLICE_X44Y79         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.299     1.764 r  srx/state_reg[1]_i_365/CO[3]
                         net (fo=1, routed)           0.000     1.764    srx/state_reg[1]_i_365_n_0
    SLICE_X44Y80         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.181     1.945 r  srx/state_reg[1]_i_338/O[2]
                         net (fo=2, routed)           0.795     2.740    srx_n_204
    SLICE_X42Y81         LUT3 (Prop_lut3_I0_O)        0.233     2.973 r  state[1]_i_314/O
                         net (fo=2, routed)           0.476     3.449    state[1]_i_314_n_0
    SLICE_X42Y81         LUT4 (Prop_lut4_I3_O)        0.239     3.688 r  state[1]_i_318/O
                         net (fo=1, routed)           0.000     3.688    state[1]_i_318_n_0
    SLICE_X42Y81         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.284     3.972 r  state_reg[1]_i_210/CO[3]
                         net (fo=1, routed)           0.000     3.972    state_reg[1]_i_210_n_0
    SLICE_X42Y82         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.092     4.064 r  state_reg[1]_i_149/CO[3]
                         net (fo=1, routed)           0.000     4.064    state_reg[1]_i_149_n_0
    SLICE_X42Y83         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.180     4.244 r  state_reg[1]_i_100/O[2]
                         net (fo=3, routed)           0.584     4.828    srx/data_q_reg[30]_0[2]
    SLICE_X41Y92         LUT3 (Prop_lut3_I1_O)        0.217     5.045 r  srx/state[1]_i_146/O
                         net (fo=2, routed)           0.406     5.452    srx/state[1]_i_146_n_0
    SLICE_X41Y92         LUT5 (Prop_lut5_I2_O)        0.097     5.549 r  srx/state[1]_i_92/O
                         net (fo=2, routed)           0.278     5.826    srx/state[1]_i_92_n_0
    SLICE_X40Y92         LUT6 (Prop_lut6_I0_O)        0.097     5.923 r  srx/state[1]_i_96/O
                         net (fo=1, routed)           0.000     5.923    srx/state[1]_i_96_n_0
    SLICE_X40Y92         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.299     6.222 r  srx/state_reg[1]_i_55/CO[3]
                         net (fo=1, routed)           0.000     6.222    srx/state_reg[1]_i_55_n_0
    SLICE_X40Y93         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.230     6.452 r  srx/state_reg[1]_i_33/O[1]
                         net (fo=2, routed)           0.526     6.978    srx/packetrcv/p_1_in17_in[1]
    SLICE_X38Y92         LUT2 (Prop_lut2_I0_O)        0.225     7.203 r  srx/state[1]_i_36/O
                         net (fo=1, routed)           0.000     7.203    srx/state[1]_i_36_n_0
    SLICE_X38Y92         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.402     7.605 r  srx/state_reg[1]_i_12/CO[3]
                         net (fo=1, routed)           0.000     7.605    srx/state_reg[1]_i_12_n_0
    SLICE_X38Y93         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.180     7.785 r  srx/highestSNreceived_reg[31]_i_10/O[2]
                         net (fo=4, routed)           0.531     8.316    packetrcv/checksum2[6]
    SLICE_X43Y94         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.629     8.945 r  packetrcv/state_reg[1]_i_8/CO[3]
                         net (fo=1, routed)           0.000     8.945    packetrcv/state_reg[1]_i_8_n_0
    SLICE_X43Y95         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.234     9.179 r  packetrcv/state_reg[1]_i_10/O[3]
                         net (fo=1, routed)           0.599     9.778    packetrcv/state_reg[1]_i_10_n_4
    SLICE_X42Y95         LUT6 (Prop_lut6_I0_O)        0.234    10.012 r  packetrcv/state[1]_i_4/O
                         net (fo=3, routed)           0.644    10.656    s1/data_q_reg[271]_0
    SLICE_X42Y91         LUT6 (Prop_lut6_I0_O)        0.097    10.753 r  s1/highestSNreceived[31]_i_3/O
                         net (fo=1, routed)           0.188    10.941    s1/highestSNreceived[31]_i_3_n_0
    SLICE_X42Y91         LUT6 (Prop_lut6_I0_O)        0.097    11.038 r  s1/highestSNreceived[31]_i_2/O
                         net (fo=33, routed)          0.381    11.419    packetrcv/out_reg
    SLICE_X38Y91         LUT2 (Prop_lut2_I1_O)        0.097    11.516 r  packetrcv/highestSNreceived[31]_i_1/O
                         net (fo=32, routed)          0.590    12.107    packetrcv/highestSNreceived[31]_i_1_n_0
    SLICE_X38Y90         FDRE                                         r  packetrcv/highestSNreceived_reg[23]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out_65mhz_clk_wiz_0_1 rise edge)
                                                     15.385    15.385 r  
    E3                                                0.000    15.385 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    15.385    clock65/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.263    16.647 r  clock65/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.916    17.564    clock65/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.390    12.174 r  clock65/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.234    13.408    clock65/inst/clk_out_65mhz_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.072    13.480 r  clock65/inst/clkout1_buf/O
                         net (fo=2502, routed)        1.148    14.628    packetrcv/clk_out_65mhz
    SLICE_X38Y90         FDRE                                         r  packetrcv/highestSNreceived_reg[23]/C
                         clock pessimism              0.348    14.976    
                         clock uncertainty           -0.132    14.844    
    SLICE_X38Y90         FDRE (Setup_fdre_C_R)       -0.373    14.471    packetrcv/highestSNreceived_reg[23]
  -------------------------------------------------------------------
                         required time                         14.471    
                         arrival time                         -12.107    
  -------------------------------------------------------------------
                         slack                                  2.364    

Slack (MET) :             2.364ns  (required time - arrival time)
  Source:                 srx/data_q_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out_65mhz_clk_wiz_0  {rise@0.000ns fall@7.692ns period=15.385ns})
  Destination:            packetrcv/highestSNreceived_reg[24]/R
                            (rising edge-triggered cell FDRE clocked by clk_out_65mhz_clk_wiz_0_1  {rise@0.000ns fall@7.692ns period=15.385ns})
  Path Group:             clk_out_65mhz_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            15.385ns  (clk_out_65mhz_clk_wiz_0_1 rise@15.385ns - clk_out_65mhz_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        12.487ns  (logic 5.426ns (43.453%)  route 7.061ns (56.547%))
  Logic Levels:           23  (CARRY4=11 LUT2=2 LUT3=3 LUT4=2 LUT5=1 LUT6=4)
  Clock Path Skew:        -0.028ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.756ns = ( 14.628 - 15.385 ) 
    Source Clock Delay      (SCD):    -0.380ns
    Clock Pessimism Removal (CPR):    0.348ns
  Clock Uncertainty:      0.132ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.255ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out_65mhz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clock65/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.330     1.330 r  clock65/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.974     2.304    clock65/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.294    -2.990 r  clock65/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.297    -1.693    clock65/inst/clk_out_65mhz_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.076    -1.617 r  clock65/inst/clkout1_buf/O
                         net (fo=2502, routed)        1.237    -0.380    srx/clk_out_65mhz
    SLICE_X45Y78         FDRE                                         r  srx/data_q_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y78         FDRE (Prop_fdre_C_Q)         0.313    -0.067 r  srx/data_q_reg[2]/Q
                         net (fo=8, routed)           0.556     0.488    srx/data[2]
    SLICE_X44Y79         LUT3 (Prop_lut3_I2_O)        0.230     0.718 r  srx/state[1]_i_392/O
                         net (fo=2, routed)           0.507     1.225    srx/state[1]_i_392_n_0
    SLICE_X44Y79         LUT4 (Prop_lut4_I3_O)        0.240     1.465 r  srx/state[1]_i_395/O
                         net (fo=1, routed)           0.000     1.465    srx/state[1]_i_395_n_0
    SLICE_X44Y79         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.299     1.764 r  srx/state_reg[1]_i_365/CO[3]
                         net (fo=1, routed)           0.000     1.764    srx/state_reg[1]_i_365_n_0
    SLICE_X44Y80         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.181     1.945 r  srx/state_reg[1]_i_338/O[2]
                         net (fo=2, routed)           0.795     2.740    srx_n_204
    SLICE_X42Y81         LUT3 (Prop_lut3_I0_O)        0.233     2.973 r  state[1]_i_314/O
                         net (fo=2, routed)           0.476     3.449    state[1]_i_314_n_0
    SLICE_X42Y81         LUT4 (Prop_lut4_I3_O)        0.239     3.688 r  state[1]_i_318/O
                         net (fo=1, routed)           0.000     3.688    state[1]_i_318_n_0
    SLICE_X42Y81         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.284     3.972 r  state_reg[1]_i_210/CO[3]
                         net (fo=1, routed)           0.000     3.972    state_reg[1]_i_210_n_0
    SLICE_X42Y82         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.092     4.064 r  state_reg[1]_i_149/CO[3]
                         net (fo=1, routed)           0.000     4.064    state_reg[1]_i_149_n_0
    SLICE_X42Y83         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.180     4.244 r  state_reg[1]_i_100/O[2]
                         net (fo=3, routed)           0.584     4.828    srx/data_q_reg[30]_0[2]
    SLICE_X41Y92         LUT3 (Prop_lut3_I1_O)        0.217     5.045 r  srx/state[1]_i_146/O
                         net (fo=2, routed)           0.406     5.452    srx/state[1]_i_146_n_0
    SLICE_X41Y92         LUT5 (Prop_lut5_I2_O)        0.097     5.549 r  srx/state[1]_i_92/O
                         net (fo=2, routed)           0.278     5.826    srx/state[1]_i_92_n_0
    SLICE_X40Y92         LUT6 (Prop_lut6_I0_O)        0.097     5.923 r  srx/state[1]_i_96/O
                         net (fo=1, routed)           0.000     5.923    srx/state[1]_i_96_n_0
    SLICE_X40Y92         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.299     6.222 r  srx/state_reg[1]_i_55/CO[3]
                         net (fo=1, routed)           0.000     6.222    srx/state_reg[1]_i_55_n_0
    SLICE_X40Y93         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.230     6.452 r  srx/state_reg[1]_i_33/O[1]
                         net (fo=2, routed)           0.526     6.978    srx/packetrcv/p_1_in17_in[1]
    SLICE_X38Y92         LUT2 (Prop_lut2_I0_O)        0.225     7.203 r  srx/state[1]_i_36/O
                         net (fo=1, routed)           0.000     7.203    srx/state[1]_i_36_n_0
    SLICE_X38Y92         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.402     7.605 r  srx/state_reg[1]_i_12/CO[3]
                         net (fo=1, routed)           0.000     7.605    srx/state_reg[1]_i_12_n_0
    SLICE_X38Y93         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.180     7.785 r  srx/highestSNreceived_reg[31]_i_10/O[2]
                         net (fo=4, routed)           0.531     8.316    packetrcv/checksum2[6]
    SLICE_X43Y94         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.629     8.945 r  packetrcv/state_reg[1]_i_8/CO[3]
                         net (fo=1, routed)           0.000     8.945    packetrcv/state_reg[1]_i_8_n_0
    SLICE_X43Y95         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.234     9.179 r  packetrcv/state_reg[1]_i_10/O[3]
                         net (fo=1, routed)           0.599     9.778    packetrcv/state_reg[1]_i_10_n_4
    SLICE_X42Y95         LUT6 (Prop_lut6_I0_O)        0.234    10.012 r  packetrcv/state[1]_i_4/O
                         net (fo=3, routed)           0.644    10.656    s1/data_q_reg[271]_0
    SLICE_X42Y91         LUT6 (Prop_lut6_I0_O)        0.097    10.753 r  s1/highestSNreceived[31]_i_3/O
                         net (fo=1, routed)           0.188    10.941    s1/highestSNreceived[31]_i_3_n_0
    SLICE_X42Y91         LUT6 (Prop_lut6_I0_O)        0.097    11.038 r  s1/highestSNreceived[31]_i_2/O
                         net (fo=33, routed)          0.381    11.419    packetrcv/out_reg
    SLICE_X38Y91         LUT2 (Prop_lut2_I1_O)        0.097    11.516 r  packetrcv/highestSNreceived[31]_i_1/O
                         net (fo=32, routed)          0.590    12.107    packetrcv/highestSNreceived[31]_i_1_n_0
    SLICE_X38Y90         FDRE                                         r  packetrcv/highestSNreceived_reg[24]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out_65mhz_clk_wiz_0_1 rise edge)
                                                     15.385    15.385 r  
    E3                                                0.000    15.385 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    15.385    clock65/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.263    16.647 r  clock65/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.916    17.564    clock65/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.390    12.174 r  clock65/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.234    13.408    clock65/inst/clk_out_65mhz_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.072    13.480 r  clock65/inst/clkout1_buf/O
                         net (fo=2502, routed)        1.148    14.628    packetrcv/clk_out_65mhz
    SLICE_X38Y90         FDRE                                         r  packetrcv/highestSNreceived_reg[24]/C
                         clock pessimism              0.348    14.976    
                         clock uncertainty           -0.132    14.844    
    SLICE_X38Y90         FDRE (Setup_fdre_C_R)       -0.373    14.471    packetrcv/highestSNreceived_reg[24]
  -------------------------------------------------------------------
                         required time                         14.471    
                         arrival time                         -12.107    
  -------------------------------------------------------------------
                         slack                                  2.364    

Slack (MET) :             2.364ns  (required time - arrival time)
  Source:                 srx/data_q_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out_65mhz_clk_wiz_0  {rise@0.000ns fall@7.692ns period=15.385ns})
  Destination:            packetrcv/highestSNreceived_reg[25]/R
                            (rising edge-triggered cell FDRE clocked by clk_out_65mhz_clk_wiz_0_1  {rise@0.000ns fall@7.692ns period=15.385ns})
  Path Group:             clk_out_65mhz_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            15.385ns  (clk_out_65mhz_clk_wiz_0_1 rise@15.385ns - clk_out_65mhz_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        12.487ns  (logic 5.426ns (43.453%)  route 7.061ns (56.547%))
  Logic Levels:           23  (CARRY4=11 LUT2=2 LUT3=3 LUT4=2 LUT5=1 LUT6=4)
  Clock Path Skew:        -0.028ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.756ns = ( 14.628 - 15.385 ) 
    Source Clock Delay      (SCD):    -0.380ns
    Clock Pessimism Removal (CPR):    0.348ns
  Clock Uncertainty:      0.132ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.255ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out_65mhz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clock65/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.330     1.330 r  clock65/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.974     2.304    clock65/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.294    -2.990 r  clock65/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.297    -1.693    clock65/inst/clk_out_65mhz_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.076    -1.617 r  clock65/inst/clkout1_buf/O
                         net (fo=2502, routed)        1.237    -0.380    srx/clk_out_65mhz
    SLICE_X45Y78         FDRE                                         r  srx/data_q_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y78         FDRE (Prop_fdre_C_Q)         0.313    -0.067 r  srx/data_q_reg[2]/Q
                         net (fo=8, routed)           0.556     0.488    srx/data[2]
    SLICE_X44Y79         LUT3 (Prop_lut3_I2_O)        0.230     0.718 r  srx/state[1]_i_392/O
                         net (fo=2, routed)           0.507     1.225    srx/state[1]_i_392_n_0
    SLICE_X44Y79         LUT4 (Prop_lut4_I3_O)        0.240     1.465 r  srx/state[1]_i_395/O
                         net (fo=1, routed)           0.000     1.465    srx/state[1]_i_395_n_0
    SLICE_X44Y79         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.299     1.764 r  srx/state_reg[1]_i_365/CO[3]
                         net (fo=1, routed)           0.000     1.764    srx/state_reg[1]_i_365_n_0
    SLICE_X44Y80         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.181     1.945 r  srx/state_reg[1]_i_338/O[2]
                         net (fo=2, routed)           0.795     2.740    srx_n_204
    SLICE_X42Y81         LUT3 (Prop_lut3_I0_O)        0.233     2.973 r  state[1]_i_314/O
                         net (fo=2, routed)           0.476     3.449    state[1]_i_314_n_0
    SLICE_X42Y81         LUT4 (Prop_lut4_I3_O)        0.239     3.688 r  state[1]_i_318/O
                         net (fo=1, routed)           0.000     3.688    state[1]_i_318_n_0
    SLICE_X42Y81         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.284     3.972 r  state_reg[1]_i_210/CO[3]
                         net (fo=1, routed)           0.000     3.972    state_reg[1]_i_210_n_0
    SLICE_X42Y82         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.092     4.064 r  state_reg[1]_i_149/CO[3]
                         net (fo=1, routed)           0.000     4.064    state_reg[1]_i_149_n_0
    SLICE_X42Y83         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.180     4.244 r  state_reg[1]_i_100/O[2]
                         net (fo=3, routed)           0.584     4.828    srx/data_q_reg[30]_0[2]
    SLICE_X41Y92         LUT3 (Prop_lut3_I1_O)        0.217     5.045 r  srx/state[1]_i_146/O
                         net (fo=2, routed)           0.406     5.452    srx/state[1]_i_146_n_0
    SLICE_X41Y92         LUT5 (Prop_lut5_I2_O)        0.097     5.549 r  srx/state[1]_i_92/O
                         net (fo=2, routed)           0.278     5.826    srx/state[1]_i_92_n_0
    SLICE_X40Y92         LUT6 (Prop_lut6_I0_O)        0.097     5.923 r  srx/state[1]_i_96/O
                         net (fo=1, routed)           0.000     5.923    srx/state[1]_i_96_n_0
    SLICE_X40Y92         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.299     6.222 r  srx/state_reg[1]_i_55/CO[3]
                         net (fo=1, routed)           0.000     6.222    srx/state_reg[1]_i_55_n_0
    SLICE_X40Y93         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.230     6.452 r  srx/state_reg[1]_i_33/O[1]
                         net (fo=2, routed)           0.526     6.978    srx/packetrcv/p_1_in17_in[1]
    SLICE_X38Y92         LUT2 (Prop_lut2_I0_O)        0.225     7.203 r  srx/state[1]_i_36/O
                         net (fo=1, routed)           0.000     7.203    srx/state[1]_i_36_n_0
    SLICE_X38Y92         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.402     7.605 r  srx/state_reg[1]_i_12/CO[3]
                         net (fo=1, routed)           0.000     7.605    srx/state_reg[1]_i_12_n_0
    SLICE_X38Y93         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.180     7.785 r  srx/highestSNreceived_reg[31]_i_10/O[2]
                         net (fo=4, routed)           0.531     8.316    packetrcv/checksum2[6]
    SLICE_X43Y94         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.629     8.945 r  packetrcv/state_reg[1]_i_8/CO[3]
                         net (fo=1, routed)           0.000     8.945    packetrcv/state_reg[1]_i_8_n_0
    SLICE_X43Y95         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.234     9.179 r  packetrcv/state_reg[1]_i_10/O[3]
                         net (fo=1, routed)           0.599     9.778    packetrcv/state_reg[1]_i_10_n_4
    SLICE_X42Y95         LUT6 (Prop_lut6_I0_O)        0.234    10.012 r  packetrcv/state[1]_i_4/O
                         net (fo=3, routed)           0.644    10.656    s1/data_q_reg[271]_0
    SLICE_X42Y91         LUT6 (Prop_lut6_I0_O)        0.097    10.753 r  s1/highestSNreceived[31]_i_3/O
                         net (fo=1, routed)           0.188    10.941    s1/highestSNreceived[31]_i_3_n_0
    SLICE_X42Y91         LUT6 (Prop_lut6_I0_O)        0.097    11.038 r  s1/highestSNreceived[31]_i_2/O
                         net (fo=33, routed)          0.381    11.419    packetrcv/out_reg
    SLICE_X38Y91         LUT2 (Prop_lut2_I1_O)        0.097    11.516 r  packetrcv/highestSNreceived[31]_i_1/O
                         net (fo=32, routed)          0.590    12.107    packetrcv/highestSNreceived[31]_i_1_n_0
    SLICE_X38Y90         FDRE                                         r  packetrcv/highestSNreceived_reg[25]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out_65mhz_clk_wiz_0_1 rise edge)
                                                     15.385    15.385 r  
    E3                                                0.000    15.385 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    15.385    clock65/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.263    16.647 r  clock65/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.916    17.564    clock65/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.390    12.174 r  clock65/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.234    13.408    clock65/inst/clk_out_65mhz_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.072    13.480 r  clock65/inst/clkout1_buf/O
                         net (fo=2502, routed)        1.148    14.628    packetrcv/clk_out_65mhz
    SLICE_X38Y90         FDRE                                         r  packetrcv/highestSNreceived_reg[25]/C
                         clock pessimism              0.348    14.976    
                         clock uncertainty           -0.132    14.844    
    SLICE_X38Y90         FDRE (Setup_fdre_C_R)       -0.373    14.471    packetrcv/highestSNreceived_reg[25]
  -------------------------------------------------------------------
                         required time                         14.471    
                         arrival time                         -12.107    
  -------------------------------------------------------------------
                         slack                                  2.364    

Slack (MET) :             2.364ns  (required time - arrival time)
  Source:                 srx/data_q_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out_65mhz_clk_wiz_0  {rise@0.000ns fall@7.692ns period=15.385ns})
  Destination:            packetrcv/highestSNreceived_reg[27]/R
                            (rising edge-triggered cell FDRE clocked by clk_out_65mhz_clk_wiz_0_1  {rise@0.000ns fall@7.692ns period=15.385ns})
  Path Group:             clk_out_65mhz_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            15.385ns  (clk_out_65mhz_clk_wiz_0_1 rise@15.385ns - clk_out_65mhz_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        12.487ns  (logic 5.426ns (43.453%)  route 7.061ns (56.547%))
  Logic Levels:           23  (CARRY4=11 LUT2=2 LUT3=3 LUT4=2 LUT5=1 LUT6=4)
  Clock Path Skew:        -0.028ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.756ns = ( 14.628 - 15.385 ) 
    Source Clock Delay      (SCD):    -0.380ns
    Clock Pessimism Removal (CPR):    0.348ns
  Clock Uncertainty:      0.132ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.255ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out_65mhz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clock65/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.330     1.330 r  clock65/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.974     2.304    clock65/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.294    -2.990 r  clock65/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.297    -1.693    clock65/inst/clk_out_65mhz_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.076    -1.617 r  clock65/inst/clkout1_buf/O
                         net (fo=2502, routed)        1.237    -0.380    srx/clk_out_65mhz
    SLICE_X45Y78         FDRE                                         r  srx/data_q_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y78         FDRE (Prop_fdre_C_Q)         0.313    -0.067 r  srx/data_q_reg[2]/Q
                         net (fo=8, routed)           0.556     0.488    srx/data[2]
    SLICE_X44Y79         LUT3 (Prop_lut3_I2_O)        0.230     0.718 r  srx/state[1]_i_392/O
                         net (fo=2, routed)           0.507     1.225    srx/state[1]_i_392_n_0
    SLICE_X44Y79         LUT4 (Prop_lut4_I3_O)        0.240     1.465 r  srx/state[1]_i_395/O
                         net (fo=1, routed)           0.000     1.465    srx/state[1]_i_395_n_0
    SLICE_X44Y79         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.299     1.764 r  srx/state_reg[1]_i_365/CO[3]
                         net (fo=1, routed)           0.000     1.764    srx/state_reg[1]_i_365_n_0
    SLICE_X44Y80         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.181     1.945 r  srx/state_reg[1]_i_338/O[2]
                         net (fo=2, routed)           0.795     2.740    srx_n_204
    SLICE_X42Y81         LUT3 (Prop_lut3_I0_O)        0.233     2.973 r  state[1]_i_314/O
                         net (fo=2, routed)           0.476     3.449    state[1]_i_314_n_0
    SLICE_X42Y81         LUT4 (Prop_lut4_I3_O)        0.239     3.688 r  state[1]_i_318/O
                         net (fo=1, routed)           0.000     3.688    state[1]_i_318_n_0
    SLICE_X42Y81         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.284     3.972 r  state_reg[1]_i_210/CO[3]
                         net (fo=1, routed)           0.000     3.972    state_reg[1]_i_210_n_0
    SLICE_X42Y82         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.092     4.064 r  state_reg[1]_i_149/CO[3]
                         net (fo=1, routed)           0.000     4.064    state_reg[1]_i_149_n_0
    SLICE_X42Y83         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.180     4.244 r  state_reg[1]_i_100/O[2]
                         net (fo=3, routed)           0.584     4.828    srx/data_q_reg[30]_0[2]
    SLICE_X41Y92         LUT3 (Prop_lut3_I1_O)        0.217     5.045 r  srx/state[1]_i_146/O
                         net (fo=2, routed)           0.406     5.452    srx/state[1]_i_146_n_0
    SLICE_X41Y92         LUT5 (Prop_lut5_I2_O)        0.097     5.549 r  srx/state[1]_i_92/O
                         net (fo=2, routed)           0.278     5.826    srx/state[1]_i_92_n_0
    SLICE_X40Y92         LUT6 (Prop_lut6_I0_O)        0.097     5.923 r  srx/state[1]_i_96/O
                         net (fo=1, routed)           0.000     5.923    srx/state[1]_i_96_n_0
    SLICE_X40Y92         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.299     6.222 r  srx/state_reg[1]_i_55/CO[3]
                         net (fo=1, routed)           0.000     6.222    srx/state_reg[1]_i_55_n_0
    SLICE_X40Y93         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.230     6.452 r  srx/state_reg[1]_i_33/O[1]
                         net (fo=2, routed)           0.526     6.978    srx/packetrcv/p_1_in17_in[1]
    SLICE_X38Y92         LUT2 (Prop_lut2_I0_O)        0.225     7.203 r  srx/state[1]_i_36/O
                         net (fo=1, routed)           0.000     7.203    srx/state[1]_i_36_n_0
    SLICE_X38Y92         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.402     7.605 r  srx/state_reg[1]_i_12/CO[3]
                         net (fo=1, routed)           0.000     7.605    srx/state_reg[1]_i_12_n_0
    SLICE_X38Y93         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.180     7.785 r  srx/highestSNreceived_reg[31]_i_10/O[2]
                         net (fo=4, routed)           0.531     8.316    packetrcv/checksum2[6]
    SLICE_X43Y94         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.629     8.945 r  packetrcv/state_reg[1]_i_8/CO[3]
                         net (fo=1, routed)           0.000     8.945    packetrcv/state_reg[1]_i_8_n_0
    SLICE_X43Y95         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.234     9.179 r  packetrcv/state_reg[1]_i_10/O[3]
                         net (fo=1, routed)           0.599     9.778    packetrcv/state_reg[1]_i_10_n_4
    SLICE_X42Y95         LUT6 (Prop_lut6_I0_O)        0.234    10.012 r  packetrcv/state[1]_i_4/O
                         net (fo=3, routed)           0.644    10.656    s1/data_q_reg[271]_0
    SLICE_X42Y91         LUT6 (Prop_lut6_I0_O)        0.097    10.753 r  s1/highestSNreceived[31]_i_3/O
                         net (fo=1, routed)           0.188    10.941    s1/highestSNreceived[31]_i_3_n_0
    SLICE_X42Y91         LUT6 (Prop_lut6_I0_O)        0.097    11.038 r  s1/highestSNreceived[31]_i_2/O
                         net (fo=33, routed)          0.381    11.419    packetrcv/out_reg
    SLICE_X38Y91         LUT2 (Prop_lut2_I1_O)        0.097    11.516 r  packetrcv/highestSNreceived[31]_i_1/O
                         net (fo=32, routed)          0.590    12.107    packetrcv/highestSNreceived[31]_i_1_n_0
    SLICE_X38Y90         FDRE                                         r  packetrcv/highestSNreceived_reg[27]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out_65mhz_clk_wiz_0_1 rise edge)
                                                     15.385    15.385 r  
    E3                                                0.000    15.385 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    15.385    clock65/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.263    16.647 r  clock65/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.916    17.564    clock65/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.390    12.174 r  clock65/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.234    13.408    clock65/inst/clk_out_65mhz_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.072    13.480 r  clock65/inst/clkout1_buf/O
                         net (fo=2502, routed)        1.148    14.628    packetrcv/clk_out_65mhz
    SLICE_X38Y90         FDRE                                         r  packetrcv/highestSNreceived_reg[27]/C
                         clock pessimism              0.348    14.976    
                         clock uncertainty           -0.132    14.844    
    SLICE_X38Y90         FDRE (Setup_fdre_C_R)       -0.373    14.471    packetrcv/highestSNreceived_reg[27]
  -------------------------------------------------------------------
                         required time                         14.471    
                         arrival time                         -12.107    
  -------------------------------------------------------------------
                         slack                                  2.364    

Slack (MET) :             2.379ns  (required time - arrival time)
  Source:                 srx/data_q_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out_65mhz_clk_wiz_0  {rise@0.000ns fall@7.692ns period=15.385ns})
  Destination:            packetrcv/highestSNreceived_reg[10]/R
                            (rising edge-triggered cell FDRE clocked by clk_out_65mhz_clk_wiz_0_1  {rise@0.000ns fall@7.692ns period=15.385ns})
  Path Group:             clk_out_65mhz_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            15.385ns  (clk_out_65mhz_clk_wiz_0_1 rise@15.385ns - clk_out_65mhz_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        12.531ns  (logic 5.426ns (43.301%)  route 7.105ns (56.699%))
  Logic Levels:           23  (CARRY4=11 LUT2=2 LUT3=3 LUT4=2 LUT5=1 LUT6=4)
  Clock Path Skew:        -0.028ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.756ns = ( 14.628 - 15.385 ) 
    Source Clock Delay      (SCD):    -0.380ns
    Clock Pessimism Removal (CPR):    0.348ns
  Clock Uncertainty:      0.132ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.255ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out_65mhz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clock65/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.330     1.330 r  clock65/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.974     2.304    clock65/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.294    -2.990 r  clock65/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.297    -1.693    clock65/inst/clk_out_65mhz_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.076    -1.617 r  clock65/inst/clkout1_buf/O
                         net (fo=2502, routed)        1.237    -0.380    srx/clk_out_65mhz
    SLICE_X45Y78         FDRE                                         r  srx/data_q_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y78         FDRE (Prop_fdre_C_Q)         0.313    -0.067 r  srx/data_q_reg[2]/Q
                         net (fo=8, routed)           0.556     0.488    srx/data[2]
    SLICE_X44Y79         LUT3 (Prop_lut3_I2_O)        0.230     0.718 r  srx/state[1]_i_392/O
                         net (fo=2, routed)           0.507     1.225    srx/state[1]_i_392_n_0
    SLICE_X44Y79         LUT4 (Prop_lut4_I3_O)        0.240     1.465 r  srx/state[1]_i_395/O
                         net (fo=1, routed)           0.000     1.465    srx/state[1]_i_395_n_0
    SLICE_X44Y79         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.299     1.764 r  srx/state_reg[1]_i_365/CO[3]
                         net (fo=1, routed)           0.000     1.764    srx/state_reg[1]_i_365_n_0
    SLICE_X44Y80         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.181     1.945 r  srx/state_reg[1]_i_338/O[2]
                         net (fo=2, routed)           0.795     2.740    srx_n_204
    SLICE_X42Y81         LUT3 (Prop_lut3_I0_O)        0.233     2.973 r  state[1]_i_314/O
                         net (fo=2, routed)           0.476     3.449    state[1]_i_314_n_0
    SLICE_X42Y81         LUT4 (Prop_lut4_I3_O)        0.239     3.688 r  state[1]_i_318/O
                         net (fo=1, routed)           0.000     3.688    state[1]_i_318_n_0
    SLICE_X42Y81         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.284     3.972 r  state_reg[1]_i_210/CO[3]
                         net (fo=1, routed)           0.000     3.972    state_reg[1]_i_210_n_0
    SLICE_X42Y82         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.092     4.064 r  state_reg[1]_i_149/CO[3]
                         net (fo=1, routed)           0.000     4.064    state_reg[1]_i_149_n_0
    SLICE_X42Y83         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.180     4.244 r  state_reg[1]_i_100/O[2]
                         net (fo=3, routed)           0.584     4.828    srx/data_q_reg[30]_0[2]
    SLICE_X41Y92         LUT3 (Prop_lut3_I1_O)        0.217     5.045 r  srx/state[1]_i_146/O
                         net (fo=2, routed)           0.406     5.452    srx/state[1]_i_146_n_0
    SLICE_X41Y92         LUT5 (Prop_lut5_I2_O)        0.097     5.549 r  srx/state[1]_i_92/O
                         net (fo=2, routed)           0.278     5.826    srx/state[1]_i_92_n_0
    SLICE_X40Y92         LUT6 (Prop_lut6_I0_O)        0.097     5.923 r  srx/state[1]_i_96/O
                         net (fo=1, routed)           0.000     5.923    srx/state[1]_i_96_n_0
    SLICE_X40Y92         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.299     6.222 r  srx/state_reg[1]_i_55/CO[3]
                         net (fo=1, routed)           0.000     6.222    srx/state_reg[1]_i_55_n_0
    SLICE_X40Y93         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.230     6.452 r  srx/state_reg[1]_i_33/O[1]
                         net (fo=2, routed)           0.526     6.978    srx/packetrcv/p_1_in17_in[1]
    SLICE_X38Y92         LUT2 (Prop_lut2_I0_O)        0.225     7.203 r  srx/state[1]_i_36/O
                         net (fo=1, routed)           0.000     7.203    srx/state[1]_i_36_n_0
    SLICE_X38Y92         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.402     7.605 r  srx/state_reg[1]_i_12/CO[3]
                         net (fo=1, routed)           0.000     7.605    srx/state_reg[1]_i_12_n_0
    SLICE_X38Y93         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.180     7.785 r  srx/highestSNreceived_reg[31]_i_10/O[2]
                         net (fo=4, routed)           0.531     8.316    packetrcv/checksum2[6]
    SLICE_X43Y94         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.629     8.945 r  packetrcv/state_reg[1]_i_8/CO[3]
                         net (fo=1, routed)           0.000     8.945    packetrcv/state_reg[1]_i_8_n_0
    SLICE_X43Y95         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.234     9.179 r  packetrcv/state_reg[1]_i_10/O[3]
                         net (fo=1, routed)           0.599     9.778    packetrcv/state_reg[1]_i_10_n_4
    SLICE_X42Y95         LUT6 (Prop_lut6_I0_O)        0.234    10.012 r  packetrcv/state[1]_i_4/O
                         net (fo=3, routed)           0.644    10.656    s1/data_q_reg[271]_0
    SLICE_X42Y91         LUT6 (Prop_lut6_I0_O)        0.097    10.753 r  s1/highestSNreceived[31]_i_3/O
                         net (fo=1, routed)           0.188    10.941    s1/highestSNreceived[31]_i_3_n_0
    SLICE_X42Y91         LUT6 (Prop_lut6_I0_O)        0.097    11.038 r  s1/highestSNreceived[31]_i_2/O
                         net (fo=33, routed)          0.381    11.419    packetrcv/out_reg
    SLICE_X38Y91         LUT2 (Prop_lut2_I1_O)        0.097    11.516 r  packetrcv/highestSNreceived[31]_i_1/O
                         net (fo=32, routed)          0.634    12.150    packetrcv/highestSNreceived[31]_i_1_n_0
    SLICE_X35Y88         FDRE                                         r  packetrcv/highestSNreceived_reg[10]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out_65mhz_clk_wiz_0_1 rise edge)
                                                     15.385    15.385 r  
    E3                                                0.000    15.385 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    15.385    clock65/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.263    16.647 r  clock65/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.916    17.564    clock65/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.390    12.174 r  clock65/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.234    13.408    clock65/inst/clk_out_65mhz_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.072    13.480 r  clock65/inst/clkout1_buf/O
                         net (fo=2502, routed)        1.148    14.628    packetrcv/clk_out_65mhz
    SLICE_X35Y88         FDRE                                         r  packetrcv/highestSNreceived_reg[10]/C
                         clock pessimism              0.348    14.976    
                         clock uncertainty           -0.132    14.844    
    SLICE_X35Y88         FDRE (Setup_fdre_C_R)       -0.314    14.530    packetrcv/highestSNreceived_reg[10]
  -------------------------------------------------------------------
                         required time                         14.530    
                         arrival time                         -12.150    
  -------------------------------------------------------------------
                         slack                                  2.379    

Slack (MET) :             2.379ns  (required time - arrival time)
  Source:                 srx/data_q_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out_65mhz_clk_wiz_0  {rise@0.000ns fall@7.692ns period=15.385ns})
  Destination:            packetrcv/highestSNreceived_reg[12]/R
                            (rising edge-triggered cell FDRE clocked by clk_out_65mhz_clk_wiz_0_1  {rise@0.000ns fall@7.692ns period=15.385ns})
  Path Group:             clk_out_65mhz_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            15.385ns  (clk_out_65mhz_clk_wiz_0_1 rise@15.385ns - clk_out_65mhz_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        12.531ns  (logic 5.426ns (43.301%)  route 7.105ns (56.699%))
  Logic Levels:           23  (CARRY4=11 LUT2=2 LUT3=3 LUT4=2 LUT5=1 LUT6=4)
  Clock Path Skew:        -0.028ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.756ns = ( 14.628 - 15.385 ) 
    Source Clock Delay      (SCD):    -0.380ns
    Clock Pessimism Removal (CPR):    0.348ns
  Clock Uncertainty:      0.132ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.255ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out_65mhz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clock65/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.330     1.330 r  clock65/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.974     2.304    clock65/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.294    -2.990 r  clock65/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.297    -1.693    clock65/inst/clk_out_65mhz_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.076    -1.617 r  clock65/inst/clkout1_buf/O
                         net (fo=2502, routed)        1.237    -0.380    srx/clk_out_65mhz
    SLICE_X45Y78         FDRE                                         r  srx/data_q_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y78         FDRE (Prop_fdre_C_Q)         0.313    -0.067 r  srx/data_q_reg[2]/Q
                         net (fo=8, routed)           0.556     0.488    srx/data[2]
    SLICE_X44Y79         LUT3 (Prop_lut3_I2_O)        0.230     0.718 r  srx/state[1]_i_392/O
                         net (fo=2, routed)           0.507     1.225    srx/state[1]_i_392_n_0
    SLICE_X44Y79         LUT4 (Prop_lut4_I3_O)        0.240     1.465 r  srx/state[1]_i_395/O
                         net (fo=1, routed)           0.000     1.465    srx/state[1]_i_395_n_0
    SLICE_X44Y79         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.299     1.764 r  srx/state_reg[1]_i_365/CO[3]
                         net (fo=1, routed)           0.000     1.764    srx/state_reg[1]_i_365_n_0
    SLICE_X44Y80         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.181     1.945 r  srx/state_reg[1]_i_338/O[2]
                         net (fo=2, routed)           0.795     2.740    srx_n_204
    SLICE_X42Y81         LUT3 (Prop_lut3_I0_O)        0.233     2.973 r  state[1]_i_314/O
                         net (fo=2, routed)           0.476     3.449    state[1]_i_314_n_0
    SLICE_X42Y81         LUT4 (Prop_lut4_I3_O)        0.239     3.688 r  state[1]_i_318/O
                         net (fo=1, routed)           0.000     3.688    state[1]_i_318_n_0
    SLICE_X42Y81         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.284     3.972 r  state_reg[1]_i_210/CO[3]
                         net (fo=1, routed)           0.000     3.972    state_reg[1]_i_210_n_0
    SLICE_X42Y82         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.092     4.064 r  state_reg[1]_i_149/CO[3]
                         net (fo=1, routed)           0.000     4.064    state_reg[1]_i_149_n_0
    SLICE_X42Y83         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.180     4.244 r  state_reg[1]_i_100/O[2]
                         net (fo=3, routed)           0.584     4.828    srx/data_q_reg[30]_0[2]
    SLICE_X41Y92         LUT3 (Prop_lut3_I1_O)        0.217     5.045 r  srx/state[1]_i_146/O
                         net (fo=2, routed)           0.406     5.452    srx/state[1]_i_146_n_0
    SLICE_X41Y92         LUT5 (Prop_lut5_I2_O)        0.097     5.549 r  srx/state[1]_i_92/O
                         net (fo=2, routed)           0.278     5.826    srx/state[1]_i_92_n_0
    SLICE_X40Y92         LUT6 (Prop_lut6_I0_O)        0.097     5.923 r  srx/state[1]_i_96/O
                         net (fo=1, routed)           0.000     5.923    srx/state[1]_i_96_n_0
    SLICE_X40Y92         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.299     6.222 r  srx/state_reg[1]_i_55/CO[3]
                         net (fo=1, routed)           0.000     6.222    srx/state_reg[1]_i_55_n_0
    SLICE_X40Y93         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.230     6.452 r  srx/state_reg[1]_i_33/O[1]
                         net (fo=2, routed)           0.526     6.978    srx/packetrcv/p_1_in17_in[1]
    SLICE_X38Y92         LUT2 (Prop_lut2_I0_O)        0.225     7.203 r  srx/state[1]_i_36/O
                         net (fo=1, routed)           0.000     7.203    srx/state[1]_i_36_n_0
    SLICE_X38Y92         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.402     7.605 r  srx/state_reg[1]_i_12/CO[3]
                         net (fo=1, routed)           0.000     7.605    srx/state_reg[1]_i_12_n_0
    SLICE_X38Y93         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.180     7.785 r  srx/highestSNreceived_reg[31]_i_10/O[2]
                         net (fo=4, routed)           0.531     8.316    packetrcv/checksum2[6]
    SLICE_X43Y94         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.629     8.945 r  packetrcv/state_reg[1]_i_8/CO[3]
                         net (fo=1, routed)           0.000     8.945    packetrcv/state_reg[1]_i_8_n_0
    SLICE_X43Y95         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.234     9.179 r  packetrcv/state_reg[1]_i_10/O[3]
                         net (fo=1, routed)           0.599     9.778    packetrcv/state_reg[1]_i_10_n_4
    SLICE_X42Y95         LUT6 (Prop_lut6_I0_O)        0.234    10.012 r  packetrcv/state[1]_i_4/O
                         net (fo=3, routed)           0.644    10.656    s1/data_q_reg[271]_0
    SLICE_X42Y91         LUT6 (Prop_lut6_I0_O)        0.097    10.753 r  s1/highestSNreceived[31]_i_3/O
                         net (fo=1, routed)           0.188    10.941    s1/highestSNreceived[31]_i_3_n_0
    SLICE_X42Y91         LUT6 (Prop_lut6_I0_O)        0.097    11.038 r  s1/highestSNreceived[31]_i_2/O
                         net (fo=33, routed)          0.381    11.419    packetrcv/out_reg
    SLICE_X38Y91         LUT2 (Prop_lut2_I1_O)        0.097    11.516 r  packetrcv/highestSNreceived[31]_i_1/O
                         net (fo=32, routed)          0.634    12.150    packetrcv/highestSNreceived[31]_i_1_n_0
    SLICE_X35Y88         FDRE                                         r  packetrcv/highestSNreceived_reg[12]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out_65mhz_clk_wiz_0_1 rise edge)
                                                     15.385    15.385 r  
    E3                                                0.000    15.385 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    15.385    clock65/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.263    16.647 r  clock65/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.916    17.564    clock65/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.390    12.174 r  clock65/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.234    13.408    clock65/inst/clk_out_65mhz_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.072    13.480 r  clock65/inst/clkout1_buf/O
                         net (fo=2502, routed)        1.148    14.628    packetrcv/clk_out_65mhz
    SLICE_X35Y88         FDRE                                         r  packetrcv/highestSNreceived_reg[12]/C
                         clock pessimism              0.348    14.976    
                         clock uncertainty           -0.132    14.844    
    SLICE_X35Y88         FDRE (Setup_fdre_C_R)       -0.314    14.530    packetrcv/highestSNreceived_reg[12]
  -------------------------------------------------------------------
                         required time                         14.530    
                         arrival time                         -12.150    
  -------------------------------------------------------------------
                         slack                                  2.379    

Slack (MET) :             2.379ns  (required time - arrival time)
  Source:                 srx/data_q_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out_65mhz_clk_wiz_0  {rise@0.000ns fall@7.692ns period=15.385ns})
  Destination:            packetrcv/highestSNreceived_reg[9]/R
                            (rising edge-triggered cell FDRE clocked by clk_out_65mhz_clk_wiz_0_1  {rise@0.000ns fall@7.692ns period=15.385ns})
  Path Group:             clk_out_65mhz_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            15.385ns  (clk_out_65mhz_clk_wiz_0_1 rise@15.385ns - clk_out_65mhz_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        12.531ns  (logic 5.426ns (43.301%)  route 7.105ns (56.699%))
  Logic Levels:           23  (CARRY4=11 LUT2=2 LUT3=3 LUT4=2 LUT5=1 LUT6=4)
  Clock Path Skew:        -0.028ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.756ns = ( 14.628 - 15.385 ) 
    Source Clock Delay      (SCD):    -0.380ns
    Clock Pessimism Removal (CPR):    0.348ns
  Clock Uncertainty:      0.132ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.255ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out_65mhz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clock65/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.330     1.330 r  clock65/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.974     2.304    clock65/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.294    -2.990 r  clock65/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.297    -1.693    clock65/inst/clk_out_65mhz_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.076    -1.617 r  clock65/inst/clkout1_buf/O
                         net (fo=2502, routed)        1.237    -0.380    srx/clk_out_65mhz
    SLICE_X45Y78         FDRE                                         r  srx/data_q_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y78         FDRE (Prop_fdre_C_Q)         0.313    -0.067 r  srx/data_q_reg[2]/Q
                         net (fo=8, routed)           0.556     0.488    srx/data[2]
    SLICE_X44Y79         LUT3 (Prop_lut3_I2_O)        0.230     0.718 r  srx/state[1]_i_392/O
                         net (fo=2, routed)           0.507     1.225    srx/state[1]_i_392_n_0
    SLICE_X44Y79         LUT4 (Prop_lut4_I3_O)        0.240     1.465 r  srx/state[1]_i_395/O
                         net (fo=1, routed)           0.000     1.465    srx/state[1]_i_395_n_0
    SLICE_X44Y79         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.299     1.764 r  srx/state_reg[1]_i_365/CO[3]
                         net (fo=1, routed)           0.000     1.764    srx/state_reg[1]_i_365_n_0
    SLICE_X44Y80         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.181     1.945 r  srx/state_reg[1]_i_338/O[2]
                         net (fo=2, routed)           0.795     2.740    srx_n_204
    SLICE_X42Y81         LUT3 (Prop_lut3_I0_O)        0.233     2.973 r  state[1]_i_314/O
                         net (fo=2, routed)           0.476     3.449    state[1]_i_314_n_0
    SLICE_X42Y81         LUT4 (Prop_lut4_I3_O)        0.239     3.688 r  state[1]_i_318/O
                         net (fo=1, routed)           0.000     3.688    state[1]_i_318_n_0
    SLICE_X42Y81         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.284     3.972 r  state_reg[1]_i_210/CO[3]
                         net (fo=1, routed)           0.000     3.972    state_reg[1]_i_210_n_0
    SLICE_X42Y82         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.092     4.064 r  state_reg[1]_i_149/CO[3]
                         net (fo=1, routed)           0.000     4.064    state_reg[1]_i_149_n_0
    SLICE_X42Y83         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.180     4.244 r  state_reg[1]_i_100/O[2]
                         net (fo=3, routed)           0.584     4.828    srx/data_q_reg[30]_0[2]
    SLICE_X41Y92         LUT3 (Prop_lut3_I1_O)        0.217     5.045 r  srx/state[1]_i_146/O
                         net (fo=2, routed)           0.406     5.452    srx/state[1]_i_146_n_0
    SLICE_X41Y92         LUT5 (Prop_lut5_I2_O)        0.097     5.549 r  srx/state[1]_i_92/O
                         net (fo=2, routed)           0.278     5.826    srx/state[1]_i_92_n_0
    SLICE_X40Y92         LUT6 (Prop_lut6_I0_O)        0.097     5.923 r  srx/state[1]_i_96/O
                         net (fo=1, routed)           0.000     5.923    srx/state[1]_i_96_n_0
    SLICE_X40Y92         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.299     6.222 r  srx/state_reg[1]_i_55/CO[3]
                         net (fo=1, routed)           0.000     6.222    srx/state_reg[1]_i_55_n_0
    SLICE_X40Y93         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.230     6.452 r  srx/state_reg[1]_i_33/O[1]
                         net (fo=2, routed)           0.526     6.978    srx/packetrcv/p_1_in17_in[1]
    SLICE_X38Y92         LUT2 (Prop_lut2_I0_O)        0.225     7.203 r  srx/state[1]_i_36/O
                         net (fo=1, routed)           0.000     7.203    srx/state[1]_i_36_n_0
    SLICE_X38Y92         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.402     7.605 r  srx/state_reg[1]_i_12/CO[3]
                         net (fo=1, routed)           0.000     7.605    srx/state_reg[1]_i_12_n_0
    SLICE_X38Y93         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.180     7.785 r  srx/highestSNreceived_reg[31]_i_10/O[2]
                         net (fo=4, routed)           0.531     8.316    packetrcv/checksum2[6]
    SLICE_X43Y94         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.629     8.945 r  packetrcv/state_reg[1]_i_8/CO[3]
                         net (fo=1, routed)           0.000     8.945    packetrcv/state_reg[1]_i_8_n_0
    SLICE_X43Y95         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.234     9.179 r  packetrcv/state_reg[1]_i_10/O[3]
                         net (fo=1, routed)           0.599     9.778    packetrcv/state_reg[1]_i_10_n_4
    SLICE_X42Y95         LUT6 (Prop_lut6_I0_O)        0.234    10.012 r  packetrcv/state[1]_i_4/O
                         net (fo=3, routed)           0.644    10.656    s1/data_q_reg[271]_0
    SLICE_X42Y91         LUT6 (Prop_lut6_I0_O)        0.097    10.753 r  s1/highestSNreceived[31]_i_3/O
                         net (fo=1, routed)           0.188    10.941    s1/highestSNreceived[31]_i_3_n_0
    SLICE_X42Y91         LUT6 (Prop_lut6_I0_O)        0.097    11.038 r  s1/highestSNreceived[31]_i_2/O
                         net (fo=33, routed)          0.381    11.419    packetrcv/out_reg
    SLICE_X38Y91         LUT2 (Prop_lut2_I1_O)        0.097    11.516 r  packetrcv/highestSNreceived[31]_i_1/O
                         net (fo=32, routed)          0.634    12.150    packetrcv/highestSNreceived[31]_i_1_n_0
    SLICE_X35Y88         FDRE                                         r  packetrcv/highestSNreceived_reg[9]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out_65mhz_clk_wiz_0_1 rise edge)
                                                     15.385    15.385 r  
    E3                                                0.000    15.385 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    15.385    clock65/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.263    16.647 r  clock65/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.916    17.564    clock65/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.390    12.174 r  clock65/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.234    13.408    clock65/inst/clk_out_65mhz_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.072    13.480 r  clock65/inst/clkout1_buf/O
                         net (fo=2502, routed)        1.148    14.628    packetrcv/clk_out_65mhz
    SLICE_X35Y88         FDRE                                         r  packetrcv/highestSNreceived_reg[9]/C
                         clock pessimism              0.348    14.976    
                         clock uncertainty           -0.132    14.844    
    SLICE_X35Y88         FDRE (Setup_fdre_C_R)       -0.314    14.530    packetrcv/highestSNreceived_reg[9]
  -------------------------------------------------------------------
                         required time                         14.530    
                         arrival time                         -12.150    
  -------------------------------------------------------------------
                         slack                                  2.379    

Slack (MET) :             2.410ns  (required time - arrival time)
  Source:                 srx/data_q_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out_65mhz_clk_wiz_0  {rise@0.000ns fall@7.692ns period=15.385ns})
  Destination:            packetrcv/highestSNreceived_reg[0]/R
                            (rising edge-triggered cell FDRE clocked by clk_out_65mhz_clk_wiz_0_1  {rise@0.000ns fall@7.692ns period=15.385ns})
  Path Group:             clk_out_65mhz_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            15.385ns  (clk_out_65mhz_clk_wiz_0_1 rise@15.385ns - clk_out_65mhz_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        12.500ns  (logic 5.426ns (43.408%)  route 7.074ns (56.592%))
  Logic Levels:           23  (CARRY4=11 LUT2=2 LUT3=3 LUT4=2 LUT5=1 LUT6=4)
  Clock Path Skew:        -0.028ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.756ns = ( 14.628 - 15.385 ) 
    Source Clock Delay      (SCD):    -0.380ns
    Clock Pessimism Removal (CPR):    0.348ns
  Clock Uncertainty:      0.132ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.255ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out_65mhz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clock65/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.330     1.330 r  clock65/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.974     2.304    clock65/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.294    -2.990 r  clock65/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.297    -1.693    clock65/inst/clk_out_65mhz_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.076    -1.617 r  clock65/inst/clkout1_buf/O
                         net (fo=2502, routed)        1.237    -0.380    srx/clk_out_65mhz
    SLICE_X45Y78         FDRE                                         r  srx/data_q_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y78         FDRE (Prop_fdre_C_Q)         0.313    -0.067 r  srx/data_q_reg[2]/Q
                         net (fo=8, routed)           0.556     0.488    srx/data[2]
    SLICE_X44Y79         LUT3 (Prop_lut3_I2_O)        0.230     0.718 r  srx/state[1]_i_392/O
                         net (fo=2, routed)           0.507     1.225    srx/state[1]_i_392_n_0
    SLICE_X44Y79         LUT4 (Prop_lut4_I3_O)        0.240     1.465 r  srx/state[1]_i_395/O
                         net (fo=1, routed)           0.000     1.465    srx/state[1]_i_395_n_0
    SLICE_X44Y79         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.299     1.764 r  srx/state_reg[1]_i_365/CO[3]
                         net (fo=1, routed)           0.000     1.764    srx/state_reg[1]_i_365_n_0
    SLICE_X44Y80         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.181     1.945 r  srx/state_reg[1]_i_338/O[2]
                         net (fo=2, routed)           0.795     2.740    srx_n_204
    SLICE_X42Y81         LUT3 (Prop_lut3_I0_O)        0.233     2.973 r  state[1]_i_314/O
                         net (fo=2, routed)           0.476     3.449    state[1]_i_314_n_0
    SLICE_X42Y81         LUT4 (Prop_lut4_I3_O)        0.239     3.688 r  state[1]_i_318/O
                         net (fo=1, routed)           0.000     3.688    state[1]_i_318_n_0
    SLICE_X42Y81         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.284     3.972 r  state_reg[1]_i_210/CO[3]
                         net (fo=1, routed)           0.000     3.972    state_reg[1]_i_210_n_0
    SLICE_X42Y82         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.092     4.064 r  state_reg[1]_i_149/CO[3]
                         net (fo=1, routed)           0.000     4.064    state_reg[1]_i_149_n_0
    SLICE_X42Y83         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.180     4.244 r  state_reg[1]_i_100/O[2]
                         net (fo=3, routed)           0.584     4.828    srx/data_q_reg[30]_0[2]
    SLICE_X41Y92         LUT3 (Prop_lut3_I1_O)        0.217     5.045 r  srx/state[1]_i_146/O
                         net (fo=2, routed)           0.406     5.452    srx/state[1]_i_146_n_0
    SLICE_X41Y92         LUT5 (Prop_lut5_I2_O)        0.097     5.549 r  srx/state[1]_i_92/O
                         net (fo=2, routed)           0.278     5.826    srx/state[1]_i_92_n_0
    SLICE_X40Y92         LUT6 (Prop_lut6_I0_O)        0.097     5.923 r  srx/state[1]_i_96/O
                         net (fo=1, routed)           0.000     5.923    srx/state[1]_i_96_n_0
    SLICE_X40Y92         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.299     6.222 r  srx/state_reg[1]_i_55/CO[3]
                         net (fo=1, routed)           0.000     6.222    srx/state_reg[1]_i_55_n_0
    SLICE_X40Y93         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.230     6.452 r  srx/state_reg[1]_i_33/O[1]
                         net (fo=2, routed)           0.526     6.978    srx/packetrcv/p_1_in17_in[1]
    SLICE_X38Y92         LUT2 (Prop_lut2_I0_O)        0.225     7.203 r  srx/state[1]_i_36/O
                         net (fo=1, routed)           0.000     7.203    srx/state[1]_i_36_n_0
    SLICE_X38Y92         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.402     7.605 r  srx/state_reg[1]_i_12/CO[3]
                         net (fo=1, routed)           0.000     7.605    srx/state_reg[1]_i_12_n_0
    SLICE_X38Y93         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.180     7.785 r  srx/highestSNreceived_reg[31]_i_10/O[2]
                         net (fo=4, routed)           0.531     8.316    packetrcv/checksum2[6]
    SLICE_X43Y94         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.629     8.945 r  packetrcv/state_reg[1]_i_8/CO[3]
                         net (fo=1, routed)           0.000     8.945    packetrcv/state_reg[1]_i_8_n_0
    SLICE_X43Y95         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.234     9.179 r  packetrcv/state_reg[1]_i_10/O[3]
                         net (fo=1, routed)           0.599     9.778    packetrcv/state_reg[1]_i_10_n_4
    SLICE_X42Y95         LUT6 (Prop_lut6_I0_O)        0.234    10.012 r  packetrcv/state[1]_i_4/O
                         net (fo=3, routed)           0.644    10.656    s1/data_q_reg[271]_0
    SLICE_X42Y91         LUT6 (Prop_lut6_I0_O)        0.097    10.753 r  s1/highestSNreceived[31]_i_3/O
                         net (fo=1, routed)           0.188    10.941    s1/highestSNreceived[31]_i_3_n_0
    SLICE_X42Y91         LUT6 (Prop_lut6_I0_O)        0.097    11.038 r  s1/highestSNreceived[31]_i_2/O
                         net (fo=33, routed)          0.381    11.419    packetrcv/out_reg
    SLICE_X38Y91         LUT2 (Prop_lut2_I1_O)        0.097    11.516 r  packetrcv/highestSNreceived[31]_i_1/O
                         net (fo=32, routed)          0.603    12.119    packetrcv/highestSNreceived[31]_i_1_n_0
    SLICE_X37Y87         FDRE                                         r  packetrcv/highestSNreceived_reg[0]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out_65mhz_clk_wiz_0_1 rise edge)
                                                     15.385    15.385 r  
    E3                                                0.000    15.385 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    15.385    clock65/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.263    16.647 r  clock65/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.916    17.564    clock65/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.390    12.174 r  clock65/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.234    13.408    clock65/inst/clk_out_65mhz_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.072    13.480 r  clock65/inst/clkout1_buf/O
                         net (fo=2502, routed)        1.148    14.628    packetrcv/clk_out_65mhz
    SLICE_X37Y87         FDRE                                         r  packetrcv/highestSNreceived_reg[0]/C
                         clock pessimism              0.348    14.976    
                         clock uncertainty           -0.132    14.844    
    SLICE_X37Y87         FDRE (Setup_fdre_C_R)       -0.314    14.530    packetrcv/highestSNreceived_reg[0]
  -------------------------------------------------------------------
                         required time                         14.530    
                         arrival time                         -12.119    
  -------------------------------------------------------------------
                         slack                                  2.410    

Slack (MET) :             2.410ns  (required time - arrival time)
  Source:                 srx/data_q_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out_65mhz_clk_wiz_0  {rise@0.000ns fall@7.692ns period=15.385ns})
  Destination:            packetrcv/highestSNreceived_reg[1]/R
                            (rising edge-triggered cell FDRE clocked by clk_out_65mhz_clk_wiz_0_1  {rise@0.000ns fall@7.692ns period=15.385ns})
  Path Group:             clk_out_65mhz_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            15.385ns  (clk_out_65mhz_clk_wiz_0_1 rise@15.385ns - clk_out_65mhz_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        12.500ns  (logic 5.426ns (43.408%)  route 7.074ns (56.592%))
  Logic Levels:           23  (CARRY4=11 LUT2=2 LUT3=3 LUT4=2 LUT5=1 LUT6=4)
  Clock Path Skew:        -0.028ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.756ns = ( 14.628 - 15.385 ) 
    Source Clock Delay      (SCD):    -0.380ns
    Clock Pessimism Removal (CPR):    0.348ns
  Clock Uncertainty:      0.132ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.255ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out_65mhz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clock65/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.330     1.330 r  clock65/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.974     2.304    clock65/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.294    -2.990 r  clock65/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.297    -1.693    clock65/inst/clk_out_65mhz_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.076    -1.617 r  clock65/inst/clkout1_buf/O
                         net (fo=2502, routed)        1.237    -0.380    srx/clk_out_65mhz
    SLICE_X45Y78         FDRE                                         r  srx/data_q_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y78         FDRE (Prop_fdre_C_Q)         0.313    -0.067 r  srx/data_q_reg[2]/Q
                         net (fo=8, routed)           0.556     0.488    srx/data[2]
    SLICE_X44Y79         LUT3 (Prop_lut3_I2_O)        0.230     0.718 r  srx/state[1]_i_392/O
                         net (fo=2, routed)           0.507     1.225    srx/state[1]_i_392_n_0
    SLICE_X44Y79         LUT4 (Prop_lut4_I3_O)        0.240     1.465 r  srx/state[1]_i_395/O
                         net (fo=1, routed)           0.000     1.465    srx/state[1]_i_395_n_0
    SLICE_X44Y79         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.299     1.764 r  srx/state_reg[1]_i_365/CO[3]
                         net (fo=1, routed)           0.000     1.764    srx/state_reg[1]_i_365_n_0
    SLICE_X44Y80         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.181     1.945 r  srx/state_reg[1]_i_338/O[2]
                         net (fo=2, routed)           0.795     2.740    srx_n_204
    SLICE_X42Y81         LUT3 (Prop_lut3_I0_O)        0.233     2.973 r  state[1]_i_314/O
                         net (fo=2, routed)           0.476     3.449    state[1]_i_314_n_0
    SLICE_X42Y81         LUT4 (Prop_lut4_I3_O)        0.239     3.688 r  state[1]_i_318/O
                         net (fo=1, routed)           0.000     3.688    state[1]_i_318_n_0
    SLICE_X42Y81         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.284     3.972 r  state_reg[1]_i_210/CO[3]
                         net (fo=1, routed)           0.000     3.972    state_reg[1]_i_210_n_0
    SLICE_X42Y82         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.092     4.064 r  state_reg[1]_i_149/CO[3]
                         net (fo=1, routed)           0.000     4.064    state_reg[1]_i_149_n_0
    SLICE_X42Y83         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.180     4.244 r  state_reg[1]_i_100/O[2]
                         net (fo=3, routed)           0.584     4.828    srx/data_q_reg[30]_0[2]
    SLICE_X41Y92         LUT3 (Prop_lut3_I1_O)        0.217     5.045 r  srx/state[1]_i_146/O
                         net (fo=2, routed)           0.406     5.452    srx/state[1]_i_146_n_0
    SLICE_X41Y92         LUT5 (Prop_lut5_I2_O)        0.097     5.549 r  srx/state[1]_i_92/O
                         net (fo=2, routed)           0.278     5.826    srx/state[1]_i_92_n_0
    SLICE_X40Y92         LUT6 (Prop_lut6_I0_O)        0.097     5.923 r  srx/state[1]_i_96/O
                         net (fo=1, routed)           0.000     5.923    srx/state[1]_i_96_n_0
    SLICE_X40Y92         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.299     6.222 r  srx/state_reg[1]_i_55/CO[3]
                         net (fo=1, routed)           0.000     6.222    srx/state_reg[1]_i_55_n_0
    SLICE_X40Y93         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.230     6.452 r  srx/state_reg[1]_i_33/O[1]
                         net (fo=2, routed)           0.526     6.978    srx/packetrcv/p_1_in17_in[1]
    SLICE_X38Y92         LUT2 (Prop_lut2_I0_O)        0.225     7.203 r  srx/state[1]_i_36/O
                         net (fo=1, routed)           0.000     7.203    srx/state[1]_i_36_n_0
    SLICE_X38Y92         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.402     7.605 r  srx/state_reg[1]_i_12/CO[3]
                         net (fo=1, routed)           0.000     7.605    srx/state_reg[1]_i_12_n_0
    SLICE_X38Y93         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.180     7.785 r  srx/highestSNreceived_reg[31]_i_10/O[2]
                         net (fo=4, routed)           0.531     8.316    packetrcv/checksum2[6]
    SLICE_X43Y94         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.629     8.945 r  packetrcv/state_reg[1]_i_8/CO[3]
                         net (fo=1, routed)           0.000     8.945    packetrcv/state_reg[1]_i_8_n_0
    SLICE_X43Y95         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.234     9.179 r  packetrcv/state_reg[1]_i_10/O[3]
                         net (fo=1, routed)           0.599     9.778    packetrcv/state_reg[1]_i_10_n_4
    SLICE_X42Y95         LUT6 (Prop_lut6_I0_O)        0.234    10.012 r  packetrcv/state[1]_i_4/O
                         net (fo=3, routed)           0.644    10.656    s1/data_q_reg[271]_0
    SLICE_X42Y91         LUT6 (Prop_lut6_I0_O)        0.097    10.753 r  s1/highestSNreceived[31]_i_3/O
                         net (fo=1, routed)           0.188    10.941    s1/highestSNreceived[31]_i_3_n_0
    SLICE_X42Y91         LUT6 (Prop_lut6_I0_O)        0.097    11.038 r  s1/highestSNreceived[31]_i_2/O
                         net (fo=33, routed)          0.381    11.419    packetrcv/out_reg
    SLICE_X38Y91         LUT2 (Prop_lut2_I1_O)        0.097    11.516 r  packetrcv/highestSNreceived[31]_i_1/O
                         net (fo=32, routed)          0.603    12.119    packetrcv/highestSNreceived[31]_i_1_n_0
    SLICE_X37Y87         FDRE                                         r  packetrcv/highestSNreceived_reg[1]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out_65mhz_clk_wiz_0_1 rise edge)
                                                     15.385    15.385 r  
    E3                                                0.000    15.385 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    15.385    clock65/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.263    16.647 r  clock65/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.916    17.564    clock65/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.390    12.174 r  clock65/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.234    13.408    clock65/inst/clk_out_65mhz_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.072    13.480 r  clock65/inst/clkout1_buf/O
                         net (fo=2502, routed)        1.148    14.628    packetrcv/clk_out_65mhz
    SLICE_X37Y87         FDRE                                         r  packetrcv/highestSNreceived_reg[1]/C
                         clock pessimism              0.348    14.976    
                         clock uncertainty           -0.132    14.844    
    SLICE_X37Y87         FDRE (Setup_fdre_C_R)       -0.314    14.530    packetrcv/highestSNreceived_reg[1]
  -------------------------------------------------------------------
                         required time                         14.530    
                         arrival time                         -12.119    
  -------------------------------------------------------------------
                         slack                                  2.410    

Slack (MET) :             2.410ns  (required time - arrival time)
  Source:                 srx/data_q_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out_65mhz_clk_wiz_0  {rise@0.000ns fall@7.692ns period=15.385ns})
  Destination:            packetrcv/highestSNreceived_reg[2]/R
                            (rising edge-triggered cell FDRE clocked by clk_out_65mhz_clk_wiz_0_1  {rise@0.000ns fall@7.692ns period=15.385ns})
  Path Group:             clk_out_65mhz_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            15.385ns  (clk_out_65mhz_clk_wiz_0_1 rise@15.385ns - clk_out_65mhz_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        12.500ns  (logic 5.426ns (43.408%)  route 7.074ns (56.592%))
  Logic Levels:           23  (CARRY4=11 LUT2=2 LUT3=3 LUT4=2 LUT5=1 LUT6=4)
  Clock Path Skew:        -0.028ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.756ns = ( 14.628 - 15.385 ) 
    Source Clock Delay      (SCD):    -0.380ns
    Clock Pessimism Removal (CPR):    0.348ns
  Clock Uncertainty:      0.132ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.255ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out_65mhz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clock65/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.330     1.330 r  clock65/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.974     2.304    clock65/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.294    -2.990 r  clock65/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.297    -1.693    clock65/inst/clk_out_65mhz_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.076    -1.617 r  clock65/inst/clkout1_buf/O
                         net (fo=2502, routed)        1.237    -0.380    srx/clk_out_65mhz
    SLICE_X45Y78         FDRE                                         r  srx/data_q_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y78         FDRE (Prop_fdre_C_Q)         0.313    -0.067 r  srx/data_q_reg[2]/Q
                         net (fo=8, routed)           0.556     0.488    srx/data[2]
    SLICE_X44Y79         LUT3 (Prop_lut3_I2_O)        0.230     0.718 r  srx/state[1]_i_392/O
                         net (fo=2, routed)           0.507     1.225    srx/state[1]_i_392_n_0
    SLICE_X44Y79         LUT4 (Prop_lut4_I3_O)        0.240     1.465 r  srx/state[1]_i_395/O
                         net (fo=1, routed)           0.000     1.465    srx/state[1]_i_395_n_0
    SLICE_X44Y79         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.299     1.764 r  srx/state_reg[1]_i_365/CO[3]
                         net (fo=1, routed)           0.000     1.764    srx/state_reg[1]_i_365_n_0
    SLICE_X44Y80         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.181     1.945 r  srx/state_reg[1]_i_338/O[2]
                         net (fo=2, routed)           0.795     2.740    srx_n_204
    SLICE_X42Y81         LUT3 (Prop_lut3_I0_O)        0.233     2.973 r  state[1]_i_314/O
                         net (fo=2, routed)           0.476     3.449    state[1]_i_314_n_0
    SLICE_X42Y81         LUT4 (Prop_lut4_I3_O)        0.239     3.688 r  state[1]_i_318/O
                         net (fo=1, routed)           0.000     3.688    state[1]_i_318_n_0
    SLICE_X42Y81         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.284     3.972 r  state_reg[1]_i_210/CO[3]
                         net (fo=1, routed)           0.000     3.972    state_reg[1]_i_210_n_0
    SLICE_X42Y82         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.092     4.064 r  state_reg[1]_i_149/CO[3]
                         net (fo=1, routed)           0.000     4.064    state_reg[1]_i_149_n_0
    SLICE_X42Y83         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.180     4.244 r  state_reg[1]_i_100/O[2]
                         net (fo=3, routed)           0.584     4.828    srx/data_q_reg[30]_0[2]
    SLICE_X41Y92         LUT3 (Prop_lut3_I1_O)        0.217     5.045 r  srx/state[1]_i_146/O
                         net (fo=2, routed)           0.406     5.452    srx/state[1]_i_146_n_0
    SLICE_X41Y92         LUT5 (Prop_lut5_I2_O)        0.097     5.549 r  srx/state[1]_i_92/O
                         net (fo=2, routed)           0.278     5.826    srx/state[1]_i_92_n_0
    SLICE_X40Y92         LUT6 (Prop_lut6_I0_O)        0.097     5.923 r  srx/state[1]_i_96/O
                         net (fo=1, routed)           0.000     5.923    srx/state[1]_i_96_n_0
    SLICE_X40Y92         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.299     6.222 r  srx/state_reg[1]_i_55/CO[3]
                         net (fo=1, routed)           0.000     6.222    srx/state_reg[1]_i_55_n_0
    SLICE_X40Y93         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.230     6.452 r  srx/state_reg[1]_i_33/O[1]
                         net (fo=2, routed)           0.526     6.978    srx/packetrcv/p_1_in17_in[1]
    SLICE_X38Y92         LUT2 (Prop_lut2_I0_O)        0.225     7.203 r  srx/state[1]_i_36/O
                         net (fo=1, routed)           0.000     7.203    srx/state[1]_i_36_n_0
    SLICE_X38Y92         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.402     7.605 r  srx/state_reg[1]_i_12/CO[3]
                         net (fo=1, routed)           0.000     7.605    srx/state_reg[1]_i_12_n_0
    SLICE_X38Y93         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.180     7.785 r  srx/highestSNreceived_reg[31]_i_10/O[2]
                         net (fo=4, routed)           0.531     8.316    packetrcv/checksum2[6]
    SLICE_X43Y94         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.629     8.945 r  packetrcv/state_reg[1]_i_8/CO[3]
                         net (fo=1, routed)           0.000     8.945    packetrcv/state_reg[1]_i_8_n_0
    SLICE_X43Y95         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.234     9.179 r  packetrcv/state_reg[1]_i_10/O[3]
                         net (fo=1, routed)           0.599     9.778    packetrcv/state_reg[1]_i_10_n_4
    SLICE_X42Y95         LUT6 (Prop_lut6_I0_O)        0.234    10.012 r  packetrcv/state[1]_i_4/O
                         net (fo=3, routed)           0.644    10.656    s1/data_q_reg[271]_0
    SLICE_X42Y91         LUT6 (Prop_lut6_I0_O)        0.097    10.753 r  s1/highestSNreceived[31]_i_3/O
                         net (fo=1, routed)           0.188    10.941    s1/highestSNreceived[31]_i_3_n_0
    SLICE_X42Y91         LUT6 (Prop_lut6_I0_O)        0.097    11.038 r  s1/highestSNreceived[31]_i_2/O
                         net (fo=33, routed)          0.381    11.419    packetrcv/out_reg
    SLICE_X38Y91         LUT2 (Prop_lut2_I1_O)        0.097    11.516 r  packetrcv/highestSNreceived[31]_i_1/O
                         net (fo=32, routed)          0.603    12.119    packetrcv/highestSNreceived[31]_i_1_n_0
    SLICE_X37Y87         FDRE                                         r  packetrcv/highestSNreceived_reg[2]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out_65mhz_clk_wiz_0_1 rise edge)
                                                     15.385    15.385 r  
    E3                                                0.000    15.385 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    15.385    clock65/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.263    16.647 r  clock65/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.916    17.564    clock65/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.390    12.174 r  clock65/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.234    13.408    clock65/inst/clk_out_65mhz_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.072    13.480 r  clock65/inst/clkout1_buf/O
                         net (fo=2502, routed)        1.148    14.628    packetrcv/clk_out_65mhz
    SLICE_X37Y87         FDRE                                         r  packetrcv/highestSNreceived_reg[2]/C
                         clock pessimism              0.348    14.976    
                         clock uncertainty           -0.132    14.844    
    SLICE_X37Y87         FDRE (Setup_fdre_C_R)       -0.314    14.530    packetrcv/highestSNreceived_reg[2]
  -------------------------------------------------------------------
                         required time                         14.530    
                         arrival time                         -12.119    
  -------------------------------------------------------------------
                         slack                                  2.410    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.033ns  (arrival time - required time)
  Source:                 packetgen/packet_reg[65]/C
                            (rising edge-triggered cell FDRE clocked by clk_out_65mhz_clk_wiz_0  {rise@0.000ns fall@7.692ns period=15.385ns})
  Destination:            stx/data_q_reg[65]/D
                            (rising edge-triggered cell FDRE clocked by clk_out_65mhz_clk_wiz_0_1  {rise@0.000ns fall@7.692ns period=15.385ns})
  Path Group:             clk_out_65mhz_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out_65mhz_clk_wiz_0_1 rise@0.000ns - clk_out_65mhz_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.262ns  (logic 0.141ns (53.815%)  route 0.121ns (46.185%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.811ns
    Source Clock Delay      (SCD):    -0.571ns
    Clock Pessimism Removal (CPR):    -0.253ns
  Clock Uncertainty:      0.132ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.255ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out_65mhz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clock65/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clock65/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clock65/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clock65/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clock65/inst/clk_out_65mhz_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clock65/inst/clkout1_buf/O
                         net (fo=2502, routed)        0.593    -0.571    packetgen/clk_out_65mhz
    SLICE_X7Y78          FDRE                                         r  packetgen/packet_reg[65]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y78          FDRE (Prop_fdre_C_Q)         0.141    -0.430 r  packetgen/packet_reg[65]/Q
                         net (fo=1, routed)           0.121    -0.309    stx/data[57]
    SLICE_X6Y78          FDRE                                         r  stx/data_q_reg[65]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out_65mhz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clock65/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clock65/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clock65/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clock65/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clock65/inst/clk_out_65mhz_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clock65/inst/clkout1_buf/O
                         net (fo=2502, routed)        0.862    -0.811    stx/clk_out_65mhz
    SLICE_X6Y78          FDRE                                         r  stx/data_q_reg[65]/C
                         clock pessimism              0.253    -0.558    
                         clock uncertainty            0.132    -0.426    
    SLICE_X6Y78          FDRE (Hold_fdre_C_D)         0.084    -0.342    stx/data_q_reg[65]
  -------------------------------------------------------------------
                         required time                          0.342    
                         arrival time                          -0.309    
  -------------------------------------------------------------------
                         slack                                  0.033    

Slack (MET) :             0.048ns  (arrival time - required time)
  Source:                 srx/data_q_reg[37]/C
                            (rising edge-triggered cell FDRE clocked by clk_out_65mhz_clk_wiz_0  {rise@0.000ns fall@7.692ns period=15.385ns})
  Destination:            packetrcv/messagepart2_reg[37]/D
                            (rising edge-triggered cell FDSE clocked by clk_out_65mhz_clk_wiz_0_1  {rise@0.000ns fall@7.692ns period=15.385ns})
  Path Group:             clk_out_65mhz_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out_65mhz_clk_wiz_0_1 rise@0.000ns - clk_out_65mhz_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.259ns  (logic 0.141ns (54.405%)  route 0.118ns (45.595%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.843ns
    Source Clock Delay      (SCD):    -0.603ns
    Clock Pessimism Removal (CPR):    -0.253ns
  Clock Uncertainty:      0.132ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.255ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out_65mhz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clock65/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clock65/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clock65/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clock65/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clock65/inst/clk_out_65mhz_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clock65/inst/clkout1_buf/O
                         net (fo=2502, routed)        0.561    -0.603    srx/clk_out_65mhz
    SLICE_X40Y81         FDRE                                         r  srx/data_q_reg[37]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y81         FDRE (Prop_fdre_C_Q)         0.141    -0.462 r  srx/data_q_reg[37]/Q
                         net (fo=8, routed)           0.118    -0.344    packetrcv/data_q_reg[255][37]
    SLICE_X39Y80         FDSE                                         r  packetrcv/messagepart2_reg[37]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out_65mhz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clock65/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clock65/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clock65/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clock65/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clock65/inst/clk_out_65mhz_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clock65/inst/clkout1_buf/O
                         net (fo=2502, routed)        0.830    -0.843    packetrcv/clk_out_65mhz
    SLICE_X39Y80         FDSE                                         r  packetrcv/messagepart2_reg[37]/C
                         clock pessimism              0.253    -0.590    
                         clock uncertainty            0.132    -0.458    
    SLICE_X39Y80         FDSE (Hold_fdse_C_D)         0.066    -0.392    packetrcv/messagepart2_reg[37]
  -------------------------------------------------------------------
                         required time                          0.392    
                         arrival time                          -0.344    
  -------------------------------------------------------------------
                         slack                                  0.048    

Slack (MET) :             0.048ns  (arrival time - required time)
  Source:                 packetgen/packet_reg[29]/C
                            (rising edge-triggered cell FDRE clocked by clk_out_65mhz_clk_wiz_0  {rise@0.000ns fall@7.692ns period=15.385ns})
  Destination:            stx/data_q_reg[29]/D
                            (rising edge-triggered cell FDRE clocked by clk_out_65mhz_clk_wiz_0_1  {rise@0.000ns fall@7.692ns period=15.385ns})
  Path Group:             clk_out_65mhz_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out_65mhz_clk_wiz_0_1 rise@0.000ns - clk_out_65mhz_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.262ns  (logic 0.164ns (62.512%)  route 0.098ns (37.488%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.801ns
    Source Clock Delay      (SCD):    -0.563ns
    Clock Pessimism Removal (CPR):    -0.254ns
  Clock Uncertainty:      0.132ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.255ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out_65mhz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clock65/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clock65/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clock65/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clock65/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clock65/inst/clk_out_65mhz_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clock65/inst/clkout1_buf/O
                         net (fo=2502, routed)        0.601    -0.563    packetgen/clk_out_65mhz
    SLICE_X6Y88          FDRE                                         r  packetgen/packet_reg[29]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y88          FDRE (Prop_fdre_C_Q)         0.164    -0.399 r  packetgen/packet_reg[29]/Q
                         net (fo=1, routed)           0.098    -0.301    stx/data[26]
    SLICE_X5Y88          FDRE                                         r  stx/data_q_reg[29]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out_65mhz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clock65/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clock65/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clock65/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clock65/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clock65/inst/clk_out_65mhz_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clock65/inst/clkout1_buf/O
                         net (fo=2502, routed)        0.872    -0.801    stx/clk_out_65mhz
    SLICE_X5Y88          FDRE                                         r  stx/data_q_reg[29]/C
                         clock pessimism              0.254    -0.547    
                         clock uncertainty            0.132    -0.415    
    SLICE_X5Y88          FDRE (Hold_fdre_C_D)         0.066    -0.349    stx/data_q_reg[29]
  -------------------------------------------------------------------
                         required time                          0.349    
                         arrival time                          -0.301    
  -------------------------------------------------------------------
                         slack                                  0.048    

Slack (MET) :             0.049ns  (arrival time - required time)
  Source:                 packetgen/packet_reg[93]/C
                            (rising edge-triggered cell FDRE clocked by clk_out_65mhz_clk_wiz_0  {rise@0.000ns fall@7.692ns period=15.385ns})
  Destination:            stx/data_q_reg[93]/D
                            (rising edge-triggered cell FDRE clocked by clk_out_65mhz_clk_wiz_0_1  {rise@0.000ns fall@7.692ns period=15.385ns})
  Path Group:             clk_out_65mhz_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out_65mhz_clk_wiz_0_1 rise@0.000ns - clk_out_65mhz_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.245ns  (logic 0.164ns (66.937%)  route 0.081ns (33.063%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.834ns
    Source Clock Delay      (SCD):    -0.594ns
    Clock Pessimism Removal (CPR):    -0.253ns
  Clock Uncertainty:      0.132ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.255ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out_65mhz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clock65/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clock65/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clock65/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clock65/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clock65/inst/clk_out_65mhz_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clock65/inst/clkout1_buf/O
                         net (fo=2502, routed)        0.570    -0.594    packetgen/clk_out_65mhz
    SLICE_X8Y83          FDRE                                         r  packetgen/packet_reg[93]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y83          FDRE (Prop_fdre_C_Q)         0.164    -0.430 r  packetgen/packet_reg[93]/Q
                         net (fo=1, routed)           0.081    -0.349    stx/data[82]
    SLICE_X9Y83          FDRE                                         r  stx/data_q_reg[93]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out_65mhz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clock65/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clock65/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clock65/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clock65/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clock65/inst/clk_out_65mhz_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clock65/inst/clkout1_buf/O
                         net (fo=2502, routed)        0.839    -0.834    stx/clk_out_65mhz
    SLICE_X9Y83          FDRE                                         r  stx/data_q_reg[93]/C
                         clock pessimism              0.253    -0.581    
                         clock uncertainty            0.132    -0.449    
    SLICE_X9Y83          FDRE (Hold_fdre_C_D)         0.051    -0.398    stx/data_q_reg[93]
  -------------------------------------------------------------------
                         required time                          0.398    
                         arrival time                          -0.349    
  -------------------------------------------------------------------
                         slack                                  0.049    

Slack (MET) :             0.049ns  (arrival time - required time)
  Source:                 packetgen/packet_reg[204]/C
                            (rising edge-triggered cell FDRE clocked by clk_out_65mhz_clk_wiz_0  {rise@0.000ns fall@7.692ns period=15.385ns})
  Destination:            stx/data_q_reg[204]/D
                            (rising edge-triggered cell FDRE clocked by clk_out_65mhz_clk_wiz_0_1  {rise@0.000ns fall@7.692ns period=15.385ns})
  Path Group:             clk_out_65mhz_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out_65mhz_clk_wiz_0_1 rise@0.000ns - clk_out_65mhz_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.262ns  (logic 0.164ns (62.512%)  route 0.098ns (37.488%))
  Logic Levels:           0  
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.832ns
    Source Clock Delay      (SCD):    -0.593ns
    Clock Pessimism Removal (CPR):    -0.254ns
  Clock Uncertainty:      0.132ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.255ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out_65mhz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clock65/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clock65/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clock65/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clock65/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clock65/inst/clk_out_65mhz_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clock65/inst/clkout1_buf/O
                         net (fo=2502, routed)        0.571    -0.593    packetgen/clk_out_65mhz
    SLICE_X14Y86         FDRE                                         r  packetgen/packet_reg[204]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y86         FDRE (Prop_fdre_C_Q)         0.164    -0.429 r  packetgen/packet_reg[204]/Q
                         net (fo=1, routed)           0.098    -0.331    stx/data[143]
    SLICE_X13Y86         FDRE                                         r  stx/data_q_reg[204]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out_65mhz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clock65/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clock65/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clock65/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clock65/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clock65/inst/clk_out_65mhz_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clock65/inst/clkout1_buf/O
                         net (fo=2502, routed)        0.841    -0.832    stx/clk_out_65mhz
    SLICE_X13Y86         FDRE                                         r  stx/data_q_reg[204]/C
                         clock pessimism              0.254    -0.578    
                         clock uncertainty            0.132    -0.446    
    SLICE_X13Y86         FDRE (Hold_fdre_C_D)         0.066    -0.380    stx/data_q_reg[204]
  -------------------------------------------------------------------
                         required time                          0.380    
                         arrival time                          -0.331    
  -------------------------------------------------------------------
                         slack                                  0.049    

Slack (MET) :             0.052ns  (arrival time - required time)
  Source:                 srx/data_q_reg[38]/C
                            (rising edge-triggered cell FDRE clocked by clk_out_65mhz_clk_wiz_0  {rise@0.000ns fall@7.692ns period=15.385ns})
  Destination:            packetrcv/messagepart5_reg[38]/D
                            (rising edge-triggered cell FDRE clocked by clk_out_65mhz_clk_wiz_0_1  {rise@0.000ns fall@7.692ns period=15.385ns})
  Path Group:             clk_out_65mhz_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out_65mhz_clk_wiz_0_1 rise@0.000ns - clk_out_65mhz_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.265ns  (logic 0.141ns (53.214%)  route 0.124ns (46.786%))
  Logic Levels:           0  
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.841ns
    Source Clock Delay      (SCD):    -0.603ns
    Clock Pessimism Removal (CPR):    -0.253ns
  Clock Uncertainty:      0.132ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.255ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out_65mhz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clock65/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clock65/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clock65/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clock65/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clock65/inst/clk_out_65mhz_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clock65/inst/clkout1_buf/O
                         net (fo=2502, routed)        0.561    -0.603    srx/clk_out_65mhz
    SLICE_X40Y81         FDRE                                         r  srx/data_q_reg[38]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y81         FDRE (Prop_fdre_C_Q)         0.141    -0.462 r  srx/data_q_reg[38]/Q
                         net (fo=8, routed)           0.124    -0.338    packetrcv/data_q_reg[255][38]
    SLICE_X39Y82         FDRE                                         r  packetrcv/messagepart5_reg[38]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out_65mhz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clock65/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clock65/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clock65/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clock65/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clock65/inst/clk_out_65mhz_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clock65/inst/clkout1_buf/O
                         net (fo=2502, routed)        0.832    -0.841    packetrcv/clk_out_65mhz
    SLICE_X39Y82         FDRE                                         r  packetrcv/messagepart5_reg[38]/C
                         clock pessimism              0.253    -0.588    
                         clock uncertainty            0.132    -0.456    
    SLICE_X39Y82         FDRE (Hold_fdre_C_D)         0.066    -0.390    packetrcv/messagepart5_reg[38]
  -------------------------------------------------------------------
                         required time                          0.390    
                         arrival time                          -0.338    
  -------------------------------------------------------------------
                         slack                                  0.052    

Slack (MET) :             0.057ns  (arrival time - required time)
  Source:                 kbdexport1/kbd/myps2/shift_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out_65mhz_clk_wiz_0  {rise@0.000ns fall@7.692ns period=15.385ns})
  Destination:            kbdexport1/kbd/myps2/fifo_reg_0_7_0_5/RAMA_D1/I
                            (rising edge-triggered cell RAMD32 clocked by clk_out_65mhz_clk_wiz_0_1  {rise@0.000ns fall@7.692ns period=15.385ns})
  Path Group:             clk_out_65mhz_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out_65mhz_clk_wiz_0_1 rise@0.000ns - clk_out_65mhz_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.324ns  (logic 0.164ns (50.594%)  route 0.160ns (49.406%))
  Logic Levels:           0  
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.833ns
    Source Clock Delay      (SCD):    -0.594ns
    Clock Pessimism Removal (CPR):    -0.254ns
  Clock Uncertainty:      0.132ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.255ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out_65mhz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clock65/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clock65/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clock65/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clock65/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clock65/inst/clk_out_65mhz_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clock65/inst/clkout1_buf/O
                         net (fo=2502, routed)        0.570    -0.594    kbdexport1/kbd/myps2/clk_out_65mhz
    SLICE_X12Y66         FDRE                                         r  kbdexport1/kbd/myps2/shift_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y66         FDRE (Prop_fdre_C_Q)         0.164    -0.430 r  kbdexport1/kbd/myps2/shift_reg[2]/Q
                         net (fo=3, routed)           0.160    -0.270    kbdexport1/kbd/myps2/fifo_reg_0_7_0_5/DIA1
    SLICE_X12Y65         RAMD32                                       r  kbdexport1/kbd/myps2/fifo_reg_0_7_0_5/RAMA_D1/I
  -------------------------------------------------------------------    -------------------

                         (clock clk_out_65mhz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clock65/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clock65/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clock65/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clock65/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clock65/inst/clk_out_65mhz_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clock65/inst/clkout1_buf/O
                         net (fo=2502, routed)        0.840    -0.833    kbdexport1/kbd/myps2/fifo_reg_0_7_0_5/WCLK
    SLICE_X12Y65         RAMD32                                       r  kbdexport1/kbd/myps2/fifo_reg_0_7_0_5/RAMA_D1/CLK
                         clock pessimism              0.254    -0.579    
                         clock uncertainty            0.132    -0.447    
    SLICE_X12Y65         RAMD32 (Hold_ramd32_CLK_I)
                                                      0.120    -0.327    kbdexport1/kbd/myps2/fifo_reg_0_7_0_5/RAMA_D1
  -------------------------------------------------------------------
                         required time                          0.327    
                         arrival time                          -0.270    
  -------------------------------------------------------------------
                         slack                                  0.057    

Slack (MET) :             0.061ns  (arrival time - required time)
  Source:                 kbdexport1/cstring_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by clk_out_65mhz_clk_wiz_0  {rise@0.000ns fall@7.692ns period=15.385ns})
  Destination:            kbdexport1/messageoutarray1_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by clk_out_65mhz_clk_wiz_0_1  {rise@0.000ns fall@7.692ns period=15.385ns})
  Path Group:             clk_out_65mhz_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out_65mhz_clk_wiz_0_1 rise@0.000ns - clk_out_65mhz_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.272ns  (logic 0.141ns (51.746%)  route 0.131ns (48.254%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.839ns
    Source Clock Delay      (SCD):    -0.601ns
    Clock Pessimism Removal (CPR):    -0.254ns
  Clock Uncertainty:      0.132ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.255ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out_65mhz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clock65/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clock65/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clock65/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clock65/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clock65/inst/clk_out_65mhz_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clock65/inst/clkout1_buf/O
                         net (fo=2502, routed)        0.563    -0.601    kbdexport1/clk_out_65mhz
    SLICE_X9Y73          FDRE                                         r  kbdexport1/cstring_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y73          FDRE (Prop_fdre_C_Q)         0.141    -0.460 r  kbdexport1/cstring_reg[9]/Q
                         net (fo=6, routed)           0.131    -0.329    kbdexport1/currentkeyboard[9]
    SLICE_X8Y71          FDRE                                         r  kbdexport1/messageoutarray1_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out_65mhz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clock65/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clock65/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clock65/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clock65/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clock65/inst/clk_out_65mhz_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clock65/inst/clkout1_buf/O
                         net (fo=2502, routed)        0.834    -0.839    kbdexport1/clk_out_65mhz
    SLICE_X8Y71          FDRE                                         r  kbdexport1/messageoutarray1_reg[9]/C
                         clock pessimism              0.254    -0.585    
                         clock uncertainty            0.132    -0.453    
    SLICE_X8Y71          FDRE (Hold_fdre_C_D)         0.063    -0.390    kbdexport1/messageoutarray1_reg[9]
  -------------------------------------------------------------------
                         required time                          0.390    
                         arrival time                          -0.329    
  -------------------------------------------------------------------
                         slack                                  0.061    

Slack (MET) :             0.062ns  (arrival time - required time)
  Source:                 packetgen/packet_reg[117]/C
                            (rising edge-triggered cell FDRE clocked by clk_out_65mhz_clk_wiz_0  {rise@0.000ns fall@7.692ns period=15.385ns})
  Destination:            stx/data_q_reg[117]/D
                            (rising edge-triggered cell FDRE clocked by clk_out_65mhz_clk_wiz_0_1  {rise@0.000ns fall@7.692ns period=15.385ns})
  Path Group:             clk_out_65mhz_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out_65mhz_clk_wiz_0_1 rise@0.000ns - clk_out_65mhz_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.254ns  (logic 0.164ns (64.618%)  route 0.090ns (35.382%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.838ns
    Source Clock Delay      (SCD):    -0.597ns
    Clock Pessimism Removal (CPR):    -0.254ns
  Clock Uncertainty:      0.132ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.255ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out_65mhz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clock65/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clock65/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clock65/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clock65/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clock65/inst/clk_out_65mhz_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clock65/inst/clkout1_buf/O
                         net (fo=2502, routed)        0.567    -0.597    packetgen/clk_out_65mhz
    SLICE_X14Y80         FDRE                                         r  packetgen/packet_reg[117]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y80         FDRE (Prop_fdre_C_Q)         0.164    -0.433 r  packetgen/packet_reg[117]/Q
                         net (fo=1, routed)           0.090    -0.343    stx/data[103]
    SLICE_X13Y79         FDRE                                         r  stx/data_q_reg[117]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out_65mhz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clock65/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clock65/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clock65/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clock65/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clock65/inst/clk_out_65mhz_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clock65/inst/clkout1_buf/O
                         net (fo=2502, routed)        0.835    -0.838    stx/clk_out_65mhz
    SLICE_X13Y79         FDRE                                         r  stx/data_q_reg[117]/C
                         clock pessimism              0.254    -0.584    
                         clock uncertainty            0.132    -0.452    
    SLICE_X13Y79         FDRE (Hold_fdre_C_D)         0.047    -0.405    stx/data_q_reg[117]
  -------------------------------------------------------------------
                         required time                          0.405    
                         arrival time                          -0.343    
  -------------------------------------------------------------------
                         slack                                  0.062    

Slack (MET) :             0.063ns  (arrival time - required time)
  Source:                 packetgen/packet_reg[52]/C
                            (rising edge-triggered cell FDRE clocked by clk_out_65mhz_clk_wiz_0  {rise@0.000ns fall@7.692ns period=15.385ns})
  Destination:            stx/data_q_reg[52]/D
                            (rising edge-triggered cell FDRE clocked by clk_out_65mhz_clk_wiz_0_1  {rise@0.000ns fall@7.692ns period=15.385ns})
  Path Group:             clk_out_65mhz_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out_65mhz_clk_wiz_0_1 rise@0.000ns - clk_out_65mhz_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.273ns  (logic 0.164ns (59.997%)  route 0.109ns (40.003%))
  Logic Levels:           0  
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.838ns
    Source Clock Delay      (SCD):    -0.599ns
    Clock Pessimism Removal (CPR):    -0.254ns
  Clock Uncertainty:      0.132ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.255ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out_65mhz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clock65/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clock65/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clock65/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clock65/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clock65/inst/clk_out_65mhz_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clock65/inst/clkout1_buf/O
                         net (fo=2502, routed)        0.565    -0.599    packetgen/clk_out_65mhz
    SLICE_X8Y78          FDRE                                         r  packetgen/packet_reg[52]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y78          FDRE (Prop_fdre_C_Q)         0.164    -0.435 r  packetgen/packet_reg[52]/Q
                         net (fo=1, routed)           0.109    -0.326    stx/data[46]
    SLICE_X8Y79          FDRE                                         r  stx/data_q_reg[52]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out_65mhz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clock65/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clock65/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clock65/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clock65/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clock65/inst/clk_out_65mhz_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clock65/inst/clkout1_buf/O
                         net (fo=2502, routed)        0.835    -0.838    stx/clk_out_65mhz
    SLICE_X8Y79          FDRE                                         r  stx/data_q_reg[52]/C
                         clock pessimism              0.254    -0.584    
                         clock uncertainty            0.132    -0.452    
    SLICE_X8Y79          FDRE (Hold_fdre_C_D)         0.063    -0.389    stx/data_q_reg[52]
  -------------------------------------------------------------------
                         required time                          0.389    
                         arrival time                          -0.326    
  -------------------------------------------------------------------
                         slack                                  0.063    





