Vivado Simulator v2022.2
Copyright 1986-1999, 2001-2022 Xilinx, Inc. All Rights Reserved.
Running: /tools/Xilinx/Vivado/2022.2/bin/unwrapped/lnx64.o/xelab --incr --debug typical --relax --mt 8 -L xil_defaultlib -L uvm -L unisims_ver -L unimacro_ver -L secureip --snapshot top_tb_behav xil_defaultlib.top_tb xil_defaultlib.glbl -log elaborate.log 
Using 8 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.InstructionMemory
Compiling module xil_defaultlib.controller
Compiling module xil_defaultlib.RegFile
Compiling module xil_defaultlib.main_ALU
Compiling module xil_defaultlib.im_gen
Compiling module xil_defaultlib.mux
Compiling module xil_defaultlib.DMEM
Compiling module xil_defaultlib.mux4_1
Compiling module xil_defaultlib.Branch_comp
Compiling module xil_defaultlib.PC_final
Compiling module xil_defaultlib.adder
Compiling module xil_defaultlib.top
Compiling module xil_defaultlib.top_tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot top_tb_behav
