<<<<<<< HEAD

Projet3.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   000001c4  08000000  08000000  00010000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         00007804  080001d0  080001d0  000101d0  2**4
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       0000201c  080079d8  080079d8  000179d8  2**3
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  080099f4  080099f4  000201dc  2**0
                  CONTENTS
  4 .ARM          00000008  080099f4  080099f4  000199f4  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  5 .preinit_array 00000000  080099fc  080099fc  000201dc  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  080099fc  080099fc  000199fc  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  7 .fini_array   00000004  08009a00  08009a00  00019a00  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  8 .data         000001dc  20000000  08009a04  00020000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .bss          000042b8  200001dc  08009be0  000201dc  2**2
                  ALLOC
 10 ._user_heap_stack 00000604  20004494  08009be0  00024494  2**0
                  ALLOC
 11 .ARM.attributes 00000030  00000000  00000000  000201dc  2**0
                  CONTENTS, READONLY
 12 .comment      00000043  00000000  00000000  0002020c  2**0
                  CONTENTS, READONLY
 13 .debug_info   0000fd6c  00000000  00000000  0002024f  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_abbrev 000025e1  00000000  00000000  0002ffbb  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_aranges 00000ed8  00000000  00000000  000325a0  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_rnglists 00000b93  00000000  00000000  00033478  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_macro  0002353f  00000000  00000000  0003400b  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_line   00012332  00000000  00000000  0005754a  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .debug_str    000d4585  00000000  00000000  0006987c  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 20 .debug_frame  00004ecc  00000000  00000000  0013de04  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 21 .debug_line_str 0000005f  00000000  00000000  00142cd0  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

080001d0 <__do_global_dtors_aux>:
 80001d0:	b510      	push	{r4, lr}
 80001d2:	4c05      	ldr	r4, [pc, #20]	; (80001e8 <__do_global_dtors_aux+0x18>)
 80001d4:	7823      	ldrb	r3, [r4, #0]
 80001d6:	b933      	cbnz	r3, 80001e6 <__do_global_dtors_aux+0x16>
 80001d8:	4b04      	ldr	r3, [pc, #16]	; (80001ec <__do_global_dtors_aux+0x1c>)
 80001da:	b113      	cbz	r3, 80001e2 <__do_global_dtors_aux+0x12>
 80001dc:	4804      	ldr	r0, [pc, #16]	; (80001f0 <__do_global_dtors_aux+0x20>)
 80001de:	f3af 8000 	nop.w
 80001e2:	2301      	movs	r3, #1
 80001e4:	7023      	strb	r3, [r4, #0]
 80001e6:	bd10      	pop	{r4, pc}
 80001e8:	200001dc 	.word	0x200001dc
 80001ec:	00000000 	.word	0x00000000
 80001f0:	080079bc 	.word	0x080079bc

080001f4 <frame_dummy>:
 80001f4:	b508      	push	{r3, lr}
 80001f6:	4b03      	ldr	r3, [pc, #12]	; (8000204 <frame_dummy+0x10>)
 80001f8:	b11b      	cbz	r3, 8000202 <frame_dummy+0xe>
 80001fa:	4903      	ldr	r1, [pc, #12]	; (8000208 <frame_dummy+0x14>)
 80001fc:	4803      	ldr	r0, [pc, #12]	; (800020c <frame_dummy+0x18>)
 80001fe:	f3af 8000 	nop.w
 8000202:	bd08      	pop	{r3, pc}
 8000204:	00000000 	.word	0x00000000
 8000208:	200001e0 	.word	0x200001e0
 800020c:	080079bc 	.word	0x080079bc

08000210 <memchr>:
 8000210:	f001 01ff 	and.w	r1, r1, #255	; 0xff
 8000214:	2a10      	cmp	r2, #16
 8000216:	db2b      	blt.n	8000270 <memchr+0x60>
 8000218:	f010 0f07 	tst.w	r0, #7
 800021c:	d008      	beq.n	8000230 <memchr+0x20>
 800021e:	f810 3b01 	ldrb.w	r3, [r0], #1
 8000222:	3a01      	subs	r2, #1
 8000224:	428b      	cmp	r3, r1
 8000226:	d02d      	beq.n	8000284 <memchr+0x74>
 8000228:	f010 0f07 	tst.w	r0, #7
 800022c:	b342      	cbz	r2, 8000280 <memchr+0x70>
 800022e:	d1f6      	bne.n	800021e <memchr+0xe>
 8000230:	b4f0      	push	{r4, r5, r6, r7}
 8000232:	ea41 2101 	orr.w	r1, r1, r1, lsl #8
 8000236:	ea41 4101 	orr.w	r1, r1, r1, lsl #16
 800023a:	f022 0407 	bic.w	r4, r2, #7
 800023e:	f07f 0700 	mvns.w	r7, #0
 8000242:	2300      	movs	r3, #0
 8000244:	e8f0 5602 	ldrd	r5, r6, [r0], #8
 8000248:	3c08      	subs	r4, #8
 800024a:	ea85 0501 	eor.w	r5, r5, r1
 800024e:	ea86 0601 	eor.w	r6, r6, r1
 8000252:	fa85 f547 	uadd8	r5, r5, r7
 8000256:	faa3 f587 	sel	r5, r3, r7
 800025a:	fa86 f647 	uadd8	r6, r6, r7
 800025e:	faa5 f687 	sel	r6, r5, r7
 8000262:	b98e      	cbnz	r6, 8000288 <memchr+0x78>
 8000264:	d1ee      	bne.n	8000244 <memchr+0x34>
 8000266:	bcf0      	pop	{r4, r5, r6, r7}
 8000268:	f001 01ff 	and.w	r1, r1, #255	; 0xff
 800026c:	f002 0207 	and.w	r2, r2, #7
 8000270:	b132      	cbz	r2, 8000280 <memchr+0x70>
 8000272:	f810 3b01 	ldrb.w	r3, [r0], #1
 8000276:	3a01      	subs	r2, #1
 8000278:	ea83 0301 	eor.w	r3, r3, r1
 800027c:	b113      	cbz	r3, 8000284 <memchr+0x74>
 800027e:	d1f8      	bne.n	8000272 <memchr+0x62>
 8000280:	2000      	movs	r0, #0
 8000282:	4770      	bx	lr
 8000284:	3801      	subs	r0, #1
 8000286:	4770      	bx	lr
 8000288:	2d00      	cmp	r5, #0
 800028a:	bf06      	itte	eq
 800028c:	4635      	moveq	r5, r6
 800028e:	3803      	subeq	r0, #3
 8000290:	3807      	subne	r0, #7
 8000292:	f015 0f01 	tst.w	r5, #1
 8000296:	d107      	bne.n	80002a8 <memchr+0x98>
 8000298:	3001      	adds	r0, #1
 800029a:	f415 7f80 	tst.w	r5, #256	; 0x100
 800029e:	bf02      	ittt	eq
 80002a0:	3001      	addeq	r0, #1
 80002a2:	f415 3fc0 	tsteq.w	r5, #98304	; 0x18000
 80002a6:	3001      	addeq	r0, #1
 80002a8:	bcf0      	pop	{r4, r5, r6, r7}
 80002aa:	3801      	subs	r0, #1
 80002ac:	4770      	bx	lr
 80002ae:	bf00      	nop

080002b0 <strlen>:
 80002b0:	4603      	mov	r3, r0
 80002b2:	f813 2b01 	ldrb.w	r2, [r3], #1
 80002b6:	2a00      	cmp	r2, #0
 80002b8:	d1fb      	bne.n	80002b2 <strlen+0x2>
 80002ba:	1a18      	subs	r0, r3, r0
 80002bc:	3801      	subs	r0, #1
 80002be:	4770      	bx	lr

080002c0 <__aeabi_drsub>:
 80002c0:	f081 4100 	eor.w	r1, r1, #2147483648	; 0x80000000
 80002c4:	e002      	b.n	80002cc <__adddf3>
 80002c6:	bf00      	nop

080002c8 <__aeabi_dsub>:
 80002c8:	f083 4300 	eor.w	r3, r3, #2147483648	; 0x80000000

080002cc <__adddf3>:
 80002cc:	b530      	push	{r4, r5, lr}
 80002ce:	ea4f 0441 	mov.w	r4, r1, lsl #1
 80002d2:	ea4f 0543 	mov.w	r5, r3, lsl #1
 80002d6:	ea94 0f05 	teq	r4, r5
 80002da:	bf08      	it	eq
 80002dc:	ea90 0f02 	teqeq	r0, r2
 80002e0:	bf1f      	itttt	ne
 80002e2:	ea54 0c00 	orrsne.w	ip, r4, r0
 80002e6:	ea55 0c02 	orrsne.w	ip, r5, r2
 80002ea:	ea7f 5c64 	mvnsne.w	ip, r4, asr #21
 80002ee:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 80002f2:	f000 80e2 	beq.w	80004ba <__adddf3+0x1ee>
 80002f6:	ea4f 5454 	mov.w	r4, r4, lsr #21
 80002fa:	ebd4 5555 	rsbs	r5, r4, r5, lsr #21
 80002fe:	bfb8      	it	lt
 8000300:	426d      	neglt	r5, r5
 8000302:	dd0c      	ble.n	800031e <__adddf3+0x52>
 8000304:	442c      	add	r4, r5
 8000306:	ea80 0202 	eor.w	r2, r0, r2
 800030a:	ea81 0303 	eor.w	r3, r1, r3
 800030e:	ea82 0000 	eor.w	r0, r2, r0
 8000312:	ea83 0101 	eor.w	r1, r3, r1
 8000316:	ea80 0202 	eor.w	r2, r0, r2
 800031a:	ea81 0303 	eor.w	r3, r1, r3
 800031e:	2d36      	cmp	r5, #54	; 0x36
 8000320:	bf88      	it	hi
 8000322:	bd30      	pophi	{r4, r5, pc}
 8000324:	f011 4f00 	tst.w	r1, #2147483648	; 0x80000000
 8000328:	ea4f 3101 	mov.w	r1, r1, lsl #12
 800032c:	f44f 1c80 	mov.w	ip, #1048576	; 0x100000
 8000330:	ea4c 3111 	orr.w	r1, ip, r1, lsr #12
 8000334:	d002      	beq.n	800033c <__adddf3+0x70>
 8000336:	4240      	negs	r0, r0
 8000338:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 800033c:	f013 4f00 	tst.w	r3, #2147483648	; 0x80000000
 8000340:	ea4f 3303 	mov.w	r3, r3, lsl #12
 8000344:	ea4c 3313 	orr.w	r3, ip, r3, lsr #12
 8000348:	d002      	beq.n	8000350 <__adddf3+0x84>
 800034a:	4252      	negs	r2, r2
 800034c:	eb63 0343 	sbc.w	r3, r3, r3, lsl #1
 8000350:	ea94 0f05 	teq	r4, r5
 8000354:	f000 80a7 	beq.w	80004a6 <__adddf3+0x1da>
 8000358:	f1a4 0401 	sub.w	r4, r4, #1
 800035c:	f1d5 0e20 	rsbs	lr, r5, #32
 8000360:	db0d      	blt.n	800037e <__adddf3+0xb2>
 8000362:	fa02 fc0e 	lsl.w	ip, r2, lr
 8000366:	fa22 f205 	lsr.w	r2, r2, r5
 800036a:	1880      	adds	r0, r0, r2
 800036c:	f141 0100 	adc.w	r1, r1, #0
 8000370:	fa03 f20e 	lsl.w	r2, r3, lr
 8000374:	1880      	adds	r0, r0, r2
 8000376:	fa43 f305 	asr.w	r3, r3, r5
 800037a:	4159      	adcs	r1, r3
 800037c:	e00e      	b.n	800039c <__adddf3+0xd0>
 800037e:	f1a5 0520 	sub.w	r5, r5, #32
 8000382:	f10e 0e20 	add.w	lr, lr, #32
 8000386:	2a01      	cmp	r2, #1
 8000388:	fa03 fc0e 	lsl.w	ip, r3, lr
 800038c:	bf28      	it	cs
 800038e:	f04c 0c02 	orrcs.w	ip, ip, #2
 8000392:	fa43 f305 	asr.w	r3, r3, r5
 8000396:	18c0      	adds	r0, r0, r3
 8000398:	eb51 71e3 	adcs.w	r1, r1, r3, asr #31
 800039c:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
 80003a0:	d507      	bpl.n	80003b2 <__adddf3+0xe6>
 80003a2:	f04f 0e00 	mov.w	lr, #0
 80003a6:	f1dc 0c00 	rsbs	ip, ip, #0
 80003aa:	eb7e 0000 	sbcs.w	r0, lr, r0
 80003ae:	eb6e 0101 	sbc.w	r1, lr, r1
 80003b2:	f5b1 1f80 	cmp.w	r1, #1048576	; 0x100000
 80003b6:	d31b      	bcc.n	80003f0 <__adddf3+0x124>
 80003b8:	f5b1 1f00 	cmp.w	r1, #2097152	; 0x200000
 80003bc:	d30c      	bcc.n	80003d8 <__adddf3+0x10c>
 80003be:	0849      	lsrs	r1, r1, #1
 80003c0:	ea5f 0030 	movs.w	r0, r0, rrx
 80003c4:	ea4f 0c3c 	mov.w	ip, ip, rrx
 80003c8:	f104 0401 	add.w	r4, r4, #1
 80003cc:	ea4f 5244 	mov.w	r2, r4, lsl #21
 80003d0:	f512 0f80 	cmn.w	r2, #4194304	; 0x400000
 80003d4:	f080 809a 	bcs.w	800050c <__adddf3+0x240>
 80003d8:	f1bc 4f00 	cmp.w	ip, #2147483648	; 0x80000000
 80003dc:	bf08      	it	eq
 80003de:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 80003e2:	f150 0000 	adcs.w	r0, r0, #0
 80003e6:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 80003ea:	ea41 0105 	orr.w	r1, r1, r5
 80003ee:	bd30      	pop	{r4, r5, pc}
 80003f0:	ea5f 0c4c 	movs.w	ip, ip, lsl #1
 80003f4:	4140      	adcs	r0, r0
 80003f6:	eb41 0101 	adc.w	r1, r1, r1
 80003fa:	3c01      	subs	r4, #1
 80003fc:	bf28      	it	cs
 80003fe:	f5b1 1f80 	cmpcs.w	r1, #1048576	; 0x100000
 8000402:	d2e9      	bcs.n	80003d8 <__adddf3+0x10c>
 8000404:	f091 0f00 	teq	r1, #0
 8000408:	bf04      	itt	eq
 800040a:	4601      	moveq	r1, r0
 800040c:	2000      	moveq	r0, #0
 800040e:	fab1 f381 	clz	r3, r1
 8000412:	bf08      	it	eq
 8000414:	3320      	addeq	r3, #32
 8000416:	f1a3 030b 	sub.w	r3, r3, #11
 800041a:	f1b3 0220 	subs.w	r2, r3, #32
 800041e:	da0c      	bge.n	800043a <__adddf3+0x16e>
 8000420:	320c      	adds	r2, #12
 8000422:	dd08      	ble.n	8000436 <__adddf3+0x16a>
 8000424:	f102 0c14 	add.w	ip, r2, #20
 8000428:	f1c2 020c 	rsb	r2, r2, #12
 800042c:	fa01 f00c 	lsl.w	r0, r1, ip
 8000430:	fa21 f102 	lsr.w	r1, r1, r2
 8000434:	e00c      	b.n	8000450 <__adddf3+0x184>
 8000436:	f102 0214 	add.w	r2, r2, #20
 800043a:	bfd8      	it	le
 800043c:	f1c2 0c20 	rsble	ip, r2, #32
 8000440:	fa01 f102 	lsl.w	r1, r1, r2
 8000444:	fa20 fc0c 	lsr.w	ip, r0, ip
 8000448:	bfdc      	itt	le
 800044a:	ea41 010c 	orrle.w	r1, r1, ip
 800044e:	4090      	lslle	r0, r2
 8000450:	1ae4      	subs	r4, r4, r3
 8000452:	bfa2      	ittt	ge
 8000454:	eb01 5104 	addge.w	r1, r1, r4, lsl #20
 8000458:	4329      	orrge	r1, r5
 800045a:	bd30      	popge	{r4, r5, pc}
 800045c:	ea6f 0404 	mvn.w	r4, r4
 8000460:	3c1f      	subs	r4, #31
 8000462:	da1c      	bge.n	800049e <__adddf3+0x1d2>
 8000464:	340c      	adds	r4, #12
 8000466:	dc0e      	bgt.n	8000486 <__adddf3+0x1ba>
 8000468:	f104 0414 	add.w	r4, r4, #20
 800046c:	f1c4 0220 	rsb	r2, r4, #32
 8000470:	fa20 f004 	lsr.w	r0, r0, r4
 8000474:	fa01 f302 	lsl.w	r3, r1, r2
 8000478:	ea40 0003 	orr.w	r0, r0, r3
 800047c:	fa21 f304 	lsr.w	r3, r1, r4
 8000480:	ea45 0103 	orr.w	r1, r5, r3
 8000484:	bd30      	pop	{r4, r5, pc}
 8000486:	f1c4 040c 	rsb	r4, r4, #12
 800048a:	f1c4 0220 	rsb	r2, r4, #32
 800048e:	fa20 f002 	lsr.w	r0, r0, r2
 8000492:	fa01 f304 	lsl.w	r3, r1, r4
 8000496:	ea40 0003 	orr.w	r0, r0, r3
 800049a:	4629      	mov	r1, r5
 800049c:	bd30      	pop	{r4, r5, pc}
 800049e:	fa21 f004 	lsr.w	r0, r1, r4
 80004a2:	4629      	mov	r1, r5
 80004a4:	bd30      	pop	{r4, r5, pc}
 80004a6:	f094 0f00 	teq	r4, #0
 80004aa:	f483 1380 	eor.w	r3, r3, #1048576	; 0x100000
 80004ae:	bf06      	itte	eq
 80004b0:	f481 1180 	eoreq.w	r1, r1, #1048576	; 0x100000
 80004b4:	3401      	addeq	r4, #1
 80004b6:	3d01      	subne	r5, #1
 80004b8:	e74e      	b.n	8000358 <__adddf3+0x8c>
 80004ba:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 80004be:	bf18      	it	ne
 80004c0:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 80004c4:	d029      	beq.n	800051a <__adddf3+0x24e>
 80004c6:	ea94 0f05 	teq	r4, r5
 80004ca:	bf08      	it	eq
 80004cc:	ea90 0f02 	teqeq	r0, r2
 80004d0:	d005      	beq.n	80004de <__adddf3+0x212>
 80004d2:	ea54 0c00 	orrs.w	ip, r4, r0
 80004d6:	bf04      	itt	eq
 80004d8:	4619      	moveq	r1, r3
 80004da:	4610      	moveq	r0, r2
 80004dc:	bd30      	pop	{r4, r5, pc}
 80004de:	ea91 0f03 	teq	r1, r3
 80004e2:	bf1e      	ittt	ne
 80004e4:	2100      	movne	r1, #0
 80004e6:	2000      	movne	r0, #0
 80004e8:	bd30      	popne	{r4, r5, pc}
 80004ea:	ea5f 5c54 	movs.w	ip, r4, lsr #21
 80004ee:	d105      	bne.n	80004fc <__adddf3+0x230>
 80004f0:	0040      	lsls	r0, r0, #1
 80004f2:	4149      	adcs	r1, r1
 80004f4:	bf28      	it	cs
 80004f6:	f041 4100 	orrcs.w	r1, r1, #2147483648	; 0x80000000
 80004fa:	bd30      	pop	{r4, r5, pc}
 80004fc:	f514 0480 	adds.w	r4, r4, #4194304	; 0x400000
 8000500:	bf3c      	itt	cc
 8000502:	f501 1180 	addcc.w	r1, r1, #1048576	; 0x100000
 8000506:	bd30      	popcc	{r4, r5, pc}
 8000508:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
 800050c:	f045 41fe 	orr.w	r1, r5, #2130706432	; 0x7f000000
 8000510:	f441 0170 	orr.w	r1, r1, #15728640	; 0xf00000
 8000514:	f04f 0000 	mov.w	r0, #0
 8000518:	bd30      	pop	{r4, r5, pc}
 800051a:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 800051e:	bf1a      	itte	ne
 8000520:	4619      	movne	r1, r3
 8000522:	4610      	movne	r0, r2
 8000524:	ea7f 5c65 	mvnseq.w	ip, r5, asr #21
 8000528:	bf1c      	itt	ne
 800052a:	460b      	movne	r3, r1
 800052c:	4602      	movne	r2, r0
 800052e:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 8000532:	bf06      	itte	eq
 8000534:	ea52 3503 	orrseq.w	r5, r2, r3, lsl #12
 8000538:	ea91 0f03 	teqeq	r1, r3
 800053c:	f441 2100 	orrne.w	r1, r1, #524288	; 0x80000
 8000540:	bd30      	pop	{r4, r5, pc}
 8000542:	bf00      	nop

08000544 <__aeabi_ui2d>:
 8000544:	f090 0f00 	teq	r0, #0
 8000548:	bf04      	itt	eq
 800054a:	2100      	moveq	r1, #0
 800054c:	4770      	bxeq	lr
 800054e:	b530      	push	{r4, r5, lr}
 8000550:	f44f 6480 	mov.w	r4, #1024	; 0x400
 8000554:	f104 0432 	add.w	r4, r4, #50	; 0x32
 8000558:	f04f 0500 	mov.w	r5, #0
 800055c:	f04f 0100 	mov.w	r1, #0
 8000560:	e750      	b.n	8000404 <__adddf3+0x138>
 8000562:	bf00      	nop

08000564 <__aeabi_i2d>:
 8000564:	f090 0f00 	teq	r0, #0
 8000568:	bf04      	itt	eq
 800056a:	2100      	moveq	r1, #0
 800056c:	4770      	bxeq	lr
 800056e:	b530      	push	{r4, r5, lr}
 8000570:	f44f 6480 	mov.w	r4, #1024	; 0x400
 8000574:	f104 0432 	add.w	r4, r4, #50	; 0x32
 8000578:	f010 4500 	ands.w	r5, r0, #2147483648	; 0x80000000
 800057c:	bf48      	it	mi
 800057e:	4240      	negmi	r0, r0
 8000580:	f04f 0100 	mov.w	r1, #0
 8000584:	e73e      	b.n	8000404 <__adddf3+0x138>
 8000586:	bf00      	nop

08000588 <__aeabi_f2d>:
 8000588:	0042      	lsls	r2, r0, #1
 800058a:	ea4f 01e2 	mov.w	r1, r2, asr #3
 800058e:	ea4f 0131 	mov.w	r1, r1, rrx
 8000592:	ea4f 7002 	mov.w	r0, r2, lsl #28
 8000596:	bf1f      	itttt	ne
 8000598:	f012 437f 	andsne.w	r3, r2, #4278190080	; 0xff000000
 800059c:	f093 4f7f 	teqne	r3, #4278190080	; 0xff000000
 80005a0:	f081 5160 	eorne.w	r1, r1, #939524096	; 0x38000000
 80005a4:	4770      	bxne	lr
 80005a6:	f032 427f 	bics.w	r2, r2, #4278190080	; 0xff000000
 80005aa:	bf08      	it	eq
 80005ac:	4770      	bxeq	lr
 80005ae:	f093 4f7f 	teq	r3, #4278190080	; 0xff000000
 80005b2:	bf04      	itt	eq
 80005b4:	f441 2100 	orreq.w	r1, r1, #524288	; 0x80000
 80005b8:	4770      	bxeq	lr
 80005ba:	b530      	push	{r4, r5, lr}
 80005bc:	f44f 7460 	mov.w	r4, #896	; 0x380
 80005c0:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
 80005c4:	f021 4100 	bic.w	r1, r1, #2147483648	; 0x80000000
 80005c8:	e71c      	b.n	8000404 <__adddf3+0x138>
 80005ca:	bf00      	nop

080005cc <__aeabi_ul2d>:
 80005cc:	ea50 0201 	orrs.w	r2, r0, r1
 80005d0:	bf08      	it	eq
 80005d2:	4770      	bxeq	lr
 80005d4:	b530      	push	{r4, r5, lr}
 80005d6:	f04f 0500 	mov.w	r5, #0
 80005da:	e00a      	b.n	80005f2 <__aeabi_l2d+0x16>

080005dc <__aeabi_l2d>:
 80005dc:	ea50 0201 	orrs.w	r2, r0, r1
 80005e0:	bf08      	it	eq
 80005e2:	4770      	bxeq	lr
 80005e4:	b530      	push	{r4, r5, lr}
 80005e6:	f011 4500 	ands.w	r5, r1, #2147483648	; 0x80000000
 80005ea:	d502      	bpl.n	80005f2 <__aeabi_l2d+0x16>
 80005ec:	4240      	negs	r0, r0
 80005ee:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 80005f2:	f44f 6480 	mov.w	r4, #1024	; 0x400
 80005f6:	f104 0432 	add.w	r4, r4, #50	; 0x32
 80005fa:	ea5f 5c91 	movs.w	ip, r1, lsr #22
 80005fe:	f43f aed8 	beq.w	80003b2 <__adddf3+0xe6>
 8000602:	f04f 0203 	mov.w	r2, #3
 8000606:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 800060a:	bf18      	it	ne
 800060c:	3203      	addne	r2, #3
 800060e:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 8000612:	bf18      	it	ne
 8000614:	3203      	addne	r2, #3
 8000616:	eb02 02dc 	add.w	r2, r2, ip, lsr #3
 800061a:	f1c2 0320 	rsb	r3, r2, #32
 800061e:	fa00 fc03 	lsl.w	ip, r0, r3
 8000622:	fa20 f002 	lsr.w	r0, r0, r2
 8000626:	fa01 fe03 	lsl.w	lr, r1, r3
 800062a:	ea40 000e 	orr.w	r0, r0, lr
 800062e:	fa21 f102 	lsr.w	r1, r1, r2
 8000632:	4414      	add	r4, r2
 8000634:	e6bd      	b.n	80003b2 <__adddf3+0xe6>
 8000636:	bf00      	nop

08000638 <__aeabi_dmul>:
 8000638:	b570      	push	{r4, r5, r6, lr}
 800063a:	f04f 0cff 	mov.w	ip, #255	; 0xff
 800063e:	f44c 6ce0 	orr.w	ip, ip, #1792	; 0x700
 8000642:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 8000646:	bf1d      	ittte	ne
 8000648:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 800064c:	ea94 0f0c 	teqne	r4, ip
 8000650:	ea95 0f0c 	teqne	r5, ip
 8000654:	f000 f8de 	bleq	8000814 <__aeabi_dmul+0x1dc>
 8000658:	442c      	add	r4, r5
 800065a:	ea81 0603 	eor.w	r6, r1, r3
 800065e:	ea21 514c 	bic.w	r1, r1, ip, lsl #21
 8000662:	ea23 534c 	bic.w	r3, r3, ip, lsl #21
 8000666:	ea50 3501 	orrs.w	r5, r0, r1, lsl #12
 800066a:	bf18      	it	ne
 800066c:	ea52 3503 	orrsne.w	r5, r2, r3, lsl #12
 8000670:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 8000674:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
 8000678:	d038      	beq.n	80006ec <__aeabi_dmul+0xb4>
 800067a:	fba0 ce02 	umull	ip, lr, r0, r2
 800067e:	f04f 0500 	mov.w	r5, #0
 8000682:	fbe1 e502 	umlal	lr, r5, r1, r2
 8000686:	f006 4200 	and.w	r2, r6, #2147483648	; 0x80000000
 800068a:	fbe0 e503 	umlal	lr, r5, r0, r3
 800068e:	f04f 0600 	mov.w	r6, #0
 8000692:	fbe1 5603 	umlal	r5, r6, r1, r3
 8000696:	f09c 0f00 	teq	ip, #0
 800069a:	bf18      	it	ne
 800069c:	f04e 0e01 	orrne.w	lr, lr, #1
 80006a0:	f1a4 04ff 	sub.w	r4, r4, #255	; 0xff
 80006a4:	f5b6 7f00 	cmp.w	r6, #512	; 0x200
 80006a8:	f564 7440 	sbc.w	r4, r4, #768	; 0x300
 80006ac:	d204      	bcs.n	80006b8 <__aeabi_dmul+0x80>
 80006ae:	ea5f 0e4e 	movs.w	lr, lr, lsl #1
 80006b2:	416d      	adcs	r5, r5
 80006b4:	eb46 0606 	adc.w	r6, r6, r6
 80006b8:	ea42 21c6 	orr.w	r1, r2, r6, lsl #11
 80006bc:	ea41 5155 	orr.w	r1, r1, r5, lsr #21
 80006c0:	ea4f 20c5 	mov.w	r0, r5, lsl #11
 80006c4:	ea40 505e 	orr.w	r0, r0, lr, lsr #21
 80006c8:	ea4f 2ece 	mov.w	lr, lr, lsl #11
 80006cc:	f1b4 0cfd 	subs.w	ip, r4, #253	; 0xfd
 80006d0:	bf88      	it	hi
 80006d2:	f5bc 6fe0 	cmphi.w	ip, #1792	; 0x700
 80006d6:	d81e      	bhi.n	8000716 <__aeabi_dmul+0xde>
 80006d8:	f1be 4f00 	cmp.w	lr, #2147483648	; 0x80000000
 80006dc:	bf08      	it	eq
 80006de:	ea5f 0e50 	movseq.w	lr, r0, lsr #1
 80006e2:	f150 0000 	adcs.w	r0, r0, #0
 80006e6:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 80006ea:	bd70      	pop	{r4, r5, r6, pc}
 80006ec:	f006 4600 	and.w	r6, r6, #2147483648	; 0x80000000
 80006f0:	ea46 0101 	orr.w	r1, r6, r1
 80006f4:	ea40 0002 	orr.w	r0, r0, r2
 80006f8:	ea81 0103 	eor.w	r1, r1, r3
 80006fc:	ebb4 045c 	subs.w	r4, r4, ip, lsr #1
 8000700:	bfc2      	ittt	gt
 8000702:	ebd4 050c 	rsbsgt	r5, r4, ip
 8000706:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 800070a:	bd70      	popgt	{r4, r5, r6, pc}
 800070c:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 8000710:	f04f 0e00 	mov.w	lr, #0
 8000714:	3c01      	subs	r4, #1
 8000716:	f300 80ab 	bgt.w	8000870 <__aeabi_dmul+0x238>
 800071a:	f114 0f36 	cmn.w	r4, #54	; 0x36
 800071e:	bfde      	ittt	le
 8000720:	2000      	movle	r0, #0
 8000722:	f001 4100 	andle.w	r1, r1, #2147483648	; 0x80000000
 8000726:	bd70      	pople	{r4, r5, r6, pc}
 8000728:	f1c4 0400 	rsb	r4, r4, #0
 800072c:	3c20      	subs	r4, #32
 800072e:	da35      	bge.n	800079c <__aeabi_dmul+0x164>
 8000730:	340c      	adds	r4, #12
 8000732:	dc1b      	bgt.n	800076c <__aeabi_dmul+0x134>
 8000734:	f104 0414 	add.w	r4, r4, #20
 8000738:	f1c4 0520 	rsb	r5, r4, #32
 800073c:	fa00 f305 	lsl.w	r3, r0, r5
 8000740:	fa20 f004 	lsr.w	r0, r0, r4
 8000744:	fa01 f205 	lsl.w	r2, r1, r5
 8000748:	ea40 0002 	orr.w	r0, r0, r2
 800074c:	f001 4200 	and.w	r2, r1, #2147483648	; 0x80000000
 8000750:	f021 4100 	bic.w	r1, r1, #2147483648	; 0x80000000
 8000754:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 8000758:	fa21 f604 	lsr.w	r6, r1, r4
 800075c:	eb42 0106 	adc.w	r1, r2, r6
 8000760:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 8000764:	bf08      	it	eq
 8000766:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 800076a:	bd70      	pop	{r4, r5, r6, pc}
 800076c:	f1c4 040c 	rsb	r4, r4, #12
 8000770:	f1c4 0520 	rsb	r5, r4, #32
 8000774:	fa00 f304 	lsl.w	r3, r0, r4
 8000778:	fa20 f005 	lsr.w	r0, r0, r5
 800077c:	fa01 f204 	lsl.w	r2, r1, r4
 8000780:	ea40 0002 	orr.w	r0, r0, r2
 8000784:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 8000788:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 800078c:	f141 0100 	adc.w	r1, r1, #0
 8000790:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 8000794:	bf08      	it	eq
 8000796:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 800079a:	bd70      	pop	{r4, r5, r6, pc}
 800079c:	f1c4 0520 	rsb	r5, r4, #32
 80007a0:	fa00 f205 	lsl.w	r2, r0, r5
 80007a4:	ea4e 0e02 	orr.w	lr, lr, r2
 80007a8:	fa20 f304 	lsr.w	r3, r0, r4
 80007ac:	fa01 f205 	lsl.w	r2, r1, r5
 80007b0:	ea43 0302 	orr.w	r3, r3, r2
 80007b4:	fa21 f004 	lsr.w	r0, r1, r4
 80007b8:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 80007bc:	fa21 f204 	lsr.w	r2, r1, r4
 80007c0:	ea20 0002 	bic.w	r0, r0, r2
 80007c4:	eb00 70d3 	add.w	r0, r0, r3, lsr #31
 80007c8:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 80007cc:	bf08      	it	eq
 80007ce:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 80007d2:	bd70      	pop	{r4, r5, r6, pc}
 80007d4:	f094 0f00 	teq	r4, #0
 80007d8:	d10f      	bne.n	80007fa <__aeabi_dmul+0x1c2>
 80007da:	f001 4600 	and.w	r6, r1, #2147483648	; 0x80000000
 80007de:	0040      	lsls	r0, r0, #1
 80007e0:	eb41 0101 	adc.w	r1, r1, r1
 80007e4:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 80007e8:	bf08      	it	eq
 80007ea:	3c01      	subeq	r4, #1
 80007ec:	d0f7      	beq.n	80007de <__aeabi_dmul+0x1a6>
 80007ee:	ea41 0106 	orr.w	r1, r1, r6
 80007f2:	f095 0f00 	teq	r5, #0
 80007f6:	bf18      	it	ne
 80007f8:	4770      	bxne	lr
 80007fa:	f003 4600 	and.w	r6, r3, #2147483648	; 0x80000000
 80007fe:	0052      	lsls	r2, r2, #1
 8000800:	eb43 0303 	adc.w	r3, r3, r3
 8000804:	f413 1f80 	tst.w	r3, #1048576	; 0x100000
 8000808:	bf08      	it	eq
 800080a:	3d01      	subeq	r5, #1
 800080c:	d0f7      	beq.n	80007fe <__aeabi_dmul+0x1c6>
 800080e:	ea43 0306 	orr.w	r3, r3, r6
 8000812:	4770      	bx	lr
 8000814:	ea94 0f0c 	teq	r4, ip
 8000818:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 800081c:	bf18      	it	ne
 800081e:	ea95 0f0c 	teqne	r5, ip
 8000822:	d00c      	beq.n	800083e <__aeabi_dmul+0x206>
 8000824:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 8000828:	bf18      	it	ne
 800082a:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 800082e:	d1d1      	bne.n	80007d4 <__aeabi_dmul+0x19c>
 8000830:	ea81 0103 	eor.w	r1, r1, r3
 8000834:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 8000838:	f04f 0000 	mov.w	r0, #0
 800083c:	bd70      	pop	{r4, r5, r6, pc}
 800083e:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 8000842:	bf06      	itte	eq
 8000844:	4610      	moveq	r0, r2
 8000846:	4619      	moveq	r1, r3
 8000848:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 800084c:	d019      	beq.n	8000882 <__aeabi_dmul+0x24a>
 800084e:	ea94 0f0c 	teq	r4, ip
 8000852:	d102      	bne.n	800085a <__aeabi_dmul+0x222>
 8000854:	ea50 3601 	orrs.w	r6, r0, r1, lsl #12
 8000858:	d113      	bne.n	8000882 <__aeabi_dmul+0x24a>
 800085a:	ea95 0f0c 	teq	r5, ip
 800085e:	d105      	bne.n	800086c <__aeabi_dmul+0x234>
 8000860:	ea52 3603 	orrs.w	r6, r2, r3, lsl #12
 8000864:	bf1c      	itt	ne
 8000866:	4610      	movne	r0, r2
 8000868:	4619      	movne	r1, r3
 800086a:	d10a      	bne.n	8000882 <__aeabi_dmul+0x24a>
 800086c:	ea81 0103 	eor.w	r1, r1, r3
 8000870:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 8000874:	f041 41fe 	orr.w	r1, r1, #2130706432	; 0x7f000000
 8000878:	f441 0170 	orr.w	r1, r1, #15728640	; 0xf00000
 800087c:	f04f 0000 	mov.w	r0, #0
 8000880:	bd70      	pop	{r4, r5, r6, pc}
 8000882:	f041 41fe 	orr.w	r1, r1, #2130706432	; 0x7f000000
 8000886:	f441 0178 	orr.w	r1, r1, #16252928	; 0xf80000
 800088a:	bd70      	pop	{r4, r5, r6, pc}

0800088c <__aeabi_ddiv>:
 800088c:	b570      	push	{r4, r5, r6, lr}
 800088e:	f04f 0cff 	mov.w	ip, #255	; 0xff
 8000892:	f44c 6ce0 	orr.w	ip, ip, #1792	; 0x700
 8000896:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 800089a:	bf1d      	ittte	ne
 800089c:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 80008a0:	ea94 0f0c 	teqne	r4, ip
 80008a4:	ea95 0f0c 	teqne	r5, ip
 80008a8:	f000 f8a7 	bleq	80009fa <__aeabi_ddiv+0x16e>
 80008ac:	eba4 0405 	sub.w	r4, r4, r5
 80008b0:	ea81 0e03 	eor.w	lr, r1, r3
 80008b4:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
 80008b8:	ea4f 3101 	mov.w	r1, r1, lsl #12
 80008bc:	f000 8088 	beq.w	80009d0 <__aeabi_ddiv+0x144>
 80008c0:	ea4f 3303 	mov.w	r3, r3, lsl #12
 80008c4:	f04f 5580 	mov.w	r5, #268435456	; 0x10000000
 80008c8:	ea45 1313 	orr.w	r3, r5, r3, lsr #4
 80008cc:	ea43 6312 	orr.w	r3, r3, r2, lsr #24
 80008d0:	ea4f 2202 	mov.w	r2, r2, lsl #8
 80008d4:	ea45 1511 	orr.w	r5, r5, r1, lsr #4
 80008d8:	ea45 6510 	orr.w	r5, r5, r0, lsr #24
 80008dc:	ea4f 2600 	mov.w	r6, r0, lsl #8
 80008e0:	f00e 4100 	and.w	r1, lr, #2147483648	; 0x80000000
 80008e4:	429d      	cmp	r5, r3
 80008e6:	bf08      	it	eq
 80008e8:	4296      	cmpeq	r6, r2
 80008ea:	f144 04fd 	adc.w	r4, r4, #253	; 0xfd
 80008ee:	f504 7440 	add.w	r4, r4, #768	; 0x300
 80008f2:	d202      	bcs.n	80008fa <__aeabi_ddiv+0x6e>
 80008f4:	085b      	lsrs	r3, r3, #1
 80008f6:	ea4f 0232 	mov.w	r2, r2, rrx
 80008fa:	1ab6      	subs	r6, r6, r2
 80008fc:	eb65 0503 	sbc.w	r5, r5, r3
 8000900:	085b      	lsrs	r3, r3, #1
 8000902:	ea4f 0232 	mov.w	r2, r2, rrx
 8000906:	f44f 1080 	mov.w	r0, #1048576	; 0x100000
 800090a:	f44f 2c00 	mov.w	ip, #524288	; 0x80000
 800090e:	ebb6 0e02 	subs.w	lr, r6, r2
 8000912:	eb75 0e03 	sbcs.w	lr, r5, r3
 8000916:	bf22      	ittt	cs
 8000918:	1ab6      	subcs	r6, r6, r2
 800091a:	4675      	movcs	r5, lr
 800091c:	ea40 000c 	orrcs.w	r0, r0, ip
 8000920:	085b      	lsrs	r3, r3, #1
 8000922:	ea4f 0232 	mov.w	r2, r2, rrx
 8000926:	ebb6 0e02 	subs.w	lr, r6, r2
 800092a:	eb75 0e03 	sbcs.w	lr, r5, r3
 800092e:	bf22      	ittt	cs
 8000930:	1ab6      	subcs	r6, r6, r2
 8000932:	4675      	movcs	r5, lr
 8000934:	ea40 005c 	orrcs.w	r0, r0, ip, lsr #1
 8000938:	085b      	lsrs	r3, r3, #1
 800093a:	ea4f 0232 	mov.w	r2, r2, rrx
 800093e:	ebb6 0e02 	subs.w	lr, r6, r2
 8000942:	eb75 0e03 	sbcs.w	lr, r5, r3
 8000946:	bf22      	ittt	cs
 8000948:	1ab6      	subcs	r6, r6, r2
 800094a:	4675      	movcs	r5, lr
 800094c:	ea40 009c 	orrcs.w	r0, r0, ip, lsr #2
 8000950:	085b      	lsrs	r3, r3, #1
 8000952:	ea4f 0232 	mov.w	r2, r2, rrx
 8000956:	ebb6 0e02 	subs.w	lr, r6, r2
 800095a:	eb75 0e03 	sbcs.w	lr, r5, r3
 800095e:	bf22      	ittt	cs
 8000960:	1ab6      	subcs	r6, r6, r2
 8000962:	4675      	movcs	r5, lr
 8000964:	ea40 00dc 	orrcs.w	r0, r0, ip, lsr #3
 8000968:	ea55 0e06 	orrs.w	lr, r5, r6
 800096c:	d018      	beq.n	80009a0 <__aeabi_ddiv+0x114>
 800096e:	ea4f 1505 	mov.w	r5, r5, lsl #4
 8000972:	ea45 7516 	orr.w	r5, r5, r6, lsr #28
 8000976:	ea4f 1606 	mov.w	r6, r6, lsl #4
 800097a:	ea4f 03c3 	mov.w	r3, r3, lsl #3
 800097e:	ea43 7352 	orr.w	r3, r3, r2, lsr #29
 8000982:	ea4f 02c2 	mov.w	r2, r2, lsl #3
 8000986:	ea5f 1c1c 	movs.w	ip, ip, lsr #4
 800098a:	d1c0      	bne.n	800090e <__aeabi_ddiv+0x82>
 800098c:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 8000990:	d10b      	bne.n	80009aa <__aeabi_ddiv+0x11e>
 8000992:	ea41 0100 	orr.w	r1, r1, r0
 8000996:	f04f 0000 	mov.w	r0, #0
 800099a:	f04f 4c00 	mov.w	ip, #2147483648	; 0x80000000
 800099e:	e7b6      	b.n	800090e <__aeabi_ddiv+0x82>
 80009a0:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 80009a4:	bf04      	itt	eq
 80009a6:	4301      	orreq	r1, r0
 80009a8:	2000      	moveq	r0, #0
 80009aa:	f1b4 0cfd 	subs.w	ip, r4, #253	; 0xfd
 80009ae:	bf88      	it	hi
 80009b0:	f5bc 6fe0 	cmphi.w	ip, #1792	; 0x700
 80009b4:	f63f aeaf 	bhi.w	8000716 <__aeabi_dmul+0xde>
 80009b8:	ebb5 0c03 	subs.w	ip, r5, r3
 80009bc:	bf04      	itt	eq
 80009be:	ebb6 0c02 	subseq.w	ip, r6, r2
 80009c2:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 80009c6:	f150 0000 	adcs.w	r0, r0, #0
 80009ca:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 80009ce:	bd70      	pop	{r4, r5, r6, pc}
 80009d0:	f00e 4e00 	and.w	lr, lr, #2147483648	; 0x80000000
 80009d4:	ea4e 3111 	orr.w	r1, lr, r1, lsr #12
 80009d8:	eb14 045c 	adds.w	r4, r4, ip, lsr #1
 80009dc:	bfc2      	ittt	gt
 80009de:	ebd4 050c 	rsbsgt	r5, r4, ip
 80009e2:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 80009e6:	bd70      	popgt	{r4, r5, r6, pc}
 80009e8:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 80009ec:	f04f 0e00 	mov.w	lr, #0
 80009f0:	3c01      	subs	r4, #1
 80009f2:	e690      	b.n	8000716 <__aeabi_dmul+0xde>
 80009f4:	ea45 0e06 	orr.w	lr, r5, r6
 80009f8:	e68d      	b.n	8000716 <__aeabi_dmul+0xde>
 80009fa:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 80009fe:	ea94 0f0c 	teq	r4, ip
 8000a02:	bf08      	it	eq
 8000a04:	ea95 0f0c 	teqeq	r5, ip
 8000a08:	f43f af3b 	beq.w	8000882 <__aeabi_dmul+0x24a>
 8000a0c:	ea94 0f0c 	teq	r4, ip
 8000a10:	d10a      	bne.n	8000a28 <__aeabi_ddiv+0x19c>
 8000a12:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 8000a16:	f47f af34 	bne.w	8000882 <__aeabi_dmul+0x24a>
 8000a1a:	ea95 0f0c 	teq	r5, ip
 8000a1e:	f47f af25 	bne.w	800086c <__aeabi_dmul+0x234>
 8000a22:	4610      	mov	r0, r2
 8000a24:	4619      	mov	r1, r3
 8000a26:	e72c      	b.n	8000882 <__aeabi_dmul+0x24a>
 8000a28:	ea95 0f0c 	teq	r5, ip
 8000a2c:	d106      	bne.n	8000a3c <__aeabi_ddiv+0x1b0>
 8000a2e:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
 8000a32:	f43f aefd 	beq.w	8000830 <__aeabi_dmul+0x1f8>
 8000a36:	4610      	mov	r0, r2
 8000a38:	4619      	mov	r1, r3
 8000a3a:	e722      	b.n	8000882 <__aeabi_dmul+0x24a>
 8000a3c:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 8000a40:	bf18      	it	ne
 8000a42:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 8000a46:	f47f aec5 	bne.w	80007d4 <__aeabi_dmul+0x19c>
 8000a4a:	ea50 0441 	orrs.w	r4, r0, r1, lsl #1
 8000a4e:	f47f af0d 	bne.w	800086c <__aeabi_dmul+0x234>
 8000a52:	ea52 0543 	orrs.w	r5, r2, r3, lsl #1
 8000a56:	f47f aeeb 	bne.w	8000830 <__aeabi_dmul+0x1f8>
 8000a5a:	e712      	b.n	8000882 <__aeabi_dmul+0x24a>

08000a5c <__gedf2>:
 8000a5c:	f04f 3cff 	mov.w	ip, #4294967295
 8000a60:	e006      	b.n	8000a70 <__cmpdf2+0x4>
 8000a62:	bf00      	nop

08000a64 <__ledf2>:
 8000a64:	f04f 0c01 	mov.w	ip, #1
 8000a68:	e002      	b.n	8000a70 <__cmpdf2+0x4>
 8000a6a:	bf00      	nop

08000a6c <__cmpdf2>:
 8000a6c:	f04f 0c01 	mov.w	ip, #1
 8000a70:	f84d cd04 	str.w	ip, [sp, #-4]!
 8000a74:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000a78:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000a7c:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000a80:	bf18      	it	ne
 8000a82:	ea7f 5c6c 	mvnsne.w	ip, ip, asr #21
 8000a86:	d01b      	beq.n	8000ac0 <__cmpdf2+0x54>
 8000a88:	b001      	add	sp, #4
 8000a8a:	ea50 0c41 	orrs.w	ip, r0, r1, lsl #1
 8000a8e:	bf0c      	ite	eq
 8000a90:	ea52 0c43 	orrseq.w	ip, r2, r3, lsl #1
 8000a94:	ea91 0f03 	teqne	r1, r3
 8000a98:	bf02      	ittt	eq
 8000a9a:	ea90 0f02 	teqeq	r0, r2
 8000a9e:	2000      	moveq	r0, #0
 8000aa0:	4770      	bxeq	lr
 8000aa2:	f110 0f00 	cmn.w	r0, #0
 8000aa6:	ea91 0f03 	teq	r1, r3
 8000aaa:	bf58      	it	pl
 8000aac:	4299      	cmppl	r1, r3
 8000aae:	bf08      	it	eq
 8000ab0:	4290      	cmpeq	r0, r2
 8000ab2:	bf2c      	ite	cs
 8000ab4:	17d8      	asrcs	r0, r3, #31
 8000ab6:	ea6f 70e3 	mvncc.w	r0, r3, asr #31
 8000aba:	f040 0001 	orr.w	r0, r0, #1
 8000abe:	4770      	bx	lr
 8000ac0:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000ac4:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000ac8:	d102      	bne.n	8000ad0 <__cmpdf2+0x64>
 8000aca:	ea50 3c01 	orrs.w	ip, r0, r1, lsl #12
 8000ace:	d107      	bne.n	8000ae0 <__cmpdf2+0x74>
 8000ad0:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000ad4:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000ad8:	d1d6      	bne.n	8000a88 <__cmpdf2+0x1c>
 8000ada:	ea52 3c03 	orrs.w	ip, r2, r3, lsl #12
 8000ade:	d0d3      	beq.n	8000a88 <__cmpdf2+0x1c>
 8000ae0:	f85d 0b04 	ldr.w	r0, [sp], #4
 8000ae4:	4770      	bx	lr
 8000ae6:	bf00      	nop

08000ae8 <__aeabi_cdrcmple>:
 8000ae8:	4684      	mov	ip, r0
 8000aea:	4610      	mov	r0, r2
 8000aec:	4662      	mov	r2, ip
 8000aee:	468c      	mov	ip, r1
 8000af0:	4619      	mov	r1, r3
 8000af2:	4663      	mov	r3, ip
 8000af4:	e000      	b.n	8000af8 <__aeabi_cdcmpeq>
 8000af6:	bf00      	nop

08000af8 <__aeabi_cdcmpeq>:
 8000af8:	b501      	push	{r0, lr}
 8000afa:	f7ff ffb7 	bl	8000a6c <__cmpdf2>
 8000afe:	2800      	cmp	r0, #0
 8000b00:	bf48      	it	mi
 8000b02:	f110 0f00 	cmnmi.w	r0, #0
 8000b06:	bd01      	pop	{r0, pc}

08000b08 <__aeabi_dcmpeq>:
 8000b08:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000b0c:	f7ff fff4 	bl	8000af8 <__aeabi_cdcmpeq>
 8000b10:	bf0c      	ite	eq
 8000b12:	2001      	moveq	r0, #1
 8000b14:	2000      	movne	r0, #0
 8000b16:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b1a:	bf00      	nop

08000b1c <__aeabi_dcmplt>:
 8000b1c:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000b20:	f7ff ffea 	bl	8000af8 <__aeabi_cdcmpeq>
 8000b24:	bf34      	ite	cc
 8000b26:	2001      	movcc	r0, #1
 8000b28:	2000      	movcs	r0, #0
 8000b2a:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b2e:	bf00      	nop

08000b30 <__aeabi_dcmple>:
 8000b30:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000b34:	f7ff ffe0 	bl	8000af8 <__aeabi_cdcmpeq>
 8000b38:	bf94      	ite	ls
 8000b3a:	2001      	movls	r0, #1
 8000b3c:	2000      	movhi	r0, #0
 8000b3e:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b42:	bf00      	nop

08000b44 <__aeabi_dcmpge>:
 8000b44:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000b48:	f7ff ffce 	bl	8000ae8 <__aeabi_cdrcmple>
 8000b4c:	bf94      	ite	ls
 8000b4e:	2001      	movls	r0, #1
 8000b50:	2000      	movhi	r0, #0
 8000b52:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b56:	bf00      	nop

08000b58 <__aeabi_dcmpgt>:
 8000b58:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000b5c:	f7ff ffc4 	bl	8000ae8 <__aeabi_cdrcmple>
 8000b60:	bf34      	ite	cc
 8000b62:	2001      	movcc	r0, #1
 8000b64:	2000      	movcs	r0, #0
 8000b66:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b6a:	bf00      	nop

08000b6c <__aeabi_dcmpun>:
 8000b6c:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000b70:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000b74:	d102      	bne.n	8000b7c <__aeabi_dcmpun+0x10>
 8000b76:	ea50 3c01 	orrs.w	ip, r0, r1, lsl #12
 8000b7a:	d10a      	bne.n	8000b92 <__aeabi_dcmpun+0x26>
 8000b7c:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000b80:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000b84:	d102      	bne.n	8000b8c <__aeabi_dcmpun+0x20>
 8000b86:	ea52 3c03 	orrs.w	ip, r2, r3, lsl #12
 8000b8a:	d102      	bne.n	8000b92 <__aeabi_dcmpun+0x26>
 8000b8c:	f04f 0000 	mov.w	r0, #0
 8000b90:	4770      	bx	lr
 8000b92:	f04f 0001 	mov.w	r0, #1
 8000b96:	4770      	bx	lr

08000b98 <__aeabi_d2iz>:
 8000b98:	ea4f 0241 	mov.w	r2, r1, lsl #1
 8000b9c:	f512 1200 	adds.w	r2, r2, #2097152	; 0x200000
 8000ba0:	d215      	bcs.n	8000bce <__aeabi_d2iz+0x36>
 8000ba2:	d511      	bpl.n	8000bc8 <__aeabi_d2iz+0x30>
 8000ba4:	f46f 7378 	mvn.w	r3, #992	; 0x3e0
 8000ba8:	ebb3 5262 	subs.w	r2, r3, r2, asr #21
 8000bac:	d912      	bls.n	8000bd4 <__aeabi_d2iz+0x3c>
 8000bae:	ea4f 23c1 	mov.w	r3, r1, lsl #11
 8000bb2:	f043 4300 	orr.w	r3, r3, #2147483648	; 0x80000000
 8000bb6:	ea43 5350 	orr.w	r3, r3, r0, lsr #21
 8000bba:	f011 4f00 	tst.w	r1, #2147483648	; 0x80000000
 8000bbe:	fa23 f002 	lsr.w	r0, r3, r2
 8000bc2:	bf18      	it	ne
 8000bc4:	4240      	negne	r0, r0
 8000bc6:	4770      	bx	lr
 8000bc8:	f04f 0000 	mov.w	r0, #0
 8000bcc:	4770      	bx	lr
 8000bce:	ea50 3001 	orrs.w	r0, r0, r1, lsl #12
 8000bd2:	d105      	bne.n	8000be0 <__aeabi_d2iz+0x48>
 8000bd4:	f011 4000 	ands.w	r0, r1, #2147483648	; 0x80000000
 8000bd8:	bf08      	it	eq
 8000bda:	f06f 4000 	mvneq.w	r0, #2147483648	; 0x80000000
 8000bde:	4770      	bx	lr
 8000be0:	f04f 0000 	mov.w	r0, #0
 8000be4:	4770      	bx	lr
 8000be6:	bf00      	nop

08000be8 <__aeabi_uldivmod>:
 8000be8:	b953      	cbnz	r3, 8000c00 <__aeabi_uldivmod+0x18>
 8000bea:	b94a      	cbnz	r2, 8000c00 <__aeabi_uldivmod+0x18>
 8000bec:	2900      	cmp	r1, #0
 8000bee:	bf08      	it	eq
 8000bf0:	2800      	cmpeq	r0, #0
 8000bf2:	bf1c      	itt	ne
 8000bf4:	f04f 31ff 	movne.w	r1, #4294967295
 8000bf8:	f04f 30ff 	movne.w	r0, #4294967295
 8000bfc:	f000 b970 	b.w	8000ee0 <__aeabi_idiv0>
 8000c00:	f1ad 0c08 	sub.w	ip, sp, #8
 8000c04:	e96d ce04 	strd	ip, lr, [sp, #-16]!
 8000c08:	f000 f806 	bl	8000c18 <__udivmoddi4>
 8000c0c:	f8dd e004 	ldr.w	lr, [sp, #4]
 8000c10:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 8000c14:	b004      	add	sp, #16
 8000c16:	4770      	bx	lr

08000c18 <__udivmoddi4>:
 8000c18:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8000c1c:	9e08      	ldr	r6, [sp, #32]
 8000c1e:	460d      	mov	r5, r1
 8000c20:	4604      	mov	r4, r0
 8000c22:	460f      	mov	r7, r1
 8000c24:	2b00      	cmp	r3, #0
 8000c26:	d14a      	bne.n	8000cbe <__udivmoddi4+0xa6>
 8000c28:	428a      	cmp	r2, r1
 8000c2a:	4694      	mov	ip, r2
 8000c2c:	d965      	bls.n	8000cfa <__udivmoddi4+0xe2>
 8000c2e:	fab2 f382 	clz	r3, r2
 8000c32:	b143      	cbz	r3, 8000c46 <__udivmoddi4+0x2e>
 8000c34:	fa02 fc03 	lsl.w	ip, r2, r3
 8000c38:	f1c3 0220 	rsb	r2, r3, #32
 8000c3c:	409f      	lsls	r7, r3
 8000c3e:	fa20 f202 	lsr.w	r2, r0, r2
 8000c42:	4317      	orrs	r7, r2
 8000c44:	409c      	lsls	r4, r3
 8000c46:	ea4f 4e1c 	mov.w	lr, ip, lsr #16
 8000c4a:	fa1f f58c 	uxth.w	r5, ip
 8000c4e:	fbb7 f1fe 	udiv	r1, r7, lr
 8000c52:	0c22      	lsrs	r2, r4, #16
 8000c54:	fb0e 7711 	mls	r7, lr, r1, r7
 8000c58:	ea42 4207 	orr.w	r2, r2, r7, lsl #16
 8000c5c:	fb01 f005 	mul.w	r0, r1, r5
 8000c60:	4290      	cmp	r0, r2
 8000c62:	d90a      	bls.n	8000c7a <__udivmoddi4+0x62>
 8000c64:	eb1c 0202 	adds.w	r2, ip, r2
 8000c68:	f101 37ff 	add.w	r7, r1, #4294967295
 8000c6c:	f080 811c 	bcs.w	8000ea8 <__udivmoddi4+0x290>
 8000c70:	4290      	cmp	r0, r2
 8000c72:	f240 8119 	bls.w	8000ea8 <__udivmoddi4+0x290>
 8000c76:	3902      	subs	r1, #2
 8000c78:	4462      	add	r2, ip
 8000c7a:	1a12      	subs	r2, r2, r0
 8000c7c:	b2a4      	uxth	r4, r4
 8000c7e:	fbb2 f0fe 	udiv	r0, r2, lr
 8000c82:	fb0e 2210 	mls	r2, lr, r0, r2
 8000c86:	ea44 4402 	orr.w	r4, r4, r2, lsl #16
 8000c8a:	fb00 f505 	mul.w	r5, r0, r5
 8000c8e:	42a5      	cmp	r5, r4
 8000c90:	d90a      	bls.n	8000ca8 <__udivmoddi4+0x90>
 8000c92:	eb1c 0404 	adds.w	r4, ip, r4
 8000c96:	f100 32ff 	add.w	r2, r0, #4294967295
 8000c9a:	f080 8107 	bcs.w	8000eac <__udivmoddi4+0x294>
 8000c9e:	42a5      	cmp	r5, r4
 8000ca0:	f240 8104 	bls.w	8000eac <__udivmoddi4+0x294>
 8000ca4:	4464      	add	r4, ip
 8000ca6:	3802      	subs	r0, #2
 8000ca8:	ea40 4001 	orr.w	r0, r0, r1, lsl #16
 8000cac:	1b64      	subs	r4, r4, r5
 8000cae:	2100      	movs	r1, #0
 8000cb0:	b11e      	cbz	r6, 8000cba <__udivmoddi4+0xa2>
 8000cb2:	40dc      	lsrs	r4, r3
 8000cb4:	2300      	movs	r3, #0
 8000cb6:	e9c6 4300 	strd	r4, r3, [r6]
 8000cba:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8000cbe:	428b      	cmp	r3, r1
 8000cc0:	d908      	bls.n	8000cd4 <__udivmoddi4+0xbc>
 8000cc2:	2e00      	cmp	r6, #0
 8000cc4:	f000 80ed 	beq.w	8000ea2 <__udivmoddi4+0x28a>
 8000cc8:	2100      	movs	r1, #0
 8000cca:	e9c6 0500 	strd	r0, r5, [r6]
 8000cce:	4608      	mov	r0, r1
 8000cd0:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8000cd4:	fab3 f183 	clz	r1, r3
 8000cd8:	2900      	cmp	r1, #0
 8000cda:	d149      	bne.n	8000d70 <__udivmoddi4+0x158>
 8000cdc:	42ab      	cmp	r3, r5
 8000cde:	d302      	bcc.n	8000ce6 <__udivmoddi4+0xce>
 8000ce0:	4282      	cmp	r2, r0
 8000ce2:	f200 80f8 	bhi.w	8000ed6 <__udivmoddi4+0x2be>
 8000ce6:	1a84      	subs	r4, r0, r2
 8000ce8:	eb65 0203 	sbc.w	r2, r5, r3
 8000cec:	2001      	movs	r0, #1
 8000cee:	4617      	mov	r7, r2
 8000cf0:	2e00      	cmp	r6, #0
 8000cf2:	d0e2      	beq.n	8000cba <__udivmoddi4+0xa2>
 8000cf4:	e9c6 4700 	strd	r4, r7, [r6]
 8000cf8:	e7df      	b.n	8000cba <__udivmoddi4+0xa2>
 8000cfa:	b902      	cbnz	r2, 8000cfe <__udivmoddi4+0xe6>
 8000cfc:	deff      	udf	#255	; 0xff
 8000cfe:	fab2 f382 	clz	r3, r2
 8000d02:	2b00      	cmp	r3, #0
 8000d04:	f040 8090 	bne.w	8000e28 <__udivmoddi4+0x210>
 8000d08:	1a8a      	subs	r2, r1, r2
 8000d0a:	ea4f 471c 	mov.w	r7, ip, lsr #16
 8000d0e:	fa1f fe8c 	uxth.w	lr, ip
 8000d12:	2101      	movs	r1, #1
 8000d14:	fbb2 f5f7 	udiv	r5, r2, r7
 8000d18:	fb07 2015 	mls	r0, r7, r5, r2
 8000d1c:	0c22      	lsrs	r2, r4, #16
 8000d1e:	ea42 4200 	orr.w	r2, r2, r0, lsl #16
 8000d22:	fb0e f005 	mul.w	r0, lr, r5
 8000d26:	4290      	cmp	r0, r2
 8000d28:	d908      	bls.n	8000d3c <__udivmoddi4+0x124>
 8000d2a:	eb1c 0202 	adds.w	r2, ip, r2
 8000d2e:	f105 38ff 	add.w	r8, r5, #4294967295
 8000d32:	d202      	bcs.n	8000d3a <__udivmoddi4+0x122>
 8000d34:	4290      	cmp	r0, r2
 8000d36:	f200 80cb 	bhi.w	8000ed0 <__udivmoddi4+0x2b8>
 8000d3a:	4645      	mov	r5, r8
 8000d3c:	1a12      	subs	r2, r2, r0
 8000d3e:	b2a4      	uxth	r4, r4
 8000d40:	fbb2 f0f7 	udiv	r0, r2, r7
 8000d44:	fb07 2210 	mls	r2, r7, r0, r2
 8000d48:	ea44 4402 	orr.w	r4, r4, r2, lsl #16
 8000d4c:	fb0e fe00 	mul.w	lr, lr, r0
 8000d50:	45a6      	cmp	lr, r4
 8000d52:	d908      	bls.n	8000d66 <__udivmoddi4+0x14e>
 8000d54:	eb1c 0404 	adds.w	r4, ip, r4
 8000d58:	f100 32ff 	add.w	r2, r0, #4294967295
 8000d5c:	d202      	bcs.n	8000d64 <__udivmoddi4+0x14c>
 8000d5e:	45a6      	cmp	lr, r4
 8000d60:	f200 80bb 	bhi.w	8000eda <__udivmoddi4+0x2c2>
 8000d64:	4610      	mov	r0, r2
 8000d66:	eba4 040e 	sub.w	r4, r4, lr
 8000d6a:	ea40 4005 	orr.w	r0, r0, r5, lsl #16
 8000d6e:	e79f      	b.n	8000cb0 <__udivmoddi4+0x98>
 8000d70:	f1c1 0720 	rsb	r7, r1, #32
 8000d74:	408b      	lsls	r3, r1
 8000d76:	fa22 fc07 	lsr.w	ip, r2, r7
 8000d7a:	ea4c 0c03 	orr.w	ip, ip, r3
 8000d7e:	fa05 f401 	lsl.w	r4, r5, r1
 8000d82:	fa20 f307 	lsr.w	r3, r0, r7
 8000d86:	40fd      	lsrs	r5, r7
 8000d88:	ea4f 491c 	mov.w	r9, ip, lsr #16
 8000d8c:	4323      	orrs	r3, r4
 8000d8e:	fbb5 f8f9 	udiv	r8, r5, r9
 8000d92:	fa1f fe8c 	uxth.w	lr, ip
 8000d96:	fb09 5518 	mls	r5, r9, r8, r5
 8000d9a:	0c1c      	lsrs	r4, r3, #16
 8000d9c:	ea44 4405 	orr.w	r4, r4, r5, lsl #16
 8000da0:	fb08 f50e 	mul.w	r5, r8, lr
 8000da4:	42a5      	cmp	r5, r4
 8000da6:	fa02 f201 	lsl.w	r2, r2, r1
 8000daa:	fa00 f001 	lsl.w	r0, r0, r1
 8000dae:	d90b      	bls.n	8000dc8 <__udivmoddi4+0x1b0>
 8000db0:	eb1c 0404 	adds.w	r4, ip, r4
 8000db4:	f108 3aff 	add.w	sl, r8, #4294967295
 8000db8:	f080 8088 	bcs.w	8000ecc <__udivmoddi4+0x2b4>
 8000dbc:	42a5      	cmp	r5, r4
 8000dbe:	f240 8085 	bls.w	8000ecc <__udivmoddi4+0x2b4>
 8000dc2:	f1a8 0802 	sub.w	r8, r8, #2
 8000dc6:	4464      	add	r4, ip
 8000dc8:	1b64      	subs	r4, r4, r5
 8000dca:	b29d      	uxth	r5, r3
 8000dcc:	fbb4 f3f9 	udiv	r3, r4, r9
 8000dd0:	fb09 4413 	mls	r4, r9, r3, r4
 8000dd4:	ea45 4404 	orr.w	r4, r5, r4, lsl #16
 8000dd8:	fb03 fe0e 	mul.w	lr, r3, lr
 8000ddc:	45a6      	cmp	lr, r4
 8000dde:	d908      	bls.n	8000df2 <__udivmoddi4+0x1da>
 8000de0:	eb1c 0404 	adds.w	r4, ip, r4
 8000de4:	f103 35ff 	add.w	r5, r3, #4294967295
 8000de8:	d26c      	bcs.n	8000ec4 <__udivmoddi4+0x2ac>
 8000dea:	45a6      	cmp	lr, r4
 8000dec:	d96a      	bls.n	8000ec4 <__udivmoddi4+0x2ac>
 8000dee:	3b02      	subs	r3, #2
 8000df0:	4464      	add	r4, ip
 8000df2:	ea43 4308 	orr.w	r3, r3, r8, lsl #16
 8000df6:	fba3 9502 	umull	r9, r5, r3, r2
 8000dfa:	eba4 040e 	sub.w	r4, r4, lr
 8000dfe:	42ac      	cmp	r4, r5
 8000e00:	46c8      	mov	r8, r9
 8000e02:	46ae      	mov	lr, r5
 8000e04:	d356      	bcc.n	8000eb4 <__udivmoddi4+0x29c>
 8000e06:	d053      	beq.n	8000eb0 <__udivmoddi4+0x298>
 8000e08:	b156      	cbz	r6, 8000e20 <__udivmoddi4+0x208>
 8000e0a:	ebb0 0208 	subs.w	r2, r0, r8
 8000e0e:	eb64 040e 	sbc.w	r4, r4, lr
 8000e12:	fa04 f707 	lsl.w	r7, r4, r7
 8000e16:	40ca      	lsrs	r2, r1
 8000e18:	40cc      	lsrs	r4, r1
 8000e1a:	4317      	orrs	r7, r2
 8000e1c:	e9c6 7400 	strd	r7, r4, [r6]
 8000e20:	4618      	mov	r0, r3
 8000e22:	2100      	movs	r1, #0
 8000e24:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8000e28:	f1c3 0120 	rsb	r1, r3, #32
 8000e2c:	fa02 fc03 	lsl.w	ip, r2, r3
 8000e30:	fa20 f201 	lsr.w	r2, r0, r1
 8000e34:	fa25 f101 	lsr.w	r1, r5, r1
 8000e38:	409d      	lsls	r5, r3
 8000e3a:	432a      	orrs	r2, r5
 8000e3c:	ea4f 471c 	mov.w	r7, ip, lsr #16
 8000e40:	fa1f fe8c 	uxth.w	lr, ip
 8000e44:	fbb1 f0f7 	udiv	r0, r1, r7
 8000e48:	fb07 1510 	mls	r5, r7, r0, r1
 8000e4c:	0c11      	lsrs	r1, r2, #16
 8000e4e:	ea41 4105 	orr.w	r1, r1, r5, lsl #16
 8000e52:	fb00 f50e 	mul.w	r5, r0, lr
 8000e56:	428d      	cmp	r5, r1
 8000e58:	fa04 f403 	lsl.w	r4, r4, r3
 8000e5c:	d908      	bls.n	8000e70 <__udivmoddi4+0x258>
 8000e5e:	eb1c 0101 	adds.w	r1, ip, r1
 8000e62:	f100 38ff 	add.w	r8, r0, #4294967295
 8000e66:	d22f      	bcs.n	8000ec8 <__udivmoddi4+0x2b0>
 8000e68:	428d      	cmp	r5, r1
 8000e6a:	d92d      	bls.n	8000ec8 <__udivmoddi4+0x2b0>
 8000e6c:	3802      	subs	r0, #2
 8000e6e:	4461      	add	r1, ip
 8000e70:	1b49      	subs	r1, r1, r5
 8000e72:	b292      	uxth	r2, r2
 8000e74:	fbb1 f5f7 	udiv	r5, r1, r7
 8000e78:	fb07 1115 	mls	r1, r7, r5, r1
 8000e7c:	ea42 4201 	orr.w	r2, r2, r1, lsl #16
 8000e80:	fb05 f10e 	mul.w	r1, r5, lr
 8000e84:	4291      	cmp	r1, r2
 8000e86:	d908      	bls.n	8000e9a <__udivmoddi4+0x282>
 8000e88:	eb1c 0202 	adds.w	r2, ip, r2
 8000e8c:	f105 38ff 	add.w	r8, r5, #4294967295
 8000e90:	d216      	bcs.n	8000ec0 <__udivmoddi4+0x2a8>
 8000e92:	4291      	cmp	r1, r2
 8000e94:	d914      	bls.n	8000ec0 <__udivmoddi4+0x2a8>
 8000e96:	3d02      	subs	r5, #2
 8000e98:	4462      	add	r2, ip
 8000e9a:	1a52      	subs	r2, r2, r1
 8000e9c:	ea45 4100 	orr.w	r1, r5, r0, lsl #16
 8000ea0:	e738      	b.n	8000d14 <__udivmoddi4+0xfc>
 8000ea2:	4631      	mov	r1, r6
 8000ea4:	4630      	mov	r0, r6
 8000ea6:	e708      	b.n	8000cba <__udivmoddi4+0xa2>
 8000ea8:	4639      	mov	r1, r7
 8000eaa:	e6e6      	b.n	8000c7a <__udivmoddi4+0x62>
 8000eac:	4610      	mov	r0, r2
 8000eae:	e6fb      	b.n	8000ca8 <__udivmoddi4+0x90>
 8000eb0:	4548      	cmp	r0, r9
 8000eb2:	d2a9      	bcs.n	8000e08 <__udivmoddi4+0x1f0>
 8000eb4:	ebb9 0802 	subs.w	r8, r9, r2
 8000eb8:	eb65 0e0c 	sbc.w	lr, r5, ip
 8000ebc:	3b01      	subs	r3, #1
 8000ebe:	e7a3      	b.n	8000e08 <__udivmoddi4+0x1f0>
 8000ec0:	4645      	mov	r5, r8
 8000ec2:	e7ea      	b.n	8000e9a <__udivmoddi4+0x282>
 8000ec4:	462b      	mov	r3, r5
 8000ec6:	e794      	b.n	8000df2 <__udivmoddi4+0x1da>
 8000ec8:	4640      	mov	r0, r8
 8000eca:	e7d1      	b.n	8000e70 <__udivmoddi4+0x258>
 8000ecc:	46d0      	mov	r8, sl
 8000ece:	e77b      	b.n	8000dc8 <__udivmoddi4+0x1b0>
 8000ed0:	3d02      	subs	r5, #2
 8000ed2:	4462      	add	r2, ip
 8000ed4:	e732      	b.n	8000d3c <__udivmoddi4+0x124>
 8000ed6:	4608      	mov	r0, r1
 8000ed8:	e70a      	b.n	8000cf0 <__udivmoddi4+0xd8>
 8000eda:	4464      	add	r4, ip
 8000edc:	3802      	subs	r0, #2
 8000ede:	e742      	b.n	8000d66 <__udivmoddi4+0x14e>

08000ee0 <__aeabi_idiv0>:
 8000ee0:	4770      	bx	lr
 8000ee2:	bf00      	nop

08000ee4 <HAL_SPI_TxCpltCallback>:
uint16_t buffer_1_ligne[16*320];			//largeur du char X largeur de l'écran
uint16_t buffer_one_char[12*16*4*4];		//Assez gros pour avoir la possibilité de faire un X4 sur la grosseur du char
void HAL_SPI_TxCpltCallback(SPI_HandleTypeDef *hspi);

void HAL_SPI_TxCpltCallback(SPI_HandleTypeDef *hspi)
{
 8000ee4:	b580      	push	{r7, lr}
 8000ee6:	b082      	sub	sp, #8
 8000ee8:	af00      	add	r7, sp, #0
 8000eea:	6078      	str	r0, [r7, #4]
	HAL_GPIO_WritePin(LCD_CS_PORT, LCD_CS_PIN, GPIO_PIN_SET);
 8000eec:	2201      	movs	r2, #1
 8000eee:	f44f 7180 	mov.w	r1, #256	; 0x100
 8000ef2:	4805      	ldr	r0, [pc, #20]	; (8000f08 <HAL_SPI_TxCpltCallback+0x24>)
 8000ef4:	f002 fa98 	bl	8003428 <HAL_GPIO_WritePin>
	//while(!__HAL_SPI_GET_FLAG(&hspi3,SPI_FLAG_TXE)){};
	LCD_SPI_DMA_IN_PROGRESS=0;
 8000ef8:	4b04      	ldr	r3, [pc, #16]	; (8000f0c <HAL_SPI_TxCpltCallback+0x28>)
 8000efa:	2200      	movs	r2, #0
 8000efc:	601a      	str	r2, [r3, #0]
}
 8000efe:	bf00      	nop
 8000f00:	3708      	adds	r7, #8
 8000f02:	46bd      	mov	sp, r7
 8000f04:	bd80      	pop	{r7, pc}
 8000f06:	bf00      	nop
 8000f08:	40020800 	.word	0x40020800
 8000f0c:	200001f8 	.word	0x200001f8

08000f10 <ILI9341_Draw_Text>:
 *    Size==3 ->	4.9mS par caractère
 *    Size==4 ->	8.6ms par caractère
 */

void ILI9341_Draw_Text(const char* Text, uint16_t X, uint16_t Y, uint16_t Colour, uint16_t Size, uint16_t Background_Colour)
{
 8000f10:	b590      	push	{r4, r7, lr}
 8000f12:	b087      	sub	sp, #28
 8000f14:	af02      	add	r7, sp, #8
 8000f16:	60f8      	str	r0, [r7, #12]
 8000f18:	4608      	mov	r0, r1
 8000f1a:	4611      	mov	r1, r2
 8000f1c:	461a      	mov	r2, r3
 8000f1e:	4603      	mov	r3, r0
 8000f20:	817b      	strh	r3, [r7, #10]
 8000f22:	460b      	mov	r3, r1
 8000f24:	813b      	strh	r3, [r7, #8]
 8000f26:	4613      	mov	r3, r2
 8000f28:	80fb      	strh	r3, [r7, #6]
	if(Size>4)Size=4;
 8000f2a:	8c3b      	ldrh	r3, [r7, #32]
 8000f2c:	2b04      	cmp	r3, #4
 8000f2e:	d901      	bls.n	8000f34 <ILI9341_Draw_Text+0x24>
 8000f30:	2304      	movs	r3, #4
 8000f32:	843b      	strh	r3, [r7, #32]
	if(Size<1)Size=1;
 8000f34:	8c3b      	ldrh	r3, [r7, #32]
 8000f36:	2b00      	cmp	r3, #0
 8000f38:	d101      	bne.n	8000f3e <ILI9341_Draw_Text+0x2e>
 8000f3a:	2301      	movs	r3, #1
 8000f3c:	843b      	strh	r3, [r7, #32]
	if(Size==1)LCD_WRITE_DMA_STRING(Text, X, Y, Colour, Size, Background_Colour);
 8000f3e:	8c3b      	ldrh	r3, [r7, #32]
 8000f40:	2b01      	cmp	r3, #1
 8000f42:	d10b      	bne.n	8000f5c <ILI9341_Draw_Text+0x4c>
 8000f44:	88f8      	ldrh	r0, [r7, #6]
 8000f46:	893a      	ldrh	r2, [r7, #8]
 8000f48:	8979      	ldrh	r1, [r7, #10]
 8000f4a:	8cbb      	ldrh	r3, [r7, #36]	; 0x24
 8000f4c:	9301      	str	r3, [sp, #4]
 8000f4e:	8c3b      	ldrh	r3, [r7, #32]
 8000f50:	9300      	str	r3, [sp, #0]
 8000f52:	4603      	mov	r3, r0
 8000f54:	68f8      	ldr	r0, [r7, #12]
 8000f56:	f000 f907 	bl	8001168 <LCD_WRITE_DMA_STRING>

			ILI9341_Draw_Char_burst(*Text++, X, Y, Colour, Size, Background_Colour);
			X += (CHAR_WIDTH12x16+1)*Size;
		}
	}
}
 8000f5a:	e021      	b.n	8000fa0 <ILI9341_Draw_Text+0x90>
		while(LCD_SPI_DMA_IN_PROGRESS){}		//ON NE PEUT PAS ECRIRE SUR LE LCD TANT QUE LE DMA L'OCCUPE
 8000f5c:	bf00      	nop
 8000f5e:	4b12      	ldr	r3, [pc, #72]	; (8000fa8 <ILI9341_Draw_Text+0x98>)
 8000f60:	681b      	ldr	r3, [r3, #0]
 8000f62:	2b00      	cmp	r3, #0
 8000f64:	d1fb      	bne.n	8000f5e <ILI9341_Draw_Text+0x4e>
		while (*Text) {
 8000f66:	e017      	b.n	8000f98 <ILI9341_Draw_Text+0x88>
			ILI9341_Draw_Char_burst(*Text++, X, Y, Colour, Size, Background_Colour);
 8000f68:	68fb      	ldr	r3, [r7, #12]
 8000f6a:	1c5a      	adds	r2, r3, #1
 8000f6c:	60fa      	str	r2, [r7, #12]
 8000f6e:	7818      	ldrb	r0, [r3, #0]
 8000f70:	88fc      	ldrh	r4, [r7, #6]
 8000f72:	893a      	ldrh	r2, [r7, #8]
 8000f74:	8979      	ldrh	r1, [r7, #10]
 8000f76:	8cbb      	ldrh	r3, [r7, #36]	; 0x24
 8000f78:	9301      	str	r3, [sp, #4]
 8000f7a:	8c3b      	ldrh	r3, [r7, #32]
 8000f7c:	9300      	str	r3, [sp, #0]
 8000f7e:	4623      	mov	r3, r4
 8000f80:	f000 f98c 	bl	800129c <ILI9341_Draw_Char_burst>
			X += (CHAR_WIDTH12x16+1)*Size;
 8000f84:	8c3b      	ldrh	r3, [r7, #32]
 8000f86:	461a      	mov	r2, r3
 8000f88:	0052      	lsls	r2, r2, #1
 8000f8a:	441a      	add	r2, r3
 8000f8c:	0092      	lsls	r2, r2, #2
 8000f8e:	4413      	add	r3, r2
 8000f90:	b29a      	uxth	r2, r3
 8000f92:	897b      	ldrh	r3, [r7, #10]
 8000f94:	4413      	add	r3, r2
 8000f96:	817b      	strh	r3, [r7, #10]
		while (*Text) {
 8000f98:	68fb      	ldr	r3, [r7, #12]
 8000f9a:	781b      	ldrb	r3, [r3, #0]
 8000f9c:	2b00      	cmp	r3, #0
 8000f9e:	d1e3      	bne.n	8000f68 <ILI9341_Draw_Text+0x58>
}
 8000fa0:	bf00      	nop
 8000fa2:	3714      	adds	r7, #20
 8000fa4:	46bd      	mov	sp, r7
 8000fa6:	bd90      	pop	{r4, r7, pc}
 8000fa8:	200001f8 	.word	0x200001f8

08000fac <ILI9341_Draw_Char_IN_BUFFER>:


//USED BY DMA FUNCTION
//Converti un caractère dans la table ASCII dans un buffer en un format compatible avec l'écran
void ILI9341_Draw_Char_IN_BUFFER(char Character, uint16_t X, uint16_t Y, uint16_t Colour, uint16_t Size, uint16_t Background_Colour)
{
 8000fac:	b490      	push	{r4, r7}
 8000fae:	b086      	sub	sp, #24
 8000fb0:	af00      	add	r7, sp, #0
 8000fb2:	4604      	mov	r4, r0
 8000fb4:	4608      	mov	r0, r1
 8000fb6:	4611      	mov	r1, r2
 8000fb8:	461a      	mov	r2, r3
 8000fba:	4623      	mov	r3, r4
 8000fbc:	71fb      	strb	r3, [r7, #7]
 8000fbe:	4603      	mov	r3, r0
 8000fc0:	80bb      	strh	r3, [r7, #4]
 8000fc2:	460b      	mov	r3, r1
 8000fc4:	807b      	strh	r3, [r7, #2]
 8000fc6:	4613      	mov	r3, r2
 8000fc8:	803b      	strh	r3, [r7, #0]
	uint8_t 	function_char;
	uint16_t 	i,j;
	uint16_t *ptr1;
	char *ptr_ascii;
	if(Character>127){		//conversion entre ISO8859-1 ET le CP437
 8000fca:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8000fce:	2b00      	cmp	r3, #0
 8000fd0:	da54      	bge.n	800107c <ILI9341_Draw_Char_IN_BUFFER+0xd0>
			if(Character==233)Character=130;
 8000fd2:	79fb      	ldrb	r3, [r7, #7]
 8000fd4:	2be9      	cmp	r3, #233	; 0xe9
 8000fd6:	d101      	bne.n	8000fdc <ILI9341_Draw_Char_IN_BUFFER+0x30>
 8000fd8:	2382      	movs	r3, #130	; 0x82
 8000fda:	71fb      	strb	r3, [r7, #7]
			if(Character==201)Character=144;
 8000fdc:	79fb      	ldrb	r3, [r7, #7]
 8000fde:	2bc9      	cmp	r3, #201	; 0xc9
 8000fe0:	d101      	bne.n	8000fe6 <ILI9341_Draw_Char_IN_BUFFER+0x3a>
 8000fe2:	2390      	movs	r3, #144	; 0x90
 8000fe4:	71fb      	strb	r3, [r7, #7]
			if(Character==232)Character=138;
 8000fe6:	79fb      	ldrb	r3, [r7, #7]
 8000fe8:	2be8      	cmp	r3, #232	; 0xe8
 8000fea:	d101      	bne.n	8000ff0 <ILI9341_Draw_Char_IN_BUFFER+0x44>
 8000fec:	238a      	movs	r3, #138	; 0x8a
 8000fee:	71fb      	strb	r3, [r7, #7]
			if(Character==200)Character=69;
 8000ff0:	79fb      	ldrb	r3, [r7, #7]
 8000ff2:	2bc8      	cmp	r3, #200	; 0xc8
 8000ff4:	d101      	bne.n	8000ffa <ILI9341_Draw_Char_IN_BUFFER+0x4e>
 8000ff6:	2345      	movs	r3, #69	; 0x45
 8000ff8:	71fb      	strb	r3, [r7, #7]
			if(Character==234)Character=136;
 8000ffa:	79fb      	ldrb	r3, [r7, #7]
 8000ffc:	2bea      	cmp	r3, #234	; 0xea
 8000ffe:	d101      	bne.n	8001004 <ILI9341_Draw_Char_IN_BUFFER+0x58>
 8001000:	2388      	movs	r3, #136	; 0x88
 8001002:	71fb      	strb	r3, [r7, #7]
			if(Character==202)Character=69;
 8001004:	79fb      	ldrb	r3, [r7, #7]
 8001006:	2bca      	cmp	r3, #202	; 0xca
 8001008:	d101      	bne.n	800100e <ILI9341_Draw_Char_IN_BUFFER+0x62>
 800100a:	2345      	movs	r3, #69	; 0x45
 800100c:	71fb      	strb	r3, [r7, #7]
			if(Character==224)Character=133;
 800100e:	79fb      	ldrb	r3, [r7, #7]
 8001010:	2be0      	cmp	r3, #224	; 0xe0
 8001012:	d101      	bne.n	8001018 <ILI9341_Draw_Char_IN_BUFFER+0x6c>
 8001014:	2385      	movs	r3, #133	; 0x85
 8001016:	71fb      	strb	r3, [r7, #7]
			if(Character==192)Character=65;
 8001018:	79fb      	ldrb	r3, [r7, #7]
 800101a:	2bc0      	cmp	r3, #192	; 0xc0
 800101c:	d101      	bne.n	8001022 <ILI9341_Draw_Char_IN_BUFFER+0x76>
 800101e:	2341      	movs	r3, #65	; 0x41
 8001020:	71fb      	strb	r3, [r7, #7]
			if(Character==226)Character=131;
 8001022:	79fb      	ldrb	r3, [r7, #7]
 8001024:	2be2      	cmp	r3, #226	; 0xe2
 8001026:	d101      	bne.n	800102c <ILI9341_Draw_Char_IN_BUFFER+0x80>
 8001028:	2383      	movs	r3, #131	; 0x83
 800102a:	71fb      	strb	r3, [r7, #7]
			if(Character==194)Character=65;
 800102c:	79fb      	ldrb	r3, [r7, #7]
 800102e:	2bc2      	cmp	r3, #194	; 0xc2
 8001030:	d101      	bne.n	8001036 <ILI9341_Draw_Char_IN_BUFFER+0x8a>
 8001032:	2341      	movs	r3, #65	; 0x41
 8001034:	71fb      	strb	r3, [r7, #7]
			if(Character==244)Character=147;
 8001036:	79fb      	ldrb	r3, [r7, #7]
 8001038:	2bf4      	cmp	r3, #244	; 0xf4
 800103a:	d101      	bne.n	8001040 <ILI9341_Draw_Char_IN_BUFFER+0x94>
 800103c:	2393      	movs	r3, #147	; 0x93
 800103e:	71fb      	strb	r3, [r7, #7]
			if(Character==231)Character=135;
 8001040:	79fb      	ldrb	r3, [r7, #7]
 8001042:	2be7      	cmp	r3, #231	; 0xe7
 8001044:	d101      	bne.n	800104a <ILI9341_Draw_Char_IN_BUFFER+0x9e>
 8001046:	2387      	movs	r3, #135	; 0x87
 8001048:	71fb      	strb	r3, [r7, #7]
			if(Character==199)Character=128;
 800104a:	79fb      	ldrb	r3, [r7, #7]
 800104c:	2bc7      	cmp	r3, #199	; 0xc7
 800104e:	d101      	bne.n	8001054 <ILI9341_Draw_Char_IN_BUFFER+0xa8>
 8001050:	2380      	movs	r3, #128	; 0x80
 8001052:	71fb      	strb	r3, [r7, #7]
			if(Character==249)Character=151;
 8001054:	79fb      	ldrb	r3, [r7, #7]
 8001056:	2bf9      	cmp	r3, #249	; 0xf9
 8001058:	d101      	bne.n	800105e <ILI9341_Draw_Char_IN_BUFFER+0xb2>
 800105a:	2397      	movs	r3, #151	; 0x97
 800105c:	71fb      	strb	r3, [r7, #7]
			if(Character==217)Character=85;
 800105e:	79fb      	ldrb	r3, [r7, #7]
 8001060:	2bd9      	cmp	r3, #217	; 0xd9
 8001062:	d101      	bne.n	8001068 <ILI9341_Draw_Char_IN_BUFFER+0xbc>
 8001064:	2355      	movs	r3, #85	; 0x55
 8001066:	71fb      	strb	r3, [r7, #7]
			if(Character==251)Character=150;
 8001068:	79fb      	ldrb	r3, [r7, #7]
 800106a:	2bfb      	cmp	r3, #251	; 0xfb
 800106c:	d101      	bne.n	8001072 <ILI9341_Draw_Char_IN_BUFFER+0xc6>
 800106e:	2396      	movs	r3, #150	; 0x96
 8001070:	71fb      	strb	r3, [r7, #7]
			if(Character==219)Character=85;
 8001072:	79fb      	ldrb	r3, [r7, #7]
 8001074:	2bdb      	cmp	r3, #219	; 0xdb
 8001076:	d101      	bne.n	800107c <ILI9341_Draw_Char_IN_BUFFER+0xd0>
 8001078:	2355      	movs	r3, #85	; 0x55
 800107a:	71fb      	strb	r3, [r7, #7]

	}
	function_char = Character;
 800107c:	79fb      	ldrb	r3, [r7, #7]
 800107e:	75fb      	strb	r3, [r7, #23]

	if (function_char < ' ') {
 8001080:	7dfb      	ldrb	r3, [r7, #23]
 8001082:	2b1f      	cmp	r3, #31
 8001084:	d802      	bhi.n	800108c <ILI9341_Draw_Char_IN_BUFFER+0xe0>
		Character = 0;
 8001086:	2300      	movs	r3, #0
 8001088:	71fb      	strb	r3, [r7, #7]
 800108a:	e002      	b.n	8001092 <ILI9341_Draw_Char_IN_BUFFER+0xe6>
	}
	else {
		function_char -= 32;
 800108c:	7dfb      	ldrb	r3, [r7, #23]
 800108e:	3b20      	subs	r3, #32
 8001090:	75fb      	strb	r3, [r7, #23]
	}

	ptr_ascii = (char*)&font12x16[function_char][0];
 8001092:	7dfb      	ldrb	r3, [r7, #23]
 8001094:	015b      	lsls	r3, r3, #5
 8001096:	4a32      	ldr	r2, [pc, #200]	; (8001160 <ILI9341_Draw_Char_IN_BUFFER+0x1b4>)
 8001098:	4413      	add	r3, r2
 800109a:	60bb      	str	r3, [r7, #8]
	ptr1 = buffer_one_char;
 800109c:	4b31      	ldr	r3, [pc, #196]	; (8001164 <ILI9341_Draw_Char_IN_BUFFER+0x1b8>)
 800109e:	60fb      	str	r3, [r7, #12]
	for (j=0; j<16; j++) {
 80010a0:	2300      	movs	r3, #0
 80010a2:	827b      	strh	r3, [r7, #18]
 80010a4:	e053      	b.n	800114e <ILI9341_Draw_Char_IN_BUFFER+0x1a2>
		for (i=0; i<8; i++) {
 80010a6:	2300      	movs	r3, #0
 80010a8:	82bb      	strh	r3, [r7, #20]
 80010aa:	e01d      	b.n	80010e8 <ILI9341_Draw_Char_IN_BUFFER+0x13c>
			if (*ptr_ascii & (0x01<<i)) {		//if (temp[j*2] & (0x01<<i)) {
 80010ac:	68bb      	ldr	r3, [r7, #8]
 80010ae:	781b      	ldrb	r3, [r3, #0]
 80010b0:	461a      	mov	r2, r3
 80010b2:	8abb      	ldrh	r3, [r7, #20]
 80010b4:	fa42 f303 	asr.w	r3, r2, r3
 80010b8:	f003 0301 	and.w	r3, r3, #1
 80010bc:	2b00      	cmp	r3, #0
 80010be:	d008      	beq.n	80010d2 <ILI9341_Draw_Char_IN_BUFFER+0x126>
				*(ptr1+11-i) = Colour;
 80010c0:	8abb      	ldrh	r3, [r7, #20]
 80010c2:	f1c3 030b 	rsb	r3, r3, #11
 80010c6:	005b      	lsls	r3, r3, #1
 80010c8:	68fa      	ldr	r2, [r7, #12]
 80010ca:	4413      	add	r3, r2
 80010cc:	883a      	ldrh	r2, [r7, #0]
 80010ce:	801a      	strh	r2, [r3, #0]
 80010d0:	e007      	b.n	80010e2 <ILI9341_Draw_Char_IN_BUFFER+0x136>
			}
			else *(ptr1+11-i) = Background_Colour;
 80010d2:	8abb      	ldrh	r3, [r7, #20]
 80010d4:	f1c3 030b 	rsb	r3, r3, #11
 80010d8:	005b      	lsls	r3, r3, #1
 80010da:	68fa      	ldr	r2, [r7, #12]
 80010dc:	4413      	add	r3, r2
 80010de:	8cba      	ldrh	r2, [r7, #36]	; 0x24
 80010e0:	801a      	strh	r2, [r3, #0]
		for (i=0; i<8; i++) {
 80010e2:	8abb      	ldrh	r3, [r7, #20]
 80010e4:	3301      	adds	r3, #1
 80010e6:	82bb      	strh	r3, [r7, #20]
 80010e8:	8abb      	ldrh	r3, [r7, #20]
 80010ea:	2b07      	cmp	r3, #7
 80010ec:	d9de      	bls.n	80010ac <ILI9341_Draw_Char_IN_BUFFER+0x100>
		}
		ptr_ascii++;
 80010ee:	68bb      	ldr	r3, [r7, #8]
 80010f0:	3301      	adds	r3, #1
 80010f2:	60bb      	str	r3, [r7, #8]
		for (i=0; i<4; i++) {
 80010f4:	2300      	movs	r3, #0
 80010f6:	82bb      	strh	r3, [r7, #20]
 80010f8:	e01d      	b.n	8001136 <ILI9341_Draw_Char_IN_BUFFER+0x18a>
				if (*ptr_ascii & (0x01<<i)) {	//if (temp[(j*2)+1] & (0x01<<i)) {
 80010fa:	68bb      	ldr	r3, [r7, #8]
 80010fc:	781b      	ldrb	r3, [r3, #0]
 80010fe:	461a      	mov	r2, r3
 8001100:	8abb      	ldrh	r3, [r7, #20]
 8001102:	fa42 f303 	asr.w	r3, r2, r3
 8001106:	f003 0301 	and.w	r3, r3, #1
 800110a:	2b00      	cmp	r3, #0
 800110c:	d008      	beq.n	8001120 <ILI9341_Draw_Char_IN_BUFFER+0x174>
					*(ptr1+3-i) = Colour;
 800110e:	8abb      	ldrh	r3, [r7, #20]
 8001110:	f1c3 0303 	rsb	r3, r3, #3
 8001114:	005b      	lsls	r3, r3, #1
 8001116:	68fa      	ldr	r2, [r7, #12]
 8001118:	4413      	add	r3, r2
 800111a:	883a      	ldrh	r2, [r7, #0]
 800111c:	801a      	strh	r2, [r3, #0]
 800111e:	e007      	b.n	8001130 <ILI9341_Draw_Char_IN_BUFFER+0x184>
				}
				else *(ptr1+3-i) = Background_Colour;
 8001120:	8abb      	ldrh	r3, [r7, #20]
 8001122:	f1c3 0303 	rsb	r3, r3, #3
 8001126:	005b      	lsls	r3, r3, #1
 8001128:	68fa      	ldr	r2, [r7, #12]
 800112a:	4413      	add	r3, r2
 800112c:	8cba      	ldrh	r2, [r7, #36]	; 0x24
 800112e:	801a      	strh	r2, [r3, #0]
		for (i=0; i<4; i++) {
 8001130:	8abb      	ldrh	r3, [r7, #20]
 8001132:	3301      	adds	r3, #1
 8001134:	82bb      	strh	r3, [r7, #20]
 8001136:	8abb      	ldrh	r3, [r7, #20]
 8001138:	2b03      	cmp	r3, #3
 800113a:	d9de      	bls.n	80010fa <ILI9341_Draw_Char_IN_BUFFER+0x14e>
			}
		ptr_ascii++;
 800113c:	68bb      	ldr	r3, [r7, #8]
 800113e:	3301      	adds	r3, #1
 8001140:	60bb      	str	r3, [r7, #8]
		ptr1+=CHAR_WIDTH12x16;
 8001142:	68fb      	ldr	r3, [r7, #12]
 8001144:	3318      	adds	r3, #24
 8001146:	60fb      	str	r3, [r7, #12]
	for (j=0; j<16; j++) {
 8001148:	8a7b      	ldrh	r3, [r7, #18]
 800114a:	3301      	adds	r3, #1
 800114c:	827b      	strh	r3, [r7, #18]
 800114e:	8a7b      	ldrh	r3, [r7, #18]
 8001150:	2b0f      	cmp	r3, #15
 8001152:	d9a8      	bls.n	80010a6 <ILI9341_Draw_Char_IN_BUFFER+0xfa>
	}

}
 8001154:	bf00      	nop
 8001156:	bf00      	nop
 8001158:	3718      	adds	r7, #24
 800115a:	46bd      	mov	sp, r7
 800115c:	bc90      	pop	{r4, r7}
 800115e:	4770      	bx	lr
 8001160:	08007a64 	.word	0x08007a64
 8001164:	200029fc 	.word	0x200029fc

08001168 <LCD_WRITE_DMA_STRING>:

void LCD_WRITE_DMA_STRING(const char* Text, uint16_t X, uint16_t Y, uint16_t Colour, uint16_t Size, uint16_t Background_Colour)
{
 8001168:	b590      	push	{r4, r7, lr}
 800116a:	b08d      	sub	sp, #52	; 0x34
 800116c:	af02      	add	r7, sp, #8
 800116e:	60f8      	str	r0, [r7, #12]
 8001170:	4608      	mov	r0, r1
 8001172:	4611      	mov	r1, r2
 8001174:	461a      	mov	r2, r3
 8001176:	4603      	mov	r3, r0
 8001178:	817b      	strh	r3, [r7, #10]
 800117a:	460b      	mov	r3, r1
 800117c:	813b      	strh	r3, [r7, #8]
 800117e:	4613      	mov	r3, r2
 8001180:	80fb      	strh	r3, [r7, #6]
	uint16_t *ptr_1ligne;
	int cpt_char=0;
 8001182:	2300      	movs	r3, #0
 8001184:	623b      	str	r3, [r7, #32]
	int x_save,y_save;
	int nb_pixel_string;

	while(LCD_SPI_DMA_IN_PROGRESS){}
 8001186:	bf00      	nop
 8001188:	4b41      	ldr	r3, [pc, #260]	; (8001290 <LCD_WRITE_DMA_STRING+0x128>)
 800118a:	681b      	ldr	r3, [r3, #0]
 800118c:	2b00      	cmp	r3, #0
 800118e:	d1fb      	bne.n	8001188 <LCD_WRITE_DMA_STRING+0x20>
	LCD_SPI_DMA_IN_PROGRESS=1;
 8001190:	4b3f      	ldr	r3, [pc, #252]	; (8001290 <LCD_WRITE_DMA_STRING+0x128>)
 8001192:	2201      	movs	r2, #1
 8001194:	601a      	str	r2, [r3, #0]

	nb_pixel_string = strlen(Text)*CHAR_WIDTH12x16;			//Combien de pixel de large
 8001196:	68f8      	ldr	r0, [r7, #12]
 8001198:	f7ff f88a 	bl	80002b0 <strlen>
 800119c:	4602      	mov	r2, r0
 800119e:	4613      	mov	r3, r2
 80011a0:	005b      	lsls	r3, r3, #1
 80011a2:	4413      	add	r3, r2
 80011a4:	009b      	lsls	r3, r3, #2
 80011a6:	61bb      	str	r3, [r7, #24]

	x_save = X;
 80011a8:	897b      	ldrh	r3, [r7, #10]
 80011aa:	617b      	str	r3, [r7, #20]
	y_save = Y;
 80011ac:	893b      	ldrh	r3, [r7, #8]
 80011ae:	613b      	str	r3, [r7, #16]
	ptr_1ligne = buffer_1_ligne;
 80011b0:	4b38      	ldr	r3, [pc, #224]	; (8001294 <LCD_WRITE_DMA_STRING+0x12c>)
 80011b2:	627b      	str	r3, [r7, #36]	; 0x24

	 while (*Text) {				//Tant que la string n'est pas terminé
 80011b4:	e04b      	b.n	800124e <LCD_WRITE_DMA_STRING+0xe6>
		 	 cpt_char++;			//On compte les caractère
 80011b6:	6a3b      	ldr	r3, [r7, #32]
 80011b8:	3301      	adds	r3, #1
 80011ba:	623b      	str	r3, [r7, #32]
		 	 ILI9341_Draw_Char_IN_BUFFER(*Text++, X, Y, Colour, Size, Background_Colour);	//Convertit le char dans un buffer en pixel
 80011bc:	68fb      	ldr	r3, [r7, #12]
 80011be:	1c5a      	adds	r2, r3, #1
 80011c0:	60fa      	str	r2, [r7, #12]
 80011c2:	7818      	ldrb	r0, [r3, #0]
 80011c4:	88fc      	ldrh	r4, [r7, #6]
 80011c6:	893a      	ldrh	r2, [r7, #8]
 80011c8:	8979      	ldrh	r1, [r7, #10]
 80011ca:	8fbb      	ldrh	r3, [r7, #60]	; 0x3c
 80011cc:	9301      	str	r3, [sp, #4]
 80011ce:	8f3b      	ldrh	r3, [r7, #56]	; 0x38
 80011d0:	9300      	str	r3, [sp, #0]
 80011d2:	4623      	mov	r3, r4
 80011d4:	f7ff feea 	bl	8000fac <ILI9341_Draw_Char_IN_BUFFER>
	        X += (CHAR_WIDTH12x16+1)*Size;
 80011d8:	8f3b      	ldrh	r3, [r7, #56]	; 0x38
 80011da:	461a      	mov	r2, r3
 80011dc:	0052      	lsls	r2, r2, #1
 80011de:	441a      	add	r2, r3
 80011e0:	0092      	lsls	r2, r2, #2
 80011e2:	4413      	add	r3, r2
 80011e4:	b29a      	uxth	r2, r3
 80011e6:	897b      	ldrh	r3, [r7, #10]
 80011e8:	4413      	add	r3, r2
 80011ea:	817b      	strh	r3, [r7, #10]

	        for(uint8_t k=0;k<16;k++){		//Copy le caractère dans la ligne a envoyé par DMA
 80011ec:	2300      	movs	r3, #0
 80011ee:	77fb      	strb	r3, [r7, #31]
 80011f0:	e021      	b.n	8001236 <LCD_WRITE_DMA_STRING+0xce>
				for(uint8_t z=0;z<12;z++){
 80011f2:	2300      	movs	r3, #0
 80011f4:	77bb      	strb	r3, [r7, #30]
 80011f6:	e010      	b.n	800121a <LCD_WRITE_DMA_STRING+0xb2>
					*ptr_1ligne++ = buffer_one_char[z+(k*12)];
 80011f8:	7fb9      	ldrb	r1, [r7, #30]
 80011fa:	7ffa      	ldrb	r2, [r7, #31]
 80011fc:	4613      	mov	r3, r2
 80011fe:	005b      	lsls	r3, r3, #1
 8001200:	4413      	add	r3, r2
 8001202:	009b      	lsls	r3, r3, #2
 8001204:	18ca      	adds	r2, r1, r3
 8001206:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8001208:	1c99      	adds	r1, r3, #2
 800120a:	6279      	str	r1, [r7, #36]	; 0x24
 800120c:	4922      	ldr	r1, [pc, #136]	; (8001298 <LCD_WRITE_DMA_STRING+0x130>)
 800120e:	f831 2012 	ldrh.w	r2, [r1, r2, lsl #1]
 8001212:	801a      	strh	r2, [r3, #0]
				for(uint8_t z=0;z<12;z++){
 8001214:	7fbb      	ldrb	r3, [r7, #30]
 8001216:	3301      	adds	r3, #1
 8001218:	77bb      	strb	r3, [r7, #30]
 800121a:	7fbb      	ldrb	r3, [r7, #30]
 800121c:	2b0b      	cmp	r3, #11
 800121e:	d9eb      	bls.n	80011f8 <LCD_WRITE_DMA_STRING+0x90>
				}
				ptr_1ligne+=nb_pixel_string-12;
 8001220:	69bb      	ldr	r3, [r7, #24]
 8001222:	f103 4300 	add.w	r3, r3, #2147483648	; 0x80000000
 8001226:	3b0c      	subs	r3, #12
 8001228:	005b      	lsls	r3, r3, #1
 800122a:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 800122c:	4413      	add	r3, r2
 800122e:	627b      	str	r3, [r7, #36]	; 0x24
	        for(uint8_t k=0;k<16;k++){		//Copy le caractère dans la ligne a envoyé par DMA
 8001230:	7ffb      	ldrb	r3, [r7, #31]
 8001232:	3301      	adds	r3, #1
 8001234:	77fb      	strb	r3, [r7, #31]
 8001236:	7ffb      	ldrb	r3, [r7, #31]
 8001238:	2b0f      	cmp	r3, #15
 800123a:	d9da      	bls.n	80011f2 <LCD_WRITE_DMA_STRING+0x8a>
	        }
	        ptr_1ligne = &(buffer_1_ligne[12*cpt_char]);
 800123c:	6a3a      	ldr	r2, [r7, #32]
 800123e:	4613      	mov	r3, r2
 8001240:	005b      	lsls	r3, r3, #1
 8001242:	4413      	add	r3, r2
 8001244:	009b      	lsls	r3, r3, #2
 8001246:	005b      	lsls	r3, r3, #1
 8001248:	4a12      	ldr	r2, [pc, #72]	; (8001294 <LCD_WRITE_DMA_STRING+0x12c>)
 800124a:	4413      	add	r3, r2
 800124c:	627b      	str	r3, [r7, #36]	; 0x24
	 while (*Text) {				//Tant que la string n'est pas terminé
 800124e:	68fb      	ldr	r3, [r7, #12]
 8001250:	781b      	ldrb	r3, [r3, #0]
 8001252:	2b00      	cmp	r3, #0
 8001254:	d1af      	bne.n	80011b6 <LCD_WRITE_DMA_STRING+0x4e>
	    }

	 ILI9341_Set_Address(x_save, y_save, x_save+nb_pixel_string-1, y_save+16-1);
 8001256:	697b      	ldr	r3, [r7, #20]
 8001258:	b298      	uxth	r0, r3
 800125a:	693b      	ldr	r3, [r7, #16]
 800125c:	b299      	uxth	r1, r3
 800125e:	697b      	ldr	r3, [r7, #20]
 8001260:	b29a      	uxth	r2, r3
 8001262:	69bb      	ldr	r3, [r7, #24]
 8001264:	b29b      	uxth	r3, r3
 8001266:	4413      	add	r3, r2
 8001268:	b29b      	uxth	r3, r3
 800126a:	3b01      	subs	r3, #1
 800126c:	b29a      	uxth	r2, r3
 800126e:	693b      	ldr	r3, [r7, #16]
 8001270:	b29b      	uxth	r3, r3
 8001272:	330f      	adds	r3, #15
 8001274:	b29b      	uxth	r3, r3
 8001276:	f000 fa31 	bl	80016dc <ILI9341_Set_Address>
	 ILI9341_Draw_buffer_Burst_DMA(buffer_1_ligne, nb_pixel_string*16 );	//Envoie la ligne au complet par DMA
 800127a:	69bb      	ldr	r3, [r7, #24]
 800127c:	011b      	lsls	r3, r3, #4
 800127e:	4619      	mov	r1, r3
 8001280:	4804      	ldr	r0, [pc, #16]	; (8001294 <LCD_WRITE_DMA_STRING+0x12c>)
 8001282:	f000 fcb9 	bl	8001bf8 <ILI9341_Draw_buffer_Burst_DMA>

}
 8001286:	bf00      	nop
 8001288:	372c      	adds	r7, #44	; 0x2c
 800128a:	46bd      	mov	sp, r7
 800128c:	bd90      	pop	{r4, r7, pc}
 800128e:	bf00      	nop
 8001290:	200001f8 	.word	0x200001f8
 8001294:	200001fc 	.word	0x200001fc
 8001298:	200029fc 	.word	0x200029fc

0800129c <ILI9341_Draw_Char_burst>:

void ILI9341_Draw_Char_burst(char Character, uint16_t X, uint16_t Y, uint16_t Colour, uint16_t Size, uint16_t Background_Colour)
{
 800129c:	b590      	push	{r4, r7, lr}
 800129e:	b091      	sub	sp, #68	; 0x44
 80012a0:	af00      	add	r7, sp, #0
 80012a2:	4604      	mov	r4, r0
 80012a4:	4608      	mov	r0, r1
 80012a6:	4611      	mov	r1, r2
 80012a8:	461a      	mov	r2, r3
 80012aa:	4623      	mov	r3, r4
 80012ac:	71fb      	strb	r3, [r7, #7]
 80012ae:	4603      	mov	r3, r0
 80012b0:	80bb      	strh	r3, [r7, #4]
 80012b2:	460b      	mov	r3, r1
 80012b4:	807b      	strh	r3, [r7, #2]
 80012b6:	4613      	mov	r3, r2
 80012b8:	803b      	strh	r3, [r7, #0]
	uint8_t 	function_char;
	uint16_t 	i,j;
	uint16_t *ptr1;
	char temp[32];
	if(Character>127){		//conversion entre ISO8859-1 ET le CP437
 80012ba:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80012be:	2b00      	cmp	r3, #0
 80012c0:	da54      	bge.n	800136c <ILI9341_Draw_Char_burst+0xd0>
		if(Character==233)Character=130;
 80012c2:	79fb      	ldrb	r3, [r7, #7]
 80012c4:	2be9      	cmp	r3, #233	; 0xe9
 80012c6:	d101      	bne.n	80012cc <ILI9341_Draw_Char_burst+0x30>
 80012c8:	2382      	movs	r3, #130	; 0x82
 80012ca:	71fb      	strb	r3, [r7, #7]
		if(Character==201)Character=144;
 80012cc:	79fb      	ldrb	r3, [r7, #7]
 80012ce:	2bc9      	cmp	r3, #201	; 0xc9
 80012d0:	d101      	bne.n	80012d6 <ILI9341_Draw_Char_burst+0x3a>
 80012d2:	2390      	movs	r3, #144	; 0x90
 80012d4:	71fb      	strb	r3, [r7, #7]
		if(Character==232)Character=138;
 80012d6:	79fb      	ldrb	r3, [r7, #7]
 80012d8:	2be8      	cmp	r3, #232	; 0xe8
 80012da:	d101      	bne.n	80012e0 <ILI9341_Draw_Char_burst+0x44>
 80012dc:	238a      	movs	r3, #138	; 0x8a
 80012de:	71fb      	strb	r3, [r7, #7]
		if(Character==200)Character=69;
 80012e0:	79fb      	ldrb	r3, [r7, #7]
 80012e2:	2bc8      	cmp	r3, #200	; 0xc8
 80012e4:	d101      	bne.n	80012ea <ILI9341_Draw_Char_burst+0x4e>
 80012e6:	2345      	movs	r3, #69	; 0x45
 80012e8:	71fb      	strb	r3, [r7, #7]
		if(Character==234)Character=136;
 80012ea:	79fb      	ldrb	r3, [r7, #7]
 80012ec:	2bea      	cmp	r3, #234	; 0xea
 80012ee:	d101      	bne.n	80012f4 <ILI9341_Draw_Char_burst+0x58>
 80012f0:	2388      	movs	r3, #136	; 0x88
 80012f2:	71fb      	strb	r3, [r7, #7]
		if(Character==202)Character=69;
 80012f4:	79fb      	ldrb	r3, [r7, #7]
 80012f6:	2bca      	cmp	r3, #202	; 0xca
 80012f8:	d101      	bne.n	80012fe <ILI9341_Draw_Char_burst+0x62>
 80012fa:	2345      	movs	r3, #69	; 0x45
 80012fc:	71fb      	strb	r3, [r7, #7]
		if(Character==224)Character=133;
 80012fe:	79fb      	ldrb	r3, [r7, #7]
 8001300:	2be0      	cmp	r3, #224	; 0xe0
 8001302:	d101      	bne.n	8001308 <ILI9341_Draw_Char_burst+0x6c>
 8001304:	2385      	movs	r3, #133	; 0x85
 8001306:	71fb      	strb	r3, [r7, #7]
		if(Character==192)Character=65;
 8001308:	79fb      	ldrb	r3, [r7, #7]
 800130a:	2bc0      	cmp	r3, #192	; 0xc0
 800130c:	d101      	bne.n	8001312 <ILI9341_Draw_Char_burst+0x76>
 800130e:	2341      	movs	r3, #65	; 0x41
 8001310:	71fb      	strb	r3, [r7, #7]
		if(Character==226)Character=131;
 8001312:	79fb      	ldrb	r3, [r7, #7]
 8001314:	2be2      	cmp	r3, #226	; 0xe2
 8001316:	d101      	bne.n	800131c <ILI9341_Draw_Char_burst+0x80>
 8001318:	2383      	movs	r3, #131	; 0x83
 800131a:	71fb      	strb	r3, [r7, #7]
		if(Character==194)Character=65;
 800131c:	79fb      	ldrb	r3, [r7, #7]
 800131e:	2bc2      	cmp	r3, #194	; 0xc2
 8001320:	d101      	bne.n	8001326 <ILI9341_Draw_Char_burst+0x8a>
 8001322:	2341      	movs	r3, #65	; 0x41
 8001324:	71fb      	strb	r3, [r7, #7]
		if(Character==244)Character=147;
 8001326:	79fb      	ldrb	r3, [r7, #7]
 8001328:	2bf4      	cmp	r3, #244	; 0xf4
 800132a:	d101      	bne.n	8001330 <ILI9341_Draw_Char_burst+0x94>
 800132c:	2393      	movs	r3, #147	; 0x93
 800132e:	71fb      	strb	r3, [r7, #7]
		if(Character==231)Character=135;
 8001330:	79fb      	ldrb	r3, [r7, #7]
 8001332:	2be7      	cmp	r3, #231	; 0xe7
 8001334:	d101      	bne.n	800133a <ILI9341_Draw_Char_burst+0x9e>
 8001336:	2387      	movs	r3, #135	; 0x87
 8001338:	71fb      	strb	r3, [r7, #7]
		if(Character==199)Character=128;
 800133a:	79fb      	ldrb	r3, [r7, #7]
 800133c:	2bc7      	cmp	r3, #199	; 0xc7
 800133e:	d101      	bne.n	8001344 <ILI9341_Draw_Char_burst+0xa8>
 8001340:	2380      	movs	r3, #128	; 0x80
 8001342:	71fb      	strb	r3, [r7, #7]
		if(Character==249)Character=151;
 8001344:	79fb      	ldrb	r3, [r7, #7]
 8001346:	2bf9      	cmp	r3, #249	; 0xf9
 8001348:	d101      	bne.n	800134e <ILI9341_Draw_Char_burst+0xb2>
 800134a:	2397      	movs	r3, #151	; 0x97
 800134c:	71fb      	strb	r3, [r7, #7]
		if(Character==217)Character=85;
 800134e:	79fb      	ldrb	r3, [r7, #7]
 8001350:	2bd9      	cmp	r3, #217	; 0xd9
 8001352:	d101      	bne.n	8001358 <ILI9341_Draw_Char_burst+0xbc>
 8001354:	2355      	movs	r3, #85	; 0x55
 8001356:	71fb      	strb	r3, [r7, #7]
		if(Character==251)Character=150;
 8001358:	79fb      	ldrb	r3, [r7, #7]
 800135a:	2bfb      	cmp	r3, #251	; 0xfb
 800135c:	d101      	bne.n	8001362 <ILI9341_Draw_Char_burst+0xc6>
 800135e:	2396      	movs	r3, #150	; 0x96
 8001360:	71fb      	strb	r3, [r7, #7]
		if(Character==219)Character=85;
 8001362:	79fb      	ldrb	r3, [r7, #7]
 8001364:	2bdb      	cmp	r3, #219	; 0xdb
 8001366:	d101      	bne.n	800136c <ILI9341_Draw_Char_burst+0xd0>
 8001368:	2355      	movs	r3, #85	; 0x55
 800136a:	71fb      	strb	r3, [r7, #7]

	}
	function_char = Character;
 800136c:	79fb      	ldrb	r3, [r7, #7]
 800136e:	f887 303f 	strb.w	r3, [r7, #63]	; 0x3f

	if (function_char < ' ') {
 8001372:	f897 303f 	ldrb.w	r3, [r7, #63]	; 0x3f
 8001376:	2b1f      	cmp	r3, #31
 8001378:	d802      	bhi.n	8001380 <ILI9341_Draw_Char_burst+0xe4>
		Character = 0;
 800137a:	2300      	movs	r3, #0
 800137c:	71fb      	strb	r3, [r7, #7]
 800137e:	e004      	b.n	800138a <ILI9341_Draw_Char_burst+0xee>
	}
	else {
		function_char -= 32;
 8001380:	f897 303f 	ldrb.w	r3, [r7, #63]	; 0x3f
 8001384:	3b20      	subs	r3, #32
 8001386:	f887 303f 	strb.w	r3, [r7, #63]	; 0x3f
	}

	for(uint8_t k = 0; k<32; k++)			//Copie du caratère dans un buffer temporaire
 800138a:	2300      	movs	r3, #0
 800138c:	f887 3033 	strb.w	r3, [r7, #51]	; 0x33
 8001390:	e013      	b.n	80013ba <ILI9341_Draw_Char_burst+0x11e>
	{
		temp[k] = font12x16[function_char][k];
 8001392:	f897 103f 	ldrb.w	r1, [r7, #63]	; 0x3f
 8001396:	f897 2033 	ldrb.w	r2, [r7, #51]	; 0x33
 800139a:	f897 3033 	ldrb.w	r3, [r7, #51]	; 0x33
 800139e:	489c      	ldr	r0, [pc, #624]	; (8001610 <ILI9341_Draw_Char_burst+0x374>)
 80013a0:	0149      	lsls	r1, r1, #5
 80013a2:	4401      	add	r1, r0
 80013a4:	440a      	add	r2, r1
 80013a6:	7812      	ldrb	r2, [r2, #0]
 80013a8:	3340      	adds	r3, #64	; 0x40
 80013aa:	443b      	add	r3, r7
 80013ac:	f803 2c34 	strb.w	r2, [r3, #-52]
	for(uint8_t k = 0; k<32; k++)			//Copie du caratère dans un buffer temporaire
 80013b0:	f897 3033 	ldrb.w	r3, [r7, #51]	; 0x33
 80013b4:	3301      	adds	r3, #1
 80013b6:	f887 3033 	strb.w	r3, [r7, #51]	; 0x33
 80013ba:	f897 3033 	ldrb.w	r3, [r7, #51]	; 0x33
 80013be:	2b1f      	cmp	r3, #31
 80013c0:	d9e7      	bls.n	8001392 <ILI9341_Draw_Char_burst+0xf6>
	}

// Draw pixels
	for(uint16_t q=0;q<CHAR_HEIGHT12x16*CHAR_WIDTH12x16*Size*Size;q++){
 80013c2:	2300      	movs	r3, #0
 80013c4:	863b      	strh	r3, [r7, #48]	; 0x30
 80013c6:	e008      	b.n	80013da <ILI9341_Draw_Char_burst+0x13e>
			buffer_one_char[q]=Background_Colour;			//EFFACE LE BUFFER
 80013c8:	8e3b      	ldrh	r3, [r7, #48]	; 0x30
 80013ca:	4992      	ldr	r1, [pc, #584]	; (8001614 <ILI9341_Draw_Char_burst+0x378>)
 80013cc:	f8b7 2054 	ldrh.w	r2, [r7, #84]	; 0x54
 80013d0:	f821 2013 	strh.w	r2, [r1, r3, lsl #1]
	for(uint16_t q=0;q<CHAR_HEIGHT12x16*CHAR_WIDTH12x16*Size*Size;q++){
 80013d4:	8e3b      	ldrh	r3, [r7, #48]	; 0x30
 80013d6:	3301      	adds	r3, #1
 80013d8:	863b      	strh	r3, [r7, #48]	; 0x30
 80013da:	8e39      	ldrh	r1, [r7, #48]	; 0x30
 80013dc:	f8b7 3050 	ldrh.w	r3, [r7, #80]	; 0x50
 80013e0:	f8b7 2050 	ldrh.w	r2, [r7, #80]	; 0x50
 80013e4:	fb03 f202 	mul.w	r2, r3, r2
 80013e8:	4613      	mov	r3, r2
 80013ea:	005b      	lsls	r3, r3, #1
 80013ec:	4413      	add	r3, r2
 80013ee:	019b      	lsls	r3, r3, #6
 80013f0:	4299      	cmp	r1, r3
 80013f2:	dbe9      	blt.n	80013c8 <ILI9341_Draw_Char_burst+0x12c>
	}

	ptr1 = buffer_one_char;
 80013f4:	4b87      	ldr	r3, [pc, #540]	; (8001614 <ILI9341_Draw_Char_burst+0x378>)
 80013f6:	637b      	str	r3, [r7, #52]	; 0x34
	for (j=0; j<16; j++) {				//Pour les 16 lignes
 80013f8:	2300      	movs	r3, #0
 80013fa:	877b      	strh	r3, [r7, #58]	; 0x3a
 80013fc:	e0d8      	b.n	80015b0 <ILI9341_Draw_Char_burst+0x314>
		for (i=0; i<8; i++) {			//pour les 8 dernière colonne
 80013fe:	2300      	movs	r3, #0
 8001400:	87bb      	strh	r3, [r7, #60]	; 0x3c
 8001402:	e05d      	b.n	80014c0 <ILI9341_Draw_Char_burst+0x224>
			if (temp[j*2] & (0x01<<i)) {
 8001404:	8f7b      	ldrh	r3, [r7, #58]	; 0x3a
 8001406:	005b      	lsls	r3, r3, #1
 8001408:	3340      	adds	r3, #64	; 0x40
 800140a:	443b      	add	r3, r7
 800140c:	f813 3c34 	ldrb.w	r3, [r3, #-52]
 8001410:	461a      	mov	r2, r3
 8001412:	8fbb      	ldrh	r3, [r7, #60]	; 0x3c
 8001414:	fa42 f303 	asr.w	r3, r2, r3
 8001418:	f003 0301 	and.w	r3, r3, #1
 800141c:	2b00      	cmp	r3, #0
 800141e:	d04c      	beq.n	80014ba <ILI9341_Draw_Char_burst+0x21e>
				if(Size==1)*(ptr1+11-i) = Colour;
 8001420:	f8b7 3050 	ldrh.w	r3, [r7, #80]	; 0x50
 8001424:	2b01      	cmp	r3, #1
 8001426:	d108      	bne.n	800143a <ILI9341_Draw_Char_burst+0x19e>
 8001428:	8fbb      	ldrh	r3, [r7, #60]	; 0x3c
 800142a:	f1c3 030b 	rsb	r3, r3, #11
 800142e:	005b      	lsls	r3, r3, #1
 8001430:	6b7a      	ldr	r2, [r7, #52]	; 0x34
 8001432:	4413      	add	r3, r2
 8001434:	883a      	ldrh	r2, [r7, #0]
 8001436:	801a      	strh	r2, [r3, #0]
 8001438:	e03f      	b.n	80014ba <ILI9341_Draw_Char_burst+0x21e>
				else {
					for(uint8_t ww=0;ww<Size;ww++){			//For width
 800143a:	2300      	movs	r3, #0
 800143c:	f887 302f 	strb.w	r3, [r7, #47]	; 0x2f
 8001440:	e034      	b.n	80014ac <ILI9341_Draw_Char_burst+0x210>
						for(uint8_t xx=0;xx<Size;xx++){	//Si le Size est >1, on fait un carré pour agrandir le pixel
 8001442:	2300      	movs	r3, #0
 8001444:	f887 302e 	strb.w	r3, [r7, #46]	; 0x2e
 8001448:	e024      	b.n	8001494 <ILI9341_Draw_Char_burst+0x1f8>
							*(ptr1+(11*Size)-(i*Size)+(CHAR_WIDTH12x16*Size*ww)+xx) =Colour;
 800144a:	f8b7 2050 	ldrh.w	r2, [r7, #80]	; 0x50
 800144e:	4613      	mov	r3, r2
 8001450:	009b      	lsls	r3, r3, #2
 8001452:	4413      	add	r3, r2
 8001454:	005b      	lsls	r3, r3, #1
 8001456:	4413      	add	r3, r2
 8001458:	8fba      	ldrh	r2, [r7, #60]	; 0x3c
 800145a:	f8b7 1050 	ldrh.w	r1, [r7, #80]	; 0x50
 800145e:	fb01 f202 	mul.w	r2, r1, r2
 8001462:	1a99      	subs	r1, r3, r2
 8001464:	f8b7 3050 	ldrh.w	r3, [r7, #80]	; 0x50
 8001468:	f897 202f 	ldrb.w	r2, [r7, #47]	; 0x2f
 800146c:	fb03 f202 	mul.w	r2, r3, r2
 8001470:	4613      	mov	r3, r2
 8001472:	005b      	lsls	r3, r3, #1
 8001474:	4413      	add	r3, r2
 8001476:	009b      	lsls	r3, r3, #2
 8001478:	18ca      	adds	r2, r1, r3
 800147a:	f897 302e 	ldrb.w	r3, [r7, #46]	; 0x2e
 800147e:	4413      	add	r3, r2
 8001480:	005b      	lsls	r3, r3, #1
 8001482:	6b7a      	ldr	r2, [r7, #52]	; 0x34
 8001484:	4413      	add	r3, r2
 8001486:	883a      	ldrh	r2, [r7, #0]
 8001488:	801a      	strh	r2, [r3, #0]
						for(uint8_t xx=0;xx<Size;xx++){	//Si le Size est >1, on fait un carré pour agrandir le pixel
 800148a:	f897 302e 	ldrb.w	r3, [r7, #46]	; 0x2e
 800148e:	3301      	adds	r3, #1
 8001490:	f887 302e 	strb.w	r3, [r7, #46]	; 0x2e
 8001494:	f897 302e 	ldrb.w	r3, [r7, #46]	; 0x2e
 8001498:	b29b      	uxth	r3, r3
 800149a:	f8b7 2050 	ldrh.w	r2, [r7, #80]	; 0x50
 800149e:	429a      	cmp	r2, r3
 80014a0:	d8d3      	bhi.n	800144a <ILI9341_Draw_Char_burst+0x1ae>
					for(uint8_t ww=0;ww<Size;ww++){			//For width
 80014a2:	f897 302f 	ldrb.w	r3, [r7, #47]	; 0x2f
 80014a6:	3301      	adds	r3, #1
 80014a8:	f887 302f 	strb.w	r3, [r7, #47]	; 0x2f
 80014ac:	f897 302f 	ldrb.w	r3, [r7, #47]	; 0x2f
 80014b0:	b29b      	uxth	r3, r3
 80014b2:	f8b7 2050 	ldrh.w	r2, [r7, #80]	; 0x50
 80014b6:	429a      	cmp	r2, r3
 80014b8:	d8c3      	bhi.n	8001442 <ILI9341_Draw_Char_burst+0x1a6>
		for (i=0; i<8; i++) {			//pour les 8 dernière colonne
 80014ba:	8fbb      	ldrh	r3, [r7, #60]	; 0x3c
 80014bc:	3301      	adds	r3, #1
 80014be:	87bb      	strh	r3, [r7, #60]	; 0x3c
 80014c0:	8fbb      	ldrh	r3, [r7, #60]	; 0x3c
 80014c2:	2b07      	cmp	r3, #7
 80014c4:	d99e      	bls.n	8001404 <ILI9341_Draw_Char_burst+0x168>
					}
				}
			}
		}

		for (i=0; i<4; i++) {			//pour les 4 premières colonne
 80014c6:	2300      	movs	r3, #0
 80014c8:	87bb      	strh	r3, [r7, #60]	; 0x3c
 80014ca:	e05c      	b.n	8001586 <ILI9341_Draw_Char_burst+0x2ea>
				if (temp[(j*2)+1] & (0x01<<i)) {
 80014cc:	8f7b      	ldrh	r3, [r7, #58]	; 0x3a
 80014ce:	005b      	lsls	r3, r3, #1
 80014d0:	3301      	adds	r3, #1
 80014d2:	3340      	adds	r3, #64	; 0x40
 80014d4:	443b      	add	r3, r7
 80014d6:	f813 3c34 	ldrb.w	r3, [r3, #-52]
 80014da:	461a      	mov	r2, r3
 80014dc:	8fbb      	ldrh	r3, [r7, #60]	; 0x3c
 80014de:	fa42 f303 	asr.w	r3, r2, r3
 80014e2:	f003 0301 	and.w	r3, r3, #1
 80014e6:	2b00      	cmp	r3, #0
 80014e8:	d04a      	beq.n	8001580 <ILI9341_Draw_Char_burst+0x2e4>
					if(Size==1)*(ptr1+3-i) = Colour;
 80014ea:	f8b7 3050 	ldrh.w	r3, [r7, #80]	; 0x50
 80014ee:	2b01      	cmp	r3, #1
 80014f0:	d108      	bne.n	8001504 <ILI9341_Draw_Char_burst+0x268>
 80014f2:	8fbb      	ldrh	r3, [r7, #60]	; 0x3c
 80014f4:	f1c3 0303 	rsb	r3, r3, #3
 80014f8:	005b      	lsls	r3, r3, #1
 80014fa:	6b7a      	ldr	r2, [r7, #52]	; 0x34
 80014fc:	4413      	add	r3, r2
 80014fe:	883a      	ldrh	r2, [r7, #0]
 8001500:	801a      	strh	r2, [r3, #0]
 8001502:	e03d      	b.n	8001580 <ILI9341_Draw_Char_burst+0x2e4>
					else{
						for(uint8_t ww=0;ww<Size;ww++){
 8001504:	2300      	movs	r3, #0
 8001506:	f887 302d 	strb.w	r3, [r7, #45]	; 0x2d
 800150a:	e032      	b.n	8001572 <ILI9341_Draw_Char_burst+0x2d6>
							for(uint8_t xx=0;xx<Size;xx++){			//Si le Size est >1, on fait un carré pour agrandir le pixel
 800150c:	2300      	movs	r3, #0
 800150e:	f887 302c 	strb.w	r3, [r7, #44]	; 0x2c
 8001512:	e022      	b.n	800155a <ILI9341_Draw_Char_burst+0x2be>
									*(ptr1+(3*Size)-(i*Size)+(CHAR_WIDTH12x16*Size*ww)+xx) =Colour;
 8001514:	f8b7 2050 	ldrh.w	r2, [r7, #80]	; 0x50
 8001518:	4613      	mov	r3, r2
 800151a:	005b      	lsls	r3, r3, #1
 800151c:	4413      	add	r3, r2
 800151e:	8fba      	ldrh	r2, [r7, #60]	; 0x3c
 8001520:	f8b7 1050 	ldrh.w	r1, [r7, #80]	; 0x50
 8001524:	fb01 f202 	mul.w	r2, r1, r2
 8001528:	1a99      	subs	r1, r3, r2
 800152a:	f8b7 3050 	ldrh.w	r3, [r7, #80]	; 0x50
 800152e:	f897 202d 	ldrb.w	r2, [r7, #45]	; 0x2d
 8001532:	fb03 f202 	mul.w	r2, r3, r2
 8001536:	4613      	mov	r3, r2
 8001538:	005b      	lsls	r3, r3, #1
 800153a:	4413      	add	r3, r2
 800153c:	009b      	lsls	r3, r3, #2
 800153e:	18ca      	adds	r2, r1, r3
 8001540:	f897 302c 	ldrb.w	r3, [r7, #44]	; 0x2c
 8001544:	4413      	add	r3, r2
 8001546:	005b      	lsls	r3, r3, #1
 8001548:	6b7a      	ldr	r2, [r7, #52]	; 0x34
 800154a:	4413      	add	r3, r2
 800154c:	883a      	ldrh	r2, [r7, #0]
 800154e:	801a      	strh	r2, [r3, #0]
							for(uint8_t xx=0;xx<Size;xx++){			//Si le Size est >1, on fait un carré pour agrandir le pixel
 8001550:	f897 302c 	ldrb.w	r3, [r7, #44]	; 0x2c
 8001554:	3301      	adds	r3, #1
 8001556:	f887 302c 	strb.w	r3, [r7, #44]	; 0x2c
 800155a:	f897 302c 	ldrb.w	r3, [r7, #44]	; 0x2c
 800155e:	b29b      	uxth	r3, r3
 8001560:	f8b7 2050 	ldrh.w	r2, [r7, #80]	; 0x50
 8001564:	429a      	cmp	r2, r3
 8001566:	d8d5      	bhi.n	8001514 <ILI9341_Draw_Char_burst+0x278>
						for(uint8_t ww=0;ww<Size;ww++){
 8001568:	f897 302d 	ldrb.w	r3, [r7, #45]	; 0x2d
 800156c:	3301      	adds	r3, #1
 800156e:	f887 302d 	strb.w	r3, [r7, #45]	; 0x2d
 8001572:	f897 302d 	ldrb.w	r3, [r7, #45]	; 0x2d
 8001576:	b29b      	uxth	r3, r3
 8001578:	f8b7 2050 	ldrh.w	r2, [r7, #80]	; 0x50
 800157c:	429a      	cmp	r2, r3
 800157e:	d8c5      	bhi.n	800150c <ILI9341_Draw_Char_burst+0x270>
		for (i=0; i<4; i++) {			//pour les 4 premières colonne
 8001580:	8fbb      	ldrh	r3, [r7, #60]	; 0x3c
 8001582:	3301      	adds	r3, #1
 8001584:	87bb      	strh	r3, [r7, #60]	; 0x3c
 8001586:	8fbb      	ldrh	r3, [r7, #60]	; 0x3c
 8001588:	2b03      	cmp	r3, #3
 800158a:	d99f      	bls.n	80014cc <ILI9341_Draw_Char_burst+0x230>
							 }
						}
					}
				}
        }
    ptr1+=CHAR_WIDTH12x16*Size*Size;		//Changement de ligne pour les pixel
 800158c:	f8b7 3050 	ldrh.w	r3, [r7, #80]	; 0x50
 8001590:	f8b7 2050 	ldrh.w	r2, [r7, #80]	; 0x50
 8001594:	fb02 f303 	mul.w	r3, r2, r3
 8001598:	461a      	mov	r2, r3
 800159a:	4613      	mov	r3, r2
 800159c:	005b      	lsls	r3, r3, #1
 800159e:	4413      	add	r3, r2
 80015a0:	00db      	lsls	r3, r3, #3
 80015a2:	461a      	mov	r2, r3
 80015a4:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 80015a6:	4413      	add	r3, r2
 80015a8:	637b      	str	r3, [r7, #52]	; 0x34
	for (j=0; j<16; j++) {				//Pour les 16 lignes
 80015aa:	8f7b      	ldrh	r3, [r7, #58]	; 0x3a
 80015ac:	3301      	adds	r3, #1
 80015ae:	877b      	strh	r3, [r7, #58]	; 0x3a
 80015b0:	8f7b      	ldrh	r3, [r7, #58]	; 0x3a
 80015b2:	2b0f      	cmp	r3, #15
 80015b4:	f67f af23 	bls.w	80013fe <ILI9341_Draw_Char_burst+0x162>
}
ILI9341_Set_Address(X, Y, X+(12*Size)-1, Y+(16*Size)-1);
 80015b8:	f8b7 3050 	ldrh.w	r3, [r7, #80]	; 0x50
 80015bc:	461a      	mov	r2, r3
 80015be:	0052      	lsls	r2, r2, #1
 80015c0:	4413      	add	r3, r2
 80015c2:	009b      	lsls	r3, r3, #2
 80015c4:	b29a      	uxth	r2, r3
 80015c6:	88bb      	ldrh	r3, [r7, #4]
 80015c8:	4413      	add	r3, r2
 80015ca:	b29b      	uxth	r3, r3
 80015cc:	3b01      	subs	r3, #1
 80015ce:	b29c      	uxth	r4, r3
 80015d0:	f8b7 3050 	ldrh.w	r3, [r7, #80]	; 0x50
 80015d4:	011b      	lsls	r3, r3, #4
 80015d6:	b29a      	uxth	r2, r3
 80015d8:	887b      	ldrh	r3, [r7, #2]
 80015da:	4413      	add	r3, r2
 80015dc:	b29b      	uxth	r3, r3
 80015de:	3b01      	subs	r3, #1
 80015e0:	b29b      	uxth	r3, r3
 80015e2:	8879      	ldrh	r1, [r7, #2]
 80015e4:	88b8      	ldrh	r0, [r7, #4]
 80015e6:	4622      	mov	r2, r4
 80015e8:	f000 f878 	bl	80016dc <ILI9341_Set_Address>
ILI9341_Draw_buffer_Burst(buffer_one_char, 12*16*Size*Size );		//Ecrit le buffer sur le port SPI
 80015ec:	f8b7 3050 	ldrh.w	r3, [r7, #80]	; 0x50
 80015f0:	f8b7 2050 	ldrh.w	r2, [r7, #80]	; 0x50
 80015f4:	fb03 f202 	mul.w	r2, r3, r2
 80015f8:	4613      	mov	r3, r2
 80015fa:	005b      	lsls	r3, r3, #1
 80015fc:	4413      	add	r3, r2
 80015fe:	019b      	lsls	r3, r3, #6
 8001600:	4619      	mov	r1, r3
 8001602:	4804      	ldr	r0, [pc, #16]	; (8001614 <ILI9341_Draw_Char_burst+0x378>)
 8001604:	f000 fb6e 	bl	8001ce4 <ILI9341_Draw_buffer_Burst>

}
 8001608:	bf00      	nop
 800160a:	3744      	adds	r7, #68	; 0x44
 800160c:	46bd      	mov	sp, r7
 800160e:	bd90      	pop	{r4, r7, pc}
 8001610:	08007a64 	.word	0x08007a64
 8001614:	200029fc 	.word	0x200029fc

08001618 <ILI9341_SPI_Init>:
volatile uint16_t LCD_HEIGHT = ILI9341_SCREEN_HEIGHT;
volatile uint16_t LCD_WIDTH	 = ILI9341_SCREEN_WIDTH;
extern int LCD_SPI_DMA_IN_PROGRESS;
/* Initialize SPI */
void ILI9341_SPI_Init(void)
{
 8001618:	b580      	push	{r7, lr}
 800161a:	af00      	add	r7, sp, #0
//MX_SPI5_Init();																							//SPI INIT
//MX_GPIO_Init();																							//GPIO INIT
HAL_GPIO_WritePin(LCD_CS_PORT, LCD_CS_PIN, GPIO_PIN_RESET);	//CS OFF
 800161c:	2200      	movs	r2, #0
 800161e:	f44f 7180 	mov.w	r1, #256	; 0x100
 8001622:	4802      	ldr	r0, [pc, #8]	; (800162c <ILI9341_SPI_Init+0x14>)
 8001624:	f001 ff00 	bl	8003428 <HAL_GPIO_WritePin>
}
 8001628:	bf00      	nop
 800162a:	bd80      	pop	{r7, pc}
 800162c:	40020800 	.word	0x40020800

08001630 <ILI9341_SPI_Send>:

/*Send data (char) to LCD*/
void ILI9341_SPI_Send(unsigned char SPI_Data)
{
 8001630:	b580      	push	{r7, lr}
 8001632:	b082      	sub	sp, #8
 8001634:	af00      	add	r7, sp, #0
 8001636:	4603      	mov	r3, r0
 8001638:	71fb      	strb	r3, [r7, #7]
HAL_SPI_Transmit(HSPI_INSTANCE, &SPI_Data, 1, 1);
 800163a:	1df9      	adds	r1, r7, #7
 800163c:	2301      	movs	r3, #1
 800163e:	2201      	movs	r2, #1
 8001640:	4803      	ldr	r0, [pc, #12]	; (8001650 <ILI9341_SPI_Send+0x20>)
 8001642:	f002 fd7c 	bl	800413e <HAL_SPI_Transmit>
}
 8001646:	bf00      	nop
 8001648:	3708      	adds	r7, #8
 800164a:	46bd      	mov	sp, r7
 800164c:	bd80      	pop	{r7, pc}
 800164e:	bf00      	nop
 8001650:	200041fc 	.word	0x200041fc

08001654 <ILI9341_Write_Command>:

/* Send command (char) to LCD */
void ILI9341_Write_Command(uint8_t Command)
{
 8001654:	b580      	push	{r7, lr}
 8001656:	b082      	sub	sp, #8
 8001658:	af00      	add	r7, sp, #0
 800165a:	4603      	mov	r3, r0
 800165c:	71fb      	strb	r3, [r7, #7]
HAL_GPIO_WritePin(LCD_CS_PORT, LCD_CS_PIN, GPIO_PIN_RESET);
 800165e:	2200      	movs	r2, #0
 8001660:	f44f 7180 	mov.w	r1, #256	; 0x100
 8001664:	480b      	ldr	r0, [pc, #44]	; (8001694 <ILI9341_Write_Command+0x40>)
 8001666:	f001 fedf 	bl	8003428 <HAL_GPIO_WritePin>
HAL_GPIO_WritePin(LCD_DC_PORT, LCD_DC_PIN, GPIO_PIN_RESET);	
 800166a:	2200      	movs	r2, #0
 800166c:	f44f 7100 	mov.w	r1, #512	; 0x200
 8001670:	4808      	ldr	r0, [pc, #32]	; (8001694 <ILI9341_Write_Command+0x40>)
 8001672:	f001 fed9 	bl	8003428 <HAL_GPIO_WritePin>
ILI9341_SPI_Send(Command);
 8001676:	79fb      	ldrb	r3, [r7, #7]
 8001678:	4618      	mov	r0, r3
 800167a:	f7ff ffd9 	bl	8001630 <ILI9341_SPI_Send>
HAL_GPIO_WritePin(LCD_CS_PORT, LCD_CS_PIN, GPIO_PIN_SET);		
 800167e:	2201      	movs	r2, #1
 8001680:	f44f 7180 	mov.w	r1, #256	; 0x100
 8001684:	4803      	ldr	r0, [pc, #12]	; (8001694 <ILI9341_Write_Command+0x40>)
 8001686:	f001 fecf 	bl	8003428 <HAL_GPIO_WritePin>
}
 800168a:	bf00      	nop
 800168c:	3708      	adds	r7, #8
 800168e:	46bd      	mov	sp, r7
 8001690:	bd80      	pop	{r7, pc}
 8001692:	bf00      	nop
 8001694:	40020800 	.word	0x40020800

08001698 <ILI9341_Write_Data>:

/* Send Data (char) to LCD */
void ILI9341_Write_Data(uint8_t Data)
{
 8001698:	b580      	push	{r7, lr}
 800169a:	b082      	sub	sp, #8
 800169c:	af00      	add	r7, sp, #0
 800169e:	4603      	mov	r3, r0
 80016a0:	71fb      	strb	r3, [r7, #7]
HAL_GPIO_WritePin(LCD_DC_PORT, LCD_DC_PIN, GPIO_PIN_SET);	
 80016a2:	2201      	movs	r2, #1
 80016a4:	f44f 7100 	mov.w	r1, #512	; 0x200
 80016a8:	480b      	ldr	r0, [pc, #44]	; (80016d8 <ILI9341_Write_Data+0x40>)
 80016aa:	f001 febd 	bl	8003428 <HAL_GPIO_WritePin>
HAL_GPIO_WritePin(LCD_CS_PORT, LCD_CS_PIN, GPIO_PIN_RESET);
 80016ae:	2200      	movs	r2, #0
 80016b0:	f44f 7180 	mov.w	r1, #256	; 0x100
 80016b4:	4808      	ldr	r0, [pc, #32]	; (80016d8 <ILI9341_Write_Data+0x40>)
 80016b6:	f001 feb7 	bl	8003428 <HAL_GPIO_WritePin>
ILI9341_SPI_Send(Data);	
 80016ba:	79fb      	ldrb	r3, [r7, #7]
 80016bc:	4618      	mov	r0, r3
 80016be:	f7ff ffb7 	bl	8001630 <ILI9341_SPI_Send>
HAL_GPIO_WritePin(LCD_CS_PORT, LCD_CS_PIN, GPIO_PIN_SET);
 80016c2:	2201      	movs	r2, #1
 80016c4:	f44f 7180 	mov.w	r1, #256	; 0x100
 80016c8:	4803      	ldr	r0, [pc, #12]	; (80016d8 <ILI9341_Write_Data+0x40>)
 80016ca:	f001 fead 	bl	8003428 <HAL_GPIO_WritePin>
}
 80016ce:	bf00      	nop
 80016d0:	3708      	adds	r7, #8
 80016d2:	46bd      	mov	sp, r7
 80016d4:	bd80      	pop	{r7, pc}
 80016d6:	bf00      	nop
 80016d8:	40020800 	.word	0x40020800

080016dc <ILI9341_Set_Address>:

/* Set Address - Location block - to draw into */
void ILI9341_Set_Address(uint16_t X1, uint16_t Y1, uint16_t X2, uint16_t Y2)
{
 80016dc:	b590      	push	{r4, r7, lr}
 80016de:	b083      	sub	sp, #12
 80016e0:	af00      	add	r7, sp, #0
 80016e2:	4604      	mov	r4, r0
 80016e4:	4608      	mov	r0, r1
 80016e6:	4611      	mov	r1, r2
 80016e8:	461a      	mov	r2, r3
 80016ea:	4623      	mov	r3, r4
 80016ec:	80fb      	strh	r3, [r7, #6]
 80016ee:	4603      	mov	r3, r0
 80016f0:	80bb      	strh	r3, [r7, #4]
 80016f2:	460b      	mov	r3, r1
 80016f4:	807b      	strh	r3, [r7, #2]
 80016f6:	4613      	mov	r3, r2
 80016f8:	803b      	strh	r3, [r7, #0]

ILI9341_Write_Command(0x2A);
 80016fa:	202a      	movs	r0, #42	; 0x2a
 80016fc:	f7ff ffaa 	bl	8001654 <ILI9341_Write_Command>
ILI9341_Write_Data(X1>>8);
 8001700:	88fb      	ldrh	r3, [r7, #6]
 8001702:	0a1b      	lsrs	r3, r3, #8
 8001704:	b29b      	uxth	r3, r3
 8001706:	b2db      	uxtb	r3, r3
 8001708:	4618      	mov	r0, r3
 800170a:	f7ff ffc5 	bl	8001698 <ILI9341_Write_Data>
ILI9341_Write_Data(X1);
 800170e:	88fb      	ldrh	r3, [r7, #6]
 8001710:	b2db      	uxtb	r3, r3
 8001712:	4618      	mov	r0, r3
 8001714:	f7ff ffc0 	bl	8001698 <ILI9341_Write_Data>
ILI9341_Write_Data(X2>>8);
 8001718:	887b      	ldrh	r3, [r7, #2]
 800171a:	0a1b      	lsrs	r3, r3, #8
 800171c:	b29b      	uxth	r3, r3
 800171e:	b2db      	uxtb	r3, r3
 8001720:	4618      	mov	r0, r3
 8001722:	f7ff ffb9 	bl	8001698 <ILI9341_Write_Data>
ILI9341_Write_Data(X2);
 8001726:	887b      	ldrh	r3, [r7, #2]
 8001728:	b2db      	uxtb	r3, r3
 800172a:	4618      	mov	r0, r3
 800172c:	f7ff ffb4 	bl	8001698 <ILI9341_Write_Data>

ILI9341_Write_Command(0x2B);
 8001730:	202b      	movs	r0, #43	; 0x2b
 8001732:	f7ff ff8f 	bl	8001654 <ILI9341_Write_Command>
ILI9341_Write_Data(Y1>>8);
 8001736:	88bb      	ldrh	r3, [r7, #4]
 8001738:	0a1b      	lsrs	r3, r3, #8
 800173a:	b29b      	uxth	r3, r3
 800173c:	b2db      	uxtb	r3, r3
 800173e:	4618      	mov	r0, r3
 8001740:	f7ff ffaa 	bl	8001698 <ILI9341_Write_Data>
ILI9341_Write_Data(Y1);
 8001744:	88bb      	ldrh	r3, [r7, #4]
 8001746:	b2db      	uxtb	r3, r3
 8001748:	4618      	mov	r0, r3
 800174a:	f7ff ffa5 	bl	8001698 <ILI9341_Write_Data>
ILI9341_Write_Data(Y2>>8);
 800174e:	883b      	ldrh	r3, [r7, #0]
 8001750:	0a1b      	lsrs	r3, r3, #8
 8001752:	b29b      	uxth	r3, r3
 8001754:	b2db      	uxtb	r3, r3
 8001756:	4618      	mov	r0, r3
 8001758:	f7ff ff9e 	bl	8001698 <ILI9341_Write_Data>
ILI9341_Write_Data(Y2);
 800175c:	883b      	ldrh	r3, [r7, #0]
 800175e:	b2db      	uxtb	r3, r3
 8001760:	4618      	mov	r0, r3
 8001762:	f7ff ff99 	bl	8001698 <ILI9341_Write_Data>

ILI9341_Write_Command(0x2C);
 8001766:	202c      	movs	r0, #44	; 0x2c
 8001768:	f7ff ff74 	bl	8001654 <ILI9341_Write_Command>
}
 800176c:	bf00      	nop
 800176e:	370c      	adds	r7, #12
 8001770:	46bd      	mov	sp, r7
 8001772:	bd90      	pop	{r4, r7, pc}

08001774 <ILI9341_Reset>:

/*HARDWARE RESET*/
void ILI9341_Reset(void)
{
 8001774:	b580      	push	{r7, lr}
 8001776:	af00      	add	r7, sp, #0
//HAL_GPIO_WritePin(LCD_RST_PORT, LCD_RST_PIN, GPIO_PIN_RESET);
HAL_Delay(200);
 8001778:	20c8      	movs	r0, #200	; 0xc8
 800177a:	f001 f81b 	bl	80027b4 <HAL_Delay>
HAL_GPIO_WritePin(LCD_CS_PORT, LCD_CS_PIN, GPIO_PIN_RESET);
 800177e:	2200      	movs	r2, #0
 8001780:	f44f 7180 	mov.w	r1, #256	; 0x100
 8001784:	4803      	ldr	r0, [pc, #12]	; (8001794 <ILI9341_Reset+0x20>)
 8001786:	f001 fe4f 	bl	8003428 <HAL_GPIO_WritePin>
HAL_Delay(200);
 800178a:	20c8      	movs	r0, #200	; 0xc8
 800178c:	f001 f812 	bl	80027b4 <HAL_Delay>
//HAL_GPIO_WritePin(LCD_RST_PORT, LCD_RST_PIN, GPIO_PIN_SET);
}
 8001790:	bf00      	nop
 8001792:	bd80      	pop	{r7, pc}
 8001794:	40020800 	.word	0x40020800

08001798 <ILI9341_Set_Rotation>:

/*Ser rotation of the screen - changes x0 and y0*/
void ILI9341_Set_Rotation(uint8_t Rotation) 
{
 8001798:	b580      	push	{r7, lr}
 800179a:	b084      	sub	sp, #16
 800179c:	af00      	add	r7, sp, #0
 800179e:	4603      	mov	r3, r0
 80017a0:	71fb      	strb	r3, [r7, #7]
	
uint8_t screen_rotation = Rotation;
 80017a2:	79fb      	ldrb	r3, [r7, #7]
 80017a4:	73fb      	strb	r3, [r7, #15]

ILI9341_Write_Command(0x36);
 80017a6:	2036      	movs	r0, #54	; 0x36
 80017a8:	f7ff ff54 	bl	8001654 <ILI9341_Write_Command>
HAL_Delay(1);
 80017ac:	2001      	movs	r0, #1
 80017ae:	f001 f801 	bl	80027b4 <HAL_Delay>
	
switch(screen_rotation) 
 80017b2:	7bfb      	ldrb	r3, [r7, #15]
 80017b4:	2b03      	cmp	r3, #3
 80017b6:	d837      	bhi.n	8001828 <ILI9341_Set_Rotation+0x90>
 80017b8:	a201      	add	r2, pc, #4	; (adr r2, 80017c0 <ILI9341_Set_Rotation+0x28>)
 80017ba:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80017be:	bf00      	nop
 80017c0:	080017d1 	.word	0x080017d1
 80017c4:	080017e7 	.word	0x080017e7
 80017c8:	080017fd 	.word	0x080017fd
 80017cc:	08001813 	.word	0x08001813
	{
		case SCREEN_VERTICAL_1:
			ILI9341_Write_Data(0x40|0x08);
 80017d0:	2048      	movs	r0, #72	; 0x48
 80017d2:	f7ff ff61 	bl	8001698 <ILI9341_Write_Data>
			LCD_WIDTH = 240;
 80017d6:	4b17      	ldr	r3, [pc, #92]	; (8001834 <ILI9341_Set_Rotation+0x9c>)
 80017d8:	22f0      	movs	r2, #240	; 0xf0
 80017da:	801a      	strh	r2, [r3, #0]
			LCD_HEIGHT = 320;
 80017dc:	4b16      	ldr	r3, [pc, #88]	; (8001838 <ILI9341_Set_Rotation+0xa0>)
 80017de:	f44f 72a0 	mov.w	r2, #320	; 0x140
 80017e2:	801a      	strh	r2, [r3, #0]
			break;
 80017e4:	e021      	b.n	800182a <ILI9341_Set_Rotation+0x92>
		case SCREEN_HORIZONTAL_1:
			ILI9341_Write_Data(0x20|0x08);
 80017e6:	2028      	movs	r0, #40	; 0x28
 80017e8:	f7ff ff56 	bl	8001698 <ILI9341_Write_Data>
			LCD_WIDTH  = 320;
 80017ec:	4b11      	ldr	r3, [pc, #68]	; (8001834 <ILI9341_Set_Rotation+0x9c>)
 80017ee:	f44f 72a0 	mov.w	r2, #320	; 0x140
 80017f2:	801a      	strh	r2, [r3, #0]
			LCD_HEIGHT = 240;
 80017f4:	4b10      	ldr	r3, [pc, #64]	; (8001838 <ILI9341_Set_Rotation+0xa0>)
 80017f6:	22f0      	movs	r2, #240	; 0xf0
 80017f8:	801a      	strh	r2, [r3, #0]
			break;
 80017fa:	e016      	b.n	800182a <ILI9341_Set_Rotation+0x92>
		case SCREEN_VERTICAL_2:
			ILI9341_Write_Data(0x80|0x08);
 80017fc:	2088      	movs	r0, #136	; 0x88
 80017fe:	f7ff ff4b 	bl	8001698 <ILI9341_Write_Data>
			LCD_WIDTH  = 240;
 8001802:	4b0c      	ldr	r3, [pc, #48]	; (8001834 <ILI9341_Set_Rotation+0x9c>)
 8001804:	22f0      	movs	r2, #240	; 0xf0
 8001806:	801a      	strh	r2, [r3, #0]
			LCD_HEIGHT = 320;
 8001808:	4b0b      	ldr	r3, [pc, #44]	; (8001838 <ILI9341_Set_Rotation+0xa0>)
 800180a:	f44f 72a0 	mov.w	r2, #320	; 0x140
 800180e:	801a      	strh	r2, [r3, #0]
			break;
 8001810:	e00b      	b.n	800182a <ILI9341_Set_Rotation+0x92>
		case SCREEN_HORIZONTAL_2:
			ILI9341_Write_Data(0x40|0x80|0x20|0x08);
 8001812:	20e8      	movs	r0, #232	; 0xe8
 8001814:	f7ff ff40 	bl	8001698 <ILI9341_Write_Data>
			LCD_WIDTH  = 320;
 8001818:	4b06      	ldr	r3, [pc, #24]	; (8001834 <ILI9341_Set_Rotation+0x9c>)
 800181a:	f44f 72a0 	mov.w	r2, #320	; 0x140
 800181e:	801a      	strh	r2, [r3, #0]
			LCD_HEIGHT = 240;
 8001820:	4b05      	ldr	r3, [pc, #20]	; (8001838 <ILI9341_Set_Rotation+0xa0>)
 8001822:	22f0      	movs	r2, #240	; 0xf0
 8001824:	801a      	strh	r2, [r3, #0]
			break;
 8001826:	e000      	b.n	800182a <ILI9341_Set_Rotation+0x92>
		default:
			//EXIT IF SCREEN ROTATION NOT VALID!
			break;
 8001828:	bf00      	nop
	}
}
 800182a:	bf00      	nop
 800182c:	3710      	adds	r7, #16
 800182e:	46bd      	mov	sp, r7
 8001830:	bd80      	pop	{r7, pc}
 8001832:	bf00      	nop
 8001834:	20000002 	.word	0x20000002
 8001838:	20000000 	.word	0x20000000

0800183c <ILI9341_Enable>:

/*Enable LCD display*/
void ILI9341_Enable(void)
{
 800183c:	b480      	push	{r7}
 800183e:	af00      	add	r7, sp, #0
//HAL_GPIO_WritePin(LCD_RST_PORT, LCD_RST_PIN, GPIO_PIN_SET);
}
 8001840:	bf00      	nop
 8001842:	46bd      	mov	sp, r7
 8001844:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001848:	4770      	bx	lr
	...

0800184c <ILI9341_Init>:

/*Initialize LCD display*/
void ILI9341_Init(void)
{
 800184c:	b580      	push	{r7, lr}
 800184e:	af00      	add	r7, sp, #0
LCD_SPI_DMA_IN_PROGRESS=0;
 8001850:	4b86      	ldr	r3, [pc, #536]	; (8001a6c <ILI9341_Init+0x220>)
 8001852:	2200      	movs	r2, #0
 8001854:	601a      	str	r2, [r3, #0]
ILI9341_Enable();
 8001856:	f7ff fff1 	bl	800183c <ILI9341_Enable>
ILI9341_SPI_Init();
 800185a:	f7ff fedd 	bl	8001618 <ILI9341_SPI_Init>
ILI9341_Reset();
 800185e:	f7ff ff89 	bl	8001774 <ILI9341_Reset>

//SOFTWARE RESET
ILI9341_Write_Command(0x01);
 8001862:	2001      	movs	r0, #1
 8001864:	f7ff fef6 	bl	8001654 <ILI9341_Write_Command>
HAL_Delay(1000);
 8001868:	f44f 707a 	mov.w	r0, #1000	; 0x3e8
 800186c:	f000 ffa2 	bl	80027b4 <HAL_Delay>
	
//POWER CONTROL A
ILI9341_Write_Command(0xCB);
 8001870:	20cb      	movs	r0, #203	; 0xcb
 8001872:	f7ff feef 	bl	8001654 <ILI9341_Write_Command>
ILI9341_Write_Data(0x39);
 8001876:	2039      	movs	r0, #57	; 0x39
 8001878:	f7ff ff0e 	bl	8001698 <ILI9341_Write_Data>
ILI9341_Write_Data(0x2C);
 800187c:	202c      	movs	r0, #44	; 0x2c
 800187e:	f7ff ff0b 	bl	8001698 <ILI9341_Write_Data>
ILI9341_Write_Data(0x00);
 8001882:	2000      	movs	r0, #0
 8001884:	f7ff ff08 	bl	8001698 <ILI9341_Write_Data>
ILI9341_Write_Data(0x34);
 8001888:	2034      	movs	r0, #52	; 0x34
 800188a:	f7ff ff05 	bl	8001698 <ILI9341_Write_Data>
ILI9341_Write_Data(0x02);
 800188e:	2002      	movs	r0, #2
 8001890:	f7ff ff02 	bl	8001698 <ILI9341_Write_Data>

//POWER CONTROL B
ILI9341_Write_Command(0xCF);
 8001894:	20cf      	movs	r0, #207	; 0xcf
 8001896:	f7ff fedd 	bl	8001654 <ILI9341_Write_Command>
ILI9341_Write_Data(0x00);
 800189a:	2000      	movs	r0, #0
 800189c:	f7ff fefc 	bl	8001698 <ILI9341_Write_Data>
ILI9341_Write_Data(0xC1);
 80018a0:	20c1      	movs	r0, #193	; 0xc1
 80018a2:	f7ff fef9 	bl	8001698 <ILI9341_Write_Data>
ILI9341_Write_Data(0x30);
 80018a6:	2030      	movs	r0, #48	; 0x30
 80018a8:	f7ff fef6 	bl	8001698 <ILI9341_Write_Data>

//DRIVER TIMING CONTROL A
ILI9341_Write_Command(0xE8);
 80018ac:	20e8      	movs	r0, #232	; 0xe8
 80018ae:	f7ff fed1 	bl	8001654 <ILI9341_Write_Command>
ILI9341_Write_Data(0x85);
 80018b2:	2085      	movs	r0, #133	; 0x85
 80018b4:	f7ff fef0 	bl	8001698 <ILI9341_Write_Data>
ILI9341_Write_Data(0x00);
 80018b8:	2000      	movs	r0, #0
 80018ba:	f7ff feed 	bl	8001698 <ILI9341_Write_Data>
ILI9341_Write_Data(0x78);
 80018be:	2078      	movs	r0, #120	; 0x78
 80018c0:	f7ff feea 	bl	8001698 <ILI9341_Write_Data>

//DRIVER TIMING CONTROL B
ILI9341_Write_Command(0xEA);
 80018c4:	20ea      	movs	r0, #234	; 0xea
 80018c6:	f7ff fec5 	bl	8001654 <ILI9341_Write_Command>
ILI9341_Write_Data(0x00);
 80018ca:	2000      	movs	r0, #0
 80018cc:	f7ff fee4 	bl	8001698 <ILI9341_Write_Data>
ILI9341_Write_Data(0x00);
 80018d0:	2000      	movs	r0, #0
 80018d2:	f7ff fee1 	bl	8001698 <ILI9341_Write_Data>

//POWER ON SEQUENCE CONTROL
ILI9341_Write_Command(0xED);
 80018d6:	20ed      	movs	r0, #237	; 0xed
 80018d8:	f7ff febc 	bl	8001654 <ILI9341_Write_Command>
ILI9341_Write_Data(0x64);
 80018dc:	2064      	movs	r0, #100	; 0x64
 80018de:	f7ff fedb 	bl	8001698 <ILI9341_Write_Data>
ILI9341_Write_Data(0x03);
 80018e2:	2003      	movs	r0, #3
 80018e4:	f7ff fed8 	bl	8001698 <ILI9341_Write_Data>
ILI9341_Write_Data(0x12);
 80018e8:	2012      	movs	r0, #18
 80018ea:	f7ff fed5 	bl	8001698 <ILI9341_Write_Data>
ILI9341_Write_Data(0x81);
 80018ee:	2081      	movs	r0, #129	; 0x81
 80018f0:	f7ff fed2 	bl	8001698 <ILI9341_Write_Data>

//PUMP RATIO CONTROL
ILI9341_Write_Command(0xF7);
 80018f4:	20f7      	movs	r0, #247	; 0xf7
 80018f6:	f7ff fead 	bl	8001654 <ILI9341_Write_Command>
ILI9341_Write_Data(0x20);
 80018fa:	2020      	movs	r0, #32
 80018fc:	f7ff fecc 	bl	8001698 <ILI9341_Write_Data>

//POWER CONTROL,VRH[5:0]
ILI9341_Write_Command(0xC0);
 8001900:	20c0      	movs	r0, #192	; 0xc0
 8001902:	f7ff fea7 	bl	8001654 <ILI9341_Write_Command>
ILI9341_Write_Data(0x23);
 8001906:	2023      	movs	r0, #35	; 0x23
 8001908:	f7ff fec6 	bl	8001698 <ILI9341_Write_Data>

//POWER CONTROL,SAP[2:0];BT[3:0]
ILI9341_Write_Command(0xC1);
 800190c:	20c1      	movs	r0, #193	; 0xc1
 800190e:	f7ff fea1 	bl	8001654 <ILI9341_Write_Command>
ILI9341_Write_Data(0x10);
 8001912:	2010      	movs	r0, #16
 8001914:	f7ff fec0 	bl	8001698 <ILI9341_Write_Data>

//VCM CONTROL
ILI9341_Write_Command(0xC5);
 8001918:	20c5      	movs	r0, #197	; 0xc5
 800191a:	f7ff fe9b 	bl	8001654 <ILI9341_Write_Command>
ILI9341_Write_Data(0x3E);
 800191e:	203e      	movs	r0, #62	; 0x3e
 8001920:	f7ff feba 	bl	8001698 <ILI9341_Write_Data>
ILI9341_Write_Data(0x28);
 8001924:	2028      	movs	r0, #40	; 0x28
 8001926:	f7ff feb7 	bl	8001698 <ILI9341_Write_Data>

//VCM CONTROL 2
ILI9341_Write_Command(0xC7);
 800192a:	20c7      	movs	r0, #199	; 0xc7
 800192c:	f7ff fe92 	bl	8001654 <ILI9341_Write_Command>
ILI9341_Write_Data(0x86);
 8001930:	2086      	movs	r0, #134	; 0x86
 8001932:	f7ff feb1 	bl	8001698 <ILI9341_Write_Data>

//MEMORY ACCESS CONTROL
ILI9341_Write_Command(0x36);
 8001936:	2036      	movs	r0, #54	; 0x36
 8001938:	f7ff fe8c 	bl	8001654 <ILI9341_Write_Command>
ILI9341_Write_Data(0x48);
 800193c:	2048      	movs	r0, #72	; 0x48
 800193e:	f7ff feab 	bl	8001698 <ILI9341_Write_Data>

//PIXEL FORMAT
ILI9341_Write_Command(0x3A);
 8001942:	203a      	movs	r0, #58	; 0x3a
 8001944:	f7ff fe86 	bl	8001654 <ILI9341_Write_Command>
ILI9341_Write_Data(0x55);
 8001948:	2055      	movs	r0, #85	; 0x55
 800194a:	f7ff fea5 	bl	8001698 <ILI9341_Write_Data>

//FRAME RATIO CONTROL, STANDARD RGB COLOR
ILI9341_Write_Command(0xB1);
 800194e:	20b1      	movs	r0, #177	; 0xb1
 8001950:	f7ff fe80 	bl	8001654 <ILI9341_Write_Command>
ILI9341_Write_Data(0x00);
 8001954:	2000      	movs	r0, #0
 8001956:	f7ff fe9f 	bl	8001698 <ILI9341_Write_Data>
ILI9341_Write_Data(0x18);
 800195a:	2018      	movs	r0, #24
 800195c:	f7ff fe9c 	bl	8001698 <ILI9341_Write_Data>

//DISPLAY FUNCTION CONTROL
ILI9341_Write_Command(0xB6);
 8001960:	20b6      	movs	r0, #182	; 0xb6
 8001962:	f7ff fe77 	bl	8001654 <ILI9341_Write_Command>
ILI9341_Write_Data(0x08);
 8001966:	2008      	movs	r0, #8
 8001968:	f7ff fe96 	bl	8001698 <ILI9341_Write_Data>
ILI9341_Write_Data(0x82);
 800196c:	2082      	movs	r0, #130	; 0x82
 800196e:	f7ff fe93 	bl	8001698 <ILI9341_Write_Data>
ILI9341_Write_Data(0x27);
 8001972:	2027      	movs	r0, #39	; 0x27
 8001974:	f7ff fe90 	bl	8001698 <ILI9341_Write_Data>

//3GAMMA FUNCTION DISABLE
ILI9341_Write_Command(0xF2);
 8001978:	20f2      	movs	r0, #242	; 0xf2
 800197a:	f7ff fe6b 	bl	8001654 <ILI9341_Write_Command>
ILI9341_Write_Data(0x00);
 800197e:	2000      	movs	r0, #0
 8001980:	f7ff fe8a 	bl	8001698 <ILI9341_Write_Data>

//GAMMA CURVE SELECTED
ILI9341_Write_Command(0x26);
 8001984:	2026      	movs	r0, #38	; 0x26
 8001986:	f7ff fe65 	bl	8001654 <ILI9341_Write_Command>
ILI9341_Write_Data(0x01);
 800198a:	2001      	movs	r0, #1
 800198c:	f7ff fe84 	bl	8001698 <ILI9341_Write_Data>

//POSITIVE GAMMA CORRECTION
ILI9341_Write_Command(0xE0);
 8001990:	20e0      	movs	r0, #224	; 0xe0
 8001992:	f7ff fe5f 	bl	8001654 <ILI9341_Write_Command>
ILI9341_Write_Data(0x0F);
 8001996:	200f      	movs	r0, #15
 8001998:	f7ff fe7e 	bl	8001698 <ILI9341_Write_Data>
ILI9341_Write_Data(0x31);
 800199c:	2031      	movs	r0, #49	; 0x31
 800199e:	f7ff fe7b 	bl	8001698 <ILI9341_Write_Data>
ILI9341_Write_Data(0x2B);
 80019a2:	202b      	movs	r0, #43	; 0x2b
 80019a4:	f7ff fe78 	bl	8001698 <ILI9341_Write_Data>
ILI9341_Write_Data(0x0C);
 80019a8:	200c      	movs	r0, #12
 80019aa:	f7ff fe75 	bl	8001698 <ILI9341_Write_Data>
ILI9341_Write_Data(0x0E);
 80019ae:	200e      	movs	r0, #14
 80019b0:	f7ff fe72 	bl	8001698 <ILI9341_Write_Data>
ILI9341_Write_Data(0x08);
 80019b4:	2008      	movs	r0, #8
 80019b6:	f7ff fe6f 	bl	8001698 <ILI9341_Write_Data>
ILI9341_Write_Data(0x4E);
 80019ba:	204e      	movs	r0, #78	; 0x4e
 80019bc:	f7ff fe6c 	bl	8001698 <ILI9341_Write_Data>
ILI9341_Write_Data(0xF1);
 80019c0:	20f1      	movs	r0, #241	; 0xf1
 80019c2:	f7ff fe69 	bl	8001698 <ILI9341_Write_Data>
ILI9341_Write_Data(0x37);
 80019c6:	2037      	movs	r0, #55	; 0x37
 80019c8:	f7ff fe66 	bl	8001698 <ILI9341_Write_Data>
ILI9341_Write_Data(0x07);
 80019cc:	2007      	movs	r0, #7
 80019ce:	f7ff fe63 	bl	8001698 <ILI9341_Write_Data>
ILI9341_Write_Data(0x10);
 80019d2:	2010      	movs	r0, #16
 80019d4:	f7ff fe60 	bl	8001698 <ILI9341_Write_Data>
ILI9341_Write_Data(0x03);
 80019d8:	2003      	movs	r0, #3
 80019da:	f7ff fe5d 	bl	8001698 <ILI9341_Write_Data>
ILI9341_Write_Data(0x0E);
 80019de:	200e      	movs	r0, #14
 80019e0:	f7ff fe5a 	bl	8001698 <ILI9341_Write_Data>
ILI9341_Write_Data(0x09);
 80019e4:	2009      	movs	r0, #9
 80019e6:	f7ff fe57 	bl	8001698 <ILI9341_Write_Data>
ILI9341_Write_Data(0x00);
 80019ea:	2000      	movs	r0, #0
 80019ec:	f7ff fe54 	bl	8001698 <ILI9341_Write_Data>

//NEGATIVE GAMMA CORRECTION
ILI9341_Write_Command(0xE1);
 80019f0:	20e1      	movs	r0, #225	; 0xe1
 80019f2:	f7ff fe2f 	bl	8001654 <ILI9341_Write_Command>
ILI9341_Write_Data(0x00);
 80019f6:	2000      	movs	r0, #0
 80019f8:	f7ff fe4e 	bl	8001698 <ILI9341_Write_Data>
ILI9341_Write_Data(0x0E);
 80019fc:	200e      	movs	r0, #14
 80019fe:	f7ff fe4b 	bl	8001698 <ILI9341_Write_Data>
ILI9341_Write_Data(0x14);
 8001a02:	2014      	movs	r0, #20
 8001a04:	f7ff fe48 	bl	8001698 <ILI9341_Write_Data>
ILI9341_Write_Data(0x03);
 8001a08:	2003      	movs	r0, #3
 8001a0a:	f7ff fe45 	bl	8001698 <ILI9341_Write_Data>
ILI9341_Write_Data(0x11);
 8001a0e:	2011      	movs	r0, #17
 8001a10:	f7ff fe42 	bl	8001698 <ILI9341_Write_Data>
ILI9341_Write_Data(0x07);
 8001a14:	2007      	movs	r0, #7
 8001a16:	f7ff fe3f 	bl	8001698 <ILI9341_Write_Data>
ILI9341_Write_Data(0x31);
 8001a1a:	2031      	movs	r0, #49	; 0x31
 8001a1c:	f7ff fe3c 	bl	8001698 <ILI9341_Write_Data>
ILI9341_Write_Data(0xC1);
 8001a20:	20c1      	movs	r0, #193	; 0xc1
 8001a22:	f7ff fe39 	bl	8001698 <ILI9341_Write_Data>
ILI9341_Write_Data(0x48);
 8001a26:	2048      	movs	r0, #72	; 0x48
 8001a28:	f7ff fe36 	bl	8001698 <ILI9341_Write_Data>
ILI9341_Write_Data(0x08);
 8001a2c:	2008      	movs	r0, #8
 8001a2e:	f7ff fe33 	bl	8001698 <ILI9341_Write_Data>
ILI9341_Write_Data(0x0F);
 8001a32:	200f      	movs	r0, #15
 8001a34:	f7ff fe30 	bl	8001698 <ILI9341_Write_Data>
ILI9341_Write_Data(0x0C);
 8001a38:	200c      	movs	r0, #12
 8001a3a:	f7ff fe2d 	bl	8001698 <ILI9341_Write_Data>
ILI9341_Write_Data(0x31);
 8001a3e:	2031      	movs	r0, #49	; 0x31
 8001a40:	f7ff fe2a 	bl	8001698 <ILI9341_Write_Data>
ILI9341_Write_Data(0x36);
 8001a44:	2036      	movs	r0, #54	; 0x36
 8001a46:	f7ff fe27 	bl	8001698 <ILI9341_Write_Data>
ILI9341_Write_Data(0x0F);
 8001a4a:	200f      	movs	r0, #15
 8001a4c:	f7ff fe24 	bl	8001698 <ILI9341_Write_Data>

//EXIT SLEEP
ILI9341_Write_Command(0x11);
 8001a50:	2011      	movs	r0, #17
 8001a52:	f7ff fdff 	bl	8001654 <ILI9341_Write_Command>
HAL_Delay(120);
 8001a56:	2078      	movs	r0, #120	; 0x78
 8001a58:	f000 feac 	bl	80027b4 <HAL_Delay>

//TURN ON DISPLAY
ILI9341_Write_Command(0x29);
 8001a5c:	2029      	movs	r0, #41	; 0x29
 8001a5e:	f7ff fdf9 	bl	8001654 <ILI9341_Write_Command>

//STARTING ROTATION
ILI9341_Set_Rotation(SCREEN_VERTICAL_1);
 8001a62:	2000      	movs	r0, #0
 8001a64:	f7ff fe98 	bl	8001798 <ILI9341_Set_Rotation>
}
 8001a68:	bf00      	nop
 8001a6a:	bd80      	pop	{r7, pc}
 8001a6c:	200001f8 	.word	0x200001f8

08001a70 <ILI9341_Draw_Colour_Burst>:
}

//INTERNAL FUNCTION OF LIBRARY
/*Sends block colour information to LCD*/
void ILI9341_Draw_Colour_Burst(uint16_t Colour, uint32_t Size)
{
 8001a70:	e92d 43f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, lr}
 8001a74:	b08d      	sub	sp, #52	; 0x34
 8001a76:	af00      	add	r7, sp, #0
 8001a78:	4603      	mov	r3, r0
 8001a7a:	6039      	str	r1, [r7, #0]
 8001a7c:	80fb      	strh	r3, [r7, #6]
 8001a7e:	466b      	mov	r3, sp
 8001a80:	461e      	mov	r6, r3
//SENDS COLOUR
uint32_t Buffer_Size = 0;
 8001a82:	2300      	movs	r3, #0
 8001a84:	62fb      	str	r3, [r7, #44]	; 0x2c

if((Size*2) < BURST_MAX_SIZE)
 8001a86:	683b      	ldr	r3, [r7, #0]
 8001a88:	005b      	lsls	r3, r3, #1
 8001a8a:	f642 62df 	movw	r2, #11999	; 0x2edf
 8001a8e:	4293      	cmp	r3, r2
 8001a90:	d802      	bhi.n	8001a98 <ILI9341_Draw_Colour_Burst+0x28>
{
	Buffer_Size = Size;
 8001a92:	683b      	ldr	r3, [r7, #0]
 8001a94:	62fb      	str	r3, [r7, #44]	; 0x2c
 8001a96:	e002      	b.n	8001a9e <ILI9341_Draw_Colour_Burst+0x2e>
}
else
{
	Buffer_Size = BURST_MAX_SIZE;
 8001a98:	f642 63e0 	movw	r3, #12000	; 0x2ee0
 8001a9c:	62fb      	str	r3, [r7, #44]	; 0x2c
}
	
HAL_GPIO_WritePin(LCD_DC_PORT, LCD_DC_PIN, GPIO_PIN_SET);	
 8001a9e:	2201      	movs	r2, #1
 8001aa0:	f44f 7100 	mov.w	r1, #512	; 0x200
 8001aa4:	483f      	ldr	r0, [pc, #252]	; (8001ba4 <ILI9341_Draw_Colour_Burst+0x134>)
 8001aa6:	f001 fcbf 	bl	8003428 <HAL_GPIO_WritePin>
HAL_GPIO_WritePin(LCD_CS_PORT, LCD_CS_PIN, GPIO_PIN_RESET);
 8001aaa:	2200      	movs	r2, #0
 8001aac:	f44f 7180 	mov.w	r1, #256	; 0x100
 8001ab0:	483c      	ldr	r0, [pc, #240]	; (8001ba4 <ILI9341_Draw_Colour_Burst+0x134>)
 8001ab2:	f001 fcb9 	bl	8003428 <HAL_GPIO_WritePin>

unsigned char chifted = 	Colour>>8;;
 8001ab6:	88fb      	ldrh	r3, [r7, #6]
 8001ab8:	0a1b      	lsrs	r3, r3, #8
 8001aba:	b29b      	uxth	r3, r3
 8001abc:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
unsigned char burst_buffer[Buffer_Size];
 8001ac0:	6af9      	ldr	r1, [r7, #44]	; 0x2c
 8001ac2:	460b      	mov	r3, r1
 8001ac4:	3b01      	subs	r3, #1
 8001ac6:	61fb      	str	r3, [r7, #28]
 8001ac8:	2300      	movs	r3, #0
 8001aca:	4688      	mov	r8, r1
 8001acc:	4699      	mov	r9, r3
 8001ace:	f04f 0200 	mov.w	r2, #0
 8001ad2:	f04f 0300 	mov.w	r3, #0
 8001ad6:	ea4f 03c9 	mov.w	r3, r9, lsl #3
 8001ada:	ea43 7358 	orr.w	r3, r3, r8, lsr #29
 8001ade:	ea4f 02c8 	mov.w	r2, r8, lsl #3
 8001ae2:	2300      	movs	r3, #0
 8001ae4:	460c      	mov	r4, r1
 8001ae6:	461d      	mov	r5, r3
 8001ae8:	f04f 0200 	mov.w	r2, #0
 8001aec:	f04f 0300 	mov.w	r3, #0
 8001af0:	00eb      	lsls	r3, r5, #3
 8001af2:	ea43 7354 	orr.w	r3, r3, r4, lsr #29
 8001af6:	00e2      	lsls	r2, r4, #3
 8001af8:	1dcb      	adds	r3, r1, #7
 8001afa:	08db      	lsrs	r3, r3, #3
 8001afc:	00db      	lsls	r3, r3, #3
 8001afe:	ebad 0d03 	sub.w	sp, sp, r3
 8001b02:	466b      	mov	r3, sp
 8001b04:	3300      	adds	r3, #0
 8001b06:	61bb      	str	r3, [r7, #24]
for(uint32_t j = 0; j < Buffer_Size; j+=2)
 8001b08:	2300      	movs	r3, #0
 8001b0a:	62bb      	str	r3, [r7, #40]	; 0x28
 8001b0c:	e00e      	b.n	8001b2c <ILI9341_Draw_Colour_Burst+0xbc>
	{
		burst_buffer[j] = 	chifted;
 8001b0e:	69ba      	ldr	r2, [r7, #24]
 8001b10:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8001b12:	4413      	add	r3, r2
 8001b14:	f897 2023 	ldrb.w	r2, [r7, #35]	; 0x23
 8001b18:	701a      	strb	r2, [r3, #0]
		burst_buffer[j+1] = Colour;
 8001b1a:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8001b1c:	3301      	adds	r3, #1
 8001b1e:	88fa      	ldrh	r2, [r7, #6]
 8001b20:	b2d1      	uxtb	r1, r2
 8001b22:	69ba      	ldr	r2, [r7, #24]
 8001b24:	54d1      	strb	r1, [r2, r3]
for(uint32_t j = 0; j < Buffer_Size; j+=2)
 8001b26:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8001b28:	3302      	adds	r3, #2
 8001b2a:	62bb      	str	r3, [r7, #40]	; 0x28
 8001b2c:	6aba      	ldr	r2, [r7, #40]	; 0x28
 8001b2e:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8001b30:	429a      	cmp	r2, r3
 8001b32:	d3ec      	bcc.n	8001b0e <ILI9341_Draw_Colour_Burst+0x9e>
	}

uint32_t Sending_Size = Size*2;
 8001b34:	683b      	ldr	r3, [r7, #0]
 8001b36:	005b      	lsls	r3, r3, #1
 8001b38:	617b      	str	r3, [r7, #20]
uint32_t Sending_in_Block = Sending_Size/Buffer_Size;
 8001b3a:	697a      	ldr	r2, [r7, #20]
 8001b3c:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8001b3e:	fbb2 f3f3 	udiv	r3, r2, r3
 8001b42:	613b      	str	r3, [r7, #16]
uint32_t Remainder_from_block = Sending_Size%Buffer_Size;
 8001b44:	697b      	ldr	r3, [r7, #20]
 8001b46:	6afa      	ldr	r2, [r7, #44]	; 0x2c
 8001b48:	fbb3 f2f2 	udiv	r2, r3, r2
 8001b4c:	6af9      	ldr	r1, [r7, #44]	; 0x2c
 8001b4e:	fb01 f202 	mul.w	r2, r1, r2
 8001b52:	1a9b      	subs	r3, r3, r2
 8001b54:	60fb      	str	r3, [r7, #12]

if(Sending_in_Block != 0)
 8001b56:	693b      	ldr	r3, [r7, #16]
 8001b58:	2b00      	cmp	r3, #0
 8001b5a:	d010      	beq.n	8001b7e <ILI9341_Draw_Colour_Burst+0x10e>
{
	for(uint32_t j = 0; j < (Sending_in_Block); j++)
 8001b5c:	2300      	movs	r3, #0
 8001b5e:	627b      	str	r3, [r7, #36]	; 0x24
 8001b60:	e009      	b.n	8001b76 <ILI9341_Draw_Colour_Burst+0x106>
		{
		HAL_SPI_Transmit(HSPI_INSTANCE, (unsigned char *)burst_buffer, Buffer_Size, 10);	
 8001b62:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8001b64:	b29a      	uxth	r2, r3
 8001b66:	230a      	movs	r3, #10
 8001b68:	69b9      	ldr	r1, [r7, #24]
 8001b6a:	480f      	ldr	r0, [pc, #60]	; (8001ba8 <ILI9341_Draw_Colour_Burst+0x138>)
 8001b6c:	f002 fae7 	bl	800413e <HAL_SPI_Transmit>
	for(uint32_t j = 0; j < (Sending_in_Block); j++)
 8001b70:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8001b72:	3301      	adds	r3, #1
 8001b74:	627b      	str	r3, [r7, #36]	; 0x24
 8001b76:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8001b78:	693b      	ldr	r3, [r7, #16]
 8001b7a:	429a      	cmp	r2, r3
 8001b7c:	d3f1      	bcc.n	8001b62 <ILI9341_Draw_Colour_Burst+0xf2>
		}
}

//REMAINDER!
HAL_SPI_Transmit(HSPI_INSTANCE, (unsigned char *)burst_buffer, Remainder_from_block, 10);	
 8001b7e:	68fb      	ldr	r3, [r7, #12]
 8001b80:	b29a      	uxth	r2, r3
 8001b82:	230a      	movs	r3, #10
 8001b84:	69b9      	ldr	r1, [r7, #24]
 8001b86:	4808      	ldr	r0, [pc, #32]	; (8001ba8 <ILI9341_Draw_Colour_Burst+0x138>)
 8001b88:	f002 fad9 	bl	800413e <HAL_SPI_Transmit>
	
HAL_GPIO_WritePin(LCD_CS_PORT, LCD_CS_PIN, GPIO_PIN_SET);
 8001b8c:	2201      	movs	r2, #1
 8001b8e:	f44f 7180 	mov.w	r1, #256	; 0x100
 8001b92:	4804      	ldr	r0, [pc, #16]	; (8001ba4 <ILI9341_Draw_Colour_Burst+0x134>)
 8001b94:	f001 fc48 	bl	8003428 <HAL_GPIO_WritePin>
 8001b98:	46b5      	mov	sp, r6
}
 8001b9a:	bf00      	nop
 8001b9c:	3734      	adds	r7, #52	; 0x34
 8001b9e:	46bd      	mov	sp, r7
 8001ba0:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
 8001ba4:	40020800 	.word	0x40020800
 8001ba8:	200041fc 	.word	0x200041fc

08001bac <ILI9341_Fill_Screen>:

//FILL THE ENTIRE SCREEN WITH SELECTED COLOUR (either #define-d ones or custom 16bit)
/*Sets address (entire screen) and Sends Height*Width ammount of colour information to LCD*/
void ILI9341_Fill_Screen(uint16_t Colour)
{
 8001bac:	b580      	push	{r7, lr}
 8001bae:	b082      	sub	sp, #8
 8001bb0:	af00      	add	r7, sp, #0
 8001bb2:	4603      	mov	r3, r0
 8001bb4:	80fb      	strh	r3, [r7, #6]

ILI9341_Set_Address(0,0,LCD_WIDTH,LCD_HEIGHT);	
 8001bb6:	4b0e      	ldr	r3, [pc, #56]	; (8001bf0 <ILI9341_Fill_Screen+0x44>)
 8001bb8:	881b      	ldrh	r3, [r3, #0]
 8001bba:	b29a      	uxth	r2, r3
 8001bbc:	4b0d      	ldr	r3, [pc, #52]	; (8001bf4 <ILI9341_Fill_Screen+0x48>)
 8001bbe:	881b      	ldrh	r3, [r3, #0]
 8001bc0:	b29b      	uxth	r3, r3
 8001bc2:	2100      	movs	r1, #0
 8001bc4:	2000      	movs	r0, #0
 8001bc6:	f7ff fd89 	bl	80016dc <ILI9341_Set_Address>
ILI9341_Draw_Colour_Burst(Colour, LCD_WIDTH*LCD_HEIGHT);	
 8001bca:	4b09      	ldr	r3, [pc, #36]	; (8001bf0 <ILI9341_Fill_Screen+0x44>)
 8001bcc:	881b      	ldrh	r3, [r3, #0]
 8001bce:	b29b      	uxth	r3, r3
 8001bd0:	461a      	mov	r2, r3
 8001bd2:	4b08      	ldr	r3, [pc, #32]	; (8001bf4 <ILI9341_Fill_Screen+0x48>)
 8001bd4:	881b      	ldrh	r3, [r3, #0]
 8001bd6:	b29b      	uxth	r3, r3
 8001bd8:	fb02 f303 	mul.w	r3, r2, r3
 8001bdc:	461a      	mov	r2, r3
 8001bde:	88fb      	ldrh	r3, [r7, #6]
 8001be0:	4611      	mov	r1, r2
 8001be2:	4618      	mov	r0, r3
 8001be4:	f7ff ff44 	bl	8001a70 <ILI9341_Draw_Colour_Burst>
}
 8001be8:	bf00      	nop
 8001bea:	3708      	adds	r7, #8
 8001bec:	46bd      	mov	sp, r7
 8001bee:	bd80      	pop	{r7, pc}
 8001bf0:	20000002 	.word	0x20000002
 8001bf4:	20000000 	.word	0x20000000

08001bf8 <ILI9341_Draw_buffer_Burst_DMA>:
}



void ILI9341_Draw_buffer_Burst_DMA(uint16_t* buffer_pixel, uint32_t Size)
{
 8001bf8:	e92d 43f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, lr}
 8001bfc:	b089      	sub	sp, #36	; 0x24
 8001bfe:	af00      	add	r7, sp, #0
 8001c00:	6078      	str	r0, [r7, #4]
 8001c02:	6039      	str	r1, [r7, #0]
 8001c04:	466b      	mov	r3, sp
 8001c06:	461e      	mov	r6, r3
//SENDS COLOUR
uint32_t Buffer_Size = 0;
 8001c08:	2300      	movs	r3, #0
 8001c0a:	61fb      	str	r3, [r7, #28]
unsigned char chifted;
if((Size*2) < BURST_MAX_SIZE)
 8001c0c:	683b      	ldr	r3, [r7, #0]
 8001c0e:	005b      	lsls	r3, r3, #1
 8001c10:	f642 62df 	movw	r2, #11999	; 0x2edf
 8001c14:	4293      	cmp	r3, r2
 8001c16:	d803      	bhi.n	8001c20 <ILI9341_Draw_buffer_Burst_DMA+0x28>
{
	Buffer_Size = Size*2;
 8001c18:	683b      	ldr	r3, [r7, #0]
 8001c1a:	005b      	lsls	r3, r3, #1
 8001c1c:	61fb      	str	r3, [r7, #28]
 8001c1e:	e002      	b.n	8001c26 <ILI9341_Draw_buffer_Burst_DMA+0x2e>
}
else
{
	Buffer_Size = BURST_MAX_SIZE;
 8001c20:	f642 63e0 	movw	r3, #12000	; 0x2ee0
 8001c24:	61fb      	str	r3, [r7, #28]
}

HAL_GPIO_WritePin(LCD_DC_PORT, LCD_DC_PIN, GPIO_PIN_SET);
 8001c26:	2201      	movs	r2, #1
 8001c28:	f44f 7100 	mov.w	r1, #512	; 0x200
 8001c2c:	482b      	ldr	r0, [pc, #172]	; (8001cdc <ILI9341_Draw_buffer_Burst_DMA+0xe4>)
 8001c2e:	f001 fbfb 	bl	8003428 <HAL_GPIO_WritePin>
HAL_GPIO_WritePin(LCD_CS_PORT, LCD_CS_PIN, GPIO_PIN_RESET);
 8001c32:	2200      	movs	r2, #0
 8001c34:	f44f 7180 	mov.w	r1, #256	; 0x100
 8001c38:	4828      	ldr	r0, [pc, #160]	; (8001cdc <ILI9341_Draw_buffer_Burst_DMA+0xe4>)
 8001c3a:	f001 fbf5 	bl	8003428 <HAL_GPIO_WritePin>

unsigned char burst_buffer[Buffer_Size];
 8001c3e:	69f9      	ldr	r1, [r7, #28]
 8001c40:	460b      	mov	r3, r1
 8001c42:	3b01      	subs	r3, #1
 8001c44:	617b      	str	r3, [r7, #20]
 8001c46:	2300      	movs	r3, #0
 8001c48:	4688      	mov	r8, r1
 8001c4a:	4699      	mov	r9, r3
 8001c4c:	f04f 0200 	mov.w	r2, #0
 8001c50:	f04f 0300 	mov.w	r3, #0
 8001c54:	ea4f 03c9 	mov.w	r3, r9, lsl #3
 8001c58:	ea43 7358 	orr.w	r3, r3, r8, lsr #29
 8001c5c:	ea4f 02c8 	mov.w	r2, r8, lsl #3
 8001c60:	2300      	movs	r3, #0
 8001c62:	460c      	mov	r4, r1
 8001c64:	461d      	mov	r5, r3
 8001c66:	f04f 0200 	mov.w	r2, #0
 8001c6a:	f04f 0300 	mov.w	r3, #0
 8001c6e:	00eb      	lsls	r3, r5, #3
 8001c70:	ea43 7354 	orr.w	r3, r3, r4, lsr #29
 8001c74:	00e2      	lsls	r2, r4, #3
 8001c76:	1dcb      	adds	r3, r1, #7
 8001c78:	08db      	lsrs	r3, r3, #3
 8001c7a:	00db      	lsls	r3, r3, #3
 8001c7c:	ebad 0d03 	sub.w	sp, sp, r3
 8001c80:	466b      	mov	r3, sp
 8001c82:	3300      	adds	r3, #0
 8001c84:	613b      	str	r3, [r7, #16]
for(uint32_t j = 0; j < Buffer_Size; j+=2)
 8001c86:	2300      	movs	r3, #0
 8001c88:	61bb      	str	r3, [r7, #24]
 8001c8a:	e015      	b.n	8001cb8 <ILI9341_Draw_buffer_Burst_DMA+0xc0>
	{
		chifted = *buffer_pixel>>8;
 8001c8c:	687b      	ldr	r3, [r7, #4]
 8001c8e:	881b      	ldrh	r3, [r3, #0]
 8001c90:	0a1b      	lsrs	r3, r3, #8
 8001c92:	b29b      	uxth	r3, r3
 8001c94:	73fb      	strb	r3, [r7, #15]
		burst_buffer[j] = 	chifted;
 8001c96:	693a      	ldr	r2, [r7, #16]
 8001c98:	69bb      	ldr	r3, [r7, #24]
 8001c9a:	4413      	add	r3, r2
 8001c9c:	7bfa      	ldrb	r2, [r7, #15]
 8001c9e:	701a      	strb	r2, [r3, #0]
		burst_buffer[j+1] = *buffer_pixel++;
 8001ca0:	687b      	ldr	r3, [r7, #4]
 8001ca2:	1c9a      	adds	r2, r3, #2
 8001ca4:	607a      	str	r2, [r7, #4]
 8001ca6:	881a      	ldrh	r2, [r3, #0]
 8001ca8:	69bb      	ldr	r3, [r7, #24]
 8001caa:	3301      	adds	r3, #1
 8001cac:	b2d1      	uxtb	r1, r2
 8001cae:	693a      	ldr	r2, [r7, #16]
 8001cb0:	54d1      	strb	r1, [r2, r3]
for(uint32_t j = 0; j < Buffer_Size; j+=2)
 8001cb2:	69bb      	ldr	r3, [r7, #24]
 8001cb4:	3302      	adds	r3, #2
 8001cb6:	61bb      	str	r3, [r7, #24]
 8001cb8:	69ba      	ldr	r2, [r7, #24]
 8001cba:	69fb      	ldr	r3, [r7, #28]
 8001cbc:	429a      	cmp	r2, r3
 8001cbe:	d3e5      	bcc.n	8001c8c <ILI9341_Draw_buffer_Burst_DMA+0x94>
	}


HAL_SPI_Transmit_DMA(HSPI_INSTANCE, (unsigned char *)burst_buffer, Buffer_Size);
 8001cc0:	69fb      	ldr	r3, [r7, #28]
 8001cc2:	b29b      	uxth	r3, r3
 8001cc4:	461a      	mov	r2, r3
 8001cc6:	6939      	ldr	r1, [r7, #16]
 8001cc8:	4805      	ldr	r0, [pc, #20]	; (8001ce0 <ILI9341_Draw_buffer_Burst_DMA+0xe8>)
 8001cca:	f002 fb75 	bl	80043b8 <HAL_SPI_Transmit_DMA>
 8001cce:	46b5      	mov	sp, r6


}
 8001cd0:	bf00      	nop
 8001cd2:	3724      	adds	r7, #36	; 0x24
 8001cd4:	46bd      	mov	sp, r7
 8001cd6:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
 8001cda:	bf00      	nop
 8001cdc:	40020800 	.word	0x40020800
 8001ce0:	200041fc 	.word	0x200041fc

08001ce4 <ILI9341_Draw_buffer_Burst>:
void ILI9341_Draw_buffer_Burst(uint16_t* buffer_pixel, uint32_t Size)
{
 8001ce4:	e92d 43f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, lr}
 8001ce8:	b08d      	sub	sp, #52	; 0x34
 8001cea:	af00      	add	r7, sp, #0
 8001cec:	6078      	str	r0, [r7, #4]
 8001cee:	6039      	str	r1, [r7, #0]
 8001cf0:	466b      	mov	r3, sp
 8001cf2:	461e      	mov	r6, r3
//SENDS COLOUR
uint32_t Buffer_Size = 0;
 8001cf4:	2300      	movs	r3, #0
 8001cf6:	62fb      	str	r3, [r7, #44]	; 0x2c
unsigned char chifted;

if((Size*2) < BURST_MAX_SIZE)
 8001cf8:	683b      	ldr	r3, [r7, #0]
 8001cfa:	005b      	lsls	r3, r3, #1
 8001cfc:	f642 62df 	movw	r2, #11999	; 0x2edf
 8001d00:	4293      	cmp	r3, r2
 8001d02:	d803      	bhi.n	8001d0c <ILI9341_Draw_buffer_Burst+0x28>
{
	Buffer_Size = Size*2;
 8001d04:	683b      	ldr	r3, [r7, #0]
 8001d06:	005b      	lsls	r3, r3, #1
 8001d08:	62fb      	str	r3, [r7, #44]	; 0x2c
 8001d0a:	e002      	b.n	8001d12 <ILI9341_Draw_buffer_Burst+0x2e>
}
else
{
	Buffer_Size = BURST_MAX_SIZE;
 8001d0c:	f642 63e0 	movw	r3, #12000	; 0x2ee0
 8001d10:	62fb      	str	r3, [r7, #44]	; 0x2c
}

HAL_GPIO_WritePin(LCD_DC_PORT, LCD_DC_PIN, GPIO_PIN_SET);
 8001d12:	2201      	movs	r2, #1
 8001d14:	f44f 7100 	mov.w	r1, #512	; 0x200
 8001d18:	4840      	ldr	r0, [pc, #256]	; (8001e1c <ILI9341_Draw_buffer_Burst+0x138>)
 8001d1a:	f001 fb85 	bl	8003428 <HAL_GPIO_WritePin>
HAL_GPIO_WritePin(LCD_CS_PORT, LCD_CS_PIN, GPIO_PIN_RESET);
 8001d1e:	2200      	movs	r2, #0
 8001d20:	f44f 7180 	mov.w	r1, #256	; 0x100
 8001d24:	483d      	ldr	r0, [pc, #244]	; (8001e1c <ILI9341_Draw_buffer_Burst+0x138>)
 8001d26:	f001 fb7f 	bl	8003428 <HAL_GPIO_WritePin>

unsigned char burst_buffer[Buffer_Size];
 8001d2a:	6af9      	ldr	r1, [r7, #44]	; 0x2c
 8001d2c:	460b      	mov	r3, r1
 8001d2e:	3b01      	subs	r3, #1
 8001d30:	623b      	str	r3, [r7, #32]
 8001d32:	2300      	movs	r3, #0
 8001d34:	4688      	mov	r8, r1
 8001d36:	4699      	mov	r9, r3
 8001d38:	f04f 0200 	mov.w	r2, #0
 8001d3c:	f04f 0300 	mov.w	r3, #0
 8001d40:	ea4f 03c9 	mov.w	r3, r9, lsl #3
 8001d44:	ea43 7358 	orr.w	r3, r3, r8, lsr #29
 8001d48:	ea4f 02c8 	mov.w	r2, r8, lsl #3
 8001d4c:	2300      	movs	r3, #0
 8001d4e:	460c      	mov	r4, r1
 8001d50:	461d      	mov	r5, r3
 8001d52:	f04f 0200 	mov.w	r2, #0
 8001d56:	f04f 0300 	mov.w	r3, #0
 8001d5a:	00eb      	lsls	r3, r5, #3
 8001d5c:	ea43 7354 	orr.w	r3, r3, r4, lsr #29
 8001d60:	00e2      	lsls	r2, r4, #3
 8001d62:	1dcb      	adds	r3, r1, #7
 8001d64:	08db      	lsrs	r3, r3, #3
 8001d66:	00db      	lsls	r3, r3, #3
 8001d68:	ebad 0d03 	sub.w	sp, sp, r3
 8001d6c:	466b      	mov	r3, sp
 8001d6e:	3300      	adds	r3, #0
 8001d70:	61fb      	str	r3, [r7, #28]
for(uint32_t j = 0; j < Buffer_Size; j+=2)
 8001d72:	2300      	movs	r3, #0
 8001d74:	62bb      	str	r3, [r7, #40]	; 0x28
 8001d76:	e015      	b.n	8001da4 <ILI9341_Draw_buffer_Burst+0xc0>
	{
		chifted = *buffer_pixel>>8;
 8001d78:	687b      	ldr	r3, [r7, #4]
 8001d7a:	881b      	ldrh	r3, [r3, #0]
 8001d7c:	0a1b      	lsrs	r3, r3, #8
 8001d7e:	b29b      	uxth	r3, r3
 8001d80:	73fb      	strb	r3, [r7, #15]
		burst_buffer[j] = 	chifted;
 8001d82:	69fa      	ldr	r2, [r7, #28]
 8001d84:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8001d86:	4413      	add	r3, r2
 8001d88:	7bfa      	ldrb	r2, [r7, #15]
 8001d8a:	701a      	strb	r2, [r3, #0]
		burst_buffer[j+1] = *buffer_pixel++;
 8001d8c:	687b      	ldr	r3, [r7, #4]
 8001d8e:	1c9a      	adds	r2, r3, #2
 8001d90:	607a      	str	r2, [r7, #4]
 8001d92:	881a      	ldrh	r2, [r3, #0]
 8001d94:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8001d96:	3301      	adds	r3, #1
 8001d98:	b2d1      	uxtb	r1, r2
 8001d9a:	69fa      	ldr	r2, [r7, #28]
 8001d9c:	54d1      	strb	r1, [r2, r3]
for(uint32_t j = 0; j < Buffer_Size; j+=2)
 8001d9e:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8001da0:	3302      	adds	r3, #2
 8001da2:	62bb      	str	r3, [r7, #40]	; 0x28
 8001da4:	6aba      	ldr	r2, [r7, #40]	; 0x28
 8001da6:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8001da8:	429a      	cmp	r2, r3
 8001daa:	d3e5      	bcc.n	8001d78 <ILI9341_Draw_buffer_Burst+0x94>
	}

uint32_t Sending_Size = Size*2;
 8001dac:	683b      	ldr	r3, [r7, #0]
 8001dae:	005b      	lsls	r3, r3, #1
 8001db0:	61bb      	str	r3, [r7, #24]
uint32_t Sending_in_Block = Sending_Size/Buffer_Size;
 8001db2:	69ba      	ldr	r2, [r7, #24]
 8001db4:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8001db6:	fbb2 f3f3 	udiv	r3, r2, r3
 8001dba:	617b      	str	r3, [r7, #20]
uint32_t Remainder_from_block = Sending_Size%Buffer_Size;
 8001dbc:	69bb      	ldr	r3, [r7, #24]
 8001dbe:	6afa      	ldr	r2, [r7, #44]	; 0x2c
 8001dc0:	fbb3 f2f2 	udiv	r2, r3, r2
 8001dc4:	6af9      	ldr	r1, [r7, #44]	; 0x2c
 8001dc6:	fb01 f202 	mul.w	r2, r1, r2
 8001dca:	1a9b      	subs	r3, r3, r2
 8001dcc:	613b      	str	r3, [r7, #16]

if(Sending_in_Block != 0)
 8001dce:	697b      	ldr	r3, [r7, #20]
 8001dd0:	2b00      	cmp	r3, #0
 8001dd2:	d010      	beq.n	8001df6 <ILI9341_Draw_buffer_Burst+0x112>
{
	for(uint32_t j = 0; j < (Sending_in_Block); j++)
 8001dd4:	2300      	movs	r3, #0
 8001dd6:	627b      	str	r3, [r7, #36]	; 0x24
 8001dd8:	e009      	b.n	8001dee <ILI9341_Draw_buffer_Burst+0x10a>
		{
		HAL_SPI_Transmit(HSPI_INSTANCE, (unsigned char *)burst_buffer, Buffer_Size, 10);
 8001dda:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8001ddc:	b29a      	uxth	r2, r3
 8001dde:	230a      	movs	r3, #10
 8001de0:	69f9      	ldr	r1, [r7, #28]
 8001de2:	480f      	ldr	r0, [pc, #60]	; (8001e20 <ILI9341_Draw_buffer_Burst+0x13c>)
 8001de4:	f002 f9ab 	bl	800413e <HAL_SPI_Transmit>
	for(uint32_t j = 0; j < (Sending_in_Block); j++)
 8001de8:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8001dea:	3301      	adds	r3, #1
 8001dec:	627b      	str	r3, [r7, #36]	; 0x24
 8001dee:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8001df0:	697b      	ldr	r3, [r7, #20]
 8001df2:	429a      	cmp	r2, r3
 8001df4:	d3f1      	bcc.n	8001dda <ILI9341_Draw_buffer_Burst+0xf6>
		}
}

//REMAINDER!
HAL_SPI_Transmit(HSPI_INSTANCE, (unsigned char *)burst_buffer, Remainder_from_block, 10);
 8001df6:	693b      	ldr	r3, [r7, #16]
 8001df8:	b29a      	uxth	r2, r3
 8001dfa:	230a      	movs	r3, #10
 8001dfc:	69f9      	ldr	r1, [r7, #28]
 8001dfe:	4808      	ldr	r0, [pc, #32]	; (8001e20 <ILI9341_Draw_buffer_Burst+0x13c>)
 8001e00:	f002 f99d 	bl	800413e <HAL_SPI_Transmit>

HAL_GPIO_WritePin(LCD_CS_PORT, LCD_CS_PIN, GPIO_PIN_SET);
 8001e04:	2201      	movs	r2, #1
 8001e06:	f44f 7180 	mov.w	r1, #256	; 0x100
 8001e0a:	4804      	ldr	r0, [pc, #16]	; (8001e1c <ILI9341_Draw_buffer_Burst+0x138>)
 8001e0c:	f001 fb0c 	bl	8003428 <HAL_GPIO_WritePin>
 8001e10:	46b5      	mov	sp, r6
}
 8001e12:	bf00      	nop
 8001e14:	3734      	adds	r7, #52	; 0x34
 8001e16:	46bd      	mov	sp, r7
 8001e18:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
 8001e1c:	40020800 	.word	0x40020800
 8001e20:	200041fc 	.word	0x200041fc

08001e24 <main>:
/**
  * @brief  The application entry point.
  * @retval int
  */
int main(void)
{
 8001e24:	b580      	push	{r7, lr}
 8001e26:	b08a      	sub	sp, #40	; 0x28
 8001e28:	af02      	add	r7, sp, #8
  /* USER CODE END 1 */

  /* MCU Configuration--------------------------------------------------------*/

  /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
  HAL_Init();
 8001e2a:	f000 fc51 	bl	80026d0 <HAL_Init>

  /* USER CODE BEGIN Init */
  /* USER CODE END Init */

  /* Configure the system clock */
  SystemClock_Config();
 8001e2e:	f000 f85d 	bl	8001eec <SystemClock_Config>

  /* USER CODE BEGIN SysInit */
  /* USER CODE END SysInit */

  /* Initialize all configured peripherals */
  MX_GPIO_Init();
 8001e32:	f000 f96d 	bl	8002110 <MX_GPIO_Init>
  MX_DMA_Init();
 8001e36:	f000 f94b 	bl	80020d0 <MX_DMA_Init>
  MX_USART2_UART_Init();
 8001e3a:	f000 f91f 	bl	800207c <MX_USART2_UART_Init>
  MX_SPI3_Init();
 8001e3e:	f000 f8c3 	bl	8001fc8 <MX_SPI3_Init>
  MX_TIM10_Init();
 8001e42:	f000 f8f7 	bl	8002034 <MX_TIM10_Init>
  /* USER CODE BEGIN 2 */

  ILI9341_Init();	//initial driver setup to drive ili9341
 8001e46:	f7ff fd01 	bl	800184c <ILI9341_Init>
  HAL_Delay(100);	//Delai pour laisser l'Ã©cran se stabiliser
 8001e4a:	2064      	movs	r0, #100	; 0x64
 8001e4c:	f000 fcb2 	bl	80027b4 <HAL_Delay>


  ILI9341_Set_Rotation(SCREEN_HORIZONTAL_2);			//Orientation de l'Ã©cran
 8001e50:	2003      	movs	r0, #3
 8001e52:	f7ff fca1 	bl	8001798 <ILI9341_Set_Rotation>
  ILI9341_Fill_Screen(BLACK);							//Efface l'Ã©cran
 8001e56:	2000      	movs	r0, #0
 8001e58:	f7ff fea8 	bl	8001bac <ILI9341_Fill_Screen>

  ILI9341_Draw_Text("MESSAGE IDENTIFICATION", 10, 90, GREEN, 1, BLACK);
 8001e5c:	2300      	movs	r3, #0
 8001e5e:	9301      	str	r3, [sp, #4]
 8001e60:	2301      	movs	r3, #1
 8001e62:	9300      	str	r3, [sp, #0]
 8001e64:	f44f 63fc 	mov.w	r3, #2016	; 0x7e0
 8001e68:	225a      	movs	r2, #90	; 0x5a
 8001e6a:	210a      	movs	r1, #10
 8001e6c:	481b      	ldr	r0, [pc, #108]	; (8001edc <main+0xb8>)
 8001e6e:	f7ff f84f 	bl	8000f10 <ILI9341_Draw_Text>

  HAL_Delay(2000);
 8001e72:	f44f 60fa 	mov.w	r0, #2000	; 0x7d0
 8001e76:	f000 fc9d 	bl	80027b4 <HAL_Delay>

  ILI9341_Fill_Screen(BLACK);							//Efface l'Ã©cran
 8001e7a:	2000      	movs	r0, #0
 8001e7c:	f7ff fe96 	bl	8001bac <ILI9341_Fill_Screen>

  HAL_Delay(300);
 8001e80:	f44f 7096 	mov.w	r0, #300	; 0x12c
 8001e84:	f000 fc96 	bl	80027b4 <HAL_Delay>

  HAL_TIM_Base_Start(&htim10);
 8001e88:	4815      	ldr	r0, [pc, #84]	; (8001ee0 <main+0xbc>)
 8001e8a:	f002 fcfb 	bl	8004884 <HAL_TIM_Base_Start>

  /* Infinite loop */
  /* USER CODE BEGIN WHILE */
  while (1)
  {
	  if (__HAL_TIM_GET_COUNTER(&htim10) >= temps_balayage_programme){
 8001e8e:	4b14      	ldr	r3, [pc, #80]	; (8001ee0 <main+0xbc>)
 8001e90:	681b      	ldr	r3, [r3, #0]
 8001e92:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8001e94:	f242 02cf 	movw	r2, #8399	; 0x20cf
 8001e98:	4293      	cmp	r3, r2
 8001e9a:	d9f8      	bls.n	8001e8e <main+0x6a>
		  __HAL_TIM_SET_COUNTER(&htim10,0);
 8001e9c:	4b10      	ldr	r3, [pc, #64]	; (8001ee0 <main+0xbc>)
 8001e9e:	681b      	ldr	r3, [r3, #0]
 8001ea0:	2200      	movs	r2, #0
 8001ea2:	625a      	str	r2, [r3, #36]	; 0x24
		  if ((cg % 500) == 0){
			  ;
		  }

		  // GESTION chien de garde cg
		  cg++;
 8001ea4:	4b0f      	ldr	r3, [pc, #60]	; (8001ee4 <main+0xc0>)
 8001ea6:	681b      	ldr	r3, [r3, #0]
 8001ea8:	3301      	adds	r3, #1
 8001eaa:	4a0e      	ldr	r2, [pc, #56]	; (8001ee4 <main+0xc0>)
 8001eac:	6013      	str	r3, [r2, #0]
		  if (cg > 1000) cg=1;
 8001eae:	4b0d      	ldr	r3, [pc, #52]	; (8001ee4 <main+0xc0>)
 8001eb0:	681b      	ldr	r3, [r3, #0]
 8001eb2:	f5b3 7f7a 	cmp.w	r3, #1000	; 0x3e8
 8001eb6:	dd02      	ble.n	8001ebe <main+0x9a>
 8001eb8:	4b0a      	ldr	r3, [pc, #40]	; (8001ee4 <main+0xc0>)
 8001eba:	2201      	movs	r2, #1
 8001ebc:	601a      	str	r2, [r3, #0]

		  // Vérification si l'éxécution du programme est assez rapide ( <0.001s)
		  if (__HAL_TIM_GET_COUNTER(&htim10) > temps_balayage_programme){
 8001ebe:	4b08      	ldr	r3, [pc, #32]	; (8001ee0 <main+0xbc>)
 8001ec0:	681b      	ldr	r3, [r3, #0]
 8001ec2:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8001ec4:	f242 02d0 	movw	r2, #8400	; 0x20d0
 8001ec8:	4293      	cmp	r3, r2
 8001eca:	d9e0      	bls.n	8001e8e <main+0x6a>
			  printf("Augmenter la valeur de temps de la boucle.\nLe programme n'a pas le temps de s'éxécuter en entier.\n Dernier cg: %d", cg);
 8001ecc:	4b05      	ldr	r3, [pc, #20]	; (8001ee4 <main+0xc0>)
 8001ece:	681b      	ldr	r3, [r3, #0]
 8001ed0:	4619      	mov	r1, r3
 8001ed2:	4805      	ldr	r0, [pc, #20]	; (8001ee8 <main+0xc4>)
 8001ed4:	f003 fdc8 	bl	8005a68 <iprintf>
	  if (__HAL_TIM_GET_COUNTER(&htim10) >= temps_balayage_programme){
 8001ed8:	e7d9      	b.n	8001e8e <main+0x6a>
 8001eda:	bf00      	nop
 8001edc:	080079d8 	.word	0x080079d8
 8001ee0:	200042b4 	.word	0x200042b4
 8001ee4:	20000004 	.word	0x20000004
 8001ee8:	080079f0 	.word	0x080079f0

08001eec <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 8001eec:	b580      	push	{r7, lr}
 8001eee:	b094      	sub	sp, #80	; 0x50
 8001ef0:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 8001ef2:	f107 031c 	add.w	r3, r7, #28
 8001ef6:	2234      	movs	r2, #52	; 0x34
 8001ef8:	2100      	movs	r1, #0
 8001efa:	4618      	mov	r0, r3
 8001efc:	f003 fe09 	bl	8005b12 <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 8001f00:	f107 0308 	add.w	r3, r7, #8
 8001f04:	2200      	movs	r2, #0
 8001f06:	601a      	str	r2, [r3, #0]
 8001f08:	605a      	str	r2, [r3, #4]
 8001f0a:	609a      	str	r2, [r3, #8]
 8001f0c:	60da      	str	r2, [r3, #12]
 8001f0e:	611a      	str	r2, [r3, #16]

  /** Configure the main internal regulator output voltage
  */
  __HAL_RCC_PWR_CLK_ENABLE();
 8001f10:	2300      	movs	r3, #0
 8001f12:	607b      	str	r3, [r7, #4]
 8001f14:	4b2a      	ldr	r3, [pc, #168]	; (8001fc0 <SystemClock_Config+0xd4>)
 8001f16:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001f18:	4a29      	ldr	r2, [pc, #164]	; (8001fc0 <SystemClock_Config+0xd4>)
 8001f1a:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8001f1e:	6413      	str	r3, [r2, #64]	; 0x40
 8001f20:	4b27      	ldr	r3, [pc, #156]	; (8001fc0 <SystemClock_Config+0xd4>)
 8001f22:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001f24:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8001f28:	607b      	str	r3, [r7, #4]
 8001f2a:	687b      	ldr	r3, [r7, #4]
  __HAL_PWR_VOLTAGESCALING_CONFIG(PWR_REGULATOR_VOLTAGE_SCALE3);
 8001f2c:	2300      	movs	r3, #0
 8001f2e:	603b      	str	r3, [r7, #0]
 8001f30:	4b24      	ldr	r3, [pc, #144]	; (8001fc4 <SystemClock_Config+0xd8>)
 8001f32:	681b      	ldr	r3, [r3, #0]
 8001f34:	f423 4340 	bic.w	r3, r3, #49152	; 0xc000
 8001f38:	4a22      	ldr	r2, [pc, #136]	; (8001fc4 <SystemClock_Config+0xd8>)
 8001f3a:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 8001f3e:	6013      	str	r3, [r2, #0]
 8001f40:	4b20      	ldr	r3, [pc, #128]	; (8001fc4 <SystemClock_Config+0xd8>)
 8001f42:	681b      	ldr	r3, [r3, #0]
 8001f44:	f403 4340 	and.w	r3, r3, #49152	; 0xc000
 8001f48:	603b      	str	r3, [r7, #0]
 8001f4a:	683b      	ldr	r3, [r7, #0]

  /** Initializes the RCC Oscillators according to the specified parameters
  * in the RCC_OscInitTypeDef structure.
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSI;
 8001f4c:	2302      	movs	r3, #2
 8001f4e:	61fb      	str	r3, [r7, #28]
  RCC_OscInitStruct.HSIState = RCC_HSI_ON;
 8001f50:	2301      	movs	r3, #1
 8001f52:	62bb      	str	r3, [r7, #40]	; 0x28
  RCC_OscInitStruct.HSICalibrationValue = RCC_HSICALIBRATION_DEFAULT;
 8001f54:	2310      	movs	r3, #16
 8001f56:	62fb      	str	r3, [r7, #44]	; 0x2c
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 8001f58:	2302      	movs	r3, #2
 8001f5a:	637b      	str	r3, [r7, #52]	; 0x34
  RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSI;
 8001f5c:	2300      	movs	r3, #0
 8001f5e:	63bb      	str	r3, [r7, #56]	; 0x38
  RCC_OscInitStruct.PLL.PLLM = 16;
 8001f60:	2310      	movs	r3, #16
 8001f62:	63fb      	str	r3, [r7, #60]	; 0x3c
  RCC_OscInitStruct.PLL.PLLN = 336;
 8001f64:	f44f 73a8 	mov.w	r3, #336	; 0x150
 8001f68:	643b      	str	r3, [r7, #64]	; 0x40
  RCC_OscInitStruct.PLL.PLLP = RCC_PLLP_DIV4;
 8001f6a:	2304      	movs	r3, #4
 8001f6c:	647b      	str	r3, [r7, #68]	; 0x44
  RCC_OscInitStruct.PLL.PLLQ = 2;
 8001f6e:	2302      	movs	r3, #2
 8001f70:	64bb      	str	r3, [r7, #72]	; 0x48
  RCC_OscInitStruct.PLL.PLLR = 2;
 8001f72:	2302      	movs	r3, #2
 8001f74:	64fb      	str	r3, [r7, #76]	; 0x4c
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 8001f76:	f107 031c 	add.w	r3, r7, #28
 8001f7a:	4618      	mov	r0, r3
 8001f7c:	f001 fdb8 	bl	8003af0 <HAL_RCC_OscConfig>
 8001f80:	4603      	mov	r3, r0
 8001f82:	2b00      	cmp	r3, #0
 8001f84:	d001      	beq.n	8001f8a <SystemClock_Config+0x9e>
  {
    Error_Handler();
 8001f86:	f000 f95b 	bl	8002240 <Error_Handler>
  }

  /** Initializes the CPU, AHB and APB buses clocks
  */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 8001f8a:	230f      	movs	r3, #15
 8001f8c:	60bb      	str	r3, [r7, #8]
                              |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
 8001f8e:	2302      	movs	r3, #2
 8001f90:	60fb      	str	r3, [r7, #12]
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 8001f92:	2300      	movs	r3, #0
 8001f94:	613b      	str	r3, [r7, #16]
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV2;
 8001f96:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 8001f9a:	617b      	str	r3, [r7, #20]
  RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV1;
 8001f9c:	2300      	movs	r3, #0
 8001f9e:	61bb      	str	r3, [r7, #24]

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_2) != HAL_OK)
 8001fa0:	f107 0308 	add.w	r3, r7, #8
 8001fa4:	2102      	movs	r1, #2
 8001fa6:	4618      	mov	r0, r3
 8001fa8:	f001 fa58 	bl	800345c <HAL_RCC_ClockConfig>
 8001fac:	4603      	mov	r3, r0
 8001fae:	2b00      	cmp	r3, #0
 8001fb0:	d001      	beq.n	8001fb6 <SystemClock_Config+0xca>
  {
    Error_Handler();
 8001fb2:	f000 f945 	bl	8002240 <Error_Handler>
  }
}
 8001fb6:	bf00      	nop
 8001fb8:	3750      	adds	r7, #80	; 0x50
 8001fba:	46bd      	mov	sp, r7
 8001fbc:	bd80      	pop	{r7, pc}
 8001fbe:	bf00      	nop
 8001fc0:	40023800 	.word	0x40023800
 8001fc4:	40007000 	.word	0x40007000

08001fc8 <MX_SPI3_Init>:
  * @brief SPI3 Initialization Function
  * @param None
  * @retval None
  */
static void MX_SPI3_Init(void)
{
 8001fc8:	b580      	push	{r7, lr}
 8001fca:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN SPI3_Init 1 */

  /* USER CODE END SPI3_Init 1 */
  /* SPI3 parameter configuration*/
  hspi3.Instance = SPI3;
 8001fcc:	4b17      	ldr	r3, [pc, #92]	; (800202c <MX_SPI3_Init+0x64>)
 8001fce:	4a18      	ldr	r2, [pc, #96]	; (8002030 <MX_SPI3_Init+0x68>)
 8001fd0:	601a      	str	r2, [r3, #0]
  hspi3.Init.Mode = SPI_MODE_MASTER;
 8001fd2:	4b16      	ldr	r3, [pc, #88]	; (800202c <MX_SPI3_Init+0x64>)
 8001fd4:	f44f 7282 	mov.w	r2, #260	; 0x104
 8001fd8:	605a      	str	r2, [r3, #4]
  hspi3.Init.Direction = SPI_DIRECTION_2LINES;
 8001fda:	4b14      	ldr	r3, [pc, #80]	; (800202c <MX_SPI3_Init+0x64>)
 8001fdc:	2200      	movs	r2, #0
 8001fde:	609a      	str	r2, [r3, #8]
  hspi3.Init.DataSize = SPI_DATASIZE_8BIT;
 8001fe0:	4b12      	ldr	r3, [pc, #72]	; (800202c <MX_SPI3_Init+0x64>)
 8001fe2:	2200      	movs	r2, #0
 8001fe4:	60da      	str	r2, [r3, #12]
  hspi3.Init.CLKPolarity = SPI_POLARITY_LOW;
 8001fe6:	4b11      	ldr	r3, [pc, #68]	; (800202c <MX_SPI3_Init+0x64>)
 8001fe8:	2200      	movs	r2, #0
 8001fea:	611a      	str	r2, [r3, #16]
  hspi3.Init.CLKPhase = SPI_PHASE_1EDGE;
 8001fec:	4b0f      	ldr	r3, [pc, #60]	; (800202c <MX_SPI3_Init+0x64>)
 8001fee:	2200      	movs	r2, #0
 8001ff0:	615a      	str	r2, [r3, #20]
  hspi3.Init.NSS = SPI_NSS_SOFT;
 8001ff2:	4b0e      	ldr	r3, [pc, #56]	; (800202c <MX_SPI3_Init+0x64>)
 8001ff4:	f44f 7200 	mov.w	r2, #512	; 0x200
 8001ff8:	619a      	str	r2, [r3, #24]
  hspi3.Init.BaudRatePrescaler = SPI_BAUDRATEPRESCALER_2;
 8001ffa:	4b0c      	ldr	r3, [pc, #48]	; (800202c <MX_SPI3_Init+0x64>)
 8001ffc:	2200      	movs	r2, #0
 8001ffe:	61da      	str	r2, [r3, #28]
  hspi3.Init.FirstBit = SPI_FIRSTBIT_MSB;
 8002000:	4b0a      	ldr	r3, [pc, #40]	; (800202c <MX_SPI3_Init+0x64>)
 8002002:	2200      	movs	r2, #0
 8002004:	621a      	str	r2, [r3, #32]
  hspi3.Init.TIMode = SPI_TIMODE_DISABLE;
 8002006:	4b09      	ldr	r3, [pc, #36]	; (800202c <MX_SPI3_Init+0x64>)
 8002008:	2200      	movs	r2, #0
 800200a:	625a      	str	r2, [r3, #36]	; 0x24
  hspi3.Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 800200c:	4b07      	ldr	r3, [pc, #28]	; (800202c <MX_SPI3_Init+0x64>)
 800200e:	2200      	movs	r2, #0
 8002010:	629a      	str	r2, [r3, #40]	; 0x28
  hspi3.Init.CRCPolynomial = 10;
 8002012:	4b06      	ldr	r3, [pc, #24]	; (800202c <MX_SPI3_Init+0x64>)
 8002014:	220a      	movs	r2, #10
 8002016:	62da      	str	r2, [r3, #44]	; 0x2c
  if (HAL_SPI_Init(&hspi3) != HAL_OK)
 8002018:	4804      	ldr	r0, [pc, #16]	; (800202c <MX_SPI3_Init+0x64>)
 800201a:	f002 f807 	bl	800402c <HAL_SPI_Init>
 800201e:	4603      	mov	r3, r0
 8002020:	2b00      	cmp	r3, #0
 8002022:	d001      	beq.n	8002028 <MX_SPI3_Init+0x60>
  {
    Error_Handler();
 8002024:	f000 f90c 	bl	8002240 <Error_Handler>
  }
  /* USER CODE BEGIN SPI3_Init 2 */

  /* USER CODE END SPI3_Init 2 */

}
 8002028:	bf00      	nop
 800202a:	bd80      	pop	{r7, pc}
 800202c:	200041fc 	.word	0x200041fc
 8002030:	40003c00 	.word	0x40003c00

08002034 <MX_TIM10_Init>:
  * @brief TIM10 Initialization Function
  * @param None
  * @retval None
  */
static void MX_TIM10_Init(void)
{
 8002034:	b580      	push	{r7, lr}
 8002036:	af00      	add	r7, sp, #0
  /* USER CODE END TIM10_Init 0 */

  /* USER CODE BEGIN TIM10_Init 1 */

  /* USER CODE END TIM10_Init 1 */
  htim10.Instance = TIM10;
 8002038:	4b0e      	ldr	r3, [pc, #56]	; (8002074 <MX_TIM10_Init+0x40>)
 800203a:	4a0f      	ldr	r2, [pc, #60]	; (8002078 <MX_TIM10_Init+0x44>)
 800203c:	601a      	str	r2, [r3, #0]
  htim10.Init.Prescaler = 0;
 800203e:	4b0d      	ldr	r3, [pc, #52]	; (8002074 <MX_TIM10_Init+0x40>)
 8002040:	2200      	movs	r2, #0
 8002042:	605a      	str	r2, [r3, #4]
  htim10.Init.CounterMode = TIM_COUNTERMODE_UP;
 8002044:	4b0b      	ldr	r3, [pc, #44]	; (8002074 <MX_TIM10_Init+0x40>)
 8002046:	2200      	movs	r2, #0
 8002048:	609a      	str	r2, [r3, #8]
  htim10.Init.Period = 65535;
 800204a:	4b0a      	ldr	r3, [pc, #40]	; (8002074 <MX_TIM10_Init+0x40>)
 800204c:	f64f 72ff 	movw	r2, #65535	; 0xffff
 8002050:	60da      	str	r2, [r3, #12]
  htim10.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 8002052:	4b08      	ldr	r3, [pc, #32]	; (8002074 <MX_TIM10_Init+0x40>)
 8002054:	2200      	movs	r2, #0
 8002056:	611a      	str	r2, [r3, #16]
  htim10.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 8002058:	4b06      	ldr	r3, [pc, #24]	; (8002074 <MX_TIM10_Init+0x40>)
 800205a:	2200      	movs	r2, #0
 800205c:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim10) != HAL_OK)
 800205e:	4805      	ldr	r0, [pc, #20]	; (8002074 <MX_TIM10_Init+0x40>)
 8002060:	f002 fbc0 	bl	80047e4 <HAL_TIM_Base_Init>
 8002064:	4603      	mov	r3, r0
 8002066:	2b00      	cmp	r3, #0
 8002068:	d001      	beq.n	800206e <MX_TIM10_Init+0x3a>
  {
    Error_Handler();
 800206a:	f000 f8e9 	bl	8002240 <Error_Handler>
  }
  /* USER CODE BEGIN TIM10_Init 2 */

  /* USER CODE END TIM10_Init 2 */

}
 800206e:	bf00      	nop
 8002070:	bd80      	pop	{r7, pc}
 8002072:	bf00      	nop
 8002074:	200042b4 	.word	0x200042b4
 8002078:	40014400 	.word	0x40014400

0800207c <MX_USART2_UART_Init>:
  * @brief USART2 Initialization Function
  * @param None
  * @retval None
  */
static void MX_USART2_UART_Init(void)
{
 800207c:	b580      	push	{r7, lr}
 800207e:	af00      	add	r7, sp, #0
  /* USER CODE END USART2_Init 0 */

  /* USER CODE BEGIN USART2_Init 1 */

  /* USER CODE END USART2_Init 1 */
  huart2.Instance = USART2;
 8002080:	4b11      	ldr	r3, [pc, #68]	; (80020c8 <MX_USART2_UART_Init+0x4c>)
 8002082:	4a12      	ldr	r2, [pc, #72]	; (80020cc <MX_USART2_UART_Init+0x50>)
 8002084:	601a      	str	r2, [r3, #0]
  huart2.Init.BaudRate = 115200;
 8002086:	4b10      	ldr	r3, [pc, #64]	; (80020c8 <MX_USART2_UART_Init+0x4c>)
 8002088:	f44f 32e1 	mov.w	r2, #115200	; 0x1c200
 800208c:	605a      	str	r2, [r3, #4]
  huart2.Init.WordLength = UART_WORDLENGTH_8B;
 800208e:	4b0e      	ldr	r3, [pc, #56]	; (80020c8 <MX_USART2_UART_Init+0x4c>)
 8002090:	2200      	movs	r2, #0
 8002092:	609a      	str	r2, [r3, #8]
  huart2.Init.StopBits = UART_STOPBITS_1;
 8002094:	4b0c      	ldr	r3, [pc, #48]	; (80020c8 <MX_USART2_UART_Init+0x4c>)
 8002096:	2200      	movs	r2, #0
 8002098:	60da      	str	r2, [r3, #12]
  huart2.Init.Parity = UART_PARITY_NONE;
 800209a:	4b0b      	ldr	r3, [pc, #44]	; (80020c8 <MX_USART2_UART_Init+0x4c>)
 800209c:	2200      	movs	r2, #0
 800209e:	611a      	str	r2, [r3, #16]
  huart2.Init.Mode = UART_MODE_TX_RX;
 80020a0:	4b09      	ldr	r3, [pc, #36]	; (80020c8 <MX_USART2_UART_Init+0x4c>)
 80020a2:	220c      	movs	r2, #12
 80020a4:	615a      	str	r2, [r3, #20]
  huart2.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 80020a6:	4b08      	ldr	r3, [pc, #32]	; (80020c8 <MX_USART2_UART_Init+0x4c>)
 80020a8:	2200      	movs	r2, #0
 80020aa:	619a      	str	r2, [r3, #24]
  huart2.Init.OverSampling = UART_OVERSAMPLING_16;
 80020ac:	4b06      	ldr	r3, [pc, #24]	; (80020c8 <MX_USART2_UART_Init+0x4c>)
 80020ae:	2200      	movs	r2, #0
 80020b0:	61da      	str	r2, [r3, #28]
  if (HAL_UART_Init(&huart2) != HAL_OK)
 80020b2:	4805      	ldr	r0, [pc, #20]	; (80020c8 <MX_USART2_UART_Init+0x4c>)
 80020b4:	f002 fcee 	bl	8004a94 <HAL_UART_Init>
 80020b8:	4603      	mov	r3, r0
 80020ba:	2b00      	cmp	r3, #0
 80020bc:	d001      	beq.n	80020c2 <MX_USART2_UART_Init+0x46>
  {
    Error_Handler();
 80020be:	f000 f8bf 	bl	8002240 <Error_Handler>
  }
  /* USER CODE BEGIN USART2_Init 2 */

  /* USER CODE END USART2_Init 2 */

}
 80020c2:	bf00      	nop
 80020c4:	bd80      	pop	{r7, pc}
 80020c6:	bf00      	nop
 80020c8:	200042fc 	.word	0x200042fc
 80020cc:	40004400 	.word	0x40004400

080020d0 <MX_DMA_Init>:

/**
  * Enable DMA controller clock
  */
static void MX_DMA_Init(void)
{
 80020d0:	b580      	push	{r7, lr}
 80020d2:	b082      	sub	sp, #8
 80020d4:	af00      	add	r7, sp, #0

  /* DMA controller clock enable */
  __HAL_RCC_DMA1_CLK_ENABLE();
 80020d6:	2300      	movs	r3, #0
 80020d8:	607b      	str	r3, [r7, #4]
 80020da:	4b0c      	ldr	r3, [pc, #48]	; (800210c <MX_DMA_Init+0x3c>)
 80020dc:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80020de:	4a0b      	ldr	r2, [pc, #44]	; (800210c <MX_DMA_Init+0x3c>)
 80020e0:	f443 1300 	orr.w	r3, r3, #2097152	; 0x200000
 80020e4:	6313      	str	r3, [r2, #48]	; 0x30
 80020e6:	4b09      	ldr	r3, [pc, #36]	; (800210c <MX_DMA_Init+0x3c>)
 80020e8:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80020ea:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 80020ee:	607b      	str	r3, [r7, #4]
 80020f0:	687b      	ldr	r3, [r7, #4]

  /* DMA interrupt init */
  /* DMA1_Stream7_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(DMA1_Stream7_IRQn, 0, 0);
 80020f2:	2200      	movs	r2, #0
 80020f4:	2100      	movs	r1, #0
 80020f6:	202f      	movs	r0, #47	; 0x2f
 80020f8:	f000 fc5b 	bl	80029b2 <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(DMA1_Stream7_IRQn);
 80020fc:	202f      	movs	r0, #47	; 0x2f
 80020fe:	f000 fc74 	bl	80029ea <HAL_NVIC_EnableIRQ>

}
 8002102:	bf00      	nop
 8002104:	3708      	adds	r7, #8
 8002106:	46bd      	mov	sp, r7
 8002108:	bd80      	pop	{r7, pc}
 800210a:	bf00      	nop
 800210c:	40023800 	.word	0x40023800

08002110 <MX_GPIO_Init>:
  * @brief GPIO Initialization Function
  * @param None
  * @retval None
  */
static void MX_GPIO_Init(void)
{
 8002110:	b580      	push	{r7, lr}
 8002112:	b08a      	sub	sp, #40	; 0x28
 8002114:	af00      	add	r7, sp, #0
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8002116:	f107 0314 	add.w	r3, r7, #20
 800211a:	2200      	movs	r2, #0
 800211c:	601a      	str	r2, [r3, #0]
 800211e:	605a      	str	r2, [r3, #4]
 8002120:	609a      	str	r2, [r3, #8]
 8002122:	60da      	str	r2, [r3, #12]
 8002124:	611a      	str	r2, [r3, #16]

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOC_CLK_ENABLE();
 8002126:	2300      	movs	r3, #0
 8002128:	613b      	str	r3, [r7, #16]
 800212a:	4b41      	ldr	r3, [pc, #260]	; (8002230 <MX_GPIO_Init+0x120>)
 800212c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800212e:	4a40      	ldr	r2, [pc, #256]	; (8002230 <MX_GPIO_Init+0x120>)
 8002130:	f043 0304 	orr.w	r3, r3, #4
 8002134:	6313      	str	r3, [r2, #48]	; 0x30
 8002136:	4b3e      	ldr	r3, [pc, #248]	; (8002230 <MX_GPIO_Init+0x120>)
 8002138:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800213a:	f003 0304 	and.w	r3, r3, #4
 800213e:	613b      	str	r3, [r7, #16]
 8002140:	693b      	ldr	r3, [r7, #16]
  __HAL_RCC_GPIOH_CLK_ENABLE();
 8002142:	2300      	movs	r3, #0
 8002144:	60fb      	str	r3, [r7, #12]
 8002146:	4b3a      	ldr	r3, [pc, #232]	; (8002230 <MX_GPIO_Init+0x120>)
 8002148:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800214a:	4a39      	ldr	r2, [pc, #228]	; (8002230 <MX_GPIO_Init+0x120>)
 800214c:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 8002150:	6313      	str	r3, [r2, #48]	; 0x30
 8002152:	4b37      	ldr	r3, [pc, #220]	; (8002230 <MX_GPIO_Init+0x120>)
 8002154:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8002156:	f003 0380 	and.w	r3, r3, #128	; 0x80
 800215a:	60fb      	str	r3, [r7, #12]
 800215c:	68fb      	ldr	r3, [r7, #12]
  __HAL_RCC_GPIOA_CLK_ENABLE();
 800215e:	2300      	movs	r3, #0
 8002160:	60bb      	str	r3, [r7, #8]
 8002162:	4b33      	ldr	r3, [pc, #204]	; (8002230 <MX_GPIO_Init+0x120>)
 8002164:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8002166:	4a32      	ldr	r2, [pc, #200]	; (8002230 <MX_GPIO_Init+0x120>)
 8002168:	f043 0301 	orr.w	r3, r3, #1
 800216c:	6313      	str	r3, [r2, #48]	; 0x30
 800216e:	4b30      	ldr	r3, [pc, #192]	; (8002230 <MX_GPIO_Init+0x120>)
 8002170:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8002172:	f003 0301 	and.w	r3, r3, #1
 8002176:	60bb      	str	r3, [r7, #8]
 8002178:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_GPIOB_CLK_ENABLE();
 800217a:	2300      	movs	r3, #0
 800217c:	607b      	str	r3, [r7, #4]
 800217e:	4b2c      	ldr	r3, [pc, #176]	; (8002230 <MX_GPIO_Init+0x120>)
 8002180:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8002182:	4a2b      	ldr	r2, [pc, #172]	; (8002230 <MX_GPIO_Init+0x120>)
 8002184:	f043 0302 	orr.w	r3, r3, #2
 8002188:	6313      	str	r3, [r2, #48]	; 0x30
 800218a:	4b29      	ldr	r3, [pc, #164]	; (8002230 <MX_GPIO_Init+0x120>)
 800218c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800218e:	f003 0302 	and.w	r3, r3, #2
 8002192:	607b      	str	r3, [r7, #4]
 8002194:	687b      	ldr	r3, [r7, #4]

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(LD2_GPIO_Port, LD2_Pin, GPIO_PIN_RESET);
 8002196:	2200      	movs	r2, #0
 8002198:	2120      	movs	r1, #32
 800219a:	4826      	ldr	r0, [pc, #152]	; (8002234 <MX_GPIO_Init+0x124>)
 800219c:	f001 f944 	bl	8003428 <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOC, CS_Pin|DC_Pin, GPIO_PIN_RESET);
 80021a0:	2200      	movs	r2, #0
 80021a2:	f44f 7140 	mov.w	r1, #768	; 0x300
 80021a6:	4824      	ldr	r0, [pc, #144]	; (8002238 <MX_GPIO_Init+0x128>)
 80021a8:	f001 f93e 	bl	8003428 <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOB, Test_pin_Pin|Test2_Pin, GPIO_PIN_RESET);
 80021ac:	2200      	movs	r2, #0
 80021ae:	2130      	movs	r1, #48	; 0x30
 80021b0:	4822      	ldr	r0, [pc, #136]	; (800223c <MX_GPIO_Init+0x12c>)
 80021b2:	f001 f939 	bl	8003428 <HAL_GPIO_WritePin>

  /*Configure GPIO pin : B1_Pin */
  GPIO_InitStruct.Pin = B1_Pin;
 80021b6:	f44f 5300 	mov.w	r3, #8192	; 0x2000
 80021ba:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_IT_FALLING;
 80021bc:	f44f 1304 	mov.w	r3, #2162688	; 0x210000
 80021c0:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80021c2:	2300      	movs	r3, #0
 80021c4:	61fb      	str	r3, [r7, #28]
  HAL_GPIO_Init(B1_GPIO_Port, &GPIO_InitStruct);
 80021c6:	f107 0314 	add.w	r3, r7, #20
 80021ca:	4619      	mov	r1, r3
 80021cc:	481a      	ldr	r0, [pc, #104]	; (8002238 <MX_GPIO_Init+0x128>)
 80021ce:	f000 ff97 	bl	8003100 <HAL_GPIO_Init>

  /*Configure GPIO pin : LD2_Pin */
  GPIO_InitStruct.Pin = LD2_Pin;
 80021d2:	2320      	movs	r3, #32
 80021d4:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 80021d6:	2301      	movs	r3, #1
 80021d8:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80021da:	2300      	movs	r3, #0
 80021dc:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80021de:	2300      	movs	r3, #0
 80021e0:	623b      	str	r3, [r7, #32]
  HAL_GPIO_Init(LD2_GPIO_Port, &GPIO_InitStruct);
 80021e2:	f107 0314 	add.w	r3, r7, #20
 80021e6:	4619      	mov	r1, r3
 80021e8:	4812      	ldr	r0, [pc, #72]	; (8002234 <MX_GPIO_Init+0x124>)
 80021ea:	f000 ff89 	bl	8003100 <HAL_GPIO_Init>

  /*Configure GPIO pins : CS_Pin DC_Pin */
  GPIO_InitStruct.Pin = CS_Pin|DC_Pin;
 80021ee:	f44f 7340 	mov.w	r3, #768	; 0x300
 80021f2:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 80021f4:	2301      	movs	r3, #1
 80021f6:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80021f8:	2300      	movs	r3, #0
 80021fa:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 80021fc:	2303      	movs	r3, #3
 80021fe:	623b      	str	r3, [r7, #32]
  HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 8002200:	f107 0314 	add.w	r3, r7, #20
 8002204:	4619      	mov	r1, r3
 8002206:	480c      	ldr	r0, [pc, #48]	; (8002238 <MX_GPIO_Init+0x128>)
 8002208:	f000 ff7a 	bl	8003100 <HAL_GPIO_Init>

  /*Configure GPIO pins : Test_pin_Pin Test2_Pin */
  GPIO_InitStruct.Pin = Test_pin_Pin|Test2_Pin;
 800220c:	2330      	movs	r3, #48	; 0x30
 800220e:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8002210:	2301      	movs	r3, #1
 8002212:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8002214:	2300      	movs	r3, #0
 8002216:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8002218:	2300      	movs	r3, #0
 800221a:	623b      	str	r3, [r7, #32]
  HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 800221c:	f107 0314 	add.w	r3, r7, #20
 8002220:	4619      	mov	r1, r3
 8002222:	4806      	ldr	r0, [pc, #24]	; (800223c <MX_GPIO_Init+0x12c>)
 8002224:	f000 ff6c 	bl	8003100 <HAL_GPIO_Init>

}
 8002228:	bf00      	nop
 800222a:	3728      	adds	r7, #40	; 0x28
 800222c:	46bd      	mov	sp, r7
 800222e:	bd80      	pop	{r7, pc}
 8002230:	40023800 	.word	0x40023800
 8002234:	40020000 	.word	0x40020000
 8002238:	40020800 	.word	0x40020800
 800223c:	40020400 	.word	0x40020400

08002240 <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
 8002240:	b480      	push	{r7}
 8002242:	af00      	add	r7, sp, #0
  \details Disables IRQ interrupts by setting the I-bit in the CPSR.
           Can only be executed in Privileged modes.
 */
__STATIC_FORCEINLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
 8002244:	b672      	cpsid	i
}
 8002246:	bf00      	nop
  /* USER CODE BEGIN Error_Handler_Debug */
  /* User can add his own implementation to report the HAL error return state */
  __disable_irq();
  while (1)
 8002248:	e7fe      	b.n	8002248 <Error_Handler+0x8>
	...

0800224c <HAL_MspInit>:
/* USER CODE END 0 */
/**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 800224c:	b580      	push	{r7, lr}
 800224e:	b082      	sub	sp, #8
 8002250:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_SYSCFG_CLK_ENABLE();
 8002252:	2300      	movs	r3, #0
 8002254:	607b      	str	r3, [r7, #4]
 8002256:	4b10      	ldr	r3, [pc, #64]	; (8002298 <HAL_MspInit+0x4c>)
 8002258:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 800225a:	4a0f      	ldr	r2, [pc, #60]	; (8002298 <HAL_MspInit+0x4c>)
 800225c:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 8002260:	6453      	str	r3, [r2, #68]	; 0x44
 8002262:	4b0d      	ldr	r3, [pc, #52]	; (8002298 <HAL_MspInit+0x4c>)
 8002264:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8002266:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 800226a:	607b      	str	r3, [r7, #4]
 800226c:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_PWR_CLK_ENABLE();
 800226e:	2300      	movs	r3, #0
 8002270:	603b      	str	r3, [r7, #0]
 8002272:	4b09      	ldr	r3, [pc, #36]	; (8002298 <HAL_MspInit+0x4c>)
 8002274:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002276:	4a08      	ldr	r2, [pc, #32]	; (8002298 <HAL_MspInit+0x4c>)
 8002278:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 800227c:	6413      	str	r3, [r2, #64]	; 0x40
 800227e:	4b06      	ldr	r3, [pc, #24]	; (8002298 <HAL_MspInit+0x4c>)
 8002280:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002282:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8002286:	603b      	str	r3, [r7, #0]
 8002288:	683b      	ldr	r3, [r7, #0]

  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_0);
 800228a:	2007      	movs	r0, #7
 800228c:	f000 fb86 	bl	800299c <HAL_NVIC_SetPriorityGrouping>
  /* System interrupt init*/

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 8002290:	bf00      	nop
 8002292:	3708      	adds	r7, #8
 8002294:	46bd      	mov	sp, r7
 8002296:	bd80      	pop	{r7, pc}
 8002298:	40023800 	.word	0x40023800

0800229c <HAL_SPI_MspInit>:
* This function configures the hardware resources used in this example
* @param hspi: SPI handle pointer
* @retval None
*/
void HAL_SPI_MspInit(SPI_HandleTypeDef* hspi)
{
 800229c:	b580      	push	{r7, lr}
 800229e:	b08a      	sub	sp, #40	; 0x28
 80022a0:	af00      	add	r7, sp, #0
 80022a2:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 80022a4:	f107 0314 	add.w	r3, r7, #20
 80022a8:	2200      	movs	r2, #0
 80022aa:	601a      	str	r2, [r3, #0]
 80022ac:	605a      	str	r2, [r3, #4]
 80022ae:	609a      	str	r2, [r3, #8]
 80022b0:	60da      	str	r2, [r3, #12]
 80022b2:	611a      	str	r2, [r3, #16]
  if(hspi->Instance==SPI3)
 80022b4:	687b      	ldr	r3, [r7, #4]
 80022b6:	681b      	ldr	r3, [r3, #0]
 80022b8:	4a30      	ldr	r2, [pc, #192]	; (800237c <HAL_SPI_MspInit+0xe0>)
 80022ba:	4293      	cmp	r3, r2
 80022bc:	d159      	bne.n	8002372 <HAL_SPI_MspInit+0xd6>
  {
  /* USER CODE BEGIN SPI3_MspInit 0 */

  /* USER CODE END SPI3_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_SPI3_CLK_ENABLE();
 80022be:	2300      	movs	r3, #0
 80022c0:	613b      	str	r3, [r7, #16]
 80022c2:	4b2f      	ldr	r3, [pc, #188]	; (8002380 <HAL_SPI_MspInit+0xe4>)
 80022c4:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80022c6:	4a2e      	ldr	r2, [pc, #184]	; (8002380 <HAL_SPI_MspInit+0xe4>)
 80022c8:	f443 4300 	orr.w	r3, r3, #32768	; 0x8000
 80022cc:	6413      	str	r3, [r2, #64]	; 0x40
 80022ce:	4b2c      	ldr	r3, [pc, #176]	; (8002380 <HAL_SPI_MspInit+0xe4>)
 80022d0:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80022d2:	f403 4300 	and.w	r3, r3, #32768	; 0x8000
 80022d6:	613b      	str	r3, [r7, #16]
 80022d8:	693b      	ldr	r3, [r7, #16]

    __HAL_RCC_GPIOC_CLK_ENABLE();
 80022da:	2300      	movs	r3, #0
 80022dc:	60fb      	str	r3, [r7, #12]
 80022de:	4b28      	ldr	r3, [pc, #160]	; (8002380 <HAL_SPI_MspInit+0xe4>)
 80022e0:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80022e2:	4a27      	ldr	r2, [pc, #156]	; (8002380 <HAL_SPI_MspInit+0xe4>)
 80022e4:	f043 0304 	orr.w	r3, r3, #4
 80022e8:	6313      	str	r3, [r2, #48]	; 0x30
 80022ea:	4b25      	ldr	r3, [pc, #148]	; (8002380 <HAL_SPI_MspInit+0xe4>)
 80022ec:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80022ee:	f003 0304 	and.w	r3, r3, #4
 80022f2:	60fb      	str	r3, [r7, #12]
 80022f4:	68fb      	ldr	r3, [r7, #12]
    /**SPI3 GPIO Configuration
    PC10     ------> SPI3_SCK
    PC11     ------> SPI3_MISO
    PC12     ------> SPI3_MOSI
    */
    GPIO_InitStruct.Pin = GPIO_PIN_10|GPIO_PIN_11|GPIO_PIN_12;
 80022f6:	f44f 53e0 	mov.w	r3, #7168	; 0x1c00
 80022fa:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80022fc:	2302      	movs	r3, #2
 80022fe:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8002300:	2300      	movs	r3, #0
 8002302:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8002304:	2303      	movs	r3, #3
 8002306:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF6_SPI3;
 8002308:	2306      	movs	r3, #6
 800230a:	627b      	str	r3, [r7, #36]	; 0x24
    HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 800230c:	f107 0314 	add.w	r3, r7, #20
 8002310:	4619      	mov	r1, r3
 8002312:	481c      	ldr	r0, [pc, #112]	; (8002384 <HAL_SPI_MspInit+0xe8>)
 8002314:	f000 fef4 	bl	8003100 <HAL_GPIO_Init>

    /* SPI3 DMA Init */
    /* SPI3_TX Init */
    hdma_spi3_tx.Instance = DMA1_Stream7;
 8002318:	4b1b      	ldr	r3, [pc, #108]	; (8002388 <HAL_SPI_MspInit+0xec>)
 800231a:	4a1c      	ldr	r2, [pc, #112]	; (800238c <HAL_SPI_MspInit+0xf0>)
 800231c:	601a      	str	r2, [r3, #0]
    hdma_spi3_tx.Init.Channel = DMA_CHANNEL_0;
 800231e:	4b1a      	ldr	r3, [pc, #104]	; (8002388 <HAL_SPI_MspInit+0xec>)
 8002320:	2200      	movs	r2, #0
 8002322:	605a      	str	r2, [r3, #4]
    hdma_spi3_tx.Init.Direction = DMA_MEMORY_TO_PERIPH;
 8002324:	4b18      	ldr	r3, [pc, #96]	; (8002388 <HAL_SPI_MspInit+0xec>)
 8002326:	2240      	movs	r2, #64	; 0x40
 8002328:	609a      	str	r2, [r3, #8]
    hdma_spi3_tx.Init.PeriphInc = DMA_PINC_DISABLE;
 800232a:	4b17      	ldr	r3, [pc, #92]	; (8002388 <HAL_SPI_MspInit+0xec>)
 800232c:	2200      	movs	r2, #0
 800232e:	60da      	str	r2, [r3, #12]
    hdma_spi3_tx.Init.MemInc = DMA_MINC_ENABLE;
 8002330:	4b15      	ldr	r3, [pc, #84]	; (8002388 <HAL_SPI_MspInit+0xec>)
 8002332:	f44f 6280 	mov.w	r2, #1024	; 0x400
 8002336:	611a      	str	r2, [r3, #16]
    hdma_spi3_tx.Init.PeriphDataAlignment = DMA_PDATAALIGN_BYTE;
 8002338:	4b13      	ldr	r3, [pc, #76]	; (8002388 <HAL_SPI_MspInit+0xec>)
 800233a:	2200      	movs	r2, #0
 800233c:	615a      	str	r2, [r3, #20]
    hdma_spi3_tx.Init.MemDataAlignment = DMA_MDATAALIGN_BYTE;
 800233e:	4b12      	ldr	r3, [pc, #72]	; (8002388 <HAL_SPI_MspInit+0xec>)
 8002340:	2200      	movs	r2, #0
 8002342:	619a      	str	r2, [r3, #24]
    hdma_spi3_tx.Init.Mode = DMA_NORMAL;
 8002344:	4b10      	ldr	r3, [pc, #64]	; (8002388 <HAL_SPI_MspInit+0xec>)
 8002346:	2200      	movs	r2, #0
 8002348:	61da      	str	r2, [r3, #28]
    hdma_spi3_tx.Init.Priority = DMA_PRIORITY_LOW;
 800234a:	4b0f      	ldr	r3, [pc, #60]	; (8002388 <HAL_SPI_MspInit+0xec>)
 800234c:	2200      	movs	r2, #0
 800234e:	621a      	str	r2, [r3, #32]
    hdma_spi3_tx.Init.FIFOMode = DMA_FIFOMODE_DISABLE;
 8002350:	4b0d      	ldr	r3, [pc, #52]	; (8002388 <HAL_SPI_MspInit+0xec>)
 8002352:	2200      	movs	r2, #0
 8002354:	625a      	str	r2, [r3, #36]	; 0x24
    if (HAL_DMA_Init(&hdma_spi3_tx) != HAL_OK)
 8002356:	480c      	ldr	r0, [pc, #48]	; (8002388 <HAL_SPI_MspInit+0xec>)
 8002358:	f000 fb62 	bl	8002a20 <HAL_DMA_Init>
 800235c:	4603      	mov	r3, r0
 800235e:	2b00      	cmp	r3, #0
 8002360:	d001      	beq.n	8002366 <HAL_SPI_MspInit+0xca>
    {
      Error_Handler();
 8002362:	f7ff ff6d 	bl	8002240 <Error_Handler>
    }

    __HAL_LINKDMA(hspi,hdmatx,hdma_spi3_tx);
 8002366:	687b      	ldr	r3, [r7, #4]
 8002368:	4a07      	ldr	r2, [pc, #28]	; (8002388 <HAL_SPI_MspInit+0xec>)
 800236a:	649a      	str	r2, [r3, #72]	; 0x48
 800236c:	4a06      	ldr	r2, [pc, #24]	; (8002388 <HAL_SPI_MspInit+0xec>)
 800236e:	687b      	ldr	r3, [r7, #4]
 8002370:	6393      	str	r3, [r2, #56]	; 0x38
  /* USER CODE BEGIN SPI3_MspInit 1 */

  /* USER CODE END SPI3_MspInit 1 */
  }

}
 8002372:	bf00      	nop
 8002374:	3728      	adds	r7, #40	; 0x28
 8002376:	46bd      	mov	sp, r7
 8002378:	bd80      	pop	{r7, pc}
 800237a:	bf00      	nop
 800237c:	40003c00 	.word	0x40003c00
 8002380:	40023800 	.word	0x40023800
 8002384:	40020800 	.word	0x40020800
 8002388:	20004254 	.word	0x20004254
 800238c:	400260b8 	.word	0x400260b8

08002390 <HAL_TIM_Base_MspInit>:
* This function configures the hardware resources used in this example
* @param htim_base: TIM_Base handle pointer
* @retval None
*/
void HAL_TIM_Base_MspInit(TIM_HandleTypeDef* htim_base)
{
 8002390:	b480      	push	{r7}
 8002392:	b085      	sub	sp, #20
 8002394:	af00      	add	r7, sp, #0
 8002396:	6078      	str	r0, [r7, #4]
  if(htim_base->Instance==TIM10)
 8002398:	687b      	ldr	r3, [r7, #4]
 800239a:	681b      	ldr	r3, [r3, #0]
 800239c:	4a0b      	ldr	r2, [pc, #44]	; (80023cc <HAL_TIM_Base_MspInit+0x3c>)
 800239e:	4293      	cmp	r3, r2
 80023a0:	d10d      	bne.n	80023be <HAL_TIM_Base_MspInit+0x2e>
  {
  /* USER CODE BEGIN TIM10_MspInit 0 */

  /* USER CODE END TIM10_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_TIM10_CLK_ENABLE();
 80023a2:	2300      	movs	r3, #0
 80023a4:	60fb      	str	r3, [r7, #12]
 80023a6:	4b0a      	ldr	r3, [pc, #40]	; (80023d0 <HAL_TIM_Base_MspInit+0x40>)
 80023a8:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80023aa:	4a09      	ldr	r2, [pc, #36]	; (80023d0 <HAL_TIM_Base_MspInit+0x40>)
 80023ac:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 80023b0:	6453      	str	r3, [r2, #68]	; 0x44
 80023b2:	4b07      	ldr	r3, [pc, #28]	; (80023d0 <HAL_TIM_Base_MspInit+0x40>)
 80023b4:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80023b6:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 80023ba:	60fb      	str	r3, [r7, #12]
 80023bc:	68fb      	ldr	r3, [r7, #12]
  /* USER CODE BEGIN TIM10_MspInit 1 */

  /* USER CODE END TIM10_MspInit 1 */
  }

}
 80023be:	bf00      	nop
 80023c0:	3714      	adds	r7, #20
 80023c2:	46bd      	mov	sp, r7
 80023c4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80023c8:	4770      	bx	lr
 80023ca:	bf00      	nop
 80023cc:	40014400 	.word	0x40014400
 80023d0:	40023800 	.word	0x40023800

080023d4 <HAL_UART_MspInit>:
* This function configures the hardware resources used in this example
* @param huart: UART handle pointer
* @retval None
*/
void HAL_UART_MspInit(UART_HandleTypeDef* huart)
{
 80023d4:	b580      	push	{r7, lr}
 80023d6:	b08a      	sub	sp, #40	; 0x28
 80023d8:	af00      	add	r7, sp, #0
 80023da:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 80023dc:	f107 0314 	add.w	r3, r7, #20
 80023e0:	2200      	movs	r2, #0
 80023e2:	601a      	str	r2, [r3, #0]
 80023e4:	605a      	str	r2, [r3, #4]
 80023e6:	609a      	str	r2, [r3, #8]
 80023e8:	60da      	str	r2, [r3, #12]
 80023ea:	611a      	str	r2, [r3, #16]
  if(huart->Instance==USART2)
 80023ec:	687b      	ldr	r3, [r7, #4]
 80023ee:	681b      	ldr	r3, [r3, #0]
 80023f0:	4a19      	ldr	r2, [pc, #100]	; (8002458 <HAL_UART_MspInit+0x84>)
 80023f2:	4293      	cmp	r3, r2
 80023f4:	d12b      	bne.n	800244e <HAL_UART_MspInit+0x7a>
  {
  /* USER CODE BEGIN USART2_MspInit 0 */

  /* USER CODE END USART2_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_USART2_CLK_ENABLE();
 80023f6:	2300      	movs	r3, #0
 80023f8:	613b      	str	r3, [r7, #16]
 80023fa:	4b18      	ldr	r3, [pc, #96]	; (800245c <HAL_UART_MspInit+0x88>)
 80023fc:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80023fe:	4a17      	ldr	r2, [pc, #92]	; (800245c <HAL_UART_MspInit+0x88>)
 8002400:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 8002404:	6413      	str	r3, [r2, #64]	; 0x40
 8002406:	4b15      	ldr	r3, [pc, #84]	; (800245c <HAL_UART_MspInit+0x88>)
 8002408:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800240a:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 800240e:	613b      	str	r3, [r7, #16]
 8002410:	693b      	ldr	r3, [r7, #16]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 8002412:	2300      	movs	r3, #0
 8002414:	60fb      	str	r3, [r7, #12]
 8002416:	4b11      	ldr	r3, [pc, #68]	; (800245c <HAL_UART_MspInit+0x88>)
 8002418:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800241a:	4a10      	ldr	r2, [pc, #64]	; (800245c <HAL_UART_MspInit+0x88>)
 800241c:	f043 0301 	orr.w	r3, r3, #1
 8002420:	6313      	str	r3, [r2, #48]	; 0x30
 8002422:	4b0e      	ldr	r3, [pc, #56]	; (800245c <HAL_UART_MspInit+0x88>)
 8002424:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8002426:	f003 0301 	and.w	r3, r3, #1
 800242a:	60fb      	str	r3, [r7, #12]
 800242c:	68fb      	ldr	r3, [r7, #12]
    /**USART2 GPIO Configuration
    PA2     ------> USART2_TX
    PA3     ------> USART2_RX
    */
    GPIO_InitStruct.Pin = USART_TX_Pin|USART_RX_Pin;
 800242e:	230c      	movs	r3, #12
 8002430:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8002432:	2302      	movs	r3, #2
 8002434:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8002436:	2300      	movs	r3, #0
 8002438:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 800243a:	2303      	movs	r3, #3
 800243c:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF7_USART2;
 800243e:	2307      	movs	r3, #7
 8002440:	627b      	str	r3, [r7, #36]	; 0x24
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8002442:	f107 0314 	add.w	r3, r7, #20
 8002446:	4619      	mov	r1, r3
 8002448:	4805      	ldr	r0, [pc, #20]	; (8002460 <HAL_UART_MspInit+0x8c>)
 800244a:	f000 fe59 	bl	8003100 <HAL_GPIO_Init>
  /* USER CODE BEGIN USART2_MspInit 1 */

  /* USER CODE END USART2_MspInit 1 */
  }

}
 800244e:	bf00      	nop
 8002450:	3728      	adds	r7, #40	; 0x28
 8002452:	46bd      	mov	sp, r7
 8002454:	bd80      	pop	{r7, pc}
 8002456:	bf00      	nop
 8002458:	40004400 	.word	0x40004400
 800245c:	40023800 	.word	0x40023800
 8002460:	40020000 	.word	0x40020000

08002464 <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 8002464:	b480      	push	{r7}
 8002466:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
  while (1)
 8002468:	e7fe      	b.n	8002468 <NMI_Handler+0x4>

0800246a <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 800246a:	b480      	push	{r7}
 800246c:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 800246e:	e7fe      	b.n	800246e <HardFault_Handler+0x4>

08002470 <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 8002470:	b480      	push	{r7}
 8002472:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 8002474:	e7fe      	b.n	8002474 <MemManage_Handler+0x4>

08002476 <BusFault_Handler>:

/**
  * @brief This function handles Pre-fetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 8002476:	b480      	push	{r7}
 8002478:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 800247a:	e7fe      	b.n	800247a <BusFault_Handler+0x4>

0800247c <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 800247c:	b480      	push	{r7}
 800247e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 8002480:	e7fe      	b.n	8002480 <UsageFault_Handler+0x4>

08002482 <SVC_Handler>:

/**
  * @brief This function handles System service call via SWI instruction.
  */
void SVC_Handler(void)
{
 8002482:	b480      	push	{r7}
 8002484:	af00      	add	r7, sp, #0

  /* USER CODE END SVCall_IRQn 0 */
  /* USER CODE BEGIN SVCall_IRQn 1 */

  /* USER CODE END SVCall_IRQn 1 */
}
 8002486:	bf00      	nop
 8002488:	46bd      	mov	sp, r7
 800248a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800248e:	4770      	bx	lr

08002490 <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 8002490:	b480      	push	{r7}
 8002492:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 8002494:	bf00      	nop
 8002496:	46bd      	mov	sp, r7
 8002498:	f85d 7b04 	ldr.w	r7, [sp], #4
 800249c:	4770      	bx	lr

0800249e <PendSV_Handler>:

/**
  * @brief This function handles Pendable request for system service.
  */
void PendSV_Handler(void)
{
 800249e:	b480      	push	{r7}
 80024a0:	af00      	add	r7, sp, #0

  /* USER CODE END PendSV_IRQn 0 */
  /* USER CODE BEGIN PendSV_IRQn 1 */

  /* USER CODE END PendSV_IRQn 1 */
}
 80024a2:	bf00      	nop
 80024a4:	46bd      	mov	sp, r7
 80024a6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80024aa:	4770      	bx	lr

080024ac <SysTick_Handler>:

/**
  * @brief This function handles System tick timer.
  */
void SysTick_Handler(void)
{
 80024ac:	b580      	push	{r7, lr}
 80024ae:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SysTick_IRQn 0 */

  /* USER CODE END SysTick_IRQn 0 */
  HAL_IncTick();
 80024b0:	f000 f960 	bl	8002774 <HAL_IncTick>
  /* USER CODE BEGIN SysTick_IRQn 1 */

  /* USER CODE END SysTick_IRQn 1 */
}
 80024b4:	bf00      	nop
 80024b6:	bd80      	pop	{r7, pc}

080024b8 <DMA1_Stream7_IRQHandler>:

/**
  * @brief This function handles DMA1 stream7 global interrupt.
  */
void DMA1_Stream7_IRQHandler(void)
{
 80024b8:	b580      	push	{r7, lr}
 80024ba:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN DMA1_Stream7_IRQn 0 */

  /* USER CODE END DMA1_Stream7_IRQn 0 */
  HAL_DMA_IRQHandler(&hdma_spi3_tx);
 80024bc:	4802      	ldr	r0, [pc, #8]	; (80024c8 <DMA1_Stream7_IRQHandler+0x10>)
 80024be:	f000 fbb5 	bl	8002c2c <HAL_DMA_IRQHandler>
  /* USER CODE BEGIN DMA1_Stream7_IRQn 1 */

  /* USER CODE END DMA1_Stream7_IRQn 1 */
}
 80024c2:	bf00      	nop
 80024c4:	bd80      	pop	{r7, pc}
 80024c6:	bf00      	nop
 80024c8:	20004254 	.word	0x20004254

080024cc <_getpid>:
void initialise_monitor_handles()
{
}

int _getpid(void)
{
 80024cc:	b480      	push	{r7}
 80024ce:	af00      	add	r7, sp, #0
	return 1;
 80024d0:	2301      	movs	r3, #1
}
 80024d2:	4618      	mov	r0, r3
 80024d4:	46bd      	mov	sp, r7
 80024d6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80024da:	4770      	bx	lr

080024dc <_kill>:

int _kill(int pid, int sig)
{
 80024dc:	b580      	push	{r7, lr}
 80024de:	b082      	sub	sp, #8
 80024e0:	af00      	add	r7, sp, #0
 80024e2:	6078      	str	r0, [r7, #4]
 80024e4:	6039      	str	r1, [r7, #0]
	errno = EINVAL;
 80024e6:	f003 fb67 	bl	8005bb8 <__errno>
 80024ea:	4603      	mov	r3, r0
 80024ec:	2216      	movs	r2, #22
 80024ee:	601a      	str	r2, [r3, #0]
	return -1;
 80024f0:	f04f 33ff 	mov.w	r3, #4294967295
}
 80024f4:	4618      	mov	r0, r3
 80024f6:	3708      	adds	r7, #8
 80024f8:	46bd      	mov	sp, r7
 80024fa:	bd80      	pop	{r7, pc}

080024fc <_exit>:

void _exit (int status)
{
 80024fc:	b580      	push	{r7, lr}
 80024fe:	b082      	sub	sp, #8
 8002500:	af00      	add	r7, sp, #0
 8002502:	6078      	str	r0, [r7, #4]
	_kill(status, -1);
 8002504:	f04f 31ff 	mov.w	r1, #4294967295
 8002508:	6878      	ldr	r0, [r7, #4]
 800250a:	f7ff ffe7 	bl	80024dc <_kill>
	while (1) {}		/* Make sure we hang here */
 800250e:	e7fe      	b.n	800250e <_exit+0x12>

08002510 <_read>:
}

__attribute__((weak)) int _read(int file, char *ptr, int len)
{
 8002510:	b580      	push	{r7, lr}
 8002512:	b086      	sub	sp, #24
 8002514:	af00      	add	r7, sp, #0
 8002516:	60f8      	str	r0, [r7, #12]
 8002518:	60b9      	str	r1, [r7, #8]
 800251a:	607a      	str	r2, [r7, #4]
	int DataIdx;

	for (DataIdx = 0; DataIdx < len; DataIdx++)
 800251c:	2300      	movs	r3, #0
 800251e:	617b      	str	r3, [r7, #20]
 8002520:	e00a      	b.n	8002538 <_read+0x28>
	{
		*ptr++ = __io_getchar();
 8002522:	f3af 8000 	nop.w
 8002526:	4601      	mov	r1, r0
 8002528:	68bb      	ldr	r3, [r7, #8]
 800252a:	1c5a      	adds	r2, r3, #1
 800252c:	60ba      	str	r2, [r7, #8]
 800252e:	b2ca      	uxtb	r2, r1
 8002530:	701a      	strb	r2, [r3, #0]
	for (DataIdx = 0; DataIdx < len; DataIdx++)
 8002532:	697b      	ldr	r3, [r7, #20]
 8002534:	3301      	adds	r3, #1
 8002536:	617b      	str	r3, [r7, #20]
 8002538:	697a      	ldr	r2, [r7, #20]
 800253a:	687b      	ldr	r3, [r7, #4]
 800253c:	429a      	cmp	r2, r3
 800253e:	dbf0      	blt.n	8002522 <_read+0x12>
	}

return len;
 8002540:	687b      	ldr	r3, [r7, #4]
}
 8002542:	4618      	mov	r0, r3
 8002544:	3718      	adds	r7, #24
 8002546:	46bd      	mov	sp, r7
 8002548:	bd80      	pop	{r7, pc}

0800254a <_write>:

__attribute__((weak)) int _write(int file, char *ptr, int len)
{
 800254a:	b580      	push	{r7, lr}
 800254c:	b086      	sub	sp, #24
 800254e:	af00      	add	r7, sp, #0
 8002550:	60f8      	str	r0, [r7, #12]
 8002552:	60b9      	str	r1, [r7, #8]
 8002554:	607a      	str	r2, [r7, #4]
	int DataIdx;

	for (DataIdx = 0; DataIdx < len; DataIdx++)
 8002556:	2300      	movs	r3, #0
 8002558:	617b      	str	r3, [r7, #20]
 800255a:	e009      	b.n	8002570 <_write+0x26>
	{
		__io_putchar(*ptr++);
 800255c:	68bb      	ldr	r3, [r7, #8]
 800255e:	1c5a      	adds	r2, r3, #1
 8002560:	60ba      	str	r2, [r7, #8]
 8002562:	781b      	ldrb	r3, [r3, #0]
 8002564:	4618      	mov	r0, r3
 8002566:	f3af 8000 	nop.w
	for (DataIdx = 0; DataIdx < len; DataIdx++)
 800256a:	697b      	ldr	r3, [r7, #20]
 800256c:	3301      	adds	r3, #1
 800256e:	617b      	str	r3, [r7, #20]
 8002570:	697a      	ldr	r2, [r7, #20]
 8002572:	687b      	ldr	r3, [r7, #4]
 8002574:	429a      	cmp	r2, r3
 8002576:	dbf1      	blt.n	800255c <_write+0x12>
	}
	return len;
 8002578:	687b      	ldr	r3, [r7, #4]
}
 800257a:	4618      	mov	r0, r3
 800257c:	3718      	adds	r7, #24
 800257e:	46bd      	mov	sp, r7
 8002580:	bd80      	pop	{r7, pc}

08002582 <_close>:

int _close(int file)
{
 8002582:	b480      	push	{r7}
 8002584:	b083      	sub	sp, #12
 8002586:	af00      	add	r7, sp, #0
 8002588:	6078      	str	r0, [r7, #4]
	return -1;
 800258a:	f04f 33ff 	mov.w	r3, #4294967295
}
 800258e:	4618      	mov	r0, r3
 8002590:	370c      	adds	r7, #12
 8002592:	46bd      	mov	sp, r7
 8002594:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002598:	4770      	bx	lr

0800259a <_fstat>:


int _fstat(int file, struct stat *st)
{
 800259a:	b480      	push	{r7}
 800259c:	b083      	sub	sp, #12
 800259e:	af00      	add	r7, sp, #0
 80025a0:	6078      	str	r0, [r7, #4]
 80025a2:	6039      	str	r1, [r7, #0]
	st->st_mode = S_IFCHR;
 80025a4:	683b      	ldr	r3, [r7, #0]
 80025a6:	f44f 5200 	mov.w	r2, #8192	; 0x2000
 80025aa:	605a      	str	r2, [r3, #4]
	return 0;
 80025ac:	2300      	movs	r3, #0
}
 80025ae:	4618      	mov	r0, r3
 80025b0:	370c      	adds	r7, #12
 80025b2:	46bd      	mov	sp, r7
 80025b4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80025b8:	4770      	bx	lr

080025ba <_isatty>:

int _isatty(int file)
{
 80025ba:	b480      	push	{r7}
 80025bc:	b083      	sub	sp, #12
 80025be:	af00      	add	r7, sp, #0
 80025c0:	6078      	str	r0, [r7, #4]
	return 1;
 80025c2:	2301      	movs	r3, #1
}
 80025c4:	4618      	mov	r0, r3
 80025c6:	370c      	adds	r7, #12
 80025c8:	46bd      	mov	sp, r7
 80025ca:	f85d 7b04 	ldr.w	r7, [sp], #4
 80025ce:	4770      	bx	lr

080025d0 <_lseek>:

int _lseek(int file, int ptr, int dir)
{
 80025d0:	b480      	push	{r7}
 80025d2:	b085      	sub	sp, #20
 80025d4:	af00      	add	r7, sp, #0
 80025d6:	60f8      	str	r0, [r7, #12]
 80025d8:	60b9      	str	r1, [r7, #8]
 80025da:	607a      	str	r2, [r7, #4]
	return 0;
 80025dc:	2300      	movs	r3, #0
}
 80025de:	4618      	mov	r0, r3
 80025e0:	3714      	adds	r7, #20
 80025e2:	46bd      	mov	sp, r7
 80025e4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80025e8:	4770      	bx	lr
	...

080025ec <_sbrk>:
 *
 * @param incr Memory size
 * @return Pointer to allocated memory
 */
void *_sbrk(ptrdiff_t incr)
{
 80025ec:	b580      	push	{r7, lr}
 80025ee:	b086      	sub	sp, #24
 80025f0:	af00      	add	r7, sp, #0
 80025f2:	6078      	str	r0, [r7, #4]
  extern uint8_t _end; /* Symbol defined in the linker script */
  extern uint8_t _estack; /* Symbol defined in the linker script */
  extern uint32_t _Min_Stack_Size; /* Symbol defined in the linker script */
  const uint32_t stack_limit = (uint32_t)&_estack - (uint32_t)&_Min_Stack_Size;
 80025f4:	4a14      	ldr	r2, [pc, #80]	; (8002648 <_sbrk+0x5c>)
 80025f6:	4b15      	ldr	r3, [pc, #84]	; (800264c <_sbrk+0x60>)
 80025f8:	1ad3      	subs	r3, r2, r3
 80025fa:	617b      	str	r3, [r7, #20]
  const uint8_t *max_heap = (uint8_t *)stack_limit;
 80025fc:	697b      	ldr	r3, [r7, #20]
 80025fe:	613b      	str	r3, [r7, #16]
  uint8_t *prev_heap_end;

  /* Initialize heap end at first call */
  if (NULL == __sbrk_heap_end)
 8002600:	4b13      	ldr	r3, [pc, #76]	; (8002650 <_sbrk+0x64>)
 8002602:	681b      	ldr	r3, [r3, #0]
 8002604:	2b00      	cmp	r3, #0
 8002606:	d102      	bne.n	800260e <_sbrk+0x22>
  {
    __sbrk_heap_end = &_end;
 8002608:	4b11      	ldr	r3, [pc, #68]	; (8002650 <_sbrk+0x64>)
 800260a:	4a12      	ldr	r2, [pc, #72]	; (8002654 <_sbrk+0x68>)
 800260c:	601a      	str	r2, [r3, #0]
  }

  /* Protect heap from growing into the reserved MSP stack */
  if (__sbrk_heap_end + incr > max_heap)
 800260e:	4b10      	ldr	r3, [pc, #64]	; (8002650 <_sbrk+0x64>)
 8002610:	681a      	ldr	r2, [r3, #0]
 8002612:	687b      	ldr	r3, [r7, #4]
 8002614:	4413      	add	r3, r2
 8002616:	693a      	ldr	r2, [r7, #16]
 8002618:	429a      	cmp	r2, r3
 800261a:	d207      	bcs.n	800262c <_sbrk+0x40>
  {
    errno = ENOMEM;
 800261c:	f003 facc 	bl	8005bb8 <__errno>
 8002620:	4603      	mov	r3, r0
 8002622:	220c      	movs	r2, #12
 8002624:	601a      	str	r2, [r3, #0]
    return (void *)-1;
 8002626:	f04f 33ff 	mov.w	r3, #4294967295
 800262a:	e009      	b.n	8002640 <_sbrk+0x54>
  }

  prev_heap_end = __sbrk_heap_end;
 800262c:	4b08      	ldr	r3, [pc, #32]	; (8002650 <_sbrk+0x64>)
 800262e:	681b      	ldr	r3, [r3, #0]
 8002630:	60fb      	str	r3, [r7, #12]
  __sbrk_heap_end += incr;
 8002632:	4b07      	ldr	r3, [pc, #28]	; (8002650 <_sbrk+0x64>)
 8002634:	681a      	ldr	r2, [r3, #0]
 8002636:	687b      	ldr	r3, [r7, #4]
 8002638:	4413      	add	r3, r2
 800263a:	4a05      	ldr	r2, [pc, #20]	; (8002650 <_sbrk+0x64>)
 800263c:	6013      	str	r3, [r2, #0]

  return (void *)prev_heap_end;
 800263e:	68fb      	ldr	r3, [r7, #12]
}
 8002640:	4618      	mov	r0, r3
 8002642:	3718      	adds	r7, #24
 8002644:	46bd      	mov	sp, r7
 8002646:	bd80      	pop	{r7, pc}
 8002648:	20020000 	.word	0x20020000
 800264c:	00000400 	.word	0x00000400
 8002650:	20004340 	.word	0x20004340
 8002654:	20004498 	.word	0x20004498

08002658 <SystemInit>:
  *         configuration.
  * @param  None
  * @retval None
  */
void SystemInit(void)
{
 8002658:	b480      	push	{r7}
 800265a:	af00      	add	r7, sp, #0
  /* FPU settings ------------------------------------------------------------*/
  #if (__FPU_PRESENT == 1) && (__FPU_USED == 1)
    SCB->CPACR |= ((3UL << 10*2)|(3UL << 11*2));  /* set CP10 and CP11 Full Access */
 800265c:	4b06      	ldr	r3, [pc, #24]	; (8002678 <SystemInit+0x20>)
 800265e:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8002662:	4a05      	ldr	r2, [pc, #20]	; (8002678 <SystemInit+0x20>)
 8002664:	f443 0370 	orr.w	r3, r3, #15728640	; 0xf00000
 8002668:	f8c2 3088 	str.w	r3, [r2, #136]	; 0x88

  /* Configure the Vector Table location -------------------------------------*/
#if defined(USER_VECT_TAB_ADDRESS)
  SCB->VTOR = VECT_TAB_BASE_ADDRESS | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal SRAM */
#endif /* USER_VECT_TAB_ADDRESS */
}
 800266c:	bf00      	nop
 800266e:	46bd      	mov	sp, r7
 8002670:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002674:	4770      	bx	lr
 8002676:	bf00      	nop
 8002678:	e000ed00 	.word	0xe000ed00

0800267c <Reset_Handler>:

    .section  .text.Reset_Handler
  .weak  Reset_Handler
  .type  Reset_Handler, %function
Reset_Handler:  
  ldr   sp, =_estack      /* set stack pointer */
 800267c:	f8df d034 	ldr.w	sp, [pc, #52]	; 80026b4 <LoopFillZerobss+0x12>

/* Copy the data segment initializers from flash to SRAM */  
  ldr r0, =_sdata
 8002680:	480d      	ldr	r0, [pc, #52]	; (80026b8 <LoopFillZerobss+0x16>)
  ldr r1, =_edata
 8002682:	490e      	ldr	r1, [pc, #56]	; (80026bc <LoopFillZerobss+0x1a>)
  ldr r2, =_sidata
 8002684:	4a0e      	ldr	r2, [pc, #56]	; (80026c0 <LoopFillZerobss+0x1e>)
  movs r3, #0
 8002686:	2300      	movs	r3, #0
  b LoopCopyDataInit
 8002688:	e002      	b.n	8002690 <LoopCopyDataInit>

0800268a <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 800268a:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 800268c:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 800268e:	3304      	adds	r3, #4

08002690 <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 8002690:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 8002692:	428c      	cmp	r4, r1
  bcc CopyDataInit
 8002694:	d3f9      	bcc.n	800268a <CopyDataInit>
  
/* Zero fill the bss segment. */
  ldr r2, =_sbss
 8002696:	4a0b      	ldr	r2, [pc, #44]	; (80026c4 <LoopFillZerobss+0x22>)
  ldr r4, =_ebss
 8002698:	4c0b      	ldr	r4, [pc, #44]	; (80026c8 <LoopFillZerobss+0x26>)
  movs r3, #0
 800269a:	2300      	movs	r3, #0
  b LoopFillZerobss
 800269c:	e001      	b.n	80026a2 <LoopFillZerobss>

0800269e <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 800269e:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 80026a0:	3204      	adds	r2, #4

080026a2 <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 80026a2:	42a2      	cmp	r2, r4
  bcc FillZerobss
 80026a4:	d3fb      	bcc.n	800269e <FillZerobss>

/* Call the clock system intitialization function.*/
  bl  SystemInit   
 80026a6:	f7ff ffd7 	bl	8002658 <SystemInit>
/* Call static constructors */
    bl __libc_init_array
 80026aa:	f003 fa8b 	bl	8005bc4 <__libc_init_array>
/* Call the application's entry point.*/
  bl  main
 80026ae:	f7ff fbb9 	bl	8001e24 <main>
  bx  lr    
 80026b2:	4770      	bx	lr
  ldr   sp, =_estack      /* set stack pointer */
 80026b4:	20020000 	.word	0x20020000
  ldr r0, =_sdata
 80026b8:	20000000 	.word	0x20000000
  ldr r1, =_edata
 80026bc:	200001dc 	.word	0x200001dc
  ldr r2, =_sidata
 80026c0:	08009a04 	.word	0x08009a04
  ldr r2, =_sbss
 80026c4:	200001dc 	.word	0x200001dc
  ldr r4, =_ebss
 80026c8:	20004494 	.word	0x20004494

080026cc <ADC_IRQHandler>:
 * @retval None       
*/
    .section  .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b  Infinite_Loop
 80026cc:	e7fe      	b.n	80026cc <ADC_IRQHandler>
	...

080026d0 <HAL_Init>:
  *         need to ensure that the SysTick time base is always set to 1 millisecond
  *         to have correct HAL operation.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 80026d0:	b580      	push	{r7, lr}
 80026d2:	af00      	add	r7, sp, #0
  /* Configure Flash prefetch, Instruction cache, Data cache */ 
#if (INSTRUCTION_CACHE_ENABLE != 0U)
  __HAL_FLASH_INSTRUCTION_CACHE_ENABLE();
 80026d4:	4b0e      	ldr	r3, [pc, #56]	; (8002710 <HAL_Init+0x40>)
 80026d6:	681b      	ldr	r3, [r3, #0]
 80026d8:	4a0d      	ldr	r2, [pc, #52]	; (8002710 <HAL_Init+0x40>)
 80026da:	f443 7300 	orr.w	r3, r3, #512	; 0x200
 80026de:	6013      	str	r3, [r2, #0]
#endif /* INSTRUCTION_CACHE_ENABLE */

#if (DATA_CACHE_ENABLE != 0U)
  __HAL_FLASH_DATA_CACHE_ENABLE();
 80026e0:	4b0b      	ldr	r3, [pc, #44]	; (8002710 <HAL_Init+0x40>)
 80026e2:	681b      	ldr	r3, [r3, #0]
 80026e4:	4a0a      	ldr	r2, [pc, #40]	; (8002710 <HAL_Init+0x40>)
 80026e6:	f443 6380 	orr.w	r3, r3, #1024	; 0x400
 80026ea:	6013      	str	r3, [r2, #0]
#endif /* DATA_CACHE_ENABLE */

#if (PREFETCH_ENABLE != 0U)
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
 80026ec:	4b08      	ldr	r3, [pc, #32]	; (8002710 <HAL_Init+0x40>)
 80026ee:	681b      	ldr	r3, [r3, #0]
 80026f0:	4a07      	ldr	r2, [pc, #28]	; (8002710 <HAL_Init+0x40>)
 80026f2:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 80026f6:	6013      	str	r3, [r2, #0]
#endif /* PREFETCH_ENABLE */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 80026f8:	2003      	movs	r0, #3
 80026fa:	f000 f94f 	bl	800299c <HAL_NVIC_SetPriorityGrouping>

  /* Use systick as time base source and configure 1ms tick (default clock after Reset is HSI) */
  HAL_InitTick(TICK_INT_PRIORITY);
 80026fe:	2000      	movs	r0, #0
 8002700:	f000 f808 	bl	8002714 <HAL_InitTick>

  /* Init the low level hardware */
  HAL_MspInit();
 8002704:	f7ff fda2 	bl	800224c <HAL_MspInit>

  /* Return function status */
  return HAL_OK;
 8002708:	2300      	movs	r3, #0
}
 800270a:	4618      	mov	r0, r3
 800270c:	bd80      	pop	{r7, pc}
 800270e:	bf00      	nop
 8002710:	40023c00 	.word	0x40023c00

08002714 <HAL_InitTick>:
  *       implementation  in user file.
  * @param TickPriority Tick interrupt priority.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 8002714:	b580      	push	{r7, lr}
 8002716:	b082      	sub	sp, #8
 8002718:	af00      	add	r7, sp, #0
 800271a:	6078      	str	r0, [r7, #4]
  /* Configure the SysTick to have interrupt in 1ms time basis*/
  if (HAL_SYSTICK_Config(SystemCoreClock / (1000U / uwTickFreq)) > 0U)
 800271c:	4b12      	ldr	r3, [pc, #72]	; (8002768 <HAL_InitTick+0x54>)
 800271e:	681a      	ldr	r2, [r3, #0]
 8002720:	4b12      	ldr	r3, [pc, #72]	; (800276c <HAL_InitTick+0x58>)
 8002722:	781b      	ldrb	r3, [r3, #0]
 8002724:	4619      	mov	r1, r3
 8002726:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
 800272a:	fbb3 f3f1 	udiv	r3, r3, r1
 800272e:	fbb2 f3f3 	udiv	r3, r2, r3
 8002732:	4618      	mov	r0, r3
 8002734:	f000 f967 	bl	8002a06 <HAL_SYSTICK_Config>
 8002738:	4603      	mov	r3, r0
 800273a:	2b00      	cmp	r3, #0
 800273c:	d001      	beq.n	8002742 <HAL_InitTick+0x2e>
  {
    return HAL_ERROR;
 800273e:	2301      	movs	r3, #1
 8002740:	e00e      	b.n	8002760 <HAL_InitTick+0x4c>
  }

  /* Configure the SysTick IRQ priority */
  if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 8002742:	687b      	ldr	r3, [r7, #4]
 8002744:	2b0f      	cmp	r3, #15
 8002746:	d80a      	bhi.n	800275e <HAL_InitTick+0x4a>
  {
    HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0U);
 8002748:	2200      	movs	r2, #0
 800274a:	6879      	ldr	r1, [r7, #4]
 800274c:	f04f 30ff 	mov.w	r0, #4294967295
 8002750:	f000 f92f 	bl	80029b2 <HAL_NVIC_SetPriority>
    uwTickPrio = TickPriority;
 8002754:	4a06      	ldr	r2, [pc, #24]	; (8002770 <HAL_InitTick+0x5c>)
 8002756:	687b      	ldr	r3, [r7, #4]
 8002758:	6013      	str	r3, [r2, #0]
  {
    return HAL_ERROR;
  }

  /* Return function status */
  return HAL_OK;
 800275a:	2300      	movs	r3, #0
 800275c:	e000      	b.n	8002760 <HAL_InitTick+0x4c>
    return HAL_ERROR;
 800275e:	2301      	movs	r3, #1
}
 8002760:	4618      	mov	r0, r3
 8002762:	3708      	adds	r7, #8
 8002764:	46bd      	mov	sp, r7
 8002766:	bd80      	pop	{r7, pc}
 8002768:	20000008 	.word	0x20000008
 800276c:	20000010 	.word	0x20000010
 8002770:	2000000c 	.word	0x2000000c

08002774 <HAL_IncTick>:
 * @note This function is declared as __weak to be overwritten in case of other 
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 8002774:	b480      	push	{r7}
 8002776:	af00      	add	r7, sp, #0
  uwTick += uwTickFreq;
 8002778:	4b06      	ldr	r3, [pc, #24]	; (8002794 <HAL_IncTick+0x20>)
 800277a:	781b      	ldrb	r3, [r3, #0]
 800277c:	461a      	mov	r2, r3
 800277e:	4b06      	ldr	r3, [pc, #24]	; (8002798 <HAL_IncTick+0x24>)
 8002780:	681b      	ldr	r3, [r3, #0]
 8002782:	4413      	add	r3, r2
 8002784:	4a04      	ldr	r2, [pc, #16]	; (8002798 <HAL_IncTick+0x24>)
 8002786:	6013      	str	r3, [r2, #0]
}
 8002788:	bf00      	nop
 800278a:	46bd      	mov	sp, r7
 800278c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002790:	4770      	bx	lr
 8002792:	bf00      	nop
 8002794:	20000010 	.word	0x20000010
 8002798:	20004344 	.word	0x20004344

0800279c <HAL_GetTick>:
  * @note This function is declared as __weak to be overwritten in case of other 
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 800279c:	b480      	push	{r7}
 800279e:	af00      	add	r7, sp, #0
  return uwTick;
 80027a0:	4b03      	ldr	r3, [pc, #12]	; (80027b0 <HAL_GetTick+0x14>)
 80027a2:	681b      	ldr	r3, [r3, #0]
}
 80027a4:	4618      	mov	r0, r3
 80027a6:	46bd      	mov	sp, r7
 80027a8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80027ac:	4770      	bx	lr
 80027ae:	bf00      	nop
 80027b0:	20004344 	.word	0x20004344

080027b4 <HAL_Delay>:
  *       implementations in user file.
  * @param Delay specifies the delay time length, in milliseconds.
  * @retval None
  */
__weak void HAL_Delay(uint32_t Delay)
{
 80027b4:	b580      	push	{r7, lr}
 80027b6:	b084      	sub	sp, #16
 80027b8:	af00      	add	r7, sp, #0
 80027ba:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = HAL_GetTick();
 80027bc:	f7ff ffee 	bl	800279c <HAL_GetTick>
 80027c0:	60b8      	str	r0, [r7, #8]
  uint32_t wait = Delay;
 80027c2:	687b      	ldr	r3, [r7, #4]
 80027c4:	60fb      	str	r3, [r7, #12]

  /* Add a freq to guarantee minimum wait */
  if (wait < HAL_MAX_DELAY)
 80027c6:	68fb      	ldr	r3, [r7, #12]
 80027c8:	f1b3 3fff 	cmp.w	r3, #4294967295
 80027cc:	d005      	beq.n	80027da <HAL_Delay+0x26>
  {
    wait += (uint32_t)(uwTickFreq);
 80027ce:	4b0a      	ldr	r3, [pc, #40]	; (80027f8 <HAL_Delay+0x44>)
 80027d0:	781b      	ldrb	r3, [r3, #0]
 80027d2:	461a      	mov	r2, r3
 80027d4:	68fb      	ldr	r3, [r7, #12]
 80027d6:	4413      	add	r3, r2
 80027d8:	60fb      	str	r3, [r7, #12]
  }

  while((HAL_GetTick() - tickstart) < wait)
 80027da:	bf00      	nop
 80027dc:	f7ff ffde 	bl	800279c <HAL_GetTick>
 80027e0:	4602      	mov	r2, r0
 80027e2:	68bb      	ldr	r3, [r7, #8]
 80027e4:	1ad3      	subs	r3, r2, r3
 80027e6:	68fa      	ldr	r2, [r7, #12]
 80027e8:	429a      	cmp	r2, r3
 80027ea:	d8f7      	bhi.n	80027dc <HAL_Delay+0x28>
  {
  }
}
 80027ec:	bf00      	nop
 80027ee:	bf00      	nop
 80027f0:	3710      	adds	r7, #16
 80027f2:	46bd      	mov	sp, r7
 80027f4:	bd80      	pop	{r7, pc}
 80027f6:	bf00      	nop
 80027f8:	20000010 	.word	0x20000010

080027fc <__NVIC_SetPriorityGrouping>:
           In case of a conflict between priority grouping and available
           priority bits (__NVIC_PRIO_BITS), the smallest possible priority group is set.
  \param [in]      PriorityGroup  Priority grouping field.
 */
__STATIC_INLINE void __NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 80027fc:	b480      	push	{r7}
 80027fe:	b085      	sub	sp, #20
 8002800:	af00      	add	r7, sp, #0
 8002802:	6078      	str	r0, [r7, #4]
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 8002804:	687b      	ldr	r3, [r7, #4]
 8002806:	f003 0307 	and.w	r3, r3, #7
 800280a:	60fb      	str	r3, [r7, #12]

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 800280c:	4b0c      	ldr	r3, [pc, #48]	; (8002840 <__NVIC_SetPriorityGrouping+0x44>)
 800280e:	68db      	ldr	r3, [r3, #12]
 8002810:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 8002812:	68ba      	ldr	r2, [r7, #8]
 8002814:	f64f 03ff 	movw	r3, #63743	; 0xf8ff
 8002818:	4013      	ands	r3, r2
 800281a:	60bb      	str	r3, [r7, #8]
  reg_value  =  (reg_value                                   |
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos)  );              /* Insert write key and priority group */
 800281c:	68fb      	ldr	r3, [r7, #12]
 800281e:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 8002820:	68bb      	ldr	r3, [r7, #8]
 8002822:	4313      	orrs	r3, r2
  reg_value  =  (reg_value                                   |
 8002824:	f043 63bf 	orr.w	r3, r3, #100139008	; 0x5f80000
 8002828:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 800282c:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 800282e:	4a04      	ldr	r2, [pc, #16]	; (8002840 <__NVIC_SetPriorityGrouping+0x44>)
 8002830:	68bb      	ldr	r3, [r7, #8]
 8002832:	60d3      	str	r3, [r2, #12]
}
 8002834:	bf00      	nop
 8002836:	3714      	adds	r7, #20
 8002838:	46bd      	mov	sp, r7
 800283a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800283e:	4770      	bx	lr
 8002840:	e000ed00 	.word	0xe000ed00

08002844 <__NVIC_GetPriorityGrouping>:
  \brief   Get Priority Grouping
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t __NVIC_GetPriorityGrouping(void)
{
 8002844:	b480      	push	{r7}
 8002846:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 8002848:	4b04      	ldr	r3, [pc, #16]	; (800285c <__NVIC_GetPriorityGrouping+0x18>)
 800284a:	68db      	ldr	r3, [r3, #12]
 800284c:	0a1b      	lsrs	r3, r3, #8
 800284e:	f003 0307 	and.w	r3, r3, #7
}
 8002852:	4618      	mov	r0, r3
 8002854:	46bd      	mov	sp, r7
 8002856:	f85d 7b04 	ldr.w	r7, [sp], #4
 800285a:	4770      	bx	lr
 800285c:	e000ed00 	.word	0xe000ed00

08002860 <__NVIC_EnableIRQ>:
  \details Enables a device specific interrupt in the NVIC interrupt controller.
  \param [in]      IRQn  Device specific interrupt number.
  \note    IRQn must not be negative.
 */
__STATIC_INLINE void __NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8002860:	b480      	push	{r7}
 8002862:	b083      	sub	sp, #12
 8002864:	af00      	add	r7, sp, #0
 8002866:	4603      	mov	r3, r0
 8002868:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 800286a:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800286e:	2b00      	cmp	r3, #0
 8002870:	db0b      	blt.n	800288a <__NVIC_EnableIRQ+0x2a>
  {
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 8002872:	79fb      	ldrb	r3, [r7, #7]
 8002874:	f003 021f 	and.w	r2, r3, #31
 8002878:	4907      	ldr	r1, [pc, #28]	; (8002898 <__NVIC_EnableIRQ+0x38>)
 800287a:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800287e:	095b      	lsrs	r3, r3, #5
 8002880:	2001      	movs	r0, #1
 8002882:	fa00 f202 	lsl.w	r2, r0, r2
 8002886:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
  }
}
 800288a:	bf00      	nop
 800288c:	370c      	adds	r7, #12
 800288e:	46bd      	mov	sp, r7
 8002890:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002894:	4770      	bx	lr
 8002896:	bf00      	nop
 8002898:	e000e100 	.word	0xe000e100

0800289c <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 800289c:	b480      	push	{r7}
 800289e:	b083      	sub	sp, #12
 80028a0:	af00      	add	r7, sp, #0
 80028a2:	4603      	mov	r3, r0
 80028a4:	6039      	str	r1, [r7, #0]
 80028a6:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 80028a8:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80028ac:	2b00      	cmp	r3, #0
 80028ae:	db0a      	blt.n	80028c6 <__NVIC_SetPriority+0x2a>
  {
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 80028b0:	683b      	ldr	r3, [r7, #0]
 80028b2:	b2da      	uxtb	r2, r3
 80028b4:	490c      	ldr	r1, [pc, #48]	; (80028e8 <__NVIC_SetPriority+0x4c>)
 80028b6:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80028ba:	0112      	lsls	r2, r2, #4
 80028bc:	b2d2      	uxtb	r2, r2
 80028be:	440b      	add	r3, r1
 80028c0:	f883 2300 	strb.w	r2, [r3, #768]	; 0x300
  }
  else
  {
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
  }
}
 80028c4:	e00a      	b.n	80028dc <__NVIC_SetPriority+0x40>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 80028c6:	683b      	ldr	r3, [r7, #0]
 80028c8:	b2da      	uxtb	r2, r3
 80028ca:	4908      	ldr	r1, [pc, #32]	; (80028ec <__NVIC_SetPriority+0x50>)
 80028cc:	79fb      	ldrb	r3, [r7, #7]
 80028ce:	f003 030f 	and.w	r3, r3, #15
 80028d2:	3b04      	subs	r3, #4
 80028d4:	0112      	lsls	r2, r2, #4
 80028d6:	b2d2      	uxtb	r2, r2
 80028d8:	440b      	add	r3, r1
 80028da:	761a      	strb	r2, [r3, #24]
}
 80028dc:	bf00      	nop
 80028de:	370c      	adds	r7, #12
 80028e0:	46bd      	mov	sp, r7
 80028e2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80028e6:	4770      	bx	lr
 80028e8:	e000e100 	.word	0xe000e100
 80028ec:	e000ed00 	.word	0xe000ed00

080028f0 <NVIC_EncodePriority>:
  \param [in]   PreemptPriority  Preemptive priority value (starting from 0).
  \param [in]       SubPriority  Subpriority value (starting from 0).
  \return                        Encoded priority. Value can be used in the function \ref NVIC_SetPriority().
 */
__STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uint32_t SubPriority)
{
 80028f0:	b480      	push	{r7}
 80028f2:	b089      	sub	sp, #36	; 0x24
 80028f4:	af00      	add	r7, sp, #0
 80028f6:	60f8      	str	r0, [r7, #12]
 80028f8:	60b9      	str	r1, [r7, #8]
 80028fa:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 80028fc:	68fb      	ldr	r3, [r7, #12]
 80028fe:	f003 0307 	and.w	r3, r3, #7
 8002902:	61fb      	str	r3, [r7, #28]
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 8002904:	69fb      	ldr	r3, [r7, #28]
 8002906:	f1c3 0307 	rsb	r3, r3, #7
 800290a:	2b04      	cmp	r3, #4
 800290c:	bf28      	it	cs
 800290e:	2304      	movcs	r3, #4
 8002910:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 8002912:	69fb      	ldr	r3, [r7, #28]
 8002914:	3304      	adds	r3, #4
 8002916:	2b06      	cmp	r3, #6
 8002918:	d902      	bls.n	8002920 <NVIC_EncodePriority+0x30>
 800291a:	69fb      	ldr	r3, [r7, #28]
 800291c:	3b03      	subs	r3, #3
 800291e:	e000      	b.n	8002922 <NVIC_EncodePriority+0x32>
 8002920:	2300      	movs	r3, #0
 8002922:	617b      	str	r3, [r7, #20]

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8002924:	f04f 32ff 	mov.w	r2, #4294967295
 8002928:	69bb      	ldr	r3, [r7, #24]
 800292a:	fa02 f303 	lsl.w	r3, r2, r3
 800292e:	43da      	mvns	r2, r3
 8002930:	68bb      	ldr	r3, [r7, #8]
 8002932:	401a      	ands	r2, r3
 8002934:	697b      	ldr	r3, [r7, #20]
 8002936:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 8002938:	f04f 31ff 	mov.w	r1, #4294967295
 800293c:	697b      	ldr	r3, [r7, #20]
 800293e:	fa01 f303 	lsl.w	r3, r1, r3
 8002942:	43d9      	mvns	r1, r3
 8002944:	687b      	ldr	r3, [r7, #4]
 8002946:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8002948:	4313      	orrs	r3, r2
         );
}
 800294a:	4618      	mov	r0, r3
 800294c:	3724      	adds	r7, #36	; 0x24
 800294e:	46bd      	mov	sp, r7
 8002950:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002954:	4770      	bx	lr
	...

08002958 <SysTick_Config>:
  \note    When the variable <b>__Vendor_SysTickConfig</b> is set to 1, then the
           function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.h</b>
           must contain a vendor-specific implementation of this function.
 */
__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
{
 8002958:	b580      	push	{r7, lr}
 800295a:	b082      	sub	sp, #8
 800295c:	af00      	add	r7, sp, #0
 800295e:	6078      	str	r0, [r7, #4]
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 8002960:	687b      	ldr	r3, [r7, #4]
 8002962:	3b01      	subs	r3, #1
 8002964:	f1b3 7f80 	cmp.w	r3, #16777216	; 0x1000000
 8002968:	d301      	bcc.n	800296e <SysTick_Config+0x16>
  {
    return (1UL);                                                   /* Reload value impossible */
 800296a:	2301      	movs	r3, #1
 800296c:	e00f      	b.n	800298e <SysTick_Config+0x36>
  }

  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 800296e:	4a0a      	ldr	r2, [pc, #40]	; (8002998 <SysTick_Config+0x40>)
 8002970:	687b      	ldr	r3, [r7, #4]
 8002972:	3b01      	subs	r3, #1
 8002974:	6053      	str	r3, [r2, #4]
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
 8002976:	210f      	movs	r1, #15
 8002978:	f04f 30ff 	mov.w	r0, #4294967295
 800297c:	f7ff ff8e 	bl	800289c <__NVIC_SetPriority>
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 8002980:	4b05      	ldr	r3, [pc, #20]	; (8002998 <SysTick_Config+0x40>)
 8002982:	2200      	movs	r2, #0
 8002984:	609a      	str	r2, [r3, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 8002986:	4b04      	ldr	r3, [pc, #16]	; (8002998 <SysTick_Config+0x40>)
 8002988:	2207      	movs	r2, #7
 800298a:	601a      	str	r2, [r3, #0]
                   SysTick_CTRL_TICKINT_Msk   |
                   SysTick_CTRL_ENABLE_Msk;                         /* Enable SysTick IRQ and SysTick Timer */
  return (0UL);                                                     /* Function successful */
 800298c:	2300      	movs	r3, #0
}
 800298e:	4618      	mov	r0, r3
 8002990:	3708      	adds	r7, #8
 8002992:	46bd      	mov	sp, r7
 8002994:	bd80      	pop	{r7, pc}
 8002996:	bf00      	nop
 8002998:	e000e010 	.word	0xe000e010

0800299c <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ preemption is no more possible. 
  *         The pending IRQ priority will be managed only by the subpriority. 
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 800299c:	b580      	push	{r7, lr}
 800299e:	b082      	sub	sp, #8
 80029a0:	af00      	add	r7, sp, #0
 80029a2:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));
  
  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 80029a4:	6878      	ldr	r0, [r7, #4]
 80029a6:	f7ff ff29 	bl	80027fc <__NVIC_SetPriorityGrouping>
}
 80029aa:	bf00      	nop
 80029ac:	3708      	adds	r7, #8
 80029ae:	46bd      	mov	sp, r7
 80029b0:	bd80      	pop	{r7, pc}

080029b2 <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.          
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{ 
 80029b2:	b580      	push	{r7, lr}
 80029b4:	b086      	sub	sp, #24
 80029b6:	af00      	add	r7, sp, #0
 80029b8:	4603      	mov	r3, r0
 80029ba:	60b9      	str	r1, [r7, #8]
 80029bc:	607a      	str	r2, [r7, #4]
 80029be:	73fb      	strb	r3, [r7, #15]
  uint32_t prioritygroup = 0x00U;
 80029c0:	2300      	movs	r3, #0
 80029c2:	617b      	str	r3, [r7, #20]
  
  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));
  
  prioritygroup = NVIC_GetPriorityGrouping();
 80029c4:	f7ff ff3e 	bl	8002844 <__NVIC_GetPriorityGrouping>
 80029c8:	6178      	str	r0, [r7, #20]
  
  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 80029ca:	687a      	ldr	r2, [r7, #4]
 80029cc:	68b9      	ldr	r1, [r7, #8]
 80029ce:	6978      	ldr	r0, [r7, #20]
 80029d0:	f7ff ff8e 	bl	80028f0 <NVIC_EncodePriority>
 80029d4:	4602      	mov	r2, r0
 80029d6:	f997 300f 	ldrsb.w	r3, [r7, #15]
 80029da:	4611      	mov	r1, r2
 80029dc:	4618      	mov	r0, r3
 80029de:	f7ff ff5d 	bl	800289c <__NVIC_SetPriority>
}
 80029e2:	bf00      	nop
 80029e4:	3718      	adds	r7, #24
 80029e6:	46bd      	mov	sp, r7
 80029e8:	bd80      	pop	{r7, pc}

080029ea <HAL_NVIC_EnableIRQ>:
  *         This parameter can be an enumerator of IRQn_Type enumeration
  *         (For the complete STM32 Devices IRQ Channels list, please refer to the appropriate CMSIS device file (stm32f4xxxx.h))
  * @retval None
  */
void HAL_NVIC_EnableIRQ(IRQn_Type IRQn)
{
 80029ea:	b580      	push	{r7, lr}
 80029ec:	b082      	sub	sp, #8
 80029ee:	af00      	add	r7, sp, #0
 80029f0:	4603      	mov	r3, r0
 80029f2:	71fb      	strb	r3, [r7, #7]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));
  
  /* Enable interrupt */
  NVIC_EnableIRQ(IRQn);
 80029f4:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80029f8:	4618      	mov	r0, r3
 80029fa:	f7ff ff31 	bl	8002860 <__NVIC_EnableIRQ>
}
 80029fe:	bf00      	nop
 8002a00:	3708      	adds	r7, #8
 8002a02:	46bd      	mov	sp, r7
 8002a04:	bd80      	pop	{r7, pc}

08002a06 <HAL_SYSTICK_Config>:
  * @param  TicksNumb Specifies the ticks Number of ticks between two interrupts.
  * @retval status:  - 0  Function succeeded.
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
 8002a06:	b580      	push	{r7, lr}
 8002a08:	b082      	sub	sp, #8
 8002a0a:	af00      	add	r7, sp, #0
 8002a0c:	6078      	str	r0, [r7, #4]
   return SysTick_Config(TicksNumb);
 8002a0e:	6878      	ldr	r0, [r7, #4]
 8002a10:	f7ff ffa2 	bl	8002958 <SysTick_Config>
 8002a14:	4603      	mov	r3, r0
}
 8002a16:	4618      	mov	r0, r3
 8002a18:	3708      	adds	r7, #8
 8002a1a:	46bd      	mov	sp, r7
 8002a1c:	bd80      	pop	{r7, pc}
	...

08002a20 <HAL_DMA_Init>:
  * @param  hdma Pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA Stream.  
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Init(DMA_HandleTypeDef *hdma)
{
 8002a20:	b580      	push	{r7, lr}
 8002a22:	b086      	sub	sp, #24
 8002a24:	af00      	add	r7, sp, #0
 8002a26:	6078      	str	r0, [r7, #4]
  uint32_t tmp = 0U;
 8002a28:	2300      	movs	r3, #0
 8002a2a:	617b      	str	r3, [r7, #20]
  uint32_t tickstart = HAL_GetTick();
 8002a2c:	f7ff feb6 	bl	800279c <HAL_GetTick>
 8002a30:	6138      	str	r0, [r7, #16]
  DMA_Base_Registers *regs;

  /* Check the DMA peripheral state */
  if(hdma == NULL)
 8002a32:	687b      	ldr	r3, [r7, #4]
 8002a34:	2b00      	cmp	r3, #0
 8002a36:	d101      	bne.n	8002a3c <HAL_DMA_Init+0x1c>
  {
    return HAL_ERROR;
 8002a38:	2301      	movs	r3, #1
 8002a3a:	e099      	b.n	8002b70 <HAL_DMA_Init+0x150>
    assert_param(IS_DMA_MEMORY_BURST(hdma->Init.MemBurst));
    assert_param(IS_DMA_PERIPHERAL_BURST(hdma->Init.PeriphBurst));
  }

  /* Change DMA peripheral state */
  hdma->State = HAL_DMA_STATE_BUSY;
 8002a3c:	687b      	ldr	r3, [r7, #4]
 8002a3e:	2202      	movs	r2, #2
 8002a40:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35

  /* Allocate lock resource */
  __HAL_UNLOCK(hdma);
 8002a44:	687b      	ldr	r3, [r7, #4]
 8002a46:	2200      	movs	r2, #0
 8002a48:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
  
  /* Disable the peripheral */
  __HAL_DMA_DISABLE(hdma);
 8002a4c:	687b      	ldr	r3, [r7, #4]
 8002a4e:	681b      	ldr	r3, [r3, #0]
 8002a50:	681a      	ldr	r2, [r3, #0]
 8002a52:	687b      	ldr	r3, [r7, #4]
 8002a54:	681b      	ldr	r3, [r3, #0]
 8002a56:	f022 0201 	bic.w	r2, r2, #1
 8002a5a:	601a      	str	r2, [r3, #0]
  
  /* Check if the DMA Stream is effectively disabled */
  while((hdma->Instance->CR & DMA_SxCR_EN) != RESET)
 8002a5c:	e00f      	b.n	8002a7e <HAL_DMA_Init+0x5e>
  {
    /* Check for the Timeout */
    if((HAL_GetTick() - tickstart ) > HAL_TIMEOUT_DMA_ABORT)
 8002a5e:	f7ff fe9d 	bl	800279c <HAL_GetTick>
 8002a62:	4602      	mov	r2, r0
 8002a64:	693b      	ldr	r3, [r7, #16]
 8002a66:	1ad3      	subs	r3, r2, r3
 8002a68:	2b05      	cmp	r3, #5
 8002a6a:	d908      	bls.n	8002a7e <HAL_DMA_Init+0x5e>
    {
      /* Update error code */
      hdma->ErrorCode = HAL_DMA_ERROR_TIMEOUT;
 8002a6c:	687b      	ldr	r3, [r7, #4]
 8002a6e:	2220      	movs	r2, #32
 8002a70:	655a      	str	r2, [r3, #84]	; 0x54
      
      /* Change the DMA state */
      hdma->State = HAL_DMA_STATE_TIMEOUT;
 8002a72:	687b      	ldr	r3, [r7, #4]
 8002a74:	2203      	movs	r2, #3
 8002a76:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35
      
      return HAL_TIMEOUT;
 8002a7a:	2303      	movs	r3, #3
 8002a7c:	e078      	b.n	8002b70 <HAL_DMA_Init+0x150>
  while((hdma->Instance->CR & DMA_SxCR_EN) != RESET)
 8002a7e:	687b      	ldr	r3, [r7, #4]
 8002a80:	681b      	ldr	r3, [r3, #0]
 8002a82:	681b      	ldr	r3, [r3, #0]
 8002a84:	f003 0301 	and.w	r3, r3, #1
 8002a88:	2b00      	cmp	r3, #0
 8002a8a:	d1e8      	bne.n	8002a5e <HAL_DMA_Init+0x3e>
    }
  }
  
  /* Get the CR register value */
  tmp = hdma->Instance->CR;
 8002a8c:	687b      	ldr	r3, [r7, #4]
 8002a8e:	681b      	ldr	r3, [r3, #0]
 8002a90:	681b      	ldr	r3, [r3, #0]
 8002a92:	617b      	str	r3, [r7, #20]

  /* Clear CHSEL, MBURST, PBURST, PL, MSIZE, PSIZE, MINC, PINC, CIRC, DIR, CT and DBM bits */
  tmp &= ((uint32_t)~(DMA_SxCR_CHSEL | DMA_SxCR_MBURST | DMA_SxCR_PBURST | \
 8002a94:	697a      	ldr	r2, [r7, #20]
 8002a96:	4b38      	ldr	r3, [pc, #224]	; (8002b78 <HAL_DMA_Init+0x158>)
 8002a98:	4013      	ands	r3, r2
 8002a9a:	617b      	str	r3, [r7, #20]
                      DMA_SxCR_PL    | DMA_SxCR_MSIZE  | DMA_SxCR_PSIZE  | \
                      DMA_SxCR_MINC  | DMA_SxCR_PINC   | DMA_SxCR_CIRC   | \
                      DMA_SxCR_DIR   | DMA_SxCR_CT     | DMA_SxCR_DBM));

  /* Prepare the DMA Stream configuration */
  tmp |=  hdma->Init.Channel             | hdma->Init.Direction        |
 8002a9c:	687b      	ldr	r3, [r7, #4]
 8002a9e:	685a      	ldr	r2, [r3, #4]
 8002aa0:	687b      	ldr	r3, [r7, #4]
 8002aa2:	689b      	ldr	r3, [r3, #8]
 8002aa4:	431a      	orrs	r2, r3
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 8002aa6:	687b      	ldr	r3, [r7, #4]
 8002aa8:	68db      	ldr	r3, [r3, #12]
  tmp |=  hdma->Init.Channel             | hdma->Init.Direction        |
 8002aaa:	431a      	orrs	r2, r3
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 8002aac:	687b      	ldr	r3, [r7, #4]
 8002aae:	691b      	ldr	r3, [r3, #16]
 8002ab0:	431a      	orrs	r2, r3
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 8002ab2:	687b      	ldr	r3, [r7, #4]
 8002ab4:	695b      	ldr	r3, [r3, #20]
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 8002ab6:	431a      	orrs	r2, r3
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 8002ab8:	687b      	ldr	r3, [r7, #4]
 8002aba:	699b      	ldr	r3, [r3, #24]
 8002abc:	431a      	orrs	r2, r3
          hdma->Init.Mode                | hdma->Init.Priority;
 8002abe:	687b      	ldr	r3, [r7, #4]
 8002ac0:	69db      	ldr	r3, [r3, #28]
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 8002ac2:	431a      	orrs	r2, r3
          hdma->Init.Mode                | hdma->Init.Priority;
 8002ac4:	687b      	ldr	r3, [r7, #4]
 8002ac6:	6a1b      	ldr	r3, [r3, #32]
 8002ac8:	4313      	orrs	r3, r2
  tmp |=  hdma->Init.Channel             | hdma->Init.Direction        |
 8002aca:	697a      	ldr	r2, [r7, #20]
 8002acc:	4313      	orrs	r3, r2
 8002ace:	617b      	str	r3, [r7, #20]

  /* the Memory burst and peripheral burst are not used when the FIFO is disabled */
  if(hdma->Init.FIFOMode == DMA_FIFOMODE_ENABLE)
 8002ad0:	687b      	ldr	r3, [r7, #4]
 8002ad2:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8002ad4:	2b04      	cmp	r3, #4
 8002ad6:	d107      	bne.n	8002ae8 <HAL_DMA_Init+0xc8>
  {
    /* Get memory burst and peripheral burst */
    tmp |=  hdma->Init.MemBurst | hdma->Init.PeriphBurst;
 8002ad8:	687b      	ldr	r3, [r7, #4]
 8002ada:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8002adc:	687b      	ldr	r3, [r7, #4]
 8002ade:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8002ae0:	4313      	orrs	r3, r2
 8002ae2:	697a      	ldr	r2, [r7, #20]
 8002ae4:	4313      	orrs	r3, r2
 8002ae6:	617b      	str	r3, [r7, #20]
  }
  
  /* Write to DMA Stream CR register */
  hdma->Instance->CR = tmp;  
 8002ae8:	687b      	ldr	r3, [r7, #4]
 8002aea:	681b      	ldr	r3, [r3, #0]
 8002aec:	697a      	ldr	r2, [r7, #20]
 8002aee:	601a      	str	r2, [r3, #0]

  /* Get the FCR register value */
  tmp = hdma->Instance->FCR;
 8002af0:	687b      	ldr	r3, [r7, #4]
 8002af2:	681b      	ldr	r3, [r3, #0]
 8002af4:	695b      	ldr	r3, [r3, #20]
 8002af6:	617b      	str	r3, [r7, #20]

  /* Clear Direct mode and FIFO threshold bits */
  tmp &= (uint32_t)~(DMA_SxFCR_DMDIS | DMA_SxFCR_FTH);
 8002af8:	697b      	ldr	r3, [r7, #20]
 8002afa:	f023 0307 	bic.w	r3, r3, #7
 8002afe:	617b      	str	r3, [r7, #20]

  /* Prepare the DMA Stream FIFO configuration */
  tmp |= hdma->Init.FIFOMode;
 8002b00:	687b      	ldr	r3, [r7, #4]
 8002b02:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8002b04:	697a      	ldr	r2, [r7, #20]
 8002b06:	4313      	orrs	r3, r2
 8002b08:	617b      	str	r3, [r7, #20]

  /* The FIFO threshold is not used when the FIFO mode is disabled */
  if(hdma->Init.FIFOMode == DMA_FIFOMODE_ENABLE)
 8002b0a:	687b      	ldr	r3, [r7, #4]
 8002b0c:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8002b0e:	2b04      	cmp	r3, #4
 8002b10:	d117      	bne.n	8002b42 <HAL_DMA_Init+0x122>
  {
    /* Get the FIFO threshold */
    tmp |= hdma->Init.FIFOThreshold;
 8002b12:	687b      	ldr	r3, [r7, #4]
 8002b14:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8002b16:	697a      	ldr	r2, [r7, #20]
 8002b18:	4313      	orrs	r3, r2
 8002b1a:	617b      	str	r3, [r7, #20]
    
    /* Check compatibility between FIFO threshold level and size of the memory burst */
    /* for INCR4, INCR8, INCR16 bursts */
    if (hdma->Init.MemBurst != DMA_MBURST_SINGLE)
 8002b1c:	687b      	ldr	r3, [r7, #4]
 8002b1e:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8002b20:	2b00      	cmp	r3, #0
 8002b22:	d00e      	beq.n	8002b42 <HAL_DMA_Init+0x122>
    {
      if (DMA_CheckFifoParam(hdma) != HAL_OK)
 8002b24:	6878      	ldr	r0, [r7, #4]
 8002b26:	f000 fa6f 	bl	8003008 <DMA_CheckFifoParam>
 8002b2a:	4603      	mov	r3, r0
 8002b2c:	2b00      	cmp	r3, #0
 8002b2e:	d008      	beq.n	8002b42 <HAL_DMA_Init+0x122>
      {
        /* Update error code */
        hdma->ErrorCode = HAL_DMA_ERROR_PARAM;
 8002b30:	687b      	ldr	r3, [r7, #4]
 8002b32:	2240      	movs	r2, #64	; 0x40
 8002b34:	655a      	str	r2, [r3, #84]	; 0x54
        
        /* Change the DMA state */
        hdma->State = HAL_DMA_STATE_READY;
 8002b36:	687b      	ldr	r3, [r7, #4]
 8002b38:	2201      	movs	r2, #1
 8002b3a:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35
        
        return HAL_ERROR; 
 8002b3e:	2301      	movs	r3, #1
 8002b40:	e016      	b.n	8002b70 <HAL_DMA_Init+0x150>
      }
    }
  }
  
  /* Write to DMA Stream FCR */
  hdma->Instance->FCR = tmp;
 8002b42:	687b      	ldr	r3, [r7, #4]
 8002b44:	681b      	ldr	r3, [r3, #0]
 8002b46:	697a      	ldr	r2, [r7, #20]
 8002b48:	615a      	str	r2, [r3, #20]

  /* Initialize StreamBaseAddress and StreamIndex parameters to be used to calculate
     DMA steam Base Address needed by HAL_DMA_IRQHandler() and HAL_DMA_PollForTransfer() */
  regs = (DMA_Base_Registers *)DMA_CalcBaseAndBitshift(hdma);
 8002b4a:	6878      	ldr	r0, [r7, #4]
 8002b4c:	f000 fa26 	bl	8002f9c <DMA_CalcBaseAndBitshift>
 8002b50:	4603      	mov	r3, r0
 8002b52:	60fb      	str	r3, [r7, #12]
  
  /* Clear all interrupt flags */
  regs->IFCR = 0x3FU << hdma->StreamIndex;
 8002b54:	687b      	ldr	r3, [r7, #4]
 8002b56:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8002b58:	223f      	movs	r2, #63	; 0x3f
 8002b5a:	409a      	lsls	r2, r3
 8002b5c:	68fb      	ldr	r3, [r7, #12]
 8002b5e:	609a      	str	r2, [r3, #8]

  /* Initialize the error code */
  hdma->ErrorCode = HAL_DMA_ERROR_NONE;
 8002b60:	687b      	ldr	r3, [r7, #4]
 8002b62:	2200      	movs	r2, #0
 8002b64:	655a      	str	r2, [r3, #84]	; 0x54
                                                                                     
  /* Initialize the DMA state */
  hdma->State = HAL_DMA_STATE_READY;
 8002b66:	687b      	ldr	r3, [r7, #4]
 8002b68:	2201      	movs	r2, #1
 8002b6a:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35

  return HAL_OK;
 8002b6e:	2300      	movs	r3, #0
}
 8002b70:	4618      	mov	r0, r3
 8002b72:	3718      	adds	r7, #24
 8002b74:	46bd      	mov	sp, r7
 8002b76:	bd80      	pop	{r7, pc}
 8002b78:	f010803f 	.word	0xf010803f

08002b7c <HAL_DMA_Start_IT>:
  * @param  DstAddress The destination memory Buffer address
  * @param  DataLength The length of data to be transferred from source to destination
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Start_IT(DMA_HandleTypeDef *hdma, uint32_t SrcAddress, uint32_t DstAddress, uint32_t DataLength)
{
 8002b7c:	b580      	push	{r7, lr}
 8002b7e:	b086      	sub	sp, #24
 8002b80:	af00      	add	r7, sp, #0
 8002b82:	60f8      	str	r0, [r7, #12]
 8002b84:	60b9      	str	r1, [r7, #8]
 8002b86:	607a      	str	r2, [r7, #4]
 8002b88:	603b      	str	r3, [r7, #0]
  HAL_StatusTypeDef status = HAL_OK;
 8002b8a:	2300      	movs	r3, #0
 8002b8c:	75fb      	strb	r3, [r7, #23]

  /* calculate DMA base and stream number */
  DMA_Base_Registers *regs = (DMA_Base_Registers *)hdma->StreamBaseAddress;
 8002b8e:	68fb      	ldr	r3, [r7, #12]
 8002b90:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8002b92:	613b      	str	r3, [r7, #16]
  
  /* Check the parameters */
  assert_param(IS_DMA_BUFFER_SIZE(DataLength));
 
  /* Process locked */
  __HAL_LOCK(hdma);
 8002b94:	68fb      	ldr	r3, [r7, #12]
 8002b96:	f893 3034 	ldrb.w	r3, [r3, #52]	; 0x34
 8002b9a:	2b01      	cmp	r3, #1
 8002b9c:	d101      	bne.n	8002ba2 <HAL_DMA_Start_IT+0x26>
 8002b9e:	2302      	movs	r3, #2
 8002ba0:	e040      	b.n	8002c24 <HAL_DMA_Start_IT+0xa8>
 8002ba2:	68fb      	ldr	r3, [r7, #12]
 8002ba4:	2201      	movs	r2, #1
 8002ba6:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
  
  if(HAL_DMA_STATE_READY == hdma->State)
 8002baa:	68fb      	ldr	r3, [r7, #12]
 8002bac:	f893 3035 	ldrb.w	r3, [r3, #53]	; 0x35
 8002bb0:	b2db      	uxtb	r3, r3
 8002bb2:	2b01      	cmp	r3, #1
 8002bb4:	d12f      	bne.n	8002c16 <HAL_DMA_Start_IT+0x9a>
  {
    /* Change DMA peripheral state */
    hdma->State = HAL_DMA_STATE_BUSY;
 8002bb6:	68fb      	ldr	r3, [r7, #12]
 8002bb8:	2202      	movs	r2, #2
 8002bba:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35
    
    /* Initialize the error code */
    hdma->ErrorCode = HAL_DMA_ERROR_NONE;
 8002bbe:	68fb      	ldr	r3, [r7, #12]
 8002bc0:	2200      	movs	r2, #0
 8002bc2:	655a      	str	r2, [r3, #84]	; 0x54
    
    /* Configure the source, destination address and the data length */
    DMA_SetConfig(hdma, SrcAddress, DstAddress, DataLength);
 8002bc4:	683b      	ldr	r3, [r7, #0]
 8002bc6:	687a      	ldr	r2, [r7, #4]
 8002bc8:	68b9      	ldr	r1, [r7, #8]
 8002bca:	68f8      	ldr	r0, [r7, #12]
 8002bcc:	f000 f9b8 	bl	8002f40 <DMA_SetConfig>
    
    /* Clear all interrupt flags at correct offset within the register */
    regs->IFCR = 0x3FU << hdma->StreamIndex;
 8002bd0:	68fb      	ldr	r3, [r7, #12]
 8002bd2:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8002bd4:	223f      	movs	r2, #63	; 0x3f
 8002bd6:	409a      	lsls	r2, r3
 8002bd8:	693b      	ldr	r3, [r7, #16]
 8002bda:	609a      	str	r2, [r3, #8]
    
    /* Enable Common interrupts*/
    hdma->Instance->CR  |= DMA_IT_TC | DMA_IT_TE | DMA_IT_DME;
 8002bdc:	68fb      	ldr	r3, [r7, #12]
 8002bde:	681b      	ldr	r3, [r3, #0]
 8002be0:	681a      	ldr	r2, [r3, #0]
 8002be2:	68fb      	ldr	r3, [r7, #12]
 8002be4:	681b      	ldr	r3, [r3, #0]
 8002be6:	f042 0216 	orr.w	r2, r2, #22
 8002bea:	601a      	str	r2, [r3, #0]
    
    if(hdma->XferHalfCpltCallback != NULL)
 8002bec:	68fb      	ldr	r3, [r7, #12]
 8002bee:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002bf0:	2b00      	cmp	r3, #0
 8002bf2:	d007      	beq.n	8002c04 <HAL_DMA_Start_IT+0x88>
    {
      hdma->Instance->CR  |= DMA_IT_HT;
 8002bf4:	68fb      	ldr	r3, [r7, #12]
 8002bf6:	681b      	ldr	r3, [r3, #0]
 8002bf8:	681a      	ldr	r2, [r3, #0]
 8002bfa:	68fb      	ldr	r3, [r7, #12]
 8002bfc:	681b      	ldr	r3, [r3, #0]
 8002bfe:	f042 0208 	orr.w	r2, r2, #8
 8002c02:	601a      	str	r2, [r3, #0]
    }
    
    /* Enable the Peripheral */
    __HAL_DMA_ENABLE(hdma);
 8002c04:	68fb      	ldr	r3, [r7, #12]
 8002c06:	681b      	ldr	r3, [r3, #0]
 8002c08:	681a      	ldr	r2, [r3, #0]
 8002c0a:	68fb      	ldr	r3, [r7, #12]
 8002c0c:	681b      	ldr	r3, [r3, #0]
 8002c0e:	f042 0201 	orr.w	r2, r2, #1
 8002c12:	601a      	str	r2, [r3, #0]
 8002c14:	e005      	b.n	8002c22 <HAL_DMA_Start_IT+0xa6>
  }
  else
  {
    /* Process unlocked */
    __HAL_UNLOCK(hdma);	  
 8002c16:	68fb      	ldr	r3, [r7, #12]
 8002c18:	2200      	movs	r2, #0
 8002c1a:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
    
    /* Return error status */
    status = HAL_BUSY;
 8002c1e:	2302      	movs	r3, #2
 8002c20:	75fb      	strb	r3, [r7, #23]
  }
  
  return status;
 8002c22:	7dfb      	ldrb	r3, [r7, #23]
}
 8002c24:	4618      	mov	r0, r3
 8002c26:	3718      	adds	r7, #24
 8002c28:	46bd      	mov	sp, r7
 8002c2a:	bd80      	pop	{r7, pc}

08002c2c <HAL_DMA_IRQHandler>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA Stream.  
  * @retval None
  */
void HAL_DMA_IRQHandler(DMA_HandleTypeDef *hdma)
{
 8002c2c:	b580      	push	{r7, lr}
 8002c2e:	b086      	sub	sp, #24
 8002c30:	af00      	add	r7, sp, #0
 8002c32:	6078      	str	r0, [r7, #4]
  uint32_t tmpisr;
  __IO uint32_t count = 0U;
 8002c34:	2300      	movs	r3, #0
 8002c36:	60bb      	str	r3, [r7, #8]
  uint32_t timeout = SystemCoreClock / 9600U;
 8002c38:	4b8e      	ldr	r3, [pc, #568]	; (8002e74 <HAL_DMA_IRQHandler+0x248>)
 8002c3a:	681b      	ldr	r3, [r3, #0]
 8002c3c:	4a8e      	ldr	r2, [pc, #568]	; (8002e78 <HAL_DMA_IRQHandler+0x24c>)
 8002c3e:	fba2 2303 	umull	r2, r3, r2, r3
 8002c42:	0a9b      	lsrs	r3, r3, #10
 8002c44:	617b      	str	r3, [r7, #20]

  /* calculate DMA base and stream number */
  DMA_Base_Registers *regs = (DMA_Base_Registers *)hdma->StreamBaseAddress;
 8002c46:	687b      	ldr	r3, [r7, #4]
 8002c48:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8002c4a:	613b      	str	r3, [r7, #16]

  tmpisr = regs->ISR;
 8002c4c:	693b      	ldr	r3, [r7, #16]
 8002c4e:	681b      	ldr	r3, [r3, #0]
 8002c50:	60fb      	str	r3, [r7, #12]

  /* Transfer Error Interrupt management ***************************************/
  if ((tmpisr & (DMA_FLAG_TEIF0_4 << hdma->StreamIndex)) != RESET)
 8002c52:	687b      	ldr	r3, [r7, #4]
 8002c54:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8002c56:	2208      	movs	r2, #8
 8002c58:	409a      	lsls	r2, r3
 8002c5a:	68fb      	ldr	r3, [r7, #12]
 8002c5c:	4013      	ands	r3, r2
 8002c5e:	2b00      	cmp	r3, #0
 8002c60:	d01a      	beq.n	8002c98 <HAL_DMA_IRQHandler+0x6c>
  {
    if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_TE) != RESET)
 8002c62:	687b      	ldr	r3, [r7, #4]
 8002c64:	681b      	ldr	r3, [r3, #0]
 8002c66:	681b      	ldr	r3, [r3, #0]
 8002c68:	f003 0304 	and.w	r3, r3, #4
 8002c6c:	2b00      	cmp	r3, #0
 8002c6e:	d013      	beq.n	8002c98 <HAL_DMA_IRQHandler+0x6c>
    {
      /* Disable the transfer error interrupt */
      hdma->Instance->CR  &= ~(DMA_IT_TE);
 8002c70:	687b      	ldr	r3, [r7, #4]
 8002c72:	681b      	ldr	r3, [r3, #0]
 8002c74:	681a      	ldr	r2, [r3, #0]
 8002c76:	687b      	ldr	r3, [r7, #4]
 8002c78:	681b      	ldr	r3, [r3, #0]
 8002c7a:	f022 0204 	bic.w	r2, r2, #4
 8002c7e:	601a      	str	r2, [r3, #0]
      
      /* Clear the transfer error flag */
      regs->IFCR = DMA_FLAG_TEIF0_4 << hdma->StreamIndex;
 8002c80:	687b      	ldr	r3, [r7, #4]
 8002c82:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8002c84:	2208      	movs	r2, #8
 8002c86:	409a      	lsls	r2, r3
 8002c88:	693b      	ldr	r3, [r7, #16]
 8002c8a:	609a      	str	r2, [r3, #8]
      
      /* Update error code */
      hdma->ErrorCode |= HAL_DMA_ERROR_TE;
 8002c8c:	687b      	ldr	r3, [r7, #4]
 8002c8e:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8002c90:	f043 0201 	orr.w	r2, r3, #1
 8002c94:	687b      	ldr	r3, [r7, #4]
 8002c96:	655a      	str	r2, [r3, #84]	; 0x54
    }
  }
  /* FIFO Error Interrupt management ******************************************/
  if ((tmpisr & (DMA_FLAG_FEIF0_4 << hdma->StreamIndex)) != RESET)
 8002c98:	687b      	ldr	r3, [r7, #4]
 8002c9a:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8002c9c:	2201      	movs	r2, #1
 8002c9e:	409a      	lsls	r2, r3
 8002ca0:	68fb      	ldr	r3, [r7, #12]
 8002ca2:	4013      	ands	r3, r2
 8002ca4:	2b00      	cmp	r3, #0
 8002ca6:	d012      	beq.n	8002cce <HAL_DMA_IRQHandler+0xa2>
  {
    if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_FE) != RESET)
 8002ca8:	687b      	ldr	r3, [r7, #4]
 8002caa:	681b      	ldr	r3, [r3, #0]
 8002cac:	695b      	ldr	r3, [r3, #20]
 8002cae:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8002cb2:	2b00      	cmp	r3, #0
 8002cb4:	d00b      	beq.n	8002cce <HAL_DMA_IRQHandler+0xa2>
    {
      /* Clear the FIFO error flag */
      regs->IFCR = DMA_FLAG_FEIF0_4 << hdma->StreamIndex;
 8002cb6:	687b      	ldr	r3, [r7, #4]
 8002cb8:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8002cba:	2201      	movs	r2, #1
 8002cbc:	409a      	lsls	r2, r3
 8002cbe:	693b      	ldr	r3, [r7, #16]
 8002cc0:	609a      	str	r2, [r3, #8]

      /* Update error code */
      hdma->ErrorCode |= HAL_DMA_ERROR_FE;
 8002cc2:	687b      	ldr	r3, [r7, #4]
 8002cc4:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8002cc6:	f043 0202 	orr.w	r2, r3, #2
 8002cca:	687b      	ldr	r3, [r7, #4]
 8002ccc:	655a      	str	r2, [r3, #84]	; 0x54
    }
  }
  /* Direct Mode Error Interrupt management ***********************************/
  if ((tmpisr & (DMA_FLAG_DMEIF0_4 << hdma->StreamIndex)) != RESET)
 8002cce:	687b      	ldr	r3, [r7, #4]
 8002cd0:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8002cd2:	2204      	movs	r2, #4
 8002cd4:	409a      	lsls	r2, r3
 8002cd6:	68fb      	ldr	r3, [r7, #12]
 8002cd8:	4013      	ands	r3, r2
 8002cda:	2b00      	cmp	r3, #0
 8002cdc:	d012      	beq.n	8002d04 <HAL_DMA_IRQHandler+0xd8>
  {
    if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_DME) != RESET)
 8002cde:	687b      	ldr	r3, [r7, #4]
 8002ce0:	681b      	ldr	r3, [r3, #0]
 8002ce2:	681b      	ldr	r3, [r3, #0]
 8002ce4:	f003 0302 	and.w	r3, r3, #2
 8002ce8:	2b00      	cmp	r3, #0
 8002cea:	d00b      	beq.n	8002d04 <HAL_DMA_IRQHandler+0xd8>
    {
      /* Clear the direct mode error flag */
      regs->IFCR = DMA_FLAG_DMEIF0_4 << hdma->StreamIndex;
 8002cec:	687b      	ldr	r3, [r7, #4]
 8002cee:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8002cf0:	2204      	movs	r2, #4
 8002cf2:	409a      	lsls	r2, r3
 8002cf4:	693b      	ldr	r3, [r7, #16]
 8002cf6:	609a      	str	r2, [r3, #8]

      /* Update error code */
      hdma->ErrorCode |= HAL_DMA_ERROR_DME;
 8002cf8:	687b      	ldr	r3, [r7, #4]
 8002cfa:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8002cfc:	f043 0204 	orr.w	r2, r3, #4
 8002d00:	687b      	ldr	r3, [r7, #4]
 8002d02:	655a      	str	r2, [r3, #84]	; 0x54
    }
  }
  /* Half Transfer Complete Interrupt management ******************************/
  if ((tmpisr & (DMA_FLAG_HTIF0_4 << hdma->StreamIndex)) != RESET)
 8002d04:	687b      	ldr	r3, [r7, #4]
 8002d06:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8002d08:	2210      	movs	r2, #16
 8002d0a:	409a      	lsls	r2, r3
 8002d0c:	68fb      	ldr	r3, [r7, #12]
 8002d0e:	4013      	ands	r3, r2
 8002d10:	2b00      	cmp	r3, #0
 8002d12:	d043      	beq.n	8002d9c <HAL_DMA_IRQHandler+0x170>
  {
    if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_HT) != RESET)
 8002d14:	687b      	ldr	r3, [r7, #4]
 8002d16:	681b      	ldr	r3, [r3, #0]
 8002d18:	681b      	ldr	r3, [r3, #0]
 8002d1a:	f003 0308 	and.w	r3, r3, #8
 8002d1e:	2b00      	cmp	r3, #0
 8002d20:	d03c      	beq.n	8002d9c <HAL_DMA_IRQHandler+0x170>
    {
      /* Clear the half transfer complete flag */
      regs->IFCR = DMA_FLAG_HTIF0_4 << hdma->StreamIndex;
 8002d22:	687b      	ldr	r3, [r7, #4]
 8002d24:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8002d26:	2210      	movs	r2, #16
 8002d28:	409a      	lsls	r2, r3
 8002d2a:	693b      	ldr	r3, [r7, #16]
 8002d2c:	609a      	str	r2, [r3, #8]
      
      /* Multi_Buffering mode enabled */
      if(((hdma->Instance->CR) & (uint32_t)(DMA_SxCR_DBM)) != RESET)
 8002d2e:	687b      	ldr	r3, [r7, #4]
 8002d30:	681b      	ldr	r3, [r3, #0]
 8002d32:	681b      	ldr	r3, [r3, #0]
 8002d34:	f403 2380 	and.w	r3, r3, #262144	; 0x40000
 8002d38:	2b00      	cmp	r3, #0
 8002d3a:	d018      	beq.n	8002d6e <HAL_DMA_IRQHandler+0x142>
      {
        /* Current memory buffer used is Memory 0 */
        if((hdma->Instance->CR & DMA_SxCR_CT) == RESET)
 8002d3c:	687b      	ldr	r3, [r7, #4]
 8002d3e:	681b      	ldr	r3, [r3, #0]
 8002d40:	681b      	ldr	r3, [r3, #0]
 8002d42:	f403 2300 	and.w	r3, r3, #524288	; 0x80000
 8002d46:	2b00      	cmp	r3, #0
 8002d48:	d108      	bne.n	8002d5c <HAL_DMA_IRQHandler+0x130>
        {
          if(hdma->XferHalfCpltCallback != NULL)
 8002d4a:	687b      	ldr	r3, [r7, #4]
 8002d4c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002d4e:	2b00      	cmp	r3, #0
 8002d50:	d024      	beq.n	8002d9c <HAL_DMA_IRQHandler+0x170>
          {
            /* Half transfer callback */
            hdma->XferHalfCpltCallback(hdma);
 8002d52:	687b      	ldr	r3, [r7, #4]
 8002d54:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002d56:	6878      	ldr	r0, [r7, #4]
 8002d58:	4798      	blx	r3
 8002d5a:	e01f      	b.n	8002d9c <HAL_DMA_IRQHandler+0x170>
          }
        }
        /* Current memory buffer used is Memory 1 */
        else
        {
          if(hdma->XferM1HalfCpltCallback != NULL)
 8002d5c:	687b      	ldr	r3, [r7, #4]
 8002d5e:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 8002d60:	2b00      	cmp	r3, #0
 8002d62:	d01b      	beq.n	8002d9c <HAL_DMA_IRQHandler+0x170>
          {
            /* Half transfer callback */
            hdma->XferM1HalfCpltCallback(hdma);
 8002d64:	687b      	ldr	r3, [r7, #4]
 8002d66:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 8002d68:	6878      	ldr	r0, [r7, #4]
 8002d6a:	4798      	blx	r3
 8002d6c:	e016      	b.n	8002d9c <HAL_DMA_IRQHandler+0x170>
        }
      }
      else
      {
        /* Disable the half transfer interrupt if the DMA mode is not CIRCULAR */
        if((hdma->Instance->CR & DMA_SxCR_CIRC) == RESET)
 8002d6e:	687b      	ldr	r3, [r7, #4]
 8002d70:	681b      	ldr	r3, [r3, #0]
 8002d72:	681b      	ldr	r3, [r3, #0]
 8002d74:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8002d78:	2b00      	cmp	r3, #0
 8002d7a:	d107      	bne.n	8002d8c <HAL_DMA_IRQHandler+0x160>
        {
          /* Disable the half transfer interrupt */
          hdma->Instance->CR  &= ~(DMA_IT_HT);
 8002d7c:	687b      	ldr	r3, [r7, #4]
 8002d7e:	681b      	ldr	r3, [r3, #0]
 8002d80:	681a      	ldr	r2, [r3, #0]
 8002d82:	687b      	ldr	r3, [r7, #4]
 8002d84:	681b      	ldr	r3, [r3, #0]
 8002d86:	f022 0208 	bic.w	r2, r2, #8
 8002d8a:	601a      	str	r2, [r3, #0]
        }
        
        if(hdma->XferHalfCpltCallback != NULL)
 8002d8c:	687b      	ldr	r3, [r7, #4]
 8002d8e:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002d90:	2b00      	cmp	r3, #0
 8002d92:	d003      	beq.n	8002d9c <HAL_DMA_IRQHandler+0x170>
        {
          /* Half transfer callback */
          hdma->XferHalfCpltCallback(hdma);
 8002d94:	687b      	ldr	r3, [r7, #4]
 8002d96:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002d98:	6878      	ldr	r0, [r7, #4]
 8002d9a:	4798      	blx	r3
        }
      }
    }
  }
  /* Transfer Complete Interrupt management ***********************************/
  if ((tmpisr & (DMA_FLAG_TCIF0_4 << hdma->StreamIndex)) != RESET)
 8002d9c:	687b      	ldr	r3, [r7, #4]
 8002d9e:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8002da0:	2220      	movs	r2, #32
 8002da2:	409a      	lsls	r2, r3
 8002da4:	68fb      	ldr	r3, [r7, #12]
 8002da6:	4013      	ands	r3, r2
 8002da8:	2b00      	cmp	r3, #0
 8002daa:	f000 808f 	beq.w	8002ecc <HAL_DMA_IRQHandler+0x2a0>
  {
    if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_TC) != RESET)
 8002dae:	687b      	ldr	r3, [r7, #4]
 8002db0:	681b      	ldr	r3, [r3, #0]
 8002db2:	681b      	ldr	r3, [r3, #0]
 8002db4:	f003 0310 	and.w	r3, r3, #16
 8002db8:	2b00      	cmp	r3, #0
 8002dba:	f000 8087 	beq.w	8002ecc <HAL_DMA_IRQHandler+0x2a0>
    {
      /* Clear the transfer complete flag */
      regs->IFCR = DMA_FLAG_TCIF0_4 << hdma->StreamIndex;
 8002dbe:	687b      	ldr	r3, [r7, #4]
 8002dc0:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8002dc2:	2220      	movs	r2, #32
 8002dc4:	409a      	lsls	r2, r3
 8002dc6:	693b      	ldr	r3, [r7, #16]
 8002dc8:	609a      	str	r2, [r3, #8]
      
      if(HAL_DMA_STATE_ABORT == hdma->State)
 8002dca:	687b      	ldr	r3, [r7, #4]
 8002dcc:	f893 3035 	ldrb.w	r3, [r3, #53]	; 0x35
 8002dd0:	b2db      	uxtb	r3, r3
 8002dd2:	2b05      	cmp	r3, #5
 8002dd4:	d136      	bne.n	8002e44 <HAL_DMA_IRQHandler+0x218>
      {
        /* Disable all the transfer interrupts */
        hdma->Instance->CR  &= ~(DMA_IT_TC | DMA_IT_TE | DMA_IT_DME);
 8002dd6:	687b      	ldr	r3, [r7, #4]
 8002dd8:	681b      	ldr	r3, [r3, #0]
 8002dda:	681a      	ldr	r2, [r3, #0]
 8002ddc:	687b      	ldr	r3, [r7, #4]
 8002dde:	681b      	ldr	r3, [r3, #0]
 8002de0:	f022 0216 	bic.w	r2, r2, #22
 8002de4:	601a      	str	r2, [r3, #0]
        hdma->Instance->FCR &= ~(DMA_IT_FE);
 8002de6:	687b      	ldr	r3, [r7, #4]
 8002de8:	681b      	ldr	r3, [r3, #0]
 8002dea:	695a      	ldr	r2, [r3, #20]
 8002dec:	687b      	ldr	r3, [r7, #4]
 8002dee:	681b      	ldr	r3, [r3, #0]
 8002df0:	f022 0280 	bic.w	r2, r2, #128	; 0x80
 8002df4:	615a      	str	r2, [r3, #20]
        
        if((hdma->XferHalfCpltCallback != NULL) || (hdma->XferM1HalfCpltCallback != NULL))
 8002df6:	687b      	ldr	r3, [r7, #4]
 8002df8:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002dfa:	2b00      	cmp	r3, #0
 8002dfc:	d103      	bne.n	8002e06 <HAL_DMA_IRQHandler+0x1da>
 8002dfe:	687b      	ldr	r3, [r7, #4]
 8002e00:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 8002e02:	2b00      	cmp	r3, #0
 8002e04:	d007      	beq.n	8002e16 <HAL_DMA_IRQHandler+0x1ea>
        {
          hdma->Instance->CR  &= ~(DMA_IT_HT);
 8002e06:	687b      	ldr	r3, [r7, #4]
 8002e08:	681b      	ldr	r3, [r3, #0]
 8002e0a:	681a      	ldr	r2, [r3, #0]
 8002e0c:	687b      	ldr	r3, [r7, #4]
 8002e0e:	681b      	ldr	r3, [r3, #0]
 8002e10:	f022 0208 	bic.w	r2, r2, #8
 8002e14:	601a      	str	r2, [r3, #0]
        }

        /* Clear all interrupt flags at correct offset within the register */
        regs->IFCR = 0x3FU << hdma->StreamIndex;
 8002e16:	687b      	ldr	r3, [r7, #4]
 8002e18:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8002e1a:	223f      	movs	r2, #63	; 0x3f
 8002e1c:	409a      	lsls	r2, r3
 8002e1e:	693b      	ldr	r3, [r7, #16]
 8002e20:	609a      	str	r2, [r3, #8]

        /* Change the DMA state */
        hdma->State = HAL_DMA_STATE_READY;
 8002e22:	687b      	ldr	r3, [r7, #4]
 8002e24:	2201      	movs	r2, #1
 8002e26:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35

        /* Process Unlocked */
        __HAL_UNLOCK(hdma);
 8002e2a:	687b      	ldr	r3, [r7, #4]
 8002e2c:	2200      	movs	r2, #0
 8002e2e:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34

        if(hdma->XferAbortCallback != NULL)
 8002e32:	687b      	ldr	r3, [r7, #4]
 8002e34:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 8002e36:	2b00      	cmp	r3, #0
 8002e38:	d07e      	beq.n	8002f38 <HAL_DMA_IRQHandler+0x30c>
        {
          hdma->XferAbortCallback(hdma);
 8002e3a:	687b      	ldr	r3, [r7, #4]
 8002e3c:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 8002e3e:	6878      	ldr	r0, [r7, #4]
 8002e40:	4798      	blx	r3
        }
        return;
 8002e42:	e079      	b.n	8002f38 <HAL_DMA_IRQHandler+0x30c>
      }

      if(((hdma->Instance->CR) & (uint32_t)(DMA_SxCR_DBM)) != RESET)
 8002e44:	687b      	ldr	r3, [r7, #4]
 8002e46:	681b      	ldr	r3, [r3, #0]
 8002e48:	681b      	ldr	r3, [r3, #0]
 8002e4a:	f403 2380 	and.w	r3, r3, #262144	; 0x40000
 8002e4e:	2b00      	cmp	r3, #0
 8002e50:	d01d      	beq.n	8002e8e <HAL_DMA_IRQHandler+0x262>
      {
        /* Current memory buffer used is Memory 0 */
        if((hdma->Instance->CR & DMA_SxCR_CT) == RESET)
 8002e52:	687b      	ldr	r3, [r7, #4]
 8002e54:	681b      	ldr	r3, [r3, #0]
 8002e56:	681b      	ldr	r3, [r3, #0]
 8002e58:	f403 2300 	and.w	r3, r3, #524288	; 0x80000
 8002e5c:	2b00      	cmp	r3, #0
 8002e5e:	d10d      	bne.n	8002e7c <HAL_DMA_IRQHandler+0x250>
        {
          if(hdma->XferM1CpltCallback != NULL)
 8002e60:	687b      	ldr	r3, [r7, #4]
 8002e62:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8002e64:	2b00      	cmp	r3, #0
 8002e66:	d031      	beq.n	8002ecc <HAL_DMA_IRQHandler+0x2a0>
          {
            /* Transfer complete Callback for memory1 */
            hdma->XferM1CpltCallback(hdma);
 8002e68:	687b      	ldr	r3, [r7, #4]
 8002e6a:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8002e6c:	6878      	ldr	r0, [r7, #4]
 8002e6e:	4798      	blx	r3
 8002e70:	e02c      	b.n	8002ecc <HAL_DMA_IRQHandler+0x2a0>
 8002e72:	bf00      	nop
 8002e74:	20000008 	.word	0x20000008
 8002e78:	1b4e81b5 	.word	0x1b4e81b5
          }
        }
        /* Current memory buffer used is Memory 1 */
        else
        {
          if(hdma->XferCpltCallback != NULL)
 8002e7c:	687b      	ldr	r3, [r7, #4]
 8002e7e:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8002e80:	2b00      	cmp	r3, #0
 8002e82:	d023      	beq.n	8002ecc <HAL_DMA_IRQHandler+0x2a0>
          {
            /* Transfer complete Callback for memory0 */
            hdma->XferCpltCallback(hdma);
 8002e84:	687b      	ldr	r3, [r7, #4]
 8002e86:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8002e88:	6878      	ldr	r0, [r7, #4]
 8002e8a:	4798      	blx	r3
 8002e8c:	e01e      	b.n	8002ecc <HAL_DMA_IRQHandler+0x2a0>
        }
      }
      /* Disable the transfer complete interrupt if the DMA mode is not CIRCULAR */
      else
      {
        if((hdma->Instance->CR & DMA_SxCR_CIRC) == RESET)
 8002e8e:	687b      	ldr	r3, [r7, #4]
 8002e90:	681b      	ldr	r3, [r3, #0]
 8002e92:	681b      	ldr	r3, [r3, #0]
 8002e94:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8002e98:	2b00      	cmp	r3, #0
 8002e9a:	d10f      	bne.n	8002ebc <HAL_DMA_IRQHandler+0x290>
        {
          /* Disable the transfer complete interrupt */
          hdma->Instance->CR  &= ~(DMA_IT_TC);
 8002e9c:	687b      	ldr	r3, [r7, #4]
 8002e9e:	681b      	ldr	r3, [r3, #0]
 8002ea0:	681a      	ldr	r2, [r3, #0]
 8002ea2:	687b      	ldr	r3, [r7, #4]
 8002ea4:	681b      	ldr	r3, [r3, #0]
 8002ea6:	f022 0210 	bic.w	r2, r2, #16
 8002eaa:	601a      	str	r2, [r3, #0]

          /* Change the DMA state */
          hdma->State = HAL_DMA_STATE_READY;
 8002eac:	687b      	ldr	r3, [r7, #4]
 8002eae:	2201      	movs	r2, #1
 8002eb0:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35

          /* Process Unlocked */
          __HAL_UNLOCK(hdma);
 8002eb4:	687b      	ldr	r3, [r7, #4]
 8002eb6:	2200      	movs	r2, #0
 8002eb8:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
        }

        if(hdma->XferCpltCallback != NULL)
 8002ebc:	687b      	ldr	r3, [r7, #4]
 8002ebe:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8002ec0:	2b00      	cmp	r3, #0
 8002ec2:	d003      	beq.n	8002ecc <HAL_DMA_IRQHandler+0x2a0>
        {
          /* Transfer complete callback */
          hdma->XferCpltCallback(hdma);
 8002ec4:	687b      	ldr	r3, [r7, #4]
 8002ec6:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8002ec8:	6878      	ldr	r0, [r7, #4]
 8002eca:	4798      	blx	r3
      }
    }
  }
  
  /* manage error case */
  if(hdma->ErrorCode != HAL_DMA_ERROR_NONE)
 8002ecc:	687b      	ldr	r3, [r7, #4]
 8002ece:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8002ed0:	2b00      	cmp	r3, #0
 8002ed2:	d032      	beq.n	8002f3a <HAL_DMA_IRQHandler+0x30e>
  {
    if((hdma->ErrorCode & HAL_DMA_ERROR_TE) != RESET)
 8002ed4:	687b      	ldr	r3, [r7, #4]
 8002ed6:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8002ed8:	f003 0301 	and.w	r3, r3, #1
 8002edc:	2b00      	cmp	r3, #0
 8002ede:	d022      	beq.n	8002f26 <HAL_DMA_IRQHandler+0x2fa>
    {
      hdma->State = HAL_DMA_STATE_ABORT;
 8002ee0:	687b      	ldr	r3, [r7, #4]
 8002ee2:	2205      	movs	r2, #5
 8002ee4:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35

      /* Disable the stream */
      __HAL_DMA_DISABLE(hdma);
 8002ee8:	687b      	ldr	r3, [r7, #4]
 8002eea:	681b      	ldr	r3, [r3, #0]
 8002eec:	681a      	ldr	r2, [r3, #0]
 8002eee:	687b      	ldr	r3, [r7, #4]
 8002ef0:	681b      	ldr	r3, [r3, #0]
 8002ef2:	f022 0201 	bic.w	r2, r2, #1
 8002ef6:	601a      	str	r2, [r3, #0]

      do
      {
        if (++count > timeout)
 8002ef8:	68bb      	ldr	r3, [r7, #8]
 8002efa:	3301      	adds	r3, #1
 8002efc:	60bb      	str	r3, [r7, #8]
 8002efe:	697a      	ldr	r2, [r7, #20]
 8002f00:	429a      	cmp	r2, r3
 8002f02:	d307      	bcc.n	8002f14 <HAL_DMA_IRQHandler+0x2e8>
        {
          break;
        }
      }
      while((hdma->Instance->CR & DMA_SxCR_EN) != RESET);
 8002f04:	687b      	ldr	r3, [r7, #4]
 8002f06:	681b      	ldr	r3, [r3, #0]
 8002f08:	681b      	ldr	r3, [r3, #0]
 8002f0a:	f003 0301 	and.w	r3, r3, #1
 8002f0e:	2b00      	cmp	r3, #0
 8002f10:	d1f2      	bne.n	8002ef8 <HAL_DMA_IRQHandler+0x2cc>
 8002f12:	e000      	b.n	8002f16 <HAL_DMA_IRQHandler+0x2ea>
          break;
 8002f14:	bf00      	nop

      /* Change the DMA state */
      hdma->State = HAL_DMA_STATE_READY;
 8002f16:	687b      	ldr	r3, [r7, #4]
 8002f18:	2201      	movs	r2, #1
 8002f1a:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35

      /* Process Unlocked */
      __HAL_UNLOCK(hdma);
 8002f1e:	687b      	ldr	r3, [r7, #4]
 8002f20:	2200      	movs	r2, #0
 8002f22:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
    }

    if(hdma->XferErrorCallback != NULL)
 8002f26:	687b      	ldr	r3, [r7, #4]
 8002f28:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8002f2a:	2b00      	cmp	r3, #0
 8002f2c:	d005      	beq.n	8002f3a <HAL_DMA_IRQHandler+0x30e>
    {
      /* Transfer error callback */
      hdma->XferErrorCallback(hdma);
 8002f2e:	687b      	ldr	r3, [r7, #4]
 8002f30:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8002f32:	6878      	ldr	r0, [r7, #4]
 8002f34:	4798      	blx	r3
 8002f36:	e000      	b.n	8002f3a <HAL_DMA_IRQHandler+0x30e>
        return;
 8002f38:	bf00      	nop
    }
  }
}
 8002f3a:	3718      	adds	r7, #24
 8002f3c:	46bd      	mov	sp, r7
 8002f3e:	bd80      	pop	{r7, pc}

08002f40 <DMA_SetConfig>:
  * @param  DstAddress The destination memory Buffer address
  * @param  DataLength The length of data to be transferred from source to destination
  * @retval HAL status
  */
static void DMA_SetConfig(DMA_HandleTypeDef *hdma, uint32_t SrcAddress, uint32_t DstAddress, uint32_t DataLength)
{
 8002f40:	b480      	push	{r7}
 8002f42:	b085      	sub	sp, #20
 8002f44:	af00      	add	r7, sp, #0
 8002f46:	60f8      	str	r0, [r7, #12]
 8002f48:	60b9      	str	r1, [r7, #8]
 8002f4a:	607a      	str	r2, [r7, #4]
 8002f4c:	603b      	str	r3, [r7, #0]
  /* Clear DBM bit */
  hdma->Instance->CR &= (uint32_t)(~DMA_SxCR_DBM);
 8002f4e:	68fb      	ldr	r3, [r7, #12]
 8002f50:	681b      	ldr	r3, [r3, #0]
 8002f52:	681a      	ldr	r2, [r3, #0]
 8002f54:	68fb      	ldr	r3, [r7, #12]
 8002f56:	681b      	ldr	r3, [r3, #0]
 8002f58:	f422 2280 	bic.w	r2, r2, #262144	; 0x40000
 8002f5c:	601a      	str	r2, [r3, #0]

  /* Configure DMA Stream data length */
  hdma->Instance->NDTR = DataLength;
 8002f5e:	68fb      	ldr	r3, [r7, #12]
 8002f60:	681b      	ldr	r3, [r3, #0]
 8002f62:	683a      	ldr	r2, [r7, #0]
 8002f64:	605a      	str	r2, [r3, #4]

  /* Memory to Peripheral */
  if((hdma->Init.Direction) == DMA_MEMORY_TO_PERIPH)
 8002f66:	68fb      	ldr	r3, [r7, #12]
 8002f68:	689b      	ldr	r3, [r3, #8]
 8002f6a:	2b40      	cmp	r3, #64	; 0x40
 8002f6c:	d108      	bne.n	8002f80 <DMA_SetConfig+0x40>
  {
    /* Configure DMA Stream destination address */
    hdma->Instance->PAR = DstAddress;
 8002f6e:	68fb      	ldr	r3, [r7, #12]
 8002f70:	681b      	ldr	r3, [r3, #0]
 8002f72:	687a      	ldr	r2, [r7, #4]
 8002f74:	609a      	str	r2, [r3, #8]

    /* Configure DMA Stream source address */
    hdma->Instance->M0AR = SrcAddress;
 8002f76:	68fb      	ldr	r3, [r7, #12]
 8002f78:	681b      	ldr	r3, [r3, #0]
 8002f7a:	68ba      	ldr	r2, [r7, #8]
 8002f7c:	60da      	str	r2, [r3, #12]
    hdma->Instance->PAR = SrcAddress;

    /* Configure DMA Stream destination address */
    hdma->Instance->M0AR = DstAddress;
  }
}
 8002f7e:	e007      	b.n	8002f90 <DMA_SetConfig+0x50>
    hdma->Instance->PAR = SrcAddress;
 8002f80:	68fb      	ldr	r3, [r7, #12]
 8002f82:	681b      	ldr	r3, [r3, #0]
 8002f84:	68ba      	ldr	r2, [r7, #8]
 8002f86:	609a      	str	r2, [r3, #8]
    hdma->Instance->M0AR = DstAddress;
 8002f88:	68fb      	ldr	r3, [r7, #12]
 8002f8a:	681b      	ldr	r3, [r3, #0]
 8002f8c:	687a      	ldr	r2, [r7, #4]
 8002f8e:	60da      	str	r2, [r3, #12]
}
 8002f90:	bf00      	nop
 8002f92:	3714      	adds	r7, #20
 8002f94:	46bd      	mov	sp, r7
 8002f96:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002f9a:	4770      	bx	lr

08002f9c <DMA_CalcBaseAndBitshift>:
  * @param  hdma       pointer to a DMA_HandleTypeDef structure that contains
  *                     the configuration information for the specified DMA Stream. 
  * @retval Stream base address
  */
static uint32_t DMA_CalcBaseAndBitshift(DMA_HandleTypeDef *hdma)
{
 8002f9c:	b480      	push	{r7}
 8002f9e:	b085      	sub	sp, #20
 8002fa0:	af00      	add	r7, sp, #0
 8002fa2:	6078      	str	r0, [r7, #4]
  uint32_t stream_number = (((uint32_t)hdma->Instance & 0xFFU) - 16U) / 24U;
 8002fa4:	687b      	ldr	r3, [r7, #4]
 8002fa6:	681b      	ldr	r3, [r3, #0]
 8002fa8:	b2db      	uxtb	r3, r3
 8002faa:	3b10      	subs	r3, #16
 8002fac:	4a14      	ldr	r2, [pc, #80]	; (8003000 <DMA_CalcBaseAndBitshift+0x64>)
 8002fae:	fba2 2303 	umull	r2, r3, r2, r3
 8002fb2:	091b      	lsrs	r3, r3, #4
 8002fb4:	60fb      	str	r3, [r7, #12]
  
  /* lookup table for necessary bitshift of flags within status registers */
  static const uint8_t flagBitshiftOffset[8U] = {0U, 6U, 16U, 22U, 0U, 6U, 16U, 22U};
  hdma->StreamIndex = flagBitshiftOffset[stream_number];
 8002fb6:	4a13      	ldr	r2, [pc, #76]	; (8003004 <DMA_CalcBaseAndBitshift+0x68>)
 8002fb8:	68fb      	ldr	r3, [r7, #12]
 8002fba:	4413      	add	r3, r2
 8002fbc:	781b      	ldrb	r3, [r3, #0]
 8002fbe:	461a      	mov	r2, r3
 8002fc0:	687b      	ldr	r3, [r7, #4]
 8002fc2:	65da      	str	r2, [r3, #92]	; 0x5c
  
  if (stream_number > 3U)
 8002fc4:	68fb      	ldr	r3, [r7, #12]
 8002fc6:	2b03      	cmp	r3, #3
 8002fc8:	d909      	bls.n	8002fde <DMA_CalcBaseAndBitshift+0x42>
  {
    /* return pointer to HISR and HIFCR */
    hdma->StreamBaseAddress = (((uint32_t)hdma->Instance & (uint32_t)(~0x3FFU)) + 4U);
 8002fca:	687b      	ldr	r3, [r7, #4]
 8002fcc:	681b      	ldr	r3, [r3, #0]
 8002fce:	f423 737f 	bic.w	r3, r3, #1020	; 0x3fc
 8002fd2:	f023 0303 	bic.w	r3, r3, #3
 8002fd6:	1d1a      	adds	r2, r3, #4
 8002fd8:	687b      	ldr	r3, [r7, #4]
 8002fda:	659a      	str	r2, [r3, #88]	; 0x58
 8002fdc:	e007      	b.n	8002fee <DMA_CalcBaseAndBitshift+0x52>
  }
  else
  {
    /* return pointer to LISR and LIFCR */
    hdma->StreamBaseAddress = ((uint32_t)hdma->Instance & (uint32_t)(~0x3FFU));
 8002fde:	687b      	ldr	r3, [r7, #4]
 8002fe0:	681b      	ldr	r3, [r3, #0]
 8002fe2:	f423 737f 	bic.w	r3, r3, #1020	; 0x3fc
 8002fe6:	f023 0303 	bic.w	r3, r3, #3
 8002fea:	687a      	ldr	r2, [r7, #4]
 8002fec:	6593      	str	r3, [r2, #88]	; 0x58
  }
  
  return hdma->StreamBaseAddress;
 8002fee:	687b      	ldr	r3, [r7, #4]
 8002ff0:	6d9b      	ldr	r3, [r3, #88]	; 0x58
}
 8002ff2:	4618      	mov	r0, r3
 8002ff4:	3714      	adds	r7, #20
 8002ff6:	46bd      	mov	sp, r7
 8002ff8:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002ffc:	4770      	bx	lr
 8002ffe:	bf00      	nop
 8003000:	aaaaaaab 	.word	0xaaaaaaab
 8003004:	0800967c 	.word	0x0800967c

08003008 <DMA_CheckFifoParam>:
  * @param  hdma       pointer to a DMA_HandleTypeDef structure that contains
  *                     the configuration information for the specified DMA Stream. 
  * @retval HAL status
  */
static HAL_StatusTypeDef DMA_CheckFifoParam(DMA_HandleTypeDef *hdma)
{
 8003008:	b480      	push	{r7}
 800300a:	b085      	sub	sp, #20
 800300c:	af00      	add	r7, sp, #0
 800300e:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 8003010:	2300      	movs	r3, #0
 8003012:	73fb      	strb	r3, [r7, #15]
  uint32_t tmp = hdma->Init.FIFOThreshold;
 8003014:	687b      	ldr	r3, [r7, #4]
 8003016:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8003018:	60bb      	str	r3, [r7, #8]
  
  /* Memory Data size equal to Byte */
  if(hdma->Init.MemDataAlignment == DMA_MDATAALIGN_BYTE)
 800301a:	687b      	ldr	r3, [r7, #4]
 800301c:	699b      	ldr	r3, [r3, #24]
 800301e:	2b00      	cmp	r3, #0
 8003020:	d11f      	bne.n	8003062 <DMA_CheckFifoParam+0x5a>
  {
    switch (tmp)
 8003022:	68bb      	ldr	r3, [r7, #8]
 8003024:	2b03      	cmp	r3, #3
 8003026:	d856      	bhi.n	80030d6 <DMA_CheckFifoParam+0xce>
 8003028:	a201      	add	r2, pc, #4	; (adr r2, 8003030 <DMA_CheckFifoParam+0x28>)
 800302a:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800302e:	bf00      	nop
 8003030:	08003041 	.word	0x08003041
 8003034:	08003053 	.word	0x08003053
 8003038:	08003041 	.word	0x08003041
 800303c:	080030d7 	.word	0x080030d7
    {
    case DMA_FIFO_THRESHOLD_1QUARTERFULL:
    case DMA_FIFO_THRESHOLD_3QUARTERSFULL:
      if ((hdma->Init.MemBurst & DMA_SxCR_MBURST_1) == DMA_SxCR_MBURST_1)
 8003040:	687b      	ldr	r3, [r7, #4]
 8003042:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8003044:	f003 7380 	and.w	r3, r3, #16777216	; 0x1000000
 8003048:	2b00      	cmp	r3, #0
 800304a:	d046      	beq.n	80030da <DMA_CheckFifoParam+0xd2>
      {
        status = HAL_ERROR;
 800304c:	2301      	movs	r3, #1
 800304e:	73fb      	strb	r3, [r7, #15]
      }
      break;
 8003050:	e043      	b.n	80030da <DMA_CheckFifoParam+0xd2>
    case DMA_FIFO_THRESHOLD_HALFFULL:
      if (hdma->Init.MemBurst == DMA_MBURST_INC16)
 8003052:	687b      	ldr	r3, [r7, #4]
 8003054:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8003056:	f1b3 7fc0 	cmp.w	r3, #25165824	; 0x1800000
 800305a:	d140      	bne.n	80030de <DMA_CheckFifoParam+0xd6>
      {
        status = HAL_ERROR;
 800305c:	2301      	movs	r3, #1
 800305e:	73fb      	strb	r3, [r7, #15]
      }
      break;
 8003060:	e03d      	b.n	80030de <DMA_CheckFifoParam+0xd6>
      break;
    }
  }
  
  /* Memory Data size equal to Half-Word */
  else if (hdma->Init.MemDataAlignment == DMA_MDATAALIGN_HALFWORD)
 8003062:	687b      	ldr	r3, [r7, #4]
 8003064:	699b      	ldr	r3, [r3, #24]
 8003066:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 800306a:	d121      	bne.n	80030b0 <DMA_CheckFifoParam+0xa8>
  {
    switch (tmp)
 800306c:	68bb      	ldr	r3, [r7, #8]
 800306e:	2b03      	cmp	r3, #3
 8003070:	d837      	bhi.n	80030e2 <DMA_CheckFifoParam+0xda>
 8003072:	a201      	add	r2, pc, #4	; (adr r2, 8003078 <DMA_CheckFifoParam+0x70>)
 8003074:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8003078:	08003089 	.word	0x08003089
 800307c:	0800308f 	.word	0x0800308f
 8003080:	08003089 	.word	0x08003089
 8003084:	080030a1 	.word	0x080030a1
    {
    case DMA_FIFO_THRESHOLD_1QUARTERFULL:
    case DMA_FIFO_THRESHOLD_3QUARTERSFULL:
      status = HAL_ERROR;
 8003088:	2301      	movs	r3, #1
 800308a:	73fb      	strb	r3, [r7, #15]
      break;
 800308c:	e030      	b.n	80030f0 <DMA_CheckFifoParam+0xe8>
    case DMA_FIFO_THRESHOLD_HALFFULL:
      if ((hdma->Init.MemBurst & DMA_SxCR_MBURST_1) == DMA_SxCR_MBURST_1)
 800308e:	687b      	ldr	r3, [r7, #4]
 8003090:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8003092:	f003 7380 	and.w	r3, r3, #16777216	; 0x1000000
 8003096:	2b00      	cmp	r3, #0
 8003098:	d025      	beq.n	80030e6 <DMA_CheckFifoParam+0xde>
      {
        status = HAL_ERROR;
 800309a:	2301      	movs	r3, #1
 800309c:	73fb      	strb	r3, [r7, #15]
      }
      break;
 800309e:	e022      	b.n	80030e6 <DMA_CheckFifoParam+0xde>
    case DMA_FIFO_THRESHOLD_FULL:
      if (hdma->Init.MemBurst == DMA_MBURST_INC16)
 80030a0:	687b      	ldr	r3, [r7, #4]
 80030a2:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80030a4:	f1b3 7fc0 	cmp.w	r3, #25165824	; 0x1800000
 80030a8:	d11f      	bne.n	80030ea <DMA_CheckFifoParam+0xe2>
      {
        status = HAL_ERROR;
 80030aa:	2301      	movs	r3, #1
 80030ac:	73fb      	strb	r3, [r7, #15]
      }
      break;   
 80030ae:	e01c      	b.n	80030ea <DMA_CheckFifoParam+0xe2>
  }
  
  /* Memory Data size equal to Word */
  else
  {
    switch (tmp)
 80030b0:	68bb      	ldr	r3, [r7, #8]
 80030b2:	2b02      	cmp	r3, #2
 80030b4:	d903      	bls.n	80030be <DMA_CheckFifoParam+0xb6>
 80030b6:	68bb      	ldr	r3, [r7, #8]
 80030b8:	2b03      	cmp	r3, #3
 80030ba:	d003      	beq.n	80030c4 <DMA_CheckFifoParam+0xbc>
      {
        status = HAL_ERROR;
      }
      break;
    default:
      break;
 80030bc:	e018      	b.n	80030f0 <DMA_CheckFifoParam+0xe8>
      status = HAL_ERROR;
 80030be:	2301      	movs	r3, #1
 80030c0:	73fb      	strb	r3, [r7, #15]
      break;
 80030c2:	e015      	b.n	80030f0 <DMA_CheckFifoParam+0xe8>
      if ((hdma->Init.MemBurst & DMA_SxCR_MBURST_1) == DMA_SxCR_MBURST_1)
 80030c4:	687b      	ldr	r3, [r7, #4]
 80030c6:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80030c8:	f003 7380 	and.w	r3, r3, #16777216	; 0x1000000
 80030cc:	2b00      	cmp	r3, #0
 80030ce:	d00e      	beq.n	80030ee <DMA_CheckFifoParam+0xe6>
        status = HAL_ERROR;
 80030d0:	2301      	movs	r3, #1
 80030d2:	73fb      	strb	r3, [r7, #15]
      break;
 80030d4:	e00b      	b.n	80030ee <DMA_CheckFifoParam+0xe6>
      break;
 80030d6:	bf00      	nop
 80030d8:	e00a      	b.n	80030f0 <DMA_CheckFifoParam+0xe8>
      break;
 80030da:	bf00      	nop
 80030dc:	e008      	b.n	80030f0 <DMA_CheckFifoParam+0xe8>
      break;
 80030de:	bf00      	nop
 80030e0:	e006      	b.n	80030f0 <DMA_CheckFifoParam+0xe8>
      break;
 80030e2:	bf00      	nop
 80030e4:	e004      	b.n	80030f0 <DMA_CheckFifoParam+0xe8>
      break;
 80030e6:	bf00      	nop
 80030e8:	e002      	b.n	80030f0 <DMA_CheckFifoParam+0xe8>
      break;   
 80030ea:	bf00      	nop
 80030ec:	e000      	b.n	80030f0 <DMA_CheckFifoParam+0xe8>
      break;
 80030ee:	bf00      	nop
    }
  } 
  
  return status; 
 80030f0:	7bfb      	ldrb	r3, [r7, #15]
}
 80030f2:	4618      	mov	r0, r3
 80030f4:	3714      	adds	r7, #20
 80030f6:	46bd      	mov	sp, r7
 80030f8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80030fc:	4770      	bx	lr
 80030fe:	bf00      	nop

08003100 <HAL_GPIO_Init>:
  * @param  GPIO_Init pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 8003100:	b480      	push	{r7}
 8003102:	b089      	sub	sp, #36	; 0x24
 8003104:	af00      	add	r7, sp, #0
 8003106:	6078      	str	r0, [r7, #4]
 8003108:	6039      	str	r1, [r7, #0]
  uint32_t position;
  uint32_t ioposition = 0x00U;
 800310a:	2300      	movs	r3, #0
 800310c:	617b      	str	r3, [r7, #20]
  uint32_t iocurrent = 0x00U;
 800310e:	2300      	movs	r3, #0
 8003110:	613b      	str	r3, [r7, #16]
  uint32_t temp = 0x00U;
 8003112:	2300      	movs	r3, #0
 8003114:	61bb      	str	r3, [r7, #24]
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));

  /* Configure the port pins */
  for(position = 0U; position < GPIO_NUMBER; position++)
 8003116:	2300      	movs	r3, #0
 8003118:	61fb      	str	r3, [r7, #28]
 800311a:	e165      	b.n	80033e8 <HAL_GPIO_Init+0x2e8>
  {
    /* Get the IO position */
    ioposition = 0x01U << position;
 800311c:	2201      	movs	r2, #1
 800311e:	69fb      	ldr	r3, [r7, #28]
 8003120:	fa02 f303 	lsl.w	r3, r2, r3
 8003124:	617b      	str	r3, [r7, #20]
    /* Get the current IO position */
    iocurrent = (uint32_t)(GPIO_Init->Pin) & ioposition;
 8003126:	683b      	ldr	r3, [r7, #0]
 8003128:	681b      	ldr	r3, [r3, #0]
 800312a:	697a      	ldr	r2, [r7, #20]
 800312c:	4013      	ands	r3, r2
 800312e:	613b      	str	r3, [r7, #16]

    if(iocurrent == ioposition)
 8003130:	693a      	ldr	r2, [r7, #16]
 8003132:	697b      	ldr	r3, [r7, #20]
 8003134:	429a      	cmp	r2, r3
 8003136:	f040 8154 	bne.w	80033e2 <HAL_GPIO_Init+0x2e2>
    {
      /*--------------------- GPIO Mode Configuration ------------------------*/
      /* In case of Output or Alternate function mode selection */
      if(((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) || \
 800313a:	683b      	ldr	r3, [r7, #0]
 800313c:	685b      	ldr	r3, [r3, #4]
 800313e:	f003 0303 	and.w	r3, r3, #3
 8003142:	2b01      	cmp	r3, #1
 8003144:	d005      	beq.n	8003152 <HAL_GPIO_Init+0x52>
          (GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 8003146:	683b      	ldr	r3, [r7, #0]
 8003148:	685b      	ldr	r3, [r3, #4]
 800314a:	f003 0303 	and.w	r3, r3, #3
      if(((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) || \
 800314e:	2b02      	cmp	r3, #2
 8003150:	d130      	bne.n	80031b4 <HAL_GPIO_Init+0xb4>
      {
        /* Check the Speed parameter */
        assert_param(IS_GPIO_SPEED(GPIO_Init->Speed));
        /* Configure the IO Speed */
        temp = GPIOx->OSPEEDR; 
 8003152:	687b      	ldr	r3, [r7, #4]
 8003154:	689b      	ldr	r3, [r3, #8]
 8003156:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_OSPEEDER_OSPEEDR0 << (position * 2U));
 8003158:	69fb      	ldr	r3, [r7, #28]
 800315a:	005b      	lsls	r3, r3, #1
 800315c:	2203      	movs	r2, #3
 800315e:	fa02 f303 	lsl.w	r3, r2, r3
 8003162:	43db      	mvns	r3, r3
 8003164:	69ba      	ldr	r2, [r7, #24]
 8003166:	4013      	ands	r3, r2
 8003168:	61bb      	str	r3, [r7, #24]
        temp |= (GPIO_Init->Speed << (position * 2U));
 800316a:	683b      	ldr	r3, [r7, #0]
 800316c:	68da      	ldr	r2, [r3, #12]
 800316e:	69fb      	ldr	r3, [r7, #28]
 8003170:	005b      	lsls	r3, r3, #1
 8003172:	fa02 f303 	lsl.w	r3, r2, r3
 8003176:	69ba      	ldr	r2, [r7, #24]
 8003178:	4313      	orrs	r3, r2
 800317a:	61bb      	str	r3, [r7, #24]
        GPIOx->OSPEEDR = temp;
 800317c:	687b      	ldr	r3, [r7, #4]
 800317e:	69ba      	ldr	r2, [r7, #24]
 8003180:	609a      	str	r2, [r3, #8]

        /* Configure the IO Output Type */
        temp = GPIOx->OTYPER;
 8003182:	687b      	ldr	r3, [r7, #4]
 8003184:	685b      	ldr	r3, [r3, #4]
 8003186:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_OTYPER_OT_0 << position) ;
 8003188:	2201      	movs	r2, #1
 800318a:	69fb      	ldr	r3, [r7, #28]
 800318c:	fa02 f303 	lsl.w	r3, r2, r3
 8003190:	43db      	mvns	r3, r3
 8003192:	69ba      	ldr	r2, [r7, #24]
 8003194:	4013      	ands	r3, r2
 8003196:	61bb      	str	r3, [r7, #24]
        temp |= (((GPIO_Init->Mode & OUTPUT_TYPE) >> OUTPUT_TYPE_Pos) << position);
 8003198:	683b      	ldr	r3, [r7, #0]
 800319a:	685b      	ldr	r3, [r3, #4]
 800319c:	091b      	lsrs	r3, r3, #4
 800319e:	f003 0201 	and.w	r2, r3, #1
 80031a2:	69fb      	ldr	r3, [r7, #28]
 80031a4:	fa02 f303 	lsl.w	r3, r2, r3
 80031a8:	69ba      	ldr	r2, [r7, #24]
 80031aa:	4313      	orrs	r3, r2
 80031ac:	61bb      	str	r3, [r7, #24]
        GPIOx->OTYPER = temp;
 80031ae:	687b      	ldr	r3, [r7, #4]
 80031b0:	69ba      	ldr	r2, [r7, #24]
 80031b2:	605a      	str	r2, [r3, #4]
       }

      if((GPIO_Init->Mode & GPIO_MODE) != MODE_ANALOG)
 80031b4:	683b      	ldr	r3, [r7, #0]
 80031b6:	685b      	ldr	r3, [r3, #4]
 80031b8:	f003 0303 	and.w	r3, r3, #3
 80031bc:	2b03      	cmp	r3, #3
 80031be:	d017      	beq.n	80031f0 <HAL_GPIO_Init+0xf0>
      {
        /* Check the parameters */
        assert_param(IS_GPIO_PULL(GPIO_Init->Pull));
        
        /* Activate the Pull-up or Pull down resistor for the current IO */
        temp = GPIOx->PUPDR;
 80031c0:	687b      	ldr	r3, [r7, #4]
 80031c2:	68db      	ldr	r3, [r3, #12]
 80031c4:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_PUPDR_PUPDR0 << (position * 2U));
 80031c6:	69fb      	ldr	r3, [r7, #28]
 80031c8:	005b      	lsls	r3, r3, #1
 80031ca:	2203      	movs	r2, #3
 80031cc:	fa02 f303 	lsl.w	r3, r2, r3
 80031d0:	43db      	mvns	r3, r3
 80031d2:	69ba      	ldr	r2, [r7, #24]
 80031d4:	4013      	ands	r3, r2
 80031d6:	61bb      	str	r3, [r7, #24]
        temp |= ((GPIO_Init->Pull) << (position * 2U));
 80031d8:	683b      	ldr	r3, [r7, #0]
 80031da:	689a      	ldr	r2, [r3, #8]
 80031dc:	69fb      	ldr	r3, [r7, #28]
 80031de:	005b      	lsls	r3, r3, #1
 80031e0:	fa02 f303 	lsl.w	r3, r2, r3
 80031e4:	69ba      	ldr	r2, [r7, #24]
 80031e6:	4313      	orrs	r3, r2
 80031e8:	61bb      	str	r3, [r7, #24]
        GPIOx->PUPDR = temp;
 80031ea:	687b      	ldr	r3, [r7, #4]
 80031ec:	69ba      	ldr	r2, [r7, #24]
 80031ee:	60da      	str	r2, [r3, #12]
      }

      /* In case of Alternate function mode selection */
      if((GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 80031f0:	683b      	ldr	r3, [r7, #0]
 80031f2:	685b      	ldr	r3, [r3, #4]
 80031f4:	f003 0303 	and.w	r3, r3, #3
 80031f8:	2b02      	cmp	r3, #2
 80031fa:	d123      	bne.n	8003244 <HAL_GPIO_Init+0x144>
      {
        /* Check the Alternate function parameter */
        assert_param(IS_GPIO_AF(GPIO_Init->Alternate));
        /* Configure Alternate function mapped with the current IO */
        temp = GPIOx->AFR[position >> 3U];
 80031fc:	69fb      	ldr	r3, [r7, #28]
 80031fe:	08da      	lsrs	r2, r3, #3
 8003200:	687b      	ldr	r3, [r7, #4]
 8003202:	3208      	adds	r2, #8
 8003204:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8003208:	61bb      	str	r3, [r7, #24]
        temp &= ~(0xFU << ((uint32_t)(position & 0x07U) * 4U)) ;
 800320a:	69fb      	ldr	r3, [r7, #28]
 800320c:	f003 0307 	and.w	r3, r3, #7
 8003210:	009b      	lsls	r3, r3, #2
 8003212:	220f      	movs	r2, #15
 8003214:	fa02 f303 	lsl.w	r3, r2, r3
 8003218:	43db      	mvns	r3, r3
 800321a:	69ba      	ldr	r2, [r7, #24]
 800321c:	4013      	ands	r3, r2
 800321e:	61bb      	str	r3, [r7, #24]
        temp |= ((uint32_t)(GPIO_Init->Alternate) << (((uint32_t)position & 0x07U) * 4U));
 8003220:	683b      	ldr	r3, [r7, #0]
 8003222:	691a      	ldr	r2, [r3, #16]
 8003224:	69fb      	ldr	r3, [r7, #28]
 8003226:	f003 0307 	and.w	r3, r3, #7
 800322a:	009b      	lsls	r3, r3, #2
 800322c:	fa02 f303 	lsl.w	r3, r2, r3
 8003230:	69ba      	ldr	r2, [r7, #24]
 8003232:	4313      	orrs	r3, r2
 8003234:	61bb      	str	r3, [r7, #24]
        GPIOx->AFR[position >> 3U] = temp;
 8003236:	69fb      	ldr	r3, [r7, #28]
 8003238:	08da      	lsrs	r2, r3, #3
 800323a:	687b      	ldr	r3, [r7, #4]
 800323c:	3208      	adds	r2, #8
 800323e:	69b9      	ldr	r1, [r7, #24]
 8003240:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
      }

      /* Configure IO Direction mode (Input, Output, Alternate or Analog) */
      temp = GPIOx->MODER;
 8003244:	687b      	ldr	r3, [r7, #4]
 8003246:	681b      	ldr	r3, [r3, #0]
 8003248:	61bb      	str	r3, [r7, #24]
      temp &= ~(GPIO_MODER_MODER0 << (position * 2U));
 800324a:	69fb      	ldr	r3, [r7, #28]
 800324c:	005b      	lsls	r3, r3, #1
 800324e:	2203      	movs	r2, #3
 8003250:	fa02 f303 	lsl.w	r3, r2, r3
 8003254:	43db      	mvns	r3, r3
 8003256:	69ba      	ldr	r2, [r7, #24]
 8003258:	4013      	ands	r3, r2
 800325a:	61bb      	str	r3, [r7, #24]
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2U));
 800325c:	683b      	ldr	r3, [r7, #0]
 800325e:	685b      	ldr	r3, [r3, #4]
 8003260:	f003 0203 	and.w	r2, r3, #3
 8003264:	69fb      	ldr	r3, [r7, #28]
 8003266:	005b      	lsls	r3, r3, #1
 8003268:	fa02 f303 	lsl.w	r3, r2, r3
 800326c:	69ba      	ldr	r2, [r7, #24]
 800326e:	4313      	orrs	r3, r2
 8003270:	61bb      	str	r3, [r7, #24]
      GPIOx->MODER = temp;
 8003272:	687b      	ldr	r3, [r7, #4]
 8003274:	69ba      	ldr	r2, [r7, #24]
 8003276:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if((GPIO_Init->Mode & EXTI_MODE) != 0x00U)
 8003278:	683b      	ldr	r3, [r7, #0]
 800327a:	685b      	ldr	r3, [r3, #4]
 800327c:	f403 3340 	and.w	r3, r3, #196608	; 0x30000
 8003280:	2b00      	cmp	r3, #0
 8003282:	f000 80ae 	beq.w	80033e2 <HAL_GPIO_Init+0x2e2>
      {
        /* Enable SYSCFG Clock */
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 8003286:	2300      	movs	r3, #0
 8003288:	60fb      	str	r3, [r7, #12]
 800328a:	4b5d      	ldr	r3, [pc, #372]	; (8003400 <HAL_GPIO_Init+0x300>)
 800328c:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 800328e:	4a5c      	ldr	r2, [pc, #368]	; (8003400 <HAL_GPIO_Init+0x300>)
 8003290:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 8003294:	6453      	str	r3, [r2, #68]	; 0x44
 8003296:	4b5a      	ldr	r3, [pc, #360]	; (8003400 <HAL_GPIO_Init+0x300>)
 8003298:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 800329a:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 800329e:	60fb      	str	r3, [r7, #12]
 80032a0:	68fb      	ldr	r3, [r7, #12]

        temp = SYSCFG->EXTICR[position >> 2U];
 80032a2:	4a58      	ldr	r2, [pc, #352]	; (8003404 <HAL_GPIO_Init+0x304>)
 80032a4:	69fb      	ldr	r3, [r7, #28]
 80032a6:	089b      	lsrs	r3, r3, #2
 80032a8:	3302      	adds	r3, #2
 80032aa:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 80032ae:	61bb      	str	r3, [r7, #24]
        temp &= ~(0x0FU << (4U * (position & 0x03U)));
 80032b0:	69fb      	ldr	r3, [r7, #28]
 80032b2:	f003 0303 	and.w	r3, r3, #3
 80032b6:	009b      	lsls	r3, r3, #2
 80032b8:	220f      	movs	r2, #15
 80032ba:	fa02 f303 	lsl.w	r3, r2, r3
 80032be:	43db      	mvns	r3, r3
 80032c0:	69ba      	ldr	r2, [r7, #24]
 80032c2:	4013      	ands	r3, r2
 80032c4:	61bb      	str	r3, [r7, #24]
        temp |= ((uint32_t)(GPIO_GET_INDEX(GPIOx)) << (4U * (position & 0x03U)));
 80032c6:	687b      	ldr	r3, [r7, #4]
 80032c8:	4a4f      	ldr	r2, [pc, #316]	; (8003408 <HAL_GPIO_Init+0x308>)
 80032ca:	4293      	cmp	r3, r2
 80032cc:	d025      	beq.n	800331a <HAL_GPIO_Init+0x21a>
 80032ce:	687b      	ldr	r3, [r7, #4]
 80032d0:	4a4e      	ldr	r2, [pc, #312]	; (800340c <HAL_GPIO_Init+0x30c>)
 80032d2:	4293      	cmp	r3, r2
 80032d4:	d01f      	beq.n	8003316 <HAL_GPIO_Init+0x216>
 80032d6:	687b      	ldr	r3, [r7, #4]
 80032d8:	4a4d      	ldr	r2, [pc, #308]	; (8003410 <HAL_GPIO_Init+0x310>)
 80032da:	4293      	cmp	r3, r2
 80032dc:	d019      	beq.n	8003312 <HAL_GPIO_Init+0x212>
 80032de:	687b      	ldr	r3, [r7, #4]
 80032e0:	4a4c      	ldr	r2, [pc, #304]	; (8003414 <HAL_GPIO_Init+0x314>)
 80032e2:	4293      	cmp	r3, r2
 80032e4:	d013      	beq.n	800330e <HAL_GPIO_Init+0x20e>
 80032e6:	687b      	ldr	r3, [r7, #4]
 80032e8:	4a4b      	ldr	r2, [pc, #300]	; (8003418 <HAL_GPIO_Init+0x318>)
 80032ea:	4293      	cmp	r3, r2
 80032ec:	d00d      	beq.n	800330a <HAL_GPIO_Init+0x20a>
 80032ee:	687b      	ldr	r3, [r7, #4]
 80032f0:	4a4a      	ldr	r2, [pc, #296]	; (800341c <HAL_GPIO_Init+0x31c>)
 80032f2:	4293      	cmp	r3, r2
 80032f4:	d007      	beq.n	8003306 <HAL_GPIO_Init+0x206>
 80032f6:	687b      	ldr	r3, [r7, #4]
 80032f8:	4a49      	ldr	r2, [pc, #292]	; (8003420 <HAL_GPIO_Init+0x320>)
 80032fa:	4293      	cmp	r3, r2
 80032fc:	d101      	bne.n	8003302 <HAL_GPIO_Init+0x202>
 80032fe:	2306      	movs	r3, #6
 8003300:	e00c      	b.n	800331c <HAL_GPIO_Init+0x21c>
 8003302:	2307      	movs	r3, #7
 8003304:	e00a      	b.n	800331c <HAL_GPIO_Init+0x21c>
 8003306:	2305      	movs	r3, #5
 8003308:	e008      	b.n	800331c <HAL_GPIO_Init+0x21c>
 800330a:	2304      	movs	r3, #4
 800330c:	e006      	b.n	800331c <HAL_GPIO_Init+0x21c>
 800330e:	2303      	movs	r3, #3
 8003310:	e004      	b.n	800331c <HAL_GPIO_Init+0x21c>
 8003312:	2302      	movs	r3, #2
 8003314:	e002      	b.n	800331c <HAL_GPIO_Init+0x21c>
 8003316:	2301      	movs	r3, #1
 8003318:	e000      	b.n	800331c <HAL_GPIO_Init+0x21c>
 800331a:	2300      	movs	r3, #0
 800331c:	69fa      	ldr	r2, [r7, #28]
 800331e:	f002 0203 	and.w	r2, r2, #3
 8003322:	0092      	lsls	r2, r2, #2
 8003324:	4093      	lsls	r3, r2
 8003326:	69ba      	ldr	r2, [r7, #24]
 8003328:	4313      	orrs	r3, r2
 800332a:	61bb      	str	r3, [r7, #24]
        SYSCFG->EXTICR[position >> 2U] = temp;
 800332c:	4935      	ldr	r1, [pc, #212]	; (8003404 <HAL_GPIO_Init+0x304>)
 800332e:	69fb      	ldr	r3, [r7, #28]
 8003330:	089b      	lsrs	r3, r3, #2
 8003332:	3302      	adds	r3, #2
 8003334:	69ba      	ldr	r2, [r7, #24]
 8003336:	f841 2023 	str.w	r2, [r1, r3, lsl #2]

        /* Clear Rising Falling edge configuration */
        temp = EXTI->RTSR;
 800333a:	4b3a      	ldr	r3, [pc, #232]	; (8003424 <HAL_GPIO_Init+0x324>)
 800333c:	689b      	ldr	r3, [r3, #8]
 800333e:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8003340:	693b      	ldr	r3, [r7, #16]
 8003342:	43db      	mvns	r3, r3
 8003344:	69ba      	ldr	r2, [r7, #24]
 8003346:	4013      	ands	r3, r2
 8003348:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & TRIGGER_RISING) != 0x00U)
 800334a:	683b      	ldr	r3, [r7, #0]
 800334c:	685b      	ldr	r3, [r3, #4]
 800334e:	f403 1380 	and.w	r3, r3, #1048576	; 0x100000
 8003352:	2b00      	cmp	r3, #0
 8003354:	d003      	beq.n	800335e <HAL_GPIO_Init+0x25e>
        {
          temp |= iocurrent;
 8003356:	69ba      	ldr	r2, [r7, #24]
 8003358:	693b      	ldr	r3, [r7, #16]
 800335a:	4313      	orrs	r3, r2
 800335c:	61bb      	str	r3, [r7, #24]
        }
        EXTI->RTSR = temp;
 800335e:	4a31      	ldr	r2, [pc, #196]	; (8003424 <HAL_GPIO_Init+0x324>)
 8003360:	69bb      	ldr	r3, [r7, #24]
 8003362:	6093      	str	r3, [r2, #8]

        temp = EXTI->FTSR;
 8003364:	4b2f      	ldr	r3, [pc, #188]	; (8003424 <HAL_GPIO_Init+0x324>)
 8003366:	68db      	ldr	r3, [r3, #12]
 8003368:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 800336a:	693b      	ldr	r3, [r7, #16]
 800336c:	43db      	mvns	r3, r3
 800336e:	69ba      	ldr	r2, [r7, #24]
 8003370:	4013      	ands	r3, r2
 8003372:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & TRIGGER_FALLING) != 0x00U)
 8003374:	683b      	ldr	r3, [r7, #0]
 8003376:	685b      	ldr	r3, [r3, #4]
 8003378:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 800337c:	2b00      	cmp	r3, #0
 800337e:	d003      	beq.n	8003388 <HAL_GPIO_Init+0x288>
        {
          temp |= iocurrent;
 8003380:	69ba      	ldr	r2, [r7, #24]
 8003382:	693b      	ldr	r3, [r7, #16]
 8003384:	4313      	orrs	r3, r2
 8003386:	61bb      	str	r3, [r7, #24]
        }
        EXTI->FTSR = temp;
 8003388:	4a26      	ldr	r2, [pc, #152]	; (8003424 <HAL_GPIO_Init+0x324>)
 800338a:	69bb      	ldr	r3, [r7, #24]
 800338c:	60d3      	str	r3, [r2, #12]

        temp = EXTI->EMR;
 800338e:	4b25      	ldr	r3, [pc, #148]	; (8003424 <HAL_GPIO_Init+0x324>)
 8003390:	685b      	ldr	r3, [r3, #4]
 8003392:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8003394:	693b      	ldr	r3, [r7, #16]
 8003396:	43db      	mvns	r3, r3
 8003398:	69ba      	ldr	r2, [r7, #24]
 800339a:	4013      	ands	r3, r2
 800339c:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & EXTI_EVT) != 0x00U)
 800339e:	683b      	ldr	r3, [r7, #0]
 80033a0:	685b      	ldr	r3, [r3, #4]
 80033a2:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 80033a6:	2b00      	cmp	r3, #0
 80033a8:	d003      	beq.n	80033b2 <HAL_GPIO_Init+0x2b2>
        {
          temp |= iocurrent;
 80033aa:	69ba      	ldr	r2, [r7, #24]
 80033ac:	693b      	ldr	r3, [r7, #16]
 80033ae:	4313      	orrs	r3, r2
 80033b0:	61bb      	str	r3, [r7, #24]
        }
        EXTI->EMR = temp;
 80033b2:	4a1c      	ldr	r2, [pc, #112]	; (8003424 <HAL_GPIO_Init+0x324>)
 80033b4:	69bb      	ldr	r3, [r7, #24]
 80033b6:	6053      	str	r3, [r2, #4]

        /* Clear EXTI line configuration */
        temp = EXTI->IMR;
 80033b8:	4b1a      	ldr	r3, [pc, #104]	; (8003424 <HAL_GPIO_Init+0x324>)
 80033ba:	681b      	ldr	r3, [r3, #0]
 80033bc:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 80033be:	693b      	ldr	r3, [r7, #16]
 80033c0:	43db      	mvns	r3, r3
 80033c2:	69ba      	ldr	r2, [r7, #24]
 80033c4:	4013      	ands	r3, r2
 80033c6:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & EXTI_IT) != 0x00U)
 80033c8:	683b      	ldr	r3, [r7, #0]
 80033ca:	685b      	ldr	r3, [r3, #4]
 80033cc:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 80033d0:	2b00      	cmp	r3, #0
 80033d2:	d003      	beq.n	80033dc <HAL_GPIO_Init+0x2dc>
        {
          temp |= iocurrent;
 80033d4:	69ba      	ldr	r2, [r7, #24]
 80033d6:	693b      	ldr	r3, [r7, #16]
 80033d8:	4313      	orrs	r3, r2
 80033da:	61bb      	str	r3, [r7, #24]
        }
        EXTI->IMR = temp;
 80033dc:	4a11      	ldr	r2, [pc, #68]	; (8003424 <HAL_GPIO_Init+0x324>)
 80033de:	69bb      	ldr	r3, [r7, #24]
 80033e0:	6013      	str	r3, [r2, #0]
  for(position = 0U; position < GPIO_NUMBER; position++)
 80033e2:	69fb      	ldr	r3, [r7, #28]
 80033e4:	3301      	adds	r3, #1
 80033e6:	61fb      	str	r3, [r7, #28]
 80033e8:	69fb      	ldr	r3, [r7, #28]
 80033ea:	2b0f      	cmp	r3, #15
 80033ec:	f67f ae96 	bls.w	800311c <HAL_GPIO_Init+0x1c>
      }
    }
  }
}
 80033f0:	bf00      	nop
 80033f2:	bf00      	nop
 80033f4:	3724      	adds	r7, #36	; 0x24
 80033f6:	46bd      	mov	sp, r7
 80033f8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80033fc:	4770      	bx	lr
 80033fe:	bf00      	nop
 8003400:	40023800 	.word	0x40023800
 8003404:	40013800 	.word	0x40013800
 8003408:	40020000 	.word	0x40020000
 800340c:	40020400 	.word	0x40020400
 8003410:	40020800 	.word	0x40020800
 8003414:	40020c00 	.word	0x40020c00
 8003418:	40021000 	.word	0x40021000
 800341c:	40021400 	.word	0x40021400
 8003420:	40021800 	.word	0x40021800
 8003424:	40013c00 	.word	0x40013c00

08003428 <HAL_GPIO_WritePin>:
  *            @arg GPIO_PIN_RESET: to clear the port pin
  *            @arg GPIO_PIN_SET: to set the port pin
  * @retval None
  */
void HAL_GPIO_WritePin(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin, GPIO_PinState PinState)
{
 8003428:	b480      	push	{r7}
 800342a:	b083      	sub	sp, #12
 800342c:	af00      	add	r7, sp, #0
 800342e:	6078      	str	r0, [r7, #4]
 8003430:	460b      	mov	r3, r1
 8003432:	807b      	strh	r3, [r7, #2]
 8003434:	4613      	mov	r3, r2
 8003436:	707b      	strb	r3, [r7, #1]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if(PinState != GPIO_PIN_RESET)
 8003438:	787b      	ldrb	r3, [r7, #1]
 800343a:	2b00      	cmp	r3, #0
 800343c:	d003      	beq.n	8003446 <HAL_GPIO_WritePin+0x1e>
  {
    GPIOx->BSRR = GPIO_Pin;
 800343e:	887a      	ldrh	r2, [r7, #2]
 8003440:	687b      	ldr	r3, [r7, #4]
 8003442:	619a      	str	r2, [r3, #24]
  }
  else
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16U;
  }
}
 8003444:	e003      	b.n	800344e <HAL_GPIO_WritePin+0x26>
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16U;
 8003446:	887b      	ldrh	r3, [r7, #2]
 8003448:	041a      	lsls	r2, r3, #16
 800344a:	687b      	ldr	r3, [r7, #4]
 800344c:	619a      	str	r2, [r3, #24]
}
 800344e:	bf00      	nop
 8003450:	370c      	adds	r7, #12
 8003452:	46bd      	mov	sp, r7
 8003454:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003458:	4770      	bx	lr
	...

0800345c <HAL_RCC_ClockConfig>:
  *         HPRE[3:0] bits to ensure that HCLK not exceed the maximum allowed frequency
  *         (for more details refer to section above "Initialization/de-initialization functions")
  * @retval None
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 800345c:	b580      	push	{r7, lr}
 800345e:	b084      	sub	sp, #16
 8003460:	af00      	add	r7, sp, #0
 8003462:	6078      	str	r0, [r7, #4]
 8003464:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;

  /* Check Null pointer */
  if(RCC_ClkInitStruct == NULL)
 8003466:	687b      	ldr	r3, [r7, #4]
 8003468:	2b00      	cmp	r3, #0
 800346a:	d101      	bne.n	8003470 <HAL_RCC_ClockConfig+0x14>
  {
    return HAL_ERROR;
 800346c:	2301      	movs	r3, #1
 800346e:	e0cc      	b.n	800360a <HAL_RCC_ClockConfig+0x1ae>
  /* To correctly read data from FLASH memory, the number of wait states (LATENCY)
    must be correctly programmed according to the frequency of the CPU clock
    (HCLK) and the supply voltage of the device. */

  /* Increasing the number of wait states because of higher CPU frequency */
  if(FLatency > __HAL_FLASH_GET_LATENCY())
 8003470:	4b68      	ldr	r3, [pc, #416]	; (8003614 <HAL_RCC_ClockConfig+0x1b8>)
 8003472:	681b      	ldr	r3, [r3, #0]
 8003474:	f003 030f 	and.w	r3, r3, #15
 8003478:	683a      	ldr	r2, [r7, #0]
 800347a:	429a      	cmp	r2, r3
 800347c:	d90c      	bls.n	8003498 <HAL_RCC_ClockConfig+0x3c>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 800347e:	4b65      	ldr	r3, [pc, #404]	; (8003614 <HAL_RCC_ClockConfig+0x1b8>)
 8003480:	683a      	ldr	r2, [r7, #0]
 8003482:	b2d2      	uxtb	r2, r2
 8003484:	701a      	strb	r2, [r3, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 8003486:	4b63      	ldr	r3, [pc, #396]	; (8003614 <HAL_RCC_ClockConfig+0x1b8>)
 8003488:	681b      	ldr	r3, [r3, #0]
 800348a:	f003 030f 	and.w	r3, r3, #15
 800348e:	683a      	ldr	r2, [r7, #0]
 8003490:	429a      	cmp	r2, r3
 8003492:	d001      	beq.n	8003498 <HAL_RCC_ClockConfig+0x3c>
    {
      return HAL_ERROR;
 8003494:	2301      	movs	r3, #1
 8003496:	e0b8      	b.n	800360a <HAL_RCC_ClockConfig+0x1ae>
    }
  }

  /*-------------------------- HCLK Configuration --------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 8003498:	687b      	ldr	r3, [r7, #4]
 800349a:	681b      	ldr	r3, [r3, #0]
 800349c:	f003 0302 	and.w	r3, r3, #2
 80034a0:	2b00      	cmp	r3, #0
 80034a2:	d020      	beq.n	80034e6 <HAL_RCC_ClockConfig+0x8a>
  {
    /* Set the highest APBx dividers in order to ensure that we do not go through
       a non-spec phase whatever we decrease or increase HCLK. */
    if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 80034a4:	687b      	ldr	r3, [r7, #4]
 80034a6:	681b      	ldr	r3, [r3, #0]
 80034a8:	f003 0304 	and.w	r3, r3, #4
 80034ac:	2b00      	cmp	r3, #0
 80034ae:	d005      	beq.n	80034bc <HAL_RCC_ClockConfig+0x60>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_HCLK_DIV16);
 80034b0:	4b59      	ldr	r3, [pc, #356]	; (8003618 <HAL_RCC_ClockConfig+0x1bc>)
 80034b2:	689b      	ldr	r3, [r3, #8]
 80034b4:	4a58      	ldr	r2, [pc, #352]	; (8003618 <HAL_RCC_ClockConfig+0x1bc>)
 80034b6:	f443 53e0 	orr.w	r3, r3, #7168	; 0x1c00
 80034ba:	6093      	str	r3, [r2, #8]
    }

    if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 80034bc:	687b      	ldr	r3, [r7, #4]
 80034be:	681b      	ldr	r3, [r3, #0]
 80034c0:	f003 0308 	and.w	r3, r3, #8
 80034c4:	2b00      	cmp	r3, #0
 80034c6:	d005      	beq.n	80034d4 <HAL_RCC_ClockConfig+0x78>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, (RCC_HCLK_DIV16 << 3));
 80034c8:	4b53      	ldr	r3, [pc, #332]	; (8003618 <HAL_RCC_ClockConfig+0x1bc>)
 80034ca:	689b      	ldr	r3, [r3, #8]
 80034cc:	4a52      	ldr	r2, [pc, #328]	; (8003618 <HAL_RCC_ClockConfig+0x1bc>)
 80034ce:	f443 4360 	orr.w	r3, r3, #57344	; 0xe000
 80034d2:	6093      	str	r3, [r2, #8]
    }

    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 80034d4:	4b50      	ldr	r3, [pc, #320]	; (8003618 <HAL_RCC_ClockConfig+0x1bc>)
 80034d6:	689b      	ldr	r3, [r3, #8]
 80034d8:	f023 02f0 	bic.w	r2, r3, #240	; 0xf0
 80034dc:	687b      	ldr	r3, [r7, #4]
 80034de:	689b      	ldr	r3, [r3, #8]
 80034e0:	494d      	ldr	r1, [pc, #308]	; (8003618 <HAL_RCC_ClockConfig+0x1bc>)
 80034e2:	4313      	orrs	r3, r2
 80034e4:	608b      	str	r3, [r1, #8]
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 80034e6:	687b      	ldr	r3, [r7, #4]
 80034e8:	681b      	ldr	r3, [r3, #0]
 80034ea:	f003 0301 	and.w	r3, r3, #1
 80034ee:	2b00      	cmp	r3, #0
 80034f0:	d044      	beq.n	800357c <HAL_RCC_ClockConfig+0x120>
  {
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));

    /* HSE is selected as System Clock Source */
    if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 80034f2:	687b      	ldr	r3, [r7, #4]
 80034f4:	685b      	ldr	r3, [r3, #4]
 80034f6:	2b01      	cmp	r3, #1
 80034f8:	d107      	bne.n	800350a <HAL_RCC_ClockConfig+0xae>
    {
      /* Check the HSE ready flag */
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 80034fa:	4b47      	ldr	r3, [pc, #284]	; (8003618 <HAL_RCC_ClockConfig+0x1bc>)
 80034fc:	681b      	ldr	r3, [r3, #0]
 80034fe:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8003502:	2b00      	cmp	r3, #0
 8003504:	d119      	bne.n	800353a <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 8003506:	2301      	movs	r3, #1
 8003508:	e07f      	b.n	800360a <HAL_RCC_ClockConfig+0x1ae>
      }
    }
    /* PLL is selected as System Clock Source */
    else if((RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)   ||
 800350a:	687b      	ldr	r3, [r7, #4]
 800350c:	685b      	ldr	r3, [r3, #4]
 800350e:	2b02      	cmp	r3, #2
 8003510:	d003      	beq.n	800351a <HAL_RCC_ClockConfig+0xbe>
            (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLRCLK))
 8003512:	687b      	ldr	r3, [r7, #4]
 8003514:	685b      	ldr	r3, [r3, #4]
    else if((RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)   ||
 8003516:	2b03      	cmp	r3, #3
 8003518:	d107      	bne.n	800352a <HAL_RCC_ClockConfig+0xce>
    {
      /* Check the PLL ready flag */
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 800351a:	4b3f      	ldr	r3, [pc, #252]	; (8003618 <HAL_RCC_ClockConfig+0x1bc>)
 800351c:	681b      	ldr	r3, [r3, #0]
 800351e:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8003522:	2b00      	cmp	r3, #0
 8003524:	d109      	bne.n	800353a <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 8003526:	2301      	movs	r3, #1
 8003528:	e06f      	b.n	800360a <HAL_RCC_ClockConfig+0x1ae>
    }
    /* HSI is selected as System Clock Source */
    else
    {
      /* Check the HSI ready flag */
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 800352a:	4b3b      	ldr	r3, [pc, #236]	; (8003618 <HAL_RCC_ClockConfig+0x1bc>)
 800352c:	681b      	ldr	r3, [r3, #0]
 800352e:	f003 0302 	and.w	r3, r3, #2
 8003532:	2b00      	cmp	r3, #0
 8003534:	d101      	bne.n	800353a <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 8003536:	2301      	movs	r3, #1
 8003538:	e067      	b.n	800360a <HAL_RCC_ClockConfig+0x1ae>
      }
    }

    __HAL_RCC_SYSCLK_CONFIG(RCC_ClkInitStruct->SYSCLKSource);
 800353a:	4b37      	ldr	r3, [pc, #220]	; (8003618 <HAL_RCC_ClockConfig+0x1bc>)
 800353c:	689b      	ldr	r3, [r3, #8]
 800353e:	f023 0203 	bic.w	r2, r3, #3
 8003542:	687b      	ldr	r3, [r7, #4]
 8003544:	685b      	ldr	r3, [r3, #4]
 8003546:	4934      	ldr	r1, [pc, #208]	; (8003618 <HAL_RCC_ClockConfig+0x1bc>)
 8003548:	4313      	orrs	r3, r2
 800354a:	608b      	str	r3, [r1, #8]

    /* Get Start Tick */
    tickstart = HAL_GetTick();
 800354c:	f7ff f926 	bl	800279c <HAL_GetTick>
 8003550:	60f8      	str	r0, [r7, #12]

    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8003552:	e00a      	b.n	800356a <HAL_RCC_ClockConfig+0x10e>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 8003554:	f7ff f922 	bl	800279c <HAL_GetTick>
 8003558:	4602      	mov	r2, r0
 800355a:	68fb      	ldr	r3, [r7, #12]
 800355c:	1ad3      	subs	r3, r2, r3
 800355e:	f241 3288 	movw	r2, #5000	; 0x1388
 8003562:	4293      	cmp	r3, r2
 8003564:	d901      	bls.n	800356a <HAL_RCC_ClockConfig+0x10e>
      {
        return HAL_TIMEOUT;
 8003566:	2303      	movs	r3, #3
 8003568:	e04f      	b.n	800360a <HAL_RCC_ClockConfig+0x1ae>
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 800356a:	4b2b      	ldr	r3, [pc, #172]	; (8003618 <HAL_RCC_ClockConfig+0x1bc>)
 800356c:	689b      	ldr	r3, [r3, #8]
 800356e:	f003 020c 	and.w	r2, r3, #12
 8003572:	687b      	ldr	r3, [r7, #4]
 8003574:	685b      	ldr	r3, [r3, #4]
 8003576:	009b      	lsls	r3, r3, #2
 8003578:	429a      	cmp	r2, r3
 800357a:	d1eb      	bne.n	8003554 <HAL_RCC_ClockConfig+0xf8>
      }
    }
  }

  /* Decreasing the number of wait states because of lower CPU frequency */
  if(FLatency < __HAL_FLASH_GET_LATENCY())
 800357c:	4b25      	ldr	r3, [pc, #148]	; (8003614 <HAL_RCC_ClockConfig+0x1b8>)
 800357e:	681b      	ldr	r3, [r3, #0]
 8003580:	f003 030f 	and.w	r3, r3, #15
 8003584:	683a      	ldr	r2, [r7, #0]
 8003586:	429a      	cmp	r2, r3
 8003588:	d20c      	bcs.n	80035a4 <HAL_RCC_ClockConfig+0x148>
  {
     /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 800358a:	4b22      	ldr	r3, [pc, #136]	; (8003614 <HAL_RCC_ClockConfig+0x1b8>)
 800358c:	683a      	ldr	r2, [r7, #0]
 800358e:	b2d2      	uxtb	r2, r2
 8003590:	701a      	strb	r2, [r3, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 8003592:	4b20      	ldr	r3, [pc, #128]	; (8003614 <HAL_RCC_ClockConfig+0x1b8>)
 8003594:	681b      	ldr	r3, [r3, #0]
 8003596:	f003 030f 	and.w	r3, r3, #15
 800359a:	683a      	ldr	r2, [r7, #0]
 800359c:	429a      	cmp	r2, r3
 800359e:	d001      	beq.n	80035a4 <HAL_RCC_ClockConfig+0x148>
    {
      return HAL_ERROR;
 80035a0:	2301      	movs	r3, #1
 80035a2:	e032      	b.n	800360a <HAL_RCC_ClockConfig+0x1ae>
    }
  }

  /*-------------------------- PCLK1 Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 80035a4:	687b      	ldr	r3, [r7, #4]
 80035a6:	681b      	ldr	r3, [r3, #0]
 80035a8:	f003 0304 	and.w	r3, r3, #4
 80035ac:	2b00      	cmp	r3, #0
 80035ae:	d008      	beq.n	80035c2 <HAL_RCC_ClockConfig+0x166>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 80035b0:	4b19      	ldr	r3, [pc, #100]	; (8003618 <HAL_RCC_ClockConfig+0x1bc>)
 80035b2:	689b      	ldr	r3, [r3, #8]
 80035b4:	f423 52e0 	bic.w	r2, r3, #7168	; 0x1c00
 80035b8:	687b      	ldr	r3, [r7, #4]
 80035ba:	68db      	ldr	r3, [r3, #12]
 80035bc:	4916      	ldr	r1, [pc, #88]	; (8003618 <HAL_RCC_ClockConfig+0x1bc>)
 80035be:	4313      	orrs	r3, r2
 80035c0:	608b      	str	r3, [r1, #8]
  }

  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 80035c2:	687b      	ldr	r3, [r7, #4]
 80035c4:	681b      	ldr	r3, [r3, #0]
 80035c6:	f003 0308 	and.w	r3, r3, #8
 80035ca:	2b00      	cmp	r3, #0
 80035cc:	d009      	beq.n	80035e2 <HAL_RCC_ClockConfig+0x186>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB2CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3U));
 80035ce:	4b12      	ldr	r3, [pc, #72]	; (8003618 <HAL_RCC_ClockConfig+0x1bc>)
 80035d0:	689b      	ldr	r3, [r3, #8]
 80035d2:	f423 4260 	bic.w	r2, r3, #57344	; 0xe000
 80035d6:	687b      	ldr	r3, [r7, #4]
 80035d8:	691b      	ldr	r3, [r3, #16]
 80035da:	00db      	lsls	r3, r3, #3
 80035dc:	490e      	ldr	r1, [pc, #56]	; (8003618 <HAL_RCC_ClockConfig+0x1bc>)
 80035de:	4313      	orrs	r3, r2
 80035e0:	608b      	str	r3, [r1, #8]
  }

  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> AHBPrescTable[(RCC->CFGR & RCC_CFGR_HPRE)>> RCC_CFGR_HPRE_Pos];
 80035e2:	f000 f855 	bl	8003690 <HAL_RCC_GetSysClockFreq>
 80035e6:	4602      	mov	r2, r0
 80035e8:	4b0b      	ldr	r3, [pc, #44]	; (8003618 <HAL_RCC_ClockConfig+0x1bc>)
 80035ea:	689b      	ldr	r3, [r3, #8]
 80035ec:	091b      	lsrs	r3, r3, #4
 80035ee:	f003 030f 	and.w	r3, r3, #15
 80035f2:	490a      	ldr	r1, [pc, #40]	; (800361c <HAL_RCC_ClockConfig+0x1c0>)
 80035f4:	5ccb      	ldrb	r3, [r1, r3]
 80035f6:	fa22 f303 	lsr.w	r3, r2, r3
 80035fa:	4a09      	ldr	r2, [pc, #36]	; (8003620 <HAL_RCC_ClockConfig+0x1c4>)
 80035fc:	6013      	str	r3, [r2, #0]

  /* Configure the source of time base considering new system clocks settings */
  HAL_InitTick (uwTickPrio);
 80035fe:	4b09      	ldr	r3, [pc, #36]	; (8003624 <HAL_RCC_ClockConfig+0x1c8>)
 8003600:	681b      	ldr	r3, [r3, #0]
 8003602:	4618      	mov	r0, r3
 8003604:	f7ff f886 	bl	8002714 <HAL_InitTick>

  return HAL_OK;
 8003608:	2300      	movs	r3, #0
}
 800360a:	4618      	mov	r0, r3
 800360c:	3710      	adds	r7, #16
 800360e:	46bd      	mov	sp, r7
 8003610:	bd80      	pop	{r7, pc}
 8003612:	bf00      	nop
 8003614:	40023c00 	.word	0x40023c00
 8003618:	40023800 	.word	0x40023800
 800361c:	08009664 	.word	0x08009664
 8003620:	20000008 	.word	0x20000008
 8003624:	2000000c 	.word	0x2000000c

08003628 <HAL_RCC_GetHCLKFreq>:
  * @note   The SystemCoreClock CMSIS variable is used to store System Clock Frequency
  *         and updated within this function
  * @retval HCLK frequency
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
 8003628:	b480      	push	{r7}
 800362a:	af00      	add	r7, sp, #0
  return SystemCoreClock;
 800362c:	4b03      	ldr	r3, [pc, #12]	; (800363c <HAL_RCC_GetHCLKFreq+0x14>)
 800362e:	681b      	ldr	r3, [r3, #0]
}
 8003630:	4618      	mov	r0, r3
 8003632:	46bd      	mov	sp, r7
 8003634:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003638:	4770      	bx	lr
 800363a:	bf00      	nop
 800363c:	20000008 	.word	0x20000008

08003640 <HAL_RCC_GetPCLK1Freq>:
  * @note   Each time PCLK1 changes, this function must be called to update the
  *         right PCLK1 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK1 frequency
  */
uint32_t HAL_RCC_GetPCLK1Freq(void)
{
 8003640:	b580      	push	{r7, lr}
 8003642:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE1)>> RCC_CFGR_PPRE1_Pos]);
 8003644:	f7ff fff0 	bl	8003628 <HAL_RCC_GetHCLKFreq>
 8003648:	4602      	mov	r2, r0
 800364a:	4b05      	ldr	r3, [pc, #20]	; (8003660 <HAL_RCC_GetPCLK1Freq+0x20>)
 800364c:	689b      	ldr	r3, [r3, #8]
 800364e:	0a9b      	lsrs	r3, r3, #10
 8003650:	f003 0307 	and.w	r3, r3, #7
 8003654:	4903      	ldr	r1, [pc, #12]	; (8003664 <HAL_RCC_GetPCLK1Freq+0x24>)
 8003656:	5ccb      	ldrb	r3, [r1, r3]
 8003658:	fa22 f303 	lsr.w	r3, r2, r3
}
 800365c:	4618      	mov	r0, r3
 800365e:	bd80      	pop	{r7, pc}
 8003660:	40023800 	.word	0x40023800
 8003664:	08009674 	.word	0x08009674

08003668 <HAL_RCC_GetPCLK2Freq>:
  * @note   Each time PCLK2 changes, this function must be called to update the
  *         right PCLK2 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK2 frequency
  */
uint32_t HAL_RCC_GetPCLK2Freq(void)
{
 8003668:	b580      	push	{r7, lr}
 800366a:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK2 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq()>> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE2)>> RCC_CFGR_PPRE2_Pos]);
 800366c:	f7ff ffdc 	bl	8003628 <HAL_RCC_GetHCLKFreq>
 8003670:	4602      	mov	r2, r0
 8003672:	4b05      	ldr	r3, [pc, #20]	; (8003688 <HAL_RCC_GetPCLK2Freq+0x20>)
 8003674:	689b      	ldr	r3, [r3, #8]
 8003676:	0b5b      	lsrs	r3, r3, #13
 8003678:	f003 0307 	and.w	r3, r3, #7
 800367c:	4903      	ldr	r1, [pc, #12]	; (800368c <HAL_RCC_GetPCLK2Freq+0x24>)
 800367e:	5ccb      	ldrb	r3, [r1, r3]
 8003680:	fa22 f303 	lsr.w	r3, r2, r3
}
 8003684:	4618      	mov	r0, r3
 8003686:	bd80      	pop	{r7, pc}
 8003688:	40023800 	.word	0x40023800
 800368c:	08009674 	.word	0x08009674

08003690 <HAL_RCC_GetSysClockFreq>:
  *
  *
  * @retval SYSCLK frequency
  */
uint32_t HAL_RCC_GetSysClockFreq(void)
{
 8003690:	e92d 4fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp, lr}
 8003694:	b0ae      	sub	sp, #184	; 0xb8
 8003696:	af00      	add	r7, sp, #0
  uint32_t pllm = 0U;
 8003698:	2300      	movs	r3, #0
 800369a:	f8c7 30ac 	str.w	r3, [r7, #172]	; 0xac
  uint32_t pllvco = 0U;
 800369e:	2300      	movs	r3, #0
 80036a0:	f8c7 30b4 	str.w	r3, [r7, #180]	; 0xb4
  uint32_t pllp = 0U;
 80036a4:	2300      	movs	r3, #0
 80036a6:	f8c7 30a8 	str.w	r3, [r7, #168]	; 0xa8
  uint32_t pllr = 0U;
 80036aa:	2300      	movs	r3, #0
 80036ac:	f8c7 30a4 	str.w	r3, [r7, #164]	; 0xa4
  uint32_t sysclockfreq = 0U;
 80036b0:	2300      	movs	r3, #0
 80036b2:	f8c7 30b0 	str.w	r3, [r7, #176]	; 0xb0

  /* Get SYSCLK source -------------------------------------------------------*/
  switch (RCC->CFGR & RCC_CFGR_SWS)
 80036b6:	4bcb      	ldr	r3, [pc, #812]	; (80039e4 <HAL_RCC_GetSysClockFreq+0x354>)
 80036b8:	689b      	ldr	r3, [r3, #8]
 80036ba:	f003 030c 	and.w	r3, r3, #12
 80036be:	2b0c      	cmp	r3, #12
 80036c0:	f200 8206 	bhi.w	8003ad0 <HAL_RCC_GetSysClockFreq+0x440>
 80036c4:	a201      	add	r2, pc, #4	; (adr r2, 80036cc <HAL_RCC_GetSysClockFreq+0x3c>)
 80036c6:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80036ca:	bf00      	nop
 80036cc:	08003701 	.word	0x08003701
 80036d0:	08003ad1 	.word	0x08003ad1
 80036d4:	08003ad1 	.word	0x08003ad1
 80036d8:	08003ad1 	.word	0x08003ad1
 80036dc:	08003709 	.word	0x08003709
 80036e0:	08003ad1 	.word	0x08003ad1
 80036e4:	08003ad1 	.word	0x08003ad1
 80036e8:	08003ad1 	.word	0x08003ad1
 80036ec:	08003711 	.word	0x08003711
 80036f0:	08003ad1 	.word	0x08003ad1
 80036f4:	08003ad1 	.word	0x08003ad1
 80036f8:	08003ad1 	.word	0x08003ad1
 80036fc:	08003901 	.word	0x08003901
  {
    case RCC_CFGR_SWS_HSI:  /* HSI used as system clock source */
    {
      sysclockfreq = HSI_VALUE;
 8003700:	4bb9      	ldr	r3, [pc, #740]	; (80039e8 <HAL_RCC_GetSysClockFreq+0x358>)
 8003702:	f8c7 30b0 	str.w	r3, [r7, #176]	; 0xb0
       break;
 8003706:	e1e7      	b.n	8003ad8 <HAL_RCC_GetSysClockFreq+0x448>
    }
    case RCC_CFGR_SWS_HSE:  /* HSE used as system clock  source */
    {
      sysclockfreq = HSE_VALUE;
 8003708:	4bb8      	ldr	r3, [pc, #736]	; (80039ec <HAL_RCC_GetSysClockFreq+0x35c>)
 800370a:	f8c7 30b0 	str.w	r3, [r7, #176]	; 0xb0
      break;
 800370e:	e1e3      	b.n	8003ad8 <HAL_RCC_GetSysClockFreq+0x448>
    }
    case RCC_CFGR_SWS_PLL:  /* PLL/PLLP used as system clock  source */
    {
      /* PLL_VCO = (HSE_VALUE or HSI_VALUE / PLLM) * PLLN
      SYSCLK = PLL_VCO / PLLP */
      pllm = RCC->PLLCFGR & RCC_PLLCFGR_PLLM;
 8003710:	4bb4      	ldr	r3, [pc, #720]	; (80039e4 <HAL_RCC_GetSysClockFreq+0x354>)
 8003712:	685b      	ldr	r3, [r3, #4]
 8003714:	f003 033f 	and.w	r3, r3, #63	; 0x3f
 8003718:	f8c7 30ac 	str.w	r3, [r7, #172]	; 0xac
      if(__HAL_RCC_GET_PLL_OSCSOURCE() != RCC_PLLSOURCE_HSI)
 800371c:	4bb1      	ldr	r3, [pc, #708]	; (80039e4 <HAL_RCC_GetSysClockFreq+0x354>)
 800371e:	685b      	ldr	r3, [r3, #4]
 8003720:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 8003724:	2b00      	cmp	r3, #0
 8003726:	d071      	beq.n	800380c <HAL_RCC_GetSysClockFreq+0x17c>
      {
        /* HSE used as PLL clock source */
        pllvco = (uint32_t) ((((uint64_t) HSE_VALUE * ((uint64_t) ((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 8003728:	4bae      	ldr	r3, [pc, #696]	; (80039e4 <HAL_RCC_GetSysClockFreq+0x354>)
 800372a:	685b      	ldr	r3, [r3, #4]
 800372c:	099b      	lsrs	r3, r3, #6
 800372e:	2200      	movs	r2, #0
 8003730:	f8c7 3098 	str.w	r3, [r7, #152]	; 0x98
 8003734:	f8c7 209c 	str.w	r2, [r7, #156]	; 0x9c
 8003738:	f8d7 3098 	ldr.w	r3, [r7, #152]	; 0x98
 800373c:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8003740:	f8c7 3090 	str.w	r3, [r7, #144]	; 0x90
 8003744:	2300      	movs	r3, #0
 8003746:	f8c7 3094 	str.w	r3, [r7, #148]	; 0x94
 800374a:	e9d7 4524 	ldrd	r4, r5, [r7, #144]	; 0x90
 800374e:	4622      	mov	r2, r4
 8003750:	462b      	mov	r3, r5
 8003752:	f04f 0000 	mov.w	r0, #0
 8003756:	f04f 0100 	mov.w	r1, #0
 800375a:	0159      	lsls	r1, r3, #5
 800375c:	ea41 61d2 	orr.w	r1, r1, r2, lsr #27
 8003760:	0150      	lsls	r0, r2, #5
 8003762:	4602      	mov	r2, r0
 8003764:	460b      	mov	r3, r1
 8003766:	4621      	mov	r1, r4
 8003768:	1a51      	subs	r1, r2, r1
 800376a:	6439      	str	r1, [r7, #64]	; 0x40
 800376c:	4629      	mov	r1, r5
 800376e:	eb63 0301 	sbc.w	r3, r3, r1
 8003772:	647b      	str	r3, [r7, #68]	; 0x44
 8003774:	f04f 0200 	mov.w	r2, #0
 8003778:	f04f 0300 	mov.w	r3, #0
 800377c:	e9d7 8910 	ldrd	r8, r9, [r7, #64]	; 0x40
 8003780:	4649      	mov	r1, r9
 8003782:	018b      	lsls	r3, r1, #6
 8003784:	4641      	mov	r1, r8
 8003786:	ea43 6391 	orr.w	r3, r3, r1, lsr #26
 800378a:	4641      	mov	r1, r8
 800378c:	018a      	lsls	r2, r1, #6
 800378e:	4641      	mov	r1, r8
 8003790:	1a51      	subs	r1, r2, r1
 8003792:	63b9      	str	r1, [r7, #56]	; 0x38
 8003794:	4649      	mov	r1, r9
 8003796:	eb63 0301 	sbc.w	r3, r3, r1
 800379a:	63fb      	str	r3, [r7, #60]	; 0x3c
 800379c:	f04f 0200 	mov.w	r2, #0
 80037a0:	f04f 0300 	mov.w	r3, #0
 80037a4:	e9d7 890e 	ldrd	r8, r9, [r7, #56]	; 0x38
 80037a8:	4649      	mov	r1, r9
 80037aa:	00cb      	lsls	r3, r1, #3
 80037ac:	4641      	mov	r1, r8
 80037ae:	ea43 7351 	orr.w	r3, r3, r1, lsr #29
 80037b2:	4641      	mov	r1, r8
 80037b4:	00ca      	lsls	r2, r1, #3
 80037b6:	4610      	mov	r0, r2
 80037b8:	4619      	mov	r1, r3
 80037ba:	4603      	mov	r3, r0
 80037bc:	4622      	mov	r2, r4
 80037be:	189b      	adds	r3, r3, r2
 80037c0:	633b      	str	r3, [r7, #48]	; 0x30
 80037c2:	462b      	mov	r3, r5
 80037c4:	460a      	mov	r2, r1
 80037c6:	eb42 0303 	adc.w	r3, r2, r3
 80037ca:	637b      	str	r3, [r7, #52]	; 0x34
 80037cc:	f04f 0200 	mov.w	r2, #0
 80037d0:	f04f 0300 	mov.w	r3, #0
 80037d4:	e9d7 450c 	ldrd	r4, r5, [r7, #48]	; 0x30
 80037d8:	4629      	mov	r1, r5
 80037da:	024b      	lsls	r3, r1, #9
 80037dc:	4621      	mov	r1, r4
 80037de:	ea43 53d1 	orr.w	r3, r3, r1, lsr #23
 80037e2:	4621      	mov	r1, r4
 80037e4:	024a      	lsls	r2, r1, #9
 80037e6:	4610      	mov	r0, r2
 80037e8:	4619      	mov	r1, r3
 80037ea:	f8d7 30ac 	ldr.w	r3, [r7, #172]	; 0xac
 80037ee:	2200      	movs	r2, #0
 80037f0:	f8c7 3088 	str.w	r3, [r7, #136]	; 0x88
 80037f4:	f8c7 208c 	str.w	r2, [r7, #140]	; 0x8c
 80037f8:	e9d7 2322 	ldrd	r2, r3, [r7, #136]	; 0x88
 80037fc:	f7fd f9f4 	bl	8000be8 <__aeabi_uldivmod>
 8003800:	4602      	mov	r2, r0
 8003802:	460b      	mov	r3, r1
 8003804:	4613      	mov	r3, r2
 8003806:	f8c7 30b4 	str.w	r3, [r7, #180]	; 0xb4
 800380a:	e067      	b.n	80038dc <HAL_RCC_GetSysClockFreq+0x24c>
      }
      else
      {
        /* HSI used as PLL clock source */
        pllvco = (uint32_t) ((((uint64_t) HSI_VALUE * ((uint64_t) ((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 800380c:	4b75      	ldr	r3, [pc, #468]	; (80039e4 <HAL_RCC_GetSysClockFreq+0x354>)
 800380e:	685b      	ldr	r3, [r3, #4]
 8003810:	099b      	lsrs	r3, r3, #6
 8003812:	2200      	movs	r2, #0
 8003814:	f8c7 3080 	str.w	r3, [r7, #128]	; 0x80
 8003818:	f8c7 2084 	str.w	r2, [r7, #132]	; 0x84
 800381c:	f8d7 3080 	ldr.w	r3, [r7, #128]	; 0x80
 8003820:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8003824:	67bb      	str	r3, [r7, #120]	; 0x78
 8003826:	2300      	movs	r3, #0
 8003828:	67fb      	str	r3, [r7, #124]	; 0x7c
 800382a:	e9d7 451e 	ldrd	r4, r5, [r7, #120]	; 0x78
 800382e:	4622      	mov	r2, r4
 8003830:	462b      	mov	r3, r5
 8003832:	f04f 0000 	mov.w	r0, #0
 8003836:	f04f 0100 	mov.w	r1, #0
 800383a:	0159      	lsls	r1, r3, #5
 800383c:	ea41 61d2 	orr.w	r1, r1, r2, lsr #27
 8003840:	0150      	lsls	r0, r2, #5
 8003842:	4602      	mov	r2, r0
 8003844:	460b      	mov	r3, r1
 8003846:	4621      	mov	r1, r4
 8003848:	1a51      	subs	r1, r2, r1
 800384a:	62b9      	str	r1, [r7, #40]	; 0x28
 800384c:	4629      	mov	r1, r5
 800384e:	eb63 0301 	sbc.w	r3, r3, r1
 8003852:	62fb      	str	r3, [r7, #44]	; 0x2c
 8003854:	f04f 0200 	mov.w	r2, #0
 8003858:	f04f 0300 	mov.w	r3, #0
 800385c:	e9d7 890a 	ldrd	r8, r9, [r7, #40]	; 0x28
 8003860:	4649      	mov	r1, r9
 8003862:	018b      	lsls	r3, r1, #6
 8003864:	4641      	mov	r1, r8
 8003866:	ea43 6391 	orr.w	r3, r3, r1, lsr #26
 800386a:	4641      	mov	r1, r8
 800386c:	018a      	lsls	r2, r1, #6
 800386e:	4641      	mov	r1, r8
 8003870:	ebb2 0a01 	subs.w	sl, r2, r1
 8003874:	4649      	mov	r1, r9
 8003876:	eb63 0b01 	sbc.w	fp, r3, r1
 800387a:	f04f 0200 	mov.w	r2, #0
 800387e:	f04f 0300 	mov.w	r3, #0
 8003882:	ea4f 03cb 	mov.w	r3, fp, lsl #3
 8003886:	ea43 735a 	orr.w	r3, r3, sl, lsr #29
 800388a:	ea4f 02ca 	mov.w	r2, sl, lsl #3
 800388e:	4692      	mov	sl, r2
 8003890:	469b      	mov	fp, r3
 8003892:	4623      	mov	r3, r4
 8003894:	eb1a 0303 	adds.w	r3, sl, r3
 8003898:	623b      	str	r3, [r7, #32]
 800389a:	462b      	mov	r3, r5
 800389c:	eb4b 0303 	adc.w	r3, fp, r3
 80038a0:	627b      	str	r3, [r7, #36]	; 0x24
 80038a2:	f04f 0200 	mov.w	r2, #0
 80038a6:	f04f 0300 	mov.w	r3, #0
 80038aa:	e9d7 4508 	ldrd	r4, r5, [r7, #32]
 80038ae:	4629      	mov	r1, r5
 80038b0:	028b      	lsls	r3, r1, #10
 80038b2:	4621      	mov	r1, r4
 80038b4:	ea43 5391 	orr.w	r3, r3, r1, lsr #22
 80038b8:	4621      	mov	r1, r4
 80038ba:	028a      	lsls	r2, r1, #10
 80038bc:	4610      	mov	r0, r2
 80038be:	4619      	mov	r1, r3
 80038c0:	f8d7 30ac 	ldr.w	r3, [r7, #172]	; 0xac
 80038c4:	2200      	movs	r2, #0
 80038c6:	673b      	str	r3, [r7, #112]	; 0x70
 80038c8:	677a      	str	r2, [r7, #116]	; 0x74
 80038ca:	e9d7 231c 	ldrd	r2, r3, [r7, #112]	; 0x70
 80038ce:	f7fd f98b 	bl	8000be8 <__aeabi_uldivmod>
 80038d2:	4602      	mov	r2, r0
 80038d4:	460b      	mov	r3, r1
 80038d6:	4613      	mov	r3, r2
 80038d8:	f8c7 30b4 	str.w	r3, [r7, #180]	; 0xb4
      }
      pllp = ((((RCC->PLLCFGR & RCC_PLLCFGR_PLLP) >> RCC_PLLCFGR_PLLP_Pos) + 1U) *2U);
 80038dc:	4b41      	ldr	r3, [pc, #260]	; (80039e4 <HAL_RCC_GetSysClockFreq+0x354>)
 80038de:	685b      	ldr	r3, [r3, #4]
 80038e0:	0c1b      	lsrs	r3, r3, #16
 80038e2:	f003 0303 	and.w	r3, r3, #3
 80038e6:	3301      	adds	r3, #1
 80038e8:	005b      	lsls	r3, r3, #1
 80038ea:	f8c7 30a8 	str.w	r3, [r7, #168]	; 0xa8

      sysclockfreq = pllvco/pllp;
 80038ee:	f8d7 20b4 	ldr.w	r2, [r7, #180]	; 0xb4
 80038f2:	f8d7 30a8 	ldr.w	r3, [r7, #168]	; 0xa8
 80038f6:	fbb2 f3f3 	udiv	r3, r2, r3
 80038fa:	f8c7 30b0 	str.w	r3, [r7, #176]	; 0xb0
      break;
 80038fe:	e0eb      	b.n	8003ad8 <HAL_RCC_GetSysClockFreq+0x448>
    }
    case RCC_CFGR_SWS_PLLR:  /* PLL/PLLR used as system clock  source */
    {
      /* PLL_VCO = (HSE_VALUE or HSI_VALUE / PLLM) * PLLN
      SYSCLK = PLL_VCO / PLLR */
      pllm = RCC->PLLCFGR & RCC_PLLCFGR_PLLM;
 8003900:	4b38      	ldr	r3, [pc, #224]	; (80039e4 <HAL_RCC_GetSysClockFreq+0x354>)
 8003902:	685b      	ldr	r3, [r3, #4]
 8003904:	f003 033f 	and.w	r3, r3, #63	; 0x3f
 8003908:	f8c7 30ac 	str.w	r3, [r7, #172]	; 0xac
      if(__HAL_RCC_GET_PLL_OSCSOURCE() != RCC_PLLSOURCE_HSI)
 800390c:	4b35      	ldr	r3, [pc, #212]	; (80039e4 <HAL_RCC_GetSysClockFreq+0x354>)
 800390e:	685b      	ldr	r3, [r3, #4]
 8003910:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 8003914:	2b00      	cmp	r3, #0
 8003916:	d06b      	beq.n	80039f0 <HAL_RCC_GetSysClockFreq+0x360>
      {
        /* HSE used as PLL clock source */
        pllvco = (uint32_t) ((((uint64_t) HSE_VALUE * ((uint64_t) ((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 8003918:	4b32      	ldr	r3, [pc, #200]	; (80039e4 <HAL_RCC_GetSysClockFreq+0x354>)
 800391a:	685b      	ldr	r3, [r3, #4]
 800391c:	099b      	lsrs	r3, r3, #6
 800391e:	2200      	movs	r2, #0
 8003920:	66bb      	str	r3, [r7, #104]	; 0x68
 8003922:	66fa      	str	r2, [r7, #108]	; 0x6c
 8003924:	6ebb      	ldr	r3, [r7, #104]	; 0x68
 8003926:	f3c3 0308 	ubfx	r3, r3, #0, #9
 800392a:	663b      	str	r3, [r7, #96]	; 0x60
 800392c:	2300      	movs	r3, #0
 800392e:	667b      	str	r3, [r7, #100]	; 0x64
 8003930:	e9d7 4518 	ldrd	r4, r5, [r7, #96]	; 0x60
 8003934:	4622      	mov	r2, r4
 8003936:	462b      	mov	r3, r5
 8003938:	f04f 0000 	mov.w	r0, #0
 800393c:	f04f 0100 	mov.w	r1, #0
 8003940:	0159      	lsls	r1, r3, #5
 8003942:	ea41 61d2 	orr.w	r1, r1, r2, lsr #27
 8003946:	0150      	lsls	r0, r2, #5
 8003948:	4602      	mov	r2, r0
 800394a:	460b      	mov	r3, r1
 800394c:	4621      	mov	r1, r4
 800394e:	1a51      	subs	r1, r2, r1
 8003950:	61b9      	str	r1, [r7, #24]
 8003952:	4629      	mov	r1, r5
 8003954:	eb63 0301 	sbc.w	r3, r3, r1
 8003958:	61fb      	str	r3, [r7, #28]
 800395a:	f04f 0200 	mov.w	r2, #0
 800395e:	f04f 0300 	mov.w	r3, #0
 8003962:	e9d7 ab06 	ldrd	sl, fp, [r7, #24]
 8003966:	4659      	mov	r1, fp
 8003968:	018b      	lsls	r3, r1, #6
 800396a:	4651      	mov	r1, sl
 800396c:	ea43 6391 	orr.w	r3, r3, r1, lsr #26
 8003970:	4651      	mov	r1, sl
 8003972:	018a      	lsls	r2, r1, #6
 8003974:	4651      	mov	r1, sl
 8003976:	ebb2 0801 	subs.w	r8, r2, r1
 800397a:	4659      	mov	r1, fp
 800397c:	eb63 0901 	sbc.w	r9, r3, r1
 8003980:	f04f 0200 	mov.w	r2, #0
 8003984:	f04f 0300 	mov.w	r3, #0
 8003988:	ea4f 03c9 	mov.w	r3, r9, lsl #3
 800398c:	ea43 7358 	orr.w	r3, r3, r8, lsr #29
 8003990:	ea4f 02c8 	mov.w	r2, r8, lsl #3
 8003994:	4690      	mov	r8, r2
 8003996:	4699      	mov	r9, r3
 8003998:	4623      	mov	r3, r4
 800399a:	eb18 0303 	adds.w	r3, r8, r3
 800399e:	613b      	str	r3, [r7, #16]
 80039a0:	462b      	mov	r3, r5
 80039a2:	eb49 0303 	adc.w	r3, r9, r3
 80039a6:	617b      	str	r3, [r7, #20]
 80039a8:	f04f 0200 	mov.w	r2, #0
 80039ac:	f04f 0300 	mov.w	r3, #0
 80039b0:	e9d7 4504 	ldrd	r4, r5, [r7, #16]
 80039b4:	4629      	mov	r1, r5
 80039b6:	024b      	lsls	r3, r1, #9
 80039b8:	4621      	mov	r1, r4
 80039ba:	ea43 53d1 	orr.w	r3, r3, r1, lsr #23
 80039be:	4621      	mov	r1, r4
 80039c0:	024a      	lsls	r2, r1, #9
 80039c2:	4610      	mov	r0, r2
 80039c4:	4619      	mov	r1, r3
 80039c6:	f8d7 30ac 	ldr.w	r3, [r7, #172]	; 0xac
 80039ca:	2200      	movs	r2, #0
 80039cc:	65bb      	str	r3, [r7, #88]	; 0x58
 80039ce:	65fa      	str	r2, [r7, #92]	; 0x5c
 80039d0:	e9d7 2316 	ldrd	r2, r3, [r7, #88]	; 0x58
 80039d4:	f7fd f908 	bl	8000be8 <__aeabi_uldivmod>
 80039d8:	4602      	mov	r2, r0
 80039da:	460b      	mov	r3, r1
 80039dc:	4613      	mov	r3, r2
 80039de:	f8c7 30b4 	str.w	r3, [r7, #180]	; 0xb4
 80039e2:	e065      	b.n	8003ab0 <HAL_RCC_GetSysClockFreq+0x420>
 80039e4:	40023800 	.word	0x40023800
 80039e8:	00f42400 	.word	0x00f42400
 80039ec:	007a1200 	.word	0x007a1200
      }
      else
      {
        /* HSI used as PLL clock source */
        pllvco = (uint32_t) ((((uint64_t) HSI_VALUE * ((uint64_t) ((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 80039f0:	4b3d      	ldr	r3, [pc, #244]	; (8003ae8 <HAL_RCC_GetSysClockFreq+0x458>)
 80039f2:	685b      	ldr	r3, [r3, #4]
 80039f4:	099b      	lsrs	r3, r3, #6
 80039f6:	2200      	movs	r2, #0
 80039f8:	4618      	mov	r0, r3
 80039fa:	4611      	mov	r1, r2
 80039fc:	f3c0 0308 	ubfx	r3, r0, #0, #9
 8003a00:	653b      	str	r3, [r7, #80]	; 0x50
 8003a02:	2300      	movs	r3, #0
 8003a04:	657b      	str	r3, [r7, #84]	; 0x54
 8003a06:	e9d7 8914 	ldrd	r8, r9, [r7, #80]	; 0x50
 8003a0a:	4642      	mov	r2, r8
 8003a0c:	464b      	mov	r3, r9
 8003a0e:	f04f 0000 	mov.w	r0, #0
 8003a12:	f04f 0100 	mov.w	r1, #0
 8003a16:	0159      	lsls	r1, r3, #5
 8003a18:	ea41 61d2 	orr.w	r1, r1, r2, lsr #27
 8003a1c:	0150      	lsls	r0, r2, #5
 8003a1e:	4602      	mov	r2, r0
 8003a20:	460b      	mov	r3, r1
 8003a22:	4641      	mov	r1, r8
 8003a24:	1a51      	subs	r1, r2, r1
 8003a26:	60b9      	str	r1, [r7, #8]
 8003a28:	4649      	mov	r1, r9
 8003a2a:	eb63 0301 	sbc.w	r3, r3, r1
 8003a2e:	60fb      	str	r3, [r7, #12]
 8003a30:	f04f 0200 	mov.w	r2, #0
 8003a34:	f04f 0300 	mov.w	r3, #0
 8003a38:	e9d7 ab02 	ldrd	sl, fp, [r7, #8]
 8003a3c:	4659      	mov	r1, fp
 8003a3e:	018b      	lsls	r3, r1, #6
 8003a40:	4651      	mov	r1, sl
 8003a42:	ea43 6391 	orr.w	r3, r3, r1, lsr #26
 8003a46:	4651      	mov	r1, sl
 8003a48:	018a      	lsls	r2, r1, #6
 8003a4a:	4651      	mov	r1, sl
 8003a4c:	1a54      	subs	r4, r2, r1
 8003a4e:	4659      	mov	r1, fp
 8003a50:	eb63 0501 	sbc.w	r5, r3, r1
 8003a54:	f04f 0200 	mov.w	r2, #0
 8003a58:	f04f 0300 	mov.w	r3, #0
 8003a5c:	00eb      	lsls	r3, r5, #3
 8003a5e:	ea43 7354 	orr.w	r3, r3, r4, lsr #29
 8003a62:	00e2      	lsls	r2, r4, #3
 8003a64:	4614      	mov	r4, r2
 8003a66:	461d      	mov	r5, r3
 8003a68:	4643      	mov	r3, r8
 8003a6a:	18e3      	adds	r3, r4, r3
 8003a6c:	603b      	str	r3, [r7, #0]
 8003a6e:	464b      	mov	r3, r9
 8003a70:	eb45 0303 	adc.w	r3, r5, r3
 8003a74:	607b      	str	r3, [r7, #4]
 8003a76:	f04f 0200 	mov.w	r2, #0
 8003a7a:	f04f 0300 	mov.w	r3, #0
 8003a7e:	e9d7 4500 	ldrd	r4, r5, [r7]
 8003a82:	4629      	mov	r1, r5
 8003a84:	028b      	lsls	r3, r1, #10
 8003a86:	4621      	mov	r1, r4
 8003a88:	ea43 5391 	orr.w	r3, r3, r1, lsr #22
 8003a8c:	4621      	mov	r1, r4
 8003a8e:	028a      	lsls	r2, r1, #10
 8003a90:	4610      	mov	r0, r2
 8003a92:	4619      	mov	r1, r3
 8003a94:	f8d7 30ac 	ldr.w	r3, [r7, #172]	; 0xac
 8003a98:	2200      	movs	r2, #0
 8003a9a:	64bb      	str	r3, [r7, #72]	; 0x48
 8003a9c:	64fa      	str	r2, [r7, #76]	; 0x4c
 8003a9e:	e9d7 2312 	ldrd	r2, r3, [r7, #72]	; 0x48
 8003aa2:	f7fd f8a1 	bl	8000be8 <__aeabi_uldivmod>
 8003aa6:	4602      	mov	r2, r0
 8003aa8:	460b      	mov	r3, r1
 8003aaa:	4613      	mov	r3, r2
 8003aac:	f8c7 30b4 	str.w	r3, [r7, #180]	; 0xb4
      }
      pllr = ((RCC->PLLCFGR & RCC_PLLCFGR_PLLR) >> RCC_PLLCFGR_PLLR_Pos);
 8003ab0:	4b0d      	ldr	r3, [pc, #52]	; (8003ae8 <HAL_RCC_GetSysClockFreq+0x458>)
 8003ab2:	685b      	ldr	r3, [r3, #4]
 8003ab4:	0f1b      	lsrs	r3, r3, #28
 8003ab6:	f003 0307 	and.w	r3, r3, #7
 8003aba:	f8c7 30a4 	str.w	r3, [r7, #164]	; 0xa4

      sysclockfreq = pllvco/pllr;
 8003abe:	f8d7 20b4 	ldr.w	r2, [r7, #180]	; 0xb4
 8003ac2:	f8d7 30a4 	ldr.w	r3, [r7, #164]	; 0xa4
 8003ac6:	fbb2 f3f3 	udiv	r3, r2, r3
 8003aca:	f8c7 30b0 	str.w	r3, [r7, #176]	; 0xb0
      break;
 8003ace:	e003      	b.n	8003ad8 <HAL_RCC_GetSysClockFreq+0x448>
    }
    default:
    {
      sysclockfreq = HSI_VALUE;
 8003ad0:	4b06      	ldr	r3, [pc, #24]	; (8003aec <HAL_RCC_GetSysClockFreq+0x45c>)
 8003ad2:	f8c7 30b0 	str.w	r3, [r7, #176]	; 0xb0
      break;
 8003ad6:	bf00      	nop
    }
  }
  return sysclockfreq;
 8003ad8:	f8d7 30b0 	ldr.w	r3, [r7, #176]	; 0xb0
}
 8003adc:	4618      	mov	r0, r3
 8003ade:	37b8      	adds	r7, #184	; 0xb8
 8003ae0:	46bd      	mov	sp, r7
 8003ae2:	e8bd 8fb0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, sl, fp, pc}
 8003ae6:	bf00      	nop
 8003ae8:	40023800 	.word	0x40023800
 8003aec:	00f42400 	.word	0x00f42400

08003af0 <HAL_RCC_OscConfig>:
  * @note   This function add the PLL/PLLR factor management during PLL configuration this feature
  *         is only available in STM32F410xx/STM32F446xx/STM32F469xx/STM32F479xx/STM32F412Zx/STM32F412Vx/STM32F412Rx/STM32F412Cx devices
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 8003af0:	b580      	push	{r7, lr}
 8003af2:	b086      	sub	sp, #24
 8003af4:	af00      	add	r7, sp, #0
 8003af6:	6078      	str	r0, [r7, #4]
  uint32_t tickstart, pll_config;

  /* Check Null pointer */
  if(RCC_OscInitStruct == NULL)
 8003af8:	687b      	ldr	r3, [r7, #4]
 8003afa:	2b00      	cmp	r3, #0
 8003afc:	d101      	bne.n	8003b02 <HAL_RCC_OscConfig+0x12>
  {
    return HAL_ERROR;
 8003afe:	2301      	movs	r3, #1
 8003b00:	e28d      	b.n	800401e <HAL_RCC_OscConfig+0x52e>
  }

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));
  /*------------------------------- HSE Configuration ------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 8003b02:	687b      	ldr	r3, [r7, #4]
 8003b04:	681b      	ldr	r3, [r3, #0]
 8003b06:	f003 0301 	and.w	r3, r3, #1
 8003b0a:	2b00      	cmp	r3, #0
 8003b0c:	f000 8083 	beq.w	8003c16 <HAL_RCC_OscConfig+0x126>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));
    /* When the HSE is used as system clock or clock source for PLL in these cases HSE will not disabled */
#if defined(STM32F446xx)
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSE)                                                                     ||\
 8003b10:	4b94      	ldr	r3, [pc, #592]	; (8003d64 <HAL_RCC_OscConfig+0x274>)
 8003b12:	689b      	ldr	r3, [r3, #8]
 8003b14:	f003 030c 	and.w	r3, r3, #12
 8003b18:	2b04      	cmp	r3, #4
 8003b1a:	d019      	beq.n	8003b50 <HAL_RCC_OscConfig+0x60>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)) ||\
 8003b1c:	4b91      	ldr	r3, [pc, #580]	; (8003d64 <HAL_RCC_OscConfig+0x274>)
 8003b1e:	689b      	ldr	r3, [r3, #8]
 8003b20:	f003 030c 	and.w	r3, r3, #12
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSE)                                                                     ||\
 8003b24:	2b08      	cmp	r3, #8
 8003b26:	d106      	bne.n	8003b36 <HAL_RCC_OscConfig+0x46>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)) ||\
 8003b28:	4b8e      	ldr	r3, [pc, #568]	; (8003d64 <HAL_RCC_OscConfig+0x274>)
 8003b2a:	685b      	ldr	r3, [r3, #4]
 8003b2c:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 8003b30:	f5b3 0f80 	cmp.w	r3, #4194304	; 0x400000
 8003b34:	d00c      	beq.n	8003b50 <HAL_RCC_OscConfig+0x60>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLLR) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)))
 8003b36:	4b8b      	ldr	r3, [pc, #556]	; (8003d64 <HAL_RCC_OscConfig+0x274>)
 8003b38:	689b      	ldr	r3, [r3, #8]
 8003b3a:	f003 030c 	and.w	r3, r3, #12
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)) ||\
 8003b3e:	2b0c      	cmp	r3, #12
 8003b40:	d112      	bne.n	8003b68 <HAL_RCC_OscConfig+0x78>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLLR) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)))
 8003b42:	4b88      	ldr	r3, [pc, #544]	; (8003d64 <HAL_RCC_OscConfig+0x274>)
 8003b44:	685b      	ldr	r3, [r3, #4]
 8003b46:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 8003b4a:	f5b3 0f80 	cmp.w	r3, #4194304	; 0x400000
 8003b4e:	d10b      	bne.n	8003b68 <HAL_RCC_OscConfig+0x78>
#else
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSE)                                                                     ||\
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)))
#endif /* STM32F446xx */
    {
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8003b50:	4b84      	ldr	r3, [pc, #528]	; (8003d64 <HAL_RCC_OscConfig+0x274>)
 8003b52:	681b      	ldr	r3, [r3, #0]
 8003b54:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8003b58:	2b00      	cmp	r3, #0
 8003b5a:	d05b      	beq.n	8003c14 <HAL_RCC_OscConfig+0x124>
 8003b5c:	687b      	ldr	r3, [r7, #4]
 8003b5e:	685b      	ldr	r3, [r3, #4]
 8003b60:	2b00      	cmp	r3, #0
 8003b62:	d157      	bne.n	8003c14 <HAL_RCC_OscConfig+0x124>
      {
        return HAL_ERROR;
 8003b64:	2301      	movs	r3, #1
 8003b66:	e25a      	b.n	800401e <HAL_RCC_OscConfig+0x52e>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 8003b68:	687b      	ldr	r3, [r7, #4]
 8003b6a:	685b      	ldr	r3, [r3, #4]
 8003b6c:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8003b70:	d106      	bne.n	8003b80 <HAL_RCC_OscConfig+0x90>
 8003b72:	4b7c      	ldr	r3, [pc, #496]	; (8003d64 <HAL_RCC_OscConfig+0x274>)
 8003b74:	681b      	ldr	r3, [r3, #0]
 8003b76:	4a7b      	ldr	r2, [pc, #492]	; (8003d64 <HAL_RCC_OscConfig+0x274>)
 8003b78:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8003b7c:	6013      	str	r3, [r2, #0]
 8003b7e:	e01d      	b.n	8003bbc <HAL_RCC_OscConfig+0xcc>
 8003b80:	687b      	ldr	r3, [r7, #4]
 8003b82:	685b      	ldr	r3, [r3, #4]
 8003b84:	f5b3 2fa0 	cmp.w	r3, #327680	; 0x50000
 8003b88:	d10c      	bne.n	8003ba4 <HAL_RCC_OscConfig+0xb4>
 8003b8a:	4b76      	ldr	r3, [pc, #472]	; (8003d64 <HAL_RCC_OscConfig+0x274>)
 8003b8c:	681b      	ldr	r3, [r3, #0]
 8003b8e:	4a75      	ldr	r2, [pc, #468]	; (8003d64 <HAL_RCC_OscConfig+0x274>)
 8003b90:	f443 2380 	orr.w	r3, r3, #262144	; 0x40000
 8003b94:	6013      	str	r3, [r2, #0]
 8003b96:	4b73      	ldr	r3, [pc, #460]	; (8003d64 <HAL_RCC_OscConfig+0x274>)
 8003b98:	681b      	ldr	r3, [r3, #0]
 8003b9a:	4a72      	ldr	r2, [pc, #456]	; (8003d64 <HAL_RCC_OscConfig+0x274>)
 8003b9c:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8003ba0:	6013      	str	r3, [r2, #0]
 8003ba2:	e00b      	b.n	8003bbc <HAL_RCC_OscConfig+0xcc>
 8003ba4:	4b6f      	ldr	r3, [pc, #444]	; (8003d64 <HAL_RCC_OscConfig+0x274>)
 8003ba6:	681b      	ldr	r3, [r3, #0]
 8003ba8:	4a6e      	ldr	r2, [pc, #440]	; (8003d64 <HAL_RCC_OscConfig+0x274>)
 8003baa:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 8003bae:	6013      	str	r3, [r2, #0]
 8003bb0:	4b6c      	ldr	r3, [pc, #432]	; (8003d64 <HAL_RCC_OscConfig+0x274>)
 8003bb2:	681b      	ldr	r3, [r3, #0]
 8003bb4:	4a6b      	ldr	r2, [pc, #428]	; (8003d64 <HAL_RCC_OscConfig+0x274>)
 8003bb6:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 8003bba:	6013      	str	r3, [r2, #0]

      /* Check the HSE State */
      if((RCC_OscInitStruct->HSEState) != RCC_HSE_OFF)
 8003bbc:	687b      	ldr	r3, [r7, #4]
 8003bbe:	685b      	ldr	r3, [r3, #4]
 8003bc0:	2b00      	cmp	r3, #0
 8003bc2:	d013      	beq.n	8003bec <HAL_RCC_OscConfig+0xfc>
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8003bc4:	f7fe fdea 	bl	800279c <HAL_GetTick>
 8003bc8:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8003bca:	e008      	b.n	8003bde <HAL_RCC_OscConfig+0xee>
        {
          if((HAL_GetTick() - tickstart ) > HSE_TIMEOUT_VALUE)
 8003bcc:	f7fe fde6 	bl	800279c <HAL_GetTick>
 8003bd0:	4602      	mov	r2, r0
 8003bd2:	693b      	ldr	r3, [r7, #16]
 8003bd4:	1ad3      	subs	r3, r2, r3
 8003bd6:	2b64      	cmp	r3, #100	; 0x64
 8003bd8:	d901      	bls.n	8003bde <HAL_RCC_OscConfig+0xee>
          {
            return HAL_TIMEOUT;
 8003bda:	2303      	movs	r3, #3
 8003bdc:	e21f      	b.n	800401e <HAL_RCC_OscConfig+0x52e>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8003bde:	4b61      	ldr	r3, [pc, #388]	; (8003d64 <HAL_RCC_OscConfig+0x274>)
 8003be0:	681b      	ldr	r3, [r3, #0]
 8003be2:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8003be6:	2b00      	cmp	r3, #0
 8003be8:	d0f0      	beq.n	8003bcc <HAL_RCC_OscConfig+0xdc>
 8003bea:	e014      	b.n	8003c16 <HAL_RCC_OscConfig+0x126>
        }
      }
      else
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8003bec:	f7fe fdd6 	bl	800279c <HAL_GetTick>
 8003bf0:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is bypassed or disabled */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 8003bf2:	e008      	b.n	8003c06 <HAL_RCC_OscConfig+0x116>
        {
          if((HAL_GetTick() - tickstart ) > HSE_TIMEOUT_VALUE)
 8003bf4:	f7fe fdd2 	bl	800279c <HAL_GetTick>
 8003bf8:	4602      	mov	r2, r0
 8003bfa:	693b      	ldr	r3, [r7, #16]
 8003bfc:	1ad3      	subs	r3, r2, r3
 8003bfe:	2b64      	cmp	r3, #100	; 0x64
 8003c00:	d901      	bls.n	8003c06 <HAL_RCC_OscConfig+0x116>
          {
            return HAL_TIMEOUT;
 8003c02:	2303      	movs	r3, #3
 8003c04:	e20b      	b.n	800401e <HAL_RCC_OscConfig+0x52e>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 8003c06:	4b57      	ldr	r3, [pc, #348]	; (8003d64 <HAL_RCC_OscConfig+0x274>)
 8003c08:	681b      	ldr	r3, [r3, #0]
 8003c0a:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8003c0e:	2b00      	cmp	r3, #0
 8003c10:	d1f0      	bne.n	8003bf4 <HAL_RCC_OscConfig+0x104>
 8003c12:	e000      	b.n	8003c16 <HAL_RCC_OscConfig+0x126>
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8003c14:	bf00      	nop
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 8003c16:	687b      	ldr	r3, [r7, #4]
 8003c18:	681b      	ldr	r3, [r3, #0]
 8003c1a:	f003 0302 	and.w	r3, r3, #2
 8003c1e:	2b00      	cmp	r3, #0
 8003c20:	d06f      	beq.n	8003d02 <HAL_RCC_OscConfig+0x212>
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));

    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */
#if defined(STM32F446xx)
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSI)                                                                     ||\
 8003c22:	4b50      	ldr	r3, [pc, #320]	; (8003d64 <HAL_RCC_OscConfig+0x274>)
 8003c24:	689b      	ldr	r3, [r3, #8]
 8003c26:	f003 030c 	and.w	r3, r3, #12
 8003c2a:	2b00      	cmp	r3, #0
 8003c2c:	d017      	beq.n	8003c5e <HAL_RCC_OscConfig+0x16e>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)) ||\
 8003c2e:	4b4d      	ldr	r3, [pc, #308]	; (8003d64 <HAL_RCC_OscConfig+0x274>)
 8003c30:	689b      	ldr	r3, [r3, #8]
 8003c32:	f003 030c 	and.w	r3, r3, #12
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSI)                                                                     ||\
 8003c36:	2b08      	cmp	r3, #8
 8003c38:	d105      	bne.n	8003c46 <HAL_RCC_OscConfig+0x156>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)) ||\
 8003c3a:	4b4a      	ldr	r3, [pc, #296]	; (8003d64 <HAL_RCC_OscConfig+0x274>)
 8003c3c:	685b      	ldr	r3, [r3, #4]
 8003c3e:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 8003c42:	2b00      	cmp	r3, #0
 8003c44:	d00b      	beq.n	8003c5e <HAL_RCC_OscConfig+0x16e>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLLR) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)))
 8003c46:	4b47      	ldr	r3, [pc, #284]	; (8003d64 <HAL_RCC_OscConfig+0x274>)
 8003c48:	689b      	ldr	r3, [r3, #8]
 8003c4a:	f003 030c 	and.w	r3, r3, #12
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)) ||\
 8003c4e:	2b0c      	cmp	r3, #12
 8003c50:	d11c      	bne.n	8003c8c <HAL_RCC_OscConfig+0x19c>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLLR) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)))
 8003c52:	4b44      	ldr	r3, [pc, #272]	; (8003d64 <HAL_RCC_OscConfig+0x274>)
 8003c54:	685b      	ldr	r3, [r3, #4]
 8003c56:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 8003c5a:	2b00      	cmp	r3, #0
 8003c5c:	d116      	bne.n	8003c8c <HAL_RCC_OscConfig+0x19c>
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSI)                                                                     ||\
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)))
#endif /* STM32F446xx */
    {
      /* When HSI is used as system clock it will not disabled */
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 8003c5e:	4b41      	ldr	r3, [pc, #260]	; (8003d64 <HAL_RCC_OscConfig+0x274>)
 8003c60:	681b      	ldr	r3, [r3, #0]
 8003c62:	f003 0302 	and.w	r3, r3, #2
 8003c66:	2b00      	cmp	r3, #0
 8003c68:	d005      	beq.n	8003c76 <HAL_RCC_OscConfig+0x186>
 8003c6a:	687b      	ldr	r3, [r7, #4]
 8003c6c:	68db      	ldr	r3, [r3, #12]
 8003c6e:	2b01      	cmp	r3, #1
 8003c70:	d001      	beq.n	8003c76 <HAL_RCC_OscConfig+0x186>
      {
        return HAL_ERROR;
 8003c72:	2301      	movs	r3, #1
 8003c74:	e1d3      	b.n	800401e <HAL_RCC_OscConfig+0x52e>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8003c76:	4b3b      	ldr	r3, [pc, #236]	; (8003d64 <HAL_RCC_OscConfig+0x274>)
 8003c78:	681b      	ldr	r3, [r3, #0]
 8003c7a:	f023 02f8 	bic.w	r2, r3, #248	; 0xf8
 8003c7e:	687b      	ldr	r3, [r7, #4]
 8003c80:	691b      	ldr	r3, [r3, #16]
 8003c82:	00db      	lsls	r3, r3, #3
 8003c84:	4937      	ldr	r1, [pc, #220]	; (8003d64 <HAL_RCC_OscConfig+0x274>)
 8003c86:	4313      	orrs	r3, r2
 8003c88:	600b      	str	r3, [r1, #0]
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 8003c8a:	e03a      	b.n	8003d02 <HAL_RCC_OscConfig+0x212>
      }
    }
    else
    {
      /* Check the HSI State */
      if((RCC_OscInitStruct->HSIState)!= RCC_HSI_OFF)
 8003c8c:	687b      	ldr	r3, [r7, #4]
 8003c8e:	68db      	ldr	r3, [r3, #12]
 8003c90:	2b00      	cmp	r3, #0
 8003c92:	d020      	beq.n	8003cd6 <HAL_RCC_OscConfig+0x1e6>
      {
        /* Enable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_ENABLE();
 8003c94:	4b34      	ldr	r3, [pc, #208]	; (8003d68 <HAL_RCC_OscConfig+0x278>)
 8003c96:	2201      	movs	r2, #1
 8003c98:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8003c9a:	f7fe fd7f 	bl	800279c <HAL_GetTick>
 8003c9e:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8003ca0:	e008      	b.n	8003cb4 <HAL_RCC_OscConfig+0x1c4>
        {
          if((HAL_GetTick() - tickstart ) > HSI_TIMEOUT_VALUE)
 8003ca2:	f7fe fd7b 	bl	800279c <HAL_GetTick>
 8003ca6:	4602      	mov	r2, r0
 8003ca8:	693b      	ldr	r3, [r7, #16]
 8003caa:	1ad3      	subs	r3, r2, r3
 8003cac:	2b02      	cmp	r3, #2
 8003cae:	d901      	bls.n	8003cb4 <HAL_RCC_OscConfig+0x1c4>
          {
            return HAL_TIMEOUT;
 8003cb0:	2303      	movs	r3, #3
 8003cb2:	e1b4      	b.n	800401e <HAL_RCC_OscConfig+0x52e>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8003cb4:	4b2b      	ldr	r3, [pc, #172]	; (8003d64 <HAL_RCC_OscConfig+0x274>)
 8003cb6:	681b      	ldr	r3, [r3, #0]
 8003cb8:	f003 0302 	and.w	r3, r3, #2
 8003cbc:	2b00      	cmp	r3, #0
 8003cbe:	d0f0      	beq.n	8003ca2 <HAL_RCC_OscConfig+0x1b2>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8003cc0:	4b28      	ldr	r3, [pc, #160]	; (8003d64 <HAL_RCC_OscConfig+0x274>)
 8003cc2:	681b      	ldr	r3, [r3, #0]
 8003cc4:	f023 02f8 	bic.w	r2, r3, #248	; 0xf8
 8003cc8:	687b      	ldr	r3, [r7, #4]
 8003cca:	691b      	ldr	r3, [r3, #16]
 8003ccc:	00db      	lsls	r3, r3, #3
 8003cce:	4925      	ldr	r1, [pc, #148]	; (8003d64 <HAL_RCC_OscConfig+0x274>)
 8003cd0:	4313      	orrs	r3, r2
 8003cd2:	600b      	str	r3, [r1, #0]
 8003cd4:	e015      	b.n	8003d02 <HAL_RCC_OscConfig+0x212>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 8003cd6:	4b24      	ldr	r3, [pc, #144]	; (8003d68 <HAL_RCC_OscConfig+0x278>)
 8003cd8:	2200      	movs	r2, #0
 8003cda:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8003cdc:	f7fe fd5e 	bl	800279c <HAL_GetTick>
 8003ce0:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 8003ce2:	e008      	b.n	8003cf6 <HAL_RCC_OscConfig+0x206>
        {
          if((HAL_GetTick() - tickstart ) > HSI_TIMEOUT_VALUE)
 8003ce4:	f7fe fd5a 	bl	800279c <HAL_GetTick>
 8003ce8:	4602      	mov	r2, r0
 8003cea:	693b      	ldr	r3, [r7, #16]
 8003cec:	1ad3      	subs	r3, r2, r3
 8003cee:	2b02      	cmp	r3, #2
 8003cf0:	d901      	bls.n	8003cf6 <HAL_RCC_OscConfig+0x206>
          {
            return HAL_TIMEOUT;
 8003cf2:	2303      	movs	r3, #3
 8003cf4:	e193      	b.n	800401e <HAL_RCC_OscConfig+0x52e>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 8003cf6:	4b1b      	ldr	r3, [pc, #108]	; (8003d64 <HAL_RCC_OscConfig+0x274>)
 8003cf8:	681b      	ldr	r3, [r3, #0]
 8003cfa:	f003 0302 	and.w	r3, r3, #2
 8003cfe:	2b00      	cmp	r3, #0
 8003d00:	d1f0      	bne.n	8003ce4 <HAL_RCC_OscConfig+0x1f4>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 8003d02:	687b      	ldr	r3, [r7, #4]
 8003d04:	681b      	ldr	r3, [r3, #0]
 8003d06:	f003 0308 	and.w	r3, r3, #8
 8003d0a:	2b00      	cmp	r3, #0
 8003d0c:	d036      	beq.n	8003d7c <HAL_RCC_OscConfig+0x28c>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check the LSI State */
    if((RCC_OscInitStruct->LSIState)!= RCC_LSI_OFF)
 8003d0e:	687b      	ldr	r3, [r7, #4]
 8003d10:	695b      	ldr	r3, [r3, #20]
 8003d12:	2b00      	cmp	r3, #0
 8003d14:	d016      	beq.n	8003d44 <HAL_RCC_OscConfig+0x254>
    {
      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 8003d16:	4b15      	ldr	r3, [pc, #84]	; (8003d6c <HAL_RCC_OscConfig+0x27c>)
 8003d18:	2201      	movs	r2, #1
 8003d1a:	601a      	str	r2, [r3, #0]

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8003d1c:	f7fe fd3e 	bl	800279c <HAL_GetTick>
 8003d20:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 8003d22:	e008      	b.n	8003d36 <HAL_RCC_OscConfig+0x246>
      {
        if((HAL_GetTick() - tickstart ) > LSI_TIMEOUT_VALUE)
 8003d24:	f7fe fd3a 	bl	800279c <HAL_GetTick>
 8003d28:	4602      	mov	r2, r0
 8003d2a:	693b      	ldr	r3, [r7, #16]
 8003d2c:	1ad3      	subs	r3, r2, r3
 8003d2e:	2b02      	cmp	r3, #2
 8003d30:	d901      	bls.n	8003d36 <HAL_RCC_OscConfig+0x246>
        {
          return HAL_TIMEOUT;
 8003d32:	2303      	movs	r3, #3
 8003d34:	e173      	b.n	800401e <HAL_RCC_OscConfig+0x52e>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 8003d36:	4b0b      	ldr	r3, [pc, #44]	; (8003d64 <HAL_RCC_OscConfig+0x274>)
 8003d38:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 8003d3a:	f003 0302 	and.w	r3, r3, #2
 8003d3e:	2b00      	cmp	r3, #0
 8003d40:	d0f0      	beq.n	8003d24 <HAL_RCC_OscConfig+0x234>
 8003d42:	e01b      	b.n	8003d7c <HAL_RCC_OscConfig+0x28c>
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 8003d44:	4b09      	ldr	r3, [pc, #36]	; (8003d6c <HAL_RCC_OscConfig+0x27c>)
 8003d46:	2200      	movs	r2, #0
 8003d48:	601a      	str	r2, [r3, #0]

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8003d4a:	f7fe fd27 	bl	800279c <HAL_GetTick>
 8003d4e:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 8003d50:	e00e      	b.n	8003d70 <HAL_RCC_OscConfig+0x280>
      {
        if((HAL_GetTick() - tickstart ) > LSI_TIMEOUT_VALUE)
 8003d52:	f7fe fd23 	bl	800279c <HAL_GetTick>
 8003d56:	4602      	mov	r2, r0
 8003d58:	693b      	ldr	r3, [r7, #16]
 8003d5a:	1ad3      	subs	r3, r2, r3
 8003d5c:	2b02      	cmp	r3, #2
 8003d5e:	d907      	bls.n	8003d70 <HAL_RCC_OscConfig+0x280>
        {
          return HAL_TIMEOUT;
 8003d60:	2303      	movs	r3, #3
 8003d62:	e15c      	b.n	800401e <HAL_RCC_OscConfig+0x52e>
 8003d64:	40023800 	.word	0x40023800
 8003d68:	42470000 	.word	0x42470000
 8003d6c:	42470e80 	.word	0x42470e80
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 8003d70:	4b8a      	ldr	r3, [pc, #552]	; (8003f9c <HAL_RCC_OscConfig+0x4ac>)
 8003d72:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 8003d74:	f003 0302 	and.w	r3, r3, #2
 8003d78:	2b00      	cmp	r3, #0
 8003d7a:	d1ea      	bne.n	8003d52 <HAL_RCC_OscConfig+0x262>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 8003d7c:	687b      	ldr	r3, [r7, #4]
 8003d7e:	681b      	ldr	r3, [r3, #0]
 8003d80:	f003 0304 	and.w	r3, r3, #4
 8003d84:	2b00      	cmp	r3, #0
 8003d86:	f000 8097 	beq.w	8003eb8 <HAL_RCC_OscConfig+0x3c8>
  {
    FlagStatus       pwrclkchanged = RESET;
 8003d8a:	2300      	movs	r3, #0
 8003d8c:	75fb      	strb	r3, [r7, #23]
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain of necessary */
    if(__HAL_RCC_PWR_IS_CLK_DISABLED())
 8003d8e:	4b83      	ldr	r3, [pc, #524]	; (8003f9c <HAL_RCC_OscConfig+0x4ac>)
 8003d90:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8003d92:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8003d96:	2b00      	cmp	r3, #0
 8003d98:	d10f      	bne.n	8003dba <HAL_RCC_OscConfig+0x2ca>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 8003d9a:	2300      	movs	r3, #0
 8003d9c:	60bb      	str	r3, [r7, #8]
 8003d9e:	4b7f      	ldr	r3, [pc, #508]	; (8003f9c <HAL_RCC_OscConfig+0x4ac>)
 8003da0:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8003da2:	4a7e      	ldr	r2, [pc, #504]	; (8003f9c <HAL_RCC_OscConfig+0x4ac>)
 8003da4:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8003da8:	6413      	str	r3, [r2, #64]	; 0x40
 8003daa:	4b7c      	ldr	r3, [pc, #496]	; (8003f9c <HAL_RCC_OscConfig+0x4ac>)
 8003dac:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8003dae:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8003db2:	60bb      	str	r3, [r7, #8]
 8003db4:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 8003db6:	2301      	movs	r3, #1
 8003db8:	75fb      	strb	r3, [r7, #23]
    }

    if(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8003dba:	4b79      	ldr	r3, [pc, #484]	; (8003fa0 <HAL_RCC_OscConfig+0x4b0>)
 8003dbc:	681b      	ldr	r3, [r3, #0]
 8003dbe:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8003dc2:	2b00      	cmp	r3, #0
 8003dc4:	d118      	bne.n	8003df8 <HAL_RCC_OscConfig+0x308>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR, PWR_CR_DBP);
 8003dc6:	4b76      	ldr	r3, [pc, #472]	; (8003fa0 <HAL_RCC_OscConfig+0x4b0>)
 8003dc8:	681b      	ldr	r3, [r3, #0]
 8003dca:	4a75      	ldr	r2, [pc, #468]	; (8003fa0 <HAL_RCC_OscConfig+0x4b0>)
 8003dcc:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8003dd0:	6013      	str	r3, [r2, #0]

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 8003dd2:	f7fe fce3 	bl	800279c <HAL_GetTick>
 8003dd6:	6138      	str	r0, [r7, #16]

      while(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8003dd8:	e008      	b.n	8003dec <HAL_RCC_OscConfig+0x2fc>
      {
        if((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8003dda:	f7fe fcdf 	bl	800279c <HAL_GetTick>
 8003dde:	4602      	mov	r2, r0
 8003de0:	693b      	ldr	r3, [r7, #16]
 8003de2:	1ad3      	subs	r3, r2, r3
 8003de4:	2b02      	cmp	r3, #2
 8003de6:	d901      	bls.n	8003dec <HAL_RCC_OscConfig+0x2fc>
        {
          return HAL_TIMEOUT;
 8003de8:	2303      	movs	r3, #3
 8003dea:	e118      	b.n	800401e <HAL_RCC_OscConfig+0x52e>
      while(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8003dec:	4b6c      	ldr	r3, [pc, #432]	; (8003fa0 <HAL_RCC_OscConfig+0x4b0>)
 8003dee:	681b      	ldr	r3, [r3, #0]
 8003df0:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8003df4:	2b00      	cmp	r3, #0
 8003df6:	d0f0      	beq.n	8003dda <HAL_RCC_OscConfig+0x2ea>
        }
      }
    }

    /* Set the new LSE configuration -----------------------------------------*/
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 8003df8:	687b      	ldr	r3, [r7, #4]
 8003dfa:	689b      	ldr	r3, [r3, #8]
 8003dfc:	2b01      	cmp	r3, #1
 8003dfe:	d106      	bne.n	8003e0e <HAL_RCC_OscConfig+0x31e>
 8003e00:	4b66      	ldr	r3, [pc, #408]	; (8003f9c <HAL_RCC_OscConfig+0x4ac>)
 8003e02:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8003e04:	4a65      	ldr	r2, [pc, #404]	; (8003f9c <HAL_RCC_OscConfig+0x4ac>)
 8003e06:	f043 0301 	orr.w	r3, r3, #1
 8003e0a:	6713      	str	r3, [r2, #112]	; 0x70
 8003e0c:	e01c      	b.n	8003e48 <HAL_RCC_OscConfig+0x358>
 8003e0e:	687b      	ldr	r3, [r7, #4]
 8003e10:	689b      	ldr	r3, [r3, #8]
 8003e12:	2b05      	cmp	r3, #5
 8003e14:	d10c      	bne.n	8003e30 <HAL_RCC_OscConfig+0x340>
 8003e16:	4b61      	ldr	r3, [pc, #388]	; (8003f9c <HAL_RCC_OscConfig+0x4ac>)
 8003e18:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8003e1a:	4a60      	ldr	r2, [pc, #384]	; (8003f9c <HAL_RCC_OscConfig+0x4ac>)
 8003e1c:	f043 0304 	orr.w	r3, r3, #4
 8003e20:	6713      	str	r3, [r2, #112]	; 0x70
 8003e22:	4b5e      	ldr	r3, [pc, #376]	; (8003f9c <HAL_RCC_OscConfig+0x4ac>)
 8003e24:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8003e26:	4a5d      	ldr	r2, [pc, #372]	; (8003f9c <HAL_RCC_OscConfig+0x4ac>)
 8003e28:	f043 0301 	orr.w	r3, r3, #1
 8003e2c:	6713      	str	r3, [r2, #112]	; 0x70
 8003e2e:	e00b      	b.n	8003e48 <HAL_RCC_OscConfig+0x358>
 8003e30:	4b5a      	ldr	r3, [pc, #360]	; (8003f9c <HAL_RCC_OscConfig+0x4ac>)
 8003e32:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8003e34:	4a59      	ldr	r2, [pc, #356]	; (8003f9c <HAL_RCC_OscConfig+0x4ac>)
 8003e36:	f023 0301 	bic.w	r3, r3, #1
 8003e3a:	6713      	str	r3, [r2, #112]	; 0x70
 8003e3c:	4b57      	ldr	r3, [pc, #348]	; (8003f9c <HAL_RCC_OscConfig+0x4ac>)
 8003e3e:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8003e40:	4a56      	ldr	r2, [pc, #344]	; (8003f9c <HAL_RCC_OscConfig+0x4ac>)
 8003e42:	f023 0304 	bic.w	r3, r3, #4
 8003e46:	6713      	str	r3, [r2, #112]	; 0x70
    /* Check the LSE State */
    if((RCC_OscInitStruct->LSEState) != RCC_LSE_OFF)
 8003e48:	687b      	ldr	r3, [r7, #4]
 8003e4a:	689b      	ldr	r3, [r3, #8]
 8003e4c:	2b00      	cmp	r3, #0
 8003e4e:	d015      	beq.n	8003e7c <HAL_RCC_OscConfig+0x38c>
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8003e50:	f7fe fca4 	bl	800279c <HAL_GetTick>
 8003e54:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8003e56:	e00a      	b.n	8003e6e <HAL_RCC_OscConfig+0x37e>
      {
        if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 8003e58:	f7fe fca0 	bl	800279c <HAL_GetTick>
 8003e5c:	4602      	mov	r2, r0
 8003e5e:	693b      	ldr	r3, [r7, #16]
 8003e60:	1ad3      	subs	r3, r2, r3
 8003e62:	f241 3288 	movw	r2, #5000	; 0x1388
 8003e66:	4293      	cmp	r3, r2
 8003e68:	d901      	bls.n	8003e6e <HAL_RCC_OscConfig+0x37e>
        {
          return HAL_TIMEOUT;
 8003e6a:	2303      	movs	r3, #3
 8003e6c:	e0d7      	b.n	800401e <HAL_RCC_OscConfig+0x52e>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8003e6e:	4b4b      	ldr	r3, [pc, #300]	; (8003f9c <HAL_RCC_OscConfig+0x4ac>)
 8003e70:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8003e72:	f003 0302 	and.w	r3, r3, #2
 8003e76:	2b00      	cmp	r3, #0
 8003e78:	d0ee      	beq.n	8003e58 <HAL_RCC_OscConfig+0x368>
 8003e7a:	e014      	b.n	8003ea6 <HAL_RCC_OscConfig+0x3b6>
      }
    }
    else
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8003e7c:	f7fe fc8e 	bl	800279c <HAL_GetTick>
 8003e80:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 8003e82:	e00a      	b.n	8003e9a <HAL_RCC_OscConfig+0x3aa>
      {
        if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 8003e84:	f7fe fc8a 	bl	800279c <HAL_GetTick>
 8003e88:	4602      	mov	r2, r0
 8003e8a:	693b      	ldr	r3, [r7, #16]
 8003e8c:	1ad3      	subs	r3, r2, r3
 8003e8e:	f241 3288 	movw	r2, #5000	; 0x1388
 8003e92:	4293      	cmp	r3, r2
 8003e94:	d901      	bls.n	8003e9a <HAL_RCC_OscConfig+0x3aa>
        {
          return HAL_TIMEOUT;
 8003e96:	2303      	movs	r3, #3
 8003e98:	e0c1      	b.n	800401e <HAL_RCC_OscConfig+0x52e>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 8003e9a:	4b40      	ldr	r3, [pc, #256]	; (8003f9c <HAL_RCC_OscConfig+0x4ac>)
 8003e9c:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8003e9e:	f003 0302 	and.w	r3, r3, #2
 8003ea2:	2b00      	cmp	r3, #0
 8003ea4:	d1ee      	bne.n	8003e84 <HAL_RCC_OscConfig+0x394>
        }
      }
    }

    /* Restore clock configuration if changed */
    if(pwrclkchanged == SET)
 8003ea6:	7dfb      	ldrb	r3, [r7, #23]
 8003ea8:	2b01      	cmp	r3, #1
 8003eaa:	d105      	bne.n	8003eb8 <HAL_RCC_OscConfig+0x3c8>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 8003eac:	4b3b      	ldr	r3, [pc, #236]	; (8003f9c <HAL_RCC_OscConfig+0x4ac>)
 8003eae:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8003eb0:	4a3a      	ldr	r2, [pc, #232]	; (8003f9c <HAL_RCC_OscConfig+0x4ac>)
 8003eb2:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 8003eb6:	6413      	str	r3, [r2, #64]	; 0x40
    }
  }
  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));
  if ((RCC_OscInitStruct->PLL.PLLState) != RCC_PLL_NONE)
 8003eb8:	687b      	ldr	r3, [r7, #4]
 8003eba:	699b      	ldr	r3, [r3, #24]
 8003ebc:	2b00      	cmp	r3, #0
 8003ebe:	f000 80ad 	beq.w	800401c <HAL_RCC_OscConfig+0x52c>
  {
    /* Check if the PLL is used as system clock or not */
    if(__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_CFGR_SWS_PLL)
 8003ec2:	4b36      	ldr	r3, [pc, #216]	; (8003f9c <HAL_RCC_OscConfig+0x4ac>)
 8003ec4:	689b      	ldr	r3, [r3, #8]
 8003ec6:	f003 030c 	and.w	r3, r3, #12
 8003eca:	2b08      	cmp	r3, #8
 8003ecc:	d060      	beq.n	8003f90 <HAL_RCC_OscConfig+0x4a0>
    {
      if((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_ON)
 8003ece:	687b      	ldr	r3, [r7, #4]
 8003ed0:	699b      	ldr	r3, [r3, #24]
 8003ed2:	2b02      	cmp	r3, #2
 8003ed4:	d145      	bne.n	8003f62 <HAL_RCC_OscConfig+0x472>
        assert_param(IS_RCC_PLLP_VALUE(RCC_OscInitStruct->PLL.PLLP));
        assert_param(IS_RCC_PLLQ_VALUE(RCC_OscInitStruct->PLL.PLLQ));
        assert_param(IS_RCC_PLLR_VALUE(RCC_OscInitStruct->PLL.PLLR));

        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8003ed6:	4b33      	ldr	r3, [pc, #204]	; (8003fa4 <HAL_RCC_OscConfig+0x4b4>)
 8003ed8:	2200      	movs	r2, #0
 8003eda:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8003edc:	f7fe fc5e 	bl	800279c <HAL_GetTick>
 8003ee0:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8003ee2:	e008      	b.n	8003ef6 <HAL_RCC_OscConfig+0x406>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 8003ee4:	f7fe fc5a 	bl	800279c <HAL_GetTick>
 8003ee8:	4602      	mov	r2, r0
 8003eea:	693b      	ldr	r3, [r7, #16]
 8003eec:	1ad3      	subs	r3, r2, r3
 8003eee:	2b02      	cmp	r3, #2
 8003ef0:	d901      	bls.n	8003ef6 <HAL_RCC_OscConfig+0x406>
          {
            return HAL_TIMEOUT;
 8003ef2:	2303      	movs	r3, #3
 8003ef4:	e093      	b.n	800401e <HAL_RCC_OscConfig+0x52e>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8003ef6:	4b29      	ldr	r3, [pc, #164]	; (8003f9c <HAL_RCC_OscConfig+0x4ac>)
 8003ef8:	681b      	ldr	r3, [r3, #0]
 8003efa:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8003efe:	2b00      	cmp	r3, #0
 8003f00:	d1f0      	bne.n	8003ee4 <HAL_RCC_OscConfig+0x3f4>
          }
        }

        /* Configure the main PLL clock source, multiplication and division factors. */
        WRITE_REG(RCC->PLLCFGR, (RCC_OscInitStruct->PLL.PLLSource                                            | \
 8003f02:	687b      	ldr	r3, [r7, #4]
 8003f04:	69da      	ldr	r2, [r3, #28]
 8003f06:	687b      	ldr	r3, [r7, #4]
 8003f08:	6a1b      	ldr	r3, [r3, #32]
 8003f0a:	431a      	orrs	r2, r3
 8003f0c:	687b      	ldr	r3, [r7, #4]
 8003f0e:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8003f10:	019b      	lsls	r3, r3, #6
 8003f12:	431a      	orrs	r2, r3
 8003f14:	687b      	ldr	r3, [r7, #4]
 8003f16:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8003f18:	085b      	lsrs	r3, r3, #1
 8003f1a:	3b01      	subs	r3, #1
 8003f1c:	041b      	lsls	r3, r3, #16
 8003f1e:	431a      	orrs	r2, r3
 8003f20:	687b      	ldr	r3, [r7, #4]
 8003f22:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8003f24:	061b      	lsls	r3, r3, #24
 8003f26:	431a      	orrs	r2, r3
 8003f28:	687b      	ldr	r3, [r7, #4]
 8003f2a:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8003f2c:	071b      	lsls	r3, r3, #28
 8003f2e:	491b      	ldr	r1, [pc, #108]	; (8003f9c <HAL_RCC_OscConfig+0x4ac>)
 8003f30:	4313      	orrs	r3, r2
 8003f32:	604b      	str	r3, [r1, #4]
                                 (RCC_OscInitStruct->PLL.PLLN << RCC_PLLCFGR_PLLN_Pos)                       | \
                                 (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U) << RCC_PLLCFGR_PLLP_Pos)        | \
                                 (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)                       | \
                                 (RCC_OscInitStruct->PLL.PLLR << RCC_PLLCFGR_PLLR_Pos)));
        /* Enable the main PLL. */
        __HAL_RCC_PLL_ENABLE();
 8003f34:	4b1b      	ldr	r3, [pc, #108]	; (8003fa4 <HAL_RCC_OscConfig+0x4b4>)
 8003f36:	2201      	movs	r2, #1
 8003f38:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8003f3a:	f7fe fc2f 	bl	800279c <HAL_GetTick>
 8003f3e:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8003f40:	e008      	b.n	8003f54 <HAL_RCC_OscConfig+0x464>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 8003f42:	f7fe fc2b 	bl	800279c <HAL_GetTick>
 8003f46:	4602      	mov	r2, r0
 8003f48:	693b      	ldr	r3, [r7, #16]
 8003f4a:	1ad3      	subs	r3, r2, r3
 8003f4c:	2b02      	cmp	r3, #2
 8003f4e:	d901      	bls.n	8003f54 <HAL_RCC_OscConfig+0x464>
          {
            return HAL_TIMEOUT;
 8003f50:	2303      	movs	r3, #3
 8003f52:	e064      	b.n	800401e <HAL_RCC_OscConfig+0x52e>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8003f54:	4b11      	ldr	r3, [pc, #68]	; (8003f9c <HAL_RCC_OscConfig+0x4ac>)
 8003f56:	681b      	ldr	r3, [r3, #0]
 8003f58:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8003f5c:	2b00      	cmp	r3, #0
 8003f5e:	d0f0      	beq.n	8003f42 <HAL_RCC_OscConfig+0x452>
 8003f60:	e05c      	b.n	800401c <HAL_RCC_OscConfig+0x52c>
        }
      }
      else
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8003f62:	4b10      	ldr	r3, [pc, #64]	; (8003fa4 <HAL_RCC_OscConfig+0x4b4>)
 8003f64:	2200      	movs	r2, #0
 8003f66:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8003f68:	f7fe fc18 	bl	800279c <HAL_GetTick>
 8003f6c:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8003f6e:	e008      	b.n	8003f82 <HAL_RCC_OscConfig+0x492>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 8003f70:	f7fe fc14 	bl	800279c <HAL_GetTick>
 8003f74:	4602      	mov	r2, r0
 8003f76:	693b      	ldr	r3, [r7, #16]
 8003f78:	1ad3      	subs	r3, r2, r3
 8003f7a:	2b02      	cmp	r3, #2
 8003f7c:	d901      	bls.n	8003f82 <HAL_RCC_OscConfig+0x492>
          {
            return HAL_TIMEOUT;
 8003f7e:	2303      	movs	r3, #3
 8003f80:	e04d      	b.n	800401e <HAL_RCC_OscConfig+0x52e>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8003f82:	4b06      	ldr	r3, [pc, #24]	; (8003f9c <HAL_RCC_OscConfig+0x4ac>)
 8003f84:	681b      	ldr	r3, [r3, #0]
 8003f86:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8003f8a:	2b00      	cmp	r3, #0
 8003f8c:	d1f0      	bne.n	8003f70 <HAL_RCC_OscConfig+0x480>
 8003f8e:	e045      	b.n	800401c <HAL_RCC_OscConfig+0x52c>
      }
    }
    else
    {
      /* Check if there is a request to disable the PLL used as System clock source */
      if((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF)
 8003f90:	687b      	ldr	r3, [r7, #4]
 8003f92:	699b      	ldr	r3, [r3, #24]
 8003f94:	2b01      	cmp	r3, #1
 8003f96:	d107      	bne.n	8003fa8 <HAL_RCC_OscConfig+0x4b8>
      {
        return HAL_ERROR;
 8003f98:	2301      	movs	r3, #1
 8003f9a:	e040      	b.n	800401e <HAL_RCC_OscConfig+0x52e>
 8003f9c:	40023800 	.word	0x40023800
 8003fa0:	40007000 	.word	0x40007000
 8003fa4:	42470060 	.word	0x42470060
      }
      else
      {
        /* Do not return HAL_ERROR if request repeats the current configuration */
        pll_config = RCC->PLLCFGR;
 8003fa8:	4b1f      	ldr	r3, [pc, #124]	; (8004028 <HAL_RCC_OscConfig+0x538>)
 8003faa:	685b      	ldr	r3, [r3, #4]
 8003fac:	60fb      	str	r3, [r7, #12]
#if defined (RCC_PLLCFGR_PLLR)
        if (((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF) ||
 8003fae:	687b      	ldr	r3, [r7, #4]
 8003fb0:	699b      	ldr	r3, [r3, #24]
 8003fb2:	2b01      	cmp	r3, #1
 8003fb4:	d030      	beq.n	8004018 <HAL_RCC_OscConfig+0x528>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 8003fb6:	68fb      	ldr	r3, [r7, #12]
 8003fb8:	f403 0280 	and.w	r2, r3, #4194304	; 0x400000
 8003fbc:	687b      	ldr	r3, [r7, #4]
 8003fbe:	69db      	ldr	r3, [r3, #28]
        if (((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF) ||
 8003fc0:	429a      	cmp	r2, r3
 8003fc2:	d129      	bne.n	8004018 <HAL_RCC_OscConfig+0x528>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLM) != (RCC_OscInitStruct->PLL.PLLM) << RCC_PLLCFGR_PLLM_Pos) ||
 8003fc4:	68fb      	ldr	r3, [r7, #12]
 8003fc6:	f003 023f 	and.w	r2, r3, #63	; 0x3f
 8003fca:	687b      	ldr	r3, [r7, #4]
 8003fcc:	6a1b      	ldr	r3, [r3, #32]
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 8003fce:	429a      	cmp	r2, r3
 8003fd0:	d122      	bne.n	8004018 <HAL_RCC_OscConfig+0x528>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos) ||
 8003fd2:	68fa      	ldr	r2, [r7, #12]
 8003fd4:	f647 73c0 	movw	r3, #32704	; 0x7fc0
 8003fd8:	4013      	ands	r3, r2
 8003fda:	687a      	ldr	r2, [r7, #4]
 8003fdc:	6a52      	ldr	r2, [r2, #36]	; 0x24
 8003fde:	0192      	lsls	r2, r2, #6
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLM) != (RCC_OscInitStruct->PLL.PLLM) << RCC_PLLCFGR_PLLM_Pos) ||
 8003fe0:	4293      	cmp	r3, r2
 8003fe2:	d119      	bne.n	8004018 <HAL_RCC_OscConfig+0x528>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U)) << RCC_PLLCFGR_PLLP_Pos) ||
 8003fe4:	68fb      	ldr	r3, [r7, #12]
 8003fe6:	f403 3240 	and.w	r2, r3, #196608	; 0x30000
 8003fea:	687b      	ldr	r3, [r7, #4]
 8003fec:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8003fee:	085b      	lsrs	r3, r3, #1
 8003ff0:	3b01      	subs	r3, #1
 8003ff2:	041b      	lsls	r3, r3, #16
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos) ||
 8003ff4:	429a      	cmp	r2, r3
 8003ff6:	d10f      	bne.n	8004018 <HAL_RCC_OscConfig+0x528>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ) != (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)) ||
 8003ff8:	68fb      	ldr	r3, [r7, #12]
 8003ffa:	f003 6270 	and.w	r2, r3, #251658240	; 0xf000000
 8003ffe:	687b      	ldr	r3, [r7, #4]
 8004000:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8004002:	061b      	lsls	r3, r3, #24
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U)) << RCC_PLLCFGR_PLLP_Pos) ||
 8004004:	429a      	cmp	r2, r3
 8004006:	d107      	bne.n	8004018 <HAL_RCC_OscConfig+0x528>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLR) != (RCC_OscInitStruct->PLL.PLLR << RCC_PLLCFGR_PLLR_Pos)))
 8004008:	68fb      	ldr	r3, [r7, #12]
 800400a:	f003 42e0 	and.w	r2, r3, #1879048192	; 0x70000000
 800400e:	687b      	ldr	r3, [r7, #4]
 8004010:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8004012:	071b      	lsls	r3, r3, #28
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ) != (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)) ||
 8004014:	429a      	cmp	r2, r3
 8004016:	d001      	beq.n	800401c <HAL_RCC_OscConfig+0x52c>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos) ||
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U)) << RCC_PLLCFGR_PLLP_Pos) ||
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ) != (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)))
#endif
        {
          return HAL_ERROR;
 8004018:	2301      	movs	r3, #1
 800401a:	e000      	b.n	800401e <HAL_RCC_OscConfig+0x52e>
        }
      }
    }
  }
  return HAL_OK;
 800401c:	2300      	movs	r3, #0
}
 800401e:	4618      	mov	r0, r3
 8004020:	3718      	adds	r7, #24
 8004022:	46bd      	mov	sp, r7
 8004024:	bd80      	pop	{r7, pc}
 8004026:	bf00      	nop
 8004028:	40023800 	.word	0x40023800

0800402c <HAL_SPI_Init>:
  * @param  hspi pointer to a SPI_HandleTypeDef structure that contains
  *               the configuration information for SPI module.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_Init(SPI_HandleTypeDef *hspi)
{
 800402c:	b580      	push	{r7, lr}
 800402e:	b082      	sub	sp, #8
 8004030:	af00      	add	r7, sp, #0
 8004032:	6078      	str	r0, [r7, #4]
  /* Check the SPI handle allocation */
  if (hspi == NULL)
 8004034:	687b      	ldr	r3, [r7, #4]
 8004036:	2b00      	cmp	r3, #0
 8004038:	d101      	bne.n	800403e <HAL_SPI_Init+0x12>
  {
    return HAL_ERROR;
 800403a:	2301      	movs	r3, #1
 800403c:	e07b      	b.n	8004136 <HAL_SPI_Init+0x10a>
  assert_param(IS_SPI_DATASIZE(hspi->Init.DataSize));
  assert_param(IS_SPI_NSS(hspi->Init.NSS));
  assert_param(IS_SPI_BAUDRATE_PRESCALER(hspi->Init.BaudRatePrescaler));
  assert_param(IS_SPI_FIRST_BIT(hspi->Init.FirstBit));
  assert_param(IS_SPI_TIMODE(hspi->Init.TIMode));
  if (hspi->Init.TIMode == SPI_TIMODE_DISABLE)
 800403e:	687b      	ldr	r3, [r7, #4]
 8004040:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8004042:	2b00      	cmp	r3, #0
 8004044:	d108      	bne.n	8004058 <HAL_SPI_Init+0x2c>
  {
    assert_param(IS_SPI_CPOL(hspi->Init.CLKPolarity));
    assert_param(IS_SPI_CPHA(hspi->Init.CLKPhase));

    if (hspi->Init.Mode == SPI_MODE_MASTER)
 8004046:	687b      	ldr	r3, [r7, #4]
 8004048:	685b      	ldr	r3, [r3, #4]
 800404a:	f5b3 7f82 	cmp.w	r3, #260	; 0x104
 800404e:	d009      	beq.n	8004064 <HAL_SPI_Init+0x38>
      assert_param(IS_SPI_BAUDRATE_PRESCALER(hspi->Init.BaudRatePrescaler));
    }
    else
    {
      /* Baudrate prescaler not use in Motoraola Slave mode. force to default value */
      hspi->Init.BaudRatePrescaler = SPI_BAUDRATEPRESCALER_2;
 8004050:	687b      	ldr	r3, [r7, #4]
 8004052:	2200      	movs	r2, #0
 8004054:	61da      	str	r2, [r3, #28]
 8004056:	e005      	b.n	8004064 <HAL_SPI_Init+0x38>
  else
  {
    assert_param(IS_SPI_BAUDRATE_PRESCALER(hspi->Init.BaudRatePrescaler));

    /* Force polarity and phase to TI protocaol requirements */
    hspi->Init.CLKPolarity = SPI_POLARITY_LOW;
 8004058:	687b      	ldr	r3, [r7, #4]
 800405a:	2200      	movs	r2, #0
 800405c:	611a      	str	r2, [r3, #16]
    hspi->Init.CLKPhase    = SPI_PHASE_1EDGE;
 800405e:	687b      	ldr	r3, [r7, #4]
 8004060:	2200      	movs	r2, #0
 8004062:	615a      	str	r2, [r3, #20]
  if (hspi->Init.CRCCalculation == SPI_CRCCALCULATION_ENABLE)
  {
    assert_param(IS_SPI_CRC_POLYNOMIAL(hspi->Init.CRCPolynomial));
  }
#else
  hspi->Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 8004064:	687b      	ldr	r3, [r7, #4]
 8004066:	2200      	movs	r2, #0
 8004068:	629a      	str	r2, [r3, #40]	; 0x28
#endif /* USE_SPI_CRC */

  if (hspi->State == HAL_SPI_STATE_RESET)
 800406a:	687b      	ldr	r3, [r7, #4]
 800406c:	f893 3051 	ldrb.w	r3, [r3, #81]	; 0x51
 8004070:	b2db      	uxtb	r3, r3
 8004072:	2b00      	cmp	r3, #0
 8004074:	d106      	bne.n	8004084 <HAL_SPI_Init+0x58>
  {
    /* Allocate lock resource and initialize it */
    hspi->Lock = HAL_UNLOCKED;
 8004076:	687b      	ldr	r3, [r7, #4]
 8004078:	2200      	movs	r2, #0
 800407a:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50

    /* Init the low level hardware : GPIO, CLOCK, NVIC... */
    hspi->MspInitCallback(hspi);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC... */
    HAL_SPI_MspInit(hspi);
 800407e:	6878      	ldr	r0, [r7, #4]
 8004080:	f7fe f90c 	bl	800229c <HAL_SPI_MspInit>
#endif /* USE_HAL_SPI_REGISTER_CALLBACKS */
  }

  hspi->State = HAL_SPI_STATE_BUSY;
 8004084:	687b      	ldr	r3, [r7, #4]
 8004086:	2202      	movs	r2, #2
 8004088:	f883 2051 	strb.w	r2, [r3, #81]	; 0x51

  /* Disable the selected SPI peripheral */
  __HAL_SPI_DISABLE(hspi);
 800408c:	687b      	ldr	r3, [r7, #4]
 800408e:	681b      	ldr	r3, [r3, #0]
 8004090:	681a      	ldr	r2, [r3, #0]
 8004092:	687b      	ldr	r3, [r7, #4]
 8004094:	681b      	ldr	r3, [r3, #0]
 8004096:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 800409a:	601a      	str	r2, [r3, #0]

  /*----------------------- SPIx CR1 & CR2 Configuration ---------------------*/
  /* Configure : SPI Mode, Communication Mode, Data size, Clock polarity and phase, NSS management,
  Communication speed, First bit and CRC calculation state */
  WRITE_REG(hspi->Instance->CR1, ((hspi->Init.Mode & (SPI_CR1_MSTR | SPI_CR1_SSI)) |
 800409c:	687b      	ldr	r3, [r7, #4]
 800409e:	685b      	ldr	r3, [r3, #4]
 80040a0:	f403 7282 	and.w	r2, r3, #260	; 0x104
 80040a4:	687b      	ldr	r3, [r7, #4]
 80040a6:	689b      	ldr	r3, [r3, #8]
 80040a8:	f403 4304 	and.w	r3, r3, #33792	; 0x8400
 80040ac:	431a      	orrs	r2, r3
 80040ae:	687b      	ldr	r3, [r7, #4]
 80040b0:	68db      	ldr	r3, [r3, #12]
 80040b2:	f403 6300 	and.w	r3, r3, #2048	; 0x800
 80040b6:	431a      	orrs	r2, r3
 80040b8:	687b      	ldr	r3, [r7, #4]
 80040ba:	691b      	ldr	r3, [r3, #16]
 80040bc:	f003 0302 	and.w	r3, r3, #2
 80040c0:	431a      	orrs	r2, r3
 80040c2:	687b      	ldr	r3, [r7, #4]
 80040c4:	695b      	ldr	r3, [r3, #20]
 80040c6:	f003 0301 	and.w	r3, r3, #1
 80040ca:	431a      	orrs	r2, r3
 80040cc:	687b      	ldr	r3, [r7, #4]
 80040ce:	699b      	ldr	r3, [r3, #24]
 80040d0:	f403 7300 	and.w	r3, r3, #512	; 0x200
 80040d4:	431a      	orrs	r2, r3
 80040d6:	687b      	ldr	r3, [r7, #4]
 80040d8:	69db      	ldr	r3, [r3, #28]
 80040da:	f003 0338 	and.w	r3, r3, #56	; 0x38
 80040de:	431a      	orrs	r2, r3
 80040e0:	687b      	ldr	r3, [r7, #4]
 80040e2:	6a1b      	ldr	r3, [r3, #32]
 80040e4:	f003 0380 	and.w	r3, r3, #128	; 0x80
 80040e8:	ea42 0103 	orr.w	r1, r2, r3
 80040ec:	687b      	ldr	r3, [r7, #4]
 80040ee:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80040f0:	f403 5200 	and.w	r2, r3, #8192	; 0x2000
 80040f4:	687b      	ldr	r3, [r7, #4]
 80040f6:	681b      	ldr	r3, [r3, #0]
 80040f8:	430a      	orrs	r2, r1
 80040fa:	601a      	str	r2, [r3, #0]
                                  (hspi->Init.BaudRatePrescaler & SPI_CR1_BR_Msk) |
                                  (hspi->Init.FirstBit  & SPI_CR1_LSBFIRST) |
                                  (hspi->Init.CRCCalculation & SPI_CR1_CRCEN)));

  /* Configure : NSS management, TI Mode */
  WRITE_REG(hspi->Instance->CR2, (((hspi->Init.NSS >> 16U) & SPI_CR2_SSOE) | (hspi->Init.TIMode & SPI_CR2_FRF)));
 80040fc:	687b      	ldr	r3, [r7, #4]
 80040fe:	699b      	ldr	r3, [r3, #24]
 8004100:	0c1b      	lsrs	r3, r3, #16
 8004102:	f003 0104 	and.w	r1, r3, #4
 8004106:	687b      	ldr	r3, [r7, #4]
 8004108:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800410a:	f003 0210 	and.w	r2, r3, #16
 800410e:	687b      	ldr	r3, [r7, #4]
 8004110:	681b      	ldr	r3, [r3, #0]
 8004112:	430a      	orrs	r2, r1
 8004114:	605a      	str	r2, [r3, #4]
  }
#endif /* USE_SPI_CRC */

#if defined(SPI_I2SCFGR_I2SMOD)
  /* Activate the SPI mode (Make sure that I2SMOD bit in I2SCFGR register is reset) */
  CLEAR_BIT(hspi->Instance->I2SCFGR, SPI_I2SCFGR_I2SMOD);
 8004116:	687b      	ldr	r3, [r7, #4]
 8004118:	681b      	ldr	r3, [r3, #0]
 800411a:	69da      	ldr	r2, [r3, #28]
 800411c:	687b      	ldr	r3, [r7, #4]
 800411e:	681b      	ldr	r3, [r3, #0]
 8004120:	f422 6200 	bic.w	r2, r2, #2048	; 0x800
 8004124:	61da      	str	r2, [r3, #28]
#endif /* SPI_I2SCFGR_I2SMOD */

  hspi->ErrorCode = HAL_SPI_ERROR_NONE;
 8004126:	687b      	ldr	r3, [r7, #4]
 8004128:	2200      	movs	r2, #0
 800412a:	655a      	str	r2, [r3, #84]	; 0x54
  hspi->State     = HAL_SPI_STATE_READY;
 800412c:	687b      	ldr	r3, [r7, #4]
 800412e:	2201      	movs	r2, #1
 8004130:	f883 2051 	strb.w	r2, [r3, #81]	; 0x51

  return HAL_OK;
 8004134:	2300      	movs	r3, #0
}
 8004136:	4618      	mov	r0, r3
 8004138:	3708      	adds	r7, #8
 800413a:	46bd      	mov	sp, r7
 800413c:	bd80      	pop	{r7, pc}

0800413e <HAL_SPI_Transmit>:
  * @param  Size amount of data to be sent
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_Transmit(SPI_HandleTypeDef *hspi, uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 800413e:	b580      	push	{r7, lr}
 8004140:	b088      	sub	sp, #32
 8004142:	af00      	add	r7, sp, #0
 8004144:	60f8      	str	r0, [r7, #12]
 8004146:	60b9      	str	r1, [r7, #8]
 8004148:	603b      	str	r3, [r7, #0]
 800414a:	4613      	mov	r3, r2
 800414c:	80fb      	strh	r3, [r7, #6]
  uint32_t tickstart;
  HAL_StatusTypeDef errorcode = HAL_OK;
 800414e:	2300      	movs	r3, #0
 8004150:	77fb      	strb	r3, [r7, #31]

  /* Check Direction parameter */
  assert_param(IS_SPI_DIRECTION_2LINES_OR_1LINE(hspi->Init.Direction));

  /* Process Locked */
  __HAL_LOCK(hspi);
 8004152:	68fb      	ldr	r3, [r7, #12]
 8004154:	f893 3050 	ldrb.w	r3, [r3, #80]	; 0x50
 8004158:	2b01      	cmp	r3, #1
 800415a:	d101      	bne.n	8004160 <HAL_SPI_Transmit+0x22>
 800415c:	2302      	movs	r3, #2
 800415e:	e126      	b.n	80043ae <HAL_SPI_Transmit+0x270>
 8004160:	68fb      	ldr	r3, [r7, #12]
 8004162:	2201      	movs	r2, #1
 8004164:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50

  /* Init tickstart for timeout management*/
  tickstart = HAL_GetTick();
 8004168:	f7fe fb18 	bl	800279c <HAL_GetTick>
 800416c:	61b8      	str	r0, [r7, #24]
  initial_TxXferCount = Size;
 800416e:	88fb      	ldrh	r3, [r7, #6]
 8004170:	82fb      	strh	r3, [r7, #22]

  if (hspi->State != HAL_SPI_STATE_READY)
 8004172:	68fb      	ldr	r3, [r7, #12]
 8004174:	f893 3051 	ldrb.w	r3, [r3, #81]	; 0x51
 8004178:	b2db      	uxtb	r3, r3
 800417a:	2b01      	cmp	r3, #1
 800417c:	d002      	beq.n	8004184 <HAL_SPI_Transmit+0x46>
  {
    errorcode = HAL_BUSY;
 800417e:	2302      	movs	r3, #2
 8004180:	77fb      	strb	r3, [r7, #31]
    goto error;
 8004182:	e10b      	b.n	800439c <HAL_SPI_Transmit+0x25e>
  }

  if ((pData == NULL) || (Size == 0U))
 8004184:	68bb      	ldr	r3, [r7, #8]
 8004186:	2b00      	cmp	r3, #0
 8004188:	d002      	beq.n	8004190 <HAL_SPI_Transmit+0x52>
 800418a:	88fb      	ldrh	r3, [r7, #6]
 800418c:	2b00      	cmp	r3, #0
 800418e:	d102      	bne.n	8004196 <HAL_SPI_Transmit+0x58>
  {
    errorcode = HAL_ERROR;
 8004190:	2301      	movs	r3, #1
 8004192:	77fb      	strb	r3, [r7, #31]
    goto error;
 8004194:	e102      	b.n	800439c <HAL_SPI_Transmit+0x25e>
  }

  /* Set the transaction information */
  hspi->State       = HAL_SPI_STATE_BUSY_TX;
 8004196:	68fb      	ldr	r3, [r7, #12]
 8004198:	2203      	movs	r2, #3
 800419a:	f883 2051 	strb.w	r2, [r3, #81]	; 0x51
  hspi->ErrorCode   = HAL_SPI_ERROR_NONE;
 800419e:	68fb      	ldr	r3, [r7, #12]
 80041a0:	2200      	movs	r2, #0
 80041a2:	655a      	str	r2, [r3, #84]	; 0x54
  hspi->pTxBuffPtr  = (uint8_t *)pData;
 80041a4:	68fb      	ldr	r3, [r7, #12]
 80041a6:	68ba      	ldr	r2, [r7, #8]
 80041a8:	631a      	str	r2, [r3, #48]	; 0x30
  hspi->TxXferSize  = Size;
 80041aa:	68fb      	ldr	r3, [r7, #12]
 80041ac:	88fa      	ldrh	r2, [r7, #6]
 80041ae:	869a      	strh	r2, [r3, #52]	; 0x34
  hspi->TxXferCount = Size;
 80041b0:	68fb      	ldr	r3, [r7, #12]
 80041b2:	88fa      	ldrh	r2, [r7, #6]
 80041b4:	86da      	strh	r2, [r3, #54]	; 0x36

  /*Init field not used in handle to zero */
  hspi->pRxBuffPtr  = (uint8_t *)NULL;
 80041b6:	68fb      	ldr	r3, [r7, #12]
 80041b8:	2200      	movs	r2, #0
 80041ba:	639a      	str	r2, [r3, #56]	; 0x38
  hspi->RxXferSize  = 0U;
 80041bc:	68fb      	ldr	r3, [r7, #12]
 80041be:	2200      	movs	r2, #0
 80041c0:	879a      	strh	r2, [r3, #60]	; 0x3c
  hspi->RxXferCount = 0U;
 80041c2:	68fb      	ldr	r3, [r7, #12]
 80041c4:	2200      	movs	r2, #0
 80041c6:	87da      	strh	r2, [r3, #62]	; 0x3e
  hspi->TxISR       = NULL;
 80041c8:	68fb      	ldr	r3, [r7, #12]
 80041ca:	2200      	movs	r2, #0
 80041cc:	645a      	str	r2, [r3, #68]	; 0x44
  hspi->RxISR       = NULL;
 80041ce:	68fb      	ldr	r3, [r7, #12]
 80041d0:	2200      	movs	r2, #0
 80041d2:	641a      	str	r2, [r3, #64]	; 0x40

  /* Configure communication direction : 1Line */
  if (hspi->Init.Direction == SPI_DIRECTION_1LINE)
 80041d4:	68fb      	ldr	r3, [r7, #12]
 80041d6:	689b      	ldr	r3, [r3, #8]
 80041d8:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 80041dc:	d10f      	bne.n	80041fe <HAL_SPI_Transmit+0xc0>
  {
    /* Disable SPI Peripheral before set 1Line direction (BIDIOE bit) */
    __HAL_SPI_DISABLE(hspi);
 80041de:	68fb      	ldr	r3, [r7, #12]
 80041e0:	681b      	ldr	r3, [r3, #0]
 80041e2:	681a      	ldr	r2, [r3, #0]
 80041e4:	68fb      	ldr	r3, [r7, #12]
 80041e6:	681b      	ldr	r3, [r3, #0]
 80041e8:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 80041ec:	601a      	str	r2, [r3, #0]
    SPI_1LINE_TX(hspi);
 80041ee:	68fb      	ldr	r3, [r7, #12]
 80041f0:	681b      	ldr	r3, [r3, #0]
 80041f2:	681a      	ldr	r2, [r3, #0]
 80041f4:	68fb      	ldr	r3, [r7, #12]
 80041f6:	681b      	ldr	r3, [r3, #0]
 80041f8:	f442 4280 	orr.w	r2, r2, #16384	; 0x4000
 80041fc:	601a      	str	r2, [r3, #0]
    SPI_RESET_CRC(hspi);
  }
#endif /* USE_SPI_CRC */

  /* Check if the SPI is already enabled */
  if ((hspi->Instance->CR1 & SPI_CR1_SPE) != SPI_CR1_SPE)
 80041fe:	68fb      	ldr	r3, [r7, #12]
 8004200:	681b      	ldr	r3, [r3, #0]
 8004202:	681b      	ldr	r3, [r3, #0]
 8004204:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8004208:	2b40      	cmp	r3, #64	; 0x40
 800420a:	d007      	beq.n	800421c <HAL_SPI_Transmit+0xde>
  {
    /* Enable SPI peripheral */
    __HAL_SPI_ENABLE(hspi);
 800420c:	68fb      	ldr	r3, [r7, #12]
 800420e:	681b      	ldr	r3, [r3, #0]
 8004210:	681a      	ldr	r2, [r3, #0]
 8004212:	68fb      	ldr	r3, [r7, #12]
 8004214:	681b      	ldr	r3, [r3, #0]
 8004216:	f042 0240 	orr.w	r2, r2, #64	; 0x40
 800421a:	601a      	str	r2, [r3, #0]
  }

  /* Transmit data in 16 Bit mode */
  if (hspi->Init.DataSize == SPI_DATASIZE_16BIT)
 800421c:	68fb      	ldr	r3, [r7, #12]
 800421e:	68db      	ldr	r3, [r3, #12]
 8004220:	f5b3 6f00 	cmp.w	r3, #2048	; 0x800
 8004224:	d14b      	bne.n	80042be <HAL_SPI_Transmit+0x180>
  {
    if ((hspi->Init.Mode == SPI_MODE_SLAVE) || (initial_TxXferCount == 0x01U))
 8004226:	68fb      	ldr	r3, [r7, #12]
 8004228:	685b      	ldr	r3, [r3, #4]
 800422a:	2b00      	cmp	r3, #0
 800422c:	d002      	beq.n	8004234 <HAL_SPI_Transmit+0xf6>
 800422e:	8afb      	ldrh	r3, [r7, #22]
 8004230:	2b01      	cmp	r3, #1
 8004232:	d13e      	bne.n	80042b2 <HAL_SPI_Transmit+0x174>
    {
      hspi->Instance->DR = *((uint16_t *)hspi->pTxBuffPtr);
 8004234:	68fb      	ldr	r3, [r7, #12]
 8004236:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8004238:	881a      	ldrh	r2, [r3, #0]
 800423a:	68fb      	ldr	r3, [r7, #12]
 800423c:	681b      	ldr	r3, [r3, #0]
 800423e:	60da      	str	r2, [r3, #12]
      hspi->pTxBuffPtr += sizeof(uint16_t);
 8004240:	68fb      	ldr	r3, [r7, #12]
 8004242:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8004244:	1c9a      	adds	r2, r3, #2
 8004246:	68fb      	ldr	r3, [r7, #12]
 8004248:	631a      	str	r2, [r3, #48]	; 0x30
      hspi->TxXferCount--;
 800424a:	68fb      	ldr	r3, [r7, #12]
 800424c:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 800424e:	b29b      	uxth	r3, r3
 8004250:	3b01      	subs	r3, #1
 8004252:	b29a      	uxth	r2, r3
 8004254:	68fb      	ldr	r3, [r7, #12]
 8004256:	86da      	strh	r2, [r3, #54]	; 0x36
    }
    /* Transmit data in 16 Bit mode */
    while (hspi->TxXferCount > 0U)
 8004258:	e02b      	b.n	80042b2 <HAL_SPI_Transmit+0x174>
    {
      /* Wait until TXE flag is set to send data */
      if (__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_TXE))
 800425a:	68fb      	ldr	r3, [r7, #12]
 800425c:	681b      	ldr	r3, [r3, #0]
 800425e:	689b      	ldr	r3, [r3, #8]
 8004260:	f003 0302 	and.w	r3, r3, #2
 8004264:	2b02      	cmp	r3, #2
 8004266:	d112      	bne.n	800428e <HAL_SPI_Transmit+0x150>
      {
        hspi->Instance->DR = *((uint16_t *)hspi->pTxBuffPtr);
 8004268:	68fb      	ldr	r3, [r7, #12]
 800426a:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800426c:	881a      	ldrh	r2, [r3, #0]
 800426e:	68fb      	ldr	r3, [r7, #12]
 8004270:	681b      	ldr	r3, [r3, #0]
 8004272:	60da      	str	r2, [r3, #12]
        hspi->pTxBuffPtr += sizeof(uint16_t);
 8004274:	68fb      	ldr	r3, [r7, #12]
 8004276:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8004278:	1c9a      	adds	r2, r3, #2
 800427a:	68fb      	ldr	r3, [r7, #12]
 800427c:	631a      	str	r2, [r3, #48]	; 0x30
        hspi->TxXferCount--;
 800427e:	68fb      	ldr	r3, [r7, #12]
 8004280:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 8004282:	b29b      	uxth	r3, r3
 8004284:	3b01      	subs	r3, #1
 8004286:	b29a      	uxth	r2, r3
 8004288:	68fb      	ldr	r3, [r7, #12]
 800428a:	86da      	strh	r2, [r3, #54]	; 0x36
 800428c:	e011      	b.n	80042b2 <HAL_SPI_Transmit+0x174>
      }
      else
      {
        /* Timeout management */
        if ((((HAL_GetTick() - tickstart) >=  Timeout) && (Timeout != HAL_MAX_DELAY)) || (Timeout == 0U))
 800428e:	f7fe fa85 	bl	800279c <HAL_GetTick>
 8004292:	4602      	mov	r2, r0
 8004294:	69bb      	ldr	r3, [r7, #24]
 8004296:	1ad3      	subs	r3, r2, r3
 8004298:	683a      	ldr	r2, [r7, #0]
 800429a:	429a      	cmp	r2, r3
 800429c:	d803      	bhi.n	80042a6 <HAL_SPI_Transmit+0x168>
 800429e:	683b      	ldr	r3, [r7, #0]
 80042a0:	f1b3 3fff 	cmp.w	r3, #4294967295
 80042a4:	d102      	bne.n	80042ac <HAL_SPI_Transmit+0x16e>
 80042a6:	683b      	ldr	r3, [r7, #0]
 80042a8:	2b00      	cmp	r3, #0
 80042aa:	d102      	bne.n	80042b2 <HAL_SPI_Transmit+0x174>
        {
          errorcode = HAL_TIMEOUT;
 80042ac:	2303      	movs	r3, #3
 80042ae:	77fb      	strb	r3, [r7, #31]
          goto error;
 80042b0:	e074      	b.n	800439c <HAL_SPI_Transmit+0x25e>
    while (hspi->TxXferCount > 0U)
 80042b2:	68fb      	ldr	r3, [r7, #12]
 80042b4:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 80042b6:	b29b      	uxth	r3, r3
 80042b8:	2b00      	cmp	r3, #0
 80042ba:	d1ce      	bne.n	800425a <HAL_SPI_Transmit+0x11c>
 80042bc:	e04c      	b.n	8004358 <HAL_SPI_Transmit+0x21a>
    }
  }
  /* Transmit data in 8 Bit mode */
  else
  {
    if ((hspi->Init.Mode == SPI_MODE_SLAVE) || (initial_TxXferCount == 0x01U))
 80042be:	68fb      	ldr	r3, [r7, #12]
 80042c0:	685b      	ldr	r3, [r3, #4]
 80042c2:	2b00      	cmp	r3, #0
 80042c4:	d002      	beq.n	80042cc <HAL_SPI_Transmit+0x18e>
 80042c6:	8afb      	ldrh	r3, [r7, #22]
 80042c8:	2b01      	cmp	r3, #1
 80042ca:	d140      	bne.n	800434e <HAL_SPI_Transmit+0x210>
    {
      *((__IO uint8_t *)&hspi->Instance->DR) = (*hspi->pTxBuffPtr);
 80042cc:	68fb      	ldr	r3, [r7, #12]
 80042ce:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 80042d0:	68fb      	ldr	r3, [r7, #12]
 80042d2:	681b      	ldr	r3, [r3, #0]
 80042d4:	330c      	adds	r3, #12
 80042d6:	7812      	ldrb	r2, [r2, #0]
 80042d8:	701a      	strb	r2, [r3, #0]
      hspi->pTxBuffPtr += sizeof(uint8_t);
 80042da:	68fb      	ldr	r3, [r7, #12]
 80042dc:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80042de:	1c5a      	adds	r2, r3, #1
 80042e0:	68fb      	ldr	r3, [r7, #12]
 80042e2:	631a      	str	r2, [r3, #48]	; 0x30
      hspi->TxXferCount--;
 80042e4:	68fb      	ldr	r3, [r7, #12]
 80042e6:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 80042e8:	b29b      	uxth	r3, r3
 80042ea:	3b01      	subs	r3, #1
 80042ec:	b29a      	uxth	r2, r3
 80042ee:	68fb      	ldr	r3, [r7, #12]
 80042f0:	86da      	strh	r2, [r3, #54]	; 0x36
    }
    while (hspi->TxXferCount > 0U)
 80042f2:	e02c      	b.n	800434e <HAL_SPI_Transmit+0x210>
    {
      /* Wait until TXE flag is set to send data */
      if (__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_TXE))
 80042f4:	68fb      	ldr	r3, [r7, #12]
 80042f6:	681b      	ldr	r3, [r3, #0]
 80042f8:	689b      	ldr	r3, [r3, #8]
 80042fa:	f003 0302 	and.w	r3, r3, #2
 80042fe:	2b02      	cmp	r3, #2
 8004300:	d113      	bne.n	800432a <HAL_SPI_Transmit+0x1ec>
      {
        *((__IO uint8_t *)&hspi->Instance->DR) = (*hspi->pTxBuffPtr);
 8004302:	68fb      	ldr	r3, [r7, #12]
 8004304:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 8004306:	68fb      	ldr	r3, [r7, #12]
 8004308:	681b      	ldr	r3, [r3, #0]
 800430a:	330c      	adds	r3, #12
 800430c:	7812      	ldrb	r2, [r2, #0]
 800430e:	701a      	strb	r2, [r3, #0]
        hspi->pTxBuffPtr += sizeof(uint8_t);
 8004310:	68fb      	ldr	r3, [r7, #12]
 8004312:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8004314:	1c5a      	adds	r2, r3, #1
 8004316:	68fb      	ldr	r3, [r7, #12]
 8004318:	631a      	str	r2, [r3, #48]	; 0x30
        hspi->TxXferCount--;
 800431a:	68fb      	ldr	r3, [r7, #12]
 800431c:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 800431e:	b29b      	uxth	r3, r3
 8004320:	3b01      	subs	r3, #1
 8004322:	b29a      	uxth	r2, r3
 8004324:	68fb      	ldr	r3, [r7, #12]
 8004326:	86da      	strh	r2, [r3, #54]	; 0x36
 8004328:	e011      	b.n	800434e <HAL_SPI_Transmit+0x210>
      }
      else
      {
        /* Timeout management */
        if ((((HAL_GetTick() - tickstart) >=  Timeout) && (Timeout != HAL_MAX_DELAY)) || (Timeout == 0U))
 800432a:	f7fe fa37 	bl	800279c <HAL_GetTick>
 800432e:	4602      	mov	r2, r0
 8004330:	69bb      	ldr	r3, [r7, #24]
 8004332:	1ad3      	subs	r3, r2, r3
 8004334:	683a      	ldr	r2, [r7, #0]
 8004336:	429a      	cmp	r2, r3
 8004338:	d803      	bhi.n	8004342 <HAL_SPI_Transmit+0x204>
 800433a:	683b      	ldr	r3, [r7, #0]
 800433c:	f1b3 3fff 	cmp.w	r3, #4294967295
 8004340:	d102      	bne.n	8004348 <HAL_SPI_Transmit+0x20a>
 8004342:	683b      	ldr	r3, [r7, #0]
 8004344:	2b00      	cmp	r3, #0
 8004346:	d102      	bne.n	800434e <HAL_SPI_Transmit+0x210>
        {
          errorcode = HAL_TIMEOUT;
 8004348:	2303      	movs	r3, #3
 800434a:	77fb      	strb	r3, [r7, #31]
          goto error;
 800434c:	e026      	b.n	800439c <HAL_SPI_Transmit+0x25e>
    while (hspi->TxXferCount > 0U)
 800434e:	68fb      	ldr	r3, [r7, #12]
 8004350:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 8004352:	b29b      	uxth	r3, r3
 8004354:	2b00      	cmp	r3, #0
 8004356:	d1cd      	bne.n	80042f4 <HAL_SPI_Transmit+0x1b6>
    SET_BIT(hspi->Instance->CR1, SPI_CR1_CRCNEXT);
  }
#endif /* USE_SPI_CRC */

  /* Check the end of the transaction */
  if (SPI_EndRxTxTransaction(hspi, Timeout, tickstart) != HAL_OK)
 8004358:	69ba      	ldr	r2, [r7, #24]
 800435a:	6839      	ldr	r1, [r7, #0]
 800435c:	68f8      	ldr	r0, [r7, #12]
 800435e:	f000 f9ff 	bl	8004760 <SPI_EndRxTxTransaction>
 8004362:	4603      	mov	r3, r0
 8004364:	2b00      	cmp	r3, #0
 8004366:	d002      	beq.n	800436e <HAL_SPI_Transmit+0x230>
  {
    hspi->ErrorCode = HAL_SPI_ERROR_FLAG;
 8004368:	68fb      	ldr	r3, [r7, #12]
 800436a:	2220      	movs	r2, #32
 800436c:	655a      	str	r2, [r3, #84]	; 0x54
  }

  /* Clear overrun flag in 2 Lines communication mode because received is not read */
  if (hspi->Init.Direction == SPI_DIRECTION_2LINES)
 800436e:	68fb      	ldr	r3, [r7, #12]
 8004370:	689b      	ldr	r3, [r3, #8]
 8004372:	2b00      	cmp	r3, #0
 8004374:	d10a      	bne.n	800438c <HAL_SPI_Transmit+0x24e>
  {
    __HAL_SPI_CLEAR_OVRFLAG(hspi);
 8004376:	2300      	movs	r3, #0
 8004378:	613b      	str	r3, [r7, #16]
 800437a:	68fb      	ldr	r3, [r7, #12]
 800437c:	681b      	ldr	r3, [r3, #0]
 800437e:	68db      	ldr	r3, [r3, #12]
 8004380:	613b      	str	r3, [r7, #16]
 8004382:	68fb      	ldr	r3, [r7, #12]
 8004384:	681b      	ldr	r3, [r3, #0]
 8004386:	689b      	ldr	r3, [r3, #8]
 8004388:	613b      	str	r3, [r7, #16]
 800438a:	693b      	ldr	r3, [r7, #16]
  }

  if (hspi->ErrorCode != HAL_SPI_ERROR_NONE)
 800438c:	68fb      	ldr	r3, [r7, #12]
 800438e:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8004390:	2b00      	cmp	r3, #0
 8004392:	d002      	beq.n	800439a <HAL_SPI_Transmit+0x25c>
  {
    errorcode = HAL_ERROR;
 8004394:	2301      	movs	r3, #1
 8004396:	77fb      	strb	r3, [r7, #31]
 8004398:	e000      	b.n	800439c <HAL_SPI_Transmit+0x25e>
  }

error:
 800439a:	bf00      	nop
  hspi->State = HAL_SPI_STATE_READY;
 800439c:	68fb      	ldr	r3, [r7, #12]
 800439e:	2201      	movs	r2, #1
 80043a0:	f883 2051 	strb.w	r2, [r3, #81]	; 0x51
  /* Process Unlocked */
  __HAL_UNLOCK(hspi);
 80043a4:	68fb      	ldr	r3, [r7, #12]
 80043a6:	2200      	movs	r2, #0
 80043a8:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50
  return errorcode;
 80043ac:	7ffb      	ldrb	r3, [r7, #31]
}
 80043ae:	4618      	mov	r0, r3
 80043b0:	3720      	adds	r7, #32
 80043b2:	46bd      	mov	sp, r7
 80043b4:	bd80      	pop	{r7, pc}
	...

080043b8 <HAL_SPI_Transmit_DMA>:
  * @param  pData pointer to data buffer
  * @param  Size amount of data to be sent
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_Transmit_DMA(SPI_HandleTypeDef *hspi, uint8_t *pData, uint16_t Size)
{
 80043b8:	b580      	push	{r7, lr}
 80043ba:	b086      	sub	sp, #24
 80043bc:	af00      	add	r7, sp, #0
 80043be:	60f8      	str	r0, [r7, #12]
 80043c0:	60b9      	str	r1, [r7, #8]
 80043c2:	4613      	mov	r3, r2
 80043c4:	80fb      	strh	r3, [r7, #6]
  HAL_StatusTypeDef errorcode = HAL_OK;
 80043c6:	2300      	movs	r3, #0
 80043c8:	75fb      	strb	r3, [r7, #23]

  /* Check Direction parameter */
  assert_param(IS_SPI_DIRECTION_2LINES_OR_1LINE(hspi->Init.Direction));

  /* Process Locked */
  __HAL_LOCK(hspi);
 80043ca:	68fb      	ldr	r3, [r7, #12]
 80043cc:	f893 3050 	ldrb.w	r3, [r3, #80]	; 0x50
 80043d0:	2b01      	cmp	r3, #1
 80043d2:	d101      	bne.n	80043d8 <HAL_SPI_Transmit_DMA+0x20>
 80043d4:	2302      	movs	r3, #2
 80043d6:	e09b      	b.n	8004510 <HAL_SPI_Transmit_DMA+0x158>
 80043d8:	68fb      	ldr	r3, [r7, #12]
 80043da:	2201      	movs	r2, #1
 80043dc:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50

  if (hspi->State != HAL_SPI_STATE_READY)
 80043e0:	68fb      	ldr	r3, [r7, #12]
 80043e2:	f893 3051 	ldrb.w	r3, [r3, #81]	; 0x51
 80043e6:	b2db      	uxtb	r3, r3
 80043e8:	2b01      	cmp	r3, #1
 80043ea:	d002      	beq.n	80043f2 <HAL_SPI_Transmit_DMA+0x3a>
  {
    errorcode = HAL_BUSY;
 80043ec:	2302      	movs	r3, #2
 80043ee:	75fb      	strb	r3, [r7, #23]
    goto error;
 80043f0:	e089      	b.n	8004506 <HAL_SPI_Transmit_DMA+0x14e>
  }

  if ((pData == NULL) || (Size == 0U))
 80043f2:	68bb      	ldr	r3, [r7, #8]
 80043f4:	2b00      	cmp	r3, #0
 80043f6:	d002      	beq.n	80043fe <HAL_SPI_Transmit_DMA+0x46>
 80043f8:	88fb      	ldrh	r3, [r7, #6]
 80043fa:	2b00      	cmp	r3, #0
 80043fc:	d102      	bne.n	8004404 <HAL_SPI_Transmit_DMA+0x4c>
  {
    errorcode = HAL_ERROR;
 80043fe:	2301      	movs	r3, #1
 8004400:	75fb      	strb	r3, [r7, #23]
    goto error;
 8004402:	e080      	b.n	8004506 <HAL_SPI_Transmit_DMA+0x14e>
  }

  /* Set the transaction information */
  hspi->State       = HAL_SPI_STATE_BUSY_TX;
 8004404:	68fb      	ldr	r3, [r7, #12]
 8004406:	2203      	movs	r2, #3
 8004408:	f883 2051 	strb.w	r2, [r3, #81]	; 0x51
  hspi->ErrorCode   = HAL_SPI_ERROR_NONE;
 800440c:	68fb      	ldr	r3, [r7, #12]
 800440e:	2200      	movs	r2, #0
 8004410:	655a      	str	r2, [r3, #84]	; 0x54
  hspi->pTxBuffPtr  = (uint8_t *)pData;
 8004412:	68fb      	ldr	r3, [r7, #12]
 8004414:	68ba      	ldr	r2, [r7, #8]
 8004416:	631a      	str	r2, [r3, #48]	; 0x30
  hspi->TxXferSize  = Size;
 8004418:	68fb      	ldr	r3, [r7, #12]
 800441a:	88fa      	ldrh	r2, [r7, #6]
 800441c:	869a      	strh	r2, [r3, #52]	; 0x34
  hspi->TxXferCount = Size;
 800441e:	68fb      	ldr	r3, [r7, #12]
 8004420:	88fa      	ldrh	r2, [r7, #6]
 8004422:	86da      	strh	r2, [r3, #54]	; 0x36

  /* Init field not used in handle to zero */
  hspi->pRxBuffPtr  = (uint8_t *)NULL;
 8004424:	68fb      	ldr	r3, [r7, #12]
 8004426:	2200      	movs	r2, #0
 8004428:	639a      	str	r2, [r3, #56]	; 0x38
  hspi->TxISR       = NULL;
 800442a:	68fb      	ldr	r3, [r7, #12]
 800442c:	2200      	movs	r2, #0
 800442e:	645a      	str	r2, [r3, #68]	; 0x44
  hspi->RxISR       = NULL;
 8004430:	68fb      	ldr	r3, [r7, #12]
 8004432:	2200      	movs	r2, #0
 8004434:	641a      	str	r2, [r3, #64]	; 0x40
  hspi->RxXferSize  = 0U;
 8004436:	68fb      	ldr	r3, [r7, #12]
 8004438:	2200      	movs	r2, #0
 800443a:	879a      	strh	r2, [r3, #60]	; 0x3c
  hspi->RxXferCount = 0U;
 800443c:	68fb      	ldr	r3, [r7, #12]
 800443e:	2200      	movs	r2, #0
 8004440:	87da      	strh	r2, [r3, #62]	; 0x3e

  /* Configure communication direction : 1Line */
  if (hspi->Init.Direction == SPI_DIRECTION_1LINE)
 8004442:	68fb      	ldr	r3, [r7, #12]
 8004444:	689b      	ldr	r3, [r3, #8]
 8004446:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 800444a:	d10f      	bne.n	800446c <HAL_SPI_Transmit_DMA+0xb4>
  {
    /* Disable SPI Peripheral before set 1Line direction (BIDIOE bit) */
    __HAL_SPI_DISABLE(hspi);
 800444c:	68fb      	ldr	r3, [r7, #12]
 800444e:	681b      	ldr	r3, [r3, #0]
 8004450:	681a      	ldr	r2, [r3, #0]
 8004452:	68fb      	ldr	r3, [r7, #12]
 8004454:	681b      	ldr	r3, [r3, #0]
 8004456:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 800445a:	601a      	str	r2, [r3, #0]
    SPI_1LINE_TX(hspi);
 800445c:	68fb      	ldr	r3, [r7, #12]
 800445e:	681b      	ldr	r3, [r3, #0]
 8004460:	681a      	ldr	r2, [r3, #0]
 8004462:	68fb      	ldr	r3, [r7, #12]
 8004464:	681b      	ldr	r3, [r3, #0]
 8004466:	f442 4280 	orr.w	r2, r2, #16384	; 0x4000
 800446a:	601a      	str	r2, [r3, #0]
    SPI_RESET_CRC(hspi);
  }
#endif /* USE_SPI_CRC */

  /* Set the SPI TxDMA Half transfer complete callback */
  hspi->hdmatx->XferHalfCpltCallback = SPI_DMAHalfTransmitCplt;
 800446c:	68fb      	ldr	r3, [r7, #12]
 800446e:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 8004470:	4a29      	ldr	r2, [pc, #164]	; (8004518 <HAL_SPI_Transmit_DMA+0x160>)
 8004472:	641a      	str	r2, [r3, #64]	; 0x40

  /* Set the SPI TxDMA transfer complete callback */
  hspi->hdmatx->XferCpltCallback = SPI_DMATransmitCplt;
 8004474:	68fb      	ldr	r3, [r7, #12]
 8004476:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 8004478:	4a28      	ldr	r2, [pc, #160]	; (800451c <HAL_SPI_Transmit_DMA+0x164>)
 800447a:	63da      	str	r2, [r3, #60]	; 0x3c

  /* Set the DMA error callback */
  hspi->hdmatx->XferErrorCallback = SPI_DMAError;
 800447c:	68fb      	ldr	r3, [r7, #12]
 800447e:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 8004480:	4a27      	ldr	r2, [pc, #156]	; (8004520 <HAL_SPI_Transmit_DMA+0x168>)
 8004482:	64da      	str	r2, [r3, #76]	; 0x4c

  /* Set the DMA AbortCpltCallback */
  hspi->hdmatx->XferAbortCallback = NULL;
 8004484:	68fb      	ldr	r3, [r7, #12]
 8004486:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 8004488:	2200      	movs	r2, #0
 800448a:	651a      	str	r2, [r3, #80]	; 0x50

  /* Enable the Tx DMA Stream/Channel */
  if (HAL_OK != HAL_DMA_Start_IT(hspi->hdmatx, (uint32_t)hspi->pTxBuffPtr, (uint32_t)&hspi->Instance->DR,
 800448c:	68fb      	ldr	r3, [r7, #12]
 800448e:	6c98      	ldr	r0, [r3, #72]	; 0x48
 8004490:	68fb      	ldr	r3, [r7, #12]
 8004492:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8004494:	4619      	mov	r1, r3
 8004496:	68fb      	ldr	r3, [r7, #12]
 8004498:	681b      	ldr	r3, [r3, #0]
 800449a:	330c      	adds	r3, #12
 800449c:	461a      	mov	r2, r3
                                 hspi->TxXferCount))
 800449e:	68fb      	ldr	r3, [r7, #12]
 80044a0:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 80044a2:	b29b      	uxth	r3, r3
  if (HAL_OK != HAL_DMA_Start_IT(hspi->hdmatx, (uint32_t)hspi->pTxBuffPtr, (uint32_t)&hspi->Instance->DR,
 80044a4:	f7fe fb6a 	bl	8002b7c <HAL_DMA_Start_IT>
 80044a8:	4603      	mov	r3, r0
 80044aa:	2b00      	cmp	r3, #0
 80044ac:	d00c      	beq.n	80044c8 <HAL_SPI_Transmit_DMA+0x110>
  {
    /* Update SPI error code */
    SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_DMA);
 80044ae:	68fb      	ldr	r3, [r7, #12]
 80044b0:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 80044b2:	f043 0210 	orr.w	r2, r3, #16
 80044b6:	68fb      	ldr	r3, [r7, #12]
 80044b8:	655a      	str	r2, [r3, #84]	; 0x54
    errorcode = HAL_ERROR;
 80044ba:	2301      	movs	r3, #1
 80044bc:	75fb      	strb	r3, [r7, #23]

    hspi->State = HAL_SPI_STATE_READY;
 80044be:	68fb      	ldr	r3, [r7, #12]
 80044c0:	2201      	movs	r2, #1
 80044c2:	f883 2051 	strb.w	r2, [r3, #81]	; 0x51
    goto error;
 80044c6:	e01e      	b.n	8004506 <HAL_SPI_Transmit_DMA+0x14e>
  }

  /* Check if the SPI is already enabled */
  if ((hspi->Instance->CR1 & SPI_CR1_SPE) != SPI_CR1_SPE)
 80044c8:	68fb      	ldr	r3, [r7, #12]
 80044ca:	681b      	ldr	r3, [r3, #0]
 80044cc:	681b      	ldr	r3, [r3, #0]
 80044ce:	f003 0340 	and.w	r3, r3, #64	; 0x40
 80044d2:	2b40      	cmp	r3, #64	; 0x40
 80044d4:	d007      	beq.n	80044e6 <HAL_SPI_Transmit_DMA+0x12e>
  {
    /* Enable SPI peripheral */
    __HAL_SPI_ENABLE(hspi);
 80044d6:	68fb      	ldr	r3, [r7, #12]
 80044d8:	681b      	ldr	r3, [r3, #0]
 80044da:	681a      	ldr	r2, [r3, #0]
 80044dc:	68fb      	ldr	r3, [r7, #12]
 80044de:	681b      	ldr	r3, [r3, #0]
 80044e0:	f042 0240 	orr.w	r2, r2, #64	; 0x40
 80044e4:	601a      	str	r2, [r3, #0]
  }

  /* Enable the SPI Error Interrupt Bit */
  __HAL_SPI_ENABLE_IT(hspi, (SPI_IT_ERR));
 80044e6:	68fb      	ldr	r3, [r7, #12]
 80044e8:	681b      	ldr	r3, [r3, #0]
 80044ea:	685a      	ldr	r2, [r3, #4]
 80044ec:	68fb      	ldr	r3, [r7, #12]
 80044ee:	681b      	ldr	r3, [r3, #0]
 80044f0:	f042 0220 	orr.w	r2, r2, #32
 80044f4:	605a      	str	r2, [r3, #4]

  /* Enable Tx DMA Request */
  SET_BIT(hspi->Instance->CR2, SPI_CR2_TXDMAEN);
 80044f6:	68fb      	ldr	r3, [r7, #12]
 80044f8:	681b      	ldr	r3, [r3, #0]
 80044fa:	685a      	ldr	r2, [r3, #4]
 80044fc:	68fb      	ldr	r3, [r7, #12]
 80044fe:	681b      	ldr	r3, [r3, #0]
 8004500:	f042 0202 	orr.w	r2, r2, #2
 8004504:	605a      	str	r2, [r3, #4]

error :
  /* Process Unlocked */
  __HAL_UNLOCK(hspi);
 8004506:	68fb      	ldr	r3, [r7, #12]
 8004508:	2200      	movs	r2, #0
 800450a:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50
  return errorcode;
 800450e:	7dfb      	ldrb	r3, [r7, #23]
}
 8004510:	4618      	mov	r0, r3
 8004512:	3718      	adds	r7, #24
 8004514:	46bd      	mov	sp, r7
 8004516:	bd80      	pop	{r7, pc}
 8004518:	080045f5 	.word	0x080045f5
 800451c:	0800454d 	.word	0x0800454d
 8004520:	08004611 	.word	0x08004611

08004524 <HAL_SPI_TxHalfCpltCallback>:
  * @param  hspi pointer to a SPI_HandleTypeDef structure that contains
  *               the configuration information for SPI module.
  * @retval None
  */
__weak void HAL_SPI_TxHalfCpltCallback(SPI_HandleTypeDef *hspi)
{
 8004524:	b480      	push	{r7}
 8004526:	b083      	sub	sp, #12
 8004528:	af00      	add	r7, sp, #0
 800452a:	6078      	str	r0, [r7, #4]
  UNUSED(hspi);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_SPI_TxHalfCpltCallback should be implemented in the user file
   */
}
 800452c:	bf00      	nop
 800452e:	370c      	adds	r7, #12
 8004530:	46bd      	mov	sp, r7
 8004532:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004536:	4770      	bx	lr

08004538 <HAL_SPI_ErrorCallback>:
  * @param  hspi pointer to a SPI_HandleTypeDef structure that contains
  *               the configuration information for SPI module.
  * @retval None
  */
__weak void HAL_SPI_ErrorCallback(SPI_HandleTypeDef *hspi)
{
 8004538:	b480      	push	{r7}
 800453a:	b083      	sub	sp, #12
 800453c:	af00      	add	r7, sp, #0
 800453e:	6078      	str	r0, [r7, #4]
            the HAL_SPI_ErrorCallback should be implemented in the user file
   */
  /* NOTE : The ErrorCode parameter in the hspi handle is updated by the SPI processes
            and user can use HAL_SPI_GetError() API to check the latest error occurred
   */
}
 8004540:	bf00      	nop
 8004542:	370c      	adds	r7, #12
 8004544:	46bd      	mov	sp, r7
 8004546:	f85d 7b04 	ldr.w	r7, [sp], #4
 800454a:	4770      	bx	lr

0800454c <SPI_DMATransmitCplt>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA module.
  * @retval None
  */
static void SPI_DMATransmitCplt(DMA_HandleTypeDef *hdma)
{
 800454c:	b580      	push	{r7, lr}
 800454e:	b086      	sub	sp, #24
 8004550:	af00      	add	r7, sp, #0
 8004552:	6078      	str	r0, [r7, #4]
  SPI_HandleTypeDef *hspi = (SPI_HandleTypeDef *)(((DMA_HandleTypeDef *)hdma)->Parent); /* Derogation MISRAC2012-Rule-11.5 */
 8004554:	687b      	ldr	r3, [r7, #4]
 8004556:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8004558:	617b      	str	r3, [r7, #20]
  uint32_t tickstart;

  /* Init tickstart for timeout management*/
  tickstart = HAL_GetTick();
 800455a:	f7fe f91f 	bl	800279c <HAL_GetTick>
 800455e:	6138      	str	r0, [r7, #16]

  /* DMA Normal Mode */
  if ((hdma->Instance->CR & DMA_SxCR_CIRC) != DMA_SxCR_CIRC)
 8004560:	687b      	ldr	r3, [r7, #4]
 8004562:	681b      	ldr	r3, [r3, #0]
 8004564:	681b      	ldr	r3, [r3, #0]
 8004566:	f403 7380 	and.w	r3, r3, #256	; 0x100
 800456a:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 800456e:	d03b      	beq.n	80045e8 <SPI_DMATransmitCplt+0x9c>
  {
    /* Disable ERR interrupt */
    __HAL_SPI_DISABLE_IT(hspi, SPI_IT_ERR);
 8004570:	697b      	ldr	r3, [r7, #20]
 8004572:	681b      	ldr	r3, [r3, #0]
 8004574:	685a      	ldr	r2, [r3, #4]
 8004576:	697b      	ldr	r3, [r7, #20]
 8004578:	681b      	ldr	r3, [r3, #0]
 800457a:	f022 0220 	bic.w	r2, r2, #32
 800457e:	605a      	str	r2, [r3, #4]

    /* Disable Tx DMA Request */
    CLEAR_BIT(hspi->Instance->CR2, SPI_CR2_TXDMAEN);
 8004580:	697b      	ldr	r3, [r7, #20]
 8004582:	681b      	ldr	r3, [r3, #0]
 8004584:	685a      	ldr	r2, [r3, #4]
 8004586:	697b      	ldr	r3, [r7, #20]
 8004588:	681b      	ldr	r3, [r3, #0]
 800458a:	f022 0202 	bic.w	r2, r2, #2
 800458e:	605a      	str	r2, [r3, #4]

    /* Check the end of the transaction */
    if (SPI_EndRxTxTransaction(hspi, SPI_DEFAULT_TIMEOUT, tickstart) != HAL_OK)
 8004590:	693a      	ldr	r2, [r7, #16]
 8004592:	2164      	movs	r1, #100	; 0x64
 8004594:	6978      	ldr	r0, [r7, #20]
 8004596:	f000 f8e3 	bl	8004760 <SPI_EndRxTxTransaction>
 800459a:	4603      	mov	r3, r0
 800459c:	2b00      	cmp	r3, #0
 800459e:	d005      	beq.n	80045ac <SPI_DMATransmitCplt+0x60>
    {
      SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
 80045a0:	697b      	ldr	r3, [r7, #20]
 80045a2:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 80045a4:	f043 0220 	orr.w	r2, r3, #32
 80045a8:	697b      	ldr	r3, [r7, #20]
 80045aa:	655a      	str	r2, [r3, #84]	; 0x54
    }

    /* Clear overrun flag in 2 Lines communication mode because received data is not read */
    if (hspi->Init.Direction == SPI_DIRECTION_2LINES)
 80045ac:	697b      	ldr	r3, [r7, #20]
 80045ae:	689b      	ldr	r3, [r3, #8]
 80045b0:	2b00      	cmp	r3, #0
 80045b2:	d10a      	bne.n	80045ca <SPI_DMATransmitCplt+0x7e>
    {
      __HAL_SPI_CLEAR_OVRFLAG(hspi);
 80045b4:	2300      	movs	r3, #0
 80045b6:	60fb      	str	r3, [r7, #12]
 80045b8:	697b      	ldr	r3, [r7, #20]
 80045ba:	681b      	ldr	r3, [r3, #0]
 80045bc:	68db      	ldr	r3, [r3, #12]
 80045be:	60fb      	str	r3, [r7, #12]
 80045c0:	697b      	ldr	r3, [r7, #20]
 80045c2:	681b      	ldr	r3, [r3, #0]
 80045c4:	689b      	ldr	r3, [r3, #8]
 80045c6:	60fb      	str	r3, [r7, #12]
 80045c8:	68fb      	ldr	r3, [r7, #12]
    }

    hspi->TxXferCount = 0U;
 80045ca:	697b      	ldr	r3, [r7, #20]
 80045cc:	2200      	movs	r2, #0
 80045ce:	86da      	strh	r2, [r3, #54]	; 0x36
    hspi->State = HAL_SPI_STATE_READY;
 80045d0:	697b      	ldr	r3, [r7, #20]
 80045d2:	2201      	movs	r2, #1
 80045d4:	f883 2051 	strb.w	r2, [r3, #81]	; 0x51

    if (hspi->ErrorCode != HAL_SPI_ERROR_NONE)
 80045d8:	697b      	ldr	r3, [r7, #20]
 80045da:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 80045dc:	2b00      	cmp	r3, #0
 80045de:	d003      	beq.n	80045e8 <SPI_DMATransmitCplt+0x9c>
    {
      /* Call user error callback */
#if (USE_HAL_SPI_REGISTER_CALLBACKS == 1U)
      hspi->ErrorCallback(hspi);
#else
      HAL_SPI_ErrorCallback(hspi);
 80045e0:	6978      	ldr	r0, [r7, #20]
 80045e2:	f7ff ffa9 	bl	8004538 <HAL_SPI_ErrorCallback>
#endif /* USE_HAL_SPI_REGISTER_CALLBACKS */
      return;
 80045e6:	e002      	b.n	80045ee <SPI_DMATransmitCplt+0xa2>
  }
  /* Call user Tx complete callback */
#if (USE_HAL_SPI_REGISTER_CALLBACKS == 1U)
  hspi->TxCpltCallback(hspi);
#else
  HAL_SPI_TxCpltCallback(hspi);
 80045e8:	6978      	ldr	r0, [r7, #20]
 80045ea:	f7fc fc7b 	bl	8000ee4 <HAL_SPI_TxCpltCallback>
#endif /* USE_HAL_SPI_REGISTER_CALLBACKS */
}
 80045ee:	3718      	adds	r7, #24
 80045f0:	46bd      	mov	sp, r7
 80045f2:	bd80      	pop	{r7, pc}

080045f4 <SPI_DMAHalfTransmitCplt>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA module.
  * @retval None
  */
static void SPI_DMAHalfTransmitCplt(DMA_HandleTypeDef *hdma)
{
 80045f4:	b580      	push	{r7, lr}
 80045f6:	b084      	sub	sp, #16
 80045f8:	af00      	add	r7, sp, #0
 80045fa:	6078      	str	r0, [r7, #4]
  SPI_HandleTypeDef *hspi = (SPI_HandleTypeDef *)(((DMA_HandleTypeDef *)hdma)->Parent); /* Derogation MISRAC2012-Rule-11.5 */
 80045fc:	687b      	ldr	r3, [r7, #4]
 80045fe:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8004600:	60fb      	str	r3, [r7, #12]

  /* Call user Tx half complete callback */
#if (USE_HAL_SPI_REGISTER_CALLBACKS == 1U)
  hspi->TxHalfCpltCallback(hspi);
#else
  HAL_SPI_TxHalfCpltCallback(hspi);
 8004602:	68f8      	ldr	r0, [r7, #12]
 8004604:	f7ff ff8e 	bl	8004524 <HAL_SPI_TxHalfCpltCallback>
#endif /* USE_HAL_SPI_REGISTER_CALLBACKS */
}
 8004608:	bf00      	nop
 800460a:	3710      	adds	r7, #16
 800460c:	46bd      	mov	sp, r7
 800460e:	bd80      	pop	{r7, pc}

08004610 <SPI_DMAError>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA module.
  * @retval None
  */
static void SPI_DMAError(DMA_HandleTypeDef *hdma)
{
 8004610:	b580      	push	{r7, lr}
 8004612:	b084      	sub	sp, #16
 8004614:	af00      	add	r7, sp, #0
 8004616:	6078      	str	r0, [r7, #4]
  SPI_HandleTypeDef *hspi = (SPI_HandleTypeDef *)(((DMA_HandleTypeDef *)hdma)->Parent); /* Derogation MISRAC2012-Rule-11.5 */
 8004618:	687b      	ldr	r3, [r7, #4]
 800461a:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800461c:	60fb      	str	r3, [r7, #12]

  /* Stop the disable DMA transfer on SPI side */
  CLEAR_BIT(hspi->Instance->CR2, SPI_CR2_TXDMAEN | SPI_CR2_RXDMAEN);
 800461e:	68fb      	ldr	r3, [r7, #12]
 8004620:	681b      	ldr	r3, [r3, #0]
 8004622:	685a      	ldr	r2, [r3, #4]
 8004624:	68fb      	ldr	r3, [r7, #12]
 8004626:	681b      	ldr	r3, [r3, #0]
 8004628:	f022 0203 	bic.w	r2, r2, #3
 800462c:	605a      	str	r2, [r3, #4]

  SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_DMA);
 800462e:	68fb      	ldr	r3, [r7, #12]
 8004630:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8004632:	f043 0210 	orr.w	r2, r3, #16
 8004636:	68fb      	ldr	r3, [r7, #12]
 8004638:	655a      	str	r2, [r3, #84]	; 0x54
  hspi->State = HAL_SPI_STATE_READY;
 800463a:	68fb      	ldr	r3, [r7, #12]
 800463c:	2201      	movs	r2, #1
 800463e:	f883 2051 	strb.w	r2, [r3, #81]	; 0x51
  /* Call user error callback */
#if (USE_HAL_SPI_REGISTER_CALLBACKS == 1U)
  hspi->ErrorCallback(hspi);
#else
  HAL_SPI_ErrorCallback(hspi);
 8004642:	68f8      	ldr	r0, [r7, #12]
 8004644:	f7ff ff78 	bl	8004538 <HAL_SPI_ErrorCallback>
#endif /* USE_HAL_SPI_REGISTER_CALLBACKS */
}
 8004648:	bf00      	nop
 800464a:	3710      	adds	r7, #16
 800464c:	46bd      	mov	sp, r7
 800464e:	bd80      	pop	{r7, pc}

08004650 <SPI_WaitFlagStateUntilTimeout>:
  * @param  Tickstart tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef SPI_WaitFlagStateUntilTimeout(SPI_HandleTypeDef *hspi, uint32_t Flag, FlagStatus State,
                                                       uint32_t Timeout, uint32_t Tickstart)
{
 8004650:	b580      	push	{r7, lr}
 8004652:	b088      	sub	sp, #32
 8004654:	af00      	add	r7, sp, #0
 8004656:	60f8      	str	r0, [r7, #12]
 8004658:	60b9      	str	r1, [r7, #8]
 800465a:	603b      	str	r3, [r7, #0]
 800465c:	4613      	mov	r3, r2
 800465e:	71fb      	strb	r3, [r7, #7]
  __IO uint32_t count;
  uint32_t tmp_timeout;
  uint32_t tmp_tickstart;

  /* Adjust Timeout value  in case of end of transfer */
  tmp_timeout   = Timeout - (HAL_GetTick() - Tickstart);
 8004660:	f7fe f89c 	bl	800279c <HAL_GetTick>
 8004664:	4602      	mov	r2, r0
 8004666:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8004668:	1a9b      	subs	r3, r3, r2
 800466a:	683a      	ldr	r2, [r7, #0]
 800466c:	4413      	add	r3, r2
 800466e:	61fb      	str	r3, [r7, #28]
  tmp_tickstart = HAL_GetTick();
 8004670:	f7fe f894 	bl	800279c <HAL_GetTick>
 8004674:	61b8      	str	r0, [r7, #24]

  /* Calculate Timeout based on a software loop to avoid blocking issue if Systick is disabled */
  count = tmp_timeout * ((SystemCoreClock * 32U) >> 20U);
 8004676:	4b39      	ldr	r3, [pc, #228]	; (800475c <SPI_WaitFlagStateUntilTimeout+0x10c>)
 8004678:	681b      	ldr	r3, [r3, #0]
 800467a:	015b      	lsls	r3, r3, #5
 800467c:	0d1b      	lsrs	r3, r3, #20
 800467e:	69fa      	ldr	r2, [r7, #28]
 8004680:	fb02 f303 	mul.w	r3, r2, r3
 8004684:	617b      	str	r3, [r7, #20]

  while ((__HAL_SPI_GET_FLAG(hspi, Flag) ? SET : RESET) != State)
 8004686:	e054      	b.n	8004732 <SPI_WaitFlagStateUntilTimeout+0xe2>
  {
    if (Timeout != HAL_MAX_DELAY)
 8004688:	683b      	ldr	r3, [r7, #0]
 800468a:	f1b3 3fff 	cmp.w	r3, #4294967295
 800468e:	d050      	beq.n	8004732 <SPI_WaitFlagStateUntilTimeout+0xe2>
    {
      if (((HAL_GetTick() - tmp_tickstart) >= tmp_timeout) || (tmp_timeout == 0U))
 8004690:	f7fe f884 	bl	800279c <HAL_GetTick>
 8004694:	4602      	mov	r2, r0
 8004696:	69bb      	ldr	r3, [r7, #24]
 8004698:	1ad3      	subs	r3, r2, r3
 800469a:	69fa      	ldr	r2, [r7, #28]
 800469c:	429a      	cmp	r2, r3
 800469e:	d902      	bls.n	80046a6 <SPI_WaitFlagStateUntilTimeout+0x56>
 80046a0:	69fb      	ldr	r3, [r7, #28]
 80046a2:	2b00      	cmp	r3, #0
 80046a4:	d13d      	bne.n	8004722 <SPI_WaitFlagStateUntilTimeout+0xd2>
        /* Disable the SPI and reset the CRC: the CRC value should be cleared
           on both master and slave sides in order to resynchronize the master
           and slave for their respective CRC calculation */

        /* Disable TXE, RXNE and ERR interrupts for the interrupt process */
        __HAL_SPI_DISABLE_IT(hspi, (SPI_IT_TXE | SPI_IT_RXNE | SPI_IT_ERR));
 80046a6:	68fb      	ldr	r3, [r7, #12]
 80046a8:	681b      	ldr	r3, [r3, #0]
 80046aa:	685a      	ldr	r2, [r3, #4]
 80046ac:	68fb      	ldr	r3, [r7, #12]
 80046ae:	681b      	ldr	r3, [r3, #0]
 80046b0:	f022 02e0 	bic.w	r2, r2, #224	; 0xe0
 80046b4:	605a      	str	r2, [r3, #4]

        if ((hspi->Init.Mode == SPI_MODE_MASTER) && ((hspi->Init.Direction == SPI_DIRECTION_1LINE)
 80046b6:	68fb      	ldr	r3, [r7, #12]
 80046b8:	685b      	ldr	r3, [r3, #4]
 80046ba:	f5b3 7f82 	cmp.w	r3, #260	; 0x104
 80046be:	d111      	bne.n	80046e4 <SPI_WaitFlagStateUntilTimeout+0x94>
 80046c0:	68fb      	ldr	r3, [r7, #12]
 80046c2:	689b      	ldr	r3, [r3, #8]
 80046c4:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 80046c8:	d004      	beq.n	80046d4 <SPI_WaitFlagStateUntilTimeout+0x84>
                                                     || (hspi->Init.Direction == SPI_DIRECTION_2LINES_RXONLY)))
 80046ca:	68fb      	ldr	r3, [r7, #12]
 80046cc:	689b      	ldr	r3, [r3, #8]
 80046ce:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 80046d2:	d107      	bne.n	80046e4 <SPI_WaitFlagStateUntilTimeout+0x94>
        {
          /* Disable SPI peripheral */
          __HAL_SPI_DISABLE(hspi);
 80046d4:	68fb      	ldr	r3, [r7, #12]
 80046d6:	681b      	ldr	r3, [r3, #0]
 80046d8:	681a      	ldr	r2, [r3, #0]
 80046da:	68fb      	ldr	r3, [r7, #12]
 80046dc:	681b      	ldr	r3, [r3, #0]
 80046de:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 80046e2:	601a      	str	r2, [r3, #0]
        }

        /* Reset CRC Calculation */
        if (hspi->Init.CRCCalculation == SPI_CRCCALCULATION_ENABLE)
 80046e4:	68fb      	ldr	r3, [r7, #12]
 80046e6:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80046e8:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 80046ec:	d10f      	bne.n	800470e <SPI_WaitFlagStateUntilTimeout+0xbe>
        {
          SPI_RESET_CRC(hspi);
 80046ee:	68fb      	ldr	r3, [r7, #12]
 80046f0:	681b      	ldr	r3, [r3, #0]
 80046f2:	681a      	ldr	r2, [r3, #0]
 80046f4:	68fb      	ldr	r3, [r7, #12]
 80046f6:	681b      	ldr	r3, [r3, #0]
 80046f8:	f422 5200 	bic.w	r2, r2, #8192	; 0x2000
 80046fc:	601a      	str	r2, [r3, #0]
 80046fe:	68fb      	ldr	r3, [r7, #12]
 8004700:	681b      	ldr	r3, [r3, #0]
 8004702:	681a      	ldr	r2, [r3, #0]
 8004704:	68fb      	ldr	r3, [r7, #12]
 8004706:	681b      	ldr	r3, [r3, #0]
 8004708:	f442 5200 	orr.w	r2, r2, #8192	; 0x2000
 800470c:	601a      	str	r2, [r3, #0]
        }

        hspi->State = HAL_SPI_STATE_READY;
 800470e:	68fb      	ldr	r3, [r7, #12]
 8004710:	2201      	movs	r2, #1
 8004712:	f883 2051 	strb.w	r2, [r3, #81]	; 0x51

        /* Process Unlocked */
        __HAL_UNLOCK(hspi);
 8004716:	68fb      	ldr	r3, [r7, #12]
 8004718:	2200      	movs	r2, #0
 800471a:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50

        return HAL_TIMEOUT;
 800471e:	2303      	movs	r3, #3
 8004720:	e017      	b.n	8004752 <SPI_WaitFlagStateUntilTimeout+0x102>
      }
      /* If Systick is disabled or not incremented, deactivate timeout to go in disable loop procedure */
      if (count == 0U)
 8004722:	697b      	ldr	r3, [r7, #20]
 8004724:	2b00      	cmp	r3, #0
 8004726:	d101      	bne.n	800472c <SPI_WaitFlagStateUntilTimeout+0xdc>
      {
        tmp_timeout = 0U;
 8004728:	2300      	movs	r3, #0
 800472a:	61fb      	str	r3, [r7, #28]
      }
      count--;
 800472c:	697b      	ldr	r3, [r7, #20]
 800472e:	3b01      	subs	r3, #1
 8004730:	617b      	str	r3, [r7, #20]
  while ((__HAL_SPI_GET_FLAG(hspi, Flag) ? SET : RESET) != State)
 8004732:	68fb      	ldr	r3, [r7, #12]
 8004734:	681b      	ldr	r3, [r3, #0]
 8004736:	689a      	ldr	r2, [r3, #8]
 8004738:	68bb      	ldr	r3, [r7, #8]
 800473a:	4013      	ands	r3, r2
 800473c:	68ba      	ldr	r2, [r7, #8]
 800473e:	429a      	cmp	r2, r3
 8004740:	bf0c      	ite	eq
 8004742:	2301      	moveq	r3, #1
 8004744:	2300      	movne	r3, #0
 8004746:	b2db      	uxtb	r3, r3
 8004748:	461a      	mov	r2, r3
 800474a:	79fb      	ldrb	r3, [r7, #7]
 800474c:	429a      	cmp	r2, r3
 800474e:	d19b      	bne.n	8004688 <SPI_WaitFlagStateUntilTimeout+0x38>
    }
  }

  return HAL_OK;
 8004750:	2300      	movs	r3, #0
}
 8004752:	4618      	mov	r0, r3
 8004754:	3720      	adds	r7, #32
 8004756:	46bd      	mov	sp, r7
 8004758:	bd80      	pop	{r7, pc}
 800475a:	bf00      	nop
 800475c:	20000008 	.word	0x20000008

08004760 <SPI_EndRxTxTransaction>:
  * @param  Timeout Timeout duration
  * @param  Tickstart tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef SPI_EndRxTxTransaction(SPI_HandleTypeDef *hspi, uint32_t Timeout, uint32_t Tickstart)
{
 8004760:	b580      	push	{r7, lr}
 8004762:	b088      	sub	sp, #32
 8004764:	af02      	add	r7, sp, #8
 8004766:	60f8      	str	r0, [r7, #12]
 8004768:	60b9      	str	r1, [r7, #8]
 800476a:	607a      	str	r2, [r7, #4]
  /* Timeout in Âµs */
  __IO uint32_t count = SPI_BSY_FLAG_WORKAROUND_TIMEOUT * (SystemCoreClock / 24U / 1000000U);
 800476c:	4b1b      	ldr	r3, [pc, #108]	; (80047dc <SPI_EndRxTxTransaction+0x7c>)
 800476e:	681b      	ldr	r3, [r3, #0]
 8004770:	4a1b      	ldr	r2, [pc, #108]	; (80047e0 <SPI_EndRxTxTransaction+0x80>)
 8004772:	fba2 2303 	umull	r2, r3, r2, r3
 8004776:	0d5b      	lsrs	r3, r3, #21
 8004778:	f44f 727a 	mov.w	r2, #1000	; 0x3e8
 800477c:	fb02 f303 	mul.w	r3, r2, r3
 8004780:	617b      	str	r3, [r7, #20]
  /* Erratasheet: BSY bit may stay high at the end of a data transfer in Slave mode */
  if (hspi->Init.Mode == SPI_MODE_MASTER)
 8004782:	68fb      	ldr	r3, [r7, #12]
 8004784:	685b      	ldr	r3, [r3, #4]
 8004786:	f5b3 7f82 	cmp.w	r3, #260	; 0x104
 800478a:	d112      	bne.n	80047b2 <SPI_EndRxTxTransaction+0x52>
  {
    /* Control the BSY flag */
    if (SPI_WaitFlagStateUntilTimeout(hspi, SPI_FLAG_BSY, RESET, Timeout, Tickstart) != HAL_OK)
 800478c:	687b      	ldr	r3, [r7, #4]
 800478e:	9300      	str	r3, [sp, #0]
 8004790:	68bb      	ldr	r3, [r7, #8]
 8004792:	2200      	movs	r2, #0
 8004794:	2180      	movs	r1, #128	; 0x80
 8004796:	68f8      	ldr	r0, [r7, #12]
 8004798:	f7ff ff5a 	bl	8004650 <SPI_WaitFlagStateUntilTimeout>
 800479c:	4603      	mov	r3, r0
 800479e:	2b00      	cmp	r3, #0
 80047a0:	d016      	beq.n	80047d0 <SPI_EndRxTxTransaction+0x70>
    {
      SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
 80047a2:	68fb      	ldr	r3, [r7, #12]
 80047a4:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 80047a6:	f043 0220 	orr.w	r2, r3, #32
 80047aa:	68fb      	ldr	r3, [r7, #12]
 80047ac:	655a      	str	r2, [r3, #84]	; 0x54
      return HAL_TIMEOUT;
 80047ae:	2303      	movs	r3, #3
 80047b0:	e00f      	b.n	80047d2 <SPI_EndRxTxTransaction+0x72>
    * User have to calculate the timeout value to fit with the time of 1 byte transfer.
    * This time is directly link with the SPI clock from Master device.
    */
    do
    {
      if (count == 0U)
 80047b2:	697b      	ldr	r3, [r7, #20]
 80047b4:	2b00      	cmp	r3, #0
 80047b6:	d00a      	beq.n	80047ce <SPI_EndRxTxTransaction+0x6e>
      {
        break;
      }
      count--;
 80047b8:	697b      	ldr	r3, [r7, #20]
 80047ba:	3b01      	subs	r3, #1
 80047bc:	617b      	str	r3, [r7, #20]
    } while (__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_BSY) != RESET);
 80047be:	68fb      	ldr	r3, [r7, #12]
 80047c0:	681b      	ldr	r3, [r3, #0]
 80047c2:	689b      	ldr	r3, [r3, #8]
 80047c4:	f003 0380 	and.w	r3, r3, #128	; 0x80
 80047c8:	2b80      	cmp	r3, #128	; 0x80
 80047ca:	d0f2      	beq.n	80047b2 <SPI_EndRxTxTransaction+0x52>
 80047cc:	e000      	b.n	80047d0 <SPI_EndRxTxTransaction+0x70>
        break;
 80047ce:	bf00      	nop
  }

  return HAL_OK;
 80047d0:	2300      	movs	r3, #0
}
 80047d2:	4618      	mov	r0, r3
 80047d4:	3718      	adds	r7, #24
 80047d6:	46bd      	mov	sp, r7
 80047d8:	bd80      	pop	{r7, pc}
 80047da:	bf00      	nop
 80047dc:	20000008 	.word	0x20000008
 80047e0:	165e9f81 	.word	0x165e9f81

080047e4 <HAL_TIM_Base_Init>:
  *         Ex: call @ref HAL_TIM_Base_DeInit() before HAL_TIM_Base_Init()
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Init(TIM_HandleTypeDef *htim)
{
 80047e4:	b580      	push	{r7, lr}
 80047e6:	b082      	sub	sp, #8
 80047e8:	af00      	add	r7, sp, #0
 80047ea:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 80047ec:	687b      	ldr	r3, [r7, #4]
 80047ee:	2b00      	cmp	r3, #0
 80047f0:	d101      	bne.n	80047f6 <HAL_TIM_Base_Init+0x12>
  {
    return HAL_ERROR;
 80047f2:	2301      	movs	r3, #1
 80047f4:	e041      	b.n	800487a <HAL_TIM_Base_Init+0x96>
  assert_param(IS_TIM_INSTANCE(htim->Instance));
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 80047f6:	687b      	ldr	r3, [r7, #4]
 80047f8:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 80047fc:	b2db      	uxtb	r3, r3
 80047fe:	2b00      	cmp	r3, #0
 8004800:	d106      	bne.n	8004810 <HAL_TIM_Base_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 8004802:	687b      	ldr	r3, [r7, #4]
 8004804:	2200      	movs	r2, #0
 8004806:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->Base_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    HAL_TIM_Base_MspInit(htim);
 800480a:	6878      	ldr	r0, [r7, #4]
 800480c:	f7fd fdc0 	bl	8002390 <HAL_TIM_Base_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8004810:	687b      	ldr	r3, [r7, #4]
 8004812:	2202      	movs	r2, #2
 8004814:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Set the Time Base configuration */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 8004818:	687b      	ldr	r3, [r7, #4]
 800481a:	681a      	ldr	r2, [r3, #0]
 800481c:	687b      	ldr	r3, [r7, #4]
 800481e:	3304      	adds	r3, #4
 8004820:	4619      	mov	r1, r3
 8004822:	4610      	mov	r0, r2
 8004824:	f000 f896 	bl	8004954 <TIM_Base_SetConfig>

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 8004828:	687b      	ldr	r3, [r7, #4]
 800482a:	2201      	movs	r2, #1
 800482c:	f883 2046 	strb.w	r2, [r3, #70]	; 0x46

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8004830:	687b      	ldr	r3, [r7, #4]
 8004832:	2201      	movs	r2, #1
 8004834:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
 8004838:	687b      	ldr	r3, [r7, #4]
 800483a:	2201      	movs	r2, #1
 800483c:	f883 203f 	strb.w	r2, [r3, #63]	; 0x3f
 8004840:	687b      	ldr	r3, [r7, #4]
 8004842:	2201      	movs	r2, #1
 8004844:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40
 8004848:	687b      	ldr	r3, [r7, #4]
 800484a:	2201      	movs	r2, #1
 800484c:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8004850:	687b      	ldr	r3, [r7, #4]
 8004852:	2201      	movs	r2, #1
 8004854:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42
 8004858:	687b      	ldr	r3, [r7, #4]
 800485a:	2201      	movs	r2, #1
 800485c:	f883 2043 	strb.w	r2, [r3, #67]	; 0x43
 8004860:	687b      	ldr	r3, [r7, #4]
 8004862:	2201      	movs	r2, #1
 8004864:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
 8004868:	687b      	ldr	r3, [r7, #4]
 800486a:	2201      	movs	r2, #1
 800486c:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 8004870:	687b      	ldr	r3, [r7, #4]
 8004872:	2201      	movs	r2, #1
 8004874:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  return HAL_OK;
 8004878:	2300      	movs	r3, #0
}
 800487a:	4618      	mov	r0, r3
 800487c:	3708      	adds	r7, #8
 800487e:	46bd      	mov	sp, r7
 8004880:	bd80      	pop	{r7, pc}
	...

08004884 <HAL_TIM_Base_Start>:
  * @brief  Starts the TIM Base generation.
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Start(TIM_HandleTypeDef *htim)
{
 8004884:	b480      	push	{r7}
 8004886:	b085      	sub	sp, #20
 8004888:	af00      	add	r7, sp, #0
 800488a:	6078      	str	r0, [r7, #4]

  /* Check the parameters */
  assert_param(IS_TIM_INSTANCE(htim->Instance));

  /* Check the TIM state */
  if (htim->State != HAL_TIM_STATE_READY)
 800488c:	687b      	ldr	r3, [r7, #4]
 800488e:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8004892:	b2db      	uxtb	r3, r3
 8004894:	2b01      	cmp	r3, #1
 8004896:	d001      	beq.n	800489c <HAL_TIM_Base_Start+0x18>
  {
    return HAL_ERROR;
 8004898:	2301      	movs	r3, #1
 800489a:	e046      	b.n	800492a <HAL_TIM_Base_Start+0xa6>
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 800489c:	687b      	ldr	r3, [r7, #4]
 800489e:	2202      	movs	r2, #2
 80048a0:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 80048a4:	687b      	ldr	r3, [r7, #4]
 80048a6:	681b      	ldr	r3, [r3, #0]
 80048a8:	4a23      	ldr	r2, [pc, #140]	; (8004938 <HAL_TIM_Base_Start+0xb4>)
 80048aa:	4293      	cmp	r3, r2
 80048ac:	d022      	beq.n	80048f4 <HAL_TIM_Base_Start+0x70>
 80048ae:	687b      	ldr	r3, [r7, #4]
 80048b0:	681b      	ldr	r3, [r3, #0]
 80048b2:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 80048b6:	d01d      	beq.n	80048f4 <HAL_TIM_Base_Start+0x70>
 80048b8:	687b      	ldr	r3, [r7, #4]
 80048ba:	681b      	ldr	r3, [r3, #0]
 80048bc:	4a1f      	ldr	r2, [pc, #124]	; (800493c <HAL_TIM_Base_Start+0xb8>)
 80048be:	4293      	cmp	r3, r2
 80048c0:	d018      	beq.n	80048f4 <HAL_TIM_Base_Start+0x70>
 80048c2:	687b      	ldr	r3, [r7, #4]
 80048c4:	681b      	ldr	r3, [r3, #0]
 80048c6:	4a1e      	ldr	r2, [pc, #120]	; (8004940 <HAL_TIM_Base_Start+0xbc>)
 80048c8:	4293      	cmp	r3, r2
 80048ca:	d013      	beq.n	80048f4 <HAL_TIM_Base_Start+0x70>
 80048cc:	687b      	ldr	r3, [r7, #4]
 80048ce:	681b      	ldr	r3, [r3, #0]
 80048d0:	4a1c      	ldr	r2, [pc, #112]	; (8004944 <HAL_TIM_Base_Start+0xc0>)
 80048d2:	4293      	cmp	r3, r2
 80048d4:	d00e      	beq.n	80048f4 <HAL_TIM_Base_Start+0x70>
 80048d6:	687b      	ldr	r3, [r7, #4]
 80048d8:	681b      	ldr	r3, [r3, #0]
 80048da:	4a1b      	ldr	r2, [pc, #108]	; (8004948 <HAL_TIM_Base_Start+0xc4>)
 80048dc:	4293      	cmp	r3, r2
 80048de:	d009      	beq.n	80048f4 <HAL_TIM_Base_Start+0x70>
 80048e0:	687b      	ldr	r3, [r7, #4]
 80048e2:	681b      	ldr	r3, [r3, #0]
 80048e4:	4a19      	ldr	r2, [pc, #100]	; (800494c <HAL_TIM_Base_Start+0xc8>)
 80048e6:	4293      	cmp	r3, r2
 80048e8:	d004      	beq.n	80048f4 <HAL_TIM_Base_Start+0x70>
 80048ea:	687b      	ldr	r3, [r7, #4]
 80048ec:	681b      	ldr	r3, [r3, #0]
 80048ee:	4a18      	ldr	r2, [pc, #96]	; (8004950 <HAL_TIM_Base_Start+0xcc>)
 80048f0:	4293      	cmp	r3, r2
 80048f2:	d111      	bne.n	8004918 <HAL_TIM_Base_Start+0x94>
  {
    tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 80048f4:	687b      	ldr	r3, [r7, #4]
 80048f6:	681b      	ldr	r3, [r3, #0]
 80048f8:	689b      	ldr	r3, [r3, #8]
 80048fa:	f003 0307 	and.w	r3, r3, #7
 80048fe:	60fb      	str	r3, [r7, #12]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8004900:	68fb      	ldr	r3, [r7, #12]
 8004902:	2b06      	cmp	r3, #6
 8004904:	d010      	beq.n	8004928 <HAL_TIM_Base_Start+0xa4>
    {
      __HAL_TIM_ENABLE(htim);
 8004906:	687b      	ldr	r3, [r7, #4]
 8004908:	681b      	ldr	r3, [r3, #0]
 800490a:	681a      	ldr	r2, [r3, #0]
 800490c:	687b      	ldr	r3, [r7, #4]
 800490e:	681b      	ldr	r3, [r3, #0]
 8004910:	f042 0201 	orr.w	r2, r2, #1
 8004914:	601a      	str	r2, [r3, #0]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8004916:	e007      	b.n	8004928 <HAL_TIM_Base_Start+0xa4>
    }
  }
  else
  {
    __HAL_TIM_ENABLE(htim);
 8004918:	687b      	ldr	r3, [r7, #4]
 800491a:	681b      	ldr	r3, [r3, #0]
 800491c:	681a      	ldr	r2, [r3, #0]
 800491e:	687b      	ldr	r3, [r7, #4]
 8004920:	681b      	ldr	r3, [r3, #0]
 8004922:	f042 0201 	orr.w	r2, r2, #1
 8004926:	601a      	str	r2, [r3, #0]
  }

  /* Return function status */
  return HAL_OK;
 8004928:	2300      	movs	r3, #0
}
 800492a:	4618      	mov	r0, r3
 800492c:	3714      	adds	r7, #20
 800492e:	46bd      	mov	sp, r7
 8004930:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004934:	4770      	bx	lr
 8004936:	bf00      	nop
 8004938:	40010000 	.word	0x40010000
 800493c:	40000400 	.word	0x40000400
 8004940:	40000800 	.word	0x40000800
 8004944:	40000c00 	.word	0x40000c00
 8004948:	40010400 	.word	0x40010400
 800494c:	40014000 	.word	0x40014000
 8004950:	40001800 	.word	0x40001800

08004954 <TIM_Base_SetConfig>:
  * @param  TIMx TIM peripheral
  * @param  Structure TIM Base configuration structure
  * @retval None
  */
void TIM_Base_SetConfig(TIM_TypeDef *TIMx, TIM_Base_InitTypeDef *Structure)
{
 8004954:	b480      	push	{r7}
 8004956:	b085      	sub	sp, #20
 8004958:	af00      	add	r7, sp, #0
 800495a:	6078      	str	r0, [r7, #4]
 800495c:	6039      	str	r1, [r7, #0]
  uint32_t tmpcr1;
  tmpcr1 = TIMx->CR1;
 800495e:	687b      	ldr	r3, [r7, #4]
 8004960:	681b      	ldr	r3, [r3, #0]
 8004962:	60fb      	str	r3, [r7, #12]

  /* Set TIM Time Base Unit parameters ---------------------------------------*/
  if (IS_TIM_COUNTER_MODE_SELECT_INSTANCE(TIMx))
 8004964:	687b      	ldr	r3, [r7, #4]
 8004966:	4a40      	ldr	r2, [pc, #256]	; (8004a68 <TIM_Base_SetConfig+0x114>)
 8004968:	4293      	cmp	r3, r2
 800496a:	d013      	beq.n	8004994 <TIM_Base_SetConfig+0x40>
 800496c:	687b      	ldr	r3, [r7, #4]
 800496e:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8004972:	d00f      	beq.n	8004994 <TIM_Base_SetConfig+0x40>
 8004974:	687b      	ldr	r3, [r7, #4]
 8004976:	4a3d      	ldr	r2, [pc, #244]	; (8004a6c <TIM_Base_SetConfig+0x118>)
 8004978:	4293      	cmp	r3, r2
 800497a:	d00b      	beq.n	8004994 <TIM_Base_SetConfig+0x40>
 800497c:	687b      	ldr	r3, [r7, #4]
 800497e:	4a3c      	ldr	r2, [pc, #240]	; (8004a70 <TIM_Base_SetConfig+0x11c>)
 8004980:	4293      	cmp	r3, r2
 8004982:	d007      	beq.n	8004994 <TIM_Base_SetConfig+0x40>
 8004984:	687b      	ldr	r3, [r7, #4]
 8004986:	4a3b      	ldr	r2, [pc, #236]	; (8004a74 <TIM_Base_SetConfig+0x120>)
 8004988:	4293      	cmp	r3, r2
 800498a:	d003      	beq.n	8004994 <TIM_Base_SetConfig+0x40>
 800498c:	687b      	ldr	r3, [r7, #4]
 800498e:	4a3a      	ldr	r2, [pc, #232]	; (8004a78 <TIM_Base_SetConfig+0x124>)
 8004990:	4293      	cmp	r3, r2
 8004992:	d108      	bne.n	80049a6 <TIM_Base_SetConfig+0x52>
  {
    /* Select the Counter Mode */
    tmpcr1 &= ~(TIM_CR1_DIR | TIM_CR1_CMS);
 8004994:	68fb      	ldr	r3, [r7, #12]
 8004996:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 800499a:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= Structure->CounterMode;
 800499c:	683b      	ldr	r3, [r7, #0]
 800499e:	685b      	ldr	r3, [r3, #4]
 80049a0:	68fa      	ldr	r2, [r7, #12]
 80049a2:	4313      	orrs	r3, r2
 80049a4:	60fb      	str	r3, [r7, #12]
  }

  if (IS_TIM_CLOCK_DIVISION_INSTANCE(TIMx))
 80049a6:	687b      	ldr	r3, [r7, #4]
 80049a8:	4a2f      	ldr	r2, [pc, #188]	; (8004a68 <TIM_Base_SetConfig+0x114>)
 80049aa:	4293      	cmp	r3, r2
 80049ac:	d02b      	beq.n	8004a06 <TIM_Base_SetConfig+0xb2>
 80049ae:	687b      	ldr	r3, [r7, #4]
 80049b0:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 80049b4:	d027      	beq.n	8004a06 <TIM_Base_SetConfig+0xb2>
 80049b6:	687b      	ldr	r3, [r7, #4]
 80049b8:	4a2c      	ldr	r2, [pc, #176]	; (8004a6c <TIM_Base_SetConfig+0x118>)
 80049ba:	4293      	cmp	r3, r2
 80049bc:	d023      	beq.n	8004a06 <TIM_Base_SetConfig+0xb2>
 80049be:	687b      	ldr	r3, [r7, #4]
 80049c0:	4a2b      	ldr	r2, [pc, #172]	; (8004a70 <TIM_Base_SetConfig+0x11c>)
 80049c2:	4293      	cmp	r3, r2
 80049c4:	d01f      	beq.n	8004a06 <TIM_Base_SetConfig+0xb2>
 80049c6:	687b      	ldr	r3, [r7, #4]
 80049c8:	4a2a      	ldr	r2, [pc, #168]	; (8004a74 <TIM_Base_SetConfig+0x120>)
 80049ca:	4293      	cmp	r3, r2
 80049cc:	d01b      	beq.n	8004a06 <TIM_Base_SetConfig+0xb2>
 80049ce:	687b      	ldr	r3, [r7, #4]
 80049d0:	4a29      	ldr	r2, [pc, #164]	; (8004a78 <TIM_Base_SetConfig+0x124>)
 80049d2:	4293      	cmp	r3, r2
 80049d4:	d017      	beq.n	8004a06 <TIM_Base_SetConfig+0xb2>
 80049d6:	687b      	ldr	r3, [r7, #4]
 80049d8:	4a28      	ldr	r2, [pc, #160]	; (8004a7c <TIM_Base_SetConfig+0x128>)
 80049da:	4293      	cmp	r3, r2
 80049dc:	d013      	beq.n	8004a06 <TIM_Base_SetConfig+0xb2>
 80049de:	687b      	ldr	r3, [r7, #4]
 80049e0:	4a27      	ldr	r2, [pc, #156]	; (8004a80 <TIM_Base_SetConfig+0x12c>)
 80049e2:	4293      	cmp	r3, r2
 80049e4:	d00f      	beq.n	8004a06 <TIM_Base_SetConfig+0xb2>
 80049e6:	687b      	ldr	r3, [r7, #4]
 80049e8:	4a26      	ldr	r2, [pc, #152]	; (8004a84 <TIM_Base_SetConfig+0x130>)
 80049ea:	4293      	cmp	r3, r2
 80049ec:	d00b      	beq.n	8004a06 <TIM_Base_SetConfig+0xb2>
 80049ee:	687b      	ldr	r3, [r7, #4]
 80049f0:	4a25      	ldr	r2, [pc, #148]	; (8004a88 <TIM_Base_SetConfig+0x134>)
 80049f2:	4293      	cmp	r3, r2
 80049f4:	d007      	beq.n	8004a06 <TIM_Base_SetConfig+0xb2>
 80049f6:	687b      	ldr	r3, [r7, #4]
 80049f8:	4a24      	ldr	r2, [pc, #144]	; (8004a8c <TIM_Base_SetConfig+0x138>)
 80049fa:	4293      	cmp	r3, r2
 80049fc:	d003      	beq.n	8004a06 <TIM_Base_SetConfig+0xb2>
 80049fe:	687b      	ldr	r3, [r7, #4]
 8004a00:	4a23      	ldr	r2, [pc, #140]	; (8004a90 <TIM_Base_SetConfig+0x13c>)
 8004a02:	4293      	cmp	r3, r2
 8004a04:	d108      	bne.n	8004a18 <TIM_Base_SetConfig+0xc4>
  {
    /* Set the clock division */
    tmpcr1 &= ~TIM_CR1_CKD;
 8004a06:	68fb      	ldr	r3, [r7, #12]
 8004a08:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 8004a0c:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= (uint32_t)Structure->ClockDivision;
 8004a0e:	683b      	ldr	r3, [r7, #0]
 8004a10:	68db      	ldr	r3, [r3, #12]
 8004a12:	68fa      	ldr	r2, [r7, #12]
 8004a14:	4313      	orrs	r3, r2
 8004a16:	60fb      	str	r3, [r7, #12]
  }

  /* Set the auto-reload preload */
  MODIFY_REG(tmpcr1, TIM_CR1_ARPE, Structure->AutoReloadPreload);
 8004a18:	68fb      	ldr	r3, [r7, #12]
 8004a1a:	f023 0280 	bic.w	r2, r3, #128	; 0x80
 8004a1e:	683b      	ldr	r3, [r7, #0]
 8004a20:	695b      	ldr	r3, [r3, #20]
 8004a22:	4313      	orrs	r3, r2
 8004a24:	60fb      	str	r3, [r7, #12]

  TIMx->CR1 = tmpcr1;
 8004a26:	687b      	ldr	r3, [r7, #4]
 8004a28:	68fa      	ldr	r2, [r7, #12]
 8004a2a:	601a      	str	r2, [r3, #0]

  /* Set the Autoreload value */
  TIMx->ARR = (uint32_t)Structure->Period ;
 8004a2c:	683b      	ldr	r3, [r7, #0]
 8004a2e:	689a      	ldr	r2, [r3, #8]
 8004a30:	687b      	ldr	r3, [r7, #4]
 8004a32:	62da      	str	r2, [r3, #44]	; 0x2c

  /* Set the Prescaler value */
  TIMx->PSC = Structure->Prescaler;
 8004a34:	683b      	ldr	r3, [r7, #0]
 8004a36:	681a      	ldr	r2, [r3, #0]
 8004a38:	687b      	ldr	r3, [r7, #4]
 8004a3a:	629a      	str	r2, [r3, #40]	; 0x28

  if (IS_TIM_REPETITION_COUNTER_INSTANCE(TIMx))
 8004a3c:	687b      	ldr	r3, [r7, #4]
 8004a3e:	4a0a      	ldr	r2, [pc, #40]	; (8004a68 <TIM_Base_SetConfig+0x114>)
 8004a40:	4293      	cmp	r3, r2
 8004a42:	d003      	beq.n	8004a4c <TIM_Base_SetConfig+0xf8>
 8004a44:	687b      	ldr	r3, [r7, #4]
 8004a46:	4a0c      	ldr	r2, [pc, #48]	; (8004a78 <TIM_Base_SetConfig+0x124>)
 8004a48:	4293      	cmp	r3, r2
 8004a4a:	d103      	bne.n	8004a54 <TIM_Base_SetConfig+0x100>
  {
    /* Set the Repetition Counter value */
    TIMx->RCR = Structure->RepetitionCounter;
 8004a4c:	683b      	ldr	r3, [r7, #0]
 8004a4e:	691a      	ldr	r2, [r3, #16]
 8004a50:	687b      	ldr	r3, [r7, #4]
 8004a52:	631a      	str	r2, [r3, #48]	; 0x30
  }

  /* Generate an update event to reload the Prescaler
     and the repetition counter (only for advanced timer) value immediately */
  TIMx->EGR = TIM_EGR_UG;
 8004a54:	687b      	ldr	r3, [r7, #4]
 8004a56:	2201      	movs	r2, #1
 8004a58:	615a      	str	r2, [r3, #20]
}
 8004a5a:	bf00      	nop
 8004a5c:	3714      	adds	r7, #20
 8004a5e:	46bd      	mov	sp, r7
 8004a60:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004a64:	4770      	bx	lr
 8004a66:	bf00      	nop
 8004a68:	40010000 	.word	0x40010000
 8004a6c:	40000400 	.word	0x40000400
 8004a70:	40000800 	.word	0x40000800
 8004a74:	40000c00 	.word	0x40000c00
 8004a78:	40010400 	.word	0x40010400
 8004a7c:	40014000 	.word	0x40014000
 8004a80:	40014400 	.word	0x40014400
 8004a84:	40014800 	.word	0x40014800
 8004a88:	40001800 	.word	0x40001800
 8004a8c:	40001c00 	.word	0x40001c00
 8004a90:	40002000 	.word	0x40002000

08004a94 <HAL_UART_Init>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Init(UART_HandleTypeDef *huart)
{
 8004a94:	b580      	push	{r7, lr}
 8004a96:	b082      	sub	sp, #8
 8004a98:	af00      	add	r7, sp, #0
 8004a9a:	6078      	str	r0, [r7, #4]
  /* Check the UART handle allocation */
  if (huart == NULL)
 8004a9c:	687b      	ldr	r3, [r7, #4]
 8004a9e:	2b00      	cmp	r3, #0
 8004aa0:	d101      	bne.n	8004aa6 <HAL_UART_Init+0x12>
  {
    return HAL_ERROR;
 8004aa2:	2301      	movs	r3, #1
 8004aa4:	e03f      	b.n	8004b26 <HAL_UART_Init+0x92>
    assert_param(IS_UART_INSTANCE(huart->Instance));
  }
  assert_param(IS_UART_WORD_LENGTH(huart->Init.WordLength));
  assert_param(IS_UART_OVERSAMPLING(huart->Init.OverSampling));

  if (huart->gState == HAL_UART_STATE_RESET)
 8004aa6:	687b      	ldr	r3, [r7, #4]
 8004aa8:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8004aac:	b2db      	uxtb	r3, r3
 8004aae:	2b00      	cmp	r3, #0
 8004ab0:	d106      	bne.n	8004ac0 <HAL_UART_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    huart->Lock = HAL_UNLOCKED;
 8004ab2:	687b      	ldr	r3, [r7, #4]
 8004ab4:	2200      	movs	r2, #0
 8004ab6:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    /* Init the low level hardware */
    huart->MspInitCallback(huart);
#else
    /* Init the low level hardware : GPIO, CLOCK */
    HAL_UART_MspInit(huart);
 8004aba:	6878      	ldr	r0, [r7, #4]
 8004abc:	f7fd fc8a 	bl	80023d4 <HAL_UART_MspInit>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
  }

  huart->gState = HAL_UART_STATE_BUSY;
 8004ac0:	687b      	ldr	r3, [r7, #4]
 8004ac2:	2224      	movs	r2, #36	; 0x24
 8004ac4:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Disable the peripheral */
  __HAL_UART_DISABLE(huart);
 8004ac8:	687b      	ldr	r3, [r7, #4]
 8004aca:	681b      	ldr	r3, [r3, #0]
 8004acc:	68da      	ldr	r2, [r3, #12]
 8004ace:	687b      	ldr	r3, [r7, #4]
 8004ad0:	681b      	ldr	r3, [r3, #0]
 8004ad2:	f422 5200 	bic.w	r2, r2, #8192	; 0x2000
 8004ad6:	60da      	str	r2, [r3, #12]

  /* Set the UART Communication parameters */
  UART_SetConfig(huart);
 8004ad8:	6878      	ldr	r0, [r7, #4]
 8004ada:	f000 f829 	bl	8004b30 <UART_SetConfig>

  /* In asynchronous mode, the following bits must be kept cleared:
     - LINEN and CLKEN bits in the USART_CR2 register,
     - SCEN, HDSEL and IREN  bits in the USART_CR3 register.*/
  CLEAR_BIT(huart->Instance->CR2, (USART_CR2_LINEN | USART_CR2_CLKEN));
 8004ade:	687b      	ldr	r3, [r7, #4]
 8004ae0:	681b      	ldr	r3, [r3, #0]
 8004ae2:	691a      	ldr	r2, [r3, #16]
 8004ae4:	687b      	ldr	r3, [r7, #4]
 8004ae6:	681b      	ldr	r3, [r3, #0]
 8004ae8:	f422 4290 	bic.w	r2, r2, #18432	; 0x4800
 8004aec:	611a      	str	r2, [r3, #16]
  CLEAR_BIT(huart->Instance->CR3, (USART_CR3_SCEN | USART_CR3_HDSEL | USART_CR3_IREN));
 8004aee:	687b      	ldr	r3, [r7, #4]
 8004af0:	681b      	ldr	r3, [r3, #0]
 8004af2:	695a      	ldr	r2, [r3, #20]
 8004af4:	687b      	ldr	r3, [r7, #4]
 8004af6:	681b      	ldr	r3, [r3, #0]
 8004af8:	f022 022a 	bic.w	r2, r2, #42	; 0x2a
 8004afc:	615a      	str	r2, [r3, #20]

  /* Enable the peripheral */
  __HAL_UART_ENABLE(huart);
 8004afe:	687b      	ldr	r3, [r7, #4]
 8004b00:	681b      	ldr	r3, [r3, #0]
 8004b02:	68da      	ldr	r2, [r3, #12]
 8004b04:	687b      	ldr	r3, [r7, #4]
 8004b06:	681b      	ldr	r3, [r3, #0]
 8004b08:	f442 5200 	orr.w	r2, r2, #8192	; 0x2000
 8004b0c:	60da      	str	r2, [r3, #12]

  /* Initialize the UART state */
  huart->ErrorCode = HAL_UART_ERROR_NONE;
 8004b0e:	687b      	ldr	r3, [r7, #4]
 8004b10:	2200      	movs	r2, #0
 8004b12:	641a      	str	r2, [r3, #64]	; 0x40
  huart->gState = HAL_UART_STATE_READY;
 8004b14:	687b      	ldr	r3, [r7, #4]
 8004b16:	2220      	movs	r2, #32
 8004b18:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
  huart->RxState = HAL_UART_STATE_READY;
 8004b1c:	687b      	ldr	r3, [r7, #4]
 8004b1e:	2220      	movs	r2, #32
 8004b20:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e

  return HAL_OK;
 8004b24:	2300      	movs	r3, #0
}
 8004b26:	4618      	mov	r0, r3
 8004b28:	3708      	adds	r7, #8
 8004b2a:	46bd      	mov	sp, r7
 8004b2c:	bd80      	pop	{r7, pc}
	...

08004b30 <UART_SetConfig>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
static void UART_SetConfig(UART_HandleTypeDef *huart)
{
 8004b30:	e92d 4fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp, lr}
 8004b34:	b0c0      	sub	sp, #256	; 0x100
 8004b36:	af00      	add	r7, sp, #0
 8004b38:	f8c7 00f4 	str.w	r0, [r7, #244]	; 0xf4
  assert_param(IS_UART_MODE(huart->Init.Mode));

  /*-------------------------- USART CR2 Configuration -----------------------*/
  /* Configure the UART Stop Bits: Set STOP[13:12] bits
     according to huart->Init.StopBits value */
  MODIFY_REG(huart->Instance->CR2, USART_CR2_STOP, huart->Init.StopBits);
 8004b3c:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8004b40:	681b      	ldr	r3, [r3, #0]
 8004b42:	691b      	ldr	r3, [r3, #16]
 8004b44:	f423 5040 	bic.w	r0, r3, #12288	; 0x3000
 8004b48:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8004b4c:	68d9      	ldr	r1, [r3, #12]
 8004b4e:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8004b52:	681a      	ldr	r2, [r3, #0]
 8004b54:	ea40 0301 	orr.w	r3, r0, r1
 8004b58:	6113      	str	r3, [r2, #16]
     Set the M bits according to huart->Init.WordLength value
     Set PCE and PS bits according to huart->Init.Parity value
     Set TE and RE bits according to huart->Init.Mode value
     Set OVER8 bit according to huart->Init.OverSampling value */

  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling;
 8004b5a:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8004b5e:	689a      	ldr	r2, [r3, #8]
 8004b60:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8004b64:	691b      	ldr	r3, [r3, #16]
 8004b66:	431a      	orrs	r2, r3
 8004b68:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8004b6c:	695b      	ldr	r3, [r3, #20]
 8004b6e:	431a      	orrs	r2, r3
 8004b70:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8004b74:	69db      	ldr	r3, [r3, #28]
 8004b76:	4313      	orrs	r3, r2
 8004b78:	f8c7 30f8 	str.w	r3, [r7, #248]	; 0xf8
  MODIFY_REG(huart->Instance->CR1,
 8004b7c:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8004b80:	681b      	ldr	r3, [r3, #0]
 8004b82:	68db      	ldr	r3, [r3, #12]
 8004b84:	f423 4116 	bic.w	r1, r3, #38400	; 0x9600
 8004b88:	f021 010c 	bic.w	r1, r1, #12
 8004b8c:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8004b90:	681a      	ldr	r2, [r3, #0]
 8004b92:	f8d7 30f8 	ldr.w	r3, [r7, #248]	; 0xf8
 8004b96:	430b      	orrs	r3, r1
 8004b98:	60d3      	str	r3, [r2, #12]
             (uint32_t)(USART_CR1_M | USART_CR1_PCE | USART_CR1_PS | USART_CR1_TE | USART_CR1_RE | USART_CR1_OVER8),
             tmpreg);

  /*-------------------------- USART CR3 Configuration -----------------------*/
  /* Configure the UART HFC: Set CTSE and RTSE bits according to huart->Init.HwFlowCtl value */
  MODIFY_REG(huart->Instance->CR3, (USART_CR3_RTSE | USART_CR3_CTSE), huart->Init.HwFlowCtl);
 8004b9a:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8004b9e:	681b      	ldr	r3, [r3, #0]
 8004ba0:	695b      	ldr	r3, [r3, #20]
 8004ba2:	f423 7040 	bic.w	r0, r3, #768	; 0x300
 8004ba6:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8004baa:	6999      	ldr	r1, [r3, #24]
 8004bac:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8004bb0:	681a      	ldr	r2, [r3, #0]
 8004bb2:	ea40 0301 	orr.w	r3, r0, r1
 8004bb6:	6153      	str	r3, [r2, #20]
    if ((huart->Instance == USART1) || (huart->Instance == USART6) || (huart->Instance == UART9) || (huart->Instance == UART10))
    {
      pclk = HAL_RCC_GetPCLK2Freq();
    }
#elif defined(USART6)
    if ((huart->Instance == USART1) || (huart->Instance == USART6))
 8004bb8:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8004bbc:	681a      	ldr	r2, [r3, #0]
 8004bbe:	4b8f      	ldr	r3, [pc, #572]	; (8004dfc <UART_SetConfig+0x2cc>)
 8004bc0:	429a      	cmp	r2, r3
 8004bc2:	d005      	beq.n	8004bd0 <UART_SetConfig+0xa0>
 8004bc4:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8004bc8:	681a      	ldr	r2, [r3, #0]
 8004bca:	4b8d      	ldr	r3, [pc, #564]	; (8004e00 <UART_SetConfig+0x2d0>)
 8004bcc:	429a      	cmp	r2, r3
 8004bce:	d104      	bne.n	8004bda <UART_SetConfig+0xaa>
    {
      pclk = HAL_RCC_GetPCLK2Freq();
 8004bd0:	f7fe fd4a 	bl	8003668 <HAL_RCC_GetPCLK2Freq>
 8004bd4:	f8c7 00fc 	str.w	r0, [r7, #252]	; 0xfc
 8004bd8:	e003      	b.n	8004be2 <UART_SetConfig+0xb2>
      pclk = HAL_RCC_GetPCLK2Freq();
    }
#endif /* USART6 */
    else
    {
      pclk = HAL_RCC_GetPCLK1Freq();
 8004bda:	f7fe fd31 	bl	8003640 <HAL_RCC_GetPCLK1Freq>
 8004bde:	f8c7 00fc 	str.w	r0, [r7, #252]	; 0xfc
    }
  /*-------------------------- USART BRR Configuration ---------------------*/
  if (huart->Init.OverSampling == UART_OVERSAMPLING_8)
 8004be2:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8004be6:	69db      	ldr	r3, [r3, #28]
 8004be8:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 8004bec:	f040 810c 	bne.w	8004e08 <UART_SetConfig+0x2d8>
  {
    huart->Instance->BRR = UART_BRR_SAMPLING8(pclk, huart->Init.BaudRate);
 8004bf0:	f8d7 30fc 	ldr.w	r3, [r7, #252]	; 0xfc
 8004bf4:	2200      	movs	r2, #0
 8004bf6:	f8c7 30e8 	str.w	r3, [r7, #232]	; 0xe8
 8004bfa:	f8c7 20ec 	str.w	r2, [r7, #236]	; 0xec
 8004bfe:	e9d7 453a 	ldrd	r4, r5, [r7, #232]	; 0xe8
 8004c02:	4622      	mov	r2, r4
 8004c04:	462b      	mov	r3, r5
 8004c06:	1891      	adds	r1, r2, r2
 8004c08:	65b9      	str	r1, [r7, #88]	; 0x58
 8004c0a:	415b      	adcs	r3, r3
 8004c0c:	65fb      	str	r3, [r7, #92]	; 0x5c
 8004c0e:	e9d7 2316 	ldrd	r2, r3, [r7, #88]	; 0x58
 8004c12:	4621      	mov	r1, r4
 8004c14:	eb12 0801 	adds.w	r8, r2, r1
 8004c18:	4629      	mov	r1, r5
 8004c1a:	eb43 0901 	adc.w	r9, r3, r1
 8004c1e:	f04f 0200 	mov.w	r2, #0
 8004c22:	f04f 0300 	mov.w	r3, #0
 8004c26:	ea4f 03c9 	mov.w	r3, r9, lsl #3
 8004c2a:	ea43 7358 	orr.w	r3, r3, r8, lsr #29
 8004c2e:	ea4f 02c8 	mov.w	r2, r8, lsl #3
 8004c32:	4690      	mov	r8, r2
 8004c34:	4699      	mov	r9, r3
 8004c36:	4623      	mov	r3, r4
 8004c38:	eb18 0303 	adds.w	r3, r8, r3
 8004c3c:	f8c7 30e0 	str.w	r3, [r7, #224]	; 0xe0
 8004c40:	462b      	mov	r3, r5
 8004c42:	eb49 0303 	adc.w	r3, r9, r3
 8004c46:	f8c7 30e4 	str.w	r3, [r7, #228]	; 0xe4
 8004c4a:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8004c4e:	685b      	ldr	r3, [r3, #4]
 8004c50:	2200      	movs	r2, #0
 8004c52:	f8c7 30d8 	str.w	r3, [r7, #216]	; 0xd8
 8004c56:	f8c7 20dc 	str.w	r2, [r7, #220]	; 0xdc
 8004c5a:	e9d7 1236 	ldrd	r1, r2, [r7, #216]	; 0xd8
 8004c5e:	460b      	mov	r3, r1
 8004c60:	18db      	adds	r3, r3, r3
 8004c62:	653b      	str	r3, [r7, #80]	; 0x50
 8004c64:	4613      	mov	r3, r2
 8004c66:	eb42 0303 	adc.w	r3, r2, r3
 8004c6a:	657b      	str	r3, [r7, #84]	; 0x54
 8004c6c:	e9d7 2314 	ldrd	r2, r3, [r7, #80]	; 0x50
 8004c70:	e9d7 0138 	ldrd	r0, r1, [r7, #224]	; 0xe0
 8004c74:	f7fb ffb8 	bl	8000be8 <__aeabi_uldivmod>
 8004c78:	4602      	mov	r2, r0
 8004c7a:	460b      	mov	r3, r1
 8004c7c:	4b61      	ldr	r3, [pc, #388]	; (8004e04 <UART_SetConfig+0x2d4>)
 8004c7e:	fba3 2302 	umull	r2, r3, r3, r2
 8004c82:	095b      	lsrs	r3, r3, #5
 8004c84:	011c      	lsls	r4, r3, #4
 8004c86:	f8d7 30fc 	ldr.w	r3, [r7, #252]	; 0xfc
 8004c8a:	2200      	movs	r2, #0
 8004c8c:	f8c7 30d0 	str.w	r3, [r7, #208]	; 0xd0
 8004c90:	f8c7 20d4 	str.w	r2, [r7, #212]	; 0xd4
 8004c94:	e9d7 8934 	ldrd	r8, r9, [r7, #208]	; 0xd0
 8004c98:	4642      	mov	r2, r8
 8004c9a:	464b      	mov	r3, r9
 8004c9c:	1891      	adds	r1, r2, r2
 8004c9e:	64b9      	str	r1, [r7, #72]	; 0x48
 8004ca0:	415b      	adcs	r3, r3
 8004ca2:	64fb      	str	r3, [r7, #76]	; 0x4c
 8004ca4:	e9d7 2312 	ldrd	r2, r3, [r7, #72]	; 0x48
 8004ca8:	4641      	mov	r1, r8
 8004caa:	eb12 0a01 	adds.w	sl, r2, r1
 8004cae:	4649      	mov	r1, r9
 8004cb0:	eb43 0b01 	adc.w	fp, r3, r1
 8004cb4:	f04f 0200 	mov.w	r2, #0
 8004cb8:	f04f 0300 	mov.w	r3, #0
 8004cbc:	ea4f 03cb 	mov.w	r3, fp, lsl #3
 8004cc0:	ea43 735a 	orr.w	r3, r3, sl, lsr #29
 8004cc4:	ea4f 02ca 	mov.w	r2, sl, lsl #3
 8004cc8:	4692      	mov	sl, r2
 8004cca:	469b      	mov	fp, r3
 8004ccc:	4643      	mov	r3, r8
 8004cce:	eb1a 0303 	adds.w	r3, sl, r3
 8004cd2:	f8c7 30c8 	str.w	r3, [r7, #200]	; 0xc8
 8004cd6:	464b      	mov	r3, r9
 8004cd8:	eb4b 0303 	adc.w	r3, fp, r3
 8004cdc:	f8c7 30cc 	str.w	r3, [r7, #204]	; 0xcc
 8004ce0:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8004ce4:	685b      	ldr	r3, [r3, #4]
 8004ce6:	2200      	movs	r2, #0
 8004ce8:	f8c7 30c0 	str.w	r3, [r7, #192]	; 0xc0
 8004cec:	f8c7 20c4 	str.w	r2, [r7, #196]	; 0xc4
 8004cf0:	e9d7 1230 	ldrd	r1, r2, [r7, #192]	; 0xc0
 8004cf4:	460b      	mov	r3, r1
 8004cf6:	18db      	adds	r3, r3, r3
 8004cf8:	643b      	str	r3, [r7, #64]	; 0x40
 8004cfa:	4613      	mov	r3, r2
 8004cfc:	eb42 0303 	adc.w	r3, r2, r3
 8004d00:	647b      	str	r3, [r7, #68]	; 0x44
 8004d02:	e9d7 2310 	ldrd	r2, r3, [r7, #64]	; 0x40
 8004d06:	e9d7 0132 	ldrd	r0, r1, [r7, #200]	; 0xc8
 8004d0a:	f7fb ff6d 	bl	8000be8 <__aeabi_uldivmod>
 8004d0e:	4602      	mov	r2, r0
 8004d10:	460b      	mov	r3, r1
 8004d12:	4611      	mov	r1, r2
 8004d14:	4b3b      	ldr	r3, [pc, #236]	; (8004e04 <UART_SetConfig+0x2d4>)
 8004d16:	fba3 2301 	umull	r2, r3, r3, r1
 8004d1a:	095b      	lsrs	r3, r3, #5
 8004d1c:	2264      	movs	r2, #100	; 0x64
 8004d1e:	fb02 f303 	mul.w	r3, r2, r3
 8004d22:	1acb      	subs	r3, r1, r3
 8004d24:	00db      	lsls	r3, r3, #3
 8004d26:	f103 0232 	add.w	r2, r3, #50	; 0x32
 8004d2a:	4b36      	ldr	r3, [pc, #216]	; (8004e04 <UART_SetConfig+0x2d4>)
 8004d2c:	fba3 2302 	umull	r2, r3, r3, r2
 8004d30:	095b      	lsrs	r3, r3, #5
 8004d32:	005b      	lsls	r3, r3, #1
 8004d34:	f403 73f8 	and.w	r3, r3, #496	; 0x1f0
 8004d38:	441c      	add	r4, r3
 8004d3a:	f8d7 30fc 	ldr.w	r3, [r7, #252]	; 0xfc
 8004d3e:	2200      	movs	r2, #0
 8004d40:	f8c7 30b8 	str.w	r3, [r7, #184]	; 0xb8
 8004d44:	f8c7 20bc 	str.w	r2, [r7, #188]	; 0xbc
 8004d48:	e9d7 892e 	ldrd	r8, r9, [r7, #184]	; 0xb8
 8004d4c:	4642      	mov	r2, r8
 8004d4e:	464b      	mov	r3, r9
 8004d50:	1891      	adds	r1, r2, r2
 8004d52:	63b9      	str	r1, [r7, #56]	; 0x38
 8004d54:	415b      	adcs	r3, r3
 8004d56:	63fb      	str	r3, [r7, #60]	; 0x3c
 8004d58:	e9d7 230e 	ldrd	r2, r3, [r7, #56]	; 0x38
 8004d5c:	4641      	mov	r1, r8
 8004d5e:	1851      	adds	r1, r2, r1
 8004d60:	6339      	str	r1, [r7, #48]	; 0x30
 8004d62:	4649      	mov	r1, r9
 8004d64:	414b      	adcs	r3, r1
 8004d66:	637b      	str	r3, [r7, #52]	; 0x34
 8004d68:	f04f 0200 	mov.w	r2, #0
 8004d6c:	f04f 0300 	mov.w	r3, #0
 8004d70:	e9d7 ab0c 	ldrd	sl, fp, [r7, #48]	; 0x30
 8004d74:	4659      	mov	r1, fp
 8004d76:	00cb      	lsls	r3, r1, #3
 8004d78:	4651      	mov	r1, sl
 8004d7a:	ea43 7351 	orr.w	r3, r3, r1, lsr #29
 8004d7e:	4651      	mov	r1, sl
 8004d80:	00ca      	lsls	r2, r1, #3
 8004d82:	4610      	mov	r0, r2
 8004d84:	4619      	mov	r1, r3
 8004d86:	4603      	mov	r3, r0
 8004d88:	4642      	mov	r2, r8
 8004d8a:	189b      	adds	r3, r3, r2
 8004d8c:	f8c7 30b0 	str.w	r3, [r7, #176]	; 0xb0
 8004d90:	464b      	mov	r3, r9
 8004d92:	460a      	mov	r2, r1
 8004d94:	eb42 0303 	adc.w	r3, r2, r3
 8004d98:	f8c7 30b4 	str.w	r3, [r7, #180]	; 0xb4
 8004d9c:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8004da0:	685b      	ldr	r3, [r3, #4]
 8004da2:	2200      	movs	r2, #0
 8004da4:	f8c7 30a8 	str.w	r3, [r7, #168]	; 0xa8
 8004da8:	f8c7 20ac 	str.w	r2, [r7, #172]	; 0xac
 8004dac:	e9d7 122a 	ldrd	r1, r2, [r7, #168]	; 0xa8
 8004db0:	460b      	mov	r3, r1
 8004db2:	18db      	adds	r3, r3, r3
 8004db4:	62bb      	str	r3, [r7, #40]	; 0x28
 8004db6:	4613      	mov	r3, r2
 8004db8:	eb42 0303 	adc.w	r3, r2, r3
 8004dbc:	62fb      	str	r3, [r7, #44]	; 0x2c
 8004dbe:	e9d7 230a 	ldrd	r2, r3, [r7, #40]	; 0x28
 8004dc2:	e9d7 012c 	ldrd	r0, r1, [r7, #176]	; 0xb0
 8004dc6:	f7fb ff0f 	bl	8000be8 <__aeabi_uldivmod>
 8004dca:	4602      	mov	r2, r0
 8004dcc:	460b      	mov	r3, r1
 8004dce:	4b0d      	ldr	r3, [pc, #52]	; (8004e04 <UART_SetConfig+0x2d4>)
 8004dd0:	fba3 1302 	umull	r1, r3, r3, r2
 8004dd4:	095b      	lsrs	r3, r3, #5
 8004dd6:	2164      	movs	r1, #100	; 0x64
 8004dd8:	fb01 f303 	mul.w	r3, r1, r3
 8004ddc:	1ad3      	subs	r3, r2, r3
 8004dde:	00db      	lsls	r3, r3, #3
 8004de0:	3332      	adds	r3, #50	; 0x32
 8004de2:	4a08      	ldr	r2, [pc, #32]	; (8004e04 <UART_SetConfig+0x2d4>)
 8004de4:	fba2 2303 	umull	r2, r3, r2, r3
 8004de8:	095b      	lsrs	r3, r3, #5
 8004dea:	f003 0207 	and.w	r2, r3, #7
 8004dee:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8004df2:	681b      	ldr	r3, [r3, #0]
 8004df4:	4422      	add	r2, r4
 8004df6:	609a      	str	r2, [r3, #8]
  }
  else
  {
    huart->Instance->BRR = UART_BRR_SAMPLING16(pclk, huart->Init.BaudRate);
  }
}
 8004df8:	e106      	b.n	8005008 <UART_SetConfig+0x4d8>
 8004dfa:	bf00      	nop
 8004dfc:	40011000 	.word	0x40011000
 8004e00:	40011400 	.word	0x40011400
 8004e04:	51eb851f 	.word	0x51eb851f
    huart->Instance->BRR = UART_BRR_SAMPLING16(pclk, huart->Init.BaudRate);
 8004e08:	f8d7 30fc 	ldr.w	r3, [r7, #252]	; 0xfc
 8004e0c:	2200      	movs	r2, #0
 8004e0e:	f8c7 30a0 	str.w	r3, [r7, #160]	; 0xa0
 8004e12:	f8c7 20a4 	str.w	r2, [r7, #164]	; 0xa4
 8004e16:	e9d7 8928 	ldrd	r8, r9, [r7, #160]	; 0xa0
 8004e1a:	4642      	mov	r2, r8
 8004e1c:	464b      	mov	r3, r9
 8004e1e:	1891      	adds	r1, r2, r2
 8004e20:	6239      	str	r1, [r7, #32]
 8004e22:	415b      	adcs	r3, r3
 8004e24:	627b      	str	r3, [r7, #36]	; 0x24
 8004e26:	e9d7 2308 	ldrd	r2, r3, [r7, #32]
 8004e2a:	4641      	mov	r1, r8
 8004e2c:	1854      	adds	r4, r2, r1
 8004e2e:	4649      	mov	r1, r9
 8004e30:	eb43 0501 	adc.w	r5, r3, r1
 8004e34:	f04f 0200 	mov.w	r2, #0
 8004e38:	f04f 0300 	mov.w	r3, #0
 8004e3c:	00eb      	lsls	r3, r5, #3
 8004e3e:	ea43 7354 	orr.w	r3, r3, r4, lsr #29
 8004e42:	00e2      	lsls	r2, r4, #3
 8004e44:	4614      	mov	r4, r2
 8004e46:	461d      	mov	r5, r3
 8004e48:	4643      	mov	r3, r8
 8004e4a:	18e3      	adds	r3, r4, r3
 8004e4c:	f8c7 3098 	str.w	r3, [r7, #152]	; 0x98
 8004e50:	464b      	mov	r3, r9
 8004e52:	eb45 0303 	adc.w	r3, r5, r3
 8004e56:	f8c7 309c 	str.w	r3, [r7, #156]	; 0x9c
 8004e5a:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8004e5e:	685b      	ldr	r3, [r3, #4]
 8004e60:	2200      	movs	r2, #0
 8004e62:	f8c7 3090 	str.w	r3, [r7, #144]	; 0x90
 8004e66:	f8c7 2094 	str.w	r2, [r7, #148]	; 0x94
 8004e6a:	f04f 0200 	mov.w	r2, #0
 8004e6e:	f04f 0300 	mov.w	r3, #0
 8004e72:	e9d7 4524 	ldrd	r4, r5, [r7, #144]	; 0x90
 8004e76:	4629      	mov	r1, r5
 8004e78:	008b      	lsls	r3, r1, #2
 8004e7a:	4621      	mov	r1, r4
 8004e7c:	ea43 7391 	orr.w	r3, r3, r1, lsr #30
 8004e80:	4621      	mov	r1, r4
 8004e82:	008a      	lsls	r2, r1, #2
 8004e84:	e9d7 0126 	ldrd	r0, r1, [r7, #152]	; 0x98
 8004e88:	f7fb feae 	bl	8000be8 <__aeabi_uldivmod>
 8004e8c:	4602      	mov	r2, r0
 8004e8e:	460b      	mov	r3, r1
 8004e90:	4b60      	ldr	r3, [pc, #384]	; (8005014 <UART_SetConfig+0x4e4>)
 8004e92:	fba3 2302 	umull	r2, r3, r3, r2
 8004e96:	095b      	lsrs	r3, r3, #5
 8004e98:	011c      	lsls	r4, r3, #4
 8004e9a:	f8d7 30fc 	ldr.w	r3, [r7, #252]	; 0xfc
 8004e9e:	2200      	movs	r2, #0
 8004ea0:	f8c7 3088 	str.w	r3, [r7, #136]	; 0x88
 8004ea4:	f8c7 208c 	str.w	r2, [r7, #140]	; 0x8c
 8004ea8:	e9d7 8922 	ldrd	r8, r9, [r7, #136]	; 0x88
 8004eac:	4642      	mov	r2, r8
 8004eae:	464b      	mov	r3, r9
 8004eb0:	1891      	adds	r1, r2, r2
 8004eb2:	61b9      	str	r1, [r7, #24]
 8004eb4:	415b      	adcs	r3, r3
 8004eb6:	61fb      	str	r3, [r7, #28]
 8004eb8:	e9d7 2306 	ldrd	r2, r3, [r7, #24]
 8004ebc:	4641      	mov	r1, r8
 8004ebe:	1851      	adds	r1, r2, r1
 8004ec0:	6139      	str	r1, [r7, #16]
 8004ec2:	4649      	mov	r1, r9
 8004ec4:	414b      	adcs	r3, r1
 8004ec6:	617b      	str	r3, [r7, #20]
 8004ec8:	f04f 0200 	mov.w	r2, #0
 8004ecc:	f04f 0300 	mov.w	r3, #0
 8004ed0:	e9d7 ab04 	ldrd	sl, fp, [r7, #16]
 8004ed4:	4659      	mov	r1, fp
 8004ed6:	00cb      	lsls	r3, r1, #3
 8004ed8:	4651      	mov	r1, sl
 8004eda:	ea43 7351 	orr.w	r3, r3, r1, lsr #29
 8004ede:	4651      	mov	r1, sl
 8004ee0:	00ca      	lsls	r2, r1, #3
 8004ee2:	4610      	mov	r0, r2
 8004ee4:	4619      	mov	r1, r3
 8004ee6:	4603      	mov	r3, r0
 8004ee8:	4642      	mov	r2, r8
 8004eea:	189b      	adds	r3, r3, r2
 8004eec:	f8c7 3080 	str.w	r3, [r7, #128]	; 0x80
 8004ef0:	464b      	mov	r3, r9
 8004ef2:	460a      	mov	r2, r1
 8004ef4:	eb42 0303 	adc.w	r3, r2, r3
 8004ef8:	f8c7 3084 	str.w	r3, [r7, #132]	; 0x84
 8004efc:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8004f00:	685b      	ldr	r3, [r3, #4]
 8004f02:	2200      	movs	r2, #0
 8004f04:	67bb      	str	r3, [r7, #120]	; 0x78
 8004f06:	67fa      	str	r2, [r7, #124]	; 0x7c
 8004f08:	f04f 0200 	mov.w	r2, #0
 8004f0c:	f04f 0300 	mov.w	r3, #0
 8004f10:	e9d7 891e 	ldrd	r8, r9, [r7, #120]	; 0x78
 8004f14:	4649      	mov	r1, r9
 8004f16:	008b      	lsls	r3, r1, #2
 8004f18:	4641      	mov	r1, r8
 8004f1a:	ea43 7391 	orr.w	r3, r3, r1, lsr #30
 8004f1e:	4641      	mov	r1, r8
 8004f20:	008a      	lsls	r2, r1, #2
 8004f22:	e9d7 0120 	ldrd	r0, r1, [r7, #128]	; 0x80
 8004f26:	f7fb fe5f 	bl	8000be8 <__aeabi_uldivmod>
 8004f2a:	4602      	mov	r2, r0
 8004f2c:	460b      	mov	r3, r1
 8004f2e:	4611      	mov	r1, r2
 8004f30:	4b38      	ldr	r3, [pc, #224]	; (8005014 <UART_SetConfig+0x4e4>)
 8004f32:	fba3 2301 	umull	r2, r3, r3, r1
 8004f36:	095b      	lsrs	r3, r3, #5
 8004f38:	2264      	movs	r2, #100	; 0x64
 8004f3a:	fb02 f303 	mul.w	r3, r2, r3
 8004f3e:	1acb      	subs	r3, r1, r3
 8004f40:	011b      	lsls	r3, r3, #4
 8004f42:	3332      	adds	r3, #50	; 0x32
 8004f44:	4a33      	ldr	r2, [pc, #204]	; (8005014 <UART_SetConfig+0x4e4>)
 8004f46:	fba2 2303 	umull	r2, r3, r2, r3
 8004f4a:	095b      	lsrs	r3, r3, #5
 8004f4c:	f003 03f0 	and.w	r3, r3, #240	; 0xf0
 8004f50:	441c      	add	r4, r3
 8004f52:	f8d7 30fc 	ldr.w	r3, [r7, #252]	; 0xfc
 8004f56:	2200      	movs	r2, #0
 8004f58:	673b      	str	r3, [r7, #112]	; 0x70
 8004f5a:	677a      	str	r2, [r7, #116]	; 0x74
 8004f5c:	e9d7 891c 	ldrd	r8, r9, [r7, #112]	; 0x70
 8004f60:	4642      	mov	r2, r8
 8004f62:	464b      	mov	r3, r9
 8004f64:	1891      	adds	r1, r2, r2
 8004f66:	60b9      	str	r1, [r7, #8]
 8004f68:	415b      	adcs	r3, r3
 8004f6a:	60fb      	str	r3, [r7, #12]
 8004f6c:	e9d7 2302 	ldrd	r2, r3, [r7, #8]
 8004f70:	4641      	mov	r1, r8
 8004f72:	1851      	adds	r1, r2, r1
 8004f74:	6039      	str	r1, [r7, #0]
 8004f76:	4649      	mov	r1, r9
 8004f78:	414b      	adcs	r3, r1
 8004f7a:	607b      	str	r3, [r7, #4]
 8004f7c:	f04f 0200 	mov.w	r2, #0
 8004f80:	f04f 0300 	mov.w	r3, #0
 8004f84:	e9d7 ab00 	ldrd	sl, fp, [r7]
 8004f88:	4659      	mov	r1, fp
 8004f8a:	00cb      	lsls	r3, r1, #3
 8004f8c:	4651      	mov	r1, sl
 8004f8e:	ea43 7351 	orr.w	r3, r3, r1, lsr #29
 8004f92:	4651      	mov	r1, sl
 8004f94:	00ca      	lsls	r2, r1, #3
 8004f96:	4610      	mov	r0, r2
 8004f98:	4619      	mov	r1, r3
 8004f9a:	4603      	mov	r3, r0
 8004f9c:	4642      	mov	r2, r8
 8004f9e:	189b      	adds	r3, r3, r2
 8004fa0:	66bb      	str	r3, [r7, #104]	; 0x68
 8004fa2:	464b      	mov	r3, r9
 8004fa4:	460a      	mov	r2, r1
 8004fa6:	eb42 0303 	adc.w	r3, r2, r3
 8004faa:	66fb      	str	r3, [r7, #108]	; 0x6c
 8004fac:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8004fb0:	685b      	ldr	r3, [r3, #4]
 8004fb2:	2200      	movs	r2, #0
 8004fb4:	663b      	str	r3, [r7, #96]	; 0x60
 8004fb6:	667a      	str	r2, [r7, #100]	; 0x64
 8004fb8:	f04f 0200 	mov.w	r2, #0
 8004fbc:	f04f 0300 	mov.w	r3, #0
 8004fc0:	e9d7 8918 	ldrd	r8, r9, [r7, #96]	; 0x60
 8004fc4:	4649      	mov	r1, r9
 8004fc6:	008b      	lsls	r3, r1, #2
 8004fc8:	4641      	mov	r1, r8
 8004fca:	ea43 7391 	orr.w	r3, r3, r1, lsr #30
 8004fce:	4641      	mov	r1, r8
 8004fd0:	008a      	lsls	r2, r1, #2
 8004fd2:	e9d7 011a 	ldrd	r0, r1, [r7, #104]	; 0x68
 8004fd6:	f7fb fe07 	bl	8000be8 <__aeabi_uldivmod>
 8004fda:	4602      	mov	r2, r0
 8004fdc:	460b      	mov	r3, r1
 8004fde:	4b0d      	ldr	r3, [pc, #52]	; (8005014 <UART_SetConfig+0x4e4>)
 8004fe0:	fba3 1302 	umull	r1, r3, r3, r2
 8004fe4:	095b      	lsrs	r3, r3, #5
 8004fe6:	2164      	movs	r1, #100	; 0x64
 8004fe8:	fb01 f303 	mul.w	r3, r1, r3
 8004fec:	1ad3      	subs	r3, r2, r3
 8004fee:	011b      	lsls	r3, r3, #4
 8004ff0:	3332      	adds	r3, #50	; 0x32
 8004ff2:	4a08      	ldr	r2, [pc, #32]	; (8005014 <UART_SetConfig+0x4e4>)
 8004ff4:	fba2 2303 	umull	r2, r3, r2, r3
 8004ff8:	095b      	lsrs	r3, r3, #5
 8004ffa:	f003 020f 	and.w	r2, r3, #15
 8004ffe:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8005002:	681b      	ldr	r3, [r3, #0]
 8005004:	4422      	add	r2, r4
 8005006:	609a      	str	r2, [r3, #8]
}
 8005008:	bf00      	nop
 800500a:	f507 7780 	add.w	r7, r7, #256	; 0x100
 800500e:	46bd      	mov	sp, r7
 8005010:	e8bd 8fb0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, sl, fp, pc}
 8005014:	51eb851f 	.word	0x51eb851f

08005018 <__cvt>:
 8005018:	e92d 47ff 	stmdb	sp!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, lr}
 800501c:	ec55 4b10 	vmov	r4, r5, d0
 8005020:	2d00      	cmp	r5, #0
 8005022:	460e      	mov	r6, r1
 8005024:	4619      	mov	r1, r3
 8005026:	462b      	mov	r3, r5
 8005028:	bfbb      	ittet	lt
 800502a:	f105 4300 	addlt.w	r3, r5, #2147483648	; 0x80000000
 800502e:	461d      	movlt	r5, r3
 8005030:	2300      	movge	r3, #0
 8005032:	232d      	movlt	r3, #45	; 0x2d
 8005034:	700b      	strb	r3, [r1, #0]
 8005036:	9b0d      	ldr	r3, [sp, #52]	; 0x34
 8005038:	f8dd a030 	ldr.w	sl, [sp, #48]	; 0x30
 800503c:	4691      	mov	r9, r2
 800503e:	f023 0820 	bic.w	r8, r3, #32
 8005042:	bfbc      	itt	lt
 8005044:	4622      	movlt	r2, r4
 8005046:	4614      	movlt	r4, r2
 8005048:	f1b8 0f46 	cmp.w	r8, #70	; 0x46
 800504c:	d005      	beq.n	800505a <__cvt+0x42>
 800504e:	f1b8 0f45 	cmp.w	r8, #69	; 0x45
 8005052:	d100      	bne.n	8005056 <__cvt+0x3e>
 8005054:	3601      	adds	r6, #1
 8005056:	2102      	movs	r1, #2
 8005058:	e000      	b.n	800505c <__cvt+0x44>
 800505a:	2103      	movs	r1, #3
 800505c:	ab03      	add	r3, sp, #12
 800505e:	9301      	str	r3, [sp, #4]
 8005060:	ab02      	add	r3, sp, #8
 8005062:	9300      	str	r3, [sp, #0]
 8005064:	ec45 4b10 	vmov	d0, r4, r5
 8005068:	4653      	mov	r3, sl
 800506a:	4632      	mov	r2, r6
 800506c:	f000 fe5c 	bl	8005d28 <_dtoa_r>
 8005070:	f1b8 0f47 	cmp.w	r8, #71	; 0x47
 8005074:	4607      	mov	r7, r0
 8005076:	d102      	bne.n	800507e <__cvt+0x66>
 8005078:	f019 0f01 	tst.w	r9, #1
 800507c:	d022      	beq.n	80050c4 <__cvt+0xac>
 800507e:	f1b8 0f46 	cmp.w	r8, #70	; 0x46
 8005082:	eb07 0906 	add.w	r9, r7, r6
 8005086:	d110      	bne.n	80050aa <__cvt+0x92>
 8005088:	783b      	ldrb	r3, [r7, #0]
 800508a:	2b30      	cmp	r3, #48	; 0x30
 800508c:	d10a      	bne.n	80050a4 <__cvt+0x8c>
 800508e:	2200      	movs	r2, #0
 8005090:	2300      	movs	r3, #0
 8005092:	4620      	mov	r0, r4
 8005094:	4629      	mov	r1, r5
 8005096:	f7fb fd37 	bl	8000b08 <__aeabi_dcmpeq>
 800509a:	b918      	cbnz	r0, 80050a4 <__cvt+0x8c>
 800509c:	f1c6 0601 	rsb	r6, r6, #1
 80050a0:	f8ca 6000 	str.w	r6, [sl]
 80050a4:	f8da 3000 	ldr.w	r3, [sl]
 80050a8:	4499      	add	r9, r3
 80050aa:	2200      	movs	r2, #0
 80050ac:	2300      	movs	r3, #0
 80050ae:	4620      	mov	r0, r4
 80050b0:	4629      	mov	r1, r5
 80050b2:	f7fb fd29 	bl	8000b08 <__aeabi_dcmpeq>
 80050b6:	b108      	cbz	r0, 80050bc <__cvt+0xa4>
 80050b8:	f8cd 900c 	str.w	r9, [sp, #12]
 80050bc:	2230      	movs	r2, #48	; 0x30
 80050be:	9b03      	ldr	r3, [sp, #12]
 80050c0:	454b      	cmp	r3, r9
 80050c2:	d307      	bcc.n	80050d4 <__cvt+0xbc>
 80050c4:	9b03      	ldr	r3, [sp, #12]
 80050c6:	9a0e      	ldr	r2, [sp, #56]	; 0x38
 80050c8:	1bdb      	subs	r3, r3, r7
 80050ca:	4638      	mov	r0, r7
 80050cc:	6013      	str	r3, [r2, #0]
 80050ce:	b004      	add	sp, #16
 80050d0:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 80050d4:	1c59      	adds	r1, r3, #1
 80050d6:	9103      	str	r1, [sp, #12]
 80050d8:	701a      	strb	r2, [r3, #0]
 80050da:	e7f0      	b.n	80050be <__cvt+0xa6>

080050dc <__exponent>:
 80050dc:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 80050de:	4603      	mov	r3, r0
 80050e0:	2900      	cmp	r1, #0
 80050e2:	bfb8      	it	lt
 80050e4:	4249      	neglt	r1, r1
 80050e6:	f803 2b02 	strb.w	r2, [r3], #2
 80050ea:	bfb4      	ite	lt
 80050ec:	222d      	movlt	r2, #45	; 0x2d
 80050ee:	222b      	movge	r2, #43	; 0x2b
 80050f0:	2909      	cmp	r1, #9
 80050f2:	7042      	strb	r2, [r0, #1]
 80050f4:	dd2a      	ble.n	800514c <__exponent+0x70>
 80050f6:	f10d 0207 	add.w	r2, sp, #7
 80050fa:	4617      	mov	r7, r2
 80050fc:	260a      	movs	r6, #10
 80050fe:	4694      	mov	ip, r2
 8005100:	fb91 f5f6 	sdiv	r5, r1, r6
 8005104:	fb06 1415 	mls	r4, r6, r5, r1
 8005108:	3430      	adds	r4, #48	; 0x30
 800510a:	f80c 4c01 	strb.w	r4, [ip, #-1]
 800510e:	460c      	mov	r4, r1
 8005110:	2c63      	cmp	r4, #99	; 0x63
 8005112:	f102 32ff 	add.w	r2, r2, #4294967295
 8005116:	4629      	mov	r1, r5
 8005118:	dcf1      	bgt.n	80050fe <__exponent+0x22>
 800511a:	3130      	adds	r1, #48	; 0x30
 800511c:	f1ac 0402 	sub.w	r4, ip, #2
 8005120:	f802 1c01 	strb.w	r1, [r2, #-1]
 8005124:	1c41      	adds	r1, r0, #1
 8005126:	4622      	mov	r2, r4
 8005128:	42ba      	cmp	r2, r7
 800512a:	d30a      	bcc.n	8005142 <__exponent+0x66>
 800512c:	f10d 0209 	add.w	r2, sp, #9
 8005130:	eba2 020c 	sub.w	r2, r2, ip
 8005134:	42bc      	cmp	r4, r7
 8005136:	bf88      	it	hi
 8005138:	2200      	movhi	r2, #0
 800513a:	4413      	add	r3, r2
 800513c:	1a18      	subs	r0, r3, r0
 800513e:	b003      	add	sp, #12
 8005140:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8005142:	f812 5b01 	ldrb.w	r5, [r2], #1
 8005146:	f801 5f01 	strb.w	r5, [r1, #1]!
 800514a:	e7ed      	b.n	8005128 <__exponent+0x4c>
 800514c:	2330      	movs	r3, #48	; 0x30
 800514e:	3130      	adds	r1, #48	; 0x30
 8005150:	7083      	strb	r3, [r0, #2]
 8005152:	70c1      	strb	r1, [r0, #3]
 8005154:	1d03      	adds	r3, r0, #4
 8005156:	e7f1      	b.n	800513c <__exponent+0x60>

08005158 <_printf_float>:
 8005158:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800515c:	ed2d 8b02 	vpush	{d8}
 8005160:	b08d      	sub	sp, #52	; 0x34
 8005162:	460c      	mov	r4, r1
 8005164:	f8dd 8060 	ldr.w	r8, [sp, #96]	; 0x60
 8005168:	4616      	mov	r6, r2
 800516a:	461f      	mov	r7, r3
 800516c:	4605      	mov	r5, r0
 800516e:	f000 fcd9 	bl	8005b24 <_localeconv_r>
 8005172:	f8d0 a000 	ldr.w	sl, [r0]
 8005176:	4650      	mov	r0, sl
 8005178:	f7fb f89a 	bl	80002b0 <strlen>
 800517c:	2300      	movs	r3, #0
 800517e:	930a      	str	r3, [sp, #40]	; 0x28
 8005180:	6823      	ldr	r3, [r4, #0]
 8005182:	9305      	str	r3, [sp, #20]
 8005184:	f8d8 3000 	ldr.w	r3, [r8]
 8005188:	f894 b018 	ldrb.w	fp, [r4, #24]
 800518c:	3307      	adds	r3, #7
 800518e:	f023 0307 	bic.w	r3, r3, #7
 8005192:	f103 0208 	add.w	r2, r3, #8
 8005196:	f8c8 2000 	str.w	r2, [r8]
 800519a:	e9d3 8900 	ldrd	r8, r9, [r3]
 800519e:	f029 4300 	bic.w	r3, r9, #2147483648	; 0x80000000
 80051a2:	9307      	str	r3, [sp, #28]
 80051a4:	f8cd 8018 	str.w	r8, [sp, #24]
 80051a8:	ee08 0a10 	vmov	s16, r0
 80051ac:	e9c4 8912 	strd	r8, r9, [r4, #72]	; 0x48
 80051b0:	e9dd 0106 	ldrd	r0, r1, [sp, #24]
 80051b4:	4b9e      	ldr	r3, [pc, #632]	; (8005430 <_printf_float+0x2d8>)
 80051b6:	f04f 32ff 	mov.w	r2, #4294967295
 80051ba:	f7fb fcd7 	bl	8000b6c <__aeabi_dcmpun>
 80051be:	bb88      	cbnz	r0, 8005224 <_printf_float+0xcc>
 80051c0:	e9dd 0106 	ldrd	r0, r1, [sp, #24]
 80051c4:	4b9a      	ldr	r3, [pc, #616]	; (8005430 <_printf_float+0x2d8>)
 80051c6:	f04f 32ff 	mov.w	r2, #4294967295
 80051ca:	f7fb fcb1 	bl	8000b30 <__aeabi_dcmple>
 80051ce:	bb48      	cbnz	r0, 8005224 <_printf_float+0xcc>
 80051d0:	2200      	movs	r2, #0
 80051d2:	2300      	movs	r3, #0
 80051d4:	4640      	mov	r0, r8
 80051d6:	4649      	mov	r1, r9
 80051d8:	f7fb fca0 	bl	8000b1c <__aeabi_dcmplt>
 80051dc:	b110      	cbz	r0, 80051e4 <_printf_float+0x8c>
 80051de:	232d      	movs	r3, #45	; 0x2d
 80051e0:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 80051e4:	4a93      	ldr	r2, [pc, #588]	; (8005434 <_printf_float+0x2dc>)
 80051e6:	4b94      	ldr	r3, [pc, #592]	; (8005438 <_printf_float+0x2e0>)
 80051e8:	f1bb 0f47 	cmp.w	fp, #71	; 0x47
 80051ec:	bf94      	ite	ls
 80051ee:	4690      	movls	r8, r2
 80051f0:	4698      	movhi	r8, r3
 80051f2:	2303      	movs	r3, #3
 80051f4:	6123      	str	r3, [r4, #16]
 80051f6:	9b05      	ldr	r3, [sp, #20]
 80051f8:	f023 0304 	bic.w	r3, r3, #4
 80051fc:	6023      	str	r3, [r4, #0]
 80051fe:	f04f 0900 	mov.w	r9, #0
 8005202:	9700      	str	r7, [sp, #0]
 8005204:	4633      	mov	r3, r6
 8005206:	aa0b      	add	r2, sp, #44	; 0x2c
 8005208:	4621      	mov	r1, r4
 800520a:	4628      	mov	r0, r5
 800520c:	f000 f9da 	bl	80055c4 <_printf_common>
 8005210:	3001      	adds	r0, #1
 8005212:	f040 8090 	bne.w	8005336 <_printf_float+0x1de>
 8005216:	f04f 30ff 	mov.w	r0, #4294967295
 800521a:	b00d      	add	sp, #52	; 0x34
 800521c:	ecbd 8b02 	vpop	{d8}
 8005220:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8005224:	4642      	mov	r2, r8
 8005226:	464b      	mov	r3, r9
 8005228:	4640      	mov	r0, r8
 800522a:	4649      	mov	r1, r9
 800522c:	f7fb fc9e 	bl	8000b6c <__aeabi_dcmpun>
 8005230:	b140      	cbz	r0, 8005244 <_printf_float+0xec>
 8005232:	464b      	mov	r3, r9
 8005234:	2b00      	cmp	r3, #0
 8005236:	bfbc      	itt	lt
 8005238:	232d      	movlt	r3, #45	; 0x2d
 800523a:	f884 3043 	strblt.w	r3, [r4, #67]	; 0x43
 800523e:	4a7f      	ldr	r2, [pc, #508]	; (800543c <_printf_float+0x2e4>)
 8005240:	4b7f      	ldr	r3, [pc, #508]	; (8005440 <_printf_float+0x2e8>)
 8005242:	e7d1      	b.n	80051e8 <_printf_float+0x90>
 8005244:	6863      	ldr	r3, [r4, #4]
 8005246:	f00b 02df 	and.w	r2, fp, #223	; 0xdf
 800524a:	9206      	str	r2, [sp, #24]
 800524c:	1c5a      	adds	r2, r3, #1
 800524e:	d13f      	bne.n	80052d0 <_printf_float+0x178>
 8005250:	2306      	movs	r3, #6
 8005252:	6063      	str	r3, [r4, #4]
 8005254:	9b05      	ldr	r3, [sp, #20]
 8005256:	6861      	ldr	r1, [r4, #4]
 8005258:	f443 6280 	orr.w	r2, r3, #1024	; 0x400
 800525c:	2300      	movs	r3, #0
 800525e:	9303      	str	r3, [sp, #12]
 8005260:	ab0a      	add	r3, sp, #40	; 0x28
 8005262:	e9cd b301 	strd	fp, r3, [sp, #4]
 8005266:	ab09      	add	r3, sp, #36	; 0x24
 8005268:	ec49 8b10 	vmov	d0, r8, r9
 800526c:	9300      	str	r3, [sp, #0]
 800526e:	6022      	str	r2, [r4, #0]
 8005270:	f10d 0323 	add.w	r3, sp, #35	; 0x23
 8005274:	4628      	mov	r0, r5
 8005276:	f7ff fecf 	bl	8005018 <__cvt>
 800527a:	9b06      	ldr	r3, [sp, #24]
 800527c:	9909      	ldr	r1, [sp, #36]	; 0x24
 800527e:	2b47      	cmp	r3, #71	; 0x47
 8005280:	4680      	mov	r8, r0
 8005282:	d108      	bne.n	8005296 <_printf_float+0x13e>
 8005284:	1cc8      	adds	r0, r1, #3
 8005286:	db02      	blt.n	800528e <_printf_float+0x136>
 8005288:	6863      	ldr	r3, [r4, #4]
 800528a:	4299      	cmp	r1, r3
 800528c:	dd41      	ble.n	8005312 <_printf_float+0x1ba>
 800528e:	f1ab 0302 	sub.w	r3, fp, #2
 8005292:	fa5f fb83 	uxtb.w	fp, r3
 8005296:	f1bb 0f65 	cmp.w	fp, #101	; 0x65
 800529a:	d820      	bhi.n	80052de <_printf_float+0x186>
 800529c:	3901      	subs	r1, #1
 800529e:	465a      	mov	r2, fp
 80052a0:	f104 0050 	add.w	r0, r4, #80	; 0x50
 80052a4:	9109      	str	r1, [sp, #36]	; 0x24
 80052a6:	f7ff ff19 	bl	80050dc <__exponent>
 80052aa:	9a0a      	ldr	r2, [sp, #40]	; 0x28
 80052ac:	1813      	adds	r3, r2, r0
 80052ae:	2a01      	cmp	r2, #1
 80052b0:	4681      	mov	r9, r0
 80052b2:	6123      	str	r3, [r4, #16]
 80052b4:	dc02      	bgt.n	80052bc <_printf_float+0x164>
 80052b6:	6822      	ldr	r2, [r4, #0]
 80052b8:	07d2      	lsls	r2, r2, #31
 80052ba:	d501      	bpl.n	80052c0 <_printf_float+0x168>
 80052bc:	3301      	adds	r3, #1
 80052be:	6123      	str	r3, [r4, #16]
 80052c0:	f89d 3023 	ldrb.w	r3, [sp, #35]	; 0x23
 80052c4:	2b00      	cmp	r3, #0
 80052c6:	d09c      	beq.n	8005202 <_printf_float+0xaa>
 80052c8:	232d      	movs	r3, #45	; 0x2d
 80052ca:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 80052ce:	e798      	b.n	8005202 <_printf_float+0xaa>
 80052d0:	9a06      	ldr	r2, [sp, #24]
 80052d2:	2a47      	cmp	r2, #71	; 0x47
 80052d4:	d1be      	bne.n	8005254 <_printf_float+0xfc>
 80052d6:	2b00      	cmp	r3, #0
 80052d8:	d1bc      	bne.n	8005254 <_printf_float+0xfc>
 80052da:	2301      	movs	r3, #1
 80052dc:	e7b9      	b.n	8005252 <_printf_float+0xfa>
 80052de:	f1bb 0f66 	cmp.w	fp, #102	; 0x66
 80052e2:	d118      	bne.n	8005316 <_printf_float+0x1be>
 80052e4:	2900      	cmp	r1, #0
 80052e6:	6863      	ldr	r3, [r4, #4]
 80052e8:	dd0b      	ble.n	8005302 <_printf_float+0x1aa>
 80052ea:	6121      	str	r1, [r4, #16]
 80052ec:	b913      	cbnz	r3, 80052f4 <_printf_float+0x19c>
 80052ee:	6822      	ldr	r2, [r4, #0]
 80052f0:	07d0      	lsls	r0, r2, #31
 80052f2:	d502      	bpl.n	80052fa <_printf_float+0x1a2>
 80052f4:	3301      	adds	r3, #1
 80052f6:	440b      	add	r3, r1
 80052f8:	6123      	str	r3, [r4, #16]
 80052fa:	65a1      	str	r1, [r4, #88]	; 0x58
 80052fc:	f04f 0900 	mov.w	r9, #0
 8005300:	e7de      	b.n	80052c0 <_printf_float+0x168>
 8005302:	b913      	cbnz	r3, 800530a <_printf_float+0x1b2>
 8005304:	6822      	ldr	r2, [r4, #0]
 8005306:	07d2      	lsls	r2, r2, #31
 8005308:	d501      	bpl.n	800530e <_printf_float+0x1b6>
 800530a:	3302      	adds	r3, #2
 800530c:	e7f4      	b.n	80052f8 <_printf_float+0x1a0>
 800530e:	2301      	movs	r3, #1
 8005310:	e7f2      	b.n	80052f8 <_printf_float+0x1a0>
 8005312:	f04f 0b67 	mov.w	fp, #103	; 0x67
 8005316:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 8005318:	4299      	cmp	r1, r3
 800531a:	db05      	blt.n	8005328 <_printf_float+0x1d0>
 800531c:	6823      	ldr	r3, [r4, #0]
 800531e:	6121      	str	r1, [r4, #16]
 8005320:	07d8      	lsls	r0, r3, #31
 8005322:	d5ea      	bpl.n	80052fa <_printf_float+0x1a2>
 8005324:	1c4b      	adds	r3, r1, #1
 8005326:	e7e7      	b.n	80052f8 <_printf_float+0x1a0>
 8005328:	2900      	cmp	r1, #0
 800532a:	bfd4      	ite	le
 800532c:	f1c1 0202 	rsble	r2, r1, #2
 8005330:	2201      	movgt	r2, #1
 8005332:	4413      	add	r3, r2
 8005334:	e7e0      	b.n	80052f8 <_printf_float+0x1a0>
 8005336:	6823      	ldr	r3, [r4, #0]
 8005338:	055a      	lsls	r2, r3, #21
 800533a:	d407      	bmi.n	800534c <_printf_float+0x1f4>
 800533c:	6923      	ldr	r3, [r4, #16]
 800533e:	4642      	mov	r2, r8
 8005340:	4631      	mov	r1, r6
 8005342:	4628      	mov	r0, r5
 8005344:	47b8      	blx	r7
 8005346:	3001      	adds	r0, #1
 8005348:	d12c      	bne.n	80053a4 <_printf_float+0x24c>
 800534a:	e764      	b.n	8005216 <_printf_float+0xbe>
 800534c:	f1bb 0f65 	cmp.w	fp, #101	; 0x65
 8005350:	f240 80e0 	bls.w	8005514 <_printf_float+0x3bc>
 8005354:	e9d4 0112 	ldrd	r0, r1, [r4, #72]	; 0x48
 8005358:	2200      	movs	r2, #0
 800535a:	2300      	movs	r3, #0
 800535c:	f7fb fbd4 	bl	8000b08 <__aeabi_dcmpeq>
 8005360:	2800      	cmp	r0, #0
 8005362:	d034      	beq.n	80053ce <_printf_float+0x276>
 8005364:	4a37      	ldr	r2, [pc, #220]	; (8005444 <_printf_float+0x2ec>)
 8005366:	2301      	movs	r3, #1
 8005368:	4631      	mov	r1, r6
 800536a:	4628      	mov	r0, r5
 800536c:	47b8      	blx	r7
 800536e:	3001      	adds	r0, #1
 8005370:	f43f af51 	beq.w	8005216 <_printf_float+0xbe>
 8005374:	e9dd 2309 	ldrd	r2, r3, [sp, #36]	; 0x24
 8005378:	429a      	cmp	r2, r3
 800537a:	db02      	blt.n	8005382 <_printf_float+0x22a>
 800537c:	6823      	ldr	r3, [r4, #0]
 800537e:	07d8      	lsls	r0, r3, #31
 8005380:	d510      	bpl.n	80053a4 <_printf_float+0x24c>
 8005382:	ee18 3a10 	vmov	r3, s16
 8005386:	4652      	mov	r2, sl
 8005388:	4631      	mov	r1, r6
 800538a:	4628      	mov	r0, r5
 800538c:	47b8      	blx	r7
 800538e:	3001      	adds	r0, #1
 8005390:	f43f af41 	beq.w	8005216 <_printf_float+0xbe>
 8005394:	f04f 0800 	mov.w	r8, #0
 8005398:	f104 091a 	add.w	r9, r4, #26
 800539c:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 800539e:	3b01      	subs	r3, #1
 80053a0:	4543      	cmp	r3, r8
 80053a2:	dc09      	bgt.n	80053b8 <_printf_float+0x260>
 80053a4:	6823      	ldr	r3, [r4, #0]
 80053a6:	079b      	lsls	r3, r3, #30
 80053a8:	f100 8107 	bmi.w	80055ba <_printf_float+0x462>
 80053ac:	68e0      	ldr	r0, [r4, #12]
 80053ae:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 80053b0:	4298      	cmp	r0, r3
 80053b2:	bfb8      	it	lt
 80053b4:	4618      	movlt	r0, r3
 80053b6:	e730      	b.n	800521a <_printf_float+0xc2>
 80053b8:	2301      	movs	r3, #1
 80053ba:	464a      	mov	r2, r9
 80053bc:	4631      	mov	r1, r6
 80053be:	4628      	mov	r0, r5
 80053c0:	47b8      	blx	r7
 80053c2:	3001      	adds	r0, #1
 80053c4:	f43f af27 	beq.w	8005216 <_printf_float+0xbe>
 80053c8:	f108 0801 	add.w	r8, r8, #1
 80053cc:	e7e6      	b.n	800539c <_printf_float+0x244>
 80053ce:	9b09      	ldr	r3, [sp, #36]	; 0x24
 80053d0:	2b00      	cmp	r3, #0
 80053d2:	dc39      	bgt.n	8005448 <_printf_float+0x2f0>
 80053d4:	4a1b      	ldr	r2, [pc, #108]	; (8005444 <_printf_float+0x2ec>)
 80053d6:	2301      	movs	r3, #1
 80053d8:	4631      	mov	r1, r6
 80053da:	4628      	mov	r0, r5
 80053dc:	47b8      	blx	r7
 80053de:	3001      	adds	r0, #1
 80053e0:	f43f af19 	beq.w	8005216 <_printf_float+0xbe>
 80053e4:	e9dd 3209 	ldrd	r3, r2, [sp, #36]	; 0x24
 80053e8:	4313      	orrs	r3, r2
 80053ea:	d102      	bne.n	80053f2 <_printf_float+0x29a>
 80053ec:	6823      	ldr	r3, [r4, #0]
 80053ee:	07d9      	lsls	r1, r3, #31
 80053f0:	d5d8      	bpl.n	80053a4 <_printf_float+0x24c>
 80053f2:	ee18 3a10 	vmov	r3, s16
 80053f6:	4652      	mov	r2, sl
 80053f8:	4631      	mov	r1, r6
 80053fa:	4628      	mov	r0, r5
 80053fc:	47b8      	blx	r7
 80053fe:	3001      	adds	r0, #1
 8005400:	f43f af09 	beq.w	8005216 <_printf_float+0xbe>
 8005404:	f04f 0900 	mov.w	r9, #0
 8005408:	f104 0a1a 	add.w	sl, r4, #26
 800540c:	9b09      	ldr	r3, [sp, #36]	; 0x24
 800540e:	425b      	negs	r3, r3
 8005410:	454b      	cmp	r3, r9
 8005412:	dc01      	bgt.n	8005418 <_printf_float+0x2c0>
 8005414:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 8005416:	e792      	b.n	800533e <_printf_float+0x1e6>
 8005418:	2301      	movs	r3, #1
 800541a:	4652      	mov	r2, sl
 800541c:	4631      	mov	r1, r6
 800541e:	4628      	mov	r0, r5
 8005420:	47b8      	blx	r7
 8005422:	3001      	adds	r0, #1
 8005424:	f43f aef7 	beq.w	8005216 <_printf_float+0xbe>
 8005428:	f109 0901 	add.w	r9, r9, #1
 800542c:	e7ee      	b.n	800540c <_printf_float+0x2b4>
 800542e:	bf00      	nop
 8005430:	7fefffff 	.word	0x7fefffff
 8005434:	08009684 	.word	0x08009684
 8005438:	08009688 	.word	0x08009688
 800543c:	0800968c 	.word	0x0800968c
 8005440:	08009690 	.word	0x08009690
 8005444:	08009694 	.word	0x08009694
 8005448:	9a0a      	ldr	r2, [sp, #40]	; 0x28
 800544a:	6da3      	ldr	r3, [r4, #88]	; 0x58
 800544c:	429a      	cmp	r2, r3
 800544e:	bfa8      	it	ge
 8005450:	461a      	movge	r2, r3
 8005452:	2a00      	cmp	r2, #0
 8005454:	4691      	mov	r9, r2
 8005456:	dc37      	bgt.n	80054c8 <_printf_float+0x370>
 8005458:	f04f 0b00 	mov.w	fp, #0
 800545c:	ea29 79e9 	bic.w	r9, r9, r9, asr #31
 8005460:	f104 021a 	add.w	r2, r4, #26
 8005464:	6da3      	ldr	r3, [r4, #88]	; 0x58
 8005466:	9305      	str	r3, [sp, #20]
 8005468:	eba3 0309 	sub.w	r3, r3, r9
 800546c:	455b      	cmp	r3, fp
 800546e:	dc33      	bgt.n	80054d8 <_printf_float+0x380>
 8005470:	e9dd 2309 	ldrd	r2, r3, [sp, #36]	; 0x24
 8005474:	429a      	cmp	r2, r3
 8005476:	db3b      	blt.n	80054f0 <_printf_float+0x398>
 8005478:	6823      	ldr	r3, [r4, #0]
 800547a:	07da      	lsls	r2, r3, #31
 800547c:	d438      	bmi.n	80054f0 <_printf_float+0x398>
 800547e:	e9dd 3209 	ldrd	r3, r2, [sp, #36]	; 0x24
 8005482:	eba2 0903 	sub.w	r9, r2, r3
 8005486:	9b05      	ldr	r3, [sp, #20]
 8005488:	1ad2      	subs	r2, r2, r3
 800548a:	4591      	cmp	r9, r2
 800548c:	bfa8      	it	ge
 800548e:	4691      	movge	r9, r2
 8005490:	f1b9 0f00 	cmp.w	r9, #0
 8005494:	dc35      	bgt.n	8005502 <_printf_float+0x3aa>
 8005496:	f04f 0800 	mov.w	r8, #0
 800549a:	ea29 79e9 	bic.w	r9, r9, r9, asr #31
 800549e:	f104 0a1a 	add.w	sl, r4, #26
 80054a2:	e9dd 2309 	ldrd	r2, r3, [sp, #36]	; 0x24
 80054a6:	1a9b      	subs	r3, r3, r2
 80054a8:	eba3 0309 	sub.w	r3, r3, r9
 80054ac:	4543      	cmp	r3, r8
 80054ae:	f77f af79 	ble.w	80053a4 <_printf_float+0x24c>
 80054b2:	2301      	movs	r3, #1
 80054b4:	4652      	mov	r2, sl
 80054b6:	4631      	mov	r1, r6
 80054b8:	4628      	mov	r0, r5
 80054ba:	47b8      	blx	r7
 80054bc:	3001      	adds	r0, #1
 80054be:	f43f aeaa 	beq.w	8005216 <_printf_float+0xbe>
 80054c2:	f108 0801 	add.w	r8, r8, #1
 80054c6:	e7ec      	b.n	80054a2 <_printf_float+0x34a>
 80054c8:	4613      	mov	r3, r2
 80054ca:	4631      	mov	r1, r6
 80054cc:	4642      	mov	r2, r8
 80054ce:	4628      	mov	r0, r5
 80054d0:	47b8      	blx	r7
 80054d2:	3001      	adds	r0, #1
 80054d4:	d1c0      	bne.n	8005458 <_printf_float+0x300>
 80054d6:	e69e      	b.n	8005216 <_printf_float+0xbe>
 80054d8:	2301      	movs	r3, #1
 80054da:	4631      	mov	r1, r6
 80054dc:	4628      	mov	r0, r5
 80054de:	9205      	str	r2, [sp, #20]
 80054e0:	47b8      	blx	r7
 80054e2:	3001      	adds	r0, #1
 80054e4:	f43f ae97 	beq.w	8005216 <_printf_float+0xbe>
 80054e8:	9a05      	ldr	r2, [sp, #20]
 80054ea:	f10b 0b01 	add.w	fp, fp, #1
 80054ee:	e7b9      	b.n	8005464 <_printf_float+0x30c>
 80054f0:	ee18 3a10 	vmov	r3, s16
 80054f4:	4652      	mov	r2, sl
 80054f6:	4631      	mov	r1, r6
 80054f8:	4628      	mov	r0, r5
 80054fa:	47b8      	blx	r7
 80054fc:	3001      	adds	r0, #1
 80054fe:	d1be      	bne.n	800547e <_printf_float+0x326>
 8005500:	e689      	b.n	8005216 <_printf_float+0xbe>
 8005502:	9a05      	ldr	r2, [sp, #20]
 8005504:	464b      	mov	r3, r9
 8005506:	4442      	add	r2, r8
 8005508:	4631      	mov	r1, r6
 800550a:	4628      	mov	r0, r5
 800550c:	47b8      	blx	r7
 800550e:	3001      	adds	r0, #1
 8005510:	d1c1      	bne.n	8005496 <_printf_float+0x33e>
 8005512:	e680      	b.n	8005216 <_printf_float+0xbe>
 8005514:	9a0a      	ldr	r2, [sp, #40]	; 0x28
 8005516:	2a01      	cmp	r2, #1
 8005518:	dc01      	bgt.n	800551e <_printf_float+0x3c6>
 800551a:	07db      	lsls	r3, r3, #31
 800551c:	d53a      	bpl.n	8005594 <_printf_float+0x43c>
 800551e:	2301      	movs	r3, #1
 8005520:	4642      	mov	r2, r8
 8005522:	4631      	mov	r1, r6
 8005524:	4628      	mov	r0, r5
 8005526:	47b8      	blx	r7
 8005528:	3001      	adds	r0, #1
 800552a:	f43f ae74 	beq.w	8005216 <_printf_float+0xbe>
 800552e:	ee18 3a10 	vmov	r3, s16
 8005532:	4652      	mov	r2, sl
 8005534:	4631      	mov	r1, r6
 8005536:	4628      	mov	r0, r5
 8005538:	47b8      	blx	r7
 800553a:	3001      	adds	r0, #1
 800553c:	f43f ae6b 	beq.w	8005216 <_printf_float+0xbe>
 8005540:	e9d4 0112 	ldrd	r0, r1, [r4, #72]	; 0x48
 8005544:	2200      	movs	r2, #0
 8005546:	2300      	movs	r3, #0
 8005548:	f8dd a028 	ldr.w	sl, [sp, #40]	; 0x28
 800554c:	f7fb fadc 	bl	8000b08 <__aeabi_dcmpeq>
 8005550:	b9d8      	cbnz	r0, 800558a <_printf_float+0x432>
 8005552:	f10a 33ff 	add.w	r3, sl, #4294967295
 8005556:	f108 0201 	add.w	r2, r8, #1
 800555a:	4631      	mov	r1, r6
 800555c:	4628      	mov	r0, r5
 800555e:	47b8      	blx	r7
 8005560:	3001      	adds	r0, #1
 8005562:	d10e      	bne.n	8005582 <_printf_float+0x42a>
 8005564:	e657      	b.n	8005216 <_printf_float+0xbe>
 8005566:	2301      	movs	r3, #1
 8005568:	4652      	mov	r2, sl
 800556a:	4631      	mov	r1, r6
 800556c:	4628      	mov	r0, r5
 800556e:	47b8      	blx	r7
 8005570:	3001      	adds	r0, #1
 8005572:	f43f ae50 	beq.w	8005216 <_printf_float+0xbe>
 8005576:	f108 0801 	add.w	r8, r8, #1
 800557a:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 800557c:	3b01      	subs	r3, #1
 800557e:	4543      	cmp	r3, r8
 8005580:	dcf1      	bgt.n	8005566 <_printf_float+0x40e>
 8005582:	464b      	mov	r3, r9
 8005584:	f104 0250 	add.w	r2, r4, #80	; 0x50
 8005588:	e6da      	b.n	8005340 <_printf_float+0x1e8>
 800558a:	f04f 0800 	mov.w	r8, #0
 800558e:	f104 0a1a 	add.w	sl, r4, #26
 8005592:	e7f2      	b.n	800557a <_printf_float+0x422>
 8005594:	2301      	movs	r3, #1
 8005596:	4642      	mov	r2, r8
 8005598:	e7df      	b.n	800555a <_printf_float+0x402>
 800559a:	2301      	movs	r3, #1
 800559c:	464a      	mov	r2, r9
 800559e:	4631      	mov	r1, r6
 80055a0:	4628      	mov	r0, r5
 80055a2:	47b8      	blx	r7
 80055a4:	3001      	adds	r0, #1
 80055a6:	f43f ae36 	beq.w	8005216 <_printf_float+0xbe>
 80055aa:	f108 0801 	add.w	r8, r8, #1
 80055ae:	68e3      	ldr	r3, [r4, #12]
 80055b0:	990b      	ldr	r1, [sp, #44]	; 0x2c
 80055b2:	1a5b      	subs	r3, r3, r1
 80055b4:	4543      	cmp	r3, r8
 80055b6:	dcf0      	bgt.n	800559a <_printf_float+0x442>
 80055b8:	e6f8      	b.n	80053ac <_printf_float+0x254>
 80055ba:	f04f 0800 	mov.w	r8, #0
 80055be:	f104 0919 	add.w	r9, r4, #25
 80055c2:	e7f4      	b.n	80055ae <_printf_float+0x456>

080055c4 <_printf_common>:
 80055c4:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 80055c8:	4616      	mov	r6, r2
 80055ca:	4699      	mov	r9, r3
 80055cc:	688a      	ldr	r2, [r1, #8]
 80055ce:	690b      	ldr	r3, [r1, #16]
 80055d0:	f8dd 8020 	ldr.w	r8, [sp, #32]
 80055d4:	4293      	cmp	r3, r2
 80055d6:	bfb8      	it	lt
 80055d8:	4613      	movlt	r3, r2
 80055da:	6033      	str	r3, [r6, #0]
 80055dc:	f891 2043 	ldrb.w	r2, [r1, #67]	; 0x43
 80055e0:	4607      	mov	r7, r0
 80055e2:	460c      	mov	r4, r1
 80055e4:	b10a      	cbz	r2, 80055ea <_printf_common+0x26>
 80055e6:	3301      	adds	r3, #1
 80055e8:	6033      	str	r3, [r6, #0]
 80055ea:	6823      	ldr	r3, [r4, #0]
 80055ec:	0699      	lsls	r1, r3, #26
 80055ee:	bf42      	ittt	mi
 80055f0:	6833      	ldrmi	r3, [r6, #0]
 80055f2:	3302      	addmi	r3, #2
 80055f4:	6033      	strmi	r3, [r6, #0]
 80055f6:	6825      	ldr	r5, [r4, #0]
 80055f8:	f015 0506 	ands.w	r5, r5, #6
 80055fc:	d106      	bne.n	800560c <_printf_common+0x48>
 80055fe:	f104 0a19 	add.w	sl, r4, #25
 8005602:	68e3      	ldr	r3, [r4, #12]
 8005604:	6832      	ldr	r2, [r6, #0]
 8005606:	1a9b      	subs	r3, r3, r2
 8005608:	42ab      	cmp	r3, r5
 800560a:	dc26      	bgt.n	800565a <_printf_common+0x96>
 800560c:	f894 2043 	ldrb.w	r2, [r4, #67]	; 0x43
 8005610:	1e13      	subs	r3, r2, #0
 8005612:	6822      	ldr	r2, [r4, #0]
 8005614:	bf18      	it	ne
 8005616:	2301      	movne	r3, #1
 8005618:	0692      	lsls	r2, r2, #26
 800561a:	d42b      	bmi.n	8005674 <_printf_common+0xb0>
 800561c:	f104 0243 	add.w	r2, r4, #67	; 0x43
 8005620:	4649      	mov	r1, r9
 8005622:	4638      	mov	r0, r7
 8005624:	47c0      	blx	r8
 8005626:	3001      	adds	r0, #1
 8005628:	d01e      	beq.n	8005668 <_printf_common+0xa4>
 800562a:	6823      	ldr	r3, [r4, #0]
 800562c:	6922      	ldr	r2, [r4, #16]
 800562e:	f003 0306 	and.w	r3, r3, #6
 8005632:	2b04      	cmp	r3, #4
 8005634:	bf02      	ittt	eq
 8005636:	68e5      	ldreq	r5, [r4, #12]
 8005638:	6833      	ldreq	r3, [r6, #0]
 800563a:	1aed      	subeq	r5, r5, r3
 800563c:	68a3      	ldr	r3, [r4, #8]
 800563e:	bf0c      	ite	eq
 8005640:	ea25 75e5 	biceq.w	r5, r5, r5, asr #31
 8005644:	2500      	movne	r5, #0
 8005646:	4293      	cmp	r3, r2
 8005648:	bfc4      	itt	gt
 800564a:	1a9b      	subgt	r3, r3, r2
 800564c:	18ed      	addgt	r5, r5, r3
 800564e:	2600      	movs	r6, #0
 8005650:	341a      	adds	r4, #26
 8005652:	42b5      	cmp	r5, r6
 8005654:	d11a      	bne.n	800568c <_printf_common+0xc8>
 8005656:	2000      	movs	r0, #0
 8005658:	e008      	b.n	800566c <_printf_common+0xa8>
 800565a:	2301      	movs	r3, #1
 800565c:	4652      	mov	r2, sl
 800565e:	4649      	mov	r1, r9
 8005660:	4638      	mov	r0, r7
 8005662:	47c0      	blx	r8
 8005664:	3001      	adds	r0, #1
 8005666:	d103      	bne.n	8005670 <_printf_common+0xac>
 8005668:	f04f 30ff 	mov.w	r0, #4294967295
 800566c:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8005670:	3501      	adds	r5, #1
 8005672:	e7c6      	b.n	8005602 <_printf_common+0x3e>
 8005674:	18e1      	adds	r1, r4, r3
 8005676:	1c5a      	adds	r2, r3, #1
 8005678:	2030      	movs	r0, #48	; 0x30
 800567a:	f881 0043 	strb.w	r0, [r1, #67]	; 0x43
 800567e:	4422      	add	r2, r4
 8005680:	f894 1045 	ldrb.w	r1, [r4, #69]	; 0x45
 8005684:	f882 1043 	strb.w	r1, [r2, #67]	; 0x43
 8005688:	3302      	adds	r3, #2
 800568a:	e7c7      	b.n	800561c <_printf_common+0x58>
 800568c:	2301      	movs	r3, #1
 800568e:	4622      	mov	r2, r4
 8005690:	4649      	mov	r1, r9
 8005692:	4638      	mov	r0, r7
 8005694:	47c0      	blx	r8
 8005696:	3001      	adds	r0, #1
 8005698:	d0e6      	beq.n	8005668 <_printf_common+0xa4>
 800569a:	3601      	adds	r6, #1
 800569c:	e7d9      	b.n	8005652 <_printf_common+0x8e>
	...

080056a0 <_printf_i>:
 80056a0:	e92d 47ff 	stmdb	sp!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, lr}
 80056a4:	7e0f      	ldrb	r7, [r1, #24]
 80056a6:	9d0c      	ldr	r5, [sp, #48]	; 0x30
 80056a8:	2f78      	cmp	r7, #120	; 0x78
 80056aa:	4691      	mov	r9, r2
 80056ac:	4680      	mov	r8, r0
 80056ae:	460c      	mov	r4, r1
 80056b0:	469a      	mov	sl, r3
 80056b2:	f101 0243 	add.w	r2, r1, #67	; 0x43
 80056b6:	d807      	bhi.n	80056c8 <_printf_i+0x28>
 80056b8:	2f62      	cmp	r7, #98	; 0x62
 80056ba:	d80a      	bhi.n	80056d2 <_printf_i+0x32>
 80056bc:	2f00      	cmp	r7, #0
 80056be:	f000 80d4 	beq.w	800586a <_printf_i+0x1ca>
 80056c2:	2f58      	cmp	r7, #88	; 0x58
 80056c4:	f000 80c0 	beq.w	8005848 <_printf_i+0x1a8>
 80056c8:	f104 0542 	add.w	r5, r4, #66	; 0x42
 80056cc:	f884 7042 	strb.w	r7, [r4, #66]	; 0x42
 80056d0:	e03a      	b.n	8005748 <_printf_i+0xa8>
 80056d2:	f1a7 0363 	sub.w	r3, r7, #99	; 0x63
 80056d6:	2b15      	cmp	r3, #21
 80056d8:	d8f6      	bhi.n	80056c8 <_printf_i+0x28>
 80056da:	a101      	add	r1, pc, #4	; (adr r1, 80056e0 <_printf_i+0x40>)
 80056dc:	f851 f023 	ldr.w	pc, [r1, r3, lsl #2]
 80056e0:	08005739 	.word	0x08005739
 80056e4:	0800574d 	.word	0x0800574d
 80056e8:	080056c9 	.word	0x080056c9
 80056ec:	080056c9 	.word	0x080056c9
 80056f0:	080056c9 	.word	0x080056c9
 80056f4:	080056c9 	.word	0x080056c9
 80056f8:	0800574d 	.word	0x0800574d
 80056fc:	080056c9 	.word	0x080056c9
 8005700:	080056c9 	.word	0x080056c9
 8005704:	080056c9 	.word	0x080056c9
 8005708:	080056c9 	.word	0x080056c9
 800570c:	08005851 	.word	0x08005851
 8005710:	08005779 	.word	0x08005779
 8005714:	0800580b 	.word	0x0800580b
 8005718:	080056c9 	.word	0x080056c9
 800571c:	080056c9 	.word	0x080056c9
 8005720:	08005873 	.word	0x08005873
 8005724:	080056c9 	.word	0x080056c9
 8005728:	08005779 	.word	0x08005779
 800572c:	080056c9 	.word	0x080056c9
 8005730:	080056c9 	.word	0x080056c9
 8005734:	08005813 	.word	0x08005813
 8005738:	682b      	ldr	r3, [r5, #0]
 800573a:	1d1a      	adds	r2, r3, #4
 800573c:	681b      	ldr	r3, [r3, #0]
 800573e:	602a      	str	r2, [r5, #0]
 8005740:	f104 0542 	add.w	r5, r4, #66	; 0x42
 8005744:	f884 3042 	strb.w	r3, [r4, #66]	; 0x42
 8005748:	2301      	movs	r3, #1
 800574a:	e09f      	b.n	800588c <_printf_i+0x1ec>
 800574c:	6820      	ldr	r0, [r4, #0]
 800574e:	682b      	ldr	r3, [r5, #0]
 8005750:	0607      	lsls	r7, r0, #24
 8005752:	f103 0104 	add.w	r1, r3, #4
 8005756:	6029      	str	r1, [r5, #0]
 8005758:	d501      	bpl.n	800575e <_printf_i+0xbe>
 800575a:	681e      	ldr	r6, [r3, #0]
 800575c:	e003      	b.n	8005766 <_printf_i+0xc6>
 800575e:	0646      	lsls	r6, r0, #25
 8005760:	d5fb      	bpl.n	800575a <_printf_i+0xba>
 8005762:	f9b3 6000 	ldrsh.w	r6, [r3]
 8005766:	2e00      	cmp	r6, #0
 8005768:	da03      	bge.n	8005772 <_printf_i+0xd2>
 800576a:	232d      	movs	r3, #45	; 0x2d
 800576c:	4276      	negs	r6, r6
 800576e:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 8005772:	485a      	ldr	r0, [pc, #360]	; (80058dc <_printf_i+0x23c>)
 8005774:	230a      	movs	r3, #10
 8005776:	e012      	b.n	800579e <_printf_i+0xfe>
 8005778:	682b      	ldr	r3, [r5, #0]
 800577a:	6820      	ldr	r0, [r4, #0]
 800577c:	1d19      	adds	r1, r3, #4
 800577e:	6029      	str	r1, [r5, #0]
 8005780:	0605      	lsls	r5, r0, #24
 8005782:	d501      	bpl.n	8005788 <_printf_i+0xe8>
 8005784:	681e      	ldr	r6, [r3, #0]
 8005786:	e002      	b.n	800578e <_printf_i+0xee>
 8005788:	0641      	lsls	r1, r0, #25
 800578a:	d5fb      	bpl.n	8005784 <_printf_i+0xe4>
 800578c:	881e      	ldrh	r6, [r3, #0]
 800578e:	4853      	ldr	r0, [pc, #332]	; (80058dc <_printf_i+0x23c>)
 8005790:	2f6f      	cmp	r7, #111	; 0x6f
 8005792:	bf0c      	ite	eq
 8005794:	2308      	moveq	r3, #8
 8005796:	230a      	movne	r3, #10
 8005798:	2100      	movs	r1, #0
 800579a:	f884 1043 	strb.w	r1, [r4, #67]	; 0x43
 800579e:	6865      	ldr	r5, [r4, #4]
 80057a0:	60a5      	str	r5, [r4, #8]
 80057a2:	2d00      	cmp	r5, #0
 80057a4:	bfa2      	ittt	ge
 80057a6:	6821      	ldrge	r1, [r4, #0]
 80057a8:	f021 0104 	bicge.w	r1, r1, #4
 80057ac:	6021      	strge	r1, [r4, #0]
 80057ae:	b90e      	cbnz	r6, 80057b4 <_printf_i+0x114>
 80057b0:	2d00      	cmp	r5, #0
 80057b2:	d04b      	beq.n	800584c <_printf_i+0x1ac>
 80057b4:	4615      	mov	r5, r2
 80057b6:	fbb6 f1f3 	udiv	r1, r6, r3
 80057ba:	fb03 6711 	mls	r7, r3, r1, r6
 80057be:	5dc7      	ldrb	r7, [r0, r7]
 80057c0:	f805 7d01 	strb.w	r7, [r5, #-1]!
 80057c4:	4637      	mov	r7, r6
 80057c6:	42bb      	cmp	r3, r7
 80057c8:	460e      	mov	r6, r1
 80057ca:	d9f4      	bls.n	80057b6 <_printf_i+0x116>
 80057cc:	2b08      	cmp	r3, #8
 80057ce:	d10b      	bne.n	80057e8 <_printf_i+0x148>
 80057d0:	6823      	ldr	r3, [r4, #0]
 80057d2:	07de      	lsls	r6, r3, #31
 80057d4:	d508      	bpl.n	80057e8 <_printf_i+0x148>
 80057d6:	6923      	ldr	r3, [r4, #16]
 80057d8:	6861      	ldr	r1, [r4, #4]
 80057da:	4299      	cmp	r1, r3
 80057dc:	bfde      	ittt	le
 80057de:	2330      	movle	r3, #48	; 0x30
 80057e0:	f805 3c01 	strble.w	r3, [r5, #-1]
 80057e4:	f105 35ff 	addle.w	r5, r5, #4294967295
 80057e8:	1b52      	subs	r2, r2, r5
 80057ea:	6122      	str	r2, [r4, #16]
 80057ec:	f8cd a000 	str.w	sl, [sp]
 80057f0:	464b      	mov	r3, r9
 80057f2:	aa03      	add	r2, sp, #12
 80057f4:	4621      	mov	r1, r4
 80057f6:	4640      	mov	r0, r8
 80057f8:	f7ff fee4 	bl	80055c4 <_printf_common>
 80057fc:	3001      	adds	r0, #1
 80057fe:	d14a      	bne.n	8005896 <_printf_i+0x1f6>
 8005800:	f04f 30ff 	mov.w	r0, #4294967295
 8005804:	b004      	add	sp, #16
 8005806:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800580a:	6823      	ldr	r3, [r4, #0]
 800580c:	f043 0320 	orr.w	r3, r3, #32
 8005810:	6023      	str	r3, [r4, #0]
 8005812:	4833      	ldr	r0, [pc, #204]	; (80058e0 <_printf_i+0x240>)
 8005814:	2778      	movs	r7, #120	; 0x78
 8005816:	f884 7045 	strb.w	r7, [r4, #69]	; 0x45
 800581a:	6823      	ldr	r3, [r4, #0]
 800581c:	6829      	ldr	r1, [r5, #0]
 800581e:	061f      	lsls	r7, r3, #24
 8005820:	f851 6b04 	ldr.w	r6, [r1], #4
 8005824:	d402      	bmi.n	800582c <_printf_i+0x18c>
 8005826:	065f      	lsls	r7, r3, #25
 8005828:	bf48      	it	mi
 800582a:	b2b6      	uxthmi	r6, r6
 800582c:	07df      	lsls	r7, r3, #31
 800582e:	bf48      	it	mi
 8005830:	f043 0320 	orrmi.w	r3, r3, #32
 8005834:	6029      	str	r1, [r5, #0]
 8005836:	bf48      	it	mi
 8005838:	6023      	strmi	r3, [r4, #0]
 800583a:	b91e      	cbnz	r6, 8005844 <_printf_i+0x1a4>
 800583c:	6823      	ldr	r3, [r4, #0]
 800583e:	f023 0320 	bic.w	r3, r3, #32
 8005842:	6023      	str	r3, [r4, #0]
 8005844:	2310      	movs	r3, #16
 8005846:	e7a7      	b.n	8005798 <_printf_i+0xf8>
 8005848:	4824      	ldr	r0, [pc, #144]	; (80058dc <_printf_i+0x23c>)
 800584a:	e7e4      	b.n	8005816 <_printf_i+0x176>
 800584c:	4615      	mov	r5, r2
 800584e:	e7bd      	b.n	80057cc <_printf_i+0x12c>
 8005850:	682b      	ldr	r3, [r5, #0]
 8005852:	6826      	ldr	r6, [r4, #0]
 8005854:	6961      	ldr	r1, [r4, #20]
 8005856:	1d18      	adds	r0, r3, #4
 8005858:	6028      	str	r0, [r5, #0]
 800585a:	0635      	lsls	r5, r6, #24
 800585c:	681b      	ldr	r3, [r3, #0]
 800585e:	d501      	bpl.n	8005864 <_printf_i+0x1c4>
 8005860:	6019      	str	r1, [r3, #0]
 8005862:	e002      	b.n	800586a <_printf_i+0x1ca>
 8005864:	0670      	lsls	r0, r6, #25
 8005866:	d5fb      	bpl.n	8005860 <_printf_i+0x1c0>
 8005868:	8019      	strh	r1, [r3, #0]
 800586a:	2300      	movs	r3, #0
 800586c:	6123      	str	r3, [r4, #16]
 800586e:	4615      	mov	r5, r2
 8005870:	e7bc      	b.n	80057ec <_printf_i+0x14c>
 8005872:	682b      	ldr	r3, [r5, #0]
 8005874:	1d1a      	adds	r2, r3, #4
 8005876:	602a      	str	r2, [r5, #0]
 8005878:	681d      	ldr	r5, [r3, #0]
 800587a:	6862      	ldr	r2, [r4, #4]
 800587c:	2100      	movs	r1, #0
 800587e:	4628      	mov	r0, r5
 8005880:	f7fa fcc6 	bl	8000210 <memchr>
 8005884:	b108      	cbz	r0, 800588a <_printf_i+0x1ea>
 8005886:	1b40      	subs	r0, r0, r5
 8005888:	6060      	str	r0, [r4, #4]
 800588a:	6863      	ldr	r3, [r4, #4]
 800588c:	6123      	str	r3, [r4, #16]
 800588e:	2300      	movs	r3, #0
 8005890:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 8005894:	e7aa      	b.n	80057ec <_printf_i+0x14c>
 8005896:	6923      	ldr	r3, [r4, #16]
 8005898:	462a      	mov	r2, r5
 800589a:	4649      	mov	r1, r9
 800589c:	4640      	mov	r0, r8
 800589e:	47d0      	blx	sl
 80058a0:	3001      	adds	r0, #1
 80058a2:	d0ad      	beq.n	8005800 <_printf_i+0x160>
 80058a4:	6823      	ldr	r3, [r4, #0]
 80058a6:	079b      	lsls	r3, r3, #30
 80058a8:	d413      	bmi.n	80058d2 <_printf_i+0x232>
 80058aa:	68e0      	ldr	r0, [r4, #12]
 80058ac:	9b03      	ldr	r3, [sp, #12]
 80058ae:	4298      	cmp	r0, r3
 80058b0:	bfb8      	it	lt
 80058b2:	4618      	movlt	r0, r3
 80058b4:	e7a6      	b.n	8005804 <_printf_i+0x164>
 80058b6:	2301      	movs	r3, #1
 80058b8:	4632      	mov	r2, r6
 80058ba:	4649      	mov	r1, r9
 80058bc:	4640      	mov	r0, r8
 80058be:	47d0      	blx	sl
 80058c0:	3001      	adds	r0, #1
 80058c2:	d09d      	beq.n	8005800 <_printf_i+0x160>
 80058c4:	3501      	adds	r5, #1
 80058c6:	68e3      	ldr	r3, [r4, #12]
 80058c8:	9903      	ldr	r1, [sp, #12]
 80058ca:	1a5b      	subs	r3, r3, r1
 80058cc:	42ab      	cmp	r3, r5
 80058ce:	dcf2      	bgt.n	80058b6 <_printf_i+0x216>
 80058d0:	e7eb      	b.n	80058aa <_printf_i+0x20a>
 80058d2:	2500      	movs	r5, #0
 80058d4:	f104 0619 	add.w	r6, r4, #25
 80058d8:	e7f5      	b.n	80058c6 <_printf_i+0x226>
 80058da:	bf00      	nop
 80058dc:	08009696 	.word	0x08009696
 80058e0:	080096a7 	.word	0x080096a7

080058e4 <std>:
 80058e4:	2300      	movs	r3, #0
 80058e6:	b510      	push	{r4, lr}
 80058e8:	4604      	mov	r4, r0
 80058ea:	e9c0 3300 	strd	r3, r3, [r0]
 80058ee:	e9c0 3304 	strd	r3, r3, [r0, #16]
 80058f2:	6083      	str	r3, [r0, #8]
 80058f4:	8181      	strh	r1, [r0, #12]
 80058f6:	6643      	str	r3, [r0, #100]	; 0x64
 80058f8:	81c2      	strh	r2, [r0, #14]
 80058fa:	6183      	str	r3, [r0, #24]
 80058fc:	4619      	mov	r1, r3
 80058fe:	2208      	movs	r2, #8
 8005900:	305c      	adds	r0, #92	; 0x5c
 8005902:	f000 f906 	bl	8005b12 <memset>
 8005906:	4b0d      	ldr	r3, [pc, #52]	; (800593c <std+0x58>)
 8005908:	6263      	str	r3, [r4, #36]	; 0x24
 800590a:	4b0d      	ldr	r3, [pc, #52]	; (8005940 <std+0x5c>)
 800590c:	62a3      	str	r3, [r4, #40]	; 0x28
 800590e:	4b0d      	ldr	r3, [pc, #52]	; (8005944 <std+0x60>)
 8005910:	62e3      	str	r3, [r4, #44]	; 0x2c
 8005912:	4b0d      	ldr	r3, [pc, #52]	; (8005948 <std+0x64>)
 8005914:	6323      	str	r3, [r4, #48]	; 0x30
 8005916:	4b0d      	ldr	r3, [pc, #52]	; (800594c <std+0x68>)
 8005918:	6224      	str	r4, [r4, #32]
 800591a:	429c      	cmp	r4, r3
 800591c:	d006      	beq.n	800592c <std+0x48>
 800591e:	f103 0268 	add.w	r2, r3, #104	; 0x68
 8005922:	4294      	cmp	r4, r2
 8005924:	d002      	beq.n	800592c <std+0x48>
 8005926:	33d0      	adds	r3, #208	; 0xd0
 8005928:	429c      	cmp	r4, r3
 800592a:	d105      	bne.n	8005938 <std+0x54>
 800592c:	f104 0058 	add.w	r0, r4, #88	; 0x58
 8005930:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 8005934:	f000 b96a 	b.w	8005c0c <__retarget_lock_init_recursive>
 8005938:	bd10      	pop	{r4, pc}
 800593a:	bf00      	nop
 800593c:	08005a8d 	.word	0x08005a8d
 8005940:	08005aaf 	.word	0x08005aaf
 8005944:	08005ae7 	.word	0x08005ae7
 8005948:	08005b0b 	.word	0x08005b0b
 800594c:	20004348 	.word	0x20004348

08005950 <stdio_exit_handler>:
 8005950:	4a02      	ldr	r2, [pc, #8]	; (800595c <stdio_exit_handler+0xc>)
 8005952:	4903      	ldr	r1, [pc, #12]	; (8005960 <stdio_exit_handler+0x10>)
 8005954:	4803      	ldr	r0, [pc, #12]	; (8005964 <stdio_exit_handler+0x14>)
 8005956:	f000 b869 	b.w	8005a2c <_fwalk_sglue>
 800595a:	bf00      	nop
 800595c:	20000014 	.word	0x20000014
 8005960:	08007599 	.word	0x08007599
 8005964:	20000020 	.word	0x20000020

08005968 <cleanup_stdio>:
 8005968:	6841      	ldr	r1, [r0, #4]
 800596a:	4b0c      	ldr	r3, [pc, #48]	; (800599c <cleanup_stdio+0x34>)
 800596c:	4299      	cmp	r1, r3
 800596e:	b510      	push	{r4, lr}
 8005970:	4604      	mov	r4, r0
 8005972:	d001      	beq.n	8005978 <cleanup_stdio+0x10>
 8005974:	f001 fe10 	bl	8007598 <_fflush_r>
 8005978:	68a1      	ldr	r1, [r4, #8]
 800597a:	4b09      	ldr	r3, [pc, #36]	; (80059a0 <cleanup_stdio+0x38>)
 800597c:	4299      	cmp	r1, r3
 800597e:	d002      	beq.n	8005986 <cleanup_stdio+0x1e>
 8005980:	4620      	mov	r0, r4
 8005982:	f001 fe09 	bl	8007598 <_fflush_r>
 8005986:	68e1      	ldr	r1, [r4, #12]
 8005988:	4b06      	ldr	r3, [pc, #24]	; (80059a4 <cleanup_stdio+0x3c>)
 800598a:	4299      	cmp	r1, r3
 800598c:	d004      	beq.n	8005998 <cleanup_stdio+0x30>
 800598e:	4620      	mov	r0, r4
 8005990:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 8005994:	f001 be00 	b.w	8007598 <_fflush_r>
 8005998:	bd10      	pop	{r4, pc}
 800599a:	bf00      	nop
 800599c:	20004348 	.word	0x20004348
 80059a0:	200043b0 	.word	0x200043b0
 80059a4:	20004418 	.word	0x20004418

080059a8 <global_stdio_init.part.0>:
 80059a8:	b510      	push	{r4, lr}
 80059aa:	4b0b      	ldr	r3, [pc, #44]	; (80059d8 <global_stdio_init.part.0+0x30>)
 80059ac:	4c0b      	ldr	r4, [pc, #44]	; (80059dc <global_stdio_init.part.0+0x34>)
 80059ae:	4a0c      	ldr	r2, [pc, #48]	; (80059e0 <global_stdio_init.part.0+0x38>)
 80059b0:	601a      	str	r2, [r3, #0]
 80059b2:	4620      	mov	r0, r4
 80059b4:	2200      	movs	r2, #0
 80059b6:	2104      	movs	r1, #4
 80059b8:	f7ff ff94 	bl	80058e4 <std>
 80059bc:	f104 0068 	add.w	r0, r4, #104	; 0x68
 80059c0:	2201      	movs	r2, #1
 80059c2:	2109      	movs	r1, #9
 80059c4:	f7ff ff8e 	bl	80058e4 <std>
 80059c8:	f104 00d0 	add.w	r0, r4, #208	; 0xd0
 80059cc:	2202      	movs	r2, #2
 80059ce:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 80059d2:	2112      	movs	r1, #18
 80059d4:	f7ff bf86 	b.w	80058e4 <std>
 80059d8:	20004480 	.word	0x20004480
 80059dc:	20004348 	.word	0x20004348
 80059e0:	08005951 	.word	0x08005951

080059e4 <__sfp_lock_acquire>:
 80059e4:	4801      	ldr	r0, [pc, #4]	; (80059ec <__sfp_lock_acquire+0x8>)
 80059e6:	f000 b912 	b.w	8005c0e <__retarget_lock_acquire_recursive>
 80059ea:	bf00      	nop
 80059ec:	20004489 	.word	0x20004489

080059f0 <__sfp_lock_release>:
 80059f0:	4801      	ldr	r0, [pc, #4]	; (80059f8 <__sfp_lock_release+0x8>)
 80059f2:	f000 b90d 	b.w	8005c10 <__retarget_lock_release_recursive>
 80059f6:	bf00      	nop
 80059f8:	20004489 	.word	0x20004489

080059fc <__sinit>:
 80059fc:	b510      	push	{r4, lr}
 80059fe:	4604      	mov	r4, r0
 8005a00:	f7ff fff0 	bl	80059e4 <__sfp_lock_acquire>
 8005a04:	6a23      	ldr	r3, [r4, #32]
 8005a06:	b11b      	cbz	r3, 8005a10 <__sinit+0x14>
 8005a08:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 8005a0c:	f7ff bff0 	b.w	80059f0 <__sfp_lock_release>
 8005a10:	4b04      	ldr	r3, [pc, #16]	; (8005a24 <__sinit+0x28>)
 8005a12:	6223      	str	r3, [r4, #32]
 8005a14:	4b04      	ldr	r3, [pc, #16]	; (8005a28 <__sinit+0x2c>)
 8005a16:	681b      	ldr	r3, [r3, #0]
 8005a18:	2b00      	cmp	r3, #0
 8005a1a:	d1f5      	bne.n	8005a08 <__sinit+0xc>
 8005a1c:	f7ff ffc4 	bl	80059a8 <global_stdio_init.part.0>
 8005a20:	e7f2      	b.n	8005a08 <__sinit+0xc>
 8005a22:	bf00      	nop
 8005a24:	08005969 	.word	0x08005969
 8005a28:	20004480 	.word	0x20004480

08005a2c <_fwalk_sglue>:
 8005a2c:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 8005a30:	4607      	mov	r7, r0
 8005a32:	4688      	mov	r8, r1
 8005a34:	4614      	mov	r4, r2
 8005a36:	2600      	movs	r6, #0
 8005a38:	e9d4 9501 	ldrd	r9, r5, [r4, #4]
 8005a3c:	f1b9 0901 	subs.w	r9, r9, #1
 8005a40:	d505      	bpl.n	8005a4e <_fwalk_sglue+0x22>
 8005a42:	6824      	ldr	r4, [r4, #0]
 8005a44:	2c00      	cmp	r4, #0
 8005a46:	d1f7      	bne.n	8005a38 <_fwalk_sglue+0xc>
 8005a48:	4630      	mov	r0, r6
 8005a4a:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 8005a4e:	89ab      	ldrh	r3, [r5, #12]
 8005a50:	2b01      	cmp	r3, #1
 8005a52:	d907      	bls.n	8005a64 <_fwalk_sglue+0x38>
 8005a54:	f9b5 300e 	ldrsh.w	r3, [r5, #14]
 8005a58:	3301      	adds	r3, #1
 8005a5a:	d003      	beq.n	8005a64 <_fwalk_sglue+0x38>
 8005a5c:	4629      	mov	r1, r5
 8005a5e:	4638      	mov	r0, r7
 8005a60:	47c0      	blx	r8
 8005a62:	4306      	orrs	r6, r0
 8005a64:	3568      	adds	r5, #104	; 0x68
 8005a66:	e7e9      	b.n	8005a3c <_fwalk_sglue+0x10>

08005a68 <iprintf>:
 8005a68:	b40f      	push	{r0, r1, r2, r3}
 8005a6a:	b507      	push	{r0, r1, r2, lr}
 8005a6c:	4906      	ldr	r1, [pc, #24]	; (8005a88 <iprintf+0x20>)
 8005a6e:	ab04      	add	r3, sp, #16
 8005a70:	6808      	ldr	r0, [r1, #0]
 8005a72:	f853 2b04 	ldr.w	r2, [r3], #4
 8005a76:	6881      	ldr	r1, [r0, #8]
 8005a78:	9301      	str	r3, [sp, #4]
 8005a7a:	f001 fbed 	bl	8007258 <_vfiprintf_r>
 8005a7e:	b003      	add	sp, #12
 8005a80:	f85d eb04 	ldr.w	lr, [sp], #4
 8005a84:	b004      	add	sp, #16
 8005a86:	4770      	bx	lr
 8005a88:	2000006c 	.word	0x2000006c

08005a8c <__sread>:
 8005a8c:	b510      	push	{r4, lr}
 8005a8e:	460c      	mov	r4, r1
 8005a90:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8005a94:	f000 f86c 	bl	8005b70 <_read_r>
 8005a98:	2800      	cmp	r0, #0
 8005a9a:	bfab      	itete	ge
 8005a9c:	6d63      	ldrge	r3, [r4, #84]	; 0x54
 8005a9e:	89a3      	ldrhlt	r3, [r4, #12]
 8005aa0:	181b      	addge	r3, r3, r0
 8005aa2:	f423 5380 	biclt.w	r3, r3, #4096	; 0x1000
 8005aa6:	bfac      	ite	ge
 8005aa8:	6563      	strge	r3, [r4, #84]	; 0x54
 8005aaa:	81a3      	strhlt	r3, [r4, #12]
 8005aac:	bd10      	pop	{r4, pc}

08005aae <__swrite>:
 8005aae:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8005ab2:	461f      	mov	r7, r3
 8005ab4:	898b      	ldrh	r3, [r1, #12]
 8005ab6:	05db      	lsls	r3, r3, #23
 8005ab8:	4605      	mov	r5, r0
 8005aba:	460c      	mov	r4, r1
 8005abc:	4616      	mov	r6, r2
 8005abe:	d505      	bpl.n	8005acc <__swrite+0x1e>
 8005ac0:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8005ac4:	2302      	movs	r3, #2
 8005ac6:	2200      	movs	r2, #0
 8005ac8:	f000 f840 	bl	8005b4c <_lseek_r>
 8005acc:	89a3      	ldrh	r3, [r4, #12]
 8005ace:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 8005ad2:	f423 5380 	bic.w	r3, r3, #4096	; 0x1000
 8005ad6:	81a3      	strh	r3, [r4, #12]
 8005ad8:	4632      	mov	r2, r6
 8005ada:	463b      	mov	r3, r7
 8005adc:	4628      	mov	r0, r5
 8005ade:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 8005ae2:	f000 b857 	b.w	8005b94 <_write_r>

08005ae6 <__sseek>:
 8005ae6:	b510      	push	{r4, lr}
 8005ae8:	460c      	mov	r4, r1
 8005aea:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8005aee:	f000 f82d 	bl	8005b4c <_lseek_r>
 8005af2:	1c43      	adds	r3, r0, #1
 8005af4:	89a3      	ldrh	r3, [r4, #12]
 8005af6:	bf15      	itete	ne
 8005af8:	6560      	strne	r0, [r4, #84]	; 0x54
 8005afa:	f423 5380 	biceq.w	r3, r3, #4096	; 0x1000
 8005afe:	f443 5380 	orrne.w	r3, r3, #4096	; 0x1000
 8005b02:	81a3      	strheq	r3, [r4, #12]
 8005b04:	bf18      	it	ne
 8005b06:	81a3      	strhne	r3, [r4, #12]
 8005b08:	bd10      	pop	{r4, pc}

08005b0a <__sclose>:
 8005b0a:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8005b0e:	f000 b80d 	b.w	8005b2c <_close_r>

08005b12 <memset>:
 8005b12:	4402      	add	r2, r0
 8005b14:	4603      	mov	r3, r0
 8005b16:	4293      	cmp	r3, r2
 8005b18:	d100      	bne.n	8005b1c <memset+0xa>
 8005b1a:	4770      	bx	lr
 8005b1c:	f803 1b01 	strb.w	r1, [r3], #1
 8005b20:	e7f9      	b.n	8005b16 <memset+0x4>
	...

08005b24 <_localeconv_r>:
 8005b24:	4800      	ldr	r0, [pc, #0]	; (8005b28 <_localeconv_r+0x4>)
 8005b26:	4770      	bx	lr
 8005b28:	20000160 	.word	0x20000160

08005b2c <_close_r>:
 8005b2c:	b538      	push	{r3, r4, r5, lr}
 8005b2e:	4d06      	ldr	r5, [pc, #24]	; (8005b48 <_close_r+0x1c>)
 8005b30:	2300      	movs	r3, #0
 8005b32:	4604      	mov	r4, r0
 8005b34:	4608      	mov	r0, r1
 8005b36:	602b      	str	r3, [r5, #0]
 8005b38:	f7fc fd23 	bl	8002582 <_close>
 8005b3c:	1c43      	adds	r3, r0, #1
 8005b3e:	d102      	bne.n	8005b46 <_close_r+0x1a>
 8005b40:	682b      	ldr	r3, [r5, #0]
 8005b42:	b103      	cbz	r3, 8005b46 <_close_r+0x1a>
 8005b44:	6023      	str	r3, [r4, #0]
 8005b46:	bd38      	pop	{r3, r4, r5, pc}
 8005b48:	20004484 	.word	0x20004484

08005b4c <_lseek_r>:
 8005b4c:	b538      	push	{r3, r4, r5, lr}
 8005b4e:	4d07      	ldr	r5, [pc, #28]	; (8005b6c <_lseek_r+0x20>)
 8005b50:	4604      	mov	r4, r0
 8005b52:	4608      	mov	r0, r1
 8005b54:	4611      	mov	r1, r2
 8005b56:	2200      	movs	r2, #0
 8005b58:	602a      	str	r2, [r5, #0]
 8005b5a:	461a      	mov	r2, r3
 8005b5c:	f7fc fd38 	bl	80025d0 <_lseek>
 8005b60:	1c43      	adds	r3, r0, #1
 8005b62:	d102      	bne.n	8005b6a <_lseek_r+0x1e>
 8005b64:	682b      	ldr	r3, [r5, #0]
 8005b66:	b103      	cbz	r3, 8005b6a <_lseek_r+0x1e>
 8005b68:	6023      	str	r3, [r4, #0]
 8005b6a:	bd38      	pop	{r3, r4, r5, pc}
 8005b6c:	20004484 	.word	0x20004484

08005b70 <_read_r>:
 8005b70:	b538      	push	{r3, r4, r5, lr}
 8005b72:	4d07      	ldr	r5, [pc, #28]	; (8005b90 <_read_r+0x20>)
 8005b74:	4604      	mov	r4, r0
 8005b76:	4608      	mov	r0, r1
 8005b78:	4611      	mov	r1, r2
 8005b7a:	2200      	movs	r2, #0
 8005b7c:	602a      	str	r2, [r5, #0]
 8005b7e:	461a      	mov	r2, r3
 8005b80:	f7fc fcc6 	bl	8002510 <_read>
 8005b84:	1c43      	adds	r3, r0, #1
 8005b86:	d102      	bne.n	8005b8e <_read_r+0x1e>
 8005b88:	682b      	ldr	r3, [r5, #0]
 8005b8a:	b103      	cbz	r3, 8005b8e <_read_r+0x1e>
 8005b8c:	6023      	str	r3, [r4, #0]
 8005b8e:	bd38      	pop	{r3, r4, r5, pc}
 8005b90:	20004484 	.word	0x20004484

08005b94 <_write_r>:
 8005b94:	b538      	push	{r3, r4, r5, lr}
 8005b96:	4d07      	ldr	r5, [pc, #28]	; (8005bb4 <_write_r+0x20>)
 8005b98:	4604      	mov	r4, r0
 8005b9a:	4608      	mov	r0, r1
 8005b9c:	4611      	mov	r1, r2
 8005b9e:	2200      	movs	r2, #0
 8005ba0:	602a      	str	r2, [r5, #0]
 8005ba2:	461a      	mov	r2, r3
 8005ba4:	f7fc fcd1 	bl	800254a <_write>
 8005ba8:	1c43      	adds	r3, r0, #1
 8005baa:	d102      	bne.n	8005bb2 <_write_r+0x1e>
 8005bac:	682b      	ldr	r3, [r5, #0]
 8005bae:	b103      	cbz	r3, 8005bb2 <_write_r+0x1e>
 8005bb0:	6023      	str	r3, [r4, #0]
 8005bb2:	bd38      	pop	{r3, r4, r5, pc}
 8005bb4:	20004484 	.word	0x20004484

08005bb8 <__errno>:
 8005bb8:	4b01      	ldr	r3, [pc, #4]	; (8005bc0 <__errno+0x8>)
 8005bba:	6818      	ldr	r0, [r3, #0]
 8005bbc:	4770      	bx	lr
 8005bbe:	bf00      	nop
 8005bc0:	2000006c 	.word	0x2000006c

08005bc4 <__libc_init_array>:
 8005bc4:	b570      	push	{r4, r5, r6, lr}
 8005bc6:	4d0d      	ldr	r5, [pc, #52]	; (8005bfc <__libc_init_array+0x38>)
 8005bc8:	4c0d      	ldr	r4, [pc, #52]	; (8005c00 <__libc_init_array+0x3c>)
 8005bca:	1b64      	subs	r4, r4, r5
 8005bcc:	10a4      	asrs	r4, r4, #2
 8005bce:	2600      	movs	r6, #0
 8005bd0:	42a6      	cmp	r6, r4
 8005bd2:	d109      	bne.n	8005be8 <__libc_init_array+0x24>
 8005bd4:	4d0b      	ldr	r5, [pc, #44]	; (8005c04 <__libc_init_array+0x40>)
 8005bd6:	4c0c      	ldr	r4, [pc, #48]	; (8005c08 <__libc_init_array+0x44>)
 8005bd8:	f001 fef0 	bl	80079bc <_init>
 8005bdc:	1b64      	subs	r4, r4, r5
 8005bde:	10a4      	asrs	r4, r4, #2
 8005be0:	2600      	movs	r6, #0
 8005be2:	42a6      	cmp	r6, r4
 8005be4:	d105      	bne.n	8005bf2 <__libc_init_array+0x2e>
 8005be6:	bd70      	pop	{r4, r5, r6, pc}
 8005be8:	f855 3b04 	ldr.w	r3, [r5], #4
 8005bec:	4798      	blx	r3
 8005bee:	3601      	adds	r6, #1
 8005bf0:	e7ee      	b.n	8005bd0 <__libc_init_array+0xc>
 8005bf2:	f855 3b04 	ldr.w	r3, [r5], #4
 8005bf6:	4798      	blx	r3
 8005bf8:	3601      	adds	r6, #1
 8005bfa:	e7f2      	b.n	8005be2 <__libc_init_array+0x1e>
 8005bfc:	080099fc 	.word	0x080099fc
 8005c00:	080099fc 	.word	0x080099fc
 8005c04:	080099fc 	.word	0x080099fc
 8005c08:	08009a00 	.word	0x08009a00

08005c0c <__retarget_lock_init_recursive>:
 8005c0c:	4770      	bx	lr

08005c0e <__retarget_lock_acquire_recursive>:
 8005c0e:	4770      	bx	lr

08005c10 <__retarget_lock_release_recursive>:
 8005c10:	4770      	bx	lr

08005c12 <quorem>:
 8005c12:	e92d 4ff7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8005c16:	6903      	ldr	r3, [r0, #16]
 8005c18:	690c      	ldr	r4, [r1, #16]
 8005c1a:	42a3      	cmp	r3, r4
 8005c1c:	4607      	mov	r7, r0
 8005c1e:	db7e      	blt.n	8005d1e <quorem+0x10c>
 8005c20:	3c01      	subs	r4, #1
 8005c22:	f101 0814 	add.w	r8, r1, #20
 8005c26:	f100 0514 	add.w	r5, r0, #20
 8005c2a:	eb05 0384 	add.w	r3, r5, r4, lsl #2
 8005c2e:	9301      	str	r3, [sp, #4]
 8005c30:	f858 3024 	ldr.w	r3, [r8, r4, lsl #2]
 8005c34:	f855 2024 	ldr.w	r2, [r5, r4, lsl #2]
 8005c38:	3301      	adds	r3, #1
 8005c3a:	429a      	cmp	r2, r3
 8005c3c:	ea4f 0b84 	mov.w	fp, r4, lsl #2
 8005c40:	eb08 0984 	add.w	r9, r8, r4, lsl #2
 8005c44:	fbb2 f6f3 	udiv	r6, r2, r3
 8005c48:	d331      	bcc.n	8005cae <quorem+0x9c>
 8005c4a:	f04f 0e00 	mov.w	lr, #0
 8005c4e:	4640      	mov	r0, r8
 8005c50:	46ac      	mov	ip, r5
 8005c52:	46f2      	mov	sl, lr
 8005c54:	f850 2b04 	ldr.w	r2, [r0], #4
 8005c58:	b293      	uxth	r3, r2
 8005c5a:	fb06 e303 	mla	r3, r6, r3, lr
 8005c5e:	ea4f 4e12 	mov.w	lr, r2, lsr #16
 8005c62:	0c1a      	lsrs	r2, r3, #16
 8005c64:	b29b      	uxth	r3, r3
 8005c66:	ebaa 0303 	sub.w	r3, sl, r3
 8005c6a:	f8dc a000 	ldr.w	sl, [ip]
 8005c6e:	fa13 f38a 	uxtah	r3, r3, sl
 8005c72:	fb06 220e 	mla	r2, r6, lr, r2
 8005c76:	9300      	str	r3, [sp, #0]
 8005c78:	9b00      	ldr	r3, [sp, #0]
 8005c7a:	ea4f 4e12 	mov.w	lr, r2, lsr #16
 8005c7e:	b292      	uxth	r2, r2
 8005c80:	ebc2 421a 	rsb	r2, r2, sl, lsr #16
 8005c84:	eb02 4223 	add.w	r2, r2, r3, asr #16
 8005c88:	f8bd 3000 	ldrh.w	r3, [sp]
 8005c8c:	4581      	cmp	r9, r0
 8005c8e:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 8005c92:	f84c 3b04 	str.w	r3, [ip], #4
 8005c96:	ea4f 4a22 	mov.w	sl, r2, asr #16
 8005c9a:	d2db      	bcs.n	8005c54 <quorem+0x42>
 8005c9c:	f855 300b 	ldr.w	r3, [r5, fp]
 8005ca0:	b92b      	cbnz	r3, 8005cae <quorem+0x9c>
 8005ca2:	9b01      	ldr	r3, [sp, #4]
 8005ca4:	3b04      	subs	r3, #4
 8005ca6:	429d      	cmp	r5, r3
 8005ca8:	461a      	mov	r2, r3
 8005caa:	d32c      	bcc.n	8005d06 <quorem+0xf4>
 8005cac:	613c      	str	r4, [r7, #16]
 8005cae:	4638      	mov	r0, r7
 8005cb0:	f001 f9a8 	bl	8007004 <__mcmp>
 8005cb4:	2800      	cmp	r0, #0
 8005cb6:	db22      	blt.n	8005cfe <quorem+0xec>
 8005cb8:	3601      	adds	r6, #1
 8005cba:	4629      	mov	r1, r5
 8005cbc:	2000      	movs	r0, #0
 8005cbe:	f858 2b04 	ldr.w	r2, [r8], #4
 8005cc2:	f8d1 c000 	ldr.w	ip, [r1]
 8005cc6:	b293      	uxth	r3, r2
 8005cc8:	1ac3      	subs	r3, r0, r3
 8005cca:	0c12      	lsrs	r2, r2, #16
 8005ccc:	fa13 f38c 	uxtah	r3, r3, ip
 8005cd0:	ebc2 421c 	rsb	r2, r2, ip, lsr #16
 8005cd4:	eb02 4223 	add.w	r2, r2, r3, asr #16
 8005cd8:	b29b      	uxth	r3, r3
 8005cda:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 8005cde:	45c1      	cmp	r9, r8
 8005ce0:	f841 3b04 	str.w	r3, [r1], #4
 8005ce4:	ea4f 4022 	mov.w	r0, r2, asr #16
 8005ce8:	d2e9      	bcs.n	8005cbe <quorem+0xac>
 8005cea:	f855 2024 	ldr.w	r2, [r5, r4, lsl #2]
 8005cee:	eb05 0384 	add.w	r3, r5, r4, lsl #2
 8005cf2:	b922      	cbnz	r2, 8005cfe <quorem+0xec>
 8005cf4:	3b04      	subs	r3, #4
 8005cf6:	429d      	cmp	r5, r3
 8005cf8:	461a      	mov	r2, r3
 8005cfa:	d30a      	bcc.n	8005d12 <quorem+0x100>
 8005cfc:	613c      	str	r4, [r7, #16]
 8005cfe:	4630      	mov	r0, r6
 8005d00:	b003      	add	sp, #12
 8005d02:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8005d06:	6812      	ldr	r2, [r2, #0]
 8005d08:	3b04      	subs	r3, #4
 8005d0a:	2a00      	cmp	r2, #0
 8005d0c:	d1ce      	bne.n	8005cac <quorem+0x9a>
 8005d0e:	3c01      	subs	r4, #1
 8005d10:	e7c9      	b.n	8005ca6 <quorem+0x94>
 8005d12:	6812      	ldr	r2, [r2, #0]
 8005d14:	3b04      	subs	r3, #4
 8005d16:	2a00      	cmp	r2, #0
 8005d18:	d1f0      	bne.n	8005cfc <quorem+0xea>
 8005d1a:	3c01      	subs	r4, #1
 8005d1c:	e7eb      	b.n	8005cf6 <quorem+0xe4>
 8005d1e:	2000      	movs	r0, #0
 8005d20:	e7ee      	b.n	8005d00 <quorem+0xee>
 8005d22:	0000      	movs	r0, r0
 8005d24:	0000      	movs	r0, r0
	...

08005d28 <_dtoa_r>:
 8005d28:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8005d2c:	ed2d 8b04 	vpush	{d8-d9}
 8005d30:	69c5      	ldr	r5, [r0, #28]
 8005d32:	b093      	sub	sp, #76	; 0x4c
 8005d34:	ed8d 0b02 	vstr	d0, [sp, #8]
 8005d38:	ec57 6b10 	vmov	r6, r7, d0
 8005d3c:	f8dd 8080 	ldr.w	r8, [sp, #128]	; 0x80
 8005d40:	9107      	str	r1, [sp, #28]
 8005d42:	4604      	mov	r4, r0
 8005d44:	920a      	str	r2, [sp, #40]	; 0x28
 8005d46:	930d      	str	r3, [sp, #52]	; 0x34
 8005d48:	b975      	cbnz	r5, 8005d68 <_dtoa_r+0x40>
 8005d4a:	2010      	movs	r0, #16
 8005d4c:	f000 fe2a 	bl	80069a4 <malloc>
 8005d50:	4602      	mov	r2, r0
 8005d52:	61e0      	str	r0, [r4, #28]
 8005d54:	b920      	cbnz	r0, 8005d60 <_dtoa_r+0x38>
 8005d56:	4bae      	ldr	r3, [pc, #696]	; (8006010 <_dtoa_r+0x2e8>)
 8005d58:	21ef      	movs	r1, #239	; 0xef
 8005d5a:	48ae      	ldr	r0, [pc, #696]	; (8006014 <_dtoa_r+0x2ec>)
 8005d5c:	f001 fcf8 	bl	8007750 <__assert_func>
 8005d60:	e9c0 5501 	strd	r5, r5, [r0, #4]
 8005d64:	6005      	str	r5, [r0, #0]
 8005d66:	60c5      	str	r5, [r0, #12]
 8005d68:	69e3      	ldr	r3, [r4, #28]
 8005d6a:	6819      	ldr	r1, [r3, #0]
 8005d6c:	b151      	cbz	r1, 8005d84 <_dtoa_r+0x5c>
 8005d6e:	685a      	ldr	r2, [r3, #4]
 8005d70:	604a      	str	r2, [r1, #4]
 8005d72:	2301      	movs	r3, #1
 8005d74:	4093      	lsls	r3, r2
 8005d76:	608b      	str	r3, [r1, #8]
 8005d78:	4620      	mov	r0, r4
 8005d7a:	f000 ff07 	bl	8006b8c <_Bfree>
 8005d7e:	69e3      	ldr	r3, [r4, #28]
 8005d80:	2200      	movs	r2, #0
 8005d82:	601a      	str	r2, [r3, #0]
 8005d84:	1e3b      	subs	r3, r7, #0
 8005d86:	bfbb      	ittet	lt
 8005d88:	f023 4300 	biclt.w	r3, r3, #2147483648	; 0x80000000
 8005d8c:	9303      	strlt	r3, [sp, #12]
 8005d8e:	2300      	movge	r3, #0
 8005d90:	2201      	movlt	r2, #1
 8005d92:	bfac      	ite	ge
 8005d94:	f8c8 3000 	strge.w	r3, [r8]
 8005d98:	f8c8 2000 	strlt.w	r2, [r8]
 8005d9c:	4b9e      	ldr	r3, [pc, #632]	; (8006018 <_dtoa_r+0x2f0>)
 8005d9e:	f8dd 800c 	ldr.w	r8, [sp, #12]
 8005da2:	ea33 0308 	bics.w	r3, r3, r8
 8005da6:	d11b      	bne.n	8005de0 <_dtoa_r+0xb8>
 8005da8:	9a0d      	ldr	r2, [sp, #52]	; 0x34
 8005daa:	f242 730f 	movw	r3, #9999	; 0x270f
 8005dae:	6013      	str	r3, [r2, #0]
 8005db0:	f3c8 0313 	ubfx	r3, r8, #0, #20
 8005db4:	4333      	orrs	r3, r6
 8005db6:	f000 8593 	beq.w	80068e0 <_dtoa_r+0xbb8>
 8005dba:	9b21      	ldr	r3, [sp, #132]	; 0x84
 8005dbc:	b963      	cbnz	r3, 8005dd8 <_dtoa_r+0xb0>
 8005dbe:	4b97      	ldr	r3, [pc, #604]	; (800601c <_dtoa_r+0x2f4>)
 8005dc0:	e027      	b.n	8005e12 <_dtoa_r+0xea>
 8005dc2:	4b97      	ldr	r3, [pc, #604]	; (8006020 <_dtoa_r+0x2f8>)
 8005dc4:	9300      	str	r3, [sp, #0]
 8005dc6:	3308      	adds	r3, #8
 8005dc8:	9a21      	ldr	r2, [sp, #132]	; 0x84
 8005dca:	6013      	str	r3, [r2, #0]
 8005dcc:	9800      	ldr	r0, [sp, #0]
 8005dce:	b013      	add	sp, #76	; 0x4c
 8005dd0:	ecbd 8b04 	vpop	{d8-d9}
 8005dd4:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8005dd8:	4b90      	ldr	r3, [pc, #576]	; (800601c <_dtoa_r+0x2f4>)
 8005dda:	9300      	str	r3, [sp, #0]
 8005ddc:	3303      	adds	r3, #3
 8005dde:	e7f3      	b.n	8005dc8 <_dtoa_r+0xa0>
 8005de0:	ed9d 7b02 	vldr	d7, [sp, #8]
 8005de4:	2200      	movs	r2, #0
 8005de6:	ec51 0b17 	vmov	r0, r1, d7
 8005dea:	eeb0 8a47 	vmov.f32	s16, s14
 8005dee:	eef0 8a67 	vmov.f32	s17, s15
 8005df2:	2300      	movs	r3, #0
 8005df4:	f7fa fe88 	bl	8000b08 <__aeabi_dcmpeq>
 8005df8:	4681      	mov	r9, r0
 8005dfa:	b160      	cbz	r0, 8005e16 <_dtoa_r+0xee>
 8005dfc:	9a0d      	ldr	r2, [sp, #52]	; 0x34
 8005dfe:	2301      	movs	r3, #1
 8005e00:	6013      	str	r3, [r2, #0]
 8005e02:	9b21      	ldr	r3, [sp, #132]	; 0x84
 8005e04:	2b00      	cmp	r3, #0
 8005e06:	f000 8568 	beq.w	80068da <_dtoa_r+0xbb2>
 8005e0a:	4b86      	ldr	r3, [pc, #536]	; (8006024 <_dtoa_r+0x2fc>)
 8005e0c:	9a21      	ldr	r2, [sp, #132]	; 0x84
 8005e0e:	6013      	str	r3, [r2, #0]
 8005e10:	3b01      	subs	r3, #1
 8005e12:	9300      	str	r3, [sp, #0]
 8005e14:	e7da      	b.n	8005dcc <_dtoa_r+0xa4>
 8005e16:	aa10      	add	r2, sp, #64	; 0x40
 8005e18:	a911      	add	r1, sp, #68	; 0x44
 8005e1a:	4620      	mov	r0, r4
 8005e1c:	eeb0 0a48 	vmov.f32	s0, s16
 8005e20:	eef0 0a68 	vmov.f32	s1, s17
 8005e24:	f001 f994 	bl	8007150 <__d2b>
 8005e28:	f3c8 550a 	ubfx	r5, r8, #20, #11
 8005e2c:	4682      	mov	sl, r0
 8005e2e:	2d00      	cmp	r5, #0
 8005e30:	d07f      	beq.n	8005f32 <_dtoa_r+0x20a>
 8005e32:	ee18 3a90 	vmov	r3, s17
 8005e36:	f3c3 0313 	ubfx	r3, r3, #0, #20
 8005e3a:	f043 537f 	orr.w	r3, r3, #1069547520	; 0x3fc00000
 8005e3e:	ec51 0b18 	vmov	r0, r1, d8
 8005e42:	f443 1340 	orr.w	r3, r3, #3145728	; 0x300000
 8005e46:	f2a5 35ff 	subw	r5, r5, #1023	; 0x3ff
 8005e4a:	f8cd 9038 	str.w	r9, [sp, #56]	; 0x38
 8005e4e:	4619      	mov	r1, r3
 8005e50:	2200      	movs	r2, #0
 8005e52:	4b75      	ldr	r3, [pc, #468]	; (8006028 <_dtoa_r+0x300>)
 8005e54:	f7fa fa38 	bl	80002c8 <__aeabi_dsub>
 8005e58:	a367      	add	r3, pc, #412	; (adr r3, 8005ff8 <_dtoa_r+0x2d0>)
 8005e5a:	e9d3 2300 	ldrd	r2, r3, [r3]
 8005e5e:	f7fa fbeb 	bl	8000638 <__aeabi_dmul>
 8005e62:	a367      	add	r3, pc, #412	; (adr r3, 8006000 <_dtoa_r+0x2d8>)
 8005e64:	e9d3 2300 	ldrd	r2, r3, [r3]
 8005e68:	f7fa fa30 	bl	80002cc <__adddf3>
 8005e6c:	4606      	mov	r6, r0
 8005e6e:	4628      	mov	r0, r5
 8005e70:	460f      	mov	r7, r1
 8005e72:	f7fa fb77 	bl	8000564 <__aeabi_i2d>
 8005e76:	a364      	add	r3, pc, #400	; (adr r3, 8006008 <_dtoa_r+0x2e0>)
 8005e78:	e9d3 2300 	ldrd	r2, r3, [r3]
 8005e7c:	f7fa fbdc 	bl	8000638 <__aeabi_dmul>
 8005e80:	4602      	mov	r2, r0
 8005e82:	460b      	mov	r3, r1
 8005e84:	4630      	mov	r0, r6
 8005e86:	4639      	mov	r1, r7
 8005e88:	f7fa fa20 	bl	80002cc <__adddf3>
 8005e8c:	4606      	mov	r6, r0
 8005e8e:	460f      	mov	r7, r1
 8005e90:	f7fa fe82 	bl	8000b98 <__aeabi_d2iz>
 8005e94:	2200      	movs	r2, #0
 8005e96:	4683      	mov	fp, r0
 8005e98:	2300      	movs	r3, #0
 8005e9a:	4630      	mov	r0, r6
 8005e9c:	4639      	mov	r1, r7
 8005e9e:	f7fa fe3d 	bl	8000b1c <__aeabi_dcmplt>
 8005ea2:	b148      	cbz	r0, 8005eb8 <_dtoa_r+0x190>
 8005ea4:	4658      	mov	r0, fp
 8005ea6:	f7fa fb5d 	bl	8000564 <__aeabi_i2d>
 8005eaa:	4632      	mov	r2, r6
 8005eac:	463b      	mov	r3, r7
 8005eae:	f7fa fe2b 	bl	8000b08 <__aeabi_dcmpeq>
 8005eb2:	b908      	cbnz	r0, 8005eb8 <_dtoa_r+0x190>
 8005eb4:	f10b 3bff 	add.w	fp, fp, #4294967295
 8005eb8:	f1bb 0f16 	cmp.w	fp, #22
 8005ebc:	d857      	bhi.n	8005f6e <_dtoa_r+0x246>
 8005ebe:	4b5b      	ldr	r3, [pc, #364]	; (800602c <_dtoa_r+0x304>)
 8005ec0:	eb03 03cb 	add.w	r3, r3, fp, lsl #3
 8005ec4:	e9d3 2300 	ldrd	r2, r3, [r3]
 8005ec8:	ec51 0b18 	vmov	r0, r1, d8
 8005ecc:	f7fa fe26 	bl	8000b1c <__aeabi_dcmplt>
 8005ed0:	2800      	cmp	r0, #0
 8005ed2:	d04e      	beq.n	8005f72 <_dtoa_r+0x24a>
 8005ed4:	f10b 3bff 	add.w	fp, fp, #4294967295
 8005ed8:	2300      	movs	r3, #0
 8005eda:	930c      	str	r3, [sp, #48]	; 0x30
 8005edc:	9b10      	ldr	r3, [sp, #64]	; 0x40
 8005ede:	1b5b      	subs	r3, r3, r5
 8005ee0:	1e5a      	subs	r2, r3, #1
 8005ee2:	bf45      	ittet	mi
 8005ee4:	f1c3 0301 	rsbmi	r3, r3, #1
 8005ee8:	9305      	strmi	r3, [sp, #20]
 8005eea:	2300      	movpl	r3, #0
 8005eec:	2300      	movmi	r3, #0
 8005eee:	9206      	str	r2, [sp, #24]
 8005ef0:	bf54      	ite	pl
 8005ef2:	9305      	strpl	r3, [sp, #20]
 8005ef4:	9306      	strmi	r3, [sp, #24]
 8005ef6:	f1bb 0f00 	cmp.w	fp, #0
 8005efa:	db3c      	blt.n	8005f76 <_dtoa_r+0x24e>
 8005efc:	9b06      	ldr	r3, [sp, #24]
 8005efe:	f8cd b02c 	str.w	fp, [sp, #44]	; 0x2c
 8005f02:	445b      	add	r3, fp
 8005f04:	9306      	str	r3, [sp, #24]
 8005f06:	2300      	movs	r3, #0
 8005f08:	9308      	str	r3, [sp, #32]
 8005f0a:	9b07      	ldr	r3, [sp, #28]
 8005f0c:	2b09      	cmp	r3, #9
 8005f0e:	d868      	bhi.n	8005fe2 <_dtoa_r+0x2ba>
 8005f10:	2b05      	cmp	r3, #5
 8005f12:	bfc4      	itt	gt
 8005f14:	3b04      	subgt	r3, #4
 8005f16:	9307      	strgt	r3, [sp, #28]
 8005f18:	9b07      	ldr	r3, [sp, #28]
 8005f1a:	f1a3 0302 	sub.w	r3, r3, #2
 8005f1e:	bfcc      	ite	gt
 8005f20:	2500      	movgt	r5, #0
 8005f22:	2501      	movle	r5, #1
 8005f24:	2b03      	cmp	r3, #3
 8005f26:	f200 8085 	bhi.w	8006034 <_dtoa_r+0x30c>
 8005f2a:	e8df f003 	tbb	[pc, r3]
 8005f2e:	3b2e      	.short	0x3b2e
 8005f30:	5839      	.short	0x5839
 8005f32:	e9dd 5310 	ldrd	r5, r3, [sp, #64]	; 0x40
 8005f36:	441d      	add	r5, r3
 8005f38:	f205 4332 	addw	r3, r5, #1074	; 0x432
 8005f3c:	2b20      	cmp	r3, #32
 8005f3e:	bfc1      	itttt	gt
 8005f40:	f1c3 0340 	rsbgt	r3, r3, #64	; 0x40
 8005f44:	fa08 f803 	lslgt.w	r8, r8, r3
 8005f48:	f205 4312 	addwgt	r3, r5, #1042	; 0x412
 8005f4c:	fa26 f303 	lsrgt.w	r3, r6, r3
 8005f50:	bfd6      	itet	le
 8005f52:	f1c3 0320 	rsble	r3, r3, #32
 8005f56:	ea48 0003 	orrgt.w	r0, r8, r3
 8005f5a:	fa06 f003 	lslle.w	r0, r6, r3
 8005f5e:	f7fa faf1 	bl	8000544 <__aeabi_ui2d>
 8005f62:	2201      	movs	r2, #1
 8005f64:	f1a1 73f8 	sub.w	r3, r1, #32505856	; 0x1f00000
 8005f68:	3d01      	subs	r5, #1
 8005f6a:	920e      	str	r2, [sp, #56]	; 0x38
 8005f6c:	e76f      	b.n	8005e4e <_dtoa_r+0x126>
 8005f6e:	2301      	movs	r3, #1
 8005f70:	e7b3      	b.n	8005eda <_dtoa_r+0x1b2>
 8005f72:	900c      	str	r0, [sp, #48]	; 0x30
 8005f74:	e7b2      	b.n	8005edc <_dtoa_r+0x1b4>
 8005f76:	9b05      	ldr	r3, [sp, #20]
 8005f78:	eba3 030b 	sub.w	r3, r3, fp
 8005f7c:	9305      	str	r3, [sp, #20]
 8005f7e:	f1cb 0300 	rsb	r3, fp, #0
 8005f82:	9308      	str	r3, [sp, #32]
 8005f84:	2300      	movs	r3, #0
 8005f86:	930b      	str	r3, [sp, #44]	; 0x2c
 8005f88:	e7bf      	b.n	8005f0a <_dtoa_r+0x1e2>
 8005f8a:	2300      	movs	r3, #0
 8005f8c:	9309      	str	r3, [sp, #36]	; 0x24
 8005f8e:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 8005f90:	2b00      	cmp	r3, #0
 8005f92:	dc52      	bgt.n	800603a <_dtoa_r+0x312>
 8005f94:	2301      	movs	r3, #1
 8005f96:	9301      	str	r3, [sp, #4]
 8005f98:	9304      	str	r3, [sp, #16]
 8005f9a:	461a      	mov	r2, r3
 8005f9c:	920a      	str	r2, [sp, #40]	; 0x28
 8005f9e:	e00b      	b.n	8005fb8 <_dtoa_r+0x290>
 8005fa0:	2301      	movs	r3, #1
 8005fa2:	e7f3      	b.n	8005f8c <_dtoa_r+0x264>
 8005fa4:	2300      	movs	r3, #0
 8005fa6:	9309      	str	r3, [sp, #36]	; 0x24
 8005fa8:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 8005faa:	445b      	add	r3, fp
 8005fac:	9301      	str	r3, [sp, #4]
 8005fae:	3301      	adds	r3, #1
 8005fb0:	2b01      	cmp	r3, #1
 8005fb2:	9304      	str	r3, [sp, #16]
 8005fb4:	bfb8      	it	lt
 8005fb6:	2301      	movlt	r3, #1
 8005fb8:	69e0      	ldr	r0, [r4, #28]
 8005fba:	2100      	movs	r1, #0
 8005fbc:	2204      	movs	r2, #4
 8005fbe:	f102 0614 	add.w	r6, r2, #20
 8005fc2:	429e      	cmp	r6, r3
 8005fc4:	d93d      	bls.n	8006042 <_dtoa_r+0x31a>
 8005fc6:	6041      	str	r1, [r0, #4]
 8005fc8:	4620      	mov	r0, r4
 8005fca:	f000 fd9f 	bl	8006b0c <_Balloc>
 8005fce:	9000      	str	r0, [sp, #0]
 8005fd0:	2800      	cmp	r0, #0
 8005fd2:	d139      	bne.n	8006048 <_dtoa_r+0x320>
 8005fd4:	4b16      	ldr	r3, [pc, #88]	; (8006030 <_dtoa_r+0x308>)
 8005fd6:	4602      	mov	r2, r0
 8005fd8:	f240 11af 	movw	r1, #431	; 0x1af
 8005fdc:	e6bd      	b.n	8005d5a <_dtoa_r+0x32>
 8005fde:	2301      	movs	r3, #1
 8005fe0:	e7e1      	b.n	8005fa6 <_dtoa_r+0x27e>
 8005fe2:	2501      	movs	r5, #1
 8005fe4:	2300      	movs	r3, #0
 8005fe6:	9307      	str	r3, [sp, #28]
 8005fe8:	9509      	str	r5, [sp, #36]	; 0x24
 8005fea:	f04f 33ff 	mov.w	r3, #4294967295
 8005fee:	9301      	str	r3, [sp, #4]
 8005ff0:	9304      	str	r3, [sp, #16]
 8005ff2:	2200      	movs	r2, #0
 8005ff4:	2312      	movs	r3, #18
 8005ff6:	e7d1      	b.n	8005f9c <_dtoa_r+0x274>
 8005ff8:	636f4361 	.word	0x636f4361
 8005ffc:	3fd287a7 	.word	0x3fd287a7
 8006000:	8b60c8b3 	.word	0x8b60c8b3
 8006004:	3fc68a28 	.word	0x3fc68a28
 8006008:	509f79fb 	.word	0x509f79fb
 800600c:	3fd34413 	.word	0x3fd34413
 8006010:	080096c5 	.word	0x080096c5
 8006014:	080096dc 	.word	0x080096dc
 8006018:	7ff00000 	.word	0x7ff00000
 800601c:	080096c1 	.word	0x080096c1
 8006020:	080096b8 	.word	0x080096b8
 8006024:	08009695 	.word	0x08009695
 8006028:	3ff80000 	.word	0x3ff80000
 800602c:	080097c8 	.word	0x080097c8
 8006030:	08009734 	.word	0x08009734
 8006034:	2301      	movs	r3, #1
 8006036:	9309      	str	r3, [sp, #36]	; 0x24
 8006038:	e7d7      	b.n	8005fea <_dtoa_r+0x2c2>
 800603a:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 800603c:	9301      	str	r3, [sp, #4]
 800603e:	9304      	str	r3, [sp, #16]
 8006040:	e7ba      	b.n	8005fb8 <_dtoa_r+0x290>
 8006042:	3101      	adds	r1, #1
 8006044:	0052      	lsls	r2, r2, #1
 8006046:	e7ba      	b.n	8005fbe <_dtoa_r+0x296>
 8006048:	69e3      	ldr	r3, [r4, #28]
 800604a:	9a00      	ldr	r2, [sp, #0]
 800604c:	601a      	str	r2, [r3, #0]
 800604e:	9b04      	ldr	r3, [sp, #16]
 8006050:	2b0e      	cmp	r3, #14
 8006052:	f200 80a8 	bhi.w	80061a6 <_dtoa_r+0x47e>
 8006056:	2d00      	cmp	r5, #0
 8006058:	f000 80a5 	beq.w	80061a6 <_dtoa_r+0x47e>
 800605c:	f1bb 0f00 	cmp.w	fp, #0
 8006060:	dd38      	ble.n	80060d4 <_dtoa_r+0x3ac>
 8006062:	4bc0      	ldr	r3, [pc, #768]	; (8006364 <_dtoa_r+0x63c>)
 8006064:	f00b 020f 	and.w	r2, fp, #15
 8006068:	eb03 03c2 	add.w	r3, r3, r2, lsl #3
 800606c:	f41b 7f80 	tst.w	fp, #256	; 0x100
 8006070:	e9d3 6700 	ldrd	r6, r7, [r3]
 8006074:	ea4f 182b 	mov.w	r8, fp, asr #4
 8006078:	d019      	beq.n	80060ae <_dtoa_r+0x386>
 800607a:	4bbb      	ldr	r3, [pc, #748]	; (8006368 <_dtoa_r+0x640>)
 800607c:	ec51 0b18 	vmov	r0, r1, d8
 8006080:	e9d3 2308 	ldrd	r2, r3, [r3, #32]
 8006084:	f7fa fc02 	bl	800088c <__aeabi_ddiv>
 8006088:	e9cd 0102 	strd	r0, r1, [sp, #8]
 800608c:	f008 080f 	and.w	r8, r8, #15
 8006090:	2503      	movs	r5, #3
 8006092:	f8df 92d4 	ldr.w	r9, [pc, #724]	; 8006368 <_dtoa_r+0x640>
 8006096:	f1b8 0f00 	cmp.w	r8, #0
 800609a:	d10a      	bne.n	80060b2 <_dtoa_r+0x38a>
 800609c:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 80060a0:	4632      	mov	r2, r6
 80060a2:	463b      	mov	r3, r7
 80060a4:	f7fa fbf2 	bl	800088c <__aeabi_ddiv>
 80060a8:	e9cd 0102 	strd	r0, r1, [sp, #8]
 80060ac:	e02b      	b.n	8006106 <_dtoa_r+0x3de>
 80060ae:	2502      	movs	r5, #2
 80060b0:	e7ef      	b.n	8006092 <_dtoa_r+0x36a>
 80060b2:	f018 0f01 	tst.w	r8, #1
 80060b6:	d008      	beq.n	80060ca <_dtoa_r+0x3a2>
 80060b8:	4630      	mov	r0, r6
 80060ba:	4639      	mov	r1, r7
 80060bc:	e9d9 2300 	ldrd	r2, r3, [r9]
 80060c0:	f7fa faba 	bl	8000638 <__aeabi_dmul>
 80060c4:	3501      	adds	r5, #1
 80060c6:	4606      	mov	r6, r0
 80060c8:	460f      	mov	r7, r1
 80060ca:	ea4f 0868 	mov.w	r8, r8, asr #1
 80060ce:	f109 0908 	add.w	r9, r9, #8
 80060d2:	e7e0      	b.n	8006096 <_dtoa_r+0x36e>
 80060d4:	f000 809f 	beq.w	8006216 <_dtoa_r+0x4ee>
 80060d8:	f1cb 0600 	rsb	r6, fp, #0
 80060dc:	4ba1      	ldr	r3, [pc, #644]	; (8006364 <_dtoa_r+0x63c>)
 80060de:	4fa2      	ldr	r7, [pc, #648]	; (8006368 <_dtoa_r+0x640>)
 80060e0:	f006 020f 	and.w	r2, r6, #15
 80060e4:	eb03 03c2 	add.w	r3, r3, r2, lsl #3
 80060e8:	e9d3 2300 	ldrd	r2, r3, [r3]
 80060ec:	ec51 0b18 	vmov	r0, r1, d8
 80060f0:	f7fa faa2 	bl	8000638 <__aeabi_dmul>
 80060f4:	e9cd 0102 	strd	r0, r1, [sp, #8]
 80060f8:	1136      	asrs	r6, r6, #4
 80060fa:	2300      	movs	r3, #0
 80060fc:	2502      	movs	r5, #2
 80060fe:	2e00      	cmp	r6, #0
 8006100:	d17e      	bne.n	8006200 <_dtoa_r+0x4d8>
 8006102:	2b00      	cmp	r3, #0
 8006104:	d1d0      	bne.n	80060a8 <_dtoa_r+0x380>
 8006106:	9b0c      	ldr	r3, [sp, #48]	; 0x30
 8006108:	e9dd 8902 	ldrd	r8, r9, [sp, #8]
 800610c:	2b00      	cmp	r3, #0
 800610e:	f000 8084 	beq.w	800621a <_dtoa_r+0x4f2>
 8006112:	4b96      	ldr	r3, [pc, #600]	; (800636c <_dtoa_r+0x644>)
 8006114:	2200      	movs	r2, #0
 8006116:	4640      	mov	r0, r8
 8006118:	4649      	mov	r1, r9
 800611a:	f7fa fcff 	bl	8000b1c <__aeabi_dcmplt>
 800611e:	2800      	cmp	r0, #0
 8006120:	d07b      	beq.n	800621a <_dtoa_r+0x4f2>
 8006122:	9b04      	ldr	r3, [sp, #16]
 8006124:	2b00      	cmp	r3, #0
 8006126:	d078      	beq.n	800621a <_dtoa_r+0x4f2>
 8006128:	9b01      	ldr	r3, [sp, #4]
 800612a:	2b00      	cmp	r3, #0
 800612c:	dd39      	ble.n	80061a2 <_dtoa_r+0x47a>
 800612e:	4b90      	ldr	r3, [pc, #576]	; (8006370 <_dtoa_r+0x648>)
 8006130:	2200      	movs	r2, #0
 8006132:	4640      	mov	r0, r8
 8006134:	4649      	mov	r1, r9
 8006136:	f7fa fa7f 	bl	8000638 <__aeabi_dmul>
 800613a:	e9cd 0102 	strd	r0, r1, [sp, #8]
 800613e:	9e01      	ldr	r6, [sp, #4]
 8006140:	f10b 37ff 	add.w	r7, fp, #4294967295
 8006144:	3501      	adds	r5, #1
 8006146:	e9dd 8902 	ldrd	r8, r9, [sp, #8]
 800614a:	4628      	mov	r0, r5
 800614c:	f7fa fa0a 	bl	8000564 <__aeabi_i2d>
 8006150:	4642      	mov	r2, r8
 8006152:	464b      	mov	r3, r9
 8006154:	f7fa fa70 	bl	8000638 <__aeabi_dmul>
 8006158:	4b86      	ldr	r3, [pc, #536]	; (8006374 <_dtoa_r+0x64c>)
 800615a:	2200      	movs	r2, #0
 800615c:	f7fa f8b6 	bl	80002cc <__adddf3>
 8006160:	f1a1 7350 	sub.w	r3, r1, #54525952	; 0x3400000
 8006164:	e9cd 0102 	strd	r0, r1, [sp, #8]
 8006168:	9303      	str	r3, [sp, #12]
 800616a:	2e00      	cmp	r6, #0
 800616c:	d158      	bne.n	8006220 <_dtoa_r+0x4f8>
 800616e:	4b82      	ldr	r3, [pc, #520]	; (8006378 <_dtoa_r+0x650>)
 8006170:	2200      	movs	r2, #0
 8006172:	4640      	mov	r0, r8
 8006174:	4649      	mov	r1, r9
 8006176:	f7fa f8a7 	bl	80002c8 <__aeabi_dsub>
 800617a:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 800617e:	4680      	mov	r8, r0
 8006180:	4689      	mov	r9, r1
 8006182:	f7fa fce9 	bl	8000b58 <__aeabi_dcmpgt>
 8006186:	2800      	cmp	r0, #0
 8006188:	f040 8296 	bne.w	80066b8 <_dtoa_r+0x990>
 800618c:	e9dd 2102 	ldrd	r2, r1, [sp, #8]
 8006190:	4640      	mov	r0, r8
 8006192:	f101 4300 	add.w	r3, r1, #2147483648	; 0x80000000
 8006196:	4649      	mov	r1, r9
 8006198:	f7fa fcc0 	bl	8000b1c <__aeabi_dcmplt>
 800619c:	2800      	cmp	r0, #0
 800619e:	f040 8289 	bne.w	80066b4 <_dtoa_r+0x98c>
 80061a2:	ed8d 8b02 	vstr	d8, [sp, #8]
 80061a6:	9b11      	ldr	r3, [sp, #68]	; 0x44
 80061a8:	2b00      	cmp	r3, #0
 80061aa:	f2c0 814e 	blt.w	800644a <_dtoa_r+0x722>
 80061ae:	f1bb 0f0e 	cmp.w	fp, #14
 80061b2:	f300 814a 	bgt.w	800644a <_dtoa_r+0x722>
 80061b6:	4b6b      	ldr	r3, [pc, #428]	; (8006364 <_dtoa_r+0x63c>)
 80061b8:	eb03 03cb 	add.w	r3, r3, fp, lsl #3
 80061bc:	e9d3 8900 	ldrd	r8, r9, [r3]
 80061c0:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 80061c2:	2b00      	cmp	r3, #0
 80061c4:	f280 80dc 	bge.w	8006380 <_dtoa_r+0x658>
 80061c8:	9b04      	ldr	r3, [sp, #16]
 80061ca:	2b00      	cmp	r3, #0
 80061cc:	f300 80d8 	bgt.w	8006380 <_dtoa_r+0x658>
 80061d0:	f040 826f 	bne.w	80066b2 <_dtoa_r+0x98a>
 80061d4:	4b68      	ldr	r3, [pc, #416]	; (8006378 <_dtoa_r+0x650>)
 80061d6:	2200      	movs	r2, #0
 80061d8:	4640      	mov	r0, r8
 80061da:	4649      	mov	r1, r9
 80061dc:	f7fa fa2c 	bl	8000638 <__aeabi_dmul>
 80061e0:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 80061e4:	f7fa fcae 	bl	8000b44 <__aeabi_dcmpge>
 80061e8:	9e04      	ldr	r6, [sp, #16]
 80061ea:	4637      	mov	r7, r6
 80061ec:	2800      	cmp	r0, #0
 80061ee:	f040 8245 	bne.w	800667c <_dtoa_r+0x954>
 80061f2:	9d00      	ldr	r5, [sp, #0]
 80061f4:	2331      	movs	r3, #49	; 0x31
 80061f6:	f805 3b01 	strb.w	r3, [r5], #1
 80061fa:	f10b 0b01 	add.w	fp, fp, #1
 80061fe:	e241      	b.n	8006684 <_dtoa_r+0x95c>
 8006200:	07f2      	lsls	r2, r6, #31
 8006202:	d505      	bpl.n	8006210 <_dtoa_r+0x4e8>
 8006204:	e9d7 2300 	ldrd	r2, r3, [r7]
 8006208:	f7fa fa16 	bl	8000638 <__aeabi_dmul>
 800620c:	3501      	adds	r5, #1
 800620e:	2301      	movs	r3, #1
 8006210:	1076      	asrs	r6, r6, #1
 8006212:	3708      	adds	r7, #8
 8006214:	e773      	b.n	80060fe <_dtoa_r+0x3d6>
 8006216:	2502      	movs	r5, #2
 8006218:	e775      	b.n	8006106 <_dtoa_r+0x3de>
 800621a:	9e04      	ldr	r6, [sp, #16]
 800621c:	465f      	mov	r7, fp
 800621e:	e792      	b.n	8006146 <_dtoa_r+0x41e>
 8006220:	9900      	ldr	r1, [sp, #0]
 8006222:	4b50      	ldr	r3, [pc, #320]	; (8006364 <_dtoa_r+0x63c>)
 8006224:	ed9d 7b02 	vldr	d7, [sp, #8]
 8006228:	4431      	add	r1, r6
 800622a:	9102      	str	r1, [sp, #8]
 800622c:	9909      	ldr	r1, [sp, #36]	; 0x24
 800622e:	eeb0 9a47 	vmov.f32	s18, s14
 8006232:	eef0 9a67 	vmov.f32	s19, s15
 8006236:	eb03 03c6 	add.w	r3, r3, r6, lsl #3
 800623a:	e953 2302 	ldrd	r2, r3, [r3, #-8]
 800623e:	2900      	cmp	r1, #0
 8006240:	d044      	beq.n	80062cc <_dtoa_r+0x5a4>
 8006242:	494e      	ldr	r1, [pc, #312]	; (800637c <_dtoa_r+0x654>)
 8006244:	2000      	movs	r0, #0
 8006246:	f7fa fb21 	bl	800088c <__aeabi_ddiv>
 800624a:	ec53 2b19 	vmov	r2, r3, d9
 800624e:	f7fa f83b 	bl	80002c8 <__aeabi_dsub>
 8006252:	9d00      	ldr	r5, [sp, #0]
 8006254:	ec41 0b19 	vmov	d9, r0, r1
 8006258:	4649      	mov	r1, r9
 800625a:	4640      	mov	r0, r8
 800625c:	f7fa fc9c 	bl	8000b98 <__aeabi_d2iz>
 8006260:	4606      	mov	r6, r0
 8006262:	f7fa f97f 	bl	8000564 <__aeabi_i2d>
 8006266:	4602      	mov	r2, r0
 8006268:	460b      	mov	r3, r1
 800626a:	4640      	mov	r0, r8
 800626c:	4649      	mov	r1, r9
 800626e:	f7fa f82b 	bl	80002c8 <__aeabi_dsub>
 8006272:	3630      	adds	r6, #48	; 0x30
 8006274:	f805 6b01 	strb.w	r6, [r5], #1
 8006278:	ec53 2b19 	vmov	r2, r3, d9
 800627c:	4680      	mov	r8, r0
 800627e:	4689      	mov	r9, r1
 8006280:	f7fa fc4c 	bl	8000b1c <__aeabi_dcmplt>
 8006284:	2800      	cmp	r0, #0
 8006286:	d164      	bne.n	8006352 <_dtoa_r+0x62a>
 8006288:	4642      	mov	r2, r8
 800628a:	464b      	mov	r3, r9
 800628c:	4937      	ldr	r1, [pc, #220]	; (800636c <_dtoa_r+0x644>)
 800628e:	2000      	movs	r0, #0
 8006290:	f7fa f81a 	bl	80002c8 <__aeabi_dsub>
 8006294:	ec53 2b19 	vmov	r2, r3, d9
 8006298:	f7fa fc40 	bl	8000b1c <__aeabi_dcmplt>
 800629c:	2800      	cmp	r0, #0
 800629e:	f040 80b6 	bne.w	800640e <_dtoa_r+0x6e6>
 80062a2:	9b02      	ldr	r3, [sp, #8]
 80062a4:	429d      	cmp	r5, r3
 80062a6:	f43f af7c 	beq.w	80061a2 <_dtoa_r+0x47a>
 80062aa:	4b31      	ldr	r3, [pc, #196]	; (8006370 <_dtoa_r+0x648>)
 80062ac:	ec51 0b19 	vmov	r0, r1, d9
 80062b0:	2200      	movs	r2, #0
 80062b2:	f7fa f9c1 	bl	8000638 <__aeabi_dmul>
 80062b6:	4b2e      	ldr	r3, [pc, #184]	; (8006370 <_dtoa_r+0x648>)
 80062b8:	ec41 0b19 	vmov	d9, r0, r1
 80062bc:	2200      	movs	r2, #0
 80062be:	4640      	mov	r0, r8
 80062c0:	4649      	mov	r1, r9
 80062c2:	f7fa f9b9 	bl	8000638 <__aeabi_dmul>
 80062c6:	4680      	mov	r8, r0
 80062c8:	4689      	mov	r9, r1
 80062ca:	e7c5      	b.n	8006258 <_dtoa_r+0x530>
 80062cc:	ec51 0b17 	vmov	r0, r1, d7
 80062d0:	f7fa f9b2 	bl	8000638 <__aeabi_dmul>
 80062d4:	9b02      	ldr	r3, [sp, #8]
 80062d6:	9d00      	ldr	r5, [sp, #0]
 80062d8:	930f      	str	r3, [sp, #60]	; 0x3c
 80062da:	ec41 0b19 	vmov	d9, r0, r1
 80062de:	4649      	mov	r1, r9
 80062e0:	4640      	mov	r0, r8
 80062e2:	f7fa fc59 	bl	8000b98 <__aeabi_d2iz>
 80062e6:	4606      	mov	r6, r0
 80062e8:	f7fa f93c 	bl	8000564 <__aeabi_i2d>
 80062ec:	3630      	adds	r6, #48	; 0x30
 80062ee:	4602      	mov	r2, r0
 80062f0:	460b      	mov	r3, r1
 80062f2:	4640      	mov	r0, r8
 80062f4:	4649      	mov	r1, r9
 80062f6:	f7f9 ffe7 	bl	80002c8 <__aeabi_dsub>
 80062fa:	f805 6b01 	strb.w	r6, [r5], #1
 80062fe:	9b02      	ldr	r3, [sp, #8]
 8006300:	429d      	cmp	r5, r3
 8006302:	4680      	mov	r8, r0
 8006304:	4689      	mov	r9, r1
 8006306:	f04f 0200 	mov.w	r2, #0
 800630a:	d124      	bne.n	8006356 <_dtoa_r+0x62e>
 800630c:	4b1b      	ldr	r3, [pc, #108]	; (800637c <_dtoa_r+0x654>)
 800630e:	ec51 0b19 	vmov	r0, r1, d9
 8006312:	f7f9 ffdb 	bl	80002cc <__adddf3>
 8006316:	4602      	mov	r2, r0
 8006318:	460b      	mov	r3, r1
 800631a:	4640      	mov	r0, r8
 800631c:	4649      	mov	r1, r9
 800631e:	f7fa fc1b 	bl	8000b58 <__aeabi_dcmpgt>
 8006322:	2800      	cmp	r0, #0
 8006324:	d173      	bne.n	800640e <_dtoa_r+0x6e6>
 8006326:	ec53 2b19 	vmov	r2, r3, d9
 800632a:	4914      	ldr	r1, [pc, #80]	; (800637c <_dtoa_r+0x654>)
 800632c:	2000      	movs	r0, #0
 800632e:	f7f9 ffcb 	bl	80002c8 <__aeabi_dsub>
 8006332:	4602      	mov	r2, r0
 8006334:	460b      	mov	r3, r1
 8006336:	4640      	mov	r0, r8
 8006338:	4649      	mov	r1, r9
 800633a:	f7fa fbef 	bl	8000b1c <__aeabi_dcmplt>
 800633e:	2800      	cmp	r0, #0
 8006340:	f43f af2f 	beq.w	80061a2 <_dtoa_r+0x47a>
 8006344:	9d0f      	ldr	r5, [sp, #60]	; 0x3c
 8006346:	1e6b      	subs	r3, r5, #1
 8006348:	930f      	str	r3, [sp, #60]	; 0x3c
 800634a:	f815 3c01 	ldrb.w	r3, [r5, #-1]
 800634e:	2b30      	cmp	r3, #48	; 0x30
 8006350:	d0f8      	beq.n	8006344 <_dtoa_r+0x61c>
 8006352:	46bb      	mov	fp, r7
 8006354:	e04a      	b.n	80063ec <_dtoa_r+0x6c4>
 8006356:	4b06      	ldr	r3, [pc, #24]	; (8006370 <_dtoa_r+0x648>)
 8006358:	f7fa f96e 	bl	8000638 <__aeabi_dmul>
 800635c:	4680      	mov	r8, r0
 800635e:	4689      	mov	r9, r1
 8006360:	e7bd      	b.n	80062de <_dtoa_r+0x5b6>
 8006362:	bf00      	nop
 8006364:	080097c8 	.word	0x080097c8
 8006368:	080097a0 	.word	0x080097a0
 800636c:	3ff00000 	.word	0x3ff00000
 8006370:	40240000 	.word	0x40240000
 8006374:	401c0000 	.word	0x401c0000
 8006378:	40140000 	.word	0x40140000
 800637c:	3fe00000 	.word	0x3fe00000
 8006380:	e9dd 6702 	ldrd	r6, r7, [sp, #8]
 8006384:	9d00      	ldr	r5, [sp, #0]
 8006386:	4642      	mov	r2, r8
 8006388:	464b      	mov	r3, r9
 800638a:	4630      	mov	r0, r6
 800638c:	4639      	mov	r1, r7
 800638e:	f7fa fa7d 	bl	800088c <__aeabi_ddiv>
 8006392:	f7fa fc01 	bl	8000b98 <__aeabi_d2iz>
 8006396:	9001      	str	r0, [sp, #4]
 8006398:	f7fa f8e4 	bl	8000564 <__aeabi_i2d>
 800639c:	4642      	mov	r2, r8
 800639e:	464b      	mov	r3, r9
 80063a0:	f7fa f94a 	bl	8000638 <__aeabi_dmul>
 80063a4:	4602      	mov	r2, r0
 80063a6:	460b      	mov	r3, r1
 80063a8:	4630      	mov	r0, r6
 80063aa:	4639      	mov	r1, r7
 80063ac:	f7f9 ff8c 	bl	80002c8 <__aeabi_dsub>
 80063b0:	9e01      	ldr	r6, [sp, #4]
 80063b2:	9f04      	ldr	r7, [sp, #16]
 80063b4:	3630      	adds	r6, #48	; 0x30
 80063b6:	f805 6b01 	strb.w	r6, [r5], #1
 80063ba:	9e00      	ldr	r6, [sp, #0]
 80063bc:	1bae      	subs	r6, r5, r6
 80063be:	42b7      	cmp	r7, r6
 80063c0:	4602      	mov	r2, r0
 80063c2:	460b      	mov	r3, r1
 80063c4:	d134      	bne.n	8006430 <_dtoa_r+0x708>
 80063c6:	f7f9 ff81 	bl	80002cc <__adddf3>
 80063ca:	4642      	mov	r2, r8
 80063cc:	464b      	mov	r3, r9
 80063ce:	4606      	mov	r6, r0
 80063d0:	460f      	mov	r7, r1
 80063d2:	f7fa fbc1 	bl	8000b58 <__aeabi_dcmpgt>
 80063d6:	b9c8      	cbnz	r0, 800640c <_dtoa_r+0x6e4>
 80063d8:	4642      	mov	r2, r8
 80063da:	464b      	mov	r3, r9
 80063dc:	4630      	mov	r0, r6
 80063de:	4639      	mov	r1, r7
 80063e0:	f7fa fb92 	bl	8000b08 <__aeabi_dcmpeq>
 80063e4:	b110      	cbz	r0, 80063ec <_dtoa_r+0x6c4>
 80063e6:	9b01      	ldr	r3, [sp, #4]
 80063e8:	07db      	lsls	r3, r3, #31
 80063ea:	d40f      	bmi.n	800640c <_dtoa_r+0x6e4>
 80063ec:	4651      	mov	r1, sl
 80063ee:	4620      	mov	r0, r4
 80063f0:	f000 fbcc 	bl	8006b8c <_Bfree>
 80063f4:	2300      	movs	r3, #0
 80063f6:	9a0d      	ldr	r2, [sp, #52]	; 0x34
 80063f8:	702b      	strb	r3, [r5, #0]
 80063fa:	f10b 0301 	add.w	r3, fp, #1
 80063fe:	6013      	str	r3, [r2, #0]
 8006400:	9b21      	ldr	r3, [sp, #132]	; 0x84
 8006402:	2b00      	cmp	r3, #0
 8006404:	f43f ace2 	beq.w	8005dcc <_dtoa_r+0xa4>
 8006408:	601d      	str	r5, [r3, #0]
 800640a:	e4df      	b.n	8005dcc <_dtoa_r+0xa4>
 800640c:	465f      	mov	r7, fp
 800640e:	462b      	mov	r3, r5
 8006410:	461d      	mov	r5, r3
 8006412:	f813 2d01 	ldrb.w	r2, [r3, #-1]!
 8006416:	2a39      	cmp	r2, #57	; 0x39
 8006418:	d106      	bne.n	8006428 <_dtoa_r+0x700>
 800641a:	9a00      	ldr	r2, [sp, #0]
 800641c:	429a      	cmp	r2, r3
 800641e:	d1f7      	bne.n	8006410 <_dtoa_r+0x6e8>
 8006420:	9900      	ldr	r1, [sp, #0]
 8006422:	2230      	movs	r2, #48	; 0x30
 8006424:	3701      	adds	r7, #1
 8006426:	700a      	strb	r2, [r1, #0]
 8006428:	781a      	ldrb	r2, [r3, #0]
 800642a:	3201      	adds	r2, #1
 800642c:	701a      	strb	r2, [r3, #0]
 800642e:	e790      	b.n	8006352 <_dtoa_r+0x62a>
 8006430:	4ba3      	ldr	r3, [pc, #652]	; (80066c0 <_dtoa_r+0x998>)
 8006432:	2200      	movs	r2, #0
 8006434:	f7fa f900 	bl	8000638 <__aeabi_dmul>
 8006438:	2200      	movs	r2, #0
 800643a:	2300      	movs	r3, #0
 800643c:	4606      	mov	r6, r0
 800643e:	460f      	mov	r7, r1
 8006440:	f7fa fb62 	bl	8000b08 <__aeabi_dcmpeq>
 8006444:	2800      	cmp	r0, #0
 8006446:	d09e      	beq.n	8006386 <_dtoa_r+0x65e>
 8006448:	e7d0      	b.n	80063ec <_dtoa_r+0x6c4>
 800644a:	9a09      	ldr	r2, [sp, #36]	; 0x24
 800644c:	2a00      	cmp	r2, #0
 800644e:	f000 80ca 	beq.w	80065e6 <_dtoa_r+0x8be>
 8006452:	9a07      	ldr	r2, [sp, #28]
 8006454:	2a01      	cmp	r2, #1
 8006456:	f300 80ad 	bgt.w	80065b4 <_dtoa_r+0x88c>
 800645a:	9a0e      	ldr	r2, [sp, #56]	; 0x38
 800645c:	2a00      	cmp	r2, #0
 800645e:	f000 80a5 	beq.w	80065ac <_dtoa_r+0x884>
 8006462:	f203 4333 	addw	r3, r3, #1075	; 0x433
 8006466:	9e08      	ldr	r6, [sp, #32]
 8006468:	9d05      	ldr	r5, [sp, #20]
 800646a:	9a05      	ldr	r2, [sp, #20]
 800646c:	441a      	add	r2, r3
 800646e:	9205      	str	r2, [sp, #20]
 8006470:	9a06      	ldr	r2, [sp, #24]
 8006472:	2101      	movs	r1, #1
 8006474:	441a      	add	r2, r3
 8006476:	4620      	mov	r0, r4
 8006478:	9206      	str	r2, [sp, #24]
 800647a:	f000 fc3d 	bl	8006cf8 <__i2b>
 800647e:	4607      	mov	r7, r0
 8006480:	b165      	cbz	r5, 800649c <_dtoa_r+0x774>
 8006482:	9b06      	ldr	r3, [sp, #24]
 8006484:	2b00      	cmp	r3, #0
 8006486:	dd09      	ble.n	800649c <_dtoa_r+0x774>
 8006488:	42ab      	cmp	r3, r5
 800648a:	9a05      	ldr	r2, [sp, #20]
 800648c:	bfa8      	it	ge
 800648e:	462b      	movge	r3, r5
 8006490:	1ad2      	subs	r2, r2, r3
 8006492:	9205      	str	r2, [sp, #20]
 8006494:	9a06      	ldr	r2, [sp, #24]
 8006496:	1aed      	subs	r5, r5, r3
 8006498:	1ad3      	subs	r3, r2, r3
 800649a:	9306      	str	r3, [sp, #24]
 800649c:	9b08      	ldr	r3, [sp, #32]
 800649e:	b1f3      	cbz	r3, 80064de <_dtoa_r+0x7b6>
 80064a0:	9b09      	ldr	r3, [sp, #36]	; 0x24
 80064a2:	2b00      	cmp	r3, #0
 80064a4:	f000 80a3 	beq.w	80065ee <_dtoa_r+0x8c6>
 80064a8:	2e00      	cmp	r6, #0
 80064aa:	dd10      	ble.n	80064ce <_dtoa_r+0x7a6>
 80064ac:	4639      	mov	r1, r7
 80064ae:	4632      	mov	r2, r6
 80064b0:	4620      	mov	r0, r4
 80064b2:	f000 fce1 	bl	8006e78 <__pow5mult>
 80064b6:	4652      	mov	r2, sl
 80064b8:	4601      	mov	r1, r0
 80064ba:	4607      	mov	r7, r0
 80064bc:	4620      	mov	r0, r4
 80064be:	f000 fc31 	bl	8006d24 <__multiply>
 80064c2:	4651      	mov	r1, sl
 80064c4:	4680      	mov	r8, r0
 80064c6:	4620      	mov	r0, r4
 80064c8:	f000 fb60 	bl	8006b8c <_Bfree>
 80064cc:	46c2      	mov	sl, r8
 80064ce:	9b08      	ldr	r3, [sp, #32]
 80064d0:	1b9a      	subs	r2, r3, r6
 80064d2:	d004      	beq.n	80064de <_dtoa_r+0x7b6>
 80064d4:	4651      	mov	r1, sl
 80064d6:	4620      	mov	r0, r4
 80064d8:	f000 fcce 	bl	8006e78 <__pow5mult>
 80064dc:	4682      	mov	sl, r0
 80064de:	2101      	movs	r1, #1
 80064e0:	4620      	mov	r0, r4
 80064e2:	f000 fc09 	bl	8006cf8 <__i2b>
 80064e6:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 80064e8:	2b00      	cmp	r3, #0
 80064ea:	4606      	mov	r6, r0
 80064ec:	f340 8081 	ble.w	80065f2 <_dtoa_r+0x8ca>
 80064f0:	461a      	mov	r2, r3
 80064f2:	4601      	mov	r1, r0
 80064f4:	4620      	mov	r0, r4
 80064f6:	f000 fcbf 	bl	8006e78 <__pow5mult>
 80064fa:	9b07      	ldr	r3, [sp, #28]
 80064fc:	2b01      	cmp	r3, #1
 80064fe:	4606      	mov	r6, r0
 8006500:	dd7a      	ble.n	80065f8 <_dtoa_r+0x8d0>
 8006502:	f04f 0800 	mov.w	r8, #0
 8006506:	6933      	ldr	r3, [r6, #16]
 8006508:	eb06 0383 	add.w	r3, r6, r3, lsl #2
 800650c:	6918      	ldr	r0, [r3, #16]
 800650e:	f000 fba5 	bl	8006c5c <__hi0bits>
 8006512:	f1c0 0020 	rsb	r0, r0, #32
 8006516:	9b06      	ldr	r3, [sp, #24]
 8006518:	4418      	add	r0, r3
 800651a:	f010 001f 	ands.w	r0, r0, #31
 800651e:	f000 8094 	beq.w	800664a <_dtoa_r+0x922>
 8006522:	f1c0 0320 	rsb	r3, r0, #32
 8006526:	2b04      	cmp	r3, #4
 8006528:	f340 8085 	ble.w	8006636 <_dtoa_r+0x90e>
 800652c:	9b05      	ldr	r3, [sp, #20]
 800652e:	f1c0 001c 	rsb	r0, r0, #28
 8006532:	4403      	add	r3, r0
 8006534:	9305      	str	r3, [sp, #20]
 8006536:	9b06      	ldr	r3, [sp, #24]
 8006538:	4403      	add	r3, r0
 800653a:	4405      	add	r5, r0
 800653c:	9306      	str	r3, [sp, #24]
 800653e:	9b05      	ldr	r3, [sp, #20]
 8006540:	2b00      	cmp	r3, #0
 8006542:	dd05      	ble.n	8006550 <_dtoa_r+0x828>
 8006544:	4651      	mov	r1, sl
 8006546:	461a      	mov	r2, r3
 8006548:	4620      	mov	r0, r4
 800654a:	f000 fcef 	bl	8006f2c <__lshift>
 800654e:	4682      	mov	sl, r0
 8006550:	9b06      	ldr	r3, [sp, #24]
 8006552:	2b00      	cmp	r3, #0
 8006554:	dd05      	ble.n	8006562 <_dtoa_r+0x83a>
 8006556:	4631      	mov	r1, r6
 8006558:	461a      	mov	r2, r3
 800655a:	4620      	mov	r0, r4
 800655c:	f000 fce6 	bl	8006f2c <__lshift>
 8006560:	4606      	mov	r6, r0
 8006562:	9b0c      	ldr	r3, [sp, #48]	; 0x30
 8006564:	2b00      	cmp	r3, #0
 8006566:	d072      	beq.n	800664e <_dtoa_r+0x926>
 8006568:	4631      	mov	r1, r6
 800656a:	4650      	mov	r0, sl
 800656c:	f000 fd4a 	bl	8007004 <__mcmp>
 8006570:	2800      	cmp	r0, #0
 8006572:	da6c      	bge.n	800664e <_dtoa_r+0x926>
 8006574:	2300      	movs	r3, #0
 8006576:	4651      	mov	r1, sl
 8006578:	220a      	movs	r2, #10
 800657a:	4620      	mov	r0, r4
 800657c:	f000 fb28 	bl	8006bd0 <__multadd>
 8006580:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8006582:	f10b 3bff 	add.w	fp, fp, #4294967295
 8006586:	4682      	mov	sl, r0
 8006588:	2b00      	cmp	r3, #0
 800658a:	f000 81b0 	beq.w	80068ee <_dtoa_r+0xbc6>
 800658e:	2300      	movs	r3, #0
 8006590:	4639      	mov	r1, r7
 8006592:	220a      	movs	r2, #10
 8006594:	4620      	mov	r0, r4
 8006596:	f000 fb1b 	bl	8006bd0 <__multadd>
 800659a:	9b01      	ldr	r3, [sp, #4]
 800659c:	2b00      	cmp	r3, #0
 800659e:	4607      	mov	r7, r0
 80065a0:	f300 8096 	bgt.w	80066d0 <_dtoa_r+0x9a8>
 80065a4:	9b07      	ldr	r3, [sp, #28]
 80065a6:	2b02      	cmp	r3, #2
 80065a8:	dc59      	bgt.n	800665e <_dtoa_r+0x936>
 80065aa:	e091      	b.n	80066d0 <_dtoa_r+0x9a8>
 80065ac:	9b10      	ldr	r3, [sp, #64]	; 0x40
 80065ae:	f1c3 0336 	rsb	r3, r3, #54	; 0x36
 80065b2:	e758      	b.n	8006466 <_dtoa_r+0x73e>
 80065b4:	9b04      	ldr	r3, [sp, #16]
 80065b6:	1e5e      	subs	r6, r3, #1
 80065b8:	9b08      	ldr	r3, [sp, #32]
 80065ba:	42b3      	cmp	r3, r6
 80065bc:	bfbf      	itttt	lt
 80065be:	9b08      	ldrlt	r3, [sp, #32]
 80065c0:	9a0b      	ldrlt	r2, [sp, #44]	; 0x2c
 80065c2:	9608      	strlt	r6, [sp, #32]
 80065c4:	1af3      	sublt	r3, r6, r3
 80065c6:	bfb4      	ite	lt
 80065c8:	18d2      	addlt	r2, r2, r3
 80065ca:	1b9e      	subge	r6, r3, r6
 80065cc:	9b04      	ldr	r3, [sp, #16]
 80065ce:	bfbc      	itt	lt
 80065d0:	920b      	strlt	r2, [sp, #44]	; 0x2c
 80065d2:	2600      	movlt	r6, #0
 80065d4:	2b00      	cmp	r3, #0
 80065d6:	bfb7      	itett	lt
 80065d8:	e9dd 2304 	ldrdlt	r2, r3, [sp, #16]
 80065dc:	e9dd 3504 	ldrdge	r3, r5, [sp, #16]
 80065e0:	1a9d      	sublt	r5, r3, r2
 80065e2:	2300      	movlt	r3, #0
 80065e4:	e741      	b.n	800646a <_dtoa_r+0x742>
 80065e6:	9e08      	ldr	r6, [sp, #32]
 80065e8:	9d05      	ldr	r5, [sp, #20]
 80065ea:	9f09      	ldr	r7, [sp, #36]	; 0x24
 80065ec:	e748      	b.n	8006480 <_dtoa_r+0x758>
 80065ee:	9a08      	ldr	r2, [sp, #32]
 80065f0:	e770      	b.n	80064d4 <_dtoa_r+0x7ac>
 80065f2:	9b07      	ldr	r3, [sp, #28]
 80065f4:	2b01      	cmp	r3, #1
 80065f6:	dc19      	bgt.n	800662c <_dtoa_r+0x904>
 80065f8:	9b02      	ldr	r3, [sp, #8]
 80065fa:	b9bb      	cbnz	r3, 800662c <_dtoa_r+0x904>
 80065fc:	9b03      	ldr	r3, [sp, #12]
 80065fe:	f3c3 0313 	ubfx	r3, r3, #0, #20
 8006602:	b99b      	cbnz	r3, 800662c <_dtoa_r+0x904>
 8006604:	9b03      	ldr	r3, [sp, #12]
 8006606:	f023 4300 	bic.w	r3, r3, #2147483648	; 0x80000000
 800660a:	0d1b      	lsrs	r3, r3, #20
 800660c:	051b      	lsls	r3, r3, #20
 800660e:	b183      	cbz	r3, 8006632 <_dtoa_r+0x90a>
 8006610:	9b05      	ldr	r3, [sp, #20]
 8006612:	3301      	adds	r3, #1
 8006614:	9305      	str	r3, [sp, #20]
 8006616:	9b06      	ldr	r3, [sp, #24]
 8006618:	3301      	adds	r3, #1
 800661a:	9306      	str	r3, [sp, #24]
 800661c:	f04f 0801 	mov.w	r8, #1
 8006620:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 8006622:	2b00      	cmp	r3, #0
 8006624:	f47f af6f 	bne.w	8006506 <_dtoa_r+0x7de>
 8006628:	2001      	movs	r0, #1
 800662a:	e774      	b.n	8006516 <_dtoa_r+0x7ee>
 800662c:	f04f 0800 	mov.w	r8, #0
 8006630:	e7f6      	b.n	8006620 <_dtoa_r+0x8f8>
 8006632:	4698      	mov	r8, r3
 8006634:	e7f4      	b.n	8006620 <_dtoa_r+0x8f8>
 8006636:	d082      	beq.n	800653e <_dtoa_r+0x816>
 8006638:	9a05      	ldr	r2, [sp, #20]
 800663a:	331c      	adds	r3, #28
 800663c:	441a      	add	r2, r3
 800663e:	9205      	str	r2, [sp, #20]
 8006640:	9a06      	ldr	r2, [sp, #24]
 8006642:	441a      	add	r2, r3
 8006644:	441d      	add	r5, r3
 8006646:	9206      	str	r2, [sp, #24]
 8006648:	e779      	b.n	800653e <_dtoa_r+0x816>
 800664a:	4603      	mov	r3, r0
 800664c:	e7f4      	b.n	8006638 <_dtoa_r+0x910>
 800664e:	9b04      	ldr	r3, [sp, #16]
 8006650:	2b00      	cmp	r3, #0
 8006652:	dc37      	bgt.n	80066c4 <_dtoa_r+0x99c>
 8006654:	9b07      	ldr	r3, [sp, #28]
 8006656:	2b02      	cmp	r3, #2
 8006658:	dd34      	ble.n	80066c4 <_dtoa_r+0x99c>
 800665a:	9b04      	ldr	r3, [sp, #16]
 800665c:	9301      	str	r3, [sp, #4]
 800665e:	9b01      	ldr	r3, [sp, #4]
 8006660:	b963      	cbnz	r3, 800667c <_dtoa_r+0x954>
 8006662:	4631      	mov	r1, r6
 8006664:	2205      	movs	r2, #5
 8006666:	4620      	mov	r0, r4
 8006668:	f000 fab2 	bl	8006bd0 <__multadd>
 800666c:	4601      	mov	r1, r0
 800666e:	4606      	mov	r6, r0
 8006670:	4650      	mov	r0, sl
 8006672:	f000 fcc7 	bl	8007004 <__mcmp>
 8006676:	2800      	cmp	r0, #0
 8006678:	f73f adbb 	bgt.w	80061f2 <_dtoa_r+0x4ca>
 800667c:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 800667e:	9d00      	ldr	r5, [sp, #0]
 8006680:	ea6f 0b03 	mvn.w	fp, r3
 8006684:	f04f 0800 	mov.w	r8, #0
 8006688:	4631      	mov	r1, r6
 800668a:	4620      	mov	r0, r4
 800668c:	f000 fa7e 	bl	8006b8c <_Bfree>
 8006690:	2f00      	cmp	r7, #0
 8006692:	f43f aeab 	beq.w	80063ec <_dtoa_r+0x6c4>
 8006696:	f1b8 0f00 	cmp.w	r8, #0
 800669a:	d005      	beq.n	80066a8 <_dtoa_r+0x980>
 800669c:	45b8      	cmp	r8, r7
 800669e:	d003      	beq.n	80066a8 <_dtoa_r+0x980>
 80066a0:	4641      	mov	r1, r8
 80066a2:	4620      	mov	r0, r4
 80066a4:	f000 fa72 	bl	8006b8c <_Bfree>
 80066a8:	4639      	mov	r1, r7
 80066aa:	4620      	mov	r0, r4
 80066ac:	f000 fa6e 	bl	8006b8c <_Bfree>
 80066b0:	e69c      	b.n	80063ec <_dtoa_r+0x6c4>
 80066b2:	2600      	movs	r6, #0
 80066b4:	4637      	mov	r7, r6
 80066b6:	e7e1      	b.n	800667c <_dtoa_r+0x954>
 80066b8:	46bb      	mov	fp, r7
 80066ba:	4637      	mov	r7, r6
 80066bc:	e599      	b.n	80061f2 <_dtoa_r+0x4ca>
 80066be:	bf00      	nop
 80066c0:	40240000 	.word	0x40240000
 80066c4:	9b09      	ldr	r3, [sp, #36]	; 0x24
 80066c6:	2b00      	cmp	r3, #0
 80066c8:	f000 80c8 	beq.w	800685c <_dtoa_r+0xb34>
 80066cc:	9b04      	ldr	r3, [sp, #16]
 80066ce:	9301      	str	r3, [sp, #4]
 80066d0:	2d00      	cmp	r5, #0
 80066d2:	dd05      	ble.n	80066e0 <_dtoa_r+0x9b8>
 80066d4:	4639      	mov	r1, r7
 80066d6:	462a      	mov	r2, r5
 80066d8:	4620      	mov	r0, r4
 80066da:	f000 fc27 	bl	8006f2c <__lshift>
 80066de:	4607      	mov	r7, r0
 80066e0:	f1b8 0f00 	cmp.w	r8, #0
 80066e4:	d05b      	beq.n	800679e <_dtoa_r+0xa76>
 80066e6:	6879      	ldr	r1, [r7, #4]
 80066e8:	4620      	mov	r0, r4
 80066ea:	f000 fa0f 	bl	8006b0c <_Balloc>
 80066ee:	4605      	mov	r5, r0
 80066f0:	b928      	cbnz	r0, 80066fe <_dtoa_r+0x9d6>
 80066f2:	4b83      	ldr	r3, [pc, #524]	; (8006900 <_dtoa_r+0xbd8>)
 80066f4:	4602      	mov	r2, r0
 80066f6:	f240 21ef 	movw	r1, #751	; 0x2ef
 80066fa:	f7ff bb2e 	b.w	8005d5a <_dtoa_r+0x32>
 80066fe:	693a      	ldr	r2, [r7, #16]
 8006700:	3202      	adds	r2, #2
 8006702:	0092      	lsls	r2, r2, #2
 8006704:	f107 010c 	add.w	r1, r7, #12
 8006708:	300c      	adds	r0, #12
 800670a:	f001 f813 	bl	8007734 <memcpy>
 800670e:	2201      	movs	r2, #1
 8006710:	4629      	mov	r1, r5
 8006712:	4620      	mov	r0, r4
 8006714:	f000 fc0a 	bl	8006f2c <__lshift>
 8006718:	9b00      	ldr	r3, [sp, #0]
 800671a:	3301      	adds	r3, #1
 800671c:	9304      	str	r3, [sp, #16]
 800671e:	e9dd 2300 	ldrd	r2, r3, [sp]
 8006722:	4413      	add	r3, r2
 8006724:	9308      	str	r3, [sp, #32]
 8006726:	9b02      	ldr	r3, [sp, #8]
 8006728:	f003 0301 	and.w	r3, r3, #1
 800672c:	46b8      	mov	r8, r7
 800672e:	9306      	str	r3, [sp, #24]
 8006730:	4607      	mov	r7, r0
 8006732:	9b04      	ldr	r3, [sp, #16]
 8006734:	4631      	mov	r1, r6
 8006736:	3b01      	subs	r3, #1
 8006738:	4650      	mov	r0, sl
 800673a:	9301      	str	r3, [sp, #4]
 800673c:	f7ff fa69 	bl	8005c12 <quorem>
 8006740:	4641      	mov	r1, r8
 8006742:	9002      	str	r0, [sp, #8]
 8006744:	f100 0930 	add.w	r9, r0, #48	; 0x30
 8006748:	4650      	mov	r0, sl
 800674a:	f000 fc5b 	bl	8007004 <__mcmp>
 800674e:	463a      	mov	r2, r7
 8006750:	9005      	str	r0, [sp, #20]
 8006752:	4631      	mov	r1, r6
 8006754:	4620      	mov	r0, r4
 8006756:	f000 fc71 	bl	800703c <__mdiff>
 800675a:	68c2      	ldr	r2, [r0, #12]
 800675c:	4605      	mov	r5, r0
 800675e:	bb02      	cbnz	r2, 80067a2 <_dtoa_r+0xa7a>
 8006760:	4601      	mov	r1, r0
 8006762:	4650      	mov	r0, sl
 8006764:	f000 fc4e 	bl	8007004 <__mcmp>
 8006768:	4602      	mov	r2, r0
 800676a:	4629      	mov	r1, r5
 800676c:	4620      	mov	r0, r4
 800676e:	9209      	str	r2, [sp, #36]	; 0x24
 8006770:	f000 fa0c 	bl	8006b8c <_Bfree>
 8006774:	9b07      	ldr	r3, [sp, #28]
 8006776:	9a09      	ldr	r2, [sp, #36]	; 0x24
 8006778:	9d04      	ldr	r5, [sp, #16]
 800677a:	ea43 0102 	orr.w	r1, r3, r2
 800677e:	9b06      	ldr	r3, [sp, #24]
 8006780:	4319      	orrs	r1, r3
 8006782:	d110      	bne.n	80067a6 <_dtoa_r+0xa7e>
 8006784:	f1b9 0f39 	cmp.w	r9, #57	; 0x39
 8006788:	d029      	beq.n	80067de <_dtoa_r+0xab6>
 800678a:	9b05      	ldr	r3, [sp, #20]
 800678c:	2b00      	cmp	r3, #0
 800678e:	dd02      	ble.n	8006796 <_dtoa_r+0xa6e>
 8006790:	9b02      	ldr	r3, [sp, #8]
 8006792:	f103 0931 	add.w	r9, r3, #49	; 0x31
 8006796:	9b01      	ldr	r3, [sp, #4]
 8006798:	f883 9000 	strb.w	r9, [r3]
 800679c:	e774      	b.n	8006688 <_dtoa_r+0x960>
 800679e:	4638      	mov	r0, r7
 80067a0:	e7ba      	b.n	8006718 <_dtoa_r+0x9f0>
 80067a2:	2201      	movs	r2, #1
 80067a4:	e7e1      	b.n	800676a <_dtoa_r+0xa42>
 80067a6:	9b05      	ldr	r3, [sp, #20]
 80067a8:	2b00      	cmp	r3, #0
 80067aa:	db04      	blt.n	80067b6 <_dtoa_r+0xa8e>
 80067ac:	9907      	ldr	r1, [sp, #28]
 80067ae:	430b      	orrs	r3, r1
 80067b0:	9906      	ldr	r1, [sp, #24]
 80067b2:	430b      	orrs	r3, r1
 80067b4:	d120      	bne.n	80067f8 <_dtoa_r+0xad0>
 80067b6:	2a00      	cmp	r2, #0
 80067b8:	dded      	ble.n	8006796 <_dtoa_r+0xa6e>
 80067ba:	4651      	mov	r1, sl
 80067bc:	2201      	movs	r2, #1
 80067be:	4620      	mov	r0, r4
 80067c0:	f000 fbb4 	bl	8006f2c <__lshift>
 80067c4:	4631      	mov	r1, r6
 80067c6:	4682      	mov	sl, r0
 80067c8:	f000 fc1c 	bl	8007004 <__mcmp>
 80067cc:	2800      	cmp	r0, #0
 80067ce:	dc03      	bgt.n	80067d8 <_dtoa_r+0xab0>
 80067d0:	d1e1      	bne.n	8006796 <_dtoa_r+0xa6e>
 80067d2:	f019 0f01 	tst.w	r9, #1
 80067d6:	d0de      	beq.n	8006796 <_dtoa_r+0xa6e>
 80067d8:	f1b9 0f39 	cmp.w	r9, #57	; 0x39
 80067dc:	d1d8      	bne.n	8006790 <_dtoa_r+0xa68>
 80067de:	9a01      	ldr	r2, [sp, #4]
 80067e0:	2339      	movs	r3, #57	; 0x39
 80067e2:	7013      	strb	r3, [r2, #0]
 80067e4:	462b      	mov	r3, r5
 80067e6:	461d      	mov	r5, r3
 80067e8:	3b01      	subs	r3, #1
 80067ea:	f815 2c01 	ldrb.w	r2, [r5, #-1]
 80067ee:	2a39      	cmp	r2, #57	; 0x39
 80067f0:	d06c      	beq.n	80068cc <_dtoa_r+0xba4>
 80067f2:	3201      	adds	r2, #1
 80067f4:	701a      	strb	r2, [r3, #0]
 80067f6:	e747      	b.n	8006688 <_dtoa_r+0x960>
 80067f8:	2a00      	cmp	r2, #0
 80067fa:	dd07      	ble.n	800680c <_dtoa_r+0xae4>
 80067fc:	f1b9 0f39 	cmp.w	r9, #57	; 0x39
 8006800:	d0ed      	beq.n	80067de <_dtoa_r+0xab6>
 8006802:	9a01      	ldr	r2, [sp, #4]
 8006804:	f109 0301 	add.w	r3, r9, #1
 8006808:	7013      	strb	r3, [r2, #0]
 800680a:	e73d      	b.n	8006688 <_dtoa_r+0x960>
 800680c:	9b04      	ldr	r3, [sp, #16]
 800680e:	9a08      	ldr	r2, [sp, #32]
 8006810:	f803 9c01 	strb.w	r9, [r3, #-1]
 8006814:	4293      	cmp	r3, r2
 8006816:	d043      	beq.n	80068a0 <_dtoa_r+0xb78>
 8006818:	4651      	mov	r1, sl
 800681a:	2300      	movs	r3, #0
 800681c:	220a      	movs	r2, #10
 800681e:	4620      	mov	r0, r4
 8006820:	f000 f9d6 	bl	8006bd0 <__multadd>
 8006824:	45b8      	cmp	r8, r7
 8006826:	4682      	mov	sl, r0
 8006828:	f04f 0300 	mov.w	r3, #0
 800682c:	f04f 020a 	mov.w	r2, #10
 8006830:	4641      	mov	r1, r8
 8006832:	4620      	mov	r0, r4
 8006834:	d107      	bne.n	8006846 <_dtoa_r+0xb1e>
 8006836:	f000 f9cb 	bl	8006bd0 <__multadd>
 800683a:	4680      	mov	r8, r0
 800683c:	4607      	mov	r7, r0
 800683e:	9b04      	ldr	r3, [sp, #16]
 8006840:	3301      	adds	r3, #1
 8006842:	9304      	str	r3, [sp, #16]
 8006844:	e775      	b.n	8006732 <_dtoa_r+0xa0a>
 8006846:	f000 f9c3 	bl	8006bd0 <__multadd>
 800684a:	4639      	mov	r1, r7
 800684c:	4680      	mov	r8, r0
 800684e:	2300      	movs	r3, #0
 8006850:	220a      	movs	r2, #10
 8006852:	4620      	mov	r0, r4
 8006854:	f000 f9bc 	bl	8006bd0 <__multadd>
 8006858:	4607      	mov	r7, r0
 800685a:	e7f0      	b.n	800683e <_dtoa_r+0xb16>
 800685c:	9b04      	ldr	r3, [sp, #16]
 800685e:	9301      	str	r3, [sp, #4]
 8006860:	9d00      	ldr	r5, [sp, #0]
 8006862:	4631      	mov	r1, r6
 8006864:	4650      	mov	r0, sl
 8006866:	f7ff f9d4 	bl	8005c12 <quorem>
 800686a:	f100 0930 	add.w	r9, r0, #48	; 0x30
 800686e:	9b00      	ldr	r3, [sp, #0]
 8006870:	f805 9b01 	strb.w	r9, [r5], #1
 8006874:	1aea      	subs	r2, r5, r3
 8006876:	9b01      	ldr	r3, [sp, #4]
 8006878:	4293      	cmp	r3, r2
 800687a:	dd07      	ble.n	800688c <_dtoa_r+0xb64>
 800687c:	4651      	mov	r1, sl
 800687e:	2300      	movs	r3, #0
 8006880:	220a      	movs	r2, #10
 8006882:	4620      	mov	r0, r4
 8006884:	f000 f9a4 	bl	8006bd0 <__multadd>
 8006888:	4682      	mov	sl, r0
 800688a:	e7ea      	b.n	8006862 <_dtoa_r+0xb3a>
 800688c:	9b01      	ldr	r3, [sp, #4]
 800688e:	2b00      	cmp	r3, #0
 8006890:	bfc8      	it	gt
 8006892:	461d      	movgt	r5, r3
 8006894:	9b00      	ldr	r3, [sp, #0]
 8006896:	bfd8      	it	le
 8006898:	2501      	movle	r5, #1
 800689a:	441d      	add	r5, r3
 800689c:	f04f 0800 	mov.w	r8, #0
 80068a0:	4651      	mov	r1, sl
 80068a2:	2201      	movs	r2, #1
 80068a4:	4620      	mov	r0, r4
 80068a6:	f000 fb41 	bl	8006f2c <__lshift>
 80068aa:	4631      	mov	r1, r6
 80068ac:	4682      	mov	sl, r0
 80068ae:	f000 fba9 	bl	8007004 <__mcmp>
 80068b2:	2800      	cmp	r0, #0
 80068b4:	dc96      	bgt.n	80067e4 <_dtoa_r+0xabc>
 80068b6:	d102      	bne.n	80068be <_dtoa_r+0xb96>
 80068b8:	f019 0f01 	tst.w	r9, #1
 80068bc:	d192      	bne.n	80067e4 <_dtoa_r+0xabc>
 80068be:	462b      	mov	r3, r5
 80068c0:	461d      	mov	r5, r3
 80068c2:	f813 2d01 	ldrb.w	r2, [r3, #-1]!
 80068c6:	2a30      	cmp	r2, #48	; 0x30
 80068c8:	d0fa      	beq.n	80068c0 <_dtoa_r+0xb98>
 80068ca:	e6dd      	b.n	8006688 <_dtoa_r+0x960>
 80068cc:	9a00      	ldr	r2, [sp, #0]
 80068ce:	429a      	cmp	r2, r3
 80068d0:	d189      	bne.n	80067e6 <_dtoa_r+0xabe>
 80068d2:	f10b 0b01 	add.w	fp, fp, #1
 80068d6:	2331      	movs	r3, #49	; 0x31
 80068d8:	e796      	b.n	8006808 <_dtoa_r+0xae0>
 80068da:	4b0a      	ldr	r3, [pc, #40]	; (8006904 <_dtoa_r+0xbdc>)
 80068dc:	f7ff ba99 	b.w	8005e12 <_dtoa_r+0xea>
 80068e0:	9b21      	ldr	r3, [sp, #132]	; 0x84
 80068e2:	2b00      	cmp	r3, #0
 80068e4:	f47f aa6d 	bne.w	8005dc2 <_dtoa_r+0x9a>
 80068e8:	4b07      	ldr	r3, [pc, #28]	; (8006908 <_dtoa_r+0xbe0>)
 80068ea:	f7ff ba92 	b.w	8005e12 <_dtoa_r+0xea>
 80068ee:	9b01      	ldr	r3, [sp, #4]
 80068f0:	2b00      	cmp	r3, #0
 80068f2:	dcb5      	bgt.n	8006860 <_dtoa_r+0xb38>
 80068f4:	9b07      	ldr	r3, [sp, #28]
 80068f6:	2b02      	cmp	r3, #2
 80068f8:	f73f aeb1 	bgt.w	800665e <_dtoa_r+0x936>
 80068fc:	e7b0      	b.n	8006860 <_dtoa_r+0xb38>
 80068fe:	bf00      	nop
 8006900:	08009734 	.word	0x08009734
 8006904:	08009694 	.word	0x08009694
 8006908:	080096b8 	.word	0x080096b8

0800690c <_free_r>:
 800690c:	b537      	push	{r0, r1, r2, r4, r5, lr}
 800690e:	2900      	cmp	r1, #0
 8006910:	d044      	beq.n	800699c <_free_r+0x90>
 8006912:	f851 3c04 	ldr.w	r3, [r1, #-4]
 8006916:	9001      	str	r0, [sp, #4]
 8006918:	2b00      	cmp	r3, #0
 800691a:	f1a1 0404 	sub.w	r4, r1, #4
 800691e:	bfb8      	it	lt
 8006920:	18e4      	addlt	r4, r4, r3
 8006922:	f000 f8e7 	bl	8006af4 <__malloc_lock>
 8006926:	4a1e      	ldr	r2, [pc, #120]	; (80069a0 <_free_r+0x94>)
 8006928:	9801      	ldr	r0, [sp, #4]
 800692a:	6813      	ldr	r3, [r2, #0]
 800692c:	b933      	cbnz	r3, 800693c <_free_r+0x30>
 800692e:	6063      	str	r3, [r4, #4]
 8006930:	6014      	str	r4, [r2, #0]
 8006932:	b003      	add	sp, #12
 8006934:	e8bd 4030 	ldmia.w	sp!, {r4, r5, lr}
 8006938:	f000 b8e2 	b.w	8006b00 <__malloc_unlock>
 800693c:	42a3      	cmp	r3, r4
 800693e:	d908      	bls.n	8006952 <_free_r+0x46>
 8006940:	6825      	ldr	r5, [r4, #0]
 8006942:	1961      	adds	r1, r4, r5
 8006944:	428b      	cmp	r3, r1
 8006946:	bf01      	itttt	eq
 8006948:	6819      	ldreq	r1, [r3, #0]
 800694a:	685b      	ldreq	r3, [r3, #4]
 800694c:	1949      	addeq	r1, r1, r5
 800694e:	6021      	streq	r1, [r4, #0]
 8006950:	e7ed      	b.n	800692e <_free_r+0x22>
 8006952:	461a      	mov	r2, r3
 8006954:	685b      	ldr	r3, [r3, #4]
 8006956:	b10b      	cbz	r3, 800695c <_free_r+0x50>
 8006958:	42a3      	cmp	r3, r4
 800695a:	d9fa      	bls.n	8006952 <_free_r+0x46>
 800695c:	6811      	ldr	r1, [r2, #0]
 800695e:	1855      	adds	r5, r2, r1
 8006960:	42a5      	cmp	r5, r4
 8006962:	d10b      	bne.n	800697c <_free_r+0x70>
 8006964:	6824      	ldr	r4, [r4, #0]
 8006966:	4421      	add	r1, r4
 8006968:	1854      	adds	r4, r2, r1
 800696a:	42a3      	cmp	r3, r4
 800696c:	6011      	str	r1, [r2, #0]
 800696e:	d1e0      	bne.n	8006932 <_free_r+0x26>
 8006970:	681c      	ldr	r4, [r3, #0]
 8006972:	685b      	ldr	r3, [r3, #4]
 8006974:	6053      	str	r3, [r2, #4]
 8006976:	440c      	add	r4, r1
 8006978:	6014      	str	r4, [r2, #0]
 800697a:	e7da      	b.n	8006932 <_free_r+0x26>
 800697c:	d902      	bls.n	8006984 <_free_r+0x78>
 800697e:	230c      	movs	r3, #12
 8006980:	6003      	str	r3, [r0, #0]
 8006982:	e7d6      	b.n	8006932 <_free_r+0x26>
 8006984:	6825      	ldr	r5, [r4, #0]
 8006986:	1961      	adds	r1, r4, r5
 8006988:	428b      	cmp	r3, r1
 800698a:	bf04      	itt	eq
 800698c:	6819      	ldreq	r1, [r3, #0]
 800698e:	685b      	ldreq	r3, [r3, #4]
 8006990:	6063      	str	r3, [r4, #4]
 8006992:	bf04      	itt	eq
 8006994:	1949      	addeq	r1, r1, r5
 8006996:	6021      	streq	r1, [r4, #0]
 8006998:	6054      	str	r4, [r2, #4]
 800699a:	e7ca      	b.n	8006932 <_free_r+0x26>
 800699c:	b003      	add	sp, #12
 800699e:	bd30      	pop	{r4, r5, pc}
 80069a0:	2000448c 	.word	0x2000448c

080069a4 <malloc>:
 80069a4:	4b02      	ldr	r3, [pc, #8]	; (80069b0 <malloc+0xc>)
 80069a6:	4601      	mov	r1, r0
 80069a8:	6818      	ldr	r0, [r3, #0]
 80069aa:	f000 b823 	b.w	80069f4 <_malloc_r>
 80069ae:	bf00      	nop
 80069b0:	2000006c 	.word	0x2000006c

080069b4 <sbrk_aligned>:
 80069b4:	b570      	push	{r4, r5, r6, lr}
 80069b6:	4e0e      	ldr	r6, [pc, #56]	; (80069f0 <sbrk_aligned+0x3c>)
 80069b8:	460c      	mov	r4, r1
 80069ba:	6831      	ldr	r1, [r6, #0]
 80069bc:	4605      	mov	r5, r0
 80069be:	b911      	cbnz	r1, 80069c6 <sbrk_aligned+0x12>
 80069c0:	f000 fea8 	bl	8007714 <_sbrk_r>
 80069c4:	6030      	str	r0, [r6, #0]
 80069c6:	4621      	mov	r1, r4
 80069c8:	4628      	mov	r0, r5
 80069ca:	f000 fea3 	bl	8007714 <_sbrk_r>
 80069ce:	1c43      	adds	r3, r0, #1
 80069d0:	d00a      	beq.n	80069e8 <sbrk_aligned+0x34>
 80069d2:	1cc4      	adds	r4, r0, #3
 80069d4:	f024 0403 	bic.w	r4, r4, #3
 80069d8:	42a0      	cmp	r0, r4
 80069da:	d007      	beq.n	80069ec <sbrk_aligned+0x38>
 80069dc:	1a21      	subs	r1, r4, r0
 80069de:	4628      	mov	r0, r5
 80069e0:	f000 fe98 	bl	8007714 <_sbrk_r>
 80069e4:	3001      	adds	r0, #1
 80069e6:	d101      	bne.n	80069ec <sbrk_aligned+0x38>
 80069e8:	f04f 34ff 	mov.w	r4, #4294967295
 80069ec:	4620      	mov	r0, r4
 80069ee:	bd70      	pop	{r4, r5, r6, pc}
 80069f0:	20004490 	.word	0x20004490

080069f4 <_malloc_r>:
 80069f4:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 80069f8:	1ccd      	adds	r5, r1, #3
 80069fa:	f025 0503 	bic.w	r5, r5, #3
 80069fe:	3508      	adds	r5, #8
 8006a00:	2d0c      	cmp	r5, #12
 8006a02:	bf38      	it	cc
 8006a04:	250c      	movcc	r5, #12
 8006a06:	2d00      	cmp	r5, #0
 8006a08:	4607      	mov	r7, r0
 8006a0a:	db01      	blt.n	8006a10 <_malloc_r+0x1c>
 8006a0c:	42a9      	cmp	r1, r5
 8006a0e:	d905      	bls.n	8006a1c <_malloc_r+0x28>
 8006a10:	230c      	movs	r3, #12
 8006a12:	603b      	str	r3, [r7, #0]
 8006a14:	2600      	movs	r6, #0
 8006a16:	4630      	mov	r0, r6
 8006a18:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 8006a1c:	f8df 80d0 	ldr.w	r8, [pc, #208]	; 8006af0 <_malloc_r+0xfc>
 8006a20:	f000 f868 	bl	8006af4 <__malloc_lock>
 8006a24:	f8d8 3000 	ldr.w	r3, [r8]
 8006a28:	461c      	mov	r4, r3
 8006a2a:	bb5c      	cbnz	r4, 8006a84 <_malloc_r+0x90>
 8006a2c:	4629      	mov	r1, r5
 8006a2e:	4638      	mov	r0, r7
 8006a30:	f7ff ffc0 	bl	80069b4 <sbrk_aligned>
 8006a34:	1c43      	adds	r3, r0, #1
 8006a36:	4604      	mov	r4, r0
 8006a38:	d155      	bne.n	8006ae6 <_malloc_r+0xf2>
 8006a3a:	f8d8 4000 	ldr.w	r4, [r8]
 8006a3e:	4626      	mov	r6, r4
 8006a40:	2e00      	cmp	r6, #0
 8006a42:	d145      	bne.n	8006ad0 <_malloc_r+0xdc>
 8006a44:	2c00      	cmp	r4, #0
 8006a46:	d048      	beq.n	8006ada <_malloc_r+0xe6>
 8006a48:	6823      	ldr	r3, [r4, #0]
 8006a4a:	4631      	mov	r1, r6
 8006a4c:	4638      	mov	r0, r7
 8006a4e:	eb04 0903 	add.w	r9, r4, r3
 8006a52:	f000 fe5f 	bl	8007714 <_sbrk_r>
 8006a56:	4581      	cmp	r9, r0
 8006a58:	d13f      	bne.n	8006ada <_malloc_r+0xe6>
 8006a5a:	6821      	ldr	r1, [r4, #0]
 8006a5c:	1a6d      	subs	r5, r5, r1
 8006a5e:	4629      	mov	r1, r5
 8006a60:	4638      	mov	r0, r7
 8006a62:	f7ff ffa7 	bl	80069b4 <sbrk_aligned>
 8006a66:	3001      	adds	r0, #1
 8006a68:	d037      	beq.n	8006ada <_malloc_r+0xe6>
 8006a6a:	6823      	ldr	r3, [r4, #0]
 8006a6c:	442b      	add	r3, r5
 8006a6e:	6023      	str	r3, [r4, #0]
 8006a70:	f8d8 3000 	ldr.w	r3, [r8]
 8006a74:	2b00      	cmp	r3, #0
 8006a76:	d038      	beq.n	8006aea <_malloc_r+0xf6>
 8006a78:	685a      	ldr	r2, [r3, #4]
 8006a7a:	42a2      	cmp	r2, r4
 8006a7c:	d12b      	bne.n	8006ad6 <_malloc_r+0xe2>
 8006a7e:	2200      	movs	r2, #0
 8006a80:	605a      	str	r2, [r3, #4]
 8006a82:	e00f      	b.n	8006aa4 <_malloc_r+0xb0>
 8006a84:	6822      	ldr	r2, [r4, #0]
 8006a86:	1b52      	subs	r2, r2, r5
 8006a88:	d41f      	bmi.n	8006aca <_malloc_r+0xd6>
 8006a8a:	2a0b      	cmp	r2, #11
 8006a8c:	d917      	bls.n	8006abe <_malloc_r+0xca>
 8006a8e:	1961      	adds	r1, r4, r5
 8006a90:	42a3      	cmp	r3, r4
 8006a92:	6025      	str	r5, [r4, #0]
 8006a94:	bf18      	it	ne
 8006a96:	6059      	strne	r1, [r3, #4]
 8006a98:	6863      	ldr	r3, [r4, #4]
 8006a9a:	bf08      	it	eq
 8006a9c:	f8c8 1000 	streq.w	r1, [r8]
 8006aa0:	5162      	str	r2, [r4, r5]
 8006aa2:	604b      	str	r3, [r1, #4]
 8006aa4:	4638      	mov	r0, r7
 8006aa6:	f104 060b 	add.w	r6, r4, #11
 8006aaa:	f000 f829 	bl	8006b00 <__malloc_unlock>
 8006aae:	f026 0607 	bic.w	r6, r6, #7
 8006ab2:	1d23      	adds	r3, r4, #4
 8006ab4:	1af2      	subs	r2, r6, r3
 8006ab6:	d0ae      	beq.n	8006a16 <_malloc_r+0x22>
 8006ab8:	1b9b      	subs	r3, r3, r6
 8006aba:	50a3      	str	r3, [r4, r2]
 8006abc:	e7ab      	b.n	8006a16 <_malloc_r+0x22>
 8006abe:	42a3      	cmp	r3, r4
 8006ac0:	6862      	ldr	r2, [r4, #4]
 8006ac2:	d1dd      	bne.n	8006a80 <_malloc_r+0x8c>
 8006ac4:	f8c8 2000 	str.w	r2, [r8]
 8006ac8:	e7ec      	b.n	8006aa4 <_malloc_r+0xb0>
 8006aca:	4623      	mov	r3, r4
 8006acc:	6864      	ldr	r4, [r4, #4]
 8006ace:	e7ac      	b.n	8006a2a <_malloc_r+0x36>
 8006ad0:	4634      	mov	r4, r6
 8006ad2:	6876      	ldr	r6, [r6, #4]
 8006ad4:	e7b4      	b.n	8006a40 <_malloc_r+0x4c>
 8006ad6:	4613      	mov	r3, r2
 8006ad8:	e7cc      	b.n	8006a74 <_malloc_r+0x80>
 8006ada:	230c      	movs	r3, #12
 8006adc:	603b      	str	r3, [r7, #0]
 8006ade:	4638      	mov	r0, r7
 8006ae0:	f000 f80e 	bl	8006b00 <__malloc_unlock>
 8006ae4:	e797      	b.n	8006a16 <_malloc_r+0x22>
 8006ae6:	6025      	str	r5, [r4, #0]
 8006ae8:	e7dc      	b.n	8006aa4 <_malloc_r+0xb0>
 8006aea:	605b      	str	r3, [r3, #4]
 8006aec:	deff      	udf	#255	; 0xff
 8006aee:	bf00      	nop
 8006af0:	2000448c 	.word	0x2000448c

08006af4 <__malloc_lock>:
 8006af4:	4801      	ldr	r0, [pc, #4]	; (8006afc <__malloc_lock+0x8>)
 8006af6:	f7ff b88a 	b.w	8005c0e <__retarget_lock_acquire_recursive>
 8006afa:	bf00      	nop
 8006afc:	20004488 	.word	0x20004488

08006b00 <__malloc_unlock>:
 8006b00:	4801      	ldr	r0, [pc, #4]	; (8006b08 <__malloc_unlock+0x8>)
 8006b02:	f7ff b885 	b.w	8005c10 <__retarget_lock_release_recursive>
 8006b06:	bf00      	nop
 8006b08:	20004488 	.word	0x20004488

08006b0c <_Balloc>:
 8006b0c:	b570      	push	{r4, r5, r6, lr}
 8006b0e:	69c6      	ldr	r6, [r0, #28]
 8006b10:	4604      	mov	r4, r0
 8006b12:	460d      	mov	r5, r1
 8006b14:	b976      	cbnz	r6, 8006b34 <_Balloc+0x28>
 8006b16:	2010      	movs	r0, #16
 8006b18:	f7ff ff44 	bl	80069a4 <malloc>
 8006b1c:	4602      	mov	r2, r0
 8006b1e:	61e0      	str	r0, [r4, #28]
 8006b20:	b920      	cbnz	r0, 8006b2c <_Balloc+0x20>
 8006b22:	4b18      	ldr	r3, [pc, #96]	; (8006b84 <_Balloc+0x78>)
 8006b24:	4818      	ldr	r0, [pc, #96]	; (8006b88 <_Balloc+0x7c>)
 8006b26:	216b      	movs	r1, #107	; 0x6b
 8006b28:	f000 fe12 	bl	8007750 <__assert_func>
 8006b2c:	e9c0 6601 	strd	r6, r6, [r0, #4]
 8006b30:	6006      	str	r6, [r0, #0]
 8006b32:	60c6      	str	r6, [r0, #12]
 8006b34:	69e6      	ldr	r6, [r4, #28]
 8006b36:	68f3      	ldr	r3, [r6, #12]
 8006b38:	b183      	cbz	r3, 8006b5c <_Balloc+0x50>
 8006b3a:	69e3      	ldr	r3, [r4, #28]
 8006b3c:	68db      	ldr	r3, [r3, #12]
 8006b3e:	f853 0025 	ldr.w	r0, [r3, r5, lsl #2]
 8006b42:	b9b8      	cbnz	r0, 8006b74 <_Balloc+0x68>
 8006b44:	2101      	movs	r1, #1
 8006b46:	fa01 f605 	lsl.w	r6, r1, r5
 8006b4a:	1d72      	adds	r2, r6, #5
 8006b4c:	0092      	lsls	r2, r2, #2
 8006b4e:	4620      	mov	r0, r4
 8006b50:	f000 fe1c 	bl	800778c <_calloc_r>
 8006b54:	b160      	cbz	r0, 8006b70 <_Balloc+0x64>
 8006b56:	e9c0 5601 	strd	r5, r6, [r0, #4]
 8006b5a:	e00e      	b.n	8006b7a <_Balloc+0x6e>
 8006b5c:	2221      	movs	r2, #33	; 0x21
 8006b5e:	2104      	movs	r1, #4
 8006b60:	4620      	mov	r0, r4
 8006b62:	f000 fe13 	bl	800778c <_calloc_r>
 8006b66:	69e3      	ldr	r3, [r4, #28]
 8006b68:	60f0      	str	r0, [r6, #12]
 8006b6a:	68db      	ldr	r3, [r3, #12]
 8006b6c:	2b00      	cmp	r3, #0
 8006b6e:	d1e4      	bne.n	8006b3a <_Balloc+0x2e>
 8006b70:	2000      	movs	r0, #0
 8006b72:	bd70      	pop	{r4, r5, r6, pc}
 8006b74:	6802      	ldr	r2, [r0, #0]
 8006b76:	f843 2025 	str.w	r2, [r3, r5, lsl #2]
 8006b7a:	2300      	movs	r3, #0
 8006b7c:	e9c0 3303 	strd	r3, r3, [r0, #12]
 8006b80:	e7f7      	b.n	8006b72 <_Balloc+0x66>
 8006b82:	bf00      	nop
 8006b84:	080096c5 	.word	0x080096c5
 8006b88:	08009745 	.word	0x08009745

08006b8c <_Bfree>:
 8006b8c:	b570      	push	{r4, r5, r6, lr}
 8006b8e:	69c6      	ldr	r6, [r0, #28]
 8006b90:	4605      	mov	r5, r0
 8006b92:	460c      	mov	r4, r1
 8006b94:	b976      	cbnz	r6, 8006bb4 <_Bfree+0x28>
 8006b96:	2010      	movs	r0, #16
 8006b98:	f7ff ff04 	bl	80069a4 <malloc>
 8006b9c:	4602      	mov	r2, r0
 8006b9e:	61e8      	str	r0, [r5, #28]
 8006ba0:	b920      	cbnz	r0, 8006bac <_Bfree+0x20>
 8006ba2:	4b09      	ldr	r3, [pc, #36]	; (8006bc8 <_Bfree+0x3c>)
 8006ba4:	4809      	ldr	r0, [pc, #36]	; (8006bcc <_Bfree+0x40>)
 8006ba6:	218f      	movs	r1, #143	; 0x8f
 8006ba8:	f000 fdd2 	bl	8007750 <__assert_func>
 8006bac:	e9c0 6601 	strd	r6, r6, [r0, #4]
 8006bb0:	6006      	str	r6, [r0, #0]
 8006bb2:	60c6      	str	r6, [r0, #12]
 8006bb4:	b13c      	cbz	r4, 8006bc6 <_Bfree+0x3a>
 8006bb6:	69eb      	ldr	r3, [r5, #28]
 8006bb8:	6862      	ldr	r2, [r4, #4]
 8006bba:	68db      	ldr	r3, [r3, #12]
 8006bbc:	f853 1022 	ldr.w	r1, [r3, r2, lsl #2]
 8006bc0:	6021      	str	r1, [r4, #0]
 8006bc2:	f843 4022 	str.w	r4, [r3, r2, lsl #2]
 8006bc6:	bd70      	pop	{r4, r5, r6, pc}
 8006bc8:	080096c5 	.word	0x080096c5
 8006bcc:	08009745 	.word	0x08009745

08006bd0 <__multadd>:
 8006bd0:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8006bd4:	690d      	ldr	r5, [r1, #16]
 8006bd6:	4607      	mov	r7, r0
 8006bd8:	460c      	mov	r4, r1
 8006bda:	461e      	mov	r6, r3
 8006bdc:	f101 0c14 	add.w	ip, r1, #20
 8006be0:	2000      	movs	r0, #0
 8006be2:	f8dc 3000 	ldr.w	r3, [ip]
 8006be6:	b299      	uxth	r1, r3
 8006be8:	fb02 6101 	mla	r1, r2, r1, r6
 8006bec:	0c1e      	lsrs	r6, r3, #16
 8006bee:	0c0b      	lsrs	r3, r1, #16
 8006bf0:	fb02 3306 	mla	r3, r2, r6, r3
 8006bf4:	b289      	uxth	r1, r1
 8006bf6:	3001      	adds	r0, #1
 8006bf8:	eb01 4103 	add.w	r1, r1, r3, lsl #16
 8006bfc:	4285      	cmp	r5, r0
 8006bfe:	f84c 1b04 	str.w	r1, [ip], #4
 8006c02:	ea4f 4613 	mov.w	r6, r3, lsr #16
 8006c06:	dcec      	bgt.n	8006be2 <__multadd+0x12>
 8006c08:	b30e      	cbz	r6, 8006c4e <__multadd+0x7e>
 8006c0a:	68a3      	ldr	r3, [r4, #8]
 8006c0c:	42ab      	cmp	r3, r5
 8006c0e:	dc19      	bgt.n	8006c44 <__multadd+0x74>
 8006c10:	6861      	ldr	r1, [r4, #4]
 8006c12:	4638      	mov	r0, r7
 8006c14:	3101      	adds	r1, #1
 8006c16:	f7ff ff79 	bl	8006b0c <_Balloc>
 8006c1a:	4680      	mov	r8, r0
 8006c1c:	b928      	cbnz	r0, 8006c2a <__multadd+0x5a>
 8006c1e:	4602      	mov	r2, r0
 8006c20:	4b0c      	ldr	r3, [pc, #48]	; (8006c54 <__multadd+0x84>)
 8006c22:	480d      	ldr	r0, [pc, #52]	; (8006c58 <__multadd+0x88>)
 8006c24:	21ba      	movs	r1, #186	; 0xba
 8006c26:	f000 fd93 	bl	8007750 <__assert_func>
 8006c2a:	6922      	ldr	r2, [r4, #16]
 8006c2c:	3202      	adds	r2, #2
 8006c2e:	f104 010c 	add.w	r1, r4, #12
 8006c32:	0092      	lsls	r2, r2, #2
 8006c34:	300c      	adds	r0, #12
 8006c36:	f000 fd7d 	bl	8007734 <memcpy>
 8006c3a:	4621      	mov	r1, r4
 8006c3c:	4638      	mov	r0, r7
 8006c3e:	f7ff ffa5 	bl	8006b8c <_Bfree>
 8006c42:	4644      	mov	r4, r8
 8006c44:	eb04 0385 	add.w	r3, r4, r5, lsl #2
 8006c48:	3501      	adds	r5, #1
 8006c4a:	615e      	str	r6, [r3, #20]
 8006c4c:	6125      	str	r5, [r4, #16]
 8006c4e:	4620      	mov	r0, r4
 8006c50:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8006c54:	08009734 	.word	0x08009734
 8006c58:	08009745 	.word	0x08009745

08006c5c <__hi0bits>:
 8006c5c:	0c03      	lsrs	r3, r0, #16
 8006c5e:	041b      	lsls	r3, r3, #16
 8006c60:	b9d3      	cbnz	r3, 8006c98 <__hi0bits+0x3c>
 8006c62:	0400      	lsls	r0, r0, #16
 8006c64:	2310      	movs	r3, #16
 8006c66:	f010 4f7f 	tst.w	r0, #4278190080	; 0xff000000
 8006c6a:	bf04      	itt	eq
 8006c6c:	0200      	lsleq	r0, r0, #8
 8006c6e:	3308      	addeq	r3, #8
 8006c70:	f010 4f70 	tst.w	r0, #4026531840	; 0xf0000000
 8006c74:	bf04      	itt	eq
 8006c76:	0100      	lsleq	r0, r0, #4
 8006c78:	3304      	addeq	r3, #4
 8006c7a:	f010 4f40 	tst.w	r0, #3221225472	; 0xc0000000
 8006c7e:	bf04      	itt	eq
 8006c80:	0080      	lsleq	r0, r0, #2
 8006c82:	3302      	addeq	r3, #2
 8006c84:	2800      	cmp	r0, #0
 8006c86:	db05      	blt.n	8006c94 <__hi0bits+0x38>
 8006c88:	f010 4f80 	tst.w	r0, #1073741824	; 0x40000000
 8006c8c:	f103 0301 	add.w	r3, r3, #1
 8006c90:	bf08      	it	eq
 8006c92:	2320      	moveq	r3, #32
 8006c94:	4618      	mov	r0, r3
 8006c96:	4770      	bx	lr
 8006c98:	2300      	movs	r3, #0
 8006c9a:	e7e4      	b.n	8006c66 <__hi0bits+0xa>

08006c9c <__lo0bits>:
 8006c9c:	6803      	ldr	r3, [r0, #0]
 8006c9e:	f013 0207 	ands.w	r2, r3, #7
 8006ca2:	d00c      	beq.n	8006cbe <__lo0bits+0x22>
 8006ca4:	07d9      	lsls	r1, r3, #31
 8006ca6:	d422      	bmi.n	8006cee <__lo0bits+0x52>
 8006ca8:	079a      	lsls	r2, r3, #30
 8006caa:	bf49      	itett	mi
 8006cac:	085b      	lsrmi	r3, r3, #1
 8006cae:	089b      	lsrpl	r3, r3, #2
 8006cb0:	6003      	strmi	r3, [r0, #0]
 8006cb2:	2201      	movmi	r2, #1
 8006cb4:	bf5c      	itt	pl
 8006cb6:	6003      	strpl	r3, [r0, #0]
 8006cb8:	2202      	movpl	r2, #2
 8006cba:	4610      	mov	r0, r2
 8006cbc:	4770      	bx	lr
 8006cbe:	b299      	uxth	r1, r3
 8006cc0:	b909      	cbnz	r1, 8006cc6 <__lo0bits+0x2a>
 8006cc2:	0c1b      	lsrs	r3, r3, #16
 8006cc4:	2210      	movs	r2, #16
 8006cc6:	b2d9      	uxtb	r1, r3
 8006cc8:	b909      	cbnz	r1, 8006cce <__lo0bits+0x32>
 8006cca:	3208      	adds	r2, #8
 8006ccc:	0a1b      	lsrs	r3, r3, #8
 8006cce:	0719      	lsls	r1, r3, #28
 8006cd0:	bf04      	itt	eq
 8006cd2:	091b      	lsreq	r3, r3, #4
 8006cd4:	3204      	addeq	r2, #4
 8006cd6:	0799      	lsls	r1, r3, #30
 8006cd8:	bf04      	itt	eq
 8006cda:	089b      	lsreq	r3, r3, #2
 8006cdc:	3202      	addeq	r2, #2
 8006cde:	07d9      	lsls	r1, r3, #31
 8006ce0:	d403      	bmi.n	8006cea <__lo0bits+0x4e>
 8006ce2:	085b      	lsrs	r3, r3, #1
 8006ce4:	f102 0201 	add.w	r2, r2, #1
 8006ce8:	d003      	beq.n	8006cf2 <__lo0bits+0x56>
 8006cea:	6003      	str	r3, [r0, #0]
 8006cec:	e7e5      	b.n	8006cba <__lo0bits+0x1e>
 8006cee:	2200      	movs	r2, #0
 8006cf0:	e7e3      	b.n	8006cba <__lo0bits+0x1e>
 8006cf2:	2220      	movs	r2, #32
 8006cf4:	e7e1      	b.n	8006cba <__lo0bits+0x1e>
	...

08006cf8 <__i2b>:
 8006cf8:	b510      	push	{r4, lr}
 8006cfa:	460c      	mov	r4, r1
 8006cfc:	2101      	movs	r1, #1
 8006cfe:	f7ff ff05 	bl	8006b0c <_Balloc>
 8006d02:	4602      	mov	r2, r0
 8006d04:	b928      	cbnz	r0, 8006d12 <__i2b+0x1a>
 8006d06:	4b05      	ldr	r3, [pc, #20]	; (8006d1c <__i2b+0x24>)
 8006d08:	4805      	ldr	r0, [pc, #20]	; (8006d20 <__i2b+0x28>)
 8006d0a:	f240 1145 	movw	r1, #325	; 0x145
 8006d0e:	f000 fd1f 	bl	8007750 <__assert_func>
 8006d12:	2301      	movs	r3, #1
 8006d14:	6144      	str	r4, [r0, #20]
 8006d16:	6103      	str	r3, [r0, #16]
 8006d18:	bd10      	pop	{r4, pc}
 8006d1a:	bf00      	nop
 8006d1c:	08009734 	.word	0x08009734
 8006d20:	08009745 	.word	0x08009745

08006d24 <__multiply>:
 8006d24:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8006d28:	4691      	mov	r9, r2
 8006d2a:	690a      	ldr	r2, [r1, #16]
 8006d2c:	f8d9 3010 	ldr.w	r3, [r9, #16]
 8006d30:	429a      	cmp	r2, r3
 8006d32:	bfb8      	it	lt
 8006d34:	460b      	movlt	r3, r1
 8006d36:	460c      	mov	r4, r1
 8006d38:	bfbc      	itt	lt
 8006d3a:	464c      	movlt	r4, r9
 8006d3c:	4699      	movlt	r9, r3
 8006d3e:	6927      	ldr	r7, [r4, #16]
 8006d40:	f8d9 a010 	ldr.w	sl, [r9, #16]
 8006d44:	68a3      	ldr	r3, [r4, #8]
 8006d46:	6861      	ldr	r1, [r4, #4]
 8006d48:	eb07 060a 	add.w	r6, r7, sl
 8006d4c:	42b3      	cmp	r3, r6
 8006d4e:	b085      	sub	sp, #20
 8006d50:	bfb8      	it	lt
 8006d52:	3101      	addlt	r1, #1
 8006d54:	f7ff feda 	bl	8006b0c <_Balloc>
 8006d58:	b930      	cbnz	r0, 8006d68 <__multiply+0x44>
 8006d5a:	4602      	mov	r2, r0
 8006d5c:	4b44      	ldr	r3, [pc, #272]	; (8006e70 <__multiply+0x14c>)
 8006d5e:	4845      	ldr	r0, [pc, #276]	; (8006e74 <__multiply+0x150>)
 8006d60:	f44f 71b1 	mov.w	r1, #354	; 0x162
 8006d64:	f000 fcf4 	bl	8007750 <__assert_func>
 8006d68:	f100 0514 	add.w	r5, r0, #20
 8006d6c:	eb05 0886 	add.w	r8, r5, r6, lsl #2
 8006d70:	462b      	mov	r3, r5
 8006d72:	2200      	movs	r2, #0
 8006d74:	4543      	cmp	r3, r8
 8006d76:	d321      	bcc.n	8006dbc <__multiply+0x98>
 8006d78:	f104 0314 	add.w	r3, r4, #20
 8006d7c:	eb03 0787 	add.w	r7, r3, r7, lsl #2
 8006d80:	f109 0314 	add.w	r3, r9, #20
 8006d84:	eb03 028a 	add.w	r2, r3, sl, lsl #2
 8006d88:	9202      	str	r2, [sp, #8]
 8006d8a:	1b3a      	subs	r2, r7, r4
 8006d8c:	3a15      	subs	r2, #21
 8006d8e:	f022 0203 	bic.w	r2, r2, #3
 8006d92:	3204      	adds	r2, #4
 8006d94:	f104 0115 	add.w	r1, r4, #21
 8006d98:	428f      	cmp	r7, r1
 8006d9a:	bf38      	it	cc
 8006d9c:	2204      	movcc	r2, #4
 8006d9e:	9201      	str	r2, [sp, #4]
 8006da0:	9a02      	ldr	r2, [sp, #8]
 8006da2:	9303      	str	r3, [sp, #12]
 8006da4:	429a      	cmp	r2, r3
 8006da6:	d80c      	bhi.n	8006dc2 <__multiply+0x9e>
 8006da8:	2e00      	cmp	r6, #0
 8006daa:	dd03      	ble.n	8006db4 <__multiply+0x90>
 8006dac:	f858 3d04 	ldr.w	r3, [r8, #-4]!
 8006db0:	2b00      	cmp	r3, #0
 8006db2:	d05b      	beq.n	8006e6c <__multiply+0x148>
 8006db4:	6106      	str	r6, [r0, #16]
 8006db6:	b005      	add	sp, #20
 8006db8:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8006dbc:	f843 2b04 	str.w	r2, [r3], #4
 8006dc0:	e7d8      	b.n	8006d74 <__multiply+0x50>
 8006dc2:	f8b3 a000 	ldrh.w	sl, [r3]
 8006dc6:	f1ba 0f00 	cmp.w	sl, #0
 8006dca:	d024      	beq.n	8006e16 <__multiply+0xf2>
 8006dcc:	f104 0e14 	add.w	lr, r4, #20
 8006dd0:	46a9      	mov	r9, r5
 8006dd2:	f04f 0c00 	mov.w	ip, #0
 8006dd6:	f85e 2b04 	ldr.w	r2, [lr], #4
 8006dda:	f8d9 1000 	ldr.w	r1, [r9]
 8006dde:	fa1f fb82 	uxth.w	fp, r2
 8006de2:	b289      	uxth	r1, r1
 8006de4:	fb0a 110b 	mla	r1, sl, fp, r1
 8006de8:	ea4f 4b12 	mov.w	fp, r2, lsr #16
 8006dec:	f8d9 2000 	ldr.w	r2, [r9]
 8006df0:	4461      	add	r1, ip
 8006df2:	ea4f 4c12 	mov.w	ip, r2, lsr #16
 8006df6:	fb0a c20b 	mla	r2, sl, fp, ip
 8006dfa:	eb02 4211 	add.w	r2, r2, r1, lsr #16
 8006dfe:	b289      	uxth	r1, r1
 8006e00:	ea41 4102 	orr.w	r1, r1, r2, lsl #16
 8006e04:	4577      	cmp	r7, lr
 8006e06:	f849 1b04 	str.w	r1, [r9], #4
 8006e0a:	ea4f 4c12 	mov.w	ip, r2, lsr #16
 8006e0e:	d8e2      	bhi.n	8006dd6 <__multiply+0xb2>
 8006e10:	9a01      	ldr	r2, [sp, #4]
 8006e12:	f845 c002 	str.w	ip, [r5, r2]
 8006e16:	9a03      	ldr	r2, [sp, #12]
 8006e18:	f8b2 9002 	ldrh.w	r9, [r2, #2]
 8006e1c:	3304      	adds	r3, #4
 8006e1e:	f1b9 0f00 	cmp.w	r9, #0
 8006e22:	d021      	beq.n	8006e68 <__multiply+0x144>
 8006e24:	6829      	ldr	r1, [r5, #0]
 8006e26:	f104 0c14 	add.w	ip, r4, #20
 8006e2a:	46ae      	mov	lr, r5
 8006e2c:	f04f 0a00 	mov.w	sl, #0
 8006e30:	f8bc b000 	ldrh.w	fp, [ip]
 8006e34:	f8be 2002 	ldrh.w	r2, [lr, #2]
 8006e38:	fb09 220b 	mla	r2, r9, fp, r2
 8006e3c:	4452      	add	r2, sl
 8006e3e:	b289      	uxth	r1, r1
 8006e40:	ea41 4102 	orr.w	r1, r1, r2, lsl #16
 8006e44:	f84e 1b04 	str.w	r1, [lr], #4
 8006e48:	f85c 1b04 	ldr.w	r1, [ip], #4
 8006e4c:	ea4f 4a11 	mov.w	sl, r1, lsr #16
 8006e50:	f8be 1000 	ldrh.w	r1, [lr]
 8006e54:	fb09 110a 	mla	r1, r9, sl, r1
 8006e58:	eb01 4112 	add.w	r1, r1, r2, lsr #16
 8006e5c:	4567      	cmp	r7, ip
 8006e5e:	ea4f 4a11 	mov.w	sl, r1, lsr #16
 8006e62:	d8e5      	bhi.n	8006e30 <__multiply+0x10c>
 8006e64:	9a01      	ldr	r2, [sp, #4]
 8006e66:	50a9      	str	r1, [r5, r2]
 8006e68:	3504      	adds	r5, #4
 8006e6a:	e799      	b.n	8006da0 <__multiply+0x7c>
 8006e6c:	3e01      	subs	r6, #1
 8006e6e:	e79b      	b.n	8006da8 <__multiply+0x84>
 8006e70:	08009734 	.word	0x08009734
 8006e74:	08009745 	.word	0x08009745

08006e78 <__pow5mult>:
 8006e78:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 8006e7c:	4615      	mov	r5, r2
 8006e7e:	f012 0203 	ands.w	r2, r2, #3
 8006e82:	4606      	mov	r6, r0
 8006e84:	460f      	mov	r7, r1
 8006e86:	d007      	beq.n	8006e98 <__pow5mult+0x20>
 8006e88:	4c25      	ldr	r4, [pc, #148]	; (8006f20 <__pow5mult+0xa8>)
 8006e8a:	3a01      	subs	r2, #1
 8006e8c:	2300      	movs	r3, #0
 8006e8e:	f854 2022 	ldr.w	r2, [r4, r2, lsl #2]
 8006e92:	f7ff fe9d 	bl	8006bd0 <__multadd>
 8006e96:	4607      	mov	r7, r0
 8006e98:	10ad      	asrs	r5, r5, #2
 8006e9a:	d03d      	beq.n	8006f18 <__pow5mult+0xa0>
 8006e9c:	69f4      	ldr	r4, [r6, #28]
 8006e9e:	b97c      	cbnz	r4, 8006ec0 <__pow5mult+0x48>
 8006ea0:	2010      	movs	r0, #16
 8006ea2:	f7ff fd7f 	bl	80069a4 <malloc>
 8006ea6:	4602      	mov	r2, r0
 8006ea8:	61f0      	str	r0, [r6, #28]
 8006eaa:	b928      	cbnz	r0, 8006eb8 <__pow5mult+0x40>
 8006eac:	4b1d      	ldr	r3, [pc, #116]	; (8006f24 <__pow5mult+0xac>)
 8006eae:	481e      	ldr	r0, [pc, #120]	; (8006f28 <__pow5mult+0xb0>)
 8006eb0:	f240 11b3 	movw	r1, #435	; 0x1b3
 8006eb4:	f000 fc4c 	bl	8007750 <__assert_func>
 8006eb8:	e9c0 4401 	strd	r4, r4, [r0, #4]
 8006ebc:	6004      	str	r4, [r0, #0]
 8006ebe:	60c4      	str	r4, [r0, #12]
 8006ec0:	f8d6 801c 	ldr.w	r8, [r6, #28]
 8006ec4:	f8d8 4008 	ldr.w	r4, [r8, #8]
 8006ec8:	b94c      	cbnz	r4, 8006ede <__pow5mult+0x66>
 8006eca:	f240 2171 	movw	r1, #625	; 0x271
 8006ece:	4630      	mov	r0, r6
 8006ed0:	f7ff ff12 	bl	8006cf8 <__i2b>
 8006ed4:	2300      	movs	r3, #0
 8006ed6:	f8c8 0008 	str.w	r0, [r8, #8]
 8006eda:	4604      	mov	r4, r0
 8006edc:	6003      	str	r3, [r0, #0]
 8006ede:	f04f 0900 	mov.w	r9, #0
 8006ee2:	07eb      	lsls	r3, r5, #31
 8006ee4:	d50a      	bpl.n	8006efc <__pow5mult+0x84>
 8006ee6:	4639      	mov	r1, r7
 8006ee8:	4622      	mov	r2, r4
 8006eea:	4630      	mov	r0, r6
 8006eec:	f7ff ff1a 	bl	8006d24 <__multiply>
 8006ef0:	4639      	mov	r1, r7
 8006ef2:	4680      	mov	r8, r0
 8006ef4:	4630      	mov	r0, r6
 8006ef6:	f7ff fe49 	bl	8006b8c <_Bfree>
 8006efa:	4647      	mov	r7, r8
 8006efc:	106d      	asrs	r5, r5, #1
 8006efe:	d00b      	beq.n	8006f18 <__pow5mult+0xa0>
 8006f00:	6820      	ldr	r0, [r4, #0]
 8006f02:	b938      	cbnz	r0, 8006f14 <__pow5mult+0x9c>
 8006f04:	4622      	mov	r2, r4
 8006f06:	4621      	mov	r1, r4
 8006f08:	4630      	mov	r0, r6
 8006f0a:	f7ff ff0b 	bl	8006d24 <__multiply>
 8006f0e:	6020      	str	r0, [r4, #0]
 8006f10:	f8c0 9000 	str.w	r9, [r0]
 8006f14:	4604      	mov	r4, r0
 8006f16:	e7e4      	b.n	8006ee2 <__pow5mult+0x6a>
 8006f18:	4638      	mov	r0, r7
 8006f1a:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 8006f1e:	bf00      	nop
 8006f20:	08009890 	.word	0x08009890
 8006f24:	080096c5 	.word	0x080096c5
 8006f28:	08009745 	.word	0x08009745

08006f2c <__lshift>:
 8006f2c:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8006f30:	460c      	mov	r4, r1
 8006f32:	6849      	ldr	r1, [r1, #4]
 8006f34:	6923      	ldr	r3, [r4, #16]
 8006f36:	eb03 1862 	add.w	r8, r3, r2, asr #5
 8006f3a:	68a3      	ldr	r3, [r4, #8]
 8006f3c:	4607      	mov	r7, r0
 8006f3e:	4691      	mov	r9, r2
 8006f40:	ea4f 1a62 	mov.w	sl, r2, asr #5
 8006f44:	f108 0601 	add.w	r6, r8, #1
 8006f48:	42b3      	cmp	r3, r6
 8006f4a:	db0b      	blt.n	8006f64 <__lshift+0x38>
 8006f4c:	4638      	mov	r0, r7
 8006f4e:	f7ff fddd 	bl	8006b0c <_Balloc>
 8006f52:	4605      	mov	r5, r0
 8006f54:	b948      	cbnz	r0, 8006f6a <__lshift+0x3e>
 8006f56:	4602      	mov	r2, r0
 8006f58:	4b28      	ldr	r3, [pc, #160]	; (8006ffc <__lshift+0xd0>)
 8006f5a:	4829      	ldr	r0, [pc, #164]	; (8007000 <__lshift+0xd4>)
 8006f5c:	f44f 71ef 	mov.w	r1, #478	; 0x1de
 8006f60:	f000 fbf6 	bl	8007750 <__assert_func>
 8006f64:	3101      	adds	r1, #1
 8006f66:	005b      	lsls	r3, r3, #1
 8006f68:	e7ee      	b.n	8006f48 <__lshift+0x1c>
 8006f6a:	2300      	movs	r3, #0
 8006f6c:	f100 0114 	add.w	r1, r0, #20
 8006f70:	f100 0210 	add.w	r2, r0, #16
 8006f74:	4618      	mov	r0, r3
 8006f76:	4553      	cmp	r3, sl
 8006f78:	db33      	blt.n	8006fe2 <__lshift+0xb6>
 8006f7a:	6920      	ldr	r0, [r4, #16]
 8006f7c:	ea2a 7aea 	bic.w	sl, sl, sl, asr #31
 8006f80:	f104 0314 	add.w	r3, r4, #20
 8006f84:	f019 091f 	ands.w	r9, r9, #31
 8006f88:	eb01 018a 	add.w	r1, r1, sl, lsl #2
 8006f8c:	eb03 0c80 	add.w	ip, r3, r0, lsl #2
 8006f90:	d02b      	beq.n	8006fea <__lshift+0xbe>
 8006f92:	f1c9 0e20 	rsb	lr, r9, #32
 8006f96:	468a      	mov	sl, r1
 8006f98:	2200      	movs	r2, #0
 8006f9a:	6818      	ldr	r0, [r3, #0]
 8006f9c:	fa00 f009 	lsl.w	r0, r0, r9
 8006fa0:	4310      	orrs	r0, r2
 8006fa2:	f84a 0b04 	str.w	r0, [sl], #4
 8006fa6:	f853 2b04 	ldr.w	r2, [r3], #4
 8006faa:	459c      	cmp	ip, r3
 8006fac:	fa22 f20e 	lsr.w	r2, r2, lr
 8006fb0:	d8f3      	bhi.n	8006f9a <__lshift+0x6e>
 8006fb2:	ebac 0304 	sub.w	r3, ip, r4
 8006fb6:	3b15      	subs	r3, #21
 8006fb8:	f023 0303 	bic.w	r3, r3, #3
 8006fbc:	3304      	adds	r3, #4
 8006fbe:	f104 0015 	add.w	r0, r4, #21
 8006fc2:	4584      	cmp	ip, r0
 8006fc4:	bf38      	it	cc
 8006fc6:	2304      	movcc	r3, #4
 8006fc8:	50ca      	str	r2, [r1, r3]
 8006fca:	b10a      	cbz	r2, 8006fd0 <__lshift+0xa4>
 8006fcc:	f108 0602 	add.w	r6, r8, #2
 8006fd0:	3e01      	subs	r6, #1
 8006fd2:	4638      	mov	r0, r7
 8006fd4:	612e      	str	r6, [r5, #16]
 8006fd6:	4621      	mov	r1, r4
 8006fd8:	f7ff fdd8 	bl	8006b8c <_Bfree>
 8006fdc:	4628      	mov	r0, r5
 8006fde:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8006fe2:	f842 0f04 	str.w	r0, [r2, #4]!
 8006fe6:	3301      	adds	r3, #1
 8006fe8:	e7c5      	b.n	8006f76 <__lshift+0x4a>
 8006fea:	3904      	subs	r1, #4
 8006fec:	f853 2b04 	ldr.w	r2, [r3], #4
 8006ff0:	f841 2f04 	str.w	r2, [r1, #4]!
 8006ff4:	459c      	cmp	ip, r3
 8006ff6:	d8f9      	bhi.n	8006fec <__lshift+0xc0>
 8006ff8:	e7ea      	b.n	8006fd0 <__lshift+0xa4>
 8006ffa:	bf00      	nop
 8006ffc:	08009734 	.word	0x08009734
 8007000:	08009745 	.word	0x08009745

08007004 <__mcmp>:
 8007004:	b530      	push	{r4, r5, lr}
 8007006:	6902      	ldr	r2, [r0, #16]
 8007008:	690c      	ldr	r4, [r1, #16]
 800700a:	1b12      	subs	r2, r2, r4
 800700c:	d10e      	bne.n	800702c <__mcmp+0x28>
 800700e:	f100 0314 	add.w	r3, r0, #20
 8007012:	3114      	adds	r1, #20
 8007014:	eb03 0084 	add.w	r0, r3, r4, lsl #2
 8007018:	eb01 0184 	add.w	r1, r1, r4, lsl #2
 800701c:	f850 5d04 	ldr.w	r5, [r0, #-4]!
 8007020:	f851 4d04 	ldr.w	r4, [r1, #-4]!
 8007024:	42a5      	cmp	r5, r4
 8007026:	d003      	beq.n	8007030 <__mcmp+0x2c>
 8007028:	d305      	bcc.n	8007036 <__mcmp+0x32>
 800702a:	2201      	movs	r2, #1
 800702c:	4610      	mov	r0, r2
 800702e:	bd30      	pop	{r4, r5, pc}
 8007030:	4283      	cmp	r3, r0
 8007032:	d3f3      	bcc.n	800701c <__mcmp+0x18>
 8007034:	e7fa      	b.n	800702c <__mcmp+0x28>
 8007036:	f04f 32ff 	mov.w	r2, #4294967295
 800703a:	e7f7      	b.n	800702c <__mcmp+0x28>

0800703c <__mdiff>:
 800703c:	e92d 4ff8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8007040:	460c      	mov	r4, r1
 8007042:	4606      	mov	r6, r0
 8007044:	4611      	mov	r1, r2
 8007046:	4620      	mov	r0, r4
 8007048:	4690      	mov	r8, r2
 800704a:	f7ff ffdb 	bl	8007004 <__mcmp>
 800704e:	1e05      	subs	r5, r0, #0
 8007050:	d110      	bne.n	8007074 <__mdiff+0x38>
 8007052:	4629      	mov	r1, r5
 8007054:	4630      	mov	r0, r6
 8007056:	f7ff fd59 	bl	8006b0c <_Balloc>
 800705a:	b930      	cbnz	r0, 800706a <__mdiff+0x2e>
 800705c:	4b3a      	ldr	r3, [pc, #232]	; (8007148 <__mdiff+0x10c>)
 800705e:	4602      	mov	r2, r0
 8007060:	f240 2137 	movw	r1, #567	; 0x237
 8007064:	4839      	ldr	r0, [pc, #228]	; (800714c <__mdiff+0x110>)
 8007066:	f000 fb73 	bl	8007750 <__assert_func>
 800706a:	2301      	movs	r3, #1
 800706c:	e9c0 3504 	strd	r3, r5, [r0, #16]
 8007070:	e8bd 8ff8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8007074:	bfa4      	itt	ge
 8007076:	4643      	movge	r3, r8
 8007078:	46a0      	movge	r8, r4
 800707a:	4630      	mov	r0, r6
 800707c:	f8d8 1004 	ldr.w	r1, [r8, #4]
 8007080:	bfa6      	itte	ge
 8007082:	461c      	movge	r4, r3
 8007084:	2500      	movge	r5, #0
 8007086:	2501      	movlt	r5, #1
 8007088:	f7ff fd40 	bl	8006b0c <_Balloc>
 800708c:	b920      	cbnz	r0, 8007098 <__mdiff+0x5c>
 800708e:	4b2e      	ldr	r3, [pc, #184]	; (8007148 <__mdiff+0x10c>)
 8007090:	4602      	mov	r2, r0
 8007092:	f240 2145 	movw	r1, #581	; 0x245
 8007096:	e7e5      	b.n	8007064 <__mdiff+0x28>
 8007098:	f8d8 7010 	ldr.w	r7, [r8, #16]
 800709c:	6926      	ldr	r6, [r4, #16]
 800709e:	60c5      	str	r5, [r0, #12]
 80070a0:	f104 0914 	add.w	r9, r4, #20
 80070a4:	f108 0514 	add.w	r5, r8, #20
 80070a8:	f100 0e14 	add.w	lr, r0, #20
 80070ac:	eb05 0c87 	add.w	ip, r5, r7, lsl #2
 80070b0:	eb09 0686 	add.w	r6, r9, r6, lsl #2
 80070b4:	f108 0210 	add.w	r2, r8, #16
 80070b8:	46f2      	mov	sl, lr
 80070ba:	2100      	movs	r1, #0
 80070bc:	f859 3b04 	ldr.w	r3, [r9], #4
 80070c0:	f852 bf04 	ldr.w	fp, [r2, #4]!
 80070c4:	fa11 f88b 	uxtah	r8, r1, fp
 80070c8:	b299      	uxth	r1, r3
 80070ca:	0c1b      	lsrs	r3, r3, #16
 80070cc:	eba8 0801 	sub.w	r8, r8, r1
 80070d0:	ebc3 431b 	rsb	r3, r3, fp, lsr #16
 80070d4:	eb03 4328 	add.w	r3, r3, r8, asr #16
 80070d8:	fa1f f888 	uxth.w	r8, r8
 80070dc:	1419      	asrs	r1, r3, #16
 80070de:	454e      	cmp	r6, r9
 80070e0:	ea48 4303 	orr.w	r3, r8, r3, lsl #16
 80070e4:	f84a 3b04 	str.w	r3, [sl], #4
 80070e8:	d8e8      	bhi.n	80070bc <__mdiff+0x80>
 80070ea:	1b33      	subs	r3, r6, r4
 80070ec:	3b15      	subs	r3, #21
 80070ee:	f023 0303 	bic.w	r3, r3, #3
 80070f2:	3304      	adds	r3, #4
 80070f4:	3415      	adds	r4, #21
 80070f6:	42a6      	cmp	r6, r4
 80070f8:	bf38      	it	cc
 80070fa:	2304      	movcc	r3, #4
 80070fc:	441d      	add	r5, r3
 80070fe:	4473      	add	r3, lr
 8007100:	469e      	mov	lr, r3
 8007102:	462e      	mov	r6, r5
 8007104:	4566      	cmp	r6, ip
 8007106:	d30e      	bcc.n	8007126 <__mdiff+0xea>
 8007108:	f10c 0203 	add.w	r2, ip, #3
 800710c:	1b52      	subs	r2, r2, r5
 800710e:	f022 0203 	bic.w	r2, r2, #3
 8007112:	3d03      	subs	r5, #3
 8007114:	45ac      	cmp	ip, r5
 8007116:	bf38      	it	cc
 8007118:	2200      	movcc	r2, #0
 800711a:	4413      	add	r3, r2
 800711c:	f853 2d04 	ldr.w	r2, [r3, #-4]!
 8007120:	b17a      	cbz	r2, 8007142 <__mdiff+0x106>
 8007122:	6107      	str	r7, [r0, #16]
 8007124:	e7a4      	b.n	8007070 <__mdiff+0x34>
 8007126:	f856 8b04 	ldr.w	r8, [r6], #4
 800712a:	fa11 f288 	uxtah	r2, r1, r8
 800712e:	1414      	asrs	r4, r2, #16
 8007130:	eb04 4418 	add.w	r4, r4, r8, lsr #16
 8007134:	b292      	uxth	r2, r2
 8007136:	ea42 4204 	orr.w	r2, r2, r4, lsl #16
 800713a:	f84e 2b04 	str.w	r2, [lr], #4
 800713e:	1421      	asrs	r1, r4, #16
 8007140:	e7e0      	b.n	8007104 <__mdiff+0xc8>
 8007142:	3f01      	subs	r7, #1
 8007144:	e7ea      	b.n	800711c <__mdiff+0xe0>
 8007146:	bf00      	nop
 8007148:	08009734 	.word	0x08009734
 800714c:	08009745 	.word	0x08009745

08007150 <__d2b>:
 8007150:	e92d 43f7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, lr}
 8007154:	460f      	mov	r7, r1
 8007156:	2101      	movs	r1, #1
 8007158:	ec59 8b10 	vmov	r8, r9, d0
 800715c:	4616      	mov	r6, r2
 800715e:	f7ff fcd5 	bl	8006b0c <_Balloc>
 8007162:	4604      	mov	r4, r0
 8007164:	b930      	cbnz	r0, 8007174 <__d2b+0x24>
 8007166:	4602      	mov	r2, r0
 8007168:	4b24      	ldr	r3, [pc, #144]	; (80071fc <__d2b+0xac>)
 800716a:	4825      	ldr	r0, [pc, #148]	; (8007200 <__d2b+0xb0>)
 800716c:	f240 310f 	movw	r1, #783	; 0x30f
 8007170:	f000 faee 	bl	8007750 <__assert_func>
 8007174:	f3c9 550a 	ubfx	r5, r9, #20, #11
 8007178:	f3c9 0313 	ubfx	r3, r9, #0, #20
 800717c:	bb2d      	cbnz	r5, 80071ca <__d2b+0x7a>
 800717e:	9301      	str	r3, [sp, #4]
 8007180:	f1b8 0300 	subs.w	r3, r8, #0
 8007184:	d026      	beq.n	80071d4 <__d2b+0x84>
 8007186:	4668      	mov	r0, sp
 8007188:	9300      	str	r3, [sp, #0]
 800718a:	f7ff fd87 	bl	8006c9c <__lo0bits>
 800718e:	e9dd 1200 	ldrd	r1, r2, [sp]
 8007192:	b1e8      	cbz	r0, 80071d0 <__d2b+0x80>
 8007194:	f1c0 0320 	rsb	r3, r0, #32
 8007198:	fa02 f303 	lsl.w	r3, r2, r3
 800719c:	430b      	orrs	r3, r1
 800719e:	40c2      	lsrs	r2, r0
 80071a0:	6163      	str	r3, [r4, #20]
 80071a2:	9201      	str	r2, [sp, #4]
 80071a4:	9b01      	ldr	r3, [sp, #4]
 80071a6:	61a3      	str	r3, [r4, #24]
 80071a8:	2b00      	cmp	r3, #0
 80071aa:	bf14      	ite	ne
 80071ac:	2202      	movne	r2, #2
 80071ae:	2201      	moveq	r2, #1
 80071b0:	6122      	str	r2, [r4, #16]
 80071b2:	b1bd      	cbz	r5, 80071e4 <__d2b+0x94>
 80071b4:	f2a5 4533 	subw	r5, r5, #1075	; 0x433
 80071b8:	4405      	add	r5, r0
 80071ba:	603d      	str	r5, [r7, #0]
 80071bc:	f1c0 0035 	rsb	r0, r0, #53	; 0x35
 80071c0:	6030      	str	r0, [r6, #0]
 80071c2:	4620      	mov	r0, r4
 80071c4:	b003      	add	sp, #12
 80071c6:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
 80071ca:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
 80071ce:	e7d6      	b.n	800717e <__d2b+0x2e>
 80071d0:	6161      	str	r1, [r4, #20]
 80071d2:	e7e7      	b.n	80071a4 <__d2b+0x54>
 80071d4:	a801      	add	r0, sp, #4
 80071d6:	f7ff fd61 	bl	8006c9c <__lo0bits>
 80071da:	9b01      	ldr	r3, [sp, #4]
 80071dc:	6163      	str	r3, [r4, #20]
 80071de:	3020      	adds	r0, #32
 80071e0:	2201      	movs	r2, #1
 80071e2:	e7e5      	b.n	80071b0 <__d2b+0x60>
 80071e4:	eb04 0382 	add.w	r3, r4, r2, lsl #2
 80071e8:	f2a0 4032 	subw	r0, r0, #1074	; 0x432
 80071ec:	6038      	str	r0, [r7, #0]
 80071ee:	6918      	ldr	r0, [r3, #16]
 80071f0:	f7ff fd34 	bl	8006c5c <__hi0bits>
 80071f4:	ebc0 1042 	rsb	r0, r0, r2, lsl #5
 80071f8:	e7e2      	b.n	80071c0 <__d2b+0x70>
 80071fa:	bf00      	nop
 80071fc:	08009734 	.word	0x08009734
 8007200:	08009745 	.word	0x08009745

08007204 <__sfputc_r>:
 8007204:	6893      	ldr	r3, [r2, #8]
 8007206:	3b01      	subs	r3, #1
 8007208:	2b00      	cmp	r3, #0
 800720a:	b410      	push	{r4}
 800720c:	6093      	str	r3, [r2, #8]
 800720e:	da08      	bge.n	8007222 <__sfputc_r+0x1e>
 8007210:	6994      	ldr	r4, [r2, #24]
 8007212:	42a3      	cmp	r3, r4
 8007214:	db01      	blt.n	800721a <__sfputc_r+0x16>
 8007216:	290a      	cmp	r1, #10
 8007218:	d103      	bne.n	8007222 <__sfputc_r+0x1e>
 800721a:	f85d 4b04 	ldr.w	r4, [sp], #4
 800721e:	f000 b9e3 	b.w	80075e8 <__swbuf_r>
 8007222:	6813      	ldr	r3, [r2, #0]
 8007224:	1c58      	adds	r0, r3, #1
 8007226:	6010      	str	r0, [r2, #0]
 8007228:	7019      	strb	r1, [r3, #0]
 800722a:	4608      	mov	r0, r1
 800722c:	f85d 4b04 	ldr.w	r4, [sp], #4
 8007230:	4770      	bx	lr

08007232 <__sfputs_r>:
 8007232:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8007234:	4606      	mov	r6, r0
 8007236:	460f      	mov	r7, r1
 8007238:	4614      	mov	r4, r2
 800723a:	18d5      	adds	r5, r2, r3
 800723c:	42ac      	cmp	r4, r5
 800723e:	d101      	bne.n	8007244 <__sfputs_r+0x12>
 8007240:	2000      	movs	r0, #0
 8007242:	e007      	b.n	8007254 <__sfputs_r+0x22>
 8007244:	f814 1b01 	ldrb.w	r1, [r4], #1
 8007248:	463a      	mov	r2, r7
 800724a:	4630      	mov	r0, r6
 800724c:	f7ff ffda 	bl	8007204 <__sfputc_r>
 8007250:	1c43      	adds	r3, r0, #1
 8007252:	d1f3      	bne.n	800723c <__sfputs_r+0xa>
 8007254:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
	...

08007258 <_vfiprintf_r>:
 8007258:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800725c:	460d      	mov	r5, r1
 800725e:	b09d      	sub	sp, #116	; 0x74
 8007260:	4614      	mov	r4, r2
 8007262:	4698      	mov	r8, r3
 8007264:	4606      	mov	r6, r0
 8007266:	b118      	cbz	r0, 8007270 <_vfiprintf_r+0x18>
 8007268:	6a03      	ldr	r3, [r0, #32]
 800726a:	b90b      	cbnz	r3, 8007270 <_vfiprintf_r+0x18>
 800726c:	f7fe fbc6 	bl	80059fc <__sinit>
 8007270:	6e6b      	ldr	r3, [r5, #100]	; 0x64
 8007272:	07d9      	lsls	r1, r3, #31
 8007274:	d405      	bmi.n	8007282 <_vfiprintf_r+0x2a>
 8007276:	89ab      	ldrh	r3, [r5, #12]
 8007278:	059a      	lsls	r2, r3, #22
 800727a:	d402      	bmi.n	8007282 <_vfiprintf_r+0x2a>
 800727c:	6da8      	ldr	r0, [r5, #88]	; 0x58
 800727e:	f7fe fcc6 	bl	8005c0e <__retarget_lock_acquire_recursive>
 8007282:	89ab      	ldrh	r3, [r5, #12]
 8007284:	071b      	lsls	r3, r3, #28
 8007286:	d501      	bpl.n	800728c <_vfiprintf_r+0x34>
 8007288:	692b      	ldr	r3, [r5, #16]
 800728a:	b99b      	cbnz	r3, 80072b4 <_vfiprintf_r+0x5c>
 800728c:	4629      	mov	r1, r5
 800728e:	4630      	mov	r0, r6
 8007290:	f000 f9e8 	bl	8007664 <__swsetup_r>
 8007294:	b170      	cbz	r0, 80072b4 <_vfiprintf_r+0x5c>
 8007296:	6e6b      	ldr	r3, [r5, #100]	; 0x64
 8007298:	07dc      	lsls	r4, r3, #31
 800729a:	d504      	bpl.n	80072a6 <_vfiprintf_r+0x4e>
 800729c:	f04f 30ff 	mov.w	r0, #4294967295
 80072a0:	b01d      	add	sp, #116	; 0x74
 80072a2:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 80072a6:	89ab      	ldrh	r3, [r5, #12]
 80072a8:	0598      	lsls	r0, r3, #22
 80072aa:	d4f7      	bmi.n	800729c <_vfiprintf_r+0x44>
 80072ac:	6da8      	ldr	r0, [r5, #88]	; 0x58
 80072ae:	f7fe fcaf 	bl	8005c10 <__retarget_lock_release_recursive>
 80072b2:	e7f3      	b.n	800729c <_vfiprintf_r+0x44>
 80072b4:	2300      	movs	r3, #0
 80072b6:	9309      	str	r3, [sp, #36]	; 0x24
 80072b8:	2320      	movs	r3, #32
 80072ba:	f88d 3029 	strb.w	r3, [sp, #41]	; 0x29
 80072be:	f8cd 800c 	str.w	r8, [sp, #12]
 80072c2:	2330      	movs	r3, #48	; 0x30
 80072c4:	f8df 81b0 	ldr.w	r8, [pc, #432]	; 8007478 <_vfiprintf_r+0x220>
 80072c8:	f88d 302a 	strb.w	r3, [sp, #42]	; 0x2a
 80072cc:	f04f 0901 	mov.w	r9, #1
 80072d0:	4623      	mov	r3, r4
 80072d2:	469a      	mov	sl, r3
 80072d4:	f813 2b01 	ldrb.w	r2, [r3], #1
 80072d8:	b10a      	cbz	r2, 80072de <_vfiprintf_r+0x86>
 80072da:	2a25      	cmp	r2, #37	; 0x25
 80072dc:	d1f9      	bne.n	80072d2 <_vfiprintf_r+0x7a>
 80072de:	ebba 0b04 	subs.w	fp, sl, r4
 80072e2:	d00b      	beq.n	80072fc <_vfiprintf_r+0xa4>
 80072e4:	465b      	mov	r3, fp
 80072e6:	4622      	mov	r2, r4
 80072e8:	4629      	mov	r1, r5
 80072ea:	4630      	mov	r0, r6
 80072ec:	f7ff ffa1 	bl	8007232 <__sfputs_r>
 80072f0:	3001      	adds	r0, #1
 80072f2:	f000 80a9 	beq.w	8007448 <_vfiprintf_r+0x1f0>
 80072f6:	9a09      	ldr	r2, [sp, #36]	; 0x24
 80072f8:	445a      	add	r2, fp
 80072fa:	9209      	str	r2, [sp, #36]	; 0x24
 80072fc:	f89a 3000 	ldrb.w	r3, [sl]
 8007300:	2b00      	cmp	r3, #0
 8007302:	f000 80a1 	beq.w	8007448 <_vfiprintf_r+0x1f0>
 8007306:	2300      	movs	r3, #0
 8007308:	f04f 32ff 	mov.w	r2, #4294967295
 800730c:	e9cd 2305 	strd	r2, r3, [sp, #20]
 8007310:	f10a 0a01 	add.w	sl, sl, #1
 8007314:	9304      	str	r3, [sp, #16]
 8007316:	9307      	str	r3, [sp, #28]
 8007318:	f88d 3053 	strb.w	r3, [sp, #83]	; 0x53
 800731c:	931a      	str	r3, [sp, #104]	; 0x68
 800731e:	4654      	mov	r4, sl
 8007320:	2205      	movs	r2, #5
 8007322:	f814 1b01 	ldrb.w	r1, [r4], #1
 8007326:	4854      	ldr	r0, [pc, #336]	; (8007478 <_vfiprintf_r+0x220>)
 8007328:	f7f8 ff72 	bl	8000210 <memchr>
 800732c:	9a04      	ldr	r2, [sp, #16]
 800732e:	b9d8      	cbnz	r0, 8007368 <_vfiprintf_r+0x110>
 8007330:	06d1      	lsls	r1, r2, #27
 8007332:	bf44      	itt	mi
 8007334:	2320      	movmi	r3, #32
 8007336:	f88d 3053 	strbmi.w	r3, [sp, #83]	; 0x53
 800733a:	0713      	lsls	r3, r2, #28
 800733c:	bf44      	itt	mi
 800733e:	232b      	movmi	r3, #43	; 0x2b
 8007340:	f88d 3053 	strbmi.w	r3, [sp, #83]	; 0x53
 8007344:	f89a 3000 	ldrb.w	r3, [sl]
 8007348:	2b2a      	cmp	r3, #42	; 0x2a
 800734a:	d015      	beq.n	8007378 <_vfiprintf_r+0x120>
 800734c:	9a07      	ldr	r2, [sp, #28]
 800734e:	4654      	mov	r4, sl
 8007350:	2000      	movs	r0, #0
 8007352:	f04f 0c0a 	mov.w	ip, #10
 8007356:	4621      	mov	r1, r4
 8007358:	f811 3b01 	ldrb.w	r3, [r1], #1
 800735c:	3b30      	subs	r3, #48	; 0x30
 800735e:	2b09      	cmp	r3, #9
 8007360:	d94d      	bls.n	80073fe <_vfiprintf_r+0x1a6>
 8007362:	b1b0      	cbz	r0, 8007392 <_vfiprintf_r+0x13a>
 8007364:	9207      	str	r2, [sp, #28]
 8007366:	e014      	b.n	8007392 <_vfiprintf_r+0x13a>
 8007368:	eba0 0308 	sub.w	r3, r0, r8
 800736c:	fa09 f303 	lsl.w	r3, r9, r3
 8007370:	4313      	orrs	r3, r2
 8007372:	9304      	str	r3, [sp, #16]
 8007374:	46a2      	mov	sl, r4
 8007376:	e7d2      	b.n	800731e <_vfiprintf_r+0xc6>
 8007378:	9b03      	ldr	r3, [sp, #12]
 800737a:	1d19      	adds	r1, r3, #4
 800737c:	681b      	ldr	r3, [r3, #0]
 800737e:	9103      	str	r1, [sp, #12]
 8007380:	2b00      	cmp	r3, #0
 8007382:	bfbb      	ittet	lt
 8007384:	425b      	neglt	r3, r3
 8007386:	f042 0202 	orrlt.w	r2, r2, #2
 800738a:	9307      	strge	r3, [sp, #28]
 800738c:	9307      	strlt	r3, [sp, #28]
 800738e:	bfb8      	it	lt
 8007390:	9204      	strlt	r2, [sp, #16]
 8007392:	7823      	ldrb	r3, [r4, #0]
 8007394:	2b2e      	cmp	r3, #46	; 0x2e
 8007396:	d10c      	bne.n	80073b2 <_vfiprintf_r+0x15a>
 8007398:	7863      	ldrb	r3, [r4, #1]
 800739a:	2b2a      	cmp	r3, #42	; 0x2a
 800739c:	d134      	bne.n	8007408 <_vfiprintf_r+0x1b0>
 800739e:	9b03      	ldr	r3, [sp, #12]
 80073a0:	1d1a      	adds	r2, r3, #4
 80073a2:	681b      	ldr	r3, [r3, #0]
 80073a4:	9203      	str	r2, [sp, #12]
 80073a6:	2b00      	cmp	r3, #0
 80073a8:	bfb8      	it	lt
 80073aa:	f04f 33ff 	movlt.w	r3, #4294967295
 80073ae:	3402      	adds	r4, #2
 80073b0:	9305      	str	r3, [sp, #20]
 80073b2:	f8df a0d4 	ldr.w	sl, [pc, #212]	; 8007488 <_vfiprintf_r+0x230>
 80073b6:	7821      	ldrb	r1, [r4, #0]
 80073b8:	2203      	movs	r2, #3
 80073ba:	4650      	mov	r0, sl
 80073bc:	f7f8 ff28 	bl	8000210 <memchr>
 80073c0:	b138      	cbz	r0, 80073d2 <_vfiprintf_r+0x17a>
 80073c2:	9b04      	ldr	r3, [sp, #16]
 80073c4:	eba0 000a 	sub.w	r0, r0, sl
 80073c8:	2240      	movs	r2, #64	; 0x40
 80073ca:	4082      	lsls	r2, r0
 80073cc:	4313      	orrs	r3, r2
 80073ce:	3401      	adds	r4, #1
 80073d0:	9304      	str	r3, [sp, #16]
 80073d2:	f814 1b01 	ldrb.w	r1, [r4], #1
 80073d6:	4829      	ldr	r0, [pc, #164]	; (800747c <_vfiprintf_r+0x224>)
 80073d8:	f88d 1028 	strb.w	r1, [sp, #40]	; 0x28
 80073dc:	2206      	movs	r2, #6
 80073de:	f7f8 ff17 	bl	8000210 <memchr>
 80073e2:	2800      	cmp	r0, #0
 80073e4:	d03f      	beq.n	8007466 <_vfiprintf_r+0x20e>
 80073e6:	4b26      	ldr	r3, [pc, #152]	; (8007480 <_vfiprintf_r+0x228>)
 80073e8:	bb1b      	cbnz	r3, 8007432 <_vfiprintf_r+0x1da>
 80073ea:	9b03      	ldr	r3, [sp, #12]
 80073ec:	3307      	adds	r3, #7
 80073ee:	f023 0307 	bic.w	r3, r3, #7
 80073f2:	3308      	adds	r3, #8
 80073f4:	9303      	str	r3, [sp, #12]
 80073f6:	9b09      	ldr	r3, [sp, #36]	; 0x24
 80073f8:	443b      	add	r3, r7
 80073fa:	9309      	str	r3, [sp, #36]	; 0x24
 80073fc:	e768      	b.n	80072d0 <_vfiprintf_r+0x78>
 80073fe:	fb0c 3202 	mla	r2, ip, r2, r3
 8007402:	460c      	mov	r4, r1
 8007404:	2001      	movs	r0, #1
 8007406:	e7a6      	b.n	8007356 <_vfiprintf_r+0xfe>
 8007408:	2300      	movs	r3, #0
 800740a:	3401      	adds	r4, #1
 800740c:	9305      	str	r3, [sp, #20]
 800740e:	4619      	mov	r1, r3
 8007410:	f04f 0c0a 	mov.w	ip, #10
 8007414:	4620      	mov	r0, r4
 8007416:	f810 2b01 	ldrb.w	r2, [r0], #1
 800741a:	3a30      	subs	r2, #48	; 0x30
 800741c:	2a09      	cmp	r2, #9
 800741e:	d903      	bls.n	8007428 <_vfiprintf_r+0x1d0>
 8007420:	2b00      	cmp	r3, #0
 8007422:	d0c6      	beq.n	80073b2 <_vfiprintf_r+0x15a>
 8007424:	9105      	str	r1, [sp, #20]
 8007426:	e7c4      	b.n	80073b2 <_vfiprintf_r+0x15a>
 8007428:	fb0c 2101 	mla	r1, ip, r1, r2
 800742c:	4604      	mov	r4, r0
 800742e:	2301      	movs	r3, #1
 8007430:	e7f0      	b.n	8007414 <_vfiprintf_r+0x1bc>
 8007432:	ab03      	add	r3, sp, #12
 8007434:	9300      	str	r3, [sp, #0]
 8007436:	462a      	mov	r2, r5
 8007438:	4b12      	ldr	r3, [pc, #72]	; (8007484 <_vfiprintf_r+0x22c>)
 800743a:	a904      	add	r1, sp, #16
 800743c:	4630      	mov	r0, r6
 800743e:	f7fd fe8b 	bl	8005158 <_printf_float>
 8007442:	4607      	mov	r7, r0
 8007444:	1c78      	adds	r0, r7, #1
 8007446:	d1d6      	bne.n	80073f6 <_vfiprintf_r+0x19e>
 8007448:	6e6b      	ldr	r3, [r5, #100]	; 0x64
 800744a:	07d9      	lsls	r1, r3, #31
 800744c:	d405      	bmi.n	800745a <_vfiprintf_r+0x202>
 800744e:	89ab      	ldrh	r3, [r5, #12]
 8007450:	059a      	lsls	r2, r3, #22
 8007452:	d402      	bmi.n	800745a <_vfiprintf_r+0x202>
 8007454:	6da8      	ldr	r0, [r5, #88]	; 0x58
 8007456:	f7fe fbdb 	bl	8005c10 <__retarget_lock_release_recursive>
 800745a:	89ab      	ldrh	r3, [r5, #12]
 800745c:	065b      	lsls	r3, r3, #25
 800745e:	f53f af1d 	bmi.w	800729c <_vfiprintf_r+0x44>
 8007462:	9809      	ldr	r0, [sp, #36]	; 0x24
 8007464:	e71c      	b.n	80072a0 <_vfiprintf_r+0x48>
 8007466:	ab03      	add	r3, sp, #12
 8007468:	9300      	str	r3, [sp, #0]
 800746a:	462a      	mov	r2, r5
 800746c:	4b05      	ldr	r3, [pc, #20]	; (8007484 <_vfiprintf_r+0x22c>)
 800746e:	a904      	add	r1, sp, #16
 8007470:	4630      	mov	r0, r6
 8007472:	f7fe f915 	bl	80056a0 <_printf_i>
 8007476:	e7e4      	b.n	8007442 <_vfiprintf_r+0x1ea>
 8007478:	0800989c 	.word	0x0800989c
 800747c:	080098a6 	.word	0x080098a6
 8007480:	08005159 	.word	0x08005159
 8007484:	08007233 	.word	0x08007233
 8007488:	080098a2 	.word	0x080098a2

0800748c <__sflush_r>:
 800748c:	898a      	ldrh	r2, [r1, #12]
 800748e:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8007492:	4605      	mov	r5, r0
 8007494:	0710      	lsls	r0, r2, #28
 8007496:	460c      	mov	r4, r1
 8007498:	d458      	bmi.n	800754c <__sflush_r+0xc0>
 800749a:	684b      	ldr	r3, [r1, #4]
 800749c:	2b00      	cmp	r3, #0
 800749e:	dc05      	bgt.n	80074ac <__sflush_r+0x20>
 80074a0:	6c0b      	ldr	r3, [r1, #64]	; 0x40
 80074a2:	2b00      	cmp	r3, #0
 80074a4:	dc02      	bgt.n	80074ac <__sflush_r+0x20>
 80074a6:	2000      	movs	r0, #0
 80074a8:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 80074ac:	6ae6      	ldr	r6, [r4, #44]	; 0x2c
 80074ae:	2e00      	cmp	r6, #0
 80074b0:	d0f9      	beq.n	80074a6 <__sflush_r+0x1a>
 80074b2:	2300      	movs	r3, #0
 80074b4:	f412 5280 	ands.w	r2, r2, #4096	; 0x1000
 80074b8:	682f      	ldr	r7, [r5, #0]
 80074ba:	6a21      	ldr	r1, [r4, #32]
 80074bc:	602b      	str	r3, [r5, #0]
 80074be:	d032      	beq.n	8007526 <__sflush_r+0x9a>
 80074c0:	6d60      	ldr	r0, [r4, #84]	; 0x54
 80074c2:	89a3      	ldrh	r3, [r4, #12]
 80074c4:	075a      	lsls	r2, r3, #29
 80074c6:	d505      	bpl.n	80074d4 <__sflush_r+0x48>
 80074c8:	6863      	ldr	r3, [r4, #4]
 80074ca:	1ac0      	subs	r0, r0, r3
 80074cc:	6b63      	ldr	r3, [r4, #52]	; 0x34
 80074ce:	b10b      	cbz	r3, 80074d4 <__sflush_r+0x48>
 80074d0:	6c23      	ldr	r3, [r4, #64]	; 0x40
 80074d2:	1ac0      	subs	r0, r0, r3
 80074d4:	2300      	movs	r3, #0
 80074d6:	4602      	mov	r2, r0
 80074d8:	6ae6      	ldr	r6, [r4, #44]	; 0x2c
 80074da:	6a21      	ldr	r1, [r4, #32]
 80074dc:	4628      	mov	r0, r5
 80074de:	47b0      	blx	r6
 80074e0:	1c43      	adds	r3, r0, #1
 80074e2:	89a3      	ldrh	r3, [r4, #12]
 80074e4:	d106      	bne.n	80074f4 <__sflush_r+0x68>
 80074e6:	6829      	ldr	r1, [r5, #0]
 80074e8:	291d      	cmp	r1, #29
 80074ea:	d82b      	bhi.n	8007544 <__sflush_r+0xb8>
 80074ec:	4a29      	ldr	r2, [pc, #164]	; (8007594 <__sflush_r+0x108>)
 80074ee:	410a      	asrs	r2, r1
 80074f0:	07d6      	lsls	r6, r2, #31
 80074f2:	d427      	bmi.n	8007544 <__sflush_r+0xb8>
 80074f4:	2200      	movs	r2, #0
 80074f6:	6062      	str	r2, [r4, #4]
 80074f8:	04d9      	lsls	r1, r3, #19
 80074fa:	6922      	ldr	r2, [r4, #16]
 80074fc:	6022      	str	r2, [r4, #0]
 80074fe:	d504      	bpl.n	800750a <__sflush_r+0x7e>
 8007500:	1c42      	adds	r2, r0, #1
 8007502:	d101      	bne.n	8007508 <__sflush_r+0x7c>
 8007504:	682b      	ldr	r3, [r5, #0]
 8007506:	b903      	cbnz	r3, 800750a <__sflush_r+0x7e>
 8007508:	6560      	str	r0, [r4, #84]	; 0x54
 800750a:	6b61      	ldr	r1, [r4, #52]	; 0x34
 800750c:	602f      	str	r7, [r5, #0]
 800750e:	2900      	cmp	r1, #0
 8007510:	d0c9      	beq.n	80074a6 <__sflush_r+0x1a>
 8007512:	f104 0344 	add.w	r3, r4, #68	; 0x44
 8007516:	4299      	cmp	r1, r3
 8007518:	d002      	beq.n	8007520 <__sflush_r+0x94>
 800751a:	4628      	mov	r0, r5
 800751c:	f7ff f9f6 	bl	800690c <_free_r>
 8007520:	2000      	movs	r0, #0
 8007522:	6360      	str	r0, [r4, #52]	; 0x34
 8007524:	e7c0      	b.n	80074a8 <__sflush_r+0x1c>
 8007526:	2301      	movs	r3, #1
 8007528:	4628      	mov	r0, r5
 800752a:	47b0      	blx	r6
 800752c:	1c41      	adds	r1, r0, #1
 800752e:	d1c8      	bne.n	80074c2 <__sflush_r+0x36>
 8007530:	682b      	ldr	r3, [r5, #0]
 8007532:	2b00      	cmp	r3, #0
 8007534:	d0c5      	beq.n	80074c2 <__sflush_r+0x36>
 8007536:	2b1d      	cmp	r3, #29
 8007538:	d001      	beq.n	800753e <__sflush_r+0xb2>
 800753a:	2b16      	cmp	r3, #22
 800753c:	d101      	bne.n	8007542 <__sflush_r+0xb6>
 800753e:	602f      	str	r7, [r5, #0]
 8007540:	e7b1      	b.n	80074a6 <__sflush_r+0x1a>
 8007542:	89a3      	ldrh	r3, [r4, #12]
 8007544:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 8007548:	81a3      	strh	r3, [r4, #12]
 800754a:	e7ad      	b.n	80074a8 <__sflush_r+0x1c>
 800754c:	690f      	ldr	r7, [r1, #16]
 800754e:	2f00      	cmp	r7, #0
 8007550:	d0a9      	beq.n	80074a6 <__sflush_r+0x1a>
 8007552:	0793      	lsls	r3, r2, #30
 8007554:	680e      	ldr	r6, [r1, #0]
 8007556:	bf08      	it	eq
 8007558:	694b      	ldreq	r3, [r1, #20]
 800755a:	600f      	str	r7, [r1, #0]
 800755c:	bf18      	it	ne
 800755e:	2300      	movne	r3, #0
 8007560:	eba6 0807 	sub.w	r8, r6, r7
 8007564:	608b      	str	r3, [r1, #8]
 8007566:	f1b8 0f00 	cmp.w	r8, #0
 800756a:	dd9c      	ble.n	80074a6 <__sflush_r+0x1a>
 800756c:	6a21      	ldr	r1, [r4, #32]
 800756e:	6aa6      	ldr	r6, [r4, #40]	; 0x28
 8007570:	4643      	mov	r3, r8
 8007572:	463a      	mov	r2, r7
 8007574:	4628      	mov	r0, r5
 8007576:	47b0      	blx	r6
 8007578:	2800      	cmp	r0, #0
 800757a:	dc06      	bgt.n	800758a <__sflush_r+0xfe>
 800757c:	89a3      	ldrh	r3, [r4, #12]
 800757e:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 8007582:	81a3      	strh	r3, [r4, #12]
 8007584:	f04f 30ff 	mov.w	r0, #4294967295
 8007588:	e78e      	b.n	80074a8 <__sflush_r+0x1c>
 800758a:	4407      	add	r7, r0
 800758c:	eba8 0800 	sub.w	r8, r8, r0
 8007590:	e7e9      	b.n	8007566 <__sflush_r+0xda>
 8007592:	bf00      	nop
 8007594:	dfbffffe 	.word	0xdfbffffe

08007598 <_fflush_r>:
 8007598:	b538      	push	{r3, r4, r5, lr}
 800759a:	690b      	ldr	r3, [r1, #16]
 800759c:	4605      	mov	r5, r0
 800759e:	460c      	mov	r4, r1
 80075a0:	b913      	cbnz	r3, 80075a8 <_fflush_r+0x10>
 80075a2:	2500      	movs	r5, #0
 80075a4:	4628      	mov	r0, r5
 80075a6:	bd38      	pop	{r3, r4, r5, pc}
 80075a8:	b118      	cbz	r0, 80075b2 <_fflush_r+0x1a>
 80075aa:	6a03      	ldr	r3, [r0, #32]
 80075ac:	b90b      	cbnz	r3, 80075b2 <_fflush_r+0x1a>
 80075ae:	f7fe fa25 	bl	80059fc <__sinit>
 80075b2:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 80075b6:	2b00      	cmp	r3, #0
 80075b8:	d0f3      	beq.n	80075a2 <_fflush_r+0xa>
 80075ba:	6e62      	ldr	r2, [r4, #100]	; 0x64
 80075bc:	07d0      	lsls	r0, r2, #31
 80075be:	d404      	bmi.n	80075ca <_fflush_r+0x32>
 80075c0:	0599      	lsls	r1, r3, #22
 80075c2:	d402      	bmi.n	80075ca <_fflush_r+0x32>
 80075c4:	6da0      	ldr	r0, [r4, #88]	; 0x58
 80075c6:	f7fe fb22 	bl	8005c0e <__retarget_lock_acquire_recursive>
 80075ca:	4628      	mov	r0, r5
 80075cc:	4621      	mov	r1, r4
 80075ce:	f7ff ff5d 	bl	800748c <__sflush_r>
 80075d2:	6e63      	ldr	r3, [r4, #100]	; 0x64
 80075d4:	07da      	lsls	r2, r3, #31
 80075d6:	4605      	mov	r5, r0
 80075d8:	d4e4      	bmi.n	80075a4 <_fflush_r+0xc>
 80075da:	89a3      	ldrh	r3, [r4, #12]
 80075dc:	059b      	lsls	r3, r3, #22
 80075de:	d4e1      	bmi.n	80075a4 <_fflush_r+0xc>
 80075e0:	6da0      	ldr	r0, [r4, #88]	; 0x58
 80075e2:	f7fe fb15 	bl	8005c10 <__retarget_lock_release_recursive>
 80075e6:	e7dd      	b.n	80075a4 <_fflush_r+0xc>

080075e8 <__swbuf_r>:
 80075e8:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 80075ea:	460e      	mov	r6, r1
 80075ec:	4614      	mov	r4, r2
 80075ee:	4605      	mov	r5, r0
 80075f0:	b118      	cbz	r0, 80075fa <__swbuf_r+0x12>
 80075f2:	6a03      	ldr	r3, [r0, #32]
 80075f4:	b90b      	cbnz	r3, 80075fa <__swbuf_r+0x12>
 80075f6:	f7fe fa01 	bl	80059fc <__sinit>
 80075fa:	69a3      	ldr	r3, [r4, #24]
 80075fc:	60a3      	str	r3, [r4, #8]
 80075fe:	89a3      	ldrh	r3, [r4, #12]
 8007600:	071a      	lsls	r2, r3, #28
 8007602:	d525      	bpl.n	8007650 <__swbuf_r+0x68>
 8007604:	6923      	ldr	r3, [r4, #16]
 8007606:	b31b      	cbz	r3, 8007650 <__swbuf_r+0x68>
 8007608:	6823      	ldr	r3, [r4, #0]
 800760a:	6922      	ldr	r2, [r4, #16]
 800760c:	1a98      	subs	r0, r3, r2
 800760e:	6963      	ldr	r3, [r4, #20]
 8007610:	b2f6      	uxtb	r6, r6
 8007612:	4283      	cmp	r3, r0
 8007614:	4637      	mov	r7, r6
 8007616:	dc04      	bgt.n	8007622 <__swbuf_r+0x3a>
 8007618:	4621      	mov	r1, r4
 800761a:	4628      	mov	r0, r5
 800761c:	f7ff ffbc 	bl	8007598 <_fflush_r>
 8007620:	b9e0      	cbnz	r0, 800765c <__swbuf_r+0x74>
 8007622:	68a3      	ldr	r3, [r4, #8]
 8007624:	3b01      	subs	r3, #1
 8007626:	60a3      	str	r3, [r4, #8]
 8007628:	6823      	ldr	r3, [r4, #0]
 800762a:	1c5a      	adds	r2, r3, #1
 800762c:	6022      	str	r2, [r4, #0]
 800762e:	701e      	strb	r6, [r3, #0]
 8007630:	6962      	ldr	r2, [r4, #20]
 8007632:	1c43      	adds	r3, r0, #1
 8007634:	429a      	cmp	r2, r3
 8007636:	d004      	beq.n	8007642 <__swbuf_r+0x5a>
 8007638:	89a3      	ldrh	r3, [r4, #12]
 800763a:	07db      	lsls	r3, r3, #31
 800763c:	d506      	bpl.n	800764c <__swbuf_r+0x64>
 800763e:	2e0a      	cmp	r6, #10
 8007640:	d104      	bne.n	800764c <__swbuf_r+0x64>
 8007642:	4621      	mov	r1, r4
 8007644:	4628      	mov	r0, r5
 8007646:	f7ff ffa7 	bl	8007598 <_fflush_r>
 800764a:	b938      	cbnz	r0, 800765c <__swbuf_r+0x74>
 800764c:	4638      	mov	r0, r7
 800764e:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 8007650:	4621      	mov	r1, r4
 8007652:	4628      	mov	r0, r5
 8007654:	f000 f806 	bl	8007664 <__swsetup_r>
 8007658:	2800      	cmp	r0, #0
 800765a:	d0d5      	beq.n	8007608 <__swbuf_r+0x20>
 800765c:	f04f 37ff 	mov.w	r7, #4294967295
 8007660:	e7f4      	b.n	800764c <__swbuf_r+0x64>
	...

08007664 <__swsetup_r>:
 8007664:	b538      	push	{r3, r4, r5, lr}
 8007666:	4b2a      	ldr	r3, [pc, #168]	; (8007710 <__swsetup_r+0xac>)
 8007668:	4605      	mov	r5, r0
 800766a:	6818      	ldr	r0, [r3, #0]
 800766c:	460c      	mov	r4, r1
 800766e:	b118      	cbz	r0, 8007678 <__swsetup_r+0x14>
 8007670:	6a03      	ldr	r3, [r0, #32]
 8007672:	b90b      	cbnz	r3, 8007678 <__swsetup_r+0x14>
 8007674:	f7fe f9c2 	bl	80059fc <__sinit>
 8007678:	89a3      	ldrh	r3, [r4, #12]
 800767a:	f9b4 200c 	ldrsh.w	r2, [r4, #12]
 800767e:	0718      	lsls	r0, r3, #28
 8007680:	d422      	bmi.n	80076c8 <__swsetup_r+0x64>
 8007682:	06d9      	lsls	r1, r3, #27
 8007684:	d407      	bmi.n	8007696 <__swsetup_r+0x32>
 8007686:	2309      	movs	r3, #9
 8007688:	602b      	str	r3, [r5, #0]
 800768a:	f042 0340 	orr.w	r3, r2, #64	; 0x40
 800768e:	81a3      	strh	r3, [r4, #12]
 8007690:	f04f 30ff 	mov.w	r0, #4294967295
 8007694:	e034      	b.n	8007700 <__swsetup_r+0x9c>
 8007696:	0758      	lsls	r0, r3, #29
 8007698:	d512      	bpl.n	80076c0 <__swsetup_r+0x5c>
 800769a:	6b61      	ldr	r1, [r4, #52]	; 0x34
 800769c:	b141      	cbz	r1, 80076b0 <__swsetup_r+0x4c>
 800769e:	f104 0344 	add.w	r3, r4, #68	; 0x44
 80076a2:	4299      	cmp	r1, r3
 80076a4:	d002      	beq.n	80076ac <__swsetup_r+0x48>
 80076a6:	4628      	mov	r0, r5
 80076a8:	f7ff f930 	bl	800690c <_free_r>
 80076ac:	2300      	movs	r3, #0
 80076ae:	6363      	str	r3, [r4, #52]	; 0x34
 80076b0:	89a3      	ldrh	r3, [r4, #12]
 80076b2:	f023 0324 	bic.w	r3, r3, #36	; 0x24
 80076b6:	81a3      	strh	r3, [r4, #12]
 80076b8:	2300      	movs	r3, #0
 80076ba:	6063      	str	r3, [r4, #4]
 80076bc:	6923      	ldr	r3, [r4, #16]
 80076be:	6023      	str	r3, [r4, #0]
 80076c0:	89a3      	ldrh	r3, [r4, #12]
 80076c2:	f043 0308 	orr.w	r3, r3, #8
 80076c6:	81a3      	strh	r3, [r4, #12]
 80076c8:	6923      	ldr	r3, [r4, #16]
 80076ca:	b94b      	cbnz	r3, 80076e0 <__swsetup_r+0x7c>
 80076cc:	89a3      	ldrh	r3, [r4, #12]
 80076ce:	f403 7320 	and.w	r3, r3, #640	; 0x280
 80076d2:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 80076d6:	d003      	beq.n	80076e0 <__swsetup_r+0x7c>
 80076d8:	4621      	mov	r1, r4
 80076da:	4628      	mov	r0, r5
 80076dc:	f000 f8c4 	bl	8007868 <__smakebuf_r>
 80076e0:	89a0      	ldrh	r0, [r4, #12]
 80076e2:	f9b4 200c 	ldrsh.w	r2, [r4, #12]
 80076e6:	f010 0301 	ands.w	r3, r0, #1
 80076ea:	d00a      	beq.n	8007702 <__swsetup_r+0x9e>
 80076ec:	2300      	movs	r3, #0
 80076ee:	60a3      	str	r3, [r4, #8]
 80076f0:	6963      	ldr	r3, [r4, #20]
 80076f2:	425b      	negs	r3, r3
 80076f4:	61a3      	str	r3, [r4, #24]
 80076f6:	6923      	ldr	r3, [r4, #16]
 80076f8:	b943      	cbnz	r3, 800770c <__swsetup_r+0xa8>
 80076fa:	f010 0080 	ands.w	r0, r0, #128	; 0x80
 80076fe:	d1c4      	bne.n	800768a <__swsetup_r+0x26>
 8007700:	bd38      	pop	{r3, r4, r5, pc}
 8007702:	0781      	lsls	r1, r0, #30
 8007704:	bf58      	it	pl
 8007706:	6963      	ldrpl	r3, [r4, #20]
 8007708:	60a3      	str	r3, [r4, #8]
 800770a:	e7f4      	b.n	80076f6 <__swsetup_r+0x92>
 800770c:	2000      	movs	r0, #0
 800770e:	e7f7      	b.n	8007700 <__swsetup_r+0x9c>
 8007710:	2000006c 	.word	0x2000006c

08007714 <_sbrk_r>:
 8007714:	b538      	push	{r3, r4, r5, lr}
 8007716:	4d06      	ldr	r5, [pc, #24]	; (8007730 <_sbrk_r+0x1c>)
 8007718:	2300      	movs	r3, #0
 800771a:	4604      	mov	r4, r0
 800771c:	4608      	mov	r0, r1
 800771e:	602b      	str	r3, [r5, #0]
 8007720:	f7fa ff64 	bl	80025ec <_sbrk>
 8007724:	1c43      	adds	r3, r0, #1
 8007726:	d102      	bne.n	800772e <_sbrk_r+0x1a>
 8007728:	682b      	ldr	r3, [r5, #0]
 800772a:	b103      	cbz	r3, 800772e <_sbrk_r+0x1a>
 800772c:	6023      	str	r3, [r4, #0]
 800772e:	bd38      	pop	{r3, r4, r5, pc}
 8007730:	20004484 	.word	0x20004484

08007734 <memcpy>:
 8007734:	440a      	add	r2, r1
 8007736:	4291      	cmp	r1, r2
 8007738:	f100 33ff 	add.w	r3, r0, #4294967295
 800773c:	d100      	bne.n	8007740 <memcpy+0xc>
 800773e:	4770      	bx	lr
 8007740:	b510      	push	{r4, lr}
 8007742:	f811 4b01 	ldrb.w	r4, [r1], #1
 8007746:	f803 4f01 	strb.w	r4, [r3, #1]!
 800774a:	4291      	cmp	r1, r2
 800774c:	d1f9      	bne.n	8007742 <memcpy+0xe>
 800774e:	bd10      	pop	{r4, pc}

08007750 <__assert_func>:
 8007750:	b51f      	push	{r0, r1, r2, r3, r4, lr}
 8007752:	4614      	mov	r4, r2
 8007754:	461a      	mov	r2, r3
 8007756:	4b09      	ldr	r3, [pc, #36]	; (800777c <__assert_func+0x2c>)
 8007758:	681b      	ldr	r3, [r3, #0]
 800775a:	4605      	mov	r5, r0
 800775c:	68d8      	ldr	r0, [r3, #12]
 800775e:	b14c      	cbz	r4, 8007774 <__assert_func+0x24>
 8007760:	4b07      	ldr	r3, [pc, #28]	; (8007780 <__assert_func+0x30>)
 8007762:	9100      	str	r1, [sp, #0]
 8007764:	e9cd 3401 	strd	r3, r4, [sp, #4]
 8007768:	4906      	ldr	r1, [pc, #24]	; (8007784 <__assert_func+0x34>)
 800776a:	462b      	mov	r3, r5
 800776c:	f000 f844 	bl	80077f8 <fiprintf>
 8007770:	f000 f8d8 	bl	8007924 <abort>
 8007774:	4b04      	ldr	r3, [pc, #16]	; (8007788 <__assert_func+0x38>)
 8007776:	461c      	mov	r4, r3
 8007778:	e7f3      	b.n	8007762 <__assert_func+0x12>
 800777a:	bf00      	nop
 800777c:	2000006c 	.word	0x2000006c
 8007780:	080098b7 	.word	0x080098b7
 8007784:	080098c4 	.word	0x080098c4
 8007788:	080098f2 	.word	0x080098f2

0800778c <_calloc_r>:
 800778c:	b537      	push	{r0, r1, r2, r4, r5, lr}
 800778e:	fba1 2402 	umull	r2, r4, r1, r2
 8007792:	b94c      	cbnz	r4, 80077a8 <_calloc_r+0x1c>
 8007794:	4611      	mov	r1, r2
 8007796:	9201      	str	r2, [sp, #4]
 8007798:	f7ff f92c 	bl	80069f4 <_malloc_r>
 800779c:	9a01      	ldr	r2, [sp, #4]
 800779e:	4605      	mov	r5, r0
 80077a0:	b930      	cbnz	r0, 80077b0 <_calloc_r+0x24>
 80077a2:	4628      	mov	r0, r5
 80077a4:	b003      	add	sp, #12
 80077a6:	bd30      	pop	{r4, r5, pc}
 80077a8:	220c      	movs	r2, #12
 80077aa:	6002      	str	r2, [r0, #0]
 80077ac:	2500      	movs	r5, #0
 80077ae:	e7f8      	b.n	80077a2 <_calloc_r+0x16>
 80077b0:	4621      	mov	r1, r4
 80077b2:	f7fe f9ae 	bl	8005b12 <memset>
 80077b6:	e7f4      	b.n	80077a2 <_calloc_r+0x16>

080077b8 <__ascii_mbtowc>:
 80077b8:	b082      	sub	sp, #8
 80077ba:	b901      	cbnz	r1, 80077be <__ascii_mbtowc+0x6>
 80077bc:	a901      	add	r1, sp, #4
 80077be:	b142      	cbz	r2, 80077d2 <__ascii_mbtowc+0x1a>
 80077c0:	b14b      	cbz	r3, 80077d6 <__ascii_mbtowc+0x1e>
 80077c2:	7813      	ldrb	r3, [r2, #0]
 80077c4:	600b      	str	r3, [r1, #0]
 80077c6:	7812      	ldrb	r2, [r2, #0]
 80077c8:	1e10      	subs	r0, r2, #0
 80077ca:	bf18      	it	ne
 80077cc:	2001      	movne	r0, #1
 80077ce:	b002      	add	sp, #8
 80077d0:	4770      	bx	lr
 80077d2:	4610      	mov	r0, r2
 80077d4:	e7fb      	b.n	80077ce <__ascii_mbtowc+0x16>
 80077d6:	f06f 0001 	mvn.w	r0, #1
 80077da:	e7f8      	b.n	80077ce <__ascii_mbtowc+0x16>

080077dc <__ascii_wctomb>:
 80077dc:	b149      	cbz	r1, 80077f2 <__ascii_wctomb+0x16>
 80077de:	2aff      	cmp	r2, #255	; 0xff
 80077e0:	bf85      	ittet	hi
 80077e2:	238a      	movhi	r3, #138	; 0x8a
 80077e4:	6003      	strhi	r3, [r0, #0]
 80077e6:	700a      	strbls	r2, [r1, #0]
 80077e8:	f04f 30ff 	movhi.w	r0, #4294967295
 80077ec:	bf98      	it	ls
 80077ee:	2001      	movls	r0, #1
 80077f0:	4770      	bx	lr
 80077f2:	4608      	mov	r0, r1
 80077f4:	4770      	bx	lr
	...

080077f8 <fiprintf>:
 80077f8:	b40e      	push	{r1, r2, r3}
 80077fa:	b503      	push	{r0, r1, lr}
 80077fc:	4601      	mov	r1, r0
 80077fe:	ab03      	add	r3, sp, #12
 8007800:	4805      	ldr	r0, [pc, #20]	; (8007818 <fiprintf+0x20>)
 8007802:	f853 2b04 	ldr.w	r2, [r3], #4
 8007806:	6800      	ldr	r0, [r0, #0]
 8007808:	9301      	str	r3, [sp, #4]
 800780a:	f7ff fd25 	bl	8007258 <_vfiprintf_r>
 800780e:	b002      	add	sp, #8
 8007810:	f85d eb04 	ldr.w	lr, [sp], #4
 8007814:	b003      	add	sp, #12
 8007816:	4770      	bx	lr
 8007818:	2000006c 	.word	0x2000006c

0800781c <__swhatbuf_r>:
 800781c:	b570      	push	{r4, r5, r6, lr}
 800781e:	460c      	mov	r4, r1
 8007820:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8007824:	2900      	cmp	r1, #0
 8007826:	b096      	sub	sp, #88	; 0x58
 8007828:	4615      	mov	r5, r2
 800782a:	461e      	mov	r6, r3
 800782c:	da0d      	bge.n	800784a <__swhatbuf_r+0x2e>
 800782e:	89a3      	ldrh	r3, [r4, #12]
 8007830:	f013 0f80 	tst.w	r3, #128	; 0x80
 8007834:	f04f 0100 	mov.w	r1, #0
 8007838:	bf0c      	ite	eq
 800783a:	f44f 6380 	moveq.w	r3, #1024	; 0x400
 800783e:	2340      	movne	r3, #64	; 0x40
 8007840:	2000      	movs	r0, #0
 8007842:	6031      	str	r1, [r6, #0]
 8007844:	602b      	str	r3, [r5, #0]
 8007846:	b016      	add	sp, #88	; 0x58
 8007848:	bd70      	pop	{r4, r5, r6, pc}
 800784a:	466a      	mov	r2, sp
 800784c:	f000 f848 	bl	80078e0 <_fstat_r>
 8007850:	2800      	cmp	r0, #0
 8007852:	dbec      	blt.n	800782e <__swhatbuf_r+0x12>
 8007854:	9901      	ldr	r1, [sp, #4]
 8007856:	f401 4170 	and.w	r1, r1, #61440	; 0xf000
 800785a:	f5a1 5300 	sub.w	r3, r1, #8192	; 0x2000
 800785e:	4259      	negs	r1, r3
 8007860:	4159      	adcs	r1, r3
 8007862:	f44f 6380 	mov.w	r3, #1024	; 0x400
 8007866:	e7eb      	b.n	8007840 <__swhatbuf_r+0x24>

08007868 <__smakebuf_r>:
 8007868:	898b      	ldrh	r3, [r1, #12]
 800786a:	b573      	push	{r0, r1, r4, r5, r6, lr}
 800786c:	079d      	lsls	r5, r3, #30
 800786e:	4606      	mov	r6, r0
 8007870:	460c      	mov	r4, r1
 8007872:	d507      	bpl.n	8007884 <__smakebuf_r+0x1c>
 8007874:	f104 0347 	add.w	r3, r4, #71	; 0x47
 8007878:	6023      	str	r3, [r4, #0]
 800787a:	6123      	str	r3, [r4, #16]
 800787c:	2301      	movs	r3, #1
 800787e:	6163      	str	r3, [r4, #20]
 8007880:	b002      	add	sp, #8
 8007882:	bd70      	pop	{r4, r5, r6, pc}
 8007884:	ab01      	add	r3, sp, #4
 8007886:	466a      	mov	r2, sp
 8007888:	f7ff ffc8 	bl	800781c <__swhatbuf_r>
 800788c:	9900      	ldr	r1, [sp, #0]
 800788e:	4605      	mov	r5, r0
 8007890:	4630      	mov	r0, r6
 8007892:	f7ff f8af 	bl	80069f4 <_malloc_r>
 8007896:	b948      	cbnz	r0, 80078ac <__smakebuf_r+0x44>
 8007898:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 800789c:	059a      	lsls	r2, r3, #22
 800789e:	d4ef      	bmi.n	8007880 <__smakebuf_r+0x18>
 80078a0:	f023 0303 	bic.w	r3, r3, #3
 80078a4:	f043 0302 	orr.w	r3, r3, #2
 80078a8:	81a3      	strh	r3, [r4, #12]
 80078aa:	e7e3      	b.n	8007874 <__smakebuf_r+0xc>
 80078ac:	89a3      	ldrh	r3, [r4, #12]
 80078ae:	6020      	str	r0, [r4, #0]
 80078b0:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 80078b4:	81a3      	strh	r3, [r4, #12]
 80078b6:	9b00      	ldr	r3, [sp, #0]
 80078b8:	6163      	str	r3, [r4, #20]
 80078ba:	9b01      	ldr	r3, [sp, #4]
 80078bc:	6120      	str	r0, [r4, #16]
 80078be:	b15b      	cbz	r3, 80078d8 <__smakebuf_r+0x70>
 80078c0:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 80078c4:	4630      	mov	r0, r6
 80078c6:	f000 f81d 	bl	8007904 <_isatty_r>
 80078ca:	b128      	cbz	r0, 80078d8 <__smakebuf_r+0x70>
 80078cc:	89a3      	ldrh	r3, [r4, #12]
 80078ce:	f023 0303 	bic.w	r3, r3, #3
 80078d2:	f043 0301 	orr.w	r3, r3, #1
 80078d6:	81a3      	strh	r3, [r4, #12]
 80078d8:	89a3      	ldrh	r3, [r4, #12]
 80078da:	431d      	orrs	r5, r3
 80078dc:	81a5      	strh	r5, [r4, #12]
 80078de:	e7cf      	b.n	8007880 <__smakebuf_r+0x18>

080078e0 <_fstat_r>:
 80078e0:	b538      	push	{r3, r4, r5, lr}
 80078e2:	4d07      	ldr	r5, [pc, #28]	; (8007900 <_fstat_r+0x20>)
 80078e4:	2300      	movs	r3, #0
 80078e6:	4604      	mov	r4, r0
 80078e8:	4608      	mov	r0, r1
 80078ea:	4611      	mov	r1, r2
 80078ec:	602b      	str	r3, [r5, #0]
 80078ee:	f7fa fe54 	bl	800259a <_fstat>
 80078f2:	1c43      	adds	r3, r0, #1
 80078f4:	d102      	bne.n	80078fc <_fstat_r+0x1c>
 80078f6:	682b      	ldr	r3, [r5, #0]
 80078f8:	b103      	cbz	r3, 80078fc <_fstat_r+0x1c>
 80078fa:	6023      	str	r3, [r4, #0]
 80078fc:	bd38      	pop	{r3, r4, r5, pc}
 80078fe:	bf00      	nop
 8007900:	20004484 	.word	0x20004484

08007904 <_isatty_r>:
 8007904:	b538      	push	{r3, r4, r5, lr}
 8007906:	4d06      	ldr	r5, [pc, #24]	; (8007920 <_isatty_r+0x1c>)
 8007908:	2300      	movs	r3, #0
 800790a:	4604      	mov	r4, r0
 800790c:	4608      	mov	r0, r1
 800790e:	602b      	str	r3, [r5, #0]
 8007910:	f7fa fe53 	bl	80025ba <_isatty>
 8007914:	1c43      	adds	r3, r0, #1
 8007916:	d102      	bne.n	800791e <_isatty_r+0x1a>
 8007918:	682b      	ldr	r3, [r5, #0]
 800791a:	b103      	cbz	r3, 800791e <_isatty_r+0x1a>
 800791c:	6023      	str	r3, [r4, #0]
 800791e:	bd38      	pop	{r3, r4, r5, pc}
 8007920:	20004484 	.word	0x20004484

08007924 <abort>:
 8007924:	b508      	push	{r3, lr}
 8007926:	2006      	movs	r0, #6
 8007928:	f000 f82c 	bl	8007984 <raise>
 800792c:	2001      	movs	r0, #1
 800792e:	f7fa fde5 	bl	80024fc <_exit>

08007932 <_raise_r>:
 8007932:	291f      	cmp	r1, #31
 8007934:	b538      	push	{r3, r4, r5, lr}
 8007936:	4604      	mov	r4, r0
 8007938:	460d      	mov	r5, r1
 800793a:	d904      	bls.n	8007946 <_raise_r+0x14>
 800793c:	2316      	movs	r3, #22
 800793e:	6003      	str	r3, [r0, #0]
 8007940:	f04f 30ff 	mov.w	r0, #4294967295
 8007944:	bd38      	pop	{r3, r4, r5, pc}
 8007946:	6bc2      	ldr	r2, [r0, #60]	; 0x3c
 8007948:	b112      	cbz	r2, 8007950 <_raise_r+0x1e>
 800794a:	f852 3021 	ldr.w	r3, [r2, r1, lsl #2]
 800794e:	b94b      	cbnz	r3, 8007964 <_raise_r+0x32>
 8007950:	4620      	mov	r0, r4
 8007952:	f000 f831 	bl	80079b8 <_getpid_r>
 8007956:	462a      	mov	r2, r5
 8007958:	4601      	mov	r1, r0
 800795a:	4620      	mov	r0, r4
 800795c:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 8007960:	f000 b818 	b.w	8007994 <_kill_r>
 8007964:	2b01      	cmp	r3, #1
 8007966:	d00a      	beq.n	800797e <_raise_r+0x4c>
 8007968:	1c59      	adds	r1, r3, #1
 800796a:	d103      	bne.n	8007974 <_raise_r+0x42>
 800796c:	2316      	movs	r3, #22
 800796e:	6003      	str	r3, [r0, #0]
 8007970:	2001      	movs	r0, #1
 8007972:	e7e7      	b.n	8007944 <_raise_r+0x12>
 8007974:	2400      	movs	r4, #0
 8007976:	f842 4025 	str.w	r4, [r2, r5, lsl #2]
 800797a:	4628      	mov	r0, r5
 800797c:	4798      	blx	r3
 800797e:	2000      	movs	r0, #0
 8007980:	e7e0      	b.n	8007944 <_raise_r+0x12>
	...

08007984 <raise>:
 8007984:	4b02      	ldr	r3, [pc, #8]	; (8007990 <raise+0xc>)
 8007986:	4601      	mov	r1, r0
 8007988:	6818      	ldr	r0, [r3, #0]
 800798a:	f7ff bfd2 	b.w	8007932 <_raise_r>
 800798e:	bf00      	nop
 8007990:	2000006c 	.word	0x2000006c

08007994 <_kill_r>:
 8007994:	b538      	push	{r3, r4, r5, lr}
 8007996:	4d07      	ldr	r5, [pc, #28]	; (80079b4 <_kill_r+0x20>)
 8007998:	2300      	movs	r3, #0
 800799a:	4604      	mov	r4, r0
 800799c:	4608      	mov	r0, r1
 800799e:	4611      	mov	r1, r2
 80079a0:	602b      	str	r3, [r5, #0]
 80079a2:	f7fa fd9b 	bl	80024dc <_kill>
 80079a6:	1c43      	adds	r3, r0, #1
 80079a8:	d102      	bne.n	80079b0 <_kill_r+0x1c>
 80079aa:	682b      	ldr	r3, [r5, #0]
 80079ac:	b103      	cbz	r3, 80079b0 <_kill_r+0x1c>
 80079ae:	6023      	str	r3, [r4, #0]
 80079b0:	bd38      	pop	{r3, r4, r5, pc}
 80079b2:	bf00      	nop
 80079b4:	20004484 	.word	0x20004484

080079b8 <_getpid_r>:
 80079b8:	f7fa bd88 	b.w	80024cc <_getpid>

080079bc <_init>:
 80079bc:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 80079be:	bf00      	nop
 80079c0:	bcf8      	pop	{r3, r4, r5, r6, r7}
 80079c2:	bc08      	pop	{r3}
 80079c4:	469e      	mov	lr, r3
 80079c6:	4770      	bx	lr

080079c8 <_fini>:
 80079c8:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 80079ca:	bf00      	nop
 80079cc:	bcf8      	pop	{r3, r4, r5, r6, r7}
 80079ce:	bc08      	pop	{r3}
 80079d0:	469e      	mov	lr, r3
 80079d2:	4770      	bx	lr
=======

Projet3.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   000001c4  08000000  08000000  00010000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         00008a4c  080001d0  080001d0  000101d0  2**4
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       0000202c  08008c20  08008c20  00018c20  2**3
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  0800ac4c  0800ac4c  0002025c  2**0
                  CONTENTS
  4 .ARM          00000008  0800ac4c  0800ac4c  0001ac4c  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  5 .preinit_array 00000000  0800ac54  0800ac54  0002025c  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  0800ac54  0800ac54  0001ac54  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  7 .fini_array   00000004  0800ac58  0800ac58  0001ac58  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  8 .data         0000025c  20000000  0800ac5c  00020000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .bss          00004308  2000025c  0800aeb8  0002025c  2**2
                  ALLOC
 10 ._user_heap_stack 00000604  20004564  0800aeb8  00024564  2**0
                  ALLOC
 11 .ARM.attributes 00000030  00000000  00000000  0002025c  2**0
                  CONTENTS, READONLY
 12 .comment      00000043  00000000  00000000  0002028c  2**0
                  CONTENTS, READONLY
 13 .debug_info   000123b3  00000000  00000000  000202cf  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_abbrev 00002c6a  00000000  00000000  00032682  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_aranges 00001098  00000000  00000000  000352f0  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_rnglists 00000cee  00000000  00000000  00036388  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_macro  00024f7d  00000000  00000000  00037076  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_line   000152ef  00000000  00000000  0005bff3  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .debug_str    000e1361  00000000  00000000  000712e2  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 20 .debug_frame  000057a0  00000000  00000000  00152644  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 21 .debug_line_str 0000005d  00000000  00000000  00157de4  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

080001d0 <__do_global_dtors_aux>:
 80001d0:	b510      	push	{r4, lr}
 80001d2:	4c05      	ldr	r4, [pc, #20]	; (80001e8 <__do_global_dtors_aux+0x18>)
 80001d4:	7823      	ldrb	r3, [r4, #0]
 80001d6:	b933      	cbnz	r3, 80001e6 <__do_global_dtors_aux+0x16>
 80001d8:	4b04      	ldr	r3, [pc, #16]	; (80001ec <__do_global_dtors_aux+0x1c>)
 80001da:	b113      	cbz	r3, 80001e2 <__do_global_dtors_aux+0x12>
 80001dc:	4804      	ldr	r0, [pc, #16]	; (80001f0 <__do_global_dtors_aux+0x20>)
 80001de:	f3af 8000 	nop.w
 80001e2:	2301      	movs	r3, #1
 80001e4:	7023      	strb	r3, [r4, #0]
 80001e6:	bd10      	pop	{r4, pc}
 80001e8:	2000025c 	.word	0x2000025c
 80001ec:	00000000 	.word	0x00000000
 80001f0:	08008c04 	.word	0x08008c04

080001f4 <frame_dummy>:
 80001f4:	b508      	push	{r3, lr}
 80001f6:	4b03      	ldr	r3, [pc, #12]	; (8000204 <frame_dummy+0x10>)
 80001f8:	b11b      	cbz	r3, 8000202 <frame_dummy+0xe>
 80001fa:	4903      	ldr	r1, [pc, #12]	; (8000208 <frame_dummy+0x14>)
 80001fc:	4803      	ldr	r0, [pc, #12]	; (800020c <frame_dummy+0x18>)
 80001fe:	f3af 8000 	nop.w
 8000202:	bd08      	pop	{r3, pc}
 8000204:	00000000 	.word	0x00000000
 8000208:	20000260 	.word	0x20000260
 800020c:	08008c04 	.word	0x08008c04

08000210 <memchr>:
 8000210:	f001 01ff 	and.w	r1, r1, #255	; 0xff
 8000214:	2a10      	cmp	r2, #16
 8000216:	db2b      	blt.n	8000270 <memchr+0x60>
 8000218:	f010 0f07 	tst.w	r0, #7
 800021c:	d008      	beq.n	8000230 <memchr+0x20>
 800021e:	f810 3b01 	ldrb.w	r3, [r0], #1
 8000222:	3a01      	subs	r2, #1
 8000224:	428b      	cmp	r3, r1
 8000226:	d02d      	beq.n	8000284 <memchr+0x74>
 8000228:	f010 0f07 	tst.w	r0, #7
 800022c:	b342      	cbz	r2, 8000280 <memchr+0x70>
 800022e:	d1f6      	bne.n	800021e <memchr+0xe>
 8000230:	b4f0      	push	{r4, r5, r6, r7}
 8000232:	ea41 2101 	orr.w	r1, r1, r1, lsl #8
 8000236:	ea41 4101 	orr.w	r1, r1, r1, lsl #16
 800023a:	f022 0407 	bic.w	r4, r2, #7
 800023e:	f07f 0700 	mvns.w	r7, #0
 8000242:	2300      	movs	r3, #0
 8000244:	e8f0 5602 	ldrd	r5, r6, [r0], #8
 8000248:	3c08      	subs	r4, #8
 800024a:	ea85 0501 	eor.w	r5, r5, r1
 800024e:	ea86 0601 	eor.w	r6, r6, r1
 8000252:	fa85 f547 	uadd8	r5, r5, r7
 8000256:	faa3 f587 	sel	r5, r3, r7
 800025a:	fa86 f647 	uadd8	r6, r6, r7
 800025e:	faa5 f687 	sel	r6, r5, r7
 8000262:	b98e      	cbnz	r6, 8000288 <memchr+0x78>
 8000264:	d1ee      	bne.n	8000244 <memchr+0x34>
 8000266:	bcf0      	pop	{r4, r5, r6, r7}
 8000268:	f001 01ff 	and.w	r1, r1, #255	; 0xff
 800026c:	f002 0207 	and.w	r2, r2, #7
 8000270:	b132      	cbz	r2, 8000280 <memchr+0x70>
 8000272:	f810 3b01 	ldrb.w	r3, [r0], #1
 8000276:	3a01      	subs	r2, #1
 8000278:	ea83 0301 	eor.w	r3, r3, r1
 800027c:	b113      	cbz	r3, 8000284 <memchr+0x74>
 800027e:	d1f8      	bne.n	8000272 <memchr+0x62>
 8000280:	2000      	movs	r0, #0
 8000282:	4770      	bx	lr
 8000284:	3801      	subs	r0, #1
 8000286:	4770      	bx	lr
 8000288:	2d00      	cmp	r5, #0
 800028a:	bf06      	itte	eq
 800028c:	4635      	moveq	r5, r6
 800028e:	3803      	subeq	r0, #3
 8000290:	3807      	subne	r0, #7
 8000292:	f015 0f01 	tst.w	r5, #1
 8000296:	d107      	bne.n	80002a8 <memchr+0x98>
 8000298:	3001      	adds	r0, #1
 800029a:	f415 7f80 	tst.w	r5, #256	; 0x100
 800029e:	bf02      	ittt	eq
 80002a0:	3001      	addeq	r0, #1
 80002a2:	f415 3fc0 	tsteq.w	r5, #98304	; 0x18000
 80002a6:	3001      	addeq	r0, #1
 80002a8:	bcf0      	pop	{r4, r5, r6, r7}
 80002aa:	3801      	subs	r0, #1
 80002ac:	4770      	bx	lr
 80002ae:	bf00      	nop

080002b0 <strlen>:
 80002b0:	4603      	mov	r3, r0
 80002b2:	f813 2b01 	ldrb.w	r2, [r3], #1
 80002b6:	2a00      	cmp	r2, #0
 80002b8:	d1fb      	bne.n	80002b2 <strlen+0x2>
 80002ba:	1a18      	subs	r0, r3, r0
 80002bc:	3801      	subs	r0, #1
 80002be:	4770      	bx	lr

080002c0 <__aeabi_drsub>:
 80002c0:	f081 4100 	eor.w	r1, r1, #2147483648	; 0x80000000
 80002c4:	e002      	b.n	80002cc <__adddf3>
 80002c6:	bf00      	nop

080002c8 <__aeabi_dsub>:
 80002c8:	f083 4300 	eor.w	r3, r3, #2147483648	; 0x80000000

080002cc <__adddf3>:
 80002cc:	b530      	push	{r4, r5, lr}
 80002ce:	ea4f 0441 	mov.w	r4, r1, lsl #1
 80002d2:	ea4f 0543 	mov.w	r5, r3, lsl #1
 80002d6:	ea94 0f05 	teq	r4, r5
 80002da:	bf08      	it	eq
 80002dc:	ea90 0f02 	teqeq	r0, r2
 80002e0:	bf1f      	itttt	ne
 80002e2:	ea54 0c00 	orrsne.w	ip, r4, r0
 80002e6:	ea55 0c02 	orrsne.w	ip, r5, r2
 80002ea:	ea7f 5c64 	mvnsne.w	ip, r4, asr #21
 80002ee:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 80002f2:	f000 80e2 	beq.w	80004ba <__adddf3+0x1ee>
 80002f6:	ea4f 5454 	mov.w	r4, r4, lsr #21
 80002fa:	ebd4 5555 	rsbs	r5, r4, r5, lsr #21
 80002fe:	bfb8      	it	lt
 8000300:	426d      	neglt	r5, r5
 8000302:	dd0c      	ble.n	800031e <__adddf3+0x52>
 8000304:	442c      	add	r4, r5
 8000306:	ea80 0202 	eor.w	r2, r0, r2
 800030a:	ea81 0303 	eor.w	r3, r1, r3
 800030e:	ea82 0000 	eor.w	r0, r2, r0
 8000312:	ea83 0101 	eor.w	r1, r3, r1
 8000316:	ea80 0202 	eor.w	r2, r0, r2
 800031a:	ea81 0303 	eor.w	r3, r1, r3
 800031e:	2d36      	cmp	r5, #54	; 0x36
 8000320:	bf88      	it	hi
 8000322:	bd30      	pophi	{r4, r5, pc}
 8000324:	f011 4f00 	tst.w	r1, #2147483648	; 0x80000000
 8000328:	ea4f 3101 	mov.w	r1, r1, lsl #12
 800032c:	f44f 1c80 	mov.w	ip, #1048576	; 0x100000
 8000330:	ea4c 3111 	orr.w	r1, ip, r1, lsr #12
 8000334:	d002      	beq.n	800033c <__adddf3+0x70>
 8000336:	4240      	negs	r0, r0
 8000338:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 800033c:	f013 4f00 	tst.w	r3, #2147483648	; 0x80000000
 8000340:	ea4f 3303 	mov.w	r3, r3, lsl #12
 8000344:	ea4c 3313 	orr.w	r3, ip, r3, lsr #12
 8000348:	d002      	beq.n	8000350 <__adddf3+0x84>
 800034a:	4252      	negs	r2, r2
 800034c:	eb63 0343 	sbc.w	r3, r3, r3, lsl #1
 8000350:	ea94 0f05 	teq	r4, r5
 8000354:	f000 80a7 	beq.w	80004a6 <__adddf3+0x1da>
 8000358:	f1a4 0401 	sub.w	r4, r4, #1
 800035c:	f1d5 0e20 	rsbs	lr, r5, #32
 8000360:	db0d      	blt.n	800037e <__adddf3+0xb2>
 8000362:	fa02 fc0e 	lsl.w	ip, r2, lr
 8000366:	fa22 f205 	lsr.w	r2, r2, r5
 800036a:	1880      	adds	r0, r0, r2
 800036c:	f141 0100 	adc.w	r1, r1, #0
 8000370:	fa03 f20e 	lsl.w	r2, r3, lr
 8000374:	1880      	adds	r0, r0, r2
 8000376:	fa43 f305 	asr.w	r3, r3, r5
 800037a:	4159      	adcs	r1, r3
 800037c:	e00e      	b.n	800039c <__adddf3+0xd0>
 800037e:	f1a5 0520 	sub.w	r5, r5, #32
 8000382:	f10e 0e20 	add.w	lr, lr, #32
 8000386:	2a01      	cmp	r2, #1
 8000388:	fa03 fc0e 	lsl.w	ip, r3, lr
 800038c:	bf28      	it	cs
 800038e:	f04c 0c02 	orrcs.w	ip, ip, #2
 8000392:	fa43 f305 	asr.w	r3, r3, r5
 8000396:	18c0      	adds	r0, r0, r3
 8000398:	eb51 71e3 	adcs.w	r1, r1, r3, asr #31
 800039c:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
 80003a0:	d507      	bpl.n	80003b2 <__adddf3+0xe6>
 80003a2:	f04f 0e00 	mov.w	lr, #0
 80003a6:	f1dc 0c00 	rsbs	ip, ip, #0
 80003aa:	eb7e 0000 	sbcs.w	r0, lr, r0
 80003ae:	eb6e 0101 	sbc.w	r1, lr, r1
 80003b2:	f5b1 1f80 	cmp.w	r1, #1048576	; 0x100000
 80003b6:	d31b      	bcc.n	80003f0 <__adddf3+0x124>
 80003b8:	f5b1 1f00 	cmp.w	r1, #2097152	; 0x200000
 80003bc:	d30c      	bcc.n	80003d8 <__adddf3+0x10c>
 80003be:	0849      	lsrs	r1, r1, #1
 80003c0:	ea5f 0030 	movs.w	r0, r0, rrx
 80003c4:	ea4f 0c3c 	mov.w	ip, ip, rrx
 80003c8:	f104 0401 	add.w	r4, r4, #1
 80003cc:	ea4f 5244 	mov.w	r2, r4, lsl #21
 80003d0:	f512 0f80 	cmn.w	r2, #4194304	; 0x400000
 80003d4:	f080 809a 	bcs.w	800050c <__adddf3+0x240>
 80003d8:	f1bc 4f00 	cmp.w	ip, #2147483648	; 0x80000000
 80003dc:	bf08      	it	eq
 80003de:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 80003e2:	f150 0000 	adcs.w	r0, r0, #0
 80003e6:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 80003ea:	ea41 0105 	orr.w	r1, r1, r5
 80003ee:	bd30      	pop	{r4, r5, pc}
 80003f0:	ea5f 0c4c 	movs.w	ip, ip, lsl #1
 80003f4:	4140      	adcs	r0, r0
 80003f6:	eb41 0101 	adc.w	r1, r1, r1
 80003fa:	3c01      	subs	r4, #1
 80003fc:	bf28      	it	cs
 80003fe:	f5b1 1f80 	cmpcs.w	r1, #1048576	; 0x100000
 8000402:	d2e9      	bcs.n	80003d8 <__adddf3+0x10c>
 8000404:	f091 0f00 	teq	r1, #0
 8000408:	bf04      	itt	eq
 800040a:	4601      	moveq	r1, r0
 800040c:	2000      	moveq	r0, #0
 800040e:	fab1 f381 	clz	r3, r1
 8000412:	bf08      	it	eq
 8000414:	3320      	addeq	r3, #32
 8000416:	f1a3 030b 	sub.w	r3, r3, #11
 800041a:	f1b3 0220 	subs.w	r2, r3, #32
 800041e:	da0c      	bge.n	800043a <__adddf3+0x16e>
 8000420:	320c      	adds	r2, #12
 8000422:	dd08      	ble.n	8000436 <__adddf3+0x16a>
 8000424:	f102 0c14 	add.w	ip, r2, #20
 8000428:	f1c2 020c 	rsb	r2, r2, #12
 800042c:	fa01 f00c 	lsl.w	r0, r1, ip
 8000430:	fa21 f102 	lsr.w	r1, r1, r2
 8000434:	e00c      	b.n	8000450 <__adddf3+0x184>
 8000436:	f102 0214 	add.w	r2, r2, #20
 800043a:	bfd8      	it	le
 800043c:	f1c2 0c20 	rsble	ip, r2, #32
 8000440:	fa01 f102 	lsl.w	r1, r1, r2
 8000444:	fa20 fc0c 	lsr.w	ip, r0, ip
 8000448:	bfdc      	itt	le
 800044a:	ea41 010c 	orrle.w	r1, r1, ip
 800044e:	4090      	lslle	r0, r2
 8000450:	1ae4      	subs	r4, r4, r3
 8000452:	bfa2      	ittt	ge
 8000454:	eb01 5104 	addge.w	r1, r1, r4, lsl #20
 8000458:	4329      	orrge	r1, r5
 800045a:	bd30      	popge	{r4, r5, pc}
 800045c:	ea6f 0404 	mvn.w	r4, r4
 8000460:	3c1f      	subs	r4, #31
 8000462:	da1c      	bge.n	800049e <__adddf3+0x1d2>
 8000464:	340c      	adds	r4, #12
 8000466:	dc0e      	bgt.n	8000486 <__adddf3+0x1ba>
 8000468:	f104 0414 	add.w	r4, r4, #20
 800046c:	f1c4 0220 	rsb	r2, r4, #32
 8000470:	fa20 f004 	lsr.w	r0, r0, r4
 8000474:	fa01 f302 	lsl.w	r3, r1, r2
 8000478:	ea40 0003 	orr.w	r0, r0, r3
 800047c:	fa21 f304 	lsr.w	r3, r1, r4
 8000480:	ea45 0103 	orr.w	r1, r5, r3
 8000484:	bd30      	pop	{r4, r5, pc}
 8000486:	f1c4 040c 	rsb	r4, r4, #12
 800048a:	f1c4 0220 	rsb	r2, r4, #32
 800048e:	fa20 f002 	lsr.w	r0, r0, r2
 8000492:	fa01 f304 	lsl.w	r3, r1, r4
 8000496:	ea40 0003 	orr.w	r0, r0, r3
 800049a:	4629      	mov	r1, r5
 800049c:	bd30      	pop	{r4, r5, pc}
 800049e:	fa21 f004 	lsr.w	r0, r1, r4
 80004a2:	4629      	mov	r1, r5
 80004a4:	bd30      	pop	{r4, r5, pc}
 80004a6:	f094 0f00 	teq	r4, #0
 80004aa:	f483 1380 	eor.w	r3, r3, #1048576	; 0x100000
 80004ae:	bf06      	itte	eq
 80004b0:	f481 1180 	eoreq.w	r1, r1, #1048576	; 0x100000
 80004b4:	3401      	addeq	r4, #1
 80004b6:	3d01      	subne	r5, #1
 80004b8:	e74e      	b.n	8000358 <__adddf3+0x8c>
 80004ba:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 80004be:	bf18      	it	ne
 80004c0:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 80004c4:	d029      	beq.n	800051a <__adddf3+0x24e>
 80004c6:	ea94 0f05 	teq	r4, r5
 80004ca:	bf08      	it	eq
 80004cc:	ea90 0f02 	teqeq	r0, r2
 80004d0:	d005      	beq.n	80004de <__adddf3+0x212>
 80004d2:	ea54 0c00 	orrs.w	ip, r4, r0
 80004d6:	bf04      	itt	eq
 80004d8:	4619      	moveq	r1, r3
 80004da:	4610      	moveq	r0, r2
 80004dc:	bd30      	pop	{r4, r5, pc}
 80004de:	ea91 0f03 	teq	r1, r3
 80004e2:	bf1e      	ittt	ne
 80004e4:	2100      	movne	r1, #0
 80004e6:	2000      	movne	r0, #0
 80004e8:	bd30      	popne	{r4, r5, pc}
 80004ea:	ea5f 5c54 	movs.w	ip, r4, lsr #21
 80004ee:	d105      	bne.n	80004fc <__adddf3+0x230>
 80004f0:	0040      	lsls	r0, r0, #1
 80004f2:	4149      	adcs	r1, r1
 80004f4:	bf28      	it	cs
 80004f6:	f041 4100 	orrcs.w	r1, r1, #2147483648	; 0x80000000
 80004fa:	bd30      	pop	{r4, r5, pc}
 80004fc:	f514 0480 	adds.w	r4, r4, #4194304	; 0x400000
 8000500:	bf3c      	itt	cc
 8000502:	f501 1180 	addcc.w	r1, r1, #1048576	; 0x100000
 8000506:	bd30      	popcc	{r4, r5, pc}
 8000508:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
 800050c:	f045 41fe 	orr.w	r1, r5, #2130706432	; 0x7f000000
 8000510:	f441 0170 	orr.w	r1, r1, #15728640	; 0xf00000
 8000514:	f04f 0000 	mov.w	r0, #0
 8000518:	bd30      	pop	{r4, r5, pc}
 800051a:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 800051e:	bf1a      	itte	ne
 8000520:	4619      	movne	r1, r3
 8000522:	4610      	movne	r0, r2
 8000524:	ea7f 5c65 	mvnseq.w	ip, r5, asr #21
 8000528:	bf1c      	itt	ne
 800052a:	460b      	movne	r3, r1
 800052c:	4602      	movne	r2, r0
 800052e:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 8000532:	bf06      	itte	eq
 8000534:	ea52 3503 	orrseq.w	r5, r2, r3, lsl #12
 8000538:	ea91 0f03 	teqeq	r1, r3
 800053c:	f441 2100 	orrne.w	r1, r1, #524288	; 0x80000
 8000540:	bd30      	pop	{r4, r5, pc}
 8000542:	bf00      	nop

08000544 <__aeabi_ui2d>:
 8000544:	f090 0f00 	teq	r0, #0
 8000548:	bf04      	itt	eq
 800054a:	2100      	moveq	r1, #0
 800054c:	4770      	bxeq	lr
 800054e:	b530      	push	{r4, r5, lr}
 8000550:	f44f 6480 	mov.w	r4, #1024	; 0x400
 8000554:	f104 0432 	add.w	r4, r4, #50	; 0x32
 8000558:	f04f 0500 	mov.w	r5, #0
 800055c:	f04f 0100 	mov.w	r1, #0
 8000560:	e750      	b.n	8000404 <__adddf3+0x138>
 8000562:	bf00      	nop

08000564 <__aeabi_i2d>:
 8000564:	f090 0f00 	teq	r0, #0
 8000568:	bf04      	itt	eq
 800056a:	2100      	moveq	r1, #0
 800056c:	4770      	bxeq	lr
 800056e:	b530      	push	{r4, r5, lr}
 8000570:	f44f 6480 	mov.w	r4, #1024	; 0x400
 8000574:	f104 0432 	add.w	r4, r4, #50	; 0x32
 8000578:	f010 4500 	ands.w	r5, r0, #2147483648	; 0x80000000
 800057c:	bf48      	it	mi
 800057e:	4240      	negmi	r0, r0
 8000580:	f04f 0100 	mov.w	r1, #0
 8000584:	e73e      	b.n	8000404 <__adddf3+0x138>
 8000586:	bf00      	nop

08000588 <__aeabi_f2d>:
 8000588:	0042      	lsls	r2, r0, #1
 800058a:	ea4f 01e2 	mov.w	r1, r2, asr #3
 800058e:	ea4f 0131 	mov.w	r1, r1, rrx
 8000592:	ea4f 7002 	mov.w	r0, r2, lsl #28
 8000596:	bf1f      	itttt	ne
 8000598:	f012 437f 	andsne.w	r3, r2, #4278190080	; 0xff000000
 800059c:	f093 4f7f 	teqne	r3, #4278190080	; 0xff000000
 80005a0:	f081 5160 	eorne.w	r1, r1, #939524096	; 0x38000000
 80005a4:	4770      	bxne	lr
 80005a6:	f032 427f 	bics.w	r2, r2, #4278190080	; 0xff000000
 80005aa:	bf08      	it	eq
 80005ac:	4770      	bxeq	lr
 80005ae:	f093 4f7f 	teq	r3, #4278190080	; 0xff000000
 80005b2:	bf04      	itt	eq
 80005b4:	f441 2100 	orreq.w	r1, r1, #524288	; 0x80000
 80005b8:	4770      	bxeq	lr
 80005ba:	b530      	push	{r4, r5, lr}
 80005bc:	f44f 7460 	mov.w	r4, #896	; 0x380
 80005c0:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
 80005c4:	f021 4100 	bic.w	r1, r1, #2147483648	; 0x80000000
 80005c8:	e71c      	b.n	8000404 <__adddf3+0x138>
 80005ca:	bf00      	nop

080005cc <__aeabi_ul2d>:
 80005cc:	ea50 0201 	orrs.w	r2, r0, r1
 80005d0:	bf08      	it	eq
 80005d2:	4770      	bxeq	lr
 80005d4:	b530      	push	{r4, r5, lr}
 80005d6:	f04f 0500 	mov.w	r5, #0
 80005da:	e00a      	b.n	80005f2 <__aeabi_l2d+0x16>

080005dc <__aeabi_l2d>:
 80005dc:	ea50 0201 	orrs.w	r2, r0, r1
 80005e0:	bf08      	it	eq
 80005e2:	4770      	bxeq	lr
 80005e4:	b530      	push	{r4, r5, lr}
 80005e6:	f011 4500 	ands.w	r5, r1, #2147483648	; 0x80000000
 80005ea:	d502      	bpl.n	80005f2 <__aeabi_l2d+0x16>
 80005ec:	4240      	negs	r0, r0
 80005ee:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 80005f2:	f44f 6480 	mov.w	r4, #1024	; 0x400
 80005f6:	f104 0432 	add.w	r4, r4, #50	; 0x32
 80005fa:	ea5f 5c91 	movs.w	ip, r1, lsr #22
 80005fe:	f43f aed8 	beq.w	80003b2 <__adddf3+0xe6>
 8000602:	f04f 0203 	mov.w	r2, #3
 8000606:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 800060a:	bf18      	it	ne
 800060c:	3203      	addne	r2, #3
 800060e:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 8000612:	bf18      	it	ne
 8000614:	3203      	addne	r2, #3
 8000616:	eb02 02dc 	add.w	r2, r2, ip, lsr #3
 800061a:	f1c2 0320 	rsb	r3, r2, #32
 800061e:	fa00 fc03 	lsl.w	ip, r0, r3
 8000622:	fa20 f002 	lsr.w	r0, r0, r2
 8000626:	fa01 fe03 	lsl.w	lr, r1, r3
 800062a:	ea40 000e 	orr.w	r0, r0, lr
 800062e:	fa21 f102 	lsr.w	r1, r1, r2
 8000632:	4414      	add	r4, r2
 8000634:	e6bd      	b.n	80003b2 <__adddf3+0xe6>
 8000636:	bf00      	nop

08000638 <__aeabi_dmul>:
 8000638:	b570      	push	{r4, r5, r6, lr}
 800063a:	f04f 0cff 	mov.w	ip, #255	; 0xff
 800063e:	f44c 6ce0 	orr.w	ip, ip, #1792	; 0x700
 8000642:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 8000646:	bf1d      	ittte	ne
 8000648:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 800064c:	ea94 0f0c 	teqne	r4, ip
 8000650:	ea95 0f0c 	teqne	r5, ip
 8000654:	f000 f8de 	bleq	8000814 <__aeabi_dmul+0x1dc>
 8000658:	442c      	add	r4, r5
 800065a:	ea81 0603 	eor.w	r6, r1, r3
 800065e:	ea21 514c 	bic.w	r1, r1, ip, lsl #21
 8000662:	ea23 534c 	bic.w	r3, r3, ip, lsl #21
 8000666:	ea50 3501 	orrs.w	r5, r0, r1, lsl #12
 800066a:	bf18      	it	ne
 800066c:	ea52 3503 	orrsne.w	r5, r2, r3, lsl #12
 8000670:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 8000674:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
 8000678:	d038      	beq.n	80006ec <__aeabi_dmul+0xb4>
 800067a:	fba0 ce02 	umull	ip, lr, r0, r2
 800067e:	f04f 0500 	mov.w	r5, #0
 8000682:	fbe1 e502 	umlal	lr, r5, r1, r2
 8000686:	f006 4200 	and.w	r2, r6, #2147483648	; 0x80000000
 800068a:	fbe0 e503 	umlal	lr, r5, r0, r3
 800068e:	f04f 0600 	mov.w	r6, #0
 8000692:	fbe1 5603 	umlal	r5, r6, r1, r3
 8000696:	f09c 0f00 	teq	ip, #0
 800069a:	bf18      	it	ne
 800069c:	f04e 0e01 	orrne.w	lr, lr, #1
 80006a0:	f1a4 04ff 	sub.w	r4, r4, #255	; 0xff
 80006a4:	f5b6 7f00 	cmp.w	r6, #512	; 0x200
 80006a8:	f564 7440 	sbc.w	r4, r4, #768	; 0x300
 80006ac:	d204      	bcs.n	80006b8 <__aeabi_dmul+0x80>
 80006ae:	ea5f 0e4e 	movs.w	lr, lr, lsl #1
 80006b2:	416d      	adcs	r5, r5
 80006b4:	eb46 0606 	adc.w	r6, r6, r6
 80006b8:	ea42 21c6 	orr.w	r1, r2, r6, lsl #11
 80006bc:	ea41 5155 	orr.w	r1, r1, r5, lsr #21
 80006c0:	ea4f 20c5 	mov.w	r0, r5, lsl #11
 80006c4:	ea40 505e 	orr.w	r0, r0, lr, lsr #21
 80006c8:	ea4f 2ece 	mov.w	lr, lr, lsl #11
 80006cc:	f1b4 0cfd 	subs.w	ip, r4, #253	; 0xfd
 80006d0:	bf88      	it	hi
 80006d2:	f5bc 6fe0 	cmphi.w	ip, #1792	; 0x700
 80006d6:	d81e      	bhi.n	8000716 <__aeabi_dmul+0xde>
 80006d8:	f1be 4f00 	cmp.w	lr, #2147483648	; 0x80000000
 80006dc:	bf08      	it	eq
 80006de:	ea5f 0e50 	movseq.w	lr, r0, lsr #1
 80006e2:	f150 0000 	adcs.w	r0, r0, #0
 80006e6:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 80006ea:	bd70      	pop	{r4, r5, r6, pc}
 80006ec:	f006 4600 	and.w	r6, r6, #2147483648	; 0x80000000
 80006f0:	ea46 0101 	orr.w	r1, r6, r1
 80006f4:	ea40 0002 	orr.w	r0, r0, r2
 80006f8:	ea81 0103 	eor.w	r1, r1, r3
 80006fc:	ebb4 045c 	subs.w	r4, r4, ip, lsr #1
 8000700:	bfc2      	ittt	gt
 8000702:	ebd4 050c 	rsbsgt	r5, r4, ip
 8000706:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 800070a:	bd70      	popgt	{r4, r5, r6, pc}
 800070c:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 8000710:	f04f 0e00 	mov.w	lr, #0
 8000714:	3c01      	subs	r4, #1
 8000716:	f300 80ab 	bgt.w	8000870 <__aeabi_dmul+0x238>
 800071a:	f114 0f36 	cmn.w	r4, #54	; 0x36
 800071e:	bfde      	ittt	le
 8000720:	2000      	movle	r0, #0
 8000722:	f001 4100 	andle.w	r1, r1, #2147483648	; 0x80000000
 8000726:	bd70      	pople	{r4, r5, r6, pc}
 8000728:	f1c4 0400 	rsb	r4, r4, #0
 800072c:	3c20      	subs	r4, #32
 800072e:	da35      	bge.n	800079c <__aeabi_dmul+0x164>
 8000730:	340c      	adds	r4, #12
 8000732:	dc1b      	bgt.n	800076c <__aeabi_dmul+0x134>
 8000734:	f104 0414 	add.w	r4, r4, #20
 8000738:	f1c4 0520 	rsb	r5, r4, #32
 800073c:	fa00 f305 	lsl.w	r3, r0, r5
 8000740:	fa20 f004 	lsr.w	r0, r0, r4
 8000744:	fa01 f205 	lsl.w	r2, r1, r5
 8000748:	ea40 0002 	orr.w	r0, r0, r2
 800074c:	f001 4200 	and.w	r2, r1, #2147483648	; 0x80000000
 8000750:	f021 4100 	bic.w	r1, r1, #2147483648	; 0x80000000
 8000754:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 8000758:	fa21 f604 	lsr.w	r6, r1, r4
 800075c:	eb42 0106 	adc.w	r1, r2, r6
 8000760:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 8000764:	bf08      	it	eq
 8000766:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 800076a:	bd70      	pop	{r4, r5, r6, pc}
 800076c:	f1c4 040c 	rsb	r4, r4, #12
 8000770:	f1c4 0520 	rsb	r5, r4, #32
 8000774:	fa00 f304 	lsl.w	r3, r0, r4
 8000778:	fa20 f005 	lsr.w	r0, r0, r5
 800077c:	fa01 f204 	lsl.w	r2, r1, r4
 8000780:	ea40 0002 	orr.w	r0, r0, r2
 8000784:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 8000788:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 800078c:	f141 0100 	adc.w	r1, r1, #0
 8000790:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 8000794:	bf08      	it	eq
 8000796:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 800079a:	bd70      	pop	{r4, r5, r6, pc}
 800079c:	f1c4 0520 	rsb	r5, r4, #32
 80007a0:	fa00 f205 	lsl.w	r2, r0, r5
 80007a4:	ea4e 0e02 	orr.w	lr, lr, r2
 80007a8:	fa20 f304 	lsr.w	r3, r0, r4
 80007ac:	fa01 f205 	lsl.w	r2, r1, r5
 80007b0:	ea43 0302 	orr.w	r3, r3, r2
 80007b4:	fa21 f004 	lsr.w	r0, r1, r4
 80007b8:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 80007bc:	fa21 f204 	lsr.w	r2, r1, r4
 80007c0:	ea20 0002 	bic.w	r0, r0, r2
 80007c4:	eb00 70d3 	add.w	r0, r0, r3, lsr #31
 80007c8:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 80007cc:	bf08      	it	eq
 80007ce:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 80007d2:	bd70      	pop	{r4, r5, r6, pc}
 80007d4:	f094 0f00 	teq	r4, #0
 80007d8:	d10f      	bne.n	80007fa <__aeabi_dmul+0x1c2>
 80007da:	f001 4600 	and.w	r6, r1, #2147483648	; 0x80000000
 80007de:	0040      	lsls	r0, r0, #1
 80007e0:	eb41 0101 	adc.w	r1, r1, r1
 80007e4:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 80007e8:	bf08      	it	eq
 80007ea:	3c01      	subeq	r4, #1
 80007ec:	d0f7      	beq.n	80007de <__aeabi_dmul+0x1a6>
 80007ee:	ea41 0106 	orr.w	r1, r1, r6
 80007f2:	f095 0f00 	teq	r5, #0
 80007f6:	bf18      	it	ne
 80007f8:	4770      	bxne	lr
 80007fa:	f003 4600 	and.w	r6, r3, #2147483648	; 0x80000000
 80007fe:	0052      	lsls	r2, r2, #1
 8000800:	eb43 0303 	adc.w	r3, r3, r3
 8000804:	f413 1f80 	tst.w	r3, #1048576	; 0x100000
 8000808:	bf08      	it	eq
 800080a:	3d01      	subeq	r5, #1
 800080c:	d0f7      	beq.n	80007fe <__aeabi_dmul+0x1c6>
 800080e:	ea43 0306 	orr.w	r3, r3, r6
 8000812:	4770      	bx	lr
 8000814:	ea94 0f0c 	teq	r4, ip
 8000818:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 800081c:	bf18      	it	ne
 800081e:	ea95 0f0c 	teqne	r5, ip
 8000822:	d00c      	beq.n	800083e <__aeabi_dmul+0x206>
 8000824:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 8000828:	bf18      	it	ne
 800082a:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 800082e:	d1d1      	bne.n	80007d4 <__aeabi_dmul+0x19c>
 8000830:	ea81 0103 	eor.w	r1, r1, r3
 8000834:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 8000838:	f04f 0000 	mov.w	r0, #0
 800083c:	bd70      	pop	{r4, r5, r6, pc}
 800083e:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 8000842:	bf06      	itte	eq
 8000844:	4610      	moveq	r0, r2
 8000846:	4619      	moveq	r1, r3
 8000848:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 800084c:	d019      	beq.n	8000882 <__aeabi_dmul+0x24a>
 800084e:	ea94 0f0c 	teq	r4, ip
 8000852:	d102      	bne.n	800085a <__aeabi_dmul+0x222>
 8000854:	ea50 3601 	orrs.w	r6, r0, r1, lsl #12
 8000858:	d113      	bne.n	8000882 <__aeabi_dmul+0x24a>
 800085a:	ea95 0f0c 	teq	r5, ip
 800085e:	d105      	bne.n	800086c <__aeabi_dmul+0x234>
 8000860:	ea52 3603 	orrs.w	r6, r2, r3, lsl #12
 8000864:	bf1c      	itt	ne
 8000866:	4610      	movne	r0, r2
 8000868:	4619      	movne	r1, r3
 800086a:	d10a      	bne.n	8000882 <__aeabi_dmul+0x24a>
 800086c:	ea81 0103 	eor.w	r1, r1, r3
 8000870:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 8000874:	f041 41fe 	orr.w	r1, r1, #2130706432	; 0x7f000000
 8000878:	f441 0170 	orr.w	r1, r1, #15728640	; 0xf00000
 800087c:	f04f 0000 	mov.w	r0, #0
 8000880:	bd70      	pop	{r4, r5, r6, pc}
 8000882:	f041 41fe 	orr.w	r1, r1, #2130706432	; 0x7f000000
 8000886:	f441 0178 	orr.w	r1, r1, #16252928	; 0xf80000
 800088a:	bd70      	pop	{r4, r5, r6, pc}

0800088c <__aeabi_ddiv>:
 800088c:	b570      	push	{r4, r5, r6, lr}
 800088e:	f04f 0cff 	mov.w	ip, #255	; 0xff
 8000892:	f44c 6ce0 	orr.w	ip, ip, #1792	; 0x700
 8000896:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 800089a:	bf1d      	ittte	ne
 800089c:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 80008a0:	ea94 0f0c 	teqne	r4, ip
 80008a4:	ea95 0f0c 	teqne	r5, ip
 80008a8:	f000 f8a7 	bleq	80009fa <__aeabi_ddiv+0x16e>
 80008ac:	eba4 0405 	sub.w	r4, r4, r5
 80008b0:	ea81 0e03 	eor.w	lr, r1, r3
 80008b4:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
 80008b8:	ea4f 3101 	mov.w	r1, r1, lsl #12
 80008bc:	f000 8088 	beq.w	80009d0 <__aeabi_ddiv+0x144>
 80008c0:	ea4f 3303 	mov.w	r3, r3, lsl #12
 80008c4:	f04f 5580 	mov.w	r5, #268435456	; 0x10000000
 80008c8:	ea45 1313 	orr.w	r3, r5, r3, lsr #4
 80008cc:	ea43 6312 	orr.w	r3, r3, r2, lsr #24
 80008d0:	ea4f 2202 	mov.w	r2, r2, lsl #8
 80008d4:	ea45 1511 	orr.w	r5, r5, r1, lsr #4
 80008d8:	ea45 6510 	orr.w	r5, r5, r0, lsr #24
 80008dc:	ea4f 2600 	mov.w	r6, r0, lsl #8
 80008e0:	f00e 4100 	and.w	r1, lr, #2147483648	; 0x80000000
 80008e4:	429d      	cmp	r5, r3
 80008e6:	bf08      	it	eq
 80008e8:	4296      	cmpeq	r6, r2
 80008ea:	f144 04fd 	adc.w	r4, r4, #253	; 0xfd
 80008ee:	f504 7440 	add.w	r4, r4, #768	; 0x300
 80008f2:	d202      	bcs.n	80008fa <__aeabi_ddiv+0x6e>
 80008f4:	085b      	lsrs	r3, r3, #1
 80008f6:	ea4f 0232 	mov.w	r2, r2, rrx
 80008fa:	1ab6      	subs	r6, r6, r2
 80008fc:	eb65 0503 	sbc.w	r5, r5, r3
 8000900:	085b      	lsrs	r3, r3, #1
 8000902:	ea4f 0232 	mov.w	r2, r2, rrx
 8000906:	f44f 1080 	mov.w	r0, #1048576	; 0x100000
 800090a:	f44f 2c00 	mov.w	ip, #524288	; 0x80000
 800090e:	ebb6 0e02 	subs.w	lr, r6, r2
 8000912:	eb75 0e03 	sbcs.w	lr, r5, r3
 8000916:	bf22      	ittt	cs
 8000918:	1ab6      	subcs	r6, r6, r2
 800091a:	4675      	movcs	r5, lr
 800091c:	ea40 000c 	orrcs.w	r0, r0, ip
 8000920:	085b      	lsrs	r3, r3, #1
 8000922:	ea4f 0232 	mov.w	r2, r2, rrx
 8000926:	ebb6 0e02 	subs.w	lr, r6, r2
 800092a:	eb75 0e03 	sbcs.w	lr, r5, r3
 800092e:	bf22      	ittt	cs
 8000930:	1ab6      	subcs	r6, r6, r2
 8000932:	4675      	movcs	r5, lr
 8000934:	ea40 005c 	orrcs.w	r0, r0, ip, lsr #1
 8000938:	085b      	lsrs	r3, r3, #1
 800093a:	ea4f 0232 	mov.w	r2, r2, rrx
 800093e:	ebb6 0e02 	subs.w	lr, r6, r2
 8000942:	eb75 0e03 	sbcs.w	lr, r5, r3
 8000946:	bf22      	ittt	cs
 8000948:	1ab6      	subcs	r6, r6, r2
 800094a:	4675      	movcs	r5, lr
 800094c:	ea40 009c 	orrcs.w	r0, r0, ip, lsr #2
 8000950:	085b      	lsrs	r3, r3, #1
 8000952:	ea4f 0232 	mov.w	r2, r2, rrx
 8000956:	ebb6 0e02 	subs.w	lr, r6, r2
 800095a:	eb75 0e03 	sbcs.w	lr, r5, r3
 800095e:	bf22      	ittt	cs
 8000960:	1ab6      	subcs	r6, r6, r2
 8000962:	4675      	movcs	r5, lr
 8000964:	ea40 00dc 	orrcs.w	r0, r0, ip, lsr #3
 8000968:	ea55 0e06 	orrs.w	lr, r5, r6
 800096c:	d018      	beq.n	80009a0 <__aeabi_ddiv+0x114>
 800096e:	ea4f 1505 	mov.w	r5, r5, lsl #4
 8000972:	ea45 7516 	orr.w	r5, r5, r6, lsr #28
 8000976:	ea4f 1606 	mov.w	r6, r6, lsl #4
 800097a:	ea4f 03c3 	mov.w	r3, r3, lsl #3
 800097e:	ea43 7352 	orr.w	r3, r3, r2, lsr #29
 8000982:	ea4f 02c2 	mov.w	r2, r2, lsl #3
 8000986:	ea5f 1c1c 	movs.w	ip, ip, lsr #4
 800098a:	d1c0      	bne.n	800090e <__aeabi_ddiv+0x82>
 800098c:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 8000990:	d10b      	bne.n	80009aa <__aeabi_ddiv+0x11e>
 8000992:	ea41 0100 	orr.w	r1, r1, r0
 8000996:	f04f 0000 	mov.w	r0, #0
 800099a:	f04f 4c00 	mov.w	ip, #2147483648	; 0x80000000
 800099e:	e7b6      	b.n	800090e <__aeabi_ddiv+0x82>
 80009a0:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 80009a4:	bf04      	itt	eq
 80009a6:	4301      	orreq	r1, r0
 80009a8:	2000      	moveq	r0, #0
 80009aa:	f1b4 0cfd 	subs.w	ip, r4, #253	; 0xfd
 80009ae:	bf88      	it	hi
 80009b0:	f5bc 6fe0 	cmphi.w	ip, #1792	; 0x700
 80009b4:	f63f aeaf 	bhi.w	8000716 <__aeabi_dmul+0xde>
 80009b8:	ebb5 0c03 	subs.w	ip, r5, r3
 80009bc:	bf04      	itt	eq
 80009be:	ebb6 0c02 	subseq.w	ip, r6, r2
 80009c2:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 80009c6:	f150 0000 	adcs.w	r0, r0, #0
 80009ca:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 80009ce:	bd70      	pop	{r4, r5, r6, pc}
 80009d0:	f00e 4e00 	and.w	lr, lr, #2147483648	; 0x80000000
 80009d4:	ea4e 3111 	orr.w	r1, lr, r1, lsr #12
 80009d8:	eb14 045c 	adds.w	r4, r4, ip, lsr #1
 80009dc:	bfc2      	ittt	gt
 80009de:	ebd4 050c 	rsbsgt	r5, r4, ip
 80009e2:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 80009e6:	bd70      	popgt	{r4, r5, r6, pc}
 80009e8:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 80009ec:	f04f 0e00 	mov.w	lr, #0
 80009f0:	3c01      	subs	r4, #1
 80009f2:	e690      	b.n	8000716 <__aeabi_dmul+0xde>
 80009f4:	ea45 0e06 	orr.w	lr, r5, r6
 80009f8:	e68d      	b.n	8000716 <__aeabi_dmul+0xde>
 80009fa:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 80009fe:	ea94 0f0c 	teq	r4, ip
 8000a02:	bf08      	it	eq
 8000a04:	ea95 0f0c 	teqeq	r5, ip
 8000a08:	f43f af3b 	beq.w	8000882 <__aeabi_dmul+0x24a>
 8000a0c:	ea94 0f0c 	teq	r4, ip
 8000a10:	d10a      	bne.n	8000a28 <__aeabi_ddiv+0x19c>
 8000a12:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 8000a16:	f47f af34 	bne.w	8000882 <__aeabi_dmul+0x24a>
 8000a1a:	ea95 0f0c 	teq	r5, ip
 8000a1e:	f47f af25 	bne.w	800086c <__aeabi_dmul+0x234>
 8000a22:	4610      	mov	r0, r2
 8000a24:	4619      	mov	r1, r3
 8000a26:	e72c      	b.n	8000882 <__aeabi_dmul+0x24a>
 8000a28:	ea95 0f0c 	teq	r5, ip
 8000a2c:	d106      	bne.n	8000a3c <__aeabi_ddiv+0x1b0>
 8000a2e:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
 8000a32:	f43f aefd 	beq.w	8000830 <__aeabi_dmul+0x1f8>
 8000a36:	4610      	mov	r0, r2
 8000a38:	4619      	mov	r1, r3
 8000a3a:	e722      	b.n	8000882 <__aeabi_dmul+0x24a>
 8000a3c:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 8000a40:	bf18      	it	ne
 8000a42:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 8000a46:	f47f aec5 	bne.w	80007d4 <__aeabi_dmul+0x19c>
 8000a4a:	ea50 0441 	orrs.w	r4, r0, r1, lsl #1
 8000a4e:	f47f af0d 	bne.w	800086c <__aeabi_dmul+0x234>
 8000a52:	ea52 0543 	orrs.w	r5, r2, r3, lsl #1
 8000a56:	f47f aeeb 	bne.w	8000830 <__aeabi_dmul+0x1f8>
 8000a5a:	e712      	b.n	8000882 <__aeabi_dmul+0x24a>

08000a5c <__gedf2>:
 8000a5c:	f04f 3cff 	mov.w	ip, #4294967295
 8000a60:	e006      	b.n	8000a70 <__cmpdf2+0x4>
 8000a62:	bf00      	nop

08000a64 <__ledf2>:
 8000a64:	f04f 0c01 	mov.w	ip, #1
 8000a68:	e002      	b.n	8000a70 <__cmpdf2+0x4>
 8000a6a:	bf00      	nop

08000a6c <__cmpdf2>:
 8000a6c:	f04f 0c01 	mov.w	ip, #1
 8000a70:	f84d cd04 	str.w	ip, [sp, #-4]!
 8000a74:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000a78:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000a7c:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000a80:	bf18      	it	ne
 8000a82:	ea7f 5c6c 	mvnsne.w	ip, ip, asr #21
 8000a86:	d01b      	beq.n	8000ac0 <__cmpdf2+0x54>
 8000a88:	b001      	add	sp, #4
 8000a8a:	ea50 0c41 	orrs.w	ip, r0, r1, lsl #1
 8000a8e:	bf0c      	ite	eq
 8000a90:	ea52 0c43 	orrseq.w	ip, r2, r3, lsl #1
 8000a94:	ea91 0f03 	teqne	r1, r3
 8000a98:	bf02      	ittt	eq
 8000a9a:	ea90 0f02 	teqeq	r0, r2
 8000a9e:	2000      	moveq	r0, #0
 8000aa0:	4770      	bxeq	lr
 8000aa2:	f110 0f00 	cmn.w	r0, #0
 8000aa6:	ea91 0f03 	teq	r1, r3
 8000aaa:	bf58      	it	pl
 8000aac:	4299      	cmppl	r1, r3
 8000aae:	bf08      	it	eq
 8000ab0:	4290      	cmpeq	r0, r2
 8000ab2:	bf2c      	ite	cs
 8000ab4:	17d8      	asrcs	r0, r3, #31
 8000ab6:	ea6f 70e3 	mvncc.w	r0, r3, asr #31
 8000aba:	f040 0001 	orr.w	r0, r0, #1
 8000abe:	4770      	bx	lr
 8000ac0:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000ac4:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000ac8:	d102      	bne.n	8000ad0 <__cmpdf2+0x64>
 8000aca:	ea50 3c01 	orrs.w	ip, r0, r1, lsl #12
 8000ace:	d107      	bne.n	8000ae0 <__cmpdf2+0x74>
 8000ad0:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000ad4:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000ad8:	d1d6      	bne.n	8000a88 <__cmpdf2+0x1c>
 8000ada:	ea52 3c03 	orrs.w	ip, r2, r3, lsl #12
 8000ade:	d0d3      	beq.n	8000a88 <__cmpdf2+0x1c>
 8000ae0:	f85d 0b04 	ldr.w	r0, [sp], #4
 8000ae4:	4770      	bx	lr
 8000ae6:	bf00      	nop

08000ae8 <__aeabi_cdrcmple>:
 8000ae8:	4684      	mov	ip, r0
 8000aea:	4610      	mov	r0, r2
 8000aec:	4662      	mov	r2, ip
 8000aee:	468c      	mov	ip, r1
 8000af0:	4619      	mov	r1, r3
 8000af2:	4663      	mov	r3, ip
 8000af4:	e000      	b.n	8000af8 <__aeabi_cdcmpeq>
 8000af6:	bf00      	nop

08000af8 <__aeabi_cdcmpeq>:
 8000af8:	b501      	push	{r0, lr}
 8000afa:	f7ff ffb7 	bl	8000a6c <__cmpdf2>
 8000afe:	2800      	cmp	r0, #0
 8000b00:	bf48      	it	mi
 8000b02:	f110 0f00 	cmnmi.w	r0, #0
 8000b06:	bd01      	pop	{r0, pc}

08000b08 <__aeabi_dcmpeq>:
 8000b08:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000b0c:	f7ff fff4 	bl	8000af8 <__aeabi_cdcmpeq>
 8000b10:	bf0c      	ite	eq
 8000b12:	2001      	moveq	r0, #1
 8000b14:	2000      	movne	r0, #0
 8000b16:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b1a:	bf00      	nop

08000b1c <__aeabi_dcmplt>:
 8000b1c:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000b20:	f7ff ffea 	bl	8000af8 <__aeabi_cdcmpeq>
 8000b24:	bf34      	ite	cc
 8000b26:	2001      	movcc	r0, #1
 8000b28:	2000      	movcs	r0, #0
 8000b2a:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b2e:	bf00      	nop

08000b30 <__aeabi_dcmple>:
 8000b30:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000b34:	f7ff ffe0 	bl	8000af8 <__aeabi_cdcmpeq>
 8000b38:	bf94      	ite	ls
 8000b3a:	2001      	movls	r0, #1
 8000b3c:	2000      	movhi	r0, #0
 8000b3e:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b42:	bf00      	nop

08000b44 <__aeabi_dcmpge>:
 8000b44:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000b48:	f7ff ffce 	bl	8000ae8 <__aeabi_cdrcmple>
 8000b4c:	bf94      	ite	ls
 8000b4e:	2001      	movls	r0, #1
 8000b50:	2000      	movhi	r0, #0
 8000b52:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b56:	bf00      	nop

08000b58 <__aeabi_dcmpgt>:
 8000b58:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000b5c:	f7ff ffc4 	bl	8000ae8 <__aeabi_cdrcmple>
 8000b60:	bf34      	ite	cc
 8000b62:	2001      	movcc	r0, #1
 8000b64:	2000      	movcs	r0, #0
 8000b66:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b6a:	bf00      	nop

08000b6c <__aeabi_dcmpun>:
 8000b6c:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000b70:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000b74:	d102      	bne.n	8000b7c <__aeabi_dcmpun+0x10>
 8000b76:	ea50 3c01 	orrs.w	ip, r0, r1, lsl #12
 8000b7a:	d10a      	bne.n	8000b92 <__aeabi_dcmpun+0x26>
 8000b7c:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000b80:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000b84:	d102      	bne.n	8000b8c <__aeabi_dcmpun+0x20>
 8000b86:	ea52 3c03 	orrs.w	ip, r2, r3, lsl #12
 8000b8a:	d102      	bne.n	8000b92 <__aeabi_dcmpun+0x26>
 8000b8c:	f04f 0000 	mov.w	r0, #0
 8000b90:	4770      	bx	lr
 8000b92:	f04f 0001 	mov.w	r0, #1
 8000b96:	4770      	bx	lr

08000b98 <__aeabi_d2iz>:
 8000b98:	ea4f 0241 	mov.w	r2, r1, lsl #1
 8000b9c:	f512 1200 	adds.w	r2, r2, #2097152	; 0x200000
 8000ba0:	d215      	bcs.n	8000bce <__aeabi_d2iz+0x36>
 8000ba2:	d511      	bpl.n	8000bc8 <__aeabi_d2iz+0x30>
 8000ba4:	f46f 7378 	mvn.w	r3, #992	; 0x3e0
 8000ba8:	ebb3 5262 	subs.w	r2, r3, r2, asr #21
 8000bac:	d912      	bls.n	8000bd4 <__aeabi_d2iz+0x3c>
 8000bae:	ea4f 23c1 	mov.w	r3, r1, lsl #11
 8000bb2:	f043 4300 	orr.w	r3, r3, #2147483648	; 0x80000000
 8000bb6:	ea43 5350 	orr.w	r3, r3, r0, lsr #21
 8000bba:	f011 4f00 	tst.w	r1, #2147483648	; 0x80000000
 8000bbe:	fa23 f002 	lsr.w	r0, r3, r2
 8000bc2:	bf18      	it	ne
 8000bc4:	4240      	negne	r0, r0
 8000bc6:	4770      	bx	lr
 8000bc8:	f04f 0000 	mov.w	r0, #0
 8000bcc:	4770      	bx	lr
 8000bce:	ea50 3001 	orrs.w	r0, r0, r1, lsl #12
 8000bd2:	d105      	bne.n	8000be0 <__aeabi_d2iz+0x48>
 8000bd4:	f011 4000 	ands.w	r0, r1, #2147483648	; 0x80000000
 8000bd8:	bf08      	it	eq
 8000bda:	f06f 4000 	mvneq.w	r0, #2147483648	; 0x80000000
 8000bde:	4770      	bx	lr
 8000be0:	f04f 0000 	mov.w	r0, #0
 8000be4:	4770      	bx	lr
 8000be6:	bf00      	nop

08000be8 <__aeabi_d2f>:
 8000be8:	ea4f 0241 	mov.w	r2, r1, lsl #1
 8000bec:	f1b2 43e0 	subs.w	r3, r2, #1879048192	; 0x70000000
 8000bf0:	bf24      	itt	cs
 8000bf2:	f5b3 1c00 	subscs.w	ip, r3, #2097152	; 0x200000
 8000bf6:	f1dc 5cfe 	rsbscs	ip, ip, #532676608	; 0x1fc00000
 8000bfa:	d90d      	bls.n	8000c18 <__aeabi_d2f+0x30>
 8000bfc:	f001 4c00 	and.w	ip, r1, #2147483648	; 0x80000000
 8000c00:	ea4f 02c0 	mov.w	r2, r0, lsl #3
 8000c04:	ea4c 7050 	orr.w	r0, ip, r0, lsr #29
 8000c08:	f1b2 4f00 	cmp.w	r2, #2147483648	; 0x80000000
 8000c0c:	eb40 0083 	adc.w	r0, r0, r3, lsl #2
 8000c10:	bf08      	it	eq
 8000c12:	f020 0001 	biceq.w	r0, r0, #1
 8000c16:	4770      	bx	lr
 8000c18:	f011 4f80 	tst.w	r1, #1073741824	; 0x40000000
 8000c1c:	d121      	bne.n	8000c62 <__aeabi_d2f+0x7a>
 8000c1e:	f113 7238 	adds.w	r2, r3, #48234496	; 0x2e00000
 8000c22:	bfbc      	itt	lt
 8000c24:	f001 4000 	andlt.w	r0, r1, #2147483648	; 0x80000000
 8000c28:	4770      	bxlt	lr
 8000c2a:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 8000c2e:	ea4f 5252 	mov.w	r2, r2, lsr #21
 8000c32:	f1c2 0218 	rsb	r2, r2, #24
 8000c36:	f1c2 0c20 	rsb	ip, r2, #32
 8000c3a:	fa10 f30c 	lsls.w	r3, r0, ip
 8000c3e:	fa20 f002 	lsr.w	r0, r0, r2
 8000c42:	bf18      	it	ne
 8000c44:	f040 0001 	orrne.w	r0, r0, #1
 8000c48:	ea4f 23c1 	mov.w	r3, r1, lsl #11
 8000c4c:	ea4f 23d3 	mov.w	r3, r3, lsr #11
 8000c50:	fa03 fc0c 	lsl.w	ip, r3, ip
 8000c54:	ea40 000c 	orr.w	r0, r0, ip
 8000c58:	fa23 f302 	lsr.w	r3, r3, r2
 8000c5c:	ea4f 0343 	mov.w	r3, r3, lsl #1
 8000c60:	e7cc      	b.n	8000bfc <__aeabi_d2f+0x14>
 8000c62:	ea7f 5362 	mvns.w	r3, r2, asr #21
 8000c66:	d107      	bne.n	8000c78 <__aeabi_d2f+0x90>
 8000c68:	ea50 3301 	orrs.w	r3, r0, r1, lsl #12
 8000c6c:	bf1e      	ittt	ne
 8000c6e:	f04f 40fe 	movne.w	r0, #2130706432	; 0x7f000000
 8000c72:	f440 0040 	orrne.w	r0, r0, #12582912	; 0xc00000
 8000c76:	4770      	bxne	lr
 8000c78:	f001 4000 	and.w	r0, r1, #2147483648	; 0x80000000
 8000c7c:	f040 40fe 	orr.w	r0, r0, #2130706432	; 0x7f000000
 8000c80:	f440 0000 	orr.w	r0, r0, #8388608	; 0x800000
 8000c84:	4770      	bx	lr
 8000c86:	bf00      	nop

08000c88 <__aeabi_uldivmod>:
 8000c88:	b953      	cbnz	r3, 8000ca0 <__aeabi_uldivmod+0x18>
 8000c8a:	b94a      	cbnz	r2, 8000ca0 <__aeabi_uldivmod+0x18>
 8000c8c:	2900      	cmp	r1, #0
 8000c8e:	bf08      	it	eq
 8000c90:	2800      	cmpeq	r0, #0
 8000c92:	bf1c      	itt	ne
 8000c94:	f04f 31ff 	movne.w	r1, #4294967295
 8000c98:	f04f 30ff 	movne.w	r0, #4294967295
 8000c9c:	f000 b970 	b.w	8000f80 <__aeabi_idiv0>
 8000ca0:	f1ad 0c08 	sub.w	ip, sp, #8
 8000ca4:	e96d ce04 	strd	ip, lr, [sp, #-16]!
 8000ca8:	f000 f806 	bl	8000cb8 <__udivmoddi4>
 8000cac:	f8dd e004 	ldr.w	lr, [sp, #4]
 8000cb0:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 8000cb4:	b004      	add	sp, #16
 8000cb6:	4770      	bx	lr

08000cb8 <__udivmoddi4>:
 8000cb8:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8000cbc:	9e08      	ldr	r6, [sp, #32]
 8000cbe:	460d      	mov	r5, r1
 8000cc0:	4604      	mov	r4, r0
 8000cc2:	460f      	mov	r7, r1
 8000cc4:	2b00      	cmp	r3, #0
 8000cc6:	d14a      	bne.n	8000d5e <__udivmoddi4+0xa6>
 8000cc8:	428a      	cmp	r2, r1
 8000cca:	4694      	mov	ip, r2
 8000ccc:	d965      	bls.n	8000d9a <__udivmoddi4+0xe2>
 8000cce:	fab2 f382 	clz	r3, r2
 8000cd2:	b143      	cbz	r3, 8000ce6 <__udivmoddi4+0x2e>
 8000cd4:	fa02 fc03 	lsl.w	ip, r2, r3
 8000cd8:	f1c3 0220 	rsb	r2, r3, #32
 8000cdc:	409f      	lsls	r7, r3
 8000cde:	fa20 f202 	lsr.w	r2, r0, r2
 8000ce2:	4317      	orrs	r7, r2
 8000ce4:	409c      	lsls	r4, r3
 8000ce6:	ea4f 4e1c 	mov.w	lr, ip, lsr #16
 8000cea:	fa1f f58c 	uxth.w	r5, ip
 8000cee:	fbb7 f1fe 	udiv	r1, r7, lr
 8000cf2:	0c22      	lsrs	r2, r4, #16
 8000cf4:	fb0e 7711 	mls	r7, lr, r1, r7
 8000cf8:	ea42 4207 	orr.w	r2, r2, r7, lsl #16
 8000cfc:	fb01 f005 	mul.w	r0, r1, r5
 8000d00:	4290      	cmp	r0, r2
 8000d02:	d90a      	bls.n	8000d1a <__udivmoddi4+0x62>
 8000d04:	eb1c 0202 	adds.w	r2, ip, r2
 8000d08:	f101 37ff 	add.w	r7, r1, #4294967295
 8000d0c:	f080 811c 	bcs.w	8000f48 <__udivmoddi4+0x290>
 8000d10:	4290      	cmp	r0, r2
 8000d12:	f240 8119 	bls.w	8000f48 <__udivmoddi4+0x290>
 8000d16:	3902      	subs	r1, #2
 8000d18:	4462      	add	r2, ip
 8000d1a:	1a12      	subs	r2, r2, r0
 8000d1c:	b2a4      	uxth	r4, r4
 8000d1e:	fbb2 f0fe 	udiv	r0, r2, lr
 8000d22:	fb0e 2210 	mls	r2, lr, r0, r2
 8000d26:	ea44 4402 	orr.w	r4, r4, r2, lsl #16
 8000d2a:	fb00 f505 	mul.w	r5, r0, r5
 8000d2e:	42a5      	cmp	r5, r4
 8000d30:	d90a      	bls.n	8000d48 <__udivmoddi4+0x90>
 8000d32:	eb1c 0404 	adds.w	r4, ip, r4
 8000d36:	f100 32ff 	add.w	r2, r0, #4294967295
 8000d3a:	f080 8107 	bcs.w	8000f4c <__udivmoddi4+0x294>
 8000d3e:	42a5      	cmp	r5, r4
 8000d40:	f240 8104 	bls.w	8000f4c <__udivmoddi4+0x294>
 8000d44:	4464      	add	r4, ip
 8000d46:	3802      	subs	r0, #2
 8000d48:	ea40 4001 	orr.w	r0, r0, r1, lsl #16
 8000d4c:	1b64      	subs	r4, r4, r5
 8000d4e:	2100      	movs	r1, #0
 8000d50:	b11e      	cbz	r6, 8000d5a <__udivmoddi4+0xa2>
 8000d52:	40dc      	lsrs	r4, r3
 8000d54:	2300      	movs	r3, #0
 8000d56:	e9c6 4300 	strd	r4, r3, [r6]
 8000d5a:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8000d5e:	428b      	cmp	r3, r1
 8000d60:	d908      	bls.n	8000d74 <__udivmoddi4+0xbc>
 8000d62:	2e00      	cmp	r6, #0
 8000d64:	f000 80ed 	beq.w	8000f42 <__udivmoddi4+0x28a>
 8000d68:	2100      	movs	r1, #0
 8000d6a:	e9c6 0500 	strd	r0, r5, [r6]
 8000d6e:	4608      	mov	r0, r1
 8000d70:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8000d74:	fab3 f183 	clz	r1, r3
 8000d78:	2900      	cmp	r1, #0
 8000d7a:	d149      	bne.n	8000e10 <__udivmoddi4+0x158>
 8000d7c:	42ab      	cmp	r3, r5
 8000d7e:	d302      	bcc.n	8000d86 <__udivmoddi4+0xce>
 8000d80:	4282      	cmp	r2, r0
 8000d82:	f200 80f8 	bhi.w	8000f76 <__udivmoddi4+0x2be>
 8000d86:	1a84      	subs	r4, r0, r2
 8000d88:	eb65 0203 	sbc.w	r2, r5, r3
 8000d8c:	2001      	movs	r0, #1
 8000d8e:	4617      	mov	r7, r2
 8000d90:	2e00      	cmp	r6, #0
 8000d92:	d0e2      	beq.n	8000d5a <__udivmoddi4+0xa2>
 8000d94:	e9c6 4700 	strd	r4, r7, [r6]
 8000d98:	e7df      	b.n	8000d5a <__udivmoddi4+0xa2>
 8000d9a:	b902      	cbnz	r2, 8000d9e <__udivmoddi4+0xe6>
 8000d9c:	deff      	udf	#255	; 0xff
 8000d9e:	fab2 f382 	clz	r3, r2
 8000da2:	2b00      	cmp	r3, #0
 8000da4:	f040 8090 	bne.w	8000ec8 <__udivmoddi4+0x210>
 8000da8:	1a8a      	subs	r2, r1, r2
 8000daa:	ea4f 471c 	mov.w	r7, ip, lsr #16
 8000dae:	fa1f fe8c 	uxth.w	lr, ip
 8000db2:	2101      	movs	r1, #1
 8000db4:	fbb2 f5f7 	udiv	r5, r2, r7
 8000db8:	fb07 2015 	mls	r0, r7, r5, r2
 8000dbc:	0c22      	lsrs	r2, r4, #16
 8000dbe:	ea42 4200 	orr.w	r2, r2, r0, lsl #16
 8000dc2:	fb0e f005 	mul.w	r0, lr, r5
 8000dc6:	4290      	cmp	r0, r2
 8000dc8:	d908      	bls.n	8000ddc <__udivmoddi4+0x124>
 8000dca:	eb1c 0202 	adds.w	r2, ip, r2
 8000dce:	f105 38ff 	add.w	r8, r5, #4294967295
 8000dd2:	d202      	bcs.n	8000dda <__udivmoddi4+0x122>
 8000dd4:	4290      	cmp	r0, r2
 8000dd6:	f200 80cb 	bhi.w	8000f70 <__udivmoddi4+0x2b8>
 8000dda:	4645      	mov	r5, r8
 8000ddc:	1a12      	subs	r2, r2, r0
 8000dde:	b2a4      	uxth	r4, r4
 8000de0:	fbb2 f0f7 	udiv	r0, r2, r7
 8000de4:	fb07 2210 	mls	r2, r7, r0, r2
 8000de8:	ea44 4402 	orr.w	r4, r4, r2, lsl #16
 8000dec:	fb0e fe00 	mul.w	lr, lr, r0
 8000df0:	45a6      	cmp	lr, r4
 8000df2:	d908      	bls.n	8000e06 <__udivmoddi4+0x14e>
 8000df4:	eb1c 0404 	adds.w	r4, ip, r4
 8000df8:	f100 32ff 	add.w	r2, r0, #4294967295
 8000dfc:	d202      	bcs.n	8000e04 <__udivmoddi4+0x14c>
 8000dfe:	45a6      	cmp	lr, r4
 8000e00:	f200 80bb 	bhi.w	8000f7a <__udivmoddi4+0x2c2>
 8000e04:	4610      	mov	r0, r2
 8000e06:	eba4 040e 	sub.w	r4, r4, lr
 8000e0a:	ea40 4005 	orr.w	r0, r0, r5, lsl #16
 8000e0e:	e79f      	b.n	8000d50 <__udivmoddi4+0x98>
 8000e10:	f1c1 0720 	rsb	r7, r1, #32
 8000e14:	408b      	lsls	r3, r1
 8000e16:	fa22 fc07 	lsr.w	ip, r2, r7
 8000e1a:	ea4c 0c03 	orr.w	ip, ip, r3
 8000e1e:	fa05 f401 	lsl.w	r4, r5, r1
 8000e22:	fa20 f307 	lsr.w	r3, r0, r7
 8000e26:	40fd      	lsrs	r5, r7
 8000e28:	ea4f 491c 	mov.w	r9, ip, lsr #16
 8000e2c:	4323      	orrs	r3, r4
 8000e2e:	fbb5 f8f9 	udiv	r8, r5, r9
 8000e32:	fa1f fe8c 	uxth.w	lr, ip
 8000e36:	fb09 5518 	mls	r5, r9, r8, r5
 8000e3a:	0c1c      	lsrs	r4, r3, #16
 8000e3c:	ea44 4405 	orr.w	r4, r4, r5, lsl #16
 8000e40:	fb08 f50e 	mul.w	r5, r8, lr
 8000e44:	42a5      	cmp	r5, r4
 8000e46:	fa02 f201 	lsl.w	r2, r2, r1
 8000e4a:	fa00 f001 	lsl.w	r0, r0, r1
 8000e4e:	d90b      	bls.n	8000e68 <__udivmoddi4+0x1b0>
 8000e50:	eb1c 0404 	adds.w	r4, ip, r4
 8000e54:	f108 3aff 	add.w	sl, r8, #4294967295
 8000e58:	f080 8088 	bcs.w	8000f6c <__udivmoddi4+0x2b4>
 8000e5c:	42a5      	cmp	r5, r4
 8000e5e:	f240 8085 	bls.w	8000f6c <__udivmoddi4+0x2b4>
 8000e62:	f1a8 0802 	sub.w	r8, r8, #2
 8000e66:	4464      	add	r4, ip
 8000e68:	1b64      	subs	r4, r4, r5
 8000e6a:	b29d      	uxth	r5, r3
 8000e6c:	fbb4 f3f9 	udiv	r3, r4, r9
 8000e70:	fb09 4413 	mls	r4, r9, r3, r4
 8000e74:	ea45 4404 	orr.w	r4, r5, r4, lsl #16
 8000e78:	fb03 fe0e 	mul.w	lr, r3, lr
 8000e7c:	45a6      	cmp	lr, r4
 8000e7e:	d908      	bls.n	8000e92 <__udivmoddi4+0x1da>
 8000e80:	eb1c 0404 	adds.w	r4, ip, r4
 8000e84:	f103 35ff 	add.w	r5, r3, #4294967295
 8000e88:	d26c      	bcs.n	8000f64 <__udivmoddi4+0x2ac>
 8000e8a:	45a6      	cmp	lr, r4
 8000e8c:	d96a      	bls.n	8000f64 <__udivmoddi4+0x2ac>
 8000e8e:	3b02      	subs	r3, #2
 8000e90:	4464      	add	r4, ip
 8000e92:	ea43 4308 	orr.w	r3, r3, r8, lsl #16
 8000e96:	fba3 9502 	umull	r9, r5, r3, r2
 8000e9a:	eba4 040e 	sub.w	r4, r4, lr
 8000e9e:	42ac      	cmp	r4, r5
 8000ea0:	46c8      	mov	r8, r9
 8000ea2:	46ae      	mov	lr, r5
 8000ea4:	d356      	bcc.n	8000f54 <__udivmoddi4+0x29c>
 8000ea6:	d053      	beq.n	8000f50 <__udivmoddi4+0x298>
 8000ea8:	b156      	cbz	r6, 8000ec0 <__udivmoddi4+0x208>
 8000eaa:	ebb0 0208 	subs.w	r2, r0, r8
 8000eae:	eb64 040e 	sbc.w	r4, r4, lr
 8000eb2:	fa04 f707 	lsl.w	r7, r4, r7
 8000eb6:	40ca      	lsrs	r2, r1
 8000eb8:	40cc      	lsrs	r4, r1
 8000eba:	4317      	orrs	r7, r2
 8000ebc:	e9c6 7400 	strd	r7, r4, [r6]
 8000ec0:	4618      	mov	r0, r3
 8000ec2:	2100      	movs	r1, #0
 8000ec4:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8000ec8:	f1c3 0120 	rsb	r1, r3, #32
 8000ecc:	fa02 fc03 	lsl.w	ip, r2, r3
 8000ed0:	fa20 f201 	lsr.w	r2, r0, r1
 8000ed4:	fa25 f101 	lsr.w	r1, r5, r1
 8000ed8:	409d      	lsls	r5, r3
 8000eda:	432a      	orrs	r2, r5
 8000edc:	ea4f 471c 	mov.w	r7, ip, lsr #16
 8000ee0:	fa1f fe8c 	uxth.w	lr, ip
 8000ee4:	fbb1 f0f7 	udiv	r0, r1, r7
 8000ee8:	fb07 1510 	mls	r5, r7, r0, r1
 8000eec:	0c11      	lsrs	r1, r2, #16
 8000eee:	ea41 4105 	orr.w	r1, r1, r5, lsl #16
 8000ef2:	fb00 f50e 	mul.w	r5, r0, lr
 8000ef6:	428d      	cmp	r5, r1
 8000ef8:	fa04 f403 	lsl.w	r4, r4, r3
 8000efc:	d908      	bls.n	8000f10 <__udivmoddi4+0x258>
 8000efe:	eb1c 0101 	adds.w	r1, ip, r1
 8000f02:	f100 38ff 	add.w	r8, r0, #4294967295
 8000f06:	d22f      	bcs.n	8000f68 <__udivmoddi4+0x2b0>
 8000f08:	428d      	cmp	r5, r1
 8000f0a:	d92d      	bls.n	8000f68 <__udivmoddi4+0x2b0>
 8000f0c:	3802      	subs	r0, #2
 8000f0e:	4461      	add	r1, ip
 8000f10:	1b49      	subs	r1, r1, r5
 8000f12:	b292      	uxth	r2, r2
 8000f14:	fbb1 f5f7 	udiv	r5, r1, r7
 8000f18:	fb07 1115 	mls	r1, r7, r5, r1
 8000f1c:	ea42 4201 	orr.w	r2, r2, r1, lsl #16
 8000f20:	fb05 f10e 	mul.w	r1, r5, lr
 8000f24:	4291      	cmp	r1, r2
 8000f26:	d908      	bls.n	8000f3a <__udivmoddi4+0x282>
 8000f28:	eb1c 0202 	adds.w	r2, ip, r2
 8000f2c:	f105 38ff 	add.w	r8, r5, #4294967295
 8000f30:	d216      	bcs.n	8000f60 <__udivmoddi4+0x2a8>
 8000f32:	4291      	cmp	r1, r2
 8000f34:	d914      	bls.n	8000f60 <__udivmoddi4+0x2a8>
 8000f36:	3d02      	subs	r5, #2
 8000f38:	4462      	add	r2, ip
 8000f3a:	1a52      	subs	r2, r2, r1
 8000f3c:	ea45 4100 	orr.w	r1, r5, r0, lsl #16
 8000f40:	e738      	b.n	8000db4 <__udivmoddi4+0xfc>
 8000f42:	4631      	mov	r1, r6
 8000f44:	4630      	mov	r0, r6
 8000f46:	e708      	b.n	8000d5a <__udivmoddi4+0xa2>
 8000f48:	4639      	mov	r1, r7
 8000f4a:	e6e6      	b.n	8000d1a <__udivmoddi4+0x62>
 8000f4c:	4610      	mov	r0, r2
 8000f4e:	e6fb      	b.n	8000d48 <__udivmoddi4+0x90>
 8000f50:	4548      	cmp	r0, r9
 8000f52:	d2a9      	bcs.n	8000ea8 <__udivmoddi4+0x1f0>
 8000f54:	ebb9 0802 	subs.w	r8, r9, r2
 8000f58:	eb65 0e0c 	sbc.w	lr, r5, ip
 8000f5c:	3b01      	subs	r3, #1
 8000f5e:	e7a3      	b.n	8000ea8 <__udivmoddi4+0x1f0>
 8000f60:	4645      	mov	r5, r8
 8000f62:	e7ea      	b.n	8000f3a <__udivmoddi4+0x282>
 8000f64:	462b      	mov	r3, r5
 8000f66:	e794      	b.n	8000e92 <__udivmoddi4+0x1da>
 8000f68:	4640      	mov	r0, r8
 8000f6a:	e7d1      	b.n	8000f10 <__udivmoddi4+0x258>
 8000f6c:	46d0      	mov	r8, sl
 8000f6e:	e77b      	b.n	8000e68 <__udivmoddi4+0x1b0>
 8000f70:	3d02      	subs	r5, #2
 8000f72:	4462      	add	r2, ip
 8000f74:	e732      	b.n	8000ddc <__udivmoddi4+0x124>
 8000f76:	4608      	mov	r0, r1
 8000f78:	e70a      	b.n	8000d90 <__udivmoddi4+0xd8>
 8000f7a:	4464      	add	r4, ip
 8000f7c:	3802      	subs	r0, #2
 8000f7e:	e742      	b.n	8000e06 <__udivmoddi4+0x14e>

08000f80 <__aeabi_idiv0>:
 8000f80:	4770      	bx	lr
 8000f82:	bf00      	nop

08000f84 <HAL_SPI_TxCpltCallback>:
uint16_t buffer_1_ligne[16*320];			//largeur du char X largeur de l'écran
uint16_t buffer_one_char[12*16*4*4];		//Assez gros pour avoir la possibilité de faire un X4 sur la grosseur du char
void HAL_SPI_TxCpltCallback(SPI_HandleTypeDef *hspi);

void HAL_SPI_TxCpltCallback(SPI_HandleTypeDef *hspi)
{
 8000f84:	b580      	push	{r7, lr}
 8000f86:	b082      	sub	sp, #8
 8000f88:	af00      	add	r7, sp, #0
 8000f8a:	6078      	str	r0, [r7, #4]
	HAL_GPIO_WritePin(LCD_CS_PORT, LCD_CS_PIN, GPIO_PIN_SET);
 8000f8c:	2201      	movs	r2, #1
 8000f8e:	f44f 7180 	mov.w	r1, #256	; 0x100
 8000f92:	4805      	ldr	r0, [pc, #20]	; (8000fa8 <HAL_SPI_TxCpltCallback+0x24>)
 8000f94:	f003 f9a4 	bl	80042e0 <HAL_GPIO_WritePin>
	//while(!__HAL_SPI_GET_FLAG(&hspi3,SPI_FLAG_TXE)){};
	LCD_SPI_DMA_IN_PROGRESS=0;
 8000f98:	4b04      	ldr	r3, [pc, #16]	; (8000fac <HAL_SPI_TxCpltCallback+0x28>)
 8000f9a:	2200      	movs	r2, #0
 8000f9c:	601a      	str	r2, [r3, #0]
}
 8000f9e:	bf00      	nop
 8000fa0:	3708      	adds	r7, #8
 8000fa2:	46bd      	mov	sp, r7
 8000fa4:	bd80      	pop	{r7, pc}
 8000fa6:	bf00      	nop
 8000fa8:	40020800 	.word	0x40020800
 8000fac:	20000278 	.word	0x20000278

08000fb0 <ILI9341_Draw_Text>:
 *    Size==3 ->	4.9mS par caractère
 *    Size==4 ->	8.6ms par caractère
 */

void ILI9341_Draw_Text(const char* Text, uint16_t X, uint16_t Y, uint16_t Colour, uint16_t Size, uint16_t Background_Colour)
{
 8000fb0:	b590      	push	{r4, r7, lr}
 8000fb2:	b087      	sub	sp, #28
 8000fb4:	af02      	add	r7, sp, #8
 8000fb6:	60f8      	str	r0, [r7, #12]
 8000fb8:	4608      	mov	r0, r1
 8000fba:	4611      	mov	r1, r2
 8000fbc:	461a      	mov	r2, r3
 8000fbe:	4603      	mov	r3, r0
 8000fc0:	817b      	strh	r3, [r7, #10]
 8000fc2:	460b      	mov	r3, r1
 8000fc4:	813b      	strh	r3, [r7, #8]
 8000fc6:	4613      	mov	r3, r2
 8000fc8:	80fb      	strh	r3, [r7, #6]
	if(Size>4)Size=4;
 8000fca:	8c3b      	ldrh	r3, [r7, #32]
 8000fcc:	2b04      	cmp	r3, #4
 8000fce:	d901      	bls.n	8000fd4 <ILI9341_Draw_Text+0x24>
 8000fd0:	2304      	movs	r3, #4
 8000fd2:	843b      	strh	r3, [r7, #32]
	if(Size<1)Size=1;
 8000fd4:	8c3b      	ldrh	r3, [r7, #32]
 8000fd6:	2b00      	cmp	r3, #0
 8000fd8:	d101      	bne.n	8000fde <ILI9341_Draw_Text+0x2e>
 8000fda:	2301      	movs	r3, #1
 8000fdc:	843b      	strh	r3, [r7, #32]
	if(Size==1)LCD_WRITE_DMA_STRING(Text, X, Y, Colour, Size, Background_Colour);
 8000fde:	8c3b      	ldrh	r3, [r7, #32]
 8000fe0:	2b01      	cmp	r3, #1
 8000fe2:	d10b      	bne.n	8000ffc <ILI9341_Draw_Text+0x4c>
 8000fe4:	88f8      	ldrh	r0, [r7, #6]
 8000fe6:	893a      	ldrh	r2, [r7, #8]
 8000fe8:	8979      	ldrh	r1, [r7, #10]
 8000fea:	8cbb      	ldrh	r3, [r7, #36]	; 0x24
 8000fec:	9301      	str	r3, [sp, #4]
 8000fee:	8c3b      	ldrh	r3, [r7, #32]
 8000ff0:	9300      	str	r3, [sp, #0]
 8000ff2:	4603      	mov	r3, r0
 8000ff4:	68f8      	ldr	r0, [r7, #12]
 8000ff6:	f000 f907 	bl	8001208 <LCD_WRITE_DMA_STRING>

			ILI9341_Draw_Char_burst(*Text++, X, Y, Colour, Size, Background_Colour);
			X += (CHAR_WIDTH12x16+1)*Size;
		}
	}
}
 8000ffa:	e021      	b.n	8001040 <ILI9341_Draw_Text+0x90>
		while(LCD_SPI_DMA_IN_PROGRESS){}		//ON NE PEUT PAS ECRIRE SUR LE LCD TANT QUE LE DMA L'OCCUPE
 8000ffc:	bf00      	nop
 8000ffe:	4b12      	ldr	r3, [pc, #72]	; (8001048 <ILI9341_Draw_Text+0x98>)
 8001000:	681b      	ldr	r3, [r3, #0]
 8001002:	2b00      	cmp	r3, #0
 8001004:	d1fb      	bne.n	8000ffe <ILI9341_Draw_Text+0x4e>
		while (*Text) {
 8001006:	e017      	b.n	8001038 <ILI9341_Draw_Text+0x88>
			ILI9341_Draw_Char_burst(*Text++, X, Y, Colour, Size, Background_Colour);
 8001008:	68fb      	ldr	r3, [r7, #12]
 800100a:	1c5a      	adds	r2, r3, #1
 800100c:	60fa      	str	r2, [r7, #12]
 800100e:	7818      	ldrb	r0, [r3, #0]
 8001010:	88fc      	ldrh	r4, [r7, #6]
 8001012:	893a      	ldrh	r2, [r7, #8]
 8001014:	8979      	ldrh	r1, [r7, #10]
 8001016:	8cbb      	ldrh	r3, [r7, #36]	; 0x24
 8001018:	9301      	str	r3, [sp, #4]
 800101a:	8c3b      	ldrh	r3, [r7, #32]
 800101c:	9300      	str	r3, [sp, #0]
 800101e:	4623      	mov	r3, r4
 8001020:	f000 f98c 	bl	800133c <ILI9341_Draw_Char_burst>
			X += (CHAR_WIDTH12x16+1)*Size;
 8001024:	8c3b      	ldrh	r3, [r7, #32]
 8001026:	461a      	mov	r2, r3
 8001028:	0052      	lsls	r2, r2, #1
 800102a:	441a      	add	r2, r3
 800102c:	0092      	lsls	r2, r2, #2
 800102e:	4413      	add	r3, r2
 8001030:	b29a      	uxth	r2, r3
 8001032:	897b      	ldrh	r3, [r7, #10]
 8001034:	4413      	add	r3, r2
 8001036:	817b      	strh	r3, [r7, #10]
		while (*Text) {
 8001038:	68fb      	ldr	r3, [r7, #12]
 800103a:	781b      	ldrb	r3, [r3, #0]
 800103c:	2b00      	cmp	r3, #0
 800103e:	d1e3      	bne.n	8001008 <ILI9341_Draw_Text+0x58>
}
 8001040:	bf00      	nop
 8001042:	3714      	adds	r7, #20
 8001044:	46bd      	mov	sp, r7
 8001046:	bd90      	pop	{r4, r7, pc}
 8001048:	20000278 	.word	0x20000278

0800104c <ILI9341_Draw_Char_IN_BUFFER>:


//USED BY DMA FUNCTION
//Converti un caractère dans la table ASCII dans un buffer en un format compatible avec l'écran
void ILI9341_Draw_Char_IN_BUFFER(char Character, uint16_t X, uint16_t Y, uint16_t Colour, uint16_t Size, uint16_t Background_Colour)
{
 800104c:	b490      	push	{r4, r7}
 800104e:	b086      	sub	sp, #24
 8001050:	af00      	add	r7, sp, #0
 8001052:	4604      	mov	r4, r0
 8001054:	4608      	mov	r0, r1
 8001056:	4611      	mov	r1, r2
 8001058:	461a      	mov	r2, r3
 800105a:	4623      	mov	r3, r4
 800105c:	71fb      	strb	r3, [r7, #7]
 800105e:	4603      	mov	r3, r0
 8001060:	80bb      	strh	r3, [r7, #4]
 8001062:	460b      	mov	r3, r1
 8001064:	807b      	strh	r3, [r7, #2]
 8001066:	4613      	mov	r3, r2
 8001068:	803b      	strh	r3, [r7, #0]
	uint8_t 	function_char;
	uint16_t 	i,j;
	uint16_t *ptr1;
	char *ptr_ascii;
	if(Character>127){		//conversion entre ISO8859-1 ET le CP437
 800106a:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800106e:	2b00      	cmp	r3, #0
 8001070:	da54      	bge.n	800111c <ILI9341_Draw_Char_IN_BUFFER+0xd0>
			if(Character==233)Character=130;
 8001072:	79fb      	ldrb	r3, [r7, #7]
 8001074:	2be9      	cmp	r3, #233	; 0xe9
 8001076:	d101      	bne.n	800107c <ILI9341_Draw_Char_IN_BUFFER+0x30>
 8001078:	2382      	movs	r3, #130	; 0x82
 800107a:	71fb      	strb	r3, [r7, #7]
			if(Character==201)Character=144;
 800107c:	79fb      	ldrb	r3, [r7, #7]
 800107e:	2bc9      	cmp	r3, #201	; 0xc9
 8001080:	d101      	bne.n	8001086 <ILI9341_Draw_Char_IN_BUFFER+0x3a>
 8001082:	2390      	movs	r3, #144	; 0x90
 8001084:	71fb      	strb	r3, [r7, #7]
			if(Character==232)Character=138;
 8001086:	79fb      	ldrb	r3, [r7, #7]
 8001088:	2be8      	cmp	r3, #232	; 0xe8
 800108a:	d101      	bne.n	8001090 <ILI9341_Draw_Char_IN_BUFFER+0x44>
 800108c:	238a      	movs	r3, #138	; 0x8a
 800108e:	71fb      	strb	r3, [r7, #7]
			if(Character==200)Character=69;
 8001090:	79fb      	ldrb	r3, [r7, #7]
 8001092:	2bc8      	cmp	r3, #200	; 0xc8
 8001094:	d101      	bne.n	800109a <ILI9341_Draw_Char_IN_BUFFER+0x4e>
 8001096:	2345      	movs	r3, #69	; 0x45
 8001098:	71fb      	strb	r3, [r7, #7]
			if(Character==234)Character=136;
 800109a:	79fb      	ldrb	r3, [r7, #7]
 800109c:	2bea      	cmp	r3, #234	; 0xea
 800109e:	d101      	bne.n	80010a4 <ILI9341_Draw_Char_IN_BUFFER+0x58>
 80010a0:	2388      	movs	r3, #136	; 0x88
 80010a2:	71fb      	strb	r3, [r7, #7]
			if(Character==202)Character=69;
 80010a4:	79fb      	ldrb	r3, [r7, #7]
 80010a6:	2bca      	cmp	r3, #202	; 0xca
 80010a8:	d101      	bne.n	80010ae <ILI9341_Draw_Char_IN_BUFFER+0x62>
 80010aa:	2345      	movs	r3, #69	; 0x45
 80010ac:	71fb      	strb	r3, [r7, #7]
			if(Character==224)Character=133;
 80010ae:	79fb      	ldrb	r3, [r7, #7]
 80010b0:	2be0      	cmp	r3, #224	; 0xe0
 80010b2:	d101      	bne.n	80010b8 <ILI9341_Draw_Char_IN_BUFFER+0x6c>
 80010b4:	2385      	movs	r3, #133	; 0x85
 80010b6:	71fb      	strb	r3, [r7, #7]
			if(Character==192)Character=65;
 80010b8:	79fb      	ldrb	r3, [r7, #7]
 80010ba:	2bc0      	cmp	r3, #192	; 0xc0
 80010bc:	d101      	bne.n	80010c2 <ILI9341_Draw_Char_IN_BUFFER+0x76>
 80010be:	2341      	movs	r3, #65	; 0x41
 80010c0:	71fb      	strb	r3, [r7, #7]
			if(Character==226)Character=131;
 80010c2:	79fb      	ldrb	r3, [r7, #7]
 80010c4:	2be2      	cmp	r3, #226	; 0xe2
 80010c6:	d101      	bne.n	80010cc <ILI9341_Draw_Char_IN_BUFFER+0x80>
 80010c8:	2383      	movs	r3, #131	; 0x83
 80010ca:	71fb      	strb	r3, [r7, #7]
			if(Character==194)Character=65;
 80010cc:	79fb      	ldrb	r3, [r7, #7]
 80010ce:	2bc2      	cmp	r3, #194	; 0xc2
 80010d0:	d101      	bne.n	80010d6 <ILI9341_Draw_Char_IN_BUFFER+0x8a>
 80010d2:	2341      	movs	r3, #65	; 0x41
 80010d4:	71fb      	strb	r3, [r7, #7]
			if(Character==244)Character=147;
 80010d6:	79fb      	ldrb	r3, [r7, #7]
 80010d8:	2bf4      	cmp	r3, #244	; 0xf4
 80010da:	d101      	bne.n	80010e0 <ILI9341_Draw_Char_IN_BUFFER+0x94>
 80010dc:	2393      	movs	r3, #147	; 0x93
 80010de:	71fb      	strb	r3, [r7, #7]
			if(Character==231)Character=135;
 80010e0:	79fb      	ldrb	r3, [r7, #7]
 80010e2:	2be7      	cmp	r3, #231	; 0xe7
 80010e4:	d101      	bne.n	80010ea <ILI9341_Draw_Char_IN_BUFFER+0x9e>
 80010e6:	2387      	movs	r3, #135	; 0x87
 80010e8:	71fb      	strb	r3, [r7, #7]
			if(Character==199)Character=128;
 80010ea:	79fb      	ldrb	r3, [r7, #7]
 80010ec:	2bc7      	cmp	r3, #199	; 0xc7
 80010ee:	d101      	bne.n	80010f4 <ILI9341_Draw_Char_IN_BUFFER+0xa8>
 80010f0:	2380      	movs	r3, #128	; 0x80
 80010f2:	71fb      	strb	r3, [r7, #7]
			if(Character==249)Character=151;
 80010f4:	79fb      	ldrb	r3, [r7, #7]
 80010f6:	2bf9      	cmp	r3, #249	; 0xf9
 80010f8:	d101      	bne.n	80010fe <ILI9341_Draw_Char_IN_BUFFER+0xb2>
 80010fa:	2397      	movs	r3, #151	; 0x97
 80010fc:	71fb      	strb	r3, [r7, #7]
			if(Character==217)Character=85;
 80010fe:	79fb      	ldrb	r3, [r7, #7]
 8001100:	2bd9      	cmp	r3, #217	; 0xd9
 8001102:	d101      	bne.n	8001108 <ILI9341_Draw_Char_IN_BUFFER+0xbc>
 8001104:	2355      	movs	r3, #85	; 0x55
 8001106:	71fb      	strb	r3, [r7, #7]
			if(Character==251)Character=150;
 8001108:	79fb      	ldrb	r3, [r7, #7]
 800110a:	2bfb      	cmp	r3, #251	; 0xfb
 800110c:	d101      	bne.n	8001112 <ILI9341_Draw_Char_IN_BUFFER+0xc6>
 800110e:	2396      	movs	r3, #150	; 0x96
 8001110:	71fb      	strb	r3, [r7, #7]
			if(Character==219)Character=85;
 8001112:	79fb      	ldrb	r3, [r7, #7]
 8001114:	2bdb      	cmp	r3, #219	; 0xdb
 8001116:	d101      	bne.n	800111c <ILI9341_Draw_Char_IN_BUFFER+0xd0>
 8001118:	2355      	movs	r3, #85	; 0x55
 800111a:	71fb      	strb	r3, [r7, #7]

	}
	function_char = Character;
 800111c:	79fb      	ldrb	r3, [r7, #7]
 800111e:	75fb      	strb	r3, [r7, #23]

	if (function_char < ' ') {
 8001120:	7dfb      	ldrb	r3, [r7, #23]
 8001122:	2b1f      	cmp	r3, #31
 8001124:	d802      	bhi.n	800112c <ILI9341_Draw_Char_IN_BUFFER+0xe0>
		Character = 0;
 8001126:	2300      	movs	r3, #0
 8001128:	71fb      	strb	r3, [r7, #7]
 800112a:	e002      	b.n	8001132 <ILI9341_Draw_Char_IN_BUFFER+0xe6>
	}
	else {
		function_char -= 32;
 800112c:	7dfb      	ldrb	r3, [r7, #23]
 800112e:	3b20      	subs	r3, #32
 8001130:	75fb      	strb	r3, [r7, #23]
	}

	ptr_ascii = (char*)&font12x16[function_char][0];
 8001132:	7dfb      	ldrb	r3, [r7, #23]
 8001134:	015b      	lsls	r3, r3, #5
 8001136:	4a32      	ldr	r2, [pc, #200]	; (8001200 <ILI9341_Draw_Char_IN_BUFFER+0x1b4>)
 8001138:	4413      	add	r3, r2
 800113a:	60bb      	str	r3, [r7, #8]
	ptr1 = buffer_one_char;
 800113c:	4b31      	ldr	r3, [pc, #196]	; (8001204 <ILI9341_Draw_Char_IN_BUFFER+0x1b8>)
 800113e:	60fb      	str	r3, [r7, #12]
	for (j=0; j<16; j++) {
 8001140:	2300      	movs	r3, #0
 8001142:	827b      	strh	r3, [r7, #18]
 8001144:	e053      	b.n	80011ee <ILI9341_Draw_Char_IN_BUFFER+0x1a2>
		for (i=0; i<8; i++) {
 8001146:	2300      	movs	r3, #0
 8001148:	82bb      	strh	r3, [r7, #20]
 800114a:	e01d      	b.n	8001188 <ILI9341_Draw_Char_IN_BUFFER+0x13c>
			if (*ptr_ascii & (0x01<<i)) {		//if (temp[j*2] & (0x01<<i)) {
 800114c:	68bb      	ldr	r3, [r7, #8]
 800114e:	781b      	ldrb	r3, [r3, #0]
 8001150:	461a      	mov	r2, r3
 8001152:	8abb      	ldrh	r3, [r7, #20]
 8001154:	fa42 f303 	asr.w	r3, r2, r3
 8001158:	f003 0301 	and.w	r3, r3, #1
 800115c:	2b00      	cmp	r3, #0
 800115e:	d008      	beq.n	8001172 <ILI9341_Draw_Char_IN_BUFFER+0x126>
				*(ptr1+11-i) = Colour;
 8001160:	8abb      	ldrh	r3, [r7, #20]
 8001162:	f1c3 030b 	rsb	r3, r3, #11
 8001166:	005b      	lsls	r3, r3, #1
 8001168:	68fa      	ldr	r2, [r7, #12]
 800116a:	4413      	add	r3, r2
 800116c:	883a      	ldrh	r2, [r7, #0]
 800116e:	801a      	strh	r2, [r3, #0]
 8001170:	e007      	b.n	8001182 <ILI9341_Draw_Char_IN_BUFFER+0x136>
			}
			else *(ptr1+11-i) = Background_Colour;
 8001172:	8abb      	ldrh	r3, [r7, #20]
 8001174:	f1c3 030b 	rsb	r3, r3, #11
 8001178:	005b      	lsls	r3, r3, #1
 800117a:	68fa      	ldr	r2, [r7, #12]
 800117c:	4413      	add	r3, r2
 800117e:	8cba      	ldrh	r2, [r7, #36]	; 0x24
 8001180:	801a      	strh	r2, [r3, #0]
		for (i=0; i<8; i++) {
 8001182:	8abb      	ldrh	r3, [r7, #20]
 8001184:	3301      	adds	r3, #1
 8001186:	82bb      	strh	r3, [r7, #20]
 8001188:	8abb      	ldrh	r3, [r7, #20]
 800118a:	2b07      	cmp	r3, #7
 800118c:	d9de      	bls.n	800114c <ILI9341_Draw_Char_IN_BUFFER+0x100>
		}
		ptr_ascii++;
 800118e:	68bb      	ldr	r3, [r7, #8]
 8001190:	3301      	adds	r3, #1
 8001192:	60bb      	str	r3, [r7, #8]
		for (i=0; i<4; i++) {
 8001194:	2300      	movs	r3, #0
 8001196:	82bb      	strh	r3, [r7, #20]
 8001198:	e01d      	b.n	80011d6 <ILI9341_Draw_Char_IN_BUFFER+0x18a>
				if (*ptr_ascii & (0x01<<i)) {	//if (temp[(j*2)+1] & (0x01<<i)) {
 800119a:	68bb      	ldr	r3, [r7, #8]
 800119c:	781b      	ldrb	r3, [r3, #0]
 800119e:	461a      	mov	r2, r3
 80011a0:	8abb      	ldrh	r3, [r7, #20]
 80011a2:	fa42 f303 	asr.w	r3, r2, r3
 80011a6:	f003 0301 	and.w	r3, r3, #1
 80011aa:	2b00      	cmp	r3, #0
 80011ac:	d008      	beq.n	80011c0 <ILI9341_Draw_Char_IN_BUFFER+0x174>
					*(ptr1+3-i) = Colour;
 80011ae:	8abb      	ldrh	r3, [r7, #20]
 80011b0:	f1c3 0303 	rsb	r3, r3, #3
 80011b4:	005b      	lsls	r3, r3, #1
 80011b6:	68fa      	ldr	r2, [r7, #12]
 80011b8:	4413      	add	r3, r2
 80011ba:	883a      	ldrh	r2, [r7, #0]
 80011bc:	801a      	strh	r2, [r3, #0]
 80011be:	e007      	b.n	80011d0 <ILI9341_Draw_Char_IN_BUFFER+0x184>
				}
				else *(ptr1+3-i) = Background_Colour;
 80011c0:	8abb      	ldrh	r3, [r7, #20]
 80011c2:	f1c3 0303 	rsb	r3, r3, #3
 80011c6:	005b      	lsls	r3, r3, #1
 80011c8:	68fa      	ldr	r2, [r7, #12]
 80011ca:	4413      	add	r3, r2
 80011cc:	8cba      	ldrh	r2, [r7, #36]	; 0x24
 80011ce:	801a      	strh	r2, [r3, #0]
		for (i=0; i<4; i++) {
 80011d0:	8abb      	ldrh	r3, [r7, #20]
 80011d2:	3301      	adds	r3, #1
 80011d4:	82bb      	strh	r3, [r7, #20]
 80011d6:	8abb      	ldrh	r3, [r7, #20]
 80011d8:	2b03      	cmp	r3, #3
 80011da:	d9de      	bls.n	800119a <ILI9341_Draw_Char_IN_BUFFER+0x14e>
			}
		ptr_ascii++;
 80011dc:	68bb      	ldr	r3, [r7, #8]
 80011de:	3301      	adds	r3, #1
 80011e0:	60bb      	str	r3, [r7, #8]
		ptr1+=CHAR_WIDTH12x16;
 80011e2:	68fb      	ldr	r3, [r7, #12]
 80011e4:	3318      	adds	r3, #24
 80011e6:	60fb      	str	r3, [r7, #12]
	for (j=0; j<16; j++) {
 80011e8:	8a7b      	ldrh	r3, [r7, #18]
 80011ea:	3301      	adds	r3, #1
 80011ec:	827b      	strh	r3, [r7, #18]
 80011ee:	8a7b      	ldrh	r3, [r7, #18]
 80011f0:	2b0f      	cmp	r3, #15
 80011f2:	d9a8      	bls.n	8001146 <ILI9341_Draw_Char_IN_BUFFER+0xfa>
	}

}
 80011f4:	bf00      	nop
 80011f6:	bf00      	nop
 80011f8:	3718      	adds	r7, #24
 80011fa:	46bd      	mov	sp, r7
 80011fc:	bc90      	pop	{r4, r7}
 80011fe:	4770      	bx	lr
 8001200:	08008cb8 	.word	0x08008cb8
 8001204:	20002a7c 	.word	0x20002a7c

08001208 <LCD_WRITE_DMA_STRING>:

void LCD_WRITE_DMA_STRING(const char* Text, uint16_t X, uint16_t Y, uint16_t Colour, uint16_t Size, uint16_t Background_Colour)
{
 8001208:	b590      	push	{r4, r7, lr}
 800120a:	b08d      	sub	sp, #52	; 0x34
 800120c:	af02      	add	r7, sp, #8
 800120e:	60f8      	str	r0, [r7, #12]
 8001210:	4608      	mov	r0, r1
 8001212:	4611      	mov	r1, r2
 8001214:	461a      	mov	r2, r3
 8001216:	4603      	mov	r3, r0
 8001218:	817b      	strh	r3, [r7, #10]
 800121a:	460b      	mov	r3, r1
 800121c:	813b      	strh	r3, [r7, #8]
 800121e:	4613      	mov	r3, r2
 8001220:	80fb      	strh	r3, [r7, #6]
	uint16_t *ptr_1ligne;
	int cpt_char=0;
 8001222:	2300      	movs	r3, #0
 8001224:	623b      	str	r3, [r7, #32]
	int x_save,y_save;
	int nb_pixel_string;

	while(LCD_SPI_DMA_IN_PROGRESS){}
 8001226:	bf00      	nop
 8001228:	4b41      	ldr	r3, [pc, #260]	; (8001330 <LCD_WRITE_DMA_STRING+0x128>)
 800122a:	681b      	ldr	r3, [r3, #0]
 800122c:	2b00      	cmp	r3, #0
 800122e:	d1fb      	bne.n	8001228 <LCD_WRITE_DMA_STRING+0x20>
	LCD_SPI_DMA_IN_PROGRESS=1;
 8001230:	4b3f      	ldr	r3, [pc, #252]	; (8001330 <LCD_WRITE_DMA_STRING+0x128>)
 8001232:	2201      	movs	r2, #1
 8001234:	601a      	str	r2, [r3, #0]

	nb_pixel_string = strlen(Text)*CHAR_WIDTH12x16;			//Combien de pixel de large
 8001236:	68f8      	ldr	r0, [r7, #12]
 8001238:	f7ff f83a 	bl	80002b0 <strlen>
 800123c:	4602      	mov	r2, r0
 800123e:	4613      	mov	r3, r2
 8001240:	005b      	lsls	r3, r3, #1
 8001242:	4413      	add	r3, r2
 8001244:	009b      	lsls	r3, r3, #2
 8001246:	61bb      	str	r3, [r7, #24]

	x_save = X;
 8001248:	897b      	ldrh	r3, [r7, #10]
 800124a:	617b      	str	r3, [r7, #20]
	y_save = Y;
 800124c:	893b      	ldrh	r3, [r7, #8]
 800124e:	613b      	str	r3, [r7, #16]
	ptr_1ligne = buffer_1_ligne;
 8001250:	4b38      	ldr	r3, [pc, #224]	; (8001334 <LCD_WRITE_DMA_STRING+0x12c>)
 8001252:	627b      	str	r3, [r7, #36]	; 0x24

	 while (*Text) {				//Tant que la string n'est pas terminé
 8001254:	e04b      	b.n	80012ee <LCD_WRITE_DMA_STRING+0xe6>
		 	 cpt_char++;			//On compte les caractère
 8001256:	6a3b      	ldr	r3, [r7, #32]
 8001258:	3301      	adds	r3, #1
 800125a:	623b      	str	r3, [r7, #32]
		 	 ILI9341_Draw_Char_IN_BUFFER(*Text++, X, Y, Colour, Size, Background_Colour);	//Convertit le char dans un buffer en pixel
 800125c:	68fb      	ldr	r3, [r7, #12]
 800125e:	1c5a      	adds	r2, r3, #1
 8001260:	60fa      	str	r2, [r7, #12]
 8001262:	7818      	ldrb	r0, [r3, #0]
 8001264:	88fc      	ldrh	r4, [r7, #6]
 8001266:	893a      	ldrh	r2, [r7, #8]
 8001268:	8979      	ldrh	r1, [r7, #10]
 800126a:	8fbb      	ldrh	r3, [r7, #60]	; 0x3c
 800126c:	9301      	str	r3, [sp, #4]
 800126e:	8f3b      	ldrh	r3, [r7, #56]	; 0x38
 8001270:	9300      	str	r3, [sp, #0]
 8001272:	4623      	mov	r3, r4
 8001274:	f7ff feea 	bl	800104c <ILI9341_Draw_Char_IN_BUFFER>
	        X += (CHAR_WIDTH12x16+1)*Size;
 8001278:	8f3b      	ldrh	r3, [r7, #56]	; 0x38
 800127a:	461a      	mov	r2, r3
 800127c:	0052      	lsls	r2, r2, #1
 800127e:	441a      	add	r2, r3
 8001280:	0092      	lsls	r2, r2, #2
 8001282:	4413      	add	r3, r2
 8001284:	b29a      	uxth	r2, r3
 8001286:	897b      	ldrh	r3, [r7, #10]
 8001288:	4413      	add	r3, r2
 800128a:	817b      	strh	r3, [r7, #10]

	        for(uint8_t k=0;k<16;k++){		//Copy le caractère dans la ligne a envoyé par DMA
 800128c:	2300      	movs	r3, #0
 800128e:	77fb      	strb	r3, [r7, #31]
 8001290:	e021      	b.n	80012d6 <LCD_WRITE_DMA_STRING+0xce>
				for(uint8_t z=0;z<12;z++){
 8001292:	2300      	movs	r3, #0
 8001294:	77bb      	strb	r3, [r7, #30]
 8001296:	e010      	b.n	80012ba <LCD_WRITE_DMA_STRING+0xb2>
					*ptr_1ligne++ = buffer_one_char[z+(k*12)];
 8001298:	7fb9      	ldrb	r1, [r7, #30]
 800129a:	7ffa      	ldrb	r2, [r7, #31]
 800129c:	4613      	mov	r3, r2
 800129e:	005b      	lsls	r3, r3, #1
 80012a0:	4413      	add	r3, r2
 80012a2:	009b      	lsls	r3, r3, #2
 80012a4:	18ca      	adds	r2, r1, r3
 80012a6:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80012a8:	1c99      	adds	r1, r3, #2
 80012aa:	6279      	str	r1, [r7, #36]	; 0x24
 80012ac:	4922      	ldr	r1, [pc, #136]	; (8001338 <LCD_WRITE_DMA_STRING+0x130>)
 80012ae:	f831 2012 	ldrh.w	r2, [r1, r2, lsl #1]
 80012b2:	801a      	strh	r2, [r3, #0]
				for(uint8_t z=0;z<12;z++){
 80012b4:	7fbb      	ldrb	r3, [r7, #30]
 80012b6:	3301      	adds	r3, #1
 80012b8:	77bb      	strb	r3, [r7, #30]
 80012ba:	7fbb      	ldrb	r3, [r7, #30]
 80012bc:	2b0b      	cmp	r3, #11
 80012be:	d9eb      	bls.n	8001298 <LCD_WRITE_DMA_STRING+0x90>
				}
				ptr_1ligne+=nb_pixel_string-12;
 80012c0:	69bb      	ldr	r3, [r7, #24]
 80012c2:	f103 4300 	add.w	r3, r3, #2147483648	; 0x80000000
 80012c6:	3b0c      	subs	r3, #12
 80012c8:	005b      	lsls	r3, r3, #1
 80012ca:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 80012cc:	4413      	add	r3, r2
 80012ce:	627b      	str	r3, [r7, #36]	; 0x24
	        for(uint8_t k=0;k<16;k++){		//Copy le caractère dans la ligne a envoyé par DMA
 80012d0:	7ffb      	ldrb	r3, [r7, #31]
 80012d2:	3301      	adds	r3, #1
 80012d4:	77fb      	strb	r3, [r7, #31]
 80012d6:	7ffb      	ldrb	r3, [r7, #31]
 80012d8:	2b0f      	cmp	r3, #15
 80012da:	d9da      	bls.n	8001292 <LCD_WRITE_DMA_STRING+0x8a>
	        }
	        ptr_1ligne = &(buffer_1_ligne[12*cpt_char]);
 80012dc:	6a3a      	ldr	r2, [r7, #32]
 80012de:	4613      	mov	r3, r2
 80012e0:	005b      	lsls	r3, r3, #1
 80012e2:	4413      	add	r3, r2
 80012e4:	009b      	lsls	r3, r3, #2
 80012e6:	005b      	lsls	r3, r3, #1
 80012e8:	4a12      	ldr	r2, [pc, #72]	; (8001334 <LCD_WRITE_DMA_STRING+0x12c>)
 80012ea:	4413      	add	r3, r2
 80012ec:	627b      	str	r3, [r7, #36]	; 0x24
	 while (*Text) {				//Tant que la string n'est pas terminé
 80012ee:	68fb      	ldr	r3, [r7, #12]
 80012f0:	781b      	ldrb	r3, [r3, #0]
 80012f2:	2b00      	cmp	r3, #0
 80012f4:	d1af      	bne.n	8001256 <LCD_WRITE_DMA_STRING+0x4e>
	    }

	 ILI9341_Set_Address(x_save, y_save, x_save+nb_pixel_string-1, y_save+16-1);
 80012f6:	697b      	ldr	r3, [r7, #20]
 80012f8:	b298      	uxth	r0, r3
 80012fa:	693b      	ldr	r3, [r7, #16]
 80012fc:	b299      	uxth	r1, r3
 80012fe:	697b      	ldr	r3, [r7, #20]
 8001300:	b29a      	uxth	r2, r3
 8001302:	69bb      	ldr	r3, [r7, #24]
 8001304:	b29b      	uxth	r3, r3
 8001306:	4413      	add	r3, r2
 8001308:	b29b      	uxth	r3, r3
 800130a:	3b01      	subs	r3, #1
 800130c:	b29a      	uxth	r2, r3
 800130e:	693b      	ldr	r3, [r7, #16]
 8001310:	b29b      	uxth	r3, r3
 8001312:	330f      	adds	r3, #15
 8001314:	b29b      	uxth	r3, r3
 8001316:	f000 fa31 	bl	800177c <ILI9341_Set_Address>
	 ILI9341_Draw_buffer_Burst_DMA(buffer_1_ligne, nb_pixel_string*16 );	//Envoie la ligne au complet par DMA
 800131a:	69bb      	ldr	r3, [r7, #24]
 800131c:	011b      	lsls	r3, r3, #4
 800131e:	4619      	mov	r1, r3
 8001320:	4804      	ldr	r0, [pc, #16]	; (8001334 <LCD_WRITE_DMA_STRING+0x12c>)
 8001322:	f000 fcb9 	bl	8001c98 <ILI9341_Draw_buffer_Burst_DMA>

}
 8001326:	bf00      	nop
 8001328:	372c      	adds	r7, #44	; 0x2c
 800132a:	46bd      	mov	sp, r7
 800132c:	bd90      	pop	{r4, r7, pc}
 800132e:	bf00      	nop
 8001330:	20000278 	.word	0x20000278
 8001334:	2000027c 	.word	0x2000027c
 8001338:	20002a7c 	.word	0x20002a7c

0800133c <ILI9341_Draw_Char_burst>:

void ILI9341_Draw_Char_burst(char Character, uint16_t X, uint16_t Y, uint16_t Colour, uint16_t Size, uint16_t Background_Colour)
{
 800133c:	b590      	push	{r4, r7, lr}
 800133e:	b091      	sub	sp, #68	; 0x44
 8001340:	af00      	add	r7, sp, #0
 8001342:	4604      	mov	r4, r0
 8001344:	4608      	mov	r0, r1
 8001346:	4611      	mov	r1, r2
 8001348:	461a      	mov	r2, r3
 800134a:	4623      	mov	r3, r4
 800134c:	71fb      	strb	r3, [r7, #7]
 800134e:	4603      	mov	r3, r0
 8001350:	80bb      	strh	r3, [r7, #4]
 8001352:	460b      	mov	r3, r1
 8001354:	807b      	strh	r3, [r7, #2]
 8001356:	4613      	mov	r3, r2
 8001358:	803b      	strh	r3, [r7, #0]
	uint8_t 	function_char;
	uint16_t 	i,j;
	uint16_t *ptr1;
	char temp[32];
	if(Character>127){		//conversion entre ISO8859-1 ET le CP437
 800135a:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800135e:	2b00      	cmp	r3, #0
 8001360:	da54      	bge.n	800140c <ILI9341_Draw_Char_burst+0xd0>
		if(Character==233)Character=130;
 8001362:	79fb      	ldrb	r3, [r7, #7]
 8001364:	2be9      	cmp	r3, #233	; 0xe9
 8001366:	d101      	bne.n	800136c <ILI9341_Draw_Char_burst+0x30>
 8001368:	2382      	movs	r3, #130	; 0x82
 800136a:	71fb      	strb	r3, [r7, #7]
		if(Character==201)Character=144;
 800136c:	79fb      	ldrb	r3, [r7, #7]
 800136e:	2bc9      	cmp	r3, #201	; 0xc9
 8001370:	d101      	bne.n	8001376 <ILI9341_Draw_Char_burst+0x3a>
 8001372:	2390      	movs	r3, #144	; 0x90
 8001374:	71fb      	strb	r3, [r7, #7]
		if(Character==232)Character=138;
 8001376:	79fb      	ldrb	r3, [r7, #7]
 8001378:	2be8      	cmp	r3, #232	; 0xe8
 800137a:	d101      	bne.n	8001380 <ILI9341_Draw_Char_burst+0x44>
 800137c:	238a      	movs	r3, #138	; 0x8a
 800137e:	71fb      	strb	r3, [r7, #7]
		if(Character==200)Character=69;
 8001380:	79fb      	ldrb	r3, [r7, #7]
 8001382:	2bc8      	cmp	r3, #200	; 0xc8
 8001384:	d101      	bne.n	800138a <ILI9341_Draw_Char_burst+0x4e>
 8001386:	2345      	movs	r3, #69	; 0x45
 8001388:	71fb      	strb	r3, [r7, #7]
		if(Character==234)Character=136;
 800138a:	79fb      	ldrb	r3, [r7, #7]
 800138c:	2bea      	cmp	r3, #234	; 0xea
 800138e:	d101      	bne.n	8001394 <ILI9341_Draw_Char_burst+0x58>
 8001390:	2388      	movs	r3, #136	; 0x88
 8001392:	71fb      	strb	r3, [r7, #7]
		if(Character==202)Character=69;
 8001394:	79fb      	ldrb	r3, [r7, #7]
 8001396:	2bca      	cmp	r3, #202	; 0xca
 8001398:	d101      	bne.n	800139e <ILI9341_Draw_Char_burst+0x62>
 800139a:	2345      	movs	r3, #69	; 0x45
 800139c:	71fb      	strb	r3, [r7, #7]
		if(Character==224)Character=133;
 800139e:	79fb      	ldrb	r3, [r7, #7]
 80013a0:	2be0      	cmp	r3, #224	; 0xe0
 80013a2:	d101      	bne.n	80013a8 <ILI9341_Draw_Char_burst+0x6c>
 80013a4:	2385      	movs	r3, #133	; 0x85
 80013a6:	71fb      	strb	r3, [r7, #7]
		if(Character==192)Character=65;
 80013a8:	79fb      	ldrb	r3, [r7, #7]
 80013aa:	2bc0      	cmp	r3, #192	; 0xc0
 80013ac:	d101      	bne.n	80013b2 <ILI9341_Draw_Char_burst+0x76>
 80013ae:	2341      	movs	r3, #65	; 0x41
 80013b0:	71fb      	strb	r3, [r7, #7]
		if(Character==226)Character=131;
 80013b2:	79fb      	ldrb	r3, [r7, #7]
 80013b4:	2be2      	cmp	r3, #226	; 0xe2
 80013b6:	d101      	bne.n	80013bc <ILI9341_Draw_Char_burst+0x80>
 80013b8:	2383      	movs	r3, #131	; 0x83
 80013ba:	71fb      	strb	r3, [r7, #7]
		if(Character==194)Character=65;
 80013bc:	79fb      	ldrb	r3, [r7, #7]
 80013be:	2bc2      	cmp	r3, #194	; 0xc2
 80013c0:	d101      	bne.n	80013c6 <ILI9341_Draw_Char_burst+0x8a>
 80013c2:	2341      	movs	r3, #65	; 0x41
 80013c4:	71fb      	strb	r3, [r7, #7]
		if(Character==244)Character=147;
 80013c6:	79fb      	ldrb	r3, [r7, #7]
 80013c8:	2bf4      	cmp	r3, #244	; 0xf4
 80013ca:	d101      	bne.n	80013d0 <ILI9341_Draw_Char_burst+0x94>
 80013cc:	2393      	movs	r3, #147	; 0x93
 80013ce:	71fb      	strb	r3, [r7, #7]
		if(Character==231)Character=135;
 80013d0:	79fb      	ldrb	r3, [r7, #7]
 80013d2:	2be7      	cmp	r3, #231	; 0xe7
 80013d4:	d101      	bne.n	80013da <ILI9341_Draw_Char_burst+0x9e>
 80013d6:	2387      	movs	r3, #135	; 0x87
 80013d8:	71fb      	strb	r3, [r7, #7]
		if(Character==199)Character=128;
 80013da:	79fb      	ldrb	r3, [r7, #7]
 80013dc:	2bc7      	cmp	r3, #199	; 0xc7
 80013de:	d101      	bne.n	80013e4 <ILI9341_Draw_Char_burst+0xa8>
 80013e0:	2380      	movs	r3, #128	; 0x80
 80013e2:	71fb      	strb	r3, [r7, #7]
		if(Character==249)Character=151;
 80013e4:	79fb      	ldrb	r3, [r7, #7]
 80013e6:	2bf9      	cmp	r3, #249	; 0xf9
 80013e8:	d101      	bne.n	80013ee <ILI9341_Draw_Char_burst+0xb2>
 80013ea:	2397      	movs	r3, #151	; 0x97
 80013ec:	71fb      	strb	r3, [r7, #7]
		if(Character==217)Character=85;
 80013ee:	79fb      	ldrb	r3, [r7, #7]
 80013f0:	2bd9      	cmp	r3, #217	; 0xd9
 80013f2:	d101      	bne.n	80013f8 <ILI9341_Draw_Char_burst+0xbc>
 80013f4:	2355      	movs	r3, #85	; 0x55
 80013f6:	71fb      	strb	r3, [r7, #7]
		if(Character==251)Character=150;
 80013f8:	79fb      	ldrb	r3, [r7, #7]
 80013fa:	2bfb      	cmp	r3, #251	; 0xfb
 80013fc:	d101      	bne.n	8001402 <ILI9341_Draw_Char_burst+0xc6>
 80013fe:	2396      	movs	r3, #150	; 0x96
 8001400:	71fb      	strb	r3, [r7, #7]
		if(Character==219)Character=85;
 8001402:	79fb      	ldrb	r3, [r7, #7]
 8001404:	2bdb      	cmp	r3, #219	; 0xdb
 8001406:	d101      	bne.n	800140c <ILI9341_Draw_Char_burst+0xd0>
 8001408:	2355      	movs	r3, #85	; 0x55
 800140a:	71fb      	strb	r3, [r7, #7]

	}
	function_char = Character;
 800140c:	79fb      	ldrb	r3, [r7, #7]
 800140e:	f887 303f 	strb.w	r3, [r7, #63]	; 0x3f

	if (function_char < ' ') {
 8001412:	f897 303f 	ldrb.w	r3, [r7, #63]	; 0x3f
 8001416:	2b1f      	cmp	r3, #31
 8001418:	d802      	bhi.n	8001420 <ILI9341_Draw_Char_burst+0xe4>
		Character = 0;
 800141a:	2300      	movs	r3, #0
 800141c:	71fb      	strb	r3, [r7, #7]
 800141e:	e004      	b.n	800142a <ILI9341_Draw_Char_burst+0xee>
	}
	else {
		function_char -= 32;
 8001420:	f897 303f 	ldrb.w	r3, [r7, #63]	; 0x3f
 8001424:	3b20      	subs	r3, #32
 8001426:	f887 303f 	strb.w	r3, [r7, #63]	; 0x3f
	}

	for(uint8_t k = 0; k<32; k++)			//Copie du caratère dans un buffer temporaire
 800142a:	2300      	movs	r3, #0
 800142c:	f887 3033 	strb.w	r3, [r7, #51]	; 0x33
 8001430:	e013      	b.n	800145a <ILI9341_Draw_Char_burst+0x11e>
	{
		temp[k] = font12x16[function_char][k];
 8001432:	f897 103f 	ldrb.w	r1, [r7, #63]	; 0x3f
 8001436:	f897 2033 	ldrb.w	r2, [r7, #51]	; 0x33
 800143a:	f897 3033 	ldrb.w	r3, [r7, #51]	; 0x33
 800143e:	489c      	ldr	r0, [pc, #624]	; (80016b0 <ILI9341_Draw_Char_burst+0x374>)
 8001440:	0149      	lsls	r1, r1, #5
 8001442:	4401      	add	r1, r0
 8001444:	440a      	add	r2, r1
 8001446:	7812      	ldrb	r2, [r2, #0]
 8001448:	3340      	adds	r3, #64	; 0x40
 800144a:	443b      	add	r3, r7
 800144c:	f803 2c34 	strb.w	r2, [r3, #-52]
	for(uint8_t k = 0; k<32; k++)			//Copie du caratère dans un buffer temporaire
 8001450:	f897 3033 	ldrb.w	r3, [r7, #51]	; 0x33
 8001454:	3301      	adds	r3, #1
 8001456:	f887 3033 	strb.w	r3, [r7, #51]	; 0x33
 800145a:	f897 3033 	ldrb.w	r3, [r7, #51]	; 0x33
 800145e:	2b1f      	cmp	r3, #31
 8001460:	d9e7      	bls.n	8001432 <ILI9341_Draw_Char_burst+0xf6>
	}

// Draw pixels
	for(uint16_t q=0;q<CHAR_HEIGHT12x16*CHAR_WIDTH12x16*Size*Size;q++){
 8001462:	2300      	movs	r3, #0
 8001464:	863b      	strh	r3, [r7, #48]	; 0x30
 8001466:	e008      	b.n	800147a <ILI9341_Draw_Char_burst+0x13e>
			buffer_one_char[q]=Background_Colour;			//EFFACE LE BUFFER
 8001468:	8e3b      	ldrh	r3, [r7, #48]	; 0x30
 800146a:	4992      	ldr	r1, [pc, #584]	; (80016b4 <ILI9341_Draw_Char_burst+0x378>)
 800146c:	f8b7 2054 	ldrh.w	r2, [r7, #84]	; 0x54
 8001470:	f821 2013 	strh.w	r2, [r1, r3, lsl #1]
	for(uint16_t q=0;q<CHAR_HEIGHT12x16*CHAR_WIDTH12x16*Size*Size;q++){
 8001474:	8e3b      	ldrh	r3, [r7, #48]	; 0x30
 8001476:	3301      	adds	r3, #1
 8001478:	863b      	strh	r3, [r7, #48]	; 0x30
 800147a:	8e39      	ldrh	r1, [r7, #48]	; 0x30
 800147c:	f8b7 3050 	ldrh.w	r3, [r7, #80]	; 0x50
 8001480:	f8b7 2050 	ldrh.w	r2, [r7, #80]	; 0x50
 8001484:	fb03 f202 	mul.w	r2, r3, r2
 8001488:	4613      	mov	r3, r2
 800148a:	005b      	lsls	r3, r3, #1
 800148c:	4413      	add	r3, r2
 800148e:	019b      	lsls	r3, r3, #6
 8001490:	4299      	cmp	r1, r3
 8001492:	dbe9      	blt.n	8001468 <ILI9341_Draw_Char_burst+0x12c>
	}

	ptr1 = buffer_one_char;
 8001494:	4b87      	ldr	r3, [pc, #540]	; (80016b4 <ILI9341_Draw_Char_burst+0x378>)
 8001496:	637b      	str	r3, [r7, #52]	; 0x34
	for (j=0; j<16; j++) {				//Pour les 16 lignes
 8001498:	2300      	movs	r3, #0
 800149a:	877b      	strh	r3, [r7, #58]	; 0x3a
 800149c:	e0d8      	b.n	8001650 <ILI9341_Draw_Char_burst+0x314>
		for (i=0; i<8; i++) {			//pour les 8 dernière colonne
 800149e:	2300      	movs	r3, #0
 80014a0:	87bb      	strh	r3, [r7, #60]	; 0x3c
 80014a2:	e05d      	b.n	8001560 <ILI9341_Draw_Char_burst+0x224>
			if (temp[j*2] & (0x01<<i)) {
 80014a4:	8f7b      	ldrh	r3, [r7, #58]	; 0x3a
 80014a6:	005b      	lsls	r3, r3, #1
 80014a8:	3340      	adds	r3, #64	; 0x40
 80014aa:	443b      	add	r3, r7
 80014ac:	f813 3c34 	ldrb.w	r3, [r3, #-52]
 80014b0:	461a      	mov	r2, r3
 80014b2:	8fbb      	ldrh	r3, [r7, #60]	; 0x3c
 80014b4:	fa42 f303 	asr.w	r3, r2, r3
 80014b8:	f003 0301 	and.w	r3, r3, #1
 80014bc:	2b00      	cmp	r3, #0
 80014be:	d04c      	beq.n	800155a <ILI9341_Draw_Char_burst+0x21e>
				if(Size==1)*(ptr1+11-i) = Colour;
 80014c0:	f8b7 3050 	ldrh.w	r3, [r7, #80]	; 0x50
 80014c4:	2b01      	cmp	r3, #1
 80014c6:	d108      	bne.n	80014da <ILI9341_Draw_Char_burst+0x19e>
 80014c8:	8fbb      	ldrh	r3, [r7, #60]	; 0x3c
 80014ca:	f1c3 030b 	rsb	r3, r3, #11
 80014ce:	005b      	lsls	r3, r3, #1
 80014d0:	6b7a      	ldr	r2, [r7, #52]	; 0x34
 80014d2:	4413      	add	r3, r2
 80014d4:	883a      	ldrh	r2, [r7, #0]
 80014d6:	801a      	strh	r2, [r3, #0]
 80014d8:	e03f      	b.n	800155a <ILI9341_Draw_Char_burst+0x21e>
				else {
					for(uint8_t ww=0;ww<Size;ww++){			//For width
 80014da:	2300      	movs	r3, #0
 80014dc:	f887 302f 	strb.w	r3, [r7, #47]	; 0x2f
 80014e0:	e034      	b.n	800154c <ILI9341_Draw_Char_burst+0x210>
						for(uint8_t xx=0;xx<Size;xx++){	//Si le Size est >1, on fait un carré pour agrandir le pixel
 80014e2:	2300      	movs	r3, #0
 80014e4:	f887 302e 	strb.w	r3, [r7, #46]	; 0x2e
 80014e8:	e024      	b.n	8001534 <ILI9341_Draw_Char_burst+0x1f8>
							*(ptr1+(11*Size)-(i*Size)+(CHAR_WIDTH12x16*Size*ww)+xx) =Colour;
 80014ea:	f8b7 2050 	ldrh.w	r2, [r7, #80]	; 0x50
 80014ee:	4613      	mov	r3, r2
 80014f0:	009b      	lsls	r3, r3, #2
 80014f2:	4413      	add	r3, r2
 80014f4:	005b      	lsls	r3, r3, #1
 80014f6:	4413      	add	r3, r2
 80014f8:	8fba      	ldrh	r2, [r7, #60]	; 0x3c
 80014fa:	f8b7 1050 	ldrh.w	r1, [r7, #80]	; 0x50
 80014fe:	fb01 f202 	mul.w	r2, r1, r2
 8001502:	1a99      	subs	r1, r3, r2
 8001504:	f8b7 3050 	ldrh.w	r3, [r7, #80]	; 0x50
 8001508:	f897 202f 	ldrb.w	r2, [r7, #47]	; 0x2f
 800150c:	fb03 f202 	mul.w	r2, r3, r2
 8001510:	4613      	mov	r3, r2
 8001512:	005b      	lsls	r3, r3, #1
 8001514:	4413      	add	r3, r2
 8001516:	009b      	lsls	r3, r3, #2
 8001518:	18ca      	adds	r2, r1, r3
 800151a:	f897 302e 	ldrb.w	r3, [r7, #46]	; 0x2e
 800151e:	4413      	add	r3, r2
 8001520:	005b      	lsls	r3, r3, #1
 8001522:	6b7a      	ldr	r2, [r7, #52]	; 0x34
 8001524:	4413      	add	r3, r2
 8001526:	883a      	ldrh	r2, [r7, #0]
 8001528:	801a      	strh	r2, [r3, #0]
						for(uint8_t xx=0;xx<Size;xx++){	//Si le Size est >1, on fait un carré pour agrandir le pixel
 800152a:	f897 302e 	ldrb.w	r3, [r7, #46]	; 0x2e
 800152e:	3301      	adds	r3, #1
 8001530:	f887 302e 	strb.w	r3, [r7, #46]	; 0x2e
 8001534:	f897 302e 	ldrb.w	r3, [r7, #46]	; 0x2e
 8001538:	b29b      	uxth	r3, r3
 800153a:	f8b7 2050 	ldrh.w	r2, [r7, #80]	; 0x50
 800153e:	429a      	cmp	r2, r3
 8001540:	d8d3      	bhi.n	80014ea <ILI9341_Draw_Char_burst+0x1ae>
					for(uint8_t ww=0;ww<Size;ww++){			//For width
 8001542:	f897 302f 	ldrb.w	r3, [r7, #47]	; 0x2f
 8001546:	3301      	adds	r3, #1
 8001548:	f887 302f 	strb.w	r3, [r7, #47]	; 0x2f
 800154c:	f897 302f 	ldrb.w	r3, [r7, #47]	; 0x2f
 8001550:	b29b      	uxth	r3, r3
 8001552:	f8b7 2050 	ldrh.w	r2, [r7, #80]	; 0x50
 8001556:	429a      	cmp	r2, r3
 8001558:	d8c3      	bhi.n	80014e2 <ILI9341_Draw_Char_burst+0x1a6>
		for (i=0; i<8; i++) {			//pour les 8 dernière colonne
 800155a:	8fbb      	ldrh	r3, [r7, #60]	; 0x3c
 800155c:	3301      	adds	r3, #1
 800155e:	87bb      	strh	r3, [r7, #60]	; 0x3c
 8001560:	8fbb      	ldrh	r3, [r7, #60]	; 0x3c
 8001562:	2b07      	cmp	r3, #7
 8001564:	d99e      	bls.n	80014a4 <ILI9341_Draw_Char_burst+0x168>
					}
				}
			}
		}

		for (i=0; i<4; i++) {			//pour les 4 premières colonne
 8001566:	2300      	movs	r3, #0
 8001568:	87bb      	strh	r3, [r7, #60]	; 0x3c
 800156a:	e05c      	b.n	8001626 <ILI9341_Draw_Char_burst+0x2ea>
				if (temp[(j*2)+1] & (0x01<<i)) {
 800156c:	8f7b      	ldrh	r3, [r7, #58]	; 0x3a
 800156e:	005b      	lsls	r3, r3, #1
 8001570:	3301      	adds	r3, #1
 8001572:	3340      	adds	r3, #64	; 0x40
 8001574:	443b      	add	r3, r7
 8001576:	f813 3c34 	ldrb.w	r3, [r3, #-52]
 800157a:	461a      	mov	r2, r3
 800157c:	8fbb      	ldrh	r3, [r7, #60]	; 0x3c
 800157e:	fa42 f303 	asr.w	r3, r2, r3
 8001582:	f003 0301 	and.w	r3, r3, #1
 8001586:	2b00      	cmp	r3, #0
 8001588:	d04a      	beq.n	8001620 <ILI9341_Draw_Char_burst+0x2e4>
					if(Size==1)*(ptr1+3-i) = Colour;
 800158a:	f8b7 3050 	ldrh.w	r3, [r7, #80]	; 0x50
 800158e:	2b01      	cmp	r3, #1
 8001590:	d108      	bne.n	80015a4 <ILI9341_Draw_Char_burst+0x268>
 8001592:	8fbb      	ldrh	r3, [r7, #60]	; 0x3c
 8001594:	f1c3 0303 	rsb	r3, r3, #3
 8001598:	005b      	lsls	r3, r3, #1
 800159a:	6b7a      	ldr	r2, [r7, #52]	; 0x34
 800159c:	4413      	add	r3, r2
 800159e:	883a      	ldrh	r2, [r7, #0]
 80015a0:	801a      	strh	r2, [r3, #0]
 80015a2:	e03d      	b.n	8001620 <ILI9341_Draw_Char_burst+0x2e4>
					else{
						for(uint8_t ww=0;ww<Size;ww++){
 80015a4:	2300      	movs	r3, #0
 80015a6:	f887 302d 	strb.w	r3, [r7, #45]	; 0x2d
 80015aa:	e032      	b.n	8001612 <ILI9341_Draw_Char_burst+0x2d6>
							for(uint8_t xx=0;xx<Size;xx++){			//Si le Size est >1, on fait un carré pour agrandir le pixel
 80015ac:	2300      	movs	r3, #0
 80015ae:	f887 302c 	strb.w	r3, [r7, #44]	; 0x2c
 80015b2:	e022      	b.n	80015fa <ILI9341_Draw_Char_burst+0x2be>
									*(ptr1+(3*Size)-(i*Size)+(CHAR_WIDTH12x16*Size*ww)+xx) =Colour;
 80015b4:	f8b7 2050 	ldrh.w	r2, [r7, #80]	; 0x50
 80015b8:	4613      	mov	r3, r2
 80015ba:	005b      	lsls	r3, r3, #1
 80015bc:	4413      	add	r3, r2
 80015be:	8fba      	ldrh	r2, [r7, #60]	; 0x3c
 80015c0:	f8b7 1050 	ldrh.w	r1, [r7, #80]	; 0x50
 80015c4:	fb01 f202 	mul.w	r2, r1, r2
 80015c8:	1a99      	subs	r1, r3, r2
 80015ca:	f8b7 3050 	ldrh.w	r3, [r7, #80]	; 0x50
 80015ce:	f897 202d 	ldrb.w	r2, [r7, #45]	; 0x2d
 80015d2:	fb03 f202 	mul.w	r2, r3, r2
 80015d6:	4613      	mov	r3, r2
 80015d8:	005b      	lsls	r3, r3, #1
 80015da:	4413      	add	r3, r2
 80015dc:	009b      	lsls	r3, r3, #2
 80015de:	18ca      	adds	r2, r1, r3
 80015e0:	f897 302c 	ldrb.w	r3, [r7, #44]	; 0x2c
 80015e4:	4413      	add	r3, r2
 80015e6:	005b      	lsls	r3, r3, #1
 80015e8:	6b7a      	ldr	r2, [r7, #52]	; 0x34
 80015ea:	4413      	add	r3, r2
 80015ec:	883a      	ldrh	r2, [r7, #0]
 80015ee:	801a      	strh	r2, [r3, #0]
							for(uint8_t xx=0;xx<Size;xx++){			//Si le Size est >1, on fait un carré pour agrandir le pixel
 80015f0:	f897 302c 	ldrb.w	r3, [r7, #44]	; 0x2c
 80015f4:	3301      	adds	r3, #1
 80015f6:	f887 302c 	strb.w	r3, [r7, #44]	; 0x2c
 80015fa:	f897 302c 	ldrb.w	r3, [r7, #44]	; 0x2c
 80015fe:	b29b      	uxth	r3, r3
 8001600:	f8b7 2050 	ldrh.w	r2, [r7, #80]	; 0x50
 8001604:	429a      	cmp	r2, r3
 8001606:	d8d5      	bhi.n	80015b4 <ILI9341_Draw_Char_burst+0x278>
						for(uint8_t ww=0;ww<Size;ww++){
 8001608:	f897 302d 	ldrb.w	r3, [r7, #45]	; 0x2d
 800160c:	3301      	adds	r3, #1
 800160e:	f887 302d 	strb.w	r3, [r7, #45]	; 0x2d
 8001612:	f897 302d 	ldrb.w	r3, [r7, #45]	; 0x2d
 8001616:	b29b      	uxth	r3, r3
 8001618:	f8b7 2050 	ldrh.w	r2, [r7, #80]	; 0x50
 800161c:	429a      	cmp	r2, r3
 800161e:	d8c5      	bhi.n	80015ac <ILI9341_Draw_Char_burst+0x270>
		for (i=0; i<4; i++) {			//pour les 4 premières colonne
 8001620:	8fbb      	ldrh	r3, [r7, #60]	; 0x3c
 8001622:	3301      	adds	r3, #1
 8001624:	87bb      	strh	r3, [r7, #60]	; 0x3c
 8001626:	8fbb      	ldrh	r3, [r7, #60]	; 0x3c
 8001628:	2b03      	cmp	r3, #3
 800162a:	d99f      	bls.n	800156c <ILI9341_Draw_Char_burst+0x230>
							 }
						}
					}
				}
        }
    ptr1+=CHAR_WIDTH12x16*Size*Size;		//Changement de ligne pour les pixel
 800162c:	f8b7 3050 	ldrh.w	r3, [r7, #80]	; 0x50
 8001630:	f8b7 2050 	ldrh.w	r2, [r7, #80]	; 0x50
 8001634:	fb02 f303 	mul.w	r3, r2, r3
 8001638:	461a      	mov	r2, r3
 800163a:	4613      	mov	r3, r2
 800163c:	005b      	lsls	r3, r3, #1
 800163e:	4413      	add	r3, r2
 8001640:	00db      	lsls	r3, r3, #3
 8001642:	461a      	mov	r2, r3
 8001644:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8001646:	4413      	add	r3, r2
 8001648:	637b      	str	r3, [r7, #52]	; 0x34
	for (j=0; j<16; j++) {				//Pour les 16 lignes
 800164a:	8f7b      	ldrh	r3, [r7, #58]	; 0x3a
 800164c:	3301      	adds	r3, #1
 800164e:	877b      	strh	r3, [r7, #58]	; 0x3a
 8001650:	8f7b      	ldrh	r3, [r7, #58]	; 0x3a
 8001652:	2b0f      	cmp	r3, #15
 8001654:	f67f af23 	bls.w	800149e <ILI9341_Draw_Char_burst+0x162>
}
ILI9341_Set_Address(X, Y, X+(12*Size)-1, Y+(16*Size)-1);
 8001658:	f8b7 3050 	ldrh.w	r3, [r7, #80]	; 0x50
 800165c:	461a      	mov	r2, r3
 800165e:	0052      	lsls	r2, r2, #1
 8001660:	4413      	add	r3, r2
 8001662:	009b      	lsls	r3, r3, #2
 8001664:	b29a      	uxth	r2, r3
 8001666:	88bb      	ldrh	r3, [r7, #4]
 8001668:	4413      	add	r3, r2
 800166a:	b29b      	uxth	r3, r3
 800166c:	3b01      	subs	r3, #1
 800166e:	b29c      	uxth	r4, r3
 8001670:	f8b7 3050 	ldrh.w	r3, [r7, #80]	; 0x50
 8001674:	011b      	lsls	r3, r3, #4
 8001676:	b29a      	uxth	r2, r3
 8001678:	887b      	ldrh	r3, [r7, #2]
 800167a:	4413      	add	r3, r2
 800167c:	b29b      	uxth	r3, r3
 800167e:	3b01      	subs	r3, #1
 8001680:	b29b      	uxth	r3, r3
 8001682:	8879      	ldrh	r1, [r7, #2]
 8001684:	88b8      	ldrh	r0, [r7, #4]
 8001686:	4622      	mov	r2, r4
 8001688:	f000 f878 	bl	800177c <ILI9341_Set_Address>
ILI9341_Draw_buffer_Burst(buffer_one_char, 12*16*Size*Size );		//Ecrit le buffer sur le port SPI
 800168c:	f8b7 3050 	ldrh.w	r3, [r7, #80]	; 0x50
 8001690:	f8b7 2050 	ldrh.w	r2, [r7, #80]	; 0x50
 8001694:	fb03 f202 	mul.w	r2, r3, r2
 8001698:	4613      	mov	r3, r2
 800169a:	005b      	lsls	r3, r3, #1
 800169c:	4413      	add	r3, r2
 800169e:	019b      	lsls	r3, r3, #6
 80016a0:	4619      	mov	r1, r3
 80016a2:	4804      	ldr	r0, [pc, #16]	; (80016b4 <ILI9341_Draw_Char_burst+0x378>)
 80016a4:	f000 fb6e 	bl	8001d84 <ILI9341_Draw_buffer_Burst>

}
 80016a8:	bf00      	nop
 80016aa:	3744      	adds	r7, #68	; 0x44
 80016ac:	46bd      	mov	sp, r7
 80016ae:	bd90      	pop	{r4, r7, pc}
 80016b0:	08008cb8 	.word	0x08008cb8
 80016b4:	20002a7c 	.word	0x20002a7c

080016b8 <ILI9341_SPI_Init>:
volatile uint16_t LCD_HEIGHT = ILI9341_SCREEN_HEIGHT;
volatile uint16_t LCD_WIDTH	 = ILI9341_SCREEN_WIDTH;
extern int LCD_SPI_DMA_IN_PROGRESS;
/* Initialize SPI */
void ILI9341_SPI_Init(void)
{
 80016b8:	b580      	push	{r7, lr}
 80016ba:	af00      	add	r7, sp, #0
//MX_SPI5_Init();																							//SPI INIT
//MX_GPIO_Init();																							//GPIO INIT
HAL_GPIO_WritePin(LCD_CS_PORT, LCD_CS_PIN, GPIO_PIN_RESET);	//CS OFF
 80016bc:	2200      	movs	r2, #0
 80016be:	f44f 7180 	mov.w	r1, #256	; 0x100
 80016c2:	4802      	ldr	r0, [pc, #8]	; (80016cc <ILI9341_SPI_Init+0x14>)
 80016c4:	f002 fe0c 	bl	80042e0 <HAL_GPIO_WritePin>
}
 80016c8:	bf00      	nop
 80016ca:	bd80      	pop	{r7, pc}
 80016cc:	40020800 	.word	0x40020800

080016d0 <ILI9341_SPI_Send>:

/*Send data (char) to LCD*/
void ILI9341_SPI_Send(unsigned char SPI_Data)
{
 80016d0:	b580      	push	{r7, lr}
 80016d2:	b082      	sub	sp, #8
 80016d4:	af00      	add	r7, sp, #0
 80016d6:	4603      	mov	r3, r0
 80016d8:	71fb      	strb	r3, [r7, #7]
HAL_SPI_Transmit(HSPI_INSTANCE, &SPI_Data, 1, 1);
 80016da:	1df9      	adds	r1, r7, #7
 80016dc:	2301      	movs	r3, #1
 80016de:	2201      	movs	r2, #1
 80016e0:	4803      	ldr	r0, [pc, #12]	; (80016f0 <ILI9341_SPI_Send+0x20>)
 80016e2:	f003 fc88 	bl	8004ff6 <HAL_SPI_Transmit>
}
 80016e6:	bf00      	nop
 80016e8:	3708      	adds	r7, #8
 80016ea:	46bd      	mov	sp, r7
 80016ec:	bd80      	pop	{r7, pc}
 80016ee:	bf00      	nop
 80016f0:	200042c8 	.word	0x200042c8

080016f4 <ILI9341_Write_Command>:

/* Send command (char) to LCD */
void ILI9341_Write_Command(uint8_t Command)
{
 80016f4:	b580      	push	{r7, lr}
 80016f6:	b082      	sub	sp, #8
 80016f8:	af00      	add	r7, sp, #0
 80016fa:	4603      	mov	r3, r0
 80016fc:	71fb      	strb	r3, [r7, #7]
HAL_GPIO_WritePin(LCD_CS_PORT, LCD_CS_PIN, GPIO_PIN_RESET);
 80016fe:	2200      	movs	r2, #0
 8001700:	f44f 7180 	mov.w	r1, #256	; 0x100
 8001704:	480b      	ldr	r0, [pc, #44]	; (8001734 <ILI9341_Write_Command+0x40>)
 8001706:	f002 fdeb 	bl	80042e0 <HAL_GPIO_WritePin>
HAL_GPIO_WritePin(LCD_DC_PORT, LCD_DC_PIN, GPIO_PIN_RESET);	
 800170a:	2200      	movs	r2, #0
 800170c:	f44f 7100 	mov.w	r1, #512	; 0x200
 8001710:	4808      	ldr	r0, [pc, #32]	; (8001734 <ILI9341_Write_Command+0x40>)
 8001712:	f002 fde5 	bl	80042e0 <HAL_GPIO_WritePin>
ILI9341_SPI_Send(Command);
 8001716:	79fb      	ldrb	r3, [r7, #7]
 8001718:	4618      	mov	r0, r3
 800171a:	f7ff ffd9 	bl	80016d0 <ILI9341_SPI_Send>
HAL_GPIO_WritePin(LCD_CS_PORT, LCD_CS_PIN, GPIO_PIN_SET);		
 800171e:	2201      	movs	r2, #1
 8001720:	f44f 7180 	mov.w	r1, #256	; 0x100
 8001724:	4803      	ldr	r0, [pc, #12]	; (8001734 <ILI9341_Write_Command+0x40>)
 8001726:	f002 fddb 	bl	80042e0 <HAL_GPIO_WritePin>
}
 800172a:	bf00      	nop
 800172c:	3708      	adds	r7, #8
 800172e:	46bd      	mov	sp, r7
 8001730:	bd80      	pop	{r7, pc}
 8001732:	bf00      	nop
 8001734:	40020800 	.word	0x40020800

08001738 <ILI9341_Write_Data>:

/* Send Data (char) to LCD */
void ILI9341_Write_Data(uint8_t Data)
{
 8001738:	b580      	push	{r7, lr}
 800173a:	b082      	sub	sp, #8
 800173c:	af00      	add	r7, sp, #0
 800173e:	4603      	mov	r3, r0
 8001740:	71fb      	strb	r3, [r7, #7]
HAL_GPIO_WritePin(LCD_DC_PORT, LCD_DC_PIN, GPIO_PIN_SET);	
 8001742:	2201      	movs	r2, #1
 8001744:	f44f 7100 	mov.w	r1, #512	; 0x200
 8001748:	480b      	ldr	r0, [pc, #44]	; (8001778 <ILI9341_Write_Data+0x40>)
 800174a:	f002 fdc9 	bl	80042e0 <HAL_GPIO_WritePin>
HAL_GPIO_WritePin(LCD_CS_PORT, LCD_CS_PIN, GPIO_PIN_RESET);
 800174e:	2200      	movs	r2, #0
 8001750:	f44f 7180 	mov.w	r1, #256	; 0x100
 8001754:	4808      	ldr	r0, [pc, #32]	; (8001778 <ILI9341_Write_Data+0x40>)
 8001756:	f002 fdc3 	bl	80042e0 <HAL_GPIO_WritePin>
ILI9341_SPI_Send(Data);	
 800175a:	79fb      	ldrb	r3, [r7, #7]
 800175c:	4618      	mov	r0, r3
 800175e:	f7ff ffb7 	bl	80016d0 <ILI9341_SPI_Send>
HAL_GPIO_WritePin(LCD_CS_PORT, LCD_CS_PIN, GPIO_PIN_SET);
 8001762:	2201      	movs	r2, #1
 8001764:	f44f 7180 	mov.w	r1, #256	; 0x100
 8001768:	4803      	ldr	r0, [pc, #12]	; (8001778 <ILI9341_Write_Data+0x40>)
 800176a:	f002 fdb9 	bl	80042e0 <HAL_GPIO_WritePin>
}
 800176e:	bf00      	nop
 8001770:	3708      	adds	r7, #8
 8001772:	46bd      	mov	sp, r7
 8001774:	bd80      	pop	{r7, pc}
 8001776:	bf00      	nop
 8001778:	40020800 	.word	0x40020800

0800177c <ILI9341_Set_Address>:

/* Set Address - Location block - to draw into */
void ILI9341_Set_Address(uint16_t X1, uint16_t Y1, uint16_t X2, uint16_t Y2)
{
 800177c:	b590      	push	{r4, r7, lr}
 800177e:	b083      	sub	sp, #12
 8001780:	af00      	add	r7, sp, #0
 8001782:	4604      	mov	r4, r0
 8001784:	4608      	mov	r0, r1
 8001786:	4611      	mov	r1, r2
 8001788:	461a      	mov	r2, r3
 800178a:	4623      	mov	r3, r4
 800178c:	80fb      	strh	r3, [r7, #6]
 800178e:	4603      	mov	r3, r0
 8001790:	80bb      	strh	r3, [r7, #4]
 8001792:	460b      	mov	r3, r1
 8001794:	807b      	strh	r3, [r7, #2]
 8001796:	4613      	mov	r3, r2
 8001798:	803b      	strh	r3, [r7, #0]

ILI9341_Write_Command(0x2A);
 800179a:	202a      	movs	r0, #42	; 0x2a
 800179c:	f7ff ffaa 	bl	80016f4 <ILI9341_Write_Command>
ILI9341_Write_Data(X1>>8);
 80017a0:	88fb      	ldrh	r3, [r7, #6]
 80017a2:	0a1b      	lsrs	r3, r3, #8
 80017a4:	b29b      	uxth	r3, r3
 80017a6:	b2db      	uxtb	r3, r3
 80017a8:	4618      	mov	r0, r3
 80017aa:	f7ff ffc5 	bl	8001738 <ILI9341_Write_Data>
ILI9341_Write_Data(X1);
 80017ae:	88fb      	ldrh	r3, [r7, #6]
 80017b0:	b2db      	uxtb	r3, r3
 80017b2:	4618      	mov	r0, r3
 80017b4:	f7ff ffc0 	bl	8001738 <ILI9341_Write_Data>
ILI9341_Write_Data(X2>>8);
 80017b8:	887b      	ldrh	r3, [r7, #2]
 80017ba:	0a1b      	lsrs	r3, r3, #8
 80017bc:	b29b      	uxth	r3, r3
 80017be:	b2db      	uxtb	r3, r3
 80017c0:	4618      	mov	r0, r3
 80017c2:	f7ff ffb9 	bl	8001738 <ILI9341_Write_Data>
ILI9341_Write_Data(X2);
 80017c6:	887b      	ldrh	r3, [r7, #2]
 80017c8:	b2db      	uxtb	r3, r3
 80017ca:	4618      	mov	r0, r3
 80017cc:	f7ff ffb4 	bl	8001738 <ILI9341_Write_Data>

ILI9341_Write_Command(0x2B);
 80017d0:	202b      	movs	r0, #43	; 0x2b
 80017d2:	f7ff ff8f 	bl	80016f4 <ILI9341_Write_Command>
ILI9341_Write_Data(Y1>>8);
 80017d6:	88bb      	ldrh	r3, [r7, #4]
 80017d8:	0a1b      	lsrs	r3, r3, #8
 80017da:	b29b      	uxth	r3, r3
 80017dc:	b2db      	uxtb	r3, r3
 80017de:	4618      	mov	r0, r3
 80017e0:	f7ff ffaa 	bl	8001738 <ILI9341_Write_Data>
ILI9341_Write_Data(Y1);
 80017e4:	88bb      	ldrh	r3, [r7, #4]
 80017e6:	b2db      	uxtb	r3, r3
 80017e8:	4618      	mov	r0, r3
 80017ea:	f7ff ffa5 	bl	8001738 <ILI9341_Write_Data>
ILI9341_Write_Data(Y2>>8);
 80017ee:	883b      	ldrh	r3, [r7, #0]
 80017f0:	0a1b      	lsrs	r3, r3, #8
 80017f2:	b29b      	uxth	r3, r3
 80017f4:	b2db      	uxtb	r3, r3
 80017f6:	4618      	mov	r0, r3
 80017f8:	f7ff ff9e 	bl	8001738 <ILI9341_Write_Data>
ILI9341_Write_Data(Y2);
 80017fc:	883b      	ldrh	r3, [r7, #0]
 80017fe:	b2db      	uxtb	r3, r3
 8001800:	4618      	mov	r0, r3
 8001802:	f7ff ff99 	bl	8001738 <ILI9341_Write_Data>

ILI9341_Write_Command(0x2C);
 8001806:	202c      	movs	r0, #44	; 0x2c
 8001808:	f7ff ff74 	bl	80016f4 <ILI9341_Write_Command>
}
 800180c:	bf00      	nop
 800180e:	370c      	adds	r7, #12
 8001810:	46bd      	mov	sp, r7
 8001812:	bd90      	pop	{r4, r7, pc}

08001814 <ILI9341_Reset>:

/*HARDWARE RESET*/
void ILI9341_Reset(void)
{
 8001814:	b580      	push	{r7, lr}
 8001816:	af00      	add	r7, sp, #0
//HAL_GPIO_WritePin(LCD_RST_PORT, LCD_RST_PIN, GPIO_PIN_RESET);
HAL_Delay(200);
 8001818:	20c8      	movs	r0, #200	; 0xc8
 800181a:	f001 fa13 	bl	8002c44 <HAL_Delay>
HAL_GPIO_WritePin(LCD_CS_PORT, LCD_CS_PIN, GPIO_PIN_RESET);
 800181e:	2200      	movs	r2, #0
 8001820:	f44f 7180 	mov.w	r1, #256	; 0x100
 8001824:	4803      	ldr	r0, [pc, #12]	; (8001834 <ILI9341_Reset+0x20>)
 8001826:	f002 fd5b 	bl	80042e0 <HAL_GPIO_WritePin>
HAL_Delay(200);
 800182a:	20c8      	movs	r0, #200	; 0xc8
 800182c:	f001 fa0a 	bl	8002c44 <HAL_Delay>
//HAL_GPIO_WritePin(LCD_RST_PORT, LCD_RST_PIN, GPIO_PIN_SET);
}
 8001830:	bf00      	nop
 8001832:	bd80      	pop	{r7, pc}
 8001834:	40020800 	.word	0x40020800

08001838 <ILI9341_Set_Rotation>:

/*Ser rotation of the screen - changes x0 and y0*/
void ILI9341_Set_Rotation(uint8_t Rotation) 
{
 8001838:	b580      	push	{r7, lr}
 800183a:	b084      	sub	sp, #16
 800183c:	af00      	add	r7, sp, #0
 800183e:	4603      	mov	r3, r0
 8001840:	71fb      	strb	r3, [r7, #7]
	
uint8_t screen_rotation = Rotation;
 8001842:	79fb      	ldrb	r3, [r7, #7]
 8001844:	73fb      	strb	r3, [r7, #15]

ILI9341_Write_Command(0x36);
 8001846:	2036      	movs	r0, #54	; 0x36
 8001848:	f7ff ff54 	bl	80016f4 <ILI9341_Write_Command>
HAL_Delay(1);
 800184c:	2001      	movs	r0, #1
 800184e:	f001 f9f9 	bl	8002c44 <HAL_Delay>
	
switch(screen_rotation) 
 8001852:	7bfb      	ldrb	r3, [r7, #15]
 8001854:	2b03      	cmp	r3, #3
 8001856:	d837      	bhi.n	80018c8 <ILI9341_Set_Rotation+0x90>
 8001858:	a201      	add	r2, pc, #4	; (adr r2, 8001860 <ILI9341_Set_Rotation+0x28>)
 800185a:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800185e:	bf00      	nop
 8001860:	08001871 	.word	0x08001871
 8001864:	08001887 	.word	0x08001887
 8001868:	0800189d 	.word	0x0800189d
 800186c:	080018b3 	.word	0x080018b3
	{
		case SCREEN_VERTICAL_1:
			ILI9341_Write_Data(0x40|0x08);
 8001870:	2048      	movs	r0, #72	; 0x48
 8001872:	f7ff ff61 	bl	8001738 <ILI9341_Write_Data>
			LCD_WIDTH = 240;
 8001876:	4b17      	ldr	r3, [pc, #92]	; (80018d4 <ILI9341_Set_Rotation+0x9c>)
 8001878:	22f0      	movs	r2, #240	; 0xf0
 800187a:	801a      	strh	r2, [r3, #0]
			LCD_HEIGHT = 320;
 800187c:	4b16      	ldr	r3, [pc, #88]	; (80018d8 <ILI9341_Set_Rotation+0xa0>)
 800187e:	f44f 72a0 	mov.w	r2, #320	; 0x140
 8001882:	801a      	strh	r2, [r3, #0]
			break;
 8001884:	e021      	b.n	80018ca <ILI9341_Set_Rotation+0x92>
		case SCREEN_HORIZONTAL_1:
			ILI9341_Write_Data(0x20|0x08);
 8001886:	2028      	movs	r0, #40	; 0x28
 8001888:	f7ff ff56 	bl	8001738 <ILI9341_Write_Data>
			LCD_WIDTH  = 320;
 800188c:	4b11      	ldr	r3, [pc, #68]	; (80018d4 <ILI9341_Set_Rotation+0x9c>)
 800188e:	f44f 72a0 	mov.w	r2, #320	; 0x140
 8001892:	801a      	strh	r2, [r3, #0]
			LCD_HEIGHT = 240;
 8001894:	4b10      	ldr	r3, [pc, #64]	; (80018d8 <ILI9341_Set_Rotation+0xa0>)
 8001896:	22f0      	movs	r2, #240	; 0xf0
 8001898:	801a      	strh	r2, [r3, #0]
			break;
 800189a:	e016      	b.n	80018ca <ILI9341_Set_Rotation+0x92>
		case SCREEN_VERTICAL_2:
			ILI9341_Write_Data(0x80|0x08);
 800189c:	2088      	movs	r0, #136	; 0x88
 800189e:	f7ff ff4b 	bl	8001738 <ILI9341_Write_Data>
			LCD_WIDTH  = 240;
 80018a2:	4b0c      	ldr	r3, [pc, #48]	; (80018d4 <ILI9341_Set_Rotation+0x9c>)
 80018a4:	22f0      	movs	r2, #240	; 0xf0
 80018a6:	801a      	strh	r2, [r3, #0]
			LCD_HEIGHT = 320;
 80018a8:	4b0b      	ldr	r3, [pc, #44]	; (80018d8 <ILI9341_Set_Rotation+0xa0>)
 80018aa:	f44f 72a0 	mov.w	r2, #320	; 0x140
 80018ae:	801a      	strh	r2, [r3, #0]
			break;
 80018b0:	e00b      	b.n	80018ca <ILI9341_Set_Rotation+0x92>
		case SCREEN_HORIZONTAL_2:
			ILI9341_Write_Data(0x40|0x80|0x20|0x08);
 80018b2:	20e8      	movs	r0, #232	; 0xe8
 80018b4:	f7ff ff40 	bl	8001738 <ILI9341_Write_Data>
			LCD_WIDTH  = 320;
 80018b8:	4b06      	ldr	r3, [pc, #24]	; (80018d4 <ILI9341_Set_Rotation+0x9c>)
 80018ba:	f44f 72a0 	mov.w	r2, #320	; 0x140
 80018be:	801a      	strh	r2, [r3, #0]
			LCD_HEIGHT = 240;
 80018c0:	4b05      	ldr	r3, [pc, #20]	; (80018d8 <ILI9341_Set_Rotation+0xa0>)
 80018c2:	22f0      	movs	r2, #240	; 0xf0
 80018c4:	801a      	strh	r2, [r3, #0]
			break;
 80018c6:	e000      	b.n	80018ca <ILI9341_Set_Rotation+0x92>
		default:
			//EXIT IF SCREEN ROTATION NOT VALID!
			break;
 80018c8:	bf00      	nop
	}
}
 80018ca:	bf00      	nop
 80018cc:	3710      	adds	r7, #16
 80018ce:	46bd      	mov	sp, r7
 80018d0:	bd80      	pop	{r7, pc}
 80018d2:	bf00      	nop
 80018d4:	20000002 	.word	0x20000002
 80018d8:	20000000 	.word	0x20000000

080018dc <ILI9341_Enable>:

/*Enable LCD display*/
void ILI9341_Enable(void)
{
 80018dc:	b480      	push	{r7}
 80018de:	af00      	add	r7, sp, #0
//HAL_GPIO_WritePin(LCD_RST_PORT, LCD_RST_PIN, GPIO_PIN_SET);
}
 80018e0:	bf00      	nop
 80018e2:	46bd      	mov	sp, r7
 80018e4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80018e8:	4770      	bx	lr
	...

080018ec <ILI9341_Init>:

/*Initialize LCD display*/
void ILI9341_Init(void)
{
 80018ec:	b580      	push	{r7, lr}
 80018ee:	af00      	add	r7, sp, #0
LCD_SPI_DMA_IN_PROGRESS=0;
 80018f0:	4b86      	ldr	r3, [pc, #536]	; (8001b0c <ILI9341_Init+0x220>)
 80018f2:	2200      	movs	r2, #0
 80018f4:	601a      	str	r2, [r3, #0]
ILI9341_Enable();
 80018f6:	f7ff fff1 	bl	80018dc <ILI9341_Enable>
ILI9341_SPI_Init();
 80018fa:	f7ff fedd 	bl	80016b8 <ILI9341_SPI_Init>
ILI9341_Reset();
 80018fe:	f7ff ff89 	bl	8001814 <ILI9341_Reset>

//SOFTWARE RESET
ILI9341_Write_Command(0x01);
 8001902:	2001      	movs	r0, #1
 8001904:	f7ff fef6 	bl	80016f4 <ILI9341_Write_Command>
HAL_Delay(1000);
 8001908:	f44f 707a 	mov.w	r0, #1000	; 0x3e8
 800190c:	f001 f99a 	bl	8002c44 <HAL_Delay>
	
//POWER CONTROL A
ILI9341_Write_Command(0xCB);
 8001910:	20cb      	movs	r0, #203	; 0xcb
 8001912:	f7ff feef 	bl	80016f4 <ILI9341_Write_Command>
ILI9341_Write_Data(0x39);
 8001916:	2039      	movs	r0, #57	; 0x39
 8001918:	f7ff ff0e 	bl	8001738 <ILI9341_Write_Data>
ILI9341_Write_Data(0x2C);
 800191c:	202c      	movs	r0, #44	; 0x2c
 800191e:	f7ff ff0b 	bl	8001738 <ILI9341_Write_Data>
ILI9341_Write_Data(0x00);
 8001922:	2000      	movs	r0, #0
 8001924:	f7ff ff08 	bl	8001738 <ILI9341_Write_Data>
ILI9341_Write_Data(0x34);
 8001928:	2034      	movs	r0, #52	; 0x34
 800192a:	f7ff ff05 	bl	8001738 <ILI9341_Write_Data>
ILI9341_Write_Data(0x02);
 800192e:	2002      	movs	r0, #2
 8001930:	f7ff ff02 	bl	8001738 <ILI9341_Write_Data>

//POWER CONTROL B
ILI9341_Write_Command(0xCF);
 8001934:	20cf      	movs	r0, #207	; 0xcf
 8001936:	f7ff fedd 	bl	80016f4 <ILI9341_Write_Command>
ILI9341_Write_Data(0x00);
 800193a:	2000      	movs	r0, #0
 800193c:	f7ff fefc 	bl	8001738 <ILI9341_Write_Data>
ILI9341_Write_Data(0xC1);
 8001940:	20c1      	movs	r0, #193	; 0xc1
 8001942:	f7ff fef9 	bl	8001738 <ILI9341_Write_Data>
ILI9341_Write_Data(0x30);
 8001946:	2030      	movs	r0, #48	; 0x30
 8001948:	f7ff fef6 	bl	8001738 <ILI9341_Write_Data>

//DRIVER TIMING CONTROL A
ILI9341_Write_Command(0xE8);
 800194c:	20e8      	movs	r0, #232	; 0xe8
 800194e:	f7ff fed1 	bl	80016f4 <ILI9341_Write_Command>
ILI9341_Write_Data(0x85);
 8001952:	2085      	movs	r0, #133	; 0x85
 8001954:	f7ff fef0 	bl	8001738 <ILI9341_Write_Data>
ILI9341_Write_Data(0x00);
 8001958:	2000      	movs	r0, #0
 800195a:	f7ff feed 	bl	8001738 <ILI9341_Write_Data>
ILI9341_Write_Data(0x78);
 800195e:	2078      	movs	r0, #120	; 0x78
 8001960:	f7ff feea 	bl	8001738 <ILI9341_Write_Data>

//DRIVER TIMING CONTROL B
ILI9341_Write_Command(0xEA);
 8001964:	20ea      	movs	r0, #234	; 0xea
 8001966:	f7ff fec5 	bl	80016f4 <ILI9341_Write_Command>
ILI9341_Write_Data(0x00);
 800196a:	2000      	movs	r0, #0
 800196c:	f7ff fee4 	bl	8001738 <ILI9341_Write_Data>
ILI9341_Write_Data(0x00);
 8001970:	2000      	movs	r0, #0
 8001972:	f7ff fee1 	bl	8001738 <ILI9341_Write_Data>

//POWER ON SEQUENCE CONTROL
ILI9341_Write_Command(0xED);
 8001976:	20ed      	movs	r0, #237	; 0xed
 8001978:	f7ff febc 	bl	80016f4 <ILI9341_Write_Command>
ILI9341_Write_Data(0x64);
 800197c:	2064      	movs	r0, #100	; 0x64
 800197e:	f7ff fedb 	bl	8001738 <ILI9341_Write_Data>
ILI9341_Write_Data(0x03);
 8001982:	2003      	movs	r0, #3
 8001984:	f7ff fed8 	bl	8001738 <ILI9341_Write_Data>
ILI9341_Write_Data(0x12);
 8001988:	2012      	movs	r0, #18
 800198a:	f7ff fed5 	bl	8001738 <ILI9341_Write_Data>
ILI9341_Write_Data(0x81);
 800198e:	2081      	movs	r0, #129	; 0x81
 8001990:	f7ff fed2 	bl	8001738 <ILI9341_Write_Data>

//PUMP RATIO CONTROL
ILI9341_Write_Command(0xF7);
 8001994:	20f7      	movs	r0, #247	; 0xf7
 8001996:	f7ff fead 	bl	80016f4 <ILI9341_Write_Command>
ILI9341_Write_Data(0x20);
 800199a:	2020      	movs	r0, #32
 800199c:	f7ff fecc 	bl	8001738 <ILI9341_Write_Data>

//POWER CONTROL,VRH[5:0]
ILI9341_Write_Command(0xC0);
 80019a0:	20c0      	movs	r0, #192	; 0xc0
 80019a2:	f7ff fea7 	bl	80016f4 <ILI9341_Write_Command>
ILI9341_Write_Data(0x23);
 80019a6:	2023      	movs	r0, #35	; 0x23
 80019a8:	f7ff fec6 	bl	8001738 <ILI9341_Write_Data>

//POWER CONTROL,SAP[2:0];BT[3:0]
ILI9341_Write_Command(0xC1);
 80019ac:	20c1      	movs	r0, #193	; 0xc1
 80019ae:	f7ff fea1 	bl	80016f4 <ILI9341_Write_Command>
ILI9341_Write_Data(0x10);
 80019b2:	2010      	movs	r0, #16
 80019b4:	f7ff fec0 	bl	8001738 <ILI9341_Write_Data>

//VCM CONTROL
ILI9341_Write_Command(0xC5);
 80019b8:	20c5      	movs	r0, #197	; 0xc5
 80019ba:	f7ff fe9b 	bl	80016f4 <ILI9341_Write_Command>
ILI9341_Write_Data(0x3E);
 80019be:	203e      	movs	r0, #62	; 0x3e
 80019c0:	f7ff feba 	bl	8001738 <ILI9341_Write_Data>
ILI9341_Write_Data(0x28);
 80019c4:	2028      	movs	r0, #40	; 0x28
 80019c6:	f7ff feb7 	bl	8001738 <ILI9341_Write_Data>

//VCM CONTROL 2
ILI9341_Write_Command(0xC7);
 80019ca:	20c7      	movs	r0, #199	; 0xc7
 80019cc:	f7ff fe92 	bl	80016f4 <ILI9341_Write_Command>
ILI9341_Write_Data(0x86);
 80019d0:	2086      	movs	r0, #134	; 0x86
 80019d2:	f7ff feb1 	bl	8001738 <ILI9341_Write_Data>

//MEMORY ACCESS CONTROL
ILI9341_Write_Command(0x36);
 80019d6:	2036      	movs	r0, #54	; 0x36
 80019d8:	f7ff fe8c 	bl	80016f4 <ILI9341_Write_Command>
ILI9341_Write_Data(0x48);
 80019dc:	2048      	movs	r0, #72	; 0x48
 80019de:	f7ff feab 	bl	8001738 <ILI9341_Write_Data>

//PIXEL FORMAT
ILI9341_Write_Command(0x3A);
 80019e2:	203a      	movs	r0, #58	; 0x3a
 80019e4:	f7ff fe86 	bl	80016f4 <ILI9341_Write_Command>
ILI9341_Write_Data(0x55);
 80019e8:	2055      	movs	r0, #85	; 0x55
 80019ea:	f7ff fea5 	bl	8001738 <ILI9341_Write_Data>

//FRAME RATIO CONTROL, STANDARD RGB COLOR
ILI9341_Write_Command(0xB1);
 80019ee:	20b1      	movs	r0, #177	; 0xb1
 80019f0:	f7ff fe80 	bl	80016f4 <ILI9341_Write_Command>
ILI9341_Write_Data(0x00);
 80019f4:	2000      	movs	r0, #0
 80019f6:	f7ff fe9f 	bl	8001738 <ILI9341_Write_Data>
ILI9341_Write_Data(0x18);
 80019fa:	2018      	movs	r0, #24
 80019fc:	f7ff fe9c 	bl	8001738 <ILI9341_Write_Data>

//DISPLAY FUNCTION CONTROL
ILI9341_Write_Command(0xB6);
 8001a00:	20b6      	movs	r0, #182	; 0xb6
 8001a02:	f7ff fe77 	bl	80016f4 <ILI9341_Write_Command>
ILI9341_Write_Data(0x08);
 8001a06:	2008      	movs	r0, #8
 8001a08:	f7ff fe96 	bl	8001738 <ILI9341_Write_Data>
ILI9341_Write_Data(0x82);
 8001a0c:	2082      	movs	r0, #130	; 0x82
 8001a0e:	f7ff fe93 	bl	8001738 <ILI9341_Write_Data>
ILI9341_Write_Data(0x27);
 8001a12:	2027      	movs	r0, #39	; 0x27
 8001a14:	f7ff fe90 	bl	8001738 <ILI9341_Write_Data>

//3GAMMA FUNCTION DISABLE
ILI9341_Write_Command(0xF2);
 8001a18:	20f2      	movs	r0, #242	; 0xf2
 8001a1a:	f7ff fe6b 	bl	80016f4 <ILI9341_Write_Command>
ILI9341_Write_Data(0x00);
 8001a1e:	2000      	movs	r0, #0
 8001a20:	f7ff fe8a 	bl	8001738 <ILI9341_Write_Data>

//GAMMA CURVE SELECTED
ILI9341_Write_Command(0x26);
 8001a24:	2026      	movs	r0, #38	; 0x26
 8001a26:	f7ff fe65 	bl	80016f4 <ILI9341_Write_Command>
ILI9341_Write_Data(0x01);
 8001a2a:	2001      	movs	r0, #1
 8001a2c:	f7ff fe84 	bl	8001738 <ILI9341_Write_Data>

//POSITIVE GAMMA CORRECTION
ILI9341_Write_Command(0xE0);
 8001a30:	20e0      	movs	r0, #224	; 0xe0
 8001a32:	f7ff fe5f 	bl	80016f4 <ILI9341_Write_Command>
ILI9341_Write_Data(0x0F);
 8001a36:	200f      	movs	r0, #15
 8001a38:	f7ff fe7e 	bl	8001738 <ILI9341_Write_Data>
ILI9341_Write_Data(0x31);
 8001a3c:	2031      	movs	r0, #49	; 0x31
 8001a3e:	f7ff fe7b 	bl	8001738 <ILI9341_Write_Data>
ILI9341_Write_Data(0x2B);
 8001a42:	202b      	movs	r0, #43	; 0x2b
 8001a44:	f7ff fe78 	bl	8001738 <ILI9341_Write_Data>
ILI9341_Write_Data(0x0C);
 8001a48:	200c      	movs	r0, #12
 8001a4a:	f7ff fe75 	bl	8001738 <ILI9341_Write_Data>
ILI9341_Write_Data(0x0E);
 8001a4e:	200e      	movs	r0, #14
 8001a50:	f7ff fe72 	bl	8001738 <ILI9341_Write_Data>
ILI9341_Write_Data(0x08);
 8001a54:	2008      	movs	r0, #8
 8001a56:	f7ff fe6f 	bl	8001738 <ILI9341_Write_Data>
ILI9341_Write_Data(0x4E);
 8001a5a:	204e      	movs	r0, #78	; 0x4e
 8001a5c:	f7ff fe6c 	bl	8001738 <ILI9341_Write_Data>
ILI9341_Write_Data(0xF1);
 8001a60:	20f1      	movs	r0, #241	; 0xf1
 8001a62:	f7ff fe69 	bl	8001738 <ILI9341_Write_Data>
ILI9341_Write_Data(0x37);
 8001a66:	2037      	movs	r0, #55	; 0x37
 8001a68:	f7ff fe66 	bl	8001738 <ILI9341_Write_Data>
ILI9341_Write_Data(0x07);
 8001a6c:	2007      	movs	r0, #7
 8001a6e:	f7ff fe63 	bl	8001738 <ILI9341_Write_Data>
ILI9341_Write_Data(0x10);
 8001a72:	2010      	movs	r0, #16
 8001a74:	f7ff fe60 	bl	8001738 <ILI9341_Write_Data>
ILI9341_Write_Data(0x03);
 8001a78:	2003      	movs	r0, #3
 8001a7a:	f7ff fe5d 	bl	8001738 <ILI9341_Write_Data>
ILI9341_Write_Data(0x0E);
 8001a7e:	200e      	movs	r0, #14
 8001a80:	f7ff fe5a 	bl	8001738 <ILI9341_Write_Data>
ILI9341_Write_Data(0x09);
 8001a84:	2009      	movs	r0, #9
 8001a86:	f7ff fe57 	bl	8001738 <ILI9341_Write_Data>
ILI9341_Write_Data(0x00);
 8001a8a:	2000      	movs	r0, #0
 8001a8c:	f7ff fe54 	bl	8001738 <ILI9341_Write_Data>

//NEGATIVE GAMMA CORRECTION
ILI9341_Write_Command(0xE1);
 8001a90:	20e1      	movs	r0, #225	; 0xe1
 8001a92:	f7ff fe2f 	bl	80016f4 <ILI9341_Write_Command>
ILI9341_Write_Data(0x00);
 8001a96:	2000      	movs	r0, #0
 8001a98:	f7ff fe4e 	bl	8001738 <ILI9341_Write_Data>
ILI9341_Write_Data(0x0E);
 8001a9c:	200e      	movs	r0, #14
 8001a9e:	f7ff fe4b 	bl	8001738 <ILI9341_Write_Data>
ILI9341_Write_Data(0x14);
 8001aa2:	2014      	movs	r0, #20
 8001aa4:	f7ff fe48 	bl	8001738 <ILI9341_Write_Data>
ILI9341_Write_Data(0x03);
 8001aa8:	2003      	movs	r0, #3
 8001aaa:	f7ff fe45 	bl	8001738 <ILI9341_Write_Data>
ILI9341_Write_Data(0x11);
 8001aae:	2011      	movs	r0, #17
 8001ab0:	f7ff fe42 	bl	8001738 <ILI9341_Write_Data>
ILI9341_Write_Data(0x07);
 8001ab4:	2007      	movs	r0, #7
 8001ab6:	f7ff fe3f 	bl	8001738 <ILI9341_Write_Data>
ILI9341_Write_Data(0x31);
 8001aba:	2031      	movs	r0, #49	; 0x31
 8001abc:	f7ff fe3c 	bl	8001738 <ILI9341_Write_Data>
ILI9341_Write_Data(0xC1);
 8001ac0:	20c1      	movs	r0, #193	; 0xc1
 8001ac2:	f7ff fe39 	bl	8001738 <ILI9341_Write_Data>
ILI9341_Write_Data(0x48);
 8001ac6:	2048      	movs	r0, #72	; 0x48
 8001ac8:	f7ff fe36 	bl	8001738 <ILI9341_Write_Data>
ILI9341_Write_Data(0x08);
 8001acc:	2008      	movs	r0, #8
 8001ace:	f7ff fe33 	bl	8001738 <ILI9341_Write_Data>
ILI9341_Write_Data(0x0F);
 8001ad2:	200f      	movs	r0, #15
 8001ad4:	f7ff fe30 	bl	8001738 <ILI9341_Write_Data>
ILI9341_Write_Data(0x0C);
 8001ad8:	200c      	movs	r0, #12
 8001ada:	f7ff fe2d 	bl	8001738 <ILI9341_Write_Data>
ILI9341_Write_Data(0x31);
 8001ade:	2031      	movs	r0, #49	; 0x31
 8001ae0:	f7ff fe2a 	bl	8001738 <ILI9341_Write_Data>
ILI9341_Write_Data(0x36);
 8001ae4:	2036      	movs	r0, #54	; 0x36
 8001ae6:	f7ff fe27 	bl	8001738 <ILI9341_Write_Data>
ILI9341_Write_Data(0x0F);
 8001aea:	200f      	movs	r0, #15
 8001aec:	f7ff fe24 	bl	8001738 <ILI9341_Write_Data>

//EXIT SLEEP
ILI9341_Write_Command(0x11);
 8001af0:	2011      	movs	r0, #17
 8001af2:	f7ff fdff 	bl	80016f4 <ILI9341_Write_Command>
HAL_Delay(120);
 8001af6:	2078      	movs	r0, #120	; 0x78
 8001af8:	f001 f8a4 	bl	8002c44 <HAL_Delay>

//TURN ON DISPLAY
ILI9341_Write_Command(0x29);
 8001afc:	2029      	movs	r0, #41	; 0x29
 8001afe:	f7ff fdf9 	bl	80016f4 <ILI9341_Write_Command>

//STARTING ROTATION
ILI9341_Set_Rotation(SCREEN_VERTICAL_1);
 8001b02:	2000      	movs	r0, #0
 8001b04:	f7ff fe98 	bl	8001838 <ILI9341_Set_Rotation>
}
 8001b08:	bf00      	nop
 8001b0a:	bd80      	pop	{r7, pc}
 8001b0c:	20000278 	.word	0x20000278

08001b10 <ILI9341_Draw_Colour_Burst>:
}

//INTERNAL FUNCTION OF LIBRARY
/*Sends block colour information to LCD*/
void ILI9341_Draw_Colour_Burst(uint16_t Colour, uint32_t Size)
{
 8001b10:	e92d 43f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, lr}
 8001b14:	b08d      	sub	sp, #52	; 0x34
 8001b16:	af00      	add	r7, sp, #0
 8001b18:	4603      	mov	r3, r0
 8001b1a:	6039      	str	r1, [r7, #0]
 8001b1c:	80fb      	strh	r3, [r7, #6]
 8001b1e:	466b      	mov	r3, sp
 8001b20:	461e      	mov	r6, r3
//SENDS COLOUR
uint32_t Buffer_Size = 0;
 8001b22:	2300      	movs	r3, #0
 8001b24:	62fb      	str	r3, [r7, #44]	; 0x2c

if((Size*2) < BURST_MAX_SIZE)
 8001b26:	683b      	ldr	r3, [r7, #0]
 8001b28:	005b      	lsls	r3, r3, #1
 8001b2a:	f642 62df 	movw	r2, #11999	; 0x2edf
 8001b2e:	4293      	cmp	r3, r2
 8001b30:	d802      	bhi.n	8001b38 <ILI9341_Draw_Colour_Burst+0x28>
{
	Buffer_Size = Size;
 8001b32:	683b      	ldr	r3, [r7, #0]
 8001b34:	62fb      	str	r3, [r7, #44]	; 0x2c
 8001b36:	e002      	b.n	8001b3e <ILI9341_Draw_Colour_Burst+0x2e>
}
else
{
	Buffer_Size = BURST_MAX_SIZE;
 8001b38:	f642 63e0 	movw	r3, #12000	; 0x2ee0
 8001b3c:	62fb      	str	r3, [r7, #44]	; 0x2c
}
	
HAL_GPIO_WritePin(LCD_DC_PORT, LCD_DC_PIN, GPIO_PIN_SET);	
 8001b3e:	2201      	movs	r2, #1
 8001b40:	f44f 7100 	mov.w	r1, #512	; 0x200
 8001b44:	483f      	ldr	r0, [pc, #252]	; (8001c44 <ILI9341_Draw_Colour_Burst+0x134>)
 8001b46:	f002 fbcb 	bl	80042e0 <HAL_GPIO_WritePin>
HAL_GPIO_WritePin(LCD_CS_PORT, LCD_CS_PIN, GPIO_PIN_RESET);
 8001b4a:	2200      	movs	r2, #0
 8001b4c:	f44f 7180 	mov.w	r1, #256	; 0x100
 8001b50:	483c      	ldr	r0, [pc, #240]	; (8001c44 <ILI9341_Draw_Colour_Burst+0x134>)
 8001b52:	f002 fbc5 	bl	80042e0 <HAL_GPIO_WritePin>

unsigned char chifted = 	Colour>>8;;
 8001b56:	88fb      	ldrh	r3, [r7, #6]
 8001b58:	0a1b      	lsrs	r3, r3, #8
 8001b5a:	b29b      	uxth	r3, r3
 8001b5c:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
unsigned char burst_buffer[Buffer_Size];
 8001b60:	6af9      	ldr	r1, [r7, #44]	; 0x2c
 8001b62:	460b      	mov	r3, r1
 8001b64:	3b01      	subs	r3, #1
 8001b66:	61fb      	str	r3, [r7, #28]
 8001b68:	2300      	movs	r3, #0
 8001b6a:	4688      	mov	r8, r1
 8001b6c:	4699      	mov	r9, r3
 8001b6e:	f04f 0200 	mov.w	r2, #0
 8001b72:	f04f 0300 	mov.w	r3, #0
 8001b76:	ea4f 03c9 	mov.w	r3, r9, lsl #3
 8001b7a:	ea43 7358 	orr.w	r3, r3, r8, lsr #29
 8001b7e:	ea4f 02c8 	mov.w	r2, r8, lsl #3
 8001b82:	2300      	movs	r3, #0
 8001b84:	460c      	mov	r4, r1
 8001b86:	461d      	mov	r5, r3
 8001b88:	f04f 0200 	mov.w	r2, #0
 8001b8c:	f04f 0300 	mov.w	r3, #0
 8001b90:	00eb      	lsls	r3, r5, #3
 8001b92:	ea43 7354 	orr.w	r3, r3, r4, lsr #29
 8001b96:	00e2      	lsls	r2, r4, #3
 8001b98:	1dcb      	adds	r3, r1, #7
 8001b9a:	08db      	lsrs	r3, r3, #3
 8001b9c:	00db      	lsls	r3, r3, #3
 8001b9e:	ebad 0d03 	sub.w	sp, sp, r3
 8001ba2:	466b      	mov	r3, sp
 8001ba4:	3300      	adds	r3, #0
 8001ba6:	61bb      	str	r3, [r7, #24]
for(uint32_t j = 0; j < Buffer_Size; j+=2)
 8001ba8:	2300      	movs	r3, #0
 8001baa:	62bb      	str	r3, [r7, #40]	; 0x28
 8001bac:	e00e      	b.n	8001bcc <ILI9341_Draw_Colour_Burst+0xbc>
	{
		burst_buffer[j] = 	chifted;
 8001bae:	69ba      	ldr	r2, [r7, #24]
 8001bb0:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8001bb2:	4413      	add	r3, r2
 8001bb4:	f897 2023 	ldrb.w	r2, [r7, #35]	; 0x23
 8001bb8:	701a      	strb	r2, [r3, #0]
		burst_buffer[j+1] = Colour;
 8001bba:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8001bbc:	3301      	adds	r3, #1
 8001bbe:	88fa      	ldrh	r2, [r7, #6]
 8001bc0:	b2d1      	uxtb	r1, r2
 8001bc2:	69ba      	ldr	r2, [r7, #24]
 8001bc4:	54d1      	strb	r1, [r2, r3]
for(uint32_t j = 0; j < Buffer_Size; j+=2)
 8001bc6:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8001bc8:	3302      	adds	r3, #2
 8001bca:	62bb      	str	r3, [r7, #40]	; 0x28
 8001bcc:	6aba      	ldr	r2, [r7, #40]	; 0x28
 8001bce:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8001bd0:	429a      	cmp	r2, r3
 8001bd2:	d3ec      	bcc.n	8001bae <ILI9341_Draw_Colour_Burst+0x9e>
	}

uint32_t Sending_Size = Size*2;
 8001bd4:	683b      	ldr	r3, [r7, #0]
 8001bd6:	005b      	lsls	r3, r3, #1
 8001bd8:	617b      	str	r3, [r7, #20]
uint32_t Sending_in_Block = Sending_Size/Buffer_Size;
 8001bda:	697a      	ldr	r2, [r7, #20]
 8001bdc:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8001bde:	fbb2 f3f3 	udiv	r3, r2, r3
 8001be2:	613b      	str	r3, [r7, #16]
uint32_t Remainder_from_block = Sending_Size%Buffer_Size;
 8001be4:	697b      	ldr	r3, [r7, #20]
 8001be6:	6afa      	ldr	r2, [r7, #44]	; 0x2c
 8001be8:	fbb3 f2f2 	udiv	r2, r3, r2
 8001bec:	6af9      	ldr	r1, [r7, #44]	; 0x2c
 8001bee:	fb01 f202 	mul.w	r2, r1, r2
 8001bf2:	1a9b      	subs	r3, r3, r2
 8001bf4:	60fb      	str	r3, [r7, #12]

if(Sending_in_Block != 0)
 8001bf6:	693b      	ldr	r3, [r7, #16]
 8001bf8:	2b00      	cmp	r3, #0
 8001bfa:	d010      	beq.n	8001c1e <ILI9341_Draw_Colour_Burst+0x10e>
{
	for(uint32_t j = 0; j < (Sending_in_Block); j++)
 8001bfc:	2300      	movs	r3, #0
 8001bfe:	627b      	str	r3, [r7, #36]	; 0x24
 8001c00:	e009      	b.n	8001c16 <ILI9341_Draw_Colour_Burst+0x106>
		{
		HAL_SPI_Transmit(HSPI_INSTANCE, (unsigned char *)burst_buffer, Buffer_Size, 10);	
 8001c02:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8001c04:	b29a      	uxth	r2, r3
 8001c06:	230a      	movs	r3, #10
 8001c08:	69b9      	ldr	r1, [r7, #24]
 8001c0a:	480f      	ldr	r0, [pc, #60]	; (8001c48 <ILI9341_Draw_Colour_Burst+0x138>)
 8001c0c:	f003 f9f3 	bl	8004ff6 <HAL_SPI_Transmit>
	for(uint32_t j = 0; j < (Sending_in_Block); j++)
 8001c10:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8001c12:	3301      	adds	r3, #1
 8001c14:	627b      	str	r3, [r7, #36]	; 0x24
 8001c16:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8001c18:	693b      	ldr	r3, [r7, #16]
 8001c1a:	429a      	cmp	r2, r3
 8001c1c:	d3f1      	bcc.n	8001c02 <ILI9341_Draw_Colour_Burst+0xf2>
		}
}

//REMAINDER!
HAL_SPI_Transmit(HSPI_INSTANCE, (unsigned char *)burst_buffer, Remainder_from_block, 10);	
 8001c1e:	68fb      	ldr	r3, [r7, #12]
 8001c20:	b29a      	uxth	r2, r3
 8001c22:	230a      	movs	r3, #10
 8001c24:	69b9      	ldr	r1, [r7, #24]
 8001c26:	4808      	ldr	r0, [pc, #32]	; (8001c48 <ILI9341_Draw_Colour_Burst+0x138>)
 8001c28:	f003 f9e5 	bl	8004ff6 <HAL_SPI_Transmit>
	
HAL_GPIO_WritePin(LCD_CS_PORT, LCD_CS_PIN, GPIO_PIN_SET);
 8001c2c:	2201      	movs	r2, #1
 8001c2e:	f44f 7180 	mov.w	r1, #256	; 0x100
 8001c32:	4804      	ldr	r0, [pc, #16]	; (8001c44 <ILI9341_Draw_Colour_Burst+0x134>)
 8001c34:	f002 fb54 	bl	80042e0 <HAL_GPIO_WritePin>
 8001c38:	46b5      	mov	sp, r6
}
 8001c3a:	bf00      	nop
 8001c3c:	3734      	adds	r7, #52	; 0x34
 8001c3e:	46bd      	mov	sp, r7
 8001c40:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
 8001c44:	40020800 	.word	0x40020800
 8001c48:	200042c8 	.word	0x200042c8

08001c4c <ILI9341_Fill_Screen>:

//FILL THE ENTIRE SCREEN WITH SELECTED COLOUR (either #define-d ones or custom 16bit)
/*Sets address (entire screen) and Sends Height*Width ammount of colour information to LCD*/
void ILI9341_Fill_Screen(uint16_t Colour)
{
 8001c4c:	b580      	push	{r7, lr}
 8001c4e:	b082      	sub	sp, #8
 8001c50:	af00      	add	r7, sp, #0
 8001c52:	4603      	mov	r3, r0
 8001c54:	80fb      	strh	r3, [r7, #6]

ILI9341_Set_Address(0,0,LCD_WIDTH,LCD_HEIGHT);	
 8001c56:	4b0e      	ldr	r3, [pc, #56]	; (8001c90 <ILI9341_Fill_Screen+0x44>)
 8001c58:	881b      	ldrh	r3, [r3, #0]
 8001c5a:	b29a      	uxth	r2, r3
 8001c5c:	4b0d      	ldr	r3, [pc, #52]	; (8001c94 <ILI9341_Fill_Screen+0x48>)
 8001c5e:	881b      	ldrh	r3, [r3, #0]
 8001c60:	b29b      	uxth	r3, r3
 8001c62:	2100      	movs	r1, #0
 8001c64:	2000      	movs	r0, #0
 8001c66:	f7ff fd89 	bl	800177c <ILI9341_Set_Address>
ILI9341_Draw_Colour_Burst(Colour, LCD_WIDTH*LCD_HEIGHT);	
 8001c6a:	4b09      	ldr	r3, [pc, #36]	; (8001c90 <ILI9341_Fill_Screen+0x44>)
 8001c6c:	881b      	ldrh	r3, [r3, #0]
 8001c6e:	b29b      	uxth	r3, r3
 8001c70:	461a      	mov	r2, r3
 8001c72:	4b08      	ldr	r3, [pc, #32]	; (8001c94 <ILI9341_Fill_Screen+0x48>)
 8001c74:	881b      	ldrh	r3, [r3, #0]
 8001c76:	b29b      	uxth	r3, r3
 8001c78:	fb02 f303 	mul.w	r3, r2, r3
 8001c7c:	461a      	mov	r2, r3
 8001c7e:	88fb      	ldrh	r3, [r7, #6]
 8001c80:	4611      	mov	r1, r2
 8001c82:	4618      	mov	r0, r3
 8001c84:	f7ff ff44 	bl	8001b10 <ILI9341_Draw_Colour_Burst>
}
 8001c88:	bf00      	nop
 8001c8a:	3708      	adds	r7, #8
 8001c8c:	46bd      	mov	sp, r7
 8001c8e:	bd80      	pop	{r7, pc}
 8001c90:	20000002 	.word	0x20000002
 8001c94:	20000000 	.word	0x20000000

08001c98 <ILI9341_Draw_buffer_Burst_DMA>:
}



void ILI9341_Draw_buffer_Burst_DMA(uint16_t* buffer_pixel, uint32_t Size)
{
 8001c98:	e92d 43f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, lr}
 8001c9c:	b089      	sub	sp, #36	; 0x24
 8001c9e:	af00      	add	r7, sp, #0
 8001ca0:	6078      	str	r0, [r7, #4]
 8001ca2:	6039      	str	r1, [r7, #0]
 8001ca4:	466b      	mov	r3, sp
 8001ca6:	461e      	mov	r6, r3
//SENDS COLOUR
uint32_t Buffer_Size = 0;
 8001ca8:	2300      	movs	r3, #0
 8001caa:	61fb      	str	r3, [r7, #28]
unsigned char chifted;
if((Size*2) < BURST_MAX_SIZE)
 8001cac:	683b      	ldr	r3, [r7, #0]
 8001cae:	005b      	lsls	r3, r3, #1
 8001cb0:	f642 62df 	movw	r2, #11999	; 0x2edf
 8001cb4:	4293      	cmp	r3, r2
 8001cb6:	d803      	bhi.n	8001cc0 <ILI9341_Draw_buffer_Burst_DMA+0x28>
{
	Buffer_Size = Size*2;
 8001cb8:	683b      	ldr	r3, [r7, #0]
 8001cba:	005b      	lsls	r3, r3, #1
 8001cbc:	61fb      	str	r3, [r7, #28]
 8001cbe:	e002      	b.n	8001cc6 <ILI9341_Draw_buffer_Burst_DMA+0x2e>
}
else
{
	Buffer_Size = BURST_MAX_SIZE;
 8001cc0:	f642 63e0 	movw	r3, #12000	; 0x2ee0
 8001cc4:	61fb      	str	r3, [r7, #28]
}

HAL_GPIO_WritePin(LCD_DC_PORT, LCD_DC_PIN, GPIO_PIN_SET);
 8001cc6:	2201      	movs	r2, #1
 8001cc8:	f44f 7100 	mov.w	r1, #512	; 0x200
 8001ccc:	482b      	ldr	r0, [pc, #172]	; (8001d7c <ILI9341_Draw_buffer_Burst_DMA+0xe4>)
 8001cce:	f002 fb07 	bl	80042e0 <HAL_GPIO_WritePin>
HAL_GPIO_WritePin(LCD_CS_PORT, LCD_CS_PIN, GPIO_PIN_RESET);
 8001cd2:	2200      	movs	r2, #0
 8001cd4:	f44f 7180 	mov.w	r1, #256	; 0x100
 8001cd8:	4828      	ldr	r0, [pc, #160]	; (8001d7c <ILI9341_Draw_buffer_Burst_DMA+0xe4>)
 8001cda:	f002 fb01 	bl	80042e0 <HAL_GPIO_WritePin>

unsigned char burst_buffer[Buffer_Size];
 8001cde:	69f9      	ldr	r1, [r7, #28]
 8001ce0:	460b      	mov	r3, r1
 8001ce2:	3b01      	subs	r3, #1
 8001ce4:	617b      	str	r3, [r7, #20]
 8001ce6:	2300      	movs	r3, #0
 8001ce8:	4688      	mov	r8, r1
 8001cea:	4699      	mov	r9, r3
 8001cec:	f04f 0200 	mov.w	r2, #0
 8001cf0:	f04f 0300 	mov.w	r3, #0
 8001cf4:	ea4f 03c9 	mov.w	r3, r9, lsl #3
 8001cf8:	ea43 7358 	orr.w	r3, r3, r8, lsr #29
 8001cfc:	ea4f 02c8 	mov.w	r2, r8, lsl #3
 8001d00:	2300      	movs	r3, #0
 8001d02:	460c      	mov	r4, r1
 8001d04:	461d      	mov	r5, r3
 8001d06:	f04f 0200 	mov.w	r2, #0
 8001d0a:	f04f 0300 	mov.w	r3, #0
 8001d0e:	00eb      	lsls	r3, r5, #3
 8001d10:	ea43 7354 	orr.w	r3, r3, r4, lsr #29
 8001d14:	00e2      	lsls	r2, r4, #3
 8001d16:	1dcb      	adds	r3, r1, #7
 8001d18:	08db      	lsrs	r3, r3, #3
 8001d1a:	00db      	lsls	r3, r3, #3
 8001d1c:	ebad 0d03 	sub.w	sp, sp, r3
 8001d20:	466b      	mov	r3, sp
 8001d22:	3300      	adds	r3, #0
 8001d24:	613b      	str	r3, [r7, #16]
for(uint32_t j = 0; j < Buffer_Size; j+=2)
 8001d26:	2300      	movs	r3, #0
 8001d28:	61bb      	str	r3, [r7, #24]
 8001d2a:	e015      	b.n	8001d58 <ILI9341_Draw_buffer_Burst_DMA+0xc0>
	{
		chifted = *buffer_pixel>>8;
 8001d2c:	687b      	ldr	r3, [r7, #4]
 8001d2e:	881b      	ldrh	r3, [r3, #0]
 8001d30:	0a1b      	lsrs	r3, r3, #8
 8001d32:	b29b      	uxth	r3, r3
 8001d34:	73fb      	strb	r3, [r7, #15]
		burst_buffer[j] = 	chifted;
 8001d36:	693a      	ldr	r2, [r7, #16]
 8001d38:	69bb      	ldr	r3, [r7, #24]
 8001d3a:	4413      	add	r3, r2
 8001d3c:	7bfa      	ldrb	r2, [r7, #15]
 8001d3e:	701a      	strb	r2, [r3, #0]
		burst_buffer[j+1] = *buffer_pixel++;
 8001d40:	687b      	ldr	r3, [r7, #4]
 8001d42:	1c9a      	adds	r2, r3, #2
 8001d44:	607a      	str	r2, [r7, #4]
 8001d46:	881a      	ldrh	r2, [r3, #0]
 8001d48:	69bb      	ldr	r3, [r7, #24]
 8001d4a:	3301      	adds	r3, #1
 8001d4c:	b2d1      	uxtb	r1, r2
 8001d4e:	693a      	ldr	r2, [r7, #16]
 8001d50:	54d1      	strb	r1, [r2, r3]
for(uint32_t j = 0; j < Buffer_Size; j+=2)
 8001d52:	69bb      	ldr	r3, [r7, #24]
 8001d54:	3302      	adds	r3, #2
 8001d56:	61bb      	str	r3, [r7, #24]
 8001d58:	69ba      	ldr	r2, [r7, #24]
 8001d5a:	69fb      	ldr	r3, [r7, #28]
 8001d5c:	429a      	cmp	r2, r3
 8001d5e:	d3e5      	bcc.n	8001d2c <ILI9341_Draw_buffer_Burst_DMA+0x94>
	}


HAL_SPI_Transmit_DMA(HSPI_INSTANCE, (unsigned char *)burst_buffer, Buffer_Size);
 8001d60:	69fb      	ldr	r3, [r7, #28]
 8001d62:	b29b      	uxth	r3, r3
 8001d64:	461a      	mov	r2, r3
 8001d66:	6939      	ldr	r1, [r7, #16]
 8001d68:	4805      	ldr	r0, [pc, #20]	; (8001d80 <ILI9341_Draw_buffer_Burst_DMA+0xe8>)
 8001d6a:	f003 fa81 	bl	8005270 <HAL_SPI_Transmit_DMA>
 8001d6e:	46b5      	mov	sp, r6


}
 8001d70:	bf00      	nop
 8001d72:	3724      	adds	r7, #36	; 0x24
 8001d74:	46bd      	mov	sp, r7
 8001d76:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
 8001d7a:	bf00      	nop
 8001d7c:	40020800 	.word	0x40020800
 8001d80:	200042c8 	.word	0x200042c8

08001d84 <ILI9341_Draw_buffer_Burst>:
void ILI9341_Draw_buffer_Burst(uint16_t* buffer_pixel, uint32_t Size)
{
 8001d84:	e92d 43f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, lr}
 8001d88:	b08d      	sub	sp, #52	; 0x34
 8001d8a:	af00      	add	r7, sp, #0
 8001d8c:	6078      	str	r0, [r7, #4]
 8001d8e:	6039      	str	r1, [r7, #0]
 8001d90:	466b      	mov	r3, sp
 8001d92:	461e      	mov	r6, r3
//SENDS COLOUR
uint32_t Buffer_Size = 0;
 8001d94:	2300      	movs	r3, #0
 8001d96:	62fb      	str	r3, [r7, #44]	; 0x2c
unsigned char chifted;

if((Size*2) < BURST_MAX_SIZE)
 8001d98:	683b      	ldr	r3, [r7, #0]
 8001d9a:	005b      	lsls	r3, r3, #1
 8001d9c:	f642 62df 	movw	r2, #11999	; 0x2edf
 8001da0:	4293      	cmp	r3, r2
 8001da2:	d803      	bhi.n	8001dac <ILI9341_Draw_buffer_Burst+0x28>
{
	Buffer_Size = Size*2;
 8001da4:	683b      	ldr	r3, [r7, #0]
 8001da6:	005b      	lsls	r3, r3, #1
 8001da8:	62fb      	str	r3, [r7, #44]	; 0x2c
 8001daa:	e002      	b.n	8001db2 <ILI9341_Draw_buffer_Burst+0x2e>
}
else
{
	Buffer_Size = BURST_MAX_SIZE;
 8001dac:	f642 63e0 	movw	r3, #12000	; 0x2ee0
 8001db0:	62fb      	str	r3, [r7, #44]	; 0x2c
}

HAL_GPIO_WritePin(LCD_DC_PORT, LCD_DC_PIN, GPIO_PIN_SET);
 8001db2:	2201      	movs	r2, #1
 8001db4:	f44f 7100 	mov.w	r1, #512	; 0x200
 8001db8:	4840      	ldr	r0, [pc, #256]	; (8001ebc <ILI9341_Draw_buffer_Burst+0x138>)
 8001dba:	f002 fa91 	bl	80042e0 <HAL_GPIO_WritePin>
HAL_GPIO_WritePin(LCD_CS_PORT, LCD_CS_PIN, GPIO_PIN_RESET);
 8001dbe:	2200      	movs	r2, #0
 8001dc0:	f44f 7180 	mov.w	r1, #256	; 0x100
 8001dc4:	483d      	ldr	r0, [pc, #244]	; (8001ebc <ILI9341_Draw_buffer_Burst+0x138>)
 8001dc6:	f002 fa8b 	bl	80042e0 <HAL_GPIO_WritePin>

unsigned char burst_buffer[Buffer_Size];
 8001dca:	6af9      	ldr	r1, [r7, #44]	; 0x2c
 8001dcc:	460b      	mov	r3, r1
 8001dce:	3b01      	subs	r3, #1
 8001dd0:	623b      	str	r3, [r7, #32]
 8001dd2:	2300      	movs	r3, #0
 8001dd4:	4688      	mov	r8, r1
 8001dd6:	4699      	mov	r9, r3
 8001dd8:	f04f 0200 	mov.w	r2, #0
 8001ddc:	f04f 0300 	mov.w	r3, #0
 8001de0:	ea4f 03c9 	mov.w	r3, r9, lsl #3
 8001de4:	ea43 7358 	orr.w	r3, r3, r8, lsr #29
 8001de8:	ea4f 02c8 	mov.w	r2, r8, lsl #3
 8001dec:	2300      	movs	r3, #0
 8001dee:	460c      	mov	r4, r1
 8001df0:	461d      	mov	r5, r3
 8001df2:	f04f 0200 	mov.w	r2, #0
 8001df6:	f04f 0300 	mov.w	r3, #0
 8001dfa:	00eb      	lsls	r3, r5, #3
 8001dfc:	ea43 7354 	orr.w	r3, r3, r4, lsr #29
 8001e00:	00e2      	lsls	r2, r4, #3
 8001e02:	1dcb      	adds	r3, r1, #7
 8001e04:	08db      	lsrs	r3, r3, #3
 8001e06:	00db      	lsls	r3, r3, #3
 8001e08:	ebad 0d03 	sub.w	sp, sp, r3
 8001e0c:	466b      	mov	r3, sp
 8001e0e:	3300      	adds	r3, #0
 8001e10:	61fb      	str	r3, [r7, #28]
for(uint32_t j = 0; j < Buffer_Size; j+=2)
 8001e12:	2300      	movs	r3, #0
 8001e14:	62bb      	str	r3, [r7, #40]	; 0x28
 8001e16:	e015      	b.n	8001e44 <ILI9341_Draw_buffer_Burst+0xc0>
	{
		chifted = *buffer_pixel>>8;
 8001e18:	687b      	ldr	r3, [r7, #4]
 8001e1a:	881b      	ldrh	r3, [r3, #0]
 8001e1c:	0a1b      	lsrs	r3, r3, #8
 8001e1e:	b29b      	uxth	r3, r3
 8001e20:	73fb      	strb	r3, [r7, #15]
		burst_buffer[j] = 	chifted;
 8001e22:	69fa      	ldr	r2, [r7, #28]
 8001e24:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8001e26:	4413      	add	r3, r2
 8001e28:	7bfa      	ldrb	r2, [r7, #15]
 8001e2a:	701a      	strb	r2, [r3, #0]
		burst_buffer[j+1] = *buffer_pixel++;
 8001e2c:	687b      	ldr	r3, [r7, #4]
 8001e2e:	1c9a      	adds	r2, r3, #2
 8001e30:	607a      	str	r2, [r7, #4]
 8001e32:	881a      	ldrh	r2, [r3, #0]
 8001e34:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8001e36:	3301      	adds	r3, #1
 8001e38:	b2d1      	uxtb	r1, r2
 8001e3a:	69fa      	ldr	r2, [r7, #28]
 8001e3c:	54d1      	strb	r1, [r2, r3]
for(uint32_t j = 0; j < Buffer_Size; j+=2)
 8001e3e:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8001e40:	3302      	adds	r3, #2
 8001e42:	62bb      	str	r3, [r7, #40]	; 0x28
 8001e44:	6aba      	ldr	r2, [r7, #40]	; 0x28
 8001e46:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8001e48:	429a      	cmp	r2, r3
 8001e4a:	d3e5      	bcc.n	8001e18 <ILI9341_Draw_buffer_Burst+0x94>
	}

uint32_t Sending_Size = Size*2;
 8001e4c:	683b      	ldr	r3, [r7, #0]
 8001e4e:	005b      	lsls	r3, r3, #1
 8001e50:	61bb      	str	r3, [r7, #24]
uint32_t Sending_in_Block = Sending_Size/Buffer_Size;
 8001e52:	69ba      	ldr	r2, [r7, #24]
 8001e54:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8001e56:	fbb2 f3f3 	udiv	r3, r2, r3
 8001e5a:	617b      	str	r3, [r7, #20]
uint32_t Remainder_from_block = Sending_Size%Buffer_Size;
 8001e5c:	69bb      	ldr	r3, [r7, #24]
 8001e5e:	6afa      	ldr	r2, [r7, #44]	; 0x2c
 8001e60:	fbb3 f2f2 	udiv	r2, r3, r2
 8001e64:	6af9      	ldr	r1, [r7, #44]	; 0x2c
 8001e66:	fb01 f202 	mul.w	r2, r1, r2
 8001e6a:	1a9b      	subs	r3, r3, r2
 8001e6c:	613b      	str	r3, [r7, #16]

if(Sending_in_Block != 0)
 8001e6e:	697b      	ldr	r3, [r7, #20]
 8001e70:	2b00      	cmp	r3, #0
 8001e72:	d010      	beq.n	8001e96 <ILI9341_Draw_buffer_Burst+0x112>
{
	for(uint32_t j = 0; j < (Sending_in_Block); j++)
 8001e74:	2300      	movs	r3, #0
 8001e76:	627b      	str	r3, [r7, #36]	; 0x24
 8001e78:	e009      	b.n	8001e8e <ILI9341_Draw_buffer_Burst+0x10a>
		{
		HAL_SPI_Transmit(HSPI_INSTANCE, (unsigned char *)burst_buffer, Buffer_Size, 10);
 8001e7a:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8001e7c:	b29a      	uxth	r2, r3
 8001e7e:	230a      	movs	r3, #10
 8001e80:	69f9      	ldr	r1, [r7, #28]
 8001e82:	480f      	ldr	r0, [pc, #60]	; (8001ec0 <ILI9341_Draw_buffer_Burst+0x13c>)
 8001e84:	f003 f8b7 	bl	8004ff6 <HAL_SPI_Transmit>
	for(uint32_t j = 0; j < (Sending_in_Block); j++)
 8001e88:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8001e8a:	3301      	adds	r3, #1
 8001e8c:	627b      	str	r3, [r7, #36]	; 0x24
 8001e8e:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8001e90:	697b      	ldr	r3, [r7, #20]
 8001e92:	429a      	cmp	r2, r3
 8001e94:	d3f1      	bcc.n	8001e7a <ILI9341_Draw_buffer_Burst+0xf6>
		}
}

//REMAINDER!
HAL_SPI_Transmit(HSPI_INSTANCE, (unsigned char *)burst_buffer, Remainder_from_block, 10);
 8001e96:	693b      	ldr	r3, [r7, #16]
 8001e98:	b29a      	uxth	r2, r3
 8001e9a:	230a      	movs	r3, #10
 8001e9c:	69f9      	ldr	r1, [r7, #28]
 8001e9e:	4808      	ldr	r0, [pc, #32]	; (8001ec0 <ILI9341_Draw_buffer_Burst+0x13c>)
 8001ea0:	f003 f8a9 	bl	8004ff6 <HAL_SPI_Transmit>

HAL_GPIO_WritePin(LCD_CS_PORT, LCD_CS_PIN, GPIO_PIN_SET);
 8001ea4:	2201      	movs	r2, #1
 8001ea6:	f44f 7180 	mov.w	r1, #256	; 0x100
 8001eaa:	4804      	ldr	r0, [pc, #16]	; (8001ebc <ILI9341_Draw_buffer_Burst+0x138>)
 8001eac:	f002 fa18 	bl	80042e0 <HAL_GPIO_WritePin>
 8001eb0:	46b5      	mov	sp, r6
}
 8001eb2:	bf00      	nop
 8001eb4:	3734      	adds	r7, #52	; 0x34
 8001eb6:	46bd      	mov	sp, r7
 8001eb8:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
 8001ebc:	40020800 	.word	0x40020800
 8001ec0:	200042c8 	.word	0x200042c8

08001ec4 <fonctionControlMoteur>:
	{0,0,1,0}
};

int indiceMatriceDemiPas = 0;

void fonctionControlMoteur(int direction){
 8001ec4:	b580      	push	{r7, lr}
 8001ec6:	b082      	sub	sp, #8
 8001ec8:	af00      	add	r7, sp, #0
 8001eca:	6078      	str	r0, [r7, #4]

	HAL_GPIO_WritePin(A2m_GPIO_Port, A2m_Pin, matriceDemiPas[indiceMatriceDemiPas][0]);
 8001ecc:	4b27      	ldr	r3, [pc, #156]	; (8001f6c <fonctionControlMoteur+0xa8>)
 8001ece:	681b      	ldr	r3, [r3, #0]
 8001ed0:	4a27      	ldr	r2, [pc, #156]	; (8001f70 <fonctionControlMoteur+0xac>)
 8001ed2:	011b      	lsls	r3, r3, #4
 8001ed4:	4413      	add	r3, r2
 8001ed6:	681b      	ldr	r3, [r3, #0]
 8001ed8:	b2db      	uxtb	r3, r3
 8001eda:	461a      	mov	r2, r3
 8001edc:	f44f 5180 	mov.w	r1, #4096	; 0x1000
 8001ee0:	4824      	ldr	r0, [pc, #144]	; (8001f74 <fonctionControlMoteur+0xb0>)
 8001ee2:	f002 f9fd 	bl	80042e0 <HAL_GPIO_WritePin>
	HAL_GPIO_WritePin(A2p_GPIO_Port, A2p_Pin, matriceDemiPas[indiceMatriceDemiPas][1]);
 8001ee6:	4b21      	ldr	r3, [pc, #132]	; (8001f6c <fonctionControlMoteur+0xa8>)
 8001ee8:	681b      	ldr	r3, [r3, #0]
 8001eea:	4a21      	ldr	r2, [pc, #132]	; (8001f70 <fonctionControlMoteur+0xac>)
 8001eec:	011b      	lsls	r3, r3, #4
 8001eee:	4413      	add	r3, r2
 8001ef0:	3304      	adds	r3, #4
 8001ef2:	681b      	ldr	r3, [r3, #0]
 8001ef4:	b2db      	uxtb	r3, r3
 8001ef6:	461a      	mov	r2, r3
 8001ef8:	f44f 4100 	mov.w	r1, #32768	; 0x8000
 8001efc:	481d      	ldr	r0, [pc, #116]	; (8001f74 <fonctionControlMoteur+0xb0>)
 8001efe:	f002 f9ef 	bl	80042e0 <HAL_GPIO_WritePin>
	HAL_GPIO_WritePin(B1m_GPIO_Port, B1m_Pin, matriceDemiPas[indiceMatriceDemiPas][2]);
 8001f02:	4b1a      	ldr	r3, [pc, #104]	; (8001f6c <fonctionControlMoteur+0xa8>)
 8001f04:	681b      	ldr	r3, [r3, #0]
 8001f06:	4a1a      	ldr	r2, [pc, #104]	; (8001f70 <fonctionControlMoteur+0xac>)
 8001f08:	011b      	lsls	r3, r3, #4
 8001f0a:	4413      	add	r3, r2
 8001f0c:	3308      	adds	r3, #8
 8001f0e:	681b      	ldr	r3, [r3, #0]
 8001f10:	b2db      	uxtb	r3, r3
 8001f12:	461a      	mov	r2, r3
 8001f14:	2104      	movs	r1, #4
 8001f16:	4818      	ldr	r0, [pc, #96]	; (8001f78 <fonctionControlMoteur+0xb4>)
 8001f18:	f002 f9e2 	bl	80042e0 <HAL_GPIO_WritePin>
	HAL_GPIO_WritePin(B1p_GPIO_Port, B1p_Pin, matriceDemiPas[indiceMatriceDemiPas][3]);
 8001f1c:	4b13      	ldr	r3, [pc, #76]	; (8001f6c <fonctionControlMoteur+0xa8>)
 8001f1e:	681b      	ldr	r3, [r3, #0]
 8001f20:	4a13      	ldr	r2, [pc, #76]	; (8001f70 <fonctionControlMoteur+0xac>)
 8001f22:	011b      	lsls	r3, r3, #4
 8001f24:	4413      	add	r3, r2
 8001f26:	330c      	adds	r3, #12
 8001f28:	681b      	ldr	r3, [r3, #0]
 8001f2a:	b2db      	uxtb	r3, r3
 8001f2c:	461a      	mov	r2, r3
 8001f2e:	2108      	movs	r1, #8
 8001f30:	4811      	ldr	r0, [pc, #68]	; (8001f78 <fonctionControlMoteur+0xb4>)
 8001f32:	f002 f9d5 	bl	80042e0 <HAL_GPIO_WritePin>

	indiceMatriceDemiPas+=direction;
 8001f36:	4b0d      	ldr	r3, [pc, #52]	; (8001f6c <fonctionControlMoteur+0xa8>)
 8001f38:	681a      	ldr	r2, [r3, #0]
 8001f3a:	687b      	ldr	r3, [r7, #4]
 8001f3c:	4413      	add	r3, r2
 8001f3e:	4a0b      	ldr	r2, [pc, #44]	; (8001f6c <fonctionControlMoteur+0xa8>)
 8001f40:	6013      	str	r3, [r2, #0]

	// Redémarrage du compteur
	if (indiceMatriceDemiPas == 8){
 8001f42:	4b0a      	ldr	r3, [pc, #40]	; (8001f6c <fonctionControlMoteur+0xa8>)
 8001f44:	681b      	ldr	r3, [r3, #0]
 8001f46:	2b08      	cmp	r3, #8
 8001f48:	d103      	bne.n	8001f52 <fonctionControlMoteur+0x8e>
		indiceMatriceDemiPas = 0;
 8001f4a:	4b08      	ldr	r3, [pc, #32]	; (8001f6c <fonctionControlMoteur+0xa8>)
 8001f4c:	2200      	movs	r2, #0
 8001f4e:	601a      	str	r2, [r3, #0]
	}else if (indiceMatriceDemiPas == -1){
		indiceMatriceDemiPas = 7;
	}


};
 8001f50:	e007      	b.n	8001f62 <fonctionControlMoteur+0x9e>
	}else if (indiceMatriceDemiPas == -1){
 8001f52:	4b06      	ldr	r3, [pc, #24]	; (8001f6c <fonctionControlMoteur+0xa8>)
 8001f54:	681b      	ldr	r3, [r3, #0]
 8001f56:	f1b3 3fff 	cmp.w	r3, #4294967295
 8001f5a:	d102      	bne.n	8001f62 <fonctionControlMoteur+0x9e>
		indiceMatriceDemiPas = 7;
 8001f5c:	4b03      	ldr	r3, [pc, #12]	; (8001f6c <fonctionControlMoteur+0xa8>)
 8001f5e:	2207      	movs	r2, #7
 8001f60:	601a      	str	r2, [r3, #0]
};
 8001f62:	bf00      	nop
 8001f64:	3708      	adds	r7, #8
 8001f66:	46bd      	mov	sp, r7
 8001f68:	bd80      	pop	{r7, pc}
 8001f6a:	bf00      	nop
 8001f6c:	2000427c 	.word	0x2000427c
 8001f70:	20000004 	.word	0x20000004
 8001f74:	40020000 	.word	0x40020000
 8001f78:	40020400 	.word	0x40020400
 8001f7c:	00000000 	.word	0x00000000

08001f80 <main>:
/**
  * @brief  The application entry point.
  * @retval int
  */
int main(void)
{
 8001f80:	b580      	push	{r7, lr}
 8001f82:	b08a      	sub	sp, #40	; 0x28
 8001f84:	af02      	add	r7, sp, #8
  /* USER CODE END 1 */

  /* MCU Configuration--------------------------------------------------------*/

  /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
  HAL_Init();
 8001f86:	f000 fdeb 	bl	8002b60 <HAL_Init>

  /* USER CODE BEGIN Init */
  /* USER CODE END Init */

  /* Configure the system clock */
  SystemClock_Config();
 8001f8a:	f000 f8d5 	bl	8002138 <SystemClock_Config>

  /* USER CODE BEGIN SysInit */
  /* USER CODE END SysInit */

  /* Initialize all configured peripherals */
  MX_GPIO_Init();
 8001f8e:	f000 fa37 	bl	8002400 <MX_GPIO_Init>
  MX_DMA_Init();
 8001f92:	f000 fa15 	bl	80023c0 <MX_DMA_Init>
  MX_USART2_UART_Init();
 8001f96:	f000 f9e9 	bl	800236c <MX_USART2_UART_Init>
  MX_SPI3_Init();
 8001f9a:	f000 f98d 	bl	80022b8 <MX_SPI3_Init>
  MX_TIM10_Init();
 8001f9e:	f000 f9c1 	bl	8002324 <MX_TIM10_Init>
  MX_ADC1_Init();
 8001fa2:	f000 f937 	bl	8002214 <MX_ADC1_Init>
  /* USER CODE BEGIN 2 */

  ILI9341_Init();	//initial driver setup to drive ili9341
 8001fa6:	f7ff fca1 	bl	80018ec <ILI9341_Init>
  HAL_Delay(100);	//Delai pour laisser l'Ã©cran se stabiliser
 8001faa:	2064      	movs	r0, #100	; 0x64
 8001fac:	f000 fe4a 	bl	8002c44 <HAL_Delay>


  ILI9341_Set_Rotation(SCREEN_HORIZONTAL_2);			//Orientation de l'Ã©cran
 8001fb0:	2003      	movs	r0, #3
 8001fb2:	f7ff fc41 	bl	8001838 <ILI9341_Set_Rotation>
  ILI9341_Fill_Screen(BLACK);							//Efface l'Ã©cran
 8001fb6:	2000      	movs	r0, #0
 8001fb8:	f7ff fe48 	bl	8001c4c <ILI9341_Fill_Screen>

  ILI9341_Draw_Text("MESSAGE IDENTIFICATION", 10, 90, GREEN, 1, BLACK);
 8001fbc:	2300      	movs	r3, #0
 8001fbe:	9301      	str	r3, [sp, #4]
 8001fc0:	2301      	movs	r3, #1
 8001fc2:	9300      	str	r3, [sp, #0]
 8001fc4:	f44f 63fc 	mov.w	r3, #2016	; 0x7e0
 8001fc8:	225a      	movs	r2, #90	; 0x5a
 8001fca:	210a      	movs	r1, #10
 8001fcc:	4852      	ldr	r0, [pc, #328]	; (8002118 <main+0x198>)
 8001fce:	f7fe ffef 	bl	8000fb0 <ILI9341_Draw_Text>

  HAL_Delay(2000);
 8001fd2:	f44f 60fa 	mov.w	r0, #2000	; 0x7d0
 8001fd6:	f000 fe35 	bl	8002c44 <HAL_Delay>

  ILI9341_Fill_Screen(BLACK);							//Efface l'Ã©cran
 8001fda:	2000      	movs	r0, #0
 8001fdc:	f7ff fe36 	bl	8001c4c <ILI9341_Fill_Screen>

  HAL_Delay(300);
 8001fe0:	f44f 7096 	mov.w	r0, #300	; 0x12c
 8001fe4:	f000 fe2e 	bl	8002c44 <HAL_Delay>

  HAL_TIM_Base_Start(&htim10);
 8001fe8:	484c      	ldr	r0, [pc, #304]	; (800211c <main+0x19c>)
 8001fea:	f003 fba7 	bl	800573c <HAL_TIM_Base_Start>

  /* Infinite loop */
  /* USER CODE BEGIN WHILE */
  while (1)
  {
	  if (__HAL_TIM_GET_COUNTER(&htim10) >= temps_balayage_programme){
 8001fee:	4b4b      	ldr	r3, [pc, #300]	; (800211c <main+0x19c>)
 8001ff0:	681b      	ldr	r3, [r3, #0]
 8001ff2:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8001ff4:	f242 02cf 	movw	r2, #8399	; 0x20cf
 8001ff8:	4293      	cmp	r3, r2
 8001ffa:	d9f8      	bls.n	8001fee <main+0x6e>
		  __HAL_TIM_SET_COUNTER(&htim10,0);
 8001ffc:	4b47      	ldr	r3, [pc, #284]	; (800211c <main+0x19c>)
 8001ffe:	681b      	ldr	r3, [r3, #0]
 8002000:	2200      	movs	r2, #0
 8002002:	625a      	str	r2, [r3, #36]	; 0x24

		  // Processus à 1000 Hz ici

		  // fin processus 1000 Hz
		  //Processus 10 Hz v
		  if ((cg % 100) == 0){
 8002004:	4b46      	ldr	r3, [pc, #280]	; (8002120 <main+0x1a0>)
 8002006:	681a      	ldr	r2, [r3, #0]
 8002008:	4b46      	ldr	r3, [pc, #280]	; (8002124 <main+0x1a4>)
 800200a:	fb83 1302 	smull	r1, r3, r3, r2
 800200e:	1159      	asrs	r1, r3, #5
 8002010:	17d3      	asrs	r3, r2, #31
 8002012:	1acb      	subs	r3, r1, r3
 8002014:	2164      	movs	r1, #100	; 0x64
 8002016:	fb01 f303 	mul.w	r3, r1, r3
 800201a:	1ad3      	subs	r3, r2, r3
 800201c:	2b00      	cmp	r3, #0
 800201e:	d103      	bne.n	8002028 <main+0xa8>
			  ADCconversion(&ADCvalueFloat, 5);
 8002020:	2105      	movs	r1, #5
 8002022:	4841      	ldr	r0, [pc, #260]	; (8002128 <main+0x1a8>)
 8002024:	f000 fa94 	bl	8002550 <ADCconversion>
		  }

		  // Processus 10 Hz intercalé
		  if (((cg + 50) % 100) == 0){
 8002028:	4b3d      	ldr	r3, [pc, #244]	; (8002120 <main+0x1a0>)
 800202a:	681b      	ldr	r3, [r3, #0]
 800202c:	f103 0232 	add.w	r2, r3, #50	; 0x32
 8002030:	4b3c      	ldr	r3, [pc, #240]	; (8002124 <main+0x1a4>)
 8002032:	fb83 1302 	smull	r1, r3, r3, r2
 8002036:	1159      	asrs	r1, r3, #5
 8002038:	17d3      	asrs	r3, r2, #31
 800203a:	1acb      	subs	r3, r1, r3
 800203c:	2164      	movs	r1, #100	; 0x64
 800203e:	fb01 f303 	mul.w	r3, r1, r3
 8002042:	1ad3      	subs	r3, r2, r3
 8002044:	2b00      	cmp	r3, #0
 8002046:	d120      	bne.n	800208a <main+0x10a>
			  if (ADCvalueFloat > 1.65) fonctionControlMoteur(-1);
 8002048:	4b37      	ldr	r3, [pc, #220]	; (8002128 <main+0x1a8>)
 800204a:	681b      	ldr	r3, [r3, #0]
 800204c:	4618      	mov	r0, r3
 800204e:	f7fe fa9b 	bl	8000588 <__aeabi_f2d>
 8002052:	a32f      	add	r3, pc, #188	; (adr r3, 8002110 <main+0x190>)
 8002054:	e9d3 2300 	ldrd	r2, r3, [r3]
 8002058:	f7fe fd7e 	bl	8000b58 <__aeabi_dcmpgt>
 800205c:	4603      	mov	r3, r0
 800205e:	2b00      	cmp	r3, #0
 8002060:	d003      	beq.n	800206a <main+0xea>
 8002062:	f04f 30ff 	mov.w	r0, #4294967295
 8002066:	f7ff ff2d 	bl	8001ec4 <fonctionControlMoteur>
			  if (ADCvalueFloat <= 1.65) fonctionControlMoteur(1);
 800206a:	4b2f      	ldr	r3, [pc, #188]	; (8002128 <main+0x1a8>)
 800206c:	681b      	ldr	r3, [r3, #0]
 800206e:	4618      	mov	r0, r3
 8002070:	f7fe fa8a 	bl	8000588 <__aeabi_f2d>
 8002074:	a326      	add	r3, pc, #152	; (adr r3, 8002110 <main+0x190>)
 8002076:	e9d3 2300 	ldrd	r2, r3, [r3]
 800207a:	f7fe fd59 	bl	8000b30 <__aeabi_dcmple>
 800207e:	4603      	mov	r3, r0
 8002080:	2b00      	cmp	r3, #0
 8002082:	d002      	beq.n	800208a <main+0x10a>
 8002084:	2001      	movs	r0, #1
 8002086:	f7ff ff1d 	bl	8001ec4 <fonctionControlMoteur>

		  }

		  // Processus 2 Hz v
		  if ((cg % 500) == 0){
 800208a:	4b25      	ldr	r3, [pc, #148]	; (8002120 <main+0x1a0>)
 800208c:	681a      	ldr	r2, [r3, #0]
 800208e:	4b27      	ldr	r3, [pc, #156]	; (800212c <main+0x1ac>)
 8002090:	fb83 1302 	smull	r1, r3, r3, r2
 8002094:	1159      	asrs	r1, r3, #5
 8002096:	17d3      	asrs	r3, r2, #31
 8002098:	1acb      	subs	r3, r1, r3
 800209a:	f44f 71fa 	mov.w	r1, #500	; 0x1f4
 800209e:	fb01 f303 	mul.w	r3, r1, r3
 80020a2:	1ad3      	subs	r3, r2, r3
 80020a4:	2b00      	cmp	r3, #0
 80020a6:	d115      	bne.n	80020d4 <main+0x154>

			  sprintf(print_buffer, "   %5.5f   ", ADCvalueFloat);
 80020a8:	4b1f      	ldr	r3, [pc, #124]	; (8002128 <main+0x1a8>)
 80020aa:	681b      	ldr	r3, [r3, #0]
 80020ac:	4618      	mov	r0, r3
 80020ae:	f7fe fa6b 	bl	8000588 <__aeabi_f2d>
 80020b2:	4602      	mov	r2, r0
 80020b4:	460b      	mov	r3, r1
 80020b6:	4638      	mov	r0, r7
 80020b8:	491d      	ldr	r1, [pc, #116]	; (8002130 <main+0x1b0>)
 80020ba:	f004 fc43 	bl	8006944 <siprintf>
			  ILI9341_Draw_Text(print_buffer, 10, 90, GREEN, 1, BLACK);
 80020be:	4638      	mov	r0, r7
 80020c0:	2300      	movs	r3, #0
 80020c2:	9301      	str	r3, [sp, #4]
 80020c4:	2301      	movs	r3, #1
 80020c6:	9300      	str	r3, [sp, #0]
 80020c8:	f44f 63fc 	mov.w	r3, #2016	; 0x7e0
 80020cc:	225a      	movs	r2, #90	; 0x5a
 80020ce:	210a      	movs	r1, #10
 80020d0:	f7fe ff6e 	bl	8000fb0 <ILI9341_Draw_Text>
		  }

		  // GESTION chien de garde cg
		  cg++;
 80020d4:	4b12      	ldr	r3, [pc, #72]	; (8002120 <main+0x1a0>)
 80020d6:	681b      	ldr	r3, [r3, #0]
 80020d8:	3301      	adds	r3, #1
 80020da:	4a11      	ldr	r2, [pc, #68]	; (8002120 <main+0x1a0>)
 80020dc:	6013      	str	r3, [r2, #0]
		  if (cg > 1000) cg=1;
 80020de:	4b10      	ldr	r3, [pc, #64]	; (8002120 <main+0x1a0>)
 80020e0:	681b      	ldr	r3, [r3, #0]
 80020e2:	f5b3 7f7a 	cmp.w	r3, #1000	; 0x3e8
 80020e6:	dd02      	ble.n	80020ee <main+0x16e>
 80020e8:	4b0d      	ldr	r3, [pc, #52]	; (8002120 <main+0x1a0>)
 80020ea:	2201      	movs	r2, #1
 80020ec:	601a      	str	r2, [r3, #0]

		  // Vérification si l'éxécution du programme est assez rapide ( <0.001s)
		  if (__HAL_TIM_GET_COUNTER(&htim10) > temps_balayage_programme){
 80020ee:	4b0b      	ldr	r3, [pc, #44]	; (800211c <main+0x19c>)
 80020f0:	681b      	ldr	r3, [r3, #0]
 80020f2:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80020f4:	f242 02d0 	movw	r2, #8400	; 0x20d0
 80020f8:	4293      	cmp	r3, r2
 80020fa:	f67f af78 	bls.w	8001fee <main+0x6e>
			  printf("Augmenter la valeur de temps de la boucle.\nLe programme n'a pas le temps de s'éxécuter en entier.\n Dernier cg: %d", cg);
 80020fe:	4b08      	ldr	r3, [pc, #32]	; (8002120 <main+0x1a0>)
 8002100:	681b      	ldr	r3, [r3, #0]
 8002102:	4619      	mov	r1, r3
 8002104:	480b      	ldr	r0, [pc, #44]	; (8002134 <main+0x1b4>)
 8002106:	f004 fc0b 	bl	8006920 <iprintf>
	  if (__HAL_TIM_GET_COUNTER(&htim10) >= temps_balayage_programme){
 800210a:	e770      	b.n	8001fee <main+0x6e>
 800210c:	f3af 8000 	nop.w
 8002110:	66666666 	.word	0x66666666
 8002114:	3ffa6666 	.word	0x3ffa6666
 8002118:	08008c20 	.word	0x08008c20
 800211c:	20004380 	.word	0x20004380
 8002120:	20000084 	.word	0x20000084
 8002124:	51eb851f 	.word	0x51eb851f
 8002128:	2000440c 	.word	0x2000440c
 800212c:	10624dd3 	.word	0x10624dd3
 8002130:	08008c38 	.word	0x08008c38
 8002134:	08008c44 	.word	0x08008c44

08002138 <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 8002138:	b580      	push	{r7, lr}
 800213a:	b094      	sub	sp, #80	; 0x50
 800213c:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 800213e:	f107 031c 	add.w	r3, r7, #28
 8002142:	2234      	movs	r2, #52	; 0x34
 8002144:	2100      	movs	r1, #0
 8002146:	4618      	mov	r0, r3
 8002148:	f004 fc5f 	bl	8006a0a <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 800214c:	f107 0308 	add.w	r3, r7, #8
 8002150:	2200      	movs	r2, #0
 8002152:	601a      	str	r2, [r3, #0]
 8002154:	605a      	str	r2, [r3, #4]
 8002156:	609a      	str	r2, [r3, #8]
 8002158:	60da      	str	r2, [r3, #12]
 800215a:	611a      	str	r2, [r3, #16]

  /** Configure the main internal regulator output voltage
  */
  __HAL_RCC_PWR_CLK_ENABLE();
 800215c:	2300      	movs	r3, #0
 800215e:	607b      	str	r3, [r7, #4]
 8002160:	4b2a      	ldr	r3, [pc, #168]	; (800220c <SystemClock_Config+0xd4>)
 8002162:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002164:	4a29      	ldr	r2, [pc, #164]	; (800220c <SystemClock_Config+0xd4>)
 8002166:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 800216a:	6413      	str	r3, [r2, #64]	; 0x40
 800216c:	4b27      	ldr	r3, [pc, #156]	; (800220c <SystemClock_Config+0xd4>)
 800216e:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002170:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8002174:	607b      	str	r3, [r7, #4]
 8002176:	687b      	ldr	r3, [r7, #4]
  __HAL_PWR_VOLTAGESCALING_CONFIG(PWR_REGULATOR_VOLTAGE_SCALE3);
 8002178:	2300      	movs	r3, #0
 800217a:	603b      	str	r3, [r7, #0]
 800217c:	4b24      	ldr	r3, [pc, #144]	; (8002210 <SystemClock_Config+0xd8>)
 800217e:	681b      	ldr	r3, [r3, #0]
 8002180:	f423 4340 	bic.w	r3, r3, #49152	; 0xc000
 8002184:	4a22      	ldr	r2, [pc, #136]	; (8002210 <SystemClock_Config+0xd8>)
 8002186:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 800218a:	6013      	str	r3, [r2, #0]
 800218c:	4b20      	ldr	r3, [pc, #128]	; (8002210 <SystemClock_Config+0xd8>)
 800218e:	681b      	ldr	r3, [r3, #0]
 8002190:	f403 4340 	and.w	r3, r3, #49152	; 0xc000
 8002194:	603b      	str	r3, [r7, #0]
 8002196:	683b      	ldr	r3, [r7, #0]

  /** Initializes the RCC Oscillators according to the specified parameters
  * in the RCC_OscInitTypeDef structure.
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSI;
 8002198:	2302      	movs	r3, #2
 800219a:	61fb      	str	r3, [r7, #28]
  RCC_OscInitStruct.HSIState = RCC_HSI_ON;
 800219c:	2301      	movs	r3, #1
 800219e:	62bb      	str	r3, [r7, #40]	; 0x28
  RCC_OscInitStruct.HSICalibrationValue = RCC_HSICALIBRATION_DEFAULT;
 80021a0:	2310      	movs	r3, #16
 80021a2:	62fb      	str	r3, [r7, #44]	; 0x2c
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 80021a4:	2302      	movs	r3, #2
 80021a6:	637b      	str	r3, [r7, #52]	; 0x34
  RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSI;
 80021a8:	2300      	movs	r3, #0
 80021aa:	63bb      	str	r3, [r7, #56]	; 0x38
  RCC_OscInitStruct.PLL.PLLM = 16;
 80021ac:	2310      	movs	r3, #16
 80021ae:	63fb      	str	r3, [r7, #60]	; 0x3c
  RCC_OscInitStruct.PLL.PLLN = 336;
 80021b0:	f44f 73a8 	mov.w	r3, #336	; 0x150
 80021b4:	643b      	str	r3, [r7, #64]	; 0x40
  RCC_OscInitStruct.PLL.PLLP = RCC_PLLP_DIV4;
 80021b6:	2304      	movs	r3, #4
 80021b8:	647b      	str	r3, [r7, #68]	; 0x44
  RCC_OscInitStruct.PLL.PLLQ = 2;
 80021ba:	2302      	movs	r3, #2
 80021bc:	64bb      	str	r3, [r7, #72]	; 0x48
  RCC_OscInitStruct.PLL.PLLR = 2;
 80021be:	2302      	movs	r3, #2
 80021c0:	64fb      	str	r3, [r7, #76]	; 0x4c
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 80021c2:	f107 031c 	add.w	r3, r7, #28
 80021c6:	4618      	mov	r0, r3
 80021c8:	f002 fbee 	bl	80049a8 <HAL_RCC_OscConfig>
 80021cc:	4603      	mov	r3, r0
 80021ce:	2b00      	cmp	r3, #0
 80021d0:	d001      	beq.n	80021d6 <SystemClock_Config+0x9e>
  {
    Error_Handler();
 80021d2:	f000 fa27 	bl	8002624 <Error_Handler>
  }

  /** Initializes the CPU, AHB and APB buses clocks
  */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 80021d6:	230f      	movs	r3, #15
 80021d8:	60bb      	str	r3, [r7, #8]
                              |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
 80021da:	2302      	movs	r3, #2
 80021dc:	60fb      	str	r3, [r7, #12]
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 80021de:	2300      	movs	r3, #0
 80021e0:	613b      	str	r3, [r7, #16]
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV2;
 80021e2:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 80021e6:	617b      	str	r3, [r7, #20]
  RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV1;
 80021e8:	2300      	movs	r3, #0
 80021ea:	61bb      	str	r3, [r7, #24]

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_2) != HAL_OK)
 80021ec:	f107 0308 	add.w	r3, r7, #8
 80021f0:	2102      	movs	r1, #2
 80021f2:	4618      	mov	r0, r3
 80021f4:	f002 f88e 	bl	8004314 <HAL_RCC_ClockConfig>
 80021f8:	4603      	mov	r3, r0
 80021fa:	2b00      	cmp	r3, #0
 80021fc:	d001      	beq.n	8002202 <SystemClock_Config+0xca>
  {
    Error_Handler();
 80021fe:	f000 fa11 	bl	8002624 <Error_Handler>
  }
}
 8002202:	bf00      	nop
 8002204:	3750      	adds	r7, #80	; 0x50
 8002206:	46bd      	mov	sp, r7
 8002208:	bd80      	pop	{r7, pc}
 800220a:	bf00      	nop
 800220c:	40023800 	.word	0x40023800
 8002210:	40007000 	.word	0x40007000

08002214 <MX_ADC1_Init>:
  * @brief ADC1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_ADC1_Init(void)
{
 8002214:	b580      	push	{r7, lr}
 8002216:	b084      	sub	sp, #16
 8002218:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN ADC1_Init 0 */

  /* USER CODE END ADC1_Init 0 */

  ADC_ChannelConfTypeDef sConfig = {0};
 800221a:	463b      	mov	r3, r7
 800221c:	2200      	movs	r2, #0
 800221e:	601a      	str	r2, [r3, #0]
 8002220:	605a      	str	r2, [r3, #4]
 8002222:	609a      	str	r2, [r3, #8]
 8002224:	60da      	str	r2, [r3, #12]

  /* USER CODE END ADC1_Init 1 */

  /** Configure the global features of the ADC (Clock, Resolution, Data Alignment and number of conversion)
  */
  hadc1.Instance = ADC1;
 8002226:	4b21      	ldr	r3, [pc, #132]	; (80022ac <MX_ADC1_Init+0x98>)
 8002228:	4a21      	ldr	r2, [pc, #132]	; (80022b0 <MX_ADC1_Init+0x9c>)
 800222a:	601a      	str	r2, [r3, #0]
  hadc1.Init.ClockPrescaler = ADC_CLOCK_SYNC_PCLK_DIV4;
 800222c:	4b1f      	ldr	r3, [pc, #124]	; (80022ac <MX_ADC1_Init+0x98>)
 800222e:	f44f 3280 	mov.w	r2, #65536	; 0x10000
 8002232:	605a      	str	r2, [r3, #4]
  hadc1.Init.Resolution = ADC_RESOLUTION_12B;
 8002234:	4b1d      	ldr	r3, [pc, #116]	; (80022ac <MX_ADC1_Init+0x98>)
 8002236:	2200      	movs	r2, #0
 8002238:	609a      	str	r2, [r3, #8]
  hadc1.Init.ScanConvMode = DISABLE;
 800223a:	4b1c      	ldr	r3, [pc, #112]	; (80022ac <MX_ADC1_Init+0x98>)
 800223c:	2200      	movs	r2, #0
 800223e:	611a      	str	r2, [r3, #16]
  hadc1.Init.ContinuousConvMode = DISABLE;
 8002240:	4b1a      	ldr	r3, [pc, #104]	; (80022ac <MX_ADC1_Init+0x98>)
 8002242:	2200      	movs	r2, #0
 8002244:	761a      	strb	r2, [r3, #24]
  hadc1.Init.DiscontinuousConvMode = DISABLE;
 8002246:	4b19      	ldr	r3, [pc, #100]	; (80022ac <MX_ADC1_Init+0x98>)
 8002248:	2200      	movs	r2, #0
 800224a:	f883 2020 	strb.w	r2, [r3, #32]
  hadc1.Init.ExternalTrigConvEdge = ADC_EXTERNALTRIGCONVEDGE_NONE;
 800224e:	4b17      	ldr	r3, [pc, #92]	; (80022ac <MX_ADC1_Init+0x98>)
 8002250:	2200      	movs	r2, #0
 8002252:	62da      	str	r2, [r3, #44]	; 0x2c
  hadc1.Init.ExternalTrigConv = ADC_SOFTWARE_START;
 8002254:	4b15      	ldr	r3, [pc, #84]	; (80022ac <MX_ADC1_Init+0x98>)
 8002256:	4a17      	ldr	r2, [pc, #92]	; (80022b4 <MX_ADC1_Init+0xa0>)
 8002258:	629a      	str	r2, [r3, #40]	; 0x28
  hadc1.Init.DataAlign = ADC_DATAALIGN_RIGHT;
 800225a:	4b14      	ldr	r3, [pc, #80]	; (80022ac <MX_ADC1_Init+0x98>)
 800225c:	2200      	movs	r2, #0
 800225e:	60da      	str	r2, [r3, #12]
  hadc1.Init.NbrOfConversion = 1;
 8002260:	4b12      	ldr	r3, [pc, #72]	; (80022ac <MX_ADC1_Init+0x98>)
 8002262:	2201      	movs	r2, #1
 8002264:	61da      	str	r2, [r3, #28]
  hadc1.Init.DMAContinuousRequests = DISABLE;
 8002266:	4b11      	ldr	r3, [pc, #68]	; (80022ac <MX_ADC1_Init+0x98>)
 8002268:	2200      	movs	r2, #0
 800226a:	f883 2030 	strb.w	r2, [r3, #48]	; 0x30
  hadc1.Init.EOCSelection = ADC_EOC_SINGLE_CONV;
 800226e:	4b0f      	ldr	r3, [pc, #60]	; (80022ac <MX_ADC1_Init+0x98>)
 8002270:	2201      	movs	r2, #1
 8002272:	615a      	str	r2, [r3, #20]
  if (HAL_ADC_Init(&hadc1) != HAL_OK)
 8002274:	480d      	ldr	r0, [pc, #52]	; (80022ac <MX_ADC1_Init+0x98>)
 8002276:	f000 fd09 	bl	8002c8c <HAL_ADC_Init>
 800227a:	4603      	mov	r3, r0
 800227c:	2b00      	cmp	r3, #0
 800227e:	d001      	beq.n	8002284 <MX_ADC1_Init+0x70>
  {
    Error_Handler();
 8002280:	f000 f9d0 	bl	8002624 <Error_Handler>
  }

  /** Configure for the selected ADC regular channel its corresponding rank in the sequencer and its sample time.
  */
  sConfig.Channel = ADC_CHANNEL_0;
 8002284:	2300      	movs	r3, #0
 8002286:	603b      	str	r3, [r7, #0]
  sConfig.Rank = 1;
 8002288:	2301      	movs	r3, #1
 800228a:	607b      	str	r3, [r7, #4]
  sConfig.SamplingTime = ADC_SAMPLETIME_3CYCLES;
 800228c:	2300      	movs	r3, #0
 800228e:	60bb      	str	r3, [r7, #8]
  if (HAL_ADC_ConfigChannel(&hadc1, &sConfig) != HAL_OK)
 8002290:	463b      	mov	r3, r7
 8002292:	4619      	mov	r1, r3
 8002294:	4805      	ldr	r0, [pc, #20]	; (80022ac <MX_ADC1_Init+0x98>)
 8002296:	f000 ffd5 	bl	8003244 <HAL_ADC_ConfigChannel>
 800229a:	4603      	mov	r3, r0
 800229c:	2b00      	cmp	r3, #0
 800229e:	d001      	beq.n	80022a4 <MX_ADC1_Init+0x90>
  {
    Error_Handler();
 80022a0:	f000 f9c0 	bl	8002624 <Error_Handler>
  }
  /* USER CODE BEGIN ADC1_Init 2 */

  /* USER CODE END ADC1_Init 2 */

}
 80022a4:	bf00      	nop
 80022a6:	3710      	adds	r7, #16
 80022a8:	46bd      	mov	sp, r7
 80022aa:	bd80      	pop	{r7, pc}
 80022ac:	20004280 	.word	0x20004280
 80022b0:	40012000 	.word	0x40012000
 80022b4:	0f000001 	.word	0x0f000001

080022b8 <MX_SPI3_Init>:
  * @brief SPI3 Initialization Function
  * @param None
  * @retval None
  */
static void MX_SPI3_Init(void)
{
 80022b8:	b580      	push	{r7, lr}
 80022ba:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN SPI3_Init 1 */

  /* USER CODE END SPI3_Init 1 */
  /* SPI3 parameter configuration*/
  hspi3.Instance = SPI3;
 80022bc:	4b17      	ldr	r3, [pc, #92]	; (800231c <MX_SPI3_Init+0x64>)
 80022be:	4a18      	ldr	r2, [pc, #96]	; (8002320 <MX_SPI3_Init+0x68>)
 80022c0:	601a      	str	r2, [r3, #0]
  hspi3.Init.Mode = SPI_MODE_MASTER;
 80022c2:	4b16      	ldr	r3, [pc, #88]	; (800231c <MX_SPI3_Init+0x64>)
 80022c4:	f44f 7282 	mov.w	r2, #260	; 0x104
 80022c8:	605a      	str	r2, [r3, #4]
  hspi3.Init.Direction = SPI_DIRECTION_2LINES;
 80022ca:	4b14      	ldr	r3, [pc, #80]	; (800231c <MX_SPI3_Init+0x64>)
 80022cc:	2200      	movs	r2, #0
 80022ce:	609a      	str	r2, [r3, #8]
  hspi3.Init.DataSize = SPI_DATASIZE_8BIT;
 80022d0:	4b12      	ldr	r3, [pc, #72]	; (800231c <MX_SPI3_Init+0x64>)
 80022d2:	2200      	movs	r2, #0
 80022d4:	60da      	str	r2, [r3, #12]
  hspi3.Init.CLKPolarity = SPI_POLARITY_LOW;
 80022d6:	4b11      	ldr	r3, [pc, #68]	; (800231c <MX_SPI3_Init+0x64>)
 80022d8:	2200      	movs	r2, #0
 80022da:	611a      	str	r2, [r3, #16]
  hspi3.Init.CLKPhase = SPI_PHASE_1EDGE;
 80022dc:	4b0f      	ldr	r3, [pc, #60]	; (800231c <MX_SPI3_Init+0x64>)
 80022de:	2200      	movs	r2, #0
 80022e0:	615a      	str	r2, [r3, #20]
  hspi3.Init.NSS = SPI_NSS_SOFT;
 80022e2:	4b0e      	ldr	r3, [pc, #56]	; (800231c <MX_SPI3_Init+0x64>)
 80022e4:	f44f 7200 	mov.w	r2, #512	; 0x200
 80022e8:	619a      	str	r2, [r3, #24]
  hspi3.Init.BaudRatePrescaler = SPI_BAUDRATEPRESCALER_2;
 80022ea:	4b0c      	ldr	r3, [pc, #48]	; (800231c <MX_SPI3_Init+0x64>)
 80022ec:	2200      	movs	r2, #0
 80022ee:	61da      	str	r2, [r3, #28]
  hspi3.Init.FirstBit = SPI_FIRSTBIT_MSB;
 80022f0:	4b0a      	ldr	r3, [pc, #40]	; (800231c <MX_SPI3_Init+0x64>)
 80022f2:	2200      	movs	r2, #0
 80022f4:	621a      	str	r2, [r3, #32]
  hspi3.Init.TIMode = SPI_TIMODE_DISABLE;
 80022f6:	4b09      	ldr	r3, [pc, #36]	; (800231c <MX_SPI3_Init+0x64>)
 80022f8:	2200      	movs	r2, #0
 80022fa:	625a      	str	r2, [r3, #36]	; 0x24
  hspi3.Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 80022fc:	4b07      	ldr	r3, [pc, #28]	; (800231c <MX_SPI3_Init+0x64>)
 80022fe:	2200      	movs	r2, #0
 8002300:	629a      	str	r2, [r3, #40]	; 0x28
  hspi3.Init.CRCPolynomial = 10;
 8002302:	4b06      	ldr	r3, [pc, #24]	; (800231c <MX_SPI3_Init+0x64>)
 8002304:	220a      	movs	r2, #10
 8002306:	62da      	str	r2, [r3, #44]	; 0x2c
  if (HAL_SPI_Init(&hspi3) != HAL_OK)
 8002308:	4804      	ldr	r0, [pc, #16]	; (800231c <MX_SPI3_Init+0x64>)
 800230a:	f002 fdeb 	bl	8004ee4 <HAL_SPI_Init>
 800230e:	4603      	mov	r3, r0
 8002310:	2b00      	cmp	r3, #0
 8002312:	d001      	beq.n	8002318 <MX_SPI3_Init+0x60>
  {
    Error_Handler();
 8002314:	f000 f986 	bl	8002624 <Error_Handler>
  }
  /* USER CODE BEGIN SPI3_Init 2 */

  /* USER CODE END SPI3_Init 2 */

}
 8002318:	bf00      	nop
 800231a:	bd80      	pop	{r7, pc}
 800231c:	200042c8 	.word	0x200042c8
 8002320:	40003c00 	.word	0x40003c00

08002324 <MX_TIM10_Init>:
  * @brief TIM10 Initialization Function
  * @param None
  * @retval None
  */
static void MX_TIM10_Init(void)
{
 8002324:	b580      	push	{r7, lr}
 8002326:	af00      	add	r7, sp, #0
  /* USER CODE END TIM10_Init 0 */

  /* USER CODE BEGIN TIM10_Init 1 */

  /* USER CODE END TIM10_Init 1 */
  htim10.Instance = TIM10;
 8002328:	4b0e      	ldr	r3, [pc, #56]	; (8002364 <MX_TIM10_Init+0x40>)
 800232a:	4a0f      	ldr	r2, [pc, #60]	; (8002368 <MX_TIM10_Init+0x44>)
 800232c:	601a      	str	r2, [r3, #0]
  htim10.Init.Prescaler = 0;
 800232e:	4b0d      	ldr	r3, [pc, #52]	; (8002364 <MX_TIM10_Init+0x40>)
 8002330:	2200      	movs	r2, #0
 8002332:	605a      	str	r2, [r3, #4]
  htim10.Init.CounterMode = TIM_COUNTERMODE_UP;
 8002334:	4b0b      	ldr	r3, [pc, #44]	; (8002364 <MX_TIM10_Init+0x40>)
 8002336:	2200      	movs	r2, #0
 8002338:	609a      	str	r2, [r3, #8]
  htim10.Init.Period = 65535;
 800233a:	4b0a      	ldr	r3, [pc, #40]	; (8002364 <MX_TIM10_Init+0x40>)
 800233c:	f64f 72ff 	movw	r2, #65535	; 0xffff
 8002340:	60da      	str	r2, [r3, #12]
  htim10.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 8002342:	4b08      	ldr	r3, [pc, #32]	; (8002364 <MX_TIM10_Init+0x40>)
 8002344:	2200      	movs	r2, #0
 8002346:	611a      	str	r2, [r3, #16]
  htim10.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 8002348:	4b06      	ldr	r3, [pc, #24]	; (8002364 <MX_TIM10_Init+0x40>)
 800234a:	2200      	movs	r2, #0
 800234c:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim10) != HAL_OK)
 800234e:	4805      	ldr	r0, [pc, #20]	; (8002364 <MX_TIM10_Init+0x40>)
 8002350:	f003 f9a4 	bl	800569c <HAL_TIM_Base_Init>
 8002354:	4603      	mov	r3, r0
 8002356:	2b00      	cmp	r3, #0
 8002358:	d001      	beq.n	800235e <MX_TIM10_Init+0x3a>
  {
    Error_Handler();
 800235a:	f000 f963 	bl	8002624 <Error_Handler>
  }
  /* USER CODE BEGIN TIM10_Init 2 */

  /* USER CODE END TIM10_Init 2 */

}
 800235e:	bf00      	nop
 8002360:	bd80      	pop	{r7, pc}
 8002362:	bf00      	nop
 8002364:	20004380 	.word	0x20004380
 8002368:	40014400 	.word	0x40014400

0800236c <MX_USART2_UART_Init>:
  * @brief USART2 Initialization Function
  * @param None
  * @retval None
  */
static void MX_USART2_UART_Init(void)
{
 800236c:	b580      	push	{r7, lr}
 800236e:	af00      	add	r7, sp, #0
  /* USER CODE END USART2_Init 0 */

  /* USER CODE BEGIN USART2_Init 1 */

  /* USER CODE END USART2_Init 1 */
  huart2.Instance = USART2;
 8002370:	4b11      	ldr	r3, [pc, #68]	; (80023b8 <MX_USART2_UART_Init+0x4c>)
 8002372:	4a12      	ldr	r2, [pc, #72]	; (80023bc <MX_USART2_UART_Init+0x50>)
 8002374:	601a      	str	r2, [r3, #0]
  huart2.Init.BaudRate = 115200;
 8002376:	4b10      	ldr	r3, [pc, #64]	; (80023b8 <MX_USART2_UART_Init+0x4c>)
 8002378:	f44f 32e1 	mov.w	r2, #115200	; 0x1c200
 800237c:	605a      	str	r2, [r3, #4]
  huart2.Init.WordLength = UART_WORDLENGTH_8B;
 800237e:	4b0e      	ldr	r3, [pc, #56]	; (80023b8 <MX_USART2_UART_Init+0x4c>)
 8002380:	2200      	movs	r2, #0
 8002382:	609a      	str	r2, [r3, #8]
  huart2.Init.StopBits = UART_STOPBITS_1;
 8002384:	4b0c      	ldr	r3, [pc, #48]	; (80023b8 <MX_USART2_UART_Init+0x4c>)
 8002386:	2200      	movs	r2, #0
 8002388:	60da      	str	r2, [r3, #12]
  huart2.Init.Parity = UART_PARITY_NONE;
 800238a:	4b0b      	ldr	r3, [pc, #44]	; (80023b8 <MX_USART2_UART_Init+0x4c>)
 800238c:	2200      	movs	r2, #0
 800238e:	611a      	str	r2, [r3, #16]
  huart2.Init.Mode = UART_MODE_TX_RX;
 8002390:	4b09      	ldr	r3, [pc, #36]	; (80023b8 <MX_USART2_UART_Init+0x4c>)
 8002392:	220c      	movs	r2, #12
 8002394:	615a      	str	r2, [r3, #20]
  huart2.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 8002396:	4b08      	ldr	r3, [pc, #32]	; (80023b8 <MX_USART2_UART_Init+0x4c>)
 8002398:	2200      	movs	r2, #0
 800239a:	619a      	str	r2, [r3, #24]
  huart2.Init.OverSampling = UART_OVERSAMPLING_16;
 800239c:	4b06      	ldr	r3, [pc, #24]	; (80023b8 <MX_USART2_UART_Init+0x4c>)
 800239e:	2200      	movs	r2, #0
 80023a0:	61da      	str	r2, [r3, #28]
  if (HAL_UART_Init(&huart2) != HAL_OK)
 80023a2:	4805      	ldr	r0, [pc, #20]	; (80023b8 <MX_USART2_UART_Init+0x4c>)
 80023a4:	f003 fad2 	bl	800594c <HAL_UART_Init>
 80023a8:	4603      	mov	r3, r0
 80023aa:	2b00      	cmp	r3, #0
 80023ac:	d001      	beq.n	80023b2 <MX_USART2_UART_Init+0x46>
  {
    Error_Handler();
 80023ae:	f000 f939 	bl	8002624 <Error_Handler>
  }
  /* USER CODE BEGIN USART2_Init 2 */

  /* USER CODE END USART2_Init 2 */

}
 80023b2:	bf00      	nop
 80023b4:	bd80      	pop	{r7, pc}
 80023b6:	bf00      	nop
 80023b8:	200043c8 	.word	0x200043c8
 80023bc:	40004400 	.word	0x40004400

080023c0 <MX_DMA_Init>:

/**
  * Enable DMA controller clock
  */
static void MX_DMA_Init(void)
{
 80023c0:	b580      	push	{r7, lr}
 80023c2:	b082      	sub	sp, #8
 80023c4:	af00      	add	r7, sp, #0

  /* DMA controller clock enable */
  __HAL_RCC_DMA1_CLK_ENABLE();
 80023c6:	2300      	movs	r3, #0
 80023c8:	607b      	str	r3, [r7, #4]
 80023ca:	4b0c      	ldr	r3, [pc, #48]	; (80023fc <MX_DMA_Init+0x3c>)
 80023cc:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80023ce:	4a0b      	ldr	r2, [pc, #44]	; (80023fc <MX_DMA_Init+0x3c>)
 80023d0:	f443 1300 	orr.w	r3, r3, #2097152	; 0x200000
 80023d4:	6313      	str	r3, [r2, #48]	; 0x30
 80023d6:	4b09      	ldr	r3, [pc, #36]	; (80023fc <MX_DMA_Init+0x3c>)
 80023d8:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80023da:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 80023de:	607b      	str	r3, [r7, #4]
 80023e0:	687b      	ldr	r3, [r7, #4]

  /* DMA interrupt init */
  /* DMA1_Stream7_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(DMA1_Stream7_IRQn, 0, 0);
 80023e2:	2200      	movs	r2, #0
 80023e4:	2100      	movs	r1, #0
 80023e6:	202f      	movs	r0, #47	; 0x2f
 80023e8:	f001 fa3f 	bl	800386a <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(DMA1_Stream7_IRQn);
 80023ec:	202f      	movs	r0, #47	; 0x2f
 80023ee:	f001 fa58 	bl	80038a2 <HAL_NVIC_EnableIRQ>

}
 80023f2:	bf00      	nop
 80023f4:	3708      	adds	r7, #8
 80023f6:	46bd      	mov	sp, r7
 80023f8:	bd80      	pop	{r7, pc}
 80023fa:	bf00      	nop
 80023fc:	40023800 	.word	0x40023800

08002400 <MX_GPIO_Init>:
  * @brief GPIO Initialization Function
  * @param None
  * @retval None
  */
static void MX_GPIO_Init(void)
{
 8002400:	b580      	push	{r7, lr}
 8002402:	b08a      	sub	sp, #40	; 0x28
 8002404:	af00      	add	r7, sp, #0
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8002406:	f107 0314 	add.w	r3, r7, #20
 800240a:	2200      	movs	r2, #0
 800240c:	601a      	str	r2, [r3, #0]
 800240e:	605a      	str	r2, [r3, #4]
 8002410:	609a      	str	r2, [r3, #8]
 8002412:	60da      	str	r2, [r3, #12]
 8002414:	611a      	str	r2, [r3, #16]

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOC_CLK_ENABLE();
 8002416:	2300      	movs	r3, #0
 8002418:	613b      	str	r3, [r7, #16]
 800241a:	4b49      	ldr	r3, [pc, #292]	; (8002540 <MX_GPIO_Init+0x140>)
 800241c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800241e:	4a48      	ldr	r2, [pc, #288]	; (8002540 <MX_GPIO_Init+0x140>)
 8002420:	f043 0304 	orr.w	r3, r3, #4
 8002424:	6313      	str	r3, [r2, #48]	; 0x30
 8002426:	4b46      	ldr	r3, [pc, #280]	; (8002540 <MX_GPIO_Init+0x140>)
 8002428:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800242a:	f003 0304 	and.w	r3, r3, #4
 800242e:	613b      	str	r3, [r7, #16]
 8002430:	693b      	ldr	r3, [r7, #16]
  __HAL_RCC_GPIOH_CLK_ENABLE();
 8002432:	2300      	movs	r3, #0
 8002434:	60fb      	str	r3, [r7, #12]
 8002436:	4b42      	ldr	r3, [pc, #264]	; (8002540 <MX_GPIO_Init+0x140>)
 8002438:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800243a:	4a41      	ldr	r2, [pc, #260]	; (8002540 <MX_GPIO_Init+0x140>)
 800243c:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 8002440:	6313      	str	r3, [r2, #48]	; 0x30
 8002442:	4b3f      	ldr	r3, [pc, #252]	; (8002540 <MX_GPIO_Init+0x140>)
 8002444:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8002446:	f003 0380 	and.w	r3, r3, #128	; 0x80
 800244a:	60fb      	str	r3, [r7, #12]
 800244c:	68fb      	ldr	r3, [r7, #12]
  __HAL_RCC_GPIOA_CLK_ENABLE();
 800244e:	2300      	movs	r3, #0
 8002450:	60bb      	str	r3, [r7, #8]
 8002452:	4b3b      	ldr	r3, [pc, #236]	; (8002540 <MX_GPIO_Init+0x140>)
 8002454:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8002456:	4a3a      	ldr	r2, [pc, #232]	; (8002540 <MX_GPIO_Init+0x140>)
 8002458:	f043 0301 	orr.w	r3, r3, #1
 800245c:	6313      	str	r3, [r2, #48]	; 0x30
 800245e:	4b38      	ldr	r3, [pc, #224]	; (8002540 <MX_GPIO_Init+0x140>)
 8002460:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8002462:	f003 0301 	and.w	r3, r3, #1
 8002466:	60bb      	str	r3, [r7, #8]
 8002468:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_GPIOB_CLK_ENABLE();
 800246a:	2300      	movs	r3, #0
 800246c:	607b      	str	r3, [r7, #4]
 800246e:	4b34      	ldr	r3, [pc, #208]	; (8002540 <MX_GPIO_Init+0x140>)
 8002470:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8002472:	4a33      	ldr	r2, [pc, #204]	; (8002540 <MX_GPIO_Init+0x140>)
 8002474:	f043 0302 	orr.w	r3, r3, #2
 8002478:	6313      	str	r3, [r2, #48]	; 0x30
 800247a:	4b31      	ldr	r3, [pc, #196]	; (8002540 <MX_GPIO_Init+0x140>)
 800247c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800247e:	f003 0302 	and.w	r3, r3, #2
 8002482:	607b      	str	r3, [r7, #4]
 8002484:	687b      	ldr	r3, [r7, #4]

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOA, LD2_Pin|A2m_Pin|A2p_Pin, GPIO_PIN_RESET);
 8002486:	2200      	movs	r2, #0
 8002488:	f249 0120 	movw	r1, #36896	; 0x9020
 800248c:	482d      	ldr	r0, [pc, #180]	; (8002544 <MX_GPIO_Init+0x144>)
 800248e:	f001 ff27 	bl	80042e0 <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOB, B1m_Pin|B1p_Pin|Test_pin_Pin|Test2_Pin, GPIO_PIN_RESET);
 8002492:	2200      	movs	r2, #0
 8002494:	213c      	movs	r1, #60	; 0x3c
 8002496:	482c      	ldr	r0, [pc, #176]	; (8002548 <MX_GPIO_Init+0x148>)
 8002498:	f001 ff22 	bl	80042e0 <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOC, CS_Pin|DC_Pin, GPIO_PIN_RESET);
 800249c:	2200      	movs	r2, #0
 800249e:	f44f 7140 	mov.w	r1, #768	; 0x300
 80024a2:	482a      	ldr	r0, [pc, #168]	; (800254c <MX_GPIO_Init+0x14c>)
 80024a4:	f001 ff1c 	bl	80042e0 <HAL_GPIO_WritePin>

  /*Configure GPIO pin : B1_Pin */
  GPIO_InitStruct.Pin = B1_Pin;
 80024a8:	f44f 5300 	mov.w	r3, #8192	; 0x2000
 80024ac:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_IT_FALLING;
 80024ae:	f44f 1304 	mov.w	r3, #2162688	; 0x210000
 80024b2:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80024b4:	2300      	movs	r3, #0
 80024b6:	61fb      	str	r3, [r7, #28]
  HAL_GPIO_Init(B1_GPIO_Port, &GPIO_InitStruct);
 80024b8:	f107 0314 	add.w	r3, r7, #20
 80024bc:	4619      	mov	r1, r3
 80024be:	4823      	ldr	r0, [pc, #140]	; (800254c <MX_GPIO_Init+0x14c>)
 80024c0:	f001 fd7a 	bl	8003fb8 <HAL_GPIO_Init>

  /*Configure GPIO pins : LD2_Pin A2m_Pin A2p_Pin */
  GPIO_InitStruct.Pin = LD2_Pin|A2m_Pin|A2p_Pin;
 80024c4:	f249 0320 	movw	r3, #36896	; 0x9020
 80024c8:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 80024ca:	2301      	movs	r3, #1
 80024cc:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80024ce:	2300      	movs	r3, #0
 80024d0:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80024d2:	2300      	movs	r3, #0
 80024d4:	623b      	str	r3, [r7, #32]
  HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 80024d6:	f107 0314 	add.w	r3, r7, #20
 80024da:	4619      	mov	r1, r3
 80024dc:	4819      	ldr	r0, [pc, #100]	; (8002544 <MX_GPIO_Init+0x144>)
 80024de:	f001 fd6b 	bl	8003fb8 <HAL_GPIO_Init>

  /*Configure GPIO pins : B1m_Pin B1p_Pin Test_pin_Pin Test2_Pin */
  GPIO_InitStruct.Pin = B1m_Pin|B1p_Pin|Test_pin_Pin|Test2_Pin;
 80024e2:	233c      	movs	r3, #60	; 0x3c
 80024e4:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 80024e6:	2301      	movs	r3, #1
 80024e8:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80024ea:	2300      	movs	r3, #0
 80024ec:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80024ee:	2300      	movs	r3, #0
 80024f0:	623b      	str	r3, [r7, #32]
  HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 80024f2:	f107 0314 	add.w	r3, r7, #20
 80024f6:	4619      	mov	r1, r3
 80024f8:	4813      	ldr	r0, [pc, #76]	; (8002548 <MX_GPIO_Init+0x148>)
 80024fa:	f001 fd5d 	bl	8003fb8 <HAL_GPIO_Init>

  /*Configure GPIO pin : Button_Pin */
  GPIO_InitStruct.Pin = Button_Pin;
 80024fe:	f44f 5300 	mov.w	r3, #8192	; 0x2000
 8002502:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 8002504:	2300      	movs	r3, #0
 8002506:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_PULLUP;
 8002508:	2301      	movs	r3, #1
 800250a:	61fb      	str	r3, [r7, #28]
  HAL_GPIO_Init(Button_GPIO_Port, &GPIO_InitStruct);
 800250c:	f107 0314 	add.w	r3, r7, #20
 8002510:	4619      	mov	r1, r3
 8002512:	480d      	ldr	r0, [pc, #52]	; (8002548 <MX_GPIO_Init+0x148>)
 8002514:	f001 fd50 	bl	8003fb8 <HAL_GPIO_Init>

  /*Configure GPIO pins : CS_Pin DC_Pin */
  GPIO_InitStruct.Pin = CS_Pin|DC_Pin;
 8002518:	f44f 7340 	mov.w	r3, #768	; 0x300
 800251c:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 800251e:	2301      	movs	r3, #1
 8002520:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8002522:	2300      	movs	r3, #0
 8002524:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8002526:	2303      	movs	r3, #3
 8002528:	623b      	str	r3, [r7, #32]
  HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 800252a:	f107 0314 	add.w	r3, r7, #20
 800252e:	4619      	mov	r1, r3
 8002530:	4806      	ldr	r0, [pc, #24]	; (800254c <MX_GPIO_Init+0x14c>)
 8002532:	f001 fd41 	bl	8003fb8 <HAL_GPIO_Init>

}
 8002536:	bf00      	nop
 8002538:	3728      	adds	r7, #40	; 0x28
 800253a:	46bd      	mov	sp, r7
 800253c:	bd80      	pop	{r7, pc}
 800253e:	bf00      	nop
 8002540:	40023800 	.word	0x40023800
 8002544:	40020000 	.word	0x40020000
 8002548:	40020400 	.word	0x40020400
 800254c:	40020800 	.word	0x40020800

08002550 <ADCconversion>:

/* USER CODE BEGIN 4 */
void ADCconversion(float* ptrADCvalueFloat, int nSamples){
 8002550:	b5b0      	push	{r4, r5, r7, lr}
 8002552:	b084      	sub	sp, #16
 8002554:	af00      	add	r7, sp, #0
 8002556:	6078      	str	r0, [r7, #4]
 8002558:	6039      	str	r1, [r7, #0]
	*ptrADCvalueFloat = 0;
 800255a:	687b      	ldr	r3, [r7, #4]
 800255c:	f04f 0200 	mov.w	r2, #0
 8002560:	601a      	str	r2, [r3, #0]

	for (int i=0; i<nSamples; i++){
 8002562:	2300      	movs	r3, #0
 8002564:	60fb      	str	r3, [r7, #12]
 8002566:	e048      	b.n	80025fa <ADCconversion+0xaa>
	HAL_ADC_Start(&hadc1);
 8002568:	482d      	ldr	r0, [pc, #180]	; (8002620 <ADCconversion+0xd0>)
 800256a:	f000 fbd3 	bl	8002d14 <HAL_ADC_Start>
	HAL_ADC_PollForConversion(&hadc1, 1000);
 800256e:	f44f 717a 	mov.w	r1, #1000	; 0x3e8
 8002572:	482b      	ldr	r0, [pc, #172]	; (8002620 <ADCconversion+0xd0>)
 8002574:	f000 fca0 	bl	8002eb8 <HAL_ADC_PollForConversion>
	*ptrADCvalueFloat += (float)HAL_ADC_GetValue(&hadc1)/4095.0*3.3/nSamples;
 8002578:	4829      	ldr	r0, [pc, #164]	; (8002620 <ADCconversion+0xd0>)
 800257a:	f000 fe38 	bl	80031ee <HAL_ADC_GetValue>
 800257e:	ee07 0a90 	vmov	s15, r0
 8002582:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8002586:	ee17 0a90 	vmov	r0, s15
 800258a:	f7fd fffd 	bl	8000588 <__aeabi_f2d>
 800258e:	a320      	add	r3, pc, #128	; (adr r3, 8002610 <ADCconversion+0xc0>)
 8002590:	e9d3 2300 	ldrd	r2, r3, [r3]
 8002594:	f7fe f97a 	bl	800088c <__aeabi_ddiv>
 8002598:	4602      	mov	r2, r0
 800259a:	460b      	mov	r3, r1
 800259c:	4610      	mov	r0, r2
 800259e:	4619      	mov	r1, r3
 80025a0:	a31d      	add	r3, pc, #116	; (adr r3, 8002618 <ADCconversion+0xc8>)
 80025a2:	e9d3 2300 	ldrd	r2, r3, [r3]
 80025a6:	f7fe f847 	bl	8000638 <__aeabi_dmul>
 80025aa:	4602      	mov	r2, r0
 80025ac:	460b      	mov	r3, r1
 80025ae:	4614      	mov	r4, r2
 80025b0:	461d      	mov	r5, r3
 80025b2:	6838      	ldr	r0, [r7, #0]
 80025b4:	f7fd ffd6 	bl	8000564 <__aeabi_i2d>
 80025b8:	4602      	mov	r2, r0
 80025ba:	460b      	mov	r3, r1
 80025bc:	4620      	mov	r0, r4
 80025be:	4629      	mov	r1, r5
 80025c0:	f7fe f964 	bl	800088c <__aeabi_ddiv>
 80025c4:	4602      	mov	r2, r0
 80025c6:	460b      	mov	r3, r1
 80025c8:	4614      	mov	r4, r2
 80025ca:	461d      	mov	r5, r3
 80025cc:	687b      	ldr	r3, [r7, #4]
 80025ce:	681b      	ldr	r3, [r3, #0]
 80025d0:	4618      	mov	r0, r3
 80025d2:	f7fd ffd9 	bl	8000588 <__aeabi_f2d>
 80025d6:	4602      	mov	r2, r0
 80025d8:	460b      	mov	r3, r1
 80025da:	4620      	mov	r0, r4
 80025dc:	4629      	mov	r1, r5
 80025de:	f7fd fe75 	bl	80002cc <__adddf3>
 80025e2:	4602      	mov	r2, r0
 80025e4:	460b      	mov	r3, r1
 80025e6:	4610      	mov	r0, r2
 80025e8:	4619      	mov	r1, r3
 80025ea:	f7fe fafd 	bl	8000be8 <__aeabi_d2f>
 80025ee:	4602      	mov	r2, r0
 80025f0:	687b      	ldr	r3, [r7, #4]
 80025f2:	601a      	str	r2, [r3, #0]
	for (int i=0; i<nSamples; i++){
 80025f4:	68fb      	ldr	r3, [r7, #12]
 80025f6:	3301      	adds	r3, #1
 80025f8:	60fb      	str	r3, [r7, #12]
 80025fa:	68fa      	ldr	r2, [r7, #12]
 80025fc:	683b      	ldr	r3, [r7, #0]
 80025fe:	429a      	cmp	r2, r3
 8002600:	dbb2      	blt.n	8002568 <ADCconversion+0x18>
	}
}
 8002602:	bf00      	nop
 8002604:	bf00      	nop
 8002606:	3710      	adds	r7, #16
 8002608:	46bd      	mov	sp, r7
 800260a:	bdb0      	pop	{r4, r5, r7, pc}
 800260c:	f3af 8000 	nop.w
 8002610:	00000000 	.word	0x00000000
 8002614:	40affe00 	.word	0x40affe00
 8002618:	66666666 	.word	0x66666666
 800261c:	400a6666 	.word	0x400a6666
 8002620:	20004280 	.word	0x20004280

08002624 <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
 8002624:	b480      	push	{r7}
 8002626:	af00      	add	r7, sp, #0
  \details Disables IRQ interrupts by setting the I-bit in the CPSR.
           Can only be executed in Privileged modes.
 */
__STATIC_FORCEINLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
 8002628:	b672      	cpsid	i
}
 800262a:	bf00      	nop
  /* USER CODE BEGIN Error_Handler_Debug */
  /* User can add his own implementation to report the HAL error return state */
  __disable_irq();
  while (1)
 800262c:	e7fe      	b.n	800262c <Error_Handler+0x8>
	...

08002630 <HAL_MspInit>:
/* USER CODE END 0 */
/**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 8002630:	b580      	push	{r7, lr}
 8002632:	b082      	sub	sp, #8
 8002634:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_SYSCFG_CLK_ENABLE();
 8002636:	2300      	movs	r3, #0
 8002638:	607b      	str	r3, [r7, #4]
 800263a:	4b10      	ldr	r3, [pc, #64]	; (800267c <HAL_MspInit+0x4c>)
 800263c:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 800263e:	4a0f      	ldr	r2, [pc, #60]	; (800267c <HAL_MspInit+0x4c>)
 8002640:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 8002644:	6453      	str	r3, [r2, #68]	; 0x44
 8002646:	4b0d      	ldr	r3, [pc, #52]	; (800267c <HAL_MspInit+0x4c>)
 8002648:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 800264a:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 800264e:	607b      	str	r3, [r7, #4]
 8002650:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_PWR_CLK_ENABLE();
 8002652:	2300      	movs	r3, #0
 8002654:	603b      	str	r3, [r7, #0]
 8002656:	4b09      	ldr	r3, [pc, #36]	; (800267c <HAL_MspInit+0x4c>)
 8002658:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800265a:	4a08      	ldr	r2, [pc, #32]	; (800267c <HAL_MspInit+0x4c>)
 800265c:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8002660:	6413      	str	r3, [r2, #64]	; 0x40
 8002662:	4b06      	ldr	r3, [pc, #24]	; (800267c <HAL_MspInit+0x4c>)
 8002664:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002666:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 800266a:	603b      	str	r3, [r7, #0]
 800266c:	683b      	ldr	r3, [r7, #0]

  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_0);
 800266e:	2007      	movs	r0, #7
 8002670:	f001 f8f0 	bl	8003854 <HAL_NVIC_SetPriorityGrouping>
  /* System interrupt init*/

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 8002674:	bf00      	nop
 8002676:	3708      	adds	r7, #8
 8002678:	46bd      	mov	sp, r7
 800267a:	bd80      	pop	{r7, pc}
 800267c:	40023800 	.word	0x40023800

08002680 <HAL_ADC_MspInit>:
* This function configures the hardware resources used in this example
* @param hadc: ADC handle pointer
* @retval None
*/
void HAL_ADC_MspInit(ADC_HandleTypeDef* hadc)
{
 8002680:	b580      	push	{r7, lr}
 8002682:	b08a      	sub	sp, #40	; 0x28
 8002684:	af00      	add	r7, sp, #0
 8002686:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8002688:	f107 0314 	add.w	r3, r7, #20
 800268c:	2200      	movs	r2, #0
 800268e:	601a      	str	r2, [r3, #0]
 8002690:	605a      	str	r2, [r3, #4]
 8002692:	609a      	str	r2, [r3, #8]
 8002694:	60da      	str	r2, [r3, #12]
 8002696:	611a      	str	r2, [r3, #16]
  if(hadc->Instance==ADC1)
 8002698:	687b      	ldr	r3, [r7, #4]
 800269a:	681b      	ldr	r3, [r3, #0]
 800269c:	4a1b      	ldr	r2, [pc, #108]	; (800270c <HAL_ADC_MspInit+0x8c>)
 800269e:	4293      	cmp	r3, r2
 80026a0:	d12f      	bne.n	8002702 <HAL_ADC_MspInit+0x82>
  {
  /* USER CODE BEGIN ADC1_MspInit 0 */

  /* USER CODE END ADC1_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_ADC1_CLK_ENABLE();
 80026a2:	2300      	movs	r3, #0
 80026a4:	613b      	str	r3, [r7, #16]
 80026a6:	4b1a      	ldr	r3, [pc, #104]	; (8002710 <HAL_ADC_MspInit+0x90>)
 80026a8:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80026aa:	4a19      	ldr	r2, [pc, #100]	; (8002710 <HAL_ADC_MspInit+0x90>)
 80026ac:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 80026b0:	6453      	str	r3, [r2, #68]	; 0x44
 80026b2:	4b17      	ldr	r3, [pc, #92]	; (8002710 <HAL_ADC_MspInit+0x90>)
 80026b4:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80026b6:	f403 7380 	and.w	r3, r3, #256	; 0x100
 80026ba:	613b      	str	r3, [r7, #16]
 80026bc:	693b      	ldr	r3, [r7, #16]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 80026be:	2300      	movs	r3, #0
 80026c0:	60fb      	str	r3, [r7, #12]
 80026c2:	4b13      	ldr	r3, [pc, #76]	; (8002710 <HAL_ADC_MspInit+0x90>)
 80026c4:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80026c6:	4a12      	ldr	r2, [pc, #72]	; (8002710 <HAL_ADC_MspInit+0x90>)
 80026c8:	f043 0301 	orr.w	r3, r3, #1
 80026cc:	6313      	str	r3, [r2, #48]	; 0x30
 80026ce:	4b10      	ldr	r3, [pc, #64]	; (8002710 <HAL_ADC_MspInit+0x90>)
 80026d0:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80026d2:	f003 0301 	and.w	r3, r3, #1
 80026d6:	60fb      	str	r3, [r7, #12]
 80026d8:	68fb      	ldr	r3, [r7, #12]
    /**ADC1 GPIO Configuration
    PA0-WKUP     ------> ADC1_IN0
    */
    GPIO_InitStruct.Pin = GPIO_PIN_0;
 80026da:	2301      	movs	r3, #1
 80026dc:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_ANALOG;
 80026de:	2303      	movs	r3, #3
 80026e0:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80026e2:	2300      	movs	r3, #0
 80026e4:	61fb      	str	r3, [r7, #28]
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 80026e6:	f107 0314 	add.w	r3, r7, #20
 80026ea:	4619      	mov	r1, r3
 80026ec:	4809      	ldr	r0, [pc, #36]	; (8002714 <HAL_ADC_MspInit+0x94>)
 80026ee:	f001 fc63 	bl	8003fb8 <HAL_GPIO_Init>

    /* ADC1 interrupt Init */
    HAL_NVIC_SetPriority(ADC_IRQn, 0, 0);
 80026f2:	2200      	movs	r2, #0
 80026f4:	2100      	movs	r1, #0
 80026f6:	2012      	movs	r0, #18
 80026f8:	f001 f8b7 	bl	800386a <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(ADC_IRQn);
 80026fc:	2012      	movs	r0, #18
 80026fe:	f001 f8d0 	bl	80038a2 <HAL_NVIC_EnableIRQ>
  /* USER CODE BEGIN ADC1_MspInit 1 */

  /* USER CODE END ADC1_MspInit 1 */
  }

}
 8002702:	bf00      	nop
 8002704:	3728      	adds	r7, #40	; 0x28
 8002706:	46bd      	mov	sp, r7
 8002708:	bd80      	pop	{r7, pc}
 800270a:	bf00      	nop
 800270c:	40012000 	.word	0x40012000
 8002710:	40023800 	.word	0x40023800
 8002714:	40020000 	.word	0x40020000

08002718 <HAL_SPI_MspInit>:
* This function configures the hardware resources used in this example
* @param hspi: SPI handle pointer
* @retval None
*/
void HAL_SPI_MspInit(SPI_HandleTypeDef* hspi)
{
 8002718:	b580      	push	{r7, lr}
 800271a:	b08a      	sub	sp, #40	; 0x28
 800271c:	af00      	add	r7, sp, #0
 800271e:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8002720:	f107 0314 	add.w	r3, r7, #20
 8002724:	2200      	movs	r2, #0
 8002726:	601a      	str	r2, [r3, #0]
 8002728:	605a      	str	r2, [r3, #4]
 800272a:	609a      	str	r2, [r3, #8]
 800272c:	60da      	str	r2, [r3, #12]
 800272e:	611a      	str	r2, [r3, #16]
  if(hspi->Instance==SPI3)
 8002730:	687b      	ldr	r3, [r7, #4]
 8002732:	681b      	ldr	r3, [r3, #0]
 8002734:	4a30      	ldr	r2, [pc, #192]	; (80027f8 <HAL_SPI_MspInit+0xe0>)
 8002736:	4293      	cmp	r3, r2
 8002738:	d159      	bne.n	80027ee <HAL_SPI_MspInit+0xd6>
  {
  /* USER CODE BEGIN SPI3_MspInit 0 */

  /* USER CODE END SPI3_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_SPI3_CLK_ENABLE();
 800273a:	2300      	movs	r3, #0
 800273c:	613b      	str	r3, [r7, #16]
 800273e:	4b2f      	ldr	r3, [pc, #188]	; (80027fc <HAL_SPI_MspInit+0xe4>)
 8002740:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002742:	4a2e      	ldr	r2, [pc, #184]	; (80027fc <HAL_SPI_MspInit+0xe4>)
 8002744:	f443 4300 	orr.w	r3, r3, #32768	; 0x8000
 8002748:	6413      	str	r3, [r2, #64]	; 0x40
 800274a:	4b2c      	ldr	r3, [pc, #176]	; (80027fc <HAL_SPI_MspInit+0xe4>)
 800274c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800274e:	f403 4300 	and.w	r3, r3, #32768	; 0x8000
 8002752:	613b      	str	r3, [r7, #16]
 8002754:	693b      	ldr	r3, [r7, #16]

    __HAL_RCC_GPIOC_CLK_ENABLE();
 8002756:	2300      	movs	r3, #0
 8002758:	60fb      	str	r3, [r7, #12]
 800275a:	4b28      	ldr	r3, [pc, #160]	; (80027fc <HAL_SPI_MspInit+0xe4>)
 800275c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800275e:	4a27      	ldr	r2, [pc, #156]	; (80027fc <HAL_SPI_MspInit+0xe4>)
 8002760:	f043 0304 	orr.w	r3, r3, #4
 8002764:	6313      	str	r3, [r2, #48]	; 0x30
 8002766:	4b25      	ldr	r3, [pc, #148]	; (80027fc <HAL_SPI_MspInit+0xe4>)
 8002768:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800276a:	f003 0304 	and.w	r3, r3, #4
 800276e:	60fb      	str	r3, [r7, #12]
 8002770:	68fb      	ldr	r3, [r7, #12]
    /**SPI3 GPIO Configuration
    PC10     ------> SPI3_SCK
    PC11     ------> SPI3_MISO
    PC12     ------> SPI3_MOSI
    */
    GPIO_InitStruct.Pin = GPIO_PIN_10|GPIO_PIN_11|GPIO_PIN_12;
 8002772:	f44f 53e0 	mov.w	r3, #7168	; 0x1c00
 8002776:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8002778:	2302      	movs	r3, #2
 800277a:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 800277c:	2300      	movs	r3, #0
 800277e:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8002780:	2303      	movs	r3, #3
 8002782:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF6_SPI3;
 8002784:	2306      	movs	r3, #6
 8002786:	627b      	str	r3, [r7, #36]	; 0x24
    HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 8002788:	f107 0314 	add.w	r3, r7, #20
 800278c:	4619      	mov	r1, r3
 800278e:	481c      	ldr	r0, [pc, #112]	; (8002800 <HAL_SPI_MspInit+0xe8>)
 8002790:	f001 fc12 	bl	8003fb8 <HAL_GPIO_Init>

    /* SPI3 DMA Init */
    /* SPI3_TX Init */
    hdma_spi3_tx.Instance = DMA1_Stream7;
 8002794:	4b1b      	ldr	r3, [pc, #108]	; (8002804 <HAL_SPI_MspInit+0xec>)
 8002796:	4a1c      	ldr	r2, [pc, #112]	; (8002808 <HAL_SPI_MspInit+0xf0>)
 8002798:	601a      	str	r2, [r3, #0]
    hdma_spi3_tx.Init.Channel = DMA_CHANNEL_0;
 800279a:	4b1a      	ldr	r3, [pc, #104]	; (8002804 <HAL_SPI_MspInit+0xec>)
 800279c:	2200      	movs	r2, #0
 800279e:	605a      	str	r2, [r3, #4]
    hdma_spi3_tx.Init.Direction = DMA_MEMORY_TO_PERIPH;
 80027a0:	4b18      	ldr	r3, [pc, #96]	; (8002804 <HAL_SPI_MspInit+0xec>)
 80027a2:	2240      	movs	r2, #64	; 0x40
 80027a4:	609a      	str	r2, [r3, #8]
    hdma_spi3_tx.Init.PeriphInc = DMA_PINC_DISABLE;
 80027a6:	4b17      	ldr	r3, [pc, #92]	; (8002804 <HAL_SPI_MspInit+0xec>)
 80027a8:	2200      	movs	r2, #0
 80027aa:	60da      	str	r2, [r3, #12]
    hdma_spi3_tx.Init.MemInc = DMA_MINC_ENABLE;
 80027ac:	4b15      	ldr	r3, [pc, #84]	; (8002804 <HAL_SPI_MspInit+0xec>)
 80027ae:	f44f 6280 	mov.w	r2, #1024	; 0x400
 80027b2:	611a      	str	r2, [r3, #16]
    hdma_spi3_tx.Init.PeriphDataAlignment = DMA_PDATAALIGN_BYTE;
 80027b4:	4b13      	ldr	r3, [pc, #76]	; (8002804 <HAL_SPI_MspInit+0xec>)
 80027b6:	2200      	movs	r2, #0
 80027b8:	615a      	str	r2, [r3, #20]
    hdma_spi3_tx.Init.MemDataAlignment = DMA_MDATAALIGN_BYTE;
 80027ba:	4b12      	ldr	r3, [pc, #72]	; (8002804 <HAL_SPI_MspInit+0xec>)
 80027bc:	2200      	movs	r2, #0
 80027be:	619a      	str	r2, [r3, #24]
    hdma_spi3_tx.Init.Mode = DMA_NORMAL;
 80027c0:	4b10      	ldr	r3, [pc, #64]	; (8002804 <HAL_SPI_MspInit+0xec>)
 80027c2:	2200      	movs	r2, #0
 80027c4:	61da      	str	r2, [r3, #28]
    hdma_spi3_tx.Init.Priority = DMA_PRIORITY_LOW;
 80027c6:	4b0f      	ldr	r3, [pc, #60]	; (8002804 <HAL_SPI_MspInit+0xec>)
 80027c8:	2200      	movs	r2, #0
 80027ca:	621a      	str	r2, [r3, #32]
    hdma_spi3_tx.Init.FIFOMode = DMA_FIFOMODE_DISABLE;
 80027cc:	4b0d      	ldr	r3, [pc, #52]	; (8002804 <HAL_SPI_MspInit+0xec>)
 80027ce:	2200      	movs	r2, #0
 80027d0:	625a      	str	r2, [r3, #36]	; 0x24
    if (HAL_DMA_Init(&hdma_spi3_tx) != HAL_OK)
 80027d2:	480c      	ldr	r0, [pc, #48]	; (8002804 <HAL_SPI_MspInit+0xec>)
 80027d4:	f001 f880 	bl	80038d8 <HAL_DMA_Init>
 80027d8:	4603      	mov	r3, r0
 80027da:	2b00      	cmp	r3, #0
 80027dc:	d001      	beq.n	80027e2 <HAL_SPI_MspInit+0xca>
    {
      Error_Handler();
 80027de:	f7ff ff21 	bl	8002624 <Error_Handler>
    }

    __HAL_LINKDMA(hspi,hdmatx,hdma_spi3_tx);
 80027e2:	687b      	ldr	r3, [r7, #4]
 80027e4:	4a07      	ldr	r2, [pc, #28]	; (8002804 <HAL_SPI_MspInit+0xec>)
 80027e6:	649a      	str	r2, [r3, #72]	; 0x48
 80027e8:	4a06      	ldr	r2, [pc, #24]	; (8002804 <HAL_SPI_MspInit+0xec>)
 80027ea:	687b      	ldr	r3, [r7, #4]
 80027ec:	6393      	str	r3, [r2, #56]	; 0x38
  /* USER CODE BEGIN SPI3_MspInit 1 */

  /* USER CODE END SPI3_MspInit 1 */
  }

}
 80027ee:	bf00      	nop
 80027f0:	3728      	adds	r7, #40	; 0x28
 80027f2:	46bd      	mov	sp, r7
 80027f4:	bd80      	pop	{r7, pc}
 80027f6:	bf00      	nop
 80027f8:	40003c00 	.word	0x40003c00
 80027fc:	40023800 	.word	0x40023800
 8002800:	40020800 	.word	0x40020800
 8002804:	20004320 	.word	0x20004320
 8002808:	400260b8 	.word	0x400260b8

0800280c <HAL_TIM_Base_MspInit>:
* This function configures the hardware resources used in this example
* @param htim_base: TIM_Base handle pointer
* @retval None
*/
void HAL_TIM_Base_MspInit(TIM_HandleTypeDef* htim_base)
{
 800280c:	b480      	push	{r7}
 800280e:	b085      	sub	sp, #20
 8002810:	af00      	add	r7, sp, #0
 8002812:	6078      	str	r0, [r7, #4]
  if(htim_base->Instance==TIM10)
 8002814:	687b      	ldr	r3, [r7, #4]
 8002816:	681b      	ldr	r3, [r3, #0]
 8002818:	4a0b      	ldr	r2, [pc, #44]	; (8002848 <HAL_TIM_Base_MspInit+0x3c>)
 800281a:	4293      	cmp	r3, r2
 800281c:	d10d      	bne.n	800283a <HAL_TIM_Base_MspInit+0x2e>
  {
  /* USER CODE BEGIN TIM10_MspInit 0 */

  /* USER CODE END TIM10_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_TIM10_CLK_ENABLE();
 800281e:	2300      	movs	r3, #0
 8002820:	60fb      	str	r3, [r7, #12]
 8002822:	4b0a      	ldr	r3, [pc, #40]	; (800284c <HAL_TIM_Base_MspInit+0x40>)
 8002824:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8002826:	4a09      	ldr	r2, [pc, #36]	; (800284c <HAL_TIM_Base_MspInit+0x40>)
 8002828:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 800282c:	6453      	str	r3, [r2, #68]	; 0x44
 800282e:	4b07      	ldr	r3, [pc, #28]	; (800284c <HAL_TIM_Base_MspInit+0x40>)
 8002830:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8002832:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8002836:	60fb      	str	r3, [r7, #12]
 8002838:	68fb      	ldr	r3, [r7, #12]
  /* USER CODE BEGIN TIM10_MspInit 1 */

  /* USER CODE END TIM10_MspInit 1 */
  }

}
 800283a:	bf00      	nop
 800283c:	3714      	adds	r7, #20
 800283e:	46bd      	mov	sp, r7
 8002840:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002844:	4770      	bx	lr
 8002846:	bf00      	nop
 8002848:	40014400 	.word	0x40014400
 800284c:	40023800 	.word	0x40023800

08002850 <HAL_UART_MspInit>:
* This function configures the hardware resources used in this example
* @param huart: UART handle pointer
* @retval None
*/
void HAL_UART_MspInit(UART_HandleTypeDef* huart)
{
 8002850:	b580      	push	{r7, lr}
 8002852:	b08a      	sub	sp, #40	; 0x28
 8002854:	af00      	add	r7, sp, #0
 8002856:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8002858:	f107 0314 	add.w	r3, r7, #20
 800285c:	2200      	movs	r2, #0
 800285e:	601a      	str	r2, [r3, #0]
 8002860:	605a      	str	r2, [r3, #4]
 8002862:	609a      	str	r2, [r3, #8]
 8002864:	60da      	str	r2, [r3, #12]
 8002866:	611a      	str	r2, [r3, #16]
  if(huart->Instance==USART2)
 8002868:	687b      	ldr	r3, [r7, #4]
 800286a:	681b      	ldr	r3, [r3, #0]
 800286c:	4a19      	ldr	r2, [pc, #100]	; (80028d4 <HAL_UART_MspInit+0x84>)
 800286e:	4293      	cmp	r3, r2
 8002870:	d12b      	bne.n	80028ca <HAL_UART_MspInit+0x7a>
  {
  /* USER CODE BEGIN USART2_MspInit 0 */

  /* USER CODE END USART2_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_USART2_CLK_ENABLE();
 8002872:	2300      	movs	r3, #0
 8002874:	613b      	str	r3, [r7, #16]
 8002876:	4b18      	ldr	r3, [pc, #96]	; (80028d8 <HAL_UART_MspInit+0x88>)
 8002878:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800287a:	4a17      	ldr	r2, [pc, #92]	; (80028d8 <HAL_UART_MspInit+0x88>)
 800287c:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 8002880:	6413      	str	r3, [r2, #64]	; 0x40
 8002882:	4b15      	ldr	r3, [pc, #84]	; (80028d8 <HAL_UART_MspInit+0x88>)
 8002884:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002886:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 800288a:	613b      	str	r3, [r7, #16]
 800288c:	693b      	ldr	r3, [r7, #16]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 800288e:	2300      	movs	r3, #0
 8002890:	60fb      	str	r3, [r7, #12]
 8002892:	4b11      	ldr	r3, [pc, #68]	; (80028d8 <HAL_UART_MspInit+0x88>)
 8002894:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8002896:	4a10      	ldr	r2, [pc, #64]	; (80028d8 <HAL_UART_MspInit+0x88>)
 8002898:	f043 0301 	orr.w	r3, r3, #1
 800289c:	6313      	str	r3, [r2, #48]	; 0x30
 800289e:	4b0e      	ldr	r3, [pc, #56]	; (80028d8 <HAL_UART_MspInit+0x88>)
 80028a0:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80028a2:	f003 0301 	and.w	r3, r3, #1
 80028a6:	60fb      	str	r3, [r7, #12]
 80028a8:	68fb      	ldr	r3, [r7, #12]
    /**USART2 GPIO Configuration
    PA2     ------> USART2_TX
    PA3     ------> USART2_RX
    */
    GPIO_InitStruct.Pin = USART_TX_Pin|USART_RX_Pin;
 80028aa:	230c      	movs	r3, #12
 80028ac:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80028ae:	2302      	movs	r3, #2
 80028b0:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80028b2:	2300      	movs	r3, #0
 80028b4:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 80028b6:	2303      	movs	r3, #3
 80028b8:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF7_USART2;
 80028ba:	2307      	movs	r3, #7
 80028bc:	627b      	str	r3, [r7, #36]	; 0x24
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 80028be:	f107 0314 	add.w	r3, r7, #20
 80028c2:	4619      	mov	r1, r3
 80028c4:	4805      	ldr	r0, [pc, #20]	; (80028dc <HAL_UART_MspInit+0x8c>)
 80028c6:	f001 fb77 	bl	8003fb8 <HAL_GPIO_Init>
  /* USER CODE BEGIN USART2_MspInit 1 */

  /* USER CODE END USART2_MspInit 1 */
  }

}
 80028ca:	bf00      	nop
 80028cc:	3728      	adds	r7, #40	; 0x28
 80028ce:	46bd      	mov	sp, r7
 80028d0:	bd80      	pop	{r7, pc}
 80028d2:	bf00      	nop
 80028d4:	40004400 	.word	0x40004400
 80028d8:	40023800 	.word	0x40023800
 80028dc:	40020000 	.word	0x40020000

080028e0 <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 80028e0:	b480      	push	{r7}
 80028e2:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
  while (1)
 80028e4:	e7fe      	b.n	80028e4 <NMI_Handler+0x4>

080028e6 <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 80028e6:	b480      	push	{r7}
 80028e8:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 80028ea:	e7fe      	b.n	80028ea <HardFault_Handler+0x4>

080028ec <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 80028ec:	b480      	push	{r7}
 80028ee:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 80028f0:	e7fe      	b.n	80028f0 <MemManage_Handler+0x4>

080028f2 <BusFault_Handler>:

/**
  * @brief This function handles Pre-fetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 80028f2:	b480      	push	{r7}
 80028f4:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 80028f6:	e7fe      	b.n	80028f6 <BusFault_Handler+0x4>

080028f8 <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 80028f8:	b480      	push	{r7}
 80028fa:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 80028fc:	e7fe      	b.n	80028fc <UsageFault_Handler+0x4>

080028fe <SVC_Handler>:

/**
  * @brief This function handles System service call via SWI instruction.
  */
void SVC_Handler(void)
{
 80028fe:	b480      	push	{r7}
 8002900:	af00      	add	r7, sp, #0

  /* USER CODE END SVCall_IRQn 0 */
  /* USER CODE BEGIN SVCall_IRQn 1 */

  /* USER CODE END SVCall_IRQn 1 */
}
 8002902:	bf00      	nop
 8002904:	46bd      	mov	sp, r7
 8002906:	f85d 7b04 	ldr.w	r7, [sp], #4
 800290a:	4770      	bx	lr

0800290c <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 800290c:	b480      	push	{r7}
 800290e:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 8002910:	bf00      	nop
 8002912:	46bd      	mov	sp, r7
 8002914:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002918:	4770      	bx	lr

0800291a <PendSV_Handler>:

/**
  * @brief This function handles Pendable request for system service.
  */
void PendSV_Handler(void)
{
 800291a:	b480      	push	{r7}
 800291c:	af00      	add	r7, sp, #0

  /* USER CODE END PendSV_IRQn 0 */
  /* USER CODE BEGIN PendSV_IRQn 1 */

  /* USER CODE END PendSV_IRQn 1 */
}
 800291e:	bf00      	nop
 8002920:	46bd      	mov	sp, r7
 8002922:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002926:	4770      	bx	lr

08002928 <SysTick_Handler>:

/**
  * @brief This function handles System tick timer.
  */
void SysTick_Handler(void)
{
 8002928:	b580      	push	{r7, lr}
 800292a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SysTick_IRQn 0 */

  /* USER CODE END SysTick_IRQn 0 */
  HAL_IncTick();
 800292c:	f000 f96a 	bl	8002c04 <HAL_IncTick>
  /* USER CODE BEGIN SysTick_IRQn 1 */

  /* USER CODE END SysTick_IRQn 1 */
}
 8002930:	bf00      	nop
 8002932:	bd80      	pop	{r7, pc}

08002934 <ADC_IRQHandler>:

/**
  * @brief This function handles ADC1, ADC2 and ADC3 interrupts.
  */
void ADC_IRQHandler(void)
{
 8002934:	b580      	push	{r7, lr}
 8002936:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN ADC_IRQn 0 */

  /* USER CODE END ADC_IRQn 0 */
  HAL_ADC_IRQHandler(&hadc1);
 8002938:	4802      	ldr	r0, [pc, #8]	; (8002944 <ADC_IRQHandler+0x10>)
 800293a:	f000 fb48 	bl	8002fce <HAL_ADC_IRQHandler>
  /* USER CODE BEGIN ADC_IRQn 1 */

  /* USER CODE END ADC_IRQn 1 */
}
 800293e:	bf00      	nop
 8002940:	bd80      	pop	{r7, pc}
 8002942:	bf00      	nop
 8002944:	20004280 	.word	0x20004280

08002948 <DMA1_Stream7_IRQHandler>:

/**
  * @brief This function handles DMA1 stream7 global interrupt.
  */
void DMA1_Stream7_IRQHandler(void)
{
 8002948:	b580      	push	{r7, lr}
 800294a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN DMA1_Stream7_IRQn 0 */

  /* USER CODE END DMA1_Stream7_IRQn 0 */
  HAL_DMA_IRQHandler(&hdma_spi3_tx);
 800294c:	4802      	ldr	r0, [pc, #8]	; (8002958 <DMA1_Stream7_IRQHandler+0x10>)
 800294e:	f001 f8c9 	bl	8003ae4 <HAL_DMA_IRQHandler>
  /* USER CODE BEGIN DMA1_Stream7_IRQn 1 */

  /* USER CODE END DMA1_Stream7_IRQn 1 */
}
 8002952:	bf00      	nop
 8002954:	bd80      	pop	{r7, pc}
 8002956:	bf00      	nop
 8002958:	20004320 	.word	0x20004320

0800295c <_getpid>:
void initialise_monitor_handles()
{
}

int _getpid(void)
{
 800295c:	b480      	push	{r7}
 800295e:	af00      	add	r7, sp, #0
	return 1;
 8002960:	2301      	movs	r3, #1
}
 8002962:	4618      	mov	r0, r3
 8002964:	46bd      	mov	sp, r7
 8002966:	f85d 7b04 	ldr.w	r7, [sp], #4
 800296a:	4770      	bx	lr

0800296c <_kill>:

int _kill(int pid, int sig)
{
 800296c:	b580      	push	{r7, lr}
 800296e:	b082      	sub	sp, #8
 8002970:	af00      	add	r7, sp, #0
 8002972:	6078      	str	r0, [r7, #4]
 8002974:	6039      	str	r1, [r7, #0]
	errno = EINVAL;
 8002976:	f004 f89b 	bl	8006ab0 <__errno>
 800297a:	4603      	mov	r3, r0
 800297c:	2216      	movs	r2, #22
 800297e:	601a      	str	r2, [r3, #0]
	return -1;
 8002980:	f04f 33ff 	mov.w	r3, #4294967295
}
 8002984:	4618      	mov	r0, r3
 8002986:	3708      	adds	r7, #8
 8002988:	46bd      	mov	sp, r7
 800298a:	bd80      	pop	{r7, pc}

0800298c <_exit>:

void _exit (int status)
{
 800298c:	b580      	push	{r7, lr}
 800298e:	b082      	sub	sp, #8
 8002990:	af00      	add	r7, sp, #0
 8002992:	6078      	str	r0, [r7, #4]
	_kill(status, -1);
 8002994:	f04f 31ff 	mov.w	r1, #4294967295
 8002998:	6878      	ldr	r0, [r7, #4]
 800299a:	f7ff ffe7 	bl	800296c <_kill>
	while (1) {}		/* Make sure we hang here */
 800299e:	e7fe      	b.n	800299e <_exit+0x12>

080029a0 <_read>:
}

__attribute__((weak)) int _read(int file, char *ptr, int len)
{
 80029a0:	b580      	push	{r7, lr}
 80029a2:	b086      	sub	sp, #24
 80029a4:	af00      	add	r7, sp, #0
 80029a6:	60f8      	str	r0, [r7, #12]
 80029a8:	60b9      	str	r1, [r7, #8]
 80029aa:	607a      	str	r2, [r7, #4]
	int DataIdx;

	for (DataIdx = 0; DataIdx < len; DataIdx++)
 80029ac:	2300      	movs	r3, #0
 80029ae:	617b      	str	r3, [r7, #20]
 80029b0:	e00a      	b.n	80029c8 <_read+0x28>
	{
		*ptr++ = __io_getchar();
 80029b2:	f3af 8000 	nop.w
 80029b6:	4601      	mov	r1, r0
 80029b8:	68bb      	ldr	r3, [r7, #8]
 80029ba:	1c5a      	adds	r2, r3, #1
 80029bc:	60ba      	str	r2, [r7, #8]
 80029be:	b2ca      	uxtb	r2, r1
 80029c0:	701a      	strb	r2, [r3, #0]
	for (DataIdx = 0; DataIdx < len; DataIdx++)
 80029c2:	697b      	ldr	r3, [r7, #20]
 80029c4:	3301      	adds	r3, #1
 80029c6:	617b      	str	r3, [r7, #20]
 80029c8:	697a      	ldr	r2, [r7, #20]
 80029ca:	687b      	ldr	r3, [r7, #4]
 80029cc:	429a      	cmp	r2, r3
 80029ce:	dbf0      	blt.n	80029b2 <_read+0x12>
	}

return len;
 80029d0:	687b      	ldr	r3, [r7, #4]
}
 80029d2:	4618      	mov	r0, r3
 80029d4:	3718      	adds	r7, #24
 80029d6:	46bd      	mov	sp, r7
 80029d8:	bd80      	pop	{r7, pc}

080029da <_write>:

__attribute__((weak)) int _write(int file, char *ptr, int len)
{
 80029da:	b580      	push	{r7, lr}
 80029dc:	b086      	sub	sp, #24
 80029de:	af00      	add	r7, sp, #0
 80029e0:	60f8      	str	r0, [r7, #12]
 80029e2:	60b9      	str	r1, [r7, #8]
 80029e4:	607a      	str	r2, [r7, #4]
	int DataIdx;

	for (DataIdx = 0; DataIdx < len; DataIdx++)
 80029e6:	2300      	movs	r3, #0
 80029e8:	617b      	str	r3, [r7, #20]
 80029ea:	e009      	b.n	8002a00 <_write+0x26>
	{
		__io_putchar(*ptr++);
 80029ec:	68bb      	ldr	r3, [r7, #8]
 80029ee:	1c5a      	adds	r2, r3, #1
 80029f0:	60ba      	str	r2, [r7, #8]
 80029f2:	781b      	ldrb	r3, [r3, #0]
 80029f4:	4618      	mov	r0, r3
 80029f6:	f3af 8000 	nop.w
	for (DataIdx = 0; DataIdx < len; DataIdx++)
 80029fa:	697b      	ldr	r3, [r7, #20]
 80029fc:	3301      	adds	r3, #1
 80029fe:	617b      	str	r3, [r7, #20]
 8002a00:	697a      	ldr	r2, [r7, #20]
 8002a02:	687b      	ldr	r3, [r7, #4]
 8002a04:	429a      	cmp	r2, r3
 8002a06:	dbf1      	blt.n	80029ec <_write+0x12>
	}
	return len;
 8002a08:	687b      	ldr	r3, [r7, #4]
}
 8002a0a:	4618      	mov	r0, r3
 8002a0c:	3718      	adds	r7, #24
 8002a0e:	46bd      	mov	sp, r7
 8002a10:	bd80      	pop	{r7, pc}

08002a12 <_close>:

int _close(int file)
{
 8002a12:	b480      	push	{r7}
 8002a14:	b083      	sub	sp, #12
 8002a16:	af00      	add	r7, sp, #0
 8002a18:	6078      	str	r0, [r7, #4]
	return -1;
 8002a1a:	f04f 33ff 	mov.w	r3, #4294967295
}
 8002a1e:	4618      	mov	r0, r3
 8002a20:	370c      	adds	r7, #12
 8002a22:	46bd      	mov	sp, r7
 8002a24:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002a28:	4770      	bx	lr

08002a2a <_fstat>:


int _fstat(int file, struct stat *st)
{
 8002a2a:	b480      	push	{r7}
 8002a2c:	b083      	sub	sp, #12
 8002a2e:	af00      	add	r7, sp, #0
 8002a30:	6078      	str	r0, [r7, #4]
 8002a32:	6039      	str	r1, [r7, #0]
	st->st_mode = S_IFCHR;
 8002a34:	683b      	ldr	r3, [r7, #0]
 8002a36:	f44f 5200 	mov.w	r2, #8192	; 0x2000
 8002a3a:	605a      	str	r2, [r3, #4]
	return 0;
 8002a3c:	2300      	movs	r3, #0
}
 8002a3e:	4618      	mov	r0, r3
 8002a40:	370c      	adds	r7, #12
 8002a42:	46bd      	mov	sp, r7
 8002a44:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002a48:	4770      	bx	lr

08002a4a <_isatty>:

int _isatty(int file)
{
 8002a4a:	b480      	push	{r7}
 8002a4c:	b083      	sub	sp, #12
 8002a4e:	af00      	add	r7, sp, #0
 8002a50:	6078      	str	r0, [r7, #4]
	return 1;
 8002a52:	2301      	movs	r3, #1
}
 8002a54:	4618      	mov	r0, r3
 8002a56:	370c      	adds	r7, #12
 8002a58:	46bd      	mov	sp, r7
 8002a5a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002a5e:	4770      	bx	lr

08002a60 <_lseek>:

int _lseek(int file, int ptr, int dir)
{
 8002a60:	b480      	push	{r7}
 8002a62:	b085      	sub	sp, #20
 8002a64:	af00      	add	r7, sp, #0
 8002a66:	60f8      	str	r0, [r7, #12]
 8002a68:	60b9      	str	r1, [r7, #8]
 8002a6a:	607a      	str	r2, [r7, #4]
	return 0;
 8002a6c:	2300      	movs	r3, #0
}
 8002a6e:	4618      	mov	r0, r3
 8002a70:	3714      	adds	r7, #20
 8002a72:	46bd      	mov	sp, r7
 8002a74:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002a78:	4770      	bx	lr
	...

08002a7c <_sbrk>:
 *
 * @param incr Memory size
 * @return Pointer to allocated memory
 */
void *_sbrk(ptrdiff_t incr)
{
 8002a7c:	b580      	push	{r7, lr}
 8002a7e:	b086      	sub	sp, #24
 8002a80:	af00      	add	r7, sp, #0
 8002a82:	6078      	str	r0, [r7, #4]
  extern uint8_t _end; /* Symbol defined in the linker script */
  extern uint8_t _estack; /* Symbol defined in the linker script */
  extern uint32_t _Min_Stack_Size; /* Symbol defined in the linker script */
  const uint32_t stack_limit = (uint32_t)&_estack - (uint32_t)&_Min_Stack_Size;
 8002a84:	4a14      	ldr	r2, [pc, #80]	; (8002ad8 <_sbrk+0x5c>)
 8002a86:	4b15      	ldr	r3, [pc, #84]	; (8002adc <_sbrk+0x60>)
 8002a88:	1ad3      	subs	r3, r2, r3
 8002a8a:	617b      	str	r3, [r7, #20]
  const uint8_t *max_heap = (uint8_t *)stack_limit;
 8002a8c:	697b      	ldr	r3, [r7, #20]
 8002a8e:	613b      	str	r3, [r7, #16]
  uint8_t *prev_heap_end;

  /* Initialize heap end at first call */
  if (NULL == __sbrk_heap_end)
 8002a90:	4b13      	ldr	r3, [pc, #76]	; (8002ae0 <_sbrk+0x64>)
 8002a92:	681b      	ldr	r3, [r3, #0]
 8002a94:	2b00      	cmp	r3, #0
 8002a96:	d102      	bne.n	8002a9e <_sbrk+0x22>
  {
    __sbrk_heap_end = &_end;
 8002a98:	4b11      	ldr	r3, [pc, #68]	; (8002ae0 <_sbrk+0x64>)
 8002a9a:	4a12      	ldr	r2, [pc, #72]	; (8002ae4 <_sbrk+0x68>)
 8002a9c:	601a      	str	r2, [r3, #0]
  }

  /* Protect heap from growing into the reserved MSP stack */
  if (__sbrk_heap_end + incr > max_heap)
 8002a9e:	4b10      	ldr	r3, [pc, #64]	; (8002ae0 <_sbrk+0x64>)
 8002aa0:	681a      	ldr	r2, [r3, #0]
 8002aa2:	687b      	ldr	r3, [r7, #4]
 8002aa4:	4413      	add	r3, r2
 8002aa6:	693a      	ldr	r2, [r7, #16]
 8002aa8:	429a      	cmp	r2, r3
 8002aaa:	d207      	bcs.n	8002abc <_sbrk+0x40>
  {
    errno = ENOMEM;
 8002aac:	f004 f800 	bl	8006ab0 <__errno>
 8002ab0:	4603      	mov	r3, r0
 8002ab2:	220c      	movs	r2, #12
 8002ab4:	601a      	str	r2, [r3, #0]
    return (void *)-1;
 8002ab6:	f04f 33ff 	mov.w	r3, #4294967295
 8002aba:	e009      	b.n	8002ad0 <_sbrk+0x54>
  }

  prev_heap_end = __sbrk_heap_end;
 8002abc:	4b08      	ldr	r3, [pc, #32]	; (8002ae0 <_sbrk+0x64>)
 8002abe:	681b      	ldr	r3, [r3, #0]
 8002ac0:	60fb      	str	r3, [r7, #12]
  __sbrk_heap_end += incr;
 8002ac2:	4b07      	ldr	r3, [pc, #28]	; (8002ae0 <_sbrk+0x64>)
 8002ac4:	681a      	ldr	r2, [r3, #0]
 8002ac6:	687b      	ldr	r3, [r7, #4]
 8002ac8:	4413      	add	r3, r2
 8002aca:	4a05      	ldr	r2, [pc, #20]	; (8002ae0 <_sbrk+0x64>)
 8002acc:	6013      	str	r3, [r2, #0]

  return (void *)prev_heap_end;
 8002ace:	68fb      	ldr	r3, [r7, #12]
}
 8002ad0:	4618      	mov	r0, r3
 8002ad2:	3718      	adds	r7, #24
 8002ad4:	46bd      	mov	sp, r7
 8002ad6:	bd80      	pop	{r7, pc}
 8002ad8:	20020000 	.word	0x20020000
 8002adc:	00000400 	.word	0x00000400
 8002ae0:	20004410 	.word	0x20004410
 8002ae4:	20004568 	.word	0x20004568

08002ae8 <SystemInit>:
  *         configuration.
  * @param  None
  * @retval None
  */
void SystemInit(void)
{
 8002ae8:	b480      	push	{r7}
 8002aea:	af00      	add	r7, sp, #0
  /* FPU settings ------------------------------------------------------------*/
  #if (__FPU_PRESENT == 1) && (__FPU_USED == 1)
    SCB->CPACR |= ((3UL << 10*2)|(3UL << 11*2));  /* set CP10 and CP11 Full Access */
 8002aec:	4b06      	ldr	r3, [pc, #24]	; (8002b08 <SystemInit+0x20>)
 8002aee:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8002af2:	4a05      	ldr	r2, [pc, #20]	; (8002b08 <SystemInit+0x20>)
 8002af4:	f443 0370 	orr.w	r3, r3, #15728640	; 0xf00000
 8002af8:	f8c2 3088 	str.w	r3, [r2, #136]	; 0x88

  /* Configure the Vector Table location -------------------------------------*/
#if defined(USER_VECT_TAB_ADDRESS)
  SCB->VTOR = VECT_TAB_BASE_ADDRESS | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal SRAM */
#endif /* USER_VECT_TAB_ADDRESS */
}
 8002afc:	bf00      	nop
 8002afe:	46bd      	mov	sp, r7
 8002b00:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002b04:	4770      	bx	lr
 8002b06:	bf00      	nop
 8002b08:	e000ed00 	.word	0xe000ed00

08002b0c <Reset_Handler>:

    .section  .text.Reset_Handler
  .weak  Reset_Handler
  .type  Reset_Handler, %function
Reset_Handler:  
  ldr   sp, =_estack      /* set stack pointer */
 8002b0c:	f8df d034 	ldr.w	sp, [pc, #52]	; 8002b44 <LoopFillZerobss+0x12>

/* Copy the data segment initializers from flash to SRAM */  
  ldr r0, =_sdata
 8002b10:	480d      	ldr	r0, [pc, #52]	; (8002b48 <LoopFillZerobss+0x16>)
  ldr r1, =_edata
 8002b12:	490e      	ldr	r1, [pc, #56]	; (8002b4c <LoopFillZerobss+0x1a>)
  ldr r2, =_sidata
 8002b14:	4a0e      	ldr	r2, [pc, #56]	; (8002b50 <LoopFillZerobss+0x1e>)
  movs r3, #0
 8002b16:	2300      	movs	r3, #0
  b LoopCopyDataInit
 8002b18:	e002      	b.n	8002b20 <LoopCopyDataInit>

08002b1a <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 8002b1a:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 8002b1c:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 8002b1e:	3304      	adds	r3, #4

08002b20 <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 8002b20:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 8002b22:	428c      	cmp	r4, r1
  bcc CopyDataInit
 8002b24:	d3f9      	bcc.n	8002b1a <CopyDataInit>
  
/* Zero fill the bss segment. */
  ldr r2, =_sbss
 8002b26:	4a0b      	ldr	r2, [pc, #44]	; (8002b54 <LoopFillZerobss+0x22>)
  ldr r4, =_ebss
 8002b28:	4c0b      	ldr	r4, [pc, #44]	; (8002b58 <LoopFillZerobss+0x26>)
  movs r3, #0
 8002b2a:	2300      	movs	r3, #0
  b LoopFillZerobss
 8002b2c:	e001      	b.n	8002b32 <LoopFillZerobss>

08002b2e <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 8002b2e:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 8002b30:	3204      	adds	r2, #4

08002b32 <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 8002b32:	42a2      	cmp	r2, r4
  bcc FillZerobss
 8002b34:	d3fb      	bcc.n	8002b2e <FillZerobss>

/* Call the clock system intitialization function.*/
  bl  SystemInit   
 8002b36:	f7ff ffd7 	bl	8002ae8 <SystemInit>
/* Call static constructors */
    bl __libc_init_array
 8002b3a:	f003 ffbf 	bl	8006abc <__libc_init_array>
/* Call the application's entry point.*/
  bl  main
 8002b3e:	f7ff fa1f 	bl	8001f80 <main>
  bx  lr    
 8002b42:	4770      	bx	lr
  ldr   sp, =_estack      /* set stack pointer */
 8002b44:	20020000 	.word	0x20020000
  ldr r0, =_sdata
 8002b48:	20000000 	.word	0x20000000
  ldr r1, =_edata
 8002b4c:	2000025c 	.word	0x2000025c
  ldr r2, =_sidata
 8002b50:	0800ac5c 	.word	0x0800ac5c
  ldr r2, =_sbss
 8002b54:	2000025c 	.word	0x2000025c
  ldr r4, =_ebss
 8002b58:	20004564 	.word	0x20004564

08002b5c <CAN1_RX0_IRQHandler>:
 * @retval None       
*/
    .section  .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b  Infinite_Loop
 8002b5c:	e7fe      	b.n	8002b5c <CAN1_RX0_IRQHandler>
	...

08002b60 <HAL_Init>:
  *         need to ensure that the SysTick time base is always set to 1 millisecond
  *         to have correct HAL operation.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 8002b60:	b580      	push	{r7, lr}
 8002b62:	af00      	add	r7, sp, #0
  /* Configure Flash prefetch, Instruction cache, Data cache */ 
#if (INSTRUCTION_CACHE_ENABLE != 0U)
  __HAL_FLASH_INSTRUCTION_CACHE_ENABLE();
 8002b64:	4b0e      	ldr	r3, [pc, #56]	; (8002ba0 <HAL_Init+0x40>)
 8002b66:	681b      	ldr	r3, [r3, #0]
 8002b68:	4a0d      	ldr	r2, [pc, #52]	; (8002ba0 <HAL_Init+0x40>)
 8002b6a:	f443 7300 	orr.w	r3, r3, #512	; 0x200
 8002b6e:	6013      	str	r3, [r2, #0]
#endif /* INSTRUCTION_CACHE_ENABLE */

#if (DATA_CACHE_ENABLE != 0U)
  __HAL_FLASH_DATA_CACHE_ENABLE();
 8002b70:	4b0b      	ldr	r3, [pc, #44]	; (8002ba0 <HAL_Init+0x40>)
 8002b72:	681b      	ldr	r3, [r3, #0]
 8002b74:	4a0a      	ldr	r2, [pc, #40]	; (8002ba0 <HAL_Init+0x40>)
 8002b76:	f443 6380 	orr.w	r3, r3, #1024	; 0x400
 8002b7a:	6013      	str	r3, [r2, #0]
#endif /* DATA_CACHE_ENABLE */

#if (PREFETCH_ENABLE != 0U)
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
 8002b7c:	4b08      	ldr	r3, [pc, #32]	; (8002ba0 <HAL_Init+0x40>)
 8002b7e:	681b      	ldr	r3, [r3, #0]
 8002b80:	4a07      	ldr	r2, [pc, #28]	; (8002ba0 <HAL_Init+0x40>)
 8002b82:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8002b86:	6013      	str	r3, [r2, #0]
#endif /* PREFETCH_ENABLE */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 8002b88:	2003      	movs	r0, #3
 8002b8a:	f000 fe63 	bl	8003854 <HAL_NVIC_SetPriorityGrouping>

  /* Use systick as time base source and configure 1ms tick (default clock after Reset is HSI) */
  HAL_InitTick(TICK_INT_PRIORITY);
 8002b8e:	2000      	movs	r0, #0
 8002b90:	f000 f808 	bl	8002ba4 <HAL_InitTick>

  /* Init the low level hardware */
  HAL_MspInit();
 8002b94:	f7ff fd4c 	bl	8002630 <HAL_MspInit>

  /* Return function status */
  return HAL_OK;
 8002b98:	2300      	movs	r3, #0
}
 8002b9a:	4618      	mov	r0, r3
 8002b9c:	bd80      	pop	{r7, pc}
 8002b9e:	bf00      	nop
 8002ba0:	40023c00 	.word	0x40023c00

08002ba4 <HAL_InitTick>:
  *       implementation  in user file.
  * @param TickPriority Tick interrupt priority.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 8002ba4:	b580      	push	{r7, lr}
 8002ba6:	b082      	sub	sp, #8
 8002ba8:	af00      	add	r7, sp, #0
 8002baa:	6078      	str	r0, [r7, #4]
  /* Configure the SysTick to have interrupt in 1ms time basis*/
  if (HAL_SYSTICK_Config(SystemCoreClock / (1000U / uwTickFreq)) > 0U)
 8002bac:	4b12      	ldr	r3, [pc, #72]	; (8002bf8 <HAL_InitTick+0x54>)
 8002bae:	681a      	ldr	r2, [r3, #0]
 8002bb0:	4b12      	ldr	r3, [pc, #72]	; (8002bfc <HAL_InitTick+0x58>)
 8002bb2:	781b      	ldrb	r3, [r3, #0]
 8002bb4:	4619      	mov	r1, r3
 8002bb6:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
 8002bba:	fbb3 f3f1 	udiv	r3, r3, r1
 8002bbe:	fbb2 f3f3 	udiv	r3, r2, r3
 8002bc2:	4618      	mov	r0, r3
 8002bc4:	f000 fe7b 	bl	80038be <HAL_SYSTICK_Config>
 8002bc8:	4603      	mov	r3, r0
 8002bca:	2b00      	cmp	r3, #0
 8002bcc:	d001      	beq.n	8002bd2 <HAL_InitTick+0x2e>
  {
    return HAL_ERROR;
 8002bce:	2301      	movs	r3, #1
 8002bd0:	e00e      	b.n	8002bf0 <HAL_InitTick+0x4c>
  }

  /* Configure the SysTick IRQ priority */
  if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 8002bd2:	687b      	ldr	r3, [r7, #4]
 8002bd4:	2b0f      	cmp	r3, #15
 8002bd6:	d80a      	bhi.n	8002bee <HAL_InitTick+0x4a>
  {
    HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0U);
 8002bd8:	2200      	movs	r2, #0
 8002bda:	6879      	ldr	r1, [r7, #4]
 8002bdc:	f04f 30ff 	mov.w	r0, #4294967295
 8002be0:	f000 fe43 	bl	800386a <HAL_NVIC_SetPriority>
    uwTickPrio = TickPriority;
 8002be4:	4a06      	ldr	r2, [pc, #24]	; (8002c00 <HAL_InitTick+0x5c>)
 8002be6:	687b      	ldr	r3, [r7, #4]
 8002be8:	6013      	str	r3, [r2, #0]
  {
    return HAL_ERROR;
  }

  /* Return function status */
  return HAL_OK;
 8002bea:	2300      	movs	r3, #0
 8002bec:	e000      	b.n	8002bf0 <HAL_InitTick+0x4c>
    return HAL_ERROR;
 8002bee:	2301      	movs	r3, #1
}
 8002bf0:	4618      	mov	r0, r3
 8002bf2:	3708      	adds	r7, #8
 8002bf4:	46bd      	mov	sp, r7
 8002bf6:	bd80      	pop	{r7, pc}
 8002bf8:	20000088 	.word	0x20000088
 8002bfc:	20000090 	.word	0x20000090
 8002c00:	2000008c 	.word	0x2000008c

08002c04 <HAL_IncTick>:
 * @note This function is declared as __weak to be overwritten in case of other 
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 8002c04:	b480      	push	{r7}
 8002c06:	af00      	add	r7, sp, #0
  uwTick += uwTickFreq;
 8002c08:	4b06      	ldr	r3, [pc, #24]	; (8002c24 <HAL_IncTick+0x20>)
 8002c0a:	781b      	ldrb	r3, [r3, #0]
 8002c0c:	461a      	mov	r2, r3
 8002c0e:	4b06      	ldr	r3, [pc, #24]	; (8002c28 <HAL_IncTick+0x24>)
 8002c10:	681b      	ldr	r3, [r3, #0]
 8002c12:	4413      	add	r3, r2
 8002c14:	4a04      	ldr	r2, [pc, #16]	; (8002c28 <HAL_IncTick+0x24>)
 8002c16:	6013      	str	r3, [r2, #0]
}
 8002c18:	bf00      	nop
 8002c1a:	46bd      	mov	sp, r7
 8002c1c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002c20:	4770      	bx	lr
 8002c22:	bf00      	nop
 8002c24:	20000090 	.word	0x20000090
 8002c28:	20004414 	.word	0x20004414

08002c2c <HAL_GetTick>:
  * @note This function is declared as __weak to be overwritten in case of other 
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 8002c2c:	b480      	push	{r7}
 8002c2e:	af00      	add	r7, sp, #0
  return uwTick;
 8002c30:	4b03      	ldr	r3, [pc, #12]	; (8002c40 <HAL_GetTick+0x14>)
 8002c32:	681b      	ldr	r3, [r3, #0]
}
 8002c34:	4618      	mov	r0, r3
 8002c36:	46bd      	mov	sp, r7
 8002c38:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002c3c:	4770      	bx	lr
 8002c3e:	bf00      	nop
 8002c40:	20004414 	.word	0x20004414

08002c44 <HAL_Delay>:
  *       implementations in user file.
  * @param Delay specifies the delay time length, in milliseconds.
  * @retval None
  */
__weak void HAL_Delay(uint32_t Delay)
{
 8002c44:	b580      	push	{r7, lr}
 8002c46:	b084      	sub	sp, #16
 8002c48:	af00      	add	r7, sp, #0
 8002c4a:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = HAL_GetTick();
 8002c4c:	f7ff ffee 	bl	8002c2c <HAL_GetTick>
 8002c50:	60b8      	str	r0, [r7, #8]
  uint32_t wait = Delay;
 8002c52:	687b      	ldr	r3, [r7, #4]
 8002c54:	60fb      	str	r3, [r7, #12]

  /* Add a freq to guarantee minimum wait */
  if (wait < HAL_MAX_DELAY)
 8002c56:	68fb      	ldr	r3, [r7, #12]
 8002c58:	f1b3 3fff 	cmp.w	r3, #4294967295
 8002c5c:	d005      	beq.n	8002c6a <HAL_Delay+0x26>
  {
    wait += (uint32_t)(uwTickFreq);
 8002c5e:	4b0a      	ldr	r3, [pc, #40]	; (8002c88 <HAL_Delay+0x44>)
 8002c60:	781b      	ldrb	r3, [r3, #0]
 8002c62:	461a      	mov	r2, r3
 8002c64:	68fb      	ldr	r3, [r7, #12]
 8002c66:	4413      	add	r3, r2
 8002c68:	60fb      	str	r3, [r7, #12]
  }

  while((HAL_GetTick() - tickstart) < wait)
 8002c6a:	bf00      	nop
 8002c6c:	f7ff ffde 	bl	8002c2c <HAL_GetTick>
 8002c70:	4602      	mov	r2, r0
 8002c72:	68bb      	ldr	r3, [r7, #8]
 8002c74:	1ad3      	subs	r3, r2, r3
 8002c76:	68fa      	ldr	r2, [r7, #12]
 8002c78:	429a      	cmp	r2, r3
 8002c7a:	d8f7      	bhi.n	8002c6c <HAL_Delay+0x28>
  {
  }
}
 8002c7c:	bf00      	nop
 8002c7e:	bf00      	nop
 8002c80:	3710      	adds	r7, #16
 8002c82:	46bd      	mov	sp, r7
 8002c84:	bd80      	pop	{r7, pc}
 8002c86:	bf00      	nop
 8002c88:	20000090 	.word	0x20000090

08002c8c <HAL_ADC_Init>:
  * @param  hadc pointer to a ADC_HandleTypeDef structure that contains
  *         the configuration information for the specified ADC.  
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_Init(ADC_HandleTypeDef* hadc)
{
 8002c8c:	b580      	push	{r7, lr}
 8002c8e:	b084      	sub	sp, #16
 8002c90:	af00      	add	r7, sp, #0
 8002c92:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef tmp_hal_status = HAL_OK;
 8002c94:	2300      	movs	r3, #0
 8002c96:	73fb      	strb	r3, [r7, #15]
  
  /* Check ADC handle */
  if(hadc == NULL)
 8002c98:	687b      	ldr	r3, [r7, #4]
 8002c9a:	2b00      	cmp	r3, #0
 8002c9c:	d101      	bne.n	8002ca2 <HAL_ADC_Init+0x16>
  {
    return HAL_ERROR;
 8002c9e:	2301      	movs	r3, #1
 8002ca0:	e033      	b.n	8002d0a <HAL_ADC_Init+0x7e>
  if(hadc->Init.ExternalTrigConv != ADC_SOFTWARE_START)
  {
    assert_param(IS_ADC_EXT_TRIG_EDGE(hadc->Init.ExternalTrigConvEdge));
  }
  
  if(hadc->State == HAL_ADC_STATE_RESET)
 8002ca2:	687b      	ldr	r3, [r7, #4]
 8002ca4:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002ca6:	2b00      	cmp	r3, #0
 8002ca8:	d109      	bne.n	8002cbe <HAL_ADC_Init+0x32>

    /* Init the low level hardware */
    hadc->MspInitCallback(hadc);
#else
    /* Init the low level hardware */
    HAL_ADC_MspInit(hadc);
 8002caa:	6878      	ldr	r0, [r7, #4]
 8002cac:	f7ff fce8 	bl	8002680 <HAL_ADC_MspInit>
#endif /* USE_HAL_ADC_REGISTER_CALLBACKS */

    /* Initialize ADC error code */
    ADC_CLEAR_ERRORCODE(hadc);
 8002cb0:	687b      	ldr	r3, [r7, #4]
 8002cb2:	2200      	movs	r2, #0
 8002cb4:	645a      	str	r2, [r3, #68]	; 0x44
    
    /* Allocate lock resource and initialize it */
    hadc->Lock = HAL_UNLOCKED;
 8002cb6:	687b      	ldr	r3, [r7, #4]
 8002cb8:	2200      	movs	r2, #0
 8002cba:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
  }
  
  /* Configuration of ADC parameters if previous preliminary actions are      */ 
  /* correctly completed.                                                     */
  if (HAL_IS_BIT_CLR(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL))
 8002cbe:	687b      	ldr	r3, [r7, #4]
 8002cc0:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002cc2:	f003 0310 	and.w	r3, r3, #16
 8002cc6:	2b00      	cmp	r3, #0
 8002cc8:	d118      	bne.n	8002cfc <HAL_ADC_Init+0x70>
  {
    /* Set ADC state */
    ADC_STATE_CLR_SET(hadc->State,
 8002cca:	687b      	ldr	r3, [r7, #4]
 8002ccc:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002cce:	f423 5388 	bic.w	r3, r3, #4352	; 0x1100
 8002cd2:	f023 0302 	bic.w	r3, r3, #2
 8002cd6:	f043 0202 	orr.w	r2, r3, #2
 8002cda:	687b      	ldr	r3, [r7, #4]
 8002cdc:	641a      	str	r2, [r3, #64]	; 0x40
                      HAL_ADC_STATE_REG_BUSY | HAL_ADC_STATE_INJ_BUSY,
                      HAL_ADC_STATE_BUSY_INTERNAL);
    
    /* Set ADC parameters */
    ADC_Init(hadc);
 8002cde:	6878      	ldr	r0, [r7, #4]
 8002ce0:	f000 fbe2 	bl	80034a8 <ADC_Init>
    
    /* Set ADC error code to none */
    ADC_CLEAR_ERRORCODE(hadc);
 8002ce4:	687b      	ldr	r3, [r7, #4]
 8002ce6:	2200      	movs	r2, #0
 8002ce8:	645a      	str	r2, [r3, #68]	; 0x44
    
    /* Set the ADC state */
    ADC_STATE_CLR_SET(hadc->State,
 8002cea:	687b      	ldr	r3, [r7, #4]
 8002cec:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002cee:	f023 0303 	bic.w	r3, r3, #3
 8002cf2:	f043 0201 	orr.w	r2, r3, #1
 8002cf6:	687b      	ldr	r3, [r7, #4]
 8002cf8:	641a      	str	r2, [r3, #64]	; 0x40
 8002cfa:	e001      	b.n	8002d00 <HAL_ADC_Init+0x74>
                      HAL_ADC_STATE_BUSY_INTERNAL,
                      HAL_ADC_STATE_READY);
  }
  else
  {
    tmp_hal_status = HAL_ERROR;
 8002cfc:	2301      	movs	r3, #1
 8002cfe:	73fb      	strb	r3, [r7, #15]
  }
  
  /* Release Lock */
  __HAL_UNLOCK(hadc);
 8002d00:	687b      	ldr	r3, [r7, #4]
 8002d02:	2200      	movs	r2, #0
 8002d04:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  /* Return function status */
  return tmp_hal_status;
 8002d08:	7bfb      	ldrb	r3, [r7, #15]
}
 8002d0a:	4618      	mov	r0, r3
 8002d0c:	3710      	adds	r7, #16
 8002d0e:	46bd      	mov	sp, r7
 8002d10:	bd80      	pop	{r7, pc}
	...

08002d14 <HAL_ADC_Start>:
  * @param  hadc pointer to a ADC_HandleTypeDef structure that contains
  *         the configuration information for the specified ADC.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_Start(ADC_HandleTypeDef* hadc)
{
 8002d14:	b480      	push	{r7}
 8002d16:	b085      	sub	sp, #20
 8002d18:	af00      	add	r7, sp, #0
 8002d1a:	6078      	str	r0, [r7, #4]
  __IO uint32_t counter = 0U;
 8002d1c:	2300      	movs	r3, #0
 8002d1e:	60bb      	str	r3, [r7, #8]
  /* Check the parameters */
  assert_param(IS_FUNCTIONAL_STATE(hadc->Init.ContinuousConvMode));
  assert_param(IS_ADC_EXT_TRIG_EDGE(hadc->Init.ExternalTrigConvEdge)); 
  
  /* Process locked */
  __HAL_LOCK(hadc);
 8002d20:	687b      	ldr	r3, [r7, #4]
 8002d22:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 8002d26:	2b01      	cmp	r3, #1
 8002d28:	d101      	bne.n	8002d2e <HAL_ADC_Start+0x1a>
 8002d2a:	2302      	movs	r3, #2
 8002d2c:	e0b2      	b.n	8002e94 <HAL_ADC_Start+0x180>
 8002d2e:	687b      	ldr	r3, [r7, #4]
 8002d30:	2201      	movs	r2, #1
 8002d32:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
  
  /* Enable the ADC peripheral */
  /* Check if ADC peripheral is disabled in order to enable it and wait during 
  Tstab time the ADC's stabilization */
  if((hadc->Instance->CR2 & ADC_CR2_ADON) != ADC_CR2_ADON)
 8002d36:	687b      	ldr	r3, [r7, #4]
 8002d38:	681b      	ldr	r3, [r3, #0]
 8002d3a:	689b      	ldr	r3, [r3, #8]
 8002d3c:	f003 0301 	and.w	r3, r3, #1
 8002d40:	2b01      	cmp	r3, #1
 8002d42:	d018      	beq.n	8002d76 <HAL_ADC_Start+0x62>
  {  
    /* Enable the Peripheral */
    __HAL_ADC_ENABLE(hadc);
 8002d44:	687b      	ldr	r3, [r7, #4]
 8002d46:	681b      	ldr	r3, [r3, #0]
 8002d48:	689a      	ldr	r2, [r3, #8]
 8002d4a:	687b      	ldr	r3, [r7, #4]
 8002d4c:	681b      	ldr	r3, [r3, #0]
 8002d4e:	f042 0201 	orr.w	r2, r2, #1
 8002d52:	609a      	str	r2, [r3, #8]
    
    /* Delay for ADC stabilization time */
    /* Compute number of CPU cycles to wait for */
    counter = (ADC_STAB_DELAY_US * (SystemCoreClock / 1000000U));
 8002d54:	4b52      	ldr	r3, [pc, #328]	; (8002ea0 <HAL_ADC_Start+0x18c>)
 8002d56:	681b      	ldr	r3, [r3, #0]
 8002d58:	4a52      	ldr	r2, [pc, #328]	; (8002ea4 <HAL_ADC_Start+0x190>)
 8002d5a:	fba2 2303 	umull	r2, r3, r2, r3
 8002d5e:	0c9a      	lsrs	r2, r3, #18
 8002d60:	4613      	mov	r3, r2
 8002d62:	005b      	lsls	r3, r3, #1
 8002d64:	4413      	add	r3, r2
 8002d66:	60bb      	str	r3, [r7, #8]
    while(counter != 0U)
 8002d68:	e002      	b.n	8002d70 <HAL_ADC_Start+0x5c>
    {
      counter--;
 8002d6a:	68bb      	ldr	r3, [r7, #8]
 8002d6c:	3b01      	subs	r3, #1
 8002d6e:	60bb      	str	r3, [r7, #8]
    while(counter != 0U)
 8002d70:	68bb      	ldr	r3, [r7, #8]
 8002d72:	2b00      	cmp	r3, #0
 8002d74:	d1f9      	bne.n	8002d6a <HAL_ADC_Start+0x56>
    }
  }
  
  /* Start conversion if ADC is effectively enabled */
  if(HAL_IS_BIT_SET(hadc->Instance->CR2, ADC_CR2_ADON))
 8002d76:	687b      	ldr	r3, [r7, #4]
 8002d78:	681b      	ldr	r3, [r3, #0]
 8002d7a:	689b      	ldr	r3, [r3, #8]
 8002d7c:	f003 0301 	and.w	r3, r3, #1
 8002d80:	2b01      	cmp	r3, #1
 8002d82:	d17a      	bne.n	8002e7a <HAL_ADC_Start+0x166>
  {
    /* Set ADC state                                                          */
    /* - Clear state bitfield related to regular group conversion results     */
    /* - Set state bitfield related to regular group operation                */
    ADC_STATE_CLR_SET(hadc->State,
 8002d84:	687b      	ldr	r3, [r7, #4]
 8002d86:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002d88:	f423 63e0 	bic.w	r3, r3, #1792	; 0x700
 8002d8c:	f023 0301 	bic.w	r3, r3, #1
 8002d90:	f443 7280 	orr.w	r2, r3, #256	; 0x100
 8002d94:	687b      	ldr	r3, [r7, #4]
 8002d96:	641a      	str	r2, [r3, #64]	; 0x40
                      HAL_ADC_STATE_READY | HAL_ADC_STATE_REG_EOC | HAL_ADC_STATE_REG_OVR,
                      HAL_ADC_STATE_REG_BUSY);
    
    /* If conversions on group regular are also triggering group injected,    */
    /* update ADC state.                                                      */
    if (READ_BIT(hadc->Instance->CR1, ADC_CR1_JAUTO) != RESET)
 8002d98:	687b      	ldr	r3, [r7, #4]
 8002d9a:	681b      	ldr	r3, [r3, #0]
 8002d9c:	685b      	ldr	r3, [r3, #4]
 8002d9e:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8002da2:	2b00      	cmp	r3, #0
 8002da4:	d007      	beq.n	8002db6 <HAL_ADC_Start+0xa2>
    {
      ADC_STATE_CLR_SET(hadc->State, HAL_ADC_STATE_INJ_EOC, HAL_ADC_STATE_INJ_BUSY);  
 8002da6:	687b      	ldr	r3, [r7, #4]
 8002da8:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002daa:	f423 5340 	bic.w	r3, r3, #12288	; 0x3000
 8002dae:	f443 5280 	orr.w	r2, r3, #4096	; 0x1000
 8002db2:	687b      	ldr	r3, [r7, #4]
 8002db4:	641a      	str	r2, [r3, #64]	; 0x40
    }
    
    /* State machine update: Check if an injected conversion is ongoing */
    if (HAL_IS_BIT_SET(hadc->State, HAL_ADC_STATE_INJ_BUSY))
 8002db6:	687b      	ldr	r3, [r7, #4]
 8002db8:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002dba:	f403 5380 	and.w	r3, r3, #4096	; 0x1000
 8002dbe:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 8002dc2:	d106      	bne.n	8002dd2 <HAL_ADC_Start+0xbe>
    {
      /* Reset ADC error code fields related to conversions on group regular */
      CLEAR_BIT(hadc->ErrorCode, (HAL_ADC_ERROR_OVR | HAL_ADC_ERROR_DMA));         
 8002dc4:	687b      	ldr	r3, [r7, #4]
 8002dc6:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8002dc8:	f023 0206 	bic.w	r2, r3, #6
 8002dcc:	687b      	ldr	r3, [r7, #4]
 8002dce:	645a      	str	r2, [r3, #68]	; 0x44
 8002dd0:	e002      	b.n	8002dd8 <HAL_ADC_Start+0xc4>
    }
    else
    {
      /* Reset ADC all error code fields */
      ADC_CLEAR_ERRORCODE(hadc);
 8002dd2:	687b      	ldr	r3, [r7, #4]
 8002dd4:	2200      	movs	r2, #0
 8002dd6:	645a      	str	r2, [r3, #68]	; 0x44
    } 

    /* Process unlocked */
    /* Unlock before starting ADC conversions: in case of potential           */
    /* interruption, to let the process to ADC IRQ Handler.                   */
    __HAL_UNLOCK(hadc);
 8002dd8:	687b      	ldr	r3, [r7, #4]
 8002dda:	2200      	movs	r2, #0
 8002ddc:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    /* Pointer to the common control register to which is belonging hadc    */
    /* (Depending on STM32F4 product, there may be up to 3 ADCs and 1 common */
    /* control register)                                                    */
    tmpADC_Common = ADC_COMMON_REGISTER(hadc);
 8002de0:	4b31      	ldr	r3, [pc, #196]	; (8002ea8 <HAL_ADC_Start+0x194>)
 8002de2:	60fb      	str	r3, [r7, #12]

    /* Clear regular group conversion flag and overrun flag */
    /* (To ensure of no unknown state from potential previous ADC operations) */
    __HAL_ADC_CLEAR_FLAG(hadc, ADC_FLAG_EOC | ADC_FLAG_OVR);
 8002de4:	687b      	ldr	r3, [r7, #4]
 8002de6:	681b      	ldr	r3, [r3, #0]
 8002de8:	f06f 0222 	mvn.w	r2, #34	; 0x22
 8002dec:	601a      	str	r2, [r3, #0]
    
    /* Check if Multimode enabled */
    if(HAL_IS_BIT_CLR(tmpADC_Common->CCR, ADC_CCR_MULTI))
 8002dee:	68fb      	ldr	r3, [r7, #12]
 8002df0:	685b      	ldr	r3, [r3, #4]
 8002df2:	f003 031f 	and.w	r3, r3, #31
 8002df6:	2b00      	cmp	r3, #0
 8002df8:	d12a      	bne.n	8002e50 <HAL_ADC_Start+0x13c>
    {
#if defined(ADC2) && defined(ADC3)
      if((hadc->Instance == ADC1) || ((hadc->Instance == ADC2) && ((ADC->CCR & ADC_CCR_MULTI_Msk) < ADC_CCR_MULTI_0)) \
 8002dfa:	687b      	ldr	r3, [r7, #4]
 8002dfc:	681b      	ldr	r3, [r3, #0]
 8002dfe:	4a2b      	ldr	r2, [pc, #172]	; (8002eac <HAL_ADC_Start+0x198>)
 8002e00:	4293      	cmp	r3, r2
 8002e02:	d015      	beq.n	8002e30 <HAL_ADC_Start+0x11c>
 8002e04:	687b      	ldr	r3, [r7, #4]
 8002e06:	681b      	ldr	r3, [r3, #0]
 8002e08:	4a29      	ldr	r2, [pc, #164]	; (8002eb0 <HAL_ADC_Start+0x19c>)
 8002e0a:	4293      	cmp	r3, r2
 8002e0c:	d105      	bne.n	8002e1a <HAL_ADC_Start+0x106>
 8002e0e:	4b26      	ldr	r3, [pc, #152]	; (8002ea8 <HAL_ADC_Start+0x194>)
 8002e10:	685b      	ldr	r3, [r3, #4]
 8002e12:	f003 031f 	and.w	r3, r3, #31
 8002e16:	2b00      	cmp	r3, #0
 8002e18:	d00a      	beq.n	8002e30 <HAL_ADC_Start+0x11c>
                                  || ((hadc->Instance == ADC3) && ((ADC->CCR & ADC_CCR_MULTI_Msk) < ADC_CCR_MULTI_4)))
 8002e1a:	687b      	ldr	r3, [r7, #4]
 8002e1c:	681b      	ldr	r3, [r3, #0]
 8002e1e:	4a25      	ldr	r2, [pc, #148]	; (8002eb4 <HAL_ADC_Start+0x1a0>)
 8002e20:	4293      	cmp	r3, r2
 8002e22:	d136      	bne.n	8002e92 <HAL_ADC_Start+0x17e>
 8002e24:	4b20      	ldr	r3, [pc, #128]	; (8002ea8 <HAL_ADC_Start+0x194>)
 8002e26:	685b      	ldr	r3, [r3, #4]
 8002e28:	f003 0310 	and.w	r3, r3, #16
 8002e2c:	2b00      	cmp	r3, #0
 8002e2e:	d130      	bne.n	8002e92 <HAL_ADC_Start+0x17e>
      {
#endif /* ADC2 || ADC3 */
        /* if no external trigger present enable software conversion of regular channels */
        if((hadc->Instance->CR2 & ADC_CR2_EXTEN) == RESET) 
 8002e30:	687b      	ldr	r3, [r7, #4]
 8002e32:	681b      	ldr	r3, [r3, #0]
 8002e34:	689b      	ldr	r3, [r3, #8]
 8002e36:	f003 5340 	and.w	r3, r3, #805306368	; 0x30000000
 8002e3a:	2b00      	cmp	r3, #0
 8002e3c:	d129      	bne.n	8002e92 <HAL_ADC_Start+0x17e>
        {
          /* Enable the selected ADC software conversion for regular group */
          hadc->Instance->CR2 |= (uint32_t)ADC_CR2_SWSTART;
 8002e3e:	687b      	ldr	r3, [r7, #4]
 8002e40:	681b      	ldr	r3, [r3, #0]
 8002e42:	689a      	ldr	r2, [r3, #8]
 8002e44:	687b      	ldr	r3, [r7, #4]
 8002e46:	681b      	ldr	r3, [r3, #0]
 8002e48:	f042 4280 	orr.w	r2, r2, #1073741824	; 0x40000000
 8002e4c:	609a      	str	r2, [r3, #8]
 8002e4e:	e020      	b.n	8002e92 <HAL_ADC_Start+0x17e>
#endif /* ADC2 || ADC3 */
    }
    else
    {
      /* if instance of handle correspond to ADC1 and  no external trigger present enable software conversion of regular channels */
      if((hadc->Instance == ADC1) && ((hadc->Instance->CR2 & ADC_CR2_EXTEN) == RESET))
 8002e50:	687b      	ldr	r3, [r7, #4]
 8002e52:	681b      	ldr	r3, [r3, #0]
 8002e54:	4a15      	ldr	r2, [pc, #84]	; (8002eac <HAL_ADC_Start+0x198>)
 8002e56:	4293      	cmp	r3, r2
 8002e58:	d11b      	bne.n	8002e92 <HAL_ADC_Start+0x17e>
 8002e5a:	687b      	ldr	r3, [r7, #4]
 8002e5c:	681b      	ldr	r3, [r3, #0]
 8002e5e:	689b      	ldr	r3, [r3, #8]
 8002e60:	f003 5340 	and.w	r3, r3, #805306368	; 0x30000000
 8002e64:	2b00      	cmp	r3, #0
 8002e66:	d114      	bne.n	8002e92 <HAL_ADC_Start+0x17e>
      {
        /* Enable the selected ADC software conversion for regular group */
          hadc->Instance->CR2 |= (uint32_t)ADC_CR2_SWSTART;
 8002e68:	687b      	ldr	r3, [r7, #4]
 8002e6a:	681b      	ldr	r3, [r3, #0]
 8002e6c:	689a      	ldr	r2, [r3, #8]
 8002e6e:	687b      	ldr	r3, [r7, #4]
 8002e70:	681b      	ldr	r3, [r3, #0]
 8002e72:	f042 4280 	orr.w	r2, r2, #1073741824	; 0x40000000
 8002e76:	609a      	str	r2, [r3, #8]
 8002e78:	e00b      	b.n	8002e92 <HAL_ADC_Start+0x17e>
    }
  }
  else
  {
    /* Update ADC state machine to error */
    SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 8002e7a:	687b      	ldr	r3, [r7, #4]
 8002e7c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002e7e:	f043 0210 	orr.w	r2, r3, #16
 8002e82:	687b      	ldr	r3, [r7, #4]
 8002e84:	641a      	str	r2, [r3, #64]	; 0x40

    /* Set ADC error code to ADC IP internal error */
    SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 8002e86:	687b      	ldr	r3, [r7, #4]
 8002e88:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8002e8a:	f043 0201 	orr.w	r2, r3, #1
 8002e8e:	687b      	ldr	r3, [r7, #4]
 8002e90:	645a      	str	r2, [r3, #68]	; 0x44
  }
  
  /* Return function status */
  return HAL_OK;
 8002e92:	2300      	movs	r3, #0
}
 8002e94:	4618      	mov	r0, r3
 8002e96:	3714      	adds	r7, #20
 8002e98:	46bd      	mov	sp, r7
 8002e9a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002e9e:	4770      	bx	lr
 8002ea0:	20000088 	.word	0x20000088
 8002ea4:	431bde83 	.word	0x431bde83
 8002ea8:	40012300 	.word	0x40012300
 8002eac:	40012000 	.word	0x40012000
 8002eb0:	40012100 	.word	0x40012100
 8002eb4:	40012200 	.word	0x40012200

08002eb8 <HAL_ADC_PollForConversion>:
  *         the configuration information for the specified ADC.
  * @param  Timeout Timeout value in millisecond.  
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_PollForConversion(ADC_HandleTypeDef* hadc, uint32_t Timeout)
{
 8002eb8:	b580      	push	{r7, lr}
 8002eba:	b084      	sub	sp, #16
 8002ebc:	af00      	add	r7, sp, #0
 8002ebe:	6078      	str	r0, [r7, #4]
 8002ec0:	6039      	str	r1, [r7, #0]
  uint32_t tickstart = 0U;
 8002ec2:	2300      	movs	r3, #0
 8002ec4:	60fb      	str	r3, [r7, #12]
  /* each conversion:                                                       */
  /* Particular case is ADC configured in DMA mode and ADC sequencer with   */
  /* several ranks and polling for end of each conversion.                  */
  /* For code simplicity sake, this particular case is generalized to       */
  /* ADC configured in DMA mode and polling for end of each conversion.     */
  if (HAL_IS_BIT_SET(hadc->Instance->CR2, ADC_CR2_EOCS) &&
 8002ec6:	687b      	ldr	r3, [r7, #4]
 8002ec8:	681b      	ldr	r3, [r3, #0]
 8002eca:	689b      	ldr	r3, [r3, #8]
 8002ecc:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8002ed0:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 8002ed4:	d113      	bne.n	8002efe <HAL_ADC_PollForConversion+0x46>
      HAL_IS_BIT_SET(hadc->Instance->CR2, ADC_CR2_DMA)    )
 8002ed6:	687b      	ldr	r3, [r7, #4]
 8002ed8:	681b      	ldr	r3, [r3, #0]
 8002eda:	689b      	ldr	r3, [r3, #8]
 8002edc:	f403 7380 	and.w	r3, r3, #256	; 0x100
  if (HAL_IS_BIT_SET(hadc->Instance->CR2, ADC_CR2_EOCS) &&
 8002ee0:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 8002ee4:	d10b      	bne.n	8002efe <HAL_ADC_PollForConversion+0x46>
  {
    /* Update ADC state machine to error */
    SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_CONFIG);
 8002ee6:	687b      	ldr	r3, [r7, #4]
 8002ee8:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002eea:	f043 0220 	orr.w	r2, r3, #32
 8002eee:	687b      	ldr	r3, [r7, #4]
 8002ef0:	641a      	str	r2, [r3, #64]	; 0x40
    
    /* Process unlocked */
    __HAL_UNLOCK(hadc);
 8002ef2:	687b      	ldr	r3, [r7, #4]
 8002ef4:	2200      	movs	r2, #0
 8002ef6:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
    
    return HAL_ERROR;
 8002efa:	2301      	movs	r3, #1
 8002efc:	e063      	b.n	8002fc6 <HAL_ADC_PollForConversion+0x10e>
  }

  /* Get tick */ 
  tickstart = HAL_GetTick();
 8002efe:	f7ff fe95 	bl	8002c2c <HAL_GetTick>
 8002f02:	60f8      	str	r0, [r7, #12]

  /* Check End of conversion flag */
  while(!(__HAL_ADC_GET_FLAG(hadc, ADC_FLAG_EOC)))
 8002f04:	e021      	b.n	8002f4a <HAL_ADC_PollForConversion+0x92>
  {
    /* Check if timeout is disabled (set to infinite wait) */
    if(Timeout != HAL_MAX_DELAY)
 8002f06:	683b      	ldr	r3, [r7, #0]
 8002f08:	f1b3 3fff 	cmp.w	r3, #4294967295
 8002f0c:	d01d      	beq.n	8002f4a <HAL_ADC_PollForConversion+0x92>
    {
      if((Timeout == 0U) || ((HAL_GetTick() - tickstart ) > Timeout))
 8002f0e:	683b      	ldr	r3, [r7, #0]
 8002f10:	2b00      	cmp	r3, #0
 8002f12:	d007      	beq.n	8002f24 <HAL_ADC_PollForConversion+0x6c>
 8002f14:	f7ff fe8a 	bl	8002c2c <HAL_GetTick>
 8002f18:	4602      	mov	r2, r0
 8002f1a:	68fb      	ldr	r3, [r7, #12]
 8002f1c:	1ad3      	subs	r3, r2, r3
 8002f1e:	683a      	ldr	r2, [r7, #0]
 8002f20:	429a      	cmp	r2, r3
 8002f22:	d212      	bcs.n	8002f4a <HAL_ADC_PollForConversion+0x92>
      {
        /* New check to avoid false timeout detection in case of preemption */
        if(!(__HAL_ADC_GET_FLAG(hadc, ADC_FLAG_EOC)))
 8002f24:	687b      	ldr	r3, [r7, #4]
 8002f26:	681b      	ldr	r3, [r3, #0]
 8002f28:	681b      	ldr	r3, [r3, #0]
 8002f2a:	f003 0302 	and.w	r3, r3, #2
 8002f2e:	2b02      	cmp	r3, #2
 8002f30:	d00b      	beq.n	8002f4a <HAL_ADC_PollForConversion+0x92>
        {
          /* Update ADC state machine to timeout */
          SET_BIT(hadc->State, HAL_ADC_STATE_TIMEOUT);
 8002f32:	687b      	ldr	r3, [r7, #4]
 8002f34:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002f36:	f043 0204 	orr.w	r2, r3, #4
 8002f3a:	687b      	ldr	r3, [r7, #4]
 8002f3c:	641a      	str	r2, [r3, #64]	; 0x40
          
          /* Process unlocked */
          __HAL_UNLOCK(hadc);
 8002f3e:	687b      	ldr	r3, [r7, #4]
 8002f40:	2200      	movs	r2, #0
 8002f42:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
          
          return HAL_TIMEOUT;
 8002f46:	2303      	movs	r3, #3
 8002f48:	e03d      	b.n	8002fc6 <HAL_ADC_PollForConversion+0x10e>
  while(!(__HAL_ADC_GET_FLAG(hadc, ADC_FLAG_EOC)))
 8002f4a:	687b      	ldr	r3, [r7, #4]
 8002f4c:	681b      	ldr	r3, [r3, #0]
 8002f4e:	681b      	ldr	r3, [r3, #0]
 8002f50:	f003 0302 	and.w	r3, r3, #2
 8002f54:	2b02      	cmp	r3, #2
 8002f56:	d1d6      	bne.n	8002f06 <HAL_ADC_PollForConversion+0x4e>
      }
    }
  }
  
  /* Clear regular group conversion flag */
  __HAL_ADC_CLEAR_FLAG(hadc, ADC_FLAG_STRT | ADC_FLAG_EOC);
 8002f58:	687b      	ldr	r3, [r7, #4]
 8002f5a:	681b      	ldr	r3, [r3, #0]
 8002f5c:	f06f 0212 	mvn.w	r2, #18
 8002f60:	601a      	str	r2, [r3, #0]
  
  /* Update ADC state machine */
  SET_BIT(hadc->State, HAL_ADC_STATE_REG_EOC);
 8002f62:	687b      	ldr	r3, [r7, #4]
 8002f64:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002f66:	f443 7200 	orr.w	r2, r3, #512	; 0x200
 8002f6a:	687b      	ldr	r3, [r7, #4]
 8002f6c:	641a      	str	r2, [r3, #64]	; 0x40
  /* by external trigger, continuous mode or scan sequence on going.          */
  /* Note: On STM32F4, there is no independent flag of end of sequence.       */
  /*       The test of scan sequence on going is done either with scan        */
  /*       sequence disabled or with end of conversion flag set to            */
  /*       of end of sequence.                                                */
  if(ADC_IS_SOFTWARE_START_REGULAR(hadc)                   &&
 8002f6e:	687b      	ldr	r3, [r7, #4]
 8002f70:	681b      	ldr	r3, [r3, #0]
 8002f72:	689b      	ldr	r3, [r3, #8]
 8002f74:	f003 5340 	and.w	r3, r3, #805306368	; 0x30000000
 8002f78:	2b00      	cmp	r3, #0
 8002f7a:	d123      	bne.n	8002fc4 <HAL_ADC_PollForConversion+0x10c>
     (hadc->Init.ContinuousConvMode == DISABLE)            &&
 8002f7c:	687b      	ldr	r3, [r7, #4]
 8002f7e:	7e1b      	ldrb	r3, [r3, #24]
  if(ADC_IS_SOFTWARE_START_REGULAR(hadc)                   &&
 8002f80:	2b00      	cmp	r3, #0
 8002f82:	d11f      	bne.n	8002fc4 <HAL_ADC_PollForConversion+0x10c>
     (HAL_IS_BIT_CLR(hadc->Instance->SQR1, ADC_SQR1_L) ||
 8002f84:	687b      	ldr	r3, [r7, #4]
 8002f86:	681b      	ldr	r3, [r3, #0]
 8002f88:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8002f8a:	f403 0370 	and.w	r3, r3, #15728640	; 0xf00000
     (hadc->Init.ContinuousConvMode == DISABLE)            &&
 8002f8e:	2b00      	cmp	r3, #0
 8002f90:	d006      	beq.n	8002fa0 <HAL_ADC_PollForConversion+0xe8>
      HAL_IS_BIT_CLR(hadc->Instance->CR2, ADC_CR2_EOCS)  )   )
 8002f92:	687b      	ldr	r3, [r7, #4]
 8002f94:	681b      	ldr	r3, [r3, #0]
 8002f96:	689b      	ldr	r3, [r3, #8]
 8002f98:	f403 6380 	and.w	r3, r3, #1024	; 0x400
     (HAL_IS_BIT_CLR(hadc->Instance->SQR1, ADC_SQR1_L) ||
 8002f9c:	2b00      	cmp	r3, #0
 8002f9e:	d111      	bne.n	8002fc4 <HAL_ADC_PollForConversion+0x10c>
  {
    /* Set ADC state */
    CLEAR_BIT(hadc->State, HAL_ADC_STATE_REG_BUSY);   
 8002fa0:	687b      	ldr	r3, [r7, #4]
 8002fa2:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002fa4:	f423 7280 	bic.w	r2, r3, #256	; 0x100
 8002fa8:	687b      	ldr	r3, [r7, #4]
 8002faa:	641a      	str	r2, [r3, #64]	; 0x40
    
    if (HAL_IS_BIT_CLR(hadc->State, HAL_ADC_STATE_INJ_BUSY))
 8002fac:	687b      	ldr	r3, [r7, #4]
 8002fae:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002fb0:	f403 5380 	and.w	r3, r3, #4096	; 0x1000
 8002fb4:	2b00      	cmp	r3, #0
 8002fb6:	d105      	bne.n	8002fc4 <HAL_ADC_PollForConversion+0x10c>
    { 
      SET_BIT(hadc->State, HAL_ADC_STATE_READY);
 8002fb8:	687b      	ldr	r3, [r7, #4]
 8002fba:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002fbc:	f043 0201 	orr.w	r2, r3, #1
 8002fc0:	687b      	ldr	r3, [r7, #4]
 8002fc2:	641a      	str	r2, [r3, #64]	; 0x40
    }
  }
  
  /* Return ADC state */
  return HAL_OK;
 8002fc4:	2300      	movs	r3, #0
}
 8002fc6:	4618      	mov	r0, r3
 8002fc8:	3710      	adds	r7, #16
 8002fca:	46bd      	mov	sp, r7
 8002fcc:	bd80      	pop	{r7, pc}

08002fce <HAL_ADC_IRQHandler>:
  * @param  hadc pointer to a ADC_HandleTypeDef structure that contains
  *         the configuration information for the specified ADC.
  * @retval None
  */
void HAL_ADC_IRQHandler(ADC_HandleTypeDef* hadc)
{
 8002fce:	b580      	push	{r7, lr}
 8002fd0:	b086      	sub	sp, #24
 8002fd2:	af00      	add	r7, sp, #0
 8002fd4:	6078      	str	r0, [r7, #4]
  uint32_t tmp1 = 0U, tmp2 = 0U;
 8002fd6:	2300      	movs	r3, #0
 8002fd8:	617b      	str	r3, [r7, #20]
 8002fda:	2300      	movs	r3, #0
 8002fdc:	613b      	str	r3, [r7, #16]
  
  uint32_t tmp_sr = hadc->Instance->SR;
 8002fde:	687b      	ldr	r3, [r7, #4]
 8002fe0:	681b      	ldr	r3, [r3, #0]
 8002fe2:	681b      	ldr	r3, [r3, #0]
 8002fe4:	60fb      	str	r3, [r7, #12]
  uint32_t tmp_cr1 = hadc->Instance->CR1;
 8002fe6:	687b      	ldr	r3, [r7, #4]
 8002fe8:	681b      	ldr	r3, [r3, #0]
 8002fea:	685b      	ldr	r3, [r3, #4]
 8002fec:	60bb      	str	r3, [r7, #8]
  /* Check the parameters */
  assert_param(IS_FUNCTIONAL_STATE(hadc->Init.ContinuousConvMode));
  assert_param(IS_ADC_REGULAR_LENGTH(hadc->Init.NbrOfConversion));
  assert_param(IS_ADC_EOCSelection(hadc->Init.EOCSelection));
  
  tmp1 = tmp_sr & ADC_FLAG_EOC;
 8002fee:	68fb      	ldr	r3, [r7, #12]
 8002ff0:	f003 0302 	and.w	r3, r3, #2
 8002ff4:	617b      	str	r3, [r7, #20]
  tmp2 = tmp_cr1 & ADC_IT_EOC;
 8002ff6:	68bb      	ldr	r3, [r7, #8]
 8002ff8:	f003 0320 	and.w	r3, r3, #32
 8002ffc:	613b      	str	r3, [r7, #16]
  /* Check End of conversion flag for regular channels */
  if(tmp1 && tmp2)
 8002ffe:	697b      	ldr	r3, [r7, #20]
 8003000:	2b00      	cmp	r3, #0
 8003002:	d049      	beq.n	8003098 <HAL_ADC_IRQHandler+0xca>
 8003004:	693b      	ldr	r3, [r7, #16]
 8003006:	2b00      	cmp	r3, #0
 8003008:	d046      	beq.n	8003098 <HAL_ADC_IRQHandler+0xca>
  {
    /* Update state machine on conversion status if not in error state */
    if (HAL_IS_BIT_CLR(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL))
 800300a:	687b      	ldr	r3, [r7, #4]
 800300c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800300e:	f003 0310 	and.w	r3, r3, #16
 8003012:	2b00      	cmp	r3, #0
 8003014:	d105      	bne.n	8003022 <HAL_ADC_IRQHandler+0x54>
    {
      /* Set ADC state */
      SET_BIT(hadc->State, HAL_ADC_STATE_REG_EOC); 
 8003016:	687b      	ldr	r3, [r7, #4]
 8003018:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800301a:	f443 7200 	orr.w	r2, r3, #512	; 0x200
 800301e:	687b      	ldr	r3, [r7, #4]
 8003020:	641a      	str	r2, [r3, #64]	; 0x40
    /* by external trigger, continuous mode or scan sequence on going.      */
    /* Note: On STM32F4, there is no independent flag of end of sequence.   */
    /*       The test of scan sequence on going is done either with scan    */
    /*       sequence disabled or with end of conversion flag set to        */
    /*       of end of sequence.                                            */
    if(ADC_IS_SOFTWARE_START_REGULAR(hadc)                   &&
 8003022:	687b      	ldr	r3, [r7, #4]
 8003024:	681b      	ldr	r3, [r3, #0]
 8003026:	689b      	ldr	r3, [r3, #8]
 8003028:	f003 5340 	and.w	r3, r3, #805306368	; 0x30000000
 800302c:	2b00      	cmp	r3, #0
 800302e:	d12b      	bne.n	8003088 <HAL_ADC_IRQHandler+0xba>
       (hadc->Init.ContinuousConvMode == DISABLE)            &&
 8003030:	687b      	ldr	r3, [r7, #4]
 8003032:	7e1b      	ldrb	r3, [r3, #24]
    if(ADC_IS_SOFTWARE_START_REGULAR(hadc)                   &&
 8003034:	2b00      	cmp	r3, #0
 8003036:	d127      	bne.n	8003088 <HAL_ADC_IRQHandler+0xba>
       (HAL_IS_BIT_CLR(hadc->Instance->SQR1, ADC_SQR1_L) || 
 8003038:	687b      	ldr	r3, [r7, #4]
 800303a:	681b      	ldr	r3, [r3, #0]
 800303c:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800303e:	f403 0370 	and.w	r3, r3, #15728640	; 0xf00000
       (hadc->Init.ContinuousConvMode == DISABLE)            &&
 8003042:	2b00      	cmp	r3, #0
 8003044:	d006      	beq.n	8003054 <HAL_ADC_IRQHandler+0x86>
        HAL_IS_BIT_CLR(hadc->Instance->CR2, ADC_CR2_EOCS)  )   )
 8003046:	687b      	ldr	r3, [r7, #4]
 8003048:	681b      	ldr	r3, [r3, #0]
 800304a:	689b      	ldr	r3, [r3, #8]
 800304c:	f403 6380 	and.w	r3, r3, #1024	; 0x400
       (HAL_IS_BIT_CLR(hadc->Instance->SQR1, ADC_SQR1_L) || 
 8003050:	2b00      	cmp	r3, #0
 8003052:	d119      	bne.n	8003088 <HAL_ADC_IRQHandler+0xba>
    {
      /* Disable ADC end of single conversion interrupt on group regular */
      /* Note: Overrun interrupt was enabled with EOC interrupt in          */
      /* HAL_ADC_Start_IT(), but is not disabled here because can be used   */
      /* by overrun IRQ process below.                                      */
      __HAL_ADC_DISABLE_IT(hadc, ADC_IT_EOC);
 8003054:	687b      	ldr	r3, [r7, #4]
 8003056:	681b      	ldr	r3, [r3, #0]
 8003058:	685a      	ldr	r2, [r3, #4]
 800305a:	687b      	ldr	r3, [r7, #4]
 800305c:	681b      	ldr	r3, [r3, #0]
 800305e:	f022 0220 	bic.w	r2, r2, #32
 8003062:	605a      	str	r2, [r3, #4]
      
      /* Set ADC state */
      CLEAR_BIT(hadc->State, HAL_ADC_STATE_REG_BUSY);
 8003064:	687b      	ldr	r3, [r7, #4]
 8003066:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8003068:	f423 7280 	bic.w	r2, r3, #256	; 0x100
 800306c:	687b      	ldr	r3, [r7, #4]
 800306e:	641a      	str	r2, [r3, #64]	; 0x40
      
      if (HAL_IS_BIT_CLR(hadc->State, HAL_ADC_STATE_INJ_BUSY))
 8003070:	687b      	ldr	r3, [r7, #4]
 8003072:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8003074:	f403 5380 	and.w	r3, r3, #4096	; 0x1000
 8003078:	2b00      	cmp	r3, #0
 800307a:	d105      	bne.n	8003088 <HAL_ADC_IRQHandler+0xba>
      {
        SET_BIT(hadc->State, HAL_ADC_STATE_READY);
 800307c:	687b      	ldr	r3, [r7, #4]
 800307e:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8003080:	f043 0201 	orr.w	r2, r3, #1
 8003084:	687b      	ldr	r3, [r7, #4]
 8003086:	641a      	str	r2, [r3, #64]	; 0x40
    
    /* Conversion complete callback */
#if (USE_HAL_ADC_REGISTER_CALLBACKS == 1)
    hadc->ConvCpltCallback(hadc);
#else
    HAL_ADC_ConvCpltCallback(hadc);
 8003088:	6878      	ldr	r0, [r7, #4]
 800308a:	f000 f8bd 	bl	8003208 <HAL_ADC_ConvCpltCallback>
#endif /* USE_HAL_ADC_REGISTER_CALLBACKS */
    
    /* Clear regular group conversion flag */
    __HAL_ADC_CLEAR_FLAG(hadc, ADC_FLAG_STRT | ADC_FLAG_EOC);
 800308e:	687b      	ldr	r3, [r7, #4]
 8003090:	681b      	ldr	r3, [r3, #0]
 8003092:	f06f 0212 	mvn.w	r2, #18
 8003096:	601a      	str	r2, [r3, #0]
  }
  
  tmp1 = tmp_sr & ADC_FLAG_JEOC;
 8003098:	68fb      	ldr	r3, [r7, #12]
 800309a:	f003 0304 	and.w	r3, r3, #4
 800309e:	617b      	str	r3, [r7, #20]
  tmp2 = tmp_cr1 & ADC_IT_JEOC;
 80030a0:	68bb      	ldr	r3, [r7, #8]
 80030a2:	f003 0380 	and.w	r3, r3, #128	; 0x80
 80030a6:	613b      	str	r3, [r7, #16]
  /* Check End of conversion flag for injected channels */
  if(tmp1 && tmp2)
 80030a8:	697b      	ldr	r3, [r7, #20]
 80030aa:	2b00      	cmp	r3, #0
 80030ac:	d057      	beq.n	800315e <HAL_ADC_IRQHandler+0x190>
 80030ae:	693b      	ldr	r3, [r7, #16]
 80030b0:	2b00      	cmp	r3, #0
 80030b2:	d054      	beq.n	800315e <HAL_ADC_IRQHandler+0x190>
  {
    /* Update state machine on conversion status if not in error state */
    if (HAL_IS_BIT_CLR(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL))
 80030b4:	687b      	ldr	r3, [r7, #4]
 80030b6:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80030b8:	f003 0310 	and.w	r3, r3, #16
 80030bc:	2b00      	cmp	r3, #0
 80030be:	d105      	bne.n	80030cc <HAL_ADC_IRQHandler+0xfe>
    {
      /* Set ADC state */
      SET_BIT(hadc->State, HAL_ADC_STATE_INJ_EOC);
 80030c0:	687b      	ldr	r3, [r7, #4]
 80030c2:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80030c4:	f443 5200 	orr.w	r2, r3, #8192	; 0x2000
 80030c8:	687b      	ldr	r3, [r7, #4]
 80030ca:	641a      	str	r2, [r3, #64]	; 0x40

    /* Determine whether any further conversion upcoming on group injected  */
    /* by external trigger, scan sequence on going or by automatic injected */
    /* conversion from group regular (same conditions as group regular      */
    /* interruption disabling above).                                       */
    if(ADC_IS_SOFTWARE_START_INJECTED(hadc)                    &&
 80030cc:	687b      	ldr	r3, [r7, #4]
 80030ce:	681b      	ldr	r3, [r3, #0]
 80030d0:	689b      	ldr	r3, [r3, #8]
 80030d2:	f403 1340 	and.w	r3, r3, #3145728	; 0x300000
 80030d6:	2b00      	cmp	r3, #0
 80030d8:	d139      	bne.n	800314e <HAL_ADC_IRQHandler+0x180>
       (HAL_IS_BIT_CLR(hadc->Instance->JSQR, ADC_JSQR_JL)  ||
 80030da:	687b      	ldr	r3, [r7, #4]
 80030dc:	681b      	ldr	r3, [r3, #0]
 80030de:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80030e0:	f403 1340 	and.w	r3, r3, #3145728	; 0x300000
    if(ADC_IS_SOFTWARE_START_INJECTED(hadc)                    &&
 80030e4:	2b00      	cmp	r3, #0
 80030e6:	d006      	beq.n	80030f6 <HAL_ADC_IRQHandler+0x128>
        HAL_IS_BIT_CLR(hadc->Instance->CR2, ADC_CR2_EOCS)    ) &&
 80030e8:	687b      	ldr	r3, [r7, #4]
 80030ea:	681b      	ldr	r3, [r3, #0]
 80030ec:	689b      	ldr	r3, [r3, #8]
 80030ee:	f403 6380 	and.w	r3, r3, #1024	; 0x400
       (HAL_IS_BIT_CLR(hadc->Instance->JSQR, ADC_JSQR_JL)  ||
 80030f2:	2b00      	cmp	r3, #0
 80030f4:	d12b      	bne.n	800314e <HAL_ADC_IRQHandler+0x180>
       (HAL_IS_BIT_CLR(hadc->Instance->CR1, ADC_CR1_JAUTO) &&
 80030f6:	687b      	ldr	r3, [r7, #4]
 80030f8:	681b      	ldr	r3, [r3, #0]
 80030fa:	685b      	ldr	r3, [r3, #4]
 80030fc:	f403 6380 	and.w	r3, r3, #1024	; 0x400
        HAL_IS_BIT_CLR(hadc->Instance->CR2, ADC_CR2_EOCS)    ) &&
 8003100:	2b00      	cmp	r3, #0
 8003102:	d124      	bne.n	800314e <HAL_ADC_IRQHandler+0x180>
        (ADC_IS_SOFTWARE_START_REGULAR(hadc)       &&
 8003104:	687b      	ldr	r3, [r7, #4]
 8003106:	681b      	ldr	r3, [r3, #0]
 8003108:	689b      	ldr	r3, [r3, #8]
 800310a:	f003 5340 	and.w	r3, r3, #805306368	; 0x30000000
       (HAL_IS_BIT_CLR(hadc->Instance->CR1, ADC_CR1_JAUTO) &&
 800310e:	2b00      	cmp	r3, #0
 8003110:	d11d      	bne.n	800314e <HAL_ADC_IRQHandler+0x180>
        (hadc->Init.ContinuousConvMode == DISABLE)   )       )   )
 8003112:	687b      	ldr	r3, [r7, #4]
 8003114:	7e1b      	ldrb	r3, [r3, #24]
        (ADC_IS_SOFTWARE_START_REGULAR(hadc)       &&
 8003116:	2b00      	cmp	r3, #0
 8003118:	d119      	bne.n	800314e <HAL_ADC_IRQHandler+0x180>
    {
      /* Disable ADC end of single conversion interrupt on group injected */
      __HAL_ADC_DISABLE_IT(hadc, ADC_IT_JEOC);
 800311a:	687b      	ldr	r3, [r7, #4]
 800311c:	681b      	ldr	r3, [r3, #0]
 800311e:	685a      	ldr	r2, [r3, #4]
 8003120:	687b      	ldr	r3, [r7, #4]
 8003122:	681b      	ldr	r3, [r3, #0]
 8003124:	f022 0280 	bic.w	r2, r2, #128	; 0x80
 8003128:	605a      	str	r2, [r3, #4]
      
      /* Set ADC state */
      CLEAR_BIT(hadc->State, HAL_ADC_STATE_INJ_BUSY);   
 800312a:	687b      	ldr	r3, [r7, #4]
 800312c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800312e:	f423 5280 	bic.w	r2, r3, #4096	; 0x1000
 8003132:	687b      	ldr	r3, [r7, #4]
 8003134:	641a      	str	r2, [r3, #64]	; 0x40

      if (HAL_IS_BIT_CLR(hadc->State, HAL_ADC_STATE_REG_BUSY))
 8003136:	687b      	ldr	r3, [r7, #4]
 8003138:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800313a:	f403 7380 	and.w	r3, r3, #256	; 0x100
 800313e:	2b00      	cmp	r3, #0
 8003140:	d105      	bne.n	800314e <HAL_ADC_IRQHandler+0x180>
      { 
        SET_BIT(hadc->State, HAL_ADC_STATE_READY);
 8003142:	687b      	ldr	r3, [r7, #4]
 8003144:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8003146:	f043 0201 	orr.w	r2, r3, #1
 800314a:	687b      	ldr	r3, [r7, #4]
 800314c:	641a      	str	r2, [r3, #64]	; 0x40
    /* Conversion complete callback */ 
    /* Conversion complete callback */ 
#if (USE_HAL_ADC_REGISTER_CALLBACKS == 1)
      hadc->InjectedConvCpltCallback(hadc);
#else
      HAL_ADCEx_InjectedConvCpltCallback(hadc);
 800314e:	6878      	ldr	r0, [r7, #4]
 8003150:	f000 faa6 	bl	80036a0 <HAL_ADCEx_InjectedConvCpltCallback>
#endif /* USE_HAL_ADC_REGISTER_CALLBACKS */
    
    /* Clear injected group conversion flag */
    __HAL_ADC_CLEAR_FLAG(hadc, (ADC_FLAG_JSTRT | ADC_FLAG_JEOC));
 8003154:	687b      	ldr	r3, [r7, #4]
 8003156:	681b      	ldr	r3, [r3, #0]
 8003158:	f06f 020c 	mvn.w	r2, #12
 800315c:	601a      	str	r2, [r3, #0]
  }
  
  tmp1 = tmp_sr & ADC_FLAG_AWD;
 800315e:	68fb      	ldr	r3, [r7, #12]
 8003160:	f003 0301 	and.w	r3, r3, #1
 8003164:	617b      	str	r3, [r7, #20]
  tmp2 = tmp_cr1 & ADC_IT_AWD;
 8003166:	68bb      	ldr	r3, [r7, #8]
 8003168:	f003 0340 	and.w	r3, r3, #64	; 0x40
 800316c:	613b      	str	r3, [r7, #16]
  /* Check Analog watchdog flag */
  if(tmp1 && tmp2)
 800316e:	697b      	ldr	r3, [r7, #20]
 8003170:	2b00      	cmp	r3, #0
 8003172:	d017      	beq.n	80031a4 <HAL_ADC_IRQHandler+0x1d6>
 8003174:	693b      	ldr	r3, [r7, #16]
 8003176:	2b00      	cmp	r3, #0
 8003178:	d014      	beq.n	80031a4 <HAL_ADC_IRQHandler+0x1d6>
  {
    if(__HAL_ADC_GET_FLAG(hadc, ADC_FLAG_AWD))
 800317a:	687b      	ldr	r3, [r7, #4]
 800317c:	681b      	ldr	r3, [r3, #0]
 800317e:	681b      	ldr	r3, [r3, #0]
 8003180:	f003 0301 	and.w	r3, r3, #1
 8003184:	2b01      	cmp	r3, #1
 8003186:	d10d      	bne.n	80031a4 <HAL_ADC_IRQHandler+0x1d6>
    {
      /* Set ADC state */
      SET_BIT(hadc->State, HAL_ADC_STATE_AWD1);
 8003188:	687b      	ldr	r3, [r7, #4]
 800318a:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800318c:	f443 3280 	orr.w	r2, r3, #65536	; 0x10000
 8003190:	687b      	ldr	r3, [r7, #4]
 8003192:	641a      	str	r2, [r3, #64]	; 0x40
      
      /* Level out of window callback */
#if (USE_HAL_ADC_REGISTER_CALLBACKS == 1)
      hadc->LevelOutOfWindowCallback(hadc);
#else
      HAL_ADC_LevelOutOfWindowCallback(hadc);
 8003194:	6878      	ldr	r0, [r7, #4]
 8003196:	f000 f841 	bl	800321c <HAL_ADC_LevelOutOfWindowCallback>
#endif /* USE_HAL_ADC_REGISTER_CALLBACKS */
      
      /* Clear the ADC analog watchdog flag */
      __HAL_ADC_CLEAR_FLAG(hadc, ADC_FLAG_AWD);
 800319a:	687b      	ldr	r3, [r7, #4]
 800319c:	681b      	ldr	r3, [r3, #0]
 800319e:	f06f 0201 	mvn.w	r2, #1
 80031a2:	601a      	str	r2, [r3, #0]
    }
  }
  
  tmp1 = tmp_sr & ADC_FLAG_OVR;
 80031a4:	68fb      	ldr	r3, [r7, #12]
 80031a6:	f003 0320 	and.w	r3, r3, #32
 80031aa:	617b      	str	r3, [r7, #20]
  tmp2 = tmp_cr1 & ADC_IT_OVR;
 80031ac:	68bb      	ldr	r3, [r7, #8]
 80031ae:	f003 6380 	and.w	r3, r3, #67108864	; 0x4000000
 80031b2:	613b      	str	r3, [r7, #16]
  /* Check Overrun flag */
  if(tmp1 && tmp2)
 80031b4:	697b      	ldr	r3, [r7, #20]
 80031b6:	2b00      	cmp	r3, #0
 80031b8:	d015      	beq.n	80031e6 <HAL_ADC_IRQHandler+0x218>
 80031ba:	693b      	ldr	r3, [r7, #16]
 80031bc:	2b00      	cmp	r3, #0
 80031be:	d012      	beq.n	80031e6 <HAL_ADC_IRQHandler+0x218>
    /* Note: On STM32F4, ADC overrun can be set through other parameters    */
    /*       refer to description of parameter "EOCSelection" for more      */
    /*       details.                                                       */
    
    /* Set ADC error code to overrun */
    SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_OVR);
 80031c0:	687b      	ldr	r3, [r7, #4]
 80031c2:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80031c4:	f043 0202 	orr.w	r2, r3, #2
 80031c8:	687b      	ldr	r3, [r7, #4]
 80031ca:	645a      	str	r2, [r3, #68]	; 0x44
    
    /* Clear ADC overrun flag */
    __HAL_ADC_CLEAR_FLAG(hadc, ADC_FLAG_OVR);
 80031cc:	687b      	ldr	r3, [r7, #4]
 80031ce:	681b      	ldr	r3, [r3, #0]
 80031d0:	f06f 0220 	mvn.w	r2, #32
 80031d4:	601a      	str	r2, [r3, #0]
    
    /* Error callback */ 
#if (USE_HAL_ADC_REGISTER_CALLBACKS == 1)
      hadc->ErrorCallback(hadc);
#else
      HAL_ADC_ErrorCallback(hadc);
 80031d6:	6878      	ldr	r0, [r7, #4]
 80031d8:	f000 f82a 	bl	8003230 <HAL_ADC_ErrorCallback>
#endif /* USE_HAL_ADC_REGISTER_CALLBACKS */
    
    /* Clear the Overrun flag */
    __HAL_ADC_CLEAR_FLAG(hadc, ADC_FLAG_OVR);
 80031dc:	687b      	ldr	r3, [r7, #4]
 80031de:	681b      	ldr	r3, [r3, #0]
 80031e0:	f06f 0220 	mvn.w	r2, #32
 80031e4:	601a      	str	r2, [r3, #0]
  }
}
 80031e6:	bf00      	nop
 80031e8:	3718      	adds	r7, #24
 80031ea:	46bd      	mov	sp, r7
 80031ec:	bd80      	pop	{r7, pc}

080031ee <HAL_ADC_GetValue>:
  * @param  hadc pointer to a ADC_HandleTypeDef structure that contains
  *         the configuration information for the specified ADC.
  * @retval Converted value
  */
uint32_t HAL_ADC_GetValue(ADC_HandleTypeDef* hadc)
{       
 80031ee:	b480      	push	{r7}
 80031f0:	b083      	sub	sp, #12
 80031f2:	af00      	add	r7, sp, #0
 80031f4:	6078      	str	r0, [r7, #4]
  /* Return the selected ADC converted value */ 
  return hadc->Instance->DR;
 80031f6:	687b      	ldr	r3, [r7, #4]
 80031f8:	681b      	ldr	r3, [r3, #0]
 80031fa:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
}
 80031fc:	4618      	mov	r0, r3
 80031fe:	370c      	adds	r7, #12
 8003200:	46bd      	mov	sp, r7
 8003202:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003206:	4770      	bx	lr

08003208 <HAL_ADC_ConvCpltCallback>:
  * @param  hadc pointer to a ADC_HandleTypeDef structure that contains
  *         the configuration information for the specified ADC.
  * @retval None
  */
__weak void HAL_ADC_ConvCpltCallback(ADC_HandleTypeDef* hadc)
{
 8003208:	b480      	push	{r7}
 800320a:	b083      	sub	sp, #12
 800320c:	af00      	add	r7, sp, #0
 800320e:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(hadc);
  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_ADC_ConvCpltCallback could be implemented in the user file
   */
}
 8003210:	bf00      	nop
 8003212:	370c      	adds	r7, #12
 8003214:	46bd      	mov	sp, r7
 8003216:	f85d 7b04 	ldr.w	r7, [sp], #4
 800321a:	4770      	bx	lr

0800321c <HAL_ADC_LevelOutOfWindowCallback>:
  * @param  hadc pointer to a ADC_HandleTypeDef structure that contains
  *         the configuration information for the specified ADC.
  * @retval None
  */
__weak void HAL_ADC_LevelOutOfWindowCallback(ADC_HandleTypeDef* hadc)
{
 800321c:	b480      	push	{r7}
 800321e:	b083      	sub	sp, #12
 8003220:	af00      	add	r7, sp, #0
 8003222:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(hadc);
  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_ADC_LevelOoutOfWindowCallback could be implemented in the user file
   */
}
 8003224:	bf00      	nop
 8003226:	370c      	adds	r7, #12
 8003228:	46bd      	mov	sp, r7
 800322a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800322e:	4770      	bx	lr

08003230 <HAL_ADC_ErrorCallback>:
  * @param  hadc pointer to a ADC_HandleTypeDef structure that contains
  *         the configuration information for the specified ADC.
  * @retval None
  */
__weak void HAL_ADC_ErrorCallback(ADC_HandleTypeDef *hadc)
{
 8003230:	b480      	push	{r7}
 8003232:	b083      	sub	sp, #12
 8003234:	af00      	add	r7, sp, #0
 8003236:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(hadc);
  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_ADC_ErrorCallback could be implemented in the user file
   */
}
 8003238:	bf00      	nop
 800323a:	370c      	adds	r7, #12
 800323c:	46bd      	mov	sp, r7
 800323e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003242:	4770      	bx	lr

08003244 <HAL_ADC_ConfigChannel>:
  *         the configuration information for the specified ADC.
  * @param  sConfig ADC configuration structure. 
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_ConfigChannel(ADC_HandleTypeDef* hadc, ADC_ChannelConfTypeDef* sConfig)
{
 8003244:	b480      	push	{r7}
 8003246:	b085      	sub	sp, #20
 8003248:	af00      	add	r7, sp, #0
 800324a:	6078      	str	r0, [r7, #4]
 800324c:	6039      	str	r1, [r7, #0]
  __IO uint32_t counter = 0U;
 800324e:	2300      	movs	r3, #0
 8003250:	60bb      	str	r3, [r7, #8]
  assert_param(IS_ADC_CHANNEL(sConfig->Channel));
  assert_param(IS_ADC_REGULAR_RANK(sConfig->Rank));
  assert_param(IS_ADC_SAMPLE_TIME(sConfig->SamplingTime));
  
  /* Process locked */
  __HAL_LOCK(hadc);
 8003252:	687b      	ldr	r3, [r7, #4]
 8003254:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 8003258:	2b01      	cmp	r3, #1
 800325a:	d101      	bne.n	8003260 <HAL_ADC_ConfigChannel+0x1c>
 800325c:	2302      	movs	r3, #2
 800325e:	e113      	b.n	8003488 <HAL_ADC_ConfigChannel+0x244>
 8003260:	687b      	ldr	r3, [r7, #4]
 8003262:	2201      	movs	r2, #1
 8003264:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
    
  /* if ADC_Channel_10 ... ADC_Channel_18 is selected */
  if (sConfig->Channel > ADC_CHANNEL_9)
 8003268:	683b      	ldr	r3, [r7, #0]
 800326a:	681b      	ldr	r3, [r3, #0]
 800326c:	2b09      	cmp	r3, #9
 800326e:	d925      	bls.n	80032bc <HAL_ADC_ConfigChannel+0x78>
  {
    /* Clear the old sample time */
    hadc->Instance->SMPR1 &= ~ADC_SMPR1(ADC_SMPR1_SMP10, sConfig->Channel);
 8003270:	687b      	ldr	r3, [r7, #4]
 8003272:	681b      	ldr	r3, [r3, #0]
 8003274:	68d9      	ldr	r1, [r3, #12]
 8003276:	683b      	ldr	r3, [r7, #0]
 8003278:	681b      	ldr	r3, [r3, #0]
 800327a:	b29b      	uxth	r3, r3
 800327c:	461a      	mov	r2, r3
 800327e:	4613      	mov	r3, r2
 8003280:	005b      	lsls	r3, r3, #1
 8003282:	4413      	add	r3, r2
 8003284:	3b1e      	subs	r3, #30
 8003286:	2207      	movs	r2, #7
 8003288:	fa02 f303 	lsl.w	r3, r2, r3
 800328c:	43da      	mvns	r2, r3
 800328e:	687b      	ldr	r3, [r7, #4]
 8003290:	681b      	ldr	r3, [r3, #0]
 8003292:	400a      	ands	r2, r1
 8003294:	60da      	str	r2, [r3, #12]
    
    /* Set the new sample time */
    hadc->Instance->SMPR1 |= ADC_SMPR1(sConfig->SamplingTime, sConfig->Channel);
 8003296:	687b      	ldr	r3, [r7, #4]
 8003298:	681b      	ldr	r3, [r3, #0]
 800329a:	68d9      	ldr	r1, [r3, #12]
 800329c:	683b      	ldr	r3, [r7, #0]
 800329e:	689a      	ldr	r2, [r3, #8]
 80032a0:	683b      	ldr	r3, [r7, #0]
 80032a2:	681b      	ldr	r3, [r3, #0]
 80032a4:	b29b      	uxth	r3, r3
 80032a6:	4618      	mov	r0, r3
 80032a8:	4603      	mov	r3, r0
 80032aa:	005b      	lsls	r3, r3, #1
 80032ac:	4403      	add	r3, r0
 80032ae:	3b1e      	subs	r3, #30
 80032b0:	409a      	lsls	r2, r3
 80032b2:	687b      	ldr	r3, [r7, #4]
 80032b4:	681b      	ldr	r3, [r3, #0]
 80032b6:	430a      	orrs	r2, r1
 80032b8:	60da      	str	r2, [r3, #12]
 80032ba:	e022      	b.n	8003302 <HAL_ADC_ConfigChannel+0xbe>
  }
  else /* ADC_Channel include in ADC_Channel_[0..9] */
  {
    /* Clear the old sample time */
    hadc->Instance->SMPR2 &= ~ADC_SMPR2(ADC_SMPR2_SMP0, sConfig->Channel);
 80032bc:	687b      	ldr	r3, [r7, #4]
 80032be:	681b      	ldr	r3, [r3, #0]
 80032c0:	6919      	ldr	r1, [r3, #16]
 80032c2:	683b      	ldr	r3, [r7, #0]
 80032c4:	681b      	ldr	r3, [r3, #0]
 80032c6:	b29b      	uxth	r3, r3
 80032c8:	461a      	mov	r2, r3
 80032ca:	4613      	mov	r3, r2
 80032cc:	005b      	lsls	r3, r3, #1
 80032ce:	4413      	add	r3, r2
 80032d0:	2207      	movs	r2, #7
 80032d2:	fa02 f303 	lsl.w	r3, r2, r3
 80032d6:	43da      	mvns	r2, r3
 80032d8:	687b      	ldr	r3, [r7, #4]
 80032da:	681b      	ldr	r3, [r3, #0]
 80032dc:	400a      	ands	r2, r1
 80032de:	611a      	str	r2, [r3, #16]
    
    /* Set the new sample time */
    hadc->Instance->SMPR2 |= ADC_SMPR2(sConfig->SamplingTime, sConfig->Channel);
 80032e0:	687b      	ldr	r3, [r7, #4]
 80032e2:	681b      	ldr	r3, [r3, #0]
 80032e4:	6919      	ldr	r1, [r3, #16]
 80032e6:	683b      	ldr	r3, [r7, #0]
 80032e8:	689a      	ldr	r2, [r3, #8]
 80032ea:	683b      	ldr	r3, [r7, #0]
 80032ec:	681b      	ldr	r3, [r3, #0]
 80032ee:	b29b      	uxth	r3, r3
 80032f0:	4618      	mov	r0, r3
 80032f2:	4603      	mov	r3, r0
 80032f4:	005b      	lsls	r3, r3, #1
 80032f6:	4403      	add	r3, r0
 80032f8:	409a      	lsls	r2, r3
 80032fa:	687b      	ldr	r3, [r7, #4]
 80032fc:	681b      	ldr	r3, [r3, #0]
 80032fe:	430a      	orrs	r2, r1
 8003300:	611a      	str	r2, [r3, #16]
  }
  
  /* For Rank 1 to 6 */
  if (sConfig->Rank < 7U)
 8003302:	683b      	ldr	r3, [r7, #0]
 8003304:	685b      	ldr	r3, [r3, #4]
 8003306:	2b06      	cmp	r3, #6
 8003308:	d824      	bhi.n	8003354 <HAL_ADC_ConfigChannel+0x110>
  {
    /* Clear the old SQx bits for the selected rank */
    hadc->Instance->SQR3 &= ~ADC_SQR3_RK(ADC_SQR3_SQ1, sConfig->Rank);
 800330a:	687b      	ldr	r3, [r7, #4]
 800330c:	681b      	ldr	r3, [r3, #0]
 800330e:	6b59      	ldr	r1, [r3, #52]	; 0x34
 8003310:	683b      	ldr	r3, [r7, #0]
 8003312:	685a      	ldr	r2, [r3, #4]
 8003314:	4613      	mov	r3, r2
 8003316:	009b      	lsls	r3, r3, #2
 8003318:	4413      	add	r3, r2
 800331a:	3b05      	subs	r3, #5
 800331c:	221f      	movs	r2, #31
 800331e:	fa02 f303 	lsl.w	r3, r2, r3
 8003322:	43da      	mvns	r2, r3
 8003324:	687b      	ldr	r3, [r7, #4]
 8003326:	681b      	ldr	r3, [r3, #0]
 8003328:	400a      	ands	r2, r1
 800332a:	635a      	str	r2, [r3, #52]	; 0x34
    
    /* Set the SQx bits for the selected rank */
    hadc->Instance->SQR3 |= ADC_SQR3_RK(sConfig->Channel, sConfig->Rank);
 800332c:	687b      	ldr	r3, [r7, #4]
 800332e:	681b      	ldr	r3, [r3, #0]
 8003330:	6b59      	ldr	r1, [r3, #52]	; 0x34
 8003332:	683b      	ldr	r3, [r7, #0]
 8003334:	681b      	ldr	r3, [r3, #0]
 8003336:	b29b      	uxth	r3, r3
 8003338:	4618      	mov	r0, r3
 800333a:	683b      	ldr	r3, [r7, #0]
 800333c:	685a      	ldr	r2, [r3, #4]
 800333e:	4613      	mov	r3, r2
 8003340:	009b      	lsls	r3, r3, #2
 8003342:	4413      	add	r3, r2
 8003344:	3b05      	subs	r3, #5
 8003346:	fa00 f203 	lsl.w	r2, r0, r3
 800334a:	687b      	ldr	r3, [r7, #4]
 800334c:	681b      	ldr	r3, [r3, #0]
 800334e:	430a      	orrs	r2, r1
 8003350:	635a      	str	r2, [r3, #52]	; 0x34
 8003352:	e04c      	b.n	80033ee <HAL_ADC_ConfigChannel+0x1aa>
  }
  /* For Rank 7 to 12 */
  else if (sConfig->Rank < 13U)
 8003354:	683b      	ldr	r3, [r7, #0]
 8003356:	685b      	ldr	r3, [r3, #4]
 8003358:	2b0c      	cmp	r3, #12
 800335a:	d824      	bhi.n	80033a6 <HAL_ADC_ConfigChannel+0x162>
  {
    /* Clear the old SQx bits for the selected rank */
    hadc->Instance->SQR2 &= ~ADC_SQR2_RK(ADC_SQR2_SQ7, sConfig->Rank);
 800335c:	687b      	ldr	r3, [r7, #4]
 800335e:	681b      	ldr	r3, [r3, #0]
 8003360:	6b19      	ldr	r1, [r3, #48]	; 0x30
 8003362:	683b      	ldr	r3, [r7, #0]
 8003364:	685a      	ldr	r2, [r3, #4]
 8003366:	4613      	mov	r3, r2
 8003368:	009b      	lsls	r3, r3, #2
 800336a:	4413      	add	r3, r2
 800336c:	3b23      	subs	r3, #35	; 0x23
 800336e:	221f      	movs	r2, #31
 8003370:	fa02 f303 	lsl.w	r3, r2, r3
 8003374:	43da      	mvns	r2, r3
 8003376:	687b      	ldr	r3, [r7, #4]
 8003378:	681b      	ldr	r3, [r3, #0]
 800337a:	400a      	ands	r2, r1
 800337c:	631a      	str	r2, [r3, #48]	; 0x30
    
    /* Set the SQx bits for the selected rank */
    hadc->Instance->SQR2 |= ADC_SQR2_RK(sConfig->Channel, sConfig->Rank);
 800337e:	687b      	ldr	r3, [r7, #4]
 8003380:	681b      	ldr	r3, [r3, #0]
 8003382:	6b19      	ldr	r1, [r3, #48]	; 0x30
 8003384:	683b      	ldr	r3, [r7, #0]
 8003386:	681b      	ldr	r3, [r3, #0]
 8003388:	b29b      	uxth	r3, r3
 800338a:	4618      	mov	r0, r3
 800338c:	683b      	ldr	r3, [r7, #0]
 800338e:	685a      	ldr	r2, [r3, #4]
 8003390:	4613      	mov	r3, r2
 8003392:	009b      	lsls	r3, r3, #2
 8003394:	4413      	add	r3, r2
 8003396:	3b23      	subs	r3, #35	; 0x23
 8003398:	fa00 f203 	lsl.w	r2, r0, r3
 800339c:	687b      	ldr	r3, [r7, #4]
 800339e:	681b      	ldr	r3, [r3, #0]
 80033a0:	430a      	orrs	r2, r1
 80033a2:	631a      	str	r2, [r3, #48]	; 0x30
 80033a4:	e023      	b.n	80033ee <HAL_ADC_ConfigChannel+0x1aa>
  }
  /* For Rank 13 to 16 */
  else
  {
    /* Clear the old SQx bits for the selected rank */
    hadc->Instance->SQR1 &= ~ADC_SQR1_RK(ADC_SQR1_SQ13, sConfig->Rank);
 80033a6:	687b      	ldr	r3, [r7, #4]
 80033a8:	681b      	ldr	r3, [r3, #0]
 80033aa:	6ad9      	ldr	r1, [r3, #44]	; 0x2c
 80033ac:	683b      	ldr	r3, [r7, #0]
 80033ae:	685a      	ldr	r2, [r3, #4]
 80033b0:	4613      	mov	r3, r2
 80033b2:	009b      	lsls	r3, r3, #2
 80033b4:	4413      	add	r3, r2
 80033b6:	3b41      	subs	r3, #65	; 0x41
 80033b8:	221f      	movs	r2, #31
 80033ba:	fa02 f303 	lsl.w	r3, r2, r3
 80033be:	43da      	mvns	r2, r3
 80033c0:	687b      	ldr	r3, [r7, #4]
 80033c2:	681b      	ldr	r3, [r3, #0]
 80033c4:	400a      	ands	r2, r1
 80033c6:	62da      	str	r2, [r3, #44]	; 0x2c
    
    /* Set the SQx bits for the selected rank */
    hadc->Instance->SQR1 |= ADC_SQR1_RK(sConfig->Channel, sConfig->Rank);
 80033c8:	687b      	ldr	r3, [r7, #4]
 80033ca:	681b      	ldr	r3, [r3, #0]
 80033cc:	6ad9      	ldr	r1, [r3, #44]	; 0x2c
 80033ce:	683b      	ldr	r3, [r7, #0]
 80033d0:	681b      	ldr	r3, [r3, #0]
 80033d2:	b29b      	uxth	r3, r3
 80033d4:	4618      	mov	r0, r3
 80033d6:	683b      	ldr	r3, [r7, #0]
 80033d8:	685a      	ldr	r2, [r3, #4]
 80033da:	4613      	mov	r3, r2
 80033dc:	009b      	lsls	r3, r3, #2
 80033de:	4413      	add	r3, r2
 80033e0:	3b41      	subs	r3, #65	; 0x41
 80033e2:	fa00 f203 	lsl.w	r2, r0, r3
 80033e6:	687b      	ldr	r3, [r7, #4]
 80033e8:	681b      	ldr	r3, [r3, #0]
 80033ea:	430a      	orrs	r2, r1
 80033ec:	62da      	str	r2, [r3, #44]	; 0x2c
  }

    /* Pointer to the common control register to which is belonging hadc    */
    /* (Depending on STM32F4 product, there may be up to 3 ADCs and 1 common */
    /* control register)                                                    */
    tmpADC_Common = ADC_COMMON_REGISTER(hadc);
 80033ee:	4b29      	ldr	r3, [pc, #164]	; (8003494 <HAL_ADC_ConfigChannel+0x250>)
 80033f0:	60fb      	str	r3, [r7, #12]

  /* if ADC1 Channel_18 is selected for VBAT Channel ennable VBATE */
  if ((hadc->Instance == ADC1) && (sConfig->Channel == ADC_CHANNEL_VBAT))
 80033f2:	687b      	ldr	r3, [r7, #4]
 80033f4:	681b      	ldr	r3, [r3, #0]
 80033f6:	4a28      	ldr	r2, [pc, #160]	; (8003498 <HAL_ADC_ConfigChannel+0x254>)
 80033f8:	4293      	cmp	r3, r2
 80033fa:	d10f      	bne.n	800341c <HAL_ADC_ConfigChannel+0x1d8>
 80033fc:	683b      	ldr	r3, [r7, #0]
 80033fe:	681b      	ldr	r3, [r3, #0]
 8003400:	2b12      	cmp	r3, #18
 8003402:	d10b      	bne.n	800341c <HAL_ADC_ConfigChannel+0x1d8>
  {
    /* Disable the TEMPSENSOR channel in case of using board with multiplixed ADC_CHANNEL_VBAT & ADC_CHANNEL_TEMPSENSOR*/    
    if ((uint16_t)ADC_CHANNEL_TEMPSENSOR == (uint16_t)ADC_CHANNEL_VBAT)
    {
      tmpADC_Common->CCR &= ~ADC_CCR_TSVREFE;
 8003404:	68fb      	ldr	r3, [r7, #12]
 8003406:	685b      	ldr	r3, [r3, #4]
 8003408:	f423 0200 	bic.w	r2, r3, #8388608	; 0x800000
 800340c:	68fb      	ldr	r3, [r7, #12]
 800340e:	605a      	str	r2, [r3, #4]
    }
    /* Enable the VBAT channel*/
    tmpADC_Common->CCR |= ADC_CCR_VBATE;
 8003410:	68fb      	ldr	r3, [r7, #12]
 8003412:	685b      	ldr	r3, [r3, #4]
 8003414:	f443 0280 	orr.w	r2, r3, #4194304	; 0x400000
 8003418:	68fb      	ldr	r3, [r7, #12]
 800341a:	605a      	str	r2, [r3, #4]
  }
  
  /* if ADC1 Channel_16 or Channel_18 is selected for Temperature sensor or 
     Channel_17 is selected for VREFINT enable TSVREFE */
  if ((hadc->Instance == ADC1) && ((sConfig->Channel == ADC_CHANNEL_TEMPSENSOR) || (sConfig->Channel == ADC_CHANNEL_VREFINT)))
 800341c:	687b      	ldr	r3, [r7, #4]
 800341e:	681b      	ldr	r3, [r3, #0]
 8003420:	4a1d      	ldr	r2, [pc, #116]	; (8003498 <HAL_ADC_ConfigChannel+0x254>)
 8003422:	4293      	cmp	r3, r2
 8003424:	d12b      	bne.n	800347e <HAL_ADC_ConfigChannel+0x23a>
 8003426:	683b      	ldr	r3, [r7, #0]
 8003428:	681b      	ldr	r3, [r3, #0]
 800342a:	4a1c      	ldr	r2, [pc, #112]	; (800349c <HAL_ADC_ConfigChannel+0x258>)
 800342c:	4293      	cmp	r3, r2
 800342e:	d003      	beq.n	8003438 <HAL_ADC_ConfigChannel+0x1f4>
 8003430:	683b      	ldr	r3, [r7, #0]
 8003432:	681b      	ldr	r3, [r3, #0]
 8003434:	2b11      	cmp	r3, #17
 8003436:	d122      	bne.n	800347e <HAL_ADC_ConfigChannel+0x23a>
  {
    /* Disable the VBAT channel in case of using board with multiplixed ADC_CHANNEL_VBAT & ADC_CHANNEL_TEMPSENSOR*/
    if ((uint16_t)ADC_CHANNEL_TEMPSENSOR == (uint16_t)ADC_CHANNEL_VBAT)
    {
      tmpADC_Common->CCR &= ~ADC_CCR_VBATE;
 8003438:	68fb      	ldr	r3, [r7, #12]
 800343a:	685b      	ldr	r3, [r3, #4]
 800343c:	f423 0280 	bic.w	r2, r3, #4194304	; 0x400000
 8003440:	68fb      	ldr	r3, [r7, #12]
 8003442:	605a      	str	r2, [r3, #4]
    }
    /* Enable the Temperature sensor and VREFINT channel*/
    tmpADC_Common->CCR |= ADC_CCR_TSVREFE;
 8003444:	68fb      	ldr	r3, [r7, #12]
 8003446:	685b      	ldr	r3, [r3, #4]
 8003448:	f443 0200 	orr.w	r2, r3, #8388608	; 0x800000
 800344c:	68fb      	ldr	r3, [r7, #12]
 800344e:	605a      	str	r2, [r3, #4]
    
    if(sConfig->Channel == ADC_CHANNEL_TEMPSENSOR)
 8003450:	683b      	ldr	r3, [r7, #0]
 8003452:	681b      	ldr	r3, [r3, #0]
 8003454:	4a11      	ldr	r2, [pc, #68]	; (800349c <HAL_ADC_ConfigChannel+0x258>)
 8003456:	4293      	cmp	r3, r2
 8003458:	d111      	bne.n	800347e <HAL_ADC_ConfigChannel+0x23a>
    {
      /* Delay for temperature sensor stabilization time */
      /* Compute number of CPU cycles to wait for */
      counter = (ADC_TEMPSENSOR_DELAY_US * (SystemCoreClock / 1000000U));
 800345a:	4b11      	ldr	r3, [pc, #68]	; (80034a0 <HAL_ADC_ConfigChannel+0x25c>)
 800345c:	681b      	ldr	r3, [r3, #0]
 800345e:	4a11      	ldr	r2, [pc, #68]	; (80034a4 <HAL_ADC_ConfigChannel+0x260>)
 8003460:	fba2 2303 	umull	r2, r3, r2, r3
 8003464:	0c9a      	lsrs	r2, r3, #18
 8003466:	4613      	mov	r3, r2
 8003468:	009b      	lsls	r3, r3, #2
 800346a:	4413      	add	r3, r2
 800346c:	005b      	lsls	r3, r3, #1
 800346e:	60bb      	str	r3, [r7, #8]
      while(counter != 0U)
 8003470:	e002      	b.n	8003478 <HAL_ADC_ConfigChannel+0x234>
      {
        counter--;
 8003472:	68bb      	ldr	r3, [r7, #8]
 8003474:	3b01      	subs	r3, #1
 8003476:	60bb      	str	r3, [r7, #8]
      while(counter != 0U)
 8003478:	68bb      	ldr	r3, [r7, #8]
 800347a:	2b00      	cmp	r3, #0
 800347c:	d1f9      	bne.n	8003472 <HAL_ADC_ConfigChannel+0x22e>
      }
    }
  }
  
  /* Process unlocked */
  __HAL_UNLOCK(hadc);
 800347e:	687b      	ldr	r3, [r7, #4]
 8003480:	2200      	movs	r2, #0
 8003482:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
  
  /* Return function status */
  return HAL_OK;
 8003486:	2300      	movs	r3, #0
}
 8003488:	4618      	mov	r0, r3
 800348a:	3714      	adds	r7, #20
 800348c:	46bd      	mov	sp, r7
 800348e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003492:	4770      	bx	lr
 8003494:	40012300 	.word	0x40012300
 8003498:	40012000 	.word	0x40012000
 800349c:	10000012 	.word	0x10000012
 80034a0:	20000088 	.word	0x20000088
 80034a4:	431bde83 	.word	0x431bde83

080034a8 <ADC_Init>:
  * @param  hadc pointer to a ADC_HandleTypeDef structure that contains
  *         the configuration information for the specified ADC.  
  * @retval None
  */
static void ADC_Init(ADC_HandleTypeDef* hadc)
{
 80034a8:	b480      	push	{r7}
 80034aa:	b085      	sub	sp, #20
 80034ac:	af00      	add	r7, sp, #0
 80034ae:	6078      	str	r0, [r7, #4]
  
  /* Set ADC parameters */
  /* Pointer to the common control register to which is belonging hadc    */
  /* (Depending on STM32F4 product, there may be up to 3 ADCs and 1 common */
  /* control register)                                                    */
  tmpADC_Common = ADC_COMMON_REGISTER(hadc);
 80034b0:	4b79      	ldr	r3, [pc, #484]	; (8003698 <ADC_Init+0x1f0>)
 80034b2:	60fb      	str	r3, [r7, #12]
  
  /* Set the ADC clock prescaler */
  tmpADC_Common->CCR &= ~(ADC_CCR_ADCPRE);
 80034b4:	68fb      	ldr	r3, [r7, #12]
 80034b6:	685b      	ldr	r3, [r3, #4]
 80034b8:	f423 3240 	bic.w	r2, r3, #196608	; 0x30000
 80034bc:	68fb      	ldr	r3, [r7, #12]
 80034be:	605a      	str	r2, [r3, #4]
  tmpADC_Common->CCR |=  hadc->Init.ClockPrescaler;
 80034c0:	68fb      	ldr	r3, [r7, #12]
 80034c2:	685a      	ldr	r2, [r3, #4]
 80034c4:	687b      	ldr	r3, [r7, #4]
 80034c6:	685b      	ldr	r3, [r3, #4]
 80034c8:	431a      	orrs	r2, r3
 80034ca:	68fb      	ldr	r3, [r7, #12]
 80034cc:	605a      	str	r2, [r3, #4]
  
  /* Set ADC scan mode */
  hadc->Instance->CR1 &= ~(ADC_CR1_SCAN);
 80034ce:	687b      	ldr	r3, [r7, #4]
 80034d0:	681b      	ldr	r3, [r3, #0]
 80034d2:	685a      	ldr	r2, [r3, #4]
 80034d4:	687b      	ldr	r3, [r7, #4]
 80034d6:	681b      	ldr	r3, [r3, #0]
 80034d8:	f422 7280 	bic.w	r2, r2, #256	; 0x100
 80034dc:	605a      	str	r2, [r3, #4]
  hadc->Instance->CR1 |=  ADC_CR1_SCANCONV(hadc->Init.ScanConvMode);
 80034de:	687b      	ldr	r3, [r7, #4]
 80034e0:	681b      	ldr	r3, [r3, #0]
 80034e2:	6859      	ldr	r1, [r3, #4]
 80034e4:	687b      	ldr	r3, [r7, #4]
 80034e6:	691b      	ldr	r3, [r3, #16]
 80034e8:	021a      	lsls	r2, r3, #8
 80034ea:	687b      	ldr	r3, [r7, #4]
 80034ec:	681b      	ldr	r3, [r3, #0]
 80034ee:	430a      	orrs	r2, r1
 80034f0:	605a      	str	r2, [r3, #4]
  
  /* Set ADC resolution */
  hadc->Instance->CR1 &= ~(ADC_CR1_RES);
 80034f2:	687b      	ldr	r3, [r7, #4]
 80034f4:	681b      	ldr	r3, [r3, #0]
 80034f6:	685a      	ldr	r2, [r3, #4]
 80034f8:	687b      	ldr	r3, [r7, #4]
 80034fa:	681b      	ldr	r3, [r3, #0]
 80034fc:	f022 7240 	bic.w	r2, r2, #50331648	; 0x3000000
 8003500:	605a      	str	r2, [r3, #4]
  hadc->Instance->CR1 |=  hadc->Init.Resolution;
 8003502:	687b      	ldr	r3, [r7, #4]
 8003504:	681b      	ldr	r3, [r3, #0]
 8003506:	6859      	ldr	r1, [r3, #4]
 8003508:	687b      	ldr	r3, [r7, #4]
 800350a:	689a      	ldr	r2, [r3, #8]
 800350c:	687b      	ldr	r3, [r7, #4]
 800350e:	681b      	ldr	r3, [r3, #0]
 8003510:	430a      	orrs	r2, r1
 8003512:	605a      	str	r2, [r3, #4]
  
  /* Set ADC data alignment */
  hadc->Instance->CR2 &= ~(ADC_CR2_ALIGN);
 8003514:	687b      	ldr	r3, [r7, #4]
 8003516:	681b      	ldr	r3, [r3, #0]
 8003518:	689a      	ldr	r2, [r3, #8]
 800351a:	687b      	ldr	r3, [r7, #4]
 800351c:	681b      	ldr	r3, [r3, #0]
 800351e:	f422 6200 	bic.w	r2, r2, #2048	; 0x800
 8003522:	609a      	str	r2, [r3, #8]
  hadc->Instance->CR2 |= hadc->Init.DataAlign;
 8003524:	687b      	ldr	r3, [r7, #4]
 8003526:	681b      	ldr	r3, [r3, #0]
 8003528:	6899      	ldr	r1, [r3, #8]
 800352a:	687b      	ldr	r3, [r7, #4]
 800352c:	68da      	ldr	r2, [r3, #12]
 800352e:	687b      	ldr	r3, [r7, #4]
 8003530:	681b      	ldr	r3, [r3, #0]
 8003532:	430a      	orrs	r2, r1
 8003534:	609a      	str	r2, [r3, #8]
  /* Enable external trigger if trigger selection is different of software  */
  /* start.                                                                 */
  /* Note: This configuration keeps the hardware feature of parameter       */
  /*       ExternalTrigConvEdge "trigger edge none" equivalent to           */
  /*       software start.                                                  */
  if(hadc->Init.ExternalTrigConv != ADC_SOFTWARE_START)
 8003536:	687b      	ldr	r3, [r7, #4]
 8003538:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800353a:	4a58      	ldr	r2, [pc, #352]	; (800369c <ADC_Init+0x1f4>)
 800353c:	4293      	cmp	r3, r2
 800353e:	d022      	beq.n	8003586 <ADC_Init+0xde>
  {
    /* Select external trigger to start conversion */
    hadc->Instance->CR2 &= ~(ADC_CR2_EXTSEL);
 8003540:	687b      	ldr	r3, [r7, #4]
 8003542:	681b      	ldr	r3, [r3, #0]
 8003544:	689a      	ldr	r2, [r3, #8]
 8003546:	687b      	ldr	r3, [r7, #4]
 8003548:	681b      	ldr	r3, [r3, #0]
 800354a:	f022 6270 	bic.w	r2, r2, #251658240	; 0xf000000
 800354e:	609a      	str	r2, [r3, #8]
    hadc->Instance->CR2 |= hadc->Init.ExternalTrigConv;
 8003550:	687b      	ldr	r3, [r7, #4]
 8003552:	681b      	ldr	r3, [r3, #0]
 8003554:	6899      	ldr	r1, [r3, #8]
 8003556:	687b      	ldr	r3, [r7, #4]
 8003558:	6a9a      	ldr	r2, [r3, #40]	; 0x28
 800355a:	687b      	ldr	r3, [r7, #4]
 800355c:	681b      	ldr	r3, [r3, #0]
 800355e:	430a      	orrs	r2, r1
 8003560:	609a      	str	r2, [r3, #8]
    
    /* Select external trigger polarity */
    hadc->Instance->CR2 &= ~(ADC_CR2_EXTEN);
 8003562:	687b      	ldr	r3, [r7, #4]
 8003564:	681b      	ldr	r3, [r3, #0]
 8003566:	689a      	ldr	r2, [r3, #8]
 8003568:	687b      	ldr	r3, [r7, #4]
 800356a:	681b      	ldr	r3, [r3, #0]
 800356c:	f022 5240 	bic.w	r2, r2, #805306368	; 0x30000000
 8003570:	609a      	str	r2, [r3, #8]
    hadc->Instance->CR2 |= hadc->Init.ExternalTrigConvEdge;
 8003572:	687b      	ldr	r3, [r7, #4]
 8003574:	681b      	ldr	r3, [r3, #0]
 8003576:	6899      	ldr	r1, [r3, #8]
 8003578:	687b      	ldr	r3, [r7, #4]
 800357a:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 800357c:	687b      	ldr	r3, [r7, #4]
 800357e:	681b      	ldr	r3, [r3, #0]
 8003580:	430a      	orrs	r2, r1
 8003582:	609a      	str	r2, [r3, #8]
 8003584:	e00f      	b.n	80035a6 <ADC_Init+0xfe>
  }
  else
  {
    /* Reset the external trigger */
    hadc->Instance->CR2 &= ~(ADC_CR2_EXTSEL);
 8003586:	687b      	ldr	r3, [r7, #4]
 8003588:	681b      	ldr	r3, [r3, #0]
 800358a:	689a      	ldr	r2, [r3, #8]
 800358c:	687b      	ldr	r3, [r7, #4]
 800358e:	681b      	ldr	r3, [r3, #0]
 8003590:	f022 6270 	bic.w	r2, r2, #251658240	; 0xf000000
 8003594:	609a      	str	r2, [r3, #8]
    hadc->Instance->CR2 &= ~(ADC_CR2_EXTEN);
 8003596:	687b      	ldr	r3, [r7, #4]
 8003598:	681b      	ldr	r3, [r3, #0]
 800359a:	689a      	ldr	r2, [r3, #8]
 800359c:	687b      	ldr	r3, [r7, #4]
 800359e:	681b      	ldr	r3, [r3, #0]
 80035a0:	f022 5240 	bic.w	r2, r2, #805306368	; 0x30000000
 80035a4:	609a      	str	r2, [r3, #8]
  }
  
  /* Enable or disable ADC continuous conversion mode */
  hadc->Instance->CR2 &= ~(ADC_CR2_CONT);
 80035a6:	687b      	ldr	r3, [r7, #4]
 80035a8:	681b      	ldr	r3, [r3, #0]
 80035aa:	689a      	ldr	r2, [r3, #8]
 80035ac:	687b      	ldr	r3, [r7, #4]
 80035ae:	681b      	ldr	r3, [r3, #0]
 80035b0:	f022 0202 	bic.w	r2, r2, #2
 80035b4:	609a      	str	r2, [r3, #8]
  hadc->Instance->CR2 |= ADC_CR2_CONTINUOUS((uint32_t)hadc->Init.ContinuousConvMode);
 80035b6:	687b      	ldr	r3, [r7, #4]
 80035b8:	681b      	ldr	r3, [r3, #0]
 80035ba:	6899      	ldr	r1, [r3, #8]
 80035bc:	687b      	ldr	r3, [r7, #4]
 80035be:	7e1b      	ldrb	r3, [r3, #24]
 80035c0:	005a      	lsls	r2, r3, #1
 80035c2:	687b      	ldr	r3, [r7, #4]
 80035c4:	681b      	ldr	r3, [r3, #0]
 80035c6:	430a      	orrs	r2, r1
 80035c8:	609a      	str	r2, [r3, #8]
  
  if(hadc->Init.DiscontinuousConvMode != DISABLE)
 80035ca:	687b      	ldr	r3, [r7, #4]
 80035cc:	f893 3020 	ldrb.w	r3, [r3, #32]
 80035d0:	2b00      	cmp	r3, #0
 80035d2:	d01b      	beq.n	800360c <ADC_Init+0x164>
  {
    assert_param(IS_ADC_REGULAR_DISC_NUMBER(hadc->Init.NbrOfDiscConversion));
  
    /* Enable the selected ADC regular discontinuous mode */
    hadc->Instance->CR1 |= (uint32_t)ADC_CR1_DISCEN;
 80035d4:	687b      	ldr	r3, [r7, #4]
 80035d6:	681b      	ldr	r3, [r3, #0]
 80035d8:	685a      	ldr	r2, [r3, #4]
 80035da:	687b      	ldr	r3, [r7, #4]
 80035dc:	681b      	ldr	r3, [r3, #0]
 80035de:	f442 6200 	orr.w	r2, r2, #2048	; 0x800
 80035e2:	605a      	str	r2, [r3, #4]
    
    /* Set the number of channels to be converted in discontinuous mode */
    hadc->Instance->CR1 &= ~(ADC_CR1_DISCNUM);
 80035e4:	687b      	ldr	r3, [r7, #4]
 80035e6:	681b      	ldr	r3, [r3, #0]
 80035e8:	685a      	ldr	r2, [r3, #4]
 80035ea:	687b      	ldr	r3, [r7, #4]
 80035ec:	681b      	ldr	r3, [r3, #0]
 80035ee:	f422 4260 	bic.w	r2, r2, #57344	; 0xe000
 80035f2:	605a      	str	r2, [r3, #4]
    hadc->Instance->CR1 |=  ADC_CR1_DISCONTINUOUS(hadc->Init.NbrOfDiscConversion);
 80035f4:	687b      	ldr	r3, [r7, #4]
 80035f6:	681b      	ldr	r3, [r3, #0]
 80035f8:	6859      	ldr	r1, [r3, #4]
 80035fa:	687b      	ldr	r3, [r7, #4]
 80035fc:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80035fe:	3b01      	subs	r3, #1
 8003600:	035a      	lsls	r2, r3, #13
 8003602:	687b      	ldr	r3, [r7, #4]
 8003604:	681b      	ldr	r3, [r3, #0]
 8003606:	430a      	orrs	r2, r1
 8003608:	605a      	str	r2, [r3, #4]
 800360a:	e007      	b.n	800361c <ADC_Init+0x174>
  }
  else
  {
    /* Disable the selected ADC regular discontinuous mode */
    hadc->Instance->CR1 &= ~(ADC_CR1_DISCEN);
 800360c:	687b      	ldr	r3, [r7, #4]
 800360e:	681b      	ldr	r3, [r3, #0]
 8003610:	685a      	ldr	r2, [r3, #4]
 8003612:	687b      	ldr	r3, [r7, #4]
 8003614:	681b      	ldr	r3, [r3, #0]
 8003616:	f422 6200 	bic.w	r2, r2, #2048	; 0x800
 800361a:	605a      	str	r2, [r3, #4]
  }
  
  /* Set ADC number of conversion */
  hadc->Instance->SQR1 &= ~(ADC_SQR1_L);
 800361c:	687b      	ldr	r3, [r7, #4]
 800361e:	681b      	ldr	r3, [r3, #0]
 8003620:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8003622:	687b      	ldr	r3, [r7, #4]
 8003624:	681b      	ldr	r3, [r3, #0]
 8003626:	f422 0270 	bic.w	r2, r2, #15728640	; 0xf00000
 800362a:	62da      	str	r2, [r3, #44]	; 0x2c
  hadc->Instance->SQR1 |=  ADC_SQR1(hadc->Init.NbrOfConversion);
 800362c:	687b      	ldr	r3, [r7, #4]
 800362e:	681b      	ldr	r3, [r3, #0]
 8003630:	6ad9      	ldr	r1, [r3, #44]	; 0x2c
 8003632:	687b      	ldr	r3, [r7, #4]
 8003634:	69db      	ldr	r3, [r3, #28]
 8003636:	3b01      	subs	r3, #1
 8003638:	051a      	lsls	r2, r3, #20
 800363a:	687b      	ldr	r3, [r7, #4]
 800363c:	681b      	ldr	r3, [r3, #0]
 800363e:	430a      	orrs	r2, r1
 8003640:	62da      	str	r2, [r3, #44]	; 0x2c
  
  /* Enable or disable ADC DMA continuous request */
  hadc->Instance->CR2 &= ~(ADC_CR2_DDS);
 8003642:	687b      	ldr	r3, [r7, #4]
 8003644:	681b      	ldr	r3, [r3, #0]
 8003646:	689a      	ldr	r2, [r3, #8]
 8003648:	687b      	ldr	r3, [r7, #4]
 800364a:	681b      	ldr	r3, [r3, #0]
 800364c:	f422 7200 	bic.w	r2, r2, #512	; 0x200
 8003650:	609a      	str	r2, [r3, #8]
  hadc->Instance->CR2 |= ADC_CR2_DMAContReq((uint32_t)hadc->Init.DMAContinuousRequests);
 8003652:	687b      	ldr	r3, [r7, #4]
 8003654:	681b      	ldr	r3, [r3, #0]
 8003656:	6899      	ldr	r1, [r3, #8]
 8003658:	687b      	ldr	r3, [r7, #4]
 800365a:	f893 3030 	ldrb.w	r3, [r3, #48]	; 0x30
 800365e:	025a      	lsls	r2, r3, #9
 8003660:	687b      	ldr	r3, [r7, #4]
 8003662:	681b      	ldr	r3, [r3, #0]
 8003664:	430a      	orrs	r2, r1
 8003666:	609a      	str	r2, [r3, #8]
  
  /* Enable or disable ADC end of conversion selection */
  hadc->Instance->CR2 &= ~(ADC_CR2_EOCS);
 8003668:	687b      	ldr	r3, [r7, #4]
 800366a:	681b      	ldr	r3, [r3, #0]
 800366c:	689a      	ldr	r2, [r3, #8]
 800366e:	687b      	ldr	r3, [r7, #4]
 8003670:	681b      	ldr	r3, [r3, #0]
 8003672:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 8003676:	609a      	str	r2, [r3, #8]
  hadc->Instance->CR2 |= ADC_CR2_EOCSelection(hadc->Init.EOCSelection);
 8003678:	687b      	ldr	r3, [r7, #4]
 800367a:	681b      	ldr	r3, [r3, #0]
 800367c:	6899      	ldr	r1, [r3, #8]
 800367e:	687b      	ldr	r3, [r7, #4]
 8003680:	695b      	ldr	r3, [r3, #20]
 8003682:	029a      	lsls	r2, r3, #10
 8003684:	687b      	ldr	r3, [r7, #4]
 8003686:	681b      	ldr	r3, [r3, #0]
 8003688:	430a      	orrs	r2, r1
 800368a:	609a      	str	r2, [r3, #8]
}
 800368c:	bf00      	nop
 800368e:	3714      	adds	r7, #20
 8003690:	46bd      	mov	sp, r7
 8003692:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003696:	4770      	bx	lr
 8003698:	40012300 	.word	0x40012300
 800369c:	0f000001 	.word	0x0f000001

080036a0 <HAL_ADCEx_InjectedConvCpltCallback>:
  * @param  hadc pointer to a ADC_HandleTypeDef structure that contains
  *         the configuration information for the specified ADC.
  * @retval None
  */
__weak void HAL_ADCEx_InjectedConvCpltCallback(ADC_HandleTypeDef* hadc)
{
 80036a0:	b480      	push	{r7}
 80036a2:	b083      	sub	sp, #12
 80036a4:	af00      	add	r7, sp, #0
 80036a6:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(hadc);
  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_ADC_InjectedConvCpltCallback could be implemented in the user file
   */
}
 80036a8:	bf00      	nop
 80036aa:	370c      	adds	r7, #12
 80036ac:	46bd      	mov	sp, r7
 80036ae:	f85d 7b04 	ldr.w	r7, [sp], #4
 80036b2:	4770      	bx	lr

080036b4 <__NVIC_SetPriorityGrouping>:
           In case of a conflict between priority grouping and available
           priority bits (__NVIC_PRIO_BITS), the smallest possible priority group is set.
  \param [in]      PriorityGroup  Priority grouping field.
 */
__STATIC_INLINE void __NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 80036b4:	b480      	push	{r7}
 80036b6:	b085      	sub	sp, #20
 80036b8:	af00      	add	r7, sp, #0
 80036ba:	6078      	str	r0, [r7, #4]
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 80036bc:	687b      	ldr	r3, [r7, #4]
 80036be:	f003 0307 	and.w	r3, r3, #7
 80036c2:	60fb      	str	r3, [r7, #12]

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 80036c4:	4b0c      	ldr	r3, [pc, #48]	; (80036f8 <__NVIC_SetPriorityGrouping+0x44>)
 80036c6:	68db      	ldr	r3, [r3, #12]
 80036c8:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 80036ca:	68ba      	ldr	r2, [r7, #8]
 80036cc:	f64f 03ff 	movw	r3, #63743	; 0xf8ff
 80036d0:	4013      	ands	r3, r2
 80036d2:	60bb      	str	r3, [r7, #8]
  reg_value  =  (reg_value                                   |
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos)  );              /* Insert write key and priority group */
 80036d4:	68fb      	ldr	r3, [r7, #12]
 80036d6:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 80036d8:	68bb      	ldr	r3, [r7, #8]
 80036da:	4313      	orrs	r3, r2
  reg_value  =  (reg_value                                   |
 80036dc:	f043 63bf 	orr.w	r3, r3, #100139008	; 0x5f80000
 80036e0:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 80036e4:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 80036e6:	4a04      	ldr	r2, [pc, #16]	; (80036f8 <__NVIC_SetPriorityGrouping+0x44>)
 80036e8:	68bb      	ldr	r3, [r7, #8]
 80036ea:	60d3      	str	r3, [r2, #12]
}
 80036ec:	bf00      	nop
 80036ee:	3714      	adds	r7, #20
 80036f0:	46bd      	mov	sp, r7
 80036f2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80036f6:	4770      	bx	lr
 80036f8:	e000ed00 	.word	0xe000ed00

080036fc <__NVIC_GetPriorityGrouping>:
  \brief   Get Priority Grouping
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t __NVIC_GetPriorityGrouping(void)
{
 80036fc:	b480      	push	{r7}
 80036fe:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 8003700:	4b04      	ldr	r3, [pc, #16]	; (8003714 <__NVIC_GetPriorityGrouping+0x18>)
 8003702:	68db      	ldr	r3, [r3, #12]
 8003704:	0a1b      	lsrs	r3, r3, #8
 8003706:	f003 0307 	and.w	r3, r3, #7
}
 800370a:	4618      	mov	r0, r3
 800370c:	46bd      	mov	sp, r7
 800370e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003712:	4770      	bx	lr
 8003714:	e000ed00 	.word	0xe000ed00

08003718 <__NVIC_EnableIRQ>:
  \details Enables a device specific interrupt in the NVIC interrupt controller.
  \param [in]      IRQn  Device specific interrupt number.
  \note    IRQn must not be negative.
 */
__STATIC_INLINE void __NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8003718:	b480      	push	{r7}
 800371a:	b083      	sub	sp, #12
 800371c:	af00      	add	r7, sp, #0
 800371e:	4603      	mov	r3, r0
 8003720:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8003722:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8003726:	2b00      	cmp	r3, #0
 8003728:	db0b      	blt.n	8003742 <__NVIC_EnableIRQ+0x2a>
  {
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 800372a:	79fb      	ldrb	r3, [r7, #7]
 800372c:	f003 021f 	and.w	r2, r3, #31
 8003730:	4907      	ldr	r1, [pc, #28]	; (8003750 <__NVIC_EnableIRQ+0x38>)
 8003732:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8003736:	095b      	lsrs	r3, r3, #5
 8003738:	2001      	movs	r0, #1
 800373a:	fa00 f202 	lsl.w	r2, r0, r2
 800373e:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
  }
}
 8003742:	bf00      	nop
 8003744:	370c      	adds	r7, #12
 8003746:	46bd      	mov	sp, r7
 8003748:	f85d 7b04 	ldr.w	r7, [sp], #4
 800374c:	4770      	bx	lr
 800374e:	bf00      	nop
 8003750:	e000e100 	.word	0xe000e100

08003754 <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 8003754:	b480      	push	{r7}
 8003756:	b083      	sub	sp, #12
 8003758:	af00      	add	r7, sp, #0
 800375a:	4603      	mov	r3, r0
 800375c:	6039      	str	r1, [r7, #0]
 800375e:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8003760:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8003764:	2b00      	cmp	r3, #0
 8003766:	db0a      	blt.n	800377e <__NVIC_SetPriority+0x2a>
  {
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8003768:	683b      	ldr	r3, [r7, #0]
 800376a:	b2da      	uxtb	r2, r3
 800376c:	490c      	ldr	r1, [pc, #48]	; (80037a0 <__NVIC_SetPriority+0x4c>)
 800376e:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8003772:	0112      	lsls	r2, r2, #4
 8003774:	b2d2      	uxtb	r2, r2
 8003776:	440b      	add	r3, r1
 8003778:	f883 2300 	strb.w	r2, [r3, #768]	; 0x300
  }
  else
  {
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
  }
}
 800377c:	e00a      	b.n	8003794 <__NVIC_SetPriority+0x40>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 800377e:	683b      	ldr	r3, [r7, #0]
 8003780:	b2da      	uxtb	r2, r3
 8003782:	4908      	ldr	r1, [pc, #32]	; (80037a4 <__NVIC_SetPriority+0x50>)
 8003784:	79fb      	ldrb	r3, [r7, #7]
 8003786:	f003 030f 	and.w	r3, r3, #15
 800378a:	3b04      	subs	r3, #4
 800378c:	0112      	lsls	r2, r2, #4
 800378e:	b2d2      	uxtb	r2, r2
 8003790:	440b      	add	r3, r1
 8003792:	761a      	strb	r2, [r3, #24]
}
 8003794:	bf00      	nop
 8003796:	370c      	adds	r7, #12
 8003798:	46bd      	mov	sp, r7
 800379a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800379e:	4770      	bx	lr
 80037a0:	e000e100 	.word	0xe000e100
 80037a4:	e000ed00 	.word	0xe000ed00

080037a8 <NVIC_EncodePriority>:
  \param [in]   PreemptPriority  Preemptive priority value (starting from 0).
  \param [in]       SubPriority  Subpriority value (starting from 0).
  \return                        Encoded priority. Value can be used in the function \ref NVIC_SetPriority().
 */
__STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uint32_t SubPriority)
{
 80037a8:	b480      	push	{r7}
 80037aa:	b089      	sub	sp, #36	; 0x24
 80037ac:	af00      	add	r7, sp, #0
 80037ae:	60f8      	str	r0, [r7, #12]
 80037b0:	60b9      	str	r1, [r7, #8]
 80037b2:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 80037b4:	68fb      	ldr	r3, [r7, #12]
 80037b6:	f003 0307 	and.w	r3, r3, #7
 80037ba:	61fb      	str	r3, [r7, #28]
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 80037bc:	69fb      	ldr	r3, [r7, #28]
 80037be:	f1c3 0307 	rsb	r3, r3, #7
 80037c2:	2b04      	cmp	r3, #4
 80037c4:	bf28      	it	cs
 80037c6:	2304      	movcs	r3, #4
 80037c8:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 80037ca:	69fb      	ldr	r3, [r7, #28]
 80037cc:	3304      	adds	r3, #4
 80037ce:	2b06      	cmp	r3, #6
 80037d0:	d902      	bls.n	80037d8 <NVIC_EncodePriority+0x30>
 80037d2:	69fb      	ldr	r3, [r7, #28]
 80037d4:	3b03      	subs	r3, #3
 80037d6:	e000      	b.n	80037da <NVIC_EncodePriority+0x32>
 80037d8:	2300      	movs	r3, #0
 80037da:	617b      	str	r3, [r7, #20]

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 80037dc:	f04f 32ff 	mov.w	r2, #4294967295
 80037e0:	69bb      	ldr	r3, [r7, #24]
 80037e2:	fa02 f303 	lsl.w	r3, r2, r3
 80037e6:	43da      	mvns	r2, r3
 80037e8:	68bb      	ldr	r3, [r7, #8]
 80037ea:	401a      	ands	r2, r3
 80037ec:	697b      	ldr	r3, [r7, #20]
 80037ee:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 80037f0:	f04f 31ff 	mov.w	r1, #4294967295
 80037f4:	697b      	ldr	r3, [r7, #20]
 80037f6:	fa01 f303 	lsl.w	r3, r1, r3
 80037fa:	43d9      	mvns	r1, r3
 80037fc:	687b      	ldr	r3, [r7, #4]
 80037fe:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8003800:	4313      	orrs	r3, r2
         );
}
 8003802:	4618      	mov	r0, r3
 8003804:	3724      	adds	r7, #36	; 0x24
 8003806:	46bd      	mov	sp, r7
 8003808:	f85d 7b04 	ldr.w	r7, [sp], #4
 800380c:	4770      	bx	lr
	...

08003810 <SysTick_Config>:
  \note    When the variable <b>__Vendor_SysTickConfig</b> is set to 1, then the
           function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.h</b>
           must contain a vendor-specific implementation of this function.
 */
__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
{
 8003810:	b580      	push	{r7, lr}
 8003812:	b082      	sub	sp, #8
 8003814:	af00      	add	r7, sp, #0
 8003816:	6078      	str	r0, [r7, #4]
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 8003818:	687b      	ldr	r3, [r7, #4]
 800381a:	3b01      	subs	r3, #1
 800381c:	f1b3 7f80 	cmp.w	r3, #16777216	; 0x1000000
 8003820:	d301      	bcc.n	8003826 <SysTick_Config+0x16>
  {
    return (1UL);                                                   /* Reload value impossible */
 8003822:	2301      	movs	r3, #1
 8003824:	e00f      	b.n	8003846 <SysTick_Config+0x36>
  }

  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 8003826:	4a0a      	ldr	r2, [pc, #40]	; (8003850 <SysTick_Config+0x40>)
 8003828:	687b      	ldr	r3, [r7, #4]
 800382a:	3b01      	subs	r3, #1
 800382c:	6053      	str	r3, [r2, #4]
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
 800382e:	210f      	movs	r1, #15
 8003830:	f04f 30ff 	mov.w	r0, #4294967295
 8003834:	f7ff ff8e 	bl	8003754 <__NVIC_SetPriority>
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 8003838:	4b05      	ldr	r3, [pc, #20]	; (8003850 <SysTick_Config+0x40>)
 800383a:	2200      	movs	r2, #0
 800383c:	609a      	str	r2, [r3, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 800383e:	4b04      	ldr	r3, [pc, #16]	; (8003850 <SysTick_Config+0x40>)
 8003840:	2207      	movs	r2, #7
 8003842:	601a      	str	r2, [r3, #0]
                   SysTick_CTRL_TICKINT_Msk   |
                   SysTick_CTRL_ENABLE_Msk;                         /* Enable SysTick IRQ and SysTick Timer */
  return (0UL);                                                     /* Function successful */
 8003844:	2300      	movs	r3, #0
}
 8003846:	4618      	mov	r0, r3
 8003848:	3708      	adds	r7, #8
 800384a:	46bd      	mov	sp, r7
 800384c:	bd80      	pop	{r7, pc}
 800384e:	bf00      	nop
 8003850:	e000e010 	.word	0xe000e010

08003854 <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ preemption is no more possible. 
  *         The pending IRQ priority will be managed only by the subpriority. 
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8003854:	b580      	push	{r7, lr}
 8003856:	b082      	sub	sp, #8
 8003858:	af00      	add	r7, sp, #0
 800385a:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));
  
  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 800385c:	6878      	ldr	r0, [r7, #4]
 800385e:	f7ff ff29 	bl	80036b4 <__NVIC_SetPriorityGrouping>
}
 8003862:	bf00      	nop
 8003864:	3708      	adds	r7, #8
 8003866:	46bd      	mov	sp, r7
 8003868:	bd80      	pop	{r7, pc}

0800386a <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.          
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{ 
 800386a:	b580      	push	{r7, lr}
 800386c:	b086      	sub	sp, #24
 800386e:	af00      	add	r7, sp, #0
 8003870:	4603      	mov	r3, r0
 8003872:	60b9      	str	r1, [r7, #8]
 8003874:	607a      	str	r2, [r7, #4]
 8003876:	73fb      	strb	r3, [r7, #15]
  uint32_t prioritygroup = 0x00U;
 8003878:	2300      	movs	r3, #0
 800387a:	617b      	str	r3, [r7, #20]
  
  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));
  
  prioritygroup = NVIC_GetPriorityGrouping();
 800387c:	f7ff ff3e 	bl	80036fc <__NVIC_GetPriorityGrouping>
 8003880:	6178      	str	r0, [r7, #20]
  
  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 8003882:	687a      	ldr	r2, [r7, #4]
 8003884:	68b9      	ldr	r1, [r7, #8]
 8003886:	6978      	ldr	r0, [r7, #20]
 8003888:	f7ff ff8e 	bl	80037a8 <NVIC_EncodePriority>
 800388c:	4602      	mov	r2, r0
 800388e:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8003892:	4611      	mov	r1, r2
 8003894:	4618      	mov	r0, r3
 8003896:	f7ff ff5d 	bl	8003754 <__NVIC_SetPriority>
}
 800389a:	bf00      	nop
 800389c:	3718      	adds	r7, #24
 800389e:	46bd      	mov	sp, r7
 80038a0:	bd80      	pop	{r7, pc}

080038a2 <HAL_NVIC_EnableIRQ>:
  *         This parameter can be an enumerator of IRQn_Type enumeration
  *         (For the complete STM32 Devices IRQ Channels list, please refer to the appropriate CMSIS device file (stm32f4xxxx.h))
  * @retval None
  */
void HAL_NVIC_EnableIRQ(IRQn_Type IRQn)
{
 80038a2:	b580      	push	{r7, lr}
 80038a4:	b082      	sub	sp, #8
 80038a6:	af00      	add	r7, sp, #0
 80038a8:	4603      	mov	r3, r0
 80038aa:	71fb      	strb	r3, [r7, #7]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));
  
  /* Enable interrupt */
  NVIC_EnableIRQ(IRQn);
 80038ac:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80038b0:	4618      	mov	r0, r3
 80038b2:	f7ff ff31 	bl	8003718 <__NVIC_EnableIRQ>
}
 80038b6:	bf00      	nop
 80038b8:	3708      	adds	r7, #8
 80038ba:	46bd      	mov	sp, r7
 80038bc:	bd80      	pop	{r7, pc}

080038be <HAL_SYSTICK_Config>:
  * @param  TicksNumb Specifies the ticks Number of ticks between two interrupts.
  * @retval status:  - 0  Function succeeded.
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
 80038be:	b580      	push	{r7, lr}
 80038c0:	b082      	sub	sp, #8
 80038c2:	af00      	add	r7, sp, #0
 80038c4:	6078      	str	r0, [r7, #4]
   return SysTick_Config(TicksNumb);
 80038c6:	6878      	ldr	r0, [r7, #4]
 80038c8:	f7ff ffa2 	bl	8003810 <SysTick_Config>
 80038cc:	4603      	mov	r3, r0
}
 80038ce:	4618      	mov	r0, r3
 80038d0:	3708      	adds	r7, #8
 80038d2:	46bd      	mov	sp, r7
 80038d4:	bd80      	pop	{r7, pc}
	...

080038d8 <HAL_DMA_Init>:
  * @param  hdma Pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA Stream.  
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Init(DMA_HandleTypeDef *hdma)
{
 80038d8:	b580      	push	{r7, lr}
 80038da:	b086      	sub	sp, #24
 80038dc:	af00      	add	r7, sp, #0
 80038de:	6078      	str	r0, [r7, #4]
  uint32_t tmp = 0U;
 80038e0:	2300      	movs	r3, #0
 80038e2:	617b      	str	r3, [r7, #20]
  uint32_t tickstart = HAL_GetTick();
 80038e4:	f7ff f9a2 	bl	8002c2c <HAL_GetTick>
 80038e8:	6138      	str	r0, [r7, #16]
  DMA_Base_Registers *regs;

  /* Check the DMA peripheral state */
  if(hdma == NULL)
 80038ea:	687b      	ldr	r3, [r7, #4]
 80038ec:	2b00      	cmp	r3, #0
 80038ee:	d101      	bne.n	80038f4 <HAL_DMA_Init+0x1c>
  {
    return HAL_ERROR;
 80038f0:	2301      	movs	r3, #1
 80038f2:	e099      	b.n	8003a28 <HAL_DMA_Init+0x150>
    assert_param(IS_DMA_MEMORY_BURST(hdma->Init.MemBurst));
    assert_param(IS_DMA_PERIPHERAL_BURST(hdma->Init.PeriphBurst));
  }

  /* Change DMA peripheral state */
  hdma->State = HAL_DMA_STATE_BUSY;
 80038f4:	687b      	ldr	r3, [r7, #4]
 80038f6:	2202      	movs	r2, #2
 80038f8:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35

  /* Allocate lock resource */
  __HAL_UNLOCK(hdma);
 80038fc:	687b      	ldr	r3, [r7, #4]
 80038fe:	2200      	movs	r2, #0
 8003900:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
  
  /* Disable the peripheral */
  __HAL_DMA_DISABLE(hdma);
 8003904:	687b      	ldr	r3, [r7, #4]
 8003906:	681b      	ldr	r3, [r3, #0]
 8003908:	681a      	ldr	r2, [r3, #0]
 800390a:	687b      	ldr	r3, [r7, #4]
 800390c:	681b      	ldr	r3, [r3, #0]
 800390e:	f022 0201 	bic.w	r2, r2, #1
 8003912:	601a      	str	r2, [r3, #0]
  
  /* Check if the DMA Stream is effectively disabled */
  while((hdma->Instance->CR & DMA_SxCR_EN) != RESET)
 8003914:	e00f      	b.n	8003936 <HAL_DMA_Init+0x5e>
  {
    /* Check for the Timeout */
    if((HAL_GetTick() - tickstart ) > HAL_TIMEOUT_DMA_ABORT)
 8003916:	f7ff f989 	bl	8002c2c <HAL_GetTick>
 800391a:	4602      	mov	r2, r0
 800391c:	693b      	ldr	r3, [r7, #16]
 800391e:	1ad3      	subs	r3, r2, r3
 8003920:	2b05      	cmp	r3, #5
 8003922:	d908      	bls.n	8003936 <HAL_DMA_Init+0x5e>
    {
      /* Update error code */
      hdma->ErrorCode = HAL_DMA_ERROR_TIMEOUT;
 8003924:	687b      	ldr	r3, [r7, #4]
 8003926:	2220      	movs	r2, #32
 8003928:	655a      	str	r2, [r3, #84]	; 0x54
      
      /* Change the DMA state */
      hdma->State = HAL_DMA_STATE_TIMEOUT;
 800392a:	687b      	ldr	r3, [r7, #4]
 800392c:	2203      	movs	r2, #3
 800392e:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35
      
      return HAL_TIMEOUT;
 8003932:	2303      	movs	r3, #3
 8003934:	e078      	b.n	8003a28 <HAL_DMA_Init+0x150>
  while((hdma->Instance->CR & DMA_SxCR_EN) != RESET)
 8003936:	687b      	ldr	r3, [r7, #4]
 8003938:	681b      	ldr	r3, [r3, #0]
 800393a:	681b      	ldr	r3, [r3, #0]
 800393c:	f003 0301 	and.w	r3, r3, #1
 8003940:	2b00      	cmp	r3, #0
 8003942:	d1e8      	bne.n	8003916 <HAL_DMA_Init+0x3e>
    }
  }
  
  /* Get the CR register value */
  tmp = hdma->Instance->CR;
 8003944:	687b      	ldr	r3, [r7, #4]
 8003946:	681b      	ldr	r3, [r3, #0]
 8003948:	681b      	ldr	r3, [r3, #0]
 800394a:	617b      	str	r3, [r7, #20]

  /* Clear CHSEL, MBURST, PBURST, PL, MSIZE, PSIZE, MINC, PINC, CIRC, DIR, CT and DBM bits */
  tmp &= ((uint32_t)~(DMA_SxCR_CHSEL | DMA_SxCR_MBURST | DMA_SxCR_PBURST | \
 800394c:	697a      	ldr	r2, [r7, #20]
 800394e:	4b38      	ldr	r3, [pc, #224]	; (8003a30 <HAL_DMA_Init+0x158>)
 8003950:	4013      	ands	r3, r2
 8003952:	617b      	str	r3, [r7, #20]
                      DMA_SxCR_PL    | DMA_SxCR_MSIZE  | DMA_SxCR_PSIZE  | \
                      DMA_SxCR_MINC  | DMA_SxCR_PINC   | DMA_SxCR_CIRC   | \
                      DMA_SxCR_DIR   | DMA_SxCR_CT     | DMA_SxCR_DBM));

  /* Prepare the DMA Stream configuration */
  tmp |=  hdma->Init.Channel             | hdma->Init.Direction        |
 8003954:	687b      	ldr	r3, [r7, #4]
 8003956:	685a      	ldr	r2, [r3, #4]
 8003958:	687b      	ldr	r3, [r7, #4]
 800395a:	689b      	ldr	r3, [r3, #8]
 800395c:	431a      	orrs	r2, r3
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 800395e:	687b      	ldr	r3, [r7, #4]
 8003960:	68db      	ldr	r3, [r3, #12]
  tmp |=  hdma->Init.Channel             | hdma->Init.Direction        |
 8003962:	431a      	orrs	r2, r3
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 8003964:	687b      	ldr	r3, [r7, #4]
 8003966:	691b      	ldr	r3, [r3, #16]
 8003968:	431a      	orrs	r2, r3
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 800396a:	687b      	ldr	r3, [r7, #4]
 800396c:	695b      	ldr	r3, [r3, #20]
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 800396e:	431a      	orrs	r2, r3
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 8003970:	687b      	ldr	r3, [r7, #4]
 8003972:	699b      	ldr	r3, [r3, #24]
 8003974:	431a      	orrs	r2, r3
          hdma->Init.Mode                | hdma->Init.Priority;
 8003976:	687b      	ldr	r3, [r7, #4]
 8003978:	69db      	ldr	r3, [r3, #28]
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 800397a:	431a      	orrs	r2, r3
          hdma->Init.Mode                | hdma->Init.Priority;
 800397c:	687b      	ldr	r3, [r7, #4]
 800397e:	6a1b      	ldr	r3, [r3, #32]
 8003980:	4313      	orrs	r3, r2
  tmp |=  hdma->Init.Channel             | hdma->Init.Direction        |
 8003982:	697a      	ldr	r2, [r7, #20]
 8003984:	4313      	orrs	r3, r2
 8003986:	617b      	str	r3, [r7, #20]

  /* the Memory burst and peripheral burst are not used when the FIFO is disabled */
  if(hdma->Init.FIFOMode == DMA_FIFOMODE_ENABLE)
 8003988:	687b      	ldr	r3, [r7, #4]
 800398a:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800398c:	2b04      	cmp	r3, #4
 800398e:	d107      	bne.n	80039a0 <HAL_DMA_Init+0xc8>
  {
    /* Get memory burst and peripheral burst */
    tmp |=  hdma->Init.MemBurst | hdma->Init.PeriphBurst;
 8003990:	687b      	ldr	r3, [r7, #4]
 8003992:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8003994:	687b      	ldr	r3, [r7, #4]
 8003996:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8003998:	4313      	orrs	r3, r2
 800399a:	697a      	ldr	r2, [r7, #20]
 800399c:	4313      	orrs	r3, r2
 800399e:	617b      	str	r3, [r7, #20]
  }
  
  /* Write to DMA Stream CR register */
  hdma->Instance->CR = tmp;  
 80039a0:	687b      	ldr	r3, [r7, #4]
 80039a2:	681b      	ldr	r3, [r3, #0]
 80039a4:	697a      	ldr	r2, [r7, #20]
 80039a6:	601a      	str	r2, [r3, #0]

  /* Get the FCR register value */
  tmp = hdma->Instance->FCR;
 80039a8:	687b      	ldr	r3, [r7, #4]
 80039aa:	681b      	ldr	r3, [r3, #0]
 80039ac:	695b      	ldr	r3, [r3, #20]
 80039ae:	617b      	str	r3, [r7, #20]

  /* Clear Direct mode and FIFO threshold bits */
  tmp &= (uint32_t)~(DMA_SxFCR_DMDIS | DMA_SxFCR_FTH);
 80039b0:	697b      	ldr	r3, [r7, #20]
 80039b2:	f023 0307 	bic.w	r3, r3, #7
 80039b6:	617b      	str	r3, [r7, #20]

  /* Prepare the DMA Stream FIFO configuration */
  tmp |= hdma->Init.FIFOMode;
 80039b8:	687b      	ldr	r3, [r7, #4]
 80039ba:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80039bc:	697a      	ldr	r2, [r7, #20]
 80039be:	4313      	orrs	r3, r2
 80039c0:	617b      	str	r3, [r7, #20]

  /* The FIFO threshold is not used when the FIFO mode is disabled */
  if(hdma->Init.FIFOMode == DMA_FIFOMODE_ENABLE)
 80039c2:	687b      	ldr	r3, [r7, #4]
 80039c4:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80039c6:	2b04      	cmp	r3, #4
 80039c8:	d117      	bne.n	80039fa <HAL_DMA_Init+0x122>
  {
    /* Get the FIFO threshold */
    tmp |= hdma->Init.FIFOThreshold;
 80039ca:	687b      	ldr	r3, [r7, #4]
 80039cc:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80039ce:	697a      	ldr	r2, [r7, #20]
 80039d0:	4313      	orrs	r3, r2
 80039d2:	617b      	str	r3, [r7, #20]
    
    /* Check compatibility between FIFO threshold level and size of the memory burst */
    /* for INCR4, INCR8, INCR16 bursts */
    if (hdma->Init.MemBurst != DMA_MBURST_SINGLE)
 80039d4:	687b      	ldr	r3, [r7, #4]
 80039d6:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80039d8:	2b00      	cmp	r3, #0
 80039da:	d00e      	beq.n	80039fa <HAL_DMA_Init+0x122>
    {
      if (DMA_CheckFifoParam(hdma) != HAL_OK)
 80039dc:	6878      	ldr	r0, [r7, #4]
 80039de:	f000 fa6f 	bl	8003ec0 <DMA_CheckFifoParam>
 80039e2:	4603      	mov	r3, r0
 80039e4:	2b00      	cmp	r3, #0
 80039e6:	d008      	beq.n	80039fa <HAL_DMA_Init+0x122>
      {
        /* Update error code */
        hdma->ErrorCode = HAL_DMA_ERROR_PARAM;
 80039e8:	687b      	ldr	r3, [r7, #4]
 80039ea:	2240      	movs	r2, #64	; 0x40
 80039ec:	655a      	str	r2, [r3, #84]	; 0x54
        
        /* Change the DMA state */
        hdma->State = HAL_DMA_STATE_READY;
 80039ee:	687b      	ldr	r3, [r7, #4]
 80039f0:	2201      	movs	r2, #1
 80039f2:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35
        
        return HAL_ERROR; 
 80039f6:	2301      	movs	r3, #1
 80039f8:	e016      	b.n	8003a28 <HAL_DMA_Init+0x150>
      }
    }
  }
  
  /* Write to DMA Stream FCR */
  hdma->Instance->FCR = tmp;
 80039fa:	687b      	ldr	r3, [r7, #4]
 80039fc:	681b      	ldr	r3, [r3, #0]
 80039fe:	697a      	ldr	r2, [r7, #20]
 8003a00:	615a      	str	r2, [r3, #20]

  /* Initialize StreamBaseAddress and StreamIndex parameters to be used to calculate
     DMA steam Base Address needed by HAL_DMA_IRQHandler() and HAL_DMA_PollForTransfer() */
  regs = (DMA_Base_Registers *)DMA_CalcBaseAndBitshift(hdma);
 8003a02:	6878      	ldr	r0, [r7, #4]
 8003a04:	f000 fa26 	bl	8003e54 <DMA_CalcBaseAndBitshift>
 8003a08:	4603      	mov	r3, r0
 8003a0a:	60fb      	str	r3, [r7, #12]
  
  /* Clear all interrupt flags */
  regs->IFCR = 0x3FU << hdma->StreamIndex;
 8003a0c:	687b      	ldr	r3, [r7, #4]
 8003a0e:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8003a10:	223f      	movs	r2, #63	; 0x3f
 8003a12:	409a      	lsls	r2, r3
 8003a14:	68fb      	ldr	r3, [r7, #12]
 8003a16:	609a      	str	r2, [r3, #8]

  /* Initialize the error code */
  hdma->ErrorCode = HAL_DMA_ERROR_NONE;
 8003a18:	687b      	ldr	r3, [r7, #4]
 8003a1a:	2200      	movs	r2, #0
 8003a1c:	655a      	str	r2, [r3, #84]	; 0x54
                                                                                     
  /* Initialize the DMA state */
  hdma->State = HAL_DMA_STATE_READY;
 8003a1e:	687b      	ldr	r3, [r7, #4]
 8003a20:	2201      	movs	r2, #1
 8003a22:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35

  return HAL_OK;
 8003a26:	2300      	movs	r3, #0
}
 8003a28:	4618      	mov	r0, r3
 8003a2a:	3718      	adds	r7, #24
 8003a2c:	46bd      	mov	sp, r7
 8003a2e:	bd80      	pop	{r7, pc}
 8003a30:	f010803f 	.word	0xf010803f

08003a34 <HAL_DMA_Start_IT>:
  * @param  DstAddress The destination memory Buffer address
  * @param  DataLength The length of data to be transferred from source to destination
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Start_IT(DMA_HandleTypeDef *hdma, uint32_t SrcAddress, uint32_t DstAddress, uint32_t DataLength)
{
 8003a34:	b580      	push	{r7, lr}
 8003a36:	b086      	sub	sp, #24
 8003a38:	af00      	add	r7, sp, #0
 8003a3a:	60f8      	str	r0, [r7, #12]
 8003a3c:	60b9      	str	r1, [r7, #8]
 8003a3e:	607a      	str	r2, [r7, #4]
 8003a40:	603b      	str	r3, [r7, #0]
  HAL_StatusTypeDef status = HAL_OK;
 8003a42:	2300      	movs	r3, #0
 8003a44:	75fb      	strb	r3, [r7, #23]

  /* calculate DMA base and stream number */
  DMA_Base_Registers *regs = (DMA_Base_Registers *)hdma->StreamBaseAddress;
 8003a46:	68fb      	ldr	r3, [r7, #12]
 8003a48:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8003a4a:	613b      	str	r3, [r7, #16]
  
  /* Check the parameters */
  assert_param(IS_DMA_BUFFER_SIZE(DataLength));
 
  /* Process locked */
  __HAL_LOCK(hdma);
 8003a4c:	68fb      	ldr	r3, [r7, #12]
 8003a4e:	f893 3034 	ldrb.w	r3, [r3, #52]	; 0x34
 8003a52:	2b01      	cmp	r3, #1
 8003a54:	d101      	bne.n	8003a5a <HAL_DMA_Start_IT+0x26>
 8003a56:	2302      	movs	r3, #2
 8003a58:	e040      	b.n	8003adc <HAL_DMA_Start_IT+0xa8>
 8003a5a:	68fb      	ldr	r3, [r7, #12]
 8003a5c:	2201      	movs	r2, #1
 8003a5e:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
  
  if(HAL_DMA_STATE_READY == hdma->State)
 8003a62:	68fb      	ldr	r3, [r7, #12]
 8003a64:	f893 3035 	ldrb.w	r3, [r3, #53]	; 0x35
 8003a68:	b2db      	uxtb	r3, r3
 8003a6a:	2b01      	cmp	r3, #1
 8003a6c:	d12f      	bne.n	8003ace <HAL_DMA_Start_IT+0x9a>
  {
    /* Change DMA peripheral state */
    hdma->State = HAL_DMA_STATE_BUSY;
 8003a6e:	68fb      	ldr	r3, [r7, #12]
 8003a70:	2202      	movs	r2, #2
 8003a72:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35
    
    /* Initialize the error code */
    hdma->ErrorCode = HAL_DMA_ERROR_NONE;
 8003a76:	68fb      	ldr	r3, [r7, #12]
 8003a78:	2200      	movs	r2, #0
 8003a7a:	655a      	str	r2, [r3, #84]	; 0x54
    
    /* Configure the source, destination address and the data length */
    DMA_SetConfig(hdma, SrcAddress, DstAddress, DataLength);
 8003a7c:	683b      	ldr	r3, [r7, #0]
 8003a7e:	687a      	ldr	r2, [r7, #4]
 8003a80:	68b9      	ldr	r1, [r7, #8]
 8003a82:	68f8      	ldr	r0, [r7, #12]
 8003a84:	f000 f9b8 	bl	8003df8 <DMA_SetConfig>
    
    /* Clear all interrupt flags at correct offset within the register */
    regs->IFCR = 0x3FU << hdma->StreamIndex;
 8003a88:	68fb      	ldr	r3, [r7, #12]
 8003a8a:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8003a8c:	223f      	movs	r2, #63	; 0x3f
 8003a8e:	409a      	lsls	r2, r3
 8003a90:	693b      	ldr	r3, [r7, #16]
 8003a92:	609a      	str	r2, [r3, #8]
    
    /* Enable Common interrupts*/
    hdma->Instance->CR  |= DMA_IT_TC | DMA_IT_TE | DMA_IT_DME;
 8003a94:	68fb      	ldr	r3, [r7, #12]
 8003a96:	681b      	ldr	r3, [r3, #0]
 8003a98:	681a      	ldr	r2, [r3, #0]
 8003a9a:	68fb      	ldr	r3, [r7, #12]
 8003a9c:	681b      	ldr	r3, [r3, #0]
 8003a9e:	f042 0216 	orr.w	r2, r2, #22
 8003aa2:	601a      	str	r2, [r3, #0]
    
    if(hdma->XferHalfCpltCallback != NULL)
 8003aa4:	68fb      	ldr	r3, [r7, #12]
 8003aa6:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8003aa8:	2b00      	cmp	r3, #0
 8003aaa:	d007      	beq.n	8003abc <HAL_DMA_Start_IT+0x88>
    {
      hdma->Instance->CR  |= DMA_IT_HT;
 8003aac:	68fb      	ldr	r3, [r7, #12]
 8003aae:	681b      	ldr	r3, [r3, #0]
 8003ab0:	681a      	ldr	r2, [r3, #0]
 8003ab2:	68fb      	ldr	r3, [r7, #12]
 8003ab4:	681b      	ldr	r3, [r3, #0]
 8003ab6:	f042 0208 	orr.w	r2, r2, #8
 8003aba:	601a      	str	r2, [r3, #0]
    }
    
    /* Enable the Peripheral */
    __HAL_DMA_ENABLE(hdma);
 8003abc:	68fb      	ldr	r3, [r7, #12]
 8003abe:	681b      	ldr	r3, [r3, #0]
 8003ac0:	681a      	ldr	r2, [r3, #0]
 8003ac2:	68fb      	ldr	r3, [r7, #12]
 8003ac4:	681b      	ldr	r3, [r3, #0]
 8003ac6:	f042 0201 	orr.w	r2, r2, #1
 8003aca:	601a      	str	r2, [r3, #0]
 8003acc:	e005      	b.n	8003ada <HAL_DMA_Start_IT+0xa6>
  }
  else
  {
    /* Process unlocked */
    __HAL_UNLOCK(hdma);	  
 8003ace:	68fb      	ldr	r3, [r7, #12]
 8003ad0:	2200      	movs	r2, #0
 8003ad2:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
    
    /* Return error status */
    status = HAL_BUSY;
 8003ad6:	2302      	movs	r3, #2
 8003ad8:	75fb      	strb	r3, [r7, #23]
  }
  
  return status;
 8003ada:	7dfb      	ldrb	r3, [r7, #23]
}
 8003adc:	4618      	mov	r0, r3
 8003ade:	3718      	adds	r7, #24
 8003ae0:	46bd      	mov	sp, r7
 8003ae2:	bd80      	pop	{r7, pc}

08003ae4 <HAL_DMA_IRQHandler>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA Stream.  
  * @retval None
  */
void HAL_DMA_IRQHandler(DMA_HandleTypeDef *hdma)
{
 8003ae4:	b580      	push	{r7, lr}
 8003ae6:	b086      	sub	sp, #24
 8003ae8:	af00      	add	r7, sp, #0
 8003aea:	6078      	str	r0, [r7, #4]
  uint32_t tmpisr;
  __IO uint32_t count = 0U;
 8003aec:	2300      	movs	r3, #0
 8003aee:	60bb      	str	r3, [r7, #8]
  uint32_t timeout = SystemCoreClock / 9600U;
 8003af0:	4b8e      	ldr	r3, [pc, #568]	; (8003d2c <HAL_DMA_IRQHandler+0x248>)
 8003af2:	681b      	ldr	r3, [r3, #0]
 8003af4:	4a8e      	ldr	r2, [pc, #568]	; (8003d30 <HAL_DMA_IRQHandler+0x24c>)
 8003af6:	fba2 2303 	umull	r2, r3, r2, r3
 8003afa:	0a9b      	lsrs	r3, r3, #10
 8003afc:	617b      	str	r3, [r7, #20]

  /* calculate DMA base and stream number */
  DMA_Base_Registers *regs = (DMA_Base_Registers *)hdma->StreamBaseAddress;
 8003afe:	687b      	ldr	r3, [r7, #4]
 8003b00:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8003b02:	613b      	str	r3, [r7, #16]

  tmpisr = regs->ISR;
 8003b04:	693b      	ldr	r3, [r7, #16]
 8003b06:	681b      	ldr	r3, [r3, #0]
 8003b08:	60fb      	str	r3, [r7, #12]

  /* Transfer Error Interrupt management ***************************************/
  if ((tmpisr & (DMA_FLAG_TEIF0_4 << hdma->StreamIndex)) != RESET)
 8003b0a:	687b      	ldr	r3, [r7, #4]
 8003b0c:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8003b0e:	2208      	movs	r2, #8
 8003b10:	409a      	lsls	r2, r3
 8003b12:	68fb      	ldr	r3, [r7, #12]
 8003b14:	4013      	ands	r3, r2
 8003b16:	2b00      	cmp	r3, #0
 8003b18:	d01a      	beq.n	8003b50 <HAL_DMA_IRQHandler+0x6c>
  {
    if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_TE) != RESET)
 8003b1a:	687b      	ldr	r3, [r7, #4]
 8003b1c:	681b      	ldr	r3, [r3, #0]
 8003b1e:	681b      	ldr	r3, [r3, #0]
 8003b20:	f003 0304 	and.w	r3, r3, #4
 8003b24:	2b00      	cmp	r3, #0
 8003b26:	d013      	beq.n	8003b50 <HAL_DMA_IRQHandler+0x6c>
    {
      /* Disable the transfer error interrupt */
      hdma->Instance->CR  &= ~(DMA_IT_TE);
 8003b28:	687b      	ldr	r3, [r7, #4]
 8003b2a:	681b      	ldr	r3, [r3, #0]
 8003b2c:	681a      	ldr	r2, [r3, #0]
 8003b2e:	687b      	ldr	r3, [r7, #4]
 8003b30:	681b      	ldr	r3, [r3, #0]
 8003b32:	f022 0204 	bic.w	r2, r2, #4
 8003b36:	601a      	str	r2, [r3, #0]
      
      /* Clear the transfer error flag */
      regs->IFCR = DMA_FLAG_TEIF0_4 << hdma->StreamIndex;
 8003b38:	687b      	ldr	r3, [r7, #4]
 8003b3a:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8003b3c:	2208      	movs	r2, #8
 8003b3e:	409a      	lsls	r2, r3
 8003b40:	693b      	ldr	r3, [r7, #16]
 8003b42:	609a      	str	r2, [r3, #8]
      
      /* Update error code */
      hdma->ErrorCode |= HAL_DMA_ERROR_TE;
 8003b44:	687b      	ldr	r3, [r7, #4]
 8003b46:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8003b48:	f043 0201 	orr.w	r2, r3, #1
 8003b4c:	687b      	ldr	r3, [r7, #4]
 8003b4e:	655a      	str	r2, [r3, #84]	; 0x54
    }
  }
  /* FIFO Error Interrupt management ******************************************/
  if ((tmpisr & (DMA_FLAG_FEIF0_4 << hdma->StreamIndex)) != RESET)
 8003b50:	687b      	ldr	r3, [r7, #4]
 8003b52:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8003b54:	2201      	movs	r2, #1
 8003b56:	409a      	lsls	r2, r3
 8003b58:	68fb      	ldr	r3, [r7, #12]
 8003b5a:	4013      	ands	r3, r2
 8003b5c:	2b00      	cmp	r3, #0
 8003b5e:	d012      	beq.n	8003b86 <HAL_DMA_IRQHandler+0xa2>
  {
    if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_FE) != RESET)
 8003b60:	687b      	ldr	r3, [r7, #4]
 8003b62:	681b      	ldr	r3, [r3, #0]
 8003b64:	695b      	ldr	r3, [r3, #20]
 8003b66:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8003b6a:	2b00      	cmp	r3, #0
 8003b6c:	d00b      	beq.n	8003b86 <HAL_DMA_IRQHandler+0xa2>
    {
      /* Clear the FIFO error flag */
      regs->IFCR = DMA_FLAG_FEIF0_4 << hdma->StreamIndex;
 8003b6e:	687b      	ldr	r3, [r7, #4]
 8003b70:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8003b72:	2201      	movs	r2, #1
 8003b74:	409a      	lsls	r2, r3
 8003b76:	693b      	ldr	r3, [r7, #16]
 8003b78:	609a      	str	r2, [r3, #8]

      /* Update error code */
      hdma->ErrorCode |= HAL_DMA_ERROR_FE;
 8003b7a:	687b      	ldr	r3, [r7, #4]
 8003b7c:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8003b7e:	f043 0202 	orr.w	r2, r3, #2
 8003b82:	687b      	ldr	r3, [r7, #4]
 8003b84:	655a      	str	r2, [r3, #84]	; 0x54
    }
  }
  /* Direct Mode Error Interrupt management ***********************************/
  if ((tmpisr & (DMA_FLAG_DMEIF0_4 << hdma->StreamIndex)) != RESET)
 8003b86:	687b      	ldr	r3, [r7, #4]
 8003b88:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8003b8a:	2204      	movs	r2, #4
 8003b8c:	409a      	lsls	r2, r3
 8003b8e:	68fb      	ldr	r3, [r7, #12]
 8003b90:	4013      	ands	r3, r2
 8003b92:	2b00      	cmp	r3, #0
 8003b94:	d012      	beq.n	8003bbc <HAL_DMA_IRQHandler+0xd8>
  {
    if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_DME) != RESET)
 8003b96:	687b      	ldr	r3, [r7, #4]
 8003b98:	681b      	ldr	r3, [r3, #0]
 8003b9a:	681b      	ldr	r3, [r3, #0]
 8003b9c:	f003 0302 	and.w	r3, r3, #2
 8003ba0:	2b00      	cmp	r3, #0
 8003ba2:	d00b      	beq.n	8003bbc <HAL_DMA_IRQHandler+0xd8>
    {
      /* Clear the direct mode error flag */
      regs->IFCR = DMA_FLAG_DMEIF0_4 << hdma->StreamIndex;
 8003ba4:	687b      	ldr	r3, [r7, #4]
 8003ba6:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8003ba8:	2204      	movs	r2, #4
 8003baa:	409a      	lsls	r2, r3
 8003bac:	693b      	ldr	r3, [r7, #16]
 8003bae:	609a      	str	r2, [r3, #8]

      /* Update error code */
      hdma->ErrorCode |= HAL_DMA_ERROR_DME;
 8003bb0:	687b      	ldr	r3, [r7, #4]
 8003bb2:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8003bb4:	f043 0204 	orr.w	r2, r3, #4
 8003bb8:	687b      	ldr	r3, [r7, #4]
 8003bba:	655a      	str	r2, [r3, #84]	; 0x54
    }
  }
  /* Half Transfer Complete Interrupt management ******************************/
  if ((tmpisr & (DMA_FLAG_HTIF0_4 << hdma->StreamIndex)) != RESET)
 8003bbc:	687b      	ldr	r3, [r7, #4]
 8003bbe:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8003bc0:	2210      	movs	r2, #16
 8003bc2:	409a      	lsls	r2, r3
 8003bc4:	68fb      	ldr	r3, [r7, #12]
 8003bc6:	4013      	ands	r3, r2
 8003bc8:	2b00      	cmp	r3, #0
 8003bca:	d043      	beq.n	8003c54 <HAL_DMA_IRQHandler+0x170>
  {
    if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_HT) != RESET)
 8003bcc:	687b      	ldr	r3, [r7, #4]
 8003bce:	681b      	ldr	r3, [r3, #0]
 8003bd0:	681b      	ldr	r3, [r3, #0]
 8003bd2:	f003 0308 	and.w	r3, r3, #8
 8003bd6:	2b00      	cmp	r3, #0
 8003bd8:	d03c      	beq.n	8003c54 <HAL_DMA_IRQHandler+0x170>
    {
      /* Clear the half transfer complete flag */
      regs->IFCR = DMA_FLAG_HTIF0_4 << hdma->StreamIndex;
 8003bda:	687b      	ldr	r3, [r7, #4]
 8003bdc:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8003bde:	2210      	movs	r2, #16
 8003be0:	409a      	lsls	r2, r3
 8003be2:	693b      	ldr	r3, [r7, #16]
 8003be4:	609a      	str	r2, [r3, #8]
      
      /* Multi_Buffering mode enabled */
      if(((hdma->Instance->CR) & (uint32_t)(DMA_SxCR_DBM)) != RESET)
 8003be6:	687b      	ldr	r3, [r7, #4]
 8003be8:	681b      	ldr	r3, [r3, #0]
 8003bea:	681b      	ldr	r3, [r3, #0]
 8003bec:	f403 2380 	and.w	r3, r3, #262144	; 0x40000
 8003bf0:	2b00      	cmp	r3, #0
 8003bf2:	d018      	beq.n	8003c26 <HAL_DMA_IRQHandler+0x142>
      {
        /* Current memory buffer used is Memory 0 */
        if((hdma->Instance->CR & DMA_SxCR_CT) == RESET)
 8003bf4:	687b      	ldr	r3, [r7, #4]
 8003bf6:	681b      	ldr	r3, [r3, #0]
 8003bf8:	681b      	ldr	r3, [r3, #0]
 8003bfa:	f403 2300 	and.w	r3, r3, #524288	; 0x80000
 8003bfe:	2b00      	cmp	r3, #0
 8003c00:	d108      	bne.n	8003c14 <HAL_DMA_IRQHandler+0x130>
        {
          if(hdma->XferHalfCpltCallback != NULL)
 8003c02:	687b      	ldr	r3, [r7, #4]
 8003c04:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8003c06:	2b00      	cmp	r3, #0
 8003c08:	d024      	beq.n	8003c54 <HAL_DMA_IRQHandler+0x170>
          {
            /* Half transfer callback */
            hdma->XferHalfCpltCallback(hdma);
 8003c0a:	687b      	ldr	r3, [r7, #4]
 8003c0c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8003c0e:	6878      	ldr	r0, [r7, #4]
 8003c10:	4798      	blx	r3
 8003c12:	e01f      	b.n	8003c54 <HAL_DMA_IRQHandler+0x170>
          }
        }
        /* Current memory buffer used is Memory 1 */
        else
        {
          if(hdma->XferM1HalfCpltCallback != NULL)
 8003c14:	687b      	ldr	r3, [r7, #4]
 8003c16:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 8003c18:	2b00      	cmp	r3, #0
 8003c1a:	d01b      	beq.n	8003c54 <HAL_DMA_IRQHandler+0x170>
          {
            /* Half transfer callback */
            hdma->XferM1HalfCpltCallback(hdma);
 8003c1c:	687b      	ldr	r3, [r7, #4]
 8003c1e:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 8003c20:	6878      	ldr	r0, [r7, #4]
 8003c22:	4798      	blx	r3
 8003c24:	e016      	b.n	8003c54 <HAL_DMA_IRQHandler+0x170>
        }
      }
      else
      {
        /* Disable the half transfer interrupt if the DMA mode is not CIRCULAR */
        if((hdma->Instance->CR & DMA_SxCR_CIRC) == RESET)
 8003c26:	687b      	ldr	r3, [r7, #4]
 8003c28:	681b      	ldr	r3, [r3, #0]
 8003c2a:	681b      	ldr	r3, [r3, #0]
 8003c2c:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8003c30:	2b00      	cmp	r3, #0
 8003c32:	d107      	bne.n	8003c44 <HAL_DMA_IRQHandler+0x160>
        {
          /* Disable the half transfer interrupt */
          hdma->Instance->CR  &= ~(DMA_IT_HT);
 8003c34:	687b      	ldr	r3, [r7, #4]
 8003c36:	681b      	ldr	r3, [r3, #0]
 8003c38:	681a      	ldr	r2, [r3, #0]
 8003c3a:	687b      	ldr	r3, [r7, #4]
 8003c3c:	681b      	ldr	r3, [r3, #0]
 8003c3e:	f022 0208 	bic.w	r2, r2, #8
 8003c42:	601a      	str	r2, [r3, #0]
        }
        
        if(hdma->XferHalfCpltCallback != NULL)
 8003c44:	687b      	ldr	r3, [r7, #4]
 8003c46:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8003c48:	2b00      	cmp	r3, #0
 8003c4a:	d003      	beq.n	8003c54 <HAL_DMA_IRQHandler+0x170>
        {
          /* Half transfer callback */
          hdma->XferHalfCpltCallback(hdma);
 8003c4c:	687b      	ldr	r3, [r7, #4]
 8003c4e:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8003c50:	6878      	ldr	r0, [r7, #4]
 8003c52:	4798      	blx	r3
        }
      }
    }
  }
  /* Transfer Complete Interrupt management ***********************************/
  if ((tmpisr & (DMA_FLAG_TCIF0_4 << hdma->StreamIndex)) != RESET)
 8003c54:	687b      	ldr	r3, [r7, #4]
 8003c56:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8003c58:	2220      	movs	r2, #32
 8003c5a:	409a      	lsls	r2, r3
 8003c5c:	68fb      	ldr	r3, [r7, #12]
 8003c5e:	4013      	ands	r3, r2
 8003c60:	2b00      	cmp	r3, #0
 8003c62:	f000 808f 	beq.w	8003d84 <HAL_DMA_IRQHandler+0x2a0>
  {
    if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_TC) != RESET)
 8003c66:	687b      	ldr	r3, [r7, #4]
 8003c68:	681b      	ldr	r3, [r3, #0]
 8003c6a:	681b      	ldr	r3, [r3, #0]
 8003c6c:	f003 0310 	and.w	r3, r3, #16
 8003c70:	2b00      	cmp	r3, #0
 8003c72:	f000 8087 	beq.w	8003d84 <HAL_DMA_IRQHandler+0x2a0>
    {
      /* Clear the transfer complete flag */
      regs->IFCR = DMA_FLAG_TCIF0_4 << hdma->StreamIndex;
 8003c76:	687b      	ldr	r3, [r7, #4]
 8003c78:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8003c7a:	2220      	movs	r2, #32
 8003c7c:	409a      	lsls	r2, r3
 8003c7e:	693b      	ldr	r3, [r7, #16]
 8003c80:	609a      	str	r2, [r3, #8]
      
      if(HAL_DMA_STATE_ABORT == hdma->State)
 8003c82:	687b      	ldr	r3, [r7, #4]
 8003c84:	f893 3035 	ldrb.w	r3, [r3, #53]	; 0x35
 8003c88:	b2db      	uxtb	r3, r3
 8003c8a:	2b05      	cmp	r3, #5
 8003c8c:	d136      	bne.n	8003cfc <HAL_DMA_IRQHandler+0x218>
      {
        /* Disable all the transfer interrupts */
        hdma->Instance->CR  &= ~(DMA_IT_TC | DMA_IT_TE | DMA_IT_DME);
 8003c8e:	687b      	ldr	r3, [r7, #4]
 8003c90:	681b      	ldr	r3, [r3, #0]
 8003c92:	681a      	ldr	r2, [r3, #0]
 8003c94:	687b      	ldr	r3, [r7, #4]
 8003c96:	681b      	ldr	r3, [r3, #0]
 8003c98:	f022 0216 	bic.w	r2, r2, #22
 8003c9c:	601a      	str	r2, [r3, #0]
        hdma->Instance->FCR &= ~(DMA_IT_FE);
 8003c9e:	687b      	ldr	r3, [r7, #4]
 8003ca0:	681b      	ldr	r3, [r3, #0]
 8003ca2:	695a      	ldr	r2, [r3, #20]
 8003ca4:	687b      	ldr	r3, [r7, #4]
 8003ca6:	681b      	ldr	r3, [r3, #0]
 8003ca8:	f022 0280 	bic.w	r2, r2, #128	; 0x80
 8003cac:	615a      	str	r2, [r3, #20]
        
        if((hdma->XferHalfCpltCallback != NULL) || (hdma->XferM1HalfCpltCallback != NULL))
 8003cae:	687b      	ldr	r3, [r7, #4]
 8003cb0:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8003cb2:	2b00      	cmp	r3, #0
 8003cb4:	d103      	bne.n	8003cbe <HAL_DMA_IRQHandler+0x1da>
 8003cb6:	687b      	ldr	r3, [r7, #4]
 8003cb8:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 8003cba:	2b00      	cmp	r3, #0
 8003cbc:	d007      	beq.n	8003cce <HAL_DMA_IRQHandler+0x1ea>
        {
          hdma->Instance->CR  &= ~(DMA_IT_HT);
 8003cbe:	687b      	ldr	r3, [r7, #4]
 8003cc0:	681b      	ldr	r3, [r3, #0]
 8003cc2:	681a      	ldr	r2, [r3, #0]
 8003cc4:	687b      	ldr	r3, [r7, #4]
 8003cc6:	681b      	ldr	r3, [r3, #0]
 8003cc8:	f022 0208 	bic.w	r2, r2, #8
 8003ccc:	601a      	str	r2, [r3, #0]
        }

        /* Clear all interrupt flags at correct offset within the register */
        regs->IFCR = 0x3FU << hdma->StreamIndex;
 8003cce:	687b      	ldr	r3, [r7, #4]
 8003cd0:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8003cd2:	223f      	movs	r2, #63	; 0x3f
 8003cd4:	409a      	lsls	r2, r3
 8003cd6:	693b      	ldr	r3, [r7, #16]
 8003cd8:	609a      	str	r2, [r3, #8]

        /* Change the DMA state */
        hdma->State = HAL_DMA_STATE_READY;
 8003cda:	687b      	ldr	r3, [r7, #4]
 8003cdc:	2201      	movs	r2, #1
 8003cde:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35

        /* Process Unlocked */
        __HAL_UNLOCK(hdma);
 8003ce2:	687b      	ldr	r3, [r7, #4]
 8003ce4:	2200      	movs	r2, #0
 8003ce6:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34

        if(hdma->XferAbortCallback != NULL)
 8003cea:	687b      	ldr	r3, [r7, #4]
 8003cec:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 8003cee:	2b00      	cmp	r3, #0
 8003cf0:	d07e      	beq.n	8003df0 <HAL_DMA_IRQHandler+0x30c>
        {
          hdma->XferAbortCallback(hdma);
 8003cf2:	687b      	ldr	r3, [r7, #4]
 8003cf4:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 8003cf6:	6878      	ldr	r0, [r7, #4]
 8003cf8:	4798      	blx	r3
        }
        return;
 8003cfa:	e079      	b.n	8003df0 <HAL_DMA_IRQHandler+0x30c>
      }

      if(((hdma->Instance->CR) & (uint32_t)(DMA_SxCR_DBM)) != RESET)
 8003cfc:	687b      	ldr	r3, [r7, #4]
 8003cfe:	681b      	ldr	r3, [r3, #0]
 8003d00:	681b      	ldr	r3, [r3, #0]
 8003d02:	f403 2380 	and.w	r3, r3, #262144	; 0x40000
 8003d06:	2b00      	cmp	r3, #0
 8003d08:	d01d      	beq.n	8003d46 <HAL_DMA_IRQHandler+0x262>
      {
        /* Current memory buffer used is Memory 0 */
        if((hdma->Instance->CR & DMA_SxCR_CT) == RESET)
 8003d0a:	687b      	ldr	r3, [r7, #4]
 8003d0c:	681b      	ldr	r3, [r3, #0]
 8003d0e:	681b      	ldr	r3, [r3, #0]
 8003d10:	f403 2300 	and.w	r3, r3, #524288	; 0x80000
 8003d14:	2b00      	cmp	r3, #0
 8003d16:	d10d      	bne.n	8003d34 <HAL_DMA_IRQHandler+0x250>
        {
          if(hdma->XferM1CpltCallback != NULL)
 8003d18:	687b      	ldr	r3, [r7, #4]
 8003d1a:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8003d1c:	2b00      	cmp	r3, #0
 8003d1e:	d031      	beq.n	8003d84 <HAL_DMA_IRQHandler+0x2a0>
          {
            /* Transfer complete Callback for memory1 */
            hdma->XferM1CpltCallback(hdma);
 8003d20:	687b      	ldr	r3, [r7, #4]
 8003d22:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8003d24:	6878      	ldr	r0, [r7, #4]
 8003d26:	4798      	blx	r3
 8003d28:	e02c      	b.n	8003d84 <HAL_DMA_IRQHandler+0x2a0>
 8003d2a:	bf00      	nop
 8003d2c:	20000088 	.word	0x20000088
 8003d30:	1b4e81b5 	.word	0x1b4e81b5
          }
        }
        /* Current memory buffer used is Memory 1 */
        else
        {
          if(hdma->XferCpltCallback != NULL)
 8003d34:	687b      	ldr	r3, [r7, #4]
 8003d36:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8003d38:	2b00      	cmp	r3, #0
 8003d3a:	d023      	beq.n	8003d84 <HAL_DMA_IRQHandler+0x2a0>
          {
            /* Transfer complete Callback for memory0 */
            hdma->XferCpltCallback(hdma);
 8003d3c:	687b      	ldr	r3, [r7, #4]
 8003d3e:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8003d40:	6878      	ldr	r0, [r7, #4]
 8003d42:	4798      	blx	r3
 8003d44:	e01e      	b.n	8003d84 <HAL_DMA_IRQHandler+0x2a0>
        }
      }
      /* Disable the transfer complete interrupt if the DMA mode is not CIRCULAR */
      else
      {
        if((hdma->Instance->CR & DMA_SxCR_CIRC) == RESET)
 8003d46:	687b      	ldr	r3, [r7, #4]
 8003d48:	681b      	ldr	r3, [r3, #0]
 8003d4a:	681b      	ldr	r3, [r3, #0]
 8003d4c:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8003d50:	2b00      	cmp	r3, #0
 8003d52:	d10f      	bne.n	8003d74 <HAL_DMA_IRQHandler+0x290>
        {
          /* Disable the transfer complete interrupt */
          hdma->Instance->CR  &= ~(DMA_IT_TC);
 8003d54:	687b      	ldr	r3, [r7, #4]
 8003d56:	681b      	ldr	r3, [r3, #0]
 8003d58:	681a      	ldr	r2, [r3, #0]
 8003d5a:	687b      	ldr	r3, [r7, #4]
 8003d5c:	681b      	ldr	r3, [r3, #0]
 8003d5e:	f022 0210 	bic.w	r2, r2, #16
 8003d62:	601a      	str	r2, [r3, #0]

          /* Change the DMA state */
          hdma->State = HAL_DMA_STATE_READY;
 8003d64:	687b      	ldr	r3, [r7, #4]
 8003d66:	2201      	movs	r2, #1
 8003d68:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35

          /* Process Unlocked */
          __HAL_UNLOCK(hdma);
 8003d6c:	687b      	ldr	r3, [r7, #4]
 8003d6e:	2200      	movs	r2, #0
 8003d70:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
        }

        if(hdma->XferCpltCallback != NULL)
 8003d74:	687b      	ldr	r3, [r7, #4]
 8003d76:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8003d78:	2b00      	cmp	r3, #0
 8003d7a:	d003      	beq.n	8003d84 <HAL_DMA_IRQHandler+0x2a0>
        {
          /* Transfer complete callback */
          hdma->XferCpltCallback(hdma);
 8003d7c:	687b      	ldr	r3, [r7, #4]
 8003d7e:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8003d80:	6878      	ldr	r0, [r7, #4]
 8003d82:	4798      	blx	r3
      }
    }
  }
  
  /* manage error case */
  if(hdma->ErrorCode != HAL_DMA_ERROR_NONE)
 8003d84:	687b      	ldr	r3, [r7, #4]
 8003d86:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8003d88:	2b00      	cmp	r3, #0
 8003d8a:	d032      	beq.n	8003df2 <HAL_DMA_IRQHandler+0x30e>
  {
    if((hdma->ErrorCode & HAL_DMA_ERROR_TE) != RESET)
 8003d8c:	687b      	ldr	r3, [r7, #4]
 8003d8e:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8003d90:	f003 0301 	and.w	r3, r3, #1
 8003d94:	2b00      	cmp	r3, #0
 8003d96:	d022      	beq.n	8003dde <HAL_DMA_IRQHandler+0x2fa>
    {
      hdma->State = HAL_DMA_STATE_ABORT;
 8003d98:	687b      	ldr	r3, [r7, #4]
 8003d9a:	2205      	movs	r2, #5
 8003d9c:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35

      /* Disable the stream */
      __HAL_DMA_DISABLE(hdma);
 8003da0:	687b      	ldr	r3, [r7, #4]
 8003da2:	681b      	ldr	r3, [r3, #0]
 8003da4:	681a      	ldr	r2, [r3, #0]
 8003da6:	687b      	ldr	r3, [r7, #4]
 8003da8:	681b      	ldr	r3, [r3, #0]
 8003daa:	f022 0201 	bic.w	r2, r2, #1
 8003dae:	601a      	str	r2, [r3, #0]

      do
      {
        if (++count > timeout)
 8003db0:	68bb      	ldr	r3, [r7, #8]
 8003db2:	3301      	adds	r3, #1
 8003db4:	60bb      	str	r3, [r7, #8]
 8003db6:	697a      	ldr	r2, [r7, #20]
 8003db8:	429a      	cmp	r2, r3
 8003dba:	d307      	bcc.n	8003dcc <HAL_DMA_IRQHandler+0x2e8>
        {
          break;
        }
      }
      while((hdma->Instance->CR & DMA_SxCR_EN) != RESET);
 8003dbc:	687b      	ldr	r3, [r7, #4]
 8003dbe:	681b      	ldr	r3, [r3, #0]
 8003dc0:	681b      	ldr	r3, [r3, #0]
 8003dc2:	f003 0301 	and.w	r3, r3, #1
 8003dc6:	2b00      	cmp	r3, #0
 8003dc8:	d1f2      	bne.n	8003db0 <HAL_DMA_IRQHandler+0x2cc>
 8003dca:	e000      	b.n	8003dce <HAL_DMA_IRQHandler+0x2ea>
          break;
 8003dcc:	bf00      	nop

      /* Change the DMA state */
      hdma->State = HAL_DMA_STATE_READY;
 8003dce:	687b      	ldr	r3, [r7, #4]
 8003dd0:	2201      	movs	r2, #1
 8003dd2:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35

      /* Process Unlocked */
      __HAL_UNLOCK(hdma);
 8003dd6:	687b      	ldr	r3, [r7, #4]
 8003dd8:	2200      	movs	r2, #0
 8003dda:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
    }

    if(hdma->XferErrorCallback != NULL)
 8003dde:	687b      	ldr	r3, [r7, #4]
 8003de0:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8003de2:	2b00      	cmp	r3, #0
 8003de4:	d005      	beq.n	8003df2 <HAL_DMA_IRQHandler+0x30e>
    {
      /* Transfer error callback */
      hdma->XferErrorCallback(hdma);
 8003de6:	687b      	ldr	r3, [r7, #4]
 8003de8:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8003dea:	6878      	ldr	r0, [r7, #4]
 8003dec:	4798      	blx	r3
 8003dee:	e000      	b.n	8003df2 <HAL_DMA_IRQHandler+0x30e>
        return;
 8003df0:	bf00      	nop
    }
  }
}
 8003df2:	3718      	adds	r7, #24
 8003df4:	46bd      	mov	sp, r7
 8003df6:	bd80      	pop	{r7, pc}

08003df8 <DMA_SetConfig>:
  * @param  DstAddress The destination memory Buffer address
  * @param  DataLength The length of data to be transferred from source to destination
  * @retval HAL status
  */
static void DMA_SetConfig(DMA_HandleTypeDef *hdma, uint32_t SrcAddress, uint32_t DstAddress, uint32_t DataLength)
{
 8003df8:	b480      	push	{r7}
 8003dfa:	b085      	sub	sp, #20
 8003dfc:	af00      	add	r7, sp, #0
 8003dfe:	60f8      	str	r0, [r7, #12]
 8003e00:	60b9      	str	r1, [r7, #8]
 8003e02:	607a      	str	r2, [r7, #4]
 8003e04:	603b      	str	r3, [r7, #0]
  /* Clear DBM bit */
  hdma->Instance->CR &= (uint32_t)(~DMA_SxCR_DBM);
 8003e06:	68fb      	ldr	r3, [r7, #12]
 8003e08:	681b      	ldr	r3, [r3, #0]
 8003e0a:	681a      	ldr	r2, [r3, #0]
 8003e0c:	68fb      	ldr	r3, [r7, #12]
 8003e0e:	681b      	ldr	r3, [r3, #0]
 8003e10:	f422 2280 	bic.w	r2, r2, #262144	; 0x40000
 8003e14:	601a      	str	r2, [r3, #0]

  /* Configure DMA Stream data length */
  hdma->Instance->NDTR = DataLength;
 8003e16:	68fb      	ldr	r3, [r7, #12]
 8003e18:	681b      	ldr	r3, [r3, #0]
 8003e1a:	683a      	ldr	r2, [r7, #0]
 8003e1c:	605a      	str	r2, [r3, #4]

  /* Memory to Peripheral */
  if((hdma->Init.Direction) == DMA_MEMORY_TO_PERIPH)
 8003e1e:	68fb      	ldr	r3, [r7, #12]
 8003e20:	689b      	ldr	r3, [r3, #8]
 8003e22:	2b40      	cmp	r3, #64	; 0x40
 8003e24:	d108      	bne.n	8003e38 <DMA_SetConfig+0x40>
  {
    /* Configure DMA Stream destination address */
    hdma->Instance->PAR = DstAddress;
 8003e26:	68fb      	ldr	r3, [r7, #12]
 8003e28:	681b      	ldr	r3, [r3, #0]
 8003e2a:	687a      	ldr	r2, [r7, #4]
 8003e2c:	609a      	str	r2, [r3, #8]

    /* Configure DMA Stream source address */
    hdma->Instance->M0AR = SrcAddress;
 8003e2e:	68fb      	ldr	r3, [r7, #12]
 8003e30:	681b      	ldr	r3, [r3, #0]
 8003e32:	68ba      	ldr	r2, [r7, #8]
 8003e34:	60da      	str	r2, [r3, #12]
    hdma->Instance->PAR = SrcAddress;

    /* Configure DMA Stream destination address */
    hdma->Instance->M0AR = DstAddress;
  }
}
 8003e36:	e007      	b.n	8003e48 <DMA_SetConfig+0x50>
    hdma->Instance->PAR = SrcAddress;
 8003e38:	68fb      	ldr	r3, [r7, #12]
 8003e3a:	681b      	ldr	r3, [r3, #0]
 8003e3c:	68ba      	ldr	r2, [r7, #8]
 8003e3e:	609a      	str	r2, [r3, #8]
    hdma->Instance->M0AR = DstAddress;
 8003e40:	68fb      	ldr	r3, [r7, #12]
 8003e42:	681b      	ldr	r3, [r3, #0]
 8003e44:	687a      	ldr	r2, [r7, #4]
 8003e46:	60da      	str	r2, [r3, #12]
}
 8003e48:	bf00      	nop
 8003e4a:	3714      	adds	r7, #20
 8003e4c:	46bd      	mov	sp, r7
 8003e4e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003e52:	4770      	bx	lr

08003e54 <DMA_CalcBaseAndBitshift>:
  * @param  hdma       pointer to a DMA_HandleTypeDef structure that contains
  *                     the configuration information for the specified DMA Stream. 
  * @retval Stream base address
  */
static uint32_t DMA_CalcBaseAndBitshift(DMA_HandleTypeDef *hdma)
{
 8003e54:	b480      	push	{r7}
 8003e56:	b085      	sub	sp, #20
 8003e58:	af00      	add	r7, sp, #0
 8003e5a:	6078      	str	r0, [r7, #4]
  uint32_t stream_number = (((uint32_t)hdma->Instance & 0xFFU) - 16U) / 24U;
 8003e5c:	687b      	ldr	r3, [r7, #4]
 8003e5e:	681b      	ldr	r3, [r3, #0]
 8003e60:	b2db      	uxtb	r3, r3
 8003e62:	3b10      	subs	r3, #16
 8003e64:	4a14      	ldr	r2, [pc, #80]	; (8003eb8 <DMA_CalcBaseAndBitshift+0x64>)
 8003e66:	fba2 2303 	umull	r2, r3, r2, r3
 8003e6a:	091b      	lsrs	r3, r3, #4
 8003e6c:	60fb      	str	r3, [r7, #12]
  
  /* lookup table for necessary bitshift of flags within status registers */
  static const uint8_t flagBitshiftOffset[8U] = {0U, 6U, 16U, 22U, 0U, 6U, 16U, 22U};
  hdma->StreamIndex = flagBitshiftOffset[stream_number];
 8003e6e:	4a13      	ldr	r2, [pc, #76]	; (8003ebc <DMA_CalcBaseAndBitshift+0x68>)
 8003e70:	68fb      	ldr	r3, [r7, #12]
 8003e72:	4413      	add	r3, r2
 8003e74:	781b      	ldrb	r3, [r3, #0]
 8003e76:	461a      	mov	r2, r3
 8003e78:	687b      	ldr	r3, [r7, #4]
 8003e7a:	65da      	str	r2, [r3, #92]	; 0x5c
  
  if (stream_number > 3U)
 8003e7c:	68fb      	ldr	r3, [r7, #12]
 8003e7e:	2b03      	cmp	r3, #3
 8003e80:	d909      	bls.n	8003e96 <DMA_CalcBaseAndBitshift+0x42>
  {
    /* return pointer to HISR and HIFCR */
    hdma->StreamBaseAddress = (((uint32_t)hdma->Instance & (uint32_t)(~0x3FFU)) + 4U);
 8003e82:	687b      	ldr	r3, [r7, #4]
 8003e84:	681b      	ldr	r3, [r3, #0]
 8003e86:	f423 737f 	bic.w	r3, r3, #1020	; 0x3fc
 8003e8a:	f023 0303 	bic.w	r3, r3, #3
 8003e8e:	1d1a      	adds	r2, r3, #4
 8003e90:	687b      	ldr	r3, [r7, #4]
 8003e92:	659a      	str	r2, [r3, #88]	; 0x58
 8003e94:	e007      	b.n	8003ea6 <DMA_CalcBaseAndBitshift+0x52>
  }
  else
  {
    /* return pointer to LISR and LIFCR */
    hdma->StreamBaseAddress = ((uint32_t)hdma->Instance & (uint32_t)(~0x3FFU));
 8003e96:	687b      	ldr	r3, [r7, #4]
 8003e98:	681b      	ldr	r3, [r3, #0]
 8003e9a:	f423 737f 	bic.w	r3, r3, #1020	; 0x3fc
 8003e9e:	f023 0303 	bic.w	r3, r3, #3
 8003ea2:	687a      	ldr	r2, [r7, #4]
 8003ea4:	6593      	str	r3, [r2, #88]	; 0x58
  }
  
  return hdma->StreamBaseAddress;
 8003ea6:	687b      	ldr	r3, [r7, #4]
 8003ea8:	6d9b      	ldr	r3, [r3, #88]	; 0x58
}
 8003eaa:	4618      	mov	r0, r3
 8003eac:	3714      	adds	r7, #20
 8003eae:	46bd      	mov	sp, r7
 8003eb0:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003eb4:	4770      	bx	lr
 8003eb6:	bf00      	nop
 8003eb8:	aaaaaaab 	.word	0xaaaaaaab
 8003ebc:	0800a8d0 	.word	0x0800a8d0

08003ec0 <DMA_CheckFifoParam>:
  * @param  hdma       pointer to a DMA_HandleTypeDef structure that contains
  *                     the configuration information for the specified DMA Stream. 
  * @retval HAL status
  */
static HAL_StatusTypeDef DMA_CheckFifoParam(DMA_HandleTypeDef *hdma)
{
 8003ec0:	b480      	push	{r7}
 8003ec2:	b085      	sub	sp, #20
 8003ec4:	af00      	add	r7, sp, #0
 8003ec6:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 8003ec8:	2300      	movs	r3, #0
 8003eca:	73fb      	strb	r3, [r7, #15]
  uint32_t tmp = hdma->Init.FIFOThreshold;
 8003ecc:	687b      	ldr	r3, [r7, #4]
 8003ece:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8003ed0:	60bb      	str	r3, [r7, #8]
  
  /* Memory Data size equal to Byte */
  if(hdma->Init.MemDataAlignment == DMA_MDATAALIGN_BYTE)
 8003ed2:	687b      	ldr	r3, [r7, #4]
 8003ed4:	699b      	ldr	r3, [r3, #24]
 8003ed6:	2b00      	cmp	r3, #0
 8003ed8:	d11f      	bne.n	8003f1a <DMA_CheckFifoParam+0x5a>
  {
    switch (tmp)
 8003eda:	68bb      	ldr	r3, [r7, #8]
 8003edc:	2b03      	cmp	r3, #3
 8003ede:	d856      	bhi.n	8003f8e <DMA_CheckFifoParam+0xce>
 8003ee0:	a201      	add	r2, pc, #4	; (adr r2, 8003ee8 <DMA_CheckFifoParam+0x28>)
 8003ee2:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8003ee6:	bf00      	nop
 8003ee8:	08003ef9 	.word	0x08003ef9
 8003eec:	08003f0b 	.word	0x08003f0b
 8003ef0:	08003ef9 	.word	0x08003ef9
 8003ef4:	08003f8f 	.word	0x08003f8f
    {
    case DMA_FIFO_THRESHOLD_1QUARTERFULL:
    case DMA_FIFO_THRESHOLD_3QUARTERSFULL:
      if ((hdma->Init.MemBurst & DMA_SxCR_MBURST_1) == DMA_SxCR_MBURST_1)
 8003ef8:	687b      	ldr	r3, [r7, #4]
 8003efa:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8003efc:	f003 7380 	and.w	r3, r3, #16777216	; 0x1000000
 8003f00:	2b00      	cmp	r3, #0
 8003f02:	d046      	beq.n	8003f92 <DMA_CheckFifoParam+0xd2>
      {
        status = HAL_ERROR;
 8003f04:	2301      	movs	r3, #1
 8003f06:	73fb      	strb	r3, [r7, #15]
      }
      break;
 8003f08:	e043      	b.n	8003f92 <DMA_CheckFifoParam+0xd2>
    case DMA_FIFO_THRESHOLD_HALFFULL:
      if (hdma->Init.MemBurst == DMA_MBURST_INC16)
 8003f0a:	687b      	ldr	r3, [r7, #4]
 8003f0c:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8003f0e:	f1b3 7fc0 	cmp.w	r3, #25165824	; 0x1800000
 8003f12:	d140      	bne.n	8003f96 <DMA_CheckFifoParam+0xd6>
      {
        status = HAL_ERROR;
 8003f14:	2301      	movs	r3, #1
 8003f16:	73fb      	strb	r3, [r7, #15]
      }
      break;
 8003f18:	e03d      	b.n	8003f96 <DMA_CheckFifoParam+0xd6>
      break;
    }
  }
  
  /* Memory Data size equal to Half-Word */
  else if (hdma->Init.MemDataAlignment == DMA_MDATAALIGN_HALFWORD)
 8003f1a:	687b      	ldr	r3, [r7, #4]
 8003f1c:	699b      	ldr	r3, [r3, #24]
 8003f1e:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 8003f22:	d121      	bne.n	8003f68 <DMA_CheckFifoParam+0xa8>
  {
    switch (tmp)
 8003f24:	68bb      	ldr	r3, [r7, #8]
 8003f26:	2b03      	cmp	r3, #3
 8003f28:	d837      	bhi.n	8003f9a <DMA_CheckFifoParam+0xda>
 8003f2a:	a201      	add	r2, pc, #4	; (adr r2, 8003f30 <DMA_CheckFifoParam+0x70>)
 8003f2c:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8003f30:	08003f41 	.word	0x08003f41
 8003f34:	08003f47 	.word	0x08003f47
 8003f38:	08003f41 	.word	0x08003f41
 8003f3c:	08003f59 	.word	0x08003f59
    {
    case DMA_FIFO_THRESHOLD_1QUARTERFULL:
    case DMA_FIFO_THRESHOLD_3QUARTERSFULL:
      status = HAL_ERROR;
 8003f40:	2301      	movs	r3, #1
 8003f42:	73fb      	strb	r3, [r7, #15]
      break;
 8003f44:	e030      	b.n	8003fa8 <DMA_CheckFifoParam+0xe8>
    case DMA_FIFO_THRESHOLD_HALFFULL:
      if ((hdma->Init.MemBurst & DMA_SxCR_MBURST_1) == DMA_SxCR_MBURST_1)
 8003f46:	687b      	ldr	r3, [r7, #4]
 8003f48:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8003f4a:	f003 7380 	and.w	r3, r3, #16777216	; 0x1000000
 8003f4e:	2b00      	cmp	r3, #0
 8003f50:	d025      	beq.n	8003f9e <DMA_CheckFifoParam+0xde>
      {
        status = HAL_ERROR;
 8003f52:	2301      	movs	r3, #1
 8003f54:	73fb      	strb	r3, [r7, #15]
      }
      break;
 8003f56:	e022      	b.n	8003f9e <DMA_CheckFifoParam+0xde>
    case DMA_FIFO_THRESHOLD_FULL:
      if (hdma->Init.MemBurst == DMA_MBURST_INC16)
 8003f58:	687b      	ldr	r3, [r7, #4]
 8003f5a:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8003f5c:	f1b3 7fc0 	cmp.w	r3, #25165824	; 0x1800000
 8003f60:	d11f      	bne.n	8003fa2 <DMA_CheckFifoParam+0xe2>
      {
        status = HAL_ERROR;
 8003f62:	2301      	movs	r3, #1
 8003f64:	73fb      	strb	r3, [r7, #15]
      }
      break;   
 8003f66:	e01c      	b.n	8003fa2 <DMA_CheckFifoParam+0xe2>
  }
  
  /* Memory Data size equal to Word */
  else
  {
    switch (tmp)
 8003f68:	68bb      	ldr	r3, [r7, #8]
 8003f6a:	2b02      	cmp	r3, #2
 8003f6c:	d903      	bls.n	8003f76 <DMA_CheckFifoParam+0xb6>
 8003f6e:	68bb      	ldr	r3, [r7, #8]
 8003f70:	2b03      	cmp	r3, #3
 8003f72:	d003      	beq.n	8003f7c <DMA_CheckFifoParam+0xbc>
      {
        status = HAL_ERROR;
      }
      break;
    default:
      break;
 8003f74:	e018      	b.n	8003fa8 <DMA_CheckFifoParam+0xe8>
      status = HAL_ERROR;
 8003f76:	2301      	movs	r3, #1
 8003f78:	73fb      	strb	r3, [r7, #15]
      break;
 8003f7a:	e015      	b.n	8003fa8 <DMA_CheckFifoParam+0xe8>
      if ((hdma->Init.MemBurst & DMA_SxCR_MBURST_1) == DMA_SxCR_MBURST_1)
 8003f7c:	687b      	ldr	r3, [r7, #4]
 8003f7e:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8003f80:	f003 7380 	and.w	r3, r3, #16777216	; 0x1000000
 8003f84:	2b00      	cmp	r3, #0
 8003f86:	d00e      	beq.n	8003fa6 <DMA_CheckFifoParam+0xe6>
        status = HAL_ERROR;
 8003f88:	2301      	movs	r3, #1
 8003f8a:	73fb      	strb	r3, [r7, #15]
      break;
 8003f8c:	e00b      	b.n	8003fa6 <DMA_CheckFifoParam+0xe6>
      break;
 8003f8e:	bf00      	nop
 8003f90:	e00a      	b.n	8003fa8 <DMA_CheckFifoParam+0xe8>
      break;
 8003f92:	bf00      	nop
 8003f94:	e008      	b.n	8003fa8 <DMA_CheckFifoParam+0xe8>
      break;
 8003f96:	bf00      	nop
 8003f98:	e006      	b.n	8003fa8 <DMA_CheckFifoParam+0xe8>
      break;
 8003f9a:	bf00      	nop
 8003f9c:	e004      	b.n	8003fa8 <DMA_CheckFifoParam+0xe8>
      break;
 8003f9e:	bf00      	nop
 8003fa0:	e002      	b.n	8003fa8 <DMA_CheckFifoParam+0xe8>
      break;   
 8003fa2:	bf00      	nop
 8003fa4:	e000      	b.n	8003fa8 <DMA_CheckFifoParam+0xe8>
      break;
 8003fa6:	bf00      	nop
    }
  } 
  
  return status; 
 8003fa8:	7bfb      	ldrb	r3, [r7, #15]
}
 8003faa:	4618      	mov	r0, r3
 8003fac:	3714      	adds	r7, #20
 8003fae:	46bd      	mov	sp, r7
 8003fb0:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003fb4:	4770      	bx	lr
 8003fb6:	bf00      	nop

08003fb8 <HAL_GPIO_Init>:
  * @param  GPIO_Init pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 8003fb8:	b480      	push	{r7}
 8003fba:	b089      	sub	sp, #36	; 0x24
 8003fbc:	af00      	add	r7, sp, #0
 8003fbe:	6078      	str	r0, [r7, #4]
 8003fc0:	6039      	str	r1, [r7, #0]
  uint32_t position;
  uint32_t ioposition = 0x00U;
 8003fc2:	2300      	movs	r3, #0
 8003fc4:	617b      	str	r3, [r7, #20]
  uint32_t iocurrent = 0x00U;
 8003fc6:	2300      	movs	r3, #0
 8003fc8:	613b      	str	r3, [r7, #16]
  uint32_t temp = 0x00U;
 8003fca:	2300      	movs	r3, #0
 8003fcc:	61bb      	str	r3, [r7, #24]
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));

  /* Configure the port pins */
  for(position = 0U; position < GPIO_NUMBER; position++)
 8003fce:	2300      	movs	r3, #0
 8003fd0:	61fb      	str	r3, [r7, #28]
 8003fd2:	e165      	b.n	80042a0 <HAL_GPIO_Init+0x2e8>
  {
    /* Get the IO position */
    ioposition = 0x01U << position;
 8003fd4:	2201      	movs	r2, #1
 8003fd6:	69fb      	ldr	r3, [r7, #28]
 8003fd8:	fa02 f303 	lsl.w	r3, r2, r3
 8003fdc:	617b      	str	r3, [r7, #20]
    /* Get the current IO position */
    iocurrent = (uint32_t)(GPIO_Init->Pin) & ioposition;
 8003fde:	683b      	ldr	r3, [r7, #0]
 8003fe0:	681b      	ldr	r3, [r3, #0]
 8003fe2:	697a      	ldr	r2, [r7, #20]
 8003fe4:	4013      	ands	r3, r2
 8003fe6:	613b      	str	r3, [r7, #16]

    if(iocurrent == ioposition)
 8003fe8:	693a      	ldr	r2, [r7, #16]
 8003fea:	697b      	ldr	r3, [r7, #20]
 8003fec:	429a      	cmp	r2, r3
 8003fee:	f040 8154 	bne.w	800429a <HAL_GPIO_Init+0x2e2>
    {
      /*--------------------- GPIO Mode Configuration ------------------------*/
      /* In case of Output or Alternate function mode selection */
      if(((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) || \
 8003ff2:	683b      	ldr	r3, [r7, #0]
 8003ff4:	685b      	ldr	r3, [r3, #4]
 8003ff6:	f003 0303 	and.w	r3, r3, #3
 8003ffa:	2b01      	cmp	r3, #1
 8003ffc:	d005      	beq.n	800400a <HAL_GPIO_Init+0x52>
          (GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 8003ffe:	683b      	ldr	r3, [r7, #0]
 8004000:	685b      	ldr	r3, [r3, #4]
 8004002:	f003 0303 	and.w	r3, r3, #3
      if(((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) || \
 8004006:	2b02      	cmp	r3, #2
 8004008:	d130      	bne.n	800406c <HAL_GPIO_Init+0xb4>
      {
        /* Check the Speed parameter */
        assert_param(IS_GPIO_SPEED(GPIO_Init->Speed));
        /* Configure the IO Speed */
        temp = GPIOx->OSPEEDR; 
 800400a:	687b      	ldr	r3, [r7, #4]
 800400c:	689b      	ldr	r3, [r3, #8]
 800400e:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_OSPEEDER_OSPEEDR0 << (position * 2U));
 8004010:	69fb      	ldr	r3, [r7, #28]
 8004012:	005b      	lsls	r3, r3, #1
 8004014:	2203      	movs	r2, #3
 8004016:	fa02 f303 	lsl.w	r3, r2, r3
 800401a:	43db      	mvns	r3, r3
 800401c:	69ba      	ldr	r2, [r7, #24]
 800401e:	4013      	ands	r3, r2
 8004020:	61bb      	str	r3, [r7, #24]
        temp |= (GPIO_Init->Speed << (position * 2U));
 8004022:	683b      	ldr	r3, [r7, #0]
 8004024:	68da      	ldr	r2, [r3, #12]
 8004026:	69fb      	ldr	r3, [r7, #28]
 8004028:	005b      	lsls	r3, r3, #1
 800402a:	fa02 f303 	lsl.w	r3, r2, r3
 800402e:	69ba      	ldr	r2, [r7, #24]
 8004030:	4313      	orrs	r3, r2
 8004032:	61bb      	str	r3, [r7, #24]
        GPIOx->OSPEEDR = temp;
 8004034:	687b      	ldr	r3, [r7, #4]
 8004036:	69ba      	ldr	r2, [r7, #24]
 8004038:	609a      	str	r2, [r3, #8]

        /* Configure the IO Output Type */
        temp = GPIOx->OTYPER;
 800403a:	687b      	ldr	r3, [r7, #4]
 800403c:	685b      	ldr	r3, [r3, #4]
 800403e:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_OTYPER_OT_0 << position) ;
 8004040:	2201      	movs	r2, #1
 8004042:	69fb      	ldr	r3, [r7, #28]
 8004044:	fa02 f303 	lsl.w	r3, r2, r3
 8004048:	43db      	mvns	r3, r3
 800404a:	69ba      	ldr	r2, [r7, #24]
 800404c:	4013      	ands	r3, r2
 800404e:	61bb      	str	r3, [r7, #24]
        temp |= (((GPIO_Init->Mode & OUTPUT_TYPE) >> OUTPUT_TYPE_Pos) << position);
 8004050:	683b      	ldr	r3, [r7, #0]
 8004052:	685b      	ldr	r3, [r3, #4]
 8004054:	091b      	lsrs	r3, r3, #4
 8004056:	f003 0201 	and.w	r2, r3, #1
 800405a:	69fb      	ldr	r3, [r7, #28]
 800405c:	fa02 f303 	lsl.w	r3, r2, r3
 8004060:	69ba      	ldr	r2, [r7, #24]
 8004062:	4313      	orrs	r3, r2
 8004064:	61bb      	str	r3, [r7, #24]
        GPIOx->OTYPER = temp;
 8004066:	687b      	ldr	r3, [r7, #4]
 8004068:	69ba      	ldr	r2, [r7, #24]
 800406a:	605a      	str	r2, [r3, #4]
       }

      if((GPIO_Init->Mode & GPIO_MODE) != MODE_ANALOG)
 800406c:	683b      	ldr	r3, [r7, #0]
 800406e:	685b      	ldr	r3, [r3, #4]
 8004070:	f003 0303 	and.w	r3, r3, #3
 8004074:	2b03      	cmp	r3, #3
 8004076:	d017      	beq.n	80040a8 <HAL_GPIO_Init+0xf0>
      {
        /* Check the parameters */
        assert_param(IS_GPIO_PULL(GPIO_Init->Pull));
        
        /* Activate the Pull-up or Pull down resistor for the current IO */
        temp = GPIOx->PUPDR;
 8004078:	687b      	ldr	r3, [r7, #4]
 800407a:	68db      	ldr	r3, [r3, #12]
 800407c:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_PUPDR_PUPDR0 << (position * 2U));
 800407e:	69fb      	ldr	r3, [r7, #28]
 8004080:	005b      	lsls	r3, r3, #1
 8004082:	2203      	movs	r2, #3
 8004084:	fa02 f303 	lsl.w	r3, r2, r3
 8004088:	43db      	mvns	r3, r3
 800408a:	69ba      	ldr	r2, [r7, #24]
 800408c:	4013      	ands	r3, r2
 800408e:	61bb      	str	r3, [r7, #24]
        temp |= ((GPIO_Init->Pull) << (position * 2U));
 8004090:	683b      	ldr	r3, [r7, #0]
 8004092:	689a      	ldr	r2, [r3, #8]
 8004094:	69fb      	ldr	r3, [r7, #28]
 8004096:	005b      	lsls	r3, r3, #1
 8004098:	fa02 f303 	lsl.w	r3, r2, r3
 800409c:	69ba      	ldr	r2, [r7, #24]
 800409e:	4313      	orrs	r3, r2
 80040a0:	61bb      	str	r3, [r7, #24]
        GPIOx->PUPDR = temp;
 80040a2:	687b      	ldr	r3, [r7, #4]
 80040a4:	69ba      	ldr	r2, [r7, #24]
 80040a6:	60da      	str	r2, [r3, #12]
      }

      /* In case of Alternate function mode selection */
      if((GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 80040a8:	683b      	ldr	r3, [r7, #0]
 80040aa:	685b      	ldr	r3, [r3, #4]
 80040ac:	f003 0303 	and.w	r3, r3, #3
 80040b0:	2b02      	cmp	r3, #2
 80040b2:	d123      	bne.n	80040fc <HAL_GPIO_Init+0x144>
      {
        /* Check the Alternate function parameter */
        assert_param(IS_GPIO_AF(GPIO_Init->Alternate));
        /* Configure Alternate function mapped with the current IO */
        temp = GPIOx->AFR[position >> 3U];
 80040b4:	69fb      	ldr	r3, [r7, #28]
 80040b6:	08da      	lsrs	r2, r3, #3
 80040b8:	687b      	ldr	r3, [r7, #4]
 80040ba:	3208      	adds	r2, #8
 80040bc:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 80040c0:	61bb      	str	r3, [r7, #24]
        temp &= ~(0xFU << ((uint32_t)(position & 0x07U) * 4U)) ;
 80040c2:	69fb      	ldr	r3, [r7, #28]
 80040c4:	f003 0307 	and.w	r3, r3, #7
 80040c8:	009b      	lsls	r3, r3, #2
 80040ca:	220f      	movs	r2, #15
 80040cc:	fa02 f303 	lsl.w	r3, r2, r3
 80040d0:	43db      	mvns	r3, r3
 80040d2:	69ba      	ldr	r2, [r7, #24]
 80040d4:	4013      	ands	r3, r2
 80040d6:	61bb      	str	r3, [r7, #24]
        temp |= ((uint32_t)(GPIO_Init->Alternate) << (((uint32_t)position & 0x07U) * 4U));
 80040d8:	683b      	ldr	r3, [r7, #0]
 80040da:	691a      	ldr	r2, [r3, #16]
 80040dc:	69fb      	ldr	r3, [r7, #28]
 80040de:	f003 0307 	and.w	r3, r3, #7
 80040e2:	009b      	lsls	r3, r3, #2
 80040e4:	fa02 f303 	lsl.w	r3, r2, r3
 80040e8:	69ba      	ldr	r2, [r7, #24]
 80040ea:	4313      	orrs	r3, r2
 80040ec:	61bb      	str	r3, [r7, #24]
        GPIOx->AFR[position >> 3U] = temp;
 80040ee:	69fb      	ldr	r3, [r7, #28]
 80040f0:	08da      	lsrs	r2, r3, #3
 80040f2:	687b      	ldr	r3, [r7, #4]
 80040f4:	3208      	adds	r2, #8
 80040f6:	69b9      	ldr	r1, [r7, #24]
 80040f8:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
      }

      /* Configure IO Direction mode (Input, Output, Alternate or Analog) */
      temp = GPIOx->MODER;
 80040fc:	687b      	ldr	r3, [r7, #4]
 80040fe:	681b      	ldr	r3, [r3, #0]
 8004100:	61bb      	str	r3, [r7, #24]
      temp &= ~(GPIO_MODER_MODER0 << (position * 2U));
 8004102:	69fb      	ldr	r3, [r7, #28]
 8004104:	005b      	lsls	r3, r3, #1
 8004106:	2203      	movs	r2, #3
 8004108:	fa02 f303 	lsl.w	r3, r2, r3
 800410c:	43db      	mvns	r3, r3
 800410e:	69ba      	ldr	r2, [r7, #24]
 8004110:	4013      	ands	r3, r2
 8004112:	61bb      	str	r3, [r7, #24]
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2U));
 8004114:	683b      	ldr	r3, [r7, #0]
 8004116:	685b      	ldr	r3, [r3, #4]
 8004118:	f003 0203 	and.w	r2, r3, #3
 800411c:	69fb      	ldr	r3, [r7, #28]
 800411e:	005b      	lsls	r3, r3, #1
 8004120:	fa02 f303 	lsl.w	r3, r2, r3
 8004124:	69ba      	ldr	r2, [r7, #24]
 8004126:	4313      	orrs	r3, r2
 8004128:	61bb      	str	r3, [r7, #24]
      GPIOx->MODER = temp;
 800412a:	687b      	ldr	r3, [r7, #4]
 800412c:	69ba      	ldr	r2, [r7, #24]
 800412e:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if((GPIO_Init->Mode & EXTI_MODE) != 0x00U)
 8004130:	683b      	ldr	r3, [r7, #0]
 8004132:	685b      	ldr	r3, [r3, #4]
 8004134:	f403 3340 	and.w	r3, r3, #196608	; 0x30000
 8004138:	2b00      	cmp	r3, #0
 800413a:	f000 80ae 	beq.w	800429a <HAL_GPIO_Init+0x2e2>
      {
        /* Enable SYSCFG Clock */
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 800413e:	2300      	movs	r3, #0
 8004140:	60fb      	str	r3, [r7, #12]
 8004142:	4b5d      	ldr	r3, [pc, #372]	; (80042b8 <HAL_GPIO_Init+0x300>)
 8004144:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8004146:	4a5c      	ldr	r2, [pc, #368]	; (80042b8 <HAL_GPIO_Init+0x300>)
 8004148:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 800414c:	6453      	str	r3, [r2, #68]	; 0x44
 800414e:	4b5a      	ldr	r3, [pc, #360]	; (80042b8 <HAL_GPIO_Init+0x300>)
 8004150:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8004152:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 8004156:	60fb      	str	r3, [r7, #12]
 8004158:	68fb      	ldr	r3, [r7, #12]

        temp = SYSCFG->EXTICR[position >> 2U];
 800415a:	4a58      	ldr	r2, [pc, #352]	; (80042bc <HAL_GPIO_Init+0x304>)
 800415c:	69fb      	ldr	r3, [r7, #28]
 800415e:	089b      	lsrs	r3, r3, #2
 8004160:	3302      	adds	r3, #2
 8004162:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8004166:	61bb      	str	r3, [r7, #24]
        temp &= ~(0x0FU << (4U * (position & 0x03U)));
 8004168:	69fb      	ldr	r3, [r7, #28]
 800416a:	f003 0303 	and.w	r3, r3, #3
 800416e:	009b      	lsls	r3, r3, #2
 8004170:	220f      	movs	r2, #15
 8004172:	fa02 f303 	lsl.w	r3, r2, r3
 8004176:	43db      	mvns	r3, r3
 8004178:	69ba      	ldr	r2, [r7, #24]
 800417a:	4013      	ands	r3, r2
 800417c:	61bb      	str	r3, [r7, #24]
        temp |= ((uint32_t)(GPIO_GET_INDEX(GPIOx)) << (4U * (position & 0x03U)));
 800417e:	687b      	ldr	r3, [r7, #4]
 8004180:	4a4f      	ldr	r2, [pc, #316]	; (80042c0 <HAL_GPIO_Init+0x308>)
 8004182:	4293      	cmp	r3, r2
 8004184:	d025      	beq.n	80041d2 <HAL_GPIO_Init+0x21a>
 8004186:	687b      	ldr	r3, [r7, #4]
 8004188:	4a4e      	ldr	r2, [pc, #312]	; (80042c4 <HAL_GPIO_Init+0x30c>)
 800418a:	4293      	cmp	r3, r2
 800418c:	d01f      	beq.n	80041ce <HAL_GPIO_Init+0x216>
 800418e:	687b      	ldr	r3, [r7, #4]
 8004190:	4a4d      	ldr	r2, [pc, #308]	; (80042c8 <HAL_GPIO_Init+0x310>)
 8004192:	4293      	cmp	r3, r2
 8004194:	d019      	beq.n	80041ca <HAL_GPIO_Init+0x212>
 8004196:	687b      	ldr	r3, [r7, #4]
 8004198:	4a4c      	ldr	r2, [pc, #304]	; (80042cc <HAL_GPIO_Init+0x314>)
 800419a:	4293      	cmp	r3, r2
 800419c:	d013      	beq.n	80041c6 <HAL_GPIO_Init+0x20e>
 800419e:	687b      	ldr	r3, [r7, #4]
 80041a0:	4a4b      	ldr	r2, [pc, #300]	; (80042d0 <HAL_GPIO_Init+0x318>)
 80041a2:	4293      	cmp	r3, r2
 80041a4:	d00d      	beq.n	80041c2 <HAL_GPIO_Init+0x20a>
 80041a6:	687b      	ldr	r3, [r7, #4]
 80041a8:	4a4a      	ldr	r2, [pc, #296]	; (80042d4 <HAL_GPIO_Init+0x31c>)
 80041aa:	4293      	cmp	r3, r2
 80041ac:	d007      	beq.n	80041be <HAL_GPIO_Init+0x206>
 80041ae:	687b      	ldr	r3, [r7, #4]
 80041b0:	4a49      	ldr	r2, [pc, #292]	; (80042d8 <HAL_GPIO_Init+0x320>)
 80041b2:	4293      	cmp	r3, r2
 80041b4:	d101      	bne.n	80041ba <HAL_GPIO_Init+0x202>
 80041b6:	2306      	movs	r3, #6
 80041b8:	e00c      	b.n	80041d4 <HAL_GPIO_Init+0x21c>
 80041ba:	2307      	movs	r3, #7
 80041bc:	e00a      	b.n	80041d4 <HAL_GPIO_Init+0x21c>
 80041be:	2305      	movs	r3, #5
 80041c0:	e008      	b.n	80041d4 <HAL_GPIO_Init+0x21c>
 80041c2:	2304      	movs	r3, #4
 80041c4:	e006      	b.n	80041d4 <HAL_GPIO_Init+0x21c>
 80041c6:	2303      	movs	r3, #3
 80041c8:	e004      	b.n	80041d4 <HAL_GPIO_Init+0x21c>
 80041ca:	2302      	movs	r3, #2
 80041cc:	e002      	b.n	80041d4 <HAL_GPIO_Init+0x21c>
 80041ce:	2301      	movs	r3, #1
 80041d0:	e000      	b.n	80041d4 <HAL_GPIO_Init+0x21c>
 80041d2:	2300      	movs	r3, #0
 80041d4:	69fa      	ldr	r2, [r7, #28]
 80041d6:	f002 0203 	and.w	r2, r2, #3
 80041da:	0092      	lsls	r2, r2, #2
 80041dc:	4093      	lsls	r3, r2
 80041de:	69ba      	ldr	r2, [r7, #24]
 80041e0:	4313      	orrs	r3, r2
 80041e2:	61bb      	str	r3, [r7, #24]
        SYSCFG->EXTICR[position >> 2U] = temp;
 80041e4:	4935      	ldr	r1, [pc, #212]	; (80042bc <HAL_GPIO_Init+0x304>)
 80041e6:	69fb      	ldr	r3, [r7, #28]
 80041e8:	089b      	lsrs	r3, r3, #2
 80041ea:	3302      	adds	r3, #2
 80041ec:	69ba      	ldr	r2, [r7, #24]
 80041ee:	f841 2023 	str.w	r2, [r1, r3, lsl #2]

        /* Clear Rising Falling edge configuration */
        temp = EXTI->RTSR;
 80041f2:	4b3a      	ldr	r3, [pc, #232]	; (80042dc <HAL_GPIO_Init+0x324>)
 80041f4:	689b      	ldr	r3, [r3, #8]
 80041f6:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 80041f8:	693b      	ldr	r3, [r7, #16]
 80041fa:	43db      	mvns	r3, r3
 80041fc:	69ba      	ldr	r2, [r7, #24]
 80041fe:	4013      	ands	r3, r2
 8004200:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & TRIGGER_RISING) != 0x00U)
 8004202:	683b      	ldr	r3, [r7, #0]
 8004204:	685b      	ldr	r3, [r3, #4]
 8004206:	f403 1380 	and.w	r3, r3, #1048576	; 0x100000
 800420a:	2b00      	cmp	r3, #0
 800420c:	d003      	beq.n	8004216 <HAL_GPIO_Init+0x25e>
        {
          temp |= iocurrent;
 800420e:	69ba      	ldr	r2, [r7, #24]
 8004210:	693b      	ldr	r3, [r7, #16]
 8004212:	4313      	orrs	r3, r2
 8004214:	61bb      	str	r3, [r7, #24]
        }
        EXTI->RTSR = temp;
 8004216:	4a31      	ldr	r2, [pc, #196]	; (80042dc <HAL_GPIO_Init+0x324>)
 8004218:	69bb      	ldr	r3, [r7, #24]
 800421a:	6093      	str	r3, [r2, #8]

        temp = EXTI->FTSR;
 800421c:	4b2f      	ldr	r3, [pc, #188]	; (80042dc <HAL_GPIO_Init+0x324>)
 800421e:	68db      	ldr	r3, [r3, #12]
 8004220:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8004222:	693b      	ldr	r3, [r7, #16]
 8004224:	43db      	mvns	r3, r3
 8004226:	69ba      	ldr	r2, [r7, #24]
 8004228:	4013      	ands	r3, r2
 800422a:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & TRIGGER_FALLING) != 0x00U)
 800422c:	683b      	ldr	r3, [r7, #0]
 800422e:	685b      	ldr	r3, [r3, #4]
 8004230:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 8004234:	2b00      	cmp	r3, #0
 8004236:	d003      	beq.n	8004240 <HAL_GPIO_Init+0x288>
        {
          temp |= iocurrent;
 8004238:	69ba      	ldr	r2, [r7, #24]
 800423a:	693b      	ldr	r3, [r7, #16]
 800423c:	4313      	orrs	r3, r2
 800423e:	61bb      	str	r3, [r7, #24]
        }
        EXTI->FTSR = temp;
 8004240:	4a26      	ldr	r2, [pc, #152]	; (80042dc <HAL_GPIO_Init+0x324>)
 8004242:	69bb      	ldr	r3, [r7, #24]
 8004244:	60d3      	str	r3, [r2, #12]

        temp = EXTI->EMR;
 8004246:	4b25      	ldr	r3, [pc, #148]	; (80042dc <HAL_GPIO_Init+0x324>)
 8004248:	685b      	ldr	r3, [r3, #4]
 800424a:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 800424c:	693b      	ldr	r3, [r7, #16]
 800424e:	43db      	mvns	r3, r3
 8004250:	69ba      	ldr	r2, [r7, #24]
 8004252:	4013      	ands	r3, r2
 8004254:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & EXTI_EVT) != 0x00U)
 8004256:	683b      	ldr	r3, [r7, #0]
 8004258:	685b      	ldr	r3, [r3, #4]
 800425a:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 800425e:	2b00      	cmp	r3, #0
 8004260:	d003      	beq.n	800426a <HAL_GPIO_Init+0x2b2>
        {
          temp |= iocurrent;
 8004262:	69ba      	ldr	r2, [r7, #24]
 8004264:	693b      	ldr	r3, [r7, #16]
 8004266:	4313      	orrs	r3, r2
 8004268:	61bb      	str	r3, [r7, #24]
        }
        EXTI->EMR = temp;
 800426a:	4a1c      	ldr	r2, [pc, #112]	; (80042dc <HAL_GPIO_Init+0x324>)
 800426c:	69bb      	ldr	r3, [r7, #24]
 800426e:	6053      	str	r3, [r2, #4]

        /* Clear EXTI line configuration */
        temp = EXTI->IMR;
 8004270:	4b1a      	ldr	r3, [pc, #104]	; (80042dc <HAL_GPIO_Init+0x324>)
 8004272:	681b      	ldr	r3, [r3, #0]
 8004274:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8004276:	693b      	ldr	r3, [r7, #16]
 8004278:	43db      	mvns	r3, r3
 800427a:	69ba      	ldr	r2, [r7, #24]
 800427c:	4013      	ands	r3, r2
 800427e:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & EXTI_IT) != 0x00U)
 8004280:	683b      	ldr	r3, [r7, #0]
 8004282:	685b      	ldr	r3, [r3, #4]
 8004284:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 8004288:	2b00      	cmp	r3, #0
 800428a:	d003      	beq.n	8004294 <HAL_GPIO_Init+0x2dc>
        {
          temp |= iocurrent;
 800428c:	69ba      	ldr	r2, [r7, #24]
 800428e:	693b      	ldr	r3, [r7, #16]
 8004290:	4313      	orrs	r3, r2
 8004292:	61bb      	str	r3, [r7, #24]
        }
        EXTI->IMR = temp;
 8004294:	4a11      	ldr	r2, [pc, #68]	; (80042dc <HAL_GPIO_Init+0x324>)
 8004296:	69bb      	ldr	r3, [r7, #24]
 8004298:	6013      	str	r3, [r2, #0]
  for(position = 0U; position < GPIO_NUMBER; position++)
 800429a:	69fb      	ldr	r3, [r7, #28]
 800429c:	3301      	adds	r3, #1
 800429e:	61fb      	str	r3, [r7, #28]
 80042a0:	69fb      	ldr	r3, [r7, #28]
 80042a2:	2b0f      	cmp	r3, #15
 80042a4:	f67f ae96 	bls.w	8003fd4 <HAL_GPIO_Init+0x1c>
      }
    }
  }
}
 80042a8:	bf00      	nop
 80042aa:	bf00      	nop
 80042ac:	3724      	adds	r7, #36	; 0x24
 80042ae:	46bd      	mov	sp, r7
 80042b0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80042b4:	4770      	bx	lr
 80042b6:	bf00      	nop
 80042b8:	40023800 	.word	0x40023800
 80042bc:	40013800 	.word	0x40013800
 80042c0:	40020000 	.word	0x40020000
 80042c4:	40020400 	.word	0x40020400
 80042c8:	40020800 	.word	0x40020800
 80042cc:	40020c00 	.word	0x40020c00
 80042d0:	40021000 	.word	0x40021000
 80042d4:	40021400 	.word	0x40021400
 80042d8:	40021800 	.word	0x40021800
 80042dc:	40013c00 	.word	0x40013c00

080042e0 <HAL_GPIO_WritePin>:
  *            @arg GPIO_PIN_RESET: to clear the port pin
  *            @arg GPIO_PIN_SET: to set the port pin
  * @retval None
  */
void HAL_GPIO_WritePin(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin, GPIO_PinState PinState)
{
 80042e0:	b480      	push	{r7}
 80042e2:	b083      	sub	sp, #12
 80042e4:	af00      	add	r7, sp, #0
 80042e6:	6078      	str	r0, [r7, #4]
 80042e8:	460b      	mov	r3, r1
 80042ea:	807b      	strh	r3, [r7, #2]
 80042ec:	4613      	mov	r3, r2
 80042ee:	707b      	strb	r3, [r7, #1]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if(PinState != GPIO_PIN_RESET)
 80042f0:	787b      	ldrb	r3, [r7, #1]
 80042f2:	2b00      	cmp	r3, #0
 80042f4:	d003      	beq.n	80042fe <HAL_GPIO_WritePin+0x1e>
  {
    GPIOx->BSRR = GPIO_Pin;
 80042f6:	887a      	ldrh	r2, [r7, #2]
 80042f8:	687b      	ldr	r3, [r7, #4]
 80042fa:	619a      	str	r2, [r3, #24]
  }
  else
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16U;
  }
}
 80042fc:	e003      	b.n	8004306 <HAL_GPIO_WritePin+0x26>
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16U;
 80042fe:	887b      	ldrh	r3, [r7, #2]
 8004300:	041a      	lsls	r2, r3, #16
 8004302:	687b      	ldr	r3, [r7, #4]
 8004304:	619a      	str	r2, [r3, #24]
}
 8004306:	bf00      	nop
 8004308:	370c      	adds	r7, #12
 800430a:	46bd      	mov	sp, r7
 800430c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004310:	4770      	bx	lr
	...

08004314 <HAL_RCC_ClockConfig>:
  *         HPRE[3:0] bits to ensure that HCLK not exceed the maximum allowed frequency
  *         (for more details refer to section above "Initialization/de-initialization functions")
  * @retval None
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 8004314:	b580      	push	{r7, lr}
 8004316:	b084      	sub	sp, #16
 8004318:	af00      	add	r7, sp, #0
 800431a:	6078      	str	r0, [r7, #4]
 800431c:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;

  /* Check Null pointer */
  if(RCC_ClkInitStruct == NULL)
 800431e:	687b      	ldr	r3, [r7, #4]
 8004320:	2b00      	cmp	r3, #0
 8004322:	d101      	bne.n	8004328 <HAL_RCC_ClockConfig+0x14>
  {
    return HAL_ERROR;
 8004324:	2301      	movs	r3, #1
 8004326:	e0cc      	b.n	80044c2 <HAL_RCC_ClockConfig+0x1ae>
  /* To correctly read data from FLASH memory, the number of wait states (LATENCY)
    must be correctly programmed according to the frequency of the CPU clock
    (HCLK) and the supply voltage of the device. */

  /* Increasing the number of wait states because of higher CPU frequency */
  if(FLatency > __HAL_FLASH_GET_LATENCY())
 8004328:	4b68      	ldr	r3, [pc, #416]	; (80044cc <HAL_RCC_ClockConfig+0x1b8>)
 800432a:	681b      	ldr	r3, [r3, #0]
 800432c:	f003 030f 	and.w	r3, r3, #15
 8004330:	683a      	ldr	r2, [r7, #0]
 8004332:	429a      	cmp	r2, r3
 8004334:	d90c      	bls.n	8004350 <HAL_RCC_ClockConfig+0x3c>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8004336:	4b65      	ldr	r3, [pc, #404]	; (80044cc <HAL_RCC_ClockConfig+0x1b8>)
 8004338:	683a      	ldr	r2, [r7, #0]
 800433a:	b2d2      	uxtb	r2, r2
 800433c:	701a      	strb	r2, [r3, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 800433e:	4b63      	ldr	r3, [pc, #396]	; (80044cc <HAL_RCC_ClockConfig+0x1b8>)
 8004340:	681b      	ldr	r3, [r3, #0]
 8004342:	f003 030f 	and.w	r3, r3, #15
 8004346:	683a      	ldr	r2, [r7, #0]
 8004348:	429a      	cmp	r2, r3
 800434a:	d001      	beq.n	8004350 <HAL_RCC_ClockConfig+0x3c>
    {
      return HAL_ERROR;
 800434c:	2301      	movs	r3, #1
 800434e:	e0b8      	b.n	80044c2 <HAL_RCC_ClockConfig+0x1ae>
    }
  }

  /*-------------------------- HCLK Configuration --------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 8004350:	687b      	ldr	r3, [r7, #4]
 8004352:	681b      	ldr	r3, [r3, #0]
 8004354:	f003 0302 	and.w	r3, r3, #2
 8004358:	2b00      	cmp	r3, #0
 800435a:	d020      	beq.n	800439e <HAL_RCC_ClockConfig+0x8a>
  {
    /* Set the highest APBx dividers in order to ensure that we do not go through
       a non-spec phase whatever we decrease or increase HCLK. */
    if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 800435c:	687b      	ldr	r3, [r7, #4]
 800435e:	681b      	ldr	r3, [r3, #0]
 8004360:	f003 0304 	and.w	r3, r3, #4
 8004364:	2b00      	cmp	r3, #0
 8004366:	d005      	beq.n	8004374 <HAL_RCC_ClockConfig+0x60>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_HCLK_DIV16);
 8004368:	4b59      	ldr	r3, [pc, #356]	; (80044d0 <HAL_RCC_ClockConfig+0x1bc>)
 800436a:	689b      	ldr	r3, [r3, #8]
 800436c:	4a58      	ldr	r2, [pc, #352]	; (80044d0 <HAL_RCC_ClockConfig+0x1bc>)
 800436e:	f443 53e0 	orr.w	r3, r3, #7168	; 0x1c00
 8004372:	6093      	str	r3, [r2, #8]
    }

    if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8004374:	687b      	ldr	r3, [r7, #4]
 8004376:	681b      	ldr	r3, [r3, #0]
 8004378:	f003 0308 	and.w	r3, r3, #8
 800437c:	2b00      	cmp	r3, #0
 800437e:	d005      	beq.n	800438c <HAL_RCC_ClockConfig+0x78>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, (RCC_HCLK_DIV16 << 3));
 8004380:	4b53      	ldr	r3, [pc, #332]	; (80044d0 <HAL_RCC_ClockConfig+0x1bc>)
 8004382:	689b      	ldr	r3, [r3, #8]
 8004384:	4a52      	ldr	r2, [pc, #328]	; (80044d0 <HAL_RCC_ClockConfig+0x1bc>)
 8004386:	f443 4360 	orr.w	r3, r3, #57344	; 0xe000
 800438a:	6093      	str	r3, [r2, #8]
    }

    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 800438c:	4b50      	ldr	r3, [pc, #320]	; (80044d0 <HAL_RCC_ClockConfig+0x1bc>)
 800438e:	689b      	ldr	r3, [r3, #8]
 8004390:	f023 02f0 	bic.w	r2, r3, #240	; 0xf0
 8004394:	687b      	ldr	r3, [r7, #4]
 8004396:	689b      	ldr	r3, [r3, #8]
 8004398:	494d      	ldr	r1, [pc, #308]	; (80044d0 <HAL_RCC_ClockConfig+0x1bc>)
 800439a:	4313      	orrs	r3, r2
 800439c:	608b      	str	r3, [r1, #8]
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 800439e:	687b      	ldr	r3, [r7, #4]
 80043a0:	681b      	ldr	r3, [r3, #0]
 80043a2:	f003 0301 	and.w	r3, r3, #1
 80043a6:	2b00      	cmp	r3, #0
 80043a8:	d044      	beq.n	8004434 <HAL_RCC_ClockConfig+0x120>
  {
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));

    /* HSE is selected as System Clock Source */
    if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 80043aa:	687b      	ldr	r3, [r7, #4]
 80043ac:	685b      	ldr	r3, [r3, #4]
 80043ae:	2b01      	cmp	r3, #1
 80043b0:	d107      	bne.n	80043c2 <HAL_RCC_ClockConfig+0xae>
    {
      /* Check the HSE ready flag */
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 80043b2:	4b47      	ldr	r3, [pc, #284]	; (80044d0 <HAL_RCC_ClockConfig+0x1bc>)
 80043b4:	681b      	ldr	r3, [r3, #0]
 80043b6:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 80043ba:	2b00      	cmp	r3, #0
 80043bc:	d119      	bne.n	80043f2 <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 80043be:	2301      	movs	r3, #1
 80043c0:	e07f      	b.n	80044c2 <HAL_RCC_ClockConfig+0x1ae>
      }
    }
    /* PLL is selected as System Clock Source */
    else if((RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)   ||
 80043c2:	687b      	ldr	r3, [r7, #4]
 80043c4:	685b      	ldr	r3, [r3, #4]
 80043c6:	2b02      	cmp	r3, #2
 80043c8:	d003      	beq.n	80043d2 <HAL_RCC_ClockConfig+0xbe>
            (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLRCLK))
 80043ca:	687b      	ldr	r3, [r7, #4]
 80043cc:	685b      	ldr	r3, [r3, #4]
    else if((RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)   ||
 80043ce:	2b03      	cmp	r3, #3
 80043d0:	d107      	bne.n	80043e2 <HAL_RCC_ClockConfig+0xce>
    {
      /* Check the PLL ready flag */
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 80043d2:	4b3f      	ldr	r3, [pc, #252]	; (80044d0 <HAL_RCC_ClockConfig+0x1bc>)
 80043d4:	681b      	ldr	r3, [r3, #0]
 80043d6:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 80043da:	2b00      	cmp	r3, #0
 80043dc:	d109      	bne.n	80043f2 <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 80043de:	2301      	movs	r3, #1
 80043e0:	e06f      	b.n	80044c2 <HAL_RCC_ClockConfig+0x1ae>
    }
    /* HSI is selected as System Clock Source */
    else
    {
      /* Check the HSI ready flag */
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 80043e2:	4b3b      	ldr	r3, [pc, #236]	; (80044d0 <HAL_RCC_ClockConfig+0x1bc>)
 80043e4:	681b      	ldr	r3, [r3, #0]
 80043e6:	f003 0302 	and.w	r3, r3, #2
 80043ea:	2b00      	cmp	r3, #0
 80043ec:	d101      	bne.n	80043f2 <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 80043ee:	2301      	movs	r3, #1
 80043f0:	e067      	b.n	80044c2 <HAL_RCC_ClockConfig+0x1ae>
      }
    }

    __HAL_RCC_SYSCLK_CONFIG(RCC_ClkInitStruct->SYSCLKSource);
 80043f2:	4b37      	ldr	r3, [pc, #220]	; (80044d0 <HAL_RCC_ClockConfig+0x1bc>)
 80043f4:	689b      	ldr	r3, [r3, #8]
 80043f6:	f023 0203 	bic.w	r2, r3, #3
 80043fa:	687b      	ldr	r3, [r7, #4]
 80043fc:	685b      	ldr	r3, [r3, #4]
 80043fe:	4934      	ldr	r1, [pc, #208]	; (80044d0 <HAL_RCC_ClockConfig+0x1bc>)
 8004400:	4313      	orrs	r3, r2
 8004402:	608b      	str	r3, [r1, #8]

    /* Get Start Tick */
    tickstart = HAL_GetTick();
 8004404:	f7fe fc12 	bl	8002c2c <HAL_GetTick>
 8004408:	60f8      	str	r0, [r7, #12]

    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 800440a:	e00a      	b.n	8004422 <HAL_RCC_ClockConfig+0x10e>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 800440c:	f7fe fc0e 	bl	8002c2c <HAL_GetTick>
 8004410:	4602      	mov	r2, r0
 8004412:	68fb      	ldr	r3, [r7, #12]
 8004414:	1ad3      	subs	r3, r2, r3
 8004416:	f241 3288 	movw	r2, #5000	; 0x1388
 800441a:	4293      	cmp	r3, r2
 800441c:	d901      	bls.n	8004422 <HAL_RCC_ClockConfig+0x10e>
      {
        return HAL_TIMEOUT;
 800441e:	2303      	movs	r3, #3
 8004420:	e04f      	b.n	80044c2 <HAL_RCC_ClockConfig+0x1ae>
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8004422:	4b2b      	ldr	r3, [pc, #172]	; (80044d0 <HAL_RCC_ClockConfig+0x1bc>)
 8004424:	689b      	ldr	r3, [r3, #8]
 8004426:	f003 020c 	and.w	r2, r3, #12
 800442a:	687b      	ldr	r3, [r7, #4]
 800442c:	685b      	ldr	r3, [r3, #4]
 800442e:	009b      	lsls	r3, r3, #2
 8004430:	429a      	cmp	r2, r3
 8004432:	d1eb      	bne.n	800440c <HAL_RCC_ClockConfig+0xf8>
      }
    }
  }

  /* Decreasing the number of wait states because of lower CPU frequency */
  if(FLatency < __HAL_FLASH_GET_LATENCY())
 8004434:	4b25      	ldr	r3, [pc, #148]	; (80044cc <HAL_RCC_ClockConfig+0x1b8>)
 8004436:	681b      	ldr	r3, [r3, #0]
 8004438:	f003 030f 	and.w	r3, r3, #15
 800443c:	683a      	ldr	r2, [r7, #0]
 800443e:	429a      	cmp	r2, r3
 8004440:	d20c      	bcs.n	800445c <HAL_RCC_ClockConfig+0x148>
  {
     /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8004442:	4b22      	ldr	r3, [pc, #136]	; (80044cc <HAL_RCC_ClockConfig+0x1b8>)
 8004444:	683a      	ldr	r2, [r7, #0]
 8004446:	b2d2      	uxtb	r2, r2
 8004448:	701a      	strb	r2, [r3, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 800444a:	4b20      	ldr	r3, [pc, #128]	; (80044cc <HAL_RCC_ClockConfig+0x1b8>)
 800444c:	681b      	ldr	r3, [r3, #0]
 800444e:	f003 030f 	and.w	r3, r3, #15
 8004452:	683a      	ldr	r2, [r7, #0]
 8004454:	429a      	cmp	r2, r3
 8004456:	d001      	beq.n	800445c <HAL_RCC_ClockConfig+0x148>
    {
      return HAL_ERROR;
 8004458:	2301      	movs	r3, #1
 800445a:	e032      	b.n	80044c2 <HAL_RCC_ClockConfig+0x1ae>
    }
  }

  /*-------------------------- PCLK1 Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 800445c:	687b      	ldr	r3, [r7, #4]
 800445e:	681b      	ldr	r3, [r3, #0]
 8004460:	f003 0304 	and.w	r3, r3, #4
 8004464:	2b00      	cmp	r3, #0
 8004466:	d008      	beq.n	800447a <HAL_RCC_ClockConfig+0x166>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 8004468:	4b19      	ldr	r3, [pc, #100]	; (80044d0 <HAL_RCC_ClockConfig+0x1bc>)
 800446a:	689b      	ldr	r3, [r3, #8]
 800446c:	f423 52e0 	bic.w	r2, r3, #7168	; 0x1c00
 8004470:	687b      	ldr	r3, [r7, #4]
 8004472:	68db      	ldr	r3, [r3, #12]
 8004474:	4916      	ldr	r1, [pc, #88]	; (80044d0 <HAL_RCC_ClockConfig+0x1bc>)
 8004476:	4313      	orrs	r3, r2
 8004478:	608b      	str	r3, [r1, #8]
  }

  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 800447a:	687b      	ldr	r3, [r7, #4]
 800447c:	681b      	ldr	r3, [r3, #0]
 800447e:	f003 0308 	and.w	r3, r3, #8
 8004482:	2b00      	cmp	r3, #0
 8004484:	d009      	beq.n	800449a <HAL_RCC_ClockConfig+0x186>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB2CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3U));
 8004486:	4b12      	ldr	r3, [pc, #72]	; (80044d0 <HAL_RCC_ClockConfig+0x1bc>)
 8004488:	689b      	ldr	r3, [r3, #8]
 800448a:	f423 4260 	bic.w	r2, r3, #57344	; 0xe000
 800448e:	687b      	ldr	r3, [r7, #4]
 8004490:	691b      	ldr	r3, [r3, #16]
 8004492:	00db      	lsls	r3, r3, #3
 8004494:	490e      	ldr	r1, [pc, #56]	; (80044d0 <HAL_RCC_ClockConfig+0x1bc>)
 8004496:	4313      	orrs	r3, r2
 8004498:	608b      	str	r3, [r1, #8]
  }

  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> AHBPrescTable[(RCC->CFGR & RCC_CFGR_HPRE)>> RCC_CFGR_HPRE_Pos];
 800449a:	f000 f855 	bl	8004548 <HAL_RCC_GetSysClockFreq>
 800449e:	4602      	mov	r2, r0
 80044a0:	4b0b      	ldr	r3, [pc, #44]	; (80044d0 <HAL_RCC_ClockConfig+0x1bc>)
 80044a2:	689b      	ldr	r3, [r3, #8]
 80044a4:	091b      	lsrs	r3, r3, #4
 80044a6:	f003 030f 	and.w	r3, r3, #15
 80044aa:	490a      	ldr	r1, [pc, #40]	; (80044d4 <HAL_RCC_ClockConfig+0x1c0>)
 80044ac:	5ccb      	ldrb	r3, [r1, r3]
 80044ae:	fa22 f303 	lsr.w	r3, r2, r3
 80044b2:	4a09      	ldr	r2, [pc, #36]	; (80044d8 <HAL_RCC_ClockConfig+0x1c4>)
 80044b4:	6013      	str	r3, [r2, #0]

  /* Configure the source of time base considering new system clocks settings */
  HAL_InitTick (uwTickPrio);
 80044b6:	4b09      	ldr	r3, [pc, #36]	; (80044dc <HAL_RCC_ClockConfig+0x1c8>)
 80044b8:	681b      	ldr	r3, [r3, #0]
 80044ba:	4618      	mov	r0, r3
 80044bc:	f7fe fb72 	bl	8002ba4 <HAL_InitTick>

  return HAL_OK;
 80044c0:	2300      	movs	r3, #0
}
 80044c2:	4618      	mov	r0, r3
 80044c4:	3710      	adds	r7, #16
 80044c6:	46bd      	mov	sp, r7
 80044c8:	bd80      	pop	{r7, pc}
 80044ca:	bf00      	nop
 80044cc:	40023c00 	.word	0x40023c00
 80044d0:	40023800 	.word	0x40023800
 80044d4:	0800a8b8 	.word	0x0800a8b8
 80044d8:	20000088 	.word	0x20000088
 80044dc:	2000008c 	.word	0x2000008c

080044e0 <HAL_RCC_GetHCLKFreq>:
  * @note   The SystemCoreClock CMSIS variable is used to store System Clock Frequency
  *         and updated within this function
  * @retval HCLK frequency
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
 80044e0:	b480      	push	{r7}
 80044e2:	af00      	add	r7, sp, #0
  return SystemCoreClock;
 80044e4:	4b03      	ldr	r3, [pc, #12]	; (80044f4 <HAL_RCC_GetHCLKFreq+0x14>)
 80044e6:	681b      	ldr	r3, [r3, #0]
}
 80044e8:	4618      	mov	r0, r3
 80044ea:	46bd      	mov	sp, r7
 80044ec:	f85d 7b04 	ldr.w	r7, [sp], #4
 80044f0:	4770      	bx	lr
 80044f2:	bf00      	nop
 80044f4:	20000088 	.word	0x20000088

080044f8 <HAL_RCC_GetPCLK1Freq>:
  * @note   Each time PCLK1 changes, this function must be called to update the
  *         right PCLK1 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK1 frequency
  */
uint32_t HAL_RCC_GetPCLK1Freq(void)
{
 80044f8:	b580      	push	{r7, lr}
 80044fa:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE1)>> RCC_CFGR_PPRE1_Pos]);
 80044fc:	f7ff fff0 	bl	80044e0 <HAL_RCC_GetHCLKFreq>
 8004500:	4602      	mov	r2, r0
 8004502:	4b05      	ldr	r3, [pc, #20]	; (8004518 <HAL_RCC_GetPCLK1Freq+0x20>)
 8004504:	689b      	ldr	r3, [r3, #8]
 8004506:	0a9b      	lsrs	r3, r3, #10
 8004508:	f003 0307 	and.w	r3, r3, #7
 800450c:	4903      	ldr	r1, [pc, #12]	; (800451c <HAL_RCC_GetPCLK1Freq+0x24>)
 800450e:	5ccb      	ldrb	r3, [r1, r3]
 8004510:	fa22 f303 	lsr.w	r3, r2, r3
}
 8004514:	4618      	mov	r0, r3
 8004516:	bd80      	pop	{r7, pc}
 8004518:	40023800 	.word	0x40023800
 800451c:	0800a8c8 	.word	0x0800a8c8

08004520 <HAL_RCC_GetPCLK2Freq>:
  * @note   Each time PCLK2 changes, this function must be called to update the
  *         right PCLK2 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK2 frequency
  */
uint32_t HAL_RCC_GetPCLK2Freq(void)
{
 8004520:	b580      	push	{r7, lr}
 8004522:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK2 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq()>> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE2)>> RCC_CFGR_PPRE2_Pos]);
 8004524:	f7ff ffdc 	bl	80044e0 <HAL_RCC_GetHCLKFreq>
 8004528:	4602      	mov	r2, r0
 800452a:	4b05      	ldr	r3, [pc, #20]	; (8004540 <HAL_RCC_GetPCLK2Freq+0x20>)
 800452c:	689b      	ldr	r3, [r3, #8]
 800452e:	0b5b      	lsrs	r3, r3, #13
 8004530:	f003 0307 	and.w	r3, r3, #7
 8004534:	4903      	ldr	r1, [pc, #12]	; (8004544 <HAL_RCC_GetPCLK2Freq+0x24>)
 8004536:	5ccb      	ldrb	r3, [r1, r3]
 8004538:	fa22 f303 	lsr.w	r3, r2, r3
}
 800453c:	4618      	mov	r0, r3
 800453e:	bd80      	pop	{r7, pc}
 8004540:	40023800 	.word	0x40023800
 8004544:	0800a8c8 	.word	0x0800a8c8

08004548 <HAL_RCC_GetSysClockFreq>:
  *
  *
  * @retval SYSCLK frequency
  */
uint32_t HAL_RCC_GetSysClockFreq(void)
{
 8004548:	e92d 4fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp, lr}
 800454c:	b0ae      	sub	sp, #184	; 0xb8
 800454e:	af00      	add	r7, sp, #0
  uint32_t pllm = 0U;
 8004550:	2300      	movs	r3, #0
 8004552:	f8c7 30ac 	str.w	r3, [r7, #172]	; 0xac
  uint32_t pllvco = 0U;
 8004556:	2300      	movs	r3, #0
 8004558:	f8c7 30b4 	str.w	r3, [r7, #180]	; 0xb4
  uint32_t pllp = 0U;
 800455c:	2300      	movs	r3, #0
 800455e:	f8c7 30a8 	str.w	r3, [r7, #168]	; 0xa8
  uint32_t pllr = 0U;
 8004562:	2300      	movs	r3, #0
 8004564:	f8c7 30a4 	str.w	r3, [r7, #164]	; 0xa4
  uint32_t sysclockfreq = 0U;
 8004568:	2300      	movs	r3, #0
 800456a:	f8c7 30b0 	str.w	r3, [r7, #176]	; 0xb0

  /* Get SYSCLK source -------------------------------------------------------*/
  switch (RCC->CFGR & RCC_CFGR_SWS)
 800456e:	4bcb      	ldr	r3, [pc, #812]	; (800489c <HAL_RCC_GetSysClockFreq+0x354>)
 8004570:	689b      	ldr	r3, [r3, #8]
 8004572:	f003 030c 	and.w	r3, r3, #12
 8004576:	2b0c      	cmp	r3, #12
 8004578:	f200 8206 	bhi.w	8004988 <HAL_RCC_GetSysClockFreq+0x440>
 800457c:	a201      	add	r2, pc, #4	; (adr r2, 8004584 <HAL_RCC_GetSysClockFreq+0x3c>)
 800457e:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8004582:	bf00      	nop
 8004584:	080045b9 	.word	0x080045b9
 8004588:	08004989 	.word	0x08004989
 800458c:	08004989 	.word	0x08004989
 8004590:	08004989 	.word	0x08004989
 8004594:	080045c1 	.word	0x080045c1
 8004598:	08004989 	.word	0x08004989
 800459c:	08004989 	.word	0x08004989
 80045a0:	08004989 	.word	0x08004989
 80045a4:	080045c9 	.word	0x080045c9
 80045a8:	08004989 	.word	0x08004989
 80045ac:	08004989 	.word	0x08004989
 80045b0:	08004989 	.word	0x08004989
 80045b4:	080047b9 	.word	0x080047b9
  {
    case RCC_CFGR_SWS_HSI:  /* HSI used as system clock source */
    {
      sysclockfreq = HSI_VALUE;
 80045b8:	4bb9      	ldr	r3, [pc, #740]	; (80048a0 <HAL_RCC_GetSysClockFreq+0x358>)
 80045ba:	f8c7 30b0 	str.w	r3, [r7, #176]	; 0xb0
       break;
 80045be:	e1e7      	b.n	8004990 <HAL_RCC_GetSysClockFreq+0x448>
    }
    case RCC_CFGR_SWS_HSE:  /* HSE used as system clock  source */
    {
      sysclockfreq = HSE_VALUE;
 80045c0:	4bb8      	ldr	r3, [pc, #736]	; (80048a4 <HAL_RCC_GetSysClockFreq+0x35c>)
 80045c2:	f8c7 30b0 	str.w	r3, [r7, #176]	; 0xb0
      break;
 80045c6:	e1e3      	b.n	8004990 <HAL_RCC_GetSysClockFreq+0x448>
    }
    case RCC_CFGR_SWS_PLL:  /* PLL/PLLP used as system clock  source */
    {
      /* PLL_VCO = (HSE_VALUE or HSI_VALUE / PLLM) * PLLN
      SYSCLK = PLL_VCO / PLLP */
      pllm = RCC->PLLCFGR & RCC_PLLCFGR_PLLM;
 80045c8:	4bb4      	ldr	r3, [pc, #720]	; (800489c <HAL_RCC_GetSysClockFreq+0x354>)
 80045ca:	685b      	ldr	r3, [r3, #4]
 80045cc:	f003 033f 	and.w	r3, r3, #63	; 0x3f
 80045d0:	f8c7 30ac 	str.w	r3, [r7, #172]	; 0xac
      if(__HAL_RCC_GET_PLL_OSCSOURCE() != RCC_PLLSOURCE_HSI)
 80045d4:	4bb1      	ldr	r3, [pc, #708]	; (800489c <HAL_RCC_GetSysClockFreq+0x354>)
 80045d6:	685b      	ldr	r3, [r3, #4]
 80045d8:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 80045dc:	2b00      	cmp	r3, #0
 80045de:	d071      	beq.n	80046c4 <HAL_RCC_GetSysClockFreq+0x17c>
      {
        /* HSE used as PLL clock source */
        pllvco = (uint32_t) ((((uint64_t) HSE_VALUE * ((uint64_t) ((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 80045e0:	4bae      	ldr	r3, [pc, #696]	; (800489c <HAL_RCC_GetSysClockFreq+0x354>)
 80045e2:	685b      	ldr	r3, [r3, #4]
 80045e4:	099b      	lsrs	r3, r3, #6
 80045e6:	2200      	movs	r2, #0
 80045e8:	f8c7 3098 	str.w	r3, [r7, #152]	; 0x98
 80045ec:	f8c7 209c 	str.w	r2, [r7, #156]	; 0x9c
 80045f0:	f8d7 3098 	ldr.w	r3, [r7, #152]	; 0x98
 80045f4:	f3c3 0308 	ubfx	r3, r3, #0, #9
 80045f8:	f8c7 3090 	str.w	r3, [r7, #144]	; 0x90
 80045fc:	2300      	movs	r3, #0
 80045fe:	f8c7 3094 	str.w	r3, [r7, #148]	; 0x94
 8004602:	e9d7 4524 	ldrd	r4, r5, [r7, #144]	; 0x90
 8004606:	4622      	mov	r2, r4
 8004608:	462b      	mov	r3, r5
 800460a:	f04f 0000 	mov.w	r0, #0
 800460e:	f04f 0100 	mov.w	r1, #0
 8004612:	0159      	lsls	r1, r3, #5
 8004614:	ea41 61d2 	orr.w	r1, r1, r2, lsr #27
 8004618:	0150      	lsls	r0, r2, #5
 800461a:	4602      	mov	r2, r0
 800461c:	460b      	mov	r3, r1
 800461e:	4621      	mov	r1, r4
 8004620:	1a51      	subs	r1, r2, r1
 8004622:	6439      	str	r1, [r7, #64]	; 0x40
 8004624:	4629      	mov	r1, r5
 8004626:	eb63 0301 	sbc.w	r3, r3, r1
 800462a:	647b      	str	r3, [r7, #68]	; 0x44
 800462c:	f04f 0200 	mov.w	r2, #0
 8004630:	f04f 0300 	mov.w	r3, #0
 8004634:	e9d7 8910 	ldrd	r8, r9, [r7, #64]	; 0x40
 8004638:	4649      	mov	r1, r9
 800463a:	018b      	lsls	r3, r1, #6
 800463c:	4641      	mov	r1, r8
 800463e:	ea43 6391 	orr.w	r3, r3, r1, lsr #26
 8004642:	4641      	mov	r1, r8
 8004644:	018a      	lsls	r2, r1, #6
 8004646:	4641      	mov	r1, r8
 8004648:	1a51      	subs	r1, r2, r1
 800464a:	63b9      	str	r1, [r7, #56]	; 0x38
 800464c:	4649      	mov	r1, r9
 800464e:	eb63 0301 	sbc.w	r3, r3, r1
 8004652:	63fb      	str	r3, [r7, #60]	; 0x3c
 8004654:	f04f 0200 	mov.w	r2, #0
 8004658:	f04f 0300 	mov.w	r3, #0
 800465c:	e9d7 890e 	ldrd	r8, r9, [r7, #56]	; 0x38
 8004660:	4649      	mov	r1, r9
 8004662:	00cb      	lsls	r3, r1, #3
 8004664:	4641      	mov	r1, r8
 8004666:	ea43 7351 	orr.w	r3, r3, r1, lsr #29
 800466a:	4641      	mov	r1, r8
 800466c:	00ca      	lsls	r2, r1, #3
 800466e:	4610      	mov	r0, r2
 8004670:	4619      	mov	r1, r3
 8004672:	4603      	mov	r3, r0
 8004674:	4622      	mov	r2, r4
 8004676:	189b      	adds	r3, r3, r2
 8004678:	633b      	str	r3, [r7, #48]	; 0x30
 800467a:	462b      	mov	r3, r5
 800467c:	460a      	mov	r2, r1
 800467e:	eb42 0303 	adc.w	r3, r2, r3
 8004682:	637b      	str	r3, [r7, #52]	; 0x34
 8004684:	f04f 0200 	mov.w	r2, #0
 8004688:	f04f 0300 	mov.w	r3, #0
 800468c:	e9d7 450c 	ldrd	r4, r5, [r7, #48]	; 0x30
 8004690:	4629      	mov	r1, r5
 8004692:	024b      	lsls	r3, r1, #9
 8004694:	4621      	mov	r1, r4
 8004696:	ea43 53d1 	orr.w	r3, r3, r1, lsr #23
 800469a:	4621      	mov	r1, r4
 800469c:	024a      	lsls	r2, r1, #9
 800469e:	4610      	mov	r0, r2
 80046a0:	4619      	mov	r1, r3
 80046a2:	f8d7 30ac 	ldr.w	r3, [r7, #172]	; 0xac
 80046a6:	2200      	movs	r2, #0
 80046a8:	f8c7 3088 	str.w	r3, [r7, #136]	; 0x88
 80046ac:	f8c7 208c 	str.w	r2, [r7, #140]	; 0x8c
 80046b0:	e9d7 2322 	ldrd	r2, r3, [r7, #136]	; 0x88
 80046b4:	f7fc fae8 	bl	8000c88 <__aeabi_uldivmod>
 80046b8:	4602      	mov	r2, r0
 80046ba:	460b      	mov	r3, r1
 80046bc:	4613      	mov	r3, r2
 80046be:	f8c7 30b4 	str.w	r3, [r7, #180]	; 0xb4
 80046c2:	e067      	b.n	8004794 <HAL_RCC_GetSysClockFreq+0x24c>
      }
      else
      {
        /* HSI used as PLL clock source */
        pllvco = (uint32_t) ((((uint64_t) HSI_VALUE * ((uint64_t) ((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 80046c4:	4b75      	ldr	r3, [pc, #468]	; (800489c <HAL_RCC_GetSysClockFreq+0x354>)
 80046c6:	685b      	ldr	r3, [r3, #4]
 80046c8:	099b      	lsrs	r3, r3, #6
 80046ca:	2200      	movs	r2, #0
 80046cc:	f8c7 3080 	str.w	r3, [r7, #128]	; 0x80
 80046d0:	f8c7 2084 	str.w	r2, [r7, #132]	; 0x84
 80046d4:	f8d7 3080 	ldr.w	r3, [r7, #128]	; 0x80
 80046d8:	f3c3 0308 	ubfx	r3, r3, #0, #9
 80046dc:	67bb      	str	r3, [r7, #120]	; 0x78
 80046de:	2300      	movs	r3, #0
 80046e0:	67fb      	str	r3, [r7, #124]	; 0x7c
 80046e2:	e9d7 451e 	ldrd	r4, r5, [r7, #120]	; 0x78
 80046e6:	4622      	mov	r2, r4
 80046e8:	462b      	mov	r3, r5
 80046ea:	f04f 0000 	mov.w	r0, #0
 80046ee:	f04f 0100 	mov.w	r1, #0
 80046f2:	0159      	lsls	r1, r3, #5
 80046f4:	ea41 61d2 	orr.w	r1, r1, r2, lsr #27
 80046f8:	0150      	lsls	r0, r2, #5
 80046fa:	4602      	mov	r2, r0
 80046fc:	460b      	mov	r3, r1
 80046fe:	4621      	mov	r1, r4
 8004700:	1a51      	subs	r1, r2, r1
 8004702:	62b9      	str	r1, [r7, #40]	; 0x28
 8004704:	4629      	mov	r1, r5
 8004706:	eb63 0301 	sbc.w	r3, r3, r1
 800470a:	62fb      	str	r3, [r7, #44]	; 0x2c
 800470c:	f04f 0200 	mov.w	r2, #0
 8004710:	f04f 0300 	mov.w	r3, #0
 8004714:	e9d7 890a 	ldrd	r8, r9, [r7, #40]	; 0x28
 8004718:	4649      	mov	r1, r9
 800471a:	018b      	lsls	r3, r1, #6
 800471c:	4641      	mov	r1, r8
 800471e:	ea43 6391 	orr.w	r3, r3, r1, lsr #26
 8004722:	4641      	mov	r1, r8
 8004724:	018a      	lsls	r2, r1, #6
 8004726:	4641      	mov	r1, r8
 8004728:	ebb2 0a01 	subs.w	sl, r2, r1
 800472c:	4649      	mov	r1, r9
 800472e:	eb63 0b01 	sbc.w	fp, r3, r1
 8004732:	f04f 0200 	mov.w	r2, #0
 8004736:	f04f 0300 	mov.w	r3, #0
 800473a:	ea4f 03cb 	mov.w	r3, fp, lsl #3
 800473e:	ea43 735a 	orr.w	r3, r3, sl, lsr #29
 8004742:	ea4f 02ca 	mov.w	r2, sl, lsl #3
 8004746:	4692      	mov	sl, r2
 8004748:	469b      	mov	fp, r3
 800474a:	4623      	mov	r3, r4
 800474c:	eb1a 0303 	adds.w	r3, sl, r3
 8004750:	623b      	str	r3, [r7, #32]
 8004752:	462b      	mov	r3, r5
 8004754:	eb4b 0303 	adc.w	r3, fp, r3
 8004758:	627b      	str	r3, [r7, #36]	; 0x24
 800475a:	f04f 0200 	mov.w	r2, #0
 800475e:	f04f 0300 	mov.w	r3, #0
 8004762:	e9d7 4508 	ldrd	r4, r5, [r7, #32]
 8004766:	4629      	mov	r1, r5
 8004768:	028b      	lsls	r3, r1, #10
 800476a:	4621      	mov	r1, r4
 800476c:	ea43 5391 	orr.w	r3, r3, r1, lsr #22
 8004770:	4621      	mov	r1, r4
 8004772:	028a      	lsls	r2, r1, #10
 8004774:	4610      	mov	r0, r2
 8004776:	4619      	mov	r1, r3
 8004778:	f8d7 30ac 	ldr.w	r3, [r7, #172]	; 0xac
 800477c:	2200      	movs	r2, #0
 800477e:	673b      	str	r3, [r7, #112]	; 0x70
 8004780:	677a      	str	r2, [r7, #116]	; 0x74
 8004782:	e9d7 231c 	ldrd	r2, r3, [r7, #112]	; 0x70
 8004786:	f7fc fa7f 	bl	8000c88 <__aeabi_uldivmod>
 800478a:	4602      	mov	r2, r0
 800478c:	460b      	mov	r3, r1
 800478e:	4613      	mov	r3, r2
 8004790:	f8c7 30b4 	str.w	r3, [r7, #180]	; 0xb4
      }
      pllp = ((((RCC->PLLCFGR & RCC_PLLCFGR_PLLP) >> RCC_PLLCFGR_PLLP_Pos) + 1U) *2U);
 8004794:	4b41      	ldr	r3, [pc, #260]	; (800489c <HAL_RCC_GetSysClockFreq+0x354>)
 8004796:	685b      	ldr	r3, [r3, #4]
 8004798:	0c1b      	lsrs	r3, r3, #16
 800479a:	f003 0303 	and.w	r3, r3, #3
 800479e:	3301      	adds	r3, #1
 80047a0:	005b      	lsls	r3, r3, #1
 80047a2:	f8c7 30a8 	str.w	r3, [r7, #168]	; 0xa8

      sysclockfreq = pllvco/pllp;
 80047a6:	f8d7 20b4 	ldr.w	r2, [r7, #180]	; 0xb4
 80047aa:	f8d7 30a8 	ldr.w	r3, [r7, #168]	; 0xa8
 80047ae:	fbb2 f3f3 	udiv	r3, r2, r3
 80047b2:	f8c7 30b0 	str.w	r3, [r7, #176]	; 0xb0
      break;
 80047b6:	e0eb      	b.n	8004990 <HAL_RCC_GetSysClockFreq+0x448>
    }
    case RCC_CFGR_SWS_PLLR:  /* PLL/PLLR used as system clock  source */
    {
      /* PLL_VCO = (HSE_VALUE or HSI_VALUE / PLLM) * PLLN
      SYSCLK = PLL_VCO / PLLR */
      pllm = RCC->PLLCFGR & RCC_PLLCFGR_PLLM;
 80047b8:	4b38      	ldr	r3, [pc, #224]	; (800489c <HAL_RCC_GetSysClockFreq+0x354>)
 80047ba:	685b      	ldr	r3, [r3, #4]
 80047bc:	f003 033f 	and.w	r3, r3, #63	; 0x3f
 80047c0:	f8c7 30ac 	str.w	r3, [r7, #172]	; 0xac
      if(__HAL_RCC_GET_PLL_OSCSOURCE() != RCC_PLLSOURCE_HSI)
 80047c4:	4b35      	ldr	r3, [pc, #212]	; (800489c <HAL_RCC_GetSysClockFreq+0x354>)
 80047c6:	685b      	ldr	r3, [r3, #4]
 80047c8:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 80047cc:	2b00      	cmp	r3, #0
 80047ce:	d06b      	beq.n	80048a8 <HAL_RCC_GetSysClockFreq+0x360>
      {
        /* HSE used as PLL clock source */
        pllvco = (uint32_t) ((((uint64_t) HSE_VALUE * ((uint64_t) ((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 80047d0:	4b32      	ldr	r3, [pc, #200]	; (800489c <HAL_RCC_GetSysClockFreq+0x354>)
 80047d2:	685b      	ldr	r3, [r3, #4]
 80047d4:	099b      	lsrs	r3, r3, #6
 80047d6:	2200      	movs	r2, #0
 80047d8:	66bb      	str	r3, [r7, #104]	; 0x68
 80047da:	66fa      	str	r2, [r7, #108]	; 0x6c
 80047dc:	6ebb      	ldr	r3, [r7, #104]	; 0x68
 80047de:	f3c3 0308 	ubfx	r3, r3, #0, #9
 80047e2:	663b      	str	r3, [r7, #96]	; 0x60
 80047e4:	2300      	movs	r3, #0
 80047e6:	667b      	str	r3, [r7, #100]	; 0x64
 80047e8:	e9d7 4518 	ldrd	r4, r5, [r7, #96]	; 0x60
 80047ec:	4622      	mov	r2, r4
 80047ee:	462b      	mov	r3, r5
 80047f0:	f04f 0000 	mov.w	r0, #0
 80047f4:	f04f 0100 	mov.w	r1, #0
 80047f8:	0159      	lsls	r1, r3, #5
 80047fa:	ea41 61d2 	orr.w	r1, r1, r2, lsr #27
 80047fe:	0150      	lsls	r0, r2, #5
 8004800:	4602      	mov	r2, r0
 8004802:	460b      	mov	r3, r1
 8004804:	4621      	mov	r1, r4
 8004806:	1a51      	subs	r1, r2, r1
 8004808:	61b9      	str	r1, [r7, #24]
 800480a:	4629      	mov	r1, r5
 800480c:	eb63 0301 	sbc.w	r3, r3, r1
 8004810:	61fb      	str	r3, [r7, #28]
 8004812:	f04f 0200 	mov.w	r2, #0
 8004816:	f04f 0300 	mov.w	r3, #0
 800481a:	e9d7 ab06 	ldrd	sl, fp, [r7, #24]
 800481e:	4659      	mov	r1, fp
 8004820:	018b      	lsls	r3, r1, #6
 8004822:	4651      	mov	r1, sl
 8004824:	ea43 6391 	orr.w	r3, r3, r1, lsr #26
 8004828:	4651      	mov	r1, sl
 800482a:	018a      	lsls	r2, r1, #6
 800482c:	4651      	mov	r1, sl
 800482e:	ebb2 0801 	subs.w	r8, r2, r1
 8004832:	4659      	mov	r1, fp
 8004834:	eb63 0901 	sbc.w	r9, r3, r1
 8004838:	f04f 0200 	mov.w	r2, #0
 800483c:	f04f 0300 	mov.w	r3, #0
 8004840:	ea4f 03c9 	mov.w	r3, r9, lsl #3
 8004844:	ea43 7358 	orr.w	r3, r3, r8, lsr #29
 8004848:	ea4f 02c8 	mov.w	r2, r8, lsl #3
 800484c:	4690      	mov	r8, r2
 800484e:	4699      	mov	r9, r3
 8004850:	4623      	mov	r3, r4
 8004852:	eb18 0303 	adds.w	r3, r8, r3
 8004856:	613b      	str	r3, [r7, #16]
 8004858:	462b      	mov	r3, r5
 800485a:	eb49 0303 	adc.w	r3, r9, r3
 800485e:	617b      	str	r3, [r7, #20]
 8004860:	f04f 0200 	mov.w	r2, #0
 8004864:	f04f 0300 	mov.w	r3, #0
 8004868:	e9d7 4504 	ldrd	r4, r5, [r7, #16]
 800486c:	4629      	mov	r1, r5
 800486e:	024b      	lsls	r3, r1, #9
 8004870:	4621      	mov	r1, r4
 8004872:	ea43 53d1 	orr.w	r3, r3, r1, lsr #23
 8004876:	4621      	mov	r1, r4
 8004878:	024a      	lsls	r2, r1, #9
 800487a:	4610      	mov	r0, r2
 800487c:	4619      	mov	r1, r3
 800487e:	f8d7 30ac 	ldr.w	r3, [r7, #172]	; 0xac
 8004882:	2200      	movs	r2, #0
 8004884:	65bb      	str	r3, [r7, #88]	; 0x58
 8004886:	65fa      	str	r2, [r7, #92]	; 0x5c
 8004888:	e9d7 2316 	ldrd	r2, r3, [r7, #88]	; 0x58
 800488c:	f7fc f9fc 	bl	8000c88 <__aeabi_uldivmod>
 8004890:	4602      	mov	r2, r0
 8004892:	460b      	mov	r3, r1
 8004894:	4613      	mov	r3, r2
 8004896:	f8c7 30b4 	str.w	r3, [r7, #180]	; 0xb4
 800489a:	e065      	b.n	8004968 <HAL_RCC_GetSysClockFreq+0x420>
 800489c:	40023800 	.word	0x40023800
 80048a0:	00f42400 	.word	0x00f42400
 80048a4:	007a1200 	.word	0x007a1200
      }
      else
      {
        /* HSI used as PLL clock source */
        pllvco = (uint32_t) ((((uint64_t) HSI_VALUE * ((uint64_t) ((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 80048a8:	4b3d      	ldr	r3, [pc, #244]	; (80049a0 <HAL_RCC_GetSysClockFreq+0x458>)
 80048aa:	685b      	ldr	r3, [r3, #4]
 80048ac:	099b      	lsrs	r3, r3, #6
 80048ae:	2200      	movs	r2, #0
 80048b0:	4618      	mov	r0, r3
 80048b2:	4611      	mov	r1, r2
 80048b4:	f3c0 0308 	ubfx	r3, r0, #0, #9
 80048b8:	653b      	str	r3, [r7, #80]	; 0x50
 80048ba:	2300      	movs	r3, #0
 80048bc:	657b      	str	r3, [r7, #84]	; 0x54
 80048be:	e9d7 8914 	ldrd	r8, r9, [r7, #80]	; 0x50
 80048c2:	4642      	mov	r2, r8
 80048c4:	464b      	mov	r3, r9
 80048c6:	f04f 0000 	mov.w	r0, #0
 80048ca:	f04f 0100 	mov.w	r1, #0
 80048ce:	0159      	lsls	r1, r3, #5
 80048d0:	ea41 61d2 	orr.w	r1, r1, r2, lsr #27
 80048d4:	0150      	lsls	r0, r2, #5
 80048d6:	4602      	mov	r2, r0
 80048d8:	460b      	mov	r3, r1
 80048da:	4641      	mov	r1, r8
 80048dc:	1a51      	subs	r1, r2, r1
 80048de:	60b9      	str	r1, [r7, #8]
 80048e0:	4649      	mov	r1, r9
 80048e2:	eb63 0301 	sbc.w	r3, r3, r1
 80048e6:	60fb      	str	r3, [r7, #12]
 80048e8:	f04f 0200 	mov.w	r2, #0
 80048ec:	f04f 0300 	mov.w	r3, #0
 80048f0:	e9d7 ab02 	ldrd	sl, fp, [r7, #8]
 80048f4:	4659      	mov	r1, fp
 80048f6:	018b      	lsls	r3, r1, #6
 80048f8:	4651      	mov	r1, sl
 80048fa:	ea43 6391 	orr.w	r3, r3, r1, lsr #26
 80048fe:	4651      	mov	r1, sl
 8004900:	018a      	lsls	r2, r1, #6
 8004902:	4651      	mov	r1, sl
 8004904:	1a54      	subs	r4, r2, r1
 8004906:	4659      	mov	r1, fp
 8004908:	eb63 0501 	sbc.w	r5, r3, r1
 800490c:	f04f 0200 	mov.w	r2, #0
 8004910:	f04f 0300 	mov.w	r3, #0
 8004914:	00eb      	lsls	r3, r5, #3
 8004916:	ea43 7354 	orr.w	r3, r3, r4, lsr #29
 800491a:	00e2      	lsls	r2, r4, #3
 800491c:	4614      	mov	r4, r2
 800491e:	461d      	mov	r5, r3
 8004920:	4643      	mov	r3, r8
 8004922:	18e3      	adds	r3, r4, r3
 8004924:	603b      	str	r3, [r7, #0]
 8004926:	464b      	mov	r3, r9
 8004928:	eb45 0303 	adc.w	r3, r5, r3
 800492c:	607b      	str	r3, [r7, #4]
 800492e:	f04f 0200 	mov.w	r2, #0
 8004932:	f04f 0300 	mov.w	r3, #0
 8004936:	e9d7 4500 	ldrd	r4, r5, [r7]
 800493a:	4629      	mov	r1, r5
 800493c:	028b      	lsls	r3, r1, #10
 800493e:	4621      	mov	r1, r4
 8004940:	ea43 5391 	orr.w	r3, r3, r1, lsr #22
 8004944:	4621      	mov	r1, r4
 8004946:	028a      	lsls	r2, r1, #10
 8004948:	4610      	mov	r0, r2
 800494a:	4619      	mov	r1, r3
 800494c:	f8d7 30ac 	ldr.w	r3, [r7, #172]	; 0xac
 8004950:	2200      	movs	r2, #0
 8004952:	64bb      	str	r3, [r7, #72]	; 0x48
 8004954:	64fa      	str	r2, [r7, #76]	; 0x4c
 8004956:	e9d7 2312 	ldrd	r2, r3, [r7, #72]	; 0x48
 800495a:	f7fc f995 	bl	8000c88 <__aeabi_uldivmod>
 800495e:	4602      	mov	r2, r0
 8004960:	460b      	mov	r3, r1
 8004962:	4613      	mov	r3, r2
 8004964:	f8c7 30b4 	str.w	r3, [r7, #180]	; 0xb4
      }
      pllr = ((RCC->PLLCFGR & RCC_PLLCFGR_PLLR) >> RCC_PLLCFGR_PLLR_Pos);
 8004968:	4b0d      	ldr	r3, [pc, #52]	; (80049a0 <HAL_RCC_GetSysClockFreq+0x458>)
 800496a:	685b      	ldr	r3, [r3, #4]
 800496c:	0f1b      	lsrs	r3, r3, #28
 800496e:	f003 0307 	and.w	r3, r3, #7
 8004972:	f8c7 30a4 	str.w	r3, [r7, #164]	; 0xa4

      sysclockfreq = pllvco/pllr;
 8004976:	f8d7 20b4 	ldr.w	r2, [r7, #180]	; 0xb4
 800497a:	f8d7 30a4 	ldr.w	r3, [r7, #164]	; 0xa4
 800497e:	fbb2 f3f3 	udiv	r3, r2, r3
 8004982:	f8c7 30b0 	str.w	r3, [r7, #176]	; 0xb0
      break;
 8004986:	e003      	b.n	8004990 <HAL_RCC_GetSysClockFreq+0x448>
    }
    default:
    {
      sysclockfreq = HSI_VALUE;
 8004988:	4b06      	ldr	r3, [pc, #24]	; (80049a4 <HAL_RCC_GetSysClockFreq+0x45c>)
 800498a:	f8c7 30b0 	str.w	r3, [r7, #176]	; 0xb0
      break;
 800498e:	bf00      	nop
    }
  }
  return sysclockfreq;
 8004990:	f8d7 30b0 	ldr.w	r3, [r7, #176]	; 0xb0
}
 8004994:	4618      	mov	r0, r3
 8004996:	37b8      	adds	r7, #184	; 0xb8
 8004998:	46bd      	mov	sp, r7
 800499a:	e8bd 8fb0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, sl, fp, pc}
 800499e:	bf00      	nop
 80049a0:	40023800 	.word	0x40023800
 80049a4:	00f42400 	.word	0x00f42400

080049a8 <HAL_RCC_OscConfig>:
  * @note   This function add the PLL/PLLR factor management during PLL configuration this feature
  *         is only available in STM32F410xx/STM32F446xx/STM32F469xx/STM32F479xx/STM32F412Zx/STM32F412Vx/STM32F412Rx/STM32F412Cx devices
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 80049a8:	b580      	push	{r7, lr}
 80049aa:	b086      	sub	sp, #24
 80049ac:	af00      	add	r7, sp, #0
 80049ae:	6078      	str	r0, [r7, #4]
  uint32_t tickstart, pll_config;

  /* Check Null pointer */
  if(RCC_OscInitStruct == NULL)
 80049b0:	687b      	ldr	r3, [r7, #4]
 80049b2:	2b00      	cmp	r3, #0
 80049b4:	d101      	bne.n	80049ba <HAL_RCC_OscConfig+0x12>
  {
    return HAL_ERROR;
 80049b6:	2301      	movs	r3, #1
 80049b8:	e28d      	b.n	8004ed6 <HAL_RCC_OscConfig+0x52e>
  }

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));
  /*------------------------------- HSE Configuration ------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 80049ba:	687b      	ldr	r3, [r7, #4]
 80049bc:	681b      	ldr	r3, [r3, #0]
 80049be:	f003 0301 	and.w	r3, r3, #1
 80049c2:	2b00      	cmp	r3, #0
 80049c4:	f000 8083 	beq.w	8004ace <HAL_RCC_OscConfig+0x126>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));
    /* When the HSE is used as system clock or clock source for PLL in these cases HSE will not disabled */
#if defined(STM32F446xx)
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSE)                                                                     ||\
 80049c8:	4b94      	ldr	r3, [pc, #592]	; (8004c1c <HAL_RCC_OscConfig+0x274>)
 80049ca:	689b      	ldr	r3, [r3, #8]
 80049cc:	f003 030c 	and.w	r3, r3, #12
 80049d0:	2b04      	cmp	r3, #4
 80049d2:	d019      	beq.n	8004a08 <HAL_RCC_OscConfig+0x60>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)) ||\
 80049d4:	4b91      	ldr	r3, [pc, #580]	; (8004c1c <HAL_RCC_OscConfig+0x274>)
 80049d6:	689b      	ldr	r3, [r3, #8]
 80049d8:	f003 030c 	and.w	r3, r3, #12
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSE)                                                                     ||\
 80049dc:	2b08      	cmp	r3, #8
 80049de:	d106      	bne.n	80049ee <HAL_RCC_OscConfig+0x46>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)) ||\
 80049e0:	4b8e      	ldr	r3, [pc, #568]	; (8004c1c <HAL_RCC_OscConfig+0x274>)
 80049e2:	685b      	ldr	r3, [r3, #4]
 80049e4:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 80049e8:	f5b3 0f80 	cmp.w	r3, #4194304	; 0x400000
 80049ec:	d00c      	beq.n	8004a08 <HAL_RCC_OscConfig+0x60>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLLR) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)))
 80049ee:	4b8b      	ldr	r3, [pc, #556]	; (8004c1c <HAL_RCC_OscConfig+0x274>)
 80049f0:	689b      	ldr	r3, [r3, #8]
 80049f2:	f003 030c 	and.w	r3, r3, #12
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)) ||\
 80049f6:	2b0c      	cmp	r3, #12
 80049f8:	d112      	bne.n	8004a20 <HAL_RCC_OscConfig+0x78>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLLR) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)))
 80049fa:	4b88      	ldr	r3, [pc, #544]	; (8004c1c <HAL_RCC_OscConfig+0x274>)
 80049fc:	685b      	ldr	r3, [r3, #4]
 80049fe:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 8004a02:	f5b3 0f80 	cmp.w	r3, #4194304	; 0x400000
 8004a06:	d10b      	bne.n	8004a20 <HAL_RCC_OscConfig+0x78>
#else
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSE)                                                                     ||\
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)))
#endif /* STM32F446xx */
    {
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8004a08:	4b84      	ldr	r3, [pc, #528]	; (8004c1c <HAL_RCC_OscConfig+0x274>)
 8004a0a:	681b      	ldr	r3, [r3, #0]
 8004a0c:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8004a10:	2b00      	cmp	r3, #0
 8004a12:	d05b      	beq.n	8004acc <HAL_RCC_OscConfig+0x124>
 8004a14:	687b      	ldr	r3, [r7, #4]
 8004a16:	685b      	ldr	r3, [r3, #4]
 8004a18:	2b00      	cmp	r3, #0
 8004a1a:	d157      	bne.n	8004acc <HAL_RCC_OscConfig+0x124>
      {
        return HAL_ERROR;
 8004a1c:	2301      	movs	r3, #1
 8004a1e:	e25a      	b.n	8004ed6 <HAL_RCC_OscConfig+0x52e>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 8004a20:	687b      	ldr	r3, [r7, #4]
 8004a22:	685b      	ldr	r3, [r3, #4]
 8004a24:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8004a28:	d106      	bne.n	8004a38 <HAL_RCC_OscConfig+0x90>
 8004a2a:	4b7c      	ldr	r3, [pc, #496]	; (8004c1c <HAL_RCC_OscConfig+0x274>)
 8004a2c:	681b      	ldr	r3, [r3, #0]
 8004a2e:	4a7b      	ldr	r2, [pc, #492]	; (8004c1c <HAL_RCC_OscConfig+0x274>)
 8004a30:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8004a34:	6013      	str	r3, [r2, #0]
 8004a36:	e01d      	b.n	8004a74 <HAL_RCC_OscConfig+0xcc>
 8004a38:	687b      	ldr	r3, [r7, #4]
 8004a3a:	685b      	ldr	r3, [r3, #4]
 8004a3c:	f5b3 2fa0 	cmp.w	r3, #327680	; 0x50000
 8004a40:	d10c      	bne.n	8004a5c <HAL_RCC_OscConfig+0xb4>
 8004a42:	4b76      	ldr	r3, [pc, #472]	; (8004c1c <HAL_RCC_OscConfig+0x274>)
 8004a44:	681b      	ldr	r3, [r3, #0]
 8004a46:	4a75      	ldr	r2, [pc, #468]	; (8004c1c <HAL_RCC_OscConfig+0x274>)
 8004a48:	f443 2380 	orr.w	r3, r3, #262144	; 0x40000
 8004a4c:	6013      	str	r3, [r2, #0]
 8004a4e:	4b73      	ldr	r3, [pc, #460]	; (8004c1c <HAL_RCC_OscConfig+0x274>)
 8004a50:	681b      	ldr	r3, [r3, #0]
 8004a52:	4a72      	ldr	r2, [pc, #456]	; (8004c1c <HAL_RCC_OscConfig+0x274>)
 8004a54:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8004a58:	6013      	str	r3, [r2, #0]
 8004a5a:	e00b      	b.n	8004a74 <HAL_RCC_OscConfig+0xcc>
 8004a5c:	4b6f      	ldr	r3, [pc, #444]	; (8004c1c <HAL_RCC_OscConfig+0x274>)
 8004a5e:	681b      	ldr	r3, [r3, #0]
 8004a60:	4a6e      	ldr	r2, [pc, #440]	; (8004c1c <HAL_RCC_OscConfig+0x274>)
 8004a62:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 8004a66:	6013      	str	r3, [r2, #0]
 8004a68:	4b6c      	ldr	r3, [pc, #432]	; (8004c1c <HAL_RCC_OscConfig+0x274>)
 8004a6a:	681b      	ldr	r3, [r3, #0]
 8004a6c:	4a6b      	ldr	r2, [pc, #428]	; (8004c1c <HAL_RCC_OscConfig+0x274>)
 8004a6e:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 8004a72:	6013      	str	r3, [r2, #0]

      /* Check the HSE State */
      if((RCC_OscInitStruct->HSEState) != RCC_HSE_OFF)
 8004a74:	687b      	ldr	r3, [r7, #4]
 8004a76:	685b      	ldr	r3, [r3, #4]
 8004a78:	2b00      	cmp	r3, #0
 8004a7a:	d013      	beq.n	8004aa4 <HAL_RCC_OscConfig+0xfc>
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8004a7c:	f7fe f8d6 	bl	8002c2c <HAL_GetTick>
 8004a80:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8004a82:	e008      	b.n	8004a96 <HAL_RCC_OscConfig+0xee>
        {
          if((HAL_GetTick() - tickstart ) > HSE_TIMEOUT_VALUE)
 8004a84:	f7fe f8d2 	bl	8002c2c <HAL_GetTick>
 8004a88:	4602      	mov	r2, r0
 8004a8a:	693b      	ldr	r3, [r7, #16]
 8004a8c:	1ad3      	subs	r3, r2, r3
 8004a8e:	2b64      	cmp	r3, #100	; 0x64
 8004a90:	d901      	bls.n	8004a96 <HAL_RCC_OscConfig+0xee>
          {
            return HAL_TIMEOUT;
 8004a92:	2303      	movs	r3, #3
 8004a94:	e21f      	b.n	8004ed6 <HAL_RCC_OscConfig+0x52e>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8004a96:	4b61      	ldr	r3, [pc, #388]	; (8004c1c <HAL_RCC_OscConfig+0x274>)
 8004a98:	681b      	ldr	r3, [r3, #0]
 8004a9a:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8004a9e:	2b00      	cmp	r3, #0
 8004aa0:	d0f0      	beq.n	8004a84 <HAL_RCC_OscConfig+0xdc>
 8004aa2:	e014      	b.n	8004ace <HAL_RCC_OscConfig+0x126>
        }
      }
      else
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8004aa4:	f7fe f8c2 	bl	8002c2c <HAL_GetTick>
 8004aa8:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is bypassed or disabled */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 8004aaa:	e008      	b.n	8004abe <HAL_RCC_OscConfig+0x116>
        {
          if((HAL_GetTick() - tickstart ) > HSE_TIMEOUT_VALUE)
 8004aac:	f7fe f8be 	bl	8002c2c <HAL_GetTick>
 8004ab0:	4602      	mov	r2, r0
 8004ab2:	693b      	ldr	r3, [r7, #16]
 8004ab4:	1ad3      	subs	r3, r2, r3
 8004ab6:	2b64      	cmp	r3, #100	; 0x64
 8004ab8:	d901      	bls.n	8004abe <HAL_RCC_OscConfig+0x116>
          {
            return HAL_TIMEOUT;
 8004aba:	2303      	movs	r3, #3
 8004abc:	e20b      	b.n	8004ed6 <HAL_RCC_OscConfig+0x52e>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 8004abe:	4b57      	ldr	r3, [pc, #348]	; (8004c1c <HAL_RCC_OscConfig+0x274>)
 8004ac0:	681b      	ldr	r3, [r3, #0]
 8004ac2:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8004ac6:	2b00      	cmp	r3, #0
 8004ac8:	d1f0      	bne.n	8004aac <HAL_RCC_OscConfig+0x104>
 8004aca:	e000      	b.n	8004ace <HAL_RCC_OscConfig+0x126>
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8004acc:	bf00      	nop
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 8004ace:	687b      	ldr	r3, [r7, #4]
 8004ad0:	681b      	ldr	r3, [r3, #0]
 8004ad2:	f003 0302 	and.w	r3, r3, #2
 8004ad6:	2b00      	cmp	r3, #0
 8004ad8:	d06f      	beq.n	8004bba <HAL_RCC_OscConfig+0x212>
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));

    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */
#if defined(STM32F446xx)
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSI)                                                                     ||\
 8004ada:	4b50      	ldr	r3, [pc, #320]	; (8004c1c <HAL_RCC_OscConfig+0x274>)
 8004adc:	689b      	ldr	r3, [r3, #8]
 8004ade:	f003 030c 	and.w	r3, r3, #12
 8004ae2:	2b00      	cmp	r3, #0
 8004ae4:	d017      	beq.n	8004b16 <HAL_RCC_OscConfig+0x16e>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)) ||\
 8004ae6:	4b4d      	ldr	r3, [pc, #308]	; (8004c1c <HAL_RCC_OscConfig+0x274>)
 8004ae8:	689b      	ldr	r3, [r3, #8]
 8004aea:	f003 030c 	and.w	r3, r3, #12
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSI)                                                                     ||\
 8004aee:	2b08      	cmp	r3, #8
 8004af0:	d105      	bne.n	8004afe <HAL_RCC_OscConfig+0x156>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)) ||\
 8004af2:	4b4a      	ldr	r3, [pc, #296]	; (8004c1c <HAL_RCC_OscConfig+0x274>)
 8004af4:	685b      	ldr	r3, [r3, #4]
 8004af6:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 8004afa:	2b00      	cmp	r3, #0
 8004afc:	d00b      	beq.n	8004b16 <HAL_RCC_OscConfig+0x16e>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLLR) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)))
 8004afe:	4b47      	ldr	r3, [pc, #284]	; (8004c1c <HAL_RCC_OscConfig+0x274>)
 8004b00:	689b      	ldr	r3, [r3, #8]
 8004b02:	f003 030c 	and.w	r3, r3, #12
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)) ||\
 8004b06:	2b0c      	cmp	r3, #12
 8004b08:	d11c      	bne.n	8004b44 <HAL_RCC_OscConfig+0x19c>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLLR) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)))
 8004b0a:	4b44      	ldr	r3, [pc, #272]	; (8004c1c <HAL_RCC_OscConfig+0x274>)
 8004b0c:	685b      	ldr	r3, [r3, #4]
 8004b0e:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 8004b12:	2b00      	cmp	r3, #0
 8004b14:	d116      	bne.n	8004b44 <HAL_RCC_OscConfig+0x19c>
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSI)                                                                     ||\
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)))
#endif /* STM32F446xx */
    {
      /* When HSI is used as system clock it will not disabled */
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 8004b16:	4b41      	ldr	r3, [pc, #260]	; (8004c1c <HAL_RCC_OscConfig+0x274>)
 8004b18:	681b      	ldr	r3, [r3, #0]
 8004b1a:	f003 0302 	and.w	r3, r3, #2
 8004b1e:	2b00      	cmp	r3, #0
 8004b20:	d005      	beq.n	8004b2e <HAL_RCC_OscConfig+0x186>
 8004b22:	687b      	ldr	r3, [r7, #4]
 8004b24:	68db      	ldr	r3, [r3, #12]
 8004b26:	2b01      	cmp	r3, #1
 8004b28:	d001      	beq.n	8004b2e <HAL_RCC_OscConfig+0x186>
      {
        return HAL_ERROR;
 8004b2a:	2301      	movs	r3, #1
 8004b2c:	e1d3      	b.n	8004ed6 <HAL_RCC_OscConfig+0x52e>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8004b2e:	4b3b      	ldr	r3, [pc, #236]	; (8004c1c <HAL_RCC_OscConfig+0x274>)
 8004b30:	681b      	ldr	r3, [r3, #0]
 8004b32:	f023 02f8 	bic.w	r2, r3, #248	; 0xf8
 8004b36:	687b      	ldr	r3, [r7, #4]
 8004b38:	691b      	ldr	r3, [r3, #16]
 8004b3a:	00db      	lsls	r3, r3, #3
 8004b3c:	4937      	ldr	r1, [pc, #220]	; (8004c1c <HAL_RCC_OscConfig+0x274>)
 8004b3e:	4313      	orrs	r3, r2
 8004b40:	600b      	str	r3, [r1, #0]
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 8004b42:	e03a      	b.n	8004bba <HAL_RCC_OscConfig+0x212>
      }
    }
    else
    {
      /* Check the HSI State */
      if((RCC_OscInitStruct->HSIState)!= RCC_HSI_OFF)
 8004b44:	687b      	ldr	r3, [r7, #4]
 8004b46:	68db      	ldr	r3, [r3, #12]
 8004b48:	2b00      	cmp	r3, #0
 8004b4a:	d020      	beq.n	8004b8e <HAL_RCC_OscConfig+0x1e6>
      {
        /* Enable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_ENABLE();
 8004b4c:	4b34      	ldr	r3, [pc, #208]	; (8004c20 <HAL_RCC_OscConfig+0x278>)
 8004b4e:	2201      	movs	r2, #1
 8004b50:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8004b52:	f7fe f86b 	bl	8002c2c <HAL_GetTick>
 8004b56:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8004b58:	e008      	b.n	8004b6c <HAL_RCC_OscConfig+0x1c4>
        {
          if((HAL_GetTick() - tickstart ) > HSI_TIMEOUT_VALUE)
 8004b5a:	f7fe f867 	bl	8002c2c <HAL_GetTick>
 8004b5e:	4602      	mov	r2, r0
 8004b60:	693b      	ldr	r3, [r7, #16]
 8004b62:	1ad3      	subs	r3, r2, r3
 8004b64:	2b02      	cmp	r3, #2
 8004b66:	d901      	bls.n	8004b6c <HAL_RCC_OscConfig+0x1c4>
          {
            return HAL_TIMEOUT;
 8004b68:	2303      	movs	r3, #3
 8004b6a:	e1b4      	b.n	8004ed6 <HAL_RCC_OscConfig+0x52e>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8004b6c:	4b2b      	ldr	r3, [pc, #172]	; (8004c1c <HAL_RCC_OscConfig+0x274>)
 8004b6e:	681b      	ldr	r3, [r3, #0]
 8004b70:	f003 0302 	and.w	r3, r3, #2
 8004b74:	2b00      	cmp	r3, #0
 8004b76:	d0f0      	beq.n	8004b5a <HAL_RCC_OscConfig+0x1b2>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8004b78:	4b28      	ldr	r3, [pc, #160]	; (8004c1c <HAL_RCC_OscConfig+0x274>)
 8004b7a:	681b      	ldr	r3, [r3, #0]
 8004b7c:	f023 02f8 	bic.w	r2, r3, #248	; 0xf8
 8004b80:	687b      	ldr	r3, [r7, #4]
 8004b82:	691b      	ldr	r3, [r3, #16]
 8004b84:	00db      	lsls	r3, r3, #3
 8004b86:	4925      	ldr	r1, [pc, #148]	; (8004c1c <HAL_RCC_OscConfig+0x274>)
 8004b88:	4313      	orrs	r3, r2
 8004b8a:	600b      	str	r3, [r1, #0]
 8004b8c:	e015      	b.n	8004bba <HAL_RCC_OscConfig+0x212>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 8004b8e:	4b24      	ldr	r3, [pc, #144]	; (8004c20 <HAL_RCC_OscConfig+0x278>)
 8004b90:	2200      	movs	r2, #0
 8004b92:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8004b94:	f7fe f84a 	bl	8002c2c <HAL_GetTick>
 8004b98:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 8004b9a:	e008      	b.n	8004bae <HAL_RCC_OscConfig+0x206>
        {
          if((HAL_GetTick() - tickstart ) > HSI_TIMEOUT_VALUE)
 8004b9c:	f7fe f846 	bl	8002c2c <HAL_GetTick>
 8004ba0:	4602      	mov	r2, r0
 8004ba2:	693b      	ldr	r3, [r7, #16]
 8004ba4:	1ad3      	subs	r3, r2, r3
 8004ba6:	2b02      	cmp	r3, #2
 8004ba8:	d901      	bls.n	8004bae <HAL_RCC_OscConfig+0x206>
          {
            return HAL_TIMEOUT;
 8004baa:	2303      	movs	r3, #3
 8004bac:	e193      	b.n	8004ed6 <HAL_RCC_OscConfig+0x52e>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 8004bae:	4b1b      	ldr	r3, [pc, #108]	; (8004c1c <HAL_RCC_OscConfig+0x274>)
 8004bb0:	681b      	ldr	r3, [r3, #0]
 8004bb2:	f003 0302 	and.w	r3, r3, #2
 8004bb6:	2b00      	cmp	r3, #0
 8004bb8:	d1f0      	bne.n	8004b9c <HAL_RCC_OscConfig+0x1f4>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 8004bba:	687b      	ldr	r3, [r7, #4]
 8004bbc:	681b      	ldr	r3, [r3, #0]
 8004bbe:	f003 0308 	and.w	r3, r3, #8
 8004bc2:	2b00      	cmp	r3, #0
 8004bc4:	d036      	beq.n	8004c34 <HAL_RCC_OscConfig+0x28c>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check the LSI State */
    if((RCC_OscInitStruct->LSIState)!= RCC_LSI_OFF)
 8004bc6:	687b      	ldr	r3, [r7, #4]
 8004bc8:	695b      	ldr	r3, [r3, #20]
 8004bca:	2b00      	cmp	r3, #0
 8004bcc:	d016      	beq.n	8004bfc <HAL_RCC_OscConfig+0x254>
    {
      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 8004bce:	4b15      	ldr	r3, [pc, #84]	; (8004c24 <HAL_RCC_OscConfig+0x27c>)
 8004bd0:	2201      	movs	r2, #1
 8004bd2:	601a      	str	r2, [r3, #0]

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8004bd4:	f7fe f82a 	bl	8002c2c <HAL_GetTick>
 8004bd8:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 8004bda:	e008      	b.n	8004bee <HAL_RCC_OscConfig+0x246>
      {
        if((HAL_GetTick() - tickstart ) > LSI_TIMEOUT_VALUE)
 8004bdc:	f7fe f826 	bl	8002c2c <HAL_GetTick>
 8004be0:	4602      	mov	r2, r0
 8004be2:	693b      	ldr	r3, [r7, #16]
 8004be4:	1ad3      	subs	r3, r2, r3
 8004be6:	2b02      	cmp	r3, #2
 8004be8:	d901      	bls.n	8004bee <HAL_RCC_OscConfig+0x246>
        {
          return HAL_TIMEOUT;
 8004bea:	2303      	movs	r3, #3
 8004bec:	e173      	b.n	8004ed6 <HAL_RCC_OscConfig+0x52e>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 8004bee:	4b0b      	ldr	r3, [pc, #44]	; (8004c1c <HAL_RCC_OscConfig+0x274>)
 8004bf0:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 8004bf2:	f003 0302 	and.w	r3, r3, #2
 8004bf6:	2b00      	cmp	r3, #0
 8004bf8:	d0f0      	beq.n	8004bdc <HAL_RCC_OscConfig+0x234>
 8004bfa:	e01b      	b.n	8004c34 <HAL_RCC_OscConfig+0x28c>
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 8004bfc:	4b09      	ldr	r3, [pc, #36]	; (8004c24 <HAL_RCC_OscConfig+0x27c>)
 8004bfe:	2200      	movs	r2, #0
 8004c00:	601a      	str	r2, [r3, #0]

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8004c02:	f7fe f813 	bl	8002c2c <HAL_GetTick>
 8004c06:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 8004c08:	e00e      	b.n	8004c28 <HAL_RCC_OscConfig+0x280>
      {
        if((HAL_GetTick() - tickstart ) > LSI_TIMEOUT_VALUE)
 8004c0a:	f7fe f80f 	bl	8002c2c <HAL_GetTick>
 8004c0e:	4602      	mov	r2, r0
 8004c10:	693b      	ldr	r3, [r7, #16]
 8004c12:	1ad3      	subs	r3, r2, r3
 8004c14:	2b02      	cmp	r3, #2
 8004c16:	d907      	bls.n	8004c28 <HAL_RCC_OscConfig+0x280>
        {
          return HAL_TIMEOUT;
 8004c18:	2303      	movs	r3, #3
 8004c1a:	e15c      	b.n	8004ed6 <HAL_RCC_OscConfig+0x52e>
 8004c1c:	40023800 	.word	0x40023800
 8004c20:	42470000 	.word	0x42470000
 8004c24:	42470e80 	.word	0x42470e80
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 8004c28:	4b8a      	ldr	r3, [pc, #552]	; (8004e54 <HAL_RCC_OscConfig+0x4ac>)
 8004c2a:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 8004c2c:	f003 0302 	and.w	r3, r3, #2
 8004c30:	2b00      	cmp	r3, #0
 8004c32:	d1ea      	bne.n	8004c0a <HAL_RCC_OscConfig+0x262>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 8004c34:	687b      	ldr	r3, [r7, #4]
 8004c36:	681b      	ldr	r3, [r3, #0]
 8004c38:	f003 0304 	and.w	r3, r3, #4
 8004c3c:	2b00      	cmp	r3, #0
 8004c3e:	f000 8097 	beq.w	8004d70 <HAL_RCC_OscConfig+0x3c8>
  {
    FlagStatus       pwrclkchanged = RESET;
 8004c42:	2300      	movs	r3, #0
 8004c44:	75fb      	strb	r3, [r7, #23]
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain of necessary */
    if(__HAL_RCC_PWR_IS_CLK_DISABLED())
 8004c46:	4b83      	ldr	r3, [pc, #524]	; (8004e54 <HAL_RCC_OscConfig+0x4ac>)
 8004c48:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8004c4a:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8004c4e:	2b00      	cmp	r3, #0
 8004c50:	d10f      	bne.n	8004c72 <HAL_RCC_OscConfig+0x2ca>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 8004c52:	2300      	movs	r3, #0
 8004c54:	60bb      	str	r3, [r7, #8]
 8004c56:	4b7f      	ldr	r3, [pc, #508]	; (8004e54 <HAL_RCC_OscConfig+0x4ac>)
 8004c58:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8004c5a:	4a7e      	ldr	r2, [pc, #504]	; (8004e54 <HAL_RCC_OscConfig+0x4ac>)
 8004c5c:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8004c60:	6413      	str	r3, [r2, #64]	; 0x40
 8004c62:	4b7c      	ldr	r3, [pc, #496]	; (8004e54 <HAL_RCC_OscConfig+0x4ac>)
 8004c64:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8004c66:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8004c6a:	60bb      	str	r3, [r7, #8]
 8004c6c:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 8004c6e:	2301      	movs	r3, #1
 8004c70:	75fb      	strb	r3, [r7, #23]
    }

    if(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8004c72:	4b79      	ldr	r3, [pc, #484]	; (8004e58 <HAL_RCC_OscConfig+0x4b0>)
 8004c74:	681b      	ldr	r3, [r3, #0]
 8004c76:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8004c7a:	2b00      	cmp	r3, #0
 8004c7c:	d118      	bne.n	8004cb0 <HAL_RCC_OscConfig+0x308>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR, PWR_CR_DBP);
 8004c7e:	4b76      	ldr	r3, [pc, #472]	; (8004e58 <HAL_RCC_OscConfig+0x4b0>)
 8004c80:	681b      	ldr	r3, [r3, #0]
 8004c82:	4a75      	ldr	r2, [pc, #468]	; (8004e58 <HAL_RCC_OscConfig+0x4b0>)
 8004c84:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8004c88:	6013      	str	r3, [r2, #0]

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 8004c8a:	f7fd ffcf 	bl	8002c2c <HAL_GetTick>
 8004c8e:	6138      	str	r0, [r7, #16]

      while(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8004c90:	e008      	b.n	8004ca4 <HAL_RCC_OscConfig+0x2fc>
      {
        if((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8004c92:	f7fd ffcb 	bl	8002c2c <HAL_GetTick>
 8004c96:	4602      	mov	r2, r0
 8004c98:	693b      	ldr	r3, [r7, #16]
 8004c9a:	1ad3      	subs	r3, r2, r3
 8004c9c:	2b02      	cmp	r3, #2
 8004c9e:	d901      	bls.n	8004ca4 <HAL_RCC_OscConfig+0x2fc>
        {
          return HAL_TIMEOUT;
 8004ca0:	2303      	movs	r3, #3
 8004ca2:	e118      	b.n	8004ed6 <HAL_RCC_OscConfig+0x52e>
      while(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8004ca4:	4b6c      	ldr	r3, [pc, #432]	; (8004e58 <HAL_RCC_OscConfig+0x4b0>)
 8004ca6:	681b      	ldr	r3, [r3, #0]
 8004ca8:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8004cac:	2b00      	cmp	r3, #0
 8004cae:	d0f0      	beq.n	8004c92 <HAL_RCC_OscConfig+0x2ea>
        }
      }
    }

    /* Set the new LSE configuration -----------------------------------------*/
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 8004cb0:	687b      	ldr	r3, [r7, #4]
 8004cb2:	689b      	ldr	r3, [r3, #8]
 8004cb4:	2b01      	cmp	r3, #1
 8004cb6:	d106      	bne.n	8004cc6 <HAL_RCC_OscConfig+0x31e>
 8004cb8:	4b66      	ldr	r3, [pc, #408]	; (8004e54 <HAL_RCC_OscConfig+0x4ac>)
 8004cba:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8004cbc:	4a65      	ldr	r2, [pc, #404]	; (8004e54 <HAL_RCC_OscConfig+0x4ac>)
 8004cbe:	f043 0301 	orr.w	r3, r3, #1
 8004cc2:	6713      	str	r3, [r2, #112]	; 0x70
 8004cc4:	e01c      	b.n	8004d00 <HAL_RCC_OscConfig+0x358>
 8004cc6:	687b      	ldr	r3, [r7, #4]
 8004cc8:	689b      	ldr	r3, [r3, #8]
 8004cca:	2b05      	cmp	r3, #5
 8004ccc:	d10c      	bne.n	8004ce8 <HAL_RCC_OscConfig+0x340>
 8004cce:	4b61      	ldr	r3, [pc, #388]	; (8004e54 <HAL_RCC_OscConfig+0x4ac>)
 8004cd0:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8004cd2:	4a60      	ldr	r2, [pc, #384]	; (8004e54 <HAL_RCC_OscConfig+0x4ac>)
 8004cd4:	f043 0304 	orr.w	r3, r3, #4
 8004cd8:	6713      	str	r3, [r2, #112]	; 0x70
 8004cda:	4b5e      	ldr	r3, [pc, #376]	; (8004e54 <HAL_RCC_OscConfig+0x4ac>)
 8004cdc:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8004cde:	4a5d      	ldr	r2, [pc, #372]	; (8004e54 <HAL_RCC_OscConfig+0x4ac>)
 8004ce0:	f043 0301 	orr.w	r3, r3, #1
 8004ce4:	6713      	str	r3, [r2, #112]	; 0x70
 8004ce6:	e00b      	b.n	8004d00 <HAL_RCC_OscConfig+0x358>
 8004ce8:	4b5a      	ldr	r3, [pc, #360]	; (8004e54 <HAL_RCC_OscConfig+0x4ac>)
 8004cea:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8004cec:	4a59      	ldr	r2, [pc, #356]	; (8004e54 <HAL_RCC_OscConfig+0x4ac>)
 8004cee:	f023 0301 	bic.w	r3, r3, #1
 8004cf2:	6713      	str	r3, [r2, #112]	; 0x70
 8004cf4:	4b57      	ldr	r3, [pc, #348]	; (8004e54 <HAL_RCC_OscConfig+0x4ac>)
 8004cf6:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8004cf8:	4a56      	ldr	r2, [pc, #344]	; (8004e54 <HAL_RCC_OscConfig+0x4ac>)
 8004cfa:	f023 0304 	bic.w	r3, r3, #4
 8004cfe:	6713      	str	r3, [r2, #112]	; 0x70
    /* Check the LSE State */
    if((RCC_OscInitStruct->LSEState) != RCC_LSE_OFF)
 8004d00:	687b      	ldr	r3, [r7, #4]
 8004d02:	689b      	ldr	r3, [r3, #8]
 8004d04:	2b00      	cmp	r3, #0
 8004d06:	d015      	beq.n	8004d34 <HAL_RCC_OscConfig+0x38c>
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8004d08:	f7fd ff90 	bl	8002c2c <HAL_GetTick>
 8004d0c:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8004d0e:	e00a      	b.n	8004d26 <HAL_RCC_OscConfig+0x37e>
      {
        if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 8004d10:	f7fd ff8c 	bl	8002c2c <HAL_GetTick>
 8004d14:	4602      	mov	r2, r0
 8004d16:	693b      	ldr	r3, [r7, #16]
 8004d18:	1ad3      	subs	r3, r2, r3
 8004d1a:	f241 3288 	movw	r2, #5000	; 0x1388
 8004d1e:	4293      	cmp	r3, r2
 8004d20:	d901      	bls.n	8004d26 <HAL_RCC_OscConfig+0x37e>
        {
          return HAL_TIMEOUT;
 8004d22:	2303      	movs	r3, #3
 8004d24:	e0d7      	b.n	8004ed6 <HAL_RCC_OscConfig+0x52e>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8004d26:	4b4b      	ldr	r3, [pc, #300]	; (8004e54 <HAL_RCC_OscConfig+0x4ac>)
 8004d28:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8004d2a:	f003 0302 	and.w	r3, r3, #2
 8004d2e:	2b00      	cmp	r3, #0
 8004d30:	d0ee      	beq.n	8004d10 <HAL_RCC_OscConfig+0x368>
 8004d32:	e014      	b.n	8004d5e <HAL_RCC_OscConfig+0x3b6>
      }
    }
    else
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8004d34:	f7fd ff7a 	bl	8002c2c <HAL_GetTick>
 8004d38:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 8004d3a:	e00a      	b.n	8004d52 <HAL_RCC_OscConfig+0x3aa>
      {
        if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 8004d3c:	f7fd ff76 	bl	8002c2c <HAL_GetTick>
 8004d40:	4602      	mov	r2, r0
 8004d42:	693b      	ldr	r3, [r7, #16]
 8004d44:	1ad3      	subs	r3, r2, r3
 8004d46:	f241 3288 	movw	r2, #5000	; 0x1388
 8004d4a:	4293      	cmp	r3, r2
 8004d4c:	d901      	bls.n	8004d52 <HAL_RCC_OscConfig+0x3aa>
        {
          return HAL_TIMEOUT;
 8004d4e:	2303      	movs	r3, #3
 8004d50:	e0c1      	b.n	8004ed6 <HAL_RCC_OscConfig+0x52e>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 8004d52:	4b40      	ldr	r3, [pc, #256]	; (8004e54 <HAL_RCC_OscConfig+0x4ac>)
 8004d54:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8004d56:	f003 0302 	and.w	r3, r3, #2
 8004d5a:	2b00      	cmp	r3, #0
 8004d5c:	d1ee      	bne.n	8004d3c <HAL_RCC_OscConfig+0x394>
        }
      }
    }

    /* Restore clock configuration if changed */
    if(pwrclkchanged == SET)
 8004d5e:	7dfb      	ldrb	r3, [r7, #23]
 8004d60:	2b01      	cmp	r3, #1
 8004d62:	d105      	bne.n	8004d70 <HAL_RCC_OscConfig+0x3c8>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 8004d64:	4b3b      	ldr	r3, [pc, #236]	; (8004e54 <HAL_RCC_OscConfig+0x4ac>)
 8004d66:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8004d68:	4a3a      	ldr	r2, [pc, #232]	; (8004e54 <HAL_RCC_OscConfig+0x4ac>)
 8004d6a:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 8004d6e:	6413      	str	r3, [r2, #64]	; 0x40
    }
  }
  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));
  if ((RCC_OscInitStruct->PLL.PLLState) != RCC_PLL_NONE)
 8004d70:	687b      	ldr	r3, [r7, #4]
 8004d72:	699b      	ldr	r3, [r3, #24]
 8004d74:	2b00      	cmp	r3, #0
 8004d76:	f000 80ad 	beq.w	8004ed4 <HAL_RCC_OscConfig+0x52c>
  {
    /* Check if the PLL is used as system clock or not */
    if(__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_CFGR_SWS_PLL)
 8004d7a:	4b36      	ldr	r3, [pc, #216]	; (8004e54 <HAL_RCC_OscConfig+0x4ac>)
 8004d7c:	689b      	ldr	r3, [r3, #8]
 8004d7e:	f003 030c 	and.w	r3, r3, #12
 8004d82:	2b08      	cmp	r3, #8
 8004d84:	d060      	beq.n	8004e48 <HAL_RCC_OscConfig+0x4a0>
    {
      if((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_ON)
 8004d86:	687b      	ldr	r3, [r7, #4]
 8004d88:	699b      	ldr	r3, [r3, #24]
 8004d8a:	2b02      	cmp	r3, #2
 8004d8c:	d145      	bne.n	8004e1a <HAL_RCC_OscConfig+0x472>
        assert_param(IS_RCC_PLLP_VALUE(RCC_OscInitStruct->PLL.PLLP));
        assert_param(IS_RCC_PLLQ_VALUE(RCC_OscInitStruct->PLL.PLLQ));
        assert_param(IS_RCC_PLLR_VALUE(RCC_OscInitStruct->PLL.PLLR));

        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8004d8e:	4b33      	ldr	r3, [pc, #204]	; (8004e5c <HAL_RCC_OscConfig+0x4b4>)
 8004d90:	2200      	movs	r2, #0
 8004d92:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8004d94:	f7fd ff4a 	bl	8002c2c <HAL_GetTick>
 8004d98:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8004d9a:	e008      	b.n	8004dae <HAL_RCC_OscConfig+0x406>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 8004d9c:	f7fd ff46 	bl	8002c2c <HAL_GetTick>
 8004da0:	4602      	mov	r2, r0
 8004da2:	693b      	ldr	r3, [r7, #16]
 8004da4:	1ad3      	subs	r3, r2, r3
 8004da6:	2b02      	cmp	r3, #2
 8004da8:	d901      	bls.n	8004dae <HAL_RCC_OscConfig+0x406>
          {
            return HAL_TIMEOUT;
 8004daa:	2303      	movs	r3, #3
 8004dac:	e093      	b.n	8004ed6 <HAL_RCC_OscConfig+0x52e>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8004dae:	4b29      	ldr	r3, [pc, #164]	; (8004e54 <HAL_RCC_OscConfig+0x4ac>)
 8004db0:	681b      	ldr	r3, [r3, #0]
 8004db2:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8004db6:	2b00      	cmp	r3, #0
 8004db8:	d1f0      	bne.n	8004d9c <HAL_RCC_OscConfig+0x3f4>
          }
        }

        /* Configure the main PLL clock source, multiplication and division factors. */
        WRITE_REG(RCC->PLLCFGR, (RCC_OscInitStruct->PLL.PLLSource                                            | \
 8004dba:	687b      	ldr	r3, [r7, #4]
 8004dbc:	69da      	ldr	r2, [r3, #28]
 8004dbe:	687b      	ldr	r3, [r7, #4]
 8004dc0:	6a1b      	ldr	r3, [r3, #32]
 8004dc2:	431a      	orrs	r2, r3
 8004dc4:	687b      	ldr	r3, [r7, #4]
 8004dc6:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8004dc8:	019b      	lsls	r3, r3, #6
 8004dca:	431a      	orrs	r2, r3
 8004dcc:	687b      	ldr	r3, [r7, #4]
 8004dce:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8004dd0:	085b      	lsrs	r3, r3, #1
 8004dd2:	3b01      	subs	r3, #1
 8004dd4:	041b      	lsls	r3, r3, #16
 8004dd6:	431a      	orrs	r2, r3
 8004dd8:	687b      	ldr	r3, [r7, #4]
 8004dda:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8004ddc:	061b      	lsls	r3, r3, #24
 8004dde:	431a      	orrs	r2, r3
 8004de0:	687b      	ldr	r3, [r7, #4]
 8004de2:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8004de4:	071b      	lsls	r3, r3, #28
 8004de6:	491b      	ldr	r1, [pc, #108]	; (8004e54 <HAL_RCC_OscConfig+0x4ac>)
 8004de8:	4313      	orrs	r3, r2
 8004dea:	604b      	str	r3, [r1, #4]
                                 (RCC_OscInitStruct->PLL.PLLN << RCC_PLLCFGR_PLLN_Pos)                       | \
                                 (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U) << RCC_PLLCFGR_PLLP_Pos)        | \
                                 (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)                       | \
                                 (RCC_OscInitStruct->PLL.PLLR << RCC_PLLCFGR_PLLR_Pos)));
        /* Enable the main PLL. */
        __HAL_RCC_PLL_ENABLE();
 8004dec:	4b1b      	ldr	r3, [pc, #108]	; (8004e5c <HAL_RCC_OscConfig+0x4b4>)
 8004dee:	2201      	movs	r2, #1
 8004df0:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8004df2:	f7fd ff1b 	bl	8002c2c <HAL_GetTick>
 8004df6:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8004df8:	e008      	b.n	8004e0c <HAL_RCC_OscConfig+0x464>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 8004dfa:	f7fd ff17 	bl	8002c2c <HAL_GetTick>
 8004dfe:	4602      	mov	r2, r0
 8004e00:	693b      	ldr	r3, [r7, #16]
 8004e02:	1ad3      	subs	r3, r2, r3
 8004e04:	2b02      	cmp	r3, #2
 8004e06:	d901      	bls.n	8004e0c <HAL_RCC_OscConfig+0x464>
          {
            return HAL_TIMEOUT;
 8004e08:	2303      	movs	r3, #3
 8004e0a:	e064      	b.n	8004ed6 <HAL_RCC_OscConfig+0x52e>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8004e0c:	4b11      	ldr	r3, [pc, #68]	; (8004e54 <HAL_RCC_OscConfig+0x4ac>)
 8004e0e:	681b      	ldr	r3, [r3, #0]
 8004e10:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8004e14:	2b00      	cmp	r3, #0
 8004e16:	d0f0      	beq.n	8004dfa <HAL_RCC_OscConfig+0x452>
 8004e18:	e05c      	b.n	8004ed4 <HAL_RCC_OscConfig+0x52c>
        }
      }
      else
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8004e1a:	4b10      	ldr	r3, [pc, #64]	; (8004e5c <HAL_RCC_OscConfig+0x4b4>)
 8004e1c:	2200      	movs	r2, #0
 8004e1e:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8004e20:	f7fd ff04 	bl	8002c2c <HAL_GetTick>
 8004e24:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8004e26:	e008      	b.n	8004e3a <HAL_RCC_OscConfig+0x492>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 8004e28:	f7fd ff00 	bl	8002c2c <HAL_GetTick>
 8004e2c:	4602      	mov	r2, r0
 8004e2e:	693b      	ldr	r3, [r7, #16]
 8004e30:	1ad3      	subs	r3, r2, r3
 8004e32:	2b02      	cmp	r3, #2
 8004e34:	d901      	bls.n	8004e3a <HAL_RCC_OscConfig+0x492>
          {
            return HAL_TIMEOUT;
 8004e36:	2303      	movs	r3, #3
 8004e38:	e04d      	b.n	8004ed6 <HAL_RCC_OscConfig+0x52e>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8004e3a:	4b06      	ldr	r3, [pc, #24]	; (8004e54 <HAL_RCC_OscConfig+0x4ac>)
 8004e3c:	681b      	ldr	r3, [r3, #0]
 8004e3e:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8004e42:	2b00      	cmp	r3, #0
 8004e44:	d1f0      	bne.n	8004e28 <HAL_RCC_OscConfig+0x480>
 8004e46:	e045      	b.n	8004ed4 <HAL_RCC_OscConfig+0x52c>
      }
    }
    else
    {
      /* Check if there is a request to disable the PLL used as System clock source */
      if((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF)
 8004e48:	687b      	ldr	r3, [r7, #4]
 8004e4a:	699b      	ldr	r3, [r3, #24]
 8004e4c:	2b01      	cmp	r3, #1
 8004e4e:	d107      	bne.n	8004e60 <HAL_RCC_OscConfig+0x4b8>
      {
        return HAL_ERROR;
 8004e50:	2301      	movs	r3, #1
 8004e52:	e040      	b.n	8004ed6 <HAL_RCC_OscConfig+0x52e>
 8004e54:	40023800 	.word	0x40023800
 8004e58:	40007000 	.word	0x40007000
 8004e5c:	42470060 	.word	0x42470060
      }
      else
      {
        /* Do not return HAL_ERROR if request repeats the current configuration */
        pll_config = RCC->PLLCFGR;
 8004e60:	4b1f      	ldr	r3, [pc, #124]	; (8004ee0 <HAL_RCC_OscConfig+0x538>)
 8004e62:	685b      	ldr	r3, [r3, #4]
 8004e64:	60fb      	str	r3, [r7, #12]
#if defined (RCC_PLLCFGR_PLLR)
        if (((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF) ||
 8004e66:	687b      	ldr	r3, [r7, #4]
 8004e68:	699b      	ldr	r3, [r3, #24]
 8004e6a:	2b01      	cmp	r3, #1
 8004e6c:	d030      	beq.n	8004ed0 <HAL_RCC_OscConfig+0x528>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 8004e6e:	68fb      	ldr	r3, [r7, #12]
 8004e70:	f403 0280 	and.w	r2, r3, #4194304	; 0x400000
 8004e74:	687b      	ldr	r3, [r7, #4]
 8004e76:	69db      	ldr	r3, [r3, #28]
        if (((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF) ||
 8004e78:	429a      	cmp	r2, r3
 8004e7a:	d129      	bne.n	8004ed0 <HAL_RCC_OscConfig+0x528>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLM) != (RCC_OscInitStruct->PLL.PLLM) << RCC_PLLCFGR_PLLM_Pos) ||
 8004e7c:	68fb      	ldr	r3, [r7, #12]
 8004e7e:	f003 023f 	and.w	r2, r3, #63	; 0x3f
 8004e82:	687b      	ldr	r3, [r7, #4]
 8004e84:	6a1b      	ldr	r3, [r3, #32]
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 8004e86:	429a      	cmp	r2, r3
 8004e88:	d122      	bne.n	8004ed0 <HAL_RCC_OscConfig+0x528>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos) ||
 8004e8a:	68fa      	ldr	r2, [r7, #12]
 8004e8c:	f647 73c0 	movw	r3, #32704	; 0x7fc0
 8004e90:	4013      	ands	r3, r2
 8004e92:	687a      	ldr	r2, [r7, #4]
 8004e94:	6a52      	ldr	r2, [r2, #36]	; 0x24
 8004e96:	0192      	lsls	r2, r2, #6
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLM) != (RCC_OscInitStruct->PLL.PLLM) << RCC_PLLCFGR_PLLM_Pos) ||
 8004e98:	4293      	cmp	r3, r2
 8004e9a:	d119      	bne.n	8004ed0 <HAL_RCC_OscConfig+0x528>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U)) << RCC_PLLCFGR_PLLP_Pos) ||
 8004e9c:	68fb      	ldr	r3, [r7, #12]
 8004e9e:	f403 3240 	and.w	r2, r3, #196608	; 0x30000
 8004ea2:	687b      	ldr	r3, [r7, #4]
 8004ea4:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8004ea6:	085b      	lsrs	r3, r3, #1
 8004ea8:	3b01      	subs	r3, #1
 8004eaa:	041b      	lsls	r3, r3, #16
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos) ||
 8004eac:	429a      	cmp	r2, r3
 8004eae:	d10f      	bne.n	8004ed0 <HAL_RCC_OscConfig+0x528>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ) != (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)) ||
 8004eb0:	68fb      	ldr	r3, [r7, #12]
 8004eb2:	f003 6270 	and.w	r2, r3, #251658240	; 0xf000000
 8004eb6:	687b      	ldr	r3, [r7, #4]
 8004eb8:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8004eba:	061b      	lsls	r3, r3, #24
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U)) << RCC_PLLCFGR_PLLP_Pos) ||
 8004ebc:	429a      	cmp	r2, r3
 8004ebe:	d107      	bne.n	8004ed0 <HAL_RCC_OscConfig+0x528>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLR) != (RCC_OscInitStruct->PLL.PLLR << RCC_PLLCFGR_PLLR_Pos)))
 8004ec0:	68fb      	ldr	r3, [r7, #12]
 8004ec2:	f003 42e0 	and.w	r2, r3, #1879048192	; 0x70000000
 8004ec6:	687b      	ldr	r3, [r7, #4]
 8004ec8:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8004eca:	071b      	lsls	r3, r3, #28
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ) != (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)) ||
 8004ecc:	429a      	cmp	r2, r3
 8004ece:	d001      	beq.n	8004ed4 <HAL_RCC_OscConfig+0x52c>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos) ||
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U)) << RCC_PLLCFGR_PLLP_Pos) ||
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ) != (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)))
#endif
        {
          return HAL_ERROR;
 8004ed0:	2301      	movs	r3, #1
 8004ed2:	e000      	b.n	8004ed6 <HAL_RCC_OscConfig+0x52e>
        }
      }
    }
  }
  return HAL_OK;
 8004ed4:	2300      	movs	r3, #0
}
 8004ed6:	4618      	mov	r0, r3
 8004ed8:	3718      	adds	r7, #24
 8004eda:	46bd      	mov	sp, r7
 8004edc:	bd80      	pop	{r7, pc}
 8004ede:	bf00      	nop
 8004ee0:	40023800 	.word	0x40023800

08004ee4 <HAL_SPI_Init>:
  * @param  hspi pointer to a SPI_HandleTypeDef structure that contains
  *               the configuration information for SPI module.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_Init(SPI_HandleTypeDef *hspi)
{
 8004ee4:	b580      	push	{r7, lr}
 8004ee6:	b082      	sub	sp, #8
 8004ee8:	af00      	add	r7, sp, #0
 8004eea:	6078      	str	r0, [r7, #4]
  /* Check the SPI handle allocation */
  if (hspi == NULL)
 8004eec:	687b      	ldr	r3, [r7, #4]
 8004eee:	2b00      	cmp	r3, #0
 8004ef0:	d101      	bne.n	8004ef6 <HAL_SPI_Init+0x12>
  {
    return HAL_ERROR;
 8004ef2:	2301      	movs	r3, #1
 8004ef4:	e07b      	b.n	8004fee <HAL_SPI_Init+0x10a>
  assert_param(IS_SPI_DATASIZE(hspi->Init.DataSize));
  assert_param(IS_SPI_NSS(hspi->Init.NSS));
  assert_param(IS_SPI_BAUDRATE_PRESCALER(hspi->Init.BaudRatePrescaler));
  assert_param(IS_SPI_FIRST_BIT(hspi->Init.FirstBit));
  assert_param(IS_SPI_TIMODE(hspi->Init.TIMode));
  if (hspi->Init.TIMode == SPI_TIMODE_DISABLE)
 8004ef6:	687b      	ldr	r3, [r7, #4]
 8004ef8:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8004efa:	2b00      	cmp	r3, #0
 8004efc:	d108      	bne.n	8004f10 <HAL_SPI_Init+0x2c>
  {
    assert_param(IS_SPI_CPOL(hspi->Init.CLKPolarity));
    assert_param(IS_SPI_CPHA(hspi->Init.CLKPhase));

    if (hspi->Init.Mode == SPI_MODE_MASTER)
 8004efe:	687b      	ldr	r3, [r7, #4]
 8004f00:	685b      	ldr	r3, [r3, #4]
 8004f02:	f5b3 7f82 	cmp.w	r3, #260	; 0x104
 8004f06:	d009      	beq.n	8004f1c <HAL_SPI_Init+0x38>
      assert_param(IS_SPI_BAUDRATE_PRESCALER(hspi->Init.BaudRatePrescaler));
    }
    else
    {
      /* Baudrate prescaler not use in Motoraola Slave mode. force to default value */
      hspi->Init.BaudRatePrescaler = SPI_BAUDRATEPRESCALER_2;
 8004f08:	687b      	ldr	r3, [r7, #4]
 8004f0a:	2200      	movs	r2, #0
 8004f0c:	61da      	str	r2, [r3, #28]
 8004f0e:	e005      	b.n	8004f1c <HAL_SPI_Init+0x38>
  else
  {
    assert_param(IS_SPI_BAUDRATE_PRESCALER(hspi->Init.BaudRatePrescaler));

    /* Force polarity and phase to TI protocaol requirements */
    hspi->Init.CLKPolarity = SPI_POLARITY_LOW;
 8004f10:	687b      	ldr	r3, [r7, #4]
 8004f12:	2200      	movs	r2, #0
 8004f14:	611a      	str	r2, [r3, #16]
    hspi->Init.CLKPhase    = SPI_PHASE_1EDGE;
 8004f16:	687b      	ldr	r3, [r7, #4]
 8004f18:	2200      	movs	r2, #0
 8004f1a:	615a      	str	r2, [r3, #20]
  if (hspi->Init.CRCCalculation == SPI_CRCCALCULATION_ENABLE)
  {
    assert_param(IS_SPI_CRC_POLYNOMIAL(hspi->Init.CRCPolynomial));
  }
#else
  hspi->Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 8004f1c:	687b      	ldr	r3, [r7, #4]
 8004f1e:	2200      	movs	r2, #0
 8004f20:	629a      	str	r2, [r3, #40]	; 0x28
#endif /* USE_SPI_CRC */

  if (hspi->State == HAL_SPI_STATE_RESET)
 8004f22:	687b      	ldr	r3, [r7, #4]
 8004f24:	f893 3051 	ldrb.w	r3, [r3, #81]	; 0x51
 8004f28:	b2db      	uxtb	r3, r3
 8004f2a:	2b00      	cmp	r3, #0
 8004f2c:	d106      	bne.n	8004f3c <HAL_SPI_Init+0x58>
  {
    /* Allocate lock resource and initialize it */
    hspi->Lock = HAL_UNLOCKED;
 8004f2e:	687b      	ldr	r3, [r7, #4]
 8004f30:	2200      	movs	r2, #0
 8004f32:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50

    /* Init the low level hardware : GPIO, CLOCK, NVIC... */
    hspi->MspInitCallback(hspi);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC... */
    HAL_SPI_MspInit(hspi);
 8004f36:	6878      	ldr	r0, [r7, #4]
 8004f38:	f7fd fbee 	bl	8002718 <HAL_SPI_MspInit>
#endif /* USE_HAL_SPI_REGISTER_CALLBACKS */
  }

  hspi->State = HAL_SPI_STATE_BUSY;
 8004f3c:	687b      	ldr	r3, [r7, #4]
 8004f3e:	2202      	movs	r2, #2
 8004f40:	f883 2051 	strb.w	r2, [r3, #81]	; 0x51

  /* Disable the selected SPI peripheral */
  __HAL_SPI_DISABLE(hspi);
 8004f44:	687b      	ldr	r3, [r7, #4]
 8004f46:	681b      	ldr	r3, [r3, #0]
 8004f48:	681a      	ldr	r2, [r3, #0]
 8004f4a:	687b      	ldr	r3, [r7, #4]
 8004f4c:	681b      	ldr	r3, [r3, #0]
 8004f4e:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 8004f52:	601a      	str	r2, [r3, #0]

  /*----------------------- SPIx CR1 & CR2 Configuration ---------------------*/
  /* Configure : SPI Mode, Communication Mode, Data size, Clock polarity and phase, NSS management,
  Communication speed, First bit and CRC calculation state */
  WRITE_REG(hspi->Instance->CR1, ((hspi->Init.Mode & (SPI_CR1_MSTR | SPI_CR1_SSI)) |
 8004f54:	687b      	ldr	r3, [r7, #4]
 8004f56:	685b      	ldr	r3, [r3, #4]
 8004f58:	f403 7282 	and.w	r2, r3, #260	; 0x104
 8004f5c:	687b      	ldr	r3, [r7, #4]
 8004f5e:	689b      	ldr	r3, [r3, #8]
 8004f60:	f403 4304 	and.w	r3, r3, #33792	; 0x8400
 8004f64:	431a      	orrs	r2, r3
 8004f66:	687b      	ldr	r3, [r7, #4]
 8004f68:	68db      	ldr	r3, [r3, #12]
 8004f6a:	f403 6300 	and.w	r3, r3, #2048	; 0x800
 8004f6e:	431a      	orrs	r2, r3
 8004f70:	687b      	ldr	r3, [r7, #4]
 8004f72:	691b      	ldr	r3, [r3, #16]
 8004f74:	f003 0302 	and.w	r3, r3, #2
 8004f78:	431a      	orrs	r2, r3
 8004f7a:	687b      	ldr	r3, [r7, #4]
 8004f7c:	695b      	ldr	r3, [r3, #20]
 8004f7e:	f003 0301 	and.w	r3, r3, #1
 8004f82:	431a      	orrs	r2, r3
 8004f84:	687b      	ldr	r3, [r7, #4]
 8004f86:	699b      	ldr	r3, [r3, #24]
 8004f88:	f403 7300 	and.w	r3, r3, #512	; 0x200
 8004f8c:	431a      	orrs	r2, r3
 8004f8e:	687b      	ldr	r3, [r7, #4]
 8004f90:	69db      	ldr	r3, [r3, #28]
 8004f92:	f003 0338 	and.w	r3, r3, #56	; 0x38
 8004f96:	431a      	orrs	r2, r3
 8004f98:	687b      	ldr	r3, [r7, #4]
 8004f9a:	6a1b      	ldr	r3, [r3, #32]
 8004f9c:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8004fa0:	ea42 0103 	orr.w	r1, r2, r3
 8004fa4:	687b      	ldr	r3, [r7, #4]
 8004fa6:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8004fa8:	f403 5200 	and.w	r2, r3, #8192	; 0x2000
 8004fac:	687b      	ldr	r3, [r7, #4]
 8004fae:	681b      	ldr	r3, [r3, #0]
 8004fb0:	430a      	orrs	r2, r1
 8004fb2:	601a      	str	r2, [r3, #0]
                                  (hspi->Init.BaudRatePrescaler & SPI_CR1_BR_Msk) |
                                  (hspi->Init.FirstBit  & SPI_CR1_LSBFIRST) |
                                  (hspi->Init.CRCCalculation & SPI_CR1_CRCEN)));

  /* Configure : NSS management, TI Mode */
  WRITE_REG(hspi->Instance->CR2, (((hspi->Init.NSS >> 16U) & SPI_CR2_SSOE) | (hspi->Init.TIMode & SPI_CR2_FRF)));
 8004fb4:	687b      	ldr	r3, [r7, #4]
 8004fb6:	699b      	ldr	r3, [r3, #24]
 8004fb8:	0c1b      	lsrs	r3, r3, #16
 8004fba:	f003 0104 	and.w	r1, r3, #4
 8004fbe:	687b      	ldr	r3, [r7, #4]
 8004fc0:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8004fc2:	f003 0210 	and.w	r2, r3, #16
 8004fc6:	687b      	ldr	r3, [r7, #4]
 8004fc8:	681b      	ldr	r3, [r3, #0]
 8004fca:	430a      	orrs	r2, r1
 8004fcc:	605a      	str	r2, [r3, #4]
  }
#endif /* USE_SPI_CRC */

#if defined(SPI_I2SCFGR_I2SMOD)
  /* Activate the SPI mode (Make sure that I2SMOD bit in I2SCFGR register is reset) */
  CLEAR_BIT(hspi->Instance->I2SCFGR, SPI_I2SCFGR_I2SMOD);
 8004fce:	687b      	ldr	r3, [r7, #4]
 8004fd0:	681b      	ldr	r3, [r3, #0]
 8004fd2:	69da      	ldr	r2, [r3, #28]
 8004fd4:	687b      	ldr	r3, [r7, #4]
 8004fd6:	681b      	ldr	r3, [r3, #0]
 8004fd8:	f422 6200 	bic.w	r2, r2, #2048	; 0x800
 8004fdc:	61da      	str	r2, [r3, #28]
#endif /* SPI_I2SCFGR_I2SMOD */

  hspi->ErrorCode = HAL_SPI_ERROR_NONE;
 8004fde:	687b      	ldr	r3, [r7, #4]
 8004fe0:	2200      	movs	r2, #0
 8004fe2:	655a      	str	r2, [r3, #84]	; 0x54
  hspi->State     = HAL_SPI_STATE_READY;
 8004fe4:	687b      	ldr	r3, [r7, #4]
 8004fe6:	2201      	movs	r2, #1
 8004fe8:	f883 2051 	strb.w	r2, [r3, #81]	; 0x51

  return HAL_OK;
 8004fec:	2300      	movs	r3, #0
}
 8004fee:	4618      	mov	r0, r3
 8004ff0:	3708      	adds	r7, #8
 8004ff2:	46bd      	mov	sp, r7
 8004ff4:	bd80      	pop	{r7, pc}

08004ff6 <HAL_SPI_Transmit>:
  * @param  Size amount of data to be sent
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_Transmit(SPI_HandleTypeDef *hspi, uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 8004ff6:	b580      	push	{r7, lr}
 8004ff8:	b088      	sub	sp, #32
 8004ffa:	af00      	add	r7, sp, #0
 8004ffc:	60f8      	str	r0, [r7, #12]
 8004ffe:	60b9      	str	r1, [r7, #8]
 8005000:	603b      	str	r3, [r7, #0]
 8005002:	4613      	mov	r3, r2
 8005004:	80fb      	strh	r3, [r7, #6]
  uint32_t tickstart;
  HAL_StatusTypeDef errorcode = HAL_OK;
 8005006:	2300      	movs	r3, #0
 8005008:	77fb      	strb	r3, [r7, #31]

  /* Check Direction parameter */
  assert_param(IS_SPI_DIRECTION_2LINES_OR_1LINE(hspi->Init.Direction));

  /* Process Locked */
  __HAL_LOCK(hspi);
 800500a:	68fb      	ldr	r3, [r7, #12]
 800500c:	f893 3050 	ldrb.w	r3, [r3, #80]	; 0x50
 8005010:	2b01      	cmp	r3, #1
 8005012:	d101      	bne.n	8005018 <HAL_SPI_Transmit+0x22>
 8005014:	2302      	movs	r3, #2
 8005016:	e126      	b.n	8005266 <HAL_SPI_Transmit+0x270>
 8005018:	68fb      	ldr	r3, [r7, #12]
 800501a:	2201      	movs	r2, #1
 800501c:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50

  /* Init tickstart for timeout management*/
  tickstart = HAL_GetTick();
 8005020:	f7fd fe04 	bl	8002c2c <HAL_GetTick>
 8005024:	61b8      	str	r0, [r7, #24]
  initial_TxXferCount = Size;
 8005026:	88fb      	ldrh	r3, [r7, #6]
 8005028:	82fb      	strh	r3, [r7, #22]

  if (hspi->State != HAL_SPI_STATE_READY)
 800502a:	68fb      	ldr	r3, [r7, #12]
 800502c:	f893 3051 	ldrb.w	r3, [r3, #81]	; 0x51
 8005030:	b2db      	uxtb	r3, r3
 8005032:	2b01      	cmp	r3, #1
 8005034:	d002      	beq.n	800503c <HAL_SPI_Transmit+0x46>
  {
    errorcode = HAL_BUSY;
 8005036:	2302      	movs	r3, #2
 8005038:	77fb      	strb	r3, [r7, #31]
    goto error;
 800503a:	e10b      	b.n	8005254 <HAL_SPI_Transmit+0x25e>
  }

  if ((pData == NULL) || (Size == 0U))
 800503c:	68bb      	ldr	r3, [r7, #8]
 800503e:	2b00      	cmp	r3, #0
 8005040:	d002      	beq.n	8005048 <HAL_SPI_Transmit+0x52>
 8005042:	88fb      	ldrh	r3, [r7, #6]
 8005044:	2b00      	cmp	r3, #0
 8005046:	d102      	bne.n	800504e <HAL_SPI_Transmit+0x58>
  {
    errorcode = HAL_ERROR;
 8005048:	2301      	movs	r3, #1
 800504a:	77fb      	strb	r3, [r7, #31]
    goto error;
 800504c:	e102      	b.n	8005254 <HAL_SPI_Transmit+0x25e>
  }

  /* Set the transaction information */
  hspi->State       = HAL_SPI_STATE_BUSY_TX;
 800504e:	68fb      	ldr	r3, [r7, #12]
 8005050:	2203      	movs	r2, #3
 8005052:	f883 2051 	strb.w	r2, [r3, #81]	; 0x51
  hspi->ErrorCode   = HAL_SPI_ERROR_NONE;
 8005056:	68fb      	ldr	r3, [r7, #12]
 8005058:	2200      	movs	r2, #0
 800505a:	655a      	str	r2, [r3, #84]	; 0x54
  hspi->pTxBuffPtr  = (uint8_t *)pData;
 800505c:	68fb      	ldr	r3, [r7, #12]
 800505e:	68ba      	ldr	r2, [r7, #8]
 8005060:	631a      	str	r2, [r3, #48]	; 0x30
  hspi->TxXferSize  = Size;
 8005062:	68fb      	ldr	r3, [r7, #12]
 8005064:	88fa      	ldrh	r2, [r7, #6]
 8005066:	869a      	strh	r2, [r3, #52]	; 0x34
  hspi->TxXferCount = Size;
 8005068:	68fb      	ldr	r3, [r7, #12]
 800506a:	88fa      	ldrh	r2, [r7, #6]
 800506c:	86da      	strh	r2, [r3, #54]	; 0x36

  /*Init field not used in handle to zero */
  hspi->pRxBuffPtr  = (uint8_t *)NULL;
 800506e:	68fb      	ldr	r3, [r7, #12]
 8005070:	2200      	movs	r2, #0
 8005072:	639a      	str	r2, [r3, #56]	; 0x38
  hspi->RxXferSize  = 0U;
 8005074:	68fb      	ldr	r3, [r7, #12]
 8005076:	2200      	movs	r2, #0
 8005078:	879a      	strh	r2, [r3, #60]	; 0x3c
  hspi->RxXferCount = 0U;
 800507a:	68fb      	ldr	r3, [r7, #12]
 800507c:	2200      	movs	r2, #0
 800507e:	87da      	strh	r2, [r3, #62]	; 0x3e
  hspi->TxISR       = NULL;
 8005080:	68fb      	ldr	r3, [r7, #12]
 8005082:	2200      	movs	r2, #0
 8005084:	645a      	str	r2, [r3, #68]	; 0x44
  hspi->RxISR       = NULL;
 8005086:	68fb      	ldr	r3, [r7, #12]
 8005088:	2200      	movs	r2, #0
 800508a:	641a      	str	r2, [r3, #64]	; 0x40

  /* Configure communication direction : 1Line */
  if (hspi->Init.Direction == SPI_DIRECTION_1LINE)
 800508c:	68fb      	ldr	r3, [r7, #12]
 800508e:	689b      	ldr	r3, [r3, #8]
 8005090:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 8005094:	d10f      	bne.n	80050b6 <HAL_SPI_Transmit+0xc0>
  {
    /* Disable SPI Peripheral before set 1Line direction (BIDIOE bit) */
    __HAL_SPI_DISABLE(hspi);
 8005096:	68fb      	ldr	r3, [r7, #12]
 8005098:	681b      	ldr	r3, [r3, #0]
 800509a:	681a      	ldr	r2, [r3, #0]
 800509c:	68fb      	ldr	r3, [r7, #12]
 800509e:	681b      	ldr	r3, [r3, #0]
 80050a0:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 80050a4:	601a      	str	r2, [r3, #0]
    SPI_1LINE_TX(hspi);
 80050a6:	68fb      	ldr	r3, [r7, #12]
 80050a8:	681b      	ldr	r3, [r3, #0]
 80050aa:	681a      	ldr	r2, [r3, #0]
 80050ac:	68fb      	ldr	r3, [r7, #12]
 80050ae:	681b      	ldr	r3, [r3, #0]
 80050b0:	f442 4280 	orr.w	r2, r2, #16384	; 0x4000
 80050b4:	601a      	str	r2, [r3, #0]
    SPI_RESET_CRC(hspi);
  }
#endif /* USE_SPI_CRC */

  /* Check if the SPI is already enabled */
  if ((hspi->Instance->CR1 & SPI_CR1_SPE) != SPI_CR1_SPE)
 80050b6:	68fb      	ldr	r3, [r7, #12]
 80050b8:	681b      	ldr	r3, [r3, #0]
 80050ba:	681b      	ldr	r3, [r3, #0]
 80050bc:	f003 0340 	and.w	r3, r3, #64	; 0x40
 80050c0:	2b40      	cmp	r3, #64	; 0x40
 80050c2:	d007      	beq.n	80050d4 <HAL_SPI_Transmit+0xde>
  {
    /* Enable SPI peripheral */
    __HAL_SPI_ENABLE(hspi);
 80050c4:	68fb      	ldr	r3, [r7, #12]
 80050c6:	681b      	ldr	r3, [r3, #0]
 80050c8:	681a      	ldr	r2, [r3, #0]
 80050ca:	68fb      	ldr	r3, [r7, #12]
 80050cc:	681b      	ldr	r3, [r3, #0]
 80050ce:	f042 0240 	orr.w	r2, r2, #64	; 0x40
 80050d2:	601a      	str	r2, [r3, #0]
  }

  /* Transmit data in 16 Bit mode */
  if (hspi->Init.DataSize == SPI_DATASIZE_16BIT)
 80050d4:	68fb      	ldr	r3, [r7, #12]
 80050d6:	68db      	ldr	r3, [r3, #12]
 80050d8:	f5b3 6f00 	cmp.w	r3, #2048	; 0x800
 80050dc:	d14b      	bne.n	8005176 <HAL_SPI_Transmit+0x180>
  {
    if ((hspi->Init.Mode == SPI_MODE_SLAVE) || (initial_TxXferCount == 0x01U))
 80050de:	68fb      	ldr	r3, [r7, #12]
 80050e0:	685b      	ldr	r3, [r3, #4]
 80050e2:	2b00      	cmp	r3, #0
 80050e4:	d002      	beq.n	80050ec <HAL_SPI_Transmit+0xf6>
 80050e6:	8afb      	ldrh	r3, [r7, #22]
 80050e8:	2b01      	cmp	r3, #1
 80050ea:	d13e      	bne.n	800516a <HAL_SPI_Transmit+0x174>
    {
      hspi->Instance->DR = *((uint16_t *)hspi->pTxBuffPtr);
 80050ec:	68fb      	ldr	r3, [r7, #12]
 80050ee:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80050f0:	881a      	ldrh	r2, [r3, #0]
 80050f2:	68fb      	ldr	r3, [r7, #12]
 80050f4:	681b      	ldr	r3, [r3, #0]
 80050f6:	60da      	str	r2, [r3, #12]
      hspi->pTxBuffPtr += sizeof(uint16_t);
 80050f8:	68fb      	ldr	r3, [r7, #12]
 80050fa:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80050fc:	1c9a      	adds	r2, r3, #2
 80050fe:	68fb      	ldr	r3, [r7, #12]
 8005100:	631a      	str	r2, [r3, #48]	; 0x30
      hspi->TxXferCount--;
 8005102:	68fb      	ldr	r3, [r7, #12]
 8005104:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 8005106:	b29b      	uxth	r3, r3
 8005108:	3b01      	subs	r3, #1
 800510a:	b29a      	uxth	r2, r3
 800510c:	68fb      	ldr	r3, [r7, #12]
 800510e:	86da      	strh	r2, [r3, #54]	; 0x36
    }
    /* Transmit data in 16 Bit mode */
    while (hspi->TxXferCount > 0U)
 8005110:	e02b      	b.n	800516a <HAL_SPI_Transmit+0x174>
    {
      /* Wait until TXE flag is set to send data */
      if (__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_TXE))
 8005112:	68fb      	ldr	r3, [r7, #12]
 8005114:	681b      	ldr	r3, [r3, #0]
 8005116:	689b      	ldr	r3, [r3, #8]
 8005118:	f003 0302 	and.w	r3, r3, #2
 800511c:	2b02      	cmp	r3, #2
 800511e:	d112      	bne.n	8005146 <HAL_SPI_Transmit+0x150>
      {
        hspi->Instance->DR = *((uint16_t *)hspi->pTxBuffPtr);
 8005120:	68fb      	ldr	r3, [r7, #12]
 8005122:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8005124:	881a      	ldrh	r2, [r3, #0]
 8005126:	68fb      	ldr	r3, [r7, #12]
 8005128:	681b      	ldr	r3, [r3, #0]
 800512a:	60da      	str	r2, [r3, #12]
        hspi->pTxBuffPtr += sizeof(uint16_t);
 800512c:	68fb      	ldr	r3, [r7, #12]
 800512e:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8005130:	1c9a      	adds	r2, r3, #2
 8005132:	68fb      	ldr	r3, [r7, #12]
 8005134:	631a      	str	r2, [r3, #48]	; 0x30
        hspi->TxXferCount--;
 8005136:	68fb      	ldr	r3, [r7, #12]
 8005138:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 800513a:	b29b      	uxth	r3, r3
 800513c:	3b01      	subs	r3, #1
 800513e:	b29a      	uxth	r2, r3
 8005140:	68fb      	ldr	r3, [r7, #12]
 8005142:	86da      	strh	r2, [r3, #54]	; 0x36
 8005144:	e011      	b.n	800516a <HAL_SPI_Transmit+0x174>
      }
      else
      {
        /* Timeout management */
        if ((((HAL_GetTick() - tickstart) >=  Timeout) && (Timeout != HAL_MAX_DELAY)) || (Timeout == 0U))
 8005146:	f7fd fd71 	bl	8002c2c <HAL_GetTick>
 800514a:	4602      	mov	r2, r0
 800514c:	69bb      	ldr	r3, [r7, #24]
 800514e:	1ad3      	subs	r3, r2, r3
 8005150:	683a      	ldr	r2, [r7, #0]
 8005152:	429a      	cmp	r2, r3
 8005154:	d803      	bhi.n	800515e <HAL_SPI_Transmit+0x168>
 8005156:	683b      	ldr	r3, [r7, #0]
 8005158:	f1b3 3fff 	cmp.w	r3, #4294967295
 800515c:	d102      	bne.n	8005164 <HAL_SPI_Transmit+0x16e>
 800515e:	683b      	ldr	r3, [r7, #0]
 8005160:	2b00      	cmp	r3, #0
 8005162:	d102      	bne.n	800516a <HAL_SPI_Transmit+0x174>
        {
          errorcode = HAL_TIMEOUT;
 8005164:	2303      	movs	r3, #3
 8005166:	77fb      	strb	r3, [r7, #31]
          goto error;
 8005168:	e074      	b.n	8005254 <HAL_SPI_Transmit+0x25e>
    while (hspi->TxXferCount > 0U)
 800516a:	68fb      	ldr	r3, [r7, #12]
 800516c:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 800516e:	b29b      	uxth	r3, r3
 8005170:	2b00      	cmp	r3, #0
 8005172:	d1ce      	bne.n	8005112 <HAL_SPI_Transmit+0x11c>
 8005174:	e04c      	b.n	8005210 <HAL_SPI_Transmit+0x21a>
    }
  }
  /* Transmit data in 8 Bit mode */
  else
  {
    if ((hspi->Init.Mode == SPI_MODE_SLAVE) || (initial_TxXferCount == 0x01U))
 8005176:	68fb      	ldr	r3, [r7, #12]
 8005178:	685b      	ldr	r3, [r3, #4]
 800517a:	2b00      	cmp	r3, #0
 800517c:	d002      	beq.n	8005184 <HAL_SPI_Transmit+0x18e>
 800517e:	8afb      	ldrh	r3, [r7, #22]
 8005180:	2b01      	cmp	r3, #1
 8005182:	d140      	bne.n	8005206 <HAL_SPI_Transmit+0x210>
    {
      *((__IO uint8_t *)&hspi->Instance->DR) = (*hspi->pTxBuffPtr);
 8005184:	68fb      	ldr	r3, [r7, #12]
 8005186:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 8005188:	68fb      	ldr	r3, [r7, #12]
 800518a:	681b      	ldr	r3, [r3, #0]
 800518c:	330c      	adds	r3, #12
 800518e:	7812      	ldrb	r2, [r2, #0]
 8005190:	701a      	strb	r2, [r3, #0]
      hspi->pTxBuffPtr += sizeof(uint8_t);
 8005192:	68fb      	ldr	r3, [r7, #12]
 8005194:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8005196:	1c5a      	adds	r2, r3, #1
 8005198:	68fb      	ldr	r3, [r7, #12]
 800519a:	631a      	str	r2, [r3, #48]	; 0x30
      hspi->TxXferCount--;
 800519c:	68fb      	ldr	r3, [r7, #12]
 800519e:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 80051a0:	b29b      	uxth	r3, r3
 80051a2:	3b01      	subs	r3, #1
 80051a4:	b29a      	uxth	r2, r3
 80051a6:	68fb      	ldr	r3, [r7, #12]
 80051a8:	86da      	strh	r2, [r3, #54]	; 0x36
    }
    while (hspi->TxXferCount > 0U)
 80051aa:	e02c      	b.n	8005206 <HAL_SPI_Transmit+0x210>
    {
      /* Wait until TXE flag is set to send data */
      if (__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_TXE))
 80051ac:	68fb      	ldr	r3, [r7, #12]
 80051ae:	681b      	ldr	r3, [r3, #0]
 80051b0:	689b      	ldr	r3, [r3, #8]
 80051b2:	f003 0302 	and.w	r3, r3, #2
 80051b6:	2b02      	cmp	r3, #2
 80051b8:	d113      	bne.n	80051e2 <HAL_SPI_Transmit+0x1ec>
      {
        *((__IO uint8_t *)&hspi->Instance->DR) = (*hspi->pTxBuffPtr);
 80051ba:	68fb      	ldr	r3, [r7, #12]
 80051bc:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 80051be:	68fb      	ldr	r3, [r7, #12]
 80051c0:	681b      	ldr	r3, [r3, #0]
 80051c2:	330c      	adds	r3, #12
 80051c4:	7812      	ldrb	r2, [r2, #0]
 80051c6:	701a      	strb	r2, [r3, #0]
        hspi->pTxBuffPtr += sizeof(uint8_t);
 80051c8:	68fb      	ldr	r3, [r7, #12]
 80051ca:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80051cc:	1c5a      	adds	r2, r3, #1
 80051ce:	68fb      	ldr	r3, [r7, #12]
 80051d0:	631a      	str	r2, [r3, #48]	; 0x30
        hspi->TxXferCount--;
 80051d2:	68fb      	ldr	r3, [r7, #12]
 80051d4:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 80051d6:	b29b      	uxth	r3, r3
 80051d8:	3b01      	subs	r3, #1
 80051da:	b29a      	uxth	r2, r3
 80051dc:	68fb      	ldr	r3, [r7, #12]
 80051de:	86da      	strh	r2, [r3, #54]	; 0x36
 80051e0:	e011      	b.n	8005206 <HAL_SPI_Transmit+0x210>
      }
      else
      {
        /* Timeout management */
        if ((((HAL_GetTick() - tickstart) >=  Timeout) && (Timeout != HAL_MAX_DELAY)) || (Timeout == 0U))
 80051e2:	f7fd fd23 	bl	8002c2c <HAL_GetTick>
 80051e6:	4602      	mov	r2, r0
 80051e8:	69bb      	ldr	r3, [r7, #24]
 80051ea:	1ad3      	subs	r3, r2, r3
 80051ec:	683a      	ldr	r2, [r7, #0]
 80051ee:	429a      	cmp	r2, r3
 80051f0:	d803      	bhi.n	80051fa <HAL_SPI_Transmit+0x204>
 80051f2:	683b      	ldr	r3, [r7, #0]
 80051f4:	f1b3 3fff 	cmp.w	r3, #4294967295
 80051f8:	d102      	bne.n	8005200 <HAL_SPI_Transmit+0x20a>
 80051fa:	683b      	ldr	r3, [r7, #0]
 80051fc:	2b00      	cmp	r3, #0
 80051fe:	d102      	bne.n	8005206 <HAL_SPI_Transmit+0x210>
        {
          errorcode = HAL_TIMEOUT;
 8005200:	2303      	movs	r3, #3
 8005202:	77fb      	strb	r3, [r7, #31]
          goto error;
 8005204:	e026      	b.n	8005254 <HAL_SPI_Transmit+0x25e>
    while (hspi->TxXferCount > 0U)
 8005206:	68fb      	ldr	r3, [r7, #12]
 8005208:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 800520a:	b29b      	uxth	r3, r3
 800520c:	2b00      	cmp	r3, #0
 800520e:	d1cd      	bne.n	80051ac <HAL_SPI_Transmit+0x1b6>
    SET_BIT(hspi->Instance->CR1, SPI_CR1_CRCNEXT);
  }
#endif /* USE_SPI_CRC */

  /* Check the end of the transaction */
  if (SPI_EndRxTxTransaction(hspi, Timeout, tickstart) != HAL_OK)
 8005210:	69ba      	ldr	r2, [r7, #24]
 8005212:	6839      	ldr	r1, [r7, #0]
 8005214:	68f8      	ldr	r0, [r7, #12]
 8005216:	f000 f9ff 	bl	8005618 <SPI_EndRxTxTransaction>
 800521a:	4603      	mov	r3, r0
 800521c:	2b00      	cmp	r3, #0
 800521e:	d002      	beq.n	8005226 <HAL_SPI_Transmit+0x230>
  {
    hspi->ErrorCode = HAL_SPI_ERROR_FLAG;
 8005220:	68fb      	ldr	r3, [r7, #12]
 8005222:	2220      	movs	r2, #32
 8005224:	655a      	str	r2, [r3, #84]	; 0x54
  }

  /* Clear overrun flag in 2 Lines communication mode because received is not read */
  if (hspi->Init.Direction == SPI_DIRECTION_2LINES)
 8005226:	68fb      	ldr	r3, [r7, #12]
 8005228:	689b      	ldr	r3, [r3, #8]
 800522a:	2b00      	cmp	r3, #0
 800522c:	d10a      	bne.n	8005244 <HAL_SPI_Transmit+0x24e>
  {
    __HAL_SPI_CLEAR_OVRFLAG(hspi);
 800522e:	2300      	movs	r3, #0
 8005230:	613b      	str	r3, [r7, #16]
 8005232:	68fb      	ldr	r3, [r7, #12]
 8005234:	681b      	ldr	r3, [r3, #0]
 8005236:	68db      	ldr	r3, [r3, #12]
 8005238:	613b      	str	r3, [r7, #16]
 800523a:	68fb      	ldr	r3, [r7, #12]
 800523c:	681b      	ldr	r3, [r3, #0]
 800523e:	689b      	ldr	r3, [r3, #8]
 8005240:	613b      	str	r3, [r7, #16]
 8005242:	693b      	ldr	r3, [r7, #16]
  }

  if (hspi->ErrorCode != HAL_SPI_ERROR_NONE)
 8005244:	68fb      	ldr	r3, [r7, #12]
 8005246:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8005248:	2b00      	cmp	r3, #0
 800524a:	d002      	beq.n	8005252 <HAL_SPI_Transmit+0x25c>
  {
    errorcode = HAL_ERROR;
 800524c:	2301      	movs	r3, #1
 800524e:	77fb      	strb	r3, [r7, #31]
 8005250:	e000      	b.n	8005254 <HAL_SPI_Transmit+0x25e>
  }

error:
 8005252:	bf00      	nop
  hspi->State = HAL_SPI_STATE_READY;
 8005254:	68fb      	ldr	r3, [r7, #12]
 8005256:	2201      	movs	r2, #1
 8005258:	f883 2051 	strb.w	r2, [r3, #81]	; 0x51
  /* Process Unlocked */
  __HAL_UNLOCK(hspi);
 800525c:	68fb      	ldr	r3, [r7, #12]
 800525e:	2200      	movs	r2, #0
 8005260:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50
  return errorcode;
 8005264:	7ffb      	ldrb	r3, [r7, #31]
}
 8005266:	4618      	mov	r0, r3
 8005268:	3720      	adds	r7, #32
 800526a:	46bd      	mov	sp, r7
 800526c:	bd80      	pop	{r7, pc}
	...

08005270 <HAL_SPI_Transmit_DMA>:
  * @param  pData pointer to data buffer
  * @param  Size amount of data to be sent
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_Transmit_DMA(SPI_HandleTypeDef *hspi, uint8_t *pData, uint16_t Size)
{
 8005270:	b580      	push	{r7, lr}
 8005272:	b086      	sub	sp, #24
 8005274:	af00      	add	r7, sp, #0
 8005276:	60f8      	str	r0, [r7, #12]
 8005278:	60b9      	str	r1, [r7, #8]
 800527a:	4613      	mov	r3, r2
 800527c:	80fb      	strh	r3, [r7, #6]
  HAL_StatusTypeDef errorcode = HAL_OK;
 800527e:	2300      	movs	r3, #0
 8005280:	75fb      	strb	r3, [r7, #23]

  /* Check Direction parameter */
  assert_param(IS_SPI_DIRECTION_2LINES_OR_1LINE(hspi->Init.Direction));

  /* Process Locked */
  __HAL_LOCK(hspi);
 8005282:	68fb      	ldr	r3, [r7, #12]
 8005284:	f893 3050 	ldrb.w	r3, [r3, #80]	; 0x50
 8005288:	2b01      	cmp	r3, #1
 800528a:	d101      	bne.n	8005290 <HAL_SPI_Transmit_DMA+0x20>
 800528c:	2302      	movs	r3, #2
 800528e:	e09b      	b.n	80053c8 <HAL_SPI_Transmit_DMA+0x158>
 8005290:	68fb      	ldr	r3, [r7, #12]
 8005292:	2201      	movs	r2, #1
 8005294:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50

  if (hspi->State != HAL_SPI_STATE_READY)
 8005298:	68fb      	ldr	r3, [r7, #12]
 800529a:	f893 3051 	ldrb.w	r3, [r3, #81]	; 0x51
 800529e:	b2db      	uxtb	r3, r3
 80052a0:	2b01      	cmp	r3, #1
 80052a2:	d002      	beq.n	80052aa <HAL_SPI_Transmit_DMA+0x3a>
  {
    errorcode = HAL_BUSY;
 80052a4:	2302      	movs	r3, #2
 80052a6:	75fb      	strb	r3, [r7, #23]
    goto error;
 80052a8:	e089      	b.n	80053be <HAL_SPI_Transmit_DMA+0x14e>
  }

  if ((pData == NULL) || (Size == 0U))
 80052aa:	68bb      	ldr	r3, [r7, #8]
 80052ac:	2b00      	cmp	r3, #0
 80052ae:	d002      	beq.n	80052b6 <HAL_SPI_Transmit_DMA+0x46>
 80052b0:	88fb      	ldrh	r3, [r7, #6]
 80052b2:	2b00      	cmp	r3, #0
 80052b4:	d102      	bne.n	80052bc <HAL_SPI_Transmit_DMA+0x4c>
  {
    errorcode = HAL_ERROR;
 80052b6:	2301      	movs	r3, #1
 80052b8:	75fb      	strb	r3, [r7, #23]
    goto error;
 80052ba:	e080      	b.n	80053be <HAL_SPI_Transmit_DMA+0x14e>
  }

  /* Set the transaction information */
  hspi->State       = HAL_SPI_STATE_BUSY_TX;
 80052bc:	68fb      	ldr	r3, [r7, #12]
 80052be:	2203      	movs	r2, #3
 80052c0:	f883 2051 	strb.w	r2, [r3, #81]	; 0x51
  hspi->ErrorCode   = HAL_SPI_ERROR_NONE;
 80052c4:	68fb      	ldr	r3, [r7, #12]
 80052c6:	2200      	movs	r2, #0
 80052c8:	655a      	str	r2, [r3, #84]	; 0x54
  hspi->pTxBuffPtr  = (uint8_t *)pData;
 80052ca:	68fb      	ldr	r3, [r7, #12]
 80052cc:	68ba      	ldr	r2, [r7, #8]
 80052ce:	631a      	str	r2, [r3, #48]	; 0x30
  hspi->TxXferSize  = Size;
 80052d0:	68fb      	ldr	r3, [r7, #12]
 80052d2:	88fa      	ldrh	r2, [r7, #6]
 80052d4:	869a      	strh	r2, [r3, #52]	; 0x34
  hspi->TxXferCount = Size;
 80052d6:	68fb      	ldr	r3, [r7, #12]
 80052d8:	88fa      	ldrh	r2, [r7, #6]
 80052da:	86da      	strh	r2, [r3, #54]	; 0x36

  /* Init field not used in handle to zero */
  hspi->pRxBuffPtr  = (uint8_t *)NULL;
 80052dc:	68fb      	ldr	r3, [r7, #12]
 80052de:	2200      	movs	r2, #0
 80052e0:	639a      	str	r2, [r3, #56]	; 0x38
  hspi->TxISR       = NULL;
 80052e2:	68fb      	ldr	r3, [r7, #12]
 80052e4:	2200      	movs	r2, #0
 80052e6:	645a      	str	r2, [r3, #68]	; 0x44
  hspi->RxISR       = NULL;
 80052e8:	68fb      	ldr	r3, [r7, #12]
 80052ea:	2200      	movs	r2, #0
 80052ec:	641a      	str	r2, [r3, #64]	; 0x40
  hspi->RxXferSize  = 0U;
 80052ee:	68fb      	ldr	r3, [r7, #12]
 80052f0:	2200      	movs	r2, #0
 80052f2:	879a      	strh	r2, [r3, #60]	; 0x3c
  hspi->RxXferCount = 0U;
 80052f4:	68fb      	ldr	r3, [r7, #12]
 80052f6:	2200      	movs	r2, #0
 80052f8:	87da      	strh	r2, [r3, #62]	; 0x3e

  /* Configure communication direction : 1Line */
  if (hspi->Init.Direction == SPI_DIRECTION_1LINE)
 80052fa:	68fb      	ldr	r3, [r7, #12]
 80052fc:	689b      	ldr	r3, [r3, #8]
 80052fe:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 8005302:	d10f      	bne.n	8005324 <HAL_SPI_Transmit_DMA+0xb4>
  {
    /* Disable SPI Peripheral before set 1Line direction (BIDIOE bit) */
    __HAL_SPI_DISABLE(hspi);
 8005304:	68fb      	ldr	r3, [r7, #12]
 8005306:	681b      	ldr	r3, [r3, #0]
 8005308:	681a      	ldr	r2, [r3, #0]
 800530a:	68fb      	ldr	r3, [r7, #12]
 800530c:	681b      	ldr	r3, [r3, #0]
 800530e:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 8005312:	601a      	str	r2, [r3, #0]
    SPI_1LINE_TX(hspi);
 8005314:	68fb      	ldr	r3, [r7, #12]
 8005316:	681b      	ldr	r3, [r3, #0]
 8005318:	681a      	ldr	r2, [r3, #0]
 800531a:	68fb      	ldr	r3, [r7, #12]
 800531c:	681b      	ldr	r3, [r3, #0]
 800531e:	f442 4280 	orr.w	r2, r2, #16384	; 0x4000
 8005322:	601a      	str	r2, [r3, #0]
    SPI_RESET_CRC(hspi);
  }
#endif /* USE_SPI_CRC */

  /* Set the SPI TxDMA Half transfer complete callback */
  hspi->hdmatx->XferHalfCpltCallback = SPI_DMAHalfTransmitCplt;
 8005324:	68fb      	ldr	r3, [r7, #12]
 8005326:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 8005328:	4a29      	ldr	r2, [pc, #164]	; (80053d0 <HAL_SPI_Transmit_DMA+0x160>)
 800532a:	641a      	str	r2, [r3, #64]	; 0x40

  /* Set the SPI TxDMA transfer complete callback */
  hspi->hdmatx->XferCpltCallback = SPI_DMATransmitCplt;
 800532c:	68fb      	ldr	r3, [r7, #12]
 800532e:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 8005330:	4a28      	ldr	r2, [pc, #160]	; (80053d4 <HAL_SPI_Transmit_DMA+0x164>)
 8005332:	63da      	str	r2, [r3, #60]	; 0x3c

  /* Set the DMA error callback */
  hspi->hdmatx->XferErrorCallback = SPI_DMAError;
 8005334:	68fb      	ldr	r3, [r7, #12]
 8005336:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 8005338:	4a27      	ldr	r2, [pc, #156]	; (80053d8 <HAL_SPI_Transmit_DMA+0x168>)
 800533a:	64da      	str	r2, [r3, #76]	; 0x4c

  /* Set the DMA AbortCpltCallback */
  hspi->hdmatx->XferAbortCallback = NULL;
 800533c:	68fb      	ldr	r3, [r7, #12]
 800533e:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 8005340:	2200      	movs	r2, #0
 8005342:	651a      	str	r2, [r3, #80]	; 0x50

  /* Enable the Tx DMA Stream/Channel */
  if (HAL_OK != HAL_DMA_Start_IT(hspi->hdmatx, (uint32_t)hspi->pTxBuffPtr, (uint32_t)&hspi->Instance->DR,
 8005344:	68fb      	ldr	r3, [r7, #12]
 8005346:	6c98      	ldr	r0, [r3, #72]	; 0x48
 8005348:	68fb      	ldr	r3, [r7, #12]
 800534a:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800534c:	4619      	mov	r1, r3
 800534e:	68fb      	ldr	r3, [r7, #12]
 8005350:	681b      	ldr	r3, [r3, #0]
 8005352:	330c      	adds	r3, #12
 8005354:	461a      	mov	r2, r3
                                 hspi->TxXferCount))
 8005356:	68fb      	ldr	r3, [r7, #12]
 8005358:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 800535a:	b29b      	uxth	r3, r3
  if (HAL_OK != HAL_DMA_Start_IT(hspi->hdmatx, (uint32_t)hspi->pTxBuffPtr, (uint32_t)&hspi->Instance->DR,
 800535c:	f7fe fb6a 	bl	8003a34 <HAL_DMA_Start_IT>
 8005360:	4603      	mov	r3, r0
 8005362:	2b00      	cmp	r3, #0
 8005364:	d00c      	beq.n	8005380 <HAL_SPI_Transmit_DMA+0x110>
  {
    /* Update SPI error code */
    SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_DMA);
 8005366:	68fb      	ldr	r3, [r7, #12]
 8005368:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 800536a:	f043 0210 	orr.w	r2, r3, #16
 800536e:	68fb      	ldr	r3, [r7, #12]
 8005370:	655a      	str	r2, [r3, #84]	; 0x54
    errorcode = HAL_ERROR;
 8005372:	2301      	movs	r3, #1
 8005374:	75fb      	strb	r3, [r7, #23]

    hspi->State = HAL_SPI_STATE_READY;
 8005376:	68fb      	ldr	r3, [r7, #12]
 8005378:	2201      	movs	r2, #1
 800537a:	f883 2051 	strb.w	r2, [r3, #81]	; 0x51
    goto error;
 800537e:	e01e      	b.n	80053be <HAL_SPI_Transmit_DMA+0x14e>
  }

  /* Check if the SPI is already enabled */
  if ((hspi->Instance->CR1 & SPI_CR1_SPE) != SPI_CR1_SPE)
 8005380:	68fb      	ldr	r3, [r7, #12]
 8005382:	681b      	ldr	r3, [r3, #0]
 8005384:	681b      	ldr	r3, [r3, #0]
 8005386:	f003 0340 	and.w	r3, r3, #64	; 0x40
 800538a:	2b40      	cmp	r3, #64	; 0x40
 800538c:	d007      	beq.n	800539e <HAL_SPI_Transmit_DMA+0x12e>
  {
    /* Enable SPI peripheral */
    __HAL_SPI_ENABLE(hspi);
 800538e:	68fb      	ldr	r3, [r7, #12]
 8005390:	681b      	ldr	r3, [r3, #0]
 8005392:	681a      	ldr	r2, [r3, #0]
 8005394:	68fb      	ldr	r3, [r7, #12]
 8005396:	681b      	ldr	r3, [r3, #0]
 8005398:	f042 0240 	orr.w	r2, r2, #64	; 0x40
 800539c:	601a      	str	r2, [r3, #0]
  }

  /* Enable the SPI Error Interrupt Bit */
  __HAL_SPI_ENABLE_IT(hspi, (SPI_IT_ERR));
 800539e:	68fb      	ldr	r3, [r7, #12]
 80053a0:	681b      	ldr	r3, [r3, #0]
 80053a2:	685a      	ldr	r2, [r3, #4]
 80053a4:	68fb      	ldr	r3, [r7, #12]
 80053a6:	681b      	ldr	r3, [r3, #0]
 80053a8:	f042 0220 	orr.w	r2, r2, #32
 80053ac:	605a      	str	r2, [r3, #4]

  /* Enable Tx DMA Request */
  SET_BIT(hspi->Instance->CR2, SPI_CR2_TXDMAEN);
 80053ae:	68fb      	ldr	r3, [r7, #12]
 80053b0:	681b      	ldr	r3, [r3, #0]
 80053b2:	685a      	ldr	r2, [r3, #4]
 80053b4:	68fb      	ldr	r3, [r7, #12]
 80053b6:	681b      	ldr	r3, [r3, #0]
 80053b8:	f042 0202 	orr.w	r2, r2, #2
 80053bc:	605a      	str	r2, [r3, #4]

error :
  /* Process Unlocked */
  __HAL_UNLOCK(hspi);
 80053be:	68fb      	ldr	r3, [r7, #12]
 80053c0:	2200      	movs	r2, #0
 80053c2:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50
  return errorcode;
 80053c6:	7dfb      	ldrb	r3, [r7, #23]
}
 80053c8:	4618      	mov	r0, r3
 80053ca:	3718      	adds	r7, #24
 80053cc:	46bd      	mov	sp, r7
 80053ce:	bd80      	pop	{r7, pc}
 80053d0:	080054ad 	.word	0x080054ad
 80053d4:	08005405 	.word	0x08005405
 80053d8:	080054c9 	.word	0x080054c9

080053dc <HAL_SPI_TxHalfCpltCallback>:
  * @param  hspi pointer to a SPI_HandleTypeDef structure that contains
  *               the configuration information for SPI module.
  * @retval None
  */
__weak void HAL_SPI_TxHalfCpltCallback(SPI_HandleTypeDef *hspi)
{
 80053dc:	b480      	push	{r7}
 80053de:	b083      	sub	sp, #12
 80053e0:	af00      	add	r7, sp, #0
 80053e2:	6078      	str	r0, [r7, #4]
  UNUSED(hspi);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_SPI_TxHalfCpltCallback should be implemented in the user file
   */
}
 80053e4:	bf00      	nop
 80053e6:	370c      	adds	r7, #12
 80053e8:	46bd      	mov	sp, r7
 80053ea:	f85d 7b04 	ldr.w	r7, [sp], #4
 80053ee:	4770      	bx	lr

080053f0 <HAL_SPI_ErrorCallback>:
  * @param  hspi pointer to a SPI_HandleTypeDef structure that contains
  *               the configuration information for SPI module.
  * @retval None
  */
__weak void HAL_SPI_ErrorCallback(SPI_HandleTypeDef *hspi)
{
 80053f0:	b480      	push	{r7}
 80053f2:	b083      	sub	sp, #12
 80053f4:	af00      	add	r7, sp, #0
 80053f6:	6078      	str	r0, [r7, #4]
            the HAL_SPI_ErrorCallback should be implemented in the user file
   */
  /* NOTE : The ErrorCode parameter in the hspi handle is updated by the SPI processes
            and user can use HAL_SPI_GetError() API to check the latest error occurred
   */
}
 80053f8:	bf00      	nop
 80053fa:	370c      	adds	r7, #12
 80053fc:	46bd      	mov	sp, r7
 80053fe:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005402:	4770      	bx	lr

08005404 <SPI_DMATransmitCplt>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA module.
  * @retval None
  */
static void SPI_DMATransmitCplt(DMA_HandleTypeDef *hdma)
{
 8005404:	b580      	push	{r7, lr}
 8005406:	b086      	sub	sp, #24
 8005408:	af00      	add	r7, sp, #0
 800540a:	6078      	str	r0, [r7, #4]
  SPI_HandleTypeDef *hspi = (SPI_HandleTypeDef *)(((DMA_HandleTypeDef *)hdma)->Parent); /* Derogation MISRAC2012-Rule-11.5 */
 800540c:	687b      	ldr	r3, [r7, #4]
 800540e:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8005410:	617b      	str	r3, [r7, #20]
  uint32_t tickstart;

  /* Init tickstart for timeout management*/
  tickstart = HAL_GetTick();
 8005412:	f7fd fc0b 	bl	8002c2c <HAL_GetTick>
 8005416:	6138      	str	r0, [r7, #16]

  /* DMA Normal Mode */
  if ((hdma->Instance->CR & DMA_SxCR_CIRC) != DMA_SxCR_CIRC)
 8005418:	687b      	ldr	r3, [r7, #4]
 800541a:	681b      	ldr	r3, [r3, #0]
 800541c:	681b      	ldr	r3, [r3, #0]
 800541e:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8005422:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 8005426:	d03b      	beq.n	80054a0 <SPI_DMATransmitCplt+0x9c>
  {
    /* Disable ERR interrupt */
    __HAL_SPI_DISABLE_IT(hspi, SPI_IT_ERR);
 8005428:	697b      	ldr	r3, [r7, #20]
 800542a:	681b      	ldr	r3, [r3, #0]
 800542c:	685a      	ldr	r2, [r3, #4]
 800542e:	697b      	ldr	r3, [r7, #20]
 8005430:	681b      	ldr	r3, [r3, #0]
 8005432:	f022 0220 	bic.w	r2, r2, #32
 8005436:	605a      	str	r2, [r3, #4]

    /* Disable Tx DMA Request */
    CLEAR_BIT(hspi->Instance->CR2, SPI_CR2_TXDMAEN);
 8005438:	697b      	ldr	r3, [r7, #20]
 800543a:	681b      	ldr	r3, [r3, #0]
 800543c:	685a      	ldr	r2, [r3, #4]
 800543e:	697b      	ldr	r3, [r7, #20]
 8005440:	681b      	ldr	r3, [r3, #0]
 8005442:	f022 0202 	bic.w	r2, r2, #2
 8005446:	605a      	str	r2, [r3, #4]

    /* Check the end of the transaction */
    if (SPI_EndRxTxTransaction(hspi, SPI_DEFAULT_TIMEOUT, tickstart) != HAL_OK)
 8005448:	693a      	ldr	r2, [r7, #16]
 800544a:	2164      	movs	r1, #100	; 0x64
 800544c:	6978      	ldr	r0, [r7, #20]
 800544e:	f000 f8e3 	bl	8005618 <SPI_EndRxTxTransaction>
 8005452:	4603      	mov	r3, r0
 8005454:	2b00      	cmp	r3, #0
 8005456:	d005      	beq.n	8005464 <SPI_DMATransmitCplt+0x60>
    {
      SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
 8005458:	697b      	ldr	r3, [r7, #20]
 800545a:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 800545c:	f043 0220 	orr.w	r2, r3, #32
 8005460:	697b      	ldr	r3, [r7, #20]
 8005462:	655a      	str	r2, [r3, #84]	; 0x54
    }

    /* Clear overrun flag in 2 Lines communication mode because received data is not read */
    if (hspi->Init.Direction == SPI_DIRECTION_2LINES)
 8005464:	697b      	ldr	r3, [r7, #20]
 8005466:	689b      	ldr	r3, [r3, #8]
 8005468:	2b00      	cmp	r3, #0
 800546a:	d10a      	bne.n	8005482 <SPI_DMATransmitCplt+0x7e>
    {
      __HAL_SPI_CLEAR_OVRFLAG(hspi);
 800546c:	2300      	movs	r3, #0
 800546e:	60fb      	str	r3, [r7, #12]
 8005470:	697b      	ldr	r3, [r7, #20]
 8005472:	681b      	ldr	r3, [r3, #0]
 8005474:	68db      	ldr	r3, [r3, #12]
 8005476:	60fb      	str	r3, [r7, #12]
 8005478:	697b      	ldr	r3, [r7, #20]
 800547a:	681b      	ldr	r3, [r3, #0]
 800547c:	689b      	ldr	r3, [r3, #8]
 800547e:	60fb      	str	r3, [r7, #12]
 8005480:	68fb      	ldr	r3, [r7, #12]
    }

    hspi->TxXferCount = 0U;
 8005482:	697b      	ldr	r3, [r7, #20]
 8005484:	2200      	movs	r2, #0
 8005486:	86da      	strh	r2, [r3, #54]	; 0x36
    hspi->State = HAL_SPI_STATE_READY;
 8005488:	697b      	ldr	r3, [r7, #20]
 800548a:	2201      	movs	r2, #1
 800548c:	f883 2051 	strb.w	r2, [r3, #81]	; 0x51

    if (hspi->ErrorCode != HAL_SPI_ERROR_NONE)
 8005490:	697b      	ldr	r3, [r7, #20]
 8005492:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8005494:	2b00      	cmp	r3, #0
 8005496:	d003      	beq.n	80054a0 <SPI_DMATransmitCplt+0x9c>
    {
      /* Call user error callback */
#if (USE_HAL_SPI_REGISTER_CALLBACKS == 1U)
      hspi->ErrorCallback(hspi);
#else
      HAL_SPI_ErrorCallback(hspi);
 8005498:	6978      	ldr	r0, [r7, #20]
 800549a:	f7ff ffa9 	bl	80053f0 <HAL_SPI_ErrorCallback>
#endif /* USE_HAL_SPI_REGISTER_CALLBACKS */
      return;
 800549e:	e002      	b.n	80054a6 <SPI_DMATransmitCplt+0xa2>
  }
  /* Call user Tx complete callback */
#if (USE_HAL_SPI_REGISTER_CALLBACKS == 1U)
  hspi->TxCpltCallback(hspi);
#else
  HAL_SPI_TxCpltCallback(hspi);
 80054a0:	6978      	ldr	r0, [r7, #20]
 80054a2:	f7fb fd6f 	bl	8000f84 <HAL_SPI_TxCpltCallback>
#endif /* USE_HAL_SPI_REGISTER_CALLBACKS */
}
 80054a6:	3718      	adds	r7, #24
 80054a8:	46bd      	mov	sp, r7
 80054aa:	bd80      	pop	{r7, pc}

080054ac <SPI_DMAHalfTransmitCplt>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA module.
  * @retval None
  */
static void SPI_DMAHalfTransmitCplt(DMA_HandleTypeDef *hdma)
{
 80054ac:	b580      	push	{r7, lr}
 80054ae:	b084      	sub	sp, #16
 80054b0:	af00      	add	r7, sp, #0
 80054b2:	6078      	str	r0, [r7, #4]
  SPI_HandleTypeDef *hspi = (SPI_HandleTypeDef *)(((DMA_HandleTypeDef *)hdma)->Parent); /* Derogation MISRAC2012-Rule-11.5 */
 80054b4:	687b      	ldr	r3, [r7, #4]
 80054b6:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80054b8:	60fb      	str	r3, [r7, #12]

  /* Call user Tx half complete callback */
#if (USE_HAL_SPI_REGISTER_CALLBACKS == 1U)
  hspi->TxHalfCpltCallback(hspi);
#else
  HAL_SPI_TxHalfCpltCallback(hspi);
 80054ba:	68f8      	ldr	r0, [r7, #12]
 80054bc:	f7ff ff8e 	bl	80053dc <HAL_SPI_TxHalfCpltCallback>
#endif /* USE_HAL_SPI_REGISTER_CALLBACKS */
}
 80054c0:	bf00      	nop
 80054c2:	3710      	adds	r7, #16
 80054c4:	46bd      	mov	sp, r7
 80054c6:	bd80      	pop	{r7, pc}

080054c8 <SPI_DMAError>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA module.
  * @retval None
  */
static void SPI_DMAError(DMA_HandleTypeDef *hdma)
{
 80054c8:	b580      	push	{r7, lr}
 80054ca:	b084      	sub	sp, #16
 80054cc:	af00      	add	r7, sp, #0
 80054ce:	6078      	str	r0, [r7, #4]
  SPI_HandleTypeDef *hspi = (SPI_HandleTypeDef *)(((DMA_HandleTypeDef *)hdma)->Parent); /* Derogation MISRAC2012-Rule-11.5 */
 80054d0:	687b      	ldr	r3, [r7, #4]
 80054d2:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80054d4:	60fb      	str	r3, [r7, #12]

  /* Stop the disable DMA transfer on SPI side */
  CLEAR_BIT(hspi->Instance->CR2, SPI_CR2_TXDMAEN | SPI_CR2_RXDMAEN);
 80054d6:	68fb      	ldr	r3, [r7, #12]
 80054d8:	681b      	ldr	r3, [r3, #0]
 80054da:	685a      	ldr	r2, [r3, #4]
 80054dc:	68fb      	ldr	r3, [r7, #12]
 80054de:	681b      	ldr	r3, [r3, #0]
 80054e0:	f022 0203 	bic.w	r2, r2, #3
 80054e4:	605a      	str	r2, [r3, #4]

  SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_DMA);
 80054e6:	68fb      	ldr	r3, [r7, #12]
 80054e8:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 80054ea:	f043 0210 	orr.w	r2, r3, #16
 80054ee:	68fb      	ldr	r3, [r7, #12]
 80054f0:	655a      	str	r2, [r3, #84]	; 0x54
  hspi->State = HAL_SPI_STATE_READY;
 80054f2:	68fb      	ldr	r3, [r7, #12]
 80054f4:	2201      	movs	r2, #1
 80054f6:	f883 2051 	strb.w	r2, [r3, #81]	; 0x51
  /* Call user error callback */
#if (USE_HAL_SPI_REGISTER_CALLBACKS == 1U)
  hspi->ErrorCallback(hspi);
#else
  HAL_SPI_ErrorCallback(hspi);
 80054fa:	68f8      	ldr	r0, [r7, #12]
 80054fc:	f7ff ff78 	bl	80053f0 <HAL_SPI_ErrorCallback>
#endif /* USE_HAL_SPI_REGISTER_CALLBACKS */
}
 8005500:	bf00      	nop
 8005502:	3710      	adds	r7, #16
 8005504:	46bd      	mov	sp, r7
 8005506:	bd80      	pop	{r7, pc}

08005508 <SPI_WaitFlagStateUntilTimeout>:
  * @param  Tickstart tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef SPI_WaitFlagStateUntilTimeout(SPI_HandleTypeDef *hspi, uint32_t Flag, FlagStatus State,
                                                       uint32_t Timeout, uint32_t Tickstart)
{
 8005508:	b580      	push	{r7, lr}
 800550a:	b088      	sub	sp, #32
 800550c:	af00      	add	r7, sp, #0
 800550e:	60f8      	str	r0, [r7, #12]
 8005510:	60b9      	str	r1, [r7, #8]
 8005512:	603b      	str	r3, [r7, #0]
 8005514:	4613      	mov	r3, r2
 8005516:	71fb      	strb	r3, [r7, #7]
  __IO uint32_t count;
  uint32_t tmp_timeout;
  uint32_t tmp_tickstart;

  /* Adjust Timeout value  in case of end of transfer */
  tmp_timeout   = Timeout - (HAL_GetTick() - Tickstart);
 8005518:	f7fd fb88 	bl	8002c2c <HAL_GetTick>
 800551c:	4602      	mov	r2, r0
 800551e:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8005520:	1a9b      	subs	r3, r3, r2
 8005522:	683a      	ldr	r2, [r7, #0]
 8005524:	4413      	add	r3, r2
 8005526:	61fb      	str	r3, [r7, #28]
  tmp_tickstart = HAL_GetTick();
 8005528:	f7fd fb80 	bl	8002c2c <HAL_GetTick>
 800552c:	61b8      	str	r0, [r7, #24]

  /* Calculate Timeout based on a software loop to avoid blocking issue if Systick is disabled */
  count = tmp_timeout * ((SystemCoreClock * 32U) >> 20U);
 800552e:	4b39      	ldr	r3, [pc, #228]	; (8005614 <SPI_WaitFlagStateUntilTimeout+0x10c>)
 8005530:	681b      	ldr	r3, [r3, #0]
 8005532:	015b      	lsls	r3, r3, #5
 8005534:	0d1b      	lsrs	r3, r3, #20
 8005536:	69fa      	ldr	r2, [r7, #28]
 8005538:	fb02 f303 	mul.w	r3, r2, r3
 800553c:	617b      	str	r3, [r7, #20]

  while ((__HAL_SPI_GET_FLAG(hspi, Flag) ? SET : RESET) != State)
 800553e:	e054      	b.n	80055ea <SPI_WaitFlagStateUntilTimeout+0xe2>
  {
    if (Timeout != HAL_MAX_DELAY)
 8005540:	683b      	ldr	r3, [r7, #0]
 8005542:	f1b3 3fff 	cmp.w	r3, #4294967295
 8005546:	d050      	beq.n	80055ea <SPI_WaitFlagStateUntilTimeout+0xe2>
    {
      if (((HAL_GetTick() - tmp_tickstart) >= tmp_timeout) || (tmp_timeout == 0U))
 8005548:	f7fd fb70 	bl	8002c2c <HAL_GetTick>
 800554c:	4602      	mov	r2, r0
 800554e:	69bb      	ldr	r3, [r7, #24]
 8005550:	1ad3      	subs	r3, r2, r3
 8005552:	69fa      	ldr	r2, [r7, #28]
 8005554:	429a      	cmp	r2, r3
 8005556:	d902      	bls.n	800555e <SPI_WaitFlagStateUntilTimeout+0x56>
 8005558:	69fb      	ldr	r3, [r7, #28]
 800555a:	2b00      	cmp	r3, #0
 800555c:	d13d      	bne.n	80055da <SPI_WaitFlagStateUntilTimeout+0xd2>
        /* Disable the SPI and reset the CRC: the CRC value should be cleared
           on both master and slave sides in order to resynchronize the master
           and slave for their respective CRC calculation */

        /* Disable TXE, RXNE and ERR interrupts for the interrupt process */
        __HAL_SPI_DISABLE_IT(hspi, (SPI_IT_TXE | SPI_IT_RXNE | SPI_IT_ERR));
 800555e:	68fb      	ldr	r3, [r7, #12]
 8005560:	681b      	ldr	r3, [r3, #0]
 8005562:	685a      	ldr	r2, [r3, #4]
 8005564:	68fb      	ldr	r3, [r7, #12]
 8005566:	681b      	ldr	r3, [r3, #0]
 8005568:	f022 02e0 	bic.w	r2, r2, #224	; 0xe0
 800556c:	605a      	str	r2, [r3, #4]

        if ((hspi->Init.Mode == SPI_MODE_MASTER) && ((hspi->Init.Direction == SPI_DIRECTION_1LINE)
 800556e:	68fb      	ldr	r3, [r7, #12]
 8005570:	685b      	ldr	r3, [r3, #4]
 8005572:	f5b3 7f82 	cmp.w	r3, #260	; 0x104
 8005576:	d111      	bne.n	800559c <SPI_WaitFlagStateUntilTimeout+0x94>
 8005578:	68fb      	ldr	r3, [r7, #12]
 800557a:	689b      	ldr	r3, [r3, #8]
 800557c:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 8005580:	d004      	beq.n	800558c <SPI_WaitFlagStateUntilTimeout+0x84>
                                                     || (hspi->Init.Direction == SPI_DIRECTION_2LINES_RXONLY)))
 8005582:	68fb      	ldr	r3, [r7, #12]
 8005584:	689b      	ldr	r3, [r3, #8]
 8005586:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 800558a:	d107      	bne.n	800559c <SPI_WaitFlagStateUntilTimeout+0x94>
        {
          /* Disable SPI peripheral */
          __HAL_SPI_DISABLE(hspi);
 800558c:	68fb      	ldr	r3, [r7, #12]
 800558e:	681b      	ldr	r3, [r3, #0]
 8005590:	681a      	ldr	r2, [r3, #0]
 8005592:	68fb      	ldr	r3, [r7, #12]
 8005594:	681b      	ldr	r3, [r3, #0]
 8005596:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 800559a:	601a      	str	r2, [r3, #0]
        }

        /* Reset CRC Calculation */
        if (hspi->Init.CRCCalculation == SPI_CRCCALCULATION_ENABLE)
 800559c:	68fb      	ldr	r3, [r7, #12]
 800559e:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80055a0:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 80055a4:	d10f      	bne.n	80055c6 <SPI_WaitFlagStateUntilTimeout+0xbe>
        {
          SPI_RESET_CRC(hspi);
 80055a6:	68fb      	ldr	r3, [r7, #12]
 80055a8:	681b      	ldr	r3, [r3, #0]
 80055aa:	681a      	ldr	r2, [r3, #0]
 80055ac:	68fb      	ldr	r3, [r7, #12]
 80055ae:	681b      	ldr	r3, [r3, #0]
 80055b0:	f422 5200 	bic.w	r2, r2, #8192	; 0x2000
 80055b4:	601a      	str	r2, [r3, #0]
 80055b6:	68fb      	ldr	r3, [r7, #12]
 80055b8:	681b      	ldr	r3, [r3, #0]
 80055ba:	681a      	ldr	r2, [r3, #0]
 80055bc:	68fb      	ldr	r3, [r7, #12]
 80055be:	681b      	ldr	r3, [r3, #0]
 80055c0:	f442 5200 	orr.w	r2, r2, #8192	; 0x2000
 80055c4:	601a      	str	r2, [r3, #0]
        }

        hspi->State = HAL_SPI_STATE_READY;
 80055c6:	68fb      	ldr	r3, [r7, #12]
 80055c8:	2201      	movs	r2, #1
 80055ca:	f883 2051 	strb.w	r2, [r3, #81]	; 0x51

        /* Process Unlocked */
        __HAL_UNLOCK(hspi);
 80055ce:	68fb      	ldr	r3, [r7, #12]
 80055d0:	2200      	movs	r2, #0
 80055d2:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50

        return HAL_TIMEOUT;
 80055d6:	2303      	movs	r3, #3
 80055d8:	e017      	b.n	800560a <SPI_WaitFlagStateUntilTimeout+0x102>
      }
      /* If Systick is disabled or not incremented, deactivate timeout to go in disable loop procedure */
      if (count == 0U)
 80055da:	697b      	ldr	r3, [r7, #20]
 80055dc:	2b00      	cmp	r3, #0
 80055de:	d101      	bne.n	80055e4 <SPI_WaitFlagStateUntilTimeout+0xdc>
      {
        tmp_timeout = 0U;
 80055e0:	2300      	movs	r3, #0
 80055e2:	61fb      	str	r3, [r7, #28]
      }
      count--;
 80055e4:	697b      	ldr	r3, [r7, #20]
 80055e6:	3b01      	subs	r3, #1
 80055e8:	617b      	str	r3, [r7, #20]
  while ((__HAL_SPI_GET_FLAG(hspi, Flag) ? SET : RESET) != State)
 80055ea:	68fb      	ldr	r3, [r7, #12]
 80055ec:	681b      	ldr	r3, [r3, #0]
 80055ee:	689a      	ldr	r2, [r3, #8]
 80055f0:	68bb      	ldr	r3, [r7, #8]
 80055f2:	4013      	ands	r3, r2
 80055f4:	68ba      	ldr	r2, [r7, #8]
 80055f6:	429a      	cmp	r2, r3
 80055f8:	bf0c      	ite	eq
 80055fa:	2301      	moveq	r3, #1
 80055fc:	2300      	movne	r3, #0
 80055fe:	b2db      	uxtb	r3, r3
 8005600:	461a      	mov	r2, r3
 8005602:	79fb      	ldrb	r3, [r7, #7]
 8005604:	429a      	cmp	r2, r3
 8005606:	d19b      	bne.n	8005540 <SPI_WaitFlagStateUntilTimeout+0x38>
    }
  }

  return HAL_OK;
 8005608:	2300      	movs	r3, #0
}
 800560a:	4618      	mov	r0, r3
 800560c:	3720      	adds	r7, #32
 800560e:	46bd      	mov	sp, r7
 8005610:	bd80      	pop	{r7, pc}
 8005612:	bf00      	nop
 8005614:	20000088 	.word	0x20000088

08005618 <SPI_EndRxTxTransaction>:
  * @param  Timeout Timeout duration
  * @param  Tickstart tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef SPI_EndRxTxTransaction(SPI_HandleTypeDef *hspi, uint32_t Timeout, uint32_t Tickstart)
{
 8005618:	b580      	push	{r7, lr}
 800561a:	b088      	sub	sp, #32
 800561c:	af02      	add	r7, sp, #8
 800561e:	60f8      	str	r0, [r7, #12]
 8005620:	60b9      	str	r1, [r7, #8]
 8005622:	607a      	str	r2, [r7, #4]
  /* Timeout in Âµs */
  __IO uint32_t count = SPI_BSY_FLAG_WORKAROUND_TIMEOUT * (SystemCoreClock / 24U / 1000000U);
 8005624:	4b1b      	ldr	r3, [pc, #108]	; (8005694 <SPI_EndRxTxTransaction+0x7c>)
 8005626:	681b      	ldr	r3, [r3, #0]
 8005628:	4a1b      	ldr	r2, [pc, #108]	; (8005698 <SPI_EndRxTxTransaction+0x80>)
 800562a:	fba2 2303 	umull	r2, r3, r2, r3
 800562e:	0d5b      	lsrs	r3, r3, #21
 8005630:	f44f 727a 	mov.w	r2, #1000	; 0x3e8
 8005634:	fb02 f303 	mul.w	r3, r2, r3
 8005638:	617b      	str	r3, [r7, #20]
  /* Erratasheet: BSY bit may stay high at the end of a data transfer in Slave mode */
  if (hspi->Init.Mode == SPI_MODE_MASTER)
 800563a:	68fb      	ldr	r3, [r7, #12]
 800563c:	685b      	ldr	r3, [r3, #4]
 800563e:	f5b3 7f82 	cmp.w	r3, #260	; 0x104
 8005642:	d112      	bne.n	800566a <SPI_EndRxTxTransaction+0x52>
  {
    /* Control the BSY flag */
    if (SPI_WaitFlagStateUntilTimeout(hspi, SPI_FLAG_BSY, RESET, Timeout, Tickstart) != HAL_OK)
 8005644:	687b      	ldr	r3, [r7, #4]
 8005646:	9300      	str	r3, [sp, #0]
 8005648:	68bb      	ldr	r3, [r7, #8]
 800564a:	2200      	movs	r2, #0
 800564c:	2180      	movs	r1, #128	; 0x80
 800564e:	68f8      	ldr	r0, [r7, #12]
 8005650:	f7ff ff5a 	bl	8005508 <SPI_WaitFlagStateUntilTimeout>
 8005654:	4603      	mov	r3, r0
 8005656:	2b00      	cmp	r3, #0
 8005658:	d016      	beq.n	8005688 <SPI_EndRxTxTransaction+0x70>
    {
      SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
 800565a:	68fb      	ldr	r3, [r7, #12]
 800565c:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 800565e:	f043 0220 	orr.w	r2, r3, #32
 8005662:	68fb      	ldr	r3, [r7, #12]
 8005664:	655a      	str	r2, [r3, #84]	; 0x54
      return HAL_TIMEOUT;
 8005666:	2303      	movs	r3, #3
 8005668:	e00f      	b.n	800568a <SPI_EndRxTxTransaction+0x72>
    * User have to calculate the timeout value to fit with the time of 1 byte transfer.
    * This time is directly link with the SPI clock from Master device.
    */
    do
    {
      if (count == 0U)
 800566a:	697b      	ldr	r3, [r7, #20]
 800566c:	2b00      	cmp	r3, #0
 800566e:	d00a      	beq.n	8005686 <SPI_EndRxTxTransaction+0x6e>
      {
        break;
      }
      count--;
 8005670:	697b      	ldr	r3, [r7, #20]
 8005672:	3b01      	subs	r3, #1
 8005674:	617b      	str	r3, [r7, #20]
    } while (__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_BSY) != RESET);
 8005676:	68fb      	ldr	r3, [r7, #12]
 8005678:	681b      	ldr	r3, [r3, #0]
 800567a:	689b      	ldr	r3, [r3, #8]
 800567c:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8005680:	2b80      	cmp	r3, #128	; 0x80
 8005682:	d0f2      	beq.n	800566a <SPI_EndRxTxTransaction+0x52>
 8005684:	e000      	b.n	8005688 <SPI_EndRxTxTransaction+0x70>
        break;
 8005686:	bf00      	nop
  }

  return HAL_OK;
 8005688:	2300      	movs	r3, #0
}
 800568a:	4618      	mov	r0, r3
 800568c:	3718      	adds	r7, #24
 800568e:	46bd      	mov	sp, r7
 8005690:	bd80      	pop	{r7, pc}
 8005692:	bf00      	nop
 8005694:	20000088 	.word	0x20000088
 8005698:	165e9f81 	.word	0x165e9f81

0800569c <HAL_TIM_Base_Init>:
  *         Ex: call @ref HAL_TIM_Base_DeInit() before HAL_TIM_Base_Init()
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Init(TIM_HandleTypeDef *htim)
{
 800569c:	b580      	push	{r7, lr}
 800569e:	b082      	sub	sp, #8
 80056a0:	af00      	add	r7, sp, #0
 80056a2:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 80056a4:	687b      	ldr	r3, [r7, #4]
 80056a6:	2b00      	cmp	r3, #0
 80056a8:	d101      	bne.n	80056ae <HAL_TIM_Base_Init+0x12>
  {
    return HAL_ERROR;
 80056aa:	2301      	movs	r3, #1
 80056ac:	e041      	b.n	8005732 <HAL_TIM_Base_Init+0x96>
  assert_param(IS_TIM_INSTANCE(htim->Instance));
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 80056ae:	687b      	ldr	r3, [r7, #4]
 80056b0:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 80056b4:	b2db      	uxtb	r3, r3
 80056b6:	2b00      	cmp	r3, #0
 80056b8:	d106      	bne.n	80056c8 <HAL_TIM_Base_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 80056ba:	687b      	ldr	r3, [r7, #4]
 80056bc:	2200      	movs	r2, #0
 80056be:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->Base_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    HAL_TIM_Base_MspInit(htim);
 80056c2:	6878      	ldr	r0, [r7, #4]
 80056c4:	f7fd f8a2 	bl	800280c <HAL_TIM_Base_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 80056c8:	687b      	ldr	r3, [r7, #4]
 80056ca:	2202      	movs	r2, #2
 80056cc:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Set the Time Base configuration */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 80056d0:	687b      	ldr	r3, [r7, #4]
 80056d2:	681a      	ldr	r2, [r3, #0]
 80056d4:	687b      	ldr	r3, [r7, #4]
 80056d6:	3304      	adds	r3, #4
 80056d8:	4619      	mov	r1, r3
 80056da:	4610      	mov	r0, r2
 80056dc:	f000 f896 	bl	800580c <TIM_Base_SetConfig>

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 80056e0:	687b      	ldr	r3, [r7, #4]
 80056e2:	2201      	movs	r2, #1
 80056e4:	f883 2046 	strb.w	r2, [r3, #70]	; 0x46

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 80056e8:	687b      	ldr	r3, [r7, #4]
 80056ea:	2201      	movs	r2, #1
 80056ec:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
 80056f0:	687b      	ldr	r3, [r7, #4]
 80056f2:	2201      	movs	r2, #1
 80056f4:	f883 203f 	strb.w	r2, [r3, #63]	; 0x3f
 80056f8:	687b      	ldr	r3, [r7, #4]
 80056fa:	2201      	movs	r2, #1
 80056fc:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40
 8005700:	687b      	ldr	r3, [r7, #4]
 8005702:	2201      	movs	r2, #1
 8005704:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8005708:	687b      	ldr	r3, [r7, #4]
 800570a:	2201      	movs	r2, #1
 800570c:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42
 8005710:	687b      	ldr	r3, [r7, #4]
 8005712:	2201      	movs	r2, #1
 8005714:	f883 2043 	strb.w	r2, [r3, #67]	; 0x43
 8005718:	687b      	ldr	r3, [r7, #4]
 800571a:	2201      	movs	r2, #1
 800571c:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
 8005720:	687b      	ldr	r3, [r7, #4]
 8005722:	2201      	movs	r2, #1
 8005724:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 8005728:	687b      	ldr	r3, [r7, #4]
 800572a:	2201      	movs	r2, #1
 800572c:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  return HAL_OK;
 8005730:	2300      	movs	r3, #0
}
 8005732:	4618      	mov	r0, r3
 8005734:	3708      	adds	r7, #8
 8005736:	46bd      	mov	sp, r7
 8005738:	bd80      	pop	{r7, pc}
	...

0800573c <HAL_TIM_Base_Start>:
  * @brief  Starts the TIM Base generation.
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Start(TIM_HandleTypeDef *htim)
{
 800573c:	b480      	push	{r7}
 800573e:	b085      	sub	sp, #20
 8005740:	af00      	add	r7, sp, #0
 8005742:	6078      	str	r0, [r7, #4]

  /* Check the parameters */
  assert_param(IS_TIM_INSTANCE(htim->Instance));

  /* Check the TIM state */
  if (htim->State != HAL_TIM_STATE_READY)
 8005744:	687b      	ldr	r3, [r7, #4]
 8005746:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 800574a:	b2db      	uxtb	r3, r3
 800574c:	2b01      	cmp	r3, #1
 800574e:	d001      	beq.n	8005754 <HAL_TIM_Base_Start+0x18>
  {
    return HAL_ERROR;
 8005750:	2301      	movs	r3, #1
 8005752:	e046      	b.n	80057e2 <HAL_TIM_Base_Start+0xa6>
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8005754:	687b      	ldr	r3, [r7, #4]
 8005756:	2202      	movs	r2, #2
 8005758:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 800575c:	687b      	ldr	r3, [r7, #4]
 800575e:	681b      	ldr	r3, [r3, #0]
 8005760:	4a23      	ldr	r2, [pc, #140]	; (80057f0 <HAL_TIM_Base_Start+0xb4>)
 8005762:	4293      	cmp	r3, r2
 8005764:	d022      	beq.n	80057ac <HAL_TIM_Base_Start+0x70>
 8005766:	687b      	ldr	r3, [r7, #4]
 8005768:	681b      	ldr	r3, [r3, #0]
 800576a:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 800576e:	d01d      	beq.n	80057ac <HAL_TIM_Base_Start+0x70>
 8005770:	687b      	ldr	r3, [r7, #4]
 8005772:	681b      	ldr	r3, [r3, #0]
 8005774:	4a1f      	ldr	r2, [pc, #124]	; (80057f4 <HAL_TIM_Base_Start+0xb8>)
 8005776:	4293      	cmp	r3, r2
 8005778:	d018      	beq.n	80057ac <HAL_TIM_Base_Start+0x70>
 800577a:	687b      	ldr	r3, [r7, #4]
 800577c:	681b      	ldr	r3, [r3, #0]
 800577e:	4a1e      	ldr	r2, [pc, #120]	; (80057f8 <HAL_TIM_Base_Start+0xbc>)
 8005780:	4293      	cmp	r3, r2
 8005782:	d013      	beq.n	80057ac <HAL_TIM_Base_Start+0x70>
 8005784:	687b      	ldr	r3, [r7, #4]
 8005786:	681b      	ldr	r3, [r3, #0]
 8005788:	4a1c      	ldr	r2, [pc, #112]	; (80057fc <HAL_TIM_Base_Start+0xc0>)
 800578a:	4293      	cmp	r3, r2
 800578c:	d00e      	beq.n	80057ac <HAL_TIM_Base_Start+0x70>
 800578e:	687b      	ldr	r3, [r7, #4]
 8005790:	681b      	ldr	r3, [r3, #0]
 8005792:	4a1b      	ldr	r2, [pc, #108]	; (8005800 <HAL_TIM_Base_Start+0xc4>)
 8005794:	4293      	cmp	r3, r2
 8005796:	d009      	beq.n	80057ac <HAL_TIM_Base_Start+0x70>
 8005798:	687b      	ldr	r3, [r7, #4]
 800579a:	681b      	ldr	r3, [r3, #0]
 800579c:	4a19      	ldr	r2, [pc, #100]	; (8005804 <HAL_TIM_Base_Start+0xc8>)
 800579e:	4293      	cmp	r3, r2
 80057a0:	d004      	beq.n	80057ac <HAL_TIM_Base_Start+0x70>
 80057a2:	687b      	ldr	r3, [r7, #4]
 80057a4:	681b      	ldr	r3, [r3, #0]
 80057a6:	4a18      	ldr	r2, [pc, #96]	; (8005808 <HAL_TIM_Base_Start+0xcc>)
 80057a8:	4293      	cmp	r3, r2
 80057aa:	d111      	bne.n	80057d0 <HAL_TIM_Base_Start+0x94>
  {
    tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 80057ac:	687b      	ldr	r3, [r7, #4]
 80057ae:	681b      	ldr	r3, [r3, #0]
 80057b0:	689b      	ldr	r3, [r3, #8]
 80057b2:	f003 0307 	and.w	r3, r3, #7
 80057b6:	60fb      	str	r3, [r7, #12]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 80057b8:	68fb      	ldr	r3, [r7, #12]
 80057ba:	2b06      	cmp	r3, #6
 80057bc:	d010      	beq.n	80057e0 <HAL_TIM_Base_Start+0xa4>
    {
      __HAL_TIM_ENABLE(htim);
 80057be:	687b      	ldr	r3, [r7, #4]
 80057c0:	681b      	ldr	r3, [r3, #0]
 80057c2:	681a      	ldr	r2, [r3, #0]
 80057c4:	687b      	ldr	r3, [r7, #4]
 80057c6:	681b      	ldr	r3, [r3, #0]
 80057c8:	f042 0201 	orr.w	r2, r2, #1
 80057cc:	601a      	str	r2, [r3, #0]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 80057ce:	e007      	b.n	80057e0 <HAL_TIM_Base_Start+0xa4>
    }
  }
  else
  {
    __HAL_TIM_ENABLE(htim);
 80057d0:	687b      	ldr	r3, [r7, #4]
 80057d2:	681b      	ldr	r3, [r3, #0]
 80057d4:	681a      	ldr	r2, [r3, #0]
 80057d6:	687b      	ldr	r3, [r7, #4]
 80057d8:	681b      	ldr	r3, [r3, #0]
 80057da:	f042 0201 	orr.w	r2, r2, #1
 80057de:	601a      	str	r2, [r3, #0]
  }

  /* Return function status */
  return HAL_OK;
 80057e0:	2300      	movs	r3, #0
}
 80057e2:	4618      	mov	r0, r3
 80057e4:	3714      	adds	r7, #20
 80057e6:	46bd      	mov	sp, r7
 80057e8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80057ec:	4770      	bx	lr
 80057ee:	bf00      	nop
 80057f0:	40010000 	.word	0x40010000
 80057f4:	40000400 	.word	0x40000400
 80057f8:	40000800 	.word	0x40000800
 80057fc:	40000c00 	.word	0x40000c00
 8005800:	40010400 	.word	0x40010400
 8005804:	40014000 	.word	0x40014000
 8005808:	40001800 	.word	0x40001800

0800580c <TIM_Base_SetConfig>:
  * @param  TIMx TIM peripheral
  * @param  Structure TIM Base configuration structure
  * @retval None
  */
void TIM_Base_SetConfig(TIM_TypeDef *TIMx, TIM_Base_InitTypeDef *Structure)
{
 800580c:	b480      	push	{r7}
 800580e:	b085      	sub	sp, #20
 8005810:	af00      	add	r7, sp, #0
 8005812:	6078      	str	r0, [r7, #4]
 8005814:	6039      	str	r1, [r7, #0]
  uint32_t tmpcr1;
  tmpcr1 = TIMx->CR1;
 8005816:	687b      	ldr	r3, [r7, #4]
 8005818:	681b      	ldr	r3, [r3, #0]
 800581a:	60fb      	str	r3, [r7, #12]

  /* Set TIM Time Base Unit parameters ---------------------------------------*/
  if (IS_TIM_COUNTER_MODE_SELECT_INSTANCE(TIMx))
 800581c:	687b      	ldr	r3, [r7, #4]
 800581e:	4a40      	ldr	r2, [pc, #256]	; (8005920 <TIM_Base_SetConfig+0x114>)
 8005820:	4293      	cmp	r3, r2
 8005822:	d013      	beq.n	800584c <TIM_Base_SetConfig+0x40>
 8005824:	687b      	ldr	r3, [r7, #4]
 8005826:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 800582a:	d00f      	beq.n	800584c <TIM_Base_SetConfig+0x40>
 800582c:	687b      	ldr	r3, [r7, #4]
 800582e:	4a3d      	ldr	r2, [pc, #244]	; (8005924 <TIM_Base_SetConfig+0x118>)
 8005830:	4293      	cmp	r3, r2
 8005832:	d00b      	beq.n	800584c <TIM_Base_SetConfig+0x40>
 8005834:	687b      	ldr	r3, [r7, #4]
 8005836:	4a3c      	ldr	r2, [pc, #240]	; (8005928 <TIM_Base_SetConfig+0x11c>)
 8005838:	4293      	cmp	r3, r2
 800583a:	d007      	beq.n	800584c <TIM_Base_SetConfig+0x40>
 800583c:	687b      	ldr	r3, [r7, #4]
 800583e:	4a3b      	ldr	r2, [pc, #236]	; (800592c <TIM_Base_SetConfig+0x120>)
 8005840:	4293      	cmp	r3, r2
 8005842:	d003      	beq.n	800584c <TIM_Base_SetConfig+0x40>
 8005844:	687b      	ldr	r3, [r7, #4]
 8005846:	4a3a      	ldr	r2, [pc, #232]	; (8005930 <TIM_Base_SetConfig+0x124>)
 8005848:	4293      	cmp	r3, r2
 800584a:	d108      	bne.n	800585e <TIM_Base_SetConfig+0x52>
  {
    /* Select the Counter Mode */
    tmpcr1 &= ~(TIM_CR1_DIR | TIM_CR1_CMS);
 800584c:	68fb      	ldr	r3, [r7, #12]
 800584e:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8005852:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= Structure->CounterMode;
 8005854:	683b      	ldr	r3, [r7, #0]
 8005856:	685b      	ldr	r3, [r3, #4]
 8005858:	68fa      	ldr	r2, [r7, #12]
 800585a:	4313      	orrs	r3, r2
 800585c:	60fb      	str	r3, [r7, #12]
  }

  if (IS_TIM_CLOCK_DIVISION_INSTANCE(TIMx))
 800585e:	687b      	ldr	r3, [r7, #4]
 8005860:	4a2f      	ldr	r2, [pc, #188]	; (8005920 <TIM_Base_SetConfig+0x114>)
 8005862:	4293      	cmp	r3, r2
 8005864:	d02b      	beq.n	80058be <TIM_Base_SetConfig+0xb2>
 8005866:	687b      	ldr	r3, [r7, #4]
 8005868:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 800586c:	d027      	beq.n	80058be <TIM_Base_SetConfig+0xb2>
 800586e:	687b      	ldr	r3, [r7, #4]
 8005870:	4a2c      	ldr	r2, [pc, #176]	; (8005924 <TIM_Base_SetConfig+0x118>)
 8005872:	4293      	cmp	r3, r2
 8005874:	d023      	beq.n	80058be <TIM_Base_SetConfig+0xb2>
 8005876:	687b      	ldr	r3, [r7, #4]
 8005878:	4a2b      	ldr	r2, [pc, #172]	; (8005928 <TIM_Base_SetConfig+0x11c>)
 800587a:	4293      	cmp	r3, r2
 800587c:	d01f      	beq.n	80058be <TIM_Base_SetConfig+0xb2>
 800587e:	687b      	ldr	r3, [r7, #4]
 8005880:	4a2a      	ldr	r2, [pc, #168]	; (800592c <TIM_Base_SetConfig+0x120>)
 8005882:	4293      	cmp	r3, r2
 8005884:	d01b      	beq.n	80058be <TIM_Base_SetConfig+0xb2>
 8005886:	687b      	ldr	r3, [r7, #4]
 8005888:	4a29      	ldr	r2, [pc, #164]	; (8005930 <TIM_Base_SetConfig+0x124>)
 800588a:	4293      	cmp	r3, r2
 800588c:	d017      	beq.n	80058be <TIM_Base_SetConfig+0xb2>
 800588e:	687b      	ldr	r3, [r7, #4]
 8005890:	4a28      	ldr	r2, [pc, #160]	; (8005934 <TIM_Base_SetConfig+0x128>)
 8005892:	4293      	cmp	r3, r2
 8005894:	d013      	beq.n	80058be <TIM_Base_SetConfig+0xb2>
 8005896:	687b      	ldr	r3, [r7, #4]
 8005898:	4a27      	ldr	r2, [pc, #156]	; (8005938 <TIM_Base_SetConfig+0x12c>)
 800589a:	4293      	cmp	r3, r2
 800589c:	d00f      	beq.n	80058be <TIM_Base_SetConfig+0xb2>
 800589e:	687b      	ldr	r3, [r7, #4]
 80058a0:	4a26      	ldr	r2, [pc, #152]	; (800593c <TIM_Base_SetConfig+0x130>)
 80058a2:	4293      	cmp	r3, r2
 80058a4:	d00b      	beq.n	80058be <TIM_Base_SetConfig+0xb2>
 80058a6:	687b      	ldr	r3, [r7, #4]
 80058a8:	4a25      	ldr	r2, [pc, #148]	; (8005940 <TIM_Base_SetConfig+0x134>)
 80058aa:	4293      	cmp	r3, r2
 80058ac:	d007      	beq.n	80058be <TIM_Base_SetConfig+0xb2>
 80058ae:	687b      	ldr	r3, [r7, #4]
 80058b0:	4a24      	ldr	r2, [pc, #144]	; (8005944 <TIM_Base_SetConfig+0x138>)
 80058b2:	4293      	cmp	r3, r2
 80058b4:	d003      	beq.n	80058be <TIM_Base_SetConfig+0xb2>
 80058b6:	687b      	ldr	r3, [r7, #4]
 80058b8:	4a23      	ldr	r2, [pc, #140]	; (8005948 <TIM_Base_SetConfig+0x13c>)
 80058ba:	4293      	cmp	r3, r2
 80058bc:	d108      	bne.n	80058d0 <TIM_Base_SetConfig+0xc4>
  {
    /* Set the clock division */
    tmpcr1 &= ~TIM_CR1_CKD;
 80058be:	68fb      	ldr	r3, [r7, #12]
 80058c0:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 80058c4:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= (uint32_t)Structure->ClockDivision;
 80058c6:	683b      	ldr	r3, [r7, #0]
 80058c8:	68db      	ldr	r3, [r3, #12]
 80058ca:	68fa      	ldr	r2, [r7, #12]
 80058cc:	4313      	orrs	r3, r2
 80058ce:	60fb      	str	r3, [r7, #12]
  }

  /* Set the auto-reload preload */
  MODIFY_REG(tmpcr1, TIM_CR1_ARPE, Structure->AutoReloadPreload);
 80058d0:	68fb      	ldr	r3, [r7, #12]
 80058d2:	f023 0280 	bic.w	r2, r3, #128	; 0x80
 80058d6:	683b      	ldr	r3, [r7, #0]
 80058d8:	695b      	ldr	r3, [r3, #20]
 80058da:	4313      	orrs	r3, r2
 80058dc:	60fb      	str	r3, [r7, #12]

  TIMx->CR1 = tmpcr1;
 80058de:	687b      	ldr	r3, [r7, #4]
 80058e0:	68fa      	ldr	r2, [r7, #12]
 80058e2:	601a      	str	r2, [r3, #0]

  /* Set the Autoreload value */
  TIMx->ARR = (uint32_t)Structure->Period ;
 80058e4:	683b      	ldr	r3, [r7, #0]
 80058e6:	689a      	ldr	r2, [r3, #8]
 80058e8:	687b      	ldr	r3, [r7, #4]
 80058ea:	62da      	str	r2, [r3, #44]	; 0x2c

  /* Set the Prescaler value */
  TIMx->PSC = Structure->Prescaler;
 80058ec:	683b      	ldr	r3, [r7, #0]
 80058ee:	681a      	ldr	r2, [r3, #0]
 80058f0:	687b      	ldr	r3, [r7, #4]
 80058f2:	629a      	str	r2, [r3, #40]	; 0x28

  if (IS_TIM_REPETITION_COUNTER_INSTANCE(TIMx))
 80058f4:	687b      	ldr	r3, [r7, #4]
 80058f6:	4a0a      	ldr	r2, [pc, #40]	; (8005920 <TIM_Base_SetConfig+0x114>)
 80058f8:	4293      	cmp	r3, r2
 80058fa:	d003      	beq.n	8005904 <TIM_Base_SetConfig+0xf8>
 80058fc:	687b      	ldr	r3, [r7, #4]
 80058fe:	4a0c      	ldr	r2, [pc, #48]	; (8005930 <TIM_Base_SetConfig+0x124>)
 8005900:	4293      	cmp	r3, r2
 8005902:	d103      	bne.n	800590c <TIM_Base_SetConfig+0x100>
  {
    /* Set the Repetition Counter value */
    TIMx->RCR = Structure->RepetitionCounter;
 8005904:	683b      	ldr	r3, [r7, #0]
 8005906:	691a      	ldr	r2, [r3, #16]
 8005908:	687b      	ldr	r3, [r7, #4]
 800590a:	631a      	str	r2, [r3, #48]	; 0x30
  }

  /* Generate an update event to reload the Prescaler
     and the repetition counter (only for advanced timer) value immediately */
  TIMx->EGR = TIM_EGR_UG;
 800590c:	687b      	ldr	r3, [r7, #4]
 800590e:	2201      	movs	r2, #1
 8005910:	615a      	str	r2, [r3, #20]
}
 8005912:	bf00      	nop
 8005914:	3714      	adds	r7, #20
 8005916:	46bd      	mov	sp, r7
 8005918:	f85d 7b04 	ldr.w	r7, [sp], #4
 800591c:	4770      	bx	lr
 800591e:	bf00      	nop
 8005920:	40010000 	.word	0x40010000
 8005924:	40000400 	.word	0x40000400
 8005928:	40000800 	.word	0x40000800
 800592c:	40000c00 	.word	0x40000c00
 8005930:	40010400 	.word	0x40010400
 8005934:	40014000 	.word	0x40014000
 8005938:	40014400 	.word	0x40014400
 800593c:	40014800 	.word	0x40014800
 8005940:	40001800 	.word	0x40001800
 8005944:	40001c00 	.word	0x40001c00
 8005948:	40002000 	.word	0x40002000

0800594c <HAL_UART_Init>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Init(UART_HandleTypeDef *huart)
{
 800594c:	b580      	push	{r7, lr}
 800594e:	b082      	sub	sp, #8
 8005950:	af00      	add	r7, sp, #0
 8005952:	6078      	str	r0, [r7, #4]
  /* Check the UART handle allocation */
  if (huart == NULL)
 8005954:	687b      	ldr	r3, [r7, #4]
 8005956:	2b00      	cmp	r3, #0
 8005958:	d101      	bne.n	800595e <HAL_UART_Init+0x12>
  {
    return HAL_ERROR;
 800595a:	2301      	movs	r3, #1
 800595c:	e03f      	b.n	80059de <HAL_UART_Init+0x92>
    assert_param(IS_UART_INSTANCE(huart->Instance));
  }
  assert_param(IS_UART_WORD_LENGTH(huart->Init.WordLength));
  assert_param(IS_UART_OVERSAMPLING(huart->Init.OverSampling));

  if (huart->gState == HAL_UART_STATE_RESET)
 800595e:	687b      	ldr	r3, [r7, #4]
 8005960:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8005964:	b2db      	uxtb	r3, r3
 8005966:	2b00      	cmp	r3, #0
 8005968:	d106      	bne.n	8005978 <HAL_UART_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    huart->Lock = HAL_UNLOCKED;
 800596a:	687b      	ldr	r3, [r7, #4]
 800596c:	2200      	movs	r2, #0
 800596e:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    /* Init the low level hardware */
    huart->MspInitCallback(huart);
#else
    /* Init the low level hardware : GPIO, CLOCK */
    HAL_UART_MspInit(huart);
 8005972:	6878      	ldr	r0, [r7, #4]
 8005974:	f7fc ff6c 	bl	8002850 <HAL_UART_MspInit>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
  }

  huart->gState = HAL_UART_STATE_BUSY;
 8005978:	687b      	ldr	r3, [r7, #4]
 800597a:	2224      	movs	r2, #36	; 0x24
 800597c:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Disable the peripheral */
  __HAL_UART_DISABLE(huart);
 8005980:	687b      	ldr	r3, [r7, #4]
 8005982:	681b      	ldr	r3, [r3, #0]
 8005984:	68da      	ldr	r2, [r3, #12]
 8005986:	687b      	ldr	r3, [r7, #4]
 8005988:	681b      	ldr	r3, [r3, #0]
 800598a:	f422 5200 	bic.w	r2, r2, #8192	; 0x2000
 800598e:	60da      	str	r2, [r3, #12]

  /* Set the UART Communication parameters */
  UART_SetConfig(huart);
 8005990:	6878      	ldr	r0, [r7, #4]
 8005992:	f000 f829 	bl	80059e8 <UART_SetConfig>

  /* In asynchronous mode, the following bits must be kept cleared:
     - LINEN and CLKEN bits in the USART_CR2 register,
     - SCEN, HDSEL and IREN  bits in the USART_CR3 register.*/
  CLEAR_BIT(huart->Instance->CR2, (USART_CR2_LINEN | USART_CR2_CLKEN));
 8005996:	687b      	ldr	r3, [r7, #4]
 8005998:	681b      	ldr	r3, [r3, #0]
 800599a:	691a      	ldr	r2, [r3, #16]
 800599c:	687b      	ldr	r3, [r7, #4]
 800599e:	681b      	ldr	r3, [r3, #0]
 80059a0:	f422 4290 	bic.w	r2, r2, #18432	; 0x4800
 80059a4:	611a      	str	r2, [r3, #16]
  CLEAR_BIT(huart->Instance->CR3, (USART_CR3_SCEN | USART_CR3_HDSEL | USART_CR3_IREN));
 80059a6:	687b      	ldr	r3, [r7, #4]
 80059a8:	681b      	ldr	r3, [r3, #0]
 80059aa:	695a      	ldr	r2, [r3, #20]
 80059ac:	687b      	ldr	r3, [r7, #4]
 80059ae:	681b      	ldr	r3, [r3, #0]
 80059b0:	f022 022a 	bic.w	r2, r2, #42	; 0x2a
 80059b4:	615a      	str	r2, [r3, #20]

  /* Enable the peripheral */
  __HAL_UART_ENABLE(huart);
 80059b6:	687b      	ldr	r3, [r7, #4]
 80059b8:	681b      	ldr	r3, [r3, #0]
 80059ba:	68da      	ldr	r2, [r3, #12]
 80059bc:	687b      	ldr	r3, [r7, #4]
 80059be:	681b      	ldr	r3, [r3, #0]
 80059c0:	f442 5200 	orr.w	r2, r2, #8192	; 0x2000
 80059c4:	60da      	str	r2, [r3, #12]

  /* Initialize the UART state */
  huart->ErrorCode = HAL_UART_ERROR_NONE;
 80059c6:	687b      	ldr	r3, [r7, #4]
 80059c8:	2200      	movs	r2, #0
 80059ca:	641a      	str	r2, [r3, #64]	; 0x40
  huart->gState = HAL_UART_STATE_READY;
 80059cc:	687b      	ldr	r3, [r7, #4]
 80059ce:	2220      	movs	r2, #32
 80059d0:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
  huart->RxState = HAL_UART_STATE_READY;
 80059d4:	687b      	ldr	r3, [r7, #4]
 80059d6:	2220      	movs	r2, #32
 80059d8:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e

  return HAL_OK;
 80059dc:	2300      	movs	r3, #0
}
 80059de:	4618      	mov	r0, r3
 80059e0:	3708      	adds	r7, #8
 80059e2:	46bd      	mov	sp, r7
 80059e4:	bd80      	pop	{r7, pc}
	...

080059e8 <UART_SetConfig>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
static void UART_SetConfig(UART_HandleTypeDef *huart)
{
 80059e8:	e92d 4fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp, lr}
 80059ec:	b0c0      	sub	sp, #256	; 0x100
 80059ee:	af00      	add	r7, sp, #0
 80059f0:	f8c7 00f4 	str.w	r0, [r7, #244]	; 0xf4
  assert_param(IS_UART_MODE(huart->Init.Mode));

  /*-------------------------- USART CR2 Configuration -----------------------*/
  /* Configure the UART Stop Bits: Set STOP[13:12] bits
     according to huart->Init.StopBits value */
  MODIFY_REG(huart->Instance->CR2, USART_CR2_STOP, huart->Init.StopBits);
 80059f4:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 80059f8:	681b      	ldr	r3, [r3, #0]
 80059fa:	691b      	ldr	r3, [r3, #16]
 80059fc:	f423 5040 	bic.w	r0, r3, #12288	; 0x3000
 8005a00:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8005a04:	68d9      	ldr	r1, [r3, #12]
 8005a06:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8005a0a:	681a      	ldr	r2, [r3, #0]
 8005a0c:	ea40 0301 	orr.w	r3, r0, r1
 8005a10:	6113      	str	r3, [r2, #16]
     Set the M bits according to huart->Init.WordLength value
     Set PCE and PS bits according to huart->Init.Parity value
     Set TE and RE bits according to huart->Init.Mode value
     Set OVER8 bit according to huart->Init.OverSampling value */

  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling;
 8005a12:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8005a16:	689a      	ldr	r2, [r3, #8]
 8005a18:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8005a1c:	691b      	ldr	r3, [r3, #16]
 8005a1e:	431a      	orrs	r2, r3
 8005a20:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8005a24:	695b      	ldr	r3, [r3, #20]
 8005a26:	431a      	orrs	r2, r3
 8005a28:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8005a2c:	69db      	ldr	r3, [r3, #28]
 8005a2e:	4313      	orrs	r3, r2
 8005a30:	f8c7 30f8 	str.w	r3, [r7, #248]	; 0xf8
  MODIFY_REG(huart->Instance->CR1,
 8005a34:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8005a38:	681b      	ldr	r3, [r3, #0]
 8005a3a:	68db      	ldr	r3, [r3, #12]
 8005a3c:	f423 4116 	bic.w	r1, r3, #38400	; 0x9600
 8005a40:	f021 010c 	bic.w	r1, r1, #12
 8005a44:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8005a48:	681a      	ldr	r2, [r3, #0]
 8005a4a:	f8d7 30f8 	ldr.w	r3, [r7, #248]	; 0xf8
 8005a4e:	430b      	orrs	r3, r1
 8005a50:	60d3      	str	r3, [r2, #12]
             (uint32_t)(USART_CR1_M | USART_CR1_PCE | USART_CR1_PS | USART_CR1_TE | USART_CR1_RE | USART_CR1_OVER8),
             tmpreg);

  /*-------------------------- USART CR3 Configuration -----------------------*/
  /* Configure the UART HFC: Set CTSE and RTSE bits according to huart->Init.HwFlowCtl value */
  MODIFY_REG(huart->Instance->CR3, (USART_CR3_RTSE | USART_CR3_CTSE), huart->Init.HwFlowCtl);
 8005a52:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8005a56:	681b      	ldr	r3, [r3, #0]
 8005a58:	695b      	ldr	r3, [r3, #20]
 8005a5a:	f423 7040 	bic.w	r0, r3, #768	; 0x300
 8005a5e:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8005a62:	6999      	ldr	r1, [r3, #24]
 8005a64:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8005a68:	681a      	ldr	r2, [r3, #0]
 8005a6a:	ea40 0301 	orr.w	r3, r0, r1
 8005a6e:	6153      	str	r3, [r2, #20]
    if ((huart->Instance == USART1) || (huart->Instance == USART6) || (huart->Instance == UART9) || (huart->Instance == UART10))
    {
      pclk = HAL_RCC_GetPCLK2Freq();
    }
#elif defined(USART6)
    if ((huart->Instance == USART1) || (huart->Instance == USART6))
 8005a70:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8005a74:	681a      	ldr	r2, [r3, #0]
 8005a76:	4b8f      	ldr	r3, [pc, #572]	; (8005cb4 <UART_SetConfig+0x2cc>)
 8005a78:	429a      	cmp	r2, r3
 8005a7a:	d005      	beq.n	8005a88 <UART_SetConfig+0xa0>
 8005a7c:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8005a80:	681a      	ldr	r2, [r3, #0]
 8005a82:	4b8d      	ldr	r3, [pc, #564]	; (8005cb8 <UART_SetConfig+0x2d0>)
 8005a84:	429a      	cmp	r2, r3
 8005a86:	d104      	bne.n	8005a92 <UART_SetConfig+0xaa>
    {
      pclk = HAL_RCC_GetPCLK2Freq();
 8005a88:	f7fe fd4a 	bl	8004520 <HAL_RCC_GetPCLK2Freq>
 8005a8c:	f8c7 00fc 	str.w	r0, [r7, #252]	; 0xfc
 8005a90:	e003      	b.n	8005a9a <UART_SetConfig+0xb2>
      pclk = HAL_RCC_GetPCLK2Freq();
    }
#endif /* USART6 */
    else
    {
      pclk = HAL_RCC_GetPCLK1Freq();
 8005a92:	f7fe fd31 	bl	80044f8 <HAL_RCC_GetPCLK1Freq>
 8005a96:	f8c7 00fc 	str.w	r0, [r7, #252]	; 0xfc
    }
  /*-------------------------- USART BRR Configuration ---------------------*/
  if (huart->Init.OverSampling == UART_OVERSAMPLING_8)
 8005a9a:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8005a9e:	69db      	ldr	r3, [r3, #28]
 8005aa0:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 8005aa4:	f040 810c 	bne.w	8005cc0 <UART_SetConfig+0x2d8>
  {
    huart->Instance->BRR = UART_BRR_SAMPLING8(pclk, huart->Init.BaudRate);
 8005aa8:	f8d7 30fc 	ldr.w	r3, [r7, #252]	; 0xfc
 8005aac:	2200      	movs	r2, #0
 8005aae:	f8c7 30e8 	str.w	r3, [r7, #232]	; 0xe8
 8005ab2:	f8c7 20ec 	str.w	r2, [r7, #236]	; 0xec
 8005ab6:	e9d7 453a 	ldrd	r4, r5, [r7, #232]	; 0xe8
 8005aba:	4622      	mov	r2, r4
 8005abc:	462b      	mov	r3, r5
 8005abe:	1891      	adds	r1, r2, r2
 8005ac0:	65b9      	str	r1, [r7, #88]	; 0x58
 8005ac2:	415b      	adcs	r3, r3
 8005ac4:	65fb      	str	r3, [r7, #92]	; 0x5c
 8005ac6:	e9d7 2316 	ldrd	r2, r3, [r7, #88]	; 0x58
 8005aca:	4621      	mov	r1, r4
 8005acc:	eb12 0801 	adds.w	r8, r2, r1
 8005ad0:	4629      	mov	r1, r5
 8005ad2:	eb43 0901 	adc.w	r9, r3, r1
 8005ad6:	f04f 0200 	mov.w	r2, #0
 8005ada:	f04f 0300 	mov.w	r3, #0
 8005ade:	ea4f 03c9 	mov.w	r3, r9, lsl #3
 8005ae2:	ea43 7358 	orr.w	r3, r3, r8, lsr #29
 8005ae6:	ea4f 02c8 	mov.w	r2, r8, lsl #3
 8005aea:	4690      	mov	r8, r2
 8005aec:	4699      	mov	r9, r3
 8005aee:	4623      	mov	r3, r4
 8005af0:	eb18 0303 	adds.w	r3, r8, r3
 8005af4:	f8c7 30e0 	str.w	r3, [r7, #224]	; 0xe0
 8005af8:	462b      	mov	r3, r5
 8005afa:	eb49 0303 	adc.w	r3, r9, r3
 8005afe:	f8c7 30e4 	str.w	r3, [r7, #228]	; 0xe4
 8005b02:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8005b06:	685b      	ldr	r3, [r3, #4]
 8005b08:	2200      	movs	r2, #0
 8005b0a:	f8c7 30d8 	str.w	r3, [r7, #216]	; 0xd8
 8005b0e:	f8c7 20dc 	str.w	r2, [r7, #220]	; 0xdc
 8005b12:	e9d7 1236 	ldrd	r1, r2, [r7, #216]	; 0xd8
 8005b16:	460b      	mov	r3, r1
 8005b18:	18db      	adds	r3, r3, r3
 8005b1a:	653b      	str	r3, [r7, #80]	; 0x50
 8005b1c:	4613      	mov	r3, r2
 8005b1e:	eb42 0303 	adc.w	r3, r2, r3
 8005b22:	657b      	str	r3, [r7, #84]	; 0x54
 8005b24:	e9d7 2314 	ldrd	r2, r3, [r7, #80]	; 0x50
 8005b28:	e9d7 0138 	ldrd	r0, r1, [r7, #224]	; 0xe0
 8005b2c:	f7fb f8ac 	bl	8000c88 <__aeabi_uldivmod>
 8005b30:	4602      	mov	r2, r0
 8005b32:	460b      	mov	r3, r1
 8005b34:	4b61      	ldr	r3, [pc, #388]	; (8005cbc <UART_SetConfig+0x2d4>)
 8005b36:	fba3 2302 	umull	r2, r3, r3, r2
 8005b3a:	095b      	lsrs	r3, r3, #5
 8005b3c:	011c      	lsls	r4, r3, #4
 8005b3e:	f8d7 30fc 	ldr.w	r3, [r7, #252]	; 0xfc
 8005b42:	2200      	movs	r2, #0
 8005b44:	f8c7 30d0 	str.w	r3, [r7, #208]	; 0xd0
 8005b48:	f8c7 20d4 	str.w	r2, [r7, #212]	; 0xd4
 8005b4c:	e9d7 8934 	ldrd	r8, r9, [r7, #208]	; 0xd0
 8005b50:	4642      	mov	r2, r8
 8005b52:	464b      	mov	r3, r9
 8005b54:	1891      	adds	r1, r2, r2
 8005b56:	64b9      	str	r1, [r7, #72]	; 0x48
 8005b58:	415b      	adcs	r3, r3
 8005b5a:	64fb      	str	r3, [r7, #76]	; 0x4c
 8005b5c:	e9d7 2312 	ldrd	r2, r3, [r7, #72]	; 0x48
 8005b60:	4641      	mov	r1, r8
 8005b62:	eb12 0a01 	adds.w	sl, r2, r1
 8005b66:	4649      	mov	r1, r9
 8005b68:	eb43 0b01 	adc.w	fp, r3, r1
 8005b6c:	f04f 0200 	mov.w	r2, #0
 8005b70:	f04f 0300 	mov.w	r3, #0
 8005b74:	ea4f 03cb 	mov.w	r3, fp, lsl #3
 8005b78:	ea43 735a 	orr.w	r3, r3, sl, lsr #29
 8005b7c:	ea4f 02ca 	mov.w	r2, sl, lsl #3
 8005b80:	4692      	mov	sl, r2
 8005b82:	469b      	mov	fp, r3
 8005b84:	4643      	mov	r3, r8
 8005b86:	eb1a 0303 	adds.w	r3, sl, r3
 8005b8a:	f8c7 30c8 	str.w	r3, [r7, #200]	; 0xc8
 8005b8e:	464b      	mov	r3, r9
 8005b90:	eb4b 0303 	adc.w	r3, fp, r3
 8005b94:	f8c7 30cc 	str.w	r3, [r7, #204]	; 0xcc
 8005b98:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8005b9c:	685b      	ldr	r3, [r3, #4]
 8005b9e:	2200      	movs	r2, #0
 8005ba0:	f8c7 30c0 	str.w	r3, [r7, #192]	; 0xc0
 8005ba4:	f8c7 20c4 	str.w	r2, [r7, #196]	; 0xc4
 8005ba8:	e9d7 1230 	ldrd	r1, r2, [r7, #192]	; 0xc0
 8005bac:	460b      	mov	r3, r1
 8005bae:	18db      	adds	r3, r3, r3
 8005bb0:	643b      	str	r3, [r7, #64]	; 0x40
 8005bb2:	4613      	mov	r3, r2
 8005bb4:	eb42 0303 	adc.w	r3, r2, r3
 8005bb8:	647b      	str	r3, [r7, #68]	; 0x44
 8005bba:	e9d7 2310 	ldrd	r2, r3, [r7, #64]	; 0x40
 8005bbe:	e9d7 0132 	ldrd	r0, r1, [r7, #200]	; 0xc8
 8005bc2:	f7fb f861 	bl	8000c88 <__aeabi_uldivmod>
 8005bc6:	4602      	mov	r2, r0
 8005bc8:	460b      	mov	r3, r1
 8005bca:	4611      	mov	r1, r2
 8005bcc:	4b3b      	ldr	r3, [pc, #236]	; (8005cbc <UART_SetConfig+0x2d4>)
 8005bce:	fba3 2301 	umull	r2, r3, r3, r1
 8005bd2:	095b      	lsrs	r3, r3, #5
 8005bd4:	2264      	movs	r2, #100	; 0x64
 8005bd6:	fb02 f303 	mul.w	r3, r2, r3
 8005bda:	1acb      	subs	r3, r1, r3
 8005bdc:	00db      	lsls	r3, r3, #3
 8005bde:	f103 0232 	add.w	r2, r3, #50	; 0x32
 8005be2:	4b36      	ldr	r3, [pc, #216]	; (8005cbc <UART_SetConfig+0x2d4>)
 8005be4:	fba3 2302 	umull	r2, r3, r3, r2
 8005be8:	095b      	lsrs	r3, r3, #5
 8005bea:	005b      	lsls	r3, r3, #1
 8005bec:	f403 73f8 	and.w	r3, r3, #496	; 0x1f0
 8005bf0:	441c      	add	r4, r3
 8005bf2:	f8d7 30fc 	ldr.w	r3, [r7, #252]	; 0xfc
 8005bf6:	2200      	movs	r2, #0
 8005bf8:	f8c7 30b8 	str.w	r3, [r7, #184]	; 0xb8
 8005bfc:	f8c7 20bc 	str.w	r2, [r7, #188]	; 0xbc
 8005c00:	e9d7 892e 	ldrd	r8, r9, [r7, #184]	; 0xb8
 8005c04:	4642      	mov	r2, r8
 8005c06:	464b      	mov	r3, r9
 8005c08:	1891      	adds	r1, r2, r2
 8005c0a:	63b9      	str	r1, [r7, #56]	; 0x38
 8005c0c:	415b      	adcs	r3, r3
 8005c0e:	63fb      	str	r3, [r7, #60]	; 0x3c
 8005c10:	e9d7 230e 	ldrd	r2, r3, [r7, #56]	; 0x38
 8005c14:	4641      	mov	r1, r8
 8005c16:	1851      	adds	r1, r2, r1
 8005c18:	6339      	str	r1, [r7, #48]	; 0x30
 8005c1a:	4649      	mov	r1, r9
 8005c1c:	414b      	adcs	r3, r1
 8005c1e:	637b      	str	r3, [r7, #52]	; 0x34
 8005c20:	f04f 0200 	mov.w	r2, #0
 8005c24:	f04f 0300 	mov.w	r3, #0
 8005c28:	e9d7 ab0c 	ldrd	sl, fp, [r7, #48]	; 0x30
 8005c2c:	4659      	mov	r1, fp
 8005c2e:	00cb      	lsls	r3, r1, #3
 8005c30:	4651      	mov	r1, sl
 8005c32:	ea43 7351 	orr.w	r3, r3, r1, lsr #29
 8005c36:	4651      	mov	r1, sl
 8005c38:	00ca      	lsls	r2, r1, #3
 8005c3a:	4610      	mov	r0, r2
 8005c3c:	4619      	mov	r1, r3
 8005c3e:	4603      	mov	r3, r0
 8005c40:	4642      	mov	r2, r8
 8005c42:	189b      	adds	r3, r3, r2
 8005c44:	f8c7 30b0 	str.w	r3, [r7, #176]	; 0xb0
 8005c48:	464b      	mov	r3, r9
 8005c4a:	460a      	mov	r2, r1
 8005c4c:	eb42 0303 	adc.w	r3, r2, r3
 8005c50:	f8c7 30b4 	str.w	r3, [r7, #180]	; 0xb4
 8005c54:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8005c58:	685b      	ldr	r3, [r3, #4]
 8005c5a:	2200      	movs	r2, #0
 8005c5c:	f8c7 30a8 	str.w	r3, [r7, #168]	; 0xa8
 8005c60:	f8c7 20ac 	str.w	r2, [r7, #172]	; 0xac
 8005c64:	e9d7 122a 	ldrd	r1, r2, [r7, #168]	; 0xa8
 8005c68:	460b      	mov	r3, r1
 8005c6a:	18db      	adds	r3, r3, r3
 8005c6c:	62bb      	str	r3, [r7, #40]	; 0x28
 8005c6e:	4613      	mov	r3, r2
 8005c70:	eb42 0303 	adc.w	r3, r2, r3
 8005c74:	62fb      	str	r3, [r7, #44]	; 0x2c
 8005c76:	e9d7 230a 	ldrd	r2, r3, [r7, #40]	; 0x28
 8005c7a:	e9d7 012c 	ldrd	r0, r1, [r7, #176]	; 0xb0
 8005c7e:	f7fb f803 	bl	8000c88 <__aeabi_uldivmod>
 8005c82:	4602      	mov	r2, r0
 8005c84:	460b      	mov	r3, r1
 8005c86:	4b0d      	ldr	r3, [pc, #52]	; (8005cbc <UART_SetConfig+0x2d4>)
 8005c88:	fba3 1302 	umull	r1, r3, r3, r2
 8005c8c:	095b      	lsrs	r3, r3, #5
 8005c8e:	2164      	movs	r1, #100	; 0x64
 8005c90:	fb01 f303 	mul.w	r3, r1, r3
 8005c94:	1ad3      	subs	r3, r2, r3
 8005c96:	00db      	lsls	r3, r3, #3
 8005c98:	3332      	adds	r3, #50	; 0x32
 8005c9a:	4a08      	ldr	r2, [pc, #32]	; (8005cbc <UART_SetConfig+0x2d4>)
 8005c9c:	fba2 2303 	umull	r2, r3, r2, r3
 8005ca0:	095b      	lsrs	r3, r3, #5
 8005ca2:	f003 0207 	and.w	r2, r3, #7
 8005ca6:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8005caa:	681b      	ldr	r3, [r3, #0]
 8005cac:	4422      	add	r2, r4
 8005cae:	609a      	str	r2, [r3, #8]
  }
  else
  {
    huart->Instance->BRR = UART_BRR_SAMPLING16(pclk, huart->Init.BaudRate);
  }
}
 8005cb0:	e106      	b.n	8005ec0 <UART_SetConfig+0x4d8>
 8005cb2:	bf00      	nop
 8005cb4:	40011000 	.word	0x40011000
 8005cb8:	40011400 	.word	0x40011400
 8005cbc:	51eb851f 	.word	0x51eb851f
    huart->Instance->BRR = UART_BRR_SAMPLING16(pclk, huart->Init.BaudRate);
 8005cc0:	f8d7 30fc 	ldr.w	r3, [r7, #252]	; 0xfc
 8005cc4:	2200      	movs	r2, #0
 8005cc6:	f8c7 30a0 	str.w	r3, [r7, #160]	; 0xa0
 8005cca:	f8c7 20a4 	str.w	r2, [r7, #164]	; 0xa4
 8005cce:	e9d7 8928 	ldrd	r8, r9, [r7, #160]	; 0xa0
 8005cd2:	4642      	mov	r2, r8
 8005cd4:	464b      	mov	r3, r9
 8005cd6:	1891      	adds	r1, r2, r2
 8005cd8:	6239      	str	r1, [r7, #32]
 8005cda:	415b      	adcs	r3, r3
 8005cdc:	627b      	str	r3, [r7, #36]	; 0x24
 8005cde:	e9d7 2308 	ldrd	r2, r3, [r7, #32]
 8005ce2:	4641      	mov	r1, r8
 8005ce4:	1854      	adds	r4, r2, r1
 8005ce6:	4649      	mov	r1, r9
 8005ce8:	eb43 0501 	adc.w	r5, r3, r1
 8005cec:	f04f 0200 	mov.w	r2, #0
 8005cf0:	f04f 0300 	mov.w	r3, #0
 8005cf4:	00eb      	lsls	r3, r5, #3
 8005cf6:	ea43 7354 	orr.w	r3, r3, r4, lsr #29
 8005cfa:	00e2      	lsls	r2, r4, #3
 8005cfc:	4614      	mov	r4, r2
 8005cfe:	461d      	mov	r5, r3
 8005d00:	4643      	mov	r3, r8
 8005d02:	18e3      	adds	r3, r4, r3
 8005d04:	f8c7 3098 	str.w	r3, [r7, #152]	; 0x98
 8005d08:	464b      	mov	r3, r9
 8005d0a:	eb45 0303 	adc.w	r3, r5, r3
 8005d0e:	f8c7 309c 	str.w	r3, [r7, #156]	; 0x9c
 8005d12:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8005d16:	685b      	ldr	r3, [r3, #4]
 8005d18:	2200      	movs	r2, #0
 8005d1a:	f8c7 3090 	str.w	r3, [r7, #144]	; 0x90
 8005d1e:	f8c7 2094 	str.w	r2, [r7, #148]	; 0x94
 8005d22:	f04f 0200 	mov.w	r2, #0
 8005d26:	f04f 0300 	mov.w	r3, #0
 8005d2a:	e9d7 4524 	ldrd	r4, r5, [r7, #144]	; 0x90
 8005d2e:	4629      	mov	r1, r5
 8005d30:	008b      	lsls	r3, r1, #2
 8005d32:	4621      	mov	r1, r4
 8005d34:	ea43 7391 	orr.w	r3, r3, r1, lsr #30
 8005d38:	4621      	mov	r1, r4
 8005d3a:	008a      	lsls	r2, r1, #2
 8005d3c:	e9d7 0126 	ldrd	r0, r1, [r7, #152]	; 0x98
 8005d40:	f7fa ffa2 	bl	8000c88 <__aeabi_uldivmod>
 8005d44:	4602      	mov	r2, r0
 8005d46:	460b      	mov	r3, r1
 8005d48:	4b60      	ldr	r3, [pc, #384]	; (8005ecc <UART_SetConfig+0x4e4>)
 8005d4a:	fba3 2302 	umull	r2, r3, r3, r2
 8005d4e:	095b      	lsrs	r3, r3, #5
 8005d50:	011c      	lsls	r4, r3, #4
 8005d52:	f8d7 30fc 	ldr.w	r3, [r7, #252]	; 0xfc
 8005d56:	2200      	movs	r2, #0
 8005d58:	f8c7 3088 	str.w	r3, [r7, #136]	; 0x88
 8005d5c:	f8c7 208c 	str.w	r2, [r7, #140]	; 0x8c
 8005d60:	e9d7 8922 	ldrd	r8, r9, [r7, #136]	; 0x88
 8005d64:	4642      	mov	r2, r8
 8005d66:	464b      	mov	r3, r9
 8005d68:	1891      	adds	r1, r2, r2
 8005d6a:	61b9      	str	r1, [r7, #24]
 8005d6c:	415b      	adcs	r3, r3
 8005d6e:	61fb      	str	r3, [r7, #28]
 8005d70:	e9d7 2306 	ldrd	r2, r3, [r7, #24]
 8005d74:	4641      	mov	r1, r8
 8005d76:	1851      	adds	r1, r2, r1
 8005d78:	6139      	str	r1, [r7, #16]
 8005d7a:	4649      	mov	r1, r9
 8005d7c:	414b      	adcs	r3, r1
 8005d7e:	617b      	str	r3, [r7, #20]
 8005d80:	f04f 0200 	mov.w	r2, #0
 8005d84:	f04f 0300 	mov.w	r3, #0
 8005d88:	e9d7 ab04 	ldrd	sl, fp, [r7, #16]
 8005d8c:	4659      	mov	r1, fp
 8005d8e:	00cb      	lsls	r3, r1, #3
 8005d90:	4651      	mov	r1, sl
 8005d92:	ea43 7351 	orr.w	r3, r3, r1, lsr #29
 8005d96:	4651      	mov	r1, sl
 8005d98:	00ca      	lsls	r2, r1, #3
 8005d9a:	4610      	mov	r0, r2
 8005d9c:	4619      	mov	r1, r3
 8005d9e:	4603      	mov	r3, r0
 8005da0:	4642      	mov	r2, r8
 8005da2:	189b      	adds	r3, r3, r2
 8005da4:	f8c7 3080 	str.w	r3, [r7, #128]	; 0x80
 8005da8:	464b      	mov	r3, r9
 8005daa:	460a      	mov	r2, r1
 8005dac:	eb42 0303 	adc.w	r3, r2, r3
 8005db0:	f8c7 3084 	str.w	r3, [r7, #132]	; 0x84
 8005db4:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8005db8:	685b      	ldr	r3, [r3, #4]
 8005dba:	2200      	movs	r2, #0
 8005dbc:	67bb      	str	r3, [r7, #120]	; 0x78
 8005dbe:	67fa      	str	r2, [r7, #124]	; 0x7c
 8005dc0:	f04f 0200 	mov.w	r2, #0
 8005dc4:	f04f 0300 	mov.w	r3, #0
 8005dc8:	e9d7 891e 	ldrd	r8, r9, [r7, #120]	; 0x78
 8005dcc:	4649      	mov	r1, r9
 8005dce:	008b      	lsls	r3, r1, #2
 8005dd0:	4641      	mov	r1, r8
 8005dd2:	ea43 7391 	orr.w	r3, r3, r1, lsr #30
 8005dd6:	4641      	mov	r1, r8
 8005dd8:	008a      	lsls	r2, r1, #2
 8005dda:	e9d7 0120 	ldrd	r0, r1, [r7, #128]	; 0x80
 8005dde:	f7fa ff53 	bl	8000c88 <__aeabi_uldivmod>
 8005de2:	4602      	mov	r2, r0
 8005de4:	460b      	mov	r3, r1
 8005de6:	4611      	mov	r1, r2
 8005de8:	4b38      	ldr	r3, [pc, #224]	; (8005ecc <UART_SetConfig+0x4e4>)
 8005dea:	fba3 2301 	umull	r2, r3, r3, r1
 8005dee:	095b      	lsrs	r3, r3, #5
 8005df0:	2264      	movs	r2, #100	; 0x64
 8005df2:	fb02 f303 	mul.w	r3, r2, r3
 8005df6:	1acb      	subs	r3, r1, r3
 8005df8:	011b      	lsls	r3, r3, #4
 8005dfa:	3332      	adds	r3, #50	; 0x32
 8005dfc:	4a33      	ldr	r2, [pc, #204]	; (8005ecc <UART_SetConfig+0x4e4>)
 8005dfe:	fba2 2303 	umull	r2, r3, r2, r3
 8005e02:	095b      	lsrs	r3, r3, #5
 8005e04:	f003 03f0 	and.w	r3, r3, #240	; 0xf0
 8005e08:	441c      	add	r4, r3
 8005e0a:	f8d7 30fc 	ldr.w	r3, [r7, #252]	; 0xfc
 8005e0e:	2200      	movs	r2, #0
 8005e10:	673b      	str	r3, [r7, #112]	; 0x70
 8005e12:	677a      	str	r2, [r7, #116]	; 0x74
 8005e14:	e9d7 891c 	ldrd	r8, r9, [r7, #112]	; 0x70
 8005e18:	4642      	mov	r2, r8
 8005e1a:	464b      	mov	r3, r9
 8005e1c:	1891      	adds	r1, r2, r2
 8005e1e:	60b9      	str	r1, [r7, #8]
 8005e20:	415b      	adcs	r3, r3
 8005e22:	60fb      	str	r3, [r7, #12]
 8005e24:	e9d7 2302 	ldrd	r2, r3, [r7, #8]
 8005e28:	4641      	mov	r1, r8
 8005e2a:	1851      	adds	r1, r2, r1
 8005e2c:	6039      	str	r1, [r7, #0]
 8005e2e:	4649      	mov	r1, r9
 8005e30:	414b      	adcs	r3, r1
 8005e32:	607b      	str	r3, [r7, #4]
 8005e34:	f04f 0200 	mov.w	r2, #0
 8005e38:	f04f 0300 	mov.w	r3, #0
 8005e3c:	e9d7 ab00 	ldrd	sl, fp, [r7]
 8005e40:	4659      	mov	r1, fp
 8005e42:	00cb      	lsls	r3, r1, #3
 8005e44:	4651      	mov	r1, sl
 8005e46:	ea43 7351 	orr.w	r3, r3, r1, lsr #29
 8005e4a:	4651      	mov	r1, sl
 8005e4c:	00ca      	lsls	r2, r1, #3
 8005e4e:	4610      	mov	r0, r2
 8005e50:	4619      	mov	r1, r3
 8005e52:	4603      	mov	r3, r0
 8005e54:	4642      	mov	r2, r8
 8005e56:	189b      	adds	r3, r3, r2
 8005e58:	66bb      	str	r3, [r7, #104]	; 0x68
 8005e5a:	464b      	mov	r3, r9
 8005e5c:	460a      	mov	r2, r1
 8005e5e:	eb42 0303 	adc.w	r3, r2, r3
 8005e62:	66fb      	str	r3, [r7, #108]	; 0x6c
 8005e64:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8005e68:	685b      	ldr	r3, [r3, #4]
 8005e6a:	2200      	movs	r2, #0
 8005e6c:	663b      	str	r3, [r7, #96]	; 0x60
 8005e6e:	667a      	str	r2, [r7, #100]	; 0x64
 8005e70:	f04f 0200 	mov.w	r2, #0
 8005e74:	f04f 0300 	mov.w	r3, #0
 8005e78:	e9d7 8918 	ldrd	r8, r9, [r7, #96]	; 0x60
 8005e7c:	4649      	mov	r1, r9
 8005e7e:	008b      	lsls	r3, r1, #2
 8005e80:	4641      	mov	r1, r8
 8005e82:	ea43 7391 	orr.w	r3, r3, r1, lsr #30
 8005e86:	4641      	mov	r1, r8
 8005e88:	008a      	lsls	r2, r1, #2
 8005e8a:	e9d7 011a 	ldrd	r0, r1, [r7, #104]	; 0x68
 8005e8e:	f7fa fefb 	bl	8000c88 <__aeabi_uldivmod>
 8005e92:	4602      	mov	r2, r0
 8005e94:	460b      	mov	r3, r1
 8005e96:	4b0d      	ldr	r3, [pc, #52]	; (8005ecc <UART_SetConfig+0x4e4>)
 8005e98:	fba3 1302 	umull	r1, r3, r3, r2
 8005e9c:	095b      	lsrs	r3, r3, #5
 8005e9e:	2164      	movs	r1, #100	; 0x64
 8005ea0:	fb01 f303 	mul.w	r3, r1, r3
 8005ea4:	1ad3      	subs	r3, r2, r3
 8005ea6:	011b      	lsls	r3, r3, #4
 8005ea8:	3332      	adds	r3, #50	; 0x32
 8005eaa:	4a08      	ldr	r2, [pc, #32]	; (8005ecc <UART_SetConfig+0x4e4>)
 8005eac:	fba2 2303 	umull	r2, r3, r2, r3
 8005eb0:	095b      	lsrs	r3, r3, #5
 8005eb2:	f003 020f 	and.w	r2, r3, #15
 8005eb6:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8005eba:	681b      	ldr	r3, [r3, #0]
 8005ebc:	4422      	add	r2, r4
 8005ebe:	609a      	str	r2, [r3, #8]
}
 8005ec0:	bf00      	nop
 8005ec2:	f507 7780 	add.w	r7, r7, #256	; 0x100
 8005ec6:	46bd      	mov	sp, r7
 8005ec8:	e8bd 8fb0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, sl, fp, pc}
 8005ecc:	51eb851f 	.word	0x51eb851f

08005ed0 <__cvt>:
 8005ed0:	e92d 47ff 	stmdb	sp!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, lr}
 8005ed4:	ec55 4b10 	vmov	r4, r5, d0
 8005ed8:	2d00      	cmp	r5, #0
 8005eda:	460e      	mov	r6, r1
 8005edc:	4619      	mov	r1, r3
 8005ede:	462b      	mov	r3, r5
 8005ee0:	bfbb      	ittet	lt
 8005ee2:	f105 4300 	addlt.w	r3, r5, #2147483648	; 0x80000000
 8005ee6:	461d      	movlt	r5, r3
 8005ee8:	2300      	movge	r3, #0
 8005eea:	232d      	movlt	r3, #45	; 0x2d
 8005eec:	700b      	strb	r3, [r1, #0]
 8005eee:	9b0d      	ldr	r3, [sp, #52]	; 0x34
 8005ef0:	f8dd a030 	ldr.w	sl, [sp, #48]	; 0x30
 8005ef4:	4691      	mov	r9, r2
 8005ef6:	f023 0820 	bic.w	r8, r3, #32
 8005efa:	bfbc      	itt	lt
 8005efc:	4622      	movlt	r2, r4
 8005efe:	4614      	movlt	r4, r2
 8005f00:	f1b8 0f46 	cmp.w	r8, #70	; 0x46
 8005f04:	d005      	beq.n	8005f12 <__cvt+0x42>
 8005f06:	f1b8 0f45 	cmp.w	r8, #69	; 0x45
 8005f0a:	d100      	bne.n	8005f0e <__cvt+0x3e>
 8005f0c:	3601      	adds	r6, #1
 8005f0e:	2102      	movs	r1, #2
 8005f10:	e000      	b.n	8005f14 <__cvt+0x44>
 8005f12:	2103      	movs	r1, #3
 8005f14:	ab03      	add	r3, sp, #12
 8005f16:	9301      	str	r3, [sp, #4]
 8005f18:	ab02      	add	r3, sp, #8
 8005f1a:	9300      	str	r3, [sp, #0]
 8005f1c:	ec45 4b10 	vmov	d0, r4, r5
 8005f20:	4653      	mov	r3, sl
 8005f22:	4632      	mov	r2, r6
 8005f24:	f000 fe7c 	bl	8006c20 <_dtoa_r>
 8005f28:	f1b8 0f47 	cmp.w	r8, #71	; 0x47
 8005f2c:	4607      	mov	r7, r0
 8005f2e:	d102      	bne.n	8005f36 <__cvt+0x66>
 8005f30:	f019 0f01 	tst.w	r9, #1
 8005f34:	d022      	beq.n	8005f7c <__cvt+0xac>
 8005f36:	f1b8 0f46 	cmp.w	r8, #70	; 0x46
 8005f3a:	eb07 0906 	add.w	r9, r7, r6
 8005f3e:	d110      	bne.n	8005f62 <__cvt+0x92>
 8005f40:	783b      	ldrb	r3, [r7, #0]
 8005f42:	2b30      	cmp	r3, #48	; 0x30
 8005f44:	d10a      	bne.n	8005f5c <__cvt+0x8c>
 8005f46:	2200      	movs	r2, #0
 8005f48:	2300      	movs	r3, #0
 8005f4a:	4620      	mov	r0, r4
 8005f4c:	4629      	mov	r1, r5
 8005f4e:	f7fa fddb 	bl	8000b08 <__aeabi_dcmpeq>
 8005f52:	b918      	cbnz	r0, 8005f5c <__cvt+0x8c>
 8005f54:	f1c6 0601 	rsb	r6, r6, #1
 8005f58:	f8ca 6000 	str.w	r6, [sl]
 8005f5c:	f8da 3000 	ldr.w	r3, [sl]
 8005f60:	4499      	add	r9, r3
 8005f62:	2200      	movs	r2, #0
 8005f64:	2300      	movs	r3, #0
 8005f66:	4620      	mov	r0, r4
 8005f68:	4629      	mov	r1, r5
 8005f6a:	f7fa fdcd 	bl	8000b08 <__aeabi_dcmpeq>
 8005f6e:	b108      	cbz	r0, 8005f74 <__cvt+0xa4>
 8005f70:	f8cd 900c 	str.w	r9, [sp, #12]
 8005f74:	2230      	movs	r2, #48	; 0x30
 8005f76:	9b03      	ldr	r3, [sp, #12]
 8005f78:	454b      	cmp	r3, r9
 8005f7a:	d307      	bcc.n	8005f8c <__cvt+0xbc>
 8005f7c:	9b03      	ldr	r3, [sp, #12]
 8005f7e:	9a0e      	ldr	r2, [sp, #56]	; 0x38
 8005f80:	1bdb      	subs	r3, r3, r7
 8005f82:	4638      	mov	r0, r7
 8005f84:	6013      	str	r3, [r2, #0]
 8005f86:	b004      	add	sp, #16
 8005f88:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8005f8c:	1c59      	adds	r1, r3, #1
 8005f8e:	9103      	str	r1, [sp, #12]
 8005f90:	701a      	strb	r2, [r3, #0]
 8005f92:	e7f0      	b.n	8005f76 <__cvt+0xa6>

08005f94 <__exponent>:
 8005f94:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 8005f96:	4603      	mov	r3, r0
 8005f98:	2900      	cmp	r1, #0
 8005f9a:	bfb8      	it	lt
 8005f9c:	4249      	neglt	r1, r1
 8005f9e:	f803 2b02 	strb.w	r2, [r3], #2
 8005fa2:	bfb4      	ite	lt
 8005fa4:	222d      	movlt	r2, #45	; 0x2d
 8005fa6:	222b      	movge	r2, #43	; 0x2b
 8005fa8:	2909      	cmp	r1, #9
 8005faa:	7042      	strb	r2, [r0, #1]
 8005fac:	dd2a      	ble.n	8006004 <__exponent+0x70>
 8005fae:	f10d 0207 	add.w	r2, sp, #7
 8005fb2:	4617      	mov	r7, r2
 8005fb4:	260a      	movs	r6, #10
 8005fb6:	4694      	mov	ip, r2
 8005fb8:	fb91 f5f6 	sdiv	r5, r1, r6
 8005fbc:	fb06 1415 	mls	r4, r6, r5, r1
 8005fc0:	3430      	adds	r4, #48	; 0x30
 8005fc2:	f80c 4c01 	strb.w	r4, [ip, #-1]
 8005fc6:	460c      	mov	r4, r1
 8005fc8:	2c63      	cmp	r4, #99	; 0x63
 8005fca:	f102 32ff 	add.w	r2, r2, #4294967295
 8005fce:	4629      	mov	r1, r5
 8005fd0:	dcf1      	bgt.n	8005fb6 <__exponent+0x22>
 8005fd2:	3130      	adds	r1, #48	; 0x30
 8005fd4:	f1ac 0402 	sub.w	r4, ip, #2
 8005fd8:	f802 1c01 	strb.w	r1, [r2, #-1]
 8005fdc:	1c41      	adds	r1, r0, #1
 8005fde:	4622      	mov	r2, r4
 8005fe0:	42ba      	cmp	r2, r7
 8005fe2:	d30a      	bcc.n	8005ffa <__exponent+0x66>
 8005fe4:	f10d 0209 	add.w	r2, sp, #9
 8005fe8:	eba2 020c 	sub.w	r2, r2, ip
 8005fec:	42bc      	cmp	r4, r7
 8005fee:	bf88      	it	hi
 8005ff0:	2200      	movhi	r2, #0
 8005ff2:	4413      	add	r3, r2
 8005ff4:	1a18      	subs	r0, r3, r0
 8005ff6:	b003      	add	sp, #12
 8005ff8:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8005ffa:	f812 5b01 	ldrb.w	r5, [r2], #1
 8005ffe:	f801 5f01 	strb.w	r5, [r1, #1]!
 8006002:	e7ed      	b.n	8005fe0 <__exponent+0x4c>
 8006004:	2330      	movs	r3, #48	; 0x30
 8006006:	3130      	adds	r1, #48	; 0x30
 8006008:	7083      	strb	r3, [r0, #2]
 800600a:	70c1      	strb	r1, [r0, #3]
 800600c:	1d03      	adds	r3, r0, #4
 800600e:	e7f1      	b.n	8005ff4 <__exponent+0x60>

08006010 <_printf_float>:
 8006010:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8006014:	ed2d 8b02 	vpush	{d8}
 8006018:	b08d      	sub	sp, #52	; 0x34
 800601a:	460c      	mov	r4, r1
 800601c:	f8dd 8060 	ldr.w	r8, [sp, #96]	; 0x60
 8006020:	4616      	mov	r6, r2
 8006022:	461f      	mov	r7, r3
 8006024:	4605      	mov	r5, r0
 8006026:	f000 fcf9 	bl	8006a1c <_localeconv_r>
 800602a:	f8d0 a000 	ldr.w	sl, [r0]
 800602e:	4650      	mov	r0, sl
 8006030:	f7fa f93e 	bl	80002b0 <strlen>
 8006034:	2300      	movs	r3, #0
 8006036:	930a      	str	r3, [sp, #40]	; 0x28
 8006038:	6823      	ldr	r3, [r4, #0]
 800603a:	9305      	str	r3, [sp, #20]
 800603c:	f8d8 3000 	ldr.w	r3, [r8]
 8006040:	f894 b018 	ldrb.w	fp, [r4, #24]
 8006044:	3307      	adds	r3, #7
 8006046:	f023 0307 	bic.w	r3, r3, #7
 800604a:	f103 0208 	add.w	r2, r3, #8
 800604e:	f8c8 2000 	str.w	r2, [r8]
 8006052:	e9d3 8900 	ldrd	r8, r9, [r3]
 8006056:	f029 4300 	bic.w	r3, r9, #2147483648	; 0x80000000
 800605a:	9307      	str	r3, [sp, #28]
 800605c:	f8cd 8018 	str.w	r8, [sp, #24]
 8006060:	ee08 0a10 	vmov	s16, r0
 8006064:	e9c4 8912 	strd	r8, r9, [r4, #72]	; 0x48
 8006068:	e9dd 0106 	ldrd	r0, r1, [sp, #24]
 800606c:	4b9e      	ldr	r3, [pc, #632]	; (80062e8 <_printf_float+0x2d8>)
 800606e:	f04f 32ff 	mov.w	r2, #4294967295
 8006072:	f7fa fd7b 	bl	8000b6c <__aeabi_dcmpun>
 8006076:	bb88      	cbnz	r0, 80060dc <_printf_float+0xcc>
 8006078:	e9dd 0106 	ldrd	r0, r1, [sp, #24]
 800607c:	4b9a      	ldr	r3, [pc, #616]	; (80062e8 <_printf_float+0x2d8>)
 800607e:	f04f 32ff 	mov.w	r2, #4294967295
 8006082:	f7fa fd55 	bl	8000b30 <__aeabi_dcmple>
 8006086:	bb48      	cbnz	r0, 80060dc <_printf_float+0xcc>
 8006088:	2200      	movs	r2, #0
 800608a:	2300      	movs	r3, #0
 800608c:	4640      	mov	r0, r8
 800608e:	4649      	mov	r1, r9
 8006090:	f7fa fd44 	bl	8000b1c <__aeabi_dcmplt>
 8006094:	b110      	cbz	r0, 800609c <_printf_float+0x8c>
 8006096:	232d      	movs	r3, #45	; 0x2d
 8006098:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 800609c:	4a93      	ldr	r2, [pc, #588]	; (80062ec <_printf_float+0x2dc>)
 800609e:	4b94      	ldr	r3, [pc, #592]	; (80062f0 <_printf_float+0x2e0>)
 80060a0:	f1bb 0f47 	cmp.w	fp, #71	; 0x47
 80060a4:	bf94      	ite	ls
 80060a6:	4690      	movls	r8, r2
 80060a8:	4698      	movhi	r8, r3
 80060aa:	2303      	movs	r3, #3
 80060ac:	6123      	str	r3, [r4, #16]
 80060ae:	9b05      	ldr	r3, [sp, #20]
 80060b0:	f023 0304 	bic.w	r3, r3, #4
 80060b4:	6023      	str	r3, [r4, #0]
 80060b6:	f04f 0900 	mov.w	r9, #0
 80060ba:	9700      	str	r7, [sp, #0]
 80060bc:	4633      	mov	r3, r6
 80060be:	aa0b      	add	r2, sp, #44	; 0x2c
 80060c0:	4621      	mov	r1, r4
 80060c2:	4628      	mov	r0, r5
 80060c4:	f000 f9da 	bl	800647c <_printf_common>
 80060c8:	3001      	adds	r0, #1
 80060ca:	f040 8090 	bne.w	80061ee <_printf_float+0x1de>
 80060ce:	f04f 30ff 	mov.w	r0, #4294967295
 80060d2:	b00d      	add	sp, #52	; 0x34
 80060d4:	ecbd 8b02 	vpop	{d8}
 80060d8:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 80060dc:	4642      	mov	r2, r8
 80060de:	464b      	mov	r3, r9
 80060e0:	4640      	mov	r0, r8
 80060e2:	4649      	mov	r1, r9
 80060e4:	f7fa fd42 	bl	8000b6c <__aeabi_dcmpun>
 80060e8:	b140      	cbz	r0, 80060fc <_printf_float+0xec>
 80060ea:	464b      	mov	r3, r9
 80060ec:	2b00      	cmp	r3, #0
 80060ee:	bfbc      	itt	lt
 80060f0:	232d      	movlt	r3, #45	; 0x2d
 80060f2:	f884 3043 	strblt.w	r3, [r4, #67]	; 0x43
 80060f6:	4a7f      	ldr	r2, [pc, #508]	; (80062f4 <_printf_float+0x2e4>)
 80060f8:	4b7f      	ldr	r3, [pc, #508]	; (80062f8 <_printf_float+0x2e8>)
 80060fa:	e7d1      	b.n	80060a0 <_printf_float+0x90>
 80060fc:	6863      	ldr	r3, [r4, #4]
 80060fe:	f00b 02df 	and.w	r2, fp, #223	; 0xdf
 8006102:	9206      	str	r2, [sp, #24]
 8006104:	1c5a      	adds	r2, r3, #1
 8006106:	d13f      	bne.n	8006188 <_printf_float+0x178>
 8006108:	2306      	movs	r3, #6
 800610a:	6063      	str	r3, [r4, #4]
 800610c:	9b05      	ldr	r3, [sp, #20]
 800610e:	6861      	ldr	r1, [r4, #4]
 8006110:	f443 6280 	orr.w	r2, r3, #1024	; 0x400
 8006114:	2300      	movs	r3, #0
 8006116:	9303      	str	r3, [sp, #12]
 8006118:	ab0a      	add	r3, sp, #40	; 0x28
 800611a:	e9cd b301 	strd	fp, r3, [sp, #4]
 800611e:	ab09      	add	r3, sp, #36	; 0x24
 8006120:	ec49 8b10 	vmov	d0, r8, r9
 8006124:	9300      	str	r3, [sp, #0]
 8006126:	6022      	str	r2, [r4, #0]
 8006128:	f10d 0323 	add.w	r3, sp, #35	; 0x23
 800612c:	4628      	mov	r0, r5
 800612e:	f7ff fecf 	bl	8005ed0 <__cvt>
 8006132:	9b06      	ldr	r3, [sp, #24]
 8006134:	9909      	ldr	r1, [sp, #36]	; 0x24
 8006136:	2b47      	cmp	r3, #71	; 0x47
 8006138:	4680      	mov	r8, r0
 800613a:	d108      	bne.n	800614e <_printf_float+0x13e>
 800613c:	1cc8      	adds	r0, r1, #3
 800613e:	db02      	blt.n	8006146 <_printf_float+0x136>
 8006140:	6863      	ldr	r3, [r4, #4]
 8006142:	4299      	cmp	r1, r3
 8006144:	dd41      	ble.n	80061ca <_printf_float+0x1ba>
 8006146:	f1ab 0302 	sub.w	r3, fp, #2
 800614a:	fa5f fb83 	uxtb.w	fp, r3
 800614e:	f1bb 0f65 	cmp.w	fp, #101	; 0x65
 8006152:	d820      	bhi.n	8006196 <_printf_float+0x186>
 8006154:	3901      	subs	r1, #1
 8006156:	465a      	mov	r2, fp
 8006158:	f104 0050 	add.w	r0, r4, #80	; 0x50
 800615c:	9109      	str	r1, [sp, #36]	; 0x24
 800615e:	f7ff ff19 	bl	8005f94 <__exponent>
 8006162:	9a0a      	ldr	r2, [sp, #40]	; 0x28
 8006164:	1813      	adds	r3, r2, r0
 8006166:	2a01      	cmp	r2, #1
 8006168:	4681      	mov	r9, r0
 800616a:	6123      	str	r3, [r4, #16]
 800616c:	dc02      	bgt.n	8006174 <_printf_float+0x164>
 800616e:	6822      	ldr	r2, [r4, #0]
 8006170:	07d2      	lsls	r2, r2, #31
 8006172:	d501      	bpl.n	8006178 <_printf_float+0x168>
 8006174:	3301      	adds	r3, #1
 8006176:	6123      	str	r3, [r4, #16]
 8006178:	f89d 3023 	ldrb.w	r3, [sp, #35]	; 0x23
 800617c:	2b00      	cmp	r3, #0
 800617e:	d09c      	beq.n	80060ba <_printf_float+0xaa>
 8006180:	232d      	movs	r3, #45	; 0x2d
 8006182:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 8006186:	e798      	b.n	80060ba <_printf_float+0xaa>
 8006188:	9a06      	ldr	r2, [sp, #24]
 800618a:	2a47      	cmp	r2, #71	; 0x47
 800618c:	d1be      	bne.n	800610c <_printf_float+0xfc>
 800618e:	2b00      	cmp	r3, #0
 8006190:	d1bc      	bne.n	800610c <_printf_float+0xfc>
 8006192:	2301      	movs	r3, #1
 8006194:	e7b9      	b.n	800610a <_printf_float+0xfa>
 8006196:	f1bb 0f66 	cmp.w	fp, #102	; 0x66
 800619a:	d118      	bne.n	80061ce <_printf_float+0x1be>
 800619c:	2900      	cmp	r1, #0
 800619e:	6863      	ldr	r3, [r4, #4]
 80061a0:	dd0b      	ble.n	80061ba <_printf_float+0x1aa>
 80061a2:	6121      	str	r1, [r4, #16]
 80061a4:	b913      	cbnz	r3, 80061ac <_printf_float+0x19c>
 80061a6:	6822      	ldr	r2, [r4, #0]
 80061a8:	07d0      	lsls	r0, r2, #31
 80061aa:	d502      	bpl.n	80061b2 <_printf_float+0x1a2>
 80061ac:	3301      	adds	r3, #1
 80061ae:	440b      	add	r3, r1
 80061b0:	6123      	str	r3, [r4, #16]
 80061b2:	65a1      	str	r1, [r4, #88]	; 0x58
 80061b4:	f04f 0900 	mov.w	r9, #0
 80061b8:	e7de      	b.n	8006178 <_printf_float+0x168>
 80061ba:	b913      	cbnz	r3, 80061c2 <_printf_float+0x1b2>
 80061bc:	6822      	ldr	r2, [r4, #0]
 80061be:	07d2      	lsls	r2, r2, #31
 80061c0:	d501      	bpl.n	80061c6 <_printf_float+0x1b6>
 80061c2:	3302      	adds	r3, #2
 80061c4:	e7f4      	b.n	80061b0 <_printf_float+0x1a0>
 80061c6:	2301      	movs	r3, #1
 80061c8:	e7f2      	b.n	80061b0 <_printf_float+0x1a0>
 80061ca:	f04f 0b67 	mov.w	fp, #103	; 0x67
 80061ce:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 80061d0:	4299      	cmp	r1, r3
 80061d2:	db05      	blt.n	80061e0 <_printf_float+0x1d0>
 80061d4:	6823      	ldr	r3, [r4, #0]
 80061d6:	6121      	str	r1, [r4, #16]
 80061d8:	07d8      	lsls	r0, r3, #31
 80061da:	d5ea      	bpl.n	80061b2 <_printf_float+0x1a2>
 80061dc:	1c4b      	adds	r3, r1, #1
 80061de:	e7e7      	b.n	80061b0 <_printf_float+0x1a0>
 80061e0:	2900      	cmp	r1, #0
 80061e2:	bfd4      	ite	le
 80061e4:	f1c1 0202 	rsble	r2, r1, #2
 80061e8:	2201      	movgt	r2, #1
 80061ea:	4413      	add	r3, r2
 80061ec:	e7e0      	b.n	80061b0 <_printf_float+0x1a0>
 80061ee:	6823      	ldr	r3, [r4, #0]
 80061f0:	055a      	lsls	r2, r3, #21
 80061f2:	d407      	bmi.n	8006204 <_printf_float+0x1f4>
 80061f4:	6923      	ldr	r3, [r4, #16]
 80061f6:	4642      	mov	r2, r8
 80061f8:	4631      	mov	r1, r6
 80061fa:	4628      	mov	r0, r5
 80061fc:	47b8      	blx	r7
 80061fe:	3001      	adds	r0, #1
 8006200:	d12c      	bne.n	800625c <_printf_float+0x24c>
 8006202:	e764      	b.n	80060ce <_printf_float+0xbe>
 8006204:	f1bb 0f65 	cmp.w	fp, #101	; 0x65
 8006208:	f240 80e0 	bls.w	80063cc <_printf_float+0x3bc>
 800620c:	e9d4 0112 	ldrd	r0, r1, [r4, #72]	; 0x48
 8006210:	2200      	movs	r2, #0
 8006212:	2300      	movs	r3, #0
 8006214:	f7fa fc78 	bl	8000b08 <__aeabi_dcmpeq>
 8006218:	2800      	cmp	r0, #0
 800621a:	d034      	beq.n	8006286 <_printf_float+0x276>
 800621c:	4a37      	ldr	r2, [pc, #220]	; (80062fc <_printf_float+0x2ec>)
 800621e:	2301      	movs	r3, #1
 8006220:	4631      	mov	r1, r6
 8006222:	4628      	mov	r0, r5
 8006224:	47b8      	blx	r7
 8006226:	3001      	adds	r0, #1
 8006228:	f43f af51 	beq.w	80060ce <_printf_float+0xbe>
 800622c:	e9dd 2309 	ldrd	r2, r3, [sp, #36]	; 0x24
 8006230:	429a      	cmp	r2, r3
 8006232:	db02      	blt.n	800623a <_printf_float+0x22a>
 8006234:	6823      	ldr	r3, [r4, #0]
 8006236:	07d8      	lsls	r0, r3, #31
 8006238:	d510      	bpl.n	800625c <_printf_float+0x24c>
 800623a:	ee18 3a10 	vmov	r3, s16
 800623e:	4652      	mov	r2, sl
 8006240:	4631      	mov	r1, r6
 8006242:	4628      	mov	r0, r5
 8006244:	47b8      	blx	r7
 8006246:	3001      	adds	r0, #1
 8006248:	f43f af41 	beq.w	80060ce <_printf_float+0xbe>
 800624c:	f04f 0800 	mov.w	r8, #0
 8006250:	f104 091a 	add.w	r9, r4, #26
 8006254:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 8006256:	3b01      	subs	r3, #1
 8006258:	4543      	cmp	r3, r8
 800625a:	dc09      	bgt.n	8006270 <_printf_float+0x260>
 800625c:	6823      	ldr	r3, [r4, #0]
 800625e:	079b      	lsls	r3, r3, #30
 8006260:	f100 8107 	bmi.w	8006472 <_printf_float+0x462>
 8006264:	68e0      	ldr	r0, [r4, #12]
 8006266:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 8006268:	4298      	cmp	r0, r3
 800626a:	bfb8      	it	lt
 800626c:	4618      	movlt	r0, r3
 800626e:	e730      	b.n	80060d2 <_printf_float+0xc2>
 8006270:	2301      	movs	r3, #1
 8006272:	464a      	mov	r2, r9
 8006274:	4631      	mov	r1, r6
 8006276:	4628      	mov	r0, r5
 8006278:	47b8      	blx	r7
 800627a:	3001      	adds	r0, #1
 800627c:	f43f af27 	beq.w	80060ce <_printf_float+0xbe>
 8006280:	f108 0801 	add.w	r8, r8, #1
 8006284:	e7e6      	b.n	8006254 <_printf_float+0x244>
 8006286:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8006288:	2b00      	cmp	r3, #0
 800628a:	dc39      	bgt.n	8006300 <_printf_float+0x2f0>
 800628c:	4a1b      	ldr	r2, [pc, #108]	; (80062fc <_printf_float+0x2ec>)
 800628e:	2301      	movs	r3, #1
 8006290:	4631      	mov	r1, r6
 8006292:	4628      	mov	r0, r5
 8006294:	47b8      	blx	r7
 8006296:	3001      	adds	r0, #1
 8006298:	f43f af19 	beq.w	80060ce <_printf_float+0xbe>
 800629c:	e9dd 3209 	ldrd	r3, r2, [sp, #36]	; 0x24
 80062a0:	4313      	orrs	r3, r2
 80062a2:	d102      	bne.n	80062aa <_printf_float+0x29a>
 80062a4:	6823      	ldr	r3, [r4, #0]
 80062a6:	07d9      	lsls	r1, r3, #31
 80062a8:	d5d8      	bpl.n	800625c <_printf_float+0x24c>
 80062aa:	ee18 3a10 	vmov	r3, s16
 80062ae:	4652      	mov	r2, sl
 80062b0:	4631      	mov	r1, r6
 80062b2:	4628      	mov	r0, r5
 80062b4:	47b8      	blx	r7
 80062b6:	3001      	adds	r0, #1
 80062b8:	f43f af09 	beq.w	80060ce <_printf_float+0xbe>
 80062bc:	f04f 0900 	mov.w	r9, #0
 80062c0:	f104 0a1a 	add.w	sl, r4, #26
 80062c4:	9b09      	ldr	r3, [sp, #36]	; 0x24
 80062c6:	425b      	negs	r3, r3
 80062c8:	454b      	cmp	r3, r9
 80062ca:	dc01      	bgt.n	80062d0 <_printf_float+0x2c0>
 80062cc:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 80062ce:	e792      	b.n	80061f6 <_printf_float+0x1e6>
 80062d0:	2301      	movs	r3, #1
 80062d2:	4652      	mov	r2, sl
 80062d4:	4631      	mov	r1, r6
 80062d6:	4628      	mov	r0, r5
 80062d8:	47b8      	blx	r7
 80062da:	3001      	adds	r0, #1
 80062dc:	f43f aef7 	beq.w	80060ce <_printf_float+0xbe>
 80062e0:	f109 0901 	add.w	r9, r9, #1
 80062e4:	e7ee      	b.n	80062c4 <_printf_float+0x2b4>
 80062e6:	bf00      	nop
 80062e8:	7fefffff 	.word	0x7fefffff
 80062ec:	0800a8d8 	.word	0x0800a8d8
 80062f0:	0800a8dc 	.word	0x0800a8dc
 80062f4:	0800a8e0 	.word	0x0800a8e0
 80062f8:	0800a8e4 	.word	0x0800a8e4
 80062fc:	0800a8e8 	.word	0x0800a8e8
 8006300:	9a0a      	ldr	r2, [sp, #40]	; 0x28
 8006302:	6da3      	ldr	r3, [r4, #88]	; 0x58
 8006304:	429a      	cmp	r2, r3
 8006306:	bfa8      	it	ge
 8006308:	461a      	movge	r2, r3
 800630a:	2a00      	cmp	r2, #0
 800630c:	4691      	mov	r9, r2
 800630e:	dc37      	bgt.n	8006380 <_printf_float+0x370>
 8006310:	f04f 0b00 	mov.w	fp, #0
 8006314:	ea29 79e9 	bic.w	r9, r9, r9, asr #31
 8006318:	f104 021a 	add.w	r2, r4, #26
 800631c:	6da3      	ldr	r3, [r4, #88]	; 0x58
 800631e:	9305      	str	r3, [sp, #20]
 8006320:	eba3 0309 	sub.w	r3, r3, r9
 8006324:	455b      	cmp	r3, fp
 8006326:	dc33      	bgt.n	8006390 <_printf_float+0x380>
 8006328:	e9dd 2309 	ldrd	r2, r3, [sp, #36]	; 0x24
 800632c:	429a      	cmp	r2, r3
 800632e:	db3b      	blt.n	80063a8 <_printf_float+0x398>
 8006330:	6823      	ldr	r3, [r4, #0]
 8006332:	07da      	lsls	r2, r3, #31
 8006334:	d438      	bmi.n	80063a8 <_printf_float+0x398>
 8006336:	e9dd 3209 	ldrd	r3, r2, [sp, #36]	; 0x24
 800633a:	eba2 0903 	sub.w	r9, r2, r3
 800633e:	9b05      	ldr	r3, [sp, #20]
 8006340:	1ad2      	subs	r2, r2, r3
 8006342:	4591      	cmp	r9, r2
 8006344:	bfa8      	it	ge
 8006346:	4691      	movge	r9, r2
 8006348:	f1b9 0f00 	cmp.w	r9, #0
 800634c:	dc35      	bgt.n	80063ba <_printf_float+0x3aa>
 800634e:	f04f 0800 	mov.w	r8, #0
 8006352:	ea29 79e9 	bic.w	r9, r9, r9, asr #31
 8006356:	f104 0a1a 	add.w	sl, r4, #26
 800635a:	e9dd 2309 	ldrd	r2, r3, [sp, #36]	; 0x24
 800635e:	1a9b      	subs	r3, r3, r2
 8006360:	eba3 0309 	sub.w	r3, r3, r9
 8006364:	4543      	cmp	r3, r8
 8006366:	f77f af79 	ble.w	800625c <_printf_float+0x24c>
 800636a:	2301      	movs	r3, #1
 800636c:	4652      	mov	r2, sl
 800636e:	4631      	mov	r1, r6
 8006370:	4628      	mov	r0, r5
 8006372:	47b8      	blx	r7
 8006374:	3001      	adds	r0, #1
 8006376:	f43f aeaa 	beq.w	80060ce <_printf_float+0xbe>
 800637a:	f108 0801 	add.w	r8, r8, #1
 800637e:	e7ec      	b.n	800635a <_printf_float+0x34a>
 8006380:	4613      	mov	r3, r2
 8006382:	4631      	mov	r1, r6
 8006384:	4642      	mov	r2, r8
 8006386:	4628      	mov	r0, r5
 8006388:	47b8      	blx	r7
 800638a:	3001      	adds	r0, #1
 800638c:	d1c0      	bne.n	8006310 <_printf_float+0x300>
 800638e:	e69e      	b.n	80060ce <_printf_float+0xbe>
 8006390:	2301      	movs	r3, #1
 8006392:	4631      	mov	r1, r6
 8006394:	4628      	mov	r0, r5
 8006396:	9205      	str	r2, [sp, #20]
 8006398:	47b8      	blx	r7
 800639a:	3001      	adds	r0, #1
 800639c:	f43f ae97 	beq.w	80060ce <_printf_float+0xbe>
 80063a0:	9a05      	ldr	r2, [sp, #20]
 80063a2:	f10b 0b01 	add.w	fp, fp, #1
 80063a6:	e7b9      	b.n	800631c <_printf_float+0x30c>
 80063a8:	ee18 3a10 	vmov	r3, s16
 80063ac:	4652      	mov	r2, sl
 80063ae:	4631      	mov	r1, r6
 80063b0:	4628      	mov	r0, r5
 80063b2:	47b8      	blx	r7
 80063b4:	3001      	adds	r0, #1
 80063b6:	d1be      	bne.n	8006336 <_printf_float+0x326>
 80063b8:	e689      	b.n	80060ce <_printf_float+0xbe>
 80063ba:	9a05      	ldr	r2, [sp, #20]
 80063bc:	464b      	mov	r3, r9
 80063be:	4442      	add	r2, r8
 80063c0:	4631      	mov	r1, r6
 80063c2:	4628      	mov	r0, r5
 80063c4:	47b8      	blx	r7
 80063c6:	3001      	adds	r0, #1
 80063c8:	d1c1      	bne.n	800634e <_printf_float+0x33e>
 80063ca:	e680      	b.n	80060ce <_printf_float+0xbe>
 80063cc:	9a0a      	ldr	r2, [sp, #40]	; 0x28
 80063ce:	2a01      	cmp	r2, #1
 80063d0:	dc01      	bgt.n	80063d6 <_printf_float+0x3c6>
 80063d2:	07db      	lsls	r3, r3, #31
 80063d4:	d53a      	bpl.n	800644c <_printf_float+0x43c>
 80063d6:	2301      	movs	r3, #1
 80063d8:	4642      	mov	r2, r8
 80063da:	4631      	mov	r1, r6
 80063dc:	4628      	mov	r0, r5
 80063de:	47b8      	blx	r7
 80063e0:	3001      	adds	r0, #1
 80063e2:	f43f ae74 	beq.w	80060ce <_printf_float+0xbe>
 80063e6:	ee18 3a10 	vmov	r3, s16
 80063ea:	4652      	mov	r2, sl
 80063ec:	4631      	mov	r1, r6
 80063ee:	4628      	mov	r0, r5
 80063f0:	47b8      	blx	r7
 80063f2:	3001      	adds	r0, #1
 80063f4:	f43f ae6b 	beq.w	80060ce <_printf_float+0xbe>
 80063f8:	e9d4 0112 	ldrd	r0, r1, [r4, #72]	; 0x48
 80063fc:	2200      	movs	r2, #0
 80063fe:	2300      	movs	r3, #0
 8006400:	f8dd a028 	ldr.w	sl, [sp, #40]	; 0x28
 8006404:	f7fa fb80 	bl	8000b08 <__aeabi_dcmpeq>
 8006408:	b9d8      	cbnz	r0, 8006442 <_printf_float+0x432>
 800640a:	f10a 33ff 	add.w	r3, sl, #4294967295
 800640e:	f108 0201 	add.w	r2, r8, #1
 8006412:	4631      	mov	r1, r6
 8006414:	4628      	mov	r0, r5
 8006416:	47b8      	blx	r7
 8006418:	3001      	adds	r0, #1
 800641a:	d10e      	bne.n	800643a <_printf_float+0x42a>
 800641c:	e657      	b.n	80060ce <_printf_float+0xbe>
 800641e:	2301      	movs	r3, #1
 8006420:	4652      	mov	r2, sl
 8006422:	4631      	mov	r1, r6
 8006424:	4628      	mov	r0, r5
 8006426:	47b8      	blx	r7
 8006428:	3001      	adds	r0, #1
 800642a:	f43f ae50 	beq.w	80060ce <_printf_float+0xbe>
 800642e:	f108 0801 	add.w	r8, r8, #1
 8006432:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 8006434:	3b01      	subs	r3, #1
 8006436:	4543      	cmp	r3, r8
 8006438:	dcf1      	bgt.n	800641e <_printf_float+0x40e>
 800643a:	464b      	mov	r3, r9
 800643c:	f104 0250 	add.w	r2, r4, #80	; 0x50
 8006440:	e6da      	b.n	80061f8 <_printf_float+0x1e8>
 8006442:	f04f 0800 	mov.w	r8, #0
 8006446:	f104 0a1a 	add.w	sl, r4, #26
 800644a:	e7f2      	b.n	8006432 <_printf_float+0x422>
 800644c:	2301      	movs	r3, #1
 800644e:	4642      	mov	r2, r8
 8006450:	e7df      	b.n	8006412 <_printf_float+0x402>
 8006452:	2301      	movs	r3, #1
 8006454:	464a      	mov	r2, r9
 8006456:	4631      	mov	r1, r6
 8006458:	4628      	mov	r0, r5
 800645a:	47b8      	blx	r7
 800645c:	3001      	adds	r0, #1
 800645e:	f43f ae36 	beq.w	80060ce <_printf_float+0xbe>
 8006462:	f108 0801 	add.w	r8, r8, #1
 8006466:	68e3      	ldr	r3, [r4, #12]
 8006468:	990b      	ldr	r1, [sp, #44]	; 0x2c
 800646a:	1a5b      	subs	r3, r3, r1
 800646c:	4543      	cmp	r3, r8
 800646e:	dcf0      	bgt.n	8006452 <_printf_float+0x442>
 8006470:	e6f8      	b.n	8006264 <_printf_float+0x254>
 8006472:	f04f 0800 	mov.w	r8, #0
 8006476:	f104 0919 	add.w	r9, r4, #25
 800647a:	e7f4      	b.n	8006466 <_printf_float+0x456>

0800647c <_printf_common>:
 800647c:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8006480:	4616      	mov	r6, r2
 8006482:	4699      	mov	r9, r3
 8006484:	688a      	ldr	r2, [r1, #8]
 8006486:	690b      	ldr	r3, [r1, #16]
 8006488:	f8dd 8020 	ldr.w	r8, [sp, #32]
 800648c:	4293      	cmp	r3, r2
 800648e:	bfb8      	it	lt
 8006490:	4613      	movlt	r3, r2
 8006492:	6033      	str	r3, [r6, #0]
 8006494:	f891 2043 	ldrb.w	r2, [r1, #67]	; 0x43
 8006498:	4607      	mov	r7, r0
 800649a:	460c      	mov	r4, r1
 800649c:	b10a      	cbz	r2, 80064a2 <_printf_common+0x26>
 800649e:	3301      	adds	r3, #1
 80064a0:	6033      	str	r3, [r6, #0]
 80064a2:	6823      	ldr	r3, [r4, #0]
 80064a4:	0699      	lsls	r1, r3, #26
 80064a6:	bf42      	ittt	mi
 80064a8:	6833      	ldrmi	r3, [r6, #0]
 80064aa:	3302      	addmi	r3, #2
 80064ac:	6033      	strmi	r3, [r6, #0]
 80064ae:	6825      	ldr	r5, [r4, #0]
 80064b0:	f015 0506 	ands.w	r5, r5, #6
 80064b4:	d106      	bne.n	80064c4 <_printf_common+0x48>
 80064b6:	f104 0a19 	add.w	sl, r4, #25
 80064ba:	68e3      	ldr	r3, [r4, #12]
 80064bc:	6832      	ldr	r2, [r6, #0]
 80064be:	1a9b      	subs	r3, r3, r2
 80064c0:	42ab      	cmp	r3, r5
 80064c2:	dc26      	bgt.n	8006512 <_printf_common+0x96>
 80064c4:	f894 2043 	ldrb.w	r2, [r4, #67]	; 0x43
 80064c8:	1e13      	subs	r3, r2, #0
 80064ca:	6822      	ldr	r2, [r4, #0]
 80064cc:	bf18      	it	ne
 80064ce:	2301      	movne	r3, #1
 80064d0:	0692      	lsls	r2, r2, #26
 80064d2:	d42b      	bmi.n	800652c <_printf_common+0xb0>
 80064d4:	f104 0243 	add.w	r2, r4, #67	; 0x43
 80064d8:	4649      	mov	r1, r9
 80064da:	4638      	mov	r0, r7
 80064dc:	47c0      	blx	r8
 80064de:	3001      	adds	r0, #1
 80064e0:	d01e      	beq.n	8006520 <_printf_common+0xa4>
 80064e2:	6823      	ldr	r3, [r4, #0]
 80064e4:	6922      	ldr	r2, [r4, #16]
 80064e6:	f003 0306 	and.w	r3, r3, #6
 80064ea:	2b04      	cmp	r3, #4
 80064ec:	bf02      	ittt	eq
 80064ee:	68e5      	ldreq	r5, [r4, #12]
 80064f0:	6833      	ldreq	r3, [r6, #0]
 80064f2:	1aed      	subeq	r5, r5, r3
 80064f4:	68a3      	ldr	r3, [r4, #8]
 80064f6:	bf0c      	ite	eq
 80064f8:	ea25 75e5 	biceq.w	r5, r5, r5, asr #31
 80064fc:	2500      	movne	r5, #0
 80064fe:	4293      	cmp	r3, r2
 8006500:	bfc4      	itt	gt
 8006502:	1a9b      	subgt	r3, r3, r2
 8006504:	18ed      	addgt	r5, r5, r3
 8006506:	2600      	movs	r6, #0
 8006508:	341a      	adds	r4, #26
 800650a:	42b5      	cmp	r5, r6
 800650c:	d11a      	bne.n	8006544 <_printf_common+0xc8>
 800650e:	2000      	movs	r0, #0
 8006510:	e008      	b.n	8006524 <_printf_common+0xa8>
 8006512:	2301      	movs	r3, #1
 8006514:	4652      	mov	r2, sl
 8006516:	4649      	mov	r1, r9
 8006518:	4638      	mov	r0, r7
 800651a:	47c0      	blx	r8
 800651c:	3001      	adds	r0, #1
 800651e:	d103      	bne.n	8006528 <_printf_common+0xac>
 8006520:	f04f 30ff 	mov.w	r0, #4294967295
 8006524:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8006528:	3501      	adds	r5, #1
 800652a:	e7c6      	b.n	80064ba <_printf_common+0x3e>
 800652c:	18e1      	adds	r1, r4, r3
 800652e:	1c5a      	adds	r2, r3, #1
 8006530:	2030      	movs	r0, #48	; 0x30
 8006532:	f881 0043 	strb.w	r0, [r1, #67]	; 0x43
 8006536:	4422      	add	r2, r4
 8006538:	f894 1045 	ldrb.w	r1, [r4, #69]	; 0x45
 800653c:	f882 1043 	strb.w	r1, [r2, #67]	; 0x43
 8006540:	3302      	adds	r3, #2
 8006542:	e7c7      	b.n	80064d4 <_printf_common+0x58>
 8006544:	2301      	movs	r3, #1
 8006546:	4622      	mov	r2, r4
 8006548:	4649      	mov	r1, r9
 800654a:	4638      	mov	r0, r7
 800654c:	47c0      	blx	r8
 800654e:	3001      	adds	r0, #1
 8006550:	d0e6      	beq.n	8006520 <_printf_common+0xa4>
 8006552:	3601      	adds	r6, #1
 8006554:	e7d9      	b.n	800650a <_printf_common+0x8e>
	...

08006558 <_printf_i>:
 8006558:	e92d 47ff 	stmdb	sp!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, lr}
 800655c:	7e0f      	ldrb	r7, [r1, #24]
 800655e:	9d0c      	ldr	r5, [sp, #48]	; 0x30
 8006560:	2f78      	cmp	r7, #120	; 0x78
 8006562:	4691      	mov	r9, r2
 8006564:	4680      	mov	r8, r0
 8006566:	460c      	mov	r4, r1
 8006568:	469a      	mov	sl, r3
 800656a:	f101 0243 	add.w	r2, r1, #67	; 0x43
 800656e:	d807      	bhi.n	8006580 <_printf_i+0x28>
 8006570:	2f62      	cmp	r7, #98	; 0x62
 8006572:	d80a      	bhi.n	800658a <_printf_i+0x32>
 8006574:	2f00      	cmp	r7, #0
 8006576:	f000 80d4 	beq.w	8006722 <_printf_i+0x1ca>
 800657a:	2f58      	cmp	r7, #88	; 0x58
 800657c:	f000 80c0 	beq.w	8006700 <_printf_i+0x1a8>
 8006580:	f104 0542 	add.w	r5, r4, #66	; 0x42
 8006584:	f884 7042 	strb.w	r7, [r4, #66]	; 0x42
 8006588:	e03a      	b.n	8006600 <_printf_i+0xa8>
 800658a:	f1a7 0363 	sub.w	r3, r7, #99	; 0x63
 800658e:	2b15      	cmp	r3, #21
 8006590:	d8f6      	bhi.n	8006580 <_printf_i+0x28>
 8006592:	a101      	add	r1, pc, #4	; (adr r1, 8006598 <_printf_i+0x40>)
 8006594:	f851 f023 	ldr.w	pc, [r1, r3, lsl #2]
 8006598:	080065f1 	.word	0x080065f1
 800659c:	08006605 	.word	0x08006605
 80065a0:	08006581 	.word	0x08006581
 80065a4:	08006581 	.word	0x08006581
 80065a8:	08006581 	.word	0x08006581
 80065ac:	08006581 	.word	0x08006581
 80065b0:	08006605 	.word	0x08006605
 80065b4:	08006581 	.word	0x08006581
 80065b8:	08006581 	.word	0x08006581
 80065bc:	08006581 	.word	0x08006581
 80065c0:	08006581 	.word	0x08006581
 80065c4:	08006709 	.word	0x08006709
 80065c8:	08006631 	.word	0x08006631
 80065cc:	080066c3 	.word	0x080066c3
 80065d0:	08006581 	.word	0x08006581
 80065d4:	08006581 	.word	0x08006581
 80065d8:	0800672b 	.word	0x0800672b
 80065dc:	08006581 	.word	0x08006581
 80065e0:	08006631 	.word	0x08006631
 80065e4:	08006581 	.word	0x08006581
 80065e8:	08006581 	.word	0x08006581
 80065ec:	080066cb 	.word	0x080066cb
 80065f0:	682b      	ldr	r3, [r5, #0]
 80065f2:	1d1a      	adds	r2, r3, #4
 80065f4:	681b      	ldr	r3, [r3, #0]
 80065f6:	602a      	str	r2, [r5, #0]
 80065f8:	f104 0542 	add.w	r5, r4, #66	; 0x42
 80065fc:	f884 3042 	strb.w	r3, [r4, #66]	; 0x42
 8006600:	2301      	movs	r3, #1
 8006602:	e09f      	b.n	8006744 <_printf_i+0x1ec>
 8006604:	6820      	ldr	r0, [r4, #0]
 8006606:	682b      	ldr	r3, [r5, #0]
 8006608:	0607      	lsls	r7, r0, #24
 800660a:	f103 0104 	add.w	r1, r3, #4
 800660e:	6029      	str	r1, [r5, #0]
 8006610:	d501      	bpl.n	8006616 <_printf_i+0xbe>
 8006612:	681e      	ldr	r6, [r3, #0]
 8006614:	e003      	b.n	800661e <_printf_i+0xc6>
 8006616:	0646      	lsls	r6, r0, #25
 8006618:	d5fb      	bpl.n	8006612 <_printf_i+0xba>
 800661a:	f9b3 6000 	ldrsh.w	r6, [r3]
 800661e:	2e00      	cmp	r6, #0
 8006620:	da03      	bge.n	800662a <_printf_i+0xd2>
 8006622:	232d      	movs	r3, #45	; 0x2d
 8006624:	4276      	negs	r6, r6
 8006626:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 800662a:	485a      	ldr	r0, [pc, #360]	; (8006794 <_printf_i+0x23c>)
 800662c:	230a      	movs	r3, #10
 800662e:	e012      	b.n	8006656 <_printf_i+0xfe>
 8006630:	682b      	ldr	r3, [r5, #0]
 8006632:	6820      	ldr	r0, [r4, #0]
 8006634:	1d19      	adds	r1, r3, #4
 8006636:	6029      	str	r1, [r5, #0]
 8006638:	0605      	lsls	r5, r0, #24
 800663a:	d501      	bpl.n	8006640 <_printf_i+0xe8>
 800663c:	681e      	ldr	r6, [r3, #0]
 800663e:	e002      	b.n	8006646 <_printf_i+0xee>
 8006640:	0641      	lsls	r1, r0, #25
 8006642:	d5fb      	bpl.n	800663c <_printf_i+0xe4>
 8006644:	881e      	ldrh	r6, [r3, #0]
 8006646:	4853      	ldr	r0, [pc, #332]	; (8006794 <_printf_i+0x23c>)
 8006648:	2f6f      	cmp	r7, #111	; 0x6f
 800664a:	bf0c      	ite	eq
 800664c:	2308      	moveq	r3, #8
 800664e:	230a      	movne	r3, #10
 8006650:	2100      	movs	r1, #0
 8006652:	f884 1043 	strb.w	r1, [r4, #67]	; 0x43
 8006656:	6865      	ldr	r5, [r4, #4]
 8006658:	60a5      	str	r5, [r4, #8]
 800665a:	2d00      	cmp	r5, #0
 800665c:	bfa2      	ittt	ge
 800665e:	6821      	ldrge	r1, [r4, #0]
 8006660:	f021 0104 	bicge.w	r1, r1, #4
 8006664:	6021      	strge	r1, [r4, #0]
 8006666:	b90e      	cbnz	r6, 800666c <_printf_i+0x114>
 8006668:	2d00      	cmp	r5, #0
 800666a:	d04b      	beq.n	8006704 <_printf_i+0x1ac>
 800666c:	4615      	mov	r5, r2
 800666e:	fbb6 f1f3 	udiv	r1, r6, r3
 8006672:	fb03 6711 	mls	r7, r3, r1, r6
 8006676:	5dc7      	ldrb	r7, [r0, r7]
 8006678:	f805 7d01 	strb.w	r7, [r5, #-1]!
 800667c:	4637      	mov	r7, r6
 800667e:	42bb      	cmp	r3, r7
 8006680:	460e      	mov	r6, r1
 8006682:	d9f4      	bls.n	800666e <_printf_i+0x116>
 8006684:	2b08      	cmp	r3, #8
 8006686:	d10b      	bne.n	80066a0 <_printf_i+0x148>
 8006688:	6823      	ldr	r3, [r4, #0]
 800668a:	07de      	lsls	r6, r3, #31
 800668c:	d508      	bpl.n	80066a0 <_printf_i+0x148>
 800668e:	6923      	ldr	r3, [r4, #16]
 8006690:	6861      	ldr	r1, [r4, #4]
 8006692:	4299      	cmp	r1, r3
 8006694:	bfde      	ittt	le
 8006696:	2330      	movle	r3, #48	; 0x30
 8006698:	f805 3c01 	strble.w	r3, [r5, #-1]
 800669c:	f105 35ff 	addle.w	r5, r5, #4294967295
 80066a0:	1b52      	subs	r2, r2, r5
 80066a2:	6122      	str	r2, [r4, #16]
 80066a4:	f8cd a000 	str.w	sl, [sp]
 80066a8:	464b      	mov	r3, r9
 80066aa:	aa03      	add	r2, sp, #12
 80066ac:	4621      	mov	r1, r4
 80066ae:	4640      	mov	r0, r8
 80066b0:	f7ff fee4 	bl	800647c <_printf_common>
 80066b4:	3001      	adds	r0, #1
 80066b6:	d14a      	bne.n	800674e <_printf_i+0x1f6>
 80066b8:	f04f 30ff 	mov.w	r0, #4294967295
 80066bc:	b004      	add	sp, #16
 80066be:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 80066c2:	6823      	ldr	r3, [r4, #0]
 80066c4:	f043 0320 	orr.w	r3, r3, #32
 80066c8:	6023      	str	r3, [r4, #0]
 80066ca:	4833      	ldr	r0, [pc, #204]	; (8006798 <_printf_i+0x240>)
 80066cc:	2778      	movs	r7, #120	; 0x78
 80066ce:	f884 7045 	strb.w	r7, [r4, #69]	; 0x45
 80066d2:	6823      	ldr	r3, [r4, #0]
 80066d4:	6829      	ldr	r1, [r5, #0]
 80066d6:	061f      	lsls	r7, r3, #24
 80066d8:	f851 6b04 	ldr.w	r6, [r1], #4
 80066dc:	d402      	bmi.n	80066e4 <_printf_i+0x18c>
 80066de:	065f      	lsls	r7, r3, #25
 80066e0:	bf48      	it	mi
 80066e2:	b2b6      	uxthmi	r6, r6
 80066e4:	07df      	lsls	r7, r3, #31
 80066e6:	bf48      	it	mi
 80066e8:	f043 0320 	orrmi.w	r3, r3, #32
 80066ec:	6029      	str	r1, [r5, #0]
 80066ee:	bf48      	it	mi
 80066f0:	6023      	strmi	r3, [r4, #0]
 80066f2:	b91e      	cbnz	r6, 80066fc <_printf_i+0x1a4>
 80066f4:	6823      	ldr	r3, [r4, #0]
 80066f6:	f023 0320 	bic.w	r3, r3, #32
 80066fa:	6023      	str	r3, [r4, #0]
 80066fc:	2310      	movs	r3, #16
 80066fe:	e7a7      	b.n	8006650 <_printf_i+0xf8>
 8006700:	4824      	ldr	r0, [pc, #144]	; (8006794 <_printf_i+0x23c>)
 8006702:	e7e4      	b.n	80066ce <_printf_i+0x176>
 8006704:	4615      	mov	r5, r2
 8006706:	e7bd      	b.n	8006684 <_printf_i+0x12c>
 8006708:	682b      	ldr	r3, [r5, #0]
 800670a:	6826      	ldr	r6, [r4, #0]
 800670c:	6961      	ldr	r1, [r4, #20]
 800670e:	1d18      	adds	r0, r3, #4
 8006710:	6028      	str	r0, [r5, #0]
 8006712:	0635      	lsls	r5, r6, #24
 8006714:	681b      	ldr	r3, [r3, #0]
 8006716:	d501      	bpl.n	800671c <_printf_i+0x1c4>
 8006718:	6019      	str	r1, [r3, #0]
 800671a:	e002      	b.n	8006722 <_printf_i+0x1ca>
 800671c:	0670      	lsls	r0, r6, #25
 800671e:	d5fb      	bpl.n	8006718 <_printf_i+0x1c0>
 8006720:	8019      	strh	r1, [r3, #0]
 8006722:	2300      	movs	r3, #0
 8006724:	6123      	str	r3, [r4, #16]
 8006726:	4615      	mov	r5, r2
 8006728:	e7bc      	b.n	80066a4 <_printf_i+0x14c>
 800672a:	682b      	ldr	r3, [r5, #0]
 800672c:	1d1a      	adds	r2, r3, #4
 800672e:	602a      	str	r2, [r5, #0]
 8006730:	681d      	ldr	r5, [r3, #0]
 8006732:	6862      	ldr	r2, [r4, #4]
 8006734:	2100      	movs	r1, #0
 8006736:	4628      	mov	r0, r5
 8006738:	f7f9 fd6a 	bl	8000210 <memchr>
 800673c:	b108      	cbz	r0, 8006742 <_printf_i+0x1ea>
 800673e:	1b40      	subs	r0, r0, r5
 8006740:	6060      	str	r0, [r4, #4]
 8006742:	6863      	ldr	r3, [r4, #4]
 8006744:	6123      	str	r3, [r4, #16]
 8006746:	2300      	movs	r3, #0
 8006748:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 800674c:	e7aa      	b.n	80066a4 <_printf_i+0x14c>
 800674e:	6923      	ldr	r3, [r4, #16]
 8006750:	462a      	mov	r2, r5
 8006752:	4649      	mov	r1, r9
 8006754:	4640      	mov	r0, r8
 8006756:	47d0      	blx	sl
 8006758:	3001      	adds	r0, #1
 800675a:	d0ad      	beq.n	80066b8 <_printf_i+0x160>
 800675c:	6823      	ldr	r3, [r4, #0]
 800675e:	079b      	lsls	r3, r3, #30
 8006760:	d413      	bmi.n	800678a <_printf_i+0x232>
 8006762:	68e0      	ldr	r0, [r4, #12]
 8006764:	9b03      	ldr	r3, [sp, #12]
 8006766:	4298      	cmp	r0, r3
 8006768:	bfb8      	it	lt
 800676a:	4618      	movlt	r0, r3
 800676c:	e7a6      	b.n	80066bc <_printf_i+0x164>
 800676e:	2301      	movs	r3, #1
 8006770:	4632      	mov	r2, r6
 8006772:	4649      	mov	r1, r9
 8006774:	4640      	mov	r0, r8
 8006776:	47d0      	blx	sl
 8006778:	3001      	adds	r0, #1
 800677a:	d09d      	beq.n	80066b8 <_printf_i+0x160>
 800677c:	3501      	adds	r5, #1
 800677e:	68e3      	ldr	r3, [r4, #12]
 8006780:	9903      	ldr	r1, [sp, #12]
 8006782:	1a5b      	subs	r3, r3, r1
 8006784:	42ab      	cmp	r3, r5
 8006786:	dcf2      	bgt.n	800676e <_printf_i+0x216>
 8006788:	e7eb      	b.n	8006762 <_printf_i+0x20a>
 800678a:	2500      	movs	r5, #0
 800678c:	f104 0619 	add.w	r6, r4, #25
 8006790:	e7f5      	b.n	800677e <_printf_i+0x226>
 8006792:	bf00      	nop
 8006794:	0800a8ea 	.word	0x0800a8ea
 8006798:	0800a8fb 	.word	0x0800a8fb

0800679c <std>:
 800679c:	2300      	movs	r3, #0
 800679e:	b510      	push	{r4, lr}
 80067a0:	4604      	mov	r4, r0
 80067a2:	e9c0 3300 	strd	r3, r3, [r0]
 80067a6:	e9c0 3304 	strd	r3, r3, [r0, #16]
 80067aa:	6083      	str	r3, [r0, #8]
 80067ac:	8181      	strh	r1, [r0, #12]
 80067ae:	6643      	str	r3, [r0, #100]	; 0x64
 80067b0:	81c2      	strh	r2, [r0, #14]
 80067b2:	6183      	str	r3, [r0, #24]
 80067b4:	4619      	mov	r1, r3
 80067b6:	2208      	movs	r2, #8
 80067b8:	305c      	adds	r0, #92	; 0x5c
 80067ba:	f000 f926 	bl	8006a0a <memset>
 80067be:	4b0d      	ldr	r3, [pc, #52]	; (80067f4 <std+0x58>)
 80067c0:	6263      	str	r3, [r4, #36]	; 0x24
 80067c2:	4b0d      	ldr	r3, [pc, #52]	; (80067f8 <std+0x5c>)
 80067c4:	62a3      	str	r3, [r4, #40]	; 0x28
 80067c6:	4b0d      	ldr	r3, [pc, #52]	; (80067fc <std+0x60>)
 80067c8:	62e3      	str	r3, [r4, #44]	; 0x2c
 80067ca:	4b0d      	ldr	r3, [pc, #52]	; (8006800 <std+0x64>)
 80067cc:	6323      	str	r3, [r4, #48]	; 0x30
 80067ce:	4b0d      	ldr	r3, [pc, #52]	; (8006804 <std+0x68>)
 80067d0:	6224      	str	r4, [r4, #32]
 80067d2:	429c      	cmp	r4, r3
 80067d4:	d006      	beq.n	80067e4 <std+0x48>
 80067d6:	f103 0268 	add.w	r2, r3, #104	; 0x68
 80067da:	4294      	cmp	r4, r2
 80067dc:	d002      	beq.n	80067e4 <std+0x48>
 80067de:	33d0      	adds	r3, #208	; 0xd0
 80067e0:	429c      	cmp	r4, r3
 80067e2:	d105      	bne.n	80067f0 <std+0x54>
 80067e4:	f104 0058 	add.w	r0, r4, #88	; 0x58
 80067e8:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 80067ec:	f000 b98a 	b.w	8006b04 <__retarget_lock_init_recursive>
 80067f0:	bd10      	pop	{r4, pc}
 80067f2:	bf00      	nop
 80067f4:	08006985 	.word	0x08006985
 80067f8:	080069a7 	.word	0x080069a7
 80067fc:	080069df 	.word	0x080069df
 8006800:	08006a03 	.word	0x08006a03
 8006804:	20004418 	.word	0x20004418

08006808 <stdio_exit_handler>:
 8006808:	4a02      	ldr	r2, [pc, #8]	; (8006814 <stdio_exit_handler+0xc>)
 800680a:	4903      	ldr	r1, [pc, #12]	; (8006818 <stdio_exit_handler+0x10>)
 800680c:	4803      	ldr	r0, [pc, #12]	; (800681c <stdio_exit_handler+0x14>)
 800680e:	f000 b869 	b.w	80068e4 <_fwalk_sglue>
 8006812:	bf00      	nop
 8006814:	20000094 	.word	0x20000094
 8006818:	08008741 	.word	0x08008741
 800681c:	200000a0 	.word	0x200000a0

08006820 <cleanup_stdio>:
 8006820:	6841      	ldr	r1, [r0, #4]
 8006822:	4b0c      	ldr	r3, [pc, #48]	; (8006854 <cleanup_stdio+0x34>)
 8006824:	4299      	cmp	r1, r3
 8006826:	b510      	push	{r4, lr}
 8006828:	4604      	mov	r4, r0
 800682a:	d001      	beq.n	8006830 <cleanup_stdio+0x10>
 800682c:	f001 ff88 	bl	8008740 <_fflush_r>
 8006830:	68a1      	ldr	r1, [r4, #8]
 8006832:	4b09      	ldr	r3, [pc, #36]	; (8006858 <cleanup_stdio+0x38>)
 8006834:	4299      	cmp	r1, r3
 8006836:	d002      	beq.n	800683e <cleanup_stdio+0x1e>
 8006838:	4620      	mov	r0, r4
 800683a:	f001 ff81 	bl	8008740 <_fflush_r>
 800683e:	68e1      	ldr	r1, [r4, #12]
 8006840:	4b06      	ldr	r3, [pc, #24]	; (800685c <cleanup_stdio+0x3c>)
 8006842:	4299      	cmp	r1, r3
 8006844:	d004      	beq.n	8006850 <cleanup_stdio+0x30>
 8006846:	4620      	mov	r0, r4
 8006848:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 800684c:	f001 bf78 	b.w	8008740 <_fflush_r>
 8006850:	bd10      	pop	{r4, pc}
 8006852:	bf00      	nop
 8006854:	20004418 	.word	0x20004418
 8006858:	20004480 	.word	0x20004480
 800685c:	200044e8 	.word	0x200044e8

08006860 <global_stdio_init.part.0>:
 8006860:	b510      	push	{r4, lr}
 8006862:	4b0b      	ldr	r3, [pc, #44]	; (8006890 <global_stdio_init.part.0+0x30>)
 8006864:	4c0b      	ldr	r4, [pc, #44]	; (8006894 <global_stdio_init.part.0+0x34>)
 8006866:	4a0c      	ldr	r2, [pc, #48]	; (8006898 <global_stdio_init.part.0+0x38>)
 8006868:	601a      	str	r2, [r3, #0]
 800686a:	4620      	mov	r0, r4
 800686c:	2200      	movs	r2, #0
 800686e:	2104      	movs	r1, #4
 8006870:	f7ff ff94 	bl	800679c <std>
 8006874:	f104 0068 	add.w	r0, r4, #104	; 0x68
 8006878:	2201      	movs	r2, #1
 800687a:	2109      	movs	r1, #9
 800687c:	f7ff ff8e 	bl	800679c <std>
 8006880:	f104 00d0 	add.w	r0, r4, #208	; 0xd0
 8006884:	2202      	movs	r2, #2
 8006886:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 800688a:	2112      	movs	r1, #18
 800688c:	f7ff bf86 	b.w	800679c <std>
 8006890:	20004550 	.word	0x20004550
 8006894:	20004418 	.word	0x20004418
 8006898:	08006809 	.word	0x08006809

0800689c <__sfp_lock_acquire>:
 800689c:	4801      	ldr	r0, [pc, #4]	; (80068a4 <__sfp_lock_acquire+0x8>)
 800689e:	f000 b932 	b.w	8006b06 <__retarget_lock_acquire_recursive>
 80068a2:	bf00      	nop
 80068a4:	20004559 	.word	0x20004559

080068a8 <__sfp_lock_release>:
 80068a8:	4801      	ldr	r0, [pc, #4]	; (80068b0 <__sfp_lock_release+0x8>)
 80068aa:	f000 b92d 	b.w	8006b08 <__retarget_lock_release_recursive>
 80068ae:	bf00      	nop
 80068b0:	20004559 	.word	0x20004559

080068b4 <__sinit>:
 80068b4:	b510      	push	{r4, lr}
 80068b6:	4604      	mov	r4, r0
 80068b8:	f7ff fff0 	bl	800689c <__sfp_lock_acquire>
 80068bc:	6a23      	ldr	r3, [r4, #32]
 80068be:	b11b      	cbz	r3, 80068c8 <__sinit+0x14>
 80068c0:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 80068c4:	f7ff bff0 	b.w	80068a8 <__sfp_lock_release>
 80068c8:	4b04      	ldr	r3, [pc, #16]	; (80068dc <__sinit+0x28>)
 80068ca:	6223      	str	r3, [r4, #32]
 80068cc:	4b04      	ldr	r3, [pc, #16]	; (80068e0 <__sinit+0x2c>)
 80068ce:	681b      	ldr	r3, [r3, #0]
 80068d0:	2b00      	cmp	r3, #0
 80068d2:	d1f5      	bne.n	80068c0 <__sinit+0xc>
 80068d4:	f7ff ffc4 	bl	8006860 <global_stdio_init.part.0>
 80068d8:	e7f2      	b.n	80068c0 <__sinit+0xc>
 80068da:	bf00      	nop
 80068dc:	08006821 	.word	0x08006821
 80068e0:	20004550 	.word	0x20004550

080068e4 <_fwalk_sglue>:
 80068e4:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 80068e8:	4607      	mov	r7, r0
 80068ea:	4688      	mov	r8, r1
 80068ec:	4614      	mov	r4, r2
 80068ee:	2600      	movs	r6, #0
 80068f0:	e9d4 9501 	ldrd	r9, r5, [r4, #4]
 80068f4:	f1b9 0901 	subs.w	r9, r9, #1
 80068f8:	d505      	bpl.n	8006906 <_fwalk_sglue+0x22>
 80068fa:	6824      	ldr	r4, [r4, #0]
 80068fc:	2c00      	cmp	r4, #0
 80068fe:	d1f7      	bne.n	80068f0 <_fwalk_sglue+0xc>
 8006900:	4630      	mov	r0, r6
 8006902:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 8006906:	89ab      	ldrh	r3, [r5, #12]
 8006908:	2b01      	cmp	r3, #1
 800690a:	d907      	bls.n	800691c <_fwalk_sglue+0x38>
 800690c:	f9b5 300e 	ldrsh.w	r3, [r5, #14]
 8006910:	3301      	adds	r3, #1
 8006912:	d003      	beq.n	800691c <_fwalk_sglue+0x38>
 8006914:	4629      	mov	r1, r5
 8006916:	4638      	mov	r0, r7
 8006918:	47c0      	blx	r8
 800691a:	4306      	orrs	r6, r0
 800691c:	3568      	adds	r5, #104	; 0x68
 800691e:	e7e9      	b.n	80068f4 <_fwalk_sglue+0x10>

08006920 <iprintf>:
 8006920:	b40f      	push	{r0, r1, r2, r3}
 8006922:	b507      	push	{r0, r1, r2, lr}
 8006924:	4906      	ldr	r1, [pc, #24]	; (8006940 <iprintf+0x20>)
 8006926:	ab04      	add	r3, sp, #16
 8006928:	6808      	ldr	r0, [r1, #0]
 800692a:	f853 2b04 	ldr.w	r2, [r3], #4
 800692e:	6881      	ldr	r1, [r0, #8]
 8006930:	9301      	str	r3, [sp, #4]
 8006932:	f001 fd65 	bl	8008400 <_vfiprintf_r>
 8006936:	b003      	add	sp, #12
 8006938:	f85d eb04 	ldr.w	lr, [sp], #4
 800693c:	b004      	add	sp, #16
 800693e:	4770      	bx	lr
 8006940:	200000ec 	.word	0x200000ec

08006944 <siprintf>:
 8006944:	b40e      	push	{r1, r2, r3}
 8006946:	b500      	push	{lr}
 8006948:	b09c      	sub	sp, #112	; 0x70
 800694a:	ab1d      	add	r3, sp, #116	; 0x74
 800694c:	9002      	str	r0, [sp, #8]
 800694e:	9006      	str	r0, [sp, #24]
 8006950:	f06f 4100 	mvn.w	r1, #2147483648	; 0x80000000
 8006954:	4809      	ldr	r0, [pc, #36]	; (800697c <siprintf+0x38>)
 8006956:	9107      	str	r1, [sp, #28]
 8006958:	9104      	str	r1, [sp, #16]
 800695a:	4909      	ldr	r1, [pc, #36]	; (8006980 <siprintf+0x3c>)
 800695c:	f853 2b04 	ldr.w	r2, [r3], #4
 8006960:	9105      	str	r1, [sp, #20]
 8006962:	6800      	ldr	r0, [r0, #0]
 8006964:	9301      	str	r3, [sp, #4]
 8006966:	a902      	add	r1, sp, #8
 8006968:	f001 fc22 	bl	80081b0 <_svfiprintf_r>
 800696c:	9b02      	ldr	r3, [sp, #8]
 800696e:	2200      	movs	r2, #0
 8006970:	701a      	strb	r2, [r3, #0]
 8006972:	b01c      	add	sp, #112	; 0x70
 8006974:	f85d eb04 	ldr.w	lr, [sp], #4
 8006978:	b003      	add	sp, #12
 800697a:	4770      	bx	lr
 800697c:	200000ec 	.word	0x200000ec
 8006980:	ffff0208 	.word	0xffff0208

08006984 <__sread>:
 8006984:	b510      	push	{r4, lr}
 8006986:	460c      	mov	r4, r1
 8006988:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 800698c:	f000 f86c 	bl	8006a68 <_read_r>
 8006990:	2800      	cmp	r0, #0
 8006992:	bfab      	itete	ge
 8006994:	6d63      	ldrge	r3, [r4, #84]	; 0x54
 8006996:	89a3      	ldrhlt	r3, [r4, #12]
 8006998:	181b      	addge	r3, r3, r0
 800699a:	f423 5380 	biclt.w	r3, r3, #4096	; 0x1000
 800699e:	bfac      	ite	ge
 80069a0:	6563      	strge	r3, [r4, #84]	; 0x54
 80069a2:	81a3      	strhlt	r3, [r4, #12]
 80069a4:	bd10      	pop	{r4, pc}

080069a6 <__swrite>:
 80069a6:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 80069aa:	461f      	mov	r7, r3
 80069ac:	898b      	ldrh	r3, [r1, #12]
 80069ae:	05db      	lsls	r3, r3, #23
 80069b0:	4605      	mov	r5, r0
 80069b2:	460c      	mov	r4, r1
 80069b4:	4616      	mov	r6, r2
 80069b6:	d505      	bpl.n	80069c4 <__swrite+0x1e>
 80069b8:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 80069bc:	2302      	movs	r3, #2
 80069be:	2200      	movs	r2, #0
 80069c0:	f000 f840 	bl	8006a44 <_lseek_r>
 80069c4:	89a3      	ldrh	r3, [r4, #12]
 80069c6:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 80069ca:	f423 5380 	bic.w	r3, r3, #4096	; 0x1000
 80069ce:	81a3      	strh	r3, [r4, #12]
 80069d0:	4632      	mov	r2, r6
 80069d2:	463b      	mov	r3, r7
 80069d4:	4628      	mov	r0, r5
 80069d6:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 80069da:	f000 b857 	b.w	8006a8c <_write_r>

080069de <__sseek>:
 80069de:	b510      	push	{r4, lr}
 80069e0:	460c      	mov	r4, r1
 80069e2:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 80069e6:	f000 f82d 	bl	8006a44 <_lseek_r>
 80069ea:	1c43      	adds	r3, r0, #1
 80069ec:	89a3      	ldrh	r3, [r4, #12]
 80069ee:	bf15      	itete	ne
 80069f0:	6560      	strne	r0, [r4, #84]	; 0x54
 80069f2:	f423 5380 	biceq.w	r3, r3, #4096	; 0x1000
 80069f6:	f443 5380 	orrne.w	r3, r3, #4096	; 0x1000
 80069fa:	81a3      	strheq	r3, [r4, #12]
 80069fc:	bf18      	it	ne
 80069fe:	81a3      	strhne	r3, [r4, #12]
 8006a00:	bd10      	pop	{r4, pc}

08006a02 <__sclose>:
 8006a02:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8006a06:	f000 b80d 	b.w	8006a24 <_close_r>

08006a0a <memset>:
 8006a0a:	4402      	add	r2, r0
 8006a0c:	4603      	mov	r3, r0
 8006a0e:	4293      	cmp	r3, r2
 8006a10:	d100      	bne.n	8006a14 <memset+0xa>
 8006a12:	4770      	bx	lr
 8006a14:	f803 1b01 	strb.w	r1, [r3], #1
 8006a18:	e7f9      	b.n	8006a0e <memset+0x4>
	...

08006a1c <_localeconv_r>:
 8006a1c:	4800      	ldr	r0, [pc, #0]	; (8006a20 <_localeconv_r+0x4>)
 8006a1e:	4770      	bx	lr
 8006a20:	200001e0 	.word	0x200001e0

08006a24 <_close_r>:
 8006a24:	b538      	push	{r3, r4, r5, lr}
 8006a26:	4d06      	ldr	r5, [pc, #24]	; (8006a40 <_close_r+0x1c>)
 8006a28:	2300      	movs	r3, #0
 8006a2a:	4604      	mov	r4, r0
 8006a2c:	4608      	mov	r0, r1
 8006a2e:	602b      	str	r3, [r5, #0]
 8006a30:	f7fb ffef 	bl	8002a12 <_close>
 8006a34:	1c43      	adds	r3, r0, #1
 8006a36:	d102      	bne.n	8006a3e <_close_r+0x1a>
 8006a38:	682b      	ldr	r3, [r5, #0]
 8006a3a:	b103      	cbz	r3, 8006a3e <_close_r+0x1a>
 8006a3c:	6023      	str	r3, [r4, #0]
 8006a3e:	bd38      	pop	{r3, r4, r5, pc}
 8006a40:	20004554 	.word	0x20004554

08006a44 <_lseek_r>:
 8006a44:	b538      	push	{r3, r4, r5, lr}
 8006a46:	4d07      	ldr	r5, [pc, #28]	; (8006a64 <_lseek_r+0x20>)
 8006a48:	4604      	mov	r4, r0
 8006a4a:	4608      	mov	r0, r1
 8006a4c:	4611      	mov	r1, r2
 8006a4e:	2200      	movs	r2, #0
 8006a50:	602a      	str	r2, [r5, #0]
 8006a52:	461a      	mov	r2, r3
 8006a54:	f7fc f804 	bl	8002a60 <_lseek>
 8006a58:	1c43      	adds	r3, r0, #1
 8006a5a:	d102      	bne.n	8006a62 <_lseek_r+0x1e>
 8006a5c:	682b      	ldr	r3, [r5, #0]
 8006a5e:	b103      	cbz	r3, 8006a62 <_lseek_r+0x1e>
 8006a60:	6023      	str	r3, [r4, #0]
 8006a62:	bd38      	pop	{r3, r4, r5, pc}
 8006a64:	20004554 	.word	0x20004554

08006a68 <_read_r>:
 8006a68:	b538      	push	{r3, r4, r5, lr}
 8006a6a:	4d07      	ldr	r5, [pc, #28]	; (8006a88 <_read_r+0x20>)
 8006a6c:	4604      	mov	r4, r0
 8006a6e:	4608      	mov	r0, r1
 8006a70:	4611      	mov	r1, r2
 8006a72:	2200      	movs	r2, #0
 8006a74:	602a      	str	r2, [r5, #0]
 8006a76:	461a      	mov	r2, r3
 8006a78:	f7fb ff92 	bl	80029a0 <_read>
 8006a7c:	1c43      	adds	r3, r0, #1
 8006a7e:	d102      	bne.n	8006a86 <_read_r+0x1e>
 8006a80:	682b      	ldr	r3, [r5, #0]
 8006a82:	b103      	cbz	r3, 8006a86 <_read_r+0x1e>
 8006a84:	6023      	str	r3, [r4, #0]
 8006a86:	bd38      	pop	{r3, r4, r5, pc}
 8006a88:	20004554 	.word	0x20004554

08006a8c <_write_r>:
 8006a8c:	b538      	push	{r3, r4, r5, lr}
 8006a8e:	4d07      	ldr	r5, [pc, #28]	; (8006aac <_write_r+0x20>)
 8006a90:	4604      	mov	r4, r0
 8006a92:	4608      	mov	r0, r1
 8006a94:	4611      	mov	r1, r2
 8006a96:	2200      	movs	r2, #0
 8006a98:	602a      	str	r2, [r5, #0]
 8006a9a:	461a      	mov	r2, r3
 8006a9c:	f7fb ff9d 	bl	80029da <_write>
 8006aa0:	1c43      	adds	r3, r0, #1
 8006aa2:	d102      	bne.n	8006aaa <_write_r+0x1e>
 8006aa4:	682b      	ldr	r3, [r5, #0]
 8006aa6:	b103      	cbz	r3, 8006aaa <_write_r+0x1e>
 8006aa8:	6023      	str	r3, [r4, #0]
 8006aaa:	bd38      	pop	{r3, r4, r5, pc}
 8006aac:	20004554 	.word	0x20004554

08006ab0 <__errno>:
 8006ab0:	4b01      	ldr	r3, [pc, #4]	; (8006ab8 <__errno+0x8>)
 8006ab2:	6818      	ldr	r0, [r3, #0]
 8006ab4:	4770      	bx	lr
 8006ab6:	bf00      	nop
 8006ab8:	200000ec 	.word	0x200000ec

08006abc <__libc_init_array>:
 8006abc:	b570      	push	{r4, r5, r6, lr}
 8006abe:	4d0d      	ldr	r5, [pc, #52]	; (8006af4 <__libc_init_array+0x38>)
 8006ac0:	4c0d      	ldr	r4, [pc, #52]	; (8006af8 <__libc_init_array+0x3c>)
 8006ac2:	1b64      	subs	r4, r4, r5
 8006ac4:	10a4      	asrs	r4, r4, #2
 8006ac6:	2600      	movs	r6, #0
 8006ac8:	42a6      	cmp	r6, r4
 8006aca:	d109      	bne.n	8006ae0 <__libc_init_array+0x24>
 8006acc:	4d0b      	ldr	r5, [pc, #44]	; (8006afc <__libc_init_array+0x40>)
 8006ace:	4c0c      	ldr	r4, [pc, #48]	; (8006b00 <__libc_init_array+0x44>)
 8006ad0:	f002 f898 	bl	8008c04 <_init>
 8006ad4:	1b64      	subs	r4, r4, r5
 8006ad6:	10a4      	asrs	r4, r4, #2
 8006ad8:	2600      	movs	r6, #0
 8006ada:	42a6      	cmp	r6, r4
 8006adc:	d105      	bne.n	8006aea <__libc_init_array+0x2e>
 8006ade:	bd70      	pop	{r4, r5, r6, pc}
 8006ae0:	f855 3b04 	ldr.w	r3, [r5], #4
 8006ae4:	4798      	blx	r3
 8006ae6:	3601      	adds	r6, #1
 8006ae8:	e7ee      	b.n	8006ac8 <__libc_init_array+0xc>
 8006aea:	f855 3b04 	ldr.w	r3, [r5], #4
 8006aee:	4798      	blx	r3
 8006af0:	3601      	adds	r6, #1
 8006af2:	e7f2      	b.n	8006ada <__libc_init_array+0x1e>
 8006af4:	0800ac54 	.word	0x0800ac54
 8006af8:	0800ac54 	.word	0x0800ac54
 8006afc:	0800ac54 	.word	0x0800ac54
 8006b00:	0800ac58 	.word	0x0800ac58

08006b04 <__retarget_lock_init_recursive>:
 8006b04:	4770      	bx	lr

08006b06 <__retarget_lock_acquire_recursive>:
 8006b06:	4770      	bx	lr

08006b08 <__retarget_lock_release_recursive>:
 8006b08:	4770      	bx	lr

08006b0a <quorem>:
 8006b0a:	e92d 4ff7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8006b0e:	6903      	ldr	r3, [r0, #16]
 8006b10:	690c      	ldr	r4, [r1, #16]
 8006b12:	42a3      	cmp	r3, r4
 8006b14:	4607      	mov	r7, r0
 8006b16:	db7e      	blt.n	8006c16 <quorem+0x10c>
 8006b18:	3c01      	subs	r4, #1
 8006b1a:	f101 0814 	add.w	r8, r1, #20
 8006b1e:	f100 0514 	add.w	r5, r0, #20
 8006b22:	eb05 0384 	add.w	r3, r5, r4, lsl #2
 8006b26:	9301      	str	r3, [sp, #4]
 8006b28:	f858 3024 	ldr.w	r3, [r8, r4, lsl #2]
 8006b2c:	f855 2024 	ldr.w	r2, [r5, r4, lsl #2]
 8006b30:	3301      	adds	r3, #1
 8006b32:	429a      	cmp	r2, r3
 8006b34:	ea4f 0b84 	mov.w	fp, r4, lsl #2
 8006b38:	eb08 0984 	add.w	r9, r8, r4, lsl #2
 8006b3c:	fbb2 f6f3 	udiv	r6, r2, r3
 8006b40:	d331      	bcc.n	8006ba6 <quorem+0x9c>
 8006b42:	f04f 0e00 	mov.w	lr, #0
 8006b46:	4640      	mov	r0, r8
 8006b48:	46ac      	mov	ip, r5
 8006b4a:	46f2      	mov	sl, lr
 8006b4c:	f850 2b04 	ldr.w	r2, [r0], #4
 8006b50:	b293      	uxth	r3, r2
 8006b52:	fb06 e303 	mla	r3, r6, r3, lr
 8006b56:	ea4f 4e12 	mov.w	lr, r2, lsr #16
 8006b5a:	0c1a      	lsrs	r2, r3, #16
 8006b5c:	b29b      	uxth	r3, r3
 8006b5e:	ebaa 0303 	sub.w	r3, sl, r3
 8006b62:	f8dc a000 	ldr.w	sl, [ip]
 8006b66:	fa13 f38a 	uxtah	r3, r3, sl
 8006b6a:	fb06 220e 	mla	r2, r6, lr, r2
 8006b6e:	9300      	str	r3, [sp, #0]
 8006b70:	9b00      	ldr	r3, [sp, #0]
 8006b72:	ea4f 4e12 	mov.w	lr, r2, lsr #16
 8006b76:	b292      	uxth	r2, r2
 8006b78:	ebc2 421a 	rsb	r2, r2, sl, lsr #16
 8006b7c:	eb02 4223 	add.w	r2, r2, r3, asr #16
 8006b80:	f8bd 3000 	ldrh.w	r3, [sp]
 8006b84:	4581      	cmp	r9, r0
 8006b86:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 8006b8a:	f84c 3b04 	str.w	r3, [ip], #4
 8006b8e:	ea4f 4a22 	mov.w	sl, r2, asr #16
 8006b92:	d2db      	bcs.n	8006b4c <quorem+0x42>
 8006b94:	f855 300b 	ldr.w	r3, [r5, fp]
 8006b98:	b92b      	cbnz	r3, 8006ba6 <quorem+0x9c>
 8006b9a:	9b01      	ldr	r3, [sp, #4]
 8006b9c:	3b04      	subs	r3, #4
 8006b9e:	429d      	cmp	r5, r3
 8006ba0:	461a      	mov	r2, r3
 8006ba2:	d32c      	bcc.n	8006bfe <quorem+0xf4>
 8006ba4:	613c      	str	r4, [r7, #16]
 8006ba6:	4638      	mov	r0, r7
 8006ba8:	f001 f9a8 	bl	8007efc <__mcmp>
 8006bac:	2800      	cmp	r0, #0
 8006bae:	db22      	blt.n	8006bf6 <quorem+0xec>
 8006bb0:	3601      	adds	r6, #1
 8006bb2:	4629      	mov	r1, r5
 8006bb4:	2000      	movs	r0, #0
 8006bb6:	f858 2b04 	ldr.w	r2, [r8], #4
 8006bba:	f8d1 c000 	ldr.w	ip, [r1]
 8006bbe:	b293      	uxth	r3, r2
 8006bc0:	1ac3      	subs	r3, r0, r3
 8006bc2:	0c12      	lsrs	r2, r2, #16
 8006bc4:	fa13 f38c 	uxtah	r3, r3, ip
 8006bc8:	ebc2 421c 	rsb	r2, r2, ip, lsr #16
 8006bcc:	eb02 4223 	add.w	r2, r2, r3, asr #16
 8006bd0:	b29b      	uxth	r3, r3
 8006bd2:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 8006bd6:	45c1      	cmp	r9, r8
 8006bd8:	f841 3b04 	str.w	r3, [r1], #4
 8006bdc:	ea4f 4022 	mov.w	r0, r2, asr #16
 8006be0:	d2e9      	bcs.n	8006bb6 <quorem+0xac>
 8006be2:	f855 2024 	ldr.w	r2, [r5, r4, lsl #2]
 8006be6:	eb05 0384 	add.w	r3, r5, r4, lsl #2
 8006bea:	b922      	cbnz	r2, 8006bf6 <quorem+0xec>
 8006bec:	3b04      	subs	r3, #4
 8006bee:	429d      	cmp	r5, r3
 8006bf0:	461a      	mov	r2, r3
 8006bf2:	d30a      	bcc.n	8006c0a <quorem+0x100>
 8006bf4:	613c      	str	r4, [r7, #16]
 8006bf6:	4630      	mov	r0, r6
 8006bf8:	b003      	add	sp, #12
 8006bfa:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8006bfe:	6812      	ldr	r2, [r2, #0]
 8006c00:	3b04      	subs	r3, #4
 8006c02:	2a00      	cmp	r2, #0
 8006c04:	d1ce      	bne.n	8006ba4 <quorem+0x9a>
 8006c06:	3c01      	subs	r4, #1
 8006c08:	e7c9      	b.n	8006b9e <quorem+0x94>
 8006c0a:	6812      	ldr	r2, [r2, #0]
 8006c0c:	3b04      	subs	r3, #4
 8006c0e:	2a00      	cmp	r2, #0
 8006c10:	d1f0      	bne.n	8006bf4 <quorem+0xea>
 8006c12:	3c01      	subs	r4, #1
 8006c14:	e7eb      	b.n	8006bee <quorem+0xe4>
 8006c16:	2000      	movs	r0, #0
 8006c18:	e7ee      	b.n	8006bf8 <quorem+0xee>
 8006c1a:	0000      	movs	r0, r0
 8006c1c:	0000      	movs	r0, r0
	...

08006c20 <_dtoa_r>:
 8006c20:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8006c24:	ed2d 8b04 	vpush	{d8-d9}
 8006c28:	69c5      	ldr	r5, [r0, #28]
 8006c2a:	b093      	sub	sp, #76	; 0x4c
 8006c2c:	ed8d 0b02 	vstr	d0, [sp, #8]
 8006c30:	ec57 6b10 	vmov	r6, r7, d0
 8006c34:	f8dd 8080 	ldr.w	r8, [sp, #128]	; 0x80
 8006c38:	9107      	str	r1, [sp, #28]
 8006c3a:	4604      	mov	r4, r0
 8006c3c:	920a      	str	r2, [sp, #40]	; 0x28
 8006c3e:	930d      	str	r3, [sp, #52]	; 0x34
 8006c40:	b975      	cbnz	r5, 8006c60 <_dtoa_r+0x40>
 8006c42:	2010      	movs	r0, #16
 8006c44:	f000 fe2a 	bl	800789c <malloc>
 8006c48:	4602      	mov	r2, r0
 8006c4a:	61e0      	str	r0, [r4, #28]
 8006c4c:	b920      	cbnz	r0, 8006c58 <_dtoa_r+0x38>
 8006c4e:	4bae      	ldr	r3, [pc, #696]	; (8006f08 <_dtoa_r+0x2e8>)
 8006c50:	21ef      	movs	r1, #239	; 0xef
 8006c52:	48ae      	ldr	r0, [pc, #696]	; (8006f0c <_dtoa_r+0x2ec>)
 8006c54:	f001 fe6a 	bl	800892c <__assert_func>
 8006c58:	e9c0 5501 	strd	r5, r5, [r0, #4]
 8006c5c:	6005      	str	r5, [r0, #0]
 8006c5e:	60c5      	str	r5, [r0, #12]
 8006c60:	69e3      	ldr	r3, [r4, #28]
 8006c62:	6819      	ldr	r1, [r3, #0]
 8006c64:	b151      	cbz	r1, 8006c7c <_dtoa_r+0x5c>
 8006c66:	685a      	ldr	r2, [r3, #4]
 8006c68:	604a      	str	r2, [r1, #4]
 8006c6a:	2301      	movs	r3, #1
 8006c6c:	4093      	lsls	r3, r2
 8006c6e:	608b      	str	r3, [r1, #8]
 8006c70:	4620      	mov	r0, r4
 8006c72:	f000 ff07 	bl	8007a84 <_Bfree>
 8006c76:	69e3      	ldr	r3, [r4, #28]
 8006c78:	2200      	movs	r2, #0
 8006c7a:	601a      	str	r2, [r3, #0]
 8006c7c:	1e3b      	subs	r3, r7, #0
 8006c7e:	bfbb      	ittet	lt
 8006c80:	f023 4300 	biclt.w	r3, r3, #2147483648	; 0x80000000
 8006c84:	9303      	strlt	r3, [sp, #12]
 8006c86:	2300      	movge	r3, #0
 8006c88:	2201      	movlt	r2, #1
 8006c8a:	bfac      	ite	ge
 8006c8c:	f8c8 3000 	strge.w	r3, [r8]
 8006c90:	f8c8 2000 	strlt.w	r2, [r8]
 8006c94:	4b9e      	ldr	r3, [pc, #632]	; (8006f10 <_dtoa_r+0x2f0>)
 8006c96:	f8dd 800c 	ldr.w	r8, [sp, #12]
 8006c9a:	ea33 0308 	bics.w	r3, r3, r8
 8006c9e:	d11b      	bne.n	8006cd8 <_dtoa_r+0xb8>
 8006ca0:	9a0d      	ldr	r2, [sp, #52]	; 0x34
 8006ca2:	f242 730f 	movw	r3, #9999	; 0x270f
 8006ca6:	6013      	str	r3, [r2, #0]
 8006ca8:	f3c8 0313 	ubfx	r3, r8, #0, #20
 8006cac:	4333      	orrs	r3, r6
 8006cae:	f000 8593 	beq.w	80077d8 <_dtoa_r+0xbb8>
 8006cb2:	9b21      	ldr	r3, [sp, #132]	; 0x84
 8006cb4:	b963      	cbnz	r3, 8006cd0 <_dtoa_r+0xb0>
 8006cb6:	4b97      	ldr	r3, [pc, #604]	; (8006f14 <_dtoa_r+0x2f4>)
 8006cb8:	e027      	b.n	8006d0a <_dtoa_r+0xea>
 8006cba:	4b97      	ldr	r3, [pc, #604]	; (8006f18 <_dtoa_r+0x2f8>)
 8006cbc:	9300      	str	r3, [sp, #0]
 8006cbe:	3308      	adds	r3, #8
 8006cc0:	9a21      	ldr	r2, [sp, #132]	; 0x84
 8006cc2:	6013      	str	r3, [r2, #0]
 8006cc4:	9800      	ldr	r0, [sp, #0]
 8006cc6:	b013      	add	sp, #76	; 0x4c
 8006cc8:	ecbd 8b04 	vpop	{d8-d9}
 8006ccc:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8006cd0:	4b90      	ldr	r3, [pc, #576]	; (8006f14 <_dtoa_r+0x2f4>)
 8006cd2:	9300      	str	r3, [sp, #0]
 8006cd4:	3303      	adds	r3, #3
 8006cd6:	e7f3      	b.n	8006cc0 <_dtoa_r+0xa0>
 8006cd8:	ed9d 7b02 	vldr	d7, [sp, #8]
 8006cdc:	2200      	movs	r2, #0
 8006cde:	ec51 0b17 	vmov	r0, r1, d7
 8006ce2:	eeb0 8a47 	vmov.f32	s16, s14
 8006ce6:	eef0 8a67 	vmov.f32	s17, s15
 8006cea:	2300      	movs	r3, #0
 8006cec:	f7f9 ff0c 	bl	8000b08 <__aeabi_dcmpeq>
 8006cf0:	4681      	mov	r9, r0
 8006cf2:	b160      	cbz	r0, 8006d0e <_dtoa_r+0xee>
 8006cf4:	9a0d      	ldr	r2, [sp, #52]	; 0x34
 8006cf6:	2301      	movs	r3, #1
 8006cf8:	6013      	str	r3, [r2, #0]
 8006cfa:	9b21      	ldr	r3, [sp, #132]	; 0x84
 8006cfc:	2b00      	cmp	r3, #0
 8006cfe:	f000 8568 	beq.w	80077d2 <_dtoa_r+0xbb2>
 8006d02:	4b86      	ldr	r3, [pc, #536]	; (8006f1c <_dtoa_r+0x2fc>)
 8006d04:	9a21      	ldr	r2, [sp, #132]	; 0x84
 8006d06:	6013      	str	r3, [r2, #0]
 8006d08:	3b01      	subs	r3, #1
 8006d0a:	9300      	str	r3, [sp, #0]
 8006d0c:	e7da      	b.n	8006cc4 <_dtoa_r+0xa4>
 8006d0e:	aa10      	add	r2, sp, #64	; 0x40
 8006d10:	a911      	add	r1, sp, #68	; 0x44
 8006d12:	4620      	mov	r0, r4
 8006d14:	eeb0 0a48 	vmov.f32	s0, s16
 8006d18:	eef0 0a68 	vmov.f32	s1, s17
 8006d1c:	f001 f994 	bl	8008048 <__d2b>
 8006d20:	f3c8 550a 	ubfx	r5, r8, #20, #11
 8006d24:	4682      	mov	sl, r0
 8006d26:	2d00      	cmp	r5, #0
 8006d28:	d07f      	beq.n	8006e2a <_dtoa_r+0x20a>
 8006d2a:	ee18 3a90 	vmov	r3, s17
 8006d2e:	f3c3 0313 	ubfx	r3, r3, #0, #20
 8006d32:	f043 537f 	orr.w	r3, r3, #1069547520	; 0x3fc00000
 8006d36:	ec51 0b18 	vmov	r0, r1, d8
 8006d3a:	f443 1340 	orr.w	r3, r3, #3145728	; 0x300000
 8006d3e:	f2a5 35ff 	subw	r5, r5, #1023	; 0x3ff
 8006d42:	f8cd 9038 	str.w	r9, [sp, #56]	; 0x38
 8006d46:	4619      	mov	r1, r3
 8006d48:	2200      	movs	r2, #0
 8006d4a:	4b75      	ldr	r3, [pc, #468]	; (8006f20 <_dtoa_r+0x300>)
 8006d4c:	f7f9 fabc 	bl	80002c8 <__aeabi_dsub>
 8006d50:	a367      	add	r3, pc, #412	; (adr r3, 8006ef0 <_dtoa_r+0x2d0>)
 8006d52:	e9d3 2300 	ldrd	r2, r3, [r3]
 8006d56:	f7f9 fc6f 	bl	8000638 <__aeabi_dmul>
 8006d5a:	a367      	add	r3, pc, #412	; (adr r3, 8006ef8 <_dtoa_r+0x2d8>)
 8006d5c:	e9d3 2300 	ldrd	r2, r3, [r3]
 8006d60:	f7f9 fab4 	bl	80002cc <__adddf3>
 8006d64:	4606      	mov	r6, r0
 8006d66:	4628      	mov	r0, r5
 8006d68:	460f      	mov	r7, r1
 8006d6a:	f7f9 fbfb 	bl	8000564 <__aeabi_i2d>
 8006d6e:	a364      	add	r3, pc, #400	; (adr r3, 8006f00 <_dtoa_r+0x2e0>)
 8006d70:	e9d3 2300 	ldrd	r2, r3, [r3]
 8006d74:	f7f9 fc60 	bl	8000638 <__aeabi_dmul>
 8006d78:	4602      	mov	r2, r0
 8006d7a:	460b      	mov	r3, r1
 8006d7c:	4630      	mov	r0, r6
 8006d7e:	4639      	mov	r1, r7
 8006d80:	f7f9 faa4 	bl	80002cc <__adddf3>
 8006d84:	4606      	mov	r6, r0
 8006d86:	460f      	mov	r7, r1
 8006d88:	f7f9 ff06 	bl	8000b98 <__aeabi_d2iz>
 8006d8c:	2200      	movs	r2, #0
 8006d8e:	4683      	mov	fp, r0
 8006d90:	2300      	movs	r3, #0
 8006d92:	4630      	mov	r0, r6
 8006d94:	4639      	mov	r1, r7
 8006d96:	f7f9 fec1 	bl	8000b1c <__aeabi_dcmplt>
 8006d9a:	b148      	cbz	r0, 8006db0 <_dtoa_r+0x190>
 8006d9c:	4658      	mov	r0, fp
 8006d9e:	f7f9 fbe1 	bl	8000564 <__aeabi_i2d>
 8006da2:	4632      	mov	r2, r6
 8006da4:	463b      	mov	r3, r7
 8006da6:	f7f9 feaf 	bl	8000b08 <__aeabi_dcmpeq>
 8006daa:	b908      	cbnz	r0, 8006db0 <_dtoa_r+0x190>
 8006dac:	f10b 3bff 	add.w	fp, fp, #4294967295
 8006db0:	f1bb 0f16 	cmp.w	fp, #22
 8006db4:	d857      	bhi.n	8006e66 <_dtoa_r+0x246>
 8006db6:	4b5b      	ldr	r3, [pc, #364]	; (8006f24 <_dtoa_r+0x304>)
 8006db8:	eb03 03cb 	add.w	r3, r3, fp, lsl #3
 8006dbc:	e9d3 2300 	ldrd	r2, r3, [r3]
 8006dc0:	ec51 0b18 	vmov	r0, r1, d8
 8006dc4:	f7f9 feaa 	bl	8000b1c <__aeabi_dcmplt>
 8006dc8:	2800      	cmp	r0, #0
 8006dca:	d04e      	beq.n	8006e6a <_dtoa_r+0x24a>
 8006dcc:	f10b 3bff 	add.w	fp, fp, #4294967295
 8006dd0:	2300      	movs	r3, #0
 8006dd2:	930c      	str	r3, [sp, #48]	; 0x30
 8006dd4:	9b10      	ldr	r3, [sp, #64]	; 0x40
 8006dd6:	1b5b      	subs	r3, r3, r5
 8006dd8:	1e5a      	subs	r2, r3, #1
 8006dda:	bf45      	ittet	mi
 8006ddc:	f1c3 0301 	rsbmi	r3, r3, #1
 8006de0:	9305      	strmi	r3, [sp, #20]
 8006de2:	2300      	movpl	r3, #0
 8006de4:	2300      	movmi	r3, #0
 8006de6:	9206      	str	r2, [sp, #24]
 8006de8:	bf54      	ite	pl
 8006dea:	9305      	strpl	r3, [sp, #20]
 8006dec:	9306      	strmi	r3, [sp, #24]
 8006dee:	f1bb 0f00 	cmp.w	fp, #0
 8006df2:	db3c      	blt.n	8006e6e <_dtoa_r+0x24e>
 8006df4:	9b06      	ldr	r3, [sp, #24]
 8006df6:	f8cd b02c 	str.w	fp, [sp, #44]	; 0x2c
 8006dfa:	445b      	add	r3, fp
 8006dfc:	9306      	str	r3, [sp, #24]
 8006dfe:	2300      	movs	r3, #0
 8006e00:	9308      	str	r3, [sp, #32]
 8006e02:	9b07      	ldr	r3, [sp, #28]
 8006e04:	2b09      	cmp	r3, #9
 8006e06:	d868      	bhi.n	8006eda <_dtoa_r+0x2ba>
 8006e08:	2b05      	cmp	r3, #5
 8006e0a:	bfc4      	itt	gt
 8006e0c:	3b04      	subgt	r3, #4
 8006e0e:	9307      	strgt	r3, [sp, #28]
 8006e10:	9b07      	ldr	r3, [sp, #28]
 8006e12:	f1a3 0302 	sub.w	r3, r3, #2
 8006e16:	bfcc      	ite	gt
 8006e18:	2500      	movgt	r5, #0
 8006e1a:	2501      	movle	r5, #1
 8006e1c:	2b03      	cmp	r3, #3
 8006e1e:	f200 8085 	bhi.w	8006f2c <_dtoa_r+0x30c>
 8006e22:	e8df f003 	tbb	[pc, r3]
 8006e26:	3b2e      	.short	0x3b2e
 8006e28:	5839      	.short	0x5839
 8006e2a:	e9dd 5310 	ldrd	r5, r3, [sp, #64]	; 0x40
 8006e2e:	441d      	add	r5, r3
 8006e30:	f205 4332 	addw	r3, r5, #1074	; 0x432
 8006e34:	2b20      	cmp	r3, #32
 8006e36:	bfc1      	itttt	gt
 8006e38:	f1c3 0340 	rsbgt	r3, r3, #64	; 0x40
 8006e3c:	fa08 f803 	lslgt.w	r8, r8, r3
 8006e40:	f205 4312 	addwgt	r3, r5, #1042	; 0x412
 8006e44:	fa26 f303 	lsrgt.w	r3, r6, r3
 8006e48:	bfd6      	itet	le
 8006e4a:	f1c3 0320 	rsble	r3, r3, #32
 8006e4e:	ea48 0003 	orrgt.w	r0, r8, r3
 8006e52:	fa06 f003 	lslle.w	r0, r6, r3
 8006e56:	f7f9 fb75 	bl	8000544 <__aeabi_ui2d>
 8006e5a:	2201      	movs	r2, #1
 8006e5c:	f1a1 73f8 	sub.w	r3, r1, #32505856	; 0x1f00000
 8006e60:	3d01      	subs	r5, #1
 8006e62:	920e      	str	r2, [sp, #56]	; 0x38
 8006e64:	e76f      	b.n	8006d46 <_dtoa_r+0x126>
 8006e66:	2301      	movs	r3, #1
 8006e68:	e7b3      	b.n	8006dd2 <_dtoa_r+0x1b2>
 8006e6a:	900c      	str	r0, [sp, #48]	; 0x30
 8006e6c:	e7b2      	b.n	8006dd4 <_dtoa_r+0x1b4>
 8006e6e:	9b05      	ldr	r3, [sp, #20]
 8006e70:	eba3 030b 	sub.w	r3, r3, fp
 8006e74:	9305      	str	r3, [sp, #20]
 8006e76:	f1cb 0300 	rsb	r3, fp, #0
 8006e7a:	9308      	str	r3, [sp, #32]
 8006e7c:	2300      	movs	r3, #0
 8006e7e:	930b      	str	r3, [sp, #44]	; 0x2c
 8006e80:	e7bf      	b.n	8006e02 <_dtoa_r+0x1e2>
 8006e82:	2300      	movs	r3, #0
 8006e84:	9309      	str	r3, [sp, #36]	; 0x24
 8006e86:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 8006e88:	2b00      	cmp	r3, #0
 8006e8a:	dc52      	bgt.n	8006f32 <_dtoa_r+0x312>
 8006e8c:	2301      	movs	r3, #1
 8006e8e:	9301      	str	r3, [sp, #4]
 8006e90:	9304      	str	r3, [sp, #16]
 8006e92:	461a      	mov	r2, r3
 8006e94:	920a      	str	r2, [sp, #40]	; 0x28
 8006e96:	e00b      	b.n	8006eb0 <_dtoa_r+0x290>
 8006e98:	2301      	movs	r3, #1
 8006e9a:	e7f3      	b.n	8006e84 <_dtoa_r+0x264>
 8006e9c:	2300      	movs	r3, #0
 8006e9e:	9309      	str	r3, [sp, #36]	; 0x24
 8006ea0:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 8006ea2:	445b      	add	r3, fp
 8006ea4:	9301      	str	r3, [sp, #4]
 8006ea6:	3301      	adds	r3, #1
 8006ea8:	2b01      	cmp	r3, #1
 8006eaa:	9304      	str	r3, [sp, #16]
 8006eac:	bfb8      	it	lt
 8006eae:	2301      	movlt	r3, #1
 8006eb0:	69e0      	ldr	r0, [r4, #28]
 8006eb2:	2100      	movs	r1, #0
 8006eb4:	2204      	movs	r2, #4
 8006eb6:	f102 0614 	add.w	r6, r2, #20
 8006eba:	429e      	cmp	r6, r3
 8006ebc:	d93d      	bls.n	8006f3a <_dtoa_r+0x31a>
 8006ebe:	6041      	str	r1, [r0, #4]
 8006ec0:	4620      	mov	r0, r4
 8006ec2:	f000 fd9f 	bl	8007a04 <_Balloc>
 8006ec6:	9000      	str	r0, [sp, #0]
 8006ec8:	2800      	cmp	r0, #0
 8006eca:	d139      	bne.n	8006f40 <_dtoa_r+0x320>
 8006ecc:	4b16      	ldr	r3, [pc, #88]	; (8006f28 <_dtoa_r+0x308>)
 8006ece:	4602      	mov	r2, r0
 8006ed0:	f240 11af 	movw	r1, #431	; 0x1af
 8006ed4:	e6bd      	b.n	8006c52 <_dtoa_r+0x32>
 8006ed6:	2301      	movs	r3, #1
 8006ed8:	e7e1      	b.n	8006e9e <_dtoa_r+0x27e>
 8006eda:	2501      	movs	r5, #1
 8006edc:	2300      	movs	r3, #0
 8006ede:	9307      	str	r3, [sp, #28]
 8006ee0:	9509      	str	r5, [sp, #36]	; 0x24
 8006ee2:	f04f 33ff 	mov.w	r3, #4294967295
 8006ee6:	9301      	str	r3, [sp, #4]
 8006ee8:	9304      	str	r3, [sp, #16]
 8006eea:	2200      	movs	r2, #0
 8006eec:	2312      	movs	r3, #18
 8006eee:	e7d1      	b.n	8006e94 <_dtoa_r+0x274>
 8006ef0:	636f4361 	.word	0x636f4361
 8006ef4:	3fd287a7 	.word	0x3fd287a7
 8006ef8:	8b60c8b3 	.word	0x8b60c8b3
 8006efc:	3fc68a28 	.word	0x3fc68a28
 8006f00:	509f79fb 	.word	0x509f79fb
 8006f04:	3fd34413 	.word	0x3fd34413
 8006f08:	0800a919 	.word	0x0800a919
 8006f0c:	0800a930 	.word	0x0800a930
 8006f10:	7ff00000 	.word	0x7ff00000
 8006f14:	0800a915 	.word	0x0800a915
 8006f18:	0800a90c 	.word	0x0800a90c
 8006f1c:	0800a8e9 	.word	0x0800a8e9
 8006f20:	3ff80000 	.word	0x3ff80000
 8006f24:	0800aa20 	.word	0x0800aa20
 8006f28:	0800a988 	.word	0x0800a988
 8006f2c:	2301      	movs	r3, #1
 8006f2e:	9309      	str	r3, [sp, #36]	; 0x24
 8006f30:	e7d7      	b.n	8006ee2 <_dtoa_r+0x2c2>
 8006f32:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 8006f34:	9301      	str	r3, [sp, #4]
 8006f36:	9304      	str	r3, [sp, #16]
 8006f38:	e7ba      	b.n	8006eb0 <_dtoa_r+0x290>
 8006f3a:	3101      	adds	r1, #1
 8006f3c:	0052      	lsls	r2, r2, #1
 8006f3e:	e7ba      	b.n	8006eb6 <_dtoa_r+0x296>
 8006f40:	69e3      	ldr	r3, [r4, #28]
 8006f42:	9a00      	ldr	r2, [sp, #0]
 8006f44:	601a      	str	r2, [r3, #0]
 8006f46:	9b04      	ldr	r3, [sp, #16]
 8006f48:	2b0e      	cmp	r3, #14
 8006f4a:	f200 80a8 	bhi.w	800709e <_dtoa_r+0x47e>
 8006f4e:	2d00      	cmp	r5, #0
 8006f50:	f000 80a5 	beq.w	800709e <_dtoa_r+0x47e>
 8006f54:	f1bb 0f00 	cmp.w	fp, #0
 8006f58:	dd38      	ble.n	8006fcc <_dtoa_r+0x3ac>
 8006f5a:	4bc0      	ldr	r3, [pc, #768]	; (800725c <_dtoa_r+0x63c>)
 8006f5c:	f00b 020f 	and.w	r2, fp, #15
 8006f60:	eb03 03c2 	add.w	r3, r3, r2, lsl #3
 8006f64:	f41b 7f80 	tst.w	fp, #256	; 0x100
 8006f68:	e9d3 6700 	ldrd	r6, r7, [r3]
 8006f6c:	ea4f 182b 	mov.w	r8, fp, asr #4
 8006f70:	d019      	beq.n	8006fa6 <_dtoa_r+0x386>
 8006f72:	4bbb      	ldr	r3, [pc, #748]	; (8007260 <_dtoa_r+0x640>)
 8006f74:	ec51 0b18 	vmov	r0, r1, d8
 8006f78:	e9d3 2308 	ldrd	r2, r3, [r3, #32]
 8006f7c:	f7f9 fc86 	bl	800088c <__aeabi_ddiv>
 8006f80:	e9cd 0102 	strd	r0, r1, [sp, #8]
 8006f84:	f008 080f 	and.w	r8, r8, #15
 8006f88:	2503      	movs	r5, #3
 8006f8a:	f8df 92d4 	ldr.w	r9, [pc, #724]	; 8007260 <_dtoa_r+0x640>
 8006f8e:	f1b8 0f00 	cmp.w	r8, #0
 8006f92:	d10a      	bne.n	8006faa <_dtoa_r+0x38a>
 8006f94:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 8006f98:	4632      	mov	r2, r6
 8006f9a:	463b      	mov	r3, r7
 8006f9c:	f7f9 fc76 	bl	800088c <__aeabi_ddiv>
 8006fa0:	e9cd 0102 	strd	r0, r1, [sp, #8]
 8006fa4:	e02b      	b.n	8006ffe <_dtoa_r+0x3de>
 8006fa6:	2502      	movs	r5, #2
 8006fa8:	e7ef      	b.n	8006f8a <_dtoa_r+0x36a>
 8006faa:	f018 0f01 	tst.w	r8, #1
 8006fae:	d008      	beq.n	8006fc2 <_dtoa_r+0x3a2>
 8006fb0:	4630      	mov	r0, r6
 8006fb2:	4639      	mov	r1, r7
 8006fb4:	e9d9 2300 	ldrd	r2, r3, [r9]
 8006fb8:	f7f9 fb3e 	bl	8000638 <__aeabi_dmul>
 8006fbc:	3501      	adds	r5, #1
 8006fbe:	4606      	mov	r6, r0
 8006fc0:	460f      	mov	r7, r1
 8006fc2:	ea4f 0868 	mov.w	r8, r8, asr #1
 8006fc6:	f109 0908 	add.w	r9, r9, #8
 8006fca:	e7e0      	b.n	8006f8e <_dtoa_r+0x36e>
 8006fcc:	f000 809f 	beq.w	800710e <_dtoa_r+0x4ee>
 8006fd0:	f1cb 0600 	rsb	r6, fp, #0
 8006fd4:	4ba1      	ldr	r3, [pc, #644]	; (800725c <_dtoa_r+0x63c>)
 8006fd6:	4fa2      	ldr	r7, [pc, #648]	; (8007260 <_dtoa_r+0x640>)
 8006fd8:	f006 020f 	and.w	r2, r6, #15
 8006fdc:	eb03 03c2 	add.w	r3, r3, r2, lsl #3
 8006fe0:	e9d3 2300 	ldrd	r2, r3, [r3]
 8006fe4:	ec51 0b18 	vmov	r0, r1, d8
 8006fe8:	f7f9 fb26 	bl	8000638 <__aeabi_dmul>
 8006fec:	e9cd 0102 	strd	r0, r1, [sp, #8]
 8006ff0:	1136      	asrs	r6, r6, #4
 8006ff2:	2300      	movs	r3, #0
 8006ff4:	2502      	movs	r5, #2
 8006ff6:	2e00      	cmp	r6, #0
 8006ff8:	d17e      	bne.n	80070f8 <_dtoa_r+0x4d8>
 8006ffa:	2b00      	cmp	r3, #0
 8006ffc:	d1d0      	bne.n	8006fa0 <_dtoa_r+0x380>
 8006ffe:	9b0c      	ldr	r3, [sp, #48]	; 0x30
 8007000:	e9dd 8902 	ldrd	r8, r9, [sp, #8]
 8007004:	2b00      	cmp	r3, #0
 8007006:	f000 8084 	beq.w	8007112 <_dtoa_r+0x4f2>
 800700a:	4b96      	ldr	r3, [pc, #600]	; (8007264 <_dtoa_r+0x644>)
 800700c:	2200      	movs	r2, #0
 800700e:	4640      	mov	r0, r8
 8007010:	4649      	mov	r1, r9
 8007012:	f7f9 fd83 	bl	8000b1c <__aeabi_dcmplt>
 8007016:	2800      	cmp	r0, #0
 8007018:	d07b      	beq.n	8007112 <_dtoa_r+0x4f2>
 800701a:	9b04      	ldr	r3, [sp, #16]
 800701c:	2b00      	cmp	r3, #0
 800701e:	d078      	beq.n	8007112 <_dtoa_r+0x4f2>
 8007020:	9b01      	ldr	r3, [sp, #4]
 8007022:	2b00      	cmp	r3, #0
 8007024:	dd39      	ble.n	800709a <_dtoa_r+0x47a>
 8007026:	4b90      	ldr	r3, [pc, #576]	; (8007268 <_dtoa_r+0x648>)
 8007028:	2200      	movs	r2, #0
 800702a:	4640      	mov	r0, r8
 800702c:	4649      	mov	r1, r9
 800702e:	f7f9 fb03 	bl	8000638 <__aeabi_dmul>
 8007032:	e9cd 0102 	strd	r0, r1, [sp, #8]
 8007036:	9e01      	ldr	r6, [sp, #4]
 8007038:	f10b 37ff 	add.w	r7, fp, #4294967295
 800703c:	3501      	adds	r5, #1
 800703e:	e9dd 8902 	ldrd	r8, r9, [sp, #8]
 8007042:	4628      	mov	r0, r5
 8007044:	f7f9 fa8e 	bl	8000564 <__aeabi_i2d>
 8007048:	4642      	mov	r2, r8
 800704a:	464b      	mov	r3, r9
 800704c:	f7f9 faf4 	bl	8000638 <__aeabi_dmul>
 8007050:	4b86      	ldr	r3, [pc, #536]	; (800726c <_dtoa_r+0x64c>)
 8007052:	2200      	movs	r2, #0
 8007054:	f7f9 f93a 	bl	80002cc <__adddf3>
 8007058:	f1a1 7350 	sub.w	r3, r1, #54525952	; 0x3400000
 800705c:	e9cd 0102 	strd	r0, r1, [sp, #8]
 8007060:	9303      	str	r3, [sp, #12]
 8007062:	2e00      	cmp	r6, #0
 8007064:	d158      	bne.n	8007118 <_dtoa_r+0x4f8>
 8007066:	4b82      	ldr	r3, [pc, #520]	; (8007270 <_dtoa_r+0x650>)
 8007068:	2200      	movs	r2, #0
 800706a:	4640      	mov	r0, r8
 800706c:	4649      	mov	r1, r9
 800706e:	f7f9 f92b 	bl	80002c8 <__aeabi_dsub>
 8007072:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 8007076:	4680      	mov	r8, r0
 8007078:	4689      	mov	r9, r1
 800707a:	f7f9 fd6d 	bl	8000b58 <__aeabi_dcmpgt>
 800707e:	2800      	cmp	r0, #0
 8007080:	f040 8296 	bne.w	80075b0 <_dtoa_r+0x990>
 8007084:	e9dd 2102 	ldrd	r2, r1, [sp, #8]
 8007088:	4640      	mov	r0, r8
 800708a:	f101 4300 	add.w	r3, r1, #2147483648	; 0x80000000
 800708e:	4649      	mov	r1, r9
 8007090:	f7f9 fd44 	bl	8000b1c <__aeabi_dcmplt>
 8007094:	2800      	cmp	r0, #0
 8007096:	f040 8289 	bne.w	80075ac <_dtoa_r+0x98c>
 800709a:	ed8d 8b02 	vstr	d8, [sp, #8]
 800709e:	9b11      	ldr	r3, [sp, #68]	; 0x44
 80070a0:	2b00      	cmp	r3, #0
 80070a2:	f2c0 814e 	blt.w	8007342 <_dtoa_r+0x722>
 80070a6:	f1bb 0f0e 	cmp.w	fp, #14
 80070aa:	f300 814a 	bgt.w	8007342 <_dtoa_r+0x722>
 80070ae:	4b6b      	ldr	r3, [pc, #428]	; (800725c <_dtoa_r+0x63c>)
 80070b0:	eb03 03cb 	add.w	r3, r3, fp, lsl #3
 80070b4:	e9d3 8900 	ldrd	r8, r9, [r3]
 80070b8:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 80070ba:	2b00      	cmp	r3, #0
 80070bc:	f280 80dc 	bge.w	8007278 <_dtoa_r+0x658>
 80070c0:	9b04      	ldr	r3, [sp, #16]
 80070c2:	2b00      	cmp	r3, #0
 80070c4:	f300 80d8 	bgt.w	8007278 <_dtoa_r+0x658>
 80070c8:	f040 826f 	bne.w	80075aa <_dtoa_r+0x98a>
 80070cc:	4b68      	ldr	r3, [pc, #416]	; (8007270 <_dtoa_r+0x650>)
 80070ce:	2200      	movs	r2, #0
 80070d0:	4640      	mov	r0, r8
 80070d2:	4649      	mov	r1, r9
 80070d4:	f7f9 fab0 	bl	8000638 <__aeabi_dmul>
 80070d8:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 80070dc:	f7f9 fd32 	bl	8000b44 <__aeabi_dcmpge>
 80070e0:	9e04      	ldr	r6, [sp, #16]
 80070e2:	4637      	mov	r7, r6
 80070e4:	2800      	cmp	r0, #0
 80070e6:	f040 8245 	bne.w	8007574 <_dtoa_r+0x954>
 80070ea:	9d00      	ldr	r5, [sp, #0]
 80070ec:	2331      	movs	r3, #49	; 0x31
 80070ee:	f805 3b01 	strb.w	r3, [r5], #1
 80070f2:	f10b 0b01 	add.w	fp, fp, #1
 80070f6:	e241      	b.n	800757c <_dtoa_r+0x95c>
 80070f8:	07f2      	lsls	r2, r6, #31
 80070fa:	d505      	bpl.n	8007108 <_dtoa_r+0x4e8>
 80070fc:	e9d7 2300 	ldrd	r2, r3, [r7]
 8007100:	f7f9 fa9a 	bl	8000638 <__aeabi_dmul>
 8007104:	3501      	adds	r5, #1
 8007106:	2301      	movs	r3, #1
 8007108:	1076      	asrs	r6, r6, #1
 800710a:	3708      	adds	r7, #8
 800710c:	e773      	b.n	8006ff6 <_dtoa_r+0x3d6>
 800710e:	2502      	movs	r5, #2
 8007110:	e775      	b.n	8006ffe <_dtoa_r+0x3de>
 8007112:	9e04      	ldr	r6, [sp, #16]
 8007114:	465f      	mov	r7, fp
 8007116:	e792      	b.n	800703e <_dtoa_r+0x41e>
 8007118:	9900      	ldr	r1, [sp, #0]
 800711a:	4b50      	ldr	r3, [pc, #320]	; (800725c <_dtoa_r+0x63c>)
 800711c:	ed9d 7b02 	vldr	d7, [sp, #8]
 8007120:	4431      	add	r1, r6
 8007122:	9102      	str	r1, [sp, #8]
 8007124:	9909      	ldr	r1, [sp, #36]	; 0x24
 8007126:	eeb0 9a47 	vmov.f32	s18, s14
 800712a:	eef0 9a67 	vmov.f32	s19, s15
 800712e:	eb03 03c6 	add.w	r3, r3, r6, lsl #3
 8007132:	e953 2302 	ldrd	r2, r3, [r3, #-8]
 8007136:	2900      	cmp	r1, #0
 8007138:	d044      	beq.n	80071c4 <_dtoa_r+0x5a4>
 800713a:	494e      	ldr	r1, [pc, #312]	; (8007274 <_dtoa_r+0x654>)
 800713c:	2000      	movs	r0, #0
 800713e:	f7f9 fba5 	bl	800088c <__aeabi_ddiv>
 8007142:	ec53 2b19 	vmov	r2, r3, d9
 8007146:	f7f9 f8bf 	bl	80002c8 <__aeabi_dsub>
 800714a:	9d00      	ldr	r5, [sp, #0]
 800714c:	ec41 0b19 	vmov	d9, r0, r1
 8007150:	4649      	mov	r1, r9
 8007152:	4640      	mov	r0, r8
 8007154:	f7f9 fd20 	bl	8000b98 <__aeabi_d2iz>
 8007158:	4606      	mov	r6, r0
 800715a:	f7f9 fa03 	bl	8000564 <__aeabi_i2d>
 800715e:	4602      	mov	r2, r0
 8007160:	460b      	mov	r3, r1
 8007162:	4640      	mov	r0, r8
 8007164:	4649      	mov	r1, r9
 8007166:	f7f9 f8af 	bl	80002c8 <__aeabi_dsub>
 800716a:	3630      	adds	r6, #48	; 0x30
 800716c:	f805 6b01 	strb.w	r6, [r5], #1
 8007170:	ec53 2b19 	vmov	r2, r3, d9
 8007174:	4680      	mov	r8, r0
 8007176:	4689      	mov	r9, r1
 8007178:	f7f9 fcd0 	bl	8000b1c <__aeabi_dcmplt>
 800717c:	2800      	cmp	r0, #0
 800717e:	d164      	bne.n	800724a <_dtoa_r+0x62a>
 8007180:	4642      	mov	r2, r8
 8007182:	464b      	mov	r3, r9
 8007184:	4937      	ldr	r1, [pc, #220]	; (8007264 <_dtoa_r+0x644>)
 8007186:	2000      	movs	r0, #0
 8007188:	f7f9 f89e 	bl	80002c8 <__aeabi_dsub>
 800718c:	ec53 2b19 	vmov	r2, r3, d9
 8007190:	f7f9 fcc4 	bl	8000b1c <__aeabi_dcmplt>
 8007194:	2800      	cmp	r0, #0
 8007196:	f040 80b6 	bne.w	8007306 <_dtoa_r+0x6e6>
 800719a:	9b02      	ldr	r3, [sp, #8]
 800719c:	429d      	cmp	r5, r3
 800719e:	f43f af7c 	beq.w	800709a <_dtoa_r+0x47a>
 80071a2:	4b31      	ldr	r3, [pc, #196]	; (8007268 <_dtoa_r+0x648>)
 80071a4:	ec51 0b19 	vmov	r0, r1, d9
 80071a8:	2200      	movs	r2, #0
 80071aa:	f7f9 fa45 	bl	8000638 <__aeabi_dmul>
 80071ae:	4b2e      	ldr	r3, [pc, #184]	; (8007268 <_dtoa_r+0x648>)
 80071b0:	ec41 0b19 	vmov	d9, r0, r1
 80071b4:	2200      	movs	r2, #0
 80071b6:	4640      	mov	r0, r8
 80071b8:	4649      	mov	r1, r9
 80071ba:	f7f9 fa3d 	bl	8000638 <__aeabi_dmul>
 80071be:	4680      	mov	r8, r0
 80071c0:	4689      	mov	r9, r1
 80071c2:	e7c5      	b.n	8007150 <_dtoa_r+0x530>
 80071c4:	ec51 0b17 	vmov	r0, r1, d7
 80071c8:	f7f9 fa36 	bl	8000638 <__aeabi_dmul>
 80071cc:	9b02      	ldr	r3, [sp, #8]
 80071ce:	9d00      	ldr	r5, [sp, #0]
 80071d0:	930f      	str	r3, [sp, #60]	; 0x3c
 80071d2:	ec41 0b19 	vmov	d9, r0, r1
 80071d6:	4649      	mov	r1, r9
 80071d8:	4640      	mov	r0, r8
 80071da:	f7f9 fcdd 	bl	8000b98 <__aeabi_d2iz>
 80071de:	4606      	mov	r6, r0
 80071e0:	f7f9 f9c0 	bl	8000564 <__aeabi_i2d>
 80071e4:	3630      	adds	r6, #48	; 0x30
 80071e6:	4602      	mov	r2, r0
 80071e8:	460b      	mov	r3, r1
 80071ea:	4640      	mov	r0, r8
 80071ec:	4649      	mov	r1, r9
 80071ee:	f7f9 f86b 	bl	80002c8 <__aeabi_dsub>
 80071f2:	f805 6b01 	strb.w	r6, [r5], #1
 80071f6:	9b02      	ldr	r3, [sp, #8]
 80071f8:	429d      	cmp	r5, r3
 80071fa:	4680      	mov	r8, r0
 80071fc:	4689      	mov	r9, r1
 80071fe:	f04f 0200 	mov.w	r2, #0
 8007202:	d124      	bne.n	800724e <_dtoa_r+0x62e>
 8007204:	4b1b      	ldr	r3, [pc, #108]	; (8007274 <_dtoa_r+0x654>)
 8007206:	ec51 0b19 	vmov	r0, r1, d9
 800720a:	f7f9 f85f 	bl	80002cc <__adddf3>
 800720e:	4602      	mov	r2, r0
 8007210:	460b      	mov	r3, r1
 8007212:	4640      	mov	r0, r8
 8007214:	4649      	mov	r1, r9
 8007216:	f7f9 fc9f 	bl	8000b58 <__aeabi_dcmpgt>
 800721a:	2800      	cmp	r0, #0
 800721c:	d173      	bne.n	8007306 <_dtoa_r+0x6e6>
 800721e:	ec53 2b19 	vmov	r2, r3, d9
 8007222:	4914      	ldr	r1, [pc, #80]	; (8007274 <_dtoa_r+0x654>)
 8007224:	2000      	movs	r0, #0
 8007226:	f7f9 f84f 	bl	80002c8 <__aeabi_dsub>
 800722a:	4602      	mov	r2, r0
 800722c:	460b      	mov	r3, r1
 800722e:	4640      	mov	r0, r8
 8007230:	4649      	mov	r1, r9
 8007232:	f7f9 fc73 	bl	8000b1c <__aeabi_dcmplt>
 8007236:	2800      	cmp	r0, #0
 8007238:	f43f af2f 	beq.w	800709a <_dtoa_r+0x47a>
 800723c:	9d0f      	ldr	r5, [sp, #60]	; 0x3c
 800723e:	1e6b      	subs	r3, r5, #1
 8007240:	930f      	str	r3, [sp, #60]	; 0x3c
 8007242:	f815 3c01 	ldrb.w	r3, [r5, #-1]
 8007246:	2b30      	cmp	r3, #48	; 0x30
 8007248:	d0f8      	beq.n	800723c <_dtoa_r+0x61c>
 800724a:	46bb      	mov	fp, r7
 800724c:	e04a      	b.n	80072e4 <_dtoa_r+0x6c4>
 800724e:	4b06      	ldr	r3, [pc, #24]	; (8007268 <_dtoa_r+0x648>)
 8007250:	f7f9 f9f2 	bl	8000638 <__aeabi_dmul>
 8007254:	4680      	mov	r8, r0
 8007256:	4689      	mov	r9, r1
 8007258:	e7bd      	b.n	80071d6 <_dtoa_r+0x5b6>
 800725a:	bf00      	nop
 800725c:	0800aa20 	.word	0x0800aa20
 8007260:	0800a9f8 	.word	0x0800a9f8
 8007264:	3ff00000 	.word	0x3ff00000
 8007268:	40240000 	.word	0x40240000
 800726c:	401c0000 	.word	0x401c0000
 8007270:	40140000 	.word	0x40140000
 8007274:	3fe00000 	.word	0x3fe00000
 8007278:	e9dd 6702 	ldrd	r6, r7, [sp, #8]
 800727c:	9d00      	ldr	r5, [sp, #0]
 800727e:	4642      	mov	r2, r8
 8007280:	464b      	mov	r3, r9
 8007282:	4630      	mov	r0, r6
 8007284:	4639      	mov	r1, r7
 8007286:	f7f9 fb01 	bl	800088c <__aeabi_ddiv>
 800728a:	f7f9 fc85 	bl	8000b98 <__aeabi_d2iz>
 800728e:	9001      	str	r0, [sp, #4]
 8007290:	f7f9 f968 	bl	8000564 <__aeabi_i2d>
 8007294:	4642      	mov	r2, r8
 8007296:	464b      	mov	r3, r9
 8007298:	f7f9 f9ce 	bl	8000638 <__aeabi_dmul>
 800729c:	4602      	mov	r2, r0
 800729e:	460b      	mov	r3, r1
 80072a0:	4630      	mov	r0, r6
 80072a2:	4639      	mov	r1, r7
 80072a4:	f7f9 f810 	bl	80002c8 <__aeabi_dsub>
 80072a8:	9e01      	ldr	r6, [sp, #4]
 80072aa:	9f04      	ldr	r7, [sp, #16]
 80072ac:	3630      	adds	r6, #48	; 0x30
 80072ae:	f805 6b01 	strb.w	r6, [r5], #1
 80072b2:	9e00      	ldr	r6, [sp, #0]
 80072b4:	1bae      	subs	r6, r5, r6
 80072b6:	42b7      	cmp	r7, r6
 80072b8:	4602      	mov	r2, r0
 80072ba:	460b      	mov	r3, r1
 80072bc:	d134      	bne.n	8007328 <_dtoa_r+0x708>
 80072be:	f7f9 f805 	bl	80002cc <__adddf3>
 80072c2:	4642      	mov	r2, r8
 80072c4:	464b      	mov	r3, r9
 80072c6:	4606      	mov	r6, r0
 80072c8:	460f      	mov	r7, r1
 80072ca:	f7f9 fc45 	bl	8000b58 <__aeabi_dcmpgt>
 80072ce:	b9c8      	cbnz	r0, 8007304 <_dtoa_r+0x6e4>
 80072d0:	4642      	mov	r2, r8
 80072d2:	464b      	mov	r3, r9
 80072d4:	4630      	mov	r0, r6
 80072d6:	4639      	mov	r1, r7
 80072d8:	f7f9 fc16 	bl	8000b08 <__aeabi_dcmpeq>
 80072dc:	b110      	cbz	r0, 80072e4 <_dtoa_r+0x6c4>
 80072de:	9b01      	ldr	r3, [sp, #4]
 80072e0:	07db      	lsls	r3, r3, #31
 80072e2:	d40f      	bmi.n	8007304 <_dtoa_r+0x6e4>
 80072e4:	4651      	mov	r1, sl
 80072e6:	4620      	mov	r0, r4
 80072e8:	f000 fbcc 	bl	8007a84 <_Bfree>
 80072ec:	2300      	movs	r3, #0
 80072ee:	9a0d      	ldr	r2, [sp, #52]	; 0x34
 80072f0:	702b      	strb	r3, [r5, #0]
 80072f2:	f10b 0301 	add.w	r3, fp, #1
 80072f6:	6013      	str	r3, [r2, #0]
 80072f8:	9b21      	ldr	r3, [sp, #132]	; 0x84
 80072fa:	2b00      	cmp	r3, #0
 80072fc:	f43f ace2 	beq.w	8006cc4 <_dtoa_r+0xa4>
 8007300:	601d      	str	r5, [r3, #0]
 8007302:	e4df      	b.n	8006cc4 <_dtoa_r+0xa4>
 8007304:	465f      	mov	r7, fp
 8007306:	462b      	mov	r3, r5
 8007308:	461d      	mov	r5, r3
 800730a:	f813 2d01 	ldrb.w	r2, [r3, #-1]!
 800730e:	2a39      	cmp	r2, #57	; 0x39
 8007310:	d106      	bne.n	8007320 <_dtoa_r+0x700>
 8007312:	9a00      	ldr	r2, [sp, #0]
 8007314:	429a      	cmp	r2, r3
 8007316:	d1f7      	bne.n	8007308 <_dtoa_r+0x6e8>
 8007318:	9900      	ldr	r1, [sp, #0]
 800731a:	2230      	movs	r2, #48	; 0x30
 800731c:	3701      	adds	r7, #1
 800731e:	700a      	strb	r2, [r1, #0]
 8007320:	781a      	ldrb	r2, [r3, #0]
 8007322:	3201      	adds	r2, #1
 8007324:	701a      	strb	r2, [r3, #0]
 8007326:	e790      	b.n	800724a <_dtoa_r+0x62a>
 8007328:	4ba3      	ldr	r3, [pc, #652]	; (80075b8 <_dtoa_r+0x998>)
 800732a:	2200      	movs	r2, #0
 800732c:	f7f9 f984 	bl	8000638 <__aeabi_dmul>
 8007330:	2200      	movs	r2, #0
 8007332:	2300      	movs	r3, #0
 8007334:	4606      	mov	r6, r0
 8007336:	460f      	mov	r7, r1
 8007338:	f7f9 fbe6 	bl	8000b08 <__aeabi_dcmpeq>
 800733c:	2800      	cmp	r0, #0
 800733e:	d09e      	beq.n	800727e <_dtoa_r+0x65e>
 8007340:	e7d0      	b.n	80072e4 <_dtoa_r+0x6c4>
 8007342:	9a09      	ldr	r2, [sp, #36]	; 0x24
 8007344:	2a00      	cmp	r2, #0
 8007346:	f000 80ca 	beq.w	80074de <_dtoa_r+0x8be>
 800734a:	9a07      	ldr	r2, [sp, #28]
 800734c:	2a01      	cmp	r2, #1
 800734e:	f300 80ad 	bgt.w	80074ac <_dtoa_r+0x88c>
 8007352:	9a0e      	ldr	r2, [sp, #56]	; 0x38
 8007354:	2a00      	cmp	r2, #0
 8007356:	f000 80a5 	beq.w	80074a4 <_dtoa_r+0x884>
 800735a:	f203 4333 	addw	r3, r3, #1075	; 0x433
 800735e:	9e08      	ldr	r6, [sp, #32]
 8007360:	9d05      	ldr	r5, [sp, #20]
 8007362:	9a05      	ldr	r2, [sp, #20]
 8007364:	441a      	add	r2, r3
 8007366:	9205      	str	r2, [sp, #20]
 8007368:	9a06      	ldr	r2, [sp, #24]
 800736a:	2101      	movs	r1, #1
 800736c:	441a      	add	r2, r3
 800736e:	4620      	mov	r0, r4
 8007370:	9206      	str	r2, [sp, #24]
 8007372:	f000 fc3d 	bl	8007bf0 <__i2b>
 8007376:	4607      	mov	r7, r0
 8007378:	b165      	cbz	r5, 8007394 <_dtoa_r+0x774>
 800737a:	9b06      	ldr	r3, [sp, #24]
 800737c:	2b00      	cmp	r3, #0
 800737e:	dd09      	ble.n	8007394 <_dtoa_r+0x774>
 8007380:	42ab      	cmp	r3, r5
 8007382:	9a05      	ldr	r2, [sp, #20]
 8007384:	bfa8      	it	ge
 8007386:	462b      	movge	r3, r5
 8007388:	1ad2      	subs	r2, r2, r3
 800738a:	9205      	str	r2, [sp, #20]
 800738c:	9a06      	ldr	r2, [sp, #24]
 800738e:	1aed      	subs	r5, r5, r3
 8007390:	1ad3      	subs	r3, r2, r3
 8007392:	9306      	str	r3, [sp, #24]
 8007394:	9b08      	ldr	r3, [sp, #32]
 8007396:	b1f3      	cbz	r3, 80073d6 <_dtoa_r+0x7b6>
 8007398:	9b09      	ldr	r3, [sp, #36]	; 0x24
 800739a:	2b00      	cmp	r3, #0
 800739c:	f000 80a3 	beq.w	80074e6 <_dtoa_r+0x8c6>
 80073a0:	2e00      	cmp	r6, #0
 80073a2:	dd10      	ble.n	80073c6 <_dtoa_r+0x7a6>
 80073a4:	4639      	mov	r1, r7
 80073a6:	4632      	mov	r2, r6
 80073a8:	4620      	mov	r0, r4
 80073aa:	f000 fce1 	bl	8007d70 <__pow5mult>
 80073ae:	4652      	mov	r2, sl
 80073b0:	4601      	mov	r1, r0
 80073b2:	4607      	mov	r7, r0
 80073b4:	4620      	mov	r0, r4
 80073b6:	f000 fc31 	bl	8007c1c <__multiply>
 80073ba:	4651      	mov	r1, sl
 80073bc:	4680      	mov	r8, r0
 80073be:	4620      	mov	r0, r4
 80073c0:	f000 fb60 	bl	8007a84 <_Bfree>
 80073c4:	46c2      	mov	sl, r8
 80073c6:	9b08      	ldr	r3, [sp, #32]
 80073c8:	1b9a      	subs	r2, r3, r6
 80073ca:	d004      	beq.n	80073d6 <_dtoa_r+0x7b6>
 80073cc:	4651      	mov	r1, sl
 80073ce:	4620      	mov	r0, r4
 80073d0:	f000 fcce 	bl	8007d70 <__pow5mult>
 80073d4:	4682      	mov	sl, r0
 80073d6:	2101      	movs	r1, #1
 80073d8:	4620      	mov	r0, r4
 80073da:	f000 fc09 	bl	8007bf0 <__i2b>
 80073de:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 80073e0:	2b00      	cmp	r3, #0
 80073e2:	4606      	mov	r6, r0
 80073e4:	f340 8081 	ble.w	80074ea <_dtoa_r+0x8ca>
 80073e8:	461a      	mov	r2, r3
 80073ea:	4601      	mov	r1, r0
 80073ec:	4620      	mov	r0, r4
 80073ee:	f000 fcbf 	bl	8007d70 <__pow5mult>
 80073f2:	9b07      	ldr	r3, [sp, #28]
 80073f4:	2b01      	cmp	r3, #1
 80073f6:	4606      	mov	r6, r0
 80073f8:	dd7a      	ble.n	80074f0 <_dtoa_r+0x8d0>
 80073fa:	f04f 0800 	mov.w	r8, #0
 80073fe:	6933      	ldr	r3, [r6, #16]
 8007400:	eb06 0383 	add.w	r3, r6, r3, lsl #2
 8007404:	6918      	ldr	r0, [r3, #16]
 8007406:	f000 fba5 	bl	8007b54 <__hi0bits>
 800740a:	f1c0 0020 	rsb	r0, r0, #32
 800740e:	9b06      	ldr	r3, [sp, #24]
 8007410:	4418      	add	r0, r3
 8007412:	f010 001f 	ands.w	r0, r0, #31
 8007416:	f000 8094 	beq.w	8007542 <_dtoa_r+0x922>
 800741a:	f1c0 0320 	rsb	r3, r0, #32
 800741e:	2b04      	cmp	r3, #4
 8007420:	f340 8085 	ble.w	800752e <_dtoa_r+0x90e>
 8007424:	9b05      	ldr	r3, [sp, #20]
 8007426:	f1c0 001c 	rsb	r0, r0, #28
 800742a:	4403      	add	r3, r0
 800742c:	9305      	str	r3, [sp, #20]
 800742e:	9b06      	ldr	r3, [sp, #24]
 8007430:	4403      	add	r3, r0
 8007432:	4405      	add	r5, r0
 8007434:	9306      	str	r3, [sp, #24]
 8007436:	9b05      	ldr	r3, [sp, #20]
 8007438:	2b00      	cmp	r3, #0
 800743a:	dd05      	ble.n	8007448 <_dtoa_r+0x828>
 800743c:	4651      	mov	r1, sl
 800743e:	461a      	mov	r2, r3
 8007440:	4620      	mov	r0, r4
 8007442:	f000 fcef 	bl	8007e24 <__lshift>
 8007446:	4682      	mov	sl, r0
 8007448:	9b06      	ldr	r3, [sp, #24]
 800744a:	2b00      	cmp	r3, #0
 800744c:	dd05      	ble.n	800745a <_dtoa_r+0x83a>
 800744e:	4631      	mov	r1, r6
 8007450:	461a      	mov	r2, r3
 8007452:	4620      	mov	r0, r4
 8007454:	f000 fce6 	bl	8007e24 <__lshift>
 8007458:	4606      	mov	r6, r0
 800745a:	9b0c      	ldr	r3, [sp, #48]	; 0x30
 800745c:	2b00      	cmp	r3, #0
 800745e:	d072      	beq.n	8007546 <_dtoa_r+0x926>
 8007460:	4631      	mov	r1, r6
 8007462:	4650      	mov	r0, sl
 8007464:	f000 fd4a 	bl	8007efc <__mcmp>
 8007468:	2800      	cmp	r0, #0
 800746a:	da6c      	bge.n	8007546 <_dtoa_r+0x926>
 800746c:	2300      	movs	r3, #0
 800746e:	4651      	mov	r1, sl
 8007470:	220a      	movs	r2, #10
 8007472:	4620      	mov	r0, r4
 8007474:	f000 fb28 	bl	8007ac8 <__multadd>
 8007478:	9b09      	ldr	r3, [sp, #36]	; 0x24
 800747a:	f10b 3bff 	add.w	fp, fp, #4294967295
 800747e:	4682      	mov	sl, r0
 8007480:	2b00      	cmp	r3, #0
 8007482:	f000 81b0 	beq.w	80077e6 <_dtoa_r+0xbc6>
 8007486:	2300      	movs	r3, #0
 8007488:	4639      	mov	r1, r7
 800748a:	220a      	movs	r2, #10
 800748c:	4620      	mov	r0, r4
 800748e:	f000 fb1b 	bl	8007ac8 <__multadd>
 8007492:	9b01      	ldr	r3, [sp, #4]
 8007494:	2b00      	cmp	r3, #0
 8007496:	4607      	mov	r7, r0
 8007498:	f300 8096 	bgt.w	80075c8 <_dtoa_r+0x9a8>
 800749c:	9b07      	ldr	r3, [sp, #28]
 800749e:	2b02      	cmp	r3, #2
 80074a0:	dc59      	bgt.n	8007556 <_dtoa_r+0x936>
 80074a2:	e091      	b.n	80075c8 <_dtoa_r+0x9a8>
 80074a4:	9b10      	ldr	r3, [sp, #64]	; 0x40
 80074a6:	f1c3 0336 	rsb	r3, r3, #54	; 0x36
 80074aa:	e758      	b.n	800735e <_dtoa_r+0x73e>
 80074ac:	9b04      	ldr	r3, [sp, #16]
 80074ae:	1e5e      	subs	r6, r3, #1
 80074b0:	9b08      	ldr	r3, [sp, #32]
 80074b2:	42b3      	cmp	r3, r6
 80074b4:	bfbf      	itttt	lt
 80074b6:	9b08      	ldrlt	r3, [sp, #32]
 80074b8:	9a0b      	ldrlt	r2, [sp, #44]	; 0x2c
 80074ba:	9608      	strlt	r6, [sp, #32]
 80074bc:	1af3      	sublt	r3, r6, r3
 80074be:	bfb4      	ite	lt
 80074c0:	18d2      	addlt	r2, r2, r3
 80074c2:	1b9e      	subge	r6, r3, r6
 80074c4:	9b04      	ldr	r3, [sp, #16]
 80074c6:	bfbc      	itt	lt
 80074c8:	920b      	strlt	r2, [sp, #44]	; 0x2c
 80074ca:	2600      	movlt	r6, #0
 80074cc:	2b00      	cmp	r3, #0
 80074ce:	bfb7      	itett	lt
 80074d0:	e9dd 2304 	ldrdlt	r2, r3, [sp, #16]
 80074d4:	e9dd 3504 	ldrdge	r3, r5, [sp, #16]
 80074d8:	1a9d      	sublt	r5, r3, r2
 80074da:	2300      	movlt	r3, #0
 80074dc:	e741      	b.n	8007362 <_dtoa_r+0x742>
 80074de:	9e08      	ldr	r6, [sp, #32]
 80074e0:	9d05      	ldr	r5, [sp, #20]
 80074e2:	9f09      	ldr	r7, [sp, #36]	; 0x24
 80074e4:	e748      	b.n	8007378 <_dtoa_r+0x758>
 80074e6:	9a08      	ldr	r2, [sp, #32]
 80074e8:	e770      	b.n	80073cc <_dtoa_r+0x7ac>
 80074ea:	9b07      	ldr	r3, [sp, #28]
 80074ec:	2b01      	cmp	r3, #1
 80074ee:	dc19      	bgt.n	8007524 <_dtoa_r+0x904>
 80074f0:	9b02      	ldr	r3, [sp, #8]
 80074f2:	b9bb      	cbnz	r3, 8007524 <_dtoa_r+0x904>
 80074f4:	9b03      	ldr	r3, [sp, #12]
 80074f6:	f3c3 0313 	ubfx	r3, r3, #0, #20
 80074fa:	b99b      	cbnz	r3, 8007524 <_dtoa_r+0x904>
 80074fc:	9b03      	ldr	r3, [sp, #12]
 80074fe:	f023 4300 	bic.w	r3, r3, #2147483648	; 0x80000000
 8007502:	0d1b      	lsrs	r3, r3, #20
 8007504:	051b      	lsls	r3, r3, #20
 8007506:	b183      	cbz	r3, 800752a <_dtoa_r+0x90a>
 8007508:	9b05      	ldr	r3, [sp, #20]
 800750a:	3301      	adds	r3, #1
 800750c:	9305      	str	r3, [sp, #20]
 800750e:	9b06      	ldr	r3, [sp, #24]
 8007510:	3301      	adds	r3, #1
 8007512:	9306      	str	r3, [sp, #24]
 8007514:	f04f 0801 	mov.w	r8, #1
 8007518:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 800751a:	2b00      	cmp	r3, #0
 800751c:	f47f af6f 	bne.w	80073fe <_dtoa_r+0x7de>
 8007520:	2001      	movs	r0, #1
 8007522:	e774      	b.n	800740e <_dtoa_r+0x7ee>
 8007524:	f04f 0800 	mov.w	r8, #0
 8007528:	e7f6      	b.n	8007518 <_dtoa_r+0x8f8>
 800752a:	4698      	mov	r8, r3
 800752c:	e7f4      	b.n	8007518 <_dtoa_r+0x8f8>
 800752e:	d082      	beq.n	8007436 <_dtoa_r+0x816>
 8007530:	9a05      	ldr	r2, [sp, #20]
 8007532:	331c      	adds	r3, #28
 8007534:	441a      	add	r2, r3
 8007536:	9205      	str	r2, [sp, #20]
 8007538:	9a06      	ldr	r2, [sp, #24]
 800753a:	441a      	add	r2, r3
 800753c:	441d      	add	r5, r3
 800753e:	9206      	str	r2, [sp, #24]
 8007540:	e779      	b.n	8007436 <_dtoa_r+0x816>
 8007542:	4603      	mov	r3, r0
 8007544:	e7f4      	b.n	8007530 <_dtoa_r+0x910>
 8007546:	9b04      	ldr	r3, [sp, #16]
 8007548:	2b00      	cmp	r3, #0
 800754a:	dc37      	bgt.n	80075bc <_dtoa_r+0x99c>
 800754c:	9b07      	ldr	r3, [sp, #28]
 800754e:	2b02      	cmp	r3, #2
 8007550:	dd34      	ble.n	80075bc <_dtoa_r+0x99c>
 8007552:	9b04      	ldr	r3, [sp, #16]
 8007554:	9301      	str	r3, [sp, #4]
 8007556:	9b01      	ldr	r3, [sp, #4]
 8007558:	b963      	cbnz	r3, 8007574 <_dtoa_r+0x954>
 800755a:	4631      	mov	r1, r6
 800755c:	2205      	movs	r2, #5
 800755e:	4620      	mov	r0, r4
 8007560:	f000 fab2 	bl	8007ac8 <__multadd>
 8007564:	4601      	mov	r1, r0
 8007566:	4606      	mov	r6, r0
 8007568:	4650      	mov	r0, sl
 800756a:	f000 fcc7 	bl	8007efc <__mcmp>
 800756e:	2800      	cmp	r0, #0
 8007570:	f73f adbb 	bgt.w	80070ea <_dtoa_r+0x4ca>
 8007574:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 8007576:	9d00      	ldr	r5, [sp, #0]
 8007578:	ea6f 0b03 	mvn.w	fp, r3
 800757c:	f04f 0800 	mov.w	r8, #0
 8007580:	4631      	mov	r1, r6
 8007582:	4620      	mov	r0, r4
 8007584:	f000 fa7e 	bl	8007a84 <_Bfree>
 8007588:	2f00      	cmp	r7, #0
 800758a:	f43f aeab 	beq.w	80072e4 <_dtoa_r+0x6c4>
 800758e:	f1b8 0f00 	cmp.w	r8, #0
 8007592:	d005      	beq.n	80075a0 <_dtoa_r+0x980>
 8007594:	45b8      	cmp	r8, r7
 8007596:	d003      	beq.n	80075a0 <_dtoa_r+0x980>
 8007598:	4641      	mov	r1, r8
 800759a:	4620      	mov	r0, r4
 800759c:	f000 fa72 	bl	8007a84 <_Bfree>
 80075a0:	4639      	mov	r1, r7
 80075a2:	4620      	mov	r0, r4
 80075a4:	f000 fa6e 	bl	8007a84 <_Bfree>
 80075a8:	e69c      	b.n	80072e4 <_dtoa_r+0x6c4>
 80075aa:	2600      	movs	r6, #0
 80075ac:	4637      	mov	r7, r6
 80075ae:	e7e1      	b.n	8007574 <_dtoa_r+0x954>
 80075b0:	46bb      	mov	fp, r7
 80075b2:	4637      	mov	r7, r6
 80075b4:	e599      	b.n	80070ea <_dtoa_r+0x4ca>
 80075b6:	bf00      	nop
 80075b8:	40240000 	.word	0x40240000
 80075bc:	9b09      	ldr	r3, [sp, #36]	; 0x24
 80075be:	2b00      	cmp	r3, #0
 80075c0:	f000 80c8 	beq.w	8007754 <_dtoa_r+0xb34>
 80075c4:	9b04      	ldr	r3, [sp, #16]
 80075c6:	9301      	str	r3, [sp, #4]
 80075c8:	2d00      	cmp	r5, #0
 80075ca:	dd05      	ble.n	80075d8 <_dtoa_r+0x9b8>
 80075cc:	4639      	mov	r1, r7
 80075ce:	462a      	mov	r2, r5
 80075d0:	4620      	mov	r0, r4
 80075d2:	f000 fc27 	bl	8007e24 <__lshift>
 80075d6:	4607      	mov	r7, r0
 80075d8:	f1b8 0f00 	cmp.w	r8, #0
 80075dc:	d05b      	beq.n	8007696 <_dtoa_r+0xa76>
 80075de:	6879      	ldr	r1, [r7, #4]
 80075e0:	4620      	mov	r0, r4
 80075e2:	f000 fa0f 	bl	8007a04 <_Balloc>
 80075e6:	4605      	mov	r5, r0
 80075e8:	b928      	cbnz	r0, 80075f6 <_dtoa_r+0x9d6>
 80075ea:	4b83      	ldr	r3, [pc, #524]	; (80077f8 <_dtoa_r+0xbd8>)
 80075ec:	4602      	mov	r2, r0
 80075ee:	f240 21ef 	movw	r1, #751	; 0x2ef
 80075f2:	f7ff bb2e 	b.w	8006c52 <_dtoa_r+0x32>
 80075f6:	693a      	ldr	r2, [r7, #16]
 80075f8:	3202      	adds	r2, #2
 80075fa:	0092      	lsls	r2, r2, #2
 80075fc:	f107 010c 	add.w	r1, r7, #12
 8007600:	300c      	adds	r0, #12
 8007602:	f001 f985 	bl	8008910 <memcpy>
 8007606:	2201      	movs	r2, #1
 8007608:	4629      	mov	r1, r5
 800760a:	4620      	mov	r0, r4
 800760c:	f000 fc0a 	bl	8007e24 <__lshift>
 8007610:	9b00      	ldr	r3, [sp, #0]
 8007612:	3301      	adds	r3, #1
 8007614:	9304      	str	r3, [sp, #16]
 8007616:	e9dd 2300 	ldrd	r2, r3, [sp]
 800761a:	4413      	add	r3, r2
 800761c:	9308      	str	r3, [sp, #32]
 800761e:	9b02      	ldr	r3, [sp, #8]
 8007620:	f003 0301 	and.w	r3, r3, #1
 8007624:	46b8      	mov	r8, r7
 8007626:	9306      	str	r3, [sp, #24]
 8007628:	4607      	mov	r7, r0
 800762a:	9b04      	ldr	r3, [sp, #16]
 800762c:	4631      	mov	r1, r6
 800762e:	3b01      	subs	r3, #1
 8007630:	4650      	mov	r0, sl
 8007632:	9301      	str	r3, [sp, #4]
 8007634:	f7ff fa69 	bl	8006b0a <quorem>
 8007638:	4641      	mov	r1, r8
 800763a:	9002      	str	r0, [sp, #8]
 800763c:	f100 0930 	add.w	r9, r0, #48	; 0x30
 8007640:	4650      	mov	r0, sl
 8007642:	f000 fc5b 	bl	8007efc <__mcmp>
 8007646:	463a      	mov	r2, r7
 8007648:	9005      	str	r0, [sp, #20]
 800764a:	4631      	mov	r1, r6
 800764c:	4620      	mov	r0, r4
 800764e:	f000 fc71 	bl	8007f34 <__mdiff>
 8007652:	68c2      	ldr	r2, [r0, #12]
 8007654:	4605      	mov	r5, r0
 8007656:	bb02      	cbnz	r2, 800769a <_dtoa_r+0xa7a>
 8007658:	4601      	mov	r1, r0
 800765a:	4650      	mov	r0, sl
 800765c:	f000 fc4e 	bl	8007efc <__mcmp>
 8007660:	4602      	mov	r2, r0
 8007662:	4629      	mov	r1, r5
 8007664:	4620      	mov	r0, r4
 8007666:	9209      	str	r2, [sp, #36]	; 0x24
 8007668:	f000 fa0c 	bl	8007a84 <_Bfree>
 800766c:	9b07      	ldr	r3, [sp, #28]
 800766e:	9a09      	ldr	r2, [sp, #36]	; 0x24
 8007670:	9d04      	ldr	r5, [sp, #16]
 8007672:	ea43 0102 	orr.w	r1, r3, r2
 8007676:	9b06      	ldr	r3, [sp, #24]
 8007678:	4319      	orrs	r1, r3
 800767a:	d110      	bne.n	800769e <_dtoa_r+0xa7e>
 800767c:	f1b9 0f39 	cmp.w	r9, #57	; 0x39
 8007680:	d029      	beq.n	80076d6 <_dtoa_r+0xab6>
 8007682:	9b05      	ldr	r3, [sp, #20]
 8007684:	2b00      	cmp	r3, #0
 8007686:	dd02      	ble.n	800768e <_dtoa_r+0xa6e>
 8007688:	9b02      	ldr	r3, [sp, #8]
 800768a:	f103 0931 	add.w	r9, r3, #49	; 0x31
 800768e:	9b01      	ldr	r3, [sp, #4]
 8007690:	f883 9000 	strb.w	r9, [r3]
 8007694:	e774      	b.n	8007580 <_dtoa_r+0x960>
 8007696:	4638      	mov	r0, r7
 8007698:	e7ba      	b.n	8007610 <_dtoa_r+0x9f0>
 800769a:	2201      	movs	r2, #1
 800769c:	e7e1      	b.n	8007662 <_dtoa_r+0xa42>
 800769e:	9b05      	ldr	r3, [sp, #20]
 80076a0:	2b00      	cmp	r3, #0
 80076a2:	db04      	blt.n	80076ae <_dtoa_r+0xa8e>
 80076a4:	9907      	ldr	r1, [sp, #28]
 80076a6:	430b      	orrs	r3, r1
 80076a8:	9906      	ldr	r1, [sp, #24]
 80076aa:	430b      	orrs	r3, r1
 80076ac:	d120      	bne.n	80076f0 <_dtoa_r+0xad0>
 80076ae:	2a00      	cmp	r2, #0
 80076b0:	dded      	ble.n	800768e <_dtoa_r+0xa6e>
 80076b2:	4651      	mov	r1, sl
 80076b4:	2201      	movs	r2, #1
 80076b6:	4620      	mov	r0, r4
 80076b8:	f000 fbb4 	bl	8007e24 <__lshift>
 80076bc:	4631      	mov	r1, r6
 80076be:	4682      	mov	sl, r0
 80076c0:	f000 fc1c 	bl	8007efc <__mcmp>
 80076c4:	2800      	cmp	r0, #0
 80076c6:	dc03      	bgt.n	80076d0 <_dtoa_r+0xab0>
 80076c8:	d1e1      	bne.n	800768e <_dtoa_r+0xa6e>
 80076ca:	f019 0f01 	tst.w	r9, #1
 80076ce:	d0de      	beq.n	800768e <_dtoa_r+0xa6e>
 80076d0:	f1b9 0f39 	cmp.w	r9, #57	; 0x39
 80076d4:	d1d8      	bne.n	8007688 <_dtoa_r+0xa68>
 80076d6:	9a01      	ldr	r2, [sp, #4]
 80076d8:	2339      	movs	r3, #57	; 0x39
 80076da:	7013      	strb	r3, [r2, #0]
 80076dc:	462b      	mov	r3, r5
 80076de:	461d      	mov	r5, r3
 80076e0:	3b01      	subs	r3, #1
 80076e2:	f815 2c01 	ldrb.w	r2, [r5, #-1]
 80076e6:	2a39      	cmp	r2, #57	; 0x39
 80076e8:	d06c      	beq.n	80077c4 <_dtoa_r+0xba4>
 80076ea:	3201      	adds	r2, #1
 80076ec:	701a      	strb	r2, [r3, #0]
 80076ee:	e747      	b.n	8007580 <_dtoa_r+0x960>
 80076f0:	2a00      	cmp	r2, #0
 80076f2:	dd07      	ble.n	8007704 <_dtoa_r+0xae4>
 80076f4:	f1b9 0f39 	cmp.w	r9, #57	; 0x39
 80076f8:	d0ed      	beq.n	80076d6 <_dtoa_r+0xab6>
 80076fa:	9a01      	ldr	r2, [sp, #4]
 80076fc:	f109 0301 	add.w	r3, r9, #1
 8007700:	7013      	strb	r3, [r2, #0]
 8007702:	e73d      	b.n	8007580 <_dtoa_r+0x960>
 8007704:	9b04      	ldr	r3, [sp, #16]
 8007706:	9a08      	ldr	r2, [sp, #32]
 8007708:	f803 9c01 	strb.w	r9, [r3, #-1]
 800770c:	4293      	cmp	r3, r2
 800770e:	d043      	beq.n	8007798 <_dtoa_r+0xb78>
 8007710:	4651      	mov	r1, sl
 8007712:	2300      	movs	r3, #0
 8007714:	220a      	movs	r2, #10
 8007716:	4620      	mov	r0, r4
 8007718:	f000 f9d6 	bl	8007ac8 <__multadd>
 800771c:	45b8      	cmp	r8, r7
 800771e:	4682      	mov	sl, r0
 8007720:	f04f 0300 	mov.w	r3, #0
 8007724:	f04f 020a 	mov.w	r2, #10
 8007728:	4641      	mov	r1, r8
 800772a:	4620      	mov	r0, r4
 800772c:	d107      	bne.n	800773e <_dtoa_r+0xb1e>
 800772e:	f000 f9cb 	bl	8007ac8 <__multadd>
 8007732:	4680      	mov	r8, r0
 8007734:	4607      	mov	r7, r0
 8007736:	9b04      	ldr	r3, [sp, #16]
 8007738:	3301      	adds	r3, #1
 800773a:	9304      	str	r3, [sp, #16]
 800773c:	e775      	b.n	800762a <_dtoa_r+0xa0a>
 800773e:	f000 f9c3 	bl	8007ac8 <__multadd>
 8007742:	4639      	mov	r1, r7
 8007744:	4680      	mov	r8, r0
 8007746:	2300      	movs	r3, #0
 8007748:	220a      	movs	r2, #10
 800774a:	4620      	mov	r0, r4
 800774c:	f000 f9bc 	bl	8007ac8 <__multadd>
 8007750:	4607      	mov	r7, r0
 8007752:	e7f0      	b.n	8007736 <_dtoa_r+0xb16>
 8007754:	9b04      	ldr	r3, [sp, #16]
 8007756:	9301      	str	r3, [sp, #4]
 8007758:	9d00      	ldr	r5, [sp, #0]
 800775a:	4631      	mov	r1, r6
 800775c:	4650      	mov	r0, sl
 800775e:	f7ff f9d4 	bl	8006b0a <quorem>
 8007762:	f100 0930 	add.w	r9, r0, #48	; 0x30
 8007766:	9b00      	ldr	r3, [sp, #0]
 8007768:	f805 9b01 	strb.w	r9, [r5], #1
 800776c:	1aea      	subs	r2, r5, r3
 800776e:	9b01      	ldr	r3, [sp, #4]
 8007770:	4293      	cmp	r3, r2
 8007772:	dd07      	ble.n	8007784 <_dtoa_r+0xb64>
 8007774:	4651      	mov	r1, sl
 8007776:	2300      	movs	r3, #0
 8007778:	220a      	movs	r2, #10
 800777a:	4620      	mov	r0, r4
 800777c:	f000 f9a4 	bl	8007ac8 <__multadd>
 8007780:	4682      	mov	sl, r0
 8007782:	e7ea      	b.n	800775a <_dtoa_r+0xb3a>
 8007784:	9b01      	ldr	r3, [sp, #4]
 8007786:	2b00      	cmp	r3, #0
 8007788:	bfc8      	it	gt
 800778a:	461d      	movgt	r5, r3
 800778c:	9b00      	ldr	r3, [sp, #0]
 800778e:	bfd8      	it	le
 8007790:	2501      	movle	r5, #1
 8007792:	441d      	add	r5, r3
 8007794:	f04f 0800 	mov.w	r8, #0
 8007798:	4651      	mov	r1, sl
 800779a:	2201      	movs	r2, #1
 800779c:	4620      	mov	r0, r4
 800779e:	f000 fb41 	bl	8007e24 <__lshift>
 80077a2:	4631      	mov	r1, r6
 80077a4:	4682      	mov	sl, r0
 80077a6:	f000 fba9 	bl	8007efc <__mcmp>
 80077aa:	2800      	cmp	r0, #0
 80077ac:	dc96      	bgt.n	80076dc <_dtoa_r+0xabc>
 80077ae:	d102      	bne.n	80077b6 <_dtoa_r+0xb96>
 80077b0:	f019 0f01 	tst.w	r9, #1
 80077b4:	d192      	bne.n	80076dc <_dtoa_r+0xabc>
 80077b6:	462b      	mov	r3, r5
 80077b8:	461d      	mov	r5, r3
 80077ba:	f813 2d01 	ldrb.w	r2, [r3, #-1]!
 80077be:	2a30      	cmp	r2, #48	; 0x30
 80077c0:	d0fa      	beq.n	80077b8 <_dtoa_r+0xb98>
 80077c2:	e6dd      	b.n	8007580 <_dtoa_r+0x960>
 80077c4:	9a00      	ldr	r2, [sp, #0]
 80077c6:	429a      	cmp	r2, r3
 80077c8:	d189      	bne.n	80076de <_dtoa_r+0xabe>
 80077ca:	f10b 0b01 	add.w	fp, fp, #1
 80077ce:	2331      	movs	r3, #49	; 0x31
 80077d0:	e796      	b.n	8007700 <_dtoa_r+0xae0>
 80077d2:	4b0a      	ldr	r3, [pc, #40]	; (80077fc <_dtoa_r+0xbdc>)
 80077d4:	f7ff ba99 	b.w	8006d0a <_dtoa_r+0xea>
 80077d8:	9b21      	ldr	r3, [sp, #132]	; 0x84
 80077da:	2b00      	cmp	r3, #0
 80077dc:	f47f aa6d 	bne.w	8006cba <_dtoa_r+0x9a>
 80077e0:	4b07      	ldr	r3, [pc, #28]	; (8007800 <_dtoa_r+0xbe0>)
 80077e2:	f7ff ba92 	b.w	8006d0a <_dtoa_r+0xea>
 80077e6:	9b01      	ldr	r3, [sp, #4]
 80077e8:	2b00      	cmp	r3, #0
 80077ea:	dcb5      	bgt.n	8007758 <_dtoa_r+0xb38>
 80077ec:	9b07      	ldr	r3, [sp, #28]
 80077ee:	2b02      	cmp	r3, #2
 80077f0:	f73f aeb1 	bgt.w	8007556 <_dtoa_r+0x936>
 80077f4:	e7b0      	b.n	8007758 <_dtoa_r+0xb38>
 80077f6:	bf00      	nop
 80077f8:	0800a988 	.word	0x0800a988
 80077fc:	0800a8e8 	.word	0x0800a8e8
 8007800:	0800a90c 	.word	0x0800a90c

08007804 <_free_r>:
 8007804:	b537      	push	{r0, r1, r2, r4, r5, lr}
 8007806:	2900      	cmp	r1, #0
 8007808:	d044      	beq.n	8007894 <_free_r+0x90>
 800780a:	f851 3c04 	ldr.w	r3, [r1, #-4]
 800780e:	9001      	str	r0, [sp, #4]
 8007810:	2b00      	cmp	r3, #0
 8007812:	f1a1 0404 	sub.w	r4, r1, #4
 8007816:	bfb8      	it	lt
 8007818:	18e4      	addlt	r4, r4, r3
 800781a:	f000 f8e7 	bl	80079ec <__malloc_lock>
 800781e:	4a1e      	ldr	r2, [pc, #120]	; (8007898 <_free_r+0x94>)
 8007820:	9801      	ldr	r0, [sp, #4]
 8007822:	6813      	ldr	r3, [r2, #0]
 8007824:	b933      	cbnz	r3, 8007834 <_free_r+0x30>
 8007826:	6063      	str	r3, [r4, #4]
 8007828:	6014      	str	r4, [r2, #0]
 800782a:	b003      	add	sp, #12
 800782c:	e8bd 4030 	ldmia.w	sp!, {r4, r5, lr}
 8007830:	f000 b8e2 	b.w	80079f8 <__malloc_unlock>
 8007834:	42a3      	cmp	r3, r4
 8007836:	d908      	bls.n	800784a <_free_r+0x46>
 8007838:	6825      	ldr	r5, [r4, #0]
 800783a:	1961      	adds	r1, r4, r5
 800783c:	428b      	cmp	r3, r1
 800783e:	bf01      	itttt	eq
 8007840:	6819      	ldreq	r1, [r3, #0]
 8007842:	685b      	ldreq	r3, [r3, #4]
 8007844:	1949      	addeq	r1, r1, r5
 8007846:	6021      	streq	r1, [r4, #0]
 8007848:	e7ed      	b.n	8007826 <_free_r+0x22>
 800784a:	461a      	mov	r2, r3
 800784c:	685b      	ldr	r3, [r3, #4]
 800784e:	b10b      	cbz	r3, 8007854 <_free_r+0x50>
 8007850:	42a3      	cmp	r3, r4
 8007852:	d9fa      	bls.n	800784a <_free_r+0x46>
 8007854:	6811      	ldr	r1, [r2, #0]
 8007856:	1855      	adds	r5, r2, r1
 8007858:	42a5      	cmp	r5, r4
 800785a:	d10b      	bne.n	8007874 <_free_r+0x70>
 800785c:	6824      	ldr	r4, [r4, #0]
 800785e:	4421      	add	r1, r4
 8007860:	1854      	adds	r4, r2, r1
 8007862:	42a3      	cmp	r3, r4
 8007864:	6011      	str	r1, [r2, #0]
 8007866:	d1e0      	bne.n	800782a <_free_r+0x26>
 8007868:	681c      	ldr	r4, [r3, #0]
 800786a:	685b      	ldr	r3, [r3, #4]
 800786c:	6053      	str	r3, [r2, #4]
 800786e:	440c      	add	r4, r1
 8007870:	6014      	str	r4, [r2, #0]
 8007872:	e7da      	b.n	800782a <_free_r+0x26>
 8007874:	d902      	bls.n	800787c <_free_r+0x78>
 8007876:	230c      	movs	r3, #12
 8007878:	6003      	str	r3, [r0, #0]
 800787a:	e7d6      	b.n	800782a <_free_r+0x26>
 800787c:	6825      	ldr	r5, [r4, #0]
 800787e:	1961      	adds	r1, r4, r5
 8007880:	428b      	cmp	r3, r1
 8007882:	bf04      	itt	eq
 8007884:	6819      	ldreq	r1, [r3, #0]
 8007886:	685b      	ldreq	r3, [r3, #4]
 8007888:	6063      	str	r3, [r4, #4]
 800788a:	bf04      	itt	eq
 800788c:	1949      	addeq	r1, r1, r5
 800788e:	6021      	streq	r1, [r4, #0]
 8007890:	6054      	str	r4, [r2, #4]
 8007892:	e7ca      	b.n	800782a <_free_r+0x26>
 8007894:	b003      	add	sp, #12
 8007896:	bd30      	pop	{r4, r5, pc}
 8007898:	2000455c 	.word	0x2000455c

0800789c <malloc>:
 800789c:	4b02      	ldr	r3, [pc, #8]	; (80078a8 <malloc+0xc>)
 800789e:	4601      	mov	r1, r0
 80078a0:	6818      	ldr	r0, [r3, #0]
 80078a2:	f000 b823 	b.w	80078ec <_malloc_r>
 80078a6:	bf00      	nop
 80078a8:	200000ec 	.word	0x200000ec

080078ac <sbrk_aligned>:
 80078ac:	b570      	push	{r4, r5, r6, lr}
 80078ae:	4e0e      	ldr	r6, [pc, #56]	; (80078e8 <sbrk_aligned+0x3c>)
 80078b0:	460c      	mov	r4, r1
 80078b2:	6831      	ldr	r1, [r6, #0]
 80078b4:	4605      	mov	r5, r0
 80078b6:	b911      	cbnz	r1, 80078be <sbrk_aligned+0x12>
 80078b8:	f001 f81a 	bl	80088f0 <_sbrk_r>
 80078bc:	6030      	str	r0, [r6, #0]
 80078be:	4621      	mov	r1, r4
 80078c0:	4628      	mov	r0, r5
 80078c2:	f001 f815 	bl	80088f0 <_sbrk_r>
 80078c6:	1c43      	adds	r3, r0, #1
 80078c8:	d00a      	beq.n	80078e0 <sbrk_aligned+0x34>
 80078ca:	1cc4      	adds	r4, r0, #3
 80078cc:	f024 0403 	bic.w	r4, r4, #3
 80078d0:	42a0      	cmp	r0, r4
 80078d2:	d007      	beq.n	80078e4 <sbrk_aligned+0x38>
 80078d4:	1a21      	subs	r1, r4, r0
 80078d6:	4628      	mov	r0, r5
 80078d8:	f001 f80a 	bl	80088f0 <_sbrk_r>
 80078dc:	3001      	adds	r0, #1
 80078de:	d101      	bne.n	80078e4 <sbrk_aligned+0x38>
 80078e0:	f04f 34ff 	mov.w	r4, #4294967295
 80078e4:	4620      	mov	r0, r4
 80078e6:	bd70      	pop	{r4, r5, r6, pc}
 80078e8:	20004560 	.word	0x20004560

080078ec <_malloc_r>:
 80078ec:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 80078f0:	1ccd      	adds	r5, r1, #3
 80078f2:	f025 0503 	bic.w	r5, r5, #3
 80078f6:	3508      	adds	r5, #8
 80078f8:	2d0c      	cmp	r5, #12
 80078fa:	bf38      	it	cc
 80078fc:	250c      	movcc	r5, #12
 80078fe:	2d00      	cmp	r5, #0
 8007900:	4607      	mov	r7, r0
 8007902:	db01      	blt.n	8007908 <_malloc_r+0x1c>
 8007904:	42a9      	cmp	r1, r5
 8007906:	d905      	bls.n	8007914 <_malloc_r+0x28>
 8007908:	230c      	movs	r3, #12
 800790a:	603b      	str	r3, [r7, #0]
 800790c:	2600      	movs	r6, #0
 800790e:	4630      	mov	r0, r6
 8007910:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 8007914:	f8df 80d0 	ldr.w	r8, [pc, #208]	; 80079e8 <_malloc_r+0xfc>
 8007918:	f000 f868 	bl	80079ec <__malloc_lock>
 800791c:	f8d8 3000 	ldr.w	r3, [r8]
 8007920:	461c      	mov	r4, r3
 8007922:	bb5c      	cbnz	r4, 800797c <_malloc_r+0x90>
 8007924:	4629      	mov	r1, r5
 8007926:	4638      	mov	r0, r7
 8007928:	f7ff ffc0 	bl	80078ac <sbrk_aligned>
 800792c:	1c43      	adds	r3, r0, #1
 800792e:	4604      	mov	r4, r0
 8007930:	d155      	bne.n	80079de <_malloc_r+0xf2>
 8007932:	f8d8 4000 	ldr.w	r4, [r8]
 8007936:	4626      	mov	r6, r4
 8007938:	2e00      	cmp	r6, #0
 800793a:	d145      	bne.n	80079c8 <_malloc_r+0xdc>
 800793c:	2c00      	cmp	r4, #0
 800793e:	d048      	beq.n	80079d2 <_malloc_r+0xe6>
 8007940:	6823      	ldr	r3, [r4, #0]
 8007942:	4631      	mov	r1, r6
 8007944:	4638      	mov	r0, r7
 8007946:	eb04 0903 	add.w	r9, r4, r3
 800794a:	f000 ffd1 	bl	80088f0 <_sbrk_r>
 800794e:	4581      	cmp	r9, r0
 8007950:	d13f      	bne.n	80079d2 <_malloc_r+0xe6>
 8007952:	6821      	ldr	r1, [r4, #0]
 8007954:	1a6d      	subs	r5, r5, r1
 8007956:	4629      	mov	r1, r5
 8007958:	4638      	mov	r0, r7
 800795a:	f7ff ffa7 	bl	80078ac <sbrk_aligned>
 800795e:	3001      	adds	r0, #1
 8007960:	d037      	beq.n	80079d2 <_malloc_r+0xe6>
 8007962:	6823      	ldr	r3, [r4, #0]
 8007964:	442b      	add	r3, r5
 8007966:	6023      	str	r3, [r4, #0]
 8007968:	f8d8 3000 	ldr.w	r3, [r8]
 800796c:	2b00      	cmp	r3, #0
 800796e:	d038      	beq.n	80079e2 <_malloc_r+0xf6>
 8007970:	685a      	ldr	r2, [r3, #4]
 8007972:	42a2      	cmp	r2, r4
 8007974:	d12b      	bne.n	80079ce <_malloc_r+0xe2>
 8007976:	2200      	movs	r2, #0
 8007978:	605a      	str	r2, [r3, #4]
 800797a:	e00f      	b.n	800799c <_malloc_r+0xb0>
 800797c:	6822      	ldr	r2, [r4, #0]
 800797e:	1b52      	subs	r2, r2, r5
 8007980:	d41f      	bmi.n	80079c2 <_malloc_r+0xd6>
 8007982:	2a0b      	cmp	r2, #11
 8007984:	d917      	bls.n	80079b6 <_malloc_r+0xca>
 8007986:	1961      	adds	r1, r4, r5
 8007988:	42a3      	cmp	r3, r4
 800798a:	6025      	str	r5, [r4, #0]
 800798c:	bf18      	it	ne
 800798e:	6059      	strne	r1, [r3, #4]
 8007990:	6863      	ldr	r3, [r4, #4]
 8007992:	bf08      	it	eq
 8007994:	f8c8 1000 	streq.w	r1, [r8]
 8007998:	5162      	str	r2, [r4, r5]
 800799a:	604b      	str	r3, [r1, #4]
 800799c:	4638      	mov	r0, r7
 800799e:	f104 060b 	add.w	r6, r4, #11
 80079a2:	f000 f829 	bl	80079f8 <__malloc_unlock>
 80079a6:	f026 0607 	bic.w	r6, r6, #7
 80079aa:	1d23      	adds	r3, r4, #4
 80079ac:	1af2      	subs	r2, r6, r3
 80079ae:	d0ae      	beq.n	800790e <_malloc_r+0x22>
 80079b0:	1b9b      	subs	r3, r3, r6
 80079b2:	50a3      	str	r3, [r4, r2]
 80079b4:	e7ab      	b.n	800790e <_malloc_r+0x22>
 80079b6:	42a3      	cmp	r3, r4
 80079b8:	6862      	ldr	r2, [r4, #4]
 80079ba:	d1dd      	bne.n	8007978 <_malloc_r+0x8c>
 80079bc:	f8c8 2000 	str.w	r2, [r8]
 80079c0:	e7ec      	b.n	800799c <_malloc_r+0xb0>
 80079c2:	4623      	mov	r3, r4
 80079c4:	6864      	ldr	r4, [r4, #4]
 80079c6:	e7ac      	b.n	8007922 <_malloc_r+0x36>
 80079c8:	4634      	mov	r4, r6
 80079ca:	6876      	ldr	r6, [r6, #4]
 80079cc:	e7b4      	b.n	8007938 <_malloc_r+0x4c>
 80079ce:	4613      	mov	r3, r2
 80079d0:	e7cc      	b.n	800796c <_malloc_r+0x80>
 80079d2:	230c      	movs	r3, #12
 80079d4:	603b      	str	r3, [r7, #0]
 80079d6:	4638      	mov	r0, r7
 80079d8:	f000 f80e 	bl	80079f8 <__malloc_unlock>
 80079dc:	e797      	b.n	800790e <_malloc_r+0x22>
 80079de:	6025      	str	r5, [r4, #0]
 80079e0:	e7dc      	b.n	800799c <_malloc_r+0xb0>
 80079e2:	605b      	str	r3, [r3, #4]
 80079e4:	deff      	udf	#255	; 0xff
 80079e6:	bf00      	nop
 80079e8:	2000455c 	.word	0x2000455c

080079ec <__malloc_lock>:
 80079ec:	4801      	ldr	r0, [pc, #4]	; (80079f4 <__malloc_lock+0x8>)
 80079ee:	f7ff b88a 	b.w	8006b06 <__retarget_lock_acquire_recursive>
 80079f2:	bf00      	nop
 80079f4:	20004558 	.word	0x20004558

080079f8 <__malloc_unlock>:
 80079f8:	4801      	ldr	r0, [pc, #4]	; (8007a00 <__malloc_unlock+0x8>)
 80079fa:	f7ff b885 	b.w	8006b08 <__retarget_lock_release_recursive>
 80079fe:	bf00      	nop
 8007a00:	20004558 	.word	0x20004558

08007a04 <_Balloc>:
 8007a04:	b570      	push	{r4, r5, r6, lr}
 8007a06:	69c6      	ldr	r6, [r0, #28]
 8007a08:	4604      	mov	r4, r0
 8007a0a:	460d      	mov	r5, r1
 8007a0c:	b976      	cbnz	r6, 8007a2c <_Balloc+0x28>
 8007a0e:	2010      	movs	r0, #16
 8007a10:	f7ff ff44 	bl	800789c <malloc>
 8007a14:	4602      	mov	r2, r0
 8007a16:	61e0      	str	r0, [r4, #28]
 8007a18:	b920      	cbnz	r0, 8007a24 <_Balloc+0x20>
 8007a1a:	4b18      	ldr	r3, [pc, #96]	; (8007a7c <_Balloc+0x78>)
 8007a1c:	4818      	ldr	r0, [pc, #96]	; (8007a80 <_Balloc+0x7c>)
 8007a1e:	216b      	movs	r1, #107	; 0x6b
 8007a20:	f000 ff84 	bl	800892c <__assert_func>
 8007a24:	e9c0 6601 	strd	r6, r6, [r0, #4]
 8007a28:	6006      	str	r6, [r0, #0]
 8007a2a:	60c6      	str	r6, [r0, #12]
 8007a2c:	69e6      	ldr	r6, [r4, #28]
 8007a2e:	68f3      	ldr	r3, [r6, #12]
 8007a30:	b183      	cbz	r3, 8007a54 <_Balloc+0x50>
 8007a32:	69e3      	ldr	r3, [r4, #28]
 8007a34:	68db      	ldr	r3, [r3, #12]
 8007a36:	f853 0025 	ldr.w	r0, [r3, r5, lsl #2]
 8007a3a:	b9b8      	cbnz	r0, 8007a6c <_Balloc+0x68>
 8007a3c:	2101      	movs	r1, #1
 8007a3e:	fa01 f605 	lsl.w	r6, r1, r5
 8007a42:	1d72      	adds	r2, r6, #5
 8007a44:	0092      	lsls	r2, r2, #2
 8007a46:	4620      	mov	r0, r4
 8007a48:	f000 ff8e 	bl	8008968 <_calloc_r>
 8007a4c:	b160      	cbz	r0, 8007a68 <_Balloc+0x64>
 8007a4e:	e9c0 5601 	strd	r5, r6, [r0, #4]
 8007a52:	e00e      	b.n	8007a72 <_Balloc+0x6e>
 8007a54:	2221      	movs	r2, #33	; 0x21
 8007a56:	2104      	movs	r1, #4
 8007a58:	4620      	mov	r0, r4
 8007a5a:	f000 ff85 	bl	8008968 <_calloc_r>
 8007a5e:	69e3      	ldr	r3, [r4, #28]
 8007a60:	60f0      	str	r0, [r6, #12]
 8007a62:	68db      	ldr	r3, [r3, #12]
 8007a64:	2b00      	cmp	r3, #0
 8007a66:	d1e4      	bne.n	8007a32 <_Balloc+0x2e>
 8007a68:	2000      	movs	r0, #0
 8007a6a:	bd70      	pop	{r4, r5, r6, pc}
 8007a6c:	6802      	ldr	r2, [r0, #0]
 8007a6e:	f843 2025 	str.w	r2, [r3, r5, lsl #2]
 8007a72:	2300      	movs	r3, #0
 8007a74:	e9c0 3303 	strd	r3, r3, [r0, #12]
 8007a78:	e7f7      	b.n	8007a6a <_Balloc+0x66>
 8007a7a:	bf00      	nop
 8007a7c:	0800a919 	.word	0x0800a919
 8007a80:	0800a999 	.word	0x0800a999

08007a84 <_Bfree>:
 8007a84:	b570      	push	{r4, r5, r6, lr}
 8007a86:	69c6      	ldr	r6, [r0, #28]
 8007a88:	4605      	mov	r5, r0
 8007a8a:	460c      	mov	r4, r1
 8007a8c:	b976      	cbnz	r6, 8007aac <_Bfree+0x28>
 8007a8e:	2010      	movs	r0, #16
 8007a90:	f7ff ff04 	bl	800789c <malloc>
 8007a94:	4602      	mov	r2, r0
 8007a96:	61e8      	str	r0, [r5, #28]
 8007a98:	b920      	cbnz	r0, 8007aa4 <_Bfree+0x20>
 8007a9a:	4b09      	ldr	r3, [pc, #36]	; (8007ac0 <_Bfree+0x3c>)
 8007a9c:	4809      	ldr	r0, [pc, #36]	; (8007ac4 <_Bfree+0x40>)
 8007a9e:	218f      	movs	r1, #143	; 0x8f
 8007aa0:	f000 ff44 	bl	800892c <__assert_func>
 8007aa4:	e9c0 6601 	strd	r6, r6, [r0, #4]
 8007aa8:	6006      	str	r6, [r0, #0]
 8007aaa:	60c6      	str	r6, [r0, #12]
 8007aac:	b13c      	cbz	r4, 8007abe <_Bfree+0x3a>
 8007aae:	69eb      	ldr	r3, [r5, #28]
 8007ab0:	6862      	ldr	r2, [r4, #4]
 8007ab2:	68db      	ldr	r3, [r3, #12]
 8007ab4:	f853 1022 	ldr.w	r1, [r3, r2, lsl #2]
 8007ab8:	6021      	str	r1, [r4, #0]
 8007aba:	f843 4022 	str.w	r4, [r3, r2, lsl #2]
 8007abe:	bd70      	pop	{r4, r5, r6, pc}
 8007ac0:	0800a919 	.word	0x0800a919
 8007ac4:	0800a999 	.word	0x0800a999

08007ac8 <__multadd>:
 8007ac8:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8007acc:	690d      	ldr	r5, [r1, #16]
 8007ace:	4607      	mov	r7, r0
 8007ad0:	460c      	mov	r4, r1
 8007ad2:	461e      	mov	r6, r3
 8007ad4:	f101 0c14 	add.w	ip, r1, #20
 8007ad8:	2000      	movs	r0, #0
 8007ada:	f8dc 3000 	ldr.w	r3, [ip]
 8007ade:	b299      	uxth	r1, r3
 8007ae0:	fb02 6101 	mla	r1, r2, r1, r6
 8007ae4:	0c1e      	lsrs	r6, r3, #16
 8007ae6:	0c0b      	lsrs	r3, r1, #16
 8007ae8:	fb02 3306 	mla	r3, r2, r6, r3
 8007aec:	b289      	uxth	r1, r1
 8007aee:	3001      	adds	r0, #1
 8007af0:	eb01 4103 	add.w	r1, r1, r3, lsl #16
 8007af4:	4285      	cmp	r5, r0
 8007af6:	f84c 1b04 	str.w	r1, [ip], #4
 8007afa:	ea4f 4613 	mov.w	r6, r3, lsr #16
 8007afe:	dcec      	bgt.n	8007ada <__multadd+0x12>
 8007b00:	b30e      	cbz	r6, 8007b46 <__multadd+0x7e>
 8007b02:	68a3      	ldr	r3, [r4, #8]
 8007b04:	42ab      	cmp	r3, r5
 8007b06:	dc19      	bgt.n	8007b3c <__multadd+0x74>
 8007b08:	6861      	ldr	r1, [r4, #4]
 8007b0a:	4638      	mov	r0, r7
 8007b0c:	3101      	adds	r1, #1
 8007b0e:	f7ff ff79 	bl	8007a04 <_Balloc>
 8007b12:	4680      	mov	r8, r0
 8007b14:	b928      	cbnz	r0, 8007b22 <__multadd+0x5a>
 8007b16:	4602      	mov	r2, r0
 8007b18:	4b0c      	ldr	r3, [pc, #48]	; (8007b4c <__multadd+0x84>)
 8007b1a:	480d      	ldr	r0, [pc, #52]	; (8007b50 <__multadd+0x88>)
 8007b1c:	21ba      	movs	r1, #186	; 0xba
 8007b1e:	f000 ff05 	bl	800892c <__assert_func>
 8007b22:	6922      	ldr	r2, [r4, #16]
 8007b24:	3202      	adds	r2, #2
 8007b26:	f104 010c 	add.w	r1, r4, #12
 8007b2a:	0092      	lsls	r2, r2, #2
 8007b2c:	300c      	adds	r0, #12
 8007b2e:	f000 feef 	bl	8008910 <memcpy>
 8007b32:	4621      	mov	r1, r4
 8007b34:	4638      	mov	r0, r7
 8007b36:	f7ff ffa5 	bl	8007a84 <_Bfree>
 8007b3a:	4644      	mov	r4, r8
 8007b3c:	eb04 0385 	add.w	r3, r4, r5, lsl #2
 8007b40:	3501      	adds	r5, #1
 8007b42:	615e      	str	r6, [r3, #20]
 8007b44:	6125      	str	r5, [r4, #16]
 8007b46:	4620      	mov	r0, r4
 8007b48:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8007b4c:	0800a988 	.word	0x0800a988
 8007b50:	0800a999 	.word	0x0800a999

08007b54 <__hi0bits>:
 8007b54:	0c03      	lsrs	r3, r0, #16
 8007b56:	041b      	lsls	r3, r3, #16
 8007b58:	b9d3      	cbnz	r3, 8007b90 <__hi0bits+0x3c>
 8007b5a:	0400      	lsls	r0, r0, #16
 8007b5c:	2310      	movs	r3, #16
 8007b5e:	f010 4f7f 	tst.w	r0, #4278190080	; 0xff000000
 8007b62:	bf04      	itt	eq
 8007b64:	0200      	lsleq	r0, r0, #8
 8007b66:	3308      	addeq	r3, #8
 8007b68:	f010 4f70 	tst.w	r0, #4026531840	; 0xf0000000
 8007b6c:	bf04      	itt	eq
 8007b6e:	0100      	lsleq	r0, r0, #4
 8007b70:	3304      	addeq	r3, #4
 8007b72:	f010 4f40 	tst.w	r0, #3221225472	; 0xc0000000
 8007b76:	bf04      	itt	eq
 8007b78:	0080      	lsleq	r0, r0, #2
 8007b7a:	3302      	addeq	r3, #2
 8007b7c:	2800      	cmp	r0, #0
 8007b7e:	db05      	blt.n	8007b8c <__hi0bits+0x38>
 8007b80:	f010 4f80 	tst.w	r0, #1073741824	; 0x40000000
 8007b84:	f103 0301 	add.w	r3, r3, #1
 8007b88:	bf08      	it	eq
 8007b8a:	2320      	moveq	r3, #32
 8007b8c:	4618      	mov	r0, r3
 8007b8e:	4770      	bx	lr
 8007b90:	2300      	movs	r3, #0
 8007b92:	e7e4      	b.n	8007b5e <__hi0bits+0xa>

08007b94 <__lo0bits>:
 8007b94:	6803      	ldr	r3, [r0, #0]
 8007b96:	f013 0207 	ands.w	r2, r3, #7
 8007b9a:	d00c      	beq.n	8007bb6 <__lo0bits+0x22>
 8007b9c:	07d9      	lsls	r1, r3, #31
 8007b9e:	d422      	bmi.n	8007be6 <__lo0bits+0x52>
 8007ba0:	079a      	lsls	r2, r3, #30
 8007ba2:	bf49      	itett	mi
 8007ba4:	085b      	lsrmi	r3, r3, #1
 8007ba6:	089b      	lsrpl	r3, r3, #2
 8007ba8:	6003      	strmi	r3, [r0, #0]
 8007baa:	2201      	movmi	r2, #1
 8007bac:	bf5c      	itt	pl
 8007bae:	6003      	strpl	r3, [r0, #0]
 8007bb0:	2202      	movpl	r2, #2
 8007bb2:	4610      	mov	r0, r2
 8007bb4:	4770      	bx	lr
 8007bb6:	b299      	uxth	r1, r3
 8007bb8:	b909      	cbnz	r1, 8007bbe <__lo0bits+0x2a>
 8007bba:	0c1b      	lsrs	r3, r3, #16
 8007bbc:	2210      	movs	r2, #16
 8007bbe:	b2d9      	uxtb	r1, r3
 8007bc0:	b909      	cbnz	r1, 8007bc6 <__lo0bits+0x32>
 8007bc2:	3208      	adds	r2, #8
 8007bc4:	0a1b      	lsrs	r3, r3, #8
 8007bc6:	0719      	lsls	r1, r3, #28
 8007bc8:	bf04      	itt	eq
 8007bca:	091b      	lsreq	r3, r3, #4
 8007bcc:	3204      	addeq	r2, #4
 8007bce:	0799      	lsls	r1, r3, #30
 8007bd0:	bf04      	itt	eq
 8007bd2:	089b      	lsreq	r3, r3, #2
 8007bd4:	3202      	addeq	r2, #2
 8007bd6:	07d9      	lsls	r1, r3, #31
 8007bd8:	d403      	bmi.n	8007be2 <__lo0bits+0x4e>
 8007bda:	085b      	lsrs	r3, r3, #1
 8007bdc:	f102 0201 	add.w	r2, r2, #1
 8007be0:	d003      	beq.n	8007bea <__lo0bits+0x56>
 8007be2:	6003      	str	r3, [r0, #0]
 8007be4:	e7e5      	b.n	8007bb2 <__lo0bits+0x1e>
 8007be6:	2200      	movs	r2, #0
 8007be8:	e7e3      	b.n	8007bb2 <__lo0bits+0x1e>
 8007bea:	2220      	movs	r2, #32
 8007bec:	e7e1      	b.n	8007bb2 <__lo0bits+0x1e>
	...

08007bf0 <__i2b>:
 8007bf0:	b510      	push	{r4, lr}
 8007bf2:	460c      	mov	r4, r1
 8007bf4:	2101      	movs	r1, #1
 8007bf6:	f7ff ff05 	bl	8007a04 <_Balloc>
 8007bfa:	4602      	mov	r2, r0
 8007bfc:	b928      	cbnz	r0, 8007c0a <__i2b+0x1a>
 8007bfe:	4b05      	ldr	r3, [pc, #20]	; (8007c14 <__i2b+0x24>)
 8007c00:	4805      	ldr	r0, [pc, #20]	; (8007c18 <__i2b+0x28>)
 8007c02:	f240 1145 	movw	r1, #325	; 0x145
 8007c06:	f000 fe91 	bl	800892c <__assert_func>
 8007c0a:	2301      	movs	r3, #1
 8007c0c:	6144      	str	r4, [r0, #20]
 8007c0e:	6103      	str	r3, [r0, #16]
 8007c10:	bd10      	pop	{r4, pc}
 8007c12:	bf00      	nop
 8007c14:	0800a988 	.word	0x0800a988
 8007c18:	0800a999 	.word	0x0800a999

08007c1c <__multiply>:
 8007c1c:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8007c20:	4691      	mov	r9, r2
 8007c22:	690a      	ldr	r2, [r1, #16]
 8007c24:	f8d9 3010 	ldr.w	r3, [r9, #16]
 8007c28:	429a      	cmp	r2, r3
 8007c2a:	bfb8      	it	lt
 8007c2c:	460b      	movlt	r3, r1
 8007c2e:	460c      	mov	r4, r1
 8007c30:	bfbc      	itt	lt
 8007c32:	464c      	movlt	r4, r9
 8007c34:	4699      	movlt	r9, r3
 8007c36:	6927      	ldr	r7, [r4, #16]
 8007c38:	f8d9 a010 	ldr.w	sl, [r9, #16]
 8007c3c:	68a3      	ldr	r3, [r4, #8]
 8007c3e:	6861      	ldr	r1, [r4, #4]
 8007c40:	eb07 060a 	add.w	r6, r7, sl
 8007c44:	42b3      	cmp	r3, r6
 8007c46:	b085      	sub	sp, #20
 8007c48:	bfb8      	it	lt
 8007c4a:	3101      	addlt	r1, #1
 8007c4c:	f7ff feda 	bl	8007a04 <_Balloc>
 8007c50:	b930      	cbnz	r0, 8007c60 <__multiply+0x44>
 8007c52:	4602      	mov	r2, r0
 8007c54:	4b44      	ldr	r3, [pc, #272]	; (8007d68 <__multiply+0x14c>)
 8007c56:	4845      	ldr	r0, [pc, #276]	; (8007d6c <__multiply+0x150>)
 8007c58:	f44f 71b1 	mov.w	r1, #354	; 0x162
 8007c5c:	f000 fe66 	bl	800892c <__assert_func>
 8007c60:	f100 0514 	add.w	r5, r0, #20
 8007c64:	eb05 0886 	add.w	r8, r5, r6, lsl #2
 8007c68:	462b      	mov	r3, r5
 8007c6a:	2200      	movs	r2, #0
 8007c6c:	4543      	cmp	r3, r8
 8007c6e:	d321      	bcc.n	8007cb4 <__multiply+0x98>
 8007c70:	f104 0314 	add.w	r3, r4, #20
 8007c74:	eb03 0787 	add.w	r7, r3, r7, lsl #2
 8007c78:	f109 0314 	add.w	r3, r9, #20
 8007c7c:	eb03 028a 	add.w	r2, r3, sl, lsl #2
 8007c80:	9202      	str	r2, [sp, #8]
 8007c82:	1b3a      	subs	r2, r7, r4
 8007c84:	3a15      	subs	r2, #21
 8007c86:	f022 0203 	bic.w	r2, r2, #3
 8007c8a:	3204      	adds	r2, #4
 8007c8c:	f104 0115 	add.w	r1, r4, #21
 8007c90:	428f      	cmp	r7, r1
 8007c92:	bf38      	it	cc
 8007c94:	2204      	movcc	r2, #4
 8007c96:	9201      	str	r2, [sp, #4]
 8007c98:	9a02      	ldr	r2, [sp, #8]
 8007c9a:	9303      	str	r3, [sp, #12]
 8007c9c:	429a      	cmp	r2, r3
 8007c9e:	d80c      	bhi.n	8007cba <__multiply+0x9e>
 8007ca0:	2e00      	cmp	r6, #0
 8007ca2:	dd03      	ble.n	8007cac <__multiply+0x90>
 8007ca4:	f858 3d04 	ldr.w	r3, [r8, #-4]!
 8007ca8:	2b00      	cmp	r3, #0
 8007caa:	d05b      	beq.n	8007d64 <__multiply+0x148>
 8007cac:	6106      	str	r6, [r0, #16]
 8007cae:	b005      	add	sp, #20
 8007cb0:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8007cb4:	f843 2b04 	str.w	r2, [r3], #4
 8007cb8:	e7d8      	b.n	8007c6c <__multiply+0x50>
 8007cba:	f8b3 a000 	ldrh.w	sl, [r3]
 8007cbe:	f1ba 0f00 	cmp.w	sl, #0
 8007cc2:	d024      	beq.n	8007d0e <__multiply+0xf2>
 8007cc4:	f104 0e14 	add.w	lr, r4, #20
 8007cc8:	46a9      	mov	r9, r5
 8007cca:	f04f 0c00 	mov.w	ip, #0
 8007cce:	f85e 2b04 	ldr.w	r2, [lr], #4
 8007cd2:	f8d9 1000 	ldr.w	r1, [r9]
 8007cd6:	fa1f fb82 	uxth.w	fp, r2
 8007cda:	b289      	uxth	r1, r1
 8007cdc:	fb0a 110b 	mla	r1, sl, fp, r1
 8007ce0:	ea4f 4b12 	mov.w	fp, r2, lsr #16
 8007ce4:	f8d9 2000 	ldr.w	r2, [r9]
 8007ce8:	4461      	add	r1, ip
 8007cea:	ea4f 4c12 	mov.w	ip, r2, lsr #16
 8007cee:	fb0a c20b 	mla	r2, sl, fp, ip
 8007cf2:	eb02 4211 	add.w	r2, r2, r1, lsr #16
 8007cf6:	b289      	uxth	r1, r1
 8007cf8:	ea41 4102 	orr.w	r1, r1, r2, lsl #16
 8007cfc:	4577      	cmp	r7, lr
 8007cfe:	f849 1b04 	str.w	r1, [r9], #4
 8007d02:	ea4f 4c12 	mov.w	ip, r2, lsr #16
 8007d06:	d8e2      	bhi.n	8007cce <__multiply+0xb2>
 8007d08:	9a01      	ldr	r2, [sp, #4]
 8007d0a:	f845 c002 	str.w	ip, [r5, r2]
 8007d0e:	9a03      	ldr	r2, [sp, #12]
 8007d10:	f8b2 9002 	ldrh.w	r9, [r2, #2]
 8007d14:	3304      	adds	r3, #4
 8007d16:	f1b9 0f00 	cmp.w	r9, #0
 8007d1a:	d021      	beq.n	8007d60 <__multiply+0x144>
 8007d1c:	6829      	ldr	r1, [r5, #0]
 8007d1e:	f104 0c14 	add.w	ip, r4, #20
 8007d22:	46ae      	mov	lr, r5
 8007d24:	f04f 0a00 	mov.w	sl, #0
 8007d28:	f8bc b000 	ldrh.w	fp, [ip]
 8007d2c:	f8be 2002 	ldrh.w	r2, [lr, #2]
 8007d30:	fb09 220b 	mla	r2, r9, fp, r2
 8007d34:	4452      	add	r2, sl
 8007d36:	b289      	uxth	r1, r1
 8007d38:	ea41 4102 	orr.w	r1, r1, r2, lsl #16
 8007d3c:	f84e 1b04 	str.w	r1, [lr], #4
 8007d40:	f85c 1b04 	ldr.w	r1, [ip], #4
 8007d44:	ea4f 4a11 	mov.w	sl, r1, lsr #16
 8007d48:	f8be 1000 	ldrh.w	r1, [lr]
 8007d4c:	fb09 110a 	mla	r1, r9, sl, r1
 8007d50:	eb01 4112 	add.w	r1, r1, r2, lsr #16
 8007d54:	4567      	cmp	r7, ip
 8007d56:	ea4f 4a11 	mov.w	sl, r1, lsr #16
 8007d5a:	d8e5      	bhi.n	8007d28 <__multiply+0x10c>
 8007d5c:	9a01      	ldr	r2, [sp, #4]
 8007d5e:	50a9      	str	r1, [r5, r2]
 8007d60:	3504      	adds	r5, #4
 8007d62:	e799      	b.n	8007c98 <__multiply+0x7c>
 8007d64:	3e01      	subs	r6, #1
 8007d66:	e79b      	b.n	8007ca0 <__multiply+0x84>
 8007d68:	0800a988 	.word	0x0800a988
 8007d6c:	0800a999 	.word	0x0800a999

08007d70 <__pow5mult>:
 8007d70:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 8007d74:	4615      	mov	r5, r2
 8007d76:	f012 0203 	ands.w	r2, r2, #3
 8007d7a:	4606      	mov	r6, r0
 8007d7c:	460f      	mov	r7, r1
 8007d7e:	d007      	beq.n	8007d90 <__pow5mult+0x20>
 8007d80:	4c25      	ldr	r4, [pc, #148]	; (8007e18 <__pow5mult+0xa8>)
 8007d82:	3a01      	subs	r2, #1
 8007d84:	2300      	movs	r3, #0
 8007d86:	f854 2022 	ldr.w	r2, [r4, r2, lsl #2]
 8007d8a:	f7ff fe9d 	bl	8007ac8 <__multadd>
 8007d8e:	4607      	mov	r7, r0
 8007d90:	10ad      	asrs	r5, r5, #2
 8007d92:	d03d      	beq.n	8007e10 <__pow5mult+0xa0>
 8007d94:	69f4      	ldr	r4, [r6, #28]
 8007d96:	b97c      	cbnz	r4, 8007db8 <__pow5mult+0x48>
 8007d98:	2010      	movs	r0, #16
 8007d9a:	f7ff fd7f 	bl	800789c <malloc>
 8007d9e:	4602      	mov	r2, r0
 8007da0:	61f0      	str	r0, [r6, #28]
 8007da2:	b928      	cbnz	r0, 8007db0 <__pow5mult+0x40>
 8007da4:	4b1d      	ldr	r3, [pc, #116]	; (8007e1c <__pow5mult+0xac>)
 8007da6:	481e      	ldr	r0, [pc, #120]	; (8007e20 <__pow5mult+0xb0>)
 8007da8:	f240 11b3 	movw	r1, #435	; 0x1b3
 8007dac:	f000 fdbe 	bl	800892c <__assert_func>
 8007db0:	e9c0 4401 	strd	r4, r4, [r0, #4]
 8007db4:	6004      	str	r4, [r0, #0]
 8007db6:	60c4      	str	r4, [r0, #12]
 8007db8:	f8d6 801c 	ldr.w	r8, [r6, #28]
 8007dbc:	f8d8 4008 	ldr.w	r4, [r8, #8]
 8007dc0:	b94c      	cbnz	r4, 8007dd6 <__pow5mult+0x66>
 8007dc2:	f240 2171 	movw	r1, #625	; 0x271
 8007dc6:	4630      	mov	r0, r6
 8007dc8:	f7ff ff12 	bl	8007bf0 <__i2b>
 8007dcc:	2300      	movs	r3, #0
 8007dce:	f8c8 0008 	str.w	r0, [r8, #8]
 8007dd2:	4604      	mov	r4, r0
 8007dd4:	6003      	str	r3, [r0, #0]
 8007dd6:	f04f 0900 	mov.w	r9, #0
 8007dda:	07eb      	lsls	r3, r5, #31
 8007ddc:	d50a      	bpl.n	8007df4 <__pow5mult+0x84>
 8007dde:	4639      	mov	r1, r7
 8007de0:	4622      	mov	r2, r4
 8007de2:	4630      	mov	r0, r6
 8007de4:	f7ff ff1a 	bl	8007c1c <__multiply>
 8007de8:	4639      	mov	r1, r7
 8007dea:	4680      	mov	r8, r0
 8007dec:	4630      	mov	r0, r6
 8007dee:	f7ff fe49 	bl	8007a84 <_Bfree>
 8007df2:	4647      	mov	r7, r8
 8007df4:	106d      	asrs	r5, r5, #1
 8007df6:	d00b      	beq.n	8007e10 <__pow5mult+0xa0>
 8007df8:	6820      	ldr	r0, [r4, #0]
 8007dfa:	b938      	cbnz	r0, 8007e0c <__pow5mult+0x9c>
 8007dfc:	4622      	mov	r2, r4
 8007dfe:	4621      	mov	r1, r4
 8007e00:	4630      	mov	r0, r6
 8007e02:	f7ff ff0b 	bl	8007c1c <__multiply>
 8007e06:	6020      	str	r0, [r4, #0]
 8007e08:	f8c0 9000 	str.w	r9, [r0]
 8007e0c:	4604      	mov	r4, r0
 8007e0e:	e7e4      	b.n	8007dda <__pow5mult+0x6a>
 8007e10:	4638      	mov	r0, r7
 8007e12:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 8007e16:	bf00      	nop
 8007e18:	0800aae8 	.word	0x0800aae8
 8007e1c:	0800a919 	.word	0x0800a919
 8007e20:	0800a999 	.word	0x0800a999

08007e24 <__lshift>:
 8007e24:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8007e28:	460c      	mov	r4, r1
 8007e2a:	6849      	ldr	r1, [r1, #4]
 8007e2c:	6923      	ldr	r3, [r4, #16]
 8007e2e:	eb03 1862 	add.w	r8, r3, r2, asr #5
 8007e32:	68a3      	ldr	r3, [r4, #8]
 8007e34:	4607      	mov	r7, r0
 8007e36:	4691      	mov	r9, r2
 8007e38:	ea4f 1a62 	mov.w	sl, r2, asr #5
 8007e3c:	f108 0601 	add.w	r6, r8, #1
 8007e40:	42b3      	cmp	r3, r6
 8007e42:	db0b      	blt.n	8007e5c <__lshift+0x38>
 8007e44:	4638      	mov	r0, r7
 8007e46:	f7ff fddd 	bl	8007a04 <_Balloc>
 8007e4a:	4605      	mov	r5, r0
 8007e4c:	b948      	cbnz	r0, 8007e62 <__lshift+0x3e>
 8007e4e:	4602      	mov	r2, r0
 8007e50:	4b28      	ldr	r3, [pc, #160]	; (8007ef4 <__lshift+0xd0>)
 8007e52:	4829      	ldr	r0, [pc, #164]	; (8007ef8 <__lshift+0xd4>)
 8007e54:	f44f 71ef 	mov.w	r1, #478	; 0x1de
 8007e58:	f000 fd68 	bl	800892c <__assert_func>
 8007e5c:	3101      	adds	r1, #1
 8007e5e:	005b      	lsls	r3, r3, #1
 8007e60:	e7ee      	b.n	8007e40 <__lshift+0x1c>
 8007e62:	2300      	movs	r3, #0
 8007e64:	f100 0114 	add.w	r1, r0, #20
 8007e68:	f100 0210 	add.w	r2, r0, #16
 8007e6c:	4618      	mov	r0, r3
 8007e6e:	4553      	cmp	r3, sl
 8007e70:	db33      	blt.n	8007eda <__lshift+0xb6>
 8007e72:	6920      	ldr	r0, [r4, #16]
 8007e74:	ea2a 7aea 	bic.w	sl, sl, sl, asr #31
 8007e78:	f104 0314 	add.w	r3, r4, #20
 8007e7c:	f019 091f 	ands.w	r9, r9, #31
 8007e80:	eb01 018a 	add.w	r1, r1, sl, lsl #2
 8007e84:	eb03 0c80 	add.w	ip, r3, r0, lsl #2
 8007e88:	d02b      	beq.n	8007ee2 <__lshift+0xbe>
 8007e8a:	f1c9 0e20 	rsb	lr, r9, #32
 8007e8e:	468a      	mov	sl, r1
 8007e90:	2200      	movs	r2, #0
 8007e92:	6818      	ldr	r0, [r3, #0]
 8007e94:	fa00 f009 	lsl.w	r0, r0, r9
 8007e98:	4310      	orrs	r0, r2
 8007e9a:	f84a 0b04 	str.w	r0, [sl], #4
 8007e9e:	f853 2b04 	ldr.w	r2, [r3], #4
 8007ea2:	459c      	cmp	ip, r3
 8007ea4:	fa22 f20e 	lsr.w	r2, r2, lr
 8007ea8:	d8f3      	bhi.n	8007e92 <__lshift+0x6e>
 8007eaa:	ebac 0304 	sub.w	r3, ip, r4
 8007eae:	3b15      	subs	r3, #21
 8007eb0:	f023 0303 	bic.w	r3, r3, #3
 8007eb4:	3304      	adds	r3, #4
 8007eb6:	f104 0015 	add.w	r0, r4, #21
 8007eba:	4584      	cmp	ip, r0
 8007ebc:	bf38      	it	cc
 8007ebe:	2304      	movcc	r3, #4
 8007ec0:	50ca      	str	r2, [r1, r3]
 8007ec2:	b10a      	cbz	r2, 8007ec8 <__lshift+0xa4>
 8007ec4:	f108 0602 	add.w	r6, r8, #2
 8007ec8:	3e01      	subs	r6, #1
 8007eca:	4638      	mov	r0, r7
 8007ecc:	612e      	str	r6, [r5, #16]
 8007ece:	4621      	mov	r1, r4
 8007ed0:	f7ff fdd8 	bl	8007a84 <_Bfree>
 8007ed4:	4628      	mov	r0, r5
 8007ed6:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8007eda:	f842 0f04 	str.w	r0, [r2, #4]!
 8007ede:	3301      	adds	r3, #1
 8007ee0:	e7c5      	b.n	8007e6e <__lshift+0x4a>
 8007ee2:	3904      	subs	r1, #4
 8007ee4:	f853 2b04 	ldr.w	r2, [r3], #4
 8007ee8:	f841 2f04 	str.w	r2, [r1, #4]!
 8007eec:	459c      	cmp	ip, r3
 8007eee:	d8f9      	bhi.n	8007ee4 <__lshift+0xc0>
 8007ef0:	e7ea      	b.n	8007ec8 <__lshift+0xa4>
 8007ef2:	bf00      	nop
 8007ef4:	0800a988 	.word	0x0800a988
 8007ef8:	0800a999 	.word	0x0800a999

08007efc <__mcmp>:
 8007efc:	b530      	push	{r4, r5, lr}
 8007efe:	6902      	ldr	r2, [r0, #16]
 8007f00:	690c      	ldr	r4, [r1, #16]
 8007f02:	1b12      	subs	r2, r2, r4
 8007f04:	d10e      	bne.n	8007f24 <__mcmp+0x28>
 8007f06:	f100 0314 	add.w	r3, r0, #20
 8007f0a:	3114      	adds	r1, #20
 8007f0c:	eb03 0084 	add.w	r0, r3, r4, lsl #2
 8007f10:	eb01 0184 	add.w	r1, r1, r4, lsl #2
 8007f14:	f850 5d04 	ldr.w	r5, [r0, #-4]!
 8007f18:	f851 4d04 	ldr.w	r4, [r1, #-4]!
 8007f1c:	42a5      	cmp	r5, r4
 8007f1e:	d003      	beq.n	8007f28 <__mcmp+0x2c>
 8007f20:	d305      	bcc.n	8007f2e <__mcmp+0x32>
 8007f22:	2201      	movs	r2, #1
 8007f24:	4610      	mov	r0, r2
 8007f26:	bd30      	pop	{r4, r5, pc}
 8007f28:	4283      	cmp	r3, r0
 8007f2a:	d3f3      	bcc.n	8007f14 <__mcmp+0x18>
 8007f2c:	e7fa      	b.n	8007f24 <__mcmp+0x28>
 8007f2e:	f04f 32ff 	mov.w	r2, #4294967295
 8007f32:	e7f7      	b.n	8007f24 <__mcmp+0x28>

08007f34 <__mdiff>:
 8007f34:	e92d 4ff8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8007f38:	460c      	mov	r4, r1
 8007f3a:	4606      	mov	r6, r0
 8007f3c:	4611      	mov	r1, r2
 8007f3e:	4620      	mov	r0, r4
 8007f40:	4690      	mov	r8, r2
 8007f42:	f7ff ffdb 	bl	8007efc <__mcmp>
 8007f46:	1e05      	subs	r5, r0, #0
 8007f48:	d110      	bne.n	8007f6c <__mdiff+0x38>
 8007f4a:	4629      	mov	r1, r5
 8007f4c:	4630      	mov	r0, r6
 8007f4e:	f7ff fd59 	bl	8007a04 <_Balloc>
 8007f52:	b930      	cbnz	r0, 8007f62 <__mdiff+0x2e>
 8007f54:	4b3a      	ldr	r3, [pc, #232]	; (8008040 <__mdiff+0x10c>)
 8007f56:	4602      	mov	r2, r0
 8007f58:	f240 2137 	movw	r1, #567	; 0x237
 8007f5c:	4839      	ldr	r0, [pc, #228]	; (8008044 <__mdiff+0x110>)
 8007f5e:	f000 fce5 	bl	800892c <__assert_func>
 8007f62:	2301      	movs	r3, #1
 8007f64:	e9c0 3504 	strd	r3, r5, [r0, #16]
 8007f68:	e8bd 8ff8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8007f6c:	bfa4      	itt	ge
 8007f6e:	4643      	movge	r3, r8
 8007f70:	46a0      	movge	r8, r4
 8007f72:	4630      	mov	r0, r6
 8007f74:	f8d8 1004 	ldr.w	r1, [r8, #4]
 8007f78:	bfa6      	itte	ge
 8007f7a:	461c      	movge	r4, r3
 8007f7c:	2500      	movge	r5, #0
 8007f7e:	2501      	movlt	r5, #1
 8007f80:	f7ff fd40 	bl	8007a04 <_Balloc>
 8007f84:	b920      	cbnz	r0, 8007f90 <__mdiff+0x5c>
 8007f86:	4b2e      	ldr	r3, [pc, #184]	; (8008040 <__mdiff+0x10c>)
 8007f88:	4602      	mov	r2, r0
 8007f8a:	f240 2145 	movw	r1, #581	; 0x245
 8007f8e:	e7e5      	b.n	8007f5c <__mdiff+0x28>
 8007f90:	f8d8 7010 	ldr.w	r7, [r8, #16]
 8007f94:	6926      	ldr	r6, [r4, #16]
 8007f96:	60c5      	str	r5, [r0, #12]
 8007f98:	f104 0914 	add.w	r9, r4, #20
 8007f9c:	f108 0514 	add.w	r5, r8, #20
 8007fa0:	f100 0e14 	add.w	lr, r0, #20
 8007fa4:	eb05 0c87 	add.w	ip, r5, r7, lsl #2
 8007fa8:	eb09 0686 	add.w	r6, r9, r6, lsl #2
 8007fac:	f108 0210 	add.w	r2, r8, #16
 8007fb0:	46f2      	mov	sl, lr
 8007fb2:	2100      	movs	r1, #0
 8007fb4:	f859 3b04 	ldr.w	r3, [r9], #4
 8007fb8:	f852 bf04 	ldr.w	fp, [r2, #4]!
 8007fbc:	fa11 f88b 	uxtah	r8, r1, fp
 8007fc0:	b299      	uxth	r1, r3
 8007fc2:	0c1b      	lsrs	r3, r3, #16
 8007fc4:	eba8 0801 	sub.w	r8, r8, r1
 8007fc8:	ebc3 431b 	rsb	r3, r3, fp, lsr #16
 8007fcc:	eb03 4328 	add.w	r3, r3, r8, asr #16
 8007fd0:	fa1f f888 	uxth.w	r8, r8
 8007fd4:	1419      	asrs	r1, r3, #16
 8007fd6:	454e      	cmp	r6, r9
 8007fd8:	ea48 4303 	orr.w	r3, r8, r3, lsl #16
 8007fdc:	f84a 3b04 	str.w	r3, [sl], #4
 8007fe0:	d8e8      	bhi.n	8007fb4 <__mdiff+0x80>
 8007fe2:	1b33      	subs	r3, r6, r4
 8007fe4:	3b15      	subs	r3, #21
 8007fe6:	f023 0303 	bic.w	r3, r3, #3
 8007fea:	3304      	adds	r3, #4
 8007fec:	3415      	adds	r4, #21
 8007fee:	42a6      	cmp	r6, r4
 8007ff0:	bf38      	it	cc
 8007ff2:	2304      	movcc	r3, #4
 8007ff4:	441d      	add	r5, r3
 8007ff6:	4473      	add	r3, lr
 8007ff8:	469e      	mov	lr, r3
 8007ffa:	462e      	mov	r6, r5
 8007ffc:	4566      	cmp	r6, ip
 8007ffe:	d30e      	bcc.n	800801e <__mdiff+0xea>
 8008000:	f10c 0203 	add.w	r2, ip, #3
 8008004:	1b52      	subs	r2, r2, r5
 8008006:	f022 0203 	bic.w	r2, r2, #3
 800800a:	3d03      	subs	r5, #3
 800800c:	45ac      	cmp	ip, r5
 800800e:	bf38      	it	cc
 8008010:	2200      	movcc	r2, #0
 8008012:	4413      	add	r3, r2
 8008014:	f853 2d04 	ldr.w	r2, [r3, #-4]!
 8008018:	b17a      	cbz	r2, 800803a <__mdiff+0x106>
 800801a:	6107      	str	r7, [r0, #16]
 800801c:	e7a4      	b.n	8007f68 <__mdiff+0x34>
 800801e:	f856 8b04 	ldr.w	r8, [r6], #4
 8008022:	fa11 f288 	uxtah	r2, r1, r8
 8008026:	1414      	asrs	r4, r2, #16
 8008028:	eb04 4418 	add.w	r4, r4, r8, lsr #16
 800802c:	b292      	uxth	r2, r2
 800802e:	ea42 4204 	orr.w	r2, r2, r4, lsl #16
 8008032:	f84e 2b04 	str.w	r2, [lr], #4
 8008036:	1421      	asrs	r1, r4, #16
 8008038:	e7e0      	b.n	8007ffc <__mdiff+0xc8>
 800803a:	3f01      	subs	r7, #1
 800803c:	e7ea      	b.n	8008014 <__mdiff+0xe0>
 800803e:	bf00      	nop
 8008040:	0800a988 	.word	0x0800a988
 8008044:	0800a999 	.word	0x0800a999

08008048 <__d2b>:
 8008048:	e92d 43f7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, lr}
 800804c:	460f      	mov	r7, r1
 800804e:	2101      	movs	r1, #1
 8008050:	ec59 8b10 	vmov	r8, r9, d0
 8008054:	4616      	mov	r6, r2
 8008056:	f7ff fcd5 	bl	8007a04 <_Balloc>
 800805a:	4604      	mov	r4, r0
 800805c:	b930      	cbnz	r0, 800806c <__d2b+0x24>
 800805e:	4602      	mov	r2, r0
 8008060:	4b24      	ldr	r3, [pc, #144]	; (80080f4 <__d2b+0xac>)
 8008062:	4825      	ldr	r0, [pc, #148]	; (80080f8 <__d2b+0xb0>)
 8008064:	f240 310f 	movw	r1, #783	; 0x30f
 8008068:	f000 fc60 	bl	800892c <__assert_func>
 800806c:	f3c9 550a 	ubfx	r5, r9, #20, #11
 8008070:	f3c9 0313 	ubfx	r3, r9, #0, #20
 8008074:	bb2d      	cbnz	r5, 80080c2 <__d2b+0x7a>
 8008076:	9301      	str	r3, [sp, #4]
 8008078:	f1b8 0300 	subs.w	r3, r8, #0
 800807c:	d026      	beq.n	80080cc <__d2b+0x84>
 800807e:	4668      	mov	r0, sp
 8008080:	9300      	str	r3, [sp, #0]
 8008082:	f7ff fd87 	bl	8007b94 <__lo0bits>
 8008086:	e9dd 1200 	ldrd	r1, r2, [sp]
 800808a:	b1e8      	cbz	r0, 80080c8 <__d2b+0x80>
 800808c:	f1c0 0320 	rsb	r3, r0, #32
 8008090:	fa02 f303 	lsl.w	r3, r2, r3
 8008094:	430b      	orrs	r3, r1
 8008096:	40c2      	lsrs	r2, r0
 8008098:	6163      	str	r3, [r4, #20]
 800809a:	9201      	str	r2, [sp, #4]
 800809c:	9b01      	ldr	r3, [sp, #4]
 800809e:	61a3      	str	r3, [r4, #24]
 80080a0:	2b00      	cmp	r3, #0
 80080a2:	bf14      	ite	ne
 80080a4:	2202      	movne	r2, #2
 80080a6:	2201      	moveq	r2, #1
 80080a8:	6122      	str	r2, [r4, #16]
 80080aa:	b1bd      	cbz	r5, 80080dc <__d2b+0x94>
 80080ac:	f2a5 4533 	subw	r5, r5, #1075	; 0x433
 80080b0:	4405      	add	r5, r0
 80080b2:	603d      	str	r5, [r7, #0]
 80080b4:	f1c0 0035 	rsb	r0, r0, #53	; 0x35
 80080b8:	6030      	str	r0, [r6, #0]
 80080ba:	4620      	mov	r0, r4
 80080bc:	b003      	add	sp, #12
 80080be:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
 80080c2:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
 80080c6:	e7d6      	b.n	8008076 <__d2b+0x2e>
 80080c8:	6161      	str	r1, [r4, #20]
 80080ca:	e7e7      	b.n	800809c <__d2b+0x54>
 80080cc:	a801      	add	r0, sp, #4
 80080ce:	f7ff fd61 	bl	8007b94 <__lo0bits>
 80080d2:	9b01      	ldr	r3, [sp, #4]
 80080d4:	6163      	str	r3, [r4, #20]
 80080d6:	3020      	adds	r0, #32
 80080d8:	2201      	movs	r2, #1
 80080da:	e7e5      	b.n	80080a8 <__d2b+0x60>
 80080dc:	eb04 0382 	add.w	r3, r4, r2, lsl #2
 80080e0:	f2a0 4032 	subw	r0, r0, #1074	; 0x432
 80080e4:	6038      	str	r0, [r7, #0]
 80080e6:	6918      	ldr	r0, [r3, #16]
 80080e8:	f7ff fd34 	bl	8007b54 <__hi0bits>
 80080ec:	ebc0 1042 	rsb	r0, r0, r2, lsl #5
 80080f0:	e7e2      	b.n	80080b8 <__d2b+0x70>
 80080f2:	bf00      	nop
 80080f4:	0800a988 	.word	0x0800a988
 80080f8:	0800a999 	.word	0x0800a999

080080fc <__ssputs_r>:
 80080fc:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8008100:	688e      	ldr	r6, [r1, #8]
 8008102:	461f      	mov	r7, r3
 8008104:	42be      	cmp	r6, r7
 8008106:	680b      	ldr	r3, [r1, #0]
 8008108:	4682      	mov	sl, r0
 800810a:	460c      	mov	r4, r1
 800810c:	4690      	mov	r8, r2
 800810e:	d82c      	bhi.n	800816a <__ssputs_r+0x6e>
 8008110:	898a      	ldrh	r2, [r1, #12]
 8008112:	f412 6f90 	tst.w	r2, #1152	; 0x480
 8008116:	d026      	beq.n	8008166 <__ssputs_r+0x6a>
 8008118:	6965      	ldr	r5, [r4, #20]
 800811a:	6909      	ldr	r1, [r1, #16]
 800811c:	eb05 0545 	add.w	r5, r5, r5, lsl #1
 8008120:	eba3 0901 	sub.w	r9, r3, r1
 8008124:	eb05 75d5 	add.w	r5, r5, r5, lsr #31
 8008128:	1c7b      	adds	r3, r7, #1
 800812a:	444b      	add	r3, r9
 800812c:	106d      	asrs	r5, r5, #1
 800812e:	429d      	cmp	r5, r3
 8008130:	bf38      	it	cc
 8008132:	461d      	movcc	r5, r3
 8008134:	0553      	lsls	r3, r2, #21
 8008136:	d527      	bpl.n	8008188 <__ssputs_r+0x8c>
 8008138:	4629      	mov	r1, r5
 800813a:	f7ff fbd7 	bl	80078ec <_malloc_r>
 800813e:	4606      	mov	r6, r0
 8008140:	b360      	cbz	r0, 800819c <__ssputs_r+0xa0>
 8008142:	6921      	ldr	r1, [r4, #16]
 8008144:	464a      	mov	r2, r9
 8008146:	f000 fbe3 	bl	8008910 <memcpy>
 800814a:	89a3      	ldrh	r3, [r4, #12]
 800814c:	f423 6390 	bic.w	r3, r3, #1152	; 0x480
 8008150:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 8008154:	81a3      	strh	r3, [r4, #12]
 8008156:	6126      	str	r6, [r4, #16]
 8008158:	6165      	str	r5, [r4, #20]
 800815a:	444e      	add	r6, r9
 800815c:	eba5 0509 	sub.w	r5, r5, r9
 8008160:	6026      	str	r6, [r4, #0]
 8008162:	60a5      	str	r5, [r4, #8]
 8008164:	463e      	mov	r6, r7
 8008166:	42be      	cmp	r6, r7
 8008168:	d900      	bls.n	800816c <__ssputs_r+0x70>
 800816a:	463e      	mov	r6, r7
 800816c:	6820      	ldr	r0, [r4, #0]
 800816e:	4632      	mov	r2, r6
 8008170:	4641      	mov	r1, r8
 8008172:	f000 fba3 	bl	80088bc <memmove>
 8008176:	68a3      	ldr	r3, [r4, #8]
 8008178:	1b9b      	subs	r3, r3, r6
 800817a:	60a3      	str	r3, [r4, #8]
 800817c:	6823      	ldr	r3, [r4, #0]
 800817e:	4433      	add	r3, r6
 8008180:	6023      	str	r3, [r4, #0]
 8008182:	2000      	movs	r0, #0
 8008184:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8008188:	462a      	mov	r2, r5
 800818a:	f000 fc15 	bl	80089b8 <_realloc_r>
 800818e:	4606      	mov	r6, r0
 8008190:	2800      	cmp	r0, #0
 8008192:	d1e0      	bne.n	8008156 <__ssputs_r+0x5a>
 8008194:	6921      	ldr	r1, [r4, #16]
 8008196:	4650      	mov	r0, sl
 8008198:	f7ff fb34 	bl	8007804 <_free_r>
 800819c:	230c      	movs	r3, #12
 800819e:	f8ca 3000 	str.w	r3, [sl]
 80081a2:	89a3      	ldrh	r3, [r4, #12]
 80081a4:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 80081a8:	81a3      	strh	r3, [r4, #12]
 80081aa:	f04f 30ff 	mov.w	r0, #4294967295
 80081ae:	e7e9      	b.n	8008184 <__ssputs_r+0x88>

080081b0 <_svfiprintf_r>:
 80081b0:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 80081b4:	4698      	mov	r8, r3
 80081b6:	898b      	ldrh	r3, [r1, #12]
 80081b8:	061b      	lsls	r3, r3, #24
 80081ba:	b09d      	sub	sp, #116	; 0x74
 80081bc:	4607      	mov	r7, r0
 80081be:	460d      	mov	r5, r1
 80081c0:	4614      	mov	r4, r2
 80081c2:	d50e      	bpl.n	80081e2 <_svfiprintf_r+0x32>
 80081c4:	690b      	ldr	r3, [r1, #16]
 80081c6:	b963      	cbnz	r3, 80081e2 <_svfiprintf_r+0x32>
 80081c8:	2140      	movs	r1, #64	; 0x40
 80081ca:	f7ff fb8f 	bl	80078ec <_malloc_r>
 80081ce:	6028      	str	r0, [r5, #0]
 80081d0:	6128      	str	r0, [r5, #16]
 80081d2:	b920      	cbnz	r0, 80081de <_svfiprintf_r+0x2e>
 80081d4:	230c      	movs	r3, #12
 80081d6:	603b      	str	r3, [r7, #0]
 80081d8:	f04f 30ff 	mov.w	r0, #4294967295
 80081dc:	e0d0      	b.n	8008380 <_svfiprintf_r+0x1d0>
 80081de:	2340      	movs	r3, #64	; 0x40
 80081e0:	616b      	str	r3, [r5, #20]
 80081e2:	2300      	movs	r3, #0
 80081e4:	9309      	str	r3, [sp, #36]	; 0x24
 80081e6:	2320      	movs	r3, #32
 80081e8:	f88d 3029 	strb.w	r3, [sp, #41]	; 0x29
 80081ec:	f8cd 800c 	str.w	r8, [sp, #12]
 80081f0:	2330      	movs	r3, #48	; 0x30
 80081f2:	f8df 81a4 	ldr.w	r8, [pc, #420]	; 8008398 <_svfiprintf_r+0x1e8>
 80081f6:	f88d 302a 	strb.w	r3, [sp, #42]	; 0x2a
 80081fa:	f04f 0901 	mov.w	r9, #1
 80081fe:	4623      	mov	r3, r4
 8008200:	469a      	mov	sl, r3
 8008202:	f813 2b01 	ldrb.w	r2, [r3], #1
 8008206:	b10a      	cbz	r2, 800820c <_svfiprintf_r+0x5c>
 8008208:	2a25      	cmp	r2, #37	; 0x25
 800820a:	d1f9      	bne.n	8008200 <_svfiprintf_r+0x50>
 800820c:	ebba 0b04 	subs.w	fp, sl, r4
 8008210:	d00b      	beq.n	800822a <_svfiprintf_r+0x7a>
 8008212:	465b      	mov	r3, fp
 8008214:	4622      	mov	r2, r4
 8008216:	4629      	mov	r1, r5
 8008218:	4638      	mov	r0, r7
 800821a:	f7ff ff6f 	bl	80080fc <__ssputs_r>
 800821e:	3001      	adds	r0, #1
 8008220:	f000 80a9 	beq.w	8008376 <_svfiprintf_r+0x1c6>
 8008224:	9a09      	ldr	r2, [sp, #36]	; 0x24
 8008226:	445a      	add	r2, fp
 8008228:	9209      	str	r2, [sp, #36]	; 0x24
 800822a:	f89a 3000 	ldrb.w	r3, [sl]
 800822e:	2b00      	cmp	r3, #0
 8008230:	f000 80a1 	beq.w	8008376 <_svfiprintf_r+0x1c6>
 8008234:	2300      	movs	r3, #0
 8008236:	f04f 32ff 	mov.w	r2, #4294967295
 800823a:	e9cd 2305 	strd	r2, r3, [sp, #20]
 800823e:	f10a 0a01 	add.w	sl, sl, #1
 8008242:	9304      	str	r3, [sp, #16]
 8008244:	9307      	str	r3, [sp, #28]
 8008246:	f88d 3053 	strb.w	r3, [sp, #83]	; 0x53
 800824a:	931a      	str	r3, [sp, #104]	; 0x68
 800824c:	4654      	mov	r4, sl
 800824e:	2205      	movs	r2, #5
 8008250:	f814 1b01 	ldrb.w	r1, [r4], #1
 8008254:	4850      	ldr	r0, [pc, #320]	; (8008398 <_svfiprintf_r+0x1e8>)
 8008256:	f7f7 ffdb 	bl	8000210 <memchr>
 800825a:	9a04      	ldr	r2, [sp, #16]
 800825c:	b9d8      	cbnz	r0, 8008296 <_svfiprintf_r+0xe6>
 800825e:	06d0      	lsls	r0, r2, #27
 8008260:	bf44      	itt	mi
 8008262:	2320      	movmi	r3, #32
 8008264:	f88d 3053 	strbmi.w	r3, [sp, #83]	; 0x53
 8008268:	0711      	lsls	r1, r2, #28
 800826a:	bf44      	itt	mi
 800826c:	232b      	movmi	r3, #43	; 0x2b
 800826e:	f88d 3053 	strbmi.w	r3, [sp, #83]	; 0x53
 8008272:	f89a 3000 	ldrb.w	r3, [sl]
 8008276:	2b2a      	cmp	r3, #42	; 0x2a
 8008278:	d015      	beq.n	80082a6 <_svfiprintf_r+0xf6>
 800827a:	9a07      	ldr	r2, [sp, #28]
 800827c:	4654      	mov	r4, sl
 800827e:	2000      	movs	r0, #0
 8008280:	f04f 0c0a 	mov.w	ip, #10
 8008284:	4621      	mov	r1, r4
 8008286:	f811 3b01 	ldrb.w	r3, [r1], #1
 800828a:	3b30      	subs	r3, #48	; 0x30
 800828c:	2b09      	cmp	r3, #9
 800828e:	d94d      	bls.n	800832c <_svfiprintf_r+0x17c>
 8008290:	b1b0      	cbz	r0, 80082c0 <_svfiprintf_r+0x110>
 8008292:	9207      	str	r2, [sp, #28]
 8008294:	e014      	b.n	80082c0 <_svfiprintf_r+0x110>
 8008296:	eba0 0308 	sub.w	r3, r0, r8
 800829a:	fa09 f303 	lsl.w	r3, r9, r3
 800829e:	4313      	orrs	r3, r2
 80082a0:	9304      	str	r3, [sp, #16]
 80082a2:	46a2      	mov	sl, r4
 80082a4:	e7d2      	b.n	800824c <_svfiprintf_r+0x9c>
 80082a6:	9b03      	ldr	r3, [sp, #12]
 80082a8:	1d19      	adds	r1, r3, #4
 80082aa:	681b      	ldr	r3, [r3, #0]
 80082ac:	9103      	str	r1, [sp, #12]
 80082ae:	2b00      	cmp	r3, #0
 80082b0:	bfbb      	ittet	lt
 80082b2:	425b      	neglt	r3, r3
 80082b4:	f042 0202 	orrlt.w	r2, r2, #2
 80082b8:	9307      	strge	r3, [sp, #28]
 80082ba:	9307      	strlt	r3, [sp, #28]
 80082bc:	bfb8      	it	lt
 80082be:	9204      	strlt	r2, [sp, #16]
 80082c0:	7823      	ldrb	r3, [r4, #0]
 80082c2:	2b2e      	cmp	r3, #46	; 0x2e
 80082c4:	d10c      	bne.n	80082e0 <_svfiprintf_r+0x130>
 80082c6:	7863      	ldrb	r3, [r4, #1]
 80082c8:	2b2a      	cmp	r3, #42	; 0x2a
 80082ca:	d134      	bne.n	8008336 <_svfiprintf_r+0x186>
 80082cc:	9b03      	ldr	r3, [sp, #12]
 80082ce:	1d1a      	adds	r2, r3, #4
 80082d0:	681b      	ldr	r3, [r3, #0]
 80082d2:	9203      	str	r2, [sp, #12]
 80082d4:	2b00      	cmp	r3, #0
 80082d6:	bfb8      	it	lt
 80082d8:	f04f 33ff 	movlt.w	r3, #4294967295
 80082dc:	3402      	adds	r4, #2
 80082de:	9305      	str	r3, [sp, #20]
 80082e0:	f8df a0c4 	ldr.w	sl, [pc, #196]	; 80083a8 <_svfiprintf_r+0x1f8>
 80082e4:	7821      	ldrb	r1, [r4, #0]
 80082e6:	2203      	movs	r2, #3
 80082e8:	4650      	mov	r0, sl
 80082ea:	f7f7 ff91 	bl	8000210 <memchr>
 80082ee:	b138      	cbz	r0, 8008300 <_svfiprintf_r+0x150>
 80082f0:	9b04      	ldr	r3, [sp, #16]
 80082f2:	eba0 000a 	sub.w	r0, r0, sl
 80082f6:	2240      	movs	r2, #64	; 0x40
 80082f8:	4082      	lsls	r2, r0
 80082fa:	4313      	orrs	r3, r2
 80082fc:	3401      	adds	r4, #1
 80082fe:	9304      	str	r3, [sp, #16]
 8008300:	f814 1b01 	ldrb.w	r1, [r4], #1
 8008304:	4825      	ldr	r0, [pc, #148]	; (800839c <_svfiprintf_r+0x1ec>)
 8008306:	f88d 1028 	strb.w	r1, [sp, #40]	; 0x28
 800830a:	2206      	movs	r2, #6
 800830c:	f7f7 ff80 	bl	8000210 <memchr>
 8008310:	2800      	cmp	r0, #0
 8008312:	d038      	beq.n	8008386 <_svfiprintf_r+0x1d6>
 8008314:	4b22      	ldr	r3, [pc, #136]	; (80083a0 <_svfiprintf_r+0x1f0>)
 8008316:	bb1b      	cbnz	r3, 8008360 <_svfiprintf_r+0x1b0>
 8008318:	9b03      	ldr	r3, [sp, #12]
 800831a:	3307      	adds	r3, #7
 800831c:	f023 0307 	bic.w	r3, r3, #7
 8008320:	3308      	adds	r3, #8
 8008322:	9303      	str	r3, [sp, #12]
 8008324:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8008326:	4433      	add	r3, r6
 8008328:	9309      	str	r3, [sp, #36]	; 0x24
 800832a:	e768      	b.n	80081fe <_svfiprintf_r+0x4e>
 800832c:	fb0c 3202 	mla	r2, ip, r2, r3
 8008330:	460c      	mov	r4, r1
 8008332:	2001      	movs	r0, #1
 8008334:	e7a6      	b.n	8008284 <_svfiprintf_r+0xd4>
 8008336:	2300      	movs	r3, #0
 8008338:	3401      	adds	r4, #1
 800833a:	9305      	str	r3, [sp, #20]
 800833c:	4619      	mov	r1, r3
 800833e:	f04f 0c0a 	mov.w	ip, #10
 8008342:	4620      	mov	r0, r4
 8008344:	f810 2b01 	ldrb.w	r2, [r0], #1
 8008348:	3a30      	subs	r2, #48	; 0x30
 800834a:	2a09      	cmp	r2, #9
 800834c:	d903      	bls.n	8008356 <_svfiprintf_r+0x1a6>
 800834e:	2b00      	cmp	r3, #0
 8008350:	d0c6      	beq.n	80082e0 <_svfiprintf_r+0x130>
 8008352:	9105      	str	r1, [sp, #20]
 8008354:	e7c4      	b.n	80082e0 <_svfiprintf_r+0x130>
 8008356:	fb0c 2101 	mla	r1, ip, r1, r2
 800835a:	4604      	mov	r4, r0
 800835c:	2301      	movs	r3, #1
 800835e:	e7f0      	b.n	8008342 <_svfiprintf_r+0x192>
 8008360:	ab03      	add	r3, sp, #12
 8008362:	9300      	str	r3, [sp, #0]
 8008364:	462a      	mov	r2, r5
 8008366:	4b0f      	ldr	r3, [pc, #60]	; (80083a4 <_svfiprintf_r+0x1f4>)
 8008368:	a904      	add	r1, sp, #16
 800836a:	4638      	mov	r0, r7
 800836c:	f7fd fe50 	bl	8006010 <_printf_float>
 8008370:	1c42      	adds	r2, r0, #1
 8008372:	4606      	mov	r6, r0
 8008374:	d1d6      	bne.n	8008324 <_svfiprintf_r+0x174>
 8008376:	89ab      	ldrh	r3, [r5, #12]
 8008378:	065b      	lsls	r3, r3, #25
 800837a:	f53f af2d 	bmi.w	80081d8 <_svfiprintf_r+0x28>
 800837e:	9809      	ldr	r0, [sp, #36]	; 0x24
 8008380:	b01d      	add	sp, #116	; 0x74
 8008382:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8008386:	ab03      	add	r3, sp, #12
 8008388:	9300      	str	r3, [sp, #0]
 800838a:	462a      	mov	r2, r5
 800838c:	4b05      	ldr	r3, [pc, #20]	; (80083a4 <_svfiprintf_r+0x1f4>)
 800838e:	a904      	add	r1, sp, #16
 8008390:	4638      	mov	r0, r7
 8008392:	f7fe f8e1 	bl	8006558 <_printf_i>
 8008396:	e7eb      	b.n	8008370 <_svfiprintf_r+0x1c0>
 8008398:	0800aaf4 	.word	0x0800aaf4
 800839c:	0800aafe 	.word	0x0800aafe
 80083a0:	08006011 	.word	0x08006011
 80083a4:	080080fd 	.word	0x080080fd
 80083a8:	0800aafa 	.word	0x0800aafa

080083ac <__sfputc_r>:
 80083ac:	6893      	ldr	r3, [r2, #8]
 80083ae:	3b01      	subs	r3, #1
 80083b0:	2b00      	cmp	r3, #0
 80083b2:	b410      	push	{r4}
 80083b4:	6093      	str	r3, [r2, #8]
 80083b6:	da08      	bge.n	80083ca <__sfputc_r+0x1e>
 80083b8:	6994      	ldr	r4, [r2, #24]
 80083ba:	42a3      	cmp	r3, r4
 80083bc:	db01      	blt.n	80083c2 <__sfputc_r+0x16>
 80083be:	290a      	cmp	r1, #10
 80083c0:	d103      	bne.n	80083ca <__sfputc_r+0x1e>
 80083c2:	f85d 4b04 	ldr.w	r4, [sp], #4
 80083c6:	f000 b9e3 	b.w	8008790 <__swbuf_r>
 80083ca:	6813      	ldr	r3, [r2, #0]
 80083cc:	1c58      	adds	r0, r3, #1
 80083ce:	6010      	str	r0, [r2, #0]
 80083d0:	7019      	strb	r1, [r3, #0]
 80083d2:	4608      	mov	r0, r1
 80083d4:	f85d 4b04 	ldr.w	r4, [sp], #4
 80083d8:	4770      	bx	lr

080083da <__sfputs_r>:
 80083da:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 80083dc:	4606      	mov	r6, r0
 80083de:	460f      	mov	r7, r1
 80083e0:	4614      	mov	r4, r2
 80083e2:	18d5      	adds	r5, r2, r3
 80083e4:	42ac      	cmp	r4, r5
 80083e6:	d101      	bne.n	80083ec <__sfputs_r+0x12>
 80083e8:	2000      	movs	r0, #0
 80083ea:	e007      	b.n	80083fc <__sfputs_r+0x22>
 80083ec:	f814 1b01 	ldrb.w	r1, [r4], #1
 80083f0:	463a      	mov	r2, r7
 80083f2:	4630      	mov	r0, r6
 80083f4:	f7ff ffda 	bl	80083ac <__sfputc_r>
 80083f8:	1c43      	adds	r3, r0, #1
 80083fa:	d1f3      	bne.n	80083e4 <__sfputs_r+0xa>
 80083fc:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
	...

08008400 <_vfiprintf_r>:
 8008400:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8008404:	460d      	mov	r5, r1
 8008406:	b09d      	sub	sp, #116	; 0x74
 8008408:	4614      	mov	r4, r2
 800840a:	4698      	mov	r8, r3
 800840c:	4606      	mov	r6, r0
 800840e:	b118      	cbz	r0, 8008418 <_vfiprintf_r+0x18>
 8008410:	6a03      	ldr	r3, [r0, #32]
 8008412:	b90b      	cbnz	r3, 8008418 <_vfiprintf_r+0x18>
 8008414:	f7fe fa4e 	bl	80068b4 <__sinit>
 8008418:	6e6b      	ldr	r3, [r5, #100]	; 0x64
 800841a:	07d9      	lsls	r1, r3, #31
 800841c:	d405      	bmi.n	800842a <_vfiprintf_r+0x2a>
 800841e:	89ab      	ldrh	r3, [r5, #12]
 8008420:	059a      	lsls	r2, r3, #22
 8008422:	d402      	bmi.n	800842a <_vfiprintf_r+0x2a>
 8008424:	6da8      	ldr	r0, [r5, #88]	; 0x58
 8008426:	f7fe fb6e 	bl	8006b06 <__retarget_lock_acquire_recursive>
 800842a:	89ab      	ldrh	r3, [r5, #12]
 800842c:	071b      	lsls	r3, r3, #28
 800842e:	d501      	bpl.n	8008434 <_vfiprintf_r+0x34>
 8008430:	692b      	ldr	r3, [r5, #16]
 8008432:	b99b      	cbnz	r3, 800845c <_vfiprintf_r+0x5c>
 8008434:	4629      	mov	r1, r5
 8008436:	4630      	mov	r0, r6
 8008438:	f000 f9e8 	bl	800880c <__swsetup_r>
 800843c:	b170      	cbz	r0, 800845c <_vfiprintf_r+0x5c>
 800843e:	6e6b      	ldr	r3, [r5, #100]	; 0x64
 8008440:	07dc      	lsls	r4, r3, #31
 8008442:	d504      	bpl.n	800844e <_vfiprintf_r+0x4e>
 8008444:	f04f 30ff 	mov.w	r0, #4294967295
 8008448:	b01d      	add	sp, #116	; 0x74
 800844a:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800844e:	89ab      	ldrh	r3, [r5, #12]
 8008450:	0598      	lsls	r0, r3, #22
 8008452:	d4f7      	bmi.n	8008444 <_vfiprintf_r+0x44>
 8008454:	6da8      	ldr	r0, [r5, #88]	; 0x58
 8008456:	f7fe fb57 	bl	8006b08 <__retarget_lock_release_recursive>
 800845a:	e7f3      	b.n	8008444 <_vfiprintf_r+0x44>
 800845c:	2300      	movs	r3, #0
 800845e:	9309      	str	r3, [sp, #36]	; 0x24
 8008460:	2320      	movs	r3, #32
 8008462:	f88d 3029 	strb.w	r3, [sp, #41]	; 0x29
 8008466:	f8cd 800c 	str.w	r8, [sp, #12]
 800846a:	2330      	movs	r3, #48	; 0x30
 800846c:	f8df 81b0 	ldr.w	r8, [pc, #432]	; 8008620 <_vfiprintf_r+0x220>
 8008470:	f88d 302a 	strb.w	r3, [sp, #42]	; 0x2a
 8008474:	f04f 0901 	mov.w	r9, #1
 8008478:	4623      	mov	r3, r4
 800847a:	469a      	mov	sl, r3
 800847c:	f813 2b01 	ldrb.w	r2, [r3], #1
 8008480:	b10a      	cbz	r2, 8008486 <_vfiprintf_r+0x86>
 8008482:	2a25      	cmp	r2, #37	; 0x25
 8008484:	d1f9      	bne.n	800847a <_vfiprintf_r+0x7a>
 8008486:	ebba 0b04 	subs.w	fp, sl, r4
 800848a:	d00b      	beq.n	80084a4 <_vfiprintf_r+0xa4>
 800848c:	465b      	mov	r3, fp
 800848e:	4622      	mov	r2, r4
 8008490:	4629      	mov	r1, r5
 8008492:	4630      	mov	r0, r6
 8008494:	f7ff ffa1 	bl	80083da <__sfputs_r>
 8008498:	3001      	adds	r0, #1
 800849a:	f000 80a9 	beq.w	80085f0 <_vfiprintf_r+0x1f0>
 800849e:	9a09      	ldr	r2, [sp, #36]	; 0x24
 80084a0:	445a      	add	r2, fp
 80084a2:	9209      	str	r2, [sp, #36]	; 0x24
 80084a4:	f89a 3000 	ldrb.w	r3, [sl]
 80084a8:	2b00      	cmp	r3, #0
 80084aa:	f000 80a1 	beq.w	80085f0 <_vfiprintf_r+0x1f0>
 80084ae:	2300      	movs	r3, #0
 80084b0:	f04f 32ff 	mov.w	r2, #4294967295
 80084b4:	e9cd 2305 	strd	r2, r3, [sp, #20]
 80084b8:	f10a 0a01 	add.w	sl, sl, #1
 80084bc:	9304      	str	r3, [sp, #16]
 80084be:	9307      	str	r3, [sp, #28]
 80084c0:	f88d 3053 	strb.w	r3, [sp, #83]	; 0x53
 80084c4:	931a      	str	r3, [sp, #104]	; 0x68
 80084c6:	4654      	mov	r4, sl
 80084c8:	2205      	movs	r2, #5
 80084ca:	f814 1b01 	ldrb.w	r1, [r4], #1
 80084ce:	4854      	ldr	r0, [pc, #336]	; (8008620 <_vfiprintf_r+0x220>)
 80084d0:	f7f7 fe9e 	bl	8000210 <memchr>
 80084d4:	9a04      	ldr	r2, [sp, #16]
 80084d6:	b9d8      	cbnz	r0, 8008510 <_vfiprintf_r+0x110>
 80084d8:	06d1      	lsls	r1, r2, #27
 80084da:	bf44      	itt	mi
 80084dc:	2320      	movmi	r3, #32
 80084de:	f88d 3053 	strbmi.w	r3, [sp, #83]	; 0x53
 80084e2:	0713      	lsls	r3, r2, #28
 80084e4:	bf44      	itt	mi
 80084e6:	232b      	movmi	r3, #43	; 0x2b
 80084e8:	f88d 3053 	strbmi.w	r3, [sp, #83]	; 0x53
 80084ec:	f89a 3000 	ldrb.w	r3, [sl]
 80084f0:	2b2a      	cmp	r3, #42	; 0x2a
 80084f2:	d015      	beq.n	8008520 <_vfiprintf_r+0x120>
 80084f4:	9a07      	ldr	r2, [sp, #28]
 80084f6:	4654      	mov	r4, sl
 80084f8:	2000      	movs	r0, #0
 80084fa:	f04f 0c0a 	mov.w	ip, #10
 80084fe:	4621      	mov	r1, r4
 8008500:	f811 3b01 	ldrb.w	r3, [r1], #1
 8008504:	3b30      	subs	r3, #48	; 0x30
 8008506:	2b09      	cmp	r3, #9
 8008508:	d94d      	bls.n	80085a6 <_vfiprintf_r+0x1a6>
 800850a:	b1b0      	cbz	r0, 800853a <_vfiprintf_r+0x13a>
 800850c:	9207      	str	r2, [sp, #28]
 800850e:	e014      	b.n	800853a <_vfiprintf_r+0x13a>
 8008510:	eba0 0308 	sub.w	r3, r0, r8
 8008514:	fa09 f303 	lsl.w	r3, r9, r3
 8008518:	4313      	orrs	r3, r2
 800851a:	9304      	str	r3, [sp, #16]
 800851c:	46a2      	mov	sl, r4
 800851e:	e7d2      	b.n	80084c6 <_vfiprintf_r+0xc6>
 8008520:	9b03      	ldr	r3, [sp, #12]
 8008522:	1d19      	adds	r1, r3, #4
 8008524:	681b      	ldr	r3, [r3, #0]
 8008526:	9103      	str	r1, [sp, #12]
 8008528:	2b00      	cmp	r3, #0
 800852a:	bfbb      	ittet	lt
 800852c:	425b      	neglt	r3, r3
 800852e:	f042 0202 	orrlt.w	r2, r2, #2
 8008532:	9307      	strge	r3, [sp, #28]
 8008534:	9307      	strlt	r3, [sp, #28]
 8008536:	bfb8      	it	lt
 8008538:	9204      	strlt	r2, [sp, #16]
 800853a:	7823      	ldrb	r3, [r4, #0]
 800853c:	2b2e      	cmp	r3, #46	; 0x2e
 800853e:	d10c      	bne.n	800855a <_vfiprintf_r+0x15a>
 8008540:	7863      	ldrb	r3, [r4, #1]
 8008542:	2b2a      	cmp	r3, #42	; 0x2a
 8008544:	d134      	bne.n	80085b0 <_vfiprintf_r+0x1b0>
 8008546:	9b03      	ldr	r3, [sp, #12]
 8008548:	1d1a      	adds	r2, r3, #4
 800854a:	681b      	ldr	r3, [r3, #0]
 800854c:	9203      	str	r2, [sp, #12]
 800854e:	2b00      	cmp	r3, #0
 8008550:	bfb8      	it	lt
 8008552:	f04f 33ff 	movlt.w	r3, #4294967295
 8008556:	3402      	adds	r4, #2
 8008558:	9305      	str	r3, [sp, #20]
 800855a:	f8df a0d4 	ldr.w	sl, [pc, #212]	; 8008630 <_vfiprintf_r+0x230>
 800855e:	7821      	ldrb	r1, [r4, #0]
 8008560:	2203      	movs	r2, #3
 8008562:	4650      	mov	r0, sl
 8008564:	f7f7 fe54 	bl	8000210 <memchr>
 8008568:	b138      	cbz	r0, 800857a <_vfiprintf_r+0x17a>
 800856a:	9b04      	ldr	r3, [sp, #16]
 800856c:	eba0 000a 	sub.w	r0, r0, sl
 8008570:	2240      	movs	r2, #64	; 0x40
 8008572:	4082      	lsls	r2, r0
 8008574:	4313      	orrs	r3, r2
 8008576:	3401      	adds	r4, #1
 8008578:	9304      	str	r3, [sp, #16]
 800857a:	f814 1b01 	ldrb.w	r1, [r4], #1
 800857e:	4829      	ldr	r0, [pc, #164]	; (8008624 <_vfiprintf_r+0x224>)
 8008580:	f88d 1028 	strb.w	r1, [sp, #40]	; 0x28
 8008584:	2206      	movs	r2, #6
 8008586:	f7f7 fe43 	bl	8000210 <memchr>
 800858a:	2800      	cmp	r0, #0
 800858c:	d03f      	beq.n	800860e <_vfiprintf_r+0x20e>
 800858e:	4b26      	ldr	r3, [pc, #152]	; (8008628 <_vfiprintf_r+0x228>)
 8008590:	bb1b      	cbnz	r3, 80085da <_vfiprintf_r+0x1da>
 8008592:	9b03      	ldr	r3, [sp, #12]
 8008594:	3307      	adds	r3, #7
 8008596:	f023 0307 	bic.w	r3, r3, #7
 800859a:	3308      	adds	r3, #8
 800859c:	9303      	str	r3, [sp, #12]
 800859e:	9b09      	ldr	r3, [sp, #36]	; 0x24
 80085a0:	443b      	add	r3, r7
 80085a2:	9309      	str	r3, [sp, #36]	; 0x24
 80085a4:	e768      	b.n	8008478 <_vfiprintf_r+0x78>
 80085a6:	fb0c 3202 	mla	r2, ip, r2, r3
 80085aa:	460c      	mov	r4, r1
 80085ac:	2001      	movs	r0, #1
 80085ae:	e7a6      	b.n	80084fe <_vfiprintf_r+0xfe>
 80085b0:	2300      	movs	r3, #0
 80085b2:	3401      	adds	r4, #1
 80085b4:	9305      	str	r3, [sp, #20]
 80085b6:	4619      	mov	r1, r3
 80085b8:	f04f 0c0a 	mov.w	ip, #10
 80085bc:	4620      	mov	r0, r4
 80085be:	f810 2b01 	ldrb.w	r2, [r0], #1
 80085c2:	3a30      	subs	r2, #48	; 0x30
 80085c4:	2a09      	cmp	r2, #9
 80085c6:	d903      	bls.n	80085d0 <_vfiprintf_r+0x1d0>
 80085c8:	2b00      	cmp	r3, #0
 80085ca:	d0c6      	beq.n	800855a <_vfiprintf_r+0x15a>
 80085cc:	9105      	str	r1, [sp, #20]
 80085ce:	e7c4      	b.n	800855a <_vfiprintf_r+0x15a>
 80085d0:	fb0c 2101 	mla	r1, ip, r1, r2
 80085d4:	4604      	mov	r4, r0
 80085d6:	2301      	movs	r3, #1
 80085d8:	e7f0      	b.n	80085bc <_vfiprintf_r+0x1bc>
 80085da:	ab03      	add	r3, sp, #12
 80085dc:	9300      	str	r3, [sp, #0]
 80085de:	462a      	mov	r2, r5
 80085e0:	4b12      	ldr	r3, [pc, #72]	; (800862c <_vfiprintf_r+0x22c>)
 80085e2:	a904      	add	r1, sp, #16
 80085e4:	4630      	mov	r0, r6
 80085e6:	f7fd fd13 	bl	8006010 <_printf_float>
 80085ea:	4607      	mov	r7, r0
 80085ec:	1c78      	adds	r0, r7, #1
 80085ee:	d1d6      	bne.n	800859e <_vfiprintf_r+0x19e>
 80085f0:	6e6b      	ldr	r3, [r5, #100]	; 0x64
 80085f2:	07d9      	lsls	r1, r3, #31
 80085f4:	d405      	bmi.n	8008602 <_vfiprintf_r+0x202>
 80085f6:	89ab      	ldrh	r3, [r5, #12]
 80085f8:	059a      	lsls	r2, r3, #22
 80085fa:	d402      	bmi.n	8008602 <_vfiprintf_r+0x202>
 80085fc:	6da8      	ldr	r0, [r5, #88]	; 0x58
 80085fe:	f7fe fa83 	bl	8006b08 <__retarget_lock_release_recursive>
 8008602:	89ab      	ldrh	r3, [r5, #12]
 8008604:	065b      	lsls	r3, r3, #25
 8008606:	f53f af1d 	bmi.w	8008444 <_vfiprintf_r+0x44>
 800860a:	9809      	ldr	r0, [sp, #36]	; 0x24
 800860c:	e71c      	b.n	8008448 <_vfiprintf_r+0x48>
 800860e:	ab03      	add	r3, sp, #12
 8008610:	9300      	str	r3, [sp, #0]
 8008612:	462a      	mov	r2, r5
 8008614:	4b05      	ldr	r3, [pc, #20]	; (800862c <_vfiprintf_r+0x22c>)
 8008616:	a904      	add	r1, sp, #16
 8008618:	4630      	mov	r0, r6
 800861a:	f7fd ff9d 	bl	8006558 <_printf_i>
 800861e:	e7e4      	b.n	80085ea <_vfiprintf_r+0x1ea>
 8008620:	0800aaf4 	.word	0x0800aaf4
 8008624:	0800aafe 	.word	0x0800aafe
 8008628:	08006011 	.word	0x08006011
 800862c:	080083db 	.word	0x080083db
 8008630:	0800aafa 	.word	0x0800aafa

08008634 <__sflush_r>:
 8008634:	898a      	ldrh	r2, [r1, #12]
 8008636:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800863a:	4605      	mov	r5, r0
 800863c:	0710      	lsls	r0, r2, #28
 800863e:	460c      	mov	r4, r1
 8008640:	d458      	bmi.n	80086f4 <__sflush_r+0xc0>
 8008642:	684b      	ldr	r3, [r1, #4]
 8008644:	2b00      	cmp	r3, #0
 8008646:	dc05      	bgt.n	8008654 <__sflush_r+0x20>
 8008648:	6c0b      	ldr	r3, [r1, #64]	; 0x40
 800864a:	2b00      	cmp	r3, #0
 800864c:	dc02      	bgt.n	8008654 <__sflush_r+0x20>
 800864e:	2000      	movs	r0, #0
 8008650:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8008654:	6ae6      	ldr	r6, [r4, #44]	; 0x2c
 8008656:	2e00      	cmp	r6, #0
 8008658:	d0f9      	beq.n	800864e <__sflush_r+0x1a>
 800865a:	2300      	movs	r3, #0
 800865c:	f412 5280 	ands.w	r2, r2, #4096	; 0x1000
 8008660:	682f      	ldr	r7, [r5, #0]
 8008662:	6a21      	ldr	r1, [r4, #32]
 8008664:	602b      	str	r3, [r5, #0]
 8008666:	d032      	beq.n	80086ce <__sflush_r+0x9a>
 8008668:	6d60      	ldr	r0, [r4, #84]	; 0x54
 800866a:	89a3      	ldrh	r3, [r4, #12]
 800866c:	075a      	lsls	r2, r3, #29
 800866e:	d505      	bpl.n	800867c <__sflush_r+0x48>
 8008670:	6863      	ldr	r3, [r4, #4]
 8008672:	1ac0      	subs	r0, r0, r3
 8008674:	6b63      	ldr	r3, [r4, #52]	; 0x34
 8008676:	b10b      	cbz	r3, 800867c <__sflush_r+0x48>
 8008678:	6c23      	ldr	r3, [r4, #64]	; 0x40
 800867a:	1ac0      	subs	r0, r0, r3
 800867c:	2300      	movs	r3, #0
 800867e:	4602      	mov	r2, r0
 8008680:	6ae6      	ldr	r6, [r4, #44]	; 0x2c
 8008682:	6a21      	ldr	r1, [r4, #32]
 8008684:	4628      	mov	r0, r5
 8008686:	47b0      	blx	r6
 8008688:	1c43      	adds	r3, r0, #1
 800868a:	89a3      	ldrh	r3, [r4, #12]
 800868c:	d106      	bne.n	800869c <__sflush_r+0x68>
 800868e:	6829      	ldr	r1, [r5, #0]
 8008690:	291d      	cmp	r1, #29
 8008692:	d82b      	bhi.n	80086ec <__sflush_r+0xb8>
 8008694:	4a29      	ldr	r2, [pc, #164]	; (800873c <__sflush_r+0x108>)
 8008696:	410a      	asrs	r2, r1
 8008698:	07d6      	lsls	r6, r2, #31
 800869a:	d427      	bmi.n	80086ec <__sflush_r+0xb8>
 800869c:	2200      	movs	r2, #0
 800869e:	6062      	str	r2, [r4, #4]
 80086a0:	04d9      	lsls	r1, r3, #19
 80086a2:	6922      	ldr	r2, [r4, #16]
 80086a4:	6022      	str	r2, [r4, #0]
 80086a6:	d504      	bpl.n	80086b2 <__sflush_r+0x7e>
 80086a8:	1c42      	adds	r2, r0, #1
 80086aa:	d101      	bne.n	80086b0 <__sflush_r+0x7c>
 80086ac:	682b      	ldr	r3, [r5, #0]
 80086ae:	b903      	cbnz	r3, 80086b2 <__sflush_r+0x7e>
 80086b0:	6560      	str	r0, [r4, #84]	; 0x54
 80086b2:	6b61      	ldr	r1, [r4, #52]	; 0x34
 80086b4:	602f      	str	r7, [r5, #0]
 80086b6:	2900      	cmp	r1, #0
 80086b8:	d0c9      	beq.n	800864e <__sflush_r+0x1a>
 80086ba:	f104 0344 	add.w	r3, r4, #68	; 0x44
 80086be:	4299      	cmp	r1, r3
 80086c0:	d002      	beq.n	80086c8 <__sflush_r+0x94>
 80086c2:	4628      	mov	r0, r5
 80086c4:	f7ff f89e 	bl	8007804 <_free_r>
 80086c8:	2000      	movs	r0, #0
 80086ca:	6360      	str	r0, [r4, #52]	; 0x34
 80086cc:	e7c0      	b.n	8008650 <__sflush_r+0x1c>
 80086ce:	2301      	movs	r3, #1
 80086d0:	4628      	mov	r0, r5
 80086d2:	47b0      	blx	r6
 80086d4:	1c41      	adds	r1, r0, #1
 80086d6:	d1c8      	bne.n	800866a <__sflush_r+0x36>
 80086d8:	682b      	ldr	r3, [r5, #0]
 80086da:	2b00      	cmp	r3, #0
 80086dc:	d0c5      	beq.n	800866a <__sflush_r+0x36>
 80086de:	2b1d      	cmp	r3, #29
 80086e0:	d001      	beq.n	80086e6 <__sflush_r+0xb2>
 80086e2:	2b16      	cmp	r3, #22
 80086e4:	d101      	bne.n	80086ea <__sflush_r+0xb6>
 80086e6:	602f      	str	r7, [r5, #0]
 80086e8:	e7b1      	b.n	800864e <__sflush_r+0x1a>
 80086ea:	89a3      	ldrh	r3, [r4, #12]
 80086ec:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 80086f0:	81a3      	strh	r3, [r4, #12]
 80086f2:	e7ad      	b.n	8008650 <__sflush_r+0x1c>
 80086f4:	690f      	ldr	r7, [r1, #16]
 80086f6:	2f00      	cmp	r7, #0
 80086f8:	d0a9      	beq.n	800864e <__sflush_r+0x1a>
 80086fa:	0793      	lsls	r3, r2, #30
 80086fc:	680e      	ldr	r6, [r1, #0]
 80086fe:	bf08      	it	eq
 8008700:	694b      	ldreq	r3, [r1, #20]
 8008702:	600f      	str	r7, [r1, #0]
 8008704:	bf18      	it	ne
 8008706:	2300      	movne	r3, #0
 8008708:	eba6 0807 	sub.w	r8, r6, r7
 800870c:	608b      	str	r3, [r1, #8]
 800870e:	f1b8 0f00 	cmp.w	r8, #0
 8008712:	dd9c      	ble.n	800864e <__sflush_r+0x1a>
 8008714:	6a21      	ldr	r1, [r4, #32]
 8008716:	6aa6      	ldr	r6, [r4, #40]	; 0x28
 8008718:	4643      	mov	r3, r8
 800871a:	463a      	mov	r2, r7
 800871c:	4628      	mov	r0, r5
 800871e:	47b0      	blx	r6
 8008720:	2800      	cmp	r0, #0
 8008722:	dc06      	bgt.n	8008732 <__sflush_r+0xfe>
 8008724:	89a3      	ldrh	r3, [r4, #12]
 8008726:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 800872a:	81a3      	strh	r3, [r4, #12]
 800872c:	f04f 30ff 	mov.w	r0, #4294967295
 8008730:	e78e      	b.n	8008650 <__sflush_r+0x1c>
 8008732:	4407      	add	r7, r0
 8008734:	eba8 0800 	sub.w	r8, r8, r0
 8008738:	e7e9      	b.n	800870e <__sflush_r+0xda>
 800873a:	bf00      	nop
 800873c:	dfbffffe 	.word	0xdfbffffe

08008740 <_fflush_r>:
 8008740:	b538      	push	{r3, r4, r5, lr}
 8008742:	690b      	ldr	r3, [r1, #16]
 8008744:	4605      	mov	r5, r0
 8008746:	460c      	mov	r4, r1
 8008748:	b913      	cbnz	r3, 8008750 <_fflush_r+0x10>
 800874a:	2500      	movs	r5, #0
 800874c:	4628      	mov	r0, r5
 800874e:	bd38      	pop	{r3, r4, r5, pc}
 8008750:	b118      	cbz	r0, 800875a <_fflush_r+0x1a>
 8008752:	6a03      	ldr	r3, [r0, #32]
 8008754:	b90b      	cbnz	r3, 800875a <_fflush_r+0x1a>
 8008756:	f7fe f8ad 	bl	80068b4 <__sinit>
 800875a:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 800875e:	2b00      	cmp	r3, #0
 8008760:	d0f3      	beq.n	800874a <_fflush_r+0xa>
 8008762:	6e62      	ldr	r2, [r4, #100]	; 0x64
 8008764:	07d0      	lsls	r0, r2, #31
 8008766:	d404      	bmi.n	8008772 <_fflush_r+0x32>
 8008768:	0599      	lsls	r1, r3, #22
 800876a:	d402      	bmi.n	8008772 <_fflush_r+0x32>
 800876c:	6da0      	ldr	r0, [r4, #88]	; 0x58
 800876e:	f7fe f9ca 	bl	8006b06 <__retarget_lock_acquire_recursive>
 8008772:	4628      	mov	r0, r5
 8008774:	4621      	mov	r1, r4
 8008776:	f7ff ff5d 	bl	8008634 <__sflush_r>
 800877a:	6e63      	ldr	r3, [r4, #100]	; 0x64
 800877c:	07da      	lsls	r2, r3, #31
 800877e:	4605      	mov	r5, r0
 8008780:	d4e4      	bmi.n	800874c <_fflush_r+0xc>
 8008782:	89a3      	ldrh	r3, [r4, #12]
 8008784:	059b      	lsls	r3, r3, #22
 8008786:	d4e1      	bmi.n	800874c <_fflush_r+0xc>
 8008788:	6da0      	ldr	r0, [r4, #88]	; 0x58
 800878a:	f7fe f9bd 	bl	8006b08 <__retarget_lock_release_recursive>
 800878e:	e7dd      	b.n	800874c <_fflush_r+0xc>

08008790 <__swbuf_r>:
 8008790:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8008792:	460e      	mov	r6, r1
 8008794:	4614      	mov	r4, r2
 8008796:	4605      	mov	r5, r0
 8008798:	b118      	cbz	r0, 80087a2 <__swbuf_r+0x12>
 800879a:	6a03      	ldr	r3, [r0, #32]
 800879c:	b90b      	cbnz	r3, 80087a2 <__swbuf_r+0x12>
 800879e:	f7fe f889 	bl	80068b4 <__sinit>
 80087a2:	69a3      	ldr	r3, [r4, #24]
 80087a4:	60a3      	str	r3, [r4, #8]
 80087a6:	89a3      	ldrh	r3, [r4, #12]
 80087a8:	071a      	lsls	r2, r3, #28
 80087aa:	d525      	bpl.n	80087f8 <__swbuf_r+0x68>
 80087ac:	6923      	ldr	r3, [r4, #16]
 80087ae:	b31b      	cbz	r3, 80087f8 <__swbuf_r+0x68>
 80087b0:	6823      	ldr	r3, [r4, #0]
 80087b2:	6922      	ldr	r2, [r4, #16]
 80087b4:	1a98      	subs	r0, r3, r2
 80087b6:	6963      	ldr	r3, [r4, #20]
 80087b8:	b2f6      	uxtb	r6, r6
 80087ba:	4283      	cmp	r3, r0
 80087bc:	4637      	mov	r7, r6
 80087be:	dc04      	bgt.n	80087ca <__swbuf_r+0x3a>
 80087c0:	4621      	mov	r1, r4
 80087c2:	4628      	mov	r0, r5
 80087c4:	f7ff ffbc 	bl	8008740 <_fflush_r>
 80087c8:	b9e0      	cbnz	r0, 8008804 <__swbuf_r+0x74>
 80087ca:	68a3      	ldr	r3, [r4, #8]
 80087cc:	3b01      	subs	r3, #1
 80087ce:	60a3      	str	r3, [r4, #8]
 80087d0:	6823      	ldr	r3, [r4, #0]
 80087d2:	1c5a      	adds	r2, r3, #1
 80087d4:	6022      	str	r2, [r4, #0]
 80087d6:	701e      	strb	r6, [r3, #0]
 80087d8:	6962      	ldr	r2, [r4, #20]
 80087da:	1c43      	adds	r3, r0, #1
 80087dc:	429a      	cmp	r2, r3
 80087de:	d004      	beq.n	80087ea <__swbuf_r+0x5a>
 80087e0:	89a3      	ldrh	r3, [r4, #12]
 80087e2:	07db      	lsls	r3, r3, #31
 80087e4:	d506      	bpl.n	80087f4 <__swbuf_r+0x64>
 80087e6:	2e0a      	cmp	r6, #10
 80087e8:	d104      	bne.n	80087f4 <__swbuf_r+0x64>
 80087ea:	4621      	mov	r1, r4
 80087ec:	4628      	mov	r0, r5
 80087ee:	f7ff ffa7 	bl	8008740 <_fflush_r>
 80087f2:	b938      	cbnz	r0, 8008804 <__swbuf_r+0x74>
 80087f4:	4638      	mov	r0, r7
 80087f6:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 80087f8:	4621      	mov	r1, r4
 80087fa:	4628      	mov	r0, r5
 80087fc:	f000 f806 	bl	800880c <__swsetup_r>
 8008800:	2800      	cmp	r0, #0
 8008802:	d0d5      	beq.n	80087b0 <__swbuf_r+0x20>
 8008804:	f04f 37ff 	mov.w	r7, #4294967295
 8008808:	e7f4      	b.n	80087f4 <__swbuf_r+0x64>
	...

0800880c <__swsetup_r>:
 800880c:	b538      	push	{r3, r4, r5, lr}
 800880e:	4b2a      	ldr	r3, [pc, #168]	; (80088b8 <__swsetup_r+0xac>)
 8008810:	4605      	mov	r5, r0
 8008812:	6818      	ldr	r0, [r3, #0]
 8008814:	460c      	mov	r4, r1
 8008816:	b118      	cbz	r0, 8008820 <__swsetup_r+0x14>
 8008818:	6a03      	ldr	r3, [r0, #32]
 800881a:	b90b      	cbnz	r3, 8008820 <__swsetup_r+0x14>
 800881c:	f7fe f84a 	bl	80068b4 <__sinit>
 8008820:	89a3      	ldrh	r3, [r4, #12]
 8008822:	f9b4 200c 	ldrsh.w	r2, [r4, #12]
 8008826:	0718      	lsls	r0, r3, #28
 8008828:	d422      	bmi.n	8008870 <__swsetup_r+0x64>
 800882a:	06d9      	lsls	r1, r3, #27
 800882c:	d407      	bmi.n	800883e <__swsetup_r+0x32>
 800882e:	2309      	movs	r3, #9
 8008830:	602b      	str	r3, [r5, #0]
 8008832:	f042 0340 	orr.w	r3, r2, #64	; 0x40
 8008836:	81a3      	strh	r3, [r4, #12]
 8008838:	f04f 30ff 	mov.w	r0, #4294967295
 800883c:	e034      	b.n	80088a8 <__swsetup_r+0x9c>
 800883e:	0758      	lsls	r0, r3, #29
 8008840:	d512      	bpl.n	8008868 <__swsetup_r+0x5c>
 8008842:	6b61      	ldr	r1, [r4, #52]	; 0x34
 8008844:	b141      	cbz	r1, 8008858 <__swsetup_r+0x4c>
 8008846:	f104 0344 	add.w	r3, r4, #68	; 0x44
 800884a:	4299      	cmp	r1, r3
 800884c:	d002      	beq.n	8008854 <__swsetup_r+0x48>
 800884e:	4628      	mov	r0, r5
 8008850:	f7fe ffd8 	bl	8007804 <_free_r>
 8008854:	2300      	movs	r3, #0
 8008856:	6363      	str	r3, [r4, #52]	; 0x34
 8008858:	89a3      	ldrh	r3, [r4, #12]
 800885a:	f023 0324 	bic.w	r3, r3, #36	; 0x24
 800885e:	81a3      	strh	r3, [r4, #12]
 8008860:	2300      	movs	r3, #0
 8008862:	6063      	str	r3, [r4, #4]
 8008864:	6923      	ldr	r3, [r4, #16]
 8008866:	6023      	str	r3, [r4, #0]
 8008868:	89a3      	ldrh	r3, [r4, #12]
 800886a:	f043 0308 	orr.w	r3, r3, #8
 800886e:	81a3      	strh	r3, [r4, #12]
 8008870:	6923      	ldr	r3, [r4, #16]
 8008872:	b94b      	cbnz	r3, 8008888 <__swsetup_r+0x7c>
 8008874:	89a3      	ldrh	r3, [r4, #12]
 8008876:	f403 7320 	and.w	r3, r3, #640	; 0x280
 800887a:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 800887e:	d003      	beq.n	8008888 <__swsetup_r+0x7c>
 8008880:	4621      	mov	r1, r4
 8008882:	4628      	mov	r0, r5
 8008884:	f000 f90c 	bl	8008aa0 <__smakebuf_r>
 8008888:	89a0      	ldrh	r0, [r4, #12]
 800888a:	f9b4 200c 	ldrsh.w	r2, [r4, #12]
 800888e:	f010 0301 	ands.w	r3, r0, #1
 8008892:	d00a      	beq.n	80088aa <__swsetup_r+0x9e>
 8008894:	2300      	movs	r3, #0
 8008896:	60a3      	str	r3, [r4, #8]
 8008898:	6963      	ldr	r3, [r4, #20]
 800889a:	425b      	negs	r3, r3
 800889c:	61a3      	str	r3, [r4, #24]
 800889e:	6923      	ldr	r3, [r4, #16]
 80088a0:	b943      	cbnz	r3, 80088b4 <__swsetup_r+0xa8>
 80088a2:	f010 0080 	ands.w	r0, r0, #128	; 0x80
 80088a6:	d1c4      	bne.n	8008832 <__swsetup_r+0x26>
 80088a8:	bd38      	pop	{r3, r4, r5, pc}
 80088aa:	0781      	lsls	r1, r0, #30
 80088ac:	bf58      	it	pl
 80088ae:	6963      	ldrpl	r3, [r4, #20]
 80088b0:	60a3      	str	r3, [r4, #8]
 80088b2:	e7f4      	b.n	800889e <__swsetup_r+0x92>
 80088b4:	2000      	movs	r0, #0
 80088b6:	e7f7      	b.n	80088a8 <__swsetup_r+0x9c>
 80088b8:	200000ec 	.word	0x200000ec

080088bc <memmove>:
 80088bc:	4288      	cmp	r0, r1
 80088be:	b510      	push	{r4, lr}
 80088c0:	eb01 0402 	add.w	r4, r1, r2
 80088c4:	d902      	bls.n	80088cc <memmove+0x10>
 80088c6:	4284      	cmp	r4, r0
 80088c8:	4623      	mov	r3, r4
 80088ca:	d807      	bhi.n	80088dc <memmove+0x20>
 80088cc:	1e43      	subs	r3, r0, #1
 80088ce:	42a1      	cmp	r1, r4
 80088d0:	d008      	beq.n	80088e4 <memmove+0x28>
 80088d2:	f811 2b01 	ldrb.w	r2, [r1], #1
 80088d6:	f803 2f01 	strb.w	r2, [r3, #1]!
 80088da:	e7f8      	b.n	80088ce <memmove+0x12>
 80088dc:	4402      	add	r2, r0
 80088de:	4601      	mov	r1, r0
 80088e0:	428a      	cmp	r2, r1
 80088e2:	d100      	bne.n	80088e6 <memmove+0x2a>
 80088e4:	bd10      	pop	{r4, pc}
 80088e6:	f813 4d01 	ldrb.w	r4, [r3, #-1]!
 80088ea:	f802 4d01 	strb.w	r4, [r2, #-1]!
 80088ee:	e7f7      	b.n	80088e0 <memmove+0x24>

080088f0 <_sbrk_r>:
 80088f0:	b538      	push	{r3, r4, r5, lr}
 80088f2:	4d06      	ldr	r5, [pc, #24]	; (800890c <_sbrk_r+0x1c>)
 80088f4:	2300      	movs	r3, #0
 80088f6:	4604      	mov	r4, r0
 80088f8:	4608      	mov	r0, r1
 80088fa:	602b      	str	r3, [r5, #0]
 80088fc:	f7fa f8be 	bl	8002a7c <_sbrk>
 8008900:	1c43      	adds	r3, r0, #1
 8008902:	d102      	bne.n	800890a <_sbrk_r+0x1a>
 8008904:	682b      	ldr	r3, [r5, #0]
 8008906:	b103      	cbz	r3, 800890a <_sbrk_r+0x1a>
 8008908:	6023      	str	r3, [r4, #0]
 800890a:	bd38      	pop	{r3, r4, r5, pc}
 800890c:	20004554 	.word	0x20004554

08008910 <memcpy>:
 8008910:	440a      	add	r2, r1
 8008912:	4291      	cmp	r1, r2
 8008914:	f100 33ff 	add.w	r3, r0, #4294967295
 8008918:	d100      	bne.n	800891c <memcpy+0xc>
 800891a:	4770      	bx	lr
 800891c:	b510      	push	{r4, lr}
 800891e:	f811 4b01 	ldrb.w	r4, [r1], #1
 8008922:	f803 4f01 	strb.w	r4, [r3, #1]!
 8008926:	4291      	cmp	r1, r2
 8008928:	d1f9      	bne.n	800891e <memcpy+0xe>
 800892a:	bd10      	pop	{r4, pc}

0800892c <__assert_func>:
 800892c:	b51f      	push	{r0, r1, r2, r3, r4, lr}
 800892e:	4614      	mov	r4, r2
 8008930:	461a      	mov	r2, r3
 8008932:	4b09      	ldr	r3, [pc, #36]	; (8008958 <__assert_func+0x2c>)
 8008934:	681b      	ldr	r3, [r3, #0]
 8008936:	4605      	mov	r5, r0
 8008938:	68d8      	ldr	r0, [r3, #12]
 800893a:	b14c      	cbz	r4, 8008950 <__assert_func+0x24>
 800893c:	4b07      	ldr	r3, [pc, #28]	; (800895c <__assert_func+0x30>)
 800893e:	9100      	str	r1, [sp, #0]
 8008940:	e9cd 3401 	strd	r3, r4, [sp, #4]
 8008944:	4906      	ldr	r1, [pc, #24]	; (8008960 <__assert_func+0x34>)
 8008946:	462b      	mov	r3, r5
 8008948:	f000 f872 	bl	8008a30 <fiprintf>
 800894c:	f000 f906 	bl	8008b5c <abort>
 8008950:	4b04      	ldr	r3, [pc, #16]	; (8008964 <__assert_func+0x38>)
 8008952:	461c      	mov	r4, r3
 8008954:	e7f3      	b.n	800893e <__assert_func+0x12>
 8008956:	bf00      	nop
 8008958:	200000ec 	.word	0x200000ec
 800895c:	0800ab0f 	.word	0x0800ab0f
 8008960:	0800ab1c 	.word	0x0800ab1c
 8008964:	0800ab4a 	.word	0x0800ab4a

08008968 <_calloc_r>:
 8008968:	b537      	push	{r0, r1, r2, r4, r5, lr}
 800896a:	fba1 2402 	umull	r2, r4, r1, r2
 800896e:	b94c      	cbnz	r4, 8008984 <_calloc_r+0x1c>
 8008970:	4611      	mov	r1, r2
 8008972:	9201      	str	r2, [sp, #4]
 8008974:	f7fe ffba 	bl	80078ec <_malloc_r>
 8008978:	9a01      	ldr	r2, [sp, #4]
 800897a:	4605      	mov	r5, r0
 800897c:	b930      	cbnz	r0, 800898c <_calloc_r+0x24>
 800897e:	4628      	mov	r0, r5
 8008980:	b003      	add	sp, #12
 8008982:	bd30      	pop	{r4, r5, pc}
 8008984:	220c      	movs	r2, #12
 8008986:	6002      	str	r2, [r0, #0]
 8008988:	2500      	movs	r5, #0
 800898a:	e7f8      	b.n	800897e <_calloc_r+0x16>
 800898c:	4621      	mov	r1, r4
 800898e:	f7fe f83c 	bl	8006a0a <memset>
 8008992:	e7f4      	b.n	800897e <_calloc_r+0x16>

08008994 <__ascii_mbtowc>:
 8008994:	b082      	sub	sp, #8
 8008996:	b901      	cbnz	r1, 800899a <__ascii_mbtowc+0x6>
 8008998:	a901      	add	r1, sp, #4
 800899a:	b142      	cbz	r2, 80089ae <__ascii_mbtowc+0x1a>
 800899c:	b14b      	cbz	r3, 80089b2 <__ascii_mbtowc+0x1e>
 800899e:	7813      	ldrb	r3, [r2, #0]
 80089a0:	600b      	str	r3, [r1, #0]
 80089a2:	7812      	ldrb	r2, [r2, #0]
 80089a4:	1e10      	subs	r0, r2, #0
 80089a6:	bf18      	it	ne
 80089a8:	2001      	movne	r0, #1
 80089aa:	b002      	add	sp, #8
 80089ac:	4770      	bx	lr
 80089ae:	4610      	mov	r0, r2
 80089b0:	e7fb      	b.n	80089aa <__ascii_mbtowc+0x16>
 80089b2:	f06f 0001 	mvn.w	r0, #1
 80089b6:	e7f8      	b.n	80089aa <__ascii_mbtowc+0x16>

080089b8 <_realloc_r>:
 80089b8:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 80089bc:	4680      	mov	r8, r0
 80089be:	4614      	mov	r4, r2
 80089c0:	460e      	mov	r6, r1
 80089c2:	b921      	cbnz	r1, 80089ce <_realloc_r+0x16>
 80089c4:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 80089c8:	4611      	mov	r1, r2
 80089ca:	f7fe bf8f 	b.w	80078ec <_malloc_r>
 80089ce:	b92a      	cbnz	r2, 80089dc <_realloc_r+0x24>
 80089d0:	f7fe ff18 	bl	8007804 <_free_r>
 80089d4:	4625      	mov	r5, r4
 80089d6:	4628      	mov	r0, r5
 80089d8:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 80089dc:	f000 f8c5 	bl	8008b6a <_malloc_usable_size_r>
 80089e0:	4284      	cmp	r4, r0
 80089e2:	4607      	mov	r7, r0
 80089e4:	d802      	bhi.n	80089ec <_realloc_r+0x34>
 80089e6:	ebb4 0f50 	cmp.w	r4, r0, lsr #1
 80089ea:	d812      	bhi.n	8008a12 <_realloc_r+0x5a>
 80089ec:	4621      	mov	r1, r4
 80089ee:	4640      	mov	r0, r8
 80089f0:	f7fe ff7c 	bl	80078ec <_malloc_r>
 80089f4:	4605      	mov	r5, r0
 80089f6:	2800      	cmp	r0, #0
 80089f8:	d0ed      	beq.n	80089d6 <_realloc_r+0x1e>
 80089fa:	42bc      	cmp	r4, r7
 80089fc:	4622      	mov	r2, r4
 80089fe:	4631      	mov	r1, r6
 8008a00:	bf28      	it	cs
 8008a02:	463a      	movcs	r2, r7
 8008a04:	f7ff ff84 	bl	8008910 <memcpy>
 8008a08:	4631      	mov	r1, r6
 8008a0a:	4640      	mov	r0, r8
 8008a0c:	f7fe fefa 	bl	8007804 <_free_r>
 8008a10:	e7e1      	b.n	80089d6 <_realloc_r+0x1e>
 8008a12:	4635      	mov	r5, r6
 8008a14:	e7df      	b.n	80089d6 <_realloc_r+0x1e>

08008a16 <__ascii_wctomb>:
 8008a16:	b149      	cbz	r1, 8008a2c <__ascii_wctomb+0x16>
 8008a18:	2aff      	cmp	r2, #255	; 0xff
 8008a1a:	bf85      	ittet	hi
 8008a1c:	238a      	movhi	r3, #138	; 0x8a
 8008a1e:	6003      	strhi	r3, [r0, #0]
 8008a20:	700a      	strbls	r2, [r1, #0]
 8008a22:	f04f 30ff 	movhi.w	r0, #4294967295
 8008a26:	bf98      	it	ls
 8008a28:	2001      	movls	r0, #1
 8008a2a:	4770      	bx	lr
 8008a2c:	4608      	mov	r0, r1
 8008a2e:	4770      	bx	lr

08008a30 <fiprintf>:
 8008a30:	b40e      	push	{r1, r2, r3}
 8008a32:	b503      	push	{r0, r1, lr}
 8008a34:	4601      	mov	r1, r0
 8008a36:	ab03      	add	r3, sp, #12
 8008a38:	4805      	ldr	r0, [pc, #20]	; (8008a50 <fiprintf+0x20>)
 8008a3a:	f853 2b04 	ldr.w	r2, [r3], #4
 8008a3e:	6800      	ldr	r0, [r0, #0]
 8008a40:	9301      	str	r3, [sp, #4]
 8008a42:	f7ff fcdd 	bl	8008400 <_vfiprintf_r>
 8008a46:	b002      	add	sp, #8
 8008a48:	f85d eb04 	ldr.w	lr, [sp], #4
 8008a4c:	b003      	add	sp, #12
 8008a4e:	4770      	bx	lr
 8008a50:	200000ec 	.word	0x200000ec

08008a54 <__swhatbuf_r>:
 8008a54:	b570      	push	{r4, r5, r6, lr}
 8008a56:	460c      	mov	r4, r1
 8008a58:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8008a5c:	2900      	cmp	r1, #0
 8008a5e:	b096      	sub	sp, #88	; 0x58
 8008a60:	4615      	mov	r5, r2
 8008a62:	461e      	mov	r6, r3
 8008a64:	da0d      	bge.n	8008a82 <__swhatbuf_r+0x2e>
 8008a66:	89a3      	ldrh	r3, [r4, #12]
 8008a68:	f013 0f80 	tst.w	r3, #128	; 0x80
 8008a6c:	f04f 0100 	mov.w	r1, #0
 8008a70:	bf0c      	ite	eq
 8008a72:	f44f 6380 	moveq.w	r3, #1024	; 0x400
 8008a76:	2340      	movne	r3, #64	; 0x40
 8008a78:	2000      	movs	r0, #0
 8008a7a:	6031      	str	r1, [r6, #0]
 8008a7c:	602b      	str	r3, [r5, #0]
 8008a7e:	b016      	add	sp, #88	; 0x58
 8008a80:	bd70      	pop	{r4, r5, r6, pc}
 8008a82:	466a      	mov	r2, sp
 8008a84:	f000 f848 	bl	8008b18 <_fstat_r>
 8008a88:	2800      	cmp	r0, #0
 8008a8a:	dbec      	blt.n	8008a66 <__swhatbuf_r+0x12>
 8008a8c:	9901      	ldr	r1, [sp, #4]
 8008a8e:	f401 4170 	and.w	r1, r1, #61440	; 0xf000
 8008a92:	f5a1 5300 	sub.w	r3, r1, #8192	; 0x2000
 8008a96:	4259      	negs	r1, r3
 8008a98:	4159      	adcs	r1, r3
 8008a9a:	f44f 6380 	mov.w	r3, #1024	; 0x400
 8008a9e:	e7eb      	b.n	8008a78 <__swhatbuf_r+0x24>

08008aa0 <__smakebuf_r>:
 8008aa0:	898b      	ldrh	r3, [r1, #12]
 8008aa2:	b573      	push	{r0, r1, r4, r5, r6, lr}
 8008aa4:	079d      	lsls	r5, r3, #30
 8008aa6:	4606      	mov	r6, r0
 8008aa8:	460c      	mov	r4, r1
 8008aaa:	d507      	bpl.n	8008abc <__smakebuf_r+0x1c>
 8008aac:	f104 0347 	add.w	r3, r4, #71	; 0x47
 8008ab0:	6023      	str	r3, [r4, #0]
 8008ab2:	6123      	str	r3, [r4, #16]
 8008ab4:	2301      	movs	r3, #1
 8008ab6:	6163      	str	r3, [r4, #20]
 8008ab8:	b002      	add	sp, #8
 8008aba:	bd70      	pop	{r4, r5, r6, pc}
 8008abc:	ab01      	add	r3, sp, #4
 8008abe:	466a      	mov	r2, sp
 8008ac0:	f7ff ffc8 	bl	8008a54 <__swhatbuf_r>
 8008ac4:	9900      	ldr	r1, [sp, #0]
 8008ac6:	4605      	mov	r5, r0
 8008ac8:	4630      	mov	r0, r6
 8008aca:	f7fe ff0f 	bl	80078ec <_malloc_r>
 8008ace:	b948      	cbnz	r0, 8008ae4 <__smakebuf_r+0x44>
 8008ad0:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 8008ad4:	059a      	lsls	r2, r3, #22
 8008ad6:	d4ef      	bmi.n	8008ab8 <__smakebuf_r+0x18>
 8008ad8:	f023 0303 	bic.w	r3, r3, #3
 8008adc:	f043 0302 	orr.w	r3, r3, #2
 8008ae0:	81a3      	strh	r3, [r4, #12]
 8008ae2:	e7e3      	b.n	8008aac <__smakebuf_r+0xc>
 8008ae4:	89a3      	ldrh	r3, [r4, #12]
 8008ae6:	6020      	str	r0, [r4, #0]
 8008ae8:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 8008aec:	81a3      	strh	r3, [r4, #12]
 8008aee:	9b00      	ldr	r3, [sp, #0]
 8008af0:	6163      	str	r3, [r4, #20]
 8008af2:	9b01      	ldr	r3, [sp, #4]
 8008af4:	6120      	str	r0, [r4, #16]
 8008af6:	b15b      	cbz	r3, 8008b10 <__smakebuf_r+0x70>
 8008af8:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 8008afc:	4630      	mov	r0, r6
 8008afe:	f000 f81d 	bl	8008b3c <_isatty_r>
 8008b02:	b128      	cbz	r0, 8008b10 <__smakebuf_r+0x70>
 8008b04:	89a3      	ldrh	r3, [r4, #12]
 8008b06:	f023 0303 	bic.w	r3, r3, #3
 8008b0a:	f043 0301 	orr.w	r3, r3, #1
 8008b0e:	81a3      	strh	r3, [r4, #12]
 8008b10:	89a3      	ldrh	r3, [r4, #12]
 8008b12:	431d      	orrs	r5, r3
 8008b14:	81a5      	strh	r5, [r4, #12]
 8008b16:	e7cf      	b.n	8008ab8 <__smakebuf_r+0x18>

08008b18 <_fstat_r>:
 8008b18:	b538      	push	{r3, r4, r5, lr}
 8008b1a:	4d07      	ldr	r5, [pc, #28]	; (8008b38 <_fstat_r+0x20>)
 8008b1c:	2300      	movs	r3, #0
 8008b1e:	4604      	mov	r4, r0
 8008b20:	4608      	mov	r0, r1
 8008b22:	4611      	mov	r1, r2
 8008b24:	602b      	str	r3, [r5, #0]
 8008b26:	f7f9 ff80 	bl	8002a2a <_fstat>
 8008b2a:	1c43      	adds	r3, r0, #1
 8008b2c:	d102      	bne.n	8008b34 <_fstat_r+0x1c>
 8008b2e:	682b      	ldr	r3, [r5, #0]
 8008b30:	b103      	cbz	r3, 8008b34 <_fstat_r+0x1c>
 8008b32:	6023      	str	r3, [r4, #0]
 8008b34:	bd38      	pop	{r3, r4, r5, pc}
 8008b36:	bf00      	nop
 8008b38:	20004554 	.word	0x20004554

08008b3c <_isatty_r>:
 8008b3c:	b538      	push	{r3, r4, r5, lr}
 8008b3e:	4d06      	ldr	r5, [pc, #24]	; (8008b58 <_isatty_r+0x1c>)
 8008b40:	2300      	movs	r3, #0
 8008b42:	4604      	mov	r4, r0
 8008b44:	4608      	mov	r0, r1
 8008b46:	602b      	str	r3, [r5, #0]
 8008b48:	f7f9 ff7f 	bl	8002a4a <_isatty>
 8008b4c:	1c43      	adds	r3, r0, #1
 8008b4e:	d102      	bne.n	8008b56 <_isatty_r+0x1a>
 8008b50:	682b      	ldr	r3, [r5, #0]
 8008b52:	b103      	cbz	r3, 8008b56 <_isatty_r+0x1a>
 8008b54:	6023      	str	r3, [r4, #0]
 8008b56:	bd38      	pop	{r3, r4, r5, pc}
 8008b58:	20004554 	.word	0x20004554

08008b5c <abort>:
 8008b5c:	b508      	push	{r3, lr}
 8008b5e:	2006      	movs	r0, #6
 8008b60:	f000 f834 	bl	8008bcc <raise>
 8008b64:	2001      	movs	r0, #1
 8008b66:	f7f9 ff11 	bl	800298c <_exit>

08008b6a <_malloc_usable_size_r>:
 8008b6a:	f851 3c04 	ldr.w	r3, [r1, #-4]
 8008b6e:	1f18      	subs	r0, r3, #4
 8008b70:	2b00      	cmp	r3, #0
 8008b72:	bfbc      	itt	lt
 8008b74:	580b      	ldrlt	r3, [r1, r0]
 8008b76:	18c0      	addlt	r0, r0, r3
 8008b78:	4770      	bx	lr

08008b7a <_raise_r>:
 8008b7a:	291f      	cmp	r1, #31
 8008b7c:	b538      	push	{r3, r4, r5, lr}
 8008b7e:	4604      	mov	r4, r0
 8008b80:	460d      	mov	r5, r1
 8008b82:	d904      	bls.n	8008b8e <_raise_r+0x14>
 8008b84:	2316      	movs	r3, #22
 8008b86:	6003      	str	r3, [r0, #0]
 8008b88:	f04f 30ff 	mov.w	r0, #4294967295
 8008b8c:	bd38      	pop	{r3, r4, r5, pc}
 8008b8e:	6bc2      	ldr	r2, [r0, #60]	; 0x3c
 8008b90:	b112      	cbz	r2, 8008b98 <_raise_r+0x1e>
 8008b92:	f852 3021 	ldr.w	r3, [r2, r1, lsl #2]
 8008b96:	b94b      	cbnz	r3, 8008bac <_raise_r+0x32>
 8008b98:	4620      	mov	r0, r4
 8008b9a:	f000 f831 	bl	8008c00 <_getpid_r>
 8008b9e:	462a      	mov	r2, r5
 8008ba0:	4601      	mov	r1, r0
 8008ba2:	4620      	mov	r0, r4
 8008ba4:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 8008ba8:	f000 b818 	b.w	8008bdc <_kill_r>
 8008bac:	2b01      	cmp	r3, #1
 8008bae:	d00a      	beq.n	8008bc6 <_raise_r+0x4c>
 8008bb0:	1c59      	adds	r1, r3, #1
 8008bb2:	d103      	bne.n	8008bbc <_raise_r+0x42>
 8008bb4:	2316      	movs	r3, #22
 8008bb6:	6003      	str	r3, [r0, #0]
 8008bb8:	2001      	movs	r0, #1
 8008bba:	e7e7      	b.n	8008b8c <_raise_r+0x12>
 8008bbc:	2400      	movs	r4, #0
 8008bbe:	f842 4025 	str.w	r4, [r2, r5, lsl #2]
 8008bc2:	4628      	mov	r0, r5
 8008bc4:	4798      	blx	r3
 8008bc6:	2000      	movs	r0, #0
 8008bc8:	e7e0      	b.n	8008b8c <_raise_r+0x12>
	...

08008bcc <raise>:
 8008bcc:	4b02      	ldr	r3, [pc, #8]	; (8008bd8 <raise+0xc>)
 8008bce:	4601      	mov	r1, r0
 8008bd0:	6818      	ldr	r0, [r3, #0]
 8008bd2:	f7ff bfd2 	b.w	8008b7a <_raise_r>
 8008bd6:	bf00      	nop
 8008bd8:	200000ec 	.word	0x200000ec

08008bdc <_kill_r>:
 8008bdc:	b538      	push	{r3, r4, r5, lr}
 8008bde:	4d07      	ldr	r5, [pc, #28]	; (8008bfc <_kill_r+0x20>)
 8008be0:	2300      	movs	r3, #0
 8008be2:	4604      	mov	r4, r0
 8008be4:	4608      	mov	r0, r1
 8008be6:	4611      	mov	r1, r2
 8008be8:	602b      	str	r3, [r5, #0]
 8008bea:	f7f9 febf 	bl	800296c <_kill>
 8008bee:	1c43      	adds	r3, r0, #1
 8008bf0:	d102      	bne.n	8008bf8 <_kill_r+0x1c>
 8008bf2:	682b      	ldr	r3, [r5, #0]
 8008bf4:	b103      	cbz	r3, 8008bf8 <_kill_r+0x1c>
 8008bf6:	6023      	str	r3, [r4, #0]
 8008bf8:	bd38      	pop	{r3, r4, r5, pc}
 8008bfa:	bf00      	nop
 8008bfc:	20004554 	.word	0x20004554

08008c00 <_getpid_r>:
 8008c00:	f7f9 beac 	b.w	800295c <_getpid>

08008c04 <_init>:
 8008c04:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8008c06:	bf00      	nop
 8008c08:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8008c0a:	bc08      	pop	{r3}
 8008c0c:	469e      	mov	lr, r3
 8008c0e:	4770      	bx	lr

08008c10 <_fini>:
 8008c10:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8008c12:	bf00      	nop
 8008c14:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8008c16:	bc08      	pop	{r3}
 8008c18:	469e      	mov	lr, r3
 8008c1a:	4770      	bx	lr
>>>>>>> branch 'master' of https://github.com/jeremielabelle/JALON3_MECATRONIQUE.git
