{ "Info" "IQEXE_SEPARATOR" "" "Info: *******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Classic Timing Analyzer Quartus II " "Info: Running Quartus II Classic Timing Analyzer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 7.1 Build 178 06/25/2007 Service Pack 1 SJ Full Version " "Info: Version 7.1 Build 178 06/25/2007 Service Pack 1 SJ Full Version" {  } {  } 0 0 "%1!s!" 0 0 "" 0} { "Info" "IQEXE_START_BANNER_TIME" "Tue Aug 10 17:34:36 2010 " "Info: Processing started: Tue Aug 10 17:34:36 2010" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_tan --read_settings_files=off --write_settings_files=off RABBIT_DDS_FIFO_12ns -c RABBIT_DDS_FIFO_12ns --timing_analysis_only " "Info: Command: quartus_tan --read_settings_files=off --write_settings_files=off RABBIT_DDS_FIFO_12ns -c RABBIT_DDS_FIFO_12ns --timing_analysis_only" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0}
{ "Warning" "WTAN_NO_CLOCKS" "" "Warning: Found pins functioning as undefined clocks and/or memory enables" { { "Info" "ITAN_NODE_MAP_TO_CLK" "ten_MHz_ext " "Info: Assuming node \"ten_MHz_ext\" is an undefined clock" {  } { { "RABBIT_DDS_FIFO_12ns.v" "" { Text "C:/altera/71/quartus/RABBIT_DDS_FIFO_12ns/RABBIT_DDS_FIFO_12ns.v" 8 -1 0 } } { "c:/altera/71/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/71/quartus/bin/Assignment Editor.qase" 1 { { 0 "ten_MHz_ext" } } } }  } 0 0 "Assuming node \"%1!s!\" is an undefined clock" 0 0 "" 0} { "Info" "ITAN_NODE_MAP_TO_CLK" "RABBIT_SCLOCK " "Info: Assuming node \"RABBIT_SCLOCK\" is an undefined clock" {  } { { "RABBIT_DDS_FIFO_12ns.v" "" { Text "C:/altera/71/quartus/RABBIT_DDS_FIFO_12ns/RABBIT_DDS_FIFO_12ns.v" 10 -1 0 } } { "c:/altera/71/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/71/quartus/bin/Assignment Editor.qase" 1 { { 0 "RABBIT_SCLOCK" } } } }  } 0 0 "Assuming node \"%1!s!\" is an undefined clock" 0 0 "" 0}  } {  } 0 0 "Found pins functioning as undefined clocks and/or memory enables" 0 0 "" 0}
{ "Info" "ITDB_FULL_CLOCK_REG_RESULT" "ten_MHz_ext register N\[7\] register SDIO~reg0 81.95 MHz 12.202 ns Internal " "Info: Clock \"ten_MHz_ext\" has Internal fmax of 81.95 MHz between source register \"N\[7\]\" and destination register \"SDIO~reg0\" (period= 12.202 ns)" { { "Info" "ITDB_FULL_DATA_PATH_RESULT" "11.975 ns + Longest register register " "Info: + Longest register to register delay is 11.975 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns N\[7\] 1 REG LCFF_X44_Y20_N23 466 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X44_Y20_N23; Fanout = 466; REG Node = 'N\[7\]'" {  } { { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "" { N[7] } "NODE_NAME" } } { "RABBIT_DDS_FIFO_12ns.v" "" { Text "C:/altera/71/quartus/RABBIT_DDS_FIFO_12ns/RABBIT_DDS_FIFO_12ns.v" 368 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.537 ns) + CELL(0.393 ns) 0.930 ns Mux0~15115 2 COMB LCCOMB_X43_Y20_N16 1 " "Info: 2: + IC(0.537 ns) + CELL(0.393 ns) = 0.930 ns; Loc. = LCCOMB_X43_Y20_N16; Fanout = 1; COMB Node = 'Mux0~15115'" {  } { { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "0.930 ns" { N[7] Mux0~15115 } "NODE_NAME" } } { "RABBIT_DDS_FIFO_12ns.v" "" { Text "C:/altera/71/quartus/RABBIT_DDS_FIFO_12ns/RABBIT_DDS_FIFO_12ns.v" 542 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.247 ns) + CELL(0.275 ns) 1.452 ns Mux0~15116 3 COMB LCCOMB_X43_Y20_N24 1 " "Info: 3: + IC(0.247 ns) + CELL(0.275 ns) = 1.452 ns; Loc. = LCCOMB_X43_Y20_N24; Fanout = 1; COMB Node = 'Mux0~15116'" {  } { { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "0.522 ns" { Mux0~15115 Mux0~15116 } "NODE_NAME" } } { "RABBIT_DDS_FIFO_12ns.v" "" { Text "C:/altera/71/quartus/RABBIT_DDS_FIFO_12ns/RABBIT_DDS_FIFO_12ns.v" 542 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.976 ns) + CELL(0.275 ns) 2.703 ns Mux0~15119 4 COMB LCCOMB_X45_Y18_N20 1 " "Info: 4: + IC(0.976 ns) + CELL(0.275 ns) = 2.703 ns; Loc. = LCCOMB_X45_Y18_N20; Fanout = 1; COMB Node = 'Mux0~15119'" {  } { { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "1.251 ns" { Mux0~15116 Mux0~15119 } "NODE_NAME" } } { "RABBIT_DDS_FIFO_12ns.v" "" { Text "C:/altera/71/quartus/RABBIT_DDS_FIFO_12ns/RABBIT_DDS_FIFO_12ns.v" 542 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.746 ns) + CELL(0.275 ns) 3.724 ns Mux0~15122 5 COMB LCCOMB_X45_Y15_N24 1 " "Info: 5: + IC(0.746 ns) + CELL(0.275 ns) = 3.724 ns; Loc. = LCCOMB_X45_Y15_N24; Fanout = 1; COMB Node = 'Mux0~15122'" {  } { { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "1.021 ns" { Mux0~15119 Mux0~15122 } "NODE_NAME" } } { "RABBIT_DDS_FIFO_12ns.v" "" { Text "C:/altera/71/quartus/RABBIT_DDS_FIFO_12ns/RABBIT_DDS_FIFO_12ns.v" 542 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(1.076 ns) + CELL(0.150 ns) 4.950 ns Mux0~15133 6 COMB LCCOMB_X44_Y22_N4 1 " "Info: 6: + IC(1.076 ns) + CELL(0.150 ns) = 4.950 ns; Loc. = LCCOMB_X44_Y22_N4; Fanout = 1; COMB Node = 'Mux0~15133'" {  } { { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "1.226 ns" { Mux0~15122 Mux0~15133 } "NODE_NAME" } } { "RABBIT_DDS_FIFO_12ns.v" "" { Text "C:/altera/71/quartus/RABBIT_DDS_FIFO_12ns/RABBIT_DDS_FIFO_12ns.v" 542 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(1.220 ns) + CELL(0.271 ns) 6.441 ns Mux0~15144 7 COMB LCCOMB_X37_Y19_N28 1 " "Info: 7: + IC(1.220 ns) + CELL(0.271 ns) = 6.441 ns; Loc. = LCCOMB_X37_Y19_N28; Fanout = 1; COMB Node = 'Mux0~15144'" {  } { { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "1.491 ns" { Mux0~15133 Mux0~15144 } "NODE_NAME" } } { "RABBIT_DDS_FIFO_12ns.v" "" { Text "C:/altera/71/quartus/RABBIT_DDS_FIFO_12ns/RABBIT_DDS_FIFO_12ns.v" 542 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(1.240 ns) + CELL(0.275 ns) 7.956 ns Mux0~15145 8 COMB LCCOMB_X45_Y17_N28 1 " "Info: 8: + IC(1.240 ns) + CELL(0.275 ns) = 7.956 ns; Loc. = LCCOMB_X45_Y17_N28; Fanout = 1; COMB Node = 'Mux0~15145'" {  } { { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "1.515 ns" { Mux0~15144 Mux0~15145 } "NODE_NAME" } } { "RABBIT_DDS_FIFO_12ns.v" "" { Text "C:/altera/71/quartus/RABBIT_DDS_FIFO_12ns/RABBIT_DDS_FIFO_12ns.v" 542 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.242 ns) + CELL(0.150 ns) 8.348 ns Mux0~15188 9 COMB LCCOMB_X45_Y17_N24 1 " "Info: 9: + IC(0.242 ns) + CELL(0.150 ns) = 8.348 ns; Loc. = LCCOMB_X45_Y17_N24; Fanout = 1; COMB Node = 'Mux0~15188'" {  } { { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "0.392 ns" { Mux0~15145 Mux0~15188 } "NODE_NAME" } } { "RABBIT_DDS_FIFO_12ns.v" "" { Text "C:/altera/71/quartus/RABBIT_DDS_FIFO_12ns/RABBIT_DDS_FIFO_12ns.v" 542 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.258 ns) + CELL(0.275 ns) 8.881 ns Mux0~15189 10 COMB LCCOMB_X45_Y17_N2 1 " "Info: 10: + IC(0.258 ns) + CELL(0.275 ns) = 8.881 ns; Loc. = LCCOMB_X45_Y17_N2; Fanout = 1; COMB Node = 'Mux0~15189'" {  } { { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "0.533 ns" { Mux0~15188 Mux0~15189 } "NODE_NAME" } } { "RABBIT_DDS_FIFO_12ns.v" "" { Text "C:/altera/71/quartus/RABBIT_DDS_FIFO_12ns/RABBIT_DDS_FIFO_12ns.v" 542 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.902 ns) + CELL(0.416 ns) 10.199 ns Mux0~15360 11 COMB LCCOMB_X37_Y17_N30 1 " "Info: 11: + IC(0.902 ns) + CELL(0.416 ns) = 10.199 ns; Loc. = LCCOMB_X37_Y17_N30; Fanout = 1; COMB Node = 'Mux0~15360'" {  } { { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "1.318 ns" { Mux0~15189 Mux0~15360 } "NODE_NAME" } } { "RABBIT_DDS_FIFO_12ns.v" "" { Text "C:/altera/71/quartus/RABBIT_DDS_FIFO_12ns/RABBIT_DDS_FIFO_12ns.v" 542 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(1.022 ns) + CELL(0.275 ns) 11.496 ns Mux0~17130 12 COMB LCCOMB_X33_Y19_N18 1 " "Info: 12: + IC(1.022 ns) + CELL(0.275 ns) = 11.496 ns; Loc. = LCCOMB_X33_Y19_N18; Fanout = 1; COMB Node = 'Mux0~17130'" {  } { { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "1.297 ns" { Mux0~15360 Mux0~17130 } "NODE_NAME" } } { "RABBIT_DDS_FIFO_12ns.v" "" { Text "C:/altera/71/quartus/RABBIT_DDS_FIFO_12ns/RABBIT_DDS_FIFO_12ns.v" 542 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.245 ns) + CELL(0.150 ns) 11.891 ns SDIO~1158 13 COMB LCCOMB_X33_Y19_N10 1 " "Info: 13: + IC(0.245 ns) + CELL(0.150 ns) = 11.891 ns; Loc. = LCCOMB_X33_Y19_N10; Fanout = 1; COMB Node = 'SDIO~1158'" {  } { { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "0.395 ns" { Mux0~17130 SDIO~1158 } "NODE_NAME" } } { "RABBIT_DDS_FIFO_12ns.v" "" { Text "C:/altera/71/quartus/RABBIT_DDS_FIFO_12ns/RABBIT_DDS_FIFO_12ns.v" 14 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.084 ns) 11.975 ns SDIO~reg0 14 REG LCFF_X33_Y19_N11 3 " "Info: 14: + IC(0.000 ns) + CELL(0.084 ns) = 11.975 ns; Loc. = LCFF_X33_Y19_N11; Fanout = 3; REG Node = 'SDIO~reg0'" {  } { { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "0.084 ns" { SDIO~1158 SDIO~reg0 } "NODE_NAME" } } { "RABBIT_DDS_FIFO_12ns.v" "" { Text "C:/altera/71/quartus/RABBIT_DDS_FIFO_12ns/RABBIT_DDS_FIFO_12ns.v" 368 0 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "3.264 ns ( 27.26 % ) " "Info: Total cell delay = 3.264 ns ( 27.26 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0} { "Info" "ITDB_TOTAL_IC_DELAY" "8.711 ns ( 72.74 % ) " "Info: Total interconnect delay = 8.711 ns ( 72.74 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0}  } { { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "11.975 ns" { N[7] Mux0~15115 Mux0~15116 Mux0~15119 Mux0~15122 Mux0~15133 Mux0~15144 Mux0~15145 Mux0~15188 Mux0~15189 Mux0~15360 Mux0~17130 SDIO~1158 SDIO~reg0 } "NODE_NAME" } } { "c:/altera/71/quartus/bin/Technology_Viewer.qrui" "" { "Technology Map Viewer" "c:/altera/71/quartus/bin/Technology_Viewer.qrui" "11.975 ns" { N[7] Mux0~15115 Mux0~15116 Mux0~15119 Mux0~15122 Mux0~15133 Mux0~15144 Mux0~15145 Mux0~15188 Mux0~15189 Mux0~15360 Mux0~17130 SDIO~1158 SDIO~reg0 } { 0.000ns 0.537ns 0.247ns 0.976ns 0.746ns 1.076ns 1.220ns 1.240ns 0.242ns 0.258ns 0.902ns 1.022ns 0.245ns 0.000ns } { 0.000ns 0.393ns 0.275ns 0.275ns 0.275ns 0.150ns 0.271ns 0.275ns 0.150ns 0.275ns 0.416ns 0.275ns 0.150ns 0.084ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0} { "Info" "ITDB_FULL_CLOCK_SKEW_RESULT" "-0.013 ns - Smallest " "Info: - Smallest clock skew is -0.013 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "ten_MHz_ext destination 2.648 ns + Shortest register " "Info: + Shortest clock path from clock \"ten_MHz_ext\" to destination register is 2.648 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.999 ns) 0.999 ns ten_MHz_ext 1 CLK PIN_P26 1 " "Info: 1: + IC(0.000 ns) + CELL(0.999 ns) = 0.999 ns; Loc. = PIN_P26; Fanout = 1; CLK Node = 'ten_MHz_ext'" {  } { { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "" { ten_MHz_ext } "NODE_NAME" } } { "RABBIT_DDS_FIFO_12ns.v" "" { Text "C:/altera/71/quartus/RABBIT_DDS_FIFO_12ns/RABBIT_DDS_FIFO_12ns.v" 8 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.113 ns) + CELL(0.000 ns) 1.112 ns ten_MHz_ext~clkctrl 2 COMB CLKCTRL_G7 108 " "Info: 2: + IC(0.113 ns) + CELL(0.000 ns) = 1.112 ns; Loc. = CLKCTRL_G7; Fanout = 108; COMB Node = 'ten_MHz_ext~clkctrl'" {  } { { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "0.113 ns" { ten_MHz_ext ten_MHz_ext~clkctrl } "NODE_NAME" } } { "RABBIT_DDS_FIFO_12ns.v" "" { Text "C:/altera/71/quartus/RABBIT_DDS_FIFO_12ns/RABBIT_DDS_FIFO_12ns.v" 8 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.999 ns) + CELL(0.537 ns) 2.648 ns SDIO~reg0 3 REG LCFF_X33_Y19_N11 3 " "Info: 3: + IC(0.999 ns) + CELL(0.537 ns) = 2.648 ns; Loc. = LCFF_X33_Y19_N11; Fanout = 3; REG Node = 'SDIO~reg0'" {  } { { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "1.536 ns" { ten_MHz_ext~clkctrl SDIO~reg0 } "NODE_NAME" } } { "RABBIT_DDS_FIFO_12ns.v" "" { Text "C:/altera/71/quartus/RABBIT_DDS_FIFO_12ns/RABBIT_DDS_FIFO_12ns.v" 368 0 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.536 ns ( 58.01 % ) " "Info: Total cell delay = 1.536 ns ( 58.01 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0} { "Info" "ITDB_TOTAL_IC_DELAY" "1.112 ns ( 41.99 % ) " "Info: Total interconnect delay = 1.112 ns ( 41.99 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0}  } { { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "2.648 ns" { ten_MHz_ext ten_MHz_ext~clkctrl SDIO~reg0 } "NODE_NAME" } } { "c:/altera/71/quartus/bin/Technology_Viewer.qrui" "" { "Technology Map Viewer" "c:/altera/71/quartus/bin/Technology_Viewer.qrui" "2.648 ns" { ten_MHz_ext ten_MHz_ext~combout ten_MHz_ext~clkctrl SDIO~reg0 } { 0.000ns 0.000ns 0.113ns 0.999ns } { 0.000ns 0.999ns 0.000ns 0.537ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "ten_MHz_ext source 2.661 ns - Longest register " "Info: - Longest clock path from clock \"ten_MHz_ext\" to source register is 2.661 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.999 ns) 0.999 ns ten_MHz_ext 1 CLK PIN_P26 1 " "Info: 1: + IC(0.000 ns) + CELL(0.999 ns) = 0.999 ns; Loc. = PIN_P26; Fanout = 1; CLK Node = 'ten_MHz_ext'" {  } { { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "" { ten_MHz_ext } "NODE_NAME" } } { "RABBIT_DDS_FIFO_12ns.v" "" { Text "C:/altera/71/quartus/RABBIT_DDS_FIFO_12ns/RABBIT_DDS_FIFO_12ns.v" 8 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.113 ns) + CELL(0.000 ns) 1.112 ns ten_MHz_ext~clkctrl 2 COMB CLKCTRL_G7 108 " "Info: 2: + IC(0.113 ns) + CELL(0.000 ns) = 1.112 ns; Loc. = CLKCTRL_G7; Fanout = 108; COMB Node = 'ten_MHz_ext~clkctrl'" {  } { { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "0.113 ns" { ten_MHz_ext ten_MHz_ext~clkctrl } "NODE_NAME" } } { "RABBIT_DDS_FIFO_12ns.v" "" { Text "C:/altera/71/quartus/RABBIT_DDS_FIFO_12ns/RABBIT_DDS_FIFO_12ns.v" 8 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(1.012 ns) + CELL(0.537 ns) 2.661 ns N\[7\] 3 REG LCFF_X44_Y20_N23 466 " "Info: 3: + IC(1.012 ns) + CELL(0.537 ns) = 2.661 ns; Loc. = LCFF_X44_Y20_N23; Fanout = 466; REG Node = 'N\[7\]'" {  } { { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "1.549 ns" { ten_MHz_ext~clkctrl N[7] } "NODE_NAME" } } { "RABBIT_DDS_FIFO_12ns.v" "" { Text "C:/altera/71/quartus/RABBIT_DDS_FIFO_12ns/RABBIT_DDS_FIFO_12ns.v" 368 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.536 ns ( 57.72 % ) " "Info: Total cell delay = 1.536 ns ( 57.72 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0} { "Info" "ITDB_TOTAL_IC_DELAY" "1.125 ns ( 42.28 % ) " "Info: Total interconnect delay = 1.125 ns ( 42.28 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0}  } { { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "2.661 ns" { ten_MHz_ext ten_MHz_ext~clkctrl N[7] } "NODE_NAME" } } { "c:/altera/71/quartus/bin/Technology_Viewer.qrui" "" { "Technology Map Viewer" "c:/altera/71/quartus/bin/Technology_Viewer.qrui" "2.661 ns" { ten_MHz_ext ten_MHz_ext~combout ten_MHz_ext~clkctrl N[7] } { 0.000ns 0.000ns 0.113ns 1.012ns } { 0.000ns 0.999ns 0.000ns 0.537ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0}  } { { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "2.648 ns" { ten_MHz_ext ten_MHz_ext~clkctrl SDIO~reg0 } "NODE_NAME" } } { "c:/altera/71/quartus/bin/Technology_Viewer.qrui" "" { "Technology Map Viewer" "c:/altera/71/quartus/bin/Technology_Viewer.qrui" "2.648 ns" { ten_MHz_ext ten_MHz_ext~combout ten_MHz_ext~clkctrl SDIO~reg0 } { 0.000ns 0.000ns 0.113ns 0.999ns } { 0.000ns 0.999ns 0.000ns 0.537ns } "" } } { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "2.661 ns" { ten_MHz_ext ten_MHz_ext~clkctrl N[7] } "NODE_NAME" } } { "c:/altera/71/quartus/bin/Technology_Viewer.qrui" "" { "Technology Map Viewer" "c:/altera/71/quartus/bin/Technology_Viewer.qrui" "2.661 ns" { ten_MHz_ext ten_MHz_ext~combout ten_MHz_ext~clkctrl N[7] } { 0.000ns 0.000ns 0.113ns 1.012ns } { 0.000ns 0.999ns 0.000ns 0.537ns } "" } }  } 0 0 "%2!c! %3!s! clock skew is %1!s!" 0 0 "" 0} { "Info" "ITDB_FULL_TCO_DELAY" "0.250 ns + " "Info: + Micro clock to output delay of source is 0.250 ns" {  } { { "RABBIT_DDS_FIFO_12ns.v" "" { Text "C:/altera/71/quartus/RABBIT_DDS_FIFO_12ns/RABBIT_DDS_FIFO_12ns.v" 368 -1 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0} { "Info" "ITDB_FULL_TSU_DELAY" "-0.036 ns + " "Info: + Micro setup delay of destination is -0.036 ns" {  } { { "RABBIT_DDS_FIFO_12ns.v" "" { Text "C:/altera/71/quartus/RABBIT_DDS_FIFO_12ns/RABBIT_DDS_FIFO_12ns.v" 368 0 0 } }  } 0 0 "%2!c! Micro setup delay of destination is %1!s!" 0 0 "" 0}  } { { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "11.975 ns" { N[7] Mux0~15115 Mux0~15116 Mux0~15119 Mux0~15122 Mux0~15133 Mux0~15144 Mux0~15145 Mux0~15188 Mux0~15189 Mux0~15360 Mux0~17130 SDIO~1158 SDIO~reg0 } "NODE_NAME" } } { "c:/altera/71/quartus/bin/Technology_Viewer.qrui" "" { "Technology Map Viewer" "c:/altera/71/quartus/bin/Technology_Viewer.qrui" "11.975 ns" { N[7] Mux0~15115 Mux0~15116 Mux0~15119 Mux0~15122 Mux0~15133 Mux0~15144 Mux0~15145 Mux0~15188 Mux0~15189 Mux0~15360 Mux0~17130 SDIO~1158 SDIO~reg0 } { 0.000ns 0.537ns 0.247ns 0.976ns 0.746ns 1.076ns 1.220ns 1.240ns 0.242ns 0.258ns 0.902ns 1.022ns 0.245ns 0.000ns } { 0.000ns 0.393ns 0.275ns 0.275ns 0.275ns 0.150ns 0.271ns 0.275ns 0.150ns 0.275ns 0.416ns 0.275ns 0.150ns 0.084ns } "" } } { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "2.648 ns" { ten_MHz_ext ten_MHz_ext~clkctrl SDIO~reg0 } "NODE_NAME" } } { "c:/altera/71/quartus/bin/Technology_Viewer.qrui" "" { "Technology Map Viewer" "c:/altera/71/quartus/bin/Technology_Viewer.qrui" "2.648 ns" { ten_MHz_ext ten_MHz_ext~combout ten_MHz_ext~clkctrl SDIO~reg0 } { 0.000ns 0.000ns 0.113ns 0.999ns } { 0.000ns 0.999ns 0.000ns 0.537ns } "" } } { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "2.661 ns" { ten_MHz_ext ten_MHz_ext~clkctrl N[7] } "NODE_NAME" } } { "c:/altera/71/quartus/bin/Technology_Viewer.qrui" "" { "Technology Map Viewer" "c:/altera/71/quartus/bin/Technology_Viewer.qrui" "2.661 ns" { ten_MHz_ext ten_MHz_ext~combout ten_MHz_ext~clkctrl N[7] } { 0.000ns 0.000ns 0.113ns 1.012ns } { 0.000ns 0.999ns 0.000ns 0.537ns } "" } }  } 0 0 "Clock \"%1!s!\" has %8!s! fmax of %6!s! between source %2!s! \"%3!s!\" and destination %4!s! \"%5!s!\" (period= %7!s!)" 0 0 "" 0}
{ "Info" "ITDB_FULL_CLOCK_REG_RESULT" "RABBIT_SCLOCK register i\[0\] register memory_reg\[409\] 134.43 MHz 7.439 ns Internal " "Info: Clock \"RABBIT_SCLOCK\" has Internal fmax of 134.43 MHz between source register \"i\[0\]\" and destination register \"memory_reg\[409\]\" (period= 7.439 ns)" { { "Info" "ITDB_FULL_DATA_PATH_RESULT" "7.209 ns + Longest register register " "Info: + Longest register to register delay is 7.209 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns i\[0\] 1 REG LCFF_X41_Y16_N3 19 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X41_Y16_N3; Fanout = 19; REG Node = 'i\[0\]'" {  } { { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "" { i[0] } "NODE_NAME" } } { "RABBIT_DDS_FIFO_12ns.v" "" { Text "C:/altera/71/quartus/RABBIT_DDS_FIFO_12ns/RABBIT_DDS_FIFO_12ns.v" 1305 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(1.110 ns) + CELL(0.275 ns) 1.385 ns Decoder2~12724 2 COMB LCCOMB_X40_Y12_N4 230 " "Info: 2: + IC(1.110 ns) + CELL(0.275 ns) = 1.385 ns; Loc. = LCCOMB_X40_Y12_N4; Fanout = 230; COMB Node = 'Decoder2~12724'" {  } { { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "1.385 ns" { i[0] Decoder2~12724 } "NODE_NAME" } } { "RABBIT_DDS_FIFO_12ns.v" "" { Text "C:/altera/71/quartus/RABBIT_DDS_FIFO_12ns/RABBIT_DDS_FIFO_12ns.v" 1317 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(2.872 ns) + CELL(0.275 ns) 4.532 ns memory_reg~443163 3 COMB LCCOMB_X54_Y13_N10 1 " "Info: 3: + IC(2.872 ns) + CELL(0.275 ns) = 4.532 ns; Loc. = LCCOMB_X54_Y13_N10; Fanout = 1; COMB Node = 'memory_reg~443163'" {  } { { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "3.147 ns" { Decoder2~12724 memory_reg~443163 } "NODE_NAME" } } { "RABBIT_DDS_FIFO_12ns.v" "" { Text "C:/altera/71/quartus/RABBIT_DDS_FIFO_12ns/RABBIT_DDS_FIFO_12ns.v" 227 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(2.443 ns) + CELL(0.150 ns) 7.125 ns memory_reg~443164 4 COMB LCCOMB_X25_Y21_N10 1 " "Info: 4: + IC(2.443 ns) + CELL(0.150 ns) = 7.125 ns; Loc. = LCCOMB_X25_Y21_N10; Fanout = 1; COMB Node = 'memory_reg~443164'" {  } { { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "2.593 ns" { memory_reg~443163 memory_reg~443164 } "NODE_NAME" } } { "RABBIT_DDS_FIFO_12ns.v" "" { Text "C:/altera/71/quartus/RABBIT_DDS_FIFO_12ns/RABBIT_DDS_FIFO_12ns.v" 227 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.084 ns) 7.209 ns memory_reg\[409\] 5 REG LCFF_X25_Y21_N11 4 " "Info: 5: + IC(0.000 ns) + CELL(0.084 ns) = 7.209 ns; Loc. = LCFF_X25_Y21_N11; Fanout = 4; REG Node = 'memory_reg\[409\]'" {  } { { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "0.084 ns" { memory_reg~443164 memory_reg[409] } "NODE_NAME" } } { "RABBIT_DDS_FIFO_12ns.v" "" { Text "C:/altera/71/quartus/RABBIT_DDS_FIFO_12ns/RABBIT_DDS_FIFO_12ns.v" 1305 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "0.784 ns ( 10.88 % ) " "Info: Total cell delay = 0.784 ns ( 10.88 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0} { "Info" "ITDB_TOTAL_IC_DELAY" "6.425 ns ( 89.12 % ) " "Info: Total interconnect delay = 6.425 ns ( 89.12 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0}  } { { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "7.209 ns" { i[0] Decoder2~12724 memory_reg~443163 memory_reg~443164 memory_reg[409] } "NODE_NAME" } } { "c:/altera/71/quartus/bin/Technology_Viewer.qrui" "" { "Technology Map Viewer" "c:/altera/71/quartus/bin/Technology_Viewer.qrui" "7.209 ns" { i[0] Decoder2~12724 memory_reg~443163 memory_reg~443164 memory_reg[409] } { 0.000ns 1.110ns 2.872ns 2.443ns 0.000ns } { 0.000ns 0.275ns 0.275ns 0.150ns 0.084ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0} { "Info" "ITDB_FULL_CLOCK_SKEW_RESULT" "-0.016 ns - Smallest " "Info: - Smallest clock skew is -0.016 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "RABBIT_SCLOCK destination 3.781 ns + Shortest register " "Info: + Shortest clock path from clock \"RABBIT_SCLOCK\" to destination register is 3.781 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.822 ns) 0.822 ns RABBIT_SCLOCK 1 CLK PIN_R20 3692 " "Info: 1: + IC(0.000 ns) + CELL(0.822 ns) = 0.822 ns; Loc. = PIN_R20; Fanout = 3692; CLK Node = 'RABBIT_SCLOCK'" {  } { { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "" { RABBIT_SCLOCK } "NODE_NAME" } } { "RABBIT_DDS_FIFO_12ns.v" "" { Text "C:/altera/71/quartus/RABBIT_DDS_FIFO_12ns/RABBIT_DDS_FIFO_12ns.v" 10 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(2.422 ns) + CELL(0.537 ns) 3.781 ns memory_reg\[409\] 2 REG LCFF_X25_Y21_N11 4 " "Info: 2: + IC(2.422 ns) + CELL(0.537 ns) = 3.781 ns; Loc. = LCFF_X25_Y21_N11; Fanout = 4; REG Node = 'memory_reg\[409\]'" {  } { { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "2.959 ns" { RABBIT_SCLOCK memory_reg[409] } "NODE_NAME" } } { "RABBIT_DDS_FIFO_12ns.v" "" { Text "C:/altera/71/quartus/RABBIT_DDS_FIFO_12ns/RABBIT_DDS_FIFO_12ns.v" 1305 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.359 ns ( 35.94 % ) " "Info: Total cell delay = 1.359 ns ( 35.94 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0} { "Info" "ITDB_TOTAL_IC_DELAY" "2.422 ns ( 64.06 % ) " "Info: Total interconnect delay = 2.422 ns ( 64.06 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0}  } { { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "3.781 ns" { RABBIT_SCLOCK memory_reg[409] } "NODE_NAME" } } { "c:/altera/71/quartus/bin/Technology_Viewer.qrui" "" { "Technology Map Viewer" "c:/altera/71/quartus/bin/Technology_Viewer.qrui" "3.781 ns" { RABBIT_SCLOCK RABBIT_SCLOCK~combout memory_reg[409] } { 0.000ns 0.000ns 2.422ns } { 0.000ns 0.822ns 0.537ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "RABBIT_SCLOCK source 3.797 ns - Longest register " "Info: - Longest clock path from clock \"RABBIT_SCLOCK\" to source register is 3.797 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.822 ns) 0.822 ns RABBIT_SCLOCK 1 CLK PIN_R20 3692 " "Info: 1: + IC(0.000 ns) + CELL(0.822 ns) = 0.822 ns; Loc. = PIN_R20; Fanout = 3692; CLK Node = 'RABBIT_SCLOCK'" {  } { { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "" { RABBIT_SCLOCK } "NODE_NAME" } } { "RABBIT_DDS_FIFO_12ns.v" "" { Text "C:/altera/71/quartus/RABBIT_DDS_FIFO_12ns/RABBIT_DDS_FIFO_12ns.v" 10 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(2.438 ns) + CELL(0.537 ns) 3.797 ns i\[0\] 2 REG LCFF_X41_Y16_N3 19 " "Info: 2: + IC(2.438 ns) + CELL(0.537 ns) = 3.797 ns; Loc. = LCFF_X41_Y16_N3; Fanout = 19; REG Node = 'i\[0\]'" {  } { { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "2.975 ns" { RABBIT_SCLOCK i[0] } "NODE_NAME" } } { "RABBIT_DDS_FIFO_12ns.v" "" { Text "C:/altera/71/quartus/RABBIT_DDS_FIFO_12ns/RABBIT_DDS_FIFO_12ns.v" 1305 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.359 ns ( 35.79 % ) " "Info: Total cell delay = 1.359 ns ( 35.79 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0} { "Info" "ITDB_TOTAL_IC_DELAY" "2.438 ns ( 64.21 % ) " "Info: Total interconnect delay = 2.438 ns ( 64.21 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0}  } { { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "3.797 ns" { RABBIT_SCLOCK i[0] } "NODE_NAME" } } { "c:/altera/71/quartus/bin/Technology_Viewer.qrui" "" { "Technology Map Viewer" "c:/altera/71/quartus/bin/Technology_Viewer.qrui" "3.797 ns" { RABBIT_SCLOCK RABBIT_SCLOCK~combout i[0] } { 0.000ns 0.000ns 2.438ns } { 0.000ns 0.822ns 0.537ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0}  } { { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "3.781 ns" { RABBIT_SCLOCK memory_reg[409] } "NODE_NAME" } } { "c:/altera/71/quartus/bin/Technology_Viewer.qrui" "" { "Technology Map Viewer" "c:/altera/71/quartus/bin/Technology_Viewer.qrui" "3.781 ns" { RABBIT_SCLOCK RABBIT_SCLOCK~combout memory_reg[409] } { 0.000ns 0.000ns 2.422ns } { 0.000ns 0.822ns 0.537ns } "" } } { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "3.797 ns" { RABBIT_SCLOCK i[0] } "NODE_NAME" } } { "c:/altera/71/quartus/bin/Technology_Viewer.qrui" "" { "Technology Map Viewer" "c:/altera/71/quartus/bin/Technology_Viewer.qrui" "3.797 ns" { RABBIT_SCLOCK RABBIT_SCLOCK~combout i[0] } { 0.000ns 0.000ns 2.438ns } { 0.000ns 0.822ns 0.537ns } "" } }  } 0 0 "%2!c! %3!s! clock skew is %1!s!" 0 0 "" 0} { "Info" "ITDB_FULL_TCO_DELAY" "0.250 ns + " "Info: + Micro clock to output delay of source is 0.250 ns" {  } { { "RABBIT_DDS_FIFO_12ns.v" "" { Text "C:/altera/71/quartus/RABBIT_DDS_FIFO_12ns/RABBIT_DDS_FIFO_12ns.v" 1305 -1 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0} { "Info" "ITDB_FULL_TSU_DELAY" "-0.036 ns + " "Info: + Micro setup delay of destination is -0.036 ns" {  } { { "RABBIT_DDS_FIFO_12ns.v" "" { Text "C:/altera/71/quartus/RABBIT_DDS_FIFO_12ns/RABBIT_DDS_FIFO_12ns.v" 1305 -1 0 } }  } 0 0 "%2!c! Micro setup delay of destination is %1!s!" 0 0 "" 0}  } { { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "7.209 ns" { i[0] Decoder2~12724 memory_reg~443163 memory_reg~443164 memory_reg[409] } "NODE_NAME" } } { "c:/altera/71/quartus/bin/Technology_Viewer.qrui" "" { "Technology Map Viewer" "c:/altera/71/quartus/bin/Technology_Viewer.qrui" "7.209 ns" { i[0] Decoder2~12724 memory_reg~443163 memory_reg~443164 memory_reg[409] } { 0.000ns 1.110ns 2.872ns 2.443ns 0.000ns } { 0.000ns 0.275ns 0.275ns 0.150ns 0.084ns } "" } } { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "3.781 ns" { RABBIT_SCLOCK memory_reg[409] } "NODE_NAME" } } { "c:/altera/71/quartus/bin/Technology_Viewer.qrui" "" { "Technology Map Viewer" "c:/altera/71/quartus/bin/Technology_Viewer.qrui" "3.781 ns" { RABBIT_SCLOCK RABBIT_SCLOCK~combout memory_reg[409] } { 0.000ns 0.000ns 2.422ns } { 0.000ns 0.822ns 0.537ns } "" } } { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "3.797 ns" { RABBIT_SCLOCK i[0] } "NODE_NAME" } } { "c:/altera/71/quartus/bin/Technology_Viewer.qrui" "" { "Technology Map Viewer" "c:/altera/71/quartus/bin/Technology_Viewer.qrui" "3.797 ns" { RABBIT_SCLOCK RABBIT_SCLOCK~combout i[0] } { 0.000ns 0.000ns 2.438ns } { 0.000ns 0.822ns 0.537ns } "" } }  } 0 0 "Clock \"%1!s!\" has %8!s! fmax of %6!s! between source %2!s! \"%3!s!\" and destination %4!s! \"%5!s!\" (period= %7!s!)" 0 0 "" 0}
{ "Info" "ITDB_TSU_RESULT" "memory_reg\[2686\] RABBIT_SDATA RABBIT_SCLOCK 6.045 ns register " "Info: tsu for register \"memory_reg\[2686\]\" (data pin = \"RABBIT_SDATA\", clock pin = \"RABBIT_SCLOCK\") is 6.045 ns" { { "Info" "ITDB_FULL_DATA_PATH_RESULT" "9.847 ns + Longest pin register " "Info: + Longest pin to register delay is 9.847 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.842 ns) 0.842 ns RABBIT_SDATA 1 PIN PIN_N24 3680 " "Info: 1: + IC(0.000 ns) + CELL(0.842 ns) = 0.842 ns; Loc. = PIN_N24; Fanout = 3680; PIN Node = 'RABBIT_SDATA'" {  } { { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "" { RABBIT_SDATA } "NODE_NAME" } } { "RABBIT_DDS_FIFO_12ns.v" "" { Text "C:/altera/71/quartus/RABBIT_DDS_FIFO_12ns/RABBIT_DDS_FIFO_12ns.v" 9 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(8.501 ns) + CELL(0.420 ns) 9.763 ns memory_reg~438958 2 COMB LCCOMB_X34_Y13_N18 1 " "Info: 2: + IC(8.501 ns) + CELL(0.420 ns) = 9.763 ns; Loc. = LCCOMB_X34_Y13_N18; Fanout = 1; COMB Node = 'memory_reg~438958'" {  } { { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "8.921 ns" { RABBIT_SDATA memory_reg~438958 } "NODE_NAME" } } { "RABBIT_DDS_FIFO_12ns.v" "" { Text "C:/altera/71/quartus/RABBIT_DDS_FIFO_12ns/RABBIT_DDS_FIFO_12ns.v" 227 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.084 ns) 9.847 ns memory_reg\[2686\] 3 REG LCFF_X34_Y13_N19 2 " "Info: 3: + IC(0.000 ns) + CELL(0.084 ns) = 9.847 ns; Loc. = LCFF_X34_Y13_N19; Fanout = 2; REG Node = 'memory_reg\[2686\]'" {  } { { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "0.084 ns" { memory_reg~438958 memory_reg[2686] } "NODE_NAME" } } { "RABBIT_DDS_FIFO_12ns.v" "" { Text "C:/altera/71/quartus/RABBIT_DDS_FIFO_12ns/RABBIT_DDS_FIFO_12ns.v" 1305 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.346 ns ( 13.67 % ) " "Info: Total cell delay = 1.346 ns ( 13.67 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0} { "Info" "ITDB_TOTAL_IC_DELAY" "8.501 ns ( 86.33 % ) " "Info: Total interconnect delay = 8.501 ns ( 86.33 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0}  } { { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "9.847 ns" { RABBIT_SDATA memory_reg~438958 memory_reg[2686] } "NODE_NAME" } } { "c:/altera/71/quartus/bin/Technology_Viewer.qrui" "" { "Technology Map Viewer" "c:/altera/71/quartus/bin/Technology_Viewer.qrui" "9.847 ns" { RABBIT_SDATA RABBIT_SDATA~combout memory_reg~438958 memory_reg[2686] } { 0.000ns 0.000ns 8.501ns 0.000ns } { 0.000ns 0.842ns 0.420ns 0.084ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0} { "Info" "ITDB_FULL_TSU_DELAY" "-0.036 ns + " "Info: + Micro setup delay of destination is -0.036 ns" {  } { { "RABBIT_DDS_FIFO_12ns.v" "" { Text "C:/altera/71/quartus/RABBIT_DDS_FIFO_12ns/RABBIT_DDS_FIFO_12ns.v" 1305 -1 0 } }  } 0 0 "%2!c! Micro setup delay of destination is %1!s!" 0 0 "" 0} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "RABBIT_SCLOCK destination 3.766 ns - Shortest register " "Info: - Shortest clock path from clock \"RABBIT_SCLOCK\" to destination register is 3.766 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.822 ns) 0.822 ns RABBIT_SCLOCK 1 CLK PIN_R20 3692 " "Info: 1: + IC(0.000 ns) + CELL(0.822 ns) = 0.822 ns; Loc. = PIN_R20; Fanout = 3692; CLK Node = 'RABBIT_SCLOCK'" {  } { { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "" { RABBIT_SCLOCK } "NODE_NAME" } } { "RABBIT_DDS_FIFO_12ns.v" "" { Text "C:/altera/71/quartus/RABBIT_DDS_FIFO_12ns/RABBIT_DDS_FIFO_12ns.v" 10 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(2.407 ns) + CELL(0.537 ns) 3.766 ns memory_reg\[2686\] 2 REG LCFF_X34_Y13_N19 2 " "Info: 2: + IC(2.407 ns) + CELL(0.537 ns) = 3.766 ns; Loc. = LCFF_X34_Y13_N19; Fanout = 2; REG Node = 'memory_reg\[2686\]'" {  } { { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "2.944 ns" { RABBIT_SCLOCK memory_reg[2686] } "NODE_NAME" } } { "RABBIT_DDS_FIFO_12ns.v" "" { Text "C:/altera/71/quartus/RABBIT_DDS_FIFO_12ns/RABBIT_DDS_FIFO_12ns.v" 1305 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.359 ns ( 36.09 % ) " "Info: Total cell delay = 1.359 ns ( 36.09 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0} { "Info" "ITDB_TOTAL_IC_DELAY" "2.407 ns ( 63.91 % ) " "Info: Total interconnect delay = 2.407 ns ( 63.91 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0}  } { { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "3.766 ns" { RABBIT_SCLOCK memory_reg[2686] } "NODE_NAME" } } { "c:/altera/71/quartus/bin/Technology_Viewer.qrui" "" { "Technology Map Viewer" "c:/altera/71/quartus/bin/Technology_Viewer.qrui" "3.766 ns" { RABBIT_SCLOCK RABBIT_SCLOCK~combout memory_reg[2686] } { 0.000ns 0.000ns 2.407ns } { 0.000ns 0.822ns 0.537ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0}  } { { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "9.847 ns" { RABBIT_SDATA memory_reg~438958 memory_reg[2686] } "NODE_NAME" } } { "c:/altera/71/quartus/bin/Technology_Viewer.qrui" "" { "Technology Map Viewer" "c:/altera/71/quartus/bin/Technology_Viewer.qrui" "9.847 ns" { RABBIT_SDATA RABBIT_SDATA~combout memory_reg~438958 memory_reg[2686] } { 0.000ns 0.000ns 8.501ns 0.000ns } { 0.000ns 0.842ns 0.420ns 0.084ns } "" } } { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "3.766 ns" { RABBIT_SCLOCK memory_reg[2686] } "NODE_NAME" } } { "c:/altera/71/quartus/bin/Technology_Viewer.qrui" "" { "Technology Map Viewer" "c:/altera/71/quartus/bin/Technology_Viewer.qrui" "3.766 ns" { RABBIT_SCLOCK RABBIT_SCLOCK~combout memory_reg[2686] } { 0.000ns 0.000ns 2.407ns } { 0.000ns 0.822ns 0.537ns } "" } }  } 0 0 "tsu for %5!s! \"%1!s!\" (data pin = \"%2!s!\", clock pin = \"%3!s!\") is %4!s!" 0 0 "" 0}
{ "Info" "ITDB_FULL_TCO_RESULT" "ten_MHz_ext SCLK SCLK~reg0 8.184 ns register " "Info: tco from clock \"ten_MHz_ext\" to destination pin \"SCLK\" through register \"SCLK~reg0\" is 8.184 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "ten_MHz_ext source 2.665 ns + Longest register " "Info: + Longest clock path from clock \"ten_MHz_ext\" to source register is 2.665 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.999 ns) 0.999 ns ten_MHz_ext 1 CLK PIN_P26 1 " "Info: 1: + IC(0.000 ns) + CELL(0.999 ns) = 0.999 ns; Loc. = PIN_P26; Fanout = 1; CLK Node = 'ten_MHz_ext'" {  } { { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "" { ten_MHz_ext } "NODE_NAME" } } { "RABBIT_DDS_FIFO_12ns.v" "" { Text "C:/altera/71/quartus/RABBIT_DDS_FIFO_12ns/RABBIT_DDS_FIFO_12ns.v" 8 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.113 ns) + CELL(0.000 ns) 1.112 ns ten_MHz_ext~clkctrl 2 COMB CLKCTRL_G7 108 " "Info: 2: + IC(0.113 ns) + CELL(0.000 ns) = 1.112 ns; Loc. = CLKCTRL_G7; Fanout = 108; COMB Node = 'ten_MHz_ext~clkctrl'" {  } { { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "0.113 ns" { ten_MHz_ext ten_MHz_ext~clkctrl } "NODE_NAME" } } { "RABBIT_DDS_FIFO_12ns.v" "" { Text "C:/altera/71/quartus/RABBIT_DDS_FIFO_12ns/RABBIT_DDS_FIFO_12ns.v" 8 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(1.016 ns) + CELL(0.537 ns) 2.665 ns SCLK~reg0 3 REG LCFF_X24_Y22_N3 2 " "Info: 3: + IC(1.016 ns) + CELL(0.537 ns) = 2.665 ns; Loc. = LCFF_X24_Y22_N3; Fanout = 2; REG Node = 'SCLK~reg0'" {  } { { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "1.553 ns" { ten_MHz_ext~clkctrl SCLK~reg0 } "NODE_NAME" } } { "RABBIT_DDS_FIFO_12ns.v" "" { Text "C:/altera/71/quartus/RABBIT_DDS_FIFO_12ns/RABBIT_DDS_FIFO_12ns.v" 368 0 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.536 ns ( 57.64 % ) " "Info: Total cell delay = 1.536 ns ( 57.64 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0} { "Info" "ITDB_TOTAL_IC_DELAY" "1.129 ns ( 42.36 % ) " "Info: Total interconnect delay = 1.129 ns ( 42.36 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0}  } { { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "2.665 ns" { ten_MHz_ext ten_MHz_ext~clkctrl SCLK~reg0 } "NODE_NAME" } } { "c:/altera/71/quartus/bin/Technology_Viewer.qrui" "" { "Technology Map Viewer" "c:/altera/71/quartus/bin/Technology_Viewer.qrui" "2.665 ns" { ten_MHz_ext ten_MHz_ext~combout ten_MHz_ext~clkctrl SCLK~reg0 } { 0.000ns 0.000ns 0.113ns 1.016ns } { 0.000ns 0.999ns 0.000ns 0.537ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0} { "Info" "ITDB_FULL_TCO_DELAY" "0.250 ns + " "Info: + Micro clock to output delay of source is 0.250 ns" {  } { { "RABBIT_DDS_FIFO_12ns.v" "" { Text "C:/altera/71/quartus/RABBIT_DDS_FIFO_12ns/RABBIT_DDS_FIFO_12ns.v" 368 0 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0} { "Info" "ITDB_FULL_DATA_PATH_RESULT" "5.269 ns + Longest register pin " "Info: + Longest register to pin delay is 5.269 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns SCLK~reg0 1 REG LCFF_X24_Y22_N3 2 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X24_Y22_N3; Fanout = 2; REG Node = 'SCLK~reg0'" {  } { { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "" { SCLK~reg0 } "NODE_NAME" } } { "RABBIT_DDS_FIFO_12ns.v" "" { Text "C:/altera/71/quartus/RABBIT_DDS_FIFO_12ns/RABBIT_DDS_FIFO_12ns.v" 368 0 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(2.617 ns) + CELL(2.652 ns) 5.269 ns SCLK 2 PIN PIN_J25 0 " "Info: 2: + IC(2.617 ns) + CELL(2.652 ns) = 5.269 ns; Loc. = PIN_J25; Fanout = 0; PIN Node = 'SCLK'" {  } { { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "5.269 ns" { SCLK~reg0 SCLK } "NODE_NAME" } } { "RABBIT_DDS_FIFO_12ns.v" "" { Text "C:/altera/71/quartus/RABBIT_DDS_FIFO_12ns/RABBIT_DDS_FIFO_12ns.v" 15 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.652 ns ( 50.33 % ) " "Info: Total cell delay = 2.652 ns ( 50.33 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0} { "Info" "ITDB_TOTAL_IC_DELAY" "2.617 ns ( 49.67 % ) " "Info: Total interconnect delay = 2.617 ns ( 49.67 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0}  } { { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "5.269 ns" { SCLK~reg0 SCLK } "NODE_NAME" } } { "c:/altera/71/quartus/bin/Technology_Viewer.qrui" "" { "Technology Map Viewer" "c:/altera/71/quartus/bin/Technology_Viewer.qrui" "5.269 ns" { SCLK~reg0 SCLK } { 0.000ns 2.617ns } { 0.000ns 2.652ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0}  } { { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "2.665 ns" { ten_MHz_ext ten_MHz_ext~clkctrl SCLK~reg0 } "NODE_NAME" } } { "c:/altera/71/quartus/bin/Technology_Viewer.qrui" "" { "Technology Map Viewer" "c:/altera/71/quartus/bin/Technology_Viewer.qrui" "2.665 ns" { ten_MHz_ext ten_MHz_ext~combout ten_MHz_ext~clkctrl SCLK~reg0 } { 0.000ns 0.000ns 0.113ns 1.016ns } { 0.000ns 0.999ns 0.000ns 0.537ns } "" } } { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "5.269 ns" { SCLK~reg0 SCLK } "NODE_NAME" } } { "c:/altera/71/quartus/bin/Technology_Viewer.qrui" "" { "Technology Map Viewer" "c:/altera/71/quartus/bin/Technology_Viewer.qrui" "5.269 ns" { SCLK~reg0 SCLK } { 0.000ns 2.617ns } { 0.000ns 2.652ns } "" } }  } 0 0 "tco from clock \"%1!s!\" to destination pin \"%2!s!\" through %5!s! \"%3!s!\" is %4!s!" 0 0 "" 0}
{ "Info" "ITDB_TH_RESULT" "memory_reg\[3283\] RABBIT_SDATA RABBIT_SCLOCK -1.603 ns register " "Info: th for register \"memory_reg\[3283\]\" (data pin = \"RABBIT_SDATA\", clock pin = \"RABBIT_SCLOCK\") is -1.603 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "RABBIT_SCLOCK destination 3.810 ns + Longest register " "Info: + Longest clock path from clock \"RABBIT_SCLOCK\" to destination register is 3.810 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.822 ns) 0.822 ns RABBIT_SCLOCK 1 CLK PIN_R20 3692 " "Info: 1: + IC(0.000 ns) + CELL(0.822 ns) = 0.822 ns; Loc. = PIN_R20; Fanout = 3692; CLK Node = 'RABBIT_SCLOCK'" {  } { { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "" { RABBIT_SCLOCK } "NODE_NAME" } } { "RABBIT_DDS_FIFO_12ns.v" "" { Text "C:/altera/71/quartus/RABBIT_DDS_FIFO_12ns/RABBIT_DDS_FIFO_12ns.v" 10 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(2.451 ns) + CELL(0.537 ns) 3.810 ns memory_reg\[3283\] 2 REG LCFF_X64_Y20_N17 2 " "Info: 2: + IC(2.451 ns) + CELL(0.537 ns) = 3.810 ns; Loc. = LCFF_X64_Y20_N17; Fanout = 2; REG Node = 'memory_reg\[3283\]'" {  } { { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "2.988 ns" { RABBIT_SCLOCK memory_reg[3283] } "NODE_NAME" } } { "RABBIT_DDS_FIFO_12ns.v" "" { Text "C:/altera/71/quartus/RABBIT_DDS_FIFO_12ns/RABBIT_DDS_FIFO_12ns.v" 1305 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.359 ns ( 35.67 % ) " "Info: Total cell delay = 1.359 ns ( 35.67 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0} { "Info" "ITDB_TOTAL_IC_DELAY" "2.451 ns ( 64.33 % ) " "Info: Total interconnect delay = 2.451 ns ( 64.33 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0}  } { { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "3.810 ns" { RABBIT_SCLOCK memory_reg[3283] } "NODE_NAME" } } { "c:/altera/71/quartus/bin/Technology_Viewer.qrui" "" { "Technology Map Viewer" "c:/altera/71/quartus/bin/Technology_Viewer.qrui" "3.810 ns" { RABBIT_SCLOCK RABBIT_SCLOCK~combout memory_reg[3283] } { 0.000ns 0.000ns 2.451ns } { 0.000ns 0.822ns 0.537ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0} { "Info" "ITDB_FULL_TH_DELAY" "0.266 ns + " "Info: + Micro hold delay of destination is 0.266 ns" {  } { { "RABBIT_DDS_FIFO_12ns.v" "" { Text "C:/altera/71/quartus/RABBIT_DDS_FIFO_12ns/RABBIT_DDS_FIFO_12ns.v" 1305 -1 0 } }  } 0 0 "%2!c! Micro hold delay of destination is %1!s!" 0 0 "" 0} { "Info" "ITDB_FULL_DATA_PATH_RESULT" "5.679 ns - Shortest pin register " "Info: - Shortest pin to register delay is 5.679 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.842 ns) 0.842 ns RABBIT_SDATA 1 PIN PIN_N24 3680 " "Info: 1: + IC(0.000 ns) + CELL(0.842 ns) = 0.842 ns; Loc. = PIN_N24; Fanout = 3680; PIN Node = 'RABBIT_SDATA'" {  } { { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "" { RABBIT_SDATA } "NODE_NAME" } } { "RABBIT_DDS_FIFO_12ns.v" "" { Text "C:/altera/71/quartus/RABBIT_DDS_FIFO_12ns/RABBIT_DDS_FIFO_12ns.v" 9 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(4.603 ns) + CELL(0.150 ns) 5.595 ns memory_reg~445776 2 COMB LCCOMB_X64_Y20_N16 1 " "Info: 2: + IC(4.603 ns) + CELL(0.150 ns) = 5.595 ns; Loc. = LCCOMB_X64_Y20_N16; Fanout = 1; COMB Node = 'memory_reg~445776'" {  } { { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "4.753 ns" { RABBIT_SDATA memory_reg~445776 } "NODE_NAME" } } { "RABBIT_DDS_FIFO_12ns.v" "" { Text "C:/altera/71/quartus/RABBIT_DDS_FIFO_12ns/RABBIT_DDS_FIFO_12ns.v" 227 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.084 ns) 5.679 ns memory_reg\[3283\] 3 REG LCFF_X64_Y20_N17 2 " "Info: 3: + IC(0.000 ns) + CELL(0.084 ns) = 5.679 ns; Loc. = LCFF_X64_Y20_N17; Fanout = 2; REG Node = 'memory_reg\[3283\]'" {  } { { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "0.084 ns" { memory_reg~445776 memory_reg[3283] } "NODE_NAME" } } { "RABBIT_DDS_FIFO_12ns.v" "" { Text "C:/altera/71/quartus/RABBIT_DDS_FIFO_12ns/RABBIT_DDS_FIFO_12ns.v" 1305 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.076 ns ( 18.95 % ) " "Info: Total cell delay = 1.076 ns ( 18.95 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0} { "Info" "ITDB_TOTAL_IC_DELAY" "4.603 ns ( 81.05 % ) " "Info: Total interconnect delay = 4.603 ns ( 81.05 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0}  } { { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "5.679 ns" { RABBIT_SDATA memory_reg~445776 memory_reg[3283] } "NODE_NAME" } } { "c:/altera/71/quartus/bin/Technology_Viewer.qrui" "" { "Technology Map Viewer" "c:/altera/71/quartus/bin/Technology_Viewer.qrui" "5.679 ns" { RABBIT_SDATA RABBIT_SDATA~combout memory_reg~445776 memory_reg[3283] } { 0.000ns 0.000ns 4.603ns 0.000ns } { 0.000ns 0.842ns 0.150ns 0.084ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0}  } { { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "3.810 ns" { RABBIT_SCLOCK memory_reg[3283] } "NODE_NAME" } } { "c:/altera/71/quartus/bin/Technology_Viewer.qrui" "" { "Technology Map Viewer" "c:/altera/71/quartus/bin/Technology_Viewer.qrui" "3.810 ns" { RABBIT_SCLOCK RABBIT_SCLOCK~combout memory_reg[3283] } { 0.000ns 0.000ns 2.451ns } { 0.000ns 0.822ns 0.537ns } "" } } { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "5.679 ns" { RABBIT_SDATA memory_reg~445776 memory_reg[3283] } "NODE_NAME" } } { "c:/altera/71/quartus/bin/Technology_Viewer.qrui" "" { "Technology Map Viewer" "c:/altera/71/quartus/bin/Technology_Viewer.qrui" "5.679 ns" { RABBIT_SDATA RABBIT_SDATA~combout memory_reg~445776 memory_reg[3283] } { 0.000ns 0.000ns 4.603ns 0.000ns } { 0.000ns 0.842ns 0.150ns 0.084ns } "" } }  } 0 0 "th for %5!s! \"%1!s!\" (data pin = \"%2!s!\", clock pin = \"%3!s!\") is %4!s!" 0 0 "" 0}
{ "Info" "IQEXE_ERROR_COUNT" "Classic Timing Analyzer 0 s 1  Quartus II " "Info: Quartus II Classic Timing Analyzer was successful. 0 errors, 1 warning" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "187 " "Info: Allocated 187 megabytes of memory during processing" {  } {  } 0 0 "Allocated %1!s! megabytes of memory during processing" 0 0 "" 0} { "Info" "IQEXE_END_BANNER_TIME" "Tue Aug 10 17:34:42 2010 " "Info: Processing ended: Tue Aug 10 17:34:42 2010" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0} { "Info" "IQEXE_ELAPSED_TIME" "00:00:06 " "Info: Elapsed time: 00:00:06" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0}
