// Seed: 508937212
module module_0 #(
    parameter id_8 = 32'd2
) ();
  wire id_1;
  wire id_2;
  logic [-1 : 1 'b0] id_3 = -1;
  assign id_2 = id_3;
  logic id_4 = id_2, id_5;
  wire id_6;
  assign module_1.id_6 = 0;
  logic id_7;
  assign id_7 = id_6;
  wire _id_8;
  assign id_8 = id_4;
  wire id_9;
  logic [7:0][id_8 : 1] id_10;
  assign id_10[1'h0] = id_2;
  integer \id_11 = id_4;
endmodule
module module_1 (
    output supply0 id_0,
    output wor id_1,
    output tri id_2,
    output tri id_3,
    inout tri0 id_4
);
  logic id_6 = -1'd0;
  always @(-1 / 1'd0 + -1 or id_6) begin : LABEL_0
    deassign id_6.id_4;
  end
  module_0 modCall_1 ();
endmodule
