<stg><name>positDiv</name>


<trans_list>

<trans id="140" from="1" to="2">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln697" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="141" from="1" to="30">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln697" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="143" from="2" to="3">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="144" from="3" to="4">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="145" from="4" to="5">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="146" from="5" to="6">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="147" from="6" to="7">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="148" from="7" to="8">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="149" from="8" to="9">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="150" from="9" to="10">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="151" from="10" to="11">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="152" from="11" to="12">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="153" from="12" to="13">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="154" from="13" to="14">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="155" from="14" to="15">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="156" from="15" to="16">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="157" from="16" to="17">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="158" from="17" to="18">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="159" from="18" to="19">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="160" from="19" to="20">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="161" from="20" to="21">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="162" from="21" to="22">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="163" from="22" to="23">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="164" from="23" to="24">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="165" from="24" to="25">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="166" from="25" to="26">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="167" from="26" to="27">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="168" from="27" to="28">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="169" from="28" to="29">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="170" from="29" to="30">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>
</trans_list>



<state_list>

<state id="1" st_id="1">

<operation id="31" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3" bw="0" op_0_bw="0" op_1_bw="64">
<![CDATA[
entry:0 %specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i64 0

]]></Node>
<StgValue><ssdm name="specbitsmap_ln0"/></StgValue>
</operation>

<operation id="32" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4" bw="0" op_0_bw="0" op_1_bw="0">
<![CDATA[
entry:1 %spectopmodule_ln671 = spectopmodule void @_ssdm_op_SpecTopModule, void @empty_1

]]></Node>
<StgValue><ssdm name="spectopmodule_ln671"/></StgValue>
</operation>

<operation id="33" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5" bw="0" op_0_bw="0" op_1_bw="64">
<![CDATA[
entry:2 %specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i64 %x

]]></Node>
<StgValue><ssdm name="specbitsmap_ln0"/></StgValue>
</operation>

<operation id="34" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="6" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0" op_17_bw="32" op_18_bw="32" op_19_bw="32">
<![CDATA[
entry:3 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i64 %x, void @empty, i32 0, i32 0, void @empty_0, i32 0, i32 0, void @empty_0, void @empty_0, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0, i32 4294967295, i32 0, i32 0

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="35" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="7" bw="0" op_0_bw="0" op_1_bw="64">
<![CDATA[
entry:4 %specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i64 %y

]]></Node>
<StgValue><ssdm name="specbitsmap_ln0"/></StgValue>
</operation>

<operation id="36" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="8" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0" op_17_bw="32" op_18_bw="32" op_19_bw="32">
<![CDATA[
entry:5 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i64 %y, void @empty, i32 0, i32 0, void @empty_0, i32 0, i32 0, void @empty_0, void @empty_0, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0, i32 4294967295, i32 0, i32 0

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="37" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="9" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
entry:6 %y_read = read i64 @_ssdm_op_Read.ap_auto.i64, i64 %y

]]></Node>
<StgValue><ssdm name="y_read"/></StgValue>
</operation>

<operation id="38" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="10" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
entry:7 %x_read = read i64 @_ssdm_op_Read.ap_auto.i64, i64 %x

]]></Node>
<StgValue><ssdm name="x_read"/></StgValue>
</operation>

<operation id="39" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="11" bw="1" op_0_bw="64">
<![CDATA[
entry:8 %x_sign = trunc i64 %x_read

]]></Node>
<StgValue><ssdm name="x_sign"/></StgValue>
</operation>

<operation id="40" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="12" bw="1" op_0_bw="1" op_1_bw="64" op_2_bw="64">
<![CDATA[
entry:9 %x_isZero = bitselect i1 @_ssdm_op_BitSelect.i1.i64.i64, i64 %x_read, i64 8

]]></Node>
<StgValue><ssdm name="x_isZero"/></StgValue>
</operation>

<operation id="41" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="13" bw="1" op_0_bw="1" op_1_bw="64" op_2_bw="64">
<![CDATA[
entry:10 %x_exponent = bitselect i1 @_ssdm_op_BitSelect.i1.i64.i64, i64 %x_read, i64 32

]]></Node>
<StgValue><ssdm name="x_exponent"/></StgValue>
</operation>

<operation id="42" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="14" bw="1" op_0_bw="64">
<![CDATA[
entry:11 %y_sign = trunc i64 %y_read

]]></Node>
<StgValue><ssdm name="y_sign"/></StgValue>
</operation>

<operation id="43" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="15" bw="1" op_0_bw="1" op_1_bw="64" op_2_bw="64">
<![CDATA[
entry:12 %y_isZero = bitselect i1 @_ssdm_op_BitSelect.i1.i64.i64, i64 %y_read, i64 8

]]></Node>
<StgValue><ssdm name="y_isZero"/></StgValue>
</operation>

<operation id="44" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="16" bw="1" op_0_bw="1" op_1_bw="64" op_2_bw="64">
<![CDATA[
entry:13 %y_exponent = bitselect i1 @_ssdm_op_BitSelect.i1.i64.i64, i64 %y_read, i64 32

]]></Node>
<StgValue><ssdm name="y_exponent"/></StgValue>
</operation>

<operation id="45" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="17" bw="13" op_0_bw="13" op_1_bw="64" op_2_bw="64">
<![CDATA[
entry:14 %y_mantissa = partselect i13 @_ssdm_op_PartSelect.i13.i64.i64, i64 %y_read, i64 48

]]></Node>
<StgValue><ssdm name="y_mantissa"/></StgValue>
</operation>

<operation id="46" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="18" bw="25" op_0_bw="13">
<![CDATA[
entry:15 %zext_ln679 = zext i13 %y_mantissa

]]></Node>
<StgValue><ssdm name="zext_ln679"/></StgValue>
</operation>

<operation id="47" st_id="1" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="19" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry:16 %sign = xor i1 %x_sign, i1 %y_sign

]]></Node>
<StgValue><ssdm name="sign"/></StgValue>
</operation>

<operation id="48" st_id="1" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="20" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry:17 %isZero = or i1 %x_isZero, i1 %y_isZero

]]></Node>
<StgValue><ssdm name="isZero"/></StgValue>
</operation>

<operation id="49" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="21" bw="5" op_0_bw="5" op_1_bw="64" op_2_bw="32" op_3_bw="32">
<![CDATA[
entry:18 %tmp_s = partselect i5 @_ssdm_op_PartSelect.i5.i64.i32.i32, i64 %x_read, i32 24, i32 28

]]></Node>
<StgValue><ssdm name="tmp_s"/></StgValue>
</operation>

<operation id="50" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="22" bw="6" op_0_bw="6" op_1_bw="5" op_2_bw="1">
<![CDATA[
entry:19 %sf_x = bitconcatenate i6 @_ssdm_op_BitConcatenate.i6.i5.i1, i5 %tmp_s, i1 %x_exponent

]]></Node>
<StgValue><ssdm name="sf_x"/></StgValue>
</operation>

<operation id="51" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="23" bw="7" op_0_bw="6">
<![CDATA[
entry:20 %sext_ln693 = sext i6 %sf_x

]]></Node>
<StgValue><ssdm name="sext_ln693"/></StgValue>
</operation>

<operation id="52" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="24" bw="5" op_0_bw="5" op_1_bw="64" op_2_bw="32" op_3_bw="32">
<![CDATA[
entry:21 %tmp_1 = partselect i5 @_ssdm_op_PartSelect.i5.i64.i32.i32, i64 %y_read, i32 24, i32 28

]]></Node>
<StgValue><ssdm name="tmp_1"/></StgValue>
</operation>

<operation id="53" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="25" bw="6" op_0_bw="6" op_1_bw="5" op_2_bw="1">
<![CDATA[
entry:22 %sf_y = bitconcatenate i6 @_ssdm_op_BitConcatenate.i6.i5.i1, i5 %tmp_1, i1 %y_exponent

]]></Node>
<StgValue><ssdm name="sf_y"/></StgValue>
</operation>

<operation id="54" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="26" bw="7" op_0_bw="6">
<![CDATA[
entry:23 %sext_ln694 = sext i6 %sf_y

]]></Node>
<StgValue><ssdm name="sext_ln694"/></StgValue>
</operation>

<operation id="55" st_id="1" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="27" bw="7" op_0_bw="7" op_1_bw="7">
<![CDATA[
entry:24 %sf_r = sub i7 %sext_ln693, i7 %sext_ln694

]]></Node>
<StgValue><ssdm name="sf_r"/></StgValue>
</operation>

<operation id="56" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="28" bw="2" op_0_bw="2" op_1_bw="7" op_2_bw="32">
<![CDATA[
entry:25 %tmp = partselect i2 @_ssdm_op_PartSelect.i2.i7.i32, i7 %sf_r, i32 5

]]></Node>
<StgValue><ssdm name="tmp"/></StgValue>
</operation>

<operation id="57" st_id="1" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="29" bw="1" op_0_bw="2" op_1_bw="2">
<![CDATA[
entry:26 %icmp_ln697 = icmp_eq  i2 %tmp, i2 2

]]></Node>
<StgValue><ssdm name="icmp_ln697"/></StgValue>
</operation>

<operation id="58" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="30" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
entry:27 %br_ln697 = br i1 %icmp_ln697, void %if.else, void %if.end41_ifconv

]]></Node>
<StgValue><ssdm name="br_ln697"/></StgValue>
</operation>

<operation id="59" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln697" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="32" bw="13" op_0_bw="13" op_1_bw="64" op_2_bw="32" op_3_bw="32">
<![CDATA[
if.else:0 %tmp_3 = partselect i13 @_ssdm_op_PartSelect.i13.i64.i32.i32, i64 %x_read, i32 48, i32 60

]]></Node>
<StgValue><ssdm name="tmp_3"/></StgValue>
</operation>

<operation id="60" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln697" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="33" bw="25" op_0_bw="25" op_1_bw="13" op_2_bw="12">
<![CDATA[
if.else:1 %shl_ln = bitconcatenate i25 @_ssdm_op_BitConcatenate.i25.i13.i12, i13 %tmp_3, i12 0

]]></Node>
<StgValue><ssdm name="shl_ln"/></StgValue>
</operation>

<operation id="61" st_id="1" stage="29" lat="29">
<core>DivnS_SEQ</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln697" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="34" bw="25" op_0_bw="25" op_1_bw="25">
<![CDATA[
if.else:2 %mant = udiv i25 %shl_ln, i25 %zext_ln679

]]></Node>
<StgValue><ssdm name="mant"/></StgValue>
</operation>
</state>

<state id="2" st_id="2">

<operation id="62" st_id="2" stage="28" lat="29">
<core>DivnS_SEQ</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="34" bw="25" op_0_bw="25" op_1_bw="25">
<![CDATA[
if.else:2 %mant = udiv i25 %shl_ln, i25 %zext_ln679

]]></Node>
<StgValue><ssdm name="mant"/></StgValue>
</operation>
</state>

<state id="3" st_id="3">

<operation id="63" st_id="3" stage="27" lat="29">
<core>DivnS_SEQ</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="34" bw="25" op_0_bw="25" op_1_bw="25">
<![CDATA[
if.else:2 %mant = udiv i25 %shl_ln, i25 %zext_ln679

]]></Node>
<StgValue><ssdm name="mant"/></StgValue>
</operation>
</state>

<state id="4" st_id="4">

<operation id="64" st_id="4" stage="26" lat="29">
<core>DivnS_SEQ</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="34" bw="25" op_0_bw="25" op_1_bw="25">
<![CDATA[
if.else:2 %mant = udiv i25 %shl_ln, i25 %zext_ln679

]]></Node>
<StgValue><ssdm name="mant"/></StgValue>
</operation>
</state>

<state id="5" st_id="5">

<operation id="65" st_id="5" stage="25" lat="29">
<core>DivnS_SEQ</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="34" bw="25" op_0_bw="25" op_1_bw="25">
<![CDATA[
if.else:2 %mant = udiv i25 %shl_ln, i25 %zext_ln679

]]></Node>
<StgValue><ssdm name="mant"/></StgValue>
</operation>
</state>

<state id="6" st_id="6">

<operation id="66" st_id="6" stage="24" lat="29">
<core>DivnS_SEQ</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="34" bw="25" op_0_bw="25" op_1_bw="25">
<![CDATA[
if.else:2 %mant = udiv i25 %shl_ln, i25 %zext_ln679

]]></Node>
<StgValue><ssdm name="mant"/></StgValue>
</operation>
</state>

<state id="7" st_id="7">

<operation id="67" st_id="7" stage="23" lat="29">
<core>DivnS_SEQ</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="34" bw="25" op_0_bw="25" op_1_bw="25">
<![CDATA[
if.else:2 %mant = udiv i25 %shl_ln, i25 %zext_ln679

]]></Node>
<StgValue><ssdm name="mant"/></StgValue>
</operation>
</state>

<state id="8" st_id="8">

<operation id="68" st_id="8" stage="22" lat="29">
<core>DivnS_SEQ</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="34" bw="25" op_0_bw="25" op_1_bw="25">
<![CDATA[
if.else:2 %mant = udiv i25 %shl_ln, i25 %zext_ln679

]]></Node>
<StgValue><ssdm name="mant"/></StgValue>
</operation>
</state>

<state id="9" st_id="9">

<operation id="69" st_id="9" stage="21" lat="29">
<core>DivnS_SEQ</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="34" bw="25" op_0_bw="25" op_1_bw="25">
<![CDATA[
if.else:2 %mant = udiv i25 %shl_ln, i25 %zext_ln679

]]></Node>
<StgValue><ssdm name="mant"/></StgValue>
</operation>
</state>

<state id="10" st_id="10">

<operation id="70" st_id="10" stage="20" lat="29">
<core>DivnS_SEQ</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="34" bw="25" op_0_bw="25" op_1_bw="25">
<![CDATA[
if.else:2 %mant = udiv i25 %shl_ln, i25 %zext_ln679

]]></Node>
<StgValue><ssdm name="mant"/></StgValue>
</operation>
</state>

<state id="11" st_id="11">

<operation id="71" st_id="11" stage="19" lat="29">
<core>DivnS_SEQ</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="34" bw="25" op_0_bw="25" op_1_bw="25">
<![CDATA[
if.else:2 %mant = udiv i25 %shl_ln, i25 %zext_ln679

]]></Node>
<StgValue><ssdm name="mant"/></StgValue>
</operation>
</state>

<state id="12" st_id="12">

<operation id="72" st_id="12" stage="18" lat="29">
<core>DivnS_SEQ</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="34" bw="25" op_0_bw="25" op_1_bw="25">
<![CDATA[
if.else:2 %mant = udiv i25 %shl_ln, i25 %zext_ln679

]]></Node>
<StgValue><ssdm name="mant"/></StgValue>
</operation>
</state>

<state id="13" st_id="13">

<operation id="73" st_id="13" stage="17" lat="29">
<core>DivnS_SEQ</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="34" bw="25" op_0_bw="25" op_1_bw="25">
<![CDATA[
if.else:2 %mant = udiv i25 %shl_ln, i25 %zext_ln679

]]></Node>
<StgValue><ssdm name="mant"/></StgValue>
</operation>
</state>

<state id="14" st_id="14">

<operation id="74" st_id="14" stage="16" lat="29">
<core>DivnS_SEQ</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="34" bw="25" op_0_bw="25" op_1_bw="25">
<![CDATA[
if.else:2 %mant = udiv i25 %shl_ln, i25 %zext_ln679

]]></Node>
<StgValue><ssdm name="mant"/></StgValue>
</operation>
</state>

<state id="15" st_id="15">

<operation id="75" st_id="15" stage="15" lat="29">
<core>DivnS_SEQ</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="34" bw="25" op_0_bw="25" op_1_bw="25">
<![CDATA[
if.else:2 %mant = udiv i25 %shl_ln, i25 %zext_ln679

]]></Node>
<StgValue><ssdm name="mant"/></StgValue>
</operation>
</state>

<state id="16" st_id="16">

<operation id="76" st_id="16" stage="14" lat="29">
<core>DivnS_SEQ</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="34" bw="25" op_0_bw="25" op_1_bw="25">
<![CDATA[
if.else:2 %mant = udiv i25 %shl_ln, i25 %zext_ln679

]]></Node>
<StgValue><ssdm name="mant"/></StgValue>
</operation>
</state>

<state id="17" st_id="17">

<operation id="77" st_id="17" stage="13" lat="29">
<core>DivnS_SEQ</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="34" bw="25" op_0_bw="25" op_1_bw="25">
<![CDATA[
if.else:2 %mant = udiv i25 %shl_ln, i25 %zext_ln679

]]></Node>
<StgValue><ssdm name="mant"/></StgValue>
</operation>
</state>

<state id="18" st_id="18">

<operation id="78" st_id="18" stage="12" lat="29">
<core>DivnS_SEQ</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="34" bw="25" op_0_bw="25" op_1_bw="25">
<![CDATA[
if.else:2 %mant = udiv i25 %shl_ln, i25 %zext_ln679

]]></Node>
<StgValue><ssdm name="mant"/></StgValue>
</operation>
</state>

<state id="19" st_id="19">

<operation id="79" st_id="19" stage="11" lat="29">
<core>DivnS_SEQ</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="34" bw="25" op_0_bw="25" op_1_bw="25">
<![CDATA[
if.else:2 %mant = udiv i25 %shl_ln, i25 %zext_ln679

]]></Node>
<StgValue><ssdm name="mant"/></StgValue>
</operation>
</state>

<state id="20" st_id="20">

<operation id="80" st_id="20" stage="10" lat="29">
<core>DivnS_SEQ</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="34" bw="25" op_0_bw="25" op_1_bw="25">
<![CDATA[
if.else:2 %mant = udiv i25 %shl_ln, i25 %zext_ln679

]]></Node>
<StgValue><ssdm name="mant"/></StgValue>
</operation>
</state>

<state id="21" st_id="21">

<operation id="81" st_id="21" stage="9" lat="29">
<core>DivnS_SEQ</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="34" bw="25" op_0_bw="25" op_1_bw="25">
<![CDATA[
if.else:2 %mant = udiv i25 %shl_ln, i25 %zext_ln679

]]></Node>
<StgValue><ssdm name="mant"/></StgValue>
</operation>
</state>

<state id="22" st_id="22">

<operation id="82" st_id="22" stage="8" lat="29">
<core>DivnS_SEQ</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="34" bw="25" op_0_bw="25" op_1_bw="25">
<![CDATA[
if.else:2 %mant = udiv i25 %shl_ln, i25 %zext_ln679

]]></Node>
<StgValue><ssdm name="mant"/></StgValue>
</operation>
</state>

<state id="23" st_id="23">

<operation id="83" st_id="23" stage="7" lat="29">
<core>DivnS_SEQ</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="34" bw="25" op_0_bw="25" op_1_bw="25">
<![CDATA[
if.else:2 %mant = udiv i25 %shl_ln, i25 %zext_ln679

]]></Node>
<StgValue><ssdm name="mant"/></StgValue>
</operation>
</state>

<state id="24" st_id="24">

<operation id="84" st_id="24" stage="6" lat="29">
<core>DivnS_SEQ</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="34" bw="25" op_0_bw="25" op_1_bw="25">
<![CDATA[
if.else:2 %mant = udiv i25 %shl_ln, i25 %zext_ln679

]]></Node>
<StgValue><ssdm name="mant"/></StgValue>
</operation>
</state>

<state id="25" st_id="25">

<operation id="85" st_id="25" stage="5" lat="29">
<core>DivnS_SEQ</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="34" bw="25" op_0_bw="25" op_1_bw="25">
<![CDATA[
if.else:2 %mant = udiv i25 %shl_ln, i25 %zext_ln679

]]></Node>
<StgValue><ssdm name="mant"/></StgValue>
</operation>
</state>

<state id="26" st_id="26">

<operation id="86" st_id="26" stage="4" lat="29">
<core>DivnS_SEQ</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="34" bw="25" op_0_bw="25" op_1_bw="25">
<![CDATA[
if.else:2 %mant = udiv i25 %shl_ln, i25 %zext_ln679

]]></Node>
<StgValue><ssdm name="mant"/></StgValue>
</operation>
</state>

<state id="27" st_id="27">

<operation id="87" st_id="27" stage="3" lat="29">
<core>DivnS_SEQ</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="34" bw="25" op_0_bw="25" op_1_bw="25">
<![CDATA[
if.else:2 %mant = udiv i25 %shl_ln, i25 %zext_ln679

]]></Node>
<StgValue><ssdm name="mant"/></StgValue>
</operation>
</state>

<state id="28" st_id="28">

<operation id="88" st_id="28" stage="2" lat="29">
<core>DivnS_SEQ</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="34" bw="25" op_0_bw="25" op_1_bw="25">
<![CDATA[
if.else:2 %mant = udiv i25 %shl_ln, i25 %zext_ln679

]]></Node>
<StgValue><ssdm name="mant"/></StgValue>
</operation>
</state>

<state id="29" st_id="29">

<operation id="89" st_id="29" stage="1" lat="29">
<core>DivnS_SEQ</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="34" bw="25" op_0_bw="25" op_1_bw="25">
<![CDATA[
if.else:2 %mant = udiv i25 %shl_ln, i25 %zext_ln679

]]></Node>
<StgValue><ssdm name="mant"/></StgValue>
</operation>

<operation id="90" st_id="29" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="35" bw="1" op_0_bw="1" op_1_bw="25" op_2_bw="32">
<![CDATA[
if.else:3 %tmp_6 = bitselect i1 @_ssdm_op_BitSelect.i1.i25.i32, i25 %mant, i32 12

]]></Node>
<StgValue><ssdm name="tmp_6"/></StgValue>
</operation>

<operation id="91" st_id="29" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="isZero" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="36" bw="13" op_0_bw="25">
<![CDATA[
if.else:4 %trunc_ln710 = trunc i25 %mant

]]></Node>
<StgValue><ssdm name="trunc_ln710"/></StgValue>
</operation>

<operation id="92" st_id="29" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="37" bw="7" op_0_bw="7" op_1_bw="7">
<![CDATA[
if.else:5 %sf_r_2 = add i7 %sf_r, i7 127

]]></Node>
<StgValue><ssdm name="sf_r_2"/></StgValue>
</operation>

<operation id="93" st_id="29" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="38" bw="7" op_0_bw="1" op_1_bw="7" op_2_bw="7">
<![CDATA[
if.else:6 %sf_r_3 = select i1 %tmp_6, i7 %sf_r, i7 %sf_r_2

]]></Node>
<StgValue><ssdm name="sf_r_3"/></StgValue>
</operation>

<operation id="94" st_id="29" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="isZero" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="39" bw="12" op_0_bw="25">
<![CDATA[
if.else:7 %trunc_ln709 = trunc i25 %mant

]]></Node>
<StgValue><ssdm name="trunc_ln709"/></StgValue>
</operation>

<operation id="95" st_id="29" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="isZero" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="40" bw="13" op_0_bw="13" op_1_bw="12" op_2_bw="1">
<![CDATA[
if.else:8 %shl_ln1 = bitconcatenate i13 @_ssdm_op_BitConcatenate.i13.i12.i1, i12 %trunc_ln709, i1 0

]]></Node>
<StgValue><ssdm name="shl_ln1"/></StgValue>
</operation>

<operation id="96" st_id="29" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="isZero" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="41" bw="13" op_0_bw="1" op_1_bw="13" op_2_bw="13">
<![CDATA[
if.else:9 %mantissa = select i1 %tmp_6, i13 %trunc_ln710, i13 %shl_ln1

]]></Node>
<StgValue><ssdm name="mantissa"/></StgValue>
</operation>

<operation id="97" st_id="29" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="42" bw="5" op_0_bw="5" op_1_bw="7" op_2_bw="32" op_3_bw="32">
<![CDATA[
if.else:10 %regime = partselect i5 @_ssdm_op_PartSelect.i5.i7.i32.i32, i7 %sf_r_3, i32 1, i32 5

]]></Node>
<StgValue><ssdm name="regime"/></StgValue>
</operation>

<operation id="98" st_id="29" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="43" bw="0" op_0_bw="0">
<![CDATA[
if.else:11 %br_ln0 = br void %if.end41_ifconv

]]></Node>
<StgValue><ssdm name="br_ln0"/></StgValue>
</operation>
</state>

<state id="30" st_id="30">

<operation id="99" st_id="30" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="45" bw="7" op_0_bw="7" op_1_bw="0" op_2_bw="7" op_3_bw="0">
<![CDATA[
if.end41_ifconv:0 %sf_r_1 = phi i7 %sf_r_3, void %if.else, i7 %sf_r, void %entry

]]></Node>
<StgValue><ssdm name="sf_r_1"/></StgValue>
</operation>

<operation id="100" st_id="30" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="46" bw="5" op_0_bw="5" op_1_bw="0" op_2_bw="5" op_3_bw="0">
<![CDATA[
if.end41_ifconv:1 %regime_1 = phi i5 %regime, void %if.else, i5 18, void %entry

]]></Node>
<StgValue><ssdm name="regime_1"/></StgValue>
</operation>

<operation id="101" st_id="30" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="isZero" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="47" bw="13" op_0_bw="13" op_1_bw="0" op_2_bw="13" op_3_bw="0">
<![CDATA[
if.end41_ifconv:2 %mantissa_1 = phi i13 %mantissa, void %if.else, i13 0, void %entry

]]></Node>
<StgValue><ssdm name="mantissa_1"/></StgValue>
</operation>

<operation id="102" st_id="30" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="48" bw="2" op_0_bw="2" op_1_bw="7" op_2_bw="32">
<![CDATA[
if.end41_ifconv:3 %tmp_2 = partselect i2 @_ssdm_op_PartSelect.i2.i7.i32, i7 %sf_r_1, i32 5

]]></Node>
<StgValue><ssdm name="tmp_2"/></StgValue>
</operation>

<operation id="103" st_id="30" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="49" bw="1" op_0_bw="2" op_1_bw="2">
<![CDATA[
if.end41_ifconv:4 %icmp_ln729 = icmp_eq  i2 %tmp_2, i2 2

]]></Node>
<StgValue><ssdm name="icmp_ln729"/></StgValue>
</operation>

<operation id="104" st_id="30" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="50" bw="5" op_0_bw="1" op_1_bw="5" op_2_bw="5">
<![CDATA[
if.end41_ifconv:5 %regime_2 = select i1 %icmp_ln729, i5 18, i5 %regime_1

]]></Node>
<StgValue><ssdm name="regime_2"/></StgValue>
</operation>

<operation id="105" st_id="30" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="51" bw="1" op_0_bw="5" op_1_bw="5">
<![CDATA[
if.end41_ifconv:6 %icmp_ln732 = icmp_sgt  i5 %regime_2, i5 13

]]></Node>
<StgValue><ssdm name="icmp_ln732"/></StgValue>
</operation>

<operation id="106" st_id="30" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="52" bw="1" op_0_bw="5" op_1_bw="5">
<![CDATA[
if.end41_ifconv:7 %icmp_ln733 = icmp_slt  i5 %regime_2, i5 18

]]></Node>
<StgValue><ssdm name="icmp_ln733"/></StgValue>
</operation>

<operation id="107" st_id="30" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="53" bw="1" op_0_bw="1" op_1_bw="5" op_2_bw="32">
<![CDATA[
if.end41_ifconv:8 %tmp_7 = bitselect i1 @_ssdm_op_BitSelect.i1.i5.i32, i5 %regime_2, i32 4

]]></Node>
<StgValue><ssdm name="tmp_7"/></StgValue>
</operation>

<operation id="108" st_id="30" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="54" bw="5" op_0_bw="5" op_1_bw="5">
<![CDATA[
if.end41_ifconv:9 %add_ln736 = add i5 %regime_2, i5 3

]]></Node>
<StgValue><ssdm name="add_ln736"/></StgValue>
</operation>

<operation id="109" st_id="30" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="55" bw="5" op_0_bw="5" op_1_bw="5">
<![CDATA[
if.end41_ifconv:10 %sub_ln736 = sub i5 2, i5 %regime_2

]]></Node>
<StgValue><ssdm name="sub_ln736"/></StgValue>
</operation>

<operation id="110" st_id="30" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="56" bw="5" op_0_bw="1" op_1_bw="5" op_2_bw="5">
<![CDATA[
if.end41_ifconv:11 %SREG = select i1 %tmp_7, i5 %sub_ln736, i5 %add_ln736

]]></Node>
<StgValue><ssdm name="SREG"/></StgValue>
</operation>

<operation id="111" st_id="30" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="57" bw="5" op_0_bw="5" op_1_bw="5">
<![CDATA[
if.end41_ifconv:12 %REM = sub i5 16, i5 %SREG

]]></Node>
<StgValue><ssdm name="REM"/></StgValue>
</operation>

<operation id="112" st_id="30" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="58" bw="1" op_0_bw="5" op_1_bw="5">
<![CDATA[
if.end41_ifconv:13 %icmp_ln738 = icmp_eq  i5 %SREG, i5 16

]]></Node>
<StgValue><ssdm name="icmp_ln738"/></StgValue>
</operation>

<operation id="113" st_id="30" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="59" bw="4" op_0_bw="4" op_1_bw="5" op_2_bw="32" op_3_bw="32">
<![CDATA[
if.end41_ifconv:14 %tmp_8 = partselect i4 @_ssdm_op_PartSelect.i4.i5.i32.i32, i5 %REM, i32 1, i32 4

]]></Node>
<StgValue><ssdm name="tmp_8"/></StgValue>
</operation>

<operation id="114" st_id="30" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="60" bw="1" op_0_bw="4" op_1_bw="4">
<![CDATA[
if.end41_ifconv:15 %icmp_ln739 = icmp_ne  i4 %tmp_8, i4 0

]]></Node>
<StgValue><ssdm name="icmp_ln739"/></StgValue>
</operation>

<operation id="115" st_id="30" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="61" bw="1" op_0_bw="7">
<![CDATA[
if.end41_ifconv:16 %exponent = trunc i7 %sf_r_1

]]></Node>
<StgValue><ssdm name="exponent"/></StgValue>
</operation>

<operation id="116" st_id="30" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="62" bw="15" op_0_bw="5">
<![CDATA[
if.end41_ifconv:17 %sext_ln744 = sext i5 %REM

]]></Node>
<StgValue><ssdm name="sext_ln744"/></StgValue>
</operation>

<operation id="117" st_id="30" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="63" bw="32" op_0_bw="15">
<![CDATA[
if.end41_ifconv:18 %zext_ln744 = zext i15 %sext_ln744

]]></Node>
<StgValue><ssdm name="zext_ln744"/></StgValue>
</operation>

<operation id="118" st_id="30" stage="1" lat="1">
<core>Shifter</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="64" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
if.end41_ifconv:19 %shl_ln744 = shl i32 1, i32 %zext_ln744

]]></Node>
<StgValue><ssdm name="shl_ln744"/></StgValue>
</operation>

<operation id="119" st_id="30" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="65" bw="1" op_0_bw="32">
<![CDATA[
if.end41_ifconv:20 %trunc_ln744 = trunc i32 %shl_ln744

]]></Node>
<StgValue><ssdm name="trunc_ln744"/></StgValue>
</operation>

<operation id="120" st_id="30" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="66" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
if.end41_ifconv:21 %xor_ln744 = xor i1 %trunc_ln744, i1 1

]]></Node>
<StgValue><ssdm name="xor_ln744"/></StgValue>
</operation>

<operation id="121" st_id="30" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="67" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
if.end41_ifconv:22 %exponent_1 = and i1 %exponent, i1 %xor_ln744

]]></Node>
<StgValue><ssdm name="exponent_1"/></StgValue>
</operation>

<operation id="122" st_id="30" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="isZero" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="68" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
if.end41_ifconv:23 %xor_ln732 = xor i1 %icmp_ln732, i1 1

]]></Node>
<StgValue><ssdm name="xor_ln732"/></StgValue>
</operation>

<operation id="123" st_id="30" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="isZero" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="69" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
if.end41_ifconv:24 %and_ln733 = and i1 %icmp_ln733, i1 %xor_ln732

]]></Node>
<StgValue><ssdm name="and_ln733"/></StgValue>
</operation>

<operation id="124" st_id="30" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="isZero" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="70" bw="2" op_0_bw="2" op_1_bw="1" op_2_bw="1">
<![CDATA[
if.end41_ifconv:25 %sel_tmp2 = bitconcatenate i2 @_ssdm_op_BitConcatenate.i2.i1.i1, i1 %icmp_ln732, i1 %and_ln733

]]></Node>
<StgValue><ssdm name="sel_tmp2"/></StgValue>
</operation>

<operation id="125" st_id="30" stage="1" lat="1">
<core>OneHotSparseMux_HasDef</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="isZero" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="71" bw="5" op_0_bw="5" op_1_bw="2" op_2_bw="5" op_3_bw="2" op_4_bw="5" op_5_bw="2" op_6_bw="5" op_7_bw="5" op_8_bw="2">
<![CDATA[
if.end41_ifconv:26 %regime_3 = sparsemux i5 @_ssdm_op_SparseMux.ap_auto.3i5.i5.i2, i2 2, i5 14, i2 1, i5 18, i2 0, i5 %regime_2, i5 0, i2 %sel_tmp2

]]></Node>
<StgValue><ssdm name="regime_3"/></StgValue>
</operation>

<operation id="126" st_id="30" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="72" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
if.end41_ifconv:27 %or_ln738 = or i1 %icmp_ln733, i1 %icmp_ln738

]]></Node>
<StgValue><ssdm name="or_ln738"/></StgValue>
</operation>

<operation id="127" st_id="30" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="73" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
if.end41_ifconv:28 %or_ln738_1 = or i1 %or_ln738, i1 %icmp_ln732

]]></Node>
<StgValue><ssdm name="or_ln738_1"/></StgValue>
</operation>

<operation id="128" st_id="30" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="74" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
if.end41_ifconv:29 %xor_ln738 = xor i1 %or_ln738_1, i1 1

]]></Node>
<StgValue><ssdm name="xor_ln738"/></StgValue>
</operation>

<operation id="129" st_id="30" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="75" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
if.end41_ifconv:30 %and_ln739 = and i1 %icmp_ln739, i1 %xor_ln738

]]></Node>
<StgValue><ssdm name="and_ln739"/></StgValue>
</operation>

<operation id="130" st_id="30" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="76" bw="2" op_0_bw="2" op_1_bw="1" op_2_bw="1">
<![CDATA[
if.end41_ifconv:31 %sel_tmp = bitconcatenate i2 @_ssdm_op_BitConcatenate.i2.i1.i1, i1 %or_ln738_1, i1 %and_ln739

]]></Node>
<StgValue><ssdm name="sel_tmp"/></StgValue>
</operation>

<operation id="131" st_id="30" stage="1" lat="1">
<core>OneHotSparseMux_HasDef</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="77" bw="1" op_0_bw="1" op_1_bw="2" op_2_bw="1" op_3_bw="2" op_4_bw="1" op_5_bw="2" op_6_bw="1" op_7_bw="1" op_8_bw="2">
<![CDATA[
if.end41_ifconv:32 %exponent_2 = sparsemux i1 @_ssdm_op_SparseMux.ap_auto.3i1.i1.i2, i2 2, i1 0, i2 1, i1 %exponent, i2 0, i1 %exponent_1, i1 0, i2 %sel_tmp

]]></Node>
<StgValue><ssdm name="exponent_2"/></StgValue>
</operation>

<operation id="132" st_id="30" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="78" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
if.end41_ifconv:33 %xor_ln749 = xor i1 %isZero, i1 1

]]></Node>
<StgValue><ssdm name="xor_ln749"/></StgValue>
</operation>

<operation id="133" st_id="30" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="79" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
if.end41_ifconv:34 %exponent_3 = and i1 %exponent_2, i1 %xor_ln749

]]></Node>
<StgValue><ssdm name="exponent_3"/></StgValue>
</operation>

<operation id="134" st_id="30" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="80" bw="13" op_0_bw="1" op_1_bw="13" op_2_bw="13">
<![CDATA[
if.end41_ifconv:35 %mantissa_2 = select i1 %isZero, i13 0, i13 %mantissa_1

]]></Node>
<StgValue><ssdm name="mantissa_2"/></StgValue>
</operation>

<operation id="135" st_id="30" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="81" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
if.end41_ifconv:36 %sign_1 = and i1 %sign, i1 %xor_ln749

]]></Node>
<StgValue><ssdm name="sign_1"/></StgValue>
</operation>

<operation id="136" st_id="30" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="82" bw="5" op_0_bw="1" op_1_bw="5" op_2_bw="5">
<![CDATA[
if.end41_ifconv:37 %select_ln749 = select i1 %isZero, i5 0, i5 %regime_3

]]></Node>
<StgValue><ssdm name="select_ln749"/></StgValue>
</operation>

<operation id="137" st_id="30" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="83" bw="61" op_0_bw="61" op_1_bw="13" op_2_bw="15" op_3_bw="1" op_4_bw="3" op_5_bw="5" op_6_bw="15" op_7_bw="1" op_8_bw="7" op_9_bw="1">
<![CDATA[
if.end41_ifconv:38 %or_ln758_1 = bitconcatenate i61 @_ssdm_op_BitConcatenate.i61.i13.i15.i1.i3.i5.i15.i1.i7.i1, i13 %mantissa_2, i15 0, i1 %exponent_3, i3 0, i5 %select_ln749, i15 0, i1 %isZero, i7 0, i1 %sign_1

]]></Node>
<StgValue><ssdm name="or_ln758_1"/></StgValue>
</operation>

<operation id="138" st_id="30" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="84" bw="64" op_0_bw="61">
<![CDATA[
if.end41_ifconv:39 %zext_ln758 = zext i61 %or_ln758_1

]]></Node>
<StgValue><ssdm name="zext_ln758"/></StgValue>
</operation>

<operation id="139" st_id="30" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="85" bw="0" op_0_bw="64">
<![CDATA[
if.end41_ifconv:40 %ret_ln758 = ret i64 %zext_ln758

]]></Node>
<StgValue><ssdm name="ret_ln758"/></StgValue>
</operation>
</state>
</state_list>


<ports>
</ports>


<dataflows>
</dataflows>


</stg>
