INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -3, Delay Type: max.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 8 CPUs
WARNING: [Timing 38-242] The property HD.CLK_SRC of clock port "clk" is not set. In out-of-context mode, this prevents timing estimation for clock delay/skew
Resolution: Set the HD.CLK_SRC property of the out-of-context port to the location of the clock buffer instance in the top-level design
INFO: [Timing 38-78] ReportTimingParams: -max_paths 1 -nworst 1 -delay_type max -sort_by slack.
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2024.2 (lin64) Build 5239630 Fri Nov 08 22:34:34 MST 2024
| Date         : Tue Dec 16 12:42:16 2025
| Host         : lap-inf133 running 64-bit Ubuntu 24.04.3 LTS
| Command      : report_timing
| Design       : histogram
| Device       : 7k160t-fbg484
| Speed File   : -3  PRODUCTION 1.12 2017-02-17
| Design State : Routed
---------------------------------------------------------------------------------------------------------------------------------------------

Timing Report

Slack (MET) :             0.016ns  (required time - arrival time)
  Source:                 load1/data_tehb/control/fullReg_reg/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@1.980ns period=3.960ns})
  Destination:            addf0/operator/expDiff_c1_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@1.980ns period=3.960ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.960ns  (clk rise@3.960ns - clk rise@0.000ns)
  Data Path Delay:        3.959ns  (logic 1.490ns (37.636%)  route 2.469ns (62.364%))
  Logic Levels:           14  (CARRY4=7 LUT3=1 LUT4=1 LUT5=2 LUT6=3)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.483ns = ( 4.443 - 3.960 ) 
    Source Clock Delay      (SCD):    0.508ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=1294, unset)         0.508     0.508    load1/data_tehb/control/clk
    SLICE_X5Y105         FDRE                                         r  load1/data_tehb/control/fullReg_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y105         FDRE (Prop_fdre_C_Q)         0.216     0.724 r  load1/data_tehb/control/fullReg_reg/Q
                         net (fo=54, routed)          0.369     1.093    mem_controller3/read_arbiter/data/fullReg
    SLICE_X3Y106         LUT5 (Prop_lut5_I4_O)        0.043     1.136 f  mem_controller3/read_arbiter/data/data_tehb/expX_c1[3]_i_2/O
                         net (fo=6, routed)           0.403     1.539    mem_controller3/read_arbiter/data/weight_loadData_26_sn_1
    SLICE_X5Y106         LUT4 (Prop_lut4_I2_O)        0.043     1.582 f  mem_controller3/read_arbiter/data/sXsYExnXY_c1[3]_i_9/O
                         net (fo=1, routed)           0.137     1.719    mem_controller3/read_arbiter/data/sXsYExnXY_c1[3]_i_9_n_0
    SLICE_X5Y106         LUT5 (Prop_lut5_I4_O)        0.043     1.762 r  mem_controller3/read_arbiter/data/sXsYExnXY_c1[3]_i_8/O
                         net (fo=2, routed)           0.220     1.982    mem_controller3/read_arbiter/data/addf0/ieee2nfloat_1/eqOp1_in
    SLICE_X4Y107         LUT6 (Prop_lut6_I0_O)        0.043     2.025 r  mem_controller3/read_arbiter/data/newY_c1[22]_i_8/O
                         net (fo=23, routed)          0.267     2.291    mem_controller3/read_arbiter/data/addf0/ieee2nfloat_1/sfracX1__0
    SLICE_X1Y107         LUT3 (Prop_lut3_I1_O)        0.043     2.334 r  mem_controller3/read_arbiter/data/newY_c1[7]_i_3/O
                         net (fo=4, routed)           0.415     2.750    mem_controller2/read_arbiter/data/excExpFracY_c0[7]
    SLICE_X6Y108         LUT6 (Prop_lut6_I5_O)        0.043     2.793 r  mem_controller2/read_arbiter/data/ltOp_carry_i_1/O
                         net (fo=1, routed)           0.098     2.891    addf0/operator/DI[3]
    SLICE_X7Y108         CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.184     3.075 r  addf0/operator/ltOp_carry/CO[3]
                         net (fo=1, routed)           0.000     3.075    addf0/operator/ltOp_carry_n_0
    SLICE_X7Y109         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049     3.124 r  addf0/operator/ltOp_carry__0/CO[3]
                         net (fo=1, routed)           0.000     3.124    addf0/operator/ltOp_carry__0_n_0
    SLICE_X7Y110         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049     3.173 r  addf0/operator/ltOp_carry__1/CO[3]
                         net (fo=1, routed)           0.000     3.173    addf0/operator/ltOp_carry__1_n_0
    SLICE_X7Y111         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049     3.222 r  addf0/operator/ltOp_carry__2/CO[3]
                         net (fo=1, routed)           0.000     3.222    addf0/operator/ltOp_carry__2_n_0
    SLICE_X7Y112         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.127     3.349 r  addf0/operator/ltOp_carry__3/CO[0]
                         net (fo=67, routed)          0.335     3.684    mem_controller2/read_arbiter/data/CO[0]
    SLICE_X6Y111         LUT6 (Prop_lut6_I0_O)        0.130     3.814 r  mem_controller2/read_arbiter/data/i__carry_i_4/O
                         net (fo=1, routed)           0.225     4.039    addf0/operator/expDiff_c1_reg[3]_0[0]
    SLICE_X8Y111         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.276     4.315 r  addf0/operator/_inferred__1/i__carry/CO[3]
                         net (fo=1, routed)           0.000     4.315    addf0/operator/_inferred__1/i__carry_n_0
    SLICE_X8Y112         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.152     4.467 r  addf0/operator/_inferred__1/i__carry__0/O[1]
                         net (fo=1, routed)           0.000     4.467    addf0/operator/expDiff_c0[5]
    SLICE_X8Y112         FDRE                                         r  addf0/operator/expDiff_c1_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        3.960     3.960 r  
                                                      0.000     3.960 r  clk (IN)
                         net (fo=1294, unset)         0.483     4.443    addf0/operator/clk
    SLICE_X8Y112         FDRE                                         r  addf0/operator/expDiff_c1_reg[5]/C
                         clock pessimism              0.000     4.443    
                         clock uncertainty           -0.035     4.407    
    SLICE_X8Y112         FDRE (Setup_fdre_C_D)        0.076     4.483    addf0/operator/expDiff_c1_reg[5]
  -------------------------------------------------------------------
                         required time                          4.483    
                         arrival time                          -4.467    
  -------------------------------------------------------------------
                         slack                                  0.016    




