<!DOCTYPE html PUBLIC "-//W3C//DTD XHTML 1.0 Transitional//EN" "http://www.w3.org/TR/xhtml1/DTD/xhtml1-transitional.dtd">
<html xmlns="http://www.w3.org/1999/xhtml">
<head>
<meta http-equiv="Content-Type" content="text/xhtml;charset=UTF-8"/>
<meta http-equiv="X-UA-Compatible" content="IE=9"/>
<meta name="generator" content="Doxygen 1.8.11"/>
<title>Piranha Protocol: _hw_enet Struct Reference</title>
<link href="tabs.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="jquery.js"></script>
<script type="text/javascript" src="dynsections.js"></script>
<link href="search/search.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="search/searchdata.js"></script>
<script type="text/javascript" src="search/search.js"></script>
<script type="text/javascript">
  $(document).ready(function() { init_search(); });
</script>
<link href="doxygen.css" rel="stylesheet" type="text/css" />
</head>
<body>
<div id="top"><!-- do not remove this div, it is closed by doxygen! -->
<div id="titlearea">
<table cellspacing="0" cellpadding="0">
 <tbody>
 <tr style="height: 56px;">
  <td id="projectalign" style="padding-left: 0.5em;">
   <div id="projectname">Piranha Protocol
   </div>
  </td>
 </tr>
 </tbody>
</table>
</div>
<!-- end header part -->
<!-- Generated by Doxygen 1.8.11 -->
<script type="text/javascript">
var searchBox = new SearchBox("searchBox", "search",false,'Search');
</script>
  <div id="navrow1" class="tabs">
    <ul class="tablist">
      <li><a href="index.html"><span>Main&#160;Page</span></a></li>
      <li><a href="pages.html"><span>Related&#160;Pages</span></a></li>
      <li><a href="modules.html"><span>Modules</span></a></li>
      <li class="current"><a href="annotated.html"><span>Classes</span></a></li>
      <li><a href="files.html"><span>Files</span></a></li>
      <li>
        <div id="MSearchBox" class="MSearchBoxInactive">
        <span class="left">
          <img id="MSearchSelect" src="search/mag_sel.png"
               onmouseover="return searchBox.OnSearchSelectShow()"
               onmouseout="return searchBox.OnSearchSelectHide()"
               alt=""/>
          <input type="text" id="MSearchField" value="Search" accesskey="S"
               onfocus="searchBox.OnSearchFieldFocus(true)" 
               onblur="searchBox.OnSearchFieldFocus(false)" 
               onkeyup="searchBox.OnSearchFieldChange(event)"/>
          </span><span class="right">
            <a id="MSearchClose" href="javascript:searchBox.CloseResultsWindow()"><img id="MSearchCloseImg" border="0" src="search/close.png" alt=""/></a>
          </span>
        </div>
      </li>
    </ul>
  </div>
  <div id="navrow2" class="tabs2">
    <ul class="tablist">
      <li><a href="annotated.html"><span>Class&#160;List</span></a></li>
      <li><a href="classes.html"><span>Class&#160;Index</span></a></li>
      <li><a href="hierarchy.html"><span>Class&#160;Hierarchy</span></a></li>
      <li><a href="functions.html"><span>Class&#160;Members</span></a></li>
    </ul>
  </div>
<!-- window showing the filter options -->
<div id="MSearchSelectWindow"
     onmouseover="return searchBox.OnSearchSelectShow()"
     onmouseout="return searchBox.OnSearchSelectHide()"
     onkeydown="return searchBox.OnSearchSelectKey(event)">
</div>

<!-- iframe showing the search results (closed by default) -->
<div id="MSearchResultsWindow">
<iframe src="javascript:void(0)" frameborder="0" 
        name="MSearchResults" id="MSearchResults">
</iframe>
</div>

</div><!-- top -->
<div class="header">
  <div class="summary">
<a href="#pub-attribs">Public Attributes</a> &#124;
<a href="struct__hw__enet-members.html">List of all members</a>  </div>
  <div class="headertitle">
<div class="title">_hw_enet Struct Reference</div>  </div>
</div><!--header-->
<div class="contents">

<p>All ENET module registers.  
 <a href="struct__hw__enet.html#details">More...</a></p>

<p><code>#include &lt;<a class="el" href="MK64F12__enet_8h_source.html">MK64F12_enet.h</a>&gt;</code></p>
<table class="memberdecls">
<tr class="heading"><td colspan="2"><h2 class="groupheader"><a name="pub-attribs"></a>
Public Attributes</h2></td></tr>
<tr class="memitem:a680142fcd6ced92271503601806868bd"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="a680142fcd6ced92271503601806868bd"></a>
uint8_t&#160;</td><td class="memItemRight" valign="bottom"><b>_reserved0</b> [4]</td></tr>
<tr class="separator:a680142fcd6ced92271503601806868bd"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a4153ebf1a9c3009db2b5cd0683d5825d"><td class="memItemLeft" align="right" valign="top"><a class="el" href="core__sc300_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> <a class="el" href="union__hw__enet__eir.html">hw_enet_eir_t</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct__hw__enet.html#a4153ebf1a9c3009db2b5cd0683d5825d">EIR</a></td></tr>
<tr class="separator:a4153ebf1a9c3009db2b5cd0683d5825d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a500db24e26332248656fbca29038daa6"><td class="memItemLeft" align="right" valign="top"><a class="el" href="core__sc300_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> <a class="el" href="union__hw__enet__eimr.html">hw_enet_eimr_t</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct__hw__enet.html#a500db24e26332248656fbca29038daa6">EIMR</a></td></tr>
<tr class="separator:a500db24e26332248656fbca29038daa6"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:af25a5414aaf5def5375073293de97197"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="af25a5414aaf5def5375073293de97197"></a>
uint8_t&#160;</td><td class="memItemRight" valign="bottom"><b>_reserved1</b> [4]</td></tr>
<tr class="separator:af25a5414aaf5def5375073293de97197"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a3e45cbe4fcc3c5d639c3beba27c33e57"><td class="memItemLeft" align="right" valign="top"><a class="el" href="core__sc300_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> <a class="el" href="union__hw__enet__rdar.html">hw_enet_rdar_t</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct__hw__enet.html#a3e45cbe4fcc3c5d639c3beba27c33e57">RDAR</a></td></tr>
<tr class="separator:a3e45cbe4fcc3c5d639c3beba27c33e57"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ac7e0660e4bfc88b1e1d9ee99bab78f93"><td class="memItemLeft" align="right" valign="top"><a class="el" href="core__sc300_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> <a class="el" href="union__hw__enet__tdar.html">hw_enet_tdar_t</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct__hw__enet.html#ac7e0660e4bfc88b1e1d9ee99bab78f93">TDAR</a></td></tr>
<tr class="separator:ac7e0660e4bfc88b1e1d9ee99bab78f93"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:af146caaac0fa1dcee9c97c0c9fc79d2a"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="af146caaac0fa1dcee9c97c0c9fc79d2a"></a>
uint8_t&#160;</td><td class="memItemRight" valign="bottom"><b>_reserved2</b> [12]</td></tr>
<tr class="separator:af146caaac0fa1dcee9c97c0c9fc79d2a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a33e07f1cb6b8738264442aaf187f3da7"><td class="memItemLeft" align="right" valign="top"><a class="el" href="core__sc300_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> <a class="el" href="union__hw__enet__ecr.html">hw_enet_ecr_t</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct__hw__enet.html#a33e07f1cb6b8738264442aaf187f3da7">ECR</a></td></tr>
<tr class="separator:a33e07f1cb6b8738264442aaf187f3da7"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ae90af8006e7f185997c83dd788968e15"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ae90af8006e7f185997c83dd788968e15"></a>
uint8_t&#160;</td><td class="memItemRight" valign="bottom"><b>_reserved3</b> [24]</td></tr>
<tr class="separator:ae90af8006e7f185997c83dd788968e15"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a64b3059a162707024dfc93de023b8589"><td class="memItemLeft" align="right" valign="top"><a class="el" href="core__sc300_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> <a class="el" href="union__hw__enet__mmfr.html">hw_enet_mmfr_t</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct__hw__enet.html#a64b3059a162707024dfc93de023b8589">MMFR</a></td></tr>
<tr class="separator:a64b3059a162707024dfc93de023b8589"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a32b9b28dc903cd2ab5565a59c5700317"><td class="memItemLeft" align="right" valign="top"><a class="el" href="core__sc300_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> <a class="el" href="union__hw__enet__mscr.html">hw_enet_mscr_t</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct__hw__enet.html#a32b9b28dc903cd2ab5565a59c5700317">MSCR</a></td></tr>
<tr class="separator:a32b9b28dc903cd2ab5565a59c5700317"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a7349055b4adb9bba1daf9806786dd8a8"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="a7349055b4adb9bba1daf9806786dd8a8"></a>
uint8_t&#160;</td><td class="memItemRight" valign="bottom"><b>_reserved4</b> [28]</td></tr>
<tr class="separator:a7349055b4adb9bba1daf9806786dd8a8"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ab403852c061acfde6983f4c1408ed148"><td class="memItemLeft" align="right" valign="top"><a class="el" href="core__sc300_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> <a class="el" href="union__hw__enet__mibc.html">hw_enet_mibc_t</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct__hw__enet.html#ab403852c061acfde6983f4c1408ed148">MIBC</a></td></tr>
<tr class="separator:ab403852c061acfde6983f4c1408ed148"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a113f45583a40ccfcbdfa64d5f8742634"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="a113f45583a40ccfcbdfa64d5f8742634"></a>
uint8_t&#160;</td><td class="memItemRight" valign="bottom"><b>_reserved5</b> [28]</td></tr>
<tr class="separator:a113f45583a40ccfcbdfa64d5f8742634"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a46d2fbfc019700f4314050f7b233331e"><td class="memItemLeft" align="right" valign="top"><a class="el" href="core__sc300_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> <a class="el" href="union__hw__enet__rcr.html">hw_enet_rcr_t</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct__hw__enet.html#a46d2fbfc019700f4314050f7b233331e">RCR</a></td></tr>
<tr class="separator:a46d2fbfc019700f4314050f7b233331e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a161a9f165118e7a3231609336cc88ac9"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="a161a9f165118e7a3231609336cc88ac9"></a>
uint8_t&#160;</td><td class="memItemRight" valign="bottom"><b>_reserved6</b> [60]</td></tr>
<tr class="separator:a161a9f165118e7a3231609336cc88ac9"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a2730fb8a555fc489c8c6855fa848a2f4"><td class="memItemLeft" align="right" valign="top"><a class="el" href="core__sc300_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> <a class="el" href="union__hw__enet__tcr.html">hw_enet_tcr_t</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct__hw__enet.html#a2730fb8a555fc489c8c6855fa848a2f4">TCR</a></td></tr>
<tr class="separator:a2730fb8a555fc489c8c6855fa848a2f4"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ac6d843641d407514c2048f880486095e"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ac6d843641d407514c2048f880486095e"></a>
uint8_t&#160;</td><td class="memItemRight" valign="bottom"><b>_reserved7</b> [28]</td></tr>
<tr class="separator:ac6d843641d407514c2048f880486095e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ac6705bc3c8a9e5c3ce3fa37257196f48"><td class="memItemLeft" align="right" valign="top"><a class="el" href="core__sc300_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> <a class="el" href="union__hw__enet__palr.html">hw_enet_palr_t</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct__hw__enet.html#ac6705bc3c8a9e5c3ce3fa37257196f48">PALR</a></td></tr>
<tr class="separator:ac6705bc3c8a9e5c3ce3fa37257196f48"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a60691a644e626d6868104bb809159a46"><td class="memItemLeft" align="right" valign="top"><a class="el" href="core__sc300_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> <a class="el" href="union__hw__enet__paur.html">hw_enet_paur_t</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct__hw__enet.html#a60691a644e626d6868104bb809159a46">PAUR</a></td></tr>
<tr class="separator:a60691a644e626d6868104bb809159a46"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:af791754dda3041d306c07e49e2b6139a"><td class="memItemLeft" align="right" valign="top"><a class="el" href="core__sc300_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> <a class="el" href="union__hw__enet__opd.html">hw_enet_opd_t</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct__hw__enet.html#af791754dda3041d306c07e49e2b6139a">OPD</a></td></tr>
<tr class="separator:af791754dda3041d306c07e49e2b6139a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:af90732e72425d584cf3ac5aa8cf7ed70"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="af90732e72425d584cf3ac5aa8cf7ed70"></a>
uint8_t&#160;</td><td class="memItemRight" valign="bottom"><b>_reserved8</b> [40]</td></tr>
<tr class="separator:af90732e72425d584cf3ac5aa8cf7ed70"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a4d631fd1991c4a341282cecf490eaaf7"><td class="memItemLeft" align="right" valign="top"><a class="el" href="core__sc300_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> <a class="el" href="union__hw__enet__iaur.html">hw_enet_iaur_t</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct__hw__enet.html#a4d631fd1991c4a341282cecf490eaaf7">IAUR</a></td></tr>
<tr class="separator:a4d631fd1991c4a341282cecf490eaaf7"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a1d8342f193e4df2411cc774cc571ea2f"><td class="memItemLeft" align="right" valign="top"><a class="el" href="core__sc300_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> <a class="el" href="union__hw__enet__ialr.html">hw_enet_ialr_t</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct__hw__enet.html#a1d8342f193e4df2411cc774cc571ea2f">IALR</a></td></tr>
<tr class="separator:a1d8342f193e4df2411cc774cc571ea2f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a6ffea4c3cb08e1b799de2f2678a7a734"><td class="memItemLeft" align="right" valign="top"><a class="el" href="core__sc300_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> <a class="el" href="union__hw__enet__gaur.html">hw_enet_gaur_t</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct__hw__enet.html#a6ffea4c3cb08e1b799de2f2678a7a734">GAUR</a></td></tr>
<tr class="separator:a6ffea4c3cb08e1b799de2f2678a7a734"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a7ec398786236d6bcbfdbff2fd71b319c"><td class="memItemLeft" align="right" valign="top"><a class="el" href="core__sc300_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> <a class="el" href="union__hw__enet__galr.html">hw_enet_galr_t</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct__hw__enet.html#a7ec398786236d6bcbfdbff2fd71b319c">GALR</a></td></tr>
<tr class="separator:a7ec398786236d6bcbfdbff2fd71b319c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a63e20eb600cd6c85db981a7d216d0206"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="a63e20eb600cd6c85db981a7d216d0206"></a>
uint8_t&#160;</td><td class="memItemRight" valign="bottom"><b>_reserved9</b> [28]</td></tr>
<tr class="separator:a63e20eb600cd6c85db981a7d216d0206"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a36cf2fd7527ced27a4d23b4d59421edd"><td class="memItemLeft" align="right" valign="top"><a class="el" href="core__sc300_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> <a class="el" href="union__hw__enet__tfwr.html">hw_enet_tfwr_t</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct__hw__enet.html#a36cf2fd7527ced27a4d23b4d59421edd">TFWR</a></td></tr>
<tr class="separator:a36cf2fd7527ced27a4d23b4d59421edd"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a976ede6ae494c80edad448abfe7a1751"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="a976ede6ae494c80edad448abfe7a1751"></a>
uint8_t&#160;</td><td class="memItemRight" valign="bottom"><b>_reserved10</b> [56]</td></tr>
<tr class="separator:a976ede6ae494c80edad448abfe7a1751"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a0540397177c1f12df291941c12a2ed85"><td class="memItemLeft" align="right" valign="top"><a class="el" href="core__sc300_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> <a class="el" href="union__hw__enet__rdsr.html">hw_enet_rdsr_t</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct__hw__enet.html#a0540397177c1f12df291941c12a2ed85">RDSR</a></td></tr>
<tr class="separator:a0540397177c1f12df291941c12a2ed85"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a55990574aee7dfde8201921dff88bda3"><td class="memItemLeft" align="right" valign="top"><a class="el" href="core__sc300_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> <a class="el" href="union__hw__enet__tdsr.html">hw_enet_tdsr_t</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct__hw__enet.html#a55990574aee7dfde8201921dff88bda3">TDSR</a></td></tr>
<tr class="separator:a55990574aee7dfde8201921dff88bda3"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ae8fadb1bc74d3e79e51307412c7da94d"><td class="memItemLeft" align="right" valign="top"><a class="el" href="core__sc300_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> <a class="el" href="union__hw__enet__mrbr.html">hw_enet_mrbr_t</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct__hw__enet.html#ae8fadb1bc74d3e79e51307412c7da94d">MRBR</a></td></tr>
<tr class="separator:ae8fadb1bc74d3e79e51307412c7da94d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aa7a5e203c1639b9919131d28ffaf689b"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="aa7a5e203c1639b9919131d28ffaf689b"></a>
uint8_t&#160;</td><td class="memItemRight" valign="bottom"><b>_reserved11</b> [4]</td></tr>
<tr class="separator:aa7a5e203c1639b9919131d28ffaf689b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a18440fb0018cb8b5ed1bfaaad3eb6465"><td class="memItemLeft" align="right" valign="top"><a class="el" href="core__sc300_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> <a class="el" href="union__hw__enet__rsfl.html">hw_enet_rsfl_t</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct__hw__enet.html#a18440fb0018cb8b5ed1bfaaad3eb6465">RSFL</a></td></tr>
<tr class="separator:a18440fb0018cb8b5ed1bfaaad3eb6465"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:af4770a940264777bad4448132c54b377"><td class="memItemLeft" align="right" valign="top"><a class="el" href="core__sc300_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> <a class="el" href="union__hw__enet__rsem.html">hw_enet_rsem_t</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct__hw__enet.html#af4770a940264777bad4448132c54b377">RSEM</a></td></tr>
<tr class="separator:af4770a940264777bad4448132c54b377"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:af4a5dc66a2f1a003c91ba61f70c18601"><td class="memItemLeft" align="right" valign="top"><a class="el" href="core__sc300_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> <a class="el" href="union__hw__enet__raem.html">hw_enet_raem_t</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct__hw__enet.html#af4a5dc66a2f1a003c91ba61f70c18601">RAEM</a></td></tr>
<tr class="separator:af4a5dc66a2f1a003c91ba61f70c18601"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a2979771f272882919e214ed85cb1392c"><td class="memItemLeft" align="right" valign="top"><a class="el" href="core__sc300_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> <a class="el" href="union__hw__enet__rafl.html">hw_enet_rafl_t</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct__hw__enet.html#a2979771f272882919e214ed85cb1392c">RAFL</a></td></tr>
<tr class="separator:a2979771f272882919e214ed85cb1392c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a25fa9a6dd7f944a119dbb63f7d51567d"><td class="memItemLeft" align="right" valign="top"><a class="el" href="core__sc300_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> <a class="el" href="union__hw__enet__tsem.html">hw_enet_tsem_t</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct__hw__enet.html#a25fa9a6dd7f944a119dbb63f7d51567d">TSEM</a></td></tr>
<tr class="separator:a25fa9a6dd7f944a119dbb63f7d51567d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:afc13fdd860b7ac04bbfb44e429d6ea49"><td class="memItemLeft" align="right" valign="top"><a class="el" href="core__sc300_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> <a class="el" href="union__hw__enet__taem.html">hw_enet_taem_t</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct__hw__enet.html#afc13fdd860b7ac04bbfb44e429d6ea49">TAEM</a></td></tr>
<tr class="separator:afc13fdd860b7ac04bbfb44e429d6ea49"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ae03f240204de582966236b80c322e0e9"><td class="memItemLeft" align="right" valign="top"><a class="el" href="core__sc300_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> <a class="el" href="union__hw__enet__tafl.html">hw_enet_tafl_t</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct__hw__enet.html#ae03f240204de582966236b80c322e0e9">TAFL</a></td></tr>
<tr class="separator:ae03f240204de582966236b80c322e0e9"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a287676bff5c1d59fe709e80c3a6b1175"><td class="memItemLeft" align="right" valign="top"><a class="el" href="core__sc300_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> <a class="el" href="union__hw__enet__tipg.html">hw_enet_tipg_t</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct__hw__enet.html#a287676bff5c1d59fe709e80c3a6b1175">TIPG</a></td></tr>
<tr class="separator:a287676bff5c1d59fe709e80c3a6b1175"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:afa7c8b138113934f2c80638d3e230ccd"><td class="memItemLeft" align="right" valign="top"><a class="el" href="core__sc300_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> <a class="el" href="union__hw__enet__ftrl.html">hw_enet_ftrl_t</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct__hw__enet.html#afa7c8b138113934f2c80638d3e230ccd">FTRL</a></td></tr>
<tr class="separator:afa7c8b138113934f2c80638d3e230ccd"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a2c971969b03ce21e3c9a04c54b3de560"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="a2c971969b03ce21e3c9a04c54b3de560"></a>
uint8_t&#160;</td><td class="memItemRight" valign="bottom"><b>_reserved12</b> [12]</td></tr>
<tr class="separator:a2c971969b03ce21e3c9a04c54b3de560"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a63564b5fd15feb599f1ddbfa0db42bc5"><td class="memItemLeft" align="right" valign="top"><a class="el" href="core__sc300_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> <a class="el" href="union__hw__enet__tacc.html">hw_enet_tacc_t</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct__hw__enet.html#a63564b5fd15feb599f1ddbfa0db42bc5">TACC</a></td></tr>
<tr class="separator:a63564b5fd15feb599f1ddbfa0db42bc5"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a736659a4014abadb3067340a3f5cb85c"><td class="memItemLeft" align="right" valign="top"><a class="el" href="core__sc300_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> <a class="el" href="union__hw__enet__racc.html">hw_enet_racc_t</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct__hw__enet.html#a736659a4014abadb3067340a3f5cb85c">RACC</a></td></tr>
<tr class="separator:a736659a4014abadb3067340a3f5cb85c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aa692b5e2d070fd6eb0a6d43ca2762aad"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="aa692b5e2d070fd6eb0a6d43ca2762aad"></a>
uint8_t&#160;</td><td class="memItemRight" valign="bottom"><b>_reserved13</b> [60]</td></tr>
<tr class="separator:aa692b5e2d070fd6eb0a6d43ca2762aad"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a668335ec3c6a8258ec5877b29ae7b112"><td class="memItemLeft" align="right" valign="top"><a class="el" href="core__sc300_8h.html#af63697ed9952cc71e1225efe205f6cd3">__I</a> <a class="el" href="union__hw__enet__rmon__t__packets.html">hw_enet_rmon_t_packets_t</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct__hw__enet.html#a668335ec3c6a8258ec5877b29ae7b112">RMON_T_PACKETS</a></td></tr>
<tr class="separator:a668335ec3c6a8258ec5877b29ae7b112"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:af69899372ec818326e046d7f33c42be6"><td class="memItemLeft" align="right" valign="top"><a class="el" href="core__sc300_8h.html#af63697ed9952cc71e1225efe205f6cd3">__I</a> <a class="el" href="union__hw__enet__rmon__t__bc__pkt.html">hw_enet_rmon_t_bc_pkt_t</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct__hw__enet.html#af69899372ec818326e046d7f33c42be6">RMON_T_BC_PKT</a></td></tr>
<tr class="separator:af69899372ec818326e046d7f33c42be6"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a3484e7e33bcf2dbbc3cd2ff098a59add"><td class="memItemLeft" align="right" valign="top"><a class="el" href="core__sc300_8h.html#af63697ed9952cc71e1225efe205f6cd3">__I</a> <a class="el" href="union__hw__enet__rmon__t__mc__pkt.html">hw_enet_rmon_t_mc_pkt_t</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct__hw__enet.html#a3484e7e33bcf2dbbc3cd2ff098a59add">RMON_T_MC_PKT</a></td></tr>
<tr class="separator:a3484e7e33bcf2dbbc3cd2ff098a59add"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a6ae18184cdd318706d4c953b523b5684"><td class="memItemLeft" align="right" valign="top"><a class="el" href="core__sc300_8h.html#af63697ed9952cc71e1225efe205f6cd3">__I</a> <a class="el" href="union__hw__enet__rmon__t__crc__align.html">hw_enet_rmon_t_crc_align_t</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct__hw__enet.html#a6ae18184cdd318706d4c953b523b5684">RMON_T_CRC_ALIGN</a></td></tr>
<tr class="separator:a6ae18184cdd318706d4c953b523b5684"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a2a8c87ee9ff26e578d2655dae28cfdff"><td class="memItemLeft" align="right" valign="top"><a class="el" href="core__sc300_8h.html#af63697ed9952cc71e1225efe205f6cd3">__I</a> <a class="el" href="union__hw__enet__rmon__t__undersize.html">hw_enet_rmon_t_undersize_t</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct__hw__enet.html#a2a8c87ee9ff26e578d2655dae28cfdff">RMON_T_UNDERSIZE</a></td></tr>
<tr class="separator:a2a8c87ee9ff26e578d2655dae28cfdff"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a278c9422bc5f9d54e565b1178c8a1791"><td class="memItemLeft" align="right" valign="top"><a class="el" href="core__sc300_8h.html#af63697ed9952cc71e1225efe205f6cd3">__I</a> <a class="el" href="union__hw__enet__rmon__t__oversize.html">hw_enet_rmon_t_oversize_t</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct__hw__enet.html#a278c9422bc5f9d54e565b1178c8a1791">RMON_T_OVERSIZE</a></td></tr>
<tr class="separator:a278c9422bc5f9d54e565b1178c8a1791"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aa5588448acf96bd6b498681cd240f808"><td class="memItemLeft" align="right" valign="top"><a class="el" href="core__sc300_8h.html#af63697ed9952cc71e1225efe205f6cd3">__I</a> <a class="el" href="union__hw__enet__rmon__t__frag.html">hw_enet_rmon_t_frag_t</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct__hw__enet.html#aa5588448acf96bd6b498681cd240f808">RMON_T_FRAG</a></td></tr>
<tr class="separator:aa5588448acf96bd6b498681cd240f808"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a289f37cb6e50cd179e2b2400a8c434dc"><td class="memItemLeft" align="right" valign="top"><a class="el" href="core__sc300_8h.html#af63697ed9952cc71e1225efe205f6cd3">__I</a> <a class="el" href="union__hw__enet__rmon__t__jab.html">hw_enet_rmon_t_jab_t</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct__hw__enet.html#a289f37cb6e50cd179e2b2400a8c434dc">RMON_T_JAB</a></td></tr>
<tr class="separator:a289f37cb6e50cd179e2b2400a8c434dc"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:acd048545970591f69a1ee092549e274b"><td class="memItemLeft" align="right" valign="top"><a class="el" href="core__sc300_8h.html#af63697ed9952cc71e1225efe205f6cd3">__I</a> <a class="el" href="union__hw__enet__rmon__t__col.html">hw_enet_rmon_t_col_t</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct__hw__enet.html#acd048545970591f69a1ee092549e274b">RMON_T_COL</a></td></tr>
<tr class="separator:acd048545970591f69a1ee092549e274b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a78bc03d1e1f18c7397782f9684c3d837"><td class="memItemLeft" align="right" valign="top"><a class="el" href="core__sc300_8h.html#af63697ed9952cc71e1225efe205f6cd3">__I</a> <a class="el" href="union__hw__enet__rmon__t__p64.html">hw_enet_rmon_t_p64_t</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct__hw__enet.html#a78bc03d1e1f18c7397782f9684c3d837">RMON_T_P64</a></td></tr>
<tr class="separator:a78bc03d1e1f18c7397782f9684c3d837"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a3a9fde1c4521e3fb6bcd76623d38ac3c"><td class="memItemLeft" align="right" valign="top"><a class="el" href="core__sc300_8h.html#af63697ed9952cc71e1225efe205f6cd3">__I</a> <a class="el" href="union__hw__enet__rmon__t__p65to127.html">hw_enet_rmon_t_p65to127_t</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct__hw__enet.html#a3a9fde1c4521e3fb6bcd76623d38ac3c">RMON_T_P65TO127</a></td></tr>
<tr class="separator:a3a9fde1c4521e3fb6bcd76623d38ac3c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a3a3eb7c5d85feda435c205d805cb1599"><td class="memItemLeft" align="right" valign="top"><a class="el" href="core__sc300_8h.html#af63697ed9952cc71e1225efe205f6cd3">__I</a> <a class="el" href="union__hw__enet__rmon__t__p128to255.html">hw_enet_rmon_t_p128to255_t</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct__hw__enet.html#a3a3eb7c5d85feda435c205d805cb1599">RMON_T_P128TO255</a></td></tr>
<tr class="separator:a3a3eb7c5d85feda435c205d805cb1599"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a9d0e06248657c94cbb97aa71a0e9e897"><td class="memItemLeft" align="right" valign="top"><a class="el" href="core__sc300_8h.html#af63697ed9952cc71e1225efe205f6cd3">__I</a> <a class="el" href="union__hw__enet__rmon__t__p256to511.html">hw_enet_rmon_t_p256to511_t</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct__hw__enet.html#a9d0e06248657c94cbb97aa71a0e9e897">RMON_T_P256TO511</a></td></tr>
<tr class="separator:a9d0e06248657c94cbb97aa71a0e9e897"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:acce741bbd14aff608e0c0103485d0b89"><td class="memItemLeft" align="right" valign="top"><a class="el" href="core__sc300_8h.html#af63697ed9952cc71e1225efe205f6cd3">__I</a> <a class="el" href="union__hw__enet__rmon__t__p512to1023.html">hw_enet_rmon_t_p512to1023_t</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct__hw__enet.html#acce741bbd14aff608e0c0103485d0b89">RMON_T_P512TO1023</a></td></tr>
<tr class="separator:acce741bbd14aff608e0c0103485d0b89"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:acd3a9dedf7351c73b19d9b64371f398f"><td class="memItemLeft" align="right" valign="top"><a class="el" href="core__sc300_8h.html#af63697ed9952cc71e1225efe205f6cd3">__I</a> <a class="el" href="union__hw__enet__rmon__t__p1024to2047.html">hw_enet_rmon_t_p1024to2047_t</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct__hw__enet.html#acd3a9dedf7351c73b19d9b64371f398f">RMON_T_P1024TO2047</a></td></tr>
<tr class="separator:acd3a9dedf7351c73b19d9b64371f398f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a7a4a5372e7d34256b49ebdea5bd8989d"><td class="memItemLeft" align="right" valign="top"><a class="el" href="core__sc300_8h.html#af63697ed9952cc71e1225efe205f6cd3">__I</a> <a class="el" href="union__hw__enet__rmon__t__p__gte2048.html">hw_enet_rmon_t_p_gte2048_t</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct__hw__enet.html#a7a4a5372e7d34256b49ebdea5bd8989d">RMON_T_P_GTE2048</a></td></tr>
<tr class="separator:a7a4a5372e7d34256b49ebdea5bd8989d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a7dbb8720ab9339f8451b94930f09047e"><td class="memItemLeft" align="right" valign="top"><a class="el" href="core__sc300_8h.html#af63697ed9952cc71e1225efe205f6cd3">__I</a> <a class="el" href="union__hw__enet__rmon__t__octets.html">hw_enet_rmon_t_octets_t</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct__hw__enet.html#a7dbb8720ab9339f8451b94930f09047e">RMON_T_OCTETS</a></td></tr>
<tr class="separator:a7dbb8720ab9339f8451b94930f09047e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a8d9a1a84bdbc95f8ac5da204f556a6e4"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="a8d9a1a84bdbc95f8ac5da204f556a6e4"></a>
uint8_t&#160;</td><td class="memItemRight" valign="bottom"><b>_reserved14</b> [4]</td></tr>
<tr class="separator:a8d9a1a84bdbc95f8ac5da204f556a6e4"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aacfd247b7401b3ac54009df8d94faf0b"><td class="memItemLeft" align="right" valign="top"><a class="el" href="core__sc300_8h.html#af63697ed9952cc71e1225efe205f6cd3">__I</a> <a class="el" href="union__hw__enet__ieee__t__frame__ok.html">hw_enet_ieee_t_frame_ok_t</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct__hw__enet.html#aacfd247b7401b3ac54009df8d94faf0b">IEEE_T_FRAME_OK</a></td></tr>
<tr class="separator:aacfd247b7401b3ac54009df8d94faf0b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a9a14cd8929a871a034906f2625084181"><td class="memItemLeft" align="right" valign="top"><a class="el" href="core__sc300_8h.html#af63697ed9952cc71e1225efe205f6cd3">__I</a> <a class="el" href="union__hw__enet__ieee__t__1col.html">hw_enet_ieee_t_1col_t</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct__hw__enet.html#a9a14cd8929a871a034906f2625084181">IEEE_T_1COL</a></td></tr>
<tr class="separator:a9a14cd8929a871a034906f2625084181"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aa82bf417f5e29ec2032a2b85ea80f2c4"><td class="memItemLeft" align="right" valign="top"><a class="el" href="core__sc300_8h.html#af63697ed9952cc71e1225efe205f6cd3">__I</a> <a class="el" href="union__hw__enet__ieee__t__mcol.html">hw_enet_ieee_t_mcol_t</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct__hw__enet.html#aa82bf417f5e29ec2032a2b85ea80f2c4">IEEE_T_MCOL</a></td></tr>
<tr class="separator:aa82bf417f5e29ec2032a2b85ea80f2c4"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aff13d9609434a0c2dff18b3489831367"><td class="memItemLeft" align="right" valign="top"><a class="el" href="core__sc300_8h.html#af63697ed9952cc71e1225efe205f6cd3">__I</a> <a class="el" href="union__hw__enet__ieee__t__def.html">hw_enet_ieee_t_def_t</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct__hw__enet.html#aff13d9609434a0c2dff18b3489831367">IEEE_T_DEF</a></td></tr>
<tr class="separator:aff13d9609434a0c2dff18b3489831367"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ae74c2a1ac0454ec88b61c37114e5a19a"><td class="memItemLeft" align="right" valign="top"><a class="el" href="core__sc300_8h.html#af63697ed9952cc71e1225efe205f6cd3">__I</a> <a class="el" href="union__hw__enet__ieee__t__lcol.html">hw_enet_ieee_t_lcol_t</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct__hw__enet.html#ae74c2a1ac0454ec88b61c37114e5a19a">IEEE_T_LCOL</a></td></tr>
<tr class="separator:ae74c2a1ac0454ec88b61c37114e5a19a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ab232f28f6ec54cd2e459d262b1b9134a"><td class="memItemLeft" align="right" valign="top"><a class="el" href="core__sc300_8h.html#af63697ed9952cc71e1225efe205f6cd3">__I</a> <a class="el" href="union__hw__enet__ieee__t__excol.html">hw_enet_ieee_t_excol_t</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct__hw__enet.html#ab232f28f6ec54cd2e459d262b1b9134a">IEEE_T_EXCOL</a></td></tr>
<tr class="separator:ab232f28f6ec54cd2e459d262b1b9134a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ae95552267a671662fa63743f23dd25d5"><td class="memItemLeft" align="right" valign="top"><a class="el" href="core__sc300_8h.html#af63697ed9952cc71e1225efe205f6cd3">__I</a> <a class="el" href="union__hw__enet__ieee__t__macerr.html">hw_enet_ieee_t_macerr_t</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct__hw__enet.html#ae95552267a671662fa63743f23dd25d5">IEEE_T_MACERR</a></td></tr>
<tr class="separator:ae95552267a671662fa63743f23dd25d5"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a65b22140bc5c3582f7a6f61c4a3a33ee"><td class="memItemLeft" align="right" valign="top"><a class="el" href="core__sc300_8h.html#af63697ed9952cc71e1225efe205f6cd3">__I</a> <a class="el" href="union__hw__enet__ieee__t__cserr.html">hw_enet_ieee_t_cserr_t</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct__hw__enet.html#a65b22140bc5c3582f7a6f61c4a3a33ee">IEEE_T_CSERR</a></td></tr>
<tr class="separator:a65b22140bc5c3582f7a6f61c4a3a33ee"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a3426d7dae5d53a6a615033a13c9bb5ce"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="a3426d7dae5d53a6a615033a13c9bb5ce"></a>
uint8_t&#160;</td><td class="memItemRight" valign="bottom"><b>_reserved15</b> [4]</td></tr>
<tr class="separator:a3426d7dae5d53a6a615033a13c9bb5ce"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aef8c5cd00a7804762704b9fb135f5e46"><td class="memItemLeft" align="right" valign="top"><a class="el" href="core__sc300_8h.html#af63697ed9952cc71e1225efe205f6cd3">__I</a> <a class="el" href="union__hw__enet__ieee__t__fdxfc.html">hw_enet_ieee_t_fdxfc_t</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct__hw__enet.html#aef8c5cd00a7804762704b9fb135f5e46">IEEE_T_FDXFC</a></td></tr>
<tr class="separator:aef8c5cd00a7804762704b9fb135f5e46"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aa341a0a7ca6f7823fec468a3a649d76b"><td class="memItemLeft" align="right" valign="top"><a class="el" href="core__sc300_8h.html#af63697ed9952cc71e1225efe205f6cd3">__I</a> <a class="el" href="union__hw__enet__ieee__t__octets__ok.html">hw_enet_ieee_t_octets_ok_t</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct__hw__enet.html#aa341a0a7ca6f7823fec468a3a649d76b">IEEE_T_OCTETS_OK</a></td></tr>
<tr class="separator:aa341a0a7ca6f7823fec468a3a649d76b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ab8474f0271f39e298559855a12bcc932"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ab8474f0271f39e298559855a12bcc932"></a>
uint8_t&#160;</td><td class="memItemRight" valign="bottom"><b>_reserved16</b> [12]</td></tr>
<tr class="separator:ab8474f0271f39e298559855a12bcc932"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ae2ad9c6d0c01820623bf3d6ef2843b07"><td class="memItemLeft" align="right" valign="top"><a class="el" href="core__sc300_8h.html#af63697ed9952cc71e1225efe205f6cd3">__I</a> <a class="el" href="union__hw__enet__rmon__r__packets.html">hw_enet_rmon_r_packets_t</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct__hw__enet.html#ae2ad9c6d0c01820623bf3d6ef2843b07">RMON_R_PACKETS</a></td></tr>
<tr class="separator:ae2ad9c6d0c01820623bf3d6ef2843b07"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ab336e389bf00fbd039ed91f18dcd2162"><td class="memItemLeft" align="right" valign="top"><a class="el" href="core__sc300_8h.html#af63697ed9952cc71e1225efe205f6cd3">__I</a> <a class="el" href="union__hw__enet__rmon__r__bc__pkt.html">hw_enet_rmon_r_bc_pkt_t</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct__hw__enet.html#ab336e389bf00fbd039ed91f18dcd2162">RMON_R_BC_PKT</a></td></tr>
<tr class="separator:ab336e389bf00fbd039ed91f18dcd2162"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a74e87693fe858d33b6dea0e5f4cab031"><td class="memItemLeft" align="right" valign="top"><a class="el" href="core__sc300_8h.html#af63697ed9952cc71e1225efe205f6cd3">__I</a> <a class="el" href="union__hw__enet__rmon__r__mc__pkt.html">hw_enet_rmon_r_mc_pkt_t</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct__hw__enet.html#a74e87693fe858d33b6dea0e5f4cab031">RMON_R_MC_PKT</a></td></tr>
<tr class="separator:a74e87693fe858d33b6dea0e5f4cab031"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a5c2104be78b9aa53b014c7c50b10443a"><td class="memItemLeft" align="right" valign="top"><a class="el" href="core__sc300_8h.html#af63697ed9952cc71e1225efe205f6cd3">__I</a> <a class="el" href="union__hw__enet__rmon__r__crc__align.html">hw_enet_rmon_r_crc_align_t</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct__hw__enet.html#a5c2104be78b9aa53b014c7c50b10443a">RMON_R_CRC_ALIGN</a></td></tr>
<tr class="separator:a5c2104be78b9aa53b014c7c50b10443a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ac567be088e1a146524e825b3dad2d1df"><td class="memItemLeft" align="right" valign="top"><a class="el" href="core__sc300_8h.html#af63697ed9952cc71e1225efe205f6cd3">__I</a> <a class="el" href="union__hw__enet__rmon__r__undersize.html">hw_enet_rmon_r_undersize_t</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct__hw__enet.html#ac567be088e1a146524e825b3dad2d1df">RMON_R_UNDERSIZE</a></td></tr>
<tr class="separator:ac567be088e1a146524e825b3dad2d1df"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a89424829f10197b4b03621cebaf32453"><td class="memItemLeft" align="right" valign="top"><a class="el" href="core__sc300_8h.html#af63697ed9952cc71e1225efe205f6cd3">__I</a> <a class="el" href="union__hw__enet__rmon__r__oversize.html">hw_enet_rmon_r_oversize_t</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct__hw__enet.html#a89424829f10197b4b03621cebaf32453">RMON_R_OVERSIZE</a></td></tr>
<tr class="separator:a89424829f10197b4b03621cebaf32453"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aef5ee941581c914d936572ef957dedae"><td class="memItemLeft" align="right" valign="top"><a class="el" href="core__sc300_8h.html#af63697ed9952cc71e1225efe205f6cd3">__I</a> <a class="el" href="union__hw__enet__rmon__r__frag.html">hw_enet_rmon_r_frag_t</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct__hw__enet.html#aef5ee941581c914d936572ef957dedae">RMON_R_FRAG</a></td></tr>
<tr class="separator:aef5ee941581c914d936572ef957dedae"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a5b8bdaa740eace77903b7e078fe00b17"><td class="memItemLeft" align="right" valign="top"><a class="el" href="core__sc300_8h.html#af63697ed9952cc71e1225efe205f6cd3">__I</a> <a class="el" href="union__hw__enet__rmon__r__jab.html">hw_enet_rmon_r_jab_t</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct__hw__enet.html#a5b8bdaa740eace77903b7e078fe00b17">RMON_R_JAB</a></td></tr>
<tr class="separator:a5b8bdaa740eace77903b7e078fe00b17"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ab6c89bbabf7a890b2cc7867c0b63dbbb"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ab6c89bbabf7a890b2cc7867c0b63dbbb"></a>
uint8_t&#160;</td><td class="memItemRight" valign="bottom"><b>_reserved17</b> [4]</td></tr>
<tr class="separator:ab6c89bbabf7a890b2cc7867c0b63dbbb"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a719582f3b4e18caba117faa9793112ba"><td class="memItemLeft" align="right" valign="top"><a class="el" href="core__sc300_8h.html#af63697ed9952cc71e1225efe205f6cd3">__I</a> <a class="el" href="union__hw__enet__rmon__r__p64.html">hw_enet_rmon_r_p64_t</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct__hw__enet.html#a719582f3b4e18caba117faa9793112ba">RMON_R_P64</a></td></tr>
<tr class="separator:a719582f3b4e18caba117faa9793112ba"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a94fefd092de0014101c112ba52ccaa0d"><td class="memItemLeft" align="right" valign="top"><a class="el" href="core__sc300_8h.html#af63697ed9952cc71e1225efe205f6cd3">__I</a> <a class="el" href="union__hw__enet__rmon__r__p65to127.html">hw_enet_rmon_r_p65to127_t</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct__hw__enet.html#a94fefd092de0014101c112ba52ccaa0d">RMON_R_P65TO127</a></td></tr>
<tr class="separator:a94fefd092de0014101c112ba52ccaa0d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a6483b9379bb121d7983a9dccc4b28b09"><td class="memItemLeft" align="right" valign="top"><a class="el" href="core__sc300_8h.html#af63697ed9952cc71e1225efe205f6cd3">__I</a> <a class="el" href="union__hw__enet__rmon__r__p128to255.html">hw_enet_rmon_r_p128to255_t</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct__hw__enet.html#a6483b9379bb121d7983a9dccc4b28b09">RMON_R_P128TO255</a></td></tr>
<tr class="separator:a6483b9379bb121d7983a9dccc4b28b09"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a59cbd125e4ae1e21596d57235498deb6"><td class="memItemLeft" align="right" valign="top"><a class="el" href="core__sc300_8h.html#af63697ed9952cc71e1225efe205f6cd3">__I</a> <a class="el" href="union__hw__enet__rmon__r__p256to511.html">hw_enet_rmon_r_p256to511_t</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct__hw__enet.html#a59cbd125e4ae1e21596d57235498deb6">RMON_R_P256TO511</a></td></tr>
<tr class="separator:a59cbd125e4ae1e21596d57235498deb6"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a1ba910cc1cd2a50e38d145b7e7ed7e0d"><td class="memItemLeft" align="right" valign="top"><a class="el" href="core__sc300_8h.html#af63697ed9952cc71e1225efe205f6cd3">__I</a> <a class="el" href="union__hw__enet__rmon__r__p512to1023.html">hw_enet_rmon_r_p512to1023_t</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct__hw__enet.html#a1ba910cc1cd2a50e38d145b7e7ed7e0d">RMON_R_P512TO1023</a></td></tr>
<tr class="separator:a1ba910cc1cd2a50e38d145b7e7ed7e0d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a14ad35d237bd71cfbea4e9575649729e"><td class="memItemLeft" align="right" valign="top"><a class="el" href="core__sc300_8h.html#af63697ed9952cc71e1225efe205f6cd3">__I</a> <a class="el" href="union__hw__enet__rmon__r__p1024to2047.html">hw_enet_rmon_r_p1024to2047_t</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct__hw__enet.html#a14ad35d237bd71cfbea4e9575649729e">RMON_R_P1024TO2047</a></td></tr>
<tr class="separator:a14ad35d237bd71cfbea4e9575649729e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a4e09306c0ee1ab4050e2091d1f6e4e51"><td class="memItemLeft" align="right" valign="top"><a class="el" href="core__sc300_8h.html#af63697ed9952cc71e1225efe205f6cd3">__I</a> <a class="el" href="union__hw__enet__rmon__r__p__gte2048.html">hw_enet_rmon_r_p_gte2048_t</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct__hw__enet.html#a4e09306c0ee1ab4050e2091d1f6e4e51">RMON_R_P_GTE2048</a></td></tr>
<tr class="separator:a4e09306c0ee1ab4050e2091d1f6e4e51"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a68bba26efd7a635e8257fd916c9ec7e9"><td class="memItemLeft" align="right" valign="top"><a class="el" href="core__sc300_8h.html#af63697ed9952cc71e1225efe205f6cd3">__I</a> <a class="el" href="union__hw__enet__rmon__r__octets.html">hw_enet_rmon_r_octets_t</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct__hw__enet.html#a68bba26efd7a635e8257fd916c9ec7e9">RMON_R_OCTETS</a></td></tr>
<tr class="separator:a68bba26efd7a635e8257fd916c9ec7e9"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:abcffb3a3e64e110c1e1780c861956c5f"><td class="memItemLeft" align="right" valign="top"><a class="el" href="core__sc300_8h.html#af63697ed9952cc71e1225efe205f6cd3">__I</a> <a class="el" href="union__hw__enet__ieee__r__drop.html">hw_enet_ieee_r_drop_t</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct__hw__enet.html#abcffb3a3e64e110c1e1780c861956c5f">IEEE_R_DROP</a></td></tr>
<tr class="separator:abcffb3a3e64e110c1e1780c861956c5f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a16be28b6e3aa41eb8230b8a88d833844"><td class="memItemLeft" align="right" valign="top"><a class="el" href="core__sc300_8h.html#af63697ed9952cc71e1225efe205f6cd3">__I</a> <a class="el" href="union__hw__enet__ieee__r__frame__ok.html">hw_enet_ieee_r_frame_ok_t</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct__hw__enet.html#a16be28b6e3aa41eb8230b8a88d833844">IEEE_R_FRAME_OK</a></td></tr>
<tr class="separator:a16be28b6e3aa41eb8230b8a88d833844"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a855e7a3efeb835e5e6ccee406b2e17a0"><td class="memItemLeft" align="right" valign="top"><a class="el" href="core__sc300_8h.html#af63697ed9952cc71e1225efe205f6cd3">__I</a> <a class="el" href="union__hw__enet__ieee__r__crc.html">hw_enet_ieee_r_crc_t</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct__hw__enet.html#a855e7a3efeb835e5e6ccee406b2e17a0">IEEE_R_CRC</a></td></tr>
<tr class="separator:a855e7a3efeb835e5e6ccee406b2e17a0"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ad6b480f2330bf1c87d6c57a5a01758f7"><td class="memItemLeft" align="right" valign="top"><a class="el" href="core__sc300_8h.html#af63697ed9952cc71e1225efe205f6cd3">__I</a> <a class="el" href="union__hw__enet__ieee__r__align.html">hw_enet_ieee_r_align_t</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct__hw__enet.html#ad6b480f2330bf1c87d6c57a5a01758f7">IEEE_R_ALIGN</a></td></tr>
<tr class="separator:ad6b480f2330bf1c87d6c57a5a01758f7"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ad2089f90414f19d727288c7b30eced66"><td class="memItemLeft" align="right" valign="top"><a class="el" href="core__sc300_8h.html#af63697ed9952cc71e1225efe205f6cd3">__I</a> <a class="el" href="union__hw__enet__ieee__r__macerr.html">hw_enet_ieee_r_macerr_t</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct__hw__enet.html#ad2089f90414f19d727288c7b30eced66">IEEE_R_MACERR</a></td></tr>
<tr class="separator:ad2089f90414f19d727288c7b30eced66"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a4b1833b00202054b758c3d67aa21a2fb"><td class="memItemLeft" align="right" valign="top"><a class="el" href="core__sc300_8h.html#af63697ed9952cc71e1225efe205f6cd3">__I</a> <a class="el" href="union__hw__enet__ieee__r__fdxfc.html">hw_enet_ieee_r_fdxfc_t</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct__hw__enet.html#a4b1833b00202054b758c3d67aa21a2fb">IEEE_R_FDXFC</a></td></tr>
<tr class="separator:a4b1833b00202054b758c3d67aa21a2fb"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a660d3468a272beba5daf3eea509da8eb"><td class="memItemLeft" align="right" valign="top"><a class="el" href="core__sc300_8h.html#af63697ed9952cc71e1225efe205f6cd3">__I</a> <a class="el" href="union__hw__enet__ieee__r__octets__ok.html">hw_enet_ieee_r_octets_ok_t</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct__hw__enet.html#a660d3468a272beba5daf3eea509da8eb">IEEE_R_OCTETS_OK</a></td></tr>
<tr class="separator:a660d3468a272beba5daf3eea509da8eb"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a57aeff9a83bf3be61d8b987a36078d50"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="a57aeff9a83bf3be61d8b987a36078d50"></a>
uint8_t&#160;</td><td class="memItemRight" valign="bottom"><b>_reserved18</b> [284]</td></tr>
<tr class="separator:a57aeff9a83bf3be61d8b987a36078d50"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a6ab6ebaf676fe0961eaaec83137dc0d1"><td class="memItemLeft" align="right" valign="top"><a class="el" href="core__sc300_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> <a class="el" href="union__hw__enet__atcr.html">hw_enet_atcr_t</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct__hw__enet.html#a6ab6ebaf676fe0961eaaec83137dc0d1">ATCR</a></td></tr>
<tr class="separator:a6ab6ebaf676fe0961eaaec83137dc0d1"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ac9f9d6e95d9eb8bd04a8fc931a3a23ec"><td class="memItemLeft" align="right" valign="top"><a class="el" href="core__sc300_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> <a class="el" href="union__hw__enet__atvr.html">hw_enet_atvr_t</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct__hw__enet.html#ac9f9d6e95d9eb8bd04a8fc931a3a23ec">ATVR</a></td></tr>
<tr class="separator:ac9f9d6e95d9eb8bd04a8fc931a3a23ec"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a66842e8dda10c1b02032752be76b453c"><td class="memItemLeft" align="right" valign="top"><a class="el" href="core__sc300_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> <a class="el" href="union__hw__enet__atoff.html">hw_enet_atoff_t</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct__hw__enet.html#a66842e8dda10c1b02032752be76b453c">ATOFF</a></td></tr>
<tr class="separator:a66842e8dda10c1b02032752be76b453c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a4cce0ebd91362e65a4e621c95d0f3eb2"><td class="memItemLeft" align="right" valign="top"><a class="el" href="core__sc300_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> <a class="el" href="union__hw__enet__atper.html">hw_enet_atper_t</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct__hw__enet.html#a4cce0ebd91362e65a4e621c95d0f3eb2">ATPER</a></td></tr>
<tr class="separator:a4cce0ebd91362e65a4e621c95d0f3eb2"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ac204a963d9c7753edddb4e0d5031aefd"><td class="memItemLeft" align="right" valign="top"><a class="el" href="core__sc300_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> <a class="el" href="union__hw__enet__atcor.html">hw_enet_atcor_t</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct__hw__enet.html#ac204a963d9c7753edddb4e0d5031aefd">ATCOR</a></td></tr>
<tr class="separator:ac204a963d9c7753edddb4e0d5031aefd"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a7adf7be2b152e7bb88b2dda8b86e1775"><td class="memItemLeft" align="right" valign="top"><a class="el" href="core__sc300_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> <a class="el" href="union__hw__enet__atinc.html">hw_enet_atinc_t</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct__hw__enet.html#a7adf7be2b152e7bb88b2dda8b86e1775">ATINC</a></td></tr>
<tr class="separator:a7adf7be2b152e7bb88b2dda8b86e1775"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aecc725092229a8fa5c9d8c3e2b11cba4"><td class="memItemLeft" align="right" valign="top"><a class="el" href="core__sc300_8h.html#af63697ed9952cc71e1225efe205f6cd3">__I</a> <a class="el" href="union__hw__enet__atstmp.html">hw_enet_atstmp_t</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct__hw__enet.html#aecc725092229a8fa5c9d8c3e2b11cba4">ATSTMP</a></td></tr>
<tr class="separator:aecc725092229a8fa5c9d8c3e2b11cba4"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a3b1d963f85d82daf467d712d52585382"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="a3b1d963f85d82daf467d712d52585382"></a>
uint8_t&#160;</td><td class="memItemRight" valign="bottom"><b>_reserved19</b> [488]</td></tr>
<tr class="separator:a3b1d963f85d82daf467d712d52585382"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a407cbcb633ea73b323fecc56f08ae948"><td class="memItemLeft" align="right" valign="top"><a class="el" href="core__sc300_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> <a class="el" href="union__hw__enet__tgsr.html">hw_enet_tgsr_t</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct__hw__enet.html#a407cbcb633ea73b323fecc56f08ae948">TGSR</a></td></tr>
<tr class="separator:a407cbcb633ea73b323fecc56f08ae948"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a58cd8558c8dcb3dc1d90e0fde736bd10"><td class="memItemLeft" ><a class="anchor" id="a58cd8558c8dcb3dc1d90e0fde736bd10"></a>
struct {</td></tr>
<tr class="memitem:a03e11e379f558029ec8962e088f8fa42"><td class="memItemLeft" >&#160;&#160;&#160;<a class="el" href="core__sc300_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> <a class="el" href="union__hw__enet__tcsrn.html">hw_enet_tcsrn_t</a>&#160;&#160;&#160;<a class="el" href="struct__hw__enet.html#a4c8d2d30c2f936260b8d36c6540e133f">TCSRn</a></td></tr>
<tr class="separator:a03e11e379f558029ec8962e088f8fa42"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a6edfd01fb6a36522f905cdb8bda26b45"><td class="memItemLeft" >&#160;&#160;&#160;<a class="el" href="core__sc300_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> <a class="el" href="union__hw__enet__tccrn.html">hw_enet_tccrn_t</a>&#160;&#160;&#160;<a class="el" href="struct__hw__enet.html#ac8bfb1751b711fc0ec4d1278dbd5e126">TCCRn</a></td></tr>
<tr class="separator:a6edfd01fb6a36522f905cdb8bda26b45"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a58cd8558c8dcb3dc1d90e0fde736bd10"><td class="memItemLeft" valign="top">}&#160;</td><td class="memItemRight" valign="bottom"><b>CHANNEL</b> [4]</td></tr>
<tr class="separator:a58cd8558c8dcb3dc1d90e0fde736bd10"><td class="memSeparator" colspan="2">&#160;</td></tr>
</table>
<a name="details" id="details"></a><h2 class="groupheader">Detailed Description</h2>
<div class="textblock"><p>All ENET module registers. </p>
</div><h2 class="groupheader">Member Data Documentation</h2>
<a class="anchor" id="ac204a963d9c7753edddb4e0d5031aefd"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__sc300_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> <a class="el" href="union__hw__enet__atcor.html">hw_enet_atcor_t</a> _hw_enet::ATCOR</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>[0x410] Timer Correction Register </p>

</div>
</div>
<a class="anchor" id="a6ab6ebaf676fe0961eaaec83137dc0d1"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__sc300_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> <a class="el" href="union__hw__enet__atcr.html">hw_enet_atcr_t</a> _hw_enet::ATCR</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>[0x400] Adjustable Timer Control Register </p>

</div>
</div>
<a class="anchor" id="a7adf7be2b152e7bb88b2dda8b86e1775"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__sc300_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> <a class="el" href="union__hw__enet__atinc.html">hw_enet_atinc_t</a> _hw_enet::ATINC</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>[0x414] Time-Stamping Clock Period Register </p>

</div>
</div>
<a class="anchor" id="a66842e8dda10c1b02032752be76b453c"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__sc300_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> <a class="el" href="union__hw__enet__atoff.html">hw_enet_atoff_t</a> _hw_enet::ATOFF</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>[0x408] Timer Offset Register </p>

</div>
</div>
<a class="anchor" id="a4cce0ebd91362e65a4e621c95d0f3eb2"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__sc300_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> <a class="el" href="union__hw__enet__atper.html">hw_enet_atper_t</a> _hw_enet::ATPER</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>[0x40C] Timer Period Register </p>

</div>
</div>
<a class="anchor" id="aecc725092229a8fa5c9d8c3e2b11cba4"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__sc300_8h.html#af63697ed9952cc71e1225efe205f6cd3">__I</a> <a class="el" href="union__hw__enet__atstmp.html">hw_enet_atstmp_t</a> _hw_enet::ATSTMP</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>[0x418] Timestamp of Last Transmitted Frame </p>

</div>
</div>
<a class="anchor" id="ac9f9d6e95d9eb8bd04a8fc931a3a23ec"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__sc300_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> <a class="el" href="union__hw__enet__atvr.html">hw_enet_atvr_t</a> _hw_enet::ATVR</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>[0x404] Timer Value Register </p>

</div>
</div>
<a class="anchor" id="a33e07f1cb6b8738264442aaf187f3da7"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__sc300_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> <a class="el" href="union__hw__enet__ecr.html">hw_enet_ecr_t</a> _hw_enet::ECR</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>[0x24] Ethernet Control Register </p>

</div>
</div>
<a class="anchor" id="a500db24e26332248656fbca29038daa6"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__sc300_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> <a class="el" href="union__hw__enet__eimr.html">hw_enet_eimr_t</a> _hw_enet::EIMR</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>[0x8] Interrupt Mask Register </p>

</div>
</div>
<a class="anchor" id="a4153ebf1a9c3009db2b5cd0683d5825d"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__sc300_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> <a class="el" href="union__hw__enet__eir.html">hw_enet_eir_t</a> _hw_enet::EIR</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>[0x4] Interrupt Event Register </p>

</div>
</div>
<a class="anchor" id="afa7c8b138113934f2c80638d3e230ccd"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__sc300_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> <a class="el" href="union__hw__enet__ftrl.html">hw_enet_ftrl_t</a> _hw_enet::FTRL</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>[0x1B0] Frame Truncation Length </p>

</div>
</div>
<a class="anchor" id="a7ec398786236d6bcbfdbff2fd71b319c"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__sc300_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> <a class="el" href="union__hw__enet__galr.html">hw_enet_galr_t</a> _hw_enet::GALR</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>[0x124] Descriptor Group Lower Address Register </p>

</div>
</div>
<a class="anchor" id="a6ffea4c3cb08e1b799de2f2678a7a734"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__sc300_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> <a class="el" href="union__hw__enet__gaur.html">hw_enet_gaur_t</a> _hw_enet::GAUR</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>[0x120] Descriptor Group Upper Address Register </p>

</div>
</div>
<a class="anchor" id="a1d8342f193e4df2411cc774cc571ea2f"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__sc300_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> <a class="el" href="union__hw__enet__ialr.html">hw_enet_ialr_t</a> _hw_enet::IALR</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>[0x11C] Descriptor Individual Lower Address Register </p>

</div>
</div>
<a class="anchor" id="a4d631fd1991c4a341282cecf490eaaf7"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__sc300_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> <a class="el" href="union__hw__enet__iaur.html">hw_enet_iaur_t</a> _hw_enet::IAUR</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>[0x118] Descriptor Individual Upper Address Register </p>

</div>
</div>
<a class="anchor" id="ad6b480f2330bf1c87d6c57a5a01758f7"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__sc300_8h.html#af63697ed9952cc71e1225efe205f6cd3">__I</a> <a class="el" href="union__hw__enet__ieee__r__align.html">hw_enet_ieee_r_align_t</a> _hw_enet::IEEE_R_ALIGN</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>[0x2D4] Frames Received with Alignment Error Statistic Register </p>

</div>
</div>
<a class="anchor" id="a855e7a3efeb835e5e6ccee406b2e17a0"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__sc300_8h.html#af63697ed9952cc71e1225efe205f6cd3">__I</a> <a class="el" href="union__hw__enet__ieee__r__crc.html">hw_enet_ieee_r_crc_t</a> _hw_enet::IEEE_R_CRC</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>[0x2D0] Frames Received with CRC Error Statistic Register </p>

</div>
</div>
<a class="anchor" id="abcffb3a3e64e110c1e1780c861956c5f"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__sc300_8h.html#af63697ed9952cc71e1225efe205f6cd3">__I</a> <a class="el" href="union__hw__enet__ieee__r__drop.html">hw_enet_ieee_r_drop_t</a> _hw_enet::IEEE_R_DROP</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>[0x2C8] Frames not Counted Correctly Statistic Register </p>

</div>
</div>
<a class="anchor" id="a4b1833b00202054b758c3d67aa21a2fb"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__sc300_8h.html#af63697ed9952cc71e1225efe205f6cd3">__I</a> <a class="el" href="union__hw__enet__ieee__r__fdxfc.html">hw_enet_ieee_r_fdxfc_t</a> _hw_enet::IEEE_R_FDXFC</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>[0x2DC] Flow Control Pause Frames Received Statistic Register </p>

</div>
</div>
<a class="anchor" id="a16be28b6e3aa41eb8230b8a88d833844"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__sc300_8h.html#af63697ed9952cc71e1225efe205f6cd3">__I</a> <a class="el" href="union__hw__enet__ieee__r__frame__ok.html">hw_enet_ieee_r_frame_ok_t</a> _hw_enet::IEEE_R_FRAME_OK</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>[0x2CC] Frames Received OK Statistic Register </p>

</div>
</div>
<a class="anchor" id="ad2089f90414f19d727288c7b30eced66"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__sc300_8h.html#af63697ed9952cc71e1225efe205f6cd3">__I</a> <a class="el" href="union__hw__enet__ieee__r__macerr.html">hw_enet_ieee_r_macerr_t</a> _hw_enet::IEEE_R_MACERR</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>[0x2D8] Receive FIFO Overflow Count Statistic Register </p>

</div>
</div>
<a class="anchor" id="a660d3468a272beba5daf3eea509da8eb"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__sc300_8h.html#af63697ed9952cc71e1225efe205f6cd3">__I</a> <a class="el" href="union__hw__enet__ieee__r__octets__ok.html">hw_enet_ieee_r_octets_ok_t</a> _hw_enet::IEEE_R_OCTETS_OK</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>[0x2E0] Octet Count for Frames Received without Error Statistic Register </p>

</div>
</div>
<a class="anchor" id="a9a14cd8929a871a034906f2625084181"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__sc300_8h.html#af63697ed9952cc71e1225efe205f6cd3">__I</a> <a class="el" href="union__hw__enet__ieee__t__1col.html">hw_enet_ieee_t_1col_t</a> _hw_enet::IEEE_T_1COL</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>[0x250] Frames Transmitted with Single Collision Statistic Register </p>

</div>
</div>
<a class="anchor" id="a65b22140bc5c3582f7a6f61c4a3a33ee"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__sc300_8h.html#af63697ed9952cc71e1225efe205f6cd3">__I</a> <a class="el" href="union__hw__enet__ieee__t__cserr.html">hw_enet_ieee_t_cserr_t</a> _hw_enet::IEEE_T_CSERR</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>[0x268] Frames Transmitted with Carrier Sense Error Statistic Register </p>

</div>
</div>
<a class="anchor" id="aff13d9609434a0c2dff18b3489831367"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__sc300_8h.html#af63697ed9952cc71e1225efe205f6cd3">__I</a> <a class="el" href="union__hw__enet__ieee__t__def.html">hw_enet_ieee_t_def_t</a> _hw_enet::IEEE_T_DEF</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>[0x258] Frames Transmitted after Deferral Delay Statistic Register </p>

</div>
</div>
<a class="anchor" id="ab232f28f6ec54cd2e459d262b1b9134a"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__sc300_8h.html#af63697ed9952cc71e1225efe205f6cd3">__I</a> <a class="el" href="union__hw__enet__ieee__t__excol.html">hw_enet_ieee_t_excol_t</a> _hw_enet::IEEE_T_EXCOL</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>[0x260] Frames Transmitted with Excessive Collisions Statistic Register </p>

</div>
</div>
<a class="anchor" id="aef8c5cd00a7804762704b9fb135f5e46"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__sc300_8h.html#af63697ed9952cc71e1225efe205f6cd3">__I</a> <a class="el" href="union__hw__enet__ieee__t__fdxfc.html">hw_enet_ieee_t_fdxfc_t</a> _hw_enet::IEEE_T_FDXFC</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>[0x270] Flow Control Pause Frames Transmitted Statistic Register </p>

</div>
</div>
<a class="anchor" id="aacfd247b7401b3ac54009df8d94faf0b"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__sc300_8h.html#af63697ed9952cc71e1225efe205f6cd3">__I</a> <a class="el" href="union__hw__enet__ieee__t__frame__ok.html">hw_enet_ieee_t_frame_ok_t</a> _hw_enet::IEEE_T_FRAME_OK</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>[0x24C] Frames Transmitted OK Statistic Register </p>

</div>
</div>
<a class="anchor" id="ae74c2a1ac0454ec88b61c37114e5a19a"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__sc300_8h.html#af63697ed9952cc71e1225efe205f6cd3">__I</a> <a class="el" href="union__hw__enet__ieee__t__lcol.html">hw_enet_ieee_t_lcol_t</a> _hw_enet::IEEE_T_LCOL</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>[0x25C] Frames Transmitted with Late Collision Statistic Register </p>

</div>
</div>
<a class="anchor" id="ae95552267a671662fa63743f23dd25d5"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__sc300_8h.html#af63697ed9952cc71e1225efe205f6cd3">__I</a> <a class="el" href="union__hw__enet__ieee__t__macerr.html">hw_enet_ieee_t_macerr_t</a> _hw_enet::IEEE_T_MACERR</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>[0x264] Frames Transmitted with Tx FIFO Underrun Statistic Register </p>

</div>
</div>
<a class="anchor" id="aa82bf417f5e29ec2032a2b85ea80f2c4"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__sc300_8h.html#af63697ed9952cc71e1225efe205f6cd3">__I</a> <a class="el" href="union__hw__enet__ieee__t__mcol.html">hw_enet_ieee_t_mcol_t</a> _hw_enet::IEEE_T_MCOL</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>[0x254] Frames Transmitted with Multiple Collisions Statistic Register </p>

</div>
</div>
<a class="anchor" id="aa341a0a7ca6f7823fec468a3a649d76b"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__sc300_8h.html#af63697ed9952cc71e1225efe205f6cd3">__I</a> <a class="el" href="union__hw__enet__ieee__t__octets__ok.html">hw_enet_ieee_t_octets_ok_t</a> _hw_enet::IEEE_T_OCTETS_OK</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>[0x274] Octet Count for Frames Transmitted w/o Error Statistic Register </p>

</div>
</div>
<a class="anchor" id="ab403852c061acfde6983f4c1408ed148"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__sc300_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> <a class="el" href="union__hw__enet__mibc.html">hw_enet_mibc_t</a> _hw_enet::MIBC</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>[0x64] MIB Control Register </p>

</div>
</div>
<a class="anchor" id="a64b3059a162707024dfc93de023b8589"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__sc300_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> <a class="el" href="union__hw__enet__mmfr.html">hw_enet_mmfr_t</a> _hw_enet::MMFR</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>[0x40] MII Management Frame Register </p>

</div>
</div>
<a class="anchor" id="ae8fadb1bc74d3e79e51307412c7da94d"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__sc300_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> <a class="el" href="union__hw__enet__mrbr.html">hw_enet_mrbr_t</a> _hw_enet::MRBR</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>[0x188] Maximum Receive Buffer Size Register </p>

</div>
</div>
<a class="anchor" id="a32b9b28dc903cd2ab5565a59c5700317"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__sc300_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> <a class="el" href="union__hw__enet__mscr.html">hw_enet_mscr_t</a> _hw_enet::MSCR</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>[0x44] MII Speed Control Register </p>

</div>
</div>
<a class="anchor" id="af791754dda3041d306c07e49e2b6139a"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__sc300_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> <a class="el" href="union__hw__enet__opd.html">hw_enet_opd_t</a> _hw_enet::OPD</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>[0xEC] Opcode/Pause Duration Register </p>

</div>
</div>
<a class="anchor" id="ac6705bc3c8a9e5c3ce3fa37257196f48"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__sc300_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> <a class="el" href="union__hw__enet__palr.html">hw_enet_palr_t</a> _hw_enet::PALR</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>[0xE4] Physical Address Lower Register </p>

</div>
</div>
<a class="anchor" id="a60691a644e626d6868104bb809159a46"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__sc300_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> <a class="el" href="union__hw__enet__paur.html">hw_enet_paur_t</a> _hw_enet::PAUR</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>[0xE8] Physical Address Upper Register </p>

</div>
</div>
<a class="anchor" id="a736659a4014abadb3067340a3f5cb85c"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__sc300_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> <a class="el" href="union__hw__enet__racc.html">hw_enet_racc_t</a> _hw_enet::RACC</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>[0x1C4] Receive Accelerator Function Configuration </p>

</div>
</div>
<a class="anchor" id="af4a5dc66a2f1a003c91ba61f70c18601"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__sc300_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> <a class="el" href="union__hw__enet__raem.html">hw_enet_raem_t</a> _hw_enet::RAEM</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>[0x198] Receive FIFO Almost Empty Threshold </p>

</div>
</div>
<a class="anchor" id="a2979771f272882919e214ed85cb1392c"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__sc300_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> <a class="el" href="union__hw__enet__rafl.html">hw_enet_rafl_t</a> _hw_enet::RAFL</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>[0x19C] Receive FIFO Almost Full Threshold </p>

</div>
</div>
<a class="anchor" id="a46d2fbfc019700f4314050f7b233331e"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__sc300_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> <a class="el" href="union__hw__enet__rcr.html">hw_enet_rcr_t</a> _hw_enet::RCR</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>[0x84] Receive Control Register </p>

</div>
</div>
<a class="anchor" id="a3e45cbe4fcc3c5d639c3beba27c33e57"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__sc300_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> <a class="el" href="union__hw__enet__rdar.html">hw_enet_rdar_t</a> _hw_enet::RDAR</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>[0x10] Receive Descriptor Active Register </p>

</div>
</div>
<a class="anchor" id="a0540397177c1f12df291941c12a2ed85"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__sc300_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> <a class="el" href="union__hw__enet__rdsr.html">hw_enet_rdsr_t</a> _hw_enet::RDSR</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>[0x180] Receive Descriptor Ring Start Register </p>

</div>
</div>
<a class="anchor" id="ab336e389bf00fbd039ed91f18dcd2162"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__sc300_8h.html#af63697ed9952cc71e1225efe205f6cd3">__I</a> <a class="el" href="union__hw__enet__rmon__r__bc__pkt.html">hw_enet_rmon_r_bc_pkt_t</a> _hw_enet::RMON_R_BC_PKT</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>[0x288] Rx Broadcast Packets Statistic Register </p>

</div>
</div>
<a class="anchor" id="a5c2104be78b9aa53b014c7c50b10443a"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__sc300_8h.html#af63697ed9952cc71e1225efe205f6cd3">__I</a> <a class="el" href="union__hw__enet__rmon__r__crc__align.html">hw_enet_rmon_r_crc_align_t</a> _hw_enet::RMON_R_CRC_ALIGN</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>[0x290] Rx Packets with CRC/Align Error Statistic Register </p>

</div>
</div>
<a class="anchor" id="aef5ee941581c914d936572ef957dedae"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__sc300_8h.html#af63697ed9952cc71e1225efe205f6cd3">__I</a> <a class="el" href="union__hw__enet__rmon__r__frag.html">hw_enet_rmon_r_frag_t</a> _hw_enet::RMON_R_FRAG</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>[0x29C] Rx Packets Less Than 64 Bytes and Bad CRC Statistic Register </p>

</div>
</div>
<a class="anchor" id="a5b8bdaa740eace77903b7e078fe00b17"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__sc300_8h.html#af63697ed9952cc71e1225efe205f6cd3">__I</a> <a class="el" href="union__hw__enet__rmon__r__jab.html">hw_enet_rmon_r_jab_t</a> _hw_enet::RMON_R_JAB</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>[0x2A0] Rx Packets Greater Than MAX_FL Bytes and Bad CRC Statistic Register </p>

</div>
</div>
<a class="anchor" id="a74e87693fe858d33b6dea0e5f4cab031"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__sc300_8h.html#af63697ed9952cc71e1225efe205f6cd3">__I</a> <a class="el" href="union__hw__enet__rmon__r__mc__pkt.html">hw_enet_rmon_r_mc_pkt_t</a> _hw_enet::RMON_R_MC_PKT</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>[0x28C] Rx Multicast Packets Statistic Register </p>

</div>
</div>
<a class="anchor" id="a68bba26efd7a635e8257fd916c9ec7e9"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__sc300_8h.html#af63697ed9952cc71e1225efe205f6cd3">__I</a> <a class="el" href="union__hw__enet__rmon__r__octets.html">hw_enet_rmon_r_octets_t</a> _hw_enet::RMON_R_OCTETS</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>[0x2C4] Rx Octets Statistic Register </p>

</div>
</div>
<a class="anchor" id="a89424829f10197b4b03621cebaf32453"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__sc300_8h.html#af63697ed9952cc71e1225efe205f6cd3">__I</a> <a class="el" href="union__hw__enet__rmon__r__oversize.html">hw_enet_rmon_r_oversize_t</a> _hw_enet::RMON_R_OVERSIZE</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>[0x298] Rx Packets Greater Than MAX_FL and Good CRC Statistic Register </p>

</div>
</div>
<a class="anchor" id="a14ad35d237bd71cfbea4e9575649729e"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__sc300_8h.html#af63697ed9952cc71e1225efe205f6cd3">__I</a> <a class="el" href="union__hw__enet__rmon__r__p1024to2047.html">hw_enet_rmon_r_p1024to2047_t</a> _hw_enet::RMON_R_P1024TO2047</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>[0x2BC] Rx 1024- to 2047-Byte Packets Statistic Register </p>

</div>
</div>
<a class="anchor" id="a6483b9379bb121d7983a9dccc4b28b09"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__sc300_8h.html#af63697ed9952cc71e1225efe205f6cd3">__I</a> <a class="el" href="union__hw__enet__rmon__r__p128to255.html">hw_enet_rmon_r_p128to255_t</a> _hw_enet::RMON_R_P128TO255</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>[0x2B0] Rx 128- to 255-Byte Packets Statistic Register </p>

</div>
</div>
<a class="anchor" id="a59cbd125e4ae1e21596d57235498deb6"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__sc300_8h.html#af63697ed9952cc71e1225efe205f6cd3">__I</a> <a class="el" href="union__hw__enet__rmon__r__p256to511.html">hw_enet_rmon_r_p256to511_t</a> _hw_enet::RMON_R_P256TO511</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>[0x2B4] Rx 256- to 511-Byte Packets Statistic Register </p>

</div>
</div>
<a class="anchor" id="a1ba910cc1cd2a50e38d145b7e7ed7e0d"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__sc300_8h.html#af63697ed9952cc71e1225efe205f6cd3">__I</a> <a class="el" href="union__hw__enet__rmon__r__p512to1023.html">hw_enet_rmon_r_p512to1023_t</a> _hw_enet::RMON_R_P512TO1023</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>[0x2B8] Rx 512- to 1023-Byte Packets Statistic Register </p>

</div>
</div>
<a class="anchor" id="a719582f3b4e18caba117faa9793112ba"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__sc300_8h.html#af63697ed9952cc71e1225efe205f6cd3">__I</a> <a class="el" href="union__hw__enet__rmon__r__p64.html">hw_enet_rmon_r_p64_t</a> _hw_enet::RMON_R_P64</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>[0x2A8] Rx 64-Byte Packets Statistic Register </p>

</div>
</div>
<a class="anchor" id="a94fefd092de0014101c112ba52ccaa0d"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__sc300_8h.html#af63697ed9952cc71e1225efe205f6cd3">__I</a> <a class="el" href="union__hw__enet__rmon__r__p65to127.html">hw_enet_rmon_r_p65to127_t</a> _hw_enet::RMON_R_P65TO127</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>[0x2AC] Rx 65- to 127-Byte Packets Statistic Register </p>

</div>
</div>
<a class="anchor" id="a4e09306c0ee1ab4050e2091d1f6e4e51"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__sc300_8h.html#af63697ed9952cc71e1225efe205f6cd3">__I</a> <a class="el" href="union__hw__enet__rmon__r__p__gte2048.html">hw_enet_rmon_r_p_gte2048_t</a> _hw_enet::RMON_R_P_GTE2048</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>[0x2C0] Rx Packets Greater than 2048 Bytes Statistic Register </p>

</div>
</div>
<a class="anchor" id="ae2ad9c6d0c01820623bf3d6ef2843b07"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__sc300_8h.html#af63697ed9952cc71e1225efe205f6cd3">__I</a> <a class="el" href="union__hw__enet__rmon__r__packets.html">hw_enet_rmon_r_packets_t</a> _hw_enet::RMON_R_PACKETS</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>[0x284] Rx Packet Count Statistic Register </p>

</div>
</div>
<a class="anchor" id="ac567be088e1a146524e825b3dad2d1df"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__sc300_8h.html#af63697ed9952cc71e1225efe205f6cd3">__I</a> <a class="el" href="union__hw__enet__rmon__r__undersize.html">hw_enet_rmon_r_undersize_t</a> _hw_enet::RMON_R_UNDERSIZE</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>[0x294] Rx Packets with Less Than 64 Bytes and Good CRC Statistic Register </p>

</div>
</div>
<a class="anchor" id="af69899372ec818326e046d7f33c42be6"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__sc300_8h.html#af63697ed9952cc71e1225efe205f6cd3">__I</a> <a class="el" href="union__hw__enet__rmon__t__bc__pkt.html">hw_enet_rmon_t_bc_pkt_t</a> _hw_enet::RMON_T_BC_PKT</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>[0x208] Tx Broadcast Packets Statistic Register </p>

</div>
</div>
<a class="anchor" id="acd048545970591f69a1ee092549e274b"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__sc300_8h.html#af63697ed9952cc71e1225efe205f6cd3">__I</a> <a class="el" href="union__hw__enet__rmon__t__col.html">hw_enet_rmon_t_col_t</a> _hw_enet::RMON_T_COL</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>[0x224] Tx Collision Count Statistic Register </p>

</div>
</div>
<a class="anchor" id="a6ae18184cdd318706d4c953b523b5684"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__sc300_8h.html#af63697ed9952cc71e1225efe205f6cd3">__I</a> <a class="el" href="union__hw__enet__rmon__t__crc__align.html">hw_enet_rmon_t_crc_align_t</a> _hw_enet::RMON_T_CRC_ALIGN</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>[0x210] Tx Packets with CRC/Align Error Statistic Register </p>

</div>
</div>
<a class="anchor" id="aa5588448acf96bd6b498681cd240f808"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__sc300_8h.html#af63697ed9952cc71e1225efe205f6cd3">__I</a> <a class="el" href="union__hw__enet__rmon__t__frag.html">hw_enet_rmon_t_frag_t</a> _hw_enet::RMON_T_FRAG</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>[0x21C] Tx Packets Less Than 64 Bytes and Bad CRC Statistic Register </p>

</div>
</div>
<a class="anchor" id="a289f37cb6e50cd179e2b2400a8c434dc"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__sc300_8h.html#af63697ed9952cc71e1225efe205f6cd3">__I</a> <a class="el" href="union__hw__enet__rmon__t__jab.html">hw_enet_rmon_t_jab_t</a> _hw_enet::RMON_T_JAB</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>[0x220] Tx Packets Greater Than MAX_FL bytes and Bad CRC Statistic Register </p>

</div>
</div>
<a class="anchor" id="a3484e7e33bcf2dbbc3cd2ff098a59add"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__sc300_8h.html#af63697ed9952cc71e1225efe205f6cd3">__I</a> <a class="el" href="union__hw__enet__rmon__t__mc__pkt.html">hw_enet_rmon_t_mc_pkt_t</a> _hw_enet::RMON_T_MC_PKT</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>[0x20C] Tx Multicast Packets Statistic Register </p>

</div>
</div>
<a class="anchor" id="a7dbb8720ab9339f8451b94930f09047e"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__sc300_8h.html#af63697ed9952cc71e1225efe205f6cd3">__I</a> <a class="el" href="union__hw__enet__rmon__t__octets.html">hw_enet_rmon_t_octets_t</a> _hw_enet::RMON_T_OCTETS</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>[0x244] Tx Octets Statistic Register </p>

</div>
</div>
<a class="anchor" id="a278c9422bc5f9d54e565b1178c8a1791"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__sc300_8h.html#af63697ed9952cc71e1225efe205f6cd3">__I</a> <a class="el" href="union__hw__enet__rmon__t__oversize.html">hw_enet_rmon_t_oversize_t</a> _hw_enet::RMON_T_OVERSIZE</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>[0x218] Tx Packets GT MAX_FL bytes and Good CRC Statistic Register </p>

</div>
</div>
<a class="anchor" id="acd3a9dedf7351c73b19d9b64371f398f"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__sc300_8h.html#af63697ed9952cc71e1225efe205f6cd3">__I</a> <a class="el" href="union__hw__enet__rmon__t__p1024to2047.html">hw_enet_rmon_t_p1024to2047_t</a> _hw_enet::RMON_T_P1024TO2047</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>[0x23C] Tx 1024- to 2047-byte Packets Statistic Register </p>

</div>
</div>
<a class="anchor" id="a3a3eb7c5d85feda435c205d805cb1599"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__sc300_8h.html#af63697ed9952cc71e1225efe205f6cd3">__I</a> <a class="el" href="union__hw__enet__rmon__t__p128to255.html">hw_enet_rmon_t_p128to255_t</a> _hw_enet::RMON_T_P128TO255</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>[0x230] Tx 128- to 255-byte Packets Statistic Register </p>

</div>
</div>
<a class="anchor" id="a9d0e06248657c94cbb97aa71a0e9e897"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__sc300_8h.html#af63697ed9952cc71e1225efe205f6cd3">__I</a> <a class="el" href="union__hw__enet__rmon__t__p256to511.html">hw_enet_rmon_t_p256to511_t</a> _hw_enet::RMON_T_P256TO511</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>[0x234] Tx 256- to 511-byte Packets Statistic Register </p>

</div>
</div>
<a class="anchor" id="acce741bbd14aff608e0c0103485d0b89"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__sc300_8h.html#af63697ed9952cc71e1225efe205f6cd3">__I</a> <a class="el" href="union__hw__enet__rmon__t__p512to1023.html">hw_enet_rmon_t_p512to1023_t</a> _hw_enet::RMON_T_P512TO1023</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>[0x238] Tx 512- to 1023-byte Packets Statistic Register </p>

</div>
</div>
<a class="anchor" id="a78bc03d1e1f18c7397782f9684c3d837"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__sc300_8h.html#af63697ed9952cc71e1225efe205f6cd3">__I</a> <a class="el" href="union__hw__enet__rmon__t__p64.html">hw_enet_rmon_t_p64_t</a> _hw_enet::RMON_T_P64</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>[0x228] Tx 64-Byte Packets Statistic Register </p>

</div>
</div>
<a class="anchor" id="a3a9fde1c4521e3fb6bcd76623d38ac3c"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__sc300_8h.html#af63697ed9952cc71e1225efe205f6cd3">__I</a> <a class="el" href="union__hw__enet__rmon__t__p65to127.html">hw_enet_rmon_t_p65to127_t</a> _hw_enet::RMON_T_P65TO127</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>[0x22C] Tx 65- to 127-byte Packets Statistic Register </p>

</div>
</div>
<a class="anchor" id="a7a4a5372e7d34256b49ebdea5bd8989d"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__sc300_8h.html#af63697ed9952cc71e1225efe205f6cd3">__I</a> <a class="el" href="union__hw__enet__rmon__t__p__gte2048.html">hw_enet_rmon_t_p_gte2048_t</a> _hw_enet::RMON_T_P_GTE2048</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>[0x240] Tx Packets Greater Than 2048 Bytes Statistic Register </p>

</div>
</div>
<a class="anchor" id="a668335ec3c6a8258ec5877b29ae7b112"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__sc300_8h.html#af63697ed9952cc71e1225efe205f6cd3">__I</a> <a class="el" href="union__hw__enet__rmon__t__packets.html">hw_enet_rmon_t_packets_t</a> _hw_enet::RMON_T_PACKETS</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>[0x204] Tx Packet Count Statistic Register </p>

</div>
</div>
<a class="anchor" id="a2a8c87ee9ff26e578d2655dae28cfdff"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__sc300_8h.html#af63697ed9952cc71e1225efe205f6cd3">__I</a> <a class="el" href="union__hw__enet__rmon__t__undersize.html">hw_enet_rmon_t_undersize_t</a> _hw_enet::RMON_T_UNDERSIZE</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>[0x214] Tx Packets Less Than Bytes and Good CRC Statistic Register </p>

</div>
</div>
<a class="anchor" id="af4770a940264777bad4448132c54b377"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__sc300_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> <a class="el" href="union__hw__enet__rsem.html">hw_enet_rsem_t</a> _hw_enet::RSEM</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>[0x194] Receive FIFO Section Empty Threshold </p>

</div>
</div>
<a class="anchor" id="a18440fb0018cb8b5ed1bfaaad3eb6465"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__sc300_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> <a class="el" href="union__hw__enet__rsfl.html">hw_enet_rsfl_t</a> _hw_enet::RSFL</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>[0x190] Receive FIFO Section Full Threshold </p>

</div>
</div>
<a class="anchor" id="a63564b5fd15feb599f1ddbfa0db42bc5"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__sc300_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> <a class="el" href="union__hw__enet__tacc.html">hw_enet_tacc_t</a> _hw_enet::TACC</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>[0x1C0] Transmit Accelerator Function Configuration </p>

</div>
</div>
<a class="anchor" id="afc13fdd860b7ac04bbfb44e429d6ea49"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__sc300_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> <a class="el" href="union__hw__enet__taem.html">hw_enet_taem_t</a> _hw_enet::TAEM</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>[0x1A4] Transmit FIFO Almost Empty Threshold </p>

</div>
</div>
<a class="anchor" id="ae03f240204de582966236b80c322e0e9"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__sc300_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> <a class="el" href="union__hw__enet__tafl.html">hw_enet_tafl_t</a> _hw_enet::TAFL</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>[0x1A8] Transmit FIFO Almost Full Threshold </p>

</div>
</div>
<a class="anchor" id="ac8bfb1751b711fc0ec4d1278dbd5e126"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__sc300_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> <a class="el" href="union__hw__enet__tccrn.html">hw_enet_tccrn_t</a> _hw_enet::TCCRn</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>[0x60C] Timer Compare Capture Register </p>

</div>
</div>
<a class="anchor" id="a2730fb8a555fc489c8c6855fa848a2f4"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__sc300_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> <a class="el" href="union__hw__enet__tcr.html">hw_enet_tcr_t</a> _hw_enet::TCR</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>[0xC4] Transmit Control Register </p>

</div>
</div>
<a class="anchor" id="a4c8d2d30c2f936260b8d36c6540e133f"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__sc300_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> <a class="el" href="union__hw__enet__tcsrn.html">hw_enet_tcsrn_t</a> _hw_enet::TCSRn</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>[0x608] Timer Control Status Register </p>

</div>
</div>
<a class="anchor" id="ac7e0660e4bfc88b1e1d9ee99bab78f93"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__sc300_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> <a class="el" href="union__hw__enet__tdar.html">hw_enet_tdar_t</a> _hw_enet::TDAR</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>[0x14] Transmit Descriptor Active Register </p>

</div>
</div>
<a class="anchor" id="a55990574aee7dfde8201921dff88bda3"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__sc300_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> <a class="el" href="union__hw__enet__tdsr.html">hw_enet_tdsr_t</a> _hw_enet::TDSR</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>[0x184] Transmit Buffer Descriptor Ring Start Register </p>

</div>
</div>
<a class="anchor" id="a36cf2fd7527ced27a4d23b4d59421edd"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__sc300_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> <a class="el" href="union__hw__enet__tfwr.html">hw_enet_tfwr_t</a> _hw_enet::TFWR</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>[0x144] Transmit FIFO Watermark Register </p>

</div>
</div>
<a class="anchor" id="a407cbcb633ea73b323fecc56f08ae948"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__sc300_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> <a class="el" href="union__hw__enet__tgsr.html">hw_enet_tgsr_t</a> _hw_enet::TGSR</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>[0x604] Timer Global Status Register </p>

</div>
</div>
<a class="anchor" id="a287676bff5c1d59fe709e80c3a6b1175"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__sc300_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> <a class="el" href="union__hw__enet__tipg.html">hw_enet_tipg_t</a> _hw_enet::TIPG</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>[0x1AC] Transmit Inter-Packet Gap </p>

</div>
</div>
<a class="anchor" id="a25fa9a6dd7f944a119dbb63f7d51567d"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__sc300_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> <a class="el" href="union__hw__enet__tsem.html">hw_enet_tsem_t</a> _hw_enet::TSEM</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>[0x1A0] Transmit FIFO Section Empty Threshold </p>

</div>
</div>
<hr/>The documentation for this struct was generated from the following file:<ul>
<li>/home/erik/proj/piranha/code/piranha-ptc/src/receiver/mbed/TARGET_K64F/TARGET_Freescale/TARGET_KPSDK_MCUS/TARGET_MCU_K64F/device/device/MK64F12/<a class="el" href="MK64F12__enet_8h_source.html">MK64F12_enet.h</a></li>
</ul>
</div><!-- contents -->
<!-- start footer part -->
<hr class="footer"/><address class="footer"><small>
Generated by &#160;<a href="http://www.doxygen.org/index.html">
<img class="footer" src="doxygen.png" alt="doxygen"/>
</a> 1.8.11
</small></address>
</body>
</html>
