INFO: [VRFC 10-163] Analyzing VHDL file "C:/FPGA_2025/logtel/lab13/lab13.srcs/sources_1/imports/new/HIST.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'HIST_UNIT'
ERROR: [VRFC 10-1281] process cannot have both a wait statement and a sensitivity list [C:/FPGA_2025/logtel/lab13/lab13.srcs/sources_1/imports/new/HIST.vhd:137]
ERROR: [VRFC 10-1281] process cannot have both a wait statement and a sensitivity list [C:/FPGA_2025/logtel/lab13/lab13.srcs/sources_1/imports/new/HIST.vhd:166]
ERROR: [VRFC 10-9458] unit 'behavioral' is ignored due to previous errors [C:/FPGA_2025/logtel/lab13/lab13.srcs/sources_1/imports/new/HIST.vhd:45]
INFO: [VRFC 10-8704] VHDL file 'C:/FPGA_2025/logtel/lab13/lab13.srcs/sources_1/imports/new/HIST.vhd' is ignored due to errors
