{ "Info" "IQEXE_SEPARATOR" "" "Info: *******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Functional Simulation Netlist Generation Quartus II " "Info: Running Quartus II Functional Simulation Netlist Generation" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 9.1 Build 350 03/24/2010 Service Pack 2 SJ Web Edition " "Info: Version 9.1 Build 350 03/24/2010 Service Pack 2 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_START_BANNER_TIME" "Wed Sep 22 11:06:28 2021 " "Info: Processing started: Wed Sep 22 11:06:28 2021" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0 -1}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off P1 -c P1 --generate_functional_sim_netlist " "Info: Command: quartus_map --read_settings_files=on --write_settings_files=off P1 -c P1 --generate_functional_sim_netlist" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "i2c_master.vhd 2 1 " "Info: Found 2 design units, including 1 entities, in source file i2c_master.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 i2c_master-logic " "Info: Found design unit 1: i2c_master-logic" {  } { { "i2c_master.vhd" "" { Text "C:/Users/user/Desktop/TEST/i2c_master.vhd" 54 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "1 i2c_master " "Info: Found entity 1: i2c_master" {  } { { "i2c_master.vhd" "" { Text "C:/Users/user/Desktop/TEST/i2c_master.vhd" 36 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "p1.vhd 2 1 " "Info: Found 2 design units, including 1 entities, in source file p1.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 P1-first " "Info: Found design unit 1: P1-first" {  } { { "P1.vhd" "" { Text "C:/Users/user/Desktop/TEST/P1.vhd" 20 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "1 P1 " "Info: Found entity 1: P1" {  } { { "P1.vhd" "" { Text "C:/Users/user/Desktop/TEST/P1.vhd" 9 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "p2.vhd 2 1 " "Info: Found 2 design units, including 1 entities, in source file p2.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 P2-first " "Info: Found design unit 1: P2-first" {  } { { "P2.vhd" "" { Text "C:/Users/user/Desktop/TEST/P2.vhd" 22 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "1 P2 " "Info: Found entity 1: P2" {  } { { "P2.vhd" "" { Text "C:/Users/user/Desktop/TEST/P2.vhd" 9 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "p3.vhd 2 1 " "Info: Found 2 design units, including 1 entities, in source file p3.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 P3-first " "Info: Found design unit 1: P3-first" {  } { { "P3.vhd" "" { Text "C:/Users/user/Desktop/TEST/P3.vhd" 15 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "1 P3 " "Info: Found entity 1: P3" {  } { { "P3.vhd" "" { Text "C:/Users/user/Desktop/TEST/P3.vhd" 5 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "vhdl2.vhd 2 1 " "Info: Found 2 design units, including 1 entities, in source file vhdl2.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Vhdl2-first " "Info: Found design unit 1: Vhdl2-first" {  } { { "Vhdl2.vhd" "" { Text "C:/Users/user/Desktop/TEST/Vhdl2.vhd" 14 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "1 Vhdl2 " "Info: Found entity 1: Vhdl2" {  } { { "Vhdl2.vhd" "" { Text "C:/Users/user/Desktop/TEST/Vhdl2.vhd" 5 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_TOP" "Vhdl2 " "Info: Elaborating entity \"Vhdl2\" for the top level hierarchy" {  } {  } 0 0 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "data_read Vhdl2.vhd(15) " "Warning (10036): Verilog HDL or VHDL warning at Vhdl2.vhd(15): object \"data_read\" assigned a value but never read" {  } { { "Vhdl2.vhd" "" { Text "C:/Users/user/Desktop/TEST/Vhdl2.vhd" 15 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "data_write Vhdl2.vhd(15) " "Warning (10541): VHDL Signal Declaration warning at Vhdl2.vhd(15): used implicit default value for signal \"data_write\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "Vhdl2.vhd" "" { Text "C:/Users/user/Desktop/TEST/Vhdl2.vhd" 15 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "error Vhdl2.vhd(19) " "Warning (10036): Verilog HDL or VHDL warning at Vhdl2.vhd(19): object \"error\" assigned a value but never read" {  } { { "Vhdl2.vhd" "" { Text "C:/Users/user/Desktop/TEST/Vhdl2.vhd" 19 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "prev1 Vhdl2.vhd(30) " "Warning (10492): VHDL Process Statement warning at Vhdl2.vhd(30): signal \"prev1\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "Vhdl2.vhd" "" { Text "C:/Users/user/Desktop/TEST/Vhdl2.vhd" 30 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "prev1 Vhdl2.vhd(31) " "Warning (10492): VHDL Process Statement warning at Vhdl2.vhd(31): signal \"prev1\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "Vhdl2.vhd" "" { Text "C:/Users/user/Desktop/TEST/Vhdl2.vhd" 31 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "prev2 Vhdl2.vhd(31) " "Warning (10492): VHDL Process Statement warning at Vhdl2.vhd(31): signal \"prev2\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "Vhdl2.vhd" "" { Text "C:/Users/user/Desktop/TEST/Vhdl2.vhd" 31 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "i2c_done Vhdl2.vhd(27) " "Warning (10631): VHDL Process Statement warning at Vhdl2.vhd(27): inferring latch(es) for signal or variable \"i2c_done\", which holds its previous value in one or more paths through the process" {  } { { "Vhdl2.vhd" "" { Text "C:/Users/user/Desktop/TEST/Vhdl2.vhd" 27 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "i2c_accept Vhdl2.vhd(27) " "Warning (10631): VHDL Process Statement warning at Vhdl2.vhd(27): inferring latch(es) for signal or variable \"i2c_accept\", which holds its previous value in one or more paths through the process" {  } { { "Vhdl2.vhd" "" { Text "C:/Users/user/Desktop/TEST/Vhdl2.vhd" 27 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "scl_out Vhdl2.vhd(58) " "Warning (10631): VHDL Process Statement warning at Vhdl2.vhd(58): inferring latch(es) for signal or variable \"scl_out\", which holds its previous value in one or more paths through the process" {  } { { "Vhdl2.vhd" "" { Text "C:/Users/user/Desktop/TEST/Vhdl2.vhd" 58 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "sda_out Vhdl2.vhd(58) " "Warning (10631): VHDL Process Statement warning at Vhdl2.vhd(58): inferring latch(es) for signal or variable \"sda_out\", which holds its previous value in one or more paths through the process" {  } { { "Vhdl2.vhd" "" { Text "C:/Users/user/Desktop/TEST/Vhdl2.vhd" 58 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "sda_out Vhdl2.vhd(58) " "Info (10041): Inferred latch for \"sda_out\" at Vhdl2.vhd(58)" {  } { { "Vhdl2.vhd" "" { Text "C:/Users/user/Desktop/TEST/Vhdl2.vhd" 58 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "scl_out Vhdl2.vhd(58) " "Info (10041): Inferred latch for \"scl_out\" at Vhdl2.vhd(58)" {  } { { "Vhdl2.vhd" "" { Text "C:/Users/user/Desktop/TEST/Vhdl2.vhd" 58 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "i2c_accept Vhdl2.vhd(27) " "Info (10041): Inferred latch for \"i2c_accept\" at Vhdl2.vhd(27)" {  } { { "Vhdl2.vhd" "" { Text "C:/Users/user/Desktop/TEST/Vhdl2.vhd" 27 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "i2c_done Vhdl2.vhd(27) " "Info (10041): Inferred latch for \"i2c_done\" at Vhdl2.vhd(27)" {  } { { "Vhdl2.vhd" "" { Text "C:/Users/user/Desktop/TEST/Vhdl2.vhd" 27 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY_WITH_ARCHITECTURE" "i2c_master i2c_master:i2c_inst A:logic " "Info: Elaborating entity \"i2c_master\" using architecture \"A:logic\" for hierarchy \"i2c_master:i2c_inst\"" {  } { { "Vhdl2.vhd" "i2c_inst" { Text "C:/Users/user/Desktop/TEST/Vhdl2.vhd" 42 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" using architecture \"%3!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ILPMS_INFERENCING_SUMMARY" "7 " "Info: Inferred 7 megafunctions from design logic" { { "Info" "ILPMS_LPM_ADD_SUB_INFERRED" "i2c_master:i2c_inst\|Add0 lpm_add_sub " "Info: Inferred adder/subtractor megafunction (\"lpm_add_sub\") from the following logic: \"i2c_master:i2c_inst\|Add0\"" {  } { { "i2c_master.vhd" "Add0" { Text "C:/Users/user/Desktop/TEST/i2c_master.vhd" 83 -1 0 } }  } 0 0 "Inferred adder/subtractor megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "" 0 -1} { "Info" "ILPMS_LPM_MUX_INFERRED" "i2c_master:i2c_inst\|Mux0 lpm_mux " "Info: Inferred mux megafunction (\"lpm_mux\") from the following logic: \"i2c_master:i2c_inst\|Mux0\"" {  } { { "i2c_master.vhd" "Mux0" { Text "C:/Users/user/Desktop/TEST/i2c_master.vhd" 133 -1 0 } }  } 0 0 "Inferred mux megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "" 0 -1} { "Info" "ILPMS_LPM_ADD_SUB_INFERRED" "i2c_master:i2c_inst\|Add1 lpm_add_sub " "Info: Inferred adder/subtractor megafunction (\"lpm_add_sub\") from the following logic: \"i2c_master:i2c_inst\|Add1\"" {  } { { "i2c_master.vhd" "Add1" { Text "C:/Users/user/Desktop/TEST/i2c_master.vhd" 142 -1 0 } }  } 0 0 "Inferred adder/subtractor megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "" 0 -1} { "Info" "ILPMS_LPM_MUX_INFERRED" "i2c_master:i2c_inst\|Mux1 lpm_mux " "Info: Inferred mux megafunction (\"lpm_mux\") from the following logic: \"i2c_master:i2c_inst\|Mux1\"" {  } { { "i2c_master.vhd" "Mux1" { Text "C:/Users/user/Desktop/TEST/i2c_master.vhd" 142 -1 0 } }  } 0 0 "Inferred mux megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "" 0 -1} { "Info" "ILPMS_LPM_MUX_INFERRED" "i2c_master:i2c_inst\|Mux2 lpm_mux " "Info: Inferred mux megafunction (\"lpm_mux\") from the following logic: \"i2c_master:i2c_inst\|Mux2\"" {  } { { "i2c_master.vhd" "Mux2" { Text "C:/Users/user/Desktop/TEST/i2c_master.vhd" 147 -1 0 } }  } 0 0 "Inferred mux megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "" 0 -1} { "Info" "ILPMS_LPM_MUX_INFERRED" "i2c_master:i2c_inst\|Mux3 lpm_mux " "Info: Inferred mux megafunction (\"lpm_mux\") from the following logic: \"i2c_master:i2c_inst\|Mux3\"" {  } { { "i2c_master.vhd" "Mux3" { Text "C:/Users/user/Desktop/TEST/i2c_master.vhd" 161 -1 0 } }  } 0 0 "Inferred mux megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "" 0 -1} { "Info" "ILPMS_LPM_MUX_INFERRED" "i2c_master:i2c_inst\|Mux4 lpm_mux " "Info: Inferred mux megafunction (\"lpm_mux\") from the following logic: \"i2c_master:i2c_inst\|Mux4\"" {  } { { "i2c_master.vhd" "Mux4" { Text "C:/Users/user/Desktop/TEST/i2c_master.vhd" 185 -1 0 } }  } 0 0 "Inferred mux megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "" 0 -1}  } {  } 0 0 "Inferred %1!llu! megafunctions from design logic" 0 0 "" 0 -1}
{ "Info" "ISGN_ELABORATION_HEADER" "i2c_master:i2c_inst\|lpm_add_sub:Add0 " "Info: Elaborated megafunction instantiation \"i2c_master:i2c_inst\|lpm_add_sub:Add0\"" {  } { { "i2c_master.vhd" "" { Text "C:/Users/user/Desktop/TEST/i2c_master.vhd" 83 -1 0 } }  } 0 0 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "i2c_master:i2c_inst\|lpm_add_sub:Add0 " "Info: Instantiated megafunction \"i2c_master:i2c_inst\|lpm_add_sub:Add0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTH 7 " "Info: Parameter \"LPM_WIDTH\" = \"7\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_DIRECTION ADD " "Info: Parameter \"LPM_DIRECTION\" = \"ADD\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_REPRESENTATION UNSIGNED " "Info: Parameter \"LPM_REPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ONE_INPUT_IS_CONSTANT YES " "Info: Parameter \"ONE_INPUT_IS_CONSTANT\" = \"YES\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1}  } { { "i2c_master.vhd" "" { Text "C:/Users/user/Desktop/TEST/i2c_master.vhd" 83 -1 0 } }  } 0 0 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "" 0 -1}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "i2c_master:i2c_inst\|lpm_add_sub:Add0\|addcore:adder i2c_master:i2c_inst\|lpm_add_sub:Add0 " "Info: Elaborated megafunction instantiation \"i2c_master:i2c_inst\|lpm_add_sub:Add0\|addcore:adder\", which is child of megafunction instantiation \"i2c_master:i2c_inst\|lpm_add_sub:Add0\"" {  } { { "lpm_add_sub.tdf" "" { Text "c:/altera/91sp2/quartus/libraries/megafunctions/lpm_add_sub.tdf" 250 4 0 } } { "i2c_master.vhd" "" { Text "C:/Users/user/Desktop/TEST/i2c_master.vhd" 83 -1 0 } }  } 0 0 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "i2c_master:i2c_inst\|lpm_add_sub:Add0\|addcore:adder\|a_csnbuffer:oflow_node i2c_master:i2c_inst\|lpm_add_sub:Add0 " "Info: Elaborated megafunction instantiation \"i2c_master:i2c_inst\|lpm_add_sub:Add0\|addcore:adder\|a_csnbuffer:oflow_node\", which is child of megafunction instantiation \"i2c_master:i2c_inst\|lpm_add_sub:Add0\"" {  } { { "addcore.tdf" "" { Text "c:/altera/91sp2/quartus/libraries/megafunctions/addcore.tdf" 86 2 0 } } { "i2c_master.vhd" "" { Text "C:/Users/user/Desktop/TEST/i2c_master.vhd" 83 -1 0 } }  } 0 0 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "i2c_master:i2c_inst\|lpm_add_sub:Add0\|addcore:adder\|a_csnbuffer:result_node i2c_master:i2c_inst\|lpm_add_sub:Add0 " "Info: Elaborated megafunction instantiation \"i2c_master:i2c_inst\|lpm_add_sub:Add0\|addcore:adder\|a_csnbuffer:result_node\", which is child of megafunction instantiation \"i2c_master:i2c_inst\|lpm_add_sub:Add0\"" {  } { { "addcore.tdf" "" { Text "c:/altera/91sp2/quartus/libraries/megafunctions/addcore.tdf" 112 6 0 } } { "i2c_master.vhd" "" { Text "C:/Users/user/Desktop/TEST/i2c_master.vhd" 83 -1 0 } }  } 0 0 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "i2c_master:i2c_inst\|lpm_add_sub:Add0\|altshift:result_ext_latency_ffs i2c_master:i2c_inst\|lpm_add_sub:Add0 " "Info: Elaborated megafunction instantiation \"i2c_master:i2c_inst\|lpm_add_sub:Add0\|altshift:result_ext_latency_ffs\", which is child of megafunction instantiation \"i2c_master:i2c_inst\|lpm_add_sub:Add0\"" {  } { { "lpm_add_sub.tdf" "" { Text "c:/altera/91sp2/quartus/libraries/megafunctions/lpm_add_sub.tdf" 268 2 0 } } { "i2c_master.vhd" "" { Text "C:/Users/user/Desktop/TEST/i2c_master.vhd" 83 -1 0 } }  } 0 0 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "i2c_master:i2c_inst\|lpm_add_sub:Add0\|altshift:carry_ext_latency_ffs i2c_master:i2c_inst\|lpm_add_sub:Add0 " "Info: Elaborated megafunction instantiation \"i2c_master:i2c_inst\|lpm_add_sub:Add0\|altshift:carry_ext_latency_ffs\", which is child of megafunction instantiation \"i2c_master:i2c_inst\|lpm_add_sub:Add0\"" {  } { { "lpm_add_sub.tdf" "" { Text "c:/altera/91sp2/quartus/libraries/megafunctions/lpm_add_sub.tdf" 270 2 0 } } { "i2c_master.vhd" "" { Text "C:/Users/user/Desktop/TEST/i2c_master.vhd" 83 -1 0 } }  } 0 0 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_ELABORATION_HEADER" "i2c_master:i2c_inst\|lpm_mux:Mux0 " "Info: Elaborated megafunction instantiation \"i2c_master:i2c_inst\|lpm_mux:Mux0\"" {  } { { "i2c_master.vhd" "" { Text "C:/Users/user/Desktop/TEST/i2c_master.vhd" 133 -1 0 } }  } 0 0 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "i2c_master:i2c_inst\|lpm_mux:Mux0 " "Info: Instantiated megafunction \"i2c_master:i2c_inst\|lpm_mux:Mux0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTH 1 " "Info: Parameter \"LPM_WIDTH\" = \"1\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_SIZE 8 " "Info: Parameter \"LPM_SIZE\" = \"8\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHS 3 " "Info: Parameter \"LPM_WIDTHS\" = \"3\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "CASCADE_CHAIN IGNORE " "Info: Parameter \"CASCADE_CHAIN\" = \"IGNORE\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1}  } { { "i2c_master.vhd" "" { Text "C:/Users/user/Desktop/TEST/i2c_master.vhd" 133 -1 0 } }  } 0 0 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/mux_s9c.tdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file db/mux_s9c.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 mux_s9c " "Info: Found entity 1: mux_s9c" {  } { { "db/mux_s9c.tdf" "" { Text "C:/Users/user/Desktop/TEST/db/mux_s9c.tdf" 22 1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_ELABORATION_HEADER" "i2c_master:i2c_inst\|lpm_add_sub:Add1 " "Info: Elaborated megafunction instantiation \"i2c_master:i2c_inst\|lpm_add_sub:Add1\"" {  } { { "i2c_master.vhd" "" { Text "C:/Users/user/Desktop/TEST/i2c_master.vhd" 142 -1 0 } }  } 0 0 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "i2c_master:i2c_inst\|lpm_add_sub:Add1 " "Info: Instantiated megafunction \"i2c_master:i2c_inst\|lpm_add_sub:Add1\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTH 4 " "Info: Parameter \"LPM_WIDTH\" = \"4\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_DIRECTION ADD " "Info: Parameter \"LPM_DIRECTION\" = \"ADD\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_REPRESENTATION UNSIGNED " "Info: Parameter \"LPM_REPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ONE_INPUT_IS_CONSTANT YES " "Info: Parameter \"ONE_INPUT_IS_CONSTANT\" = \"YES\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1}  } { { "i2c_master.vhd" "" { Text "C:/Users/user/Desktop/TEST/i2c_master.vhd" 142 -1 0 } }  } 0 0 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "" 0 -1}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "i2c_master:i2c_inst\|lpm_add_sub:Add1\|addcore:adder i2c_master:i2c_inst\|lpm_add_sub:Add1 " "Info: Elaborated megafunction instantiation \"i2c_master:i2c_inst\|lpm_add_sub:Add1\|addcore:adder\", which is child of megafunction instantiation \"i2c_master:i2c_inst\|lpm_add_sub:Add1\"" {  } { { "lpm_add_sub.tdf" "" { Text "c:/altera/91sp2/quartus/libraries/megafunctions/lpm_add_sub.tdf" 250 4 0 } } { "i2c_master.vhd" "" { Text "C:/Users/user/Desktop/TEST/i2c_master.vhd" 142 -1 0 } }  } 0 0 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "i2c_master:i2c_inst\|lpm_add_sub:Add1\|addcore:adder\|a_csnbuffer:oflow_node i2c_master:i2c_inst\|lpm_add_sub:Add1 " "Info: Elaborated megafunction instantiation \"i2c_master:i2c_inst\|lpm_add_sub:Add1\|addcore:adder\|a_csnbuffer:oflow_node\", which is child of megafunction instantiation \"i2c_master:i2c_inst\|lpm_add_sub:Add1\"" {  } { { "addcore.tdf" "" { Text "c:/altera/91sp2/quartus/libraries/megafunctions/addcore.tdf" 86 2 0 } } { "i2c_master.vhd" "" { Text "C:/Users/user/Desktop/TEST/i2c_master.vhd" 142 -1 0 } }  } 0 0 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "i2c_master:i2c_inst\|lpm_add_sub:Add1\|addcore:adder\|a_csnbuffer:result_node i2c_master:i2c_inst\|lpm_add_sub:Add1 " "Info: Elaborated megafunction instantiation \"i2c_master:i2c_inst\|lpm_add_sub:Add1\|addcore:adder\|a_csnbuffer:result_node\", which is child of megafunction instantiation \"i2c_master:i2c_inst\|lpm_add_sub:Add1\"" {  } { { "addcore.tdf" "" { Text "c:/altera/91sp2/quartus/libraries/megafunctions/addcore.tdf" 112 6 0 } } { "i2c_master.vhd" "" { Text "C:/Users/user/Desktop/TEST/i2c_master.vhd" 142 -1 0 } }  } 0 0 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "i2c_master:i2c_inst\|lpm_add_sub:Add1\|altshift:result_ext_latency_ffs i2c_master:i2c_inst\|lpm_add_sub:Add1 " "Info: Elaborated megafunction instantiation \"i2c_master:i2c_inst\|lpm_add_sub:Add1\|altshift:result_ext_latency_ffs\", which is child of megafunction instantiation \"i2c_master:i2c_inst\|lpm_add_sub:Add1\"" {  } { { "lpm_add_sub.tdf" "" { Text "c:/altera/91sp2/quartus/libraries/megafunctions/lpm_add_sub.tdf" 268 2 0 } } { "i2c_master.vhd" "" { Text "C:/Users/user/Desktop/TEST/i2c_master.vhd" 142 -1 0 } }  } 0 0 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "IQEXE_ERROR_COUNT" "Functional Simulation Netlist Generation 0 s 10 s Quartus II " "Info: Quartus II Functional Simulation Netlist Generation was successful. 0 errors, 10 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "248 " "Info: Peak virtual memory: 248 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "" 0 -1} { "Info" "IQEXE_END_BANNER_TIME" "Wed Sep 22 11:06:30 2021 " "Info: Processing ended: Wed Sep 22 11:06:30 2021" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_TIME" "00:00:02 " "Info: Elapsed time: 00:00:02" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:02 " "Info: Total CPU time (on all processors): 00:00:02" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 -1}
