
*** Running vivado
    with args -log clk_25_clk_wiz_0_0.vds -m64 -product Vivado -mode batch -messageDb vivado.pb -notrace -source clk_25_clk_wiz_0_0.tcl


****** Vivado v2017.2.1 (64-bit)
  **** SW Build 1957588 on Wed Aug  9 16:32:10 MDT 2017
  **** IP Build 1948039 on Wed Aug  9 18:19:28 MDT 2017
    ** Copyright 1986-2017 Xilinx, Inc. All Rights Reserved.

source clk_25_clk_wiz_0_0.tcl -notrace
Starting RTL Elaboration : Time (s): cpu = 00:00:05 ; elapsed = 00:00:07 . Memory (MB): peak = 1298.965 ; gain = 70.000 ; free physical = 127 ; free virtual = 3900
INFO: [Synth 8-638] synthesizing module 'clk_25_clk_wiz_0_0' [/nethome/ahimanshu3/DSP_Project/team_10_codes_CDR/Vga_projrct/project_1/project_1.srcs/sources_1/bd/clk_25/ip/clk_25_clk_wiz_0_0/clk_25_clk_wiz_0_0.v:70]
INFO: [Synth 8-638] synthesizing module 'clk_25_clk_wiz_0_0_clk_wiz' [/nethome/ahimanshu3/DSP_Project/team_10_codes_CDR/Vga_projrct/project_1/project_1.srcs/sources_1/bd/clk_25/ip/clk_25_clk_wiz_0_0/clk_25_clk_wiz_0_0_clk_wiz.v:68]
INFO: [Synth 8-638] synthesizing module 'IBUF' [/tools/xilinx/vivado201702/Vivado/2017.2/scripts/rt/data/unisim_comp.v:14470]
INFO: [Synth 8-256] done synthesizing module 'IBUF' (1#1) [/tools/xilinx/vivado201702/Vivado/2017.2/scripts/rt/data/unisim_comp.v:14470]
INFO: [Synth 8-638] synthesizing module 'PLLE2_ADV' [/tools/xilinx/vivado201702/Vivado/2017.2/scripts/rt/data/unisim_comp.v:33019]
INFO: [Synth 8-256] done synthesizing module 'PLLE2_ADV' (2#1) [/tools/xilinx/vivado201702/Vivado/2017.2/scripts/rt/data/unisim_comp.v:33019]
INFO: [Synth 8-638] synthesizing module 'BUFG' [/tools/xilinx/vivado201702/Vivado/2017.2/scripts/rt/data/unisim_comp.v:607]
INFO: [Synth 8-256] done synthesizing module 'BUFG' (3#1) [/tools/xilinx/vivado201702/Vivado/2017.2/scripts/rt/data/unisim_comp.v:607]
INFO: [Synth 8-256] done synthesizing module 'clk_25_clk_wiz_0_0_clk_wiz' (4#1) [/nethome/ahimanshu3/DSP_Project/team_10_codes_CDR/Vga_projrct/project_1/project_1.srcs/sources_1/bd/clk_25/ip/clk_25_clk_wiz_0_0/clk_25_clk_wiz_0_0_clk_wiz.v:68]
INFO: [Synth 8-256] done synthesizing module 'clk_25_clk_wiz_0_0' (5#1) [/nethome/ahimanshu3/DSP_Project/team_10_codes_CDR/Vga_projrct/project_1/project_1.srcs/sources_1/bd/clk_25/ip/clk_25_clk_wiz_0_0/clk_25_clk_wiz_0_0.v:70]
Finished RTL Elaboration : Time (s): cpu = 00:00:06 ; elapsed = 00:00:09 . Memory (MB): peak = 1341.465 ; gain = 112.500 ; free physical = 192 ; free virtual = 3908
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:06 ; elapsed = 00:00:09 . Memory (MB): peak = 1341.465 ; gain = 112.500 ; free physical = 192 ; free virtual = 3908
INFO: [Device 21-403] Loading part xc7a35tcpg236-1
Constraint Validation Runtime : Time (s): cpu = 00:00:00.03 ; elapsed = 00:00:00.14 . Memory (MB): peak = 1601.875 ; gain = 1.000 ; free physical = 144 ; free virtual = 3700
Finished Constraint Validation : Time (s): cpu = 00:00:23 ; elapsed = 00:01:02 . Memory (MB): peak = 1601.875 ; gain = 372.910 ; free physical = 213 ; free virtual = 3823
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:23 ; elapsed = 00:01:02 . Memory (MB): peak = 1601.875 ; gain = 372.910 ; free physical = 213 ; free virtual = 3823
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:23 ; elapsed = 00:01:03 . Memory (MB): peak = 1601.875 ; gain = 372.910 ; free physical = 214 ; free virtual = 3824
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:24 ; elapsed = 00:01:03 . Memory (MB): peak = 1601.875 ; gain = 372.910 ; free physical = 214 ; free virtual = 3823
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:24 ; elapsed = 00:01:03 . Memory (MB): peak = 1601.875 ; gain = 372.910 ; free physical = 214 ; free virtual = 3823
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:00:33 ; elapsed = 00:01:24 . Memory (MB): peak = 1619.871 ; gain = 390.906 ; free physical = 140 ; free virtual = 3705
Finished Timing Optimization : Time (s): cpu = 00:00:33 ; elapsed = 00:01:24 . Memory (MB): peak = 1619.871 ; gain = 390.906 ; free physical = 140 ; free virtual = 3705
Finished Technology Mapping : Time (s): cpu = 00:00:33 ; elapsed = 00:01:24 . Memory (MB): peak = 1627.887 ; gain = 398.922 ; free physical = 144 ; free virtual = 3704
Finished IO Insertion : Time (s): cpu = 00:00:34 ; elapsed = 00:01:25 . Memory (MB): peak = 1627.891 ; gain = 398.926 ; free physical = 145 ; free virtual = 3705
Finished Renaming Generated Instances : Time (s): cpu = 00:00:34 ; elapsed = 00:01:25 . Memory (MB): peak = 1627.891 ; gain = 398.926 ; free physical = 145 ; free virtual = 3705
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:34 ; elapsed = 00:01:25 . Memory (MB): peak = 1627.891 ; gain = 398.926 ; free physical = 145 ; free virtual = 3705
Finished Renaming Generated Ports : Time (s): cpu = 00:00:34 ; elapsed = 00:01:25 . Memory (MB): peak = 1627.891 ; gain = 398.926 ; free physical = 145 ; free virtual = 3705
Finished Handling Custom Attributes : Time (s): cpu = 00:00:34 ; elapsed = 00:01:25 . Memory (MB): peak = 1627.891 ; gain = 398.926 ; free physical = 145 ; free virtual = 3705
Finished Renaming Generated Nets : Time (s): cpu = 00:00:34 ; elapsed = 00:01:25 . Memory (MB): peak = 1627.891 ; gain = 398.926 ; free physical = 145 ; free virtual = 3705

Report Cell Usage: 
+------+----------+------+
|      |Cell      |Count |
+------+----------+------+
|1     |BUFG      |     2|
|2     |PLLE2_ADV |     1|
|3     |IBUF      |     1|
+------+----------+------+
Finished Writing Synthesis Report : Time (s): cpu = 00:00:34 ; elapsed = 00:01:25 . Memory (MB): peak = 1627.891 ; gain = 398.926 ; free physical = 145 ; free virtual = 3705
synth_design: Time (s): cpu = 00:00:35 ; elapsed = 00:01:28 . Memory (MB): peak = 1633.891 ; gain = 417.508 ; free physical = 172 ; free virtual = 3728
