--------------------------------------------------------------------------------
Release 13.2 Trace  (nt)
Copyright (c) 1995-2011 Xilinx, Inc.  All rights reserved.

C:\Xilinx\13.2\ISE_DS\ISE\bin\nt\unwrapped\trce.exe -intstyle ise -v 3 -s 3 -n
3 -fastpaths -xml ee201l_detour_top.twx ee201l_detour_top.ncd -o
ee201l_detour_top.twr ee201l_detour_top.pcf -ucf ee201l_detour_top.ucf

Design file:              ee201l_detour_top.ncd
Physical constraint file: ee201l_detour_top.pcf
Device,package,speed:     xc6slx16,csg324,C,-3 (PRODUCTION 1.19 2011-06-20)
Report level:             verbose report

Environment Variable      Effect 
--------------------      ------ 
NONE                      No environment variables were set
--------------------------------------------------------------------------------

INFO:Timing:2752 - To get complete path coverage, use the unconstrained paths 
   option. All paths that are not constrained will be reported in the 
   unconstrained paths section(s) of the report.
INFO:Timing:3339 - The clock-to-out numbers in this timing report are based on 
   a 50 Ohm transmission line loading model.  For the details of this model, 
   and for more information on accounting for different loading conditions, 
   please see the device datasheet.

================================================================================
Timing constraint: TS_sys_clk_pin = PERIOD TIMEGRP "sys_clk_pin" 100 MHz HIGH 
50%;

 351 paths analyzed, 97 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors, 0 component switching limit errors)
 Minimum period is   4.531ns.
--------------------------------------------------------------------------------

Paths for end point XLXI_185/Q_0 (SLICE_X24Y17.CE), 24 paths
--------------------------------------------------------------------------------
Slack (setup path):     5.469ns (requirement - (data path - clock path skew + uncertainty))
  Source:               XLXI_2/Q_4 (FF)
  Destination:          XLXI_185/Q_0 (FF)
  Requirement:          10.000ns
  Data Path Delay:      4.498ns (Levels of Logic = 2)
  Clock Path Skew:      0.002ns (0.435 - 0.433)
  Source Clock:         CLK rising at 0.000ns
  Destination Clock:    CLK rising at 10.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: XLXI_2/Q_4 to XLXI_185/Q_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X18Y40.AQ      Tcko                  0.447   XLXI_2/Q<7>
                                                       XLXI_2/Q_4
    SLICE_X19Y40.A1      net (fanout=2)        0.603   XLXI_2/Q<4>
    SLICE_X19Y40.A       Tilo                  0.259   XLXI_2/Mmux_TC11
                                                       XLXI_2/Mmux_TC12
    SLICE_X21Y39.A1      net (fanout=1)        0.808   XLXI_2/Mmux_TC11
    SLICE_X21Y39.A       Tilo                  0.259   XLXI_2/Mmux_TC12
                                                       XLXI_2/CEO1
    SLICE_X24Y17.CE      net (fanout=1)        1.787   XLXN_522
    SLICE_X24Y17.CLK     Tceck                 0.335   n0000<1>
                                                       XLXI_185/Q_0
    -------------------------------------------------  ---------------------------
    Total                                      4.498ns (1.300ns logic, 3.198ns route)
                                                       (28.9% logic, 71.1% route)

--------------------------------------------------------------------------------
Slack (setup path):     5.571ns (requirement - (data path - clock path skew + uncertainty))
  Source:               XLXI_2/Q_10 (FF)
  Destination:          XLXI_185/Q_0 (FF)
  Requirement:          10.000ns
  Data Path Delay:      4.394ns (Levels of Logic = 2)
  Clock Path Skew:      0.000ns
  Source Clock:         CLK rising at 0.000ns
  Destination Clock:    CLK rising at 10.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: XLXI_2/Q_10 to XLXI_185/Q_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X18Y41.CQ      Tcko                  0.447   XLXI_2/Q<11>
                                                       XLXI_2/Q_10
    SLICE_X19Y42.A1      net (fanout=2)        0.769   XLXI_2/Q<10>
    SLICE_X19Y42.A       Tilo                  0.259   XLXI_2/Mmux_TC1
                                                       XLXI_2/Mmux_TC11
    SLICE_X21Y39.A6      net (fanout=1)        0.538   XLXI_2/Mmux_TC1
    SLICE_X21Y39.A       Tilo                  0.259   XLXI_2/Mmux_TC12
                                                       XLXI_2/CEO1
    SLICE_X24Y17.CE      net (fanout=1)        1.787   XLXN_522
    SLICE_X24Y17.CLK     Tceck                 0.335   n0000<1>
                                                       XLXI_185/Q_0
    -------------------------------------------------  ---------------------------
    Total                                      4.394ns (1.300ns logic, 3.094ns route)
                                                       (29.6% logic, 70.4% route)

--------------------------------------------------------------------------------
Slack (setup path):     5.612ns (requirement - (data path - clock path skew + uncertainty))
  Source:               XLXI_2/Q_9 (FF)
  Destination:          XLXI_185/Q_0 (FF)
  Requirement:          10.000ns
  Data Path Delay:      4.353ns (Levels of Logic = 2)
  Clock Path Skew:      0.000ns
  Source Clock:         CLK rising at 0.000ns
  Destination Clock:    CLK rising at 10.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: XLXI_2/Q_9 to XLXI_185/Q_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X18Y41.BQ      Tcko                  0.447   XLXI_2/Q<11>
                                                       XLXI_2/Q_9
    SLICE_X19Y40.A3      net (fanout=2)        0.458   XLXI_2/Q<9>
    SLICE_X19Y40.A       Tilo                  0.259   XLXI_2/Mmux_TC11
                                                       XLXI_2/Mmux_TC12
    SLICE_X21Y39.A1      net (fanout=1)        0.808   XLXI_2/Mmux_TC11
    SLICE_X21Y39.A       Tilo                  0.259   XLXI_2/Mmux_TC12
                                                       XLXI_2/CEO1
    SLICE_X24Y17.CE      net (fanout=1)        1.787   XLXN_522
    SLICE_X24Y17.CLK     Tceck                 0.335   n0000<1>
                                                       XLXI_185/Q_0
    -------------------------------------------------  ---------------------------
    Total                                      4.353ns (1.300ns logic, 3.053ns route)
                                                       (29.9% logic, 70.1% route)

--------------------------------------------------------------------------------

Paths for end point XLXI_185/Q_1 (SLICE_X24Y17.CE), 24 paths
--------------------------------------------------------------------------------
Slack (setup path):     5.508ns (requirement - (data path - clock path skew + uncertainty))
  Source:               XLXI_2/Q_4 (FF)
  Destination:          XLXI_185/Q_1 (FF)
  Requirement:          10.000ns
  Data Path Delay:      4.459ns (Levels of Logic = 2)
  Clock Path Skew:      0.002ns (0.435 - 0.433)
  Source Clock:         CLK rising at 0.000ns
  Destination Clock:    CLK rising at 10.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: XLXI_2/Q_4 to XLXI_185/Q_1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X18Y40.AQ      Tcko                  0.447   XLXI_2/Q<7>
                                                       XLXI_2/Q_4
    SLICE_X19Y40.A1      net (fanout=2)        0.603   XLXI_2/Q<4>
    SLICE_X19Y40.A       Tilo                  0.259   XLXI_2/Mmux_TC11
                                                       XLXI_2/Mmux_TC12
    SLICE_X21Y39.A1      net (fanout=1)        0.808   XLXI_2/Mmux_TC11
    SLICE_X21Y39.A       Tilo                  0.259   XLXI_2/Mmux_TC12
                                                       XLXI_2/CEO1
    SLICE_X24Y17.CE      net (fanout=1)        1.787   XLXN_522
    SLICE_X24Y17.CLK     Tceck                 0.296   n0000<1>
                                                       XLXI_185/Q_1
    -------------------------------------------------  ---------------------------
    Total                                      4.459ns (1.261ns logic, 3.198ns route)
                                                       (28.3% logic, 71.7% route)

--------------------------------------------------------------------------------
Slack (setup path):     5.610ns (requirement - (data path - clock path skew + uncertainty))
  Source:               XLXI_2/Q_10 (FF)
  Destination:          XLXI_185/Q_1 (FF)
  Requirement:          10.000ns
  Data Path Delay:      4.355ns (Levels of Logic = 2)
  Clock Path Skew:      0.000ns
  Source Clock:         CLK rising at 0.000ns
  Destination Clock:    CLK rising at 10.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: XLXI_2/Q_10 to XLXI_185/Q_1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X18Y41.CQ      Tcko                  0.447   XLXI_2/Q<11>
                                                       XLXI_2/Q_10
    SLICE_X19Y42.A1      net (fanout=2)        0.769   XLXI_2/Q<10>
    SLICE_X19Y42.A       Tilo                  0.259   XLXI_2/Mmux_TC1
                                                       XLXI_2/Mmux_TC11
    SLICE_X21Y39.A6      net (fanout=1)        0.538   XLXI_2/Mmux_TC1
    SLICE_X21Y39.A       Tilo                  0.259   XLXI_2/Mmux_TC12
                                                       XLXI_2/CEO1
    SLICE_X24Y17.CE      net (fanout=1)        1.787   XLXN_522
    SLICE_X24Y17.CLK     Tceck                 0.296   n0000<1>
                                                       XLXI_185/Q_1
    -------------------------------------------------  ---------------------------
    Total                                      4.355ns (1.261ns logic, 3.094ns route)
                                                       (29.0% logic, 71.0% route)

--------------------------------------------------------------------------------
Slack (setup path):     5.651ns (requirement - (data path - clock path skew + uncertainty))
  Source:               XLXI_2/Q_9 (FF)
  Destination:          XLXI_185/Q_1 (FF)
  Requirement:          10.000ns
  Data Path Delay:      4.314ns (Levels of Logic = 2)
  Clock Path Skew:      0.000ns
  Source Clock:         CLK rising at 0.000ns
  Destination Clock:    CLK rising at 10.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: XLXI_2/Q_9 to XLXI_185/Q_1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X18Y41.BQ      Tcko                  0.447   XLXI_2/Q<11>
                                                       XLXI_2/Q_9
    SLICE_X19Y40.A3      net (fanout=2)        0.458   XLXI_2/Q<9>
    SLICE_X19Y40.A       Tilo                  0.259   XLXI_2/Mmux_TC11
                                                       XLXI_2/Mmux_TC12
    SLICE_X21Y39.A1      net (fanout=1)        0.808   XLXI_2/Mmux_TC11
    SLICE_X21Y39.A       Tilo                  0.259   XLXI_2/Mmux_TC12
                                                       XLXI_2/CEO1
    SLICE_X24Y17.CE      net (fanout=1)        1.787   XLXN_522
    SLICE_X24Y17.CLK     Tceck                 0.296   n0000<1>
                                                       XLXI_185/Q_1
    -------------------------------------------------  ---------------------------
    Total                                      4.314ns (1.261ns logic, 3.053ns route)
                                                       (29.2% logic, 70.8% route)

--------------------------------------------------------------------------------

Paths for end point XLXI_2/Q_12 (SLICE_X18Y42.CE), 8 paths
--------------------------------------------------------------------------------
Slack (setup path):     7.206ns (requirement - (data path - clock path skew + uncertainty))
  Source:               XLXI_1/Q_1 (FF)
  Destination:          XLXI_2/Q_12 (FF)
  Requirement:          10.000ns
  Data Path Delay:      2.743ns (Levels of Logic = 2)
  Clock Path Skew:      -0.016ns (0.237 - 0.253)
  Source Clock:         CLK rising at 0.000ns
  Destination Clock:    CLK rising at 10.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: XLXI_1/Q_1 to XLXI_2/Q_12
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X20Y38.BQ      Tcko                  0.408   XLXI_1/Q<3>
                                                       XLXI_1/Q_1
    SLICE_X21Y39.C4      net (fanout=2)        0.462   XLXI_1/Q<1>
    SLICE_X21Y39.C       Tilo                  0.259   XLXI_2/Mmux_TC12
                                                       XLXI_1/Mmux_TC1_SW0
    SLICE_X21Y39.B4      net (fanout=1)        0.327   XLXI_1/N01
    SLICE_X21Y39.B       Tilo                  0.259   XLXI_2/Mmux_TC12
                                                       XLXI_1/Mmux_TC1
    SLICE_X18Y42.CE      net (fanout=5)        0.697   XLXN_1
    SLICE_X18Y42.CLK     Tceck                 0.331   XLXI_2/Q<15>
                                                       XLXI_2/Q_12
    -------------------------------------------------  ---------------------------
    Total                                      2.743ns (1.257ns logic, 1.486ns route)
                                                       (45.8% logic, 54.2% route)

--------------------------------------------------------------------------------
Slack (setup path):     7.211ns (requirement - (data path - clock path skew + uncertainty))
  Source:               XLXI_1/Q_0 (FF)
  Destination:          XLXI_2/Q_12 (FF)
  Requirement:          10.000ns
  Data Path Delay:      2.738ns (Levels of Logic = 2)
  Clock Path Skew:      -0.016ns (0.237 - 0.253)
  Source Clock:         CLK rising at 0.000ns
  Destination Clock:    CLK rising at 10.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: XLXI_1/Q_0 to XLXI_2/Q_12
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X20Y38.AQ      Tcko                  0.408   XLXI_1/Q<3>
                                                       XLXI_1/Q_0
    SLICE_X21Y39.C3      net (fanout=2)        0.457   XLXI_1/Q<0>
    SLICE_X21Y39.C       Tilo                  0.259   XLXI_2/Mmux_TC12
                                                       XLXI_1/Mmux_TC1_SW0
    SLICE_X21Y39.B4      net (fanout=1)        0.327   XLXI_1/N01
    SLICE_X21Y39.B       Tilo                  0.259   XLXI_2/Mmux_TC12
                                                       XLXI_1/Mmux_TC1
    SLICE_X18Y42.CE      net (fanout=5)        0.697   XLXN_1
    SLICE_X18Y42.CLK     Tceck                 0.331   XLXI_2/Q<15>
                                                       XLXI_2/Q_12
    -------------------------------------------------  ---------------------------
    Total                                      2.738ns (1.257ns logic, 1.481ns route)
                                                       (45.9% logic, 54.1% route)

--------------------------------------------------------------------------------
Slack (setup path):     7.337ns (requirement - (data path - clock path skew + uncertainty))
  Source:               XLXI_1/Q_2 (FF)
  Destination:          XLXI_2/Q_12 (FF)
  Requirement:          10.000ns
  Data Path Delay:      2.612ns (Levels of Logic = 2)
  Clock Path Skew:      -0.016ns (0.237 - 0.253)
  Source Clock:         CLK rising at 0.000ns
  Destination Clock:    CLK rising at 10.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: XLXI_1/Q_2 to XLXI_2/Q_12
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X20Y38.CQ      Tcko                  0.408   XLXI_1/Q<3>
                                                       XLXI_1/Q_2
    SLICE_X21Y39.C5      net (fanout=2)        0.331   XLXI_1/Q<2>
    SLICE_X21Y39.C       Tilo                  0.259   XLXI_2/Mmux_TC12
                                                       XLXI_1/Mmux_TC1_SW0
    SLICE_X21Y39.B4      net (fanout=1)        0.327   XLXI_1/N01
    SLICE_X21Y39.B       Tilo                  0.259   XLXI_2/Mmux_TC12
                                                       XLXI_1/Mmux_TC1
    SLICE_X18Y42.CE      net (fanout=5)        0.697   XLXN_1
    SLICE_X18Y42.CLK     Tceck                 0.331   XLXI_2/Q<15>
                                                       XLXI_2/Q_12
    -------------------------------------------------  ---------------------------
    Total                                      2.612ns (1.257ns logic, 1.355ns route)
                                                       (48.1% logic, 51.9% route)

--------------------------------------------------------------------------------

Hold Paths: TS_sys_clk_pin = PERIOD TIMEGRP "sys_clk_pin" 100 MHz HIGH 50%;
--------------------------------------------------------------------------------

Paths for end point XLXI_2/Q_3 (SLICE_X18Y39.CE), 8 paths
--------------------------------------------------------------------------------
Slack (hold path):      0.408ns (requirement - (clock path skew + uncertainty - data path))
  Source:               XLXI_1/Q_4 (FF)
  Destination:          XLXI_2/Q_3 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.407ns (Levels of Logic = 1)
  Clock Path Skew:      -0.001ns (0.066 - 0.067)
  Source Clock:         CLK rising at 10.000ns
  Destination Clock:    CLK rising at 10.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: XLXI_1/Q_4 to XLXI_2/Q_3
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X20Y39.AQ      Tcko                  0.200   XLXI_1/Q<7>
                                                       XLXI_1/Q_4
    SLICE_X21Y39.B6      net (fanout=2)        0.023   XLXI_1/Q<4>
    SLICE_X21Y39.B       Tilo                  0.156   XLXI_2/Mmux_TC12
                                                       XLXI_1/Mmux_TC1
    SLICE_X18Y39.CE      net (fanout=5)        0.136   XLXN_1
    SLICE_X18Y39.CLK     Tckce       (-Th)     0.108   XLXI_2/Q<3>
                                                       XLXI_2/Q_3
    -------------------------------------------------  ---------------------------
    Total                                      0.407ns (0.248ns logic, 0.159ns route)
                                                       (60.9% logic, 39.1% route)

--------------------------------------------------------------------------------
Slack (hold path):      0.651ns (requirement - (clock path skew + uncertainty - data path))
  Source:               XLXI_1/Q_7 (FF)
  Destination:          XLXI_2/Q_3 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.650ns (Levels of Logic = 1)
  Clock Path Skew:      -0.001ns (0.066 - 0.067)
  Source Clock:         CLK rising at 10.000ns
  Destination Clock:    CLK rising at 10.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: XLXI_1/Q_7 to XLXI_2/Q_3
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X20Y39.DQ      Tcko                  0.200   XLXI_1/Q<7>
                                                       XLXI_1/Q_7
    SLICE_X21Y39.B2      net (fanout=2)        0.266   XLXI_1/Q<7>
    SLICE_X21Y39.B       Tilo                  0.156   XLXI_2/Mmux_TC12
                                                       XLXI_1/Mmux_TC1
    SLICE_X18Y39.CE      net (fanout=5)        0.136   XLXN_1
    SLICE_X18Y39.CLK     Tckce       (-Th)     0.108   XLXI_2/Q<3>
                                                       XLXI_2/Q_3
    -------------------------------------------------  ---------------------------
    Total                                      0.650ns (0.248ns logic, 0.402ns route)
                                                       (38.2% logic, 61.8% route)

--------------------------------------------------------------------------------
Slack (hold path):      0.696ns (requirement - (clock path skew + uncertainty - data path))
  Source:               XLXI_1/Q_5 (FF)
  Destination:          XLXI_2/Q_3 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.695ns (Levels of Logic = 1)
  Clock Path Skew:      -0.001ns (0.066 - 0.067)
  Source Clock:         CLK rising at 10.000ns
  Destination Clock:    CLK rising at 10.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: XLXI_1/Q_5 to XLXI_2/Q_3
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X20Y39.BQ      Tcko                  0.200   XLXI_1/Q<7>
                                                       XLXI_1/Q_5
    SLICE_X21Y39.B3      net (fanout=2)        0.311   XLXI_1/Q<5>
    SLICE_X21Y39.B       Tilo                  0.156   XLXI_2/Mmux_TC12
                                                       XLXI_1/Mmux_TC1
    SLICE_X18Y39.CE      net (fanout=5)        0.136   XLXN_1
    SLICE_X18Y39.CLK     Tckce       (-Th)     0.108   XLXI_2/Q<3>
                                                       XLXI_2/Q_3
    -------------------------------------------------  ---------------------------
    Total                                      0.695ns (0.248ns logic, 0.447ns route)
                                                       (35.7% logic, 64.3% route)

--------------------------------------------------------------------------------

Paths for end point XLXI_2/Q_2 (SLICE_X18Y39.CE), 8 paths
--------------------------------------------------------------------------------
Slack (hold path):      0.412ns (requirement - (clock path skew + uncertainty - data path))
  Source:               XLXI_1/Q_4 (FF)
  Destination:          XLXI_2/Q_2 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.411ns (Levels of Logic = 1)
  Clock Path Skew:      -0.001ns (0.066 - 0.067)
  Source Clock:         CLK rising at 10.000ns
  Destination Clock:    CLK rising at 10.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: XLXI_1/Q_4 to XLXI_2/Q_2
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X20Y39.AQ      Tcko                  0.200   XLXI_1/Q<7>
                                                       XLXI_1/Q_4
    SLICE_X21Y39.B6      net (fanout=2)        0.023   XLXI_1/Q<4>
    SLICE_X21Y39.B       Tilo                  0.156   XLXI_2/Mmux_TC12
                                                       XLXI_1/Mmux_TC1
    SLICE_X18Y39.CE      net (fanout=5)        0.136   XLXN_1
    SLICE_X18Y39.CLK     Tckce       (-Th)     0.104   XLXI_2/Q<3>
                                                       XLXI_2/Q_2
    -------------------------------------------------  ---------------------------
    Total                                      0.411ns (0.252ns logic, 0.159ns route)
                                                       (61.3% logic, 38.7% route)

--------------------------------------------------------------------------------
Slack (hold path):      0.655ns (requirement - (clock path skew + uncertainty - data path))
  Source:               XLXI_1/Q_7 (FF)
  Destination:          XLXI_2/Q_2 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.654ns (Levels of Logic = 1)
  Clock Path Skew:      -0.001ns (0.066 - 0.067)
  Source Clock:         CLK rising at 10.000ns
  Destination Clock:    CLK rising at 10.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: XLXI_1/Q_7 to XLXI_2/Q_2
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X20Y39.DQ      Tcko                  0.200   XLXI_1/Q<7>
                                                       XLXI_1/Q_7
    SLICE_X21Y39.B2      net (fanout=2)        0.266   XLXI_1/Q<7>
    SLICE_X21Y39.B       Tilo                  0.156   XLXI_2/Mmux_TC12
                                                       XLXI_1/Mmux_TC1
    SLICE_X18Y39.CE      net (fanout=5)        0.136   XLXN_1
    SLICE_X18Y39.CLK     Tckce       (-Th)     0.104   XLXI_2/Q<3>
                                                       XLXI_2/Q_2
    -------------------------------------------------  ---------------------------
    Total                                      0.654ns (0.252ns logic, 0.402ns route)
                                                       (38.5% logic, 61.5% route)

--------------------------------------------------------------------------------
Slack (hold path):      0.700ns (requirement - (clock path skew + uncertainty - data path))
  Source:               XLXI_1/Q_5 (FF)
  Destination:          XLXI_2/Q_2 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.699ns (Levels of Logic = 1)
  Clock Path Skew:      -0.001ns (0.066 - 0.067)
  Source Clock:         CLK rising at 10.000ns
  Destination Clock:    CLK rising at 10.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: XLXI_1/Q_5 to XLXI_2/Q_2
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X20Y39.BQ      Tcko                  0.200   XLXI_1/Q<7>
                                                       XLXI_1/Q_5
    SLICE_X21Y39.B3      net (fanout=2)        0.311   XLXI_1/Q<5>
    SLICE_X21Y39.B       Tilo                  0.156   XLXI_2/Mmux_TC12
                                                       XLXI_1/Mmux_TC1
    SLICE_X18Y39.CE      net (fanout=5)        0.136   XLXN_1
    SLICE_X18Y39.CLK     Tckce       (-Th)     0.104   XLXI_2/Q<3>
                                                       XLXI_2/Q_2
    -------------------------------------------------  ---------------------------
    Total                                      0.699ns (0.252ns logic, 0.447ns route)
                                                       (36.1% logic, 63.9% route)

--------------------------------------------------------------------------------

Paths for end point XLXI_2/Q_1 (SLICE_X18Y39.CE), 8 paths
--------------------------------------------------------------------------------
Slack (hold path):      0.414ns (requirement - (clock path skew + uncertainty - data path))
  Source:               XLXI_1/Q_4 (FF)
  Destination:          XLXI_2/Q_1 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.413ns (Levels of Logic = 1)
  Clock Path Skew:      -0.001ns (0.066 - 0.067)
  Source Clock:         CLK rising at 10.000ns
  Destination Clock:    CLK rising at 10.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: XLXI_1/Q_4 to XLXI_2/Q_1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X20Y39.AQ      Tcko                  0.200   XLXI_1/Q<7>
                                                       XLXI_1/Q_4
    SLICE_X21Y39.B6      net (fanout=2)        0.023   XLXI_1/Q<4>
    SLICE_X21Y39.B       Tilo                  0.156   XLXI_2/Mmux_TC12
                                                       XLXI_1/Mmux_TC1
    SLICE_X18Y39.CE      net (fanout=5)        0.136   XLXN_1
    SLICE_X18Y39.CLK     Tckce       (-Th)     0.102   XLXI_2/Q<3>
                                                       XLXI_2/Q_1
    -------------------------------------------------  ---------------------------
    Total                                      0.413ns (0.254ns logic, 0.159ns route)
                                                       (61.5% logic, 38.5% route)

--------------------------------------------------------------------------------
Slack (hold path):      0.657ns (requirement - (clock path skew + uncertainty - data path))
  Source:               XLXI_1/Q_7 (FF)
  Destination:          XLXI_2/Q_1 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.656ns (Levels of Logic = 1)
  Clock Path Skew:      -0.001ns (0.066 - 0.067)
  Source Clock:         CLK rising at 10.000ns
  Destination Clock:    CLK rising at 10.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: XLXI_1/Q_7 to XLXI_2/Q_1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X20Y39.DQ      Tcko                  0.200   XLXI_1/Q<7>
                                                       XLXI_1/Q_7
    SLICE_X21Y39.B2      net (fanout=2)        0.266   XLXI_1/Q<7>
    SLICE_X21Y39.B       Tilo                  0.156   XLXI_2/Mmux_TC12
                                                       XLXI_1/Mmux_TC1
    SLICE_X18Y39.CE      net (fanout=5)        0.136   XLXN_1
    SLICE_X18Y39.CLK     Tckce       (-Th)     0.102   XLXI_2/Q<3>
                                                       XLXI_2/Q_1
    -------------------------------------------------  ---------------------------
    Total                                      0.656ns (0.254ns logic, 0.402ns route)
                                                       (38.7% logic, 61.3% route)

--------------------------------------------------------------------------------
Slack (hold path):      0.702ns (requirement - (clock path skew + uncertainty - data path))
  Source:               XLXI_1/Q_5 (FF)
  Destination:          XLXI_2/Q_1 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.701ns (Levels of Logic = 1)
  Clock Path Skew:      -0.001ns (0.066 - 0.067)
  Source Clock:         CLK rising at 10.000ns
  Destination Clock:    CLK rising at 10.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: XLXI_1/Q_5 to XLXI_2/Q_1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X20Y39.BQ      Tcko                  0.200   XLXI_1/Q<7>
                                                       XLXI_1/Q_5
    SLICE_X21Y39.B3      net (fanout=2)        0.311   XLXI_1/Q<5>
    SLICE_X21Y39.B       Tilo                  0.156   XLXI_2/Mmux_TC12
                                                       XLXI_1/Mmux_TC1
    SLICE_X18Y39.CE      net (fanout=5)        0.136   XLXN_1
    SLICE_X18Y39.CLK     Tckce       (-Th)     0.102   XLXI_2/Q<3>
                                                       XLXI_2/Q_1
    -------------------------------------------------  ---------------------------
    Total                                      0.701ns (0.254ns logic, 0.447ns route)
                                                       (36.2% logic, 63.8% route)

--------------------------------------------------------------------------------

Component Switching Limit Checks: TS_sys_clk_pin = PERIOD TIMEGRP "sys_clk_pin" 100 MHz HIGH 50%;
--------------------------------------------------------------------------------
Slack: 8.270ns (period - min period limit)
  Period: 10.000ns
  Min period limit: 1.730ns (578.035MHz) (Tbcper_I)
  Physical resource: XLXI_5/BUFG/I0
  Logical resource: XLXI_5/BUFG/I0
  Location pin: BUFGMUX_X3Y13.I0
  Clock network: XLXI_5/IBUFG
--------------------------------------------------------------------------------
Slack: 9.570ns (period - min period limit)
  Period: 10.000ns
  Min period limit: 0.430ns (2325.581MHz) (Tcp)
  Physical resource: n0000<1>/CLK
  Logical resource: XLXI_185/Q_0/CK
  Location pin: SLICE_X24Y17.CLK
  Clock network: CLK
--------------------------------------------------------------------------------
Slack: 9.570ns (period - (min high pulse limit / (high pulse / period)))
  Period: 10.000ns
  High pulse: 5.000ns
  High pulse limit: 0.215ns (Trpw)
  Physical resource: n0000<1>/SR
  Logical resource: XLXI_185/Q_0/SR
  Location pin: SLICE_X24Y17.SR
  Clock network: BtnC_IBUF
--------------------------------------------------------------------------------


All constraints were met.


Data Sheet report:
-----------------
All values displayed in nanoseconds (ns)

Clock to Setup on destination clock CLKPORT
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
CLKPORT        |    4.531|         |         |         |
---------------+---------+---------+---------+---------+


Timing summary:
---------------

Timing errors: 0  Score: 0  (Setup/Max: 0, Hold: 0)

Constraints cover 351 paths, 0 nets, and 72 connections

Design statistics:
   Minimum period:   4.531ns{1}   (Maximum frequency: 220.702MHz)


------------------------------------Footnotes-----------------------------------
1)  The minimum period statistic assumes all single cycle delays.

Analysis completed Sun Sep 16 17:23:22 2012 
--------------------------------------------------------------------------------

Trace Settings:
-------------------------
Trace Settings 

Peak Memory Usage: 124 MB



