From 37d68f213ca2ab601a9a368d76205f944d65213a Mon Sep 17 00:00:00 2001
From: Dominik Poggel <pog@iesy.com>
Date: Thu, 20 Oct 2022 10:26:12 +0200
Subject: [PATCH 1/1] arm64: dts: iesy: px30: set RAM odt-freq&odt-res

---
 arch/arm64/boot/dts/rockchip/px30-dram-default-timing.dtsi | 4 ++--
 1 file changed, 2 insertions(+), 2 deletions(-)

diff --git a/arch/arm64/boot/dts/rockchip/px30-dram-default-timing.dtsi b/arch/arm64/boot/dts/rockchip/px30-dram-default-timing.dtsi
index c75c5ef4ef2a..0117ea8872a0 100644
--- a/arch/arm64/boot/dts/rockchip/px30-dram-default-timing.dtsi
+++ b/arch/arm64/boot/dts/rockchip/px30-dram-default-timing.dtsi
@@ -52,13 +52,13 @@
 		phy_lpddr2_odt = <PHY_DDR4_LPDDR3_2_RON_RTT_DISABLE>;
 
 		lpddr3_odt_dis_freq = <400>;
-		phy_lpddr3_odt_dis_freq = <400>;
+		phy_lpddr3_odt_dis_freq = <200>;
 		lpddr3_drv = <LP3_DS_40ohm>;
 		lpddr3_odt = <LP3_ODT_240ohm>;
 		phy_lpddr3_ca_drv = <PHY_DDR4_LPDDR3_2_RON_RTT_34ohm>;
 		phy_lpddr3_ck_drv = <PHY_DDR4_LPDDR3_2_RON_RTT_43ohm>;
 		phy_lpddr3_dq_drv = <PHY_DDR4_LPDDR3_2_RON_RTT_34ohm>;
-		phy_lpddr3_odt = <PHY_DDR4_LPDDR3_2_RON_RTT_240ohm>;
+		phy_lpddr3_odt = <PHY_DDR4_LPDDR3_2_RON_RTT_120ohm>;
 
 		lpddr4_odt_dis_freq = <800>;
 		phy_lpddr4_odt_dis_freq = <800>;
-- 
2.30.2

