/* Generated by Yosys 0.37+29 (git sha1 3c3788ee2, clang 10.0.0-4ubuntu1 -fPIC -Os) */

module top(clkin_data, in_data, out_data);
  wire _00_;
  reg [2:0] _01_;
  wire [7:0] _02_;
  wire celloutsig_0_0z;
  wire celloutsig_0_10z;
  wire celloutsig_0_11z;
  wire [12:0] celloutsig_0_12z;
  wire [15:0] celloutsig_0_14z;
  wire [2:0] celloutsig_0_15z;
  wire celloutsig_0_16z;
  wire [8:0] celloutsig_0_17z;
  wire celloutsig_0_19z;
  wire [2:0] celloutsig_0_1z;
  wire celloutsig_0_20z;
  wire celloutsig_0_22z;
  wire celloutsig_0_23z;
  wire celloutsig_0_24z;
  wire [10:0] celloutsig_0_25z;
  wire [20:0] celloutsig_0_26z;
  wire [5:0] celloutsig_0_2z;
  wire celloutsig_0_3z;
  wire celloutsig_0_4z;
  wire [9:0] celloutsig_0_5z;
  wire celloutsig_0_7z;
  wire celloutsig_0_8z;
  wire [3:0] celloutsig_0_9z;
  wire celloutsig_1_0z;
  wire celloutsig_1_10z;
  wire [5:0] celloutsig_1_11z;
  wire celloutsig_1_12z;
  wire celloutsig_1_13z;
  wire celloutsig_1_14z;
  wire [20:0] celloutsig_1_15z;
  wire celloutsig_1_16z;
  wire [7:0] celloutsig_1_17z;
  wire [6:0] celloutsig_1_18z;
  wire celloutsig_1_19z;
  wire celloutsig_1_1z;
  wire celloutsig_1_2z;
  wire celloutsig_1_3z;
  wire celloutsig_1_4z;
  wire [8:0] celloutsig_1_5z;
  wire celloutsig_1_6z;
  wire [4:0] celloutsig_1_7z;
  wire [6:0] celloutsig_1_8z;
  wire celloutsig_1_9z;
  input [31:0] clkin_data;
  wire [31:0] clkin_data;
  input [191:0] in_data;
  wire [191:0] in_data;
  output [191:0] out_data;
  wire [191:0] out_data;
  assign celloutsig_0_16z = ~((celloutsig_0_11z | celloutsig_0_8z) & (celloutsig_0_10z | celloutsig_0_4z));
  assign celloutsig_1_6z = celloutsig_1_4z | ~(celloutsig_1_5z[1]);
  assign celloutsig_0_20z = in_data[92] | ~(celloutsig_0_14z[5]);
  assign celloutsig_0_22z = celloutsig_0_20z | ~(celloutsig_0_20z);
  always_ff @(negedge celloutsig_1_19z, negedge clkin_data[0])
    if (!clkin_data[0]) _01_ <= 3'h0;
    else _01_ <= { in_data[42], celloutsig_0_4z, celloutsig_0_3z };
  reg [7:0] _08_;
  always_ff @(negedge celloutsig_1_19z, negedge clkin_data[0])
    if (!clkin_data[0]) _08_ <= 8'h00;
    else _08_ <= { celloutsig_0_4z, celloutsig_0_8z, celloutsig_0_10z, celloutsig_0_0z, celloutsig_0_9z };
  assign { _02_[7:3], _00_, _02_[1:0] } = _08_;
  assign celloutsig_1_8z = celloutsig_1_5z[8:2] & { in_data[139:134], celloutsig_1_2z };
  assign celloutsig_0_1z = in_data[53:51] & in_data[75:73];
  assign celloutsig_0_19z = { celloutsig_0_9z[3:1], celloutsig_0_10z } == { celloutsig_0_9z[0], _01_ };
  assign celloutsig_0_23z = { celloutsig_0_22z, celloutsig_0_0z, celloutsig_0_10z, celloutsig_0_1z, celloutsig_0_4z, celloutsig_0_3z } == { celloutsig_0_5z[6:3], celloutsig_0_0z, celloutsig_0_20z, celloutsig_0_10z, celloutsig_0_20z };
  assign celloutsig_1_3z = in_data[126:123] === { in_data[165:163], celloutsig_1_2z };
  assign celloutsig_0_0z = in_data[29:26] > in_data[78:75];
  assign celloutsig_1_14z = { celloutsig_1_7z, celloutsig_1_0z, celloutsig_1_9z, celloutsig_1_13z } > celloutsig_1_5z[8:1];
  assign celloutsig_0_7z = in_data[51:48] > { celloutsig_0_2z[3], celloutsig_0_0z, celloutsig_0_3z, celloutsig_0_0z };
  assign celloutsig_1_13z = { in_data[114:109], celloutsig_1_8z, celloutsig_1_2z } <= { celloutsig_1_11z[5:2], celloutsig_1_9z, celloutsig_1_12z, celloutsig_1_2z, celloutsig_1_11z, celloutsig_1_1z };
  assign celloutsig_0_3z = { celloutsig_0_1z[1], celloutsig_0_0z, celloutsig_0_0z, celloutsig_0_0z, celloutsig_0_1z, celloutsig_0_2z, celloutsig_0_1z } <= { celloutsig_0_2z, celloutsig_0_2z, celloutsig_0_0z, celloutsig_0_1z };
  assign celloutsig_1_16z = { celloutsig_1_5z[1:0], celloutsig_1_3z, celloutsig_1_10z } && in_data[107:104];
  assign celloutsig_1_19z = celloutsig_1_11z && celloutsig_1_5z[8:3];
  assign celloutsig_1_2z = { in_data[172:163], celloutsig_1_0z } && { in_data[118:112], celloutsig_1_1z, celloutsig_1_0z, celloutsig_1_0z, celloutsig_1_0z };
  assign celloutsig_1_10z = ! { celloutsig_1_5z[7:0], celloutsig_1_1z, celloutsig_1_3z };
  assign celloutsig_0_10z = ! { in_data[24:21], celloutsig_0_7z };
  assign celloutsig_1_12z = celloutsig_1_3z & ~(celloutsig_1_10z);
  assign celloutsig_0_11z = celloutsig_0_1z[2] & ~(celloutsig_0_7z);
  assign celloutsig_0_24z = celloutsig_0_22z & ~(celloutsig_0_19z);
  assign celloutsig_1_11z = { in_data[122:119], celloutsig_1_6z, celloutsig_1_6z } % { 1'h1, celloutsig_1_7z[3:0], celloutsig_1_1z };
  assign celloutsig_0_26z = { in_data[88:74], celloutsig_0_24z, _01_, celloutsig_0_4z, celloutsig_0_23z } % { 1'h1, _02_[6:3], celloutsig_0_3z, celloutsig_0_19z, _02_[7:3], _00_, _02_[1:0], celloutsig_0_2z };
  assign celloutsig_0_14z = { celloutsig_0_2z[3:2], celloutsig_0_9z, celloutsig_0_5z } * { celloutsig_0_12z, _01_ };
  assign celloutsig_1_15z = celloutsig_1_9z ? in_data[140:120] : in_data[123:103];
  assign celloutsig_0_17z = celloutsig_0_16z ? { celloutsig_0_2z[3:0], celloutsig_0_0z, celloutsig_0_9z } : { celloutsig_0_12z[11:10], celloutsig_0_15z, celloutsig_0_4z, _01_ };
  assign celloutsig_1_5z = - { in_data[142:140], celloutsig_1_2z, celloutsig_1_3z, celloutsig_1_3z, celloutsig_1_3z, celloutsig_1_1z, celloutsig_1_0z };
  assign celloutsig_1_18z = - { celloutsig_1_17z[4:0], celloutsig_1_14z, celloutsig_1_4z };
  assign celloutsig_0_12z = - { celloutsig_0_7z, celloutsig_0_5z, celloutsig_0_8z, celloutsig_0_0z };
  assign celloutsig_0_2z = - in_data[28:23];
  assign celloutsig_0_8z = { in_data[63:55], celloutsig_0_3z } !== in_data[71:62];
  assign celloutsig_1_0z = in_data[169:167] !== in_data[178:176];
  assign celloutsig_1_4z = { in_data[151], celloutsig_1_0z, celloutsig_1_2z } !== { celloutsig_1_1z, celloutsig_1_2z, celloutsig_1_3z };
  assign celloutsig_1_9z = ~^ { celloutsig_1_8z[6:2], celloutsig_1_0z, celloutsig_1_1z, celloutsig_1_1z, celloutsig_1_8z };
  assign celloutsig_1_1z = ~^ in_data[169:146];
  assign celloutsig_0_4z = ^ { in_data[90:87], celloutsig_0_3z, celloutsig_0_0z, celloutsig_0_3z, celloutsig_0_1z };
  assign celloutsig_1_7z = { celloutsig_1_5z[8:6], celloutsig_1_1z, celloutsig_1_3z } << celloutsig_1_5z[6:2];
  assign celloutsig_1_17z = { celloutsig_1_11z, celloutsig_1_16z, celloutsig_1_3z } << { celloutsig_1_15z[12:11], celloutsig_1_16z, celloutsig_1_7z };
  assign celloutsig_0_5z = { in_data[53:45], celloutsig_0_0z } << { celloutsig_0_3z, celloutsig_0_1z, celloutsig_0_2z };
  assign celloutsig_0_9z = { celloutsig_0_3z, celloutsig_0_7z, celloutsig_0_8z, celloutsig_0_4z } << in_data[28:25];
  assign celloutsig_0_15z = celloutsig_0_14z[11:9] << celloutsig_0_12z[10:8];
  assign celloutsig_0_25z = { celloutsig_0_14z[9:7], celloutsig_0_19z, celloutsig_0_23z, celloutsig_0_16z, celloutsig_0_16z, celloutsig_0_1z, celloutsig_0_11z } << { celloutsig_0_17z[7:1], _01_, celloutsig_0_11z };
  assign _02_[2] = _00_;
  assign { out_data[134:128], out_data[96], out_data[42:32], out_data[20:0] } = { celloutsig_1_18z, celloutsig_1_19z, celloutsig_0_25z, celloutsig_0_26z };
endmodule
