
---------- Begin Simulation Statistics ----------
final_tick                                41664170000                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
host_inst_rate                                  81139                       # Simulator instruction rate (inst/s)
host_mem_usage                                 675120                       # Number of bytes of host memory used
host_op_rate                                   152848                       # Simulator op (including micro ops) rate (op/s)
host_seconds                                  1232.45                       # Real time elapsed on the host
host_tick_rate                               33806063                       # Simulator tick rate (ticks/s)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
sim_insts                                   100000001                       # Number of instructions simulated
sim_ops                                     188377356                       # Number of ops (including micro ops) simulated
sim_seconds                                  0.041664                       # Number of seconds simulated
sim_ticks                                 41664170000                       # Number of ticks simulated
system.cpu.cc_regfile_reads                 120339522                       # number of cc regfile reads
system.cpu.cc_regfile_writes                 58328228                       # number of cc regfile writes
system.cpu.committedInsts                   100000001                       # Number of Instructions Simulated
system.cpu.committedOps                     188377356                       # Number of Ops (including micro ops) Simulated
system.cpu.cpi                               0.833283                       # CPI: Cycles Per Instruction
system.cpu.cpi_total                         0.833283                       # CPI: Total CPI of All Threads
system.cpu.fp_regfile_reads                   5478394                       # number of floating regfile reads
system.cpu.fp_regfile_writes                  3085827                       # number of floating regfile writes
system.cpu.idleCycles                           88496                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.cpu.iew.branchMispredicts               526650                       # Number of branch mispredicts detected at execute
system.cpu.iew.exec_branches                 22220750                       # Number of branches executed
system.cpu.iew.exec_nop                             0                       # number of nop insts executed
system.cpu.iew.exec_rate                     2.364033                       # Inst execution rate
system.cpu.iew.exec_refs                     39747406                       # number of memory reference insts executed
system.cpu.iew.exec_stores                   16066275                       # Number of stores executed
system.cpu.iew.exec_swp                             0                       # number of swp insts executed
system.cpu.iew.iewBlockCycles                 5378433                       # Number of cycles IEW is blocking
system.cpu.iew.iewDispLoadInsts              23996028                       # Number of dispatched load instructions
system.cpu.iew.iewDispNonSpecInsts                 81                       # Number of dispatched non-speculative instructions
system.cpu.iew.iewDispSquashedInsts              7314                       # Number of squashed instructions skipped by dispatch
system.cpu.iew.iewDispStoreInsts             16433902                       # Number of dispatched store instructions
system.cpu.iew.iewDispatchedInsts           202287389                       # Number of instructions dispatched to IQ
system.cpu.iew.iewExecLoadInsts              23681131                       # Number of load instructions executed
system.cpu.iew.iewExecSquashedInsts           1095459                       # Number of squashed instructions skipped in execute
system.cpu.iew.iewExecutedInsts             196990960                       # Number of executed instructions
system.cpu.iew.iewIQFullEvents                  37112                       # Number of times the IQ has become full, causing a stall
system.cpu.iew.iewIdleCycles                        0                       # Number of cycles IEW is idle
system.cpu.iew.iewLSQFullEvents               3429146                       # Number of times the LSQ has become full, causing a stall
system.cpu.iew.iewSquashCycles                 444029                       # Number of cycles IEW is squashing
system.cpu.iew.iewUnblockCycles               3506325                       # Number of cycles IEW is unblocking
system.cpu.iew.memOrderViolationEvents           1316                       # Number of memory order violations
system.cpu.iew.predictedNotTakenIncorrect       375663                       # Number of branches that were predicted not taken incorrectly
system.cpu.iew.predictedTakenIncorrect         150987                       # Number of branches that were predicted taken incorrectly
system.cpu.iew.wb_consumers                 220600073                       # num instructions consuming a value
system.cpu.iew.wb_count                     196539334                       # cumulative count of insts written-back
system.cpu.iew.wb_fanout                     0.619900                       # average fanout of values written-back
system.cpu.iew.wb_producers                 136750048                       # num instructions producing a value
system.cpu.iew.wb_rate                       2.358613                       # insts written-back per cycle
system.cpu.iew.wb_sent                      196724221                       # cumulative count of insts sent to commit
system.cpu.int_regfile_reads                301114144                       # number of integer regfile reads
system.cpu.int_regfile_writes               156245616                       # number of integer regfile writes
system.cpu.ipc                               1.200072                       # IPC: Instructions Per Cycle
system.cpu.ipc_total                         1.200072                       # IPC: Total IPC of All Threads
system.cpu.iq.FU_type_0::No_OpClass           1794156      0.91%      0.91% # Type of FU issued
system.cpu.iq.FU_type_0::IntAlu             152280864     76.88%     77.78% # Type of FU issued
system.cpu.iq.FU_type_0::IntMult               764222      0.39%     78.17% # Type of FU issued
system.cpu.iq.FU_type_0::IntDiv                853955      0.43%     78.60% # Type of FU issued
system.cpu.iq.FU_type_0::FloatAdd              477425      0.24%     78.84% # Type of FU issued
system.cpu.iq.FU_type_0::FloatCmp                   0      0.00%     78.84% # Type of FU issued
system.cpu.iq.FU_type_0::FloatCvt                  32      0.00%     78.84% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMult                  0      0.00%     78.84% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMultAcc               0      0.00%     78.84% # Type of FU issued
system.cpu.iq.FU_type_0::FloatDiv                   0      0.00%     78.84% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMisc                  0      0.00%     78.84% # Type of FU issued
system.cpu.iq.FU_type_0::FloatSqrt                  0      0.00%     78.84% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAdd                  464      0.00%     78.84% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAddAcc                 0      0.00%     78.84% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAlu               193822      0.10%     78.94% # Type of FU issued
system.cpu.iq.FU_type_0::SimdCmp                   20      0.00%     78.94% # Type of FU issued
system.cpu.iq.FU_type_0::SimdCvt               378270      0.19%     79.13% # Type of FU issued
system.cpu.iq.FU_type_0::SimdMisc             1246113      0.63%     79.76% # Type of FU issued
system.cpu.iq.FU_type_0::SimdMult                   0      0.00%     79.76% # Type of FU issued
system.cpu.iq.FU_type_0::SimdMultAcc                0      0.00%     79.76% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShift                330      0.00%     79.76% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShiftAcc               0      0.00%     79.76% # Type of FU issued
system.cpu.iq.FU_type_0::SimdDiv                    0      0.00%     79.76% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSqrt                   0      0.00%     79.76% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatAdd               0      0.00%     79.76% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatAlu               0      0.00%     79.76% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatCmp               0      0.00%     79.76% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatCvt               4      0.00%     79.76% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatDiv               0      0.00%     79.76% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatMisc              0      0.00%     79.76% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatMult              2      0.00%     79.76% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     79.76% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatSqrt              0      0.00%     79.76% # Type of FU issued
system.cpu.iq.FU_type_0::SimdReduceAdd              0      0.00%     79.76% # Type of FU issued
system.cpu.iq.FU_type_0::SimdReduceAlu              0      0.00%     79.76% # Type of FU issued
system.cpu.iq.FU_type_0::SimdReduceCmp              0      0.00%     79.76% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatReduceAdd            0      0.00%     79.76% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatReduceCmp            0      0.00%     79.76% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAes                    0      0.00%     79.76% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAesMix                 0      0.00%     79.76% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSha1Hash               0      0.00%     79.76% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSha1Hash2              0      0.00%     79.76% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSha256Hash             0      0.00%     79.76% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSha256Hash2            0      0.00%     79.76% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShaSigma2              0      0.00%     79.76% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShaSigma3              0      0.00%     79.76% # Type of FU issued
system.cpu.iq.FU_type_0::SimdPredAlu                0      0.00%     79.76% # Type of FU issued
system.cpu.iq.FU_type_0::MemRead             22878444     11.55%     91.31% # Type of FU issued
system.cpu.iq.FU_type_0::MemWrite            14611917      7.38%     98.68% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMemRead          994956      0.50%     99.19% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMemWrite        1611428      0.81%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::IprAccess                  0      0.00%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::InstPrefetch               0      0.00%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::total              198086424                       # Type of FU issued
system.cpu.iq.fp_alu_accesses                 5348352                       # Number of floating point alu accesses
system.cpu.iq.fp_inst_queue_reads            10538545                       # Number of floating instruction queue reads
system.cpu.iq.fp_inst_queue_wakeup_accesses      4998134                       # Number of floating instruction queue wakeup accesses
system.cpu.iq.fp_inst_queue_writes            6407074                       # Number of floating instruction queue writes
system.cpu.iq.fu_busy_cnt                     2875543                       # FU busy when requested
system.cpu.iq.fu_busy_rate                   0.014517                       # FU busy rate (busy events/executed inst)
system.cpu.iq.fu_full::No_OpClass                   0      0.00%      0.00% # attempts to use FU when none available
system.cpu.iq.fu_full::IntAlu                 2389979     83.11%     83.11% # attempts to use FU when none available
system.cpu.iq.fu_full::IntMult                      0      0.00%     83.11% # attempts to use FU when none available
system.cpu.iq.fu_full::IntDiv                       0      0.00%     83.11% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatAdd                     0      0.00%     83.11% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatCmp                     0      0.00%     83.11% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatCvt                     0      0.00%     83.11% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMult                    0      0.00%     83.11% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMultAcc                 0      0.00%     83.11% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatDiv                     0      0.00%     83.11% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMisc                    0      0.00%     83.11% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatSqrt                    0      0.00%     83.11% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAdd                      1      0.00%     83.11% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAddAcc                   0      0.00%     83.11% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAlu                     20      0.00%     83.11% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdCmp                      1      0.00%     83.11% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdCvt                  13028      0.45%     83.57% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdMisc                   942      0.03%     83.60% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdMult                     0      0.00%     83.60% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdMultAcc                  0      0.00%     83.60% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShift                    0      0.00%     83.60% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShiftAcc                 0      0.00%     83.60% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdDiv                      0      0.00%     83.60% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSqrt                     0      0.00%     83.60% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatAdd                 0      0.00%     83.60% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatAlu                 0      0.00%     83.60% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatCmp                 0      0.00%     83.60% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatCvt                 0      0.00%     83.60% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatDiv                 0      0.00%     83.60% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatMisc                0      0.00%     83.60% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatMult                0      0.00%     83.60% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatMultAcc             0      0.00%     83.60% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatSqrt                0      0.00%     83.60% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdReduceAdd                0      0.00%     83.60% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdReduceAlu                0      0.00%     83.60% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdReduceCmp                0      0.00%     83.60% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatReduceAdd            0      0.00%     83.60% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatReduceCmp            0      0.00%     83.60% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAes                      0      0.00%     83.60% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAesMix                   0      0.00%     83.60% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSha1Hash                 0      0.00%     83.60% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSha1Hash2                0      0.00%     83.60% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSha256Hash               0      0.00%     83.60% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSha256Hash2              0      0.00%     83.60% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShaSigma2                0      0.00%     83.60% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShaSigma3                0      0.00%     83.60% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdPredAlu                  0      0.00%     83.60% # attempts to use FU when none available
system.cpu.iq.fu_full::MemRead                 227503      7.91%     91.51% # attempts to use FU when none available
system.cpu.iq.fu_full::MemWrite                101966      3.55%     95.06% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMemRead             18657      0.65%     95.71% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMemWrite           123446      4.29%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::IprAccess                    0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::InstPrefetch                 0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.int_alu_accesses              193819459                       # Number of integer alu accesses
system.cpu.iq.int_inst_queue_reads          471813453                       # Number of integer instruction queue reads
system.cpu.iq.int_inst_queue_wakeup_accesses    191541200                       # Number of integer instruction queue wakeup accesses
system.cpu.iq.int_inst_queue_writes         209791607                       # Number of integer instruction queue writes
system.cpu.iq.iqInstsAdded                  202287196                       # Number of instructions added to the IQ (excludes non-spec)
system.cpu.iq.iqInstsIssued                 198086424                       # Number of instructions issued
system.cpu.iq.iqNonSpecInstsAdded                 193                       # Number of non-speculative instructions added to the IQ
system.cpu.iq.iqSquashedInstsExamined        13909998                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.cpu.iq.iqSquashedInstsIssued             63767                       # Number of squashed instructions issued
system.cpu.iq.iqSquashedNonSpecRemoved            127                       # Number of squashed non-spec instructions that were removed
system.cpu.iq.iqSquashedOperandsExamined     20163568                       # Number of squashed operands that are examined and possibly removed from graph
system.cpu.iq.issued_per_cycle::samples      83239845                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::mean         2.379707                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::stdev        2.462381                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::0            32163138     38.64%     38.64% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::1             6961692      8.36%     47.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::2             8220412      9.88%     56.88% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::3             9065077     10.89%     67.77% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::4             7899920      9.49%     77.26% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::5             6034499      7.25%     84.51% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::6             6892804      8.28%     92.79% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::7             3658746      4.40%     97.18% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::8             2343557      2.82%    100.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::total        83239845                       # Number of insts issued each cycle
system.cpu.iq.rate                           2.377180                       # Inst issue rate
system.cpu.iq.vec_alu_accesses                      0                       # Number of vector alu accesses
system.cpu.iq.vec_inst_queue_reads                  0                       # Number of vector instruction queue reads
system.cpu.iq.vec_inst_queue_wakeup_accesses            0                       # Number of vector instruction queue wakeup accesses
system.cpu.iq.vec_inst_queue_writes                 0                       # Number of vector instruction queue writes
system.cpu.memDep0.conflictingLoads            684263                       # Number of conflicting loads.
system.cpu.memDep0.conflictingStores           174982                       # Number of conflicting stores.
system.cpu.memDep0.insertedLoads             23996028                       # Number of loads inserted to the mem dependence unit.
system.cpu.memDep0.insertedStores            16433902                       # Number of stores inserted to the mem dependence unit.
system.cpu.misc_regfile_reads                83986103                       # number of misc regfile reads
system.cpu.misc_regfile_writes                     18                       # number of misc regfile writes
system.cpu.numCycles                         83328341                       # number of cpu cycles simulated
system.cpu.numWorkItemsCompleted                    0                       # number of work items this cpu completed
system.cpu.numWorkItemsStarted                      0                       # number of work items this cpu started
system.cpu.timesIdled                            1272                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.cpu.workload.numSyscalls                   128                       # Number of system calls
system.membus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_single_requests       201860                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.tot_requests        412424                       # Total number of requests made to the snoop filter.
system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
system.tol2bus.snoop_filter.hit_multi_requests          134                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_multi_snoops           10                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_single_requests       404136                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.hit_single_snoops          882                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.tot_requests       809293                       # Total number of requests made to the snoop filter.
system.tol2bus.snoop_filter.tot_snoops            892                       # Total number of snoops made to the snoop filter.
system.clk_domain.clock                           250                       # Clock period in ticks
system.cpu.branchPred.lookups                24181953                       # Number of BP lookups
system.cpu.branchPred.condPredicted          19888825                       # Number of conditional branches predicted
system.cpu.branchPred.condIncorrect            540580                       # Number of conditional branches incorrect
system.cpu.branchPred.BTBLookups             10049438                       # Number of BTB lookups
system.cpu.branchPred.BTBHits                 9519275                       # Number of BTB hits
system.cpu.branchPred.BTBHitPct             94.724451                       # BTB Hit Percentage
system.cpu.branchPred.RASUsed                 1135828                       # Number of times the RAS was used to get a target.
system.cpu.branchPred.RASIncorrect                  7                       # Number of incorrect RAS predictions.
system.cpu.branchPred.indirectLookups          558186                       # Number of indirect predictor lookups.
system.cpu.branchPred.indirectHits             507918                       # Number of indirect target hits.
system.cpu.branchPred.indirectMisses            50268                       # Number of indirect misses.
system.cpu.branchPred.indirectMispredicted          519                       # Number of mispredicted indirect branches.
system.cpu.commit.commitSquashedInsts        13870454                       # The number of squashed insts skipped by commit
system.cpu.commit.commitNonSpecStalls              66                       # The number of times commit has been forced to stall to communicate backwards
system.cpu.commit.branchMispredicts            439551                       # The number of times a branch was mispredicted
system.cpu.commit.numCommittedDist::samples     81265007                       # Number of insts commited each cycle
system.cpu.commit.numCommittedDist::mean     2.318062                       # Number of insts commited each cycle
system.cpu.commit.numCommittedDist::stdev     2.809014                       # Number of insts commited each cycle
system.cpu.commit.numCommittedDist::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.cpu.commit.numCommittedDist::0        35011659     43.08%     43.08% # Number of insts commited each cycle
system.cpu.commit.numCommittedDist::1        10366073     12.76%     55.84% # Number of insts commited each cycle
system.cpu.commit.numCommittedDist::2         5298761      6.52%     62.36% # Number of insts commited each cycle
system.cpu.commit.numCommittedDist::3         9384169     11.55%     73.91% # Number of insts commited each cycle
system.cpu.commit.numCommittedDist::4         2578156      3.17%     77.08% # Number of insts commited each cycle
system.cpu.commit.numCommittedDist::5         3794507      4.67%     81.75% # Number of insts commited each cycle
system.cpu.commit.numCommittedDist::6         3348936      4.12%     85.87% # Number of insts commited each cycle
system.cpu.commit.numCommittedDist::7         1979489      2.44%     88.31% # Number of insts commited each cycle
system.cpu.commit.numCommittedDist::8         9503257     11.69%    100.00% # Number of insts commited each cycle
system.cpu.commit.numCommittedDist::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.cpu.commit.numCommittedDist::min_value            0                       # Number of insts commited each cycle
system.cpu.commit.numCommittedDist::max_value            8                       # Number of insts commited each cycle
system.cpu.commit.numCommittedDist::total     81265007                       # Number of insts commited each cycle
system.cpu.commit.instsCommitted            100000001                       # Number of instructions committed
system.cpu.commit.opsCommitted              188377356                       # Number of ops (including micro ops) committed
system.cpu.commit.memRefs                    38036846                       # Number of memory references committed
system.cpu.commit.loads                      22459262                       # Number of loads committed
system.cpu.commit.amos                              0                       # Number of atomic instructions committed
system.cpu.commit.membars                          32                       # Number of memory barriers committed
system.cpu.commit.branches                   21544942                       # Number of branches committed
system.cpu.commit.vector                            0                       # Number of committed Vector instructions.
system.cpu.commit.floating                    4463062                       # Number of committed floating point instructions.
system.cpu.commit.integer                   184964991                       # Number of committed integer instructions.
system.cpu.commit.functionCalls                984766                       # Number of function calls committed.
system.cpu.commit.committedInstType_0::No_OpClass      1710424      0.91%      0.91% # Class of committed instruction
system.cpu.commit.committedInstType_0::IntAlu    145124422     77.04%     77.95% # Class of committed instruction
system.cpu.commit.committedInstType_0::IntMult       740405      0.39%     78.34% # Class of committed instruction
system.cpu.commit.committedInstType_0::IntDiv       795782      0.42%     78.76% # Class of committed instruction
system.cpu.commit.committedInstType_0::FloatAdd       476249      0.25%     79.02% # Class of committed instruction
system.cpu.commit.committedInstType_0::FloatCmp            0      0.00%     79.02% # Class of committed instruction
system.cpu.commit.committedInstType_0::FloatCvt           32      0.00%     79.02% # Class of committed instruction
system.cpu.commit.committedInstType_0::FloatMult            0      0.00%     79.02% # Class of committed instruction
system.cpu.commit.committedInstType_0::FloatMultAcc            0      0.00%     79.02% # Class of committed instruction
system.cpu.commit.committedInstType_0::FloatDiv            0      0.00%     79.02% # Class of committed instruction
system.cpu.commit.committedInstType_0::FloatMisc            0      0.00%     79.02% # Class of committed instruction
system.cpu.commit.committedInstType_0::FloatSqrt            0      0.00%     79.02% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdAdd          398      0.00%     79.02% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdAddAcc            0      0.00%     79.02% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdAlu        96914      0.05%     79.07% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdCmp           20      0.00%     79.07% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdCvt       255066      0.14%     79.20% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdMisc      1140687      0.61%     79.81% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdMult            0      0.00%     79.81% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdMultAcc            0      0.00%     79.81% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdShift          105      0.00%     79.81% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdShiftAcc            0      0.00%     79.81% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdDiv            0      0.00%     79.81% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdSqrt            0      0.00%     79.81% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdFloatAdd            0      0.00%     79.81% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdFloatAlu            0      0.00%     79.81% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdFloatCmp            0      0.00%     79.81% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdFloatCvt            4      0.00%     79.81% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdFloatDiv            0      0.00%     79.81% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdFloatMisc            0      0.00%     79.81% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdFloatMult            2      0.00%     79.81% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdFloatMultAcc            0      0.00%     79.81% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdFloatSqrt            0      0.00%     79.81% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdReduceAdd            0      0.00%     79.81% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdReduceAlu            0      0.00%     79.81% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdReduceCmp            0      0.00%     79.81% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdFloatReduceAdd            0      0.00%     79.81% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdFloatReduceCmp            0      0.00%     79.81% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdAes            0      0.00%     79.81% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdAesMix            0      0.00%     79.81% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdSha1Hash            0      0.00%     79.81% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdSha1Hash2            0      0.00%     79.81% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdSha256Hash            0      0.00%     79.81% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdSha256Hash2            0      0.00%     79.81% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdShaSigma2            0      0.00%     79.81% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdShaSigma3            0      0.00%     79.81% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdPredAlu            0      0.00%     79.81% # Class of committed instruction
system.cpu.commit.committedInstType_0::MemRead     21743474     11.54%     91.35% # Class of committed instruction
system.cpu.commit.committedInstType_0::MemWrite     14086201      7.48%     98.83% # Class of committed instruction
system.cpu.commit.committedInstType_0::FloatMemRead       715788      0.38%     99.21% # Class of committed instruction
system.cpu.commit.committedInstType_0::FloatMemWrite      1491383      0.79%    100.00% # Class of committed instruction
system.cpu.commit.committedInstType_0::IprAccess            0      0.00%    100.00% # Class of committed instruction
system.cpu.commit.committedInstType_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.cpu.commit.committedInstType_0::total    188377356                       # Class of committed instruction
system.cpu.commit.commitEligibleSamples       9503257                       # number cycles where commit BW limit reached
system.cpu.dcache.demand_hits::.cpu.data     34777593                       # number of demand (read+write) hits
system.cpu.dcache.demand_hits::total         34777593                       # number of demand (read+write) hits
system.cpu.dcache.overall_hits::.cpu.data     34777593                       # number of overall hits
system.cpu.dcache.overall_hits::total        34777593                       # number of overall hits
system.cpu.dcache.demand_misses::.cpu.data       352464                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::total         352464                       # number of demand (read+write) misses
system.cpu.dcache.overall_misses::.cpu.data       352464                       # number of overall misses
system.cpu.dcache.overall_misses::total        352464                       # number of overall misses
system.cpu.dcache.demand_miss_latency::.cpu.data  22482961491                       # number of demand (read+write) miss cycles
system.cpu.dcache.demand_miss_latency::total  22482961491                       # number of demand (read+write) miss cycles
system.cpu.dcache.overall_miss_latency::.cpu.data  22482961491                       # number of overall miss cycles
system.cpu.dcache.overall_miss_latency::total  22482961491                       # number of overall miss cycles
system.cpu.dcache.demand_accesses::.cpu.data     35130057                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::total     35130057                       # number of demand (read+write) accesses
system.cpu.dcache.overall_accesses::.cpu.data     35130057                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::total     35130057                       # number of overall (read+write) accesses
system.cpu.dcache.demand_miss_rate::.cpu.data     0.010033                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::total     0.010033                       # miss rate for demand accesses
system.cpu.dcache.overall_miss_rate::.cpu.data     0.010033                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::total     0.010033                       # miss rate for overall accesses
system.cpu.dcache.demand_avg_miss_latency::.cpu.data 63787.965554                       # average overall miss latency
system.cpu.dcache.demand_avg_miss_latency::total 63787.965554                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::.cpu.data 63787.965554                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::total 63787.965554                       # average overall miss latency
system.cpu.dcache.blocked_cycles::no_mshrs        24158                       # number of cycles access was blocked
system.cpu.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_mshrs               808                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.dcache.avg_blocked_cycles::no_mshrs    29.898515                       # average number of cycles each access was blocked
system.cpu.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.dcache.writebacks::.writebacks       243089                       # number of writebacks
system.cpu.dcache.writebacks::total            243089                       # number of writebacks
system.cpu.dcache.demand_mshr_hits::.cpu.data        93246                       # number of demand (read+write) MSHR hits
system.cpu.dcache.demand_mshr_hits::total        93246                       # number of demand (read+write) MSHR hits
system.cpu.dcache.overall_mshr_hits::.cpu.data        93246                       # number of overall MSHR hits
system.cpu.dcache.overall_mshr_hits::total        93246                       # number of overall MSHR hits
system.cpu.dcache.demand_mshr_misses::.cpu.data       259218                       # number of demand (read+write) MSHR misses
system.cpu.dcache.demand_mshr_misses::total       259218                       # number of demand (read+write) MSHR misses
system.cpu.dcache.overall_mshr_misses::.cpu.data       259218                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_misses::total       259218                       # number of overall MSHR misses
system.cpu.dcache.demand_mshr_miss_latency::.cpu.data  18174612991                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::total  18174612991                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::.cpu.data  18174612991                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::total  18174612991                       # number of overall MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_rate::.cpu.data     0.007379                       # mshr miss rate for demand accesses
system.cpu.dcache.demand_mshr_miss_rate::total     0.007379                       # mshr miss rate for demand accesses
system.cpu.dcache.overall_mshr_miss_rate::.cpu.data     0.007379                       # mshr miss rate for overall accesses
system.cpu.dcache.overall_mshr_miss_rate::total     0.007379                       # mshr miss rate for overall accesses
system.cpu.dcache.demand_avg_mshr_miss_latency::.cpu.data 70113.236700                       # average overall mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::total 70113.236700                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::.cpu.data 70113.236700                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::total 70113.236700                       # average overall mshr miss latency
system.cpu.dcache.replacements                 258704                       # number of replacements
system.cpu.dcache.ReadReq_hits::.cpu.data     19393038                       # number of ReadReq hits
system.cpu.dcache.ReadReq_hits::total        19393038                       # number of ReadReq hits
system.cpu.dcache.ReadReq_misses::.cpu.data       159434                       # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::total        159434                       # number of ReadReq misses
system.cpu.dcache.ReadReq_miss_latency::.cpu.data   8112342000                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_miss_latency::total   8112342000                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_accesses::.cpu.data     19552472                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::total     19552472                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_miss_rate::.cpu.data     0.008154                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::total     0.008154                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_miss_latency::.cpu.data 50882.133046                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_avg_miss_latency::total 50882.133046                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_mshr_hits::.cpu.data        81037                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_hits::total        81037                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_misses::.cpu.data        78397                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_misses::total        78397                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_miss_latency::.cpu.data   4243057000                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_latency::total   4243057000                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_rate::.cpu.data     0.004010                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_mshr_miss_rate::total     0.004010                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::.cpu.data 54122.696022                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::total 54122.696022                       # average ReadReq mshr miss latency
system.cpu.dcache.WriteReq_hits::.cpu.data     15384555                       # number of WriteReq hits
system.cpu.dcache.WriteReq_hits::total       15384555                       # number of WriteReq hits
system.cpu.dcache.WriteReq_misses::.cpu.data       193030                       # number of WriteReq misses
system.cpu.dcache.WriteReq_misses::total       193030                       # number of WriteReq misses
system.cpu.dcache.WriteReq_miss_latency::.cpu.data  14370619491                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::total  14370619491                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_accesses::.cpu.data     15577585                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::total     15577585                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_miss_rate::.cpu.data     0.012392                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_miss_rate::total     0.012392                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_miss_latency::.cpu.data 74447.596182                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::total 74447.596182                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_mshr_hits::.cpu.data        12209                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_hits::total        12209                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_misses::.cpu.data       180821                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::total       180821                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_miss_latency::.cpu.data  13931555991                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::total  13931555991                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_rate::.cpu.data     0.011608                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::total     0.011608                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::.cpu.data 77046.117381                       # average WriteReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::total 77046.117381                       # average WriteReq mshr miss latency
system.cpu.dcache.power_state.pwrStateResidencyTicks::UNDEFINED  41664170000                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.tags.tagsinuse           511.652412                       # Cycle average of tags in use
system.cpu.dcache.tags.total_refs            35036811                       # Total number of references to valid blocks.
system.cpu.dcache.tags.sampled_refs            259216                       # Sample count of references to valid blocks.
system.cpu.dcache.tags.avg_refs            135.164538                       # Average number of references to valid blocks.
system.cpu.dcache.tags.warmup_cycle            163000                       # Cycle when the warmup percentage was hit.
system.cpu.dcache.tags.occ_blocks::.cpu.data   511.652412                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_percent::.cpu.data     0.999321                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::total     0.999321                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_task_id_blocks::1024          512                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::0           35                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::1          244                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::2          203                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::3           18                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::4           12                       # Occupied blocks per task id
system.cpu.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu.dcache.tags.tag_accesses          70519330                       # Number of tag accesses
system.cpu.dcache.tags.data_accesses         70519330                       # Number of data accesses
system.cpu.dcache.tags.power_state.pwrStateResidencyTicks::UNDEFINED  41664170000                       # Cumulative time (in ticks) in various power states
system.cpu.decode.idleCycles                 20045214                       # Number of cycles decode is idle
system.cpu.decode.blockedCycles              29595833                       # Number of cycles decode is blocked
system.cpu.decode.runCycles                  31060372                       # Number of cycles decode is running
system.cpu.decode.unblockCycles               2094397                       # Number of cycles decode is unblocking
system.cpu.decode.squashCycles                 444029                       # Number of cycles decode is squashing
system.cpu.decode.branchResolved              9333898                       # Number of times decode resolved a  branch
system.cpu.decode.branchMispred                101297                       # Number of times decode detected a branch misprediction
system.cpu.decode.decodedInsts              207272308                       # Number of instructions handled by decode
system.cpu.decode.squashedInsts                545343                       # Number of squashed instructions handled by decode
system.cpu.dtb.rdAccesses                    23705741                       # TLB accesses on read requests
system.cpu.dtb.wrAccesses                    16066281                       # TLB accesses on write requests
system.cpu.dtb.rdMisses                         23766                       # TLB misses on read requests
system.cpu.dtb.wrMisses                        109881                       # TLB misses on write requests
system.cpu.dtb.walker.power_state.pwrStateResidencyTicks::UNDEFINED  41664170000                       # Cumulative time (in ticks) in various power states
system.cpu.dtb_walker_cache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.blocked::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.blocked::no_targets            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.dtb_walker_cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.dtb_walker_cache.replacements            0                       # number of replacements
system.cpu.dtb_walker_cache.power_state.pwrStateResidencyTicks::UNDEFINED  41664170000                       # Cumulative time (in ticks) in various power states
system.cpu.dtb_walker_cache.tags.tagsinuse            0                       # Cycle average of tags in use
system.cpu.dtb_walker_cache.tags.total_refs            0                       # Total number of references to valid blocks.
system.cpu.dtb_walker_cache.tags.sampled_refs            0                       # Sample count of references to valid blocks.
system.cpu.dtb_walker_cache.tags.avg_refs          nan                       # Average number of references to valid blocks.
system.cpu.dtb_walker_cache.tags.warmup_cycle            0                       # Cycle when the warmup percentage was hit.
system.cpu.dtb_walker_cache.tags.tag_accesses            0                       # Number of tag accesses
system.cpu.dtb_walker_cache.tags.data_accesses            0                       # Number of data accesses
system.cpu.dtb_walker_cache.tags.power_state.pwrStateResidencyTicks::UNDEFINED  41664170000                       # Cumulative time (in ticks) in various power states
system.cpu.fetch.icacheStallCycles           21313243                       # Number of cycles fetch is stalled on an Icache miss
system.cpu.fetch.insts                      112561065                       # Number of instructions fetch has processed
system.cpu.fetch.branches                    24181953                       # Number of branches that fetch encountered
system.cpu.fetch.predictedBranches           11163021                       # Number of branches that fetch has predicted taken
system.cpu.fetch.cycles                      61378645                       # Number of cycles fetch has run and was not squashing or blocked
system.cpu.fetch.squashCycles                 1090618                       # Number of cycles fetch has spent squashing
system.cpu.fetch.miscStallCycles                  303                       # Number of cycles fetch has spent waiting on interrupts,or bad addresses, or out of MSHRs
system.cpu.fetch.pendingTrapStallCycles          2336                       # Number of stall cycles due to pending traps
system.cpu.fetch.pendingQuiesceStallCycles            9                       # Number of stall cycles due to pending quiesce instructions
system.cpu.fetch.cacheLines                  17550801                       # Number of cache lines fetched
system.cpu.fetch.icacheSquashes                199138                       # Number of outstanding Icache misses that were squashed
system.cpu.fetch.nisnDist::samples           83239845                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.nisnDist::mean              2.565129                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.nisnDist::stdev             3.371833                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.nisnDist::underflows               0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.nisnDist::0                 47625002     57.21%     57.21% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.nisnDist::1                  1497321      1.80%     59.01% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.nisnDist::2                  3899375      4.68%     63.70% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.nisnDist::3                  3158624      3.79%     67.49% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.nisnDist::4                  1999780      2.40%     69.89% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.nisnDist::5                  2284078      2.74%     72.64% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.nisnDist::6                  2479189      2.98%     75.62% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.nisnDist::7                  1917481      2.30%     77.92% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.nisnDist::8                 18378995     22.08%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.nisnDist::overflows                0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.nisnDist::min_value                0                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.nisnDist::max_value                8                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.nisnDist::total             83239845                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.branchRate                  0.290201                       # Number of branch fetches per cycle
system.cpu.fetch.rate                        1.350814                       # Number of inst fetches per cycle
system.cpu.icache.demand_hits::.cpu.inst     17404011                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::total         17404011                       # number of demand (read+write) hits
system.cpu.icache.overall_hits::.cpu.inst     17404011                       # number of overall hits
system.cpu.icache.overall_hits::total        17404011                       # number of overall hits
system.cpu.icache.demand_misses::.cpu.inst       146790                       # number of demand (read+write) misses
system.cpu.icache.demand_misses::total         146790                       # number of demand (read+write) misses
system.cpu.icache.overall_misses::.cpu.inst       146790                       # number of overall misses
system.cpu.icache.overall_misses::total        146790                       # number of overall misses
system.cpu.icache.demand_miss_latency::.cpu.inst   2014582000                       # number of demand (read+write) miss cycles
system.cpu.icache.demand_miss_latency::total   2014582000                       # number of demand (read+write) miss cycles
system.cpu.icache.overall_miss_latency::.cpu.inst   2014582000                       # number of overall miss cycles
system.cpu.icache.overall_miss_latency::total   2014582000                       # number of overall miss cycles
system.cpu.icache.demand_accesses::.cpu.inst     17550801                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::total     17550801                       # number of demand (read+write) accesses
system.cpu.icache.overall_accesses::.cpu.inst     17550801                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::total     17550801                       # number of overall (read+write) accesses
system.cpu.icache.demand_miss_rate::.cpu.inst     0.008364                       # miss rate for demand accesses
system.cpu.icache.demand_miss_rate::total     0.008364                       # miss rate for demand accesses
system.cpu.icache.overall_miss_rate::.cpu.inst     0.008364                       # miss rate for overall accesses
system.cpu.icache.overall_miss_rate::total     0.008364                       # miss rate for overall accesses
system.cpu.icache.demand_avg_miss_latency::.cpu.inst 13724.245521                       # average overall miss latency
system.cpu.icache.demand_avg_miss_latency::total 13724.245521                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::.cpu.inst 13724.245521                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::total 13724.245521                       # average overall miss latency
system.cpu.icache.blocked_cycles::no_mshrs          253                       # number of cycles access was blocked
system.cpu.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_mshrs                 3                       # number of cycles access was blocked
system.cpu.icache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.icache.avg_blocked_cycles::no_mshrs    84.333333                       # average number of cycles each access was blocked
system.cpu.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.icache.writebacks::.writebacks       145430                       # number of writebacks
system.cpu.icache.writebacks::total            145430                       # number of writebacks
system.cpu.icache.demand_mshr_hits::.cpu.inst          849                       # number of demand (read+write) MSHR hits
system.cpu.icache.demand_mshr_hits::total          849                       # number of demand (read+write) MSHR hits
system.cpu.icache.overall_mshr_hits::.cpu.inst          849                       # number of overall MSHR hits
system.cpu.icache.overall_mshr_hits::total          849                       # number of overall MSHR hits
system.cpu.icache.demand_mshr_misses::.cpu.inst       145941                       # number of demand (read+write) MSHR misses
system.cpu.icache.demand_mshr_misses::total       145941                       # number of demand (read+write) MSHR misses
system.cpu.icache.overall_mshr_misses::.cpu.inst       145941                       # number of overall MSHR misses
system.cpu.icache.overall_mshr_misses::total       145941                       # number of overall MSHR misses
system.cpu.icache.demand_mshr_miss_latency::.cpu.inst   1838125500                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::total   1838125500                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::.cpu.inst   1838125500                       # number of overall MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::total   1838125500                       # number of overall MSHR miss cycles
system.cpu.icache.demand_mshr_miss_rate::.cpu.inst     0.008315                       # mshr miss rate for demand accesses
system.cpu.icache.demand_mshr_miss_rate::total     0.008315                       # mshr miss rate for demand accesses
system.cpu.icache.overall_mshr_miss_rate::.cpu.inst     0.008315                       # mshr miss rate for overall accesses
system.cpu.icache.overall_mshr_miss_rate::total     0.008315                       # mshr miss rate for overall accesses
system.cpu.icache.demand_avg_mshr_miss_latency::.cpu.inst 12594.990441                       # average overall mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::total 12594.990441                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::.cpu.inst 12594.990441                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::total 12594.990441                       # average overall mshr miss latency
system.cpu.icache.replacements                 145430                       # number of replacements
system.cpu.icache.ReadReq_hits::.cpu.inst     17404011                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::total        17404011                       # number of ReadReq hits
system.cpu.icache.ReadReq_misses::.cpu.inst       146790                       # number of ReadReq misses
system.cpu.icache.ReadReq_misses::total        146790                       # number of ReadReq misses
system.cpu.icache.ReadReq_miss_latency::.cpu.inst   2014582000                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_miss_latency::total   2014582000                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_accesses::.cpu.inst     17550801                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::total     17550801                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_miss_rate::.cpu.inst     0.008364                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_miss_rate::total     0.008364                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_miss_latency::.cpu.inst 13724.245521                       # average ReadReq miss latency
system.cpu.icache.ReadReq_avg_miss_latency::total 13724.245521                       # average ReadReq miss latency
system.cpu.icache.ReadReq_mshr_hits::.cpu.inst          849                       # number of ReadReq MSHR hits
system.cpu.icache.ReadReq_mshr_hits::total          849                       # number of ReadReq MSHR hits
system.cpu.icache.ReadReq_mshr_misses::.cpu.inst       145941                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_misses::total       145941                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_miss_latency::.cpu.inst   1838125500                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_latency::total   1838125500                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_rate::.cpu.inst     0.008315                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_mshr_miss_rate::total     0.008315                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_mshr_miss_latency::.cpu.inst 12594.990441                       # average ReadReq mshr miss latency
system.cpu.icache.ReadReq_avg_mshr_miss_latency::total 12594.990441                       # average ReadReq mshr miss latency
system.cpu.icache.power_state.pwrStateResidencyTicks::UNDEFINED  41664170000                       # Cumulative time (in ticks) in various power states
system.cpu.icache.tags.tagsinuse           507.111248                       # Cycle average of tags in use
system.cpu.icache.tags.total_refs            17549952                       # Total number of references to valid blocks.
system.cpu.icache.tags.sampled_refs            145941                       # Sample count of references to valid blocks.
system.cpu.icache.tags.avg_refs            120.253746                       # Average number of references to valid blocks.
system.cpu.icache.tags.warmup_cycle             79500                       # Cycle when the warmup percentage was hit.
system.cpu.icache.tags.occ_blocks::.cpu.inst   507.111248                       # Average occupied blocks per requestor
system.cpu.icache.tags.occ_percent::.cpu.inst     0.990452                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::total     0.990452                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_task_id_blocks::1024          508                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::0            2                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::1            2                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::3            5                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::4          499                       # Occupied blocks per task id
system.cpu.icache.tags.occ_task_id_percent::1024     0.992188                       # Percentage of cache occupancy per task id
system.cpu.icache.tags.tag_accesses          35247543                       # Number of tag accesses
system.cpu.icache.tags.data_accesses         35247543                       # Number of data accesses
system.cpu.icache.tags.power_state.pwrStateResidencyTicks::UNDEFINED  41664170000                       # Cumulative time (in ticks) in various power states
system.cpu.interrupts.clk_domain.clock           8000                       # Clock period in ticks
system.cpu.itb.rdAccesses                           0                       # TLB accesses on read requests
system.cpu.itb.wrAccesses                    17551165                       # TLB accesses on write requests
system.cpu.itb.rdMisses                             0                       # TLB misses on read requests
system.cpu.itb.wrMisses                           502                       # TLB misses on write requests
system.cpu.itb.walker.power_state.pwrStateResidencyTicks::UNDEFINED  41664170000                       # Cumulative time (in ticks) in various power states
system.cpu.itb_walker_cache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.blocked::no_mshrs            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.blocked::no_targets            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.itb_walker_cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.itb_walker_cache.replacements            0                       # number of replacements
system.cpu.itb_walker_cache.power_state.pwrStateResidencyTicks::UNDEFINED  41664170000                       # Cumulative time (in ticks) in various power states
system.cpu.itb_walker_cache.tags.tagsinuse            0                       # Cycle average of tags in use
system.cpu.itb_walker_cache.tags.total_refs            0                       # Total number of references to valid blocks.
system.cpu.itb_walker_cache.tags.sampled_refs            0                       # Sample count of references to valid blocks.
system.cpu.itb_walker_cache.tags.avg_refs          nan                       # Average number of references to valid blocks.
system.cpu.itb_walker_cache.tags.warmup_cycle            0                       # Cycle when the warmup percentage was hit.
system.cpu.itb_walker_cache.tags.tag_accesses            0                       # Number of tag accesses
system.cpu.itb_walker_cache.tags.data_accesses            0                       # Number of data accesses
system.cpu.itb_walker_cache.tags.power_state.pwrStateResidencyTicks::UNDEFINED  41664170000                       # Cumulative time (in ticks) in various power states
system.cpu.lsq0.forwLoads                     4104483                       # Number of loads that had data forwarded from stores
system.cpu.lsq0.squashedLoads                 1536766                       # Number of loads squashed
system.cpu.lsq0.ignoredResponses                35614                       # Number of memory responses ignored because the instruction is squashed
system.cpu.lsq0.memOrderViolation                1316                       # Number of memory ordering violations
system.cpu.lsq0.squashedStores                 856316                       # Number of stores squashed
system.cpu.lsq0.rescheduledLoads                48032                       # Number of loads that were rescheduled
system.cpu.lsq0.blockedByCache                    453                       # Number of times an access to memory failed due to the cache being blocked
system.cpu.power_state.pwrStateResidencyTicks::ON  41664170000                       # Cumulative time (in ticks) in various power states
system.cpu.rename.squashCycles                 444029                       # Number of cycles rename is squashing
system.cpu.rename.idleCycles                 21156071                       # Number of cycles rename is idle
system.cpu.rename.blockCycles                 9995183                       # Number of cycles rename is blocking
system.cpu.rename.serializeStallCycles           2620                       # count of cycles rename stalledfor serializing inst
system.cpu.rename.runCycles                  31974248                       # Number of cycles rename is running
system.cpu.rename.unblockCycles              19667694                       # Number of cycles rename is unblocking
system.cpu.rename.renamedInsts              205695450                       # Number of instructions processed by rename
system.cpu.rename.ROBFullEvents                114798                       # Number of times rename has blocked due to ROB full
system.cpu.rename.IQFullEvents                 813376                       # Number of times rename has blocked due to IQ full
system.cpu.rename.LQFullEvents                    481                       # Number of times rename has blocked due to LQ full
system.cpu.rename.SQFullEvents               18492886                       # Number of times rename has blocked due to SQ full
system.cpu.rename.fullRegistersEvents              20                       # Number of times there has been no free registers
system.cpu.rename.renamedOperands           229154212                       # Number of destination operands rename has renamed
system.cpu.rename.lookups                   539568567                       # Number of register rename lookups that rename has made
system.cpu.rename.intLookups                317926624                       # Number of integer rename lookups
system.cpu.rename.fpLookups                   6224791                       # Number of floating rename lookups
system.cpu.rename.committedMaps             208332735                       # Number of HB maps that are committed
system.cpu.rename.undoneMaps                 20821419                       # Number of HB maps that are undone due to squashing
system.cpu.rename.serializing                      47                       # count of serializing insts renamed
system.cpu.rename.tempSerializing                  27                       # count of temporary serializing insts renamed
system.cpu.rename.skidInsts                  11860138                       # count of insts added to the skid buffer
system.cpu.rob.reads                        273966569                       # The number of ROB reads
system.cpu.rob.writes                       406483012                       # The number of ROB writes
system.cpu.thread_0.numInsts                100000001                       # Number of Instructions committed
system.cpu.thread_0.numOps                  188377356                       # Number of Ops committed
system.cpu.thread_0.numMemRefs                      0                       # Number of Memory References
system.cpu_clk_domain.clock                       500                       # Clock period in ticks
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.l2.demand_hits::.cpu.inst               144552                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu.data                50029                       # number of demand (read+write) hits
system.l2.demand_hits::total                   194581                       # number of demand (read+write) hits
system.l2.overall_hits::.cpu.inst              144552                       # number of overall hits
system.l2.overall_hits::.cpu.data               50029                       # number of overall hits
system.l2.overall_hits::total                  194581                       # number of overall hits
system.l2.demand_misses::.cpu.inst               1385                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu.data             209187                       # number of demand (read+write) misses
system.l2.demand_misses::total                 210572                       # number of demand (read+write) misses
system.l2.overall_misses::.cpu.inst              1385                       # number of overall misses
system.l2.overall_misses::.cpu.data            209187                       # number of overall misses
system.l2.overall_misses::total                210572                       # number of overall misses
system.l2.demand_miss_latency::.cpu.inst     96352500                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.cpu.data  17248321000                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::total      17344673500                       # number of demand (read+write) miss cycles
system.l2.overall_miss_latency::.cpu.inst     96352500                       # number of overall miss cycles
system.l2.overall_miss_latency::.cpu.data  17248321000                       # number of overall miss cycles
system.l2.overall_miss_latency::total     17344673500                       # number of overall miss cycles
system.l2.demand_accesses::.cpu.inst           145937                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu.data           259216                       # number of demand (read+write) accesses
system.l2.demand_accesses::total               405153                       # number of demand (read+write) accesses
system.l2.overall_accesses::.cpu.inst          145937                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu.data          259216                       # number of overall (read+write) accesses
system.l2.overall_accesses::total              405153                       # number of overall (read+write) accesses
system.l2.demand_miss_rate::.cpu.inst        0.009490                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu.data        0.806999                       # miss rate for demand accesses
system.l2.demand_miss_rate::total            0.519735                       # miss rate for demand accesses
system.l2.overall_miss_rate::.cpu.inst       0.009490                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu.data       0.806999                       # miss rate for overall accesses
system.l2.overall_miss_rate::total           0.519735                       # miss rate for overall accesses
system.l2.demand_avg_miss_latency::.cpu.inst 69568.592058                       # average overall miss latency
system.l2.demand_avg_miss_latency::.cpu.data 82454.076974                       # average overall miss latency
system.l2.demand_avg_miss_latency::total 82369.324981                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu.inst 69568.592058                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu.data 82454.076974                       # average overall miss latency
system.l2.overall_avg_miss_latency::total 82369.324981                       # average overall miss latency
system.l2.blocked_cycles::no_mshrs                  0                       # number of cycles access was blocked
system.l2.blocked_cycles::no_targets                0                       # number of cycles access was blocked
system.l2.blocked::no_mshrs                         0                       # number of cycles access was blocked
system.l2.blocked::no_targets                       0                       # number of cycles access was blocked
system.l2.avg_blocked_cycles::no_mshrs            nan                       # average number of cycles each access was blocked
system.l2.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2.writebacks::.writebacks              198764                       # number of writebacks
system.l2.writebacks::total                    198764                       # number of writebacks
system.l2.demand_mshr_misses::.cpu.inst          1385                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.cpu.data        209187                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::total            210572                       # number of demand (read+write) MSHR misses
system.l2.overall_mshr_misses::.cpu.inst         1385                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.cpu.data       209187                       # number of overall MSHR misses
system.l2.overall_mshr_misses::total           210572                       # number of overall MSHR misses
system.l2.demand_mshr_miss_latency::.cpu.inst     82200000                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.cpu.data  15120768250                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::total  15202968250                       # number of demand (read+write) MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu.inst     82200000                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu.data  15120768250                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::total  15202968250                       # number of overall MSHR miss cycles
system.l2.demand_mshr_miss_rate::.cpu.inst     0.009490                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.cpu.data     0.806999                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::total       0.519735                       # mshr miss rate for demand accesses
system.l2.overall_mshr_miss_rate::.cpu.inst     0.009490                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.cpu.data     0.806999                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::total      0.519735                       # mshr miss rate for overall accesses
system.l2.demand_avg_mshr_miss_latency::.cpu.inst 59350.180505                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.cpu.data 72283.498736                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::total 72198.432128                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu.inst 59350.180505                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu.data 72283.498736                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::total 72198.432128                       # average overall mshr miss latency
system.l2.replacements                         202708                       # number of replacements
system.l2.WritebackDirty_hits::.writebacks       243089                       # number of WritebackDirty hits
system.l2.WritebackDirty_hits::total           243089                       # number of WritebackDirty hits
system.l2.WritebackDirty_accesses::.writebacks       243089                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackDirty_accesses::total       243089                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackClean_hits::.writebacks       145429                       # number of WritebackClean hits
system.l2.WritebackClean_hits::total           145429                       # number of WritebackClean hits
system.l2.WritebackClean_accesses::.writebacks       145429                       # number of WritebackClean accesses(hits+misses)
system.l2.WritebackClean_accesses::total       145429                       # number of WritebackClean accesses(hits+misses)
system.l2.CleanEvict_mshr_misses::.writebacks           34                       # number of CleanEvict MSHR misses
system.l2.CleanEvict_mshr_misses::total            34                       # number of CleanEvict MSHR misses
system.l2.CleanEvict_mshr_miss_rate::.writebacks          inf                       # mshr miss rate for CleanEvict accesses
system.l2.CleanEvict_mshr_miss_rate::total          inf                       # mshr miss rate for CleanEvict accesses
system.l2.UpgradeReq_hits::.cpu.data                2                       # number of UpgradeReq hits
system.l2.UpgradeReq_hits::total                    2                       # number of UpgradeReq hits
system.l2.UpgradeReq_accesses::.cpu.data            2                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_accesses::total                2                       # number of UpgradeReq accesses(hits+misses)
system.l2.ReadExReq_hits::.cpu.data             19740                       # number of ReadExReq hits
system.l2.ReadExReq_hits::total                 19740                       # number of ReadExReq hits
system.l2.ReadExReq_misses::.cpu.data          161099                       # number of ReadExReq misses
system.l2.ReadExReq_misses::total              161099                       # number of ReadExReq misses
system.l2.ReadExReq_miss_latency::.cpu.data  13445623000                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::total   13445623000                       # number of ReadExReq miss cycles
system.l2.ReadExReq_accesses::.cpu.data        180839                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::total            180839                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_miss_rate::.cpu.data     0.890842                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::total         0.890842                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_miss_latency::.cpu.data 83461.865064                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::total 83461.865064                       # average ReadExReq miss latency
system.l2.ReadExReq_mshr_misses::.cpu.data       161099                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::total         161099                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_miss_latency::.cpu.data  11807651500                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::total  11807651500                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_rate::.cpu.data     0.890842                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::total     0.890842                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_mshr_miss_latency::.cpu.data 73294.381095                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::total 73294.381095                       # average ReadExReq mshr miss latency
system.l2.ReadCleanReq_hits::.cpu.inst         144552                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::total             144552                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_misses::.cpu.inst         1385                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::total             1385                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_miss_latency::.cpu.inst     96352500                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::total     96352500                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_accesses::.cpu.inst       145937                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::total         145937                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_miss_rate::.cpu.inst     0.009490                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::total      0.009490                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_miss_latency::.cpu.inst 69568.592058                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::total 69568.592058                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_mshr_misses::.cpu.inst         1385                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::total         1385                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_miss_latency::.cpu.inst     82200000                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::total     82200000                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_rate::.cpu.inst     0.009490                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::total     0.009490                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_mshr_miss_latency::.cpu.inst 59350.180505                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::total 59350.180505                       # average ReadCleanReq mshr miss latency
system.l2.ReadSharedReq_hits::.cpu.data         30289                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::total             30289                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_misses::.cpu.data        48088                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::total           48088                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_miss_latency::.cpu.data   3802698000                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::total   3802698000                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_accesses::.cpu.data        78377                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::total         78377                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_miss_rate::.cpu.data     0.613547                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::total     0.613547                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_miss_latency::.cpu.data 79077.898852                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::total 79077.898852                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_mshr_misses::.cpu.data        48088                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::total        48088                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_miss_latency::.cpu.data   3313116750                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::total   3313116750                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_rate::.cpu.data     0.613547                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::total     0.613547                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_mshr_miss_latency::.cpu.data 68896.954542                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::total 68896.954542                       # average ReadSharedReq mshr miss latency
system.l2.power_state.pwrStateResidencyTicks::UNDEFINED  41664170000                       # Cumulative time (in ticks) in various power states
system.l2.tags.tagsinuse                  8123.728463                       # Cycle average of tags in use
system.l2.tags.total_refs                      809139                       # Total number of references to valid blocks.
system.l2.tags.sampled_refs                    210900                       # Sample count of references to valid blocks.
system.l2.tags.avg_refs                      3.836600                       # Average number of references to valid blocks.
system.l2.tags.warmup_cycle                     68750                       # Cycle when the warmup percentage was hit.
system.l2.tags.occ_blocks::.writebacks      17.002288                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu.inst        38.466592                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu.data      8068.259583                       # Average occupied blocks per requestor
system.l2.tags.occ_percent::.writebacks      0.002075                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu.inst        0.004696                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu.data        0.984895                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::total            0.991666                       # Average percentage of cache occupancy
system.l2.tags.occ_task_id_blocks::1024          8192                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::0           17                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::1          142                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::2         2243                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::3         5627                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::4          163                       # Occupied blocks per task id
system.l2.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.l2.tags.tag_accesses                   6684284                       # Number of tag accesses
system.l2.tags.data_accesses                  6684284                       # Number of data accesses
system.l2.tags.power_state.pwrStateResidencyTicks::UNDEFINED  41664170000                       # Cumulative time (in ticks) in various power states
system.mem_ctrls.avgPriority_.writebacks::samples    198764.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu.inst::samples      1385.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu.data::samples    209180.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.priorityMinLatency      0.000000018750                       # per QoS priority minimum request to response latency (s)
system.mem_ctrls.priorityMaxLatency      0.000792484250                       # per QoS priority maximum request to response latency (s)
system.mem_ctrls.numReadWriteTurnArounds        11887                       # Number of turnarounds from READ to WRITE
system.mem_ctrls.numWriteReadTurnArounds        11887                       # Number of turnarounds from WRITE to READ
system.mem_ctrls.numStayReadState              611129                       # Number of times bus staying in READ state
system.mem_ctrls.numStayWriteState             186973                       # Number of times bus staying in WRITE state
system.mem_ctrls.readReqs                      210572                       # Number of read requests accepted
system.mem_ctrls.writeReqs                     198764                       # Number of write requests accepted
system.mem_ctrls.readBursts                    210572                       # Number of controller read bursts, including those serviced by the write queue
system.mem_ctrls.writeBursts                   198764                       # Number of controller write bursts, including those merged in the write queue
system.mem_ctrls.servicedByWrQ                      7                       # Number of controller read bursts serviced by the write queue
system.mem_ctrls.mergedWrBursts                     0                       # Number of controller write bursts merged with an existing one
system.mem_ctrls.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls.avgRdQLen                       1.28                       # Average read queue length when enqueuing
system.mem_ctrls.avgWrQLen                      25.01                       # Average write queue length when enqueuing
system.mem_ctrls.numRdRetry                         0                       # Number of times read queue was full causing retry
system.mem_ctrls.numWrRetry                         0                       # Number of times write queue was full causing retry
system.mem_ctrls.readPktSize::0                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::1                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::2                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::3                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::4                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::5                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::6                210572                       # Read request sizes (log2)
system.mem_ctrls.writePktSize::0                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::1                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::2                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::3                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::4                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::5                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::6               198764                       # Write request sizes (log2)
system.mem_ctrls.rdQLenPdf::0                  168570                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::1                   36021                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::2                    5879                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::3                      90                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::4                       5                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::5                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::6                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::7                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::8                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::9                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::10                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::11                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::12                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::13                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::14                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::15                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::16                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::17                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::18                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::19                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::20                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::21                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::22                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::23                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::24                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::25                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::26                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::27                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::28                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::29                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::30                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::31                      0                       # What read queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::0                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::1                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::2                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::3                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::4                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::5                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::6                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::7                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::8                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::9                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::10                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::11                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::12                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::13                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::14                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::15                   3735                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::16                   3767                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::17                  10511                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::18                  11775                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::19                  11971                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::20                  11937                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::21                  11952                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::22                  11961                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::23                  11959                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::24                  11970                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::25                  12001                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::26                  12121                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::27                  12162                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::28                  12369                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::29                  12776                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::30                  11983                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::31                  11896                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::32                  11887                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::33                     12                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::34                      4                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::35                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::36                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::37                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::38                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::39                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::40                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::41                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::42                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::43                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::44                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::45                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::46                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::47                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::48                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::49                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::50                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::51                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::52                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::53                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::54                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::55                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::56                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::57                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::58                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::59                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::60                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::61                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::62                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::63                      0                       # What write queue length does an incoming req see
system.mem_ctrls.rdPerTurnAround::samples        11887                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::mean      17.712795                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::gmean     16.845742                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::stdev     65.085634                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::0-255         11882     99.96%     99.96% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::256-511            3      0.03%     99.98% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::512-767            1      0.01%     99.99% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::6912-7167            1      0.01%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::total         11887                       # Reads before turning the bus around for writes
system.mem_ctrls.wrPerTurnAround::samples        11887                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::mean      16.718768                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::gmean     16.684579                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::stdev      1.092740                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::16             8099     68.13%     68.13% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::17               20      0.17%     68.30% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::18             2927     24.62%     92.93% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::19              698      5.87%     98.80% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::20              139      1.17%     99.97% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::21                4      0.03%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::total         11887                       # Writes before turning the bus around for reads
system.mem_ctrls.bytesReadWrQ                     448                       # Total number of bytes read from write queue
system.mem_ctrls.bytesReadSys                13476608                       # Total read bytes from the system interface side
system.mem_ctrls.bytesWrittenSys             12720896                       # Total written bytes from the system interface side
system.mem_ctrls.avgRdBWSys                    323.46                       # Average system read bandwidth in MiByte/s
system.mem_ctrls.avgWrBWSys                    305.32                       # Average system write bandwidth in MiByte/s
system.mem_ctrls.totGap                   41663924000                       # Total gap between requests
system.mem_ctrls.avgGap                     101784.17                       # Average gap between requests
system.mem_ctrls.requestorReadBytes::.cpu.inst        88640                       # Per-requestor bytes read from memory
system.mem_ctrls.requestorReadBytes::.cpu.data     13387520                       # Per-requestor bytes read from memory
system.mem_ctrls.requestorWriteBytes::.writebacks     12719104                       # Per-requestor bytes write to memory
system.mem_ctrls.requestorReadRate::.cpu.inst 2127487.479049744550                       # Per-requestor bytes read from memory rate (Bytes/sec)
system.mem_ctrls.requestorReadRate::.cpu.data 321319733.478430032730                       # Per-requestor bytes read from memory rate (Bytes/sec)
system.mem_ctrls.requestorWriteRate::.writebacks 305276788.185148060322                       # Per-requestor bytes write to memory rate (Bytes/sec)
system.mem_ctrls.requestorReadAccesses::.cpu.inst         1385                       # Per-requestor read serviced memory accesses
system.mem_ctrls.requestorReadAccesses::.cpu.data       209187                       # Per-requestor read serviced memory accesses
system.mem_ctrls.requestorWriteAccesses::.writebacks       198764                       # Per-requestor write serviced memory accesses
system.mem_ctrls.requestorReadTotalLat::.cpu.inst     36495000                       # Per-requestor read total memory access latency
system.mem_ctrls.requestorReadTotalLat::.cpu.data   8217584250                       # Per-requestor read total memory access latency
system.mem_ctrls.requestorWriteTotalLat::.writebacks 994620569000                       # Per-requestor write total memory access latency
system.mem_ctrls.requestorReadAvgLat::.cpu.inst     26350.18                       # Per-requestor read average memory access latency
system.mem_ctrls.requestorReadAvgLat::.cpu.data     39283.44                       # Per-requestor read average memory access latency
system.mem_ctrls.requestorWriteAvgLat::.writebacks   5004027.74                       # Per-requestor write average memory access latency
system.mem_ctrls.dram.bytes_read::.cpu.inst        88640                       # Number of bytes read from this memory
system.mem_ctrls.dram.bytes_read::.cpu.data     13387968                       # Number of bytes read from this memory
system.mem_ctrls.dram.bytes_read::total      13476608                       # Number of bytes read from this memory
system.mem_ctrls.dram.bytes_inst_read::.cpu.inst        88640                       # Number of instructions bytes read from this memory
system.mem_ctrls.dram.bytes_inst_read::total        88640                       # Number of instructions bytes read from this memory
system.mem_ctrls.dram.bytes_written::.writebacks     12720896                       # Number of bytes written to this memory
system.mem_ctrls.dram.bytes_written::total     12720896                       # Number of bytes written to this memory
system.mem_ctrls.dram.num_reads::.cpu.inst         1385                       # Number of read requests responded to by this memory
system.mem_ctrls.dram.num_reads::.cpu.data       209187                       # Number of read requests responded to by this memory
system.mem_ctrls.dram.num_reads::total         210572                       # Number of read requests responded to by this memory
system.mem_ctrls.dram.num_writes::.writebacks       198764                       # Number of write requests responded to by this memory
system.mem_ctrls.dram.num_writes::total        198764                       # Number of write requests responded to by this memory
system.mem_ctrls.dram.bw_read::.cpu.inst      2127487                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_read::.cpu.data    321330486                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_read::total        323457974                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_inst_read::.cpu.inst      2127487                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_inst_read::total      2127487                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_write::.writebacks    305319799                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_write::total       305319799                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_total::.writebacks    305319799                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.dram.bw_total::.cpu.inst      2127487                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.dram.bw_total::.cpu.data    321330486                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.dram.bw_total::total       628777772                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.dram.readBursts               210565                       # Number of DRAM read bursts
system.mem_ctrls.dram.writeBursts              198736                       # Number of DRAM write bursts
system.mem_ctrls.dram.perBankRdBursts::0        12930                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::1        13106                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::2        13065                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::3        13210                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::4        13268                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::5        13381                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::6        13124                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::7        13214                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::8        13283                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::9        13085                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::10        13040                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::11        13113                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::12        13215                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::13        13264                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::14        13115                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::15        13152                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::0        12181                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::1        12313                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::2        12394                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::3        12501                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::4        12479                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::5        12567                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::6        12385                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::7        12467                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::8        12540                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::9        12386                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::10        12318                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::11        12436                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::12        12433                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::13        12480                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::14        12388                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::15        12468                       # Per bank write bursts
system.mem_ctrls.dram.totQLat              4305985500                       # Total ticks spent queuing
system.mem_ctrls.dram.totBusLat            1052825000                       # Total ticks spent in databus transfers
system.mem_ctrls.dram.totMemAccLat         8254079250                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls.dram.avgQLat                20449.67                       # Average queueing delay per DRAM burst
system.mem_ctrls.dram.avgBusLat               5000.00                       # Average bus latency per DRAM burst
system.mem_ctrls.dram.avgMemAccLat           39199.67                       # Average memory access latency per DRAM burst
system.mem_ctrls.dram.readRowHits               77967                       # Number of row buffer hits during reads
system.mem_ctrls.dram.writeRowHits              91394                       # Number of row buffer hits during writes
system.mem_ctrls.dram.readRowHitRate            37.03                       # Row buffer hit rate for reads
system.mem_ctrls.dram.writeRowHitRate           45.99                       # Row buffer hit rate for writes
system.mem_ctrls.dram.bytesPerActivate::samples       239930                       # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::mean   109.175843                       # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::gmean    86.750234                       # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::stdev   110.585151                       # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::0-127       173955     72.50%     72.50% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::128-255        45316     18.89%     91.39% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::256-383         9544      3.98%     95.37% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::384-511         5208      2.17%     97.54% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::512-639         3497      1.46%     99.00% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::640-767         1313      0.55%     99.54% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::768-895          619      0.26%     99.80% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::896-1023          208      0.09%     99.89% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::1024-1151          270      0.11%    100.00% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::total       239930                       # Bytes accessed per row activation
system.mem_ctrls.dram.bytesRead              13476160                       # Total number of bytes read from DRAM
system.mem_ctrls.dram.bytesWritten           12719104                       # Total number of bytes written to DRAM
system.mem_ctrls.dram.avgRdBW              323.447221                       # Average DRAM read bandwidth in MiBytes/s
system.mem_ctrls.dram.avgWrBW              305.276788                       # Average DRAM write bandwidth in MiBytes/s
system.mem_ctrls.dram.peakBW                 12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls.dram.busUtil                    4.91                       # Data bus utilization in percentage
system.mem_ctrls.dram.busUtilRead                2.53                       # Data bus utilization in percentage for reads
system.mem_ctrls.dram.busUtilWrite               2.38                       # Data bus utilization in percentage for writes
system.mem_ctrls.dram.pageHitRate               41.38                       # Row buffer hit rate, read and write combined
system.mem_ctrls.dram.power_state.pwrStateResidencyTicks::UNDEFINED  41664170000                       # Cumulative time (in ticks) in various power states
system.mem_ctrls.dram.rank0.actEnergy       858028080                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.dram.rank0.preEnergy       456033765                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.dram.rank0.readEnergy      751827720                       # Energy for read commands per rank (pJ)
system.mem_ctrls.dram.rank0.writeEnergy     518278140                       # Energy for write commands per rank (pJ)
system.mem_ctrls.dram.rank0.refreshEnergy 3288324000.000000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.dram.rank0.actBackEnergy  17974894140                       # Energy for active background per rank (pJ)
system.mem_ctrls.dram.rank0.preBackEnergy    862288320                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.dram.rank0.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.dram.rank0.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.dram.rank0.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.dram.rank0.totalEnergy   24709674165                       # Total energy per rank (pJ)
system.mem_ctrls.dram.rank0.averagePower   593.067717                       # Core power per rank (mW)
system.mem_ctrls.dram.rank0.totalIdleTime            0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.dram.rank0.pwrStateTime::IDLE   2089943500                       # Time in different power states
system.mem_ctrls.dram.rank0.pwrStateTime::REF   1391000000                       # Time in different power states
system.mem_ctrls.dram.rank0.pwrStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.dram.rank0.pwrStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.dram.rank0.pwrStateTime::ACT  38183226500                       # Time in different power states
system.mem_ctrls.dram.rank0.pwrStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls.dram.rank1.actEnergy       855143520                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.dram.rank1.preEnergy       454500585                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.dram.rank1.readEnergy      751606380                       # Energy for read commands per rank (pJ)
system.mem_ctrls.dram.rank1.writeEnergy     519123780                       # Energy for write commands per rank (pJ)
system.mem_ctrls.dram.rank1.refreshEnergy 3288324000.000000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.dram.rank1.actBackEnergy  17962415130                       # Energy for active background per rank (pJ)
system.mem_ctrls.dram.rank1.preBackEnergy    872796960                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.dram.rank1.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.dram.rank1.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.dram.rank1.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.dram.rank1.totalEnergy   24703910355                       # Total energy per rank (pJ)
system.mem_ctrls.dram.rank1.averagePower   592.929377                       # Core power per rank (mW)
system.mem_ctrls.dram.rank1.totalIdleTime            0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.dram.rank1.pwrStateTime::IDLE   2116848500                       # Time in different power states
system.mem_ctrls.dram.rank1.pwrStateTime::REF   1391000000                       # Time in different power states
system.mem_ctrls.dram.rank1.pwrStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.dram.rank1.pwrStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.dram.rank1.pwrStateTime::ACT  38156321500                       # Time in different power states
system.mem_ctrls.dram.rank1.pwrStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls.power_state.pwrStateResidencyTicks::UNDEFINED  41664170000                       # Cumulative time (in ticks) in various power states
system.membus.trans_dist::ReadResp              49473                       # Transaction distribution
system.membus.trans_dist::WritebackDirty       198764                       # Transaction distribution
system.membus.trans_dist::CleanEvict             3088                       # Transaction distribution
system.membus.trans_dist::ReadExReq            161099                       # Transaction distribution
system.membus.trans_dist::ReadExResp           161099                       # Transaction distribution
system.membus.trans_dist::ReadSharedReq         49473                       # Transaction distribution
system.membus.pkt_count_system.l2.mem_side_port::system.mem_ctrls.port       622996                       # Packet count per connected requestor and responder (bytes)
system.membus.pkt_count_system.l2.mem_side_port::total       622996                       # Packet count per connected requestor and responder (bytes)
system.membus.pkt_count::total                 622996                       # Packet count per connected requestor and responder (bytes)
system.membus.pkt_size_system.l2.mem_side_port::system.mem_ctrls.port     26197504                       # Cumulative packet size per connected requestor and responder (bytes)
system.membus.pkt_size_system.l2.mem_side_port::total     26197504                       # Cumulative packet size per connected requestor and responder (bytes)
system.membus.pkt_size::total                26197504                       # Cumulative packet size per connected requestor and responder (bytes)
system.membus.snoops                                0                       # Total snoops (count)
system.membus.snoopTraffic                          0                       # Total snoop traffic (bytes)
system.membus.snoop_fanout::samples            210572                       # Request fanout histogram
system.membus.snoop_fanout::mean                    0                       # Request fanout histogram
system.membus.snoop_fanout::stdev                   0                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                  210572    100.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::1                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               0                       # Request fanout histogram
system.membus.snoop_fanout::total              210572                       # Request fanout histogram
system.membus.power_state.pwrStateResidencyTicks::UNDEFINED  41664170000                       # Cumulative time (in ticks) in various power states
system.membus.reqLayer2.occupancy           301870000                       # Layer occupancy (ticks)
system.membus.reqLayer2.utilization               0.7                       # Layer utilization (%)
system.membus.respLayer1.occupancy          263215000                       # Layer occupancy (ticks)
system.membus.respLayer1.utilization              0.6                       # Layer utilization (%)
system.tol2bus.trans_dist::ReadResp            224318                       # Transaction distribution
system.tol2bus.trans_dist::WritebackDirty       441853                       # Transaction distribution
system.tol2bus.trans_dist::WritebackClean       145430                       # Transaction distribution
system.tol2bus.trans_dist::CleanEvict           19559                       # Transaction distribution
system.tol2bus.trans_dist::UpgradeReq               2                       # Transaction distribution
system.tol2bus.trans_dist::UpgradeResp              2                       # Transaction distribution
system.tol2bus.trans_dist::ReadExReq           180839                       # Transaction distribution
system.tol2bus.trans_dist::ReadExResp          180839                       # Transaction distribution
system.tol2bus.trans_dist::ReadCleanReq        145941                       # Transaction distribution
system.tol2bus.trans_dist::ReadSharedReq        78377                       # Transaction distribution
system.tol2bus.pkt_count_system.cpu.icache.mem_side_port::system.l2.cpu_side_port       437308                       # Packet count per connected requestor and responder (bytes)
system.tol2bus.pkt_count_system.cpu.dcache.mem_side_port::system.l2.cpu_side_port       777140                       # Packet count per connected requestor and responder (bytes)
system.tol2bus.pkt_count::total               1214448                       # Packet count per connected requestor and responder (bytes)
system.tol2bus.pkt_size_system.cpu.icache.mem_side_port::system.l2.cpu_side_port     18647488                       # Cumulative packet size per connected requestor and responder (bytes)
system.tol2bus.pkt_size_system.cpu.dcache.mem_side_port::system.l2.cpu_side_port     32147520                       # Cumulative packet size per connected requestor and responder (bytes)
system.tol2bus.pkt_size::total               50795008                       # Cumulative packet size per connected requestor and responder (bytes)
system.tol2bus.snoops                          202712                       # Total snoops (count)
system.tol2bus.snoopTraffic                  12721152                       # Total snoop traffic (bytes)
system.tol2bus.snoop_fanout::samples           607867                       # Request fanout histogram
system.tol2bus.snoop_fanout::mean            0.001706                       # Request fanout histogram
system.tol2bus.snoop_fanout::stdev           0.041665                       # Request fanout histogram
system.tol2bus.snoop_fanout::underflows             0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::0                 606840     99.83%     99.83% # Request fanout histogram
system.tol2bus.snoop_fanout::1                   1017      0.17%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::2                     10      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::3                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::4                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::overflows              0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::min_value              0                       # Request fanout histogram
system.tol2bus.snoop_fanout::max_value              2                       # Request fanout histogram
system.tol2bus.snoop_fanout::total             607867                       # Request fanout histogram
system.tol2bus.power_state.pwrStateResidencyTicks::UNDEFINED  41664170000                       # Cumulative time (in ticks) in various power states
system.tol2bus.reqLayer0.occupancy          793165500                       # Layer occupancy (ticks)
system.tol2bus.reqLayer0.utilization              1.9                       # Layer utilization (%)
system.tol2bus.respLayer0.occupancy         218916490                       # Layer occupancy (ticks)
system.tol2bus.respLayer0.utilization             0.5                       # Layer utilization (%)
system.tol2bus.respLayer1.occupancy         388825499                       # Layer occupancy (ticks)
system.tol2bus.respLayer1.utilization             0.9                       # Layer utilization (%)
system.voltage_domain.voltage                       1                       # Voltage in Volts

---------- End Simulation Statistics   ----------
