{
  "board": {
    "3dviewports": [],
    "design_settings": {
      "defaults": {
        "board_outline_line_width": 0.049999999999999996,
        "copper_line_width": 0.19999999999999998,
        "copper_text_italic": false,
        "copper_text_size_h": 1.5,
        "copper_text_size_v": 1.5,
        "copper_text_thickness": 0.3,
        "copper_text_upright": false,
        "courtyard_line_width": 0.049999999999999996,
        "dimension_precision": 4,
        "dimension_units": 3,
        "dimensions": {
          "arrow_length": 1270000,
          "extension_offset": 500000,
          "keep_text_aligned": true,
          "suppress_zeroes": false,
          "text_position": 0,
          "units_format": 1
        },
        "fab_line_width": 0.09999999999999999,
        "fab_text_italic": false,
        "fab_text_size_h": 1.0,
        "fab_text_size_v": 1.0,
        "fab_text_thickness": 0.15,
        "fab_text_upright": false,
        "other_line_width": 0.09999999999999999,
        "other_text_italic": false,
        "other_text_size_h": 1.0,
        "other_text_size_v": 1.0,
        "other_text_thickness": 0.15,
        "other_text_upright": false,
        "pads": {
          "drill": 0.762,
          "height": 1.524,
          "width": 1.524
        },
        "silk_line_width": 0.09999999999999999,
        "silk_text_italic": false,
        "silk_text_size_h": 1.0,
        "silk_text_size_v": 1.0,
        "silk_text_thickness": 0.09999999999999999,
        "silk_text_upright": false,
        "zones": {
          "min_clearance": 0.5
        }
      },
      "diff_pair_dimensions": [],
      "drc_exclusions": [],
      "meta": {
        "version": 2
      },
      "rule_severities": {
        "annular_width": "error",
        "clearance": "error",
        "connection_width": "warning",
        "copper_edge_clearance": "error",
        "copper_sliver": "warning",
        "courtyards_overlap": "error",
        "diff_pair_gap_out_of_range": "error",
        "diff_pair_uncoupled_length_too_long": "error",
        "drill_out_of_range": "error",
        "duplicate_footprints": "warning",
        "extra_footprint": "warning",
        "footprint": "error",
        "footprint_type_mismatch": "ignore",
        "hole_clearance": "error",
        "hole_near_hole": "error",
        "invalid_outline": "error",
        "isolated_copper": "warning",
        "item_on_disabled_layer": "error",
        "items_not_allowed": "error",
        "length_out_of_range": "error",
        "lib_footprint_issues": "warning",
        "lib_footprint_mismatch": "warning",
        "malformed_courtyard": "error",
        "microvia_drill_out_of_range": "error",
        "missing_courtyard": "ignore",
        "missing_footprint": "warning",
        "net_conflict": "warning",
        "npth_inside_courtyard": "ignore",
        "padstack": "warning",
        "pth_inside_courtyard": "ignore",
        "shorting_items": "error",
        "silk_edge_clearance": "warning",
        "silk_over_copper": "warning",
        "silk_overlap": "warning",
        "skew_out_of_range": "error",
        "solder_mask_bridge": "error",
        "starved_thermal": "error",
        "text_height": "warning",
        "text_thickness": "warning",
        "through_hole_pad_without_hole": "error",
        "too_many_vias": "error",
        "track_dangling": "warning",
        "track_width": "error",
        "tracks_crossing": "error",
        "unconnected_items": "error",
        "unresolved_variable": "error",
        "via_dangling": "warning",
        "zones_intersect": "error"
      },
      "rules": {
        "max_error": 0.005,
        "min_clearance": 0.0,
        "min_connection": 0.0,
        "min_copper_edge_clearance": 0.01,
        "min_hole_clearance": 0.25,
        "min_hole_to_hole": 0.25,
        "min_microvia_diameter": 0.19999999999999998,
        "min_microvia_drill": 0.09999999999999999,
        "min_resolved_spokes": 2,
        "min_silk_clearance": 0.0,
        "min_text_height": 0.7999999999999999,
        "min_text_thickness": 0.08,
        "min_through_hole_diameter": 0.3,
        "min_track_width": 0.0,
        "min_via_annular_width": 0.09999999999999999,
        "min_via_diameter": 0.5,
        "solder_mask_to_copper_clearance": 0.0,
        "use_height_for_length_calcs": true
      },
      "teardrop_options": [
        {
          "td_allow_use_two_tracks": true,
          "td_curve_segcount": 5,
          "td_on_pad_in_zone": false,
          "td_onpadsmd": true,
          "td_onroundshapesonly": false,
          "td_ontrackend": false,
          "td_onviapad": true
        }
      ],
      "teardrop_parameters": [
        {
          "td_curve_segcount": 0,
          "td_height_ratio": 1.0,
          "td_length_ratio": 0.5,
          "td_maxheight": 2.0,
          "td_maxlen": 1.0,
          "td_target_name": "td_round_shape",
          "td_width_to_size_filter_ratio": 0.9
        },
        {
          "td_curve_segcount": 0,
          "td_height_ratio": 1.0,
          "td_length_ratio": 0.5,
          "td_maxheight": 2.0,
          "td_maxlen": 1.0,
          "td_target_name": "td_rect_shape",
          "td_width_to_size_filter_ratio": 0.9
        },
        {
          "td_curve_segcount": 0,
          "td_height_ratio": 1.0,
          "td_length_ratio": 0.5,
          "td_maxheight": 2.0,
          "td_maxlen": 1.0,
          "td_target_name": "td_track_end",
          "td_width_to_size_filter_ratio": 0.9
        }
      ],
      "track_widths": [],
      "via_dimensions": [],
      "zones_allow_external_fillets": false
    },
    "layer_presets": [],
    "viewports": []
  },
  "boards": [],
  "cvpcb": {
    "equivalence_files": []
  },
  "libraries": {
    "pinned_footprint_libs": [],
    "pinned_symbol_libs": []
  },
  "meta": {
    "filename": "novena_pvt2_a.kicad_pro",
    "version": 1
  },
  "net_settings": {
    "classes": [
      {
        "bus_width": 12,
        "clearance": 0.2,
        "diff_pair_gap": 0.25,
        "diff_pair_via_gap": 0.25,
        "diff_pair_width": 0.2,
        "line_style": 0,
        "microvia_diameter": 0.3,
        "microvia_drill": 0.1,
        "name": "Default",
        "pcb_color": "rgba(0, 0, 0, 0.000)",
        "schematic_color": "rgba(0, 0, 0, 0.000)",
        "track_width": 0.2,
        "via_diameter": 0.6,
        "via_drill": 0.3,
        "wire_width": 6
      },
      {
        "bus_width": 12,
        "clearance": 0.2,
        "diff_pair_gap": 0.25,
        "diff_pair_via_gap": 0.25,
        "diff_pair_width": 0.2,
        "line_style": 0,
        "microvia_diameter": 0.3,
        "microvia_drill": 0.1,
        "name": "AUD_CLK",
        "pcb_color": "rgba(0, 0, 0, 0.000)",
        "schematic_color": "rgba(0, 0, 0, 0.000)",
        "track_width": 0.2,
        "via_diameter": 0.6,
        "via_drill": 0.3,
        "wire_width": 6
      },
      {
        "bus_width": 12,
        "clearance": 0.2,
        "diff_pair_gap": 0.25,
        "diff_pair_via_gap": 0.25,
        "diff_pair_width": 0.2,
        "line_style": 0,
        "microvia_diameter": 0.3,
        "microvia_drill": 0.1,
        "name": "All Nets",
        "pcb_color": "rgba(0, 0, 0, 0.000)",
        "schematic_color": "rgba(0, 0, 0, 0.000)",
        "track_width": 0.2,
        "via_diameter": 0.6,
        "via_drill": 0.3,
        "wire_width": 6
      },
      {
        "bus_width": 12,
        "clearance": 0.2,
        "diff_pair_gap": 0.25,
        "diff_pair_via_gap": 0.25,
        "diff_pair_width": 0.2,
        "line_style": 0,
        "microvia_diameter": 0.3,
        "microvia_drill": 0.1,
        "name": "CCLK",
        "pcb_color": "rgba(0, 0, 0, 0.000)",
        "schematic_color": "rgba(0, 0, 0, 0.000)",
        "track_width": 0.2,
        "via_diameter": 0.6,
        "via_drill": 0.3,
        "wire_width": 6
      },
      {
        "bus_width": 12,
        "clearance": 0.2,
        "diff_pair_gap": 0.25,
        "diff_pair_via_gap": 0.25,
        "diff_pair_width": 0.2,
        "line_style": 0,
        "microvia_diameter": 0.3,
        "microvia_drill": 0.1,
        "name": "DDR_CLK0",
        "pcb_color": "rgba(0, 0, 0, 0.000)",
        "schematic_color": "rgba(0, 0, 0, 0.000)",
        "track_width": 0.2,
        "via_diameter": 0.6,
        "via_drill": 0.3,
        "wire_width": 6
      },
      {
        "bus_width": 12,
        "clearance": 0.2,
        "diff_pair_gap": 0.25,
        "diff_pair_via_gap": 0.25,
        "diff_pair_width": 0.2,
        "line_style": 0,
        "microvia_diameter": 0.3,
        "microvia_drill": 0.1,
        "name": "DDR_CLK1",
        "pcb_color": "rgba(0, 0, 0, 0.000)",
        "schematic_color": "rgba(0, 0, 0, 0.000)",
        "track_width": 0.2,
        "via_diameter": 0.6,
        "via_drill": 0.3,
        "wire_width": 6
      },
      {
        "bus_width": 12,
        "clearance": 0.2,
        "diff_pair_gap": 0.25,
        "diff_pair_via_gap": 0.25,
        "diff_pair_width": 0.2,
        "line_style": 0,
        "microvia_diameter": 0.3,
        "microvia_drill": 0.1,
        "name": "DDR_CTL",
        "pcb_color": "rgba(0, 0, 0, 0.000)",
        "schematic_color": "rgba(0, 0, 0, 0.000)",
        "track_width": 0.2,
        "via_diameter": 0.6,
        "via_drill": 0.3,
        "wire_width": 6
      },
      {
        "bus_width": 12,
        "clearance": 0.2,
        "diff_pair_gap": 0.25,
        "diff_pair_via_gap": 0.25,
        "diff_pair_width": 0.2,
        "line_style": 0,
        "microvia_diameter": 0.3,
        "microvia_drill": 0.1,
        "name": "DDR_D0",
        "pcb_color": "rgba(0, 0, 0, 0.000)",
        "schematic_color": "rgba(0, 0, 0, 0.000)",
        "track_width": 0.2,
        "via_diameter": 0.6,
        "via_drill": 0.3,
        "wire_width": 6
      },
      {
        "bus_width": 12,
        "clearance": 0.2,
        "diff_pair_gap": 0.25,
        "diff_pair_via_gap": 0.25,
        "diff_pair_width": 0.2,
        "line_style": 0,
        "microvia_diameter": 0.3,
        "microvia_drill": 0.1,
        "name": "DDR_D1",
        "pcb_color": "rgba(0, 0, 0, 0.000)",
        "schematic_color": "rgba(0, 0, 0, 0.000)",
        "track_width": 0.2,
        "via_diameter": 0.6,
        "via_drill": 0.3,
        "wire_width": 6
      },
      {
        "bus_width": 12,
        "clearance": 0.2,
        "diff_pair_gap": 0.25,
        "diff_pair_via_gap": 0.25,
        "diff_pair_width": 0.2,
        "line_style": 0,
        "microvia_diameter": 0.3,
        "microvia_drill": 0.1,
        "name": "DDR_D2",
        "pcb_color": "rgba(0, 0, 0, 0.000)",
        "schematic_color": "rgba(0, 0, 0, 0.000)",
        "track_width": 0.2,
        "via_diameter": 0.6,
        "via_drill": 0.3,
        "wire_width": 6
      },
      {
        "bus_width": 12,
        "clearance": 0.2,
        "diff_pair_gap": 0.25,
        "diff_pair_via_gap": 0.25,
        "diff_pair_width": 0.2,
        "line_style": 0,
        "microvia_diameter": 0.3,
        "microvia_drill": 0.1,
        "name": "DDR_D3",
        "pcb_color": "rgba(0, 0, 0, 0.000)",
        "schematic_color": "rgba(0, 0, 0, 0.000)",
        "track_width": 0.2,
        "via_diameter": 0.6,
        "via_drill": 0.3,
        "wire_width": 6
      },
      {
        "bus_width": 12,
        "clearance": 0.2,
        "diff_pair_gap": 0.25,
        "diff_pair_via_gap": 0.25,
        "diff_pair_width": 0.2,
        "line_style": 0,
        "microvia_diameter": 0.3,
        "microvia_drill": 0.1,
        "name": "DDR_D4",
        "pcb_color": "rgba(0, 0, 0, 0.000)",
        "schematic_color": "rgba(0, 0, 0, 0.000)",
        "track_width": 0.2,
        "via_diameter": 0.6,
        "via_drill": 0.3,
        "wire_width": 6
      },
      {
        "bus_width": 12,
        "clearance": 0.2,
        "diff_pair_gap": 0.25,
        "diff_pair_via_gap": 0.25,
        "diff_pair_width": 0.2,
        "line_style": 0,
        "microvia_diameter": 0.3,
        "microvia_drill": 0.1,
        "name": "DDR_D5",
        "pcb_color": "rgba(0, 0, 0, 0.000)",
        "schematic_color": "rgba(0, 0, 0, 0.000)",
        "track_width": 0.2,
        "via_diameter": 0.6,
        "via_drill": 0.3,
        "wire_width": 6
      },
      {
        "bus_width": 12,
        "clearance": 0.2,
        "diff_pair_gap": 0.25,
        "diff_pair_via_gap": 0.25,
        "diff_pair_width": 0.2,
        "line_style": 0,
        "microvia_diameter": 0.3,
        "microvia_drill": 0.1,
        "name": "DDR_D6",
        "pcb_color": "rgba(0, 0, 0, 0.000)",
        "schematic_color": "rgba(0, 0, 0, 0.000)",
        "track_width": 0.2,
        "via_diameter": 0.6,
        "via_drill": 0.3,
        "wire_width": 6
      },
      {
        "bus_width": 12,
        "clearance": 0.2,
        "diff_pair_gap": 0.25,
        "diff_pair_via_gap": 0.25,
        "diff_pair_width": 0.2,
        "line_style": 0,
        "microvia_diameter": 0.3,
        "microvia_drill": 0.1,
        "name": "DDR_D7",
        "pcb_color": "rgba(0, 0, 0, 0.000)",
        "schematic_color": "rgba(0, 0, 0, 0.000)",
        "track_width": 0.2,
        "via_diameter": 0.6,
        "via_drill": 0.3,
        "wire_width": 6
      },
      {
        "bus_width": 12,
        "clearance": 0.2,
        "diff_pair_gap": 0.25,
        "diff_pair_via_gap": 0.25,
        "diff_pair_width": 0.2,
        "line_style": 0,
        "microvia_diameter": 0.3,
        "microvia_drill": 0.1,
        "name": "FDDR_C",
        "pcb_color": "rgba(0, 0, 0, 0.000)",
        "schematic_color": "rgba(0, 0, 0, 0.000)",
        "track_width": 0.2,
        "via_diameter": 0.6,
        "via_drill": 0.3,
        "wire_width": 6
      },
      {
        "bus_width": 12,
        "clearance": 0.2,
        "diff_pair_gap": 0.25,
        "diff_pair_via_gap": 0.25,
        "diff_pair_width": 0.2,
        "line_style": 0,
        "microvia_diameter": 0.3,
        "microvia_drill": 0.1,
        "name": "FDDR_D",
        "pcb_color": "rgba(0, 0, 0, 0.000)",
        "schematic_color": "rgba(0, 0, 0, 0.000)",
        "track_width": 0.2,
        "via_diameter": 0.6,
        "via_drill": 0.3,
        "wire_width": 6
      },
      {
        "bus_width": 12,
        "clearance": 0.2,
        "diff_pair_gap": 0.25,
        "diff_pair_via_gap": 0.25,
        "diff_pair_width": 0.2,
        "line_style": 0,
        "microvia_diameter": 0.3,
        "microvia_drill": 0.1,
        "name": "FDDR_DH",
        "pcb_color": "rgba(0, 0, 0, 0.000)",
        "schematic_color": "rgba(0, 0, 0, 0.000)",
        "track_width": 0.2,
        "via_diameter": 0.6,
        "via_drill": 0.3,
        "wire_width": 6
      },
      {
        "bus_width": 12,
        "clearance": 0.2,
        "diff_pair_gap": 0.25,
        "diff_pair_via_gap": 0.25,
        "diff_pair_width": 0.2,
        "line_style": 0,
        "microvia_diameter": 0.3,
        "microvia_drill": 0.1,
        "name": "HDMI_TX",
        "pcb_color": "rgba(0, 0, 0, 0.000)",
        "schematic_color": "rgba(0, 0, 0, 0.000)",
        "track_width": 0.2,
        "via_diameter": 0.6,
        "via_drill": 0.3,
        "wire_width": 6
      },
      {
        "bus_width": 12,
        "clearance": 0.2,
        "diff_pair_gap": 0.25,
        "diff_pair_via_gap": 0.25,
        "diff_pair_width": 0.2,
        "line_style": 0,
        "microvia_diameter": 0.3,
        "microvia_drill": 0.1,
        "name": "PCIE_CLK",
        "pcb_color": "rgba(0, 0, 0, 0.000)",
        "schematic_color": "rgba(0, 0, 0, 0.000)",
        "track_width": 0.2,
        "via_diameter": 0.6,
        "via_drill": 0.3,
        "wire_width": 6
      },
      {
        "bus_width": 12,
        "clearance": 0.2,
        "diff_pair_gap": 0.25,
        "diff_pair_via_gap": 0.25,
        "diff_pair_width": 0.2,
        "line_style": 0,
        "microvia_diameter": 0.3,
        "microvia_drill": 0.1,
        "name": "PCIE_CLKX",
        "pcb_color": "rgba(0, 0, 0, 0.000)",
        "schematic_color": "rgba(0, 0, 0, 0.000)",
        "track_width": 0.2,
        "via_diameter": 0.6,
        "via_drill": 0.3,
        "wire_width": 6
      },
      {
        "bus_width": 12,
        "clearance": 0.2,
        "diff_pair_gap": 0.25,
        "diff_pair_via_gap": 0.25,
        "diff_pair_width": 0.2,
        "line_style": 0,
        "microvia_diameter": 0.3,
        "microvia_drill": 0.1,
        "name": "PCIE_DAT",
        "pcb_color": "rgba(0, 0, 0, 0.000)",
        "schematic_color": "rgba(0, 0, 0, 0.000)",
        "track_width": 0.2,
        "via_diameter": 0.6,
        "via_drill": 0.3,
        "wire_width": 6
      },
      {
        "bus_width": 12,
        "clearance": 0.2,
        "diff_pair_gap": 0.25,
        "diff_pair_via_gap": 0.25,
        "diff_pair_width": 0.2,
        "line_style": 0,
        "microvia_diameter": 0.3,
        "microvia_drill": 0.1,
        "name": "PCIE_DATX",
        "pcb_color": "rgba(0, 0, 0, 0.000)",
        "schematic_color": "rgba(0, 0, 0, 0.000)",
        "track_width": 0.2,
        "via_diameter": 0.6,
        "via_drill": 0.3,
        "wire_width": 6
      },
      {
        "bus_width": 12,
        "clearance": 0.2,
        "diff_pair_gap": 0.25,
        "diff_pair_via_gap": 0.25,
        "diff_pair_width": 0.2,
        "line_style": 0,
        "microvia_diameter": 0.3,
        "microvia_drill": 0.1,
        "name": "RGM_CLK",
        "pcb_color": "rgba(0, 0, 0, 0.000)",
        "schematic_color": "rgba(0, 0, 0, 0.000)",
        "track_width": 0.2,
        "via_diameter": 0.6,
        "via_drill": 0.3,
        "wire_width": 6
      },
      {
        "bus_width": 12,
        "clearance": 0.2,
        "diff_pair_gap": 0.25,
        "diff_pair_via_gap": 0.25,
        "diff_pair_width": 0.2,
        "line_style": 0,
        "microvia_diameter": 0.3,
        "microvia_drill": 0.1,
        "name": "SATA_NETS",
        "pcb_color": "rgba(0, 0, 0, 0.000)",
        "schematic_color": "rgba(0, 0, 0, 0.000)",
        "track_width": 0.2,
        "via_diameter": 0.6,
        "via_drill": 0.3,
        "wire_width": 6
      },
      {
        "bus_width": 12,
        "clearance": 0.2,
        "diff_pair_gap": 0.25,
        "diff_pair_via_gap": 0.25,
        "diff_pair_width": 0.2,
        "line_style": 0,
        "microvia_diameter": 0.3,
        "microvia_drill": 0.1,
        "name": "USB_NETS",
        "pcb_color": "rgba(0, 0, 0, 0.000)",
        "schematic_color": "rgba(0, 0, 0, 0.000)",
        "track_width": 0.2,
        "via_diameter": 0.6,
        "via_drill": 0.3,
        "wire_width": 6
      }
    ],
    "meta": {
      "version": 3
    },
    "net_colors": null,
    "netclass_assignments": null,
    "netclass_patterns": [
      {
        "netclass": "FDDR_DH",
        "pattern": "F_UDM"
      },
      {
        "netclass": "FDDR_DH",
        "pattern": "F_DDR3_D15"
      },
      {
        "netclass": "FDDR_DH",
        "pattern": "F_DDR3_D14"
      },
      {
        "netclass": "FDDR_DH",
        "pattern": "F_DDR3_D13"
      },
      {
        "netclass": "FDDR_DH",
        "pattern": "F_DDR3_D12"
      },
      {
        "netclass": "FDDR_DH",
        "pattern": "F_DDR3_D11"
      },
      {
        "netclass": "FDDR_DH",
        "pattern": "F_DDR3_D10"
      },
      {
        "netclass": "FDDR_DH",
        "pattern": "F_DDR3_D9"
      },
      {
        "netclass": "FDDR_DH",
        "pattern": "F_DDR3_D8"
      },
      {
        "netclass": "CCLK",
        "pattern": "ECSPI3_SCLK"
      },
      {
        "netclass": "DDR_CTL",
        "pattern": "DDR3_WE"
      },
      {
        "netclass": "DDR_CTL",
        "pattern": "DDR3_RESET"
      },
      {
        "netclass": "DDR_CTL",
        "pattern": "DDR3_RAS"
      },
      {
        "netclass": "DDR_CTL",
        "pattern": "DDR3_ODT1"
      },
      {
        "netclass": "DDR_CTL",
        "pattern": "DDR3_ODT0"
      },
      {
        "netclass": "DDR_CTL",
        "pattern": "DDR3_CS1"
      },
      {
        "netclass": "DDR_CTL",
        "pattern": "DDR3_CS0"
      },
      {
        "netclass": "DDR_CTL",
        "pattern": "DDR3_CKE1"
      },
      {
        "netclass": "DDR_CTL",
        "pattern": "DDR3_CKE0"
      },
      {
        "netclass": "DDR_CTL",
        "pattern": "DDR3_CAS"
      },
      {
        "netclass": "DDR_CTL",
        "pattern": "DDR3_BA2"
      },
      {
        "netclass": "DDR_CTL",
        "pattern": "DDR3_BA1"
      },
      {
        "netclass": "DDR_CTL",
        "pattern": "DDR3_BA0"
      },
      {
        "netclass": "DDR_CTL",
        "pattern": "DDR3_A15"
      },
      {
        "netclass": "DDR_CTL",
        "pattern": "DDR3_A14"
      },
      {
        "netclass": "DDR_CTL",
        "pattern": "DDR3_A13"
      },
      {
        "netclass": "DDR_CTL",
        "pattern": "DDR3_A12"
      },
      {
        "netclass": "DDR_CTL",
        "pattern": "DDR3_A11"
      },
      {
        "netclass": "DDR_CTL",
        "pattern": "DDR3_A10"
      },
      {
        "netclass": "DDR_CTL",
        "pattern": "DDR3_A9"
      },
      {
        "netclass": "DDR_CTL",
        "pattern": "DDR3_A8"
      },
      {
        "netclass": "DDR_CTL",
        "pattern": "DDR3_A7"
      },
      {
        "netclass": "DDR_CTL",
        "pattern": "DDR3_A6"
      },
      {
        "netclass": "DDR_CTL",
        "pattern": "DDR3_A5"
      },
      {
        "netclass": "DDR_CTL",
        "pattern": "DDR3_A4"
      },
      {
        "netclass": "DDR_CTL",
        "pattern": "DDR3_A3"
      },
      {
        "netclass": "DDR_CTL",
        "pattern": "DDR3_A2"
      },
      {
        "netclass": "DDR_CTL",
        "pattern": "DDR3_A1"
      },
      {
        "netclass": "DDR_CTL",
        "pattern": "DDR3_A0"
      },
      {
        "netclass": "DDR_CLK1",
        "pattern": "DDR3_CK1_P"
      },
      {
        "netclass": "DDR_CLK1",
        "pattern": "DDR3_CK1_N"
      },
      {
        "netclass": "DDR_CLK0",
        "pattern": "DDR3_CK0_P"
      },
      {
        "netclass": "DDR_CLK0",
        "pattern": "DDR3_CK0_N"
      },
      {
        "netclass": "RGM_CLK",
        "pattern": "RGMII_REF_CLK"
      },
      {
        "netclass": "RGM_CLK",
        "pattern": "RGMII_RXCLK"
      },
      {
        "netclass": "RGM_CLK",
        "pattern": "RGMII_RXD0"
      },
      {
        "netclass": "RGM_CLK",
        "pattern": "RGMII_RXD1"
      },
      {
        "netclass": "RGM_CLK",
        "pattern": "RGMII_RXD2"
      },
      {
        "netclass": "RGM_CLK",
        "pattern": "RGMII_RXD3"
      },
      {
        "netclass": "RGM_CLK",
        "pattern": "RGMII_RXDV"
      },
      {
        "netclass": "RGM_CLK",
        "pattern": "RGMII_TXCLK"
      },
      {
        "netclass": "RGM_CLK",
        "pattern": "RGMII_TXD0"
      },
      {
        "netclass": "RGM_CLK",
        "pattern": "RGMII_TXD1"
      },
      {
        "netclass": "RGM_CLK",
        "pattern": "RGMII_TXD2"
      },
      {
        "netclass": "RGM_CLK",
        "pattern": "RGMII_TXD3"
      },
      {
        "netclass": "RGM_CLK",
        "pattern": "RGMII_TXEN"
      },
      {
        "netclass": "RGM_CLK",
        "pattern": "RGMII_RDELAY"
      },
      {
        "netclass": "RGM_CLK",
        "pattern": "RGMII_RXCLK_D"
      },
      {
        "netclass": "RGM_CLK",
        "pattern": "RGMII_TDEL5A"
      },
      {
        "netclass": "RGM_CLK",
        "pattern": "RGMII_TDEL5B"
      },
      {
        "netclass": "RGM_CLK",
        "pattern": "RGMII_TDEL10"
      },
      {
        "netclass": "RGM_CLK",
        "pattern": "RGMII_TXCLK_D"
      },
      {
        "netclass": "USB_NETS",
        "pattern": "USB_ETHI_P"
      },
      {
        "netclass": "USB_NETS",
        "pattern": "USB_ETHI_N"
      },
      {
        "netclass": "USB_NETS",
        "pattern": "USB_VID_P"
      },
      {
        "netclass": "USB_NETS",
        "pattern": "USB_VID_N"
      },
      {
        "netclass": "USB_NETS",
        "pattern": "USB_PCI_P"
      },
      {
        "netclass": "USB_NETS",
        "pattern": "USB_PCI_N"
      },
      {
        "netclass": "USB_NETS",
        "pattern": "USB_OTG_P"
      },
      {
        "netclass": "USB_NETS",
        "pattern": "USB_OTG_N"
      },
      {
        "netclass": "USB_NETS",
        "pattern": "USB_OPT_P"
      },
      {
        "netclass": "USB_NETS",
        "pattern": "USB_OPT_N"
      },
      {
        "netclass": "USB_NETS",
        "pattern": "USB_MOUSE_P"
      },
      {
        "netclass": "USB_NETS",
        "pattern": "USB_MOUSE_N"
      },
      {
        "netclass": "USB_NETS",
        "pattern": "USB_KBD_P"
      },
      {
        "netclass": "USB_NETS",
        "pattern": "USB_KBD_N"
      },
      {
        "netclass": "USB_NETS",
        "pattern": "USB_H1_D_P"
      },
      {
        "netclass": "USB_NETS",
        "pattern": "USB_H1_D_N"
      },
      {
        "netclass": "USB_NETS",
        "pattern": "USB_EXT2_P"
      },
      {
        "netclass": "USB_NETS",
        "pattern": "USB_EXT2_N"
      },
      {
        "netclass": "USB_NETS",
        "pattern": "USB_EXT1_P"
      },
      {
        "netclass": "USB_NETS",
        "pattern": "USB_EXT1_N"
      },
      {
        "netclass": "USB_NETS",
        "pattern": "USB_ETH_P"
      },
      {
        "netclass": "USB_NETS",
        "pattern": "USB_ETH_N"
      },
      {
        "netclass": "SATA_NETS",
        "pattern": "SATAC_TX_P"
      },
      {
        "netclass": "SATA_NETS",
        "pattern": "SATAC_TX_N"
      },
      {
        "netclass": "SATA_NETS",
        "pattern": "SATAC_RX_P"
      },
      {
        "netclass": "SATA_NETS",
        "pattern": "SATAC_RX_N"
      },
      {
        "netclass": "SATA_NETS",
        "pattern": "SATA_TX_P"
      },
      {
        "netclass": "SATA_NETS",
        "pattern": "SATA_TX_N"
      },
      {
        "netclass": "SATA_NETS",
        "pattern": "SATA_RX_P"
      },
      {
        "netclass": "SATA_NETS",
        "pattern": "SATA_RX_N"
      },
      {
        "netclass": "PCIE_DATX",
        "pattern": "PCIE_TXX_P"
      },
      {
        "netclass": "PCIE_DATX",
        "pattern": "PCIE_TXX_N"
      },
      {
        "netclass": "PCIE_DATX",
        "pattern": "PCIE_RXX_P"
      },
      {
        "netclass": "PCIE_DATX",
        "pattern": "PCIE_RXX_N"
      },
      {
        "netclass": "PCIE_DAT",
        "pattern": "PCIE_TX_P"
      },
      {
        "netclass": "PCIE_DAT",
        "pattern": "PCIE_TX_N"
      },
      {
        "netclass": "PCIE_DAT",
        "pattern": "PCIE_RX_P"
      },
      {
        "netclass": "PCIE_DAT",
        "pattern": "PCIE_RX_N"
      },
      {
        "netclass": "PCIE_CLKX",
        "pattern": "PCIE_REFCLKX_P"
      },
      {
        "netclass": "PCIE_CLKX",
        "pattern": "PCIE_REFCLKX_N"
      },
      {
        "netclass": "PCIE_CLK",
        "pattern": "PCIE_REFCLK_P"
      },
      {
        "netclass": "PCIE_CLK",
        "pattern": "PCIE_REFCLK_N"
      },
      {
        "netclass": "HDMI_TX",
        "pattern": "TX0_TMDS3_P"
      },
      {
        "netclass": "HDMI_TX",
        "pattern": "TX0_TMDS3_N"
      },
      {
        "netclass": "HDMI_TX",
        "pattern": "TX0_TMDS2_P"
      },
      {
        "netclass": "HDMI_TX",
        "pattern": "TX0_TMDS2_N"
      },
      {
        "netclass": "HDMI_TX",
        "pattern": "TX0_TMDS1_P"
      },
      {
        "netclass": "HDMI_TX",
        "pattern": "TX0_TMDS1_N"
      },
      {
        "netclass": "HDMI_TX",
        "pattern": "TX0_TMDS0_P"
      },
      {
        "netclass": "HDMI_TX",
        "pattern": "TX0_TMDS0_N"
      },
      {
        "netclass": "DDR_D7",
        "pattern": "DDR3_D60"
      },
      {
        "netclass": "DDR_D7",
        "pattern": "DDR3_D58"
      },
      {
        "netclass": "DDR_D7",
        "pattern": "DDR3_D57"
      },
      {
        "netclass": "DDR_D7",
        "pattern": "DDR3_D63"
      },
      {
        "netclass": "DDR_D7",
        "pattern": "DDR3_D56"
      },
      {
        "netclass": "DDR_D7",
        "pattern": "DDR3_D59"
      },
      {
        "netclass": "DDR_D7",
        "pattern": "DDR3_D61"
      },
      {
        "netclass": "DDR_D7",
        "pattern": "DDR3_D62"
      },
      {
        "netclass": "DDR_D7",
        "pattern": "DDR3_DM7"
      },
      {
        "netclass": "DDR_D6",
        "pattern": "DDR3_D54"
      },
      {
        "netclass": "DDR_D6",
        "pattern": "DDR3_D50"
      },
      {
        "netclass": "DDR_D6",
        "pattern": "DDR3_D49"
      },
      {
        "netclass": "DDR_D6",
        "pattern": "DDR3_D53"
      },
      {
        "netclass": "DDR_D6",
        "pattern": "DDR3_D48"
      },
      {
        "netclass": "DDR_D6",
        "pattern": "DDR3_D51"
      },
      {
        "netclass": "DDR_D6",
        "pattern": "DDR3_D52"
      },
      {
        "netclass": "DDR_D6",
        "pattern": "DDR3_D55"
      },
      {
        "netclass": "DDR_D6",
        "pattern": "DDR3_DM6"
      },
      {
        "netclass": "DDR_D5",
        "pattern": "DDR3_D42"
      },
      {
        "netclass": "DDR_D5",
        "pattern": "DDR3_D41"
      },
      {
        "netclass": "DDR_D5",
        "pattern": "DDR3_D45"
      },
      {
        "netclass": "DDR_D5",
        "pattern": "DDR3_D47"
      },
      {
        "netclass": "DDR_D5",
        "pattern": "DDR3_D40"
      },
      {
        "netclass": "DDR_D5",
        "pattern": "DDR3_D43"
      },
      {
        "netclass": "DDR_D5",
        "pattern": "DDR3_D44"
      },
      {
        "netclass": "DDR_D5",
        "pattern": "DDR3_D46"
      },
      {
        "netclass": "DDR_D5",
        "pattern": "DDR3_DM5"
      },
      {
        "netclass": "DDR_D4",
        "pattern": "DDR3_D38"
      },
      {
        "netclass": "DDR_D4",
        "pattern": "DDR3_D36"
      },
      {
        "netclass": "DDR_D4",
        "pattern": "DDR3_D37"
      },
      {
        "netclass": "DDR_D4",
        "pattern": "DDR3_D39"
      },
      {
        "netclass": "DDR_D4",
        "pattern": "DDR3_D32"
      },
      {
        "netclass": "DDR_D4",
        "pattern": "DDR3_D33"
      },
      {
        "netclass": "DDR_D4",
        "pattern": "DDR3_D34"
      },
      {
        "netclass": "DDR_D4",
        "pattern": "DDR3_D35"
      },
      {
        "netclass": "DDR_D4",
        "pattern": "DDR3_DM4"
      },
      {
        "netclass": "DDR_D3",
        "pattern": "DDR3_D29"
      },
      {
        "netclass": "DDR_D3",
        "pattern": "DDR3_D26"
      },
      {
        "netclass": "DDR_D3",
        "pattern": "DDR3_D28"
      },
      {
        "netclass": "DDR_D3",
        "pattern": "DDR3_D24"
      },
      {
        "netclass": "DDR_D3",
        "pattern": "DDR3_D25"
      },
      {
        "netclass": "DDR_D3",
        "pattern": "DDR3_D27"
      },
      {
        "netclass": "DDR_D3",
        "pattern": "DDR3_D30"
      },
      {
        "netclass": "DDR_D3",
        "pattern": "DDR3_D31"
      },
      {
        "netclass": "DDR_D3",
        "pattern": "DDR3_DM3"
      },
      {
        "netclass": "DDR_D2",
        "pattern": "DDR3_D22"
      },
      {
        "netclass": "DDR_D2",
        "pattern": "DDR3_D18"
      },
      {
        "netclass": "DDR_D2",
        "pattern": "DDR3_D17"
      },
      {
        "netclass": "DDR_D2",
        "pattern": "DDR3_D19"
      },
      {
        "netclass": "DDR_D2",
        "pattern": "DDR3_D16"
      },
      {
        "netclass": "DDR_D2",
        "pattern": "DDR3_D20"
      },
      {
        "netclass": "DDR_D2",
        "pattern": "DDR3_D21"
      },
      {
        "netclass": "DDR_D2",
        "pattern": "DDR3_D23"
      },
      {
        "netclass": "DDR_D2",
        "pattern": "DDR3_DM2"
      },
      {
        "netclass": "DDR_D1",
        "pattern": "DDR3_DM1"
      },
      {
        "netclass": "DDR_D1",
        "pattern": "DDR3_D12"
      },
      {
        "netclass": "DDR_D1",
        "pattern": "DDR3_D9"
      },
      {
        "netclass": "DDR_D1",
        "pattern": "DDR3_D11"
      },
      {
        "netclass": "DDR_D1",
        "pattern": "DDR3_D13"
      },
      {
        "netclass": "DDR_D1",
        "pattern": "DDR3_D8"
      },
      {
        "netclass": "DDR_D1",
        "pattern": "DDR3_D10"
      },
      {
        "netclass": "DDR_D1",
        "pattern": "DDR3_D14"
      },
      {
        "netclass": "DDR_D1",
        "pattern": "DDR3_D15"
      },
      {
        "netclass": "DDR_D0",
        "pattern": "DDR3_DM0"
      },
      {
        "netclass": "DDR_D0",
        "pattern": "DDR3_D4"
      },
      {
        "netclass": "DDR_D0",
        "pattern": "DDR3_D2"
      },
      {
        "netclass": "DDR_D0",
        "pattern": "DDR3_D1"
      },
      {
        "netclass": "DDR_D0",
        "pattern": "DDR3_D3"
      },
      {
        "netclass": "DDR_D0",
        "pattern": "DDR3_D0"
      },
      {
        "netclass": "DDR_D0",
        "pattern": "DDR3_D5"
      },
      {
        "netclass": "DDR_D0",
        "pattern": "DDR3_D6"
      },
      {
        "netclass": "DDR_D0",
        "pattern": "DDR3_D7"
      },
      {
        "netclass": "AUD_CLK",
        "pattern": "AUD_MCLK"
      },
      {
        "netclass": "AUD_CLK",
        "pattern": "AUD_MCLK_T"
      },
      {
        "netclass": "AUD_CLK",
        "pattern": "AUD_MCLK_T_SDL"
      },
      {
        "netclass": "AUD_CLK",
        "pattern": "AUD_CLK"
      },
      {
        "netclass": "AUD_CLK",
        "pattern": "RGMII_REFCLK_T"
      },
      {
        "netclass": "FDDR_C",
        "pattern": "F_WE_N"
      },
      {
        "netclass": "FDDR_C",
        "pattern": "F_RAS_N"
      },
      {
        "netclass": "FDDR_C",
        "pattern": "F_DDR3_RST_N"
      },
      {
        "netclass": "FDDR_C",
        "pattern": "F_DDR3_ODT"
      },
      {
        "netclass": "FDDR_C",
        "pattern": "F_DDR3_CKE"
      },
      {
        "netclass": "FDDR_C",
        "pattern": "F_DDR3_A13"
      },
      {
        "netclass": "FDDR_C",
        "pattern": "F_DDR3_A12"
      },
      {
        "netclass": "FDDR_C",
        "pattern": "F_DDR3_A11"
      },
      {
        "netclass": "FDDR_C",
        "pattern": "F_DDR3_A10"
      },
      {
        "netclass": "FDDR_C",
        "pattern": "F_DDR3_A9"
      },
      {
        "netclass": "FDDR_C",
        "pattern": "F_DDR3_A8"
      },
      {
        "netclass": "FDDR_C",
        "pattern": "F_DDR3_A7"
      },
      {
        "netclass": "FDDR_C",
        "pattern": "F_DDR3_A6"
      },
      {
        "netclass": "FDDR_C",
        "pattern": "F_DDR3_A5"
      },
      {
        "netclass": "FDDR_C",
        "pattern": "F_DDR3_A4"
      },
      {
        "netclass": "FDDR_C",
        "pattern": "F_DDR3_A3"
      },
      {
        "netclass": "FDDR_C",
        "pattern": "F_DDR3_A2"
      },
      {
        "netclass": "FDDR_C",
        "pattern": "F_DDR3_A1"
      },
      {
        "netclass": "FDDR_C",
        "pattern": "F_DDR3_A0"
      },
      {
        "netclass": "FDDR_C",
        "pattern": "F_CAS_N"
      },
      {
        "netclass": "FDDR_C",
        "pattern": "F_BA2"
      },
      {
        "netclass": "FDDR_C",
        "pattern": "F_BA1"
      },
      {
        "netclass": "FDDR_C",
        "pattern": "F_BA0"
      },
      {
        "netclass": "FDDR_D",
        "pattern": "F_LDM"
      },
      {
        "netclass": "FDDR_D",
        "pattern": "F_DDR3_D7"
      },
      {
        "netclass": "FDDR_D",
        "pattern": "F_DDR3_D6"
      },
      {
        "netclass": "FDDR_D",
        "pattern": "F_DDR3_D5"
      },
      {
        "netclass": "FDDR_D",
        "pattern": "F_DDR3_D4"
      },
      {
        "netclass": "FDDR_D",
        "pattern": "F_DDR3_D3"
      },
      {
        "netclass": "FDDR_D",
        "pattern": "F_DDR3_D2"
      },
      {
        "netclass": "FDDR_D",
        "pattern": "F_DDR3_D1"
      },
      {
        "netclass": "FDDR_D",
        "pattern": "F_DDR3_D0"
      }
    ]
  },
  "pcbnew": {
    "last_paths": {
      "gencad": "",
      "idf": "",
      "netlist": "",
      "specctra_dsn": "",
      "step": "",
      "vrml": ""
    },
    "page_layout_descr_file": ""
  },
  "schematic": {
    "legacy_lib_dir": "",
    "legacy_lib_list": []
  },
  "sheets": [],
  "text_variables": {}
}
