
*** Running vivado
    with args -log design_1.vds -m64 -product Vivado -mode batch -messageDb vivado.pb -notrace -source design_1.tcl


****** Vivado v2017.4 (64-bit)
  **** SW Build 2086221 on Fri Dec 15 20:55:39 MST 2017
  **** IP Build 2085800 on Fri Dec 15 22:25:07 MST 2017
    ** Copyright 1986-2017 Xilinx, Inc. All Rights Reserved.

source design_1.tcl -notrace
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'D:/Xilinx/Vivado/2017.4/data/ip'.
add_files: Time (s): cpu = 00:00:03 ; elapsed = 00:00:17 . Memory (MB): peak = 255.707 ; gain = 25.316
Command: synth_design -top design_1 -part xc7z020clg400-1
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7z020'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7z020'
INFO: Launching helper process for spawning children vivado processes
INFO: Helper process launched with PID 8320 
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:08 ; elapsed = 00:00:09 . Memory (MB): peak = 367.977 ; gain = 104.152
---------------------------------------------------------------------------------
INFO: [Synth 8-638] synthesizing module 'design_1' [C:/Users/vhall/Desktop/senior_design/senior_design.srcs/sources_1/bd/design_1/synth/design_1.v:13]
INFO: [Synth 8-638] synthesizing module 'design_1_blk_mem_gen_0_0' [C:/Users/vhall/Desktop/senior_design/senior_design.runs/synth_1/.Xil/Vivado-19060-DESKTOP-VPQ35UP/realtime/design_1_blk_mem_gen_0_0_stub.v:6]
INFO: [Synth 8-256] done synthesizing module 'design_1_blk_mem_gen_0_0' (1#1) [C:/Users/vhall/Desktop/senior_design/senior_design.runs/synth_1/.Xil/Vivado-19060-DESKTOP-VPQ35UP/realtime/design_1_blk_mem_gen_0_0_stub.v:6]
INFO: [Synth 8-638] synthesizing module 'design_1_camera_receiver_0_0' [C:/Users/vhall/Desktop/senior_design/senior_design.runs/synth_1/.Xil/Vivado-19060-DESKTOP-VPQ35UP/realtime/design_1_camera_receiver_0_0_stub.v:6]
INFO: [Synth 8-256] done synthesizing module 'design_1_camera_receiver_0_0' (2#1) [C:/Users/vhall/Desktop/senior_design/senior_design.runs/synth_1/.Xil/Vivado-19060-DESKTOP-VPQ35UP/realtime/design_1_camera_receiver_0_0_stub.v:6]
INFO: [Synth 8-638] synthesizing module 'design_1_camera_reg_0_0' [C:/Users/vhall/Desktop/senior_design/senior_design.runs/synth_1/.Xil/Vivado-19060-DESKTOP-VPQ35UP/realtime/design_1_camera_reg_0_0_stub.v:6]
INFO: [Synth 8-256] done synthesizing module 'design_1_camera_reg_0_0' (3#1) [C:/Users/vhall/Desktop/senior_design/senior_design.runs/synth_1/.Xil/Vivado-19060-DESKTOP-VPQ35UP/realtime/design_1_camera_reg_0_0_stub.v:6]
INFO: [Synth 8-638] synthesizing module 'design_1_processing_system7_0_0' [C:/Users/vhall/Desktop/senior_design/senior_design.runs/synth_1/.Xil/Vivado-19060-DESKTOP-VPQ35UP/realtime/design_1_processing_system7_0_0_stub.v:6]
INFO: [Synth 8-256] done synthesizing module 'design_1_processing_system7_0_0' (4#1) [C:/Users/vhall/Desktop/senior_design/senior_design.runs/synth_1/.Xil/Vivado-19060-DESKTOP-VPQ35UP/realtime/design_1_processing_system7_0_0_stub.v:6]
WARNING: [Synth 8-350] instance 'processing_system7_0' of module 'design_1_processing_system7_0_0' requires 23 connections, but only 1 given [C:/Users/vhall/Desktop/senior_design/senior_design.srcs/sources_1/bd/design_1/synth/design_1.v:80]
INFO: [Synth 8-638] synthesizing module 'design_1_rgb2gray_0_1' [C:/Users/vhall/Desktop/senior_design/senior_design.runs/synth_1/.Xil/Vivado-19060-DESKTOP-VPQ35UP/realtime/design_1_rgb2gray_0_1_stub.v:6]
INFO: [Synth 8-256] done synthesizing module 'design_1_rgb2gray_0_1' (5#1) [C:/Users/vhall/Desktop/senior_design/senior_design.runs/synth_1/.Xil/Vivado-19060-DESKTOP-VPQ35UP/realtime/design_1_rgb2gray_0_1_stub.v:6]
INFO: [Synth 8-638] synthesizing module 'design_1_sccb_0_0' [C:/Users/vhall/Desktop/senior_design/senior_design.runs/synth_1/.Xil/Vivado-19060-DESKTOP-VPQ35UP/realtime/design_1_sccb_0_0_stub.v:6]
INFO: [Synth 8-256] done synthesizing module 'design_1_sccb_0_0' (6#1) [C:/Users/vhall/Desktop/senior_design/senior_design.runs/synth_1/.Xil/Vivado-19060-DESKTOP-VPQ35UP/realtime/design_1_sccb_0_0_stub.v:6]
INFO: [Synth 8-256] done synthesizing module 'design_1' (7#1) [C:/Users/vhall/Desktop/senior_design/senior_design.srcs/sources_1/bd/design_1/synth/design_1.v:13]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:10 ; elapsed = 00:00:10 . Memory (MB): peak = 419.813 ; gain = 155.988
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:10 ; elapsed = 00:00:10 . Memory (MB): peak = 419.813 ; gain = 155.988
---------------------------------------------------------------------------------
INFO: [Device 21-403] Loading part xc7z020clg400-1
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [C:/Users/vhall/Desktop/senior_design/senior_design.runs/synth_1/.Xil/Vivado-19060-DESKTOP-VPQ35UP/dcp6/design_1_sccb_0_0_in_context.xdc] for cell 'sccb_0'
Finished Parsing XDC File [C:/Users/vhall/Desktop/senior_design/senior_design.runs/synth_1/.Xil/Vivado-19060-DESKTOP-VPQ35UP/dcp6/design_1_sccb_0_0_in_context.xdc] for cell 'sccb_0'
Parsing XDC File [C:/Users/vhall/Desktop/senior_design/senior_design.runs/synth_1/.Xil/Vivado-19060-DESKTOP-VPQ35UP/dcp7/design_1_camera_reg_0_0_in_context.xdc] for cell 'camera_reg_0'
Finished Parsing XDC File [C:/Users/vhall/Desktop/senior_design/senior_design.runs/synth_1/.Xil/Vivado-19060-DESKTOP-VPQ35UP/dcp7/design_1_camera_reg_0_0_in_context.xdc] for cell 'camera_reg_0'
Parsing XDC File [C:/Users/vhall/Desktop/senior_design/senior_design.runs/synth_1/.Xil/Vivado-19060-DESKTOP-VPQ35UP/dcp8/design_1_camera_receiver_0_0_in_context.xdc] for cell 'camera_receiver_0'
Finished Parsing XDC File [C:/Users/vhall/Desktop/senior_design/senior_design.runs/synth_1/.Xil/Vivado-19060-DESKTOP-VPQ35UP/dcp8/design_1_camera_receiver_0_0_in_context.xdc] for cell 'camera_receiver_0'
Parsing XDC File [C:/Users/vhall/Desktop/senior_design/senior_design.runs/synth_1/.Xil/Vivado-19060-DESKTOP-VPQ35UP/dcp9/design_1_rgb2gray_0_1_in_context.xdc] for cell 'rgb2gray_0'
Finished Parsing XDC File [C:/Users/vhall/Desktop/senior_design/senior_design.runs/synth_1/.Xil/Vivado-19060-DESKTOP-VPQ35UP/dcp9/design_1_rgb2gray_0_1_in_context.xdc] for cell 'rgb2gray_0'
Parsing XDC File [C:/Users/vhall/Desktop/senior_design/senior_design.runs/synth_1/.Xil/Vivado-19060-DESKTOP-VPQ35UP/dcp10/design_1_processing_system7_0_0_in_context.xdc] for cell 'processing_system7_0'
Finished Parsing XDC File [C:/Users/vhall/Desktop/senior_design/senior_design.runs/synth_1/.Xil/Vivado-19060-DESKTOP-VPQ35UP/dcp10/design_1_processing_system7_0_0_in_context.xdc] for cell 'processing_system7_0'
Parsing XDC File [C:/Users/vhall/Desktop/senior_design/senior_design.runs/synth_1/.Xil/Vivado-19060-DESKTOP-VPQ35UP/dcp11/design_1_blk_mem_gen_0_0_in_context.xdc] for cell 'blk_mem_gen_0'
Finished Parsing XDC File [C:/Users/vhall/Desktop/senior_design/senior_design.runs/synth_1/.Xil/Vivado-19060-DESKTOP-VPQ35UP/dcp11/design_1_blk_mem_gen_0_0_in_context.xdc] for cell 'blk_mem_gen_0'
Parsing XDC File [C:/Users/vhall/Desktop/senior_design/senior_design.srcs/constrs_1/new/camera_receiver.xdc]
Finished Parsing XDC File [C:/Users/vhall/Desktop/senior_design/senior_design.srcs/constrs_1/new/camera_receiver.xdc]
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [C:/Users/vhall/Desktop/senior_design/senior_design.srcs/constrs_1/new/camera_receiver.xdc]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/design_1_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/design_1_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
Parsing XDC File [C:/Users/vhall/Desktop/senior_design/senior_design.runs/synth_1/dont_touch.xdc]
Finished Parsing XDC File [C:/Users/vhall/Desktop/senior_design/senior_design.runs/synth_1/dont_touch.xdc]
Completed Processing XDC Constraints

INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Constraint Validation Runtime : Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.009 . Memory (MB): peak = 722.551 ; gain = 0.000
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:29 ; elapsed = 00:00:31 . Memory (MB): peak = 722.551 ; gain = 458.727
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7z020clg400-1
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:29 ; elapsed = 00:00:31 . Memory (MB): peak = 722.551 ; gain = 458.727
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
Applied set_property DONT_TOUCH = true for blk_mem_gen_0. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for camera_receiver_0. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for camera_reg_0. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for processing_system7_0. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for rgb2gray_0. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for sccb_0. (constraint file  auto generated constraint, line ).
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:29 ; elapsed = 00:00:31 . Memory (MB): peak = 722.551 ; gain = 458.727
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:29 ; elapsed = 00:00:31 . Memory (MB): peak = 722.551 ; gain = 458.727
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Hierarchical Component Statistics 
---------------------------------------------------------------------------------
Hierarchical RTL Component report 
---------------------------------------------------------------------------------
Finished RTL Hierarchical Component Statistics
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 220 (col length:60)
BRAMs: 280 (col length: RAMB18 60 RAMB36 30)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:30 ; elapsed = 00:00:33 . Memory (MB): peak = 722.551 ; gain = 458.727
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
INFO: [Synth 8-5578] Moved timing constraint from pin 'processing_system7_0/FCLK_CLK0' to pin 'processing_system7_0/bbstub_FCLK_CLK0/O'
INFO: [Synth 8-5819] Moved 1 constraints on hierarchical pins to their respective driving/loading pins
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:00:46 ; elapsed = 00:00:49 . Memory (MB): peak = 764.172 ; gain = 500.348
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:46 ; elapsed = 00:00:49 . Memory (MB): peak = 764.246 ; gain = 500.422
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:46 ; elapsed = 00:00:49 . Memory (MB): peak = 773.906 ; gain = 510.082
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:48 ; elapsed = 00:00:51 . Memory (MB): peak = 773.906 ; gain = 510.082
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:48 ; elapsed = 00:00:51 . Memory (MB): peak = 773.906 ; gain = 510.082
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:48 ; elapsed = 00:00:51 . Memory (MB): peak = 773.906 ; gain = 510.082
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:48 ; elapsed = 00:00:51 . Memory (MB): peak = 773.906 ; gain = 510.082
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:48 ; elapsed = 00:00:51 . Memory (MB): peak = 773.906 ; gain = 510.082
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:00:48 ; elapsed = 00:00:51 . Memory (MB): peak = 773.906 ; gain = 510.082
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+------+--------------------------------+----------+
|      |BlackBox name                   |Instances |
+------+--------------------------------+----------+
|1     |design_1_blk_mem_gen_0_0        |         1|
|2     |design_1_camera_receiver_0_0    |         1|
|3     |design_1_camera_reg_0_0         |         1|
|4     |design_1_processing_system7_0_0 |         1|
|5     |design_1_rgb2gray_0_1           |         1|
|6     |design_1_sccb_0_0               |         1|
+------+--------------------------------+----------+

Report Cell Usage: 
+------+--------------------------------+------+
|      |Cell                            |Count |
+------+--------------------------------+------+
|1     |design_1_blk_mem_gen_0_0        |     1|
|2     |design_1_camera_receiver_0_0    |     1|
|3     |design_1_camera_reg_0_0         |     1|
|4     |design_1_processing_system7_0_0 |     1|
|5     |design_1_rgb2gray_0_1           |     1|
|6     |design_1_sccb_0_0               |     1|
|7     |IBUF                            |    11|
|8     |OBUF                            |    10|
+------+--------------------------------+------+

Report Instance Areas: 
+------+---------+-------+------+
|      |Instance |Module |Cells |
+------+---------+-------+------+
|1     |top      |       |   114|
+------+---------+-------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:48 ; elapsed = 00:00:51 . Memory (MB): peak = 773.906 ; gain = 510.082
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 0 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:28 ; elapsed = 00:00:38 . Memory (MB): peak = 773.906 ; gain = 207.344
Synthesis Optimization Complete : Time (s): cpu = 00:00:48 ; elapsed = 00:00:51 . Memory (MB): peak = 773.906 ; gain = 510.082
INFO: [Project 1-571] Translating synthesized netlist
INFO: [Netlist 29-17] Analyzing 11 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

INFO: [Common 17-83] Releasing license: Synthesis
31 Infos, 1 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:50 ; elapsed = 00:01:01 . Memory (MB): peak = 786.742 ; gain = 531.035
INFO: [Common 17-1381] The checkpoint 'C:/Users/vhall/Desktop/senior_design/senior_design.runs/synth_1/design_1.dcp' has been generated.
INFO: [runtcl-4] Executing : report_utilization -file design_1_utilization_synth.rpt -pb design_1_utilization_synth.pb
report_utilization: Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.059 . Memory (MB): peak = 786.742 ; gain = 0.000
INFO: [Common 17-206] Exiting Vivado at Tue Jan 30 21:29:41 2018...
