#-----------------------------------------------------------
# Vivado v2017.2 (64-bit)
# SW Build 1909853 on Thu Jun 15 18:39:10 MDT 2017
# IP Build 1909766 on Thu Jun 15 19:58:00 MDT 2017
# Start of session at: Fri Dec 22 12:19:32 2017
# Process ID: 16378
# Current directory: /home/frederik/Documents/Rob_Electronics/FinalProject/FinalProject.runs/synth_1
# Command line: vivado -log Main_wrapper.vds -product Vivado -mode batch -messageDb vivado.pb -notrace -source Main_wrapper.tcl
# Log file: /home/frederik/Documents/Rob_Electronics/FinalProject/FinalProject.runs/synth_1/Main_wrapper.vds
# Journal file: /home/frederik/Documents/Rob_Electronics/FinalProject/FinalProject.runs/synth_1/vivado.jou
#-----------------------------------------------------------
source Main_wrapper.tcl -notrace
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository '/home/frederik/Vivado/Vivado/2017.2/data/ip'.
add_files: Time (s): cpu = 00:00:12 ; elapsed = 00:00:12 . Memory (MB): peak = 1085.066 ; gain = 0.008 ; free physical = 2075 ; free virtual = 4552
Command: synth_design -top Main_wrapper -part xc7z010clg225-1
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7z010-clg225'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7z010-clg225'
INFO: Launching helper process for spawning children vivado processes
INFO: Helper process launched with PID 16478 
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:04 ; elapsed = 00:00:04 . Memory (MB): peak = 1168.641 ; gain = 67.000 ; free physical = 1986 ; free virtual = 4463
---------------------------------------------------------------------------------
INFO: [Synth 8-638] synthesizing module 'Main_wrapper' [/home/frederik/Documents/Rob_Electronics/FinalProject/FinalProject.srcs/sources_1/bd/Main/hdl/Main_wrapper.vhd:50]
INFO: [Synth 8-3491] module 'Main' declared at '/home/frederik/Documents/Rob_Electronics/FinalProject/FinalProject.srcs/sources_1/bd/Main/hdl/Main.vhd:14' bound to instance 'Main_i' of component 'Main' [/home/frederik/Documents/Rob_Electronics/FinalProject/FinalProject.srcs/sources_1/bd/Main/hdl/Main_wrapper.vhd:87]
INFO: [Synth 8-638] synthesizing module 'Main' [/home/frederik/Documents/Rob_Electronics/FinalProject/FinalProject.srcs/sources_1/bd/Main/hdl/Main.vhd:54]
INFO: [Synth 8-3491] module 'Main_HallSensorEmulation_0_0' declared at '/home/frederik/Documents/Rob_Electronics/FinalProject/FinalProject.runs/synth_1/.Xil/Vivado-16378-mazur-W55xEU/realtime/Main_HallSensorEmulation_0_0_stub.vhdl:5' bound to instance 'HallSensorEmulation_0' of component 'Main_HallSensorEmulation_0_0' [/home/frederik/Documents/Rob_Electronics/FinalProject/FinalProject.srcs/sources_1/bd/Main/hdl/Main.vhd:301]
INFO: [Synth 8-638] synthesizing module 'Main_HallSensorEmulation_0_0' [/home/frederik/Documents/Rob_Electronics/FinalProject/FinalProject.runs/synth_1/.Xil/Vivado-16378-mazur-W55xEU/realtime/Main_HallSensorEmulation_0_0_stub.vhdl:14]
INFO: [Synth 8-3491] module 'Main_blcd_driver_0_0' declared at '/home/frederik/Documents/Rob_Electronics/FinalProject/FinalProject.runs/synth_1/.Xil/Vivado-16378-mazur-W55xEU/realtime/Main_blcd_driver_0_0_stub.vhdl:5' bound to instance 'blcd_driver_0' of component 'Main_blcd_driver_0_0' [/home/frederik/Documents/Rob_Electronics/FinalProject/FinalProject.srcs/sources_1/bd/Main/hdl/Main.vhd:307]
INFO: [Synth 8-638] synthesizing module 'Main_blcd_driver_0_0' [/home/frederik/Documents/Rob_Electronics/FinalProject/FinalProject.runs/synth_1/.Xil/Vivado-16378-mazur-W55xEU/realtime/Main_blcd_driver_0_0_stub.vhdl:19]
INFO: [Synth 8-3491] module 'Main_bldc_starter_0_0' declared at '/home/frederik/Documents/Rob_Electronics/FinalProject/FinalProject.runs/synth_1/.Xil/Vivado-16378-mazur-W55xEU/realtime/Main_bldc_starter_0_0_stub.vhdl:5' bound to instance 'bldc_starter_0' of component 'Main_bldc_starter_0_0' [/home/frederik/Documents/Rob_Electronics/FinalProject/FinalProject.srcs/sources_1/bd/Main/hdl/Main.vhd:318]
INFO: [Synth 8-638] synthesizing module 'Main_bldc_starter_0_0' [/home/frederik/Documents/Rob_Electronics/FinalProject/FinalProject.runs/synth_1/.Xil/Vivado-16378-mazur-W55xEU/realtime/Main_bldc_starter_0_0_stub.vhdl:27]
INFO: [Synth 8-3491] module 'Main_debounce_0_0' declared at '/home/frederik/Documents/Rob_Electronics/FinalProject/FinalProject.runs/synth_1/.Xil/Vivado-16378-mazur-W55xEU/realtime/Main_debounce_0_0_stub.vhdl:5' bound to instance 'debounce_0' of component 'Main_debounce_0_0' [/home/frederik/Documents/Rob_Electronics/FinalProject/FinalProject.srcs/sources_1/bd/Main/hdl/Main.vhd:337]
INFO: [Synth 8-638] synthesizing module 'Main_debounce_0_0' [/home/frederik/Documents/Rob_Electronics/FinalProject/FinalProject.runs/synth_1/.Xil/Vivado-16378-mazur-W55xEU/realtime/Main_debounce_0_0_stub.vhdl:16]
INFO: [Synth 8-3491] module 'Main_processing_system7_0_0' declared at '/home/frederik/Documents/Rob_Electronics/FinalProject/FinalProject.runs/synth_1/.Xil/Vivado-16378-mazur-W55xEU/realtime/Main_processing_system7_0_0_stub.vhdl:5' bound to instance 'processing_system7_0' of component 'Main_processing_system7_0_0' [/home/frederik/Documents/Rob_Electronics/FinalProject/FinalProject.srcs/sources_1/bd/Main/hdl/Main.vhd:345]
INFO: [Synth 8-638] synthesizing module 'Main_processing_system7_0_0' [/home/frederik/Documents/Rob_Electronics/FinalProject/FinalProject.runs/synth_1/.Xil/Vivado-16378-mazur-W55xEU/realtime/Main_processing_system7_0_0_stub.vhdl:81]
INFO: [Synth 8-3491] module 'Main_pwm_0_0' declared at '/home/frederik/Documents/Rob_Electronics/FinalProject/FinalProject.runs/synth_1/.Xil/Vivado-16378-mazur-W55xEU/realtime/Main_pwm_0_0_stub.vhdl:5' bound to instance 'pwm_0' of component 'Main_pwm_0_0' [/home/frederik/Documents/Rob_Electronics/FinalProject/FinalProject.srcs/sources_1/bd/Main/hdl/Main.vhd:418]
INFO: [Synth 8-638] synthesizing module 'Main_pwm_0_0' [/home/frederik/Documents/Rob_Electronics/FinalProject/FinalProject.runs/synth_1/.Xil/Vivado-16378-mazur-W55xEU/realtime/Main_pwm_0_0_stub.vhdl:14]
INFO: [Synth 8-3491] module 'Main_unity_ctrl_0_0' declared at '/home/frederik/Documents/Rob_Electronics/FinalProject/FinalProject.runs/synth_1/.Xil/Vivado-16378-mazur-W55xEU/realtime/Main_unity_ctrl_0_0_stub.vhdl:5' bound to instance 'unity_ctrl_0' of component 'Main_unity_ctrl_0_0' [/home/frederik/Documents/Rob_Electronics/FinalProject/FinalProject.srcs/sources_1/bd/Main/hdl/Main.vhd:424]
INFO: [Synth 8-638] synthesizing module 'Main_unity_ctrl_0_0' [/home/frederik/Documents/Rob_Electronics/FinalProject/FinalProject.runs/synth_1/.Xil/Vivado-16378-mazur-W55xEU/realtime/Main_unity_ctrl_0_0_stub.vhdl:18]
INFO: [Synth 8-3491] module 'Main_xlconstant_0_0' declared at '/home/frederik/Documents/Rob_Electronics/FinalProject/FinalProject.runs/synth_1/.Xil/Vivado-16378-mazur-W55xEU/realtime/Main_xlconstant_0_0_stub.vhdl:5' bound to instance 'xlconstant_0' of component 'Main_xlconstant_0_0' [/home/frederik/Documents/Rob_Electronics/FinalProject/FinalProject.srcs/sources_1/bd/Main/hdl/Main.vhd:434]
INFO: [Synth 8-638] synthesizing module 'Main_xlconstant_0_0' [/home/frederik/Documents/Rob_Electronics/FinalProject/FinalProject.runs/synth_1/.Xil/Vivado-16378-mazur-W55xEU/realtime/Main_xlconstant_0_0_stub.vhdl:12]
INFO: [Synth 8-3491] module 'Main_xlconstant_1_0' declared at '/home/frederik/Documents/Rob_Electronics/FinalProject/FinalProject.runs/synth_1/.Xil/Vivado-16378-mazur-W55xEU/realtime/Main_xlconstant_1_0_stub.vhdl:5' bound to instance 'xlconstant_1' of component 'Main_xlconstant_1_0' [/home/frederik/Documents/Rob_Electronics/FinalProject/FinalProject.srcs/sources_1/bd/Main/hdl/Main.vhd:438]
INFO: [Synth 8-638] synthesizing module 'Main_xlconstant_1_0' [/home/frederik/Documents/Rob_Electronics/FinalProject/FinalProject.runs/synth_1/.Xil/Vivado-16378-mazur-W55xEU/realtime/Main_xlconstant_1_0_stub.vhdl:12]
INFO: [Synth 8-3491] module 'Main_xlconstant_2_0' declared at '/home/frederik/Documents/Rob_Electronics/FinalProject/FinalProject.runs/synth_1/.Xil/Vivado-16378-mazur-W55xEU/realtime/Main_xlconstant_2_0_stub.vhdl:5' bound to instance 'xlconstant_2' of component 'Main_xlconstant_2_0' [/home/frederik/Documents/Rob_Electronics/FinalProject/FinalProject.srcs/sources_1/bd/Main/hdl/Main.vhd:442]
INFO: [Synth 8-638] synthesizing module 'Main_xlconstant_2_0' [/home/frederik/Documents/Rob_Electronics/FinalProject/FinalProject.runs/synth_1/.Xil/Vivado-16378-mazur-W55xEU/realtime/Main_xlconstant_2_0_stub.vhdl:12]
INFO: [Synth 8-256] done synthesizing module 'Main' (1#1) [/home/frederik/Documents/Rob_Electronics/FinalProject/FinalProject.srcs/sources_1/bd/Main/hdl/Main.vhd:54]
INFO: [Synth 8-256] done synthesizing module 'Main_wrapper' (2#1) [/home/frederik/Documents/Rob_Electronics/FinalProject/FinalProject.srcs/sources_1/bd/Main/hdl/Main_wrapper.vhd:50]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:05 ; elapsed = 00:00:05 . Memory (MB): peak = 1209.141 ; gain = 107.500 ; free physical = 1996 ; free virtual = 4474
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:05 ; elapsed = 00:00:05 . Memory (MB): peak = 1209.141 ; gain = 107.500 ; free physical = 1996 ; free virtual = 4473
---------------------------------------------------------------------------------
INFO: [Device 21-403] Loading part xc7z010clg225-1
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [/home/frederik/Documents/Rob_Electronics/FinalProject/FinalProject.runs/synth_1/.Xil/Vivado-16378-mazur-W55xEU/dcp21/Main_xlconstant_0_0_in_context.xdc] for cell 'Main_i/xlconstant_0'
Finished Parsing XDC File [/home/frederik/Documents/Rob_Electronics/FinalProject/FinalProject.runs/synth_1/.Xil/Vivado-16378-mazur-W55xEU/dcp21/Main_xlconstant_0_0_in_context.xdc] for cell 'Main_i/xlconstant_0'
Parsing XDC File [/home/frederik/Documents/Rob_Electronics/FinalProject/FinalProject.runs/synth_1/.Xil/Vivado-16378-mazur-W55xEU/dcp23/Main_processing_system7_0_0_in_context.xdc] for cell 'Main_i/processing_system7_0'
Finished Parsing XDC File [/home/frederik/Documents/Rob_Electronics/FinalProject/FinalProject.runs/synth_1/.Xil/Vivado-16378-mazur-W55xEU/dcp23/Main_processing_system7_0_0_in_context.xdc] for cell 'Main_i/processing_system7_0'
Parsing XDC File [/home/frederik/Documents/Rob_Electronics/FinalProject/FinalProject.runs/synth_1/.Xil/Vivado-16378-mazur-W55xEU/dcp25/Main_HallSensorEmulation_0_0_in_context.xdc] for cell 'Main_i/HallSensorEmulation_0'
Finished Parsing XDC File [/home/frederik/Documents/Rob_Electronics/FinalProject/FinalProject.runs/synth_1/.Xil/Vivado-16378-mazur-W55xEU/dcp25/Main_HallSensorEmulation_0_0_in_context.xdc] for cell 'Main_i/HallSensorEmulation_0'
Parsing XDC File [/home/frederik/Documents/Rob_Electronics/FinalProject/FinalProject.runs/synth_1/.Xil/Vivado-16378-mazur-W55xEU/dcp27/Main_blcd_driver_0_0_in_context.xdc] for cell 'Main_i/blcd_driver_0'
Finished Parsing XDC File [/home/frederik/Documents/Rob_Electronics/FinalProject/FinalProject.runs/synth_1/.Xil/Vivado-16378-mazur-W55xEU/dcp27/Main_blcd_driver_0_0_in_context.xdc] for cell 'Main_i/blcd_driver_0'
Parsing XDC File [/home/frederik/Documents/Rob_Electronics/FinalProject/FinalProject.runs/synth_1/.Xil/Vivado-16378-mazur-W55xEU/dcp29/Main_unity_ctrl_0_0_in_context.xdc] for cell 'Main_i/unity_ctrl_0'
Finished Parsing XDC File [/home/frederik/Documents/Rob_Electronics/FinalProject/FinalProject.runs/synth_1/.Xil/Vivado-16378-mazur-W55xEU/dcp29/Main_unity_ctrl_0_0_in_context.xdc] for cell 'Main_i/unity_ctrl_0'
Parsing XDC File [/home/frederik/Documents/Rob_Electronics/FinalProject/FinalProject.runs/synth_1/.Xil/Vivado-16378-mazur-W55xEU/dcp31/Main_pwm_0_0_in_context.xdc] for cell 'Main_i/pwm_0'
Finished Parsing XDC File [/home/frederik/Documents/Rob_Electronics/FinalProject/FinalProject.runs/synth_1/.Xil/Vivado-16378-mazur-W55xEU/dcp31/Main_pwm_0_0_in_context.xdc] for cell 'Main_i/pwm_0'
Parsing XDC File [/home/frederik/Documents/Rob_Electronics/FinalProject/FinalProject.runs/synth_1/.Xil/Vivado-16378-mazur-W55xEU/dcp33/Main_bldc_starter_0_0_in_context.xdc] for cell 'Main_i/bldc_starter_0'
Finished Parsing XDC File [/home/frederik/Documents/Rob_Electronics/FinalProject/FinalProject.runs/synth_1/.Xil/Vivado-16378-mazur-W55xEU/dcp33/Main_bldc_starter_0_0_in_context.xdc] for cell 'Main_i/bldc_starter_0'
Parsing XDC File [/home/frederik/Documents/Rob_Electronics/FinalProject/FinalProject.runs/synth_1/.Xil/Vivado-16378-mazur-W55xEU/dcp35/Main_debounce_0_0_in_context.xdc] for cell 'Main_i/debounce_0'
Finished Parsing XDC File [/home/frederik/Documents/Rob_Electronics/FinalProject/FinalProject.runs/synth_1/.Xil/Vivado-16378-mazur-W55xEU/dcp35/Main_debounce_0_0_in_context.xdc] for cell 'Main_i/debounce_0'
Parsing XDC File [/home/frederik/Documents/Rob_Electronics/FinalProject/FinalProject.runs/synth_1/.Xil/Vivado-16378-mazur-W55xEU/dcp37/Main_xlconstant_1_0_in_context.xdc] for cell 'Main_i/xlconstant_1'
Finished Parsing XDC File [/home/frederik/Documents/Rob_Electronics/FinalProject/FinalProject.runs/synth_1/.Xil/Vivado-16378-mazur-W55xEU/dcp37/Main_xlconstant_1_0_in_context.xdc] for cell 'Main_i/xlconstant_1'
Parsing XDC File [/home/frederik/Documents/Rob_Electronics/FinalProject/FinalProject.runs/synth_1/.Xil/Vivado-16378-mazur-W55xEU/dcp39/Main_xlconstant_0_0_in_context.xdc] for cell 'Main_i/xlconstant_2'
Finished Parsing XDC File [/home/frederik/Documents/Rob_Electronics/FinalProject/FinalProject.runs/synth_1/.Xil/Vivado-16378-mazur-W55xEU/dcp39/Main_xlconstant_0_0_in_context.xdc] for cell 'Main_i/xlconstant_2'
Parsing XDC File [/home/frederik/Documents/Rob_Electronics/FinalProject/FinalProject.srcs/constrs_1/new/constaints.xdc]
WARNING: [Vivado 12-584] No ports matched 'led_o[7]'. [/home/frederik/Documents/Rob_Electronics/FinalProject/FinalProject.srcs/constrs_1/new/constaints.xdc:25]
WARNING: [Vivado 12-584] No ports matched 'led_o[6]'. [/home/frederik/Documents/Rob_Electronics/FinalProject/FinalProject.srcs/constrs_1/new/constaints.xdc:26]
WARNING: [Vivado 12-584] No ports matched 'led_o[5]'. [/home/frederik/Documents/Rob_Electronics/FinalProject/FinalProject.srcs/constrs_1/new/constaints.xdc:27]
WARNING: [Vivado 12-584] No ports matched 'led_o[4]'. [/home/frederik/Documents/Rob_Electronics/FinalProject/FinalProject.srcs/constrs_1/new/constaints.xdc:28]
WARNING: [Vivado 12-584] No ports matched 'led_o[3]'. [/home/frederik/Documents/Rob_Electronics/FinalProject/FinalProject.srcs/constrs_1/new/constaints.xdc:29]
WARNING: [Vivado 12-584] No ports matched 'led_o[2]'. [/home/frederik/Documents/Rob_Electronics/FinalProject/FinalProject.srcs/constrs_1/new/constaints.xdc:30]
WARNING: [Vivado 12-584] No ports matched 'led_o[1]'. [/home/frederik/Documents/Rob_Electronics/FinalProject/FinalProject.srcs/constrs_1/new/constaints.xdc:31]
WARNING: [Vivado 12-584] No ports matched 'led_o[0]'. [/home/frederik/Documents/Rob_Electronics/FinalProject/FinalProject.srcs/constrs_1/new/constaints.xdc:32]
WARNING: [Vivado 12-584] No ports matched 'A_in_1'. [/home/frederik/Documents/Rob_Electronics/FinalProject/FinalProject.srcs/constrs_1/new/constaints.xdc:34]
WARNING: [Vivado 12-584] No ports matched 'A_inh_1'. [/home/frederik/Documents/Rob_Electronics/FinalProject/FinalProject.srcs/constrs_1/new/constaints.xdc:35]
WARNING: [Vivado 12-584] No ports matched 'B_in_1'. [/home/frederik/Documents/Rob_Electronics/FinalProject/FinalProject.srcs/constrs_1/new/constaints.xdc:36]
WARNING: [Vivado 12-584] No ports matched 'B_inh_1'. [/home/frederik/Documents/Rob_Electronics/FinalProject/FinalProject.srcs/constrs_1/new/constaints.xdc:37]
WARNING: [Vivado 12-584] No ports matched 'C_in_1'. [/home/frederik/Documents/Rob_Electronics/FinalProject/FinalProject.srcs/constrs_1/new/constaints.xdc:38]
WARNING: [Vivado 12-584] No ports matched 'C_inh_1'. [/home/frederik/Documents/Rob_Electronics/FinalProject/FinalProject.srcs/constrs_1/new/constaints.xdc:39]
Finished Parsing XDC File [/home/frederik/Documents/Rob_Electronics/FinalProject/FinalProject.srcs/constrs_1/new/constaints.xdc]
WARNING: [Project 1-498] One or more constraints failed evaluation while reading constraint file [/home/frederik/Documents/Rob_Electronics/FinalProject/FinalProject.srcs/constrs_1/new/constaints.xdc] and the design contains unresolved black boxes. These constraints will be read post-synthesis (as long as their source constraint file is marked as used_in_implementation) and should be applied correctly then. You should review the constraints listed in the file [.Xil/Main_wrapper_propImpl.xdc] and check the run log file to verify that these constraints were correctly applied.
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [/home/frederik/Documents/Rob_Electronics/FinalProject/FinalProject.srcs/constrs_1/new/constaints.xdc]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/Main_wrapper_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/Main_wrapper_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
Parsing XDC File [/home/frederik/Documents/Rob_Electronics/FinalProject/FinalProject.runs/synth_1/dont_touch.xdc]
Finished Parsing XDC File [/home/frederik/Documents/Rob_Electronics/FinalProject/FinalProject.runs/synth_1/dont_touch.xdc]
Completed Processing XDC Constraints

INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Constraint Validation Runtime : Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.01 . Memory (MB): peak = 1471.391 ; gain = 0.000 ; free physical = 1749 ; free virtual = 4227
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:14 ; elapsed = 00:00:15 . Memory (MB): peak = 1471.391 ; gain = 369.750 ; free physical = 1833 ; free virtual = 4312
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7z010clg225-1
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:14 ; elapsed = 00:00:15 . Memory (MB): peak = 1471.391 ; gain = 369.750 ; free physical = 1833 ; free virtual = 4312
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
Applied set_property IO_BUFFER_TYPE = NONE for DDR_addr[0]. (constraint file  /home/frederik/Documents/Rob_Electronics/FinalProject/FinalProject.runs/synth_1/.Xil/Vivado-16378-mazur-W55xEU/dcp23/Main_processing_system7_0_0_in_context.xdc, line 3).
Applied set_property CLOCK_BUFFER_TYPE = NONE for DDR_addr[0]. (constraint file  /home/frederik/Documents/Rob_Electronics/FinalProject/FinalProject.runs/synth_1/.Xil/Vivado-16378-mazur-W55xEU/dcp23/Main_processing_system7_0_0_in_context.xdc, line 4).
Applied set_property IO_BUFFER_TYPE = NONE for DDR_addr[10]. (constraint file  /home/frederik/Documents/Rob_Electronics/FinalProject/FinalProject.runs/synth_1/.Xil/Vivado-16378-mazur-W55xEU/dcp23/Main_processing_system7_0_0_in_context.xdc, line 5).
Applied set_property CLOCK_BUFFER_TYPE = NONE for DDR_addr[10]. (constraint file  /home/frederik/Documents/Rob_Electronics/FinalProject/FinalProject.runs/synth_1/.Xil/Vivado-16378-mazur-W55xEU/dcp23/Main_processing_system7_0_0_in_context.xdc, line 6).
Applied set_property IO_BUFFER_TYPE = NONE for DDR_addr[11]. (constraint file  /home/frederik/Documents/Rob_Electronics/FinalProject/FinalProject.runs/synth_1/.Xil/Vivado-16378-mazur-W55xEU/dcp23/Main_processing_system7_0_0_in_context.xdc, line 7).
Applied set_property CLOCK_BUFFER_TYPE = NONE for DDR_addr[11]. (constraint file  /home/frederik/Documents/Rob_Electronics/FinalProject/FinalProject.runs/synth_1/.Xil/Vivado-16378-mazur-W55xEU/dcp23/Main_processing_system7_0_0_in_context.xdc, line 8).
Applied set_property IO_BUFFER_TYPE = NONE for DDR_addr[12]. (constraint file  /home/frederik/Documents/Rob_Electronics/FinalProject/FinalProject.runs/synth_1/.Xil/Vivado-16378-mazur-W55xEU/dcp23/Main_processing_system7_0_0_in_context.xdc, line 9).
Applied set_property CLOCK_BUFFER_TYPE = NONE for DDR_addr[12]. (constraint file  /home/frederik/Documents/Rob_Electronics/FinalProject/FinalProject.runs/synth_1/.Xil/Vivado-16378-mazur-W55xEU/dcp23/Main_processing_system7_0_0_in_context.xdc, line 10).
Applied set_property IO_BUFFER_TYPE = NONE for DDR_addr[13]. (constraint file  /home/frederik/Documents/Rob_Electronics/FinalProject/FinalProject.runs/synth_1/.Xil/Vivado-16378-mazur-W55xEU/dcp23/Main_processing_system7_0_0_in_context.xdc, line 11).
Applied set_property CLOCK_BUFFER_TYPE = NONE for DDR_addr[13]. (constraint file  /home/frederik/Documents/Rob_Electronics/FinalProject/FinalProject.runs/synth_1/.Xil/Vivado-16378-mazur-W55xEU/dcp23/Main_processing_system7_0_0_in_context.xdc, line 12).
Applied set_property IO_BUFFER_TYPE = NONE for DDR_addr[14]. (constraint file  /home/frederik/Documents/Rob_Electronics/FinalProject/FinalProject.runs/synth_1/.Xil/Vivado-16378-mazur-W55xEU/dcp23/Main_processing_system7_0_0_in_context.xdc, line 13).
Applied set_property CLOCK_BUFFER_TYPE = NONE for DDR_addr[14]. (constraint file  /home/frederik/Documents/Rob_Electronics/FinalProject/FinalProject.runs/synth_1/.Xil/Vivado-16378-mazur-W55xEU/dcp23/Main_processing_system7_0_0_in_context.xdc, line 14).
Applied set_property IO_BUFFER_TYPE = NONE for DDR_addr[1]. (constraint file  /home/frederik/Documents/Rob_Electronics/FinalProject/FinalProject.runs/synth_1/.Xil/Vivado-16378-mazur-W55xEU/dcp23/Main_processing_system7_0_0_in_context.xdc, line 15).
Applied set_property CLOCK_BUFFER_TYPE = NONE for DDR_addr[1]. (constraint file  /home/frederik/Documents/Rob_Electronics/FinalProject/FinalProject.runs/synth_1/.Xil/Vivado-16378-mazur-W55xEU/dcp23/Main_processing_system7_0_0_in_context.xdc, line 16).
Applied set_property IO_BUFFER_TYPE = NONE for DDR_addr[2]. (constraint file  /home/frederik/Documents/Rob_Electronics/FinalProject/FinalProject.runs/synth_1/.Xil/Vivado-16378-mazur-W55xEU/dcp23/Main_processing_system7_0_0_in_context.xdc, line 17).
Applied set_property CLOCK_BUFFER_TYPE = NONE for DDR_addr[2]. (constraint file  /home/frederik/Documents/Rob_Electronics/FinalProject/FinalProject.runs/synth_1/.Xil/Vivado-16378-mazur-W55xEU/dcp23/Main_processing_system7_0_0_in_context.xdc, line 18).
Applied set_property IO_BUFFER_TYPE = NONE for DDR_addr[3]. (constraint file  /home/frederik/Documents/Rob_Electronics/FinalProject/FinalProject.runs/synth_1/.Xil/Vivado-16378-mazur-W55xEU/dcp23/Main_processing_system7_0_0_in_context.xdc, line 19).
Applied set_property CLOCK_BUFFER_TYPE = NONE for DDR_addr[3]. (constraint file  /home/frederik/Documents/Rob_Electronics/FinalProject/FinalProject.runs/synth_1/.Xil/Vivado-16378-mazur-W55xEU/dcp23/Main_processing_system7_0_0_in_context.xdc, line 20).
Applied set_property IO_BUFFER_TYPE = NONE for DDR_addr[4]. (constraint file  /home/frederik/Documents/Rob_Electronics/FinalProject/FinalProject.runs/synth_1/.Xil/Vivado-16378-mazur-W55xEU/dcp23/Main_processing_system7_0_0_in_context.xdc, line 21).
Applied set_property CLOCK_BUFFER_TYPE = NONE for DDR_addr[4]. (constraint file  /home/frederik/Documents/Rob_Electronics/FinalProject/FinalProject.runs/synth_1/.Xil/Vivado-16378-mazur-W55xEU/dcp23/Main_processing_system7_0_0_in_context.xdc, line 22).
Applied set_property IO_BUFFER_TYPE = NONE for DDR_addr[5]. (constraint file  /home/frederik/Documents/Rob_Electronics/FinalProject/FinalProject.runs/synth_1/.Xil/Vivado-16378-mazur-W55xEU/dcp23/Main_processing_system7_0_0_in_context.xdc, line 23).
Applied set_property CLOCK_BUFFER_TYPE = NONE for DDR_addr[5]. (constraint file  /home/frederik/Documents/Rob_Electronics/FinalProject/FinalProject.runs/synth_1/.Xil/Vivado-16378-mazur-W55xEU/dcp23/Main_processing_system7_0_0_in_context.xdc, line 24).
Applied set_property IO_BUFFER_TYPE = NONE for DDR_addr[6]. (constraint file  /home/frederik/Documents/Rob_Electronics/FinalProject/FinalProject.runs/synth_1/.Xil/Vivado-16378-mazur-W55xEU/dcp23/Main_processing_system7_0_0_in_context.xdc, line 25).
Applied set_property CLOCK_BUFFER_TYPE = NONE for DDR_addr[6]. (constraint file  /home/frederik/Documents/Rob_Electronics/FinalProject/FinalProject.runs/synth_1/.Xil/Vivado-16378-mazur-W55xEU/dcp23/Main_processing_system7_0_0_in_context.xdc, line 26).
Applied set_property IO_BUFFER_TYPE = NONE for DDR_addr[7]. (constraint file  /home/frederik/Documents/Rob_Electronics/FinalProject/FinalProject.runs/synth_1/.Xil/Vivado-16378-mazur-W55xEU/dcp23/Main_processing_system7_0_0_in_context.xdc, line 27).
Applied set_property CLOCK_BUFFER_TYPE = NONE for DDR_addr[7]. (constraint file  /home/frederik/Documents/Rob_Electronics/FinalProject/FinalProject.runs/synth_1/.Xil/Vivado-16378-mazur-W55xEU/dcp23/Main_processing_system7_0_0_in_context.xdc, line 28).
Applied set_property IO_BUFFER_TYPE = NONE for DDR_addr[8]. (constraint file  /home/frederik/Documents/Rob_Electronics/FinalProject/FinalProject.runs/synth_1/.Xil/Vivado-16378-mazur-W55xEU/dcp23/Main_processing_system7_0_0_in_context.xdc, line 29).
Applied set_property CLOCK_BUFFER_TYPE = NONE for DDR_addr[8]. (constraint file  /home/frederik/Documents/Rob_Electronics/FinalProject/FinalProject.runs/synth_1/.Xil/Vivado-16378-mazur-W55xEU/dcp23/Main_processing_system7_0_0_in_context.xdc, line 30).
Applied set_property IO_BUFFER_TYPE = NONE for DDR_addr[9]. (constraint file  /home/frederik/Documents/Rob_Electronics/FinalProject/FinalProject.runs/synth_1/.Xil/Vivado-16378-mazur-W55xEU/dcp23/Main_processing_system7_0_0_in_context.xdc, line 31).
Applied set_property CLOCK_BUFFER_TYPE = NONE for DDR_addr[9]. (constraint file  /home/frederik/Documents/Rob_Electronics/FinalProject/FinalProject.runs/synth_1/.Xil/Vivado-16378-mazur-W55xEU/dcp23/Main_processing_system7_0_0_in_context.xdc, line 32).
Applied set_property IO_BUFFER_TYPE = NONE for DDR_ba[0]. (constraint file  /home/frederik/Documents/Rob_Electronics/FinalProject/FinalProject.runs/synth_1/.Xil/Vivado-16378-mazur-W55xEU/dcp23/Main_processing_system7_0_0_in_context.xdc, line 33).
Applied set_property CLOCK_BUFFER_TYPE = NONE for DDR_ba[0]. (constraint file  /home/frederik/Documents/Rob_Electronics/FinalProject/FinalProject.runs/synth_1/.Xil/Vivado-16378-mazur-W55xEU/dcp23/Main_processing_system7_0_0_in_context.xdc, line 34).
Applied set_property IO_BUFFER_TYPE = NONE for DDR_ba[1]. (constraint file  /home/frederik/Documents/Rob_Electronics/FinalProject/FinalProject.runs/synth_1/.Xil/Vivado-16378-mazur-W55xEU/dcp23/Main_processing_system7_0_0_in_context.xdc, line 35).
Applied set_property CLOCK_BUFFER_TYPE = NONE for DDR_ba[1]. (constraint file  /home/frederik/Documents/Rob_Electronics/FinalProject/FinalProject.runs/synth_1/.Xil/Vivado-16378-mazur-W55xEU/dcp23/Main_processing_system7_0_0_in_context.xdc, line 36).
Applied set_property IO_BUFFER_TYPE = NONE for DDR_ba[2]. (constraint file  /home/frederik/Documents/Rob_Electronics/FinalProject/FinalProject.runs/synth_1/.Xil/Vivado-16378-mazur-W55xEU/dcp23/Main_processing_system7_0_0_in_context.xdc, line 37).
Applied set_property CLOCK_BUFFER_TYPE = NONE for DDR_ba[2]. (constraint file  /home/frederik/Documents/Rob_Electronics/FinalProject/FinalProject.runs/synth_1/.Xil/Vivado-16378-mazur-W55xEU/dcp23/Main_processing_system7_0_0_in_context.xdc, line 38).
Applied set_property IO_BUFFER_TYPE = NONE for DDR_cas_n. (constraint file  /home/frederik/Documents/Rob_Electronics/FinalProject/FinalProject.runs/synth_1/.Xil/Vivado-16378-mazur-W55xEU/dcp23/Main_processing_system7_0_0_in_context.xdc, line 39).
Applied set_property CLOCK_BUFFER_TYPE = NONE for DDR_cas_n. (constraint file  /home/frederik/Documents/Rob_Electronics/FinalProject/FinalProject.runs/synth_1/.Xil/Vivado-16378-mazur-W55xEU/dcp23/Main_processing_system7_0_0_in_context.xdc, line 40).
Applied set_property IO_BUFFER_TYPE = NONE for DDR_cke. (constraint file  /home/frederik/Documents/Rob_Electronics/FinalProject/FinalProject.runs/synth_1/.Xil/Vivado-16378-mazur-W55xEU/dcp23/Main_processing_system7_0_0_in_context.xdc, line 41).
Applied set_property CLOCK_BUFFER_TYPE = NONE for DDR_cke. (constraint file  /home/frederik/Documents/Rob_Electronics/FinalProject/FinalProject.runs/synth_1/.Xil/Vivado-16378-mazur-W55xEU/dcp23/Main_processing_system7_0_0_in_context.xdc, line 42).
Applied set_property IO_BUFFER_TYPE = NONE for DDR_cs_n. (constraint file  /home/frederik/Documents/Rob_Electronics/FinalProject/FinalProject.runs/synth_1/.Xil/Vivado-16378-mazur-W55xEU/dcp23/Main_processing_system7_0_0_in_context.xdc, line 43).
Applied set_property CLOCK_BUFFER_TYPE = NONE for DDR_cs_n. (constraint file  /home/frederik/Documents/Rob_Electronics/FinalProject/FinalProject.runs/synth_1/.Xil/Vivado-16378-mazur-W55xEU/dcp23/Main_processing_system7_0_0_in_context.xdc, line 44).
Applied set_property IO_BUFFER_TYPE = NONE for DDR_ck_p. (constraint file  /home/frederik/Documents/Rob_Electronics/FinalProject/FinalProject.runs/synth_1/.Xil/Vivado-16378-mazur-W55xEU/dcp23/Main_processing_system7_0_0_in_context.xdc, line 45).
Applied set_property CLOCK_BUFFER_TYPE = NONE for DDR_ck_p. (constraint file  /home/frederik/Documents/Rob_Electronics/FinalProject/FinalProject.runs/synth_1/.Xil/Vivado-16378-mazur-W55xEU/dcp23/Main_processing_system7_0_0_in_context.xdc, line 46).
Applied set_property IO_BUFFER_TYPE = NONE for DDR_ck_n. (constraint file  /home/frederik/Documents/Rob_Electronics/FinalProject/FinalProject.runs/synth_1/.Xil/Vivado-16378-mazur-W55xEU/dcp23/Main_processing_system7_0_0_in_context.xdc, line 47).
Applied set_property CLOCK_BUFFER_TYPE = NONE for DDR_ck_n. (constraint file  /home/frederik/Documents/Rob_Electronics/FinalProject/FinalProject.runs/synth_1/.Xil/Vivado-16378-mazur-W55xEU/dcp23/Main_processing_system7_0_0_in_context.xdc, line 48).
Applied set_property IO_BUFFER_TYPE = NONE for DDR_dm[0]. (constraint file  /home/frederik/Documents/Rob_Electronics/FinalProject/FinalProject.runs/synth_1/.Xil/Vivado-16378-mazur-W55xEU/dcp23/Main_processing_system7_0_0_in_context.xdc, line 49).
Applied set_property CLOCK_BUFFER_TYPE = NONE for DDR_dm[0]. (constraint file  /home/frederik/Documents/Rob_Electronics/FinalProject/FinalProject.runs/synth_1/.Xil/Vivado-16378-mazur-W55xEU/dcp23/Main_processing_system7_0_0_in_context.xdc, line 50).
Applied set_property IO_BUFFER_TYPE = NONE for DDR_dm[1]. (constraint file  /home/frederik/Documents/Rob_Electronics/FinalProject/FinalProject.runs/synth_1/.Xil/Vivado-16378-mazur-W55xEU/dcp23/Main_processing_system7_0_0_in_context.xdc, line 51).
Applied set_property CLOCK_BUFFER_TYPE = NONE for DDR_dm[1]. (constraint file  /home/frederik/Documents/Rob_Electronics/FinalProject/FinalProject.runs/synth_1/.Xil/Vivado-16378-mazur-W55xEU/dcp23/Main_processing_system7_0_0_in_context.xdc, line 52).
Applied set_property IO_BUFFER_TYPE = NONE for DDR_dqs_p[0]. (constraint file  /home/frederik/Documents/Rob_Electronics/FinalProject/FinalProject.runs/synth_1/.Xil/Vivado-16378-mazur-W55xEU/dcp23/Main_processing_system7_0_0_in_context.xdc, line 53).
Applied set_property CLOCK_BUFFER_TYPE = NONE for DDR_dqs_p[0]. (constraint file  /home/frederik/Documents/Rob_Electronics/FinalProject/FinalProject.runs/synth_1/.Xil/Vivado-16378-mazur-W55xEU/dcp23/Main_processing_system7_0_0_in_context.xdc, line 54).
Applied set_property IO_BUFFER_TYPE = NONE for DDR_dqs_p[1]. (constraint file  /home/frederik/Documents/Rob_Electronics/FinalProject/FinalProject.runs/synth_1/.Xil/Vivado-16378-mazur-W55xEU/dcp23/Main_processing_system7_0_0_in_context.xdc, line 55).
Applied set_property CLOCK_BUFFER_TYPE = NONE for DDR_dqs_p[1]. (constraint file  /home/frederik/Documents/Rob_Electronics/FinalProject/FinalProject.runs/synth_1/.Xil/Vivado-16378-mazur-W55xEU/dcp23/Main_processing_system7_0_0_in_context.xdc, line 56).
Applied set_property IO_BUFFER_TYPE = NONE for DDR_dqs_n[0]. (constraint file  /home/frederik/Documents/Rob_Electronics/FinalProject/FinalProject.runs/synth_1/.Xil/Vivado-16378-mazur-W55xEU/dcp23/Main_processing_system7_0_0_in_context.xdc, line 57).
Applied set_property CLOCK_BUFFER_TYPE = NONE for DDR_dqs_n[0]. (constraint file  /home/frederik/Documents/Rob_Electronics/FinalProject/FinalProject.runs/synth_1/.Xil/Vivado-16378-mazur-W55xEU/dcp23/Main_processing_system7_0_0_in_context.xdc, line 58).
Applied set_property IO_BUFFER_TYPE = NONE for DDR_dqs_n[1]. (constraint file  /home/frederik/Documents/Rob_Electronics/FinalProject/FinalProject.runs/synth_1/.Xil/Vivado-16378-mazur-W55xEU/dcp23/Main_processing_system7_0_0_in_context.xdc, line 59).
Applied set_property CLOCK_BUFFER_TYPE = NONE for DDR_dqs_n[1]. (constraint file  /home/frederik/Documents/Rob_Electronics/FinalProject/FinalProject.runs/synth_1/.Xil/Vivado-16378-mazur-W55xEU/dcp23/Main_processing_system7_0_0_in_context.xdc, line 60).
Applied set_property IO_BUFFER_TYPE = NONE for DDR_dq[0]. (constraint file  /home/frederik/Documents/Rob_Electronics/FinalProject/FinalProject.runs/synth_1/.Xil/Vivado-16378-mazur-W55xEU/dcp23/Main_processing_system7_0_0_in_context.xdc, line 61).
Applied set_property CLOCK_BUFFER_TYPE = NONE for DDR_dq[0]. (constraint file  /home/frederik/Documents/Rob_Electronics/FinalProject/FinalProject.runs/synth_1/.Xil/Vivado-16378-mazur-W55xEU/dcp23/Main_processing_system7_0_0_in_context.xdc, line 62).
Applied set_property IO_BUFFER_TYPE = NONE for DDR_dq[10]. (constraint file  /home/frederik/Documents/Rob_Electronics/FinalProject/FinalProject.runs/synth_1/.Xil/Vivado-16378-mazur-W55xEU/dcp23/Main_processing_system7_0_0_in_context.xdc, line 63).
Applied set_property CLOCK_BUFFER_TYPE = NONE for DDR_dq[10]. (constraint file  /home/frederik/Documents/Rob_Electronics/FinalProject/FinalProject.runs/synth_1/.Xil/Vivado-16378-mazur-W55xEU/dcp23/Main_processing_system7_0_0_in_context.xdc, line 64).
Applied set_property IO_BUFFER_TYPE = NONE for DDR_dq[11]. (constraint file  /home/frederik/Documents/Rob_Electronics/FinalProject/FinalProject.runs/synth_1/.Xil/Vivado-16378-mazur-W55xEU/dcp23/Main_processing_system7_0_0_in_context.xdc, line 65).
Applied set_property CLOCK_BUFFER_TYPE = NONE for DDR_dq[11]. (constraint file  /home/frederik/Documents/Rob_Electronics/FinalProject/FinalProject.runs/synth_1/.Xil/Vivado-16378-mazur-W55xEU/dcp23/Main_processing_system7_0_0_in_context.xdc, line 66).
Applied set_property IO_BUFFER_TYPE = NONE for DDR_dq[12]. (constraint file  /home/frederik/Documents/Rob_Electronics/FinalProject/FinalProject.runs/synth_1/.Xil/Vivado-16378-mazur-W55xEU/dcp23/Main_processing_system7_0_0_in_context.xdc, line 67).
Applied set_property CLOCK_BUFFER_TYPE = NONE for DDR_dq[12]. (constraint file  /home/frederik/Documents/Rob_Electronics/FinalProject/FinalProject.runs/synth_1/.Xil/Vivado-16378-mazur-W55xEU/dcp23/Main_processing_system7_0_0_in_context.xdc, line 68).
Applied set_property IO_BUFFER_TYPE = NONE for DDR_dq[13]. (constraint file  /home/frederik/Documents/Rob_Electronics/FinalProject/FinalProject.runs/synth_1/.Xil/Vivado-16378-mazur-W55xEU/dcp23/Main_processing_system7_0_0_in_context.xdc, line 69).
Applied set_property CLOCK_BUFFER_TYPE = NONE for DDR_dq[13]. (constraint file  /home/frederik/Documents/Rob_Electronics/FinalProject/FinalProject.runs/synth_1/.Xil/Vivado-16378-mazur-W55xEU/dcp23/Main_processing_system7_0_0_in_context.xdc, line 70).
Applied set_property IO_BUFFER_TYPE = NONE for DDR_dq[14]. (constraint file  /home/frederik/Documents/Rob_Electronics/FinalProject/FinalProject.runs/synth_1/.Xil/Vivado-16378-mazur-W55xEU/dcp23/Main_processing_system7_0_0_in_context.xdc, line 71).
Applied set_property CLOCK_BUFFER_TYPE = NONE for DDR_dq[14]. (constraint file  /home/frederik/Documents/Rob_Electronics/FinalProject/FinalProject.runs/synth_1/.Xil/Vivado-16378-mazur-W55xEU/dcp23/Main_processing_system7_0_0_in_context.xdc, line 72).
Applied set_property IO_BUFFER_TYPE = NONE for DDR_dq[15]. (constraint file  /home/frederik/Documents/Rob_Electronics/FinalProject/FinalProject.runs/synth_1/.Xil/Vivado-16378-mazur-W55xEU/dcp23/Main_processing_system7_0_0_in_context.xdc, line 73).
Applied set_property CLOCK_BUFFER_TYPE = NONE for DDR_dq[15]. (constraint file  /home/frederik/Documents/Rob_Electronics/FinalProject/FinalProject.runs/synth_1/.Xil/Vivado-16378-mazur-W55xEU/dcp23/Main_processing_system7_0_0_in_context.xdc, line 74).
Applied set_property IO_BUFFER_TYPE = NONE for DDR_dq[1]. (constraint file  /home/frederik/Documents/Rob_Electronics/FinalProject/FinalProject.runs/synth_1/.Xil/Vivado-16378-mazur-W55xEU/dcp23/Main_processing_system7_0_0_in_context.xdc, line 75).
Applied set_property CLOCK_BUFFER_TYPE = NONE for DDR_dq[1]. (constraint file  /home/frederik/Documents/Rob_Electronics/FinalProject/FinalProject.runs/synth_1/.Xil/Vivado-16378-mazur-W55xEU/dcp23/Main_processing_system7_0_0_in_context.xdc, line 76).
Applied set_property IO_BUFFER_TYPE = NONE for DDR_dq[2]. (constraint file  /home/frederik/Documents/Rob_Electronics/FinalProject/FinalProject.runs/synth_1/.Xil/Vivado-16378-mazur-W55xEU/dcp23/Main_processing_system7_0_0_in_context.xdc, line 77).
Applied set_property CLOCK_BUFFER_TYPE = NONE for DDR_dq[2]. (constraint file  /home/frederik/Documents/Rob_Electronics/FinalProject/FinalProject.runs/synth_1/.Xil/Vivado-16378-mazur-W55xEU/dcp23/Main_processing_system7_0_0_in_context.xdc, line 78).
Applied set_property IO_BUFFER_TYPE = NONE for DDR_dq[3]. (constraint file  /home/frederik/Documents/Rob_Electronics/FinalProject/FinalProject.runs/synth_1/.Xil/Vivado-16378-mazur-W55xEU/dcp23/Main_processing_system7_0_0_in_context.xdc, line 79).
Applied set_property CLOCK_BUFFER_TYPE = NONE for DDR_dq[3]. (constraint file  /home/frederik/Documents/Rob_Electronics/FinalProject/FinalProject.runs/synth_1/.Xil/Vivado-16378-mazur-W55xEU/dcp23/Main_processing_system7_0_0_in_context.xdc, line 80).
Applied set_property IO_BUFFER_TYPE = NONE for DDR_dq[4]. (constraint file  /home/frederik/Documents/Rob_Electronics/FinalProject/FinalProject.runs/synth_1/.Xil/Vivado-16378-mazur-W55xEU/dcp23/Main_processing_system7_0_0_in_context.xdc, line 81).
Applied set_property CLOCK_BUFFER_TYPE = NONE for DDR_dq[4]. (constraint file  /home/frederik/Documents/Rob_Electronics/FinalProject/FinalProject.runs/synth_1/.Xil/Vivado-16378-mazur-W55xEU/dcp23/Main_processing_system7_0_0_in_context.xdc, line 82).
Applied set_property IO_BUFFER_TYPE = NONE for DDR_dq[5]. (constraint file  /home/frederik/Documents/Rob_Electronics/FinalProject/FinalProject.runs/synth_1/.Xil/Vivado-16378-mazur-W55xEU/dcp23/Main_processing_system7_0_0_in_context.xdc, line 83).
Applied set_property CLOCK_BUFFER_TYPE = NONE for DDR_dq[5]. (constraint file  /home/frederik/Documents/Rob_Electronics/FinalProject/FinalProject.runs/synth_1/.Xil/Vivado-16378-mazur-W55xEU/dcp23/Main_processing_system7_0_0_in_context.xdc, line 84).
Applied set_property IO_BUFFER_TYPE = NONE for DDR_dq[6]. (constraint file  /home/frederik/Documents/Rob_Electronics/FinalProject/FinalProject.runs/synth_1/.Xil/Vivado-16378-mazur-W55xEU/dcp23/Main_processing_system7_0_0_in_context.xdc, line 85).
Applied set_property CLOCK_BUFFER_TYPE = NONE for DDR_dq[6]. (constraint file  /home/frederik/Documents/Rob_Electronics/FinalProject/FinalProject.runs/synth_1/.Xil/Vivado-16378-mazur-W55xEU/dcp23/Main_processing_system7_0_0_in_context.xdc, line 86).
Applied set_property IO_BUFFER_TYPE = NONE for DDR_dq[7]. (constraint file  /home/frederik/Documents/Rob_Electronics/FinalProject/FinalProject.runs/synth_1/.Xil/Vivado-16378-mazur-W55xEU/dcp23/Main_processing_system7_0_0_in_context.xdc, line 87).
Applied set_property CLOCK_BUFFER_TYPE = NONE for DDR_dq[7]. (constraint file  /home/frederik/Documents/Rob_Electronics/FinalProject/FinalProject.runs/synth_1/.Xil/Vivado-16378-mazur-W55xEU/dcp23/Main_processing_system7_0_0_in_context.xdc, line 88).
Applied set_property IO_BUFFER_TYPE = NONE for DDR_dq[8]. (constraint file  /home/frederik/Documents/Rob_Electronics/FinalProject/FinalProject.runs/synth_1/.Xil/Vivado-16378-mazur-W55xEU/dcp23/Main_processing_system7_0_0_in_context.xdc, line 89).
Applied set_property CLOCK_BUFFER_TYPE = NONE for DDR_dq[8]. (constraint file  /home/frederik/Documents/Rob_Electronics/FinalProject/FinalProject.runs/synth_1/.Xil/Vivado-16378-mazur-W55xEU/dcp23/Main_processing_system7_0_0_in_context.xdc, line 90).
Applied set_property IO_BUFFER_TYPE = NONE for DDR_dq[9]. (constraint file  /home/frederik/Documents/Rob_Electronics/FinalProject/FinalProject.runs/synth_1/.Xil/Vivado-16378-mazur-W55xEU/dcp23/Main_processing_system7_0_0_in_context.xdc, line 91).
Applied set_property CLOCK_BUFFER_TYPE = NONE for DDR_dq[9]. (constraint file  /home/frederik/Documents/Rob_Electronics/FinalProject/FinalProject.runs/synth_1/.Xil/Vivado-16378-mazur-W55xEU/dcp23/Main_processing_system7_0_0_in_context.xdc, line 92).
Applied set_property IO_BUFFER_TYPE = NONE for DDR_reset_n. (constraint file  /home/frederik/Documents/Rob_Electronics/FinalProject/FinalProject.runs/synth_1/.Xil/Vivado-16378-mazur-W55xEU/dcp23/Main_processing_system7_0_0_in_context.xdc, line 93).
Applied set_property CLOCK_BUFFER_TYPE = NONE for DDR_reset_n. (constraint file  /home/frederik/Documents/Rob_Electronics/FinalProject/FinalProject.runs/synth_1/.Xil/Vivado-16378-mazur-W55xEU/dcp23/Main_processing_system7_0_0_in_context.xdc, line 94).
Applied set_property IO_BUFFER_TYPE = NONE for DDR_odt. (constraint file  /home/frederik/Documents/Rob_Electronics/FinalProject/FinalProject.runs/synth_1/.Xil/Vivado-16378-mazur-W55xEU/dcp23/Main_processing_system7_0_0_in_context.xdc, line 95).
Applied set_property CLOCK_BUFFER_TYPE = NONE for DDR_odt. (constraint file  /home/frederik/Documents/Rob_Electronics/FinalProject/FinalProject.runs/synth_1/.Xil/Vivado-16378-mazur-W55xEU/dcp23/Main_processing_system7_0_0_in_context.xdc, line 96).
Applied set_property IO_BUFFER_TYPE = NONE for DDR_ras_n. (constraint file  /home/frederik/Documents/Rob_Electronics/FinalProject/FinalProject.runs/synth_1/.Xil/Vivado-16378-mazur-W55xEU/dcp23/Main_processing_system7_0_0_in_context.xdc, line 97).
Applied set_property CLOCK_BUFFER_TYPE = NONE for DDR_ras_n. (constraint file  /home/frederik/Documents/Rob_Electronics/FinalProject/FinalProject.runs/synth_1/.Xil/Vivado-16378-mazur-W55xEU/dcp23/Main_processing_system7_0_0_in_context.xdc, line 98).
Applied set_property IO_BUFFER_TYPE = NONE for FIXED_IO_ddr_vrn. (constraint file  /home/frederik/Documents/Rob_Electronics/FinalProject/FinalProject.runs/synth_1/.Xil/Vivado-16378-mazur-W55xEU/dcp23/Main_processing_system7_0_0_in_context.xdc, line 99).
Applied set_property CLOCK_BUFFER_TYPE = NONE for FIXED_IO_ddr_vrn. (constraint file  /home/frederik/Documents/Rob_Electronics/FinalProject/FinalProject.runs/synth_1/.Xil/Vivado-16378-mazur-W55xEU/dcp23/Main_processing_system7_0_0_in_context.xdc, line 100).
Applied set_property IO_BUFFER_TYPE = NONE for FIXED_IO_ddr_vrp. (constraint file  /home/frederik/Documents/Rob_Electronics/FinalProject/FinalProject.runs/synth_1/.Xil/Vivado-16378-mazur-W55xEU/dcp23/Main_processing_system7_0_0_in_context.xdc, line 101).
Applied set_property CLOCK_BUFFER_TYPE = NONE for FIXED_IO_ddr_vrp. (constraint file  /home/frederik/Documents/Rob_Electronics/FinalProject/FinalProject.runs/synth_1/.Xil/Vivado-16378-mazur-W55xEU/dcp23/Main_processing_system7_0_0_in_context.xdc, line 102).
Applied set_property IO_BUFFER_TYPE = NONE for DDR_we_n. (constraint file  /home/frederik/Documents/Rob_Electronics/FinalProject/FinalProject.runs/synth_1/.Xil/Vivado-16378-mazur-W55xEU/dcp23/Main_processing_system7_0_0_in_context.xdc, line 103).
Applied set_property CLOCK_BUFFER_TYPE = NONE for DDR_we_n. (constraint file  /home/frederik/Documents/Rob_Electronics/FinalProject/FinalProject.runs/synth_1/.Xil/Vivado-16378-mazur-W55xEU/dcp23/Main_processing_system7_0_0_in_context.xdc, line 104).
Applied set_property IO_BUFFER_TYPE = NONE for FIXED_IO_mio[0]. (constraint file  /home/frederik/Documents/Rob_Electronics/FinalProject/FinalProject.runs/synth_1/.Xil/Vivado-16378-mazur-W55xEU/dcp23/Main_processing_system7_0_0_in_context.xdc, line 105).
Applied set_property CLOCK_BUFFER_TYPE = NONE for FIXED_IO_mio[0]. (constraint file  /home/frederik/Documents/Rob_Electronics/FinalProject/FinalProject.runs/synth_1/.Xil/Vivado-16378-mazur-W55xEU/dcp23/Main_processing_system7_0_0_in_context.xdc, line 106).
Applied set_property IO_BUFFER_TYPE = NONE for FIXED_IO_mio[10]. (constraint file  /home/frederik/Documents/Rob_Electronics/FinalProject/FinalProject.runs/synth_1/.Xil/Vivado-16378-mazur-W55xEU/dcp23/Main_processing_system7_0_0_in_context.xdc, line 107).
Applied set_property CLOCK_BUFFER_TYPE = NONE for FIXED_IO_mio[10]. (constraint file  /home/frederik/Documents/Rob_Electronics/FinalProject/FinalProject.runs/synth_1/.Xil/Vivado-16378-mazur-W55xEU/dcp23/Main_processing_system7_0_0_in_context.xdc, line 108).
Applied set_property IO_BUFFER_TYPE = NONE for FIXED_IO_mio[11]. (constraint file  /home/frederik/Documents/Rob_Electronics/FinalProject/FinalProject.runs/synth_1/.Xil/Vivado-16378-mazur-W55xEU/dcp23/Main_processing_system7_0_0_in_context.xdc, line 109).
Applied set_property CLOCK_BUFFER_TYPE = NONE for FIXED_IO_mio[11]. (constraint file  /home/frederik/Documents/Rob_Electronics/FinalProject/FinalProject.runs/synth_1/.Xil/Vivado-16378-mazur-W55xEU/dcp23/Main_processing_system7_0_0_in_context.xdc, line 110).
Applied set_property IO_BUFFER_TYPE = NONE for FIXED_IO_mio[12]. (constraint file  /home/frederik/Documents/Rob_Electronics/FinalProject/FinalProject.runs/synth_1/.Xil/Vivado-16378-mazur-W55xEU/dcp23/Main_processing_system7_0_0_in_context.xdc, line 111).
Applied set_property CLOCK_BUFFER_TYPE = NONE for FIXED_IO_mio[12]. (constraint file  /home/frederik/Documents/Rob_Electronics/FinalProject/FinalProject.runs/synth_1/.Xil/Vivado-16378-mazur-W55xEU/dcp23/Main_processing_system7_0_0_in_context.xdc, line 112).
Applied set_property IO_BUFFER_TYPE = NONE for FIXED_IO_mio[13]. (constraint file  /home/frederik/Documents/Rob_Electronics/FinalProject/FinalProject.runs/synth_1/.Xil/Vivado-16378-mazur-W55xEU/dcp23/Main_processing_system7_0_0_in_context.xdc, line 113).
Applied set_property CLOCK_BUFFER_TYPE = NONE for FIXED_IO_mio[13]. (constraint file  /home/frederik/Documents/Rob_Electronics/FinalProject/FinalProject.runs/synth_1/.Xil/Vivado-16378-mazur-W55xEU/dcp23/Main_processing_system7_0_0_in_context.xdc, line 114).
Applied set_property IO_BUFFER_TYPE = NONE for FIXED_IO_mio[14]. (constraint file  /home/frederik/Documents/Rob_Electronics/FinalProject/FinalProject.runs/synth_1/.Xil/Vivado-16378-mazur-W55xEU/dcp23/Main_processing_system7_0_0_in_context.xdc, line 115).
Applied set_property CLOCK_BUFFER_TYPE = NONE for FIXED_IO_mio[14]. (constraint file  /home/frederik/Documents/Rob_Electronics/FinalProject/FinalProject.runs/synth_1/.Xil/Vivado-16378-mazur-W55xEU/dcp23/Main_processing_system7_0_0_in_context.xdc, line 116).
Applied set_property IO_BUFFER_TYPE = NONE for FIXED_IO_mio[15]. (constraint file  /home/frederik/Documents/Rob_Electronics/FinalProject/FinalProject.runs/synth_1/.Xil/Vivado-16378-mazur-W55xEU/dcp23/Main_processing_system7_0_0_in_context.xdc, line 117).
Applied set_property CLOCK_BUFFER_TYPE = NONE for FIXED_IO_mio[15]. (constraint file  /home/frederik/Documents/Rob_Electronics/FinalProject/FinalProject.runs/synth_1/.Xil/Vivado-16378-mazur-W55xEU/dcp23/Main_processing_system7_0_0_in_context.xdc, line 118).
Applied set_property IO_BUFFER_TYPE = NONE for FIXED_IO_mio[16]. (constraint file  /home/frederik/Documents/Rob_Electronics/FinalProject/FinalProject.runs/synth_1/.Xil/Vivado-16378-mazur-W55xEU/dcp23/Main_processing_system7_0_0_in_context.xdc, line 119).
Applied set_property CLOCK_BUFFER_TYPE = NONE for FIXED_IO_mio[16]. (constraint file  /home/frederik/Documents/Rob_Electronics/FinalProject/FinalProject.runs/synth_1/.Xil/Vivado-16378-mazur-W55xEU/dcp23/Main_processing_system7_0_0_in_context.xdc, line 120).
Applied set_property IO_BUFFER_TYPE = NONE for FIXED_IO_mio[17]. (constraint file  /home/frederik/Documents/Rob_Electronics/FinalProject/FinalProject.runs/synth_1/.Xil/Vivado-16378-mazur-W55xEU/dcp23/Main_processing_system7_0_0_in_context.xdc, line 121).
Applied set_property CLOCK_BUFFER_TYPE = NONE for FIXED_IO_mio[17]. (constraint file  /home/frederik/Documents/Rob_Electronics/FinalProject/FinalProject.runs/synth_1/.Xil/Vivado-16378-mazur-W55xEU/dcp23/Main_processing_system7_0_0_in_context.xdc, line 122).
Applied set_property IO_BUFFER_TYPE = NONE for FIXED_IO_mio[18]. (constraint file  /home/frederik/Documents/Rob_Electronics/FinalProject/FinalProject.runs/synth_1/.Xil/Vivado-16378-mazur-W55xEU/dcp23/Main_processing_system7_0_0_in_context.xdc, line 123).
Applied set_property CLOCK_BUFFER_TYPE = NONE for FIXED_IO_mio[18]. (constraint file  /home/frederik/Documents/Rob_Electronics/FinalProject/FinalProject.runs/synth_1/.Xil/Vivado-16378-mazur-W55xEU/dcp23/Main_processing_system7_0_0_in_context.xdc, line 124).
Applied set_property IO_BUFFER_TYPE = NONE for FIXED_IO_mio[19]. (constraint file  /home/frederik/Documents/Rob_Electronics/FinalProject/FinalProject.runs/synth_1/.Xil/Vivado-16378-mazur-W55xEU/dcp23/Main_processing_system7_0_0_in_context.xdc, line 125).
Applied set_property CLOCK_BUFFER_TYPE = NONE for FIXED_IO_mio[19]. (constraint file  /home/frederik/Documents/Rob_Electronics/FinalProject/FinalProject.runs/synth_1/.Xil/Vivado-16378-mazur-W55xEU/dcp23/Main_processing_system7_0_0_in_context.xdc, line 126).
Applied set_property IO_BUFFER_TYPE = NONE for FIXED_IO_mio[1]. (constraint file  /home/frederik/Documents/Rob_Electronics/FinalProject/FinalProject.runs/synth_1/.Xil/Vivado-16378-mazur-W55xEU/dcp23/Main_processing_system7_0_0_in_context.xdc, line 127).
Applied set_property CLOCK_BUFFER_TYPE = NONE for FIXED_IO_mio[1]. (constraint file  /home/frederik/Documents/Rob_Electronics/FinalProject/FinalProject.runs/synth_1/.Xil/Vivado-16378-mazur-W55xEU/dcp23/Main_processing_system7_0_0_in_context.xdc, line 128).
Applied set_property IO_BUFFER_TYPE = NONE for FIXED_IO_mio[20]. (constraint file  /home/frederik/Documents/Rob_Electronics/FinalProject/FinalProject.runs/synth_1/.Xil/Vivado-16378-mazur-W55xEU/dcp23/Main_processing_system7_0_0_in_context.xdc, line 129).
Applied set_property CLOCK_BUFFER_TYPE = NONE for FIXED_IO_mio[20]. (constraint file  /home/frederik/Documents/Rob_Electronics/FinalProject/FinalProject.runs/synth_1/.Xil/Vivado-16378-mazur-W55xEU/dcp23/Main_processing_system7_0_0_in_context.xdc, line 130).
Applied set_property IO_BUFFER_TYPE = NONE for FIXED_IO_mio[21]. (constraint file  /home/frederik/Documents/Rob_Electronics/FinalProject/FinalProject.runs/synth_1/.Xil/Vivado-16378-mazur-W55xEU/dcp23/Main_processing_system7_0_0_in_context.xdc, line 131).
Applied set_property CLOCK_BUFFER_TYPE = NONE for FIXED_IO_mio[21]. (constraint file  /home/frederik/Documents/Rob_Electronics/FinalProject/FinalProject.runs/synth_1/.Xil/Vivado-16378-mazur-W55xEU/dcp23/Main_processing_system7_0_0_in_context.xdc, line 132).
Applied set_property IO_BUFFER_TYPE = NONE for FIXED_IO_mio[22]. (constraint file  /home/frederik/Documents/Rob_Electronics/FinalProject/FinalProject.runs/synth_1/.Xil/Vivado-16378-mazur-W55xEU/dcp23/Main_processing_system7_0_0_in_context.xdc, line 133).
Applied set_property CLOCK_BUFFER_TYPE = NONE for FIXED_IO_mio[22]. (constraint file  /home/frederik/Documents/Rob_Electronics/FinalProject/FinalProject.runs/synth_1/.Xil/Vivado-16378-mazur-W55xEU/dcp23/Main_processing_system7_0_0_in_context.xdc, line 134).
Applied set_property IO_BUFFER_TYPE = NONE for FIXED_IO_mio[23]. (constraint file  /home/frederik/Documents/Rob_Electronics/FinalProject/FinalProject.runs/synth_1/.Xil/Vivado-16378-mazur-W55xEU/dcp23/Main_processing_system7_0_0_in_context.xdc, line 135).
Applied set_property CLOCK_BUFFER_TYPE = NONE for FIXED_IO_mio[23]. (constraint file  /home/frederik/Documents/Rob_Electronics/FinalProject/FinalProject.runs/synth_1/.Xil/Vivado-16378-mazur-W55xEU/dcp23/Main_processing_system7_0_0_in_context.xdc, line 136).
Applied set_property IO_BUFFER_TYPE = NONE for FIXED_IO_mio[24]. (constraint file  /home/frederik/Documents/Rob_Electronics/FinalProject/FinalProject.runs/synth_1/.Xil/Vivado-16378-mazur-W55xEU/dcp23/Main_processing_system7_0_0_in_context.xdc, line 137).
Applied set_property CLOCK_BUFFER_TYPE = NONE for FIXED_IO_mio[24]. (constraint file  /home/frederik/Documents/Rob_Electronics/FinalProject/FinalProject.runs/synth_1/.Xil/Vivado-16378-mazur-W55xEU/dcp23/Main_processing_system7_0_0_in_context.xdc, line 138).
Applied set_property IO_BUFFER_TYPE = NONE for FIXED_IO_mio[25]. (constraint file  /home/frederik/Documents/Rob_Electronics/FinalProject/FinalProject.runs/synth_1/.Xil/Vivado-16378-mazur-W55xEU/dcp23/Main_processing_system7_0_0_in_context.xdc, line 139).
Applied set_property CLOCK_BUFFER_TYPE = NONE for FIXED_IO_mio[25]. (constraint file  /home/frederik/Documents/Rob_Electronics/FinalProject/FinalProject.runs/synth_1/.Xil/Vivado-16378-mazur-W55xEU/dcp23/Main_processing_system7_0_0_in_context.xdc, line 140).
Applied set_property IO_BUFFER_TYPE = NONE for FIXED_IO_mio[26]. (constraint file  /home/frederik/Documents/Rob_Electronics/FinalProject/FinalProject.runs/synth_1/.Xil/Vivado-16378-mazur-W55xEU/dcp23/Main_processing_system7_0_0_in_context.xdc, line 141).
Applied set_property CLOCK_BUFFER_TYPE = NONE for FIXED_IO_mio[26]. (constraint file  /home/frederik/Documents/Rob_Electronics/FinalProject/FinalProject.runs/synth_1/.Xil/Vivado-16378-mazur-W55xEU/dcp23/Main_processing_system7_0_0_in_context.xdc, line 142).
Applied set_property IO_BUFFER_TYPE = NONE for FIXED_IO_mio[27]. (constraint file  /home/frederik/Documents/Rob_Electronics/FinalProject/FinalProject.runs/synth_1/.Xil/Vivado-16378-mazur-W55xEU/dcp23/Main_processing_system7_0_0_in_context.xdc, line 143).
Applied set_property CLOCK_BUFFER_TYPE = NONE for FIXED_IO_mio[27]. (constraint file  /home/frederik/Documents/Rob_Electronics/FinalProject/FinalProject.runs/synth_1/.Xil/Vivado-16378-mazur-W55xEU/dcp23/Main_processing_system7_0_0_in_context.xdc, line 144).
Applied set_property IO_BUFFER_TYPE = NONE for FIXED_IO_mio[28]. (constraint file  /home/frederik/Documents/Rob_Electronics/FinalProject/FinalProject.runs/synth_1/.Xil/Vivado-16378-mazur-W55xEU/dcp23/Main_processing_system7_0_0_in_context.xdc, line 145).
Applied set_property CLOCK_BUFFER_TYPE = NONE for FIXED_IO_mio[28]. (constraint file  /home/frederik/Documents/Rob_Electronics/FinalProject/FinalProject.runs/synth_1/.Xil/Vivado-16378-mazur-W55xEU/dcp23/Main_processing_system7_0_0_in_context.xdc, line 146).
Applied set_property IO_BUFFER_TYPE = NONE for FIXED_IO_mio[29]. (constraint file  /home/frederik/Documents/Rob_Electronics/FinalProject/FinalProject.runs/synth_1/.Xil/Vivado-16378-mazur-W55xEU/dcp23/Main_processing_system7_0_0_in_context.xdc, line 147).
Applied set_property CLOCK_BUFFER_TYPE = NONE for FIXED_IO_mio[29]. (constraint file  /home/frederik/Documents/Rob_Electronics/FinalProject/FinalProject.runs/synth_1/.Xil/Vivado-16378-mazur-W55xEU/dcp23/Main_processing_system7_0_0_in_context.xdc, line 148).
Applied set_property IO_BUFFER_TYPE = NONE for FIXED_IO_mio[2]. (constraint file  /home/frederik/Documents/Rob_Electronics/FinalProject/FinalProject.runs/synth_1/.Xil/Vivado-16378-mazur-W55xEU/dcp23/Main_processing_system7_0_0_in_context.xdc, line 149).
Applied set_property CLOCK_BUFFER_TYPE = NONE for FIXED_IO_mio[2]. (constraint file  /home/frederik/Documents/Rob_Electronics/FinalProject/FinalProject.runs/synth_1/.Xil/Vivado-16378-mazur-W55xEU/dcp23/Main_processing_system7_0_0_in_context.xdc, line 150).
Applied set_property IO_BUFFER_TYPE = NONE for FIXED_IO_mio[30]. (constraint file  /home/frederik/Documents/Rob_Electronics/FinalProject/FinalProject.runs/synth_1/.Xil/Vivado-16378-mazur-W55xEU/dcp23/Main_processing_system7_0_0_in_context.xdc, line 151).
Applied set_property CLOCK_BUFFER_TYPE = NONE for FIXED_IO_mio[30]. (constraint file  /home/frederik/Documents/Rob_Electronics/FinalProject/FinalProject.runs/synth_1/.Xil/Vivado-16378-mazur-W55xEU/dcp23/Main_processing_system7_0_0_in_context.xdc, line 152).
Applied set_property IO_BUFFER_TYPE = NONE for FIXED_IO_mio[31]. (constraint file  /home/frederik/Documents/Rob_Electronics/FinalProject/FinalProject.runs/synth_1/.Xil/Vivado-16378-mazur-W55xEU/dcp23/Main_processing_system7_0_0_in_context.xdc, line 153).
Applied set_property CLOCK_BUFFER_TYPE = NONE for FIXED_IO_mio[31]. (constraint file  /home/frederik/Documents/Rob_Electronics/FinalProject/FinalProject.runs/synth_1/.Xil/Vivado-16378-mazur-W55xEU/dcp23/Main_processing_system7_0_0_in_context.xdc, line 154).
Applied set_property IO_BUFFER_TYPE = NONE for FIXED_IO_mio[3]. (constraint file  /home/frederik/Documents/Rob_Electronics/FinalProject/FinalProject.runs/synth_1/.Xil/Vivado-16378-mazur-W55xEU/dcp23/Main_processing_system7_0_0_in_context.xdc, line 155).
Applied set_property CLOCK_BUFFER_TYPE = NONE for FIXED_IO_mio[3]. (constraint file  /home/frederik/Documents/Rob_Electronics/FinalProject/FinalProject.runs/synth_1/.Xil/Vivado-16378-mazur-W55xEU/dcp23/Main_processing_system7_0_0_in_context.xdc, line 156).
Applied set_property IO_BUFFER_TYPE = NONE for FIXED_IO_mio[4]. (constraint file  /home/frederik/Documents/Rob_Electronics/FinalProject/FinalProject.runs/synth_1/.Xil/Vivado-16378-mazur-W55xEU/dcp23/Main_processing_system7_0_0_in_context.xdc, line 157).
Applied set_property CLOCK_BUFFER_TYPE = NONE for FIXED_IO_mio[4]. (constraint file  /home/frederik/Documents/Rob_Electronics/FinalProject/FinalProject.runs/synth_1/.Xil/Vivado-16378-mazur-W55xEU/dcp23/Main_processing_system7_0_0_in_context.xdc, line 158).
Applied set_property IO_BUFFER_TYPE = NONE for FIXED_IO_mio[5]. (constraint file  /home/frederik/Documents/Rob_Electronics/FinalProject/FinalProject.runs/synth_1/.Xil/Vivado-16378-mazur-W55xEU/dcp23/Main_processing_system7_0_0_in_context.xdc, line 159).
Applied set_property CLOCK_BUFFER_TYPE = NONE for FIXED_IO_mio[5]. (constraint file  /home/frederik/Documents/Rob_Electronics/FinalProject/FinalProject.runs/synth_1/.Xil/Vivado-16378-mazur-W55xEU/dcp23/Main_processing_system7_0_0_in_context.xdc, line 160).
Applied set_property IO_BUFFER_TYPE = NONE for FIXED_IO_mio[6]. (constraint file  /home/frederik/Documents/Rob_Electronics/FinalProject/FinalProject.runs/synth_1/.Xil/Vivado-16378-mazur-W55xEU/dcp23/Main_processing_system7_0_0_in_context.xdc, line 161).
Applied set_property CLOCK_BUFFER_TYPE = NONE for FIXED_IO_mio[6]. (constraint file  /home/frederik/Documents/Rob_Electronics/FinalProject/FinalProject.runs/synth_1/.Xil/Vivado-16378-mazur-W55xEU/dcp23/Main_processing_system7_0_0_in_context.xdc, line 162).
Applied set_property IO_BUFFER_TYPE = NONE for FIXED_IO_mio[7]. (constraint file  /home/frederik/Documents/Rob_Electronics/FinalProject/FinalProject.runs/synth_1/.Xil/Vivado-16378-mazur-W55xEU/dcp23/Main_processing_system7_0_0_in_context.xdc, line 163).
Applied set_property CLOCK_BUFFER_TYPE = NONE for FIXED_IO_mio[7]. (constraint file  /home/frederik/Documents/Rob_Electronics/FinalProject/FinalProject.runs/synth_1/.Xil/Vivado-16378-mazur-W55xEU/dcp23/Main_processing_system7_0_0_in_context.xdc, line 164).
Applied set_property IO_BUFFER_TYPE = NONE for FIXED_IO_mio[8]. (constraint file  /home/frederik/Documents/Rob_Electronics/FinalProject/FinalProject.runs/synth_1/.Xil/Vivado-16378-mazur-W55xEU/dcp23/Main_processing_system7_0_0_in_context.xdc, line 165).
Applied set_property CLOCK_BUFFER_TYPE = NONE for FIXED_IO_mio[8]. (constraint file  /home/frederik/Documents/Rob_Electronics/FinalProject/FinalProject.runs/synth_1/.Xil/Vivado-16378-mazur-W55xEU/dcp23/Main_processing_system7_0_0_in_context.xdc, line 166).
Applied set_property IO_BUFFER_TYPE = NONE for FIXED_IO_mio[9]. (constraint file  /home/frederik/Documents/Rob_Electronics/FinalProject/FinalProject.runs/synth_1/.Xil/Vivado-16378-mazur-W55xEU/dcp23/Main_processing_system7_0_0_in_context.xdc, line 167).
Applied set_property CLOCK_BUFFER_TYPE = NONE for FIXED_IO_mio[9]. (constraint file  /home/frederik/Documents/Rob_Electronics/FinalProject/FinalProject.runs/synth_1/.Xil/Vivado-16378-mazur-W55xEU/dcp23/Main_processing_system7_0_0_in_context.xdc, line 168).
Applied set_property IO_BUFFER_TYPE = NONE for FIXED_IO_ps_clk. (constraint file  /home/frederik/Documents/Rob_Electronics/FinalProject/FinalProject.runs/synth_1/.Xil/Vivado-16378-mazur-W55xEU/dcp23/Main_processing_system7_0_0_in_context.xdc, line 169).
Applied set_property CLOCK_BUFFER_TYPE = NONE for FIXED_IO_ps_clk. (constraint file  /home/frederik/Documents/Rob_Electronics/FinalProject/FinalProject.runs/synth_1/.Xil/Vivado-16378-mazur-W55xEU/dcp23/Main_processing_system7_0_0_in_context.xdc, line 170).
Applied set_property IO_BUFFER_TYPE = NONE for FIXED_IO_ps_porb. (constraint file  /home/frederik/Documents/Rob_Electronics/FinalProject/FinalProject.runs/synth_1/.Xil/Vivado-16378-mazur-W55xEU/dcp23/Main_processing_system7_0_0_in_context.xdc, line 171).
Applied set_property CLOCK_BUFFER_TYPE = NONE for FIXED_IO_ps_porb. (constraint file  /home/frederik/Documents/Rob_Electronics/FinalProject/FinalProject.runs/synth_1/.Xil/Vivado-16378-mazur-W55xEU/dcp23/Main_processing_system7_0_0_in_context.xdc, line 172).
Applied set_property IO_BUFFER_TYPE = NONE for FIXED_IO_ps_srstb. (constraint file  /home/frederik/Documents/Rob_Electronics/FinalProject/FinalProject.runs/synth_1/.Xil/Vivado-16378-mazur-W55xEU/dcp23/Main_processing_system7_0_0_in_context.xdc, line 173).
Applied set_property CLOCK_BUFFER_TYPE = NONE for FIXED_IO_ps_srstb. (constraint file  /home/frederik/Documents/Rob_Electronics/FinalProject/FinalProject.runs/synth_1/.Xil/Vivado-16378-mazur-W55xEU/dcp23/Main_processing_system7_0_0_in_context.xdc, line 174).
Applied set_property DONT_TOUCH = true for Main_i. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for Main_i/HallSensorEmulation_0. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for Main_i/blcd_driver_0. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for Main_i/bldc_starter_0. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for Main_i/debounce_0. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for Main_i/processing_system7_0. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for Main_i/pwm_0. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for Main_i/unity_ctrl_0. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for Main_i/xlconstant_0. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for Main_i/xlconstant_1. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for Main_i/xlconstant_2. (constraint file  auto generated constraint, line ).
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:15 ; elapsed = 00:00:15 . Memory (MB): peak = 1471.391 ; gain = 369.750 ; free physical = 1834 ; free virtual = 4313
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:15 ; elapsed = 00:00:15 . Memory (MB): peak = 1471.391 ; gain = 369.750 ; free physical = 1835 ; free virtual = 4314
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Hierarchical Component Statistics 
---------------------------------------------------------------------------------
Hierarchical RTL Component report 
---------------------------------------------------------------------------------
Finished RTL Hierarchical Component Statistics
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 80 (col length:40)
BRAMs: 120 (col length: RAMB18 40 RAMB36 20)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:15 ; elapsed = 00:00:15 . Memory (MB): peak = 1471.391 ; gain = 369.750 ; free physical = 1834 ; free virtual = 4313
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
INFO: [Synth 8-5578] Moved timing constraint from pin 'Main_i/processing_system7_0/FCLK_CLK0' to pin 'Main_i/processing_system7_0/bbstub_FCLK_CLK0/O'
INFO: [Synth 8-5578] Moved timing constraint from pin 'Main_i/processing_system7_0/FCLK_CLK1' to pin 'Main_i/processing_system7_0/bbstub_FCLK_CLK1/O'
INFO: [Synth 8-5819] Moved 2 constraints on hierarchical pins to their respective driving/loading pins
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:00:22 ; elapsed = 00:00:23 . Memory (MB): peak = 1480.391 ; gain = 378.750 ; free physical = 1707 ; free virtual = 4186
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:22 ; elapsed = 00:00:23 . Memory (MB): peak = 1480.391 ; gain = 378.750 ; free physical = 1707 ; free virtual = 4186
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:22 ; elapsed = 00:00:23 . Memory (MB): peak = 1490.406 ; gain = 388.766 ; free physical = 1706 ; free virtual = 4185
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:23 ; elapsed = 00:00:23 . Memory (MB): peak = 1490.406 ; gain = 388.766 ; free physical = 1706 ; free virtual = 4185
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:23 ; elapsed = 00:00:23 . Memory (MB): peak = 1490.406 ; gain = 388.766 ; free physical = 1706 ; free virtual = 4185
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:23 ; elapsed = 00:00:23 . Memory (MB): peak = 1490.406 ; gain = 388.766 ; free physical = 1706 ; free virtual = 4185
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:23 ; elapsed = 00:00:23 . Memory (MB): peak = 1490.406 ; gain = 388.766 ; free physical = 1706 ; free virtual = 4185
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:23 ; elapsed = 00:00:23 . Memory (MB): peak = 1490.406 ; gain = 388.766 ; free physical = 1706 ; free virtual = 4185
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:00:23 ; elapsed = 00:00:23 . Memory (MB): peak = 1490.406 ; gain = 388.766 ; free physical = 1706 ; free virtual = 4185
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+------+-----------------------------+----------+
|      |BlackBox name                |Instances |
+------+-----------------------------+----------+
|1     |Main_HallSensorEmulation_0_0 |         1|
|2     |Main_blcd_driver_0_0         |         1|
|3     |Main_bldc_starter_0_0        |         1|
|4     |Main_debounce_0_0            |         1|
|5     |Main_processing_system7_0_0  |         1|
|6     |Main_pwm_0_0                 |         1|
|7     |Main_unity_ctrl_0_0          |         1|
|8     |Main_xlconstant_0_0          |         1|
|9     |Main_xlconstant_1_0          |         1|
|10    |Main_xlconstant_2_0          |         1|
+------+-----------------------------+----------+

Report Cell Usage: 
+------+----------------------------------+------+
|      |Cell                              |Count |
+------+----------------------------------+------+
|1     |Main_HallSensorEmulation_0_0_bbox |     1|
|2     |Main_blcd_driver_0_0_bbox         |     1|
|3     |Main_bldc_starter_0_0_bbox        |     1|
|4     |Main_debounce_0_0_bbox            |     1|
|5     |Main_processing_system7_0_0_bbox  |     1|
|6     |Main_pwm_0_0_bbox                 |     1|
|7     |Main_unity_ctrl_0_0_bbox          |     1|
|8     |Main_xlconstant_0_0_bbox          |     1|
|9     |Main_xlconstant_1_0_bbox          |     1|
|10    |Main_xlconstant_2_0_bbox          |     1|
|11    |IBUF                              |     5|
|12    |OBUF                              |     7|
+------+----------------------------------+------+

Report Instance Areas: 
+------+---------+-------+------+
|      |Instance |Module |Cells |
+------+---------+-------+------+
|1     |top      |       |   274|
|2     |  Main_i |Main   |   262|
+------+---------+-------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:23 ; elapsed = 00:00:23 . Memory (MB): peak = 1490.406 ; gain = 388.766 ; free physical = 1706 ; free virtual = 4185
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 0 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:17 ; elapsed = 00:00:17 . Memory (MB): peak = 1490.406 ; gain = 126.516 ; free physical = 1764 ; free virtual = 4243
Synthesis Optimization Complete : Time (s): cpu = 00:00:23 ; elapsed = 00:00:23 . Memory (MB): peak = 1490.414 ; gain = 388.766 ; free physical = 1766 ; free virtual = 4245
INFO: [Project 1-571] Translating synthesized netlist
INFO: [Netlist 29-17] Analyzing 5 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

42 Infos, 15 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:27 ; elapsed = 00:00:28 . Memory (MB): peak = 1494.406 ; gain = 409.340 ; free physical = 1724 ; free virtual = 4203
INFO: [Common 17-1381] The checkpoint '/home/frederik/Documents/Rob_Electronics/FinalProject/FinalProject.runs/synth_1/Main_wrapper.dcp' has been generated.
report_utilization: Time (s): cpu = 00:00:00.09 ; elapsed = 00:00:00.11 . Memory (MB): peak = 1494.406 ; gain = 0.000 ; free physical = 1724 ; free virtual = 4202
INFO: [Common 17-206] Exiting Vivado at Fri Dec 22 12:20:24 2017...
