{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1592747838415 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Elaboration Quartus Prime " "Running Quartus Prime Analysis & Elaboration" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition " "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1592747838415 ""} { "Info" "IQEXE_START_BANNER_TIME" "Sun Jun 21 22:57:18 2020 " "Processing started: Sun Jun 21 22:57:18 2020" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1592747838415 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Design Software" 0 -1 1592747838415 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off pipelined_cpu_with_fpu_top -c pipelined_cpu_with_fpu_top --analysis_and_elaboration " "Command: quartus_map --read_settings_files=on --write_settings_files=off pipelined_cpu_with_fpu_top -c pipelined_cpu_with_fpu_top --analysis_and_elaboration" {  } {  } 0 0 "Command: %1!s!" 0 0 "Design Software" 0 -1 1592747838416 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Design Software" 0 -1 1592747838624 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "8 8 " "Parallel compilation is enabled and will use 8 of the 8 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Design Software" 0 -1 1592747838624 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "HDL/regfile2write.v 1 1 " "Found 1 design units, including 1 entities, in source file HDL/regfile2write.v" { { "Info" "ISGN_ENTITY_NAME" "1 regfile2w " "Found entity 1: regfile2w" {  } { { "HDL/regfile2write.v" "" { Text "/mnt/disk1/koudai/fpga/pipelined_cpu_with_fpu/HDL/regfile2write.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1592747845049 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1592747845049 ""}
{ "Warning" "WVRFX_L3_VERI_MIXED_BLOCKING_NONBLOCKING_ASSIGNMENT" "pipelined_float_multiplier.v(160) " "Verilog HDL information at pipelined_float_multiplier.v(160): always construct contains both blocking and non-blocking assignments" {  } { { "HDL/pipelined_float_multiplier.v" "" { Text "/mnt/disk1/koudai/fpga/pipelined_cpu_with_fpu/HDL/pipelined_float_multiplier.v" 160 0 0 } }  } 0 10268 "Verilog HDL information at %1!s!: always construct contains both blocking and non-blocking assignments" 1 0 "Design Software" 0 -1 1592747845049 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "HDL/pipelined_float_multiplier.v 6 6 " "Found 6 design units, including 6 entities, in source file HDL/pipelined_float_multiplier.v" { { "Info" "ISGN_ENTITY_NAME" "1 pipelined_float_multiplier " "Found entity 1: pipelined_float_multiplier" {  } { { "HDL/pipelined_float_multiplier.v" "" { Text "/mnt/disk1/koudai/fpga/pipelined_cpu_with_fpu/HDL/pipelined_float_multiplier.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1592747845050 ""} { "Info" "ISGN_ENTITY_NAME" "2 float_multiplier_mul_stage " "Found entity 2: float_multiplier_mul_stage" {  } { { "HDL/pipelined_float_multiplier.v" "" { Text "/mnt/disk1/koudai/fpga/pipelined_cpu_with_fpu/HDL/pipelined_float_multiplier.v" 47 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1592747845050 ""} { "Info" "ISGN_ENTITY_NAME" "3 float_multiplier_mul_add_reg " "Found entity 3: float_multiplier_mul_add_reg" {  } { { "HDL/pipelined_float_multiplier.v" "" { Text "/mnt/disk1/koudai/fpga/pipelined_cpu_with_fpu/HDL/pipelined_float_multiplier.v" 85 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1592747845050 ""} { "Info" "ISGN_ENTITY_NAME" "4 float_multiplier_add_stage " "Found entity 4: float_multiplier_add_stage" {  } { { "HDL/pipelined_float_multiplier.v" "" { Text "/mnt/disk1/koudai/fpga/pipelined_cpu_with_fpu/HDL/pipelined_float_multiplier.v" 133 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1592747845050 ""} { "Info" "ISGN_ENTITY_NAME" "5 float_multiplier_add_norm_reg " "Found entity 5: float_multiplier_add_norm_reg" {  } { { "HDL/pipelined_float_multiplier.v" "" { Text "/mnt/disk1/koudai/fpga/pipelined_cpu_with_fpu/HDL/pipelined_float_multiplier.v" 141 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1592747845050 ""} { "Info" "ISGN_ENTITY_NAME" "6 float_multiplier_norm_stage " "Found entity 6: float_multiplier_norm_stage" {  } { { "HDL/pipelined_float_multiplier.v" "" { Text "/mnt/disk1/koudai/fpga/pipelined_cpu_with_fpu/HDL/pipelined_float_multiplier.v" 181 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1592747845050 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1592747845050 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "HDL/pipelined_float_adder.v 6 6 " "Found 6 design units, including 6 entities, in source file HDL/pipelined_float_adder.v" { { "Info" "ISGN_ENTITY_NAME" "1 pipelined_float_adder " "Found entity 1: pipelined_float_adder" {  } { { "HDL/pipelined_float_adder.v" "" { Text "/mnt/disk1/koudai/fpga/pipelined_cpu_with_fpu/HDL/pipelined_float_adder.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1592747845051 ""} { "Info" "ISGN_ENTITY_NAME" "2 float_adder_align_stage " "Found entity 2: float_adder_align_stage" {  } { { "HDL/pipelined_float_adder.v" "" { Text "/mnt/disk1/koudai/fpga/pipelined_cpu_with_fpu/HDL/pipelined_float_adder.v" 56 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1592747845051 ""} { "Info" "ISGN_ENTITY_NAME" "3 float_adder_align_cal_reg " "Found entity 3: float_adder_align_cal_reg" {  } { { "HDL/pipelined_float_adder.v" "" { Text "/mnt/disk1/koudai/fpga/pipelined_cpu_with_fpu/HDL/pipelined_float_adder.v" 100 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1592747845051 ""} { "Info" "ISGN_ENTITY_NAME" "4 float_adder_cal_stage " "Found entity 4: float_adder_cal_stage" {  } { { "HDL/pipelined_float_adder.v" "" { Text "/mnt/disk1/koudai/fpga/pipelined_cpu_with_fpu/HDL/pipelined_float_adder.v" 148 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1592747845051 ""} { "Info" "ISGN_ENTITY_NAME" "5 float_adder_cal_norm_reg " "Found entity 5: float_adder_cal_norm_reg" {  } { { "HDL/pipelined_float_adder.v" "" { Text "/mnt/disk1/koudai/fpga/pipelined_cpu_with_fpu/HDL/pipelined_float_adder.v" 161 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1592747845051 ""} { "Info" "ISGN_ENTITY_NAME" "6 float_adder_norm_stage " "Found entity 6: float_adder_norm_stage" {  } { { "HDL/pipelined_float_adder.v" "" { Text "/mnt/disk1/koudai/fpga/pipelined_cpu_with_fpu/HDL/pipelined_float_adder.v" 201 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1592747845051 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1592747845051 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "HDL/pipelined_cpu_with_fpu_top.v 1 1 " "Found 1 design units, including 1 entities, in source file HDL/pipelined_cpu_with_fpu_top.v" { { "Info" "ISGN_ENTITY_NAME" "1 pipelined_cpu_with_fpu_top " "Found entity 1: pipelined_cpu_with_fpu_top" {  } { { "HDL/pipelined_cpu_with_fpu_top.v" "" { Text "/mnt/disk1/koudai/fpga/pipelined_cpu_with_fpu/HDL/pipelined_cpu_with_fpu_top.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1592747845051 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1592747845051 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "HDL/pipelined_cpu_with_fpu.v 1 1 " "Found 1 design units, including 1 entities, in source file HDL/pipelined_cpu_with_fpu.v" { { "Info" "ISGN_ENTITY_NAME" "1 pipelined_cpu_with_fpu " "Found entity 1: pipelined_cpu_with_fpu" {  } { { "HDL/pipelined_cpu_with_fpu.v" "" { Text "/mnt/disk1/koudai/fpga/pipelined_cpu_with_fpu/HDL/pipelined_cpu_with_fpu.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1592747845052 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1592747845052 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "HDL/integer_unit.v 10 10 " "Found 10 design units, including 10 entities, in source file HDL/integer_unit.v" { { "Info" "ISGN_ENTITY_NAME" "1 integer_unit " "Found entity 1: integer_unit" {  } { { "HDL/integer_unit.v" "" { Text "/mnt/disk1/koudai/fpga/pipelined_cpu_with_fpu/HDL/integer_unit.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1592747845053 ""} { "Info" "ISGN_ENTITY_NAME" "2 pipelined_if_stage " "Found entity 2: pipelined_if_stage" {  } { { "HDL/integer_unit.v" "" { Text "/mnt/disk1/koudai/fpga/pipelined_cpu_with_fpu/HDL/integer_unit.v" 134 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1592747845053 ""} { "Info" "ISGN_ENTITY_NAME" "3 pipelined_if_id_reg " "Found entity 3: pipelined_if_id_reg" {  } { { "HDL/integer_unit.v" "" { Text "/mnt/disk1/koudai/fpga/pipelined_cpu_with_fpu/HDL/integer_unit.v" 160 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1592747845053 ""} { "Info" "ISGN_ENTITY_NAME" "4 pipelined_id_stage " "Found entity 4: pipelined_id_stage" {  } { { "HDL/integer_unit.v" "" { Text "/mnt/disk1/koudai/fpga/pipelined_cpu_with_fpu/HDL/integer_unit.v" 190 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1592747845053 ""} { "Info" "ISGN_ENTITY_NAME" "5 pipelined_id_exe_reg " "Found entity 5: pipelined_id_exe_reg" {  } { { "HDL/integer_unit.v" "" { Text "/mnt/disk1/koudai/fpga/pipelined_cpu_with_fpu/HDL/integer_unit.v" 447 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1592747845053 ""} { "Info" "ISGN_ENTITY_NAME" "6 pipelined_exe_stage " "Found entity 6: pipelined_exe_stage" {  } { { "HDL/integer_unit.v" "" { Text "/mnt/disk1/koudai/fpga/pipelined_cpu_with_fpu/HDL/integer_unit.v" 518 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1592747845053 ""} { "Info" "ISGN_ENTITY_NAME" "7 pipelined_exe_mem_reg " "Found entity 7: pipelined_exe_mem_reg" {  } { { "HDL/integer_unit.v" "" { Text "/mnt/disk1/koudai/fpga/pipelined_cpu_with_fpu/HDL/integer_unit.v" 559 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1592747845053 ""} { "Info" "ISGN_ENTITY_NAME" "8 pipelined_mem_stage " "Found entity 8: pipelined_mem_stage" {  } { { "HDL/integer_unit.v" "" { Text "/mnt/disk1/koudai/fpga/pipelined_cpu_with_fpu/HDL/integer_unit.v" 602 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1592747845053 ""} { "Info" "ISGN_ENTITY_NAME" "9 pipelined_mem_wb_reg " "Found entity 9: pipelined_mem_wb_reg" {  } { { "HDL/integer_unit.v" "" { Text "/mnt/disk1/koudai/fpga/pipelined_cpu_with_fpu/HDL/integer_unit.v" 622 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1592747845053 ""} { "Info" "ISGN_ENTITY_NAME" "10 pipelined_wb_stage " "Found entity 10: pipelined_wb_stage" {  } { { "HDL/integer_unit.v" "" { Text "/mnt/disk1/koudai/fpga/pipelined_cpu_with_fpu/HDL/integer_unit.v" 661 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1592747845053 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1592747845053 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "HDL/integer_to_float.v 1 1 " "Found 1 design units, including 1 entities, in source file HDL/integer_to_float.v" { { "Info" "ISGN_ENTITY_NAME" "1 integer_to_float " "Found entity 1: integer_to_float" {  } { { "HDL/integer_to_float.v" "" { Text "/mnt/disk1/koudai/fpga/pipelined_cpu_with_fpu/HDL/integer_to_float.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1592747845054 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1592747845054 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "HDL/fpu.v 1 1 " "Found 1 design units, including 1 entities, in source file HDL/fpu.v" { { "Info" "ISGN_ENTITY_NAME" "1 floating_point_unit " "Found entity 1: floating_point_unit" {  } { { "HDL/fpu.v" "" { Text "/mnt/disk1/koudai/fpga/pipelined_cpu_with_fpu/HDL/fpu.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1592747845054 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1592747845054 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "HDL/float_to_integer.v 1 1 " "Found 1 design units, including 1 entities, in source file HDL/float_to_integer.v" { { "Info" "ISGN_ENTITY_NAME" "1 float_to_integer " "Found entity 1: float_to_integer" {  } { { "HDL/float_to_integer.v" "" { Text "/mnt/disk1/koudai/fpga/pipelined_cpu_with_fpu/HDL/float_to_integer.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1592747845055 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1592747845055 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "HDL/float_sqrt_newton.v 3 3 " "Found 3 design units, including 3 entities, in source file HDL/float_sqrt_newton.v" { { "Info" "ISGN_ENTITY_NAME" "1 float_sqrt_newton " "Found entity 1: float_sqrt_newton" {  } { { "HDL/float_sqrt_newton.v" "" { Text "/mnt/disk1/koudai/fpga/pipelined_cpu_with_fpu/HDL/float_sqrt_newton.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1592747845056 ""} { "Info" "ISGN_ENTITY_NAME" "2 shift_even_bits " "Found entity 2: shift_even_bits" {  } { { "HDL/float_sqrt_newton.v" "" { Text "/mnt/disk1/koudai/fpga/pipelined_cpu_with_fpu/HDL/float_sqrt_newton.v" 75 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1592747845056 ""} { "Info" "ISGN_ENTITY_NAME" "3 sqrt_newton24 " "Found entity 3: sqrt_newton24" {  } { { "HDL/float_sqrt_newton.v" "" { Text "/mnt/disk1/koudai/fpga/pipelined_cpu_with_fpu/HDL/float_sqrt_newton.v" 94 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1592747845056 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1592747845056 ""}
{ "Warning" "WVRFX_L3_VERI_MIXED_BLOCKING_NONBLOCKING_ASSIGNMENT" "float_divider_newton.v(178) " "Verilog HDL information at float_divider_newton.v(178): always construct contains both blocking and non-blocking assignments" {  } { { "HDL/float_divider_newton.v" "" { Text "/mnt/disk1/koudai/fpga/pipelined_cpu_with_fpu/HDL/float_divider_newton.v" 178 0 0 } }  } 0 10268 "Verilog HDL information at %1!s!: always construct contains both blocking and non-blocking assignments" 1 0 "Design Software" 0 -1 1592747845056 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "HDL/float_divider_newton.v 3 3 " "Found 3 design units, including 3 entities, in source file HDL/float_divider_newton.v" { { "Info" "ISGN_ENTITY_NAME" "1 float_divider_newton " "Found entity 1: float_divider_newton" {  } { { "HDL/float_divider_newton.v" "" { Text "/mnt/disk1/koudai/fpga/pipelined_cpu_with_fpu/HDL/float_divider_newton.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1592747845057 ""} { "Info" "ISGN_ENTITY_NAME" "2 shift_to_msb_equ_1 " "Found entity 2: shift_to_msb_equ_1" {  } { { "HDL/float_divider_newton.v" "" { Text "/mnt/disk1/koudai/fpga/pipelined_cpu_with_fpu/HDL/float_divider_newton.v" 139 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1592747845057 ""} { "Info" "ISGN_ENTITY_NAME" "3 newton_divider24 " "Found entity 3: newton_divider24" {  } { { "HDL/float_divider_newton.v" "" { Text "/mnt/disk1/koudai/fpga/pipelined_cpu_with_fpu/HDL/float_divider_newton.v" 159 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1592747845057 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1592747845057 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "HDL/csa.v 1 1 " "Found 1 design units, including 1 entities, in source file HDL/csa.v" { { "Info" "ISGN_ENTITY_NAME" "1 csa " "Found entity 1: csa" {  } { { "HDL/csa.v" "" { Text "/mnt/disk1/koudai/fpga/pipelined_cpu_with_fpu/HDL/csa.v" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1592747845057 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1592747845057 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "HDL/wallace_24x26.v 1 1 " "Found 1 design units, including 1 entities, in source file HDL/wallace_24x26.v" { { "Info" "ISGN_ENTITY_NAME" "1 wallace_24x26 " "Found entity 1: wallace_24x26" {  } { { "HDL/wallace_24x26.v" "" { Text "/mnt/disk1/koudai/fpga/pipelined_cpu_with_fpu/HDL/wallace_24x26.v" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1592747845061 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1592747845061 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "HDL/wallace_24x24.v 1 1 " "Found 1 design units, including 1 entities, in source file HDL/wallace_24x24.v" { { "Info" "ISGN_ENTITY_NAME" "1 wallace_24x24 " "Found entity 1: wallace_24x24" {  } { { "HDL/wallace_24x24.v" "" { Text "/mnt/disk1/koudai/fpga/pipelined_cpu_with_fpu/HDL/wallace_24x24.v" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1592747845064 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1592747845064 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "HDL/vgaif.v 1 1 " "Found 1 design units, including 1 entities, in source file HDL/vgaif.v" { { "Info" "ISGN_ENTITY_NAME" "1 vgaif " "Found entity 1: vgaif" {  } { { "HDL/vgaif.v" "" { Text "/mnt/disk1/koudai/fpga/pipelined_cpu_with_fpu/HDL/vgaif.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1592747845065 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1592747845065 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "HDL/syncgen.v 1 1 " "Found 1 design units, including 1 entities, in source file HDL/syncgen.v" { { "Info" "ISGN_ENTITY_NAME" "1 syncgen " "Found entity 1: syncgen" {  } { { "HDL/syncgen.v" "" { Text "/mnt/disk1/koudai/fpga/pipelined_cpu_with_fpu/HDL/syncgen.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1592747845066 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1592747845066 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "HDL/register_file.v 1 1 " "Found 1 design units, including 1 entities, in source file HDL/register_file.v" { { "Info" "ISGN_ENTITY_NAME" "1 regfile " "Found entity 1: regfile" {  } { { "HDL/register_file.v" "" { Text "/mnt/disk1/koudai/fpga/pipelined_cpu_with_fpu/HDL/register_file.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1592747845066 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1592747845066 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ROMRAM/inst_mem.v 1 1 " "Found 1 design units, including 1 entities, in source file ROMRAM/inst_mem.v" { { "Info" "ISGN_ENTITY_NAME" "1 inst_mem " "Found entity 1: inst_mem" {  } { { "ROMRAM/inst_mem.v" "" { Text "/mnt/disk1/koudai/fpga/pipelined_cpu_with_fpu/ROMRAM/inst_mem.v" 39 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1592747845066 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1592747845066 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ROMRAM/data_mem.v 1 1 " "Found 1 design units, including 1 entities, in source file ROMRAM/data_mem.v" { { "Info" "ISGN_ENTITY_NAME" "1 data_mem " "Found entity 1: data_mem" {  } { { "ROMRAM/data_mem.v" "" { Text "/mnt/disk1/koudai/fpga/pipelined_cpu_with_fpu/ROMRAM/data_mem.v" 39 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1592747845067 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1592747845067 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ROMRAM/VRAM.v 1 1 " "Found 1 design units, including 1 entities, in source file ROMRAM/VRAM.v" { { "Info" "ISGN_ENTITY_NAME" "1 VRAM " "Found entity 1: VRAM" {  } { { "ROMRAM/VRAM.v" "" { Text "/mnt/disk1/koudai/fpga/pipelined_cpu_with_fpu/ROMRAM/VRAM.v" 39 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1592747845067 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1592747845067 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ROMRAM/CGROM.v 1 1 " "Found 1 design units, including 1 entities, in source file ROMRAM/CGROM.v" { { "Info" "ISGN_ENTITY_NAME" "1 CGROM " "Found entity 1: CGROM" {  } { { "ROMRAM/CGROM.v" "" { Text "/mnt/disk1/koudai/fpga/pipelined_cpu_with_fpu/ROMRAM/CGROM.v" 39 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1592747845068 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1592747845068 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "pipelined_cpu_with_fpu_top " "Elaborating entity \"pipelined_cpu_with_fpu_top\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Design Software" 0 -1 1592747845127 ""}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "LEDR pipelined_cpu_with_fpu_top.v(8) " "Output port \"LEDR\" at pipelined_cpu_with_fpu_top.v(8) has no driver" {  } { { "HDL/pipelined_cpu_with_fpu_top.v" "" { Text "/mnt/disk1/koudai/fpga/pipelined_cpu_with_fpu/HDL/pipelined_cpu_with_fpu_top.v" 8 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Design Software" 0 -1 1592747845129 "|pipelined_cpu_with_fpu_top"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "DRAM_ADDR pipelined_cpu_with_fpu_top.v(15) " "Output port \"DRAM_ADDR\" at pipelined_cpu_with_fpu_top.v(15) has no driver" {  } { { "HDL/pipelined_cpu_with_fpu_top.v" "" { Text "/mnt/disk1/koudai/fpga/pipelined_cpu_with_fpu/HDL/pipelined_cpu_with_fpu_top.v" 15 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Design Software" 0 -1 1592747845129 "|pipelined_cpu_with_fpu_top"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "DRAM_BA pipelined_cpu_with_fpu_top.v(16) " "Output port \"DRAM_BA\" at pipelined_cpu_with_fpu_top.v(16) has no driver" {  } { { "HDL/pipelined_cpu_with_fpu_top.v" "" { Text "/mnt/disk1/koudai/fpga/pipelined_cpu_with_fpu/HDL/pipelined_cpu_with_fpu_top.v" 16 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Design Software" 0 -1 1592747845129 "|pipelined_cpu_with_fpu_top"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "DRAM_CLK pipelined_cpu_with_fpu_top.v(14) " "Output port \"DRAM_CLK\" at pipelined_cpu_with_fpu_top.v(14) has no driver" {  } { { "HDL/pipelined_cpu_with_fpu_top.v" "" { Text "/mnt/disk1/koudai/fpga/pipelined_cpu_with_fpu/HDL/pipelined_cpu_with_fpu_top.v" 14 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Design Software" 0 -1 1592747845129 "|pipelined_cpu_with_fpu_top"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "DRAM_CKE pipelined_cpu_with_fpu_top.v(14) " "Output port \"DRAM_CKE\" at pipelined_cpu_with_fpu_top.v(14) has no driver" {  } { { "HDL/pipelined_cpu_with_fpu_top.v" "" { Text "/mnt/disk1/koudai/fpga/pipelined_cpu_with_fpu/HDL/pipelined_cpu_with_fpu_top.v" 14 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Design Software" 0 -1 1592747845129 "|pipelined_cpu_with_fpu_top"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "DRAM_CAS_N pipelined_cpu_with_fpu_top.v(17) " "Output port \"DRAM_CAS_N\" at pipelined_cpu_with_fpu_top.v(17) has no driver" {  } { { "HDL/pipelined_cpu_with_fpu_top.v" "" { Text "/mnt/disk1/koudai/fpga/pipelined_cpu_with_fpu/HDL/pipelined_cpu_with_fpu_top.v" 17 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Design Software" 0 -1 1592747845129 "|pipelined_cpu_with_fpu_top"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "DRAM_RAS_N pipelined_cpu_with_fpu_top.v(17) " "Output port \"DRAM_RAS_N\" at pipelined_cpu_with_fpu_top.v(17) has no driver" {  } { { "HDL/pipelined_cpu_with_fpu_top.v" "" { Text "/mnt/disk1/koudai/fpga/pipelined_cpu_with_fpu/HDL/pipelined_cpu_with_fpu_top.v" 17 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Design Software" 0 -1 1592747845129 "|pipelined_cpu_with_fpu_top"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "DRAM_CS_N pipelined_cpu_with_fpu_top.v(18) " "Output port \"DRAM_CS_N\" at pipelined_cpu_with_fpu_top.v(18) has no driver" {  } { { "HDL/pipelined_cpu_with_fpu_top.v" "" { Text "/mnt/disk1/koudai/fpga/pipelined_cpu_with_fpu/HDL/pipelined_cpu_with_fpu_top.v" 18 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Design Software" 0 -1 1592747845129 "|pipelined_cpu_with_fpu_top"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "DRAM_WE_N pipelined_cpu_with_fpu_top.v(18) " "Output port \"DRAM_WE_N\" at pipelined_cpu_with_fpu_top.v(18) has no driver" {  } { { "HDL/pipelined_cpu_with_fpu_top.v" "" { Text "/mnt/disk1/koudai/fpga/pipelined_cpu_with_fpu/HDL/pipelined_cpu_with_fpu_top.v" 18 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Design Software" 0 -1 1592747845129 "|pipelined_cpu_with_fpu_top"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "DRAM_UDQM pipelined_cpu_with_fpu_top.v(19) " "Output port \"DRAM_UDQM\" at pipelined_cpu_with_fpu_top.v(19) has no driver" {  } { { "HDL/pipelined_cpu_with_fpu_top.v" "" { Text "/mnt/disk1/koudai/fpga/pipelined_cpu_with_fpu/HDL/pipelined_cpu_with_fpu_top.v" 19 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Design Software" 0 -1 1592747845129 "|pipelined_cpu_with_fpu_top"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "DRAM_LDQM pipelined_cpu_with_fpu_top.v(19) " "Output port \"DRAM_LDQM\" at pipelined_cpu_with_fpu_top.v(19) has no driver" {  } { { "HDL/pipelined_cpu_with_fpu_top.v" "" { Text "/mnt/disk1/koudai/fpga/pipelined_cpu_with_fpu/HDL/pipelined_cpu_with_fpu_top.v" 19 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Design Software" 0 -1 1592747845129 "|pipelined_cpu_with_fpu_top"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "pipelined_cpu_with_fpu pipelined_cpu_with_fpu:cpu " "Elaborating entity \"pipelined_cpu_with_fpu\" for hierarchy \"pipelined_cpu_with_fpu:cpu\"" {  } { { "HDL/pipelined_cpu_with_fpu_top.v" "cpu" { Text "/mnt/disk1/koudai/fpga/pipelined_cpu_with_fpu/HDL/pipelined_cpu_with_fpu_top.v" 49 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1592747845136 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "integer_unit pipelined_cpu_with_fpu:cpu\|integer_unit:iu " "Elaborating entity \"integer_unit\" for hierarchy \"pipelined_cpu_with_fpu:cpu\|integer_unit:iu\"" {  } { { "HDL/pipelined_cpu_with_fpu.v" "iu" { Text "/mnt/disk1/koudai/fpga/pipelined_cpu_with_fpu/HDL/pipelined_cpu_with_fpu.v" 47 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1592747845137 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "pipelined_if_stage pipelined_cpu_with_fpu:cpu\|integer_unit:iu\|pipelined_if_stage:if_stage " "Elaborating entity \"pipelined_if_stage\" for hierarchy \"pipelined_cpu_with_fpu:cpu\|integer_unit:iu\|pipelined_if_stage:if_stage\"" {  } { { "HDL/integer_unit.v" "if_stage" { Text "/mnt/disk1/koudai/fpga/pipelined_cpu_with_fpu/HDL/integer_unit.v" 81 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1592747845140 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "inst_mem pipelined_cpu_with_fpu:cpu\|integer_unit:iu\|pipelined_if_stage:if_stage\|inst_mem:mem " "Elaborating entity \"inst_mem\" for hierarchy \"pipelined_cpu_with_fpu:cpu\|integer_unit:iu\|pipelined_if_stage:if_stage\|inst_mem:mem\"" {  } { { "HDL/integer_unit.v" "mem" { Text "/mnt/disk1/koudai/fpga/pipelined_cpu_with_fpu/HDL/integer_unit.v" 155 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1592747845144 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram pipelined_cpu_with_fpu:cpu\|integer_unit:iu\|pipelined_if_stage:if_stage\|inst_mem:mem\|altsyncram:altsyncram_component " "Elaborating entity \"altsyncram\" for hierarchy \"pipelined_cpu_with_fpu:cpu\|integer_unit:iu\|pipelined_if_stage:if_stage\|inst_mem:mem\|altsyncram:altsyncram_component\"" {  } { { "ROMRAM/inst_mem.v" "altsyncram_component" { Text "/mnt/disk1/koudai/fpga/pipelined_cpu_with_fpu/ROMRAM/inst_mem.v" 81 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1592747845172 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "pipelined_cpu_with_fpu:cpu\|integer_unit:iu\|pipelined_if_stage:if_stage\|inst_mem:mem\|altsyncram:altsyncram_component " "Elaborated megafunction instantiation \"pipelined_cpu_with_fpu:cpu\|integer_unit:iu\|pipelined_if_stage:if_stage\|inst_mem:mem\|altsyncram:altsyncram_component\"" {  } { { "ROMRAM/inst_mem.v" "" { Text "/mnt/disk1/koudai/fpga/pipelined_cpu_with_fpu/ROMRAM/inst_mem.v" 81 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Design Software" 0 -1 1592747845172 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "pipelined_cpu_with_fpu:cpu\|integer_unit:iu\|pipelined_if_stage:if_stage\|inst_mem:mem\|altsyncram:altsyncram_component " "Instantiated megafunction \"pipelined_cpu_with_fpu:cpu\|integer_unit:iu\|pipelined_if_stage:if_stage\|inst_mem:mem\|altsyncram:altsyncram_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "address_aclr_a NONE " "Parameter \"address_aclr_a\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1592747845172 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_input_a BYPASS " "Parameter \"clock_enable_input_a\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1592747845172 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_output_a BYPASS " "Parameter \"clock_enable_output_a\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1592747845172 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "init_file ./ROMRAM/inst_mem.mif " "Parameter \"init_file\" = \"./ROMRAM/inst_mem.mif\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1592747845172 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family Cyclone V " "Parameter \"intended_device_family\" = \"Cyclone V\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1592747845172 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint ENABLE_RUNTIME_MOD=NO " "Parameter \"lpm_hint\" = \"ENABLE_RUNTIME_MOD=NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1592747845172 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altsyncram " "Parameter \"lpm_type\" = \"altsyncram\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1592747845172 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_a 256 " "Parameter \"numwords_a\" = \"256\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1592747845172 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode ROM " "Parameter \"operation_mode\" = \"ROM\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1592747845172 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_aclr_a NONE " "Parameter \"outdata_aclr_a\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1592747845172 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_a UNREGISTERED " "Parameter \"outdata_reg_a\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1592747845172 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_a 8 " "Parameter \"widthad_a\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1592747845172 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 8 " "Parameter \"width_a\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1592747845172 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_byteena_a 1 " "Parameter \"width_byteena_a\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1592747845172 ""}  } { { "ROMRAM/inst_mem.v" "" { Text "/mnt/disk1/koudai/fpga/pipelined_cpu_with_fpu/ROMRAM/inst_mem.v" 81 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Design Software" 0 -1 1592747845172 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_r4h1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_r4h1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_r4h1 " "Found entity 1: altsyncram_r4h1" {  } { { "db/altsyncram_r4h1.tdf" "" { Text "/mnt/disk1/koudai/fpga/pipelined_cpu_with_fpu/db/altsyncram_r4h1.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1592747845198 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1592747845198 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_r4h1 pipelined_cpu_with_fpu:cpu\|integer_unit:iu\|pipelined_if_stage:if_stage\|inst_mem:mem\|altsyncram:altsyncram_component\|altsyncram_r4h1:auto_generated " "Elaborating entity \"altsyncram_r4h1\" for hierarchy \"pipelined_cpu_with_fpu:cpu\|integer_unit:iu\|pipelined_if_stage:if_stage\|inst_mem:mem\|altsyncram:altsyncram_component\|altsyncram_r4h1:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "/mnt/disk1/koudai/install/intelFPGA_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1592747845198 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "pipelined_if_id_reg pipelined_cpu_with_fpu:cpu\|integer_unit:iu\|pipelined_if_id_reg:if_id_reg " "Elaborating entity \"pipelined_if_id_reg\" for hierarchy \"pipelined_cpu_with_fpu:cpu\|integer_unit:iu\|pipelined_if_id_reg:if_id_reg\"" {  } { { "HDL/integer_unit.v" "if_id_reg" { Text "/mnt/disk1/koudai/fpga/pipelined_cpu_with_fpu/HDL/integer_unit.v" 85 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1592747845200 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "pipelined_id_stage pipelined_cpu_with_fpu:cpu\|integer_unit:iu\|pipelined_id_stage:id_stage " "Elaborating entity \"pipelined_id_stage\" for hierarchy \"pipelined_cpu_with_fpu:cpu\|integer_unit:iu\|pipelined_id_stage:id_stage\"" {  } { { "HDL/integer_unit.v" "id_stage" { Text "/mnt/disk1/koudai/fpga/pipelined_cpu_with_fpu/HDL/integer_unit.v" 98 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1592747845201 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "regfile pipelined_cpu_with_fpu:cpu\|integer_unit:iu\|pipelined_id_stage:id_stage\|regfile:regfile0 " "Elaborating entity \"regfile\" for hierarchy \"pipelined_cpu_with_fpu:cpu\|integer_unit:iu\|pipelined_id_stage:id_stage\|regfile:regfile0\"" {  } { { "HDL/integer_unit.v" "regfile0" { Text "/mnt/disk1/koudai/fpga/pipelined_cpu_with_fpu/HDL/integer_unit.v" 442 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1592747845203 ""}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "i register_file.v(14) " "Verilog HDL Always Construct warning at register_file.v(14): inferring latch(es) for variable \"i\", which holds its previous value in one or more paths through the always construct" {  } { { "HDL/register_file.v" "" { Text "/mnt/disk1/koudai/fpga/pipelined_cpu_with_fpu/HDL/register_file.v" 14 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1592747845207 "|pipelined_cpu_with_fpu_top|pipelined_cpu_with_fpu:cpu|integer_unit:iu|pipelined_id_stage:id_stage|regfile:regfile0"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "pipelined_id_exe_reg pipelined_cpu_with_fpu:cpu\|integer_unit:iu\|pipelined_id_exe_reg:id_exe_reg " "Elaborating entity \"pipelined_id_exe_reg\" for hierarchy \"pipelined_cpu_with_fpu:cpu\|integer_unit:iu\|pipelined_id_exe_reg:id_exe_reg\"" {  } { { "HDL/integer_unit.v" "id_exe_reg" { Text "/mnt/disk1/koudai/fpga/pipelined_cpu_with_fpu/HDL/integer_unit.v" 106 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1592747845207 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "pipelined_exe_stage pipelined_cpu_with_fpu:cpu\|integer_unit:iu\|pipelined_exe_stage:exe_stage " "Elaborating entity \"pipelined_exe_stage\" for hierarchy \"pipelined_cpu_with_fpu:cpu\|integer_unit:iu\|pipelined_exe_stage:exe_stage\"" {  } { { "HDL/integer_unit.v" "exe_stage" { Text "/mnt/disk1/koudai/fpga/pipelined_cpu_with_fpu/HDL/integer_unit.v" 111 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1592747845208 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 5 integer_unit.v(553) " "Verilog HDL assignment warning at integer_unit.v(553): truncated value with size 32 to match size of target (5)" {  } { { "HDL/integer_unit.v" "" { Text "/mnt/disk1/koudai/fpga/pipelined_cpu_with_fpu/HDL/integer_unit.v" 553 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1592747845209 "|pipelined_cpu_with_fpu_top|pipelined_cpu_with_fpu:cpu|integer_unit:iu|pipelined_exe_stage:exe_stage"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "pipelined_exe_mem_reg pipelined_cpu_with_fpu:cpu\|integer_unit:iu\|pipelined_exe_mem_reg:exe_mem_reg " "Elaborating entity \"pipelined_exe_mem_reg\" for hierarchy \"pipelined_cpu_with_fpu:cpu\|integer_unit:iu\|pipelined_exe_mem_reg:exe_mem_reg\"" {  } { { "HDL/integer_unit.v" "exe_mem_reg" { Text "/mnt/disk1/koudai/fpga/pipelined_cpu_with_fpu/HDL/integer_unit.v" 117 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1592747845209 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "pipelined_mem_stage pipelined_cpu_with_fpu:cpu\|integer_unit:iu\|pipelined_mem_stage:mem_stage " "Elaborating entity \"pipelined_mem_stage\" for hierarchy \"pipelined_cpu_with_fpu:cpu\|integer_unit:iu\|pipelined_mem_stage:mem_stage\"" {  } { { "HDL/integer_unit.v" "mem_stage" { Text "/mnt/disk1/koudai/fpga/pipelined_cpu_with_fpu/HDL/integer_unit.v" 121 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1592747845210 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "data_mem pipelined_cpu_with_fpu:cpu\|integer_unit:iu\|pipelined_mem_stage:mem_stage\|data_mem:mem " "Elaborating entity \"data_mem\" for hierarchy \"pipelined_cpu_with_fpu:cpu\|integer_unit:iu\|pipelined_mem_stage:mem_stage\|data_mem:mem\"" {  } { { "HDL/integer_unit.v" "mem" { Text "/mnt/disk1/koudai/fpga/pipelined_cpu_with_fpu/HDL/integer_unit.v" 616 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1592747845215 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram pipelined_cpu_with_fpu:cpu\|integer_unit:iu\|pipelined_mem_stage:mem_stage\|data_mem:mem\|altsyncram:altsyncram_component " "Elaborating entity \"altsyncram\" for hierarchy \"pipelined_cpu_with_fpu:cpu\|integer_unit:iu\|pipelined_mem_stage:mem_stage\|data_mem:mem\|altsyncram:altsyncram_component\"" {  } { { "ROMRAM/data_mem.v" "altsyncram_component" { Text "/mnt/disk1/koudai/fpga/pipelined_cpu_with_fpu/ROMRAM/data_mem.v" 85 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1592747845218 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "pipelined_cpu_with_fpu:cpu\|integer_unit:iu\|pipelined_mem_stage:mem_stage\|data_mem:mem\|altsyncram:altsyncram_component " "Elaborated megafunction instantiation \"pipelined_cpu_with_fpu:cpu\|integer_unit:iu\|pipelined_mem_stage:mem_stage\|data_mem:mem\|altsyncram:altsyncram_component\"" {  } { { "ROMRAM/data_mem.v" "" { Text "/mnt/disk1/koudai/fpga/pipelined_cpu_with_fpu/ROMRAM/data_mem.v" 85 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Design Software" 0 -1 1592747845218 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "pipelined_cpu_with_fpu:cpu\|integer_unit:iu\|pipelined_mem_stage:mem_stage\|data_mem:mem\|altsyncram:altsyncram_component " "Instantiated megafunction \"pipelined_cpu_with_fpu:cpu\|integer_unit:iu\|pipelined_mem_stage:mem_stage\|data_mem:mem\|altsyncram:altsyncram_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_input_a BYPASS " "Parameter \"clock_enable_input_a\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1592747845218 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_output_a BYPASS " "Parameter \"clock_enable_output_a\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1592747845218 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "init_file ./ROMRAM/data_mem.mif " "Parameter \"init_file\" = \"./ROMRAM/data_mem.mif\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1592747845218 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family Cyclone V " "Parameter \"intended_device_family\" = \"Cyclone V\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1592747845218 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint ENABLE_RUNTIME_MOD=NO " "Parameter \"lpm_hint\" = \"ENABLE_RUNTIME_MOD=NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1592747845218 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altsyncram " "Parameter \"lpm_type\" = \"altsyncram\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1592747845218 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_a 256 " "Parameter \"numwords_a\" = \"256\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1592747845218 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode SINGLE_PORT " "Parameter \"operation_mode\" = \"SINGLE_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1592747845218 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_aclr_a NONE " "Parameter \"outdata_aclr_a\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1592747845218 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_a UNREGISTERED " "Parameter \"outdata_reg_a\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1592747845218 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "power_up_uninitialized FALSE " "Parameter \"power_up_uninitialized\" = \"FALSE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1592747845218 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "read_during_write_mode_port_a NEW_DATA_NO_NBE_READ " "Parameter \"read_during_write_mode_port_a\" = \"NEW_DATA_NO_NBE_READ\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1592747845218 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_a 8 " "Parameter \"widthad_a\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1592747845218 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 32 " "Parameter \"width_a\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1592747845218 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_byteena_a 1 " "Parameter \"width_byteena_a\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1592747845218 ""}  } { { "ROMRAM/data_mem.v" "" { Text "/mnt/disk1/koudai/fpga/pipelined_cpu_with_fpu/ROMRAM/data_mem.v" 85 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Design Software" 0 -1 1592747845218 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_kdp1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_kdp1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_kdp1 " "Found entity 1: altsyncram_kdp1" {  } { { "db/altsyncram_kdp1.tdf" "" { Text "/mnt/disk1/koudai/fpga/pipelined_cpu_with_fpu/db/altsyncram_kdp1.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1592747845245 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1592747845245 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_kdp1 pipelined_cpu_with_fpu:cpu\|integer_unit:iu\|pipelined_mem_stage:mem_stage\|data_mem:mem\|altsyncram:altsyncram_component\|altsyncram_kdp1:auto_generated " "Elaborating entity \"altsyncram_kdp1\" for hierarchy \"pipelined_cpu_with_fpu:cpu\|integer_unit:iu\|pipelined_mem_stage:mem_stage\|data_mem:mem\|altsyncram:altsyncram_component\|altsyncram_kdp1:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "/mnt/disk1/koudai/install/intelFPGA_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1592747845245 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "pipelined_mem_wb_reg pipelined_cpu_with_fpu:cpu\|integer_unit:iu\|pipelined_mem_wb_reg:mem_wb_reg " "Elaborating entity \"pipelined_mem_wb_reg\" for hierarchy \"pipelined_cpu_with_fpu:cpu\|integer_unit:iu\|pipelined_mem_wb_reg:mem_wb_reg\"" {  } { { "HDL/integer_unit.v" "mem_wb_reg" { Text "/mnt/disk1/koudai/fpga/pipelined_cpu_with_fpu/HDL/integer_unit.v" 126 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1592747845248 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "pipelined_wb_stage pipelined_cpu_with_fpu:cpu\|integer_unit:iu\|pipelined_wb_stage:wb_state " "Elaborating entity \"pipelined_wb_stage\" for hierarchy \"pipelined_cpu_with_fpu:cpu\|integer_unit:iu\|pipelined_wb_stage:wb_state\"" {  } { { "HDL/integer_unit.v" "wb_state" { Text "/mnt/disk1/koudai/fpga/pipelined_cpu_with_fpu/HDL/integer_unit.v" 129 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1592747845249 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "regfile2w pipelined_cpu_with_fpu:cpu\|regfile2w:fpr " "Elaborating entity \"regfile2w\" for hierarchy \"pipelined_cpu_with_fpu:cpu\|regfile2w:fpr\"" {  } { { "HDL/pipelined_cpu_with_fpu.v" "fpr" { Text "/mnt/disk1/koudai/fpga/pipelined_cpu_with_fpu/HDL/pipelined_cpu_with_fpu.v" 53 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1592747845249 ""}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "i regfile2write.v(20) " "Verilog HDL Always Construct warning at regfile2write.v(20): inferring latch(es) for variable \"i\", which holds its previous value in one or more paths through the always construct" {  } { { "HDL/regfile2write.v" "" { Text "/mnt/disk1/koudai/fpga/pipelined_cpu_with_fpu/HDL/regfile2write.v" 20 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1592747845256 "|pipelined_cpu_with_fpu_top|pipelined_cpu_with_fpu:cpu|regfile2w:fpr"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "floating_point_unit pipelined_cpu_with_fpu:cpu\|floating_point_unit:fpu " "Elaborating entity \"floating_point_unit\" for hierarchy \"pipelined_cpu_with_fpu:cpu\|floating_point_unit:fpu\"" {  } { { "HDL/pipelined_cpu_with_fpu.v" "fpu" { Text "/mnt/disk1/koudai/fpga/pipelined_cpu_with_fpu/HDL/pipelined_cpu_with_fpu.v" 65 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1592747845256 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "pipelined_float_adder pipelined_cpu_with_fpu:cpu\|floating_point_unit:fpu\|pipelined_float_adder:f_add " "Elaborating entity \"pipelined_float_adder\" for hierarchy \"pipelined_cpu_with_fpu:cpu\|floating_point_unit:fpu\|pipelined_float_adder:f_add\"" {  } { { "HDL/fpu.v" "f_add" { Text "/mnt/disk1/koudai/fpga/pipelined_cpu_with_fpu/HDL/fpu.v" 41 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1592747845258 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "float_adder_align_stage pipelined_cpu_with_fpu:cpu\|floating_point_unit:fpu\|pipelined_float_adder:f_add\|float_adder_align_stage:align_stage " "Elaborating entity \"float_adder_align_stage\" for hierarchy \"pipelined_cpu_with_fpu:cpu\|floating_point_unit:fpu\|pipelined_float_adder:f_add\|float_adder_align_stage:align_stage\"" {  } { { "HDL/pipelined_float_adder.v" "align_stage" { Text "/mnt/disk1/koudai/fpga/pipelined_cpu_with_fpu/HDL/pipelined_float_adder.v" 20 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1592747845259 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "float_adder_align_cal_reg pipelined_cpu_with_fpu:cpu\|floating_point_unit:fpu\|pipelined_float_adder:f_add\|float_adder_align_cal_reg:align_cal_reg " "Elaborating entity \"float_adder_align_cal_reg\" for hierarchy \"pipelined_cpu_with_fpu:cpu\|floating_point_unit:fpu\|pipelined_float_adder:f_add\|float_adder_align_cal_reg:align_cal_reg\"" {  } { { "HDL/pipelined_float_adder.v" "align_cal_reg" { Text "/mnt/disk1/koudai/fpga/pipelined_cpu_with_fpu/HDL/pipelined_float_adder.v" 35 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1592747845259 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "float_adder_cal_stage pipelined_cpu_with_fpu:cpu\|floating_point_unit:fpu\|pipelined_float_adder:f_add\|float_adder_cal_stage:cal_stage " "Elaborating entity \"float_adder_cal_stage\" for hierarchy \"pipelined_cpu_with_fpu:cpu\|floating_point_unit:fpu\|pipelined_float_adder:f_add\|float_adder_cal_stage:cal_stage\"" {  } { { "HDL/pipelined_float_adder.v" "cal_stage" { Text "/mnt/disk1/koudai/fpga/pipelined_cpu_with_fpu/HDL/pipelined_float_adder.v" 38 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1592747845260 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "float_adder_cal_norm_reg pipelined_cpu_with_fpu:cpu\|floating_point_unit:fpu\|pipelined_float_adder:f_add\|float_adder_cal_norm_reg:cal_norm_reg " "Elaborating entity \"float_adder_cal_norm_reg\" for hierarchy \"pipelined_cpu_with_fpu:cpu\|floating_point_unit:fpu\|pipelined_float_adder:f_add\|float_adder_cal_norm_reg:cal_norm_reg\"" {  } { { "HDL/pipelined_float_adder.v" "cal_norm_reg" { Text "/mnt/disk1/koudai/fpga/pipelined_cpu_with_fpu/HDL/pipelined_float_adder.v" 49 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1592747845261 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "float_adder_norm_stage pipelined_cpu_with_fpu:cpu\|floating_point_unit:fpu\|pipelined_float_adder:f_add\|float_adder_norm_stage:norm_stage " "Elaborating entity \"float_adder_norm_stage\" for hierarchy \"pipelined_cpu_with_fpu:cpu\|floating_point_unit:fpu\|pipelined_float_adder:f_add\|float_adder_norm_stage:norm_stage\"" {  } { { "HDL/pipelined_float_adder.v" "norm_stage" { Text "/mnt/disk1/koudai/fpga/pipelined_cpu_with_fpu/HDL/pipelined_float_adder.v" 52 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1592747845262 ""}
{ "Warning" "WVRFX_L2_VERI_CASEXZ_ITEM_EXPRS_OVERLAP" "pipelined_float_adder.v(265) " "Verilog HDL Casex/Casez warning at pipelined_float_adder.v(265): casex/casez item expression overlaps with a previous casex/casez item expression" {  } { { "HDL/pipelined_float_adder.v" "" { Text "/mnt/disk1/koudai/fpga/pipelined_cpu_with_fpu/HDL/pipelined_float_adder.v" 265 0 0 } }  } 0 10935 "Verilog HDL Casex/Casez warning at %1!s!: casex/casez item expression overlaps with a previous casex/casez item expression" 0 0 "Analysis & Synthesis" 0 -1 1592747845262 "|pipelined_cpu_with_fpu_top|pipelined_cpu_with_fpu:cpu|floating_point_unit:fpu|pipelined_float_adder:f_add|float_adder_norm_stage:norm_stage"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "pipelined_float_multiplier pipelined_cpu_with_fpu:cpu\|floating_point_unit:fpu\|pipelined_float_multiplier:f_mul " "Elaborating entity \"pipelined_float_multiplier\" for hierarchy \"pipelined_cpu_with_fpu:cpu\|floating_point_unit:fpu\|pipelined_float_multiplier:f_mul\"" {  } { { "HDL/fpu.v" "f_mul" { Text "/mnt/disk1/koudai/fpga/pipelined_cpu_with_fpu/HDL/fpu.v" 42 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1592747845263 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "float_multiplier_mul_stage pipelined_cpu_with_fpu:cpu\|floating_point_unit:fpu\|pipelined_float_multiplier:f_mul\|float_multiplier_mul_stage:mul_stage " "Elaborating entity \"float_multiplier_mul_stage\" for hierarchy \"pipelined_cpu_with_fpu:cpu\|floating_point_unit:fpu\|pipelined_float_multiplier:f_mul\|float_multiplier_mul_stage:mul_stage\"" {  } { { "HDL/pipelined_float_multiplier.v" "mul_stage" { Text "/mnt/disk1/koudai/fpga/pipelined_cpu_with_fpu/HDL/pipelined_float_multiplier.v" 17 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1592747845264 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "wallace_24x24 pipelined_cpu_with_fpu:cpu\|floating_point_unit:fpu\|pipelined_float_multiplier:f_mul\|float_multiplier_mul_stage:mul_stage\|wallace_24x24:wt24 " "Elaborating entity \"wallace_24x24\" for hierarchy \"pipelined_cpu_with_fpu:cpu\|floating_point_unit:fpu\|pipelined_float_multiplier:f_mul\|float_multiplier_mul_stage:mul_stage\|wallace_24x24:wt24\"" {  } { { "HDL/pipelined_float_multiplier.v" "wt24" { Text "/mnt/disk1/koudai/fpga/pipelined_cpu_with_fpu/HDL/pipelined_float_multiplier.v" 81 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1592747845265 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "csa pipelined_cpu_with_fpu:cpu\|floating_point_unit:fpu\|pipelined_float_multiplier:f_mul\|float_multiplier_mul_stage:mul_stage\|wallace_24x24:wt24\|csa:a1_44_0 " "Elaborating entity \"csa\" for hierarchy \"pipelined_cpu_with_fpu:cpu\|floating_point_unit:fpu\|pipelined_float_multiplier:f_mul\|float_multiplier_mul_stage:mul_stage\|wallace_24x24:wt24\|csa:a1_44_0\"" {  } { { "HDL/wallace_24x24.v" "a1_44_0" { Text "/mnt/disk1/koudai/fpga/pipelined_cpu_with_fpu/HDL/wallace_24x24.v" 26 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1592747845270 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "float_multiplier_mul_add_reg pipelined_cpu_with_fpu:cpu\|floating_point_unit:fpu\|pipelined_float_multiplier:f_mul\|float_multiplier_mul_add_reg:mul_add_reg " "Elaborating entity \"float_multiplier_mul_add_reg\" for hierarchy \"pipelined_cpu_with_fpu:cpu\|floating_point_unit:fpu\|pipelined_float_multiplier:f_mul\|float_multiplier_mul_add_reg:mul_add_reg\"" {  } { { "HDL/pipelined_float_multiplier.v" "mul_add_reg" { Text "/mnt/disk1/koudai/fpga/pipelined_cpu_with_fpu/HDL/pipelined_float_multiplier.v" 28 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1592747845514 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "float_multiplier_add_stage pipelined_cpu_with_fpu:cpu\|floating_point_unit:fpu\|pipelined_float_multiplier:f_mul\|float_multiplier_add_stage:add_stage " "Elaborating entity \"float_multiplier_add_stage\" for hierarchy \"pipelined_cpu_with_fpu:cpu\|floating_point_unit:fpu\|pipelined_float_multiplier:f_mul\|float_multiplier_add_stage:add_stage\"" {  } { { "HDL/pipelined_float_multiplier.v" "add_stage" { Text "/mnt/disk1/koudai/fpga/pipelined_cpu_with_fpu/HDL/pipelined_float_multiplier.v" 30 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1592747845516 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "float_multiplier_add_norm_reg pipelined_cpu_with_fpu:cpu\|floating_point_unit:fpu\|pipelined_float_multiplier:f_mul\|float_multiplier_add_norm_reg:add_norm_reg " "Elaborating entity \"float_multiplier_add_norm_reg\" for hierarchy \"pipelined_cpu_with_fpu:cpu\|floating_point_unit:fpu\|pipelined_float_multiplier:f_mul\|float_multiplier_add_norm_reg:add_norm_reg\"" {  } { { "HDL/pipelined_float_multiplier.v" "add_norm_reg" { Text "/mnt/disk1/koudai/fpga/pipelined_cpu_with_fpu/HDL/pipelined_float_multiplier.v" 40 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1592747845516 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "float_multiplier_norm_stage pipelined_cpu_with_fpu:cpu\|floating_point_unit:fpu\|pipelined_float_multiplier:f_mul\|float_multiplier_norm_stage:norm_stage " "Elaborating entity \"float_multiplier_norm_stage\" for hierarchy \"pipelined_cpu_with_fpu:cpu\|floating_point_unit:fpu\|pipelined_float_multiplier:f_mul\|float_multiplier_norm_stage:norm_stage\"" {  } { { "HDL/pipelined_float_multiplier.v" "norm_stage" { Text "/mnt/disk1/koudai/fpga/pipelined_cpu_with_fpu/HDL/pipelined_float_multiplier.v" 43 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1592747845517 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "10 8 pipelined_float_multiplier.v(230) " "Verilog HDL assignment warning at pipelined_float_multiplier.v(230): truncated value with size 10 to match size of target (8)" {  } { { "HDL/pipelined_float_multiplier.v" "" { Text "/mnt/disk1/koudai/fpga/pipelined_cpu_with_fpu/HDL/pipelined_float_multiplier.v" 230 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1592747845518 "|pipelined_cpu_with_fpu_top|pipelined_cpu_with_fpu:cpu|floating_point_unit:fpu|pipelined_float_multiplier:f_mul|float_multiplier_norm_stage:norm_stage"}
{ "Warning" "WVRFX_L2_VERI_CASEXZ_ITEM_EXPRS_OVERLAP" "pipelined_float_multiplier.v(248) " "Verilog HDL Casex/Casez warning at pipelined_float_multiplier.v(248): casex/casez item expression overlaps with a previous casex/casez item expression" {  } { { "HDL/pipelined_float_multiplier.v" "" { Text "/mnt/disk1/koudai/fpga/pipelined_cpu_with_fpu/HDL/pipelined_float_multiplier.v" 248 0 0 } }  } 0 10935 "Verilog HDL Casex/Casez warning at %1!s!: casex/casez item expression overlaps with a previous casex/casez item expression" 0 0 "Analysis & Synthesis" 0 -1 1592747845518 "|pipelined_cpu_with_fpu_top|pipelined_cpu_with_fpu:cpu|floating_point_unit:fpu|pipelined_float_multiplier:f_mul|float_multiplier_norm_stage:norm_stage"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "float_divider_newton pipelined_cpu_with_fpu:cpu\|floating_point_unit:fpu\|float_divider_newton:f_div " "Elaborating entity \"float_divider_newton\" for hierarchy \"pipelined_cpu_with_fpu:cpu\|floating_point_unit:fpu\|float_divider_newton:f_div\"" {  } { { "HDL/fpu.v" "f_div" { Text "/mnt/disk1/koudai/fpga/pipelined_cpu_with_fpu/HDL/fpu.v" 43 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1592747845518 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "10 8 float_divider_newton.v(90) " "Verilog HDL assignment warning at float_divider_newton.v(90): truncated value with size 10 to match size of target (8)" {  } { { "HDL/float_divider_newton.v" "" { Text "/mnt/disk1/koudai/fpga/pipelined_cpu_with_fpu/HDL/float_divider_newton.v" 90 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1592747845520 "|pipelined_cpu_with_fpu_top|pipelined_cpu_with_fpu:cpu|floating_point_unit:fpu|float_divider_newton:f_div"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "shift_to_msb_equ_1 pipelined_cpu_with_fpu:cpu\|floating_point_unit:fpu\|float_divider_newton:f_div\|shift_to_msb_equ_1:shift_a " "Elaborating entity \"shift_to_msb_equ_1\" for hierarchy \"pipelined_cpu_with_fpu:cpu\|floating_point_unit:fpu\|float_divider_newton:f_div\|shift_to_msb_equ_1:shift_a\"" {  } { { "HDL/float_divider_newton.v" "shift_a" { Text "/mnt/disk1/koudai/fpga/pipelined_cpu_with_fpu/HDL/float_divider_newton.v" 32 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1592747845520 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "newton_divider24 pipelined_cpu_with_fpu:cpu\|floating_point_unit:fpu\|float_divider_newton:f_div\|newton_divider24:div " "Elaborating entity \"newton_divider24\" for hierarchy \"pipelined_cpu_with_fpu:cpu\|floating_point_unit:fpu\|float_divider_newton:f_div\|newton_divider24:div\"" {  } { { "HDL/float_divider_newton.v" "div" { Text "/mnt/disk1/koudai/fpga/pipelined_cpu_with_fpu/HDL/float_divider_newton.v" 57 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1592747845521 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "51 50 float_divider_newton.v(219) " "Verilog HDL assignment warning at float_divider_newton.v(219): truncated value with size 51 to match size of target (50)" {  } { { "HDL/float_divider_newton.v" "" { Text "/mnt/disk1/koudai/fpga/pipelined_cpu_with_fpu/HDL/float_divider_newton.v" 219 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1592747845522 "|pipelined_cpu_with_fpu_top|pipelined_cpu_with_fpu:cpu|floating_point_unit:fpu|float_divider_newton:f_div|newton_divider24:div"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "wallace_24x26 pipelined_cpu_with_fpu:cpu\|floating_point_unit:fpu\|float_divider_newton:f_div\|newton_divider24:div\|wallace_24x26:wt " "Elaborating entity \"wallace_24x26\" for hierarchy \"pipelined_cpu_with_fpu:cpu\|floating_point_unit:fpu\|float_divider_newton:f_div\|newton_divider24:div\|wallace_24x26:wt\"" {  } { { "HDL/float_divider_newton.v" "wt" { Text "/mnt/disk1/koudai/fpga/pipelined_cpu_with_fpu/HDL/float_divider_newton.v" 216 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1592747845522 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "float_sqrt_newton pipelined_cpu_with_fpu:cpu\|floating_point_unit:fpu\|float_sqrt_newton:f_sqrt " "Elaborating entity \"float_sqrt_newton\" for hierarchy \"pipelined_cpu_with_fpu:cpu\|floating_point_unit:fpu\|float_sqrt_newton:f_sqrt\"" {  } { { "HDL/fpu.v" "f_sqrt" { Text "/mnt/disk1/koudai/fpga/pipelined_cpu_with_fpu/HDL/fpu.v" 44 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1592747845771 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "shift_even_bits pipelined_cpu_with_fpu:cpu\|floating_point_unit:fpu\|float_sqrt_newton:f_sqrt\|shift_even_bits:shift_d " "Elaborating entity \"shift_even_bits\" for hierarchy \"pipelined_cpu_with_fpu:cpu\|floating_point_unit:fpu\|float_sqrt_newton:f_sqrt\|shift_even_bits:shift_d\"" {  } { { "HDL/float_sqrt_newton.v" "shift_d" { Text "/mnt/disk1/koudai/fpga/pipelined_cpu_with_fpu/HDL/float_sqrt_newton.v" 28 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1592747845773 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sqrt_newton24 pipelined_cpu_with_fpu:cpu\|floating_point_unit:fpu\|float_sqrt_newton:f_sqrt\|sqrt_newton24:frac_newton " "Elaborating entity \"sqrt_newton24\" for hierarchy \"pipelined_cpu_with_fpu:cpu\|floating_point_unit:fpu\|float_sqrt_newton:f_sqrt\|sqrt_newton24:frac_newton\"" {  } { { "HDL/float_sqrt_newton.v" "frac_newton" { Text "/mnt/disk1/koudai/fpga/pipelined_cpu_with_fpu/HDL/float_sqrt_newton.v" 49 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1592747845773 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "51 50 float_sqrt_newton.v(149) " "Verilog HDL assignment warning at float_sqrt_newton.v(149): truncated value with size 51 to match size of target (50)" {  } { { "HDL/float_sqrt_newton.v" "" { Text "/mnt/disk1/koudai/fpga/pipelined_cpu_with_fpu/HDL/float_sqrt_newton.v" 149 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1592747845775 "|pipelined_cpu_with_fpu_top|pipelined_cpu_with_fpu:cpu|floating_point_unit:fpu|float_sqrt_newton:f_sqrt|sqrt_newton24:frac_newton"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "float_to_integer pipelined_cpu_with_fpu:cpu\|floating_point_unit:fpu\|float_to_integer:f_to_i " "Elaborating entity \"float_to_integer\" for hierarchy \"pipelined_cpu_with_fpu:cpu\|floating_point_unit:fpu\|float_to_integer:f_to_i\"" {  } { { "HDL/fpu.v" "f_to_i" { Text "/mnt/disk1/koudai/fpga/pipelined_cpu_with_fpu/HDL/fpu.v" 46 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1592747846022 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "integer_to_float pipelined_cpu_with_fpu:cpu\|floating_point_unit:fpu\|integer_to_float:i_to_f " "Elaborating entity \"integer_to_float\" for hierarchy \"pipelined_cpu_with_fpu:cpu\|floating_point_unit:fpu\|integer_to_float:i_to_f\"" {  } { { "HDL/fpu.v" "i_to_f" { Text "/mnt/disk1/koudai/fpga/pipelined_cpu_with_fpu/HDL/fpu.v" 47 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1592747846023 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "vgaif vgaif:vga " "Elaborating entity \"vgaif\" for hierarchy \"vgaif:vga\"" {  } { { "HDL/pipelined_cpu_with_fpu_top.v" "vga" { Text "/mnt/disk1/koudai/fpga/pipelined_cpu_with_fpu/HDL/pipelined_cpu_with_fpu_top.v" 54 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1592747846024 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "syncgen vgaif:vga\|syncgen:syncgen " "Elaborating entity \"syncgen\" for hierarchy \"vgaif:vga\|syncgen:syncgen\"" {  } { { "HDL/vgaif.v" "syncgen" { Text "/mnt/disk1/koudai/fpga/pipelined_cpu_with_fpu/HDL/vgaif.v" 28 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1592747846025 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "CGROM vgaif:vga\|CGROM:CGROM " "Elaborating entity \"CGROM\" for hierarchy \"vgaif:vga\|CGROM:CGROM\"" {  } { { "HDL/vgaif.v" "CGROM" { Text "/mnt/disk1/koudai/fpga/pipelined_cpu_with_fpu/HDL/vgaif.v" 40 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1592747846029 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram vgaif:vga\|CGROM:CGROM\|altsyncram:altsyncram_component " "Elaborating entity \"altsyncram\" for hierarchy \"vgaif:vga\|CGROM:CGROM\|altsyncram:altsyncram_component\"" {  } { { "ROMRAM/CGROM.v" "altsyncram_component" { Text "/mnt/disk1/koudai/fpga/pipelined_cpu_with_fpu/ROMRAM/CGROM.v" 81 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1592747846032 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "vgaif:vga\|CGROM:CGROM\|altsyncram:altsyncram_component " "Elaborated megafunction instantiation \"vgaif:vga\|CGROM:CGROM\|altsyncram:altsyncram_component\"" {  } { { "ROMRAM/CGROM.v" "" { Text "/mnt/disk1/koudai/fpga/pipelined_cpu_with_fpu/ROMRAM/CGROM.v" 81 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Design Software" 0 -1 1592747846033 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "vgaif:vga\|CGROM:CGROM\|altsyncram:altsyncram_component " "Instantiated megafunction \"vgaif:vga\|CGROM:CGROM\|altsyncram:altsyncram_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "address_aclr_a NONE " "Parameter \"address_aclr_a\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1592747846033 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_input_a BYPASS " "Parameter \"clock_enable_input_a\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1592747846033 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_output_a BYPASS " "Parameter \"clock_enable_output_a\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1592747846033 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "init_file ./ROMRAM/CGDATA.mif " "Parameter \"init_file\" = \"./ROMRAM/CGDATA.mif\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1592747846033 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family Cyclone V " "Parameter \"intended_device_family\" = \"Cyclone V\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1592747846033 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint ENABLE_RUNTIME_MOD=NO " "Parameter \"lpm_hint\" = \"ENABLE_RUNTIME_MOD=NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1592747846033 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altsyncram " "Parameter \"lpm_type\" = \"altsyncram\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1592747846033 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_a 1024 " "Parameter \"numwords_a\" = \"1024\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1592747846033 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode ROM " "Parameter \"operation_mode\" = \"ROM\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1592747846033 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_aclr_a NONE " "Parameter \"outdata_aclr_a\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1592747846033 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_a UNREGISTERED " "Parameter \"outdata_reg_a\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1592747846033 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_a 10 " "Parameter \"widthad_a\" = \"10\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1592747846033 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 8 " "Parameter \"width_a\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1592747846033 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_byteena_a 1 " "Parameter \"width_byteena_a\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1592747846033 ""}  } { { "ROMRAM/CGROM.v" "" { Text "/mnt/disk1/koudai/fpga/pipelined_cpu_with_fpu/ROMRAM/CGROM.v" 81 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Design Software" 0 -1 1592747846033 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_mvg1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_mvg1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_mvg1 " "Found entity 1: altsyncram_mvg1" {  } { { "db/altsyncram_mvg1.tdf" "" { Text "/mnt/disk1/koudai/fpga/pipelined_cpu_with_fpu/db/altsyncram_mvg1.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1592747846056 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1592747846056 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_mvg1 vgaif:vga\|CGROM:CGROM\|altsyncram:altsyncram_component\|altsyncram_mvg1:auto_generated " "Elaborating entity \"altsyncram_mvg1\" for hierarchy \"vgaif:vga\|CGROM:CGROM\|altsyncram:altsyncram_component\|altsyncram_mvg1:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "/mnt/disk1/koudai/install/intelFPGA_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1592747846056 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "VRAM VRAM:VRAM " "Elaborating entity \"VRAM\" for hierarchy \"VRAM:VRAM\"" {  } { { "HDL/pipelined_cpu_with_fpu_top.v" "VRAM" { Text "/mnt/disk1/koudai/fpga/pipelined_cpu_with_fpu/HDL/pipelined_cpu_with_fpu_top.v" 63 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1592747846062 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram VRAM:VRAM\|altsyncram:altsyncram_component " "Elaborating entity \"altsyncram\" for hierarchy \"VRAM:VRAM\|altsyncram:altsyncram_component\"" {  } { { "ROMRAM/VRAM.v" "altsyncram_component" { Text "/mnt/disk1/koudai/fpga/pipelined_cpu_with_fpu/ROMRAM/VRAM.v" 88 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1592747846065 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "VRAM:VRAM\|altsyncram:altsyncram_component " "Elaborated megafunction instantiation \"VRAM:VRAM\|altsyncram:altsyncram_component\"" {  } { { "ROMRAM/VRAM.v" "" { Text "/mnt/disk1/koudai/fpga/pipelined_cpu_with_fpu/ROMRAM/VRAM.v" 88 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Design Software" 0 -1 1592747846065 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "VRAM:VRAM\|altsyncram:altsyncram_component " "Instantiated megafunction \"VRAM:VRAM\|altsyncram:altsyncram_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "address_aclr_b NONE " "Parameter \"address_aclr_b\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1592747846065 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "address_reg_b CLOCK0 " "Parameter \"address_reg_b\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1592747846065 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_input_a BYPASS " "Parameter \"clock_enable_input_a\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1592747846065 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_input_b BYPASS " "Parameter \"clock_enable_input_b\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1592747846065 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_output_b BYPASS " "Parameter \"clock_enable_output_b\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1592747846065 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family Cyclone V " "Parameter \"intended_device_family\" = \"Cyclone V\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1592747846065 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altsyncram " "Parameter \"lpm_type\" = \"altsyncram\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1592747846065 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_a 4096 " "Parameter \"numwords_a\" = \"4096\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1592747846065 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_b 4096 " "Parameter \"numwords_b\" = \"4096\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1592747846065 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode DUAL_PORT " "Parameter \"operation_mode\" = \"DUAL_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1592747846065 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_aclr_b NONE " "Parameter \"outdata_aclr_b\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1592747846065 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_b UNREGISTERED " "Parameter \"outdata_reg_b\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1592747846065 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "power_up_uninitialized FALSE " "Parameter \"power_up_uninitialized\" = \"FALSE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1592747846065 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "read_during_write_mode_mixed_ports DONT_CARE " "Parameter \"read_during_write_mode_mixed_ports\" = \"DONT_CARE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1592747846065 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_a 12 " "Parameter \"widthad_a\" = \"12\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1592747846065 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_b 12 " "Parameter \"widthad_b\" = \"12\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1592747846065 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 32 " "Parameter \"width_a\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1592747846065 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_b 32 " "Parameter \"width_b\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1592747846065 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_byteena_a 1 " "Parameter \"width_byteena_a\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1592747846065 ""}  } { { "ROMRAM/VRAM.v" "" { Text "/mnt/disk1/koudai/fpga/pipelined_cpu_with_fpu/ROMRAM/VRAM.v" 88 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Design Software" 0 -1 1592747846065 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_vlu1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_vlu1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_vlu1 " "Found entity 1: altsyncram_vlu1" {  } { { "db/altsyncram_vlu1.tdf" "" { Text "/mnt/disk1/koudai/fpga/pipelined_cpu_with_fpu/db/altsyncram_vlu1.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1592747846092 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1592747846092 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_vlu1 VRAM:VRAM\|altsyncram:altsyncram_component\|altsyncram_vlu1:auto_generated " "Elaborating entity \"altsyncram_vlu1\" for hierarchy \"VRAM:VRAM\|altsyncram:altsyncram_component\|altsyncram_vlu1:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "/mnt/disk1/koudai/install/intelFPGA_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1592747846092 ""}
{ "Warning" "WSGN_CONNECTIVITY_WARNINGS" "2 " "2 hierarchies have connectivity warnings - see the Connectivity Checks report folder" {  } {  } 0 12241 "%1!d! hierarchies have connectivity warnings - see the Connectivity Checks report folder" 0 0 "Design Software" 0 -1 1592747847228 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "/mnt/disk1/koudai/fpga/pipelined_cpu_with_fpu/output_files/pipelined_cpu_with_fpu_top.map.smsg " "Generated suppressed messages file /mnt/disk1/koudai/fpga/pipelined_cpu_with_fpu/output_files/pipelined_cpu_with_fpu_top.map.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Design Software" 0 -1 1592747847277 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Elaboration 0 s 22 s Quartus Prime " "Quartus Prime Analysis & Elaboration was successful. 0 errors, 22 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "1378 " "Peak virtual memory: 1378 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1592747847297 ""} { "Info" "IQEXE_END_BANNER_TIME" "Sun Jun 21 22:57:27 2020 " "Processing ended: Sun Jun 21 22:57:27 2020" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1592747847297 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:09 " "Elapsed time: 00:00:09" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1592747847297 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:22 " "Total CPU time (on all processors): 00:00:22" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1592747847297 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Design Software" 0 -1 1592747847297 ""}
