---
aliases:
  - æ¨¡å—å®ä¾‹åŒ–
  - Module Instantiation
---

Verilog ä¸­çš„æ¨¡å—å®ä¾‹åŒ–ï¼ˆ**Module Instantiation**ï¼‰è¯­æ³•æ˜¯æŒ‡åœ¨ä¸€ä¸ªæ¨¡å—ä¸­**è°ƒç”¨å¦ä¸€ä¸ªå·²å®šä¹‰æ¨¡å—**ï¼Œå°±åƒåœ¨ C è¯­è¨€ä¸­è°ƒç”¨å‡½æ•°ä¸€æ ·ã€‚

---

### âœ… åŸºæœ¬è¯­æ³•ï¼š

```verilog
æ¨¡å—å å®ä¾‹å (
    .ç«¯å£å1(ä¿¡å·å1),
    .ç«¯å£å2(ä¿¡å·å2),
    ...
);
```

## å…¨åŠ å™¨ï¼ˆFull Adderï¼‰æ¨¡å—å®ä¾‹åŒ–æ„å»º 4 ä½åŠ æ³•å™¨

è¿™æ˜¯ Verilog æ•™å­¦ä¸­éå¸¸å¸¸ç”¨çš„ä¸€ä¸ªç¤ºä¾‹ï¼Œå¸®åŠ©å­¦ç”Ÿç†è§£â€œæ¨¡å—é‡ç”¨â€å’Œâ€œå®ä¾‹åŒ–â€ã€‚

---

## ğŸ§© ç¬¬ä¸€æ­¥ï¼šå®šä¹‰ä¸€ä¸ª 1 ä½å…¨åŠ å™¨æ¨¡å—ï¼ˆFull Adderï¼‰

```verilog
module FullAdder (
    input  a,        // åŠ æ•°ä½
    input  b,        // è¢«åŠ æ•°ä½
    input  cin,      // è¿›ä½è¾“å…¥
    output sum,      // å’Œ
    output cout      // è¿›ä½è¾“å‡º
);
assign sum  = a ^ b ^ cin;
assign cout = (a & b) | (b & cin) | (a & cin);
endmodule
```

---

## ğŸ§© ç¬¬äºŒæ­¥ï¼šç”¨ 4 ä¸ª FullAdder å®ä¾‹åŒ–ç»„æˆä¸€ä¸ª 4 ä½åŠ æ³•å™¨æ¨¡å—

```verilog
module Adder4Bit (
    input  [3:0] A,     // 4 ä½åŠ æ•°
    input  [3:0] B,     // 4 ä½è¢«åŠ æ•°
    input        CIN,   // åˆå§‹è¿›ä½è¾“å…¥
    output [3:0] SUM,   // 4 ä½å’Œ
    output       COUT   // æœ€ç»ˆè¿›ä½è¾“å‡º
);

wire c1, c2, c3;  // ä¸­é—´è¿›ä½ä¿¡å·

// å®ä¾‹åŒ– 4 ä¸ªå…¨åŠ å™¨ï¼ŒæŒ‰ä½è¿æ¥
FullAdder FA0 (.a(A[0]), .b(B[0]), .cin(CIN), .sum(SUM[0]), .cout(c1));
FullAdder FA1 (.a(A[1]), .b(B[1]), .cin(c1),  .sum(SUM[1]), .cout(c2));
FullAdder FA2 (.a(A[2]), .b(B[2]), .cin(c2),  .sum(SUM[2]), .cout(c3));
FullAdder FA3 (.a(A[3]), .b(B[3]), .cin(c3),  .sum(SUM[3]), .cout(COUT));

endmodule
```

---

### âœ… æ•™å­¦è¦ç‚¹è¯´æ˜ï¼š

|æ¦‚å¿µ|å¦‚ä½•ä½“ç°|
|---|---|
|**æ¨¡å—é‡ç”¨**|`FullAdder` è¢«å®ä¾‹åŒ–äº† 4 æ¬¡|
|**å®ä¾‹åè‡ªç”±**|`FA0`, `FA1` ç­‰å®ä¾‹åå¯ä»¥è‡ªå®šä¹‰|
|**è¿æ¥æ¸…æ™°**|æ¯ä¸€çº§çš„ `cout` æ˜¯ä¸‹ä¸€çº§çš„ `cin`|
|**å±‚æ¬¡ç»“æ„å»ºæ¨¡**|æŠŠå¤§æ¨¡å—ï¼ˆAdder4Bitï¼‰ç”±å°æ¨¡å—ï¼ˆFullAdderï¼‰æ­å»ºèµ·æ¥|

---

è¿™ä¸ªä¾‹å­ç‰¹åˆ«é€‚åˆæ–°æ‰‹ç†è§£ **â€œå°æ¨¡å—æ„å»ºå¤§ç³»ç»Ÿâ€** çš„æ€æƒ³ã€‚