Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2024.2 (win64) Build 5239630 Fri Nov 08 22:35:27 MST 2024
| Date         : Thu Jan 29 21:39:31 2026
| Host         : C27-5CG31328K0 running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -report_unconstrained -file lab1_timing_summary_routed.rpt -pb lab1_timing_summary_routed.pb -rpx lab1_timing_summary_routed.rpx -warn_on_violation
| Design       : lab1
| Device       : 7a200t-sbg484
| Speed File   : -1  PRODUCTION 1.23 2018-06-13
| Design State : Routed
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes
  Inter-SLR Compensation                     :  Conservative

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        


------------------------------------------------------------------------------------------------
| Report Methodology
| ------------------
------------------------------------------------------------------------------------------------

Rule       Severity          Description                                                       Violations  
---------  ----------------  ----------------------------------------------------------------  ----------  
TIMING-17  Critical Warning  Non-clocked sequential cell                                       28          
TIMING-27  Critical Warning  Invalid primary clock on hierarchical pin                         1           
CKLD-2     Warning           Clock Net has IO Driver, not a Clock Buf, and/or non-Clock loads  1           

Note: This report is based on the most recent report_methodology run and may not be up-to-date. Run report_methodology on the current design for the latest report.



check_timing report

Table of Contents
-----------------
1. checking no_clock (28)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (66)
5. checking no_input_delay (7)
6. checking no_output_delay (4)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (28)
-------------------------
 There are 28 register/latch pins with no clock driven by root clock pin: clk (HIGH)


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (66)
-------------------------------------------------
 There are 66 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (7)
------------------------------
 There are 7 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (4)
-------------------------------
 There are 4 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      3.225        0.000                      0                  178        0.122        0.000                      0                  178        3.000        0.000                       0                   135  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock                                              Waveform(ns)         Period(ns)      Frequency(MHz)
-----                                              ------------         ----------      --------------
u_video/mmcm_adv_inst_display_clocks/inst/clk_in1  {0.000 5.000}        10.000          100.000         
  clk_out1_clk_wiz_2                               {0.000 20.000}       40.000          25.000          
  clk_out2_clk_wiz_2                               {0.000 4.000}        8.000           125.000         
  clkfbout_clk_wiz_2                               {0.000 5.000}        10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock                                                  WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----                                                  -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
u_video/mmcm_adv_inst_display_clocks/inst/clk_in1                                                                                                                                                    3.000        0.000                       0                     1  
  clk_out1_clk_wiz_2                                    19.048        0.000                      0                  119        0.122        0.000                      0                  119       19.500        0.000                       0                    85  
  clk_out2_clk_wiz_2                                     3.225        0.000                      0                   53        0.187        0.000                      0                   53        3.500        0.000                       0                    46  
  clkfbout_clk_wiz_2                                                                                                                                                                                 7.845        0.000                       0                     3  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock          To Clock                WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------          --------                -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  
clk_out1_clk_wiz_2  clk_out2_clk_wiz_2        4.752        0.000                      0                   30        0.134        0.000                      0                   30  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| User Ignored Path Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    


------------------------------------------------------------------------------------------------
| Unconstrained Path Table
| ------------------------
------------------------------------------------------------------------------------------------

Path Group          From Clock          To Clock          
----------          ----------          --------          
(none)                                                      
(none)              clk_out2_clk_wiz_2                      
(none)              clkfbout_clk_wiz_2                      
(none)                                  clk_out1_clk_wiz_2  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  u_video/mmcm_adv_inst_display_clocks/inst/clk_in1
  To Clock:  u_video/mmcm_adv_inst_display_clocks/inst/clk_in1

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        3.000ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         u_video/mmcm_adv_inst_display_clocks/inst/clk_in1
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { u_video/mmcm_adv_inst_display_clocks/inst/clk_in1 }

Check Type        Corner  Lib Pin            Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     MMCME2_ADV/CLKIN1  n/a            1.249         10.000      8.751      MMCME2_ADV_X1Y2  u_video/mmcm_adv_inst_display_clocks/inst/mmcm_adv_inst/CLKIN1
Max Period        n/a     MMCME2_ADV/CLKIN1  n/a            100.000       10.000      90.000     MMCME2_ADV_X1Y2  u_video/mmcm_adv_inst_display_clocks/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Slow    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y2  u_video/mmcm_adv_inst_display_clocks/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Fast    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y2  u_video/mmcm_adv_inst_display_clocks/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Slow    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y2  u_video/mmcm_adv_inst_display_clocks/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Fast    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y2  u_video/mmcm_adv_inst_display_clocks/inst/mmcm_adv_inst/CLKIN1



---------------------------------------------------------------------------------------------------
From Clock:  clk_out1_clk_wiz_2
  To Clock:  clk_out1_clk_wiz_2

Setup :            0  Failing Endpoints,  Worst Slack       19.048ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.122ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack       19.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             19.048ns  (required time - arrival time)
  Source:                 u_video/Inst_vga/u_vga_sig/current_pos_reg[row][8]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_2  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            u_video/inst_dvid/TDMS_encoder_blue/dc_bias_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_2  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_2
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out1_clk_wiz_2 rise@40.000ns - clk_out1_clk_wiz_2 rise@0.000ns)
  Data Path Delay:        20.909ns  (logic 6.915ns (33.072%)  route 13.994ns (66.928%))
  Logic Levels:           24  (CARRY4=10 LUT2=2 LUT3=3 LUT4=2 LUT5=3 LUT6=4)
  Clock Path Skew:        -0.027ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -3.001ns = ( 36.999 - 40.000 ) 
    Source Clock Delay      (SCD):    -2.477ns
    Clock Pessimism Removal (CPR):    0.497ns
  Clock Uncertainty:      0.095ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_2 rise edge)
                                                      0.000     0.000 r  
    R4                   IBUF                         0.000     0.000 r  clk_IBUF_inst/O
                         net (fo=29, routed)          1.233     1.233    u_video/mmcm_adv_inst_display_clocks/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.432    -6.199 r  u_video/mmcm_adv_inst_display_clocks/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.808    -4.390    u_video/mmcm_adv_inst_display_clocks/inst/clk_out1_clk_wiz_2
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    -4.294 r  u_video/mmcm_adv_inst_display_clocks/inst/clkout1_buf/O
                         net (fo=83, routed)          1.817    -2.477    u_video/Inst_vga/u_vga_sig/clk_out1
    SLICE_X156Y129       FDRE                                         r  u_video/Inst_vga/u_vga_sig/current_pos_reg[row][8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X156Y129       FDRE (Prop_fdre_C_Q)         0.456    -2.021 r  u_video/Inst_vga/u_vga_sig/current_pos_reg[row][8]/Q
                         net (fo=19, routed)          1.726    -0.294    u_video/Inst_vga/u_vga_sig/Q[8]
    SLICE_X152Y131       LUT4 (Prop_lut4_I1_O)        0.153    -0.141 r  u_video/Inst_vga/u_vga_sig/dc_bias[3]_i_75/O
                         net (fo=3, routed)           0.575     0.433    u_video/Inst_vga/u_vga_sig/dc_bias[3]_i_75_n_0
    SLICE_X153Y135       LUT5 (Prop_lut5_I4_O)        0.331     0.764 r  u_video/Inst_vga/u_vga_sig/dc_bias[3]_i_25/O
                         net (fo=18, routed)          0.869     1.633    u_video/Inst_vga/u_vga_sig/current_pos_reg[row][4]_0
    SLICE_X159Y132       LUT5 (Prop_lut5_I0_O)        0.118     1.751 r  u_video/Inst_vga/u_vga_sig/dc_bias[3]_i_109/O
                         net (fo=62, routed)          1.967     3.718    u_video/Inst_vga/u_vga_sig/is_horizontal_gridline6[4]
    SLICE_X147Y130       LUT3 (Prop_lut3_I2_O)        0.354     4.072 r  u_video/Inst_vga/u_vga_sig/dc_bias[3]_i_544/O
                         net (fo=2, routed)           0.497     4.569    u_video/Inst_vga/u_color/dc_bias[3]_i_632_2[2]
    SLICE_X148Y128       CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.598     5.167 r  u_video/Inst_vga/u_color/dc_bias_reg[3]_i_552/CO[3]
                         net (fo=1, routed)           0.000     5.167    u_video/Inst_vga/u_color/dc_bias_reg[3]_i_552_n_0
    SLICE_X148Y129       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     5.284 r  u_video/Inst_vga/u_color/dc_bias_reg[3]_i_434/CO[3]
                         net (fo=1, routed)           0.000     5.284    u_video/Inst_vga/u_color/dc_bias_reg[3]_i_434_n_0
    SLICE_X148Y130       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     5.401 f  u_video/Inst_vga/u_color/dc_bias_reg[3]_i_308/CO[3]
                         net (fo=43, routed)          1.681     7.083    u_video/Inst_vga/u_color/dc_bias[3]_i_439_0[0]
    SLICE_X149Y134       LUT3 (Prop_lut3_I0_O)        0.152     7.235 r  u_video/Inst_vga/u_color/dc_bias[3]_i_337/O
                         net (fo=2, routed)           0.416     7.650    u_video/Inst_vga/u_color/dc_bias[3]_i_337_n_0
    SLICE_X149Y135       LUT4 (Prop_lut4_I3_O)        0.332     7.982 r  u_video/Inst_vga/u_color/dc_bias[3]_i_340/O
                         net (fo=1, routed)           0.000     7.982    u_video/Inst_vga/u_color/dc_bias[3]_i_340_n_0
    SLICE_X149Y135       CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     8.383 r  u_video/Inst_vga/u_color/dc_bias_reg[3]_i_257/CO[3]
                         net (fo=1, routed)           0.000     8.383    u_video/Inst_vga/u_color/dc_bias_reg[3]_i_257_n_0
    SLICE_X149Y136       CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     8.717 r  u_video/Inst_vga/u_color/dc_bias_reg[3]_i_255/O[1]
                         net (fo=4, routed)           0.758     9.475    u_video/Inst_vga/u_color/dc_bias_reg[3]_i_255_n_6
    SLICE_X147Y135       LUT3 (Prop_lut3_I0_O)        0.329     9.804 r  u_video/Inst_vga/u_color/dc_bias[3]_i_262/O
                         net (fo=1, routed)           0.364    10.168    u_video/Inst_vga/u_color/dc_bias[3]_i_262_n_0
    SLICE_X146Y135       LUT6 (Prop_lut6_I5_O)        0.326    10.494 r  u_video/Inst_vga/u_color/dc_bias[3]_i_207/O
                         net (fo=1, routed)           0.000    10.494    u_video/Inst_vga/u_color/dc_bias[3]_i_207_n_0
    SLICE_X146Y135       CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376    10.870 r  u_video/Inst_vga/u_color/dc_bias_reg[3]_i_157/CO[3]
                         net (fo=1, routed)           0.000    10.870    u_video/Inst_vga/u_color/dc_bias_reg[3]_i_157_n_0
    SLICE_X146Y136       CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    11.193 r  u_video/Inst_vga/u_color/dc_bias_reg[3]_i_199/O[1]
                         net (fo=2, routed)           0.485    11.678    u_video/Inst_vga/u_color/dc_bias_reg[3]_i_199_n_6
    SLICE_X147Y137       LUT2 (Prop_lut2_I0_O)        0.306    11.984 r  u_video/Inst_vga/u_color/dc_bias[3]_i_201/O
                         net (fo=1, routed)           0.000    11.984    u_video/Inst_vga/u_color/dc_bias[3]_i_201_n_0
    SLICE_X147Y137       CARRY4 (Prop_carry4_S[1]_O[1])
                                                      0.227    12.211 r  u_video/Inst_vga/u_color/dc_bias_reg[3]_i_155/O[1]
                         net (fo=1, routed)           0.867    13.078    u_video/Inst_vga/u_vga_sig/dc_bias_reg[3]_i_32[1]
    SLICE_X152Y135       LUT2 (Prop_lut2_I1_O)        0.303    13.381 r  u_video/Inst_vga/u_vga_sig/dc_bias[3]_i_92/O
                         net (fo=1, routed)           0.000    13.381    u_video/Inst_vga/u_color/dc_bias[3]_i_31_1[3]
    SLICE_X152Y135       CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376    13.757 r  u_video/Inst_vga/u_color/dc_bias_reg[3]_i_32/CO[3]
                         net (fo=1, routed)           0.000    13.757    u_video/Inst_vga/u_color/dc_bias_reg[3]_i_32_n_0
    SLICE_X152Y136       CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219    13.976 r  u_video/Inst_vga/u_color/dc_bias_reg[3]_i_33/O[0]
                         net (fo=2, routed)           1.018    14.995    u_video/Inst_vga/u_vga_sig/dc_bias[3]_i_4_2[0]
    SLICE_X154Y135       LUT6 (Prop_lut6_I3_O)        0.295    15.290 r  u_video/Inst_vga/u_vga_sig/dc_bias[3]_i_10__0/O
                         net (fo=1, routed)           0.530    15.820    u_video/Inst_vga/u_vga_sig/dc_bias[3]_i_10__0_n_0
    SLICE_X159Y136       LUT6 (Prop_lut6_I1_O)        0.124    15.944 r  u_video/Inst_vga/u_vga_sig/dc_bias[3]_i_4/O
                         net (fo=4, routed)           1.049    16.993    u_video/Inst_vga/u_vga_sig/dc_bias[3]_i_4_n_0
    SLICE_X160Y131       LUT5 (Prop_lut5_I1_O)        0.124    17.117 r  u_video/Inst_vga/u_vga_sig/dc_bias[3]_i_2/O
                         net (fo=10, routed)          1.192    18.308    u_video/inst_dvid/TDMS_encoder_blue/pixel[color][0]
    SLICE_X158Y126       LUT6 (Prop_lut6_I4_O)        0.124    18.432 r  u_video/inst_dvid/TDMS_encoder_blue/dc_bias[0]_i_1/O
                         net (fo=1, routed)           0.000    18.432    u_video/inst_dvid/TDMS_encoder_blue/dc_bias[0]_i_1_n_0
    SLICE_X158Y126       FDRE                                         r  u_video/inst_dvid/TDMS_encoder_blue/dc_bias_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_2 rise edge)
                                                     40.000    40.000 r  
    R4                   IBUF                         0.000    40.000 r  clk_IBUF_inst/O
                         net (fo=29, routed)          1.162    41.162    u_video/mmcm_adv_inst_display_clocks/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.674    33.488 r  u_video/mmcm_adv_inst_display_clocks/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.723    35.211    u_video/mmcm_adv_inst_display_clocks/inst/clk_out1_clk_wiz_2
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    35.302 r  u_video/mmcm_adv_inst_display_clocks/inst/clkout1_buf/O
                         net (fo=83, routed)          1.696    36.999    u_video/inst_dvid/TDMS_encoder_blue/clk_out1
    SLICE_X158Y126       FDRE                                         r  u_video/inst_dvid/TDMS_encoder_blue/dc_bias_reg[0]/C
                         clock pessimism              0.497    37.496    
                         clock uncertainty           -0.095    37.402    
    SLICE_X158Y126       FDRE (Setup_fdre_C_D)        0.079    37.481    u_video/inst_dvid/TDMS_encoder_blue/dc_bias_reg[0]
  -------------------------------------------------------------------
                         required time                         37.481    
                         arrival time                         -18.432    
  -------------------------------------------------------------------
                         slack                                 19.048    

Slack (MET) :             19.260ns  (required time - arrival time)
  Source:                 u_video/Inst_vga/u_vga_sig/current_pos_reg[row][8]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_2  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            u_video/inst_dvid/TDMS_encoder_blue/encoded_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_2  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_2
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out1_clk_wiz_2 rise@40.000ns - clk_out1_clk_wiz_2 rise@0.000ns)
  Data Path Delay:        20.650ns  (logic 6.915ns (33.486%)  route 13.735ns (66.514%))
  Logic Levels:           24  (CARRY4=10 LUT2=2 LUT3=3 LUT4=2 LUT5=3 LUT6=4)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -3.000ns = ( 37.000 - 40.000 ) 
    Source Clock Delay      (SCD):    -2.477ns
    Clock Pessimism Removal (CPR):    0.497ns
  Clock Uncertainty:      0.095ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_2 rise edge)
                                                      0.000     0.000 r  
    R4                   IBUF                         0.000     0.000 r  clk_IBUF_inst/O
                         net (fo=29, routed)          1.233     1.233    u_video/mmcm_adv_inst_display_clocks/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.432    -6.199 r  u_video/mmcm_adv_inst_display_clocks/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.808    -4.390    u_video/mmcm_adv_inst_display_clocks/inst/clk_out1_clk_wiz_2
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    -4.294 r  u_video/mmcm_adv_inst_display_clocks/inst/clkout1_buf/O
                         net (fo=83, routed)          1.817    -2.477    u_video/Inst_vga/u_vga_sig/clk_out1
    SLICE_X156Y129       FDRE                                         r  u_video/Inst_vga/u_vga_sig/current_pos_reg[row][8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X156Y129       FDRE (Prop_fdre_C_Q)         0.456    -2.021 r  u_video/Inst_vga/u_vga_sig/current_pos_reg[row][8]/Q
                         net (fo=19, routed)          1.726    -0.294    u_video/Inst_vga/u_vga_sig/Q[8]
    SLICE_X152Y131       LUT4 (Prop_lut4_I1_O)        0.153    -0.141 r  u_video/Inst_vga/u_vga_sig/dc_bias[3]_i_75/O
                         net (fo=3, routed)           0.575     0.433    u_video/Inst_vga/u_vga_sig/dc_bias[3]_i_75_n_0
    SLICE_X153Y135       LUT5 (Prop_lut5_I4_O)        0.331     0.764 r  u_video/Inst_vga/u_vga_sig/dc_bias[3]_i_25/O
                         net (fo=18, routed)          0.869     1.633    u_video/Inst_vga/u_vga_sig/current_pos_reg[row][4]_0
    SLICE_X159Y132       LUT5 (Prop_lut5_I0_O)        0.118     1.751 r  u_video/Inst_vga/u_vga_sig/dc_bias[3]_i_109/O
                         net (fo=62, routed)          1.967     3.718    u_video/Inst_vga/u_vga_sig/is_horizontal_gridline6[4]
    SLICE_X147Y130       LUT3 (Prop_lut3_I2_O)        0.354     4.072 r  u_video/Inst_vga/u_vga_sig/dc_bias[3]_i_544/O
                         net (fo=2, routed)           0.497     4.569    u_video/Inst_vga/u_color/dc_bias[3]_i_632_2[2]
    SLICE_X148Y128       CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.598     5.167 r  u_video/Inst_vga/u_color/dc_bias_reg[3]_i_552/CO[3]
                         net (fo=1, routed)           0.000     5.167    u_video/Inst_vga/u_color/dc_bias_reg[3]_i_552_n_0
    SLICE_X148Y129       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     5.284 r  u_video/Inst_vga/u_color/dc_bias_reg[3]_i_434/CO[3]
                         net (fo=1, routed)           0.000     5.284    u_video/Inst_vga/u_color/dc_bias_reg[3]_i_434_n_0
    SLICE_X148Y130       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     5.401 f  u_video/Inst_vga/u_color/dc_bias_reg[3]_i_308/CO[3]
                         net (fo=43, routed)          1.681     7.083    u_video/Inst_vga/u_color/dc_bias[3]_i_439_0[0]
    SLICE_X149Y134       LUT3 (Prop_lut3_I0_O)        0.152     7.235 r  u_video/Inst_vga/u_color/dc_bias[3]_i_337/O
                         net (fo=2, routed)           0.416     7.650    u_video/Inst_vga/u_color/dc_bias[3]_i_337_n_0
    SLICE_X149Y135       LUT4 (Prop_lut4_I3_O)        0.332     7.982 r  u_video/Inst_vga/u_color/dc_bias[3]_i_340/O
                         net (fo=1, routed)           0.000     7.982    u_video/Inst_vga/u_color/dc_bias[3]_i_340_n_0
    SLICE_X149Y135       CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     8.383 r  u_video/Inst_vga/u_color/dc_bias_reg[3]_i_257/CO[3]
                         net (fo=1, routed)           0.000     8.383    u_video/Inst_vga/u_color/dc_bias_reg[3]_i_257_n_0
    SLICE_X149Y136       CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     8.717 r  u_video/Inst_vga/u_color/dc_bias_reg[3]_i_255/O[1]
                         net (fo=4, routed)           0.758     9.475    u_video/Inst_vga/u_color/dc_bias_reg[3]_i_255_n_6
    SLICE_X147Y135       LUT3 (Prop_lut3_I0_O)        0.329     9.804 r  u_video/Inst_vga/u_color/dc_bias[3]_i_262/O
                         net (fo=1, routed)           0.364    10.168    u_video/Inst_vga/u_color/dc_bias[3]_i_262_n_0
    SLICE_X146Y135       LUT6 (Prop_lut6_I5_O)        0.326    10.494 r  u_video/Inst_vga/u_color/dc_bias[3]_i_207/O
                         net (fo=1, routed)           0.000    10.494    u_video/Inst_vga/u_color/dc_bias[3]_i_207_n_0
    SLICE_X146Y135       CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376    10.870 r  u_video/Inst_vga/u_color/dc_bias_reg[3]_i_157/CO[3]
                         net (fo=1, routed)           0.000    10.870    u_video/Inst_vga/u_color/dc_bias_reg[3]_i_157_n_0
    SLICE_X146Y136       CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    11.193 r  u_video/Inst_vga/u_color/dc_bias_reg[3]_i_199/O[1]
                         net (fo=2, routed)           0.485    11.678    u_video/Inst_vga/u_color/dc_bias_reg[3]_i_199_n_6
    SLICE_X147Y137       LUT2 (Prop_lut2_I0_O)        0.306    11.984 r  u_video/Inst_vga/u_color/dc_bias[3]_i_201/O
                         net (fo=1, routed)           0.000    11.984    u_video/Inst_vga/u_color/dc_bias[3]_i_201_n_0
    SLICE_X147Y137       CARRY4 (Prop_carry4_S[1]_O[1])
                                                      0.227    12.211 r  u_video/Inst_vga/u_color/dc_bias_reg[3]_i_155/O[1]
                         net (fo=1, routed)           0.867    13.078    u_video/Inst_vga/u_vga_sig/dc_bias_reg[3]_i_32[1]
    SLICE_X152Y135       LUT2 (Prop_lut2_I1_O)        0.303    13.381 r  u_video/Inst_vga/u_vga_sig/dc_bias[3]_i_92/O
                         net (fo=1, routed)           0.000    13.381    u_video/Inst_vga/u_color/dc_bias[3]_i_31_1[3]
    SLICE_X152Y135       CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376    13.757 r  u_video/Inst_vga/u_color/dc_bias_reg[3]_i_32/CO[3]
                         net (fo=1, routed)           0.000    13.757    u_video/Inst_vga/u_color/dc_bias_reg[3]_i_32_n_0
    SLICE_X152Y136       CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219    13.976 r  u_video/Inst_vga/u_color/dc_bias_reg[3]_i_33/O[0]
                         net (fo=2, routed)           1.018    14.995    u_video/Inst_vga/u_vga_sig/dc_bias[3]_i_4_2[0]
    SLICE_X154Y135       LUT6 (Prop_lut6_I3_O)        0.295    15.290 r  u_video/Inst_vga/u_vga_sig/dc_bias[3]_i_10__0/O
                         net (fo=1, routed)           0.530    15.820    u_video/Inst_vga/u_vga_sig/dc_bias[3]_i_10__0_n_0
    SLICE_X159Y136       LUT6 (Prop_lut6_I1_O)        0.124    15.944 r  u_video/Inst_vga/u_vga_sig/dc_bias[3]_i_4/O
                         net (fo=4, routed)           1.049    16.993    u_video/Inst_vga/u_vga_sig/dc_bias[3]_i_4_n_0
    SLICE_X160Y131       LUT5 (Prop_lut5_I1_O)        0.124    17.117 r  u_video/Inst_vga/u_vga_sig/dc_bias[3]_i_2/O
                         net (fo=10, routed)          0.933    18.049    u_video/inst_dvid/TDMS_encoder_blue/pixel[color][0]
    SLICE_X157Y127       LUT6 (Prop_lut6_I3_O)        0.124    18.173 r  u_video/inst_dvid/TDMS_encoder_blue/encoded[9]_i_1/O
                         net (fo=1, routed)           0.000    18.173    u_video/inst_dvid/TDMS_encoder_blue/encoded[9]_i_1_n_0
    SLICE_X157Y127       FDRE                                         r  u_video/inst_dvid/TDMS_encoder_blue/encoded_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_2 rise edge)
                                                     40.000    40.000 r  
    R4                   IBUF                         0.000    40.000 r  clk_IBUF_inst/O
                         net (fo=29, routed)          1.162    41.162    u_video/mmcm_adv_inst_display_clocks/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.674    33.488 r  u_video/mmcm_adv_inst_display_clocks/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.723    35.211    u_video/mmcm_adv_inst_display_clocks/inst/clk_out1_clk_wiz_2
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    35.302 r  u_video/mmcm_adv_inst_display_clocks/inst/clkout1_buf/O
                         net (fo=83, routed)          1.697    37.000    u_video/inst_dvid/TDMS_encoder_blue/clk_out1
    SLICE_X157Y127       FDRE                                         r  u_video/inst_dvid/TDMS_encoder_blue/encoded_reg[9]/C
                         clock pessimism              0.497    37.497    
                         clock uncertainty           -0.095    37.403    
    SLICE_X157Y127       FDRE (Setup_fdre_C_D)        0.031    37.434    u_video/inst_dvid/TDMS_encoder_blue/encoded_reg[9]
  -------------------------------------------------------------------
                         required time                         37.434    
                         arrival time                         -18.173    
  -------------------------------------------------------------------
                         slack                                 19.260    

Slack (MET) :             19.267ns  (required time - arrival time)
  Source:                 u_video/Inst_vga/u_vga_sig/current_pos_reg[row][8]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_2  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            u_video/inst_dvid/TDMS_encoder_blue/encoded_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_2  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_2
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out1_clk_wiz_2 rise@40.000ns - clk_out1_clk_wiz_2 rise@0.000ns)
  Data Path Delay:        20.629ns  (logic 6.915ns (33.521%)  route 13.714ns (66.479%))
  Logic Levels:           24  (CARRY4=10 LUT2=2 LUT3=4 LUT4=2 LUT5=3 LUT6=3)
  Clock Path Skew:        -0.039ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.999ns = ( 37.001 - 40.000 ) 
    Source Clock Delay      (SCD):    -2.477ns
    Clock Pessimism Removal (CPR):    0.483ns
  Clock Uncertainty:      0.095ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_2 rise edge)
                                                      0.000     0.000 r  
    R4                   IBUF                         0.000     0.000 r  clk_IBUF_inst/O
                         net (fo=29, routed)          1.233     1.233    u_video/mmcm_adv_inst_display_clocks/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.432    -6.199 r  u_video/mmcm_adv_inst_display_clocks/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.808    -4.390    u_video/mmcm_adv_inst_display_clocks/inst/clk_out1_clk_wiz_2
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    -4.294 r  u_video/mmcm_adv_inst_display_clocks/inst/clkout1_buf/O
                         net (fo=83, routed)          1.817    -2.477    u_video/Inst_vga/u_vga_sig/clk_out1
    SLICE_X156Y129       FDRE                                         r  u_video/Inst_vga/u_vga_sig/current_pos_reg[row][8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X156Y129       FDRE (Prop_fdre_C_Q)         0.456    -2.021 r  u_video/Inst_vga/u_vga_sig/current_pos_reg[row][8]/Q
                         net (fo=19, routed)          1.726    -0.294    u_video/Inst_vga/u_vga_sig/Q[8]
    SLICE_X152Y131       LUT4 (Prop_lut4_I1_O)        0.153    -0.141 r  u_video/Inst_vga/u_vga_sig/dc_bias[3]_i_75/O
                         net (fo=3, routed)           0.575     0.433    u_video/Inst_vga/u_vga_sig/dc_bias[3]_i_75_n_0
    SLICE_X153Y135       LUT5 (Prop_lut5_I4_O)        0.331     0.764 r  u_video/Inst_vga/u_vga_sig/dc_bias[3]_i_25/O
                         net (fo=18, routed)          0.869     1.633    u_video/Inst_vga/u_vga_sig/current_pos_reg[row][4]_0
    SLICE_X159Y132       LUT5 (Prop_lut5_I0_O)        0.118     1.751 r  u_video/Inst_vga/u_vga_sig/dc_bias[3]_i_109/O
                         net (fo=62, routed)          1.967     3.718    u_video/Inst_vga/u_vga_sig/is_horizontal_gridline6[4]
    SLICE_X147Y130       LUT3 (Prop_lut3_I2_O)        0.354     4.072 r  u_video/Inst_vga/u_vga_sig/dc_bias[3]_i_544/O
                         net (fo=2, routed)           0.497     4.569    u_video/Inst_vga/u_color/dc_bias[3]_i_632_2[2]
    SLICE_X148Y128       CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.598     5.167 r  u_video/Inst_vga/u_color/dc_bias_reg[3]_i_552/CO[3]
                         net (fo=1, routed)           0.000     5.167    u_video/Inst_vga/u_color/dc_bias_reg[3]_i_552_n_0
    SLICE_X148Y129       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     5.284 r  u_video/Inst_vga/u_color/dc_bias_reg[3]_i_434/CO[3]
                         net (fo=1, routed)           0.000     5.284    u_video/Inst_vga/u_color/dc_bias_reg[3]_i_434_n_0
    SLICE_X148Y130       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     5.401 f  u_video/Inst_vga/u_color/dc_bias_reg[3]_i_308/CO[3]
                         net (fo=43, routed)          1.681     7.083    u_video/Inst_vga/u_color/dc_bias[3]_i_439_0[0]
    SLICE_X149Y134       LUT3 (Prop_lut3_I0_O)        0.152     7.235 r  u_video/Inst_vga/u_color/dc_bias[3]_i_337/O
                         net (fo=2, routed)           0.416     7.650    u_video/Inst_vga/u_color/dc_bias[3]_i_337_n_0
    SLICE_X149Y135       LUT4 (Prop_lut4_I3_O)        0.332     7.982 r  u_video/Inst_vga/u_color/dc_bias[3]_i_340/O
                         net (fo=1, routed)           0.000     7.982    u_video/Inst_vga/u_color/dc_bias[3]_i_340_n_0
    SLICE_X149Y135       CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     8.383 r  u_video/Inst_vga/u_color/dc_bias_reg[3]_i_257/CO[3]
                         net (fo=1, routed)           0.000     8.383    u_video/Inst_vga/u_color/dc_bias_reg[3]_i_257_n_0
    SLICE_X149Y136       CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     8.717 r  u_video/Inst_vga/u_color/dc_bias_reg[3]_i_255/O[1]
                         net (fo=4, routed)           0.758     9.475    u_video/Inst_vga/u_color/dc_bias_reg[3]_i_255_n_6
    SLICE_X147Y135       LUT3 (Prop_lut3_I0_O)        0.329     9.804 r  u_video/Inst_vga/u_color/dc_bias[3]_i_262/O
                         net (fo=1, routed)           0.364    10.168    u_video/Inst_vga/u_color/dc_bias[3]_i_262_n_0
    SLICE_X146Y135       LUT6 (Prop_lut6_I5_O)        0.326    10.494 r  u_video/Inst_vga/u_color/dc_bias[3]_i_207/O
                         net (fo=1, routed)           0.000    10.494    u_video/Inst_vga/u_color/dc_bias[3]_i_207_n_0
    SLICE_X146Y135       CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376    10.870 r  u_video/Inst_vga/u_color/dc_bias_reg[3]_i_157/CO[3]
                         net (fo=1, routed)           0.000    10.870    u_video/Inst_vga/u_color/dc_bias_reg[3]_i_157_n_0
    SLICE_X146Y136       CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    11.193 r  u_video/Inst_vga/u_color/dc_bias_reg[3]_i_199/O[1]
                         net (fo=2, routed)           0.485    11.678    u_video/Inst_vga/u_color/dc_bias_reg[3]_i_199_n_6
    SLICE_X147Y137       LUT2 (Prop_lut2_I0_O)        0.306    11.984 r  u_video/Inst_vga/u_color/dc_bias[3]_i_201/O
                         net (fo=1, routed)           0.000    11.984    u_video/Inst_vga/u_color/dc_bias[3]_i_201_n_0
    SLICE_X147Y137       CARRY4 (Prop_carry4_S[1]_O[1])
                                                      0.227    12.211 r  u_video/Inst_vga/u_color/dc_bias_reg[3]_i_155/O[1]
                         net (fo=1, routed)           0.867    13.078    u_video/Inst_vga/u_vga_sig/dc_bias_reg[3]_i_32[1]
    SLICE_X152Y135       LUT2 (Prop_lut2_I1_O)        0.303    13.381 r  u_video/Inst_vga/u_vga_sig/dc_bias[3]_i_92/O
                         net (fo=1, routed)           0.000    13.381    u_video/Inst_vga/u_color/dc_bias[3]_i_31_1[3]
    SLICE_X152Y135       CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376    13.757 r  u_video/Inst_vga/u_color/dc_bias_reg[3]_i_32/CO[3]
                         net (fo=1, routed)           0.000    13.757    u_video/Inst_vga/u_color/dc_bias_reg[3]_i_32_n_0
    SLICE_X152Y136       CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219    13.976 f  u_video/Inst_vga/u_color/dc_bias_reg[3]_i_33/O[0]
                         net (fo=2, routed)           1.018    14.995    u_video/Inst_vga/u_vga_sig/dc_bias[3]_i_4_2[0]
    SLICE_X154Y135       LUT6 (Prop_lut6_I3_O)        0.295    15.290 f  u_video/Inst_vga/u_vga_sig/dc_bias[3]_i_10__0/O
                         net (fo=1, routed)           0.530    15.820    u_video/Inst_vga/u_vga_sig/dc_bias[3]_i_10__0_n_0
    SLICE_X159Y136       LUT6 (Prop_lut6_I1_O)        0.124    15.944 f  u_video/Inst_vga/u_vga_sig/dc_bias[3]_i_4/O
                         net (fo=4, routed)           1.049    16.993    u_video/Inst_vga/u_vga_sig/dc_bias[3]_i_4_n_0
    SLICE_X160Y131       LUT5 (Prop_lut5_I1_O)        0.124    17.117 f  u_video/Inst_vga/u_vga_sig/dc_bias[3]_i_2/O
                         net (fo=10, routed)          0.911    18.028    u_video/inst_dvid/TDMS_encoder_blue/pixel[color][0]
    SLICE_X161Y126       LUT3 (Prop_lut3_I1_O)        0.124    18.152 r  u_video/inst_dvid/TDMS_encoder_blue/encoded[8]_i_1/O
                         net (fo=1, routed)           0.000    18.152    u_video/inst_dvid/TDMS_encoder_blue/encoded[8]_i_1_n_0
    SLICE_X161Y126       FDRE                                         r  u_video/inst_dvid/TDMS_encoder_blue/encoded_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_2 rise edge)
                                                     40.000    40.000 r  
    R4                   IBUF                         0.000    40.000 r  clk_IBUF_inst/O
                         net (fo=29, routed)          1.162    41.162    u_video/mmcm_adv_inst_display_clocks/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.674    33.488 r  u_video/mmcm_adv_inst_display_clocks/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.723    35.211    u_video/mmcm_adv_inst_display_clocks/inst/clk_out1_clk_wiz_2
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    35.302 r  u_video/mmcm_adv_inst_display_clocks/inst/clkout1_buf/O
                         net (fo=83, routed)          1.698    37.001    u_video/inst_dvid/TDMS_encoder_blue/clk_out1
    SLICE_X161Y126       FDRE                                         r  u_video/inst_dvid/TDMS_encoder_blue/encoded_reg[8]/C
                         clock pessimism              0.483    37.484    
                         clock uncertainty           -0.095    37.390    
    SLICE_X161Y126       FDRE (Setup_fdre_C_D)        0.029    37.419    u_video/inst_dvid/TDMS_encoder_blue/encoded_reg[8]
  -------------------------------------------------------------------
                         required time                         37.419    
                         arrival time                         -18.152    
  -------------------------------------------------------------------
                         slack                                 19.267    

Slack (MET) :             19.326ns  (required time - arrival time)
  Source:                 u_video/Inst_vga/u_vga_sig/current_pos_reg[row][8]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_2  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            u_video/inst_dvid/TDMS_encoder_green/encoded_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_2  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_2
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out1_clk_wiz_2 rise@40.000ns - clk_out1_clk_wiz_2 rise@0.000ns)
  Data Path Delay:        20.494ns  (logic 6.915ns (33.741%)  route 13.579ns (66.259%))
  Logic Levels:           24  (CARRY4=10 LUT2=2 LUT3=3 LUT4=2 LUT5=2 LUT6=5)
  Clock Path Skew:        -0.038ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.998ns = ( 37.002 - 40.000 ) 
    Source Clock Delay      (SCD):    -2.477ns
    Clock Pessimism Removal (CPR):    0.483ns
  Clock Uncertainty:      0.095ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_2 rise edge)
                                                      0.000     0.000 r  
    R4                   IBUF                         0.000     0.000 r  clk_IBUF_inst/O
                         net (fo=29, routed)          1.233     1.233    u_video/mmcm_adv_inst_display_clocks/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.432    -6.199 r  u_video/mmcm_adv_inst_display_clocks/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.808    -4.390    u_video/mmcm_adv_inst_display_clocks/inst/clk_out1_clk_wiz_2
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    -4.294 r  u_video/mmcm_adv_inst_display_clocks/inst/clkout1_buf/O
                         net (fo=83, routed)          1.817    -2.477    u_video/Inst_vga/u_vga_sig/clk_out1
    SLICE_X156Y129       FDRE                                         r  u_video/Inst_vga/u_vga_sig/current_pos_reg[row][8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X156Y129       FDRE (Prop_fdre_C_Q)         0.456    -2.021 r  u_video/Inst_vga/u_vga_sig/current_pos_reg[row][8]/Q
                         net (fo=19, routed)          1.726    -0.294    u_video/Inst_vga/u_vga_sig/Q[8]
    SLICE_X152Y131       LUT4 (Prop_lut4_I1_O)        0.153    -0.141 r  u_video/Inst_vga/u_vga_sig/dc_bias[3]_i_75/O
                         net (fo=3, routed)           0.575     0.433    u_video/Inst_vga/u_vga_sig/dc_bias[3]_i_75_n_0
    SLICE_X153Y135       LUT5 (Prop_lut5_I4_O)        0.331     0.764 r  u_video/Inst_vga/u_vga_sig/dc_bias[3]_i_25/O
                         net (fo=18, routed)          0.869     1.633    u_video/Inst_vga/u_vga_sig/current_pos_reg[row][4]_0
    SLICE_X159Y132       LUT5 (Prop_lut5_I0_O)        0.118     1.751 r  u_video/Inst_vga/u_vga_sig/dc_bias[3]_i_109/O
                         net (fo=62, routed)          1.967     3.718    u_video/Inst_vga/u_vga_sig/is_horizontal_gridline6[4]
    SLICE_X147Y130       LUT3 (Prop_lut3_I2_O)        0.354     4.072 r  u_video/Inst_vga/u_vga_sig/dc_bias[3]_i_544/O
                         net (fo=2, routed)           0.497     4.569    u_video/Inst_vga/u_color/dc_bias[3]_i_632_2[2]
    SLICE_X148Y128       CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.598     5.167 r  u_video/Inst_vga/u_color/dc_bias_reg[3]_i_552/CO[3]
                         net (fo=1, routed)           0.000     5.167    u_video/Inst_vga/u_color/dc_bias_reg[3]_i_552_n_0
    SLICE_X148Y129       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     5.284 r  u_video/Inst_vga/u_color/dc_bias_reg[3]_i_434/CO[3]
                         net (fo=1, routed)           0.000     5.284    u_video/Inst_vga/u_color/dc_bias_reg[3]_i_434_n_0
    SLICE_X148Y130       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     5.401 f  u_video/Inst_vga/u_color/dc_bias_reg[3]_i_308/CO[3]
                         net (fo=43, routed)          1.681     7.083    u_video/Inst_vga/u_color/dc_bias[3]_i_439_0[0]
    SLICE_X149Y134       LUT3 (Prop_lut3_I0_O)        0.152     7.235 r  u_video/Inst_vga/u_color/dc_bias[3]_i_337/O
                         net (fo=2, routed)           0.416     7.650    u_video/Inst_vga/u_color/dc_bias[3]_i_337_n_0
    SLICE_X149Y135       LUT4 (Prop_lut4_I3_O)        0.332     7.982 r  u_video/Inst_vga/u_color/dc_bias[3]_i_340/O
                         net (fo=1, routed)           0.000     7.982    u_video/Inst_vga/u_color/dc_bias[3]_i_340_n_0
    SLICE_X149Y135       CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     8.383 r  u_video/Inst_vga/u_color/dc_bias_reg[3]_i_257/CO[3]
                         net (fo=1, routed)           0.000     8.383    u_video/Inst_vga/u_color/dc_bias_reg[3]_i_257_n_0
    SLICE_X149Y136       CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     8.717 r  u_video/Inst_vga/u_color/dc_bias_reg[3]_i_255/O[1]
                         net (fo=4, routed)           0.758     9.475    u_video/Inst_vga/u_color/dc_bias_reg[3]_i_255_n_6
    SLICE_X147Y135       LUT3 (Prop_lut3_I0_O)        0.329     9.804 r  u_video/Inst_vga/u_color/dc_bias[3]_i_262/O
                         net (fo=1, routed)           0.364    10.168    u_video/Inst_vga/u_color/dc_bias[3]_i_262_n_0
    SLICE_X146Y135       LUT6 (Prop_lut6_I5_O)        0.326    10.494 r  u_video/Inst_vga/u_color/dc_bias[3]_i_207/O
                         net (fo=1, routed)           0.000    10.494    u_video/Inst_vga/u_color/dc_bias[3]_i_207_n_0
    SLICE_X146Y135       CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376    10.870 r  u_video/Inst_vga/u_color/dc_bias_reg[3]_i_157/CO[3]
                         net (fo=1, routed)           0.000    10.870    u_video/Inst_vga/u_color/dc_bias_reg[3]_i_157_n_0
    SLICE_X146Y136       CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    11.193 r  u_video/Inst_vga/u_color/dc_bias_reg[3]_i_199/O[1]
                         net (fo=2, routed)           0.485    11.678    u_video/Inst_vga/u_color/dc_bias_reg[3]_i_199_n_6
    SLICE_X147Y137       LUT2 (Prop_lut2_I0_O)        0.306    11.984 r  u_video/Inst_vga/u_color/dc_bias[3]_i_201/O
                         net (fo=1, routed)           0.000    11.984    u_video/Inst_vga/u_color/dc_bias[3]_i_201_n_0
    SLICE_X147Y137       CARRY4 (Prop_carry4_S[1]_O[1])
                                                      0.227    12.211 r  u_video/Inst_vga/u_color/dc_bias_reg[3]_i_155/O[1]
                         net (fo=1, routed)           0.867    13.078    u_video/Inst_vga/u_vga_sig/dc_bias_reg[3]_i_32[1]
    SLICE_X152Y135       LUT2 (Prop_lut2_I1_O)        0.303    13.381 r  u_video/Inst_vga/u_vga_sig/dc_bias[3]_i_92/O
                         net (fo=1, routed)           0.000    13.381    u_video/Inst_vga/u_color/dc_bias[3]_i_31_1[3]
    SLICE_X152Y135       CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376    13.757 r  u_video/Inst_vga/u_color/dc_bias_reg[3]_i_32/CO[3]
                         net (fo=1, routed)           0.000    13.757    u_video/Inst_vga/u_color/dc_bias_reg[3]_i_32_n_0
    SLICE_X152Y136       CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219    13.976 r  u_video/Inst_vga/u_color/dc_bias_reg[3]_i_33/O[0]
                         net (fo=2, routed)           1.018    14.995    u_video/Inst_vga/u_vga_sig/dc_bias[3]_i_4_2[0]
    SLICE_X154Y135       LUT6 (Prop_lut6_I3_O)        0.295    15.290 r  u_video/Inst_vga/u_vga_sig/dc_bias[3]_i_10__0/O
                         net (fo=1, routed)           0.530    15.820    u_video/Inst_vga/u_vga_sig/dc_bias[3]_i_10__0_n_0
    SLICE_X159Y136       LUT6 (Prop_lut6_I1_O)        0.124    15.944 r  u_video/Inst_vga/u_vga_sig/dc_bias[3]_i_4/O
                         net (fo=4, routed)           0.649    16.593    u_video/Inst_vga/u_vga_sig/dc_bias[3]_i_4_n_0
    SLICE_X160Y131       LUT6 (Prop_lut6_I4_O)        0.124    16.717 r  u_video/Inst_vga/u_vga_sig/dc_bias[3]_i_3/O
                         net (fo=7, routed)           0.590    17.308    u_video/inst_dvid/TDMS_encoder_green/pixel[color][1]
    SLICE_X160Y127       LUT6 (Prop_lut6_I5_O)        0.124    17.432 r  u_video/inst_dvid/TDMS_encoder_green/encoded[1]_i_1__0/O
                         net (fo=2, routed)           0.586    18.017    u_video/inst_dvid/TDMS_encoder_green/encoded[1]_i_1__0_n_0
    SLICE_X160Y127       FDRE                                         r  u_video/inst_dvid/TDMS_encoder_green/encoded_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_2 rise edge)
                                                     40.000    40.000 r  
    R4                   IBUF                         0.000    40.000 r  clk_IBUF_inst/O
                         net (fo=29, routed)          1.162    41.162    u_video/mmcm_adv_inst_display_clocks/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.674    33.488 r  u_video/mmcm_adv_inst_display_clocks/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.723    35.211    u_video/mmcm_adv_inst_display_clocks/inst/clk_out1_clk_wiz_2
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    35.302 r  u_video/mmcm_adv_inst_display_clocks/inst/clkout1_buf/O
                         net (fo=83, routed)          1.699    37.002    u_video/inst_dvid/TDMS_encoder_green/clk_out1
    SLICE_X160Y127       FDRE                                         r  u_video/inst_dvid/TDMS_encoder_green/encoded_reg[1]/C
                         clock pessimism              0.483    37.485    
                         clock uncertainty           -0.095    37.391    
    SLICE_X160Y127       FDRE (Setup_fdre_C_D)       -0.047    37.344    u_video/inst_dvid/TDMS_encoder_green/encoded_reg[1]
  -------------------------------------------------------------------
                         required time                         37.344    
                         arrival time                         -18.017    
  -------------------------------------------------------------------
                         slack                                 19.326    

Slack (MET) :             19.336ns  (required time - arrival time)
  Source:                 u_video/Inst_vga/u_vga_sig/current_pos_reg[row][8]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_2  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            u_video/inst_dvid/TDMS_encoder_blue/dc_bias_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_2  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_2
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out1_clk_wiz_2 rise@40.000ns - clk_out1_clk_wiz_2 rise@0.000ns)
  Data Path Delay:        20.619ns  (logic 6.915ns (33.536%)  route 13.704ns (66.464%))
  Logic Levels:           24  (CARRY4=10 LUT2=2 LUT3=3 LUT4=2 LUT5=3 LUT6=4)
  Clock Path Skew:        -0.027ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -3.001ns = ( 36.999 - 40.000 ) 
    Source Clock Delay      (SCD):    -2.477ns
    Clock Pessimism Removal (CPR):    0.497ns
  Clock Uncertainty:      0.095ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_2 rise edge)
                                                      0.000     0.000 r  
    R4                   IBUF                         0.000     0.000 r  clk_IBUF_inst/O
                         net (fo=29, routed)          1.233     1.233    u_video/mmcm_adv_inst_display_clocks/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.432    -6.199 r  u_video/mmcm_adv_inst_display_clocks/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.808    -4.390    u_video/mmcm_adv_inst_display_clocks/inst/clk_out1_clk_wiz_2
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    -4.294 r  u_video/mmcm_adv_inst_display_clocks/inst/clkout1_buf/O
                         net (fo=83, routed)          1.817    -2.477    u_video/Inst_vga/u_vga_sig/clk_out1
    SLICE_X156Y129       FDRE                                         r  u_video/Inst_vga/u_vga_sig/current_pos_reg[row][8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X156Y129       FDRE (Prop_fdre_C_Q)         0.456    -2.021 r  u_video/Inst_vga/u_vga_sig/current_pos_reg[row][8]/Q
                         net (fo=19, routed)          1.726    -0.294    u_video/Inst_vga/u_vga_sig/Q[8]
    SLICE_X152Y131       LUT4 (Prop_lut4_I1_O)        0.153    -0.141 r  u_video/Inst_vga/u_vga_sig/dc_bias[3]_i_75/O
                         net (fo=3, routed)           0.575     0.433    u_video/Inst_vga/u_vga_sig/dc_bias[3]_i_75_n_0
    SLICE_X153Y135       LUT5 (Prop_lut5_I4_O)        0.331     0.764 r  u_video/Inst_vga/u_vga_sig/dc_bias[3]_i_25/O
                         net (fo=18, routed)          0.869     1.633    u_video/Inst_vga/u_vga_sig/current_pos_reg[row][4]_0
    SLICE_X159Y132       LUT5 (Prop_lut5_I0_O)        0.118     1.751 r  u_video/Inst_vga/u_vga_sig/dc_bias[3]_i_109/O
                         net (fo=62, routed)          1.967     3.718    u_video/Inst_vga/u_vga_sig/is_horizontal_gridline6[4]
    SLICE_X147Y130       LUT3 (Prop_lut3_I2_O)        0.354     4.072 r  u_video/Inst_vga/u_vga_sig/dc_bias[3]_i_544/O
                         net (fo=2, routed)           0.497     4.569    u_video/Inst_vga/u_color/dc_bias[3]_i_632_2[2]
    SLICE_X148Y128       CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.598     5.167 r  u_video/Inst_vga/u_color/dc_bias_reg[3]_i_552/CO[3]
                         net (fo=1, routed)           0.000     5.167    u_video/Inst_vga/u_color/dc_bias_reg[3]_i_552_n_0
    SLICE_X148Y129       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     5.284 r  u_video/Inst_vga/u_color/dc_bias_reg[3]_i_434/CO[3]
                         net (fo=1, routed)           0.000     5.284    u_video/Inst_vga/u_color/dc_bias_reg[3]_i_434_n_0
    SLICE_X148Y130       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     5.401 f  u_video/Inst_vga/u_color/dc_bias_reg[3]_i_308/CO[3]
                         net (fo=43, routed)          1.681     7.083    u_video/Inst_vga/u_color/dc_bias[3]_i_439_0[0]
    SLICE_X149Y134       LUT3 (Prop_lut3_I0_O)        0.152     7.235 r  u_video/Inst_vga/u_color/dc_bias[3]_i_337/O
                         net (fo=2, routed)           0.416     7.650    u_video/Inst_vga/u_color/dc_bias[3]_i_337_n_0
    SLICE_X149Y135       LUT4 (Prop_lut4_I3_O)        0.332     7.982 r  u_video/Inst_vga/u_color/dc_bias[3]_i_340/O
                         net (fo=1, routed)           0.000     7.982    u_video/Inst_vga/u_color/dc_bias[3]_i_340_n_0
    SLICE_X149Y135       CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     8.383 r  u_video/Inst_vga/u_color/dc_bias_reg[3]_i_257/CO[3]
                         net (fo=1, routed)           0.000     8.383    u_video/Inst_vga/u_color/dc_bias_reg[3]_i_257_n_0
    SLICE_X149Y136       CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     8.717 r  u_video/Inst_vga/u_color/dc_bias_reg[3]_i_255/O[1]
                         net (fo=4, routed)           0.758     9.475    u_video/Inst_vga/u_color/dc_bias_reg[3]_i_255_n_6
    SLICE_X147Y135       LUT3 (Prop_lut3_I0_O)        0.329     9.804 r  u_video/Inst_vga/u_color/dc_bias[3]_i_262/O
                         net (fo=1, routed)           0.364    10.168    u_video/Inst_vga/u_color/dc_bias[3]_i_262_n_0
    SLICE_X146Y135       LUT6 (Prop_lut6_I5_O)        0.326    10.494 r  u_video/Inst_vga/u_color/dc_bias[3]_i_207/O
                         net (fo=1, routed)           0.000    10.494    u_video/Inst_vga/u_color/dc_bias[3]_i_207_n_0
    SLICE_X146Y135       CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376    10.870 r  u_video/Inst_vga/u_color/dc_bias_reg[3]_i_157/CO[3]
                         net (fo=1, routed)           0.000    10.870    u_video/Inst_vga/u_color/dc_bias_reg[3]_i_157_n_0
    SLICE_X146Y136       CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    11.193 r  u_video/Inst_vga/u_color/dc_bias_reg[3]_i_199/O[1]
                         net (fo=2, routed)           0.485    11.678    u_video/Inst_vga/u_color/dc_bias_reg[3]_i_199_n_6
    SLICE_X147Y137       LUT2 (Prop_lut2_I0_O)        0.306    11.984 r  u_video/Inst_vga/u_color/dc_bias[3]_i_201/O
                         net (fo=1, routed)           0.000    11.984    u_video/Inst_vga/u_color/dc_bias[3]_i_201_n_0
    SLICE_X147Y137       CARRY4 (Prop_carry4_S[1]_O[1])
                                                      0.227    12.211 r  u_video/Inst_vga/u_color/dc_bias_reg[3]_i_155/O[1]
                         net (fo=1, routed)           0.867    13.078    u_video/Inst_vga/u_vga_sig/dc_bias_reg[3]_i_32[1]
    SLICE_X152Y135       LUT2 (Prop_lut2_I1_O)        0.303    13.381 r  u_video/Inst_vga/u_vga_sig/dc_bias[3]_i_92/O
                         net (fo=1, routed)           0.000    13.381    u_video/Inst_vga/u_color/dc_bias[3]_i_31_1[3]
    SLICE_X152Y135       CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376    13.757 r  u_video/Inst_vga/u_color/dc_bias_reg[3]_i_32/CO[3]
                         net (fo=1, routed)           0.000    13.757    u_video/Inst_vga/u_color/dc_bias_reg[3]_i_32_n_0
    SLICE_X152Y136       CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219    13.976 r  u_video/Inst_vga/u_color/dc_bias_reg[3]_i_33/O[0]
                         net (fo=2, routed)           1.018    14.995    u_video/Inst_vga/u_vga_sig/dc_bias[3]_i_4_2[0]
    SLICE_X154Y135       LUT6 (Prop_lut6_I3_O)        0.295    15.290 r  u_video/Inst_vga/u_vga_sig/dc_bias[3]_i_10__0/O
                         net (fo=1, routed)           0.530    15.820    u_video/Inst_vga/u_vga_sig/dc_bias[3]_i_10__0_n_0
    SLICE_X159Y136       LUT6 (Prop_lut6_I1_O)        0.124    15.944 r  u_video/Inst_vga/u_vga_sig/dc_bias[3]_i_4/O
                         net (fo=4, routed)           1.049    16.993    u_video/Inst_vga/u_vga_sig/dc_bias[3]_i_4_n_0
    SLICE_X160Y131       LUT5 (Prop_lut5_I1_O)        0.124    17.117 r  u_video/Inst_vga/u_vga_sig/dc_bias[3]_i_2/O
                         net (fo=10, routed)          0.902    18.018    u_video/inst_dvid/TDMS_encoder_blue/pixel[color][0]
    SLICE_X158Y126       LUT6 (Prop_lut6_I4_O)        0.124    18.142 r  u_video/inst_dvid/TDMS_encoder_blue/dc_bias[1]_i_1/O
                         net (fo=1, routed)           0.000    18.142    u_video/inst_dvid/TDMS_encoder_blue/dc_bias[1]_i_1_n_0
    SLICE_X158Y126       FDRE                                         r  u_video/inst_dvid/TDMS_encoder_blue/dc_bias_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_2 rise edge)
                                                     40.000    40.000 r  
    R4                   IBUF                         0.000    40.000 r  clk_IBUF_inst/O
                         net (fo=29, routed)          1.162    41.162    u_video/mmcm_adv_inst_display_clocks/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.674    33.488 r  u_video/mmcm_adv_inst_display_clocks/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.723    35.211    u_video/mmcm_adv_inst_display_clocks/inst/clk_out1_clk_wiz_2
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    35.302 r  u_video/mmcm_adv_inst_display_clocks/inst/clkout1_buf/O
                         net (fo=83, routed)          1.696    36.999    u_video/inst_dvid/TDMS_encoder_blue/clk_out1
    SLICE_X158Y126       FDRE                                         r  u_video/inst_dvid/TDMS_encoder_blue/dc_bias_reg[1]/C
                         clock pessimism              0.497    37.496    
                         clock uncertainty           -0.095    37.402    
    SLICE_X158Y126       FDRE (Setup_fdre_C_D)        0.077    37.479    u_video/inst_dvid/TDMS_encoder_blue/dc_bias_reg[1]
  -------------------------------------------------------------------
                         required time                         37.479    
                         arrival time                         -18.142    
  -------------------------------------------------------------------
                         slack                                 19.336    

Slack (MET) :             19.434ns  (required time - arrival time)
  Source:                 u_video/Inst_vga/u_vga_sig/current_pos_reg[row][8]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_2  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            u_video/inst_dvid/TDMS_encoder_blue/dc_bias_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_2  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_2
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out1_clk_wiz_2 rise@40.000ns - clk_out1_clk_wiz_2 rise@0.000ns)
  Data Path Delay:        20.525ns  (logic 6.915ns (33.690%)  route 13.610ns (66.310%))
  Logic Levels:           24  (CARRY4=10 LUT2=2 LUT3=3 LUT4=2 LUT5=3 LUT6=4)
  Clock Path Skew:        -0.027ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -3.001ns = ( 36.999 - 40.000 ) 
    Source Clock Delay      (SCD):    -2.477ns
    Clock Pessimism Removal (CPR):    0.497ns
  Clock Uncertainty:      0.095ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_2 rise edge)
                                                      0.000     0.000 r  
    R4                   IBUF                         0.000     0.000 r  clk_IBUF_inst/O
                         net (fo=29, routed)          1.233     1.233    u_video/mmcm_adv_inst_display_clocks/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.432    -6.199 r  u_video/mmcm_adv_inst_display_clocks/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.808    -4.390    u_video/mmcm_adv_inst_display_clocks/inst/clk_out1_clk_wiz_2
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    -4.294 r  u_video/mmcm_adv_inst_display_clocks/inst/clkout1_buf/O
                         net (fo=83, routed)          1.817    -2.477    u_video/Inst_vga/u_vga_sig/clk_out1
    SLICE_X156Y129       FDRE                                         r  u_video/Inst_vga/u_vga_sig/current_pos_reg[row][8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X156Y129       FDRE (Prop_fdre_C_Q)         0.456    -2.021 r  u_video/Inst_vga/u_vga_sig/current_pos_reg[row][8]/Q
                         net (fo=19, routed)          1.726    -0.294    u_video/Inst_vga/u_vga_sig/Q[8]
    SLICE_X152Y131       LUT4 (Prop_lut4_I1_O)        0.153    -0.141 r  u_video/Inst_vga/u_vga_sig/dc_bias[3]_i_75/O
                         net (fo=3, routed)           0.575     0.433    u_video/Inst_vga/u_vga_sig/dc_bias[3]_i_75_n_0
    SLICE_X153Y135       LUT5 (Prop_lut5_I4_O)        0.331     0.764 r  u_video/Inst_vga/u_vga_sig/dc_bias[3]_i_25/O
                         net (fo=18, routed)          0.869     1.633    u_video/Inst_vga/u_vga_sig/current_pos_reg[row][4]_0
    SLICE_X159Y132       LUT5 (Prop_lut5_I0_O)        0.118     1.751 r  u_video/Inst_vga/u_vga_sig/dc_bias[3]_i_109/O
                         net (fo=62, routed)          1.967     3.718    u_video/Inst_vga/u_vga_sig/is_horizontal_gridline6[4]
    SLICE_X147Y130       LUT3 (Prop_lut3_I2_O)        0.354     4.072 r  u_video/Inst_vga/u_vga_sig/dc_bias[3]_i_544/O
                         net (fo=2, routed)           0.497     4.569    u_video/Inst_vga/u_color/dc_bias[3]_i_632_2[2]
    SLICE_X148Y128       CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.598     5.167 r  u_video/Inst_vga/u_color/dc_bias_reg[3]_i_552/CO[3]
                         net (fo=1, routed)           0.000     5.167    u_video/Inst_vga/u_color/dc_bias_reg[3]_i_552_n_0
    SLICE_X148Y129       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     5.284 r  u_video/Inst_vga/u_color/dc_bias_reg[3]_i_434/CO[3]
                         net (fo=1, routed)           0.000     5.284    u_video/Inst_vga/u_color/dc_bias_reg[3]_i_434_n_0
    SLICE_X148Y130       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     5.401 f  u_video/Inst_vga/u_color/dc_bias_reg[3]_i_308/CO[3]
                         net (fo=43, routed)          1.681     7.083    u_video/Inst_vga/u_color/dc_bias[3]_i_439_0[0]
    SLICE_X149Y134       LUT3 (Prop_lut3_I0_O)        0.152     7.235 r  u_video/Inst_vga/u_color/dc_bias[3]_i_337/O
                         net (fo=2, routed)           0.416     7.650    u_video/Inst_vga/u_color/dc_bias[3]_i_337_n_0
    SLICE_X149Y135       LUT4 (Prop_lut4_I3_O)        0.332     7.982 r  u_video/Inst_vga/u_color/dc_bias[3]_i_340/O
                         net (fo=1, routed)           0.000     7.982    u_video/Inst_vga/u_color/dc_bias[3]_i_340_n_0
    SLICE_X149Y135       CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     8.383 r  u_video/Inst_vga/u_color/dc_bias_reg[3]_i_257/CO[3]
                         net (fo=1, routed)           0.000     8.383    u_video/Inst_vga/u_color/dc_bias_reg[3]_i_257_n_0
    SLICE_X149Y136       CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     8.717 r  u_video/Inst_vga/u_color/dc_bias_reg[3]_i_255/O[1]
                         net (fo=4, routed)           0.758     9.475    u_video/Inst_vga/u_color/dc_bias_reg[3]_i_255_n_6
    SLICE_X147Y135       LUT3 (Prop_lut3_I0_O)        0.329     9.804 r  u_video/Inst_vga/u_color/dc_bias[3]_i_262/O
                         net (fo=1, routed)           0.364    10.168    u_video/Inst_vga/u_color/dc_bias[3]_i_262_n_0
    SLICE_X146Y135       LUT6 (Prop_lut6_I5_O)        0.326    10.494 r  u_video/Inst_vga/u_color/dc_bias[3]_i_207/O
                         net (fo=1, routed)           0.000    10.494    u_video/Inst_vga/u_color/dc_bias[3]_i_207_n_0
    SLICE_X146Y135       CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376    10.870 r  u_video/Inst_vga/u_color/dc_bias_reg[3]_i_157/CO[3]
                         net (fo=1, routed)           0.000    10.870    u_video/Inst_vga/u_color/dc_bias_reg[3]_i_157_n_0
    SLICE_X146Y136       CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    11.193 r  u_video/Inst_vga/u_color/dc_bias_reg[3]_i_199/O[1]
                         net (fo=2, routed)           0.485    11.678    u_video/Inst_vga/u_color/dc_bias_reg[3]_i_199_n_6
    SLICE_X147Y137       LUT2 (Prop_lut2_I0_O)        0.306    11.984 r  u_video/Inst_vga/u_color/dc_bias[3]_i_201/O
                         net (fo=1, routed)           0.000    11.984    u_video/Inst_vga/u_color/dc_bias[3]_i_201_n_0
    SLICE_X147Y137       CARRY4 (Prop_carry4_S[1]_O[1])
                                                      0.227    12.211 r  u_video/Inst_vga/u_color/dc_bias_reg[3]_i_155/O[1]
                         net (fo=1, routed)           0.867    13.078    u_video/Inst_vga/u_vga_sig/dc_bias_reg[3]_i_32[1]
    SLICE_X152Y135       LUT2 (Prop_lut2_I1_O)        0.303    13.381 r  u_video/Inst_vga/u_vga_sig/dc_bias[3]_i_92/O
                         net (fo=1, routed)           0.000    13.381    u_video/Inst_vga/u_color/dc_bias[3]_i_31_1[3]
    SLICE_X152Y135       CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376    13.757 r  u_video/Inst_vga/u_color/dc_bias_reg[3]_i_32/CO[3]
                         net (fo=1, routed)           0.000    13.757    u_video/Inst_vga/u_color/dc_bias_reg[3]_i_32_n_0
    SLICE_X152Y136       CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219    13.976 r  u_video/Inst_vga/u_color/dc_bias_reg[3]_i_33/O[0]
                         net (fo=2, routed)           1.018    14.995    u_video/Inst_vga/u_vga_sig/dc_bias[3]_i_4_2[0]
    SLICE_X154Y135       LUT6 (Prop_lut6_I3_O)        0.295    15.290 r  u_video/Inst_vga/u_vga_sig/dc_bias[3]_i_10__0/O
                         net (fo=1, routed)           0.530    15.820    u_video/Inst_vga/u_vga_sig/dc_bias[3]_i_10__0_n_0
    SLICE_X159Y136       LUT6 (Prop_lut6_I1_O)        0.124    15.944 r  u_video/Inst_vga/u_vga_sig/dc_bias[3]_i_4/O
                         net (fo=4, routed)           1.049    16.993    u_video/Inst_vga/u_vga_sig/dc_bias[3]_i_4_n_0
    SLICE_X160Y131       LUT5 (Prop_lut5_I1_O)        0.124    17.117 r  u_video/Inst_vga/u_vga_sig/dc_bias[3]_i_2/O
                         net (fo=10, routed)          0.808    17.924    u_video/inst_dvid/TDMS_encoder_blue/pixel[color][0]
    SLICE_X158Y126       LUT6 (Prop_lut6_I4_O)        0.124    18.048 r  u_video/inst_dvid/TDMS_encoder_blue/dc_bias[2]_i_1/O
                         net (fo=1, routed)           0.000    18.048    u_video/inst_dvid/TDMS_encoder_blue/dc_bias[2]_i_1_n_0
    SLICE_X158Y126       FDRE                                         r  u_video/inst_dvid/TDMS_encoder_blue/dc_bias_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_2 rise edge)
                                                     40.000    40.000 r  
    R4                   IBUF                         0.000    40.000 r  clk_IBUF_inst/O
                         net (fo=29, routed)          1.162    41.162    u_video/mmcm_adv_inst_display_clocks/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.674    33.488 r  u_video/mmcm_adv_inst_display_clocks/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.723    35.211    u_video/mmcm_adv_inst_display_clocks/inst/clk_out1_clk_wiz_2
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    35.302 r  u_video/mmcm_adv_inst_display_clocks/inst/clkout1_buf/O
                         net (fo=83, routed)          1.696    36.999    u_video/inst_dvid/TDMS_encoder_blue/clk_out1
    SLICE_X158Y126       FDRE                                         r  u_video/inst_dvid/TDMS_encoder_blue/dc_bias_reg[2]/C
                         clock pessimism              0.497    37.496    
                         clock uncertainty           -0.095    37.402    
    SLICE_X158Y126       FDRE (Setup_fdre_C_D)        0.081    37.483    u_video/inst_dvid/TDMS_encoder_blue/dc_bias_reg[2]
  -------------------------------------------------------------------
                         required time                         37.483    
                         arrival time                         -18.048    
  -------------------------------------------------------------------
                         slack                                 19.434    

Slack (MET) :             19.447ns  (required time - arrival time)
  Source:                 u_video/Inst_vga/u_vga_sig/current_pos_reg[row][8]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_2  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            u_video/inst_dvid/TDMS_encoder_green/dc_bias_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_2  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_2
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out1_clk_wiz_2 rise@40.000ns - clk_out1_clk_wiz_2 rise@0.000ns)
  Data Path Delay:        20.451ns  (logic 6.915ns (33.813%)  route 13.536ns (66.187%))
  Logic Levels:           24  (CARRY4=10 LUT2=2 LUT3=3 LUT4=2 LUT5=2 LUT6=5)
  Clock Path Skew:        -0.039ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.999ns = ( 37.001 - 40.000 ) 
    Source Clock Delay      (SCD):    -2.477ns
    Clock Pessimism Removal (CPR):    0.483ns
  Clock Uncertainty:      0.095ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_2 rise edge)
                                                      0.000     0.000 r  
    R4                   IBUF                         0.000     0.000 r  clk_IBUF_inst/O
                         net (fo=29, routed)          1.233     1.233    u_video/mmcm_adv_inst_display_clocks/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.432    -6.199 r  u_video/mmcm_adv_inst_display_clocks/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.808    -4.390    u_video/mmcm_adv_inst_display_clocks/inst/clk_out1_clk_wiz_2
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    -4.294 r  u_video/mmcm_adv_inst_display_clocks/inst/clkout1_buf/O
                         net (fo=83, routed)          1.817    -2.477    u_video/Inst_vga/u_vga_sig/clk_out1
    SLICE_X156Y129       FDRE                                         r  u_video/Inst_vga/u_vga_sig/current_pos_reg[row][8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X156Y129       FDRE (Prop_fdre_C_Q)         0.456    -2.021 r  u_video/Inst_vga/u_vga_sig/current_pos_reg[row][8]/Q
                         net (fo=19, routed)          1.726    -0.294    u_video/Inst_vga/u_vga_sig/Q[8]
    SLICE_X152Y131       LUT4 (Prop_lut4_I1_O)        0.153    -0.141 r  u_video/Inst_vga/u_vga_sig/dc_bias[3]_i_75/O
                         net (fo=3, routed)           0.575     0.433    u_video/Inst_vga/u_vga_sig/dc_bias[3]_i_75_n_0
    SLICE_X153Y135       LUT5 (Prop_lut5_I4_O)        0.331     0.764 r  u_video/Inst_vga/u_vga_sig/dc_bias[3]_i_25/O
                         net (fo=18, routed)          0.869     1.633    u_video/Inst_vga/u_vga_sig/current_pos_reg[row][4]_0
    SLICE_X159Y132       LUT5 (Prop_lut5_I0_O)        0.118     1.751 r  u_video/Inst_vga/u_vga_sig/dc_bias[3]_i_109/O
                         net (fo=62, routed)          1.967     3.718    u_video/Inst_vga/u_vga_sig/is_horizontal_gridline6[4]
    SLICE_X147Y130       LUT3 (Prop_lut3_I2_O)        0.354     4.072 r  u_video/Inst_vga/u_vga_sig/dc_bias[3]_i_544/O
                         net (fo=2, routed)           0.497     4.569    u_video/Inst_vga/u_color/dc_bias[3]_i_632_2[2]
    SLICE_X148Y128       CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.598     5.167 r  u_video/Inst_vga/u_color/dc_bias_reg[3]_i_552/CO[3]
                         net (fo=1, routed)           0.000     5.167    u_video/Inst_vga/u_color/dc_bias_reg[3]_i_552_n_0
    SLICE_X148Y129       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     5.284 r  u_video/Inst_vga/u_color/dc_bias_reg[3]_i_434/CO[3]
                         net (fo=1, routed)           0.000     5.284    u_video/Inst_vga/u_color/dc_bias_reg[3]_i_434_n_0
    SLICE_X148Y130       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     5.401 f  u_video/Inst_vga/u_color/dc_bias_reg[3]_i_308/CO[3]
                         net (fo=43, routed)          1.681     7.083    u_video/Inst_vga/u_color/dc_bias[3]_i_439_0[0]
    SLICE_X149Y134       LUT3 (Prop_lut3_I0_O)        0.152     7.235 r  u_video/Inst_vga/u_color/dc_bias[3]_i_337/O
                         net (fo=2, routed)           0.416     7.650    u_video/Inst_vga/u_color/dc_bias[3]_i_337_n_0
    SLICE_X149Y135       LUT4 (Prop_lut4_I3_O)        0.332     7.982 r  u_video/Inst_vga/u_color/dc_bias[3]_i_340/O
                         net (fo=1, routed)           0.000     7.982    u_video/Inst_vga/u_color/dc_bias[3]_i_340_n_0
    SLICE_X149Y135       CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     8.383 r  u_video/Inst_vga/u_color/dc_bias_reg[3]_i_257/CO[3]
                         net (fo=1, routed)           0.000     8.383    u_video/Inst_vga/u_color/dc_bias_reg[3]_i_257_n_0
    SLICE_X149Y136       CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     8.717 r  u_video/Inst_vga/u_color/dc_bias_reg[3]_i_255/O[1]
                         net (fo=4, routed)           0.758     9.475    u_video/Inst_vga/u_color/dc_bias_reg[3]_i_255_n_6
    SLICE_X147Y135       LUT3 (Prop_lut3_I0_O)        0.329     9.804 r  u_video/Inst_vga/u_color/dc_bias[3]_i_262/O
                         net (fo=1, routed)           0.364    10.168    u_video/Inst_vga/u_color/dc_bias[3]_i_262_n_0
    SLICE_X146Y135       LUT6 (Prop_lut6_I5_O)        0.326    10.494 r  u_video/Inst_vga/u_color/dc_bias[3]_i_207/O
                         net (fo=1, routed)           0.000    10.494    u_video/Inst_vga/u_color/dc_bias[3]_i_207_n_0
    SLICE_X146Y135       CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376    10.870 r  u_video/Inst_vga/u_color/dc_bias_reg[3]_i_157/CO[3]
                         net (fo=1, routed)           0.000    10.870    u_video/Inst_vga/u_color/dc_bias_reg[3]_i_157_n_0
    SLICE_X146Y136       CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    11.193 r  u_video/Inst_vga/u_color/dc_bias_reg[3]_i_199/O[1]
                         net (fo=2, routed)           0.485    11.678    u_video/Inst_vga/u_color/dc_bias_reg[3]_i_199_n_6
    SLICE_X147Y137       LUT2 (Prop_lut2_I0_O)        0.306    11.984 r  u_video/Inst_vga/u_color/dc_bias[3]_i_201/O
                         net (fo=1, routed)           0.000    11.984    u_video/Inst_vga/u_color/dc_bias[3]_i_201_n_0
    SLICE_X147Y137       CARRY4 (Prop_carry4_S[1]_O[1])
                                                      0.227    12.211 r  u_video/Inst_vga/u_color/dc_bias_reg[3]_i_155/O[1]
                         net (fo=1, routed)           0.867    13.078    u_video/Inst_vga/u_vga_sig/dc_bias_reg[3]_i_32[1]
    SLICE_X152Y135       LUT2 (Prop_lut2_I1_O)        0.303    13.381 r  u_video/Inst_vga/u_vga_sig/dc_bias[3]_i_92/O
                         net (fo=1, routed)           0.000    13.381    u_video/Inst_vga/u_color/dc_bias[3]_i_31_1[3]
    SLICE_X152Y135       CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376    13.757 r  u_video/Inst_vga/u_color/dc_bias_reg[3]_i_32/CO[3]
                         net (fo=1, routed)           0.000    13.757    u_video/Inst_vga/u_color/dc_bias_reg[3]_i_32_n_0
    SLICE_X152Y136       CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219    13.976 r  u_video/Inst_vga/u_color/dc_bias_reg[3]_i_33/O[0]
                         net (fo=2, routed)           1.018    14.995    u_video/Inst_vga/u_vga_sig/dc_bias[3]_i_4_2[0]
    SLICE_X154Y135       LUT6 (Prop_lut6_I3_O)        0.295    15.290 r  u_video/Inst_vga/u_vga_sig/dc_bias[3]_i_10__0/O
                         net (fo=1, routed)           0.530    15.820    u_video/Inst_vga/u_vga_sig/dc_bias[3]_i_10__0_n_0
    SLICE_X159Y136       LUT6 (Prop_lut6_I1_O)        0.124    15.944 r  u_video/Inst_vga/u_vga_sig/dc_bias[3]_i_4/O
                         net (fo=4, routed)           0.647    16.591    u_video/Inst_vga/u_vga_sig/dc_bias[3]_i_4_n_0
    SLICE_X160Y131       LUT6 (Prop_lut6_I5_O)        0.124    16.715 r  u_video/Inst_vga/u_vga_sig/dc_bias[3]_i_2__0/O
                         net (fo=6, routed)           1.135    17.850    u_video/inst_dvid/TDMS_encoder_green/pixel[color][0]
    SLICE_X160Y126       LUT6 (Prop_lut6_I4_O)        0.124    17.974 r  u_video/inst_dvid/TDMS_encoder_green/dc_bias[1]_i_1__0/O
                         net (fo=1, routed)           0.000    17.974    u_video/inst_dvid/TDMS_encoder_green/dc_bias[1]_i_1__0_n_0
    SLICE_X160Y126       FDRE                                         r  u_video/inst_dvid/TDMS_encoder_green/dc_bias_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_2 rise edge)
                                                     40.000    40.000 r  
    R4                   IBUF                         0.000    40.000 r  clk_IBUF_inst/O
                         net (fo=29, routed)          1.162    41.162    u_video/mmcm_adv_inst_display_clocks/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.674    33.488 r  u_video/mmcm_adv_inst_display_clocks/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.723    35.211    u_video/mmcm_adv_inst_display_clocks/inst/clk_out1_clk_wiz_2
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    35.302 r  u_video/mmcm_adv_inst_display_clocks/inst/clkout1_buf/O
                         net (fo=83, routed)          1.698    37.001    u_video/inst_dvid/TDMS_encoder_green/clk_out1
    SLICE_X160Y126       FDRE                                         r  u_video/inst_dvid/TDMS_encoder_green/dc_bias_reg[1]/C
                         clock pessimism              0.483    37.484    
                         clock uncertainty           -0.095    37.390    
    SLICE_X160Y126       FDRE (Setup_fdre_C_D)        0.031    37.421    u_video/inst_dvid/TDMS_encoder_green/dc_bias_reg[1]
  -------------------------------------------------------------------
                         required time                         37.421    
                         arrival time                         -17.974    
  -------------------------------------------------------------------
                         slack                                 19.447    

Slack (MET) :             19.447ns  (required time - arrival time)
  Source:                 u_video/Inst_vga/u_vga_sig/current_pos_reg[row][8]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_2  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            u_video/inst_dvid/TDMS_encoder_green/dc_bias_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_2  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_2
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out1_clk_wiz_2 rise@40.000ns - clk_out1_clk_wiz_2 rise@0.000ns)
  Data Path Delay:        20.448ns  (logic 6.915ns (33.817%)  route 13.533ns (66.183%))
  Logic Levels:           24  (CARRY4=10 LUT2=2 LUT3=3 LUT4=2 LUT5=2 LUT6=5)
  Clock Path Skew:        -0.039ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.999ns = ( 37.001 - 40.000 ) 
    Source Clock Delay      (SCD):    -2.477ns
    Clock Pessimism Removal (CPR):    0.483ns
  Clock Uncertainty:      0.095ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_2 rise edge)
                                                      0.000     0.000 r  
    R4                   IBUF                         0.000     0.000 r  clk_IBUF_inst/O
                         net (fo=29, routed)          1.233     1.233    u_video/mmcm_adv_inst_display_clocks/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.432    -6.199 r  u_video/mmcm_adv_inst_display_clocks/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.808    -4.390    u_video/mmcm_adv_inst_display_clocks/inst/clk_out1_clk_wiz_2
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    -4.294 r  u_video/mmcm_adv_inst_display_clocks/inst/clkout1_buf/O
                         net (fo=83, routed)          1.817    -2.477    u_video/Inst_vga/u_vga_sig/clk_out1
    SLICE_X156Y129       FDRE                                         r  u_video/Inst_vga/u_vga_sig/current_pos_reg[row][8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X156Y129       FDRE (Prop_fdre_C_Q)         0.456    -2.021 r  u_video/Inst_vga/u_vga_sig/current_pos_reg[row][8]/Q
                         net (fo=19, routed)          1.726    -0.294    u_video/Inst_vga/u_vga_sig/Q[8]
    SLICE_X152Y131       LUT4 (Prop_lut4_I1_O)        0.153    -0.141 r  u_video/Inst_vga/u_vga_sig/dc_bias[3]_i_75/O
                         net (fo=3, routed)           0.575     0.433    u_video/Inst_vga/u_vga_sig/dc_bias[3]_i_75_n_0
    SLICE_X153Y135       LUT5 (Prop_lut5_I4_O)        0.331     0.764 r  u_video/Inst_vga/u_vga_sig/dc_bias[3]_i_25/O
                         net (fo=18, routed)          0.869     1.633    u_video/Inst_vga/u_vga_sig/current_pos_reg[row][4]_0
    SLICE_X159Y132       LUT5 (Prop_lut5_I0_O)        0.118     1.751 r  u_video/Inst_vga/u_vga_sig/dc_bias[3]_i_109/O
                         net (fo=62, routed)          1.967     3.718    u_video/Inst_vga/u_vga_sig/is_horizontal_gridline6[4]
    SLICE_X147Y130       LUT3 (Prop_lut3_I2_O)        0.354     4.072 r  u_video/Inst_vga/u_vga_sig/dc_bias[3]_i_544/O
                         net (fo=2, routed)           0.497     4.569    u_video/Inst_vga/u_color/dc_bias[3]_i_632_2[2]
    SLICE_X148Y128       CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.598     5.167 r  u_video/Inst_vga/u_color/dc_bias_reg[3]_i_552/CO[3]
                         net (fo=1, routed)           0.000     5.167    u_video/Inst_vga/u_color/dc_bias_reg[3]_i_552_n_0
    SLICE_X148Y129       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     5.284 r  u_video/Inst_vga/u_color/dc_bias_reg[3]_i_434/CO[3]
                         net (fo=1, routed)           0.000     5.284    u_video/Inst_vga/u_color/dc_bias_reg[3]_i_434_n_0
    SLICE_X148Y130       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     5.401 f  u_video/Inst_vga/u_color/dc_bias_reg[3]_i_308/CO[3]
                         net (fo=43, routed)          1.681     7.083    u_video/Inst_vga/u_color/dc_bias[3]_i_439_0[0]
    SLICE_X149Y134       LUT3 (Prop_lut3_I0_O)        0.152     7.235 r  u_video/Inst_vga/u_color/dc_bias[3]_i_337/O
                         net (fo=2, routed)           0.416     7.650    u_video/Inst_vga/u_color/dc_bias[3]_i_337_n_0
    SLICE_X149Y135       LUT4 (Prop_lut4_I3_O)        0.332     7.982 r  u_video/Inst_vga/u_color/dc_bias[3]_i_340/O
                         net (fo=1, routed)           0.000     7.982    u_video/Inst_vga/u_color/dc_bias[3]_i_340_n_0
    SLICE_X149Y135       CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     8.383 r  u_video/Inst_vga/u_color/dc_bias_reg[3]_i_257/CO[3]
                         net (fo=1, routed)           0.000     8.383    u_video/Inst_vga/u_color/dc_bias_reg[3]_i_257_n_0
    SLICE_X149Y136       CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     8.717 r  u_video/Inst_vga/u_color/dc_bias_reg[3]_i_255/O[1]
                         net (fo=4, routed)           0.758     9.475    u_video/Inst_vga/u_color/dc_bias_reg[3]_i_255_n_6
    SLICE_X147Y135       LUT3 (Prop_lut3_I0_O)        0.329     9.804 r  u_video/Inst_vga/u_color/dc_bias[3]_i_262/O
                         net (fo=1, routed)           0.364    10.168    u_video/Inst_vga/u_color/dc_bias[3]_i_262_n_0
    SLICE_X146Y135       LUT6 (Prop_lut6_I5_O)        0.326    10.494 r  u_video/Inst_vga/u_color/dc_bias[3]_i_207/O
                         net (fo=1, routed)           0.000    10.494    u_video/Inst_vga/u_color/dc_bias[3]_i_207_n_0
    SLICE_X146Y135       CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376    10.870 r  u_video/Inst_vga/u_color/dc_bias_reg[3]_i_157/CO[3]
                         net (fo=1, routed)           0.000    10.870    u_video/Inst_vga/u_color/dc_bias_reg[3]_i_157_n_0
    SLICE_X146Y136       CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    11.193 r  u_video/Inst_vga/u_color/dc_bias_reg[3]_i_199/O[1]
                         net (fo=2, routed)           0.485    11.678    u_video/Inst_vga/u_color/dc_bias_reg[3]_i_199_n_6
    SLICE_X147Y137       LUT2 (Prop_lut2_I0_O)        0.306    11.984 r  u_video/Inst_vga/u_color/dc_bias[3]_i_201/O
                         net (fo=1, routed)           0.000    11.984    u_video/Inst_vga/u_color/dc_bias[3]_i_201_n_0
    SLICE_X147Y137       CARRY4 (Prop_carry4_S[1]_O[1])
                                                      0.227    12.211 r  u_video/Inst_vga/u_color/dc_bias_reg[3]_i_155/O[1]
                         net (fo=1, routed)           0.867    13.078    u_video/Inst_vga/u_vga_sig/dc_bias_reg[3]_i_32[1]
    SLICE_X152Y135       LUT2 (Prop_lut2_I1_O)        0.303    13.381 r  u_video/Inst_vga/u_vga_sig/dc_bias[3]_i_92/O
                         net (fo=1, routed)           0.000    13.381    u_video/Inst_vga/u_color/dc_bias[3]_i_31_1[3]
    SLICE_X152Y135       CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376    13.757 r  u_video/Inst_vga/u_color/dc_bias_reg[3]_i_32/CO[3]
                         net (fo=1, routed)           0.000    13.757    u_video/Inst_vga/u_color/dc_bias_reg[3]_i_32_n_0
    SLICE_X152Y136       CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219    13.976 r  u_video/Inst_vga/u_color/dc_bias_reg[3]_i_33/O[0]
                         net (fo=2, routed)           1.018    14.995    u_video/Inst_vga/u_vga_sig/dc_bias[3]_i_4_2[0]
    SLICE_X154Y135       LUT6 (Prop_lut6_I3_O)        0.295    15.290 r  u_video/Inst_vga/u_vga_sig/dc_bias[3]_i_10__0/O
                         net (fo=1, routed)           0.530    15.820    u_video/Inst_vga/u_vga_sig/dc_bias[3]_i_10__0_n_0
    SLICE_X159Y136       LUT6 (Prop_lut6_I1_O)        0.124    15.944 r  u_video/Inst_vga/u_vga_sig/dc_bias[3]_i_4/O
                         net (fo=4, routed)           0.647    16.591    u_video/Inst_vga/u_vga_sig/dc_bias[3]_i_4_n_0
    SLICE_X160Y131       LUT6 (Prop_lut6_I5_O)        0.124    16.715 r  u_video/Inst_vga/u_vga_sig/dc_bias[3]_i_2__0/O
                         net (fo=6, routed)           1.132    17.847    u_video/inst_dvid/TDMS_encoder_green/pixel[color][0]
    SLICE_X160Y126       LUT6 (Prop_lut6_I4_O)        0.124    17.971 r  u_video/inst_dvid/TDMS_encoder_green/dc_bias[0]_i_1__0/O
                         net (fo=1, routed)           0.000    17.971    u_video/inst_dvid/TDMS_encoder_green/dc_bias[0]_i_1__0_n_0
    SLICE_X160Y126       FDRE                                         r  u_video/inst_dvid/TDMS_encoder_green/dc_bias_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_2 rise edge)
                                                     40.000    40.000 r  
    R4                   IBUF                         0.000    40.000 r  clk_IBUF_inst/O
                         net (fo=29, routed)          1.162    41.162    u_video/mmcm_adv_inst_display_clocks/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.674    33.488 r  u_video/mmcm_adv_inst_display_clocks/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.723    35.211    u_video/mmcm_adv_inst_display_clocks/inst/clk_out1_clk_wiz_2
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    35.302 r  u_video/mmcm_adv_inst_display_clocks/inst/clkout1_buf/O
                         net (fo=83, routed)          1.698    37.001    u_video/inst_dvid/TDMS_encoder_green/clk_out1
    SLICE_X160Y126       FDRE                                         r  u_video/inst_dvid/TDMS_encoder_green/dc_bias_reg[0]/C
                         clock pessimism              0.483    37.484    
                         clock uncertainty           -0.095    37.390    
    SLICE_X160Y126       FDRE (Setup_fdre_C_D)        0.029    37.419    u_video/inst_dvid/TDMS_encoder_green/dc_bias_reg[0]
  -------------------------------------------------------------------
                         required time                         37.419    
                         arrival time                         -17.971    
  -------------------------------------------------------------------
                         slack                                 19.447    

Slack (MET) :             19.454ns  (required time - arrival time)
  Source:                 u_video/Inst_vga/u_vga_sig/current_pos_reg[row][8]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_2  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            u_video/inst_dvid/TDMS_encoder_green/encoded_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_2  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_2
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out1_clk_wiz_2 rise@40.000ns - clk_out1_clk_wiz_2 rise@0.000ns)
  Data Path Delay:        20.487ns  (logic 6.943ns (33.890%)  route 13.544ns (66.110%))
  Logic Levels:           24  (CARRY4=10 LUT2=2 LUT3=3 LUT4=2 LUT5=3 LUT6=4)
  Clock Path Skew:        -0.039ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.999ns = ( 37.001 - 40.000 ) 
    Source Clock Delay      (SCD):    -2.477ns
    Clock Pessimism Removal (CPR):    0.483ns
  Clock Uncertainty:      0.095ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_2 rise edge)
                                                      0.000     0.000 r  
    R4                   IBUF                         0.000     0.000 r  clk_IBUF_inst/O
                         net (fo=29, routed)          1.233     1.233    u_video/mmcm_adv_inst_display_clocks/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.432    -6.199 r  u_video/mmcm_adv_inst_display_clocks/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.808    -4.390    u_video/mmcm_adv_inst_display_clocks/inst/clk_out1_clk_wiz_2
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    -4.294 r  u_video/mmcm_adv_inst_display_clocks/inst/clkout1_buf/O
                         net (fo=83, routed)          1.817    -2.477    u_video/Inst_vga/u_vga_sig/clk_out1
    SLICE_X156Y129       FDRE                                         r  u_video/Inst_vga/u_vga_sig/current_pos_reg[row][8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X156Y129       FDRE (Prop_fdre_C_Q)         0.456    -2.021 r  u_video/Inst_vga/u_vga_sig/current_pos_reg[row][8]/Q
                         net (fo=19, routed)          1.726    -0.294    u_video/Inst_vga/u_vga_sig/Q[8]
    SLICE_X152Y131       LUT4 (Prop_lut4_I1_O)        0.153    -0.141 r  u_video/Inst_vga/u_vga_sig/dc_bias[3]_i_75/O
                         net (fo=3, routed)           0.575     0.433    u_video/Inst_vga/u_vga_sig/dc_bias[3]_i_75_n_0
    SLICE_X153Y135       LUT5 (Prop_lut5_I4_O)        0.331     0.764 r  u_video/Inst_vga/u_vga_sig/dc_bias[3]_i_25/O
                         net (fo=18, routed)          0.869     1.633    u_video/Inst_vga/u_vga_sig/current_pos_reg[row][4]_0
    SLICE_X159Y132       LUT5 (Prop_lut5_I0_O)        0.118     1.751 r  u_video/Inst_vga/u_vga_sig/dc_bias[3]_i_109/O
                         net (fo=62, routed)          1.967     3.718    u_video/Inst_vga/u_vga_sig/is_horizontal_gridline6[4]
    SLICE_X147Y130       LUT3 (Prop_lut3_I2_O)        0.354     4.072 r  u_video/Inst_vga/u_vga_sig/dc_bias[3]_i_544/O
                         net (fo=2, routed)           0.497     4.569    u_video/Inst_vga/u_color/dc_bias[3]_i_632_2[2]
    SLICE_X148Y128       CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.598     5.167 r  u_video/Inst_vga/u_color/dc_bias_reg[3]_i_552/CO[3]
                         net (fo=1, routed)           0.000     5.167    u_video/Inst_vga/u_color/dc_bias_reg[3]_i_552_n_0
    SLICE_X148Y129       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     5.284 r  u_video/Inst_vga/u_color/dc_bias_reg[3]_i_434/CO[3]
                         net (fo=1, routed)           0.000     5.284    u_video/Inst_vga/u_color/dc_bias_reg[3]_i_434_n_0
    SLICE_X148Y130       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     5.401 f  u_video/Inst_vga/u_color/dc_bias_reg[3]_i_308/CO[3]
                         net (fo=43, routed)          1.681     7.083    u_video/Inst_vga/u_color/dc_bias[3]_i_439_0[0]
    SLICE_X149Y134       LUT3 (Prop_lut3_I0_O)        0.152     7.235 r  u_video/Inst_vga/u_color/dc_bias[3]_i_337/O
                         net (fo=2, routed)           0.416     7.650    u_video/Inst_vga/u_color/dc_bias[3]_i_337_n_0
    SLICE_X149Y135       LUT4 (Prop_lut4_I3_O)        0.332     7.982 r  u_video/Inst_vga/u_color/dc_bias[3]_i_340/O
                         net (fo=1, routed)           0.000     7.982    u_video/Inst_vga/u_color/dc_bias[3]_i_340_n_0
    SLICE_X149Y135       CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     8.383 r  u_video/Inst_vga/u_color/dc_bias_reg[3]_i_257/CO[3]
                         net (fo=1, routed)           0.000     8.383    u_video/Inst_vga/u_color/dc_bias_reg[3]_i_257_n_0
    SLICE_X149Y136       CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     8.717 r  u_video/Inst_vga/u_color/dc_bias_reg[3]_i_255/O[1]
                         net (fo=4, routed)           0.758     9.475    u_video/Inst_vga/u_color/dc_bias_reg[3]_i_255_n_6
    SLICE_X147Y135       LUT3 (Prop_lut3_I0_O)        0.329     9.804 r  u_video/Inst_vga/u_color/dc_bias[3]_i_262/O
                         net (fo=1, routed)           0.364    10.168    u_video/Inst_vga/u_color/dc_bias[3]_i_262_n_0
    SLICE_X146Y135       LUT6 (Prop_lut6_I5_O)        0.326    10.494 r  u_video/Inst_vga/u_color/dc_bias[3]_i_207/O
                         net (fo=1, routed)           0.000    10.494    u_video/Inst_vga/u_color/dc_bias[3]_i_207_n_0
    SLICE_X146Y135       CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376    10.870 r  u_video/Inst_vga/u_color/dc_bias_reg[3]_i_157/CO[3]
                         net (fo=1, routed)           0.000    10.870    u_video/Inst_vga/u_color/dc_bias_reg[3]_i_157_n_0
    SLICE_X146Y136       CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    11.193 r  u_video/Inst_vga/u_color/dc_bias_reg[3]_i_199/O[1]
                         net (fo=2, routed)           0.485    11.678    u_video/Inst_vga/u_color/dc_bias_reg[3]_i_199_n_6
    SLICE_X147Y137       LUT2 (Prop_lut2_I0_O)        0.306    11.984 r  u_video/Inst_vga/u_color/dc_bias[3]_i_201/O
                         net (fo=1, routed)           0.000    11.984    u_video/Inst_vga/u_color/dc_bias[3]_i_201_n_0
    SLICE_X147Y137       CARRY4 (Prop_carry4_S[1]_O[1])
                                                      0.227    12.211 r  u_video/Inst_vga/u_color/dc_bias_reg[3]_i_155/O[1]
                         net (fo=1, routed)           0.867    13.078    u_video/Inst_vga/u_vga_sig/dc_bias_reg[3]_i_32[1]
    SLICE_X152Y135       LUT2 (Prop_lut2_I1_O)        0.303    13.381 r  u_video/Inst_vga/u_vga_sig/dc_bias[3]_i_92/O
                         net (fo=1, routed)           0.000    13.381    u_video/Inst_vga/u_color/dc_bias[3]_i_31_1[3]
    SLICE_X152Y135       CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376    13.757 r  u_video/Inst_vga/u_color/dc_bias_reg[3]_i_32/CO[3]
                         net (fo=1, routed)           0.000    13.757    u_video/Inst_vga/u_color/dc_bias_reg[3]_i_32_n_0
    SLICE_X152Y136       CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219    13.976 r  u_video/Inst_vga/u_color/dc_bias_reg[3]_i_33/O[0]
                         net (fo=2, routed)           1.018    14.995    u_video/Inst_vga/u_vga_sig/dc_bias[3]_i_4_2[0]
    SLICE_X154Y135       LUT6 (Prop_lut6_I3_O)        0.295    15.290 r  u_video/Inst_vga/u_vga_sig/dc_bias[3]_i_10__0/O
                         net (fo=1, routed)           0.530    15.820    u_video/Inst_vga/u_vga_sig/dc_bias[3]_i_10__0_n_0
    SLICE_X159Y136       LUT6 (Prop_lut6_I1_O)        0.124    15.944 r  u_video/Inst_vga/u_vga_sig/dc_bias[3]_i_4/O
                         net (fo=4, routed)           0.647    16.591    u_video/Inst_vga/u_vga_sig/dc_bias[3]_i_4_n_0
    SLICE_X160Y131       LUT6 (Prop_lut6_I5_O)        0.124    16.715 r  u_video/Inst_vga/u_vga_sig/dc_bias[3]_i_2__0/O
                         net (fo=6, routed)           1.143    17.858    u_video/inst_dvid/TDMS_encoder_green/pixel[color][0]
    SLICE_X161Y126       LUT5 (Prop_lut5_I2_O)        0.152    18.010 r  u_video/inst_dvid/TDMS_encoder_green/encoded[9]_i_1/O
                         net (fo=1, routed)           0.000    18.010    u_video/inst_dvid/TDMS_encoder_green/encoded[9]_i_1_n_0
    SLICE_X161Y126       FDRE                                         r  u_video/inst_dvid/TDMS_encoder_green/encoded_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_2 rise edge)
                                                     40.000    40.000 r  
    R4                   IBUF                         0.000    40.000 r  clk_IBUF_inst/O
                         net (fo=29, routed)          1.162    41.162    u_video/mmcm_adv_inst_display_clocks/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.674    33.488 r  u_video/mmcm_adv_inst_display_clocks/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.723    35.211    u_video/mmcm_adv_inst_display_clocks/inst/clk_out1_clk_wiz_2
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    35.302 r  u_video/mmcm_adv_inst_display_clocks/inst/clkout1_buf/O
                         net (fo=83, routed)          1.698    37.001    u_video/inst_dvid/TDMS_encoder_green/clk_out1
    SLICE_X161Y126       FDRE                                         r  u_video/inst_dvid/TDMS_encoder_green/encoded_reg[9]/C
                         clock pessimism              0.483    37.484    
                         clock uncertainty           -0.095    37.390    
    SLICE_X161Y126       FDRE (Setup_fdre_C_D)        0.075    37.465    u_video/inst_dvid/TDMS_encoder_green/encoded_reg[9]
  -------------------------------------------------------------------
                         required time                         37.465    
                         arrival time                         -18.010    
  -------------------------------------------------------------------
                         slack                                 19.454    

Slack (MET) :             19.477ns  (required time - arrival time)
  Source:                 u_video/Inst_vga/u_vga_sig/current_pos_reg[row][8]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_2  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            u_video/inst_dvid/TDMS_encoder_blue/dc_bias_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_2  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_2
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out1_clk_wiz_2 rise@40.000ns - clk_out1_clk_wiz_2 rise@0.000ns)
  Data Path Delay:        20.479ns  (logic 6.915ns (33.766%)  route 13.564ns (66.234%))
  Logic Levels:           24  (CARRY4=10 LUT2=2 LUT3=3 LUT4=2 LUT5=3 LUT6=4)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -3.000ns = ( 37.000 - 40.000 ) 
    Source Clock Delay      (SCD):    -2.477ns
    Clock Pessimism Removal (CPR):    0.497ns
  Clock Uncertainty:      0.095ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_2 rise edge)
                                                      0.000     0.000 r  
    R4                   IBUF                         0.000     0.000 r  clk_IBUF_inst/O
                         net (fo=29, routed)          1.233     1.233    u_video/mmcm_adv_inst_display_clocks/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.432    -6.199 r  u_video/mmcm_adv_inst_display_clocks/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.808    -4.390    u_video/mmcm_adv_inst_display_clocks/inst/clk_out1_clk_wiz_2
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    -4.294 r  u_video/mmcm_adv_inst_display_clocks/inst/clkout1_buf/O
                         net (fo=83, routed)          1.817    -2.477    u_video/Inst_vga/u_vga_sig/clk_out1
    SLICE_X156Y129       FDRE                                         r  u_video/Inst_vga/u_vga_sig/current_pos_reg[row][8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X156Y129       FDRE (Prop_fdre_C_Q)         0.456    -2.021 r  u_video/Inst_vga/u_vga_sig/current_pos_reg[row][8]/Q
                         net (fo=19, routed)          1.726    -0.294    u_video/Inst_vga/u_vga_sig/Q[8]
    SLICE_X152Y131       LUT4 (Prop_lut4_I1_O)        0.153    -0.141 r  u_video/Inst_vga/u_vga_sig/dc_bias[3]_i_75/O
                         net (fo=3, routed)           0.575     0.433    u_video/Inst_vga/u_vga_sig/dc_bias[3]_i_75_n_0
    SLICE_X153Y135       LUT5 (Prop_lut5_I4_O)        0.331     0.764 r  u_video/Inst_vga/u_vga_sig/dc_bias[3]_i_25/O
                         net (fo=18, routed)          0.869     1.633    u_video/Inst_vga/u_vga_sig/current_pos_reg[row][4]_0
    SLICE_X159Y132       LUT5 (Prop_lut5_I0_O)        0.118     1.751 r  u_video/Inst_vga/u_vga_sig/dc_bias[3]_i_109/O
                         net (fo=62, routed)          1.967     3.718    u_video/Inst_vga/u_vga_sig/is_horizontal_gridline6[4]
    SLICE_X147Y130       LUT3 (Prop_lut3_I2_O)        0.354     4.072 r  u_video/Inst_vga/u_vga_sig/dc_bias[3]_i_544/O
                         net (fo=2, routed)           0.497     4.569    u_video/Inst_vga/u_color/dc_bias[3]_i_632_2[2]
    SLICE_X148Y128       CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.598     5.167 r  u_video/Inst_vga/u_color/dc_bias_reg[3]_i_552/CO[3]
                         net (fo=1, routed)           0.000     5.167    u_video/Inst_vga/u_color/dc_bias_reg[3]_i_552_n_0
    SLICE_X148Y129       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     5.284 r  u_video/Inst_vga/u_color/dc_bias_reg[3]_i_434/CO[3]
                         net (fo=1, routed)           0.000     5.284    u_video/Inst_vga/u_color/dc_bias_reg[3]_i_434_n_0
    SLICE_X148Y130       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     5.401 f  u_video/Inst_vga/u_color/dc_bias_reg[3]_i_308/CO[3]
                         net (fo=43, routed)          1.681     7.083    u_video/Inst_vga/u_color/dc_bias[3]_i_439_0[0]
    SLICE_X149Y134       LUT3 (Prop_lut3_I0_O)        0.152     7.235 r  u_video/Inst_vga/u_color/dc_bias[3]_i_337/O
                         net (fo=2, routed)           0.416     7.650    u_video/Inst_vga/u_color/dc_bias[3]_i_337_n_0
    SLICE_X149Y135       LUT4 (Prop_lut4_I3_O)        0.332     7.982 r  u_video/Inst_vga/u_color/dc_bias[3]_i_340/O
                         net (fo=1, routed)           0.000     7.982    u_video/Inst_vga/u_color/dc_bias[3]_i_340_n_0
    SLICE_X149Y135       CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     8.383 r  u_video/Inst_vga/u_color/dc_bias_reg[3]_i_257/CO[3]
                         net (fo=1, routed)           0.000     8.383    u_video/Inst_vga/u_color/dc_bias_reg[3]_i_257_n_0
    SLICE_X149Y136       CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     8.717 r  u_video/Inst_vga/u_color/dc_bias_reg[3]_i_255/O[1]
                         net (fo=4, routed)           0.758     9.475    u_video/Inst_vga/u_color/dc_bias_reg[3]_i_255_n_6
    SLICE_X147Y135       LUT3 (Prop_lut3_I0_O)        0.329     9.804 r  u_video/Inst_vga/u_color/dc_bias[3]_i_262/O
                         net (fo=1, routed)           0.364    10.168    u_video/Inst_vga/u_color/dc_bias[3]_i_262_n_0
    SLICE_X146Y135       LUT6 (Prop_lut6_I5_O)        0.326    10.494 r  u_video/Inst_vga/u_color/dc_bias[3]_i_207/O
                         net (fo=1, routed)           0.000    10.494    u_video/Inst_vga/u_color/dc_bias[3]_i_207_n_0
    SLICE_X146Y135       CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376    10.870 r  u_video/Inst_vga/u_color/dc_bias_reg[3]_i_157/CO[3]
                         net (fo=1, routed)           0.000    10.870    u_video/Inst_vga/u_color/dc_bias_reg[3]_i_157_n_0
    SLICE_X146Y136       CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    11.193 r  u_video/Inst_vga/u_color/dc_bias_reg[3]_i_199/O[1]
                         net (fo=2, routed)           0.485    11.678    u_video/Inst_vga/u_color/dc_bias_reg[3]_i_199_n_6
    SLICE_X147Y137       LUT2 (Prop_lut2_I0_O)        0.306    11.984 r  u_video/Inst_vga/u_color/dc_bias[3]_i_201/O
                         net (fo=1, routed)           0.000    11.984    u_video/Inst_vga/u_color/dc_bias[3]_i_201_n_0
    SLICE_X147Y137       CARRY4 (Prop_carry4_S[1]_O[1])
                                                      0.227    12.211 r  u_video/Inst_vga/u_color/dc_bias_reg[3]_i_155/O[1]
                         net (fo=1, routed)           0.867    13.078    u_video/Inst_vga/u_vga_sig/dc_bias_reg[3]_i_32[1]
    SLICE_X152Y135       LUT2 (Prop_lut2_I1_O)        0.303    13.381 r  u_video/Inst_vga/u_vga_sig/dc_bias[3]_i_92/O
                         net (fo=1, routed)           0.000    13.381    u_video/Inst_vga/u_color/dc_bias[3]_i_31_1[3]
    SLICE_X152Y135       CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376    13.757 r  u_video/Inst_vga/u_color/dc_bias_reg[3]_i_32/CO[3]
                         net (fo=1, routed)           0.000    13.757    u_video/Inst_vga/u_color/dc_bias_reg[3]_i_32_n_0
    SLICE_X152Y136       CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219    13.976 r  u_video/Inst_vga/u_color/dc_bias_reg[3]_i_33/O[0]
                         net (fo=2, routed)           1.018    14.995    u_video/Inst_vga/u_vga_sig/dc_bias[3]_i_4_2[0]
    SLICE_X154Y135       LUT6 (Prop_lut6_I3_O)        0.295    15.290 r  u_video/Inst_vga/u_vga_sig/dc_bias[3]_i_10__0/O
                         net (fo=1, routed)           0.530    15.820    u_video/Inst_vga/u_vga_sig/dc_bias[3]_i_10__0_n_0
    SLICE_X159Y136       LUT6 (Prop_lut6_I1_O)        0.124    15.944 r  u_video/Inst_vga/u_vga_sig/dc_bias[3]_i_4/O
                         net (fo=4, routed)           1.049    16.993    u_video/Inst_vga/u_vga_sig/dc_bias[3]_i_4_n_0
    SLICE_X160Y131       LUT5 (Prop_lut5_I1_O)        0.124    17.117 r  u_video/Inst_vga/u_vga_sig/dc_bias[3]_i_2/O
                         net (fo=10, routed)          0.762    17.878    u_video/inst_dvid/TDMS_encoder_blue/pixel[color][0]
    SLICE_X158Y127       LUT6 (Prop_lut6_I4_O)        0.124    18.002 r  u_video/inst_dvid/TDMS_encoder_blue/dc_bias[3]_i_1/O
                         net (fo=1, routed)           0.000    18.002    u_video/inst_dvid/TDMS_encoder_blue/dc_bias[3]_i_1_n_0
    SLICE_X158Y127       FDRE                                         r  u_video/inst_dvid/TDMS_encoder_blue/dc_bias_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_2 rise edge)
                                                     40.000    40.000 r  
    R4                   IBUF                         0.000    40.000 r  clk_IBUF_inst/O
                         net (fo=29, routed)          1.162    41.162    u_video/mmcm_adv_inst_display_clocks/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.674    33.488 r  u_video/mmcm_adv_inst_display_clocks/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.723    35.211    u_video/mmcm_adv_inst_display_clocks/inst/clk_out1_clk_wiz_2
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    35.302 r  u_video/mmcm_adv_inst_display_clocks/inst/clkout1_buf/O
                         net (fo=83, routed)          1.697    37.000    u_video/inst_dvid/TDMS_encoder_blue/clk_out1
    SLICE_X158Y127       FDRE                                         r  u_video/inst_dvid/TDMS_encoder_blue/dc_bias_reg[3]/C
                         clock pessimism              0.497    37.497    
                         clock uncertainty           -0.095    37.403    
    SLICE_X158Y127       FDRE (Setup_fdre_C_D)        0.077    37.480    u_video/inst_dvid/TDMS_encoder_blue/dc_bias_reg[3]
  -------------------------------------------------------------------
                         required time                         37.480    
                         arrival time                         -18.002    
  -------------------------------------------------------------------
                         slack                                 19.477    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.122ns  (arrival time - required time)
  Source:                 u_video/inst_dvid/TDMS_encoder_blue/encoded_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_2  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            u_video/inst_dvid/latched_blue_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_2  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_2
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_2 rise@0.000ns - clk_out1_clk_wiz_2 rise@0.000ns)
  Data Path Delay:        0.197ns  (logic 0.141ns (71.611%)  route 0.056ns (28.389%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -1.339ns
    Source Clock Delay      (SCD):    -0.907ns
    Clock Pessimism Removal (CPR):    -0.432ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_2 rise edge)
                                                      0.000     0.000 r  
    R4                   IBUF                         0.000     0.000 r  clk_IBUF_inst/O
                         net (fo=29, routed)          0.440     0.440    u_video/mmcm_adv_inst_display_clocks/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.540    -2.099 r  u_video/mmcm_adv_inst_display_clocks/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.531    -1.568    u_video/mmcm_adv_inst_display_clocks/inst/clk_out1_clk_wiz_2
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.542 r  u_video/mmcm_adv_inst_display_clocks/inst/clkout1_buf/O
                         net (fo=83, routed)          0.636    -0.907    u_video/inst_dvid/TDMS_encoder_blue/clk_out1
    SLICE_X161Y126       FDRE                                         r  u_video/inst_dvid/TDMS_encoder_blue/encoded_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X161Y126       FDRE (Prop_fdre_C_Q)         0.141    -0.766 r  u_video/inst_dvid/TDMS_encoder_blue/encoded_reg[8]/Q
                         net (fo=1, routed)           0.056    -0.710    u_video/inst_dvid/TDMS_encoder_blue_n_3
    SLICE_X161Y126       FDRE                                         r  u_video/inst_dvid/latched_blue_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_2 rise edge)
                                                      0.000     0.000 r  
    R4                   IBUF                         0.000     0.000 r  clk_IBUF_inst/O
                         net (fo=29, routed)          0.480     0.480    u_video/mmcm_adv_inst_display_clocks/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.332    -2.852 r  u_video/mmcm_adv_inst_display_clocks/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.579    -2.274    u_video/mmcm_adv_inst_display_clocks/inst/clk_out1_clk_wiz_2
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -2.245 r  u_video/mmcm_adv_inst_display_clocks/inst/clkout1_buf/O
                         net (fo=83, routed)          0.906    -1.339    u_video/inst_dvid/clk_out1
    SLICE_X161Y126       FDRE                                         r  u_video/inst_dvid/latched_blue_reg[8]/C
                         clock pessimism              0.432    -0.907    
    SLICE_X161Y126       FDRE (Hold_fdre_C_D)         0.075    -0.832    u_video/inst_dvid/latched_blue_reg[8]
  -------------------------------------------------------------------
                         required time                          0.832    
                         arrival time                          -0.710    
  -------------------------------------------------------------------
                         slack                                  0.122    

Slack (MET) :             0.124ns  (arrival time - required time)
  Source:                 u_video/inst_dvid/TDMS_encoder_blue/encoded_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_2  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            u_video/inst_dvid/latched_blue_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_2  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_2
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_2 rise@0.000ns - clk_out1_clk_wiz_2 rise@0.000ns)
  Data Path Delay:        0.200ns  (logic 0.141ns (70.589%)  route 0.059ns (29.411%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -1.335ns
    Source Clock Delay      (SCD):    -0.904ns
    Clock Pessimism Removal (CPR):    -0.431ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_2 rise edge)
                                                      0.000     0.000 r  
    R4                   IBUF                         0.000     0.000 r  clk_IBUF_inst/O
                         net (fo=29, routed)          0.440     0.440    u_video/mmcm_adv_inst_display_clocks/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.540    -2.099 r  u_video/mmcm_adv_inst_display_clocks/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.531    -1.568    u_video/mmcm_adv_inst_display_clocks/inst/clk_out1_clk_wiz_2
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.542 r  u_video/mmcm_adv_inst_display_clocks/inst/clkout1_buf/O
                         net (fo=83, routed)          0.639    -0.904    u_video/inst_dvid/TDMS_encoder_blue/clk_out1
    SLICE_X160Y129       FDRE                                         r  u_video/inst_dvid/TDMS_encoder_blue/encoded_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X160Y129       FDRE (Prop_fdre_C_Q)         0.141    -0.763 r  u_video/inst_dvid/TDMS_encoder_blue/encoded_reg[2]/Q
                         net (fo=1, routed)           0.059    -0.704    u_video/inst_dvid/TDMS_encoder_blue_n_5
    SLICE_X160Y129       FDRE                                         r  u_video/inst_dvid/latched_blue_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_2 rise edge)
                                                      0.000     0.000 r  
    R4                   IBUF                         0.000     0.000 r  clk_IBUF_inst/O
                         net (fo=29, routed)          0.480     0.480    u_video/mmcm_adv_inst_display_clocks/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.332    -2.852 r  u_video/mmcm_adv_inst_display_clocks/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.579    -2.274    u_video/mmcm_adv_inst_display_clocks/inst/clk_out1_clk_wiz_2
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -2.245 r  u_video/mmcm_adv_inst_display_clocks/inst/clkout1_buf/O
                         net (fo=83, routed)          0.910    -1.335    u_video/inst_dvid/clk_out1
    SLICE_X160Y129       FDRE                                         r  u_video/inst_dvid/latched_blue_reg[2]/C
                         clock pessimism              0.431    -0.904    
    SLICE_X160Y129       FDRE (Hold_fdre_C_D)         0.076    -0.828    u_video/inst_dvid/latched_blue_reg[2]
  -------------------------------------------------------------------
                         required time                          0.828    
                         arrival time                          -0.704    
  -------------------------------------------------------------------
                         slack                                  0.124    

Slack (MET) :             0.125ns  (arrival time - required time)
  Source:                 u_video/inst_dvid/TDMS_encoder_blue/encoded_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_2  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            u_video/inst_dvid/latched_blue_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_2  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_2
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_2 rise@0.000ns - clk_out1_clk_wiz_2 rise@0.000ns)
  Data Path Delay:        0.203ns  (logic 0.141ns (69.572%)  route 0.062ns (30.428%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -1.335ns
    Source Clock Delay      (SCD):    -0.904ns
    Clock Pessimism Removal (CPR):    -0.431ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_2 rise edge)
                                                      0.000     0.000 r  
    R4                   IBUF                         0.000     0.000 r  clk_IBUF_inst/O
                         net (fo=29, routed)          0.440     0.440    u_video/mmcm_adv_inst_display_clocks/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.540    -2.099 r  u_video/mmcm_adv_inst_display_clocks/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.531    -1.568    u_video/mmcm_adv_inst_display_clocks/inst/clk_out1_clk_wiz_2
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.542 r  u_video/mmcm_adv_inst_display_clocks/inst/clkout1_buf/O
                         net (fo=83, routed)          0.639    -0.904    u_video/inst_dvid/TDMS_encoder_blue/clk_out1
    SLICE_X160Y129       FDRE                                         r  u_video/inst_dvid/TDMS_encoder_blue/encoded_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X160Y129       FDRE (Prop_fdre_C_Q)         0.141    -0.763 r  u_video/inst_dvid/TDMS_encoder_blue/encoded_reg[4]/Q
                         net (fo=1, routed)           0.062    -0.701    u_video/inst_dvid/TDMS_encoder_blue_n_4
    SLICE_X160Y129       FDRE                                         r  u_video/inst_dvid/latched_blue_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_2 rise edge)
                                                      0.000     0.000 r  
    R4                   IBUF                         0.000     0.000 r  clk_IBUF_inst/O
                         net (fo=29, routed)          0.480     0.480    u_video/mmcm_adv_inst_display_clocks/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.332    -2.852 r  u_video/mmcm_adv_inst_display_clocks/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.579    -2.274    u_video/mmcm_adv_inst_display_clocks/inst/clk_out1_clk_wiz_2
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -2.245 r  u_video/mmcm_adv_inst_display_clocks/inst/clkout1_buf/O
                         net (fo=83, routed)          0.910    -1.335    u_video/inst_dvid/clk_out1
    SLICE_X160Y129       FDRE                                         r  u_video/inst_dvid/latched_blue_reg[4]/C
                         clock pessimism              0.431    -0.904    
    SLICE_X160Y129       FDRE (Hold_fdre_C_D)         0.078    -0.826    u_video/inst_dvid/latched_blue_reg[4]
  -------------------------------------------------------------------
                         required time                          0.826    
                         arrival time                          -0.701    
  -------------------------------------------------------------------
                         slack                                  0.125    

Slack (MET) :             0.128ns  (arrival time - required time)
  Source:                 u_video/inst_dvid/TDMS_encoder_blue/encoded_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_2  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            u_video/inst_dvid/latched_blue_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_2  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_2
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_2 rise@0.000ns - clk_out1_clk_wiz_2 rise@0.000ns)
  Data Path Delay:        0.199ns  (logic 0.141ns (70.953%)  route 0.058ns (29.047%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -1.335ns
    Source Clock Delay      (SCD):    -0.904ns
    Clock Pessimism Removal (CPR):    -0.431ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_2 rise edge)
                                                      0.000     0.000 r  
    R4                   IBUF                         0.000     0.000 r  clk_IBUF_inst/O
                         net (fo=29, routed)          0.440     0.440    u_video/mmcm_adv_inst_display_clocks/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.540    -2.099 r  u_video/mmcm_adv_inst_display_clocks/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.531    -1.568    u_video/mmcm_adv_inst_display_clocks/inst/clk_out1_clk_wiz_2
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.542 r  u_video/mmcm_adv_inst_display_clocks/inst/clkout1_buf/O
                         net (fo=83, routed)          0.639    -0.904    u_video/inst_dvid/TDMS_encoder_blue/clk_out1
    SLICE_X160Y129       FDRE                                         r  u_video/inst_dvid/TDMS_encoder_blue/encoded_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X160Y129       FDRE (Prop_fdre_C_Q)         0.141    -0.763 r  u_video/inst_dvid/TDMS_encoder_blue/encoded_reg[1]/Q
                         net (fo=1, routed)           0.058    -0.705    u_video/inst_dvid/TDMS_encoder_blue_n_6
    SLICE_X160Y129       FDRE                                         r  u_video/inst_dvid/latched_blue_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_2 rise edge)
                                                      0.000     0.000 r  
    R4                   IBUF                         0.000     0.000 r  clk_IBUF_inst/O
                         net (fo=29, routed)          0.480     0.480    u_video/mmcm_adv_inst_display_clocks/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.332    -2.852 r  u_video/mmcm_adv_inst_display_clocks/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.579    -2.274    u_video/mmcm_adv_inst_display_clocks/inst/clk_out1_clk_wiz_2
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -2.245 r  u_video/mmcm_adv_inst_display_clocks/inst/clkout1_buf/O
                         net (fo=83, routed)          0.910    -1.335    u_video/inst_dvid/clk_out1
    SLICE_X160Y129       FDRE                                         r  u_video/inst_dvid/latched_blue_reg[1]/C
                         clock pessimism              0.431    -0.904    
    SLICE_X160Y129       FDRE (Hold_fdre_C_D)         0.071    -0.833    u_video/inst_dvid/latched_blue_reg[1]
  -------------------------------------------------------------------
                         required time                          0.833    
                         arrival time                          -0.705    
  -------------------------------------------------------------------
                         slack                                  0.128    

Slack (MET) :             0.131ns  (arrival time - required time)
  Source:                 u_video/inst_dvid/TDMS_encoder_blue/encoded_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_2  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            u_video/inst_dvid/latched_blue_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_2  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_2
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_2 rise@0.000ns - clk_out1_clk_wiz_2 rise@0.000ns)
  Data Path Delay:        0.206ns  (logic 0.141ns (68.336%)  route 0.065ns (31.664%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -1.335ns
    Source Clock Delay      (SCD):    -0.904ns
    Clock Pessimism Removal (CPR):    -0.431ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_2 rise edge)
                                                      0.000     0.000 r  
    R4                   IBUF                         0.000     0.000 r  clk_IBUF_inst/O
                         net (fo=29, routed)          0.440     0.440    u_video/mmcm_adv_inst_display_clocks/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.540    -2.099 r  u_video/mmcm_adv_inst_display_clocks/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.531    -1.568    u_video/mmcm_adv_inst_display_clocks/inst/clk_out1_clk_wiz_2
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.542 r  u_video/mmcm_adv_inst_display_clocks/inst/clkout1_buf/O
                         net (fo=83, routed)          0.639    -0.904    u_video/inst_dvid/TDMS_encoder_blue/clk_out1
    SLICE_X160Y129       FDRE                                         r  u_video/inst_dvid/TDMS_encoder_blue/encoded_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X160Y129       FDRE (Prop_fdre_C_Q)         0.141    -0.763 r  u_video/inst_dvid/TDMS_encoder_blue/encoded_reg[0]/Q
                         net (fo=1, routed)           0.065    -0.697    u_video/inst_dvid/TDMS_encoder_blue_n_7
    SLICE_X160Y129       FDRE                                         r  u_video/inst_dvid/latched_blue_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_2 rise edge)
                                                      0.000     0.000 r  
    R4                   IBUF                         0.000     0.000 r  clk_IBUF_inst/O
                         net (fo=29, routed)          0.480     0.480    u_video/mmcm_adv_inst_display_clocks/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.332    -2.852 r  u_video/mmcm_adv_inst_display_clocks/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.579    -2.274    u_video/mmcm_adv_inst_display_clocks/inst/clk_out1_clk_wiz_2
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -2.245 r  u_video/mmcm_adv_inst_display_clocks/inst/clkout1_buf/O
                         net (fo=83, routed)          0.910    -1.335    u_video/inst_dvid/clk_out1
    SLICE_X160Y129       FDRE                                         r  u_video/inst_dvid/latched_blue_reg[0]/C
                         clock pessimism              0.431    -0.904    
    SLICE_X160Y129       FDRE (Hold_fdre_C_D)         0.075    -0.829    u_video/inst_dvid/latched_blue_reg[0]
  -------------------------------------------------------------------
                         required time                          0.829    
                         arrival time                          -0.697    
  -------------------------------------------------------------------
                         slack                                  0.131    

Slack (MET) :             0.152ns  (arrival time - required time)
  Source:                 u_video/inst_dvid/TDMS_encoder_red/encoded_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_2  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            u_video/inst_dvid/latched_red_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_2  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_2
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_2 rise@0.000ns - clk_out1_clk_wiz_2 rise@0.000ns)
  Data Path Delay:        0.187ns  (logic 0.128ns (68.397%)  route 0.059ns (31.603%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -1.339ns
    Source Clock Delay      (SCD):    -0.907ns
    Clock Pessimism Removal (CPR):    -0.445ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_2 rise edge)
                                                      0.000     0.000 r  
    R4                   IBUF                         0.000     0.000 r  clk_IBUF_inst/O
                         net (fo=29, routed)          0.440     0.440    u_video/mmcm_adv_inst_display_clocks/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.540    -2.099 r  u_video/mmcm_adv_inst_display_clocks/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.531    -1.568    u_video/mmcm_adv_inst_display_clocks/inst/clk_out1_clk_wiz_2
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.542 r  u_video/mmcm_adv_inst_display_clocks/inst/clkout1_buf/O
                         net (fo=83, routed)          0.636    -0.907    u_video/inst_dvid/TDMS_encoder_red/clk_out1
    SLICE_X160Y126       FDRE                                         r  u_video/inst_dvid/TDMS_encoder_red/encoded_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X160Y126       FDRE (Prop_fdre_C_Q)         0.128    -0.779 r  u_video/inst_dvid/TDMS_encoder_red/encoded_reg[0]/Q
                         net (fo=1, routed)           0.059    -0.720    u_video/inst_dvid/TDMS_encoder_red_n_3
    SLICE_X161Y126       FDRE                                         r  u_video/inst_dvid/latched_red_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_2 rise edge)
                                                      0.000     0.000 r  
    R4                   IBUF                         0.000     0.000 r  clk_IBUF_inst/O
                         net (fo=29, routed)          0.480     0.480    u_video/mmcm_adv_inst_display_clocks/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.332    -2.852 r  u_video/mmcm_adv_inst_display_clocks/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.579    -2.274    u_video/mmcm_adv_inst_display_clocks/inst/clk_out1_clk_wiz_2
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -2.245 r  u_video/mmcm_adv_inst_display_clocks/inst/clkout1_buf/O
                         net (fo=83, routed)          0.906    -1.339    u_video/inst_dvid/clk_out1
    SLICE_X161Y126       FDRE                                         r  u_video/inst_dvid/latched_red_reg[0]/C
                         clock pessimism              0.445    -0.894    
    SLICE_X161Y126       FDRE (Hold_fdre_C_D)         0.022    -0.872    u_video/inst_dvid/latched_red_reg[0]
  -------------------------------------------------------------------
                         required time                          0.872    
                         arrival time                          -0.720    
  -------------------------------------------------------------------
                         slack                                  0.152    

Slack (MET) :             0.192ns  (arrival time - required time)
  Source:                 u_video/Inst_vga/u_vga_sig/h_counter/roll_tide_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_2  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            u_video/Inst_vga/u_vga_sig/vga_reg[blank]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_2  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_2
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_2 rise@0.000ns - clk_out1_clk_wiz_2 rise@0.000ns)
  Data Path Delay:        0.325ns  (logic 0.186ns (57.198%)  route 0.139ns (42.802%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -1.336ns
    Source Clock Delay      (SCD):    -0.904ns
    Clock Pessimism Removal (CPR):    -0.445ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_2 rise edge)
                                                      0.000     0.000 r  
    R4                   IBUF                         0.000     0.000 r  clk_IBUF_inst/O
                         net (fo=29, routed)          0.440     0.440    u_video/mmcm_adv_inst_display_clocks/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.540    -2.099 r  u_video/mmcm_adv_inst_display_clocks/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.531    -1.568    u_video/mmcm_adv_inst_display_clocks/inst/clk_out1_clk_wiz_2
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.542 r  u_video/mmcm_adv_inst_display_clocks/inst/clkout1_buf/O
                         net (fo=83, routed)          0.639    -0.904    u_video/Inst_vga/u_vga_sig/h_counter/clk_out1
    SLICE_X159Y130       FDRE                                         r  u_video/Inst_vga/u_vga_sig/h_counter/roll_tide_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X159Y130       FDRE (Prop_fdre_C_Q)         0.141    -0.763 r  u_video/Inst_vga/u_vga_sig/h_counter/roll_tide_reg[9]/Q
                         net (fo=5, routed)           0.139    -0.624    u_video/Inst_vga/u_vga_sig/h_counter/Q[9]
    SLICE_X158Y129       LUT5 (Prop_lut5_I3_O)        0.045    -0.579 r  u_video/Inst_vga/u_vga_sig/h_counter/vga[blank]_i_1/O
                         net (fo=1, routed)           0.000    -0.579    u_video/Inst_vga/u_vga_sig/h_counter_n_11
    SLICE_X158Y129       FDRE                                         r  u_video/Inst_vga/u_vga_sig/vga_reg[blank]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_2 rise edge)
                                                      0.000     0.000 r  
    R4                   IBUF                         0.000     0.000 r  clk_IBUF_inst/O
                         net (fo=29, routed)          0.480     0.480    u_video/mmcm_adv_inst_display_clocks/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.332    -2.852 r  u_video/mmcm_adv_inst_display_clocks/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.579    -2.274    u_video/mmcm_adv_inst_display_clocks/inst/clk_out1_clk_wiz_2
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -2.245 r  u_video/mmcm_adv_inst_display_clocks/inst/clkout1_buf/O
                         net (fo=83, routed)          0.909    -1.336    u_video/Inst_vga/u_vga_sig/clk_out1
    SLICE_X158Y129       FDRE                                         r  u_video/Inst_vga/u_vga_sig/vga_reg[blank]/C
                         clock pessimism              0.445    -0.891    
    SLICE_X158Y129       FDRE (Hold_fdre_C_D)         0.120    -0.771    u_video/Inst_vga/u_vga_sig/vga_reg[blank]
  -------------------------------------------------------------------
                         required time                          0.771    
                         arrival time                          -0.579    
  -------------------------------------------------------------------
                         slack                                  0.192    

Slack (MET) :             0.203ns  (arrival time - required time)
  Source:                 u_video/Inst_vga/u_vga_sig/v_counter/roll_tide_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_2  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            u_video/Inst_vga/u_vga_sig/current_pos_reg[row][3]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_2  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_2
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_2 rise@0.000ns - clk_out1_clk_wiz_2 rise@0.000ns)
  Data Path Delay:        0.232ns  (logic 0.128ns (55.223%)  route 0.104ns (44.777%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -1.338ns
    Source Clock Delay      (SCD):    -0.906ns
    Clock Pessimism Removal (CPR):    -0.445ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_2 rise edge)
                                                      0.000     0.000 r  
    R4                   IBUF                         0.000     0.000 r  clk_IBUF_inst/O
                         net (fo=29, routed)          0.440     0.440    u_video/mmcm_adv_inst_display_clocks/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.540    -2.099 r  u_video/mmcm_adv_inst_display_clocks/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.531    -1.568    u_video/mmcm_adv_inst_display_clocks/inst/clk_out1_clk_wiz_2
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.542 r  u_video/mmcm_adv_inst_display_clocks/inst/clkout1_buf/O
                         net (fo=83, routed)          0.637    -0.906    u_video/Inst_vga/u_vga_sig/v_counter/clk_out1
    SLICE_X156Y127       FDRE                                         r  u_video/Inst_vga/u_vga_sig/v_counter/roll_tide_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X156Y127       FDRE (Prop_fdre_C_Q)         0.128    -0.778 r  u_video/Inst_vga/u_vga_sig/v_counter/roll_tide_reg[3]/Q
                         net (fo=7, routed)           0.104    -0.674    u_video/Inst_vga/u_vga_sig/v_count[3]
    SLICE_X157Y127       FDRE                                         r  u_video/Inst_vga/u_vga_sig/current_pos_reg[row][3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_2 rise edge)
                                                      0.000     0.000 r  
    R4                   IBUF                         0.000     0.000 r  clk_IBUF_inst/O
                         net (fo=29, routed)          0.480     0.480    u_video/mmcm_adv_inst_display_clocks/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.332    -2.852 r  u_video/mmcm_adv_inst_display_clocks/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.579    -2.274    u_video/mmcm_adv_inst_display_clocks/inst/clk_out1_clk_wiz_2
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -2.245 r  u_video/mmcm_adv_inst_display_clocks/inst/clkout1_buf/O
                         net (fo=83, routed)          0.907    -1.338    u_video/Inst_vga/u_vga_sig/clk_out1
    SLICE_X157Y127       FDRE                                         r  u_video/Inst_vga/u_vga_sig/current_pos_reg[row][3]/C
                         clock pessimism              0.445    -0.893    
    SLICE_X157Y127       FDRE (Hold_fdre_C_D)         0.016    -0.877    u_video/Inst_vga/u_vga_sig/current_pos_reg[row][3]
  -------------------------------------------------------------------
                         required time                          0.877    
                         arrival time                          -0.674    
  -------------------------------------------------------------------
                         slack                                  0.203    

Slack (MET) :             0.207ns  (arrival time - required time)
  Source:                 u_video/Inst_vga/u_vga_sig/h_counter/roll_tide_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_2  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            u_video/Inst_vga/u_vga_sig/current_pos_reg[col][1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_2  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_2
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_2 rise@0.000ns - clk_out1_clk_wiz_2 rise@0.000ns)
  Data Path Delay:        0.290ns  (logic 0.141ns (48.578%)  route 0.149ns (51.422%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -1.334ns
    Source Clock Delay      (SCD):    -0.902ns
    Clock Pessimism Removal (CPR):    -0.445ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_2 rise edge)
                                                      0.000     0.000 r  
    R4                   IBUF                         0.000     0.000 r  clk_IBUF_inst/O
                         net (fo=29, routed)          0.440     0.440    u_video/mmcm_adv_inst_display_clocks/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.540    -2.099 r  u_video/mmcm_adv_inst_display_clocks/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.531    -1.568    u_video/mmcm_adv_inst_display_clocks/inst/clk_out1_clk_wiz_2
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.542 r  u_video/mmcm_adv_inst_display_clocks/inst/clkout1_buf/O
                         net (fo=83, routed)          0.641    -0.902    u_video/Inst_vga/u_vga_sig/h_counter/clk_out1
    SLICE_X161Y131       FDRE                                         r  u_video/Inst_vga/u_vga_sig/h_counter/roll_tide_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X161Y131       FDRE (Prop_fdre_C_Q)         0.141    -0.761 r  u_video/Inst_vga/u_vga_sig/h_counter/roll_tide_reg[1]/Q
                         net (fo=10, routed)          0.149    -0.612    u_video/Inst_vga/u_vga_sig/roll_tide_reg[1]
    SLICE_X161Y130       FDRE                                         r  u_video/Inst_vga/u_vga_sig/current_pos_reg[col][1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_2 rise edge)
                                                      0.000     0.000 r  
    R4                   IBUF                         0.000     0.000 r  clk_IBUF_inst/O
                         net (fo=29, routed)          0.480     0.480    u_video/mmcm_adv_inst_display_clocks/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.332    -2.852 r  u_video/mmcm_adv_inst_display_clocks/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.579    -2.274    u_video/mmcm_adv_inst_display_clocks/inst/clk_out1_clk_wiz_2
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -2.245 r  u_video/mmcm_adv_inst_display_clocks/inst/clkout1_buf/O
                         net (fo=83, routed)          0.911    -1.334    u_video/Inst_vga/u_vga_sig/clk_out1
    SLICE_X161Y130       FDRE                                         r  u_video/Inst_vga/u_vga_sig/current_pos_reg[col][1]/C
                         clock pessimism              0.445    -0.889    
    SLICE_X161Y130       FDRE (Hold_fdre_C_D)         0.070    -0.819    u_video/Inst_vga/u_vga_sig/current_pos_reg[col][1]
  -------------------------------------------------------------------
                         required time                          0.819    
                         arrival time                          -0.612    
  -------------------------------------------------------------------
                         slack                                  0.207    

Slack (MET) :             0.217ns  (arrival time - required time)
  Source:                 u_video/inst_dvid/TDMS_encoder_red/encoded_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_2  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            u_video/inst_dvid/latched_red_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_2  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_2
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_2 rise@0.000ns - clk_out1_clk_wiz_2 rise@0.000ns)
  Data Path Delay:        0.280ns  (logic 0.164ns (58.537%)  route 0.116ns (41.463%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -1.336ns
    Source Clock Delay      (SCD):    -0.905ns
    Clock Pessimism Removal (CPR):    -0.431ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_2 rise edge)
                                                      0.000     0.000 r  
    R4                   IBUF                         0.000     0.000 r  clk_IBUF_inst/O
                         net (fo=29, routed)          0.440     0.440    u_video/mmcm_adv_inst_display_clocks/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.540    -2.099 r  u_video/mmcm_adv_inst_display_clocks/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.531    -1.568    u_video/mmcm_adv_inst_display_clocks/inst/clk_out1_clk_wiz_2
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.542 r  u_video/mmcm_adv_inst_display_clocks/inst/clkout1_buf/O
                         net (fo=83, routed)          0.638    -0.905    u_video/inst_dvid/TDMS_encoder_red/clk_out1
    SLICE_X158Y129       FDRE                                         r  u_video/inst_dvid/TDMS_encoder_red/encoded_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X158Y129       FDRE (Prop_fdre_C_Q)         0.164    -0.741 r  u_video/inst_dvid/TDMS_encoder_red/encoded_reg[8]/Q
                         net (fo=1, routed)           0.116    -0.625    u_video/inst_dvid/TDMS_encoder_red_n_1
    SLICE_X158Y129       FDRE                                         r  u_video/inst_dvid/latched_red_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_2 rise edge)
                                                      0.000     0.000 r  
    R4                   IBUF                         0.000     0.000 r  clk_IBUF_inst/O
                         net (fo=29, routed)          0.480     0.480    u_video/mmcm_adv_inst_display_clocks/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.332    -2.852 r  u_video/mmcm_adv_inst_display_clocks/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.579    -2.274    u_video/mmcm_adv_inst_display_clocks/inst/clk_out1_clk_wiz_2
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -2.245 r  u_video/mmcm_adv_inst_display_clocks/inst/clkout1_buf/O
                         net (fo=83, routed)          0.909    -1.336    u_video/inst_dvid/clk_out1
    SLICE_X158Y129       FDRE                                         r  u_video/inst_dvid/latched_red_reg[8]/C
                         clock pessimism              0.431    -0.905    
    SLICE_X158Y129       FDRE (Hold_fdre_C_D)         0.063    -0.842    u_video/inst_dvid/latched_red_reg[8]
  -------------------------------------------------------------------
                         required time                          0.842    
                         arrival time                          -0.625    
  -------------------------------------------------------------------
                         slack                                  0.217    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_out1_clk_wiz_2
Waveform(ns):       { 0.000 20.000 }
Period(ns):         40.000
Sources:            { u_video/mmcm_adv_inst_display_clocks/inst/mmcm_adv_inst/CLKOUT0 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     BUFG/I              n/a            2.155         40.000      37.845     BUFGCTRL_X0Y1    u_video/mmcm_adv_inst_display_clocks/inst/clkout1_buf/I
Min Period        n/a     MMCME2_ADV/CLKOUT0  n/a            1.249         40.000      38.751     MMCME2_ADV_X1Y2  u_video/mmcm_adv_inst_display_clocks/inst/mmcm_adv_inst/CLKOUT0
Min Period        n/a     FDRE/C              n/a            1.000         40.000      39.000     SLICE_X159Y131   u_video/Inst_vga/u_vga_sig/current_pos_reg[col][0]/C
Min Period        n/a     FDRE/C              n/a            1.000         40.000      39.000     SLICE_X161Y130   u_video/Inst_vga/u_vga_sig/current_pos_reg[col][1]/C
Min Period        n/a     FDRE/C              n/a            1.000         40.000      39.000     SLICE_X158Y131   u_video/Inst_vga/u_vga_sig/current_pos_reg[col][2]/C
Min Period        n/a     FDRE/C              n/a            1.000         40.000      39.000     SLICE_X161Y130   u_video/Inst_vga/u_vga_sig/current_pos_reg[col][3]/C
Min Period        n/a     FDRE/C              n/a            1.000         40.000      39.000     SLICE_X159Y129   u_video/Inst_vga/u_vga_sig/current_pos_reg[col][4]/C
Min Period        n/a     FDRE/C              n/a            1.000         40.000      39.000     SLICE_X159Y132   u_video/Inst_vga/u_vga_sig/current_pos_reg[col][5]/C
Min Period        n/a     FDRE/C              n/a            1.000         40.000      39.000     SLICE_X159Y129   u_video/Inst_vga/u_vga_sig/current_pos_reg[col][6]/C
Min Period        n/a     FDRE/C              n/a            1.000         40.000      39.000     SLICE_X159Y129   u_video/Inst_vga/u_vga_sig/current_pos_reg[col][7]/C
Max Period        n/a     MMCME2_ADV/CLKOUT0  n/a            213.360       40.000      173.360    MMCME2_ADV_X1Y2  u_video/mmcm_adv_inst_display_clocks/inst/mmcm_adv_inst/CLKOUT0
Low Pulse Width   Slow    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X159Y131   u_video/Inst_vga/u_vga_sig/current_pos_reg[col][0]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X159Y131   u_video/Inst_vga/u_vga_sig/current_pos_reg[col][0]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X161Y130   u_video/Inst_vga/u_vga_sig/current_pos_reg[col][1]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X161Y130   u_video/Inst_vga/u_vga_sig/current_pos_reg[col][1]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X158Y131   u_video/Inst_vga/u_vga_sig/current_pos_reg[col][2]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X158Y131   u_video/Inst_vga/u_vga_sig/current_pos_reg[col][2]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X161Y130   u_video/Inst_vga/u_vga_sig/current_pos_reg[col][3]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X161Y130   u_video/Inst_vga/u_vga_sig/current_pos_reg[col][3]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X159Y129   u_video/Inst_vga/u_vga_sig/current_pos_reg[col][4]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X159Y129   u_video/Inst_vga/u_vga_sig/current_pos_reg[col][4]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X159Y131   u_video/Inst_vga/u_vga_sig/current_pos_reg[col][0]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X159Y131   u_video/Inst_vga/u_vga_sig/current_pos_reg[col][0]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X161Y130   u_video/Inst_vga/u_vga_sig/current_pos_reg[col][1]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X161Y130   u_video/Inst_vga/u_vga_sig/current_pos_reg[col][1]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X158Y131   u_video/Inst_vga/u_vga_sig/current_pos_reg[col][2]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X158Y131   u_video/Inst_vga/u_vga_sig/current_pos_reg[col][2]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X161Y130   u_video/Inst_vga/u_vga_sig/current_pos_reg[col][3]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X161Y130   u_video/Inst_vga/u_vga_sig/current_pos_reg[col][3]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X159Y129   u_video/Inst_vga/u_vga_sig/current_pos_reg[col][4]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X159Y129   u_video/Inst_vga/u_vga_sig/current_pos_reg[col][4]/C



---------------------------------------------------------------------------------------------------
From Clock:  clk_out2_clk_wiz_2
  To Clock:  clk_out2_clk_wiz_2

Setup :            0  Failing Endpoints,  Worst Slack        3.225ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.187ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        3.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             3.225ns  (required time - arrival time)
  Source:                 u_video/inst_dvid/shift_clock_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_2  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            u_video/inst_dvid/shift_red_reg[0]/S
                            (rising edge-triggered cell FDSE clocked by clk_out2_clk_wiz_2  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_out2_clk_wiz_2
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (clk_out2_clk_wiz_2 rise@8.000ns - clk_out2_clk_wiz_2 rise@0.000ns)
  Data Path Delay:        4.142ns  (logic 0.828ns (19.992%)  route 3.314ns (80.008%))
  Logic Levels:           3  (LUT2=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.037ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.995ns = ( 5.005 - 8.000 ) 
    Source Clock Delay      (SCD):    -2.461ns
    Clock Pessimism Removal (CPR):    0.497ns
  Clock Uncertainty:      0.072ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.125ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_2 rise edge)
                                                      0.000     0.000 r  
    R4                   IBUF                         0.000     0.000 r  clk_IBUF_inst/O
                         net (fo=29, routed)          1.233     1.233    u_video/mmcm_adv_inst_display_clocks/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.432    -6.199 r  u_video/mmcm_adv_inst_display_clocks/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.808    -4.390    u_video/mmcm_adv_inst_display_clocks/inst/clk_out2_clk_wiz_2
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -4.294 r  u_video/mmcm_adv_inst_display_clocks/inst/clkout2_buf/O
                         net (fo=44, routed)          1.833    -2.461    u_video/inst_dvid/clk_out2
    SLICE_X163Y148       FDRE                                         r  u_video/inst_dvid/shift_clock_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X163Y148       FDRE (Prop_fdre_C_Q)         0.456    -2.005 r  u_video/inst_dvid/shift_clock_reg[1]/Q
                         net (fo=3, routed)           0.845    -1.160    u_video/inst_dvid/shift_clock[1]
    SLICE_X162Y148       LUT6 (Prop_lut6_I4_O)        0.124    -1.036 f  u_video/inst_dvid/shift_red[9]_i_2/O
                         net (fo=1, routed)           0.307    -0.729    u_video/inst_dvid/shift_red[9]_i_2_n_0
    SLICE_X162Y147       LUT5 (Prop_lut5_I0_O)        0.124    -0.605 f  u_video/inst_dvid/shift_red[9]_i_1/O
                         net (fo=31, routed)          1.485     0.881    u_video/inst_dvid/shift_red[9]_i_1_n_0
    SLICE_X162Y128       LUT2 (Prop_lut2_I1_O)        0.124     1.005 r  u_video/inst_dvid/shift_red[7]_i_1/O
                         net (fo=5, routed)           0.676     1.681    u_video/inst_dvid/shift_red[7]_i_1_n_0
    SLICE_X162Y129       FDSE                                         r  u_video/inst_dvid/shift_red_reg[0]/S
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_2 rise edge)
                                                      8.000     8.000 r  
    R4                   IBUF                         0.000     8.000 r  clk_IBUF_inst/O
                         net (fo=29, routed)          1.162     9.162    u_video/mmcm_adv_inst_display_clocks/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.674     1.488 r  u_video/mmcm_adv_inst_display_clocks/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.723     3.211    u_video/mmcm_adv_inst_display_clocks/inst/clk_out2_clk_wiz_2
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.302 r  u_video/mmcm_adv_inst_display_clocks/inst/clkout2_buf/O
                         net (fo=44, routed)          1.702     5.005    u_video/inst_dvid/clk_out2
    SLICE_X162Y129       FDSE                                         r  u_video/inst_dvid/shift_red_reg[0]/C
                         clock pessimism              0.497     5.502    
                         clock uncertainty           -0.072     5.430    
    SLICE_X162Y129       FDSE (Setup_fdse_C_S)       -0.524     4.906    u_video/inst_dvid/shift_red_reg[0]
  -------------------------------------------------------------------
                         required time                          4.906    
                         arrival time                          -1.681    
  -------------------------------------------------------------------
                         slack                                  3.225    

Slack (MET) :             3.225ns  (required time - arrival time)
  Source:                 u_video/inst_dvid/shift_clock_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_2  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            u_video/inst_dvid/shift_red_reg[1]/S
                            (rising edge-triggered cell FDSE clocked by clk_out2_clk_wiz_2  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_out2_clk_wiz_2
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (clk_out2_clk_wiz_2 rise@8.000ns - clk_out2_clk_wiz_2 rise@0.000ns)
  Data Path Delay:        4.142ns  (logic 0.828ns (19.992%)  route 3.314ns (80.008%))
  Logic Levels:           3  (LUT2=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.037ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.995ns = ( 5.005 - 8.000 ) 
    Source Clock Delay      (SCD):    -2.461ns
    Clock Pessimism Removal (CPR):    0.497ns
  Clock Uncertainty:      0.072ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.125ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_2 rise edge)
                                                      0.000     0.000 r  
    R4                   IBUF                         0.000     0.000 r  clk_IBUF_inst/O
                         net (fo=29, routed)          1.233     1.233    u_video/mmcm_adv_inst_display_clocks/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.432    -6.199 r  u_video/mmcm_adv_inst_display_clocks/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.808    -4.390    u_video/mmcm_adv_inst_display_clocks/inst/clk_out2_clk_wiz_2
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -4.294 r  u_video/mmcm_adv_inst_display_clocks/inst/clkout2_buf/O
                         net (fo=44, routed)          1.833    -2.461    u_video/inst_dvid/clk_out2
    SLICE_X163Y148       FDRE                                         r  u_video/inst_dvid/shift_clock_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X163Y148       FDRE (Prop_fdre_C_Q)         0.456    -2.005 r  u_video/inst_dvid/shift_clock_reg[1]/Q
                         net (fo=3, routed)           0.845    -1.160    u_video/inst_dvid/shift_clock[1]
    SLICE_X162Y148       LUT6 (Prop_lut6_I4_O)        0.124    -1.036 f  u_video/inst_dvid/shift_red[9]_i_2/O
                         net (fo=1, routed)           0.307    -0.729    u_video/inst_dvid/shift_red[9]_i_2_n_0
    SLICE_X162Y147       LUT5 (Prop_lut5_I0_O)        0.124    -0.605 f  u_video/inst_dvid/shift_red[9]_i_1/O
                         net (fo=31, routed)          1.485     0.881    u_video/inst_dvid/shift_red[9]_i_1_n_0
    SLICE_X162Y128       LUT2 (Prop_lut2_I1_O)        0.124     1.005 r  u_video/inst_dvid/shift_red[7]_i_1/O
                         net (fo=5, routed)           0.676     1.681    u_video/inst_dvid/shift_red[7]_i_1_n_0
    SLICE_X162Y129       FDSE                                         r  u_video/inst_dvid/shift_red_reg[1]/S
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_2 rise edge)
                                                      8.000     8.000 r  
    R4                   IBUF                         0.000     8.000 r  clk_IBUF_inst/O
                         net (fo=29, routed)          1.162     9.162    u_video/mmcm_adv_inst_display_clocks/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.674     1.488 r  u_video/mmcm_adv_inst_display_clocks/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.723     3.211    u_video/mmcm_adv_inst_display_clocks/inst/clk_out2_clk_wiz_2
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.302 r  u_video/mmcm_adv_inst_display_clocks/inst/clkout2_buf/O
                         net (fo=44, routed)          1.702     5.005    u_video/inst_dvid/clk_out2
    SLICE_X162Y129       FDSE                                         r  u_video/inst_dvid/shift_red_reg[1]/C
                         clock pessimism              0.497     5.502    
                         clock uncertainty           -0.072     5.430    
    SLICE_X162Y129       FDSE (Setup_fdse_C_S)       -0.524     4.906    u_video/inst_dvid/shift_red_reg[1]
  -------------------------------------------------------------------
                         required time                          4.906    
                         arrival time                          -1.681    
  -------------------------------------------------------------------
                         slack                                  3.225    

Slack (MET) :             3.225ns  (required time - arrival time)
  Source:                 u_video/inst_dvid/shift_clock_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_2  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            u_video/inst_dvid/shift_red_reg[3]/S
                            (rising edge-triggered cell FDSE clocked by clk_out2_clk_wiz_2  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_out2_clk_wiz_2
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (clk_out2_clk_wiz_2 rise@8.000ns - clk_out2_clk_wiz_2 rise@0.000ns)
  Data Path Delay:        4.142ns  (logic 0.828ns (19.992%)  route 3.314ns (80.008%))
  Logic Levels:           3  (LUT2=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.037ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.995ns = ( 5.005 - 8.000 ) 
    Source Clock Delay      (SCD):    -2.461ns
    Clock Pessimism Removal (CPR):    0.497ns
  Clock Uncertainty:      0.072ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.125ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_2 rise edge)
                                                      0.000     0.000 r  
    R4                   IBUF                         0.000     0.000 r  clk_IBUF_inst/O
                         net (fo=29, routed)          1.233     1.233    u_video/mmcm_adv_inst_display_clocks/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.432    -6.199 r  u_video/mmcm_adv_inst_display_clocks/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.808    -4.390    u_video/mmcm_adv_inst_display_clocks/inst/clk_out2_clk_wiz_2
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -4.294 r  u_video/mmcm_adv_inst_display_clocks/inst/clkout2_buf/O
                         net (fo=44, routed)          1.833    -2.461    u_video/inst_dvid/clk_out2
    SLICE_X163Y148       FDRE                                         r  u_video/inst_dvid/shift_clock_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X163Y148       FDRE (Prop_fdre_C_Q)         0.456    -2.005 r  u_video/inst_dvid/shift_clock_reg[1]/Q
                         net (fo=3, routed)           0.845    -1.160    u_video/inst_dvid/shift_clock[1]
    SLICE_X162Y148       LUT6 (Prop_lut6_I4_O)        0.124    -1.036 f  u_video/inst_dvid/shift_red[9]_i_2/O
                         net (fo=1, routed)           0.307    -0.729    u_video/inst_dvid/shift_red[9]_i_2_n_0
    SLICE_X162Y147       LUT5 (Prop_lut5_I0_O)        0.124    -0.605 f  u_video/inst_dvid/shift_red[9]_i_1/O
                         net (fo=31, routed)          1.485     0.881    u_video/inst_dvid/shift_red[9]_i_1_n_0
    SLICE_X162Y128       LUT2 (Prop_lut2_I1_O)        0.124     1.005 r  u_video/inst_dvid/shift_red[7]_i_1/O
                         net (fo=5, routed)           0.676     1.681    u_video/inst_dvid/shift_red[7]_i_1_n_0
    SLICE_X162Y129       FDSE                                         r  u_video/inst_dvid/shift_red_reg[3]/S
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_2 rise edge)
                                                      8.000     8.000 r  
    R4                   IBUF                         0.000     8.000 r  clk_IBUF_inst/O
                         net (fo=29, routed)          1.162     9.162    u_video/mmcm_adv_inst_display_clocks/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.674     1.488 r  u_video/mmcm_adv_inst_display_clocks/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.723     3.211    u_video/mmcm_adv_inst_display_clocks/inst/clk_out2_clk_wiz_2
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.302 r  u_video/mmcm_adv_inst_display_clocks/inst/clkout2_buf/O
                         net (fo=44, routed)          1.702     5.005    u_video/inst_dvid/clk_out2
    SLICE_X162Y129       FDSE                                         r  u_video/inst_dvid/shift_red_reg[3]/C
                         clock pessimism              0.497     5.502    
                         clock uncertainty           -0.072     5.430    
    SLICE_X162Y129       FDSE (Setup_fdse_C_S)       -0.524     4.906    u_video/inst_dvid/shift_red_reg[3]
  -------------------------------------------------------------------
                         required time                          4.906    
                         arrival time                          -1.681    
  -------------------------------------------------------------------
                         slack                                  3.225    

Slack (MET) :             3.225ns  (required time - arrival time)
  Source:                 u_video/inst_dvid/shift_clock_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_2  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            u_video/inst_dvid/shift_red_reg[5]/S
                            (rising edge-triggered cell FDSE clocked by clk_out2_clk_wiz_2  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_out2_clk_wiz_2
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (clk_out2_clk_wiz_2 rise@8.000ns - clk_out2_clk_wiz_2 rise@0.000ns)
  Data Path Delay:        4.142ns  (logic 0.828ns (19.992%)  route 3.314ns (80.008%))
  Logic Levels:           3  (LUT2=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.037ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.995ns = ( 5.005 - 8.000 ) 
    Source Clock Delay      (SCD):    -2.461ns
    Clock Pessimism Removal (CPR):    0.497ns
  Clock Uncertainty:      0.072ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.125ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_2 rise edge)
                                                      0.000     0.000 r  
    R4                   IBUF                         0.000     0.000 r  clk_IBUF_inst/O
                         net (fo=29, routed)          1.233     1.233    u_video/mmcm_adv_inst_display_clocks/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.432    -6.199 r  u_video/mmcm_adv_inst_display_clocks/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.808    -4.390    u_video/mmcm_adv_inst_display_clocks/inst/clk_out2_clk_wiz_2
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -4.294 r  u_video/mmcm_adv_inst_display_clocks/inst/clkout2_buf/O
                         net (fo=44, routed)          1.833    -2.461    u_video/inst_dvid/clk_out2
    SLICE_X163Y148       FDRE                                         r  u_video/inst_dvid/shift_clock_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X163Y148       FDRE (Prop_fdre_C_Q)         0.456    -2.005 r  u_video/inst_dvid/shift_clock_reg[1]/Q
                         net (fo=3, routed)           0.845    -1.160    u_video/inst_dvid/shift_clock[1]
    SLICE_X162Y148       LUT6 (Prop_lut6_I4_O)        0.124    -1.036 f  u_video/inst_dvid/shift_red[9]_i_2/O
                         net (fo=1, routed)           0.307    -0.729    u_video/inst_dvid/shift_red[9]_i_2_n_0
    SLICE_X162Y147       LUT5 (Prop_lut5_I0_O)        0.124    -0.605 f  u_video/inst_dvid/shift_red[9]_i_1/O
                         net (fo=31, routed)          1.485     0.881    u_video/inst_dvid/shift_red[9]_i_1_n_0
    SLICE_X162Y128       LUT2 (Prop_lut2_I1_O)        0.124     1.005 r  u_video/inst_dvid/shift_red[7]_i_1/O
                         net (fo=5, routed)           0.676     1.681    u_video/inst_dvid/shift_red[7]_i_1_n_0
    SLICE_X162Y129       FDSE                                         r  u_video/inst_dvid/shift_red_reg[5]/S
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_2 rise edge)
                                                      8.000     8.000 r  
    R4                   IBUF                         0.000     8.000 r  clk_IBUF_inst/O
                         net (fo=29, routed)          1.162     9.162    u_video/mmcm_adv_inst_display_clocks/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.674     1.488 r  u_video/mmcm_adv_inst_display_clocks/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.723     3.211    u_video/mmcm_adv_inst_display_clocks/inst/clk_out2_clk_wiz_2
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.302 r  u_video/mmcm_adv_inst_display_clocks/inst/clkout2_buf/O
                         net (fo=44, routed)          1.702     5.005    u_video/inst_dvid/clk_out2
    SLICE_X162Y129       FDSE                                         r  u_video/inst_dvid/shift_red_reg[5]/C
                         clock pessimism              0.497     5.502    
                         clock uncertainty           -0.072     5.430    
    SLICE_X162Y129       FDSE (Setup_fdse_C_S)       -0.524     4.906    u_video/inst_dvid/shift_red_reg[5]
  -------------------------------------------------------------------
                         required time                          4.906    
                         arrival time                          -1.681    
  -------------------------------------------------------------------
                         slack                                  3.225    

Slack (MET) :             3.225ns  (required time - arrival time)
  Source:                 u_video/inst_dvid/shift_clock_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_2  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            u_video/inst_dvid/shift_red_reg[7]/S
                            (rising edge-triggered cell FDSE clocked by clk_out2_clk_wiz_2  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_out2_clk_wiz_2
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (clk_out2_clk_wiz_2 rise@8.000ns - clk_out2_clk_wiz_2 rise@0.000ns)
  Data Path Delay:        4.142ns  (logic 0.828ns (19.992%)  route 3.314ns (80.008%))
  Logic Levels:           3  (LUT2=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.037ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.995ns = ( 5.005 - 8.000 ) 
    Source Clock Delay      (SCD):    -2.461ns
    Clock Pessimism Removal (CPR):    0.497ns
  Clock Uncertainty:      0.072ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.125ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_2 rise edge)
                                                      0.000     0.000 r  
    R4                   IBUF                         0.000     0.000 r  clk_IBUF_inst/O
                         net (fo=29, routed)          1.233     1.233    u_video/mmcm_adv_inst_display_clocks/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.432    -6.199 r  u_video/mmcm_adv_inst_display_clocks/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.808    -4.390    u_video/mmcm_adv_inst_display_clocks/inst/clk_out2_clk_wiz_2
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -4.294 r  u_video/mmcm_adv_inst_display_clocks/inst/clkout2_buf/O
                         net (fo=44, routed)          1.833    -2.461    u_video/inst_dvid/clk_out2
    SLICE_X163Y148       FDRE                                         r  u_video/inst_dvid/shift_clock_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X163Y148       FDRE (Prop_fdre_C_Q)         0.456    -2.005 r  u_video/inst_dvid/shift_clock_reg[1]/Q
                         net (fo=3, routed)           0.845    -1.160    u_video/inst_dvid/shift_clock[1]
    SLICE_X162Y148       LUT6 (Prop_lut6_I4_O)        0.124    -1.036 f  u_video/inst_dvid/shift_red[9]_i_2/O
                         net (fo=1, routed)           0.307    -0.729    u_video/inst_dvid/shift_red[9]_i_2_n_0
    SLICE_X162Y147       LUT5 (Prop_lut5_I0_O)        0.124    -0.605 f  u_video/inst_dvid/shift_red[9]_i_1/O
                         net (fo=31, routed)          1.485     0.881    u_video/inst_dvid/shift_red[9]_i_1_n_0
    SLICE_X162Y128       LUT2 (Prop_lut2_I1_O)        0.124     1.005 r  u_video/inst_dvid/shift_red[7]_i_1/O
                         net (fo=5, routed)           0.676     1.681    u_video/inst_dvid/shift_red[7]_i_1_n_0
    SLICE_X162Y129       FDSE                                         r  u_video/inst_dvid/shift_red_reg[7]/S
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_2 rise edge)
                                                      8.000     8.000 r  
    R4                   IBUF                         0.000     8.000 r  clk_IBUF_inst/O
                         net (fo=29, routed)          1.162     9.162    u_video/mmcm_adv_inst_display_clocks/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.674     1.488 r  u_video/mmcm_adv_inst_display_clocks/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.723     3.211    u_video/mmcm_adv_inst_display_clocks/inst/clk_out2_clk_wiz_2
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.302 r  u_video/mmcm_adv_inst_display_clocks/inst/clkout2_buf/O
                         net (fo=44, routed)          1.702     5.005    u_video/inst_dvid/clk_out2
    SLICE_X162Y129       FDSE                                         r  u_video/inst_dvid/shift_red_reg[7]/C
                         clock pessimism              0.497     5.502    
                         clock uncertainty           -0.072     5.430    
    SLICE_X162Y129       FDSE (Setup_fdse_C_S)       -0.524     4.906    u_video/inst_dvid/shift_red_reg[7]
  -------------------------------------------------------------------
                         required time                          4.906    
                         arrival time                          -1.681    
  -------------------------------------------------------------------
                         slack                                  3.225    

Slack (MET) :             4.202ns  (required time - arrival time)
  Source:                 u_video/inst_dvid/shift_clock_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_2  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            u_video/inst_dvid/shift_blue_reg[8]/R
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_2  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_out2_clk_wiz_2
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (clk_out2_clk_wiz_2 rise@8.000ns - clk_out2_clk_wiz_2 rise@0.000ns)
  Data Path Delay:        3.161ns  (logic 0.704ns (22.273%)  route 2.457ns (77.727%))
  Logic Levels:           2  (LUT5=1 LUT6=1)
  Clock Path Skew:        -0.041ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.999ns = ( 5.001 - 8.000 ) 
    Source Clock Delay      (SCD):    -2.461ns
    Clock Pessimism Removal (CPR):    0.497ns
  Clock Uncertainty:      0.072ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.125ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_2 rise edge)
                                                      0.000     0.000 r  
    R4                   IBUF                         0.000     0.000 r  clk_IBUF_inst/O
                         net (fo=29, routed)          1.233     1.233    u_video/mmcm_adv_inst_display_clocks/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.432    -6.199 r  u_video/mmcm_adv_inst_display_clocks/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.808    -4.390    u_video/mmcm_adv_inst_display_clocks/inst/clk_out2_clk_wiz_2
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -4.294 r  u_video/mmcm_adv_inst_display_clocks/inst/clkout2_buf/O
                         net (fo=44, routed)          1.833    -2.461    u_video/inst_dvid/clk_out2
    SLICE_X163Y148       FDRE                                         r  u_video/inst_dvid/shift_clock_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X163Y148       FDRE (Prop_fdre_C_Q)         0.456    -2.005 f  u_video/inst_dvid/shift_clock_reg[1]/Q
                         net (fo=3, routed)           0.845    -1.160    u_video/inst_dvid/shift_clock[1]
    SLICE_X162Y148       LUT6 (Prop_lut6_I4_O)        0.124    -1.036 r  u_video/inst_dvid/shift_red[9]_i_2/O
                         net (fo=1, routed)           0.307    -0.729    u_video/inst_dvid/shift_red[9]_i_2_n_0
    SLICE_X162Y147       LUT5 (Prop_lut5_I0_O)        0.124    -0.605 r  u_video/inst_dvid/shift_red[9]_i_1/O
                         net (fo=31, routed)          1.305     0.700    u_video/inst_dvid/shift_red[9]_i_1_n_0
    SLICE_X162Y126       FDRE                                         r  u_video/inst_dvid/shift_blue_reg[8]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_2 rise edge)
                                                      8.000     8.000 r  
    R4                   IBUF                         0.000     8.000 r  clk_IBUF_inst/O
                         net (fo=29, routed)          1.162     9.162    u_video/mmcm_adv_inst_display_clocks/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.674     1.488 r  u_video/mmcm_adv_inst_display_clocks/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.723     3.211    u_video/mmcm_adv_inst_display_clocks/inst/clk_out2_clk_wiz_2
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.302 r  u_video/mmcm_adv_inst_display_clocks/inst/clkout2_buf/O
                         net (fo=44, routed)          1.698     5.001    u_video/inst_dvid/clk_out2
    SLICE_X162Y126       FDRE                                         r  u_video/inst_dvid/shift_blue_reg[8]/C
                         clock pessimism              0.497     5.498    
                         clock uncertainty           -0.072     5.426    
    SLICE_X162Y126       FDRE (Setup_fdre_C_R)       -0.524     4.902    u_video/inst_dvid/shift_blue_reg[8]
  -------------------------------------------------------------------
                         required time                          4.902    
                         arrival time                          -0.700    
  -------------------------------------------------------------------
                         slack                                  4.202    

Slack (MET) :             4.202ns  (required time - arrival time)
  Source:                 u_video/inst_dvid/shift_clock_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_2  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            u_video/inst_dvid/shift_green_reg[8]/R
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_2  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_out2_clk_wiz_2
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (clk_out2_clk_wiz_2 rise@8.000ns - clk_out2_clk_wiz_2 rise@0.000ns)
  Data Path Delay:        3.161ns  (logic 0.704ns (22.273%)  route 2.457ns (77.727%))
  Logic Levels:           2  (LUT5=1 LUT6=1)
  Clock Path Skew:        -0.041ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.999ns = ( 5.001 - 8.000 ) 
    Source Clock Delay      (SCD):    -2.461ns
    Clock Pessimism Removal (CPR):    0.497ns
  Clock Uncertainty:      0.072ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.125ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_2 rise edge)
                                                      0.000     0.000 r  
    R4                   IBUF                         0.000     0.000 r  clk_IBUF_inst/O
                         net (fo=29, routed)          1.233     1.233    u_video/mmcm_adv_inst_display_clocks/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.432    -6.199 r  u_video/mmcm_adv_inst_display_clocks/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.808    -4.390    u_video/mmcm_adv_inst_display_clocks/inst/clk_out2_clk_wiz_2
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -4.294 r  u_video/mmcm_adv_inst_display_clocks/inst/clkout2_buf/O
                         net (fo=44, routed)          1.833    -2.461    u_video/inst_dvid/clk_out2
    SLICE_X163Y148       FDRE                                         r  u_video/inst_dvid/shift_clock_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X163Y148       FDRE (Prop_fdre_C_Q)         0.456    -2.005 f  u_video/inst_dvid/shift_clock_reg[1]/Q
                         net (fo=3, routed)           0.845    -1.160    u_video/inst_dvid/shift_clock[1]
    SLICE_X162Y148       LUT6 (Prop_lut6_I4_O)        0.124    -1.036 r  u_video/inst_dvid/shift_red[9]_i_2/O
                         net (fo=1, routed)           0.307    -0.729    u_video/inst_dvid/shift_red[9]_i_2_n_0
    SLICE_X162Y147       LUT5 (Prop_lut5_I0_O)        0.124    -0.605 r  u_video/inst_dvid/shift_red[9]_i_1/O
                         net (fo=31, routed)          1.305     0.700    u_video/inst_dvid/shift_red[9]_i_1_n_0
    SLICE_X162Y126       FDRE                                         r  u_video/inst_dvid/shift_green_reg[8]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_2 rise edge)
                                                      8.000     8.000 r  
    R4                   IBUF                         0.000     8.000 r  clk_IBUF_inst/O
                         net (fo=29, routed)          1.162     9.162    u_video/mmcm_adv_inst_display_clocks/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.674     1.488 r  u_video/mmcm_adv_inst_display_clocks/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.723     3.211    u_video/mmcm_adv_inst_display_clocks/inst/clk_out2_clk_wiz_2
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.302 r  u_video/mmcm_adv_inst_display_clocks/inst/clkout2_buf/O
                         net (fo=44, routed)          1.698     5.001    u_video/inst_dvid/clk_out2
    SLICE_X162Y126       FDRE                                         r  u_video/inst_dvid/shift_green_reg[8]/C
                         clock pessimism              0.497     5.498    
                         clock uncertainty           -0.072     5.426    
    SLICE_X162Y126       FDRE (Setup_fdre_C_R)       -0.524     4.902    u_video/inst_dvid/shift_green_reg[8]
  -------------------------------------------------------------------
                         required time                          4.902    
                         arrival time                          -0.700    
  -------------------------------------------------------------------
                         slack                                  4.202    

Slack (MET) :             4.202ns  (required time - arrival time)
  Source:                 u_video/inst_dvid/shift_clock_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_2  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            u_video/inst_dvid/shift_green_reg[9]/R
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_2  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_out2_clk_wiz_2
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (clk_out2_clk_wiz_2 rise@8.000ns - clk_out2_clk_wiz_2 rise@0.000ns)
  Data Path Delay:        3.161ns  (logic 0.704ns (22.273%)  route 2.457ns (77.727%))
  Logic Levels:           2  (LUT5=1 LUT6=1)
  Clock Path Skew:        -0.041ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.999ns = ( 5.001 - 8.000 ) 
    Source Clock Delay      (SCD):    -2.461ns
    Clock Pessimism Removal (CPR):    0.497ns
  Clock Uncertainty:      0.072ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.125ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_2 rise edge)
                                                      0.000     0.000 r  
    R4                   IBUF                         0.000     0.000 r  clk_IBUF_inst/O
                         net (fo=29, routed)          1.233     1.233    u_video/mmcm_adv_inst_display_clocks/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.432    -6.199 r  u_video/mmcm_adv_inst_display_clocks/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.808    -4.390    u_video/mmcm_adv_inst_display_clocks/inst/clk_out2_clk_wiz_2
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -4.294 r  u_video/mmcm_adv_inst_display_clocks/inst/clkout2_buf/O
                         net (fo=44, routed)          1.833    -2.461    u_video/inst_dvid/clk_out2
    SLICE_X163Y148       FDRE                                         r  u_video/inst_dvid/shift_clock_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X163Y148       FDRE (Prop_fdre_C_Q)         0.456    -2.005 f  u_video/inst_dvid/shift_clock_reg[1]/Q
                         net (fo=3, routed)           0.845    -1.160    u_video/inst_dvid/shift_clock[1]
    SLICE_X162Y148       LUT6 (Prop_lut6_I4_O)        0.124    -1.036 r  u_video/inst_dvid/shift_red[9]_i_2/O
                         net (fo=1, routed)           0.307    -0.729    u_video/inst_dvid/shift_red[9]_i_2_n_0
    SLICE_X162Y147       LUT5 (Prop_lut5_I0_O)        0.124    -0.605 r  u_video/inst_dvid/shift_red[9]_i_1/O
                         net (fo=31, routed)          1.305     0.700    u_video/inst_dvid/shift_red[9]_i_1_n_0
    SLICE_X162Y126       FDRE                                         r  u_video/inst_dvid/shift_green_reg[9]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_2 rise edge)
                                                      8.000     8.000 r  
    R4                   IBUF                         0.000     8.000 r  clk_IBUF_inst/O
                         net (fo=29, routed)          1.162     9.162    u_video/mmcm_adv_inst_display_clocks/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.674     1.488 r  u_video/mmcm_adv_inst_display_clocks/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.723     3.211    u_video/mmcm_adv_inst_display_clocks/inst/clk_out2_clk_wiz_2
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.302 r  u_video/mmcm_adv_inst_display_clocks/inst/clkout2_buf/O
                         net (fo=44, routed)          1.698     5.001    u_video/inst_dvid/clk_out2
    SLICE_X162Y126       FDRE                                         r  u_video/inst_dvid/shift_green_reg[9]/C
                         clock pessimism              0.497     5.498    
                         clock uncertainty           -0.072     5.426    
    SLICE_X162Y126       FDRE (Setup_fdre_C_R)       -0.524     4.902    u_video/inst_dvid/shift_green_reg[9]
  -------------------------------------------------------------------
                         required time                          4.902    
                         arrival time                          -0.700    
  -------------------------------------------------------------------
                         slack                                  4.202    

Slack (MET) :             4.229ns  (required time - arrival time)
  Source:                 u_video/inst_dvid/shift_clock_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_2  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            u_video/inst_dvid/shift_red_reg[0]/D
                            (rising edge-triggered cell FDSE clocked by clk_out2_clk_wiz_2  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_out2_clk_wiz_2
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (clk_out2_clk_wiz_2 rise@8.000ns - clk_out2_clk_wiz_2 rise@0.000ns)
  Data Path Delay:        3.739ns  (logic 0.828ns (22.146%)  route 2.911ns (77.854%))
  Logic Levels:           3  (LUT2=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.037ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.995ns = ( 5.005 - 8.000 ) 
    Source Clock Delay      (SCD):    -2.461ns
    Clock Pessimism Removal (CPR):    0.497ns
  Clock Uncertainty:      0.072ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.125ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_2 rise edge)
                                                      0.000     0.000 r  
    R4                   IBUF                         0.000     0.000 r  clk_IBUF_inst/O
                         net (fo=29, routed)          1.233     1.233    u_video/mmcm_adv_inst_display_clocks/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.432    -6.199 r  u_video/mmcm_adv_inst_display_clocks/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.808    -4.390    u_video/mmcm_adv_inst_display_clocks/inst/clk_out2_clk_wiz_2
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -4.294 r  u_video/mmcm_adv_inst_display_clocks/inst/clkout2_buf/O
                         net (fo=44, routed)          1.833    -2.461    u_video/inst_dvid/clk_out2
    SLICE_X163Y148       FDRE                                         r  u_video/inst_dvid/shift_clock_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X163Y148       FDRE (Prop_fdre_C_Q)         0.456    -2.005 f  u_video/inst_dvid/shift_clock_reg[1]/Q
                         net (fo=3, routed)           0.845    -1.160    u_video/inst_dvid/shift_clock[1]
    SLICE_X162Y148       LUT6 (Prop_lut6_I4_O)        0.124    -1.036 r  u_video/inst_dvid/shift_red[9]_i_2/O
                         net (fo=1, routed)           0.307    -0.729    u_video/inst_dvid/shift_red[9]_i_2_n_0
    SLICE_X162Y147       LUT5 (Prop_lut5_I0_O)        0.124    -0.605 r  u_video/inst_dvid/shift_red[9]_i_1/O
                         net (fo=31, routed)          1.759     1.154    u_video/inst_dvid/shift_red[9]_i_1_n_0
    SLICE_X162Y129       LUT2 (Prop_lut2_I0_O)        0.124     1.278 r  u_video/inst_dvid/shift_red[0]_i_1/O
                         net (fo=1, routed)           0.000     1.278    u_video/inst_dvid/shift_red[0]_i_1_n_0
    SLICE_X162Y129       FDSE                                         r  u_video/inst_dvid/shift_red_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_2 rise edge)
                                                      8.000     8.000 r  
    R4                   IBUF                         0.000     8.000 r  clk_IBUF_inst/O
                         net (fo=29, routed)          1.162     9.162    u_video/mmcm_adv_inst_display_clocks/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.674     1.488 r  u_video/mmcm_adv_inst_display_clocks/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.723     3.211    u_video/mmcm_adv_inst_display_clocks/inst/clk_out2_clk_wiz_2
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.302 r  u_video/mmcm_adv_inst_display_clocks/inst/clkout2_buf/O
                         net (fo=44, routed)          1.702     5.005    u_video/inst_dvid/clk_out2
    SLICE_X162Y129       FDSE                                         r  u_video/inst_dvid/shift_red_reg[0]/C
                         clock pessimism              0.497     5.502    
                         clock uncertainty           -0.072     5.430    
    SLICE_X162Y129       FDSE (Setup_fdse_C_D)        0.077     5.507    u_video/inst_dvid/shift_red_reg[0]
  -------------------------------------------------------------------
                         required time                          5.507    
                         arrival time                          -1.278    
  -------------------------------------------------------------------
                         slack                                  4.229    

Slack (MET) :             4.244ns  (required time - arrival time)
  Source:                 u_video/inst_dvid/shift_clock_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_2  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            u_video/inst_dvid/shift_red_reg[1]/D
                            (rising edge-triggered cell FDSE clocked by clk_out2_clk_wiz_2  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_out2_clk_wiz_2
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (clk_out2_clk_wiz_2 rise@8.000ns - clk_out2_clk_wiz_2 rise@0.000ns)
  Data Path Delay:        3.765ns  (logic 0.854ns (22.684%)  route 2.911ns (77.316%))
  Logic Levels:           3  (LUT2=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.037ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.995ns = ( 5.005 - 8.000 ) 
    Source Clock Delay      (SCD):    -2.461ns
    Clock Pessimism Removal (CPR):    0.497ns
  Clock Uncertainty:      0.072ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.125ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_2 rise edge)
                                                      0.000     0.000 r  
    R4                   IBUF                         0.000     0.000 r  clk_IBUF_inst/O
                         net (fo=29, routed)          1.233     1.233    u_video/mmcm_adv_inst_display_clocks/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.432    -6.199 r  u_video/mmcm_adv_inst_display_clocks/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.808    -4.390    u_video/mmcm_adv_inst_display_clocks/inst/clk_out2_clk_wiz_2
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -4.294 r  u_video/mmcm_adv_inst_display_clocks/inst/clkout2_buf/O
                         net (fo=44, routed)          1.833    -2.461    u_video/inst_dvid/clk_out2
    SLICE_X163Y148       FDRE                                         r  u_video/inst_dvid/shift_clock_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X163Y148       FDRE (Prop_fdre_C_Q)         0.456    -2.005 f  u_video/inst_dvid/shift_clock_reg[1]/Q
                         net (fo=3, routed)           0.845    -1.160    u_video/inst_dvid/shift_clock[1]
    SLICE_X162Y148       LUT6 (Prop_lut6_I4_O)        0.124    -1.036 r  u_video/inst_dvid/shift_red[9]_i_2/O
                         net (fo=1, routed)           0.307    -0.729    u_video/inst_dvid/shift_red[9]_i_2_n_0
    SLICE_X162Y147       LUT5 (Prop_lut5_I0_O)        0.124    -0.605 r  u_video/inst_dvid/shift_red[9]_i_1/O
                         net (fo=31, routed)          1.759     1.154    u_video/inst_dvid/shift_red[9]_i_1_n_0
    SLICE_X162Y129       LUT2 (Prop_lut2_I0_O)        0.150     1.304 r  u_video/inst_dvid/shift_red[1]_i_1/O
                         net (fo=1, routed)           0.000     1.304    u_video/inst_dvid/shift_red[1]_i_1_n_0
    SLICE_X162Y129       FDSE                                         r  u_video/inst_dvid/shift_red_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_2 rise edge)
                                                      8.000     8.000 r  
    R4                   IBUF                         0.000     8.000 r  clk_IBUF_inst/O
                         net (fo=29, routed)          1.162     9.162    u_video/mmcm_adv_inst_display_clocks/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.674     1.488 r  u_video/mmcm_adv_inst_display_clocks/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.723     3.211    u_video/mmcm_adv_inst_display_clocks/inst/clk_out2_clk_wiz_2
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.302 r  u_video/mmcm_adv_inst_display_clocks/inst/clkout2_buf/O
                         net (fo=44, routed)          1.702     5.005    u_video/inst_dvid/clk_out2
    SLICE_X162Y129       FDSE                                         r  u_video/inst_dvid/shift_red_reg[1]/C
                         clock pessimism              0.497     5.502    
                         clock uncertainty           -0.072     5.430    
    SLICE_X162Y129       FDSE (Setup_fdse_C_D)        0.118     5.548    u_video/inst_dvid/shift_red_reg[1]
  -------------------------------------------------------------------
                         required time                          5.548    
                         arrival time                          -1.304    
  -------------------------------------------------------------------
                         slack                                  4.244    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.187ns  (arrival time - required time)
  Source:                 u_video/inst_dvid/shift_red_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_2  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            u_video/inst_dvid/shift_red_reg[7]/D
                            (rising edge-triggered cell FDSE clocked by clk_out2_clk_wiz_2  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_out2_clk_wiz_2
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_2 rise@0.000ns - clk_out2_clk_wiz_2 rise@0.000ns)
  Data Path Delay:        0.323ns  (logic 0.209ns (64.623%)  route 0.114ns (35.377%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -1.335ns
    Source Clock Delay      (SCD):    -0.905ns
    Clock Pessimism Removal (CPR):    -0.445ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_2 rise edge)
                                                      0.000     0.000 r  
    R4                   IBUF                         0.000     0.000 r  clk_IBUF_inst/O
                         net (fo=29, routed)          0.440     0.440    u_video/mmcm_adv_inst_display_clocks/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.540    -2.099 r  u_video/mmcm_adv_inst_display_clocks/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.531    -1.568    u_video/mmcm_adv_inst_display_clocks/inst/clk_out2_clk_wiz_2
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.542 r  u_video/mmcm_adv_inst_display_clocks/inst/clkout2_buf/O
                         net (fo=44, routed)          0.638    -0.905    u_video/inst_dvid/clk_out2
    SLICE_X162Y127       FDRE                                         r  u_video/inst_dvid/shift_red_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X162Y127       FDRE (Prop_fdre_C_Q)         0.164    -0.741 r  u_video/inst_dvid/shift_red_reg[9]/Q
                         net (fo=1, routed)           0.114    -0.626    u_video/inst_dvid/data1[7]
    SLICE_X162Y129       LUT2 (Prop_lut2_I1_O)        0.045    -0.581 r  u_video/inst_dvid/shift_red[7]_i_2/O
                         net (fo=1, routed)           0.000    -0.581    u_video/inst_dvid/shift_red[7]_i_2_n_0
    SLICE_X162Y129       FDSE                                         r  u_video/inst_dvid/shift_red_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_2 rise edge)
                                                      0.000     0.000 r  
    R4                   IBUF                         0.000     0.000 r  clk_IBUF_inst/O
                         net (fo=29, routed)          0.480     0.480    u_video/mmcm_adv_inst_display_clocks/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.332    -2.852 r  u_video/mmcm_adv_inst_display_clocks/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.579    -2.274    u_video/mmcm_adv_inst_display_clocks/inst/clk_out2_clk_wiz_2
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -2.245 r  u_video/mmcm_adv_inst_display_clocks/inst/clkout2_buf/O
                         net (fo=44, routed)          0.910    -1.335    u_video/inst_dvid/clk_out2
    SLICE_X162Y129       FDSE                                         r  u_video/inst_dvid/shift_red_reg[7]/C
                         clock pessimism              0.445    -0.890    
    SLICE_X162Y129       FDSE (Hold_fdse_C_D)         0.121    -0.769    u_video/inst_dvid/shift_red_reg[7]
  -------------------------------------------------------------------
                         required time                          0.769    
                         arrival time                          -0.581    
  -------------------------------------------------------------------
                         slack                                  0.187    

Slack (MET) :             0.196ns  (arrival time - required time)
  Source:                 u_video/inst_dvid/shift_clock_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_2  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            u_video/inst_dvid/shift_clock_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_2  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_out2_clk_wiz_2
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_2 rise@0.000ns - clk_out2_clk_wiz_2 rise@0.000ns)
  Data Path Delay:        0.272ns  (logic 0.141ns (51.841%)  route 0.131ns (48.159%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -1.323ns
    Source Clock Delay      (SCD):    -0.894ns
    Clock Pessimism Removal (CPR):    -0.442ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_2 rise edge)
                                                      0.000     0.000 r  
    R4                   IBUF                         0.000     0.000 r  clk_IBUF_inst/O
                         net (fo=29, routed)          0.440     0.440    u_video/mmcm_adv_inst_display_clocks/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.540    -2.099 r  u_video/mmcm_adv_inst_display_clocks/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.531    -1.568    u_video/mmcm_adv_inst_display_clocks/inst/clk_out2_clk_wiz_2
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.542 r  u_video/mmcm_adv_inst_display_clocks/inst/clkout2_buf/O
                         net (fo=44, routed)          0.649    -0.894    u_video/inst_dvid/clk_out2
    SLICE_X163Y148       FDRE                                         r  u_video/inst_dvid/shift_clock_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X163Y148       FDRE (Prop_fdre_C_Q)         0.141    -0.753 r  u_video/inst_dvid/shift_clock_reg[0]/Q
                         net (fo=3, routed)           0.131    -0.622    u_video/inst_dvid/shift_clock[0]
    SLICE_X162Y148       FDRE                                         r  u_video/inst_dvid/shift_clock_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_2 rise edge)
                                                      0.000     0.000 r  
    R4                   IBUF                         0.000     0.000 r  clk_IBUF_inst/O
                         net (fo=29, routed)          0.480     0.480    u_video/mmcm_adv_inst_display_clocks/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.332    -2.852 r  u_video/mmcm_adv_inst_display_clocks/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.579    -2.274    u_video/mmcm_adv_inst_display_clocks/inst/clk_out2_clk_wiz_2
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -2.245 r  u_video/mmcm_adv_inst_display_clocks/inst/clkout2_buf/O
                         net (fo=44, routed)          0.922    -1.323    u_video/inst_dvid/clk_out2
    SLICE_X162Y148       FDRE                                         r  u_video/inst_dvid/shift_clock_reg[8]/C
                         clock pessimism              0.442    -0.881    
    SLICE_X162Y148       FDRE (Hold_fdre_C_D)         0.063    -0.818    u_video/inst_dvid/shift_clock_reg[8]
  -------------------------------------------------------------------
                         required time                          0.818    
                         arrival time                          -0.622    
  -------------------------------------------------------------------
                         slack                                  0.196    

Slack (MET) :             0.201ns  (arrival time - required time)
  Source:                 u_video/inst_dvid/shift_clock_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_2  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            u_video/inst_dvid/shift_clock_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_2  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_out2_clk_wiz_2
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_2 rise@0.000ns - clk_out2_clk_wiz_2 rise@0.000ns)
  Data Path Delay:        0.287ns  (logic 0.164ns (57.121%)  route 0.123ns (42.879%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -1.323ns
    Source Clock Delay      (SCD):    -0.894ns
    Clock Pessimism Removal (CPR):    -0.445ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_2 rise edge)
                                                      0.000     0.000 r  
    R4                   IBUF                         0.000     0.000 r  clk_IBUF_inst/O
                         net (fo=29, routed)          0.440     0.440    u_video/mmcm_adv_inst_display_clocks/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.540    -2.099 r  u_video/mmcm_adv_inst_display_clocks/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.531    -1.568    u_video/mmcm_adv_inst_display_clocks/inst/clk_out2_clk_wiz_2
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.542 r  u_video/mmcm_adv_inst_display_clocks/inst/clkout2_buf/O
                         net (fo=44, routed)          0.649    -0.894    u_video/inst_dvid/clk_out2
    SLICE_X162Y147       FDRE                                         r  u_video/inst_dvid/shift_clock_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X162Y147       FDRE (Prop_fdre_C_Q)         0.164    -0.730 r  u_video/inst_dvid/shift_clock_reg[2]/Q
                         net (fo=2, routed)           0.123    -0.607    u_video/inst_dvid/shift_clock_reg_n_0_[2]
    SLICE_X163Y148       FDRE                                         r  u_video/inst_dvid/shift_clock_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_2 rise edge)
                                                      0.000     0.000 r  
    R4                   IBUF                         0.000     0.000 r  clk_IBUF_inst/O
                         net (fo=29, routed)          0.480     0.480    u_video/mmcm_adv_inst_display_clocks/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.332    -2.852 r  u_video/mmcm_adv_inst_display_clocks/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.579    -2.274    u_video/mmcm_adv_inst_display_clocks/inst/clk_out2_clk_wiz_2
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -2.245 r  u_video/mmcm_adv_inst_display_clocks/inst/clkout2_buf/O
                         net (fo=44, routed)          0.922    -1.323    u_video/inst_dvid/clk_out2
    SLICE_X163Y148       FDRE                                         r  u_video/inst_dvid/shift_clock_reg[0]/C
                         clock pessimism              0.445    -0.878    
    SLICE_X163Y148       FDRE (Hold_fdre_C_D)         0.070    -0.808    u_video/inst_dvid/shift_clock_reg[0]
  -------------------------------------------------------------------
                         required time                          0.808    
                         arrival time                          -0.607    
  -------------------------------------------------------------------
                         slack                                  0.201    

Slack (MET) :             0.205ns  (arrival time - required time)
  Source:                 u_video/inst_dvid/shift_clock_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_2  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            u_video/inst_dvid/shift_clock_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_2  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_out2_clk_wiz_2
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_2 rise@0.000ns - clk_out2_clk_wiz_2 rise@0.000ns)
  Data Path Delay:        0.287ns  (logic 0.164ns (57.162%)  route 0.123ns (42.838%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -1.323ns
    Source Clock Delay      (SCD):    -0.894ns
    Clock Pessimism Removal (CPR):    -0.445ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_2 rise edge)
                                                      0.000     0.000 r  
    R4                   IBUF                         0.000     0.000 r  clk_IBUF_inst/O
                         net (fo=29, routed)          0.440     0.440    u_video/mmcm_adv_inst_display_clocks/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.540    -2.099 r  u_video/mmcm_adv_inst_display_clocks/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.531    -1.568    u_video/mmcm_adv_inst_display_clocks/inst/clk_out2_clk_wiz_2
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.542 r  u_video/mmcm_adv_inst_display_clocks/inst/clkout2_buf/O
                         net (fo=44, routed)          0.649    -0.894    u_video/inst_dvid/clk_out2
    SLICE_X162Y147       FDRE                                         r  u_video/inst_dvid/shift_clock_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X162Y147       FDRE (Prop_fdre_C_Q)         0.164    -0.730 r  u_video/inst_dvid/shift_clock_reg[3]/Q
                         net (fo=2, routed)           0.123    -0.607    u_video/inst_dvid/shift_clock_reg_n_0_[3]
    SLICE_X163Y148       FDRE                                         r  u_video/inst_dvid/shift_clock_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_2 rise edge)
                                                      0.000     0.000 r  
    R4                   IBUF                         0.000     0.000 r  clk_IBUF_inst/O
                         net (fo=29, routed)          0.480     0.480    u_video/mmcm_adv_inst_display_clocks/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.332    -2.852 r  u_video/mmcm_adv_inst_display_clocks/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.579    -2.274    u_video/mmcm_adv_inst_display_clocks/inst/clk_out2_clk_wiz_2
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -2.245 r  u_video/mmcm_adv_inst_display_clocks/inst/clkout2_buf/O
                         net (fo=44, routed)          0.922    -1.323    u_video/inst_dvid/clk_out2
    SLICE_X163Y148       FDRE                                         r  u_video/inst_dvid/shift_clock_reg[1]/C
                         clock pessimism              0.445    -0.878    
    SLICE_X163Y148       FDRE (Hold_fdre_C_D)         0.066    -0.812    u_video/inst_dvid/shift_clock_reg[1]
  -------------------------------------------------------------------
                         required time                          0.812    
                         arrival time                          -0.607    
  -------------------------------------------------------------------
                         slack                                  0.205    

Slack (MET) :             0.209ns  (arrival time - required time)
  Source:                 u_video/inst_dvid/shift_clock_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_2  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            u_video/inst_dvid/shift_clock_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_2  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_out2_clk_wiz_2
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_2 rise@0.000ns - clk_out2_clk_wiz_2 rise@0.000ns)
  Data Path Delay:        0.288ns  (logic 0.164ns (56.923%)  route 0.124ns (43.077%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -1.323ns
    Source Clock Delay      (SCD):    -0.894ns
    Clock Pessimism Removal (CPR):    -0.445ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_2 rise edge)
                                                      0.000     0.000 r  
    R4                   IBUF                         0.000     0.000 r  clk_IBUF_inst/O
                         net (fo=29, routed)          0.440     0.440    u_video/mmcm_adv_inst_display_clocks/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.540    -2.099 r  u_video/mmcm_adv_inst_display_clocks/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.531    -1.568    u_video/mmcm_adv_inst_display_clocks/inst/clk_out2_clk_wiz_2
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.542 r  u_video/mmcm_adv_inst_display_clocks/inst/clkout2_buf/O
                         net (fo=44, routed)          0.649    -0.894    u_video/inst_dvid/clk_out2
    SLICE_X162Y148       FDRE                                         r  u_video/inst_dvid/shift_clock_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X162Y148       FDRE (Prop_fdre_C_Q)         0.164    -0.730 r  u_video/inst_dvid/shift_clock_reg[7]/Q
                         net (fo=2, routed)           0.124    -0.606    u_video/inst_dvid/shift_clock_reg_n_0_[7]
    SLICE_X162Y147       FDRE                                         r  u_video/inst_dvid/shift_clock_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_2 rise edge)
                                                      0.000     0.000 r  
    R4                   IBUF                         0.000     0.000 r  clk_IBUF_inst/O
                         net (fo=29, routed)          0.480     0.480    u_video/mmcm_adv_inst_display_clocks/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.332    -2.852 r  u_video/mmcm_adv_inst_display_clocks/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.579    -2.274    u_video/mmcm_adv_inst_display_clocks/inst/clk_out2_clk_wiz_2
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -2.245 r  u_video/mmcm_adv_inst_display_clocks/inst/clkout2_buf/O
                         net (fo=44, routed)          0.922    -1.323    u_video/inst_dvid/clk_out2
    SLICE_X162Y147       FDRE                                         r  u_video/inst_dvid/shift_clock_reg[5]/C
                         clock pessimism              0.445    -0.878    
    SLICE_X162Y147       FDRE (Hold_fdre_C_D)         0.063    -0.815    u_video/inst_dvid/shift_clock_reg[5]
  -------------------------------------------------------------------
                         required time                          0.815    
                         arrival time                          -0.606    
  -------------------------------------------------------------------
                         slack                                  0.209    

Slack (MET) :             0.217ns  (arrival time - required time)
  Source:                 u_video/inst_dvid/shift_red_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_2  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            u_video/inst_dvid/shift_red_reg[0]/D
                            (rising edge-triggered cell FDSE clocked by clk_out2_clk_wiz_2  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_out2_clk_wiz_2
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_2 rise@0.000ns - clk_out2_clk_wiz_2 rise@0.000ns)
  Data Path Delay:        0.352ns  (logic 0.209ns (59.346%)  route 0.143ns (40.654%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -1.335ns
    Source Clock Delay      (SCD):    -0.905ns
    Clock Pessimism Removal (CPR):    -0.445ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_2 rise edge)
                                                      0.000     0.000 r  
    R4                   IBUF                         0.000     0.000 r  clk_IBUF_inst/O
                         net (fo=29, routed)          0.440     0.440    u_video/mmcm_adv_inst_display_clocks/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.540    -2.099 r  u_video/mmcm_adv_inst_display_clocks/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.531    -1.568    u_video/mmcm_adv_inst_display_clocks/inst/clk_out2_clk_wiz_2
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.542 r  u_video/mmcm_adv_inst_display_clocks/inst/clkout2_buf/O
                         net (fo=44, routed)          0.638    -0.905    u_video/inst_dvid/clk_out2
    SLICE_X162Y128       FDRE                                         r  u_video/inst_dvid/shift_red_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X162Y128       FDRE (Prop_fdre_C_Q)         0.164    -0.741 r  u_video/inst_dvid/shift_red_reg[2]/Q
                         net (fo=1, routed)           0.143    -0.598    u_video/inst_dvid/data1[0]
    SLICE_X162Y129       LUT2 (Prop_lut2_I1_O)        0.045    -0.553 r  u_video/inst_dvid/shift_red[0]_i_1/O
                         net (fo=1, routed)           0.000    -0.553    u_video/inst_dvid/shift_red[0]_i_1_n_0
    SLICE_X162Y129       FDSE                                         r  u_video/inst_dvid/shift_red_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_2 rise edge)
                                                      0.000     0.000 r  
    R4                   IBUF                         0.000     0.000 r  clk_IBUF_inst/O
                         net (fo=29, routed)          0.480     0.480    u_video/mmcm_adv_inst_display_clocks/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.332    -2.852 r  u_video/mmcm_adv_inst_display_clocks/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.579    -2.274    u_video/mmcm_adv_inst_display_clocks/inst/clk_out2_clk_wiz_2
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -2.245 r  u_video/mmcm_adv_inst_display_clocks/inst/clkout2_buf/O
                         net (fo=44, routed)          0.910    -1.335    u_video/inst_dvid/clk_out2
    SLICE_X162Y129       FDSE                                         r  u_video/inst_dvid/shift_red_reg[0]/C
                         clock pessimism              0.445    -0.890    
    SLICE_X162Y129       FDSE (Hold_fdse_C_D)         0.120    -0.770    u_video/inst_dvid/shift_red_reg[0]
  -------------------------------------------------------------------
                         required time                          0.770    
                         arrival time                          -0.553    
  -------------------------------------------------------------------
                         slack                                  0.217    

Slack (MET) :             0.222ns  (arrival time - required time)
  Source:                 u_video/inst_dvid/shift_blue_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_2  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            u_video/inst_dvid/shift_blue_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_2  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_out2_clk_wiz_2
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_2 rise@0.000ns - clk_out2_clk_wiz_2 rise@0.000ns)
  Data Path Delay:        0.329ns  (logic 0.190ns (57.721%)  route 0.139ns (42.279%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -1.335ns
    Source Clock Delay      (SCD):    -0.904ns
    Clock Pessimism Removal (CPR):    -0.431ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_2 rise edge)
                                                      0.000     0.000 r  
    R4                   IBUF                         0.000     0.000 r  clk_IBUF_inst/O
                         net (fo=29, routed)          0.440     0.440    u_video/mmcm_adv_inst_display_clocks/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.540    -2.099 r  u_video/mmcm_adv_inst_display_clocks/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.531    -1.568    u_video/mmcm_adv_inst_display_clocks/inst/clk_out2_clk_wiz_2
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.542 r  u_video/mmcm_adv_inst_display_clocks/inst/clkout2_buf/O
                         net (fo=44, routed)          0.639    -0.904    u_video/inst_dvid/clk_out2
    SLICE_X161Y129       FDRE                                         r  u_video/inst_dvid/shift_blue_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X161Y129       FDRE (Prop_fdre_C_Q)         0.141    -0.763 r  u_video/inst_dvid/shift_blue_reg[5]/Q
                         net (fo=1, routed)           0.139    -0.624    u_video/inst_dvid/shift_blue[5]
    SLICE_X161Y129       LUT3 (Prop_lut3_I0_O)        0.049    -0.575 r  u_video/inst_dvid/shift_blue[3]_i_1/O
                         net (fo=1, routed)           0.000    -0.575    u_video/inst_dvid/shift_blue_0[3]
    SLICE_X161Y129       FDRE                                         r  u_video/inst_dvid/shift_blue_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_2 rise edge)
                                                      0.000     0.000 r  
    R4                   IBUF                         0.000     0.000 r  clk_IBUF_inst/O
                         net (fo=29, routed)          0.480     0.480    u_video/mmcm_adv_inst_display_clocks/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.332    -2.852 r  u_video/mmcm_adv_inst_display_clocks/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.579    -2.274    u_video/mmcm_adv_inst_display_clocks/inst/clk_out2_clk_wiz_2
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -2.245 r  u_video/mmcm_adv_inst_display_clocks/inst/clkout2_buf/O
                         net (fo=44, routed)          0.910    -1.335    u_video/inst_dvid/clk_out2
    SLICE_X161Y129       FDRE                                         r  u_video/inst_dvid/shift_blue_reg[3]/C
                         clock pessimism              0.431    -0.904    
    SLICE_X161Y129       FDRE (Hold_fdre_C_D)         0.107    -0.797    u_video/inst_dvid/shift_blue_reg[3]
  -------------------------------------------------------------------
                         required time                          0.797    
                         arrival time                          -0.575    
  -------------------------------------------------------------------
                         slack                                  0.222    

Slack (MET) :             0.224ns  (arrival time - required time)
  Source:                 u_video/inst_dvid/shift_clock_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_2  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            u_video/inst_dvid/shift_clock_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_2  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_out2_clk_wiz_2
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_2 rise@0.000ns - clk_out2_clk_wiz_2 rise@0.000ns)
  Data Path Delay:        0.276ns  (logic 0.164ns (59.419%)  route 0.112ns (40.581%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -1.323ns
    Source Clock Delay      (SCD):    -0.894ns
    Clock Pessimism Removal (CPR):    -0.429ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_2 rise edge)
                                                      0.000     0.000 r  
    R4                   IBUF                         0.000     0.000 r  clk_IBUF_inst/O
                         net (fo=29, routed)          0.440     0.440    u_video/mmcm_adv_inst_display_clocks/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.540    -2.099 r  u_video/mmcm_adv_inst_display_clocks/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.531    -1.568    u_video/mmcm_adv_inst_display_clocks/inst/clk_out2_clk_wiz_2
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.542 r  u_video/mmcm_adv_inst_display_clocks/inst/clkout2_buf/O
                         net (fo=44, routed)          0.649    -0.894    u_video/inst_dvid/clk_out2
    SLICE_X162Y148       FDRE                                         r  u_video/inst_dvid/shift_clock_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X162Y148       FDRE (Prop_fdre_C_Q)         0.164    -0.730 r  u_video/inst_dvid/shift_clock_reg[9]/Q
                         net (fo=2, routed)           0.112    -0.618    u_video/inst_dvid/shift_clock_reg_n_0_[9]
    SLICE_X162Y148       FDRE                                         r  u_video/inst_dvid/shift_clock_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_2 rise edge)
                                                      0.000     0.000 r  
    R4                   IBUF                         0.000     0.000 r  clk_IBUF_inst/O
                         net (fo=29, routed)          0.480     0.480    u_video/mmcm_adv_inst_display_clocks/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.332    -2.852 r  u_video/mmcm_adv_inst_display_clocks/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.579    -2.274    u_video/mmcm_adv_inst_display_clocks/inst/clk_out2_clk_wiz_2
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -2.245 r  u_video/mmcm_adv_inst_display_clocks/inst/clkout2_buf/O
                         net (fo=44, routed)          0.922    -1.323    u_video/inst_dvid/clk_out2
    SLICE_X162Y148       FDRE                                         r  u_video/inst_dvid/shift_clock_reg[7]/C
                         clock pessimism              0.429    -0.894    
    SLICE_X162Y148       FDRE (Hold_fdre_C_D)         0.052    -0.842    u_video/inst_dvid/shift_clock_reg[7]
  -------------------------------------------------------------------
                         required time                          0.842    
                         arrival time                          -0.618    
  -------------------------------------------------------------------
                         slack                                  0.224    

Slack (MET) :             0.229ns  (arrival time - required time)
  Source:                 u_video/inst_dvid/shift_red_reg[7]/C
                            (rising edge-triggered cell FDSE clocked by clk_out2_clk_wiz_2  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            u_video/inst_dvid/shift_red_reg[5]/D
                            (rising edge-triggered cell FDSE clocked by clk_out2_clk_wiz_2  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_out2_clk_wiz_2
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_2 rise@0.000ns - clk_out2_clk_wiz_2 rise@0.000ns)
  Data Path Delay:        0.360ns  (logic 0.212ns (58.861%)  route 0.148ns (41.139%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -1.335ns
    Source Clock Delay      (SCD):    -0.904ns
    Clock Pessimism Removal (CPR):    -0.431ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_2 rise edge)
                                                      0.000     0.000 r  
    R4                   IBUF                         0.000     0.000 r  clk_IBUF_inst/O
                         net (fo=29, routed)          0.440     0.440    u_video/mmcm_adv_inst_display_clocks/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.540    -2.099 r  u_video/mmcm_adv_inst_display_clocks/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.531    -1.568    u_video/mmcm_adv_inst_display_clocks/inst/clk_out2_clk_wiz_2
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.542 r  u_video/mmcm_adv_inst_display_clocks/inst/clkout2_buf/O
                         net (fo=44, routed)          0.639    -0.904    u_video/inst_dvid/clk_out2
    SLICE_X162Y129       FDSE                                         r  u_video/inst_dvid/shift_red_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X162Y129       FDSE (Prop_fdse_C_Q)         0.164    -0.740 r  u_video/inst_dvid/shift_red_reg[7]/Q
                         net (fo=1, routed)           0.148    -0.592    u_video/inst_dvid/data1[5]
    SLICE_X162Y129       LUT2 (Prop_lut2_I1_O)        0.048    -0.544 r  u_video/inst_dvid/shift_red[5]_i_1/O
                         net (fo=1, routed)           0.000    -0.544    u_video/inst_dvid/shift_red[5]_i_1_n_0
    SLICE_X162Y129       FDSE                                         r  u_video/inst_dvid/shift_red_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_2 rise edge)
                                                      0.000     0.000 r  
    R4                   IBUF                         0.000     0.000 r  clk_IBUF_inst/O
                         net (fo=29, routed)          0.480     0.480    u_video/mmcm_adv_inst_display_clocks/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.332    -2.852 r  u_video/mmcm_adv_inst_display_clocks/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.579    -2.274    u_video/mmcm_adv_inst_display_clocks/inst/clk_out2_clk_wiz_2
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -2.245 r  u_video/mmcm_adv_inst_display_clocks/inst/clkout2_buf/O
                         net (fo=44, routed)          0.910    -1.335    u_video/inst_dvid/clk_out2
    SLICE_X162Y129       FDSE                                         r  u_video/inst_dvid/shift_red_reg[5]/C
                         clock pessimism              0.431    -0.904    
    SLICE_X162Y129       FDSE (Hold_fdse_C_D)         0.131    -0.773    u_video/inst_dvid/shift_red_reg[5]
  -------------------------------------------------------------------
                         required time                          0.773    
                         arrival time                          -0.544    
  -------------------------------------------------------------------
                         slack                                  0.229    

Slack (MET) :             0.233ns  (arrival time - required time)
  Source:                 u_video/inst_dvid/shift_clock_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_2  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            u_video/inst_dvid/shift_clock_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_2  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_out2_clk_wiz_2
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_2 rise@0.000ns - clk_out2_clk_wiz_2 rise@0.000ns)
  Data Path Delay:        0.292ns  (logic 0.164ns (56.232%)  route 0.128ns (43.768%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -1.323ns
    Source Clock Delay      (SCD):    -0.894ns
    Clock Pessimism Removal (CPR):    -0.429ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_2 rise edge)
                                                      0.000     0.000 r  
    R4                   IBUF                         0.000     0.000 r  clk_IBUF_inst/O
                         net (fo=29, routed)          0.440     0.440    u_video/mmcm_adv_inst_display_clocks/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.540    -2.099 r  u_video/mmcm_adv_inst_display_clocks/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.531    -1.568    u_video/mmcm_adv_inst_display_clocks/inst/clk_out2_clk_wiz_2
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.542 r  u_video/mmcm_adv_inst_display_clocks/inst/clkout2_buf/O
                         net (fo=44, routed)          0.649    -0.894    u_video/inst_dvid/clk_out2
    SLICE_X162Y147       FDRE                                         r  u_video/inst_dvid/shift_clock_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X162Y147       FDRE (Prop_fdre_C_Q)         0.164    -0.730 r  u_video/inst_dvid/shift_clock_reg[4]/Q
                         net (fo=2, routed)           0.128    -0.602    u_video/inst_dvid/shift_clock_reg_n_0_[4]
    SLICE_X162Y147       FDRE                                         r  u_video/inst_dvid/shift_clock_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_2 rise edge)
                                                      0.000     0.000 r  
    R4                   IBUF                         0.000     0.000 r  clk_IBUF_inst/O
                         net (fo=29, routed)          0.480     0.480    u_video/mmcm_adv_inst_display_clocks/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.332    -2.852 r  u_video/mmcm_adv_inst_display_clocks/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.579    -2.274    u_video/mmcm_adv_inst_display_clocks/inst/clk_out2_clk_wiz_2
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -2.245 r  u_video/mmcm_adv_inst_display_clocks/inst/clkout2_buf/O
                         net (fo=44, routed)          0.922    -1.323    u_video/inst_dvid/clk_out2
    SLICE_X162Y147       FDRE                                         r  u_video/inst_dvid/shift_clock_reg[2]/C
                         clock pessimism              0.429    -0.894    
    SLICE_X162Y147       FDRE (Hold_fdre_C_D)         0.059    -0.835    u_video/inst_dvid/shift_clock_reg[2]
  -------------------------------------------------------------------
                         required time                          0.835    
                         arrival time                          -0.602    
  -------------------------------------------------------------------
                         slack                                  0.233    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_out2_clk_wiz_2
Waveform(ns):       { 0.000 4.000 }
Period(ns):         8.000
Sources:            { u_video/mmcm_adv_inst_display_clocks/inst/mmcm_adv_inst/CLKOUT1 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     BUFG/I              n/a            2.155         8.000       5.845      BUFGCTRL_X0Y0    u_video/mmcm_adv_inst_display_clocks/inst/clkout2_buf/I
Min Period        n/a     ODDR/C              n/a            1.474         8.000       6.526      OLOGIC_X1Y140    u_video/inst_dvid/ODDR2_blue/C
Min Period        n/a     ODDR/C              n/a            1.474         8.000       6.526      OLOGIC_X1Y148    u_video/inst_dvid/ODDR2_clock/C
Min Period        n/a     ODDR/C              n/a            1.474         8.000       6.526      OLOGIC_X1Y136    u_video/inst_dvid/ODDR2_green/C
Min Period        n/a     ODDR/C              n/a            1.474         8.000       6.526      OLOGIC_X1Y134    u_video/inst_dvid/ODDR2_red/C
Min Period        n/a     MMCME2_ADV/CLKOUT1  n/a            1.249         8.000       6.751      MMCME2_ADV_X1Y2  u_video/mmcm_adv_inst_display_clocks/inst/mmcm_adv_inst/CLKOUT1
Min Period        n/a     FDRE/C              n/a            1.000         8.000       7.000      SLICE_X161Y129   u_video/inst_dvid/shift_blue_reg[0]/C
Min Period        n/a     FDRE/C              n/a            1.000         8.000       7.000      SLICE_X161Y129   u_video/inst_dvid/shift_blue_reg[1]/C
Min Period        n/a     FDRE/C              n/a            1.000         8.000       7.000      SLICE_X161Y129   u_video/inst_dvid/shift_blue_reg[2]/C
Min Period        n/a     FDRE/C              n/a            1.000         8.000       7.000      SLICE_X161Y129   u_video/inst_dvid/shift_blue_reg[3]/C
Max Period        n/a     MMCME2_ADV/CLKOUT1  n/a            213.360       8.000       205.360    MMCME2_ADV_X1Y2  u_video/mmcm_adv_inst_display_clocks/inst/mmcm_adv_inst/CLKOUT1
Low Pulse Width   Slow    FDRE/C              n/a            0.500         4.000       3.500      SLICE_X161Y129   u_video/inst_dvid/shift_blue_reg[0]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         4.000       3.500      SLICE_X161Y129   u_video/inst_dvid/shift_blue_reg[0]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         4.000       3.500      SLICE_X161Y129   u_video/inst_dvid/shift_blue_reg[1]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         4.000       3.500      SLICE_X161Y129   u_video/inst_dvid/shift_blue_reg[1]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         4.000       3.500      SLICE_X161Y129   u_video/inst_dvid/shift_blue_reg[2]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         4.000       3.500      SLICE_X161Y129   u_video/inst_dvid/shift_blue_reg[2]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         4.000       3.500      SLICE_X161Y129   u_video/inst_dvid/shift_blue_reg[3]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         4.000       3.500      SLICE_X161Y129   u_video/inst_dvid/shift_blue_reg[3]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         4.000       3.500      SLICE_X161Y129   u_video/inst_dvid/shift_blue_reg[4]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         4.000       3.500      SLICE_X161Y129   u_video/inst_dvid/shift_blue_reg[4]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         4.000       3.500      SLICE_X161Y129   u_video/inst_dvid/shift_blue_reg[0]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         4.000       3.500      SLICE_X161Y129   u_video/inst_dvid/shift_blue_reg[0]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         4.000       3.500      SLICE_X161Y129   u_video/inst_dvid/shift_blue_reg[1]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         4.000       3.500      SLICE_X161Y129   u_video/inst_dvid/shift_blue_reg[1]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         4.000       3.500      SLICE_X161Y129   u_video/inst_dvid/shift_blue_reg[2]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         4.000       3.500      SLICE_X161Y129   u_video/inst_dvid/shift_blue_reg[2]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         4.000       3.500      SLICE_X161Y129   u_video/inst_dvid/shift_blue_reg[3]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         4.000       3.500      SLICE_X161Y129   u_video/inst_dvid/shift_blue_reg[3]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         4.000       3.500      SLICE_X161Y129   u_video/inst_dvid/shift_blue_reg[4]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         4.000       3.500      SLICE_X161Y129   u_video/inst_dvid/shift_blue_reg[4]/C



---------------------------------------------------------------------------------------------------
From Clock:  clkfbout_clk_wiz_2
  To Clock:  clkfbout_clk_wiz_2

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        7.845ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clkfbout_clk_wiz_2
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { u_video/mmcm_adv_inst_display_clocks/inst/mmcm_adv_inst/CLKFBOUT }

Check Type  Corner  Lib Pin              Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period  n/a     BUFG/I               n/a            2.155         10.000      7.845      BUFGCTRL_X0Y2    u_video/mmcm_adv_inst_display_clocks/inst/clkf_buf/I
Min Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            1.249         10.000      8.751      MMCME2_ADV_X1Y2  u_video/mmcm_adv_inst_display_clocks/inst/mmcm_adv_inst/CLKFBOUT
Min Period  n/a     MMCME2_ADV/CLKFBIN   n/a            1.249         10.000      8.751      MMCME2_ADV_X1Y2  u_video/mmcm_adv_inst_display_clocks/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBIN   n/a            100.000       10.000      90.000     MMCME2_ADV_X1Y2  u_video/mmcm_adv_inst_display_clocks/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            213.360       10.000      203.360    MMCME2_ADV_X1Y2  u_video/mmcm_adv_inst_display_clocks/inst/mmcm_adv_inst/CLKFBOUT



---------------------------------------------------------------------------------------------------
From Clock:  clk_out1_clk_wiz_2
  To Clock:  clk_out2_clk_wiz_2

Setup :            0  Failing Endpoints,  Worst Slack        4.752ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.134ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             4.752ns  (required time - arrival time)
  Source:                 u_video/inst_dvid/latched_red_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_2  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            u_video/inst_dvid/shift_red_reg[0]/S
                            (rising edge-triggered cell FDSE clocked by clk_out2_clk_wiz_2  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_out2_clk_wiz_2
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (clk_out2_clk_wiz_2 rise@8.000ns - clk_out1_clk_wiz_2 rise@0.000ns)
  Data Path Delay:        2.307ns  (logic 0.716ns (31.033%)  route 1.591ns (68.967%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.202ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.995ns = ( 5.005 - 8.000 ) 
    Source Clock Delay      (SCD):    -2.480ns
    Clock Pessimism Removal (CPR):    0.313ns
  Clock Uncertainty:      0.215ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_2 rise edge)
                                                      0.000     0.000 r  
    R4                   IBUF                         0.000     0.000 r  clk_IBUF_inst/O
                         net (fo=29, routed)          1.233     1.233    u_video/mmcm_adv_inst_display_clocks/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.432    -6.199 r  u_video/mmcm_adv_inst_display_clocks/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.808    -4.390    u_video/mmcm_adv_inst_display_clocks/inst/clk_out1_clk_wiz_2
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    -4.294 r  u_video/mmcm_adv_inst_display_clocks/inst/clkout1_buf/O
                         net (fo=83, routed)          1.814    -2.480    u_video/inst_dvid/clk_out1
    SLICE_X161Y126       FDRE                                         r  u_video/inst_dvid/latched_red_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X161Y126       FDRE (Prop_fdre_C_Q)         0.419    -2.061 r  u_video/inst_dvid/latched_red_reg[0]/Q
                         net (fo=1, routed)           0.915    -1.146    u_video/inst_dvid/latched_red[0]
    SLICE_X162Y128       LUT2 (Prop_lut2_I0_O)        0.297    -0.849 r  u_video/inst_dvid/shift_red[7]_i_1/O
                         net (fo=5, routed)           0.676    -0.173    u_video/inst_dvid/shift_red[7]_i_1_n_0
    SLICE_X162Y129       FDSE                                         r  u_video/inst_dvid/shift_red_reg[0]/S
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_2 rise edge)
                                                      8.000     8.000 r  
    R4                   IBUF                         0.000     8.000 r  clk_IBUF_inst/O
                         net (fo=29, routed)          1.162     9.162    u_video/mmcm_adv_inst_display_clocks/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.674     1.488 r  u_video/mmcm_adv_inst_display_clocks/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.723     3.211    u_video/mmcm_adv_inst_display_clocks/inst/clk_out2_clk_wiz_2
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.302 r  u_video/mmcm_adv_inst_display_clocks/inst/clkout2_buf/O
                         net (fo=44, routed)          1.702     5.005    u_video/inst_dvid/clk_out2
    SLICE_X162Y129       FDSE                                         r  u_video/inst_dvid/shift_red_reg[0]/C
                         clock pessimism              0.313     5.318    
                         clock uncertainty           -0.215     5.103    
    SLICE_X162Y129       FDSE (Setup_fdse_C_S)       -0.524     4.579    u_video/inst_dvid/shift_red_reg[0]
  -------------------------------------------------------------------
                         required time                          4.579    
                         arrival time                           0.173    
  -------------------------------------------------------------------
                         slack                                  4.752    

Slack (MET) :             4.752ns  (required time - arrival time)
  Source:                 u_video/inst_dvid/latched_red_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_2  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            u_video/inst_dvid/shift_red_reg[1]/S
                            (rising edge-triggered cell FDSE clocked by clk_out2_clk_wiz_2  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_out2_clk_wiz_2
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (clk_out2_clk_wiz_2 rise@8.000ns - clk_out1_clk_wiz_2 rise@0.000ns)
  Data Path Delay:        2.307ns  (logic 0.716ns (31.033%)  route 1.591ns (68.967%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.202ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.995ns = ( 5.005 - 8.000 ) 
    Source Clock Delay      (SCD):    -2.480ns
    Clock Pessimism Removal (CPR):    0.313ns
  Clock Uncertainty:      0.215ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_2 rise edge)
                                                      0.000     0.000 r  
    R4                   IBUF                         0.000     0.000 r  clk_IBUF_inst/O
                         net (fo=29, routed)          1.233     1.233    u_video/mmcm_adv_inst_display_clocks/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.432    -6.199 r  u_video/mmcm_adv_inst_display_clocks/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.808    -4.390    u_video/mmcm_adv_inst_display_clocks/inst/clk_out1_clk_wiz_2
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    -4.294 r  u_video/mmcm_adv_inst_display_clocks/inst/clkout1_buf/O
                         net (fo=83, routed)          1.814    -2.480    u_video/inst_dvid/clk_out1
    SLICE_X161Y126       FDRE                                         r  u_video/inst_dvid/latched_red_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X161Y126       FDRE (Prop_fdre_C_Q)         0.419    -2.061 r  u_video/inst_dvid/latched_red_reg[0]/Q
                         net (fo=1, routed)           0.915    -1.146    u_video/inst_dvid/latched_red[0]
    SLICE_X162Y128       LUT2 (Prop_lut2_I0_O)        0.297    -0.849 r  u_video/inst_dvid/shift_red[7]_i_1/O
                         net (fo=5, routed)           0.676    -0.173    u_video/inst_dvid/shift_red[7]_i_1_n_0
    SLICE_X162Y129       FDSE                                         r  u_video/inst_dvid/shift_red_reg[1]/S
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_2 rise edge)
                                                      8.000     8.000 r  
    R4                   IBUF                         0.000     8.000 r  clk_IBUF_inst/O
                         net (fo=29, routed)          1.162     9.162    u_video/mmcm_adv_inst_display_clocks/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.674     1.488 r  u_video/mmcm_adv_inst_display_clocks/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.723     3.211    u_video/mmcm_adv_inst_display_clocks/inst/clk_out2_clk_wiz_2
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.302 r  u_video/mmcm_adv_inst_display_clocks/inst/clkout2_buf/O
                         net (fo=44, routed)          1.702     5.005    u_video/inst_dvid/clk_out2
    SLICE_X162Y129       FDSE                                         r  u_video/inst_dvid/shift_red_reg[1]/C
                         clock pessimism              0.313     5.318    
                         clock uncertainty           -0.215     5.103    
    SLICE_X162Y129       FDSE (Setup_fdse_C_S)       -0.524     4.579    u_video/inst_dvid/shift_red_reg[1]
  -------------------------------------------------------------------
                         required time                          4.579    
                         arrival time                           0.173    
  -------------------------------------------------------------------
                         slack                                  4.752    

Slack (MET) :             4.752ns  (required time - arrival time)
  Source:                 u_video/inst_dvid/latched_red_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_2  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            u_video/inst_dvid/shift_red_reg[3]/S
                            (rising edge-triggered cell FDSE clocked by clk_out2_clk_wiz_2  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_out2_clk_wiz_2
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (clk_out2_clk_wiz_2 rise@8.000ns - clk_out1_clk_wiz_2 rise@0.000ns)
  Data Path Delay:        2.307ns  (logic 0.716ns (31.033%)  route 1.591ns (68.967%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.202ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.995ns = ( 5.005 - 8.000 ) 
    Source Clock Delay      (SCD):    -2.480ns
    Clock Pessimism Removal (CPR):    0.313ns
  Clock Uncertainty:      0.215ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_2 rise edge)
                                                      0.000     0.000 r  
    R4                   IBUF                         0.000     0.000 r  clk_IBUF_inst/O
                         net (fo=29, routed)          1.233     1.233    u_video/mmcm_adv_inst_display_clocks/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.432    -6.199 r  u_video/mmcm_adv_inst_display_clocks/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.808    -4.390    u_video/mmcm_adv_inst_display_clocks/inst/clk_out1_clk_wiz_2
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    -4.294 r  u_video/mmcm_adv_inst_display_clocks/inst/clkout1_buf/O
                         net (fo=83, routed)          1.814    -2.480    u_video/inst_dvid/clk_out1
    SLICE_X161Y126       FDRE                                         r  u_video/inst_dvid/latched_red_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X161Y126       FDRE (Prop_fdre_C_Q)         0.419    -2.061 r  u_video/inst_dvid/latched_red_reg[0]/Q
                         net (fo=1, routed)           0.915    -1.146    u_video/inst_dvid/latched_red[0]
    SLICE_X162Y128       LUT2 (Prop_lut2_I0_O)        0.297    -0.849 r  u_video/inst_dvid/shift_red[7]_i_1/O
                         net (fo=5, routed)           0.676    -0.173    u_video/inst_dvid/shift_red[7]_i_1_n_0
    SLICE_X162Y129       FDSE                                         r  u_video/inst_dvid/shift_red_reg[3]/S
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_2 rise edge)
                                                      8.000     8.000 r  
    R4                   IBUF                         0.000     8.000 r  clk_IBUF_inst/O
                         net (fo=29, routed)          1.162     9.162    u_video/mmcm_adv_inst_display_clocks/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.674     1.488 r  u_video/mmcm_adv_inst_display_clocks/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.723     3.211    u_video/mmcm_adv_inst_display_clocks/inst/clk_out2_clk_wiz_2
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.302 r  u_video/mmcm_adv_inst_display_clocks/inst/clkout2_buf/O
                         net (fo=44, routed)          1.702     5.005    u_video/inst_dvid/clk_out2
    SLICE_X162Y129       FDSE                                         r  u_video/inst_dvid/shift_red_reg[3]/C
                         clock pessimism              0.313     5.318    
                         clock uncertainty           -0.215     5.103    
    SLICE_X162Y129       FDSE (Setup_fdse_C_S)       -0.524     4.579    u_video/inst_dvid/shift_red_reg[3]
  -------------------------------------------------------------------
                         required time                          4.579    
                         arrival time                           0.173    
  -------------------------------------------------------------------
                         slack                                  4.752    

Slack (MET) :             4.752ns  (required time - arrival time)
  Source:                 u_video/inst_dvid/latched_red_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_2  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            u_video/inst_dvid/shift_red_reg[5]/S
                            (rising edge-triggered cell FDSE clocked by clk_out2_clk_wiz_2  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_out2_clk_wiz_2
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (clk_out2_clk_wiz_2 rise@8.000ns - clk_out1_clk_wiz_2 rise@0.000ns)
  Data Path Delay:        2.307ns  (logic 0.716ns (31.033%)  route 1.591ns (68.967%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.202ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.995ns = ( 5.005 - 8.000 ) 
    Source Clock Delay      (SCD):    -2.480ns
    Clock Pessimism Removal (CPR):    0.313ns
  Clock Uncertainty:      0.215ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_2 rise edge)
                                                      0.000     0.000 r  
    R4                   IBUF                         0.000     0.000 r  clk_IBUF_inst/O
                         net (fo=29, routed)          1.233     1.233    u_video/mmcm_adv_inst_display_clocks/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.432    -6.199 r  u_video/mmcm_adv_inst_display_clocks/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.808    -4.390    u_video/mmcm_adv_inst_display_clocks/inst/clk_out1_clk_wiz_2
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    -4.294 r  u_video/mmcm_adv_inst_display_clocks/inst/clkout1_buf/O
                         net (fo=83, routed)          1.814    -2.480    u_video/inst_dvid/clk_out1
    SLICE_X161Y126       FDRE                                         r  u_video/inst_dvid/latched_red_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X161Y126       FDRE (Prop_fdre_C_Q)         0.419    -2.061 r  u_video/inst_dvid/latched_red_reg[0]/Q
                         net (fo=1, routed)           0.915    -1.146    u_video/inst_dvid/latched_red[0]
    SLICE_X162Y128       LUT2 (Prop_lut2_I0_O)        0.297    -0.849 r  u_video/inst_dvid/shift_red[7]_i_1/O
                         net (fo=5, routed)           0.676    -0.173    u_video/inst_dvid/shift_red[7]_i_1_n_0
    SLICE_X162Y129       FDSE                                         r  u_video/inst_dvid/shift_red_reg[5]/S
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_2 rise edge)
                                                      8.000     8.000 r  
    R4                   IBUF                         0.000     8.000 r  clk_IBUF_inst/O
                         net (fo=29, routed)          1.162     9.162    u_video/mmcm_adv_inst_display_clocks/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.674     1.488 r  u_video/mmcm_adv_inst_display_clocks/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.723     3.211    u_video/mmcm_adv_inst_display_clocks/inst/clk_out2_clk_wiz_2
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.302 r  u_video/mmcm_adv_inst_display_clocks/inst/clkout2_buf/O
                         net (fo=44, routed)          1.702     5.005    u_video/inst_dvid/clk_out2
    SLICE_X162Y129       FDSE                                         r  u_video/inst_dvid/shift_red_reg[5]/C
                         clock pessimism              0.313     5.318    
                         clock uncertainty           -0.215     5.103    
    SLICE_X162Y129       FDSE (Setup_fdse_C_S)       -0.524     4.579    u_video/inst_dvid/shift_red_reg[5]
  -------------------------------------------------------------------
                         required time                          4.579    
                         arrival time                           0.173    
  -------------------------------------------------------------------
                         slack                                  4.752    

Slack (MET) :             4.752ns  (required time - arrival time)
  Source:                 u_video/inst_dvid/latched_red_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_2  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            u_video/inst_dvid/shift_red_reg[7]/S
                            (rising edge-triggered cell FDSE clocked by clk_out2_clk_wiz_2  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_out2_clk_wiz_2
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (clk_out2_clk_wiz_2 rise@8.000ns - clk_out1_clk_wiz_2 rise@0.000ns)
  Data Path Delay:        2.307ns  (logic 0.716ns (31.033%)  route 1.591ns (68.967%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.202ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.995ns = ( 5.005 - 8.000 ) 
    Source Clock Delay      (SCD):    -2.480ns
    Clock Pessimism Removal (CPR):    0.313ns
  Clock Uncertainty:      0.215ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_2 rise edge)
                                                      0.000     0.000 r  
    R4                   IBUF                         0.000     0.000 r  clk_IBUF_inst/O
                         net (fo=29, routed)          1.233     1.233    u_video/mmcm_adv_inst_display_clocks/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.432    -6.199 r  u_video/mmcm_adv_inst_display_clocks/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.808    -4.390    u_video/mmcm_adv_inst_display_clocks/inst/clk_out1_clk_wiz_2
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    -4.294 r  u_video/mmcm_adv_inst_display_clocks/inst/clkout1_buf/O
                         net (fo=83, routed)          1.814    -2.480    u_video/inst_dvid/clk_out1
    SLICE_X161Y126       FDRE                                         r  u_video/inst_dvid/latched_red_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X161Y126       FDRE (Prop_fdre_C_Q)         0.419    -2.061 r  u_video/inst_dvid/latched_red_reg[0]/Q
                         net (fo=1, routed)           0.915    -1.146    u_video/inst_dvid/latched_red[0]
    SLICE_X162Y128       LUT2 (Prop_lut2_I0_O)        0.297    -0.849 r  u_video/inst_dvid/shift_red[7]_i_1/O
                         net (fo=5, routed)           0.676    -0.173    u_video/inst_dvid/shift_red[7]_i_1_n_0
    SLICE_X162Y129       FDSE                                         r  u_video/inst_dvid/shift_red_reg[7]/S
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_2 rise edge)
                                                      8.000     8.000 r  
    R4                   IBUF                         0.000     8.000 r  clk_IBUF_inst/O
                         net (fo=29, routed)          1.162     9.162    u_video/mmcm_adv_inst_display_clocks/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.674     1.488 r  u_video/mmcm_adv_inst_display_clocks/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.723     3.211    u_video/mmcm_adv_inst_display_clocks/inst/clk_out2_clk_wiz_2
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.302 r  u_video/mmcm_adv_inst_display_clocks/inst/clkout2_buf/O
                         net (fo=44, routed)          1.702     5.005    u_video/inst_dvid/clk_out2
    SLICE_X162Y129       FDSE                                         r  u_video/inst_dvid/shift_red_reg[7]/C
                         clock pessimism              0.313     5.318    
                         clock uncertainty           -0.215     5.103    
    SLICE_X162Y129       FDSE (Setup_fdse_C_S)       -0.524     4.579    u_video/inst_dvid/shift_red_reg[7]
  -------------------------------------------------------------------
                         required time                          4.579    
                         arrival time                           0.173    
  -------------------------------------------------------------------
                         slack                                  4.752    

Slack (MET) :             5.073ns  (required time - arrival time)
  Source:                 u_video/inst_dvid/latched_green_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_2  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            u_video/inst_dvid/shift_green_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_2  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_out2_clk_wiz_2
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (clk_out2_clk_wiz_2 rise@8.000ns - clk_out1_clk_wiz_2 rise@0.000ns)
  Data Path Delay:        2.583ns  (logic 0.580ns (22.456%)  route 2.003ns (77.544%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.208ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.995ns = ( 5.005 - 8.000 ) 
    Source Clock Delay      (SCD):    -2.474ns
    Clock Pessimism Removal (CPR):    0.313ns
  Clock Uncertainty:      0.215ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_2 rise edge)
                                                      0.000     0.000 r  
    R4                   IBUF                         0.000     0.000 r  clk_IBUF_inst/O
                         net (fo=29, routed)          1.233     1.233    u_video/mmcm_adv_inst_display_clocks/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.432    -6.199 r  u_video/mmcm_adv_inst_display_clocks/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.808    -4.390    u_video/mmcm_adv_inst_display_clocks/inst/clk_out1_clk_wiz_2
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    -4.294 r  u_video/mmcm_adv_inst_display_clocks/inst/clkout1_buf/O
                         net (fo=83, routed)          1.820    -2.474    u_video/inst_dvid/clk_out1
    SLICE_X161Y130       FDRE                                         r  u_video/inst_dvid/latched_green_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X161Y130       FDRE (Prop_fdre_C_Q)         0.456    -2.018 r  u_video/inst_dvid/latched_green_reg[2]/Q
                         net (fo=3, routed)           2.003    -0.015    u_video/inst_dvid/latched_green[2]
    SLICE_X162Y130       LUT3 (Prop_lut3_I2_O)        0.124     0.109 r  u_video/inst_dvid/shift_green[6]_i_1/O
                         net (fo=1, routed)           0.000     0.109    u_video/inst_dvid/shift_green_1[6]
    SLICE_X162Y130       FDRE                                         r  u_video/inst_dvid/shift_green_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_2 rise edge)
                                                      8.000     8.000 r  
    R4                   IBUF                         0.000     8.000 r  clk_IBUF_inst/O
                         net (fo=29, routed)          1.162     9.162    u_video/mmcm_adv_inst_display_clocks/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.674     1.488 r  u_video/mmcm_adv_inst_display_clocks/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.723     3.211    u_video/mmcm_adv_inst_display_clocks/inst/clk_out2_clk_wiz_2
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.302 r  u_video/mmcm_adv_inst_display_clocks/inst/clkout2_buf/O
                         net (fo=44, routed)          1.702     5.005    u_video/inst_dvid/clk_out2
    SLICE_X162Y130       FDRE                                         r  u_video/inst_dvid/shift_green_reg[6]/C
                         clock pessimism              0.313     5.318    
                         clock uncertainty           -0.215     5.103    
    SLICE_X162Y130       FDRE (Setup_fdre_C_D)        0.079     5.182    u_video/inst_dvid/shift_green_reg[6]
  -------------------------------------------------------------------
                         required time                          5.182    
                         arrival time                          -0.109    
  -------------------------------------------------------------------
                         slack                                  5.073    

Slack (MET) :             5.113ns  (required time - arrival time)
  Source:                 u_video/inst_dvid/latched_green_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_2  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            u_video/inst_dvid/shift_green_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_2  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_out2_clk_wiz_2
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (clk_out2_clk_wiz_2 rise@8.000ns - clk_out1_clk_wiz_2 rise@0.000ns)
  Data Path Delay:        2.545ns  (logic 0.580ns (22.787%)  route 1.965ns (77.213%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.208ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.995ns = ( 5.005 - 8.000 ) 
    Source Clock Delay      (SCD):    -2.474ns
    Clock Pessimism Removal (CPR):    0.313ns
  Clock Uncertainty:      0.215ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_2 rise edge)
                                                      0.000     0.000 r  
    R4                   IBUF                         0.000     0.000 r  clk_IBUF_inst/O
                         net (fo=29, routed)          1.233     1.233    u_video/mmcm_adv_inst_display_clocks/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.432    -6.199 r  u_video/mmcm_adv_inst_display_clocks/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.808    -4.390    u_video/mmcm_adv_inst_display_clocks/inst/clk_out1_clk_wiz_2
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    -4.294 r  u_video/mmcm_adv_inst_display_clocks/inst/clkout1_buf/O
                         net (fo=83, routed)          1.820    -2.474    u_video/inst_dvid/clk_out1
    SLICE_X161Y130       FDRE                                         r  u_video/inst_dvid/latched_green_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X161Y130       FDRE (Prop_fdre_C_Q)         0.456    -2.018 r  u_video/inst_dvid/latched_green_reg[2]/Q
                         net (fo=3, routed)           1.965    -0.053    u_video/inst_dvid/latched_green[2]
    SLICE_X162Y130       LUT3 (Prop_lut3_I2_O)        0.124     0.071 r  u_video/inst_dvid/shift_green[2]_i_1/O
                         net (fo=1, routed)           0.000     0.071    u_video/inst_dvid/shift_green_1[2]
    SLICE_X162Y130       FDRE                                         r  u_video/inst_dvid/shift_green_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_2 rise edge)
                                                      8.000     8.000 r  
    R4                   IBUF                         0.000     8.000 r  clk_IBUF_inst/O
                         net (fo=29, routed)          1.162     9.162    u_video/mmcm_adv_inst_display_clocks/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.674     1.488 r  u_video/mmcm_adv_inst_display_clocks/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.723     3.211    u_video/mmcm_adv_inst_display_clocks/inst/clk_out2_clk_wiz_2
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.302 r  u_video/mmcm_adv_inst_display_clocks/inst/clkout2_buf/O
                         net (fo=44, routed)          1.702     5.005    u_video/inst_dvid/clk_out2
    SLICE_X162Y130       FDRE                                         r  u_video/inst_dvid/shift_green_reg[2]/C
                         clock pessimism              0.313     5.318    
                         clock uncertainty           -0.215     5.103    
    SLICE_X162Y130       FDRE (Setup_fdre_C_D)        0.081     5.184    u_video/inst_dvid/shift_green_reg[2]
  -------------------------------------------------------------------
                         required time                          5.184    
                         arrival time                          -0.071    
  -------------------------------------------------------------------
                         slack                                  5.113    

Slack (MET) :             5.124ns  (required time - arrival time)
  Source:                 u_video/inst_dvid/latched_green_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_2  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            u_video/inst_dvid/shift_green_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_2  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_out2_clk_wiz_2
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (clk_out2_clk_wiz_2 rise@8.000ns - clk_out1_clk_wiz_2 rise@0.000ns)
  Data Path Delay:        2.571ns  (logic 0.606ns (23.568%)  route 1.965ns (76.432%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.208ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.995ns = ( 5.005 - 8.000 ) 
    Source Clock Delay      (SCD):    -2.474ns
    Clock Pessimism Removal (CPR):    0.313ns
  Clock Uncertainty:      0.215ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_2 rise edge)
                                                      0.000     0.000 r  
    R4                   IBUF                         0.000     0.000 r  clk_IBUF_inst/O
                         net (fo=29, routed)          1.233     1.233    u_video/mmcm_adv_inst_display_clocks/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.432    -6.199 r  u_video/mmcm_adv_inst_display_clocks/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.808    -4.390    u_video/mmcm_adv_inst_display_clocks/inst/clk_out1_clk_wiz_2
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    -4.294 r  u_video/mmcm_adv_inst_display_clocks/inst/clkout1_buf/O
                         net (fo=83, routed)          1.820    -2.474    u_video/inst_dvid/clk_out1
    SLICE_X161Y130       FDRE                                         r  u_video/inst_dvid/latched_green_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X161Y130       FDRE (Prop_fdre_C_Q)         0.456    -2.018 r  u_video/inst_dvid/latched_green_reg[2]/Q
                         net (fo=3, routed)           1.965    -0.053    u_video/inst_dvid/latched_green[2]
    SLICE_X162Y130       LUT3 (Prop_lut3_I2_O)        0.150     0.097 r  u_video/inst_dvid/shift_green[4]_i_1/O
                         net (fo=1, routed)           0.000     0.097    u_video/inst_dvid/shift_green_1[4]
    SLICE_X162Y130       FDRE                                         r  u_video/inst_dvid/shift_green_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_2 rise edge)
                                                      8.000     8.000 r  
    R4                   IBUF                         0.000     8.000 r  clk_IBUF_inst/O
                         net (fo=29, routed)          1.162     9.162    u_video/mmcm_adv_inst_display_clocks/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.674     1.488 r  u_video/mmcm_adv_inst_display_clocks/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.723     3.211    u_video/mmcm_adv_inst_display_clocks/inst/clk_out2_clk_wiz_2
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.302 r  u_video/mmcm_adv_inst_display_clocks/inst/clkout2_buf/O
                         net (fo=44, routed)          1.702     5.005    u_video/inst_dvid/clk_out2
    SLICE_X162Y130       FDRE                                         r  u_video/inst_dvid/shift_green_reg[4]/C
                         clock pessimism              0.313     5.318    
                         clock uncertainty           -0.215     5.103    
    SLICE_X162Y130       FDRE (Setup_fdre_C_D)        0.118     5.221    u_video/inst_dvid/shift_green_reg[4]
  -------------------------------------------------------------------
                         required time                          5.221    
                         arrival time                          -0.097    
  -------------------------------------------------------------------
                         slack                                  5.124    

Slack (MET) :             5.216ns  (required time - arrival time)
  Source:                 u_video/inst_dvid/latched_green_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_2  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            u_video/inst_dvid/shift_green_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_2  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_out2_clk_wiz_2
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (clk_out2_clk_wiz_2 rise@8.000ns - clk_out1_clk_wiz_2 rise@0.000ns)
  Data Path Delay:        2.479ns  (logic 0.612ns (24.684%)  route 1.867ns (75.316%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.208ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.995ns = ( 5.005 - 8.000 ) 
    Source Clock Delay      (SCD):    -2.474ns
    Clock Pessimism Removal (CPR):    0.313ns
  Clock Uncertainty:      0.215ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_2 rise edge)
                                                      0.000     0.000 r  
    R4                   IBUF                         0.000     0.000 r  clk_IBUF_inst/O
                         net (fo=29, routed)          1.233     1.233    u_video/mmcm_adv_inst_display_clocks/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.432    -6.199 r  u_video/mmcm_adv_inst_display_clocks/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.808    -4.390    u_video/mmcm_adv_inst_display_clocks/inst/clk_out1_clk_wiz_2
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    -4.294 r  u_video/mmcm_adv_inst_display_clocks/inst/clkout1_buf/O
                         net (fo=83, routed)          1.820    -2.474    u_video/inst_dvid/clk_out1
    SLICE_X161Y130       FDRE                                         r  u_video/inst_dvid/latched_green_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X161Y130       FDRE (Prop_fdre_C_Q)         0.456    -2.018 r  u_video/inst_dvid/latched_green_reg[1]/Q
                         net (fo=5, routed)           1.867    -0.151    u_video/inst_dvid/latched_green[1]
    SLICE_X162Y130       LUT3 (Prop_lut3_I2_O)        0.156     0.005 r  u_video/inst_dvid/shift_green[7]_i_1/O
                         net (fo=1, routed)           0.000     0.005    u_video/inst_dvid/shift_green_1[7]
    SLICE_X162Y130       FDRE                                         r  u_video/inst_dvid/shift_green_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_2 rise edge)
                                                      8.000     8.000 r  
    R4                   IBUF                         0.000     8.000 r  clk_IBUF_inst/O
                         net (fo=29, routed)          1.162     9.162    u_video/mmcm_adv_inst_display_clocks/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.674     1.488 r  u_video/mmcm_adv_inst_display_clocks/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.723     3.211    u_video/mmcm_adv_inst_display_clocks/inst/clk_out2_clk_wiz_2
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.302 r  u_video/mmcm_adv_inst_display_clocks/inst/clkout2_buf/O
                         net (fo=44, routed)          1.702     5.005    u_video/inst_dvid/clk_out2
    SLICE_X162Y130       FDRE                                         r  u_video/inst_dvid/shift_green_reg[7]/C
                         clock pessimism              0.313     5.318    
                         clock uncertainty           -0.215     5.103    
    SLICE_X162Y130       FDRE (Setup_fdre_C_D)        0.118     5.221    u_video/inst_dvid/shift_green_reg[7]
  -------------------------------------------------------------------
                         required time                          5.221    
                         arrival time                          -0.005    
  -------------------------------------------------------------------
                         slack                                  5.216    

Slack (MET) :             5.228ns  (required time - arrival time)
  Source:                 u_video/inst_dvid/latched_green_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_2  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            u_video/inst_dvid/shift_green_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_2  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_out2_clk_wiz_2
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (clk_out2_clk_wiz_2 rise@8.000ns - clk_out1_clk_wiz_2 rise@0.000ns)
  Data Path Delay:        2.428ns  (logic 0.580ns (23.885%)  route 1.848ns (76.115%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.208ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.995ns = ( 5.005 - 8.000 ) 
    Source Clock Delay      (SCD):    -2.474ns
    Clock Pessimism Removal (CPR):    0.313ns
  Clock Uncertainty:      0.215ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_2 rise edge)
                                                      0.000     0.000 r  
    R4                   IBUF                         0.000     0.000 r  clk_IBUF_inst/O
                         net (fo=29, routed)          1.233     1.233    u_video/mmcm_adv_inst_display_clocks/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.432    -6.199 r  u_video/mmcm_adv_inst_display_clocks/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.808    -4.390    u_video/mmcm_adv_inst_display_clocks/inst/clk_out1_clk_wiz_2
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    -4.294 r  u_video/mmcm_adv_inst_display_clocks/inst/clkout1_buf/O
                         net (fo=83, routed)          1.820    -2.474    u_video/inst_dvid/clk_out1
    SLICE_X161Y130       FDRE                                         r  u_video/inst_dvid/latched_green_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X161Y130       FDRE (Prop_fdre_C_Q)         0.456    -2.018 r  u_video/inst_dvid/latched_green_reg[1]/Q
                         net (fo=5, routed)           1.848    -0.170    u_video/inst_dvid/latched_green[1]
    SLICE_X162Y130       LUT3 (Prop_lut3_I2_O)        0.124    -0.046 r  u_video/inst_dvid/shift_green[3]_i_1/O
                         net (fo=1, routed)           0.000    -0.046    u_video/inst_dvid/shift_green_1[3]
    SLICE_X162Y130       FDRE                                         r  u_video/inst_dvid/shift_green_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_2 rise edge)
                                                      8.000     8.000 r  
    R4                   IBUF                         0.000     8.000 r  clk_IBUF_inst/O
                         net (fo=29, routed)          1.162     9.162    u_video/mmcm_adv_inst_display_clocks/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.674     1.488 r  u_video/mmcm_adv_inst_display_clocks/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.723     3.211    u_video/mmcm_adv_inst_display_clocks/inst/clk_out2_clk_wiz_2
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.302 r  u_video/mmcm_adv_inst_display_clocks/inst/clkout2_buf/O
                         net (fo=44, routed)          1.702     5.005    u_video/inst_dvid/clk_out2
    SLICE_X162Y130       FDRE                                         r  u_video/inst_dvid/shift_green_reg[3]/C
                         clock pessimism              0.313     5.318    
                         clock uncertainty           -0.215     5.103    
    SLICE_X162Y130       FDRE (Setup_fdre_C_D)        0.079     5.182    u_video/inst_dvid/shift_green_reg[3]
  -------------------------------------------------------------------
                         required time                          5.182    
                         arrival time                           0.046    
  -------------------------------------------------------------------
                         slack                                  5.228    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.134ns  (arrival time - required time)
  Source:                 u_video/inst_dvid/latched_blue_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_2  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            u_video/inst_dvid/shift_blue_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_2  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_out2_clk_wiz_2
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_2 rise@0.000ns - clk_out1_clk_wiz_2 rise@0.000ns)
  Data Path Delay:        0.777ns  (logic 0.226ns (29.072%)  route 0.551ns (70.928%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.322ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -1.335ns
    Source Clock Delay      (SCD):    -0.904ns
    Clock Pessimism Removal (CPR):    -0.753ns
  Clock Uncertainty:      0.215ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_2 rise edge)
                                                      0.000     0.000 r  
    R4                   IBUF                         0.000     0.000 r  clk_IBUF_inst/O
                         net (fo=29, routed)          0.440     0.440    u_video/mmcm_adv_inst_display_clocks/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.540    -2.099 r  u_video/mmcm_adv_inst_display_clocks/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.531    -1.568    u_video/mmcm_adv_inst_display_clocks/inst/clk_out1_clk_wiz_2
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.542 r  u_video/mmcm_adv_inst_display_clocks/inst/clkout1_buf/O
                         net (fo=83, routed)          0.639    -0.904    u_video/inst_dvid/clk_out1
    SLICE_X160Y129       FDRE                                         r  u_video/inst_dvid/latched_blue_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X160Y129       FDRE (Prop_fdre_C_Q)         0.128    -0.776 r  u_video/inst_dvid/latched_blue_reg[4]/Q
                         net (fo=2, routed)           0.551    -0.224    u_video/inst_dvid/latched_blue[4]
    SLICE_X161Y129       LUT3 (Prop_lut3_I2_O)        0.098    -0.126 r  u_video/inst_dvid/shift_blue[6]_i_1/O
                         net (fo=1, routed)           0.000    -0.126    u_video/inst_dvid/shift_blue_0[6]
    SLICE_X161Y129       FDRE                                         r  u_video/inst_dvid/shift_blue_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_2 rise edge)
                                                      0.000     0.000 r  
    R4                   IBUF                         0.000     0.000 r  clk_IBUF_inst/O
                         net (fo=29, routed)          0.480     0.480    u_video/mmcm_adv_inst_display_clocks/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.332    -2.852 r  u_video/mmcm_adv_inst_display_clocks/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.579    -2.274    u_video/mmcm_adv_inst_display_clocks/inst/clk_out2_clk_wiz_2
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -2.245 r  u_video/mmcm_adv_inst_display_clocks/inst/clkout2_buf/O
                         net (fo=44, routed)          0.910    -1.335    u_video/inst_dvid/clk_out2
    SLICE_X161Y129       FDRE                                         r  u_video/inst_dvid/shift_blue_reg[6]/C
                         clock pessimism              0.753    -0.582    
                         clock uncertainty            0.215    -0.368    
    SLICE_X161Y129       FDRE (Hold_fdre_C_D)         0.107    -0.261    u_video/inst_dvid/shift_blue_reg[6]
  -------------------------------------------------------------------
                         required time                          0.261    
                         arrival time                          -0.126    
  -------------------------------------------------------------------
                         slack                                  0.134    

Slack (MET) :             0.135ns  (arrival time - required time)
  Source:                 u_video/inst_dvid/latched_blue_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_2  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            u_video/inst_dvid/shift_blue_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_2  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_out2_clk_wiz_2
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_2 rise@0.000ns - clk_out1_clk_wiz_2 rise@0.000ns)
  Data Path Delay:        0.763ns  (logic 0.226ns (29.624%)  route 0.537ns (70.376%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.322ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -1.335ns
    Source Clock Delay      (SCD):    -0.904ns
    Clock Pessimism Removal (CPR):    -0.753ns
  Clock Uncertainty:      0.215ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_2 rise edge)
                                                      0.000     0.000 r  
    R4                   IBUF                         0.000     0.000 r  clk_IBUF_inst/O
                         net (fo=29, routed)          0.440     0.440    u_video/mmcm_adv_inst_display_clocks/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.540    -2.099 r  u_video/mmcm_adv_inst_display_clocks/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.531    -1.568    u_video/mmcm_adv_inst_display_clocks/inst/clk_out1_clk_wiz_2
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.542 r  u_video/mmcm_adv_inst_display_clocks/inst/clkout1_buf/O
                         net (fo=83, routed)          0.639    -0.904    u_video/inst_dvid/clk_out1
    SLICE_X160Y129       FDRE                                         r  u_video/inst_dvid/latched_blue_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X160Y129       FDRE (Prop_fdre_C_Q)         0.128    -0.776 r  u_video/inst_dvid/latched_blue_reg[2]/Q
                         net (fo=1, routed)           0.537    -0.239    u_video/inst_dvid/latched_blue[2]
    SLICE_X161Y129       LUT3 (Prop_lut3_I2_O)        0.098    -0.141 r  u_video/inst_dvid/shift_blue[2]_i_1/O
                         net (fo=1, routed)           0.000    -0.141    u_video/inst_dvid/shift_blue_0[2]
    SLICE_X161Y129       FDRE                                         r  u_video/inst_dvid/shift_blue_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_2 rise edge)
                                                      0.000     0.000 r  
    R4                   IBUF                         0.000     0.000 r  clk_IBUF_inst/O
                         net (fo=29, routed)          0.480     0.480    u_video/mmcm_adv_inst_display_clocks/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.332    -2.852 r  u_video/mmcm_adv_inst_display_clocks/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.579    -2.274    u_video/mmcm_adv_inst_display_clocks/inst/clk_out2_clk_wiz_2
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -2.245 r  u_video/mmcm_adv_inst_display_clocks/inst/clkout2_buf/O
                         net (fo=44, routed)          0.910    -1.335    u_video/inst_dvid/clk_out2
    SLICE_X161Y129       FDRE                                         r  u_video/inst_dvid/shift_blue_reg[2]/C
                         clock pessimism              0.753    -0.582    
                         clock uncertainty            0.215    -0.368    
    SLICE_X161Y129       FDRE (Hold_fdre_C_D)         0.092    -0.276    u_video/inst_dvid/shift_blue_reg[2]
  -------------------------------------------------------------------
                         required time                          0.276    
                         arrival time                          -0.141    
  -------------------------------------------------------------------
                         slack                                  0.135    

Slack (MET) :             0.149ns  (arrival time - required time)
  Source:                 u_video/inst_dvid/latched_blue_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_2  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            u_video/inst_dvid/shift_blue_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_2  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_out2_clk_wiz_2
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_2 rise@0.000ns - clk_out1_clk_wiz_2 rise@0.000ns)
  Data Path Delay:        0.777ns  (logic 0.226ns (29.072%)  route 0.551ns (70.928%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.322ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -1.335ns
    Source Clock Delay      (SCD):    -0.904ns
    Clock Pessimism Removal (CPR):    -0.753ns
  Clock Uncertainty:      0.215ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_2 rise edge)
                                                      0.000     0.000 r  
    R4                   IBUF                         0.000     0.000 r  clk_IBUF_inst/O
                         net (fo=29, routed)          0.440     0.440    u_video/mmcm_adv_inst_display_clocks/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.540    -2.099 r  u_video/mmcm_adv_inst_display_clocks/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.531    -1.568    u_video/mmcm_adv_inst_display_clocks/inst/clk_out1_clk_wiz_2
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.542 r  u_video/mmcm_adv_inst_display_clocks/inst/clkout1_buf/O
                         net (fo=83, routed)          0.639    -0.904    u_video/inst_dvid/clk_out1
    SLICE_X160Y129       FDRE                                         r  u_video/inst_dvid/latched_blue_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X160Y129       FDRE (Prop_fdre_C_Q)         0.128    -0.776 r  u_video/inst_dvid/latched_blue_reg[4]/Q
                         net (fo=2, routed)           0.551    -0.224    u_video/inst_dvid/latched_blue[4]
    SLICE_X161Y129       LUT3 (Prop_lut3_I2_O)        0.098    -0.126 r  u_video/inst_dvid/shift_blue[4]_i_1/O
                         net (fo=1, routed)           0.000    -0.126    u_video/inst_dvid/shift_blue_0[4]
    SLICE_X161Y129       FDRE                                         r  u_video/inst_dvid/shift_blue_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_2 rise edge)
                                                      0.000     0.000 r  
    R4                   IBUF                         0.000     0.000 r  clk_IBUF_inst/O
                         net (fo=29, routed)          0.480     0.480    u_video/mmcm_adv_inst_display_clocks/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.332    -2.852 r  u_video/mmcm_adv_inst_display_clocks/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.579    -2.274    u_video/mmcm_adv_inst_display_clocks/inst/clk_out2_clk_wiz_2
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -2.245 r  u_video/mmcm_adv_inst_display_clocks/inst/clkout2_buf/O
                         net (fo=44, routed)          0.910    -1.335    u_video/inst_dvid/clk_out2
    SLICE_X161Y129       FDRE                                         r  u_video/inst_dvid/shift_blue_reg[4]/C
                         clock pessimism              0.753    -0.582    
                         clock uncertainty            0.215    -0.368    
    SLICE_X161Y129       FDRE (Hold_fdre_C_D)         0.092    -0.276    u_video/inst_dvid/shift_blue_reg[4]
  -------------------------------------------------------------------
                         required time                          0.276    
                         arrival time                          -0.126    
  -------------------------------------------------------------------
                         slack                                  0.149    

Slack (MET) :             0.170ns  (arrival time - required time)
  Source:                 u_video/inst_dvid/latched_red_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_2  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            u_video/inst_dvid/shift_red_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_2  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_out2_clk_wiz_2
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_2 rise@0.000ns - clk_out1_clk_wiz_2 rise@0.000ns)
  Data Path Delay:        0.827ns  (logic 0.186ns (22.480%)  route 0.641ns (77.520%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.322ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -1.336ns
    Source Clock Delay      (SCD):    -0.905ns
    Clock Pessimism Removal (CPR):    -0.753ns
  Clock Uncertainty:      0.215ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_2 rise edge)
                                                      0.000     0.000 r  
    R4                   IBUF                         0.000     0.000 r  clk_IBUF_inst/O
                         net (fo=29, routed)          0.440     0.440    u_video/mmcm_adv_inst_display_clocks/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.540    -2.099 r  u_video/mmcm_adv_inst_display_clocks/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.531    -1.568    u_video/mmcm_adv_inst_display_clocks/inst/clk_out1_clk_wiz_2
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.542 r  u_video/mmcm_adv_inst_display_clocks/inst/clkout1_buf/O
                         net (fo=83, routed)          0.638    -0.905    u_video/inst_dvid/clk_out1
    SLICE_X161Y128       FDRE                                         r  u_video/inst_dvid/latched_red_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X161Y128       FDRE (Prop_fdre_C_Q)         0.141    -0.764 r  u_video/inst_dvid/latched_red_reg[2]/Q
                         net (fo=3, routed)           0.641    -0.122    u_video/inst_dvid/latched_red[2]
    SLICE_X162Y128       LUT3 (Prop_lut3_I2_O)        0.045    -0.077 r  u_video/inst_dvid/shift_red[6]_i_1/O
                         net (fo=1, routed)           0.000    -0.077    u_video/inst_dvid/shift_red[6]
    SLICE_X162Y128       FDRE                                         r  u_video/inst_dvid/shift_red_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_2 rise edge)
                                                      0.000     0.000 r  
    R4                   IBUF                         0.000     0.000 r  clk_IBUF_inst/O
                         net (fo=29, routed)          0.480     0.480    u_video/mmcm_adv_inst_display_clocks/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.332    -2.852 r  u_video/mmcm_adv_inst_display_clocks/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.579    -2.274    u_video/mmcm_adv_inst_display_clocks/inst/clk_out2_clk_wiz_2
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -2.245 r  u_video/mmcm_adv_inst_display_clocks/inst/clkout2_buf/O
                         net (fo=44, routed)          0.909    -1.336    u_video/inst_dvid/clk_out2
    SLICE_X162Y128       FDRE                                         r  u_video/inst_dvid/shift_red_reg[6]/C
                         clock pessimism              0.753    -0.583    
                         clock uncertainty            0.215    -0.369    
    SLICE_X162Y128       FDRE (Hold_fdre_C_D)         0.121    -0.248    u_video/inst_dvid/shift_red_reg[6]
  -------------------------------------------------------------------
                         required time                          0.248    
                         arrival time                          -0.077    
  -------------------------------------------------------------------
                         slack                                  0.170    

Slack (MET) :             0.191ns  (arrival time - required time)
  Source:                 u_video/inst_dvid/latched_blue_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_2  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            u_video/inst_dvid/shift_blue_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_2  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_out2_clk_wiz_2
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_2 rise@0.000ns - clk_out1_clk_wiz_2 rise@0.000ns)
  Data Path Delay:        0.834ns  (logic 0.224ns (26.843%)  route 0.610ns (73.157%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.322ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -1.335ns
    Source Clock Delay      (SCD):    -0.904ns
    Clock Pessimism Removal (CPR):    -0.753ns
  Clock Uncertainty:      0.215ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_2 rise edge)
                                                      0.000     0.000 r  
    R4                   IBUF                         0.000     0.000 r  clk_IBUF_inst/O
                         net (fo=29, routed)          0.440     0.440    u_video/mmcm_adv_inst_display_clocks/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.540    -2.099 r  u_video/mmcm_adv_inst_display_clocks/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.531    -1.568    u_video/mmcm_adv_inst_display_clocks/inst/clk_out1_clk_wiz_2
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.542 r  u_video/mmcm_adv_inst_display_clocks/inst/clkout1_buf/O
                         net (fo=83, routed)          0.639    -0.904    u_video/inst_dvid/clk_out1
    SLICE_X160Y129       FDRE                                         r  u_video/inst_dvid/latched_blue_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X160Y129       FDRE (Prop_fdre_C_Q)         0.128    -0.776 r  u_video/inst_dvid/latched_blue_reg[1]/Q
                         net (fo=4, routed)           0.610    -0.165    u_video/inst_dvid/latched_blue[1]
    SLICE_X161Y129       LUT3 (Prop_lut3_I2_O)        0.096    -0.069 r  u_video/inst_dvid/shift_blue[3]_i_1/O
                         net (fo=1, routed)           0.000    -0.069    u_video/inst_dvid/shift_blue_0[3]
    SLICE_X161Y129       FDRE                                         r  u_video/inst_dvid/shift_blue_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_2 rise edge)
                                                      0.000     0.000 r  
    R4                   IBUF                         0.000     0.000 r  clk_IBUF_inst/O
                         net (fo=29, routed)          0.480     0.480    u_video/mmcm_adv_inst_display_clocks/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.332    -2.852 r  u_video/mmcm_adv_inst_display_clocks/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.579    -2.274    u_video/mmcm_adv_inst_display_clocks/inst/clk_out2_clk_wiz_2
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -2.245 r  u_video/mmcm_adv_inst_display_clocks/inst/clkout2_buf/O
                         net (fo=44, routed)          0.910    -1.335    u_video/inst_dvid/clk_out2
    SLICE_X161Y129       FDRE                                         r  u_video/inst_dvid/shift_blue_reg[3]/C
                         clock pessimism              0.753    -0.582    
                         clock uncertainty            0.215    -0.368    
    SLICE_X161Y129       FDRE (Hold_fdre_C_D)         0.107    -0.261    u_video/inst_dvid/shift_blue_reg[3]
  -------------------------------------------------------------------
                         required time                          0.261    
                         arrival time                          -0.069    
  -------------------------------------------------------------------
                         slack                                  0.191    

Slack (MET) :             0.193ns  (arrival time - required time)
  Source:                 u_video/inst_dvid/latched_green_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_2  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            u_video/inst_dvid/shift_green_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_2  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_out2_clk_wiz_2
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_2 rise@0.000ns - clk_out1_clk_wiz_2 rise@0.000ns)
  Data Path Delay:        0.780ns  (logic 0.141ns (18.067%)  route 0.639ns (81.933%))
  Logic Levels:           0  
  Clock Path Skew:        0.321ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -1.339ns
    Source Clock Delay      (SCD):    -0.907ns
    Clock Pessimism Removal (CPR):    -0.753ns
  Clock Uncertainty:      0.215ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_2 rise edge)
                                                      0.000     0.000 r  
    R4                   IBUF                         0.000     0.000 r  clk_IBUF_inst/O
                         net (fo=29, routed)          0.440     0.440    u_video/mmcm_adv_inst_display_clocks/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.540    -2.099 r  u_video/mmcm_adv_inst_display_clocks/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.531    -1.568    u_video/mmcm_adv_inst_display_clocks/inst/clk_out1_clk_wiz_2
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.542 r  u_video/mmcm_adv_inst_display_clocks/inst/clkout1_buf/O
                         net (fo=83, routed)          0.636    -0.907    u_video/inst_dvid/clk_out1
    SLICE_X161Y126       FDRE                                         r  u_video/inst_dvid/latched_green_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X161Y126       FDRE (Prop_fdre_C_Q)         0.141    -0.766 r  u_video/inst_dvid/latched_green_reg[8]/Q
                         net (fo=1, routed)           0.639    -0.126    u_video/inst_dvid/latched_green[8]
    SLICE_X162Y126       FDRE                                         r  u_video/inst_dvid/shift_green_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_2 rise edge)
                                                      0.000     0.000 r  
    R4                   IBUF                         0.000     0.000 r  clk_IBUF_inst/O
                         net (fo=29, routed)          0.480     0.480    u_video/mmcm_adv_inst_display_clocks/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.332    -2.852 r  u_video/mmcm_adv_inst_display_clocks/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.579    -2.274    u_video/mmcm_adv_inst_display_clocks/inst/clk_out2_clk_wiz_2
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -2.245 r  u_video/mmcm_adv_inst_display_clocks/inst/clkout2_buf/O
                         net (fo=44, routed)          0.906    -1.339    u_video/inst_dvid/clk_out2
    SLICE_X162Y126       FDRE                                         r  u_video/inst_dvid/shift_green_reg[8]/C
                         clock pessimism              0.753    -0.586    
                         clock uncertainty            0.215    -0.372    
    SLICE_X162Y126       FDRE (Hold_fdre_C_D)         0.052    -0.320    u_video/inst_dvid/shift_green_reg[8]
  -------------------------------------------------------------------
                         required time                          0.320    
                         arrival time                          -0.126    
  -------------------------------------------------------------------
                         slack                                  0.193    

Slack (MET) :             0.206ns  (arrival time - required time)
  Source:                 u_video/inst_dvid/latched_blue_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_2  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            u_video/inst_dvid/shift_blue_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_2  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_out2_clk_wiz_2
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_2 rise@0.000ns - clk_out1_clk_wiz_2 rise@0.000ns)
  Data Path Delay:        0.834ns  (logic 0.227ns (27.231%)  route 0.607ns (72.769%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.322ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -1.335ns
    Source Clock Delay      (SCD):    -0.904ns
    Clock Pessimism Removal (CPR):    -0.753ns
  Clock Uncertainty:      0.215ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_2 rise edge)
                                                      0.000     0.000 r  
    R4                   IBUF                         0.000     0.000 r  clk_IBUF_inst/O
                         net (fo=29, routed)          0.440     0.440    u_video/mmcm_adv_inst_display_clocks/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.540    -2.099 r  u_video/mmcm_adv_inst_display_clocks/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.531    -1.568    u_video/mmcm_adv_inst_display_clocks/inst/clk_out1_clk_wiz_2
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.542 r  u_video/mmcm_adv_inst_display_clocks/inst/clkout1_buf/O
                         net (fo=83, routed)          0.639    -0.904    u_video/inst_dvid/clk_out1
    SLICE_X160Y129       FDRE                                         r  u_video/inst_dvid/latched_blue_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X160Y129       FDRE (Prop_fdre_C_Q)         0.128    -0.776 r  u_video/inst_dvid/latched_blue_reg[0]/Q
                         net (fo=1, routed)           0.607    -0.169    u_video/inst_dvid/latched_blue[0]
    SLICE_X161Y129       LUT3 (Prop_lut3_I2_O)        0.099    -0.070 r  u_video/inst_dvid/shift_blue[0]_i_1/O
                         net (fo=1, routed)           0.000    -0.070    u_video/inst_dvid/shift_blue_0[0]
    SLICE_X161Y129       FDRE                                         r  u_video/inst_dvid/shift_blue_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_2 rise edge)
                                                      0.000     0.000 r  
    R4                   IBUF                         0.000     0.000 r  clk_IBUF_inst/O
                         net (fo=29, routed)          0.480     0.480    u_video/mmcm_adv_inst_display_clocks/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.332    -2.852 r  u_video/mmcm_adv_inst_display_clocks/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.579    -2.274    u_video/mmcm_adv_inst_display_clocks/inst/clk_out2_clk_wiz_2
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -2.245 r  u_video/mmcm_adv_inst_display_clocks/inst/clkout2_buf/O
                         net (fo=44, routed)          0.910    -1.335    u_video/inst_dvid/clk_out2
    SLICE_X161Y129       FDRE                                         r  u_video/inst_dvid/shift_blue_reg[0]/C
                         clock pessimism              0.753    -0.582    
                         clock uncertainty            0.215    -0.368    
    SLICE_X161Y129       FDRE (Hold_fdre_C_D)         0.091    -0.277    u_video/inst_dvid/shift_blue_reg[0]
  -------------------------------------------------------------------
                         required time                          0.277    
                         arrival time                          -0.070    
  -------------------------------------------------------------------
                         slack                                  0.206    

Slack (MET) :             0.212ns  (arrival time - required time)
  Source:                 u_video/inst_dvid/latched_red_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_2  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            u_video/inst_dvid/shift_red_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_2  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_out2_clk_wiz_2
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_2 rise@0.000ns - clk_out1_clk_wiz_2 rise@0.000ns)
  Data Path Delay:        0.799ns  (logic 0.164ns (20.515%)  route 0.635ns (79.485%))
  Logic Levels:           0  
  Clock Path Skew:        0.321ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -1.337ns
    Source Clock Delay      (SCD):    -0.905ns
    Clock Pessimism Removal (CPR):    -0.753ns
  Clock Uncertainty:      0.215ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_2 rise edge)
                                                      0.000     0.000 r  
    R4                   IBUF                         0.000     0.000 r  clk_IBUF_inst/O
                         net (fo=29, routed)          0.440     0.440    u_video/mmcm_adv_inst_display_clocks/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.540    -2.099 r  u_video/mmcm_adv_inst_display_clocks/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.531    -1.568    u_video/mmcm_adv_inst_display_clocks/inst/clk_out1_clk_wiz_2
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.542 r  u_video/mmcm_adv_inst_display_clocks/inst/clkout1_buf/O
                         net (fo=83, routed)          0.638    -0.905    u_video/inst_dvid/clk_out1
    SLICE_X158Y129       FDRE                                         r  u_video/inst_dvid/latched_red_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X158Y129       FDRE (Prop_fdre_C_Q)         0.164    -0.741 r  u_video/inst_dvid/latched_red_reg[8]/Q
                         net (fo=1, routed)           0.635    -0.105    u_video/inst_dvid/latched_red[8]
    SLICE_X162Y127       FDRE                                         r  u_video/inst_dvid/shift_red_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_2 rise edge)
                                                      0.000     0.000 r  
    R4                   IBUF                         0.000     0.000 r  clk_IBUF_inst/O
                         net (fo=29, routed)          0.480     0.480    u_video/mmcm_adv_inst_display_clocks/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.332    -2.852 r  u_video/mmcm_adv_inst_display_clocks/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.579    -2.274    u_video/mmcm_adv_inst_display_clocks/inst/clk_out2_clk_wiz_2
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -2.245 r  u_video/mmcm_adv_inst_display_clocks/inst/clkout2_buf/O
                         net (fo=44, routed)          0.908    -1.337    u_video/inst_dvid/clk_out2
    SLICE_X162Y127       FDRE                                         r  u_video/inst_dvid/shift_red_reg[8]/C
                         clock pessimism              0.753    -0.584    
                         clock uncertainty            0.215    -0.370    
    SLICE_X162Y127       FDRE (Hold_fdre_C_D)         0.052    -0.318    u_video/inst_dvid/shift_red_reg[8]
  -------------------------------------------------------------------
                         required time                          0.318    
                         arrival time                          -0.105    
  -------------------------------------------------------------------
                         slack                                  0.212    

Slack (MET) :             0.225ns  (arrival time - required time)
  Source:                 u_video/inst_dvid/latched_blue_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_2  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            u_video/inst_dvid/shift_blue_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_2  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_out2_clk_wiz_2
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_2 rise@0.000ns - clk_out1_clk_wiz_2 rise@0.000ns)
  Data Path Delay:        0.765ns  (logic 0.128ns (16.733%)  route 0.637ns (83.267%))
  Logic Levels:           0  
  Clock Path Skew:        0.321ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -1.339ns
    Source Clock Delay      (SCD):    -0.907ns
    Clock Pessimism Removal (CPR):    -0.753ns
  Clock Uncertainty:      0.215ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_2 rise edge)
                                                      0.000     0.000 r  
    R4                   IBUF                         0.000     0.000 r  clk_IBUF_inst/O
                         net (fo=29, routed)          0.440     0.440    u_video/mmcm_adv_inst_display_clocks/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.540    -2.099 r  u_video/mmcm_adv_inst_display_clocks/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.531    -1.568    u_video/mmcm_adv_inst_display_clocks/inst/clk_out1_clk_wiz_2
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.542 r  u_video/mmcm_adv_inst_display_clocks/inst/clkout1_buf/O
                         net (fo=83, routed)          0.636    -0.907    u_video/inst_dvid/clk_out1
    SLICE_X161Y126       FDRE                                         r  u_video/inst_dvid/latched_blue_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X161Y126       FDRE (Prop_fdre_C_Q)         0.128    -0.779 r  u_video/inst_dvid/latched_blue_reg[8]/Q
                         net (fo=1, routed)           0.637    -0.142    u_video/inst_dvid/latched_blue[8]
    SLICE_X162Y126       FDRE                                         r  u_video/inst_dvid/shift_blue_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_2 rise edge)
                                                      0.000     0.000 r  
    R4                   IBUF                         0.000     0.000 r  clk_IBUF_inst/O
                         net (fo=29, routed)          0.480     0.480    u_video/mmcm_adv_inst_display_clocks/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.332    -2.852 r  u_video/mmcm_adv_inst_display_clocks/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.579    -2.274    u_video/mmcm_adv_inst_display_clocks/inst/clk_out2_clk_wiz_2
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -2.245 r  u_video/mmcm_adv_inst_display_clocks/inst/clkout2_buf/O
                         net (fo=44, routed)          0.906    -1.339    u_video/inst_dvid/clk_out2
    SLICE_X162Y126       FDRE                                         r  u_video/inst_dvid/shift_blue_reg[8]/C
                         clock pessimism              0.753    -0.586    
                         clock uncertainty            0.215    -0.372    
    SLICE_X162Y126       FDRE (Hold_fdre_C_D)         0.005    -0.367    u_video/inst_dvid/shift_blue_reg[8]
  -------------------------------------------------------------------
                         required time                          0.367    
                         arrival time                          -0.142    
  -------------------------------------------------------------------
                         slack                                  0.225    

Slack (MET) :             0.230ns  (arrival time - required time)
  Source:                 u_video/inst_dvid/latched_red_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_2  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            u_video/inst_dvid/shift_red_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_2  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_out2_clk_wiz_2
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_2 rise@0.000ns - clk_out1_clk_wiz_2 rise@0.000ns)
  Data Path Delay:        0.897ns  (logic 0.184ns (20.504%)  route 0.713ns (79.496%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.322ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -1.336ns
    Source Clock Delay      (SCD):    -0.905ns
    Clock Pessimism Removal (CPR):    -0.753ns
  Clock Uncertainty:      0.215ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_2 rise edge)
                                                      0.000     0.000 r  
    R4                   IBUF                         0.000     0.000 r  clk_IBUF_inst/O
                         net (fo=29, routed)          0.440     0.440    u_video/mmcm_adv_inst_display_clocks/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.540    -2.099 r  u_video/mmcm_adv_inst_display_clocks/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.531    -1.568    u_video/mmcm_adv_inst_display_clocks/inst/clk_out1_clk_wiz_2
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.542 r  u_video/mmcm_adv_inst_display_clocks/inst/clkout1_buf/O
                         net (fo=83, routed)          0.638    -0.905    u_video/inst_dvid/clk_out1
    SLICE_X161Y128       FDRE                                         r  u_video/inst_dvid/latched_red_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X161Y128       FDRE (Prop_fdre_C_Q)         0.141    -0.764 r  u_video/inst_dvid/latched_red_reg[2]/Q
                         net (fo=3, routed)           0.713    -0.050    u_video/inst_dvid/latched_red[2]
    SLICE_X162Y128       LUT3 (Prop_lut3_I2_O)        0.043    -0.007 r  u_video/inst_dvid/shift_red[4]_i_1/O
                         net (fo=1, routed)           0.000    -0.007    u_video/inst_dvid/shift_red[4]
    SLICE_X162Y128       FDRE                                         r  u_video/inst_dvid/shift_red_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_2 rise edge)
                                                      0.000     0.000 r  
    R4                   IBUF                         0.000     0.000 r  clk_IBUF_inst/O
                         net (fo=29, routed)          0.480     0.480    u_video/mmcm_adv_inst_display_clocks/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.332    -2.852 r  u_video/mmcm_adv_inst_display_clocks/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.579    -2.274    u_video/mmcm_adv_inst_display_clocks/inst/clk_out2_clk_wiz_2
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -2.245 r  u_video/mmcm_adv_inst_display_clocks/inst/clkout2_buf/O
                         net (fo=44, routed)          0.909    -1.336    u_video/inst_dvid/clk_out2
    SLICE_X162Y128       FDRE                                         r  u_video/inst_dvid/shift_red_reg[4]/C
                         clock pessimism              0.753    -0.583    
                         clock uncertainty            0.215    -0.369    
    SLICE_X162Y128       FDRE (Hold_fdre_C_D)         0.131    -0.238    u_video/inst_dvid/shift_red_reg[4]
  -------------------------------------------------------------------
                         required time                          0.238    
                         arrival time                          -0.007    
  -------------------------------------------------------------------
                         slack                                  0.230    





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  

Max Delay            68 Endpoints
Min Delay            68 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 btn[4]
                            (input port)
  Destination:            trig_volt/process_q_reg[9]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        14.641ns  (logic 2.031ns (13.875%)  route 12.610ns (86.125%))
  Logic Levels:           5  (IBUF=1 LUT4=2 LUT6=2)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    F15                                               0.000     0.000 f  btn[4] (IN)
                         net (fo=0)                   0.000     0.000    btn[4]
    F15                  IBUF (Prop_ibuf_I_O)         1.069     1.069 f  btn_IBUF[4]_inst/O
                         net (fo=4, routed)           9.390    10.460    trig_volt/btn_IBUF[1]
    SLICE_X156Y145       LUT4 (Prop_lut4_I0_O)        0.152    10.612 r  trig_volt/process_q[8]_i_4/O
                         net (fo=12, routed)          1.378    11.989    trig_volt/process_q12_out
    SLICE_X156Y142       LUT6 (Prop_lut6_I0_O)        0.332    12.321 r  trig_volt/process_q[1]_i_2__0/O
                         net (fo=4, routed)           0.820    13.141    trig_volt/process_q[1]_i_2__0_n_0
    SLICE_X157Y140       LUT4 (Prop_lut4_I2_O)        0.152    13.293 f  trig_volt/process_q[10]_i_3__0/O
                         net (fo=3, routed)           1.022    14.315    trig_volt/process_q[10]_i_3__0_n_0
    SLICE_X157Y142       LUT6 (Prop_lut6_I5_O)        0.326    14.641 r  trig_volt/process_q[9]_i_1/O
                         net (fo=1, routed)           0.000    14.641    trig_volt/process_q[9]_i_1_n_0
    SLICE_X157Y142       FDRE                                         r  trig_volt/process_q_reg[9]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 btn[4]
                            (input port)
  Destination:            trig_volt/process_q_reg[10]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        13.946ns  (logic 2.031ns (14.566%)  route 11.915ns (85.434%))
  Logic Levels:           5  (IBUF=1 LUT4=2 LUT6=2)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    F15                                               0.000     0.000 f  btn[4] (IN)
                         net (fo=0)                   0.000     0.000    btn[4]
    F15                  IBUF (Prop_ibuf_I_O)         1.069     1.069 f  btn_IBUF[4]_inst/O
                         net (fo=4, routed)           9.390    10.460    trig_volt/btn_IBUF[1]
    SLICE_X156Y145       LUT4 (Prop_lut4_I0_O)        0.152    10.612 r  trig_volt/process_q[8]_i_4/O
                         net (fo=12, routed)          1.378    11.989    trig_volt/process_q12_out
    SLICE_X156Y142       LUT6 (Prop_lut6_I0_O)        0.332    12.321 r  trig_volt/process_q[1]_i_2__0/O
                         net (fo=4, routed)           0.820    13.141    trig_volt/process_q[1]_i_2__0_n_0
    SLICE_X157Y140       LUT4 (Prop_lut4_I2_O)        0.152    13.293 f  trig_volt/process_q[10]_i_3__0/O
                         net (fo=3, routed)           0.327    13.620    trig_volt/process_q[10]_i_3__0_n_0
    SLICE_X156Y142       LUT6 (Prop_lut6_I5_O)        0.326    13.946 r  trig_volt/process_q[10]_i_1/O
                         net (fo=1, routed)           0.000    13.946    trig_volt/process_q[10]_i_1_n_0
    SLICE_X156Y142       FDRE                                         r  trig_volt/process_q_reg[10]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 btn[4]
                            (input port)
  Destination:            trig_volt/process_q_reg[5]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        13.939ns  (logic 2.031ns (14.574%)  route 11.907ns (85.426%))
  Logic Levels:           5  (IBUF=1 LUT4=2 LUT6=2)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    F15                                               0.000     0.000 f  btn[4] (IN)
                         net (fo=0)                   0.000     0.000    btn[4]
    F15                  IBUF (Prop_ibuf_I_O)         1.069     1.069 f  btn_IBUF[4]_inst/O
                         net (fo=4, routed)           9.390    10.460    trig_volt/btn_IBUF[1]
    SLICE_X156Y145       LUT4 (Prop_lut4_I0_O)        0.152    10.612 r  trig_volt/process_q[8]_i_4/O
                         net (fo=12, routed)          1.378    11.989    trig_volt/process_q12_out
    SLICE_X156Y142       LUT6 (Prop_lut6_I0_O)        0.332    12.321 r  trig_volt/process_q[1]_i_2__0/O
                         net (fo=4, routed)           0.820    13.141    trig_volt/process_q[1]_i_2__0_n_0
    SLICE_X157Y140       LUT4 (Prop_lut4_I2_O)        0.152    13.293 f  trig_volt/process_q[10]_i_3__0/O
                         net (fo=3, routed)           0.319    13.613    trig_volt/process_q[10]_i_3__0_n_0
    SLICE_X157Y142       LUT6 (Prop_lut6_I5_O)        0.326    13.939 r  trig_volt/process_q[5]_i_1/O
                         net (fo=1, routed)           0.000    13.939    trig_volt/process_q[5]_i_1_n_0
    SLICE_X157Y142       FDRE                                         r  trig_volt/process_q_reg[5]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 btn[4]
                            (input port)
  Destination:            trig_volt/process_q_reg[0]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        13.265ns  (logic 1.677ns (12.645%)  route 11.588ns (87.355%))
  Logic Levels:           4  (IBUF=1 LUT3=1 LUT4=1 LUT6=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    F15                                               0.000     0.000 f  btn[4] (IN)
                         net (fo=0)                   0.000     0.000    btn[4]
    F15                  IBUF (Prop_ibuf_I_O)         1.069     1.069 f  btn_IBUF[4]_inst/O
                         net (fo=4, routed)           9.390    10.460    trig_volt/btn_IBUF[1]
    SLICE_X156Y145       LUT4 (Prop_lut4_I0_O)        0.152    10.612 r  trig_volt/process_q[8]_i_4/O
                         net (fo=12, routed)          1.378    11.989    trig_volt/process_q12_out
    SLICE_X156Y142       LUT6 (Prop_lut6_I0_O)        0.332    12.321 r  trig_volt/process_q[1]_i_2__0/O
                         net (fo=4, routed)           0.820    13.141    trig_volt/process_q[1]_i_2__0_n_0
    SLICE_X157Y140       LUT3 (Prop_lut3_I1_O)        0.124    13.265 r  trig_volt/process_q[0]_i_1__0/O
                         net (fo=1, routed)           0.000    13.265    trig_volt/process_q[0]_i_1__0_n_0
    SLICE_X157Y140       FDRE                                         r  trig_volt/process_q_reg[0]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 btn[4]
                            (input port)
  Destination:            trig_volt/process_q_reg[1]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        13.040ns  (logic 1.677ns (12.863%)  route 11.363ns (87.137%))
  Logic Levels:           4  (IBUF=1 LUT3=1 LUT4=1 LUT6=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    F15                                               0.000     0.000 f  btn[4] (IN)
                         net (fo=0)                   0.000     0.000    btn[4]
    F15                  IBUF (Prop_ibuf_I_O)         1.069     1.069 f  btn_IBUF[4]_inst/O
                         net (fo=4, routed)           9.390    10.460    trig_volt/btn_IBUF[1]
    SLICE_X156Y145       LUT4 (Prop_lut4_I0_O)        0.152    10.612 r  trig_volt/process_q[8]_i_4/O
                         net (fo=12, routed)          1.378    11.989    trig_volt/process_q12_out
    SLICE_X156Y142       LUT6 (Prop_lut6_I0_O)        0.332    12.321 r  trig_volt/process_q[1]_i_2__0/O
                         net (fo=4, routed)           0.595    12.916    trig_volt/process_q[1]_i_2__0_n_0
    SLICE_X157Y140       LUT3 (Prop_lut3_I1_O)        0.124    13.040 r  trig_volt/process_q[1]_i_1__0/O
                         net (fo=1, routed)           0.000    13.040    trig_volt/process_q[1]_i_1__0_n_0
    SLICE_X157Y140       FDRE                                         r  trig_volt/process_q_reg[1]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 btn[4]
                            (input port)
  Destination:            trig_volt/process_q_reg[6]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        12.996ns  (logic 1.677ns (12.907%)  route 11.318ns (87.093%))
  Logic Levels:           4  (IBUF=1 LUT4=1 LUT5=1 LUT6=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    F15                                               0.000     0.000 f  btn[4] (IN)
                         net (fo=0)                   0.000     0.000    btn[4]
    F15                  IBUF (Prop_ibuf_I_O)         1.069     1.069 f  btn_IBUF[4]_inst/O
                         net (fo=4, routed)           9.390    10.460    trig_volt/btn_IBUF[1]
    SLICE_X156Y145       LUT4 (Prop_lut4_I0_O)        0.152    10.612 r  trig_volt/process_q[8]_i_4/O
                         net (fo=12, routed)          0.591    11.202    trig_volt/process_q12_out
    SLICE_X157Y142       LUT5 (Prop_lut5_I4_O)        0.332    11.534 r  trig_volt/process_q[8]_i_5/O
                         net (fo=9, routed)           1.338    12.872    trig_volt/process_q[8]_i_5_n_0
    SLICE_X156Y140       LUT6 (Prop_lut6_I2_O)        0.124    12.996 r  trig_volt/process_q[6]_i_1__0/O
                         net (fo=1, routed)           0.000    12.996    trig_volt/process_q[6]_i_1__0_n_0
    SLICE_X156Y140       FDRE                                         r  trig_volt/process_q_reg[6]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 btn[4]
                            (input port)
  Destination:            trig_volt/process_q_reg[3]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        12.884ns  (logic 1.677ns (13.019%)  route 11.207ns (86.981%))
  Logic Levels:           4  (IBUF=1 LUT4=1 LUT6=2)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    F15                                               0.000     0.000 r  btn[4] (IN)
                         net (fo=0)                   0.000     0.000    btn[4]
    F15                  IBUF (Prop_ibuf_I_O)         1.069     1.069 r  btn_IBUF[4]_inst/O
                         net (fo=4, routed)           9.390    10.460    trig_volt/btn_IBUF[1]
    SLICE_X156Y145       LUT4 (Prop_lut4_I0_O)        0.152    10.612 f  trig_volt/process_q[8]_i_4/O
                         net (fo=12, routed)          0.830    11.442    trig_volt/process_q12_out
    SLICE_X156Y142       LUT6 (Prop_lut6_I5_O)        0.332    11.774 r  trig_volt/process_q[8]_i_6/O
                         net (fo=6, routed)           0.986    12.760    trig_volt/process_q[8]_i_6_n_0
    SLICE_X157Y140       LUT6 (Prop_lut6_I4_O)        0.124    12.884 r  trig_volt/process_q[3]_i_1__0/O
                         net (fo=1, routed)           0.000    12.884    trig_volt/process_q[3]_i_1__0_n_0
    SLICE_X157Y140       FDRE                                         r  trig_volt/process_q_reg[3]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 btn[4]
                            (input port)
  Destination:            trig_volt/process_q_reg[7]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        12.695ns  (logic 1.677ns (13.213%)  route 11.018ns (86.787%))
  Logic Levels:           4  (IBUF=1 LUT4=1 LUT6=2)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    F15                                               0.000     0.000 r  btn[4] (IN)
                         net (fo=0)                   0.000     0.000    btn[4]
    F15                  IBUF (Prop_ibuf_I_O)         1.069     1.069 r  btn_IBUF[4]_inst/O
                         net (fo=4, routed)           9.390    10.460    trig_volt/btn_IBUF[1]
    SLICE_X156Y145       LUT4 (Prop_lut4_I0_O)        0.152    10.612 f  trig_volt/process_q[8]_i_4/O
                         net (fo=12, routed)          0.830    11.442    trig_volt/process_q12_out
    SLICE_X156Y142       LUT6 (Prop_lut6_I5_O)        0.332    11.774 r  trig_volt/process_q[8]_i_6/O
                         net (fo=6, routed)           0.797    12.571    trig_volt/process_q[8]_i_6_n_0
    SLICE_X156Y141       LUT6 (Prop_lut6_I3_O)        0.124    12.695 r  trig_volt/process_q[7]_i_1/O
                         net (fo=1, routed)           0.000    12.695    trig_volt/process_q[7]_i_1_n_0
    SLICE_X156Y141       FDRE                                         r  trig_volt/process_q_reg[7]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 btn[4]
                            (input port)
  Destination:            trig_volt/process_q_reg[2]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        12.664ns  (logic 1.677ns (13.246%)  route 10.986ns (86.754%))
  Logic Levels:           4  (IBUF=1 LUT4=1 LUT5=1 LUT6=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    F15                                               0.000     0.000 r  btn[4] (IN)
                         net (fo=0)                   0.000     0.000    btn[4]
    F15                  IBUF (Prop_ibuf_I_O)         1.069     1.069 r  btn_IBUF[4]_inst/O
                         net (fo=4, routed)           9.390    10.460    trig_volt/btn_IBUF[1]
    SLICE_X156Y145       LUT4 (Prop_lut4_I0_O)        0.152    10.612 f  trig_volt/process_q[8]_i_4/O
                         net (fo=12, routed)          0.830    11.442    trig_volt/process_q12_out
    SLICE_X156Y142       LUT6 (Prop_lut6_I5_O)        0.332    11.774 r  trig_volt/process_q[8]_i_6/O
                         net (fo=6, routed)           0.766    12.540    trig_volt/process_q[8]_i_6_n_0
    SLICE_X156Y140       LUT5 (Prop_lut5_I1_O)        0.124    12.664 r  trig_volt/process_q[2]_i_1__0/O
                         net (fo=1, routed)           0.000    12.664    trig_volt/process_q[2]_i_1__0_n_0
    SLICE_X156Y140       FDRE                                         r  trig_volt/process_q_reg[2]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 btn[4]
                            (input port)
  Destination:            trig_volt/process_q_reg[4]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        12.656ns  (logic 1.677ns (13.254%)  route 10.979ns (86.746%))
  Logic Levels:           4  (IBUF=1 LUT4=1 LUT6=2)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    F15                                               0.000     0.000 r  btn[4] (IN)
                         net (fo=0)                   0.000     0.000    btn[4]
    F15                  IBUF (Prop_ibuf_I_O)         1.069     1.069 r  btn_IBUF[4]_inst/O
                         net (fo=4, routed)           9.390    10.460    trig_volt/btn_IBUF[1]
    SLICE_X156Y145       LUT4 (Prop_lut4_I0_O)        0.152    10.612 f  trig_volt/process_q[8]_i_4/O
                         net (fo=12, routed)          0.830    11.442    trig_volt/process_q12_out
    SLICE_X156Y142       LUT6 (Prop_lut6_I5_O)        0.332    11.774 r  trig_volt/process_q[8]_i_6/O
                         net (fo=6, routed)           0.758    12.532    trig_volt/process_q[8]_i_6_n_0
    SLICE_X157Y140       LUT6 (Prop_lut6_I3_O)        0.124    12.656 r  trig_volt/process_q[4]_i_1__0/O
                         net (fo=1, routed)           0.000    12.656    trig_volt/process_q[4]_i_1__0_n_0
    SLICE_X157Y140       FDRE                                         r  trig_volt/process_q_reg[4]/D
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 trig_volt/process_q_reg[1]/C
                            (rising edge-triggered cell FDRE)
  Destination:            trig_volt/process_q_reg[2]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.302ns  (logic 0.186ns (61.607%)  route 0.116ns (38.393%))
  Logic Levels:           2  (FDRE=1 LUT5=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X157Y140       FDRE                         0.000     0.000 r  trig_volt/process_q_reg[1]/C
    SLICE_X157Y140       FDRE (Prop_fdre_C_Q)         0.141     0.141 r  trig_volt/process_q_reg[1]/Q
                         net (fo=12, routed)          0.116     0.257    trig_volt/process_q_reg[9]_0[1]
    SLICE_X156Y140       LUT5 (Prop_lut5_I3_O)        0.045     0.302 r  trig_volt/process_q[2]_i_1__0/O
                         net (fo=1, routed)           0.000     0.302    trig_volt/process_q[2]_i_1__0_n_0
    SLICE_X156Y140       FDRE                                         r  trig_volt/process_q_reg[2]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 trig_volt/process_q_reg[0]/C
                            (rising edge-triggered cell FDRE)
  Destination:            trig_volt/process_q_reg[0]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.354ns  (logic 0.186ns (52.507%)  route 0.168ns (47.493%))
  Logic Levels:           2  (FDRE=1 LUT3=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X157Y140       FDRE                         0.000     0.000 r  trig_volt/process_q_reg[0]/C
    SLICE_X157Y140       FDRE (Prop_fdre_C_Q)         0.141     0.141 r  trig_volt/process_q_reg[0]/Q
                         net (fo=2, routed)           0.168     0.309    trig_volt/process_q_reg[9]_0[0]
    SLICE_X157Y140       LUT3 (Prop_lut3_I0_O)        0.045     0.354 r  trig_volt/process_q[0]_i_1__0/O
                         net (fo=1, routed)           0.000     0.354    trig_volt/process_q[0]_i_1__0_n_0
    SLICE_X157Y140       FDRE                                         r  trig_volt/process_q_reg[0]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 trig_volt/process_q_reg[3]/C
                            (rising edge-triggered cell FDRE)
  Destination:            trig_volt/process_q_reg[3]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.362ns  (logic 0.186ns (51.430%)  route 0.176ns (48.570%))
  Logic Levels:           2  (FDRE=1 LUT6=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X157Y140       FDRE                         0.000     0.000 r  trig_volt/process_q_reg[3]/C
    SLICE_X157Y140       FDRE (Prop_fdre_C_Q)         0.141     0.141 r  trig_volt/process_q_reg[3]/Q
                         net (fo=10, routed)          0.176     0.317    trig_volt/process_q_reg[9]_0[3]
    SLICE_X157Y140       LUT6 (Prop_lut6_I3_O)        0.045     0.362 r  trig_volt/process_q[3]_i_1__0/O
                         net (fo=1, routed)           0.000     0.362    trig_volt/process_q[3]_i_1__0_n_0
    SLICE_X157Y140       FDRE                                         r  trig_volt/process_q_reg[3]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 trig_time/process_q_reg[5]/C
                            (rising edge-triggered cell FDRE)
  Destination:            trig_time/process_q_reg[5]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.366ns  (logic 0.186ns (50.768%)  route 0.180ns (49.232%))
  Logic Levels:           2  (FDRE=1 LUT6=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X159Y141       FDRE                         0.000     0.000 r  trig_time/process_q_reg[5]/C
    SLICE_X159Y141       FDRE (Prop_fdre_C_Q)         0.141     0.141 r  trig_time/process_q_reg[5]/Q
                         net (fo=8, routed)           0.180     0.321    trig_time/process_q_reg[9]_0[5]
    SLICE_X159Y141       LUT6 (Prop_lut6_I1_O)        0.045     0.366 r  trig_time/process_q[5]_i_1/O
                         net (fo=1, routed)           0.000     0.366    trig_time/process_q[5]_i_1_n_0
    SLICE_X159Y141       FDRE                                         r  trig_time/process_q_reg[5]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 trig_volt/process_q_reg[6]/C
                            (rising edge-triggered cell FDRE)
  Destination:            trig_volt/process_q_reg[6]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.370ns  (logic 0.186ns (50.327%)  route 0.184ns (49.673%))
  Logic Levels:           2  (FDRE=1 LUT6=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X156Y140       FDRE                         0.000     0.000 r  trig_volt/process_q_reg[6]/C
    SLICE_X156Y140       FDRE (Prop_fdre_C_Q)         0.141     0.141 r  trig_volt/process_q_reg[6]/Q
                         net (fo=10, routed)          0.184     0.325    trig_volt/process_q_reg[9]_0[6]
    SLICE_X156Y140       LUT6 (Prop_lut6_I4_O)        0.045     0.370 r  trig_volt/process_q[6]_i_1__0/O
                         net (fo=1, routed)           0.000     0.370    trig_volt/process_q[6]_i_1__0_n_0
    SLICE_X156Y140       FDRE                                         r  trig_volt/process_q_reg[6]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 trig_time/process_q_reg[1]/C
                            (rising edge-triggered cell FDRE)
  Destination:            trig_time/process_q_reg[1]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.375ns  (logic 0.183ns (48.860%)  route 0.192ns (51.140%))
  Logic Levels:           2  (FDRE=1 LUT3=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X161Y143       FDRE                         0.000     0.000 r  trig_time/process_q_reg[1]/C
    SLICE_X161Y143       FDRE (Prop_fdre_C_Q)         0.141     0.141 f  trig_time/process_q_reg[1]/Q
                         net (fo=12, routed)          0.192     0.333    trig_time/process_q_reg[9]_0[1]
    SLICE_X161Y143       LUT3 (Prop_lut3_I0_O)        0.042     0.375 r  trig_time/process_q[1]_i_1/O
                         net (fo=1, routed)           0.000     0.375    trig_time/process_q[1]_i_1_n_0
    SLICE_X161Y143       FDRE                                         r  trig_time/process_q_reg[1]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 trig_time/process_q_reg[4]/C
                            (rising edge-triggered cell FDRE)
  Destination:            trig_time/process_q_reg[4]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.377ns  (logic 0.186ns (49.293%)  route 0.191ns (50.707%))
  Logic Levels:           2  (FDRE=1 LUT6=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X161Y142       FDRE                         0.000     0.000 r  trig_time/process_q_reg[4]/C
    SLICE_X161Y142       FDRE (Prop_fdre_C_Q)         0.141     0.141 r  trig_time/process_q_reg[4]/Q
                         net (fo=10, routed)          0.191     0.332    trig_time/process_q_reg[9]_0[4]
    SLICE_X161Y142       LUT6 (Prop_lut6_I2_O)        0.045     0.377 r  trig_time/process_q[4]_i_1/O
                         net (fo=1, routed)           0.000     0.377    trig_time/process_q[4]_i_1_n_0
    SLICE_X161Y142       FDRE                                         r  trig_time/process_q_reg[4]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 trig_time/process_q_reg[1]/C
                            (rising edge-triggered cell FDRE)
  Destination:            trig_time/process_q_reg[2]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.380ns  (logic 0.186ns (49.007%)  route 0.194ns (50.993%))
  Logic Levels:           2  (FDRE=1 LUT5=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X161Y143       FDRE                         0.000     0.000 r  trig_time/process_q_reg[1]/C
    SLICE_X161Y143       FDRE (Prop_fdre_C_Q)         0.141     0.141 r  trig_time/process_q_reg[1]/Q
                         net (fo=12, routed)          0.194     0.335    trig_time/process_q_reg[9]_0[1]
    SLICE_X161Y143       LUT5 (Prop_lut5_I3_O)        0.045     0.380 r  trig_time/process_q[2]_i_1/O
                         net (fo=1, routed)           0.000     0.380    trig_time/process_q[2]_i_1_n_0
    SLICE_X161Y143       FDRE                                         r  trig_time/process_q_reg[2]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 trig_volt/process_q_reg[10]/C
                            (rising edge-triggered cell FDRE)
  Destination:            trig_volt/process_q_reg[10]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.382ns  (logic 0.186ns (48.738%)  route 0.196ns (51.262%))
  Logic Levels:           2  (FDRE=1 LUT6=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X156Y142       FDRE                         0.000     0.000 r  trig_volt/process_q_reg[10]/C
    SLICE_X156Y142       FDRE (Prop_fdre_C_Q)         0.141     0.141 r  trig_volt/process_q_reg[10]/Q
                         net (fo=6, routed)           0.196     0.337    trig_volt/trigger[v][10]
    SLICE_X156Y142       LUT6 (Prop_lut6_I0_O)        0.045     0.382 r  trig_volt/process_q[10]_i_1/O
                         net (fo=1, routed)           0.000     0.382    trig_volt/process_q[10]_i_1_n_0
    SLICE_X156Y142       FDRE                                         r  trig_volt/process_q_reg[10]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 trig_time/process_q_reg[6]/C
                            (rising edge-triggered cell FDRE)
  Destination:            trig_time/process_q_reg[6]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.383ns  (logic 0.186ns (48.581%)  route 0.197ns (51.419%))
  Logic Levels:           2  (FDRE=1 LUT6=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X160Y141       FDRE                         0.000     0.000 r  trig_time/process_q_reg[6]/C
    SLICE_X160Y141       FDRE (Prop_fdre_C_Q)         0.141     0.141 r  trig_time/process_q_reg[6]/Q
                         net (fo=7, routed)           0.197     0.338    trig_time/process_q_reg[9]_0[6]
    SLICE_X160Y141       LUT6 (Prop_lut6_I1_O)        0.045     0.383 r  trig_time/process_q[6]_i_1/O
                         net (fo=1, routed)           0.000     0.383    trig_time/process_q[6]_i_1_n_0
    SLICE_X160Y141       FDRE                                         r  trig_time/process_q_reg[6]/D
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  clk_out2_clk_wiz_2
  To Clock:  

Max Delay             8 Endpoints
Min Delay             8 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 u_video/inst_dvid/ODDR2_red/C
                            (falling edge-triggered cell ODDR clocked by clk_out2_clk_wiz_2  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            tmdsb[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        2.370ns  (logic 2.369ns (99.958%)  route 0.001ns (0.042%))
  Logic Levels:           1  (OBUFDS=1)
  Clock Uncertainty:      0.166ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.125ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_2 fall edge)
                                                      4.000     4.000 f  
    R4                   IBUF                         0.000     4.000 f  clk_IBUF_inst/O
                         net (fo=29, routed)          1.233     5.233    u_video/mmcm_adv_inst_display_clocks/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.432    -2.199 f  u_video/mmcm_adv_inst_display_clocks/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.808    -0.390    u_video/mmcm_adv_inst_display_clocks/inst/clk_out2_clk_wiz_2
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -0.294 f  u_video/mmcm_adv_inst_display_clocks/inst/clkout2_buf/O
                         net (fo=44, routed)          1.831     1.537    u_video/inst_dvid/clk_out2
    OLOGIC_X1Y134        ODDR                                         f  u_video/inst_dvid/ODDR2_red/C
  -------------------------------------------------------------------    -------------------
    OLOGIC_X1Y134        ODDR (Prop_oddr_C_Q)         0.472     2.009 r  u_video/inst_dvid/ODDR2_red/Q
                         net (fo=1, routed)           0.001     2.010    u_video/red_s
    AB3                  OBUFDS (Prop_obufds_I_OB)    1.897     3.907 r  u_video/OBUFDS_green/OB
                         net (fo=0)                   0.000     3.907    tmdsb[2]
    AB2                                                               r  tmdsb[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 u_video/inst_dvid/ODDR2_green/C
                            (falling edge-triggered cell ODDR clocked by clk_out2_clk_wiz_2  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            tmdsb[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        2.369ns  (logic 2.368ns (99.958%)  route 0.001ns (0.042%))
  Logic Levels:           1  (OBUFDS=1)
  Clock Uncertainty:      0.166ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.125ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_2 fall edge)
                                                      4.000     4.000 f  
    R4                   IBUF                         0.000     4.000 f  clk_IBUF_inst/O
                         net (fo=29, routed)          1.233     5.233    u_video/mmcm_adv_inst_display_clocks/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.432    -2.199 f  u_video/mmcm_adv_inst_display_clocks/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.808    -0.390    u_video/mmcm_adv_inst_display_clocks/inst/clk_out2_clk_wiz_2
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -0.294 f  u_video/mmcm_adv_inst_display_clocks/inst/clkout2_buf/O
                         net (fo=44, routed)          1.832     1.538    u_video/inst_dvid/clk_out2
    OLOGIC_X1Y136        ODDR                                         f  u_video/inst_dvid/ODDR2_green/C
  -------------------------------------------------------------------    -------------------
    OLOGIC_X1Y136        ODDR (Prop_oddr_C_Q)         0.472     2.010 r  u_video/inst_dvid/ODDR2_green/Q
                         net (fo=1, routed)           0.001     2.011    u_video/green_s
    AA1                  OBUFDS (Prop_obufds_I_OB)    1.896     3.906 r  u_video/OBUFDS_red/OB
                         net (fo=0)                   0.000     3.906    tmdsb[1]
    AB1                                                               r  tmdsb[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 u_video/inst_dvid/ODDR2_red/C
                            (falling edge-triggered cell ODDR clocked by clk_out2_clk_wiz_2  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            tmds[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        2.369ns  (logic 2.368ns (99.958%)  route 0.001ns (0.042%))
  Logic Levels:           1  (OBUFDS=1)
  Clock Uncertainty:      0.166ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.125ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_2 fall edge)
                                                      4.000     4.000 f  
    R4                   IBUF                         0.000     4.000 f  clk_IBUF_inst/O
                         net (fo=29, routed)          1.233     5.233    u_video/mmcm_adv_inst_display_clocks/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.432    -2.199 f  u_video/mmcm_adv_inst_display_clocks/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.808    -0.390    u_video/mmcm_adv_inst_display_clocks/inst/clk_out2_clk_wiz_2
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -0.294 f  u_video/mmcm_adv_inst_display_clocks/inst/clkout2_buf/O
                         net (fo=44, routed)          1.831     1.537    u_video/inst_dvid/clk_out2
    OLOGIC_X1Y134        ODDR                                         f  u_video/inst_dvid/ODDR2_red/C
  -------------------------------------------------------------------    -------------------
    OLOGIC_X1Y134        ODDR (Prop_oddr_C_Q)         0.472     2.009 r  u_video/inst_dvid/ODDR2_red/Q
                         net (fo=1, routed)           0.001     2.010    u_video/red_s
    AB3                  OBUFDS (Prop_obufds_I_O)     1.896     3.906 r  u_video/OBUFDS_green/O
                         net (fo=0)                   0.000     3.906    tmds[2]
    AB3                                                               r  tmds[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 u_video/inst_dvid/ODDR2_green/C
                            (falling edge-triggered cell ODDR clocked by clk_out2_clk_wiz_2  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            tmds[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        2.368ns  (logic 2.367ns (99.958%)  route 0.001ns (0.042%))
  Logic Levels:           1  (OBUFDS=1)
  Clock Uncertainty:      0.166ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.125ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_2 fall edge)
                                                      4.000     4.000 f  
    R4                   IBUF                         0.000     4.000 f  clk_IBUF_inst/O
                         net (fo=29, routed)          1.233     5.233    u_video/mmcm_adv_inst_display_clocks/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.432    -2.199 f  u_video/mmcm_adv_inst_display_clocks/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.808    -0.390    u_video/mmcm_adv_inst_display_clocks/inst/clk_out2_clk_wiz_2
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -0.294 f  u_video/mmcm_adv_inst_display_clocks/inst/clkout2_buf/O
                         net (fo=44, routed)          1.832     1.538    u_video/inst_dvid/clk_out2
    OLOGIC_X1Y136        ODDR                                         f  u_video/inst_dvid/ODDR2_green/C
  -------------------------------------------------------------------    -------------------
    OLOGIC_X1Y136        ODDR (Prop_oddr_C_Q)         0.472     2.010 r  u_video/inst_dvid/ODDR2_green/Q
                         net (fo=1, routed)           0.001     2.011    u_video/green_s
    AA1                  OBUFDS (Prop_obufds_I_O)     1.895     3.905 r  u_video/OBUFDS_red/O
                         net (fo=0)                   0.000     3.905    tmds[1]
    AA1                                                               r  tmds[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 u_video/inst_dvid/ODDR2_blue/C
                            (falling edge-triggered cell ODDR clocked by clk_out2_clk_wiz_2  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            tmdsb[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        2.358ns  (logic 2.357ns (99.958%)  route 0.001ns (0.042%))
  Logic Levels:           1  (OBUFDS=1)
  Clock Uncertainty:      0.166ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.125ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_2 fall edge)
                                                      4.000     4.000 f  
    R4                   IBUF                         0.000     4.000 f  clk_IBUF_inst/O
                         net (fo=29, routed)          1.233     5.233    u_video/mmcm_adv_inst_display_clocks/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.432    -2.199 f  u_video/mmcm_adv_inst_display_clocks/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.808    -0.390    u_video/mmcm_adv_inst_display_clocks/inst/clk_out2_clk_wiz_2
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -0.294 f  u_video/mmcm_adv_inst_display_clocks/inst/clkout2_buf/O
                         net (fo=44, routed)          1.835     1.541    u_video/inst_dvid/clk_out2
    OLOGIC_X1Y140        ODDR                                         f  u_video/inst_dvid/ODDR2_blue/C
  -------------------------------------------------------------------    -------------------
    OLOGIC_X1Y140        ODDR (Prop_oddr_C_Q)         0.472     2.013 r  u_video/inst_dvid/ODDR2_blue/Q
                         net (fo=1, routed)           0.001     2.014    u_video/blue_s
    W1                   OBUFDS (Prop_obufds_I_OB)    1.885     3.898 r  u_video/OBUFDS_blue/OB
                         net (fo=0)                   0.000     3.898    tmdsb[0]
    Y1                                                                r  tmdsb[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 u_video/inst_dvid/ODDR2_blue/C
                            (falling edge-triggered cell ODDR clocked by clk_out2_clk_wiz_2  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            tmds[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        2.357ns  (logic 2.356ns (99.958%)  route 0.001ns (0.042%))
  Logic Levels:           1  (OBUFDS=1)
  Clock Uncertainty:      0.166ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.125ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_2 fall edge)
                                                      4.000     4.000 f  
    R4                   IBUF                         0.000     4.000 f  clk_IBUF_inst/O
                         net (fo=29, routed)          1.233     5.233    u_video/mmcm_adv_inst_display_clocks/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.432    -2.199 f  u_video/mmcm_adv_inst_display_clocks/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.808    -0.390    u_video/mmcm_adv_inst_display_clocks/inst/clk_out2_clk_wiz_2
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -0.294 f  u_video/mmcm_adv_inst_display_clocks/inst/clkout2_buf/O
                         net (fo=44, routed)          1.835     1.541    u_video/inst_dvid/clk_out2
    OLOGIC_X1Y140        ODDR                                         f  u_video/inst_dvid/ODDR2_blue/C
  -------------------------------------------------------------------    -------------------
    OLOGIC_X1Y140        ODDR (Prop_oddr_C_Q)         0.472     2.013 r  u_video/inst_dvid/ODDR2_blue/Q
                         net (fo=1, routed)           0.001     2.014    u_video/blue_s
    W1                   OBUFDS (Prop_obufds_I_O)     1.884     3.897 r  u_video/OBUFDS_blue/O
                         net (fo=0)                   0.000     3.897    tmds[0]
    W1                                                                r  tmds[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 u_video/inst_dvid/ODDR2_clock/C
                            (falling edge-triggered cell ODDR clocked by clk_out2_clk_wiz_2  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            tmdsb[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        2.341ns  (logic 2.340ns (99.957%)  route 0.001ns (0.043%))
  Logic Levels:           1  (OBUFDS=1)
  Clock Uncertainty:      0.166ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.125ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_2 fall edge)
                                                      4.000     4.000 f  
    R4                   IBUF                         0.000     4.000 f  clk_IBUF_inst/O
                         net (fo=29, routed)          1.233     5.233    u_video/mmcm_adv_inst_display_clocks/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.432    -2.199 f  u_video/mmcm_adv_inst_display_clocks/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.808    -0.390    u_video/mmcm_adv_inst_display_clocks/inst/clk_out2_clk_wiz_2
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -0.294 f  u_video/mmcm_adv_inst_display_clocks/inst/clkout2_buf/O
                         net (fo=44, routed)          1.838     1.544    u_video/inst_dvid/clk_out2
    OLOGIC_X1Y148        ODDR                                         f  u_video/inst_dvid/ODDR2_clock/C
  -------------------------------------------------------------------    -------------------
    OLOGIC_X1Y148        ODDR (Prop_oddr_C_Q)         0.472     2.016 r  u_video/inst_dvid/ODDR2_clock/Q
                         net (fo=1, routed)           0.001     2.016    u_video/clock_s
    T1                   OBUFDS (Prop_obufds_I_OB)    1.868     3.885 r  u_video/OBUFDS_clock/OB
                         net (fo=0)                   0.000     3.885    tmdsb[3]
    U1                                                                r  tmdsb[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 u_video/inst_dvid/ODDR2_clock/C
                            (falling edge-triggered cell ODDR clocked by clk_out2_clk_wiz_2  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            tmds[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        2.340ns  (logic 2.339ns (99.957%)  route 0.001ns (0.043%))
  Logic Levels:           1  (OBUFDS=1)
  Clock Uncertainty:      0.166ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.125ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_2 fall edge)
                                                      4.000     4.000 f  
    R4                   IBUF                         0.000     4.000 f  clk_IBUF_inst/O
                         net (fo=29, routed)          1.233     5.233    u_video/mmcm_adv_inst_display_clocks/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.432    -2.199 f  u_video/mmcm_adv_inst_display_clocks/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.808    -0.390    u_video/mmcm_adv_inst_display_clocks/inst/clk_out2_clk_wiz_2
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -0.294 f  u_video/mmcm_adv_inst_display_clocks/inst/clkout2_buf/O
                         net (fo=44, routed)          1.838     1.544    u_video/inst_dvid/clk_out2
    OLOGIC_X1Y148        ODDR                                         f  u_video/inst_dvid/ODDR2_clock/C
  -------------------------------------------------------------------    -------------------
    OLOGIC_X1Y148        ODDR (Prop_oddr_C_Q)         0.472     2.016 r  u_video/inst_dvid/ODDR2_clock/Q
                         net (fo=1, routed)           0.001     2.016    u_video/clock_s
    T1                   OBUFDS (Prop_obufds_I_O)     1.867     3.884 r  u_video/OBUFDS_clock/O
                         net (fo=0)                   0.000     3.884    tmds[3]
    T1                                                                r  tmds[3] (OUT)
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 u_video/inst_dvid/ODDR2_clock/C
                            (rising edge-triggered cell ODDR clocked by clk_out2_clk_wiz_2  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            tmds[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Slow Process Corner
  Data Path Delay:        2.161ns  (logic 2.160ns (99.954%)  route 0.001ns (0.046%))
  Logic Levels:           1  (OBUFDS=1)
  Clock Uncertainty:      0.166ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.125ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_2 rise edge)
                                                      0.000     0.000 r  
    R4                   IBUF                         0.000     0.000 r  clk_IBUF_inst/O
                         net (fo=29, routed)          1.162     1.162    u_video/mmcm_adv_inst_display_clocks/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.674    -6.512 r  u_video/mmcm_adv_inst_display_clocks/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.723    -4.788    u_video/mmcm_adv_inst_display_clocks/inst/clk_out2_clk_wiz_2
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    -4.697 r  u_video/mmcm_adv_inst_display_clocks/inst/clkout2_buf/O
                         net (fo=44, routed)          1.693    -3.005    u_video/inst_dvid/clk_out2
    OLOGIC_X1Y148        ODDR                                         r  u_video/inst_dvid/ODDR2_clock/C
  -------------------------------------------------------------------    -------------------
    OLOGIC_X1Y148        ODDR (Prop_oddr_C_Q)         0.411    -2.594 r  u_video/inst_dvid/ODDR2_clock/Q
                         net (fo=1, routed)           0.001    -2.593    u_video/clock_s
    T1                   OBUFDS (Prop_obufds_I_O)     1.749    -0.844 r  u_video/OBUFDS_clock/O
                         net (fo=0)                   0.000    -0.844    tmds[3]
    T1                                                                r  tmds[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 u_video/inst_dvid/ODDR2_clock/C
                            (rising edge-triggered cell ODDR clocked by clk_out2_clk_wiz_2  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            tmdsb[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Slow Process Corner
  Data Path Delay:        2.162ns  (logic 2.161ns (99.954%)  route 0.001ns (0.046%))
  Logic Levels:           1  (OBUFDS=1)
  Clock Uncertainty:      0.166ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.125ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_2 rise edge)
                                                      0.000     0.000 r  
    R4                   IBUF                         0.000     0.000 r  clk_IBUF_inst/O
                         net (fo=29, routed)          1.162     1.162    u_video/mmcm_adv_inst_display_clocks/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.674    -6.512 r  u_video/mmcm_adv_inst_display_clocks/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.723    -4.788    u_video/mmcm_adv_inst_display_clocks/inst/clk_out2_clk_wiz_2
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    -4.697 r  u_video/mmcm_adv_inst_display_clocks/inst/clkout2_buf/O
                         net (fo=44, routed)          1.693    -3.005    u_video/inst_dvid/clk_out2
    OLOGIC_X1Y148        ODDR                                         r  u_video/inst_dvid/ODDR2_clock/C
  -------------------------------------------------------------------    -------------------
    OLOGIC_X1Y148        ODDR (Prop_oddr_C_Q)         0.411    -2.594 r  u_video/inst_dvid/ODDR2_clock/Q
                         net (fo=1, routed)           0.001    -2.593    u_video/clock_s
    T1                   OBUFDS (Prop_obufds_I_OB)    1.750    -0.843 r  u_video/OBUFDS_clock/OB
                         net (fo=0)                   0.000    -0.843    tmdsb[3]
    U1                                                                r  tmdsb[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 u_video/inst_dvid/ODDR2_blue/C
                            (rising edge-triggered cell ODDR clocked by clk_out2_clk_wiz_2  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            tmds[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Slow Process Corner
  Data Path Delay:        2.177ns  (logic 2.176ns (99.954%)  route 0.001ns (0.046%))
  Logic Levels:           1  (OBUFDS=1)
  Clock Uncertainty:      0.166ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.125ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_2 rise edge)
                                                      0.000     0.000 r  
    R4                   IBUF                         0.000     0.000 r  clk_IBUF_inst/O
                         net (fo=29, routed)          1.162     1.162    u_video/mmcm_adv_inst_display_clocks/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.674    -6.512 r  u_video/mmcm_adv_inst_display_clocks/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.723    -4.788    u_video/mmcm_adv_inst_display_clocks/inst/clk_out2_clk_wiz_2
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    -4.697 r  u_video/mmcm_adv_inst_display_clocks/inst/clkout2_buf/O
                         net (fo=44, routed)          1.691    -3.007    u_video/inst_dvid/clk_out2
    OLOGIC_X1Y140        ODDR                                         r  u_video/inst_dvid/ODDR2_blue/C
  -------------------------------------------------------------------    -------------------
    OLOGIC_X1Y140        ODDR (Prop_oddr_C_Q)         0.411    -2.596 r  u_video/inst_dvid/ODDR2_blue/Q
                         net (fo=1, routed)           0.001    -2.595    u_video/blue_s
    W1                   OBUFDS (Prop_obufds_I_O)     1.765    -0.829 r  u_video/OBUFDS_blue/O
                         net (fo=0)                   0.000    -0.829    tmds[0]
    W1                                                                r  tmds[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 u_video/inst_dvid/ODDR2_blue/C
                            (rising edge-triggered cell ODDR clocked by clk_out2_clk_wiz_2  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            tmdsb[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Slow Process Corner
  Data Path Delay:        2.178ns  (logic 2.177ns (99.954%)  route 0.001ns (0.046%))
  Logic Levels:           1  (OBUFDS=1)
  Clock Uncertainty:      0.166ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.125ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_2 rise edge)
                                                      0.000     0.000 r  
    R4                   IBUF                         0.000     0.000 r  clk_IBUF_inst/O
                         net (fo=29, routed)          1.162     1.162    u_video/mmcm_adv_inst_display_clocks/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.674    -6.512 r  u_video/mmcm_adv_inst_display_clocks/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.723    -4.788    u_video/mmcm_adv_inst_display_clocks/inst/clk_out2_clk_wiz_2
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    -4.697 r  u_video/mmcm_adv_inst_display_clocks/inst/clkout2_buf/O
                         net (fo=44, routed)          1.691    -3.007    u_video/inst_dvid/clk_out2
    OLOGIC_X1Y140        ODDR                                         r  u_video/inst_dvid/ODDR2_blue/C
  -------------------------------------------------------------------    -------------------
    OLOGIC_X1Y140        ODDR (Prop_oddr_C_Q)         0.411    -2.596 r  u_video/inst_dvid/ODDR2_blue/Q
                         net (fo=1, routed)           0.001    -2.595    u_video/blue_s
    W1                   OBUFDS (Prop_obufds_I_OB)    1.766    -0.828 r  u_video/OBUFDS_blue/OB
                         net (fo=0)                   0.000    -0.828    tmdsb[0]
    Y1                                                                r  tmdsb[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 u_video/inst_dvid/ODDR2_green/C
                            (rising edge-triggered cell ODDR clocked by clk_out2_clk_wiz_2  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            tmds[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Slow Process Corner
  Data Path Delay:        2.188ns  (logic 2.187ns (99.954%)  route 0.001ns (0.046%))
  Logic Levels:           1  (OBUFDS=1)
  Clock Uncertainty:      0.166ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.125ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_2 rise edge)
                                                      0.000     0.000 r  
    R4                   IBUF                         0.000     0.000 r  clk_IBUF_inst/O
                         net (fo=29, routed)          1.162     1.162    u_video/mmcm_adv_inst_display_clocks/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.674    -6.512 r  u_video/mmcm_adv_inst_display_clocks/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.723    -4.788    u_video/mmcm_adv_inst_display_clocks/inst/clk_out2_clk_wiz_2
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    -4.697 r  u_video/mmcm_adv_inst_display_clocks/inst/clkout2_buf/O
                         net (fo=44, routed)          1.688    -3.010    u_video/inst_dvid/clk_out2
    OLOGIC_X1Y136        ODDR                                         r  u_video/inst_dvid/ODDR2_green/C
  -------------------------------------------------------------------    -------------------
    OLOGIC_X1Y136        ODDR (Prop_oddr_C_Q)         0.411    -2.599 r  u_video/inst_dvid/ODDR2_green/Q
                         net (fo=1, routed)           0.001    -2.598    u_video/green_s
    AA1                  OBUFDS (Prop_obufds_I_O)     1.776    -0.821 r  u_video/OBUFDS_red/O
                         net (fo=0)                   0.000    -0.821    tmds[1]
    AA1                                                               r  tmds[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 u_video/inst_dvid/ODDR2_red/C
                            (rising edge-triggered cell ODDR clocked by clk_out2_clk_wiz_2  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            tmds[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Slow Process Corner
  Data Path Delay:        2.190ns  (logic 2.189ns (99.954%)  route 0.001ns (0.046%))
  Logic Levels:           1  (OBUFDS=1)
  Clock Uncertainty:      0.166ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.125ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_2 rise edge)
                                                      0.000     0.000 r  
    R4                   IBUF                         0.000     0.000 r  clk_IBUF_inst/O
                         net (fo=29, routed)          1.162     1.162    u_video/mmcm_adv_inst_display_clocks/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.674    -6.512 r  u_video/mmcm_adv_inst_display_clocks/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.723    -4.788    u_video/mmcm_adv_inst_display_clocks/inst/clk_out2_clk_wiz_2
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    -4.697 r  u_video/mmcm_adv_inst_display_clocks/inst/clkout2_buf/O
                         net (fo=44, routed)          1.687    -3.011    u_video/inst_dvid/clk_out2
    OLOGIC_X1Y134        ODDR                                         r  u_video/inst_dvid/ODDR2_red/C
  -------------------------------------------------------------------    -------------------
    OLOGIC_X1Y134        ODDR (Prop_oddr_C_Q)         0.411    -2.600 r  u_video/inst_dvid/ODDR2_red/Q
                         net (fo=1, routed)           0.001    -2.599    u_video/red_s
    AB3                  OBUFDS (Prop_obufds_I_O)     1.778    -0.821 r  u_video/OBUFDS_green/O
                         net (fo=0)                   0.000    -0.821    tmds[2]
    AB3                                                               r  tmds[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 u_video/inst_dvid/ODDR2_green/C
                            (rising edge-triggered cell ODDR clocked by clk_out2_clk_wiz_2  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            tmdsb[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Slow Process Corner
  Data Path Delay:        2.189ns  (logic 2.188ns (99.954%)  route 0.001ns (0.046%))
  Logic Levels:           1  (OBUFDS=1)
  Clock Uncertainty:      0.166ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.125ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_2 rise edge)
                                                      0.000     0.000 r  
    R4                   IBUF                         0.000     0.000 r  clk_IBUF_inst/O
                         net (fo=29, routed)          1.162     1.162    u_video/mmcm_adv_inst_display_clocks/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.674    -6.512 r  u_video/mmcm_adv_inst_display_clocks/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.723    -4.788    u_video/mmcm_adv_inst_display_clocks/inst/clk_out2_clk_wiz_2
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    -4.697 r  u_video/mmcm_adv_inst_display_clocks/inst/clkout2_buf/O
                         net (fo=44, routed)          1.688    -3.010    u_video/inst_dvid/clk_out2
    OLOGIC_X1Y136        ODDR                                         r  u_video/inst_dvid/ODDR2_green/C
  -------------------------------------------------------------------    -------------------
    OLOGIC_X1Y136        ODDR (Prop_oddr_C_Q)         0.411    -2.599 r  u_video/inst_dvid/ODDR2_green/Q
                         net (fo=1, routed)           0.001    -2.598    u_video/green_s
    AA1                  OBUFDS (Prop_obufds_I_OB)    1.777    -0.820 r  u_video/OBUFDS_red/OB
                         net (fo=0)                   0.000    -0.820    tmdsb[1]
    AB1                                                               r  tmdsb[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 u_video/inst_dvid/ODDR2_red/C
                            (rising edge-triggered cell ODDR clocked by clk_out2_clk_wiz_2  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            tmdsb[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Slow Process Corner
  Data Path Delay:        2.191ns  (logic 2.190ns (99.954%)  route 0.001ns (0.046%))
  Logic Levels:           1  (OBUFDS=1)
  Clock Uncertainty:      0.166ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.125ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_2 rise edge)
                                                      0.000     0.000 r  
    R4                   IBUF                         0.000     0.000 r  clk_IBUF_inst/O
                         net (fo=29, routed)          1.162     1.162    u_video/mmcm_adv_inst_display_clocks/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.674    -6.512 r  u_video/mmcm_adv_inst_display_clocks/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.723    -4.788    u_video/mmcm_adv_inst_display_clocks/inst/clk_out2_clk_wiz_2
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    -4.697 r  u_video/mmcm_adv_inst_display_clocks/inst/clkout2_buf/O
                         net (fo=44, routed)          1.687    -3.011    u_video/inst_dvid/clk_out2
    OLOGIC_X1Y134        ODDR                                         r  u_video/inst_dvid/ODDR2_red/C
  -------------------------------------------------------------------    -------------------
    OLOGIC_X1Y134        ODDR (Prop_oddr_C_Q)         0.411    -2.600 r  u_video/inst_dvid/ODDR2_red/Q
                         net (fo=1, routed)           0.001    -2.599    u_video/red_s
    AB3                  OBUFDS (Prop_obufds_I_OB)    1.779    -0.820 r  u_video/OBUFDS_green/OB
                         net (fo=0)                   0.000    -0.820    tmdsb[2]
    AB2                                                               r  tmdsb[2] (OUT)
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  clkfbout_clk_wiz_2
  To Clock:  

Max Delay             1 Endpoint
Min Delay             1 Endpoint
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 u_video/mmcm_adv_inst_display_clocks/inst/mmcm_adv_inst/CLKFBOUT
                            (clock source 'clkfbout_clk_wiz_2'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u_video/mmcm_adv_inst_display_clocks/inst/mmcm_adv_inst/CLKFBIN
  Path Group:             (none)
  Path Type:              Max at Fast Process Corner
  Data Path Delay:        1.479ns  (logic 0.029ns (1.961%)  route 1.450ns (98.039%))
  Logic Levels:           1  (BUFG=1)
  Clock Uncertainty:      0.148ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.086ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkfbout_clk_wiz_2 fall edge)
                                                      5.000     5.000 f  
    R4                   IBUF                         0.000     5.000 f  clk_IBUF_inst/O
                         net (fo=29, routed)          0.480     5.480    u_video/mmcm_adv_inst_display_clocks/inst/clk_in1
  -------------------------------------------------------------------    -------------------
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKFBOUT)
                                                     -3.332     2.148 f  u_video/mmcm_adv_inst_display_clocks/inst/mmcm_adv_inst/CLKFBOUT
                         net (fo=1, routed)           0.579     2.727    u_video/mmcm_adv_inst_display_clocks/inst/clkfbout_clk_wiz_2
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     2.756 f  u_video/mmcm_adv_inst_display_clocks/inst/clkf_buf/O
                         net (fo=1, routed)           0.872     3.627    u_video/mmcm_adv_inst_display_clocks/inst/clkfbout_buf_clk_wiz_2
    MMCME2_ADV_X1Y2      MMCME2_ADV                                   f  u_video/mmcm_adv_inst_display_clocks/inst/mmcm_adv_inst/CLKFBIN
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 u_video/mmcm_adv_inst_display_clocks/inst/mmcm_adv_inst/CLKFBOUT
                            (clock source 'clkfbout_clk_wiz_2'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u_video/mmcm_adv_inst_display_clocks/inst/mmcm_adv_inst/CLKFBIN
  Path Group:             (none)
  Path Type:              Min at Slow Process Corner
  Data Path Delay:        3.438ns  (logic 0.091ns (2.647%)  route 3.348ns (97.354%))
  Logic Levels:           1  (BUFG=1)
  Clock Uncertainty:      0.148ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.086ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkfbout_clk_wiz_2 rise edge)
                                                      0.000     0.000 r  
    R4                   IBUF                         0.000     0.000 r  clk_IBUF_inst/O
                         net (fo=29, routed)          1.162     1.162    u_video/mmcm_adv_inst_display_clocks/inst/clk_in1
  -------------------------------------------------------------------    -------------------
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKFBOUT)
                                                     -7.674    -6.512 r  u_video/mmcm_adv_inst_display_clocks/inst/mmcm_adv_inst/CLKFBOUT
                         net (fo=1, routed)           1.723    -4.788    u_video/mmcm_adv_inst_display_clocks/inst/clkfbout_clk_wiz_2
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    -4.697 r  u_video/mmcm_adv_inst_display_clocks/inst/clkf_buf/O
                         net (fo=1, routed)           1.624    -3.073    u_video/mmcm_adv_inst_display_clocks/inst/clkfbout_buf_clk_wiz_2
    MMCME2_ADV_X1Y2      MMCME2_ADV                                   r  u_video/mmcm_adv_inst_display_clocks/inst/mmcm_adv_inst/CLKFBIN
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  clk_out1_clk_wiz_2

Max Delay            43 Endpoints
Min Delay            43 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 sw[1]
                            (input port)
  Destination:            u_video/inst_dvid/TDMS_encoder_green/encoded_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_2  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        10.317ns  (logic 1.467ns (14.224%)  route 8.850ns (85.776%))
  Logic Levels:           4  (IBUF=1 LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -2.999ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.999ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.190ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    F21                                               0.000     0.000 r  sw[1] (IN)
                         net (fo=0)                   0.000     0.000    sw[1]
    F21                  IBUF (Prop_ibuf_I_O)         1.067     1.067 r  sw_IBUF[1]_inst/O
                         net (fo=4, routed)           6.839     7.906    u_video/Inst_vga/u_vga_sig/led_OBUF[1]
    SLICE_X161Y131       LUT4 (Prop_lut4_I3_O)        0.124     8.030 r  u_video/Inst_vga/u_vga_sig/dc_bias[3]_i_3__0/O
                         net (fo=2, routed)           0.868     8.898    u_video/Inst_vga/u_vga_sig/dc_bias[3]_i_3__0_n_0
    SLICE_X160Y131       LUT6 (Prop_lut6_I1_O)        0.124     9.022 r  u_video/Inst_vga/u_vga_sig/dc_bias[3]_i_2__0/O
                         net (fo=6, routed)           1.143    10.165    u_video/inst_dvid/TDMS_encoder_green/pixel[color][0]
    SLICE_X161Y126       LUT5 (Prop_lut5_I2_O)        0.152    10.317 r  u_video/inst_dvid/TDMS_encoder_green/encoded[9]_i_1/O
                         net (fo=1, routed)           0.000    10.317    u_video/inst_dvid/TDMS_encoder_green/encoded[9]_i_1_n_0
    SLICE_X161Y126       FDRE                                         r  u_video/inst_dvid/TDMS_encoder_green/encoded_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_2 rise edge)
                                                      0.000     0.000 r  
    R4                   IBUF                         0.000     0.000 r  clk_IBUF_inst/O
                         net (fo=29, routed)          1.162     1.162    u_video/mmcm_adv_inst_display_clocks/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.674    -6.512 r  u_video/mmcm_adv_inst_display_clocks/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.723    -4.788    u_video/mmcm_adv_inst_display_clocks/inst/clk_out1_clk_wiz_2
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    -4.697 r  u_video/mmcm_adv_inst_display_clocks/inst/clkout1_buf/O
                         net (fo=83, routed)          1.698    -2.999    u_video/inst_dvid/TDMS_encoder_green/clk_out1
    SLICE_X161Y126       FDRE                                         r  u_video/inst_dvid/TDMS_encoder_green/encoded_reg[9]/C

Slack:                    inf
  Source:                 sw[1]
                            (input port)
  Destination:            u_video/inst_dvid/TDMS_encoder_green/dc_bias_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_2  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        10.281ns  (logic 1.439ns (14.002%)  route 8.841ns (85.998%))
  Logic Levels:           4  (IBUF=1 LUT4=1 LUT6=2)
  Clock Path Skew:        -2.999ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.999ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.190ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    F21                                               0.000     0.000 r  sw[1] (IN)
                         net (fo=0)                   0.000     0.000    sw[1]
    F21                  IBUF (Prop_ibuf_I_O)         1.067     1.067 r  sw_IBUF[1]_inst/O
                         net (fo=4, routed)           6.839     7.906    u_video/Inst_vga/u_vga_sig/led_OBUF[1]
    SLICE_X161Y131       LUT4 (Prop_lut4_I3_O)        0.124     8.030 r  u_video/Inst_vga/u_vga_sig/dc_bias[3]_i_3__0/O
                         net (fo=2, routed)           0.868     8.898    u_video/Inst_vga/u_vga_sig/dc_bias[3]_i_3__0_n_0
    SLICE_X160Y131       LUT6 (Prop_lut6_I1_O)        0.124     9.022 r  u_video/Inst_vga/u_vga_sig/dc_bias[3]_i_2__0/O
                         net (fo=6, routed)           1.135    10.157    u_video/inst_dvid/TDMS_encoder_green/pixel[color][0]
    SLICE_X160Y126       LUT6 (Prop_lut6_I4_O)        0.124    10.281 r  u_video/inst_dvid/TDMS_encoder_green/dc_bias[1]_i_1__0/O
                         net (fo=1, routed)           0.000    10.281    u_video/inst_dvid/TDMS_encoder_green/dc_bias[1]_i_1__0_n_0
    SLICE_X160Y126       FDRE                                         r  u_video/inst_dvid/TDMS_encoder_green/dc_bias_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_2 rise edge)
                                                      0.000     0.000 r  
    R4                   IBUF                         0.000     0.000 r  clk_IBUF_inst/O
                         net (fo=29, routed)          1.162     1.162    u_video/mmcm_adv_inst_display_clocks/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.674    -6.512 r  u_video/mmcm_adv_inst_display_clocks/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.723    -4.788    u_video/mmcm_adv_inst_display_clocks/inst/clk_out1_clk_wiz_2
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    -4.697 r  u_video/mmcm_adv_inst_display_clocks/inst/clkout1_buf/O
                         net (fo=83, routed)          1.698    -2.999    u_video/inst_dvid/TDMS_encoder_green/clk_out1
    SLICE_X160Y126       FDRE                                         r  u_video/inst_dvid/TDMS_encoder_green/dc_bias_reg[1]/C

Slack:                    inf
  Source:                 sw[1]
                            (input port)
  Destination:            u_video/inst_dvid/TDMS_encoder_green/dc_bias_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_2  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        10.278ns  (logic 1.439ns (14.005%)  route 8.839ns (85.995%))
  Logic Levels:           4  (IBUF=1 LUT4=1 LUT6=2)
  Clock Path Skew:        -2.999ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.999ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.190ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    F21                                               0.000     0.000 r  sw[1] (IN)
                         net (fo=0)                   0.000     0.000    sw[1]
    F21                  IBUF (Prop_ibuf_I_O)         1.067     1.067 r  sw_IBUF[1]_inst/O
                         net (fo=4, routed)           6.839     7.906    u_video/Inst_vga/u_vga_sig/led_OBUF[1]
    SLICE_X161Y131       LUT4 (Prop_lut4_I3_O)        0.124     8.030 r  u_video/Inst_vga/u_vga_sig/dc_bias[3]_i_3__0/O
                         net (fo=2, routed)           0.868     8.898    u_video/Inst_vga/u_vga_sig/dc_bias[3]_i_3__0_n_0
    SLICE_X160Y131       LUT6 (Prop_lut6_I1_O)        0.124     9.022 r  u_video/Inst_vga/u_vga_sig/dc_bias[3]_i_2__0/O
                         net (fo=6, routed)           1.132    10.154    u_video/inst_dvid/TDMS_encoder_green/pixel[color][0]
    SLICE_X160Y126       LUT6 (Prop_lut6_I4_O)        0.124    10.278 r  u_video/inst_dvid/TDMS_encoder_green/dc_bias[0]_i_1__0/O
                         net (fo=1, routed)           0.000    10.278    u_video/inst_dvid/TDMS_encoder_green/dc_bias[0]_i_1__0_n_0
    SLICE_X160Y126       FDRE                                         r  u_video/inst_dvid/TDMS_encoder_green/dc_bias_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_2 rise edge)
                                                      0.000     0.000 r  
    R4                   IBUF                         0.000     0.000 r  clk_IBUF_inst/O
                         net (fo=29, routed)          1.162     1.162    u_video/mmcm_adv_inst_display_clocks/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.674    -6.512 r  u_video/mmcm_adv_inst_display_clocks/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.723    -4.788    u_video/mmcm_adv_inst_display_clocks/inst/clk_out1_clk_wiz_2
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    -4.697 r  u_video/mmcm_adv_inst_display_clocks/inst/clkout1_buf/O
                         net (fo=83, routed)          1.698    -2.999    u_video/inst_dvid/TDMS_encoder_green/clk_out1
    SLICE_X160Y126       FDRE                                         r  u_video/inst_dvid/TDMS_encoder_green/dc_bias_reg[0]/C

Slack:                    inf
  Source:                 sw[1]
                            (input port)
  Destination:            u_video/inst_dvid/TDMS_encoder_green/encoded_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_2  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        10.217ns  (logic 1.439ns (14.089%)  route 8.778ns (85.911%))
  Logic Levels:           4  (IBUF=1 LUT4=1 LUT6=2)
  Clock Path Skew:        -2.998ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.998ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.190ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    F21                                               0.000     0.000 r  sw[1] (IN)
                         net (fo=0)                   0.000     0.000    sw[1]
    F21                  IBUF (Prop_ibuf_I_O)         1.067     1.067 r  sw_IBUF[1]_inst/O
                         net (fo=4, routed)           6.839     7.906    u_video/Inst_vga/u_vga_sig/led_OBUF[1]
    SLICE_X161Y131       LUT4 (Prop_lut4_I3_O)        0.124     8.030 r  u_video/Inst_vga/u_vga_sig/dc_bias[3]_i_3__0/O
                         net (fo=2, routed)           0.868     8.898    u_video/Inst_vga/u_vga_sig/dc_bias[3]_i_3__0_n_0
    SLICE_X160Y131       LUT6 (Prop_lut6_I1_O)        0.124     9.022 r  u_video/Inst_vga/u_vga_sig/dc_bias[3]_i_2__0/O
                         net (fo=6, routed)           0.485     9.507    u_video/inst_dvid/TDMS_encoder_green/pixel[color][0]
    SLICE_X160Y127       LUT6 (Prop_lut6_I4_O)        0.124     9.631 r  u_video/inst_dvid/TDMS_encoder_green/encoded[1]_i_1__0/O
                         net (fo=2, routed)           0.586    10.217    u_video/inst_dvid/TDMS_encoder_green/encoded[1]_i_1__0_n_0
    SLICE_X160Y127       FDRE                                         r  u_video/inst_dvid/TDMS_encoder_green/encoded_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_2 rise edge)
                                                      0.000     0.000 r  
    R4                   IBUF                         0.000     0.000 r  clk_IBUF_inst/O
                         net (fo=29, routed)          1.162     1.162    u_video/mmcm_adv_inst_display_clocks/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.674    -6.512 r  u_video/mmcm_adv_inst_display_clocks/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.723    -4.788    u_video/mmcm_adv_inst_display_clocks/inst/clk_out1_clk_wiz_2
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    -4.697 r  u_video/mmcm_adv_inst_display_clocks/inst/clkout1_buf/O
                         net (fo=83, routed)          1.699    -2.998    u_video/inst_dvid/TDMS_encoder_green/clk_out1
    SLICE_X160Y127       FDRE                                         r  u_video/inst_dvid/TDMS_encoder_green/encoded_reg[1]/C

Slack:                    inf
  Source:                 sw[1]
                            (input port)
  Destination:            u_video/inst_dvid/TDMS_encoder_blue/dc_bias_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_2  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        10.157ns  (logic 1.439ns (14.172%)  route 8.718ns (85.828%))
  Logic Levels:           4  (IBUF=1 LUT5=1 LUT6=2)
  Clock Path Skew:        -3.001ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -3.001ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.190ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    F21                                               0.000     0.000 f  sw[1] (IN)
                         net (fo=0)                   0.000     0.000    sw[1]
    F21                  IBUF (Prop_ibuf_I_O)         1.067     1.067 f  sw_IBUF[1]_inst/O
                         net (fo=4, routed)           6.870     7.938    u_video/Inst_vga/u_vga_sig/led_OBUF[1]
    SLICE_X161Y131       LUT6 (Prop_lut6_I0_O)        0.124     8.062 r  u_video/Inst_vga/u_vga_sig/dc_bias[3]_i_6/O
                         net (fo=2, routed)           0.656     8.718    u_video/Inst_vga/u_vga_sig/dc_bias[3]_i_6_n_0
    SLICE_X160Y131       LUT5 (Prop_lut5_I0_O)        0.124     8.842 r  u_video/Inst_vga/u_vga_sig/dc_bias[3]_i_2/O
                         net (fo=10, routed)          1.192    10.033    u_video/inst_dvid/TDMS_encoder_blue/pixel[color][0]
    SLICE_X158Y126       LUT6 (Prop_lut6_I4_O)        0.124    10.157 r  u_video/inst_dvid/TDMS_encoder_blue/dc_bias[0]_i_1/O
                         net (fo=1, routed)           0.000    10.157    u_video/inst_dvid/TDMS_encoder_blue/dc_bias[0]_i_1_n_0
    SLICE_X158Y126       FDRE                                         r  u_video/inst_dvid/TDMS_encoder_blue/dc_bias_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_2 rise edge)
                                                      0.000     0.000 r  
    R4                   IBUF                         0.000     0.000 r  clk_IBUF_inst/O
                         net (fo=29, routed)          1.162     1.162    u_video/mmcm_adv_inst_display_clocks/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.674    -6.512 r  u_video/mmcm_adv_inst_display_clocks/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.723    -4.788    u_video/mmcm_adv_inst_display_clocks/inst/clk_out1_clk_wiz_2
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    -4.697 r  u_video/mmcm_adv_inst_display_clocks/inst/clkout1_buf/O
                         net (fo=83, routed)          1.696    -3.001    u_video/inst_dvid/TDMS_encoder_blue/clk_out1
    SLICE_X158Y126       FDRE                                         r  u_video/inst_dvid/TDMS_encoder_blue/dc_bias_reg[0]/C

Slack:                    inf
  Source:                 sw[1]
                            (input port)
  Destination:            u_video/inst_dvid/TDMS_encoder_green/encoded_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_2  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        10.121ns  (logic 1.439ns (14.222%)  route 8.682ns (85.778%))
  Logic Levels:           4  (IBUF=1 LUT2=1 LUT6=2)
  Clock Path Skew:        -2.999ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.999ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.190ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    F21                                               0.000     0.000 f  sw[1] (IN)
                         net (fo=0)                   0.000     0.000    sw[1]
    F21                  IBUF (Prop_ibuf_I_O)         1.067     1.067 f  sw_IBUF[1]_inst/O
                         net (fo=4, routed)           6.870     7.938    u_video/Inst_vga/u_vga_sig/led_OBUF[1]
    SLICE_X161Y131       LUT6 (Prop_lut6_I0_O)        0.124     8.062 r  u_video/Inst_vga/u_vga_sig/dc_bias[3]_i_6/O
                         net (fo=2, routed)           0.717     8.779    u_video/Inst_vga/u_vga_sig/dc_bias[3]_i_6_n_0
    SLICE_X160Y131       LUT6 (Prop_lut6_I5_O)        0.124     8.903 f  u_video/Inst_vga/u_vga_sig/dc_bias[3]_i_3/O
                         net (fo=7, routed)           1.094     9.997    u_video/inst_dvid/TDMS_encoder_green/pixel[color][1]
    SLICE_X161Y126       LUT2 (Prop_lut2_I0_O)        0.124    10.121 r  u_video/inst_dvid/TDMS_encoder_green/encoded[8]_i_1/O
                         net (fo=1, routed)           0.000    10.121    u_video/inst_dvid/TDMS_encoder_green/encoded[8]_i_1_n_0
    SLICE_X161Y126       FDRE                                         r  u_video/inst_dvid/TDMS_encoder_green/encoded_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_2 rise edge)
                                                      0.000     0.000 r  
    R4                   IBUF                         0.000     0.000 r  clk_IBUF_inst/O
                         net (fo=29, routed)          1.162     1.162    u_video/mmcm_adv_inst_display_clocks/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.674    -6.512 r  u_video/mmcm_adv_inst_display_clocks/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.723    -4.788    u_video/mmcm_adv_inst_display_clocks/inst/clk_out1_clk_wiz_2
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    -4.697 r  u_video/mmcm_adv_inst_display_clocks/inst/clkout1_buf/O
                         net (fo=83, routed)          1.698    -2.999    u_video/inst_dvid/TDMS_encoder_green/clk_out1
    SLICE_X161Y126       FDRE                                         r  u_video/inst_dvid/TDMS_encoder_green/encoded_reg[8]/C

Slack:                    inf
  Source:                 sw[1]
                            (input port)
  Destination:            u_video/inst_dvid/TDMS_encoder_red/dc_bias_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_2  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        10.038ns  (logic 1.464ns (14.590%)  route 8.573ns (85.410%))
  Logic Levels:           4  (IBUF=1 LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -2.999ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.999ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.190ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    F21                                               0.000     0.000 f  sw[1] (IN)
                         net (fo=0)                   0.000     0.000    sw[1]
    F21                  IBUF (Prop_ibuf_I_O)         1.067     1.067 f  sw_IBUF[1]_inst/O
                         net (fo=4, routed)           6.839     7.906    u_video/Inst_vga/u_vga_sig/led_OBUF[1]
    SLICE_X161Y131       LUT4 (Prop_lut4_I3_O)        0.124     8.030 f  u_video/Inst_vga/u_vga_sig/dc_bias[3]_i_3__0/O
                         net (fo=2, routed)           0.675     8.705    u_video/Inst_vga/u_vga_sig/dc_bias[3]_i_3__0_n_0
    SLICE_X160Y131       LUT6 (Prop_lut6_I0_O)        0.124     8.829 r  u_video/Inst_vga/u_vga_sig/dc_bias[3]_i_2__1/O
                         net (fo=14, routed)          1.060     9.889    u_video/inst_dvid/TDMS_encoder_red/pixel[color][0]
    SLICE_X160Y126       LUT5 (Prop_lut5_I4_O)        0.149    10.038 r  u_video/inst_dvid/TDMS_encoder_red/dc_bias[3]_i_1__1/O
                         net (fo=1, routed)           0.000    10.038    u_video/inst_dvid/TDMS_encoder_red/dc_bias[3]_i_1__1_n_0
    SLICE_X160Y126       FDRE                                         r  u_video/inst_dvid/TDMS_encoder_red/dc_bias_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_2 rise edge)
                                                      0.000     0.000 r  
    R4                   IBUF                         0.000     0.000 r  clk_IBUF_inst/O
                         net (fo=29, routed)          1.162     1.162    u_video/mmcm_adv_inst_display_clocks/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.674    -6.512 r  u_video/mmcm_adv_inst_display_clocks/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.723    -4.788    u_video/mmcm_adv_inst_display_clocks/inst/clk_out1_clk_wiz_2
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    -4.697 r  u_video/mmcm_adv_inst_display_clocks/inst/clkout1_buf/O
                         net (fo=83, routed)          1.698    -2.999    u_video/inst_dvid/TDMS_encoder_red/clk_out1
    SLICE_X160Y126       FDRE                                         r  u_video/inst_dvid/TDMS_encoder_red/dc_bias_reg[3]/C

Slack:                    inf
  Source:                 sw[1]
                            (input port)
  Destination:            u_video/inst_dvid/TDMS_encoder_green/encoded_reg[2]/D
                            (rising edge-triggered cell FDSE clocked by clk_out1_clk_wiz_2  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        10.022ns  (logic 1.439ns (14.363%)  route 8.582ns (85.637%))
  Logic Levels:           4  (IBUF=1 LUT4=1 LUT6=2)
  Clock Path Skew:        -2.998ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.998ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.190ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    F21                                               0.000     0.000 r  sw[1] (IN)
                         net (fo=0)                   0.000     0.000    sw[1]
    F21                  IBUF (Prop_ibuf_I_O)         1.067     1.067 r  sw_IBUF[1]_inst/O
                         net (fo=4, routed)           6.839     7.906    u_video/Inst_vga/u_vga_sig/led_OBUF[1]
    SLICE_X161Y131       LUT4 (Prop_lut4_I3_O)        0.124     8.030 r  u_video/Inst_vga/u_vga_sig/dc_bias[3]_i_3__0/O
                         net (fo=2, routed)           0.868     8.898    u_video/Inst_vga/u_vga_sig/dc_bias[3]_i_3__0_n_0
    SLICE_X160Y131       LUT6 (Prop_lut6_I1_O)        0.124     9.022 r  u_video/Inst_vga/u_vga_sig/dc_bias[3]_i_2__0/O
                         net (fo=6, routed)           0.485     9.507    u_video/inst_dvid/TDMS_encoder_green/pixel[color][0]
    SLICE_X160Y127       LUT6 (Prop_lut6_I4_O)        0.124     9.631 r  u_video/inst_dvid/TDMS_encoder_green/encoded[1]_i_1__0/O
                         net (fo=2, routed)           0.391    10.022    u_video/inst_dvid/TDMS_encoder_green/encoded[1]_i_1__0_n_0
    SLICE_X160Y127       FDSE                                         r  u_video/inst_dvid/TDMS_encoder_green/encoded_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_2 rise edge)
                                                      0.000     0.000 r  
    R4                   IBUF                         0.000     0.000 r  clk_IBUF_inst/O
                         net (fo=29, routed)          1.162     1.162    u_video/mmcm_adv_inst_display_clocks/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.674    -6.512 r  u_video/mmcm_adv_inst_display_clocks/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.723    -4.788    u_video/mmcm_adv_inst_display_clocks/inst/clk_out1_clk_wiz_2
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    -4.697 r  u_video/mmcm_adv_inst_display_clocks/inst/clkout1_buf/O
                         net (fo=83, routed)          1.699    -2.998    u_video/inst_dvid/TDMS_encoder_green/clk_out1
    SLICE_X160Y127       FDSE                                         r  u_video/inst_dvid/TDMS_encoder_green/encoded_reg[2]/C

Slack:                    inf
  Source:                 sw[1]
                            (input port)
  Destination:            u_video/inst_dvid/TDMS_encoder_red/dc_bias_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_2  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        10.013ns  (logic 1.439ns (14.377%)  route 8.573ns (85.623%))
  Logic Levels:           4  (IBUF=1 LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -2.999ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.999ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.190ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    F21                                               0.000     0.000 f  sw[1] (IN)
                         net (fo=0)                   0.000     0.000    sw[1]
    F21                  IBUF (Prop_ibuf_I_O)         1.067     1.067 f  sw_IBUF[1]_inst/O
                         net (fo=4, routed)           6.839     7.906    u_video/Inst_vga/u_vga_sig/led_OBUF[1]
    SLICE_X161Y131       LUT4 (Prop_lut4_I3_O)        0.124     8.030 f  u_video/Inst_vga/u_vga_sig/dc_bias[3]_i_3__0/O
                         net (fo=2, routed)           0.675     8.705    u_video/Inst_vga/u_vga_sig/dc_bias[3]_i_3__0_n_0
    SLICE_X160Y131       LUT6 (Prop_lut6_I0_O)        0.124     8.829 r  u_video/Inst_vga/u_vga_sig/dc_bias[3]_i_2__1/O
                         net (fo=14, routed)          1.060     9.889    u_video/inst_dvid/TDMS_encoder_red/pixel[color][0]
    SLICE_X160Y126       LUT5 (Prop_lut5_I4_O)        0.124    10.013 r  u_video/inst_dvid/TDMS_encoder_red/dc_bias[2]_i_1__1/O
                         net (fo=1, routed)           0.000    10.013    u_video/inst_dvid/TDMS_encoder_red/dc_bias[2]_i_1__1_n_0
    SLICE_X160Y126       FDRE                                         r  u_video/inst_dvid/TDMS_encoder_red/dc_bias_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_2 rise edge)
                                                      0.000     0.000 r  
    R4                   IBUF                         0.000     0.000 r  clk_IBUF_inst/O
                         net (fo=29, routed)          1.162     1.162    u_video/mmcm_adv_inst_display_clocks/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.674    -6.512 r  u_video/mmcm_adv_inst_display_clocks/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.723    -4.788    u_video/mmcm_adv_inst_display_clocks/inst/clk_out1_clk_wiz_2
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    -4.697 r  u_video/mmcm_adv_inst_display_clocks/inst/clkout1_buf/O
                         net (fo=83, routed)          1.698    -2.999    u_video/inst_dvid/TDMS_encoder_red/clk_out1
    SLICE_X160Y126       FDRE                                         r  u_video/inst_dvid/TDMS_encoder_red/dc_bias_reg[2]/C

Slack:                    inf
  Source:                 sw[1]
                            (input port)
  Destination:            u_video/inst_dvid/TDMS_encoder_green/dc_bias_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_2  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        10.012ns  (logic 1.439ns (14.377%)  route 8.573ns (85.623%))
  Logic Levels:           4  (IBUF=1 LUT6=3)
  Clock Path Skew:        -2.998ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.998ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.190ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    F21                                               0.000     0.000 r  sw[1] (IN)
                         net (fo=0)                   0.000     0.000    sw[1]
    F21                  IBUF (Prop_ibuf_I_O)         1.067     1.067 r  sw_IBUF[1]_inst/O
                         net (fo=4, routed)           6.870     7.938    u_video/Inst_vga/u_vga_sig/led_OBUF[1]
    SLICE_X161Y131       LUT6 (Prop_lut6_I0_O)        0.124     8.062 f  u_video/Inst_vga/u_vga_sig/dc_bias[3]_i_6/O
                         net (fo=2, routed)           0.717     8.779    u_video/Inst_vga/u_vga_sig/dc_bias[3]_i_6_n_0
    SLICE_X160Y131       LUT6 (Prop_lut6_I5_O)        0.124     8.903 r  u_video/Inst_vga/u_vga_sig/dc_bias[3]_i_3/O
                         net (fo=7, routed)           0.985     9.888    u_video/inst_dvid/TDMS_encoder_green/pixel[color][1]
    SLICE_X160Y127       LUT6 (Prop_lut6_I5_O)        0.124    10.012 r  u_video/inst_dvid/TDMS_encoder_green/dc_bias[2]_i_1__0/O
                         net (fo=1, routed)           0.000    10.012    u_video/inst_dvid/TDMS_encoder_green/dc_bias[2]_i_1__0_n_0
    SLICE_X160Y127       FDRE                                         r  u_video/inst_dvid/TDMS_encoder_green/dc_bias_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_2 rise edge)
                                                      0.000     0.000 r  
    R4                   IBUF                         0.000     0.000 r  clk_IBUF_inst/O
                         net (fo=29, routed)          1.162     1.162    u_video/mmcm_adv_inst_display_clocks/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.674    -6.512 r  u_video/mmcm_adv_inst_display_clocks/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.723    -4.788    u_video/mmcm_adv_inst_display_clocks/inst/clk_out1_clk_wiz_2
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    -4.697 r  u_video/mmcm_adv_inst_display_clocks/inst/clkout1_buf/O
                         net (fo=83, routed)          1.699    -2.998    u_video/inst_dvid/TDMS_encoder_green/clk_out1
    SLICE_X160Y127       FDRE                                         r  u_video/inst_dvid/TDMS_encoder_green/dc_bias_reg[2]/C





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 ch1_reg[active]/C
                            (rising edge-triggered cell FDRE)
  Destination:            u_video/inst_dvid/TDMS_encoder_blue/encoded_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_2  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.615ns  (logic 0.231ns (37.585%)  route 0.384ns (62.415%))
  Logic Levels:           3  (FDRE=1 LUT5=1 LUT6=1)
  Clock Uncertainty:      0.190ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X160Y131       FDRE                         0.000     0.000 r  ch1_reg[active]/C
    SLICE_X160Y131       FDRE (Prop_fdre_C_Q)         0.141     0.141 f  ch1_reg[active]/Q
                         net (fo=4, routed)           0.196     0.337    u_video/Inst_vga/u_vga_sig/encoded_reg[1]
    SLICE_X160Y131       LUT5 (Prop_lut5_I2_O)        0.045     0.382 r  u_video/Inst_vga/u_vga_sig/dc_bias[3]_i_2/O
                         net (fo=10, routed)          0.188     0.570    u_video/Inst_vga/u_vga_sig/ch1_reg[active]
    SLICE_X160Y129       LUT6 (Prop_lut6_I3_O)        0.045     0.615 r  u_video/Inst_vga/u_vga_sig/encoded[2]_i_1/O
                         net (fo=1, routed)           0.000     0.615    u_video/inst_dvid/TDMS_encoder_blue/encoded_reg[4]_0[2]
    SLICE_X160Y129       FDRE                                         r  u_video/inst_dvid/TDMS_encoder_blue/encoded_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_2 rise edge)
                                                      0.000     0.000 r  
    R4                   IBUF                         0.000     0.000 r  clk_IBUF_inst/O
                         net (fo=29, routed)          0.480     0.480    u_video/mmcm_adv_inst_display_clocks/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.332    -2.852 r  u_video/mmcm_adv_inst_display_clocks/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.579    -2.274    u_video/mmcm_adv_inst_display_clocks/inst/clk_out1_clk_wiz_2
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -2.245 r  u_video/mmcm_adv_inst_display_clocks/inst/clkout1_buf/O
                         net (fo=83, routed)          0.910    -1.335    u_video/inst_dvid/TDMS_encoder_blue/clk_out1
    SLICE_X160Y129       FDRE                                         r  u_video/inst_dvid/TDMS_encoder_blue/encoded_reg[2]/C

Slack:                    inf
  Source:                 ch1_reg[active]/C
                            (rising edge-triggered cell FDRE)
  Destination:            u_video/inst_dvid/TDMS_encoder_blue/encoded_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_2  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.616ns  (logic 0.231ns (37.514%)  route 0.385ns (62.486%))
  Logic Levels:           3  (FDRE=1 LUT5=1 LUT6=1)
  Clock Uncertainty:      0.190ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X160Y131       FDRE                         0.000     0.000 r  ch1_reg[active]/C
    SLICE_X160Y131       FDRE (Prop_fdre_C_Q)         0.141     0.141 f  ch1_reg[active]/Q
                         net (fo=4, routed)           0.196     0.337    u_video/Inst_vga/u_vga_sig/encoded_reg[1]
    SLICE_X160Y131       LUT5 (Prop_lut5_I2_O)        0.045     0.382 r  u_video/Inst_vga/u_vga_sig/dc_bias[3]_i_2/O
                         net (fo=10, routed)          0.189     0.571    u_video/Inst_vga/u_vga_sig/ch1_reg[active]
    SLICE_X160Y129       LUT6 (Prop_lut6_I3_O)        0.045     0.616 r  u_video/Inst_vga/u_vga_sig/encoded[4]_i_1/O
                         net (fo=1, routed)           0.000     0.616    u_video/inst_dvid/TDMS_encoder_blue/encoded_reg[4]_0[3]
    SLICE_X160Y129       FDRE                                         r  u_video/inst_dvid/TDMS_encoder_blue/encoded_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_2 rise edge)
                                                      0.000     0.000 r  
    R4                   IBUF                         0.000     0.000 r  clk_IBUF_inst/O
                         net (fo=29, routed)          0.480     0.480    u_video/mmcm_adv_inst_display_clocks/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.332    -2.852 r  u_video/mmcm_adv_inst_display_clocks/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.579    -2.274    u_video/mmcm_adv_inst_display_clocks/inst/clk_out1_clk_wiz_2
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -2.245 r  u_video/mmcm_adv_inst_display_clocks/inst/clkout1_buf/O
                         net (fo=83, routed)          0.910    -1.335    u_video/inst_dvid/TDMS_encoder_blue/clk_out1
    SLICE_X160Y129       FDRE                                         r  u_video/inst_dvid/TDMS_encoder_blue/encoded_reg[4]/C

Slack:                    inf
  Source:                 ch1_reg[active]/C
                            (rising edge-triggered cell FDRE)
  Destination:            u_video/inst_dvid/TDMS_encoder_blue/encoded_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_2  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.625ns  (logic 0.231ns (36.970%)  route 0.394ns (63.030%))
  Logic Levels:           3  (FDRE=1 LUT5=1 LUT6=1)
  Clock Uncertainty:      0.190ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X160Y131       FDRE                         0.000     0.000 r  ch1_reg[active]/C
    SLICE_X160Y131       FDRE (Prop_fdre_C_Q)         0.141     0.141 f  ch1_reg[active]/Q
                         net (fo=4, routed)           0.196     0.337    u_video/Inst_vga/u_vga_sig/encoded_reg[1]
    SLICE_X160Y131       LUT5 (Prop_lut5_I2_O)        0.045     0.382 r  u_video/Inst_vga/u_vga_sig/dc_bias[3]_i_2/O
                         net (fo=10, routed)          0.198     0.580    u_video/Inst_vga/u_vga_sig/ch1_reg[active]
    SLICE_X160Y129       LUT6 (Prop_lut6_I3_O)        0.045     0.625 r  u_video/Inst_vga/u_vga_sig/encoded[1]_i_1/O
                         net (fo=1, routed)           0.000     0.625    u_video/inst_dvid/TDMS_encoder_blue/encoded_reg[4]_0[1]
    SLICE_X160Y129       FDRE                                         r  u_video/inst_dvid/TDMS_encoder_blue/encoded_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_2 rise edge)
                                                      0.000     0.000 r  
    R4                   IBUF                         0.000     0.000 r  clk_IBUF_inst/O
                         net (fo=29, routed)          0.480     0.480    u_video/mmcm_adv_inst_display_clocks/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.332    -2.852 r  u_video/mmcm_adv_inst_display_clocks/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.579    -2.274    u_video/mmcm_adv_inst_display_clocks/inst/clk_out1_clk_wiz_2
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -2.245 r  u_video/mmcm_adv_inst_display_clocks/inst/clkout1_buf/O
                         net (fo=83, routed)          0.910    -1.335    u_video/inst_dvid/TDMS_encoder_blue/clk_out1
    SLICE_X160Y129       FDRE                                         r  u_video/inst_dvid/TDMS_encoder_blue/encoded_reg[1]/C

Slack:                    inf
  Source:                 ch1_reg[active]/C
                            (rising edge-triggered cell FDRE)
  Destination:            u_video/inst_dvid/TDMS_encoder_green/dc_bias_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_2  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.632ns  (logic 0.231ns (36.538%)  route 0.401ns (63.462%))
  Logic Levels:           3  (FDRE=1 LUT6=2)
  Clock Uncertainty:      0.190ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X160Y131       FDRE                         0.000     0.000 r  ch1_reg[active]/C
    SLICE_X160Y131       FDRE (Prop_fdre_C_Q)         0.141     0.141 f  ch1_reg[active]/Q
                         net (fo=4, routed)           0.185     0.326    u_video/Inst_vga/u_vga_sig/encoded_reg[1]
    SLICE_X160Y131       LUT6 (Prop_lut6_I4_O)        0.045     0.371 r  u_video/Inst_vga/u_vga_sig/dc_bias[3]_i_2__0/O
                         net (fo=6, routed)           0.216     0.587    u_video/inst_dvid/TDMS_encoder_green/pixel[color][0]
    SLICE_X160Y127       LUT6 (Prop_lut6_I4_O)        0.045     0.632 r  u_video/inst_dvid/TDMS_encoder_green/dc_bias[3]_i_1__0/O
                         net (fo=1, routed)           0.000     0.632    u_video/inst_dvid/TDMS_encoder_green/dc_bias[3]_i_1__0_n_0
    SLICE_X160Y127       FDRE                                         r  u_video/inst_dvid/TDMS_encoder_green/dc_bias_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_2 rise edge)
                                                      0.000     0.000 r  
    R4                   IBUF                         0.000     0.000 r  clk_IBUF_inst/O
                         net (fo=29, routed)          0.480     0.480    u_video/mmcm_adv_inst_display_clocks/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.332    -2.852 r  u_video/mmcm_adv_inst_display_clocks/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.579    -2.274    u_video/mmcm_adv_inst_display_clocks/inst/clk_out1_clk_wiz_2
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -2.245 r  u_video/mmcm_adv_inst_display_clocks/inst/clkout1_buf/O
                         net (fo=83, routed)          0.908    -1.337    u_video/inst_dvid/TDMS_encoder_green/clk_out1
    SLICE_X160Y127       FDRE                                         r  u_video/inst_dvid/TDMS_encoder_green/dc_bias_reg[3]/C

Slack:                    inf
  Source:                 ch1_reg[active]/C
                            (rising edge-triggered cell FDRE)
  Destination:            u_video/inst_dvid/TDMS_encoder_blue/encoded_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_2  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.696ns  (logic 0.231ns (33.191%)  route 0.465ns (66.809%))
  Logic Levels:           3  (FDRE=1 LUT5=1 LUT6=1)
  Clock Uncertainty:      0.190ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X160Y131       FDRE                         0.000     0.000 r  ch1_reg[active]/C
    SLICE_X160Y131       FDRE (Prop_fdre_C_Q)         0.141     0.141 f  ch1_reg[active]/Q
                         net (fo=4, routed)           0.196     0.337    u_video/Inst_vga/u_vga_sig/encoded_reg[1]
    SLICE_X160Y131       LUT5 (Prop_lut5_I2_O)        0.045     0.382 r  u_video/Inst_vga/u_vga_sig/dc_bias[3]_i_2/O
                         net (fo=10, routed)          0.269     0.651    u_video/Inst_vga/u_vga_sig/ch1_reg[active]
    SLICE_X160Y129       LUT6 (Prop_lut6_I3_O)        0.045     0.696 r  u_video/Inst_vga/u_vga_sig/encoded[0]_i_1/O
                         net (fo=1, routed)           0.000     0.696    u_video/inst_dvid/TDMS_encoder_blue/encoded_reg[4]_0[0]
    SLICE_X160Y129       FDRE                                         r  u_video/inst_dvid/TDMS_encoder_blue/encoded_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_2 rise edge)
                                                      0.000     0.000 r  
    R4                   IBUF                         0.000     0.000 r  clk_IBUF_inst/O
                         net (fo=29, routed)          0.480     0.480    u_video/mmcm_adv_inst_display_clocks/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.332    -2.852 r  u_video/mmcm_adv_inst_display_clocks/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.579    -2.274    u_video/mmcm_adv_inst_display_clocks/inst/clk_out1_clk_wiz_2
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -2.245 r  u_video/mmcm_adv_inst_display_clocks/inst/clkout1_buf/O
                         net (fo=83, routed)          0.910    -1.335    u_video/inst_dvid/TDMS_encoder_blue/clk_out1
    SLICE_X160Y129       FDRE                                         r  u_video/inst_dvid/TDMS_encoder_blue/encoded_reg[0]/C

Slack:                    inf
  Source:                 ch1_reg[active]/C
                            (rising edge-triggered cell FDRE)
  Destination:            u_video/inst_dvid/TDMS_encoder_green/dc_bias_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_2  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.721ns  (logic 0.231ns (32.043%)  route 0.490ns (67.957%))
  Logic Levels:           3  (FDRE=1 LUT6=2)
  Clock Uncertainty:      0.190ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X160Y131       FDRE                         0.000     0.000 r  ch1_reg[active]/C
    SLICE_X160Y131       FDRE (Prop_fdre_C_Q)         0.141     0.141 f  ch1_reg[active]/Q
                         net (fo=4, routed)           0.185     0.326    u_video/Inst_vga/u_vga_sig/encoded_reg[1]
    SLICE_X160Y131       LUT6 (Prop_lut6_I4_O)        0.045     0.371 r  u_video/Inst_vga/u_vga_sig/dc_bias[3]_i_2__0/O
                         net (fo=6, routed)           0.305     0.676    u_video/inst_dvid/TDMS_encoder_green/pixel[color][0]
    SLICE_X160Y127       LUT6 (Prop_lut6_I4_O)        0.045     0.721 r  u_video/inst_dvid/TDMS_encoder_green/dc_bias[2]_i_1__0/O
                         net (fo=1, routed)           0.000     0.721    u_video/inst_dvid/TDMS_encoder_green/dc_bias[2]_i_1__0_n_0
    SLICE_X160Y127       FDRE                                         r  u_video/inst_dvid/TDMS_encoder_green/dc_bias_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_2 rise edge)
                                                      0.000     0.000 r  
    R4                   IBUF                         0.000     0.000 r  clk_IBUF_inst/O
                         net (fo=29, routed)          0.480     0.480    u_video/mmcm_adv_inst_display_clocks/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.332    -2.852 r  u_video/mmcm_adv_inst_display_clocks/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.579    -2.274    u_video/mmcm_adv_inst_display_clocks/inst/clk_out1_clk_wiz_2
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -2.245 r  u_video/mmcm_adv_inst_display_clocks/inst/clkout1_buf/O
                         net (fo=83, routed)          0.908    -1.337    u_video/inst_dvid/TDMS_encoder_green/clk_out1
    SLICE_X160Y127       FDRE                                         r  u_video/inst_dvid/TDMS_encoder_green/dc_bias_reg[2]/C

Slack:                    inf
  Source:                 ch1_reg[active]/C
                            (rising edge-triggered cell FDRE)
  Destination:            u_video/inst_dvid/TDMS_encoder_blue/dc_bias_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_2  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.743ns  (logic 0.231ns (31.101%)  route 0.512ns (68.899%))
  Logic Levels:           3  (FDRE=1 LUT5=1 LUT6=1)
  Clock Uncertainty:      0.190ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X160Y131       FDRE                         0.000     0.000 r  ch1_reg[active]/C
    SLICE_X160Y131       FDRE (Prop_fdre_C_Q)         0.141     0.141 f  ch1_reg[active]/Q
                         net (fo=4, routed)           0.196     0.337    u_video/Inst_vga/u_vga_sig/encoded_reg[1]
    SLICE_X160Y131       LUT5 (Prop_lut5_I2_O)        0.045     0.382 r  u_video/Inst_vga/u_vga_sig/dc_bias[3]_i_2/O
                         net (fo=10, routed)          0.316     0.698    u_video/inst_dvid/TDMS_encoder_blue/pixel[color][0]
    SLICE_X158Y127       LUT6 (Prop_lut6_I4_O)        0.045     0.743 r  u_video/inst_dvid/TDMS_encoder_blue/dc_bias[3]_i_1/O
                         net (fo=1, routed)           0.000     0.743    u_video/inst_dvid/TDMS_encoder_blue/dc_bias[3]_i_1_n_0
    SLICE_X158Y127       FDRE                                         r  u_video/inst_dvid/TDMS_encoder_blue/dc_bias_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_2 rise edge)
                                                      0.000     0.000 r  
    R4                   IBUF                         0.000     0.000 r  clk_IBUF_inst/O
                         net (fo=29, routed)          0.480     0.480    u_video/mmcm_adv_inst_display_clocks/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.332    -2.852 r  u_video/mmcm_adv_inst_display_clocks/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.579    -2.274    u_video/mmcm_adv_inst_display_clocks/inst/clk_out1_clk_wiz_2
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -2.245 r  u_video/mmcm_adv_inst_display_clocks/inst/clkout1_buf/O
                         net (fo=83, routed)          0.907    -1.338    u_video/inst_dvid/TDMS_encoder_blue/clk_out1
    SLICE_X158Y127       FDRE                                         r  u_video/inst_dvid/TDMS_encoder_blue/dc_bias_reg[3]/C

Slack:                    inf
  Source:                 ch1_reg[active]/C
                            (rising edge-triggered cell FDRE)
  Destination:            u_video/inst_dvid/TDMS_encoder_green/encoded_reg[2]/D
                            (rising edge-triggered cell FDSE clocked by clk_out1_clk_wiz_2  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.761ns  (logic 0.231ns (30.367%)  route 0.530ns (69.633%))
  Logic Levels:           3  (FDRE=1 LUT6=2)
  Clock Uncertainty:      0.190ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X160Y131       FDRE                         0.000     0.000 r  ch1_reg[active]/C
    SLICE_X160Y131       FDRE (Prop_fdre_C_Q)         0.141     0.141 f  ch1_reg[active]/Q
                         net (fo=4, routed)           0.185     0.326    u_video/Inst_vga/u_vga_sig/encoded_reg[1]
    SLICE_X160Y131       LUT6 (Prop_lut6_I4_O)        0.045     0.371 r  u_video/Inst_vga/u_vga_sig/dc_bias[3]_i_2__0/O
                         net (fo=6, routed)           0.217     0.588    u_video/inst_dvid/TDMS_encoder_green/pixel[color][0]
    SLICE_X160Y127       LUT6 (Prop_lut6_I4_O)        0.045     0.633 r  u_video/inst_dvid/TDMS_encoder_green/encoded[1]_i_1__0/O
                         net (fo=2, routed)           0.128     0.761    u_video/inst_dvid/TDMS_encoder_green/encoded[1]_i_1__0_n_0
    SLICE_X160Y127       FDSE                                         r  u_video/inst_dvid/TDMS_encoder_green/encoded_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_2 rise edge)
                                                      0.000     0.000 r  
    R4                   IBUF                         0.000     0.000 r  clk_IBUF_inst/O
                         net (fo=29, routed)          0.480     0.480    u_video/mmcm_adv_inst_display_clocks/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.332    -2.852 r  u_video/mmcm_adv_inst_display_clocks/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.579    -2.274    u_video/mmcm_adv_inst_display_clocks/inst/clk_out1_clk_wiz_2
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -2.245 r  u_video/mmcm_adv_inst_display_clocks/inst/clkout1_buf/O
                         net (fo=83, routed)          0.908    -1.337    u_video/inst_dvid/TDMS_encoder_green/clk_out1
    SLICE_X160Y127       FDSE                                         r  u_video/inst_dvid/TDMS_encoder_green/encoded_reg[2]/C

Slack:                    inf
  Source:                 ch1_reg[active]/C
                            (rising edge-triggered cell FDRE)
  Destination:            u_video/inst_dvid/TDMS_encoder_blue/dc_bias_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_2  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.768ns  (logic 0.231ns (30.097%)  route 0.537ns (69.903%))
  Logic Levels:           3  (FDRE=1 LUT5=1 LUT6=1)
  Clock Uncertainty:      0.190ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X160Y131       FDRE                         0.000     0.000 r  ch1_reg[active]/C
    SLICE_X160Y131       FDRE (Prop_fdre_C_Q)         0.141     0.141 f  ch1_reg[active]/Q
                         net (fo=4, routed)           0.196     0.337    u_video/Inst_vga/u_vga_sig/encoded_reg[1]
    SLICE_X160Y131       LUT5 (Prop_lut5_I2_O)        0.045     0.382 r  u_video/Inst_vga/u_vga_sig/dc_bias[3]_i_2/O
                         net (fo=10, routed)          0.341     0.723    u_video/inst_dvid/TDMS_encoder_blue/pixel[color][0]
    SLICE_X158Y126       LUT6 (Prop_lut6_I4_O)        0.045     0.768 r  u_video/inst_dvid/TDMS_encoder_blue/dc_bias[2]_i_1/O
                         net (fo=1, routed)           0.000     0.768    u_video/inst_dvid/TDMS_encoder_blue/dc_bias[2]_i_1_n_0
    SLICE_X158Y126       FDRE                                         r  u_video/inst_dvid/TDMS_encoder_blue/dc_bias_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_2 rise edge)
                                                      0.000     0.000 r  
    R4                   IBUF                         0.000     0.000 r  clk_IBUF_inst/O
                         net (fo=29, routed)          0.480     0.480    u_video/mmcm_adv_inst_display_clocks/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.332    -2.852 r  u_video/mmcm_adv_inst_display_clocks/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.579    -2.274    u_video/mmcm_adv_inst_display_clocks/inst/clk_out1_clk_wiz_2
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -2.245 r  u_video/mmcm_adv_inst_display_clocks/inst/clkout1_buf/O
                         net (fo=83, routed)          0.905    -1.340    u_video/inst_dvid/TDMS_encoder_blue/clk_out1
    SLICE_X158Y126       FDRE                                         r  u_video/inst_dvid/TDMS_encoder_blue/dc_bias_reg[2]/C

Slack:                    inf
  Source:                 ch1_reg[active]/C
                            (rising edge-triggered cell FDRE)
  Destination:            u_video/inst_dvid/TDMS_encoder_blue/encoded_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_2  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.785ns  (logic 0.231ns (29.416%)  route 0.554ns (70.584%))
  Logic Levels:           3  (FDRE=1 LUT3=1 LUT5=1)
  Clock Uncertainty:      0.190ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X160Y131       FDRE                         0.000     0.000 r  ch1_reg[active]/C
    SLICE_X160Y131       FDRE (Prop_fdre_C_Q)         0.141     0.141 r  ch1_reg[active]/Q
                         net (fo=4, routed)           0.196     0.337    u_video/Inst_vga/u_vga_sig/encoded_reg[1]
    SLICE_X160Y131       LUT5 (Prop_lut5_I2_O)        0.045     0.382 f  u_video/Inst_vga/u_vga_sig/dc_bias[3]_i_2/O
                         net (fo=10, routed)          0.358     0.740    u_video/inst_dvid/TDMS_encoder_blue/pixel[color][0]
    SLICE_X161Y126       LUT3 (Prop_lut3_I1_O)        0.045     0.785 r  u_video/inst_dvid/TDMS_encoder_blue/encoded[8]_i_1/O
                         net (fo=1, routed)           0.000     0.785    u_video/inst_dvid/TDMS_encoder_blue/encoded[8]_i_1_n_0
    SLICE_X161Y126       FDRE                                         r  u_video/inst_dvid/TDMS_encoder_blue/encoded_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_2 rise edge)
                                                      0.000     0.000 r  
    R4                   IBUF                         0.000     0.000 r  clk_IBUF_inst/O
                         net (fo=29, routed)          0.480     0.480    u_video/mmcm_adv_inst_display_clocks/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.332    -2.852 r  u_video/mmcm_adv_inst_display_clocks/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.579    -2.274    u_video/mmcm_adv_inst_display_clocks/inst/clk_out1_clk_wiz_2
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -2.245 r  u_video/mmcm_adv_inst_display_clocks/inst/clkout1_buf/O
                         net (fo=83, routed)          0.906    -1.339    u_video/inst_dvid/TDMS_encoder_blue/clk_out1
    SLICE_X161Y126       FDRE                                         r  u_video/inst_dvid/TDMS_encoder_blue/encoded_reg[8]/C





