$comment
	File created using the following command:
		vcd file ULA.msim.vcd -direction
$end
$date
	Sat Nov 25 02:13:49 2023
$end
$version
	ModelSim Version 10.1d
$end
$timescale
	1ps
$end
$scope module ULA_vlg_vec_tst $end
$var reg 1 ! A $end
$var reg 1 " Ainvert $end
$var reg 1 # B $end
$var reg 1 $ Binvert $end
$var reg 1 % Cin $end
$var reg 2 & select [1:0] $end
$var wire 1 ' Cout $end
$var wire 1 ( S $end
$var wire 1 ) sampler $end
$scope module i1 $end
$var wire 1 * gnd $end
$var wire 1 + vcc $end
$var wire 1 , unknown $end
$var tri1 1 - devclrn $end
$var tri1 1 . devpor $end
$var tri1 1 / devoe $end
$var wire 1 0 select[0]~input_o $end
$var wire 1 1 S~output_o $end
$var wire 1 2 Cout~output_o $end
$var wire 1 3 select[1]~input_o $end
$var wire 1 4 Cin~input_o $end
$var wire 1 5 B~input_o $end
$var wire 1 6 Binvert~input_o $end
$var wire 1 7 inst16|LPM_MUX_component|auto_generated|result_node[0]~0_combout $end
$var wire 1 8 inst21|LPM_MUX_component|auto_generated|result_node[0]~2_combout $end
$var wire 1 9 Ainvert~input_o $end
$var wire 1 : A~input_o $end
$var wire 1 ; inst21|LPM_MUX_component|auto_generated|result_node[0]~4_combout $end
$var wire 1 < inst21|LPM_MUX_component|auto_generated|result_node[0]~3_combout $end
$var wire 1 = inst4|inst4~0_combout $end
$upscope $end
$upscope $end
$enddefinitions $end
#0
$dumpvars
0!
0"
0#
0$
0%
b0 &
0'
0(
x)
0*
1+
x,
1-
1.
1/
00
01
02
03
04
05
06
07
08
09
0:
0;
0<
0=
$end
#25000
1#
15
0)
17
18
1<
11
1(
#50000
1!
1:
1)
1=
0<
12
01
1'
0(
#75000
0#
05
0)
07
08
0=
02
0'
1<
11
1(
#100000
1#
15
1)
17
18
1=
12
1'
0<
01
0(
#125000
0#
05
0)
07
08
0=
02
0'
1<
11
1(
#225000
0!
0:
1)
0<
01
0(
#250000
1#
1!
15
1:
0)
17
1<
18
11
1(
1=
12
1'
0<
01
0(
#275000
0!
0:
1)
0=
1<
02
11
0'
1(
#300000
0#
1!
05
1:
0)
07
1=
0<
08
12
01
1'
0(
0=
02
0'
1<
11
1(
#325000
1#
0!
15
0:
1)
17
0<
18
01
0(
1<
11
1(
#350000
0#
1!
05
1:
0)
07
1=
0<
08
12
01
1'
0(
0=
02
0'
1<
11
1(
#425000
1#
0!
15
0:
1)
17
0<
18
01
0(
1<
11
1(
#450000
0#
05
0)
07
08
0<
01
0(
#475000
1!
1#
1:
15
1)
17
1<
18
11
1(
1=
12
1'
0<
01
0(
#500000
0!
0:
0)
0=
1<
02
11
0'
1(
#525000
0#
05
1)
07
08
0<
01
0(
#575000
1!
1#
1:
15
0)
17
1<
18
11
1(
1=
12
1'
0<
01
0(
#600000
0#
05
1)
07
08
0=
02
0'
1<
11
1(
#625000
0!
1#
0:
15
0)
17
0<
18
01
0(
1<
11
1(
#700000
1!
0#
1:
05
1)
07
1=
0<
08
12
01
1'
0(
0=
02
0'
1<
11
1(
#750000
1#
15
0)
17
18
1=
12
1'
0<
01
0(
#800000
0!
0#
0:
05
1)
07
0=
1<
08
02
11
0'
1(
0<
01
0(
#825000
1#
15
0)
17
18
1<
11
1(
#950000
1!
0#
1:
05
1)
07
1=
0<
08
12
01
1'
0(
0=
02
0'
1<
11
1(
#975000
1#
15
0)
17
18
1=
12
1'
0<
01
0(
#1000000
