 
****************************************
Report : timing
        -path full
        -delay max
        -max_paths 1
Design : mac_unit
Version: S-2021.06-SP1
Date   : Thu Nov 16 20:46:59 2023
****************************************

Operating Conditions: typical   Library: NangateOpenCellLibrary
Wire Load Model Mode: top

  Startpoint: in_b[7] (input port clocked by clk)
  Endpoint: mac_out[6] (output port clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  mac_unit           5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                   0.000      0.000
  clock network delay (ideal)             0.000      0.000
  input external delay                    0.000      0.000 f
  in_b[7] (in)                            0.000      0.000 f
  U454/ZN (OR2_X2)                        0.060      0.060 f
  U293/ZN (OAI21_X1)                      0.055      0.115 r
  U367/ZN (OAI211_X1)                     0.042      0.157 f
  U280/ZN (NAND3_X1)                      0.034      0.191 r
  U386/ZN (NAND2_X1)                      0.036      0.228 f
  U323/ZN (XNOR2_X1)                      0.076      0.303 r
  U492/ZN (OR2_X1)                        0.055      0.358 r
  U493/ZN (INV_X1)                        0.029      0.387 f
  U494/ZN (NOR2_X1)                       0.034      0.421 r
  U500/ZN (OR2_X1)                        0.038      0.459 r
  U509/ZN (OAI211_X1)                     0.055      0.514 f
  U362/ZN (OAI21_X1)                      0.062      0.576 r
  U361/ZN (AND2_X1)                       0.063      0.639 r
  U568/Z (MUX2_X1)                        0.091      0.730 f
  U260/ZN (OR2_X2)                        0.069      0.798 f
  U264/ZN (XNOR2_X2)                      0.079      0.877 r
  U424/ZN (INV_X1)                        0.045      0.922 f
  U423/ZN (OR2_X1)                        0.062      0.984 f
  U434/ZN (OAI22_X1)                      0.063      1.047 r
  U441/ZN (INV_X1)                        0.028      1.075 f
  U440/ZN (NAND4_X1)                      0.036      1.112 r
  U356/ZN (NAND2_X1)                      0.036      1.147 f
  U254/ZN (NAND3_X1)                      0.039      1.186 r
  U420/ZN (NAND2_X1)                      0.044      1.231 f
  U418/ZN (NAND2_X1)                      0.041      1.272 r
  U345/ZN (OR2_X1)                        0.038      1.310 r
  U252/ZN (NAND3_X1)                      0.039      1.349 f
  U405/ZN (OR2_X1)                        0.063      1.413 f
  U786/ZN (NAND2_X1)                      0.024      1.437 r
  mac_out[6] (out)                        0.002      1.439 r
  data arrival time                                  1.439

  clock clk (rise edge)                   0.000      0.000
  clock network delay (ideal)             0.000      0.000
  output external delay                   0.000      0.000
  data required time                                 0.000
  -----------------------------------------------------------
  data required time                                 0.000
  data arrival time                                 -1.439
  -----------------------------------------------------------
  slack (VIOLATED)                                  -1.439


1
