Copyright 1986-2015 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------
| Tool Version : Vivado v.2015.1 (lin64) Build 1215546 Mon Apr 27 19:07:21 MDT 2015
| Date         : Fri Jun  5 15:39:20 2015
| Host         : ubuntu running 64-bit Ubuntu 14.04.2 LTS
| Command      : report_drc
------------------------------------------------------------------------------------

Report DRC

Table of Contents
-----------------
1. REPORT SUMMARY
2. REPORT DETAILS

1. REPORT SUMMARY
-----------------
            Netlist: netlist
          Floorplan: design_1
      Design limits: <entire design considered>
           Ruledeck: default
             Max violations: <unlimited>
             Violations found: 275

2. REPORT DETAILS
-----------------
DPIP-1#1 Warning
Input pipelining  
DSP design_1_i/image_filter_1/inst/image_filter_Loop_1_proc_U0/image_filter_fmul_32ns_32ns_32_5_max_dsp_U52/image_filter_ap_fmul_3_max_dsp_32_u/U0/i_synth/MULT.OP/MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP1/DSP input A B is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-1#2 Warning
Input pipelining  
DSP design_1_i/image_filter_1/inst/image_filter_Loop_1_proc_U0/image_filter_fmul_32ns_32ns_32_5_max_dsp_U52/image_filter_ap_fmul_3_max_dsp_32_u/U0/i_synth/MULT.OP/R_AND_R/LAT_OPT.FULL.R_AND_R/DSP48E1_SGL_EXP_IP.OLD_ADD.ADD/DSP input A is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-1#3 Warning
Input pipelining  
DSP design_1_i/image_filter_1/inst/image_filter_Loop_1_proc_U0/image_filter_fsub_32ns_32ns_32_9_full_dsp_U51/image_filter_ap_fsub_7_full_dsp_32_u/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/DSP48E1_BODY.NORM_RND/SHIFT_RND/DSP input B is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-1#4 Warning
Input pipelining  
DSP design_1_i/image_filter_fh_0/inst/image_filter_fh_FilterTest_480_640_1_U0/image_filter_fh_fadd_32ns_32ns_32_8_full_dsp_U33/image_filter_fh_ap_fadd_6_full_dsp_32_u/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/DSP48E1_BODY.ALIGN_ADD/DSP2/DSP input A B is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-1#5 Warning
Input pipelining  
DSP design_1_i/image_filter_fh_0/inst/image_filter_fh_FilterTest_480_640_1_U0/image_filter_fh_fadd_32ns_32ns_32_8_full_dsp_U33/image_filter_fh_ap_fadd_6_full_dsp_32_u/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/DSP48E1_BODY.NORM_RND/SHIFT_RND/DSP input B is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-1#6 Warning
Input pipelining  
DSP design_1_i/image_filter_fh_0/inst/image_filter_fh_FilterTest_480_640_1_U0/image_filter_fh_fadd_32ns_32ns_32_8_full_dsp_U34/image_filter_fh_ap_fadd_6_full_dsp_32_u/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/DSP48E1_BODY.ALIGN_ADD/DSP2/DSP input A B is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-1#7 Warning
Input pipelining  
DSP design_1_i/image_filter_fh_0/inst/image_filter_fh_FilterTest_480_640_1_U0/image_filter_fh_fadd_32ns_32ns_32_8_full_dsp_U34/image_filter_fh_ap_fadd_6_full_dsp_32_u/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/DSP48E1_BODY.NORM_RND/SHIFT_RND/DSP input B is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-1#8 Warning
Input pipelining  
DSP design_1_i/image_filter_fh_0/inst/image_filter_fh_FilterTest_480_640_1_U0/image_filter_fh_fadd_32ns_32ns_32_8_full_dsp_U35/image_filter_fh_ap_fadd_6_full_dsp_32_u/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/DSP48E1_BODY.ALIGN_ADD/DSP2/DSP input A B is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-1#9 Warning
Input pipelining  
DSP design_1_i/image_filter_fh_0/inst/image_filter_fh_FilterTest_480_640_1_U0/image_filter_fh_fadd_32ns_32ns_32_8_full_dsp_U35/image_filter_fh_ap_fadd_6_full_dsp_32_u/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/DSP48E1_BODY.NORM_RND/SHIFT_RND/DSP input B is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-1#10 Warning
Input pipelining  
DSP design_1_i/image_filter_fh_0/inst/image_filter_fh_FilterTest_480_640_1_U0/image_filter_fh_fadd_32ns_32ns_32_8_full_dsp_U36/image_filter_fh_ap_fadd_6_full_dsp_32_u/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/DSP48E1_BODY.ALIGN_ADD/DSP2/DSP input A B is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-1#11 Warning
Input pipelining  
DSP design_1_i/image_filter_fh_0/inst/image_filter_fh_FilterTest_480_640_1_U0/image_filter_fh_fadd_32ns_32ns_32_8_full_dsp_U36/image_filter_fh_ap_fadd_6_full_dsp_32_u/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/DSP48E1_BODY.NORM_RND/SHIFT_RND/DSP input B is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-1#12 Warning
Input pipelining  
DSP design_1_i/image_filter_fh_0/inst/image_filter_fh_FilterTest_480_640_1_U0/image_filter_fh_fadd_32ns_32ns_32_8_full_dsp_U37/image_filter_fh_ap_fadd_6_full_dsp_32_u/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/DSP48E1_BODY.ALIGN_ADD/DSP2/DSP input A B is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-1#13 Warning
Input pipelining  
DSP design_1_i/image_filter_fh_0/inst/image_filter_fh_FilterTest_480_640_1_U0/image_filter_fh_fadd_32ns_32ns_32_8_full_dsp_U37/image_filter_fh_ap_fadd_6_full_dsp_32_u/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/DSP48E1_BODY.NORM_RND/SHIFT_RND/DSP input B is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-1#14 Warning
Input pipelining  
DSP design_1_i/image_filter_fh_0/inst/image_filter_fh_FilterTest_480_640_1_U0/image_filter_fh_fadd_32ns_32ns_32_8_full_dsp_U38/image_filter_fh_ap_fadd_6_full_dsp_32_u/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/DSP48E1_BODY.ALIGN_ADD/DSP2/DSP input A B is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-1#15 Warning
Input pipelining  
DSP design_1_i/image_filter_fh_0/inst/image_filter_fh_FilterTest_480_640_1_U0/image_filter_fh_fadd_32ns_32ns_32_8_full_dsp_U38/image_filter_fh_ap_fadd_6_full_dsp_32_u/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/DSP48E1_BODY.NORM_RND/SHIFT_RND/DSP input B is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-1#16 Warning
Input pipelining  
DSP design_1_i/image_filter_fh_0/inst/image_filter_fh_FilterTest_480_640_1_U0/image_filter_fh_fadd_32ns_32ns_32_8_full_dsp_U39/image_filter_fh_ap_fadd_6_full_dsp_32_u/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/DSP48E1_BODY.ALIGN_ADD/DSP2/DSP input A B is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-1#17 Warning
Input pipelining  
DSP design_1_i/image_filter_fh_0/inst/image_filter_fh_FilterTest_480_640_1_U0/image_filter_fh_fadd_32ns_32ns_32_8_full_dsp_U39/image_filter_fh_ap_fadd_6_full_dsp_32_u/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/DSP48E1_BODY.NORM_RND/SHIFT_RND/DSP input B is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-1#18 Warning
Input pipelining  
DSP design_1_i/image_filter_fh_0/inst/image_filter_fh_FilterTest_480_640_1_U0/image_filter_fh_fadd_32ns_32ns_32_8_full_dsp_U40/image_filter_fh_ap_fadd_6_full_dsp_32_u/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/DSP48E1_BODY.ALIGN_ADD/DSP2/DSP input A B is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-1#19 Warning
Input pipelining  
DSP design_1_i/image_filter_fh_0/inst/image_filter_fh_FilterTest_480_640_1_U0/image_filter_fh_fadd_32ns_32ns_32_8_full_dsp_U40/image_filter_fh_ap_fadd_6_full_dsp_32_u/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/DSP48E1_BODY.NORM_RND/SHIFT_RND/DSP input B is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-1#20 Warning
Input pipelining  
DSP design_1_i/image_filter_fh_0/inst/image_filter_fh_FilterTest_480_640_1_U0/image_filter_fh_fadd_32ns_32ns_32_8_full_dsp_U41/image_filter_fh_ap_fadd_6_full_dsp_32_u/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/DSP48E1_BODY.ALIGN_ADD/DSP2/DSP input A B is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-1#21 Warning
Input pipelining  
DSP design_1_i/image_filter_fh_0/inst/image_filter_fh_FilterTest_480_640_1_U0/image_filter_fh_fadd_32ns_32ns_32_8_full_dsp_U41/image_filter_fh_ap_fadd_6_full_dsp_32_u/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/DSP48E1_BODY.NORM_RND/SHIFT_RND/DSP input B is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-1#22 Warning
Input pipelining  
DSP design_1_i/image_filter_fh_0/inst/image_filter_fh_FilterTest_480_640_1_U0/image_filter_fh_fmul_32ns_32ns_32_5_max_dsp_U51/image_filter_fh_ap_fmul_3_max_dsp_32_u/U0/i_synth/MULT.OP/MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP1/DSP input A B is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-1#23 Warning
Input pipelining  
DSP design_1_i/image_filter_fh_0/inst/image_filter_fh_FilterTest_480_640_1_U0/image_filter_fh_fmul_32ns_32ns_32_5_max_dsp_U51/image_filter_fh_ap_fmul_3_max_dsp_32_u/U0/i_synth/MULT.OP/R_AND_R/LAT_OPT.FULL.R_AND_R/DSP48E1_SGL_EXP_IP.OLD_ADD.ADD/DSP input A is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-1#24 Warning
Input pipelining  
DSP design_1_i/image_filter_fh_0/inst/image_filter_fh_FilterTest_480_640_1_U0/image_filter_fh_fmul_32ns_32ns_32_5_max_dsp_U52/image_filter_fh_ap_fmul_3_max_dsp_32_u/U0/i_synth/MULT.OP/MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP1/DSP input A B is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-1#25 Warning
Input pipelining  
DSP design_1_i/image_filter_fh_0/inst/image_filter_fh_FilterTest_480_640_1_U0/image_filter_fh_fmul_32ns_32ns_32_5_max_dsp_U52/image_filter_fh_ap_fmul_3_max_dsp_32_u/U0/i_synth/MULT.OP/R_AND_R/LAT_OPT.FULL.R_AND_R/DSP48E1_SGL_EXP_IP.OLD_ADD.ADD/DSP input A is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-1#26 Warning
Input pipelining  
DSP design_1_i/image_filter_fh_0/inst/image_filter_fh_FilterTest_480_640_1_U0/image_filter_fh_fmul_32ns_32ns_32_5_max_dsp_U53/image_filter_fh_ap_fmul_3_max_dsp_32_u/U0/i_synth/MULT.OP/MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP1/DSP input A B is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-1#27 Warning
Input pipelining  
DSP design_1_i/image_filter_fh_0/inst/image_filter_fh_FilterTest_480_640_1_U0/image_filter_fh_fmul_32ns_32ns_32_5_max_dsp_U53/image_filter_fh_ap_fmul_3_max_dsp_32_u/U0/i_synth/MULT.OP/R_AND_R/LAT_OPT.FULL.R_AND_R/DSP48E1_SGL_EXP_IP.OLD_ADD.ADD/DSP input A is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-1#28 Warning
Input pipelining  
DSP design_1_i/image_filter_fh_0/inst/image_filter_fh_FilterTest_480_640_1_U0/image_filter_fh_fmul_32ns_32ns_32_5_max_dsp_U54/image_filter_fh_ap_fmul_3_max_dsp_32_u/U0/i_synth/MULT.OP/MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP1/DSP input A B is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-1#29 Warning
Input pipelining  
DSP design_1_i/image_filter_fh_0/inst/image_filter_fh_FilterTest_480_640_1_U0/image_filter_fh_fmul_32ns_32ns_32_5_max_dsp_U54/image_filter_fh_ap_fmul_3_max_dsp_32_u/U0/i_synth/MULT.OP/R_AND_R/LAT_OPT.FULL.R_AND_R/DSP48E1_SGL_EXP_IP.OLD_ADD.ADD/DSP input A is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-1#30 Warning
Input pipelining  
DSP design_1_i/image_filter_fh_0/inst/image_filter_fh_FilterTest_480_640_1_U0/image_filter_fh_fmul_32ns_32ns_32_5_max_dsp_U55/image_filter_fh_ap_fmul_3_max_dsp_32_u/U0/i_synth/MULT.OP/MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP1/DSP input A B is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-1#31 Warning
Input pipelining  
DSP design_1_i/image_filter_fh_0/inst/image_filter_fh_FilterTest_480_640_1_U0/image_filter_fh_fmul_32ns_32ns_32_5_max_dsp_U55/image_filter_fh_ap_fmul_3_max_dsp_32_u/U0/i_synth/MULT.OP/R_AND_R/LAT_OPT.FULL.R_AND_R/DSP48E1_SGL_EXP_IP.OLD_ADD.ADD/DSP input A is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-1#32 Warning
Input pipelining  
DSP design_1_i/image_filter_fh_0/inst/image_filter_fh_FilterTest_480_640_1_U0/image_filter_fh_fmul_32ns_32ns_32_5_max_dsp_U56/image_filter_fh_ap_fmul_3_max_dsp_32_u/U0/i_synth/MULT.OP/MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP1/DSP input A B is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-1#33 Warning
Input pipelining  
DSP design_1_i/image_filter_fh_0/inst/image_filter_fh_FilterTest_480_640_1_U0/image_filter_fh_fmul_32ns_32ns_32_5_max_dsp_U56/image_filter_fh_ap_fmul_3_max_dsp_32_u/U0/i_synth/MULT.OP/R_AND_R/LAT_OPT.FULL.R_AND_R/DSP48E1_SGL_EXP_IP.OLD_ADD.ADD/DSP input A is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-1#34 Warning
Input pipelining  
DSP design_1_i/image_filter_fh_0/inst/image_filter_fh_FilterTest_480_640_1_U0/image_filter_fh_fsub_32ns_32ns_32_8_full_dsp_U17/image_filter_fh_ap_fsub_6_full_dsp_32_u/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/DSP48E1_BODY.ALIGN_ADD/DSP2/DSP input A B is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-1#35 Warning
Input pipelining  
DSP design_1_i/image_filter_fh_0/inst/image_filter_fh_FilterTest_480_640_1_U0/image_filter_fh_fsub_32ns_32ns_32_8_full_dsp_U17/image_filter_fh_ap_fsub_6_full_dsp_32_u/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/DSP48E1_BODY.NORM_RND/SHIFT_RND/DSP input B is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-1#36 Warning
Input pipelining  
DSP design_1_i/image_filter_fh_0/inst/image_filter_fh_FilterTest_480_640_1_U0/image_filter_fh_fsub_32ns_32ns_32_8_full_dsp_U18/image_filter_fh_ap_fsub_6_full_dsp_32_u/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/DSP48E1_BODY.ALIGN_ADD/DSP2/DSP input A B is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-1#37 Warning
Input pipelining  
DSP design_1_i/image_filter_fh_0/inst/image_filter_fh_FilterTest_480_640_1_U0/image_filter_fh_fsub_32ns_32ns_32_8_full_dsp_U18/image_filter_fh_ap_fsub_6_full_dsp_32_u/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/DSP48E1_BODY.NORM_RND/SHIFT_RND/DSP input B is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-1#38 Warning
Input pipelining  
DSP design_1_i/image_filter_fh_0/inst/image_filter_fh_FilterTest_480_640_1_U0/image_filter_fh_fsub_32ns_32ns_32_8_full_dsp_U19/image_filter_fh_ap_fsub_6_full_dsp_32_u/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/DSP48E1_BODY.ALIGN_ADD/DSP2/DSP input A B is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-1#39 Warning
Input pipelining  
DSP design_1_i/image_filter_fh_0/inst/image_filter_fh_FilterTest_480_640_1_U0/image_filter_fh_fsub_32ns_32ns_32_8_full_dsp_U19/image_filter_fh_ap_fsub_6_full_dsp_32_u/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/DSP48E1_BODY.NORM_RND/SHIFT_RND/DSP input B is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-1#40 Warning
Input pipelining  
DSP design_1_i/image_filter_fh_0/inst/image_filter_fh_FilterTest_480_640_1_U0/image_filter_fh_fsub_32ns_32ns_32_8_full_dsp_U20/image_filter_fh_ap_fsub_6_full_dsp_32_u/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/DSP48E1_BODY.ALIGN_ADD/DSP2/DSP input A B is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-1#41 Warning
Input pipelining  
DSP design_1_i/image_filter_fh_0/inst/image_filter_fh_FilterTest_480_640_1_U0/image_filter_fh_fsub_32ns_32ns_32_8_full_dsp_U20/image_filter_fh_ap_fsub_6_full_dsp_32_u/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/DSP48E1_BODY.NORM_RND/SHIFT_RND/DSP input B is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-1#42 Warning
Input pipelining  
DSP design_1_i/image_filter_fh_0/inst/image_filter_fh_FilterTest_480_640_1_U0/image_filter_fh_fsub_32ns_32ns_32_8_full_dsp_U21/image_filter_fh_ap_fsub_6_full_dsp_32_u/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/DSP48E1_BODY.ALIGN_ADD/DSP2/DSP input A B is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-1#43 Warning
Input pipelining  
DSP design_1_i/image_filter_fh_0/inst/image_filter_fh_FilterTest_480_640_1_U0/image_filter_fh_fsub_32ns_32ns_32_8_full_dsp_U21/image_filter_fh_ap_fsub_6_full_dsp_32_u/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/DSP48E1_BODY.NORM_RND/SHIFT_RND/DSP input B is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-1#44 Warning
Input pipelining  
DSP design_1_i/image_filter_fh_0/inst/image_filter_fh_FilterTest_480_640_1_U0/image_filter_fh_fsub_32ns_32ns_32_8_full_dsp_U22/image_filter_fh_ap_fsub_6_full_dsp_32_u/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/DSP48E1_BODY.ALIGN_ADD/DSP2/DSP input A B is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-1#45 Warning
Input pipelining  
DSP design_1_i/image_filter_fh_0/inst/image_filter_fh_FilterTest_480_640_1_U0/image_filter_fh_fsub_32ns_32ns_32_8_full_dsp_U22/image_filter_fh_ap_fsub_6_full_dsp_32_u/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/DSP48E1_BODY.NORM_RND/SHIFT_RND/DSP input B is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-1#46 Warning
Input pipelining  
DSP design_1_i/image_filter_fh_0/inst/image_filter_fh_FilterTest_480_640_1_U0/image_filter_fh_fsub_32ns_32ns_32_8_full_dsp_U23/image_filter_fh_ap_fsub_6_full_dsp_32_u/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/DSP48E1_BODY.ALIGN_ADD/DSP2/DSP input A B is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-1#47 Warning
Input pipelining  
DSP design_1_i/image_filter_fh_0/inst/image_filter_fh_FilterTest_480_640_1_U0/image_filter_fh_fsub_32ns_32ns_32_8_full_dsp_U23/image_filter_fh_ap_fsub_6_full_dsp_32_u/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/DSP48E1_BODY.NORM_RND/SHIFT_RND/DSP input B is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-1#48 Warning
Input pipelining  
DSP design_1_i/image_filter_fh_0/inst/image_filter_fh_FilterTest_480_640_1_U0/image_filter_fh_fsub_32ns_32ns_32_8_full_dsp_U24/image_filter_fh_ap_fsub_6_full_dsp_32_u/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/DSP48E1_BODY.ALIGN_ADD/DSP2/DSP input A B is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-1#49 Warning
Input pipelining  
DSP design_1_i/image_filter_fh_0/inst/image_filter_fh_FilterTest_480_640_1_U0/image_filter_fh_fsub_32ns_32ns_32_8_full_dsp_U24/image_filter_fh_ap_fsub_6_full_dsp_32_u/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/DSP48E1_BODY.NORM_RND/SHIFT_RND/DSP input B is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-1#50 Warning
Input pipelining  
DSP design_1_i/image_filter_fh_0/inst/image_filter_fh_FilterTest_480_640_1_U0/image_filter_fh_fsub_32ns_32ns_32_8_full_dsp_U25/image_filter_fh_ap_fsub_6_full_dsp_32_u/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/DSP48E1_BODY.ALIGN_ADD/DSP2/DSP input A B is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-1#51 Warning
Input pipelining  
DSP design_1_i/image_filter_fh_0/inst/image_filter_fh_FilterTest_480_640_1_U0/image_filter_fh_fsub_32ns_32ns_32_8_full_dsp_U25/image_filter_fh_ap_fsub_6_full_dsp_32_u/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/DSP48E1_BODY.NORM_RND/SHIFT_RND/DSP input B is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-1#52 Warning
Input pipelining  
DSP design_1_i/image_filter_fh_0/inst/image_filter_fh_FilterTest_480_640_1_U0/image_filter_fh_fsub_32ns_32ns_32_8_full_dsp_U26/image_filter_fh_ap_fsub_6_full_dsp_32_u/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/DSP48E1_BODY.ALIGN_ADD/DSP2/DSP input A B is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-1#53 Warning
Input pipelining  
DSP design_1_i/image_filter_fh_0/inst/image_filter_fh_FilterTest_480_640_1_U0/image_filter_fh_fsub_32ns_32ns_32_8_full_dsp_U26/image_filter_fh_ap_fsub_6_full_dsp_32_u/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/DSP48E1_BODY.NORM_RND/SHIFT_RND/DSP input B is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-1#54 Warning
Input pipelining  
DSP design_1_i/image_filter_fh_0/inst/image_filter_fh_FilterTest_480_640_1_U0/image_filter_fh_fsub_32ns_32ns_32_8_full_dsp_U27/image_filter_fh_ap_fsub_6_full_dsp_32_u/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/DSP48E1_BODY.ALIGN_ADD/DSP2/DSP input A B is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-1#55 Warning
Input pipelining  
DSP design_1_i/image_filter_fh_0/inst/image_filter_fh_FilterTest_480_640_1_U0/image_filter_fh_fsub_32ns_32ns_32_8_full_dsp_U27/image_filter_fh_ap_fsub_6_full_dsp_32_u/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/DSP48E1_BODY.NORM_RND/SHIFT_RND/DSP input B is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-1#56 Warning
Input pipelining  
DSP design_1_i/image_filter_fh_0/inst/image_filter_fh_FilterTest_480_640_1_U0/image_filter_fh_fsub_32ns_32ns_32_8_full_dsp_U28/image_filter_fh_ap_fsub_6_full_dsp_32_u/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/DSP48E1_BODY.ALIGN_ADD/DSP2/DSP input A B is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-1#57 Warning
Input pipelining  
DSP design_1_i/image_filter_fh_0/inst/image_filter_fh_FilterTest_480_640_1_U0/image_filter_fh_fsub_32ns_32ns_32_8_full_dsp_U28/image_filter_fh_ap_fsub_6_full_dsp_32_u/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/DSP48E1_BODY.NORM_RND/SHIFT_RND/DSP input B is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-1#58 Warning
Input pipelining  
DSP design_1_i/image_filter_fh_0/inst/image_filter_fh_FilterTest_480_640_1_U0/image_filter_fh_fsub_32ns_32ns_32_8_full_dsp_U29/image_filter_fh_ap_fsub_6_full_dsp_32_u/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/DSP48E1_BODY.ALIGN_ADD/DSP2/DSP input A B is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-1#59 Warning
Input pipelining  
DSP design_1_i/image_filter_fh_0/inst/image_filter_fh_FilterTest_480_640_1_U0/image_filter_fh_fsub_32ns_32ns_32_8_full_dsp_U29/image_filter_fh_ap_fsub_6_full_dsp_32_u/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/DSP48E1_BODY.NORM_RND/SHIFT_RND/DSP input B is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-1#60 Warning
Input pipelining  
DSP design_1_i/image_filter_fh_0/inst/image_filter_fh_FilterTest_480_640_1_U0/image_filter_fh_fsub_32ns_32ns_32_8_full_dsp_U30/image_filter_fh_ap_fsub_6_full_dsp_32_u/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/DSP48E1_BODY.ALIGN_ADD/DSP2/DSP input A B is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-1#61 Warning
Input pipelining  
DSP design_1_i/image_filter_fh_0/inst/image_filter_fh_FilterTest_480_640_1_U0/image_filter_fh_fsub_32ns_32ns_32_8_full_dsp_U30/image_filter_fh_ap_fsub_6_full_dsp_32_u/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/DSP48E1_BODY.NORM_RND/SHIFT_RND/DSP input B is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-1#62 Warning
Input pipelining  
DSP design_1_i/image_filter_fh_0/inst/image_filter_fh_FilterTest_480_640_1_U0/image_filter_fh_fsub_32ns_32ns_32_8_full_dsp_U31/image_filter_fh_ap_fsub_6_full_dsp_32_u/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/DSP48E1_BODY.ALIGN_ADD/DSP2/DSP input A B is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-1#63 Warning
Input pipelining  
DSP design_1_i/image_filter_fh_0/inst/image_filter_fh_FilterTest_480_640_1_U0/image_filter_fh_fsub_32ns_32ns_32_8_full_dsp_U31/image_filter_fh_ap_fsub_6_full_dsp_32_u/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/DSP48E1_BODY.NORM_RND/SHIFT_RND/DSP input B is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-1#64 Warning
Input pipelining  
DSP design_1_i/image_filter_fh_0/inst/image_filter_fh_FilterTest_480_640_1_U0/image_filter_fh_fsub_32ns_32ns_32_8_full_dsp_U32/image_filter_fh_ap_fsub_6_full_dsp_32_u/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/DSP48E1_BODY.ALIGN_ADD/DSP2/DSP input A B is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-1#65 Warning
Input pipelining  
DSP design_1_i/image_filter_fh_0/inst/image_filter_fh_FilterTest_480_640_1_U0/image_filter_fh_fsub_32ns_32ns_32_8_full_dsp_U32/image_filter_fh_ap_fsub_6_full_dsp_32_u/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/DSP48E1_BODY.NORM_RND/SHIFT_RND/DSP input B is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-1#66 Warning
Input pipelining  
DSP design_1_i/image_filter_fh_0/inst/image_filter_fh_FilterTest_480_640_1_U0/image_filter_fh_fsub_32ns_32ns_32_8_full_dsp_U42/image_filter_fh_ap_fsub_6_full_dsp_32_u/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/DSP48E1_BODY.ALIGN_ADD/DSP2/DSP input A B is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-1#67 Warning
Input pipelining  
DSP design_1_i/image_filter_fh_0/inst/image_filter_fh_FilterTest_480_640_1_U0/image_filter_fh_fsub_32ns_32ns_32_8_full_dsp_U42/image_filter_fh_ap_fsub_6_full_dsp_32_u/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/DSP48E1_BODY.NORM_RND/SHIFT_RND/DSP input B is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-1#68 Warning
Input pipelining  
DSP design_1_i/image_filter_fh_0/inst/image_filter_fh_FilterTest_480_640_1_U0/image_filter_fh_fsub_32ns_32ns_32_8_full_dsp_U43/image_filter_fh_ap_fsub_6_full_dsp_32_u/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/DSP48E1_BODY.ALIGN_ADD/DSP2/DSP input A B is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-1#69 Warning
Input pipelining  
DSP design_1_i/image_filter_fh_0/inst/image_filter_fh_FilterTest_480_640_1_U0/image_filter_fh_fsub_32ns_32ns_32_8_full_dsp_U43/image_filter_fh_ap_fsub_6_full_dsp_32_u/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/DSP48E1_BODY.NORM_RND/SHIFT_RND/DSP input B is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-1#70 Warning
Input pipelining  
DSP design_1_i/image_filter_fh_0/inst/image_filter_fh_FilterTest_480_640_1_U0/image_filter_fh_fsub_32ns_32ns_32_8_full_dsp_U44/image_filter_fh_ap_fsub_6_full_dsp_32_u/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/DSP48E1_BODY.ALIGN_ADD/DSP2/DSP input A B is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-1#71 Warning
Input pipelining  
DSP design_1_i/image_filter_fh_0/inst/image_filter_fh_FilterTest_480_640_1_U0/image_filter_fh_fsub_32ns_32ns_32_8_full_dsp_U44/image_filter_fh_ap_fsub_6_full_dsp_32_u/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/DSP48E1_BODY.NORM_RND/SHIFT_RND/DSP input B is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-1#72 Warning
Input pipelining  
DSP design_1_i/image_filter_fh_0/inst/image_filter_fh_FilterTest_480_640_1_U0/image_filter_fh_fsub_32ns_32ns_32_8_full_dsp_U45/image_filter_fh_ap_fsub_6_full_dsp_32_u/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/DSP48E1_BODY.ALIGN_ADD/DSP2/DSP input A B is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-1#73 Warning
Input pipelining  
DSP design_1_i/image_filter_fh_0/inst/image_filter_fh_FilterTest_480_640_1_U0/image_filter_fh_fsub_32ns_32ns_32_8_full_dsp_U45/image_filter_fh_ap_fsub_6_full_dsp_32_u/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/DSP48E1_BODY.NORM_RND/SHIFT_RND/DSP input B is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-1#74 Warning
Input pipelining  
DSP design_1_i/image_filter_fh_0/inst/image_filter_fh_FilterTest_480_640_1_U0/image_filter_fh_fsub_32ns_32ns_32_8_full_dsp_U46/image_filter_fh_ap_fsub_6_full_dsp_32_u/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/DSP48E1_BODY.ALIGN_ADD/DSP2/DSP input A B is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-1#75 Warning
Input pipelining  
DSP design_1_i/image_filter_fh_0/inst/image_filter_fh_FilterTest_480_640_1_U0/image_filter_fh_fsub_32ns_32ns_32_8_full_dsp_U46/image_filter_fh_ap_fsub_6_full_dsp_32_u/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/DSP48E1_BODY.NORM_RND/SHIFT_RND/DSP input B is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-1#76 Warning
Input pipelining  
DSP design_1_i/image_filter_fh_0/inst/image_filter_fh_FilterTest_480_640_1_U0/image_filter_fh_fsub_32ns_32ns_32_8_full_dsp_U47/image_filter_fh_ap_fsub_6_full_dsp_32_u/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/DSP48E1_BODY.ALIGN_ADD/DSP2/DSP input A B is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-1#77 Warning
Input pipelining  
DSP design_1_i/image_filter_fh_0/inst/image_filter_fh_FilterTest_480_640_1_U0/image_filter_fh_fsub_32ns_32ns_32_8_full_dsp_U47/image_filter_fh_ap_fsub_6_full_dsp_32_u/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/DSP48E1_BODY.NORM_RND/SHIFT_RND/DSP input B is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-1#78 Warning
Input pipelining  
DSP design_1_i/image_filter_fh_0/inst/image_filter_fh_FilterTest_480_640_1_U0/image_filter_fh_fsub_32ns_32ns_32_8_full_dsp_U48/image_filter_fh_ap_fsub_6_full_dsp_32_u/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/DSP48E1_BODY.ALIGN_ADD/DSP2/DSP input A B is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-1#79 Warning
Input pipelining  
DSP design_1_i/image_filter_fh_0/inst/image_filter_fh_FilterTest_480_640_1_U0/image_filter_fh_fsub_32ns_32ns_32_8_full_dsp_U48/image_filter_fh_ap_fsub_6_full_dsp_32_u/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/DSP48E1_BODY.NORM_RND/SHIFT_RND/DSP input B is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-1#80 Warning
Input pipelining  
DSP design_1_i/image_filter_fh_0/inst/image_filter_fh_FilterTest_480_640_1_U0/image_filter_fh_fsub_32ns_32ns_32_8_full_dsp_U49/image_filter_fh_ap_fsub_6_full_dsp_32_u/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/DSP48E1_BODY.ALIGN_ADD/DSP2/DSP input A B is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-1#81 Warning
Input pipelining  
DSP design_1_i/image_filter_fh_0/inst/image_filter_fh_FilterTest_480_640_1_U0/image_filter_fh_fsub_32ns_32ns_32_8_full_dsp_U49/image_filter_fh_ap_fsub_6_full_dsp_32_u/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/DSP48E1_BODY.NORM_RND/SHIFT_RND/DSP input B is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-1#82 Warning
Input pipelining  
DSP design_1_i/image_filter_fh_0/inst/image_filter_fh_FilterTest_480_640_1_U0/image_filter_fh_fsub_32ns_32ns_32_8_full_dsp_U50/image_filter_fh_ap_fsub_6_full_dsp_32_u/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/DSP48E1_BODY.ALIGN_ADD/DSP2/DSP input A B is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-1#83 Warning
Input pipelining  
DSP design_1_i/image_filter_fh_0/inst/image_filter_fh_FilterTest_480_640_1_U0/image_filter_fh_fsub_32ns_32ns_32_8_full_dsp_U50/image_filter_fh_ap_fsub_6_full_dsp_32_u/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/DSP48E1_BODY.NORM_RND/SHIFT_RND/DSP input B is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-1#84 Warning
Input pipelining  
DSP design_1_i/image_filter_fh_0/inst/image_filter_fh_FilterTest_480_640_1_U0/image_filter_fh_mul_6ns_8ns_14_3_U57/image_filter_fh_mul_6ns_8ns_14_3_MulnS_0_U/buff0_reg input C is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPOP-1#1 Warning
Output pipelining  
DSP design_1_i/image_filter_1/inst/image_filter_Loop_1_proc_U0/image_filter_fmul_32ns_32ns_32_5_max_dsp_U52/image_filter_ap_fmul_3_max_dsp_32_u/U0/i_synth/MULT.OP/MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP1/DSP output P is not pipelined. Pipelining DSP48 output will improve performance. Both multiplier/adder output can be pipelined.
Related violations: <none>

DPOP-1#2 Warning
Output pipelining  
DSP design_1_i/image_filter_1/inst/image_filter_Loop_1_proc_U0/image_filter_fmul_32ns_32ns_32_5_max_dsp_U52/image_filter_ap_fmul_3_max_dsp_32_u/U0/i_synth/MULT.OP/MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP2/DSP output P is not pipelined. Pipelining DSP48 output will improve performance. Both multiplier/adder output can be pipelined.
Related violations: <none>

DPOP-1#3 Warning
Output pipelining  
DSP design_1_i/image_filter_1/inst/image_filter_Loop_1_proc_U0/image_filter_fmul_32ns_32ns_32_5_max_dsp_U52/image_filter_ap_fmul_3_max_dsp_32_u/U0/i_synth/MULT.OP/R_AND_R/LAT_OPT.FULL.R_AND_R/DSP48E1_SGL_EXP_IP.OLD_ADD.ADD/DSP output P is not pipelined. Pipelining DSP48 output will improve performance. Both multiplier/adder output can be pipelined.
Related violations: <none>

DPOP-1#4 Warning
Output pipelining  
DSP design_1_i/image_filter_1/inst/image_filter_Loop_1_proc_U0/image_filter_fsub_32ns_32ns_32_9_full_dsp_U51/image_filter_ap_fsub_7_full_dsp_32_u/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/DSP48E1_BODY.ALIGN_ADD/DSP2/DSP output P is not pipelined. Pipelining DSP48 output will improve performance. Both multiplier/adder output can be pipelined.
Related violations: <none>

DPOP-1#5 Warning
Output pipelining  
DSP design_1_i/image_filter_1/inst/image_filter_Loop_1_proc_U0/image_filter_fsub_32ns_32ns_32_9_full_dsp_U51/image_filter_ap_fsub_7_full_dsp_32_u/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/DSP48E1_BODY.NORM_RND/SHIFT_RND/DSP output P is not pipelined. Pipelining DSP48 output will improve performance. Both multiplier/adder output can be pipelined.
Related violations: <none>

DPOP-1#6 Warning
Output pipelining  
DSP design_1_i/image_filter_fh_0/inst/image_filter_fh_FilterTest_480_640_1_U0/image_filter_fh_fadd_32ns_32ns_32_8_full_dsp_U33/image_filter_fh_ap_fadd_6_full_dsp_32_u/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/DSP48E1_BODY.ALIGN_ADD/DSP2/DSP output P is not pipelined. Pipelining DSP48 output will improve performance. Both multiplier/adder output can be pipelined.
Related violations: <none>

DPOP-1#7 Warning
Output pipelining  
DSP design_1_i/image_filter_fh_0/inst/image_filter_fh_FilterTest_480_640_1_U0/image_filter_fh_fadd_32ns_32ns_32_8_full_dsp_U33/image_filter_fh_ap_fadd_6_full_dsp_32_u/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/DSP48E1_BODY.NORM_RND/SHIFT_RND/DSP output P is not pipelined. Pipelining DSP48 output will improve performance. Both multiplier/adder output can be pipelined.
Related violations: <none>

DPOP-1#8 Warning
Output pipelining  
DSP design_1_i/image_filter_fh_0/inst/image_filter_fh_FilterTest_480_640_1_U0/image_filter_fh_fadd_32ns_32ns_32_8_full_dsp_U34/image_filter_fh_ap_fadd_6_full_dsp_32_u/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/DSP48E1_BODY.ALIGN_ADD/DSP2/DSP output P is not pipelined. Pipelining DSP48 output will improve performance. Both multiplier/adder output can be pipelined.
Related violations: <none>

DPOP-1#9 Warning
Output pipelining  
DSP design_1_i/image_filter_fh_0/inst/image_filter_fh_FilterTest_480_640_1_U0/image_filter_fh_fadd_32ns_32ns_32_8_full_dsp_U34/image_filter_fh_ap_fadd_6_full_dsp_32_u/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/DSP48E1_BODY.NORM_RND/SHIFT_RND/DSP output P is not pipelined. Pipelining DSP48 output will improve performance. Both multiplier/adder output can be pipelined.
Related violations: <none>

DPOP-1#10 Warning
Output pipelining  
DSP design_1_i/image_filter_fh_0/inst/image_filter_fh_FilterTest_480_640_1_U0/image_filter_fh_fadd_32ns_32ns_32_8_full_dsp_U35/image_filter_fh_ap_fadd_6_full_dsp_32_u/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/DSP48E1_BODY.ALIGN_ADD/DSP2/DSP output P is not pipelined. Pipelining DSP48 output will improve performance. Both multiplier/adder output can be pipelined.
Related violations: <none>

DPOP-1#11 Warning
Output pipelining  
DSP design_1_i/image_filter_fh_0/inst/image_filter_fh_FilterTest_480_640_1_U0/image_filter_fh_fadd_32ns_32ns_32_8_full_dsp_U35/image_filter_fh_ap_fadd_6_full_dsp_32_u/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/DSP48E1_BODY.NORM_RND/SHIFT_RND/DSP output P is not pipelined. Pipelining DSP48 output will improve performance. Both multiplier/adder output can be pipelined.
Related violations: <none>

DPOP-1#12 Warning
Output pipelining  
DSP design_1_i/image_filter_fh_0/inst/image_filter_fh_FilterTest_480_640_1_U0/image_filter_fh_fadd_32ns_32ns_32_8_full_dsp_U36/image_filter_fh_ap_fadd_6_full_dsp_32_u/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/DSP48E1_BODY.ALIGN_ADD/DSP2/DSP output P is not pipelined. Pipelining DSP48 output will improve performance. Both multiplier/adder output can be pipelined.
Related violations: <none>

DPOP-1#13 Warning
Output pipelining  
DSP design_1_i/image_filter_fh_0/inst/image_filter_fh_FilterTest_480_640_1_U0/image_filter_fh_fadd_32ns_32ns_32_8_full_dsp_U36/image_filter_fh_ap_fadd_6_full_dsp_32_u/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/DSP48E1_BODY.NORM_RND/SHIFT_RND/DSP output P is not pipelined. Pipelining DSP48 output will improve performance. Both multiplier/adder output can be pipelined.
Related violations: <none>

DPOP-1#14 Warning
Output pipelining  
DSP design_1_i/image_filter_fh_0/inst/image_filter_fh_FilterTest_480_640_1_U0/image_filter_fh_fadd_32ns_32ns_32_8_full_dsp_U37/image_filter_fh_ap_fadd_6_full_dsp_32_u/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/DSP48E1_BODY.ALIGN_ADD/DSP2/DSP output P is not pipelined. Pipelining DSP48 output will improve performance. Both multiplier/adder output can be pipelined.
Related violations: <none>

DPOP-1#15 Warning
Output pipelining  
DSP design_1_i/image_filter_fh_0/inst/image_filter_fh_FilterTest_480_640_1_U0/image_filter_fh_fadd_32ns_32ns_32_8_full_dsp_U37/image_filter_fh_ap_fadd_6_full_dsp_32_u/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/DSP48E1_BODY.NORM_RND/SHIFT_RND/DSP output P is not pipelined. Pipelining DSP48 output will improve performance. Both multiplier/adder output can be pipelined.
Related violations: <none>

DPOP-1#16 Warning
Output pipelining  
DSP design_1_i/image_filter_fh_0/inst/image_filter_fh_FilterTest_480_640_1_U0/image_filter_fh_fadd_32ns_32ns_32_8_full_dsp_U38/image_filter_fh_ap_fadd_6_full_dsp_32_u/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/DSP48E1_BODY.ALIGN_ADD/DSP2/DSP output P is not pipelined. Pipelining DSP48 output will improve performance. Both multiplier/adder output can be pipelined.
Related violations: <none>

DPOP-1#17 Warning
Output pipelining  
DSP design_1_i/image_filter_fh_0/inst/image_filter_fh_FilterTest_480_640_1_U0/image_filter_fh_fadd_32ns_32ns_32_8_full_dsp_U38/image_filter_fh_ap_fadd_6_full_dsp_32_u/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/DSP48E1_BODY.NORM_RND/SHIFT_RND/DSP output P is not pipelined. Pipelining DSP48 output will improve performance. Both multiplier/adder output can be pipelined.
Related violations: <none>

DPOP-1#18 Warning
Output pipelining  
DSP design_1_i/image_filter_fh_0/inst/image_filter_fh_FilterTest_480_640_1_U0/image_filter_fh_fadd_32ns_32ns_32_8_full_dsp_U39/image_filter_fh_ap_fadd_6_full_dsp_32_u/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/DSP48E1_BODY.ALIGN_ADD/DSP2/DSP output P is not pipelined. Pipelining DSP48 output will improve performance. Both multiplier/adder output can be pipelined.
Related violations: <none>

DPOP-1#19 Warning
Output pipelining  
DSP design_1_i/image_filter_fh_0/inst/image_filter_fh_FilterTest_480_640_1_U0/image_filter_fh_fadd_32ns_32ns_32_8_full_dsp_U39/image_filter_fh_ap_fadd_6_full_dsp_32_u/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/DSP48E1_BODY.NORM_RND/SHIFT_RND/DSP output P is not pipelined. Pipelining DSP48 output will improve performance. Both multiplier/adder output can be pipelined.
Related violations: <none>

DPOP-1#20 Warning
Output pipelining  
DSP design_1_i/image_filter_fh_0/inst/image_filter_fh_FilterTest_480_640_1_U0/image_filter_fh_fadd_32ns_32ns_32_8_full_dsp_U40/image_filter_fh_ap_fadd_6_full_dsp_32_u/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/DSP48E1_BODY.ALIGN_ADD/DSP2/DSP output P is not pipelined. Pipelining DSP48 output will improve performance. Both multiplier/adder output can be pipelined.
Related violations: <none>

DPOP-1#21 Warning
Output pipelining  
DSP design_1_i/image_filter_fh_0/inst/image_filter_fh_FilterTest_480_640_1_U0/image_filter_fh_fadd_32ns_32ns_32_8_full_dsp_U40/image_filter_fh_ap_fadd_6_full_dsp_32_u/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/DSP48E1_BODY.NORM_RND/SHIFT_RND/DSP output P is not pipelined. Pipelining DSP48 output will improve performance. Both multiplier/adder output can be pipelined.
Related violations: <none>

DPOP-1#22 Warning
Output pipelining  
DSP design_1_i/image_filter_fh_0/inst/image_filter_fh_FilterTest_480_640_1_U0/image_filter_fh_fadd_32ns_32ns_32_8_full_dsp_U41/image_filter_fh_ap_fadd_6_full_dsp_32_u/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/DSP48E1_BODY.ALIGN_ADD/DSP2/DSP output P is not pipelined. Pipelining DSP48 output will improve performance. Both multiplier/adder output can be pipelined.
Related violations: <none>

DPOP-1#23 Warning
Output pipelining  
DSP design_1_i/image_filter_fh_0/inst/image_filter_fh_FilterTest_480_640_1_U0/image_filter_fh_fadd_32ns_32ns_32_8_full_dsp_U41/image_filter_fh_ap_fadd_6_full_dsp_32_u/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/DSP48E1_BODY.NORM_RND/SHIFT_RND/DSP output P is not pipelined. Pipelining DSP48 output will improve performance. Both multiplier/adder output can be pipelined.
Related violations: <none>

DPOP-1#24 Warning
Output pipelining  
DSP design_1_i/image_filter_fh_0/inst/image_filter_fh_FilterTest_480_640_1_U0/image_filter_fh_fmul_32ns_32ns_32_5_max_dsp_U51/image_filter_fh_ap_fmul_3_max_dsp_32_u/U0/i_synth/MULT.OP/MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP1/DSP output P is not pipelined. Pipelining DSP48 output will improve performance. Both multiplier/adder output can be pipelined.
Related violations: <none>

DPOP-1#25 Warning
Output pipelining  
DSP design_1_i/image_filter_fh_0/inst/image_filter_fh_FilterTest_480_640_1_U0/image_filter_fh_fmul_32ns_32ns_32_5_max_dsp_U51/image_filter_fh_ap_fmul_3_max_dsp_32_u/U0/i_synth/MULT.OP/MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP2/DSP output P is not pipelined. Pipelining DSP48 output will improve performance. Both multiplier/adder output can be pipelined.
Related violations: <none>

DPOP-1#26 Warning
Output pipelining  
DSP design_1_i/image_filter_fh_0/inst/image_filter_fh_FilterTest_480_640_1_U0/image_filter_fh_fmul_32ns_32ns_32_5_max_dsp_U51/image_filter_fh_ap_fmul_3_max_dsp_32_u/U0/i_synth/MULT.OP/R_AND_R/LAT_OPT.FULL.R_AND_R/DSP48E1_SGL_EXP_IP.OLD_ADD.ADD/DSP output P is not pipelined. Pipelining DSP48 output will improve performance. Both multiplier/adder output can be pipelined.
Related violations: <none>

DPOP-1#27 Warning
Output pipelining  
DSP design_1_i/image_filter_fh_0/inst/image_filter_fh_FilterTest_480_640_1_U0/image_filter_fh_fmul_32ns_32ns_32_5_max_dsp_U52/image_filter_fh_ap_fmul_3_max_dsp_32_u/U0/i_synth/MULT.OP/MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP1/DSP output P is not pipelined. Pipelining DSP48 output will improve performance. Both multiplier/adder output can be pipelined.
Related violations: <none>

DPOP-1#28 Warning
Output pipelining  
DSP design_1_i/image_filter_fh_0/inst/image_filter_fh_FilterTest_480_640_1_U0/image_filter_fh_fmul_32ns_32ns_32_5_max_dsp_U52/image_filter_fh_ap_fmul_3_max_dsp_32_u/U0/i_synth/MULT.OP/MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP2/DSP output P is not pipelined. Pipelining DSP48 output will improve performance. Both multiplier/adder output can be pipelined.
Related violations: <none>

DPOP-1#29 Warning
Output pipelining  
DSP design_1_i/image_filter_fh_0/inst/image_filter_fh_FilterTest_480_640_1_U0/image_filter_fh_fmul_32ns_32ns_32_5_max_dsp_U52/image_filter_fh_ap_fmul_3_max_dsp_32_u/U0/i_synth/MULT.OP/R_AND_R/LAT_OPT.FULL.R_AND_R/DSP48E1_SGL_EXP_IP.OLD_ADD.ADD/DSP output P is not pipelined. Pipelining DSP48 output will improve performance. Both multiplier/adder output can be pipelined.
Related violations: <none>

DPOP-1#30 Warning
Output pipelining  
DSP design_1_i/image_filter_fh_0/inst/image_filter_fh_FilterTest_480_640_1_U0/image_filter_fh_fmul_32ns_32ns_32_5_max_dsp_U53/image_filter_fh_ap_fmul_3_max_dsp_32_u/U0/i_synth/MULT.OP/MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP1/DSP output P is not pipelined. Pipelining DSP48 output will improve performance. Both multiplier/adder output can be pipelined.
Related violations: <none>

DPOP-1#31 Warning
Output pipelining  
DSP design_1_i/image_filter_fh_0/inst/image_filter_fh_FilterTest_480_640_1_U0/image_filter_fh_fmul_32ns_32ns_32_5_max_dsp_U53/image_filter_fh_ap_fmul_3_max_dsp_32_u/U0/i_synth/MULT.OP/MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP2/DSP output P is not pipelined. Pipelining DSP48 output will improve performance. Both multiplier/adder output can be pipelined.
Related violations: <none>

DPOP-1#32 Warning
Output pipelining  
DSP design_1_i/image_filter_fh_0/inst/image_filter_fh_FilterTest_480_640_1_U0/image_filter_fh_fmul_32ns_32ns_32_5_max_dsp_U53/image_filter_fh_ap_fmul_3_max_dsp_32_u/U0/i_synth/MULT.OP/R_AND_R/LAT_OPT.FULL.R_AND_R/DSP48E1_SGL_EXP_IP.OLD_ADD.ADD/DSP output P is not pipelined. Pipelining DSP48 output will improve performance. Both multiplier/adder output can be pipelined.
Related violations: <none>

DPOP-1#33 Warning
Output pipelining  
DSP design_1_i/image_filter_fh_0/inst/image_filter_fh_FilterTest_480_640_1_U0/image_filter_fh_fmul_32ns_32ns_32_5_max_dsp_U54/image_filter_fh_ap_fmul_3_max_dsp_32_u/U0/i_synth/MULT.OP/MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP1/DSP output P is not pipelined. Pipelining DSP48 output will improve performance. Both multiplier/adder output can be pipelined.
Related violations: <none>

DPOP-1#34 Warning
Output pipelining  
DSP design_1_i/image_filter_fh_0/inst/image_filter_fh_FilterTest_480_640_1_U0/image_filter_fh_fmul_32ns_32ns_32_5_max_dsp_U54/image_filter_fh_ap_fmul_3_max_dsp_32_u/U0/i_synth/MULT.OP/MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP2/DSP output P is not pipelined. Pipelining DSP48 output will improve performance. Both multiplier/adder output can be pipelined.
Related violations: <none>

DPOP-1#35 Warning
Output pipelining  
DSP design_1_i/image_filter_fh_0/inst/image_filter_fh_FilterTest_480_640_1_U0/image_filter_fh_fmul_32ns_32ns_32_5_max_dsp_U54/image_filter_fh_ap_fmul_3_max_dsp_32_u/U0/i_synth/MULT.OP/R_AND_R/LAT_OPT.FULL.R_AND_R/DSP48E1_SGL_EXP_IP.OLD_ADD.ADD/DSP output P is not pipelined. Pipelining DSP48 output will improve performance. Both multiplier/adder output can be pipelined.
Related violations: <none>

DPOP-1#36 Warning
Output pipelining  
DSP design_1_i/image_filter_fh_0/inst/image_filter_fh_FilterTest_480_640_1_U0/image_filter_fh_fmul_32ns_32ns_32_5_max_dsp_U55/image_filter_fh_ap_fmul_3_max_dsp_32_u/U0/i_synth/MULT.OP/MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP1/DSP output P is not pipelined. Pipelining DSP48 output will improve performance. Both multiplier/adder output can be pipelined.
Related violations: <none>

DPOP-1#37 Warning
Output pipelining  
DSP design_1_i/image_filter_fh_0/inst/image_filter_fh_FilterTest_480_640_1_U0/image_filter_fh_fmul_32ns_32ns_32_5_max_dsp_U55/image_filter_fh_ap_fmul_3_max_dsp_32_u/U0/i_synth/MULT.OP/MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP2/DSP output P is not pipelined. Pipelining DSP48 output will improve performance. Both multiplier/adder output can be pipelined.
Related violations: <none>

DPOP-1#38 Warning
Output pipelining  
DSP design_1_i/image_filter_fh_0/inst/image_filter_fh_FilterTest_480_640_1_U0/image_filter_fh_fmul_32ns_32ns_32_5_max_dsp_U55/image_filter_fh_ap_fmul_3_max_dsp_32_u/U0/i_synth/MULT.OP/R_AND_R/LAT_OPT.FULL.R_AND_R/DSP48E1_SGL_EXP_IP.OLD_ADD.ADD/DSP output P is not pipelined. Pipelining DSP48 output will improve performance. Both multiplier/adder output can be pipelined.
Related violations: <none>

DPOP-1#39 Warning
Output pipelining  
DSP design_1_i/image_filter_fh_0/inst/image_filter_fh_FilterTest_480_640_1_U0/image_filter_fh_fmul_32ns_32ns_32_5_max_dsp_U56/image_filter_fh_ap_fmul_3_max_dsp_32_u/U0/i_synth/MULT.OP/MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP1/DSP output P is not pipelined. Pipelining DSP48 output will improve performance. Both multiplier/adder output can be pipelined.
Related violations: <none>

DPOP-1#40 Warning
Output pipelining  
DSP design_1_i/image_filter_fh_0/inst/image_filter_fh_FilterTest_480_640_1_U0/image_filter_fh_fmul_32ns_32ns_32_5_max_dsp_U56/image_filter_fh_ap_fmul_3_max_dsp_32_u/U0/i_synth/MULT.OP/MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP2/DSP output P is not pipelined. Pipelining DSP48 output will improve performance. Both multiplier/adder output can be pipelined.
Related violations: <none>

DPOP-1#41 Warning
Output pipelining  
DSP design_1_i/image_filter_fh_0/inst/image_filter_fh_FilterTest_480_640_1_U0/image_filter_fh_fmul_32ns_32ns_32_5_max_dsp_U56/image_filter_fh_ap_fmul_3_max_dsp_32_u/U0/i_synth/MULT.OP/R_AND_R/LAT_OPT.FULL.R_AND_R/DSP48E1_SGL_EXP_IP.OLD_ADD.ADD/DSP output P is not pipelined. Pipelining DSP48 output will improve performance. Both multiplier/adder output can be pipelined.
Related violations: <none>

DPOP-1#42 Warning
Output pipelining  
DSP design_1_i/image_filter_fh_0/inst/image_filter_fh_FilterTest_480_640_1_U0/image_filter_fh_fsub_32ns_32ns_32_8_full_dsp_U17/image_filter_fh_ap_fsub_6_full_dsp_32_u/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/DSP48E1_BODY.ALIGN_ADD/DSP2/DSP output P is not pipelined. Pipelining DSP48 output will improve performance. Both multiplier/adder output can be pipelined.
Related violations: <none>

DPOP-1#43 Warning
Output pipelining  
DSP design_1_i/image_filter_fh_0/inst/image_filter_fh_FilterTest_480_640_1_U0/image_filter_fh_fsub_32ns_32ns_32_8_full_dsp_U17/image_filter_fh_ap_fsub_6_full_dsp_32_u/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/DSP48E1_BODY.NORM_RND/SHIFT_RND/DSP output P is not pipelined. Pipelining DSP48 output will improve performance. Both multiplier/adder output can be pipelined.
Related violations: <none>

DPOP-1#44 Warning
Output pipelining  
DSP design_1_i/image_filter_fh_0/inst/image_filter_fh_FilterTest_480_640_1_U0/image_filter_fh_fsub_32ns_32ns_32_8_full_dsp_U18/image_filter_fh_ap_fsub_6_full_dsp_32_u/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/DSP48E1_BODY.ALIGN_ADD/DSP2/DSP output P is not pipelined. Pipelining DSP48 output will improve performance. Both multiplier/adder output can be pipelined.
Related violations: <none>

DPOP-1#45 Warning
Output pipelining  
DSP design_1_i/image_filter_fh_0/inst/image_filter_fh_FilterTest_480_640_1_U0/image_filter_fh_fsub_32ns_32ns_32_8_full_dsp_U18/image_filter_fh_ap_fsub_6_full_dsp_32_u/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/DSP48E1_BODY.NORM_RND/SHIFT_RND/DSP output P is not pipelined. Pipelining DSP48 output will improve performance. Both multiplier/adder output can be pipelined.
Related violations: <none>

DPOP-1#46 Warning
Output pipelining  
DSP design_1_i/image_filter_fh_0/inst/image_filter_fh_FilterTest_480_640_1_U0/image_filter_fh_fsub_32ns_32ns_32_8_full_dsp_U19/image_filter_fh_ap_fsub_6_full_dsp_32_u/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/DSP48E1_BODY.ALIGN_ADD/DSP2/DSP output P is not pipelined. Pipelining DSP48 output will improve performance. Both multiplier/adder output can be pipelined.
Related violations: <none>

DPOP-1#47 Warning
Output pipelining  
DSP design_1_i/image_filter_fh_0/inst/image_filter_fh_FilterTest_480_640_1_U0/image_filter_fh_fsub_32ns_32ns_32_8_full_dsp_U19/image_filter_fh_ap_fsub_6_full_dsp_32_u/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/DSP48E1_BODY.NORM_RND/SHIFT_RND/DSP output P is not pipelined. Pipelining DSP48 output will improve performance. Both multiplier/adder output can be pipelined.
Related violations: <none>

DPOP-1#48 Warning
Output pipelining  
DSP design_1_i/image_filter_fh_0/inst/image_filter_fh_FilterTest_480_640_1_U0/image_filter_fh_fsub_32ns_32ns_32_8_full_dsp_U20/image_filter_fh_ap_fsub_6_full_dsp_32_u/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/DSP48E1_BODY.ALIGN_ADD/DSP2/DSP output P is not pipelined. Pipelining DSP48 output will improve performance. Both multiplier/adder output can be pipelined.
Related violations: <none>

DPOP-1#49 Warning
Output pipelining  
DSP design_1_i/image_filter_fh_0/inst/image_filter_fh_FilterTest_480_640_1_U0/image_filter_fh_fsub_32ns_32ns_32_8_full_dsp_U20/image_filter_fh_ap_fsub_6_full_dsp_32_u/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/DSP48E1_BODY.NORM_RND/SHIFT_RND/DSP output P is not pipelined. Pipelining DSP48 output will improve performance. Both multiplier/adder output can be pipelined.
Related violations: <none>

DPOP-1#50 Warning
Output pipelining  
DSP design_1_i/image_filter_fh_0/inst/image_filter_fh_FilterTest_480_640_1_U0/image_filter_fh_fsub_32ns_32ns_32_8_full_dsp_U21/image_filter_fh_ap_fsub_6_full_dsp_32_u/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/DSP48E1_BODY.ALIGN_ADD/DSP2/DSP output P is not pipelined. Pipelining DSP48 output will improve performance. Both multiplier/adder output can be pipelined.
Related violations: <none>

DPOP-1#51 Warning
Output pipelining  
DSP design_1_i/image_filter_fh_0/inst/image_filter_fh_FilterTest_480_640_1_U0/image_filter_fh_fsub_32ns_32ns_32_8_full_dsp_U21/image_filter_fh_ap_fsub_6_full_dsp_32_u/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/DSP48E1_BODY.NORM_RND/SHIFT_RND/DSP output P is not pipelined. Pipelining DSP48 output will improve performance. Both multiplier/adder output can be pipelined.
Related violations: <none>

DPOP-1#52 Warning
Output pipelining  
DSP design_1_i/image_filter_fh_0/inst/image_filter_fh_FilterTest_480_640_1_U0/image_filter_fh_fsub_32ns_32ns_32_8_full_dsp_U22/image_filter_fh_ap_fsub_6_full_dsp_32_u/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/DSP48E1_BODY.ALIGN_ADD/DSP2/DSP output P is not pipelined. Pipelining DSP48 output will improve performance. Both multiplier/adder output can be pipelined.
Related violations: <none>

DPOP-1#53 Warning
Output pipelining  
DSP design_1_i/image_filter_fh_0/inst/image_filter_fh_FilterTest_480_640_1_U0/image_filter_fh_fsub_32ns_32ns_32_8_full_dsp_U22/image_filter_fh_ap_fsub_6_full_dsp_32_u/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/DSP48E1_BODY.NORM_RND/SHIFT_RND/DSP output P is not pipelined. Pipelining DSP48 output will improve performance. Both multiplier/adder output can be pipelined.
Related violations: <none>

DPOP-1#54 Warning
Output pipelining  
DSP design_1_i/image_filter_fh_0/inst/image_filter_fh_FilterTest_480_640_1_U0/image_filter_fh_fsub_32ns_32ns_32_8_full_dsp_U23/image_filter_fh_ap_fsub_6_full_dsp_32_u/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/DSP48E1_BODY.ALIGN_ADD/DSP2/DSP output P is not pipelined. Pipelining DSP48 output will improve performance. Both multiplier/adder output can be pipelined.
Related violations: <none>

DPOP-1#55 Warning
Output pipelining  
DSP design_1_i/image_filter_fh_0/inst/image_filter_fh_FilterTest_480_640_1_U0/image_filter_fh_fsub_32ns_32ns_32_8_full_dsp_U23/image_filter_fh_ap_fsub_6_full_dsp_32_u/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/DSP48E1_BODY.NORM_RND/SHIFT_RND/DSP output P is not pipelined. Pipelining DSP48 output will improve performance. Both multiplier/adder output can be pipelined.
Related violations: <none>

DPOP-1#56 Warning
Output pipelining  
DSP design_1_i/image_filter_fh_0/inst/image_filter_fh_FilterTest_480_640_1_U0/image_filter_fh_fsub_32ns_32ns_32_8_full_dsp_U24/image_filter_fh_ap_fsub_6_full_dsp_32_u/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/DSP48E1_BODY.ALIGN_ADD/DSP2/DSP output P is not pipelined. Pipelining DSP48 output will improve performance. Both multiplier/adder output can be pipelined.
Related violations: <none>

DPOP-1#57 Warning
Output pipelining  
DSP design_1_i/image_filter_fh_0/inst/image_filter_fh_FilterTest_480_640_1_U0/image_filter_fh_fsub_32ns_32ns_32_8_full_dsp_U24/image_filter_fh_ap_fsub_6_full_dsp_32_u/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/DSP48E1_BODY.NORM_RND/SHIFT_RND/DSP output P is not pipelined. Pipelining DSP48 output will improve performance. Both multiplier/adder output can be pipelined.
Related violations: <none>

DPOP-1#58 Warning
Output pipelining  
DSP design_1_i/image_filter_fh_0/inst/image_filter_fh_FilterTest_480_640_1_U0/image_filter_fh_fsub_32ns_32ns_32_8_full_dsp_U25/image_filter_fh_ap_fsub_6_full_dsp_32_u/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/DSP48E1_BODY.ALIGN_ADD/DSP2/DSP output P is not pipelined. Pipelining DSP48 output will improve performance. Both multiplier/adder output can be pipelined.
Related violations: <none>

DPOP-1#59 Warning
Output pipelining  
DSP design_1_i/image_filter_fh_0/inst/image_filter_fh_FilterTest_480_640_1_U0/image_filter_fh_fsub_32ns_32ns_32_8_full_dsp_U25/image_filter_fh_ap_fsub_6_full_dsp_32_u/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/DSP48E1_BODY.NORM_RND/SHIFT_RND/DSP output P is not pipelined. Pipelining DSP48 output will improve performance. Both multiplier/adder output can be pipelined.
Related violations: <none>

DPOP-1#60 Warning
Output pipelining  
DSP design_1_i/image_filter_fh_0/inst/image_filter_fh_FilterTest_480_640_1_U0/image_filter_fh_fsub_32ns_32ns_32_8_full_dsp_U26/image_filter_fh_ap_fsub_6_full_dsp_32_u/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/DSP48E1_BODY.ALIGN_ADD/DSP2/DSP output P is not pipelined. Pipelining DSP48 output will improve performance. Both multiplier/adder output can be pipelined.
Related violations: <none>

DPOP-1#61 Warning
Output pipelining  
DSP design_1_i/image_filter_fh_0/inst/image_filter_fh_FilterTest_480_640_1_U0/image_filter_fh_fsub_32ns_32ns_32_8_full_dsp_U26/image_filter_fh_ap_fsub_6_full_dsp_32_u/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/DSP48E1_BODY.NORM_RND/SHIFT_RND/DSP output P is not pipelined. Pipelining DSP48 output will improve performance. Both multiplier/adder output can be pipelined.
Related violations: <none>

DPOP-1#62 Warning
Output pipelining  
DSP design_1_i/image_filter_fh_0/inst/image_filter_fh_FilterTest_480_640_1_U0/image_filter_fh_fsub_32ns_32ns_32_8_full_dsp_U27/image_filter_fh_ap_fsub_6_full_dsp_32_u/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/DSP48E1_BODY.ALIGN_ADD/DSP2/DSP output P is not pipelined. Pipelining DSP48 output will improve performance. Both multiplier/adder output can be pipelined.
Related violations: <none>

DPOP-1#63 Warning
Output pipelining  
DSP design_1_i/image_filter_fh_0/inst/image_filter_fh_FilterTest_480_640_1_U0/image_filter_fh_fsub_32ns_32ns_32_8_full_dsp_U27/image_filter_fh_ap_fsub_6_full_dsp_32_u/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/DSP48E1_BODY.NORM_RND/SHIFT_RND/DSP output P is not pipelined. Pipelining DSP48 output will improve performance. Both multiplier/adder output can be pipelined.
Related violations: <none>

DPOP-1#64 Warning
Output pipelining  
DSP design_1_i/image_filter_fh_0/inst/image_filter_fh_FilterTest_480_640_1_U0/image_filter_fh_fsub_32ns_32ns_32_8_full_dsp_U28/image_filter_fh_ap_fsub_6_full_dsp_32_u/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/DSP48E1_BODY.ALIGN_ADD/DSP2/DSP output P is not pipelined. Pipelining DSP48 output will improve performance. Both multiplier/adder output can be pipelined.
Related violations: <none>

DPOP-1#65 Warning
Output pipelining  
DSP design_1_i/image_filter_fh_0/inst/image_filter_fh_FilterTest_480_640_1_U0/image_filter_fh_fsub_32ns_32ns_32_8_full_dsp_U28/image_filter_fh_ap_fsub_6_full_dsp_32_u/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/DSP48E1_BODY.NORM_RND/SHIFT_RND/DSP output P is not pipelined. Pipelining DSP48 output will improve performance. Both multiplier/adder output can be pipelined.
Related violations: <none>

DPOP-1#66 Warning
Output pipelining  
DSP design_1_i/image_filter_fh_0/inst/image_filter_fh_FilterTest_480_640_1_U0/image_filter_fh_fsub_32ns_32ns_32_8_full_dsp_U29/image_filter_fh_ap_fsub_6_full_dsp_32_u/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/DSP48E1_BODY.ALIGN_ADD/DSP2/DSP output P is not pipelined. Pipelining DSP48 output will improve performance. Both multiplier/adder output can be pipelined.
Related violations: <none>

DPOP-1#67 Warning
Output pipelining  
DSP design_1_i/image_filter_fh_0/inst/image_filter_fh_FilterTest_480_640_1_U0/image_filter_fh_fsub_32ns_32ns_32_8_full_dsp_U29/image_filter_fh_ap_fsub_6_full_dsp_32_u/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/DSP48E1_BODY.NORM_RND/SHIFT_RND/DSP output P is not pipelined. Pipelining DSP48 output will improve performance. Both multiplier/adder output can be pipelined.
Related violations: <none>

DPOP-1#68 Warning
Output pipelining  
DSP design_1_i/image_filter_fh_0/inst/image_filter_fh_FilterTest_480_640_1_U0/image_filter_fh_fsub_32ns_32ns_32_8_full_dsp_U30/image_filter_fh_ap_fsub_6_full_dsp_32_u/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/DSP48E1_BODY.ALIGN_ADD/DSP2/DSP output P is not pipelined. Pipelining DSP48 output will improve performance. Both multiplier/adder output can be pipelined.
Related violations: <none>

DPOP-1#69 Warning
Output pipelining  
DSP design_1_i/image_filter_fh_0/inst/image_filter_fh_FilterTest_480_640_1_U0/image_filter_fh_fsub_32ns_32ns_32_8_full_dsp_U30/image_filter_fh_ap_fsub_6_full_dsp_32_u/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/DSP48E1_BODY.NORM_RND/SHIFT_RND/DSP output P is not pipelined. Pipelining DSP48 output will improve performance. Both multiplier/adder output can be pipelined.
Related violations: <none>

DPOP-1#70 Warning
Output pipelining  
DSP design_1_i/image_filter_fh_0/inst/image_filter_fh_FilterTest_480_640_1_U0/image_filter_fh_fsub_32ns_32ns_32_8_full_dsp_U31/image_filter_fh_ap_fsub_6_full_dsp_32_u/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/DSP48E1_BODY.ALIGN_ADD/DSP2/DSP output P is not pipelined. Pipelining DSP48 output will improve performance. Both multiplier/adder output can be pipelined.
Related violations: <none>

DPOP-1#71 Warning
Output pipelining  
DSP design_1_i/image_filter_fh_0/inst/image_filter_fh_FilterTest_480_640_1_U0/image_filter_fh_fsub_32ns_32ns_32_8_full_dsp_U31/image_filter_fh_ap_fsub_6_full_dsp_32_u/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/DSP48E1_BODY.NORM_RND/SHIFT_RND/DSP output P is not pipelined. Pipelining DSP48 output will improve performance. Both multiplier/adder output can be pipelined.
Related violations: <none>

DPOP-1#72 Warning
Output pipelining  
DSP design_1_i/image_filter_fh_0/inst/image_filter_fh_FilterTest_480_640_1_U0/image_filter_fh_fsub_32ns_32ns_32_8_full_dsp_U32/image_filter_fh_ap_fsub_6_full_dsp_32_u/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/DSP48E1_BODY.ALIGN_ADD/DSP2/DSP output P is not pipelined. Pipelining DSP48 output will improve performance. Both multiplier/adder output can be pipelined.
Related violations: <none>

DPOP-1#73 Warning
Output pipelining  
DSP design_1_i/image_filter_fh_0/inst/image_filter_fh_FilterTest_480_640_1_U0/image_filter_fh_fsub_32ns_32ns_32_8_full_dsp_U32/image_filter_fh_ap_fsub_6_full_dsp_32_u/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/DSP48E1_BODY.NORM_RND/SHIFT_RND/DSP output P is not pipelined. Pipelining DSP48 output will improve performance. Both multiplier/adder output can be pipelined.
Related violations: <none>

DPOP-1#74 Warning
Output pipelining  
DSP design_1_i/image_filter_fh_0/inst/image_filter_fh_FilterTest_480_640_1_U0/image_filter_fh_fsub_32ns_32ns_32_8_full_dsp_U42/image_filter_fh_ap_fsub_6_full_dsp_32_u/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/DSP48E1_BODY.ALIGN_ADD/DSP2/DSP output P is not pipelined. Pipelining DSP48 output will improve performance. Both multiplier/adder output can be pipelined.
Related violations: <none>

DPOP-1#75 Warning
Output pipelining  
DSP design_1_i/image_filter_fh_0/inst/image_filter_fh_FilterTest_480_640_1_U0/image_filter_fh_fsub_32ns_32ns_32_8_full_dsp_U42/image_filter_fh_ap_fsub_6_full_dsp_32_u/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/DSP48E1_BODY.NORM_RND/SHIFT_RND/DSP output P is not pipelined. Pipelining DSP48 output will improve performance. Both multiplier/adder output can be pipelined.
Related violations: <none>

DPOP-1#76 Warning
Output pipelining  
DSP design_1_i/image_filter_fh_0/inst/image_filter_fh_FilterTest_480_640_1_U0/image_filter_fh_fsub_32ns_32ns_32_8_full_dsp_U43/image_filter_fh_ap_fsub_6_full_dsp_32_u/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/DSP48E1_BODY.ALIGN_ADD/DSP2/DSP output P is not pipelined. Pipelining DSP48 output will improve performance. Both multiplier/adder output can be pipelined.
Related violations: <none>

DPOP-1#77 Warning
Output pipelining  
DSP design_1_i/image_filter_fh_0/inst/image_filter_fh_FilterTest_480_640_1_U0/image_filter_fh_fsub_32ns_32ns_32_8_full_dsp_U43/image_filter_fh_ap_fsub_6_full_dsp_32_u/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/DSP48E1_BODY.NORM_RND/SHIFT_RND/DSP output P is not pipelined. Pipelining DSP48 output will improve performance. Both multiplier/adder output can be pipelined.
Related violations: <none>

DPOP-1#78 Warning
Output pipelining  
DSP design_1_i/image_filter_fh_0/inst/image_filter_fh_FilterTest_480_640_1_U0/image_filter_fh_fsub_32ns_32ns_32_8_full_dsp_U44/image_filter_fh_ap_fsub_6_full_dsp_32_u/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/DSP48E1_BODY.ALIGN_ADD/DSP2/DSP output P is not pipelined. Pipelining DSP48 output will improve performance. Both multiplier/adder output can be pipelined.
Related violations: <none>

DPOP-1#79 Warning
Output pipelining  
DSP design_1_i/image_filter_fh_0/inst/image_filter_fh_FilterTest_480_640_1_U0/image_filter_fh_fsub_32ns_32ns_32_8_full_dsp_U44/image_filter_fh_ap_fsub_6_full_dsp_32_u/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/DSP48E1_BODY.NORM_RND/SHIFT_RND/DSP output P is not pipelined. Pipelining DSP48 output will improve performance. Both multiplier/adder output can be pipelined.
Related violations: <none>

DPOP-1#80 Warning
Output pipelining  
DSP design_1_i/image_filter_fh_0/inst/image_filter_fh_FilterTest_480_640_1_U0/image_filter_fh_fsub_32ns_32ns_32_8_full_dsp_U45/image_filter_fh_ap_fsub_6_full_dsp_32_u/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/DSP48E1_BODY.ALIGN_ADD/DSP2/DSP output P is not pipelined. Pipelining DSP48 output will improve performance. Both multiplier/adder output can be pipelined.
Related violations: <none>

DPOP-1#81 Warning
Output pipelining  
DSP design_1_i/image_filter_fh_0/inst/image_filter_fh_FilterTest_480_640_1_U0/image_filter_fh_fsub_32ns_32ns_32_8_full_dsp_U45/image_filter_fh_ap_fsub_6_full_dsp_32_u/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/DSP48E1_BODY.NORM_RND/SHIFT_RND/DSP output P is not pipelined. Pipelining DSP48 output will improve performance. Both multiplier/adder output can be pipelined.
Related violations: <none>

DPOP-1#82 Warning
Output pipelining  
DSP design_1_i/image_filter_fh_0/inst/image_filter_fh_FilterTest_480_640_1_U0/image_filter_fh_fsub_32ns_32ns_32_8_full_dsp_U46/image_filter_fh_ap_fsub_6_full_dsp_32_u/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/DSP48E1_BODY.ALIGN_ADD/DSP2/DSP output P is not pipelined. Pipelining DSP48 output will improve performance. Both multiplier/adder output can be pipelined.
Related violations: <none>

DPOP-1#83 Warning
Output pipelining  
DSP design_1_i/image_filter_fh_0/inst/image_filter_fh_FilterTest_480_640_1_U0/image_filter_fh_fsub_32ns_32ns_32_8_full_dsp_U46/image_filter_fh_ap_fsub_6_full_dsp_32_u/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/DSP48E1_BODY.NORM_RND/SHIFT_RND/DSP output P is not pipelined. Pipelining DSP48 output will improve performance. Both multiplier/adder output can be pipelined.
Related violations: <none>

DPOP-1#84 Warning
Output pipelining  
DSP design_1_i/image_filter_fh_0/inst/image_filter_fh_FilterTest_480_640_1_U0/image_filter_fh_fsub_32ns_32ns_32_8_full_dsp_U47/image_filter_fh_ap_fsub_6_full_dsp_32_u/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/DSP48E1_BODY.ALIGN_ADD/DSP2/DSP output P is not pipelined. Pipelining DSP48 output will improve performance. Both multiplier/adder output can be pipelined.
Related violations: <none>

DPOP-1#85 Warning
Output pipelining  
DSP design_1_i/image_filter_fh_0/inst/image_filter_fh_FilterTest_480_640_1_U0/image_filter_fh_fsub_32ns_32ns_32_8_full_dsp_U47/image_filter_fh_ap_fsub_6_full_dsp_32_u/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/DSP48E1_BODY.NORM_RND/SHIFT_RND/DSP output P is not pipelined. Pipelining DSP48 output will improve performance. Both multiplier/adder output can be pipelined.
Related violations: <none>

DPOP-1#86 Warning
Output pipelining  
DSP design_1_i/image_filter_fh_0/inst/image_filter_fh_FilterTest_480_640_1_U0/image_filter_fh_fsub_32ns_32ns_32_8_full_dsp_U48/image_filter_fh_ap_fsub_6_full_dsp_32_u/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/DSP48E1_BODY.ALIGN_ADD/DSP2/DSP output P is not pipelined. Pipelining DSP48 output will improve performance. Both multiplier/adder output can be pipelined.
Related violations: <none>

DPOP-1#87 Warning
Output pipelining  
DSP design_1_i/image_filter_fh_0/inst/image_filter_fh_FilterTest_480_640_1_U0/image_filter_fh_fsub_32ns_32ns_32_8_full_dsp_U48/image_filter_fh_ap_fsub_6_full_dsp_32_u/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/DSP48E1_BODY.NORM_RND/SHIFT_RND/DSP output P is not pipelined. Pipelining DSP48 output will improve performance. Both multiplier/adder output can be pipelined.
Related violations: <none>

DPOP-1#88 Warning
Output pipelining  
DSP design_1_i/image_filter_fh_0/inst/image_filter_fh_FilterTest_480_640_1_U0/image_filter_fh_fsub_32ns_32ns_32_8_full_dsp_U49/image_filter_fh_ap_fsub_6_full_dsp_32_u/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/DSP48E1_BODY.ALIGN_ADD/DSP2/DSP output P is not pipelined. Pipelining DSP48 output will improve performance. Both multiplier/adder output can be pipelined.
Related violations: <none>

DPOP-1#89 Warning
Output pipelining  
DSP design_1_i/image_filter_fh_0/inst/image_filter_fh_FilterTest_480_640_1_U0/image_filter_fh_fsub_32ns_32ns_32_8_full_dsp_U49/image_filter_fh_ap_fsub_6_full_dsp_32_u/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/DSP48E1_BODY.NORM_RND/SHIFT_RND/DSP output P is not pipelined. Pipelining DSP48 output will improve performance. Both multiplier/adder output can be pipelined.
Related violations: <none>

DPOP-1#90 Warning
Output pipelining  
DSP design_1_i/image_filter_fh_0/inst/image_filter_fh_FilterTest_480_640_1_U0/image_filter_fh_fsub_32ns_32ns_32_8_full_dsp_U50/image_filter_fh_ap_fsub_6_full_dsp_32_u/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/DSP48E1_BODY.ALIGN_ADD/DSP2/DSP output P is not pipelined. Pipelining DSP48 output will improve performance. Both multiplier/adder output can be pipelined.
Related violations: <none>

DPOP-1#91 Warning
Output pipelining  
DSP design_1_i/image_filter_fh_0/inst/image_filter_fh_FilterTest_480_640_1_U0/image_filter_fh_fsub_32ns_32ns_32_8_full_dsp_U50/image_filter_fh_ap_fsub_6_full_dsp_32_u/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/DSP48E1_BODY.NORM_RND/SHIFT_RND/DSP output P is not pipelined. Pipelining DSP48 output will improve performance. Both multiplier/adder output can be pipelined.
Related violations: <none>

DPOP-1#92 Warning
Output pipelining  
DSP design_1_i/image_filter_fh_0/inst/image_filter_fh_FilterTest_480_640_1_U0/image_filter_fh_mul_6ns_8ns_14_3_U57/image_filter_fh_mul_6ns_8ns_14_3_MulnS_0_U/buff0_reg output P is not pipelined. Pipelining DSP48 output will improve performance. Both multiplier/adder output can be pipelined.
Related violations: <none>

PLIO-7#1 Warning
Placement Constraints Check for IO constraints  
An IO Bus FIXED_IO_mio[53:0] with more than one IO standard is found. Components associated with this bus are:  FIXED_IO_mio[53] of IOStandard LVCMOS18; FIXED_IO_mio[52] of IOStandard LVCMOS18; FIXED_IO_mio[51] of IOStandard LVCMOS18; FIXED_IO_mio[50] of IOStandard LVCMOS18; FIXED_IO_mio[49] of IOStandard LVCMOS18; FIXED_IO_mio[48] of IOStandard LVCMOS18; FIXED_IO_mio[47] of IOStandard LVCMOS18; FIXED_IO_mio[46] of IOStandard LVCMOS18; FIXED_IO_mio[45] of IOStandard LVCMOS18; FIXED_IO_mio[44] of IOStandard LVCMOS18; FIXED_IO_mio[43] of IOStandard LVCMOS18; FIXED_IO_mio[42] of IOStandard LVCMOS18; FIXED_IO_mio[41] of IOStandard LVCMOS18; FIXED_IO_mio[40] of IOStandard LVCMOS18; FIXED_IO_mio[39] of IOStandard LVCMOS18; FIXED_IO_mio[38] of IOStandard LVCMOS18; FIXED_IO_mio[37] of IOStandard LVCMOS18; FIXED_IO_mio[36] of IOStandard LVCMOS18; FIXED_IO_mio[35] of IOStandard LVCMOS18; FIXED_IO_mio[34] of IOStandard LVCMOS18; FIXED_IO_mio[33] of IOStandard LVCMOS18; FIXED_IO_mio[32] of IOStandard LVCMOS18; FIXED_IO_mio[31] of IOStandard LVCMOS18; FIXED_IO_mio[30] of IOStandard LVCMOS18; FIXED_IO_mio[29] of IOStandard LVCMOS18; FIXED_IO_mio[28] of IOStandard LVCMOS18; FIXED_IO_mio[27] of IOStandard LVCMOS18; FIXED_IO_mio[26] of IOStandard LVCMOS18; FIXED_IO_mio[25] of IOStandard LVCMOS18; FIXED_IO_mio[24] of IOStandard LVCMOS18; FIXED_IO_mio[23] of IOStandard LVCMOS18; FIXED_IO_mio[22] of IOStandard LVCMOS18; FIXED_IO_mio[21] of IOStandard LVCMOS18; FIXED_IO_mio[20] of IOStandard LVCMOS18; FIXED_IO_mio[19] of IOStandard LVCMOS18; FIXED_IO_mio[18] of IOStandard LVCMOS18; FIXED_IO_mio[17] of IOStandard LVCMOS18; FIXED_IO_mio[16] of IOStandard LVCMOS18; FIXED_IO_mio[15] of IOStandard LVCMOS33; FIXED_IO_mio[14] of IOStandard LVCMOS33; FIXED_IO_mio[13] of IOStandard LVCMOS33; FIXED_IO_mio[12] of IOStandard LVCMOS33; FIXED_IO_mio[11] of IOStandard LVCMOS33; FIXED_IO_mio[10] of IOStandard LVCMOS33; FIXED_IO_mio[9] of IOStandard LVCMOS33; FIXED_IO_mio[8] of IOStandard LVCMOS33; FIXED_IO_mio[7] of IOStandard LVCMOS33; FIXED_IO_mio[6] of IOStandard LVCMOS33; FIXED_IO_mio[5] of IOStandard LVCMOS33; FIXED_IO_mio[4] of IOStandard LVCMOS33; FIXED_IO_mio[3] of IOStandard LVCMOS33; FIXED_IO_mio[2] of IOStandard LVCMOS33; FIXED_IO_mio[1] of IOStandard LVCMOS33; FIXED_IO_mio[0] of IOStandard LVCMOS33;
Related violations: <none>

AVAL-4#1 Advisory
enum_USE_DPORT_FALSE_enum_DREG_ADREG_0_connects_CED_CEAD_RSTD_GND  
design_1_i/image_filter_1/inst/image_filter_Loop_1_proc_U0/image_filter_fmul_32ns_32ns_32_5_max_dsp_U52/image_filter_ap_fmul_3_max_dsp_32_u/U0/i_synth/MULT.OP/MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP1/DSP: DSP48E1 is not using the D port (USE_DPORT = FALSE). For improved power characteristics, set DREG and ADREG to '1', tie CED, CEAD, and RSTD to logic '0'.
Related violations: <none>

AVAL-4#2 Advisory
enum_USE_DPORT_FALSE_enum_DREG_ADREG_0_connects_CED_CEAD_RSTD_GND  
design_1_i/image_filter_1/inst/image_filter_Loop_1_proc_U0/image_filter_fmul_32ns_32ns_32_5_max_dsp_U52/image_filter_ap_fmul_3_max_dsp_32_u/U0/i_synth/MULT.OP/MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP2/DSP: DSP48E1 is not using the D port (USE_DPORT = FALSE). For improved power characteristics, set DREG and ADREG to '1', tie CED, CEAD, and RSTD to logic '0'.
Related violations: <none>

AVAL-4#3 Advisory
enum_USE_DPORT_FALSE_enum_DREG_ADREG_0_connects_CED_CEAD_RSTD_GND  
design_1_i/image_filter_1/inst/image_filter_Loop_1_proc_U0/image_filter_fmul_32ns_32ns_32_5_max_dsp_U52/image_filter_ap_fmul_3_max_dsp_32_u/U0/i_synth/MULT.OP/R_AND_R/LAT_OPT.FULL.R_AND_R/DSP48E1_SGL_EXP_IP.OLD_ADD.ADD/DSP: DSP48E1 is not using the D port (USE_DPORT = FALSE). For improved power characteristics, set DREG and ADREG to '1', tie CED, CEAD, and RSTD to logic '0'.
Related violations: <none>

AVAL-4#4 Advisory
enum_USE_DPORT_FALSE_enum_DREG_ADREG_0_connects_CED_CEAD_RSTD_GND  
design_1_i/image_filter_1/inst/image_filter_Loop_1_proc_U0/image_filter_fsub_32ns_32ns_32_9_full_dsp_U51/image_filter_ap_fsub_7_full_dsp_32_u/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/DSP48E1_BODY.ALIGN_ADD/DSP2/DSP: DSP48E1 is not using the D port (USE_DPORT = FALSE). For improved power characteristics, set DREG and ADREG to '1', tie CED, CEAD, and RSTD to logic '0'.
Related violations: <none>

AVAL-4#5 Advisory
enum_USE_DPORT_FALSE_enum_DREG_ADREG_0_connects_CED_CEAD_RSTD_GND  
design_1_i/image_filter_1/inst/image_filter_Loop_1_proc_U0/image_filter_fsub_32ns_32ns_32_9_full_dsp_U51/image_filter_ap_fsub_7_full_dsp_32_u/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/DSP48E1_BODY.NORM_RND/SHIFT_RND/DSP: DSP48E1 is not using the D port (USE_DPORT = FALSE). For improved power characteristics, set DREG and ADREG to '1', tie CED, CEAD, and RSTD to logic '0'.
Related violations: <none>

AVAL-4#6 Advisory
enum_USE_DPORT_FALSE_enum_DREG_ADREG_0_connects_CED_CEAD_RSTD_GND  
design_1_i/image_filter_fh_0/inst/image_filter_fh_FilterTest_480_640_1_U0/image_filter_fh_fadd_32ns_32ns_32_8_full_dsp_U33/image_filter_fh_ap_fadd_6_full_dsp_32_u/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/DSP48E1_BODY.ALIGN_ADD/DSP2/DSP: DSP48E1 is not using the D port (USE_DPORT = FALSE). For improved power characteristics, set DREG and ADREG to '1', tie CED, CEAD, and RSTD to logic '0'.
Related violations: <none>

AVAL-4#7 Advisory
enum_USE_DPORT_FALSE_enum_DREG_ADREG_0_connects_CED_CEAD_RSTD_GND  
design_1_i/image_filter_fh_0/inst/image_filter_fh_FilterTest_480_640_1_U0/image_filter_fh_fadd_32ns_32ns_32_8_full_dsp_U33/image_filter_fh_ap_fadd_6_full_dsp_32_u/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/DSP48E1_BODY.NORM_RND/SHIFT_RND/DSP: DSP48E1 is not using the D port (USE_DPORT = FALSE). For improved power characteristics, set DREG and ADREG to '1', tie CED, CEAD, and RSTD to logic '0'.
Related violations: <none>

AVAL-4#8 Advisory
enum_USE_DPORT_FALSE_enum_DREG_ADREG_0_connects_CED_CEAD_RSTD_GND  
design_1_i/image_filter_fh_0/inst/image_filter_fh_FilterTest_480_640_1_U0/image_filter_fh_fadd_32ns_32ns_32_8_full_dsp_U34/image_filter_fh_ap_fadd_6_full_dsp_32_u/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/DSP48E1_BODY.ALIGN_ADD/DSP2/DSP: DSP48E1 is not using the D port (USE_DPORT = FALSE). For improved power characteristics, set DREG and ADREG to '1', tie CED, CEAD, and RSTD to logic '0'.
Related violations: <none>

AVAL-4#9 Advisory
enum_USE_DPORT_FALSE_enum_DREG_ADREG_0_connects_CED_CEAD_RSTD_GND  
design_1_i/image_filter_fh_0/inst/image_filter_fh_FilterTest_480_640_1_U0/image_filter_fh_fadd_32ns_32ns_32_8_full_dsp_U34/image_filter_fh_ap_fadd_6_full_dsp_32_u/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/DSP48E1_BODY.NORM_RND/SHIFT_RND/DSP: DSP48E1 is not using the D port (USE_DPORT = FALSE). For improved power characteristics, set DREG and ADREG to '1', tie CED, CEAD, and RSTD to logic '0'.
Related violations: <none>

AVAL-4#10 Advisory
enum_USE_DPORT_FALSE_enum_DREG_ADREG_0_connects_CED_CEAD_RSTD_GND  
design_1_i/image_filter_fh_0/inst/image_filter_fh_FilterTest_480_640_1_U0/image_filter_fh_fadd_32ns_32ns_32_8_full_dsp_U35/image_filter_fh_ap_fadd_6_full_dsp_32_u/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/DSP48E1_BODY.ALIGN_ADD/DSP2/DSP: DSP48E1 is not using the D port (USE_DPORT = FALSE). For improved power characteristics, set DREG and ADREG to '1', tie CED, CEAD, and RSTD to logic '0'.
Related violations: <none>

AVAL-4#11 Advisory
enum_USE_DPORT_FALSE_enum_DREG_ADREG_0_connects_CED_CEAD_RSTD_GND  
design_1_i/image_filter_fh_0/inst/image_filter_fh_FilterTest_480_640_1_U0/image_filter_fh_fadd_32ns_32ns_32_8_full_dsp_U35/image_filter_fh_ap_fadd_6_full_dsp_32_u/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/DSP48E1_BODY.NORM_RND/SHIFT_RND/DSP: DSP48E1 is not using the D port (USE_DPORT = FALSE). For improved power characteristics, set DREG and ADREG to '1', tie CED, CEAD, and RSTD to logic '0'.
Related violations: <none>

AVAL-4#12 Advisory
enum_USE_DPORT_FALSE_enum_DREG_ADREG_0_connects_CED_CEAD_RSTD_GND  
design_1_i/image_filter_fh_0/inst/image_filter_fh_FilterTest_480_640_1_U0/image_filter_fh_fadd_32ns_32ns_32_8_full_dsp_U36/image_filter_fh_ap_fadd_6_full_dsp_32_u/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/DSP48E1_BODY.ALIGN_ADD/DSP2/DSP: DSP48E1 is not using the D port (USE_DPORT = FALSE). For improved power characteristics, set DREG and ADREG to '1', tie CED, CEAD, and RSTD to logic '0'.
Related violations: <none>

AVAL-4#13 Advisory
enum_USE_DPORT_FALSE_enum_DREG_ADREG_0_connects_CED_CEAD_RSTD_GND  
design_1_i/image_filter_fh_0/inst/image_filter_fh_FilterTest_480_640_1_U0/image_filter_fh_fadd_32ns_32ns_32_8_full_dsp_U36/image_filter_fh_ap_fadd_6_full_dsp_32_u/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/DSP48E1_BODY.NORM_RND/SHIFT_RND/DSP: DSP48E1 is not using the D port (USE_DPORT = FALSE). For improved power characteristics, set DREG and ADREG to '1', tie CED, CEAD, and RSTD to logic '0'.
Related violations: <none>

AVAL-4#14 Advisory
enum_USE_DPORT_FALSE_enum_DREG_ADREG_0_connects_CED_CEAD_RSTD_GND  
design_1_i/image_filter_fh_0/inst/image_filter_fh_FilterTest_480_640_1_U0/image_filter_fh_fadd_32ns_32ns_32_8_full_dsp_U37/image_filter_fh_ap_fadd_6_full_dsp_32_u/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/DSP48E1_BODY.ALIGN_ADD/DSP2/DSP: DSP48E1 is not using the D port (USE_DPORT = FALSE). For improved power characteristics, set DREG and ADREG to '1', tie CED, CEAD, and RSTD to logic '0'.
Related violations: <none>

AVAL-4#15 Advisory
enum_USE_DPORT_FALSE_enum_DREG_ADREG_0_connects_CED_CEAD_RSTD_GND  
design_1_i/image_filter_fh_0/inst/image_filter_fh_FilterTest_480_640_1_U0/image_filter_fh_fadd_32ns_32ns_32_8_full_dsp_U37/image_filter_fh_ap_fadd_6_full_dsp_32_u/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/DSP48E1_BODY.NORM_RND/SHIFT_RND/DSP: DSP48E1 is not using the D port (USE_DPORT = FALSE). For improved power characteristics, set DREG and ADREG to '1', tie CED, CEAD, and RSTD to logic '0'.
Related violations: <none>

AVAL-4#16 Advisory
enum_USE_DPORT_FALSE_enum_DREG_ADREG_0_connects_CED_CEAD_RSTD_GND  
design_1_i/image_filter_fh_0/inst/image_filter_fh_FilterTest_480_640_1_U0/image_filter_fh_fadd_32ns_32ns_32_8_full_dsp_U38/image_filter_fh_ap_fadd_6_full_dsp_32_u/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/DSP48E1_BODY.ALIGN_ADD/DSP2/DSP: DSP48E1 is not using the D port (USE_DPORT = FALSE). For improved power characteristics, set DREG and ADREG to '1', tie CED, CEAD, and RSTD to logic '0'.
Related violations: <none>

AVAL-4#17 Advisory
enum_USE_DPORT_FALSE_enum_DREG_ADREG_0_connects_CED_CEAD_RSTD_GND  
design_1_i/image_filter_fh_0/inst/image_filter_fh_FilterTest_480_640_1_U0/image_filter_fh_fadd_32ns_32ns_32_8_full_dsp_U38/image_filter_fh_ap_fadd_6_full_dsp_32_u/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/DSP48E1_BODY.NORM_RND/SHIFT_RND/DSP: DSP48E1 is not using the D port (USE_DPORT = FALSE). For improved power characteristics, set DREG and ADREG to '1', tie CED, CEAD, and RSTD to logic '0'.
Related violations: <none>

AVAL-4#18 Advisory
enum_USE_DPORT_FALSE_enum_DREG_ADREG_0_connects_CED_CEAD_RSTD_GND  
design_1_i/image_filter_fh_0/inst/image_filter_fh_FilterTest_480_640_1_U0/image_filter_fh_fadd_32ns_32ns_32_8_full_dsp_U39/image_filter_fh_ap_fadd_6_full_dsp_32_u/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/DSP48E1_BODY.ALIGN_ADD/DSP2/DSP: DSP48E1 is not using the D port (USE_DPORT = FALSE). For improved power characteristics, set DREG and ADREG to '1', tie CED, CEAD, and RSTD to logic '0'.
Related violations: <none>

AVAL-4#19 Advisory
enum_USE_DPORT_FALSE_enum_DREG_ADREG_0_connects_CED_CEAD_RSTD_GND  
design_1_i/image_filter_fh_0/inst/image_filter_fh_FilterTest_480_640_1_U0/image_filter_fh_fadd_32ns_32ns_32_8_full_dsp_U39/image_filter_fh_ap_fadd_6_full_dsp_32_u/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/DSP48E1_BODY.NORM_RND/SHIFT_RND/DSP: DSP48E1 is not using the D port (USE_DPORT = FALSE). For improved power characteristics, set DREG and ADREG to '1', tie CED, CEAD, and RSTD to logic '0'.
Related violations: <none>

AVAL-4#20 Advisory
enum_USE_DPORT_FALSE_enum_DREG_ADREG_0_connects_CED_CEAD_RSTD_GND  
design_1_i/image_filter_fh_0/inst/image_filter_fh_FilterTest_480_640_1_U0/image_filter_fh_fadd_32ns_32ns_32_8_full_dsp_U40/image_filter_fh_ap_fadd_6_full_dsp_32_u/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/DSP48E1_BODY.ALIGN_ADD/DSP2/DSP: DSP48E1 is not using the D port (USE_DPORT = FALSE). For improved power characteristics, set DREG and ADREG to '1', tie CED, CEAD, and RSTD to logic '0'.
Related violations: <none>

AVAL-4#21 Advisory
enum_USE_DPORT_FALSE_enum_DREG_ADREG_0_connects_CED_CEAD_RSTD_GND  
design_1_i/image_filter_fh_0/inst/image_filter_fh_FilterTest_480_640_1_U0/image_filter_fh_fadd_32ns_32ns_32_8_full_dsp_U40/image_filter_fh_ap_fadd_6_full_dsp_32_u/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/DSP48E1_BODY.NORM_RND/SHIFT_RND/DSP: DSP48E1 is not using the D port (USE_DPORT = FALSE). For improved power characteristics, set DREG and ADREG to '1', tie CED, CEAD, and RSTD to logic '0'.
Related violations: <none>

AVAL-4#22 Advisory
enum_USE_DPORT_FALSE_enum_DREG_ADREG_0_connects_CED_CEAD_RSTD_GND  
design_1_i/image_filter_fh_0/inst/image_filter_fh_FilterTest_480_640_1_U0/image_filter_fh_fadd_32ns_32ns_32_8_full_dsp_U41/image_filter_fh_ap_fadd_6_full_dsp_32_u/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/DSP48E1_BODY.ALIGN_ADD/DSP2/DSP: DSP48E1 is not using the D port (USE_DPORT = FALSE). For improved power characteristics, set DREG and ADREG to '1', tie CED, CEAD, and RSTD to logic '0'.
Related violations: <none>

AVAL-4#23 Advisory
enum_USE_DPORT_FALSE_enum_DREG_ADREG_0_connects_CED_CEAD_RSTD_GND  
design_1_i/image_filter_fh_0/inst/image_filter_fh_FilterTest_480_640_1_U0/image_filter_fh_fadd_32ns_32ns_32_8_full_dsp_U41/image_filter_fh_ap_fadd_6_full_dsp_32_u/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/DSP48E1_BODY.NORM_RND/SHIFT_RND/DSP: DSP48E1 is not using the D port (USE_DPORT = FALSE). For improved power characteristics, set DREG and ADREG to '1', tie CED, CEAD, and RSTD to logic '0'.
Related violations: <none>

AVAL-4#24 Advisory
enum_USE_DPORT_FALSE_enum_DREG_ADREG_0_connects_CED_CEAD_RSTD_GND  
design_1_i/image_filter_fh_0/inst/image_filter_fh_FilterTest_480_640_1_U0/image_filter_fh_fmul_32ns_32ns_32_5_max_dsp_U51/image_filter_fh_ap_fmul_3_max_dsp_32_u/U0/i_synth/MULT.OP/MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP1/DSP: DSP48E1 is not using the D port (USE_DPORT = FALSE). For improved power characteristics, set DREG and ADREG to '1', tie CED, CEAD, and RSTD to logic '0'.
Related violations: <none>

AVAL-4#25 Advisory
enum_USE_DPORT_FALSE_enum_DREG_ADREG_0_connects_CED_CEAD_RSTD_GND  
design_1_i/image_filter_fh_0/inst/image_filter_fh_FilterTest_480_640_1_U0/image_filter_fh_fmul_32ns_32ns_32_5_max_dsp_U51/image_filter_fh_ap_fmul_3_max_dsp_32_u/U0/i_synth/MULT.OP/MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP2/DSP: DSP48E1 is not using the D port (USE_DPORT = FALSE). For improved power characteristics, set DREG and ADREG to '1', tie CED, CEAD, and RSTD to logic '0'.
Related violations: <none>

AVAL-4#26 Advisory
enum_USE_DPORT_FALSE_enum_DREG_ADREG_0_connects_CED_CEAD_RSTD_GND  
design_1_i/image_filter_fh_0/inst/image_filter_fh_FilterTest_480_640_1_U0/image_filter_fh_fmul_32ns_32ns_32_5_max_dsp_U51/image_filter_fh_ap_fmul_3_max_dsp_32_u/U0/i_synth/MULT.OP/R_AND_R/LAT_OPT.FULL.R_AND_R/DSP48E1_SGL_EXP_IP.OLD_ADD.ADD/DSP: DSP48E1 is not using the D port (USE_DPORT = FALSE). For improved power characteristics, set DREG and ADREG to '1', tie CED, CEAD, and RSTD to logic '0'.
Related violations: <none>

AVAL-4#27 Advisory
enum_USE_DPORT_FALSE_enum_DREG_ADREG_0_connects_CED_CEAD_RSTD_GND  
design_1_i/image_filter_fh_0/inst/image_filter_fh_FilterTest_480_640_1_U0/image_filter_fh_fmul_32ns_32ns_32_5_max_dsp_U52/image_filter_fh_ap_fmul_3_max_dsp_32_u/U0/i_synth/MULT.OP/MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP1/DSP: DSP48E1 is not using the D port (USE_DPORT = FALSE). For improved power characteristics, set DREG and ADREG to '1', tie CED, CEAD, and RSTD to logic '0'.
Related violations: <none>

AVAL-4#28 Advisory
enum_USE_DPORT_FALSE_enum_DREG_ADREG_0_connects_CED_CEAD_RSTD_GND  
design_1_i/image_filter_fh_0/inst/image_filter_fh_FilterTest_480_640_1_U0/image_filter_fh_fmul_32ns_32ns_32_5_max_dsp_U52/image_filter_fh_ap_fmul_3_max_dsp_32_u/U0/i_synth/MULT.OP/MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP2/DSP: DSP48E1 is not using the D port (USE_DPORT = FALSE). For improved power characteristics, set DREG and ADREG to '1', tie CED, CEAD, and RSTD to logic '0'.
Related violations: <none>

AVAL-4#29 Advisory
enum_USE_DPORT_FALSE_enum_DREG_ADREG_0_connects_CED_CEAD_RSTD_GND  
design_1_i/image_filter_fh_0/inst/image_filter_fh_FilterTest_480_640_1_U0/image_filter_fh_fmul_32ns_32ns_32_5_max_dsp_U52/image_filter_fh_ap_fmul_3_max_dsp_32_u/U0/i_synth/MULT.OP/R_AND_R/LAT_OPT.FULL.R_AND_R/DSP48E1_SGL_EXP_IP.OLD_ADD.ADD/DSP: DSP48E1 is not using the D port (USE_DPORT = FALSE). For improved power characteristics, set DREG and ADREG to '1', tie CED, CEAD, and RSTD to logic '0'.
Related violations: <none>

AVAL-4#30 Advisory
enum_USE_DPORT_FALSE_enum_DREG_ADREG_0_connects_CED_CEAD_RSTD_GND  
design_1_i/image_filter_fh_0/inst/image_filter_fh_FilterTest_480_640_1_U0/image_filter_fh_fmul_32ns_32ns_32_5_max_dsp_U53/image_filter_fh_ap_fmul_3_max_dsp_32_u/U0/i_synth/MULT.OP/MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP1/DSP: DSP48E1 is not using the D port (USE_DPORT = FALSE). For improved power characteristics, set DREG and ADREG to '1', tie CED, CEAD, and RSTD to logic '0'.
Related violations: <none>

AVAL-4#31 Advisory
enum_USE_DPORT_FALSE_enum_DREG_ADREG_0_connects_CED_CEAD_RSTD_GND  
design_1_i/image_filter_fh_0/inst/image_filter_fh_FilterTest_480_640_1_U0/image_filter_fh_fmul_32ns_32ns_32_5_max_dsp_U53/image_filter_fh_ap_fmul_3_max_dsp_32_u/U0/i_synth/MULT.OP/MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP2/DSP: DSP48E1 is not using the D port (USE_DPORT = FALSE). For improved power characteristics, set DREG and ADREG to '1', tie CED, CEAD, and RSTD to logic '0'.
Related violations: <none>

AVAL-4#32 Advisory
enum_USE_DPORT_FALSE_enum_DREG_ADREG_0_connects_CED_CEAD_RSTD_GND  
design_1_i/image_filter_fh_0/inst/image_filter_fh_FilterTest_480_640_1_U0/image_filter_fh_fmul_32ns_32ns_32_5_max_dsp_U53/image_filter_fh_ap_fmul_3_max_dsp_32_u/U0/i_synth/MULT.OP/R_AND_R/LAT_OPT.FULL.R_AND_R/DSP48E1_SGL_EXP_IP.OLD_ADD.ADD/DSP: DSP48E1 is not using the D port (USE_DPORT = FALSE). For improved power characteristics, set DREG and ADREG to '1', tie CED, CEAD, and RSTD to logic '0'.
Related violations: <none>

AVAL-4#33 Advisory
enum_USE_DPORT_FALSE_enum_DREG_ADREG_0_connects_CED_CEAD_RSTD_GND  
design_1_i/image_filter_fh_0/inst/image_filter_fh_FilterTest_480_640_1_U0/image_filter_fh_fmul_32ns_32ns_32_5_max_dsp_U54/image_filter_fh_ap_fmul_3_max_dsp_32_u/U0/i_synth/MULT.OP/MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP1/DSP: DSP48E1 is not using the D port (USE_DPORT = FALSE). For improved power characteristics, set DREG and ADREG to '1', tie CED, CEAD, and RSTD to logic '0'.
Related violations: <none>

AVAL-4#34 Advisory
enum_USE_DPORT_FALSE_enum_DREG_ADREG_0_connects_CED_CEAD_RSTD_GND  
design_1_i/image_filter_fh_0/inst/image_filter_fh_FilterTest_480_640_1_U0/image_filter_fh_fmul_32ns_32ns_32_5_max_dsp_U54/image_filter_fh_ap_fmul_3_max_dsp_32_u/U0/i_synth/MULT.OP/MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP2/DSP: DSP48E1 is not using the D port (USE_DPORT = FALSE). For improved power characteristics, set DREG and ADREG to '1', tie CED, CEAD, and RSTD to logic '0'.
Related violations: <none>

AVAL-4#35 Advisory
enum_USE_DPORT_FALSE_enum_DREG_ADREG_0_connects_CED_CEAD_RSTD_GND  
design_1_i/image_filter_fh_0/inst/image_filter_fh_FilterTest_480_640_1_U0/image_filter_fh_fmul_32ns_32ns_32_5_max_dsp_U54/image_filter_fh_ap_fmul_3_max_dsp_32_u/U0/i_synth/MULT.OP/R_AND_R/LAT_OPT.FULL.R_AND_R/DSP48E1_SGL_EXP_IP.OLD_ADD.ADD/DSP: DSP48E1 is not using the D port (USE_DPORT = FALSE). For improved power characteristics, set DREG and ADREG to '1', tie CED, CEAD, and RSTD to logic '0'.
Related violations: <none>

AVAL-4#36 Advisory
enum_USE_DPORT_FALSE_enum_DREG_ADREG_0_connects_CED_CEAD_RSTD_GND  
design_1_i/image_filter_fh_0/inst/image_filter_fh_FilterTest_480_640_1_U0/image_filter_fh_fmul_32ns_32ns_32_5_max_dsp_U55/image_filter_fh_ap_fmul_3_max_dsp_32_u/U0/i_synth/MULT.OP/MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP1/DSP: DSP48E1 is not using the D port (USE_DPORT = FALSE). For improved power characteristics, set DREG and ADREG to '1', tie CED, CEAD, and RSTD to logic '0'.
Related violations: <none>

AVAL-4#37 Advisory
enum_USE_DPORT_FALSE_enum_DREG_ADREG_0_connects_CED_CEAD_RSTD_GND  
design_1_i/image_filter_fh_0/inst/image_filter_fh_FilterTest_480_640_1_U0/image_filter_fh_fmul_32ns_32ns_32_5_max_dsp_U55/image_filter_fh_ap_fmul_3_max_dsp_32_u/U0/i_synth/MULT.OP/MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP2/DSP: DSP48E1 is not using the D port (USE_DPORT = FALSE). For improved power characteristics, set DREG and ADREG to '1', tie CED, CEAD, and RSTD to logic '0'.
Related violations: <none>

AVAL-4#38 Advisory
enum_USE_DPORT_FALSE_enum_DREG_ADREG_0_connects_CED_CEAD_RSTD_GND  
design_1_i/image_filter_fh_0/inst/image_filter_fh_FilterTest_480_640_1_U0/image_filter_fh_fmul_32ns_32ns_32_5_max_dsp_U55/image_filter_fh_ap_fmul_3_max_dsp_32_u/U0/i_synth/MULT.OP/R_AND_R/LAT_OPT.FULL.R_AND_R/DSP48E1_SGL_EXP_IP.OLD_ADD.ADD/DSP: DSP48E1 is not using the D port (USE_DPORT = FALSE). For improved power characteristics, set DREG and ADREG to '1', tie CED, CEAD, and RSTD to logic '0'.
Related violations: <none>

AVAL-4#39 Advisory
enum_USE_DPORT_FALSE_enum_DREG_ADREG_0_connects_CED_CEAD_RSTD_GND  
design_1_i/image_filter_fh_0/inst/image_filter_fh_FilterTest_480_640_1_U0/image_filter_fh_fmul_32ns_32ns_32_5_max_dsp_U56/image_filter_fh_ap_fmul_3_max_dsp_32_u/U0/i_synth/MULT.OP/MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP1/DSP: DSP48E1 is not using the D port (USE_DPORT = FALSE). For improved power characteristics, set DREG and ADREG to '1', tie CED, CEAD, and RSTD to logic '0'.
Related violations: <none>

AVAL-4#40 Advisory
enum_USE_DPORT_FALSE_enum_DREG_ADREG_0_connects_CED_CEAD_RSTD_GND  
design_1_i/image_filter_fh_0/inst/image_filter_fh_FilterTest_480_640_1_U0/image_filter_fh_fmul_32ns_32ns_32_5_max_dsp_U56/image_filter_fh_ap_fmul_3_max_dsp_32_u/U0/i_synth/MULT.OP/MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP2/DSP: DSP48E1 is not using the D port (USE_DPORT = FALSE). For improved power characteristics, set DREG and ADREG to '1', tie CED, CEAD, and RSTD to logic '0'.
Related violations: <none>

AVAL-4#41 Advisory
enum_USE_DPORT_FALSE_enum_DREG_ADREG_0_connects_CED_CEAD_RSTD_GND  
design_1_i/image_filter_fh_0/inst/image_filter_fh_FilterTest_480_640_1_U0/image_filter_fh_fmul_32ns_32ns_32_5_max_dsp_U56/image_filter_fh_ap_fmul_3_max_dsp_32_u/U0/i_synth/MULT.OP/R_AND_R/LAT_OPT.FULL.R_AND_R/DSP48E1_SGL_EXP_IP.OLD_ADD.ADD/DSP: DSP48E1 is not using the D port (USE_DPORT = FALSE). For improved power characteristics, set DREG and ADREG to '1', tie CED, CEAD, and RSTD to logic '0'.
Related violations: <none>

AVAL-4#42 Advisory
enum_USE_DPORT_FALSE_enum_DREG_ADREG_0_connects_CED_CEAD_RSTD_GND  
design_1_i/image_filter_fh_0/inst/image_filter_fh_FilterTest_480_640_1_U0/image_filter_fh_fsub_32ns_32ns_32_8_full_dsp_U17/image_filter_fh_ap_fsub_6_full_dsp_32_u/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/DSP48E1_BODY.ALIGN_ADD/DSP2/DSP: DSP48E1 is not using the D port (USE_DPORT = FALSE). For improved power characteristics, set DREG and ADREG to '1', tie CED, CEAD, and RSTD to logic '0'.
Related violations: <none>

AVAL-4#43 Advisory
enum_USE_DPORT_FALSE_enum_DREG_ADREG_0_connects_CED_CEAD_RSTD_GND  
design_1_i/image_filter_fh_0/inst/image_filter_fh_FilterTest_480_640_1_U0/image_filter_fh_fsub_32ns_32ns_32_8_full_dsp_U17/image_filter_fh_ap_fsub_6_full_dsp_32_u/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/DSP48E1_BODY.NORM_RND/SHIFT_RND/DSP: DSP48E1 is not using the D port (USE_DPORT = FALSE). For improved power characteristics, set DREG and ADREG to '1', tie CED, CEAD, and RSTD to logic '0'.
Related violations: <none>

AVAL-4#44 Advisory
enum_USE_DPORT_FALSE_enum_DREG_ADREG_0_connects_CED_CEAD_RSTD_GND  
design_1_i/image_filter_fh_0/inst/image_filter_fh_FilterTest_480_640_1_U0/image_filter_fh_fsub_32ns_32ns_32_8_full_dsp_U18/image_filter_fh_ap_fsub_6_full_dsp_32_u/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/DSP48E1_BODY.ALIGN_ADD/DSP2/DSP: DSP48E1 is not using the D port (USE_DPORT = FALSE). For improved power characteristics, set DREG and ADREG to '1', tie CED, CEAD, and RSTD to logic '0'.
Related violations: <none>

AVAL-4#45 Advisory
enum_USE_DPORT_FALSE_enum_DREG_ADREG_0_connects_CED_CEAD_RSTD_GND  
design_1_i/image_filter_fh_0/inst/image_filter_fh_FilterTest_480_640_1_U0/image_filter_fh_fsub_32ns_32ns_32_8_full_dsp_U18/image_filter_fh_ap_fsub_6_full_dsp_32_u/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/DSP48E1_BODY.NORM_RND/SHIFT_RND/DSP: DSP48E1 is not using the D port (USE_DPORT = FALSE). For improved power characteristics, set DREG and ADREG to '1', tie CED, CEAD, and RSTD to logic '0'.
Related violations: <none>

AVAL-4#46 Advisory
enum_USE_DPORT_FALSE_enum_DREG_ADREG_0_connects_CED_CEAD_RSTD_GND  
design_1_i/image_filter_fh_0/inst/image_filter_fh_FilterTest_480_640_1_U0/image_filter_fh_fsub_32ns_32ns_32_8_full_dsp_U19/image_filter_fh_ap_fsub_6_full_dsp_32_u/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/DSP48E1_BODY.ALIGN_ADD/DSP2/DSP: DSP48E1 is not using the D port (USE_DPORT = FALSE). For improved power characteristics, set DREG and ADREG to '1', tie CED, CEAD, and RSTD to logic '0'.
Related violations: <none>

AVAL-4#47 Advisory
enum_USE_DPORT_FALSE_enum_DREG_ADREG_0_connects_CED_CEAD_RSTD_GND  
design_1_i/image_filter_fh_0/inst/image_filter_fh_FilterTest_480_640_1_U0/image_filter_fh_fsub_32ns_32ns_32_8_full_dsp_U19/image_filter_fh_ap_fsub_6_full_dsp_32_u/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/DSP48E1_BODY.NORM_RND/SHIFT_RND/DSP: DSP48E1 is not using the D port (USE_DPORT = FALSE). For improved power characteristics, set DREG and ADREG to '1', tie CED, CEAD, and RSTD to logic '0'.
Related violations: <none>

AVAL-4#48 Advisory
enum_USE_DPORT_FALSE_enum_DREG_ADREG_0_connects_CED_CEAD_RSTD_GND  
design_1_i/image_filter_fh_0/inst/image_filter_fh_FilterTest_480_640_1_U0/image_filter_fh_fsub_32ns_32ns_32_8_full_dsp_U20/image_filter_fh_ap_fsub_6_full_dsp_32_u/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/DSP48E1_BODY.ALIGN_ADD/DSP2/DSP: DSP48E1 is not using the D port (USE_DPORT = FALSE). For improved power characteristics, set DREG and ADREG to '1', tie CED, CEAD, and RSTD to logic '0'.
Related violations: <none>

AVAL-4#49 Advisory
enum_USE_DPORT_FALSE_enum_DREG_ADREG_0_connects_CED_CEAD_RSTD_GND  
design_1_i/image_filter_fh_0/inst/image_filter_fh_FilterTest_480_640_1_U0/image_filter_fh_fsub_32ns_32ns_32_8_full_dsp_U20/image_filter_fh_ap_fsub_6_full_dsp_32_u/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/DSP48E1_BODY.NORM_RND/SHIFT_RND/DSP: DSP48E1 is not using the D port (USE_DPORT = FALSE). For improved power characteristics, set DREG and ADREG to '1', tie CED, CEAD, and RSTD to logic '0'.
Related violations: <none>

AVAL-4#50 Advisory
enum_USE_DPORT_FALSE_enum_DREG_ADREG_0_connects_CED_CEAD_RSTD_GND  
design_1_i/image_filter_fh_0/inst/image_filter_fh_FilterTest_480_640_1_U0/image_filter_fh_fsub_32ns_32ns_32_8_full_dsp_U21/image_filter_fh_ap_fsub_6_full_dsp_32_u/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/DSP48E1_BODY.ALIGN_ADD/DSP2/DSP: DSP48E1 is not using the D port (USE_DPORT = FALSE). For improved power characteristics, set DREG and ADREG to '1', tie CED, CEAD, and RSTD to logic '0'.
Related violations: <none>

AVAL-4#51 Advisory
enum_USE_DPORT_FALSE_enum_DREG_ADREG_0_connects_CED_CEAD_RSTD_GND  
design_1_i/image_filter_fh_0/inst/image_filter_fh_FilterTest_480_640_1_U0/image_filter_fh_fsub_32ns_32ns_32_8_full_dsp_U21/image_filter_fh_ap_fsub_6_full_dsp_32_u/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/DSP48E1_BODY.NORM_RND/SHIFT_RND/DSP: DSP48E1 is not using the D port (USE_DPORT = FALSE). For improved power characteristics, set DREG and ADREG to '1', tie CED, CEAD, and RSTD to logic '0'.
Related violations: <none>

AVAL-4#52 Advisory
enum_USE_DPORT_FALSE_enum_DREG_ADREG_0_connects_CED_CEAD_RSTD_GND  
design_1_i/image_filter_fh_0/inst/image_filter_fh_FilterTest_480_640_1_U0/image_filter_fh_fsub_32ns_32ns_32_8_full_dsp_U22/image_filter_fh_ap_fsub_6_full_dsp_32_u/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/DSP48E1_BODY.ALIGN_ADD/DSP2/DSP: DSP48E1 is not using the D port (USE_DPORT = FALSE). For improved power characteristics, set DREG and ADREG to '1', tie CED, CEAD, and RSTD to logic '0'.
Related violations: <none>

AVAL-4#53 Advisory
enum_USE_DPORT_FALSE_enum_DREG_ADREG_0_connects_CED_CEAD_RSTD_GND  
design_1_i/image_filter_fh_0/inst/image_filter_fh_FilterTest_480_640_1_U0/image_filter_fh_fsub_32ns_32ns_32_8_full_dsp_U22/image_filter_fh_ap_fsub_6_full_dsp_32_u/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/DSP48E1_BODY.NORM_RND/SHIFT_RND/DSP: DSP48E1 is not using the D port (USE_DPORT = FALSE). For improved power characteristics, set DREG and ADREG to '1', tie CED, CEAD, and RSTD to logic '0'.
Related violations: <none>

AVAL-4#54 Advisory
enum_USE_DPORT_FALSE_enum_DREG_ADREG_0_connects_CED_CEAD_RSTD_GND  
design_1_i/image_filter_fh_0/inst/image_filter_fh_FilterTest_480_640_1_U0/image_filter_fh_fsub_32ns_32ns_32_8_full_dsp_U23/image_filter_fh_ap_fsub_6_full_dsp_32_u/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/DSP48E1_BODY.ALIGN_ADD/DSP2/DSP: DSP48E1 is not using the D port (USE_DPORT = FALSE). For improved power characteristics, set DREG and ADREG to '1', tie CED, CEAD, and RSTD to logic '0'.
Related violations: <none>

AVAL-4#55 Advisory
enum_USE_DPORT_FALSE_enum_DREG_ADREG_0_connects_CED_CEAD_RSTD_GND  
design_1_i/image_filter_fh_0/inst/image_filter_fh_FilterTest_480_640_1_U0/image_filter_fh_fsub_32ns_32ns_32_8_full_dsp_U23/image_filter_fh_ap_fsub_6_full_dsp_32_u/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/DSP48E1_BODY.NORM_RND/SHIFT_RND/DSP: DSP48E1 is not using the D port (USE_DPORT = FALSE). For improved power characteristics, set DREG and ADREG to '1', tie CED, CEAD, and RSTD to logic '0'.
Related violations: <none>

AVAL-4#56 Advisory
enum_USE_DPORT_FALSE_enum_DREG_ADREG_0_connects_CED_CEAD_RSTD_GND  
design_1_i/image_filter_fh_0/inst/image_filter_fh_FilterTest_480_640_1_U0/image_filter_fh_fsub_32ns_32ns_32_8_full_dsp_U24/image_filter_fh_ap_fsub_6_full_dsp_32_u/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/DSP48E1_BODY.ALIGN_ADD/DSP2/DSP: DSP48E1 is not using the D port (USE_DPORT = FALSE). For improved power characteristics, set DREG and ADREG to '1', tie CED, CEAD, and RSTD to logic '0'.
Related violations: <none>

AVAL-4#57 Advisory
enum_USE_DPORT_FALSE_enum_DREG_ADREG_0_connects_CED_CEAD_RSTD_GND  
design_1_i/image_filter_fh_0/inst/image_filter_fh_FilterTest_480_640_1_U0/image_filter_fh_fsub_32ns_32ns_32_8_full_dsp_U24/image_filter_fh_ap_fsub_6_full_dsp_32_u/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/DSP48E1_BODY.NORM_RND/SHIFT_RND/DSP: DSP48E1 is not using the D port (USE_DPORT = FALSE). For improved power characteristics, set DREG and ADREG to '1', tie CED, CEAD, and RSTD to logic '0'.
Related violations: <none>

AVAL-4#58 Advisory
enum_USE_DPORT_FALSE_enum_DREG_ADREG_0_connects_CED_CEAD_RSTD_GND  
design_1_i/image_filter_fh_0/inst/image_filter_fh_FilterTest_480_640_1_U0/image_filter_fh_fsub_32ns_32ns_32_8_full_dsp_U25/image_filter_fh_ap_fsub_6_full_dsp_32_u/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/DSP48E1_BODY.ALIGN_ADD/DSP2/DSP: DSP48E1 is not using the D port (USE_DPORT = FALSE). For improved power characteristics, set DREG and ADREG to '1', tie CED, CEAD, and RSTD to logic '0'.
Related violations: <none>

AVAL-4#59 Advisory
enum_USE_DPORT_FALSE_enum_DREG_ADREG_0_connects_CED_CEAD_RSTD_GND  
design_1_i/image_filter_fh_0/inst/image_filter_fh_FilterTest_480_640_1_U0/image_filter_fh_fsub_32ns_32ns_32_8_full_dsp_U25/image_filter_fh_ap_fsub_6_full_dsp_32_u/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/DSP48E1_BODY.NORM_RND/SHIFT_RND/DSP: DSP48E1 is not using the D port (USE_DPORT = FALSE). For improved power characteristics, set DREG and ADREG to '1', tie CED, CEAD, and RSTD to logic '0'.
Related violations: <none>

AVAL-4#60 Advisory
enum_USE_DPORT_FALSE_enum_DREG_ADREG_0_connects_CED_CEAD_RSTD_GND  
design_1_i/image_filter_fh_0/inst/image_filter_fh_FilterTest_480_640_1_U0/image_filter_fh_fsub_32ns_32ns_32_8_full_dsp_U26/image_filter_fh_ap_fsub_6_full_dsp_32_u/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/DSP48E1_BODY.ALIGN_ADD/DSP2/DSP: DSP48E1 is not using the D port (USE_DPORT = FALSE). For improved power characteristics, set DREG and ADREG to '1', tie CED, CEAD, and RSTD to logic '0'.
Related violations: <none>

AVAL-4#61 Advisory
enum_USE_DPORT_FALSE_enum_DREG_ADREG_0_connects_CED_CEAD_RSTD_GND  
design_1_i/image_filter_fh_0/inst/image_filter_fh_FilterTest_480_640_1_U0/image_filter_fh_fsub_32ns_32ns_32_8_full_dsp_U26/image_filter_fh_ap_fsub_6_full_dsp_32_u/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/DSP48E1_BODY.NORM_RND/SHIFT_RND/DSP: DSP48E1 is not using the D port (USE_DPORT = FALSE). For improved power characteristics, set DREG and ADREG to '1', tie CED, CEAD, and RSTD to logic '0'.
Related violations: <none>

AVAL-4#62 Advisory
enum_USE_DPORT_FALSE_enum_DREG_ADREG_0_connects_CED_CEAD_RSTD_GND  
design_1_i/image_filter_fh_0/inst/image_filter_fh_FilterTest_480_640_1_U0/image_filter_fh_fsub_32ns_32ns_32_8_full_dsp_U27/image_filter_fh_ap_fsub_6_full_dsp_32_u/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/DSP48E1_BODY.ALIGN_ADD/DSP2/DSP: DSP48E1 is not using the D port (USE_DPORT = FALSE). For improved power characteristics, set DREG and ADREG to '1', tie CED, CEAD, and RSTD to logic '0'.
Related violations: <none>

AVAL-4#63 Advisory
enum_USE_DPORT_FALSE_enum_DREG_ADREG_0_connects_CED_CEAD_RSTD_GND  
design_1_i/image_filter_fh_0/inst/image_filter_fh_FilterTest_480_640_1_U0/image_filter_fh_fsub_32ns_32ns_32_8_full_dsp_U27/image_filter_fh_ap_fsub_6_full_dsp_32_u/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/DSP48E1_BODY.NORM_RND/SHIFT_RND/DSP: DSP48E1 is not using the D port (USE_DPORT = FALSE). For improved power characteristics, set DREG and ADREG to '1', tie CED, CEAD, and RSTD to logic '0'.
Related violations: <none>

AVAL-4#64 Advisory
enum_USE_DPORT_FALSE_enum_DREG_ADREG_0_connects_CED_CEAD_RSTD_GND  
design_1_i/image_filter_fh_0/inst/image_filter_fh_FilterTest_480_640_1_U0/image_filter_fh_fsub_32ns_32ns_32_8_full_dsp_U28/image_filter_fh_ap_fsub_6_full_dsp_32_u/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/DSP48E1_BODY.ALIGN_ADD/DSP2/DSP: DSP48E1 is not using the D port (USE_DPORT = FALSE). For improved power characteristics, set DREG and ADREG to '1', tie CED, CEAD, and RSTD to logic '0'.
Related violations: <none>

AVAL-4#65 Advisory
enum_USE_DPORT_FALSE_enum_DREG_ADREG_0_connects_CED_CEAD_RSTD_GND  
design_1_i/image_filter_fh_0/inst/image_filter_fh_FilterTest_480_640_1_U0/image_filter_fh_fsub_32ns_32ns_32_8_full_dsp_U28/image_filter_fh_ap_fsub_6_full_dsp_32_u/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/DSP48E1_BODY.NORM_RND/SHIFT_RND/DSP: DSP48E1 is not using the D port (USE_DPORT = FALSE). For improved power characteristics, set DREG and ADREG to '1', tie CED, CEAD, and RSTD to logic '0'.
Related violations: <none>

AVAL-4#66 Advisory
enum_USE_DPORT_FALSE_enum_DREG_ADREG_0_connects_CED_CEAD_RSTD_GND  
design_1_i/image_filter_fh_0/inst/image_filter_fh_FilterTest_480_640_1_U0/image_filter_fh_fsub_32ns_32ns_32_8_full_dsp_U29/image_filter_fh_ap_fsub_6_full_dsp_32_u/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/DSP48E1_BODY.ALIGN_ADD/DSP2/DSP: DSP48E1 is not using the D port (USE_DPORT = FALSE). For improved power characteristics, set DREG and ADREG to '1', tie CED, CEAD, and RSTD to logic '0'.
Related violations: <none>

AVAL-4#67 Advisory
enum_USE_DPORT_FALSE_enum_DREG_ADREG_0_connects_CED_CEAD_RSTD_GND  
design_1_i/image_filter_fh_0/inst/image_filter_fh_FilterTest_480_640_1_U0/image_filter_fh_fsub_32ns_32ns_32_8_full_dsp_U29/image_filter_fh_ap_fsub_6_full_dsp_32_u/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/DSP48E1_BODY.NORM_RND/SHIFT_RND/DSP: DSP48E1 is not using the D port (USE_DPORT = FALSE). For improved power characteristics, set DREG and ADREG to '1', tie CED, CEAD, and RSTD to logic '0'.
Related violations: <none>

AVAL-4#68 Advisory
enum_USE_DPORT_FALSE_enum_DREG_ADREG_0_connects_CED_CEAD_RSTD_GND  
design_1_i/image_filter_fh_0/inst/image_filter_fh_FilterTest_480_640_1_U0/image_filter_fh_fsub_32ns_32ns_32_8_full_dsp_U30/image_filter_fh_ap_fsub_6_full_dsp_32_u/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/DSP48E1_BODY.ALIGN_ADD/DSP2/DSP: DSP48E1 is not using the D port (USE_DPORT = FALSE). For improved power characteristics, set DREG and ADREG to '1', tie CED, CEAD, and RSTD to logic '0'.
Related violations: <none>

AVAL-4#69 Advisory
enum_USE_DPORT_FALSE_enum_DREG_ADREG_0_connects_CED_CEAD_RSTD_GND  
design_1_i/image_filter_fh_0/inst/image_filter_fh_FilterTest_480_640_1_U0/image_filter_fh_fsub_32ns_32ns_32_8_full_dsp_U30/image_filter_fh_ap_fsub_6_full_dsp_32_u/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/DSP48E1_BODY.NORM_RND/SHIFT_RND/DSP: DSP48E1 is not using the D port (USE_DPORT = FALSE). For improved power characteristics, set DREG and ADREG to '1', tie CED, CEAD, and RSTD to logic '0'.
Related violations: <none>

AVAL-4#70 Advisory
enum_USE_DPORT_FALSE_enum_DREG_ADREG_0_connects_CED_CEAD_RSTD_GND  
design_1_i/image_filter_fh_0/inst/image_filter_fh_FilterTest_480_640_1_U0/image_filter_fh_fsub_32ns_32ns_32_8_full_dsp_U31/image_filter_fh_ap_fsub_6_full_dsp_32_u/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/DSP48E1_BODY.ALIGN_ADD/DSP2/DSP: DSP48E1 is not using the D port (USE_DPORT = FALSE). For improved power characteristics, set DREG and ADREG to '1', tie CED, CEAD, and RSTD to logic '0'.
Related violations: <none>

AVAL-4#71 Advisory
enum_USE_DPORT_FALSE_enum_DREG_ADREG_0_connects_CED_CEAD_RSTD_GND  
design_1_i/image_filter_fh_0/inst/image_filter_fh_FilterTest_480_640_1_U0/image_filter_fh_fsub_32ns_32ns_32_8_full_dsp_U31/image_filter_fh_ap_fsub_6_full_dsp_32_u/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/DSP48E1_BODY.NORM_RND/SHIFT_RND/DSP: DSP48E1 is not using the D port (USE_DPORT = FALSE). For improved power characteristics, set DREG and ADREG to '1', tie CED, CEAD, and RSTD to logic '0'.
Related violations: <none>

AVAL-4#72 Advisory
enum_USE_DPORT_FALSE_enum_DREG_ADREG_0_connects_CED_CEAD_RSTD_GND  
design_1_i/image_filter_fh_0/inst/image_filter_fh_FilterTest_480_640_1_U0/image_filter_fh_fsub_32ns_32ns_32_8_full_dsp_U32/image_filter_fh_ap_fsub_6_full_dsp_32_u/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/DSP48E1_BODY.ALIGN_ADD/DSP2/DSP: DSP48E1 is not using the D port (USE_DPORT = FALSE). For improved power characteristics, set DREG and ADREG to '1', tie CED, CEAD, and RSTD to logic '0'.
Related violations: <none>

AVAL-4#73 Advisory
enum_USE_DPORT_FALSE_enum_DREG_ADREG_0_connects_CED_CEAD_RSTD_GND  
design_1_i/image_filter_fh_0/inst/image_filter_fh_FilterTest_480_640_1_U0/image_filter_fh_fsub_32ns_32ns_32_8_full_dsp_U32/image_filter_fh_ap_fsub_6_full_dsp_32_u/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/DSP48E1_BODY.NORM_RND/SHIFT_RND/DSP: DSP48E1 is not using the D port (USE_DPORT = FALSE). For improved power characteristics, set DREG and ADREG to '1', tie CED, CEAD, and RSTD to logic '0'.
Related violations: <none>

AVAL-4#74 Advisory
enum_USE_DPORT_FALSE_enum_DREG_ADREG_0_connects_CED_CEAD_RSTD_GND  
design_1_i/image_filter_fh_0/inst/image_filter_fh_FilterTest_480_640_1_U0/image_filter_fh_fsub_32ns_32ns_32_8_full_dsp_U42/image_filter_fh_ap_fsub_6_full_dsp_32_u/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/DSP48E1_BODY.ALIGN_ADD/DSP2/DSP: DSP48E1 is not using the D port (USE_DPORT = FALSE). For improved power characteristics, set DREG and ADREG to '1', tie CED, CEAD, and RSTD to logic '0'.
Related violations: <none>

AVAL-4#75 Advisory
enum_USE_DPORT_FALSE_enum_DREG_ADREG_0_connects_CED_CEAD_RSTD_GND  
design_1_i/image_filter_fh_0/inst/image_filter_fh_FilterTest_480_640_1_U0/image_filter_fh_fsub_32ns_32ns_32_8_full_dsp_U42/image_filter_fh_ap_fsub_6_full_dsp_32_u/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/DSP48E1_BODY.NORM_RND/SHIFT_RND/DSP: DSP48E1 is not using the D port (USE_DPORT = FALSE). For improved power characteristics, set DREG and ADREG to '1', tie CED, CEAD, and RSTD to logic '0'.
Related violations: <none>

AVAL-4#76 Advisory
enum_USE_DPORT_FALSE_enum_DREG_ADREG_0_connects_CED_CEAD_RSTD_GND  
design_1_i/image_filter_fh_0/inst/image_filter_fh_FilterTest_480_640_1_U0/image_filter_fh_fsub_32ns_32ns_32_8_full_dsp_U43/image_filter_fh_ap_fsub_6_full_dsp_32_u/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/DSP48E1_BODY.ALIGN_ADD/DSP2/DSP: DSP48E1 is not using the D port (USE_DPORT = FALSE). For improved power characteristics, set DREG and ADREG to '1', tie CED, CEAD, and RSTD to logic '0'.
Related violations: <none>

AVAL-4#77 Advisory
enum_USE_DPORT_FALSE_enum_DREG_ADREG_0_connects_CED_CEAD_RSTD_GND  
design_1_i/image_filter_fh_0/inst/image_filter_fh_FilterTest_480_640_1_U0/image_filter_fh_fsub_32ns_32ns_32_8_full_dsp_U43/image_filter_fh_ap_fsub_6_full_dsp_32_u/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/DSP48E1_BODY.NORM_RND/SHIFT_RND/DSP: DSP48E1 is not using the D port (USE_DPORT = FALSE). For improved power characteristics, set DREG and ADREG to '1', tie CED, CEAD, and RSTD to logic '0'.
Related violations: <none>

AVAL-4#78 Advisory
enum_USE_DPORT_FALSE_enum_DREG_ADREG_0_connects_CED_CEAD_RSTD_GND  
design_1_i/image_filter_fh_0/inst/image_filter_fh_FilterTest_480_640_1_U0/image_filter_fh_fsub_32ns_32ns_32_8_full_dsp_U44/image_filter_fh_ap_fsub_6_full_dsp_32_u/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/DSP48E1_BODY.ALIGN_ADD/DSP2/DSP: DSP48E1 is not using the D port (USE_DPORT = FALSE). For improved power characteristics, set DREG and ADREG to '1', tie CED, CEAD, and RSTD to logic '0'.
Related violations: <none>

AVAL-4#79 Advisory
enum_USE_DPORT_FALSE_enum_DREG_ADREG_0_connects_CED_CEAD_RSTD_GND  
design_1_i/image_filter_fh_0/inst/image_filter_fh_FilterTest_480_640_1_U0/image_filter_fh_fsub_32ns_32ns_32_8_full_dsp_U44/image_filter_fh_ap_fsub_6_full_dsp_32_u/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/DSP48E1_BODY.NORM_RND/SHIFT_RND/DSP: DSP48E1 is not using the D port (USE_DPORT = FALSE). For improved power characteristics, set DREG and ADREG to '1', tie CED, CEAD, and RSTD to logic '0'.
Related violations: <none>

AVAL-4#80 Advisory
enum_USE_DPORT_FALSE_enum_DREG_ADREG_0_connects_CED_CEAD_RSTD_GND  
design_1_i/image_filter_fh_0/inst/image_filter_fh_FilterTest_480_640_1_U0/image_filter_fh_fsub_32ns_32ns_32_8_full_dsp_U45/image_filter_fh_ap_fsub_6_full_dsp_32_u/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/DSP48E1_BODY.ALIGN_ADD/DSP2/DSP: DSP48E1 is not using the D port (USE_DPORT = FALSE). For improved power characteristics, set DREG and ADREG to '1', tie CED, CEAD, and RSTD to logic '0'.
Related violations: <none>

AVAL-4#81 Advisory
enum_USE_DPORT_FALSE_enum_DREG_ADREG_0_connects_CED_CEAD_RSTD_GND  
design_1_i/image_filter_fh_0/inst/image_filter_fh_FilterTest_480_640_1_U0/image_filter_fh_fsub_32ns_32ns_32_8_full_dsp_U45/image_filter_fh_ap_fsub_6_full_dsp_32_u/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/DSP48E1_BODY.NORM_RND/SHIFT_RND/DSP: DSP48E1 is not using the D port (USE_DPORT = FALSE). For improved power characteristics, set DREG and ADREG to '1', tie CED, CEAD, and RSTD to logic '0'.
Related violations: <none>

AVAL-4#82 Advisory
enum_USE_DPORT_FALSE_enum_DREG_ADREG_0_connects_CED_CEAD_RSTD_GND  
design_1_i/image_filter_fh_0/inst/image_filter_fh_FilterTest_480_640_1_U0/image_filter_fh_fsub_32ns_32ns_32_8_full_dsp_U46/image_filter_fh_ap_fsub_6_full_dsp_32_u/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/DSP48E1_BODY.ALIGN_ADD/DSP2/DSP: DSP48E1 is not using the D port (USE_DPORT = FALSE). For improved power characteristics, set DREG and ADREG to '1', tie CED, CEAD, and RSTD to logic '0'.
Related violations: <none>

AVAL-4#83 Advisory
enum_USE_DPORT_FALSE_enum_DREG_ADREG_0_connects_CED_CEAD_RSTD_GND  
design_1_i/image_filter_fh_0/inst/image_filter_fh_FilterTest_480_640_1_U0/image_filter_fh_fsub_32ns_32ns_32_8_full_dsp_U46/image_filter_fh_ap_fsub_6_full_dsp_32_u/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/DSP48E1_BODY.NORM_RND/SHIFT_RND/DSP: DSP48E1 is not using the D port (USE_DPORT = FALSE). For improved power characteristics, set DREG and ADREG to '1', tie CED, CEAD, and RSTD to logic '0'.
Related violations: <none>

AVAL-4#84 Advisory
enum_USE_DPORT_FALSE_enum_DREG_ADREG_0_connects_CED_CEAD_RSTD_GND  
design_1_i/image_filter_fh_0/inst/image_filter_fh_FilterTest_480_640_1_U0/image_filter_fh_fsub_32ns_32ns_32_8_full_dsp_U47/image_filter_fh_ap_fsub_6_full_dsp_32_u/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/DSP48E1_BODY.ALIGN_ADD/DSP2/DSP: DSP48E1 is not using the D port (USE_DPORT = FALSE). For improved power characteristics, set DREG and ADREG to '1', tie CED, CEAD, and RSTD to logic '0'.
Related violations: <none>

AVAL-4#85 Advisory
enum_USE_DPORT_FALSE_enum_DREG_ADREG_0_connects_CED_CEAD_RSTD_GND  
design_1_i/image_filter_fh_0/inst/image_filter_fh_FilterTest_480_640_1_U0/image_filter_fh_fsub_32ns_32ns_32_8_full_dsp_U47/image_filter_fh_ap_fsub_6_full_dsp_32_u/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/DSP48E1_BODY.NORM_RND/SHIFT_RND/DSP: DSP48E1 is not using the D port (USE_DPORT = FALSE). For improved power characteristics, set DREG and ADREG to '1', tie CED, CEAD, and RSTD to logic '0'.
Related violations: <none>

AVAL-4#86 Advisory
enum_USE_DPORT_FALSE_enum_DREG_ADREG_0_connects_CED_CEAD_RSTD_GND  
design_1_i/image_filter_fh_0/inst/image_filter_fh_FilterTest_480_640_1_U0/image_filter_fh_fsub_32ns_32ns_32_8_full_dsp_U48/image_filter_fh_ap_fsub_6_full_dsp_32_u/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/DSP48E1_BODY.ALIGN_ADD/DSP2/DSP: DSP48E1 is not using the D port (USE_DPORT = FALSE). For improved power characteristics, set DREG and ADREG to '1', tie CED, CEAD, and RSTD to logic '0'.
Related violations: <none>

AVAL-4#87 Advisory
enum_USE_DPORT_FALSE_enum_DREG_ADREG_0_connects_CED_CEAD_RSTD_GND  
design_1_i/image_filter_fh_0/inst/image_filter_fh_FilterTest_480_640_1_U0/image_filter_fh_fsub_32ns_32ns_32_8_full_dsp_U48/image_filter_fh_ap_fsub_6_full_dsp_32_u/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/DSP48E1_BODY.NORM_RND/SHIFT_RND/DSP: DSP48E1 is not using the D port (USE_DPORT = FALSE). For improved power characteristics, set DREG and ADREG to '1', tie CED, CEAD, and RSTD to logic '0'.
Related violations: <none>

AVAL-4#88 Advisory
enum_USE_DPORT_FALSE_enum_DREG_ADREG_0_connects_CED_CEAD_RSTD_GND  
design_1_i/image_filter_fh_0/inst/image_filter_fh_FilterTest_480_640_1_U0/image_filter_fh_fsub_32ns_32ns_32_8_full_dsp_U49/image_filter_fh_ap_fsub_6_full_dsp_32_u/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/DSP48E1_BODY.ALIGN_ADD/DSP2/DSP: DSP48E1 is not using the D port (USE_DPORT = FALSE). For improved power characteristics, set DREG and ADREG to '1', tie CED, CEAD, and RSTD to logic '0'.
Related violations: <none>

AVAL-4#89 Advisory
enum_USE_DPORT_FALSE_enum_DREG_ADREG_0_connects_CED_CEAD_RSTD_GND  
design_1_i/image_filter_fh_0/inst/image_filter_fh_FilterTest_480_640_1_U0/image_filter_fh_fsub_32ns_32ns_32_8_full_dsp_U49/image_filter_fh_ap_fsub_6_full_dsp_32_u/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/DSP48E1_BODY.NORM_RND/SHIFT_RND/DSP: DSP48E1 is not using the D port (USE_DPORT = FALSE). For improved power characteristics, set DREG and ADREG to '1', tie CED, CEAD, and RSTD to logic '0'.
Related violations: <none>

AVAL-4#90 Advisory
enum_USE_DPORT_FALSE_enum_DREG_ADREG_0_connects_CED_CEAD_RSTD_GND  
design_1_i/image_filter_fh_0/inst/image_filter_fh_FilterTest_480_640_1_U0/image_filter_fh_fsub_32ns_32ns_32_8_full_dsp_U50/image_filter_fh_ap_fsub_6_full_dsp_32_u/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/DSP48E1_BODY.ALIGN_ADD/DSP2/DSP: DSP48E1 is not using the D port (USE_DPORT = FALSE). For improved power characteristics, set DREG and ADREG to '1', tie CED, CEAD, and RSTD to logic '0'.
Related violations: <none>

AVAL-4#91 Advisory
enum_USE_DPORT_FALSE_enum_DREG_ADREG_0_connects_CED_CEAD_RSTD_GND  
design_1_i/image_filter_fh_0/inst/image_filter_fh_FilterTest_480_640_1_U0/image_filter_fh_fsub_32ns_32ns_32_8_full_dsp_U50/image_filter_fh_ap_fsub_6_full_dsp_32_u/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/DSP48E1_BODY.NORM_RND/SHIFT_RND/DSP: DSP48E1 is not using the D port (USE_DPORT = FALSE). For improved power characteristics, set DREG and ADREG to '1', tie CED, CEAD, and RSTD to logic '0'.
Related violations: <none>

AVAL-5#1 Advisory
enum_USE_MULT_NONE_enum_DREG_ADREG_0_connects_CED_CEAD_RSTD_GND  
design_1_i/image_filter_1/inst/image_filter_Loop_1_proc_U0/image_filter_fmul_32ns_32ns_32_5_max_dsp_U52/image_filter_ap_fmul_3_max_dsp_32_u/U0/i_synth/MULT.OP/R_AND_R/LAT_OPT.FULL.R_AND_R/DSP48E1_SGL_EXP_IP.OLD_ADD.ADD/DSP: DSP48E1 is not using the Multiplier (USE_MULT = NONE). For improved power characteristics, set DREG and ADREG to '1', tie CED, CEAD, and RSTD to logic '0'.
Related violations: <none>

AVAL-5#2 Advisory
enum_USE_MULT_NONE_enum_DREG_ADREG_0_connects_CED_CEAD_RSTD_GND  
design_1_i/image_filter_fh_0/inst/image_filter_fh_FilterTest_480_640_1_U0/image_filter_fh_fmul_32ns_32ns_32_5_max_dsp_U51/image_filter_fh_ap_fmul_3_max_dsp_32_u/U0/i_synth/MULT.OP/R_AND_R/LAT_OPT.FULL.R_AND_R/DSP48E1_SGL_EXP_IP.OLD_ADD.ADD/DSP: DSP48E1 is not using the Multiplier (USE_MULT = NONE). For improved power characteristics, set DREG and ADREG to '1', tie CED, CEAD, and RSTD to logic '0'.
Related violations: <none>

AVAL-5#3 Advisory
enum_USE_MULT_NONE_enum_DREG_ADREG_0_connects_CED_CEAD_RSTD_GND  
design_1_i/image_filter_fh_0/inst/image_filter_fh_FilterTest_480_640_1_U0/image_filter_fh_fmul_32ns_32ns_32_5_max_dsp_U52/image_filter_fh_ap_fmul_3_max_dsp_32_u/U0/i_synth/MULT.OP/R_AND_R/LAT_OPT.FULL.R_AND_R/DSP48E1_SGL_EXP_IP.OLD_ADD.ADD/DSP: DSP48E1 is not using the Multiplier (USE_MULT = NONE). For improved power characteristics, set DREG and ADREG to '1', tie CED, CEAD, and RSTD to logic '0'.
Related violations: <none>

AVAL-5#4 Advisory
enum_USE_MULT_NONE_enum_DREG_ADREG_0_connects_CED_CEAD_RSTD_GND  
design_1_i/image_filter_fh_0/inst/image_filter_fh_FilterTest_480_640_1_U0/image_filter_fh_fmul_32ns_32ns_32_5_max_dsp_U53/image_filter_fh_ap_fmul_3_max_dsp_32_u/U0/i_synth/MULT.OP/R_AND_R/LAT_OPT.FULL.R_AND_R/DSP48E1_SGL_EXP_IP.OLD_ADD.ADD/DSP: DSP48E1 is not using the Multiplier (USE_MULT = NONE). For improved power characteristics, set DREG and ADREG to '1', tie CED, CEAD, and RSTD to logic '0'.
Related violations: <none>

AVAL-5#5 Advisory
enum_USE_MULT_NONE_enum_DREG_ADREG_0_connects_CED_CEAD_RSTD_GND  
design_1_i/image_filter_fh_0/inst/image_filter_fh_FilterTest_480_640_1_U0/image_filter_fh_fmul_32ns_32ns_32_5_max_dsp_U54/image_filter_fh_ap_fmul_3_max_dsp_32_u/U0/i_synth/MULT.OP/R_AND_R/LAT_OPT.FULL.R_AND_R/DSP48E1_SGL_EXP_IP.OLD_ADD.ADD/DSP: DSP48E1 is not using the Multiplier (USE_MULT = NONE). For improved power characteristics, set DREG and ADREG to '1', tie CED, CEAD, and RSTD to logic '0'.
Related violations: <none>

AVAL-5#6 Advisory
enum_USE_MULT_NONE_enum_DREG_ADREG_0_connects_CED_CEAD_RSTD_GND  
design_1_i/image_filter_fh_0/inst/image_filter_fh_FilterTest_480_640_1_U0/image_filter_fh_fmul_32ns_32ns_32_5_max_dsp_U55/image_filter_fh_ap_fmul_3_max_dsp_32_u/U0/i_synth/MULT.OP/R_AND_R/LAT_OPT.FULL.R_AND_R/DSP48E1_SGL_EXP_IP.OLD_ADD.ADD/DSP: DSP48E1 is not using the Multiplier (USE_MULT = NONE). For improved power characteristics, set DREG and ADREG to '1', tie CED, CEAD, and RSTD to logic '0'.
Related violations: <none>

AVAL-5#7 Advisory
enum_USE_MULT_NONE_enum_DREG_ADREG_0_connects_CED_CEAD_RSTD_GND  
design_1_i/image_filter_fh_0/inst/image_filter_fh_FilterTest_480_640_1_U0/image_filter_fh_fmul_32ns_32ns_32_5_max_dsp_U56/image_filter_fh_ap_fmul_3_max_dsp_32_u/U0/i_synth/MULT.OP/R_AND_R/LAT_OPT.FULL.R_AND_R/DSP48E1_SGL_EXP_IP.OLD_ADD.ADD/DSP: DSP48E1 is not using the Multiplier (USE_MULT = NONE). For improved power characteristics, set DREG and ADREG to '1', tie CED, CEAD, and RSTD to logic '0'.
Related violations: <none>


