data_ram_ip.v,verilog,xil_defaultlib,../../../../pipeline_cpu_mips.srcs/sources_1/ip/data_ram_ip/sim/data_ram_ip.v,
glbl.v,Verilog,xil_defaultlib,glbl.v
