============================================================
  Generated by:           Genus(TM) Synthesis Solution 21.14-s082_1
  Generated on:           Jan 20 2026  03:32:09 pm
  Module:                 simple_alu
  Operating conditions:   slow 
  Operating conditions:   fast 
  Operating conditions:   typical 
  Interconnect mode:      global
  Area mode:              timing library
============================================================


Path 1: MET (1851 ps) Late External Delay Assertion at pin zero
           View: view_wcl_fast
          Group: VIR_CLK
     Startpoint: (F) B[0]
          Clock: (R) VIR_CLK
       Endpoint: (F) zero
          Clock: (R) VIR_CLK

                     Capture       Launch     
        Clock Edge:+    5000            0     
        Drv Adjust:+       0            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    5000            0     
                                              
      Output Delay:-     500                  
     Required Time:=    4500                  
      Launch Clock:-       0                  
       Input Delay:-     500                  
         Data Path:-    2149                  
             Slack:=    1851                  

Exceptions/Constraints:
  input_delay              500             simple_alu_fast.sdc_line_3_159_1 
  output_delay             500             simple_alu_fast.sdc_line_4_192_1 

#------------------------------------------------------------------------------------------------
#     Timing Point       Flags    Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                              (fF)  (ps)  (ps)   (ps)  Location 
#------------------------------------------------------------------------------------------------
  B[0]                   -       -      F     (arrival)      3 18.2     0     0     500    (-,-) 
  g2__6260/Y             -       A->Y   F     XOR2X4         1  4.6    28    64     564    (-,-) 
  I1_INST0/g83__2398/CO  -       CI->CO F     ADDFHX4        1  4.6    28    63     627    (-,-) 
  I1_INST1/g75__5107/CO  -       CI->CO F     ADDFHX4        1  4.6    28    62     690    (-,-) 
  I1_INST2/g75__6260/CO  -       CI->CO F     ADDFHX4        1  4.6    28    62     752    (-,-) 
  I1_INST3/g75__4319/CO  -       CI->CO F     ADDFHX4        1  4.6    28    62     815    (-,-) 
  I1_INST4/g75__8428/CO  -       CI->CO F     ADDFHX4        1  4.6    28    62     877    (-,-) 
  I1_INST5/g75__5526/CO  -       CI->CO F     ADDFHX4        1  4.6    28    62     940    (-,-) 
  I1_INST6/g75__6783/CO  -       CI->CO F     ADDFHX4        1  4.6    28    62    1002    (-,-) 
  I1_INST7/g75__3680/CO  -       CI->CO F     ADDFHX4        1  4.6    28    62    1065    (-,-) 
  I1_INST8/g75__1617/CO  -       CI->CO F     ADDFHX4        1  4.6    28    62    1127    (-,-) 
  I1_INST9/g75__2802/CO  -       CI->CO F     ADDFHX4        1  4.6    28    62    1190    (-,-) 
  I1_INST10/g75__1705/CO -       CI->CO F     ADDFHX4        1  4.6    28    62    1252    (-,-) 
  I1_INST11/g75__5122/CO -       CI->CO F     ADDFHX4        1  4.6    28    62    1315    (-,-) 
  I1_INST12/g75__8246/CO -       CI->CO F     ADDFHX4        1  4.6    28    62    1377    (-,-) 
  I1_INST13/g75__7098/CO -       CI->CO F     ADDFHX4        1  4.6    28    62    1440    (-,-) 
  I1_INST14/g75__6131/CO -       CI->CO F     ADDFHX4        1  4.6    28    62    1502    (-,-) 
  I1_INST15/g75__1881/CO -       CI->CO F     ADDFHX4        1  4.6    28    62    1565    (-,-) 
  I1_INST16/g75__5115/CO -       CI->CO F     ADDFHX4        1  4.6    28    62    1627    (-,-) 
  I1_INST17/g75__7482/CO -       CI->CO F     ADDFHX4        1  4.6    28    62    1690    (-,-) 
  I1_INST18/g75__4733/CO -       CI->CO F     ADDFHX4        1  4.6    28    62    1752    (-,-) 
  I1_INST19/g75__6161/CO -       CI->CO F     ADDFHX4        1  4.6    28    62    1815    (-,-) 
  I1_INST20/g75__9315/CO -       CI->CO F     ADDFHX4        1  4.6    28    62    1877    (-,-) 
  I1_INST21/g75__9945/CO -       CI->CO F     ADDFHX4        1  4.6    28    62    1940    (-,-) 
  I1_INST22/g75__2883/CO -       CI->CO F     ADDFHX4        1  4.6    28    62    2002    (-,-) 
  I1_INST23/g75__2346/CO -       CI->CO F     ADDFHX4        1  4.6    28    62    2065    (-,-) 
  I1_INST24/g75__1666/CO -       CI->CO F     ADDFHX4        1  4.6    28    62    2127    (-,-) 
  I1_INST25/g75__7410/CO -       CI->CO F     ADDFHX4        1  4.6    28    62    2190    (-,-) 
  I1_INST26/g75__6417/CO -       CI->CO F     ADDFHX4        1  4.6    28    62    2252    (-,-) 
  I1_INST27/g75__5477/CO -       CI->CO F     ADDFHX4        1  4.6    28    62    2315    (-,-) 
  I1_INST28/g75__2398/CO -       CI->CO F     ADDFHX4        1  4.6    28    62    2377    (-,-) 
  I1_INST29/g75__5107/CO -       CI->CO F     ADDFHX4        1  4.6    28    62    2440    (-,-) 
  I1_INST30/g75__6260/CO -       CI->CO F     ADDFHX4        1  4.3    27    62    2502    (-,-) 
  I1_INST31/g75__4319/S  -       CI->S  R     ADDFHX1        1  2.8    31    83    2585    (-,-) 
  g5330__8246/Y          -       A1N->Y R     OAI2BB1X4      2  6.1    29    50    2634    (-,-) 
  g5312__2883/Y          -       D->Y   F     NOR4BX4        1  1.9    23    14    2648    (-,-) 
  zero                   -       -      F     (port)         -    -     -     0    2649    (-,-) 
#------------------------------------------------------------------------------------------------



Path 2: MET (1866 ps) Late External Delay Assertion at pin Result[31]
           View: view_wcl_fast
          Group: VIR_CLK
     Startpoint: (F) B[0]
          Clock: (R) VIR_CLK
       Endpoint: (R) Result[31]
          Clock: (R) VIR_CLK

                     Capture       Launch     
        Clock Edge:+    5000            0     
        Drv Adjust:+       0            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    5000            0     
                                              
      Output Delay:-     500                  
     Required Time:=    4500                  
      Launch Clock:-       0                  
       Input Delay:-     500                  
         Data Path:-    2134                  
             Slack:=    1866                  

Exceptions/Constraints:
  input_delay              500             simple_alu_fast.sdc_line_3_159_1 
  output_delay             500             simple_alu_fast.sdc_line_4       

#------------------------------------------------------------------------------------------------
#     Timing Point       Flags    Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                              (fF)  (ps)  (ps)   (ps)  Location 
#------------------------------------------------------------------------------------------------
  B[0]                   -       -      F     (arrival)      3 18.2     0     0     500    (-,-) 
  g2__6260/Y             -       A->Y   F     XOR2X4         1  4.6    28    64     564    (-,-) 
  I1_INST0/g83__2398/CO  -       CI->CO F     ADDFHX4        1  4.6    28    63     627    (-,-) 
  I1_INST1/g75__5107/CO  -       CI->CO F     ADDFHX4        1  4.6    28    62     690    (-,-) 
  I1_INST2/g75__6260/CO  -       CI->CO F     ADDFHX4        1  4.6    28    62     752    (-,-) 
  I1_INST3/g75__4319/CO  -       CI->CO F     ADDFHX4        1  4.6    28    62     815    (-,-) 
  I1_INST4/g75__8428/CO  -       CI->CO F     ADDFHX4        1  4.6    28    62     877    (-,-) 
  I1_INST5/g75__5526/CO  -       CI->CO F     ADDFHX4        1  4.6    28    62     940    (-,-) 
  I1_INST6/g75__6783/CO  -       CI->CO F     ADDFHX4        1  4.6    28    62    1002    (-,-) 
  I1_INST7/g75__3680/CO  -       CI->CO F     ADDFHX4        1  4.6    28    62    1065    (-,-) 
  I1_INST8/g75__1617/CO  -       CI->CO F     ADDFHX4        1  4.6    28    62    1127    (-,-) 
  I1_INST9/g75__2802/CO  -       CI->CO F     ADDFHX4        1  4.6    28    62    1190    (-,-) 
  I1_INST10/g75__1705/CO -       CI->CO F     ADDFHX4        1  4.6    28    62    1252    (-,-) 
  I1_INST11/g75__5122/CO -       CI->CO F     ADDFHX4        1  4.6    28    62    1315    (-,-) 
  I1_INST12/g75__8246/CO -       CI->CO F     ADDFHX4        1  4.6    28    62    1377    (-,-) 
  I1_INST13/g75__7098/CO -       CI->CO F     ADDFHX4        1  4.6    28    62    1440    (-,-) 
  I1_INST14/g75__6131/CO -       CI->CO F     ADDFHX4        1  4.6    28    62    1502    (-,-) 
  I1_INST15/g75__1881/CO -       CI->CO F     ADDFHX4        1  4.6    28    62    1565    (-,-) 
  I1_INST16/g75__5115/CO -       CI->CO F     ADDFHX4        1  4.6    28    62    1627    (-,-) 
  I1_INST17/g75__7482/CO -       CI->CO F     ADDFHX4        1  4.6    28    62    1690    (-,-) 
  I1_INST18/g75__4733/CO -       CI->CO F     ADDFHX4        1  4.6    28    62    1752    (-,-) 
  I1_INST19/g75__6161/CO -       CI->CO F     ADDFHX4        1  4.6    28    62    1815    (-,-) 
  I1_INST20/g75__9315/CO -       CI->CO F     ADDFHX4        1  4.6    28    62    1877    (-,-) 
  I1_INST21/g75__9945/CO -       CI->CO F     ADDFHX4        1  4.6    28    62    1940    (-,-) 
  I1_INST22/g75__2883/CO -       CI->CO F     ADDFHX4        1  4.6    28    62    2002    (-,-) 
  I1_INST23/g75__2346/CO -       CI->CO F     ADDFHX4        1  4.6    28    62    2065    (-,-) 
  I1_INST24/g75__1666/CO -       CI->CO F     ADDFHX4        1  4.6    28    62    2127    (-,-) 
  I1_INST25/g75__7410/CO -       CI->CO F     ADDFHX4        1  4.6    28    62    2190    (-,-) 
  I1_INST26/g75__6417/CO -       CI->CO F     ADDFHX4        1  4.6    28    62    2252    (-,-) 
  I1_INST27/g75__5477/CO -       CI->CO F     ADDFHX4        1  4.6    28    62    2315    (-,-) 
  I1_INST28/g75__2398/CO -       CI->CO F     ADDFHX4        1  4.6    28    62    2377    (-,-) 
  I1_INST29/g75__5107/CO -       CI->CO F     ADDFHX4        1  4.6    28    62    2440    (-,-) 
  I1_INST30/g75__6260/CO -       CI->CO F     ADDFHX4        1  4.3    27    62    2502    (-,-) 
  I1_INST31/g75__4319/S  -       CI->S  R     ADDFHX1        1  2.8    31    83    2585    (-,-) 
  g5330__8246/Y          -       A1N->Y R     OAI2BB1X4      2  6.1    29    50    2634    (-,-) 
  Result[31]             -       -      R     (port)         -    -     -     0    2634    (-,-) 
#------------------------------------------------------------------------------------------------



Path 3: MET (1906 ps) Late External Delay Assertion at pin Result[30]
           View: view_wcl_fast
          Group: VIR_CLK
     Startpoint: (F) B[0]
          Clock: (R) VIR_CLK
       Endpoint: (R) Result[30]
          Clock: (R) VIR_CLK

                     Capture       Launch     
        Clock Edge:+    5000            0     
        Drv Adjust:+       0            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    5000            0     
                                              
      Output Delay:-     500                  
     Required Time:=    4500                  
      Launch Clock:-       0                  
       Input Delay:-     500                  
         Data Path:-    2094                  
             Slack:=    1906                  

Exceptions/Constraints:
  input_delay              500             simple_alu_fast.sdc_line_3_159_1 
  output_delay             500             simple_alu_fast.sdc_line_4_161_1 

#------------------------------------------------------------------------------------------------
#     Timing Point       Flags    Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                              (fF)  (ps)  (ps)   (ps)  Location 
#------------------------------------------------------------------------------------------------
  B[0]                   -       -      F     (arrival)      3 18.2     0     0     500    (-,-) 
  g2__6260/Y             -       A->Y   F     XOR2X4         1  4.6    28    64     564    (-,-) 
  I1_INST0/g83__2398/CO  -       CI->CO F     ADDFHX4        1  4.6    28    63     627    (-,-) 
  I1_INST1/g75__5107/CO  -       CI->CO F     ADDFHX4        1  4.6    28    62     690    (-,-) 
  I1_INST2/g75__6260/CO  -       CI->CO F     ADDFHX4        1  4.6    28    62     752    (-,-) 
  I1_INST3/g75__4319/CO  -       CI->CO F     ADDFHX4        1  4.6    28    62     815    (-,-) 
  I1_INST4/g75__8428/CO  -       CI->CO F     ADDFHX4        1  4.6    28    62     877    (-,-) 
  I1_INST5/g75__5526/CO  -       CI->CO F     ADDFHX4        1  4.6    28    62     940    (-,-) 
  I1_INST6/g75__6783/CO  -       CI->CO F     ADDFHX4        1  4.6    28    62    1002    (-,-) 
  I1_INST7/g75__3680/CO  -       CI->CO F     ADDFHX4        1  4.6    28    62    1065    (-,-) 
  I1_INST8/g75__1617/CO  -       CI->CO F     ADDFHX4        1  4.6    28    62    1127    (-,-) 
  I1_INST9/g75__2802/CO  -       CI->CO F     ADDFHX4        1  4.6    28    62    1190    (-,-) 
  I1_INST10/g75__1705/CO -       CI->CO F     ADDFHX4        1  4.6    28    62    1252    (-,-) 
  I1_INST11/g75__5122/CO -       CI->CO F     ADDFHX4        1  4.6    28    62    1315    (-,-) 
  I1_INST12/g75__8246/CO -       CI->CO F     ADDFHX4        1  4.6    28    62    1377    (-,-) 
  I1_INST13/g75__7098/CO -       CI->CO F     ADDFHX4        1  4.6    28    62    1440    (-,-) 
  I1_INST14/g75__6131/CO -       CI->CO F     ADDFHX4        1  4.6    28    62    1502    (-,-) 
  I1_INST15/g75__1881/CO -       CI->CO F     ADDFHX4        1  4.6    28    62    1565    (-,-) 
  I1_INST16/g75__5115/CO -       CI->CO F     ADDFHX4        1  4.6    28    62    1627    (-,-) 
  I1_INST17/g75__7482/CO -       CI->CO F     ADDFHX4        1  4.6    28    62    1690    (-,-) 
  I1_INST18/g75__4733/CO -       CI->CO F     ADDFHX4        1  4.6    28    62    1752    (-,-) 
  I1_INST19/g75__6161/CO -       CI->CO F     ADDFHX4        1  4.6    28    62    1815    (-,-) 
  I1_INST20/g75__9315/CO -       CI->CO F     ADDFHX4        1  4.6    28    62    1877    (-,-) 
  I1_INST21/g75__9945/CO -       CI->CO F     ADDFHX4        1  4.6    28    62    1940    (-,-) 
  I1_INST22/g75__2883/CO -       CI->CO F     ADDFHX4        1  4.6    28    62    2002    (-,-) 
  I1_INST23/g75__2346/CO -       CI->CO F     ADDFHX4        1  4.6    28    62    2065    (-,-) 
  I1_INST24/g75__1666/CO -       CI->CO F     ADDFHX4        1  4.6    28    62    2127    (-,-) 
  I1_INST25/g75__7410/CO -       CI->CO F     ADDFHX4        1  4.6    28    62    2190    (-,-) 
  I1_INST26/g75__6417/CO -       CI->CO F     ADDFHX4        1  4.6    28    62    2252    (-,-) 
  I1_INST27/g75__5477/CO -       CI->CO F     ADDFHX4        1  4.6    28    62    2315    (-,-) 
  I1_INST28/g75__2398/CO -       CI->CO F     ADDFHX4        1  4.6    28    62    2377    (-,-) 
  I1_INST29/g75__5107/CO -       CI->CO F     ADDFHX4        1  4.6    28    62    2440    (-,-) 
  I1_INST30/g75__6260/S  -       CI->S  R     ADDFHX4        1  2.8    26   106    2545    (-,-) 
  g5342__1666/Y          -       A1N->Y R     OAI2BB1X4      2  6.0    29    48    2594    (-,-) 
  Result[30]             -       -      R     (port)         -    -     -     0    2594    (-,-) 
#------------------------------------------------------------------------------------------------



Path 4: MET (1942 ps) Late External Delay Assertion at pin Cout
           View: view_wcl_fast
          Group: VIR_CLK
     Startpoint: (F) B[0]
          Clock: (R) VIR_CLK
       Endpoint: (F) Cout
          Clock: (R) VIR_CLK

                     Capture       Launch     
        Clock Edge:+    5000            0     
        Drv Adjust:+       0            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    5000            0     
                                              
      Output Delay:-     500                  
     Required Time:=    4500                  
      Launch Clock:-       0                  
       Input Delay:-     500                  
         Data Path:-    2058                  
             Slack:=    1942                  

Exceptions/Constraints:
  input_delay              500             simple_alu_fast.sdc_line_3_159_1 
  output_delay             500             simple_alu_fast.sdc_line_4_193_1 

#------------------------------------------------------------------------------------------------
#     Timing Point       Flags    Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                              (fF)  (ps)  (ps)   (ps)  Location 
#------------------------------------------------------------------------------------------------
  B[0]                   -       -      F     (arrival)      3 18.2     0     0     500    (-,-) 
  g2__6260/Y             -       A->Y   F     XOR2X4         1  4.6    28    64     564    (-,-) 
  I1_INST0/g83__2398/CO  -       CI->CO F     ADDFHX4        1  4.6    28    63     627    (-,-) 
  I1_INST1/g75__5107/CO  -       CI->CO F     ADDFHX4        1  4.6    28    62     690    (-,-) 
  I1_INST2/g75__6260/CO  -       CI->CO F     ADDFHX4        1  4.6    28    62     752    (-,-) 
  I1_INST3/g75__4319/CO  -       CI->CO F     ADDFHX4        1  4.6    28    62     815    (-,-) 
  I1_INST4/g75__8428/CO  -       CI->CO F     ADDFHX4        1  4.6    28    62     877    (-,-) 
  I1_INST5/g75__5526/CO  -       CI->CO F     ADDFHX4        1  4.6    28    62     940    (-,-) 
  I1_INST6/g75__6783/CO  -       CI->CO F     ADDFHX4        1  4.6    28    62    1002    (-,-) 
  I1_INST7/g75__3680/CO  -       CI->CO F     ADDFHX4        1  4.6    28    62    1065    (-,-) 
  I1_INST8/g75__1617/CO  -       CI->CO F     ADDFHX4        1  4.6    28    62    1127    (-,-) 
  I1_INST9/g75__2802/CO  -       CI->CO F     ADDFHX4        1  4.6    28    62    1190    (-,-) 
  I1_INST10/g75__1705/CO -       CI->CO F     ADDFHX4        1  4.6    28    62    1252    (-,-) 
  I1_INST11/g75__5122/CO -       CI->CO F     ADDFHX4        1  4.6    28    62    1315    (-,-) 
  I1_INST12/g75__8246/CO -       CI->CO F     ADDFHX4        1  4.6    28    62    1377    (-,-) 
  I1_INST13/g75__7098/CO -       CI->CO F     ADDFHX4        1  4.6    28    62    1440    (-,-) 
  I1_INST14/g75__6131/CO -       CI->CO F     ADDFHX4        1  4.6    28    62    1502    (-,-) 
  I1_INST15/g75__1881/CO -       CI->CO F     ADDFHX4        1  4.6    28    62    1565    (-,-) 
  I1_INST16/g75__5115/CO -       CI->CO F     ADDFHX4        1  4.6    28    62    1627    (-,-) 
  I1_INST17/g75__7482/CO -       CI->CO F     ADDFHX4        1  4.6    28    62    1690    (-,-) 
  I1_INST18/g75__4733/CO -       CI->CO F     ADDFHX4        1  4.6    28    62    1752    (-,-) 
  I1_INST19/g75__6161/CO -       CI->CO F     ADDFHX4        1  4.6    28    62    1815    (-,-) 
  I1_INST20/g75__9315/CO -       CI->CO F     ADDFHX4        1  4.6    28    62    1877    (-,-) 
  I1_INST21/g75__9945/CO -       CI->CO F     ADDFHX4        1  4.6    28    62    1940    (-,-) 
  I1_INST22/g75__2883/CO -       CI->CO F     ADDFHX4        1  4.6    28    62    2002    (-,-) 
  I1_INST23/g75__2346/CO -       CI->CO F     ADDFHX4        1  4.6    28    62    2065    (-,-) 
  I1_INST24/g75__1666/CO -       CI->CO F     ADDFHX4        1  4.6    28    62    2127    (-,-) 
  I1_INST25/g75__7410/CO -       CI->CO F     ADDFHX4        1  4.6    28    62    2190    (-,-) 
  I1_INST26/g75__6417/CO -       CI->CO F     ADDFHX4        1  4.6    28    62    2252    (-,-) 
  I1_INST27/g75__5477/CO -       CI->CO F     ADDFHX4        1  4.6    28    62    2315    (-,-) 
  I1_INST28/g75__2398/CO -       CI->CO F     ADDFHX4        1  4.6    28    62    2377    (-,-) 
  I1_INST29/g75__5107/CO -       CI->CO F     ADDFHX4        1  4.6    28    62    2440    (-,-) 
  I1_INST30/g75__6260/CO -       CI->CO F     ADDFHX4        1  4.3    27    62    2502    (-,-) 
  I1_INST31/g75__4319/CO -       CI->CO F     ADDFHX1        1  1.9    28    56    2558    (-,-) 
  Cout                   -       -      F     (port)         -    -     -     0    2558    (-,-) 
#------------------------------------------------------------------------------------------------



Path 5: MET (1969 ps) Late External Delay Assertion at pin Result[29]
           View: view_wcl_fast
          Group: VIR_CLK
     Startpoint: (F) B[0]
          Clock: (R) VIR_CLK
       Endpoint: (R) Result[29]
          Clock: (R) VIR_CLK

                     Capture       Launch     
        Clock Edge:+    5000            0     
        Drv Adjust:+       0            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    5000            0     
                                              
      Output Delay:-     500                  
     Required Time:=    4500                  
      Launch Clock:-       0                  
       Input Delay:-     500                  
         Data Path:-    2031                  
             Slack:=    1969                  

Exceptions/Constraints:
  input_delay              500             simple_alu_fast.sdc_line_3_159_1 
  output_delay             500             simple_alu_fast.sdc_line_4_162_1 

#------------------------------------------------------------------------------------------------
#     Timing Point       Flags    Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                              (fF)  (ps)  (ps)   (ps)  Location 
#------------------------------------------------------------------------------------------------
  B[0]                   -       -      F     (arrival)      3 18.2     0     0     500    (-,-) 
  g2__6260/Y             -       A->Y   F     XOR2X4         1  4.6    28    64     564    (-,-) 
  I1_INST0/g83__2398/CO  -       CI->CO F     ADDFHX4        1  4.6    28    63     627    (-,-) 
  I1_INST1/g75__5107/CO  -       CI->CO F     ADDFHX4        1  4.6    28    62     690    (-,-) 
  I1_INST2/g75__6260/CO  -       CI->CO F     ADDFHX4        1  4.6    28    62     752    (-,-) 
  I1_INST3/g75__4319/CO  -       CI->CO F     ADDFHX4        1  4.6    28    62     815    (-,-) 
  I1_INST4/g75__8428/CO  -       CI->CO F     ADDFHX4        1  4.6    28    62     877    (-,-) 
  I1_INST5/g75__5526/CO  -       CI->CO F     ADDFHX4        1  4.6    28    62     940    (-,-) 
  I1_INST6/g75__6783/CO  -       CI->CO F     ADDFHX4        1  4.6    28    62    1002    (-,-) 
  I1_INST7/g75__3680/CO  -       CI->CO F     ADDFHX4        1  4.6    28    62    1065    (-,-) 
  I1_INST8/g75__1617/CO  -       CI->CO F     ADDFHX4        1  4.6    28    62    1127    (-,-) 
  I1_INST9/g75__2802/CO  -       CI->CO F     ADDFHX4        1  4.6    28    62    1190    (-,-) 
  I1_INST10/g75__1705/CO -       CI->CO F     ADDFHX4        1  4.6    28    62    1252    (-,-) 
  I1_INST11/g75__5122/CO -       CI->CO F     ADDFHX4        1  4.6    28    62    1315    (-,-) 
  I1_INST12/g75__8246/CO -       CI->CO F     ADDFHX4        1  4.6    28    62    1377    (-,-) 
  I1_INST13/g75__7098/CO -       CI->CO F     ADDFHX4        1  4.6    28    62    1440    (-,-) 
  I1_INST14/g75__6131/CO -       CI->CO F     ADDFHX4        1  4.6    28    62    1502    (-,-) 
  I1_INST15/g75__1881/CO -       CI->CO F     ADDFHX4        1  4.6    28    62    1565    (-,-) 
  I1_INST16/g75__5115/CO -       CI->CO F     ADDFHX4        1  4.6    28    62    1627    (-,-) 
  I1_INST17/g75__7482/CO -       CI->CO F     ADDFHX4        1  4.6    28    62    1690    (-,-) 
  I1_INST18/g75__4733/CO -       CI->CO F     ADDFHX4        1  4.6    28    62    1752    (-,-) 
  I1_INST19/g75__6161/CO -       CI->CO F     ADDFHX4        1  4.6    28    62    1815    (-,-) 
  I1_INST20/g75__9315/CO -       CI->CO F     ADDFHX4        1  4.6    28    62    1877    (-,-) 
  I1_INST21/g75__9945/CO -       CI->CO F     ADDFHX4        1  4.6    28    62    1940    (-,-) 
  I1_INST22/g75__2883/CO -       CI->CO F     ADDFHX4        1  4.6    28    62    2002    (-,-) 
  I1_INST23/g75__2346/CO -       CI->CO F     ADDFHX4        1  4.6    28    62    2065    (-,-) 
  I1_INST24/g75__1666/CO -       CI->CO F     ADDFHX4        1  4.6    28    62    2127    (-,-) 
  I1_INST25/g75__7410/CO -       CI->CO F     ADDFHX4        1  4.6    28    62    2190    (-,-) 
  I1_INST26/g75__6417/CO -       CI->CO F     ADDFHX4        1  4.6    28    62    2252    (-,-) 
  I1_INST27/g75__5477/CO -       CI->CO F     ADDFHX4        1  4.6    28    62    2315    (-,-) 
  I1_INST28/g75__2398/CO -       CI->CO F     ADDFHX4        1  4.6    28    62    2377    (-,-) 
  I1_INST29/g75__5107/S  -       CI->S  R     ADDFHX4        1  2.8    26   106    2483    (-,-) 
  g5343__7410/Y          -       A1N->Y R     OAI2BB1X4      2  6.0    29    48    2531    (-,-) 
  Result[29]             -       -      R     (port)         -    -     -     0    2531    (-,-) 
#------------------------------------------------------------------------------------------------



Path 6: MET (2029 ps) Late External Delay Assertion at pin Result[28]
           View: view_wcl_fast
          Group: VIR_CLK
     Startpoint: (F) B[0]
          Clock: (R) VIR_CLK
       Endpoint: (R) Result[28]
          Clock: (R) VIR_CLK

                     Capture       Launch     
        Clock Edge:+    5000            0     
        Drv Adjust:+       0            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    5000            0     
                                              
      Output Delay:-     500                  
     Required Time:=    4500                  
      Launch Clock:-       0                  
       Input Delay:-     500                  
         Data Path:-    1971                  
             Slack:=    2029                  

Exceptions/Constraints:
  input_delay              500             simple_alu_fast.sdc_line_3_159_1 
  output_delay             500             simple_alu_fast.sdc_line_4_163_1 

#------------------------------------------------------------------------------------------------
#     Timing Point       Flags    Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                              (fF)  (ps)  (ps)   (ps)  Location 
#------------------------------------------------------------------------------------------------
  B[0]                   -       -      F     (arrival)      3 18.2     0     0     500    (-,-) 
  g2__6260/Y             -       A->Y   F     XOR2X4         1  4.6    28    64     564    (-,-) 
  I1_INST0/g83__2398/CO  -       CI->CO F     ADDFHX4        1  4.6    28    63     627    (-,-) 
  I1_INST1/g75__5107/CO  -       CI->CO F     ADDFHX4        1  4.6    28    62     690    (-,-) 
  I1_INST2/g75__6260/CO  -       CI->CO F     ADDFHX4        1  4.6    28    62     752    (-,-) 
  I1_INST3/g75__4319/CO  -       CI->CO F     ADDFHX4        1  4.6    28    62     815    (-,-) 
  I1_INST4/g75__8428/CO  -       CI->CO F     ADDFHX4        1  4.6    28    62     877    (-,-) 
  I1_INST5/g75__5526/CO  -       CI->CO F     ADDFHX4        1  4.6    28    62     940    (-,-) 
  I1_INST6/g75__6783/CO  -       CI->CO F     ADDFHX4        1  4.6    28    62    1002    (-,-) 
  I1_INST7/g75__3680/CO  -       CI->CO F     ADDFHX4        1  4.6    28    62    1065    (-,-) 
  I1_INST8/g75__1617/CO  -       CI->CO F     ADDFHX4        1  4.6    28    62    1127    (-,-) 
  I1_INST9/g75__2802/CO  -       CI->CO F     ADDFHX4        1  4.6    28    62    1190    (-,-) 
  I1_INST10/g75__1705/CO -       CI->CO F     ADDFHX4        1  4.6    28    62    1252    (-,-) 
  I1_INST11/g75__5122/CO -       CI->CO F     ADDFHX4        1  4.6    28    62    1315    (-,-) 
  I1_INST12/g75__8246/CO -       CI->CO F     ADDFHX4        1  4.6    28    62    1377    (-,-) 
  I1_INST13/g75__7098/CO -       CI->CO F     ADDFHX4        1  4.6    28    62    1440    (-,-) 
  I1_INST14/g75__6131/CO -       CI->CO F     ADDFHX4        1  4.6    28    62    1502    (-,-) 
  I1_INST15/g75__1881/CO -       CI->CO F     ADDFHX4        1  4.6    28    62    1565    (-,-) 
  I1_INST16/g75__5115/CO -       CI->CO F     ADDFHX4        1  4.6    28    62    1627    (-,-) 
  I1_INST17/g75__7482/CO -       CI->CO F     ADDFHX4        1  4.6    28    62    1690    (-,-) 
  I1_INST18/g75__4733/CO -       CI->CO F     ADDFHX4        1  4.6    28    62    1752    (-,-) 
  I1_INST19/g75__6161/CO -       CI->CO F     ADDFHX4        1  4.6    28    62    1815    (-,-) 
  I1_INST20/g75__9315/CO -       CI->CO F     ADDFHX4        1  4.6    28    62    1877    (-,-) 
  I1_INST21/g75__9945/CO -       CI->CO F     ADDFHX4        1  4.6    28    62    1940    (-,-) 
  I1_INST22/g75__2883/CO -       CI->CO F     ADDFHX4        1  4.6    28    62    2002    (-,-) 
  I1_INST23/g75__2346/CO -       CI->CO F     ADDFHX4        1  4.6    28    62    2065    (-,-) 
  I1_INST24/g75__1666/CO -       CI->CO F     ADDFHX4        1  4.6    28    62    2127    (-,-) 
  I1_INST25/g75__7410/CO -       CI->CO F     ADDFHX4        1  4.6    28    62    2190    (-,-) 
  I1_INST26/g75__6417/CO -       CI->CO F     ADDFHX4        1  4.6    28    62    2252    (-,-) 
  I1_INST27/g75__5477/CO -       CI->CO F     ADDFHX4        1  4.6    28    62    2315    (-,-) 
  I1_INST28/g75__2398/S  -       CI->S  R     ADDFHX4        1  2.8    26   106    2420    (-,-) 
  g5333__1881/Y          -       A1N->Y R     OAI2BB1X4      2  9.0    34    51    2471    (-,-) 
  Result[28]             -       -      R     (port)         -    -     -     0    2471    (-,-) 
#------------------------------------------------------------------------------------------------



Path 7: MET (2091 ps) Late External Delay Assertion at pin Result[27]
           View: view_wcl_fast
          Group: VIR_CLK
     Startpoint: (F) B[0]
          Clock: (R) VIR_CLK
       Endpoint: (R) Result[27]
          Clock: (R) VIR_CLK

                     Capture       Launch     
        Clock Edge:+    5000            0     
        Drv Adjust:+       0            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    5000            0     
                                              
      Output Delay:-     500                  
     Required Time:=    4500                  
      Launch Clock:-       0                  
       Input Delay:-     500                  
         Data Path:-    1909                  
             Slack:=    2091                  

Exceptions/Constraints:
  input_delay              500             simple_alu_fast.sdc_line_3_159_1 
  output_delay             500             simple_alu_fast.sdc_line_4_164_1 

#------------------------------------------------------------------------------------------------
#     Timing Point       Flags    Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                              (fF)  (ps)  (ps)   (ps)  Location 
#------------------------------------------------------------------------------------------------
  B[0]                   -       -      F     (arrival)      3 18.2     0     0     500    (-,-) 
  g2__6260/Y             -       A->Y   F     XOR2X4         1  4.6    28    64     564    (-,-) 
  I1_INST0/g83__2398/CO  -       CI->CO F     ADDFHX4        1  4.6    28    63     627    (-,-) 
  I1_INST1/g75__5107/CO  -       CI->CO F     ADDFHX4        1  4.6    28    62     690    (-,-) 
  I1_INST2/g75__6260/CO  -       CI->CO F     ADDFHX4        1  4.6    28    62     752    (-,-) 
  I1_INST3/g75__4319/CO  -       CI->CO F     ADDFHX4        1  4.6    28    62     815    (-,-) 
  I1_INST4/g75__8428/CO  -       CI->CO F     ADDFHX4        1  4.6    28    62     877    (-,-) 
  I1_INST5/g75__5526/CO  -       CI->CO F     ADDFHX4        1  4.6    28    62     940    (-,-) 
  I1_INST6/g75__6783/CO  -       CI->CO F     ADDFHX4        1  4.6    28    62    1002    (-,-) 
  I1_INST7/g75__3680/CO  -       CI->CO F     ADDFHX4        1  4.6    28    62    1065    (-,-) 
  I1_INST8/g75__1617/CO  -       CI->CO F     ADDFHX4        1  4.6    28    62    1127    (-,-) 
  I1_INST9/g75__2802/CO  -       CI->CO F     ADDFHX4        1  4.6    28    62    1190    (-,-) 
  I1_INST10/g75__1705/CO -       CI->CO F     ADDFHX4        1  4.6    28    62    1252    (-,-) 
  I1_INST11/g75__5122/CO -       CI->CO F     ADDFHX4        1  4.6    28    62    1315    (-,-) 
  I1_INST12/g75__8246/CO -       CI->CO F     ADDFHX4        1  4.6    28    62    1377    (-,-) 
  I1_INST13/g75__7098/CO -       CI->CO F     ADDFHX4        1  4.6    28    62    1440    (-,-) 
  I1_INST14/g75__6131/CO -       CI->CO F     ADDFHX4        1  4.6    28    62    1502    (-,-) 
  I1_INST15/g75__1881/CO -       CI->CO F     ADDFHX4        1  4.6    28    62    1565    (-,-) 
  I1_INST16/g75__5115/CO -       CI->CO F     ADDFHX4        1  4.6    28    62    1627    (-,-) 
  I1_INST17/g75__7482/CO -       CI->CO F     ADDFHX4        1  4.6    28    62    1690    (-,-) 
  I1_INST18/g75__4733/CO -       CI->CO F     ADDFHX4        1  4.6    28    62    1752    (-,-) 
  I1_INST19/g75__6161/CO -       CI->CO F     ADDFHX4        1  4.6    28    62    1815    (-,-) 
  I1_INST20/g75__9315/CO -       CI->CO F     ADDFHX4        1  4.6    28    62    1877    (-,-) 
  I1_INST21/g75__9945/CO -       CI->CO F     ADDFHX4        1  4.6    28    62    1940    (-,-) 
  I1_INST22/g75__2883/CO -       CI->CO F     ADDFHX4        1  4.6    28    62    2002    (-,-) 
  I1_INST23/g75__2346/CO -       CI->CO F     ADDFHX4        1  4.6    28    62    2065    (-,-) 
  I1_INST24/g75__1666/CO -       CI->CO F     ADDFHX4        1  4.6    28    62    2127    (-,-) 
  I1_INST25/g75__7410/CO -       CI->CO F     ADDFHX4        1  4.6    28    62    2190    (-,-) 
  I1_INST26/g75__6417/CO -       CI->CO F     ADDFHX4        1  4.6    28    62    2252    (-,-) 
  I1_INST27/g75__5477/S  -       CI->S  R     ADDFHX4        1  2.8    26   106    2358    (-,-) 
  g5336__4733/Y          -       A1N->Y R     OAI2BB1X4      2  9.0    34    51    2409    (-,-) 
  Result[27]             -       -      R     (port)         -    -     -     0    2409    (-,-) 
#------------------------------------------------------------------------------------------------



Path 8: MET (2154 ps) Late External Delay Assertion at pin Result[26]
           View: view_wcl_fast
          Group: VIR_CLK
     Startpoint: (F) B[0]
          Clock: (R) VIR_CLK
       Endpoint: (R) Result[26]
          Clock: (R) VIR_CLK

                     Capture       Launch     
        Clock Edge:+    5000            0     
        Drv Adjust:+       0            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    5000            0     
                                              
      Output Delay:-     500                  
     Required Time:=    4500                  
      Launch Clock:-       0                  
       Input Delay:-     500                  
         Data Path:-    1846                  
             Slack:=    2154                  

Exceptions/Constraints:
  input_delay              500             simple_alu_fast.sdc_line_3_159_1 
  output_delay             500             simple_alu_fast.sdc_line_4_165_1 

#------------------------------------------------------------------------------------------------
#     Timing Point       Flags    Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                              (fF)  (ps)  (ps)   (ps)  Location 
#------------------------------------------------------------------------------------------------
  B[0]                   -       -      F     (arrival)      3 18.2     0     0     500    (-,-) 
  g2__6260/Y             -       A->Y   F     XOR2X4         1  4.6    28    64     564    (-,-) 
  I1_INST0/g83__2398/CO  -       CI->CO F     ADDFHX4        1  4.6    28    63     627    (-,-) 
  I1_INST1/g75__5107/CO  -       CI->CO F     ADDFHX4        1  4.6    28    62     690    (-,-) 
  I1_INST2/g75__6260/CO  -       CI->CO F     ADDFHX4        1  4.6    28    62     752    (-,-) 
  I1_INST3/g75__4319/CO  -       CI->CO F     ADDFHX4        1  4.6    28    62     815    (-,-) 
  I1_INST4/g75__8428/CO  -       CI->CO F     ADDFHX4        1  4.6    28    62     877    (-,-) 
  I1_INST5/g75__5526/CO  -       CI->CO F     ADDFHX4        1  4.6    28    62     940    (-,-) 
  I1_INST6/g75__6783/CO  -       CI->CO F     ADDFHX4        1  4.6    28    62    1002    (-,-) 
  I1_INST7/g75__3680/CO  -       CI->CO F     ADDFHX4        1  4.6    28    62    1065    (-,-) 
  I1_INST8/g75__1617/CO  -       CI->CO F     ADDFHX4        1  4.6    28    62    1127    (-,-) 
  I1_INST9/g75__2802/CO  -       CI->CO F     ADDFHX4        1  4.6    28    62    1190    (-,-) 
  I1_INST10/g75__1705/CO -       CI->CO F     ADDFHX4        1  4.6    28    62    1252    (-,-) 
  I1_INST11/g75__5122/CO -       CI->CO F     ADDFHX4        1  4.6    28    62    1315    (-,-) 
  I1_INST12/g75__8246/CO -       CI->CO F     ADDFHX4        1  4.6    28    62    1377    (-,-) 
  I1_INST13/g75__7098/CO -       CI->CO F     ADDFHX4        1  4.6    28    62    1440    (-,-) 
  I1_INST14/g75__6131/CO -       CI->CO F     ADDFHX4        1  4.6    28    62    1502    (-,-) 
  I1_INST15/g75__1881/CO -       CI->CO F     ADDFHX4        1  4.6    28    62    1565    (-,-) 
  I1_INST16/g75__5115/CO -       CI->CO F     ADDFHX4        1  4.6    28    62    1627    (-,-) 
  I1_INST17/g75__7482/CO -       CI->CO F     ADDFHX4        1  4.6    28    62    1690    (-,-) 
  I1_INST18/g75__4733/CO -       CI->CO F     ADDFHX4        1  4.6    28    62    1752    (-,-) 
  I1_INST19/g75__6161/CO -       CI->CO F     ADDFHX4        1  4.6    28    62    1815    (-,-) 
  I1_INST20/g75__9315/CO -       CI->CO F     ADDFHX4        1  4.6    28    62    1877    (-,-) 
  I1_INST21/g75__9945/CO -       CI->CO F     ADDFHX4        1  4.6    28    62    1940    (-,-) 
  I1_INST22/g75__2883/CO -       CI->CO F     ADDFHX4        1  4.6    28    62    2002    (-,-) 
  I1_INST23/g75__2346/CO -       CI->CO F     ADDFHX4        1  4.6    28    62    2065    (-,-) 
  I1_INST24/g75__1666/CO -       CI->CO F     ADDFHX4        1  4.6    28    62    2127    (-,-) 
  I1_INST25/g75__7410/CO -       CI->CO F     ADDFHX4        1  4.6    28    62    2190    (-,-) 
  I1_INST26/g75__6417/S  -       CI->S  R     ADDFHX4        1  2.8    26   106    2295    (-,-) 
  g5346__2398/Y          -       A1N->Y R     OAI2BB1X4      2  8.7    33    50    2346    (-,-) 
  Result[26]             -       -      R     (port)         -    -     -     0    2346    (-,-) 
#------------------------------------------------------------------------------------------------



Path 9: MET (2220 ps) Late External Delay Assertion at pin Result[25]
           View: view_wcl_fast
          Group: VIR_CLK
     Startpoint: (F) B[0]
          Clock: (R) VIR_CLK
       Endpoint: (R) Result[25]
          Clock: (R) VIR_CLK

                     Capture       Launch     
        Clock Edge:+    5000            0     
        Drv Adjust:+       0            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    5000            0     
                                              
      Output Delay:-     500                  
     Required Time:=    4500                  
      Launch Clock:-       0                  
       Input Delay:-     500                  
         Data Path:-    1780                  
             Slack:=    2220                  

Exceptions/Constraints:
  input_delay              500             simple_alu_fast.sdc_line_3_159_1 
  output_delay             500             simple_alu_fast.sdc_line_4_166_1 

#------------------------------------------------------------------------------------------------
#     Timing Point       Flags    Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                              (fF)  (ps)  (ps)   (ps)  Location 
#------------------------------------------------------------------------------------------------
  B[0]                   -       -      F     (arrival)      3 18.2     0     0     500    (-,-) 
  g2__6260/Y             -       A->Y   F     XOR2X4         1  4.6    28    64     564    (-,-) 
  I1_INST0/g83__2398/CO  -       CI->CO F     ADDFHX4        1  4.6    28    63     627    (-,-) 
  I1_INST1/g75__5107/CO  -       CI->CO F     ADDFHX4        1  4.6    28    62     690    (-,-) 
  I1_INST2/g75__6260/CO  -       CI->CO F     ADDFHX4        1  4.6    28    62     752    (-,-) 
  I1_INST3/g75__4319/CO  -       CI->CO F     ADDFHX4        1  4.6    28    62     815    (-,-) 
  I1_INST4/g75__8428/CO  -       CI->CO F     ADDFHX4        1  4.6    28    62     877    (-,-) 
  I1_INST5/g75__5526/CO  -       CI->CO F     ADDFHX4        1  4.6    28    62     940    (-,-) 
  I1_INST6/g75__6783/CO  -       CI->CO F     ADDFHX4        1  4.6    28    62    1002    (-,-) 
  I1_INST7/g75__3680/CO  -       CI->CO F     ADDFHX4        1  4.6    28    62    1065    (-,-) 
  I1_INST8/g75__1617/CO  -       CI->CO F     ADDFHX4        1  4.6    28    62    1127    (-,-) 
  I1_INST9/g75__2802/CO  -       CI->CO F     ADDFHX4        1  4.6    28    62    1190    (-,-) 
  I1_INST10/g75__1705/CO -       CI->CO F     ADDFHX4        1  4.6    28    62    1252    (-,-) 
  I1_INST11/g75__5122/CO -       CI->CO F     ADDFHX4        1  4.6    28    62    1315    (-,-) 
  I1_INST12/g75__8246/CO -       CI->CO F     ADDFHX4        1  4.6    28    62    1377    (-,-) 
  I1_INST13/g75__7098/CO -       CI->CO F     ADDFHX4        1  4.6    28    62    1440    (-,-) 
  I1_INST14/g75__6131/CO -       CI->CO F     ADDFHX4        1  4.6    28    62    1502    (-,-) 
  I1_INST15/g75__1881/CO -       CI->CO F     ADDFHX4        1  4.6    28    62    1565    (-,-) 
  I1_INST16/g75__5115/CO -       CI->CO F     ADDFHX4        1  4.6    28    62    1627    (-,-) 
  I1_INST17/g75__7482/CO -       CI->CO F     ADDFHX4        1  4.6    28    62    1690    (-,-) 
  I1_INST18/g75__4733/CO -       CI->CO F     ADDFHX4        1  4.6    28    62    1752    (-,-) 
  I1_INST19/g75__6161/CO -       CI->CO F     ADDFHX4        1  4.6    28    62    1815    (-,-) 
  I1_INST20/g75__9315/CO -       CI->CO F     ADDFHX4        1  4.6    28    62    1877    (-,-) 
  I1_INST21/g75__9945/CO -       CI->CO F     ADDFHX4        1  4.6    28    62    1940    (-,-) 
  I1_INST22/g75__2883/CO -       CI->CO F     ADDFHX4        1  4.6    28    62    2002    (-,-) 
  I1_INST23/g75__2346/CO -       CI->CO F     ADDFHX4        1  4.6    28    62    2065    (-,-) 
  I1_INST24/g75__1666/CO -       CI->CO F     ADDFHX4        1  4.6    28    62    2127    (-,-) 
  I1_INST25/g75__7410/S  -       CI->S  R     ADDFHX4        1  2.8    26   106    2233    (-,-) 
  g5335__7482/Y          -       A1N->Y R     OAI2BB1X4      2  4.6    27    47    2280    (-,-) 
  Result[25]             -       -      R     (port)         -    -     -     0    2280    (-,-) 
#------------------------------------------------------------------------------------------------



Path 10: MET (2282 ps) Late External Delay Assertion at pin Result[24]
           View: view_wcl_fast
          Group: VIR_CLK
     Startpoint: (F) B[0]
          Clock: (R) VIR_CLK
       Endpoint: (R) Result[24]
          Clock: (R) VIR_CLK

                     Capture       Launch     
        Clock Edge:+    5000            0     
        Drv Adjust:+       0            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    5000            0     
                                              
      Output Delay:-     500                  
     Required Time:=    4500                  
      Launch Clock:-       0                  
       Input Delay:-     500                  
         Data Path:-    1718                  
             Slack:=    2282                  

Exceptions/Constraints:
  input_delay              500             simple_alu_fast.sdc_line_3_159_1 
  output_delay             500             simple_alu_fast.sdc_line_4_167_1 

#------------------------------------------------------------------------------------------------
#     Timing Point       Flags    Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                              (fF)  (ps)  (ps)   (ps)  Location 
#------------------------------------------------------------------------------------------------
  B[0]                   -       -      F     (arrival)      3 18.2     0     0     500    (-,-) 
  g2__6260/Y             -       A->Y   F     XOR2X4         1  4.6    28    64     564    (-,-) 
  I1_INST0/g83__2398/CO  -       CI->CO F     ADDFHX4        1  4.6    28    63     627    (-,-) 
  I1_INST1/g75__5107/CO  -       CI->CO F     ADDFHX4        1  4.6    28    62     690    (-,-) 
  I1_INST2/g75__6260/CO  -       CI->CO F     ADDFHX4        1  4.6    28    62     752    (-,-) 
  I1_INST3/g75__4319/CO  -       CI->CO F     ADDFHX4        1  4.6    28    62     815    (-,-) 
  I1_INST4/g75__8428/CO  -       CI->CO F     ADDFHX4        1  4.6    28    62     877    (-,-) 
  I1_INST5/g75__5526/CO  -       CI->CO F     ADDFHX4        1  4.6    28    62     940    (-,-) 
  I1_INST6/g75__6783/CO  -       CI->CO F     ADDFHX4        1  4.6    28    62    1002    (-,-) 
  I1_INST7/g75__3680/CO  -       CI->CO F     ADDFHX4        1  4.6    28    62    1065    (-,-) 
  I1_INST8/g75__1617/CO  -       CI->CO F     ADDFHX4        1  4.6    28    62    1127    (-,-) 
  I1_INST9/g75__2802/CO  -       CI->CO F     ADDFHX4        1  4.6    28    62    1190    (-,-) 
  I1_INST10/g75__1705/CO -       CI->CO F     ADDFHX4        1  4.6    28    62    1252    (-,-) 
  I1_INST11/g75__5122/CO -       CI->CO F     ADDFHX4        1  4.6    28    62    1315    (-,-) 
  I1_INST12/g75__8246/CO -       CI->CO F     ADDFHX4        1  4.6    28    62    1377    (-,-) 
  I1_INST13/g75__7098/CO -       CI->CO F     ADDFHX4        1  4.6    28    62    1440    (-,-) 
  I1_INST14/g75__6131/CO -       CI->CO F     ADDFHX4        1  4.6    28    62    1502    (-,-) 
  I1_INST15/g75__1881/CO -       CI->CO F     ADDFHX4        1  4.6    28    62    1565    (-,-) 
  I1_INST16/g75__5115/CO -       CI->CO F     ADDFHX4        1  4.6    28    62    1627    (-,-) 
  I1_INST17/g75__7482/CO -       CI->CO F     ADDFHX4        1  4.6    28    62    1690    (-,-) 
  I1_INST18/g75__4733/CO -       CI->CO F     ADDFHX4        1  4.6    28    62    1752    (-,-) 
  I1_INST19/g75__6161/CO -       CI->CO F     ADDFHX4        1  4.6    28    62    1815    (-,-) 
  I1_INST20/g75__9315/CO -       CI->CO F     ADDFHX4        1  4.6    28    62    1877    (-,-) 
  I1_INST21/g75__9945/CO -       CI->CO F     ADDFHX4        1  4.6    28    62    1940    (-,-) 
  I1_INST22/g75__2883/CO -       CI->CO F     ADDFHX4        1  4.6    28    62    2002    (-,-) 
  I1_INST23/g75__2346/CO -       CI->CO F     ADDFHX4        1  4.6    28    62    2065    (-,-) 
  I1_INST24/g75__1666/S  -       CI->S  R     ADDFHX4        1  2.8    26   106    2170    (-,-) 
  g5331__7098/Y          -       A1N->Y R     OAI2BB1X4      2  4.7    27    47    2218    (-,-) 
  Result[24]             -       -      R     (port)         -    -     -     0    2218    (-,-) 
#------------------------------------------------------------------------------------------------



Path 11: MET (2345 ps) Late External Delay Assertion at pin Result[23]
           View: view_wcl_fast
          Group: VIR_CLK
     Startpoint: (F) B[0]
          Clock: (R) VIR_CLK
       Endpoint: (R) Result[23]
          Clock: (R) VIR_CLK

                     Capture       Launch     
        Clock Edge:+    5000            0     
        Drv Adjust:+       0            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    5000            0     
                                              
      Output Delay:-     500                  
     Required Time:=    4500                  
      Launch Clock:-       0                  
       Input Delay:-     500                  
         Data Path:-    1655                  
             Slack:=    2345                  

Exceptions/Constraints:
  input_delay              500             simple_alu_fast.sdc_line_3_159_1 
  output_delay             500             simple_alu_fast.sdc_line_4_168_1 

#------------------------------------------------------------------------------------------------
#     Timing Point       Flags    Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                              (fF)  (ps)  (ps)   (ps)  Location 
#------------------------------------------------------------------------------------------------
  B[0]                   -       -      F     (arrival)      3 18.2     0     0     500    (-,-) 
  g2__6260/Y             -       A->Y   F     XOR2X4         1  4.6    28    64     564    (-,-) 
  I1_INST0/g83__2398/CO  -       CI->CO F     ADDFHX4        1  4.6    28    63     627    (-,-) 
  I1_INST1/g75__5107/CO  -       CI->CO F     ADDFHX4        1  4.6    28    62     690    (-,-) 
  I1_INST2/g75__6260/CO  -       CI->CO F     ADDFHX4        1  4.6    28    62     752    (-,-) 
  I1_INST3/g75__4319/CO  -       CI->CO F     ADDFHX4        1  4.6    28    62     815    (-,-) 
  I1_INST4/g75__8428/CO  -       CI->CO F     ADDFHX4        1  4.6    28    62     877    (-,-) 
  I1_INST5/g75__5526/CO  -       CI->CO F     ADDFHX4        1  4.6    28    62     940    (-,-) 
  I1_INST6/g75__6783/CO  -       CI->CO F     ADDFHX4        1  4.6    28    62    1002    (-,-) 
  I1_INST7/g75__3680/CO  -       CI->CO F     ADDFHX4        1  4.6    28    62    1065    (-,-) 
  I1_INST8/g75__1617/CO  -       CI->CO F     ADDFHX4        1  4.6    28    62    1127    (-,-) 
  I1_INST9/g75__2802/CO  -       CI->CO F     ADDFHX4        1  4.6    28    62    1190    (-,-) 
  I1_INST10/g75__1705/CO -       CI->CO F     ADDFHX4        1  4.6    28    62    1252    (-,-) 
  I1_INST11/g75__5122/CO -       CI->CO F     ADDFHX4        1  4.6    28    62    1315    (-,-) 
  I1_INST12/g75__8246/CO -       CI->CO F     ADDFHX4        1  4.6    28    62    1377    (-,-) 
  I1_INST13/g75__7098/CO -       CI->CO F     ADDFHX4        1  4.6    28    62    1440    (-,-) 
  I1_INST14/g75__6131/CO -       CI->CO F     ADDFHX4        1  4.6    28    62    1502    (-,-) 
  I1_INST15/g75__1881/CO -       CI->CO F     ADDFHX4        1  4.6    28    62    1565    (-,-) 
  I1_INST16/g75__5115/CO -       CI->CO F     ADDFHX4        1  4.6    28    62    1627    (-,-) 
  I1_INST17/g75__7482/CO -       CI->CO F     ADDFHX4        1  4.6    28    62    1690    (-,-) 
  I1_INST18/g75__4733/CO -       CI->CO F     ADDFHX4        1  4.6    28    62    1752    (-,-) 
  I1_INST19/g75__6161/CO -       CI->CO F     ADDFHX4        1  4.6    28    62    1815    (-,-) 
  I1_INST20/g75__9315/CO -       CI->CO F     ADDFHX4        1  4.6    28    62    1877    (-,-) 
  I1_INST21/g75__9945/CO -       CI->CO F     ADDFHX4        1  4.6    28    62    1940    (-,-) 
  I1_INST22/g75__2883/CO -       CI->CO F     ADDFHX4        1  4.6    28    62    2002    (-,-) 
  I1_INST23/g75__2346/S  -       CI->S  R     ADDFHX4        1  2.8    26   106    2108    (-,-) 
  g5337__6161/Y          -       A1N->Y R     OAI2BB1X4      2  4.9    27    47    2155    (-,-) 
  Result[23]             -       -      R     (port)         -    -     -     0    2155    (-,-) 
#------------------------------------------------------------------------------------------------



Path 12: MET (2407 ps) Late External Delay Assertion at pin Result[22]
           View: view_wcl_fast
          Group: VIR_CLK
     Startpoint: (F) B[0]
          Clock: (R) VIR_CLK
       Endpoint: (R) Result[22]
          Clock: (R) VIR_CLK

                     Capture       Launch     
        Clock Edge:+    5000            0     
        Drv Adjust:+       0            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    5000            0     
                                              
      Output Delay:-     500                  
     Required Time:=    4500                  
      Launch Clock:-       0                  
       Input Delay:-     500                  
         Data Path:-    1593                  
             Slack:=    2407                  

Exceptions/Constraints:
  input_delay              500             simple_alu_fast.sdc_line_3_159_1 
  output_delay             500             simple_alu_fast.sdc_line_4_169_1 

#------------------------------------------------------------------------------------------------
#     Timing Point       Flags    Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                              (fF)  (ps)  (ps)   (ps)  Location 
#------------------------------------------------------------------------------------------------
  B[0]                   -       -      F     (arrival)      3 18.2     0     0     500    (-,-) 
  g2__6260/Y             -       A->Y   F     XOR2X4         1  4.6    28    64     564    (-,-) 
  I1_INST0/g83__2398/CO  -       CI->CO F     ADDFHX4        1  4.6    28    63     627    (-,-) 
  I1_INST1/g75__5107/CO  -       CI->CO F     ADDFHX4        1  4.6    28    62     690    (-,-) 
  I1_INST2/g75__6260/CO  -       CI->CO F     ADDFHX4        1  4.6    28    62     752    (-,-) 
  I1_INST3/g75__4319/CO  -       CI->CO F     ADDFHX4        1  4.6    28    62     815    (-,-) 
  I1_INST4/g75__8428/CO  -       CI->CO F     ADDFHX4        1  4.6    28    62     877    (-,-) 
  I1_INST5/g75__5526/CO  -       CI->CO F     ADDFHX4        1  4.6    28    62     940    (-,-) 
  I1_INST6/g75__6783/CO  -       CI->CO F     ADDFHX4        1  4.6    28    62    1002    (-,-) 
  I1_INST7/g75__3680/CO  -       CI->CO F     ADDFHX4        1  4.6    28    62    1065    (-,-) 
  I1_INST8/g75__1617/CO  -       CI->CO F     ADDFHX4        1  4.6    28    62    1127    (-,-) 
  I1_INST9/g75__2802/CO  -       CI->CO F     ADDFHX4        1  4.6    28    62    1190    (-,-) 
  I1_INST10/g75__1705/CO -       CI->CO F     ADDFHX4        1  4.6    28    62    1252    (-,-) 
  I1_INST11/g75__5122/CO -       CI->CO F     ADDFHX4        1  4.6    28    62    1315    (-,-) 
  I1_INST12/g75__8246/CO -       CI->CO F     ADDFHX4        1  4.6    28    62    1377    (-,-) 
  I1_INST13/g75__7098/CO -       CI->CO F     ADDFHX4        1  4.6    28    62    1440    (-,-) 
  I1_INST14/g75__6131/CO -       CI->CO F     ADDFHX4        1  4.6    28    62    1502    (-,-) 
  I1_INST15/g75__1881/CO -       CI->CO F     ADDFHX4        1  4.6    28    62    1565    (-,-) 
  I1_INST16/g75__5115/CO -       CI->CO F     ADDFHX4        1  4.6    28    62    1627    (-,-) 
  I1_INST17/g75__7482/CO -       CI->CO F     ADDFHX4        1  4.6    28    62    1690    (-,-) 
  I1_INST18/g75__4733/CO -       CI->CO F     ADDFHX4        1  4.6    28    62    1752    (-,-) 
  I1_INST19/g75__6161/CO -       CI->CO F     ADDFHX4        1  4.6    28    62    1815    (-,-) 
  I1_INST20/g75__9315/CO -       CI->CO F     ADDFHX4        1  4.6    28    62    1877    (-,-) 
  I1_INST21/g75__9945/CO -       CI->CO F     ADDFHX4        1  4.6    28    62    1940    (-,-) 
  I1_INST22/g75__2883/S  -       CI->S  R     ADDFHX4        1  2.8    26   106    2045    (-,-) 
  g5340__2883/Y          -       A1N->Y R     OAI2BB1X4      2  4.6    27    47    2092    (-,-) 
  Result[22]             -       -      R     (port)         -    -     -     0    2093    (-,-) 
#------------------------------------------------------------------------------------------------



Path 13: MET (2470 ps) Late External Delay Assertion at pin Result[21]
           View: view_wcl_fast
          Group: VIR_CLK
     Startpoint: (F) B[0]
          Clock: (R) VIR_CLK
       Endpoint: (R) Result[21]
          Clock: (R) VIR_CLK

                     Capture       Launch     
        Clock Edge:+    5000            0     
        Drv Adjust:+       0            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    5000            0     
                                              
      Output Delay:-     500                  
     Required Time:=    4500                  
      Launch Clock:-       0                  
       Input Delay:-     500                  
         Data Path:-    1530                  
             Slack:=    2470                  

Exceptions/Constraints:
  input_delay              500             simple_alu_fast.sdc_line_3_159_1 
  output_delay             500             simple_alu_fast.sdc_line_4_170_1 

#------------------------------------------------------------------------------------------------
#     Timing Point       Flags    Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                              (fF)  (ps)  (ps)   (ps)  Location 
#------------------------------------------------------------------------------------------------
  B[0]                   -       -      F     (arrival)      3 18.2     0     0     500    (-,-) 
  g2__6260/Y             -       A->Y   F     XOR2X4         1  4.6    28    64     564    (-,-) 
  I1_INST0/g83__2398/CO  -       CI->CO F     ADDFHX4        1  4.6    28    63     627    (-,-) 
  I1_INST1/g75__5107/CO  -       CI->CO F     ADDFHX4        1  4.6    28    62     690    (-,-) 
  I1_INST2/g75__6260/CO  -       CI->CO F     ADDFHX4        1  4.6    28    62     752    (-,-) 
  I1_INST3/g75__4319/CO  -       CI->CO F     ADDFHX4        1  4.6    28    62     815    (-,-) 
  I1_INST4/g75__8428/CO  -       CI->CO F     ADDFHX4        1  4.6    28    62     877    (-,-) 
  I1_INST5/g75__5526/CO  -       CI->CO F     ADDFHX4        1  4.6    28    62     940    (-,-) 
  I1_INST6/g75__6783/CO  -       CI->CO F     ADDFHX4        1  4.6    28    62    1002    (-,-) 
  I1_INST7/g75__3680/CO  -       CI->CO F     ADDFHX4        1  4.6    28    62    1065    (-,-) 
  I1_INST8/g75__1617/CO  -       CI->CO F     ADDFHX4        1  4.6    28    62    1127    (-,-) 
  I1_INST9/g75__2802/CO  -       CI->CO F     ADDFHX4        1  4.6    28    62    1190    (-,-) 
  I1_INST10/g75__1705/CO -       CI->CO F     ADDFHX4        1  4.6    28    62    1252    (-,-) 
  I1_INST11/g75__5122/CO -       CI->CO F     ADDFHX4        1  4.6    28    62    1315    (-,-) 
  I1_INST12/g75__8246/CO -       CI->CO F     ADDFHX4        1  4.6    28    62    1377    (-,-) 
  I1_INST13/g75__7098/CO -       CI->CO F     ADDFHX4        1  4.6    28    62    1440    (-,-) 
  I1_INST14/g75__6131/CO -       CI->CO F     ADDFHX4        1  4.6    28    62    1502    (-,-) 
  I1_INST15/g75__1881/CO -       CI->CO F     ADDFHX4        1  4.6    28    62    1565    (-,-) 
  I1_INST16/g75__5115/CO -       CI->CO F     ADDFHX4        1  4.6    28    62    1627    (-,-) 
  I1_INST17/g75__7482/CO -       CI->CO F     ADDFHX4        1  4.6    28    62    1690    (-,-) 
  I1_INST18/g75__4733/CO -       CI->CO F     ADDFHX4        1  4.6    28    62    1752    (-,-) 
  I1_INST19/g75__6161/CO -       CI->CO F     ADDFHX4        1  4.6    28    62    1815    (-,-) 
  I1_INST20/g75__9315/CO -       CI->CO F     ADDFHX4        1  4.6    28    62    1877    (-,-) 
  I1_INST21/g75__9945/S  -       CI->S  R     ADDFHX4        1  2.8    26   106    1983    (-,-) 
  g5347__5107/Y          -       A1N->Y R     OAI2BB1X4      2  4.7    27    47    2030    (-,-) 
  Result[21]             -       -      R     (port)         -    -     -     0    2030    (-,-) 
#------------------------------------------------------------------------------------------------



Path 14: MET (2532 ps) Late External Delay Assertion at pin Result[20]
           View: view_wcl_fast
          Group: VIR_CLK
     Startpoint: (F) B[0]
          Clock: (R) VIR_CLK
       Endpoint: (R) Result[20]
          Clock: (R) VIR_CLK

                     Capture       Launch     
        Clock Edge:+    5000            0     
        Drv Adjust:+       0            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    5000            0     
                                              
      Output Delay:-     500                  
     Required Time:=    4500                  
      Launch Clock:-       0                  
       Input Delay:-     500                  
         Data Path:-    1468                  
             Slack:=    2532                  

Exceptions/Constraints:
  input_delay              500             simple_alu_fast.sdc_line_3_159_1 
  output_delay             500             simple_alu_fast.sdc_line_4_171_1 

#------------------------------------------------------------------------------------------------
#     Timing Point       Flags    Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                              (fF)  (ps)  (ps)   (ps)  Location 
#------------------------------------------------------------------------------------------------
  B[0]                   -       -      F     (arrival)      3 18.2     0     0     500    (-,-) 
  g2__6260/Y             -       A->Y   F     XOR2X4         1  4.6    28    64     564    (-,-) 
  I1_INST0/g83__2398/CO  -       CI->CO F     ADDFHX4        1  4.6    28    63     627    (-,-) 
  I1_INST1/g75__5107/CO  -       CI->CO F     ADDFHX4        1  4.6    28    62     690    (-,-) 
  I1_INST2/g75__6260/CO  -       CI->CO F     ADDFHX4        1  4.6    28    62     752    (-,-) 
  I1_INST3/g75__4319/CO  -       CI->CO F     ADDFHX4        1  4.6    28    62     815    (-,-) 
  I1_INST4/g75__8428/CO  -       CI->CO F     ADDFHX4        1  4.6    28    62     877    (-,-) 
  I1_INST5/g75__5526/CO  -       CI->CO F     ADDFHX4        1  4.6    28    62     940    (-,-) 
  I1_INST6/g75__6783/CO  -       CI->CO F     ADDFHX4        1  4.6    28    62    1002    (-,-) 
  I1_INST7/g75__3680/CO  -       CI->CO F     ADDFHX4        1  4.6    28    62    1065    (-,-) 
  I1_INST8/g75__1617/CO  -       CI->CO F     ADDFHX4        1  4.6    28    62    1127    (-,-) 
  I1_INST9/g75__2802/CO  -       CI->CO F     ADDFHX4        1  4.6    28    62    1190    (-,-) 
  I1_INST10/g75__1705/CO -       CI->CO F     ADDFHX4        1  4.6    28    62    1252    (-,-) 
  I1_INST11/g75__5122/CO -       CI->CO F     ADDFHX4        1  4.6    28    62    1315    (-,-) 
  I1_INST12/g75__8246/CO -       CI->CO F     ADDFHX4        1  4.6    28    62    1377    (-,-) 
  I1_INST13/g75__7098/CO -       CI->CO F     ADDFHX4        1  4.6    28    62    1440    (-,-) 
  I1_INST14/g75__6131/CO -       CI->CO F     ADDFHX4        1  4.6    28    62    1502    (-,-) 
  I1_INST15/g75__1881/CO -       CI->CO F     ADDFHX4        1  4.6    28    62    1565    (-,-) 
  I1_INST16/g75__5115/CO -       CI->CO F     ADDFHX4        1  4.6    28    62    1627    (-,-) 
  I1_INST17/g75__7482/CO -       CI->CO F     ADDFHX4        1  4.6    28    62    1690    (-,-) 
  I1_INST18/g75__4733/CO -       CI->CO F     ADDFHX4        1  4.6    28    62    1752    (-,-) 
  I1_INST19/g75__6161/CO -       CI->CO F     ADDFHX4        1  4.6    28    62    1815    (-,-) 
  I1_INST20/g75__9315/S  -       CI->S  R     ADDFHX4        1  2.8    26   106    1920    (-,-) 
  g5349__4319/Y          -       A1N->Y R     OAI2BB1X4      2  4.9    27    47    1968    (-,-) 
  Result[20]             -       -      R     (port)         -    -     -     0    1968    (-,-) 
#------------------------------------------------------------------------------------------------



Path 15: MET (2595 ps) Late External Delay Assertion at pin Result[19]
           View: view_wcl_fast
          Group: VIR_CLK
     Startpoint: (F) B[0]
          Clock: (R) VIR_CLK
       Endpoint: (R) Result[19]
          Clock: (R) VIR_CLK

                     Capture       Launch     
        Clock Edge:+    5000            0     
        Drv Adjust:+       0            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    5000            0     
                                              
      Output Delay:-     500                  
     Required Time:=    4500                  
      Launch Clock:-       0                  
       Input Delay:-     500                  
         Data Path:-    1405                  
             Slack:=    2595                  

Exceptions/Constraints:
  input_delay              500             simple_alu_fast.sdc_line_3_159_1 
  output_delay             500             simple_alu_fast.sdc_line_4_172_1 

#------------------------------------------------------------------------------------------------
#     Timing Point       Flags    Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                              (fF)  (ps)  (ps)   (ps)  Location 
#------------------------------------------------------------------------------------------------
  B[0]                   -       -      F     (arrival)      3 18.2     0     0     500    (-,-) 
  g2__6260/Y             -       A->Y   F     XOR2X4         1  4.6    28    64     564    (-,-) 
  I1_INST0/g83__2398/CO  -       CI->CO F     ADDFHX4        1  4.6    28    63     627    (-,-) 
  I1_INST1/g75__5107/CO  -       CI->CO F     ADDFHX4        1  4.6    28    62     690    (-,-) 
  I1_INST2/g75__6260/CO  -       CI->CO F     ADDFHX4        1  4.6    28    62     752    (-,-) 
  I1_INST3/g75__4319/CO  -       CI->CO F     ADDFHX4        1  4.6    28    62     815    (-,-) 
  I1_INST4/g75__8428/CO  -       CI->CO F     ADDFHX4        1  4.6    28    62     877    (-,-) 
  I1_INST5/g75__5526/CO  -       CI->CO F     ADDFHX4        1  4.6    28    62     940    (-,-) 
  I1_INST6/g75__6783/CO  -       CI->CO F     ADDFHX4        1  4.6    28    62    1002    (-,-) 
  I1_INST7/g75__3680/CO  -       CI->CO F     ADDFHX4        1  4.6    28    62    1065    (-,-) 
  I1_INST8/g75__1617/CO  -       CI->CO F     ADDFHX4        1  4.6    28    62    1127    (-,-) 
  I1_INST9/g75__2802/CO  -       CI->CO F     ADDFHX4        1  4.6    28    62    1190    (-,-) 
  I1_INST10/g75__1705/CO -       CI->CO F     ADDFHX4        1  4.6    28    62    1252    (-,-) 
  I1_INST11/g75__5122/CO -       CI->CO F     ADDFHX4        1  4.6    28    62    1315    (-,-) 
  I1_INST12/g75__8246/CO -       CI->CO F     ADDFHX4        1  4.6    28    62    1377    (-,-) 
  I1_INST13/g75__7098/CO -       CI->CO F     ADDFHX4        1  4.6    28    62    1440    (-,-) 
  I1_INST14/g75__6131/CO -       CI->CO F     ADDFHX4        1  4.6    28    62    1502    (-,-) 
  I1_INST15/g75__1881/CO -       CI->CO F     ADDFHX4        1  4.6    28    62    1565    (-,-) 
  I1_INST16/g75__5115/CO -       CI->CO F     ADDFHX4        1  4.6    28    62    1627    (-,-) 
  I1_INST17/g75__7482/CO -       CI->CO F     ADDFHX4        1  4.6    28    62    1690    (-,-) 
  I1_INST18/g75__4733/CO -       CI->CO F     ADDFHX4        1  4.6    28    62    1752    (-,-) 
  I1_INST19/g75__6161/S  -       CI->S  R     ADDFHX4        1  2.8    26   106    1858    (-,-) 
  g5352__6783/Y          -       A1N->Y R     OAI2BB1X4      2  4.6    27    47    1905    (-,-) 
  Result[19]             -       -      R     (port)         -    -     -     0    1905    (-,-) 
#------------------------------------------------------------------------------------------------



Path 16: MET (2657 ps) Late External Delay Assertion at pin Result[18]
           View: view_wcl_fast
          Group: VIR_CLK
     Startpoint: (F) B[0]
          Clock: (R) VIR_CLK
       Endpoint: (R) Result[18]
          Clock: (R) VIR_CLK

                     Capture       Launch     
        Clock Edge:+    5000            0     
        Drv Adjust:+       0            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    5000            0     
                                              
      Output Delay:-     500                  
     Required Time:=    4500                  
      Launch Clock:-       0                  
       Input Delay:-     500                  
         Data Path:-    1343                  
             Slack:=    2657                  

Exceptions/Constraints:
  input_delay              500             simple_alu_fast.sdc_line_3_159_1 
  output_delay             500             simple_alu_fast.sdc_line_4_173_1 

#------------------------------------------------------------------------------------------------
#     Timing Point       Flags    Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                              (fF)  (ps)  (ps)   (ps)  Location 
#------------------------------------------------------------------------------------------------
  B[0]                   -       -      F     (arrival)      3 18.2     0     0     500    (-,-) 
  g2__6260/Y             -       A->Y   F     XOR2X4         1  4.6    28    64     564    (-,-) 
  I1_INST0/g83__2398/CO  -       CI->CO F     ADDFHX4        1  4.6    28    63     627    (-,-) 
  I1_INST1/g75__5107/CO  -       CI->CO F     ADDFHX4        1  4.6    28    62     690    (-,-) 
  I1_INST2/g75__6260/CO  -       CI->CO F     ADDFHX4        1  4.6    28    62     752    (-,-) 
  I1_INST3/g75__4319/CO  -       CI->CO F     ADDFHX4        1  4.6    28    62     815    (-,-) 
  I1_INST4/g75__8428/CO  -       CI->CO F     ADDFHX4        1  4.6    28    62     877    (-,-) 
  I1_INST5/g75__5526/CO  -       CI->CO F     ADDFHX4        1  4.6    28    62     940    (-,-) 
  I1_INST6/g75__6783/CO  -       CI->CO F     ADDFHX4        1  4.6    28    62    1002    (-,-) 
  I1_INST7/g75__3680/CO  -       CI->CO F     ADDFHX4        1  4.6    28    62    1065    (-,-) 
  I1_INST8/g75__1617/CO  -       CI->CO F     ADDFHX4        1  4.6    28    62    1127    (-,-) 
  I1_INST9/g75__2802/CO  -       CI->CO F     ADDFHX4        1  4.6    28    62    1190    (-,-) 
  I1_INST10/g75__1705/CO -       CI->CO F     ADDFHX4        1  4.6    28    62    1252    (-,-) 
  I1_INST11/g75__5122/CO -       CI->CO F     ADDFHX4        1  4.6    28    62    1315    (-,-) 
  I1_INST12/g75__8246/CO -       CI->CO F     ADDFHX4        1  4.6    28    62    1377    (-,-) 
  I1_INST13/g75__7098/CO -       CI->CO F     ADDFHX4        1  4.6    28    62    1440    (-,-) 
  I1_INST14/g75__6131/CO -       CI->CO F     ADDFHX4        1  4.6    28    62    1502    (-,-) 
  I1_INST15/g75__1881/CO -       CI->CO F     ADDFHX4        1  4.6    28    62    1565    (-,-) 
  I1_INST16/g75__5115/CO -       CI->CO F     ADDFHX4        1  4.6    28    62    1627    (-,-) 
  I1_INST17/g75__7482/CO -       CI->CO F     ADDFHX4        1  4.6    28    62    1690    (-,-) 
  I1_INST18/g75__4733/S  -       CI->S  R     ADDFHX4        1  2.8    26   106    1795    (-,-) 
  g5326__1617/Y          -       A1N->Y R     OAI2BB1X4      2  4.7    27    47    1842    (-,-) 
  Result[18]             -       -      R     (port)         -    -     -     0    1843    (-,-) 
#------------------------------------------------------------------------------------------------



Path 17: MET (2720 ps) Late External Delay Assertion at pin Result[17]
           View: view_wcl_fast
          Group: VIR_CLK
     Startpoint: (F) B[0]
          Clock: (R) VIR_CLK
       Endpoint: (R) Result[17]
          Clock: (R) VIR_CLK

                     Capture       Launch     
        Clock Edge:+    5000            0     
        Drv Adjust:+       0            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    5000            0     
                                              
      Output Delay:-     500                  
     Required Time:=    4500                  
      Launch Clock:-       0                  
       Input Delay:-     500                  
         Data Path:-    1280                  
             Slack:=    2720                  

Exceptions/Constraints:
  input_delay              500             simple_alu_fast.sdc_line_3_159_1 
  output_delay             500             simple_alu_fast.sdc_line_4_174_1 

#------------------------------------------------------------------------------------------------
#     Timing Point       Flags    Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                              (fF)  (ps)  (ps)   (ps)  Location 
#------------------------------------------------------------------------------------------------
  B[0]                   -       -      F     (arrival)      3 18.2     0     0     500    (-,-) 
  g2__6260/Y             -       A->Y   F     XOR2X4         1  4.6    28    64     564    (-,-) 
  I1_INST0/g83__2398/CO  -       CI->CO F     ADDFHX4        1  4.6    28    63     627    (-,-) 
  I1_INST1/g75__5107/CO  -       CI->CO F     ADDFHX4        1  4.6    28    62     690    (-,-) 
  I1_INST2/g75__6260/CO  -       CI->CO F     ADDFHX4        1  4.6    28    62     752    (-,-) 
  I1_INST3/g75__4319/CO  -       CI->CO F     ADDFHX4        1  4.6    28    62     815    (-,-) 
  I1_INST4/g75__8428/CO  -       CI->CO F     ADDFHX4        1  4.6    28    62     877    (-,-) 
  I1_INST5/g75__5526/CO  -       CI->CO F     ADDFHX4        1  4.6    28    62     940    (-,-) 
  I1_INST6/g75__6783/CO  -       CI->CO F     ADDFHX4        1  4.6    28    62    1002    (-,-) 
  I1_INST7/g75__3680/CO  -       CI->CO F     ADDFHX4        1  4.6    28    62    1065    (-,-) 
  I1_INST8/g75__1617/CO  -       CI->CO F     ADDFHX4        1  4.6    28    62    1127    (-,-) 
  I1_INST9/g75__2802/CO  -       CI->CO F     ADDFHX4        1  4.6    28    62    1190    (-,-) 
  I1_INST10/g75__1705/CO -       CI->CO F     ADDFHX4        1  4.6    28    62    1252    (-,-) 
  I1_INST11/g75__5122/CO -       CI->CO F     ADDFHX4        1  4.6    28    62    1315    (-,-) 
  I1_INST12/g75__8246/CO -       CI->CO F     ADDFHX4        1  4.6    28    62    1377    (-,-) 
  I1_INST13/g75__7098/CO -       CI->CO F     ADDFHX4        1  4.6    28    62    1440    (-,-) 
  I1_INST14/g75__6131/CO -       CI->CO F     ADDFHX4        1  4.6    28    62    1502    (-,-) 
  I1_INST15/g75__1881/CO -       CI->CO F     ADDFHX4        1  4.6    28    62    1565    (-,-) 
  I1_INST16/g75__5115/CO -       CI->CO F     ADDFHX4        1  4.6    28    62    1627    (-,-) 
  I1_INST17/g75__7482/S  -       CI->S  R     ADDFHX4        1  2.8    26   106    1733    (-,-) 
  g5332__6131/Y          -       A1N->Y R     OAI2BB1X4      2  4.9    27    47    1780    (-,-) 
  Result[17]             -       -      R     (port)         -    -     -     0    1780    (-,-) 
#------------------------------------------------------------------------------------------------



Path 18: MET (2782 ps) Late External Delay Assertion at pin Result[16]
           View: view_wcl_fast
          Group: VIR_CLK
     Startpoint: (F) B[0]
          Clock: (R) VIR_CLK
       Endpoint: (R) Result[16]
          Clock: (R) VIR_CLK

                     Capture       Launch     
        Clock Edge:+    5000            0     
        Drv Adjust:+       0            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    5000            0     
                                              
      Output Delay:-     500                  
     Required Time:=    4500                  
      Launch Clock:-       0                  
       Input Delay:-     500                  
         Data Path:-    1218                  
             Slack:=    2782                  

Exceptions/Constraints:
  input_delay              500             simple_alu_fast.sdc_line_3_159_1 
  output_delay             500             simple_alu_fast.sdc_line_4_175_1 

#------------------------------------------------------------------------------------------------
#     Timing Point       Flags    Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                              (fF)  (ps)  (ps)   (ps)  Location 
#------------------------------------------------------------------------------------------------
  B[0]                   -       -      F     (arrival)      3 18.2     0     0     500    (-,-) 
  g2__6260/Y             -       A->Y   F     XOR2X4         1  4.6    28    64     564    (-,-) 
  I1_INST0/g83__2398/CO  -       CI->CO F     ADDFHX4        1  4.6    28    63     627    (-,-) 
  I1_INST1/g75__5107/CO  -       CI->CO F     ADDFHX4        1  4.6    28    62     690    (-,-) 
  I1_INST2/g75__6260/CO  -       CI->CO F     ADDFHX4        1  4.6    28    62     752    (-,-) 
  I1_INST3/g75__4319/CO  -       CI->CO F     ADDFHX4        1  4.6    28    62     815    (-,-) 
  I1_INST4/g75__8428/CO  -       CI->CO F     ADDFHX4        1  4.6    28    62     877    (-,-) 
  I1_INST5/g75__5526/CO  -       CI->CO F     ADDFHX4        1  4.6    28    62     940    (-,-) 
  I1_INST6/g75__6783/CO  -       CI->CO F     ADDFHX4        1  4.6    28    62    1002    (-,-) 
  I1_INST7/g75__3680/CO  -       CI->CO F     ADDFHX4        1  4.6    28    62    1065    (-,-) 
  I1_INST8/g75__1617/CO  -       CI->CO F     ADDFHX4        1  4.6    28    62    1127    (-,-) 
  I1_INST9/g75__2802/CO  -       CI->CO F     ADDFHX4        1  4.6    28    62    1190    (-,-) 
  I1_INST10/g75__1705/CO -       CI->CO F     ADDFHX4        1  4.6    28    62    1252    (-,-) 
  I1_INST11/g75__5122/CO -       CI->CO F     ADDFHX4        1  4.6    28    62    1315    (-,-) 
  I1_INST12/g75__8246/CO -       CI->CO F     ADDFHX4        1  4.6    28    62    1377    (-,-) 
  I1_INST13/g75__7098/CO -       CI->CO F     ADDFHX4        1  4.6    28    62    1440    (-,-) 
  I1_INST14/g75__6131/CO -       CI->CO F     ADDFHX4        1  4.6    28    62    1502    (-,-) 
  I1_INST15/g75__1881/CO -       CI->CO F     ADDFHX4        1  4.6    28    62    1565    (-,-) 
  I1_INST16/g75__5115/S  -       CI->S  R     ADDFHX4        1  2.8    26   106    1670    (-,-) 
  g5334__5115/Y          -       A1N->Y R     OAI2BB1X4      2  4.6    27    47    1718    (-,-) 
  Result[16]             -       -      R     (port)         -    -     -     0    1718    (-,-) 
#------------------------------------------------------------------------------------------------



Path 19: MET (2845 ps) Late External Delay Assertion at pin Result[15]
           View: view_wcl_fast
          Group: VIR_CLK
     Startpoint: (F) B[0]
          Clock: (R) VIR_CLK
       Endpoint: (R) Result[15]
          Clock: (R) VIR_CLK

                     Capture       Launch     
        Clock Edge:+    5000            0     
        Drv Adjust:+       0            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    5000            0     
                                              
      Output Delay:-     500                  
     Required Time:=    4500                  
      Launch Clock:-       0                  
       Input Delay:-     500                  
         Data Path:-    1155                  
             Slack:=    2845                  

Exceptions/Constraints:
  input_delay              500             simple_alu_fast.sdc_line_3_159_1 
  output_delay             500             simple_alu_fast.sdc_line_4_176_1 

#------------------------------------------------------------------------------------------------
#     Timing Point       Flags    Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                              (fF)  (ps)  (ps)   (ps)  Location 
#------------------------------------------------------------------------------------------------
  B[0]                   -       -      F     (arrival)      3 18.2     0     0     500    (-,-) 
  g2__6260/Y             -       A->Y   F     XOR2X4         1  4.6    28    64     564    (-,-) 
  I1_INST0/g83__2398/CO  -       CI->CO F     ADDFHX4        1  4.6    28    63     627    (-,-) 
  I1_INST1/g75__5107/CO  -       CI->CO F     ADDFHX4        1  4.6    28    62     690    (-,-) 
  I1_INST2/g75__6260/CO  -       CI->CO F     ADDFHX4        1  4.6    28    62     752    (-,-) 
  I1_INST3/g75__4319/CO  -       CI->CO F     ADDFHX4        1  4.6    28    62     815    (-,-) 
  I1_INST4/g75__8428/CO  -       CI->CO F     ADDFHX4        1  4.6    28    62     877    (-,-) 
  I1_INST5/g75__5526/CO  -       CI->CO F     ADDFHX4        1  4.6    28    62     940    (-,-) 
  I1_INST6/g75__6783/CO  -       CI->CO F     ADDFHX4        1  4.6    28    62    1002    (-,-) 
  I1_INST7/g75__3680/CO  -       CI->CO F     ADDFHX4        1  4.6    28    62    1065    (-,-) 
  I1_INST8/g75__1617/CO  -       CI->CO F     ADDFHX4        1  4.6    28    62    1127    (-,-) 
  I1_INST9/g75__2802/CO  -       CI->CO F     ADDFHX4        1  4.6    28    62    1190    (-,-) 
  I1_INST10/g75__1705/CO -       CI->CO F     ADDFHX4        1  4.6    28    62    1252    (-,-) 
  I1_INST11/g75__5122/CO -       CI->CO F     ADDFHX4        1  4.6    28    62    1315    (-,-) 
  I1_INST12/g75__8246/CO -       CI->CO F     ADDFHX4        1  4.6    28    62    1377    (-,-) 
  I1_INST13/g75__7098/CO -       CI->CO F     ADDFHX4        1  4.6    28    62    1440    (-,-) 
  I1_INST14/g75__6131/CO -       CI->CO F     ADDFHX4        1  4.6    28    62    1502    (-,-) 
  I1_INST15/g75__1881/S  -       CI->S  R     ADDFHX4        1  2.8    26   106    1608    (-,-) 
  g5323__5526/Y          -       A1N->Y R     OAI2BB1X4      2  4.7    27    47    1655    (-,-) 
  Result[15]             -       -      R     (port)         -    -     -     0    1655    (-,-) 
#------------------------------------------------------------------------------------------------



Path 20: MET (2907 ps) Late External Delay Assertion at pin Result[14]
           View: view_wcl_fast
          Group: VIR_CLK
     Startpoint: (F) B[0]
          Clock: (R) VIR_CLK
       Endpoint: (R) Result[14]
          Clock: (R) VIR_CLK

                     Capture       Launch     
        Clock Edge:+    5000            0     
        Drv Adjust:+       0            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    5000            0     
                                              
      Output Delay:-     500                  
     Required Time:=    4500                  
      Launch Clock:-       0                  
       Input Delay:-     500                  
         Data Path:-    1093                  
             Slack:=    2907                  

Exceptions/Constraints:
  input_delay              500             simple_alu_fast.sdc_line_3_159_1 
  output_delay             500             simple_alu_fast.sdc_line_4_177_1 

#------------------------------------------------------------------------------------------------
#     Timing Point       Flags    Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                              (fF)  (ps)  (ps)   (ps)  Location 
#------------------------------------------------------------------------------------------------
  B[0]                   -       -      F     (arrival)      3 18.2     0     0     500    (-,-) 
  g2__6260/Y             -       A->Y   F     XOR2X4         1  4.6    28    64     564    (-,-) 
  I1_INST0/g83__2398/CO  -       CI->CO F     ADDFHX4        1  4.6    28    63     627    (-,-) 
  I1_INST1/g75__5107/CO  -       CI->CO F     ADDFHX4        1  4.6    28    62     690    (-,-) 
  I1_INST2/g75__6260/CO  -       CI->CO F     ADDFHX4        1  4.6    28    62     752    (-,-) 
  I1_INST3/g75__4319/CO  -       CI->CO F     ADDFHX4        1  4.6    28    62     815    (-,-) 
  I1_INST4/g75__8428/CO  -       CI->CO F     ADDFHX4        1  4.6    28    62     877    (-,-) 
  I1_INST5/g75__5526/CO  -       CI->CO F     ADDFHX4        1  4.6    28    62     940    (-,-) 
  I1_INST6/g75__6783/CO  -       CI->CO F     ADDFHX4        1  4.6    28    62    1002    (-,-) 
  I1_INST7/g75__3680/CO  -       CI->CO F     ADDFHX4        1  4.6    28    62    1065    (-,-) 
  I1_INST8/g75__1617/CO  -       CI->CO F     ADDFHX4        1  4.6    28    62    1127    (-,-) 
  I1_INST9/g75__2802/CO  -       CI->CO F     ADDFHX4        1  4.6    28    62    1190    (-,-) 
  I1_INST10/g75__1705/CO -       CI->CO F     ADDFHX4        1  4.6    28    62    1252    (-,-) 
  I1_INST11/g75__5122/CO -       CI->CO F     ADDFHX4        1  4.6    28    62    1315    (-,-) 
  I1_INST12/g75__8246/CO -       CI->CO F     ADDFHX4        1  4.6    28    62    1377    (-,-) 
  I1_INST13/g75__7098/CO -       CI->CO F     ADDFHX4        1  4.6    28    62    1440    (-,-) 
  I1_INST14/g75__6131/S  -       CI->S  R     ADDFHX4        1  2.8    26   106    1545    (-,-) 
  g5354__1617/Y          -       A1N->Y R     OAI2BB1X4      2  4.9    27    47    1593    (-,-) 
  Result[14]             -       -      R     (port)         -    -     -     0    1593    (-,-) 
#------------------------------------------------------------------------------------------------



Path 21: MET (2970 ps) Late External Delay Assertion at pin Result[13]
           View: view_wcl_fast
          Group: VIR_CLK
     Startpoint: (F) B[0]
          Clock: (R) VIR_CLK
       Endpoint: (R) Result[13]
          Clock: (R) VIR_CLK

                     Capture       Launch     
        Clock Edge:+    5000            0     
        Drv Adjust:+       0            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    5000            0     
                                              
      Output Delay:-     500                  
     Required Time:=    4500                  
      Launch Clock:-       0                  
       Input Delay:-     500                  
         Data Path:-    1030                  
             Slack:=    2970                  

Exceptions/Constraints:
  input_delay              500             simple_alu_fast.sdc_line_3_159_1 
  output_delay             500             simple_alu_fast.sdc_line_4_178_1 

#------------------------------------------------------------------------------------------------
#     Timing Point       Flags    Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                              (fF)  (ps)  (ps)   (ps)  Location 
#------------------------------------------------------------------------------------------------
  B[0]                   -       -      F     (arrival)      3 18.2     0     0     500    (-,-) 
  g2__6260/Y             -       A->Y   F     XOR2X4         1  4.6    28    64     564    (-,-) 
  I1_INST0/g83__2398/CO  -       CI->CO F     ADDFHX4        1  4.6    28    63     627    (-,-) 
  I1_INST1/g75__5107/CO  -       CI->CO F     ADDFHX4        1  4.6    28    62     690    (-,-) 
  I1_INST2/g75__6260/CO  -       CI->CO F     ADDFHX4        1  4.6    28    62     752    (-,-) 
  I1_INST3/g75__4319/CO  -       CI->CO F     ADDFHX4        1  4.6    28    62     815    (-,-) 
  I1_INST4/g75__8428/CO  -       CI->CO F     ADDFHX4        1  4.6    28    62     877    (-,-) 
  I1_INST5/g75__5526/CO  -       CI->CO F     ADDFHX4        1  4.6    28    62     940    (-,-) 
  I1_INST6/g75__6783/CO  -       CI->CO F     ADDFHX4        1  4.6    28    62    1002    (-,-) 
  I1_INST7/g75__3680/CO  -       CI->CO F     ADDFHX4        1  4.6    28    62    1065    (-,-) 
  I1_INST8/g75__1617/CO  -       CI->CO F     ADDFHX4        1  4.6    28    62    1127    (-,-) 
  I1_INST9/g75__2802/CO  -       CI->CO F     ADDFHX4        1  4.6    28    62    1190    (-,-) 
  I1_INST10/g75__1705/CO -       CI->CO F     ADDFHX4        1  4.6    28    62    1252    (-,-) 
  I1_INST11/g75__5122/CO -       CI->CO F     ADDFHX4        1  4.6    28    62    1315    (-,-) 
  I1_INST12/g75__8246/CO -       CI->CO F     ADDFHX4        1  4.6    28    62    1377    (-,-) 
  I1_INST13/g75__7098/S  -       CI->S  R     ADDFHX4        1  2.8    26   106    1483    (-,-) 
  g5341__2346/Y          -       A1N->Y R     OAI2BB1X4      2  4.6    27    47    1530    (-,-) 
  Result[13]             -       -      R     (port)         -    -     -     0    1530    (-,-) 
#------------------------------------------------------------------------------------------------



Path 22: MET (3032 ps) Late External Delay Assertion at pin Result[12]
           View: view_wcl_fast
          Group: VIR_CLK
     Startpoint: (F) B[0]
          Clock: (R) VIR_CLK
       Endpoint: (R) Result[12]
          Clock: (R) VIR_CLK

                     Capture       Launch     
        Clock Edge:+    5000            0     
        Drv Adjust:+       0            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    5000            0     
                                              
      Output Delay:-     500                  
     Required Time:=    4500                  
      Launch Clock:-       0                  
       Input Delay:-     500                  
         Data Path:-     968                  
             Slack:=    3032                  

Exceptions/Constraints:
  input_delay              500             simple_alu_fast.sdc_line_3_159_1 
  output_delay             500             simple_alu_fast.sdc_line_4_179_1 

#------------------------------------------------------------------------------------------------
#     Timing Point       Flags    Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                              (fF)  (ps)  (ps)   (ps)  Location 
#------------------------------------------------------------------------------------------------
  B[0]                   -       -      F     (arrival)      3 18.2     0     0     500    (-,-) 
  g2__6260/Y             -       A->Y   F     XOR2X4         1  4.6    28    64     564    (-,-) 
  I1_INST0/g83__2398/CO  -       CI->CO F     ADDFHX4        1  4.6    28    63     627    (-,-) 
  I1_INST1/g75__5107/CO  -       CI->CO F     ADDFHX4        1  4.6    28    62     690    (-,-) 
  I1_INST2/g75__6260/CO  -       CI->CO F     ADDFHX4        1  4.6    28    62     752    (-,-) 
  I1_INST3/g75__4319/CO  -       CI->CO F     ADDFHX4        1  4.6    28    62     815    (-,-) 
  I1_INST4/g75__8428/CO  -       CI->CO F     ADDFHX4        1  4.6    28    62     877    (-,-) 
  I1_INST5/g75__5526/CO  -       CI->CO F     ADDFHX4        1  4.6    28    62     940    (-,-) 
  I1_INST6/g75__6783/CO  -       CI->CO F     ADDFHX4        1  4.6    28    62    1002    (-,-) 
  I1_INST7/g75__3680/CO  -       CI->CO F     ADDFHX4        1  4.6    28    62    1065    (-,-) 
  I1_INST8/g75__1617/CO  -       CI->CO F     ADDFHX4        1  4.6    28    62    1127    (-,-) 
  I1_INST9/g75__2802/CO  -       CI->CO F     ADDFHX4        1  4.6    28    62    1190    (-,-) 
  I1_INST10/g75__1705/CO -       CI->CO F     ADDFHX4        1  4.6    28    62    1252    (-,-) 
  I1_INST11/g75__5122/CO -       CI->CO F     ADDFHX4        1  4.6    28    62    1315    (-,-) 
  I1_INST12/g75__8246/S  -       CI->S  R     ADDFHX4        1  2.8    26   106    1420    (-,-) 
  g5344__6417/Y          -       A1N->Y R     OAI2BB1X4      2  4.7    27    47    1468    (-,-) 
  Result[12]             -       -      R     (port)         -    -     -     0    1468    (-,-) 
#------------------------------------------------------------------------------------------------



Path 23: MET (3095 ps) Late External Delay Assertion at pin Result[11]
           View: view_wcl_fast
          Group: VIR_CLK
     Startpoint: (F) B[0]
          Clock: (R) VIR_CLK
       Endpoint: (R) Result[11]
          Clock: (R) VIR_CLK

                     Capture       Launch     
        Clock Edge:+    5000            0     
        Drv Adjust:+       0            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    5000            0     
                                              
      Output Delay:-     500                  
     Required Time:=    4500                  
      Launch Clock:-       0                  
       Input Delay:-     500                  
         Data Path:-     905                  
             Slack:=    3095                  

Exceptions/Constraints:
  input_delay              500             simple_alu_fast.sdc_line_3_159_1 
  output_delay             500             simple_alu_fast.sdc_line_4_180_1 

#------------------------------------------------------------------------------------------------
#     Timing Point       Flags    Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                              (fF)  (ps)  (ps)   (ps)  Location 
#------------------------------------------------------------------------------------------------
  B[0]                   -       -      F     (arrival)      3 18.2     0     0     500    (-,-) 
  g2__6260/Y             -       A->Y   F     XOR2X4         1  4.6    28    64     564    (-,-) 
  I1_INST0/g83__2398/CO  -       CI->CO F     ADDFHX4        1  4.6    28    63     627    (-,-) 
  I1_INST1/g75__5107/CO  -       CI->CO F     ADDFHX4        1  4.6    28    62     690    (-,-) 
  I1_INST2/g75__6260/CO  -       CI->CO F     ADDFHX4        1  4.6    28    62     752    (-,-) 
  I1_INST3/g75__4319/CO  -       CI->CO F     ADDFHX4        1  4.6    28    62     815    (-,-) 
  I1_INST4/g75__8428/CO  -       CI->CO F     ADDFHX4        1  4.6    28    62     877    (-,-) 
  I1_INST5/g75__5526/CO  -       CI->CO F     ADDFHX4        1  4.6    28    62     940    (-,-) 
  I1_INST6/g75__6783/CO  -       CI->CO F     ADDFHX4        1  4.6    28    62    1002    (-,-) 
  I1_INST7/g75__3680/CO  -       CI->CO F     ADDFHX4        1  4.6    28    62    1065    (-,-) 
  I1_INST8/g75__1617/CO  -       CI->CO F     ADDFHX4        1  4.6    28    62    1127    (-,-) 
  I1_INST9/g75__2802/CO  -       CI->CO F     ADDFHX4        1  4.6    28    62    1190    (-,-) 
  I1_INST10/g75__1705/CO -       CI->CO F     ADDFHX4        1  4.6    28    62    1252    (-,-) 
  I1_INST11/g75__5122/S  -       CI->S  R     ADDFHX4        1  2.8    26   106    1358    (-,-) 
  g5345__5477/Y          -       A1N->Y R     OAI2BB1X4      2  4.9    27    47    1405    (-,-) 
  Result[11]             -       -      R     (port)         -    -     -     0    1405    (-,-) 
#------------------------------------------------------------------------------------------------



Path 24: MET (3157 ps) Late External Delay Assertion at pin Result[10]
           View: view_wcl_fast
          Group: VIR_CLK
     Startpoint: (F) B[0]
          Clock: (R) VIR_CLK
       Endpoint: (R) Result[10]
          Clock: (R) VIR_CLK

                     Capture       Launch     
        Clock Edge:+    5000            0     
        Drv Adjust:+       0            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    5000            0     
                                              
      Output Delay:-     500                  
     Required Time:=    4500                  
      Launch Clock:-       0                  
       Input Delay:-     500                  
         Data Path:-     843                  
             Slack:=    3157                  

Exceptions/Constraints:
  input_delay              500             simple_alu_fast.sdc_line_3_159_1 
  output_delay             500             simple_alu_fast.sdc_line_4_181_1 

#-----------------------------------------------------------------------------------------------
#     Timing Point      Flags    Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                             (fF)  (ps)  (ps)   (ps)  Location 
#-----------------------------------------------------------------------------------------------
  B[0]                  -       -      F     (arrival)      3 18.2     0     0     500    (-,-) 
  g2__6260/Y            -       A->Y   F     XOR2X4         1  4.6    28    64     564    (-,-) 
  I1_INST0/g83__2398/CO -       CI->CO F     ADDFHX4        1  4.6    28    63     627    (-,-) 
  I1_INST1/g75__5107/CO -       CI->CO F     ADDFHX4        1  4.6    28    62     690    (-,-) 
  I1_INST2/g75__6260/CO -       CI->CO F     ADDFHX4        1  4.6    28    62     752    (-,-) 
  I1_INST3/g75__4319/CO -       CI->CO F     ADDFHX4        1  4.6    28    62     815    (-,-) 
  I1_INST4/g75__8428/CO -       CI->CO F     ADDFHX4        1  4.6    28    62     877    (-,-) 
  I1_INST5/g75__5526/CO -       CI->CO F     ADDFHX4        1  4.6    28    62     940    (-,-) 
  I1_INST6/g75__6783/CO -       CI->CO F     ADDFHX4        1  4.6    28    62    1002    (-,-) 
  I1_INST7/g75__3680/CO -       CI->CO F     ADDFHX4        1  4.6    28    62    1065    (-,-) 
  I1_INST8/g75__1617/CO -       CI->CO F     ADDFHX4        1  4.6    28    62    1127    (-,-) 
  I1_INST9/g75__2802/CO -       CI->CO F     ADDFHX4        1  4.6    28    62    1190    (-,-) 
  I1_INST10/g75__1705/S -       CI->S  R     ADDFHX4        1  2.8    26   106    1295    (-,-) 
  g5348__6260/Y         -       A1N->Y R     OAI2BB1X4      2  4.6    27    47    1342    (-,-) 
  Result[10]            -       -      R     (port)         -    -     -     0    1343    (-,-) 
#-----------------------------------------------------------------------------------------------



Path 25: MET (3220 ps) Late External Delay Assertion at pin Result[9]
           View: view_wcl_fast
          Group: VIR_CLK
     Startpoint: (F) B[0]
          Clock: (R) VIR_CLK
       Endpoint: (R) Result[9]
          Clock: (R) VIR_CLK

                     Capture       Launch     
        Clock Edge:+    5000            0     
        Drv Adjust:+       0            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    5000            0     
                                              
      Output Delay:-     500                  
     Required Time:=    4500                  
      Launch Clock:-       0                  
       Input Delay:-     500                  
         Data Path:-     780                  
             Slack:=    3220                  

Exceptions/Constraints:
  input_delay              500             simple_alu_fast.sdc_line_3_159_1 
  output_delay             500             simple_alu_fast.sdc_line_4_182_1 

#-----------------------------------------------------------------------------------------------
#     Timing Point      Flags    Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                             (fF)  (ps)  (ps)   (ps)  Location 
#-----------------------------------------------------------------------------------------------
  B[0]                  -       -      F     (arrival)      3 18.2     0     0     500    (-,-) 
  g2__6260/Y            -       A->Y   F     XOR2X4         1  4.6    28    64     564    (-,-) 
  I1_INST0/g83__2398/CO -       CI->CO F     ADDFHX4        1  4.6    28    63     627    (-,-) 
  I1_INST1/g75__5107/CO -       CI->CO F     ADDFHX4        1  4.6    28    62     690    (-,-) 
  I1_INST2/g75__6260/CO -       CI->CO F     ADDFHX4        1  4.6    28    62     752    (-,-) 
  I1_INST3/g75__4319/CO -       CI->CO F     ADDFHX4        1  4.6    28    62     815    (-,-) 
  I1_INST4/g75__8428/CO -       CI->CO F     ADDFHX4        1  4.6    28    62     877    (-,-) 
  I1_INST5/g75__5526/CO -       CI->CO F     ADDFHX4        1  4.6    28    62     940    (-,-) 
  I1_INST6/g75__6783/CO -       CI->CO F     ADDFHX4        1  4.6    28    62    1002    (-,-) 
  I1_INST7/g75__3680/CO -       CI->CO F     ADDFHX4        1  4.6    28    62    1065    (-,-) 
  I1_INST8/g75__1617/CO -       CI->CO F     ADDFHX4        1  4.6    28    62    1127    (-,-) 
  I1_INST9/g75__2802/S  -       CI->S  R     ADDFHX4        1  2.8    26   106    1233    (-,-) 
  g5350__8428/Y         -       A1N->Y R     OAI2BB1X4      2  4.7    27    47    1280    (-,-) 
  Result[9]             -       -      R     (port)         -    -     -     0    1280    (-,-) 
#-----------------------------------------------------------------------------------------------



Path 26: MET (3282 ps) Late External Delay Assertion at pin Result[8]
           View: view_wcl_fast
          Group: VIR_CLK
     Startpoint: (F) B[0]
          Clock: (R) VIR_CLK
       Endpoint: (R) Result[8]
          Clock: (R) VIR_CLK

                     Capture       Launch     
        Clock Edge:+    5000            0     
        Drv Adjust:+       0            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    5000            0     
                                              
      Output Delay:-     500                  
     Required Time:=    4500                  
      Launch Clock:-       0                  
       Input Delay:-     500                  
         Data Path:-     718                  
             Slack:=    3282                  

Exceptions/Constraints:
  input_delay              500             simple_alu_fast.sdc_line_3_159_1 
  output_delay             500             simple_alu_fast.sdc_line_4_183_1 

#-----------------------------------------------------------------------------------------------
#     Timing Point      Flags    Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                             (fF)  (ps)  (ps)   (ps)  Location 
#-----------------------------------------------------------------------------------------------
  B[0]                  -       -      F     (arrival)      3 18.2     0     0     500    (-,-) 
  g2__6260/Y            -       A->Y   F     XOR2X4         1  4.6    28    64     564    (-,-) 
  I1_INST0/g83__2398/CO -       CI->CO F     ADDFHX4        1  4.6    28    63     627    (-,-) 
  I1_INST1/g75__5107/CO -       CI->CO F     ADDFHX4        1  4.6    28    62     690    (-,-) 
  I1_INST2/g75__6260/CO -       CI->CO F     ADDFHX4        1  4.6    28    62     752    (-,-) 
  I1_INST3/g75__4319/CO -       CI->CO F     ADDFHX4        1  4.6    28    62     815    (-,-) 
  I1_INST4/g75__8428/CO -       CI->CO F     ADDFHX4        1  4.6    28    62     877    (-,-) 
  I1_INST5/g75__5526/CO -       CI->CO F     ADDFHX4        1  4.6    28    62     940    (-,-) 
  I1_INST6/g75__6783/CO -       CI->CO F     ADDFHX4        1  4.6    28    62    1002    (-,-) 
  I1_INST7/g75__3680/CO -       CI->CO F     ADDFHX4        1  4.6    28    62    1065    (-,-) 
  I1_INST8/g75__1617/S  -       CI->S  R     ADDFHX4        1  2.8    26   106    1170    (-,-) 
  g5351__5526/Y         -       A1N->Y R     OAI2BB1X4      2  4.9    27    47    1218    (-,-) 
  Result[8]             -       -      R     (port)         -    -     -     0    1218    (-,-) 
#-----------------------------------------------------------------------------------------------



Path 27: MET (3345 ps) Late External Delay Assertion at pin Result[7]
           View: view_wcl_fast
          Group: VIR_CLK
     Startpoint: (F) B[0]
          Clock: (R) VIR_CLK
       Endpoint: (R) Result[7]
          Clock: (R) VIR_CLK

                     Capture       Launch     
        Clock Edge:+    5000            0     
        Drv Adjust:+       0            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    5000            0     
                                              
      Output Delay:-     500                  
     Required Time:=    4500                  
      Launch Clock:-       0                  
       Input Delay:-     500                  
         Data Path:-     655                  
             Slack:=    3345                  

Exceptions/Constraints:
  input_delay              500             simple_alu_fast.sdc_line_3_159_1 
  output_delay             500             simple_alu_fast.sdc_line_4_184_1 

#-----------------------------------------------------------------------------------------------
#     Timing Point      Flags    Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                             (fF)  (ps)  (ps)   (ps)  Location 
#-----------------------------------------------------------------------------------------------
  B[0]                  -       -      F     (arrival)      3 18.2     0     0     500    (-,-) 
  g2__6260/Y            -       A->Y   F     XOR2X4         1  4.6    28    64     564    (-,-) 
  I1_INST0/g83__2398/CO -       CI->CO F     ADDFHX4        1  4.6    28    63     627    (-,-) 
  I1_INST1/g75__5107/CO -       CI->CO F     ADDFHX4        1  4.6    28    62     690    (-,-) 
  I1_INST2/g75__6260/CO -       CI->CO F     ADDFHX4        1  4.6    28    62     752    (-,-) 
  I1_INST3/g75__4319/CO -       CI->CO F     ADDFHX4        1  4.6    28    62     815    (-,-) 
  I1_INST4/g75__8428/CO -       CI->CO F     ADDFHX4        1  4.6    28    62     877    (-,-) 
  I1_INST5/g75__5526/CO -       CI->CO F     ADDFHX4        1  4.6    28    62     940    (-,-) 
  I1_INST6/g75__6783/CO -       CI->CO F     ADDFHX4        1  4.6    28    62    1002    (-,-) 
  I1_INST7/g75__3680/S  -       CI->S  R     ADDFHX4        1  2.8    26   106    1108    (-,-) 
  g5353__3680/Y         -       A1N->Y R     OAI2BB1X4      2  4.6    27    47    1155    (-,-) 
  Result[7]             -       -      R     (port)         -    -     -     0    1155    (-,-) 
#-----------------------------------------------------------------------------------------------



Path 28: MET (3407 ps) Late External Delay Assertion at pin Result[6]
           View: view_wcl_fast
          Group: VIR_CLK
     Startpoint: (F) B[0]
          Clock: (R) VIR_CLK
       Endpoint: (R) Result[6]
          Clock: (R) VIR_CLK

                     Capture       Launch     
        Clock Edge:+    5000            0     
        Drv Adjust:+       0            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    5000            0     
                                              
      Output Delay:-     500                  
     Required Time:=    4500                  
      Launch Clock:-       0                  
       Input Delay:-     500                  
         Data Path:-     593                  
             Slack:=    3407                  

Exceptions/Constraints:
  input_delay              500             simple_alu_fast.sdc_line_3_159_1 
  output_delay             500             simple_alu_fast.sdc_line_4_185_1 

#-----------------------------------------------------------------------------------------------
#     Timing Point      Flags    Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                             (fF)  (ps)  (ps)   (ps)  Location 
#-----------------------------------------------------------------------------------------------
  B[0]                  -       -      F     (arrival)      3 18.2     0     0     500    (-,-) 
  g2__6260/Y            -       A->Y   F     XOR2X4         1  4.6    28    64     564    (-,-) 
  I1_INST0/g83__2398/CO -       CI->CO F     ADDFHX4        1  4.6    28    63     627    (-,-) 
  I1_INST1/g75__5107/CO -       CI->CO F     ADDFHX4        1  4.6    28    62     690    (-,-) 
  I1_INST2/g75__6260/CO -       CI->CO F     ADDFHX4        1  4.6    28    62     752    (-,-) 
  I1_INST3/g75__4319/CO -       CI->CO F     ADDFHX4        1  4.6    28    62     815    (-,-) 
  I1_INST4/g75__8428/CO -       CI->CO F     ADDFHX4        1  4.6    28    62     877    (-,-) 
  I1_INST5/g75__5526/CO -       CI->CO F     ADDFHX4        1  4.6    28    62     940    (-,-) 
  I1_INST6/g75__6783/S  -       CI->S  R     ADDFHX4        1  2.8    26   106    1045    (-,-) 
  g5339__9945/Y         -       A1N->Y R     OAI2BB1X4      2  4.7    27    47    1092    (-,-) 
  Result[6]             -       -      R     (port)         -    -     -     0    1093    (-,-) 
#-----------------------------------------------------------------------------------------------



Path 29: MET (3470 ps) Late External Delay Assertion at pin Result[5]
           View: view_wcl_fast
          Group: VIR_CLK
     Startpoint: (F) B[0]
          Clock: (R) VIR_CLK
       Endpoint: (R) Result[5]
          Clock: (R) VIR_CLK

                     Capture       Launch     
        Clock Edge:+    5000            0     
        Drv Adjust:+       0            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    5000            0     
                                              
      Output Delay:-     500                  
     Required Time:=    4500                  
      Launch Clock:-       0                  
       Input Delay:-     500                  
         Data Path:-     530                  
             Slack:=    3470                  

Exceptions/Constraints:
  input_delay              500             simple_alu_fast.sdc_line_3_159_1 
  output_delay             500             simple_alu_fast.sdc_line_4_186_1 

#-----------------------------------------------------------------------------------------------
#     Timing Point      Flags    Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                             (fF)  (ps)  (ps)   (ps)  Location 
#-----------------------------------------------------------------------------------------------
  B[0]                  -       -      F     (arrival)      3 18.2     0     0     500    (-,-) 
  g2__6260/Y            -       A->Y   F     XOR2X4         1  4.6    28    64     564    (-,-) 
  I1_INST0/g83__2398/CO -       CI->CO F     ADDFHX4        1  4.6    28    63     627    (-,-) 
  I1_INST1/g75__5107/CO -       CI->CO F     ADDFHX4        1  4.6    28    62     690    (-,-) 
  I1_INST2/g75__6260/CO -       CI->CO F     ADDFHX4        1  4.6    28    62     752    (-,-) 
  I1_INST3/g75__4319/CO -       CI->CO F     ADDFHX4        1  4.6    28    62     815    (-,-) 
  I1_INST4/g75__8428/CO -       CI->CO F     ADDFHX4        1  4.6    28    62     877    (-,-) 
  I1_INST5/g75__5526/S  -       CI->S  R     ADDFHX4        1  2.8    26   106     983    (-,-) 
  g5327__2802/Y         -       A1N->Y R     OAI2BB1X4      2  4.9    27    47    1030    (-,-) 
  Result[5]             -       -      R     (port)         -    -     -     0    1030    (-,-) 
#-----------------------------------------------------------------------------------------------



Path 30: MET (3532 ps) Late External Delay Assertion at pin Result[4]
           View: view_wcl_fast
          Group: VIR_CLK
     Startpoint: (F) B[0]
          Clock: (R) VIR_CLK
       Endpoint: (R) Result[4]
          Clock: (R) VIR_CLK

                     Capture       Launch     
        Clock Edge:+    5000            0     
        Drv Adjust:+       0            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    5000            0     
                                              
      Output Delay:-     500                  
     Required Time:=    4500                  
      Launch Clock:-       0                  
       Input Delay:-     500                  
         Data Path:-     468                  
             Slack:=    3532                  

Exceptions/Constraints:
  input_delay              500             simple_alu_fast.sdc_line_3_159_1 
  output_delay             500             simple_alu_fast.sdc_line_4_187_1 

#-----------------------------------------------------------------------------------------------
#     Timing Point      Flags    Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                             (fF)  (ps)  (ps)   (ps)  Location 
#-----------------------------------------------------------------------------------------------
  B[0]                  -       -      F     (arrival)      3 18.2     0     0     500    (-,-) 
  g2__6260/Y            -       A->Y   F     XOR2X4         1  4.6    28    64     564    (-,-) 
  I1_INST0/g83__2398/CO -       CI->CO F     ADDFHX4        1  4.6    28    63     627    (-,-) 
  I1_INST1/g75__5107/CO -       CI->CO F     ADDFHX4        1  4.6    28    62     690    (-,-) 
  I1_INST2/g75__6260/CO -       CI->CO F     ADDFHX4        1  4.6    28    62     752    (-,-) 
  I1_INST3/g75__4319/CO -       CI->CO F     ADDFHX4        1  4.6    28    62     815    (-,-) 
  I1_INST4/g75__8428/S  -       CI->S  R     ADDFHX4        1  2.8    26   106     920    (-,-) 
  g5328__1705/Y         -       A1N->Y R     OAI2BB1X4      2  4.6    27    47     968    (-,-) 
  Result[4]             -       -      R     (port)         -    -     -     0     968    (-,-) 
#-----------------------------------------------------------------------------------------------



Path 31: MET (3595 ps) Late External Delay Assertion at pin Result[3]
           View: view_wcl_fast
          Group: VIR_CLK
     Startpoint: (F) B[0]
          Clock: (R) VIR_CLK
       Endpoint: (R) Result[3]
          Clock: (R) VIR_CLK

                     Capture       Launch     
        Clock Edge:+    5000            0     
        Drv Adjust:+       0            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    5000            0     
                                              
      Output Delay:-     500                  
     Required Time:=    4500                  
      Launch Clock:-       0                  
       Input Delay:-     500                  
         Data Path:-     405                  
             Slack:=    3595                  

Exceptions/Constraints:
  input_delay              500             simple_alu_fast.sdc_line_3_159_1 
  output_delay             500             simple_alu_fast.sdc_line_4_188_1 

#-----------------------------------------------------------------------------------------------
#     Timing Point      Flags    Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                             (fF)  (ps)  (ps)   (ps)  Location 
#-----------------------------------------------------------------------------------------------
  B[0]                  -       -      F     (arrival)      3 18.2     0     0     500    (-,-) 
  g2__6260/Y            -       A->Y   F     XOR2X4         1  4.6    28    64     564    (-,-) 
  I1_INST0/g83__2398/CO -       CI->CO F     ADDFHX4        1  4.6    28    63     627    (-,-) 
  I1_INST1/g75__5107/CO -       CI->CO F     ADDFHX4        1  4.6    28    62     690    (-,-) 
  I1_INST2/g75__6260/CO -       CI->CO F     ADDFHX4        1  4.6    28    62     752    (-,-) 
  I1_INST3/g75__4319/S  -       CI->S  R     ADDFHX4        1  2.8    26   106     858    (-,-) 
  g5329__5122/Y         -       A1N->Y R     OAI2BB1X4      2  4.7    27    47     905    (-,-) 
  Result[3]             -       -      R     (port)         -    -     -     0     905    (-,-) 
#-----------------------------------------------------------------------------------------------



Path 32: MET (3663 ps) Late External Delay Assertion at pin Result[2]
           View: view_wcl_fast
          Group: VIR_CLK
     Startpoint: (F) B[0]
          Clock: (R) VIR_CLK
       Endpoint: (F) Result[2]
          Clock: (R) VIR_CLK

                     Capture       Launch     
        Clock Edge:+    5000            0     
        Drv Adjust:+       0            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    5000            0     
                                              
      Output Delay:-     500                  
     Required Time:=    4500                  
      Launch Clock:-       0                  
       Input Delay:-     500                  
         Data Path:-     337                  
             Slack:=    3663                  

Exceptions/Constraints:
  input_delay              500             simple_alu_fast.sdc_line_3_159_1 
  output_delay             500             simple_alu_fast.sdc_line_4_189_1 

#-----------------------------------------------------------------------------------------------
#     Timing Point      Flags    Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                             (fF)  (ps)  (ps)   (ps)  Location 
#-----------------------------------------------------------------------------------------------
  B[0]                  -       -      F     (arrival)      3 18.2     0     0     500    (-,-) 
  g2__6260/Y            -       A->Y   R     XOR2X4         1  4.6    27    62     562    (-,-) 
  I1_INST0/g83__2398/CO -       CI->CO R     ADDFHX4        1  4.6    26    60     621    (-,-) 
  I1_INST1/g75__5107/CO -       CI->CO R     ADDFHX4        1  4.6    26    59     680    (-,-) 
  I1_INST2/g75__6260/S  -       CI->S  F     ADDFHX4        1  5.1    30   106     786    (-,-) 
  g5468/Y               -       A->Y   R     CLKINVX4       1  5.2    17    14     801    (-,-) 
  g5325__3680/Y         -       B1->Y  F     OAI221X4       2  4.8    55    36     836    (-,-) 
  Result[2]             -       -      F     (port)         -    -     -     0     837    (-,-) 
#-----------------------------------------------------------------------------------------------



Path 33: MET (3723 ps) Late External Delay Assertion at pin Result[1]
           View: view_wcl_fast
          Group: VIR_CLK
     Startpoint: (F) B[0]
          Clock: (R) VIR_CLK
       Endpoint: (F) Result[1]
          Clock: (R) VIR_CLK

                     Capture       Launch     
        Clock Edge:+    5000            0     
        Drv Adjust:+       0            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    5000            0     
                                              
      Output Delay:-     500                  
     Required Time:=    4500                  
      Launch Clock:-       0                  
       Input Delay:-     500                  
         Data Path:-     277                  
             Slack:=    3723                  

Exceptions/Constraints:
  input_delay              500             simple_alu_fast.sdc_line_3_159_1 
  output_delay             500             simple_alu_fast.sdc_line_4_190_1 

#-----------------------------------------------------------------------------------------------
#     Timing Point      Flags    Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                             (fF)  (ps)  (ps)   (ps)  Location 
#-----------------------------------------------------------------------------------------------
  B[0]                  -       -      F     (arrival)      3 18.2     0     0     500    (-,-) 
  g2__6260/Y            -       A->Y   R     XOR2X4         1  4.6    27    62     562    (-,-) 
  I1_INST0/g83__2398/CO -       CI->CO R     ADDFHX4        1  4.6    26    60     621    (-,-) 
  I1_INST1/g75__5107/S  -       CI->S  F     ADDFHX4        1  5.1    30   106     727    (-,-) 
  g2011/Y               -       A->Y   R     CLKINVX4       1  5.2    17    14     742    (-,-) 
  g5324__6783/Y         -       B1->Y  F     OAI221X4       2  4.9    56    36     777    (-,-) 
  Result[1]             -       -      F     (port)         -    -     -     0     777    (-,-) 
#-----------------------------------------------------------------------------------------------



Path 34: MET (3782 ps) Late External Delay Assertion at pin Result[0]
           View: view_wcl_fast
          Group: VIR_CLK
     Startpoint: (F) B[0]
          Clock: (R) VIR_CLK
       Endpoint: (F) Result[0]
          Clock: (R) VIR_CLK

                     Capture       Launch     
        Clock Edge:+    5000            0     
        Drv Adjust:+       0            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    5000            0     
                                              
      Output Delay:-     500                  
     Required Time:=    4500                  
      Launch Clock:-       0                  
       Input Delay:-     500                  
         Data Path:-     218                  
             Slack:=    3782                  

Exceptions/Constraints:
  input_delay              500             simple_alu_fast.sdc_line_3_159_1 
  output_delay             500             simple_alu_fast.sdc_line_4_191_1 

#---------------------------------------------------------------------------------------------
#    Timing Point      Flags   Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                           (fF)  (ps)  (ps)   (ps)  Location 
#---------------------------------------------------------------------------------------------
  B[0]                 -       -     F     (arrival)      3 18.2     0     0     500    (-,-) 
  g2__6260/Y           -       A->Y  R     XOR2X4         1  4.6    27    62     562    (-,-) 
  I1_INST0/g83__2398/S -       CI->S F     ADDFHX4        1  5.1    30   106     668    (-,-) 
  g2010/Y              -       A->Y  R     CLKINVX4       1  5.2    17    14     682    (-,-) 
  g5338__9315/Y        -       B1->Y F     OAI221X4       2  5.0    56    36     718    (-,-) 
  Result[0]            -       -     F     (port)         -    -     -     0     718    (-,-) 
#---------------------------------------------------------------------------------------------

