#-----------------------------------------------------------
# Vivado v2018.3 (64-bit)
# SW Build 2405991 on Thu Dec  6 23:38:27 MST 2018
# IP Build 2404404 on Fri Dec  7 01:43:56 MST 2018
# Start of session at: Fri Jul 31 09:44:21 2020
# Process ID: 12244
# Current directory: D:/SEA-master/Examples/FPGA/4.Module-Interface/ADC-Interface/ADC_Demo
# Command line: vivado.exe -gui_launcher_event rodinguilauncherevent12916 D:\SEA-master\Examples\FPGA\4.Module-Interface\ADC-Interface\ADC_Demo\ADC_Demo.xpr
# Log file: D:/SEA-master/Examples/FPGA/4.Module-Interface/ADC-Interface/ADC_Demo/vivado.log
# Journal file: D:/SEA-master/Examples/FPGA/4.Module-Interface/ADC-Interface/ADC_Demo\vivado.jou
#-----------------------------------------------------------
start_gui
open_project D:/SEA-master/Examples/FPGA/4.Module-Interface/ADC-Interface/ADC_Demo/ADC_Demo.xpr
report_ip_status -name ip_status 
update_compile_order -fileset sources_1
upgrade_ip -srcset clk_wiz_0 -vlnv xilinx.com:ip:clk_wiz:6.0 [get_ips  clk_wiz_0] -log ip_upgrade.log
export_ip_user_files -of_objects [get_ips clk_wiz_0] -no_script -sync -force -quiet
update_compile_order -fileset sources_1
report_ip_status -name ip_status 
report_ip_status -name ip_status 
upgrade_ip -srcset Wave_Ram -vlnv xilinx.com:ip:blk_mem_gen:8.4 [get_ips  Wave_Ram] -log ip_upgrade.log
export_ip_user_files -of_objects [get_ips Wave_Ram] -no_script -sync -force -quiet
report_ip_status -name ip_status 
update_compile_order -fileset sources_1
set_property  ip_repo_paths  {d:/SEA-master/Examples/FPGA/IP_Core/HDMI-IP/IP/RGB2DVI_IP D:/FPGA/SEA-Tutorial/FPGA_IP/Mini-HDMI-IP} [current_project]
update_ip_catalog
create_ip -name rgb2dvi -vendor digilentinc.com -library ip -version 1.2 -module_name rgb2dvi_1 -dir d:/SEA-master/Examples/FPGA/4.Module-Interface/ADC-Interface/ADC_Demo/ADC_Demo.srcs/sources_1/ip
set_property -dict [list CONFIG.kRstActiveHigh {false} CONFIG.kGenerateSerialClk {false}] [get_ips rgb2dvi_1]
generate_target {instantiation_template} [get_files d:/SEA-master/Examples/FPGA/4.Module-Interface/ADC-Interface/ADC_Demo/ADC_Demo.srcs/sources_1/ip/rgb2dvi_1/rgb2dvi_1.xci]
update_compile_order -fileset sources_1
generate_target all [get_files  d:/SEA-master/Examples/FPGA/4.Module-Interface/ADC-Interface/ADC_Demo/ADC_Demo.srcs/sources_1/ip/rgb2dvi_1/rgb2dvi_1.xci]
catch { config_ip_cache -export [get_ips -all rgb2dvi_1] }
export_ip_user_files -of_objects [get_files d:/SEA-master/Examples/FPGA/4.Module-Interface/ADC-Interface/ADC_Demo/ADC_Demo.srcs/sources_1/ip/rgb2dvi_1/rgb2dvi_1.xci] -no_script -sync -force -quiet
create_ip_run [get_files -of_objects [get_fileset sources_1] d:/SEA-master/Examples/FPGA/4.Module-Interface/ADC-Interface/ADC_Demo/ADC_Demo.srcs/sources_1/ip/rgb2dvi_1/rgb2dvi_1.xci]
launch_runs -jobs 8 rgb2dvi_1_synth_1
export_simulation -of_objects [get_files d:/SEA-master/Examples/FPGA/4.Module-Interface/ADC-Interface/ADC_Demo/ADC_Demo.srcs/sources_1/ip/rgb2dvi_1/rgb2dvi_1.xci] -directory D:/SEA-master/Examples/FPGA/4.Module-Interface/ADC-Interface/ADC_Demo/ADC_Demo.ip_user_files/sim_scripts -ip_user_files_dir D:/SEA-master/Examples/FPGA/4.Module-Interface/ADC-Interface/ADC_Demo/ADC_Demo.ip_user_files -ipstatic_source_dir D:/SEA-master/Examples/FPGA/4.Module-Interface/ADC-Interface/ADC_Demo/ADC_Demo.ip_user_files/ipstatic -lib_map_path [list {modelsim=D:/SEA-master/Examples/FPGA/4.Module-Interface/ADC-Interface/ADC_Demo/ADC_Demo.cache/compile_simlib/modelsim} {questa=D:/SEA-master/Examples/FPGA/4.Module-Interface/ADC-Interface/ADC_Demo/ADC_Demo.cache/compile_simlib/questa} {riviera=D:/SEA-master/Examples/FPGA/4.Module-Interface/ADC-Interface/ADC_Demo/ADC_Demo.cache/compile_simlib/riviera} {activehdl=D:/SEA-master/Examples/FPGA/4.Module-Interface/ADC-Interface/ADC_Demo/ADC_Demo.cache/compile_simlib/activehdl}] -use_ip_compiled_libs -force -quiet
launch_runs impl_1 -to_step write_bitstream -jobs 8
wait_on_run impl_1
open_run impl_1
