@misc{hanintro,
  title = {TinyML and
Efficient Deep Learning Computing},
  howpublished = {\url{https://hanlab.mit.edu/files/course/slides/MIT-TinyML-Lec01-Introduction.pdf}},
  note = {Accessed: 2023-05-01}
}

@misc{frameworks,
  title = {Accelerating Inference Up to 6x Faster in PyTorch with Torch-TensorRT},
  howpublished = {\url{https://developer.nvidia.com/blog/accelerating-inference-up-to-6x-faster-in-pytorch-with-torch-tensorrt/}},
  note = {Accessed: 2023-05-01}
}

@misc{ampereblog,
  title = {Accelerating Inference with Sparsity Using the NVIDIA Ampere Architecture and NVIDIA TensorRT},
  howpublished = {\url{https://developer.nvidia.com/blog/accelerating-inference-with-sparsity-using-ampere-and-tensorrt/}},
  note = {Accessed: 2023-05-01}
}

@misc{archuarch,
  title = {Architecture and micro-architecture},
  howpublished = {\url{https://developer.arm.com/documentation/102404/0200/Architecture-and-micro-architecture}},
  note = {Accessed: 2023-05-01}
}

@misc{archuarch,
  title = {Architecture and micro-architecture},
  howpublished = {\url{https://developer.arm.com/documentation/102404/0200/Architecture-and-micro-architecture}},
  note = {Accessed: 2023-05-01}
}

@misc{examplearch,
      title={ThUnderVolt: Enabling Aggressive Voltage Underscaling and Timing Error Resilience for Energy Efficient Deep Neural Network Accelerators}, 
      author={Jeff Zhang and Kartheek Rangineni and Zahra Ghodsi and Siddharth Garg},
      year={2018},
      eprint={1802.03806},
      archivePrefix={arXiv},
      primaryClass={cs.NE}
}

@INPROCEEDINGS{accelergy,  author={Wu, Yannan Nellie and Emer, Joel S. and Sze, Vivienne},  booktitle={2019 IEEE/ACM International Conference on Computer-Aided Design (ICCAD)},   title={Accelergy: An Architecture-Level Energy Estimation Methodology for Accelerator Designs},   year={2019},  volume={},  number={},  pages={1-8},  doi={10.1109/ICCAD45719.2019.8942149}}

@inproceedings{extensor,
author = {Hegde, Kartik and Asghari-Moghaddam, Hadi and Pellauer, Michael and Crago, Neal and Jaleel, Aamer and Solomonik, Edgar and Emer, Joel and Fletcher, Christopher W.},
title = {ExTensor: An Accelerator for Sparse Tensor Algebra},
year = {2019},
isbn = {9781450369381},
publisher = {Association for Computing Machinery},
address = {New York, NY, USA},
url = {https://doi.org/10.1145/3352460.3358275},
doi = {10.1145/3352460.3358275},
booktitle = {Proceedings of the 52nd Annual IEEE/ACM International Symposium on Microarchitecture},
pages = {319–333},
numpages = {15},
keywords = {Tensor Algebra, Sparse Computation, Hardware Acceleration},
location = {Columbus, OH, USA},
series = {MICRO '52}
}

@article{scnn,
author = {Parashar, Angshuman and Rhu, Minsoo and Mukkara, Anurag and Puglielli, Antonio and Venkatesan, Rangharajan and Khailany, Brucek and Emer, Joel and Keckler, Stephen and Dally, William},
year = {2017},
month = {05},
pages = {},
title = {SCNN: An Accelerator for Compressed-sparse Convolutional Neural Networks},
volume = {45},
journal = {ACM SIGARCH Computer Architecture News},
doi = {10.1145/3140659.3080254}
}

@INPROCEEDINGS{timeloop,  author={Parashar, Angshuman and Raina, Priyanka and Shao, Yakun Sophia and Chen, Yu-Hsin and Ying, Victor A. and Mukkara, Anurag and Venkatesan, Rangharajan and Khailany, Brucek and Keckler, Stephen W. and Emer, Joel},  booktitle={2019 IEEE International Symposium on Performance Analysis of Systems and Software (ISPASS)},   title={Timeloop: A Systematic Approach to DNN Accelerator Evaluation},   year={2019},  volume={},  number={},  pages={304-315},  doi={10.1109/ISPASS.2019.00042}}

@INPROCEEDINGS{sparseloop,  author={Wu, Yannan Nellie and Tsai, Po-An and Parashar, Angshuman and Sze, Vivienne and Emer, Joel S.},  booktitle={2021 IEEE International Symposium on Performance Analysis of Systems and Software (ISPASS)},   title={Sparseloop: An Analytical, Energy-Focused Design Space Exploration Methodology for Sparse Tensor Accelerators},   year={2021},  volume={},  number={},  pages={232-234},  doi={10.1109/ISPASS51385.2021.00043}}

@inproceedings{sparten,
author = {Gondimalla, Ashish and Chesnut, Noah and Thottethodi, Mithuna and Vijaykumar, T. N.},
title = {SparTen: A Sparse Tensor Accelerator for Convolutional Neural Networks},
year = {2019},
isbn = {9781450369381},
publisher = {Association for Computing Machinery},
address = {New York, NY, USA},
url = {https://doi.org/10.1145/3352460.3358291},
doi = {10.1145/3352460.3358291},
booktitle = {Proceedings of the 52nd Annual IEEE/ACM International Symposium on Microarchitecture},
pages = {151–165},
numpages = {15},
keywords = {Sparse tensors, Convolutional neural networks, Accelerators},
location = {Columbus, OH, USA},
series = {MICRO '52}
}

@inproceedings{gamma,
author = {Zhang, Guowei and Attaluri, Nithya and Emer, Joel S. and Sanchez, Daniel},
title = {Gamma: Leveraging Gustavson’s Algorithm to Accelerate Sparse Matrix Multiplication},
year = {2021},
isbn = {9781450383172},
publisher = {Association for Computing Machinery},
address = {New York, NY, USA},
url = {https://doi.org/10.1145/3445814.3446702},
doi = {10.1145/3445814.3446702},
booktitle = {Proceedings of the 26th ACM International Conference on Architectural Support for Programming Languages and Operating Systems},
pages = {687–701},
numpages = {15},
keywords = {explicit data orchestration, accelerator, high-radix merge, data movement reduction, sparse linear algebra, sparse matrix multiplication, Gustavson's algorithm},
location = {Virtual, USA},
series = {ASPLOS 2021}
}

@INPROCEEDINGS{matraptor,  author={Srivastava, Nitish and Jin, Hanchen and Liu, Jie and Albonesi, David and Zhang, Zhiru},  booktitle={2020 53rd Annual IEEE/ACM International Symposium on Microarchitecture (MICRO)},   title={MatRaptor: A Sparse-Sparse Matrix Multiplication Accelerator Based on Row-Wise Product},   year={2020},  volume={},  number={},  pages={766-780},  doi={10.1109/MICRO50266.2020.00068}}

@ARTICLE{eyerissv2,  author={Chen, Yu-Hsin and Yang, Tien-Ju and Emer, Joel and Sze, Vivienne},  journal={IEEE Journal on Emerging and Selected Topics in Circuits and Systems},   title={Eyeriss v2: A Flexible Accelerator for Emerging Deep Neural Networks on Mobile Devices},   year={2019},  volume={9},  number={2},  pages={292-308},  doi={10.1109/JETCAS.2019.2910232}}

@INPROCEEDINGS{sigma,  author={Qin, Eric and Samajdar, Ananda and Kwon, Hyoukjun and Nadella, Vineet and Srinivasan, Sudarshan and Das, Dipankar and Kaul, Bharat and Krishna, Tushar},  booktitle={2020 IEEE International Symposium on High Performance Computer Architecture (HPCA)},   title={SIGMA: A Sparse and Irregular GEMM Accelerator with Flexible Interconnects for DNN Training},   year={2020},  volume={},  number={},  pages={58-70},  doi={10.1109/HPCA47549.2020.00015}}

@INPROCEEDINGS{dsstc,  author={Wang, Yang and Zhang, Chen and Xie, Zhiqiang and Guo, Cong and Liu, Yunxin and Leng, Jingwen},  booktitle={2021 ACM/IEEE 48th Annual International Symposium on Computer Architecture (ISCA)},   title={Dual-side Sparse Tensor Core},   year={2021},  volume={},  number={},  pages={1083-1095},  doi={10.1109/ISCA52012.2021.00088}}

@inproceedings{candles,
  title={CANDLES: Channel-Aware Novel Dataflow-Microarchitecture Co-Design for Low Energy Sparse Neural Network Acceleration},
  author={Sumanth Gudaparthi and Sarabjeet Singh},
  year={2021}
}

@INPROCEEDINGS{sparch,  author={Zhang, Zhekai and Wang, Hanrui and Han, Song and Dally, William J.},  booktitle={2020 IEEE International Symposium on High Performance Computer Architecture (HPCA)},   title={SpArch: Efficient Architecture for Sparse Matrix Multiplication},   year={2020},  volume={},  number={},  pages={261-274},  doi={10.1109/HPCA47549.2020.00030}}

@INPROCEEDINGS{eie,  author={Han, Song and Liu, Xingyu and Mao, Huizi and Pu, Jing and Pedram, Ardavan and Horowitz, Mark A. and Dally, William J.},  booktitle={2016 ACM/IEEE 43rd Annual International Symposium on Computer Architecture (ISCA)},   title={EIE: Efficient Inference Engine on Compressed Deep Neural Network},   year={2016},  volume={},  number={},  pages={243-254},  doi={10.1109/ISCA.2016.30}}

@INPROCEEDINGS{outerspace,  author={Pal, Subhankar and Beaumont, Jonathan and Park, Dong-Hyeon and Amarnath, Aporva and Feng, Siying and Chakrabarti, Chaitali and Kim, Hun-Seok and Blaauw, David and Mudge, Trevor and Dreslinski, Ronald},  booktitle={2018 IEEE International Symposium on High Performance Computer Architecture (HPCA)},   title={OuterSPACE: An Outer Product Based Sparse Matrix Multiplication Accelerator},   year={2018},  volume={},  number={},  pages={724-736},  doi={10.1109/HPCA.2018.00067}}

@article{szebook,
  title={Efficient processing of deep neural networks},
  author={Sze, Vivienne and Chen, Yu-Hsin and Yang, Tien-Ju and Emer, Joel S},
  journal={Synthesis Lectures on Computer Architecture},
  volume={15},
  number={2},
  pages={1--341},
  year={2020},
  publisher={Morgan \& Claypool Publishers}
}

@inproceedings{eyeriss,
    author      = {{Chen, Yu-Hsin and Krishna, Tushar and Emer, Joel and Sze, Vivienne}},
    title       = {{Eyeriss: An Energy-Efficient Reconfigurable Accelerator for Deep Convolutional Neural Networks}},
    booktitle   = {{IEEE International Solid-State Circuits Conference, ISSCC 2016, Digest of Technical Papers}},
    year        = {2016},
    pages       = {{262-263}},
}

@techreport{ampere,
     title = {{NVIDIA AMPERE GA102 GPU 
ARCHITECTURE}},
     institution = {NVIDIA},
}

@inproceedings{pruning,
  title={Optimal Brain Damage},
  author={Yann LeCun and John S. Denker and Sara A. Solla},
  booktitle={NIPS},
  year={1989}
}

@inproceedings{mergertaxo,
author = {Wang, Bangyan and Deng, Lei and Sun, Fei and Dai, Guohao and Liu, Liu and Wang, Yu and Xie, Yuan},
title = {A One-for-All and <i>o</i>(<i>v</i> Log(<i>v</i> ))-Cost Solution for Parallel Merge Style Operations on Sorted Key-Value Arrays},
year = {2022},
isbn = {9781450392051},
publisher = {Association for Computing Machinery},
address = {New York, NY, USA},
url = {https://doi.org/10.1145/3503222.3507728},
doi = {10.1145/3503222.3507728},
booktitle = {Proceedings of the 27th ACM International Conference on Architectural Support for Programming Languages and Operating Systems},
pages = {669–682},
numpages = {14},
keywords = {Join, Graph, SpGEMM, Sparse linear algebra, SIMD, Key-value array, Merge sort},
location = {Lausanne, Switzerland},
series = {ASPLOS 2022}
}