{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1663020267090 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 20.1.0 Build 711 06/05/2020 SJ Lite Edition " "Version 20.1.0 Build 711 06/05/2020 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1663020267090 ""} { "Info" "IQEXE_START_BANNER_TIME" "Mon Sep 12 17:04:27 2022 " "Processing started: Mon Sep 12 17:04:27 2022" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1663020267090 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1663020267090 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off sumadorRestador -c sumadorRestador " "Command: quartus_map --read_settings_files=on --write_settings_files=off sumadorRestador -c sumadorRestador" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1663020267090 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1663020267329 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1663020267330 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "sumadorrestador1bit.vhd 2 1 " "Found 2 design units, including 1 entities, in source file sumadorrestador1bit.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 sumadorRestador1Bit-operacion " "Found design unit 1: sumadorRestador1Bit-operacion" {  } { { "sumadorRestador1Bit.vhd" "" { Text "C:/intelFPGA_lite/20.1/proyects/Laboratorios/sumadorRestador/sumadorRestador1Bit.vhd" 15 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1663020274111 ""} { "Info" "ISGN_ENTITY_NAME" "1 sumadorRestador1Bit " "Found entity 1: sumadorRestador1Bit" {  } { { "sumadorRestador1Bit.vhd" "" { Text "C:/intelFPGA_lite/20.1/proyects/Laboratorios/sumadorRestador/sumadorRestador1Bit.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1663020274111 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1663020274111 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "sumadorrestador.vhd 2 1 " "Found 2 design units, including 1 entities, in source file sumadorrestador.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 sumadorRestador-operacion " "Found design unit 1: sumadorRestador-operacion" {  } { { "sumadorRestador.vhd" "" { Text "C:/intelFPGA_lite/20.1/proyects/Laboratorios/sumadorRestador/sumadorRestador.vhd" 16 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1663020274112 ""} { "Info" "ISGN_ENTITY_NAME" "1 sumadorRestador " "Found entity 1: sumadorRestador" {  } { { "sumadorRestador.vhd" "" { Text "C:/intelFPGA_lite/20.1/proyects/Laboratorios/sumadorRestador/sumadorRestador.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1663020274112 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1663020274112 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mediosumador.vhd 2 1 " "Found 2 design units, including 1 entities, in source file mediosumador.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 medioSumador-suma " "Found design unit 1: medioSumador-suma" {  } { { "medioSumador.vhd" "" { Text "C:/intelFPGA_lite/20.1/proyects/Laboratorios/sumadorRestador/medioSumador.vhd" 19 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1663020274113 ""} { "Info" "ISGN_ENTITY_NAME" "1 medioSumador " "Found entity 1: medioSumador" {  } { { "medioSumador.vhd" "" { Text "C:/intelFPGA_lite/20.1/proyects/Laboratorios/sumadorRestador/medioSumador.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1663020274113 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1663020274113 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "sumadorRestador " "Elaborating entity \"sumadorRestador\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1663020274147 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "medioSumador medioSumador:bit0 " "Elaborating entity \"medioSumador\" for hierarchy \"medioSumador:bit0\"" {  } { { "sumadorRestador.vhd" "bit0" { Text "C:/intelFPGA_lite/20.1/proyects/Laboratorios/sumadorRestador/sumadorRestador.vhd" 45 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1663020274179 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sumadorRestador1Bit sumadorRestador1Bit:bit1 " "Elaborating entity \"sumadorRestador1Bit\" for hierarchy \"sumadorRestador1Bit:bit1\"" {  } { { "sumadorRestador.vhd" "bit1" { Text "C:/intelFPGA_lite/20.1/proyects/Laboratorios/sumadorRestador/sumadorRestador.vhd" 54 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1663020274183 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Analysis & Synthesis" 0 -1 1663020274641 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1663020275043 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1663020275043 ""}
{ "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN_HDR" "5 " "Design contains 5 input pin(s) that do not drive logic" { { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "A\[1\] " "No output dependent on input pin \"A\[1\]\"" {  } { { "sumadorRestador.vhd" "" { Text "C:/intelFPGA_lite/20.1/proyects/Laboratorios/sumadorRestador/sumadorRestador.vhd" 8 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1663020275094 "|sumadorRestador|A[1]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "A\[2\] " "No output dependent on input pin \"A\[2\]\"" {  } { { "sumadorRestador.vhd" "" { Text "C:/intelFPGA_lite/20.1/proyects/Laboratorios/sumadorRestador/sumadorRestador.vhd" 8 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1663020275094 "|sumadorRestador|A[2]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "B\[1\] " "No output dependent on input pin \"B\[1\]\"" {  } { { "sumadorRestador.vhd" "" { Text "C:/intelFPGA_lite/20.1/proyects/Laboratorios/sumadorRestador/sumadorRestador.vhd" 8 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1663020275094 "|sumadorRestador|B[1]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "B\[2\] " "No output dependent on input pin \"B\[2\]\"" {  } { { "sumadorRestador.vhd" "" { Text "C:/intelFPGA_lite/20.1/proyects/Laboratorios/sumadorRestador/sumadorRestador.vhd" 8 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1663020275094 "|sumadorRestador|B[2]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "X " "No output dependent on input pin \"X\"" {  } { { "sumadorRestador.vhd" "" { Text "C:/intelFPGA_lite/20.1/proyects/Laboratorios/sumadorRestador/sumadorRestador.vhd" 9 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1663020275094 "|sumadorRestador|X"}  } {  } 0 21074 "Design contains %1!d! input pin(s) that do not drive logic" 0 0 "Analysis & Synthesis" 0 -1 1663020275094 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "13 " "Implemented 13 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "7 " "Implemented 7 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1663020275095 ""} { "Info" "ICUT_CUT_TM_OPINS" "4 " "Implemented 4 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1663020275095 ""} { "Info" "ICUT_CUT_TM_LCELLS" "2 " "Implemented 2 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1663020275095 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1663020275095 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 7 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 7 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4790 " "Peak virtual memory: 4790 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1663020275107 ""} { "Info" "IQEXE_END_BANNER_TIME" "Mon Sep 12 17:04:35 2022 " "Processing ended: Mon Sep 12 17:04:35 2022" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1663020275107 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:08 " "Elapsed time: 00:00:08" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1663020275107 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:18 " "Total CPU time (on all processors): 00:00:18" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1663020275107 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1663020275107 ""}
