.comment from next-pnr
.device 5k
.io_tile 1 0
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000

.io_tile 2 0
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000

.io_tile 3 0
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000

.io_tile 4 0
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000

.io_tile 5 0
000000000000000010
000100000000000000
000010000000000000
000010110000000001
000000000000000010
000000000000110000
000000000000000100
000000000000011000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000

.io_tile 6 0
000000000000000010
000100000000011000
000000000000000000
000000000000000001
000000000000010010
000000000000110000
001000000000000100
000011010000000000
000000000000000000
000000000000000000
000000000000110010
000000000000010000
000010000000000100
000000110000000001
000000000000000010
000000000000000000

.io_tile 7 0
000000000000000010
000100000000000000
000000000000000000
000000000000000001
000000000000010010
000011010000010000
001000000000000100
000000000000000000
000000000000000000
000000000000000000
000010000000100010
000001010000110000
000000000000000100
000000000000000001
000000000000000010
000000000000000000

.io_tile 8 0
000000000000000010
000100000000000000
000000000000000000
000000000000000001
000000000000010010
000000000000110000
000010000000000100
000001010000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000

.io_tile 9 0
000000111000000010
000100000000000000
000000000000000000
000000000000000001
000000000000010010
000000000000110000
001000000000000100
000001110000000000
000000000000000000
000000000000000000
000000000000000010
000000000000010000
000000000000000100
000000000000000001
000000000000000010
000000000000000000

.io_tile 10 0
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000

.io_tile 11 0
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000

.io_tile 12 0
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000

.io_tile 13 0
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000

.io_tile 14 0
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000

.io_tile 15 0
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000

.io_tile 16 0
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000

.io_tile 17 0
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000

.io_tile 18 0
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
001000000000000000
000000000000000000
010000000000000010
000100000000000000
000000000000000000
000000000000000000
000000000000000100
000000000000000001
000000000000000000
000000000000000000

.io_tile 19 0
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000

.io_tile 20 0
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000

.io_tile 21 0
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
001000000000000000
000000000000000000
010000000000000010
000100000000000000
000000000000000000
000000000000000000
000000000000000100
000000000000000001
000000000000000000
000000000000000000

.io_tile 22 0
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000

.io_tile 23 0
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000

.io_tile 24 0
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000

.ipcon_tile 0 1
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000

.logic_tile 1 1
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 2 1
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 3 1
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 4 1
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 5 1
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000100000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000001010000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.ramb_tile 6 1
000000000000000000000000000000000000000000
000000000100000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000001010000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000

.logic_tile 7 1
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 8 1
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 9 1
000000000000000000000000000000000000000000000000000000
000000001110000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 10 1
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 11 1
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 12 1
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 13 1
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 14 1
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 15 1
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 16 1
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 17 1
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 18 1
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.ramb_tile 19 1
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000

.logic_tile 20 1
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 21 1
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 22 1
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 23 1
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 24 1
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.ipcon_tile 25 1
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000

.ipcon_tile 0 2
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000

.logic_tile 1 2
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 2 2
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 3 2
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 4 2
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 5 2
000010000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000010000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.ramt_tile 6 2
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000

.logic_tile 7 2
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 8 2
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 9 2
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000001010000000000000000000000000000000000000000
000000000000100000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 10 2
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 11 2
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 12 2
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 13 2
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 14 2
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 15 2
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 16 2
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 17 2
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 18 2
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.ramt_tile 19 2
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000

.logic_tile 20 2
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 21 2
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 22 2
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 23 2
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 24 2
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.ipcon_tile 25 2
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000

.ipcon_tile 0 3
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000

.logic_tile 1 3
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 2 3
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 3 3
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 4 3
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 5 3
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.ramb_tile 6 3
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000

.logic_tile 7 3
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 8 3
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 9 3
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 10 3
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 11 3
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 12 3
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 13 3
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 14 3
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000010100000000000000000000000000000000000000000000000
000001000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 15 3
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 16 3
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 17 3
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000010100000000000000000000000000000000000000000000000
000001000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 18 3
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000010000000000000000000000000000000000000000000000000

.ramb_tile 19 3
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000

.logic_tile 20 3
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 21 3
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000010000000000000000000000000000000000000000000000000

.logic_tile 22 3
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 23 3
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 24 3
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.ipcon_tile 25 3
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000

.ipcon_tile 0 4
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000010000000000000000000000000000110000110000001000
000000010000000000000000000000000000110000110000000000
000000010000000000000000000000000000110000110000001000
000000010000000000000000000000000000110000110000000000
000000010000000000000000000000000000110000110000001000
000000010000000000000000000000000000110000110000000000
000000010000000000000000000000000000110000110000001000
000000010000000000000000000000000000110000110000000000

.logic_tile 1 4
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000

.logic_tile 2 4
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000

.logic_tile 3 4
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000

.logic_tile 4 4
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000

.logic_tile 5 4
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000

.ramt_tile 6 4
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000010000000000000000000000000000000000
000000010000000000000000000000000000000000
000000010000000000000000000000000000000000
000000010000000000000000000000000000000000
000000010000000000000000000000000000000000
000000010000000000000000000000000000000000
000000010000000000000000000000000000000000
000000010000000000000000000000000000000000

.logic_tile 7 4
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000

.logic_tile 8 4
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000

.logic_tile 9 4
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000

.logic_tile 10 4
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000

.logic_tile 11 4
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000

.logic_tile 12 4
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000

.logic_tile 13 4
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000

.logic_tile 14 4
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000

.logic_tile 15 4
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000

.logic_tile 16 4
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000

.logic_tile 17 4
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000

.logic_tile 18 4
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000

.ramt_tile 19 4
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000010000000000000000000000000000000000
000000010000000000000000000000000000000000
000000010000000000000000000000000000000000
000000010000000000000000000000000000000000
000000010000000000000000000000000000000000
000000010000000000000000000000000000000000
000000010000000000000000000000000000000000
000000010000000000000000000000000000000000

.logic_tile 20 4
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000

.logic_tile 21 4
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000

.logic_tile 22 4
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000

.logic_tile 23 4
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000

.logic_tile 24 4
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000

.ipcon_tile 25 4
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000010000000000000000000000000000110000110000001000
000000010000000000000000000000000000110000110000000000
000000010000000000000000000000000000110000110000001000
000000010000000000000000000000000000110000110000000000
000000010000000000000000000000000000110000110000001000
000000010000000000000000000000000000110000110000000000
000000010000000000000000000000000000110000110000001000
000000010000000000000000000000000000110000110000000000

.dsp0_tile 0 5
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000010000000000000000000000000000110000110000001000
000000010000000000000000000000000000110000110000000000
000000010000000000000000000000000000110000110000001000
000000010000000000000000000000000000110000110000000000
000000010000000000000000000000000000110000110000001000
000000010000000000000000000000000000110000110000000000
000000010000000000000000000000000000110000110000001000
000000010000000000000000000000000000110000110000000000

.logic_tile 1 5
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000

.logic_tile 2 5
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000

.logic_tile 3 5
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000

.logic_tile 4 5
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000

.logic_tile 5 5
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010110000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000

.ramb_tile 6 5
000000000000000000000000000000000000000000
000000000100000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000010000000000000000000000000000000000
000000010000000000000000000000000000000000
000000010000000000000000000000000000000000
000000010000000000000000000000000000000000
000000010000000000000000000000000000000000
000000010000000000000000000000000000000000
000000010000000000000000000000000000000000
000000010000000000000000000000000000000000

.logic_tile 7 5
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000

.logic_tile 8 5
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000

.logic_tile 9 5
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000

.logic_tile 10 5
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000

.logic_tile 11 5
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000

.logic_tile 12 5
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000

.logic_tile 13 5
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000

.logic_tile 14 5
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000

.logic_tile 15 5
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000

.logic_tile 16 5
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000

.logic_tile 17 5
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000

.logic_tile 18 5
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000

.ramb_tile 19 5
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000010000000000000000000000000000000000
000000010000000000000000000000000000000000
000000010000000000000000000000000000000000
000000010000000000000000000000000000000000
000000010000000000000000000000000000000000
000000010000000000000000000000000000000000
000000010000000000000000000000000000000000
000000010000000000000000000000000000000000

.logic_tile 20 5
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000

.logic_tile 21 5
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000

.logic_tile 22 5
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000

.logic_tile 23 5
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000

.logic_tile 24 5
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000

.dsp0_tile 25 5
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000010000000000000000000000000000110000110000001000
000000010000000000000000000000000000110000110000000000
000000010000000000000000000000000000110000110000001000
000000010000000000000000000000000000110000110000000000
000000010000000000000000000000000000110000110000001000
000000010000000000000000000000000000110000110000000000
000000010000000000000000000000000000110000110000001000
000000010000000000000000000000000000110000110000000000

.dsp1_tile 0 6
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000

.logic_tile 1 6
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 2 6
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 3 6
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 4 6
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 5 6
000000100000000000000000000000000000000000000000000000
000001000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.ramt_tile 6 6
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000

.logic_tile 7 6
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 8 6
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 9 6
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 10 6
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 11 6
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 12 6
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 13 6
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 14 6
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 15 6
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 16 6
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 17 6
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 18 6
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.ramt_tile 19 6
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000

.logic_tile 20 6
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 21 6
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 22 6
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 23 6
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 24 6
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.dsp1_tile 25 6
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000

.dsp2_tile 0 7
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000

.logic_tile 1 7
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 2 7
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 3 7
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 4 7
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 5 7
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.ramb_tile 6 7
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000

.logic_tile 7 7
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 8 7
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 9 7
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 10 7
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 11 7
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 12 7
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 13 7
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 14 7
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000001010000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 15 7
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 16 7
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 17 7
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000001010000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 18 7
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.ramb_tile 19 7
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000

.logic_tile 20 7
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 21 7
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 22 7
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 23 7
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 24 7
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.dsp2_tile 25 7
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000

.dsp3_tile 0 8
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000

.logic_tile 1 8
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 2 8
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 3 8
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 4 8
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 5 8
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.ramt_tile 6 8
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000

.logic_tile 7 8
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 8 8
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 9 8
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 10 8
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 11 8
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 12 8
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 13 8
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 14 8
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 15 8
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 16 8
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 17 8
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 18 8
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.ramt_tile 19 8
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000

.logic_tile 20 8
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 21 8
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 22 8
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 23 8
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 24 8
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.dsp3_tile 25 8
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000

.ipcon_tile 0 9
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000

.logic_tile 1 9
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 2 9
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 3 9
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 4 9
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 5 9
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000001000000000000000000000000000000000000000000
000000000000100000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.ramb_tile 6 9
000000000000000000000000000000000000000000
000000000100000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000

.logic_tile 7 9
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 8 9
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 9 9
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 10 9
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 11 9
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 12 9
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 13 9
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 14 9
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 15 9
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 16 9
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 17 9
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 18 9
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.ramb_tile 19 9
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000

.logic_tile 20 9
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 21 9
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 22 9
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 23 9
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 24 9
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.ipcon_tile 25 9
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000

.dsp0_tile 0 10
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000

.logic_tile 1 10
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 2 10
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 3 10
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 4 10
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 5 10
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000010000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.ramt_tile 6 10
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000

.logic_tile 7 10
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 8 10
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 9 10
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 10 10
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 11 10
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 12 10
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 13 10
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 14 10
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 15 10
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 16 10
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 17 10
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 18 10
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.ramt_tile 19 10
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000

.logic_tile 20 10
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 21 10
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 22 10
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 23 10
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 24 10
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.dsp0_tile 25 10
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000

.dsp1_tile 0 11
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000

.logic_tile 1 11
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 2 11
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 3 11
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 4 11
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 5 11
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.ramb_tile 6 11
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000

.logic_tile 7 11
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 8 11
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 9 11
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 10 11
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 11 11
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 12 11
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 13 11
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 14 11
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000001000000000000000000000000000000000000000000
000000000000100000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 15 11
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 16 11
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 17 11
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000001000000000000000000000000000000000000000000
000000000000100000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 18 11
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000100000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.ramb_tile 19 11
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000

.logic_tile 20 11
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 21 11
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000100000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 22 11
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 23 11
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 24 11
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.dsp1_tile 25 11
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000

.dsp2_tile 0 12
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000

.logic_tile 1 12
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 2 12
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 3 12
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 4 12
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 5 12
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.ramt_tile 6 12
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000

.logic_tile 7 12
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 8 12
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 9 12
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 10 12
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 11 12
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 12 12
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 13 12
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 14 12
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 15 12
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 16 12
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 17 12
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 18 12
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.ramt_tile 19 12
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000

.logic_tile 20 12
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 21 12
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 22 12
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 23 12
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 24 12
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.dsp2_tile 25 12
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000

.dsp3_tile 0 13
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000

.logic_tile 1 13
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 2 13
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 3 13
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 4 13
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 5 13
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000001010000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.ramb_tile 6 13
000000000000000000000000000000000000000000
000000001010000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000

.logic_tile 7 13
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 8 13
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 9 13
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 10 13
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 11 13
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 12 13
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 13 13
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 14 13
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 15 13
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 16 13
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 17 13
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 18 13
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.ramb_tile 19 13
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000

.logic_tile 20 13
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 21 13
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 22 13
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 23 13
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 24 13
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.dsp3_tile 25 13
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000

.ipcon_tile 0 14
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000010000000000000000000000000000110000110000001000
000000010000000000000000000000000000110000110000000000
000000010000000000000000000000000000110000110000001000
000000010000000000000000000000000000110000110000000000
000000010000000000000000000000000000110000110000001000
000000010000000000000000000000000000110000110000000000
000000010000000000000000000000000000110000110000001000
000000010000000000000000000000000000110000110000000000

.logic_tile 1 14
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000

.logic_tile 2 14
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000

.logic_tile 3 14
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000

.logic_tile 4 14
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000

.logic_tile 5 14
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000010010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000

.ramt_tile 6 14
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000010000000000000000000000000000000000
000000010000000000000000000000000000000000
000000010000000000000000000000000000000000
000000010000000000000000000000000000000000
000000010000000000000000000000000000000000
000000010000000000000000000000000000000000
000000010000000000000000000000000000000000
000000010000000000000000000000000000000000

.logic_tile 7 14
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000

.logic_tile 8 14
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000

.logic_tile 9 14
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000

.logic_tile 10 14
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000

.logic_tile 11 14
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000

.logic_tile 12 14
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000

.logic_tile 13 14
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000

.logic_tile 14 14
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000

.logic_tile 15 14
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000

.logic_tile 16 14
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000

.logic_tile 17 14
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000

.logic_tile 18 14
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000

.ramt_tile 19 14
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000010000000000000000000000000000000000
000000010000000000000000000000000000000000
000000010000000000000000000000000000000000
000000010000000000000000000000000000000000
000000010000000000000000000000000000000000
000000010000000000000000000000000000000000
000000010000000000000000000000000000000000
000000010000000000000000000000000000000000

.logic_tile 20 14
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000

.logic_tile 21 14
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000

.logic_tile 22 14
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000

.logic_tile 23 14
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000

.logic_tile 24 14
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000

.ipcon_tile 25 14
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000

.dsp0_tile 0 15
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000010000000000000000000000000000110000110000001000
000000010000000000000000000000000000110000110000000000
000000010000000000000000000000000000110000110000001000
000000010000000000000000000000000000110000110000000000
000000010000000000000000000000000000110000110000001000
000000010000000000000000000000000000110000110000000000
000000010000000000000000000000000000110000110000001000
000000010000000000000000000000000000110000110000000000

.logic_tile 1 15
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000

.logic_tile 2 15
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000

.logic_tile 3 15
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000

.logic_tile 4 15
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000

.logic_tile 5 15
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000

.ramb_tile 6 15
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000010000000000000000000000000000000000
000000010000000000000000000000000000000000
000000010000000000000000000000000000000000
000000010000000000000000000000000000000000
000000010000000000000000000000000000000000
000000010000000000000000000000000000000000
000000010000000000000000000000000000000000
000000010000000000000000000000000000000000

.logic_tile 7 15
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000

.logic_tile 8 15
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000

.logic_tile 9 15
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000

.logic_tile 10 15
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000

.logic_tile 11 15
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000

.logic_tile 12 15
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000

.logic_tile 13 15
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000

.logic_tile 14 15
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000010000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000

.logic_tile 15 15
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000

.logic_tile 16 15
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000

.logic_tile 17 15
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000010000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000

.logic_tile 18 15
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000

.ramb_tile 19 15
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000010000000000000000000000000000000000
000000010000000000000000000000000000000000
000000010000000000000000000000000000000000
000000010000000000000000000000000000000000
000000010000000000000000000000000000000000
000000010000000000000000000000000000000000
000000010000000000000000000000000000000000
000000010000000000000000000000000000000000

.logic_tile 20 15
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000

.logic_tile 21 15
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000

.logic_tile 22 15
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000

.logic_tile 23 15
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000

.logic_tile 24 15
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000

.dsp0_tile 25 15
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000010000000000000000000000000000110000110000001000
000000010000000000000000000000000000110000110000000000
000000010000000000000000000000000000110000110000001000
000000010000000000000000000000000000110000110000000000
000000010000000000000000000000000000110000110000001000
000000010000000000000000000000000000110000110000000000
000000010000000000000000000000000000110000110000001000
000000010000000000000000000000000000110000110000000000

.dsp1_tile 0 16
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000

.logic_tile 1 16
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 2 16
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 3 16
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 4 16
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 5 16
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.ramt_tile 6 16
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000

.logic_tile 7 16
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 8 16
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 9 16
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 10 16
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 11 16
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 12 16
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 13 16
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 14 16
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 15 16
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 16 16
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 17 16
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 18 16
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.ramt_tile 19 16
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000

.logic_tile 20 16
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 21 16
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 22 16
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 23 16
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 24 16
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.dsp1_tile 25 16
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000

.dsp2_tile 0 17
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000

.logic_tile 1 17
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 2 17
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 3 17
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 4 17
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 5 17
000010100000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.ramb_tile 6 17
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000001010000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000

.logic_tile 7 17
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 8 17
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 9 17
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 10 17
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 11 17
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 12 17
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 13 17
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 14 17
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 15 17
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 16 17
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 17 17
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 18 17
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.ramb_tile 19 17
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000

.logic_tile 20 17
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 21 17
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 22 17
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 23 17
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 24 17
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.dsp2_tile 25 17
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000

.dsp3_tile 0 18
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000

.logic_tile 1 18
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 2 18
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 3 18
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 4 18
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 5 18
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000010000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.ramt_tile 6 18
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000

.logic_tile 7 18
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 8 18
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 9 18
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 10 18
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 11 18
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 12 18
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 13 18
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 14 18
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 15 18
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 16 18
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 17 18
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 18 18
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.ramt_tile 19 18
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000

.logic_tile 20 18
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 21 18
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 22 18
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 23 18
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 24 18
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.dsp3_tile 25 18
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000

.ipcon_tile 0 19
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000

.logic_tile 1 19
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 2 19
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 3 19
000000000000000000000000000000000000000000001000000000
000000000000000000000010110000001001000000000000001000
000000000000000001100000010011101110000011111000000000
000000000000000000000010000000101100000011110000000000
000000000000000000000110000000001110000011111000000000
000000000000000000000000000000011101000011110000000000
000000000000000000000110000101001111000011111000000000
000000000000000000000000000000111101000011110000000000
000000000000000001100000010011111111000011111000000000
000000000000000000000010000000101100000011110000000000
000000000000001000000011110011111111000011111000000000
000000000000000001000111010000101000000011110000000000
000000000000000101000010100011111111000011111000000000
000000000000000000000010100000111001000011110000000000
000000000000000101000010100101111111000011111000000000
000000000000000101000010100000111101000011110000000000

.logic_tile 4 19
000000000000000101000010101101001100100000000000000000
000000000000000000100100001101111100000000000000000000
000000000000000000000010100000000000000000000000000000
000000000000000000000110110000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000010110000000000000000000000000000
000000000000000101000110001001111011100000000000000000
000000000000001101100000000101101001000000000000000000
000000000000001000000110000000000000000000000000000000
000000000000000011000000000000000000000000000000000000
000000000000001000000000000000000000000000000000000000
000000000000000011000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000011100000000000000000000000
000000000000000000000000000001001001000110000000000000

.logic_tile 5 19
000000000000000000000000000000000000000000001000000000
000010000000000000000000000000001110000000000000001000
000000000000000000000000000011000000000000001000000000
000000000000000000000000000000100000000000000000000000
000000000000000000000000000011000001000000001000000000
000000000000000000000000000000101111000000000000000000
000000000000000000000000000011100000000000001000000000
000000000000000000000000000000000000000000000000000000
000000000000000011100010100000000001000000001000000000
000000000000000000000110110000001110000000000000000000
000000001100000000000010100000000001000000001000000000
000000000000001101000100000000001111000000000000000000
000000000000000101000000000011100000000000001000000000
000000000000000000100000000000100000000000000000000000
000000000000000101000111000000000000000000001000000000
000000000000000000100110110000001100000000000000000000

.ramb_tile 6 19
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000

.logic_tile 7 19
000000000000000000000000000011000000000000001000000000
000000000000000000000000000000100000000000000000001000
000000000000000000000000010111100000000000001000000000
000000000000000000000011010000001110000000000000000000
000000000000000000000000000111000001000000001000000000
000000000000000111000011100000001111000000000000000000
000000000000000000000000000000000000000000001000000000
000000000000000000000000000000001010000000000000000000
000000000000000000000111000011100000000000001000000000
000000000000000000000000000000100000000000000000000000
000000000000000000000010000111000000000000001000000000
000000000000000000000000000000000000000000000000000000
000000000000000001000000000101000000000000001000000000
000000000000001111000000000000100000000000000000000000
000000000000000001000010000001100000000000001000000000
000000000000000000000000000000100000000000000000000000

.logic_tile 8 19
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 9 19
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 10 19
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 11 19
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 12 19
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 13 19
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000001100000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 14 19
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000010000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 15 19
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 16 19
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 17 19
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000010000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 18 19
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.ramb_tile 19 19
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000

.logic_tile 20 19
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 21 19
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 22 19
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 23 19
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 24 19
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.ipcon_tile 25 19
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000

.ipcon_tile 0 20
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000

.logic_tile 1 20
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 2 20
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 3 20
000000000000001001100110000111101110000011111000000000
000010000000000001000110000000001000000011110000010000
001000000000000000000000000011001001011100000000000000
100000000000000000000000001011001010111100000000000000
010000000000000000000000000111000000010110100000000000
010000000000001111000000000000100000010110100000000000
000000000001011000000010100101100000101001010000000000
000000000000100001000100000001101010100000010001000000
000000000000000000000110110111001000000000000000000000
000000000000000101000010100111111101000100000000000000
000000000000000000000000000000000000000000100100000000
000000000000000000000000000000001000000000001000000000
000000000000000101100000000000000000000000000000000000
000000000000000101000010100000000000000000000000000000
010010000000000000000000000000000000000000000000000000
100001000000001111000000000000000000000000000000000000

.logic_tile 4 20
000000000000000000000110000101000000000000001000000000
000000000000000000000010110000100000000000000000001000
001000000000000001100110001101001000010100001110000001
100000000000000000000000000011010000000001011011100101
110000000000000001100000001000001000000100101110000001
110000000000000000000010110111001101001000011011000001
000000000000000000000000001000001000000100101110000001
000000000000000000000000000011001001001000011000000001
000001000000000000000000011000001001000100101100000101
000010000000000000000010000111001100001000011010000111
000000000000001101000000001000001001000100101100000101
000000000000000001100000000011001000001000011010000011
000000000000000000000011001111101000010100001100000000
000000000000000000000000000111100000000001011010000111
010000000000000101000000011000001001000100101100000000
100000000000000000100010000011001001001000011010000111

.logic_tile 5 20
000000000000000000000000010000001000000100000110000000
000000000000000000000011100011001001001000000000010000
001000000001000000000000000000000000000000000000000000
100000000000100000000000000000000000000000000000000000
010000000000000000000111100000000000000000000000000000
110000000000000000000100000000000000000000000000000000
000000001110000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000001000000000000000000000000000000000000000
000000000000001001000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000010100000000000000000000000000000000000000000000000
010010000000000000000000000000000000000000000000000000
100000000000000000000000000000000000000000000000000000

.ramt_tile 6 20
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000010000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000010100000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000

.logic_tile 7 20
000000000000000000000000000000000000000000001000000000
000000000000000000000000000000001111000000000000010000
000000000000000000000000000000001000111100001000000000
000000000000000000000000000000000000111100000001000000
000010000001010000000000000000000000000000000000000000
000001000000100000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000010000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000001110000000000000000000000000000000000000000000
000000100001000000000000000000000000000000000000000000
000000001000000000000000000000000000000000000000000000
000000000000000000000010000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 8 20
000000000001010000000000000000000000000000000000000000
000000000000110000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000010000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000001110000000000000000000000000000000000000000000
000000100000000000000000000000000000000000000000000000
000000001000000000000000000000000000000000000000000000
000000000001010000000000000000000000000000000000000000
000000000000100000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000010100000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000001110000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000010000000000000000000000000000000000000000000

.logic_tile 9 20
000000000000000001100110000000000001000000001000000000
000000000000000000000000000000001011000000000000001000
000000000001000001100110000000001100000011111000000011
000000000000001001000000000000001000000011110000000001
000000000000000000000000000011001110000011111000000000
000000000000000000000010010000001101000011110000000000
000000000000000000000111100000001110000011111000000000
000000000000000000000000000000011001000011110000000000
000000000000000111100000010111111110000011111000000000
000000000000000101100010000000011110000011110000000000
000000000000000000000000010000011001000011111000000000
000000000000001111000010000000001000000011110000000000
000000000000000111100111000000001011000011111000000000
000000000000001111100000000000011101000011110000000000
000000000000001000000000000000011101000011111000000000
000000000000000001000011110000001001000011110000000000

.logic_tile 10 20
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000001000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 11 20
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000001000000000000000000000000000000000000000000000000
000010100000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000001100000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000001000000000000000000000000000000000000000000000000
000010100000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 12 20
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 13 20
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 14 20
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 15 20
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 16 20
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 17 20
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 18 20
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000010000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.ramt_tile 19 20
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000

.logic_tile 20 20
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 21 20
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000010000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 22 20
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 23 20
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 24 20
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.ipcon_tile 25 20
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000

.ipcon_tile 0 21
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000

.logic_tile 1 21
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 2 21
000000000000000000000110010101100000000000001000000000
000000000000001001000010000000000000000000000000001000
001000000000000000000000000000011000000100101110000001
100000000000001101000000001011001100001000011010000100
000000000000000000000000000000001000000100101100000001
000000000000000000000000000001001001001000011000100101
000000000000000000000000000000001000000100101110000001
000000000000001101000000001011001001001000011000100101
000000000010000001100010000111101000010100001110000101
000000000000000000000100000001000000000001011000000101
000000000001010000000110010111101000010100001110000111
000000000000100000000010001011000000000001011010000101
000000000000000000000000000000001001000100101100000101
000000000000000000000000000001001101001000011010000111
010000000000001001100000000000001001000100101100000111
100000000000000001000000001011001101001000011000100011

.logic_tile 3 21
000000000000000001000000010001100000000000001000000000
000000000000000000100011110000000000000000000000001000
000000000000001001100000010001100000000000001000000000
000000000000000001100010010000100000000000000000000000
000000000000000101000000000000000001000000001000000000
000000000000000000000000000000001011000000000000000000
000000000000000101000110000011000000000000001000000000
000000000000000000000100000000000000000000000000000000
000000000000001000000000000111001000111100001000000000
000000000000000101000011100000100000111100000000000000
000000000000000000000000000101001000010100000000000000
000000000000000000000000000000000000010100000000000000
000000000000000000000000001000000000000110000010000000
000000000000000000000010000101001001001001000010000000
000000000000000000000000000001101100111100000000000000
000000000000000000000000000001010000111101010000000010

.logic_tile 4 21
000000000000100000000000000001101000010100000100100001
000000000001010000000011110011000000000010101011010111
001000000000000101100000000000000000000000000000000000
100000000000100000000000000000000000000000000000000000
010000000000000000000000010001101010101011110110100000
010000000000000000000010000000010000101011111010100101
000010100001000111000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000001000000000010000000001110110110000000010
000000000000000001000011011011001010111001110000100000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
010000000000000000000000000000000000000000000000000000
100000000000000000000000000000000000000000000000000000

.logic_tile 5 21
000000000000100000000000000000000000000000000000000000
000000000001010000000000000000000000000000000000000000
000000100000010000000000000000000000000000000000000000
000000001000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000001100000000000000000000000000000000000000000000
000000100000000000000000000000000000000000000000000000
000001001100000000000000000000000000000000000000000000
000001000000100000000000000000000000000000000000000000
000010100001010000000000000000000000000000000000000000
000010000000010000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000001100000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000100000000000000000000000000000000000000000000000
000000000100100000000000000000000000000000000000000000

.ramb_tile 6 21
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000100000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000001110000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000100000000000000000000000000000
000000000000010000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000

.logic_tile 7 21
000000000000000000000000000000000000000000000000000000
000000000000000001000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000010100000000000000010000000000000000000000000000000
000001000000000000000100000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000011100000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000001100000000001011101001000100000000000
000000000000001001000000001111001111100010000000000000
000000000000000000000000000011101101100001000010000000
000000000000000000000011111101011110000000000000000000
000000000000000001000000000000000000000000000000000000
000000000000000000000010000000000000000000000000000000

.logic_tile 8 21
000000000000000000000000000111000001000000001000000000
000000000000000000000000000000001000000000000000001000
000000000001010111000000000101000000000000001000000000
000001000000101111000011100000001111000000000000000000
000000001000000001100000000011000001000000001000000000
000000000000000000100000000000001001000000000000000000
000000000000000000000000000111100000000000001000000000
000000001000000000000000000000101101000000000000000000
000010100000000111000010100111100001000000001000000000
000001000000000000000100000000001100000000000000000000
000000000000000101000010110011100001000000001000000000
000000000000001101100111010000101100000000000000000000
000000000000000000000111100111111000000011111000000000
000000000000001101000111100000101111000011110000000000
000000000000001111100111110111100001000000001000000000
000000000000001011100110000000001101000000000000000000

.logic_tile 9 21
000000000000000000000000000101011000000011111000000000
000000000000000000000000000000010000000011110000010000
000000000000000000000111000000001000111100001000000000
000000000000000000000100000000000000111100000000000000
000000000000001000000000000000000000000000000000000000
000000000000000001000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000100000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000001000000000000000000000000000000000000000000000

.logic_tile 10 21
000000000000001000000000001011101101111001010100000001
000000000000001111000000001001001011101001000001000100
001000000000000000000000000000000000000000000000000000
100000000000000000000011110000000000000000000000000000
010000000000000101100110000000000000000000000000000000
110000000000000111000000000000000000000000000000000000
000000000000000101000011101101111000010111110000000000
000000000010000000100100001111110000101001010000000000
000000000000000101100000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000010000000000001100000000101111100001100110000000000
000000000000000001000000000111000000110011000000000000
000000000000001000000000000000001010000010110000000000
000000000000000001000000000001001010000001110000000000
010000000000000000000000010000000000000000000000000000
100000000000000000000010000000000000000000000000000000

.logic_tile 11 21
000000000000000000000000000000000001000000001000000000
000000000000000000000000000000001110000000000000001000
000000000000010000000010100000011110001100111000000000
000000000000101101000100000000001010110011000000000000
000000000000001101000010100001101000001100111000000000
000000000000000101100110110000100000110011000000000000
000000000000000000000000000101001000001100111000000000
000000000000000000000010110000000000110011000000000000
000000000000000000000000000000001001001100111000000000
000000000000000000000000000000001000110011000000000000
000000000000000000000000000101001000001100111000000000
000000000000000000000000000000100000110011000000000000
000000000000000000000000000101001000001100111000000000
000000000000000000000000000000100000110011000000000000
000000000000000101000000000000001001001100111000000000
000000000000000000100000000000001011110011000000000000

.logic_tile 12 21
000000000000000000000000000011100000000000001000000000
000000000000000000000000000000100000000000000000001000
000000000000000000000000000111000000000000001000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000111100001000000001000000000
000000000000000000000000000000101100000000000000000000
000000000000000000000000000111000001000000001000000000
000000000000000000000000000000101111000000000000000000
000000000000000000000000000000000000000000001000000000
000000000000000000000010110000001101000000000000000000
000000000000000000000010100011100000000000001000000000
000000000000001101000110110000100000000000000000000000
000000000000000101000010100000000001000000001000000000
000000000000000000100100000000001110000000000000000000
000000000000000101000000000000001000111100001010000000
000000000000000000100010000000000000111100000000000000

.logic_tile 13 21
000000000000000000000011100000000000000000000000000000
000000000000000000000100000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
100000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000001101000000000000000000000000000000000000
000000000000000111000000000000000000000000000000000000
000000000001000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000010000100110000000
000000000000000000000000001001001010100000010001000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
010000000000000000000000000000000000000000000000000000
110000000000000000000000000000000000000000000000000000

.logic_tile 14 21
000000000000000000000000000000001010000001010110000000
000000000000000000000000001101010000000010100000000000
001000000000000000000000000000000000000000000000000000
100000000000001111000000000000000000000000000000000000
000000000010000000000010100000000000000000000000000000
000000000000000000000111110000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
010000000000000000000000000000000000000000000000000000
010000000000000000000000000000000000000000000000000000

.logic_tile 15 21
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 16 21
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 17 21
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000010100000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 18 21
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000100000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.ramb_tile 19 21
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000

.logic_tile 20 21
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 21 21
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000010000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 22 21
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 23 21
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 24 21
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.ipcon_tile 25 21
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000

.ipcon_tile 0 22
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000

.logic_tile 1 22
000000000000000000000000010111100000000000001000000000
000000000000000000000010010000000000000000000000001000
000000000000000001100110010101000000000000001000000000
000000001110000000100110010000000000000000000000000000
000000000000000001100110000000000000000000001000000000
000000000000000000100100000000001001000000000000000000
000000000000001000000111100101000000000000001000000000
000000000000001001000100000000101100000000000000000000
000000000000000111000000000101100000000000001000000000
000000000000000000100000000000000000000000000000000000
000000000000000000000000000000000001000000001000000000
000000000000000000000000000000001000000000000000000000
000000000000000000000000000000000001000000001000000000
000000000000000000000000000000001001000000000000000000
000000000001011000000000000101100001000000001000000000
000000001100100101000000000000101001000000000000000000

.logic_tile 2 22
000000000000000001100000001000001000000100101110000001
000000000000000000000000000101001100001000011000010100
001000100001001000000000000101101000010100000110000001
100001000000100001000000000001000000000010101000000101
000000000000100000000000000000000000000000000000000000
000000000001010000000000000000000000000000000000000000
000000000000000101000000000000000000000000000000000000
000000000000000000100000000000000000000000000000000000
000000000000001000000000001000000001110110110100000010
000000000000000001000000000001001010111001111011000111
000000000000010000000000000000000000000000000000000000
000000000000100000000000000000000000000000000000000000
000001000000000000000000000000000000000000000000000000
000010100000000000000000000000000000000000000000000000
010000000001010000000000000000000000000000000000000000
100000000000000000000000000000000000000000000000000000

.logic_tile 3 22
000001000000100000000110010101000000000000001000000000
000010100001010000000010000000101100000000000000001000
000000100111011111100000010111000001000000001000000000
000001001010000001000010000000101000000000000000000000
000000100000000000000000010011011110000011111000000000
000000000000000001000010010000001001000011110000000000
000000000001000001100110000111101100000011111000000000
000000000000100001000010000000011001000011110000000000
000001000000001011100110110101001101000011111000000000
000010100000000111100010100000011000000011110000000000
000010000001011101100000010101111100000011111000000000
000000000000000101000010100000001111000011110000000000
000000000000000000000111100101111101000011111000000000
000000000000000000000010000000001001000011110000000000
000000000001000011100000000101111101000011111000000000
000000000010100101000000000000111011000011110000000000

.logic_tile 4 22
000000000000000111100000010000000000000000001000000000
000000000000000000100011100000001100000000000000001000
000000000000001111100000000111000000000000001000000000
000000001110000111100000000000001000000000000000000000
000001001110000000000000000101001000001100111000000000
000010100000000000000011110000101110110011000000000000
000000000000000000000000010111001001001100111000000000
000000000000000000000011100000001011110011000000000000
000001000000010101100000000011001001001100111000000000
000000101000000001000000000000001000110011000000000000
000000000000000000000000000111001001001100111000000000
000000001100000000000000000000001000110011000000000000
000000000000000101100000000111001000001100111000000000
000000000000000001000000000000001110110011000000000000
000000000110000000000000000001001000001100111000000000
000000000000000000000000000000101100110011000000000000

.logic_tile 5 22
000000000000000001100000000000000001000000001000000000
000000000000000000000000000000001110000000000000001000
000000100000000000000000000101000000000010101010100000
000000000000000000000000000000001110000001010011100101
000001000000000001100000000111000000000000001000000000
000000100000000000000000000000101010000000000000000000
000000000000000000000000000011000000000000001000000000
000000000000000000000000000000001000000000000000000000
000000001110001000000000000000000000000000001000000000
000000000000101111000000000000001111000000000000000000
000000000000101000000000000011100000000000001000000000
000000001011001111000010010000100000000000000000000000
000010100000000000000010000111100000000000001000000000
000000000000001111000011110000100000000000000000000000
000000001010110111100000000011100000000000001000000000
000000000010000000100011110000001000000000000000000000

.ramt_tile 6 22
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000001000000000000000000000000000000000000
000010000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000

.logic_tile 7 22
000000000110000111100011110101111000000011111010000001
000000000000001111100111100000111100000011110000001001
000000000110001001100011110001100000000000001000000000
000000000000001111000110010000001000000000000000000000
000000000000001000000111100001000000000000001000000000
000010000000000111000110000000101011000000000000000000
000001101110001111000111110111011010000011111000000000
000010000000000001000111100000111011000011110000000000
000000000000001000000111100101101100000011111000000000
000000000000000001000000000000011000000011110000000000
000000000000000000000110000001001111000011111000000000
000000000001000000000000000000101000000011110000000000
000000000000000111000110000101000001000000001000000000
000000000000000000100000000000001001000000000000000000
000000000000000111000000000101111111000011111000000000
000000000000000000100000000000001101000011110000000000

.logic_tile 8 22
000000000000010000000000000011100000000000001000000000
000010100001010000000000000000001100000000000000010000
000000100000100000000000000000000001000000001000000000
000000001111000000000000000000001011000000000000000000
000000000000000000000000000101100000000000001000000000
000000000000000000000000000000100000000000000000000000
000010100000010000000000010000000001000000001000000000
000001000000100000000011010000001011000000000000000000
000001000000010000000000000101100000000000001000000000
000010000000001101000000000000100000000000000000000000
000000000000000011100000000000000001000000001000000000
000000001110000000100000000000001011000000000000000000
000000000000000000000000000101100000000000001000000000
000000000000100000000000000000100000000000000000000000
000010101110010000000000000000000001000000001000000000
000001001100100000000000000000001011000000000000000000

.logic_tile 9 22
000000000000000000000111100001000000000000001000000000
000000000000101111000100000000101110000000000000001000
000000001110000111100111110001100001000000001000000000
000000000000000000000011010000101000000000000000000000
000000100000100000000011100111000000000000001000000000
000010100000010000000100000000101000000000000000000000
000000000000100111000111000101101100000011111000000000
000001000001010000000111110000101101000011110000000000
000001000000001111100110000111101100000011111000000000
000010000000000011000000000000001011000011110000000000
000000000000100000000000000111101111000011111000000000
000000000001010000000000000000011011000011110000000000
000000000000000011100111110111100001000000001000000000
000000000000000000000011000000101010000000000000000000
000000000000101001100010100111100001000000001000000000
000000001101010001000010100000101001000000000000000000

.logic_tile 10 22
000000000001001000000000000000000000000000000000000000
000000000000000111000000000000000000000000000000000000
001000000000000000000000000111101110001100110000000000
100000000000000000000000000000101010110011000011000000
010000000000011000000010100000000000000000000000000000
110000000010001111000000000000000000000000000000000000
000001000010000000000000000000000000000000000000000000
000010101110000000000000000000000000000000000000000000
000000000000100000000000000000000000000000000000000000
000000000000010000000000000000000000000000000000000000
000001000000000000000000000001000000000000000100000100
000010000000000000000000000000000000000001000011000000
000000000000000101100000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
010001001010000000000110100000000000000000000000000000
100010100000000000000000000000000000000000000000000000

.logic_tile 11 22
000000000000000000000010100000001001001100110000000000
000000001100000000000000000000001110110011000000010000
001011100000000101000010100101111110111001010100000000
100011101000000000000000001011111001010010100001100100
110000001100001000000000001111111011111001010110000000
110000000000000001000010101101111111101001001001100000
000000000000000000000110001101111111100000110110000000
000000000000000101000110100001111100110100111011100000
000000000000000000000110101101111111101100000100000010
000000000000000000000000001101001111111100011001000100
000000000000100101100110100101111110111001010110000010
000000000001000000000000000111111010010010100001000000
000000000010000000000110011011111001101000010100000110
000000000000000101000110101111111011101101011001000100
010001001110101001100111010101111110100000110100000111
100000100001000101000110101101111111110100110011000110

.logic_tile 12 22
000000000000000111100000010000000000000000001000000000
000000000000000000100010100000001101000000000000001000
000000000000001000000000000011000000000000001000000000
000000000000000101000000000000001000000000000000000000
000000000000000101100110100111001001001100111000000000
000000000000000000000000000000001011110011000000000000
000000000000000000000110110101001000001100111000000000
000000000000000000000010100000001110110011000000000000
000000000000001000000000010111001001001100111000000000
000000000000001111000011100000001000110011000000000000
000000000000000000000000000101001000001100111000000000
000000000000000000000000000000101110110011000000000000
000000000000101000000000000111001000001100111000000000
000010000000001111000000000000001001110011000000000000
000000000000000000000000000011001001001100111000000000
000000000000000000000000000000001011110011000000000000

.logic_tile 13 22
000000000000000000000000000101000000010110100100000000
000000000000000000000000000000100000010110100000000000
001001000000000000000000000000000000000000000000000000
100010100000000000000000000000000000000000000000000000
110000000000000000000000000000000000000000000000000000
010000000000000000000011100000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000100000000000000000000000000000000000000000
000000000001000000000000010000000000000000000000000000
000000000000000000000011100000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000001010000000000000000000000000000000000000000
000000000000100000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000010000000000000000000000000000000000000000000

.logic_tile 14 22
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
100000000000000000000000000000000000000000000000000000
110000000000000000000000000000000000000000000000000000
110000000000000000000000000000000000000000000000000000
000000000000000000000111000000011010000011110100000000
000000000000000000000100000000010000000011110000000000
000000000000000111100000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000111100000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000010110100000000100
000000000000000000000000000011000000101001010010000000

.logic_tile 15 22
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 16 22
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 17 22
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 18 22
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.ramt_tile 19 22
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000

.logic_tile 20 22
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 21 22
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 22 22
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 23 22
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 24 22
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.ipcon_tile 25 22
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000

.dsp0_tile 0 23
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000

.logic_tile 1 23
000000000000000001100000000101000000000000001000000000
000000000000001111100000000000001000000000000000010000
000000000000000000000000000000000000000000001000000000
000000000000000000000000000000001000000000000000000000
000000000000001000000000001011001000100011110000000000
000000000000001001000000000011101101000010110010000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000011100000000000000000000000000000
000000000000000000000010000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000001000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 2 23
000000000000000111000110000000000001000000001000000000
000000000000000000000000000000001001000000000000001000
000010000000010111100000000101100000000000001000000000
000000000000000000000011100000001010000000000000000000
000000000000000101000000000000000000000000001000000000
000000000000000101000000000000001010000000000000000000
000000000000000111100000000000001001111100001000000000
000000000100000000000000000000001000111100000000000000
000001000000000000000011101001001001011100000000000000
000010100000000000000000001011001100101000000000000000
000000000001010000000000000011111100000000000000000000
000000000000001111000010111001011000010000000000000010
000000000000000000000000000011011110111101010000000100
000000000000000000000000000000100000111101010000000000
000000000000001000000000000000011100101111110000000000
000000000100000001000000001011011001011111110010000000

.logic_tile 3 23
000000000000000000000000000101011000000011111000000000
000000000000000000000000000000011100000011110000010000
000010100001010000000110000000000000000000001000000000
000000000110000000000100000000001110000000000000000000
000000000000001000000000000111000000000000001000000000
000000000000000001000000000000000000000000000000000000
000000000000000000000000000000000000000000001000000000
000000000000000000000000000000001110000000000000000000
000001000000000000000000000111000000000000001000000000
000000100000000001000000000000000000000000000000000000
000000100000000000000000000000000000000000001000000000
000001001010000000000000000000001110000000000000000000
000000001110001000000000000111000000000000001000000000
000000000000000101000000000000000000000000000000000000
000010100000000000000000000000000000000000001000000000
000000001010000000000000000000001110000000000000000000

.logic_tile 4 23
000000000000001001100010100001001000111100001000000000
000000000000001011100010100000000000111100000000010100
000000000000000101000111000001001001001111110000000000
000000000110000101000010101101101011111111110010000000
000000000000000001000110000111111101100010000000000000
000000000000000001000010001011101001001000100000000000
000000001110000001100010110001011011100010000000000000
000000000000000001000010001001011010001000100000000000
000000000000000000000111000001000001001100110000000000
000000000000000001000010000101001110110011000000000000
000000000001011001000110001001101101110011000000000000
000000000000100001000000001001001000000000000000000000
000000000000000000000000011011101110100000000000000000
000000000100000000000010000101111011000000000000000000
000000000000000011100000000011101010000100010000000000
000000000000000000100010001011001010100010000000000000

.logic_tile 5 23
000001000000100101000000000001000000000000001000000000
000010101001000000000000000000001101000000000000010000
000000000000000000000000000011100000000000001000000000
000010000000000000000000000000100000000000000000000000
000000001100000000000000000101101001010000000000000000
000000000000100000000000000000101010010000000000000001
000000000000000111100000010000000000000000000000000000
000000000000000000100011010000000000000000000000000000
000001000000100011100000010000000000000000000000000000
000010100001000000100011100000000000000000000000000000
000000000001000000000000000000000000000000000000000000
000000000100000000000011110000000000000000000000000000
000001001100000000000000000011000001110110110000000001
000000100000000000000000000000001111110110110000000000
000000100000000000000010000000000000000000000000000000
000000000000000000000100000000000000000000000000000000

.ramb_tile 6 23
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000010000000000000000000000000000000000000
000001000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000

.logic_tile 7 23
000000000000000000000000000111001100000011111000000000
000000000000000000000000000000001110000011110000010000
000000000000000000000000000101000000000000001000000000
000000000000000000000000000000100000000000000000000000
000000000000000000000010000000000000000000001000000000
000000000000000000000000000000001011000000000000000000
000000000000000000000000000101000000000000001000000000
000000000000000000000000000000100000000000000000000000
000000000000010001000000000000000000000000001000000000
000000000000000000000000000000001011000000000000000000
000000000000000000000000000101000000000000001000000000
000000000000000000000000000000100000000000000000000000
000000000000001001000000000000000000000000001000000000
000000000000000001100000000000001011000000000000000000
000000000000000000000000000101000000000000001000000000
000000000000000000000000000000100000000000000000000000

.logic_tile 8 23
000000100000000000000000000000000000000000001000000000
000001000000000000000000000000001011000000000000010000
000010100000000000000000000101000000000000001000000000
000000000000000000000000000000100000000000000000000000
000011000000000000000011100000000000000000001000000000
000000000000000000000100000000001011000000000000000000
000000000000000000000000000101000000000000001000000000
000000000000000000000000000000100000000000000000000000
000000000000000000000000000000000000000000001000000000
000000000000000000000000000000001011000000000000000000
000000000000100000000000000101000000000000001000000000
000000000001000000000000000000100000000000000000000000
000010100000000000000000000000000000000000001000000000
000000000000000000000000000000001011000000000000000000
000000000000000000000000000101000000000000001000000000
000000000000000000000000000000100000000000000000000000

.logic_tile 9 23
000001000000010000000000000101000000000000001000000000
000010000000100000000000000000001100000000000000010000
000000001110000000000000000011100000000000001000000000
000000000010100000000000000000100000000000000000000000
000000100000000000000000000000000001000000001000000000
000000000000001111000000000000001101000000000000000000
000000100001100000000000000011100000000000001000000000
000000001001010000000000000000100000000000000000000000
000000000000010000000000000000000001000000001000000000
000000000000100101000000000000001101000000000000000000
000000000000000000000000000011100000000000001000000000
000001000000100000000011110000100000000000000000000000
000000000000000000000000000000000001000000001000000000
000000000000000000000000000000001101000000000000000000
000000100000000000000000000011100000000000001000000000
000000000000000000000000000000100000000000000000000000

.logic_tile 10 23
000000000000001000000010000001100001000000001000000000
000000000000001111000100000000101100000000000000001000
000000000000000000000011100011100000000000001000000000
000000000000000000000000000000101100000000000000000000
000000000000000001000000000011100000000000001000000000
000000000000000000000000000000101000000000000000000000
000000000000000000000000010101000000000000001000000000
000000000000000000000010000000001101000000000000000000
000000000000000101100110000111100000000000001000000000
000000000000000000000110010000001111000000000000000000
000000000000000001100010010111000001000000001000000000
000000001100000111100011010000001100000000000000000000
000000000000000001000010010101101001000011111000000000
000000000000000000100111110000111110000011110000000000
000000000001001001000110000111101100000011111000000000
000000000000101001100000000000111111000011110000000000

.logic_tile 11 23
000000000000000000000010000111100000000000001000000000
000000000100000000000100000000100000000000000000001000
000000000000000000000000000111001110000011111010000000
000000000000001001000010010000010000000011110001000001
000000000000000000000110000111101010000011111000000000
000000000000000000000010010000011101000011110000000000
000000000000000000000000010101011000000011111000000000
000000000000000000000010000000100000000011110000000000
000000000000000000000011110111101101000011111000000000
000000000000000000000110000000011100000011110000000000
000001001100001001100000000000011001000011111000000000
000000100000000001000010010000011100000011110000000000
000000000000000001100111000101101000000011111000000000
000000000000000000000000000000110000000011110000000000
000010000000011000000110000111111100000011111000000000
000000001010001011000010000000110000000011110000000000

.logic_tile 12 23
000000000000000000000000001000001001001100110000000000
000000000000000000000000000111001111110011000000010000
000000000000010000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000001100010000000000000000000000000000000
000000000000000000100100000000000000000000000000000000

.logic_tile 13 23
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000001000000100000000000000000000000000000000000000000
000000100001010000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 14 23
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 15 23
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 16 23
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 17 23
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 18 23
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.ramb_tile 19 23
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000

.logic_tile 20 23
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 21 23
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 22 23
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 23 23
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 24 23
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.dsp0_tile 25 23
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000

.dsp1_tile 0 24
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000

.logic_tile 1 24
000000000000000000000011100000000001000000001000000000
000000000000000000000110010000001010000000000000001000
001000000000000000000000000101100000000000001000000000
100000000000000000000000000000101001000000000000000000
010000000000000000000011100011000000000000001000000000
010000000000000000000100000000001011000000000000000000
000000000000000001000010000000000000000000001000000000
000000000000000000000000000000001101000000000000000000
000000000100000001000010000001000000000000001000000000
000000000000000001000010000000101100000000000000000000
000000000000000000000000000011000000000000001000000000
000000000000000000000000000000100000000000000000000000
000000000000000000000000000000001000111100001000000000
000000000000000000000000000000001011111100000000000000
010010100000000000000000000000001000000011110100000000
100001000000000000000000000000000000000011111000000010

.logic_tile 2 24
000000000000100001100111010001100000000000001000000000
000000000001010000000011110000000000000000000000001000
000000100000000101000000010001101010000011111000000001
000001000000000000100011100000101000000011110000000000
000000000000000011100000010101001001000011111000000001
000000001000000000000010000000111001000011110000000000
000000100000000011100000010001111010000011111000000001
000001000000000000000011100000101101000011110000000100
000000000000000000000110000101100000000000001000000000
000000000000000000000011100000101001000000000000000000
000010100000000000000000000000000000000000001000000000
000000000000000111000000000000001110000000000000000000
000000000000000000000000000000000000000000001000000000
000000000000000111000000000000001101000000000000000000
000000000001000000000000000011100001000000001000000000
000000001010100000000000000000001011000000000000000000

.logic_tile 3 24
000000000000000000000000000101000000000000001000000000
000000000000000000000000000000000000000000000000010000
000010000001010000000000000000000000000000001000000000
000000001010000000000000000000001010000000000000000000
000000001110101000000000000101000000000000001000000000
000000000001011001000000000000000000000000000000000000
000000100001000000000000000000000000000000001000000000
000001000100100000000000000000001010000000000000000000
000001000000000000000000000101000000000000001000000000
000000100110000000000000000000000000000000000000000000
000010000000010000000000000000000000000000001000000000
000000000000000000000000000000001010000000000000000000
000000001110000000000000000101000000000000001000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000001000000000
000000000000000000000000000000001010000000000000000000

.logic_tile 4 24
000000001100001111100000000000000001000000001000000000
000000000000001111100000000000001011000000000000001000
001000000000000000000000000101000000000000001000000000
100000000000000000000000000000100000000000000000000000
000000000000000000000111100000000001000000001000000000
000000000000000000000100000000001100000000000000000000
000000000000000000000111100000000000000000001000000000
000000000000000000000100000000001000000000000000000000
000000000000000000000000000111000000000000001000000000
000000000000000000000010000000101101000000000000000000
000000000000000000000000000001000000000000001000000000
000000000000000001000000000000000000000000000000000000
000000000000000000000000000000001000111100001010000000
000000000000000000000011110000001101111100000000000000
110000000000000001000000000000001000000011110100000000
110000000000000000100000000000000000000011110000000100

.logic_tile 5 24
000001000000001011100000010101011000000011111000000000
000000100000000011100011000000001000000011110000001100
000000000000000001000011110101000001000000001000000000
000000000000000000100011010000101010000000000000000000
000000100000001000000011110101011011101010101000000000
000000000000000001000010001011101010010101010000000000
000000000000000111000111000011100001000000001000000000
000010000000001111000100000000001001000000000000000000
000000000000000001000010000001000001000000001000000000
000000000000000000100111110000001101000000000000000000
000010100000001000000000010001000000000000001000000000
000000000000000011000011000000101100000000000000000000
000000000001000000000000000011000001000000001000000000
000000000000000000000000000000101001000000000000000000
000000000000001000000000000101100001000000001000000000
000000000000001011000000000000101110000000000000000000

.ramt_tile 6 24
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000001000000000000000000000000000000
000000000000100000000000000000000000000000
000000000000100000000000000000000000000000
000000000001010000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000

.logic_tile 7 24
000000000000100000000000000000000001000000001000000000
000000000000000000000000000000001101000000000000010000
000000000000100000000000000011100000000000001000000000
000000000001000000000000000000100000000000000000000000
000000000000000000000000000000000001000000001000000000
000000000000000000000000000000001101000000000000000000
000000000000000000000000000011100000000000001000000000
000000000110000000000000000000100000000000000000000000
000000000000000000000000000000000001000000001000000000
000000000000000000000000000000001101000000000000000000
000000000000000000000000000011100000000000001000000000
000000001010000000000010010000100000000000000000000000
000000000000000000000000000000000001000000001000000000
000000000000000000000000000000001101000000000000000000
000000100000000000000000000011100000000000001000000000
000001001010000000000000000000100000000000000000000000

.logic_tile 8 24
000000000000000000000000000111100000000000001000000000
000000000000000000000000000000100000000000000000010000
000000000000000000000000000000000001000000001000000000
000000001000000000000000000000001111000000000000000000
000000000000000000000000000111100000000000001000000000
000000000000010000000000000000100000000000000000000000
000000000001010000000000000000000001000000001000000000
000000000110000000000000000000001111000000000000000000
000000000000000000000000000111100000000000001000000000
000000000000000000000000000000100000000000000000000000
000010100000000000000000000000000001000000001000000000
000001001010000000000000000000001111000000000000000000
000000000000000000000000000111100000000000001000000000
000000000000000000000000000000100000000000000000000000
000000000001010000000000010000000001000000001000000000
000000000100000000000011010000001111000000000000000000

.logic_tile 9 24
000000000000000000000000000000000001000000001000000000
000001000100000000000000000000001101000000000000010000
000000000000000000000000000011100000000000001000000000
000000000000000000000000000000100000000000000000000000
000000000000000000000000000000000001000000001000000000
000000000000000000000000000000001101000000000000000000
000000001111000000000000000011100000000000001000000000
000000000000000000000000000000100000000000000000000000
000000000000000000000000000000000001000000001000000000
000000000000000000000000000000001101000000000000000000
000001000000000000000000000011100000000000001000000000
000010100000000000000010000000100000000000000000000000
000000000000000000000000000000000001000000001000000000
000000000000000000000000000000001101000000000000000000
000000001110000000000000000011100000000000001000000000
000000000000000000000000000000100000000000000000000000

.logic_tile 10 24
000000001010000000000000000101011111000011111000000000
000000000000000000000000000000011101000011110000010000
000000000000000000000000000000000001000000001000000000
000000000000000000000000000000001101000000000000000000
000000000000001000000000000011100000000000001000000000
000000000001000001000000000000100000000000000000000000
000000000000000000000000000000000001000000001000000000
000000000000000000000000000000001101000000000000000000
000000000000000000000000000011100000000000001000000000
000000000000000000000000000000100000000000000000000000
000000000000000000000010100000000001000000001000000000
000000000110000000000010010000001101000000000000000000
000000000000000000000000000011100000000000001000000000
000000000110000000000000000000100000000000000000000000
000000000000000000000000000000000001000000001000000000
000000000000000000000010100000001101000000000000000000

.logic_tile 11 24
000000000000010000000000000111011110000011111000000000
000000000000100000000000000000010000000011110000010000
000000000000001000000000000000001000111100001000000000
000000000000000111000000000000000000111100000000100000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000100000000000000000000000000000000000000000000000
000001000000000000000000000000000000000000000000000000
000000000000000000000000001111000000001100110010000001
000000000000000000000000000001101110110011000000000001
000010100000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000001101000000000000000000000000000000000000
000000000000000001000010100000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000010100000000000000000000000000000

.logic_tile 12 24
000000000000000000000010100000000001000000001000000000
000000000000000000000110110000001111000000000000001000
000000000000000000000010100111000000000000001000000000
000010000000001101000100000000000000000000000000000000
000000000000000101000000000000001000001100111000000000
000000000000000000100000000000001010110011000000000000
000000000000000101000000000001001000001100111000000000
000000000000000000100000000000100000110011000000000000
000000000000000000000000000000001001001100111000000000
000000000000000000000000000000001010110011000000000000
000000000000000000000000000000001000001100111000000000
000000000000000000000000000000001001110011000000000000
000000000001010101000000000000001001001100111000000000
000000000000100000000000000000001000110011000000000000
000000000000000000000011100000001001001100111000000000
000000000000000000000000000000001001110011000000000000

.logic_tile 13 24
000000000000000000000000000000000001000000001000000000
000000000000000000000000000000001011000000000000001000
000000000000000000000000000101000000000000001000000000
000000000000000000000000000000001110000000000000000000
000000000000000101000000000011001001001100111000000000
000000000000000000100000000000001110110011000000000000
000000000000000000000111000011001000001100111000000000
000000000000000000000100000000101111110011000000000000
000000000000000101000010110011101001001100111000000000
000000000000000000100111010000001100110011000000000000
000000000000001101000000000011001000001100111000000000
000000000000000111100000000000101101110011000000000000
000000000000001000000000000111101000001100111000000000
000000000000001111000010110000001101110011000000000000
000000000000000011100010100111101000001100111000000000
000000000000001101000100000000101110110011000000000000

.logic_tile 14 24
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 15 24
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 16 24
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 17 24
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 18 24
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.ramt_tile 19 24
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000

.logic_tile 20 24
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 21 24
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 22 24
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 23 24
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 24 24
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.dsp1_tile 25 24
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000

.dsp2_tile 0 25
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000

.logic_tile 1 25
000000000000000000000110010000000001000000001000000000
000000000000000000000110010000001110000000000000001000
000000000000000000000011100101000000000000001000000000
000000000000000000000000000000000000000000000000000000
000000000000000001100000000001100000000000001000000000
000000000000000000100000000000101001000000000000000000
000000000000000000000000000000000000000000001000000000
000000000000000000000000000000001001000000000000000000
000000000000000000000000010000000000000000001000000000
000000000000000000000011000000001101000000000000000000
000000000000001000000000000011100000000000001000000000
000000000000000011000000000000000000000000000000000000
000000000000001000000000000111100000000000001000000000
000000000000001011000000000000100000000000000000000000
000000000000000101100000010000000000000000001000000000
000000000000000000000011000000001110000000000000000000

.logic_tile 2 25
000000000000000000000000000000000000000000001000000000
000000000000000000000000000000001111000000000000010000
000000000000000000000000000000001000111100001000000000
000000000000000000000000000000000000111100000000100000
000000000010001000000000000000000000000000000000000000
000000000000001011000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000010000000010000000000000000000000000000000000000000
000000000000000000000000000000000000001111000000000000
000000000000000000000000000000001010001111000000000000
000000000000000000000111000000000000000000000000000000
000000000000000000000100000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 3 25
000000000000000000000000000000000000000000001000000000
000000000000000000000000000000001100000000000000010000
000000000000000000000000000011000000000000001000000000
000000000000000000000000000000000000000000000000000000
000000001110000000000000000000000000000000001000000000
000000000000000000000000000000001100000000000000000000
000000000000000000000000000011000000000000001000000000
000000000100000000000000000000000000000000000000000000
000001000000100000000000000000000000000000001000000000
000000100001000001000000000000001100000000000000000000
000000000000000000000000000011000000000000001000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000001000000000
000000000000000000000000000000001100000000000000000000
000000000000000000000000000011000000000000001000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 4 25
000000000000000000000000000000000000000000001000000000
000000000000000000000000000000001011000000000000001000
000000000000001000000000000101100000000000001000000000
000000000110001011000000000000000000000000000000000000
000000000000000111100111100000000000000000001000000000
000000000000000000100100000000001010000000000000000000
000000000000000111100000000011100000000000001000000000
000000000000000000100000000000000000000000000000000000
000000000000001000000111000011000001000000001000000000
000000000000000111000000000000101000000000000000000000
000000000000000000000000000111000000000000001000000000
000000000000001111000000000000100000000000000000000000
000000000000000000000111000111100001000000001000000000
000000000000000000000100000000101000000000000000000000
000000000000000000000000000011000000000000001000000000
000000000110000000000011110000000000000000000000000000

.logic_tile 5 25
000000000000000000000000000001100000000000001000000000
000000000000000000000011100000101001000000000000010000
001000000001001111000010100111001100000011111000000000
100000000000100001100100000000000000000011110000000000
000000000000000111100011100000001000111100001000000000
000000000000000000000100000000000000111100000000000001
000000000000001001000011101101001011100000000000000000
000000000000000011000100000001101010000000000000000000
000001000000001011100000000011101100000000000000000000
000000100000000011100000001111000000101000000000000000
000000000001010001000110000000000000000000000000000000
000000000000000001000000000000000000000000000000000000
000000000000000001100110001011111110111111110100000100
000000000000001101000000000001100000010111110010100000
010000000000010000000000001011111010001110000000000000
110000000000001101000010111111011110001001000000000000

.ramb_tile 6 25
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000001100000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000

.logic_tile 7 25
000000000000000000000000000011100000000000001000000000
000000000000000000000000000000100000000000000000010000
000000000000000000000000000000000001000000001000000000
000000000000000000000000000000001101000000000000000000
000000000000000000000000000011100000000000001000000000
000000000000000000000000000000100000000000000000000000
000000000000000000000000000000000001000000001000000000
000000000000000000000000000000001101000000000000000000
000000000000000000000000000011100000000000001000000000
000000000000000000000000000000100000000000000000000000
000000000000000000000010100000000001000000001000000000
000000000000000000000000000000001101000000000000000000
000000000000000000000000000011100000000000001000000000
000000000000000000000000000000100000000000000000000000
000000000000000000000000000000000001000000001000000000
000000000000000000000000000000001101000000000000000000

.logic_tile 8 25
000000001000001111100010110000001000111100001000000000
000000000000000011000111000000000000111100000000010100
000000000000011101000011100000000000000000000000000000
000000001000100011100000000000000000000000000000000000
000000000000001000000011100000000000000000000000000000
000000000000000011000100000000000000000000000000000000
000000000000010000000000001011001101100010000000000000
000000000000100000000010111001011000000100010001000000
000000000000000000000111101111001100110011000000000000
000000000000000001000110000001011001000000000001000000
000000000001010000000000000111111000100001000000000000
000000000000000000000010000000101111100001000001000000
000000000000000000000000010101101001110011000000000000
000000000000001111000011010001111101000000000001000000
000000000000010000000110000011101010100010000000000000
000000000000100000000000000001111010001000100000000000

.logic_tile 9 25
000000000000000000000000000101100000000000001000000000
000000000000000000000000000000100000000000000000010000
000010000000010000000000000000000001000000001000000000
000001000000100000000000000000001011000000000000000000
000000000000000000000000000101100000000000001000000000
000000000000000000000000000000100000000000000000000000
000000000000000000000000000000000001000000001000000000
000000000000000000000011110000001011000000000000000000
000000000000000000000000000101100000000000001000000000
000000000000010000000000000000100000000000000000000000
000000000000000000000000000000000001000000001000000000
000000000000000000000000000000001011000000000000000000
000000000000000000000000000101100000000000001000000000
000000000000000000000000000000100000000000000000000000
000000000000000000000000000000000001000000001000000000
000000000000000000000000000000001011000000000000000000

.logic_tile 10 25
000000000000000000000000000011100000000000001000000000
000000000000000000000000000000100000000000000000010000
000010100001010000000000000000000001000000001000000000
000010000000000000000000000000001101000000000000000000
000000000000000000000000000011100000000000001000000000
000001000000000000000000000000100000000000000000000000
000000000000000000000000000000000001000000001000000000
000000001110000000000000000000001101000000000000000000
000000000000000000000000000011100000000000001000000000
000000000000000000000000000000100000000000000000000000
000000001110000000000110100000000001000000001000000000
000000000000000000000000000000001101000000000000000000
000000000000000000000000000011100000000000001000000000
000000000000000000000000000000100000000000000000000000
000000000000000000000000000000000001000000001000000000
000000000000000000000000000000001101000000000000000000

.logic_tile 11 25
000000000000000000000000000011000000000000001000000000
000000000000000000000000000000000000000000000000001000
000000100001001000000000000001100000000000001000000000
000001000000101011000000000000001111000000000000000000
000000100000000000000000000011101000001100111000000000
000000000000000000000000000000000000110011000000100000
000000000000001000000000000111001001001100111000000000
000000000000001011000000000000101010110011000001100000
000000001100000101100000000111101001001100111010000000
000000000000000000000000000000001000110011000000100100
000000000000000101100000000111101001001100111010000000
000000000000000000000000000000101010110011000000100100
000000000000000000000110110111101001001100111000000000
000000000000000000000010100000101000110011000001000000
000000000000001000000110110000001000111100001010000100
000000000000000101000010100000000000111100000010000110

.logic_tile 12 25
000000000000000000000010111000001000001100110000000000
000000000000000000000010011011000000110011000000010000
001000000000100101000010110111101001111101000100100001
100000000000010101000010011101011101110100000011100001
110000000000000000000110001011101000110000110100100000
110000000000000001000110100111111011110100010000000000
000000000000101001100110001111111011111101000100100000
000000000000011001100110100001001101110100001000000000
000000000000001000000000001101111101101001010100000000
000000000000000101000000001001111110010110011000100000
000000000000000000000010111001111111100000110100000001
000000000000000000000010001011001010111000111000000000
000000000000001000000110100111011101101001010100000000
000010100000000001000000000011011110010110010000000000
010000000000100111000010100111111011111100000100000001
100000000000000000100000000101111001111000101000100000

.logic_tile 13 25
000000100001010000000000000101101000001100110000000000
000000000000100111000000000000101000110011000000010000
001000000000000000000011110001111011110001110100000000
100000000000000000000010000011111101110000010001100100
010000000000001001100110000000000000000000000000000000
110000000000000111000000000000000000000000000000000000
000000000000000000000010111101101110010110100010000000
000000000000000000000110100111100000111101010000000000
000000000000000101100000001000001111000010110000000000
000000000001000000000000001011011111000001110000000000
000000000000000000000110010000000000000000000000000000
000000000000000000000010100000000000000000000000000000
000000000000000101100000000101000000001100110000000000
000000000000000000000010000000001010110011000000000000
010000000000001000000011100000001011001100110000000000
100000000000000001000100000101001001110011000000000000

.logic_tile 14 25
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000000000000000010101000000000001001000110000000
100000000000000000000100001001001100000110000010000000
000000000000100000000000000000000000000000000000000000
000000000001010000000010110000000000000000000000000000
000000000000100111000000000000000000000000000000000000
000000000000010000100000000000000000000000000000000000
000000000000000001000000010000000000000000000000000000
000000000000000000100011010000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000001010001100000100000000
000000000000000000000000000000011101001100000000000000
010000000000000000000000000000000000000000000000000000
110000000000000000000000000000000000000000000000000000

.logic_tile 15 25
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 16 25
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000001000000000000000000000000000000000000000000000000

.logic_tile 17 25
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 18 25
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.ramb_tile 19 25
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000

.logic_tile 20 25
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 21 25
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 22 25
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 23 25
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 24 25
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.dsp2_tile 25 25
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000

.dsp3_tile 0 26
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000010000000000000000000000000000110000110000001000
000000010000000000000000000000000000110000110000000000
000000010000000000000000000000000000110000110000001000
000000010000000000000000000000000000110000110000000000
000000010000000000000000000000000000110000110000001000
000000010000000000000000000000000000110000110000000000
000000010000000000000000000000000000110000110000001000
000000010000000000000000000000000000110000110000000000

.logic_tile 1 26
000000000000000000000111000000000001000000001000000000
000000000000000000000100000000001010000000000000010000
000000000000000000000110000000001000111100001000000000
000000000000000000000000000000000000111100000010000000
000000000000000011100000000001001010000000000000000000
000000000000000000000010000101111100000000100000000000
000000000000000101000000000011000001100000010000100000
000000000000000000100000000000101001100000010000000000
000000010000000000000010010000000000000000000000000000
000000010000000001000010000000000000000000000000000000
000010110000000000000010000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000001000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000001000000000111011111000000000000000000
000000010000000000000000001011001101100000000000000000

.logic_tile 2 26
000000001110001000000000000111000000000000001000000000
000000000000000011000000000000001100000000000000001000
000000000000000001100011110001100001000000001000000000
000000000000000000000011110000101001000000000000000000
000000000000000111000000010111011010000011111000000000
000010000000000000000011000000101000000011110000000000
000000000000010011100000010111001100000011111000000000
000000000000100001100010000000111011000011110000000000
000010110000001000000010100111101101000011111000000000
000000010000001011000010100000011010000011110000000000
000000010000000101000110000111011101000011111000000000
000000010000000101000010100000001000000011110000000000
000000010100001101100110010101111100000011111000000000
000000010000001101100010000000101010000011110000000000
000000010000001101100000000111111101000011111000000000
000000010000000001100000000000011101000011110000000000

.logic_tile 3 26
000000000100100011100011110000001000111100001010000000
000000000001010000000011000000000000111100000000010000
000000000000000011100111000011111000000000000000000000
000000000000000111000110111001001101000000010000000000
000000000000101111000111001101111101001000000000000000
000000000101010011100111101111101110010000000000000000
000000000000001011100010111101001110000000000000000000
000000000000001011100111000101101000000010000000000000
000001011110000001000110010101011001000000010000000000
000000110000000000100010001001011010000000000000000000
000000010000001001100000000000000001100110010000000000
000000010000000001000000000111001001011001100000000000
000000011100100011100000000111101100010000110000000000
000000010001010111000000001011001010110000110000000000
000000010000001111000110000001111011100010000000000000
000000010000001011100000001101111000000100010000000000

.logic_tile 4 26
000001100000001001100111110101101000000100000000000000
000010100000001111000111110101001110000000000000010000
000000000000000111000111111001000001000000000000000000
000000000000000000000010101001001011001001000000000000
000000000000000101100110000000000000000000000000000000
000000000000000001000011100000000000000000000000000000
000010100000001111100111110101100000100000010000000000
000000000000001011100111110001101001000000000000000000
000000010000010000000000001000011000010111110000000000
000000010000000000000010001001000000101011110000000000
000000010000001001100110000011001000000100000000000000
000000010000001011000000000000111010000100000000000000
000000010000000111000000000101011101100000010000000000
000000010000000000100000001101111010110000010000000000
000000010000000000000011101111111100000000000000000000
000000010000000000000000000011100000000010100000000000

.logic_tile 5 26
000000000000001000000111110000000001000000001000000000
000000000000001111000111110000001001000000000000001000
000000000000001000000000010001000000000000001000000000
000000001010001111000011100000100000000000000000000000
000000000000100111100000000000001001110011001000100000
000000000001010000100000000000001000110011000000000000
000000000000100000000111100000001000110011001000100000
000000000001010000000011100000001001110011000000000000
000000010000000000000000000000001000110011001000000000
000000010000000000000000000000001010110011000000000010
000000010001010000000000000001001000101010101000000000
000000010000000000000000000000000000101010100000000010
000000011010000000000000000101101000101010101000000000
000000010000000000000000000000100000101010100000100000
000000010000100000000000000101101000101010101000000000
000000010001000000000000000000100000101010100000000000

.ramt_tile 6 26
000000000000000000000000000000000000000000
000000001000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000100000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000010000000000000000000000000000000000
000000010000000000000000000000000000000000
000000010000000000000000000000000000000000
000000010000000000000000000000000000000000
000000010000000000000000000000000000000000
000000011101010000000000000000000000000000
000000010000000000000000000000000000000000
000000010000000000000000000000000000000000

.logic_tile 7 26
000000000000000111100111110000001000111100001000000000
000000000000000000100011100000000000111100000000010000
001000000000001111100110000011001111110011000000000000
100000000000000001000000000001111000000000000000000000
010000000000000001100000001001101010100000000000000000
010000000000000000000011110001111010000000000000000000
000000000000000111000111100000000000000000000000000000
000000000000000001000000000000000000000000000000000000
000000010000000000000010001011101001100010000000000000
000000010000000000000010000011011010000100010000000000
000000010000001101100000011000011110110001010100000001
000000010001000101000010101111001101110010100001100100
000000010000000000000110110000000000000000000000000000
000000010000000000000010100000000000000000000000000000
010000010001010111000000001011111010110011000000000000
100000010000000000000011110101111111000000000000000000

.logic_tile 8 26
000000000001001011100111000000000000000000001000000000
000000000000000011000000000000001011000000000000001000
000000000000100011100000000011000000000000001000000000
000001000000010000000000000000101010000000000000000000
000000000000001011100111000001101000001100111000000000
000000000010000011100100000000000000110011000000100010
000010000110010000000111000101001000001100111000000000
000011100001100000000000000000001010110011000000000010
000000010000000000000000000101001001001100111000000000
000000010000000000000010000000001011110011000000100000
000001010001010000000000000001001000001100111000000000
000010011110000000000000000000001001110011000000000010
000000010000000000000000000001001000001100111000000000
000000010000000000000000000000001000110011000000100000
000000010000010000000000000001001000111100001000000000
000000110000100000000000000000000000111100000000100000

.logic_tile 9 26
000000000000001000000111100101001000000100000000000000
000000000000000111000110010000101001000100000001010000
001000000000001111100111010000011101110001010110100000
100000001110000001000111010101001111110010100000100111
110000000000100111000011111101101101100000000000000000
010000000000001111000011101101111111000000000001000000
000010000000000111000111111001001010000100010000000000
000001001100000001000010000001011010100010000000000000
000000010000100111100110010011111011111001000100000101
000000010000010000000011100000001100111001000001000110
000000010000000101000111001001101111100010000010000000
000000111110001001100100001111001010000100010000000001
000000011000000001100000001011011100100010000000000000
000000010000000000000000001001011010000100010000000000
010010010000010011100110001101111110100010000000000000
100001011110100000100010001001001001001000100000000000

.logic_tile 10 26
000000000000000000000000000001100000000000001000000000
000000000000000000000000000000100000000000000000010000
000001000000100000000110000000000001000000001000000000
000010000000010000000100000000001001000000000000000000
000000000001010000000000000001100000000000001000000000
000000000000100000000000000000100000000000000000000000
000000000111010000000000000000000001000000001000000000
000000001110100000000000000000001001000000000000000000
000000011010000000000000000001100000000000001000000000
000000010000000000000000000000100000000000000000000000
000000010000000000000000000000000001000000001000000000
000000010000000000000000000000001001000000000000000000
000000010000000000000000000001100000000000001000000000
000000010000000000000000000000100000000000000000000000
000010010000000000000000000000000001000000001000000000
000001010000000000000000000000001001000000000000000000

.logic_tile 11 26
000000000000001000000110000000011110010101010000000000
000000000000000011000110100111010000101010100000000000
001000000000001000000011110011001011000000100000000000
100000000000001001000010010101111100100000000000000000
110000000001011000000010111001000000100000010110100000
110000000000000001000010010111101000111001111001000100
000000000000000001100110000101111110110001010110100000
000000000000000111100010100000001110110001011001000100
000000010000000000000110011101100001101001010100000001
000000010000000000000010000001001110100110011011100100
000000010000000001100000000101101001100010000000000000
000000010000000000000000001011111011000100010000000000
000000010000001001000010010101011001111001000110000000
000000010000001101000010110000111110111001000011100101
010001011110100111000000010001111110101001010100000101
100000010000010000100010001111100000010101010001100000

.logic_tile 12 26
000000000000000101000000000001000000000000001000000000
000000000000000000000000000000000000000000000000001000
000000000000100101000000000000001010001100111000000000
000010000000000101000010100000001011110011000001000100
000000000000000101000010100001101000001100111000000000
000000000110000000000010100000001101110011000001000000
000000000000000000000010100101001000001100111000000000
000000000000000000000000000000100000110011000001000000
000000010000000000000000000000001001001100111000000100
000000010000000000000010000000001000110011000000000100
000000010000100000000000000101101000001100111000000001
000010010001000000000000000000100000110011000001000000
000000010001100000000000000000001001001100111000000000
000000010000110000000000000000001001110011000001000000
000000010000000000000000000000001000111100001000000100
000000010000000000000000000000000000111100000001000000

.logic_tile 13 26
000000000000000000000000010011000000000000001000000000
000000000000000000000011010000000000000000000000001000
000000000000000000000000000000000000000000001000000000
000010000000000000000000000000001111000000000000000000
000000000000000000000000010101000001000000001000000000
000000000000000000000011010000101110000000000000000000
000000000000000000000000000001000000000000001000000000
000000000000000000000000000000101101000000000000000000
000000010000000001100110000111100000000000001000000000
000000010000000000100100000000000000000000000000000000
000001010000000000000110010000000001000000001000000000
000000010000000000000110010000001101000000000000000000
000000010000000000000000010000000001000000001000000000
000000010000000000000010010000001101000000000000000000
000000010000001001100000000000001000111100001000000000
000000010000001001100000000000000000111100000000000000

.logic_tile 14 26
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000000000000000011100000000000000000000000000000
100000000000000000000000000000000000000000000000000000
110000000000000000000000000001100000010110100100000000
110000000000000000000000000000100000010110100000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000011100000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000111100000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000001001111000100000000
000000010000000001000000000000001110001111000000000000

.logic_tile 15 26
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000

.logic_tile 16 26
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000

.logic_tile 17 26
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000

.logic_tile 18 26
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000

.ramt_tile 19 26
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000010000000000000000000000000000000000
000000010000000000000000000000000000000000
000000010000000000000000000000000000000000
000000010000000000000000000000000000000000
000000010000000000000000000000000000000000
000000010000000000000000000000000000000000
000000010000000000000000000000000000000000
000000010000000000000000000000000000000000

.logic_tile 20 26
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000

.logic_tile 21 26
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000

.logic_tile 22 26
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000

.logic_tile 23 26
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000

.logic_tile 24 26
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000

.dsp3_tile 25 26
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000010000000000000000000000000000110000110000001000
000000010000000000000000000000000000110000110000000000
000000010000000000000000000000000000110000110000001000
000000010000000000000000000000000000110000110000000000
000000010000000000000000000000000000110000110000001000
000000010000000000000000000000000000110000110000000000
000000010000000000000000000000000000110000110000001000
000000010000000000000000000000000000110000110000000000

.ipcon_tile 0 27
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000010000000000000000000000000000110000110000001000
000000010000000000000000000000000000110000110000000000
000000010000000000000000000000000000110000110000001000
000000010000000000000000000000000000110000110000000000
000000010000000000000000000000000000110000110000001000
000000010000000000000000000000000000110000110000000000
000000010000000000000000000000000000110000110000001000
000000010000000000000000000000000000110000110000000000

.logic_tile 1 27
000000000000000000000000000000000000000000001000000000
000000000000000000000000000000001011000000000000001000
000000000000001000000000000101011110000011111000100000
000000000000000001000000000000010000000011110010100001
000000000000000001100010000111011100000011111010100000
000000000000000000000010110000100000000011110010000010
000000000000000001100000000000001100000011111010100000
000000000000000000000000000000011101000011110010000010
000000010000000000000110010000011111000011111000000001
000000010000000000000011100000011000000011110010100010
000000010000000001000000000101101110000011111000000001
000000010000000000000000000000010000000011110010000010
000000010000000000000010010000001000111100001000000000
000000010000000000000010000000000000111100000010000000
000000010000000000000010000000000000001111000000000000
000000010000000000000010000000001011001111000000000000

.logic_tile 2 27
000000000000001000000000000101111100000011111000000000
000000000000000001000000000000111000000011110000010000
000000000000000000000000000101001100000011111000000000
000000000000000000000000000000101100000011110000000000
000000000000000000000011100000000000000000001000000000
000000000000000000000000000000001110000000000000000000
000000000000000000000000000111000000000000001000000000
000000000000000000000011100000000000000000000000000000
000000010000000001100000000000000000000000001000000000
000000010000000101000000000000001110000000000000000000
000000010000000000000110100111000000000000001000000000
000000010000000000000000000000000000000000000000000000
000000010000000101000000000000000000000000001000000000
000000010000000000000000000000001110000000000000000000
000000010000000000000000000111000000000000001000000000
000000010000000000000000000000000000000000000000000000

.logic_tile 3 27
000000000000100000000000000000000001000000001000000000
000000000001000000000000000000001111000000000000001000
000000000000000000000000000011100001000000001000000000
000000000000000000000000000000001101000000000000000000
000001000000000000000000000011101000001100111000000000
000010100000000000000011100000101110110011000000000000
000000000000000000000011100101101001001100111000000000
000000000000000000000000000000101101110011000000000000
000001011100000000000000000111101000001100111000000000
000000110000001111000000000000101100110011000000000000
000000010000000000000011100111001001001100111000000000
000000010000001001000100000000101101110011000000000000
000000010000000001000011100101001000001100111000000000
000000010000000111000100000000101100110011000000000000
000000010100000000000010000011001000001100111000000000
000000010000000000000111100000001110110011000000000000

.logic_tile 4 27
000000000000000000000010110000000001000000001000000000
000000000000000000000011110000001111000000000000001000
000000000000000000000111100000000000000000001000000000
000000000000000000000000000000001100000000000000000000
000010100010000000000111100011000000000000001000000000
000001000000000000000110010000100000000000000000000000
000000000000000000000000010111000001000000001000000000
000000000000000000000011100000101100000000000000000000
000000010000000111100111100011100000000000001000000000
000000011110000000100100000000101111000000000000000000
000000010000000111100111111011101000011100000000000000
000000010000000000100110001101101001111100000000100000
000000010000010000000010000101011000001000000000000000
000000010000100000000000001001111011000000000000000000
000000010000000000000111100000000000000000000000000000
000000010000000000000000000000000000000000000000000000

.logic_tile 5 27
000000000000000000000000000000001000111100001000100000
000000000000000000000000000000000000111100000000010000
000000000000000000000000000000000000000000000000000000
000010000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000001000000000000000000000000000000000000000000000000
000010100000000000000000000000000000000000000000000000
000000011100000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010100000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000100000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000

.ramb_tile 6 27
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000010000000000000000000000000000000000
000000010000000000000000000000000000000000
000000010000000000000000000000000000000000
000000010000000000000000000000000000000000
000000010000000000000000000000000000000000
000000010000000000000000000000000000000000
000000010000000000000000000000000000000000
000000010000000000000000000000000000000000

.logic_tile 7 27
000000000000000111000000000111000001000000001000000000
000000000000000000000011100000001100000000000000001000
000000000000000000000000000101100000000000001000000000
000000000000000000000000000000101011000000000000000000
000000000000000000000000010111000000000000001000000000
000000000000000000000011110000101100000000000000000000
000000000000000000000011100001000000000000001000000000
000000000000000111000000000000101101000000000000000000
000000010001000000000010100111100000000000001000000000
000000010000001111000000000000001110000000000000000000
000000010000000000000000000111100001000000001000000000
000000010000000001000010100000001111000000000000000000
000000010000000001000000000101100001000000001000000000
000000010000000101000010000000001101000000000000000000
000000010000000101000010100111100000000000001000000000
000000010000000101000010000000101000000000000000000000

.logic_tile 8 27
000000000000001000000000000000001001011000000000000000
000000000000000001000000001101001110100100000000010000
001000000000000000000000000000000000000000000000000000
100000000000000000000000000000000000000000000000000000
110000000000000000000011100111011110101000000000000000
010000000000001101000000000011101000110100000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000001010110001000000000010000000000000000000000000000
000010110000001001000011000000000000000000000000000000
000000010000000000000000000000000000000000100110000001
000000010000000000000000000000001010000000000010100000
000000010000000000000000010000000000000000000000000000
000000010000000000000010010000000000000000000000000000
010000010000001001100000000000000000000000000000000000
100000010000001011100000000000000000000000000000000000

.logic_tile 9 27
000000000000000011100111100001000000000000001000000000
000000000000000111000111110000101000000000000000001000
000000000000000001100000010111100000000000001000000000
000010100000000000000011100000001111000000000000000000
000000000000001011100111010101100001000000001000000000
000000000000001111100011000000101011000000000000000000
000000000000001011100111110111001100000011111000000000
000000000000000111000011000000111011000011110000000000
000000010000000000000000000111111010000011111000000000
000000010000000000000011110000001010000011110000000000
000000010000000000000110010101111001000011111000000000
000000010000000000000010000000011000000011110000000000
000000010110000000000110000001001011000011111000000000
000000010000100000000010000000001101000011110000000000
000000010000001101100000000101001001000011111000000000
000000010001000001100000000000111101000011110000000000

.logic_tile 10 27
000000000000100001100000000000001000111100001000000000
000000000001010001000011110000000000111100000000010000
001000000000001111100110001111101101000000000000000000
100000000000001001000000001001011111010000000000000000
010000000000100001100110000101001011100010000000000000
010000000000010001100110001111011000000100010000000000
000000000000000111000011110001001111101000110110000001
000000000000000000100011100000001000101000111001000010
000000010000000001100010111011101101101001010010000000
000000010000000000100110001101111101101101010000100001
000000010100001101100011100101011110111000000000000100
000000010000001001000010110001011110110000000000000000
000000010000001011100110010111011100100010000000000001
000000010000000001000010101111101011000100010000000000
010000010000000101000011101011111010100010000000000100
100000010000000000100110001101001100001000100000000000

.logic_tile 11 27
000000000000000000000011100000000001000000001000000000
000000000000000000000000000000001110000000000000001000
000000000000000000000000010000011110001100111000000000
000000001111000000000011010000001001110011000010000000
000000000000000011100111000111001001001100111000000000
000000000000000000100100000000101001110011000001000000
000000000000000000000000000101001000001100111000000000
000000000000000000000000000000100000110011000001000000
000000010000000101100000000000001000001100111000000000
000000010000000000100000000000001010110011000001000000
000000010000000000000000000111001000001100111010000000
000000010000000000000000000000100000110011000000000000
000000010000000000000110110011001000001100111000000000
000000010000000000000111100000000000110011000000100000
000000010000000101100000000000001000111100001000000100
000000010000000000100000000000000000111100000000000010

.logic_tile 12 27
000000000000000001100000010000000000000000001000000000
000000000000000000000010000000001110000000000000001000
001000000000101001100000010000001110001100111110000000
100000000000000001000010000000001000110011000000000000
000000000000000000000000000000001000001100111100000000
000000000000000000000000000000001001110011000000000100
000000000000000000000000000111001000001100111100000000
000000000000000000000000000000100000110011000000000000
000010110000000000000000000000001001001100111100000000
000001010000000000000000000000001000110011000000000000
000000010000000000000000000000001001001100111100000100
000000010000000000000000000000001000110011000000000000
000000010000000101000110000000001001001100111100000000
000000011100000000100000000000001001110011000000000100
110000010000000000000110000111101000001100111100000000
000000010000000000000000000000100000110011000000000000

.logic_tile 13 27
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000010000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000010000000000000000000000000000000000000000000
000010000000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000

.logic_tile 14 27
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000011000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000

.logic_tile 15 27
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000110000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000

.logic_tile 16 27
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000

.logic_tile 17 27
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000

.logic_tile 18 27
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000011110000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000

.ramb_tile 19 27
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000001100000000000000000000000000000000
000000000000000000000000000000000000000000
000000010000000000000000000000000000000000
000000010000000000000000000000000000000000
000000010000000000000000000000000000000000
000000010000000000000000000000000000000000
000000010000000000000000000000000000000000
000000010000000000000000000000000000000000
000000010000000000000000000000000000000000
000000010000000000000000000000000000000000

.logic_tile 20 27
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000

.logic_tile 21 27
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000

.logic_tile 22 27
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000

.logic_tile 23 27
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000

.logic_tile 24 27
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000

.ipcon_tile 25 27
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000010000000000000000000000000000110000110000001000
000000010000000000000000000000000000110000110000000000
000000010000000000000000000000000000110000110000001000
000000010000000000000000000000000000110000110000000000
000000010000000000000000000000000000110000110000001000
000000010000000000000000000000000000110000110000000000
000000010000000000000000000000000000110000110000001000
000000010000000000000000000000000000110000110000000000

.ipcon_tile 0 28
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000

.logic_tile 1 28
000000000000000011100010100000000000000000001000000000
000000000000000000100100000000001100000000000000001000
001000000000000101000010100011001100110011001100000000
100000000000001101100100000000101000001100110000000001
010000000000000011100111000001001001110011001100000000
110000000000000000100100000000001011001100110000000000
000000000000000000000010100101001001110011001100000000
000000000000000000000000000000001001001100110000000000
000000000000001000000000010001001000110011001100000000
000000000000001011000011010000101010001100110000000000
000000000000001000000000000011101000110011001100000000
000000000000001011000000000000001000001100110000000001
000000000001000000000000000001001001110011001100000000
000000000000100000000000000000001000001100110000000000
000000000000000000000000000101001001110011001100000000
000000000000000000000000000000001000001100110000000000

.logic_tile 2 28
000000000000000000000000000011000000000000001000000000
000000000000000000000000000000000000000000000000010000
000000000000000000000000000000000000000000001000000000
000000000000000000000000000000001100000000000000000000
000000000000000000000000000011000000000000001000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000001000000000
000000000000000000000000000000001100000000000000000000
000000000000000101100000000011000000000000001000000000
000000000000100000000000000000000000000000000000000000
000000000000000000000000000000000000000000001000000000
000000000000000000000000000000001100000000000000000000
000001000000000000000000000011000000000000001000000000
000010100000000000000000000000000000000000000000000000
000000000001010000000000000000000000000000001000000000
000000000000100000000000000000001100000000000000000000

.logic_tile 3 28
000001001100001111000000000001101001001100111000000000
000010100000001011000010100000101001110011000000110000
000000000000011011100111110000001000111100001000000000
000000000000100011000011110000000000111100000000000000
000001001100001000000010110000000000000000000000000000
000000100000000011000011000000000000000000000000000000
000000000000000101000110000000000000000000000000000000
000000000000000101000011110000000000000000000000000000
000000000000100001100000000001101101110000000000000000
000000000011000000000000001001001011000000000000000010
000000000000000000000000001001011010100010000000000000
000000000000000000000000000101001011001000100000000000
000000000001010000000000000111101011100000100000000000
000000001000000000000000000000001110100000100000100000
000000000000001001100000000101011001100010000000000000
000000000000000011000000000001101011001000100000000000

.logic_tile 4 28
000000000000000111100000010111011100000011111000000000
000000000000000000100010000000011110000011110001001000
000000000000000111100000000111100000000000001000000000
000000000000000000000010110000001111000000000000000000
000000000000000000000000001101101110101010101000000000
000000000010000000000000001001111001010101010000000000
000000000000001111100000010011000001000000001000000000
000000000000000111100011100000101111000000000000000000
000000000000000000000000000001000000000000001000000000
000000000000000000000010110000001111000000000000000000
000000000000000101000110100011100001000000001000000000
000000000000001101100010110000001000000000000000000000
000000000000001111100010110011100001000000001000000000
000000000000000001000111010000001010000000000000000000
000000000000000001000000000011100001000000001000000000
000000000000000000000010000000101010000000000000000000

.logic_tile 5 28
000000000000000000000010110111000001101001010000000000
000000000000000111000110000001101111100000010000000000
001000000000000000000010110001101101111100010100000001
100000000000001101000111010000001011111100011001000101
110001000000000000000000000101100001000110000000000000
010010100000000000000000000000101100000110000001000000
000000000000001000000110011011101110101001010110000001
000000000000000001000010000101000000111110100000000100
000000000000001000000000000111101001001101000000000000
000000000000000001000011100000011001001101000000000000
000000000000000000000000001011111101101000010110000001
000000000000001101000010001101011001111000100000000100
000000000000000001000000000000011111000011000000000000
000000000000000000000010000000001001000011000000000101
010000000000001000000111000101101000000010100110000001
100000000000001011000000000000110000000010100000000110

.ramt_tile 6 28
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000100000000000000000000000000000
000000000000000000000000000000000000000000
000000000110000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000010000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000100000000000000000000000000000
000000000001000000000000000000000000000000

.logic_tile 7 28
000000000000000000000000000111000001000000001000000000
000000000000000000000000000000001110000000000000010000
000000000000000000000000000111000000000000001000000000
000000000000100000000000000000000000000000000000000000
000000000000000000000000000000001000111100001010000000
000000000000000000000000000000000000111100000000000000
000000000000000000000000000011000000010110100000000001
000000000000000000000000000000100000010110100000000000
000000000000100000000000000000000000000000000000000000
000000000001010000000010000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000101000000000000000000000000000000000000
000000000000000101000000000000000000000000000000000000
000000000000000001000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 8 28
000000000000000000000111010111011000000011111000100000
000000000000000111000011100000001100000011110001001010
000000000000000101000010010011000001000000001000000000
000000000000001001000111100000101011000000000000000000
000001000000000001000010000001000000000000001000000000
000000100000001111100100000000101000000000000000000000
000000000000000111100000000001101000000011111000000000
000000000000000000000011100000011101000011110000000000
000000000000001000000110000111111000000011111000000000
000000000000000001000010000000011111000011110000000000
000000000000000001100110000111101011000011111000000000
000000000000000000000000000000111100000011110000000000
000000000000100000000111000111101011000011111000000000
000000000001010001000000000000101010000011110000000000
000000000000001000000111010001101011000011111000000000
000000000000000001000010000000101101000011110000000000

.logic_tile 9 28
000000000000001001100011100011111110000011111000000000
000000000000000001000100000000011000000011110000010000
000000000000000001000000000000011010000011111000000000
000000000000000000100000000000011000000011110000000000
000000000000000000000110000000001000111100001000100000
000000000000001101000100000000000000111100000000000000
000000000000000001100111111011011010101001010000000000
000000000000000000100011100111001010000110100000100000
000000000000001001000111010001011001110011000000000000
000000000000001011100010011101101111000000000000000000
000000000001001001000000001111000000111111110000000000
000000000000000001000000001101000000000000000000000000
000000000000000001000000000111001010000000000000000000
000000000001010000000010101011100000000010100000100000
000000000000000001100111000011111110000000010000000000
000000000000000001000011111011001100000001000000000000

.logic_tile 10 28
000000000001010000000010100011000000000000001000000000
000000000000100000000000000000101010000000000000001000
000000000000000000000111000101000001000000001000000000
000000000000000000000100000000101001000000000000000000
000000000000000011100111000011100001000000001000000000
000000000000000000000100000000101110000000000000000000
000000000000000000000000000111000001000000001000000000
000000000000000001000000000000101010000000000000000000
000000000000000000000111100111100001000000001000000000
000000000000000000000000000000001101000000000000000000
000000000000000001100010000011100001000000001000000000
000000000000000001100010000000001100000000000000000000
000010000000000111000110000111100000000000001000000000
000001001110000000100100000000101110000000000000000000
000000000000001111100110010111100000000000001000000000
000000000000001001100110010000101001000000000000000000

.logic_tile 11 28
000000000000000101000010101111011111000100010000000000
000000000000000000000000001101111001010001000000000000
001001000000000000000000000000001010000011110100000000
100000000000000101000010100000000000000011110000000000
000000000000001001100110001101101000100000000000000000
000000000000000011000100001111011100000000100000000000
000000000000001000000010000000000000000000000000000000
000010000000001011000000000000000000000000000000000000
000000000000001000000000000000000000000000000000000000
000000000000000001000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000010000000000000000000000000000000000000000000000000
000000000000000000000000010000000000000110000000000000
000000000000000000000010111101001010001001000000000000
110000000000000001000110010001111110110011000000000000
000000000000000000000011100101001000000000000000000000

.logic_tile 12 28
000000000000000000000000000111001000001100111100000000
000000000000000000000000000000000000110011000000010000
001001000100100000000000000000001000001100111100000000
100000000000000000000000000000001100110011000000000000
000000000000000000000110000111001000001100111100000000
000000000000000000000000000000100000110011000000000001
000000000000001001100000010101001000001100111100000000
000000000000000001000010000000100000110011000000000000
000000000000000001100000000101101000001100111100000000
000000000000000000000000000000000000110011000000000000
000000000000000000000110000101101000001100111100000000
000000000000000000000000000000000000110011000000000000
000000000000001000000000010101101000001100111100000000
000000000000000001000010000000100000110011000000000000
110000000100000000000000000000001001001100111100000000
000000000000000000000000000000001101110011000000000000

.logic_tile 13 28
000000000000000000000110100000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000001001011101000010000000000000
000000000000000000000000000011111010000000000000000000
000001000000000101100000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000001000000110000000000000000000000000000000
000000000000001001000100000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000100000000000000000000000000000000000000000

.logic_tile 14 28
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 15 28
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 16 28
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 17 28
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 18 28
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.ramt_tile 19 28
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000

.logic_tile 20 28
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 21 28
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 22 28
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 23 28
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 24 28
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.ipcon_tile 25 28
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000

.ipcon_tile 0 29
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000

.logic_tile 1 29
000000000000000000000011100001001000110011001100000000
000000000000000000000010110000101001001100110000010000
001000000000000000000000000000001000001100110100000000
100000000000000000000010101001001100110011000000000000
110000000000001000000010101101101010100000000000000000
110000000000000001000010100101011011000000000000000000
000000000000000101000010100000000001001111000000000000
000000000000000101000000000000001010001111000000000000
000000000000000001100000001000000000010110100000000000
000000000000000000000000001001000000101001010000000000
000000000000000000000000000101100000010110100000000000
000000000000000000000000000000100000010110100000000000
000000000000000000000110101101001101100000000000000000
000000000000000000000100001101001001000000000000000000
000000000000000000000000000101000000010110100000000000
000000000000000000000000000000100000010110100000000000

.logic_tile 2 29
000000000000000000000000000000000000000000001000000000
000000000000000000000000000000001010000000000000010000
000000000000000000000000000101000000000000001000000000
000000000000000000000000000000000000000000000000000000
000000000000000001100000000000000000000000001000000000
000000000000000000100000000000001010000000000000000000
000000000000000000000000000101000000000000001000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000001000000000
000000000000000000000000000000001010000000000000000000
000000000000000000000000000101000000000000001000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000001000000000
000000000000000000000000000000001010000000000000000000
000000000000000000000000000101000000000000001000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 3 29
000000000000000000000000000011100000000000001000000000
000000000000000111000000000000000000000000000000001000
000000000000000000000111110000000001000000001000000000
000000000000000000000111110000001111000000000000000000
000000000000000000000000000001101000101010101000000000
000000000000000000000000000000100000101010100000000000
000000000001010000000000000001101000101010101000000000
000000000000100000000011100000100000101010100000000000
000000000000000000000000000101101000101010101000000000
000000000000000000000000000000100000101010100000000000
000000000000000101000010000000001001110011001000000000
000000000000000000000000000000001101110011000000000000
000000000000000000000000000000001001110011001000000000
000000000000000000000000000000001111110011000000000000
000000000000000000000111010001001000101010101000000000
000000000000000000000110100000000000101010100000000000

.logic_tile 4 29
000000000000000111100010100001100001000000001000000000
000000000000000000100100000000101100000000000000010000
001000000000000001100110100111100000000000001000000000
100000000000000000000000000000001110000000000000000000
010000000000000111000111100111001100000011111000000000
110000000000000000100100000000100000000011110000000000
000000000000000111000000000000001000111100001010000000
000000000000000001000010000000000000111100000000000000
000000000000000101000000010001001000000001010000000000
000000000000000000100010100000010000000001010000000000
000000000000000000000000000011011100010100000000000000
000000000000000001000010100001110000101001010000000000
000000000000000000000000010111111000111100010100000000
000000000000001101000010000000001010111100010010100000
010000000000001001000000001101100001111001110000000101
100000000000000001000000001101001010101001010010000001

.logic_tile 5 29
000000000000000000000000000001100000000000001000000000
000000000000000000000010110000100000000000000000001000
000000000000000000000010100111100000000000001000000000
000000000000000000000000000000000000000000000000000000
000000000001000101000010100101101000001100111000000000
000001001000000000000000000000100000110011000000000000
000000000000000101000010110101001000001100111000000000
000000000000000000000110100000100000110011000000000000
000000000000000000000000000000001000001100111000000000
000001000000000000000000000000001010110011000000000000
000000000000000000000000000101101000001100111000000000
000000000000000000000000000000100000110011000000000000
000000000000000000000000000000001000001100111000000000
000000000000000000000000000000001001110011000000000000
000010100000000101000000000101101000001100111000000000
000001000000000000100000000000000000110011000000000000

.ramb_tile 6 29
000000000000100000000000000000000000000000
000000000001000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000001110000000000000000000000000000000
000001000010000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000001000000000000000000000000000000000000
000000100000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000100000000000000000000000000000000
000000000000010000000000000000000000000000

.logic_tile 7 29
000000000000000111100011100000000001000000001000000000
000000000000000000100000000000001011000000000000001000
000000000001010000000000000111000001000000001000000000
000000000000100000000000000000001011000000000000000000
000000000110000000000111100101101001001100111000000000
000000000000000000000100000000001110110011000001000000
000000001010000000000111100111101000001100111010000000
000000000000001111000011100000001000110011000000000000
000001000000000000000000000101101000001100111010000000
000010000000100000000000000000101011110011000000000000
000000000000000000000111000111101000001100111000000000
000000100000000000000100000000001001110011000000000000
000000000000000001000000000111101001001100111000000000
000000000000000000000000000000001110110011000000100000
000000000000000001000000000111101001001100111000000000
000000000000000001000000000000001101110011000010000000

.logic_tile 8 29
000000000000000000000000000101011111000011111000000000
000000000000000111000000000000001001000011110000010000
000000000000000111000000000111001010000011111000000000
000000001010000000100011100000010000000011110000000000
000000000000001000000111101011001000011100000000000001
000000000000000001000000001101101111111100000000000000
000000000000000011100110001001011001100010000000000000
000000001010000000100100000111011000000100010000000000
000000000000000000000110000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000001100110101000000000010110100000000000
000000000000000000000000000101000000101001010000000100
000000000000000000000000000000000000000000000000000000
000000000000000001000000000000000000000000000000000000

.logic_tile 9 29
000000000000001000000000010111011010111100110100000000
000000000000000001000010101001111000111100101011100010
001000000000001000000011100001111110111101010000000000
100000000000000111000011100000010000111101010001000000
110000000000000000000000000000000000000000000000000000
010000000000000000000000000000000000000000000000000000
000001000010000000000000001111011001000000010000000000
000010000000000000000010101111011001000010000000000000
000000000000000000000000010000000000000000000000000000
000000000000000000000011100000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000010000000000000000000000000000000000000000000000000
000000000000000001000000000000000000000000000000000000
000000000000000000000010000000000000000000000000000000
010000000000000000000010000000000000000000000000000000
100000000000000000000010000000000000000000000000000000

.logic_tile 10 29
000000000000000000000000010011000000000000001000000000
000000000000000000000010010000101100000000000000010000
000000000000000000000000000111000000000000001000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000001011101000011100000000000000
000000000000000000000000000101101001111100000000000000
000000000000000001000000010000000000000000000000000000
000000000000000000000011000000000000000000000000000000
000000000000001000000010000000000000000000000000000000
000000000000001001000000000000000000000000000000000000
000000000000000000000110000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000001100000000000000000000000000000000000
000001000000000000100000000000000000000000000000000000
000000000000000000000000001000000001001001000000000000
000000000000000000000010001101001111000110000000000000

.logic_tile 11 29
000000000000001001100110011011011011000000000000000000
000000000000000111100011100001001001000000100000000000
000000000000001000000110001001111000100000000000000000
000000000000000001000010100101011100000000000000000000
000000000000001001100000000001011000100000000010000001
000000000000001001100000000011111000000000000001100000
000000000000000000000000000001000000000000000000000000
000000000000000001000000000111101000001001000000000000
000000000000001011100000010000000000000110000000000000
000000000000000001000010101011001111001001000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000001101100110100101001110100000000000000000
000000000000000101000010100101001110000000000000000000
000000000000000000000000000111000000000000000000000000
000000000000000000000000001111001010000110000000000000

.logic_tile 12 29
000000000000000001100000000000001000001100111100000000
000000000000000000000000000000001100110011000000010000
001000000000001001100000000000001000001100111100000000
100000000000000001000000000000001000110011000000000000
000000000000000000000000000000001000001100111100000000
000000000000000000000000000000001101110011000000000000
000000000000100000000000000000001000001100111100000000
000000000000000000000000000000001101110011000000000000
000000000000001000000110010000001001001100111100000000
000000000000000001000010000000001000110011000000000000
000000000000000000000110010000001001001100111100000000
000000000000000000000010000000001000110011000000000000
000000000000000000000000000000001001001100111100000000
000000000000000000000000000000001101110011000000000000
110000000000100000000000000000001001001100111100000000
000000000000000000000000000000001101110011000000000000

.logic_tile 13 29
000000000000000000000000000000011010101000000000000000
000000000000000000000010101001010000010100000001000000
000000000000001101100110111111100001000110000000000000
000000000000000101000010101111101110000000000001000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000010000000000000000000000000000
000000000000000000000010000000000000000000000000000000
000000000000000000000000000111111111100000000000000000
000000000000000000000000000000101111100000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000001001111001000010000000000000
000000000000000000000000001001101000000000000000000000
000000000000001000000110010000000000000000000000000000
000000000000001001000110010000000000000000000000000000

.logic_tile 14 29
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 15 29
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 16 29
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000001010000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 17 29
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 18 29
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.ramb_tile 19 29
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000

.logic_tile 20 29
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 21 29
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 22 29
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 23 29
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 24 29
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.ipcon_tile 25 29
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000

.ipcon_tile 0 30
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000

.logic_tile 1 30
000000000000000000000110000000001000101000000000000100
000000000000000101000010010111010000010100000000000101
001000000000001000000000000111000000101001010000000000
100000000000000001000010100000000000101001010010000000
010000000000000000000000000000000000001111000000000000
010000000000000000000010100000001000001111000000000000
000000000000000000000110000101111000011111110000000000
000000000000000000000000001101111101111111110000000000
000000000000000000000010000000000001001111000000000000
000000000000000000000000000000001011001111000000100000
000000000000000000000000000000000000001111000000000000
000000000000000000000000000000001101001111000000100000
000000000000000101000010000000000000010110100000000000
000000000000000000100000001111000000101001010000100000
000000000000000000000000000000011000000100000100000000
000000000000000000000000000000000000000000000000000000

.logic_tile 2 30
000000000000000000000000001111001000000000000000000000
000000000000000000000000000101001111000100000000010010
001000000000000000000000000000000000000000000000000000
100000000000000000000000000000000000000000000000000000
000000000000000000000110100000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000011100000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000101000000000000000111000001
000000000000000000000000000000100000000001000010100000
000000000000000000000111000000000000000000000000000000
000000000000001001000100000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 3 30
000000000000000000000000010000001000110011001000000000
000000000000000000000011100000001001110011000000010000
000000000000000000000000000000001000111100001000000000
000000000000000000000000000000000000111100000000000000
000000000001000000000010000011111010001100110000100000
000000000000000000000000000000011011110011000000000000
000000000000000000000000010000000000000000000000000000
000000000000000000000010010000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000101100000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000001000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 4 30
000000000001000000000000010101111100001100110000000000
000000000000000000000010000000100000110011000000000000
001000000000001000000110000111001101000010000000000000
100000000000000001000010101111011011000000000000000000
110000000000000001100111000111111110000001010000000000
110000000000000000000010000011100000000011110000000000
000000000000000000000000001101011100000001000000000000
000000000000000101000010001001001011000000000010100010
000000000001011000000000000011111010001100110000000000
000000000000100001000010001101010000110011000000000000
000000000000001001100110101001011000101001010100000000
000000000000000101000010000101100000111101010010100010
000000000000000101100111011011111101000100000000000000
000000000000000000000110101001011101000000000000000000
010000000000000000000000011011111001000000000000000000
100000000000001001000010101011111100100000000000000000

.logic_tile 5 30
000000000000001001100110110000001001001100111000000000
000000000001000001000011100000001000110011000000010000
001000000000001101000000000001001001111001010100000000
100000000000000001000010100001101010101001111001000001
110000000000001000000010010000011011111001010110000000
010000000000000111000011111111001001110110101000100000
000000000000001111000010010000011010111000000000000000
000000000000000011100010101001001100110100000000000000
000000000000000111000010010101011011101000010110000000
000000000000000000100011010001001100110100010000000010
000000000000001001100000000101101110000000000000000000
000000000000001001000000001011101111010000000000000000
000000000000000001100110010101111101000000000000000000
000000000000000000000010001101101000001000000010100000
010000000000000001000000001000011110111000110110000000
100000000000000000000000000001001011110100111000000000

.ramt_tile 6 30
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000001001000000000000000000000000000000000
000000100000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000

.logic_tile 7 30
000000000000000000000000000101101000001100111000000000
000000000000000000000000000000001100110011000001010000
000000000100000000000000001001101000101000010000000000
000000000000000000000011111011101101010010100001000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000001101000000000000000000000000000000000000
000000000000001111000000000000000000000000000000000000
000010000000000000000111100000000000000000000000000000
000011100000000001000100000000000000000000000000000000
000000000000000000000111000000011011110000010000000000
000000000000000000000100001011001101110000100001000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 8 30
000000000000100000000000000000000000000000000000000000
000000001101010000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000001110000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000010000000000000000000000000000000000000000000000000
000001000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 9 30
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000100000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000001010000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 10 30
000000000110000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000001100000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 11 30
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 12 30
000000000000001001100000000000001000001100110100000000
000000000000000001000000000000001100110011000000010000
001000000000001000000111001101001101000000010000000000
100000000000001001000000001001001100000000000000000000
000000000000001011100000000011111000000010000000000000
000000000000001001000000000001011010000000000000000000
000000000000000001100000000000000000000000000010000000
000000000000000000000000000000000000000000000000000000
000000000000001001100000000011001011101001010000000000
000000000000000001100000000111001010110110100000000000
000000000000000001000000001000011000100000000000000000
000000000000000000000000001111001000010000000000000000
000000001010000111000000000000000000000000000000000000
000000000000000000100000000000000000000000000000000000
111000000000000000000000010000000000000000000000000000
000000000000000000000010010000000000000000000000000000

.logic_tile 13 30
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000010100000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 14 30
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 15 30
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000010100000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000100000000000000000000000000000000000000000

.logic_tile 16 30
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000001000000000000000000000000000000000000000000000

.logic_tile 17 30
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000001000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 18 30
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.ramt_tile 19 30
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000001000000000000000000000000000000
000000000000000000000000000000000000000000

.logic_tile 20 30
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 21 30
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 22 30
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 23 30
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 24 30
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.ipcon_tile 25 30
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000

.io_tile 1 31
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000

.io_tile 2 31
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000

.io_tile 3 31
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000

.io_tile 4 31
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000

.io_tile 5 31
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000

.io_tile 6 31
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000

.io_tile 7 31
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000

.io_tile 8 31
000000000000000010
000100000000010000
000000000000000000
000000000000000001
000010000000010010
000000110000010000
001000000000000100
000000000000000000
000000000000000000
000000000000000000
000000000000110010
000000000000010000
000000000000000100
000011110000000001
000000000000000010
000000000000000000

.io_tile 9 31
000000000000000010
000100000000000000
000000000000000000
000000000000000001
000000000000110010
000000000000010000
001000000000000100
000000000000000000
000000000000000000
000000000000000000
000000000000110010
000000000000010000
000001110000000100
000011010000000001
000000000000000010
000000000000000000

.io_tile 10 31
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000100000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000

.io_tile 11 31
000100000000000000
000000000000000000
000100000000000000
000100000000000000
000000000000000000
000100000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000

.io_tile 12 31
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000100
000000000000001100
001000000000000000
000000000000000000
000000000000000000
000100000000000000
100000000000000000
010000000000000000
000010000000000100
000010010000000001
000000000000000000
000000000000000000

.io_tile 13 31
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000001100
000000000000001000
001000000000000000
000000000000000000
000000000000000000
000000000000000000
000010000000110010
000001010000110000
000000000000000100
000000000000000001
000000000000000010
000001110000000000

.io_tile 14 31
001000000000000000
000000000000000000
000100000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000

.io_tile 15 31
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000001100
000000000000001100
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000010000000000000
000011110000000000

.io_tile 16 31
000000000000000010
000100000000000000
000000000000000000
000011010000000001
000001110000001110
000000001000110100
001001111000000100
000000001000001000
000000000000000000
000000000000000000
000000000000010010
000000000000010000
000000000000000100
000000000000000001
000000000000000010
000000000000000000

.io_tile 17 31
000000000000000010
000100000000000000
000000000000000000
000000000000000001
000000000000010010
000000000000110000
000010000000000100
000011110000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000

.io_tile 18 31
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
001000000000000000
000000000000000000
000000000000000000
100100000000000000
000000000000000000
000000000000000000
000000000000000100
000000000000000001
000000000000000000
000000000000000000

.io_tile 19 31
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000001100
000000000000001100
001000000000000000
000000000000000000
000000000000000000
100100000000000000
000000000000000000
000000000000000000
000000000000000100
000000000000000001
000010000000000000
000011110000000000

.io_tile 20 31
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000

.io_tile 21 31
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000

.io_tile 22 31
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000

.io_tile 23 31
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000

.io_tile 24 31
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000

.sym 6 P1B9$SB_IO_OUT_$glb_clk
.sym 7 rst_$glb_sr
.sym 9 vga.left_up_1d_SB_DFFE_Q_E_SB_LUT4_O_I2_SB_LUT4_I0_O_$glb_sr
.sym 4398 vga.vs_out_SB_DFFESR_Q_E
.sym 4602 vga.count_h[4]
.sym 4614 vga.count_h[5]
.sym 4768 vga.red_SB_DFFSR_Q_D_SB_LUT4_O_I1_SB_LUT4_O_2_I1[2]
.sym 4831 $PACKER_VCC_NET
.sym 4833 $PACKER_VCC_NET
.sym 4837 vga.count_h[0]
.sym 4997 vga.hs_out_SB_DFFSR_Q_D_SB_LUT4_O_I3_SB_LUT4_I1_I0[2]
.sym 4998 vga.blank_h
.sym 5073 vga.hs_out_SB_DFFSR_Q_D_SB_LUT4_O_I3_SB_LUT4_I1_I0[0]
.sym 5087 vga.count_h[9]
.sym 5094 vga.red_SB_DFFSR_Q_D_SB_LUT4_O_I1_SB_LUT4_O_2_I1_SB_LUT4_O_1_I0[0]
.sym 5097 vga.count_h[8]
.sym 5098 $PACKER_VCC_NET
.sym 5296 vga.hs_out_SB_DFFSR_Q_D_SB_LUT4_O_I3_SB_LUT4_I1_I0_SB_LUT4_O_I3[0]
.sym 5298 vga.red_SB_DFFSR_Q_D_SB_LUT4_O_I1_SB_LUT4_O_1_I0_SB_LUT4_O_1_I2_SB_CARRY_CO_I1[5]
.sym 5300 vga.hs_out_SB_DFFSR_Q_D_SB_LUT4_O_I3_SB_LUT4_I1_I0_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_I1[7]
.sym 5302 vga.hs_out_SB_DFFSR_Q_D_SB_LUT4_O_I3_SB_LUT4_I1_I0_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_I1[8]
.sym 5406 vga.red_SB_DFFSR_Q_D_SB_LUT4_O_I1_SB_LUT4_O_1_I0_SB_LUT4_O_3_I0_SB_LUT4_O_I1[8]
.sym 5407 vga.red_SB_DFFSR_Q_D_SB_LUT4_O_I1_SB_LUT4_O_2_I1_SB_LUT4_O_1_I0_SB_LUT4_O_I2[0]
.sym 5408 vga.red_SB_DFFSR_Q_D_SB_LUT4_O_I1_SB_LUT4_O_2_I1_SB_LUT4_O_1_I0[0]
.sym 5412 vga.red_SB_DFFSR_Q_D_SB_LUT4_O_I1_SB_LUT4_O_2_I1_SB_LUT4_O_1_I0_SB_LUT4_O_I2[1]
.sym 5507 vga.hs_out_SB_DFFSR_Q_D_SB_LUT4_O_I3_SB_LUT4_I1_I0_SB_LUT4_O_I3[0]
.sym 5509 $PACKER_VCC_NET
.sym 5511 locked_SB_LUT4_I3_O
.sym 5615 vga.hs_out_SB_DFFSR_Q_D_SB_LUT4_O_I3_SB_LUT4_I1_I0_SB_LUT4_O_I3[0]
.sym 5616 vga.red_SB_DFFSR_Q_D_SB_LUT4_O_I1_SB_LUT4_O_1_I0_SB_LUT4_O_1_I2_SB_CARRY_CO_I1[5]
.sym 5617 vga.hs_out_SB_DFFSR_Q_D_SB_LUT4_O_I3_SB_LUT4_I1_I0_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_I1[7]
.sym 5618 vga.hs_out_SB_DFFSR_Q_D_SB_LUT4_O_I3_SB_LUT4_I1_I0_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_I1[8]
.sym 5619 vga.red_SB_DFFSR_Q_D_SB_LUT4_O_I1_SB_LUT4_O_1_I0_SB_LUT4_O_1_I2_SB_CARRY_CO_I1[8]
.sym 5620 vga.red_SB_DFFSR_Q_D_SB_LUT4_O_I1_SB_LUT4_O_1_I0_SB_LUT4_O_3_I0[2]
.sym 5621 rst_counter[7]
.sym 5827 rst_counter_SB_LUT4_O_I3_SB_LUT4_I2_O[3]
.sym 5828 rst_counter_SB_LUT4_O_6_I3[0]
.sym 5829 rst_counter_SB_LUT4_O_5_I3
.sym 5830 rst_counter_SB_LUT4_O_4_I3
.sym 5831 rst_counter_SB_LUT4_O_3_I3
.sym 5832 rst_counter_SB_LUT4_O_2_I3
.sym 5833 rst_counter_SB_LUT4_O_1_I3
.sym 5890 vga.red_SB_DFFSR_Q_D_SB_LUT4_O_I1_SB_LUT4_O_1_I0_SB_LUT4_O_3_I0[2]
.sym 5892 vga.hs_out_SB_DFFSR_Q_D_SB_LUT4_O_I3_SB_LUT4_I1_I0_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_I1[7]
.sym 5905 vga.count_h[7]
.sym 5936 vga.red_SB_DFFSR_Q_D_SB_LUT4_O_I1_SB_LUT4_O_1_I0_SB_LUT4_O_1_I2_SB_CARRY_CO_I1[5]
.sym 5944 $PACKER_VCC_NET
.sym 5946 rst_counter[9]
.sym 5948 rst_counter[8]
.sym 6053 rst_counter_SB_LUT4_O_I3
.sym 6054 rst_counter_SB_LUT4_O_I3_SB_LUT4_I2_I3[3]
.sym 6055 rst_counter_SB_LUT4_O_I3_SB_LUT4_I2_O[1]
.sym 6056 rst_counter[5]
.sym 6057 rst_counter[3]
.sym 6058 rst_counter[2]
.sym 6059 rst_counter_SB_LUT4_O_I3_SB_LUT4_I2_O[0]
.sym 6060 rst_counter[6]
.sym 6164 rst_counter[4]
.sym 6280 locked_SB_LUT4_I3_O
.sym 6281 pll_PLL$nextnr_LOCK_lut_through_net
.sym 6282 rst_counter[1]
.sym 6283 rst_SB_DFF_Q_D[0]
.sym 6284 rst_counter[9]
.sym 6285 rst_counter[8]
.sym 6286 rst_counter[4]
.sym 6287 rst_counter_SB_LUT4_O_8_I3[0]
.sym 6400 locked_SB_LUT4_I3_O
.sym 6582 rst
.sym 9371 locked_SB_LUT4_I3_O
.sym 9528 $PACKER_VCC_NET
.sym 9533 vga.count_h[7]
.sym 9539 vga.count_h[2]
.sym 9541 vga.count_h[3]
.sym 9655 vga.count_h[1]
.sym 9656 vga.count_h[2]
.sym 9657 vga.count_h[3]
.sym 9658 vga.count_h[4]
.sym 9659 vga.count_h[5]
.sym 9660 vga.count_h[6]
.sym 9661 vga.count_h[7]
.sym 9667 vga.count_v[2]
.sym 9672 $PACKER_VCC_NET
.sym 9679 vga.count_h[4]
.sym 9681 vga.count_h[5]
.sym 9683 vga.count_h[6]
.sym 9689 vga.count_h[1]
.sym 9801 vga.count_h[8]
.sym 9802 vga.count_h[9]
.sym 9805 vga.count_h[0]
.sym 9814 vga.count_h[6]
.sym 9816 vga.count_h[3]
.sym 9819 P1A9$SB_IO_OUT
.sym 9822 vga.count_h[1]
.sym 9825 vga.count_h[2]
.sym 9826 vga.count_h[0]
.sym 9827 vga.count_h[3]
.sym 9829 vga.count_h[4]
.sym 9830 vga.hs_out_SB_DFFSR_Q_D_SB_LUT4_O_I3[5]
.sym 9831 vga.count_h[5]
.sym 9833 vga.count_h[6]
.sym 9834 vga.count_h[8]
.sym 9835 vga.count_h[7]
.sym 9836 vga.count_h[9]
.sym 9844 vga.count_h[2]
.sym 9847 vga.count_h[5]
.sym 9848 vga.count_h[6]
.sym 9849 vga.count_h[7]
.sym 9851 vga.count_h[1]
.sym 9853 vga.count_h[3]
.sym 9854 vga.count_h[4]
.sym 9857 $PACKER_VCC_NET
.sym 9859 $PACKER_VCC_NET
.sym 9870 vga.count_h[0]
.sym 9874 $nextpnr_ICESTORM_LC_19$O
.sym 9876 vga.count_h[0]
.sym 9880 vga.red_SB_DFFSR_Q_D_SB_LUT4_O_I1_SB_LUT4_O_2_I1_SB_LUT4_O_1_I3[1]
.sym 9882 vga.count_h[1]
.sym 9886 vga.red_SB_DFFSR_Q_D_SB_LUT4_O_I1_SB_LUT4_O_2_I1_SB_LUT4_O_1_I3[2]
.sym 9889 vga.count_h[2]
.sym 9892 vga.red_SB_DFFSR_Q_D_SB_LUT4_O_I1_SB_LUT4_O_2_I1_SB_LUT4_O_1_I3[3]
.sym 9894 vga.count_h[3]
.sym 9895 $PACKER_VCC_NET
.sym 9898 vga.red_SB_DFFSR_Q_D_SB_LUT4_O_I1_SB_LUT4_O_2_I1_SB_LUT4_O_1_I3[4]
.sym 9900 vga.count_h[4]
.sym 9904 vga.red_SB_DFFSR_Q_D_SB_LUT4_O_I1_SB_LUT4_O_2_I1_SB_LUT4_O_1_I3[5]
.sym 9907 vga.count_h[5]
.sym 9910 vga.red_SB_DFFSR_Q_D_SB_LUT4_O_I1_SB_LUT4_O_2_I1_SB_LUT4_O_1_I3[6]
.sym 9913 vga.count_h[6]
.sym 9916 vga.red_SB_DFFSR_Q_D_SB_LUT4_O_I1_SB_LUT4_O_2_I1_SB_LUT4_O_1_I3[7]
.sym 9918 $PACKER_VCC_NET
.sym 9919 vga.count_h[7]
.sym 9951 vga.hs_out_SB_DFFSR_Q_D_SB_LUT4_O_I3_SB_LUT4_I1_I0[3]
.sym 9952 vga.blank_h_SB_DFFESS_Q_E_SB_LUT4_O_I2[0]
.sym 9953 vga.hs_out_SB_DFFSR_Q_D_SB_LUT4_O_I3_SB_LUT4_I1_O[0]
.sym 9954 vga.blank_h_SB_DFFESS_Q_E
.sym 9955 vga.hs_out_SB_DFFSR_Q_R
.sym 9962 $PACKER_VCC_NET
.sym 9963 vga.count_v[1]
.sym 9967 vga.count_h[8]
.sym 9969 vga.count_h[9]
.sym 9970 vga.red_SB_DFFSR_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_1_I0_SB_LUT4_O_1_I1_SB_CARRY_CO_I1[0]
.sym 9975 vga.blank_h
.sym 9981 vga.count_h[1]
.sym 9984 vga.red_SB_DFFSR_Q_D_SB_LUT4_O_I1_SB_LUT4_O_2_I1_SB_LUT4_O_1_I3[7]
.sym 9989 $PACKER_VCC_NET
.sym 9990 vga.count_h[9]
.sym 9997 vga.count_h[8]
.sym 10007 vga.count_h[1]
.sym 10008 vga.red_SB_DFFSR_Q_D_SB_LUT4_O_I1_SB_LUT4_O_2_I1_SB_LUT4_O_1_I0[0]
.sym 10009 vga.count_h[2]
.sym 10021 vga.red_SB_DFFSR_Q_D_SB_LUT4_O_I1_SB_LUT4_O_2_I1_SB_LUT4_O_1_I3[8]
.sym 10023 vga.count_h[8]
.sym 10024 $PACKER_VCC_NET
.sym 10027 vga.red_SB_DFFSR_Q_D_SB_LUT4_O_I1_SB_LUT4_O_2_I1_SB_LUT4_O_1_I0[3]
.sym 10030 vga.count_h[9]
.sym 10034 vga.count_h[2]
.sym 10035 vga.red_SB_DFFSR_Q_D_SB_LUT4_O_I1_SB_LUT4_O_2_I1_SB_LUT4_O_1_I0[0]
.sym 10036 vga.count_h[1]
.sym 10037 vga.red_SB_DFFSR_Q_D_SB_LUT4_O_I1_SB_LUT4_O_2_I1_SB_LUT4_O_1_I0[3]
.sym 10096 vga.hs_out_SB_DFFSR_Q_D_SB_LUT4_O_I3_SB_LUT4_I1_I0_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_I1[2]
.sym 10097 vga.hs_out_SB_DFFSR_Q_D_SB_LUT4_O_I3_SB_LUT4_I1_I0_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_I1[3]
.sym 10098 vga.red_SB_DFFSR_Q_D_SB_LUT4_O_I1_SB_LUT4_O_1_I0_SB_LUT4_O_1_I2_SB_CARRY_CO_I1[3]
.sym 10107 $PACKER_VCC_NET
.sym 10112 vga.hs_out_SB_DFFSR_Q_R
.sym 10113 vga.red_SB_DFFSR_Q_D_SB_LUT4_O_I1_SB_LUT4_O_2_I1[2]
.sym 10120 vga.count_h[2]
.sym 10122 vga.count_h[3]
.sym 10125 vga.red_SB_DFFSR_Q_D_SB_LUT4_O_I1_SB_LUT4_O_1_I0_SB_LUT4_O_1_I0[2]
.sym 10126 rst
.sym 10127 vga.blank_h_SB_DFFESS_Q_E
.sym 10128 vga.count_h[0]
.sym 10129 vga.count_h[7]
.sym 10138 vga.blank_h_SB_DFFESS_Q_E
.sym 10139 $PACKER_VCC_NET
.sym 10147 $PACKER_VCC_NET
.sym 10149 vga.count_h[4]
.sym 10151 vga.count_h[5]
.sym 10152 vga.count_h[8]
.sym 10153 vga.count_h[6]
.sym 10154 vga.count_h[9]
.sym 10155 vga.count_h[7]
.sym 10168 $nextpnr_ICESTORM_LC_31$O
.sym 10171 vga.count_h[4]
.sym 10174 vga.hs_out_SB_DFFSR_Q_R_SB_LUT4_O_I3[1]
.sym 10176 vga.count_h[5]
.sym 10177 $PACKER_VCC_NET
.sym 10180 vga.hs_out_SB_DFFSR_Q_R_SB_LUT4_O_I3[2]
.sym 10182 vga.count_h[6]
.sym 10183 $PACKER_VCC_NET
.sym 10186 vga.hs_out_SB_DFFSR_Q_R_SB_LUT4_O_I3[3]
.sym 10189 vga.count_h[7]
.sym 10192 vga.hs_out_SB_DFFSR_Q_R_SB_LUT4_O_I3[4]
.sym 10194 $PACKER_VCC_NET
.sym 10195 vga.count_h[8]
.sym 10198 $nextpnr_ICESTORM_LC_32$I3
.sym 10200 vga.count_h[9]
.sym 10204 $nextpnr_ICESTORM_LC_32$COUT
.sym 10207 $PACKER_VCC_NET
.sym 10208 $nextpnr_ICESTORM_LC_32$I3
.sym 10214 $nextpnr_ICESTORM_LC_32$COUT
.sym 10215 vga.blank_h_SB_DFFESS_Q_E
.sym 10216 P1B9$SB_IO_OUT_$glb_clk
.sym 10217 rst_$glb_sr
.sym 10243 vga.red_SB_DFFSR_Q_D_SB_LUT4_O_I1_SB_LUT4_O_1_I0_SB_LUT4_O_1_I0[2]
.sym 10247 vga.hs_out_SB_DFFSR_Q_D_SB_LUT4_O_I3_SB_LUT4_I1_I0_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_I1[1]
.sym 10259 $PACKER_VCC_NET
.sym 10263 vga.hs_out_SB_DFFSR_Q_D_SB_LUT4_O_I3_SB_LUT4_I1_I0_SB_LUT4_O_I3[0]
.sym 10267 vga.count_h[4]
.sym 10268 vga.red_SB_DFFSR_Q_D_SB_LUT4_O_I1_SB_LUT4_O_1_I0_SB_LUT4_O_1_I2_SB_CARRY_CO_I1[3]
.sym 10269 vga.count_h[5]
.sym 10270 vga.red_SB_DFFSR_Q_D_SB_LUT4_O_I1_SB_LUT4_O_1_I0_SB_LUT4_O_1_I2_SB_CARRY_CO_I1[5]
.sym 10271 vga.count_h[6]
.sym 10272 vga.hs_out_SB_DFFSR_Q_D_SB_LUT4_O_I3_SB_LUT4_I1_I0_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_I1[7]
.sym 10274 vga.hs_out_SB_DFFSR_Q_D_SB_LUT4_O_I3_SB_LUT4_I1_I0_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_I1[8]
.sym 10275 vga.count_h[4]
.sym 10276 vga.red_SB_DFFSR_Q_D_SB_LUT4_O_I1_SB_LUT4_O_1_I0_SB_LUT4_O_1_I2_SB_CARRY_CO_I1[8]
.sym 10277 vga.count_h[1]
.sym 10285 vga.hs_out_SB_DFFSR_Q_D_SB_LUT4_O_I3_SB_LUT4_I1_I0_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_I1[3]
.sym 10286 vga.red_SB_DFFSR_Q_D_SB_LUT4_O_I1_SB_LUT4_O_1_I0_SB_LUT4_O_1_I2_SB_CARRY_CO_I1[3]
.sym 10290 $PACKER_VCC_NET
.sym 10292 vga.hs_out_SB_DFFSR_Q_D_SB_LUT4_O_I3_SB_LUT4_I1_I0_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_I1[2]
.sym 10301 vga.hs_out_SB_DFFSR_Q_D_SB_LUT4_O_I3_SB_LUT4_I1_I0_SB_LUT4_O_I3[0]
.sym 10303 vga.red_SB_DFFSR_Q_D_SB_LUT4_O_I1_SB_LUT4_O_1_I0_SB_LUT4_O_1_I2_SB_CARRY_CO_I1[5]
.sym 10307 vga.hs_out_SB_DFFSR_Q_D_SB_LUT4_O_I3_SB_LUT4_I1_I0_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_I1[8]
.sym 10312 vga.hs_out_SB_DFFSR_Q_D_SB_LUT4_O_I3_SB_LUT4_I1_I0_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_I1[1]
.sym 10313 vga.hs_out_SB_DFFSR_Q_D_SB_LUT4_O_I3_SB_LUT4_I1_I0_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_I1[7]
.sym 10315 $nextpnr_ICESTORM_LC_33$O
.sym 10318 vga.hs_out_SB_DFFSR_Q_D_SB_LUT4_O_I3_SB_LUT4_I1_I0_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_I1[1]
.sym 10321 vga.red_SB_DFFSR_Q_D_SB_LUT4_O_I1_SB_LUT4_O_1_I0_SB_LUT4_O_3_I0_SB_LUT4_O_I1[1]
.sym 10323 vga.hs_out_SB_DFFSR_Q_D_SB_LUT4_O_I3_SB_LUT4_I1_I0_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_I1[2]
.sym 10327 vga.red_SB_DFFSR_Q_D_SB_LUT4_O_I1_SB_LUT4_O_1_I0_SB_LUT4_O_3_I0_SB_LUT4_O_I1[2]
.sym 10329 $PACKER_VCC_NET
.sym 10330 vga.hs_out_SB_DFFSR_Q_D_SB_LUT4_O_I3_SB_LUT4_I1_I0_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_I1[3]
.sym 10333 vga.red_SB_DFFSR_Q_D_SB_LUT4_O_I1_SB_LUT4_O_1_I0_SB_LUT4_O_3_I0_SB_LUT4_O_I1[3]
.sym 10336 vga.red_SB_DFFSR_Q_D_SB_LUT4_O_I1_SB_LUT4_O_1_I0_SB_LUT4_O_1_I2_SB_CARRY_CO_I1[3]
.sym 10339 vga.red_SB_DFFSR_Q_D_SB_LUT4_O_I1_SB_LUT4_O_1_I0_SB_LUT4_O_3_I0_SB_LUT4_O_I1[4]
.sym 10342 vga.hs_out_SB_DFFSR_Q_D_SB_LUT4_O_I3_SB_LUT4_I1_I0_SB_LUT4_O_I3[0]
.sym 10345 vga.red_SB_DFFSR_Q_D_SB_LUT4_O_I1_SB_LUT4_O_1_I0_SB_LUT4_O_3_I0_SB_LUT4_O_I1[5]
.sym 10347 vga.red_SB_DFFSR_Q_D_SB_LUT4_O_I1_SB_LUT4_O_1_I0_SB_LUT4_O_1_I2_SB_CARRY_CO_I1[5]
.sym 10351 vga.red_SB_DFFSR_Q_D_SB_LUT4_O_I1_SB_LUT4_O_1_I0_SB_LUT4_O_3_I0_SB_LUT4_O_I1[6]
.sym 10353 vga.hs_out_SB_DFFSR_Q_D_SB_LUT4_O_I3_SB_LUT4_I1_I0_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_I1[7]
.sym 10357 vga.red_SB_DFFSR_Q_D_SB_LUT4_O_I1_SB_LUT4_O_1_I0_SB_LUT4_O_3_I0_SB_LUT4_O_I1[7]
.sym 10360 vga.hs_out_SB_DFFSR_Q_D_SB_LUT4_O_I3_SB_LUT4_I1_I0_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_I1[8]
.sym 10391 vga.red_SB_DFFSR_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_1_I0_SB_LUT4_O_I1_SB_LUT4_I3_O[2]
.sym 10392 vga.red_SB_DFFSR_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_1_I0_SB_LUT4_O_I1_SB_LUT4_I3_O[3]
.sym 10393 vga.red_SB_DFFSR_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_1_I0_SB_LUT4_O_I1_SB_LUT4_I3_O[4]
.sym 10394 vga.red_SB_DFFSR_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_1_I0_SB_LUT4_O_I1_SB_LUT4_I3_O[5]
.sym 10395 vga.red_SB_DFFSR_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_1_I0_SB_LUT4_O_I1_SB_LUT4_I3_O[6]
.sym 10396 vga.red_SB_DFFSR_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_1_I0_SB_LUT4_O_I1_SB_LUT4_I3_O[7]
.sym 10414 vga.count_h[6]
.sym 10415 vga.count_h[0]
.sym 10420 vga.count_h[9]
.sym 10422 vga.ball_pos_h_SB_DFFESR_Q_D_SB_LUT4_O_I1[0]
.sym 10423 vga.count_h[8]
.sym 10424 vga.count_h[5]
.sym 10425 vga.red_SB_DFFSR_Q_D_SB_LUT4_O_I1_SB_LUT4_O_1_I0_SB_LUT4_O_3_I0_SB_LUT4_O_I1[7]
.sym 10433 vga.count_h[8]
.sym 10437 vga.red_SB_DFFSR_Q_D_SB_LUT4_O_I1_SB_LUT4_O_2_I1_SB_LUT4_O_1_I0_SB_LUT4_O_I2[1]
.sym 10439 vga.count_h[9]
.sym 10440 vga.count_h[3]
.sym 10443 vga.red_SB_DFFSR_Q_D_SB_LUT4_O_I1_SB_LUT4_O_1_I0_SB_LUT4_O_1_I2_SB_CARRY_CO_I1[8]
.sym 10446 vga.count_h[0]
.sym 10448 vga.red_SB_DFFSR_Q_D_SB_LUT4_O_I1_SB_LUT4_O_2_I1_SB_LUT4_O_1_I0_SB_LUT4_O_I2[0]
.sym 10449 vga.count_h[7]
.sym 10453 vga.count_h[5]
.sym 10455 vga.count_h[6]
.sym 10459 vga.count_h[4]
.sym 10462 $nextpnr_ICESTORM_LC_34$I3
.sym 10465 vga.red_SB_DFFSR_Q_D_SB_LUT4_O_I1_SB_LUT4_O_1_I0_SB_LUT4_O_1_I2_SB_CARRY_CO_I1[8]
.sym 10472 $nextpnr_ICESTORM_LC_34$I3
.sym 10475 vga.count_h[9]
.sym 10476 vga.count_h[8]
.sym 10477 vga.count_h[0]
.sym 10478 vga.count_h[3]
.sym 10482 vga.red_SB_DFFSR_Q_D_SB_LUT4_O_I1_SB_LUT4_O_2_I1_SB_LUT4_O_1_I0_SB_LUT4_O_I2[0]
.sym 10483 vga.red_SB_DFFSR_Q_D_SB_LUT4_O_I1_SB_LUT4_O_2_I1_SB_LUT4_O_1_I0_SB_LUT4_O_I2[1]
.sym 10505 vga.count_h[7]
.sym 10506 vga.count_h[6]
.sym 10507 vga.count_h[5]
.sym 10508 vga.count_h[4]
.sym 10536 vga.red_SB_DFFSR_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_1_I0_SB_LUT4_O_I1_SB_LUT4_I3_O[8]
.sym 10537 vga.red_SB_DFFSR_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_1_I0_SB_LUT4_O_I1_SB_LUT4_I3_O[9]
.sym 10551 vga.ball_pos_h[1]
.sym 10552 vga.red_SB_DFFSR_Q_D_SB_LUT4_O_I1_SB_LUT4_O_1_I0_SB_LUT4_O_3_I0_SB_LUT4_O_I1[8]
.sym 10555 vga.ball_pos_h[1]
.sym 10560 vga.hs_out_SB_DFFSR_Q_D_SB_LUT4_O_I3_SB_LUT4_I1_I0_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_I1[8]
.sym 10562 vga.red_SB_DFFSR_Q_D_SB_LUT4_O_I1_SB_LUT4_O_1_I0_SB_LUT4_O_1_I2_SB_CARRY_CO_I1[8]
.sym 10570 vga.hs_out_SB_DFFSR_Q_D_SB_LUT4_O_I3_SB_LUT4_I1_I0_SB_LUT4_O_I3[0]
.sym 10581 vga.hs_out_SB_DFFSR_Q_D_SB_LUT4_O_I3_SB_LUT4_I1_I0_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_I1[8]
.sym 10586 vga.hs_out_SB_DFFSR_Q_D_SB_LUT4_O_I3_SB_LUT4_I1_I0_SB_LUT4_O_I3[0]
.sym 10587 rst_counter_SB_LUT4_O_6_I3[0]
.sym 10588 vga.red_SB_DFFSR_Q_D_SB_LUT4_O_I1_SB_LUT4_O_1_I0_SB_LUT4_O_1_I2_SB_CARRY_CO_I1[3]
.sym 10590 vga.red_SB_DFFSR_Q_D_SB_LUT4_O_I1_SB_LUT4_O_1_I0_SB_LUT4_O_1_I2_SB_CARRY_CO_I1[8]
.sym 10595 vga.count_h[7]
.sym 10596 vga.hs_out_SB_DFFSR_Q_D_SB_LUT4_O_I3_SB_LUT4_I1_I0_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_I1[7]
.sym 10598 vga.count_h[6]
.sym 10603 vga.red_SB_DFFSR_Q_D_SB_LUT4_O_I1_SB_LUT4_O_1_I0_SB_LUT4_O_1_I2_SB_CARRY_CO_I1[5]
.sym 10604 vga.count_h[9]
.sym 10607 vga.count_h[8]
.sym 10608 vga.count_h[5]
.sym 10609 $nextpnr_ICESTORM_LC_39$O
.sym 10612 vga.red_SB_DFFSR_Q_D_SB_LUT4_O_I1_SB_LUT4_O_1_I0_SB_LUT4_O_1_I2_SB_CARRY_CO_I1[3]
.sym 10615 vga.red_SB_DFFSR_Q_D_SB_LUT4_O_I1_SB_LUT4_O_1_I0_SB_LUT4_O_3_I2[1]
.sym 10617 vga.hs_out_SB_DFFSR_Q_D_SB_LUT4_O_I3_SB_LUT4_I1_I0_SB_LUT4_O_I3[0]
.sym 10619 vga.count_h[5]
.sym 10621 vga.red_SB_DFFSR_Q_D_SB_LUT4_O_I1_SB_LUT4_O_1_I0_SB_LUT4_O_3_I2[2]
.sym 10623 vga.red_SB_DFFSR_Q_D_SB_LUT4_O_I1_SB_LUT4_O_1_I0_SB_LUT4_O_1_I2_SB_CARRY_CO_I1[5]
.sym 10625 vga.count_h[6]
.sym 10627 vga.red_SB_DFFSR_Q_D_SB_LUT4_O_I1_SB_LUT4_O_1_I0_SB_LUT4_O_3_I2[3]
.sym 10630 vga.hs_out_SB_DFFSR_Q_D_SB_LUT4_O_I3_SB_LUT4_I1_I0_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_I1[7]
.sym 10631 vga.count_h[7]
.sym 10633 vga.red_SB_DFFSR_Q_D_SB_LUT4_O_I1_SB_LUT4_O_1_I0_SB_LUT4_O_3_I2[4]
.sym 10636 vga.hs_out_SB_DFFSR_Q_D_SB_LUT4_O_I3_SB_LUT4_I1_I0_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_I1[8]
.sym 10637 vga.count_h[8]
.sym 10639 $nextpnr_ICESTORM_LC_40$I3
.sym 10641 vga.red_SB_DFFSR_Q_D_SB_LUT4_O_I1_SB_LUT4_O_1_I0_SB_LUT4_O_1_I2_SB_CARRY_CO_I1[8]
.sym 10643 vga.count_h[9]
.sym 10649 $nextpnr_ICESTORM_LC_40$I3
.sym 10654 rst_counter_SB_LUT4_O_6_I3[0]
.sym 10695 $PACKER_VCC_NET
.sym 10697 vga.red_SB_DFFSR_Q_D_SB_LUT4_O_I1_SB_LUT4_O_1_I0_SB_LUT4_O_1_I2_SB_CARRY_CO_I1[8]
.sym 10699 vga.hs_out_SB_DFFSR_Q_D_SB_LUT4_O_I3_SB_LUT4_I1_I0_SB_LUT4_O_I3[0]
.sym 10700 vga.ball_pos_h[6]
.sym 10701 vga.red_SB_DFFSR_Q_D_SB_LUT4_O_I1_SB_LUT4_O_1_I0_SB_LUT4_O_1_I2_SB_CARRY_CO_I1[5]
.sym 10703 vga.hs_out_SB_DFFSR_Q_D_SB_LUT4_O_I3_SB_LUT4_I1_I0_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_I1[7]
.sym 10704 $PACKER_VCC_NET
.sym 10705 vga.hs_out_SB_DFFSR_Q_D_SB_LUT4_O_I3_SB_LUT4_I1_I0_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_I1[8]
.sym 10711 vga.red_SB_DFFSR_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_1_I0_SB_LUT4_O_1_I2[31]
.sym 10717 rst_counter_SB_LUT4_O_I3_SB_LUT4_I2_O[3]
.sym 10718 rst
.sym 10725 $PACKER_VCC_NET
.sym 10727 rst_counter[5]
.sym 10728 rst_counter[3]
.sym 10729 rst_counter[2]
.sym 10731 rst_counter[6]
.sym 10733 $PACKER_VCC_NET
.sym 10735 locked_SB_LUT4_I3_O
.sym 10739 rst_counter[7]
.sym 10740 rst_counter[9]
.sym 10742 rst_counter[8]
.sym 10744 rst_counter[4]
.sym 10756 $nextpnr_ICESTORM_LC_63$O
.sym 10759 rst_counter[9]
.sym 10762 rst_counter_SB_LUT4_O_I3_SB_DFFE_Q_D_SB_LUT4_O_I3[2]
.sym 10764 rst_counter[8]
.sym 10765 $PACKER_VCC_NET
.sym 10766 rst_counter[9]
.sym 10768 rst_counter_SB_LUT4_O_I3_SB_DFFE_Q_D_SB_LUT4_O_I3[3]
.sym 10770 $PACKER_VCC_NET
.sym 10771 rst_counter[7]
.sym 10772 rst_counter_SB_LUT4_O_I3_SB_DFFE_Q_D_SB_LUT4_O_I3[2]
.sym 10774 rst_counter_SB_LUT4_O_I3_SB_DFFE_Q_D_SB_LUT4_O_I3[4]
.sym 10776 $PACKER_VCC_NET
.sym 10777 rst_counter[6]
.sym 10778 rst_counter_SB_LUT4_O_I3_SB_DFFE_Q_D_SB_LUT4_O_I3[3]
.sym 10780 rst_counter_SB_LUT4_O_I3_SB_DFFE_Q_D_SB_LUT4_O_I3[5]
.sym 10782 rst_counter[5]
.sym 10783 $PACKER_VCC_NET
.sym 10784 rst_counter_SB_LUT4_O_I3_SB_DFFE_Q_D_SB_LUT4_O_I3[4]
.sym 10786 rst_counter_SB_LUT4_O_I3_SB_DFFE_Q_D_SB_LUT4_O_I3[6]
.sym 10788 rst_counter[4]
.sym 10789 $PACKER_VCC_NET
.sym 10790 rst_counter_SB_LUT4_O_I3_SB_DFFE_Q_D_SB_LUT4_O_I3[5]
.sym 10792 rst_counter_SB_LUT4_O_I3_SB_DFFE_Q_D_SB_LUT4_O_I3[7]
.sym 10794 $PACKER_VCC_NET
.sym 10795 rst_counter[3]
.sym 10796 rst_counter_SB_LUT4_O_I3_SB_DFFE_Q_D_SB_LUT4_O_I3[6]
.sym 10798 rst_counter_SB_LUT4_O_I3_SB_DFFE_Q_D_SB_LUT4_O_I3[8]
.sym 10800 $PACKER_VCC_NET
.sym 10801 rst_counter[2]
.sym 10802 rst_counter_SB_LUT4_O_I3_SB_DFFE_Q_D_SB_LUT4_O_I3[7]
.sym 10803 locked_SB_LUT4_I3_O
.sym 10804 P1B9$SB_IO_OUT_$glb_clk
.sym 10861 rst_counter_SB_LUT4_O_3_I3
.sym 10866 rst_counter_SB_LUT4_O_I3_SB_DFFE_Q_D_SB_LUT4_O_I3[8]
.sym 10873 rst_counter[1]
.sym 10874 $PACKER_VCC_NET
.sym 10877 rst_counter_SB_LUT4_O_2_I3
.sym 10879 rst_counter_SB_LUT4_O_I3
.sym 10881 rst_counter_SB_LUT4_O_6_I3[0]
.sym 10882 rst_counter_SB_LUT4_O_5_I3
.sym 10883 rst_counter_SB_LUT4_O_4_I3
.sym 10884 rst_counter_SB_LUT4_O_3_I3
.sym 10886 rst_counter_SB_LUT4_O_1_I3
.sym 10888 rst_counter_SB_LUT4_O_I3_SB_LUT4_I2_I3[3]
.sym 10898 locked_SB_LUT4_I3_O
.sym 10903 rst_counter_SB_LUT4_O_I3_SB_DFFE_Q_D_SB_LUT4_O_I3[9]
.sym 10905 $PACKER_VCC_NET
.sym 10906 rst_counter[1]
.sym 10907 rst_counter_SB_LUT4_O_I3_SB_DFFE_Q_D_SB_LUT4_O_I3[8]
.sym 10910 $PACKER_VCC_NET
.sym 10912 rst_counter_SB_LUT4_O_I3_SB_LUT4_I2_I3[3]
.sym 10913 rst_counter_SB_LUT4_O_I3_SB_DFFE_Q_D_SB_LUT4_O_I3[9]
.sym 10916 rst_counter_SB_LUT4_O_3_I3
.sym 10917 rst_counter_SB_LUT4_O_4_I3
.sym 10918 rst_counter_SB_LUT4_O_5_I3
.sym 10919 rst_counter_SB_LUT4_O_6_I3[0]
.sym 10924 rst_counter_SB_LUT4_O_4_I3
.sym 10928 rst_counter_SB_LUT4_O_2_I3
.sym 10935 rst_counter_SB_LUT4_O_1_I3
.sym 10940 rst_counter_SB_LUT4_O_1_I3
.sym 10941 rst_counter_SB_LUT4_O_I3
.sym 10942 rst_counter_SB_LUT4_O_2_I3
.sym 10943 rst_counter_SB_LUT4_O_I3_SB_LUT4_I2_I3[3]
.sym 10947 rst_counter_SB_LUT4_O_5_I3
.sym 10950 locked_SB_LUT4_I3_O
.sym 10951 P1B9$SB_IO_OUT_$glb_clk
.sym 10977 vga.red_SB_DFFSR_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_1_I0[3]
.sym 10982 rst
.sym 11009 locked_SB_LUT4_I3_O
.sym 11011 vga.red_SB_DFFSR_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_1_I0_SB_LUT4_O_1_I1[10]
.sym 11018 rst_counter_SB_LUT4_O_I3
.sym 11020 locked_SB_LUT4_I3_O
.sym 11021 rst_SB_DFF_Q_D[0]
.sym 11022 rst_counter[9]
.sym 11024 rst_counter_SB_LUT4_O_I3_SB_LUT4_I2_O[0]
.sym 11028 rst_counter_SB_LUT4_O_I3_SB_LUT4_I2_O[1]
.sym 11033 rst_counter_SB_LUT4_O_8_I3[0]
.sym 11037 rst_counter_SB_LUT4_O_I3_SB_LUT4_I2_O[3]
.sym 11043 P1B10$SB_IO_OUT
.sym 11045 rst_counter_SB_LUT4_O_3_I3
.sym 11051 P1B10$SB_IO_OUT
.sym 11054 rst_SB_DFF_Q_D[0]
.sym 11058 P1B10$SB_IO_OUT
.sym 11065 rst_counter_SB_LUT4_O_I3
.sym 11069 rst_counter_SB_LUT4_O_I3_SB_LUT4_I2_O[1]
.sym 11070 rst_counter_SB_LUT4_O_8_I3[0]
.sym 11071 rst_counter_SB_LUT4_O_I3_SB_LUT4_I2_O[3]
.sym 11072 rst_counter_SB_LUT4_O_I3_SB_LUT4_I2_O[0]
.sym 11077 rst_counter_SB_LUT4_O_8_I3[0]
.sym 11083 rst_counter_SB_LUT4_O_I3_SB_LUT4_I2_O[3]
.sym 11087 rst_counter_SB_LUT4_O_3_I3
.sym 11096 rst_counter[9]
.sym 11097 locked_SB_LUT4_I3_O
.sym 11098 P1B9$SB_IO_OUT_$glb_clk
.sym 11117 P1B10$SB_IO_OUT
.sym 11133 rst
.sym 11140 pll_PLL$nextnr_LOCK_lut_through_net
.sym 13002 vga.count_h[5]
.sym 13003 vga.count_h[0]
.sym 13248 vga.count_h[7]
.sym 13485 vga.vs_out_SB_DFFESR_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_I0_I3_SB_CARRY_CO_I1[1]
.sym 13486 vga.vs_out_SB_DFFESR_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_I0_I3_SB_CARRY_CO_I1[2]
.sym 13487 vga.vs_out_SB_DFFESR_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_I0_I3_SB_CARRY_CO_I1[3]
.sym 13488 vga.vs_out_SB_DFFESR_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_I0_I3_SB_CARRY_CO_I1[4]
.sym 13489 vga.vs_out_SB_DFFESR_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_I0_I3_SB_CARRY_CO_I1[5]
.sym 13490 vga.vs_out_SB_DFFESR_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_I0_I3_SB_CARRY_CO_I1[6]
.sym 13491 vga.vs_out_SB_DFFESR_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_I0_I3_SB_CARRY_CO_I1[7]
.sym 13607 vga.vs_out_SB_DFFESR_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_I0_I3_SB_CARRY_CO_I1[8]
.sym 13608 vga.vs_out_SB_DFFESR_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_I0_O[1]
.sym 13609 vga.vs_out_SB_DFFESR_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_I0_I3[0]
.sym 13610 vga.vs_out_SB_DFFESR_Q_E
.sym 13611 vga.vs_out_SB_DFFESR_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_LUT4_I2_O[0]
.sym 13612 vga.blank_v
.sym 13632 vga.count_h[6]
.sym 13633 $PACKER_VCC_NET
.sym 13634 vga.count_h[7]
.sym 13638 vga.count_h[1]
.sym 13639 vga.count_h[0]
.sym 13640 vga.count_h[2]
.sym 13642 vga.count_h[3]
.sym 13734 vga.vs_out_SB_DFFESR_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_I0_O_SB_LUT4_O_I2[3]
.sym 13735 vga.vs_out_SB_DFFESR_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_I0_O_SB_LUT4_O_I2_SB_LUT4_I3_O[0]
.sym 13736 P1A9$SB_IO_OUT
.sym 13737 vga.vs_out_SB_DFFESR_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_I0_O[2]
.sym 13744 vga.count_v[1]
.sym 13754 vga.count_h[4]
.sym 13756 vga.count_h[5]
.sym 13758 vga.count_h[6]
.sym 13759 vga.count_h[8]
.sym 13760 vga.count_h[7]
.sym 13761 vga.count_h[9]
.sym 13764 vga.hs_out_SB_DFFSR_Q_D_SB_LUT4_O_I3_SB_LUT4_I1_O[0]
.sym 13771 vga.hs_out_SB_DFFSR_Q_D_SB_LUT4_O_I3_SB_LUT4_I1_O[0]
.sym 13773 vga.count_h[2]
.sym 13774 vga.count_h[3]
.sym 13775 vga.count_h[0]
.sym 13783 vga.count_h[0]
.sym 13788 vga.count_h[1]
.sym 13790 vga.hs_out_SB_DFFSR_Q_D_SB_LUT4_O_I3_SB_LUT4_I1_O[0]
.sym 13793 vga.count_h[6]
.sym 13794 vga.count_h[7]
.sym 13799 vga.count_h[4]
.sym 13800 vga.count_h[5]
.sym 13803 $nextpnr_ICESTORM_LC_45$O
.sym 13805 vga.count_h[0]
.sym 13809 vga.count_h_SB_DFFSS_Q_D_SB_LUT4_O_I3[2]
.sym 13810 vga.hs_out_SB_DFFSR_Q_D_SB_LUT4_O_I3_SB_LUT4_I1_O[0]
.sym 13812 vga.count_h[1]
.sym 13813 vga.count_h[0]
.sym 13815 vga.count_h_SB_DFFSS_Q_D_SB_LUT4_O_I3[3]
.sym 13816 vga.hs_out_SB_DFFSR_Q_D_SB_LUT4_O_I3_SB_LUT4_I1_O[0]
.sym 13818 vga.count_h[2]
.sym 13819 vga.count_h_SB_DFFSS_Q_D_SB_LUT4_O_I3[2]
.sym 13821 vga.count_h_SB_DFFSS_Q_D_SB_LUT4_O_I3[4]
.sym 13822 vga.hs_out_SB_DFFSR_Q_D_SB_LUT4_O_I3_SB_LUT4_I1_O[0]
.sym 13824 vga.count_h[3]
.sym 13825 vga.count_h_SB_DFFSS_Q_D_SB_LUT4_O_I3[3]
.sym 13827 vga.count_h_SB_DFFSS_Q_D_SB_LUT4_O_I3[5]
.sym 13828 vga.hs_out_SB_DFFSR_Q_D_SB_LUT4_O_I3_SB_LUT4_I1_O[0]
.sym 13829 vga.count_h[4]
.sym 13831 vga.count_h_SB_DFFSS_Q_D_SB_LUT4_O_I3[4]
.sym 13833 vga.count_h_SB_DFFSS_Q_D_SB_LUT4_O_I3[6]
.sym 13834 vga.hs_out_SB_DFFSR_Q_D_SB_LUT4_O_I3_SB_LUT4_I1_O[0]
.sym 13835 vga.count_h[5]
.sym 13837 vga.count_h_SB_DFFSS_Q_D_SB_LUT4_O_I3[5]
.sym 13839 vga.count_h_SB_DFFSS_Q_D_SB_LUT4_O_I3[7]
.sym 13840 vga.hs_out_SB_DFFSR_Q_D_SB_LUT4_O_I3_SB_LUT4_I1_O[0]
.sym 13842 vga.count_h[6]
.sym 13843 vga.count_h_SB_DFFSS_Q_D_SB_LUT4_O_I3[6]
.sym 13845 vga.count_h_SB_DFFSS_Q_D_SB_LUT4_O_I3[8]
.sym 13846 vga.hs_out_SB_DFFSR_Q_D_SB_LUT4_O_I3_SB_LUT4_I1_O[0]
.sym 13848 vga.count_h[7]
.sym 13849 vga.count_h_SB_DFFSS_Q_D_SB_LUT4_O_I3[7]
.sym 13851 P1B9$SB_IO_OUT_$glb_clk
.sym 13852 rst_$glb_sr
.sym 13855 vga.red_SB_DFFSR_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_I3_O[2]
.sym 13856 vga.red_SB_DFFSR_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_I3_O[3]
.sym 13857 vga.red_SB_DFFSR_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_I3_O[4]
.sym 13858 vga.red_SB_DFFSR_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_I3_O[5]
.sym 13859 vga.red_SB_DFFSR_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_I3_O[6]
.sym 13860 vga.red_SB_DFFSR_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_I3_O[7]
.sym 13866 P1A9$SB_IO_OUT
.sym 13867 vga.count_h[5]
.sym 13869 vga.count_h[1]
.sym 13874 vga.blank_h
.sym 13875 vga.count_v[8]
.sym 13878 vga.count_h[2]
.sym 13880 vga.count_h[3]
.sym 13881 vga.count_v[3]
.sym 13882 vga.count_h[4]
.sym 13883 rst
.sym 13884 vga.count_h[5]
.sym 13885 vga.count_v[2]
.sym 13886 vga.count_h[6]
.sym 13887 vga.count_h[9]
.sym 13888 vga.count_h[7]
.sym 13889 vga.count_h_SB_DFFSS_Q_D_SB_LUT4_O_I3[8]
.sym 13895 vga.count_h[9]
.sym 13898 vga.count_h[0]
.sym 13907 vga.hs_out_SB_DFFSR_Q_D_SB_LUT4_O_I3_SB_LUT4_I1_O[0]
.sym 13910 vga.count_h[8]
.sym 13926 vga.count_h_SB_DFFSS_Q_D_SB_LUT4_O_I3[9]
.sym 13927 vga.hs_out_SB_DFFSR_Q_D_SB_LUT4_O_I3_SB_LUT4_I1_O[0]
.sym 13929 vga.count_h[8]
.sym 13930 vga.count_h_SB_DFFSS_Q_D_SB_LUT4_O_I3[8]
.sym 13933 vga.count_h[9]
.sym 13934 vga.hs_out_SB_DFFSR_Q_D_SB_LUT4_O_I3_SB_LUT4_I1_O[0]
.sym 13936 vga.count_h_SB_DFFSS_Q_D_SB_LUT4_O_I3[9]
.sym 13951 vga.count_h[0]
.sym 13953 vga.hs_out_SB_DFFSR_Q_D_SB_LUT4_O_I3_SB_LUT4_I1_O[0]
.sym 13974 P1B9$SB_IO_OUT_$glb_clk
.sym 13975 rst_$glb_sr
.sym 13976 vga.red_SB_DFFSR_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_I3_O[8]
.sym 13988 vga.ball_pos_v[1]
.sym 13995 vga.count_h[3]
.sym 13998 vga.count_h[0]
.sym 13999 vga.count_h[7]
.sym 14005 vga.count_h[0]
.sym 14007 vga.hs_out_SB_DFFSR_Q_D_SB_LUT4_O_I3_SB_LUT4_I1_I0_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_I1[2]
.sym 14009 vga.hs_out_SB_DFFSR_Q_D_SB_LUT4_O_I3_SB_LUT4_I1_I0_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_I1[3]
.sym 14011 vga.red_SB_DFFSR_Q_D_SB_LUT4_O_I1_SB_LUT4_O_1_I0_SB_LUT4_O_1_I2_SB_CARRY_CO_I1[3]
.sym 14018 vga.hs_out_SB_DFFSR_Q_D_SB_LUT4_O_I3[5]
.sym 14020 vga.hs_out_SB_DFFSR_Q_D_SB_LUT4_O_I3_SB_LUT4_I1_I0[3]
.sym 14022 $PACKER_VCC_NET
.sym 14023 vga.count_h[7]
.sym 14025 vga.count_h[8]
.sym 14026 vga.count_h[9]
.sym 14030 $PACKER_VCC_NET
.sym 14036 rst
.sym 14037 vga.hs_out_SB_DFFSR_Q_D_SB_LUT4_O_I3_SB_LUT4_I1_I0[0]
.sym 14039 vga.hs_out_SB_DFFSR_Q_D_SB_LUT4_O_I3_SB_LUT4_I1_I0[2]
.sym 14045 vga.blank_h_SB_DFFESS_Q_E_SB_LUT4_O_I2[0]
.sym 14049 $nextpnr_ICESTORM_LC_35$O
.sym 14052 vga.count_h[7]
.sym 14055 vga.hs_out_SB_DFFSR_Q_R_SB_LUT4_O_I2[1]
.sym 14057 $PACKER_VCC_NET
.sym 14058 vga.count_h[8]
.sym 14061 $nextpnr_ICESTORM_LC_36$I3
.sym 14064 vga.count_h[9]
.sym 14067 $nextpnr_ICESTORM_LC_36$COUT
.sym 14070 $PACKER_VCC_NET
.sym 14071 $nextpnr_ICESTORM_LC_36$I3
.sym 14074 vga.hs_out_SB_DFFSR_Q_D_SB_LUT4_O_I3_SB_LUT4_I1_I0[2]
.sym 14075 vga.hs_out_SB_DFFSR_Q_D_SB_LUT4_O_I3[5]
.sym 14076 vga.hs_out_SB_DFFSR_Q_D_SB_LUT4_O_I3_SB_LUT4_I1_I0[0]
.sym 14077 $nextpnr_ICESTORM_LC_36$COUT
.sym 14080 vga.hs_out_SB_DFFSR_Q_D_SB_LUT4_O_I3_SB_LUT4_I1_I0[3]
.sym 14081 vga.hs_out_SB_DFFSR_Q_D_SB_LUT4_O_I3_SB_LUT4_I1_I0[0]
.sym 14082 vga.hs_out_SB_DFFSR_Q_D_SB_LUT4_O_I3[5]
.sym 14083 vga.hs_out_SB_DFFSR_Q_D_SB_LUT4_O_I3_SB_LUT4_I1_I0[2]
.sym 14087 rst
.sym 14089 vga.blank_h_SB_DFFESS_Q_E_SB_LUT4_O_I2[0]
.sym 14092 rst
.sym 14094 vga.hs_out_SB_DFFSR_Q_D_SB_LUT4_O_I3_SB_LUT4_I1_I0[3]
.sym 14095 vga.hs_out_SB_DFFSR_Q_D_SB_LUT4_O_I3_SB_LUT4_I1_I0[2]
.sym 14119 vga.count_h[4]
.sym 14123 vga.count_h[3]
.sym 14124 vga.count_h[0]
.sym 14126 vga.count_h[1]
.sym 14127 vga.count_h[7]
.sym 14128 vga.red_SB_DFFSR_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_1_I0_SB_LUT4_O_3_I3[1]
.sym 14130 vga.count_h[1]
.sym 14132 vga.count_h[6]
.sym 14133 vga.count_h[2]
.sym 14134 vga.count_h[0]
.sym 14141 vga.hs_out_SB_DFFSR_Q_D_SB_LUT4_O_I3_SB_LUT4_I1_I0_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_I1[2]
.sym 14142 vga.hs_out_SB_DFFSR_Q_D_SB_LUT4_O_I3_SB_LUT4_I1_I0_SB_LUT4_O_I3[0]
.sym 14143 vga.count_h[3]
.sym 14145 vga.hs_out_SB_DFFSR_Q_D_SB_LUT4_O_I3_SB_LUT4_I1_I0_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_I1[1]
.sym 14146 $PACKER_VCC_NET
.sym 14149 vga.count_h[2]
.sym 14150 vga.hs_out_SB_DFFSR_Q_D_SB_LUT4_O_I3_SB_LUT4_I1_I0_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_I1[3]
.sym 14153 vga.count_h[4]
.sym 14154 $PACKER_VCC_NET
.sym 14158 vga.hs_out_SB_DFFSR_Q_D_SB_LUT4_O_I3_SB_LUT4_I1_I0_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_I1[7]
.sym 14159 vga.red_SB_DFFSR_Q_D_SB_LUT4_O_I1_SB_LUT4_O_1_I0_SB_LUT4_O_1_I2_SB_CARRY_CO_I1[3]
.sym 14160 vga.hs_out_SB_DFFSR_Q_D_SB_LUT4_O_I3_SB_LUT4_I1_I0_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_I1[8]
.sym 14164 vga.red_SB_DFFSR_Q_D_SB_LUT4_O_I1_SB_LUT4_O_1_I0_SB_LUT4_O_1_I2_SB_CARRY_CO_I1[5]
.sym 14172 $nextpnr_ICESTORM_LC_24$O
.sym 14174 vga.hs_out_SB_DFFSR_Q_D_SB_LUT4_O_I3_SB_LUT4_I1_I0_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_I1[1]
.sym 14178 vga.red_SB_DFFSR_Q_D_SB_LUT4_O_I1_SB_LUT4_O_1_I0_SB_LUT4_O_1_I2[1]
.sym 14180 $PACKER_VCC_NET
.sym 14181 vga.hs_out_SB_DFFSR_Q_D_SB_LUT4_O_I3_SB_LUT4_I1_I0_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_I1[2]
.sym 14182 vga.count_h[2]
.sym 14184 vga.red_SB_DFFSR_Q_D_SB_LUT4_O_I1_SB_LUT4_O_1_I0_SB_LUT4_O_1_I2[2]
.sym 14186 vga.hs_out_SB_DFFSR_Q_D_SB_LUT4_O_I3_SB_LUT4_I1_I0_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_I1[3]
.sym 14187 $PACKER_VCC_NET
.sym 14188 vga.count_h[3]
.sym 14190 vga.red_SB_DFFSR_Q_D_SB_LUT4_O_I1_SB_LUT4_O_1_I0_SB_LUT4_O_1_I2[3]
.sym 14192 $PACKER_VCC_NET
.sym 14193 vga.red_SB_DFFSR_Q_D_SB_LUT4_O_I1_SB_LUT4_O_1_I0_SB_LUT4_O_1_I2_SB_CARRY_CO_I1[3]
.sym 14194 vga.count_h[4]
.sym 14196 vga.red_SB_DFFSR_Q_D_SB_LUT4_O_I1_SB_LUT4_O_1_I0_SB_LUT4_O_1_I2[4]
.sym 14198 $PACKER_VCC_NET
.sym 14199 vga.hs_out_SB_DFFSR_Q_D_SB_LUT4_O_I3_SB_LUT4_I1_I0_SB_LUT4_O_I3[0]
.sym 14202 vga.red_SB_DFFSR_Q_D_SB_LUT4_O_I1_SB_LUT4_O_1_I0_SB_LUT4_O_1_I2[5]
.sym 14205 vga.red_SB_DFFSR_Q_D_SB_LUT4_O_I1_SB_LUT4_O_1_I0_SB_LUT4_O_1_I2_SB_CARRY_CO_I1[5]
.sym 14208 vga.red_SB_DFFSR_Q_D_SB_LUT4_O_I1_SB_LUT4_O_1_I0_SB_LUT4_O_1_I2[6]
.sym 14211 vga.hs_out_SB_DFFSR_Q_D_SB_LUT4_O_I3_SB_LUT4_I1_I0_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_I1[7]
.sym 14214 vga.red_SB_DFFSR_Q_D_SB_LUT4_O_I1_SB_LUT4_O_1_I0_SB_LUT4_O_1_I2[7]
.sym 14216 vga.hs_out_SB_DFFSR_Q_D_SB_LUT4_O_I3_SB_LUT4_I1_I0_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_I1[8]
.sym 14217 $PACKER_VCC_NET
.sym 14238 vga.count_h[8]
.sym 14240 vga.hs_out_SB_DFFSR_Q_D_SB_LUT4_O_I3[5]
.sym 14246 vga.count_h[6]
.sym 14247 vga.count_h[8]
.sym 14249 vga.count_h[9]
.sym 14252 vga.count_h[8]
.sym 14253 vga.count_h[5]
.sym 14254 vga.count_h[4]
.sym 14257 vga.count_h[7]
.sym 14258 vga.red_SB_DFFSR_Q_D_SB_LUT4_O_I1_SB_LUT4_O_1_I0_SB_LUT4_O_1_I2[7]
.sym 14271 vga.count_h[1]
.sym 14290 vga.red_SB_DFFSR_Q_D_SB_LUT4_O_I1_SB_LUT4_O_1_I0_SB_LUT4_O_1_I2_SB_CARRY_CO_I1[8]
.sym 14295 $nextpnr_ICESTORM_LC_25$I3
.sym 14298 vga.red_SB_DFFSR_Q_D_SB_LUT4_O_I1_SB_LUT4_O_1_I0_SB_LUT4_O_1_I2_SB_CARRY_CO_I1[8]
.sym 14305 $nextpnr_ICESTORM_LC_25$I3
.sym 14328 vga.count_h[1]
.sym 14345 vga.red_SB_DFFSR_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_1_I0_SB_LUT4_O_1_I2[31]
.sym 14346 vga.red_SB_DFFSR_Q_D_SB_LUT4_O_I1_SB_LUT4_O_1_I0_SB_LUT4_O_1_I0[0]
.sym 14347 vga.red_SB_DFFSR_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_1_I0[1]
.sym 14348 vga.red_SB_DFFSR_Q_D_SB_LUT4_O_I1_SB_LUT4_O_1_I0_SB_LUT4_O_1_I0_SB_LUT4_O_I2[3]
.sym 14349 vga.red_SB_DFFSR_Q_D_SB_LUT4_O_I1_SB_LUT4_O_1_I0_SB_LUT4_O_1_I0_SB_LUT4_O_I2[2]
.sym 14350 vga.red_SB_DFFSR_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_1_I0_SB_LUT4_O_2_I2[2]
.sym 14351 vga.red_SB_DFFSR_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2[1]
.sym 14352 vga.red_SB_DFFSR_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_1_I0_SB_LUT4_O_2_I2[3]
.sym 14363 vga.hs_out_SB_DFFSR_Q_D_SB_LUT4_O_I3_SB_LUT4_I1_I0_SB_LUT4_O_I3[0]
.sym 14365 vga.hs_out_SB_DFFSR_Q_D_SB_LUT4_O_I3_SB_LUT4_I1_I0_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_I1[8]
.sym 14367 vga.red_SB_DFFSR_Q_D_SB_LUT4_O_I1_SB_LUT4_O_1_I0_SB_LUT4_O_1_I2_SB_CARRY_CO_I1[8]
.sym 14369 vga.count_h[7]
.sym 14370 vga.count_h[2]
.sym 14371 vga.count_h[2]
.sym 14372 vga.count_h[5]
.sym 14373 vga.count_h[3]
.sym 14374 vga.count_h[4]
.sym 14375 vga.ball_pos_h[7]
.sym 14376 vga.count_h[5]
.sym 14378 vga.count_h[6]
.sym 14379 rst
.sym 14380 vga.ball_pos_h[4]
.sym 14386 vga.count_h[2]
.sym 14391 vga.red_SB_DFFSR_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_1_I0_SB_LUT4_O_I1_SB_LUT4_I3_O[5]
.sym 14392 vga.ball_pos_h[1]
.sym 14393 vga.count_h[1]
.sym 14395 vga.count_h[6]
.sym 14396 vga.count_h[3]
.sym 14398 vga.red_SB_DFFSR_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_1_I0_SB_LUT4_O_3_I3[1]
.sym 14399 vga.count_h[4]
.sym 14400 vga.red_SB_DFFSR_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_1_I0_SB_LUT4_O_I1_SB_LUT4_I3_O[6]
.sym 14402 vga.ball_pos_h_SB_DFFESR_Q_D_SB_LUT4_O_I1[0]
.sym 14404 vga.red_SB_DFFSR_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_1_I0_SB_LUT4_O_I1[3]
.sym 14405 vga.red_SB_DFFSR_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_1_I0_SB_LUT4_O_I1[4]
.sym 14406 vga.red_SB_DFFSR_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_1_I0_SB_LUT4_O_I1[5]
.sym 14407 vga.red_SB_DFFSR_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_1_I0_SB_LUT4_O_I1[6]
.sym 14408 vga.red_SB_DFFSR_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_1_I0_SB_LUT4_O_I1[7]
.sym 14409 vga.red_SB_DFFSR_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_1_I0_SB_LUT4_O_I1_SB_LUT4_I3_O[7]
.sym 14410 vga.count_h[0]
.sym 14411 vga.count_h[5]
.sym 14412 vga.red_SB_DFFSR_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_1_I0_SB_LUT4_O_I1_SB_LUT4_I3_O[2]
.sym 14413 vga.red_SB_DFFSR_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_1_I0_SB_LUT4_O_I1_SB_LUT4_I3_O[3]
.sym 14414 vga.red_SB_DFFSR_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_1_I0_SB_LUT4_O_I1_SB_LUT4_I3_O[4]
.sym 14415 vga.count_h[7]
.sym 14418 vga.red_SB_DFFSR_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_1_I0_SB_LUT4_O_1_I3[0]
.sym 14420 vga.count_h[0]
.sym 14421 vga.ball_pos_h_SB_DFFESR_Q_D_SB_LUT4_O_I1[0]
.sym 14424 vga.red_SB_DFFSR_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_1_I0_SB_LUT4_O_1_I3[1]
.sym 14426 vga.ball_pos_h[1]
.sym 14427 vga.count_h[1]
.sym 14430 vga.red_SB_DFFSR_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_1_I0_SB_LUT4_O_1_I3[2]
.sym 14432 vga.red_SB_DFFSR_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_1_I0_SB_LUT4_O_I1_SB_LUT4_I3_O[2]
.sym 14433 vga.count_h[2]
.sym 14434 vga.red_SB_DFFSR_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_1_I0_SB_LUT4_O_3_I3[1]
.sym 14436 vga.red_SB_DFFSR_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_1_I0_SB_LUT4_O_1_I3[3]
.sym 14438 vga.red_SB_DFFSR_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_1_I0_SB_LUT4_O_I1_SB_LUT4_I3_O[3]
.sym 14439 vga.count_h[3]
.sym 14440 vga.red_SB_DFFSR_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_1_I0_SB_LUT4_O_I1[3]
.sym 14442 vga.red_SB_DFFSR_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_1_I0_SB_LUT4_O_1_I3[4]
.sym 14444 vga.red_SB_DFFSR_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_1_I0_SB_LUT4_O_I1_SB_LUT4_I3_O[4]
.sym 14445 vga.count_h[4]
.sym 14446 vga.red_SB_DFFSR_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_1_I0_SB_LUT4_O_I1[4]
.sym 14448 vga.red_SB_DFFSR_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_1_I0_SB_LUT4_O_1_I3[5]
.sym 14450 vga.count_h[5]
.sym 14451 vga.red_SB_DFFSR_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_1_I0_SB_LUT4_O_I1_SB_LUT4_I3_O[5]
.sym 14452 vga.red_SB_DFFSR_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_1_I0_SB_LUT4_O_I1[5]
.sym 14454 vga.red_SB_DFFSR_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_1_I0_SB_LUT4_O_1_I3[6]
.sym 14456 vga.red_SB_DFFSR_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_1_I0_SB_LUT4_O_I1_SB_LUT4_I3_O[6]
.sym 14457 vga.count_h[6]
.sym 14458 vga.red_SB_DFFSR_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_1_I0_SB_LUT4_O_I1[6]
.sym 14460 vga.red_SB_DFFSR_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_1_I0_SB_LUT4_O_1_I3[7]
.sym 14462 vga.count_h[7]
.sym 14463 vga.red_SB_DFFSR_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_1_I0_SB_LUT4_O_I1_SB_LUT4_I3_O[7]
.sym 14464 vga.red_SB_DFFSR_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_1_I0_SB_LUT4_O_I1[7]
.sym 14470 vga.red_SB_DFFSR_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_1_I0_SB_LUT4_O_I1[3]
.sym 14471 vga.red_SB_DFFSR_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_1_I0_SB_LUT4_O_I1[4]
.sym 14472 vga.red_SB_DFFSR_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_1_I0_SB_LUT4_O_I1[5]
.sym 14473 vga.red_SB_DFFSR_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_1_I0_SB_LUT4_O_I1[6]
.sym 14474 vga.red_SB_DFFSR_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_1_I0_SB_LUT4_O_I1[7]
.sym 14475 vga.red_SB_DFFSR_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_1_I0_SB_LUT4_O_I1[8]
.sym 14481 vga.red_SB_DFFSR_Q_D_SB_LUT4_O_I1_SB_LUT4_O_1_I0_SB_LUT4_O_1_I0[2]
.sym 14482 rst
.sym 14485 rst
.sym 14487 vga.red_SB_DFFSR_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_1_I0_SB_LUT4_O_1_I2[31]
.sym 14492 vga.red_SB_DFFSR_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_1_I0[0]
.sym 14496 vga.red_SB_DFFSR_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_1_I0_SB_LUT4_O_I1[9]
.sym 14497 vga.count_h[0]
.sym 14504 vga.red_SB_DFFSR_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_1_I0_SB_LUT4_O_1_I3[7]
.sym 14509 vga.red_SB_DFFSR_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_1_I0_SB_LUT4_O_I1_SB_LUT4_I3_O[8]
.sym 14520 vga.count_h[9]
.sym 14523 vga.count_h[8]
.sym 14525 vga.red_SB_DFFSR_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_1_I0_SB_LUT4_O_I1[9]
.sym 14526 vga.red_SB_DFFSR_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_1_I0_SB_LUT4_O_I1_SB_LUT4_I3_O[9]
.sym 14532 vga.red_SB_DFFSR_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_1_I0_SB_LUT4_O_I1[8]
.sym 14534 vga.red_SB_DFFSR_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_1_I0_SB_LUT4_O_I1_SB_LUT4_I3_O[10]
.sym 14541 vga.red_SB_DFFSR_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_1_I0_SB_LUT4_O_1_I3[8]
.sym 14543 vga.count_h[8]
.sym 14544 vga.red_SB_DFFSR_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_1_I0_SB_LUT4_O_I1_SB_LUT4_I3_O[8]
.sym 14545 vga.red_SB_DFFSR_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_1_I0_SB_LUT4_O_I1[8]
.sym 14547 vga.red_SB_DFFSR_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_1_I0_SB_LUT4_O_1_I3[9]
.sym 14549 vga.count_h[9]
.sym 14550 vga.red_SB_DFFSR_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_1_I0_SB_LUT4_O_I1_SB_LUT4_I3_O[9]
.sym 14551 vga.red_SB_DFFSR_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_1_I0_SB_LUT4_O_I1[9]
.sym 14553 vga.red_SB_DFFSR_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_1_I0_SB_LUT4_O_1_I3[10]
.sym 14556 vga.red_SB_DFFSR_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_1_I0_SB_LUT4_O_I1_SB_LUT4_I3_O[10]
.sym 14559 vga.red_SB_DFFSR_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_1_I0_SB_LUT4_O_1_I3[11]
.sym 14561 vga.red_SB_DFFSR_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_1_I0_SB_LUT4_O_I1_SB_LUT4_I3_O[10]
.sym 14565 vga.red_SB_DFFSR_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_1_I0_SB_LUT4_O_1_I3[12]
.sym 14568 vga.red_SB_DFFSR_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_1_I0_SB_LUT4_O_I1_SB_LUT4_I3_O[10]
.sym 14571 vga.red_SB_DFFSR_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_1_I0_SB_LUT4_O_1_I3[13]
.sym 14573 vga.red_SB_DFFSR_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_1_I0_SB_LUT4_O_I1_SB_LUT4_I3_O[10]
.sym 14577 vga.red_SB_DFFSR_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_1_I0_SB_LUT4_O_1_I3[14]
.sym 14580 vga.red_SB_DFFSR_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_1_I0_SB_LUT4_O_I1_SB_LUT4_I3_O[10]
.sym 14583 vga.red_SB_DFFSR_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_1_I0_SB_LUT4_O_1_I3[15]
.sym 14585 vga.red_SB_DFFSR_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_1_I0_SB_LUT4_O_I1_SB_LUT4_I3_O[10]
.sym 14591 vga.red_SB_DFFSR_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_1_I0_SB_LUT4_O_I1[9]
.sym 14592 vga.red_SB_DFFSR_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_1_I0_SB_LUT4_O_I1_SB_LUT4_I3_O[10]
.sym 14595 vga.red_SB_DFFSR_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_1_I0[2]
.sym 14596 vga.red_SB_DFFSR_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_1_I0_SB_LUT4_O_3_I3[2]
.sym 14597 vga.red_SB_DFFSR_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_1_I0[0]
.sym 14598 vga.red_SB_DFFSR_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_1_I0_SB_LUT4_O_I3[3]
.sym 14615 vga.red_SB_DFFSR_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_1_I0[3]
.sym 14619 vga.ball_pos_h[8]
.sym 14620 vga.red_SB_DFFSR_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_1_I0_SB_LUT4_O_3_I3[1]
.sym 14625 vga.ball_pos_h[5]
.sym 14627 vga.red_SB_DFFSR_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_1_I0_SB_LUT4_O_1_I3[15]
.sym 14649 vga.red_SB_DFFSR_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_1_I0_SB_LUT4_O_I1_SB_LUT4_I3_O[10]
.sym 14664 vga.red_SB_DFFSR_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_1_I0_SB_LUT4_O_1_I3[16]
.sym 14666 vga.red_SB_DFFSR_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_1_I0_SB_LUT4_O_I1_SB_LUT4_I3_O[10]
.sym 14670 vga.red_SB_DFFSR_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_1_I0_SB_LUT4_O_1_I3[17]
.sym 14673 vga.red_SB_DFFSR_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_1_I0_SB_LUT4_O_I1_SB_LUT4_I3_O[10]
.sym 14676 vga.red_SB_DFFSR_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_1_I0_SB_LUT4_O_1_I3[18]
.sym 14678 vga.red_SB_DFFSR_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_1_I0_SB_LUT4_O_I1_SB_LUT4_I3_O[10]
.sym 14682 vga.red_SB_DFFSR_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_1_I0_SB_LUT4_O_1_I3[19]
.sym 14685 vga.red_SB_DFFSR_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_1_I0_SB_LUT4_O_I1_SB_LUT4_I3_O[10]
.sym 14688 vga.red_SB_DFFSR_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_1_I0_SB_LUT4_O_1_I3[20]
.sym 14690 vga.red_SB_DFFSR_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_1_I0_SB_LUT4_O_I1_SB_LUT4_I3_O[10]
.sym 14694 vga.red_SB_DFFSR_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_1_I0_SB_LUT4_O_1_I3[21]
.sym 14697 vga.red_SB_DFFSR_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_1_I0_SB_LUT4_O_I1_SB_LUT4_I3_O[10]
.sym 14700 vga.red_SB_DFFSR_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_1_I0_SB_LUT4_O_1_I3[22]
.sym 14702 vga.red_SB_DFFSR_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_1_I0_SB_LUT4_O_I1_SB_LUT4_I3_O[10]
.sym 14706 vga.red_SB_DFFSR_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_1_I0_SB_LUT4_O_1_I3[23]
.sym 14709 vga.red_SB_DFFSR_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_1_I0_SB_LUT4_O_I1_SB_LUT4_I3_O[10]
.sym 14716 vga.red_SB_DFFSR_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_1_I0_SB_LUT4_O_1_I0_SB_CARRY_CO_I1[3]
.sym 14717 vga.red_SB_DFFSR_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_1_I0_SB_LUT4_O_1_I0_SB_CARRY_CO_I1[4]
.sym 14718 vga.red_SB_DFFSR_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_1_I0_SB_LUT4_O_1_I0_SB_CARRY_CO_I1[5]
.sym 14719 vga.red_SB_DFFSR_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_1_I0_SB_LUT4_O_1_I0_SB_CARRY_CO_I1[6]
.sym 14720 vga.red_SB_DFFSR_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_1_I0_SB_LUT4_O_1_I0_SB_CARRY_CO_I1[7]
.sym 14721 vga.red_SB_DFFSR_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_1_I0_SB_LUT4_O_1_I0_SB_CARRY_CO_I1[8]
.sym 14727 vga.ball_motion_l_SB_DFFESS_Q_D_SB_LUT4_O_I3[1]
.sym 14729 vga.ball_pos_h[9]
.sym 14730 $PACKER_VCC_NET
.sym 14733 vga.red_SB_DFFSR_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_1_I0_SB_LUT4_O_1_I1[10]
.sym 14736 vga.ball_pos_h_SB_DFFESR_Q_D_SB_LUT4_O_I1[0]
.sym 14737 vga.count_h[0]
.sym 14750 vga.red_SB_DFFSR_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_1_I0_SB_LUT4_O_1_I3[23]
.sym 14764 vga.red_SB_DFFSR_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_1_I0_SB_LUT4_O_I1_SB_LUT4_I3_O[10]
.sym 14787 vga.red_SB_DFFSR_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_1_I0_SB_LUT4_O_1_I3[24]
.sym 14790 vga.red_SB_DFFSR_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_1_I0_SB_LUT4_O_I1_SB_LUT4_I3_O[10]
.sym 14793 vga.red_SB_DFFSR_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_1_I0_SB_LUT4_O_1_I3[25]
.sym 14795 vga.red_SB_DFFSR_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_1_I0_SB_LUT4_O_I1_SB_LUT4_I3_O[10]
.sym 14799 vga.red_SB_DFFSR_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_1_I0_SB_LUT4_O_1_I3[26]
.sym 14802 vga.red_SB_DFFSR_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_1_I0_SB_LUT4_O_I1_SB_LUT4_I3_O[10]
.sym 14805 vga.red_SB_DFFSR_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_1_I0_SB_LUT4_O_1_I3[27]
.sym 14807 vga.red_SB_DFFSR_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_1_I0_SB_LUT4_O_I1_SB_LUT4_I3_O[10]
.sym 14811 vga.red_SB_DFFSR_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_1_I0_SB_LUT4_O_1_I3[28]
.sym 14814 vga.red_SB_DFFSR_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_1_I0_SB_LUT4_O_I1_SB_LUT4_I3_O[10]
.sym 14817 vga.red_SB_DFFSR_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_1_I0_SB_LUT4_O_1_I3[29]
.sym 14819 vga.red_SB_DFFSR_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_1_I0_SB_LUT4_O_I1_SB_LUT4_I3_O[10]
.sym 14823 vga.red_SB_DFFSR_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_1_I0_SB_LUT4_O_1_I3[30]
.sym 14826 vga.red_SB_DFFSR_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_1_I0_SB_LUT4_O_I1_SB_LUT4_I3_O[10]
.sym 14829 vga.red_SB_DFFSR_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_1_I0_SB_LUT4_O_1_I3[31]
.sym 14831 vga.red_SB_DFFSR_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_1_I0_SB_LUT4_O_I1_SB_LUT4_I3_O[10]
.sym 14837 vga.red_SB_DFFSR_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_1_I0_SB_LUT4_O_1_I0_SB_CARRY_CO_I1[9]
.sym 14838 vga.red_SB_DFFSR_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_1_I0_SB_LUT4_O_1_I0_SB_CARRY_CO_I1_SB_LUT4_O_I3[9]
.sym 14839 vga.red_SB_DFFSR_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_1_I0_SB_LUT4_O_3_I3[1]
.sym 14851 vga.ball_pos_h[3]
.sym 14852 vga.ball_pos_h[4]
.sym 14863 rst
.sym 14864 vga.ball_pos_h[7]
.sym 14873 vga.red_SB_DFFSR_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_1_I0_SB_LUT4_O_1_I3[31]
.sym 14889 rst_SB_DFF_Q_D[0]
.sym 14891 vga.red_SB_DFFSR_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_1_I0_SB_LUT4_O_1_I2[31]
.sym 14902 vga.red_SB_DFFSR_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_1_I0_SB_LUT4_O_1_I0[11]
.sym 14905 vga.red_SB_DFFSR_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_1_I0_SB_LUT4_O_1_I1[10]
.sym 14911 vga.red_SB_DFFSR_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_1_I0_SB_LUT4_O_1_I2[31]
.sym 14912 vga.red_SB_DFFSR_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_1_I0_SB_LUT4_O_1_I0[11]
.sym 14913 vga.red_SB_DFFSR_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_1_I0_SB_LUT4_O_1_I1[10]
.sym 14914 vga.red_SB_DFFSR_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_1_I0_SB_LUT4_O_1_I3[31]
.sym 14942 rst_SB_DFF_Q_D[0]
.sym 14958 P1B9$SB_IO_OUT_$glb_clk
.sym 14970 rst
.sym 14984 vga.red_SB_DFFSR_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_1_I0_SB_LUT4_O_1_I0[11]
.sym 17315 vga.vs_out_SB_DFFESR_Q_D_SB_LUT4_O_I1[0]
.sym 17318 vga.vs_out_SB_DFFESR_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I0[2]
.sym 17322 vga.vs_out_SB_DFFESR_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I1[1]
.sym 17340 vga.count_v[8]
.sym 17344 vga.count_v[0]
.sym 17345 vga.count_v[1]
.sym 17348 vga.count_v_SB_DFFESS_Q_E
.sym 17358 vga.vs_out_SB_DFFESR_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_I0_I3[0]
.sym 17361 vga.vs_out_SB_DFFESR_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_I0_I3_SB_CARRY_CO_I1[5]
.sym 17362 vga.vs_out_SB_DFFESR_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_I0_I3_SB_CARRY_CO_I1[6]
.sym 17367 vga.vs_out_SB_DFFESR_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_I0_I3_SB_CARRY_CO_I1[3]
.sym 17371 vga.vs_out_SB_DFFESR_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_I0_I3_SB_CARRY_CO_I1[7]
.sym 17373 vga.vs_out_SB_DFFESR_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_I0_I3_SB_CARRY_CO_I1[1]
.sym 17374 vga.vs_out_SB_DFFESR_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_I0_I3_SB_CARRY_CO_I1[2]
.sym 17376 vga.vs_out_SB_DFFESR_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_I0_I3_SB_CARRY_CO_I1[4]
.sym 17378 $PACKER_VCC_NET
.sym 17379 $PACKER_VCC_NET
.sym 17381 vga.count_v[1]
.sym 17382 vga.count_v[2]
.sym 17383 vga.count_v[3]
.sym 17384 vga.count_v[4]
.sym 17385 vga.count_v[5]
.sym 17386 vga.count_v[6]
.sym 17387 vga.count_v[7]
.sym 17388 $nextpnr_ICESTORM_LC_26$O
.sym 17391 vga.vs_out_SB_DFFESR_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_I0_I3[0]
.sym 17394 vga.vs_out_SB_DFFESR_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_I0_I3[1]
.sym 17396 $PACKER_VCC_NET
.sym 17397 vga.vs_out_SB_DFFESR_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_I0_I3_SB_CARRY_CO_I1[1]
.sym 17398 vga.count_v[1]
.sym 17400 vga.vs_out_SB_DFFESR_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_I0_I3[2]
.sym 17403 vga.vs_out_SB_DFFESR_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_I0_I3_SB_CARRY_CO_I1[2]
.sym 17404 vga.count_v[2]
.sym 17406 vga.vs_out_SB_DFFESR_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_I0_I3[3]
.sym 17408 vga.vs_out_SB_DFFESR_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_I0_I3_SB_CARRY_CO_I1[3]
.sym 17409 $PACKER_VCC_NET
.sym 17410 vga.count_v[3]
.sym 17412 vga.vs_out_SB_DFFESR_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_I0_I3[4]
.sym 17414 $PACKER_VCC_NET
.sym 17415 vga.vs_out_SB_DFFESR_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_I0_I3_SB_CARRY_CO_I1[4]
.sym 17416 vga.count_v[4]
.sym 17418 vga.vs_out_SB_DFFESR_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_I0_I3[5]
.sym 17420 $PACKER_VCC_NET
.sym 17421 vga.vs_out_SB_DFFESR_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_I0_I3_SB_CARRY_CO_I1[5]
.sym 17422 vga.count_v[5]
.sym 17424 vga.vs_out_SB_DFFESR_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_I0_I3[6]
.sym 17426 $PACKER_VCC_NET
.sym 17427 vga.vs_out_SB_DFFESR_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_I0_I3_SB_CARRY_CO_I1[6]
.sym 17428 vga.count_v[6]
.sym 17430 vga.vs_out_SB_DFFESR_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_I0_I3[7]
.sym 17432 vga.vs_out_SB_DFFESR_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_I0_I3_SB_CARRY_CO_I1[7]
.sym 17433 $PACKER_VCC_NET
.sym 17434 vga.count_v[7]
.sym 17439 vga.count_v[1]
.sym 17440 vga.count_v[2]
.sym 17441 vga.count_v[3]
.sym 17442 vga.count_v[4]
.sym 17443 vga.count_v[5]
.sym 17444 vga.count_v[6]
.sym 17445 vga.count_v[7]
.sym 17463 vga.count_v[4]
.sym 17465 vga.vs_out_SB_DFFESR_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_I0_O[2]
.sym 17467 vga.count_v[6]
.sym 17468 $PACKER_VCC_NET
.sym 17469 vga.count_v[7]
.sym 17470 vga.count_v[0]
.sym 17471 rst
.sym 17473 vga.count_v[1]
.sym 17474 vga.vs_out_SB_DFFESR_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_I0_I3[7]
.sym 17479 vga.vs_out_SB_DFFESR_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_I0_I3_SB_CARRY_CO_I1[8]
.sym 17480 vga.vs_out_SB_DFFESR_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_I0_O[1]
.sym 17481 vga.vs_out_SB_DFFESR_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_I0_O[2]
.sym 17482 vga.vs_out_SB_DFFESR_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I0[2]
.sym 17487 rst
.sym 17491 vga.vs_out_SB_DFFESR_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_LUT4_I2_O[0]
.sym 17494 vga.vs_out_SB_DFFESR_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_I0_O[2]
.sym 17495 vga.count_v[8]
.sym 17497 vga.count_v[2]
.sym 17498 vga.count_v[3]
.sym 17503 vga.count_v[8]
.sym 17504 vga.count_v[1]
.sym 17505 vga.count_v[0]
.sym 17507 $PACKER_VCC_NET
.sym 17511 vga.vs_out_SB_DFFESR_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_LUT4_I2_O[3]
.sym 17513 $PACKER_VCC_NET
.sym 17514 vga.vs_out_SB_DFFESR_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_I0_I3_SB_CARRY_CO_I1[8]
.sym 17515 vga.count_v[8]
.sym 17518 vga.count_v[3]
.sym 17519 vga.count_v[8]
.sym 17520 vga.vs_out_SB_DFFESR_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_LUT4_I2_O[0]
.sym 17521 vga.vs_out_SB_DFFESR_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_LUT4_I2_O[3]
.sym 17525 vga.count_v[0]
.sym 17530 vga.vs_out_SB_DFFESR_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_I0_O[1]
.sym 17531 vga.vs_out_SB_DFFESR_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_I0_O[2]
.sym 17532 rst
.sym 17536 vga.count_v[1]
.sym 17537 vga.count_v[0]
.sym 17538 vga.count_v[2]
.sym 17539 vga.vs_out_SB_DFFESR_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I0[2]
.sym 17544 vga.vs_out_SB_DFFESR_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_I0_O[1]
.sym 17558 vga.vs_out_SB_DFFESR_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_I0_O[2]
.sym 17559 P1B9$SB_IO_OUT_$glb_clk
.sym 17560 rst_$glb_sr
.sym 17561 vga.count_v[8]
.sym 17563 vga.count_v[0]
.sym 17565 vga.count_v_SB_DFFESS_Q_E
.sym 17573 rst
.sym 17574 vga.count_v[6]
.sym 17576 vga.count_v[3]
.sym 17578 vga.count_v[7]
.sym 17582 vga.count_v[1]
.sym 17584 vga.count_v[2]
.sym 17589 vga.count_v[4]
.sym 17591 vga.count_v[5]
.sym 17594 vga.count_v[8]
.sym 17596 vga.hs_out_SB_DFFSR_Q_D_SB_LUT4_O_I3_SB_LUT4_I1_I0[0]
.sym 17603 vga.hs_out_SB_DFFSR_Q_D_SB_LUT4_O_I3_SB_LUT4_I1_I0[0]
.sym 17604 vga.blank_h
.sym 17606 vga.vs_out_SB_DFFESR_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_I0_O_SB_LUT4_O_I2[3]
.sym 17607 vga.count_v[5]
.sym 17608 vga.count_v[6]
.sym 17611 vga.vs_out_SB_DFFESR_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_I0_O[1]
.sym 17615 vga.blank_v
.sym 17617 vga.count_v[7]
.sym 17618 vga.count_v[8]
.sym 17620 rst
.sym 17628 $PACKER_VCC_NET
.sym 17634 $nextpnr_ICESTORM_LC_14$O
.sym 17636 vga.count_v[5]
.sym 17640 vga.vs_out_SB_DFFESR_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_I0_O_SB_LUT4_O_I2[1]
.sym 17642 vga.count_v[6]
.sym 17646 vga.vs_out_SB_DFFESR_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_I0_O_SB_LUT4_O_I2[2]
.sym 17649 vga.count_v[7]
.sym 17652 $nextpnr_ICESTORM_LC_15$I3
.sym 17654 vga.count_v[8]
.sym 17658 $nextpnr_ICESTORM_LC_15$COUT
.sym 17660 $PACKER_VCC_NET
.sym 17662 $nextpnr_ICESTORM_LC_15$I3
.sym 17666 vga.vs_out_SB_DFFESR_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_I0_O[1]
.sym 17668 $nextpnr_ICESTORM_LC_15$COUT
.sym 17671 vga.blank_v
.sym 17673 vga.blank_h
.sym 17677 vga.hs_out_SB_DFFSR_Q_D_SB_LUT4_O_I3_SB_LUT4_I1_I0[0]
.sym 17678 vga.vs_out_SB_DFFESR_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_I0_O_SB_LUT4_O_I2[3]
.sym 17680 rst
.sym 17686 vga.red_SB_DFFSR_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I1[3]
.sym 17687 vga.red_SB_DFFSR_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I1[4]
.sym 17688 vga.red_SB_DFFSR_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I1[5]
.sym 17689 vga.red_SB_DFFSR_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I1[6]
.sym 17690 vga.red_SB_DFFSR_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I1[7]
.sym 17691 vga.red_SB_DFFSR_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I1[8]
.sym 17707 vga.count_v[0]
.sym 17708 vga.count_v[0]
.sym 17727 vga.red_SB_DFFSR_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_I3_O[2]
.sym 17728 vga.red_SB_DFFSR_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_I3_O[3]
.sym 17729 vga.red_SB_DFFSR_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_I3_O[4]
.sym 17730 vga.ball_pos_v[1]
.sym 17731 vga.red_SB_DFFSR_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_I3_O[6]
.sym 17733 vga.count_v[4]
.sym 17735 vga.count_v[0]
.sym 17737 vga.count_v[6]
.sym 17738 vga.red_SB_DFFSR_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_I3_O[5]
.sym 17739 vga.count_v[7]
.sym 17740 vga.red_SB_DFFSR_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_I3_O[7]
.sym 17741 vga.red_SB_DFFSR_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_1_I0_SB_LUT4_O_1_I1_SB_CARRY_CO_I1[0]
.sym 17742 vga.count_v[2]
.sym 17743 vga.red_SB_DFFSR_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I1[3]
.sym 17744 vga.red_SB_DFFSR_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I1[4]
.sym 17745 vga.red_SB_DFFSR_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I1[5]
.sym 17746 vga.red_SB_DFFSR_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I1[6]
.sym 17747 vga.red_SB_DFFSR_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I1[7]
.sym 17751 vga.count_v[5]
.sym 17752 vga.count_v[1]
.sym 17753 vga.red_SB_DFFSR_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I1[2]
.sym 17754 vga.count_v[3]
.sym 17757 vga.red_SB_DFFSR_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_1_I0_SB_LUT4_O_1_I2[0]
.sym 17759 vga.count_v[0]
.sym 17760 vga.red_SB_DFFSR_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_1_I0_SB_LUT4_O_1_I1_SB_CARRY_CO_I1[0]
.sym 17763 vga.red_SB_DFFSR_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_1_I0_SB_LUT4_O_1_I2[1]
.sym 17765 vga.count_v[1]
.sym 17766 vga.ball_pos_v[1]
.sym 17769 vga.red_SB_DFFSR_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_1_I0_SB_LUT4_O_1_I2[2]
.sym 17771 vga.count_v[2]
.sym 17772 vga.red_SB_DFFSR_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_I3_O[2]
.sym 17773 vga.red_SB_DFFSR_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I1[2]
.sym 17775 vga.red_SB_DFFSR_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_1_I0_SB_LUT4_O_1_I2[3]
.sym 17777 vga.count_v[3]
.sym 17778 vga.red_SB_DFFSR_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_I3_O[3]
.sym 17779 vga.red_SB_DFFSR_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I1[3]
.sym 17781 vga.red_SB_DFFSR_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_1_I0_SB_LUT4_O_1_I2[4]
.sym 17783 vga.count_v[4]
.sym 17784 vga.red_SB_DFFSR_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_I3_O[4]
.sym 17785 vga.red_SB_DFFSR_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I1[4]
.sym 17787 vga.red_SB_DFFSR_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_1_I0_SB_LUT4_O_1_I2[5]
.sym 17789 vga.red_SB_DFFSR_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_I3_O[5]
.sym 17790 vga.count_v[5]
.sym 17791 vga.red_SB_DFFSR_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I1[5]
.sym 17793 vga.red_SB_DFFSR_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_1_I0_SB_LUT4_O_1_I2[6]
.sym 17795 vga.count_v[6]
.sym 17796 vga.red_SB_DFFSR_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_I3_O[6]
.sym 17797 vga.red_SB_DFFSR_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I1[6]
.sym 17799 vga.red_SB_DFFSR_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_1_I0_SB_LUT4_O_1_I2[7]
.sym 17801 vga.red_SB_DFFSR_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_I3_O[7]
.sym 17802 vga.count_v[7]
.sym 17803 vga.red_SB_DFFSR_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I1[7]
.sym 17807 vga.red_SB_DFFSR_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_I3_O[10]
.sym 17808 vga.red_SB_DFFSR_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2[0]
.sym 17809 vga.red_SB_DFFSR_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I0[0]
.sym 17810 vga.red_SB_DFFSR_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I0[3]
.sym 17811 vga.red_SB_DFFSR_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I1[2]
.sym 17812 vga.red_SB_DFFSR_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I0[1]
.sym 17813 vga.red_SB_DFFSR_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I2[2]
.sym 17814 vga.red_SB_DFFSR_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I0[2]
.sym 17819 vga.count_h[1]
.sym 17820 vga.ball_motion_l_SB_DFFESS_Q_D_SB_LUT4_O_I0_SB_LUT4_O_1_I0_SB_LUT4_O_2_I3[2]
.sym 17821 $PACKER_VCC_NET
.sym 17823 vga.count_h[2]
.sym 17824 vga.ball_pos_v[4]
.sym 17825 vga.ball_pos_v[2]
.sym 17827 vga.count_h[6]
.sym 17829 vga.ball_pos_v[6]
.sym 17833 vga.count_v[1]
.sym 17834 vga.count_h[5]
.sym 17835 vga.count_h[4]
.sym 17840 vga.red_SB_DFFSR_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_I3_O[10]
.sym 17843 vga.red_SB_DFFSR_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_1_I0_SB_LUT4_O_1_I2[7]
.sym 17855 vga.red_SB_DFFSR_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I1[8]
.sym 17856 vga.red_SB_DFFSR_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_I3_O[8]
.sym 17864 vga.count_v[8]
.sym 17872 vga.red_SB_DFFSR_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_I3_O[10]
.sym 17880 vga.red_SB_DFFSR_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_1_I0_SB_LUT4_O_1_I2[8]
.sym 17882 vga.red_SB_DFFSR_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_I3_O[8]
.sym 17883 vga.count_v[8]
.sym 17884 vga.red_SB_DFFSR_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I1[8]
.sym 17886 vga.red_SB_DFFSR_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_1_I0_SB_LUT4_O_1_I2[9]
.sym 17889 vga.red_SB_DFFSR_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_I3_O[10]
.sym 17892 vga.red_SB_DFFSR_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_1_I0_SB_LUT4_O_1_I2[10]
.sym 17894 vga.red_SB_DFFSR_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_I3_O[10]
.sym 17898 vga.red_SB_DFFSR_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_1_I0_SB_LUT4_O_1_I2[11]
.sym 17901 vga.red_SB_DFFSR_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_I3_O[10]
.sym 17904 vga.red_SB_DFFSR_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_1_I0_SB_LUT4_O_1_I2[12]
.sym 17906 vga.red_SB_DFFSR_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_I3_O[10]
.sym 17910 vga.red_SB_DFFSR_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_1_I0_SB_LUT4_O_1_I2[13]
.sym 17913 vga.red_SB_DFFSR_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_I3_O[10]
.sym 17916 vga.red_SB_DFFSR_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_1_I0_SB_LUT4_O_1_I2[14]
.sym 17918 vga.red_SB_DFFSR_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_I3_O[10]
.sym 17922 vga.red_SB_DFFSR_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_1_I0_SB_LUT4_O_1_I2[15]
.sym 17925 vga.red_SB_DFFSR_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_I3_O[10]
.sym 17936 vga.hs_out_SB_DFFSR_Q_D_SB_LUT4_O_I3[5]
.sym 17937 vga.hs_out
.sym 17944 vga.count_h[8]
.sym 17950 vga.count_h[9]
.sym 17954 $PACKER_VCC_NET
.sym 17955 vga.ball_pos_v[2]
.sym 17960 $PACKER_VCC_NET
.sym 17961 vga.hs_out
.sym 17963 rst
.sym 17966 vga.red_SB_DFFSR_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_1_I0_SB_LUT4_O_1_I2[15]
.sym 17979 vga.red_SB_DFFSR_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_I3_O[10]
.sym 18003 vga.red_SB_DFFSR_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_1_I0_SB_LUT4_O_1_I2[16]
.sym 18005 vga.red_SB_DFFSR_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_I3_O[10]
.sym 18009 vga.red_SB_DFFSR_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_1_I0_SB_LUT4_O_1_I2[17]
.sym 18012 vga.red_SB_DFFSR_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_I3_O[10]
.sym 18015 vga.red_SB_DFFSR_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_1_I0_SB_LUT4_O_1_I2[18]
.sym 18017 vga.red_SB_DFFSR_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_I3_O[10]
.sym 18021 vga.red_SB_DFFSR_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_1_I0_SB_LUT4_O_1_I2[19]
.sym 18024 vga.red_SB_DFFSR_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_I3_O[10]
.sym 18027 vga.red_SB_DFFSR_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_1_I0_SB_LUT4_O_1_I2[20]
.sym 18029 vga.red_SB_DFFSR_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_I3_O[10]
.sym 18033 vga.red_SB_DFFSR_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_1_I0_SB_LUT4_O_1_I2[21]
.sym 18036 vga.red_SB_DFFSR_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_I3_O[10]
.sym 18039 vga.red_SB_DFFSR_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_1_I0_SB_LUT4_O_1_I2[22]
.sym 18041 vga.red_SB_DFFSR_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_I3_O[10]
.sym 18045 vga.red_SB_DFFSR_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_1_I0_SB_LUT4_O_1_I2[23]
.sym 18048 vga.red_SB_DFFSR_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_I3_O[10]
.sym 18067 vga.count_h[4]
.sym 18069 vga.ball_pos_v[2]
.sym 18071 vga.count_h[7]
.sym 18072 vga.count_h[9]
.sym 18073 vga.count_h[5]
.sym 18077 vga.count_v[4]
.sym 18079 vga.red_SB_DFFSR_Q_D_SB_LUT4_O_I1_SB_LUT4_O_1_I0_SB_LUT4_O_1_I2_SB_CARRY_CO_I1[5]
.sym 18083 vga.red_SB_DFFSR_Q_D_SB_LUT4_O_I1_SB_LUT4_O_1_I0_SB_LUT4_O_3_I0[2]
.sym 18086 vga.red_SB_DFFSR_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2[0]
.sym 18087 vga.hs_out_SB_DFFSR_Q_D_SB_LUT4_O_I3_SB_LUT4_I1_I0_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_I1[7]
.sym 18088 vga.hs_out_SB_DFFSR_Q_D_SB_LUT4_O_I3_SB_LUT4_I1_I0[0]
.sym 18089 vga.red_SB_DFFSR_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_1_I0_SB_LUT4_O_1_I2[23]
.sym 18110 vga.red_SB_DFFSR_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_I3_O[10]
.sym 18126 vga.red_SB_DFFSR_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_1_I0_SB_LUT4_O_1_I2[24]
.sym 18129 vga.red_SB_DFFSR_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_I3_O[10]
.sym 18132 vga.red_SB_DFFSR_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_1_I0_SB_LUT4_O_1_I2[25]
.sym 18134 vga.red_SB_DFFSR_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_I3_O[10]
.sym 18138 vga.red_SB_DFFSR_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_1_I0_SB_LUT4_O_1_I2[26]
.sym 18141 vga.red_SB_DFFSR_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_I3_O[10]
.sym 18144 vga.red_SB_DFFSR_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_1_I0_SB_LUT4_O_1_I2[27]
.sym 18146 vga.red_SB_DFFSR_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_I3_O[10]
.sym 18150 vga.red_SB_DFFSR_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_1_I0_SB_LUT4_O_1_I2[28]
.sym 18153 vga.red_SB_DFFSR_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_I3_O[10]
.sym 18156 vga.red_SB_DFFSR_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_1_I0_SB_LUT4_O_1_I2[29]
.sym 18158 vga.red_SB_DFFSR_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_I3_O[10]
.sym 18162 vga.red_SB_DFFSR_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_1_I0_SB_LUT4_O_1_I2[30]
.sym 18165 vga.red_SB_DFFSR_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_I3_O[10]
.sym 18168 $nextpnr_ICESTORM_LC_29$I3
.sym 18170 vga.red_SB_DFFSR_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_I3_O[10]
.sym 18176 vga.red_SB_DFFSR_Q_D_SB_LUT4_O_I1_SB_LUT4_O_1_I0[3]
.sym 18177 vga.hs_out_SB_DFFSR_Q_D_SB_LUT4_O_I3_SB_LUT4_I1_I0_SB_LUT4_O_I0_SB_LUT4_O_1_I1[0]
.sym 18179 vga.hs_out_SB_DFFSR_Q_D_SB_LUT4_O_I3_SB_LUT4_I1_I0_SB_LUT4_O_I0[0]
.sym 18180 vga.red_SB_DFFSR_Q_D_SB_LUT4_O_I1[2]
.sym 18181 vga.red_SB_DFFSR_Q_D_SB_LUT4_O_I1_SB_LUT4_O_1_I0_SB_LUT4_O_3_I0_SB_LUT4_O_1_I3[2]
.sym 18182 vga.red_SB_DFFSR_Q_D_SB_LUT4_O_I1_SB_LUT4_O_1_I0[2]
.sym 18183 vga.red_SB_DFFSR_Q_D_SB_LUT4_O_I1_SB_LUT4_O_1_I0_SB_LUT4_O_3_I0[0]
.sym 18194 vga.red_SB_DFFSR_Q_D_SB_LUT4_O_I1_SB_LUT4_O_1_I0_SB_LUT4_O_1_I2_SB_CARRY_CO_I1[3]
.sym 18196 vga.hs_out_SB_DFFSR_Q_D_SB_LUT4_O_I3_SB_LUT4_I1_I0_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_I1[2]
.sym 18198 vga.hs_out_SB_DFFSR_Q_D_SB_LUT4_O_I3_SB_LUT4_I1_I0_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_I1[3]
.sym 18205 vga.ball_pos_h[3]
.sym 18208 vga.red_SB_DFFSR_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_1_I0[2]
.sym 18212 $nextpnr_ICESTORM_LC_29$I3
.sym 18218 vga.count_h[3]
.sym 18219 vga.count_h[1]
.sym 18220 vga.count_h[5]
.sym 18221 vga.count_h[4]
.sym 18222 vga.count_h[7]
.sym 18223 vga.red_SB_DFFSR_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_1_I0_SB_LUT4_O_I1[7]
.sym 18224 vga.count_h[9]
.sym 18225 vga.count_h[0]
.sym 18226 vga.red_SB_DFFSR_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_1_I0[3]
.sym 18227 vga.count_h[8]
.sym 18228 vga.count_h[2]
.sym 18229 vga.count_h[6]
.sym 18230 vga.count_h[8]
.sym 18231 vga.count_h[1]
.sym 18232 vga.red_SB_DFFSR_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_1_I0_SB_LUT4_O_I1[8]
.sym 18234 vga.red_SB_DFFSR_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_1_I0[2]
.sym 18235 vga.red_SB_DFFSR_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_1_I0[1]
.sym 18236 vga.red_SB_DFFSR_Q_D_SB_LUT4_O_I1_SB_LUT4_O_1_I0_SB_LUT4_O_1_I0_SB_LUT4_O_I2[3]
.sym 18237 vga.red_SB_DFFSR_Q_D_SB_LUT4_O_I1_SB_LUT4_O_1_I0_SB_LUT4_O_1_I0_SB_LUT4_O_I2[2]
.sym 18238 vga.red_SB_DFFSR_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_1_I0_SB_LUT4_O_2_I2[2]
.sym 18241 vga.red_SB_DFFSR_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_1_I0_SB_LUT4_O_I1[9]
.sym 18242 vga.count_h[7]
.sym 18245 vga.red_SB_DFFSR_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_1_I0[0]
.sym 18246 vga.ball_pos_h[1]
.sym 18248 vga.red_SB_DFFSR_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_1_I0_SB_LUT4_O_2_I2[3]
.sym 18253 $nextpnr_ICESTORM_LC_29$I3
.sym 18256 vga.count_h[5]
.sym 18257 vga.red_SB_DFFSR_Q_D_SB_LUT4_O_I1_SB_LUT4_O_1_I0_SB_LUT4_O_1_I0_SB_LUT4_O_I2[2]
.sym 18258 vga.red_SB_DFFSR_Q_D_SB_LUT4_O_I1_SB_LUT4_O_1_I0_SB_LUT4_O_1_I0_SB_LUT4_O_I2[3]
.sym 18259 vga.count_h[4]
.sym 18262 vga.red_SB_DFFSR_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_1_I0_SB_LUT4_O_2_I2[3]
.sym 18263 vga.count_h[1]
.sym 18264 vga.ball_pos_h[1]
.sym 18265 vga.red_SB_DFFSR_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_1_I0_SB_LUT4_O_2_I2[2]
.sym 18268 vga.count_h[6]
.sym 18269 vga.count_h[2]
.sym 18270 vga.count_h[3]
.sym 18271 vga.count_h[7]
.sym 18274 vga.count_h[1]
.sym 18275 vga.count_h[0]
.sym 18276 vga.count_h[8]
.sym 18277 vga.count_h[9]
.sym 18280 vga.red_SB_DFFSR_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_1_I0_SB_LUT4_O_I1[9]
.sym 18282 vga.count_h[9]
.sym 18286 vga.red_SB_DFFSR_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_1_I0[1]
.sym 18287 vga.red_SB_DFFSR_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_1_I0[0]
.sym 18288 vga.red_SB_DFFSR_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_1_I0[3]
.sym 18289 vga.red_SB_DFFSR_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_1_I0[2]
.sym 18292 vga.count_h[8]
.sym 18293 vga.red_SB_DFFSR_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_1_I0_SB_LUT4_O_I1[7]
.sym 18294 vga.count_h[7]
.sym 18295 vga.red_SB_DFFSR_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_1_I0_SB_LUT4_O_I1[8]
.sym 18304 vga.hs_out_SB_DFFSR_Q_D_SB_LUT4_O_I3_SB_LUT4_I1_I0[0]
.sym 18305 vga.hs_out_SB_DFFSR_Q_D_SB_LUT4_O_I3_SB_LUT4_I1_I0_SB_LUT4_O_I0[1]
.sym 18312 vga.red_SB_DFFSR_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_1_I0[3]
.sym 18313 vga.count_h[0]
.sym 18314 vga.count_h[7]
.sym 18315 vga.count_h[6]
.sym 18318 vga.count_h[2]
.sym 18319 vga.count_h[1]
.sym 18320 vga.count_h[3]
.sym 18321 vga.red_SB_DFFSR_Q_D_SB_LUT4_O_I1_SB_LUT4_O_1_I0_SB_LUT4_O_3_I0[3]
.sym 18323 vga.count_h[4]
.sym 18334 vga.count_h[5]
.sym 18350 vga.ball_pos_h[7]
.sym 18355 vga.ball_pos_h[4]
.sym 18356 $PACKER_VCC_NET
.sym 18360 vga.ball_pos_h[2]
.sym 18363 $PACKER_VCC_NET
.sym 18364 vga.ball_pos_h[8]
.sym 18365 vga.ball_pos_h[3]
.sym 18367 vga.ball_pos_h[6]
.sym 18370 vga.ball_pos_h[5]
.sym 18371 vga.ball_pos_h[1]
.sym 18372 $nextpnr_ICESTORM_LC_54$O
.sym 18375 vga.ball_pos_h[1]
.sym 18378 vga.red_SB_DFFSR_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_1_I0_SB_LUT4_O_I1_SB_LUT4_O_I3[2]
.sym 18380 vga.ball_pos_h[2]
.sym 18381 $PACKER_VCC_NET
.sym 18384 vga.red_SB_DFFSR_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_1_I0_SB_LUT4_O_I1_SB_LUT4_O_I3[3]
.sym 18386 $PACKER_VCC_NET
.sym 18387 vga.ball_pos_h[3]
.sym 18388 vga.red_SB_DFFSR_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_1_I0_SB_LUT4_O_I1_SB_LUT4_O_I3[2]
.sym 18390 vga.red_SB_DFFSR_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_1_I0_SB_LUT4_O_I1_SB_LUT4_O_I3[4]
.sym 18392 vga.ball_pos_h[4]
.sym 18393 $PACKER_VCC_NET
.sym 18394 vga.red_SB_DFFSR_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_1_I0_SB_LUT4_O_I1_SB_LUT4_O_I3[3]
.sym 18396 vga.red_SB_DFFSR_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_1_I0_SB_LUT4_O_I1_SB_LUT4_O_I3[5]
.sym 18398 vga.ball_pos_h[5]
.sym 18399 $PACKER_VCC_NET
.sym 18400 vga.red_SB_DFFSR_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_1_I0_SB_LUT4_O_I1_SB_LUT4_O_I3[4]
.sym 18402 vga.red_SB_DFFSR_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_1_I0_SB_LUT4_O_I1_SB_LUT4_O_I3[6]
.sym 18404 vga.ball_pos_h[6]
.sym 18405 $PACKER_VCC_NET
.sym 18406 vga.red_SB_DFFSR_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_1_I0_SB_LUT4_O_I1_SB_LUT4_O_I3[5]
.sym 18408 vga.red_SB_DFFSR_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_1_I0_SB_LUT4_O_I1_SB_LUT4_O_I3[7]
.sym 18410 vga.ball_pos_h[7]
.sym 18411 $PACKER_VCC_NET
.sym 18412 vga.red_SB_DFFSR_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_1_I0_SB_LUT4_O_I1_SB_LUT4_O_I3[6]
.sym 18414 vga.red_SB_DFFSR_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_1_I0_SB_LUT4_O_I1_SB_LUT4_O_I3[8]
.sym 18416 $PACKER_VCC_NET
.sym 18417 vga.ball_pos_h[8]
.sym 18418 vga.red_SB_DFFSR_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_1_I0_SB_LUT4_O_I1_SB_LUT4_O_I3[7]
.sym 18422 vga.ball_pos_h_SB_DFFESR_Q_D_SB_LUT4_O_I1[0]
.sym 18424 vga.red_SB_DFFSR_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_1_I0_SB_LUT4_O_1_I0_SB_CARRY_CO_I1[2]
.sym 18438 vga.count_h[9]
.sym 18439 vga.count_h[4]
.sym 18442 vga.count_h[5]
.sym 18443 vga.count_h[8]
.sym 18446 vga.ball_pos_h[2]
.sym 18448 $PACKER_VCC_NET
.sym 18449 vga.ball_pos_h[6]
.sym 18455 rst
.sym 18457 vga.ball_pos_h[1]
.sym 18458 vga.red_SB_DFFSR_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_1_I0_SB_LUT4_O_I1_SB_LUT4_O_I3[8]
.sym 18463 vga.count_h[6]
.sym 18464 vga.count_h[0]
.sym 18465 vga.red_SB_DFFSR_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_1_I0_SB_LUT4_O_I1[3]
.sym 18467 vga.count_h[4]
.sym 18468 vga.count_h[3]
.sym 18469 vga.ball_pos_h[9]
.sym 18470 $PACKER_VCC_NET
.sym 18471 vga.count_h[2]
.sym 18473 vga.count_h[5]
.sym 18474 vga.red_SB_DFFSR_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_1_I0_SB_LUT4_O_I1[4]
.sym 18475 vga.red_SB_DFFSR_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_1_I0_SB_LUT4_O_I1[5]
.sym 18476 vga.red_SB_DFFSR_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_1_I0_SB_LUT4_O_I1[6]
.sym 18477 vga.ball_pos_h[0]
.sym 18478 vga.red_SB_DFFSR_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_1_I0_SB_LUT4_O_I3[3]
.sym 18480 vga.red_SB_DFFSR_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_1_I0_SB_LUT4_O_I1_SB_LUT4_I3_O[10]
.sym 18491 vga.red_SB_DFFSR_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_1_I0_SB_LUT4_O_3_I3[1]
.sym 18492 vga.red_SB_DFFSR_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_1_I0_SB_LUT4_O_3_I3[2]
.sym 18495 $nextpnr_ICESTORM_LC_55$I3
.sym 18497 $PACKER_VCC_NET
.sym 18498 vga.ball_pos_h[9]
.sym 18499 vga.red_SB_DFFSR_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_1_I0_SB_LUT4_O_I1_SB_LUT4_O_I3[8]
.sym 18505 $nextpnr_ICESTORM_LC_55$I3
.sym 18520 vga.red_SB_DFFSR_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_1_I0_SB_LUT4_O_I1[3]
.sym 18521 vga.count_h[3]
.sym 18522 vga.red_SB_DFFSR_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_1_I0_SB_LUT4_O_I3[3]
.sym 18523 vga.red_SB_DFFSR_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_1_I0_SB_LUT4_O_I1_SB_LUT4_I3_O[10]
.sym 18526 vga.red_SB_DFFSR_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_1_I0_SB_LUT4_O_I1[5]
.sym 18527 vga.count_h[6]
.sym 18528 vga.count_h[5]
.sym 18529 vga.red_SB_DFFSR_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_1_I0_SB_LUT4_O_I1[6]
.sym 18533 vga.red_SB_DFFSR_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_1_I0_SB_LUT4_O_3_I3[1]
.sym 18534 vga.red_SB_DFFSR_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_1_I0_SB_LUT4_O_3_I3[2]
.sym 18535 vga.count_h[2]
.sym 18538 vga.count_h[0]
.sym 18539 vga.red_SB_DFFSR_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_1_I0_SB_LUT4_O_I1[4]
.sym 18540 vga.ball_pos_h[0]
.sym 18541 vga.count_h[4]
.sym 18547 vga.red_SB_DFFSR_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_1_I0_SB_LUT4_O_1_I0_SB_CARRY_CO_I1[10]
.sym 18548 vga.red_SB_DFFSR_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_1_I0_SB_LUT4_O_1_I0[11]
.sym 18549 vga.ball_pos_h_SB_DFFESR_Q_2_D_SB_LUT4_O_I3[0]
.sym 18550 vga.ball_pos_h_SB_DFFESR_Q_3_D_SB_LUT4_O_I3[2]
.sym 18551 vga.ball_pos_h[2]
.sym 18552 vga.ball_pos_h_SB_DFFESR_Q_E
.sym 18557 vga.count_h[5]
.sym 18558 vga.count_h[7]
.sym 18559 vga.ball_pos_h[4]
.sym 18561 vga.ball_pos_h[7]
.sym 18562 vga.count_h[2]
.sym 18563 vga.count_h[4]
.sym 18565 vga.ball_pos_h[0]
.sym 18567 vga.count_h[6]
.sym 18579 vga.ball_motion_l_SB_DFFESS_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I0[3]
.sym 18586 vga.ball_pos_h[8]
.sym 18592 vga.ball_pos_h[4]
.sym 18593 vga.ball_pos_h[3]
.sym 18600 vga.ball_pos_h[5]
.sym 18607 vga.ball_pos_h[1]
.sym 18609 vga.ball_pos_h[6]
.sym 18616 vga.ball_pos_h[2]
.sym 18617 vga.ball_pos_h[7]
.sym 18618 $nextpnr_ICESTORM_LC_8$O
.sym 18620 vga.ball_pos_h[1]
.sym 18624 vga.red_SB_DFFSR_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_1_I0_SB_LUT4_O_1_I0_SB_CARRY_CO_I1_SB_LUT4_O_I3[2]
.sym 18627 vga.ball_pos_h[2]
.sym 18630 vga.red_SB_DFFSR_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_1_I0_SB_LUT4_O_1_I0_SB_CARRY_CO_I1_SB_LUT4_O_I3[3]
.sym 18632 vga.ball_pos_h[3]
.sym 18634 vga.red_SB_DFFSR_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_1_I0_SB_LUT4_O_1_I0_SB_CARRY_CO_I1_SB_LUT4_O_I3[2]
.sym 18636 vga.red_SB_DFFSR_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_1_I0_SB_LUT4_O_1_I0_SB_CARRY_CO_I1_SB_LUT4_O_I3[4]
.sym 18638 vga.ball_pos_h[4]
.sym 18640 vga.red_SB_DFFSR_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_1_I0_SB_LUT4_O_1_I0_SB_CARRY_CO_I1_SB_LUT4_O_I3[3]
.sym 18642 vga.red_SB_DFFSR_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_1_I0_SB_LUT4_O_1_I0_SB_CARRY_CO_I1_SB_LUT4_O_I3[5]
.sym 18644 vga.ball_pos_h[5]
.sym 18646 vga.red_SB_DFFSR_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_1_I0_SB_LUT4_O_1_I0_SB_CARRY_CO_I1_SB_LUT4_O_I3[4]
.sym 18648 vga.red_SB_DFFSR_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_1_I0_SB_LUT4_O_1_I0_SB_CARRY_CO_I1_SB_LUT4_O_I3[6]
.sym 18651 vga.ball_pos_h[6]
.sym 18652 vga.red_SB_DFFSR_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_1_I0_SB_LUT4_O_1_I0_SB_CARRY_CO_I1_SB_LUT4_O_I3[5]
.sym 18654 vga.red_SB_DFFSR_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_1_I0_SB_LUT4_O_1_I0_SB_CARRY_CO_I1_SB_LUT4_O_I3[7]
.sym 18657 vga.ball_pos_h[7]
.sym 18658 vga.red_SB_DFFSR_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_1_I0_SB_LUT4_O_1_I0_SB_CARRY_CO_I1_SB_LUT4_O_I3[6]
.sym 18660 vga.red_SB_DFFSR_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_1_I0_SB_LUT4_O_1_I0_SB_CARRY_CO_I1_SB_LUT4_O_I3[8]
.sym 18662 vga.ball_pos_h[8]
.sym 18664 vga.red_SB_DFFSR_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_1_I0_SB_LUT4_O_1_I0_SB_CARRY_CO_I1_SB_LUT4_O_I3[7]
.sym 18668 vga.ball_pos_h_SB_DFFESR_Q_D_SB_LUT4_O_I1[1]
.sym 18669 vga.ball_pos_h_SB_DFFESS_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_LUT4_O_I2[3]
.sym 18670 vga.ball_pos_h_SB_DFFESR_Q_4_D_SB_LUT4_O_I3[2]
.sym 18671 vga.ball_motion_l_SB_DFFESS_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I0[3]
.sym 18672 vga.ball_pos_h_SB_DFFESR_Q_4_D_SB_LUT4_O_I3[1]
.sym 18673 vga.ball_pos_h[1]
.sym 18674 vga.ball_pos_h_SB_DFFESR_Q_4_D_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I2[2]
.sym 18675 vga.ball_pos_h_SB_DFFESS_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_LUT4_O_I2[2]
.sym 18681 vga.ball_pos_h[2]
.sym 18683 vga.red_SB_DFFSR_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_1_I0_SB_LUT4_O_1_I0[11]
.sym 18685 vga.ball_pos_h_SB_DFFESR_Q_E
.sym 18686 vga.ball_motion_l
.sym 18688 vga.ball_pos_h_SB_DFFESR_Q_E
.sym 18702 vga.ball_pos_h_SB_DFFESR_Q_E
.sym 18704 vga.red_SB_DFFSR_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_1_I0_SB_LUT4_O_1_I0_SB_CARRY_CO_I1_SB_LUT4_O_I3[8]
.sym 18711 vga.ball_pos_h[9]
.sym 18720 $PACKER_VCC_NET
.sym 18723 vga.ball_pos_h[2]
.sym 18730 vga.ball_pos_h[1]
.sym 18741 $nextpnr_ICESTORM_LC_9$I3
.sym 18744 vga.ball_pos_h[9]
.sym 18745 vga.red_SB_DFFSR_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_1_I0_SB_LUT4_O_1_I0_SB_CARRY_CO_I1_SB_LUT4_O_I3[8]
.sym 18751 $nextpnr_ICESTORM_LC_9$I3
.sym 18755 vga.ball_pos_h[1]
.sym 18756 $PACKER_VCC_NET
.sym 18757 vga.ball_pos_h[2]
.sym 18799 vga.ball_pos_h[8]
.sym 18800 vga.ball_pos_h_SB_DFFESR_Q_D_SB_LUT4_O_I3[6]
.sym 18801 vga.ball_pos_h[9]
.sym 18807 vga.ball_pos_h[5]
.sym 19045 P1A9$SB_IO_OUT
.sym 19048 P1B4$SB_IO_OUT
.sym 19208 P1A9$SB_IO_OUT
.sym 19326 P1B4$SB_IO_OUT
.sym 19704 P1A9$SB_IO_OUT
.sym 19825 P1B4$SB_IO_OUT
.sym 20195 P1A9$SB_IO_OUT
.sym 20317 P1B4$SB_IO_OUT
.sym 20542 vga.count_v_SB_DFFESS_Q_E
.sym 20679 P1A9$SB_IO_OUT
.sym 20809 P1B4$SB_IO_OUT
.sym 21055 vga.count_v[4]
.sym 21057 vga.count_v[5]
.sym 21170 vga.count_v[8]
.sym 21171 vga.count_v[6]
.sym 21173 vga.count_v[7]
.sym 21175 P1A9$SB_IO_OUT
.sym 21177 vga.count_v[1]
.sym 21179 vga.count_v[2]
.sym 21181 vga.count_v[3]
.sym 21188 vga.count_v[1]
.sym 21190 vga.count_v[3]
.sym 21193 vga.count_v[6]
.sym 21194 vga.count_v[7]
.sym 21197 vga.count_v[2]
.sym 21199 vga.count_v[4]
.sym 21200 vga.count_v[5]
.sym 21202 vga.vs_out_SB_DFFESR_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I1[1]
.sym 21203 vga.count_v[8]
.sym 21206 vga.vs_out_SB_DFFESR_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I0[2]
.sym 21207 vga.count_v[0]
.sym 21220 vga.vs_out_SB_DFFESR_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I1[1]
.sym 21221 vga.count_v[2]
.sym 21222 vga.count_v[8]
.sym 21223 vga.vs_out_SB_DFFESR_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I0[2]
.sym 21238 vga.count_v[4]
.sym 21239 vga.count_v[6]
.sym 21240 vga.count_v[7]
.sym 21241 vga.count_v[5]
.sym 21262 vga.count_v[1]
.sym 21263 vga.count_v[0]
.sym 21264 vga.count_v[3]
.sym 21269 vga.vs_out
.sym 21293 vga.count_v[4]
.sym 21295 vga.count_v[5]
.sym 21296 $PACKER_VCC_NET
.sym 21298 vga.count_v[8]
.sym 21301 P1B4$SB_IO_OUT
.sym 21302 vga.ball_pos_v[1]
.sym 21303 vga.count_v[1]
.sym 21312 vga.count_v[0]
.sym 21313 vga.count_v[3]
.sym 21315 vga.count_v[5]
.sym 21317 vga.count_v[7]
.sym 21319 vga.count_v[1]
.sym 21320 vga.count_v[0]
.sym 21328 vga.count_v[2]
.sym 21330 vga.count_v[4]
.sym 21331 vga.vs_out_SB_DFFESR_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_I0_O_SB_LUT4_O_I2_SB_LUT4_I3_O[0]
.sym 21337 vga.count_v_SB_DFFESS_Q_E
.sym 21339 vga.vs_out_SB_DFFESR_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_I0_O_SB_LUT4_O_I2_SB_LUT4_I3_O[0]
.sym 21340 vga.count_v[6]
.sym 21342 $nextpnr_ICESTORM_LC_44$O
.sym 21344 vga.count_v[0]
.sym 21348 vga.count_v_SB_DFFESS_Q_D_SB_LUT4_O_I3[2]
.sym 21349 vga.vs_out_SB_DFFESR_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_I0_O_SB_LUT4_O_I2_SB_LUT4_I3_O[0]
.sym 21350 vga.count_v[1]
.sym 21352 vga.count_v[0]
.sym 21354 vga.count_v_SB_DFFESS_Q_D_SB_LUT4_O_I3[3]
.sym 21355 vga.vs_out_SB_DFFESR_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_I0_O_SB_LUT4_O_I2_SB_LUT4_I3_O[0]
.sym 21357 vga.count_v[2]
.sym 21358 vga.count_v_SB_DFFESS_Q_D_SB_LUT4_O_I3[2]
.sym 21360 vga.count_v_SB_DFFESS_Q_D_SB_LUT4_O_I3[4]
.sym 21361 vga.vs_out_SB_DFFESR_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_I0_O_SB_LUT4_O_I2_SB_LUT4_I3_O[0]
.sym 21363 vga.count_v[3]
.sym 21364 vga.count_v_SB_DFFESS_Q_D_SB_LUT4_O_I3[3]
.sym 21366 vga.count_v_SB_DFFESS_Q_D_SB_LUT4_O_I3[5]
.sym 21367 vga.vs_out_SB_DFFESR_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_I0_O_SB_LUT4_O_I2_SB_LUT4_I3_O[0]
.sym 21369 vga.count_v[4]
.sym 21370 vga.count_v_SB_DFFESS_Q_D_SB_LUT4_O_I3[4]
.sym 21372 vga.count_v_SB_DFFESS_Q_D_SB_LUT4_O_I3[6]
.sym 21373 vga.vs_out_SB_DFFESR_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_I0_O_SB_LUT4_O_I2_SB_LUT4_I3_O[0]
.sym 21375 vga.count_v[5]
.sym 21376 vga.count_v_SB_DFFESS_Q_D_SB_LUT4_O_I3[5]
.sym 21378 vga.count_v_SB_DFFESS_Q_D_SB_LUT4_O_I3[7]
.sym 21379 vga.vs_out_SB_DFFESR_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_I0_O_SB_LUT4_O_I2_SB_LUT4_I3_O[0]
.sym 21380 vga.count_v[6]
.sym 21382 vga.count_v_SB_DFFESS_Q_D_SB_LUT4_O_I3[6]
.sym 21384 vga.count_v_SB_DFFESS_Q_D_SB_LUT4_O_I3[8]
.sym 21385 vga.vs_out_SB_DFFESR_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_I0_O_SB_LUT4_O_I2_SB_LUT4_I3_O[0]
.sym 21387 vga.count_v[7]
.sym 21388 vga.count_v_SB_DFFESS_Q_D_SB_LUT4_O_I3[7]
.sym 21389 vga.count_v_SB_DFFESS_Q_E
.sym 21390 P1B9$SB_IO_OUT_$glb_clk
.sym 21391 rst_$glb_sr
.sym 21406 vga.count_v[5]
.sym 21408 vga.count_v[1]
.sym 21410 vga.count_v[2]
.sym 21411 vga.vs_out
.sym 21412 vga.vs_out_SB_DFFESR_Q_E
.sym 21414 vga.count_v[4]
.sym 21416 vga.ball_pos_v[1]
.sym 21417 vga.count_v[2]
.sym 21419 vga.count_v[3]
.sym 21420 vga.ball_pos_v[7]
.sym 21421 vga.count_v[4]
.sym 21422 $PACKER_VCC_NET
.sym 21423 vga.count_v[5]
.sym 21424 vga.count_v[8]
.sym 21425 vga.count_v[6]
.sym 21427 vga.count_v[7]
.sym 21428 vga.count_v_SB_DFFESS_Q_D_SB_LUT4_O_I3[8]
.sym 21435 vga.count_v_SB_DFFESS_Q_E
.sym 21438 vga.vs_out_SB_DFFESR_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_I0_O_SB_LUT4_O_I2_SB_LUT4_I3_O[0]
.sym 21443 vga.count_v[0]
.sym 21446 rst
.sym 21449 vga.count_v[8]
.sym 21451 vga.hs_out_SB_DFFSR_Q_D_SB_LUT4_O_I3_SB_LUT4_I1_I0[0]
.sym 21466 vga.count_v[8]
.sym 21467 vga.vs_out_SB_DFFESR_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_I0_O_SB_LUT4_O_I2_SB_LUT4_I3_O[0]
.sym 21469 vga.count_v_SB_DFFESS_Q_D_SB_LUT4_O_I3[8]
.sym 21479 vga.vs_out_SB_DFFESR_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_I0_O_SB_LUT4_O_I2_SB_LUT4_I3_O[0]
.sym 21481 vga.count_v[0]
.sym 21490 vga.hs_out_SB_DFFSR_Q_D_SB_LUT4_O_I3_SB_LUT4_I1_I0[0]
.sym 21492 rst
.sym 21512 vga.count_v_SB_DFFESS_Q_E
.sym 21513 P1B9$SB_IO_OUT_$glb_clk
.sym 21514 rst_$glb_sr
.sym 21516 $PACKER_VCC_NET
.sym 21527 vga.count_v[8]
.sym 21531 vga.count_v_SB_DFFESS_Q_E
.sym 21533 vga.count_v[0]
.sym 21540 vga.count_v[0]
.sym 21541 vga.red_SB_DFFSR_Q_D_SB_LUT4_O_I1_SB_LUT4_O_2_I1_SB_LUT4_O_I1[10]
.sym 21542 vga.count_v[5]
.sym 21547 vga.count_v[4]
.sym 21549 vga.ball_pos_v[0]
.sym 21550 $PACKER_VCC_NET
.sym 21557 vga.ball_pos_v[2]
.sym 21558 vga.ball_pos_v[8]
.sym 21560 vga.ball_motion_l_SB_DFFESS_Q_D_SB_LUT4_O_I0_SB_LUT4_O_1_I0_SB_LUT4_O_2_I3[2]
.sym 21561 vga.ball_pos_v[6]
.sym 21566 vga.ball_pos_v[3]
.sym 21570 vga.ball_pos_v[4]
.sym 21572 vga.ball_pos_v[1]
.sym 21573 $PACKER_VCC_NET
.sym 21580 vga.ball_pos_v[7]
.sym 21581 $PACKER_VCC_NET
.sym 21588 $nextpnr_ICESTORM_LC_27$O
.sym 21591 vga.ball_pos_v[1]
.sym 21594 vga.red_SB_DFFSR_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I3[2]
.sym 21596 $PACKER_VCC_NET
.sym 21597 vga.ball_pos_v[2]
.sym 21600 vga.red_SB_DFFSR_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I3[3]
.sym 21602 vga.ball_pos_v[3]
.sym 21603 $PACKER_VCC_NET
.sym 21604 vga.red_SB_DFFSR_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I3[2]
.sym 21606 vga.red_SB_DFFSR_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I3[4]
.sym 21608 $PACKER_VCC_NET
.sym 21609 vga.ball_pos_v[4]
.sym 21610 vga.red_SB_DFFSR_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I3[3]
.sym 21612 vga.red_SB_DFFSR_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I3[5]
.sym 21614 $PACKER_VCC_NET
.sym 21615 vga.ball_motion_l_SB_DFFESS_Q_D_SB_LUT4_O_I0_SB_LUT4_O_1_I0_SB_LUT4_O_2_I3[2]
.sym 21616 vga.red_SB_DFFSR_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I3[4]
.sym 21618 vga.red_SB_DFFSR_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I3[6]
.sym 21620 $PACKER_VCC_NET
.sym 21621 vga.ball_pos_v[6]
.sym 21622 vga.red_SB_DFFSR_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I3[5]
.sym 21624 vga.red_SB_DFFSR_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I3[7]
.sym 21626 vga.ball_pos_v[7]
.sym 21627 $PACKER_VCC_NET
.sym 21628 vga.red_SB_DFFSR_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I3[6]
.sym 21630 $nextpnr_ICESTORM_LC_28$I3
.sym 21632 vga.ball_pos_v[8]
.sym 21633 $PACKER_VCC_NET
.sym 21634 vga.red_SB_DFFSR_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I3[7]
.sym 21640 vga.red_SB_DFFSR_Q_D_SB_LUT4_O_I1_SB_LUT4_O_2_I1[1]
.sym 21644 vga.red_SB_DFFSR_Q_R
.sym 21652 vga.ball_pos_v[8]
.sym 21654 vga.ball_pos_v[3]
.sym 21655 vga.count_v[0]
.sym 21656 vga.count_v[1]
.sym 21658 vga.count_v[7]
.sym 21659 $PACKER_VCC_NET
.sym 21662 vga.count_h[6]
.sym 21663 vga.count_h[1]
.sym 21664 vga.count_v[6]
.sym 21665 vga.count_v[7]
.sym 21667 vga.red_SB_DFFSR_Q_D_SB_LUT4_O_I1_SB_LUT4_O_2_I1_SB_LUT4_O_2_I0[0]
.sym 21669 vga.count_v[1]
.sym 21670 P1A9$SB_IO_OUT
.sym 21671 vga.count_v[2]
.sym 21672 vga.count_h[3]
.sym 21673 vga.count_v[3]
.sym 21674 $nextpnr_ICESTORM_LC_28$I3
.sym 21679 vga.count_v[8]
.sym 21680 $PACKER_VCC_NET
.sym 21681 vga.red_SB_DFFSR_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I1[3]
.sym 21682 vga.red_SB_DFFSR_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I1[4]
.sym 21683 vga.red_SB_DFFSR_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I1[5]
.sym 21684 vga.red_SB_DFFSR_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I1[6]
.sym 21685 vga.red_SB_DFFSR_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I1[7]
.sym 21686 vga.count_v[5]
.sym 21687 vga.count_v[2]
.sym 21688 vga.ball_pos_v[1]
.sym 21689 vga.count_v[3]
.sym 21690 vga.red_SB_DFFSR_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I0[3]
.sym 21691 vga.count_v[4]
.sym 21692 vga.red_SB_DFFSR_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I0[1]
.sym 21693 vga.red_SB_DFFSR_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I2[2]
.sym 21694 vga.red_SB_DFFSR_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I1[8]
.sym 21695 vga.count_v[6]
.sym 21697 vga.count_v[7]
.sym 21698 vga.count_v[1]
.sym 21699 vga.red_SB_DFFSR_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I1[2]
.sym 21700 vga.count_v[0]
.sym 21702 vga.red_SB_DFFSR_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I0[2]
.sym 21705 vga.red_SB_DFFSR_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I0[0]
.sym 21708 vga.ball_pos_v[2]
.sym 21709 vga.ball_pos_v[0]
.sym 21711 $nextpnr_ICESTORM_LC_28$COUT
.sym 21713 $PACKER_VCC_NET
.sym 21715 $nextpnr_ICESTORM_LC_28$I3
.sym 21718 vga.count_v[3]
.sym 21719 vga.red_SB_DFFSR_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I1[3]
.sym 21720 vga.red_SB_DFFSR_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I2[2]
.sym 21721 $nextpnr_ICESTORM_LC_28$COUT
.sym 21724 vga.count_v[7]
.sym 21725 vga.ball_pos_v[0]
.sym 21726 vga.red_SB_DFFSR_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I1[7]
.sym 21727 vga.count_v[0]
.sym 21730 vga.red_SB_DFFSR_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I1[4]
.sym 21731 vga.count_v[8]
.sym 21732 vga.count_v[4]
.sym 21733 vga.red_SB_DFFSR_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I1[8]
.sym 21736 vga.ball_pos_v[1]
.sym 21737 $PACKER_VCC_NET
.sym 21738 vga.ball_pos_v[2]
.sym 21742 vga.count_v[5]
.sym 21743 vga.red_SB_DFFSR_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I1[5]
.sym 21744 vga.red_SB_DFFSR_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I1[6]
.sym 21745 vga.count_v[6]
.sym 21748 vga.red_SB_DFFSR_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I0[1]
.sym 21749 vga.red_SB_DFFSR_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I0[2]
.sym 21750 vga.red_SB_DFFSR_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I0[3]
.sym 21751 vga.red_SB_DFFSR_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I0[0]
.sym 21754 vga.count_v[1]
.sym 21755 vga.red_SB_DFFSR_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I1[2]
.sym 21756 vga.count_v[2]
.sym 21757 vga.ball_pos_v[1]
.sym 21761 vga.red_SB_DFFSR_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_1_I0_SB_LUT4_O_1_I1_SB_CARRY_CO_I1[0]
.sym 21763 vga.red_SB_DFFSR_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_1_I0_SB_LUT4_O_1_I1_SB_CARRY_CO_I1[2]
.sym 21777 vga.red_SB_DFFSR_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2[0]
.sym 21783 vga.red_SB_DFFSR_Q_D_SB_LUT4_O_I1_SB_LUT4_O_2_I1_SB_LUT4_O_I2[31]
.sym 21785 P1B4$SB_IO_OUT
.sym 21786 vga.count_h[9]
.sym 21790 vga.red_SB_DFFSR_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_1_I0_SB_LUT4_O_1_I1_SB_CARRY_CO_I1[3]
.sym 21791 vga.count_v[8]
.sym 21792 vga.red_SB_DFFSR_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_1_I0_SB_LUT4_O_1_I1_SB_CARRY_CO_I1[4]
.sym 21794 vga.red_SB_DFFSR_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_1_I0_SB_LUT4_O_1_I1_SB_CARRY_CO_I1[0]
.sym 21795 vga.count_v[1]
.sym 21796 vga.count_h[8]
.sym 21802 vga.count_h[9]
.sym 21803 vga.count_h[7]
.sym 21813 vga.count_h[5]
.sym 21817 vga.count_h[4]
.sym 21820 $PACKER_VCC_NET
.sym 21822 vga.count_h[6]
.sym 21828 vga.count_h[8]
.sym 21831 vga.hs_out_SB_DFFSR_Q_R
.sym 21834 $nextpnr_ICESTORM_LC_3$O
.sym 21837 vga.count_h[4]
.sym 21840 vga.hs_out_SB_DFFSR_Q_D_SB_LUT4_O_I3[1]
.sym 21842 vga.count_h[5]
.sym 21846 vga.hs_out_SB_DFFSR_Q_D_SB_LUT4_O_I3[2]
.sym 21849 vga.count_h[6]
.sym 21852 vga.hs_out_SB_DFFSR_Q_D_SB_LUT4_O_I3[3]
.sym 21855 vga.count_h[7]
.sym 21858 vga.hs_out_SB_DFFSR_Q_D_SB_LUT4_O_I3[4]
.sym 21860 vga.count_h[8]
.sym 21861 $PACKER_VCC_NET
.sym 21864 $nextpnr_ICESTORM_LC_4$I3
.sym 21866 vga.count_h[9]
.sym 21870 $nextpnr_ICESTORM_LC_4$COUT
.sym 21873 $PACKER_VCC_NET
.sym 21874 $nextpnr_ICESTORM_LC_4$I3
.sym 21880 $nextpnr_ICESTORM_LC_4$COUT
.sym 21882 P1B9$SB_IO_OUT_$glb_clk
.sym 21883 vga.hs_out_SB_DFFSR_Q_R
.sym 21885 vga.red_SB_DFFSR_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_1_I0_SB_LUT4_O_1_I1_SB_CARRY_CO_I1[9]
.sym 21886 vga.red_SB_DFFSR_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_1_I0_SB_LUT4_O_1_I1[10]
.sym 21887 vga.red_SB_DFFSR_Q_D_SB_LUT4_O_I1_SB_LUT4_O_2_I1[0]
.sym 21888 vga.red_SB_DFFSR_Q_D_SB_LUT4_O_I1[0]
.sym 21890 P1B4$SB_IO_OUT
.sym 21891 vga.red_SB_DFFSR_Q_D_SB_LUT4_O_I1[1]
.sym 21897 vga.count_v[0]
.sym 21908 vga.red_SB_DFFSR_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_1_I0_SB_LUT4_O_1_I1_SB_CARRY_CO_I1[7]
.sym 21909 vga.red_SB_DFFSR_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_1_I0_SB_LUT4_O_1_I1_SB_CARRY_CO_I1_SB_LUT4_O_I3[8]
.sym 21914 $PACKER_VCC_NET
.sym 21916 vga.red_SB_DFFSR_Q_D_SB_LUT4_O_I1_SB_LUT4_O_2_I1[2]
.sym 21917 vga.hs_out_SB_DFFSR_Q_R
.sym 21918 vga.ball_pos_v[7]
.sym 21929 $PACKER_VCC_NET
.sym 21934 vga.red_SB_DFFSR_Q_D_SB_LUT4_O_I1_SB_LUT4_O_1_I0_SB_LUT4_O_1_I2_SB_CARRY_CO_I1[3]
.sym 21936 vga.hs_out_SB_DFFSR_Q_D_SB_LUT4_O_I3_SB_LUT4_I1_I0_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_I1[2]
.sym 21938 vga.hs_out_SB_DFFSR_Q_D_SB_LUT4_O_I3_SB_LUT4_I1_I0_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_I1[3]
.sym 21941 vga.red_SB_DFFSR_Q_D_SB_LUT4_O_I1_SB_LUT4_O_1_I0_SB_LUT4_O_1_I2_SB_CARRY_CO_I1[8]
.sym 21944 vga.red_SB_DFFSR_Q_D_SB_LUT4_O_I1_SB_LUT4_O_1_I0_SB_LUT4_O_1_I2_SB_CARRY_CO_I1[5]
.sym 21945 vga.hs_out_SB_DFFSR_Q_D_SB_LUT4_O_I3_SB_LUT4_I1_I0_SB_LUT4_O_I3[0]
.sym 21952 vga.hs_out_SB_DFFSR_Q_D_SB_LUT4_O_I3_SB_LUT4_I1_I0_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_I1[7]
.sym 21955 vga.hs_out_SB_DFFSR_Q_D_SB_LUT4_O_I3_SB_LUT4_I1_I0_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_I1[8]
.sym 21957 $nextpnr_ICESTORM_LC_30$O
.sym 21960 vga.hs_out_SB_DFFSR_Q_D_SB_LUT4_O_I3_SB_LUT4_I1_I0_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_I1[2]
.sym 21963 vga.red_SB_DFFSR_Q_D_SB_LUT4_O_I1_SB_LUT4_O_1_I0_SB_LUT4_O_1_I3[1]
.sym 21965 vga.hs_out_SB_DFFSR_Q_D_SB_LUT4_O_I3_SB_LUT4_I1_I0_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_I1[3]
.sym 21969 vga.red_SB_DFFSR_Q_D_SB_LUT4_O_I1_SB_LUT4_O_1_I0_SB_LUT4_O_1_I3[2]
.sym 21972 vga.red_SB_DFFSR_Q_D_SB_LUT4_O_I1_SB_LUT4_O_1_I0_SB_LUT4_O_1_I2_SB_CARRY_CO_I1[3]
.sym 21975 vga.red_SB_DFFSR_Q_D_SB_LUT4_O_I1_SB_LUT4_O_1_I0_SB_LUT4_O_1_I3[3]
.sym 21977 vga.hs_out_SB_DFFSR_Q_D_SB_LUT4_O_I3_SB_LUT4_I1_I0_SB_LUT4_O_I3[0]
.sym 21981 vga.red_SB_DFFSR_Q_D_SB_LUT4_O_I1_SB_LUT4_O_1_I0_SB_LUT4_O_1_I3[4]
.sym 21983 vga.red_SB_DFFSR_Q_D_SB_LUT4_O_I1_SB_LUT4_O_1_I0_SB_LUT4_O_1_I2_SB_CARRY_CO_I1[5]
.sym 21984 $PACKER_VCC_NET
.sym 21987 vga.red_SB_DFFSR_Q_D_SB_LUT4_O_I1_SB_LUT4_O_1_I0_SB_LUT4_O_1_I3[5]
.sym 21989 vga.hs_out_SB_DFFSR_Q_D_SB_LUT4_O_I3_SB_LUT4_I1_I0_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_I1[7]
.sym 21993 vga.red_SB_DFFSR_Q_D_SB_LUT4_O_I1_SB_LUT4_O_1_I0_SB_LUT4_O_1_I3[6]
.sym 21995 vga.hs_out_SB_DFFSR_Q_D_SB_LUT4_O_I3_SB_LUT4_I1_I0_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_I1[8]
.sym 21996 $PACKER_VCC_NET
.sym 21999 vga.red_SB_DFFSR_Q_D_SB_LUT4_O_I1_SB_LUT4_O_1_I0_SB_LUT4_O_1_I0[3]
.sym 22001 vga.red_SB_DFFSR_Q_D_SB_LUT4_O_I1_SB_LUT4_O_1_I0_SB_LUT4_O_1_I2_SB_CARRY_CO_I1[8]
.sym 22009 vga.red_SB_DFFSR_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_1_I0_SB_LUT4_O_1_I1_SB_CARRY_CO_I1[3]
.sym 22010 vga.red_SB_DFFSR_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_1_I0_SB_LUT4_O_1_I1_SB_CARRY_CO_I1[4]
.sym 22011 vga.red_SB_DFFSR_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_1_I0_SB_LUT4_O_1_I1_SB_CARRY_CO_I1[5]
.sym 22012 vga.red_SB_DFFSR_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_1_I0_SB_LUT4_O_1_I1_SB_CARRY_CO_I1[6]
.sym 22013 vga.red_SB_DFFSR_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_1_I0_SB_LUT4_O_1_I1_SB_CARRY_CO_I1[7]
.sym 22014 vga.red_SB_DFFSR_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_1_I0_SB_LUT4_O_1_I1_SB_CARRY_CO_I1[8]
.sym 22020 P1B4$SB_IO_OUT
.sym 22038 $PACKER_VCC_NET
.sym 22039 P1B4$SB_IO_OUT
.sym 22043 vga.red_SB_DFFSR_Q_D_SB_LUT4_O_I1_SB_LUT4_O_1_I0_SB_LUT4_O_1_I0[3]
.sym 22048 vga.count_h[2]
.sym 22049 vga.hs_out_SB_DFFSR_Q_D_SB_LUT4_O_I3_SB_LUT4_I1_I0_SB_LUT4_O_I0_SB_LUT4_O_1_I1[0]
.sym 22050 vga.count_h[3]
.sym 22051 vga.count_h[1]
.sym 22053 vga.red_SB_DFFSR_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2[0]
.sym 22054 vga.red_SB_DFFSR_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2[1]
.sym 22055 vga.count_h[6]
.sym 22056 vga.count_h[9]
.sym 22057 vga.red_SB_DFFSR_Q_D_SB_LUT4_O_I1_SB_LUT4_O_1_I0_SB_LUT4_O_1_I0[0]
.sym 22058 vga.red_SB_DFFSR_Q_D_SB_LUT4_O_I1_SB_LUT4_O_1_I0_SB_LUT4_O_3_I0[2]
.sym 22059 vga.hs_out_SB_DFFSR_Q_D_SB_LUT4_O_I3_SB_LUT4_I1_I0_SB_LUT4_O_I0[0]
.sym 22060 vga.count_v[4]
.sym 22061 vga.red_SB_DFFSR_Q_D_SB_LUT4_O_I1_SB_LUT4_O_1_I0_SB_LUT4_O_3_I0[3]
.sym 22062 vga.count_h[7]
.sym 22063 vga.count_h[0]
.sym 22066 vga.count_h[8]
.sym 22068 vga.count_h[4]
.sym 22069 vga.red_SB_DFFSR_Q_D_SB_LUT4_O_I1_SB_LUT4_O_1_I0_SB_LUT4_O_3_I0_SB_LUT4_O_1_I3[2]
.sym 22071 vga.red_SB_DFFSR_Q_D_SB_LUT4_O_I1_SB_LUT4_O_1_I0_SB_LUT4_O_3_I0[0]
.sym 22073 vga.red_SB_DFFSR_Q_D_SB_LUT4_O_I1_SB_LUT4_O_1_I0_SB_LUT4_O_1_I0[2]
.sym 22079 vga.count_h[5]
.sym 22081 vga.red_SB_DFFSR_Q_D_SB_LUT4_O_I1_SB_LUT4_O_1_I0_SB_LUT4_O_1_I0[0]
.sym 22082 vga.count_v[4]
.sym 22083 vga.red_SB_DFFSR_Q_D_SB_LUT4_O_I1_SB_LUT4_O_1_I0_SB_LUT4_O_1_I0[2]
.sym 22084 vga.red_SB_DFFSR_Q_D_SB_LUT4_O_I1_SB_LUT4_O_1_I0_SB_LUT4_O_1_I0[3]
.sym 22087 vga.count_h[6]
.sym 22088 vga.count_h[2]
.sym 22089 vga.count_h[7]
.sym 22099 vga.hs_out_SB_DFFSR_Q_D_SB_LUT4_O_I3_SB_LUT4_I1_I0_SB_LUT4_O_I0_SB_LUT4_O_1_I1[0]
.sym 22100 vga.count_h[0]
.sym 22101 vga.count_h[1]
.sym 22105 vga.red_SB_DFFSR_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2[1]
.sym 22108 vga.red_SB_DFFSR_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2[0]
.sym 22112 vga.count_h[8]
.sym 22113 vga.count_h[9]
.sym 22114 vga.count_h[3]
.sym 22117 vga.hs_out_SB_DFFSR_Q_D_SB_LUT4_O_I3_SB_LUT4_I1_I0_SB_LUT4_O_I0[0]
.sym 22118 vga.red_SB_DFFSR_Q_D_SB_LUT4_O_I1_SB_LUT4_O_1_I0_SB_LUT4_O_3_I0[2]
.sym 22119 vga.red_SB_DFFSR_Q_D_SB_LUT4_O_I1_SB_LUT4_O_1_I0_SB_LUT4_O_3_I0[3]
.sym 22120 vga.red_SB_DFFSR_Q_D_SB_LUT4_O_I1_SB_LUT4_O_1_I0_SB_LUT4_O_3_I0[0]
.sym 22123 vga.red_SB_DFFSR_Q_D_SB_LUT4_O_I1_SB_LUT4_O_1_I0_SB_LUT4_O_3_I0_SB_LUT4_O_1_I3[2]
.sym 22124 vga.count_h[5]
.sym 22126 vga.count_h[4]
.sym 22130 vga.red_SB_DFFSR_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_1_I0_SB_LUT4_O_1_I1_SB_CARRY_CO_I1_SB_LUT4_O_I3[8]
.sym 22142 vga.hs_out
.sym 22146 vga.ball_pos_v[8]
.sym 22147 vga.ball_pos_v[1]
.sym 22148 vga.ball_motion_l_SB_DFFESS_Q_D_SB_LUT4_O_I0_SB_LUT4_O_1_I0_SB_LUT4_O_2_I3[2]
.sym 22149 vga.ball_pos_v[6]
.sym 22150 vga.ball_pos_v[4]
.sym 22151 vga.ball_pos_v[2]
.sym 22153 vga.ball_pos_v[3]
.sym 22156 vga.ball_motion_l
.sym 22157 vga.count_h[3]
.sym 22158 vga.ball_pos_h_SB_DFFESR_Q_D_SB_LUT4_O_I3[4]
.sym 22159 vga.ball_motion_l_SB_DFFESS_Q_D_SB_LUT4_O_I3[2]
.sym 22161 vga.ball_motion_l_SB_DFFESS_Q_D_SB_LUT4_O_I3[0]
.sym 22163 vga.count_h[1]
.sym 22164 vga.count_h[3]
.sym 22173 vga.count_h[8]
.sym 22174 vga.hs_out_SB_DFFSR_Q_D_SB_LUT4_O_I3_SB_LUT4_I1_I0_SB_LUT4_O_I0[0]
.sym 22178 vga.count_h[9]
.sym 22181 vga.count_h[3]
.sym 22182 vga.count_h[5]
.sym 22185 vga.count_h[4]
.sym 22188 vga.red_SB_DFFSR_Q_D_SB_LUT4_O_I1_SB_LUT4_O_1_I0_SB_LUT4_O_1_I2_SB_CARRY_CO_I1[5]
.sym 22190 vga.hs_out_SB_DFFSR_Q_D_SB_LUT4_O_I3_SB_LUT4_I1_I0_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_I1[7]
.sym 22192 vga.hs_out_SB_DFFSR_Q_D_SB_LUT4_O_I3_SB_LUT4_I1_I0_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_I1[8]
.sym 22193 vga.hs_out_SB_DFFSR_Q_D_SB_LUT4_O_I3_SB_LUT4_I1_I0_SB_LUT4_O_I0[1]
.sym 22194 vga.red_SB_DFFSR_Q_D_SB_LUT4_O_I1_SB_LUT4_O_1_I0_SB_LUT4_O_1_I2_SB_CARRY_CO_I1[8]
.sym 22198 $PACKER_VCC_NET
.sym 22202 vga.hs_out_SB_DFFSR_Q_D_SB_LUT4_O_I3_SB_LUT4_I1_I0_SB_LUT4_O_I3[0]
.sym 22203 $nextpnr_ICESTORM_LC_43$O
.sym 22206 vga.hs_out_SB_DFFSR_Q_D_SB_LUT4_O_I3_SB_LUT4_I1_I0_SB_LUT4_O_I3[0]
.sym 22209 vga.hs_out_SB_DFFSR_Q_D_SB_LUT4_O_I3_SB_LUT4_I1_I0_SB_LUT4_O_I3[1]
.sym 22212 vga.red_SB_DFFSR_Q_D_SB_LUT4_O_I1_SB_LUT4_O_1_I0_SB_LUT4_O_1_I2_SB_CARRY_CO_I1[5]
.sym 22215 vga.hs_out_SB_DFFSR_Q_D_SB_LUT4_O_I3_SB_LUT4_I1_I0_SB_LUT4_O_I3[2]
.sym 22217 vga.hs_out_SB_DFFSR_Q_D_SB_LUT4_O_I3_SB_LUT4_I1_I0_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_I1[7]
.sym 22221 vga.hs_out_SB_DFFSR_Q_D_SB_LUT4_O_I3_SB_LUT4_I1_I0_SB_LUT4_O_I3[3]
.sym 22223 $PACKER_VCC_NET
.sym 22224 vga.hs_out_SB_DFFSR_Q_D_SB_LUT4_O_I3_SB_LUT4_I1_I0_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_I1[8]
.sym 22227 vga.hs_out_SB_DFFSR_Q_D_SB_LUT4_O_I3_SB_LUT4_I1_I0_SB_LUT4_O_I0[3]
.sym 22229 vga.red_SB_DFFSR_Q_D_SB_LUT4_O_I1_SB_LUT4_O_1_I0_SB_LUT4_O_1_I2_SB_CARRY_CO_I1[8]
.sym 22230 $PACKER_VCC_NET
.sym 22234 vga.count_h[4]
.sym 22235 vga.hs_out_SB_DFFSR_Q_D_SB_LUT4_O_I3_SB_LUT4_I1_I0_SB_LUT4_O_I0[1]
.sym 22236 vga.hs_out_SB_DFFSR_Q_D_SB_LUT4_O_I3_SB_LUT4_I1_I0_SB_LUT4_O_I0[0]
.sym 22237 vga.hs_out_SB_DFFSR_Q_D_SB_LUT4_O_I3_SB_LUT4_I1_I0_SB_LUT4_O_I0[3]
.sym 22240 vga.count_h[8]
.sym 22241 vga.count_h[3]
.sym 22242 vga.count_h[5]
.sym 22243 vga.count_h[9]
.sym 22253 vga.ball_pos_h_SB_DFFESS_Q_3_D_SB_LUT4_O_I3[2]
.sym 22254 vga.ball_pos_h[4]
.sym 22255 vga.ball_motion_l_SB_DFFESS_Q_D_SB_LUT4_O_I3[1]
.sym 22256 vga.ball_pos_h[3]
.sym 22257 vga.ball_pos_h_SB_DFFESR_Q_2_D_SB_LUT4_O_I3[2]
.sym 22258 vga.ball_pos_h[7]
.sym 22259 vga.ball_pos_h_SB_DFFESR_Q_4_D_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_I2_O[1]
.sym 22260 vga.ball_pos_h[0]
.sym 22271 vga.ball_motion_l_SB_DFFESS_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I0[3]
.sym 22277 vga.count_h[8]
.sym 22280 vga.ball_pos_h[7]
.sym 22282 vga.ball_pos_h_SB_DFFESR_Q_4_D_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_I2_O[1]
.sym 22283 vga.ball_motion_l_SB_DFFESS_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I0[3]
.sym 22284 vga.ball_pos_h[0]
.sym 22286 vga.count_h[9]
.sym 22287 vga.ball_pos_h[1]
.sym 22288 vga.ball_pos_h[4]
.sym 22295 vga.count_h[4]
.sym 22296 vga.red_SB_DFFSR_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_1_I0_SB_LUT4_O_1_I0_SB_CARRY_CO_I1[2]
.sym 22299 vga.count_h[5]
.sym 22300 vga.ball_pos_h[2]
.sym 22306 vga.count_h[7]
.sym 22307 vga.count_h[6]
.sym 22308 vga.count_h[2]
.sym 22312 vga.red_SB_DFFSR_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_1_I0_SB_LUT4_O_1_I0_SB_CARRY_CO_I1[3]
.sym 22314 vga.red_SB_DFFSR_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_1_I0_SB_LUT4_O_1_I0_SB_CARRY_CO_I1[5]
.sym 22315 vga.red_SB_DFFSR_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_1_I0_SB_LUT4_O_1_I0_SB_CARRY_CO_I1[6]
.sym 22316 vga.red_SB_DFFSR_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_1_I0_SB_LUT4_O_1_I0_SB_CARRY_CO_I1[7]
.sym 22317 vga.ball_pos_h[0]
.sym 22318 vga.ball_pos_h_SB_DFFESR_Q_D_SB_LUT4_O_I1[0]
.sym 22319 vga.count_h[0]
.sym 22320 vga.ball_pos_h[1]
.sym 22321 vga.red_SB_DFFSR_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_1_I0_SB_LUT4_O_1_I0_SB_CARRY_CO_I1[4]
.sym 22323 vga.count_h[1]
.sym 22324 vga.count_h[3]
.sym 22326 vga.red_SB_DFFSR_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_1_I0_SB_LUT4_O_1_I0[1]
.sym 22328 vga.ball_pos_h_SB_DFFESR_Q_D_SB_LUT4_O_I1[0]
.sym 22329 vga.count_h[0]
.sym 22330 vga.ball_pos_h[0]
.sym 22332 vga.red_SB_DFFSR_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_1_I0_SB_LUT4_O_1_I0[2]
.sym 22334 vga.count_h[1]
.sym 22335 vga.ball_pos_h[1]
.sym 22338 vga.red_SB_DFFSR_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_1_I0_SB_LUT4_O_1_I0[3]
.sym 22339 vga.ball_pos_h[2]
.sym 22340 vga.count_h[2]
.sym 22341 vga.red_SB_DFFSR_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_1_I0_SB_LUT4_O_1_I0_SB_CARRY_CO_I1[2]
.sym 22342 vga.ball_pos_h[1]
.sym 22344 vga.red_SB_DFFSR_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_1_I0_SB_LUT4_O_1_I0[4]
.sym 22346 vga.red_SB_DFFSR_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_1_I0_SB_LUT4_O_1_I0_SB_CARRY_CO_I1[3]
.sym 22347 vga.count_h[3]
.sym 22350 vga.red_SB_DFFSR_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_1_I0_SB_LUT4_O_1_I0[5]
.sym 22352 vga.count_h[4]
.sym 22353 vga.red_SB_DFFSR_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_1_I0_SB_LUT4_O_1_I0_SB_CARRY_CO_I1[4]
.sym 22356 vga.red_SB_DFFSR_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_1_I0_SB_LUT4_O_1_I0[6]
.sym 22358 vga.red_SB_DFFSR_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_1_I0_SB_LUT4_O_1_I0_SB_CARRY_CO_I1[5]
.sym 22359 vga.count_h[5]
.sym 22362 vga.red_SB_DFFSR_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_1_I0_SB_LUT4_O_1_I0[7]
.sym 22364 vga.red_SB_DFFSR_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_1_I0_SB_LUT4_O_1_I0_SB_CARRY_CO_I1[6]
.sym 22365 vga.count_h[6]
.sym 22368 vga.red_SB_DFFSR_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_1_I0_SB_LUT4_O_1_I0[8]
.sym 22370 vga.red_SB_DFFSR_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_1_I0_SB_LUT4_O_1_I0_SB_CARRY_CO_I1[7]
.sym 22371 vga.count_h[7]
.sym 22378 vga.ball_pos_h_SB_DFFESR_Q_D_SB_LUT4_O_I1[2]
.sym 22379 vga.ball_pos_h_SB_DFFESR_Q_D_SB_LUT4_O_I1[3]
.sym 22380 vga.ball_pos_h_SB_DFFESR_Q_D_SB_LUT4_O_I1[4]
.sym 22381 vga.ball_pos_h_SB_DFFESR_Q_D_SB_LUT4_O_I1[5]
.sym 22382 vga.ball_pos_h_SB_DFFESR_Q_D_SB_LUT4_O_I1[6]
.sym 22383 vga.ball_pos_h_SB_DFFESR_Q_D_SB_LUT4_O_I1[7]
.sym 22391 vga.ball_pos_h[3]
.sym 22400 vga.ball_pos_h_SB_DFFESR_Q_4_D_SB_LUT4_O_I3_SB_LUT4_O_I2[0]
.sym 22402 vga.ball_pos_h[3]
.sym 22406 vga.ball_pos_h_SB_DFFESR_Q_E
.sym 22408 vga.ball_pos_h[6]
.sym 22412 vga.red_SB_DFFSR_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_1_I0_SB_LUT4_O_1_I0[8]
.sym 22418 vga.ball_motion_l
.sym 22420 vga.ball_motion_l_SB_DFFESS_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I0[3]
.sym 22422 vga.ball_pos_h_SB_DFFESR_Q_3_D_SB_LUT4_O_I3[2]
.sym 22424 vga.red_SB_DFFSR_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_1_I0_SB_LUT4_O_1_I0_SB_CARRY_CO_I1[8]
.sym 22426 vga.ball_pos_h_SB_DFFESR_Q_3_D_SB_LUT4_O_I3[1]
.sym 22428 vga.ball_pos_h_SB_DFFESR_Q_E
.sym 22429 vga.ball_motion_l_SB_DFFESS_Q_D_SB_LUT4_O_I3[2]
.sym 22430 rst
.sym 22431 vga.ball_motion_l_SB_DFFESS_Q_D_SB_LUT4_O_I3[0]
.sym 22434 vga.red_SB_DFFSR_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_1_I0_SB_LUT4_O_1_I0_SB_CARRY_CO_I1_SB_LUT4_O_I3[9]
.sym 22435 vga.ball_pos_h_SB_DFFESR_Q_D_SB_LUT4_O_I1[2]
.sym 22437 vga.count_h[8]
.sym 22439 vga.ball_pos_h_SB_DFFESR_Q_4_D_SB_LUT4_O_I3_SB_LUT4_O_I2[0]
.sym 22441 vga.red_SB_DFFSR_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_1_I0_SB_LUT4_O_1_I0_SB_CARRY_CO_I1[9]
.sym 22443 vga.red_SB_DFFSR_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_1_I0_SB_LUT4_O_1_I0_SB_CARRY_CO_I1[10]
.sym 22445 vga.ball_pos_h_SB_DFFESR_Q_2_D_SB_LUT4_O_I3[0]
.sym 22446 vga.count_h[9]
.sym 22449 vga.red_SB_DFFSR_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_1_I0_SB_LUT4_O_1_I0[9]
.sym 22451 vga.red_SB_DFFSR_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_1_I0_SB_LUT4_O_1_I0_SB_CARRY_CO_I1[8]
.sym 22452 vga.count_h[8]
.sym 22455 vga.red_SB_DFFSR_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_1_I0_SB_LUT4_O_1_I0[10]
.sym 22457 vga.count_h[9]
.sym 22458 vga.red_SB_DFFSR_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_1_I0_SB_LUT4_O_1_I0_SB_CARRY_CO_I1[9]
.sym 22461 $nextpnr_ICESTORM_LC_48$I3
.sym 22463 vga.red_SB_DFFSR_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_1_I0_SB_LUT4_O_1_I0_SB_CARRY_CO_I1[10]
.sym 22465 vga.red_SB_DFFSR_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_1_I0_SB_LUT4_O_1_I0_SB_CARRY_CO_I1_SB_LUT4_O_I3[9]
.sym 22471 $nextpnr_ICESTORM_LC_48$I3
.sym 22475 vga.ball_motion_l
.sym 22477 vga.ball_motion_l_SB_DFFESS_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I0[3]
.sym 22480 vga.ball_motion_l
.sym 22481 vga.ball_pos_h_SB_DFFESR_Q_D_SB_LUT4_O_I1[2]
.sym 22483 vga.ball_pos_h_SB_DFFESR_Q_4_D_SB_LUT4_O_I3_SB_LUT4_O_I2[0]
.sym 22487 vga.ball_pos_h_SB_DFFESR_Q_2_D_SB_LUT4_O_I3[0]
.sym 22488 vga.ball_pos_h_SB_DFFESR_Q_3_D_SB_LUT4_O_I3[1]
.sym 22489 vga.ball_pos_h_SB_DFFESR_Q_3_D_SB_LUT4_O_I3[2]
.sym 22492 vga.ball_motion_l_SB_DFFESS_Q_D_SB_LUT4_O_I3[0]
.sym 22493 rst
.sym 22494 vga.ball_motion_l_SB_DFFESS_Q_D_SB_LUT4_O_I3[2]
.sym 22496 vga.ball_pos_h_SB_DFFESR_Q_E
.sym 22497 P1B9$SB_IO_OUT_$glb_clk
.sym 22498 rst_$glb_sr
.sym 22499 vga.ball_pos_h_SB_DFFESR_Q_D_SB_LUT4_O_I1[8]
.sym 22500 vga.ball_pos_h[9]
.sym 22501 vga.ball_pos_h[6]
.sym 22502 vga.ball_pos_h_SB_DFFESS_Q_1_D_SB_LUT4_O_I3[2]
.sym 22503 vga.ball_pos_h[8]
.sym 22504 vga.ball_pos_h_SB_DFFESR_Q_4_D_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I2[3]
.sym 22505 vga.ball_pos_h_SB_DFFESR_Q_4_D_SB_LUT4_O_I3_SB_LUT4_O_I2[0]
.sym 22506 vga.ball_pos_h[5]
.sym 22512 vga.ball_pos_h_SB_DFFESR_Q_3_D_SB_LUT4_O_I3[1]
.sym 22534 vga.ball_pos_h_SB_DFFESR_Q_E
.sym 22542 vga.ball_pos_h_SB_DFFESR_Q_4_D_SB_LUT4_O_I3[2]
.sym 22544 vga.ball_pos_h_SB_DFFESR_Q_4_D_SB_LUT4_O_I3[1]
.sym 22546 vga.ball_pos_h[2]
.sym 22547 vga.ball_pos_h_SB_DFFESS_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_LUT4_O_I2[2]
.sym 22549 vga.ball_pos_h_SB_DFFESS_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_LUT4_O_I2[3]
.sym 22550 vga.ball_pos_h[7]
.sym 22551 $PACKER_VCC_NET
.sym 22552 vga.ball_pos_h_SB_DFFESR_Q_2_D_SB_LUT4_O_I3[0]
.sym 22554 vga.ball_pos_h[0]
.sym 22556 vga.ball_pos_h_SB_DFFESR_Q_D_SB_LUT4_O_I1[1]
.sym 22558 vga.ball_pos_h[4]
.sym 22560 vga.ball_pos_h[8]
.sym 22561 vga.ball_pos_h[1]
.sym 22562 vga.ball_pos_h[3]
.sym 22563 vga.ball_pos_h[5]
.sym 22565 vga.ball_pos_h[9]
.sym 22566 vga.ball_pos_h[6]
.sym 22567 vga.ball_pos_h_SB_DFFESR_Q_E
.sym 22568 vga.ball_motion_l
.sym 22570 vga.ball_pos_h_SB_DFFESR_Q_4_D_SB_LUT4_O_I3_SB_LUT4_O_I2[0]
.sym 22574 vga.ball_pos_h[0]
.sym 22576 vga.ball_pos_h[1]
.sym 22579 vga.ball_pos_h[6]
.sym 22580 vga.ball_pos_h[9]
.sym 22581 vga.ball_pos_h[0]
.sym 22582 vga.ball_pos_h[4]
.sym 22585 vga.ball_pos_h_SB_DFFESR_Q_D_SB_LUT4_O_I1[1]
.sym 22586 vga.ball_pos_h_SB_DFFESR_Q_4_D_SB_LUT4_O_I3_SB_LUT4_O_I2[0]
.sym 22588 vga.ball_motion_l
.sym 22591 vga.ball_pos_h_SB_DFFESS_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_LUT4_O_I2[2]
.sym 22592 vga.ball_pos_h_SB_DFFESS_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_LUT4_O_I2[3]
.sym 22593 vga.ball_pos_h[7]
.sym 22594 vga.ball_pos_h[8]
.sym 22597 $PACKER_VCC_NET
.sym 22598 vga.ball_pos_h[1]
.sym 22600 vga.ball_pos_h[0]
.sym 22603 vga.ball_pos_h_SB_DFFESR_Q_2_D_SB_LUT4_O_I3[0]
.sym 22604 vga.ball_pos_h_SB_DFFESR_Q_4_D_SB_LUT4_O_I3[2]
.sym 22606 vga.ball_pos_h_SB_DFFESR_Q_4_D_SB_LUT4_O_I3[1]
.sym 22609 vga.ball_pos_h[2]
.sym 22610 vga.ball_pos_h[1]
.sym 22611 vga.ball_pos_h[3]
.sym 22612 vga.ball_pos_h[5]
.sym 22615 vga.ball_pos_h[5]
.sym 22616 vga.ball_pos_h[3]
.sym 22617 vga.ball_pos_h[1]
.sym 22618 vga.ball_pos_h[2]
.sym 22619 vga.ball_pos_h_SB_DFFESR_Q_E
.sym 22620 P1B9$SB_IO_OUT_$glb_clk
.sym 22621 rst_$glb_sr
.sym 22631 vga.ball_pos_h_SB_DFFESR_Q_4_D_SB_LUT4_O_I3_SB_LUT4_O_I2[0]
.sym 22632 vga.ball_pos_h[1]
.sym 22638 vga.ball_motion_l_SB_DFFESS_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I0[3]
.sym 22639 vga.ball_pos_h_SB_DFFESS_Q_2_D_SB_LUT4_O_I3[2]
.sym 22641 vga.ball_pos_h[6]
.sym 22650 vga.ball_motion_l
.sym 22697 P1A9$SB_IO_OUT
.sym 22708 P1A9$SB_IO_OUT
.sym 22756 P1B4$SB_IO_OUT
.sym 22871 P1A9$SB_IO_OUT
.sym 22875 P1A9$SB_IO_OUT
.sym 22908 P1A9$SB_IO_OUT
.sym 23028 P1B4$SB_IO_OUT
.sym 23033 P1A9$SB_IO_OUT
.sym 23525 P1A9$SB_IO_OUT
.sym 24017 P1A9$SB_IO_OUT
.sym 24520 P1A9$SB_IO_OUT
.sym 25007 P1A9$SB_IO_OUT
.sym 25035 vga.count_v[8]
.sym 25036 vga.count_v[2]
.sym 25037 vga.count_v[3]
.sym 25038 vga.count_v[4]
.sym 25041 vga.count_v[7]
.sym 25043 vga.count_v[1]
.sym 25047 vga.count_v[5]
.sym 25048 vga.count_v[6]
.sym 25049 $PACKER_VCC_NET
.sym 25050 $nextpnr_ICESTORM_LC_2$O
.sym 25053 vga.count_v[1]
.sym 25056 vga.vs_out_SB_DFFESR_Q_D_SB_LUT4_O_I3[1]
.sym 25058 vga.count_v[2]
.sym 25062 vga.vs_out_SB_DFFESR_Q_D_SB_LUT4_O_I3[2]
.sym 25064 vga.count_v[3]
.sym 25065 $PACKER_VCC_NET
.sym 25068 vga.vs_out_SB_DFFESR_Q_D_SB_LUT4_O_I3[3]
.sym 25070 vga.count_v[4]
.sym 25074 vga.vs_out_SB_DFFESR_Q_D_SB_LUT4_O_I3[4]
.sym 25077 vga.count_v[5]
.sym 25080 vga.vs_out_SB_DFFESR_Q_D_SB_LUT4_O_I3[5]
.sym 25083 vga.count_v[6]
.sym 25086 vga.vs_out_SB_DFFESR_Q_D_SB_LUT4_O_I3[6]
.sym 25088 vga.count_v[7]
.sym 25092 vga.vs_out_SB_DFFESR_Q_D_SB_LUT4_O_I1[2]
.sym 25095 vga.count_v[8]
.sym 25112 $PACKER_VCC_NET
.sym 25136 vga.vs_out_SB_DFFESR_Q_D_SB_LUT4_O_I1[2]
.sym 25143 vga.vs_out_SB_DFFESR_Q_D_SB_LUT4_O_I1[1]
.sym 25152 vga.vs_out_SB_DFFESR_Q_E
.sym 25157 vga.vs_out_SB_DFFESR_Q_D_SB_LUT4_O_I1[0]
.sym 25174 vga.vs_out_SB_DFFESR_Q_D_SB_LUT4_O_I1[0]
.sym 25176 vga.vs_out_SB_DFFESR_Q_D_SB_LUT4_O_I1[1]
.sym 25177 vga.vs_out_SB_DFFESR_Q_D_SB_LUT4_O_I1[2]
.sym 25220 vga.vs_out_SB_DFFESR_Q_E
.sym 25221 P1B9$SB_IO_OUT_$glb_clk
.sym 25222 rst_$glb_sr
.sym 25237 vga.vs_out_SB_DFFESR_Q_D_SB_LUT4_O_I1[1]
.sym 25246 vga.count_v[2]
.sym 25254 vga.count_h[4]
.sym 25360 vga.count_v[3]
.sym 25362 vga.count_v[2]
.sym 25364 vga.red_SB_DFFSR_Q_D_SB_LUT4_O_I1_SB_LUT4_O_2_I1_SB_LUT4_O_2_I0[0]
.sym 25366 vga.count_v[6]
.sym 25368 vga.count_v[7]
.sym 25380 $PACKER_VCC_NET
.sym 25388 $PACKER_VCC_NET
.sym 25396 $PACKER_VCC_NET
.sym 25403 vga.count_h[3]
.sym 25407 vga.count_h[7]
.sym 25409 vga.count_h[5]
.sym 25411 vga.count_h[1]
.sym 25413 vga.count_h[2]
.sym 25414 vga.count_h[4]
.sym 25416 vga.count_h[0]
.sym 25417 vga.count_h[6]
.sym 25419 $nextpnr_ICESTORM_LC_49$O
.sym 25422 vga.count_h[0]
.sym 25425 vga.red_SB_DFFSR_Q_D_SB_LUT4_O_I1_SB_LUT4_O_2_I1_SB_LUT4_O_I3[1]
.sym 25427 $PACKER_VCC_NET
.sym 25428 vga.count_h[1]
.sym 25431 vga.red_SB_DFFSR_Q_D_SB_LUT4_O_I1_SB_LUT4_O_2_I1_SB_LUT4_O_I3[2]
.sym 25433 vga.count_h[2]
.sym 25434 $PACKER_VCC_NET
.sym 25437 vga.red_SB_DFFSR_Q_D_SB_LUT4_O_I1_SB_LUT4_O_2_I1_SB_LUT4_O_I3[3]
.sym 25439 vga.count_h[3]
.sym 25440 $PACKER_VCC_NET
.sym 25443 vga.red_SB_DFFSR_Q_D_SB_LUT4_O_I1_SB_LUT4_O_2_I1_SB_LUT4_O_I3[4]
.sym 25446 vga.count_h[4]
.sym 25449 vga.red_SB_DFFSR_Q_D_SB_LUT4_O_I1_SB_LUT4_O_2_I1_SB_LUT4_O_I3[5]
.sym 25451 vga.count_h[5]
.sym 25455 vga.red_SB_DFFSR_Q_D_SB_LUT4_O_I1_SB_LUT4_O_2_I1_SB_LUT4_O_I3[6]
.sym 25457 vga.count_h[6]
.sym 25461 vga.red_SB_DFFSR_Q_D_SB_LUT4_O_I1_SB_LUT4_O_2_I1_SB_LUT4_O_I3[7]
.sym 25463 vga.count_h[7]
.sym 25464 $PACKER_VCC_NET
.sym 25482 vga.red_SB_DFFSR_Q_D_SB_LUT4_O_I1_SB_LUT4_O_2_I1_SB_LUT4_O_2_I0_SB_LUT4_O_I1[5]
.sym 25484 vga.red_SB_DFFSR_Q_D_SB_LUT4_O_I1_SB_LUT4_O_2_I1_SB_LUT4_O_2_I0_SB_LUT4_O_I1[4]
.sym 25485 $PACKER_VCC_NET
.sym 25486 vga.count_v[5]
.sym 25488 vga.red_SB_DFFSR_Q_D_SB_LUT4_O_I1_SB_LUT4_O_2_I1_SB_LUT4_O_2_I0_SB_LUT4_O_I1[7]
.sym 25490 vga.count_v[4]
.sym 25491 vga.ball_pos_v[1]
.sym 25495 vga.count_h[5]
.sym 25497 vga.red_SB_DFFSR_Q_R
.sym 25505 vga.red_SB_DFFSR_Q_D_SB_LUT4_O_I1_SB_LUT4_O_2_I1_SB_LUT4_O_I3[7]
.sym 25511 $PACKER_VCC_NET
.sym 25523 vga.red_SB_DFFSR_Q_D_SB_LUT4_O_I1_SB_LUT4_O_2_I1_SB_LUT4_O_I2[31]
.sym 25524 vga.red_SB_DFFSR_Q_D_SB_LUT4_O_I1_SB_LUT4_O_2_I1_SB_LUT4_O_I1[10]
.sym 25527 P1A9$SB_IO_OUT
.sym 25528 vga.count_h[8]
.sym 25532 vga.count_h[9]
.sym 25541 rst
.sym 25542 vga.red_SB_DFFSR_Q_D_SB_LUT4_O_I1_SB_LUT4_O_2_I1_SB_LUT4_O_I3[8]
.sym 25544 $PACKER_VCC_NET
.sym 25545 vga.count_h[8]
.sym 25548 vga.red_SB_DFFSR_Q_D_SB_LUT4_O_I1_SB_LUT4_O_2_I1_SB_LUT4_O_I3[9]
.sym 25550 vga.count_h[9]
.sym 25556 vga.red_SB_DFFSR_Q_D_SB_LUT4_O_I1_SB_LUT4_O_2_I1_SB_LUT4_O_I1[10]
.sym 25557 vga.red_SB_DFFSR_Q_D_SB_LUT4_O_I1_SB_LUT4_O_2_I1_SB_LUT4_O_I2[31]
.sym 25558 vga.red_SB_DFFSR_Q_D_SB_LUT4_O_I1_SB_LUT4_O_2_I1_SB_LUT4_O_I3[9]
.sym 25580 P1A9$SB_IO_OUT
.sym 25581 rst
.sym 25604 vga.count_v[5]
.sym 25605 vga.ball_pos_v[1]
.sym 25606 vga.count_v[7]
.sym 25608 vga.count_v[3]
.sym 25610 vga.count_v[4]
.sym 25611 vga.ball_pos_v[7]
.sym 25612 vga.count_v[2]
.sym 25614 vga.count_v[6]
.sym 25615 vga.count_v[8]
.sym 25616 vga.red_SB_DFFSR_Q_D_SB_LUT4_O_I1_SB_LUT4_O_1_I0[0]
.sym 25617 vga.red_SB_DFFSR_Q_D_SB_LUT4_O_I1_SB_LUT4_O_2_I1[1]
.sym 25620 vga.ball_pos_v[0]
.sym 25624 vga.red_SB_DFFSR_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_1_I0_SB_LUT4_O_1_I1_SB_CARRY_CO_I1[5]
.sym 25626 vga.red_SB_DFFSR_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_1_I0_SB_LUT4_O_1_I1_SB_CARRY_CO_I1[6]
.sym 25627 rst
.sym 25633 vga.count_v[0]
.sym 25634 vga.count_v[4]
.sym 25635 vga.count_v[5]
.sym 25638 vga.ball_pos_v[0]
.sym 25639 vga.count_v[6]
.sym 25640 vga.count_v[3]
.sym 25641 vga.red_SB_DFFSR_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_1_I0_SB_LUT4_O_1_I1_SB_CARRY_CO_I1[0]
.sym 25643 vga.red_SB_DFFSR_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_1_I0_SB_LUT4_O_1_I1_SB_CARRY_CO_I1[2]
.sym 25644 vga.count_v[1]
.sym 25645 vga.ball_pos_v[1]
.sym 25646 vga.count_v[2]
.sym 25648 vga.count_v[7]
.sym 25650 vga.red_SB_DFFSR_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_1_I0_SB_LUT4_O_1_I1_SB_CARRY_CO_I1[5]
.sym 25651 vga.ball_pos_v[2]
.sym 25652 vga.red_SB_DFFSR_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_1_I0_SB_LUT4_O_1_I1_SB_CARRY_CO_I1[6]
.sym 25653 vga.red_SB_DFFSR_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_1_I0_SB_LUT4_O_1_I1_SB_CARRY_CO_I1[3]
.sym 25655 vga.red_SB_DFFSR_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_1_I0_SB_LUT4_O_1_I1_SB_CARRY_CO_I1[4]
.sym 25661 vga.red_SB_DFFSR_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_1_I0_SB_LUT4_O_1_I1_SB_CARRY_CO_I1[7]
.sym 25665 vga.red_SB_DFFSR_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_1_I0_SB_LUT4_O_1_I1[1]
.sym 25667 vga.red_SB_DFFSR_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_1_I0_SB_LUT4_O_1_I1_SB_CARRY_CO_I1[0]
.sym 25668 vga.count_v[0]
.sym 25669 vga.ball_pos_v[0]
.sym 25671 vga.red_SB_DFFSR_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_1_I0_SB_LUT4_O_1_I1[2]
.sym 25673 vga.count_v[1]
.sym 25674 vga.ball_pos_v[1]
.sym 25677 vga.red_SB_DFFSR_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_1_I0_SB_LUT4_O_1_I1[3]
.sym 25678 vga.ball_pos_v[2]
.sym 25679 vga.red_SB_DFFSR_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_1_I0_SB_LUT4_O_1_I1_SB_CARRY_CO_I1[2]
.sym 25680 vga.count_v[2]
.sym 25681 vga.ball_pos_v[1]
.sym 25683 vga.red_SB_DFFSR_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_1_I0_SB_LUT4_O_1_I1[4]
.sym 25685 vga.red_SB_DFFSR_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_1_I0_SB_LUT4_O_1_I1_SB_CARRY_CO_I1[3]
.sym 25686 vga.count_v[3]
.sym 25689 vga.red_SB_DFFSR_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_1_I0_SB_LUT4_O_1_I1[5]
.sym 25691 vga.count_v[4]
.sym 25692 vga.red_SB_DFFSR_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_1_I0_SB_LUT4_O_1_I1_SB_CARRY_CO_I1[4]
.sym 25695 vga.red_SB_DFFSR_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_1_I0_SB_LUT4_O_1_I1[6]
.sym 25697 vga.count_v[5]
.sym 25698 vga.red_SB_DFFSR_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_1_I0_SB_LUT4_O_1_I1_SB_CARRY_CO_I1[5]
.sym 25701 vga.red_SB_DFFSR_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_1_I0_SB_LUT4_O_1_I1[7]
.sym 25703 vga.red_SB_DFFSR_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_1_I0_SB_LUT4_O_1_I1_SB_CARRY_CO_I1[6]
.sym 25704 vga.count_v[6]
.sym 25707 vga.red_SB_DFFSR_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_1_I0_SB_LUT4_O_1_I1[8]
.sym 25709 vga.count_v[7]
.sym 25710 vga.red_SB_DFFSR_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_1_I0_SB_LUT4_O_1_I1_SB_CARRY_CO_I1[7]
.sym 25727 vga.count_v[0]
.sym 25729 vga.red_SB_DFFSR_Q_D_SB_LUT4_O_I1_SB_LUT4_O_2_I1_SB_LUT4_O_I1[10]
.sym 25733 vga.ball_pos_v[1]
.sym 25735 vga.ball_pos_v[0]
.sym 25751 vga.red_SB_DFFSR_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_1_I0_SB_LUT4_O_1_I1[8]
.sym 25758 vga.count_v[8]
.sym 25760 vga.red_SB_DFFSR_Q_D_SB_LUT4_O_I1[0]
.sym 25761 vga.red_SB_DFFSR_Q_D_SB_LUT4_O_I1_SB_LUT4_O_2_I1_SB_LUT4_O_2_I0[1]
.sym 25763 vga.red_SB_DFFSR_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_1_I0_SB_LUT4_O_1_I1_SB_CARRY_CO_I1[8]
.sym 25765 vga.red_SB_DFFSR_Q_D_SB_LUT4_O_I1_SB_LUT4_O_2_I1_SB_LUT4_O_2_I0[2]
.sym 25767 vga.red_SB_DFFSR_Q_D_SB_LUT4_O_I1_SB_LUT4_O_2_I1_SB_LUT4_O_2_I0[3]
.sym 25768 vga.red_SB_DFFSR_Q_D_SB_LUT4_O_I1_SB_LUT4_O_2_I1_SB_LUT4_O_2_I0[0]
.sym 25769 vga.red_SB_DFFSR_Q_R
.sym 25771 vga.red_SB_DFFSR_Q_D_SB_LUT4_O_I1_SB_LUT4_O_1_I0[1]
.sym 25772 vga.red_SB_DFFSR_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_1_I0_SB_LUT4_O_1_I1_SB_CARRY_CO_I1_SB_LUT4_O_I3[8]
.sym 25773 vga.red_SB_DFFSR_Q_D_SB_LUT4_O_I1_SB_LUT4_O_2_I1[2]
.sym 25776 vga.red_SB_DFFSR_Q_D_SB_LUT4_O_I1_SB_LUT4_O_1_I0[0]
.sym 25777 vga.red_SB_DFFSR_Q_D_SB_LUT4_O_I1_SB_LUT4_O_2_I1[1]
.sym 25779 vga.red_SB_DFFSR_Q_D_SB_LUT4_O_I1[1]
.sym 25780 vga.red_SB_DFFSR_Q_D_SB_LUT4_O_I1_SB_LUT4_O_1_I0[3]
.sym 25781 vga.red_SB_DFFSR_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_1_I0_SB_LUT4_O_1_I1_SB_CARRY_CO_I1[9]
.sym 25783 vga.red_SB_DFFSR_Q_D_SB_LUT4_O_I1_SB_LUT4_O_2_I1[0]
.sym 25784 vga.red_SB_DFFSR_Q_D_SB_LUT4_O_I1[2]
.sym 25786 vga.red_SB_DFFSR_Q_D_SB_LUT4_O_I1_SB_LUT4_O_1_I0[2]
.sym 25788 vga.red_SB_DFFSR_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_1_I0_SB_LUT4_O_1_I1[9]
.sym 25790 vga.red_SB_DFFSR_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_1_I0_SB_LUT4_O_1_I1_SB_CARRY_CO_I1[8]
.sym 25791 vga.count_v[8]
.sym 25794 $nextpnr_ICESTORM_LC_10$I3
.sym 25796 vga.red_SB_DFFSR_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_1_I0_SB_LUT4_O_1_I1_SB_CARRY_CO_I1[9]
.sym 25798 vga.red_SB_DFFSR_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_1_I0_SB_LUT4_O_1_I1_SB_CARRY_CO_I1_SB_LUT4_O_I3[8]
.sym 25804 $nextpnr_ICESTORM_LC_10$I3
.sym 25807 vga.red_SB_DFFSR_Q_D_SB_LUT4_O_I1_SB_LUT4_O_2_I1_SB_LUT4_O_2_I0[1]
.sym 25808 vga.red_SB_DFFSR_Q_D_SB_LUT4_O_I1_SB_LUT4_O_2_I1_SB_LUT4_O_2_I0[3]
.sym 25809 vga.red_SB_DFFSR_Q_D_SB_LUT4_O_I1_SB_LUT4_O_2_I1_SB_LUT4_O_2_I0[0]
.sym 25810 vga.red_SB_DFFSR_Q_D_SB_LUT4_O_I1_SB_LUT4_O_2_I1_SB_LUT4_O_2_I0[2]
.sym 25813 vga.red_SB_DFFSR_Q_D_SB_LUT4_O_I1_SB_LUT4_O_2_I1[0]
.sym 25814 vga.red_SB_DFFSR_Q_D_SB_LUT4_O_I1_SB_LUT4_O_2_I1[1]
.sym 25816 vga.red_SB_DFFSR_Q_D_SB_LUT4_O_I1_SB_LUT4_O_2_I1[2]
.sym 25825 vga.red_SB_DFFSR_Q_D_SB_LUT4_O_I1[0]
.sym 25826 vga.red_SB_DFFSR_Q_D_SB_LUT4_O_I1[1]
.sym 25828 vga.red_SB_DFFSR_Q_D_SB_LUT4_O_I1[2]
.sym 25831 vga.red_SB_DFFSR_Q_D_SB_LUT4_O_I1_SB_LUT4_O_1_I0[2]
.sym 25832 vga.red_SB_DFFSR_Q_D_SB_LUT4_O_I1_SB_LUT4_O_1_I0[0]
.sym 25833 vga.red_SB_DFFSR_Q_D_SB_LUT4_O_I1_SB_LUT4_O_1_I0[3]
.sym 25834 vga.red_SB_DFFSR_Q_D_SB_LUT4_O_I1_SB_LUT4_O_1_I0[1]
.sym 25836 P1B9$SB_IO_OUT_$glb_clk
.sym 25837 vga.red_SB_DFFSR_Q_R
.sym 25855 vga.red_SB_DFFSR_Q_D_SB_LUT4_O_I1_SB_LUT4_O_2_I1_SB_LUT4_O_2_I0[3]
.sym 25857 vga.red_SB_DFFSR_Q_D_SB_LUT4_O_I1_SB_LUT4_O_2_I1_SB_LUT4_O_2_I0[1]
.sym 25858 vga.count_v[1]
.sym 25859 vga.red_SB_DFFSR_Q_D_SB_LUT4_O_I1_SB_LUT4_O_1_I0[1]
.sym 25861 vga.red_SB_DFFSR_Q_D_SB_LUT4_O_I1_SB_LUT4_O_2_I1_SB_LUT4_O_2_I0[2]
.sym 25863 vga.red_SB_DFFSR_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_1_I0_SB_LUT4_O_1_I1[10]
.sym 25865 $PACKER_VCC_NET
.sym 25879 vga.ball_pos_v[6]
.sym 25881 vga.ball_pos_v[2]
.sym 25882 vga.ball_pos_v[4]
.sym 25883 vga.ball_pos_v[3]
.sym 25885 vga.ball_pos_v[1]
.sym 25888 vga.ball_motion_l_SB_DFFESS_Q_D_SB_LUT4_O_I0_SB_LUT4_O_1_I0_SB_LUT4_O_2_I3[2]
.sym 25893 vga.ball_pos_v[7]
.sym 25894 vga.ball_pos_v[8]
.sym 25911 $nextpnr_ICESTORM_LC_22$O
.sym 25914 vga.ball_pos_v[1]
.sym 25917 vga.red_SB_DFFSR_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_1_I0_SB_LUT4_O_1_I1_SB_CARRY_CO_I1_SB_LUT4_O_I3[2]
.sym 25919 vga.ball_pos_v[2]
.sym 25923 vga.red_SB_DFFSR_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_1_I0_SB_LUT4_O_1_I1_SB_CARRY_CO_I1_SB_LUT4_O_I3[3]
.sym 25926 vga.ball_pos_v[3]
.sym 25927 vga.red_SB_DFFSR_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_1_I0_SB_LUT4_O_1_I1_SB_CARRY_CO_I1_SB_LUT4_O_I3[2]
.sym 25929 vga.red_SB_DFFSR_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_1_I0_SB_LUT4_O_1_I1_SB_CARRY_CO_I1_SB_LUT4_O_I3[4]
.sym 25932 vga.ball_pos_v[4]
.sym 25933 vga.red_SB_DFFSR_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_1_I0_SB_LUT4_O_1_I1_SB_CARRY_CO_I1_SB_LUT4_O_I3[3]
.sym 25935 vga.red_SB_DFFSR_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_1_I0_SB_LUT4_O_1_I1_SB_CARRY_CO_I1_SB_LUT4_O_I3[5]
.sym 25938 vga.ball_motion_l_SB_DFFESS_Q_D_SB_LUT4_O_I0_SB_LUT4_O_1_I0_SB_LUT4_O_2_I3[2]
.sym 25939 vga.red_SB_DFFSR_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_1_I0_SB_LUT4_O_1_I1_SB_CARRY_CO_I1_SB_LUT4_O_I3[4]
.sym 25941 vga.red_SB_DFFSR_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_1_I0_SB_LUT4_O_1_I1_SB_CARRY_CO_I1_SB_LUT4_O_I3[6]
.sym 25943 vga.ball_pos_v[6]
.sym 25945 vga.red_SB_DFFSR_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_1_I0_SB_LUT4_O_1_I1_SB_CARRY_CO_I1_SB_LUT4_O_I3[5]
.sym 25947 vga.red_SB_DFFSR_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_1_I0_SB_LUT4_O_1_I1_SB_CARRY_CO_I1_SB_LUT4_O_I3[7]
.sym 25949 vga.ball_pos_v[7]
.sym 25951 vga.red_SB_DFFSR_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_1_I0_SB_LUT4_O_1_I1_SB_CARRY_CO_I1_SB_LUT4_O_I3[6]
.sym 25953 $nextpnr_ICESTORM_LC_23$I3
.sym 25955 vga.ball_pos_v[8]
.sym 25957 vga.red_SB_DFFSR_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_1_I0_SB_LUT4_O_1_I1_SB_CARRY_CO_I1_SB_LUT4_O_I3[7]
.sym 25975 vga.red_SB_DFFSR_Q_D_SB_LUT4_O_I1_SB_LUT4_O_1_I0_SB_LUT4_O_3_I0_SB_LUT4_O_I1[8]
.sym 25980 vga.count_v[1]
.sym 25981 vga.ball_motion_l_SB_DFFESS_Q_D_SB_LUT4_O_I0_SB_LUT4_O_1_I0_SB_LUT4_O_1_I0[1]
.sym 25987 vga.ball_pos_h_SB_DFFESR_Q_D_SB_LUT4_O_I3[7]
.sym 25988 vga.ball_pos_h[0]
.sym 25990 vga.ball_pos_h_SB_DFFESR_Q_2_D_SB_LUT4_O_I3[1]
.sym 25991 vga.ball_motion_l
.sym 25992 vga.ball_pos_h[4]
.sym 25996 vga.ball_pos_h[3]
.sym 25997 $nextpnr_ICESTORM_LC_23$I3
.sym 26038 $nextpnr_ICESTORM_LC_23$I3
.sym 26096 vga.ball_motion_l_SB_DFFESS_Q_D_SB_LUT4_O_I0_SB_LUT4_O_1_I0_SB_LUT4_O_1_I0[1]
.sym 26099 vga.ball_pos_v[7]
.sym 26105 $PACKER_VCC_NET
.sym 26110 vga.ball_pos_h[7]
.sym 26114 vga.ball_pos_h[0]
.sym 26116 vga.ball_pos_h[8]
.sym 26118 vga.ball_pos_h[4]
.sym 26125 vga.ball_pos_h_SB_DFFESR_Q_D_SB_LUT4_O_I3[4]
.sym 26127 vga.ball_motion_l_SB_DFFESS_Q_D_SB_LUT4_O_I3[1]
.sym 26128 vga.ball_pos_h_SB_DFFESR_Q_D_SB_LUT4_O_I1[3]
.sym 26129 vga.ball_pos_h_SB_DFFESR_Q_D_SB_LUT4_O_I1[4]
.sym 26131 vga.ball_motion_l
.sym 26132 vga.ball_pos_h_SB_DFFESR_Q_D_SB_LUT4_O_I1[7]
.sym 26137 vga.ball_pos_h_SB_DFFESR_Q_2_D_SB_LUT4_O_I3[2]
.sym 26139 vga.ball_pos_h_SB_DFFESR_Q_4_D_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_I2_O[1]
.sym 26140 vga.ball_pos_h[0]
.sym 26141 vga.ball_pos_h_SB_DFFESS_Q_3_D_SB_LUT4_O_I3[2]
.sym 26143 vga.ball_pos_h_SB_DFFESR_Q_E
.sym 26145 vga.ball_pos_h_SB_DFFESR_Q_2_D_SB_LUT4_O_I3[0]
.sym 26147 vga.ball_pos_h_SB_DFFESR_Q_D_SB_LUT4_O_I3[7]
.sym 26150 vga.ball_pos_h_SB_DFFESR_Q_2_D_SB_LUT4_O_I3[1]
.sym 26151 vga.ball_motion_l
.sym 26153 vga.ball_pos_h_SB_DFFESR_Q_4_D_SB_LUT4_O_I3_SB_LUT4_O_I2[0]
.sym 26156 vga.ball_motion_l_SB_DFFESS_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I0[3]
.sym 26158 vga.ball_pos_h_SB_DFFESR_Q_D_SB_LUT4_O_I3[4]
.sym 26159 vga.ball_motion_l
.sym 26160 vga.ball_motion_l_SB_DFFESS_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I0[3]
.sym 26165 vga.ball_pos_h_SB_DFFESR_Q_D_SB_LUT4_O_I1[4]
.sym 26166 vga.ball_pos_h_SB_DFFESR_Q_4_D_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_I2_O[1]
.sym 26167 vga.ball_pos_h_SB_DFFESS_Q_3_D_SB_LUT4_O_I3[2]
.sym 26171 vga.ball_pos_h_SB_DFFESR_Q_4_D_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_I2_O[1]
.sym 26172 vga.ball_pos_h_SB_DFFESR_Q_2_D_SB_LUT4_O_I3[0]
.sym 26176 vga.ball_pos_h_SB_DFFESR_Q_2_D_SB_LUT4_O_I3[2]
.sym 26177 vga.ball_pos_h_SB_DFFESR_Q_2_D_SB_LUT4_O_I3[0]
.sym 26179 vga.ball_pos_h_SB_DFFESR_Q_2_D_SB_LUT4_O_I3[1]
.sym 26183 vga.ball_pos_h_SB_DFFESR_Q_4_D_SB_LUT4_O_I3_SB_LUT4_O_I2[0]
.sym 26184 vga.ball_motion_l
.sym 26185 vga.ball_pos_h_SB_DFFESR_Q_D_SB_LUT4_O_I1[3]
.sym 26188 vga.ball_pos_h_SB_DFFESR_Q_4_D_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_I2_O[1]
.sym 26189 vga.ball_pos_h_SB_DFFESR_Q_2_D_SB_LUT4_O_I3[0]
.sym 26190 vga.ball_pos_h_SB_DFFESR_Q_D_SB_LUT4_O_I1[7]
.sym 26191 vga.ball_pos_h_SB_DFFESR_Q_D_SB_LUT4_O_I3[7]
.sym 26196 vga.ball_motion_l
.sym 26197 vga.ball_pos_h_SB_DFFESR_Q_4_D_SB_LUT4_O_I3_SB_LUT4_O_I2[0]
.sym 26201 vga.ball_pos_h[0]
.sym 26203 vga.ball_motion_l_SB_DFFESS_Q_D_SB_LUT4_O_I3[1]
.sym 26204 vga.ball_pos_h_SB_DFFESR_Q_E
.sym 26205 P1B9$SB_IO_OUT_$glb_clk
.sym 26206 rst_$glb_sr
.sym 26224 P1B4$SB_IO_OUT
.sym 26240 vga.ball_pos_h_SB_DFFESR_Q_4_D_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_I2_O[1]
.sym 26250 vga.ball_pos_h[6]
.sym 26255 vga.ball_pos_h[0]
.sym 26257 vga.ball_pos_h[4]
.sym 26259 vga.ball_pos_h[3]
.sym 26261 vga.ball_pos_h[7]
.sym 26262 vga.ball_pos_h[2]
.sym 26263 vga.ball_pos_h[5]
.sym 26277 vga.ball_pos_h[1]
.sym 26280 $nextpnr_ICESTORM_LC_11$O
.sym 26282 vga.ball_pos_h[0]
.sym 26286 vga.ball_pos_h_SB_DFFESS_Q_D_SB_LUT4_O_I3[2]
.sym 26288 vga.ball_pos_h[1]
.sym 26292 vga.ball_pos_h_SB_DFFESS_Q_D_SB_LUT4_O_I3[3]
.sym 26294 vga.ball_pos_h[2]
.sym 26296 vga.ball_pos_h_SB_DFFESS_Q_D_SB_LUT4_O_I3[2]
.sym 26298 vga.ball_pos_h_SB_DFFESS_Q_D_SB_LUT4_O_I3[4]
.sym 26300 vga.ball_pos_h[3]
.sym 26302 vga.ball_pos_h_SB_DFFESS_Q_D_SB_LUT4_O_I3[3]
.sym 26304 vga.ball_pos_h_SB_DFFESS_Q_D_SB_LUT4_O_I3[5]
.sym 26307 vga.ball_pos_h[4]
.sym 26308 vga.ball_pos_h_SB_DFFESS_Q_D_SB_LUT4_O_I3[4]
.sym 26310 vga.ball_pos_h_SB_DFFESS_Q_D_SB_LUT4_O_I3[6]
.sym 26312 vga.ball_pos_h[5]
.sym 26314 vga.ball_pos_h_SB_DFFESS_Q_D_SB_LUT4_O_I3[5]
.sym 26316 vga.ball_pos_h_SB_DFFESS_Q_D_SB_LUT4_O_I3[7]
.sym 26319 vga.ball_pos_h[6]
.sym 26320 vga.ball_pos_h_SB_DFFESS_Q_D_SB_LUT4_O_I3[6]
.sym 26322 vga.ball_pos_h_SB_DFFESS_Q_D_SB_LUT4_O_I3[8]
.sym 26324 vga.ball_pos_h[7]
.sym 26326 vga.ball_pos_h_SB_DFFESS_Q_D_SB_LUT4_O_I3[7]
.sym 26342 vga.ball_pos_h_SB_DFFESR_Q_D_SB_LUT4_O_I3[4]
.sym 26347 vga.ball_motion_l
.sym 26348 vga.ball_motion_l_SB_DFFESS_Q_D_SB_LUT4_O_I3[2]
.sym 26350 vga.ball_motion_l_SB_DFFESS_Q_D_SB_LUT4_O_I3[0]
.sym 26364 vga.ball_pos_h[9]
.sym 26366 vga.ball_pos_h_SB_DFFESS_Q_D_SB_LUT4_O_I3[8]
.sym 26371 vga.ball_pos_h_SB_DFFESR_Q_D_SB_LUT4_O_I1[8]
.sym 26372 vga.ball_pos_h[9]
.sym 26373 vga.ball_pos_h_SB_DFFESS_Q_D_SB_LUT4_O_I1[1]
.sym 26374 vga.ball_motion_l_SB_DFFESS_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I0[3]
.sym 26375 vga.ball_pos_h[8]
.sym 26376 vga.ball_pos_h_SB_DFFESR_Q_D_SB_LUT4_O_I1[5]
.sym 26377 vga.ball_pos_h_SB_DFFESR_Q_D_SB_LUT4_O_I1[6]
.sym 26379 vga.ball_pos_h_SB_DFFESR_Q_D_SB_LUT4_O_I3[8]
.sym 26381 vga.ball_pos_h_SB_DFFESS_Q_2_D_SB_LUT4_O_I3[2]
.sym 26382 vga.ball_pos_h[7]
.sym 26383 vga.ball_pos_h_SB_DFFESR_Q_4_D_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_I2_O[1]
.sym 26384 vga.ball_motion_l
.sym 26385 vga.ball_pos_h_SB_DFFESR_Q_4_D_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I2[2]
.sym 26386 vga.ball_pos_h[0]
.sym 26388 vga.ball_pos_h_SB_DFFESR_Q_D_SB_LUT4_O_I3[6]
.sym 26389 vga.ball_pos_h_SB_DFFESR_Q_E
.sym 26390 vga.ball_pos_h[4]
.sym 26391 vga.ball_pos_h_SB_DFFESR_Q_2_D_SB_LUT4_O_I3[0]
.sym 26392 vga.ball_pos_h_SB_DFFESR_Q_4_D_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I2[3]
.sym 26396 vga.ball_pos_h[9]
.sym 26397 vga.ball_pos_h[6]
.sym 26398 vga.ball_pos_h_SB_DFFESS_Q_1_D_SB_LUT4_O_I3[2]
.sym 26400 vga.ball_pos_h_SB_DFFESR_Q_4_D_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_I2_O[1]
.sym 26403 vga.ball_pos_h_SB_DFFESS_Q_D_SB_LUT4_O_I1[3]
.sym 26406 vga.ball_pos_h[8]
.sym 26407 vga.ball_pos_h_SB_DFFESS_Q_D_SB_LUT4_O_I3[8]
.sym 26410 vga.ball_pos_h[9]
.sym 26411 vga.ball_pos_h_SB_DFFESS_Q_D_SB_LUT4_O_I1[1]
.sym 26412 vga.ball_pos_h_SB_DFFESR_Q_4_D_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_I2_O[1]
.sym 26413 vga.ball_pos_h_SB_DFFESS_Q_D_SB_LUT4_O_I1[3]
.sym 26416 vga.ball_pos_h_SB_DFFESS_Q_1_D_SB_LUT4_O_I3[2]
.sym 26418 vga.ball_pos_h_SB_DFFESR_Q_D_SB_LUT4_O_I1[6]
.sym 26419 vga.ball_pos_h_SB_DFFESR_Q_4_D_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_I2_O[1]
.sym 26422 vga.ball_motion_l_SB_DFFESS_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I0[3]
.sym 26424 vga.ball_pos_h_SB_DFFESR_Q_D_SB_LUT4_O_I3[6]
.sym 26425 vga.ball_motion_l
.sym 26428 vga.ball_pos_h_SB_DFFESR_Q_D_SB_LUT4_O_I1[8]
.sym 26429 vga.ball_pos_h_SB_DFFESR_Q_D_SB_LUT4_O_I3[8]
.sym 26430 vga.ball_pos_h_SB_DFFESR_Q_2_D_SB_LUT4_O_I3[0]
.sym 26431 vga.ball_pos_h_SB_DFFESR_Q_4_D_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_I2_O[1]
.sym 26434 vga.ball_pos_h[4]
.sym 26435 vga.ball_pos_h[0]
.sym 26436 vga.ball_pos_h[6]
.sym 26437 vga.ball_pos_h[9]
.sym 26440 vga.ball_pos_h[7]
.sym 26441 vga.ball_pos_h_SB_DFFESR_Q_4_D_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I2[2]
.sym 26442 vga.ball_pos_h[8]
.sym 26443 vga.ball_pos_h_SB_DFFESR_Q_4_D_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I2[3]
.sym 26446 vga.ball_pos_h_SB_DFFESR_Q_D_SB_LUT4_O_I1[5]
.sym 26448 vga.ball_pos_h_SB_DFFESS_Q_2_D_SB_LUT4_O_I3[2]
.sym 26449 vga.ball_pos_h_SB_DFFESR_Q_4_D_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_I2_O[1]
.sym 26450 vga.ball_pos_h_SB_DFFESR_Q_E
.sym 26451 P1B9$SB_IO_OUT_$glb_clk
.sym 26452 rst_$glb_sr
.sym 26463 vga.ball_pos_h_SB_DFFESS_Q_D_SB_LUT4_O_I1[1]
.sym 26465 pll_PLL$nextnr_LOCK_lut_through_net
.sym 26468 vga.ball_motion_l
.sym 26471 vga.ball_pos_h_SB_DFFESR_Q_D_SB_LUT4_O_I3[8]
.sym 26528 P1B4$SB_IO_OUT
.sym 26531 P1A9$SB_IO_OUT
.sym 26543 P1B4$SB_IO_OUT
.sym 26549 P1A9$SB_IO_OUT
.sym 26585 P1A9$SB_IO_OUT
.sym 28353 vga.count_v[7]
.sym 28355 vga.count_v[3]
.sym 28357 vga.count_v[6]
.sym 28455 vga.count_v[0]
.sym 28502 vga.vs_out_SB_DFFESR_Q_D_SB_LUT4_O_I1[1]
.sym 28608 vga.red_SB_DFFSR_Q_D_SB_LUT4_O_I1_SB_LUT4_O_2_I1_SB_LUT4_O_2_I0_SB_LUT4_O_3_I2[2]
.sym 28609 vga.red_SB_DFFSR_Q_D_SB_LUT4_O_I1_SB_LUT4_O_2_I1_SB_LUT4_O_2_I0[0]
.sym 28651 $PACKER_VCC_NET
.sym 28653 vga.count_v[1]
.sym 28666 vga.ball_pos_v[7]
.sym 28705 vga.paddle_r_pos_v_SB_DFFESS_Q_D_SB_LUT4_O_I0[0]
.sym 28708 vga.red_SB_DFFSR_Q_D_SB_LUT4_O_I1_SB_LUT4_O_2_I1_SB_LUT4_O_2_I0_SB_LUT4_O_I1_SB_LUT4_I3_O[3]
.sym 28709 vga.red_SB_DFFSR_Q_D_SB_LUT4_O_I1_SB_LUT4_O_2_I1_SB_LUT4_O_2_I0_SB_LUT4_O_I1_SB_LUT4_I3_O[4]
.sym 28710 vga.red_SB_DFFSR_Q_D_SB_LUT4_O_I1_SB_LUT4_O_2_I1_SB_LUT4_O_2_I0_SB_LUT4_O_I1_SB_LUT4_I3_O[5]
.sym 28712 vga.red_SB_DFFSR_Q_D_SB_LUT4_O_I1_SB_LUT4_O_2_I1_SB_LUT4_O_2_I0_SB_LUT4_O_I1_SB_LUT4_I3_O[7]
.sym 28750 vga.count_v[8]
.sym 28764 vga.count_v[3]
.sym 28765 vga.count_v[1]
.sym 28766 vga.count_v[6]
.sym 28768 vga.count_v[7]
.sym 28807 vga.red_SB_DFFSR_Q_D_SB_LUT4_O_I1_SB_LUT4_O_2_I1_SB_LUT4_O_2_I0_SB_LUT4_O_I1_SB_LUT4_I3_O[8]
.sym 28851 vga.red_SB_DFFSR_Q_D_SB_LUT4_O_I1_SB_LUT4_O_2_I1_SB_LUT4_O_2_I0_SB_LUT4_O_I1[3]
.sym 28854 vga.ball_pos_v[0]
.sym 28855 vga.red_SB_DFFSR_Q_D_SB_LUT4_O_I1_SB_LUT4_O_2_I1_SB_LUT4_O_2_I0_SB_LUT4_O_I1_SB_LUT4_I3_O[1]
.sym 28856 vga.paddle_r_pos_v_SB_DFFESS_Q_D_SB_LUT4_O_I0[0]
.sym 28857 vga.ball_pos_h_SB_DFFESR_Q_4_D_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_I3_I0_SB_LUT4_O_I1_SB_LUT4_I3_I2[1]
.sym 28860 vga.ball_pos_v[1]
.sym 28965 $PACKER_VCC_NET
.sym 28974 vga.ball_pos_v[2]
.sym 29060 $PACKER_VCC_NET
.sym 29074 vga.ball_pos_v[7]
.sym 29113 vga.ball_pos_h_SB_DFFESR_Q_4_D_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_I3_I0[2]
.sym 29114 vga.ball_pos_h_SB_DFFESR_Q_4_D_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_I3_I0_SB_LUT4_O_I0[2]
.sym 29115 vga.ball_pos_h_SB_DFFESR_Q_4_D_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_I3_I0[1]
.sym 29117 vga.ball_pos_h_SB_DFFESR_Q_4_D_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_I3_I0_SB_LUT4_O_I0[0]
.sym 29118 vga.ball_pos_v[2]
.sym 29120 vga.ball_pos_h_SB_DFFESR_Q_4_D_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_I3_I0_SB_LUT4_O_I0[3]
.sym 29155 vga.paddle_r_pos_v[0]
.sym 29164 vga.ball_motion_l
.sym 29170 vga.ball_pos_v[2]
.sym 29172 vga.count_v[7]
.sym 29173 vga.count_v[3]
.sym 29175 vga.count_v[6]
.sym 29178 vga.count_v[1]
.sym 29257 vga.ball_motion_l_SB_DFFESS_Q_D_SB_LUT4_O_I0_SB_LUT4_O_1_I0_SB_LUT4_O_2_I3[2]
.sym 29258 vga.red_SB_DFFSR_Q_D_SB_LUT4_O_I1_SB_LUT4_O_1_I0[0]
.sym 29260 rst
.sym 29261 vga.ball_pos_v[4]
.sym 29263 vga.ball_pos_v[3]
.sym 29264 vga.ball_pos_v[0]
.sym 29278 vga.ball_motion_l
.sym 29319 vga.red_SB_DFFSR_Q_D_SB_LUT4_O_I1_SB_LUT4_O_1_I0_SB_LUT4_O_3_I0_SB_LUT4_O_I2[10]
.sym 29320 P1B8$SB_IO_OUT
.sym 29363 vga.ball_motion_l_SB_DFFESS_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_1_I1[0]
.sym 29368 vga.ball_motion_l_SB_DFFESS_Q_D_SB_LUT4_O_I0_SB_LUT4_O_1_I3_SB_CARRY_CO_I1[1]
.sym 29371 vga.ball_pos_h_SB_DFFESR_Q_D_SB_LUT4_O_I3[6]
.sym 29378 vga.ball_pos_h[5]
.sym 29381 $PACKER_VCC_NET
.sym 29421 vga.ball_pos_h_SB_DFFESR_Q_3_D_SB_LUT4_O_I3[1]
.sym 29422 vga.ball_pos_h_SB_DFFESR_Q_2_D_SB_LUT4_O_I3[1]
.sym 29423 vga.ball_pos_h_SB_DFFESR_Q_D_SB_LUT4_O_I3[4]
.sym 29424 vga.ball_pos_h_SB_DFFESR_Q_D_SB_LUT4_O_I3[5]
.sym 29425 vga.ball_pos_h_SB_DFFESR_Q_D_SB_LUT4_O_I3[6]
.sym 29426 vga.ball_pos_h_SB_DFFESR_Q_D_SB_LUT4_O_I3[7]
.sym 29467 vga.ball_motion_l_SB_DFFESS_Q_D_SB_LUT4_O_I3[1]
.sym 29471 vga.ball_motion_l_SB_DFFESS_Q_D_SB_LUT4_O_I0_SB_LUT4_O_1_I3_SB_CARRY_CO_I1[0]
.sym 29472 vga.red_SB_DFFSR_Q_D_SB_LUT4_O_I1_SB_LUT4_O_1_I0_SB_LUT4_O_3_I0_SB_LUT4_O_I2[10]
.sym 29521 vga.ball_pos_h_SB_DFFESR_Q_D_SB_LUT4_O_I3[8]
.sym 29522 vga.ball_pos_h_SB_DFFESS_Q_D_SB_LUT4_O_I1[1]
.sym 29526 vga.ball_pos_h_SB_DFFESS_Q_2_D_SB_LUT4_O_I3[2]
.sym 29566 vga.ball_pos_h_SB_DFFESR_Q_2_D_SB_LUT4_O_I3[1]
.sym 29567 vga.ball_pos_h[0]
.sym 29568 vga.ball_pos_h_SB_DFFESR_Q_D_SB_LUT4_O_I3[7]
.sym 29569 vga.ball_pos_h[3]
.sym 29571 vga.ball_pos_h[4]
.sym 29578 vga.ball_pos_h[7]
.sym 29663 rst
.sym 29672 vga.ball_pos_h[8]
.sym 29676 vga.ball_motion_l
.sym 29728 P1A9$SB_IO_OUT
.sym 29731 P1B4$SB_IO_OUT
.sym 29741 P1A9$SB_IO_OUT
.sym 29747 P1B4$SB_IO_OUT
.sym 31912 vga.count_v[4]
.sym 31914 vga.count_v[5]
.sym 31918 vga.count_v[1]
.sym 31920 vga.count_v[2]
.sym 32039 vga.count_v[8]
.sym 32055 vga.count_v[7]
.sym 32057 vga.count_v[3]
.sym 32059 vga.count_v[6]
.sym 32068 vga.count_v[0]
.sym 32072 vga.count_v[4]
.sym 32073 $PACKER_VCC_NET
.sym 32074 vga.count_v[5]
.sym 32078 vga.count_v[1]
.sym 32080 vga.count_v[2]
.sym 32081 $nextpnr_ICESTORM_LC_5$O
.sym 32083 vga.count_v[0]
.sym 32087 vga.vs_out_SB_DFFESR_Q_D_SB_LUT4_O_I2[1]
.sym 32089 vga.count_v[1]
.sym 32090 $PACKER_VCC_NET
.sym 32093 vga.vs_out_SB_DFFESR_Q_D_SB_LUT4_O_I2[2]
.sym 32095 $PACKER_VCC_NET
.sym 32096 vga.count_v[2]
.sym 32099 vga.vs_out_SB_DFFESR_Q_D_SB_LUT4_O_I2[3]
.sym 32102 vga.count_v[3]
.sym 32105 vga.vs_out_SB_DFFESR_Q_D_SB_LUT4_O_I2[4]
.sym 32107 vga.count_v[4]
.sym 32111 vga.vs_out_SB_DFFESR_Q_D_SB_LUT4_O_I2[5]
.sym 32113 vga.count_v[5]
.sym 32117 vga.vs_out_SB_DFFESR_Q_D_SB_LUT4_O_I2[6]
.sym 32119 vga.count_v[6]
.sym 32123 vga.vs_out_SB_DFFESR_Q_D_SB_LUT4_O_I2[7]
.sym 32125 vga.count_v[7]
.sym 32158 vga.ball_pos_v[3]
.sym 32164 vga.red_SB_DFFSR_Q_D_SB_LUT4_O_I1_SB_LUT4_O_2_I1_SB_LUT4_O_2_I0_SB_LUT4_O_3_I2[1]
.sym 32165 vga.ball_pos_h_SB_DFFESR_Q_4_D_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_I3_I0_SB_LUT4_O_I1_SB_LUT4_I3_I2[1]
.sym 32167 vga.vs_out_SB_DFFESR_Q_D_SB_LUT4_O_I2[7]
.sym 32199 vga.count_v[8]
.sym 32204 $nextpnr_ICESTORM_LC_6$I3
.sym 32207 vga.count_v[8]
.sym 32214 $nextpnr_ICESTORM_LC_6$I3
.sym 32260 vga.red_SB_DFFSR_Q_D_SB_LUT4_O_I1_SB_LUT4_O_2_I1_SB_LUT4_O_2_I0_SB_LUT4_O_I1_SB_LUT4_I3_O[6]
.sym 32266 vga.ball_pos_h_SB_DFFESR_Q_4_D_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_I3_I0_SB_LUT4_O_I1_SB_LUT4_I3_I2[1]
.sym 32272 vga.paddle_r_pos_v[7]
.sym 32274 vga.paddle_r_pos_v[4]
.sym 32279 vga.red_SB_DFFSR_Q_D_SB_LUT4_O_I1_SB_LUT4_O_2_I1_SB_LUT4_O_2_I0_SB_LUT4_O_I1[4]
.sym 32280 vga.red_SB_DFFSR_Q_D_SB_LUT4_O_I1_SB_LUT4_O_2_I1_SB_LUT4_O_2_I0_SB_LUT4_O_3_I2[3]
.sym 32283 vga.paddle_r_pos_v_SB_DFFESS_Q_D_SB_LUT4_O_I0[0]
.sym 32286 vga.red_SB_DFFSR_Q_D_SB_LUT4_O_I1_SB_LUT4_O_2_I1_SB_LUT4_O_2_I0_SB_LUT4_O_I1[8]
.sym 32295 vga.red_SB_DFFSR_Q_D_SB_LUT4_O_I1_SB_LUT4_O_2_I1_SB_LUT4_O_2_I0_SB_LUT4_O_I1[4]
.sym 32306 vga.red_SB_DFFSR_Q_D_SB_LUT4_O_I1_SB_LUT4_O_2_I1_SB_LUT4_O_2_I0_SB_LUT4_O_3_I2[3]
.sym 32314 vga.count_v[6]
.sym 32315 vga.count_v[4]
.sym 32316 vga.red_SB_DFFSR_Q_D_SB_LUT4_O_I1_SB_LUT4_O_2_I1_SB_LUT4_O_2_I0_SB_LUT4_O_3_I2[2]
.sym 32321 vga.count_v[2]
.sym 32324 vga.red_SB_DFFSR_Q_D_SB_LUT4_O_I1_SB_LUT4_O_2_I1_SB_LUT4_O_2_I0_SB_LUT4_O_3_I2[1]
.sym 32325 vga.ball_pos_h_SB_DFFESR_Q_4_D_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_I3_I0_SB_LUT4_O_I1_SB_LUT4_I3_I2[1]
.sym 32358 vga.count_v[2]
.sym 32359 vga.red_SB_DFFSR_Q_D_SB_LUT4_O_I1_SB_LUT4_O_2_I1_SB_LUT4_O_2_I0_SB_LUT4_O_I1[4]
.sym 32360 vga.ball_pos_h_SB_DFFESR_Q_4_D_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_I3_I0_SB_LUT4_O_I1_SB_LUT4_I3_I2[1]
.sym 32361 vga.count_v[4]
.sym 32364 vga.red_SB_DFFSR_Q_D_SB_LUT4_O_I1_SB_LUT4_O_2_I1_SB_LUT4_O_2_I0_SB_LUT4_O_3_I2[3]
.sym 32365 vga.red_SB_DFFSR_Q_D_SB_LUT4_O_I1_SB_LUT4_O_2_I1_SB_LUT4_O_2_I0_SB_LUT4_O_3_I2[2]
.sym 32366 vga.red_SB_DFFSR_Q_D_SB_LUT4_O_I1_SB_LUT4_O_2_I1_SB_LUT4_O_2_I0_SB_LUT4_O_3_I2[1]
.sym 32367 vga.count_v[6]
.sym 32401 vga.count_v[4]
.sym 32403 vga.count_v[5]
.sym 32406 vga.count_v[2]
.sym 32407 vga.count_v[1]
.sym 32409 vga.paddle_r_pos_v_SB_DFFESS_Q_D_SB_LUT4_O_I0[0]
.sym 32410 vga.count_v[4]
.sym 32412 vga.vs_out
.sym 32418 vga.ball_pos_v[4]
.sym 32419 vga.red_SB_DFFSR_Q_D_SB_LUT4_O_I1_SB_LUT4_O_2_I1_SB_LUT4_O_2_I0_SB_LUT4_O_I1_SB_LUT4_I3_O[1]
.sym 32420 vga.ball_motion_l_SB_DFFESS_Q_D_SB_LUT4_O_I0_SB_LUT4_O_1_I0_SB_LUT4_O_2_I3[2]
.sym 32421 vga.ball_pos_v[2]
.sym 32422 vga.ball_pos_v[1]
.sym 32423 vga.red_SB_DFFSR_Q_D_SB_LUT4_O_I1_SB_LUT4_O_2_I1_SB_LUT4_O_2_I0_SB_LUT4_O_I1_SB_LUT4_I3_O[5]
.sym 32424 vga.red_SB_DFFSR_Q_D_SB_LUT4_O_I1_SB_LUT4_O_2_I1_SB_LUT4_O_2_I0_SB_LUT4_O_I1_SB_LUT4_I3_O[6]
.sym 32425 vga.paddle_r_pos_v[0]
.sym 32426 vga.ball_pos_v[6]
.sym 32428 vga.ball_pos_v[3]
.sym 32429 vga.ball_pos_h_SB_DFFESR_Q_4_D_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_I3_I0_SB_LUT4_O_I1_SB_LUT4_I3_I2[1]
.sym 32430 vga.red_SB_DFFSR_Q_D_SB_LUT4_O_I1_SB_LUT4_O_2_I1_SB_LUT4_O_2_I0_SB_LUT4_O_I1_SB_LUT4_I3_O[4]
.sym 32431 vga.ball_pos_v[7]
.sym 32432 vga.ball_pos_v[0]
.sym 32433 vga.red_SB_DFFSR_Q_D_SB_LUT4_O_I1_SB_LUT4_O_2_I1_SB_LUT4_O_2_I0_SB_LUT4_O_I1[3]
.sym 32434 vga.paddle_r_pos_v_SB_DFFESS_Q_D_SB_LUT4_O_I0[0]
.sym 32437 vga.red_SB_DFFSR_Q_D_SB_LUT4_O_I1_SB_LUT4_O_2_I1_SB_LUT4_O_2_I0_SB_LUT4_O_I1[4]
.sym 32441 vga.red_SB_DFFSR_Q_D_SB_LUT4_O_I1_SB_LUT4_O_2_I1_SB_LUT4_O_2_I0_SB_LUT4_O_I1_SB_LUT4_I3_O[7]
.sym 32443 vga.red_SB_DFFSR_Q_D_SB_LUT4_O_I1_SB_LUT4_O_2_I1_SB_LUT4_O_2_I0_SB_LUT4_O_I1[5]
.sym 32445 vga.red_SB_DFFSR_Q_D_SB_LUT4_O_I1_SB_LUT4_O_2_I1_SB_LUT4_O_2_I0_SB_LUT4_O_I1_SB_LUT4_I3_O[3]
.sym 32447 vga.red_SB_DFFSR_Q_D_SB_LUT4_O_I1_SB_LUT4_O_2_I1_SB_LUT4_O_2_I0_SB_LUT4_O_I1[7]
.sym 32450 vga.ball_pos_h_SB_DFFESR_Q_4_D_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_I3_I2[0]
.sym 32452 vga.ball_pos_v[0]
.sym 32453 vga.paddle_r_pos_v_SB_DFFESS_Q_D_SB_LUT4_O_I0[0]
.sym 32454 vga.paddle_r_pos_v[0]
.sym 32456 vga.ball_pos_h_SB_DFFESR_Q_4_D_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_I3_I2[1]
.sym 32458 vga.ball_pos_v[1]
.sym 32459 vga.red_SB_DFFSR_Q_D_SB_LUT4_O_I1_SB_LUT4_O_2_I1_SB_LUT4_O_2_I0_SB_LUT4_O_I1_SB_LUT4_I3_O[1]
.sym 32462 vga.ball_pos_h_SB_DFFESR_Q_4_D_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_I3_I2[2]
.sym 32464 vga.ball_pos_v[2]
.sym 32465 vga.ball_pos_h_SB_DFFESR_Q_4_D_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_I3_I0_SB_LUT4_O_I1_SB_LUT4_I3_I2[1]
.sym 32468 vga.ball_pos_h_SB_DFFESR_Q_4_D_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_I3_I2[3]
.sym 32470 vga.red_SB_DFFSR_Q_D_SB_LUT4_O_I1_SB_LUT4_O_2_I1_SB_LUT4_O_2_I0_SB_LUT4_O_I1_SB_LUT4_I3_O[3]
.sym 32471 vga.ball_pos_v[3]
.sym 32472 vga.red_SB_DFFSR_Q_D_SB_LUT4_O_I1_SB_LUT4_O_2_I1_SB_LUT4_O_2_I0_SB_LUT4_O_I1[3]
.sym 32474 vga.ball_pos_h_SB_DFFESR_Q_4_D_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_I3_I2[4]
.sym 32476 vga.red_SB_DFFSR_Q_D_SB_LUT4_O_I1_SB_LUT4_O_2_I1_SB_LUT4_O_2_I0_SB_LUT4_O_I1_SB_LUT4_I3_O[4]
.sym 32477 vga.ball_pos_v[4]
.sym 32478 vga.red_SB_DFFSR_Q_D_SB_LUT4_O_I1_SB_LUT4_O_2_I1_SB_LUT4_O_2_I0_SB_LUT4_O_I1[4]
.sym 32480 vga.ball_pos_h_SB_DFFESR_Q_4_D_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_I3_I2[5]
.sym 32482 vga.ball_motion_l_SB_DFFESS_Q_D_SB_LUT4_O_I0_SB_LUT4_O_1_I0_SB_LUT4_O_2_I3[2]
.sym 32483 vga.red_SB_DFFSR_Q_D_SB_LUT4_O_I1_SB_LUT4_O_2_I1_SB_LUT4_O_2_I0_SB_LUT4_O_I1_SB_LUT4_I3_O[5]
.sym 32484 vga.red_SB_DFFSR_Q_D_SB_LUT4_O_I1_SB_LUT4_O_2_I1_SB_LUT4_O_2_I0_SB_LUT4_O_I1[5]
.sym 32486 vga.ball_pos_h_SB_DFFESR_Q_4_D_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_I3_I2[6]
.sym 32488 vga.ball_pos_v[6]
.sym 32489 vga.red_SB_DFFSR_Q_D_SB_LUT4_O_I1_SB_LUT4_O_2_I1_SB_LUT4_O_2_I0_SB_LUT4_O_I1_SB_LUT4_I3_O[6]
.sym 32492 vga.ball_pos_h_SB_DFFESR_Q_4_D_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_I3_I2[7]
.sym 32494 vga.ball_pos_v[7]
.sym 32495 vga.red_SB_DFFSR_Q_D_SB_LUT4_O_I1_SB_LUT4_O_2_I1_SB_LUT4_O_2_I0_SB_LUT4_O_I1_SB_LUT4_I3_O[7]
.sym 32496 vga.red_SB_DFFSR_Q_D_SB_LUT4_O_I1_SB_LUT4_O_2_I1_SB_LUT4_O_2_I0_SB_LUT4_O_I1[7]
.sym 32512 vga.ball_pos_v[4]
.sym 32513 $PACKER_VCC_NET
.sym 32514 vga.ball_motion_l_SB_DFFESS_Q_D_SB_LUT4_O_I0_SB_LUT4_O_1_I0_SB_LUT4_O_2_I3[2]
.sym 32515 vga.ball_motion_l_SB_DFFESS_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_1_I0[1]
.sym 32517 vga.ball_pos_v[2]
.sym 32521 vga.paddle_r_pos_v[0]
.sym 32522 vga.ball_pos_v[6]
.sym 32523 vga.ball_motion_l_SB_DFFESS_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_1_I1[4]
.sym 32525 vga.count_v[8]
.sym 32527 vga.paddle_r_pos_v[1]
.sym 32529 vga.count_v[0]
.sym 32536 vga.ball_pos_h_SB_DFFESR_Q_4_D_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_I3_I2[7]
.sym 32552 vga.red_SB_DFFSR_Q_D_SB_LUT4_O_I1_SB_LUT4_O_2_I1_SB_LUT4_O_2_I0_SB_LUT4_O_3_I2[3]
.sym 32558 vga.red_SB_DFFSR_Q_D_SB_LUT4_O_I1_SB_LUT4_O_2_I1_SB_LUT4_O_2_I0_SB_LUT4_O_I1[8]
.sym 32565 vga.red_SB_DFFSR_Q_D_SB_LUT4_O_I1_SB_LUT4_O_2_I1_SB_LUT4_O_2_I0_SB_LUT4_O_I1_SB_LUT4_I3_O[8]
.sym 32566 vga.ball_pos_v[8]
.sym 32573 vga.ball_pos_h_SB_DFFESR_Q_4_D_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_I3_I2[8]
.sym 32575 vga.red_SB_DFFSR_Q_D_SB_LUT4_O_I1_SB_LUT4_O_2_I1_SB_LUT4_O_2_I0_SB_LUT4_O_I1_SB_LUT4_I3_O[8]
.sym 32576 vga.ball_pos_v[8]
.sym 32577 vga.red_SB_DFFSR_Q_D_SB_LUT4_O_I1_SB_LUT4_O_2_I1_SB_LUT4_O_2_I0_SB_LUT4_O_I1[8]
.sym 32579 vga.ball_pos_h_SB_DFFESR_Q_4_D_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_I3_I2[9]
.sym 32581 vga.red_SB_DFFSR_Q_D_SB_LUT4_O_I1_SB_LUT4_O_2_I1_SB_LUT4_O_2_I0_SB_LUT4_O_3_I2[3]
.sym 32585 vga.ball_pos_h_SB_DFFESR_Q_4_D_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_I3_I2[10]
.sym 32588 vga.red_SB_DFFSR_Q_D_SB_LUT4_O_I1_SB_LUT4_O_2_I1_SB_LUT4_O_2_I0_SB_LUT4_O_3_I2[3]
.sym 32591 vga.ball_pos_h_SB_DFFESR_Q_4_D_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_I3_I2[11]
.sym 32593 vga.red_SB_DFFSR_Q_D_SB_LUT4_O_I1_SB_LUT4_O_2_I1_SB_LUT4_O_2_I0_SB_LUT4_O_3_I2[3]
.sym 32597 vga.ball_pos_h_SB_DFFESR_Q_4_D_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_I3_I2[12]
.sym 32600 vga.red_SB_DFFSR_Q_D_SB_LUT4_O_I1_SB_LUT4_O_2_I1_SB_LUT4_O_2_I0_SB_LUT4_O_3_I2[3]
.sym 32603 vga.ball_pos_h_SB_DFFESR_Q_4_D_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_I3_I2[13]
.sym 32605 vga.red_SB_DFFSR_Q_D_SB_LUT4_O_I1_SB_LUT4_O_2_I1_SB_LUT4_O_2_I0_SB_LUT4_O_3_I2[3]
.sym 32609 vga.ball_pos_h_SB_DFFESR_Q_4_D_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_I3_I2[14]
.sym 32612 vga.red_SB_DFFSR_Q_D_SB_LUT4_O_I1_SB_LUT4_O_2_I1_SB_LUT4_O_2_I0_SB_LUT4_O_3_I2[3]
.sym 32615 vga.ball_pos_h_SB_DFFESR_Q_4_D_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_I3_I2[15]
.sym 32617 vga.red_SB_DFFSR_Q_D_SB_LUT4_O_I1_SB_LUT4_O_2_I1_SB_LUT4_O_2_I0_SB_LUT4_O_3_I2[3]
.sym 32643 vga.ball_motion_l_SB_DFFESS_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_1_I1_SB_LUT4_I3_O[10]
.sym 32644 vga.ball_pos_v[7]
.sym 32647 vga.paddle_r_pos_v[8]
.sym 32648 $PACKER_VCC_NET
.sym 32649 vga.paddle_r_pos_v[7]
.sym 32650 vga.ball_pos_v[3]
.sym 32651 vga.paddle_r_pos_v[4]
.sym 32652 vga.ball_pos_v[8]
.sym 32653 vga.paddle_r_pos_v[6]
.sym 32655 vga.paddle_r_pos_v[5]
.sym 32656 vga.red_SB_DFFSR_Q_D_SB_LUT4_O_I1_SB_LUT4_O_2_I1_SB_LUT4_O_2_I0_SB_LUT4_O_3_I2[1]
.sym 32657 vga.ball_pos_h_SB_DFFESR_Q_4_D_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_I3_I0_SB_LUT4_O_I1_SB_LUT4_I3_I2[1]
.sym 32658 vga.red_SB_DFFSR_Q_D_SB_LUT4_O_I1_SB_LUT4_O_2_I1_SB_LUT4_O_2_I0_SB_LUT4_O_I1[3]
.sym 32659 vga.ball_pos_h_SB_DFFESR_Q_4_D_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_I3_I2[15]
.sym 32686 vga.red_SB_DFFSR_Q_D_SB_LUT4_O_I1_SB_LUT4_O_2_I1_SB_LUT4_O_2_I0_SB_LUT4_O_3_I2[3]
.sym 32696 vga.ball_pos_h_SB_DFFESR_Q_4_D_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_I3_I2[16]
.sym 32699 vga.red_SB_DFFSR_Q_D_SB_LUT4_O_I1_SB_LUT4_O_2_I1_SB_LUT4_O_2_I0_SB_LUT4_O_3_I2[3]
.sym 32702 vga.ball_pos_h_SB_DFFESR_Q_4_D_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_I3_I2[17]
.sym 32704 vga.red_SB_DFFSR_Q_D_SB_LUT4_O_I1_SB_LUT4_O_2_I1_SB_LUT4_O_2_I0_SB_LUT4_O_3_I2[3]
.sym 32708 vga.ball_pos_h_SB_DFFESR_Q_4_D_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_I3_I2[18]
.sym 32711 vga.red_SB_DFFSR_Q_D_SB_LUT4_O_I1_SB_LUT4_O_2_I1_SB_LUT4_O_2_I0_SB_LUT4_O_3_I2[3]
.sym 32714 vga.ball_pos_h_SB_DFFESR_Q_4_D_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_I3_I2[19]
.sym 32716 vga.red_SB_DFFSR_Q_D_SB_LUT4_O_I1_SB_LUT4_O_2_I1_SB_LUT4_O_2_I0_SB_LUT4_O_3_I2[3]
.sym 32720 vga.ball_pos_h_SB_DFFESR_Q_4_D_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_I3_I2[20]
.sym 32723 vga.red_SB_DFFSR_Q_D_SB_LUT4_O_I1_SB_LUT4_O_2_I1_SB_LUT4_O_2_I0_SB_LUT4_O_3_I2[3]
.sym 32726 vga.ball_pos_h_SB_DFFESR_Q_4_D_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_I3_I2[21]
.sym 32728 vga.red_SB_DFFSR_Q_D_SB_LUT4_O_I1_SB_LUT4_O_2_I1_SB_LUT4_O_2_I0_SB_LUT4_O_3_I2[3]
.sym 32732 vga.ball_pos_h_SB_DFFESR_Q_4_D_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_I3_I2[22]
.sym 32735 vga.red_SB_DFFSR_Q_D_SB_LUT4_O_I1_SB_LUT4_O_2_I1_SB_LUT4_O_2_I0_SB_LUT4_O_3_I2[3]
.sym 32738 vga.ball_pos_h_SB_DFFESR_Q_4_D_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_I3_I2[23]
.sym 32740 vga.red_SB_DFFSR_Q_D_SB_LUT4_O_I1_SB_LUT4_O_2_I1_SB_LUT4_O_2_I0_SB_LUT4_O_3_I2[3]
.sym 32746 vga.red_SB_DFFSR_Q_D_SB_LUT4_O_I1_SB_LUT4_O_2_I1_SB_LUT4_O_I2[31]
.sym 32749 vga.red_SB_DFFSR_Q_D_SB_LUT4_O_I1_SB_LUT4_O_2_I1_SB_LUT4_O_2_I0[3]
.sym 32750 vga.red_SB_DFFSR_Q_D_SB_LUT4_O_I1_SB_LUT4_O_2_I1_SB_LUT4_O_2_I0[1]
.sym 32751 vga.red_SB_DFFSR_Q_D_SB_LUT4_O_I1_SB_LUT4_O_1_I0[1]
.sym 32752 vga.red_SB_DFFSR_Q_D_SB_LUT4_O_I1_SB_LUT4_O_2_I1_SB_LUT4_O_2_I0[2]
.sym 32753 vga.red_SB_DFFSR_Q_D_SB_LUT4_O_I1_SB_LUT4_O_1_I0_SB_LUT4_O_2_I3[2]
.sym 32762 vga.ball_pos_v[2]
.sym 32770 vga.red_SB_DFFSR_Q_D_SB_LUT4_O_I1_SB_LUT4_O_2_I1_SB_LUT4_O_2_I0_SB_LUT4_O_I1[8]
.sym 32771 vga.paddle_r_pos_v_SB_DFFESS_Q_D_SB_LUT4_O_I0[0]
.sym 32772 vga.red_SB_DFFSR_Q_D_SB_LUT4_O_I1_SB_LUT4_O_2_I1_SB_LUT4_O_2_I0_SB_LUT4_O_3_I2[3]
.sym 32778 vga.red_SB_DFFSR_Q_D_SB_LUT4_O_I1_SB_LUT4_O_2_I1_SB_LUT4_O_2_I0_SB_LUT4_O_I1[4]
.sym 32779 vga.red_SB_DFFSR_Q_D_SB_LUT4_O_I1_SB_LUT4_O_2_I1_SB_LUT4_O_I2[31]
.sym 32781 vga.ball_motion_l_SB_DFFESS_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_1_I1[0]
.sym 32782 vga.ball_pos_h_SB_DFFESR_Q_4_D_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_I3_I2[23]
.sym 32810 vga.red_SB_DFFSR_Q_D_SB_LUT4_O_I1_SB_LUT4_O_2_I1_SB_LUT4_O_2_I0_SB_LUT4_O_3_I2[3]
.sym 32819 vga.ball_pos_h_SB_DFFESR_Q_4_D_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_I3_I2[24]
.sym 32821 vga.red_SB_DFFSR_Q_D_SB_LUT4_O_I1_SB_LUT4_O_2_I1_SB_LUT4_O_2_I0_SB_LUT4_O_3_I2[3]
.sym 32825 vga.ball_pos_h_SB_DFFESR_Q_4_D_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_I3_I2[25]
.sym 32828 vga.red_SB_DFFSR_Q_D_SB_LUT4_O_I1_SB_LUT4_O_2_I1_SB_LUT4_O_2_I0_SB_LUT4_O_3_I2[3]
.sym 32831 vga.ball_pos_h_SB_DFFESR_Q_4_D_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_I3_I2[26]
.sym 32833 vga.red_SB_DFFSR_Q_D_SB_LUT4_O_I1_SB_LUT4_O_2_I1_SB_LUT4_O_2_I0_SB_LUT4_O_3_I2[3]
.sym 32837 vga.ball_pos_h_SB_DFFESR_Q_4_D_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_I3_I2[27]
.sym 32840 vga.red_SB_DFFSR_Q_D_SB_LUT4_O_I1_SB_LUT4_O_2_I1_SB_LUT4_O_2_I0_SB_LUT4_O_3_I2[3]
.sym 32843 vga.ball_pos_h_SB_DFFESR_Q_4_D_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_I3_I2[28]
.sym 32845 vga.red_SB_DFFSR_Q_D_SB_LUT4_O_I1_SB_LUT4_O_2_I1_SB_LUT4_O_2_I0_SB_LUT4_O_3_I2[3]
.sym 32849 vga.ball_pos_h_SB_DFFESR_Q_4_D_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_I3_I2[29]
.sym 32852 vga.red_SB_DFFSR_Q_D_SB_LUT4_O_I1_SB_LUT4_O_2_I1_SB_LUT4_O_2_I0_SB_LUT4_O_3_I2[3]
.sym 32855 vga.ball_pos_h_SB_DFFESR_Q_4_D_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_I3_I2[30]
.sym 32857 vga.red_SB_DFFSR_Q_D_SB_LUT4_O_I1_SB_LUT4_O_2_I1_SB_LUT4_O_2_I0_SB_LUT4_O_3_I2[3]
.sym 32861 $nextpnr_ICESTORM_LC_56$I3
.sym 32864 vga.red_SB_DFFSR_Q_D_SB_LUT4_O_I1_SB_LUT4_O_2_I1_SB_LUT4_O_2_I0_SB_LUT4_O_3_I2[3]
.sym 32871 vga.red_SB_DFFSR_Q_D_SB_LUT4_O_I1_SB_LUT4_O_2_I1_SB_LUT4_O_2_I0_SB_LUT4_O_I1[4]
.sym 32872 vga.red_SB_DFFSR_Q_D_SB_LUT4_O_I1_SB_LUT4_O_2_I1_SB_LUT4_O_2_I0_SB_LUT4_O_I1[5]
.sym 32873 vga.red_SB_DFFSR_Q_D_SB_LUT4_O_I1_SB_LUT4_O_2_I1_SB_LUT4_O_2_I0_SB_LUT4_O_3_I2[1]
.sym 32874 vga.red_SB_DFFSR_Q_D_SB_LUT4_O_I1_SB_LUT4_O_2_I1_SB_LUT4_O_2_I0_SB_LUT4_O_I1[7]
.sym 32875 vga.red_SB_DFFSR_Q_D_SB_LUT4_O_I1_SB_LUT4_O_2_I1_SB_LUT4_O_2_I0_SB_LUT4_O_I1[8]
.sym 32876 vga.red_SB_DFFSR_Q_D_SB_LUT4_O_I1_SB_LUT4_O_2_I1_SB_LUT4_O_2_I0_SB_LUT4_O_3_I2[3]
.sym 32893 vga.count_v[0]
.sym 32894 vga.ball_motion_l_SB_DFFESS_Q_D_SB_LUT4_O_I0_SB_LUT4_O_1_I3_SB_CARRY_CO_I1[0]
.sym 32895 vga.ball_pos_v[2]
.sym 32897 vga.paddle_r_pos_v_SB_DFFESS_Q_D_SB_LUT4_O_I0[0]
.sym 32898 vga.count_v[4]
.sym 32899 vga.count_v[2]
.sym 32900 vga.ball_pos_h_SB_DFFESR_Q_4_D_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_I3_I0_SB_LUT4_O_I1_SB_LUT4_I3_I2[1]
.sym 32903 vga.count_v[5]
.sym 32904 vga.vs_out
.sym 32905 $nextpnr_ICESTORM_LC_56$I3
.sym 32911 vga.ball_pos_v[3]
.sym 32912 vga.ball_pos_h_SB_DFFESR_Q_5_D_SB_LUT4_O_I2_SB_LUT4_I1_O
.sym 32913 vga.ball_pos_v[6]
.sym 32914 vga.ball_pos_h_SB_DFFESR_Q_4_D_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_I3_I0_SB_LUT4_O_I0[0]
.sym 32915 vga.ball_motion_l_SB_DFFESS_Q_D_SB_LUT4_O_I0_SB_LUT4_O_1_I0_SB_LUT4_O_2_I3[2]
.sym 32917 vga.ball_pos_h_SB_DFFESR_Q_4_D_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_I3_I0_SB_LUT4_O_I0[3]
.sym 32919 vga.ball_pos_h_SB_DFFESR_Q_4_D_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_I3_I0_SB_LUT4_O_I0[2]
.sym 32920 vga.ball_pos_h_SB_DFFESR_Q_4_D_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_I3_I0_SB_LUT4_O_I0[1]
.sym 32922 vga.ball_pos_v[8]
.sym 32923 vga.ball_pos_v[7]
.sym 32925 vga.ball_pos_v[4]
.sym 32928 vga.red_SB_DFFSR_Q_D_SB_LUT4_O_I1_SB_LUT4_O_2_I1_SB_LUT4_O_2_I0_SB_LUT4_O_I1[3]
.sym 32929 vga.ball_pos_h_SB_DFFESR_Q_4_D_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_I3_I0_SB_LUT4_O_I1_SB_LUT4_I3_I2[1]
.sym 32930 vga.red_SB_DFFSR_Q_D_SB_LUT4_O_I1_SB_LUT4_O_2_I1_SB_LUT4_O_2_I0_SB_LUT4_O_3_I2[1]
.sym 32931 vga.red_SB_DFFSR_Q_D_SB_LUT4_O_I1_SB_LUT4_O_2_I1_SB_LUT4_O_2_I0_SB_LUT4_O_I1[7]
.sym 32932 vga.red_SB_DFFSR_Q_D_SB_LUT4_O_I1_SB_LUT4_O_2_I1_SB_LUT4_O_2_I0_SB_LUT4_O_I1[8]
.sym 32936 vga.red_SB_DFFSR_Q_D_SB_LUT4_O_I1_SB_LUT4_O_2_I1_SB_LUT4_O_2_I0_SB_LUT4_O_I1[4]
.sym 32937 vga.red_SB_DFFSR_Q_D_SB_LUT4_O_I1_SB_LUT4_O_2_I1_SB_LUT4_O_2_I0_SB_LUT4_O_I1[5]
.sym 32939 vga.ball_motion_l
.sym 32940 vga.ball_motion_l_SB_DFFESS_Q_D_SB_LUT4_O_I0_SB_LUT4_O_1_I0_SB_LUT4_O_1_I0[1]
.sym 32946 $nextpnr_ICESTORM_LC_56$I3
.sym 32949 vga.ball_pos_v[3]
.sym 32950 vga.red_SB_DFFSR_Q_D_SB_LUT4_O_I1_SB_LUT4_O_2_I1_SB_LUT4_O_2_I0_SB_LUT4_O_I1[3]
.sym 32951 vga.ball_motion_l_SB_DFFESS_Q_D_SB_LUT4_O_I0_SB_LUT4_O_1_I0_SB_LUT4_O_2_I3[2]
.sym 32952 vga.red_SB_DFFSR_Q_D_SB_LUT4_O_I1_SB_LUT4_O_2_I1_SB_LUT4_O_2_I0_SB_LUT4_O_I1[5]
.sym 32955 vga.ball_pos_h_SB_DFFESR_Q_4_D_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_I3_I0_SB_LUT4_O_I0[0]
.sym 32956 vga.ball_pos_h_SB_DFFESR_Q_4_D_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_I3_I0_SB_LUT4_O_I0[3]
.sym 32957 vga.ball_pos_h_SB_DFFESR_Q_4_D_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_I3_I0_SB_LUT4_O_I0[2]
.sym 32958 vga.ball_pos_h_SB_DFFESR_Q_4_D_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_I3_I0_SB_LUT4_O_I0[1]
.sym 32967 vga.red_SB_DFFSR_Q_D_SB_LUT4_O_I1_SB_LUT4_O_2_I1_SB_LUT4_O_2_I0_SB_LUT4_O_3_I2[1]
.sym 32968 vga.red_SB_DFFSR_Q_D_SB_LUT4_O_I1_SB_LUT4_O_2_I1_SB_LUT4_O_2_I0_SB_LUT4_O_I1[7]
.sym 32969 vga.ball_pos_v[7]
.sym 32970 vga.ball_pos_v[6]
.sym 32973 vga.ball_motion_l_SB_DFFESS_Q_D_SB_LUT4_O_I0_SB_LUT4_O_1_I0_SB_LUT4_O_1_I0[1]
.sym 32975 vga.ball_pos_h_SB_DFFESR_Q_4_D_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_I3_I0_SB_LUT4_O_I1_SB_LUT4_I3_I2[1]
.sym 32976 vga.ball_motion_l
.sym 32985 vga.ball_pos_v[8]
.sym 32986 vga.red_SB_DFFSR_Q_D_SB_LUT4_O_I1_SB_LUT4_O_2_I1_SB_LUT4_O_2_I0_SB_LUT4_O_I1[8]
.sym 32987 vga.red_SB_DFFSR_Q_D_SB_LUT4_O_I1_SB_LUT4_O_2_I1_SB_LUT4_O_2_I0_SB_LUT4_O_I1[4]
.sym 32988 vga.ball_pos_v[4]
.sym 32989 vga.ball_pos_h_SB_DFFESR_Q_5_D_SB_LUT4_O_I2_SB_LUT4_I1_O
.sym 32990 P1B9$SB_IO_OUT_$glb_clk
.sym 32991 rst_$glb_sr
.sym 32992 vga.ball_pos_h_SB_DFFESR_Q_4_D_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_I3_I0[0]
.sym 32994 vga.ball_pos_h_SB_DFFESR_Q_4_D_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_I3_O[2]
.sym 32997 vga.ball_motion_l_SB_DFFESS_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_1_I1[0]
.sym 33006 vga.ball_pos_h_SB_DFFESR_Q_5_D_SB_LUT4_O_I2_SB_LUT4_I1_O
.sym 33007 vga.ball_pos_v[6]
.sym 33008 vga.ball_pos_h_SB_DFFESR_Q_4_D_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_I3_I0_SB_LUT4_O_I0[1]
.sym 33014 vga.red_SB_DFFSR_Q_D_SB_LUT4_O_I1_SB_LUT4_O_1_I0_SB_LUT4_O_3_I0[3]
.sym 33015 vga.ball_motion_l_SB_DFFESS_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_1_I1[4]
.sym 33016 P1B4$SB_IO_OUT
.sym 33019 vga.left_up_pressed_SB_LUT4_I2_O_SB_LUT4_I3_O
.sym 33020 vga.ball_motion_l_SB_DFFESS_Q_D_SB_LUT4_O_I0_SB_LUT4_O_1_I0_SB_LUT4_O_1_I0[1]
.sym 33025 vga.count_v[8]
.sym 33026 vga.ball_motion_l_SB_DFFESS_Q_D_SB_LUT4_O_I0_SB_LUT4_O_1_I3_SB_CARRY_CO_I1[1]
.sym 33027 P1B8$SB_IO_OUT
.sym 33034 vga.count_v[7]
.sym 33035 vga.count_v[3]
.sym 33043 vga.ball_motion_l_SB_DFFESS_Q_D_SB_LUT4_O_I0_SB_LUT4_O_1_I3_SB_CARRY_CO_I1[1]
.sym 33045 vga.count_v[6]
.sym 33048 vga.count_v[1]
.sym 33049 vga.ball_motion_l_SB_DFFESS_Q_D_SB_LUT4_O_I0_SB_LUT4_O_1_I0_SB_LUT4_O_1_I0[1]
.sym 33052 vga.ball_motion_l_SB_DFFESS_Q_D_SB_LUT4_O_I0_SB_LUT4_O_1_I3_SB_CARRY_CO_I1[3]
.sym 33053 vga.count_v[0]
.sym 33055 vga.ball_motion_l_SB_DFFESS_Q_D_SB_LUT4_O_I0_SB_LUT4_O_1_I3_SB_CARRY_CO_I1[6]
.sym 33057 vga.ball_motion_l_SB_DFFESS_Q_D_SB_LUT4_O_I0_SB_LUT4_O_1_I3_SB_CARRY_CO_I1[0]
.sym 33058 vga.count_v[4]
.sym 33059 vga.count_v[2]
.sym 33061 vga.ball_motion_l_SB_DFFESS_Q_D_SB_LUT4_O_I0_SB_LUT4_O_1_I3_SB_CARRY_CO_I1[4]
.sym 33062 vga.ball_motion_l_SB_DFFESS_Q_D_SB_LUT4_O_I0_SB_LUT4_O_1_I3_SB_CARRY_CO_I1[5]
.sym 33063 vga.count_v[5]
.sym 33064 vga.ball_motion_l_SB_DFFESS_Q_D_SB_LUT4_O_I0_SB_LUT4_O_1_I3_SB_CARRY_CO_I1[7]
.sym 33065 vga.red_SB_DFFSR_Q_D_SB_LUT4_O_I1_SB_LUT4_O_1_I0_SB_LUT4_O_3_I0_SB_LUT4_O_I2[1]
.sym 33067 vga.ball_motion_l_SB_DFFESS_Q_D_SB_LUT4_O_I0_SB_LUT4_O_1_I3_SB_CARRY_CO_I1[0]
.sym 33068 vga.count_v[0]
.sym 33071 vga.red_SB_DFFSR_Q_D_SB_LUT4_O_I1_SB_LUT4_O_1_I0_SB_LUT4_O_3_I0_SB_LUT4_O_I2[2]
.sym 33073 vga.count_v[1]
.sym 33074 vga.ball_motion_l_SB_DFFESS_Q_D_SB_LUT4_O_I0_SB_LUT4_O_1_I3_SB_CARRY_CO_I1[1]
.sym 33077 vga.red_SB_DFFSR_Q_D_SB_LUT4_O_I1_SB_LUT4_O_1_I0_SB_LUT4_O_3_I0_SB_LUT4_O_I2[3]
.sym 33079 vga.count_v[2]
.sym 33080 vga.ball_motion_l_SB_DFFESS_Q_D_SB_LUT4_O_I0_SB_LUT4_O_1_I0_SB_LUT4_O_1_I0[1]
.sym 33083 vga.red_SB_DFFSR_Q_D_SB_LUT4_O_I1_SB_LUT4_O_1_I0_SB_LUT4_O_3_I0_SB_LUT4_O_I2[4]
.sym 33085 vga.count_v[3]
.sym 33086 vga.ball_motion_l_SB_DFFESS_Q_D_SB_LUT4_O_I0_SB_LUT4_O_1_I3_SB_CARRY_CO_I1[3]
.sym 33089 vga.red_SB_DFFSR_Q_D_SB_LUT4_O_I1_SB_LUT4_O_1_I0_SB_LUT4_O_3_I0_SB_LUT4_O_I2[5]
.sym 33091 vga.ball_motion_l_SB_DFFESS_Q_D_SB_LUT4_O_I0_SB_LUT4_O_1_I3_SB_CARRY_CO_I1[4]
.sym 33092 vga.count_v[4]
.sym 33095 vga.red_SB_DFFSR_Q_D_SB_LUT4_O_I1_SB_LUT4_O_1_I0_SB_LUT4_O_3_I0_SB_LUT4_O_I2[6]
.sym 33097 vga.ball_motion_l_SB_DFFESS_Q_D_SB_LUT4_O_I0_SB_LUT4_O_1_I3_SB_CARRY_CO_I1[5]
.sym 33098 vga.count_v[5]
.sym 33101 vga.red_SB_DFFSR_Q_D_SB_LUT4_O_I1_SB_LUT4_O_1_I0_SB_LUT4_O_3_I0_SB_LUT4_O_I2[7]
.sym 33103 vga.count_v[6]
.sym 33104 vga.ball_motion_l_SB_DFFESS_Q_D_SB_LUT4_O_I0_SB_LUT4_O_1_I3_SB_CARRY_CO_I1[6]
.sym 33107 vga.red_SB_DFFSR_Q_D_SB_LUT4_O_I1_SB_LUT4_O_1_I0_SB_LUT4_O_3_I0_SB_LUT4_O_I2[8]
.sym 33109 vga.ball_motion_l_SB_DFFESS_Q_D_SB_LUT4_O_I0_SB_LUT4_O_1_I3_SB_CARRY_CO_I1[7]
.sym 33110 vga.count_v[7]
.sym 33115 vga.ball_motion_l_SB_DFFESS_Q_D_SB_LUT4_O_I0_SB_LUT4_O_1_I3_SB_CARRY_CO_I1[0]
.sym 33118 vga.ball_motion_l_SB_DFFESS_Q_D_SB_LUT4_O_I0_SB_LUT4_O_1_I3_SB_CARRY_CO_I1[3]
.sym 33119 vga.ball_motion_l_SB_DFFESS_Q_D_SB_LUT4_O_I0_SB_LUT4_O_1_I3_SB_CARRY_CO_I1[4]
.sym 33120 vga.ball_motion_l_SB_DFFESS_Q_D_SB_LUT4_O_I0_SB_LUT4_O_1_I3_SB_CARRY_CO_I1[5]
.sym 33121 vga.ball_motion_l_SB_DFFESS_Q_D_SB_LUT4_O_I0_SB_LUT4_O_1_I3_SB_CARRY_CO_I1[6]
.sym 33122 vga.ball_motion_l_SB_DFFESS_Q_D_SB_LUT4_O_I0_SB_LUT4_O_1_I3_SB_CARRY_CO_I1[7]
.sym 33131 vga.ball_pos_h_SB_DFFESR_Q_4_D_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_O_I0_SB_LUT4_O_I0[1]
.sym 33132 vga.ball_pos_v[7]
.sym 33139 vga.ball_pos_h_SB_DFFESR_Q_4_D_SB_LUT4_O_I3_SB_LUT4_O_I2[0]
.sym 33140 vga.hs_out
.sym 33141 vga.ball_pos_v[4]
.sym 33143 vga.ball_pos_v[6]
.sym 33144 vga.ball_pos_h[1]
.sym 33145 vga.ball_motion_l_SB_DFFESS_Q_D_SB_LUT4_O_I0_SB_LUT4_O_1_I0_SB_LUT4_O_2_I3[2]
.sym 33147 vga.ball_pos_h[6]
.sym 33148 $PACKER_VCC_NET
.sym 33149 vga.ball_pos_v[8]
.sym 33151 vga.red_SB_DFFSR_Q_D_SB_LUT4_O_I1_SB_LUT4_O_1_I0_SB_LUT4_O_3_I0_SB_LUT4_O_I2[8]
.sym 33174 vga.vs_out
.sym 33180 vga.ball_motion_l_SB_DFFESS_Q_D_SB_LUT4_O_I0_SB_LUT4_O_1_I3_SB_CARRY_CO_I1[8]
.sym 33181 vga.ball_motion_l_SB_DFFESS_Q_D_SB_LUT4_O_I0_SB_LUT4_O_1_I3_SB_CARRY_CO_I1[9]
.sym 33185 vga.count_v[8]
.sym 33188 vga.red_SB_DFFSR_Q_D_SB_LUT4_O_I1_SB_LUT4_O_1_I0_SB_LUT4_O_3_I0_SB_LUT4_O_I2[9]
.sym 33190 vga.ball_motion_l_SB_DFFESS_Q_D_SB_LUT4_O_I0_SB_LUT4_O_1_I3_SB_CARRY_CO_I1[8]
.sym 33191 vga.count_v[8]
.sym 33194 $nextpnr_ICESTORM_LC_37$I3
.sym 33196 vga.ball_motion_l_SB_DFFESS_Q_D_SB_LUT4_O_I0_SB_LUT4_O_1_I3_SB_CARRY_CO_I1[9]
.sym 33204 $nextpnr_ICESTORM_LC_37$I3
.sym 33208 vga.vs_out
.sym 33238 vga.ball_motion_l_SB_DFFESS_Q_D_SB_LUT4_O_I0_SB_LUT4_O_1_I3_SB_CARRY_CO_I1[8]
.sym 33239 vga.ball_motion_l_SB_DFFESS_Q_D_SB_LUT4_O_I0_SB_LUT4_O_1_I3_SB_CARRY_CO_I1[9]
.sym 33240 vga.ball_motion_l_SB_DFFESS_Q_D_SB_LUT4_O_I0[0]
.sym 33241 vga.ball_motion_l_SB_DFFESS_Q_D_SB_LUT4_O_I0_SB_LUT4_O_1_I0[1]
.sym 33244 P1B7$SB_IO_OUT
.sym 33250 vga.ball_pos_v[6]
.sym 33255 vga.ball_pos_v[7]
.sym 33258 vga.ball_pos_h_SB_DFFESR_Q_4_D_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_O_I0_SB_LUT4_O_I0[6]
.sym 33260 vga.ball_pos_v[2]
.sym 33267 P1B7$SB_IO_OUT
.sym 33280 vga.ball_pos_h[3]
.sym 33282 vga.ball_pos_h[5]
.sym 33290 vga.ball_pos_h[4]
.sym 33291 vga.ball_pos_h[2]
.sym 33293 $PACKER_VCC_NET
.sym 33294 vga.ball_pos_h[0]
.sym 33302 vga.ball_pos_h[7]
.sym 33304 vga.ball_pos_h[1]
.sym 33307 vga.ball_pos_h[6]
.sym 33308 $PACKER_VCC_NET
.sym 33311 $nextpnr_ICESTORM_LC_7$O
.sym 33314 vga.ball_pos_h[0]
.sym 33317 vga.ball_pos_h_SB_DFFESS_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I3[2]
.sym 33319 vga.ball_pos_h[1]
.sym 33320 $PACKER_VCC_NET
.sym 33323 vga.ball_pos_h_SB_DFFESS_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I3[3]
.sym 33325 vga.ball_pos_h[2]
.sym 33326 $PACKER_VCC_NET
.sym 33327 vga.ball_pos_h_SB_DFFESS_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I3[2]
.sym 33329 vga.ball_pos_h_SB_DFFESS_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I3[4]
.sym 33331 $PACKER_VCC_NET
.sym 33332 vga.ball_pos_h[3]
.sym 33333 vga.ball_pos_h_SB_DFFESS_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I3[3]
.sym 33335 vga.ball_pos_h_SB_DFFESS_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I3[5]
.sym 33337 $PACKER_VCC_NET
.sym 33338 vga.ball_pos_h[4]
.sym 33339 vga.ball_pos_h_SB_DFFESS_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I3[4]
.sym 33341 vga.ball_pos_h_SB_DFFESS_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I3[6]
.sym 33343 $PACKER_VCC_NET
.sym 33344 vga.ball_pos_h[5]
.sym 33345 vga.ball_pos_h_SB_DFFESS_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I3[5]
.sym 33347 vga.ball_pos_h_SB_DFFESS_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I3[7]
.sym 33349 vga.ball_pos_h[6]
.sym 33350 $PACKER_VCC_NET
.sym 33351 vga.ball_pos_h_SB_DFFESS_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I3[6]
.sym 33353 vga.ball_pos_h_SB_DFFESS_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I3[8]
.sym 33355 $PACKER_VCC_NET
.sym 33356 vga.ball_pos_h[7]
.sym 33357 vga.ball_pos_h_SB_DFFESS_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I3[7]
.sym 33375 vga.ball_motion_l_SB_DFFESS_Q_E
.sym 33379 vga.ball_pos_h[2]
.sym 33381 vga.ball_pos_h_SB_DFFESR_Q_E
.sym 33383 vga.ball_motion_l
.sym 33397 vga.ball_pos_h_SB_DFFESS_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I3[8]
.sym 33408 vga.ball_pos_h[9]
.sym 33414 vga.ball_pos_h[8]
.sym 33415 vga.ball_pos_h_SB_DFFESR_Q_D_SB_LUT4_O_I3[5]
.sym 33418 $PACKER_VCC_NET
.sym 33421 vga.ball_motion_l_SB_DFFESS_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I0[3]
.sym 33425 vga.ball_motion_l
.sym 33434 vga.ball_pos_h_SB_DFFESS_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I3[9]
.sym 33436 vga.ball_pos_h[8]
.sym 33437 $PACKER_VCC_NET
.sym 33438 vga.ball_pos_h_SB_DFFESS_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I3[8]
.sym 33441 vga.ball_motion_l
.sym 33442 vga.ball_pos_h[9]
.sym 33443 vga.ball_motion_l_SB_DFFESS_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I0[3]
.sym 33444 vga.ball_pos_h_SB_DFFESS_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I3[9]
.sym 33465 vga.ball_motion_l_SB_DFFESS_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I0[3]
.sym 33467 vga.ball_motion_l
.sym 33468 vga.ball_pos_h_SB_DFFESR_Q_D_SB_LUT4_O_I3[5]
.sym 33500 vga.ball_pos_h[9]
.sym 33504 P1B8$SB_IO_OUT
.sym 33509 P1B4$SB_IO_OUT
.sym 33559 P1B4$SB_IO_OUT
.sym 33574 P1B4$SB_IO_OUT
.sym 33737 P1A9$SB_IO_OUT
.sym 33751 P1B4$SB_IO_OUT
.sym 35963 vga.red_SB_DFFSR_Q_D_SB_LUT4_O_I1_SB_LUT4_O_2_I1_SB_LUT4_O_2_I0_SB_LUT4_O_I1_SB_LUT4_I3_O[1]
.sym 35964 vga.ball_pos_h_SB_DFFESR_Q_4_D_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_O_I0_SB_LUT4_O_I0[0]
.sym 35965 vga.right_up_pressed_SB_LUT4_I2_I1_SB_CARRY_CO_I1[3]
.sym 35966 vga.right_up_pressed_SB_LUT4_I2_I1_SB_CARRY_CO_I1[4]
.sym 35967 vga.right_up_pressed_SB_LUT4_I2_I1_SB_CARRY_CO_I1[5]
.sym 35968 vga.right_up_pressed_SB_LUT4_I2_I1_SB_CARRY_CO_I1[6]
.sym 35969 vga.right_up_pressed_SB_LUT4_I2_I1_SB_CARRY_CO_I1[7]
.sym 35988 vga.paddle_r_pos_v[3]
.sym 35989 vga.paddle_r_pos_v[8]
.sym 36085 vga.right_up_pressed_SB_LUT4_I2_I1_SB_CARRY_CO_I1[8]
.sym 36086 vga.right_up_pressed_SB_LUT4_I2_I1[8]
.sym 36101 vga.paddle_r_pos_v_SB_DFFESS_Q_D_SB_LUT4_O_I0[0]
.sym 36111 vga.ball_motion_l_SB_DFFESS_Q_D_SB_LUT4_O_I0_SB_LUT4_O_1_I3_SB_CARRY_CO_I1[1]
.sym 36112 vga.count_v[3]
.sym 36118 vga.count_v[6]
.sym 36130 vga.count_v[0]
.sym 36131 vga.red_SB_DFFSR_Q_D_SB_LUT4_O_I1_SB_LUT4_O_2_I1_SB_LUT4_O_2_I0_SB_LUT4_O_3_I2[1]
.sym 36132 vga.ball_pos_h_SB_DFFESR_Q_4_D_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_I3_I0_SB_LUT4_O_I1_SB_LUT4_I3_I2[1]
.sym 36135 vga.red_SB_DFFSR_Q_D_SB_LUT4_O_I1_SB_LUT4_O_2_I1_SB_LUT4_O_2_I0_SB_LUT4_O_I1_SB_LUT4_I3_O[1]
.sym 36143 vga.count_v[2]
.sym 36145 vga.red_SB_DFFSR_Q_D_SB_LUT4_O_I1_SB_LUT4_O_2_I1_SB_LUT4_O_2_I0_SB_LUT4_O_I1_SB_LUT4_I3_O[3]
.sym 36146 vga.red_SB_DFFSR_Q_D_SB_LUT4_O_I1_SB_LUT4_O_2_I1_SB_LUT4_O_2_I0_SB_LUT4_O_I1_SB_LUT4_I3_O[4]
.sym 36147 vga.red_SB_DFFSR_Q_D_SB_LUT4_O_I1_SB_LUT4_O_2_I1_SB_LUT4_O_2_I0_SB_LUT4_O_I1_SB_LUT4_I3_O[5]
.sym 36148 vga.count_v[5]
.sym 36149 vga.red_SB_DFFSR_Q_D_SB_LUT4_O_I1_SB_LUT4_O_2_I1_SB_LUT4_O_2_I0_SB_LUT4_O_I1_SB_LUT4_I3_O[7]
.sym 36150 vga.paddle_r_pos_v_SB_DFFESS_Q_D_SB_LUT4_O_I0[0]
.sym 36152 vga.count_v[1]
.sym 36153 vga.count_v[6]
.sym 36154 vga.count_v[4]
.sym 36155 vga.count_v[7]
.sym 36156 vga.red_SB_DFFSR_Q_D_SB_LUT4_O_I1_SB_LUT4_O_2_I1_SB_LUT4_O_2_I0_SB_LUT4_O_I1_SB_LUT4_I3_O[6]
.sym 36157 vga.count_v[3]
.sym 36158 vga.red_SB_DFFSR_Q_D_SB_LUT4_O_I1_SB_LUT4_O_2_I1_SB_LUT4_O_I2[0]
.sym 36160 vga.paddle_r_pos_v_SB_DFFESS_Q_D_SB_LUT4_O_I0[0]
.sym 36161 vga.count_v[0]
.sym 36164 vga.red_SB_DFFSR_Q_D_SB_LUT4_O_I1_SB_LUT4_O_2_I1_SB_LUT4_O_I2[1]
.sym 36166 vga.red_SB_DFFSR_Q_D_SB_LUT4_O_I1_SB_LUT4_O_2_I1_SB_LUT4_O_2_I0_SB_LUT4_O_I1_SB_LUT4_I3_O[1]
.sym 36167 vga.count_v[1]
.sym 36170 vga.red_SB_DFFSR_Q_D_SB_LUT4_O_I1_SB_LUT4_O_2_I1_SB_LUT4_O_I2[2]
.sym 36172 vga.count_v[2]
.sym 36173 vga.ball_pos_h_SB_DFFESR_Q_4_D_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_I3_I0_SB_LUT4_O_I1_SB_LUT4_I3_I2[1]
.sym 36176 vga.red_SB_DFFSR_Q_D_SB_LUT4_O_I1_SB_LUT4_O_2_I1_SB_LUT4_O_I2[3]
.sym 36178 vga.count_v[3]
.sym 36179 vga.red_SB_DFFSR_Q_D_SB_LUT4_O_I1_SB_LUT4_O_2_I1_SB_LUT4_O_2_I0_SB_LUT4_O_I1_SB_LUT4_I3_O[3]
.sym 36182 vga.red_SB_DFFSR_Q_D_SB_LUT4_O_I1_SB_LUT4_O_2_I1_SB_LUT4_O_I2[4]
.sym 36184 vga.count_v[4]
.sym 36185 vga.red_SB_DFFSR_Q_D_SB_LUT4_O_I1_SB_LUT4_O_2_I1_SB_LUT4_O_2_I0_SB_LUT4_O_I1_SB_LUT4_I3_O[4]
.sym 36188 vga.red_SB_DFFSR_Q_D_SB_LUT4_O_I1_SB_LUT4_O_2_I1_SB_LUT4_O_I2[5]
.sym 36190 vga.count_v[5]
.sym 36191 vga.red_SB_DFFSR_Q_D_SB_LUT4_O_I1_SB_LUT4_O_2_I1_SB_LUT4_O_2_I0_SB_LUT4_O_I1_SB_LUT4_I3_O[5]
.sym 36194 vga.red_SB_DFFSR_Q_D_SB_LUT4_O_I1_SB_LUT4_O_2_I1_SB_LUT4_O_I2[6]
.sym 36196 vga.red_SB_DFFSR_Q_D_SB_LUT4_O_I1_SB_LUT4_O_2_I1_SB_LUT4_O_2_I0_SB_LUT4_O_I1_SB_LUT4_I3_O[6]
.sym 36197 vga.count_v[6]
.sym 36198 vga.red_SB_DFFSR_Q_D_SB_LUT4_O_I1_SB_LUT4_O_2_I1_SB_LUT4_O_2_I0_SB_LUT4_O_3_I2[1]
.sym 36200 vga.red_SB_DFFSR_Q_D_SB_LUT4_O_I1_SB_LUT4_O_2_I1_SB_LUT4_O_I2[7]
.sym 36202 vga.count_v[7]
.sym 36203 vga.red_SB_DFFSR_Q_D_SB_LUT4_O_I1_SB_LUT4_O_2_I1_SB_LUT4_O_2_I0_SB_LUT4_O_I1_SB_LUT4_I3_O[7]
.sym 36211 vga.ball_motion_l_SB_DFFESS_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_1_I1_SB_LUT4_I3_O[3]
.sym 36212 vga.ball_motion_l_SB_DFFESS_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_1_I1_SB_LUT4_I3_O[4]
.sym 36213 vga.ball_motion_l_SB_DFFESS_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_1_I1_SB_LUT4_I3_O[5]
.sym 36226 vga.count_v[0]
.sym 36230 vga.paddle_r_pos_v[1]
.sym 36232 vga.ball_motion_l_SB_DFFESS_Q_D_SB_LUT4_O_I0_SB_LUT4_O_1_I3_SB_CARRY_CO_I1[0]
.sym 36233 vga.ball_motion_l_SB_DFFESS_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_1_I1[3]
.sym 36235 vga.count_v[2]
.sym 36244 vga.red_SB_DFFSR_Q_D_SB_LUT4_O_I1_SB_LUT4_O_2_I1_SB_LUT4_O_I2[7]
.sym 36263 vga.red_SB_DFFSR_Q_D_SB_LUT4_O_I1_SB_LUT4_O_2_I1_SB_LUT4_O_2_I0_SB_LUT4_O_3_I2[3]
.sym 36265 vga.red_SB_DFFSR_Q_D_SB_LUT4_O_I1_SB_LUT4_O_2_I1_SB_LUT4_O_2_I0_SB_LUT4_O_I1_SB_LUT4_I3_O[8]
.sym 36270 vga.count_v[8]
.sym 36281 vga.red_SB_DFFSR_Q_D_SB_LUT4_O_I1_SB_LUT4_O_2_I1_SB_LUT4_O_I2[8]
.sym 36283 vga.count_v[8]
.sym 36284 vga.red_SB_DFFSR_Q_D_SB_LUT4_O_I1_SB_LUT4_O_2_I1_SB_LUT4_O_2_I0_SB_LUT4_O_I1_SB_LUT4_I3_O[8]
.sym 36287 vga.red_SB_DFFSR_Q_D_SB_LUT4_O_I1_SB_LUT4_O_2_I1_SB_LUT4_O_I2[9]
.sym 36290 vga.red_SB_DFFSR_Q_D_SB_LUT4_O_I1_SB_LUT4_O_2_I1_SB_LUT4_O_2_I0_SB_LUT4_O_3_I2[3]
.sym 36293 vga.red_SB_DFFSR_Q_D_SB_LUT4_O_I1_SB_LUT4_O_2_I1_SB_LUT4_O_I2[10]
.sym 36295 vga.red_SB_DFFSR_Q_D_SB_LUT4_O_I1_SB_LUT4_O_2_I1_SB_LUT4_O_2_I0_SB_LUT4_O_3_I2[3]
.sym 36299 vga.red_SB_DFFSR_Q_D_SB_LUT4_O_I1_SB_LUT4_O_2_I1_SB_LUT4_O_I2[11]
.sym 36302 vga.red_SB_DFFSR_Q_D_SB_LUT4_O_I1_SB_LUT4_O_2_I1_SB_LUT4_O_2_I0_SB_LUT4_O_3_I2[3]
.sym 36305 vga.red_SB_DFFSR_Q_D_SB_LUT4_O_I1_SB_LUT4_O_2_I1_SB_LUT4_O_I2[12]
.sym 36307 vga.red_SB_DFFSR_Q_D_SB_LUT4_O_I1_SB_LUT4_O_2_I1_SB_LUT4_O_2_I0_SB_LUT4_O_3_I2[3]
.sym 36311 vga.red_SB_DFFSR_Q_D_SB_LUT4_O_I1_SB_LUT4_O_2_I1_SB_LUT4_O_I2[13]
.sym 36314 vga.red_SB_DFFSR_Q_D_SB_LUT4_O_I1_SB_LUT4_O_2_I1_SB_LUT4_O_2_I0_SB_LUT4_O_3_I2[3]
.sym 36317 vga.red_SB_DFFSR_Q_D_SB_LUT4_O_I1_SB_LUT4_O_2_I1_SB_LUT4_O_I2[14]
.sym 36319 vga.red_SB_DFFSR_Q_D_SB_LUT4_O_I1_SB_LUT4_O_2_I1_SB_LUT4_O_2_I0_SB_LUT4_O_3_I2[3]
.sym 36323 vga.red_SB_DFFSR_Q_D_SB_LUT4_O_I1_SB_LUT4_O_2_I1_SB_LUT4_O_I2[15]
.sym 36326 vga.red_SB_DFFSR_Q_D_SB_LUT4_O_I1_SB_LUT4_O_2_I1_SB_LUT4_O_2_I0_SB_LUT4_O_3_I2[3]
.sym 36343 vga.count_v[1]
.sym 36344 vga.paddle_r_pos_v[6]
.sym 36345 vga.red_SB_DFFSR_Q_D_SB_LUT4_O_I1_SB_LUT4_O_2_I1_SB_LUT4_O_2_I0_SB_LUT4_O_I1[3]
.sym 36346 vga.ball_pos_h_SB_DFFESR_Q_4_D_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_I3_I0_SB_LUT4_O_I1_SB_LUT4_I3_I2[1]
.sym 36347 vga.count_v[7]
.sym 36348 vga.paddle_r_pos_v[5]
.sym 36350 vga.paddle_r_pos_v[4]
.sym 36351 vga.count_v[0]
.sym 36352 vga.paddle_r_pos_v[8]
.sym 36354 vga.paddle_r_pos_v[7]
.sym 36364 vga.count_v[7]
.sym 36366 vga.count_v[3]
.sym 36367 vga.red_SB_DFFSR_Q_D_SB_LUT4_O_I1_SB_LUT4_O_2_I1_SB_LUT4_O_I2[15]
.sym 36383 vga.red_SB_DFFSR_Q_D_SB_LUT4_O_I1_SB_LUT4_O_2_I1_SB_LUT4_O_2_I0_SB_LUT4_O_3_I2[3]
.sym 36404 vga.red_SB_DFFSR_Q_D_SB_LUT4_O_I1_SB_LUT4_O_2_I1_SB_LUT4_O_I2[16]
.sym 36407 vga.red_SB_DFFSR_Q_D_SB_LUT4_O_I1_SB_LUT4_O_2_I1_SB_LUT4_O_2_I0_SB_LUT4_O_3_I2[3]
.sym 36410 vga.red_SB_DFFSR_Q_D_SB_LUT4_O_I1_SB_LUT4_O_2_I1_SB_LUT4_O_I2[17]
.sym 36412 vga.red_SB_DFFSR_Q_D_SB_LUT4_O_I1_SB_LUT4_O_2_I1_SB_LUT4_O_2_I0_SB_LUT4_O_3_I2[3]
.sym 36416 vga.red_SB_DFFSR_Q_D_SB_LUT4_O_I1_SB_LUT4_O_2_I1_SB_LUT4_O_I2[18]
.sym 36419 vga.red_SB_DFFSR_Q_D_SB_LUT4_O_I1_SB_LUT4_O_2_I1_SB_LUT4_O_2_I0_SB_LUT4_O_3_I2[3]
.sym 36422 vga.red_SB_DFFSR_Q_D_SB_LUT4_O_I1_SB_LUT4_O_2_I1_SB_LUT4_O_I2[19]
.sym 36424 vga.red_SB_DFFSR_Q_D_SB_LUT4_O_I1_SB_LUT4_O_2_I1_SB_LUT4_O_2_I0_SB_LUT4_O_3_I2[3]
.sym 36428 vga.red_SB_DFFSR_Q_D_SB_LUT4_O_I1_SB_LUT4_O_2_I1_SB_LUT4_O_I2[20]
.sym 36431 vga.red_SB_DFFSR_Q_D_SB_LUT4_O_I1_SB_LUT4_O_2_I1_SB_LUT4_O_2_I0_SB_LUT4_O_3_I2[3]
.sym 36434 vga.red_SB_DFFSR_Q_D_SB_LUT4_O_I1_SB_LUT4_O_2_I1_SB_LUT4_O_I2[21]
.sym 36436 vga.red_SB_DFFSR_Q_D_SB_LUT4_O_I1_SB_LUT4_O_2_I1_SB_LUT4_O_2_I0_SB_LUT4_O_3_I2[3]
.sym 36440 vga.red_SB_DFFSR_Q_D_SB_LUT4_O_I1_SB_LUT4_O_2_I1_SB_LUT4_O_I2[22]
.sym 36443 vga.red_SB_DFFSR_Q_D_SB_LUT4_O_I1_SB_LUT4_O_2_I1_SB_LUT4_O_2_I0_SB_LUT4_O_3_I2[3]
.sym 36446 vga.red_SB_DFFSR_Q_D_SB_LUT4_O_I1_SB_LUT4_O_2_I1_SB_LUT4_O_I2[23]
.sym 36448 vga.red_SB_DFFSR_Q_D_SB_LUT4_O_I1_SB_LUT4_O_2_I1_SB_LUT4_O_2_I0_SB_LUT4_O_3_I2[3]
.sym 36471 vga.red_SB_DFFSR_Q_D_SB_LUT4_O_I1_SB_LUT4_O_2_I1_SB_LUT4_O_2_I0_SB_LUT4_O_3_I2[3]
.sym 36480 vga.count_v[5]
.sym 36481 vga.ball_pos_v[1]
.sym 36482 vga.red_SB_DFFSR_Q_D_SB_LUT4_O_I1_SB_LUT4_O_2_I1_SB_LUT4_O_2_I0_SB_LUT4_O_I1[4]
.sym 36484 vga.red_SB_DFFSR_Q_D_SB_LUT4_O_I1_SB_LUT4_O_2_I1_SB_LUT4_O_2_I0_SB_LUT4_O_I1[5]
.sym 36488 vga.red_SB_DFFSR_Q_D_SB_LUT4_O_I1_SB_LUT4_O_2_I1_SB_LUT4_O_2_I0_SB_LUT4_O_I1[7]
.sym 36489 vga.paddle_r_pos_v[3]
.sym 36490 vga.red_SB_DFFSR_Q_D_SB_LUT4_O_I1_SB_LUT4_O_2_I1_SB_LUT4_O_I2[23]
.sym 36525 vga.red_SB_DFFSR_Q_D_SB_LUT4_O_I1_SB_LUT4_O_2_I1_SB_LUT4_O_2_I0_SB_LUT4_O_3_I2[3]
.sym 36527 vga.red_SB_DFFSR_Q_D_SB_LUT4_O_I1_SB_LUT4_O_2_I1_SB_LUT4_O_I2[24]
.sym 36529 vga.red_SB_DFFSR_Q_D_SB_LUT4_O_I1_SB_LUT4_O_2_I1_SB_LUT4_O_2_I0_SB_LUT4_O_3_I2[3]
.sym 36533 vga.red_SB_DFFSR_Q_D_SB_LUT4_O_I1_SB_LUT4_O_2_I1_SB_LUT4_O_I2[25]
.sym 36536 vga.red_SB_DFFSR_Q_D_SB_LUT4_O_I1_SB_LUT4_O_2_I1_SB_LUT4_O_2_I0_SB_LUT4_O_3_I2[3]
.sym 36539 vga.red_SB_DFFSR_Q_D_SB_LUT4_O_I1_SB_LUT4_O_2_I1_SB_LUT4_O_I2[26]
.sym 36541 vga.red_SB_DFFSR_Q_D_SB_LUT4_O_I1_SB_LUT4_O_2_I1_SB_LUT4_O_2_I0_SB_LUT4_O_3_I2[3]
.sym 36545 vga.red_SB_DFFSR_Q_D_SB_LUT4_O_I1_SB_LUT4_O_2_I1_SB_LUT4_O_I2[27]
.sym 36548 vga.red_SB_DFFSR_Q_D_SB_LUT4_O_I1_SB_LUT4_O_2_I1_SB_LUT4_O_2_I0_SB_LUT4_O_3_I2[3]
.sym 36551 vga.red_SB_DFFSR_Q_D_SB_LUT4_O_I1_SB_LUT4_O_2_I1_SB_LUT4_O_I2[28]
.sym 36553 vga.red_SB_DFFSR_Q_D_SB_LUT4_O_I1_SB_LUT4_O_2_I1_SB_LUT4_O_2_I0_SB_LUT4_O_3_I2[3]
.sym 36557 vga.red_SB_DFFSR_Q_D_SB_LUT4_O_I1_SB_LUT4_O_2_I1_SB_LUT4_O_I2[29]
.sym 36560 vga.red_SB_DFFSR_Q_D_SB_LUT4_O_I1_SB_LUT4_O_2_I1_SB_LUT4_O_2_I0_SB_LUT4_O_3_I2[3]
.sym 36563 vga.red_SB_DFFSR_Q_D_SB_LUT4_O_I1_SB_LUT4_O_2_I1_SB_LUT4_O_I2[30]
.sym 36565 vga.red_SB_DFFSR_Q_D_SB_LUT4_O_I1_SB_LUT4_O_2_I1_SB_LUT4_O_2_I0_SB_LUT4_O_3_I2[3]
.sym 36569 $nextpnr_ICESTORM_LC_12$I3
.sym 36572 vga.red_SB_DFFSR_Q_D_SB_LUT4_O_I1_SB_LUT4_O_2_I1_SB_LUT4_O_2_I0_SB_LUT4_O_3_I2[3]
.sym 36589 vga.ball_pos_h_SB_DFFESR_Q_4_D_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_I3_I0_SB_LUT4_O_I1_SB_LUT4_I3_I2[1]
.sym 36596 vga.ball_motion_l_SB_DFFESS_Q_D_SB_LUT4_O_I0_SB_LUT4_O_1_I3_SB_CARRY_CO_I1[0]
.sym 36601 vga.count_v[6]
.sym 36603 vga.count_v[7]
.sym 36604 vga.count_v[3]
.sym 36605 vga.count_v[5]
.sym 36606 vga.count_v[4]
.sym 36607 vga.ball_pos_v[1]
.sym 36608 vga.count_v[2]
.sym 36609 vga.count_v[4]
.sym 36610 vga.count_v[6]
.sym 36611 vga.ball_pos_v[7]
.sym 36613 $nextpnr_ICESTORM_LC_12$I3
.sym 36618 vga.count_v[8]
.sym 36619 vga.ball_motion_l_SB_DFFESS_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_1_I1[8]
.sym 36620 vga.paddle_r_pos_v[1]
.sym 36621 vga.red_SB_DFFSR_Q_D_SB_LUT4_O_I1_SB_LUT4_O_2_I1_SB_LUT4_O_2_I0_SB_LUT4_O_I1[5]
.sym 36622 vga.count_v[0]
.sym 36623 vga.red_SB_DFFSR_Q_D_SB_LUT4_O_I1_SB_LUT4_O_2_I1_SB_LUT4_O_2_I0_SB_LUT4_O_I1[7]
.sym 36625 vga.red_SB_DFFSR_Q_D_SB_LUT4_O_I1_SB_LUT4_O_2_I1_SB_LUT4_O_2_I0_SB_LUT4_O_I1[3]
.sym 36626 vga.count_v[8]
.sym 36629 vga.ball_motion_l_SB_DFFESS_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_1_I0[1]
.sym 36632 vga.red_SB_DFFSR_Q_D_SB_LUT4_O_I1_SB_LUT4_O_2_I1_SB_LUT4_O_2_I0_SB_LUT4_O_I1[8]
.sym 36634 vga.count_v[7]
.sym 36636 vga.count_v[3]
.sym 36637 vga.count_v[1]
.sym 36640 vga.count_v[5]
.sym 36642 vga.paddle_r_pos_v[0]
.sym 36644 vga.ball_motion_l_SB_DFFESS_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_1_I1[0]
.sym 36649 vga.red_SB_DFFSR_Q_D_SB_LUT4_O_I1_SB_LUT4_O_1_I0_SB_LUT4_O_2_I3[2]
.sym 36654 $nextpnr_ICESTORM_LC_12$I3
.sym 36669 vga.red_SB_DFFSR_Q_D_SB_LUT4_O_I1_SB_LUT4_O_2_I1_SB_LUT4_O_2_I0_SB_LUT4_O_I1[3]
.sym 36670 vga.count_v[7]
.sym 36671 vga.red_SB_DFFSR_Q_D_SB_LUT4_O_I1_SB_LUT4_O_2_I1_SB_LUT4_O_2_I0_SB_LUT4_O_I1[7]
.sym 36672 vga.count_v[3]
.sym 36675 vga.count_v[0]
.sym 36676 vga.paddle_r_pos_v[0]
.sym 36677 vga.paddle_r_pos_v[1]
.sym 36678 vga.count_v[1]
.sym 36682 vga.red_SB_DFFSR_Q_D_SB_LUT4_O_I1_SB_LUT4_O_1_I0_SB_LUT4_O_2_I3[2]
.sym 36683 vga.ball_motion_l_SB_DFFESS_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_1_I1[0]
.sym 36684 vga.count_v[0]
.sym 36687 vga.count_v[8]
.sym 36688 vga.red_SB_DFFSR_Q_D_SB_LUT4_O_I1_SB_LUT4_O_2_I1_SB_LUT4_O_2_I0_SB_LUT4_O_I1[8]
.sym 36689 vga.count_v[5]
.sym 36690 vga.red_SB_DFFSR_Q_D_SB_LUT4_O_I1_SB_LUT4_O_2_I1_SB_LUT4_O_2_I0_SB_LUT4_O_I1[5]
.sym 36693 vga.ball_motion_l_SB_DFFESS_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_1_I1[8]
.sym 36694 vga.count_v[5]
.sym 36695 vga.count_v[8]
.sym 36696 vga.ball_motion_l_SB_DFFESS_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_1_I0[1]
.sym 36700 vga.red_SB_DFFSR_Q_D_SB_LUT4_O_I1_SB_LUT4_O_1_I0_SB_LUT4_O_3_I0[3]
.sym 36701 vga.ball_pos_v[1]
.sym 36702 vga.red_SB_DFFSR_Q_D_SB_LUT4_O_I1_SB_LUT4_O_1_I0[0]
.sym 36703 vga.red_SB_DFFSR_Q_D_SB_LUT4_O_I1_SB_LUT4_O_1_I0_SB_LUT4_O_I0[2]
.sym 36704 vga.ball_pos_v[0]
.sym 36705 vga.ball_pos_h_SB_DFFESR_Q_4_D_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_I3_I0_SB_LUT4_O_I0[1]
.sym 36706 vga.red_SB_DFFSR_Q_D_SB_LUT4_O_I1_SB_LUT4_O_1_I0_SB_LUT4_O_I0[3]
.sym 36707 vga.red_SB_DFFSR_Q_D_SB_LUT4_O_I1_SB_LUT4_O_1_I0_SB_LUT4_O_I0[0]
.sym 36713 P1B4$SB_IO_OUT
.sym 36715 vga.ball_motion_l_SB_DFFESS_Q_D_SB_LUT4_O_I0_SB_LUT4_O_1_I3_SB_CARRY_CO_I1[1]
.sym 36716 vga.left_up_pressed_SB_LUT4_I2_O_SB_LUT4_I3_O
.sym 36717 vga.ball_motion_l_SB_DFFESS_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_1_I0[1]
.sym 36719 vga.ball_motion_l_SB_DFFESS_Q_D_SB_LUT4_O_I0_SB_LUT4_O_1_I0_SB_LUT4_O_1_I0[1]
.sym 36723 vga.ball_motion_l_SB_DFFESS_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_1_I1[8]
.sym 36724 vga.ball_motion_l_SB_DFFESS_Q_D_SB_LUT4_O_I0_SB_LUT4_O_1_I3_SB_CARRY_CO_I1[0]
.sym 36725 vga.ball_pos_v[0]
.sym 36728 vga.count_v[0]
.sym 36729 vga.red_SB_DFFSR_Q_D_SB_LUT4_O_I1_SB_LUT4_O_2_I1_SB_LUT4_O_I1[10]
.sym 36735 vga.ball_pos_v[1]
.sym 36741 $PACKER_VCC_NET
.sym 36742 vga.paddle_r_pos_v[8]
.sym 36744 vga.paddle_r_pos_v[7]
.sym 36746 vga.paddle_r_pos_v[4]
.sym 36749 $PACKER_VCC_NET
.sym 36750 vga.paddle_r_pos_v[5]
.sym 36752 vga.ball_pos_h_SB_DFFESR_Q_4_D_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_I3_I0_SB_LUT4_O_I1_SB_LUT4_I3_I2[1]
.sym 36756 vga.paddle_r_pos_v[6]
.sym 36759 vga.paddle_r_pos_v[3]
.sym 36773 $nextpnr_ICESTORM_LC_52$O
.sym 36776 vga.ball_pos_h_SB_DFFESR_Q_4_D_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_I3_I0_SB_LUT4_O_I1_SB_LUT4_I3_I2[1]
.sym 36779 vga.red_SB_DFFSR_Q_D_SB_LUT4_O_I1_SB_LUT4_O_2_I1_SB_LUT4_O_2_I0_SB_LUT4_O_I1_SB_LUT4_O_I3[2]
.sym 36781 vga.paddle_r_pos_v[3]
.sym 36782 $PACKER_VCC_NET
.sym 36785 vga.red_SB_DFFSR_Q_D_SB_LUT4_O_I1_SB_LUT4_O_2_I1_SB_LUT4_O_2_I0_SB_LUT4_O_I1_SB_LUT4_O_I3[3]
.sym 36787 vga.paddle_r_pos_v[4]
.sym 36789 vga.red_SB_DFFSR_Q_D_SB_LUT4_O_I1_SB_LUT4_O_2_I1_SB_LUT4_O_2_I0_SB_LUT4_O_I1_SB_LUT4_O_I3[2]
.sym 36791 vga.red_SB_DFFSR_Q_D_SB_LUT4_O_I1_SB_LUT4_O_2_I1_SB_LUT4_O_2_I0_SB_LUT4_O_I1_SB_LUT4_O_I3[4]
.sym 36793 vga.paddle_r_pos_v[5]
.sym 36794 $PACKER_VCC_NET
.sym 36795 vga.red_SB_DFFSR_Q_D_SB_LUT4_O_I1_SB_LUT4_O_2_I1_SB_LUT4_O_2_I0_SB_LUT4_O_I1_SB_LUT4_O_I3[3]
.sym 36797 vga.red_SB_DFFSR_Q_D_SB_LUT4_O_I1_SB_LUT4_O_2_I1_SB_LUT4_O_2_I0_SB_LUT4_O_I1_SB_LUT4_O_I3[5]
.sym 36799 $PACKER_VCC_NET
.sym 36800 vga.paddle_r_pos_v[6]
.sym 36801 vga.red_SB_DFFSR_Q_D_SB_LUT4_O_I1_SB_LUT4_O_2_I1_SB_LUT4_O_2_I0_SB_LUT4_O_I1_SB_LUT4_O_I3[4]
.sym 36803 vga.red_SB_DFFSR_Q_D_SB_LUT4_O_I1_SB_LUT4_O_2_I1_SB_LUT4_O_2_I0_SB_LUT4_O_I1_SB_LUT4_O_I3[6]
.sym 36805 $PACKER_VCC_NET
.sym 36806 vga.paddle_r_pos_v[7]
.sym 36807 vga.red_SB_DFFSR_Q_D_SB_LUT4_O_I1_SB_LUT4_O_2_I1_SB_LUT4_O_2_I0_SB_LUT4_O_I1_SB_LUT4_O_I3[5]
.sym 36809 $nextpnr_ICESTORM_LC_53$I3
.sym 36811 vga.paddle_r_pos_v[8]
.sym 36812 $PACKER_VCC_NET
.sym 36813 vga.red_SB_DFFSR_Q_D_SB_LUT4_O_I1_SB_LUT4_O_2_I1_SB_LUT4_O_2_I0_SB_LUT4_O_I1_SB_LUT4_O_I3[6]
.sym 36815 $nextpnr_ICESTORM_LC_53$COUT
.sym 36817 $PACKER_VCC_NET
.sym 36819 $nextpnr_ICESTORM_LC_53$I3
.sym 36826 vga.red_SB_DFFSR_Q_D_SB_LUT4_O_I1_SB_LUT4_O_2_I1_SB_LUT4_O_I1_SB_CARRY_CO_I1[3]
.sym 36827 vga.red_SB_DFFSR_Q_D_SB_LUT4_O_I1_SB_LUT4_O_2_I1_SB_LUT4_O_I1_SB_CARRY_CO_I1[4]
.sym 36828 vga.red_SB_DFFSR_Q_D_SB_LUT4_O_I1_SB_LUT4_O_2_I1_SB_LUT4_O_I1_SB_CARRY_CO_I1[5]
.sym 36829 vga.red_SB_DFFSR_Q_D_SB_LUT4_O_I1_SB_LUT4_O_2_I1_SB_LUT4_O_I1_SB_CARRY_CO_I1[6]
.sym 36830 vga.red_SB_DFFSR_Q_D_SB_LUT4_O_I1_SB_LUT4_O_2_I1_SB_LUT4_O_I1_SB_CARRY_CO_I1[7]
.sym 36835 vga.ball_motion_l_SB_DFFESS_Q_D_SB_LUT4_O_I0_SB_LUT4_O_1_I0_SB_LUT4_O_1_I0[1]
.sym 36836 vga.ball_motion_l_SB_DFFESS_Q_D_SB_LUT4_O_I0_SB_LUT4_O_1_I0_SB_LUT4_O_2_I3[2]
.sym 36838 vga.ball_pos_v[8]
.sym 36839 vga.ball_motion_l_SB_DFFESS_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_1_I1_SB_LUT4_I3_O[10]
.sym 36840 vga.ball_pos_v[4]
.sym 36842 vga.ball_pos_v[6]
.sym 36843 vga.ball_motion_l_SB_DFFESS_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_1_I1[3]
.sym 36844 vga.ball_pos_v[1]
.sym 36845 vga.ball_motion_l_SB_DFFESS_Q_D_SB_LUT4_O_I0[3]
.sym 36846 vga.ball_pos_v[3]
.sym 36847 vga.ball_motion_l_SB_DFFESS_Q_D_SB_LUT4_O_I3[0]
.sym 36848 vga.ball_motion_l_SB_DFFESS_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_1_I1[6]
.sym 36849 vga.ball_motion_l_SB_DFFESS_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_1_I1[0]
.sym 36850 vga.ball_motion_l_SB_DFFESS_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_1_I1[7]
.sym 36851 vga.ball_pos_v[0]
.sym 36857 vga.ball_motion_l_SB_DFFESS_Q_D_SB_LUT4_O_I3[2]
.sym 36859 $nextpnr_ICESTORM_LC_53$COUT
.sym 36864 vga.ball_pos_h_SB_DFFESR_Q_4_D_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_I3_I0[0]
.sym 36872 vga.ball_motion_l_SB_DFFESS_Q_D_SB_LUT4_O_I0_SB_LUT4_O_1_I3_SB_CARRY_CO_I1[0]
.sym 36875 vga.ball_pos_h_SB_DFFESR_Q_4_D_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_I3_I0_SB_LUT4_O_I1_SB_LUT4_I3_I2[1]
.sym 36880 vga.ball_pos_h_SB_DFFESR_Q_4_D_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_I3_I0[2]
.sym 36882 vga.left_up_pressed_SB_LUT4_I2_O_SB_LUT4_I3_O
.sym 36890 vga.ball_pos_h_SB_DFFESR_Q_4_D_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_I3_I0[1]
.sym 36892 vga.ball_pos_h_SB_DFFESR_Q_4_D_SB_LUT4_O_I3_SB_LUT4_O_I2[0]
.sym 36893 vga.ball_pos_v[2]
.sym 36897 vga.ball_pos_h_SB_DFFESR_Q_4_D_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_I3_I0_SB_LUT4_O_I1_SB_LUT4_I3_I2[1]
.sym 36899 vga.ball_pos_v[2]
.sym 36900 $nextpnr_ICESTORM_LC_53$COUT
.sym 36909 vga.ball_pos_h_SB_DFFESR_Q_4_D_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_I3_I0[2]
.sym 36910 vga.ball_pos_h_SB_DFFESR_Q_4_D_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_I3_I0[1]
.sym 36911 vga.ball_pos_h_SB_DFFESR_Q_4_D_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_I3_I0[0]
.sym 36912 vga.ball_pos_h_SB_DFFESR_Q_4_D_SB_LUT4_O_I3_SB_LUT4_O_I2[0]
.sym 36929 vga.ball_motion_l_SB_DFFESS_Q_D_SB_LUT4_O_I0_SB_LUT4_O_1_I3_SB_CARRY_CO_I1[0]
.sym 36943 vga.left_up_pressed_SB_LUT4_I2_O_SB_LUT4_I3_O
.sym 36944 P1B9$SB_IO_OUT_$glb_clk
.sym 36945 rst_$glb_sr
.sym 36946 vga.red_SB_DFFSR_Q_D_SB_LUT4_O_I1_SB_LUT4_O_2_I1_SB_LUT4_O_I1_SB_CARRY_CO_I1[8]
.sym 36947 vga.red_SB_DFFSR_Q_D_SB_LUT4_O_I1_SB_LUT4_O_2_I1_SB_LUT4_O_I1_SB_CARRY_CO_I1[9]
.sym 36948 vga.red_SB_DFFSR_Q_D_SB_LUT4_O_I1_SB_LUT4_O_2_I1_SB_LUT4_O_I1[10]
.sym 36949 vga.ball_motion_l_SB_DFFESS_Q_D_SB_LUT4_O_I3[2]
.sym 36950 vga.ball_motion_l_SB_DFFESS_Q_D_SB_LUT4_O_I0_SB_LUT4_O_1_I0_SB_LUT4_O_2_I3[3]
.sym 36951 vga.ball_motion_l_SB_DFFESS_Q_D_SB_LUT4_O_I0_SB_LUT4_O_1_I0_SB_LUT4_O_2_I3[0]
.sym 36952 vga.ball_motion_l_SB_DFFESS_Q_D_SB_LUT4_O_I3[0]
.sym 36953 vga.ball_motion_l_SB_DFFESS_Q_D_SB_LUT4_O_I0_SB_LUT4_O_1_I0[2]
.sym 36958 vga.ball_pos_h_SB_DFFESR_Q_5_D_SB_LUT4_O_I2_SB_LUT4_I1_O
.sym 36959 vga.ball_pos_h_SB_DFFESR_Q_4_D_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_O_I0_SB_LUT4_O_I0[2]
.sym 36960 vga.ball_motion_l_SB_DFFESS_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_1_I1[0]
.sym 36962 vga.ball_pos_h_SB_DFFESR_Q_4_D_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_I3_I0_SB_LUT4_O_I1_SB_LUT4_I3_I2[1]
.sym 36963 vga.ball_pos_h_SB_DFFESR_Q_4_D_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_O_I0_SB_LUT4_O_1_I2[0]
.sym 36965 vga.ball_pos_h_SB_DFFESR_Q_4_D_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_O_I0_SB_LUT4_O_I0[4]
.sym 36966 vga.paddle_r_pos_v_SB_DFFESS_Q_D_SB_LUT4_O_I0[0]
.sym 36967 vga.ball_motion_l_SB_DFFESS_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I0[3]
.sym 36970 vga.ball_motion_l_SB_DFFESS_Q_D_SB_LUT4_O_I0_SB_LUT4_O_1_I0_SB_LUT4_O_I0[5]
.sym 36972 vga.ball_motion_l_SB_DFFESS_Q_D_SB_LUT4_O_I0_SB_LUT4_O_1_I0_SB_LUT4_O_2_I3[1]
.sym 36974 vga.ball_motion_l
.sym 36975 vga.ball_pos_v[3]
.sym 36976 vga.ball_motion_l_SB_DFFESS_Q_D_SB_LUT4_O_I0_SB_LUT4_O_1_I0_SB_LUT4_O_I0[2]
.sym 36978 vga.ball_motion_l_SB_DFFESS_Q_D_SB_LUT4_O_I0_SB_LUT4_O_1_I0_SB_LUT4_O_I0[6]
.sym 36979 vga.ball_motion_l_SB_DFFESS_Q_D_SB_LUT4_O_I0[0]
.sym 36980 vga.ball_motion_l_SB_DFFESS_Q_D_SB_LUT4_O_I0_SB_LUT4_O_1_I0_SB_LUT4_O_1_I0[7]
.sym 36981 vga.ball_pos_v[3]
.sym 36987 vga.ball_motion_l_SB_DFFESS_Q_D_SB_LUT4_O_I0_SB_LUT4_O_1_I0_SB_LUT4_O_1_I0[1]
.sym 36989 vga.ball_motion_l_SB_DFFESS_Q_D_SB_LUT4_O_I0_SB_LUT4_O_1_I0_SB_LUT4_O_I0[1]
.sym 36990 vga.ball_pos_v[2]
.sym 36991 vga.ball_pos_v[3]
.sym 36992 vga.ball_motion_l_SB_DFFESS_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_1_I1[0]
.sym 36993 vga.ball_pos_v[7]
.sym 36994 vga.ball_motion_l_SB_DFFESS_Q_D_SB_LUT4_O_I0_SB_LUT4_O_1_I0_SB_LUT4_O_I0[2]
.sym 36995 vga.ball_motion_l_SB_DFFESS_Q_D_SB_LUT4_O_I0_SB_LUT4_O_1_I0_SB_LUT4_O_I0[4]
.sym 36996 vga.ball_motion_l_SB_DFFESS_Q_D_SB_LUT4_O_I0_SB_LUT4_O_1_I0_SB_LUT4_O_I0[5]
.sym 36998 vga.ball_motion_l_SB_DFFESS_Q_D_SB_LUT4_O_I0_SB_LUT4_O_1_I0_SB_LUT4_O_2_I3[1]
.sym 37000 vga.ball_pos_v[6]
.sym 37001 vga.ball_motion_l_SB_DFFESS_Q_D_SB_LUT4_O_I0_SB_LUT4_O_1_I3_SB_CARRY_CO_I1[1]
.sym 37003 vga.ball_motion_l_SB_DFFESS_Q_D_SB_LUT4_O_I0_SB_LUT4_O_1_I3_SB_CARRY_CO_I1[0]
.sym 37005 vga.ball_pos_v[1]
.sym 37006 vga.ball_motion_l_SB_DFFESS_Q_D_SB_LUT4_O_I0_SB_LUT4_O_1_I3_SB_CARRY_CO_I1[3]
.sym 37008 vga.ball_motion_l_SB_DFFESS_Q_D_SB_LUT4_O_I0_SB_LUT4_O_1_I3_SB_CARRY_CO_I1[5]
.sym 37010 vga.ball_motion_l_SB_DFFESS_Q_D_SB_LUT4_O_I0_SB_LUT4_O_1_I3_SB_CARRY_CO_I1[7]
.sym 37011 vga.ball_pos_v[0]
.sym 37014 vga.ball_pos_v[4]
.sym 37015 vga.ball_motion_l_SB_DFFESS_Q_D_SB_LUT4_O_I0_SB_LUT4_O_1_I3_SB_CARRY_CO_I1[4]
.sym 37017 vga.ball_motion_l_SB_DFFESS_Q_D_SB_LUT4_O_I0_SB_LUT4_O_1_I3_SB_CARRY_CO_I1[6]
.sym 37018 vga.ball_motion_l_SB_DFFESS_Q_D_SB_LUT4_O_I0_SB_LUT4_O_1_I0_SB_LUT4_O_2_I3[2]
.sym 37019 vga.ball_motion_l_SB_DFFESS_Q_D_SB_LUT4_O_I0_SB_LUT4_O_1_I3[1]
.sym 37021 vga.ball_pos_v[0]
.sym 37022 vga.ball_motion_l_SB_DFFESS_Q_D_SB_LUT4_O_I0_SB_LUT4_O_1_I3_SB_CARRY_CO_I1[0]
.sym 37023 vga.ball_motion_l_SB_DFFESS_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_1_I1[0]
.sym 37025 vga.ball_motion_l_SB_DFFESS_Q_D_SB_LUT4_O_I0_SB_LUT4_O_1_I3[2]
.sym 37027 vga.ball_pos_v[1]
.sym 37028 vga.ball_motion_l_SB_DFFESS_Q_D_SB_LUT4_O_I0_SB_LUT4_O_1_I3_SB_CARRY_CO_I1[1]
.sym 37031 vga.ball_motion_l_SB_DFFESS_Q_D_SB_LUT4_O_I0_SB_LUT4_O_1_I3[3]
.sym 37033 vga.ball_pos_v[2]
.sym 37034 vga.ball_motion_l_SB_DFFESS_Q_D_SB_LUT4_O_I0_SB_LUT4_O_1_I0_SB_LUT4_O_1_I0[1]
.sym 37037 vga.ball_motion_l_SB_DFFESS_Q_D_SB_LUT4_O_I0_SB_LUT4_O_1_I3[4]
.sym 37039 vga.ball_pos_v[3]
.sym 37040 vga.ball_motion_l_SB_DFFESS_Q_D_SB_LUT4_O_I0_SB_LUT4_O_1_I3_SB_CARRY_CO_I1[3]
.sym 37041 vga.ball_motion_l_SB_DFFESS_Q_D_SB_LUT4_O_I0_SB_LUT4_O_1_I0_SB_LUT4_O_I0[1]
.sym 37043 vga.ball_motion_l_SB_DFFESS_Q_D_SB_LUT4_O_I0_SB_LUT4_O_1_I3[5]
.sym 37045 vga.ball_motion_l_SB_DFFESS_Q_D_SB_LUT4_O_I0_SB_LUT4_O_1_I3_SB_CARRY_CO_I1[4]
.sym 37046 vga.ball_pos_v[4]
.sym 37047 vga.ball_motion_l_SB_DFFESS_Q_D_SB_LUT4_O_I0_SB_LUT4_O_1_I0_SB_LUT4_O_I0[2]
.sym 37049 vga.ball_motion_l_SB_DFFESS_Q_D_SB_LUT4_O_I0_SB_LUT4_O_1_I3[6]
.sym 37051 vga.ball_motion_l_SB_DFFESS_Q_D_SB_LUT4_O_I0_SB_LUT4_O_1_I0_SB_LUT4_O_2_I3[2]
.sym 37052 vga.ball_motion_l_SB_DFFESS_Q_D_SB_LUT4_O_I0_SB_LUT4_O_1_I3_SB_CARRY_CO_I1[5]
.sym 37053 vga.ball_motion_l_SB_DFFESS_Q_D_SB_LUT4_O_I0_SB_LUT4_O_1_I0_SB_LUT4_O_2_I3[1]
.sym 37055 vga.ball_motion_l_SB_DFFESS_Q_D_SB_LUT4_O_I0_SB_LUT4_O_1_I3[7]
.sym 37057 vga.ball_motion_l_SB_DFFESS_Q_D_SB_LUT4_O_I0_SB_LUT4_O_1_I3_SB_CARRY_CO_I1[6]
.sym 37058 vga.ball_pos_v[6]
.sym 37059 vga.ball_motion_l_SB_DFFESS_Q_D_SB_LUT4_O_I0_SB_LUT4_O_1_I0_SB_LUT4_O_I0[4]
.sym 37061 vga.ball_motion_l_SB_DFFESS_Q_D_SB_LUT4_O_I0_SB_LUT4_O_1_I3[8]
.sym 37063 vga.ball_pos_v[7]
.sym 37064 vga.ball_motion_l_SB_DFFESS_Q_D_SB_LUT4_O_I0_SB_LUT4_O_1_I3_SB_CARRY_CO_I1[7]
.sym 37065 vga.ball_motion_l_SB_DFFESS_Q_D_SB_LUT4_O_I0_SB_LUT4_O_1_I0_SB_LUT4_O_I0[5]
.sym 37069 vga.ball_motion_l
.sym 37070 vga.ball_motion_l_SB_DFFESS_Q_E
.sym 37072 vga.ball_motion_l_SB_DFFESS_Q_D_SB_LUT4_O_I0_SB_LUT4_O_1_I0[0]
.sym 37081 vga.ball_motion_l_SB_DFFESS_Q_D_SB_LUT4_O_I0_SB_LUT4_O_1_I0_SB_LUT4_O_I0[4]
.sym 37082 vga.ball_pos_v[6]
.sym 37083 vga.ball_motion_l_SB_DFFESS_Q_D_SB_LUT4_O_I0_SB_LUT4_O_1_I0_SB_LUT4_O_I0[1]
.sym 37084 vga.paddle_r_pos_v_SB_DFFESS_Q_D_SB_LUT4_O_I0[0]
.sym 37085 vga.ball_pos_h_SB_DFFESR_Q_4_D_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_I3_I0_SB_LUT4_O_I1[0]
.sym 37086 vga.ball_pos_v[2]
.sym 37105 vga.ball_motion_l_SB_DFFESS_Q_D_SB_LUT4_O_I0_SB_LUT4_O_1_I3[8]
.sym 37110 vga.ball_pos_v[6]
.sym 37115 vga.ball_motion_l_SB_DFFESS_Q_D_SB_LUT4_O_I0_SB_LUT4_O_1_I0_SB_LUT4_O_I0[4]
.sym 37116 vga.ball_pos_v[8]
.sym 37118 vga.ball_motion_l_SB_DFFESS_Q_D_SB_LUT4_O_I0_SB_LUT4_O_1_I3_SB_CARRY_CO_I1[8]
.sym 37121 vga.ball_motion_l_SB_DFFESS_Q_D_SB_LUT4_O_I0_SB_LUT4_O_1_I0_SB_LUT4_O_1_I0[7]
.sym 37123 vga.hs_out
.sym 37125 vga.ball_motion_l_SB_DFFESS_Q_D_SB_LUT4_O_I0_SB_LUT4_O_1_I0[2]
.sym 37129 vga.ball_motion_l_SB_DFFESS_Q_D_SB_LUT4_O_I0_SB_LUT4_O_1_I0[1]
.sym 37135 vga.ball_motion_l_SB_DFFESS_Q_D_SB_LUT4_O_I0_SB_LUT4_O_1_I3_SB_CARRY_CO_I1[9]
.sym 37137 vga.ball_motion_l_SB_DFFESS_Q_D_SB_LUT4_O_I0_SB_LUT4_O_1_I0[0]
.sym 37138 vga.ball_motion_l_SB_DFFESS_Q_D_SB_LUT4_O_I0_SB_LUT4_O_1_I0_SB_LUT4_O_I0[6]
.sym 37142 vga.ball_motion_l_SB_DFFESS_Q_D_SB_LUT4_O_I0_SB_LUT4_O_1_I3[9]
.sym 37144 vga.ball_motion_l_SB_DFFESS_Q_D_SB_LUT4_O_I0_SB_LUT4_O_1_I3_SB_CARRY_CO_I1[8]
.sym 37145 vga.ball_pos_v[8]
.sym 37146 vga.ball_motion_l_SB_DFFESS_Q_D_SB_LUT4_O_I0_SB_LUT4_O_1_I0_SB_LUT4_O_I0[6]
.sym 37148 vga.ball_motion_l_SB_DFFESS_Q_D_SB_LUT4_O_I0_SB_LUT4_O_1_I0[3]
.sym 37150 vga.ball_motion_l_SB_DFFESS_Q_D_SB_LUT4_O_I0_SB_LUT4_O_1_I3_SB_CARRY_CO_I1[9]
.sym 37152 vga.ball_motion_l_SB_DFFESS_Q_D_SB_LUT4_O_I0_SB_LUT4_O_1_I0_SB_LUT4_O_1_I0[7]
.sym 37155 vga.ball_motion_l_SB_DFFESS_Q_D_SB_LUT4_O_I0_SB_LUT4_O_1_I0[2]
.sym 37156 vga.ball_motion_l_SB_DFFESS_Q_D_SB_LUT4_O_I0_SB_LUT4_O_1_I0[1]
.sym 37157 vga.ball_motion_l_SB_DFFESS_Q_D_SB_LUT4_O_I0_SB_LUT4_O_1_I0[0]
.sym 37158 vga.ball_motion_l_SB_DFFESS_Q_D_SB_LUT4_O_I0_SB_LUT4_O_1_I0[3]
.sym 37161 vga.ball_motion_l_SB_DFFESS_Q_D_SB_LUT4_O_I0_SB_LUT4_O_1_I0_SB_LUT4_O_I0[6]
.sym 37162 vga.ball_pos_v[6]
.sym 37163 vga.ball_motion_l_SB_DFFESS_Q_D_SB_LUT4_O_I0_SB_LUT4_O_1_I0_SB_LUT4_O_I0[4]
.sym 37164 vga.ball_pos_v[8]
.sym 37179 vga.hs_out
.sym 37205 vga.ball_motion_l_SB_DFFESS_Q_D_SB_LUT4_O_I0[3]
.sym 37207 vga.ball_motion_l_SB_DFFESS_Q_D_SB_LUT4_O_I0_SB_LUT4_O_1_I0_SB_LUT4_O_1_I0[7]
.sym 37211 vga.ball_motion_l_SB_DFFESS_Q_D_SB_LUT4_O_I0_SB_LUT4_O_1_I0_SB_LUT4_O_I0[4]
.sym 37225 P1B4$SB_IO_OUT
.sym 37327 $PACKER_VCC_NET
.sym 37360 P1B7$SB_IO_OUT
.sym 37363 P1B4$SB_IO_OUT
.sym 37373 P1B7$SB_IO_OUT
.sym 37381 P1B4$SB_IO_OUT
.sym 37385 P1B8$SB_IO_OUT
.sym 37390 P1B4$SB_IO_OUT
.sym 37393 P1A9$SB_IO_OUT
.sym 37400 P1A9$SB_IO_OUT
.sym 37405 P1B4$SB_IO_OUT
.sym 39557 vga.red_SB_DFFSR_Q_D_SB_LUT4_O_I1_SB_LUT4_O_2_I1_SB_LUT4_O_2_I0_SB_LUT4_O_I1_SB_LUT4_I3_O[1]
.sym 39701 vga.red_SB_DFFSR_Q_D_SB_LUT4_O_I1_SB_LUT4_O_2_I1_SB_LUT4_O_2_I0_SB_LUT4_O_I1_SB_LUT4_I3_O[1]
.sym 39820 vga.paddle_r_pos_v[6]
.sym 39821 rst
.sym 39822 vga.paddle_r_pos_v[5]
.sym 39827 vga.red_SB_DFFSR_Q_D_SB_LUT4_O_I1_SB_LUT4_O_2_I1_SB_LUT4_O_2_I0_SB_LUT4_O_I1_SB_LUT4_I3_O[1]
.sym 39835 vga.red_SB_DFFSR_Q_D_SB_LUT4_O_I1_SB_LUT4_O_2_I1_SB_LUT4_O_2_I0_SB_LUT4_O_I1_SB_LUT4_I3_O[1]
.sym 39837 vga.right_up_pressed_SB_LUT4_I2_I1_SB_CARRY_CO_I1[3]
.sym 39838 vga.paddle_r_pos_v[5]
.sym 39839 vga.right_up_pressed_SB_LUT4_I2_I1_SB_CARRY_CO_I1[5]
.sym 39841 vga.right_up_pressed_SB_LUT4_I2_I1_SB_CARRY_CO_I1[7]
.sym 39844 vga.paddle_r_pos_v[6]
.sym 39849 vga.paddle_r_pos_v_SB_DFFESS_Q_D_SB_LUT4_O_I0[0]
.sym 39850 vga.paddle_r_pos_v[1]
.sym 39851 $PACKER_VCC_NET
.sym 39852 vga.ball_pos_h_SB_DFFESR_Q_4_D_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_O_I0_SB_LUT4_O_I0[0]
.sym 39854 vga.paddle_r_pos_v[7]
.sym 39856 vga.right_up_pressed_SB_LUT4_I2_I1_SB_CARRY_CO_I1[6]
.sym 39858 vga.ball_pos_h_SB_DFFESR_Q_4_D_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_I3_I0_SB_LUT4_O_I1_SB_LUT4_I3_I2[1]
.sym 39859 $PACKER_VCC_NET
.sym 39861 vga.paddle_r_pos_v[3]
.sym 39862 vga.right_up_pressed_SB_LUT4_I2_I1_SB_CARRY_CO_I1[4]
.sym 39864 vga.paddle_r_pos_v[4]
.sym 39866 $nextpnr_ICESTORM_LC_46$O
.sym 39869 vga.paddle_r_pos_v_SB_DFFESS_Q_D_SB_LUT4_O_I0[0]
.sym 39872 vga.right_up_pressed_SB_LUT4_I2_I1[1]
.sym 39875 vga.red_SB_DFFSR_Q_D_SB_LUT4_O_I1_SB_LUT4_O_2_I1_SB_LUT4_O_2_I0_SB_LUT4_O_I1_SB_LUT4_I3_O[1]
.sym 39876 vga.paddle_r_pos_v[1]
.sym 39878 vga.right_up_pressed_SB_LUT4_I2_I1[2]
.sym 39880 $PACKER_VCC_NET
.sym 39881 vga.ball_pos_h_SB_DFFESR_Q_4_D_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_O_I0_SB_LUT4_O_I0[0]
.sym 39882 vga.ball_pos_h_SB_DFFESR_Q_4_D_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_I3_I0_SB_LUT4_O_I1_SB_LUT4_I3_I2[1]
.sym 39884 vga.right_up_pressed_SB_LUT4_I2_I1[3]
.sym 39887 vga.right_up_pressed_SB_LUT4_I2_I1_SB_CARRY_CO_I1[3]
.sym 39888 vga.paddle_r_pos_v[3]
.sym 39890 vga.right_up_pressed_SB_LUT4_I2_I1[4]
.sym 39892 vga.right_up_pressed_SB_LUT4_I2_I1_SB_CARRY_CO_I1[4]
.sym 39893 $PACKER_VCC_NET
.sym 39894 vga.paddle_r_pos_v[4]
.sym 39896 vga.right_up_pressed_SB_LUT4_I2_I1[5]
.sym 39899 vga.right_up_pressed_SB_LUT4_I2_I1_SB_CARRY_CO_I1[5]
.sym 39900 vga.paddle_r_pos_v[5]
.sym 39902 vga.right_up_pressed_SB_LUT4_I2_I1[6]
.sym 39905 vga.right_up_pressed_SB_LUT4_I2_I1_SB_CARRY_CO_I1[6]
.sym 39906 vga.paddle_r_pos_v[6]
.sym 39908 vga.right_up_pressed_SB_LUT4_I2_I1[7]
.sym 39911 vga.right_up_pressed_SB_LUT4_I2_I1_SB_CARRY_CO_I1[7]
.sym 39912 vga.paddle_r_pos_v[7]
.sym 39916 vga.paddle_r_pos_v[1]
.sym 39919 vga.right_up_pressed_SB_LUT4_I2_O_SB_LUT4_I3_O
.sym 39921 vga.paddle_r_pos_v_SB_DFFESS_Q_D_SB_LUT4_O_I1[1]
.sym 39922 vga.right_up_pressed_SB_LUT4_I2_O[2]
.sym 39949 vga.paddle_r_pos_v[1]
.sym 39952 vga.right_up_pressed_SB_LUT4_I2_I1[7]
.sym 39964 vga.paddle_r_pos_v[8]
.sym 39965 vga.right_up_pressed_SB_LUT4_I2_I1_SB_CARRY_CO_I1[8]
.sym 39989 $nextpnr_ICESTORM_LC_47$I3
.sym 39991 vga.right_up_pressed_SB_LUT4_I2_I1_SB_CARRY_CO_I1[8]
.sym 39993 vga.paddle_r_pos_v[8]
.sym 39999 $nextpnr_ICESTORM_LC_47$I3
.sym 40040 vga.red_SB_DFFSR_Q_D_SB_LUT4_O_I1_SB_LUT4_O_2_I1_SB_LUT4_O_2_I0_SB_LUT4_O_I1[3]
.sym 40044 vga.paddle_r_pos_v[0]
.sym 40058 vga.right_up_pressed
.sym 40073 vga.count_v[1]
.sym 40074 vga.ball_motion_l_SB_DFFESS_Q_D_SB_LUT4_O_I0_SB_LUT4_O_1_I3_SB_CARRY_CO_I1[0]
.sym 40080 vga.ball_motion_l_SB_DFFESS_Q_D_SB_LUT4_O_I0_SB_LUT4_O_1_I0_SB_LUT4_O_1_I0[1]
.sym 40083 vga.count_v[0]
.sym 40085 vga.count_v[1]
.sym 40086 vga.ball_motion_l_SB_DFFESS_Q_D_SB_LUT4_O_I0_SB_LUT4_O_1_I3_SB_CARRY_CO_I1[1]
.sym 40087 vga.count_v[7]
.sym 40091 vga.count_v[4]
.sym 40093 vga.count_v[6]
.sym 40094 vga.count_v[5]
.sym 40095 vga.count_v[3]
.sym 40096 vga.ball_motion_l_SB_DFFESS_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_1_I1[3]
.sym 40097 vga.ball_motion_l_SB_DFFESS_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_1_I1[4]
.sym 40099 vga.ball_motion_l_SB_DFFESS_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_1_I1_SB_LUT4_I3_O[3]
.sym 40105 vga.ball_motion_l_SB_DFFESS_Q_D_SB_LUT4_O_I0_SB_LUT4_O_1_I3_SB_CARRY_CO_I1[0]
.sym 40106 vga.count_v[2]
.sym 40107 vga.ball_motion_l_SB_DFFESS_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_1_I0[1]
.sym 40108 vga.ball_motion_l_SB_DFFESS_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_1_I1_SB_LUT4_I3_O[4]
.sym 40109 vga.ball_motion_l_SB_DFFESS_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_1_I1_SB_LUT4_I3_O[5]
.sym 40110 vga.ball_motion_l_SB_DFFESS_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_1_I1_SB_LUT4_I3_O[6]
.sym 40111 vga.ball_motion_l_SB_DFFESS_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_1_I1_SB_LUT4_I3_O[7]
.sym 40112 vga.red_SB_DFFSR_Q_D_SB_LUT4_O_I1_SB_LUT4_O_1_I0_SB_LUT4_O_3_I0_SB_LUT4_O_I3[0]
.sym 40114 vga.count_v[0]
.sym 40115 vga.ball_motion_l_SB_DFFESS_Q_D_SB_LUT4_O_I0_SB_LUT4_O_1_I3_SB_CARRY_CO_I1[0]
.sym 40118 vga.red_SB_DFFSR_Q_D_SB_LUT4_O_I1_SB_LUT4_O_1_I0_SB_LUT4_O_3_I0_SB_LUT4_O_I3[1]
.sym 40120 vga.ball_motion_l_SB_DFFESS_Q_D_SB_LUT4_O_I0_SB_LUT4_O_1_I3_SB_CARRY_CO_I1[1]
.sym 40121 vga.count_v[1]
.sym 40124 vga.red_SB_DFFSR_Q_D_SB_LUT4_O_I1_SB_LUT4_O_1_I0_SB_LUT4_O_3_I0_SB_LUT4_O_I3[2]
.sym 40126 vga.count_v[2]
.sym 40127 vga.ball_motion_l_SB_DFFESS_Q_D_SB_LUT4_O_I0_SB_LUT4_O_1_I0_SB_LUT4_O_1_I0[1]
.sym 40130 vga.red_SB_DFFSR_Q_D_SB_LUT4_O_I1_SB_LUT4_O_1_I0_SB_LUT4_O_3_I0_SB_LUT4_O_I3[3]
.sym 40132 vga.count_v[3]
.sym 40133 vga.ball_motion_l_SB_DFFESS_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_1_I1_SB_LUT4_I3_O[3]
.sym 40134 vga.ball_motion_l_SB_DFFESS_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_1_I1[3]
.sym 40136 vga.red_SB_DFFSR_Q_D_SB_LUT4_O_I1_SB_LUT4_O_1_I0_SB_LUT4_O_3_I0_SB_LUT4_O_I3[4]
.sym 40138 vga.ball_motion_l_SB_DFFESS_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_1_I1_SB_LUT4_I3_O[4]
.sym 40139 vga.count_v[4]
.sym 40140 vga.ball_motion_l_SB_DFFESS_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_1_I1[4]
.sym 40142 vga.red_SB_DFFSR_Q_D_SB_LUT4_O_I1_SB_LUT4_O_1_I0_SB_LUT4_O_3_I0_SB_LUT4_O_I3[5]
.sym 40144 vga.ball_motion_l_SB_DFFESS_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_1_I1_SB_LUT4_I3_O[5]
.sym 40145 vga.count_v[5]
.sym 40146 vga.ball_motion_l_SB_DFFESS_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_1_I0[1]
.sym 40148 vga.red_SB_DFFSR_Q_D_SB_LUT4_O_I1_SB_LUT4_O_1_I0_SB_LUT4_O_3_I0_SB_LUT4_O_I3[6]
.sym 40150 vga.ball_motion_l_SB_DFFESS_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_1_I1_SB_LUT4_I3_O[6]
.sym 40151 vga.count_v[6]
.sym 40154 vga.red_SB_DFFSR_Q_D_SB_LUT4_O_I1_SB_LUT4_O_1_I0_SB_LUT4_O_3_I0_SB_LUT4_O_I3[7]
.sym 40156 vga.ball_motion_l_SB_DFFESS_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_1_I1_SB_LUT4_I3_O[7]
.sym 40157 vga.count_v[7]
.sym 40168 vga.ball_motion_l_SB_DFFESS_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_1_I1_SB_LUT4_I3_O[6]
.sym 40169 vga.ball_motion_l_SB_DFFESS_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_1_I1_SB_LUT4_I3_O[7]
.sym 40174 vga.ball_motion_l_SB_DFFESS_Q_D_SB_LUT4_O_I0_SB_LUT4_O_1_I0_SB_LUT4_O_1_I0[1]
.sym 40176 vga.paddle_r_pos_v[3]
.sym 40178 vga.paddle_r_pos_v[8]
.sym 40179 vga.count_v[4]
.sym 40181 $PACKER_VCC_NET
.sym 40182 vga.count_v[5]
.sym 40188 vga.ball_motion_l_SB_DFFESS_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_1_I1_SB_LUT4_I3_O[10]
.sym 40191 vga.count_v[8]
.sym 40192 vga.paddle_r_pos_v[0]
.sym 40193 vga.red_SB_DFFSR_Q_D_SB_LUT4_O_I1_SB_LUT4_O_2_I1_SB_LUT4_O_2_I0_SB_LUT4_O_I1_SB_LUT4_I3_O[1]
.sym 40198 vga.red_SB_DFFSR_Q_D_SB_LUT4_O_I1_SB_LUT4_O_1_I0_SB_LUT4_O_3_I0_SB_LUT4_O_I3[7]
.sym 40211 vga.count_v[8]
.sym 40219 vga.ball_motion_l_SB_DFFESS_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_1_I1_SB_LUT4_I3_O[8]
.sym 40225 vga.ball_motion_l_SB_DFFESS_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_1_I1_SB_LUT4_I3_O[10]
.sym 40235 vga.red_SB_DFFSR_Q_D_SB_LUT4_O_I1_SB_LUT4_O_1_I0_SB_LUT4_O_3_I0_SB_LUT4_O_I3[8]
.sym 40237 vga.count_v[8]
.sym 40238 vga.ball_motion_l_SB_DFFESS_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_1_I1_SB_LUT4_I3_O[8]
.sym 40241 vga.red_SB_DFFSR_Q_D_SB_LUT4_O_I1_SB_LUT4_O_1_I0_SB_LUT4_O_3_I0_SB_LUT4_O_I3[9]
.sym 40243 vga.ball_motion_l_SB_DFFESS_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_1_I1_SB_LUT4_I3_O[10]
.sym 40247 vga.red_SB_DFFSR_Q_D_SB_LUT4_O_I1_SB_LUT4_O_1_I0_SB_LUT4_O_3_I0_SB_LUT4_O_I3[10]
.sym 40250 vga.ball_motion_l_SB_DFFESS_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_1_I1_SB_LUT4_I3_O[10]
.sym 40253 vga.red_SB_DFFSR_Q_D_SB_LUT4_O_I1_SB_LUT4_O_1_I0_SB_LUT4_O_3_I0_SB_LUT4_O_I3[11]
.sym 40255 vga.ball_motion_l_SB_DFFESS_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_1_I1_SB_LUT4_I3_O[10]
.sym 40259 vga.red_SB_DFFSR_Q_D_SB_LUT4_O_I1_SB_LUT4_O_1_I0_SB_LUT4_O_3_I0_SB_LUT4_O_I3[12]
.sym 40262 vga.ball_motion_l_SB_DFFESS_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_1_I1_SB_LUT4_I3_O[10]
.sym 40265 vga.red_SB_DFFSR_Q_D_SB_LUT4_O_I1_SB_LUT4_O_1_I0_SB_LUT4_O_3_I0_SB_LUT4_O_I3[13]
.sym 40267 vga.ball_motion_l_SB_DFFESS_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_1_I1_SB_LUT4_I3_O[10]
.sym 40271 vga.red_SB_DFFSR_Q_D_SB_LUT4_O_I1_SB_LUT4_O_1_I0_SB_LUT4_O_3_I0_SB_LUT4_O_I3[14]
.sym 40274 vga.ball_motion_l_SB_DFFESS_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_1_I1_SB_LUT4_I3_O[10]
.sym 40277 vga.red_SB_DFFSR_Q_D_SB_LUT4_O_I1_SB_LUT4_O_1_I0_SB_LUT4_O_3_I0_SB_LUT4_O_I3[15]
.sym 40279 vga.ball_motion_l_SB_DFFESS_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_1_I1_SB_LUT4_I3_O[10]
.sym 40285 vga.ball_motion_l_SB_DFFESS_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_1_I1_SB_LUT4_I3_O[8]
.sym 40297 vga.count_v[8]
.sym 40299 vga.ball_motion_l_SB_DFFESS_Q_D_SB_LUT4_O_I0_SB_LUT4_O_1_I3_SB_CARRY_CO_I1[1]
.sym 40302 vga.paddle_l_pos_v[4]
.sym 40304 vga.ball_motion_l_SB_DFFESS_Q_D_SB_LUT4_O_I0_SB_LUT4_O_1_I0_SB_LUT4_O_1_I0[1]
.sym 40311 vga.ball_pos_v[1]
.sym 40313 rst
.sym 40314 vga.paddle_r_pos_v[0]
.sym 40317 vga.ball_pos_v[0]
.sym 40321 vga.red_SB_DFFSR_Q_D_SB_LUT4_O_I1_SB_LUT4_O_1_I0_SB_LUT4_O_3_I0_SB_LUT4_O_I3[15]
.sym 40348 vga.ball_motion_l_SB_DFFESS_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_1_I1_SB_LUT4_I3_O[10]
.sym 40358 vga.red_SB_DFFSR_Q_D_SB_LUT4_O_I1_SB_LUT4_O_1_I0_SB_LUT4_O_3_I0_SB_LUT4_O_I3[16]
.sym 40361 vga.ball_motion_l_SB_DFFESS_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_1_I1_SB_LUT4_I3_O[10]
.sym 40364 vga.red_SB_DFFSR_Q_D_SB_LUT4_O_I1_SB_LUT4_O_1_I0_SB_LUT4_O_3_I0_SB_LUT4_O_I3[17]
.sym 40366 vga.ball_motion_l_SB_DFFESS_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_1_I1_SB_LUT4_I3_O[10]
.sym 40370 vga.red_SB_DFFSR_Q_D_SB_LUT4_O_I1_SB_LUT4_O_1_I0_SB_LUT4_O_3_I0_SB_LUT4_O_I3[18]
.sym 40373 vga.ball_motion_l_SB_DFFESS_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_1_I1_SB_LUT4_I3_O[10]
.sym 40376 vga.red_SB_DFFSR_Q_D_SB_LUT4_O_I1_SB_LUT4_O_1_I0_SB_LUT4_O_3_I0_SB_LUT4_O_I3[19]
.sym 40378 vga.ball_motion_l_SB_DFFESS_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_1_I1_SB_LUT4_I3_O[10]
.sym 40382 vga.red_SB_DFFSR_Q_D_SB_LUT4_O_I1_SB_LUT4_O_1_I0_SB_LUT4_O_3_I0_SB_LUT4_O_I3[20]
.sym 40385 vga.ball_motion_l_SB_DFFESS_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_1_I1_SB_LUT4_I3_O[10]
.sym 40388 vga.red_SB_DFFSR_Q_D_SB_LUT4_O_I1_SB_LUT4_O_1_I0_SB_LUT4_O_3_I0_SB_LUT4_O_I3[21]
.sym 40390 vga.ball_motion_l_SB_DFFESS_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_1_I1_SB_LUT4_I3_O[10]
.sym 40394 vga.red_SB_DFFSR_Q_D_SB_LUT4_O_I1_SB_LUT4_O_1_I0_SB_LUT4_O_3_I0_SB_LUT4_O_I3[22]
.sym 40397 vga.ball_motion_l_SB_DFFESS_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_1_I1_SB_LUT4_I3_O[10]
.sym 40400 vga.red_SB_DFFSR_Q_D_SB_LUT4_O_I1_SB_LUT4_O_1_I0_SB_LUT4_O_3_I0_SB_LUT4_O_I3[23]
.sym 40402 vga.ball_motion_l_SB_DFFESS_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_1_I1_SB_LUT4_I3_O[10]
.sym 40420 vga.ball_motion_l_SB_DFFESS_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_1_I1[3]
.sym 40438 vga.ball_motion_l_SB_DFFESS_Q_D_SB_LUT4_O_I0_SB_LUT4_O_1_I3_SB_CARRY_CO_I1[1]
.sym 40441 vga.ball_pos_h_SB_DFFESR_Q_5_D_SB_LUT4_O_I2_SB_LUT4_I1_O
.sym 40442 vga.paddle_r_pos_v[1]
.sym 40444 vga.red_SB_DFFSR_Q_D_SB_LUT4_O_I1_SB_LUT4_O_1_I0_SB_LUT4_O_3_I0_SB_LUT4_O_I3[23]
.sym 40463 vga.ball_motion_l_SB_DFFESS_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_1_I1_SB_LUT4_I3_O[10]
.sym 40481 vga.red_SB_DFFSR_Q_D_SB_LUT4_O_I1_SB_LUT4_O_1_I0_SB_LUT4_O_3_I0_SB_LUT4_O_I3[24]
.sym 40483 vga.ball_motion_l_SB_DFFESS_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_1_I1_SB_LUT4_I3_O[10]
.sym 40487 vga.red_SB_DFFSR_Q_D_SB_LUT4_O_I1_SB_LUT4_O_1_I0_SB_LUT4_O_3_I0_SB_LUT4_O_I3[25]
.sym 40490 vga.ball_motion_l_SB_DFFESS_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_1_I1_SB_LUT4_I3_O[10]
.sym 40493 vga.red_SB_DFFSR_Q_D_SB_LUT4_O_I1_SB_LUT4_O_1_I0_SB_LUT4_O_3_I0_SB_LUT4_O_I3[26]
.sym 40495 vga.ball_motion_l_SB_DFFESS_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_1_I1_SB_LUT4_I3_O[10]
.sym 40499 vga.red_SB_DFFSR_Q_D_SB_LUT4_O_I1_SB_LUT4_O_1_I0_SB_LUT4_O_3_I0_SB_LUT4_O_I3[27]
.sym 40502 vga.ball_motion_l_SB_DFFESS_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_1_I1_SB_LUT4_I3_O[10]
.sym 40505 vga.red_SB_DFFSR_Q_D_SB_LUT4_O_I1_SB_LUT4_O_1_I0_SB_LUT4_O_3_I0_SB_LUT4_O_I3[28]
.sym 40507 vga.ball_motion_l_SB_DFFESS_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_1_I1_SB_LUT4_I3_O[10]
.sym 40511 vga.red_SB_DFFSR_Q_D_SB_LUT4_O_I1_SB_LUT4_O_1_I0_SB_LUT4_O_3_I0_SB_LUT4_O_I3[29]
.sym 40514 vga.ball_motion_l_SB_DFFESS_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_1_I1_SB_LUT4_I3_O[10]
.sym 40517 vga.red_SB_DFFSR_Q_D_SB_LUT4_O_I1_SB_LUT4_O_1_I0_SB_LUT4_O_3_I0_SB_LUT4_O_I3[30]
.sym 40519 vga.ball_motion_l_SB_DFFESS_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_1_I1_SB_LUT4_I3_O[10]
.sym 40523 vga.red_SB_DFFSR_Q_D_SB_LUT4_O_I1_SB_LUT4_O_1_I0_SB_LUT4_O_3_I0_SB_LUT4_O_I3[31]
.sym 40526 vga.ball_motion_l_SB_DFFESS_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_1_I1_SB_LUT4_I3_O[10]
.sym 40543 vga.ball_motion_l_SB_DFFESS_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_1_I1[6]
.sym 40547 vga.ball_motion_l_SB_DFFESS_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_1_I1[7]
.sym 40551 vga.ball_motion_l_SB_DFFESS_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_1_I1_SB_LUT4_I3_O[10]
.sym 40553 vga.ball_motion_l_SB_DFFESS_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_1_I1[0]
.sym 40555 vga.ball_pos_v[0]
.sym 40558 vga.ball_motion_l_SB_DFFESS_Q_D_SB_LUT4_O_I0_SB_LUT4_O_1_I3_SB_CARRY_CO_I1[0]
.sym 40561 vga.count_v[1]
.sym 40563 vga.red_SB_DFFSR_Q_D_SB_LUT4_O_I1_SB_LUT4_O_1_I0_SB_LUT4_O_3_I0_SB_LUT4_O_I2[10]
.sym 40565 vga.ball_pos_v[1]
.sym 40566 vga.ball_motion_l_SB_DFFESS_Q_D_SB_LUT4_O_I3[1]
.sym 40567 vga.red_SB_DFFSR_Q_D_SB_LUT4_O_I1_SB_LUT4_O_1_I0_SB_LUT4_O_3_I0_SB_LUT4_O_I3[31]
.sym 40572 vga.count_v[1]
.sym 40574 vga.red_SB_DFFSR_Q_D_SB_LUT4_O_I1_SB_LUT4_O_1_I0_SB_LUT4_O_3_I0_SB_LUT4_O_I2[10]
.sym 40575 vga.ball_motion_l_SB_DFFESS_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_1_I1[3]
.sym 40576 vga.ball_pos_v[0]
.sym 40577 vga.ball_motion_l_SB_DFFESS_Q_D_SB_LUT4_O_I0_SB_LUT4_O_1_I0_SB_LUT4_O_1_I0[1]
.sym 40578 vga.count_v[7]
.sym 40579 vga.count_v[3]
.sym 40580 vga.ball_motion_l_SB_DFFESS_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_1_I1[1]
.sym 40581 vga.count_v[4]
.sym 40582 vga.red_SB_DFFSR_Q_D_SB_LUT4_O_I1_SB_LUT4_O_1_I0_SB_LUT4_O_3_I0_SB_LUT4_O_I1[8]
.sym 40583 vga.count_v[2]
.sym 40584 vga.paddle_r_pos_v[0]
.sym 40585 vga.count_v[6]
.sym 40586 vga.red_SB_DFFSR_Q_D_SB_LUT4_O_I1_SB_LUT4_O_1_I0_SB_LUT4_O_I0[3]
.sym 40587 vga.ball_motion_l_SB_DFFESS_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_1_I1_SB_LUT4_I3_O[10]
.sym 40589 vga.ball_motion_l_SB_DFFESS_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_1_I1[4]
.sym 40590 vga.ball_pos_h_SB_DFFESR_Q_5_D_SB_LUT4_O_I2_SB_LUT4_I1_O
.sym 40591 vga.red_SB_DFFSR_Q_D_SB_LUT4_O_I1_SB_LUT4_O_1_I0_SB_LUT4_O_I0[2]
.sym 40592 vga.ball_motion_l
.sym 40593 vga.ball_motion_l_SB_DFFESS_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_1_I1[0]
.sym 40595 vga.ball_motion_l_SB_DFFESS_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_1_I1[7]
.sym 40597 vga.ball_pos_v[1]
.sym 40601 vga.ball_motion_l_SB_DFFESS_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_1_I1[6]
.sym 40602 vga.paddle_r_pos_v[1]
.sym 40603 vga.red_SB_DFFSR_Q_D_SB_LUT4_O_I1_SB_LUT4_O_1_I0_SB_LUT4_O_I0[0]
.sym 40606 vga.red_SB_DFFSR_Q_D_SB_LUT4_O_I1_SB_LUT4_O_1_I0_SB_LUT4_O_3_I0_SB_LUT4_O_I1[8]
.sym 40607 vga.red_SB_DFFSR_Q_D_SB_LUT4_O_I1_SB_LUT4_O_1_I0_SB_LUT4_O_3_I0_SB_LUT4_O_I2[10]
.sym 40608 vga.red_SB_DFFSR_Q_D_SB_LUT4_O_I1_SB_LUT4_O_1_I0_SB_LUT4_O_3_I0_SB_LUT4_O_I3[31]
.sym 40611 vga.ball_motion_l_SB_DFFESS_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_1_I1[1]
.sym 40613 vga.paddle_r_pos_v[1]
.sym 40614 vga.ball_motion_l
.sym 40617 vga.ball_motion_l_SB_DFFESS_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_1_I1_SB_LUT4_I3_O[10]
.sym 40618 vga.red_SB_DFFSR_Q_D_SB_LUT4_O_I1_SB_LUT4_O_1_I0_SB_LUT4_O_I0[3]
.sym 40619 vga.red_SB_DFFSR_Q_D_SB_LUT4_O_I1_SB_LUT4_O_1_I0_SB_LUT4_O_I0[0]
.sym 40620 vga.red_SB_DFFSR_Q_D_SB_LUT4_O_I1_SB_LUT4_O_1_I0_SB_LUT4_O_I0[2]
.sym 40623 vga.ball_motion_l_SB_DFFESS_Q_D_SB_LUT4_O_I0_SB_LUT4_O_1_I0_SB_LUT4_O_1_I0[1]
.sym 40624 vga.count_v[1]
.sym 40625 vga.ball_motion_l_SB_DFFESS_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_1_I1[1]
.sym 40626 vga.count_v[2]
.sym 40630 vga.ball_motion_l_SB_DFFESS_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_1_I1[0]
.sym 40631 vga.ball_motion_l
.sym 40632 vga.paddle_r_pos_v[0]
.sym 40635 vga.paddle_r_pos_v[1]
.sym 40636 vga.ball_pos_v[0]
.sym 40637 vga.paddle_r_pos_v[0]
.sym 40638 vga.ball_pos_v[1]
.sym 40641 vga.count_v[7]
.sym 40642 vga.ball_motion_l_SB_DFFESS_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_1_I1[4]
.sym 40643 vga.count_v[4]
.sym 40644 vga.ball_motion_l_SB_DFFESS_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_1_I1[7]
.sym 40647 vga.count_v[3]
.sym 40648 vga.count_v[6]
.sym 40649 vga.ball_motion_l_SB_DFFESS_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_1_I1[3]
.sym 40650 vga.ball_motion_l_SB_DFFESS_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_1_I1[6]
.sym 40651 vga.ball_pos_h_SB_DFFESR_Q_5_D_SB_LUT4_O_I2_SB_LUT4_I1_O
.sym 40652 P1B9$SB_IO_OUT_$glb_clk
.sym 40653 rst_$glb_sr
.sym 40654 vga.ball_motion_l_SB_DFFESS_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I0[2]
.sym 40655 vga.ball_motion_l_SB_DFFESS_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I0[0]
.sym 40656 vga.ball_motion_l_SB_DFFESS_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I0[1]
.sym 40657 vga.ball_pos_v[7]
.sym 40658 vga.ball_pos_h_SB_DFFESR_Q_5_D_SB_LUT4_O_I2_SB_LUT4_I1_O
.sym 40659 vga.ball_motion_l_SB_DFFESS_Q_D_SB_LUT4_O_I0[1]
.sym 40660 vga.ball_pos_h_SB_DFFESR_Q_4_D_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_O_I0[2]
.sym 40661 vga.ball_motion_l_SB_DFFESS_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I0[3]
.sym 40666 vga.ball_motion_l_SB_DFFESS_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_1_I1[1]
.sym 40667 vga.ball_motion_l_SB_DFFESS_Q_D_SB_LUT4_O_I0_SB_LUT4_O_1_I0_SB_LUT4_O_I0[2]
.sym 40668 vga.red_SB_DFFSR_Q_D_SB_LUT4_O_I1_SB_LUT4_O_1_I0_SB_LUT4_O_3_I0_SB_LUT4_O_I1[8]
.sym 40669 vga.ball_motion_l_SB_DFFESS_Q_D_SB_LUT4_O_I0_SB_LUT4_O_1_I0_SB_LUT4_O_1_I0[7]
.sym 40671 vga.ball_motion_l_SB_DFFESS_Q_D_SB_LUT4_O_I0_SB_LUT4_O_1_I0_SB_LUT4_O_2_I3[1]
.sym 40672 vga.ball_pos_v[3]
.sym 40673 vga.ball_motion_l
.sym 40674 vga.ball_motion_l_SB_DFFESS_Q_D_SB_LUT4_O_I0_SB_LUT4_O_1_I0_SB_LUT4_O_1_I0[1]
.sym 40675 vga.ball_motion_l_SB_DFFESS_Q_D_SB_LUT4_O_I0_SB_LUT4_O_1_I0_SB_LUT4_O_I0[5]
.sym 40676 vga.count_v[1]
.sym 40677 vga.ball_motion_l_SB_DFFESS_Q_D_SB_LUT4_O_I0_SB_LUT4_O_1_I0_SB_LUT4_O_I0[6]
.sym 40678 vga.ball_motion_l
.sym 40679 vga.count_v[8]
.sym 40681 vga.red_SB_DFFSR_Q_D_SB_LUT4_O_I1_SB_LUT4_O_2_I1_SB_LUT4_O_2_I0_SB_LUT4_O_I1_SB_LUT4_I3_O[1]
.sym 40683 vga.ball_motion_l_SB_DFFESS_Q_D_SB_LUT4_O_I0_SB_LUT4_O_1_I0_SB_LUT4_O_1_I0[1]
.sym 40685 vga.ball_pos_h_SB_DFFESR_Q_4_D_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_I3_I0_SB_LUT4_O_I0[1]
.sym 40686 vga.ball_motion_l_SB_DFFESS_Q_D_SB_LUT4_O_I0[3]
.sym 40695 vga.count_v[0]
.sym 40696 vga.count_v[6]
.sym 40697 vga.ball_pos_h_SB_DFFESR_Q_4_D_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_O_I0_SB_LUT4_O_I0[5]
.sym 40698 vga.paddle_r_pos_v_SB_DFFESS_Q_D_SB_LUT4_O_I0[0]
.sym 40700 vga.red_SB_DFFSR_Q_D_SB_LUT4_O_I1_SB_LUT4_O_2_I1_SB_LUT4_O_I1_SB_CARRY_CO_I1[5]
.sym 40701 vga.ball_pos_h_SB_DFFESR_Q_4_D_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_O_I0_SB_LUT4_O_1_I2[0]
.sym 40703 vga.ball_pos_h_SB_DFFESR_Q_4_D_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_O_I0_SB_LUT4_O_I0[4]
.sym 40704 vga.count_v[4]
.sym 40705 vga.count_v[3]
.sym 40706 vga.count_v[7]
.sym 40707 vga.ball_pos_h_SB_DFFESR_Q_4_D_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_O_I0_SB_LUT4_O_I0[2]
.sym 40708 vga.count_v[5]
.sym 40709 vga.count_v[2]
.sym 40710 vga.ball_pos_h_SB_DFFESR_Q_4_D_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_I3_I0_SB_LUT4_O_I1_SB_LUT4_I3_I2[1]
.sym 40713 vga.ball_pos_h_SB_DFFESR_Q_4_D_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_O_I0_SB_LUT4_O_I0[1]
.sym 40717 vga.red_SB_DFFSR_Q_D_SB_LUT4_O_I1_SB_LUT4_O_2_I1_SB_LUT4_O_I1_SB_CARRY_CO_I1[6]
.sym 40718 vga.red_SB_DFFSR_Q_D_SB_LUT4_O_I1_SB_LUT4_O_2_I1_SB_LUT4_O_I1_SB_CARRY_CO_I1[7]
.sym 40721 vga.count_v[1]
.sym 40722 vga.red_SB_DFFSR_Q_D_SB_LUT4_O_I1_SB_LUT4_O_2_I1_SB_LUT4_O_I1_SB_CARRY_CO_I1[3]
.sym 40723 vga.red_SB_DFFSR_Q_D_SB_LUT4_O_I1_SB_LUT4_O_2_I1_SB_LUT4_O_I1_SB_CARRY_CO_I1[4]
.sym 40724 vga.red_SB_DFFSR_Q_D_SB_LUT4_O_I1_SB_LUT4_O_2_I1_SB_LUT4_O_2_I0_SB_LUT4_O_I1_SB_LUT4_I3_O[1]
.sym 40727 vga.red_SB_DFFSR_Q_D_SB_LUT4_O_I1_SB_LUT4_O_2_I1_SB_LUT4_O_I1[1]
.sym 40729 vga.paddle_r_pos_v_SB_DFFESS_Q_D_SB_LUT4_O_I0[0]
.sym 40730 vga.count_v[0]
.sym 40733 vga.red_SB_DFFSR_Q_D_SB_LUT4_O_I1_SB_LUT4_O_2_I1_SB_LUT4_O_I1[2]
.sym 40735 vga.red_SB_DFFSR_Q_D_SB_LUT4_O_I1_SB_LUT4_O_2_I1_SB_LUT4_O_2_I0_SB_LUT4_O_I1_SB_LUT4_I3_O[1]
.sym 40736 vga.count_v[1]
.sym 40739 vga.red_SB_DFFSR_Q_D_SB_LUT4_O_I1_SB_LUT4_O_2_I1_SB_LUT4_O_I1[3]
.sym 40741 vga.count_v[2]
.sym 40742 vga.ball_pos_h_SB_DFFESR_Q_4_D_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_I3_I0_SB_LUT4_O_I1_SB_LUT4_I3_I2[1]
.sym 40745 vga.red_SB_DFFSR_Q_D_SB_LUT4_O_I1_SB_LUT4_O_2_I1_SB_LUT4_O_I1[4]
.sym 40747 vga.red_SB_DFFSR_Q_D_SB_LUT4_O_I1_SB_LUT4_O_2_I1_SB_LUT4_O_I1_SB_CARRY_CO_I1[3]
.sym 40748 vga.count_v[3]
.sym 40749 vga.ball_pos_h_SB_DFFESR_Q_4_D_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_O_I0_SB_LUT4_O_I0[1]
.sym 40751 vga.red_SB_DFFSR_Q_D_SB_LUT4_O_I1_SB_LUT4_O_2_I1_SB_LUT4_O_I1[5]
.sym 40753 vga.red_SB_DFFSR_Q_D_SB_LUT4_O_I1_SB_LUT4_O_2_I1_SB_LUT4_O_I1_SB_CARRY_CO_I1[4]
.sym 40754 vga.count_v[4]
.sym 40755 vga.ball_pos_h_SB_DFFESR_Q_4_D_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_O_I0_SB_LUT4_O_I0[2]
.sym 40757 vga.red_SB_DFFSR_Q_D_SB_LUT4_O_I1_SB_LUT4_O_2_I1_SB_LUT4_O_I1[6]
.sym 40759 vga.count_v[5]
.sym 40760 vga.red_SB_DFFSR_Q_D_SB_LUT4_O_I1_SB_LUT4_O_2_I1_SB_LUT4_O_I1_SB_CARRY_CO_I1[5]
.sym 40761 vga.ball_pos_h_SB_DFFESR_Q_4_D_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_O_I0_SB_LUT4_O_1_I2[0]
.sym 40763 vga.red_SB_DFFSR_Q_D_SB_LUT4_O_I1_SB_LUT4_O_2_I1_SB_LUT4_O_I1[7]
.sym 40765 vga.count_v[6]
.sym 40766 vga.red_SB_DFFSR_Q_D_SB_LUT4_O_I1_SB_LUT4_O_2_I1_SB_LUT4_O_I1_SB_CARRY_CO_I1[6]
.sym 40767 vga.ball_pos_h_SB_DFFESR_Q_4_D_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_O_I0_SB_LUT4_O_I0[4]
.sym 40769 vga.red_SB_DFFSR_Q_D_SB_LUT4_O_I1_SB_LUT4_O_2_I1_SB_LUT4_O_I1[8]
.sym 40771 vga.count_v[7]
.sym 40772 vga.red_SB_DFFSR_Q_D_SB_LUT4_O_I1_SB_LUT4_O_2_I1_SB_LUT4_O_I1_SB_CARRY_CO_I1[7]
.sym 40773 vga.ball_pos_h_SB_DFFESR_Q_4_D_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_O_I0_SB_LUT4_O_I0[5]
.sym 40789 vga.paddle_l_pos_v[7]
.sym 40791 $PACKER_VCC_NET
.sym 40792 vga.ball_pos_v[7]
.sym 40793 vga.ball_pos_h_SB_DFFESR_Q_4_D_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_O_I0_SB_LUT4_O_I0[5]
.sym 40794 vga.ball_motion_l_SB_DFFESS_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_1_I1[1]
.sym 40795 vga.ball_motion_l_SB_DFFESS_Q_D_SB_LUT4_O_I0_SB_LUT4_O_1_I0_SB_LUT4_O_1_I0[1]
.sym 40805 vga.ball_pos_v[4]
.sym 40806 vga.ball_motion_l_SB_DFFESS_Q_D_SB_LUT4_O_I0_SB_LUT4_O_1_I0_SB_LUT4_O_I0[1]
.sym 40807 vga.ball_motion_l_SB_DFFESS_Q_D_SB_LUT4_O_I0[1]
.sym 40809 vga.ball_motion_l_SB_DFFESS_Q_D_SB_LUT4_O_I0_SB_LUT4_O_1_I0_SB_LUT4_O_2_I3[2]
.sym 40811 vga.ball_motion_l_SB_DFFESS_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I0[3]
.sym 40812 rst
.sym 40813 vga.red_SB_DFFSR_Q_D_SB_LUT4_O_I1_SB_LUT4_O_2_I1_SB_LUT4_O_I1[8]
.sym 40818 vga.red_SB_DFFSR_Q_D_SB_LUT4_O_I1_SB_LUT4_O_2_I1_SB_LUT4_O_I1_SB_CARRY_CO_I1[8]
.sym 40819 vga.red_SB_DFFSR_Q_D_SB_LUT4_O_I1_SB_LUT4_O_2_I1_SB_LUT4_O_I1_SB_CARRY_CO_I1[9]
.sym 40821 vga.ball_motion_l_SB_DFFESS_Q_D_SB_LUT4_O_I0_SB_LUT4_O_1_I0_SB_LUT4_O_I0[5]
.sym 40823 vga.ball_pos_v[4]
.sym 40826 vga.ball_motion_l
.sym 40829 vga.ball_pos_v[7]
.sym 40831 vga.ball_motion_l_SB_DFFESS_Q_D_SB_LUT4_O_I0[1]
.sym 40832 vga.ball_pos_v[2]
.sym 40833 vga.ball_pos_h_SB_DFFESR_Q_4_D_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_I3_I0_SB_LUT4_O_I1[0]
.sym 40834 vga.ball_motion_l_SB_DFFESS_Q_D_SB_LUT4_O_I0[0]
.sym 40835 vga.ball_motion_l_SB_DFFESS_Q_D_SB_LUT4_O_I0_SB_LUT4_O_1_I0_SB_LUT4_O_2_I3[2]
.sym 40836 vga.ball_pos_h_SB_DFFESR_Q_4_D_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_I3_O[2]
.sym 40837 vga.ball_motion_l_SB_DFFESS_Q_D_SB_LUT4_O_I0_SB_LUT4_O_1_I0_SB_LUT4_O_2_I3[1]
.sym 40838 vga.ball_motion_l_SB_DFFESS_Q_D_SB_LUT4_O_I0_SB_LUT4_O_1_I0_SB_LUT4_O_2_I3[3]
.sym 40839 vga.count_v[8]
.sym 40843 vga.ball_motion_l_SB_DFFESS_Q_D_SB_LUT4_O_I0_SB_LUT4_O_1_I0_SB_LUT4_O_1_I0[1]
.sym 40844 vga.ball_pos_h_SB_DFFESR_Q_4_D_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_I3_O[1]
.sym 40846 vga.ball_motion_l_SB_DFFESS_Q_D_SB_LUT4_O_I0[3]
.sym 40847 vga.ball_motion_l_SB_DFFESS_Q_D_SB_LUT4_O_I0_SB_LUT4_O_1_I0_SB_LUT4_O_2_I3[0]
.sym 40848 vga.ball_pos_h_SB_DFFESR_Q_4_D_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_O_I0_SB_LUT4_O_I0[6]
.sym 40849 vga.ball_motion_l_SB_DFFESS_Q_D_SB_LUT4_O_I0_SB_LUT4_O_1_I0_SB_LUT4_O_I0[2]
.sym 40850 vga.red_SB_DFFSR_Q_D_SB_LUT4_O_I1_SB_LUT4_O_2_I1_SB_LUT4_O_I1[9]
.sym 40852 vga.count_v[8]
.sym 40853 vga.red_SB_DFFSR_Q_D_SB_LUT4_O_I1_SB_LUT4_O_2_I1_SB_LUT4_O_I1_SB_CARRY_CO_I1[8]
.sym 40854 vga.ball_pos_h_SB_DFFESR_Q_4_D_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_O_I0_SB_LUT4_O_I0[6]
.sym 40856 $nextpnr_ICESTORM_LC_62$I3
.sym 40859 vga.red_SB_DFFSR_Q_D_SB_LUT4_O_I1_SB_LUT4_O_2_I1_SB_LUT4_O_I1_SB_CARRY_CO_I1[9]
.sym 40860 vga.ball_pos_h_SB_DFFESR_Q_4_D_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_I3_I0_SB_LUT4_O_I1[0]
.sym 40866 $nextpnr_ICESTORM_LC_62$I3
.sym 40869 vga.ball_motion_l_SB_DFFESS_Q_D_SB_LUT4_O_I0[3]
.sym 40870 vga.ball_motion_l_SB_DFFESS_Q_D_SB_LUT4_O_I0[0]
.sym 40871 vga.ball_motion_l
.sym 40872 vga.ball_motion_l_SB_DFFESS_Q_D_SB_LUT4_O_I0[1]
.sym 40875 vga.ball_pos_v[7]
.sym 40876 vga.ball_motion_l_SB_DFFESS_Q_D_SB_LUT4_O_I0_SB_LUT4_O_1_I0_SB_LUT4_O_I0[5]
.sym 40877 vga.ball_motion_l_SB_DFFESS_Q_D_SB_LUT4_O_I0_SB_LUT4_O_1_I0_SB_LUT4_O_I0[2]
.sym 40878 vga.ball_pos_v[4]
.sym 40881 vga.ball_pos_v[2]
.sym 40882 vga.ball_motion_l_SB_DFFESS_Q_D_SB_LUT4_O_I0_SB_LUT4_O_1_I0_SB_LUT4_O_1_I0[1]
.sym 40887 vga.ball_pos_h_SB_DFFESR_Q_4_D_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_I3_O[2]
.sym 40888 vga.ball_pos_h_SB_DFFESR_Q_4_D_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_I3_O[1]
.sym 40890 vga.ball_motion_l
.sym 40893 vga.ball_motion_l_SB_DFFESS_Q_D_SB_LUT4_O_I0_SB_LUT4_O_1_I0_SB_LUT4_O_2_I3[1]
.sym 40894 vga.ball_motion_l_SB_DFFESS_Q_D_SB_LUT4_O_I0_SB_LUT4_O_1_I0_SB_LUT4_O_2_I3[3]
.sym 40895 vga.ball_motion_l_SB_DFFESS_Q_D_SB_LUT4_O_I0_SB_LUT4_O_1_I0_SB_LUT4_O_2_I3[2]
.sym 40896 vga.ball_motion_l_SB_DFFESS_Q_D_SB_LUT4_O_I0_SB_LUT4_O_1_I0_SB_LUT4_O_2_I3[0]
.sym 40902 vga.ball_pos_h_SB_DFFESR_Q_4_D_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_I3_O[1]
.sym 40907 vga.ball_pos_h_SB_DFFESR_Q_4_D_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_O_I0[0]
.sym 40915 P1B4$SB_IO_OUT
.sym 40917 vga.ball_motion_l_SB_DFFESS_Q_D_SB_LUT4_O_I0_SB_LUT4_O_1_I0_SB_LUT4_O_I0[5]
.sym 40941 vga.ball_motion_l
.sym 40943 vga.ball_motion_l_SB_DFFESS_Q_D_SB_LUT4_O_I0[0]
.sym 40945 vga.ball_motion_l_SB_DFFESS_Q_D_SB_LUT4_O_I0[3]
.sym 40947 vga.ball_motion_l_SB_DFFESS_Q_D_SB_LUT4_O_I0_SB_LUT4_O_1_I0_SB_LUT4_O_1_I0[7]
.sym 40948 vga.ball_pos_v[3]
.sym 40955 vga.ball_motion_l_SB_DFFESS_Q_D_SB_LUT4_O_I3[0]
.sym 40959 vga.ball_motion_l_SB_DFFESS_Q_E
.sym 40966 vga.ball_motion_l_SB_DFFESS_Q_D_SB_LUT4_O_I0_SB_LUT4_O_1_I0_SB_LUT4_O_I0[1]
.sym 40967 vga.ball_motion_l_SB_DFFESS_Q_D_SB_LUT4_O_I0[1]
.sym 40971 vga.ball_motion_l_SB_DFFESS_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I0[3]
.sym 40972 rst
.sym 40974 vga.ball_motion_l_SB_DFFESS_Q_D_SB_LUT4_O_I0[0]
.sym 40975 vga.ball_motion_l_SB_DFFESS_Q_D_SB_LUT4_O_I0[1]
.sym 40976 vga.ball_motion_l
.sym 40977 vga.ball_motion_l_SB_DFFESS_Q_D_SB_LUT4_O_I3[0]
.sym 40981 vga.ball_motion_l_SB_DFFESS_Q_D_SB_LUT4_O_I0[3]
.sym 40983 rst
.sym 40992 vga.ball_motion_l_SB_DFFESS_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I0[3]
.sym 40993 vga.ball_motion_l_SB_DFFESS_Q_D_SB_LUT4_O_I0_SB_LUT4_O_1_I0_SB_LUT4_O_I0[1]
.sym 40994 vga.ball_pos_v[3]
.sym 40995 vga.ball_motion_l_SB_DFFESS_Q_D_SB_LUT4_O_I0_SB_LUT4_O_1_I0_SB_LUT4_O_1_I0[7]
.sym 41020 vga.ball_motion_l_SB_DFFESS_Q_E
.sym 41021 P1B9$SB_IO_OUT_$glb_clk
.sym 41022 rst_$glb_sr
.sym 41035 vga.ball_motion_l
.sym 41156 pll_PLL$nextnr_LOCK_lut_through_net
.sym 41191 P1B4$SB_IO_OUT
.sym 41194 P1B8$SB_IO_OUT
.sym 41212 P1B8$SB_IO_OUT
.sym 41213 P1B4$SB_IO_OUT
.sym 43648 $PACKER_VCC_NET
.sym 43653 vga.paddle_r_pos_v[1]
.sym 43748 vga.paddle_r_pos_v_SB_DFFESS_Q_D_SB_LUT4_O_I0[1]
.sym 43749 vga.paddle_r_pos_v_SB_DFFESS_Q_D_SB_LUT4_O_I0[2]
.sym 43750 vga.paddle_r_pos_v_SB_DFFESS_Q_D_SB_LUT4_O_I0[3]
.sym 43751 vga.paddle_r_pos_v_SB_DFFESS_Q_D_SB_LUT4_O_I0[4]
.sym 43752 vga.paddle_r_pos_v_SB_DFFESS_Q_D_SB_LUT4_O_I0[5]
.sym 43753 vga.paddle_r_pos_v_SB_DFFESS_Q_D_SB_LUT4_O_I0[6]
.sym 43754 vga.paddle_r_pos_v_SB_DFFESS_Q_D_SB_LUT4_O_I0[7]
.sym 43771 vga.ball_pos_v[3]
.sym 43777 vga.paddle_r_pos_v[3]
.sym 43779 vga.paddle_r_pos_v[6]
.sym 43781 vga.paddle_r_pos_v[5]
.sym 43788 vga.right_up_pressed
.sym 43794 vga.paddle_r_pos_v_SB_DFFESS_Q_D_SB_LUT4_O_I2[6]
.sym 43796 rst
.sym 43797 vga.right_up_pressed_SB_LUT4_I2_I1[8]
.sym 43799 vga.right_up_pressed_SB_LUT4_I2_O_SB_LUT4_I3_O
.sym 43801 vga.paddle_r_pos_v[0]
.sym 43803 vga.right_down_pressed
.sym 43805 vga.paddle_r_pos_v_SB_DFFESS_Q_D_SB_LUT4_O_I0[1]
.sym 43808 $PACKER_VCC_NET
.sym 43809 vga.paddle_r_pos_v_SB_DFFESS_Q_D_SB_LUT4_O_I1[1]
.sym 43812 vga.paddle_r_pos_v[1]
.sym 43818 vga.right_up_pressed_SB_LUT4_I2_O[2]
.sym 43821 vga.paddle_r_pos_v_SB_DFFESS_Q_D_SB_LUT4_O_I2[6]
.sym 43822 vga.paddle_r_pos_v_SB_DFFESS_Q_D_SB_LUT4_O_I1[1]
.sym 43823 vga.right_down_pressed
.sym 43824 vga.paddle_r_pos_v_SB_DFFESS_Q_D_SB_LUT4_O_I0[1]
.sym 43839 vga.right_up_pressed_SB_LUT4_I2_O[2]
.sym 43840 vga.right_down_pressed
.sym 43842 vga.paddle_r_pos_v_SB_DFFESS_Q_D_SB_LUT4_O_I2[6]
.sym 43851 vga.paddle_r_pos_v[1]
.sym 43852 vga.paddle_r_pos_v[0]
.sym 43854 $PACKER_VCC_NET
.sym 43857 vga.right_up_pressed
.sym 43859 vga.right_up_pressed_SB_LUT4_I2_I1[8]
.sym 43860 rst
.sym 43867 vga.right_up_pressed_SB_LUT4_I2_O_SB_LUT4_I3_O
.sym 43868 P1B9$SB_IO_OUT_$glb_clk
.sym 43869 rst_$glb_sr
.sym 43870 vga.paddle_r_pos_v_SB_DFFESS_Q_D_SB_LUT4_O_I0[8]
.sym 43871 vga.paddle_r_pos_v[3]
.sym 43872 vga.paddle_r_pos_v[6]
.sym 43873 vga.paddle_r_pos_v[5]
.sym 43874 vga.paddle_r_pos_v[4]
.sym 43875 vga.paddle_r_pos_v[8]
.sym 43876 vga.paddle_r_pos_v[7]
.sym 43877 vga.ball_pos_h_SB_DFFESR_Q_4_D_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_I3_I0_SB_LUT4_O_I1_SB_LUT4_I3_I2[1]
.sym 43890 vga.paddle_r_pos_v_SB_DFFESS_Q_D_SB_LUT4_O_I2[6]
.sym 43891 vga.right_down_pressed
.sym 43895 vga.paddle_r_pos_v[4]
.sym 43897 vga.ball_pos_v[2]
.sym 43899 vga.paddle_r_pos_v[7]
.sym 43901 vga.ball_pos_h_SB_DFFESR_Q_4_D_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_I3_I0_SB_LUT4_O_I1_SB_LUT4_I3_I2[1]
.sym 43905 vga.paddle_r_pos_v[3]
.sym 43911 vga.paddle_r_pos_v_SB_DFFESS_Q_D_SB_LUT4_O_I0[0]
.sym 43919 $PACKER_VCC_NET
.sym 43922 vga.right_up_pressed_SB_LUT4_I2_O_SB_LUT4_I3_O
.sym 43936 vga.paddle_r_pos_v[3]
.sym 43942 vga.ball_pos_h_SB_DFFESR_Q_4_D_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_I3_I0_SB_LUT4_O_I1_SB_LUT4_I3_I2[1]
.sym 43951 vga.ball_pos_h_SB_DFFESR_Q_4_D_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_I3_I0_SB_LUT4_O_I1_SB_LUT4_I3_I2[1]
.sym 43952 $PACKER_VCC_NET
.sym 43953 vga.paddle_r_pos_v[3]
.sym 43975 vga.paddle_r_pos_v_SB_DFFESS_Q_D_SB_LUT4_O_I0[0]
.sym 43990 vga.right_up_pressed_SB_LUT4_I2_O_SB_LUT4_I3_O
.sym 43991 P1B9$SB_IO_OUT_$glb_clk
.sym 43992 rst_$glb_sr
.sym 43994 vga.ball_motion_l_SB_DFFESS_Q_D_SB_LUT4_O_I0_SB_LUT4_O_1_I3_SB_CARRY_CO_I1[1]
.sym 43995 vga.ball_motion_l_SB_DFFESS_Q_D_SB_LUT4_O_I0_SB_LUT4_O_1_I0_SB_LUT4_O_I0[0]
.sym 43996 vga.left_up_pressed_SB_LUT4_I2_I1_SB_CARRY_CO_I1[3]
.sym 43997 vga.left_up_pressed_SB_LUT4_I2_I1_SB_CARRY_CO_I1[4]
.sym 43998 vga.left_up_pressed_SB_LUT4_I2_I1_SB_CARRY_CO_I1[5]
.sym 43999 vga.left_up_pressed_SB_LUT4_I2_I1_SB_CARRY_CO_I1[6]
.sym 44000 vga.left_up_pressed_SB_LUT4_I2_I1_SB_CARRY_CO_I1[7]
.sym 44007 vga.paddle_r_pos_v[0]
.sym 44008 vga.paddle_r_pos_v[5]
.sym 44009 vga.red_SB_DFFSR_Q_D_SB_LUT4_O_I1_SB_LUT4_O_2_I1_SB_LUT4_O_2_I0_SB_LUT4_O_I1[3]
.sym 44010 vga.ball_pos_h_SB_DFFESR_Q_4_D_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_I3_I0_SB_LUT4_O_I1_SB_LUT4_I3_I2[1]
.sym 44015 vga.paddle_r_pos_v_SB_DFFESS_Q_D_SB_LUT4_O_I0[0]
.sym 44016 vga.paddle_r_pos_v[6]
.sym 44019 vga.ball_motion_l_SB_DFFESS_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_1_I1[1]
.sym 44020 vga.right_down_pressed
.sym 44023 vga.left_up_pressed_SB_LUT4_I2_I1[8]
.sym 44025 vga.paddle_r_pos_v[7]
.sym 44026 vga.ball_motion_l_SB_DFFESS_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_1_I1[6]
.sym 44027 vga.ball_pos_h_SB_DFFESR_Q_4_D_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_I3_I0_SB_LUT4_O_I1_SB_LUT4_I3_I2[1]
.sym 44028 vga.ball_motion_l_SB_DFFESS_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_1_I1[7]
.sym 44034 vga.ball_motion_l_SB_DFFESS_Q_D_SB_LUT4_O_I0_SB_LUT4_O_1_I0_SB_LUT4_O_1_I0[1]
.sym 44037 vga.ball_motion_l_SB_DFFESS_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_1_I1[6]
.sym 44041 vga.ball_motion_l_SB_DFFESS_Q_D_SB_LUT4_O_I0_SB_LUT4_O_1_I3_SB_CARRY_CO_I1[0]
.sym 44043 vga.ball_pos_v[3]
.sym 44048 vga.ball_motion_l_SB_DFFESS_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_1_I1_SB_LUT4_I3_O[6]
.sym 44051 vga.ball_motion_l_SB_DFFESS_Q_D_SB_LUT4_O_I0_SB_LUT4_O_1_I3_SB_CARRY_CO_I1[1]
.sym 44052 vga.ball_motion_l_SB_DFFESS_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_1_I1[7]
.sym 44053 vga.ball_motion_l_SB_DFFESS_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_1_I1_SB_LUT4_I3_O[3]
.sym 44054 vga.ball_pos_v[0]
.sym 44055 vga.ball_motion_l_SB_DFFESS_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_1_I1_SB_LUT4_I3_O[5]
.sym 44056 vga.ball_pos_v[1]
.sym 44057 vga.ball_pos_v[2]
.sym 44059 vga.ball_motion_l_SB_DFFESS_Q_D_SB_LUT4_O_I0_SB_LUT4_O_1_I0_SB_LUT4_O_2_I3[2]
.sym 44060 vga.ball_pos_v[7]
.sym 44061 vga.ball_pos_v[4]
.sym 44062 vga.ball_motion_l_SB_DFFESS_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_1_I1_SB_LUT4_I3_O[4]
.sym 44063 vga.ball_pos_v[6]
.sym 44065 vga.ball_motion_l_SB_DFFESS_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_1_I1_SB_LUT4_I3_O[7]
.sym 44066 vga.ball_motion_l_SB_DFFESS_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I2[0]
.sym 44068 vga.ball_motion_l_SB_DFFESS_Q_D_SB_LUT4_O_I0_SB_LUT4_O_1_I3_SB_CARRY_CO_I1[0]
.sym 44069 vga.ball_pos_v[0]
.sym 44072 vga.ball_motion_l_SB_DFFESS_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I2[1]
.sym 44074 vga.ball_pos_v[1]
.sym 44075 vga.ball_motion_l_SB_DFFESS_Q_D_SB_LUT4_O_I0_SB_LUT4_O_1_I3_SB_CARRY_CO_I1[1]
.sym 44078 vga.ball_motion_l_SB_DFFESS_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I2[2]
.sym 44080 vga.ball_pos_v[2]
.sym 44081 vga.ball_motion_l_SB_DFFESS_Q_D_SB_LUT4_O_I0_SB_LUT4_O_1_I0_SB_LUT4_O_1_I0[1]
.sym 44084 vga.ball_motion_l_SB_DFFESS_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I2[3]
.sym 44086 vga.ball_pos_v[3]
.sym 44087 vga.ball_motion_l_SB_DFFESS_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_1_I1_SB_LUT4_I3_O[3]
.sym 44090 vga.ball_motion_l_SB_DFFESS_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I2[4]
.sym 44092 vga.ball_motion_l_SB_DFFESS_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_1_I1_SB_LUT4_I3_O[4]
.sym 44093 vga.ball_pos_v[4]
.sym 44096 vga.ball_motion_l_SB_DFFESS_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I2[5]
.sym 44098 vga.ball_motion_l_SB_DFFESS_Q_D_SB_LUT4_O_I0_SB_LUT4_O_1_I0_SB_LUT4_O_2_I3[2]
.sym 44099 vga.ball_motion_l_SB_DFFESS_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_1_I1_SB_LUT4_I3_O[5]
.sym 44102 vga.ball_motion_l_SB_DFFESS_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I2[6]
.sym 44104 vga.ball_motion_l_SB_DFFESS_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_1_I1_SB_LUT4_I3_O[6]
.sym 44105 vga.ball_pos_v[6]
.sym 44106 vga.ball_motion_l_SB_DFFESS_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_1_I1[6]
.sym 44108 vga.ball_motion_l_SB_DFFESS_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I2[7]
.sym 44110 vga.ball_motion_l_SB_DFFESS_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_1_I1_SB_LUT4_I3_O[7]
.sym 44111 vga.ball_pos_v[7]
.sym 44112 vga.ball_motion_l_SB_DFFESS_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_1_I1[7]
.sym 44116 vga.left_up_pressed_SB_LUT4_I2_I1_SB_CARRY_CO_I1[8]
.sym 44117 vga.left_up_pressed_SB_LUT4_I2_I1[8]
.sym 44120 vga.ball_motion_l_SB_DFFESS_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_1_I1[3]
.sym 44137 vga.ball_motion_l_SB_DFFESS_Q_D_SB_LUT4_O_I0_SB_LUT4_O_1_I3_SB_CARRY_CO_I1[1]
.sym 44140 $PACKER_VCC_NET
.sym 44141 vga.paddle_r_pos_v[5]
.sym 44144 vga.ball_motion_l_SB_DFFESS_Q_D_SB_LUT4_O_I0[3]
.sym 44145 vga.ball_motion_l_SB_DFFESS_Q_D_SB_LUT4_O_I0_SB_LUT4_O_1_I0_SB_LUT4_O_2_I3[2]
.sym 44147 vga.ball_pos_v[4]
.sym 44148 vga.ball_motion_l_SB_DFFESS_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_1_I1[4]
.sym 44149 vga.ball_pos_v[6]
.sym 44150 vga.ball_motion_l_SB_DFFESS_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_1_I0[1]
.sym 44152 vga.ball_motion_l_SB_DFFESS_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I2[7]
.sym 44165 vga.ball_motion_l_SB_DFFESS_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_1_I1_SB_LUT4_I3_O[8]
.sym 44179 vga.ball_pos_v[8]
.sym 44180 vga.ball_motion_l_SB_DFFESS_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_1_I1_SB_LUT4_I3_O[10]
.sym 44187 vga.ball_motion_l_SB_DFFESS_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_1_I1[8]
.sym 44189 vga.ball_motion_l_SB_DFFESS_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I2[8]
.sym 44191 vga.ball_motion_l_SB_DFFESS_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_1_I1_SB_LUT4_I3_O[8]
.sym 44192 vga.ball_pos_v[8]
.sym 44193 vga.ball_motion_l_SB_DFFESS_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_1_I1[8]
.sym 44195 vga.ball_motion_l_SB_DFFESS_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I2[9]
.sym 44198 vga.ball_motion_l_SB_DFFESS_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_1_I1_SB_LUT4_I3_O[10]
.sym 44201 vga.ball_motion_l_SB_DFFESS_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I2[10]
.sym 44203 vga.ball_motion_l_SB_DFFESS_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_1_I1_SB_LUT4_I3_O[10]
.sym 44207 vga.ball_motion_l_SB_DFFESS_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I2[11]
.sym 44210 vga.ball_motion_l_SB_DFFESS_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_1_I1_SB_LUT4_I3_O[10]
.sym 44213 vga.ball_motion_l_SB_DFFESS_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I2[12]
.sym 44215 vga.ball_motion_l_SB_DFFESS_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_1_I1_SB_LUT4_I3_O[10]
.sym 44219 vga.ball_motion_l_SB_DFFESS_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I2[13]
.sym 44222 vga.ball_motion_l_SB_DFFESS_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_1_I1_SB_LUT4_I3_O[10]
.sym 44225 vga.ball_motion_l_SB_DFFESS_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I2[14]
.sym 44227 vga.ball_motion_l_SB_DFFESS_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_1_I1_SB_LUT4_I3_O[10]
.sym 44231 vga.ball_motion_l_SB_DFFESS_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I2[15]
.sym 44234 vga.ball_motion_l_SB_DFFESS_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_1_I1_SB_LUT4_I3_O[10]
.sym 44241 vga.ball_motion_l_SB_DFFESS_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_1_I1[4]
.sym 44242 vga.ball_motion_l_SB_DFFESS_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_1_I0[1]
.sym 44243 vga.ball_motion_l_SB_DFFESS_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_1_I1[6]
.sym 44244 vga.ball_motion_l_SB_DFFESS_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_1_I1[7]
.sym 44245 vga.ball_motion_l_SB_DFFESS_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_1_I1[8]
.sym 44246 vga.ball_motion_l_SB_DFFESS_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_1_I1_SB_LUT4_I3_O[10]
.sym 44252 $PACKER_VCC_NET
.sym 44258 $PACKER_VCC_NET
.sym 44263 vga.ball_pos_v[3]
.sym 44264 vga.ball_motion_l_SB_DFFESS_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_1_I1[6]
.sym 44265 vga.ball_pos_v[8]
.sym 44266 vga.ball_motion_l_SB_DFFESS_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_1_I1[7]
.sym 44269 vga.ball_pos_v[7]
.sym 44270 vga.ball_motion_l_SB_DFFESS_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_1_I1_SB_LUT4_I3_O[10]
.sym 44271 vga.paddle_r_pos_v[6]
.sym 44273 vga.paddle_r_pos_v[5]
.sym 44274 vga.paddle_r_pos_v[3]
.sym 44275 vga.ball_motion_l_SB_DFFESS_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I2[15]
.sym 44303 vga.ball_motion_l_SB_DFFESS_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_1_I1_SB_LUT4_I3_O[10]
.sym 44312 vga.ball_motion_l_SB_DFFESS_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I2[16]
.sym 44314 vga.ball_motion_l_SB_DFFESS_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_1_I1_SB_LUT4_I3_O[10]
.sym 44318 vga.ball_motion_l_SB_DFFESS_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I2[17]
.sym 44321 vga.ball_motion_l_SB_DFFESS_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_1_I1_SB_LUT4_I3_O[10]
.sym 44324 vga.ball_motion_l_SB_DFFESS_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I2[18]
.sym 44326 vga.ball_motion_l_SB_DFFESS_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_1_I1_SB_LUT4_I3_O[10]
.sym 44330 vga.ball_motion_l_SB_DFFESS_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I2[19]
.sym 44333 vga.ball_motion_l_SB_DFFESS_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_1_I1_SB_LUT4_I3_O[10]
.sym 44336 vga.ball_motion_l_SB_DFFESS_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I2[20]
.sym 44338 vga.ball_motion_l_SB_DFFESS_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_1_I1_SB_LUT4_I3_O[10]
.sym 44342 vga.ball_motion_l_SB_DFFESS_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I2[21]
.sym 44345 vga.ball_motion_l_SB_DFFESS_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_1_I1_SB_LUT4_I3_O[10]
.sym 44348 vga.ball_motion_l_SB_DFFESS_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I2[22]
.sym 44350 vga.ball_motion_l_SB_DFFESS_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_1_I1_SB_LUT4_I3_O[10]
.sym 44354 vga.ball_motion_l_SB_DFFESS_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I2[23]
.sym 44357 vga.ball_motion_l_SB_DFFESS_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_1_I1_SB_LUT4_I3_O[10]
.sym 44362 vga.ball_motion_l_SB_DFFESS_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_1_I0[0]
.sym 44363 vga.ball_motion_l_SB_DFFESS_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I0[1]
.sym 44364 vga.ball_motion_l_SB_DFFESS_Q_D_SB_LUT4_O_I0_SB_LUT4_O_1_I0_SB_LUT4_O_2_I3[2]
.sym 44365 vga.ball_pos_v[4]
.sym 44366 vga.ball_pos_v[6]
.sym 44367 vga.ball_motion_l_SB_DFFESS_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_1_I0[3]
.sym 44368 vga.ball_pos_v[3]
.sym 44369 vga.ball_pos_v[8]
.sym 44376 vga.ball_motion_l_SB_DFFESS_Q_D_SB_LUT4_O_I0_SB_LUT4_O_1_I0_SB_LUT4_O_1_I0[1]
.sym 44379 vga.ball_motion_l_SB_DFFESS_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_1_I1_SB_LUT4_I3_O[10]
.sym 44381 vga.left_down_pressed
.sym 44386 vga.ball_pos_h_SB_DFFESR_Q_4_D_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_O_I0_SB_LUT4_O_I0[6]
.sym 44387 vga.ball_pos_v[6]
.sym 44388 vga.paddle_r_pos_v[4]
.sym 44391 vga.ball_pos_v[3]
.sym 44393 vga.paddle_r_pos_v[3]
.sym 44396 vga.ball_motion_l_SB_DFFESS_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_1_I1_SB_LUT4_I3_O[10]
.sym 44397 vga.ball_pos_v[7]
.sym 44398 vga.ball_motion_l_SB_DFFESS_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I2[23]
.sym 44410 vga.ball_motion_l_SB_DFFESS_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_1_I1_SB_LUT4_I3_O[10]
.sym 44435 vga.ball_motion_l_SB_DFFESS_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I2[24]
.sym 44437 vga.ball_motion_l_SB_DFFESS_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_1_I1_SB_LUT4_I3_O[10]
.sym 44441 vga.ball_motion_l_SB_DFFESS_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I2[25]
.sym 44444 vga.ball_motion_l_SB_DFFESS_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_1_I1_SB_LUT4_I3_O[10]
.sym 44447 vga.ball_motion_l_SB_DFFESS_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I2[26]
.sym 44449 vga.ball_motion_l_SB_DFFESS_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_1_I1_SB_LUT4_I3_O[10]
.sym 44453 vga.ball_motion_l_SB_DFFESS_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I2[27]
.sym 44456 vga.ball_motion_l_SB_DFFESS_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_1_I1_SB_LUT4_I3_O[10]
.sym 44459 vga.ball_motion_l_SB_DFFESS_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I2[28]
.sym 44461 vga.ball_motion_l_SB_DFFESS_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_1_I1_SB_LUT4_I3_O[10]
.sym 44465 vga.ball_motion_l_SB_DFFESS_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I2[29]
.sym 44468 vga.ball_motion_l_SB_DFFESS_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_1_I1_SB_LUT4_I3_O[10]
.sym 44471 vga.ball_motion_l_SB_DFFESS_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I2[30]
.sym 44473 vga.ball_motion_l_SB_DFFESS_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_1_I1_SB_LUT4_I3_O[10]
.sym 44477 $nextpnr_ICESTORM_LC_13$I3
.sym 44480 vga.ball_motion_l_SB_DFFESS_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_1_I1_SB_LUT4_I3_O[10]
.sym 44486 vga.ball_pos_h_SB_DFFESR_Q_4_D_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_O_I0_SB_LUT4_O_I0[1]
.sym 44487 vga.ball_pos_h_SB_DFFESR_Q_4_D_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_O_I0_SB_LUT4_O_I0[2]
.sym 44488 vga.ball_pos_h_SB_DFFESR_Q_4_D_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_O_I0_SB_LUT4_O_1_I2[0]
.sym 44489 vga.ball_pos_h_SB_DFFESR_Q_4_D_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_O_I0_SB_LUT4_O_I0[4]
.sym 44490 vga.ball_pos_h_SB_DFFESR_Q_4_D_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_O_I0_SB_LUT4_O_I0[5]
.sym 44491 vga.ball_pos_h_SB_DFFESR_Q_4_D_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_O_I0_SB_LUT4_O_I0[6]
.sym 44492 vga.ball_pos_h_SB_DFFESR_Q_4_D_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_I3_I0_SB_LUT4_O_I1[0]
.sym 44498 vga.ball_pos_v[3]
.sym 44499 vga.ball_motion_l_SB_DFFESS_Q_D_SB_LUT4_O_I0_SB_LUT4_O_1_I0_SB_LUT4_O_I0[1]
.sym 44500 vga.ball_pos_v[4]
.sym 44506 rst
.sym 44508 vga.ball_motion_l_SB_DFFESS_Q_D_SB_LUT4_O_I0_SB_LUT4_O_1_I0_SB_LUT4_O_2_I3[2]
.sym 44509 vga.ball_motion_l_SB_DFFESS_Q_D_SB_LUT4_O_I0_SB_LUT4_O_1_I0_SB_LUT4_O_2_I3[2]
.sym 44510 vga.paddle_r_pos_v[7]
.sym 44511 vga.ball_pos_v[4]
.sym 44512 vga.ball_pos_h_SB_DFFESR_Q_4_D_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_I3_I0_SB_LUT4_O_I1_SB_LUT4_I3_I2[1]
.sym 44513 vga.ball_pos_h_SB_DFFESR_Q_4_D_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_O_I0[2]
.sym 44519 vga.ball_pos_v[8]
.sym 44521 $nextpnr_ICESTORM_LC_13$I3
.sym 44526 vga.paddle_r_pos_v[7]
.sym 44527 vga.ball_motion_l_SB_DFFESS_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I0[0]
.sym 44528 vga.ball_pos_h_SB_DFFESR_Q_5_D_SB_LUT4_O_I2_SB_LUT4_I1_O
.sym 44530 vga.ball_pos_v[6]
.sym 44531 vga.paddle_l_pos_v[7]
.sym 44533 vga.ball_motion_l_SB_DFFESS_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I0[3]
.sym 44534 vga.ball_motion_l_SB_DFFESS_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_1_I1[6]
.sym 44535 vga.ball_motion_l_SB_DFFESS_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I0[1]
.sym 44536 vga.ball_motion_l_SB_DFFESS_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_1_I1[7]
.sym 44537 vga.ball_pos_v[4]
.sym 44539 vga.ball_motion_l_SB_DFFESS_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_1_I1[0]
.sym 44540 vga.ball_motion_l_SB_DFFESS_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_1_I1[1]
.sym 44541 vga.ball_motion_l_SB_DFFESS_Q_D_SB_LUT4_O_I3[1]
.sym 44543 vga.ball_pos_v[1]
.sym 44544 vga.ball_motion_l_SB_DFFESS_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I0[1]
.sym 44545 vga.ball_motion_l_SB_DFFESS_Q_D_SB_LUT4_O_I3[2]
.sym 44546 vga.ball_pos_v[0]
.sym 44547 vga.ball_pos_h_SB_DFFESR_Q_4_D_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_O_I0_SB_LUT4_O_I0[5]
.sym 44548 vga.ball_motion_l_SB_DFFESS_Q_D_SB_LUT4_O_I3[0]
.sym 44549 rst
.sym 44550 vga.ball_motion_l_SB_DFFESS_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I0[2]
.sym 44551 vga.ball_motion_l
.sym 44552 vga.ball_pos_h_SB_DFFESR_Q_4_D_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_O_I0_SB_LUT4_O_I0[2]
.sym 44553 vga.ball_pos_v[7]
.sym 44555 vga.ball_motion_l_SB_DFFESS_Q_D_SB_LUT4_O_I0_SB_LUT4_O_1_I0_SB_LUT4_O_2_I3[0]
.sym 44556 vga.ball_motion_l_SB_DFFESS_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_1_I1_SB_LUT4_I3_O[10]
.sym 44557 vga.ball_motion_l_SB_DFFESS_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I0[3]
.sym 44562 $nextpnr_ICESTORM_LC_13$I3
.sym 44565 vga.ball_motion_l_SB_DFFESS_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I0[3]
.sym 44566 vga.ball_motion_l_SB_DFFESS_Q_D_SB_LUT4_O_I0_SB_LUT4_O_1_I0_SB_LUT4_O_2_I3[0]
.sym 44567 vga.ball_motion_l_SB_DFFESS_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_1_I1_SB_LUT4_I3_O[10]
.sym 44568 vga.ball_motion_l_SB_DFFESS_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I0[1]
.sym 44571 vga.ball_pos_v[7]
.sym 44572 vga.ball_motion_l_SB_DFFESS_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_1_I1[6]
.sym 44573 vga.ball_pos_v[6]
.sym 44574 vga.ball_motion_l_SB_DFFESS_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_1_I1[7]
.sym 44578 vga.paddle_r_pos_v[7]
.sym 44579 vga.paddle_l_pos_v[7]
.sym 44580 vga.ball_motion_l
.sym 44583 vga.ball_motion_l_SB_DFFESS_Q_D_SB_LUT4_O_I3[1]
.sym 44584 rst
.sym 44585 vga.ball_motion_l_SB_DFFESS_Q_D_SB_LUT4_O_I3[0]
.sym 44586 vga.ball_motion_l_SB_DFFESS_Q_D_SB_LUT4_O_I3[2]
.sym 44589 vga.ball_motion_l_SB_DFFESS_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I0[0]
.sym 44590 vga.ball_motion_l_SB_DFFESS_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I0[1]
.sym 44591 vga.ball_motion_l_SB_DFFESS_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I0[2]
.sym 44592 vga.ball_motion_l_SB_DFFESS_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I0[3]
.sym 44595 vga.ball_pos_v[7]
.sym 44596 vga.ball_pos_h_SB_DFFESR_Q_4_D_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_O_I0_SB_LUT4_O_I0[2]
.sym 44597 vga.ball_pos_v[4]
.sym 44598 vga.ball_pos_h_SB_DFFESR_Q_4_D_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_O_I0_SB_LUT4_O_I0[5]
.sym 44601 vga.ball_motion_l_SB_DFFESS_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_1_I1[1]
.sym 44602 vga.ball_pos_v[0]
.sym 44603 vga.ball_pos_v[1]
.sym 44604 vga.ball_motion_l_SB_DFFESS_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_1_I1[0]
.sym 44605 vga.ball_pos_h_SB_DFFESR_Q_5_D_SB_LUT4_O_I2_SB_LUT4_I1_O
.sym 44606 P1B9$SB_IO_OUT_$glb_clk
.sym 44607 rst_$glb_sr
.sym 44608 vga.ball_pos_h_SB_DFFESR_Q_4_D_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_O_I0_SB_LUT4_O_1_I2[2]
.sym 44609 vga.interval_counter[0]
.sym 44610 vga.ball_pos_h_SB_DFFESR_Q_4_D_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_O_I0[1]
.sym 44614 vga.left_up_1d_SB_DFFE_Q_E_SB_LUT4_O_I0_SB_LUT4_O_I2[1]
.sym 44615 vga.ball_pos_h_SB_DFFESR_Q_4_D_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_O_I0_SB_LUT4_O_1_I2[3]
.sym 44624 vga.ball_pos_h_SB_DFFESR_Q_5_D_SB_LUT4_O_I2_SB_LUT4_I1_O
.sym 44627 vga.ball_motion_l_SB_DFFESS_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_1_I1[0]
.sym 44637 vga.ball_pos_h_SB_DFFESR_Q_5_D_SB_LUT4_O_I2_SB_LUT4_I1_O
.sym 44640 vga.ball_motion_l_SB_DFFESS_Q_D_SB_LUT4_O_I0[3]
.sym 44642 vga.ball_pos_h_SB_DFFESR_Q_4_D_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_I3_I0_SB_LUT4_O_I1[0]
.sym 44652 vga.ball_pos_v[7]
.sym 44656 vga.red_SB_DFFSR_Q_D_SB_LUT4_O_I1_SB_LUT4_O_2_I1_SB_LUT4_O_2_I0_SB_LUT4_O_I1_SB_LUT4_I3_O[1]
.sym 44658 vga.ball_pos_v[0]
.sym 44660 vga.ball_pos_v[1]
.sym 44661 vga.ball_pos_v[3]
.sym 44668 vga.paddle_r_pos_v_SB_DFFESS_Q_D_SB_LUT4_O_I0[0]
.sym 44669 vga.ball_motion_l_SB_DFFESS_Q_D_SB_LUT4_O_I0_SB_LUT4_O_1_I0_SB_LUT4_O_2_I3[2]
.sym 44670 vga.red_SB_DFFSR_Q_D_SB_LUT4_O_I1_SB_LUT4_O_2_I1_SB_LUT4_O_I1_SB_CARRY_CO_I1[5]
.sym 44671 vga.ball_pos_v[4]
.sym 44672 vga.ball_pos_h_SB_DFFESR_Q_4_D_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_I3_I0_SB_LUT4_O_I1_SB_LUT4_I3_I2[1]
.sym 44674 vga.ball_pos_v[6]
.sym 44676 vga.red_SB_DFFSR_Q_D_SB_LUT4_O_I1_SB_LUT4_O_2_I1_SB_LUT4_O_I1_SB_CARRY_CO_I1[3]
.sym 44677 vga.red_SB_DFFSR_Q_D_SB_LUT4_O_I1_SB_LUT4_O_2_I1_SB_LUT4_O_I1_SB_CARRY_CO_I1[4]
.sym 44678 vga.ball_pos_v[2]
.sym 44679 vga.red_SB_DFFSR_Q_D_SB_LUT4_O_I1_SB_LUT4_O_2_I1_SB_LUT4_O_I1_SB_CARRY_CO_I1[6]
.sym 44680 vga.red_SB_DFFSR_Q_D_SB_LUT4_O_I1_SB_LUT4_O_2_I1_SB_LUT4_O_I1_SB_CARRY_CO_I1[7]
.sym 44681 vga.ball_pos_h_SB_DFFESR_Q_4_D_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_O_I3[1]
.sym 44683 vga.paddle_r_pos_v_SB_DFFESS_Q_D_SB_LUT4_O_I0[0]
.sym 44684 vga.ball_pos_v[0]
.sym 44687 vga.ball_pos_h_SB_DFFESR_Q_4_D_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_O_I3[2]
.sym 44689 vga.ball_pos_v[1]
.sym 44690 vga.red_SB_DFFSR_Q_D_SB_LUT4_O_I1_SB_LUT4_O_2_I1_SB_LUT4_O_2_I0_SB_LUT4_O_I1_SB_LUT4_I3_O[1]
.sym 44693 vga.ball_pos_h_SB_DFFESR_Q_4_D_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_O_I3[3]
.sym 44695 vga.ball_pos_h_SB_DFFESR_Q_4_D_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_I3_I0_SB_LUT4_O_I1_SB_LUT4_I3_I2[1]
.sym 44696 vga.ball_pos_v[2]
.sym 44699 vga.ball_pos_h_SB_DFFESR_Q_4_D_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_O_I3[4]
.sym 44701 vga.red_SB_DFFSR_Q_D_SB_LUT4_O_I1_SB_LUT4_O_2_I1_SB_LUT4_O_I1_SB_CARRY_CO_I1[3]
.sym 44702 vga.ball_pos_v[3]
.sym 44705 vga.ball_pos_h_SB_DFFESR_Q_4_D_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_O_I3[5]
.sym 44707 vga.red_SB_DFFSR_Q_D_SB_LUT4_O_I1_SB_LUT4_O_2_I1_SB_LUT4_O_I1_SB_CARRY_CO_I1[4]
.sym 44708 vga.ball_pos_v[4]
.sym 44711 vga.ball_pos_h_SB_DFFESR_Q_4_D_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_O_I3[6]
.sym 44713 vga.ball_motion_l_SB_DFFESS_Q_D_SB_LUT4_O_I0_SB_LUT4_O_1_I0_SB_LUT4_O_2_I3[2]
.sym 44714 vga.red_SB_DFFSR_Q_D_SB_LUT4_O_I1_SB_LUT4_O_2_I1_SB_LUT4_O_I1_SB_CARRY_CO_I1[5]
.sym 44717 vga.ball_pos_h_SB_DFFESR_Q_4_D_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_O_I3[7]
.sym 44719 vga.red_SB_DFFSR_Q_D_SB_LUT4_O_I1_SB_LUT4_O_2_I1_SB_LUT4_O_I1_SB_CARRY_CO_I1[6]
.sym 44720 vga.ball_pos_v[6]
.sym 44723 vga.ball_pos_h_SB_DFFESR_Q_4_D_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_O_I3[8]
.sym 44725 vga.red_SB_DFFSR_Q_D_SB_LUT4_O_I1_SB_LUT4_O_2_I1_SB_LUT4_O_I1_SB_CARRY_CO_I1[7]
.sym 44726 vga.ball_pos_v[7]
.sym 44731 vga.left_up_1d_SB_DFFE_Q_E_SB_LUT4_O_I0[3]
.sym 44732 vga.left_up_1d_SB_DFFE_Q_E_SB_LUT4_O_I2[2]
.sym 44733 vga.ball_motion_l_SB_DFFESS_Q_D_SB_LUT4_O_I0[3]
.sym 44734 vga.left_up_1d_SB_DFFE_Q_E_SB_LUT4_O_I0[1]
.sym 44735 vga.left_up_1d_SB_DFFE_Q_E_SB_LUT4_O_I0_SB_LUT4_O_I2[0]
.sym 44737 vga.left_up_1d_SB_DFFE_Q_E_SB_LUT4_O_I2_SB_LUT4_O_1_I1[2]
.sym 44738 vga.left_up_1d_SB_DFFE_Q_E_SB_LUT4_O_I0[0]
.sym 44755 vga.interval_counter[1]
.sym 44767 vga.ball_pos_h_SB_DFFESR_Q_4_D_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_O_I3[8]
.sym 44774 vga.ball_pos_h_SB_DFFESR_Q_4_D_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_O_I0[1]
.sym 44785 vga.ball_pos_h_SB_DFFESR_Q_4_D_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_O_I0[2]
.sym 44786 vga.ball_pos_h_SB_DFFESR_Q_4_D_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_I3_I0_SB_LUT4_O_I0[1]
.sym 44788 vga.red_SB_DFFSR_Q_D_SB_LUT4_O_I1_SB_LUT4_O_2_I1_SB_LUT4_O_I1_SB_CARRY_CO_I1[8]
.sym 44791 vga.ball_pos_v[8]
.sym 44795 vga.ball_pos_h_SB_DFFESR_Q_4_D_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_O_I0[0]
.sym 44797 vga.red_SB_DFFSR_Q_D_SB_LUT4_O_I1_SB_LUT4_O_2_I1_SB_LUT4_O_I1_SB_CARRY_CO_I1[9]
.sym 44802 vga.ball_pos_h_SB_DFFESR_Q_4_D_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_I3_I0_SB_LUT4_O_I1[0]
.sym 44804 vga.ball_pos_h_SB_DFFESR_Q_4_D_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_O_I3[9]
.sym 44806 vga.ball_pos_v[8]
.sym 44807 vga.red_SB_DFFSR_Q_D_SB_LUT4_O_I1_SB_LUT4_O_2_I1_SB_LUT4_O_I1_SB_CARRY_CO_I1[8]
.sym 44810 vga.ball_pos_h_SB_DFFESR_Q_4_D_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_O_I0[3]
.sym 44812 vga.red_SB_DFFSR_Q_D_SB_LUT4_O_I1_SB_LUT4_O_2_I1_SB_LUT4_O_I1_SB_CARRY_CO_I1[9]
.sym 44817 vga.ball_pos_h_SB_DFFESR_Q_4_D_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_O_I0[2]
.sym 44818 vga.ball_pos_h_SB_DFFESR_Q_4_D_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_O_I0[0]
.sym 44819 vga.ball_pos_h_SB_DFFESR_Q_4_D_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_O_I0[1]
.sym 44820 vga.ball_pos_h_SB_DFFESR_Q_4_D_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_O_I0[3]
.sym 44847 vga.ball_pos_h_SB_DFFESR_Q_4_D_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_I3_I0_SB_LUT4_O_I0[1]
.sym 44849 vga.ball_pos_h_SB_DFFESR_Q_4_D_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_I3_I0_SB_LUT4_O_I1[0]
.sym 44877 vga.ball_motion_l_SB_DFFESS_Q_D_SB_LUT4_O_I0[3]
.sym 44986 rst
.sym 46851 vga.paddle_r_pos_v[4]
.sym 46973 vga.paddle_r_pos_v[8]
.sym 47097 vga.paddle_r_pos_v[7]
.sym 47219 vga.ball_pos_h_SB_DFFESR_Q_4_D_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_I3_I0_SB_LUT4_O_I1_SB_LUT4_I3_I2[1]
.sym 47585 vga.paddle_r_pos_v_SB_DFFESS_Q_D_SB_LUT4_O_I2[6]
.sym 47605 vga.ball_pos_h_SB_DFFESR_Q_4_D_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_I3_I0_SB_LUT4_O_I1_SB_LUT4_I3_I2[1]
.sym 47623 vga.paddle_r_pos_v[4]
.sym 47626 vga.ball_pos_h_SB_DFFESR_Q_4_D_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_I3_I0_SB_LUT4_O_I1_SB_LUT4_I3_I2[1]
.sym 47627 vga.paddle_r_pos_v[1]
.sym 47628 vga.paddle_r_pos_v[3]
.sym 47629 vga.paddle_r_pos_v[6]
.sym 47630 vga.paddle_r_pos_v[5]
.sym 47633 vga.paddle_r_pos_v[7]
.sym 47648 vga.paddle_r_pos_v[0]
.sym 47651 $nextpnr_ICESTORM_LC_57$O
.sym 47654 vga.paddle_r_pos_v[0]
.sym 47657 vga.paddle_r_pos_v_SB_DFFESS_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I3[2]
.sym 47660 vga.paddle_r_pos_v[1]
.sym 47661 vga.paddle_r_pos_v[0]
.sym 47663 vga.paddle_r_pos_v_SB_DFFESS_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I3[3]
.sym 47665 vga.ball_pos_h_SB_DFFESR_Q_4_D_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_I3_I0_SB_LUT4_O_I1_SB_LUT4_I3_I2[1]
.sym 47667 vga.paddle_r_pos_v_SB_DFFESS_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I3[2]
.sym 47669 vga.paddle_r_pos_v_SB_DFFESS_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I3[4]
.sym 47671 vga.paddle_r_pos_v[3]
.sym 47673 vga.paddle_r_pos_v_SB_DFFESS_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I3[3]
.sym 47675 vga.paddle_r_pos_v_SB_DFFESS_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I3[5]
.sym 47678 vga.paddle_r_pos_v[4]
.sym 47679 vga.paddle_r_pos_v_SB_DFFESS_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I3[4]
.sym 47681 vga.paddle_r_pos_v_SB_DFFESS_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I3[6]
.sym 47683 vga.paddle_r_pos_v[5]
.sym 47685 vga.paddle_r_pos_v_SB_DFFESS_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I3[5]
.sym 47687 vga.paddle_r_pos_v_SB_DFFESS_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I3[7]
.sym 47689 vga.paddle_r_pos_v[6]
.sym 47691 vga.paddle_r_pos_v_SB_DFFESS_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I3[6]
.sym 47693 vga.paddle_r_pos_v_SB_DFFESS_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I3[8]
.sym 47696 vga.paddle_r_pos_v[7]
.sym 47697 vga.paddle_r_pos_v_SB_DFFESS_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I3[7]
.sym 47703 vga.paddle_r_pos_v_SB_DFFESS_Q_D_SB_LUT4_O_I1[2]
.sym 47704 vga.paddle_r_pos_v_SB_DFFESS_Q_D_SB_LUT4_O_I1[3]
.sym 47705 vga.paddle_r_pos_v_SB_DFFESS_Q_D_SB_LUT4_O_I1[4]
.sym 47706 vga.paddle_r_pos_v_SB_DFFESS_Q_D_SB_LUT4_O_I1[5]
.sym 47707 vga.paddle_r_pos_v_SB_DFFESS_Q_D_SB_LUT4_O_I1[6]
.sym 47708 vga.paddle_r_pos_v_SB_DFFESS_Q_D_SB_LUT4_O_I1[7]
.sym 47717 vga.right_down_pressed
.sym 47731 vga.ball_pos_h_SB_DFFESR_Q_4_D_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_I3_I0_SB_LUT4_O_I1_SB_LUT4_I3_I2[1]
.sym 47735 vga.ball_motion_l_SB_DFFESS_Q_D_SB_LUT4_O_I0_SB_LUT4_O_1_I3_SB_CARRY_CO_I1[0]
.sym 47737 vga.paddle_r_pos_v_SB_DFFESS_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I3[8]
.sym 47745 vga.paddle_r_pos_v_SB_DFFESS_Q_D_SB_LUT4_O_I0[3]
.sym 47747 vga.paddle_r_pos_v_SB_DFFESS_Q_D_SB_LUT4_O_I0[5]
.sym 47749 vga.paddle_r_pos_v_SB_DFFESS_Q_D_SB_LUT4_O_I0[7]
.sym 47750 vga.paddle_r_pos_v_SB_DFFESS_Q_D_SB_LUT4_O_I0[8]
.sym 47752 vga.paddle_r_pos_v_SB_DFFESS_Q_D_SB_LUT4_O_I0[2]
.sym 47754 vga.paddle_r_pos_v_SB_DFFESS_Q_D_SB_LUT4_O_I0[4]
.sym 47756 vga.paddle_r_pos_v_SB_DFFESS_Q_D_SB_LUT4_O_I0[6]
.sym 47757 vga.paddle_r_pos_v_SB_DFFESS_Q_D_SB_LUT4_O_I2[6]
.sym 47761 vga.paddle_r_pos_v_SB_DFFESS_Q_D_SB_LUT4_O_I1[3]
.sym 47763 vga.paddle_r_pos_v_SB_DFFESS_Q_D_SB_LUT4_O_I1[5]
.sym 47765 vga.paddle_r_pos_v_SB_DFFESS_Q_D_SB_LUT4_O_I1[7]
.sym 47766 vga.paddle_r_pos_v_SB_DFFESS_Q_D_SB_LUT4_O_I1[8]
.sym 47768 vga.paddle_r_pos_v_SB_DFFESS_Q_D_SB_LUT4_O_I1[2]
.sym 47769 vga.right_up_pressed_SB_LUT4_I2_O_SB_LUT4_I3_O
.sym 47770 vga.paddle_r_pos_v_SB_DFFESS_Q_D_SB_LUT4_O_I1[4]
.sym 47771 vga.paddle_r_pos_v[8]
.sym 47772 vga.paddle_r_pos_v_SB_DFFESS_Q_D_SB_LUT4_O_I1[6]
.sym 47773 vga.right_down_pressed
.sym 47777 vga.paddle_r_pos_v[8]
.sym 47778 vga.paddle_r_pos_v_SB_DFFESS_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I3[8]
.sym 47781 vga.paddle_r_pos_v_SB_DFFESS_Q_D_SB_LUT4_O_I1[3]
.sym 47782 vga.paddle_r_pos_v_SB_DFFESS_Q_D_SB_LUT4_O_I2[6]
.sym 47783 vga.paddle_r_pos_v_SB_DFFESS_Q_D_SB_LUT4_O_I0[3]
.sym 47784 vga.right_down_pressed
.sym 47787 vga.paddle_r_pos_v_SB_DFFESS_Q_D_SB_LUT4_O_I2[6]
.sym 47788 vga.paddle_r_pos_v_SB_DFFESS_Q_D_SB_LUT4_O_I1[6]
.sym 47789 vga.right_down_pressed
.sym 47790 vga.paddle_r_pos_v_SB_DFFESS_Q_D_SB_LUT4_O_I0[6]
.sym 47793 vga.paddle_r_pos_v_SB_DFFESS_Q_D_SB_LUT4_O_I0[5]
.sym 47794 vga.paddle_r_pos_v_SB_DFFESS_Q_D_SB_LUT4_O_I2[6]
.sym 47795 vga.paddle_r_pos_v_SB_DFFESS_Q_D_SB_LUT4_O_I1[5]
.sym 47796 vga.right_down_pressed
.sym 47799 vga.paddle_r_pos_v_SB_DFFESS_Q_D_SB_LUT4_O_I2[6]
.sym 47800 vga.paddle_r_pos_v_SB_DFFESS_Q_D_SB_LUT4_O_I0[4]
.sym 47801 vga.right_down_pressed
.sym 47802 vga.paddle_r_pos_v_SB_DFFESS_Q_D_SB_LUT4_O_I1[4]
.sym 47805 vga.paddle_r_pos_v_SB_DFFESS_Q_D_SB_LUT4_O_I1[8]
.sym 47806 vga.paddle_r_pos_v_SB_DFFESS_Q_D_SB_LUT4_O_I2[6]
.sym 47807 vga.paddle_r_pos_v_SB_DFFESS_Q_D_SB_LUT4_O_I0[8]
.sym 47808 vga.right_down_pressed
.sym 47811 vga.right_down_pressed
.sym 47812 vga.paddle_r_pos_v_SB_DFFESS_Q_D_SB_LUT4_O_I1[7]
.sym 47813 vga.paddle_r_pos_v_SB_DFFESS_Q_D_SB_LUT4_O_I2[6]
.sym 47814 vga.paddle_r_pos_v_SB_DFFESS_Q_D_SB_LUT4_O_I0[7]
.sym 47817 vga.paddle_r_pos_v_SB_DFFESS_Q_D_SB_LUT4_O_I0[2]
.sym 47818 vga.paddle_r_pos_v_SB_DFFESS_Q_D_SB_LUT4_O_I2[6]
.sym 47819 vga.paddle_r_pos_v_SB_DFFESS_Q_D_SB_LUT4_O_I1[2]
.sym 47820 vga.right_down_pressed
.sym 47821 vga.right_up_pressed_SB_LUT4_I2_O_SB_LUT4_I3_O
.sym 47822 P1B9$SB_IO_OUT_$glb_clk
.sym 47823 rst_$glb_sr
.sym 47824 vga.paddle_r_pos_v_SB_DFFESS_Q_D_SB_LUT4_O_I1[8]
.sym 47838 vga.ball_motion_l_SB_DFFESS_Q_D_SB_LUT4_O_I0[3]
.sym 47842 vga.paddle_r_pos_v[1]
.sym 47844 vga.paddle_r_pos_v[5]
.sym 47851 vga.ball_motion_l_SB_DFFESS_Q_D_SB_LUT4_O_I0_SB_LUT4_O_1_I0_SB_LUT4_O_1_I0[1]
.sym 47853 vga.paddle_l_pos_v[3]
.sym 47855 vga.paddle_l_pos_v[5]
.sym 47857 vga.paddle_l_pos_v[6]
.sym 47858 vga.ball_motion_l_SB_DFFESS_Q_D_SB_LUT4_O_I0_SB_LUT4_O_1_I3_SB_CARRY_CO_I1[1]
.sym 47868 vga.paddle_l_pos_v[6]
.sym 47869 vga.paddle_l_pos_v[3]
.sym 47871 vga.paddle_l_pos_v[5]
.sym 47875 vga.ball_motion_l_SB_DFFESS_Q_D_SB_LUT4_O_I0_SB_LUT4_O_1_I0_SB_LUT4_O_1_I0[1]
.sym 47876 vga.left_up_pressed_SB_LUT4_I2_I1_SB_CARRY_CO_I1[3]
.sym 47879 vga.left_up_pressed_SB_LUT4_I2_I1_SB_CARRY_CO_I1[6]
.sym 47883 vga.ball_motion_l_SB_DFFESS_Q_D_SB_LUT4_O_I0_SB_LUT4_O_1_I0_SB_LUT4_O_I0[0]
.sym 47884 vga.paddle_l_pos_v[4]
.sym 47885 vga.left_up_pressed_SB_LUT4_I2_I1_SB_CARRY_CO_I1[4]
.sym 47886 vga.left_up_pressed_SB_LUT4_I2_I1_SB_CARRY_CO_I1[5]
.sym 47887 vga.paddle_l_pos_v[7]
.sym 47890 vga.ball_motion_l_SB_DFFESS_Q_D_SB_LUT4_O_I0_SB_LUT4_O_1_I3_SB_CARRY_CO_I1[1]
.sym 47892 vga.ball_motion_l_SB_DFFESS_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_1_I1[1]
.sym 47893 $PACKER_VCC_NET
.sym 47895 vga.ball_motion_l_SB_DFFESS_Q_D_SB_LUT4_O_I0_SB_LUT4_O_1_I3_SB_CARRY_CO_I1[0]
.sym 47896 vga.left_up_pressed_SB_LUT4_I2_I1_SB_CARRY_CO_I1[7]
.sym 47897 $nextpnr_ICESTORM_LC_60$O
.sym 47899 vga.ball_motion_l_SB_DFFESS_Q_D_SB_LUT4_O_I0_SB_LUT4_O_1_I3_SB_CARRY_CO_I1[0]
.sym 47903 vga.left_up_pressed_SB_LUT4_I2_I1[1]
.sym 47905 vga.ball_motion_l_SB_DFFESS_Q_D_SB_LUT4_O_I0_SB_LUT4_O_1_I3_SB_CARRY_CO_I1[1]
.sym 47907 vga.ball_motion_l_SB_DFFESS_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_1_I1[1]
.sym 47909 vga.left_up_pressed_SB_LUT4_I2_I1[2]
.sym 47911 $PACKER_VCC_NET
.sym 47912 vga.ball_motion_l_SB_DFFESS_Q_D_SB_LUT4_O_I0_SB_LUT4_O_1_I0_SB_LUT4_O_I0[0]
.sym 47913 vga.ball_motion_l_SB_DFFESS_Q_D_SB_LUT4_O_I0_SB_LUT4_O_1_I0_SB_LUT4_O_1_I0[1]
.sym 47915 vga.left_up_pressed_SB_LUT4_I2_I1[3]
.sym 47917 vga.left_up_pressed_SB_LUT4_I2_I1_SB_CARRY_CO_I1[3]
.sym 47919 vga.paddle_l_pos_v[3]
.sym 47921 vga.left_up_pressed_SB_LUT4_I2_I1[4]
.sym 47923 $PACKER_VCC_NET
.sym 47924 vga.left_up_pressed_SB_LUT4_I2_I1_SB_CARRY_CO_I1[4]
.sym 47925 vga.paddle_l_pos_v[4]
.sym 47927 vga.left_up_pressed_SB_LUT4_I2_I1[5]
.sym 47930 vga.left_up_pressed_SB_LUT4_I2_I1_SB_CARRY_CO_I1[5]
.sym 47931 vga.paddle_l_pos_v[5]
.sym 47933 vga.left_up_pressed_SB_LUT4_I2_I1[6]
.sym 47935 vga.left_up_pressed_SB_LUT4_I2_I1_SB_CARRY_CO_I1[6]
.sym 47937 vga.paddle_l_pos_v[6]
.sym 47939 vga.left_up_pressed_SB_LUT4_I2_I1[7]
.sym 47941 vga.left_up_pressed_SB_LUT4_I2_I1_SB_CARRY_CO_I1[7]
.sym 47943 vga.paddle_l_pos_v[7]
.sym 47949 vga.paddle_l_pos_v_SB_DFFESS_Q_D_SB_LUT4_O_I0[2]
.sym 47950 vga.paddle_l_pos_v_SB_DFFESS_Q_D_SB_LUT4_O_I0[3]
.sym 47951 vga.paddle_l_pos_v_SB_DFFESS_Q_D_SB_LUT4_O_I0[4]
.sym 47952 vga.paddle_l_pos_v_SB_DFFESS_Q_D_SB_LUT4_O_I0[5]
.sym 47953 vga.paddle_l_pos_v_SB_DFFESS_Q_D_SB_LUT4_O_I0[6]
.sym 47954 vga.paddle_l_pos_v_SB_DFFESS_Q_D_SB_LUT4_O_I0[7]
.sym 47971 vga.ball_motion_l_SB_DFFESS_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_1_I1[3]
.sym 47973 vga.paddle_l_pos_v[7]
.sym 47974 vga.ball_motion_l_SB_DFFESS_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_1_I1_SB_LUT4_I3_O[10]
.sym 47976 vga.ball_motion_l_SB_DFFESS_Q_D_SB_LUT4_O_I0[3]
.sym 47977 vga.ball_motion_l_SB_DFFESS_Q_D_SB_LUT4_O_I0_SB_LUT4_O_1_I0_SB_LUT4_O_1_I0[1]
.sym 47981 vga.ball_motion_l_SB_DFFESS_Q_D_SB_LUT4_O_I0[3]
.sym 47983 vga.left_up_pressed_SB_LUT4_I2_I1[7]
.sym 47992 $PACKER_VCC_NET
.sym 48012 vga.left_up_pressed_SB_LUT4_I2_I1_SB_CARRY_CO_I1[8]
.sym 48013 vga.ball_motion_l_SB_DFFESS_Q_D_SB_LUT4_O_I0_SB_LUT4_O_1_I0_SB_LUT4_O_1_I0[1]
.sym 48014 vga.paddle_l_pos_v[3]
.sym 48018 vga.paddle_l_pos_v[8]
.sym 48020 $nextpnr_ICESTORM_LC_61$I3
.sym 48022 vga.left_up_pressed_SB_LUT4_I2_I1_SB_CARRY_CO_I1[8]
.sym 48024 vga.paddle_l_pos_v[8]
.sym 48030 $nextpnr_ICESTORM_LC_61$I3
.sym 48045 $PACKER_VCC_NET
.sym 48046 vga.paddle_l_pos_v[3]
.sym 48047 vga.ball_motion_l_SB_DFFESS_Q_D_SB_LUT4_O_I0_SB_LUT4_O_1_I0_SB_LUT4_O_1_I0[1]
.sym 48070 vga.paddle_l_pos_v_SB_DFFESS_Q_D_SB_LUT4_O_I0[8]
.sym 48071 vga.ball_motion_l_SB_DFFESS_Q_D_SB_LUT4_O_I0_SB_LUT4_O_1_I0_SB_LUT4_O_1_I0[1]
.sym 48072 vga.paddle_l_pos_v[3]
.sym 48073 vga.paddle_l_pos_v[5]
.sym 48074 vga.paddle_l_pos_v[6]
.sym 48075 vga.paddle_l_pos_v[4]
.sym 48076 vga.paddle_l_pos_v[8]
.sym 48077 vga.paddle_l_pos_v[7]
.sym 48097 vga.ball_pos_h_SB_DFFESR_Q_4_D_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_I3_I0_SB_LUT4_O_I1_SB_LUT4_I3_I2[1]
.sym 48099 vga.ball_motion_l_SB_DFFESS_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_1_I1[3]
.sym 48101 vga.ball_pos_h_SB_DFFESR_Q_5_D_SB_LUT4_O_I2_SB_LUT4_I1_O
.sym 48105 vga.ball_motion_l_SB_DFFESS_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_1_I1[0]
.sym 48115 $PACKER_VCC_NET
.sym 48123 $PACKER_VCC_NET
.sym 48128 vga.ball_motion_l_SB_DFFESS_Q_D_SB_LUT4_O_I0_SB_LUT4_O_1_I0_SB_LUT4_O_1_I0[1]
.sym 48132 vga.paddle_l_pos_v[4]
.sym 48137 vga.paddle_l_pos_v[3]
.sym 48138 vga.paddle_l_pos_v[5]
.sym 48139 vga.paddle_l_pos_v[6]
.sym 48141 vga.paddle_l_pos_v[8]
.sym 48142 vga.paddle_l_pos_v[7]
.sym 48143 $nextpnr_ICESTORM_LC_20$O
.sym 48145 vga.ball_motion_l_SB_DFFESS_Q_D_SB_LUT4_O_I0_SB_LUT4_O_1_I0_SB_LUT4_O_1_I0[1]
.sym 48149 vga.ball_motion_l_SB_DFFESS_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I3[2]
.sym 48151 $PACKER_VCC_NET
.sym 48152 vga.paddle_l_pos_v[3]
.sym 48155 vga.ball_motion_l_SB_DFFESS_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I3[3]
.sym 48157 vga.paddle_l_pos_v[4]
.sym 48159 vga.ball_motion_l_SB_DFFESS_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I3[2]
.sym 48161 vga.ball_motion_l_SB_DFFESS_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I3[4]
.sym 48163 vga.paddle_l_pos_v[5]
.sym 48164 $PACKER_VCC_NET
.sym 48165 vga.ball_motion_l_SB_DFFESS_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I3[3]
.sym 48167 vga.ball_motion_l_SB_DFFESS_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I3[5]
.sym 48169 vga.paddle_l_pos_v[6]
.sym 48170 $PACKER_VCC_NET
.sym 48171 vga.ball_motion_l_SB_DFFESS_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I3[4]
.sym 48173 vga.ball_motion_l_SB_DFFESS_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I3[6]
.sym 48175 vga.paddle_l_pos_v[7]
.sym 48176 $PACKER_VCC_NET
.sym 48177 vga.ball_motion_l_SB_DFFESS_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I3[5]
.sym 48179 $nextpnr_ICESTORM_LC_21$I3
.sym 48181 vga.paddle_l_pos_v[8]
.sym 48182 $PACKER_VCC_NET
.sym 48183 vga.ball_motion_l_SB_DFFESS_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I3[6]
.sym 48189 $nextpnr_ICESTORM_LC_21$I3
.sym 48194 vga.ball_motion_l_SB_DFFESS_Q_D_SB_LUT4_O_I0_SB_LUT4_O_1_I0_SB_LUT4_O_I0[1]
.sym 48195 vga.ball_motion_l_SB_DFFESS_Q_D_SB_LUT4_O_I0_SB_LUT4_O_1_I0_SB_LUT4_O_I0[2]
.sym 48196 vga.ball_motion_l_SB_DFFESS_Q_D_SB_LUT4_O_I0_SB_LUT4_O_1_I0_SB_LUT4_O_2_I3[1]
.sym 48197 vga.ball_motion_l_SB_DFFESS_Q_D_SB_LUT4_O_I0_SB_LUT4_O_1_I0_SB_LUT4_O_I0[4]
.sym 48198 vga.ball_motion_l_SB_DFFESS_Q_D_SB_LUT4_O_I0_SB_LUT4_O_1_I0_SB_LUT4_O_I0[5]
.sym 48199 vga.ball_motion_l_SB_DFFESS_Q_D_SB_LUT4_O_I0_SB_LUT4_O_1_I0_SB_LUT4_O_I0[6]
.sym 48200 vga.ball_motion_l_SB_DFFESS_Q_D_SB_LUT4_O_I0_SB_LUT4_O_1_I0_SB_LUT4_O_1_I0[7]
.sym 48207 vga.ball_motion_l_SB_DFFESS_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_1_I1[1]
.sym 48214 vga.left_up_pressed_SB_LUT4_I2_I1[8]
.sym 48217 vga.ball_pos_v[6]
.sym 48218 vga.ball_motion_l_SB_DFFESS_Q_D_SB_LUT4_O_I0_SB_LUT4_O_1_I0_SB_LUT4_O_I0[4]
.sym 48220 vga.ball_pos_h_SB_DFFESR_Q_4_D_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_I3_I0_SB_LUT4_O_I1[0]
.sym 48223 vga.ball_pos_v[8]
.sym 48228 vga.ball_motion_l_SB_DFFESS_Q_D_SB_LUT4_O_I0_SB_LUT4_O_1_I0_SB_LUT4_O_I0[1]
.sym 48234 vga.paddle_r_pos_v[5]
.sym 48236 vga.ball_motion_l_SB_DFFESS_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_1_I1[4]
.sym 48237 vga.paddle_l_pos_v[5]
.sym 48238 vga.paddle_l_pos_v[6]
.sym 48240 vga.paddle_l_pos_v[8]
.sym 48241 vga.paddle_r_pos_v[3]
.sym 48242 vga.ball_motion_l_SB_DFFESS_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_1_I0[0]
.sym 48244 vga.paddle_l_pos_v[3]
.sym 48245 vga.ball_motion_l_SB_DFFESS_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_1_I0[1]
.sym 48246 vga.paddle_r_pos_v[6]
.sym 48247 vga.paddle_l_pos_v[4]
.sym 48248 vga.ball_motion_l_SB_DFFESS_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_1_I1[8]
.sym 48249 vga.ball_pos_v[8]
.sym 48252 vga.ball_motion_l_SB_DFFESS_Q_D_SB_LUT4_O_I0_SB_LUT4_O_1_I0_SB_LUT4_O_2_I3[2]
.sym 48253 vga.ball_pos_v[4]
.sym 48255 vga.ball_motion_l_SB_DFFESS_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_1_I0[3]
.sym 48258 vga.paddle_r_pos_v[4]
.sym 48259 vga.ball_motion_l_SB_DFFESS_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_1_I1[3]
.sym 48260 vga.paddle_r_pos_v[8]
.sym 48261 vga.ball_pos_h_SB_DFFESR_Q_5_D_SB_LUT4_O_I2_SB_LUT4_I1_O
.sym 48263 vga.ball_motion_l
.sym 48264 vga.ball_pos_v[3]
.sym 48267 vga.ball_motion_l_SB_DFFESS_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_1_I1[3]
.sym 48270 vga.ball_pos_v[3]
.sym 48273 vga.ball_motion_l_SB_DFFESS_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_1_I0[0]
.sym 48274 vga.ball_motion_l_SB_DFFESS_Q_D_SB_LUT4_O_I0_SB_LUT4_O_1_I0_SB_LUT4_O_2_I3[2]
.sym 48275 vga.ball_motion_l_SB_DFFESS_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_1_I0[3]
.sym 48276 vga.ball_motion_l_SB_DFFESS_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_1_I0[1]
.sym 48279 vga.ball_motion_l
.sym 48280 vga.paddle_l_pos_v[5]
.sym 48281 vga.paddle_r_pos_v[5]
.sym 48286 vga.paddle_l_pos_v[4]
.sym 48287 vga.paddle_r_pos_v[4]
.sym 48288 vga.ball_motion_l
.sym 48291 vga.paddle_l_pos_v[6]
.sym 48292 vga.paddle_r_pos_v[6]
.sym 48293 vga.ball_motion_l
.sym 48297 vga.ball_pos_v[4]
.sym 48298 vga.ball_pos_v[8]
.sym 48299 vga.ball_motion_l_SB_DFFESS_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_1_I1[8]
.sym 48300 vga.ball_motion_l_SB_DFFESS_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_1_I1[4]
.sym 48304 vga.paddle_l_pos_v[3]
.sym 48305 vga.ball_motion_l
.sym 48306 vga.paddle_r_pos_v[3]
.sym 48309 vga.paddle_r_pos_v[8]
.sym 48310 vga.paddle_l_pos_v[8]
.sym 48312 vga.ball_motion_l
.sym 48313 vga.ball_pos_h_SB_DFFESR_Q_5_D_SB_LUT4_O_I2_SB_LUT4_I1_O
.sym 48314 P1B9$SB_IO_OUT_$glb_clk
.sym 48315 rst_$glb_sr
.sym 48317 vga.interval_counter[1]
.sym 48318 vga.interval_counter[2]
.sym 48319 vga.interval_counter[3]
.sym 48320 vga.interval_counter[4]
.sym 48321 vga.interval_counter[5]
.sym 48322 vga.interval_counter[6]
.sym 48323 vga.interval_counter[7]
.sym 48338 vga.ball_pos_v[6]
.sym 48344 vga.ball_motion_l_SB_DFFESS_Q_D_SB_LUT4_O_I0_SB_LUT4_O_1_I0_SB_LUT4_O_I0[4]
.sym 48345 vga.interval_counter[6]
.sym 48349 vga.ball_pos_v[3]
.sym 48350 vga.ball_motion_l_SB_DFFESS_Q_D_SB_LUT4_O_I0_SB_LUT4_O_1_I0_SB_LUT4_O_1_I0[7]
.sym 48360 vga.paddle_r_pos_v[3]
.sym 48363 vga.paddle_r_pos_v[4]
.sym 48366 vga.paddle_r_pos_v[6]
.sym 48368 vga.paddle_r_pos_v[5]
.sym 48374 vga.paddle_r_pos_v[8]
.sym 48383 $PACKER_VCC_NET
.sym 48384 vga.paddle_r_pos_v[7]
.sym 48386 vga.ball_pos_h_SB_DFFESR_Q_4_D_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_I3_I0_SB_LUT4_O_I1_SB_LUT4_I3_I2[1]
.sym 48389 $nextpnr_ICESTORM_LC_50$O
.sym 48392 vga.ball_pos_h_SB_DFFESR_Q_4_D_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_I3_I0_SB_LUT4_O_I1_SB_LUT4_I3_I2[1]
.sym 48395 vga.ball_pos_h_SB_DFFESR_Q_4_D_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_I3_I0_SB_LUT4_O_I1_SB_LUT4_I3_I2[2]
.sym 48398 vga.paddle_r_pos_v[3]
.sym 48399 vga.ball_pos_h_SB_DFFESR_Q_4_D_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_I3_I0_SB_LUT4_O_I1_SB_LUT4_I3_I2[1]
.sym 48401 vga.ball_pos_h_SB_DFFESR_Q_4_D_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_I3_I0_SB_LUT4_O_I1_SB_LUT4_I3_I2[3]
.sym 48403 $PACKER_VCC_NET
.sym 48404 vga.paddle_r_pos_v[4]
.sym 48405 vga.ball_pos_h_SB_DFFESR_Q_4_D_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_I3_I0_SB_LUT4_O_I1_SB_LUT4_I3_I2[2]
.sym 48407 vga.ball_pos_h_SB_DFFESR_Q_4_D_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_I3_I0_SB_LUT4_O_I1_SB_LUT4_I3_I2[4]
.sym 48409 vga.paddle_r_pos_v[5]
.sym 48411 vga.ball_pos_h_SB_DFFESR_Q_4_D_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_I3_I0_SB_LUT4_O_I1_SB_LUT4_I3_I2[3]
.sym 48413 vga.ball_pos_h_SB_DFFESR_Q_4_D_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_I3_I0_SB_LUT4_O_I1_SB_LUT4_I3_I2[5]
.sym 48416 vga.paddle_r_pos_v[6]
.sym 48417 vga.ball_pos_h_SB_DFFESR_Q_4_D_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_I3_I0_SB_LUT4_O_I1_SB_LUT4_I3_I2[4]
.sym 48419 vga.ball_pos_h_SB_DFFESR_Q_4_D_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_I3_I0_SB_LUT4_O_I1_SB_LUT4_I3_I2[6]
.sym 48421 vga.paddle_r_pos_v[7]
.sym 48423 vga.ball_pos_h_SB_DFFESR_Q_4_D_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_I3_I0_SB_LUT4_O_I1_SB_LUT4_I3_I2[5]
.sym 48425 $nextpnr_ICESTORM_LC_51$I3
.sym 48427 vga.paddle_r_pos_v[8]
.sym 48429 vga.ball_pos_h_SB_DFFESR_Q_4_D_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_I3_I0_SB_LUT4_O_I1_SB_LUT4_I3_I2[6]
.sym 48435 $nextpnr_ICESTORM_LC_51$I3
.sym 48439 vga.interval_counter[8]
.sym 48440 vga.interval_counter[9]
.sym 48441 vga.interval_counter[10]
.sym 48442 vga.interval_counter[11]
.sym 48443 vga.interval_counter[12]
.sym 48444 vga.interval_counter[13]
.sym 48445 vga.interval_counter[14]
.sym 48446 vga.interval_counter[15]
.sym 48455 vga.ball_pos_h_SB_DFFESR_Q_4_D_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_O_I0_SB_LUT4_O_I0[1]
.sym 48460 vga.interval_counter[1]
.sym 48463 vga.interval_counter[2]
.sym 48469 vga.interval_counter[5]
.sym 48472 vga.ball_motion_l_SB_DFFESS_Q_D_SB_LUT4_O_I0[3]
.sym 48481 vga.ball_pos_h_SB_DFFESR_Q_4_D_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_O_I0_SB_LUT4_O_I0[1]
.sym 48483 vga.ball_pos_h_SB_DFFESR_Q_4_D_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_O_I0_SB_LUT4_O_1_I2[0]
.sym 48484 vga.ball_pos_h_SB_DFFESR_Q_4_D_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_O_I0_SB_LUT4_O_I0[4]
.sym 48486 vga.ball_pos_h_SB_DFFESR_Q_4_D_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_O_I0_SB_LUT4_O_I0[6]
.sym 48488 vga.ball_pos_v[6]
.sym 48489 vga.interval_counter[0]
.sym 48491 vga.interval_counter[3]
.sym 48492 vga.ball_motion_l_SB_DFFESS_Q_D_SB_LUT4_O_I0_SB_LUT4_O_1_I0_SB_LUT4_O_2_I3[2]
.sym 48495 vga.ball_pos_v[8]
.sym 48496 vga.ball_pos_h_SB_DFFESR_Q_4_D_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_O_I0_SB_LUT4_O_1_I2[2]
.sym 48506 vga.ball_pos_h_SB_DFFESR_Q_4_D_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_I3_I0_SB_LUT4_O_I1_SB_LUT4_I3_I2[1]
.sym 48509 vga.ball_pos_v[3]
.sym 48510 vga.ball_pos_v[2]
.sym 48511 vga.ball_pos_h_SB_DFFESR_Q_4_D_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_O_I0_SB_LUT4_O_1_I2[3]
.sym 48513 vga.ball_pos_v[8]
.sym 48514 vga.ball_pos_h_SB_DFFESR_Q_4_D_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_I3_I0_SB_LUT4_O_I1_SB_LUT4_I3_I2[1]
.sym 48515 vga.ball_pos_h_SB_DFFESR_Q_4_D_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_O_I0_SB_LUT4_O_I0[6]
.sym 48516 vga.ball_pos_v[2]
.sym 48522 vga.interval_counter[0]
.sym 48525 vga.ball_pos_h_SB_DFFESR_Q_4_D_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_O_I0_SB_LUT4_O_1_I2[3]
.sym 48526 vga.ball_motion_l_SB_DFFESS_Q_D_SB_LUT4_O_I0_SB_LUT4_O_1_I0_SB_LUT4_O_2_I3[2]
.sym 48527 vga.ball_pos_h_SB_DFFESR_Q_4_D_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_O_I0_SB_LUT4_O_1_I2[2]
.sym 48528 vga.ball_pos_h_SB_DFFESR_Q_4_D_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_O_I0_SB_LUT4_O_1_I2[0]
.sym 48549 vga.interval_counter[3]
.sym 48551 vga.interval_counter[0]
.sym 48555 vga.ball_pos_v[6]
.sym 48556 vga.ball_pos_h_SB_DFFESR_Q_4_D_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_O_I0_SB_LUT4_O_I0[4]
.sym 48557 vga.ball_pos_h_SB_DFFESR_Q_4_D_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_O_I0_SB_LUT4_O_I0[1]
.sym 48558 vga.ball_pos_v[3]
.sym 48560 P1B9$SB_IO_OUT_$glb_clk
.sym 48561 vga.left_up_1d_SB_DFFE_Q_E_SB_LUT4_O_I2_SB_LUT4_I0_O_$glb_sr
.sym 48562 vga.interval_counter[16]
.sym 48563 vga.interval_counter[17]
.sym 48564 vga.interval_counter[18]
.sym 48565 vga.interval_counter[19]
.sym 48566 vga.interval_counter[20]
.sym 48567 vga.interval_counter[21]
.sym 48568 vga.interval_counter[22]
.sym 48569 vga.interval_counter[23]
.sym 48603 vga.left_up_1d_SB_DFFE_Q_E_SB_LUT4_O_I0[2]
.sym 48604 vga.interval_counter[9]
.sym 48605 vga.left_up_1d_SB_DFFE_Q_E_SB_LUT4_O_I0_SB_LUT4_O_1_I3[2]
.sym 48606 vga.left_up_1d_SB_DFFE_Q_E_SB_LUT4_O_I0[1]
.sym 48607 vga.left_up_1d_SB_DFFE_Q_E_SB_LUT4_O_I0_SB_LUT4_O_I2[0]
.sym 48609 vga.left_up_1d_SB_DFFE_Q_E_SB_LUT4_O_I0_SB_LUT4_O_I2[1]
.sym 48610 vga.left_up_1d_SB_DFFE_Q_E_SB_LUT4_O_I0[0]
.sym 48611 vga.interval_counter[8]
.sym 48612 vga.interval_counter[9]
.sym 48615 vga.interval_counter[6]
.sym 48619 vga.left_up_1d_SB_DFFE_Q_E_SB_LUT4_O_I0[3]
.sym 48620 vga.interval_counter[1]
.sym 48621 vga.interval_counter[18]
.sym 48627 vga.interval_counter[16]
.sym 48628 vga.interval_counter[17]
.sym 48629 vga.left_up_1d_SB_DFFE_Q_E_SB_LUT4_O_I0_SB_LUT4_O_2_I3[2]
.sym 48630 vga.interval_counter[19]
.sym 48636 vga.left_up_1d_SB_DFFE_Q_E_SB_LUT4_O_I0_SB_LUT4_O_I2[0]
.sym 48637 vga.interval_counter[1]
.sym 48638 vga.left_up_1d_SB_DFFE_Q_E_SB_LUT4_O_I0_SB_LUT4_O_I2[1]
.sym 48639 vga.interval_counter[6]
.sym 48642 vga.interval_counter[6]
.sym 48643 vga.left_up_1d_SB_DFFE_Q_E_SB_LUT4_O_I0_SB_LUT4_O_I2[0]
.sym 48644 vga.interval_counter[1]
.sym 48645 vga.left_up_1d_SB_DFFE_Q_E_SB_LUT4_O_I0_SB_LUT4_O_I2[1]
.sym 48648 vga.left_up_1d_SB_DFFE_Q_E_SB_LUT4_O_I0[3]
.sym 48649 vga.left_up_1d_SB_DFFE_Q_E_SB_LUT4_O_I0[1]
.sym 48650 vga.left_up_1d_SB_DFFE_Q_E_SB_LUT4_O_I0[2]
.sym 48651 vga.left_up_1d_SB_DFFE_Q_E_SB_LUT4_O_I0[0]
.sym 48654 vga.interval_counter[16]
.sym 48655 vga.left_up_1d_SB_DFFE_Q_E_SB_LUT4_O_I0_SB_LUT4_O_1_I3[2]
.sym 48656 vga.interval_counter[9]
.sym 48660 vga.interval_counter[18]
.sym 48662 vga.interval_counter[19]
.sym 48672 vga.interval_counter[9]
.sym 48673 vga.interval_counter[8]
.sym 48674 vga.interval_counter[17]
.sym 48675 vga.interval_counter[16]
.sym 48678 vga.left_up_1d_SB_DFFE_Q_E_SB_LUT4_O_I0_SB_LUT4_O_2_I3[2]
.sym 48679 vga.interval_counter[17]
.sym 48680 vga.interval_counter[8]
.sym 48685 vga.interval_counter[24]
.sym 48686 vga.left_up_1d_SB_DFFE_Q_E_SB_LUT4_O_I2_SB_LUT4_O_1_I1[1]
.sym 48687 vga.left_up_1d_SB_DFFE_Q_E_SB_LUT4_O_I0_SB_LUT4_O_2_I3[2]
.sym 48688 $PACKER_GND_NET
.sym 48689 vga.left_up_1d_SB_DFFE_Q_E_SB_LUT4_O_I2_SB_LUT4_I0_O
.sym 48690 vga.left_up_1d_SB_DFFE_Q_E_SB_LUT4_O_I2[1]
.sym 48699 vga.left_up_1d_SB_DFFE_Q_E_SB_LUT4_O_I0_SB_LUT4_O_1_I3[2]
.sym 48707 vga.left_up_1d_SB_DFFE_Q_E_SB_LUT4_O_I0[2]
.sym 48810 P1B9$SB_IO_OUT
.sym 48818 rst
.sym 48819 $PACKER_GND_NET
.sym 48880 P1B9$SB_IO_OUT
.sym 51319 vga.left_up_pressed_SB_DFFSR_Q_R
.sym 51320 $PACKER_VCC_NET
.sym 51414 vga.right_down_pressed
.sym 51439 P2_4$SB_IO_IN
.sym 51468 vga.paddle_r_pos_v[6]
.sym 51470 vga.paddle_r_pos_v[4]
.sym 51472 vga.paddle_r_pos_v[7]
.sym 51473 vga.ball_pos_h_SB_DFFESR_Q_4_D_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_I3_I0_SB_LUT4_O_I1_SB_LUT4_I3_I2[1]
.sym 51475 vga.paddle_r_pos_v[3]
.sym 51477 vga.paddle_r_pos_v[5]
.sym 51479 vga.paddle_r_pos_v[8]
.sym 51480 $PACKER_VCC_NET
.sym 51482 $nextpnr_ICESTORM_LC_17$O
.sym 51484 vga.ball_pos_h_SB_DFFESR_Q_4_D_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_I3_I0_SB_LUT4_O_I1_SB_LUT4_I3_I2[1]
.sym 51488 vga.paddle_r_pos_v_SB_DFFESS_Q_D_SB_LUT4_O_I2[1]
.sym 51490 vga.paddle_r_pos_v[3]
.sym 51494 vga.paddle_r_pos_v_SB_DFFESS_Q_D_SB_LUT4_O_I2[2]
.sym 51496 $PACKER_VCC_NET
.sym 51497 vga.paddle_r_pos_v[4]
.sym 51500 vga.paddle_r_pos_v_SB_DFFESS_Q_D_SB_LUT4_O_I2[3]
.sym 51502 vga.paddle_r_pos_v[5]
.sym 51503 $PACKER_VCC_NET
.sym 51506 vga.paddle_r_pos_v_SB_DFFESS_Q_D_SB_LUT4_O_I2[4]
.sym 51509 vga.paddle_r_pos_v[6]
.sym 51512 vga.paddle_r_pos_v_SB_DFFESS_Q_D_SB_LUT4_O_I2[5]
.sym 51514 vga.paddle_r_pos_v[7]
.sym 51518 $nextpnr_ICESTORM_LC_18$I3
.sym 51521 vga.paddle_r_pos_v[8]
.sym 51528 $nextpnr_ICESTORM_LC_18$I3
.sym 51532 vga.right_down_1d
.sym 51574 vga.paddle_r_pos_v[1]
.sym 51575 vga.paddle_r_pos_v[6]
.sym 51577 vga.paddle_r_pos_v[4]
.sym 51582 vga.paddle_r_pos_v[3]
.sym 51584 vga.paddle_r_pos_v[5]
.sym 51587 vga.paddle_r_pos_v[7]
.sym 51588 vga.ball_pos_h_SB_DFFESR_Q_4_D_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_I3_I0_SB_LUT4_O_I1_SB_LUT4_I3_I2[1]
.sym 51589 $PACKER_VCC_NET
.sym 51591 vga.paddle_r_pos_v[0]
.sym 51597 $PACKER_VCC_NET
.sym 51605 $nextpnr_ICESTORM_LC_16$O
.sym 51608 vga.paddle_r_pos_v[0]
.sym 51611 vga.paddle_r_pos_v_SB_DFFESS_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I3[2]
.sym 51613 $PACKER_VCC_NET
.sym 51614 vga.paddle_r_pos_v[1]
.sym 51617 vga.paddle_r_pos_v_SB_DFFESS_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I3[3]
.sym 51619 $PACKER_VCC_NET
.sym 51620 vga.ball_pos_h_SB_DFFESR_Q_4_D_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_I3_I0_SB_LUT4_O_I1_SB_LUT4_I3_I2[1]
.sym 51621 vga.paddle_r_pos_v_SB_DFFESS_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I3[2]
.sym 51623 vga.paddle_r_pos_v_SB_DFFESS_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I3[4]
.sym 51625 vga.paddle_r_pos_v[3]
.sym 51626 $PACKER_VCC_NET
.sym 51627 vga.paddle_r_pos_v_SB_DFFESS_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I3[3]
.sym 51629 vga.paddle_r_pos_v_SB_DFFESS_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I3[5]
.sym 51631 $PACKER_VCC_NET
.sym 51632 vga.paddle_r_pos_v[4]
.sym 51633 vga.paddle_r_pos_v_SB_DFFESS_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I3[4]
.sym 51635 vga.paddle_r_pos_v_SB_DFFESS_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I3[6]
.sym 51637 vga.paddle_r_pos_v[5]
.sym 51638 $PACKER_VCC_NET
.sym 51639 vga.paddle_r_pos_v_SB_DFFESS_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I3[5]
.sym 51641 vga.paddle_r_pos_v_SB_DFFESS_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I3[7]
.sym 51643 $PACKER_VCC_NET
.sym 51644 vga.paddle_r_pos_v[6]
.sym 51645 vga.paddle_r_pos_v_SB_DFFESS_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I3[6]
.sym 51647 vga.paddle_r_pos_v_SB_DFFESS_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I3[8]
.sym 51649 $PACKER_VCC_NET
.sym 51650 vga.paddle_r_pos_v[7]
.sym 51651 vga.paddle_r_pos_v_SB_DFFESS_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I3[7]
.sym 51670 vga.ball_motion_l_SB_DFFESS_Q_D_SB_LUT4_O_I0[3]
.sym 51678 vga.ball_motion_l_SB_DFFESS_Q_D_SB_LUT4_O_I0[3]
.sym 51680 vga.left_down_pressed
.sym 51682 vga.ball_motion_l_SB_DFFESS_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_1_I1[0]
.sym 51691 vga.paddle_r_pos_v_SB_DFFESS_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I3[8]
.sym 51725 vga.paddle_r_pos_v[8]
.sym 51727 $PACKER_VCC_NET
.sym 51729 vga.paddle_r_pos_v[8]
.sym 51731 $PACKER_VCC_NET
.sym 51732 vga.paddle_r_pos_v_SB_DFFESS_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I3[8]
.sym 51780 vga.paddle_l_pos_v_SB_DFFESS_Q_D_SB_LUT4_O_I1[2]
.sym 51781 vga.paddle_l_pos_v_SB_DFFESS_Q_D_SB_LUT4_O_I1[3]
.sym 51782 vga.paddle_l_pos_v_SB_DFFESS_Q_D_SB_LUT4_O_I1[4]
.sym 51783 vga.paddle_l_pos_v_SB_DFFESS_Q_D_SB_LUT4_O_I1[5]
.sym 51784 vga.paddle_l_pos_v_SB_DFFESS_Q_D_SB_LUT4_O_I1[6]
.sym 51785 vga.paddle_l_pos_v_SB_DFFESS_Q_D_SB_LUT4_O_I1[7]
.sym 51806 $PACKER_VCC_NET
.sym 51808 vga.ball_motion_l_SB_DFFESS_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_1_I1[1]
.sym 51809 vga.ball_motion_l_SB_DFFESS_Q_D_SB_LUT4_O_I0_SB_LUT4_O_1_I0_SB_LUT4_O_1_I0[1]
.sym 51813 $PACKER_VCC_NET
.sym 51821 vga.paddle_l_pos_v[3]
.sym 51822 vga.paddle_l_pos_v[5]
.sym 51823 vga.paddle_l_pos_v[6]
.sym 51826 vga.paddle_l_pos_v[7]
.sym 51828 vga.ball_motion_l_SB_DFFESS_Q_D_SB_LUT4_O_I0_SB_LUT4_O_1_I0_SB_LUT4_O_1_I0[1]
.sym 51832 vga.paddle_l_pos_v[4]
.sym 51844 vga.ball_motion_l_SB_DFFESS_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_1_I1[1]
.sym 51850 vga.ball_motion_l_SB_DFFESS_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_1_I1[0]
.sym 51851 $nextpnr_ICESTORM_LC_38$O
.sym 51854 vga.ball_motion_l_SB_DFFESS_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_1_I1[0]
.sym 51857 vga.paddle_l_pos_v_SB_DFFESS_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I3[2]
.sym 51859 vga.ball_motion_l_SB_DFFESS_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_1_I1[1]
.sym 51863 vga.paddle_l_pos_v_SB_DFFESS_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I3[3]
.sym 51866 vga.ball_motion_l_SB_DFFESS_Q_D_SB_LUT4_O_I0_SB_LUT4_O_1_I0_SB_LUT4_O_1_I0[1]
.sym 51867 vga.paddle_l_pos_v_SB_DFFESS_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I3[2]
.sym 51869 vga.paddle_l_pos_v_SB_DFFESS_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I3[4]
.sym 51871 vga.paddle_l_pos_v[3]
.sym 51873 vga.paddle_l_pos_v_SB_DFFESS_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I3[3]
.sym 51875 vga.paddle_l_pos_v_SB_DFFESS_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I3[5]
.sym 51878 vga.paddle_l_pos_v[4]
.sym 51879 vga.paddle_l_pos_v_SB_DFFESS_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I3[4]
.sym 51881 vga.paddle_l_pos_v_SB_DFFESS_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I3[6]
.sym 51884 vga.paddle_l_pos_v[5]
.sym 51885 vga.paddle_l_pos_v_SB_DFFESS_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I3[5]
.sym 51887 vga.paddle_l_pos_v_SB_DFFESS_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I3[7]
.sym 51890 vga.paddle_l_pos_v[6]
.sym 51891 vga.paddle_l_pos_v_SB_DFFESS_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I3[6]
.sym 51893 vga.paddle_l_pos_v_SB_DFFESS_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I3[8]
.sym 51896 vga.paddle_l_pos_v[7]
.sym 51897 vga.paddle_l_pos_v_SB_DFFESS_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I3[7]
.sym 51901 vga.paddle_l_pos_v_SB_DFFESS_Q_D_SB_LUT4_O_I1[8]
.sym 51902 vga.ball_motion_l_SB_DFFESS_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_1_I1[1]
.sym 51904 vga.left_up_pressed_SB_LUT4_I2_O_SB_LUT4_I3_O
.sym 51905 vga.left_up_pressed_SB_LUT4_I2_O[2]
.sym 51907 vga.paddle_l_pos_v_SB_DFFESS_Q_D_SB_LUT4_O_I0[1]
.sym 51908 vga.paddle_l_pos_v_SB_DFFESS_Q_D_SB_LUT4_O_I1[1]
.sym 51927 vga.paddle_l_pos_v[4]
.sym 51931 vga.paddle_l_pos_v[7]
.sym 51935 vga.ball_motion_l_SB_DFFESS_Q_D_SB_LUT4_O_I0_SB_LUT4_O_1_I0_SB_LUT4_O_1_I0[1]
.sym 51936 vga.ball_motion_l_SB_DFFESS_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_1_I1[1]
.sym 51937 vga.paddle_l_pos_v_SB_DFFESS_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I3[8]
.sym 51944 vga.paddle_l_pos_v_SB_DFFESS_Q_D_SB_LUT4_O_I1[2]
.sym 51945 vga.paddle_l_pos_v_SB_DFFESS_Q_D_SB_LUT4_O_I0[3]
.sym 51946 vga.paddle_l_pos_v_SB_DFFESS_Q_D_SB_LUT4_O_I0[4]
.sym 51947 vga.paddle_l_pos_v_SB_DFFESS_Q_D_SB_LUT4_O_I0[5]
.sym 51948 vga.paddle_l_pos_v_SB_DFFESS_Q_D_SB_LUT4_O_I1[6]
.sym 51949 vga.paddle_l_pos_v_SB_DFFESS_Q_D_SB_LUT4_O_I0[7]
.sym 51950 vga.left_down_pressed
.sym 51952 vga.paddle_l_pos_v_SB_DFFESS_Q_D_SB_LUT4_O_I0[2]
.sym 51953 vga.paddle_l_pos_v_SB_DFFESS_Q_D_SB_LUT4_O_I1[3]
.sym 51954 vga.paddle_l_pos_v_SB_DFFESS_Q_D_SB_LUT4_O_I1[4]
.sym 51955 vga.paddle_l_pos_v_SB_DFFESS_Q_D_SB_LUT4_O_I1[5]
.sym 51956 vga.paddle_l_pos_v_SB_DFFESS_Q_D_SB_LUT4_O_I0[6]
.sym 51957 vga.paddle_l_pos_v_SB_DFFESS_Q_D_SB_LUT4_O_I1[7]
.sym 51958 vga.paddle_l_pos_v_SB_DFFESS_Q_D_SB_LUT4_O_I1[8]
.sym 51964 vga.paddle_l_pos_v[8]
.sym 51965 vga.left_up_pressed_SB_LUT4_I2_O[0]
.sym 51966 vga.paddle_l_pos_v_SB_DFFESS_Q_D_SB_LUT4_O_I0[8]
.sym 51969 vga.left_up_pressed_SB_LUT4_I2_O_SB_LUT4_I3_O
.sym 51971 vga.left_down_pressed
.sym 51973 vga.left_up_pressed_SB_LUT4_I2_O[0]
.sym 51975 vga.paddle_l_pos_v[8]
.sym 51978 vga.paddle_l_pos_v_SB_DFFESS_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I3[8]
.sym 51981 vga.paddle_l_pos_v_SB_DFFESS_Q_D_SB_LUT4_O_I0[2]
.sym 51982 vga.left_down_pressed
.sym 51983 vga.left_up_pressed_SB_LUT4_I2_O[0]
.sym 51984 vga.paddle_l_pos_v_SB_DFFESS_Q_D_SB_LUT4_O_I1[2]
.sym 51987 vga.left_down_pressed
.sym 51988 vga.left_up_pressed_SB_LUT4_I2_O[0]
.sym 51989 vga.paddle_l_pos_v_SB_DFFESS_Q_D_SB_LUT4_O_I1[3]
.sym 51990 vga.paddle_l_pos_v_SB_DFFESS_Q_D_SB_LUT4_O_I0[3]
.sym 51993 vga.paddle_l_pos_v_SB_DFFESS_Q_D_SB_LUT4_O_I0[5]
.sym 51994 vga.left_down_pressed
.sym 51995 vga.left_up_pressed_SB_LUT4_I2_O[0]
.sym 51996 vga.paddle_l_pos_v_SB_DFFESS_Q_D_SB_LUT4_O_I1[5]
.sym 51999 vga.paddle_l_pos_v_SB_DFFESS_Q_D_SB_LUT4_O_I1[6]
.sym 52000 vga.paddle_l_pos_v_SB_DFFESS_Q_D_SB_LUT4_O_I0[6]
.sym 52001 vga.left_down_pressed
.sym 52002 vga.left_up_pressed_SB_LUT4_I2_O[0]
.sym 52005 vga.left_up_pressed_SB_LUT4_I2_O[0]
.sym 52006 vga.paddle_l_pos_v_SB_DFFESS_Q_D_SB_LUT4_O_I0[4]
.sym 52007 vga.paddle_l_pos_v_SB_DFFESS_Q_D_SB_LUT4_O_I1[4]
.sym 52008 vga.left_down_pressed
.sym 52011 vga.paddle_l_pos_v_SB_DFFESS_Q_D_SB_LUT4_O_I1[8]
.sym 52012 vga.paddle_l_pos_v_SB_DFFESS_Q_D_SB_LUT4_O_I0[8]
.sym 52013 vga.left_down_pressed
.sym 52014 vga.left_up_pressed_SB_LUT4_I2_O[0]
.sym 52017 vga.left_down_pressed
.sym 52018 vga.left_up_pressed_SB_LUT4_I2_O[0]
.sym 52019 vga.paddle_l_pos_v_SB_DFFESS_Q_D_SB_LUT4_O_I0[7]
.sym 52020 vga.paddle_l_pos_v_SB_DFFESS_Q_D_SB_LUT4_O_I1[7]
.sym 52021 vga.left_up_pressed_SB_LUT4_I2_O_SB_LUT4_I3_O
.sym 52022 P1B9$SB_IO_OUT_$glb_clk
.sym 52023 rst_$glb_sr
.sym 52031 vga.left_up_pressed_SB_LUT4_I2_O[0]
.sym 52039 vga.left_up_pressed_SB_LUT4_I2_O_SB_LUT4_I3_O
.sym 52040 vga.ball_motion_l_SB_DFFESS_Q_D_SB_LUT4_O_I0_SB_LUT4_O_1_I0_SB_LUT4_O_1_I0[1]
.sym 52047 P1B4$SB_IO_OUT
.sym 52050 vga.ball_motion_l_SB_DFFESS_Q_D_SB_LUT4_O_I0_SB_LUT4_O_1_I0_SB_LUT4_O_I0[5]
.sym 52066 vga.ball_motion_l_SB_DFFESS_Q_D_SB_LUT4_O_I0_SB_LUT4_O_1_I0_SB_LUT4_O_1_I0[1]
.sym 52069 vga.paddle_l_pos_v[6]
.sym 52070 vga.paddle_l_pos_v[4]
.sym 52071 vga.paddle_l_pos_v[8]
.sym 52074 vga.ball_motion_l_SB_DFFESS_Q_D_SB_LUT4_O_I0_SB_LUT4_O_1_I0_SB_LUT4_O_1_I0[1]
.sym 52075 vga.paddle_l_pos_v[3]
.sym 52076 vga.paddle_l_pos_v[5]
.sym 52080 vga.paddle_l_pos_v[7]
.sym 52083 $PACKER_VCC_NET
.sym 52097 $nextpnr_ICESTORM_LC_58$O
.sym 52099 vga.ball_motion_l_SB_DFFESS_Q_D_SB_LUT4_O_I0_SB_LUT4_O_1_I0_SB_LUT4_O_1_I0[1]
.sym 52103 vga.ball_motion_l_SB_DFFESS_Q_D_SB_LUT4_O_I0_SB_LUT4_O_1_I0_SB_LUT4_O_1_I0[2]
.sym 52106 vga.paddle_l_pos_v[3]
.sym 52107 vga.ball_motion_l_SB_DFFESS_Q_D_SB_LUT4_O_I0_SB_LUT4_O_1_I0_SB_LUT4_O_1_I0[1]
.sym 52109 vga.ball_motion_l_SB_DFFESS_Q_D_SB_LUT4_O_I0_SB_LUT4_O_1_I0_SB_LUT4_O_1_I0[3]
.sym 52111 vga.paddle_l_pos_v[4]
.sym 52112 $PACKER_VCC_NET
.sym 52113 vga.ball_motion_l_SB_DFFESS_Q_D_SB_LUT4_O_I0_SB_LUT4_O_1_I0_SB_LUT4_O_1_I0[2]
.sym 52115 vga.ball_motion_l_SB_DFFESS_Q_D_SB_LUT4_O_I0_SB_LUT4_O_1_I0_SB_LUT4_O_1_I0[4]
.sym 52117 vga.paddle_l_pos_v[5]
.sym 52119 vga.ball_motion_l_SB_DFFESS_Q_D_SB_LUT4_O_I0_SB_LUT4_O_1_I0_SB_LUT4_O_1_I0[3]
.sym 52121 vga.ball_motion_l_SB_DFFESS_Q_D_SB_LUT4_O_I0_SB_LUT4_O_1_I0_SB_LUT4_O_1_I0[5]
.sym 52124 vga.paddle_l_pos_v[6]
.sym 52125 vga.ball_motion_l_SB_DFFESS_Q_D_SB_LUT4_O_I0_SB_LUT4_O_1_I0_SB_LUT4_O_1_I0[4]
.sym 52127 vga.ball_motion_l_SB_DFFESS_Q_D_SB_LUT4_O_I0_SB_LUT4_O_1_I0_SB_LUT4_O_1_I0[6]
.sym 52129 vga.paddle_l_pos_v[7]
.sym 52131 vga.ball_motion_l_SB_DFFESS_Q_D_SB_LUT4_O_I0_SB_LUT4_O_1_I0_SB_LUT4_O_1_I0[5]
.sym 52133 $nextpnr_ICESTORM_LC_59$I3
.sym 52136 vga.paddle_l_pos_v[8]
.sym 52137 vga.ball_motion_l_SB_DFFESS_Q_D_SB_LUT4_O_I0_SB_LUT4_O_1_I0_SB_LUT4_O_1_I0[6]
.sym 52143 $nextpnr_ICESTORM_LC_59$I3
.sym 52162 vga.ball_motion_l_SB_DFFESS_Q_D_SB_LUT4_O_I0[3]
.sym 52189 vga.interval_counter[1]
.sym 52190 vga.interval_counter[2]
.sym 52192 vga.interval_counter[4]
.sym 52193 vga.interval_counter[5]
.sym 52194 vga.interval_counter[6]
.sym 52213 vga.interval_counter[0]
.sym 52215 vga.interval_counter[3]
.sym 52219 vga.interval_counter[7]
.sym 52220 $nextpnr_ICESTORM_LC_42$O
.sym 52223 vga.interval_counter[0]
.sym 52226 vga.interval_counter_SB_DFFSR_Q_D_SB_LUT4_O_I3[2]
.sym 52229 vga.interval_counter[1]
.sym 52230 vga.interval_counter[0]
.sym 52232 vga.interval_counter_SB_DFFSR_Q_D_SB_LUT4_O_I3[3]
.sym 52235 vga.interval_counter[2]
.sym 52236 vga.interval_counter_SB_DFFSR_Q_D_SB_LUT4_O_I3[2]
.sym 52238 vga.interval_counter_SB_DFFSR_Q_D_SB_LUT4_O_I3[4]
.sym 52240 vga.interval_counter[3]
.sym 52242 vga.interval_counter_SB_DFFSR_Q_D_SB_LUT4_O_I3[3]
.sym 52244 vga.interval_counter_SB_DFFSR_Q_D_SB_LUT4_O_I3[5]
.sym 52247 vga.interval_counter[4]
.sym 52248 vga.interval_counter_SB_DFFSR_Q_D_SB_LUT4_O_I3[4]
.sym 52250 vga.interval_counter_SB_DFFSR_Q_D_SB_LUT4_O_I3[6]
.sym 52253 vga.interval_counter[5]
.sym 52254 vga.interval_counter_SB_DFFSR_Q_D_SB_LUT4_O_I3[5]
.sym 52256 vga.interval_counter_SB_DFFSR_Q_D_SB_LUT4_O_I3[7]
.sym 52259 vga.interval_counter[6]
.sym 52260 vga.interval_counter_SB_DFFSR_Q_D_SB_LUT4_O_I3[6]
.sym 52262 vga.interval_counter_SB_DFFSR_Q_D_SB_LUT4_O_I3[8]
.sym 52264 vga.interval_counter[7]
.sym 52266 vga.interval_counter_SB_DFFSR_Q_D_SB_LUT4_O_I3[7]
.sym 52268 P1B9$SB_IO_OUT_$glb_clk
.sym 52269 vga.left_up_1d_SB_DFFE_Q_E_SB_LUT4_O_I2_SB_LUT4_I0_O_$glb_sr
.sym 52272 vga.left_up_1d_SB_DFFE_Q_E_SB_LUT4_O_I2_SB_LUT4_O_2_I2[1]
.sym 52306 vga.interval_counter_SB_DFFSR_Q_D_SB_LUT4_O_I3[8]
.sym 52322 vga.interval_counter[11]
.sym 52323 vga.interval_counter[12]
.sym 52324 vga.interval_counter[13]
.sym 52325 vga.interval_counter[14]
.sym 52328 vga.interval_counter[9]
.sym 52334 vga.interval_counter[15]
.sym 52335 vga.interval_counter[8]
.sym 52337 vga.interval_counter[10]
.sym 52343 vga.interval_counter_SB_DFFSR_Q_D_SB_LUT4_O_I3[9]
.sym 52345 vga.interval_counter[8]
.sym 52347 vga.interval_counter_SB_DFFSR_Q_D_SB_LUT4_O_I3[8]
.sym 52349 vga.interval_counter_SB_DFFSR_Q_D_SB_LUT4_O_I3[10]
.sym 52352 vga.interval_counter[9]
.sym 52353 vga.interval_counter_SB_DFFSR_Q_D_SB_LUT4_O_I3[9]
.sym 52355 vga.interval_counter_SB_DFFSR_Q_D_SB_LUT4_O_I3[11]
.sym 52357 vga.interval_counter[10]
.sym 52359 vga.interval_counter_SB_DFFSR_Q_D_SB_LUT4_O_I3[10]
.sym 52361 vga.interval_counter_SB_DFFSR_Q_D_SB_LUT4_O_I3[12]
.sym 52363 vga.interval_counter[11]
.sym 52365 vga.interval_counter_SB_DFFSR_Q_D_SB_LUT4_O_I3[11]
.sym 52367 vga.interval_counter_SB_DFFSR_Q_D_SB_LUT4_O_I3[13]
.sym 52369 vga.interval_counter[12]
.sym 52371 vga.interval_counter_SB_DFFSR_Q_D_SB_LUT4_O_I3[12]
.sym 52373 vga.interval_counter_SB_DFFSR_Q_D_SB_LUT4_O_I3[14]
.sym 52375 vga.interval_counter[13]
.sym 52377 vga.interval_counter_SB_DFFSR_Q_D_SB_LUT4_O_I3[13]
.sym 52379 vga.interval_counter_SB_DFFSR_Q_D_SB_LUT4_O_I3[15]
.sym 52381 vga.interval_counter[14]
.sym 52383 vga.interval_counter_SB_DFFSR_Q_D_SB_LUT4_O_I3[14]
.sym 52385 vga.interval_counter_SB_DFFSR_Q_D_SB_LUT4_O_I3[16]
.sym 52388 vga.interval_counter[15]
.sym 52389 vga.interval_counter_SB_DFFSR_Q_D_SB_LUT4_O_I3[15]
.sym 52391 P1B9$SB_IO_OUT_$glb_clk
.sym 52392 vga.left_up_1d_SB_DFFE_Q_E_SB_LUT4_O_I2_SB_LUT4_I0_O_$glb_sr
.sym 52393 vga.left_up_1d_SB_DFFE_Q_E_SB_LUT4_O_I0[2]
.sym 52394 vga.left_up_1d_SB_DFFE_Q_E_SB_LUT4_O_I0_SB_LUT4_O_1_I3[2]
.sym 52397 vga.left_up_1d_SB_DFFE_Q_E_SB_LUT4_O_I2_SB_LUT4_O_1_I1[0]
.sym 52399 vga.left_up_1d_SB_DFFE_Q_E_SB_LUT4_O_I2_SB_LUT4_O_2_I2[0]
.sym 52418 vga.interval_counter[10]
.sym 52429 vga.interval_counter_SB_DFFSR_Q_D_SB_LUT4_O_I3[16]
.sym 52435 vga.interval_counter[17]
.sym 52438 vga.interval_counter[20]
.sym 52439 vga.interval_counter[21]
.sym 52450 vga.interval_counter[16]
.sym 52452 vga.interval_counter[18]
.sym 52453 vga.interval_counter[19]
.sym 52456 vga.interval_counter[22]
.sym 52457 vga.interval_counter[23]
.sym 52466 vga.interval_counter_SB_DFFSR_Q_D_SB_LUT4_O_I3[17]
.sym 52469 vga.interval_counter[16]
.sym 52470 vga.interval_counter_SB_DFFSR_Q_D_SB_LUT4_O_I3[16]
.sym 52472 vga.interval_counter_SB_DFFSR_Q_D_SB_LUT4_O_I3[18]
.sym 52475 vga.interval_counter[17]
.sym 52476 vga.interval_counter_SB_DFFSR_Q_D_SB_LUT4_O_I3[17]
.sym 52478 vga.interval_counter_SB_DFFSR_Q_D_SB_LUT4_O_I3[19]
.sym 52481 vga.interval_counter[18]
.sym 52482 vga.interval_counter_SB_DFFSR_Q_D_SB_LUT4_O_I3[18]
.sym 52484 vga.interval_counter_SB_DFFSR_Q_D_SB_LUT4_O_I3[20]
.sym 52487 vga.interval_counter[19]
.sym 52488 vga.interval_counter_SB_DFFSR_Q_D_SB_LUT4_O_I3[19]
.sym 52490 vga.interval_counter_SB_DFFSR_Q_D_SB_LUT4_O_I3[21]
.sym 52493 vga.interval_counter[20]
.sym 52494 vga.interval_counter_SB_DFFSR_Q_D_SB_LUT4_O_I3[20]
.sym 52496 vga.interval_counter_SB_DFFSR_Q_D_SB_LUT4_O_I3[22]
.sym 52499 vga.interval_counter[21]
.sym 52500 vga.interval_counter_SB_DFFSR_Q_D_SB_LUT4_O_I3[21]
.sym 52502 vga.interval_counter_SB_DFFSR_Q_D_SB_LUT4_O_I3[23]
.sym 52505 vga.interval_counter[22]
.sym 52506 vga.interval_counter_SB_DFFSR_Q_D_SB_LUT4_O_I3[22]
.sym 52508 vga.interval_counter_SB_DFFSR_Q_D_SB_LUT4_O_I3[24]
.sym 52511 vga.interval_counter[23]
.sym 52512 vga.interval_counter_SB_DFFSR_Q_D_SB_LUT4_O_I3[23]
.sym 52514 P1B9$SB_IO_OUT_$glb_clk
.sym 52515 vga.left_up_1d_SB_DFFE_Q_E_SB_LUT4_O_I2_SB_LUT4_I0_O_$glb_sr
.sym 52550 P1B4$SB_IO_OUT
.sym 52552 vga.interval_counter_SB_DFFSR_Q_D_SB_LUT4_O_I3[24]
.sym 52557 vga.interval_counter[24]
.sym 52558 vga.left_up_1d_SB_DFFE_Q_E_SB_LUT4_O_I2_SB_LUT4_O_1_I1[1]
.sym 52561 vga.left_up_1d_SB_DFFE_Q_E_SB_LUT4_O_I2_SB_LUT4_O_1_I1[0]
.sym 52564 vga.interval_counter[5]
.sym 52565 vga.left_up_1d_SB_DFFE_Q_E_SB_LUT4_O_I0[2]
.sym 52566 vga.interval_counter[2]
.sym 52570 vga.left_up_1d_SB_DFFE_Q_E_SB_LUT4_O_I2[1]
.sym 52573 vga.interval_counter[24]
.sym 52574 vga.left_up_1d_SB_DFFE_Q_E_SB_LUT4_O_I2[2]
.sym 52578 vga.interval_counter[10]
.sym 52582 rst
.sym 52587 vga.left_up_1d_SB_DFFE_Q_E_SB_LUT4_O_I2_SB_LUT4_O_1_I1[2]
.sym 52592 vga.interval_counter[24]
.sym 52593 vga.interval_counter_SB_DFFSR_Q_D_SB_LUT4_O_I3[24]
.sym 52596 vga.interval_counter[5]
.sym 52597 vga.interval_counter[2]
.sym 52598 vga.interval_counter[10]
.sym 52599 vga.interval_counter[24]
.sym 52602 vga.interval_counter[24]
.sym 52603 vga.interval_counter[10]
.sym 52604 vga.interval_counter[2]
.sym 52605 vga.interval_counter[5]
.sym 52614 rst
.sym 52615 vga.left_up_1d_SB_DFFE_Q_E_SB_LUT4_O_I2[2]
.sym 52616 vga.left_up_1d_SB_DFFE_Q_E_SB_LUT4_O_I2[1]
.sym 52617 vga.left_up_1d_SB_DFFE_Q_E_SB_LUT4_O_I0[2]
.sym 52620 vga.left_up_1d_SB_DFFE_Q_E_SB_LUT4_O_I2_SB_LUT4_O_1_I1[2]
.sym 52622 vga.left_up_1d_SB_DFFE_Q_E_SB_LUT4_O_I2_SB_LUT4_O_1_I1[1]
.sym 52623 vga.left_up_1d_SB_DFFE_Q_E_SB_LUT4_O_I2_SB_LUT4_O_1_I1[0]
.sym 52637 P1B9$SB_IO_OUT_$glb_clk
.sym 52638 vga.left_up_1d_SB_DFFE_Q_E_SB_LUT4_O_I2_SB_LUT4_I0_O_$glb_sr
.sym 52649 $PACKER_VCC_NET
.sym 52683 vga.left_up_1d_SB_DFFE_Q_E_SB_LUT4_O_I2_SB_LUT4_I0_O
.sym 52705 vga.left_up_1d_SB_DFFE_Q_E_SB_LUT4_O_I2_SB_LUT4_I0_O
.sym 52711 P1B9$SB_IO_OUT
.sym 53298 P2_3$SB_IO_IN
.sym 53798 P2_3$SB_IO_IN
.sym 54283 P2_3$SB_IO_IN
.sym 54775 P2_3$SB_IO_IN
.sym 55138 P2_4$SB_IO_IN
.sym 55240 vga.right_up_pressed
.sym 55267 P2_3$SB_IO_IN
.sym 55284 P2_4$SB_IO_IN
.sym 55289 vga.right_down_1d
.sym 55294 vga.left_up_pressed_SB_DFFSR_Q_R
.sym 55344 P2_4$SB_IO_IN
.sym 55346 vga.right_down_1d
.sym 55361 P1B9$SB_IO_OUT_$glb_clk
.sym 55362 vga.left_up_pressed_SB_DFFSR_Q_R
.sym 55366 vga.right_up_1d
.sym 55370 vga.left_up_pressed_SB_DFFSR_Q_R
.sym 55380 P2_4$SB_IO_IN
.sym 55382 vga.right_up_pressed
.sym 55414 P2_4$SB_IO_IN
.sym 55422 vga.ball_motion_l_SB_DFFESS_Q_D_SB_LUT4_O_I0[3]
.sym 55438 P2_4$SB_IO_IN
.sym 55483 vga.ball_motion_l_SB_DFFESS_Q_D_SB_LUT4_O_I0[3]
.sym 55484 P1B9$SB_IO_OUT_$glb_clk
.sym 55503 vga.left_up_pressed_SB_DFFSR_Q_R
.sym 55520 vga.left_up_pressed_SB_DFFSR_Q_R
.sym 55639 rst
.sym 55659 vga.ball_motion_l_SB_DFFESS_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_1_I1[1]
.sym 55665 vga.ball_motion_l_SB_DFFESS_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_1_I1[0]
.sym 55667 vga.ball_motion_l_SB_DFFESS_Q_D_SB_LUT4_O_I0_SB_LUT4_O_1_I0_SB_LUT4_O_1_I0[1]
.sym 55668 $PACKER_VCC_NET
.sym 55669 vga.paddle_l_pos_v[5]
.sym 55670 $PACKER_VCC_NET
.sym 55671 vga.paddle_l_pos_v[4]
.sym 55674 $PACKER_VCC_NET
.sym 55676 vga.paddle_l_pos_v[3]
.sym 55678 vga.paddle_l_pos_v[6]
.sym 55679 $PACKER_VCC_NET
.sym 55681 vga.paddle_l_pos_v[7]
.sym 55682 $nextpnr_ICESTORM_LC_41$O
.sym 55685 vga.ball_motion_l_SB_DFFESS_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_1_I1[0]
.sym 55688 vga.paddle_l_pos_v_SB_DFFESS_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I3[2]
.sym 55690 vga.ball_motion_l_SB_DFFESS_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_1_I1[1]
.sym 55691 $PACKER_VCC_NET
.sym 55694 vga.paddle_l_pos_v_SB_DFFESS_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I3[3]
.sym 55696 vga.ball_motion_l_SB_DFFESS_Q_D_SB_LUT4_O_I0_SB_LUT4_O_1_I0_SB_LUT4_O_1_I0[1]
.sym 55697 $PACKER_VCC_NET
.sym 55698 vga.paddle_l_pos_v_SB_DFFESS_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I3[2]
.sym 55700 vga.paddle_l_pos_v_SB_DFFESS_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I3[4]
.sym 55702 $PACKER_VCC_NET
.sym 55703 vga.paddle_l_pos_v[3]
.sym 55704 vga.paddle_l_pos_v_SB_DFFESS_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I3[3]
.sym 55706 vga.paddle_l_pos_v_SB_DFFESS_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I3[5]
.sym 55708 vga.paddle_l_pos_v[4]
.sym 55709 $PACKER_VCC_NET
.sym 55710 vga.paddle_l_pos_v_SB_DFFESS_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I3[4]
.sym 55712 vga.paddle_l_pos_v_SB_DFFESS_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I3[6]
.sym 55714 $PACKER_VCC_NET
.sym 55715 vga.paddle_l_pos_v[5]
.sym 55716 vga.paddle_l_pos_v_SB_DFFESS_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I3[5]
.sym 55718 vga.paddle_l_pos_v_SB_DFFESS_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I3[7]
.sym 55720 vga.paddle_l_pos_v[6]
.sym 55721 $PACKER_VCC_NET
.sym 55722 vga.paddle_l_pos_v_SB_DFFESS_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I3[6]
.sym 55724 vga.paddle_l_pos_v_SB_DFFESS_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I3[8]
.sym 55726 vga.paddle_l_pos_v[7]
.sym 55727 $PACKER_VCC_NET
.sym 55728 vga.paddle_l_pos_v_SB_DFFESS_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I3[7]
.sym 55733 vga.left_down_pressed
.sym 55738 vga.left_up_pressed
.sym 55767 P2_1$SB_IO_IN
.sym 55768 vga.paddle_l_pos_v_SB_DFFESS_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I3[8]
.sym 55773 $PACKER_VCC_NET
.sym 55779 vga.paddle_l_pos_v_SB_DFFESS_Q_D_SB_LUT4_O_I0[1]
.sym 55780 $PACKER_VCC_NET
.sym 55781 vga.ball_motion_l_SB_DFFESS_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_1_I1[0]
.sym 55782 vga.ball_motion_l_SB_DFFESS_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_1_I1[1]
.sym 55784 vga.left_up_pressed_SB_LUT4_I2_O_SB_LUT4_I3_O
.sym 55787 vga.paddle_l_pos_v[8]
.sym 55788 vga.left_up_pressed_SB_LUT4_I2_O[0]
.sym 55790 vga.left_down_pressed
.sym 55795 vga.left_up_pressed
.sym 55796 vga.paddle_l_pos_v_SB_DFFESS_Q_D_SB_LUT4_O_I1[1]
.sym 55798 vga.left_down_pressed
.sym 55799 rst
.sym 55801 vga.left_up_pressed_SB_LUT4_I2_O[2]
.sym 55804 vga.left_up_pressed_SB_LUT4_I2_I1[8]
.sym 55807 vga.paddle_l_pos_v[8]
.sym 55808 $PACKER_VCC_NET
.sym 55809 vga.paddle_l_pos_v_SB_DFFESS_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I3[8]
.sym 55812 vga.left_down_pressed
.sym 55813 vga.paddle_l_pos_v_SB_DFFESS_Q_D_SB_LUT4_O_I0[1]
.sym 55814 vga.paddle_l_pos_v_SB_DFFESS_Q_D_SB_LUT4_O_I1[1]
.sym 55815 vga.left_up_pressed_SB_LUT4_I2_O[0]
.sym 55824 vga.left_up_pressed_SB_LUT4_I2_O[2]
.sym 55825 vga.left_up_pressed_SB_LUT4_I2_O[0]
.sym 55827 vga.left_down_pressed
.sym 55830 vga.left_up_pressed
.sym 55832 vga.left_up_pressed_SB_LUT4_I2_I1[8]
.sym 55833 rst
.sym 55843 vga.ball_motion_l_SB_DFFESS_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_1_I1[0]
.sym 55844 vga.ball_motion_l_SB_DFFESS_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_1_I1[1]
.sym 55848 vga.ball_motion_l_SB_DFFESS_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_1_I1[0]
.sym 55850 $PACKER_VCC_NET
.sym 55851 vga.ball_motion_l_SB_DFFESS_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_1_I1[1]
.sym 55852 vga.left_up_pressed_SB_LUT4_I2_O_SB_LUT4_I3_O
.sym 55853 P1B9$SB_IO_OUT_$glb_clk
.sym 55854 rst_$glb_sr
.sym 55857 vga.left_up_1d
.sym 55862 vga.left_down_1d
.sym 55876 vga.left_down_pressed
.sym 55877 vga.ball_motion_l_SB_DFFESS_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_1_I1[0]
.sym 55898 $PACKER_VCC_NET
.sym 55906 $PACKER_VCC_NET
.sym 55913 vga.ball_motion_l_SB_DFFESS_Q_D_SB_LUT4_O_I0_SB_LUT4_O_1_I0_SB_LUT4_O_1_I0[1]
.sym 55915 vga.paddle_l_pos_v[5]
.sym 55918 vga.paddle_l_pos_v[8]
.sym 55919 vga.paddle_l_pos_v[7]
.sym 55922 vga.paddle_l_pos_v[3]
.sym 55924 vga.paddle_l_pos_v[6]
.sym 55925 vga.paddle_l_pos_v[4]
.sym 55928 $nextpnr_ICESTORM_LC_0$O
.sym 55930 vga.ball_motion_l_SB_DFFESS_Q_D_SB_LUT4_O_I0_SB_LUT4_O_1_I0_SB_LUT4_O_1_I0[1]
.sym 55934 vga.paddle_l_pos_v_SB_DFFESS_Q_D_SB_LUT4_O_I2[1]
.sym 55937 vga.paddle_l_pos_v[3]
.sym 55940 vga.paddle_l_pos_v_SB_DFFESS_Q_D_SB_LUT4_O_I2[2]
.sym 55942 $PACKER_VCC_NET
.sym 55943 vga.paddle_l_pos_v[4]
.sym 55946 vga.paddle_l_pos_v_SB_DFFESS_Q_D_SB_LUT4_O_I2[3]
.sym 55948 $PACKER_VCC_NET
.sym 55949 vga.paddle_l_pos_v[5]
.sym 55952 vga.paddle_l_pos_v_SB_DFFESS_Q_D_SB_LUT4_O_I2[4]
.sym 55954 vga.paddle_l_pos_v[6]
.sym 55958 vga.paddle_l_pos_v_SB_DFFESS_Q_D_SB_LUT4_O_I2[5]
.sym 55961 vga.paddle_l_pos_v[7]
.sym 55964 $nextpnr_ICESTORM_LC_1$I3
.sym 55967 vga.paddle_l_pos_v[8]
.sym 55974 $nextpnr_ICESTORM_LC_1$I3
.sym 56145 vga.interval_counter[11]
.sym 56155 vga.interval_counter[13]
.sym 56162 vga.interval_counter[4]
.sym 56165 vga.interval_counter[7]
.sym 56187 vga.interval_counter[4]
.sym 56188 vga.interval_counter[11]
.sym 56189 vga.interval_counter[13]
.sym 56190 vga.interval_counter[7]
.sym 56267 vga.left_up_1d_SB_DFFE_Q_E_SB_LUT4_O_I2_SB_LUT4_O_2_I2[1]
.sym 56269 vga.interval_counter[20]
.sym 56270 vga.interval_counter[21]
.sym 56271 vga.interval_counter[22]
.sym 56272 vga.interval_counter[23]
.sym 56279 vga.left_up_1d_SB_DFFE_Q_E_SB_LUT4_O_I2_SB_LUT4_O_2_I2[0]
.sym 56293 vga.interval_counter[12]
.sym 56295 vga.interval_counter[14]
.sym 56296 vga.interval_counter[15]
.sym 56298 vga.left_up_1d_SB_DFFE_Q_E_SB_LUT4_O_I2_SB_LUT4_O_2_I2[1]
.sym 56301 vga.left_up_1d_SB_DFFE_Q_E_SB_LUT4_O_I2_SB_LUT4_O_2_I2[0]
.sym 56304 vga.interval_counter[14]
.sym 56305 vga.interval_counter[15]
.sym 56306 vga.interval_counter[12]
.sym 56323 vga.interval_counter[14]
.sym 56324 vga.interval_counter[15]
.sym 56325 vga.interval_counter[12]
.sym 56334 vga.interval_counter[22]
.sym 56335 vga.interval_counter[23]
.sym 56336 vga.interval_counter[20]
.sym 56337 vga.interval_counter[21]
.sym 56486 pll_PLL$nextnr_LOCK_lut_through_net
.sym 56514 P1B9$SB_IO_OUT
.sym 56518 P1B4$SB_IO_OUT
.sym 56534 P1B9$SB_IO_OUT
.sym 56538 P1B4$SB_IO_OUT
.sym 57002 P2_3$SB_IO_IN
.sym 59115 vga.left_up_pressed_SB_DFFSR_Q_R
.sym 59121 P2_3$SB_IO_IN
.sym 59122 vga.right_up_1d
.sym 59144 vga.right_up_1d
.sym 59147 P2_3$SB_IO_IN
.sym 59191 P1B9$SB_IO_OUT_$glb_clk
.sym 59192 vga.left_up_pressed_SB_DFFSR_Q_R
.sym 59209 P2_3$SB_IO_IN
.sym 59211 vga.left_up_pressed_SB_DFFSR_Q_R
.sym 59249 P2_3$SB_IO_IN
.sym 59251 vga.ball_motion_l_SB_DFFESS_Q_D_SB_LUT4_O_I0[3]
.sym 59261 vga.ball_motion_l_SB_DFFESS_Q_D_SB_LUT4_O_I0[3]
.sym 59288 P2_3$SB_IO_IN
.sym 59309 vga.ball_motion_l_SB_DFFESS_Q_D_SB_LUT4_O_I0[3]
.sym 59313 vga.ball_motion_l_SB_DFFESS_Q_D_SB_LUT4_O_I0[3]
.sym 59314 P1B9$SB_IO_OUT_$glb_clk
.sym 59594 P2_2$SB_IO_IN
.sym 59610 vga.left_down_1d
.sym 59613 vga.left_up_1d
.sym 59616 vga.left_up_pressed_SB_DFFSR_Q_R
.sym 59620 P2_2$SB_IO_IN
.sym 59621 P2_1$SB_IO_IN
.sym 59642 vga.left_down_1d
.sym 59644 P2_2$SB_IO_IN
.sym 59674 P2_1$SB_IO_IN
.sym 59675 vga.left_up_1d
.sym 59683 P1B9$SB_IO_OUT_$glb_clk
.sym 59684 vga.left_up_pressed_SB_DFFSR_Q_R
.sym 59701 vga.left_down_pressed
.sym 59704 vga.left_up_pressed_SB_DFFSR_Q_R
.sym 59733 P2_1$SB_IO_IN
.sym 59753 vga.ball_motion_l_SB_DFFESS_Q_D_SB_LUT4_O_I0[3]
.sym 59754 P2_2$SB_IO_IN
.sym 59772 P2_1$SB_IO_IN
.sym 59803 P2_2$SB_IO_IN
.sym 59805 vga.ball_motion_l_SB_DFFESS_Q_D_SB_LUT4_O_I0[3]
.sym 59806 P1B9$SB_IO_OUT_$glb_clk
.sym 59945 P2_1$SB_IO_IN
.sym 63670 P1B4$SB_IO_OUT
.sym 63779 P2_2$SB_IO_IN
.sym 64146 rst
.sym 64154 P1B4$SB_IO_OUT
.sym 64172 $PACKER_GND_NET
.sym 64174 $PACKER_GND_NET
.sym 64198 $PACKER_GND_NET
.sym 64789 P2_4$SB_IO_IN
.sym 65289 P2_4$SB_IO_IN
.sym 65774 P2_4$SB_IO_IN
.sym 66266 P2_4$SB_IO_IN
.sym 68004 $PACKER_VCC_NET
.sym 68005 $PACKER_VCC_NET
.sym 68006 P1B9$SB_IO_OUT
.sym 68009 P1B4$SB_IO_OUT
.sym 68017 P1B9$SB_IO_OUT
.sym 68020 P1B4$SB_IO_OUT
.sym 68022 $PACKER_VCC_NET
.sym 68033 P1B9$SB_IO_OUT
.sym 68187 P2_3$SB_IO_IN
.sym 68234 P2_3$SB_IO_IN
.sym 68494 P2_4$SB_IO_IN
.sym 70343 P2_3$SB_IO_IN
.sym 70706 P2_4$SB_IO_IN
.sym 71575 P2_1$SB_IO_IN
.sym 71794 P2_1$SB_IO_IN
.sym 71834 pll_PLL$nextnr_LOCK_lut_through_net
.sym 71837 pll_PLL$nextnr_LOCK_lut_through_net
.sym 71852 pll_PLL$nextnr_LOCK_lut_through_net
.sym 71913 P2_3$SB_IO_IN
.sym 73297 P2_3$SB_IO_IN
.sym 75406 P2_2$SB_IO_IN
.sym 75625 P2_2$SB_IO_IN
.sym 78865 rst
.sym 78867 rst
.sym 78891 rst
.sym 79049 P2_4$SB_IO_IN
.sym 79096 P2_4$SB_IO_IN
.sym 81205 P2_4$SB_IO_IN
.sym 82775 P2_4$SB_IO_IN
.sym 84159 P2_4$SB_IO_IN
.sym 104066 vga.count_h[0]
.sym 104070 vga.count_h[1]
.sym 104074 vga.count_h[2]
.sym 104078 vga.count_h[3]
.sym 104079 $PACKER_VCC_NET
.sym 104082 vga.count_h[4]
.sym 104086 vga.count_h[5]
.sym 104090 vga.count_h[6]
.sym 104094 vga.count_h[7]
.sym 104095 $PACKER_VCC_NET
.sym 104098 vga.count_h[8]
.sym 104099 $PACKER_VCC_NET
.sym 104102 vga.count_h[9]
.sym 104105 vga.red_SB_DFFSR_Q_D_SB_LUT4_O_I1_SB_LUT4_O_2_I1_SB_LUT4_O_1_I0[0]
.sym 104106 vga.count_h[2]
.sym 104107 vga.count_h[1]
.sym 104108 vga.red_SB_DFFSR_Q_D_SB_LUT4_O_I1_SB_LUT4_O_2_I1_SB_LUT4_O_1_I0[3]
.sym 104130 vga.count_h[4]
.sym 104134 vga.count_h[5]
.sym 104135 $PACKER_VCC_NET
.sym 104138 vga.count_h[6]
.sym 104139 $PACKER_VCC_NET
.sym 104142 vga.count_h[7]
.sym 104146 vga.count_h[8]
.sym 104147 $PACKER_VCC_NET
.sym 104150 vga.count_h[9]
.sym 104154 $PACKER_VCC_NET
.sym 104156 $nextpnr_ICESTORM_LC_32$I3
.sym 104160 $nextpnr_ICESTORM_LC_32$COUT
.sym 104162 vga.hs_out_SB_DFFSR_Q_D_SB_LUT4_O_I3_SB_LUT4_I1_I0_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_I1[1]
.sym 104167 vga.hs_out_SB_DFFSR_Q_D_SB_LUT4_O_I3_SB_LUT4_I1_I0_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_I1[2]
.sym 104170 $PACKER_VCC_NET
.sym 104171 vga.hs_out_SB_DFFSR_Q_D_SB_LUT4_O_I3_SB_LUT4_I1_I0_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_I1[3]
.sym 104175 vga.red_SB_DFFSR_Q_D_SB_LUT4_O_I1_SB_LUT4_O_1_I0_SB_LUT4_O_1_I2_SB_CARRY_CO_I1[3]
.sym 104179 vga.hs_out_SB_DFFSR_Q_D_SB_LUT4_O_I3_SB_LUT4_I1_I0_SB_LUT4_O_I3[0]
.sym 104183 vga.red_SB_DFFSR_Q_D_SB_LUT4_O_I1_SB_LUT4_O_1_I0_SB_LUT4_O_1_I2_SB_CARRY_CO_I1[5]
.sym 104187 vga.hs_out_SB_DFFSR_Q_D_SB_LUT4_O_I3_SB_LUT4_I1_I0_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_I1[7]
.sym 104191 vga.hs_out_SB_DFFSR_Q_D_SB_LUT4_O_I3_SB_LUT4_I1_I0_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_I1[8]
.sym 104195 vga.red_SB_DFFSR_Q_D_SB_LUT4_O_I1_SB_LUT4_O_1_I0_SB_LUT4_O_1_I2_SB_CARRY_CO_I1[8]
.sym 104200 $nextpnr_ICESTORM_LC_34$I3
.sym 104201 vga.count_h[8]
.sym 104202 vga.count_h[3]
.sym 104203 vga.count_h[9]
.sym 104204 vga.count_h[0]
.sym 104207 vga.red_SB_DFFSR_Q_D_SB_LUT4_O_I1_SB_LUT4_O_2_I1_SB_LUT4_O_1_I0_SB_LUT4_O_I2[0]
.sym 104208 vga.red_SB_DFFSR_Q_D_SB_LUT4_O_I1_SB_LUT4_O_2_I1_SB_LUT4_O_1_I0_SB_LUT4_O_I2[1]
.sym 104221 vga.count_h[7]
.sym 104222 vga.count_h[4]
.sym 104223 vga.count_h[5]
.sym 104224 vga.count_h[6]
.sym 104226 vga.red_SB_DFFSR_Q_D_SB_LUT4_O_I1_SB_LUT4_O_1_I0_SB_LUT4_O_1_I2_SB_CARRY_CO_I1[3]
.sym 104231 vga.hs_out_SB_DFFSR_Q_D_SB_LUT4_O_I3_SB_LUT4_I1_I0_SB_LUT4_O_I3[0]
.sym 104232 vga.count_h[5]
.sym 104235 vga.red_SB_DFFSR_Q_D_SB_LUT4_O_I1_SB_LUT4_O_1_I0_SB_LUT4_O_1_I2_SB_CARRY_CO_I1[5]
.sym 104236 vga.count_h[6]
.sym 104239 vga.hs_out_SB_DFFSR_Q_D_SB_LUT4_O_I3_SB_LUT4_I1_I0_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_I1[7]
.sym 104240 vga.count_h[7]
.sym 104243 vga.hs_out_SB_DFFSR_Q_D_SB_LUT4_O_I3_SB_LUT4_I1_I0_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_I1[8]
.sym 104244 vga.count_h[8]
.sym 104247 vga.red_SB_DFFSR_Q_D_SB_LUT4_O_I1_SB_LUT4_O_1_I0_SB_LUT4_O_1_I2_SB_CARRY_CO_I1[8]
.sym 104248 vga.count_h[9]
.sym 104252 $nextpnr_ICESTORM_LC_40$I3
.sym 104256 rst_counter_SB_LUT4_O_6_I3[0]
.sym 104258 rst_counter[9]
.sym 104262 rst_counter[8]
.sym 104263 $PACKER_VCC_NET
.sym 104264 rst_counter[9]
.sym 104266 rst_counter[7]
.sym 104267 $PACKER_VCC_NET
.sym 104268 rst_counter_SB_LUT4_O_I3_SB_DFFE_Q_D_SB_LUT4_O_I3[2]
.sym 104270 rst_counter[6]
.sym 104271 $PACKER_VCC_NET
.sym 104272 rst_counter_SB_LUT4_O_I3_SB_DFFE_Q_D_SB_LUT4_O_I3[3]
.sym 104274 rst_counter[5]
.sym 104275 $PACKER_VCC_NET
.sym 104276 rst_counter_SB_LUT4_O_I3_SB_DFFE_Q_D_SB_LUT4_O_I3[4]
.sym 104278 rst_counter[4]
.sym 104279 $PACKER_VCC_NET
.sym 104280 rst_counter_SB_LUT4_O_I3_SB_DFFE_Q_D_SB_LUT4_O_I3[5]
.sym 104282 rst_counter[3]
.sym 104283 $PACKER_VCC_NET
.sym 104284 rst_counter_SB_LUT4_O_I3_SB_DFFE_Q_D_SB_LUT4_O_I3[6]
.sym 104286 rst_counter[2]
.sym 104287 $PACKER_VCC_NET
.sym 104288 rst_counter_SB_LUT4_O_I3_SB_DFFE_Q_D_SB_LUT4_O_I3[7]
.sym 104290 rst_counter[1]
.sym 104291 $PACKER_VCC_NET
.sym 104292 rst_counter_SB_LUT4_O_I3_SB_DFFE_Q_D_SB_LUT4_O_I3[8]
.sym 104293 rst_counter_SB_LUT4_O_I3_SB_LUT4_I2_I3[3]
.sym 104295 $PACKER_VCC_NET
.sym 104296 rst_counter_SB_LUT4_O_I3_SB_DFFE_Q_D_SB_LUT4_O_I3[9]
.sym 104297 rst_counter_SB_LUT4_O_6_I3[0]
.sym 104298 rst_counter_SB_LUT4_O_5_I3
.sym 104299 rst_counter_SB_LUT4_O_4_I3
.sym 104300 rst_counter_SB_LUT4_O_3_I3
.sym 104304 rst_counter_SB_LUT4_O_4_I3
.sym 104308 rst_counter_SB_LUT4_O_2_I3
.sym 104312 rst_counter_SB_LUT4_O_1_I3
.sym 104313 rst_counter_SB_LUT4_O_2_I3
.sym 104314 rst_counter_SB_LUT4_O_1_I3
.sym 104315 rst_counter_SB_LUT4_O_I3
.sym 104316 rst_counter_SB_LUT4_O_I3_SB_LUT4_I2_I3[3]
.sym 104320 rst_counter_SB_LUT4_O_5_I3
.sym 104323 rst_SB_DFF_Q_D[0]
.sym 104324 P1B10$SB_IO_OUT
.sym 104328 P1B10$SB_IO_OUT
.sym 104332 rst_counter_SB_LUT4_O_I3
.sym 104333 rst_counter_SB_LUT4_O_I3_SB_LUT4_I2_O[0]
.sym 104334 rst_counter_SB_LUT4_O_I3_SB_LUT4_I2_O[1]
.sym 104335 rst_counter_SB_LUT4_O_8_I3[0]
.sym 104336 rst_counter_SB_LUT4_O_I3_SB_LUT4_I2_O[3]
.sym 104340 rst_counter_SB_LUT4_O_8_I3[0]
.sym 104344 rst_counter_SB_LUT4_O_I3_SB_LUT4_I2_O[3]
.sym 104348 rst_counter_SB_LUT4_O_3_I3
.sym 104349 rst_counter[9]
.sym 104994 vga.count_h[0]
.sym 104997 vga.hs_out_SB_DFFSR_Q_D_SB_LUT4_O_I3_SB_LUT4_I1_O[0]
.sym 104999 vga.count_h[1]
.sym 105000 vga.count_h[0]
.sym 105001 vga.hs_out_SB_DFFSR_Q_D_SB_LUT4_O_I3_SB_LUT4_I1_O[0]
.sym 105003 vga.count_h[2]
.sym 105004 vga.count_h_SB_DFFSS_Q_D_SB_LUT4_O_I3[2]
.sym 105005 vga.hs_out_SB_DFFSR_Q_D_SB_LUT4_O_I3_SB_LUT4_I1_O[0]
.sym 105007 vga.count_h[3]
.sym 105008 vga.count_h_SB_DFFSS_Q_D_SB_LUT4_O_I3[3]
.sym 105009 vga.hs_out_SB_DFFSR_Q_D_SB_LUT4_O_I3_SB_LUT4_I1_O[0]
.sym 105011 vga.count_h[4]
.sym 105012 vga.count_h_SB_DFFSS_Q_D_SB_LUT4_O_I3[4]
.sym 105013 vga.hs_out_SB_DFFSR_Q_D_SB_LUT4_O_I3_SB_LUT4_I1_O[0]
.sym 105015 vga.count_h[5]
.sym 105016 vga.count_h_SB_DFFSS_Q_D_SB_LUT4_O_I3[5]
.sym 105017 vga.hs_out_SB_DFFSR_Q_D_SB_LUT4_O_I3_SB_LUT4_I1_O[0]
.sym 105019 vga.count_h[6]
.sym 105020 vga.count_h_SB_DFFSS_Q_D_SB_LUT4_O_I3[6]
.sym 105021 vga.hs_out_SB_DFFSR_Q_D_SB_LUT4_O_I3_SB_LUT4_I1_O[0]
.sym 105023 vga.count_h[7]
.sym 105024 vga.count_h_SB_DFFSS_Q_D_SB_LUT4_O_I3[7]
.sym 105025 vga.hs_out_SB_DFFSR_Q_D_SB_LUT4_O_I3_SB_LUT4_I1_O[0]
.sym 105027 vga.count_h[8]
.sym 105028 vga.count_h_SB_DFFSS_Q_D_SB_LUT4_O_I3[8]
.sym 105029 vga.hs_out_SB_DFFSR_Q_D_SB_LUT4_O_I3_SB_LUT4_I1_O[0]
.sym 105031 vga.count_h[9]
.sym 105032 vga.count_h_SB_DFFSS_Q_D_SB_LUT4_O_I3[9]
.sym 105043 vga.hs_out_SB_DFFSR_Q_D_SB_LUT4_O_I3_SB_LUT4_I1_O[0]
.sym 105044 vga.count_h[0]
.sym 105058 vga.count_h[7]
.sym 105062 vga.count_h[8]
.sym 105063 $PACKER_VCC_NET
.sym 105066 vga.count_h[9]
.sym 105070 $PACKER_VCC_NET
.sym 105072 $nextpnr_ICESTORM_LC_36$I3
.sym 105073 vga.hs_out_SB_DFFSR_Q_D_SB_LUT4_O_I3_SB_LUT4_I1_I0[0]
.sym 105074 vga.hs_out_SB_DFFSR_Q_D_SB_LUT4_O_I3[5]
.sym 105075 vga.hs_out_SB_DFFSR_Q_D_SB_LUT4_O_I3_SB_LUT4_I1_I0[2]
.sym 105076 $nextpnr_ICESTORM_LC_36$COUT
.sym 105077 vga.hs_out_SB_DFFSR_Q_D_SB_LUT4_O_I3_SB_LUT4_I1_I0[0]
.sym 105078 vga.hs_out_SB_DFFSR_Q_D_SB_LUT4_O_I3[5]
.sym 105079 vga.hs_out_SB_DFFSR_Q_D_SB_LUT4_O_I3_SB_LUT4_I1_I0[3]
.sym 105080 vga.hs_out_SB_DFFSR_Q_D_SB_LUT4_O_I3_SB_LUT4_I1_I0[2]
.sym 105083 vga.blank_h_SB_DFFESS_Q_E_SB_LUT4_O_I2[0]
.sym 105084 rst
.sym 105086 rst
.sym 105087 vga.hs_out_SB_DFFSR_Q_D_SB_LUT4_O_I3_SB_LUT4_I1_I0[3]
.sym 105088 vga.hs_out_SB_DFFSR_Q_D_SB_LUT4_O_I3_SB_LUT4_I1_I0[2]
.sym 105090 vga.hs_out_SB_DFFSR_Q_D_SB_LUT4_O_I3_SB_LUT4_I1_I0_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_I1[1]
.sym 105094 $PACKER_VCC_NET
.sym 105095 vga.hs_out_SB_DFFSR_Q_D_SB_LUT4_O_I3_SB_LUT4_I1_I0_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_I1[2]
.sym 105096 vga.count_h[2]
.sym 105098 $PACKER_VCC_NET
.sym 105099 vga.hs_out_SB_DFFSR_Q_D_SB_LUT4_O_I3_SB_LUT4_I1_I0_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_I1[3]
.sym 105100 vga.count_h[3]
.sym 105102 $PACKER_VCC_NET
.sym 105103 vga.red_SB_DFFSR_Q_D_SB_LUT4_O_I1_SB_LUT4_O_1_I0_SB_LUT4_O_1_I2_SB_CARRY_CO_I1[3]
.sym 105104 vga.count_h[4]
.sym 105106 $PACKER_VCC_NET
.sym 105107 vga.hs_out_SB_DFFSR_Q_D_SB_LUT4_O_I3_SB_LUT4_I1_I0_SB_LUT4_O_I3[0]
.sym 105111 vga.red_SB_DFFSR_Q_D_SB_LUT4_O_I1_SB_LUT4_O_1_I0_SB_LUT4_O_1_I2_SB_CARRY_CO_I1[5]
.sym 105115 vga.hs_out_SB_DFFSR_Q_D_SB_LUT4_O_I3_SB_LUT4_I1_I0_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_I1[7]
.sym 105118 $PACKER_VCC_NET
.sym 105119 vga.hs_out_SB_DFFSR_Q_D_SB_LUT4_O_I3_SB_LUT4_I1_I0_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_I1[8]
.sym 105123 vga.red_SB_DFFSR_Q_D_SB_LUT4_O_I1_SB_LUT4_O_1_I0_SB_LUT4_O_1_I2_SB_CARRY_CO_I1[8]
.sym 105128 $nextpnr_ICESTORM_LC_25$I3
.sym 105144 vga.count_h[1]
.sym 105154 vga.count_h[0]
.sym 105155 vga.ball_pos_h_SB_DFFESR_Q_D_SB_LUT4_O_I1[0]
.sym 105158 vga.count_h[1]
.sym 105159 vga.ball_pos_h[1]
.sym 105162 vga.count_h[2]
.sym 105163 vga.red_SB_DFFSR_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_1_I0_SB_LUT4_O_I1_SB_LUT4_I3_O[2]
.sym 105164 vga.red_SB_DFFSR_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_1_I0_SB_LUT4_O_3_I3[1]
.sym 105166 vga.count_h[3]
.sym 105167 vga.red_SB_DFFSR_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_1_I0_SB_LUT4_O_I1_SB_LUT4_I3_O[3]
.sym 105168 vga.red_SB_DFFSR_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_1_I0_SB_LUT4_O_I1[3]
.sym 105170 vga.count_h[4]
.sym 105171 vga.red_SB_DFFSR_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_1_I0_SB_LUT4_O_I1_SB_LUT4_I3_O[4]
.sym 105172 vga.red_SB_DFFSR_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_1_I0_SB_LUT4_O_I1[4]
.sym 105174 vga.count_h[5]
.sym 105175 vga.red_SB_DFFSR_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_1_I0_SB_LUT4_O_I1_SB_LUT4_I3_O[5]
.sym 105176 vga.red_SB_DFFSR_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_1_I0_SB_LUT4_O_I1[5]
.sym 105178 vga.count_h[6]
.sym 105179 vga.red_SB_DFFSR_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_1_I0_SB_LUT4_O_I1_SB_LUT4_I3_O[6]
.sym 105180 vga.red_SB_DFFSR_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_1_I0_SB_LUT4_O_I1[6]
.sym 105182 vga.count_h[7]
.sym 105183 vga.red_SB_DFFSR_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_1_I0_SB_LUT4_O_I1_SB_LUT4_I3_O[7]
.sym 105184 vga.red_SB_DFFSR_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_1_I0_SB_LUT4_O_I1[7]
.sym 105186 vga.count_h[8]
.sym 105187 vga.red_SB_DFFSR_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_1_I0_SB_LUT4_O_I1_SB_LUT4_I3_O[8]
.sym 105188 vga.red_SB_DFFSR_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_1_I0_SB_LUT4_O_I1[8]
.sym 105190 vga.count_h[9]
.sym 105191 vga.red_SB_DFFSR_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_1_I0_SB_LUT4_O_I1_SB_LUT4_I3_O[9]
.sym 105192 vga.red_SB_DFFSR_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_1_I0_SB_LUT4_O_I1[9]
.sym 105195 vga.red_SB_DFFSR_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_1_I0_SB_LUT4_O_I1_SB_LUT4_I3_O[10]
.sym 105199 vga.red_SB_DFFSR_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_1_I0_SB_LUT4_O_I1_SB_LUT4_I3_O[10]
.sym 105203 vga.red_SB_DFFSR_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_1_I0_SB_LUT4_O_I1_SB_LUT4_I3_O[10]
.sym 105207 vga.red_SB_DFFSR_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_1_I0_SB_LUT4_O_I1_SB_LUT4_I3_O[10]
.sym 105211 vga.red_SB_DFFSR_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_1_I0_SB_LUT4_O_I1_SB_LUT4_I3_O[10]
.sym 105215 vga.red_SB_DFFSR_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_1_I0_SB_LUT4_O_I1_SB_LUT4_I3_O[10]
.sym 105219 vga.red_SB_DFFSR_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_1_I0_SB_LUT4_O_I1_SB_LUT4_I3_O[10]
.sym 105223 vga.red_SB_DFFSR_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_1_I0_SB_LUT4_O_I1_SB_LUT4_I3_O[10]
.sym 105227 vga.red_SB_DFFSR_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_1_I0_SB_LUT4_O_I1_SB_LUT4_I3_O[10]
.sym 105231 vga.red_SB_DFFSR_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_1_I0_SB_LUT4_O_I1_SB_LUT4_I3_O[10]
.sym 105235 vga.red_SB_DFFSR_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_1_I0_SB_LUT4_O_I1_SB_LUT4_I3_O[10]
.sym 105239 vga.red_SB_DFFSR_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_1_I0_SB_LUT4_O_I1_SB_LUT4_I3_O[10]
.sym 105243 vga.red_SB_DFFSR_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_1_I0_SB_LUT4_O_I1_SB_LUT4_I3_O[10]
.sym 105247 vga.red_SB_DFFSR_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_1_I0_SB_LUT4_O_I1_SB_LUT4_I3_O[10]
.sym 105251 vga.red_SB_DFFSR_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_1_I0_SB_LUT4_O_I1_SB_LUT4_I3_O[10]
.sym 105255 vga.red_SB_DFFSR_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_1_I0_SB_LUT4_O_I1_SB_LUT4_I3_O[10]
.sym 105259 vga.red_SB_DFFSR_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_1_I0_SB_LUT4_O_I1_SB_LUT4_I3_O[10]
.sym 105263 vga.red_SB_DFFSR_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_1_I0_SB_LUT4_O_I1_SB_LUT4_I3_O[10]
.sym 105267 vga.red_SB_DFFSR_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_1_I0_SB_LUT4_O_I1_SB_LUT4_I3_O[10]
.sym 105271 vga.red_SB_DFFSR_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_1_I0_SB_LUT4_O_I1_SB_LUT4_I3_O[10]
.sym 105275 vga.red_SB_DFFSR_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_1_I0_SB_LUT4_O_I1_SB_LUT4_I3_O[10]
.sym 105279 vga.red_SB_DFFSR_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_1_I0_SB_LUT4_O_I1_SB_LUT4_I3_O[10]
.sym 105281 vga.red_SB_DFFSR_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_1_I0_SB_LUT4_O_1_I0[11]
.sym 105282 vga.red_SB_DFFSR_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_1_I0_SB_LUT4_O_1_I1[10]
.sym 105283 vga.red_SB_DFFSR_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_1_I0_SB_LUT4_O_1_I2[31]
.sym 105284 vga.red_SB_DFFSR_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_1_I0_SB_LUT4_O_1_I3[31]
.sym 105301 rst_SB_DFF_Q_D[0]
.sym 105890 vga.vs_out_SB_DFFESR_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_I0_I3[0]
.sym 105894 $PACKER_VCC_NET
.sym 105895 vga.vs_out_SB_DFFESR_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_I0_I3_SB_CARRY_CO_I1[1]
.sym 105896 vga.count_v[1]
.sym 105899 vga.vs_out_SB_DFFESR_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_I0_I3_SB_CARRY_CO_I1[2]
.sym 105900 vga.count_v[2]
.sym 105902 $PACKER_VCC_NET
.sym 105903 vga.vs_out_SB_DFFESR_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_I0_I3_SB_CARRY_CO_I1[3]
.sym 105904 vga.count_v[3]
.sym 105906 $PACKER_VCC_NET
.sym 105907 vga.vs_out_SB_DFFESR_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_I0_I3_SB_CARRY_CO_I1[4]
.sym 105908 vga.count_v[4]
.sym 105910 $PACKER_VCC_NET
.sym 105911 vga.vs_out_SB_DFFESR_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_I0_I3_SB_CARRY_CO_I1[5]
.sym 105912 vga.count_v[5]
.sym 105914 $PACKER_VCC_NET
.sym 105915 vga.vs_out_SB_DFFESR_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_I0_I3_SB_CARRY_CO_I1[6]
.sym 105916 vga.count_v[6]
.sym 105918 $PACKER_VCC_NET
.sym 105919 vga.vs_out_SB_DFFESR_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_I0_I3_SB_CARRY_CO_I1[7]
.sym 105920 vga.count_v[7]
.sym 105922 $PACKER_VCC_NET
.sym 105923 vga.vs_out_SB_DFFESR_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_I0_I3_SB_CARRY_CO_I1[8]
.sym 105924 vga.count_v[8]
.sym 105925 vga.vs_out_SB_DFFESR_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_LUT4_I2_O[0]
.sym 105926 vga.count_v[3]
.sym 105927 vga.count_v[8]
.sym 105928 vga.vs_out_SB_DFFESR_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_LUT4_I2_O[3]
.sym 105932 vga.count_v[0]
.sym 105934 rst
.sym 105935 vga.vs_out_SB_DFFESR_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_I0_O[1]
.sym 105936 vga.vs_out_SB_DFFESR_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_I0_O[2]
.sym 105937 vga.count_v[2]
.sym 105938 vga.count_v[0]
.sym 105939 vga.vs_out_SB_DFFESR_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I0[2]
.sym 105940 vga.count_v[1]
.sym 105941 vga.vs_out_SB_DFFESR_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_I0_O[1]
.sym 105954 vga.count_v[5]
.sym 105958 vga.count_v[6]
.sym 105962 vga.count_v[7]
.sym 105966 vga.count_v[8]
.sym 105970 $PACKER_VCC_NET
.sym 105972 $nextpnr_ICESTORM_LC_15$I3
.sym 105975 vga.vs_out_SB_DFFESR_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_I0_O[1]
.sym 105976 $nextpnr_ICESTORM_LC_15$COUT
.sym 105979 vga.blank_h
.sym 105980 vga.blank_v
.sym 105982 vga.hs_out_SB_DFFSR_Q_D_SB_LUT4_O_I3_SB_LUT4_I1_I0[0]
.sym 105983 vga.vs_out_SB_DFFESR_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_I0_O_SB_LUT4_O_I2[3]
.sym 105984 rst
.sym 105986 vga.count_v[0]
.sym 105987 vga.red_SB_DFFSR_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_1_I0_SB_LUT4_O_1_I1_SB_CARRY_CO_I1[0]
.sym 105990 vga.count_v[1]
.sym 105991 vga.ball_pos_v[1]
.sym 105994 vga.count_v[2]
.sym 105995 vga.red_SB_DFFSR_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_I3_O[2]
.sym 105996 vga.red_SB_DFFSR_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I1[2]
.sym 105998 vga.count_v[3]
.sym 105999 vga.red_SB_DFFSR_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_I3_O[3]
.sym 106000 vga.red_SB_DFFSR_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I1[3]
.sym 106002 vga.count_v[4]
.sym 106003 vga.red_SB_DFFSR_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_I3_O[4]
.sym 106004 vga.red_SB_DFFSR_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I1[4]
.sym 106006 vga.count_v[5]
.sym 106007 vga.red_SB_DFFSR_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_I3_O[5]
.sym 106008 vga.red_SB_DFFSR_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I1[5]
.sym 106010 vga.count_v[6]
.sym 106011 vga.red_SB_DFFSR_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_I3_O[6]
.sym 106012 vga.red_SB_DFFSR_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I1[6]
.sym 106014 vga.count_v[7]
.sym 106015 vga.red_SB_DFFSR_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_I3_O[7]
.sym 106016 vga.red_SB_DFFSR_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I1[7]
.sym 106018 vga.count_v[8]
.sym 106019 vga.red_SB_DFFSR_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_I3_O[8]
.sym 106020 vga.red_SB_DFFSR_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I1[8]
.sym 106023 vga.red_SB_DFFSR_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_I3_O[10]
.sym 106027 vga.red_SB_DFFSR_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_I3_O[10]
.sym 106031 vga.red_SB_DFFSR_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_I3_O[10]
.sym 106035 vga.red_SB_DFFSR_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_I3_O[10]
.sym 106039 vga.red_SB_DFFSR_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_I3_O[10]
.sym 106043 vga.red_SB_DFFSR_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_I3_O[10]
.sym 106047 vga.red_SB_DFFSR_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_I3_O[10]
.sym 106051 vga.red_SB_DFFSR_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_I3_O[10]
.sym 106055 vga.red_SB_DFFSR_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_I3_O[10]
.sym 106059 vga.red_SB_DFFSR_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_I3_O[10]
.sym 106063 vga.red_SB_DFFSR_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_I3_O[10]
.sym 106067 vga.red_SB_DFFSR_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_I3_O[10]
.sym 106071 vga.red_SB_DFFSR_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_I3_O[10]
.sym 106075 vga.red_SB_DFFSR_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_I3_O[10]
.sym 106079 vga.red_SB_DFFSR_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_I3_O[10]
.sym 106083 vga.red_SB_DFFSR_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_I3_O[10]
.sym 106087 vga.red_SB_DFFSR_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_I3_O[10]
.sym 106091 vga.red_SB_DFFSR_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_I3_O[10]
.sym 106095 vga.red_SB_DFFSR_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_I3_O[10]
.sym 106099 vga.red_SB_DFFSR_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_I3_O[10]
.sym 106103 vga.red_SB_DFFSR_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_I3_O[10]
.sym 106107 vga.red_SB_DFFSR_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_I3_O[10]
.sym 106111 vga.red_SB_DFFSR_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_I3_O[10]
.sym 106116 $nextpnr_ICESTORM_LC_29$I3
.sym 106117 vga.count_h[4]
.sym 106118 vga.count_h[5]
.sym 106119 vga.red_SB_DFFSR_Q_D_SB_LUT4_O_I1_SB_LUT4_O_1_I0_SB_LUT4_O_1_I0_SB_LUT4_O_I2[2]
.sym 106120 vga.red_SB_DFFSR_Q_D_SB_LUT4_O_I1_SB_LUT4_O_1_I0_SB_LUT4_O_1_I0_SB_LUT4_O_I2[3]
.sym 106121 vga.count_h[1]
.sym 106122 vga.ball_pos_h[1]
.sym 106123 vga.red_SB_DFFSR_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_1_I0_SB_LUT4_O_2_I2[2]
.sym 106124 vga.red_SB_DFFSR_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_1_I0_SB_LUT4_O_2_I2[3]
.sym 106125 vga.count_h[3]
.sym 106126 vga.count_h[7]
.sym 106127 vga.count_h[2]
.sym 106128 vga.count_h[6]
.sym 106129 vga.count_h[9]
.sym 106130 vga.count_h[8]
.sym 106131 vga.count_h[0]
.sym 106132 vga.count_h[1]
.sym 106135 vga.count_h[9]
.sym 106136 vga.red_SB_DFFSR_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_1_I0_SB_LUT4_O_I1[9]
.sym 106137 vga.red_SB_DFFSR_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_1_I0[0]
.sym 106138 vga.red_SB_DFFSR_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_1_I0[1]
.sym 106139 vga.red_SB_DFFSR_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_1_I0[2]
.sym 106140 vga.red_SB_DFFSR_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_1_I0[3]
.sym 106141 vga.count_h[8]
.sym 106142 vga.red_SB_DFFSR_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_1_I0_SB_LUT4_O_I1[8]
.sym 106143 vga.red_SB_DFFSR_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_1_I0_SB_LUT4_O_I1[7]
.sym 106144 vga.count_h[7]
.sym 106146 vga.ball_pos_h[1]
.sym 106150 vga.ball_pos_h[2]
.sym 106151 $PACKER_VCC_NET
.sym 106154 vga.ball_pos_h[3]
.sym 106155 $PACKER_VCC_NET
.sym 106156 vga.red_SB_DFFSR_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_1_I0_SB_LUT4_O_I1_SB_LUT4_O_I3[2]
.sym 106158 vga.ball_pos_h[4]
.sym 106159 $PACKER_VCC_NET
.sym 106160 vga.red_SB_DFFSR_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_1_I0_SB_LUT4_O_I1_SB_LUT4_O_I3[3]
.sym 106162 vga.ball_pos_h[5]
.sym 106163 $PACKER_VCC_NET
.sym 106164 vga.red_SB_DFFSR_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_1_I0_SB_LUT4_O_I1_SB_LUT4_O_I3[4]
.sym 106166 vga.ball_pos_h[6]
.sym 106167 $PACKER_VCC_NET
.sym 106168 vga.red_SB_DFFSR_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_1_I0_SB_LUT4_O_I1_SB_LUT4_O_I3[5]
.sym 106170 vga.ball_pos_h[7]
.sym 106171 $PACKER_VCC_NET
.sym 106172 vga.red_SB_DFFSR_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_1_I0_SB_LUT4_O_I1_SB_LUT4_O_I3[6]
.sym 106174 vga.ball_pos_h[8]
.sym 106175 $PACKER_VCC_NET
.sym 106176 vga.red_SB_DFFSR_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_1_I0_SB_LUT4_O_I1_SB_LUT4_O_I3[7]
.sym 106178 vga.ball_pos_h[9]
.sym 106179 $PACKER_VCC_NET
.sym 106180 vga.red_SB_DFFSR_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_1_I0_SB_LUT4_O_I1_SB_LUT4_O_I3[8]
.sym 106184 $nextpnr_ICESTORM_LC_55$I3
.sym 106193 vga.count_h[3]
.sym 106194 vga.red_SB_DFFSR_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_1_I0_SB_LUT4_O_I1[3]
.sym 106195 vga.red_SB_DFFSR_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_1_I0_SB_LUT4_O_I1_SB_LUT4_I3_O[10]
.sym 106196 vga.red_SB_DFFSR_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_1_I0_SB_LUT4_O_I3[3]
.sym 106197 vga.count_h[5]
.sym 106198 vga.red_SB_DFFSR_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_1_I0_SB_LUT4_O_I1[5]
.sym 106199 vga.count_h[6]
.sym 106200 vga.red_SB_DFFSR_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_1_I0_SB_LUT4_O_I1[6]
.sym 106202 vga.count_h[2]
.sym 106203 vga.red_SB_DFFSR_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_1_I0_SB_LUT4_O_3_I3[1]
.sym 106204 vga.red_SB_DFFSR_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_1_I0_SB_LUT4_O_3_I3[2]
.sym 106205 vga.count_h[0]
.sym 106206 vga.ball_pos_h[0]
.sym 106207 vga.count_h[4]
.sym 106208 vga.red_SB_DFFSR_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_1_I0_SB_LUT4_O_I1[4]
.sym 106210 vga.ball_pos_h[1]
.sym 106215 vga.ball_pos_h[2]
.sym 106219 vga.ball_pos_h[3]
.sym 106220 vga.red_SB_DFFSR_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_1_I0_SB_LUT4_O_1_I0_SB_CARRY_CO_I1_SB_LUT4_O_I3[2]
.sym 106223 vga.ball_pos_h[4]
.sym 106224 vga.red_SB_DFFSR_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_1_I0_SB_LUT4_O_1_I0_SB_CARRY_CO_I1_SB_LUT4_O_I3[3]
.sym 106227 vga.ball_pos_h[5]
.sym 106228 vga.red_SB_DFFSR_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_1_I0_SB_LUT4_O_1_I0_SB_CARRY_CO_I1_SB_LUT4_O_I3[4]
.sym 106231 vga.ball_pos_h[6]
.sym 106232 vga.red_SB_DFFSR_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_1_I0_SB_LUT4_O_1_I0_SB_CARRY_CO_I1_SB_LUT4_O_I3[5]
.sym 106235 vga.ball_pos_h[7]
.sym 106236 vga.red_SB_DFFSR_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_1_I0_SB_LUT4_O_1_I0_SB_CARRY_CO_I1_SB_LUT4_O_I3[6]
.sym 106239 vga.ball_pos_h[8]
.sym 106240 vga.red_SB_DFFSR_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_1_I0_SB_LUT4_O_1_I0_SB_CARRY_CO_I1_SB_LUT4_O_I3[7]
.sym 106243 vga.ball_pos_h[9]
.sym 106244 vga.red_SB_DFFSR_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_1_I0_SB_LUT4_O_1_I0_SB_CARRY_CO_I1_SB_LUT4_O_I3[8]
.sym 106248 $nextpnr_ICESTORM_LC_9$I3
.sym 106250 vga.ball_pos_h[2]
.sym 106251 $PACKER_VCC_NET
.sym 106252 vga.ball_pos_h[1]
.sym 106849 vga.vs_out_SB_DFFESR_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I0[2]
.sym 106850 vga.vs_out_SB_DFFESR_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I1[1]
.sym 106851 vga.count_v[2]
.sym 106852 vga.count_v[8]
.sym 106861 vga.count_v[4]
.sym 106862 vga.count_v[5]
.sym 106863 vga.count_v[6]
.sym 106864 vga.count_v[7]
.sym 106878 vga.count_v[3]
.sym 106879 vga.count_v[0]
.sym 106880 vga.count_v[1]
.sym 106882 vga.count_v[0]
.sym 106885 vga.vs_out_SB_DFFESR_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_I0_O_SB_LUT4_O_I2_SB_LUT4_I3_O[0]
.sym 106887 vga.count_v[1]
.sym 106888 vga.count_v[0]
.sym 106889 vga.vs_out_SB_DFFESR_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_I0_O_SB_LUT4_O_I2_SB_LUT4_I3_O[0]
.sym 106891 vga.count_v[2]
.sym 106892 vga.count_v_SB_DFFESS_Q_D_SB_LUT4_O_I3[2]
.sym 106893 vga.vs_out_SB_DFFESR_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_I0_O_SB_LUT4_O_I2_SB_LUT4_I3_O[0]
.sym 106895 vga.count_v[3]
.sym 106896 vga.count_v_SB_DFFESS_Q_D_SB_LUT4_O_I3[3]
.sym 106897 vga.vs_out_SB_DFFESR_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_I0_O_SB_LUT4_O_I2_SB_LUT4_I3_O[0]
.sym 106899 vga.count_v[4]
.sym 106900 vga.count_v_SB_DFFESS_Q_D_SB_LUT4_O_I3[4]
.sym 106901 vga.vs_out_SB_DFFESR_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_I0_O_SB_LUT4_O_I2_SB_LUT4_I3_O[0]
.sym 106903 vga.count_v[5]
.sym 106904 vga.count_v_SB_DFFESS_Q_D_SB_LUT4_O_I3[5]
.sym 106905 vga.vs_out_SB_DFFESR_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_I0_O_SB_LUT4_O_I2_SB_LUT4_I3_O[0]
.sym 106907 vga.count_v[6]
.sym 106908 vga.count_v_SB_DFFESS_Q_D_SB_LUT4_O_I3[6]
.sym 106909 vga.vs_out_SB_DFFESR_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_I0_O_SB_LUT4_O_I2_SB_LUT4_I3_O[0]
.sym 106911 vga.count_v[7]
.sym 106912 vga.count_v_SB_DFFESS_Q_D_SB_LUT4_O_I3[7]
.sym 106913 vga.vs_out_SB_DFFESR_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_I0_O_SB_LUT4_O_I2_SB_LUT4_I3_O[0]
.sym 106915 vga.count_v[8]
.sym 106916 vga.count_v_SB_DFFESS_Q_D_SB_LUT4_O_I3[8]
.sym 106923 vga.vs_out_SB_DFFESR_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_I0_O_SB_LUT4_O_I2_SB_LUT4_I3_O[0]
.sym 106924 vga.count_v[0]
.sym 106931 rst
.sym 106932 vga.hs_out_SB_DFFSR_Q_D_SB_LUT4_O_I3_SB_LUT4_I1_I0[0]
.sym 106946 vga.ball_pos_v[1]
.sym 106950 vga.ball_pos_v[2]
.sym 106951 $PACKER_VCC_NET
.sym 106954 vga.ball_pos_v[3]
.sym 106955 $PACKER_VCC_NET
.sym 106956 vga.red_SB_DFFSR_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I3[2]
.sym 106958 vga.ball_pos_v[4]
.sym 106959 $PACKER_VCC_NET
.sym 106960 vga.red_SB_DFFSR_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I3[3]
.sym 106962 vga.ball_motion_l_SB_DFFESS_Q_D_SB_LUT4_O_I0_SB_LUT4_O_1_I0_SB_LUT4_O_2_I3[2]
.sym 106963 $PACKER_VCC_NET
.sym 106964 vga.red_SB_DFFSR_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I3[4]
.sym 106966 vga.ball_pos_v[6]
.sym 106967 $PACKER_VCC_NET
.sym 106968 vga.red_SB_DFFSR_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I3[5]
.sym 106970 vga.ball_pos_v[7]
.sym 106971 $PACKER_VCC_NET
.sym 106972 vga.red_SB_DFFSR_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I3[6]
.sym 106974 vga.ball_pos_v[8]
.sym 106975 $PACKER_VCC_NET
.sym 106976 vga.red_SB_DFFSR_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I3[7]
.sym 106978 $PACKER_VCC_NET
.sym 106980 $nextpnr_ICESTORM_LC_28$I3
.sym 106981 vga.count_v[3]
.sym 106982 vga.red_SB_DFFSR_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I1[3]
.sym 106983 vga.red_SB_DFFSR_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I2[2]
.sym 106984 $nextpnr_ICESTORM_LC_28$COUT
.sym 106985 vga.count_v[7]
.sym 106986 vga.red_SB_DFFSR_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I1[7]
.sym 106987 vga.count_v[0]
.sym 106988 vga.ball_pos_v[0]
.sym 106989 vga.count_v[8]
.sym 106990 vga.red_SB_DFFSR_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I1[8]
.sym 106991 vga.red_SB_DFFSR_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I1[4]
.sym 106992 vga.count_v[4]
.sym 106994 vga.ball_pos_v[2]
.sym 106995 $PACKER_VCC_NET
.sym 106996 vga.ball_pos_v[1]
.sym 106997 vga.count_v[5]
.sym 106998 vga.red_SB_DFFSR_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I1[5]
.sym 106999 vga.count_v[6]
.sym 107000 vga.red_SB_DFFSR_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I1[6]
.sym 107001 vga.red_SB_DFFSR_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I0[0]
.sym 107002 vga.red_SB_DFFSR_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I0[1]
.sym 107003 vga.red_SB_DFFSR_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I0[2]
.sym 107004 vga.red_SB_DFFSR_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I0[3]
.sym 107005 vga.count_v[1]
.sym 107006 vga.count_v[2]
.sym 107007 vga.red_SB_DFFSR_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I1[2]
.sym 107008 vga.ball_pos_v[1]
.sym 107010 vga.count_h[4]
.sym 107014 vga.count_h[5]
.sym 107018 vga.count_h[6]
.sym 107022 vga.count_h[7]
.sym 107026 vga.count_h[8]
.sym 107027 $PACKER_VCC_NET
.sym 107030 vga.count_h[9]
.sym 107034 $PACKER_VCC_NET
.sym 107036 $nextpnr_ICESTORM_LC_4$I3
.sym 107040 $nextpnr_ICESTORM_LC_4$COUT
.sym 107042 vga.hs_out_SB_DFFSR_Q_D_SB_LUT4_O_I3_SB_LUT4_I1_I0_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_I1[2]
.sym 107047 vga.hs_out_SB_DFFSR_Q_D_SB_LUT4_O_I3_SB_LUT4_I1_I0_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_I1[3]
.sym 107051 vga.red_SB_DFFSR_Q_D_SB_LUT4_O_I1_SB_LUT4_O_1_I0_SB_LUT4_O_1_I2_SB_CARRY_CO_I1[3]
.sym 107055 vga.hs_out_SB_DFFSR_Q_D_SB_LUT4_O_I3_SB_LUT4_I1_I0_SB_LUT4_O_I3[0]
.sym 107058 $PACKER_VCC_NET
.sym 107059 vga.red_SB_DFFSR_Q_D_SB_LUT4_O_I1_SB_LUT4_O_1_I0_SB_LUT4_O_1_I2_SB_CARRY_CO_I1[5]
.sym 107063 vga.hs_out_SB_DFFSR_Q_D_SB_LUT4_O_I3_SB_LUT4_I1_I0_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_I1[7]
.sym 107066 $PACKER_VCC_NET
.sym 107067 vga.hs_out_SB_DFFSR_Q_D_SB_LUT4_O_I3_SB_LUT4_I1_I0_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_I1[8]
.sym 107071 vga.red_SB_DFFSR_Q_D_SB_LUT4_O_I1_SB_LUT4_O_1_I0_SB_LUT4_O_1_I2_SB_CARRY_CO_I1[8]
.sym 107073 vga.red_SB_DFFSR_Q_D_SB_LUT4_O_I1_SB_LUT4_O_1_I0_SB_LUT4_O_1_I0[0]
.sym 107074 vga.count_v[4]
.sym 107075 vga.red_SB_DFFSR_Q_D_SB_LUT4_O_I1_SB_LUT4_O_1_I0_SB_LUT4_O_1_I0[2]
.sym 107076 vga.red_SB_DFFSR_Q_D_SB_LUT4_O_I1_SB_LUT4_O_1_I0_SB_LUT4_O_1_I0[3]
.sym 107078 vga.count_h[7]
.sym 107079 vga.count_h[6]
.sym 107080 vga.count_h[2]
.sym 107086 vga.hs_out_SB_DFFSR_Q_D_SB_LUT4_O_I3_SB_LUT4_I1_I0_SB_LUT4_O_I0_SB_LUT4_O_1_I1[0]
.sym 107087 vga.count_h[0]
.sym 107088 vga.count_h[1]
.sym 107091 vga.red_SB_DFFSR_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2[0]
.sym 107092 vga.red_SB_DFFSR_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2[1]
.sym 107094 vga.count_h[8]
.sym 107095 vga.count_h[9]
.sym 107096 vga.count_h[3]
.sym 107097 vga.red_SB_DFFSR_Q_D_SB_LUT4_O_I1_SB_LUT4_O_1_I0_SB_LUT4_O_3_I0[0]
.sym 107098 vga.hs_out_SB_DFFSR_Q_D_SB_LUT4_O_I3_SB_LUT4_I1_I0_SB_LUT4_O_I0[0]
.sym 107099 vga.red_SB_DFFSR_Q_D_SB_LUT4_O_I1_SB_LUT4_O_1_I0_SB_LUT4_O_3_I0[2]
.sym 107100 vga.red_SB_DFFSR_Q_D_SB_LUT4_O_I1_SB_LUT4_O_1_I0_SB_LUT4_O_3_I0[3]
.sym 107102 vga.count_h[4]
.sym 107103 vga.count_h[5]
.sym 107104 vga.red_SB_DFFSR_Q_D_SB_LUT4_O_I1_SB_LUT4_O_1_I0_SB_LUT4_O_3_I0_SB_LUT4_O_1_I3[2]
.sym 107106 vga.hs_out_SB_DFFSR_Q_D_SB_LUT4_O_I3_SB_LUT4_I1_I0_SB_LUT4_O_I3[0]
.sym 107111 vga.red_SB_DFFSR_Q_D_SB_LUT4_O_I1_SB_LUT4_O_1_I0_SB_LUT4_O_1_I2_SB_CARRY_CO_I1[5]
.sym 107115 vga.hs_out_SB_DFFSR_Q_D_SB_LUT4_O_I3_SB_LUT4_I1_I0_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_I1[7]
.sym 107118 $PACKER_VCC_NET
.sym 107119 vga.hs_out_SB_DFFSR_Q_D_SB_LUT4_O_I3_SB_LUT4_I1_I0_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_I1[8]
.sym 107122 $PACKER_VCC_NET
.sym 107123 vga.red_SB_DFFSR_Q_D_SB_LUT4_O_I1_SB_LUT4_O_1_I0_SB_LUT4_O_1_I2_SB_CARRY_CO_I1[8]
.sym 107125 vga.hs_out_SB_DFFSR_Q_D_SB_LUT4_O_I3_SB_LUT4_I1_I0_SB_LUT4_O_I0[0]
.sym 107126 vga.hs_out_SB_DFFSR_Q_D_SB_LUT4_O_I3_SB_LUT4_I1_I0_SB_LUT4_O_I0[1]
.sym 107127 vga.count_h[4]
.sym 107128 vga.hs_out_SB_DFFSR_Q_D_SB_LUT4_O_I3_SB_LUT4_I1_I0_SB_LUT4_O_I0[3]
.sym 107129 vga.count_h[5]
.sym 107130 vga.count_h[3]
.sym 107131 vga.count_h[9]
.sym 107132 vga.count_h[8]
.sym 107138 vga.count_h[0]
.sym 107139 vga.ball_pos_h_SB_DFFESR_Q_D_SB_LUT4_O_I1[0]
.sym 107140 vga.ball_pos_h[0]
.sym 107142 vga.count_h[1]
.sym 107143 vga.ball_pos_h[1]
.sym 107145 vga.ball_pos_h[2]
.sym 107146 vga.count_h[2]
.sym 107147 vga.red_SB_DFFSR_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_1_I0_SB_LUT4_O_1_I0_SB_CARRY_CO_I1[2]
.sym 107148 vga.ball_pos_h[1]
.sym 107150 vga.count_h[3]
.sym 107151 vga.red_SB_DFFSR_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_1_I0_SB_LUT4_O_1_I0_SB_CARRY_CO_I1[3]
.sym 107154 vga.count_h[4]
.sym 107155 vga.red_SB_DFFSR_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_1_I0_SB_LUT4_O_1_I0_SB_CARRY_CO_I1[4]
.sym 107158 vga.count_h[5]
.sym 107159 vga.red_SB_DFFSR_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_1_I0_SB_LUT4_O_1_I0_SB_CARRY_CO_I1[5]
.sym 107162 vga.count_h[6]
.sym 107163 vga.red_SB_DFFSR_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_1_I0_SB_LUT4_O_1_I0_SB_CARRY_CO_I1[6]
.sym 107166 vga.count_h[7]
.sym 107167 vga.red_SB_DFFSR_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_1_I0_SB_LUT4_O_1_I0_SB_CARRY_CO_I1[7]
.sym 107170 vga.count_h[8]
.sym 107171 vga.red_SB_DFFSR_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_1_I0_SB_LUT4_O_1_I0_SB_CARRY_CO_I1[8]
.sym 107174 vga.count_h[9]
.sym 107175 vga.red_SB_DFFSR_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_1_I0_SB_LUT4_O_1_I0_SB_CARRY_CO_I1[9]
.sym 107179 vga.red_SB_DFFSR_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_1_I0_SB_LUT4_O_1_I0_SB_CARRY_CO_I1[10]
.sym 107180 vga.red_SB_DFFSR_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_1_I0_SB_LUT4_O_1_I0_SB_CARRY_CO_I1_SB_LUT4_O_I3[9]
.sym 107184 $nextpnr_ICESTORM_LC_48$I3
.sym 107187 vga.ball_motion_l_SB_DFFESS_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I0[3]
.sym 107188 vga.ball_motion_l
.sym 107190 vga.ball_pos_h_SB_DFFESR_Q_D_SB_LUT4_O_I1[2]
.sym 107191 vga.ball_pos_h_SB_DFFESR_Q_4_D_SB_LUT4_O_I3_SB_LUT4_O_I2[0]
.sym 107192 vga.ball_motion_l
.sym 107194 vga.ball_pos_h_SB_DFFESR_Q_2_D_SB_LUT4_O_I3[0]
.sym 107195 vga.ball_pos_h_SB_DFFESR_Q_3_D_SB_LUT4_O_I3[1]
.sym 107196 vga.ball_pos_h_SB_DFFESR_Q_3_D_SB_LUT4_O_I3[2]
.sym 107198 vga.ball_motion_l_SB_DFFESS_Q_D_SB_LUT4_O_I3[0]
.sym 107199 vga.ball_motion_l_SB_DFFESS_Q_D_SB_LUT4_O_I3[2]
.sym 107200 rst
.sym 107203 vga.ball_pos_h[1]
.sym 107204 vga.ball_pos_h[0]
.sym 107205 vga.ball_pos_h[4]
.sym 107206 vga.ball_pos_h[6]
.sym 107207 vga.ball_pos_h[9]
.sym 107208 vga.ball_pos_h[0]
.sym 107210 vga.ball_pos_h_SB_DFFESR_Q_D_SB_LUT4_O_I1[1]
.sym 107211 vga.ball_pos_h_SB_DFFESR_Q_4_D_SB_LUT4_O_I3_SB_LUT4_O_I2[0]
.sym 107212 vga.ball_motion_l
.sym 107213 vga.ball_pos_h[7]
.sym 107214 vga.ball_pos_h[8]
.sym 107215 vga.ball_pos_h_SB_DFFESS_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_LUT4_O_I2[2]
.sym 107216 vga.ball_pos_h_SB_DFFESS_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_LUT4_O_I2[3]
.sym 107218 vga.ball_pos_h[1]
.sym 107219 $PACKER_VCC_NET
.sym 107220 vga.ball_pos_h[0]
.sym 107222 vga.ball_pos_h_SB_DFFESR_Q_2_D_SB_LUT4_O_I3[0]
.sym 107223 vga.ball_pos_h_SB_DFFESR_Q_4_D_SB_LUT4_O_I3[1]
.sym 107224 vga.ball_pos_h_SB_DFFESR_Q_4_D_SB_LUT4_O_I3[2]
.sym 107225 vga.ball_pos_h[1]
.sym 107226 vga.ball_pos_h[2]
.sym 107227 vga.ball_pos_h[3]
.sym 107228 vga.ball_pos_h[5]
.sym 107229 vga.ball_pos_h[5]
.sym 107230 vga.ball_pos_h[2]
.sym 107231 vga.ball_pos_h[3]
.sym 107232 vga.ball_pos_h[1]
.sym 107810 vga.count_v[1]
.sym 107814 vga.count_v[2]
.sym 107818 vga.count_v[3]
.sym 107819 $PACKER_VCC_NET
.sym 107822 vga.count_v[4]
.sym 107826 vga.count_v[5]
.sym 107830 vga.count_v[6]
.sym 107834 vga.count_v[7]
.sym 107838 vga.count_v[8]
.sym 107842 vga.vs_out_SB_DFFESR_Q_D_SB_LUT4_O_I1[0]
.sym 107843 vga.vs_out_SB_DFFESR_Q_D_SB_LUT4_O_I1[1]
.sym 107844 vga.vs_out_SB_DFFESR_Q_D_SB_LUT4_O_I1[2]
.sym 107906 vga.count_h[0]
.sym 107910 vga.count_h[1]
.sym 107911 $PACKER_VCC_NET
.sym 107914 vga.count_h[2]
.sym 107915 $PACKER_VCC_NET
.sym 107918 vga.count_h[3]
.sym 107919 $PACKER_VCC_NET
.sym 107922 vga.count_h[4]
.sym 107926 vga.count_h[5]
.sym 107930 vga.count_h[6]
.sym 107934 vga.count_h[7]
.sym 107935 $PACKER_VCC_NET
.sym 107938 vga.count_h[8]
.sym 107939 $PACKER_VCC_NET
.sym 107942 vga.count_h[9]
.sym 107946 vga.red_SB_DFFSR_Q_D_SB_LUT4_O_I1_SB_LUT4_O_2_I1_SB_LUT4_O_I1[10]
.sym 107947 vga.red_SB_DFFSR_Q_D_SB_LUT4_O_I1_SB_LUT4_O_2_I1_SB_LUT4_O_I2[31]
.sym 107948 vga.red_SB_DFFSR_Q_D_SB_LUT4_O_I1_SB_LUT4_O_2_I1_SB_LUT4_O_I3[9]
.sym 107963 rst
.sym 107964 P1A9$SB_IO_OUT
.sym 107970 vga.count_v[0]
.sym 107971 vga.red_SB_DFFSR_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_1_I0_SB_LUT4_O_1_I1_SB_CARRY_CO_I1[0]
.sym 107972 vga.ball_pos_v[0]
.sym 107974 vga.count_v[1]
.sym 107975 vga.ball_pos_v[1]
.sym 107977 vga.ball_pos_v[2]
.sym 107978 vga.count_v[2]
.sym 107979 vga.red_SB_DFFSR_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_1_I0_SB_LUT4_O_1_I1_SB_CARRY_CO_I1[2]
.sym 107980 vga.ball_pos_v[1]
.sym 107982 vga.count_v[3]
.sym 107983 vga.red_SB_DFFSR_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_1_I0_SB_LUT4_O_1_I1_SB_CARRY_CO_I1[3]
.sym 107986 vga.count_v[4]
.sym 107987 vga.red_SB_DFFSR_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_1_I0_SB_LUT4_O_1_I1_SB_CARRY_CO_I1[4]
.sym 107990 vga.count_v[5]
.sym 107991 vga.red_SB_DFFSR_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_1_I0_SB_LUT4_O_1_I1_SB_CARRY_CO_I1[5]
.sym 107994 vga.count_v[6]
.sym 107995 vga.red_SB_DFFSR_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_1_I0_SB_LUT4_O_1_I1_SB_CARRY_CO_I1[6]
.sym 107998 vga.count_v[7]
.sym 107999 vga.red_SB_DFFSR_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_1_I0_SB_LUT4_O_1_I1_SB_CARRY_CO_I1[7]
.sym 108002 vga.count_v[8]
.sym 108003 vga.red_SB_DFFSR_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_1_I0_SB_LUT4_O_1_I1_SB_CARRY_CO_I1[8]
.sym 108007 vga.red_SB_DFFSR_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_1_I0_SB_LUT4_O_1_I1_SB_CARRY_CO_I1[9]
.sym 108008 vga.red_SB_DFFSR_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_1_I0_SB_LUT4_O_1_I1_SB_CARRY_CO_I1_SB_LUT4_O_I3[8]
.sym 108012 $nextpnr_ICESTORM_LC_10$I3
.sym 108013 vga.red_SB_DFFSR_Q_D_SB_LUT4_O_I1_SB_LUT4_O_2_I1_SB_LUT4_O_2_I0[0]
.sym 108014 vga.red_SB_DFFSR_Q_D_SB_LUT4_O_I1_SB_LUT4_O_2_I1_SB_LUT4_O_2_I0[1]
.sym 108015 vga.red_SB_DFFSR_Q_D_SB_LUT4_O_I1_SB_LUT4_O_2_I1_SB_LUT4_O_2_I0[2]
.sym 108016 vga.red_SB_DFFSR_Q_D_SB_LUT4_O_I1_SB_LUT4_O_2_I1_SB_LUT4_O_2_I0[3]
.sym 108018 vga.red_SB_DFFSR_Q_D_SB_LUT4_O_I1_SB_LUT4_O_2_I1[0]
.sym 108019 vga.red_SB_DFFSR_Q_D_SB_LUT4_O_I1_SB_LUT4_O_2_I1[1]
.sym 108020 vga.red_SB_DFFSR_Q_D_SB_LUT4_O_I1_SB_LUT4_O_2_I1[2]
.sym 108026 vga.red_SB_DFFSR_Q_D_SB_LUT4_O_I1[0]
.sym 108027 vga.red_SB_DFFSR_Q_D_SB_LUT4_O_I1[1]
.sym 108028 vga.red_SB_DFFSR_Q_D_SB_LUT4_O_I1[2]
.sym 108029 vga.red_SB_DFFSR_Q_D_SB_LUT4_O_I1_SB_LUT4_O_1_I0[0]
.sym 108030 vga.red_SB_DFFSR_Q_D_SB_LUT4_O_I1_SB_LUT4_O_1_I0[1]
.sym 108031 vga.red_SB_DFFSR_Q_D_SB_LUT4_O_I1_SB_LUT4_O_1_I0[2]
.sym 108032 vga.red_SB_DFFSR_Q_D_SB_LUT4_O_I1_SB_LUT4_O_1_I0[3]
.sym 108034 vga.ball_pos_v[1]
.sym 108039 vga.ball_pos_v[2]
.sym 108043 vga.ball_pos_v[3]
.sym 108044 vga.red_SB_DFFSR_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_1_I0_SB_LUT4_O_1_I1_SB_CARRY_CO_I1_SB_LUT4_O_I3[2]
.sym 108047 vga.ball_pos_v[4]
.sym 108048 vga.red_SB_DFFSR_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_1_I0_SB_LUT4_O_1_I1_SB_CARRY_CO_I1_SB_LUT4_O_I3[3]
.sym 108051 vga.ball_motion_l_SB_DFFESS_Q_D_SB_LUT4_O_I0_SB_LUT4_O_1_I0_SB_LUT4_O_2_I3[2]
.sym 108052 vga.red_SB_DFFSR_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_1_I0_SB_LUT4_O_1_I1_SB_CARRY_CO_I1_SB_LUT4_O_I3[4]
.sym 108055 vga.ball_pos_v[6]
.sym 108056 vga.red_SB_DFFSR_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_1_I0_SB_LUT4_O_1_I1_SB_CARRY_CO_I1_SB_LUT4_O_I3[5]
.sym 108059 vga.ball_pos_v[7]
.sym 108060 vga.red_SB_DFFSR_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_1_I0_SB_LUT4_O_1_I1_SB_CARRY_CO_I1_SB_LUT4_O_I3[6]
.sym 108063 vga.ball_pos_v[8]
.sym 108064 vga.red_SB_DFFSR_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_1_I0_SB_LUT4_O_1_I1_SB_CARRY_CO_I1_SB_LUT4_O_I3[7]
.sym 108068 $nextpnr_ICESTORM_LC_23$I3
.sym 108098 vga.ball_pos_h_SB_DFFESR_Q_D_SB_LUT4_O_I3[4]
.sym 108099 vga.ball_motion_l_SB_DFFESS_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I0[3]
.sym 108100 vga.ball_motion_l
.sym 108102 vga.ball_pos_h_SB_DFFESR_Q_4_D_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_I2_O[1]
.sym 108103 vga.ball_pos_h_SB_DFFESR_Q_D_SB_LUT4_O_I1[4]
.sym 108104 vga.ball_pos_h_SB_DFFESS_Q_3_D_SB_LUT4_O_I3[2]
.sym 108107 vga.ball_pos_h_SB_DFFESR_Q_2_D_SB_LUT4_O_I3[0]
.sym 108108 vga.ball_pos_h_SB_DFFESR_Q_4_D_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_I2_O[1]
.sym 108110 vga.ball_pos_h_SB_DFFESR_Q_2_D_SB_LUT4_O_I3[0]
.sym 108111 vga.ball_pos_h_SB_DFFESR_Q_2_D_SB_LUT4_O_I3[1]
.sym 108112 vga.ball_pos_h_SB_DFFESR_Q_2_D_SB_LUT4_O_I3[2]
.sym 108114 vga.ball_pos_h_SB_DFFESR_Q_D_SB_LUT4_O_I1[3]
.sym 108115 vga.ball_pos_h_SB_DFFESR_Q_4_D_SB_LUT4_O_I3_SB_LUT4_O_I2[0]
.sym 108116 vga.ball_motion_l
.sym 108117 vga.ball_pos_h_SB_DFFESR_Q_4_D_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_I2_O[1]
.sym 108118 vga.ball_pos_h_SB_DFFESR_Q_D_SB_LUT4_O_I1[7]
.sym 108119 vga.ball_pos_h_SB_DFFESR_Q_2_D_SB_LUT4_O_I3[0]
.sym 108120 vga.ball_pos_h_SB_DFFESR_Q_D_SB_LUT4_O_I3[7]
.sym 108123 vga.ball_pos_h_SB_DFFESR_Q_4_D_SB_LUT4_O_I3_SB_LUT4_O_I2[0]
.sym 108124 vga.ball_motion_l
.sym 108127 vga.ball_motion_l_SB_DFFESS_Q_D_SB_LUT4_O_I3[1]
.sym 108128 vga.ball_pos_h[0]
.sym 108130 vga.ball_pos_h[0]
.sym 108135 vga.ball_pos_h[1]
.sym 108139 vga.ball_pos_h[2]
.sym 108140 vga.ball_pos_h_SB_DFFESS_Q_D_SB_LUT4_O_I3[2]
.sym 108143 vga.ball_pos_h[3]
.sym 108144 vga.ball_pos_h_SB_DFFESS_Q_D_SB_LUT4_O_I3[3]
.sym 108147 vga.ball_pos_h[4]
.sym 108148 vga.ball_pos_h_SB_DFFESS_Q_D_SB_LUT4_O_I3[4]
.sym 108151 vga.ball_pos_h[5]
.sym 108152 vga.ball_pos_h_SB_DFFESS_Q_D_SB_LUT4_O_I3[5]
.sym 108155 vga.ball_pos_h[6]
.sym 108156 vga.ball_pos_h_SB_DFFESS_Q_D_SB_LUT4_O_I3[6]
.sym 108159 vga.ball_pos_h[7]
.sym 108160 vga.ball_pos_h_SB_DFFESS_Q_D_SB_LUT4_O_I3[7]
.sym 108163 vga.ball_pos_h[8]
.sym 108164 vga.ball_pos_h_SB_DFFESS_Q_D_SB_LUT4_O_I3[8]
.sym 108165 vga.ball_pos_h_SB_DFFESR_Q_4_D_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_I2_O[1]
.sym 108166 vga.ball_pos_h_SB_DFFESS_Q_D_SB_LUT4_O_I1[1]
.sym 108167 vga.ball_pos_h[9]
.sym 108168 vga.ball_pos_h_SB_DFFESS_Q_D_SB_LUT4_O_I1[3]
.sym 108170 vga.ball_pos_h_SB_DFFESR_Q_4_D_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_I2_O[1]
.sym 108171 vga.ball_pos_h_SB_DFFESR_Q_D_SB_LUT4_O_I1[6]
.sym 108172 vga.ball_pos_h_SB_DFFESS_Q_1_D_SB_LUT4_O_I3[2]
.sym 108174 vga.ball_pos_h_SB_DFFESR_Q_D_SB_LUT4_O_I3[6]
.sym 108175 vga.ball_motion_l_SB_DFFESS_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I0[3]
.sym 108176 vga.ball_motion_l
.sym 108177 vga.ball_pos_h_SB_DFFESR_Q_4_D_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_I2_O[1]
.sym 108178 vga.ball_pos_h_SB_DFFESR_Q_D_SB_LUT4_O_I1[8]
.sym 108179 vga.ball_pos_h_SB_DFFESR_Q_2_D_SB_LUT4_O_I3[0]
.sym 108180 vga.ball_pos_h_SB_DFFESR_Q_D_SB_LUT4_O_I3[8]
.sym 108181 vga.ball_pos_h[0]
.sym 108182 vga.ball_pos_h[6]
.sym 108183 vga.ball_pos_h[9]
.sym 108184 vga.ball_pos_h[4]
.sym 108185 vga.ball_pos_h[7]
.sym 108186 vga.ball_pos_h[8]
.sym 108187 vga.ball_pos_h_SB_DFFESR_Q_4_D_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I2[2]
.sym 108188 vga.ball_pos_h_SB_DFFESR_Q_4_D_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I2[3]
.sym 108190 vga.ball_pos_h_SB_DFFESR_Q_4_D_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_I2_O[1]
.sym 108191 vga.ball_pos_h_SB_DFFESR_Q_D_SB_LUT4_O_I1[5]
.sym 108192 vga.ball_pos_h_SB_DFFESS_Q_2_D_SB_LUT4_O_I3[2]
.sym 108770 vga.count_v[0]
.sym 108774 vga.count_v[1]
.sym 108775 $PACKER_VCC_NET
.sym 108778 vga.count_v[2]
.sym 108779 $PACKER_VCC_NET
.sym 108782 vga.count_v[3]
.sym 108786 vga.count_v[4]
.sym 108790 vga.count_v[5]
.sym 108794 vga.count_v[6]
.sym 108798 vga.count_v[7]
.sym 108802 vga.count_v[8]
.sym 108808 $nextpnr_ICESTORM_LC_6$I3
.sym 108853 vga.count_v[2]
.sym 108854 vga.count_v[4]
.sym 108855 vga.red_SB_DFFSR_Q_D_SB_LUT4_O_I1_SB_LUT4_O_2_I1_SB_LUT4_O_2_I0_SB_LUT4_O_I1[4]
.sym 108856 vga.ball_pos_h_SB_DFFESR_Q_4_D_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_I3_I0_SB_LUT4_O_I1_SB_LUT4_I3_I2[1]
.sym 108857 vga.count_v[6]
.sym 108858 vga.red_SB_DFFSR_Q_D_SB_LUT4_O_I1_SB_LUT4_O_2_I1_SB_LUT4_O_2_I0_SB_LUT4_O_3_I2[1]
.sym 108859 vga.red_SB_DFFSR_Q_D_SB_LUT4_O_I1_SB_LUT4_O_2_I1_SB_LUT4_O_2_I0_SB_LUT4_O_3_I2[2]
.sym 108860 vga.red_SB_DFFSR_Q_D_SB_LUT4_O_I1_SB_LUT4_O_2_I1_SB_LUT4_O_2_I0_SB_LUT4_O_3_I2[3]
.sym 108866 vga.ball_pos_v[0]
.sym 108867 vga.paddle_r_pos_v_SB_DFFESS_Q_D_SB_LUT4_O_I0[0]
.sym 108868 vga.paddle_r_pos_v[0]
.sym 108870 vga.ball_pos_v[1]
.sym 108871 vga.red_SB_DFFSR_Q_D_SB_LUT4_O_I1_SB_LUT4_O_2_I1_SB_LUT4_O_2_I0_SB_LUT4_O_I1_SB_LUT4_I3_O[1]
.sym 108874 vga.ball_pos_v[2]
.sym 108875 vga.ball_pos_h_SB_DFFESR_Q_4_D_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_I3_I0_SB_LUT4_O_I1_SB_LUT4_I3_I2[1]
.sym 108878 vga.ball_pos_v[3]
.sym 108879 vga.red_SB_DFFSR_Q_D_SB_LUT4_O_I1_SB_LUT4_O_2_I1_SB_LUT4_O_2_I0_SB_LUT4_O_I1_SB_LUT4_I3_O[3]
.sym 108880 vga.red_SB_DFFSR_Q_D_SB_LUT4_O_I1_SB_LUT4_O_2_I1_SB_LUT4_O_2_I0_SB_LUT4_O_I1[3]
.sym 108882 vga.ball_pos_v[4]
.sym 108883 vga.red_SB_DFFSR_Q_D_SB_LUT4_O_I1_SB_LUT4_O_2_I1_SB_LUT4_O_2_I0_SB_LUT4_O_I1_SB_LUT4_I3_O[4]
.sym 108884 vga.red_SB_DFFSR_Q_D_SB_LUT4_O_I1_SB_LUT4_O_2_I1_SB_LUT4_O_2_I0_SB_LUT4_O_I1[4]
.sym 108886 vga.ball_motion_l_SB_DFFESS_Q_D_SB_LUT4_O_I0_SB_LUT4_O_1_I0_SB_LUT4_O_2_I3[2]
.sym 108887 vga.red_SB_DFFSR_Q_D_SB_LUT4_O_I1_SB_LUT4_O_2_I1_SB_LUT4_O_2_I0_SB_LUT4_O_I1_SB_LUT4_I3_O[5]
.sym 108888 vga.red_SB_DFFSR_Q_D_SB_LUT4_O_I1_SB_LUT4_O_2_I1_SB_LUT4_O_2_I0_SB_LUT4_O_I1[5]
.sym 108890 vga.ball_pos_v[6]
.sym 108891 vga.red_SB_DFFSR_Q_D_SB_LUT4_O_I1_SB_LUT4_O_2_I1_SB_LUT4_O_2_I0_SB_LUT4_O_I1_SB_LUT4_I3_O[6]
.sym 108894 vga.ball_pos_v[7]
.sym 108895 vga.red_SB_DFFSR_Q_D_SB_LUT4_O_I1_SB_LUT4_O_2_I1_SB_LUT4_O_2_I0_SB_LUT4_O_I1_SB_LUT4_I3_O[7]
.sym 108896 vga.red_SB_DFFSR_Q_D_SB_LUT4_O_I1_SB_LUT4_O_2_I1_SB_LUT4_O_2_I0_SB_LUT4_O_I1[7]
.sym 108898 vga.ball_pos_v[8]
.sym 108899 vga.red_SB_DFFSR_Q_D_SB_LUT4_O_I1_SB_LUT4_O_2_I1_SB_LUT4_O_2_I0_SB_LUT4_O_I1_SB_LUT4_I3_O[8]
.sym 108900 vga.red_SB_DFFSR_Q_D_SB_LUT4_O_I1_SB_LUT4_O_2_I1_SB_LUT4_O_2_I0_SB_LUT4_O_I1[8]
.sym 108903 vga.red_SB_DFFSR_Q_D_SB_LUT4_O_I1_SB_LUT4_O_2_I1_SB_LUT4_O_2_I0_SB_LUT4_O_3_I2[3]
.sym 108907 vga.red_SB_DFFSR_Q_D_SB_LUT4_O_I1_SB_LUT4_O_2_I1_SB_LUT4_O_2_I0_SB_LUT4_O_3_I2[3]
.sym 108911 vga.red_SB_DFFSR_Q_D_SB_LUT4_O_I1_SB_LUT4_O_2_I1_SB_LUT4_O_2_I0_SB_LUT4_O_3_I2[3]
.sym 108915 vga.red_SB_DFFSR_Q_D_SB_LUT4_O_I1_SB_LUT4_O_2_I1_SB_LUT4_O_2_I0_SB_LUT4_O_3_I2[3]
.sym 108919 vga.red_SB_DFFSR_Q_D_SB_LUT4_O_I1_SB_LUT4_O_2_I1_SB_LUT4_O_2_I0_SB_LUT4_O_3_I2[3]
.sym 108923 vga.red_SB_DFFSR_Q_D_SB_LUT4_O_I1_SB_LUT4_O_2_I1_SB_LUT4_O_2_I0_SB_LUT4_O_3_I2[3]
.sym 108927 vga.red_SB_DFFSR_Q_D_SB_LUT4_O_I1_SB_LUT4_O_2_I1_SB_LUT4_O_2_I0_SB_LUT4_O_3_I2[3]
.sym 108931 vga.red_SB_DFFSR_Q_D_SB_LUT4_O_I1_SB_LUT4_O_2_I1_SB_LUT4_O_2_I0_SB_LUT4_O_3_I2[3]
.sym 108935 vga.red_SB_DFFSR_Q_D_SB_LUT4_O_I1_SB_LUT4_O_2_I1_SB_LUT4_O_2_I0_SB_LUT4_O_3_I2[3]
.sym 108939 vga.red_SB_DFFSR_Q_D_SB_LUT4_O_I1_SB_LUT4_O_2_I1_SB_LUT4_O_2_I0_SB_LUT4_O_3_I2[3]
.sym 108943 vga.red_SB_DFFSR_Q_D_SB_LUT4_O_I1_SB_LUT4_O_2_I1_SB_LUT4_O_2_I0_SB_LUT4_O_3_I2[3]
.sym 108947 vga.red_SB_DFFSR_Q_D_SB_LUT4_O_I1_SB_LUT4_O_2_I1_SB_LUT4_O_2_I0_SB_LUT4_O_3_I2[3]
.sym 108951 vga.red_SB_DFFSR_Q_D_SB_LUT4_O_I1_SB_LUT4_O_2_I1_SB_LUT4_O_2_I0_SB_LUT4_O_3_I2[3]
.sym 108955 vga.red_SB_DFFSR_Q_D_SB_LUT4_O_I1_SB_LUT4_O_2_I1_SB_LUT4_O_2_I0_SB_LUT4_O_3_I2[3]
.sym 108959 vga.red_SB_DFFSR_Q_D_SB_LUT4_O_I1_SB_LUT4_O_2_I1_SB_LUT4_O_2_I0_SB_LUT4_O_3_I2[3]
.sym 108963 vga.red_SB_DFFSR_Q_D_SB_LUT4_O_I1_SB_LUT4_O_2_I1_SB_LUT4_O_2_I0_SB_LUT4_O_3_I2[3]
.sym 108967 vga.red_SB_DFFSR_Q_D_SB_LUT4_O_I1_SB_LUT4_O_2_I1_SB_LUT4_O_2_I0_SB_LUT4_O_3_I2[3]
.sym 108971 vga.red_SB_DFFSR_Q_D_SB_LUT4_O_I1_SB_LUT4_O_2_I1_SB_LUT4_O_2_I0_SB_LUT4_O_3_I2[3]
.sym 108975 vga.red_SB_DFFSR_Q_D_SB_LUT4_O_I1_SB_LUT4_O_2_I1_SB_LUT4_O_2_I0_SB_LUT4_O_3_I2[3]
.sym 108979 vga.red_SB_DFFSR_Q_D_SB_LUT4_O_I1_SB_LUT4_O_2_I1_SB_LUT4_O_2_I0_SB_LUT4_O_3_I2[3]
.sym 108983 vga.red_SB_DFFSR_Q_D_SB_LUT4_O_I1_SB_LUT4_O_2_I1_SB_LUT4_O_2_I0_SB_LUT4_O_3_I2[3]
.sym 108987 vga.red_SB_DFFSR_Q_D_SB_LUT4_O_I1_SB_LUT4_O_2_I1_SB_LUT4_O_2_I0_SB_LUT4_O_3_I2[3]
.sym 108991 vga.red_SB_DFFSR_Q_D_SB_LUT4_O_I1_SB_LUT4_O_2_I1_SB_LUT4_O_2_I0_SB_LUT4_O_3_I2[3]
.sym 108996 $nextpnr_ICESTORM_LC_56$I3
.sym 108997 vga.red_SB_DFFSR_Q_D_SB_LUT4_O_I1_SB_LUT4_O_2_I1_SB_LUT4_O_2_I0_SB_LUT4_O_I1[3]
.sym 108998 vga.ball_pos_v[3]
.sym 108999 vga.red_SB_DFFSR_Q_D_SB_LUT4_O_I1_SB_LUT4_O_2_I1_SB_LUT4_O_2_I0_SB_LUT4_O_I1[5]
.sym 109000 vga.ball_motion_l_SB_DFFESS_Q_D_SB_LUT4_O_I0_SB_LUT4_O_1_I0_SB_LUT4_O_2_I3[2]
.sym 109001 vga.ball_pos_h_SB_DFFESR_Q_4_D_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_I3_I0_SB_LUT4_O_I0[0]
.sym 109002 vga.ball_pos_h_SB_DFFESR_Q_4_D_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_I3_I0_SB_LUT4_O_I0[1]
.sym 109003 vga.ball_pos_h_SB_DFFESR_Q_4_D_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_I3_I0_SB_LUT4_O_I0[2]
.sym 109004 vga.ball_pos_h_SB_DFFESR_Q_4_D_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_I3_I0_SB_LUT4_O_I0[3]
.sym 109009 vga.red_SB_DFFSR_Q_D_SB_LUT4_O_I1_SB_LUT4_O_2_I1_SB_LUT4_O_2_I0_SB_LUT4_O_3_I2[1]
.sym 109010 vga.ball_pos_v[6]
.sym 109011 vga.red_SB_DFFSR_Q_D_SB_LUT4_O_I1_SB_LUT4_O_2_I1_SB_LUT4_O_2_I0_SB_LUT4_O_I1[7]
.sym 109012 vga.ball_pos_v[7]
.sym 109014 vga.ball_motion_l_SB_DFFESS_Q_D_SB_LUT4_O_I0_SB_LUT4_O_1_I0_SB_LUT4_O_1_I0[1]
.sym 109015 vga.ball_pos_h_SB_DFFESR_Q_4_D_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_I3_I0_SB_LUT4_O_I1_SB_LUT4_I3_I2[1]
.sym 109016 vga.ball_motion_l
.sym 109021 vga.red_SB_DFFSR_Q_D_SB_LUT4_O_I1_SB_LUT4_O_2_I1_SB_LUT4_O_2_I0_SB_LUT4_O_I1[8]
.sym 109022 vga.ball_pos_v[8]
.sym 109023 vga.ball_pos_v[4]
.sym 109024 vga.red_SB_DFFSR_Q_D_SB_LUT4_O_I1_SB_LUT4_O_2_I1_SB_LUT4_O_2_I0_SB_LUT4_O_I1[4]
.sym 109026 vga.count_v[0]
.sym 109027 vga.ball_motion_l_SB_DFFESS_Q_D_SB_LUT4_O_I0_SB_LUT4_O_1_I3_SB_CARRY_CO_I1[0]
.sym 109030 vga.count_v[1]
.sym 109031 vga.ball_motion_l_SB_DFFESS_Q_D_SB_LUT4_O_I0_SB_LUT4_O_1_I3_SB_CARRY_CO_I1[1]
.sym 109034 vga.count_v[2]
.sym 109035 vga.ball_motion_l_SB_DFFESS_Q_D_SB_LUT4_O_I0_SB_LUT4_O_1_I0_SB_LUT4_O_1_I0[1]
.sym 109038 vga.count_v[3]
.sym 109039 vga.ball_motion_l_SB_DFFESS_Q_D_SB_LUT4_O_I0_SB_LUT4_O_1_I3_SB_CARRY_CO_I1[3]
.sym 109042 vga.count_v[4]
.sym 109043 vga.ball_motion_l_SB_DFFESS_Q_D_SB_LUT4_O_I0_SB_LUT4_O_1_I3_SB_CARRY_CO_I1[4]
.sym 109046 vga.count_v[5]
.sym 109047 vga.ball_motion_l_SB_DFFESS_Q_D_SB_LUT4_O_I0_SB_LUT4_O_1_I3_SB_CARRY_CO_I1[5]
.sym 109050 vga.count_v[6]
.sym 109051 vga.ball_motion_l_SB_DFFESS_Q_D_SB_LUT4_O_I0_SB_LUT4_O_1_I3_SB_CARRY_CO_I1[6]
.sym 109054 vga.count_v[7]
.sym 109055 vga.ball_motion_l_SB_DFFESS_Q_D_SB_LUT4_O_I0_SB_LUT4_O_1_I3_SB_CARRY_CO_I1[7]
.sym 109058 vga.count_v[8]
.sym 109059 vga.ball_motion_l_SB_DFFESS_Q_D_SB_LUT4_O_I0_SB_LUT4_O_1_I3_SB_CARRY_CO_I1[8]
.sym 109063 vga.ball_motion_l_SB_DFFESS_Q_D_SB_LUT4_O_I0_SB_LUT4_O_1_I3_SB_CARRY_CO_I1[9]
.sym 109068 $nextpnr_ICESTORM_LC_37$I3
.sym 109072 vga.vs_out
.sym 109090 vga.ball_pos_h[0]
.sym 109094 vga.ball_pos_h[1]
.sym 109095 $PACKER_VCC_NET
.sym 109098 vga.ball_pos_h[2]
.sym 109099 $PACKER_VCC_NET
.sym 109100 vga.ball_pos_h_SB_DFFESS_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I3[2]
.sym 109102 vga.ball_pos_h[3]
.sym 109103 $PACKER_VCC_NET
.sym 109104 vga.ball_pos_h_SB_DFFESS_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I3[3]
.sym 109106 vga.ball_pos_h[4]
.sym 109107 $PACKER_VCC_NET
.sym 109108 vga.ball_pos_h_SB_DFFESS_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I3[4]
.sym 109110 vga.ball_pos_h[5]
.sym 109111 $PACKER_VCC_NET
.sym 109112 vga.ball_pos_h_SB_DFFESS_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I3[5]
.sym 109114 vga.ball_pos_h[6]
.sym 109115 $PACKER_VCC_NET
.sym 109116 vga.ball_pos_h_SB_DFFESS_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I3[6]
.sym 109118 vga.ball_pos_h[7]
.sym 109119 $PACKER_VCC_NET
.sym 109120 vga.ball_pos_h_SB_DFFESS_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I3[7]
.sym 109122 vga.ball_pos_h[8]
.sym 109123 $PACKER_VCC_NET
.sym 109124 vga.ball_pos_h_SB_DFFESS_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I3[8]
.sym 109125 vga.ball_motion_l_SB_DFFESS_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I0[3]
.sym 109126 vga.ball_pos_h[9]
.sym 109127 vga.ball_motion_l
.sym 109128 vga.ball_pos_h_SB_DFFESS_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I3[9]
.sym 109142 vga.ball_pos_h_SB_DFFESR_Q_D_SB_LUT4_O_I3[5]
.sym 109143 vga.ball_motion_l_SB_DFFESS_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I0[3]
.sym 109144 vga.ball_motion_l
.sym 109794 vga.count_v[0]
.sym 109795 vga.paddle_r_pos_v_SB_DFFESS_Q_D_SB_LUT4_O_I0[0]
.sym 109798 vga.count_v[1]
.sym 109799 vga.red_SB_DFFSR_Q_D_SB_LUT4_O_I1_SB_LUT4_O_2_I1_SB_LUT4_O_2_I0_SB_LUT4_O_I1_SB_LUT4_I3_O[1]
.sym 109802 vga.count_v[2]
.sym 109803 vga.ball_pos_h_SB_DFFESR_Q_4_D_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_I3_I0_SB_LUT4_O_I1_SB_LUT4_I3_I2[1]
.sym 109806 vga.count_v[3]
.sym 109807 vga.red_SB_DFFSR_Q_D_SB_LUT4_O_I1_SB_LUT4_O_2_I1_SB_LUT4_O_2_I0_SB_LUT4_O_I1_SB_LUT4_I3_O[3]
.sym 109810 vga.count_v[4]
.sym 109811 vga.red_SB_DFFSR_Q_D_SB_LUT4_O_I1_SB_LUT4_O_2_I1_SB_LUT4_O_2_I0_SB_LUT4_O_I1_SB_LUT4_I3_O[4]
.sym 109814 vga.count_v[5]
.sym 109815 vga.red_SB_DFFSR_Q_D_SB_LUT4_O_I1_SB_LUT4_O_2_I1_SB_LUT4_O_2_I0_SB_LUT4_O_I1_SB_LUT4_I3_O[5]
.sym 109818 vga.count_v[6]
.sym 109819 vga.red_SB_DFFSR_Q_D_SB_LUT4_O_I1_SB_LUT4_O_2_I1_SB_LUT4_O_2_I0_SB_LUT4_O_I1_SB_LUT4_I3_O[6]
.sym 109820 vga.red_SB_DFFSR_Q_D_SB_LUT4_O_I1_SB_LUT4_O_2_I1_SB_LUT4_O_2_I0_SB_LUT4_O_3_I2[1]
.sym 109822 vga.count_v[7]
.sym 109823 vga.red_SB_DFFSR_Q_D_SB_LUT4_O_I1_SB_LUT4_O_2_I1_SB_LUT4_O_2_I0_SB_LUT4_O_I1_SB_LUT4_I3_O[7]
.sym 109826 vga.count_v[8]
.sym 109827 vga.red_SB_DFFSR_Q_D_SB_LUT4_O_I1_SB_LUT4_O_2_I1_SB_LUT4_O_2_I0_SB_LUT4_O_I1_SB_LUT4_I3_O[8]
.sym 109831 vga.red_SB_DFFSR_Q_D_SB_LUT4_O_I1_SB_LUT4_O_2_I1_SB_LUT4_O_2_I0_SB_LUT4_O_3_I2[3]
.sym 109835 vga.red_SB_DFFSR_Q_D_SB_LUT4_O_I1_SB_LUT4_O_2_I1_SB_LUT4_O_2_I0_SB_LUT4_O_3_I2[3]
.sym 109839 vga.red_SB_DFFSR_Q_D_SB_LUT4_O_I1_SB_LUT4_O_2_I1_SB_LUT4_O_2_I0_SB_LUT4_O_3_I2[3]
.sym 109843 vga.red_SB_DFFSR_Q_D_SB_LUT4_O_I1_SB_LUT4_O_2_I1_SB_LUT4_O_2_I0_SB_LUT4_O_3_I2[3]
.sym 109847 vga.red_SB_DFFSR_Q_D_SB_LUT4_O_I1_SB_LUT4_O_2_I1_SB_LUT4_O_2_I0_SB_LUT4_O_3_I2[3]
.sym 109851 vga.red_SB_DFFSR_Q_D_SB_LUT4_O_I1_SB_LUT4_O_2_I1_SB_LUT4_O_2_I0_SB_LUT4_O_3_I2[3]
.sym 109855 vga.red_SB_DFFSR_Q_D_SB_LUT4_O_I1_SB_LUT4_O_2_I1_SB_LUT4_O_2_I0_SB_LUT4_O_3_I2[3]
.sym 109859 vga.red_SB_DFFSR_Q_D_SB_LUT4_O_I1_SB_LUT4_O_2_I1_SB_LUT4_O_2_I0_SB_LUT4_O_3_I2[3]
.sym 109863 vga.red_SB_DFFSR_Q_D_SB_LUT4_O_I1_SB_LUT4_O_2_I1_SB_LUT4_O_2_I0_SB_LUT4_O_3_I2[3]
.sym 109867 vga.red_SB_DFFSR_Q_D_SB_LUT4_O_I1_SB_LUT4_O_2_I1_SB_LUT4_O_2_I0_SB_LUT4_O_3_I2[3]
.sym 109871 vga.red_SB_DFFSR_Q_D_SB_LUT4_O_I1_SB_LUT4_O_2_I1_SB_LUT4_O_2_I0_SB_LUT4_O_3_I2[3]
.sym 109875 vga.red_SB_DFFSR_Q_D_SB_LUT4_O_I1_SB_LUT4_O_2_I1_SB_LUT4_O_2_I0_SB_LUT4_O_3_I2[3]
.sym 109879 vga.red_SB_DFFSR_Q_D_SB_LUT4_O_I1_SB_LUT4_O_2_I1_SB_LUT4_O_2_I0_SB_LUT4_O_3_I2[3]
.sym 109883 vga.red_SB_DFFSR_Q_D_SB_LUT4_O_I1_SB_LUT4_O_2_I1_SB_LUT4_O_2_I0_SB_LUT4_O_3_I2[3]
.sym 109887 vga.red_SB_DFFSR_Q_D_SB_LUT4_O_I1_SB_LUT4_O_2_I1_SB_LUT4_O_2_I0_SB_LUT4_O_3_I2[3]
.sym 109891 vga.red_SB_DFFSR_Q_D_SB_LUT4_O_I1_SB_LUT4_O_2_I1_SB_LUT4_O_2_I0_SB_LUT4_O_3_I2[3]
.sym 109895 vga.red_SB_DFFSR_Q_D_SB_LUT4_O_I1_SB_LUT4_O_2_I1_SB_LUT4_O_2_I0_SB_LUT4_O_3_I2[3]
.sym 109899 vga.red_SB_DFFSR_Q_D_SB_LUT4_O_I1_SB_LUT4_O_2_I1_SB_LUT4_O_2_I0_SB_LUT4_O_3_I2[3]
.sym 109903 vga.red_SB_DFFSR_Q_D_SB_LUT4_O_I1_SB_LUT4_O_2_I1_SB_LUT4_O_2_I0_SB_LUT4_O_3_I2[3]
.sym 109907 vga.red_SB_DFFSR_Q_D_SB_LUT4_O_I1_SB_LUT4_O_2_I1_SB_LUT4_O_2_I0_SB_LUT4_O_3_I2[3]
.sym 109911 vga.red_SB_DFFSR_Q_D_SB_LUT4_O_I1_SB_LUT4_O_2_I1_SB_LUT4_O_2_I0_SB_LUT4_O_3_I2[3]
.sym 109915 vga.red_SB_DFFSR_Q_D_SB_LUT4_O_I1_SB_LUT4_O_2_I1_SB_LUT4_O_2_I0_SB_LUT4_O_3_I2[3]
.sym 109919 vga.red_SB_DFFSR_Q_D_SB_LUT4_O_I1_SB_LUT4_O_2_I1_SB_LUT4_O_2_I0_SB_LUT4_O_3_I2[3]
.sym 109924 $nextpnr_ICESTORM_LC_12$I3
.sym 109933 vga.count_v[3]
.sym 109934 vga.red_SB_DFFSR_Q_D_SB_LUT4_O_I1_SB_LUT4_O_2_I1_SB_LUT4_O_2_I0_SB_LUT4_O_I1[3]
.sym 109935 vga.count_v[7]
.sym 109936 vga.red_SB_DFFSR_Q_D_SB_LUT4_O_I1_SB_LUT4_O_2_I1_SB_LUT4_O_2_I0_SB_LUT4_O_I1[7]
.sym 109937 vga.count_v[1]
.sym 109938 vga.paddle_r_pos_v[1]
.sym 109939 vga.paddle_r_pos_v[0]
.sym 109940 vga.count_v[0]
.sym 109942 vga.ball_motion_l_SB_DFFESS_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_1_I1[0]
.sym 109943 vga.count_v[0]
.sym 109944 vga.red_SB_DFFSR_Q_D_SB_LUT4_O_I1_SB_LUT4_O_1_I0_SB_LUT4_O_2_I3[2]
.sym 109945 vga.count_v[8]
.sym 109946 vga.red_SB_DFFSR_Q_D_SB_LUT4_O_I1_SB_LUT4_O_2_I1_SB_LUT4_O_2_I0_SB_LUT4_O_I1[8]
.sym 109947 vga.count_v[5]
.sym 109948 vga.red_SB_DFFSR_Q_D_SB_LUT4_O_I1_SB_LUT4_O_2_I1_SB_LUT4_O_2_I0_SB_LUT4_O_I1[5]
.sym 109949 vga.count_v[8]
.sym 109950 vga.ball_motion_l_SB_DFFESS_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_1_I1[8]
.sym 109951 vga.ball_motion_l_SB_DFFESS_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_1_I0[1]
.sym 109952 vga.count_v[5]
.sym 109954 vga.ball_pos_h_SB_DFFESR_Q_4_D_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_I3_I0_SB_LUT4_O_I1_SB_LUT4_I3_I2[1]
.sym 109958 vga.paddle_r_pos_v[3]
.sym 109959 $PACKER_VCC_NET
.sym 109962 vga.paddle_r_pos_v[4]
.sym 109964 vga.red_SB_DFFSR_Q_D_SB_LUT4_O_I1_SB_LUT4_O_2_I1_SB_LUT4_O_2_I0_SB_LUT4_O_I1_SB_LUT4_O_I3[2]
.sym 109966 vga.paddle_r_pos_v[5]
.sym 109967 $PACKER_VCC_NET
.sym 109968 vga.red_SB_DFFSR_Q_D_SB_LUT4_O_I1_SB_LUT4_O_2_I1_SB_LUT4_O_2_I0_SB_LUT4_O_I1_SB_LUT4_O_I3[3]
.sym 109970 vga.paddle_r_pos_v[6]
.sym 109971 $PACKER_VCC_NET
.sym 109972 vga.red_SB_DFFSR_Q_D_SB_LUT4_O_I1_SB_LUT4_O_2_I1_SB_LUT4_O_2_I0_SB_LUT4_O_I1_SB_LUT4_O_I3[4]
.sym 109974 vga.paddle_r_pos_v[7]
.sym 109975 $PACKER_VCC_NET
.sym 109976 vga.red_SB_DFFSR_Q_D_SB_LUT4_O_I1_SB_LUT4_O_2_I1_SB_LUT4_O_2_I0_SB_LUT4_O_I1_SB_LUT4_O_I3[5]
.sym 109978 vga.paddle_r_pos_v[8]
.sym 109979 $PACKER_VCC_NET
.sym 109980 vga.red_SB_DFFSR_Q_D_SB_LUT4_O_I1_SB_LUT4_O_2_I1_SB_LUT4_O_2_I0_SB_LUT4_O_I1_SB_LUT4_O_I3[6]
.sym 109982 $PACKER_VCC_NET
.sym 109984 $nextpnr_ICESTORM_LC_53$I3
.sym 109986 vga.ball_pos_h_SB_DFFESR_Q_4_D_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_I3_I0_SB_LUT4_O_I1_SB_LUT4_I3_I2[1]
.sym 109987 vga.ball_pos_v[2]
.sym 109988 $nextpnr_ICESTORM_LC_53$COUT
.sym 109993 vga.ball_pos_h_SB_DFFESR_Q_4_D_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_I3_I0[0]
.sym 109994 vga.ball_pos_h_SB_DFFESR_Q_4_D_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_I3_I0[1]
.sym 109995 vga.ball_pos_h_SB_DFFESR_Q_4_D_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_I3_I0[2]
.sym 109996 vga.ball_pos_h_SB_DFFESR_Q_4_D_SB_LUT4_O_I3_SB_LUT4_O_I2[0]
.sym 110005 vga.ball_motion_l_SB_DFFESS_Q_D_SB_LUT4_O_I0_SB_LUT4_O_1_I3_SB_CARRY_CO_I1[0]
.sym 110018 vga.ball_pos_v[0]
.sym 110019 vga.ball_motion_l_SB_DFFESS_Q_D_SB_LUT4_O_I0_SB_LUT4_O_1_I3_SB_CARRY_CO_I1[0]
.sym 110020 vga.ball_motion_l_SB_DFFESS_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_1_I1[0]
.sym 110022 vga.ball_pos_v[1]
.sym 110023 vga.ball_motion_l_SB_DFFESS_Q_D_SB_LUT4_O_I0_SB_LUT4_O_1_I3_SB_CARRY_CO_I1[1]
.sym 110026 vga.ball_pos_v[2]
.sym 110027 vga.ball_motion_l_SB_DFFESS_Q_D_SB_LUT4_O_I0_SB_LUT4_O_1_I0_SB_LUT4_O_1_I0[1]
.sym 110030 vga.ball_pos_v[3]
.sym 110031 vga.ball_motion_l_SB_DFFESS_Q_D_SB_LUT4_O_I0_SB_LUT4_O_1_I3_SB_CARRY_CO_I1[3]
.sym 110032 vga.ball_motion_l_SB_DFFESS_Q_D_SB_LUT4_O_I0_SB_LUT4_O_1_I0_SB_LUT4_O_I0[1]
.sym 110034 vga.ball_pos_v[4]
.sym 110035 vga.ball_motion_l_SB_DFFESS_Q_D_SB_LUT4_O_I0_SB_LUT4_O_1_I3_SB_CARRY_CO_I1[4]
.sym 110036 vga.ball_motion_l_SB_DFFESS_Q_D_SB_LUT4_O_I0_SB_LUT4_O_1_I0_SB_LUT4_O_I0[2]
.sym 110038 vga.ball_motion_l_SB_DFFESS_Q_D_SB_LUT4_O_I0_SB_LUT4_O_1_I0_SB_LUT4_O_2_I3[2]
.sym 110039 vga.ball_motion_l_SB_DFFESS_Q_D_SB_LUT4_O_I0_SB_LUT4_O_1_I3_SB_CARRY_CO_I1[5]
.sym 110040 vga.ball_motion_l_SB_DFFESS_Q_D_SB_LUT4_O_I0_SB_LUT4_O_1_I0_SB_LUT4_O_2_I3[1]
.sym 110042 vga.ball_pos_v[6]
.sym 110043 vga.ball_motion_l_SB_DFFESS_Q_D_SB_LUT4_O_I0_SB_LUT4_O_1_I3_SB_CARRY_CO_I1[6]
.sym 110044 vga.ball_motion_l_SB_DFFESS_Q_D_SB_LUT4_O_I0_SB_LUT4_O_1_I0_SB_LUT4_O_I0[4]
.sym 110046 vga.ball_pos_v[7]
.sym 110047 vga.ball_motion_l_SB_DFFESS_Q_D_SB_LUT4_O_I0_SB_LUT4_O_1_I3_SB_CARRY_CO_I1[7]
.sym 110048 vga.ball_motion_l_SB_DFFESS_Q_D_SB_LUT4_O_I0_SB_LUT4_O_1_I0_SB_LUT4_O_I0[5]
.sym 110050 vga.ball_pos_v[8]
.sym 110051 vga.ball_motion_l_SB_DFFESS_Q_D_SB_LUT4_O_I0_SB_LUT4_O_1_I3_SB_CARRY_CO_I1[8]
.sym 110052 vga.ball_motion_l_SB_DFFESS_Q_D_SB_LUT4_O_I0_SB_LUT4_O_1_I0_SB_LUT4_O_I0[6]
.sym 110055 vga.ball_motion_l_SB_DFFESS_Q_D_SB_LUT4_O_I0_SB_LUT4_O_1_I3_SB_CARRY_CO_I1[9]
.sym 110056 vga.ball_motion_l_SB_DFFESS_Q_D_SB_LUT4_O_I0_SB_LUT4_O_1_I0_SB_LUT4_O_1_I0[7]
.sym 110057 vga.ball_motion_l_SB_DFFESS_Q_D_SB_LUT4_O_I0_SB_LUT4_O_1_I0[0]
.sym 110058 vga.ball_motion_l_SB_DFFESS_Q_D_SB_LUT4_O_I0_SB_LUT4_O_1_I0[1]
.sym 110059 vga.ball_motion_l_SB_DFFESS_Q_D_SB_LUT4_O_I0_SB_LUT4_O_1_I0[2]
.sym 110060 vga.ball_motion_l_SB_DFFESS_Q_D_SB_LUT4_O_I0_SB_LUT4_O_1_I0[3]
.sym 110061 vga.ball_motion_l_SB_DFFESS_Q_D_SB_LUT4_O_I0_SB_LUT4_O_1_I0_SB_LUT4_O_I0[4]
.sym 110062 vga.ball_pos_v[6]
.sym 110063 vga.ball_motion_l_SB_DFFESS_Q_D_SB_LUT4_O_I0_SB_LUT4_O_1_I0_SB_LUT4_O_I0[6]
.sym 110064 vga.ball_pos_v[8]
.sym 110076 vga.hs_out
.sym 110722 vga.paddle_r_pos_v_SB_DFFESS_Q_D_SB_LUT4_O_I0[0]
.sym 110727 vga.red_SB_DFFSR_Q_D_SB_LUT4_O_I1_SB_LUT4_O_2_I1_SB_LUT4_O_2_I0_SB_LUT4_O_I1_SB_LUT4_I3_O[1]
.sym 110728 vga.paddle_r_pos_v[1]
.sym 110730 $PACKER_VCC_NET
.sym 110731 vga.ball_pos_h_SB_DFFESR_Q_4_D_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_O_I0_SB_LUT4_O_I0[0]
.sym 110732 vga.ball_pos_h_SB_DFFESR_Q_4_D_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_I3_I0_SB_LUT4_O_I1_SB_LUT4_I3_I2[1]
.sym 110735 vga.right_up_pressed_SB_LUT4_I2_I1_SB_CARRY_CO_I1[3]
.sym 110736 vga.paddle_r_pos_v[3]
.sym 110738 $PACKER_VCC_NET
.sym 110739 vga.right_up_pressed_SB_LUT4_I2_I1_SB_CARRY_CO_I1[4]
.sym 110740 vga.paddle_r_pos_v[4]
.sym 110743 vga.right_up_pressed_SB_LUT4_I2_I1_SB_CARRY_CO_I1[5]
.sym 110744 vga.paddle_r_pos_v[5]
.sym 110747 vga.right_up_pressed_SB_LUT4_I2_I1_SB_CARRY_CO_I1[6]
.sym 110748 vga.paddle_r_pos_v[6]
.sym 110751 vga.right_up_pressed_SB_LUT4_I2_I1_SB_CARRY_CO_I1[7]
.sym 110752 vga.paddle_r_pos_v[7]
.sym 110755 vga.right_up_pressed_SB_LUT4_I2_I1_SB_CARRY_CO_I1[8]
.sym 110756 vga.paddle_r_pos_v[8]
.sym 110760 $nextpnr_ICESTORM_LC_47$I3
.sym 110786 vga.count_v[0]
.sym 110787 vga.ball_motion_l_SB_DFFESS_Q_D_SB_LUT4_O_I0_SB_LUT4_O_1_I3_SB_CARRY_CO_I1[0]
.sym 110790 vga.count_v[1]
.sym 110791 vga.ball_motion_l_SB_DFFESS_Q_D_SB_LUT4_O_I0_SB_LUT4_O_1_I3_SB_CARRY_CO_I1[1]
.sym 110794 vga.count_v[2]
.sym 110795 vga.ball_motion_l_SB_DFFESS_Q_D_SB_LUT4_O_I0_SB_LUT4_O_1_I0_SB_LUT4_O_1_I0[1]
.sym 110798 vga.count_v[3]
.sym 110799 vga.ball_motion_l_SB_DFFESS_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_1_I1_SB_LUT4_I3_O[3]
.sym 110800 vga.ball_motion_l_SB_DFFESS_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_1_I1[3]
.sym 110802 vga.count_v[4]
.sym 110803 vga.ball_motion_l_SB_DFFESS_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_1_I1_SB_LUT4_I3_O[4]
.sym 110804 vga.ball_motion_l_SB_DFFESS_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_1_I1[4]
.sym 110806 vga.count_v[5]
.sym 110807 vga.ball_motion_l_SB_DFFESS_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_1_I1_SB_LUT4_I3_O[5]
.sym 110808 vga.ball_motion_l_SB_DFFESS_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_1_I0[1]
.sym 110810 vga.count_v[6]
.sym 110811 vga.ball_motion_l_SB_DFFESS_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_1_I1_SB_LUT4_I3_O[6]
.sym 110814 vga.count_v[7]
.sym 110815 vga.ball_motion_l_SB_DFFESS_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_1_I1_SB_LUT4_I3_O[7]
.sym 110818 vga.count_v[8]
.sym 110819 vga.ball_motion_l_SB_DFFESS_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_1_I1_SB_LUT4_I3_O[8]
.sym 110823 vga.ball_motion_l_SB_DFFESS_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_1_I1_SB_LUT4_I3_O[10]
.sym 110827 vga.ball_motion_l_SB_DFFESS_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_1_I1_SB_LUT4_I3_O[10]
.sym 110831 vga.ball_motion_l_SB_DFFESS_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_1_I1_SB_LUT4_I3_O[10]
.sym 110835 vga.ball_motion_l_SB_DFFESS_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_1_I1_SB_LUT4_I3_O[10]
.sym 110839 vga.ball_motion_l_SB_DFFESS_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_1_I1_SB_LUT4_I3_O[10]
.sym 110843 vga.ball_motion_l_SB_DFFESS_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_1_I1_SB_LUT4_I3_O[10]
.sym 110847 vga.ball_motion_l_SB_DFFESS_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_1_I1_SB_LUT4_I3_O[10]
.sym 110851 vga.ball_motion_l_SB_DFFESS_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_1_I1_SB_LUT4_I3_O[10]
.sym 110855 vga.ball_motion_l_SB_DFFESS_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_1_I1_SB_LUT4_I3_O[10]
.sym 110859 vga.ball_motion_l_SB_DFFESS_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_1_I1_SB_LUT4_I3_O[10]
.sym 110863 vga.ball_motion_l_SB_DFFESS_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_1_I1_SB_LUT4_I3_O[10]
.sym 110867 vga.ball_motion_l_SB_DFFESS_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_1_I1_SB_LUT4_I3_O[10]
.sym 110871 vga.ball_motion_l_SB_DFFESS_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_1_I1_SB_LUT4_I3_O[10]
.sym 110875 vga.ball_motion_l_SB_DFFESS_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_1_I1_SB_LUT4_I3_O[10]
.sym 110879 vga.ball_motion_l_SB_DFFESS_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_1_I1_SB_LUT4_I3_O[10]
.sym 110883 vga.ball_motion_l_SB_DFFESS_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_1_I1_SB_LUT4_I3_O[10]
.sym 110887 vga.ball_motion_l_SB_DFFESS_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_1_I1_SB_LUT4_I3_O[10]
.sym 110891 vga.ball_motion_l_SB_DFFESS_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_1_I1_SB_LUT4_I3_O[10]
.sym 110895 vga.ball_motion_l_SB_DFFESS_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_1_I1_SB_LUT4_I3_O[10]
.sym 110899 vga.ball_motion_l_SB_DFFESS_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_1_I1_SB_LUT4_I3_O[10]
.sym 110903 vga.ball_motion_l_SB_DFFESS_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_1_I1_SB_LUT4_I3_O[10]
.sym 110907 vga.ball_motion_l_SB_DFFESS_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_1_I1_SB_LUT4_I3_O[10]
.sym 110911 vga.ball_motion_l_SB_DFFESS_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_1_I1_SB_LUT4_I3_O[10]
.sym 110914 vga.red_SB_DFFSR_Q_D_SB_LUT4_O_I1_SB_LUT4_O_1_I0_SB_LUT4_O_3_I0_SB_LUT4_O_I1[8]
.sym 110915 vga.red_SB_DFFSR_Q_D_SB_LUT4_O_I1_SB_LUT4_O_1_I0_SB_LUT4_O_3_I0_SB_LUT4_O_I2[10]
.sym 110916 vga.red_SB_DFFSR_Q_D_SB_LUT4_O_I1_SB_LUT4_O_1_I0_SB_LUT4_O_3_I0_SB_LUT4_O_I3[31]
.sym 110918 vga.ball_motion_l_SB_DFFESS_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_1_I1[1]
.sym 110919 vga.paddle_r_pos_v[1]
.sym 110920 vga.ball_motion_l
.sym 110921 vga.red_SB_DFFSR_Q_D_SB_LUT4_O_I1_SB_LUT4_O_1_I0_SB_LUT4_O_I0[0]
.sym 110922 vga.ball_motion_l_SB_DFFESS_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_1_I1_SB_LUT4_I3_O[10]
.sym 110923 vga.red_SB_DFFSR_Q_D_SB_LUT4_O_I1_SB_LUT4_O_1_I0_SB_LUT4_O_I0[2]
.sym 110924 vga.red_SB_DFFSR_Q_D_SB_LUT4_O_I1_SB_LUT4_O_1_I0_SB_LUT4_O_I0[3]
.sym 110925 vga.count_v[1]
.sym 110926 vga.ball_motion_l_SB_DFFESS_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_1_I1[1]
.sym 110927 vga.count_v[2]
.sym 110928 vga.ball_motion_l_SB_DFFESS_Q_D_SB_LUT4_O_I0_SB_LUT4_O_1_I0_SB_LUT4_O_1_I0[1]
.sym 110930 vga.ball_motion_l_SB_DFFESS_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_1_I1[0]
.sym 110931 vga.paddle_r_pos_v[0]
.sym 110932 vga.ball_motion_l
.sym 110933 vga.paddle_r_pos_v[0]
.sym 110934 vga.ball_pos_v[0]
.sym 110935 vga.paddle_r_pos_v[1]
.sym 110936 vga.ball_pos_v[1]
.sym 110937 vga.count_v[4]
.sym 110938 vga.ball_motion_l_SB_DFFESS_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_1_I1[4]
.sym 110939 vga.count_v[7]
.sym 110940 vga.ball_motion_l_SB_DFFESS_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_1_I1[7]
.sym 110941 vga.count_v[3]
.sym 110942 vga.ball_motion_l_SB_DFFESS_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_1_I1[3]
.sym 110943 vga.count_v[6]
.sym 110944 vga.ball_motion_l_SB_DFFESS_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_1_I1[6]
.sym 110946 vga.count_v[0]
.sym 110947 vga.paddle_r_pos_v_SB_DFFESS_Q_D_SB_LUT4_O_I0[0]
.sym 110950 vga.count_v[1]
.sym 110951 vga.red_SB_DFFSR_Q_D_SB_LUT4_O_I1_SB_LUT4_O_2_I1_SB_LUT4_O_2_I0_SB_LUT4_O_I1_SB_LUT4_I3_O[1]
.sym 110954 vga.count_v[2]
.sym 110955 vga.ball_pos_h_SB_DFFESR_Q_4_D_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_I3_I0_SB_LUT4_O_I1_SB_LUT4_I3_I2[1]
.sym 110958 vga.count_v[3]
.sym 110959 vga.red_SB_DFFSR_Q_D_SB_LUT4_O_I1_SB_LUT4_O_2_I1_SB_LUT4_O_I1_SB_CARRY_CO_I1[3]
.sym 110960 vga.ball_pos_h_SB_DFFESR_Q_4_D_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_O_I0_SB_LUT4_O_I0[1]
.sym 110962 vga.count_v[4]
.sym 110963 vga.red_SB_DFFSR_Q_D_SB_LUT4_O_I1_SB_LUT4_O_2_I1_SB_LUT4_O_I1_SB_CARRY_CO_I1[4]
.sym 110964 vga.ball_pos_h_SB_DFFESR_Q_4_D_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_O_I0_SB_LUT4_O_I0[2]
.sym 110966 vga.count_v[5]
.sym 110967 vga.red_SB_DFFSR_Q_D_SB_LUT4_O_I1_SB_LUT4_O_2_I1_SB_LUT4_O_I1_SB_CARRY_CO_I1[5]
.sym 110968 vga.ball_pos_h_SB_DFFESR_Q_4_D_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_O_I0_SB_LUT4_O_1_I2[0]
.sym 110970 vga.count_v[6]
.sym 110971 vga.red_SB_DFFSR_Q_D_SB_LUT4_O_I1_SB_LUT4_O_2_I1_SB_LUT4_O_I1_SB_CARRY_CO_I1[6]
.sym 110972 vga.ball_pos_h_SB_DFFESR_Q_4_D_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_O_I0_SB_LUT4_O_I0[4]
.sym 110974 vga.count_v[7]
.sym 110975 vga.red_SB_DFFSR_Q_D_SB_LUT4_O_I1_SB_LUT4_O_2_I1_SB_LUT4_O_I1_SB_CARRY_CO_I1[7]
.sym 110976 vga.ball_pos_h_SB_DFFESR_Q_4_D_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_O_I0_SB_LUT4_O_I0[5]
.sym 110978 vga.count_v[8]
.sym 110979 vga.red_SB_DFFSR_Q_D_SB_LUT4_O_I1_SB_LUT4_O_2_I1_SB_LUT4_O_I1_SB_CARRY_CO_I1[8]
.sym 110980 vga.ball_pos_h_SB_DFFESR_Q_4_D_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_O_I0_SB_LUT4_O_I0[6]
.sym 110983 vga.red_SB_DFFSR_Q_D_SB_LUT4_O_I1_SB_LUT4_O_2_I1_SB_LUT4_O_I1_SB_CARRY_CO_I1[9]
.sym 110984 vga.ball_pos_h_SB_DFFESR_Q_4_D_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_I3_I0_SB_LUT4_O_I1[0]
.sym 110988 $nextpnr_ICESTORM_LC_62$I3
.sym 110989 vga.ball_motion_l_SB_DFFESS_Q_D_SB_LUT4_O_I0[0]
.sym 110990 vga.ball_motion_l_SB_DFFESS_Q_D_SB_LUT4_O_I0[1]
.sym 110991 vga.ball_motion_l
.sym 110992 vga.ball_motion_l_SB_DFFESS_Q_D_SB_LUT4_O_I0[3]
.sym 110993 vga.ball_motion_l_SB_DFFESS_Q_D_SB_LUT4_O_I0_SB_LUT4_O_1_I0_SB_LUT4_O_I0[2]
.sym 110994 vga.ball_pos_v[4]
.sym 110995 vga.ball_motion_l_SB_DFFESS_Q_D_SB_LUT4_O_I0_SB_LUT4_O_1_I0_SB_LUT4_O_I0[5]
.sym 110996 vga.ball_pos_v[7]
.sym 110999 vga.ball_motion_l_SB_DFFESS_Q_D_SB_LUT4_O_I0_SB_LUT4_O_1_I0_SB_LUT4_O_1_I0[1]
.sym 111000 vga.ball_pos_v[2]
.sym 111002 vga.ball_motion_l
.sym 111003 vga.ball_pos_h_SB_DFFESR_Q_4_D_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_I3_O[1]
.sym 111004 vga.ball_pos_h_SB_DFFESR_Q_4_D_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_I3_O[2]
.sym 111005 vga.ball_motion_l_SB_DFFESS_Q_D_SB_LUT4_O_I0_SB_LUT4_O_1_I0_SB_LUT4_O_2_I3[0]
.sym 111006 vga.ball_motion_l_SB_DFFESS_Q_D_SB_LUT4_O_I0_SB_LUT4_O_1_I0_SB_LUT4_O_2_I3[1]
.sym 111007 vga.ball_motion_l_SB_DFFESS_Q_D_SB_LUT4_O_I0_SB_LUT4_O_1_I0_SB_LUT4_O_2_I3[2]
.sym 111008 vga.ball_motion_l_SB_DFFESS_Q_D_SB_LUT4_O_I0_SB_LUT4_O_1_I0_SB_LUT4_O_2_I3[3]
.sym 111009 vga.ball_motion_l_SB_DFFESS_Q_D_SB_LUT4_O_I0[0]
.sym 111010 vga.ball_motion_l_SB_DFFESS_Q_D_SB_LUT4_O_I0[1]
.sym 111011 vga.ball_motion_l
.sym 111012 vga.ball_motion_l_SB_DFFESS_Q_D_SB_LUT4_O_I3[0]
.sym 111015 vga.ball_motion_l_SB_DFFESS_Q_D_SB_LUT4_O_I0[3]
.sym 111016 rst
.sym 111021 vga.ball_motion_l_SB_DFFESS_Q_D_SB_LUT4_O_I0_SB_LUT4_O_1_I0_SB_LUT4_O_1_I0[7]
.sym 111022 vga.ball_motion_l_SB_DFFESS_Q_D_SB_LUT4_O_I0_SB_LUT4_O_1_I0_SB_LUT4_O_I0[1]
.sym 111023 vga.ball_pos_v[3]
.sym 111024 vga.ball_motion_l_SB_DFFESS_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I0[3]
.sym 111713 vga.paddle_r_pos_v_SB_DFFESS_Q_D_SB_LUT4_O_I0[1]
.sym 111714 vga.paddle_r_pos_v_SB_DFFESS_Q_D_SB_LUT4_O_I1[1]
.sym 111715 vga.paddle_r_pos_v_SB_DFFESS_Q_D_SB_LUT4_O_I2[6]
.sym 111716 vga.right_down_pressed
.sym 111726 vga.paddle_r_pos_v_SB_DFFESS_Q_D_SB_LUT4_O_I2[6]
.sym 111727 vga.right_down_pressed
.sym 111728 vga.right_up_pressed_SB_LUT4_I2_O[2]
.sym 111734 vga.paddle_r_pos_v[1]
.sym 111735 $PACKER_VCC_NET
.sym 111736 vga.paddle_r_pos_v[0]
.sym 111738 vga.right_up_pressed_SB_LUT4_I2_I1[8]
.sym 111739 vga.right_up_pressed
.sym 111740 rst
.sym 111750 vga.paddle_r_pos_v[3]
.sym 111751 $PACKER_VCC_NET
.sym 111752 vga.ball_pos_h_SB_DFFESR_Q_4_D_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_I3_I0_SB_LUT4_O_I1_SB_LUT4_I3_I2[1]
.sym 111765 vga.paddle_r_pos_v_SB_DFFESS_Q_D_SB_LUT4_O_I0[0]
.sym 111778 vga.ball_pos_v[0]
.sym 111779 vga.ball_motion_l_SB_DFFESS_Q_D_SB_LUT4_O_I0_SB_LUT4_O_1_I3_SB_CARRY_CO_I1[0]
.sym 111782 vga.ball_pos_v[1]
.sym 111783 vga.ball_motion_l_SB_DFFESS_Q_D_SB_LUT4_O_I0_SB_LUT4_O_1_I3_SB_CARRY_CO_I1[1]
.sym 111786 vga.ball_pos_v[2]
.sym 111787 vga.ball_motion_l_SB_DFFESS_Q_D_SB_LUT4_O_I0_SB_LUT4_O_1_I0_SB_LUT4_O_1_I0[1]
.sym 111790 vga.ball_pos_v[3]
.sym 111791 vga.ball_motion_l_SB_DFFESS_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_1_I1_SB_LUT4_I3_O[3]
.sym 111794 vga.ball_pos_v[4]
.sym 111795 vga.ball_motion_l_SB_DFFESS_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_1_I1_SB_LUT4_I3_O[4]
.sym 111798 vga.ball_motion_l_SB_DFFESS_Q_D_SB_LUT4_O_I0_SB_LUT4_O_1_I0_SB_LUT4_O_2_I3[2]
.sym 111799 vga.ball_motion_l_SB_DFFESS_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_1_I1_SB_LUT4_I3_O[5]
.sym 111802 vga.ball_pos_v[6]
.sym 111803 vga.ball_motion_l_SB_DFFESS_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_1_I1_SB_LUT4_I3_O[6]
.sym 111804 vga.ball_motion_l_SB_DFFESS_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_1_I1[6]
.sym 111806 vga.ball_pos_v[7]
.sym 111807 vga.ball_motion_l_SB_DFFESS_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_1_I1_SB_LUT4_I3_O[7]
.sym 111808 vga.ball_motion_l_SB_DFFESS_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_1_I1[7]
.sym 111810 vga.ball_pos_v[8]
.sym 111811 vga.ball_motion_l_SB_DFFESS_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_1_I1_SB_LUT4_I3_O[8]
.sym 111812 vga.ball_motion_l_SB_DFFESS_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_1_I1[8]
.sym 111815 vga.ball_motion_l_SB_DFFESS_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_1_I1_SB_LUT4_I3_O[10]
.sym 111819 vga.ball_motion_l_SB_DFFESS_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_1_I1_SB_LUT4_I3_O[10]
.sym 111823 vga.ball_motion_l_SB_DFFESS_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_1_I1_SB_LUT4_I3_O[10]
.sym 111827 vga.ball_motion_l_SB_DFFESS_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_1_I1_SB_LUT4_I3_O[10]
.sym 111831 vga.ball_motion_l_SB_DFFESS_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_1_I1_SB_LUT4_I3_O[10]
.sym 111835 vga.ball_motion_l_SB_DFFESS_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_1_I1_SB_LUT4_I3_O[10]
.sym 111839 vga.ball_motion_l_SB_DFFESS_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_1_I1_SB_LUT4_I3_O[10]
.sym 111843 vga.ball_motion_l_SB_DFFESS_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_1_I1_SB_LUT4_I3_O[10]
.sym 111847 vga.ball_motion_l_SB_DFFESS_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_1_I1_SB_LUT4_I3_O[10]
.sym 111851 vga.ball_motion_l_SB_DFFESS_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_1_I1_SB_LUT4_I3_O[10]
.sym 111855 vga.ball_motion_l_SB_DFFESS_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_1_I1_SB_LUT4_I3_O[10]
.sym 111859 vga.ball_motion_l_SB_DFFESS_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_1_I1_SB_LUT4_I3_O[10]
.sym 111863 vga.ball_motion_l_SB_DFFESS_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_1_I1_SB_LUT4_I3_O[10]
.sym 111867 vga.ball_motion_l_SB_DFFESS_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_1_I1_SB_LUT4_I3_O[10]
.sym 111871 vga.ball_motion_l_SB_DFFESS_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_1_I1_SB_LUT4_I3_O[10]
.sym 111875 vga.ball_motion_l_SB_DFFESS_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_1_I1_SB_LUT4_I3_O[10]
.sym 111879 vga.ball_motion_l_SB_DFFESS_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_1_I1_SB_LUT4_I3_O[10]
.sym 111883 vga.ball_motion_l_SB_DFFESS_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_1_I1_SB_LUT4_I3_O[10]
.sym 111887 vga.ball_motion_l_SB_DFFESS_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_1_I1_SB_LUT4_I3_O[10]
.sym 111891 vga.ball_motion_l_SB_DFFESS_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_1_I1_SB_LUT4_I3_O[10]
.sym 111895 vga.ball_motion_l_SB_DFFESS_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_1_I1_SB_LUT4_I3_O[10]
.sym 111899 vga.ball_motion_l_SB_DFFESS_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_1_I1_SB_LUT4_I3_O[10]
.sym 111903 vga.ball_motion_l_SB_DFFESS_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_1_I1_SB_LUT4_I3_O[10]
.sym 111908 $nextpnr_ICESTORM_LC_13$I3
.sym 111909 vga.ball_motion_l_SB_DFFESS_Q_D_SB_LUT4_O_I0_SB_LUT4_O_1_I0_SB_LUT4_O_2_I3[0]
.sym 111910 vga.ball_motion_l_SB_DFFESS_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I0[1]
.sym 111911 vga.ball_motion_l_SB_DFFESS_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_1_I1_SB_LUT4_I3_O[10]
.sym 111912 vga.ball_motion_l_SB_DFFESS_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I0[3]
.sym 111913 vga.ball_motion_l_SB_DFFESS_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_1_I1[6]
.sym 111914 vga.ball_pos_v[6]
.sym 111915 vga.ball_motion_l_SB_DFFESS_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_1_I1[7]
.sym 111916 vga.ball_pos_v[7]
.sym 111918 vga.paddle_l_pos_v[7]
.sym 111919 vga.paddle_r_pos_v[7]
.sym 111920 vga.ball_motion_l
.sym 111921 vga.ball_motion_l_SB_DFFESS_Q_D_SB_LUT4_O_I3[0]
.sym 111922 vga.ball_motion_l_SB_DFFESS_Q_D_SB_LUT4_O_I3[1]
.sym 111923 vga.ball_motion_l_SB_DFFESS_Q_D_SB_LUT4_O_I3[2]
.sym 111924 rst
.sym 111925 vga.ball_motion_l_SB_DFFESS_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I0[0]
.sym 111926 vga.ball_motion_l_SB_DFFESS_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I0[1]
.sym 111927 vga.ball_motion_l_SB_DFFESS_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I0[2]
.sym 111928 vga.ball_motion_l_SB_DFFESS_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I0[3]
.sym 111929 vga.ball_pos_h_SB_DFFESR_Q_4_D_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_O_I0_SB_LUT4_O_I0[5]
.sym 111930 vga.ball_pos_v[7]
.sym 111931 vga.ball_pos_v[4]
.sym 111932 vga.ball_pos_h_SB_DFFESR_Q_4_D_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_O_I0_SB_LUT4_O_I0[2]
.sym 111933 vga.ball_motion_l_SB_DFFESS_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_1_I1[0]
.sym 111934 vga.ball_pos_v[0]
.sym 111935 vga.ball_motion_l_SB_DFFESS_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_1_I1[1]
.sym 111936 vga.ball_pos_v[1]
.sym 111938 vga.ball_pos_v[0]
.sym 111939 vga.paddle_r_pos_v_SB_DFFESS_Q_D_SB_LUT4_O_I0[0]
.sym 111942 vga.ball_pos_v[1]
.sym 111943 vga.red_SB_DFFSR_Q_D_SB_LUT4_O_I1_SB_LUT4_O_2_I1_SB_LUT4_O_2_I0_SB_LUT4_O_I1_SB_LUT4_I3_O[1]
.sym 111946 vga.ball_pos_v[2]
.sym 111947 vga.ball_pos_h_SB_DFFESR_Q_4_D_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_I3_I0_SB_LUT4_O_I1_SB_LUT4_I3_I2[1]
.sym 111950 vga.ball_pos_v[3]
.sym 111951 vga.red_SB_DFFSR_Q_D_SB_LUT4_O_I1_SB_LUT4_O_2_I1_SB_LUT4_O_I1_SB_CARRY_CO_I1[3]
.sym 111954 vga.ball_pos_v[4]
.sym 111955 vga.red_SB_DFFSR_Q_D_SB_LUT4_O_I1_SB_LUT4_O_2_I1_SB_LUT4_O_I1_SB_CARRY_CO_I1[4]
.sym 111958 vga.ball_motion_l_SB_DFFESS_Q_D_SB_LUT4_O_I0_SB_LUT4_O_1_I0_SB_LUT4_O_2_I3[2]
.sym 111959 vga.red_SB_DFFSR_Q_D_SB_LUT4_O_I1_SB_LUT4_O_2_I1_SB_LUT4_O_I1_SB_CARRY_CO_I1[5]
.sym 111962 vga.ball_pos_v[6]
.sym 111963 vga.red_SB_DFFSR_Q_D_SB_LUT4_O_I1_SB_LUT4_O_2_I1_SB_LUT4_O_I1_SB_CARRY_CO_I1[6]
.sym 111966 vga.ball_pos_v[7]
.sym 111967 vga.red_SB_DFFSR_Q_D_SB_LUT4_O_I1_SB_LUT4_O_2_I1_SB_LUT4_O_I1_SB_CARRY_CO_I1[7]
.sym 111970 vga.ball_pos_v[8]
.sym 111971 vga.red_SB_DFFSR_Q_D_SB_LUT4_O_I1_SB_LUT4_O_2_I1_SB_LUT4_O_I1_SB_CARRY_CO_I1[8]
.sym 111975 vga.red_SB_DFFSR_Q_D_SB_LUT4_O_I1_SB_LUT4_O_2_I1_SB_LUT4_O_I1_SB_CARRY_CO_I1[9]
.sym 111977 vga.ball_pos_h_SB_DFFESR_Q_4_D_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_O_I0[0]
.sym 111978 vga.ball_pos_h_SB_DFFESR_Q_4_D_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_O_I0[1]
.sym 111979 vga.ball_pos_h_SB_DFFESR_Q_4_D_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_O_I0[2]
.sym 111980 vga.ball_pos_h_SB_DFFESR_Q_4_D_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_O_I0[3]
.sym 111999 vga.ball_pos_h_SB_DFFESR_Q_4_D_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_I3_I0_SB_LUT4_O_I1[0]
.sym 112000 vga.ball_pos_h_SB_DFFESR_Q_4_D_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_I3_I0_SB_LUT4_O_I0[1]
.sym 112674 vga.paddle_r_pos_v[0]
.sym 112679 vga.paddle_r_pos_v[1]
.sym 112680 vga.paddle_r_pos_v[0]
.sym 112683 vga.ball_pos_h_SB_DFFESR_Q_4_D_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_I3_I0_SB_LUT4_O_I1_SB_LUT4_I3_I2[1]
.sym 112684 vga.paddle_r_pos_v_SB_DFFESS_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I3[2]
.sym 112687 vga.paddle_r_pos_v[3]
.sym 112688 vga.paddle_r_pos_v_SB_DFFESS_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I3[3]
.sym 112691 vga.paddle_r_pos_v[4]
.sym 112692 vga.paddle_r_pos_v_SB_DFFESS_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I3[4]
.sym 112695 vga.paddle_r_pos_v[5]
.sym 112696 vga.paddle_r_pos_v_SB_DFFESS_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I3[5]
.sym 112699 vga.paddle_r_pos_v[6]
.sym 112700 vga.paddle_r_pos_v_SB_DFFESS_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I3[6]
.sym 112703 vga.paddle_r_pos_v[7]
.sym 112704 vga.paddle_r_pos_v_SB_DFFESS_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I3[7]
.sym 112707 vga.paddle_r_pos_v[8]
.sym 112708 vga.paddle_r_pos_v_SB_DFFESS_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I3[8]
.sym 112709 vga.paddle_r_pos_v_SB_DFFESS_Q_D_SB_LUT4_O_I0[3]
.sym 112710 vga.paddle_r_pos_v_SB_DFFESS_Q_D_SB_LUT4_O_I1[3]
.sym 112711 vga.paddle_r_pos_v_SB_DFFESS_Q_D_SB_LUT4_O_I2[6]
.sym 112712 vga.right_down_pressed
.sym 112713 vga.paddle_r_pos_v_SB_DFFESS_Q_D_SB_LUT4_O_I0[6]
.sym 112714 vga.paddle_r_pos_v_SB_DFFESS_Q_D_SB_LUT4_O_I1[6]
.sym 112715 vga.paddle_r_pos_v_SB_DFFESS_Q_D_SB_LUT4_O_I2[6]
.sym 112716 vga.right_down_pressed
.sym 112717 vga.paddle_r_pos_v_SB_DFFESS_Q_D_SB_LUT4_O_I0[5]
.sym 112718 vga.paddle_r_pos_v_SB_DFFESS_Q_D_SB_LUT4_O_I1[5]
.sym 112719 vga.paddle_r_pos_v_SB_DFFESS_Q_D_SB_LUT4_O_I2[6]
.sym 112720 vga.right_down_pressed
.sym 112721 vga.paddle_r_pos_v_SB_DFFESS_Q_D_SB_LUT4_O_I0[4]
.sym 112722 vga.paddle_r_pos_v_SB_DFFESS_Q_D_SB_LUT4_O_I1[4]
.sym 112723 vga.paddle_r_pos_v_SB_DFFESS_Q_D_SB_LUT4_O_I2[6]
.sym 112724 vga.right_down_pressed
.sym 112725 vga.paddle_r_pos_v_SB_DFFESS_Q_D_SB_LUT4_O_I0[8]
.sym 112726 vga.paddle_r_pos_v_SB_DFFESS_Q_D_SB_LUT4_O_I1[8]
.sym 112727 vga.paddle_r_pos_v_SB_DFFESS_Q_D_SB_LUT4_O_I2[6]
.sym 112728 vga.right_down_pressed
.sym 112729 vga.paddle_r_pos_v_SB_DFFESS_Q_D_SB_LUT4_O_I0[7]
.sym 112730 vga.paddle_r_pos_v_SB_DFFESS_Q_D_SB_LUT4_O_I1[7]
.sym 112731 vga.paddle_r_pos_v_SB_DFFESS_Q_D_SB_LUT4_O_I2[6]
.sym 112732 vga.right_down_pressed
.sym 112733 vga.paddle_r_pos_v_SB_DFFESS_Q_D_SB_LUT4_O_I0[2]
.sym 112734 vga.paddle_r_pos_v_SB_DFFESS_Q_D_SB_LUT4_O_I1[2]
.sym 112735 vga.paddle_r_pos_v_SB_DFFESS_Q_D_SB_LUT4_O_I2[6]
.sym 112736 vga.right_down_pressed
.sym 112738 vga.ball_motion_l_SB_DFFESS_Q_D_SB_LUT4_O_I0_SB_LUT4_O_1_I3_SB_CARRY_CO_I1[0]
.sym 112743 vga.ball_motion_l_SB_DFFESS_Q_D_SB_LUT4_O_I0_SB_LUT4_O_1_I3_SB_CARRY_CO_I1[1]
.sym 112744 vga.ball_motion_l_SB_DFFESS_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_1_I1[1]
.sym 112746 $PACKER_VCC_NET
.sym 112747 vga.ball_motion_l_SB_DFFESS_Q_D_SB_LUT4_O_I0_SB_LUT4_O_1_I0_SB_LUT4_O_I0[0]
.sym 112748 vga.ball_motion_l_SB_DFFESS_Q_D_SB_LUT4_O_I0_SB_LUT4_O_1_I0_SB_LUT4_O_1_I0[1]
.sym 112751 vga.left_up_pressed_SB_LUT4_I2_I1_SB_CARRY_CO_I1[3]
.sym 112752 vga.paddle_l_pos_v[3]
.sym 112754 $PACKER_VCC_NET
.sym 112755 vga.left_up_pressed_SB_LUT4_I2_I1_SB_CARRY_CO_I1[4]
.sym 112756 vga.paddle_l_pos_v[4]
.sym 112759 vga.left_up_pressed_SB_LUT4_I2_I1_SB_CARRY_CO_I1[5]
.sym 112760 vga.paddle_l_pos_v[5]
.sym 112763 vga.left_up_pressed_SB_LUT4_I2_I1_SB_CARRY_CO_I1[6]
.sym 112764 vga.paddle_l_pos_v[6]
.sym 112767 vga.left_up_pressed_SB_LUT4_I2_I1_SB_CARRY_CO_I1[7]
.sym 112768 vga.paddle_l_pos_v[7]
.sym 112771 vga.left_up_pressed_SB_LUT4_I2_I1_SB_CARRY_CO_I1[8]
.sym 112772 vga.paddle_l_pos_v[8]
.sym 112776 $nextpnr_ICESTORM_LC_61$I3
.sym 112786 vga.paddle_l_pos_v[3]
.sym 112787 $PACKER_VCC_NET
.sym 112788 vga.ball_motion_l_SB_DFFESS_Q_D_SB_LUT4_O_I0_SB_LUT4_O_1_I0_SB_LUT4_O_1_I0[1]
.sym 112802 vga.ball_motion_l_SB_DFFESS_Q_D_SB_LUT4_O_I0_SB_LUT4_O_1_I0_SB_LUT4_O_1_I0[1]
.sym 112806 vga.paddle_l_pos_v[3]
.sym 112807 $PACKER_VCC_NET
.sym 112810 vga.paddle_l_pos_v[4]
.sym 112812 vga.ball_motion_l_SB_DFFESS_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I3[2]
.sym 112814 vga.paddle_l_pos_v[5]
.sym 112815 $PACKER_VCC_NET
.sym 112816 vga.ball_motion_l_SB_DFFESS_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I3[3]
.sym 112818 vga.paddle_l_pos_v[6]
.sym 112819 $PACKER_VCC_NET
.sym 112820 vga.ball_motion_l_SB_DFFESS_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I3[4]
.sym 112822 vga.paddle_l_pos_v[7]
.sym 112823 $PACKER_VCC_NET
.sym 112824 vga.ball_motion_l_SB_DFFESS_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I3[5]
.sym 112826 vga.paddle_l_pos_v[8]
.sym 112827 $PACKER_VCC_NET
.sym 112828 vga.ball_motion_l_SB_DFFESS_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I3[6]
.sym 112832 $nextpnr_ICESTORM_LC_21$I3
.sym 112835 vga.ball_motion_l_SB_DFFESS_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_1_I1[3]
.sym 112836 vga.ball_pos_v[3]
.sym 112837 vga.ball_motion_l_SB_DFFESS_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_1_I0[0]
.sym 112838 vga.ball_motion_l_SB_DFFESS_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_1_I0[1]
.sym 112839 vga.ball_motion_l_SB_DFFESS_Q_D_SB_LUT4_O_I0_SB_LUT4_O_1_I0_SB_LUT4_O_2_I3[2]
.sym 112840 vga.ball_motion_l_SB_DFFESS_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_1_I0[3]
.sym 112842 vga.paddle_l_pos_v[5]
.sym 112843 vga.paddle_r_pos_v[5]
.sym 112844 vga.ball_motion_l
.sym 112846 vga.paddle_l_pos_v[4]
.sym 112847 vga.paddle_r_pos_v[4]
.sym 112848 vga.ball_motion_l
.sym 112850 vga.paddle_l_pos_v[6]
.sym 112851 vga.paddle_r_pos_v[6]
.sym 112852 vga.ball_motion_l
.sym 112853 vga.ball_motion_l_SB_DFFESS_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_1_I1[4]
.sym 112854 vga.ball_pos_v[4]
.sym 112855 vga.ball_motion_l_SB_DFFESS_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_1_I1[8]
.sym 112856 vga.ball_pos_v[8]
.sym 112858 vga.paddle_l_pos_v[3]
.sym 112859 vga.paddle_r_pos_v[3]
.sym 112860 vga.ball_motion_l
.sym 112862 vga.paddle_l_pos_v[8]
.sym 112863 vga.paddle_r_pos_v[8]
.sym 112864 vga.ball_motion_l
.sym 112866 vga.ball_pos_h_SB_DFFESR_Q_4_D_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_I3_I0_SB_LUT4_O_I1_SB_LUT4_I3_I2[1]
.sym 112871 vga.paddle_r_pos_v[3]
.sym 112872 vga.ball_pos_h_SB_DFFESR_Q_4_D_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_I3_I0_SB_LUT4_O_I1_SB_LUT4_I3_I2[1]
.sym 112874 $PACKER_VCC_NET
.sym 112875 vga.paddle_r_pos_v[4]
.sym 112876 vga.ball_pos_h_SB_DFFESR_Q_4_D_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_I3_I0_SB_LUT4_O_I1_SB_LUT4_I3_I2[2]
.sym 112879 vga.paddle_r_pos_v[5]
.sym 112880 vga.ball_pos_h_SB_DFFESR_Q_4_D_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_I3_I0_SB_LUT4_O_I1_SB_LUT4_I3_I2[3]
.sym 112883 vga.paddle_r_pos_v[6]
.sym 112884 vga.ball_pos_h_SB_DFFESR_Q_4_D_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_I3_I0_SB_LUT4_O_I1_SB_LUT4_I3_I2[4]
.sym 112887 vga.paddle_r_pos_v[7]
.sym 112888 vga.ball_pos_h_SB_DFFESR_Q_4_D_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_I3_I0_SB_LUT4_O_I1_SB_LUT4_I3_I2[5]
.sym 112891 vga.paddle_r_pos_v[8]
.sym 112892 vga.ball_pos_h_SB_DFFESR_Q_4_D_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_I3_I0_SB_LUT4_O_I1_SB_LUT4_I3_I2[6]
.sym 112896 $nextpnr_ICESTORM_LC_51$I3
.sym 112897 vga.ball_pos_h_SB_DFFESR_Q_4_D_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_I3_I0_SB_LUT4_O_I1_SB_LUT4_I3_I2[1]
.sym 112898 vga.ball_pos_h_SB_DFFESR_Q_4_D_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_O_I0_SB_LUT4_O_I0[6]
.sym 112899 vga.ball_pos_v[8]
.sym 112900 vga.ball_pos_v[2]
.sym 112904 vga.interval_counter[0]
.sym 112905 vga.ball_pos_h_SB_DFFESR_Q_4_D_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_O_I0_SB_LUT4_O_1_I2[0]
.sym 112906 vga.ball_motion_l_SB_DFFESS_Q_D_SB_LUT4_O_I0_SB_LUT4_O_1_I0_SB_LUT4_O_2_I3[2]
.sym 112907 vga.ball_pos_h_SB_DFFESR_Q_4_D_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_O_I0_SB_LUT4_O_1_I2[2]
.sym 112908 vga.ball_pos_h_SB_DFFESR_Q_4_D_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_O_I0_SB_LUT4_O_1_I2[3]
.sym 112923 vga.interval_counter[0]
.sym 112924 vga.interval_counter[3]
.sym 112925 vga.ball_pos_h_SB_DFFESR_Q_4_D_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_O_I0_SB_LUT4_O_I0[1]
.sym 112926 vga.ball_pos_v[3]
.sym 112927 vga.ball_pos_h_SB_DFFESR_Q_4_D_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_O_I0_SB_LUT4_O_I0[4]
.sym 112928 vga.ball_pos_v[6]
.sym 112929 vga.interval_counter[1]
.sym 112930 vga.interval_counter[6]
.sym 112931 vga.left_up_1d_SB_DFFE_Q_E_SB_LUT4_O_I0_SB_LUT4_O_I2[0]
.sym 112932 vga.left_up_1d_SB_DFFE_Q_E_SB_LUT4_O_I0_SB_LUT4_O_I2[1]
.sym 112933 vga.left_up_1d_SB_DFFE_Q_E_SB_LUT4_O_I0_SB_LUT4_O_I2[0]
.sym 112934 vga.left_up_1d_SB_DFFE_Q_E_SB_LUT4_O_I0_SB_LUT4_O_I2[1]
.sym 112935 vga.interval_counter[1]
.sym 112936 vga.interval_counter[6]
.sym 112937 vga.left_up_1d_SB_DFFE_Q_E_SB_LUT4_O_I0[0]
.sym 112938 vga.left_up_1d_SB_DFFE_Q_E_SB_LUT4_O_I0[1]
.sym 112939 vga.left_up_1d_SB_DFFE_Q_E_SB_LUT4_O_I0[2]
.sym 112940 vga.left_up_1d_SB_DFFE_Q_E_SB_LUT4_O_I0[3]
.sym 112942 vga.interval_counter[9]
.sym 112943 vga.interval_counter[16]
.sym 112944 vga.left_up_1d_SB_DFFE_Q_E_SB_LUT4_O_I0_SB_LUT4_O_1_I3[2]
.sym 112947 vga.interval_counter[18]
.sym 112948 vga.interval_counter[19]
.sym 112953 vga.interval_counter[8]
.sym 112954 vga.interval_counter[9]
.sym 112955 vga.interval_counter[16]
.sym 112956 vga.interval_counter[17]
.sym 112958 vga.interval_counter[8]
.sym 112959 vga.interval_counter[17]
.sym 112960 vga.left_up_1d_SB_DFFE_Q_E_SB_LUT4_O_I0_SB_LUT4_O_2_I3[2]
.sym 113634 vga.ball_pos_h_SB_DFFESR_Q_4_D_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_I3_I0_SB_LUT4_O_I1_SB_LUT4_I3_I2[1]
.sym 113638 vga.paddle_r_pos_v[3]
.sym 113642 vga.paddle_r_pos_v[4]
.sym 113643 $PACKER_VCC_NET
.sym 113646 vga.paddle_r_pos_v[5]
.sym 113647 $PACKER_VCC_NET
.sym 113650 vga.paddle_r_pos_v[6]
.sym 113654 vga.paddle_r_pos_v[7]
.sym 113658 vga.paddle_r_pos_v[8]
.sym 113664 $nextpnr_ICESTORM_LC_18$I3
.sym 113666 vga.paddle_r_pos_v[0]
.sym 113670 vga.paddle_r_pos_v[1]
.sym 113671 $PACKER_VCC_NET
.sym 113674 vga.ball_pos_h_SB_DFFESR_Q_4_D_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_I3_I0_SB_LUT4_O_I1_SB_LUT4_I3_I2[1]
.sym 113675 $PACKER_VCC_NET
.sym 113676 vga.paddle_r_pos_v_SB_DFFESS_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I3[2]
.sym 113678 vga.paddle_r_pos_v[3]
.sym 113679 $PACKER_VCC_NET
.sym 113680 vga.paddle_r_pos_v_SB_DFFESS_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I3[3]
.sym 113682 vga.paddle_r_pos_v[4]
.sym 113683 $PACKER_VCC_NET
.sym 113684 vga.paddle_r_pos_v_SB_DFFESS_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I3[4]
.sym 113686 vga.paddle_r_pos_v[5]
.sym 113687 $PACKER_VCC_NET
.sym 113688 vga.paddle_r_pos_v_SB_DFFESS_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I3[5]
.sym 113690 vga.paddle_r_pos_v[6]
.sym 113691 $PACKER_VCC_NET
.sym 113692 vga.paddle_r_pos_v_SB_DFFESS_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I3[6]
.sym 113694 vga.paddle_r_pos_v[7]
.sym 113695 $PACKER_VCC_NET
.sym 113696 vga.paddle_r_pos_v_SB_DFFESS_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I3[7]
.sym 113698 vga.paddle_r_pos_v[8]
.sym 113699 $PACKER_VCC_NET
.sym 113700 vga.paddle_r_pos_v_SB_DFFESS_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I3[8]
.sym 113730 vga.ball_motion_l_SB_DFFESS_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_1_I1[0]
.sym 113735 vga.ball_motion_l_SB_DFFESS_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_1_I1[1]
.sym 113739 vga.ball_motion_l_SB_DFFESS_Q_D_SB_LUT4_O_I0_SB_LUT4_O_1_I0_SB_LUT4_O_1_I0[1]
.sym 113740 vga.paddle_l_pos_v_SB_DFFESS_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I3[2]
.sym 113743 vga.paddle_l_pos_v[3]
.sym 113744 vga.paddle_l_pos_v_SB_DFFESS_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I3[3]
.sym 113747 vga.paddle_l_pos_v[4]
.sym 113748 vga.paddle_l_pos_v_SB_DFFESS_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I3[4]
.sym 113751 vga.paddle_l_pos_v[5]
.sym 113752 vga.paddle_l_pos_v_SB_DFFESS_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I3[5]
.sym 113755 vga.paddle_l_pos_v[6]
.sym 113756 vga.paddle_l_pos_v_SB_DFFESS_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I3[6]
.sym 113759 vga.paddle_l_pos_v[7]
.sym 113760 vga.paddle_l_pos_v_SB_DFFESS_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I3[7]
.sym 113763 vga.paddle_l_pos_v[8]
.sym 113764 vga.paddle_l_pos_v_SB_DFFESS_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I3[8]
.sym 113765 vga.paddle_l_pos_v_SB_DFFESS_Q_D_SB_LUT4_O_I0[2]
.sym 113766 vga.paddle_l_pos_v_SB_DFFESS_Q_D_SB_LUT4_O_I1[2]
.sym 113767 vga.left_up_pressed_SB_LUT4_I2_O[0]
.sym 113768 vga.left_down_pressed
.sym 113769 vga.paddle_l_pos_v_SB_DFFESS_Q_D_SB_LUT4_O_I0[3]
.sym 113770 vga.paddle_l_pos_v_SB_DFFESS_Q_D_SB_LUT4_O_I1[3]
.sym 113771 vga.left_up_pressed_SB_LUT4_I2_O[0]
.sym 113772 vga.left_down_pressed
.sym 113773 vga.paddle_l_pos_v_SB_DFFESS_Q_D_SB_LUT4_O_I0[5]
.sym 113774 vga.paddle_l_pos_v_SB_DFFESS_Q_D_SB_LUT4_O_I1[5]
.sym 113775 vga.left_up_pressed_SB_LUT4_I2_O[0]
.sym 113776 vga.left_down_pressed
.sym 113777 vga.paddle_l_pos_v_SB_DFFESS_Q_D_SB_LUT4_O_I0[6]
.sym 113778 vga.paddle_l_pos_v_SB_DFFESS_Q_D_SB_LUT4_O_I1[6]
.sym 113779 vga.left_up_pressed_SB_LUT4_I2_O[0]
.sym 113780 vga.left_down_pressed
.sym 113781 vga.paddle_l_pos_v_SB_DFFESS_Q_D_SB_LUT4_O_I0[4]
.sym 113782 vga.paddle_l_pos_v_SB_DFFESS_Q_D_SB_LUT4_O_I1[4]
.sym 113783 vga.left_up_pressed_SB_LUT4_I2_O[0]
.sym 113784 vga.left_down_pressed
.sym 113785 vga.paddle_l_pos_v_SB_DFFESS_Q_D_SB_LUT4_O_I0[8]
.sym 113786 vga.paddle_l_pos_v_SB_DFFESS_Q_D_SB_LUT4_O_I1[8]
.sym 113787 vga.left_up_pressed_SB_LUT4_I2_O[0]
.sym 113788 vga.left_down_pressed
.sym 113789 vga.paddle_l_pos_v_SB_DFFESS_Q_D_SB_LUT4_O_I0[7]
.sym 113790 vga.paddle_l_pos_v_SB_DFFESS_Q_D_SB_LUT4_O_I1[7]
.sym 113791 vga.left_up_pressed_SB_LUT4_I2_O[0]
.sym 113792 vga.left_down_pressed
.sym 113794 vga.ball_motion_l_SB_DFFESS_Q_D_SB_LUT4_O_I0_SB_LUT4_O_1_I0_SB_LUT4_O_1_I0[1]
.sym 113799 vga.paddle_l_pos_v[3]
.sym 113800 vga.ball_motion_l_SB_DFFESS_Q_D_SB_LUT4_O_I0_SB_LUT4_O_1_I0_SB_LUT4_O_1_I0[1]
.sym 113802 $PACKER_VCC_NET
.sym 113803 vga.paddle_l_pos_v[4]
.sym 113804 vga.ball_motion_l_SB_DFFESS_Q_D_SB_LUT4_O_I0_SB_LUT4_O_1_I0_SB_LUT4_O_1_I0[2]
.sym 113807 vga.paddle_l_pos_v[5]
.sym 113808 vga.ball_motion_l_SB_DFFESS_Q_D_SB_LUT4_O_I0_SB_LUT4_O_1_I0_SB_LUT4_O_1_I0[3]
.sym 113811 vga.paddle_l_pos_v[6]
.sym 113812 vga.ball_motion_l_SB_DFFESS_Q_D_SB_LUT4_O_I0_SB_LUT4_O_1_I0_SB_LUT4_O_1_I0[4]
.sym 113815 vga.paddle_l_pos_v[7]
.sym 113816 vga.ball_motion_l_SB_DFFESS_Q_D_SB_LUT4_O_I0_SB_LUT4_O_1_I0_SB_LUT4_O_1_I0[5]
.sym 113819 vga.paddle_l_pos_v[8]
.sym 113820 vga.ball_motion_l_SB_DFFESS_Q_D_SB_LUT4_O_I0_SB_LUT4_O_1_I0_SB_LUT4_O_1_I0[6]
.sym 113824 $nextpnr_ICESTORM_LC_59$I3
.sym 113826 vga.interval_counter[0]
.sym 113831 vga.interval_counter[1]
.sym 113832 vga.interval_counter[0]
.sym 113835 vga.interval_counter[2]
.sym 113836 vga.interval_counter_SB_DFFSR_Q_D_SB_LUT4_O_I3[2]
.sym 113839 vga.interval_counter[3]
.sym 113840 vga.interval_counter_SB_DFFSR_Q_D_SB_LUT4_O_I3[3]
.sym 113843 vga.interval_counter[4]
.sym 113844 vga.interval_counter_SB_DFFSR_Q_D_SB_LUT4_O_I3[4]
.sym 113847 vga.interval_counter[5]
.sym 113848 vga.interval_counter_SB_DFFSR_Q_D_SB_LUT4_O_I3[5]
.sym 113851 vga.interval_counter[6]
.sym 113852 vga.interval_counter_SB_DFFSR_Q_D_SB_LUT4_O_I3[6]
.sym 113855 vga.interval_counter[7]
.sym 113856 vga.interval_counter_SB_DFFSR_Q_D_SB_LUT4_O_I3[7]
.sym 113859 vga.interval_counter[8]
.sym 113860 vga.interval_counter_SB_DFFSR_Q_D_SB_LUT4_O_I3[8]
.sym 113863 vga.interval_counter[9]
.sym 113864 vga.interval_counter_SB_DFFSR_Q_D_SB_LUT4_O_I3[9]
.sym 113867 vga.interval_counter[10]
.sym 113868 vga.interval_counter_SB_DFFSR_Q_D_SB_LUT4_O_I3[10]
.sym 113871 vga.interval_counter[11]
.sym 113872 vga.interval_counter_SB_DFFSR_Q_D_SB_LUT4_O_I3[11]
.sym 113875 vga.interval_counter[12]
.sym 113876 vga.interval_counter_SB_DFFSR_Q_D_SB_LUT4_O_I3[12]
.sym 113879 vga.interval_counter[13]
.sym 113880 vga.interval_counter_SB_DFFSR_Q_D_SB_LUT4_O_I3[13]
.sym 113883 vga.interval_counter[14]
.sym 113884 vga.interval_counter_SB_DFFSR_Q_D_SB_LUT4_O_I3[14]
.sym 113887 vga.interval_counter[15]
.sym 113888 vga.interval_counter_SB_DFFSR_Q_D_SB_LUT4_O_I3[15]
.sym 113891 vga.interval_counter[16]
.sym 113892 vga.interval_counter_SB_DFFSR_Q_D_SB_LUT4_O_I3[16]
.sym 113895 vga.interval_counter[17]
.sym 113896 vga.interval_counter_SB_DFFSR_Q_D_SB_LUT4_O_I3[17]
.sym 113899 vga.interval_counter[18]
.sym 113900 vga.interval_counter_SB_DFFSR_Q_D_SB_LUT4_O_I3[18]
.sym 113903 vga.interval_counter[19]
.sym 113904 vga.interval_counter_SB_DFFSR_Q_D_SB_LUT4_O_I3[19]
.sym 113907 vga.interval_counter[20]
.sym 113908 vga.interval_counter_SB_DFFSR_Q_D_SB_LUT4_O_I3[20]
.sym 113911 vga.interval_counter[21]
.sym 113912 vga.interval_counter_SB_DFFSR_Q_D_SB_LUT4_O_I3[21]
.sym 113915 vga.interval_counter[22]
.sym 113916 vga.interval_counter_SB_DFFSR_Q_D_SB_LUT4_O_I3[22]
.sym 113919 vga.interval_counter[23]
.sym 113920 vga.interval_counter_SB_DFFSR_Q_D_SB_LUT4_O_I3[23]
.sym 113923 vga.interval_counter[24]
.sym 113924 vga.interval_counter_SB_DFFSR_Q_D_SB_LUT4_O_I3[24]
.sym 113925 vga.interval_counter[24]
.sym 113926 vga.interval_counter[2]
.sym 113927 vga.interval_counter[5]
.sym 113928 vga.interval_counter[10]
.sym 113929 vga.interval_counter[24]
.sym 113930 vga.interval_counter[2]
.sym 113931 vga.interval_counter[5]
.sym 113932 vga.interval_counter[10]
.sym 113937 vga.left_up_1d_SB_DFFE_Q_E_SB_LUT4_O_I0[2]
.sym 113938 vga.left_up_1d_SB_DFFE_Q_E_SB_LUT4_O_I2[1]
.sym 113939 vga.left_up_1d_SB_DFFE_Q_E_SB_LUT4_O_I2[2]
.sym 113940 rst
.sym 113942 vga.left_up_1d_SB_DFFE_Q_E_SB_LUT4_O_I2_SB_LUT4_O_1_I1[0]
.sym 113943 vga.left_up_1d_SB_DFFE_Q_E_SB_LUT4_O_I2_SB_LUT4_O_1_I1[1]
.sym 113944 vga.left_up_1d_SB_DFFE_Q_E_SB_LUT4_O_I2_SB_LUT4_O_1_I1[2]
.sym 114615 P2_4$SB_IO_IN
.sym 114616 vga.right_down_1d
.sym 114628 P2_4$SB_IO_IN
.sym 114690 vga.ball_motion_l_SB_DFFESS_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_1_I1[0]
.sym 114694 vga.ball_motion_l_SB_DFFESS_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_1_I1[1]
.sym 114695 $PACKER_VCC_NET
.sym 114698 vga.ball_motion_l_SB_DFFESS_Q_D_SB_LUT4_O_I0_SB_LUT4_O_1_I0_SB_LUT4_O_1_I0[1]
.sym 114699 $PACKER_VCC_NET
.sym 114700 vga.paddle_l_pos_v_SB_DFFESS_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I3[2]
.sym 114702 vga.paddle_l_pos_v[3]
.sym 114703 $PACKER_VCC_NET
.sym 114704 vga.paddle_l_pos_v_SB_DFFESS_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I3[3]
.sym 114706 vga.paddle_l_pos_v[4]
.sym 114707 $PACKER_VCC_NET
.sym 114708 vga.paddle_l_pos_v_SB_DFFESS_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I3[4]
.sym 114710 vga.paddle_l_pos_v[5]
.sym 114711 $PACKER_VCC_NET
.sym 114712 vga.paddle_l_pos_v_SB_DFFESS_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I3[5]
.sym 114714 vga.paddle_l_pos_v[6]
.sym 114715 $PACKER_VCC_NET
.sym 114716 vga.paddle_l_pos_v_SB_DFFESS_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I3[6]
.sym 114718 vga.paddle_l_pos_v[7]
.sym 114719 $PACKER_VCC_NET
.sym 114720 vga.paddle_l_pos_v_SB_DFFESS_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I3[7]
.sym 114722 vga.paddle_l_pos_v[8]
.sym 114723 $PACKER_VCC_NET
.sym 114724 vga.paddle_l_pos_v_SB_DFFESS_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I3[8]
.sym 114725 vga.paddle_l_pos_v_SB_DFFESS_Q_D_SB_LUT4_O_I0[1]
.sym 114726 vga.paddle_l_pos_v_SB_DFFESS_Q_D_SB_LUT4_O_I1[1]
.sym 114727 vga.left_up_pressed_SB_LUT4_I2_O[0]
.sym 114728 vga.left_down_pressed
.sym 114734 vga.left_up_pressed_SB_LUT4_I2_O[0]
.sym 114735 vga.left_down_pressed
.sym 114736 vga.left_up_pressed_SB_LUT4_I2_O[2]
.sym 114738 vga.left_up_pressed_SB_LUT4_I2_I1[8]
.sym 114739 vga.left_up_pressed
.sym 114740 rst
.sym 114747 vga.ball_motion_l_SB_DFFESS_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_1_I1[1]
.sym 114748 vga.ball_motion_l_SB_DFFESS_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_1_I1[0]
.sym 114750 vga.ball_motion_l_SB_DFFESS_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_1_I1[1]
.sym 114751 $PACKER_VCC_NET
.sym 114752 vga.ball_motion_l_SB_DFFESS_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_1_I1[0]
.sym 114754 vga.ball_motion_l_SB_DFFESS_Q_D_SB_LUT4_O_I0_SB_LUT4_O_1_I0_SB_LUT4_O_1_I0[1]
.sym 114758 vga.paddle_l_pos_v[3]
.sym 114762 vga.paddle_l_pos_v[4]
.sym 114763 $PACKER_VCC_NET
.sym 114766 vga.paddle_l_pos_v[5]
.sym 114767 $PACKER_VCC_NET
.sym 114770 vga.paddle_l_pos_v[6]
.sym 114774 vga.paddle_l_pos_v[7]
.sym 114778 vga.paddle_l_pos_v[8]
.sym 114784 $nextpnr_ICESTORM_LC_1$I3
.sym 114825 vga.interval_counter[4]
.sym 114826 vga.interval_counter[7]
.sym 114827 vga.interval_counter[11]
.sym 114828 vga.interval_counter[13]
.sym 114851 vga.left_up_1d_SB_DFFE_Q_E_SB_LUT4_O_I2_SB_LUT4_O_2_I2[0]
.sym 114852 vga.left_up_1d_SB_DFFE_Q_E_SB_LUT4_O_I2_SB_LUT4_O_2_I2[1]
.sym 114854 vga.interval_counter[12]
.sym 114855 vga.interval_counter[14]
.sym 114856 vga.interval_counter[15]
.sym 114866 vga.interval_counter[12]
.sym 114867 vga.interval_counter[14]
.sym 114868 vga.interval_counter[15]
.sym 114873 vga.interval_counter[20]
.sym 114874 vga.interval_counter[21]
.sym 114875 vga.interval_counter[22]
.sym 114876 vga.interval_counter[23]
.sym 115555 P2_3$SB_IO_IN
.sym 115556 vga.right_up_1d
.sym 115600 P2_3$SB_IO_IN
.sym 115616 vga.ball_motion_l_SB_DFFESS_Q_D_SB_LUT4_O_I0[3]
.sym 115687 P2_2$SB_IO_IN
.sym 115688 vga.left_down_1d
.sym 115707 P2_1$SB_IO_IN
.sym 115708 vga.left_up_1d
.sym 115724 P2_1$SB_IO_IN
.sym 115744 P2_2$SB_IO_IN
