<!doctype html><html><head><meta name='viewport' content='width=device-width,initial-scale=1'><meta charset='UTF-8'><link rel='stylesheet' type='text/css' href='../../../../../../../../style.css'></head><body><h2>Coverage Report</h2><h4>Created: 2024-05-17 10:13</h4><div class='centered'><table><div class='source-name-title'><pre>/home/jon/llvm-project/llvm/lib/Target/X86/X86RegisterInfo.cpp</pre></div><tr><td><pre>Line</pre></td><td><pre>Count</pre></td><td><pre>Source (<a href='#L80'>jump to first uncovered line</a>)</pre></td></td></tr><tr><td class='line-number'><a name='L1' href='#L1'><pre>1</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>//===-- X86RegisterInfo.cpp - X86 Register Information --------------------===//</pre></td></tr><tr><td class='line-number'><a name='L2' href='#L2'><pre>2</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>//</pre></td></tr><tr><td class='line-number'><a name='L3' href='#L3'><pre>3</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>// Part of the LLVM Project, under the Apache License v2.0 with LLVM Exceptions.</pre></td></tr><tr><td class='line-number'><a name='L4' href='#L4'><pre>4</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>// See https://llvm.org/LICENSE.txt for license information.</pre></td></tr><tr><td class='line-number'><a name='L5' href='#L5'><pre>5</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>// SPDX-License-Identifier: Apache-2.0 WITH LLVM-exception</pre></td></tr><tr><td class='line-number'><a name='L6' href='#L6'><pre>6</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>//</pre></td></tr><tr><td class='line-number'><a name='L7' href='#L7'><pre>7</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>//===----------------------------------------------------------------------===//</pre></td></tr><tr><td class='line-number'><a name='L8' href='#L8'><pre>8</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>//</pre></td></tr><tr><td class='line-number'><a name='L9' href='#L9'><pre>9</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>// This file contains the X86 implementation of the TargetRegisterInfo class.</pre></td></tr><tr><td class='line-number'><a name='L10' href='#L10'><pre>10</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>// This file is responsible for the frame pointer elimination optimization</pre></td></tr><tr><td class='line-number'><a name='L11' href='#L11'><pre>11</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>// on X86.</pre></td></tr><tr><td class='line-number'><a name='L12' href='#L12'><pre>12</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>//</pre></td></tr><tr><td class='line-number'><a name='L13' href='#L13'><pre>13</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>//===----------------------------------------------------------------------===//</pre></td></tr><tr><td class='line-number'><a name='L14' href='#L14'><pre>14</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L15' href='#L15'><pre>15</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>#include &quot;X86RegisterInfo.h&quot;</pre></td></tr><tr><td class='line-number'><a name='L16' href='#L16'><pre>16</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>#include &quot;X86FrameLowering.h&quot;</pre></td></tr><tr><td class='line-number'><a name='L17' href='#L17'><pre>17</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>#include &quot;X86MachineFunctionInfo.h&quot;</pre></td></tr><tr><td class='line-number'><a name='L18' href='#L18'><pre>18</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>#include &quot;X86Subtarget.h&quot;</pre></td></tr><tr><td class='line-number'><a name='L19' href='#L19'><pre>19</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>#include &quot;llvm/ADT/BitVector.h&quot;</pre></td></tr><tr><td class='line-number'><a name='L20' href='#L20'><pre>20</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>#include &quot;llvm/ADT/STLExtras.h&quot;</pre></td></tr><tr><td class='line-number'><a name='L21' href='#L21'><pre>21</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>#include &quot;llvm/ADT/SmallSet.h&quot;</pre></td></tr><tr><td class='line-number'><a name='L22' href='#L22'><pre>22</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>#include &quot;llvm/CodeGen/LiveRegMatrix.h&quot;</pre></td></tr><tr><td class='line-number'><a name='L23' href='#L23'><pre>23</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>#include &quot;llvm/CodeGen/MachineFrameInfo.h&quot;</pre></td></tr><tr><td class='line-number'><a name='L24' href='#L24'><pre>24</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>#include &quot;llvm/CodeGen/MachineFunction.h&quot;</pre></td></tr><tr><td class='line-number'><a name='L25' href='#L25'><pre>25</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>#include &quot;llvm/CodeGen/MachineFunctionPass.h&quot;</pre></td></tr><tr><td class='line-number'><a name='L26' href='#L26'><pre>26</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>#include &quot;llvm/CodeGen/MachineRegisterInfo.h&quot;</pre></td></tr><tr><td class='line-number'><a name='L27' href='#L27'><pre>27</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>#include &quot;llvm/CodeGen/TargetFrameLowering.h&quot;</pre></td></tr><tr><td class='line-number'><a name='L28' href='#L28'><pre>28</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>#include &quot;llvm/CodeGen/TargetInstrInfo.h&quot;</pre></td></tr><tr><td class='line-number'><a name='L29' href='#L29'><pre>29</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>#include &quot;llvm/CodeGen/TileShapeInfo.h&quot;</pre></td></tr><tr><td class='line-number'><a name='L30' href='#L30'><pre>30</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>#include &quot;llvm/CodeGen/VirtRegMap.h&quot;</pre></td></tr><tr><td class='line-number'><a name='L31' href='#L31'><pre>31</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>#include &quot;llvm/IR/Constants.h&quot;</pre></td></tr><tr><td class='line-number'><a name='L32' href='#L32'><pre>32</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>#include &quot;llvm/IR/Function.h&quot;</pre></td></tr><tr><td class='line-number'><a name='L33' href='#L33'><pre>33</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>#include &quot;llvm/IR/Type.h&quot;</pre></td></tr><tr><td class='line-number'><a name='L34' href='#L34'><pre>34</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>#include &quot;llvm/Support/CommandLine.h&quot;</pre></td></tr><tr><td class='line-number'><a name='L35' href='#L35'><pre>35</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>#include &quot;llvm/Support/ErrorHandling.h&quot;</pre></td></tr><tr><td class='line-number'><a name='L36' href='#L36'><pre>36</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>#include &quot;llvm/Target/TargetMachine.h&quot;</pre></td></tr><tr><td class='line-number'><a name='L37' href='#L37'><pre>37</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>#include &quot;llvm/Target/TargetOptions.h&quot;</pre></td></tr><tr><td class='line-number'><a name='L38' href='#L38'><pre>38</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L39' href='#L39'><pre>39</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>using namespace llvm;</pre></td></tr><tr><td class='line-number'><a name='L40' href='#L40'><pre>40</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L41' href='#L41'><pre>41</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>#define GET_REGINFO_TARGET_DESC</pre></td></tr><tr><td class='line-number'><a name='L42' href='#L42'><pre>42</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>#include &quot;X86GenRegisterInfo.inc&quot;</pre></td></tr><tr><td class='line-number'><a name='L43' href='#L43'><pre>43</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L44' href='#L44'><pre>44</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>static cl::opt&lt;bool&gt;</pre></td></tr><tr><td class='line-number'><a name='L45' href='#L45'><pre>45</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>EnableBasePointer(&quot;x86-use-base-pointer&quot;, cl::Hidden, cl::init(true),</pre></td></tr><tr><td class='line-number'><a name='L46' href='#L46'><pre>46</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>          cl::desc(&quot;Enable use of a base pointer for complex stack frames&quot;));</pre></td></tr><tr><td class='line-number'><a name='L47' href='#L47'><pre>47</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L48' href='#L48'><pre>48</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>X86RegisterInfo::X86RegisterInfo(const Triple &amp;TT)</pre></td></tr><tr><td class='line-number'><a name='L49' href='#L49'><pre>49</pre></a></td><td class='covered-line'><pre>21.5k</pre></td><td class='code'><pre>    : X86GenRegisterInfo((TT.isArch64Bit() ? <div class='tooltip'>X86::RIP<span class='tooltip-content'>18.1k</span></div> : <div class='tooltip'>X86::EIP<span class='tooltip-content'>3.39k</span></div>),</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L49' href='#L49'><span>49:27</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>18.1k</span>, <span class='None'>False</span>: <span class='covered-line'>3.39k</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L50' href='#L50'><pre>50</pre></a></td><td class='covered-line'><pre>21.5k</pre></td><td class='code'><pre>                         X86_MC::getDwarfRegFlavour(TT, false),</pre></td></tr><tr><td class='line-number'><a name='L51' href='#L51'><pre>51</pre></a></td><td class='covered-line'><pre>21.5k</pre></td><td class='code'><pre>                         X86_MC::getDwarfRegFlavour(TT, true),</pre></td></tr><tr><td class='line-number'><a name='L52' href='#L52'><pre>52</pre></a></td><td class='covered-line'><pre>21.5k</pre></td><td class='code'><pre>                         (TT.isArch64Bit() ? <div class='tooltip'>X86::RIP<span class='tooltip-content'>18.1k</span></div> : <div class='tooltip'>X86::EIP<span class='tooltip-content'>3.39k</span></div>)) {</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L52' href='#L52'><span>52:27</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>18.1k</span>, <span class='None'>False</span>: <span class='covered-line'>3.39k</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L53' href='#L53'><pre>53</pre></a></td><td class='covered-line'><pre>21.5k</pre></td><td class='code'><pre>  X86_MC::initLLVMToSEHAndCVRegMapping(this);</pre></td></tr><tr><td class='line-number'><a name='L54' href='#L54'><pre>54</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L55' href='#L55'><pre>55</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>  // Cache some information.</pre></td></tr><tr><td class='line-number'><a name='L56' href='#L56'><pre>56</pre></a></td><td class='covered-line'><pre>21.5k</pre></td><td class='code'><pre>  Is64Bit = TT.isArch64Bit();</pre></td></tr><tr><td class='line-number'><a name='L57' href='#L57'><pre>57</pre></a></td><td class='covered-line'><pre>21.5k</pre></td><td class='code'><pre>  IsWin64 = Is64Bit &amp;&amp; <div class='tooltip'>TT.isOSWindows()<span class='tooltip-content'>18.1k</span></div>;</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L57' href='#L57'><span>57:13</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>18.1k</span>, <span class='None'>False</span>: <span class='covered-line'>3.39k</span>]
  Branch (<span class='line-number'><a name='L57' href='#L57'><span>57:24</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>591</span>, <span class='None'>False</span>: <span class='covered-line'>17.5k</span>]
</pre></div><div class='expansion-view'><pre>  MC/DC Decision Region (<span class='line-number'><a href='#L57'><span>57:13</span></a></span>) to (<span class='line-number'><a href='#L57'><span>57:40</span></a></span>)

  Number of Conditions: 2
     Condition C1 --> (57:13)
     Condition C2 --> (57:24)

  Executed MC/DC Test Vectors:

     C1, C2    Result
  1 { F,  -  = F      }
  2 { T,  F  = F      }
  3 { T,  T  = T      }

  C1-Pair: covered: (1,3)
  C2-Pair: covered: (2,3)
  MC/DC Coverage for Expression: 100.00%
</pre></div></td></tr><tr><td class='line-number'><a name='L58' href='#L58'><pre>58</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L59' href='#L59'><pre>59</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>  // Use a callee-saved register as the base pointer.  These registers must</pre></td></tr><tr><td class='line-number'><a name='L60' href='#L60'><pre>60</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>  // not conflict with any ABI requirements.  For example, in 32-bit mode PIC</pre></td></tr><tr><td class='line-number'><a name='L61' href='#L61'><pre>61</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>  // requires GOT in the EBX register before function calls via PLT GOT pointer.</pre></td></tr><tr><td class='line-number'><a name='L62' href='#L62'><pre>62</pre></a></td><td class='covered-line'><pre>21.5k</pre></td><td class='code'><pre>  if (Is64Bit) {</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L62' href='#L62'><span>62:7</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>18.1k</span>, <span class='None'>False</span>: <span class='covered-line'>3.39k</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L63' href='#L63'><pre>63</pre></a></td><td class='covered-line'><pre>18.1k</pre></td><td class='code'><pre>    SlotSize = 8;</pre></td></tr><tr><td class='line-number'><a name='L64' href='#L64'><pre>64</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>    // This matches the simplified 32-bit pointer code in the data layout</pre></td></tr><tr><td class='line-number'><a name='L65' href='#L65'><pre>65</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>    // computation.</pre></td></tr><tr><td class='line-number'><a name='L66' href='#L66'><pre>66</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>    // FIXME: Should use the data layout?</pre></td></tr><tr><td class='line-number'><a name='L67' href='#L67'><pre>67</pre></a></td><td class='covered-line'><pre>18.1k</pre></td><td class='code'><pre>    bool Use64BitReg = !TT.isX32();</pre></td></tr><tr><td class='line-number'><a name='L68' href='#L68'><pre>68</pre></a></td><td class='covered-line'><pre>18.1k</pre></td><td class='code'><pre>    StackPtr = Use64BitReg ? <div class='tooltip'>X86::RSP<span class='tooltip-content'>18.0k</span></div> : <div class='tooltip'>X86::ESP<span class='tooltip-content'>89</span></div>;</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L68' href='#L68'><span>68:16</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>18.0k</span>, <span class='None'>False</span>: <span class='covered-line'>89</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L69' href='#L69'><pre>69</pre></a></td><td class='covered-line'><pre>18.1k</pre></td><td class='code'><pre>    FramePtr = Use64BitReg ? <div class='tooltip'>X86::RBP<span class='tooltip-content'>18.0k</span></div> : <div class='tooltip'>X86::EBP<span class='tooltip-content'>89</span></div>;</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L69' href='#L69'><span>69:16</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>18.0k</span>, <span class='None'>False</span>: <span class='covered-line'>89</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L70' href='#L70'><pre>70</pre></a></td><td class='covered-line'><pre>18.1k</pre></td><td class='code'><pre>    BasePtr = Use64BitReg ? <div class='tooltip'>X86::RBX<span class='tooltip-content'>18.0k</span></div> : <div class='tooltip'>X86::EBX<span class='tooltip-content'>89</span></div>;</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L70' href='#L70'><span>70:15</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>18.0k</span>, <span class='None'>False</span>: <span class='covered-line'>89</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L71' href='#L71'><pre>71</pre></a></td><td class='covered-line'><pre>18.1k</pre></td><td class='code'><pre>  } else {</pre></td></tr><tr><td class='line-number'><a name='L72' href='#L72'><pre>72</pre></a></td><td class='covered-line'><pre>3.39k</pre></td><td class='code'><pre>    SlotSize = 4;</pre></td></tr><tr><td class='line-number'><a name='L73' href='#L73'><pre>73</pre></a></td><td class='covered-line'><pre>3.39k</pre></td><td class='code'><pre>    StackPtr = X86::ESP;</pre></td></tr><tr><td class='line-number'><a name='L74' href='#L74'><pre>74</pre></a></td><td class='covered-line'><pre>3.39k</pre></td><td class='code'><pre>    FramePtr = X86::EBP;</pre></td></tr><tr><td class='line-number'><a name='L75' href='#L75'><pre>75</pre></a></td><td class='covered-line'><pre>3.39k</pre></td><td class='code'><pre>    BasePtr = X86::ESI;</pre></td></tr><tr><td class='line-number'><a name='L76' href='#L76'><pre>76</pre></a></td><td class='covered-line'><pre>3.39k</pre></td><td class='code'><pre>  }</pre></td></tr><tr><td class='line-number'><a name='L77' href='#L77'><pre>77</pre></a></td><td class='covered-line'><pre>21.5k</pre></td><td class='code'><pre>}</pre></td></tr><tr><td class='line-number'><a name='L78' href='#L78'><pre>78</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L79' href='#L79'><pre>79</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>int</pre></td></tr><tr><td class='line-number'><a name='L80' href='#L80'><pre>80</pre></a></td><td class='uncovered-line'><pre>0</pre></td><td class='code'><pre>X86RegisterInfo::getSEHRegNum(unsigned i) const <span class='red'>{</span></pre></td></tr><tr><td class='line-number'><a name='L81' href='#L81'><pre>81</pre></a></td><td class='uncovered-line'><pre>0</pre></td><td class='code'><pre><span class='red'>  return getEncodingValue(i);</span></pre></td></tr><tr><td class='line-number'><a name='L82' href='#L82'><pre>82</pre></a></td><td class='uncovered-line'><pre>0</pre></td><td class='code'><pre><span class='red'>}</span></pre></td></tr><tr><td class='line-number'><a name='L83' href='#L83'><pre>83</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L84' href='#L84'><pre>84</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>const TargetRegisterClass *</pre></td></tr><tr><td class='line-number'><a name='L85' href='#L85'><pre>85</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>X86RegisterInfo::getSubClassWithSubReg(const TargetRegisterClass *RC,</pre></td></tr><tr><td class='line-number'><a name='L86' href='#L86'><pre>86</pre></a></td><td class='covered-line'><pre>244k</pre></td><td class='code'><pre>                                       unsigned Idx) const {</pre></td></tr><tr><td class='line-number'><a name='L87' href='#L87'><pre>87</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>  // The sub_8bit sub-register index is more constrained in 32-bit mode.</pre></td></tr><tr><td class='line-number'><a name='L88' href='#L88'><pre>88</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>  // It behaves just like the sub_8bit_hi index.</pre></td></tr><tr><td class='line-number'><a name='L89' href='#L89'><pre>89</pre></a></td><td class='covered-line'><pre>244k</pre></td><td class='code'><pre>  if (!Is64Bit &amp;&amp; <div class='tooltip'>Idx == X86::sub_8bit<span class='tooltip-content'>21.5k</span></div>)</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L89' href='#L89'><span>89:7</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>21.5k</span>, <span class='None'>False</span>: <span class='covered-line'>222k</span>]
  Branch (<span class='line-number'><a name='L89' href='#L89'><span>89:19</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>10.4k</span>, <span class='None'>False</span>: <span class='covered-line'>11.0k</span>]
</pre></div><div class='expansion-view'><pre>  MC/DC Decision Region (<span class='line-number'><a href='#L89'><span>89:7</span></a></span>) to (<span class='line-number'><a href='#L89'><span>89:39</span></a></span>)

  Number of Conditions: 2
     Condition C1 --> (89:7)
     Condition C2 --> (89:19)

  Executed MC/DC Test Vectors:

     C1, C2    Result
  1 { F,  -  = F      }
  2 { T,  F  = F      }
  3 { T,  T  = T      }

  C1-Pair: covered: (1,3)
  C2-Pair: covered: (2,3)
  MC/DC Coverage for Expression: 100.00%
</pre></div></td></tr><tr><td class='line-number'><a name='L90' href='#L90'><pre>90</pre></a></td><td class='covered-line'><pre>10.4k</pre></td><td class='code'><pre>    Idx = X86::sub_8bit_hi;</pre></td></tr><tr><td class='line-number'><a name='L91' href='#L91'><pre>91</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L92' href='#L92'><pre>92</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>  // Forward to TableGen&apos;s default version.</pre></td></tr><tr><td class='line-number'><a name='L93' href='#L93'><pre>93</pre></a></td><td class='covered-line'><pre>244k</pre></td><td class='code'><pre>  return X86GenRegisterInfo::getSubClassWithSubReg(RC, Idx);</pre></td></tr><tr><td class='line-number'><a name='L94' href='#L94'><pre>94</pre></a></td><td class='covered-line'><pre>244k</pre></td><td class='code'><pre>}</pre></td></tr><tr><td class='line-number'><a name='L95' href='#L95'><pre>95</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L96' href='#L96'><pre>96</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>const TargetRegisterClass *</pre></td></tr><tr><td class='line-number'><a name='L97' href='#L97'><pre>97</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>X86RegisterInfo::getMatchingSuperRegClass(const TargetRegisterClass *A,</pre></td></tr><tr><td class='line-number'><a name='L98' href='#L98'><pre>98</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>                                          const TargetRegisterClass *B,</pre></td></tr><tr><td class='line-number'><a name='L99' href='#L99'><pre>99</pre></a></td><td class='covered-line'><pre>318k</pre></td><td class='code'><pre>                                          unsigned SubIdx) const {</pre></td></tr><tr><td class='line-number'><a name='L100' href='#L100'><pre>100</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>  // The sub_8bit sub-register index is more constrained in 32-bit mode.</pre></td></tr><tr><td class='line-number'><a name='L101' href='#L101'><pre>101</pre></a></td><td class='covered-line'><pre>318k</pre></td><td class='code'><pre>  if (!Is64Bit &amp;&amp; <div class='tooltip'>SubIdx == X86::sub_8bit<span class='tooltip-content'>28.3k</span></div>) {</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L101' href='#L101'><span>101:7</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>28.3k</span>, <span class='None'>False</span>: <span class='covered-line'>290k</span>]
  Branch (<span class='line-number'><a name='L101' href='#L101'><span>101:19</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>15.8k</span>, <span class='None'>False</span>: <span class='covered-line'>12.4k</span>]
</pre></div><div class='expansion-view'><pre>  MC/DC Decision Region (<span class='line-number'><a href='#L101'><span>101:7</span></a></span>) to (<span class='line-number'><a href='#L101'><span>101:42</span></a></span>)

  Number of Conditions: 2
     Condition C1 --> (101:7)
     Condition C2 --> (101:19)

  Executed MC/DC Test Vectors:

     C1, C2    Result
  1 { F,  -  = F      }
  2 { T,  F  = F      }
  3 { T,  T  = T      }

  C1-Pair: covered: (1,3)
  C2-Pair: covered: (2,3)
  MC/DC Coverage for Expression: 100.00%
</pre></div></td></tr><tr><td class='line-number'><a name='L102' href='#L102'><pre>102</pre></a></td><td class='covered-line'><pre>15.8k</pre></td><td class='code'><pre>    A = X86GenRegisterInfo::getSubClassWithSubReg(A, X86::sub_8bit_hi);</pre></td></tr><tr><td class='line-number'><a name='L103' href='#L103'><pre>103</pre></a></td><td class='covered-line'><pre>15.8k</pre></td><td class='code'><pre>    if (!A)</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L103' href='#L103'><span>103:9</span></a></span>): [<span class='red'>True</span>: <span class='uncovered-line'>0</span>, <span class='None'>False</span>: <span class='covered-line'>15.8k</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L104' href='#L104'><pre>104</pre></a></td><td class='uncovered-line'><pre>0</pre></td><td class='code'><pre>      <span class='red'>return nullptr</span>;</pre></td></tr><tr><td class='line-number'><a name='L105' href='#L105'><pre>105</pre></a></td><td class='covered-line'><pre>15.8k</pre></td><td class='code'><pre>  }</pre></td></tr><tr><td class='line-number'><a name='L106' href='#L106'><pre>106</pre></a></td><td class='covered-line'><pre>318k</pre></td><td class='code'><pre>  return X86GenRegisterInfo::getMatchingSuperRegClass(A, B, SubIdx);</pre></td></tr><tr><td class='line-number'><a name='L107' href='#L107'><pre>107</pre></a></td><td class='covered-line'><pre>318k</pre></td><td class='code'><pre>}</pre></td></tr><tr><td class='line-number'><a name='L108' href='#L108'><pre>108</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L109' href='#L109'><pre>109</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>const TargetRegisterClass *</pre></td></tr><tr><td class='line-number'><a name='L110' href='#L110'><pre>110</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>X86RegisterInfo::getLargestLegalSuperClass(const TargetRegisterClass *RC,</pre></td></tr><tr><td class='line-number'><a name='L111' href='#L111'><pre>111</pre></a></td><td class='covered-line'><pre>655k</pre></td><td class='code'><pre>                                           const MachineFunction &amp;MF) const {</pre></td></tr><tr><td class='line-number'><a name='L112' href='#L112'><pre>112</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>  // Don&apos;t allow super-classes of GR8_NOREX.  This class is only used after</pre></td></tr><tr><td class='line-number'><a name='L113' href='#L113'><pre>113</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>  // extracting sub_8bit_hi sub-registers.  The H sub-registers cannot be copied</pre></td></tr><tr><td class='line-number'><a name='L114' href='#L114'><pre>114</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>  // to the full GR8 register class in 64-bit mode, so we cannot allow the</pre></td></tr><tr><td class='line-number'><a name='L115' href='#L115'><pre>115</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>  // reigster class inflation.</pre></td></tr><tr><td class='line-number'><a name='L116' href='#L116'><pre>116</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>  //</pre></td></tr><tr><td class='line-number'><a name='L117' href='#L117'><pre>117</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>  // The GR8_NOREX class is always used in a way that won&apos;t be constrained to a</pre></td></tr><tr><td class='line-number'><a name='L118' href='#L118'><pre>118</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>  // sub-class, so sub-classes like GR8_ABCD_L are allowed to expand to the</pre></td></tr><tr><td class='line-number'><a name='L119' href='#L119'><pre>119</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>  // full GR8 class.</pre></td></tr><tr><td class='line-number'><a name='L120' href='#L120'><pre>120</pre></a></td><td class='covered-line'><pre>655k</pre></td><td class='code'><pre>  if (RC == &amp;X86::GR8_NOREXRegClass)</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L120' href='#L120'><span>120:7</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>7.94k</span>, <span class='None'>False</span>: <span class='covered-line'>647k</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L121' href='#L121'><pre>121</pre></a></td><td class='covered-line'><pre>7.94k</pre></td><td class='code'><pre>    return RC;</pre></td></tr><tr><td class='line-number'><a name='L122' href='#L122'><pre>122</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L123' href='#L123'><pre>123</pre></a></td><td class='covered-line'><pre>647k</pre></td><td class='code'><pre>  const X86Subtarget &amp;Subtarget = MF.getSubtarget&lt;X86Subtarget&gt;();</pre></td></tr><tr><td class='line-number'><a name='L124' href='#L124'><pre>124</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L125' href='#L125'><pre>125</pre></a></td><td class='covered-line'><pre>647k</pre></td><td class='code'><pre>  const TargetRegisterClass *Super = RC;</pre></td></tr><tr><td class='line-number'><a name='L126' href='#L126'><pre>126</pre></a></td><td class='covered-line'><pre>647k</pre></td><td class='code'><pre>  TargetRegisterClass::sc_iterator I = RC-&gt;getSuperClasses();</pre></td></tr><tr><td class='line-number'><a name='L127' href='#L127'><pre>127</pre></a></td><td class='covered-line'><pre>1.15M</pre></td><td class='code'><pre>  do {</pre></td></tr><tr><td class='line-number'><a name='L128' href='#L128'><pre>128</pre></a></td><td class='covered-line'><pre>1.15M</pre></td><td class='code'><pre>    switch (Super-&gt;getID()) {</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L128' href='#L128'><span>128:13</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>537k</span>, <span class='None'>False</span>: <span class='covered-line'>615k</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L129' href='#L129'><pre>129</pre></a></td><td class='covered-line'><pre>10.0k</pre></td><td class='code'><pre>    case X86::FR32RegClassID:</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L129' href='#L129'><span>129:5</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>10.0k</span>, <span class='None'>False</span>: <span class='covered-line'>1.14M</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L130' href='#L130'><pre>130</pre></a></td><td class='covered-line'><pre>19.7k</pre></td><td class='code'><pre>    case X86::FR64RegClassID:</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L130' href='#L130'><span>130:5</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>9.69k</span>, <span class='None'>False</span>: <span class='covered-line'>1.14M</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L131' href='#L131'><pre>131</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>      // If AVX-512 isn&apos;t supported we should only inflate to these classes.</pre></td></tr><tr><td class='line-number'><a name='L132' href='#L132'><pre>132</pre></a></td><td class='covered-line'><pre>19.7k</pre></td><td class='code'><pre>      if (!Subtarget.hasAVX512() &amp;&amp;</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L132' href='#L132'><span>132:11</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>3.31k</span>, <span class='None'>False</span>: <span class='covered-line'>16.4k</span>]
  Branch (<span class='line-number'><a name='L132' href='#L132'><span>132:11</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>3.31k</span>, <span class='None'>False</span>: <span class='covered-line'>16.4k</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L133' href='#L133'><pre>133</pre></a></td><td class='covered-line'><pre>19.7k</pre></td><td class='code'><pre>          <div class='tooltip'>getRegSizeInBits(*Super) == getRegSizeInBits(*RC)<span class='tooltip-content'>3.31k</span></div>)</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L133' href='#L133'><span>133:11</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>3.31k</span>, <span class='red'>False</span>: <span class='uncovered-line'>0</span>]
</pre></div><div class='expansion-view'><pre>  MC/DC Decision Region (<span class='line-number'><a href='#L132'><span>132:11</span></a></span>) to (<span class='line-number'><a href='#L132'><span>133:60</span></a></span>)

  Number of Conditions: 2
     Condition C1 --> (132:11)
     Condition C2 --> (133:11)

  Executed MC/DC Test Vectors:

     C1, C2    Result
  1 { F,  -  = F      }
  2 { T,  T  = T      }

  C1-Pair: covered: (1,2)
  C2-Pair: not covered
  MC/DC Coverage for Expression: 50.00%
</pre></div></td></tr><tr><td class='line-number'><a name='L134' href='#L134'><pre>134</pre></a></td><td class='covered-line'><pre>3.31k</pre></td><td class='code'><pre>        return Super;</pre></td></tr><tr><td class='line-number'><a name='L135' href='#L135'><pre>135</pre></a></td><td class='covered-line'><pre>16.4k</pre></td><td class='code'><pre>      break;</pre></td></tr><tr><td class='line-number'><a name='L136' href='#L136'><pre>136</pre></a></td><td class='covered-line'><pre>80.7k</pre></td><td class='code'><pre>    case X86::VR128RegClassID:</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L136' href='#L136'><span>136:5</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>80.7k</span>, <span class='None'>False</span>: <span class='covered-line'>1.07M</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L137' href='#L137'><pre>137</pre></a></td><td class='covered-line'><pre>146k</pre></td><td class='code'><pre>    case X86::VR256RegClassID:</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L137' href='#L137'><span>137:5</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>65.8k</span>, <span class='None'>False</span>: <span class='covered-line'>1.08M</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L138' href='#L138'><pre>138</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>      // If VLX isn&apos;t supported we should only inflate to these classes.</pre></td></tr><tr><td class='line-number'><a name='L139' href='#L139'><pre>139</pre></a></td><td class='covered-line'><pre>146k</pre></td><td class='code'><pre>      if (!Subtarget.hasVLX() &amp;&amp;</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L139' href='#L139'><span>139:11</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>124k</span>, <span class='None'>False</span>: <span class='covered-line'>21.9k</span>]
  Branch (<span class='line-number'><a name='L139' href='#L139'><span>139:11</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>124k</span>, <span class='None'>False</span>: <span class='covered-line'>21.9k</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L140' href='#L140'><pre>140</pre></a></td><td class='covered-line'><pre>146k</pre></td><td class='code'><pre>          <div class='tooltip'>getRegSizeInBits(*Super) == getRegSizeInBits(*RC)<span class='tooltip-content'>124k</span></div>)</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L140' href='#L140'><span>140:11</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>124k</span>, <span class='red'>False</span>: <span class='uncovered-line'>0</span>]
</pre></div><div class='expansion-view'><pre>  MC/DC Decision Region (<span class='line-number'><a href='#L139'><span>139:11</span></a></span>) to (<span class='line-number'><a href='#L139'><span>140:60</span></a></span>)

  Number of Conditions: 2
     Condition C1 --> (139:11)
     Condition C2 --> (140:11)

  Executed MC/DC Test Vectors:

     C1, C2    Result
  1 { F,  -  = F      }
  2 { T,  T  = T      }

  C1-Pair: covered: (1,2)
  C2-Pair: not covered
  MC/DC Coverage for Expression: 50.00%
</pre></div></td></tr><tr><td class='line-number'><a name='L141' href='#L141'><pre>141</pre></a></td><td class='covered-line'><pre>124k</pre></td><td class='code'><pre>        return Super;</pre></td></tr><tr><td class='line-number'><a name='L142' href='#L142'><pre>142</pre></a></td><td class='covered-line'><pre>21.9k</pre></td><td class='code'><pre>      break;</pre></td></tr><tr><td class='line-number'><a name='L143' href='#L143'><pre>143</pre></a></td><td class='covered-line'><pre>21.9k</pre></td><td class='code'><pre>    case X86::VR128XRegClassID:</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L143' href='#L143'><span>143:5</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>12.0k</span>, <span class='None'>False</span>: <span class='covered-line'>1.14M</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L144' href='#L144'><pre>144</pre></a></td><td class='covered-line'><pre>30.2k</pre></td><td class='code'><pre>    case X86::VR256XRegClassID:</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L144' href='#L144'><span>144:5</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>18.1k</span>, <span class='None'>False</span>: <span class='covered-line'>1.13M</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L145' href='#L145'><pre>145</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>      // If VLX isn&apos;t support we shouldn&apos;t inflate to these classes.</pre></td></tr><tr><td class='line-number'><a name='L146' href='#L146'><pre>146</pre></a></td><td class='covered-line'><pre>30.2k</pre></td><td class='code'><pre>      if (Subtarget.hasVLX() &amp;&amp;</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L146' href='#L146'><span>146:11</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>30.2k</span>, <span class='None'>False</span>: <span class='covered-line'>48</span>]
  Branch (<span class='line-number'><a name='L146' href='#L146'><span>146:11</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>30.2k</span>, <span class='None'>False</span>: <span class='covered-line'>48</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L147' href='#L147'><pre>147</pre></a></td><td class='covered-line'><pre>30.2k</pre></td><td class='code'><pre>          <div class='tooltip'>getRegSizeInBits(*Super) == getRegSizeInBits(*RC)<span class='tooltip-content'>30.2k</span></div>)</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L147' href='#L147'><span>147:11</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>30.2k</span>, <span class='red'>False</span>: <span class='uncovered-line'>0</span>]
</pre></div><div class='expansion-view'><pre>  MC/DC Decision Region (<span class='line-number'><a href='#L146'><span>146:11</span></a></span>) to (<span class='line-number'><a href='#L146'><span>147:60</span></a></span>)

  Number of Conditions: 2
     Condition C1 --> (146:11)
     Condition C2 --> (147:11)

  Executed MC/DC Test Vectors:

     C1, C2    Result
  1 { F,  -  = F      }
  2 { T,  T  = T      }

  C1-Pair: covered: (1,2)
  C2-Pair: not covered
  MC/DC Coverage for Expression: 50.00%
</pre></div></td></tr><tr><td class='line-number'><a name='L148' href='#L148'><pre>148</pre></a></td><td class='covered-line'><pre>30.2k</pre></td><td class='code'><pre>        return Super;</pre></td></tr><tr><td class='line-number'><a name='L149' href='#L149'><pre>149</pre></a></td><td class='covered-line'><pre>48</pre></td><td class='code'><pre>      break;</pre></td></tr><tr><td class='line-number'><a name='L150' href='#L150'><pre>150</pre></a></td><td class='covered-line'><pre>8.67k</pre></td><td class='code'><pre>    case X86::FR32XRegClassID:</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L150' href='#L150'><span>150:5</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>8.67k</span>, <span class='None'>False</span>: <span class='covered-line'>1.14M</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L151' href='#L151'><pre>151</pre></a></td><td class='covered-line'><pre>17.3k</pre></td><td class='code'><pre>    case X86::FR64XRegClassID:</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L151' href='#L151'><span>151:5</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>8.63k</span>, <span class='None'>False</span>: <span class='covered-line'>1.14M</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L152' href='#L152'><pre>152</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>      // If AVX-512 isn&apos;t support we shouldn&apos;t inflate to these classes.</pre></td></tr><tr><td class='line-number'><a name='L153' href='#L153'><pre>153</pre></a></td><td class='covered-line'><pre>17.3k</pre></td><td class='code'><pre>      if (Subtarget.hasAVX512() &amp;&amp;</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L153' href='#L153'><span>153:11</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>830</span>, <span class='None'>False</span>: <span class='covered-line'>16.4k</span>]
  Branch (<span class='line-number'><a name='L153' href='#L153'><span>153:11</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>17.3k</span>, <span class='red'>False</span>: <span class='uncovered-line'>0</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L154' href='#L154'><pre>154</pre></a></td><td class='covered-line'><pre>17.3k</pre></td><td class='code'><pre>          getRegSizeInBits(*Super) == getRegSizeInBits(*RC))</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L154' href='#L154'><span>154:11</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>830</span>, <span class='None'>False</span>: <span class='covered-line'>16.4k</span>]
</pre></div><div class='expansion-view'><pre>  MC/DC Decision Region (<span class='line-number'><a href='#L153'><span>153:11</span></a></span>) to (<span class='line-number'><a href='#L153'><span>154:60</span></a></span>)

  Number of Conditions: 2
     Condition C1 --> (153:11)
     Condition C2 --> (154:11)

  Executed MC/DC Test Vectors:

     C1, C2    Result
  1 { T,  F  = F      }
  2 { T,  T  = T      }

  C1-Pair: not covered
  C2-Pair: covered: (1,2)
  MC/DC Coverage for Expression: 50.00%
</pre></div></td></tr><tr><td class='line-number'><a name='L155' href='#L155'><pre>155</pre></a></td><td class='covered-line'><pre>830</pre></td><td class='code'><pre>        return Super;</pre></td></tr><tr><td class='line-number'><a name='L156' href='#L156'><pre>156</pre></a></td><td class='covered-line'><pre>16.4k</pre></td><td class='code'><pre>      break;</pre></td></tr><tr><td class='line-number'><a name='L157' href='#L157'><pre>157</pre></a></td><td class='covered-line'><pre>100k</pre></td><td class='code'><pre>    case X86::GR8RegClassID:</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L157' href='#L157'><span>157:5</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>100k</span>, <span class='None'>False</span>: <span class='covered-line'>1.05M</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L158' href='#L158'><pre>158</pre></a></td><td class='covered-line'><pre>101k</pre></td><td class='code'><pre>    case X86::GR16RegClassID:</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L158' href='#L158'><span>158:5</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>1.42k</span>, <span class='None'>False</span>: <span class='covered-line'>1.15M</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L159' href='#L159'><pre>159</pre></a></td><td class='covered-line'><pre>210k</pre></td><td class='code'><pre>    case X86::GR32RegClassID:</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L159' href='#L159'><span>159:5</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>108k</span>, <span class='None'>False</span>: <span class='covered-line'>1.04M</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L160' href='#L160'><pre>160</pre></a></td><td class='covered-line'><pre>318k</pre></td><td class='code'><pre>    case X86::GR64RegClassID:</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L160' href='#L160'><span>160:5</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>107k</span>, <span class='None'>False</span>: <span class='covered-line'>1.04M</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L161' href='#L161'><pre>161</pre></a></td><td class='covered-line'><pre>318k</pre></td><td class='code'><pre>    case X86::GR8_NOREX2RegClassID:</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L161' href='#L161'><span>161:5</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>11</span>, <span class='None'>False</span>: <span class='covered-line'>1.15M</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L162' href='#L162'><pre>162</pre></a></td><td class='covered-line'><pre>318k</pre></td><td class='code'><pre>    case X86::GR16_NOREX2RegClassID:</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L162' href='#L162'><span>162:5</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>6</span>, <span class='None'>False</span>: <span class='covered-line'>1.15M</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L163' href='#L163'><pre>163</pre></a></td><td class='covered-line'><pre>318k</pre></td><td class='code'><pre>    case X86::GR32_NOREX2RegClassID:</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L163' href='#L163'><span>163:5</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>349</span>, <span class='None'>False</span>: <span class='covered-line'>1.15M</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L164' href='#L164'><pre>164</pre></a></td><td class='covered-line'><pre>326k</pre></td><td class='code'><pre>    case X86::GR64_NOREX2RegClassID:</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L164' href='#L164'><span>164:5</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>7.99k</span>, <span class='None'>False</span>: <span class='covered-line'>1.14M</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L165' href='#L165'><pre>165</pre></a></td><td class='covered-line'><pre>335k</pre></td><td class='code'><pre>    case X86::RFP32RegClassID:</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L165' href='#L165'><span>165:5</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>8.44k</span>, <span class='None'>False</span>: <span class='covered-line'>1.14M</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L166' href='#L166'><pre>166</pre></a></td><td class='covered-line'><pre>335k</pre></td><td class='code'><pre>    case X86::RFP64RegClassID:</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L166' href='#L166'><span>166:5</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>384</span>, <span class='None'>False</span>: <span class='covered-line'>1.15M</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L167' href='#L167'><pre>167</pre></a></td><td class='covered-line'><pre>336k</pre></td><td class='code'><pre>    case X86::RFP80RegClassID:</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L167' href='#L167'><span>167:5</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>1.10k</span>, <span class='None'>False</span>: <span class='covered-line'>1.15M</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L168' href='#L168'><pre>168</pre></a></td><td class='covered-line'><pre>343k</pre></td><td class='code'><pre>    case X86::VR512_0_15RegClassID:</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L168' href='#L168'><span>168:5</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>6.82k</span>, <span class='None'>False</span>: <span class='covered-line'>1.14M</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L169' href='#L169'><pre>169</pre></a></td><td class='covered-line'><pre>401k</pre></td><td class='code'><pre>    case X86::VR512RegClassID:</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L169' href='#L169'><span>169:5</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>57.8k</span>, <span class='None'>False</span>: <span class='covered-line'>1.09M</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L170' href='#L170'><pre>170</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>      // Don&apos;t return a super-class that would shrink the spill size.</pre></td></tr><tr><td class='line-number'><a name='L171' href='#L171'><pre>171</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>      // That can happen with the vector and float classes.</pre></td></tr><tr><td class='line-number'><a name='L172' href='#L172'><pre>172</pre></a></td><td class='covered-line'><pre>401k</pre></td><td class='code'><pre>      if (getRegSizeInBits(*Super) == getRegSizeInBits(*RC))</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L172' href='#L172'><span>172:11</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>401k</span>, <span class='red'>False</span>: <span class='uncovered-line'>0</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L173' href='#L173'><pre>173</pre></a></td><td class='covered-line'><pre>401k</pre></td><td class='code'><pre>        return Super;</pre></td></tr><tr><td class='line-number'><a name='L174' href='#L174'><pre>174</pre></a></td><td class='covered-line'><pre>1.15M</pre></td><td class='code'><pre>    }</pre></td></tr><tr><td class='line-number'><a name='L175' href='#L175'><pre>175</pre></a></td><td class='covered-line'><pre>592k</pre></td><td class='code'><pre>    Super = *I++;</pre></td></tr><tr><td class='line-number'><a name='L176' href='#L176'><pre>176</pre></a></td><td class='covered-line'><pre>592k</pre></td><td class='code'><pre>  } while (Super);</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L176' href='#L176'><span>176:12</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>505k</span>, <span class='None'>False</span>: <span class='covered-line'>86.9k</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L177' href='#L177'><pre>177</pre></a></td><td class='covered-line'><pre>86.9k</pre></td><td class='code'><pre>  return RC;</pre></td></tr><tr><td class='line-number'><a name='L178' href='#L178'><pre>178</pre></a></td><td class='covered-line'><pre>647k</pre></td><td class='code'><pre>}</pre></td></tr><tr><td class='line-number'><a name='L179' href='#L179'><pre>179</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L180' href='#L180'><pre>180</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>const TargetRegisterClass *</pre></td></tr><tr><td class='line-number'><a name='L181' href='#L181'><pre>181</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>X86RegisterInfo::getPointerRegClass(const MachineFunction &amp;MF,</pre></td></tr><tr><td class='line-number'><a name='L182' href='#L182'><pre>182</pre></a></td><td class='covered-line'><pre>2.11M</pre></td><td class='code'><pre>                                    unsigned Kind) const {</pre></td></tr><tr><td class='line-number'><a name='L183' href='#L183'><pre>183</pre></a></td><td class='covered-line'><pre>2.11M</pre></td><td class='code'><pre>  const X86Subtarget &amp;Subtarget = MF.getSubtarget&lt;X86Subtarget&gt;();</pre></td></tr><tr><td class='line-number'><a name='L184' href='#L184'><pre>184</pre></a></td><td class='covered-line'><pre>2.11M</pre></td><td class='code'><pre>  switch (Kind) {</pre></td></tr><tr><td class='line-number'><a name='L185' href='#L185'><pre>185</pre></a></td><td class='uncovered-line'><pre>0</pre></td><td class='code'><pre>  <span class='red'>default: </span><span class='red'>llvm_unreachable</span><span class='red'>(&quot;Unexpected Kind in getPointerRegClass!&quot;);</span></pre><div class='expansion-view'><div class='centered'><table><tr><td><pre>Line</pre></td><td><pre>Count</pre></td><td><pre>Source</pre></td></tr><tr><td class='line-number'><a name='L144' href='#L144'><pre>144</pre></a></td><td class='uncovered-line'><pre>0</pre></td><td class='code'><pre>  <span class='red'>::llvm::llvm_unreachable_internal(msg, __FILE__, __LINE__)</span></pre></td></tr></table></div></div><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L185' href='#L185'><span>185:3</span></a></span>): [<span class='red'>True</span>: <span class='uncovered-line'>0</span>, <span class='None'>False</span>: <span class='covered-line'>2.11M</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L186' href='#L186'><pre>186</pre></a></td><td class='covered-line'><pre>1.52M</pre></td><td class='code'><pre><span class='red'>  </span>case 0: // Normal GPRs.</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L186' href='#L186'><span>186:3</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>1.52M</span>, <span class='None'>False</span>: <span class='covered-line'>589k</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L187' href='#L187'><pre>187</pre></a></td><td class='covered-line'><pre>1.52M</pre></td><td class='code'><pre>    if (Subtarget.isTarget64BitLP64())</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L187' href='#L187'><span>187:9</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>1.20M</span>, <span class='None'>False</span>: <span class='covered-line'>327k</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L188' href='#L188'><pre>188</pre></a></td><td class='covered-line'><pre>1.20M</pre></td><td class='code'><pre>      return &amp;X86::GR64RegClass;</pre></td></tr><tr><td class='line-number'><a name='L189' href='#L189'><pre>189</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>    // If the target is 64bit but we have been told to use 32bit addresses,</pre></td></tr><tr><td class='line-number'><a name='L190' href='#L190'><pre>190</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>    // we can still use 64-bit register as long as we know the high bits</pre></td></tr><tr><td class='line-number'><a name='L191' href='#L191'><pre>191</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>    // are zeros.</pre></td></tr><tr><td class='line-number'><a name='L192' href='#L192'><pre>192</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>    // Reflect that in the returned register class.</pre></td></tr><tr><td class='line-number'><a name='L193' href='#L193'><pre>193</pre></a></td><td class='covered-line'><pre>327k</pre></td><td class='code'><pre>    if (Is64Bit) {</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L193' href='#L193'><span>193:9</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>10.7k</span>, <span class='None'>False</span>: <span class='covered-line'>316k</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L194' href='#L194'><pre>194</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>      // When the target also allows 64-bit frame pointer and we do have a</pre></td></tr><tr><td class='line-number'><a name='L195' href='#L195'><pre>195</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>      // frame, this is fine to use it for the address accesses as well.</pre></td></tr><tr><td class='line-number'><a name='L196' href='#L196'><pre>196</pre></a></td><td class='covered-line'><pre>10.7k</pre></td><td class='code'><pre>      const X86FrameLowering *TFI = getFrameLowering(MF);</pre></td></tr><tr><td class='line-number'><a name='L197' href='#L197'><pre>197</pre></a></td><td class='covered-line'><pre>10.7k</pre></td><td class='code'><pre>      return TFI-&gt;hasFP(MF) &amp;&amp; <div class='tooltip'>TFI-&gt;Uses64BitFramePtr<span class='tooltip-content'>2.02k</span></div></pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L197' href='#L197'><span>197:14</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>2.02k</span>, <span class='None'>False</span>: <span class='covered-line'>8.74k</span>]
  Branch (<span class='line-number'><a name='L197' href='#L197'><span>197:32</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>42</span>, <span class='None'>False</span>: <span class='covered-line'>1.98k</span>]
</pre></div><div class='expansion-view'><pre>  MC/DC Decision Region (<span class='line-number'><a href='#L197'><span>197:14</span></a></span>) to (<span class='line-number'><a href='#L197'><span>197:54</span></a></span>)

  Number of Conditions: 2
     Condition C1 --> (197:14)
     Condition C2 --> (197:32)

  Executed MC/DC Test Vectors:

     C1, C2    Result
  1 { F,  -  = F      }
  2 { T,  F  = F      }
  3 { T,  T  = T      }

  C1-Pair: covered: (1,3)
  C2-Pair: covered: (2,3)
  MC/DC Coverage for Expression: 100.00%
</pre></div></td></tr><tr><td class='line-number'><a name='L198' href='#L198'><pre>198</pre></a></td><td class='covered-line'><pre>10.7k</pre></td><td class='code'><pre>                 ? <div class='tooltip'>&amp;X86::LOW32_ADDR_ACCESS_RBPRegClass<span class='tooltip-content'>42</span></div></pre></td></tr><tr><td class='line-number'><a name='L199' href='#L199'><pre>199</pre></a></td><td class='covered-line'><pre>10.7k</pre></td><td class='code'><pre>                 : <div class='tooltip'>&amp;X86::LOW32_ADDR_ACCESSRegClass<span class='tooltip-content'>10.7k</span></div>;</pre></td></tr><tr><td class='line-number'><a name='L200' href='#L200'><pre>200</pre></a></td><td class='covered-line'><pre>10.7k</pre></td><td class='code'><pre>    }</pre></td></tr><tr><td class='line-number'><a name='L201' href='#L201'><pre>201</pre></a></td><td class='covered-line'><pre>316k</pre></td><td class='code'><pre>    return &amp;X86::GR32RegClass;</pre></td></tr><tr><td class='line-number'><a name='L202' href='#L202'><pre>202</pre></a></td><td class='covered-line'><pre>582k</pre></td><td class='code'><pre>  case 1: // Normal GPRs except the stack pointer (for encoding reasons).</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L202' href='#L202'><span>202:3</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>582k</span>, <span class='None'>False</span>: <span class='covered-line'>1.53M</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L203' href='#L203'><pre>203</pre></a></td><td class='covered-line'><pre>582k</pre></td><td class='code'><pre>    if (Subtarget.isTarget64BitLP64())</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L203' href='#L203'><span>203:9</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>479k</span>, <span class='None'>False</span>: <span class='covered-line'>102k</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L204' href='#L204'><pre>204</pre></a></td><td class='covered-line'><pre>479k</pre></td><td class='code'><pre>      return &amp;X86::GR64_NOSPRegClass;</pre></td></tr><tr><td class='line-number'><a name='L205' href='#L205'><pre>205</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>    // NOSP does not contain RIP, so no special case here.</pre></td></tr><tr><td class='line-number'><a name='L206' href='#L206'><pre>206</pre></a></td><td class='covered-line'><pre>102k</pre></td><td class='code'><pre>    return &amp;X86::GR32_NOSPRegClass;</pre></td></tr><tr><td class='line-number'><a name='L207' href='#L207'><pre>207</pre></a></td><td class='covered-line'><pre>262</pre></td><td class='code'><pre>  case 2: // NOREX GPRs.</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L207' href='#L207'><span>207:3</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>262</span>, <span class='None'>False</span>: <span class='covered-line'>2.11M</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L208' href='#L208'><pre>208</pre></a></td><td class='covered-line'><pre>262</pre></td><td class='code'><pre>    if (Subtarget.isTarget64BitLP64())</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L208' href='#L208'><span>208:9</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>256</span>, <span class='None'>False</span>: <span class='covered-line'>6</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L209' href='#L209'><pre>209</pre></a></td><td class='covered-line'><pre>256</pre></td><td class='code'><pre>      return &amp;X86::GR64_NOREXRegClass;</pre></td></tr><tr><td class='line-number'><a name='L210' href='#L210'><pre>210</pre></a></td><td class='covered-line'><pre>6</pre></td><td class='code'><pre>    return &amp;X86::GR32_NOREXRegClass;</pre></td></tr><tr><td class='line-number'><a name='L211' href='#L211'><pre>211</pre></a></td><td class='covered-line'><pre>169</pre></td><td class='code'><pre>  case 3: // NOREX GPRs except the stack pointer (for encoding reasons).</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L211' href='#L211'><span>211:3</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>169</span>, <span class='None'>False</span>: <span class='covered-line'>2.11M</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L212' href='#L212'><pre>212</pre></a></td><td class='covered-line'><pre>169</pre></td><td class='code'><pre>    if (Subtarget.isTarget64BitLP64())</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L212' href='#L212'><span>212:9</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>166</span>, <span class='None'>False</span>: <span class='covered-line'>3</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L213' href='#L213'><pre>213</pre></a></td><td class='covered-line'><pre>166</pre></td><td class='code'><pre>      return &amp;X86::GR64_NOREX_NOSPRegClass;</pre></td></tr><tr><td class='line-number'><a name='L214' href='#L214'><pre>214</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>    // NOSP does not contain RIP, so no special case here.</pre></td></tr><tr><td class='line-number'><a name='L215' href='#L215'><pre>215</pre></a></td><td class='covered-line'><pre>3</pre></td><td class='code'><pre>    return &amp;X86::GR32_NOREX_NOSPRegClass;</pre></td></tr><tr><td class='line-number'><a name='L216' href='#L216'><pre>216</pre></a></td><td class='covered-line'><pre>6.29k</pre></td><td class='code'><pre>  case 4: // Available for tailcall (not callee-saved GPRs).</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L216' href='#L216'><span>216:3</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>6.29k</span>, <span class='None'>False</span>: <span class='covered-line'>2.11M</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L217' href='#L217'><pre>217</pre></a></td><td class='covered-line'><pre>6.29k</pre></td><td class='code'><pre>    return getGPRsForTailCall(MF);</pre></td></tr><tr><td class='line-number'><a name='L218' href='#L218'><pre>218</pre></a></td><td class='covered-line'><pre>2.11M</pre></td><td class='code'><pre>  }</pre></td></tr><tr><td class='line-number'><a name='L219' href='#L219'><pre>219</pre></a></td><td class='covered-line'><pre>2.11M</pre></td><td class='code'><pre>}</pre></td></tr><tr><td class='line-number'><a name='L220' href='#L220'><pre>220</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L221' href='#L221'><pre>221</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>bool X86RegisterInfo::shouldRewriteCopySrc(const TargetRegisterClass *DefRC,</pre></td></tr><tr><td class='line-number'><a name='L222' href='#L222'><pre>222</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>                                           unsigned DefSubReg,</pre></td></tr><tr><td class='line-number'><a name='L223' href='#L223'><pre>223</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>                                           const TargetRegisterClass *SrcRC,</pre></td></tr><tr><td class='line-number'><a name='L224' href='#L224'><pre>224</pre></a></td><td class='covered-line'><pre>176k</pre></td><td class='code'><pre>                                           unsigned SrcSubReg) const {</pre></td></tr><tr><td class='line-number'><a name='L225' href='#L225'><pre>225</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>  // Prevent rewriting a copy where the destination size is larger than the</pre></td></tr><tr><td class='line-number'><a name='L226' href='#L226'><pre>226</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>  // input size. See PR41619.</pre></td></tr><tr><td class='line-number'><a name='L227' href='#L227'><pre>227</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>  // FIXME: Should this be factored into the base implementation somehow.</pre></td></tr><tr><td class='line-number'><a name='L228' href='#L228'><pre>228</pre></a></td><td class='covered-line'><pre>176k</pre></td><td class='code'><pre>  if (DefRC-&gt;hasSuperClassEq(&amp;X86::GR64RegClass) &amp;&amp; <div class='tooltip'>DefSubReg == 0<span class='tooltip-content'>11.8k</span></div> &amp;&amp;</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L228' href='#L228'><span>228:7</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>11.8k</span>, <span class='None'>False</span>: <span class='covered-line'>165k</span>]
  Branch (<span class='line-number'><a name='L228' href='#L228'><span>228:53</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>9.79k</span>, <span class='None'>False</span>: <span class='covered-line'>2.00k</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L229' href='#L229'><pre>229</pre></a></td><td class='covered-line'><pre>176k</pre></td><td class='code'><pre>      <div class='tooltip'>SrcRC-&gt;hasSuperClassEq(&amp;X86::GR64RegClass)<span class='tooltip-content'>9.79k</span></div> &amp;&amp; <div class='tooltip'>SrcSubReg == X86::sub_32bit<span class='tooltip-content'>9.39k</span></div>)</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L229' href='#L229'><span>229:7</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>9.39k</span>, <span class='None'>False</span>: <span class='covered-line'>399</span>]
  Branch (<span class='line-number'><a name='L229' href='#L229'><span>229:53</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>2</span>, <span class='None'>False</span>: <span class='covered-line'>9.39k</span>]
</pre></div><div class='expansion-view'><pre>  MC/DC Decision Region (<span class='line-number'><a href='#L228'><span>228:7</span></a></span>) to (<span class='line-number'><a href='#L228'><span>229:80</span></a></span>)

  Number of Conditions: 4
     Condition C1 --> (228:7)
     Condition C2 --> (228:53)
     Condition C3 --> (229:7)
     Condition C4 --> (229:53)

  Executed MC/DC Test Vectors:

     C1, C2, C3, C4    Result
  1 { F,  -,  -,  -  = F      }
  2 { T,  F,  -,  -  = F      }
  3 { T,  T,  F,  -  = F      }
  4 { T,  T,  T,  F  = F      }
  5 { T,  T,  T,  T  = T      }

  C1-Pair: covered: (1,5)
  C2-Pair: covered: (2,5)
  C3-Pair: covered: (3,5)
  C4-Pair: covered: (4,5)
  MC/DC Coverage for Expression: 100.00%
</pre></div></td></tr><tr><td class='line-number'><a name='L230' href='#L230'><pre>230</pre></a></td><td class='covered-line'><pre>2</pre></td><td class='code'><pre>    return false;</pre></td></tr><tr><td class='line-number'><a name='L231' href='#L231'><pre>231</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L232' href='#L232'><pre>232</pre></a></td><td class='covered-line'><pre>176k</pre></td><td class='code'><pre>  return TargetRegisterInfo::shouldRewriteCopySrc(DefRC, DefSubReg,</pre></td></tr><tr><td class='line-number'><a name='L233' href='#L233'><pre>233</pre></a></td><td class='covered-line'><pre>176k</pre></td><td class='code'><pre>                                                  SrcRC, SrcSubReg);</pre></td></tr><tr><td class='line-number'><a name='L234' href='#L234'><pre>234</pre></a></td><td class='covered-line'><pre>176k</pre></td><td class='code'><pre>}</pre></td></tr><tr><td class='line-number'><a name='L235' href='#L235'><pre>235</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L236' href='#L236'><pre>236</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>const TargetRegisterClass *</pre></td></tr><tr><td class='line-number'><a name='L237' href='#L237'><pre>237</pre></a></td><td class='covered-line'><pre>13.4k</pre></td><td class='code'><pre>X86RegisterInfo::getGPRsForTailCall(const MachineFunction &amp;MF) const {</pre></td></tr><tr><td class='line-number'><a name='L238' href='#L238'><pre>238</pre></a></td><td class='covered-line'><pre>13.4k</pre></td><td class='code'><pre>  const Function &amp;F = MF.getFunction();</pre></td></tr><tr><td class='line-number'><a name='L239' href='#L239'><pre>239</pre></a></td><td class='covered-line'><pre>13.4k</pre></td><td class='code'><pre>  if (IsWin64 || <div class='tooltip'>(F.getCallingConv() == CallingConv::Win64)<span class='tooltip-content'>12.8k</span></div>)</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L239' href='#L239'><span>239:7</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>598</span>, <span class='None'>False</span>: <span class='covered-line'>12.8k</span>]
  Branch (<span class='line-number'><a name='L239' href='#L239'><span>239:18</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>12</span>, <span class='None'>False</span>: <span class='covered-line'>12.8k</span>]
</pre></div><div class='expansion-view'><pre>  MC/DC Decision Region (<span class='line-number'><a href='#L239'><span>239:7</span></a></span>) to (<span class='line-number'><a href='#L239'><span>239:60</span></a></span>)

  Number of Conditions: 2
     Condition C1 --> (239:7)
     Condition C2 --> (239:18)

  Executed MC/DC Test Vectors:

     C1, C2    Result
  1 { F,  F  = F      }
  2 { T,  -  = T      }
  3 { F,  T  = T      }

  C1-Pair: covered: (1,2)
  C2-Pair: covered: (1,3)
  MC/DC Coverage for Expression: 100.00%
</pre></div></td></tr><tr><td class='line-number'><a name='L240' href='#L240'><pre>240</pre></a></td><td class='covered-line'><pre>610</pre></td><td class='code'><pre>    return &amp;X86::GR64_TCW64RegClass;</pre></td></tr><tr><td class='line-number'><a name='L241' href='#L241'><pre>241</pre></a></td><td class='covered-line'><pre>12.8k</pre></td><td class='code'><pre>  else if (Is64Bit)</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L241' href='#L241'><span>241:12</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>9.41k</span>, <span class='None'>False</span>: <span class='covered-line'>3.38k</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L242' href='#L242'><pre>242</pre></a></td><td class='covered-line'><pre>9.41k</pre></td><td class='code'><pre>    return &amp;X86::GR64_TCRegClass;</pre></td></tr><tr><td class='line-number'><a name='L243' href='#L243'><pre>243</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L244' href='#L244'><pre>244</pre></a></td><td class='covered-line'><pre>3.38k</pre></td><td class='code'><pre>  bool hasHipeCC = (F.getCallingConv() == CallingConv::HiPE);</pre></td></tr><tr><td class='line-number'><a name='L245' href='#L245'><pre>245</pre></a></td><td class='covered-line'><pre>3.38k</pre></td><td class='code'><pre>  if (hasHipeCC)</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L245' href='#L245'><span>245:7</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>3</span>, <span class='None'>False</span>: <span class='covered-line'>3.38k</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L246' href='#L246'><pre>246</pre></a></td><td class='covered-line'><pre>3</pre></td><td class='code'><pre>    return &amp;X86::GR32RegClass;</pre></td></tr><tr><td class='line-number'><a name='L247' href='#L247'><pre>247</pre></a></td><td class='covered-line'><pre>3.38k</pre></td><td class='code'><pre>  return &amp;X86::GR32_TCRegClass;</pre></td></tr><tr><td class='line-number'><a name='L248' href='#L248'><pre>248</pre></a></td><td class='covered-line'><pre>3.38k</pre></td><td class='code'><pre>}</pre></td></tr><tr><td class='line-number'><a name='L249' href='#L249'><pre>249</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L250' href='#L250'><pre>250</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>const TargetRegisterClass *</pre></td></tr><tr><td class='line-number'><a name='L251' href='#L251'><pre>251</pre></a></td><td class='covered-line'><pre>14.9k</pre></td><td class='code'><pre>X86RegisterInfo::getCrossCopyRegClass(const TargetRegisterClass *RC) const {</pre></td></tr><tr><td class='line-number'><a name='L252' href='#L252'><pre>252</pre></a></td><td class='covered-line'><pre>14.9k</pre></td><td class='code'><pre>  if (RC == &amp;X86::CCRRegClass) {</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L252' href='#L252'><span>252:7</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>546</span>, <span class='None'>False</span>: <span class='covered-line'>14.3k</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L253' href='#L253'><pre>253</pre></a></td><td class='covered-line'><pre>546</pre></td><td class='code'><pre>    if (Is64Bit)</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L253' href='#L253'><span>253:9</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>329</span>, <span class='None'>False</span>: <span class='covered-line'>217</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L254' href='#L254'><pre>254</pre></a></td><td class='covered-line'><pre>329</pre></td><td class='code'><pre>      return &amp;X86::GR64RegClass;</pre></td></tr><tr><td class='line-number'><a name='L255' href='#L255'><pre>255</pre></a></td><td class='covered-line'><pre>217</pre></td><td class='code'><pre>    else</pre></td></tr><tr><td class='line-number'><a name='L256' href='#L256'><pre>256</pre></a></td><td class='covered-line'><pre>217</pre></td><td class='code'><pre>      return &amp;X86::GR32RegClass;</pre></td></tr><tr><td class='line-number'><a name='L257' href='#L257'><pre>257</pre></a></td><td class='covered-line'><pre>546</pre></td><td class='code'><pre>  }</pre></td></tr><tr><td class='line-number'><a name='L258' href='#L258'><pre>258</pre></a></td><td class='covered-line'><pre>14.3k</pre></td><td class='code'><pre>  return RC;</pre></td></tr><tr><td class='line-number'><a name='L259' href='#L259'><pre>259</pre></a></td><td class='covered-line'><pre>14.9k</pre></td><td class='code'><pre>}</pre></td></tr><tr><td class='line-number'><a name='L260' href='#L260'><pre>260</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L261' href='#L261'><pre>261</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>unsigned</pre></td></tr><tr><td class='line-number'><a name='L262' href='#L262'><pre>262</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>X86RegisterInfo::getRegPressureLimit(const TargetRegisterClass *RC,</pre></td></tr><tr><td class='line-number'><a name='L263' href='#L263'><pre>263</pre></a></td><td class='covered-line'><pre>200k</pre></td><td class='code'><pre>                                     MachineFunction &amp;MF) const {</pre></td></tr><tr><td class='line-number'><a name='L264' href='#L264'><pre>264</pre></a></td><td class='covered-line'><pre>200k</pre></td><td class='code'><pre>  const X86FrameLowering *TFI = getFrameLowering(MF);</pre></td></tr><tr><td class='line-number'><a name='L265' href='#L265'><pre>265</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L266' href='#L266'><pre>266</pre></a></td><td class='covered-line'><pre>200k</pre></td><td class='code'><pre>  unsigned FPDiff = TFI-&gt;hasFP(MF) ? <div class='tooltip'><span class='red'>1</span><span class='tooltip-content'>0</span></div> : 0;</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L266' href='#L266'><span>266:21</span></a></span>): [<span class='red'>True</span>: <span class='uncovered-line'>0</span>, <span class='None'>False</span>: <span class='covered-line'>200k</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L267' href='#L267'><pre>267</pre></a></td><td class='covered-line'><pre>200k</pre></td><td class='code'><pre>  switch (RC-&gt;getID()) {</pre></td></tr><tr><td class='line-number'><a name='L268' href='#L268'><pre>268</pre></a></td><td class='covered-line'><pre>194k</pre></td><td class='code'><pre>  default:</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L268' href='#L268'><span>268:3</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>194k</span>, <span class='None'>False</span>: <span class='covered-line'>5.97k</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L269' href='#L269'><pre>269</pre></a></td><td class='covered-line'><pre>194k</pre></td><td class='code'><pre>    return 0;</pre></td></tr><tr><td class='line-number'><a name='L270' href='#L270'><pre>270</pre></a></td><td class='covered-line'><pre>1.49k</pre></td><td class='code'><pre>  case X86::GR32RegClassID:</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L270' href='#L270'><span>270:3</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>1.49k</span>, <span class='None'>False</span>: <span class='covered-line'>198k</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L271' href='#L271'><pre>271</pre></a></td><td class='covered-line'><pre>1.49k</pre></td><td class='code'><pre>    return 4 - FPDiff;</pre></td></tr><tr><td class='line-number'><a name='L272' href='#L272'><pre>272</pre></a></td><td class='covered-line'><pre>1.49k</pre></td><td class='code'><pre>  case X86::GR64RegClassID:</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L272' href='#L272'><span>272:3</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>1.49k</span>, <span class='None'>False</span>: <span class='covered-line'>198k</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L273' href='#L273'><pre>273</pre></a></td><td class='covered-line'><pre>1.49k</pre></td><td class='code'><pre>    return 12 - FPDiff;</pre></td></tr><tr><td class='line-number'><a name='L274' href='#L274'><pre>274</pre></a></td><td class='covered-line'><pre>1.49k</pre></td><td class='code'><pre>  case X86::VR128RegClassID:</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L274' href='#L274'><span>274:3</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>1.49k</span>, <span class='None'>False</span>: <span class='covered-line'>198k</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L275' href='#L275'><pre>275</pre></a></td><td class='covered-line'><pre>1.49k</pre></td><td class='code'><pre>    return Is64Bit ? <div class='tooltip'>10<span class='tooltip-content'>754</span></div> : <div class='tooltip'>4<span class='tooltip-content'>740</span></div>;</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L275' href='#L275'><span>275:12</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>754</span>, <span class='None'>False</span>: <span class='covered-line'>740</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L276' href='#L276'><pre>276</pre></a></td><td class='covered-line'><pre>1.49k</pre></td><td class='code'><pre>  case X86::VR64RegClassID:</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L276' href='#L276'><span>276:3</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>1.49k</span>, <span class='None'>False</span>: <span class='covered-line'>198k</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L277' href='#L277'><pre>277</pre></a></td><td class='covered-line'><pre>1.49k</pre></td><td class='code'><pre>    return 4;</pre></td></tr><tr><td class='line-number'><a name='L278' href='#L278'><pre>278</pre></a></td><td class='covered-line'><pre>200k</pre></td><td class='code'><pre>  }</pre></td></tr><tr><td class='line-number'><a name='L279' href='#L279'><pre>279</pre></a></td><td class='covered-line'><pre>200k</pre></td><td class='code'><pre>}</pre></td></tr><tr><td class='line-number'><a name='L280' href='#L280'><pre>280</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L281' href='#L281'><pre>281</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>const MCPhysReg *</pre></td></tr><tr><td class='line-number'><a name='L282' href='#L282'><pre>282</pre></a></td><td class='covered-line'><pre>2.84M</pre></td><td class='code'><pre>X86RegisterInfo::getCalleeSavedRegs(const MachineFunction *MF) const {</pre></td></tr><tr><td class='line-number'><a name='L283' href='#L283'><pre>283</pre></a></td><td class='covered-line'><pre>2.84M</pre></td><td class='code'><pre>  assert(MF &amp;&amp; &quot;MachineFunction required&quot;);</pre></td></tr><tr><td class='line-number'><a name='L284' href='#L284'><pre>284</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L285' href='#L285'><pre>285</pre></a></td><td class='covered-line'><pre>2.84M</pre></td><td class='code'><pre>  const X86Subtarget &amp;Subtarget = MF-&gt;getSubtarget&lt;X86Subtarget&gt;();</pre></td></tr><tr><td class='line-number'><a name='L286' href='#L286'><pre>286</pre></a></td><td class='covered-line'><pre>2.84M</pre></td><td class='code'><pre>  const Function &amp;F = MF-&gt;getFunction();</pre></td></tr><tr><td class='line-number'><a name='L287' href='#L287'><pre>287</pre></a></td><td class='covered-line'><pre>2.84M</pre></td><td class='code'><pre>  bool HasSSE = Subtarget.hasSSE1();</pre></td></tr><tr><td class='line-number'><a name='L288' href='#L288'><pre>288</pre></a></td><td class='covered-line'><pre>2.84M</pre></td><td class='code'><pre>  bool HasAVX = Subtarget.hasAVX();</pre></td></tr><tr><td class='line-number'><a name='L289' href='#L289'><pre>289</pre></a></td><td class='covered-line'><pre>2.84M</pre></td><td class='code'><pre>  bool HasAVX512 = Subtarget.hasAVX512();</pre></td></tr><tr><td class='line-number'><a name='L290' href='#L290'><pre>290</pre></a></td><td class='covered-line'><pre>2.84M</pre></td><td class='code'><pre>  bool CallsEHReturn = MF-&gt;callsEHReturn();</pre></td></tr><tr><td class='line-number'><a name='L291' href='#L291'><pre>291</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L292' href='#L292'><pre>292</pre></a></td><td class='covered-line'><pre>2.84M</pre></td><td class='code'><pre>  CallingConv::ID CC = F.getCallingConv();</pre></td></tr><tr><td class='line-number'><a name='L293' href='#L293'><pre>293</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L294' href='#L294'><pre>294</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>  // If attribute NoCallerSavedRegisters exists then we set X86_INTR calling</pre></td></tr><tr><td class='line-number'><a name='L295' href='#L295'><pre>295</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>  // convention because it has the CSR list.</pre></td></tr><tr><td class='line-number'><a name='L296' href='#L296'><pre>296</pre></a></td><td class='covered-line'><pre>2.84M</pre></td><td class='code'><pre>  if (MF-&gt;getFunction().hasFnAttribute(&quot;no_caller_saved_registers&quot;))</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L296' href='#L296'><span>296:7</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>25</span>, <span class='None'>False</span>: <span class='covered-line'>2.84M</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L297' href='#L297'><pre>297</pre></a></td><td class='covered-line'><pre>25</pre></td><td class='code'><pre>    CC = CallingConv::X86_INTR;</pre></td></tr><tr><td class='line-number'><a name='L298' href='#L298'><pre>298</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L299' href='#L299'><pre>299</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>  // If atribute specified, override the CSRs normally specified by the</pre></td></tr><tr><td class='line-number'><a name='L300' href='#L300'><pre>300</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>  // calling convention and use the empty set instead.</pre></td></tr><tr><td class='line-number'><a name='L301' href='#L301'><pre>301</pre></a></td><td class='covered-line'><pre>2.84M</pre></td><td class='code'><pre>  if (MF-&gt;getFunction().hasFnAttribute(&quot;no_callee_saved_registers&quot;))</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L301' href='#L301'><span>301:7</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>16</span>, <span class='None'>False</span>: <span class='covered-line'>2.84M</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L302' href='#L302'><pre>302</pre></a></td><td class='covered-line'><pre>16</pre></td><td class='code'><pre>    return CSR_NoRegs_SaveList;</pre></td></tr><tr><td class='line-number'><a name='L303' href='#L303'><pre>303</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L304' href='#L304'><pre>304</pre></a></td><td class='covered-line'><pre>2.84M</pre></td><td class='code'><pre>  switch (CC) {</pre></td></tr><tr><td class='line-number'><a name='L305' href='#L305'><pre>305</pre></a></td><td class='covered-line'><pre>90</pre></td><td class='code'><pre>  case CallingConv::GHC:</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L305' href='#L305'><span>305:3</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>90</span>, <span class='None'>False</span>: <span class='covered-line'>2.84M</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L306' href='#L306'><pre>306</pre></a></td><td class='covered-line'><pre>554</pre></td><td class='code'><pre>  case CallingConv::HiPE:</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L306' href='#L306'><span>306:3</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>464</span>, <span class='None'>False</span>: <span class='covered-line'>2.84M</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L307' href='#L307'><pre>307</pre></a></td><td class='covered-line'><pre>554</pre></td><td class='code'><pre>    return CSR_NoRegs_SaveList;</pre></td></tr><tr><td class='line-number'><a name='L308' href='#L308'><pre>308</pre></a></td><td class='covered-line'><pre>39</pre></td><td class='code'><pre>  case CallingConv::AnyReg:</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L308' href='#L308'><span>308:3</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>39</span>, <span class='None'>False</span>: <span class='covered-line'>2.84M</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L309' href='#L309'><pre>309</pre></a></td><td class='covered-line'><pre>39</pre></td><td class='code'><pre>    if (HasAVX)</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L309' href='#L309'><span>309:9</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>13</span>, <span class='None'>False</span>: <span class='covered-line'>26</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L310' href='#L310'><pre>310</pre></a></td><td class='covered-line'><pre>13</pre></td><td class='code'><pre>      return CSR_64_AllRegs_AVX_SaveList;</pre></td></tr><tr><td class='line-number'><a name='L311' href='#L311'><pre>311</pre></a></td><td class='covered-line'><pre>26</pre></td><td class='code'><pre>    return CSR_64_AllRegs_SaveList;</pre></td></tr><tr><td class='line-number'><a name='L312' href='#L312'><pre>312</pre></a></td><td class='covered-line'><pre>95</pre></td><td class='code'><pre>  case CallingConv::PreserveMost:</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L312' href='#L312'><span>312:3</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>95</span>, <span class='None'>False</span>: <span class='covered-line'>2.84M</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L313' href='#L313'><pre>313</pre></a></td><td class='covered-line'><pre>95</pre></td><td class='code'><pre>    return IsWin64 ? <div class='tooltip'>CSR_Win64_RT_MostRegs_SaveList<span class='tooltip-content'>14</span></div></pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L313' href='#L313'><span>313:12</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>14</span>, <span class='None'>False</span>: <span class='covered-line'>81</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L314' href='#L314'><pre>314</pre></a></td><td class='covered-line'><pre>95</pre></td><td class='code'><pre>                   : <div class='tooltip'>CSR_64_RT_MostRegs_SaveList<span class='tooltip-content'>81</span></div>;</pre></td></tr><tr><td class='line-number'><a name='L315' href='#L315'><pre>315</pre></a></td><td class='covered-line'><pre>139</pre></td><td class='code'><pre>  case CallingConv::PreserveAll:</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L315' href='#L315'><span>315:3</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>139</span>, <span class='None'>False</span>: <span class='covered-line'>2.84M</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L316' href='#L316'><pre>316</pre></a></td><td class='covered-line'><pre>139</pre></td><td class='code'><pre>    if (HasAVX)</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L316' href='#L316'><span>316:9</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>16</span>, <span class='None'>False</span>: <span class='covered-line'>123</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L317' href='#L317'><pre>317</pre></a></td><td class='covered-line'><pre>16</pre></td><td class='code'><pre>      return CSR_64_RT_AllRegs_AVX_SaveList;</pre></td></tr><tr><td class='line-number'><a name='L318' href='#L318'><pre>318</pre></a></td><td class='covered-line'><pre>123</pre></td><td class='code'><pre>    return CSR_64_RT_AllRegs_SaveList;</pre></td></tr><tr><td class='line-number'><a name='L319' href='#L319'><pre>319</pre></a></td><td class='covered-line'><pre>183</pre></td><td class='code'><pre>  case CallingConv::PreserveNone:</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L319' href='#L319'><span>319:3</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>183</span>, <span class='None'>False</span>: <span class='covered-line'>2.84M</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L320' href='#L320'><pre>320</pre></a></td><td class='covered-line'><pre>183</pre></td><td class='code'><pre>    return CSR_64_NoneRegs_SaveList;</pre></td></tr><tr><td class='line-number'><a name='L321' href='#L321'><pre>321</pre></a></td><td class='covered-line'><pre>552</pre></td><td class='code'><pre>  case CallingConv::CXX_FAST_TLS:</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L321' href='#L321'><span>321:3</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>552</span>, <span class='None'>False</span>: <span class='covered-line'>2.84M</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L322' href='#L322'><pre>322</pre></a></td><td class='covered-line'><pre>552</pre></td><td class='code'><pre>    if (Is64Bit)</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L322' href='#L322'><span>322:9</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>552</span>, <span class='red'>False</span>: <span class='uncovered-line'>0</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L323' href='#L323'><pre>323</pre></a></td><td class='covered-line'><pre>552</pre></td><td class='code'><pre>      return MF-&gt;getInfo&lt;X86MachineFunctionInfo&gt;()-&gt;isSplitCSR() ?</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L323' href='#L323'><span>323:14</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>471</span>, <span class='None'>False</span>: <span class='covered-line'>81</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L324' href='#L324'><pre>324</pre></a></td><td class='covered-line'><pre>471</pre></td><td class='code'><pre>             CSR_64_CXX_TLS_Darwin_PE_SaveList : <div class='tooltip'>CSR_64_TLS_Darwin_SaveList<span class='tooltip-content'>81</span></div>;</pre></td></tr><tr><td class='line-number'><a name='L325' href='#L325'><pre>325</pre></a></td><td class='uncovered-line'><pre>0</pre></td><td class='code'><pre>    <span class='red'>break</span>;</pre></td></tr><tr><td class='line-number'><a name='L326' href='#L326'><pre>326</pre></a></td><td class='covered-line'><pre>293</pre></td><td class='code'><pre>  case CallingConv::Intel_OCL_BI: {</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L326' href='#L326'><span>326:3</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>293</span>, <span class='None'>False</span>: <span class='covered-line'>2.84M</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L327' href='#L327'><pre>327</pre></a></td><td class='covered-line'><pre>293</pre></td><td class='code'><pre>    if (HasAVX512 &amp;&amp; <div class='tooltip'>IsWin64<span class='tooltip-content'>204</span></div>)</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L327' href='#L327'><span>327:9</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>204</span>, <span class='None'>False</span>: <span class='covered-line'>89</span>]
  Branch (<span class='line-number'><a name='L327' href='#L327'><span>327:22</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>48</span>, <span class='None'>False</span>: <span class='covered-line'>156</span>]
</pre></div><div class='expansion-view'><pre>  MC/DC Decision Region (<span class='line-number'><a href='#L327'><span>327:9</span></a></span>) to (<span class='line-number'><a href='#L327'><span>327:29</span></a></span>)

  Number of Conditions: 2
     Condition C1 --> (327:9)
     Condition C2 --> (327:22)

  Executed MC/DC Test Vectors:

     C1, C2    Result
  1 { F,  -  = F      }
  2 { T,  F  = F      }
  3 { T,  T  = T      }

  C1-Pair: covered: (1,3)
  C2-Pair: covered: (2,3)
  MC/DC Coverage for Expression: 100.00%
</pre></div></td></tr><tr><td class='line-number'><a name='L328' href='#L328'><pre>328</pre></a></td><td class='covered-line'><pre>48</pre></td><td class='code'><pre>      return CSR_Win64_Intel_OCL_BI_AVX512_SaveList;</pre></td></tr><tr><td class='line-number'><a name='L329' href='#L329'><pre>329</pre></a></td><td class='covered-line'><pre>245</pre></td><td class='code'><pre>    if (HasAVX512 &amp;&amp; <div class='tooltip'>Is64Bit<span class='tooltip-content'>156</span></div>)</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L329' href='#L329'><span>329:9</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>156</span>, <span class='None'>False</span>: <span class='covered-line'>89</span>]
  Branch (<span class='line-number'><a name='L329' href='#L329'><span>329:22</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>52</span>, <span class='None'>False</span>: <span class='covered-line'>104</span>]
</pre></div><div class='expansion-view'><pre>  MC/DC Decision Region (<span class='line-number'><a href='#L329'><span>329:9</span></a></span>) to (<span class='line-number'><a href='#L329'><span>329:29</span></a></span>)

  Number of Conditions: 2
     Condition C1 --> (329:9)
     Condition C2 --> (329:22)

  Executed MC/DC Test Vectors:

     C1, C2    Result
  1 { F,  -  = F      }
  2 { T,  F  = F      }
  3 { T,  T  = T      }

  C1-Pair: covered: (1,3)
  C2-Pair: covered: (2,3)
  MC/DC Coverage for Expression: 100.00%
</pre></div></td></tr><tr><td class='line-number'><a name='L330' href='#L330'><pre>330</pre></a></td><td class='covered-line'><pre>52</pre></td><td class='code'><pre>      return CSR_64_Intel_OCL_BI_AVX512_SaveList;</pre></td></tr><tr><td class='line-number'><a name='L331' href='#L331'><pre>331</pre></a></td><td class='covered-line'><pre>193</pre></td><td class='code'><pre>    if (HasAVX &amp;&amp; <div class='tooltip'>IsWin64<span class='tooltip-content'>155</span></div>)</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L331' href='#L331'><span>331:9</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>155</span>, <span class='None'>False</span>: <span class='covered-line'>38</span>]
  Branch (<span class='line-number'><a name='L331' href='#L331'><span>331:19</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>12</span>, <span class='None'>False</span>: <span class='covered-line'>143</span>]
</pre></div><div class='expansion-view'><pre>  MC/DC Decision Region (<span class='line-number'><a href='#L331'><span>331:9</span></a></span>) to (<span class='line-number'><a href='#L331'><span>331:26</span></a></span>)

  Number of Conditions: 2
     Condition C1 --> (331:9)
     Condition C2 --> (331:19)

  Executed MC/DC Test Vectors:

     C1, C2    Result
  1 { F,  -  = F      }
  2 { T,  F  = F      }
  3 { T,  T  = T      }

  C1-Pair: covered: (1,3)
  C2-Pair: covered: (2,3)
  MC/DC Coverage for Expression: 100.00%
</pre></div></td></tr><tr><td class='line-number'><a name='L332' href='#L332'><pre>332</pre></a></td><td class='covered-line'><pre>12</pre></td><td class='code'><pre>      return CSR_Win64_Intel_OCL_BI_AVX_SaveList;</pre></td></tr><tr><td class='line-number'><a name='L333' href='#L333'><pre>333</pre></a></td><td class='covered-line'><pre>181</pre></td><td class='code'><pre>    if (HasAVX &amp;&amp; <div class='tooltip'>Is64Bit<span class='tooltip-content'>143</span></div>)</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L333' href='#L333'><span>333:9</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>143</span>, <span class='None'>False</span>: <span class='covered-line'>38</span>]
  Branch (<span class='line-number'><a name='L333' href='#L333'><span>333:19</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>13</span>, <span class='None'>False</span>: <span class='covered-line'>130</span>]
</pre></div><div class='expansion-view'><pre>  MC/DC Decision Region (<span class='line-number'><a href='#L333'><span>333:9</span></a></span>) to (<span class='line-number'><a href='#L333'><span>333:26</span></a></span>)

  Number of Conditions: 2
     Condition C1 --> (333:9)
     Condition C2 --> (333:19)

  Executed MC/DC Test Vectors:

     C1, C2    Result
  1 { F,  -  = F      }
  2 { T,  F  = F      }
  3 { T,  T  = T      }

  C1-Pair: covered: (1,3)
  C2-Pair: covered: (2,3)
  MC/DC Coverage for Expression: 100.00%
</pre></div></td></tr><tr><td class='line-number'><a name='L334' href='#L334'><pre>334</pre></a></td><td class='covered-line'><pre>13</pre></td><td class='code'><pre>      return CSR_64_Intel_OCL_BI_AVX_SaveList;</pre></td></tr><tr><td class='line-number'><a name='L335' href='#L335'><pre>335</pre></a></td><td class='covered-line'><pre>168</pre></td><td class='code'><pre>    if (!HasAVX &amp;&amp; <div class='tooltip'>!IsWin64<span class='tooltip-content'>38</span></div> &amp;&amp; <div class='tooltip'>Is64Bit<span class='tooltip-content'>26</span></div>)</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L335' href='#L335'><span>335:9</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>38</span>, <span class='None'>False</span>: <span class='covered-line'>130</span>]
  Branch (<span class='line-number'><a name='L335' href='#L335'><span>335:20</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>26</span>, <span class='None'>False</span>: <span class='covered-line'>12</span>]
  Branch (<span class='line-number'><a name='L335' href='#L335'><span>335:32</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>13</span>, <span class='None'>False</span>: <span class='covered-line'>13</span>]
</pre></div><div class='expansion-view'><pre>  MC/DC Decision Region (<span class='line-number'><a href='#L335'><span>335:9</span></a></span>) to (<span class='line-number'><a href='#L335'><span>335:39</span></a></span>)

  Number of Conditions: 3
     Condition C1 --> (335:9)
     Condition C2 --> (335:20)
     Condition C3 --> (335:32)

  Executed MC/DC Test Vectors:

     C1, C2, C3    Result
  1 { F,  -,  -  = F      }
  2 { T,  F,  -  = F      }
  3 { T,  T,  F  = F      }
  4 { T,  T,  T  = T      }

  C1-Pair: covered: (1,4)
  C2-Pair: covered: (2,4)
  C3-Pair: covered: (3,4)
  MC/DC Coverage for Expression: 100.00%
</pre></div></td></tr><tr><td class='line-number'><a name='L336' href='#L336'><pre>336</pre></a></td><td class='covered-line'><pre>13</pre></td><td class='code'><pre>      return CSR_64_Intel_OCL_BI_SaveList;</pre></td></tr><tr><td class='line-number'><a name='L337' href='#L337'><pre>337</pre></a></td><td class='covered-line'><pre>155</pre></td><td class='code'><pre>    break;</pre></td></tr><tr><td class='line-number'><a name='L338' href='#L338'><pre>338</pre></a></td><td class='covered-line'><pre>168</pre></td><td class='code'><pre>  }</pre></td></tr><tr><td class='line-number'><a name='L339' href='#L339'><pre>339</pre></a></td><td class='covered-line'><pre>168</pre></td><td class='code'><pre>  case CallingConv::X86_RegCall:</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L339' href='#L339'><span>339:3</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>168</span>, <span class='None'>False</span>: <span class='covered-line'>2.84M</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L340' href='#L340'><pre>340</pre></a></td><td class='covered-line'><pre>168</pre></td><td class='code'><pre>    if (Is64Bit) {</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L340' href='#L340'><span>340:9</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>114</span>, <span class='None'>False</span>: <span class='covered-line'>54</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L341' href='#L341'><pre>341</pre></a></td><td class='covered-line'><pre>114</pre></td><td class='code'><pre>      if (IsWin64) {</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L341' href='#L341'><span>341:11</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>63</span>, <span class='None'>False</span>: <span class='covered-line'>51</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L342' href='#L342'><pre>342</pre></a></td><td class='covered-line'><pre>63</pre></td><td class='code'><pre>        return (HasSSE ? CSR_Win64_RegCall_SaveList :</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L342' href='#L342'><span>342:17</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>63</span>, <span class='red'>False</span>: <span class='uncovered-line'>0</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L343' href='#L343'><pre>343</pre></a></td><td class='covered-line'><pre>63</pre></td><td class='code'><pre>                         <div class='tooltip'><span class='red'>CSR_Win64_RegCall_NoSSE_SaveList</span><span class='tooltip-content'>0</span></div>);</pre></td></tr><tr><td class='line-number'><a name='L344' href='#L344'><pre>344</pre></a></td><td class='covered-line'><pre>63</pre></td><td class='code'><pre>      } else {</pre></td></tr><tr><td class='line-number'><a name='L345' href='#L345'><pre>345</pre></a></td><td class='covered-line'><pre>51</pre></td><td class='code'><pre>        return (HasSSE ? CSR_SysV64_RegCall_SaveList :</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L345' href='#L345'><span>345:17</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>51</span>, <span class='red'>False</span>: <span class='uncovered-line'>0</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L346' href='#L346'><pre>346</pre></a></td><td class='covered-line'><pre>51</pre></td><td class='code'><pre>                         <div class='tooltip'><span class='red'>CSR_SysV64_RegCall_NoSSE_SaveList</span><span class='tooltip-content'>0</span></div>);</pre></td></tr><tr><td class='line-number'><a name='L347' href='#L347'><pre>347</pre></a></td><td class='covered-line'><pre>51</pre></td><td class='code'><pre>      }</pre></td></tr><tr><td class='line-number'><a name='L348' href='#L348'><pre>348</pre></a></td><td class='covered-line'><pre>114</pre></td><td class='code'><pre>    } else {</pre></td></tr><tr><td class='line-number'><a name='L349' href='#L349'><pre>349</pre></a></td><td class='covered-line'><pre>54</pre></td><td class='code'><pre>      return (HasSSE ? <div class='tooltip'>CSR_32_RegCall_SaveList<span class='tooltip-content'>49</span></div> :</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L349' href='#L349'><span>349:15</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>49</span>, <span class='None'>False</span>: <span class='covered-line'>5</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L350' href='#L350'><pre>350</pre></a></td><td class='covered-line'><pre>54</pre></td><td class='code'><pre>                       <div class='tooltip'>CSR_32_RegCall_NoSSE_SaveList<span class='tooltip-content'>5</span></div>);</pre></td></tr><tr><td class='line-number'><a name='L351' href='#L351'><pre>351</pre></a></td><td class='covered-line'><pre>54</pre></td><td class='code'><pre>    }</pre></td></tr><tr><td class='line-number'><a name='L352' href='#L352'><pre>352</pre></a></td><td class='uncovered-line'><pre>0</pre></td><td class='code'><pre>  <span class='red'>case CallingConv::CFGuard_Check:</span></pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L352' href='#L352'><span>352:3</span></a></span>): [<span class='red'>True</span>: <span class='uncovered-line'>0</span>, <span class='None'>False</span>: <span class='covered-line'>2.84M</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L353' href='#L353'><pre>353</pre></a></td><td class='uncovered-line'><pre>0</pre></td><td class='code'><pre><span class='red'>    assert(!Is64Bit &amp;&amp; &quot;CFGuard check mechanism only used on 32-bit X86&quot;)</span><span class='red'>;</span></pre></td></tr><tr><td class='line-number'><a name='L354' href='#L354'><pre>354</pre></a></td><td class='uncovered-line'><pre>0</pre></td><td class='code'><pre>    <span class='red'>return (</span><span class='red'>HasSSE</span><span class='red'> ? </span><span class='red'>CSR_Win32_CFGuard_Check_SaveList</span><span class='red'></span></pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L354' href='#L354'><span>354:13</span></a></span>): [<span class='red'>True</span>: <span class='uncovered-line'>0</span>, <span class='red'>False</span>: <span class='uncovered-line'>0</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L355' href='#L355'><pre>355</pre></a></td><td class='uncovered-line'><pre>0</pre></td><td class='code'><pre><span class='red'>                   : </span><span class='red'>CSR_Win32_CFGuard_Check_NoSSE_SaveList</span><span class='red'>);</span></pre></td></tr><tr><td class='line-number'><a name='L356' href='#L356'><pre>356</pre></a></td><td class='covered-line'><pre>13</pre></td><td class='code'><pre><span class='red'>  </span>case CallingConv::Cold:</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L356' href='#L356'><span>356:3</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>13</span>, <span class='None'>False</span>: <span class='covered-line'>2.84M</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L357' href='#L357'><pre>357</pre></a></td><td class='covered-line'><pre>13</pre></td><td class='code'><pre>    if (Is64Bit)</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L357' href='#L357'><span>357:9</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>13</span>, <span class='red'>False</span>: <span class='uncovered-line'>0</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L358' href='#L358'><pre>358</pre></a></td><td class='covered-line'><pre>13</pre></td><td class='code'><pre>      return CSR_64_MostRegs_SaveList;</pre></td></tr><tr><td class='line-number'><a name='L359' href='#L359'><pre>359</pre></a></td><td class='uncovered-line'><pre>0</pre></td><td class='code'><pre>    <span class='red'>break</span>;</pre></td></tr><tr><td class='line-number'><a name='L360' href='#L360'><pre>360</pre></a></td><td class='covered-line'><pre>390</pre></td><td class='code'><pre>  case CallingConv::Win64:</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L360' href='#L360'><span>360:3</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>390</span>, <span class='None'>False</span>: <span class='covered-line'>2.84M</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L361' href='#L361'><pre>361</pre></a></td><td class='covered-line'><pre>390</pre></td><td class='code'><pre>    if (!HasSSE)</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L361' href='#L361'><span>361:9</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>52</span>, <span class='None'>False</span>: <span class='covered-line'>338</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L362' href='#L362'><pre>362</pre></a></td><td class='covered-line'><pre>52</pre></td><td class='code'><pre>      return CSR_Win64_NoSSE_SaveList;</pre></td></tr><tr><td class='line-number'><a name='L363' href='#L363'><pre>363</pre></a></td><td class='covered-line'><pre>338</pre></td><td class='code'><pre>    return CSR_Win64_SaveList;</pre></td></tr><tr><td class='line-number'><a name='L364' href='#L364'><pre>364</pre></a></td><td class='covered-line'><pre>361</pre></td><td class='code'><pre>  case CallingConv::SwiftTail:</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L364' href='#L364'><span>364:3</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>361</span>, <span class='None'>False</span>: <span class='covered-line'>2.84M</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L365' href='#L365'><pre>365</pre></a></td><td class='covered-line'><pre>361</pre></td><td class='code'><pre>    if (!Is64Bit)</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L365' href='#L365'><span>365:9</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>28</span>, <span class='None'>False</span>: <span class='covered-line'>333</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L366' href='#L366'><pre>366</pre></a></td><td class='covered-line'><pre>28</pre></td><td class='code'><pre>      return CSR_32_SaveList;</pre></td></tr><tr><td class='line-number'><a name='L367' href='#L367'><pre>367</pre></a></td><td class='covered-line'><pre>333</pre></td><td class='code'><pre>    return IsWin64 ? <div class='tooltip'>CSR_Win64_SwiftTail_SaveList<span class='tooltip-content'>36</span></div> : <div class='tooltip'>CSR_64_SwiftTail_SaveList<span class='tooltip-content'>297</span></div>;</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L367' href='#L367'><span>367:12</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>36</span>, <span class='None'>False</span>: <span class='covered-line'>297</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L368' href='#L368'><pre>368</pre></a></td><td class='covered-line'><pre>38</pre></td><td class='code'><pre>  case CallingConv::X86_64_SysV:</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L368' href='#L368'><span>368:3</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>38</span>, <span class='None'>False</span>: <span class='covered-line'>2.84M</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L369' href='#L369'><pre>369</pre></a></td><td class='covered-line'><pre>38</pre></td><td class='code'><pre>    if (CallsEHReturn)</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L369' href='#L369'><span>369:9</span></a></span>): [<span class='red'>True</span>: <span class='uncovered-line'>0</span>, <span class='None'>False</span>: <span class='covered-line'>38</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L370' href='#L370'><pre>370</pre></a></td><td class='uncovered-line'><pre>0</pre></td><td class='code'><pre>      <span class='red'>return CSR_64EHRet_SaveList</span>;</pre></td></tr><tr><td class='line-number'><a name='L371' href='#L371'><pre>371</pre></a></td><td class='covered-line'><pre>38</pre></td><td class='code'><pre>    return CSR_64_SaveList;</pre></td></tr><tr><td class='line-number'><a name='L372' href='#L372'><pre>372</pre></a></td><td class='covered-line'><pre>700</pre></td><td class='code'><pre>  case CallingConv::X86_INTR:</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L372' href='#L372'><span>372:3</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>700</span>, <span class='None'>False</span>: <span class='covered-line'>2.84M</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L373' href='#L373'><pre>373</pre></a></td><td class='covered-line'><pre>700</pre></td><td class='code'><pre>    if (Is64Bit) {</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L373' href='#L373'><span>373:9</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>405</span>, <span class='None'>False</span>: <span class='covered-line'>295</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L374' href='#L374'><pre>374</pre></a></td><td class='covered-line'><pre>405</pre></td><td class='code'><pre>      if (HasAVX512)</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L374' href='#L374'><span>374:11</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>100</span>, <span class='None'>False</span>: <span class='covered-line'>305</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L375' href='#L375'><pre>375</pre></a></td><td class='covered-line'><pre>100</pre></td><td class='code'><pre>        return CSR_64_AllRegs_AVX512_SaveList;</pre></td></tr><tr><td class='line-number'><a name='L376' href='#L376'><pre>376</pre></a></td><td class='covered-line'><pre>305</pre></td><td class='code'><pre>      if (HasAVX)</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L376' href='#L376'><span>376:11</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>51</span>, <span class='None'>False</span>: <span class='covered-line'>254</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L377' href='#L377'><pre>377</pre></a></td><td class='covered-line'><pre>51</pre></td><td class='code'><pre>        return CSR_64_AllRegs_AVX_SaveList;</pre></td></tr><tr><td class='line-number'><a name='L378' href='#L378'><pre>378</pre></a></td><td class='covered-line'><pre>254</pre></td><td class='code'><pre>      if (HasSSE)</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L378' href='#L378'><span>378:11</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>241</span>, <span class='None'>False</span>: <span class='covered-line'>13</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L379' href='#L379'><pre>379</pre></a></td><td class='covered-line'><pre>241</pre></td><td class='code'><pre>        return CSR_64_AllRegs_SaveList;</pre></td></tr><tr><td class='line-number'><a name='L380' href='#L380'><pre>380</pre></a></td><td class='covered-line'><pre>13</pre></td><td class='code'><pre>      return CSR_64_AllRegs_NoSSE_SaveList;</pre></td></tr><tr><td class='line-number'><a name='L381' href='#L381'><pre>381</pre></a></td><td class='covered-line'><pre>295</pre></td><td class='code'><pre>    } else {</pre></td></tr><tr><td class='line-number'><a name='L382' href='#L382'><pre>382</pre></a></td><td class='covered-line'><pre>295</pre></td><td class='code'><pre>      if (HasAVX512)</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L382' href='#L382'><span>382:11</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>100</span>, <span class='None'>False</span>: <span class='covered-line'>195</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L383' href='#L383'><pre>383</pre></a></td><td class='covered-line'><pre>100</pre></td><td class='code'><pre>        return CSR_32_AllRegs_AVX512_SaveList;</pre></td></tr><tr><td class='line-number'><a name='L384' href='#L384'><pre>384</pre></a></td><td class='covered-line'><pre>195</pre></td><td class='code'><pre>      if (HasAVX)</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L384' href='#L384'><span>384:11</span></a></span>): [<span class='red'>True</span>: <span class='uncovered-line'>0</span>, <span class='None'>False</span>: <span class='covered-line'>195</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L385' href='#L385'><pre>385</pre></a></td><td class='uncovered-line'><pre>0</pre></td><td class='code'><pre>        <span class='red'>return CSR_32_AllRegs_AVX_SaveList</span>;</pre></td></tr><tr><td class='line-number'><a name='L386' href='#L386'><pre>386</pre></a></td><td class='covered-line'><pre>195</pre></td><td class='code'><pre>      if (HasSSE)</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L386' href='#L386'><span>386:11</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>36</span>, <span class='None'>False</span>: <span class='covered-line'>159</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L387' href='#L387'><pre>387</pre></a></td><td class='covered-line'><pre>36</pre></td><td class='code'><pre>        return CSR_32_AllRegs_SSE_SaveList;</pre></td></tr><tr><td class='line-number'><a name='L388' href='#L388'><pre>388</pre></a></td><td class='covered-line'><pre>159</pre></td><td class='code'><pre>      return CSR_32_AllRegs_SaveList;</pre></td></tr><tr><td class='line-number'><a name='L389' href='#L389'><pre>389</pre></a></td><td class='covered-line'><pre>195</pre></td><td class='code'><pre>    }</pre></td></tr><tr><td class='line-number'><a name='L390' href='#L390'><pre>390</pre></a></td><td class='covered-line'><pre>2.84M</pre></td><td class='code'><pre>  default:</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L390' href='#L390'><span>390:3</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>2.84M</span>, <span class='None'>False</span>: <span class='covered-line'>3.52k</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L391' href='#L391'><pre>391</pre></a></td><td class='covered-line'><pre>2.84M</pre></td><td class='code'><pre>    break;</pre></td></tr><tr><td class='line-number'><a name='L392' href='#L392'><pre>392</pre></a></td><td class='covered-line'><pre>2.84M</pre></td><td class='code'><pre>  }</pre></td></tr><tr><td class='line-number'><a name='L393' href='#L393'><pre>393</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L394' href='#L394'><pre>394</pre></a></td><td class='covered-line'><pre>2.84M</pre></td><td class='code'><pre>  if (Is64Bit) {</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L394' href='#L394'><span>394:7</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>2.32M</span>, <span class='None'>False</span>: <span class='covered-line'>517k</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L395' href='#L395'><pre>395</pre></a></td><td class='covered-line'><pre>2.32M</pre></td><td class='code'><pre>    bool IsSwiftCC = Subtarget.getTargetLowering()-&gt;supportSwiftError() &amp;&amp;</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L395' href='#L395'><span>395:22</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>2.32M</span>, <span class='red'>False</span>: <span class='uncovered-line'>0</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L396' href='#L396'><pre>396</pre></a></td><td class='covered-line'><pre>2.32M</pre></td><td class='code'><pre>                     F.getAttributes().hasAttrSomewhere(Attribute::SwiftError);</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L396' href='#L396'><span>396:22</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>2.00k</span>, <span class='None'>False</span>: <span class='covered-line'>2.32M</span>]
</pre></div><div class='expansion-view'><pre>  MC/DC Decision Region (<span class='line-number'><a href='#L395'><span>395:22</span></a></span>) to (<span class='line-number'><a href='#L395'><span>396:79</span></a></span>)

  Number of Conditions: 2
     Condition C1 --> (395:22)
     Condition C2 --> (396:22)

  Executed MC/DC Test Vectors:

     C1, C2    Result
  1 { T,  F  = F      }
  2 { T,  T  = T      }

  C1-Pair: not covered
  C2-Pair: covered: (1,2)
  MC/DC Coverage for Expression: 50.00%
</pre></div></td></tr><tr><td class='line-number'><a name='L397' href='#L397'><pre>397</pre></a></td><td class='covered-line'><pre>2.32M</pre></td><td class='code'><pre>    if (IsSwiftCC)</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L397' href='#L397'><span>397:9</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>2.00k</span>, <span class='None'>False</span>: <span class='covered-line'>2.32M</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L398' href='#L398'><pre>398</pre></a></td><td class='covered-line'><pre>2.00k</pre></td><td class='code'><pre>      return IsWin64 ? <div class='tooltip'>CSR_Win64_SwiftError_SaveList<span class='tooltip-content'>12</span></div></pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L398' href='#L398'><span>398:14</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>12</span>, <span class='None'>False</span>: <span class='covered-line'>1.98k</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L399' href='#L399'><pre>399</pre></a></td><td class='covered-line'><pre>2.00k</pre></td><td class='code'><pre>                     : <div class='tooltip'>CSR_64_SwiftError_SaveList<span class='tooltip-content'>1.98k</span></div>;</pre></td></tr><tr><td class='line-number'><a name='L400' href='#L400'><pre>400</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L401' href='#L401'><pre>401</pre></a></td><td class='covered-line'><pre>2.32M</pre></td><td class='code'><pre>    if (IsWin64)</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L401' href='#L401'><span>401:9</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>39.1k</span>, <span class='None'>False</span>: <span class='covered-line'>2.28M</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L402' href='#L402'><pre>402</pre></a></td><td class='covered-line'><pre>39.1k</pre></td><td class='code'><pre>      return HasSSE ? <div class='tooltip'>CSR_Win64_SaveList<span class='tooltip-content'>38.9k</span></div> : <div class='tooltip'>CSR_Win64_NoSSE_SaveList<span class='tooltip-content'>192</span></div>;</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L402' href='#L402'><span>402:14</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>38.9k</span>, <span class='None'>False</span>: <span class='covered-line'>192</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L403' href='#L403'><pre>403</pre></a></td><td class='covered-line'><pre>2.28M</pre></td><td class='code'><pre>    if (CallsEHReturn)</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L403' href='#L403'><span>403:9</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>1.49k</span>, <span class='None'>False</span>: <span class='covered-line'>2.28M</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L404' href='#L404'><pre>404</pre></a></td><td class='covered-line'><pre>1.49k</pre></td><td class='code'><pre>      return CSR_64EHRet_SaveList;</pre></td></tr><tr><td class='line-number'><a name='L405' href='#L405'><pre>405</pre></a></td><td class='covered-line'><pre>2.28M</pre></td><td class='code'><pre>    return CSR_64_SaveList;</pre></td></tr><tr><td class='line-number'><a name='L406' href='#L406'><pre>406</pre></a></td><td class='covered-line'><pre>2.28M</pre></td><td class='code'><pre>  }</pre></td></tr><tr><td class='line-number'><a name='L407' href='#L407'><pre>407</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L408' href='#L408'><pre>408</pre></a></td><td class='covered-line'><pre>517k</pre></td><td class='code'><pre>  return CallsEHReturn ? <div class='tooltip'>CSR_32EHRet_SaveList<span class='tooltip-content'>102</span></div> : <div class='tooltip'>CSR_32_SaveList<span class='tooltip-content'>517k</span></div>;</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L408' href='#L408'><span>408:10</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>102</span>, <span class='None'>False</span>: <span class='covered-line'>517k</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L409' href='#L409'><pre>409</pre></a></td><td class='covered-line'><pre>2.84M</pre></td><td class='code'><pre>}</pre></td></tr><tr><td class='line-number'><a name='L410' href='#L410'><pre>410</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L411' href='#L411'><pre>411</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>const MCPhysReg *X86RegisterInfo::getCalleeSavedRegsViaCopy(</pre></td></tr><tr><td class='line-number'><a name='L412' href='#L412'><pre>412</pre></a></td><td class='covered-line'><pre>168k</pre></td><td class='code'><pre>    const MachineFunction *MF) const {</pre></td></tr><tr><td class='line-number'><a name='L413' href='#L413'><pre>413</pre></a></td><td class='covered-line'><pre>168k</pre></td><td class='code'><pre>  assert(MF &amp;&amp; &quot;Invalid MachineFunction pointer.&quot;);</pre></td></tr><tr><td class='line-number'><a name='L414' href='#L414'><pre>414</pre></a></td><td class='covered-line'><pre>168k</pre></td><td class='code'><pre>  if (MF-&gt;getFunction().getCallingConv() == CallingConv::CXX_FAST_TLS &amp;&amp;</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L414' href='#L414'><span>414:7</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>28</span>, <span class='None'>False</span>: <span class='covered-line'>168k</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L415' href='#L415'><pre>415</pre></a></td><td class='covered-line'><pre>168k</pre></td><td class='code'><pre>      <div class='tooltip'>MF-&gt;getInfo&lt;X86MachineFunctionInfo&gt;()-&gt;isSplitCSR()<span class='tooltip-content'>28</span></div>)</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L415' href='#L415'><span>415:7</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>20</span>, <span class='None'>False</span>: <span class='covered-line'>8</span>]
</pre></div><div class='expansion-view'><pre>  MC/DC Decision Region (<span class='line-number'><a href='#L414'><span>414:7</span></a></span>) to (<span class='line-number'><a href='#L414'><span>415:58</span></a></span>)

  Number of Conditions: 2
     Condition C1 --> (414:7)
     Condition C2 --> (415:7)

  Executed MC/DC Test Vectors:

     C1, C2    Result
  1 { F,  -  = F      }
  2 { T,  F  = F      }
  3 { T,  T  = T      }

  C1-Pair: covered: (1,3)
  C2-Pair: covered: (2,3)
  MC/DC Coverage for Expression: 100.00%
</pre></div></td></tr><tr><td class='line-number'><a name='L416' href='#L416'><pre>416</pre></a></td><td class='covered-line'><pre>20</pre></td><td class='code'><pre>    return CSR_64_CXX_TLS_Darwin_ViaCopy_SaveList;</pre></td></tr><tr><td class='line-number'><a name='L417' href='#L417'><pre>417</pre></a></td><td class='covered-line'><pre>168k</pre></td><td class='code'><pre>  return nullptr;</pre></td></tr><tr><td class='line-number'><a name='L418' href='#L418'><pre>418</pre></a></td><td class='covered-line'><pre>168k</pre></td><td class='code'><pre>}</pre></td></tr><tr><td class='line-number'><a name='L419' href='#L419'><pre>419</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L420' href='#L420'><pre>420</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>const uint32_t *</pre></td></tr><tr><td class='line-number'><a name='L421' href='#L421'><pre>421</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>X86RegisterInfo::getCallPreservedMask(const MachineFunction &amp;MF,</pre></td></tr><tr><td class='line-number'><a name='L422' href='#L422'><pre>422</pre></a></td><td class='covered-line'><pre>55.5k</pre></td><td class='code'><pre>                                      CallingConv::ID CC) const {</pre></td></tr><tr><td class='line-number'><a name='L423' href='#L423'><pre>423</pre></a></td><td class='covered-line'><pre>55.5k</pre></td><td class='code'><pre>  const X86Subtarget &amp;Subtarget = MF.getSubtarget&lt;X86Subtarget&gt;();</pre></td></tr><tr><td class='line-number'><a name='L424' href='#L424'><pre>424</pre></a></td><td class='covered-line'><pre>55.5k</pre></td><td class='code'><pre>  bool HasSSE = Subtarget.hasSSE1();</pre></td></tr><tr><td class='line-number'><a name='L425' href='#L425'><pre>425</pre></a></td><td class='covered-line'><pre>55.5k</pre></td><td class='code'><pre>  bool HasAVX = Subtarget.hasAVX();</pre></td></tr><tr><td class='line-number'><a name='L426' href='#L426'><pre>426</pre></a></td><td class='covered-line'><pre>55.5k</pre></td><td class='code'><pre>  bool HasAVX512 = Subtarget.hasAVX512();</pre></td></tr><tr><td class='line-number'><a name='L427' href='#L427'><pre>427</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L428' href='#L428'><pre>428</pre></a></td><td class='covered-line'><pre>55.5k</pre></td><td class='code'><pre>  switch (CC) {</pre></td></tr><tr><td class='line-number'><a name='L429' href='#L429'><pre>429</pre></a></td><td class='covered-line'><pre>20</pre></td><td class='code'><pre>  case CallingConv::GHC:</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L429' href='#L429'><span>429:3</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>20</span>, <span class='None'>False</span>: <span class='covered-line'>55.4k</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L430' href='#L430'><pre>430</pre></a></td><td class='covered-line'><pre>28</pre></td><td class='code'><pre>  case CallingConv::HiPE:</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L430' href='#L430'><span>430:3</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>8</span>, <span class='None'>False</span>: <span class='covered-line'>55.5k</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L431' href='#L431'><pre>431</pre></a></td><td class='covered-line'><pre>28</pre></td><td class='code'><pre>    return CSR_NoRegs_RegMask;</pre></td></tr><tr><td class='line-number'><a name='L432' href='#L432'><pre>432</pre></a></td><td class='covered-line'><pre>38</pre></td><td class='code'><pre>  case CallingConv::AnyReg:</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L432' href='#L432'><span>432:3</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>38</span>, <span class='None'>False</span>: <span class='covered-line'>55.4k</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L433' href='#L433'><pre>433</pre></a></td><td class='covered-line'><pre>38</pre></td><td class='code'><pre>    if (HasAVX)</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L433' href='#L433'><span>433:9</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>17</span>, <span class='None'>False</span>: <span class='covered-line'>21</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L434' href='#L434'><pre>434</pre></a></td><td class='covered-line'><pre>17</pre></td><td class='code'><pre>      return CSR_64_AllRegs_AVX_RegMask;</pre></td></tr><tr><td class='line-number'><a name='L435' href='#L435'><pre>435</pre></a></td><td class='covered-line'><pre>21</pre></td><td class='code'><pre>    return CSR_64_AllRegs_RegMask;</pre></td></tr><tr><td class='line-number'><a name='L436' href='#L436'><pre>436</pre></a></td><td class='covered-line'><pre>11</pre></td><td class='code'><pre>  case CallingConv::PreserveMost:</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L436' href='#L436'><span>436:3</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>11</span>, <span class='None'>False</span>: <span class='covered-line'>55.5k</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L437' href='#L437'><pre>437</pre></a></td><td class='covered-line'><pre>11</pre></td><td class='code'><pre>    return IsWin64 ? <div class='tooltip'>CSR_Win64_RT_MostRegs_RegMask<span class='tooltip-content'>3</span></div> : <div class='tooltip'>CSR_64_RT_MostRegs_RegMask<span class='tooltip-content'>8</span></div>;</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L437' href='#L437'><span>437:12</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>3</span>, <span class='None'>False</span>: <span class='covered-line'>8</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L438' href='#L438'><pre>438</pre></a></td><td class='covered-line'><pre>12</pre></td><td class='code'><pre>  case CallingConv::PreserveAll:</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L438' href='#L438'><span>438:3</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>12</span>, <span class='None'>False</span>: <span class='covered-line'>55.4k</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L439' href='#L439'><pre>439</pre></a></td><td class='covered-line'><pre>12</pre></td><td class='code'><pre>    if (HasAVX)</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L439' href='#L439'><span>439:9</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>4</span>, <span class='None'>False</span>: <span class='covered-line'>8</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L440' href='#L440'><pre>440</pre></a></td><td class='covered-line'><pre>4</pre></td><td class='code'><pre>      return CSR_64_RT_AllRegs_AVX_RegMask;</pre></td></tr><tr><td class='line-number'><a name='L441' href='#L441'><pre>441</pre></a></td><td class='covered-line'><pre>8</pre></td><td class='code'><pre>    return CSR_64_RT_AllRegs_RegMask;</pre></td></tr><tr><td class='line-number'><a name='L442' href='#L442'><pre>442</pre></a></td><td class='covered-line'><pre>19</pre></td><td class='code'><pre>  case CallingConv::PreserveNone:</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L442' href='#L442'><span>442:3</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>19</span>, <span class='None'>False</span>: <span class='covered-line'>55.4k</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L443' href='#L443'><pre>443</pre></a></td><td class='covered-line'><pre>19</pre></td><td class='code'><pre>    return CSR_64_NoneRegs_RegMask;</pre></td></tr><tr><td class='line-number'><a name='L444' href='#L444'><pre>444</pre></a></td><td class='covered-line'><pre>6</pre></td><td class='code'><pre>  case CallingConv::CXX_FAST_TLS:</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L444' href='#L444'><span>444:3</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>6</span>, <span class='None'>False</span>: <span class='covered-line'>55.5k</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L445' href='#L445'><pre>445</pre></a></td><td class='covered-line'><pre>6</pre></td><td class='code'><pre>    if (Is64Bit)</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L445' href='#L445'><span>445:9</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>6</span>, <span class='red'>False</span>: <span class='uncovered-line'>0</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L446' href='#L446'><pre>446</pre></a></td><td class='covered-line'><pre>6</pre></td><td class='code'><pre>      return CSR_64_TLS_Darwin_RegMask;</pre></td></tr><tr><td class='line-number'><a name='L447' href='#L447'><pre>447</pre></a></td><td class='uncovered-line'><pre>0</pre></td><td class='code'><pre>    <span class='red'>break</span>;</pre></td></tr><tr><td class='line-number'><a name='L448' href='#L448'><pre>448</pre></a></td><td class='covered-line'><pre>58</pre></td><td class='code'><pre>  case CallingConv::Intel_OCL_BI: {</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L448' href='#L448'><span>448:3</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>58</span>, <span class='None'>False</span>: <span class='covered-line'>55.4k</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L449' href='#L449'><pre>449</pre></a></td><td class='covered-line'><pre>58</pre></td><td class='code'><pre>    if (HasAVX512 &amp;&amp; <div class='tooltip'>IsWin64<span class='tooltip-content'>32</span></div>)</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L449' href='#L449'><span>449:9</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>32</span>, <span class='None'>False</span>: <span class='covered-line'>26</span>]
  Branch (<span class='line-number'><a name='L449' href='#L449'><span>449:22</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>8</span>, <span class='None'>False</span>: <span class='covered-line'>24</span>]
</pre></div><div class='expansion-view'><pre>  MC/DC Decision Region (<span class='line-number'><a href='#L449'><span>449:9</span></a></span>) to (<span class='line-number'><a href='#L449'><span>449:29</span></a></span>)

  Number of Conditions: 2
     Condition C1 --> (449:9)
     Condition C2 --> (449:22)

  Executed MC/DC Test Vectors:

     C1, C2    Result
  1 { F,  -  = F      }
  2 { T,  F  = F      }
  3 { T,  T  = T      }

  C1-Pair: covered: (1,3)
  C2-Pair: covered: (2,3)
  MC/DC Coverage for Expression: 100.00%
</pre></div></td></tr><tr><td class='line-number'><a name='L450' href='#L450'><pre>450</pre></a></td><td class='covered-line'><pre>8</pre></td><td class='code'><pre>      return CSR_Win64_Intel_OCL_BI_AVX512_RegMask;</pre></td></tr><tr><td class='line-number'><a name='L451' href='#L451'><pre>451</pre></a></td><td class='covered-line'><pre>50</pre></td><td class='code'><pre>    if (HasAVX512 &amp;&amp; <div class='tooltip'>Is64Bit<span class='tooltip-content'>24</span></div>)</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L451' href='#L451'><span>451:9</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>24</span>, <span class='None'>False</span>: <span class='covered-line'>26</span>]
  Branch (<span class='line-number'><a name='L451' href='#L451'><span>451:22</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>8</span>, <span class='None'>False</span>: <span class='covered-line'>16</span>]
</pre></div><div class='expansion-view'><pre>  MC/DC Decision Region (<span class='line-number'><a href='#L451'><span>451:9</span></a></span>) to (<span class='line-number'><a href='#L451'><span>451:29</span></a></span>)

  Number of Conditions: 2
     Condition C1 --> (451:9)
     Condition C2 --> (451:22)

  Executed MC/DC Test Vectors:

     C1, C2    Result
  1 { F,  -  = F      }
  2 { T,  F  = F      }
  3 { T,  T  = T      }

  C1-Pair: covered: (1,3)
  C2-Pair: covered: (2,3)
  MC/DC Coverage for Expression: 100.00%
</pre></div></td></tr><tr><td class='line-number'><a name='L452' href='#L452'><pre>452</pre></a></td><td class='covered-line'><pre>8</pre></td><td class='code'><pre>      return CSR_64_Intel_OCL_BI_AVX512_RegMask;</pre></td></tr><tr><td class='line-number'><a name='L453' href='#L453'><pre>453</pre></a></td><td class='covered-line'><pre>42</pre></td><td class='code'><pre>    if (HasAVX &amp;&amp; <div class='tooltip'>IsWin64<span class='tooltip-content'>36</span></div>)</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L453' href='#L453'><span>453:9</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>36</span>, <span class='None'>False</span>: <span class='covered-line'>6</span>]
  Branch (<span class='line-number'><a name='L453' href='#L453'><span>453:19</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>5</span>, <span class='None'>False</span>: <span class='covered-line'>31</span>]
</pre></div><div class='expansion-view'><pre>  MC/DC Decision Region (<span class='line-number'><a href='#L453'><span>453:9</span></a></span>) to (<span class='line-number'><a href='#L453'><span>453:26</span></a></span>)

  Number of Conditions: 2
     Condition C1 --> (453:9)
     Condition C2 --> (453:19)

  Executed MC/DC Test Vectors:

     C1, C2    Result
  1 { F,  -  = F      }
  2 { T,  F  = F      }
  3 { T,  T  = T      }

  C1-Pair: covered: (1,3)
  C2-Pair: covered: (2,3)
  MC/DC Coverage for Expression: 100.00%
</pre></div></td></tr><tr><td class='line-number'><a name='L454' href='#L454'><pre>454</pre></a></td><td class='covered-line'><pre>5</pre></td><td class='code'><pre>      return CSR_Win64_Intel_OCL_BI_AVX_RegMask;</pre></td></tr><tr><td class='line-number'><a name='L455' href='#L455'><pre>455</pre></a></td><td class='covered-line'><pre>37</pre></td><td class='code'><pre>    if (HasAVX &amp;&amp; <div class='tooltip'>Is64Bit<span class='tooltip-content'>31</span></div>)</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L455' href='#L455'><span>455:9</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>31</span>, <span class='None'>False</span>: <span class='covered-line'>6</span>]
  Branch (<span class='line-number'><a name='L455' href='#L455'><span>455:19</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>5</span>, <span class='None'>False</span>: <span class='covered-line'>26</span>]
</pre></div><div class='expansion-view'><pre>  MC/DC Decision Region (<span class='line-number'><a href='#L455'><span>455:9</span></a></span>) to (<span class='line-number'><a href='#L455'><span>455:26</span></a></span>)

  Number of Conditions: 2
     Condition C1 --> (455:9)
     Condition C2 --> (455:19)

  Executed MC/DC Test Vectors:

     C1, C2    Result
  1 { F,  -  = F      }
  2 { T,  F  = F      }
  3 { T,  T  = T      }

  C1-Pair: covered: (1,3)
  C2-Pair: covered: (2,3)
  MC/DC Coverage for Expression: 100.00%
</pre></div></td></tr><tr><td class='line-number'><a name='L456' href='#L456'><pre>456</pre></a></td><td class='covered-line'><pre>5</pre></td><td class='code'><pre>      return CSR_64_Intel_OCL_BI_AVX_RegMask;</pre></td></tr><tr><td class='line-number'><a name='L457' href='#L457'><pre>457</pre></a></td><td class='covered-line'><pre>32</pre></td><td class='code'><pre>    if (!HasAVX &amp;&amp; <div class='tooltip'>!IsWin64<span class='tooltip-content'>6</span></div> &amp;&amp; <div class='tooltip'>Is64Bit<span class='tooltip-content'>4</span></div>)</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L457' href='#L457'><span>457:9</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>6</span>, <span class='None'>False</span>: <span class='covered-line'>26</span>]
  Branch (<span class='line-number'><a name='L457' href='#L457'><span>457:20</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>4</span>, <span class='None'>False</span>: <span class='covered-line'>2</span>]
  Branch (<span class='line-number'><a name='L457' href='#L457'><span>457:32</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>2</span>, <span class='None'>False</span>: <span class='covered-line'>2</span>]
</pre></div><div class='expansion-view'><pre>  MC/DC Decision Region (<span class='line-number'><a href='#L457'><span>457:9</span></a></span>) to (<span class='line-number'><a href='#L457'><span>457:39</span></a></span>)

  Number of Conditions: 3
     Condition C1 --> (457:9)
     Condition C2 --> (457:20)
     Condition C3 --> (457:32)

  Executed MC/DC Test Vectors:

     C1, C2, C3    Result
  1 { F,  -,  -  = F      }
  2 { T,  F,  -  = F      }
  3 { T,  T,  F  = F      }
  4 { T,  T,  T  = T      }

  C1-Pair: covered: (1,4)
  C2-Pair: covered: (2,4)
  C3-Pair: covered: (3,4)
  MC/DC Coverage for Expression: 100.00%
</pre></div></td></tr><tr><td class='line-number'><a name='L458' href='#L458'><pre>458</pre></a></td><td class='covered-line'><pre>2</pre></td><td class='code'><pre>      return CSR_64_Intel_OCL_BI_RegMask;</pre></td></tr><tr><td class='line-number'><a name='L459' href='#L459'><pre>459</pre></a></td><td class='covered-line'><pre>30</pre></td><td class='code'><pre>    break;</pre></td></tr><tr><td class='line-number'><a name='L460' href='#L460'><pre>460</pre></a></td><td class='covered-line'><pre>32</pre></td><td class='code'><pre>  }</pre></td></tr><tr><td class='line-number'><a name='L461' href='#L461'><pre>461</pre></a></td><td class='covered-line'><pre>83</pre></td><td class='code'><pre>  case CallingConv::X86_RegCall:</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L461' href='#L461'><span>461:3</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>83</span>, <span class='None'>False</span>: <span class='covered-line'>55.4k</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L462' href='#L462'><pre>462</pre></a></td><td class='covered-line'><pre>83</pre></td><td class='code'><pre>    if (Is64Bit) {</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L462' href='#L462'><span>462:9</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>50</span>, <span class='None'>False</span>: <span class='covered-line'>33</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L463' href='#L463'><pre>463</pre></a></td><td class='covered-line'><pre>50</pre></td><td class='code'><pre>      if (IsWin64) {</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L463' href='#L463'><span>463:11</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>24</span>, <span class='None'>False</span>: <span class='covered-line'>26</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L464' href='#L464'><pre>464</pre></a></td><td class='covered-line'><pre>24</pre></td><td class='code'><pre>        return (HasSSE ? CSR_Win64_RegCall_RegMask :</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L464' href='#L464'><span>464:17</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>24</span>, <span class='red'>False</span>: <span class='uncovered-line'>0</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L465' href='#L465'><pre>465</pre></a></td><td class='covered-line'><pre>24</pre></td><td class='code'><pre>                         <div class='tooltip'><span class='red'>CSR_Win64_RegCall_NoSSE_RegMask</span><span class='tooltip-content'>0</span></div>);</pre></td></tr><tr><td class='line-number'><a name='L466' href='#L466'><pre>466</pre></a></td><td class='covered-line'><pre>26</pre></td><td class='code'><pre>      } else {</pre></td></tr><tr><td class='line-number'><a name='L467' href='#L467'><pre>467</pre></a></td><td class='covered-line'><pre>26</pre></td><td class='code'><pre>        return (HasSSE ? CSR_SysV64_RegCall_RegMask :</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L467' href='#L467'><span>467:17</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>26</span>, <span class='red'>False</span>: <span class='uncovered-line'>0</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L468' href='#L468'><pre>468</pre></a></td><td class='covered-line'><pre>26</pre></td><td class='code'><pre>                         <div class='tooltip'><span class='red'>CSR_SysV64_RegCall_NoSSE_RegMask</span><span class='tooltip-content'>0</span></div>);</pre></td></tr><tr><td class='line-number'><a name='L469' href='#L469'><pre>469</pre></a></td><td class='covered-line'><pre>26</pre></td><td class='code'><pre>      }</pre></td></tr><tr><td class='line-number'><a name='L470' href='#L470'><pre>470</pre></a></td><td class='covered-line'><pre>50</pre></td><td class='code'><pre>    } else {</pre></td></tr><tr><td class='line-number'><a name='L471' href='#L471'><pre>471</pre></a></td><td class='covered-line'><pre>33</pre></td><td class='code'><pre>      return (HasSSE ? <div class='tooltip'>CSR_32_RegCall_RegMask<span class='tooltip-content'>23</span></div> :</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L471' href='#L471'><span>471:15</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>23</span>, <span class='None'>False</span>: <span class='covered-line'>10</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L472' href='#L472'><pre>472</pre></a></td><td class='covered-line'><pre>33</pre></td><td class='code'><pre>                       <div class='tooltip'>CSR_32_RegCall_NoSSE_RegMask<span class='tooltip-content'>10</span></div>);</pre></td></tr><tr><td class='line-number'><a name='L473' href='#L473'><pre>473</pre></a></td><td class='covered-line'><pre>33</pre></td><td class='code'><pre>    }</pre></td></tr><tr><td class='line-number'><a name='L474' href='#L474'><pre>474</pre></a></td><td class='covered-line'><pre>15</pre></td><td class='code'><pre>  case CallingConv::CFGuard_Check:</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L474' href='#L474'><span>474:3</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>15</span>, <span class='None'>False</span>: <span class='covered-line'>55.4k</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L475' href='#L475'><pre>475</pre></a></td><td class='covered-line'><pre>15</pre></td><td class='code'><pre>    assert(!Is64Bit &amp;&amp; &quot;CFGuard check mechanism only used on 32-bit X86&quot;);</pre></td></tr><tr><td class='line-number'><a name='L476' href='#L476'><pre>476</pre></a></td><td class='covered-line'><pre>15</pre></td><td class='code'><pre>    return (HasSSE ? <div class='tooltip'>CSR_Win32_CFGuard_Check_RegMask<span class='tooltip-content'>2</span></div></pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L476' href='#L476'><span>476:13</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>2</span>, <span class='None'>False</span>: <span class='covered-line'>13</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L477' href='#L477'><pre>477</pre></a></td><td class='covered-line'><pre>15</pre></td><td class='code'><pre>                   : <div class='tooltip'>CSR_Win32_CFGuard_Check_NoSSE_RegMask<span class='tooltip-content'>13</span></div>);</pre></td></tr><tr><td class='line-number'><a name='L478' href='#L478'><pre>478</pre></a></td><td class='covered-line'><pre>1</pre></td><td class='code'><pre>  case CallingConv::Cold:</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L478' href='#L478'><span>478:3</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>1</span>, <span class='None'>False</span>: <span class='covered-line'>55.5k</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L479' href='#L479'><pre>479</pre></a></td><td class='covered-line'><pre>1</pre></td><td class='code'><pre>    if (Is64Bit)</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L479' href='#L479'><span>479:9</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>1</span>, <span class='red'>False</span>: <span class='uncovered-line'>0</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L480' href='#L480'><pre>480</pre></a></td><td class='covered-line'><pre>1</pre></td><td class='code'><pre>      return CSR_64_MostRegs_RegMask;</pre></td></tr><tr><td class='line-number'><a name='L481' href='#L481'><pre>481</pre></a></td><td class='uncovered-line'><pre>0</pre></td><td class='code'><pre>    <span class='red'>break</span>;</pre></td></tr><tr><td class='line-number'><a name='L482' href='#L482'><pre>482</pre></a></td><td class='covered-line'><pre>8</pre></td><td class='code'><pre>  case CallingConv::Win64:</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L482' href='#L482'><span>482:3</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>8</span>, <span class='None'>False</span>: <span class='covered-line'>55.5k</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L483' href='#L483'><pre>483</pre></a></td><td class='covered-line'><pre>8</pre></td><td class='code'><pre>    return CSR_Win64_RegMask;</pre></td></tr><tr><td class='line-number'><a name='L484' href='#L484'><pre>484</pre></a></td><td class='covered-line'><pre>17</pre></td><td class='code'><pre>  case CallingConv::SwiftTail:</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L484' href='#L484'><span>484:3</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>17</span>, <span class='None'>False</span>: <span class='covered-line'>55.4k</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L485' href='#L485'><pre>485</pre></a></td><td class='covered-line'><pre>17</pre></td><td class='code'><pre>    if (!Is64Bit)</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L485' href='#L485'><span>485:9</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>2</span>, <span class='None'>False</span>: <span class='covered-line'>15</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L486' href='#L486'><pre>486</pre></a></td><td class='covered-line'><pre>2</pre></td><td class='code'><pre>      return CSR_32_RegMask;</pre></td></tr><tr><td class='line-number'><a name='L487' href='#L487'><pre>487</pre></a></td><td class='covered-line'><pre>15</pre></td><td class='code'><pre>    return IsWin64 ? <div class='tooltip'>CSR_Win64_SwiftTail_RegMask<span class='tooltip-content'>2</span></div> : <div class='tooltip'>CSR_64_SwiftTail_RegMask<span class='tooltip-content'>13</span></div>;</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L487' href='#L487'><span>487:12</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>2</span>, <span class='None'>False</span>: <span class='covered-line'>13</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L488' href='#L488'><pre>488</pre></a></td><td class='covered-line'><pre>2</pre></td><td class='code'><pre>  case CallingConv::X86_64_SysV:</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L488' href='#L488'><span>488:3</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>2</span>, <span class='None'>False</span>: <span class='covered-line'>55.5k</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L489' href='#L489'><pre>489</pre></a></td><td class='covered-line'><pre>2</pre></td><td class='code'><pre>    return CSR_64_RegMask;</pre></td></tr><tr><td class='line-number'><a name='L490' href='#L490'><pre>490</pre></a></td><td class='covered-line'><pre>13</pre></td><td class='code'><pre>  case CallingConv::X86_INTR:</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L490' href='#L490'><span>490:3</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>13</span>, <span class='None'>False</span>: <span class='covered-line'>55.4k</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L491' href='#L491'><pre>491</pre></a></td><td class='covered-line'><pre>13</pre></td><td class='code'><pre>    if (Is64Bit) {</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L491' href='#L491'><span>491:9</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>9</span>, <span class='None'>False</span>: <span class='covered-line'>4</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L492' href='#L492'><pre>492</pre></a></td><td class='covered-line'><pre>9</pre></td><td class='code'><pre>      if (HasAVX512)</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L492' href='#L492'><span>492:11</span></a></span>): [<span class='red'>True</span>: <span class='uncovered-line'>0</span>, <span class='None'>False</span>: <span class='covered-line'>9</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L493' href='#L493'><pre>493</pre></a></td><td class='uncovered-line'><pre>0</pre></td><td class='code'><pre>        <span class='red'>return CSR_64_AllRegs_AVX512_RegMask</span>;</pre></td></tr><tr><td class='line-number'><a name='L494' href='#L494'><pre>494</pre></a></td><td class='covered-line'><pre>9</pre></td><td class='code'><pre>      if (HasAVX)</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L494' href='#L494'><span>494:11</span></a></span>): [<span class='red'>True</span>: <span class='uncovered-line'>0</span>, <span class='None'>False</span>: <span class='covered-line'>9</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L495' href='#L495'><pre>495</pre></a></td><td class='uncovered-line'><pre>0</pre></td><td class='code'><pre>        <span class='red'>return CSR_64_AllRegs_AVX_RegMask</span>;</pre></td></tr><tr><td class='line-number'><a name='L496' href='#L496'><pre>496</pre></a></td><td class='covered-line'><pre>9</pre></td><td class='code'><pre>      if (HasSSE)</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L496' href='#L496'><span>496:11</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>9</span>, <span class='red'>False</span>: <span class='uncovered-line'>0</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L497' href='#L497'><pre>497</pre></a></td><td class='covered-line'><pre>9</pre></td><td class='code'><pre>        return CSR_64_AllRegs_RegMask;</pre></td></tr><tr><td class='line-number'><a name='L498' href='#L498'><pre>498</pre></a></td><td class='uncovered-line'><pre>0</pre></td><td class='code'><pre>      <span class='red'>return CSR_64_AllRegs_NoSSE_RegMask</span>;</pre></td></tr><tr><td class='line-number'><a name='L499' href='#L499'><pre>499</pre></a></td><td class='covered-line'><pre>9</pre></td><td class='code'><pre>    } else {</pre></td></tr><tr><td class='line-number'><a name='L500' href='#L500'><pre>500</pre></a></td><td class='covered-line'><pre>4</pre></td><td class='code'><pre>      if (HasAVX512)</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L500' href='#L500'><span>500:11</span></a></span>): [<span class='red'>True</span>: <span class='uncovered-line'>0</span>, <span class='None'>False</span>: <span class='covered-line'>4</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L501' href='#L501'><pre>501</pre></a></td><td class='uncovered-line'><pre>0</pre></td><td class='code'><pre>        <span class='red'>return CSR_32_AllRegs_AVX512_RegMask</span>;</pre></td></tr><tr><td class='line-number'><a name='L502' href='#L502'><pre>502</pre></a></td><td class='covered-line'><pre>4</pre></td><td class='code'><pre>      if (HasAVX)</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L502' href='#L502'><span>502:11</span></a></span>): [<span class='red'>True</span>: <span class='uncovered-line'>0</span>, <span class='None'>False</span>: <span class='covered-line'>4</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L503' href='#L503'><pre>503</pre></a></td><td class='uncovered-line'><pre>0</pre></td><td class='code'><pre>        <span class='red'>return CSR_32_AllRegs_AVX_RegMask</span>;</pre></td></tr><tr><td class='line-number'><a name='L504' href='#L504'><pre>504</pre></a></td><td class='covered-line'><pre>4</pre></td><td class='code'><pre>      if (HasSSE)</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L504' href='#L504'><span>504:11</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>4</span>, <span class='red'>False</span>: <span class='uncovered-line'>0</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L505' href='#L505'><pre>505</pre></a></td><td class='covered-line'><pre>4</pre></td><td class='code'><pre>        return CSR_32_AllRegs_SSE_RegMask;</pre></td></tr><tr><td class='line-number'><a name='L506' href='#L506'><pre>506</pre></a></td><td class='uncovered-line'><pre>0</pre></td><td class='code'><pre>      <span class='red'>return CSR_32_AllRegs_RegMask</span>;</pre></td></tr><tr><td class='line-number'><a name='L507' href='#L507'><pre>507</pre></a></td><td class='covered-line'><pre>4</pre></td><td class='code'><pre>    }</pre></td></tr><tr><td class='line-number'><a name='L508' href='#L508'><pre>508</pre></a></td><td class='covered-line'><pre>55.2k</pre></td><td class='code'><pre>  default:</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L508' href='#L508'><span>508:3</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>55.2k</span>, <span class='None'>False</span>: <span class='covered-line'>311</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L509' href='#L509'><pre>509</pre></a></td><td class='covered-line'><pre>55.2k</pre></td><td class='code'><pre>    break;</pre></td></tr><tr><td class='line-number'><a name='L510' href='#L510'><pre>510</pre></a></td><td class='covered-line'><pre>55.5k</pre></td><td class='code'><pre>  }</pre></td></tr><tr><td class='line-number'><a name='L511' href='#L511'><pre>511</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L512' href='#L512'><pre>512</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>  // Unlike getCalleeSavedRegs(), we don&apos;t have MMI so we can&apos;t check</pre></td></tr><tr><td class='line-number'><a name='L513' href='#L513'><pre>513</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>  // callsEHReturn().</pre></td></tr><tr><td class='line-number'><a name='L514' href='#L514'><pre>514</pre></a></td><td class='covered-line'><pre>55.2k</pre></td><td class='code'><pre>  if (Is64Bit) {</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L514' href='#L514'><span>514:7</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>49.4k</span>, <span class='None'>False</span>: <span class='covered-line'>5.82k</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L515' href='#L515'><pre>515</pre></a></td><td class='covered-line'><pre>49.4k</pre></td><td class='code'><pre>    const Function &amp;F = MF.getFunction();</pre></td></tr><tr><td class='line-number'><a name='L516' href='#L516'><pre>516</pre></a></td><td class='covered-line'><pre>49.4k</pre></td><td class='code'><pre>    bool IsSwiftCC = Subtarget.getTargetLowering()-&gt;supportSwiftError() &amp;&amp;</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L516' href='#L516'><span>516:22</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>49.4k</span>, <span class='red'>False</span>: <span class='uncovered-line'>0</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L517' href='#L517'><pre>517</pre></a></td><td class='covered-line'><pre>49.4k</pre></td><td class='code'><pre>                     F.getAttributes().hasAttrSomewhere(Attribute::SwiftError);</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L517' href='#L517'><span>517:22</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>37</span>, <span class='None'>False</span>: <span class='covered-line'>49.3k</span>]
</pre></div><div class='expansion-view'><pre>  MC/DC Decision Region (<span class='line-number'><a href='#L516'><span>516:22</span></a></span>) to (<span class='line-number'><a href='#L516'><span>517:79</span></a></span>)

  Number of Conditions: 2
     Condition C1 --> (516:22)
     Condition C2 --> (517:22)

  Executed MC/DC Test Vectors:

     C1, C2    Result
  1 { T,  F  = F      }
  2 { T,  T  = T      }

  C1-Pair: not covered
  C2-Pair: covered: (1,2)
  MC/DC Coverage for Expression: 50.00%
</pre></div></td></tr><tr><td class='line-number'><a name='L518' href='#L518'><pre>518</pre></a></td><td class='covered-line'><pre>49.4k</pre></td><td class='code'><pre>    if (IsSwiftCC)</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L518' href='#L518'><span>518:9</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>37</span>, <span class='None'>False</span>: <span class='covered-line'>49.3k</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L519' href='#L519'><pre>519</pre></a></td><td class='covered-line'><pre>37</pre></td><td class='code'><pre>      return IsWin64 ? <div class='tooltip'>CSR_Win64_SwiftError_RegMask<span class='tooltip-content'>1</span></div> : <div class='tooltip'>CSR_64_SwiftError_RegMask<span class='tooltip-content'>36</span></div>;</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L519' href='#L519'><span>519:14</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>1</span>, <span class='None'>False</span>: <span class='covered-line'>36</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L520' href='#L520'><pre>520</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L521' href='#L521'><pre>521</pre></a></td><td class='covered-line'><pre>49.3k</pre></td><td class='code'><pre>    return IsWin64 ? <div class='tooltip'>CSR_Win64_RegMask<span class='tooltip-content'>1.45k</span></div> : <div class='tooltip'>CSR_64_RegMask<span class='tooltip-content'>47.9k</span></div>;</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L521' href='#L521'><span>521:12</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>1.45k</span>, <span class='None'>False</span>: <span class='covered-line'>47.9k</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L522' href='#L522'><pre>522</pre></a></td><td class='covered-line'><pre>49.4k</pre></td><td class='code'><pre>  }</pre></td></tr><tr><td class='line-number'><a name='L523' href='#L523'><pre>523</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L524' href='#L524'><pre>524</pre></a></td><td class='covered-line'><pre>5.82k</pre></td><td class='code'><pre>  return CSR_32_RegMask;</pre></td></tr><tr><td class='line-number'><a name='L525' href='#L525'><pre>525</pre></a></td><td class='covered-line'><pre>55.2k</pre></td><td class='code'><pre>}</pre></td></tr><tr><td class='line-number'><a name='L526' href='#L526'><pre>526</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L527' href='#L527'><pre>527</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>const uint32_t*</pre></td></tr><tr><td class='line-number'><a name='L528' href='#L528'><pre>528</pre></a></td><td class='covered-line'><pre>346</pre></td><td class='code'><pre>X86RegisterInfo::getNoPreservedMask() const {</pre></td></tr><tr><td class='line-number'><a name='L529' href='#L529'><pre>529</pre></a></td><td class='covered-line'><pre>346</pre></td><td class='code'><pre>  return CSR_NoRegs_RegMask;</pre></td></tr><tr><td class='line-number'><a name='L530' href='#L530'><pre>530</pre></a></td><td class='covered-line'><pre>346</pre></td><td class='code'><pre>}</pre></td></tr><tr><td class='line-number'><a name='L531' href='#L531'><pre>531</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L532' href='#L532'><pre>532</pre></a></td><td class='covered-line'><pre>69</pre></td><td class='code'><pre>const uint32_t *X86RegisterInfo::getDarwinTLSCallPreservedMask() const {</pre></td></tr><tr><td class='line-number'><a name='L533' href='#L533'><pre>533</pre></a></td><td class='covered-line'><pre>69</pre></td><td class='code'><pre>  return CSR_64_TLS_Darwin_RegMask;</pre></td></tr><tr><td class='line-number'><a name='L534' href='#L534'><pre>534</pre></a></td><td class='covered-line'><pre>69</pre></td><td class='code'><pre>}</pre></td></tr><tr><td class='line-number'><a name='L535' href='#L535'><pre>535</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L536' href='#L536'><pre>536</pre></a></td><td class='covered-line'><pre>547k</pre></td><td class='code'><pre>BitVector X86RegisterInfo::getReservedRegs(const MachineFunction &amp;MF) const {</pre></td></tr><tr><td class='line-number'><a name='L537' href='#L537'><pre>537</pre></a></td><td class='covered-line'><pre>547k</pre></td><td class='code'><pre>  BitVector Reserved(getNumRegs());</pre></td></tr><tr><td class='line-number'><a name='L538' href='#L538'><pre>538</pre></a></td><td class='covered-line'><pre>547k</pre></td><td class='code'><pre>  const X86FrameLowering *TFI = getFrameLowering(MF);</pre></td></tr><tr><td class='line-number'><a name='L539' href='#L539'><pre>539</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L540' href='#L540'><pre>540</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>  // Set the floating point control register as reserved.</pre></td></tr><tr><td class='line-number'><a name='L541' href='#L541'><pre>541</pre></a></td><td class='covered-line'><pre>547k</pre></td><td class='code'><pre>  Reserved.set(X86::FPCW);</pre></td></tr><tr><td class='line-number'><a name='L542' href='#L542'><pre>542</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L543' href='#L543'><pre>543</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>  // Set the floating point status register as reserved.</pre></td></tr><tr><td class='line-number'><a name='L544' href='#L544'><pre>544</pre></a></td><td class='covered-line'><pre>547k</pre></td><td class='code'><pre>  Reserved.set(X86::FPSW);</pre></td></tr><tr><td class='line-number'><a name='L545' href='#L545'><pre>545</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L546' href='#L546'><pre>546</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>  // Set the SIMD floating point control register as reserved.</pre></td></tr><tr><td class='line-number'><a name='L547' href='#L547'><pre>547</pre></a></td><td class='covered-line'><pre>547k</pre></td><td class='code'><pre>  Reserved.set(X86::MXCSR);</pre></td></tr><tr><td class='line-number'><a name='L548' href='#L548'><pre>548</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L549' href='#L549'><pre>549</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>  // Set the stack-pointer register and its aliases as reserved.</pre></td></tr><tr><td class='line-number'><a name='L550' href='#L550'><pre>550</pre></a></td><td class='covered-line'><pre>547k</pre></td><td class='code'><pre>  for (const MCPhysReg &amp;SubReg : subregs_inclusive(X86::RSP))</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L550' href='#L550'><span>550:32</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>3.28M</span>, <span class='None'>False</span>: <span class='covered-line'>547k</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L551' href='#L551'><pre>551</pre></a></td><td class='covered-line'><pre>3.28M</pre></td><td class='code'><pre>    Reserved.set(SubReg);</pre></td></tr><tr><td class='line-number'><a name='L552' href='#L552'><pre>552</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L553' href='#L553'><pre>553</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>  // Set the Shadow Stack Pointer as reserved.</pre></td></tr><tr><td class='line-number'><a name='L554' href='#L554'><pre>554</pre></a></td><td class='covered-line'><pre>547k</pre></td><td class='code'><pre>  Reserved.set(X86::SSP);</pre></td></tr><tr><td class='line-number'><a name='L555' href='#L555'><pre>555</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L556' href='#L556'><pre>556</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>  // Set the instruction pointer register and its aliases as reserved.</pre></td></tr><tr><td class='line-number'><a name='L557' href='#L557'><pre>557</pre></a></td><td class='covered-line'><pre>547k</pre></td><td class='code'><pre>  for (const MCPhysReg &amp;SubReg : subregs_inclusive(X86::RIP))</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L557' href='#L557'><span>557:32</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>2.19M</span>, <span class='None'>False</span>: <span class='covered-line'>547k</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L558' href='#L558'><pre>558</pre></a></td><td class='covered-line'><pre>2.19M</pre></td><td class='code'><pre>    Reserved.set(SubReg);</pre></td></tr><tr><td class='line-number'><a name='L559' href='#L559'><pre>559</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L560' href='#L560'><pre>560</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>  // Set the frame-pointer register and its aliases as reserved if needed.</pre></td></tr><tr><td class='line-number'><a name='L561' href='#L561'><pre>561</pre></a></td><td class='covered-line'><pre>547k</pre></td><td class='code'><pre>  if (TFI-&gt;hasFP(MF)) {</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L561' href='#L561'><span>561:7</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>10.3k</span>, <span class='None'>False</span>: <span class='covered-line'>537k</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L562' href='#L562'><pre>562</pre></a></td><td class='covered-line'><pre>10.3k</pre></td><td class='code'><pre>    for (const MCPhysReg &amp;SubReg : subregs_inclusive(X86::RBP))</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L562' href='#L562'><span>562:34</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>62.3k</span>, <span class='None'>False</span>: <span class='covered-line'>10.3k</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L563' href='#L563'><pre>563</pre></a></td><td class='covered-line'><pre>62.3k</pre></td><td class='code'><pre>      Reserved.set(SubReg);</pre></td></tr><tr><td class='line-number'><a name='L564' href='#L564'><pre>564</pre></a></td><td class='covered-line'><pre>10.3k</pre></td><td class='code'><pre>  }</pre></td></tr><tr><td class='line-number'><a name='L565' href='#L565'><pre>565</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L566' href='#L566'><pre>566</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>  // Set the base-pointer register and its aliases as reserved if needed.</pre></td></tr><tr><td class='line-number'><a name='L567' href='#L567'><pre>567</pre></a></td><td class='covered-line'><pre>547k</pre></td><td class='code'><pre>  if (hasBasePointer(MF)) {</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L567' href='#L567'><span>567:7</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>291</span>, <span class='None'>False</span>: <span class='covered-line'>547k</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L568' href='#L568'><pre>568</pre></a></td><td class='covered-line'><pre>291</pre></td><td class='code'><pre>    CallingConv::ID CC = MF.getFunction().getCallingConv();</pre></td></tr><tr><td class='line-number'><a name='L569' href='#L569'><pre>569</pre></a></td><td class='covered-line'><pre>291</pre></td><td class='code'><pre>    const uint32_t *RegMask = getCallPreservedMask(MF, CC);</pre></td></tr><tr><td class='line-number'><a name='L570' href='#L570'><pre>570</pre></a></td><td class='covered-line'><pre>291</pre></td><td class='code'><pre>    if (MachineOperand::clobbersPhysReg(RegMask, getBaseRegister()))</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L570' href='#L570'><span>570:9</span></a></span>): [<span class='red'>True</span>: <span class='uncovered-line'>0</span>, <span class='None'>False</span>: <span class='covered-line'>291</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L571' href='#L571'><pre>571</pre></a></td><td class='uncovered-line'><pre>0</pre></td><td class='code'><pre>      <span class='red'>report_fatal_error(</span></pre></td></tr><tr><td class='line-number'><a name='L572' href='#L572'><pre>572</pre></a></td><td class='uncovered-line'><pre>0</pre></td><td class='code'><pre><span class='red'>        &quot;Stack realignment in presence of dynamic allocas is not supported with&quot;</span></pre></td></tr><tr><td class='line-number'><a name='L573' href='#L573'><pre>573</pre></a></td><td class='uncovered-line'><pre>0</pre></td><td class='code'><pre><span class='red'>        &quot;this calling convention.&quot;)</span>;</pre></td></tr><tr><td class='line-number'><a name='L574' href='#L574'><pre>574</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L575' href='#L575'><pre>575</pre></a></td><td class='covered-line'><pre>291</pre></td><td class='code'><pre>    Register BasePtr = getX86SubSuperRegister(getBaseRegister(), 64);</pre></td></tr><tr><td class='line-number'><a name='L576' href='#L576'><pre>576</pre></a></td><td class='covered-line'><pre>291</pre></td><td class='code'><pre>    for (const MCPhysReg &amp;SubReg : subregs_inclusive(BasePtr))</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L576' href='#L576'><span>576:34</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>1.74k</span>, <span class='None'>False</span>: <span class='covered-line'>291</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L577' href='#L577'><pre>577</pre></a></td><td class='covered-line'><pre>1.74k</pre></td><td class='code'><pre>      Reserved.set(SubReg);</pre></td></tr><tr><td class='line-number'><a name='L578' href='#L578'><pre>578</pre></a></td><td class='covered-line'><pre>291</pre></td><td class='code'><pre>  }</pre></td></tr><tr><td class='line-number'><a name='L579' href='#L579'><pre>579</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L580' href='#L580'><pre>580</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>  // Mark the segment registers as reserved.</pre></td></tr><tr><td class='line-number'><a name='L581' href='#L581'><pre>581</pre></a></td><td class='covered-line'><pre>547k</pre></td><td class='code'><pre>  Reserved.set(X86::CS);</pre></td></tr><tr><td class='line-number'><a name='L582' href='#L582'><pre>582</pre></a></td><td class='covered-line'><pre>547k</pre></td><td class='code'><pre>  Reserved.set(X86::SS);</pre></td></tr><tr><td class='line-number'><a name='L583' href='#L583'><pre>583</pre></a></td><td class='covered-line'><pre>547k</pre></td><td class='code'><pre>  Reserved.set(X86::DS);</pre></td></tr><tr><td class='line-number'><a name='L584' href='#L584'><pre>584</pre></a></td><td class='covered-line'><pre>547k</pre></td><td class='code'><pre>  Reserved.set(X86::ES);</pre></td></tr><tr><td class='line-number'><a name='L585' href='#L585'><pre>585</pre></a></td><td class='covered-line'><pre>547k</pre></td><td class='code'><pre>  Reserved.set(X86::FS);</pre></td></tr><tr><td class='line-number'><a name='L586' href='#L586'><pre>586</pre></a></td><td class='covered-line'><pre>547k</pre></td><td class='code'><pre>  Reserved.set(X86::GS);</pre></td></tr><tr><td class='line-number'><a name='L587' href='#L587'><pre>587</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L588' href='#L588'><pre>588</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>  // Mark the floating point stack registers as reserved.</pre></td></tr><tr><td class='line-number'><a name='L589' href='#L589'><pre>589</pre></a></td><td class='covered-line'><pre>4.92M</pre></td><td class='code'><pre>  for (unsigned n = 0; n != 8; <div class='tooltip'>++n<span class='tooltip-content'>4.38M</span></div>)</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L589' href='#L589'><span>589:24</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>4.38M</span>, <span class='None'>False</span>: <span class='covered-line'>547k</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L590' href='#L590'><pre>590</pre></a></td><td class='covered-line'><pre>4.38M</pre></td><td class='code'><pre>    Reserved.set(X86::ST0 + n);</pre></td></tr><tr><td class='line-number'><a name='L591' href='#L591'><pre>591</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L592' href='#L592'><pre>592</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>  // Reserve the registers that only exist in 64-bit mode.</pre></td></tr><tr><td class='line-number'><a name='L593' href='#L593'><pre>593</pre></a></td><td class='covered-line'><pre>547k</pre></td><td class='code'><pre>  if (!Is64Bit) {</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L593' href='#L593'><span>593:7</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>99.1k</span>, <span class='None'>False</span>: <span class='covered-line'>448k</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L594' href='#L594'><pre>594</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>    // These 8-bit registers are part of the x86-64 extension even though their</pre></td></tr><tr><td class='line-number'><a name='L595' href='#L595'><pre>595</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>    // super-registers are old 32-bits.</pre></td></tr><tr><td class='line-number'><a name='L596' href='#L596'><pre>596</pre></a></td><td class='covered-line'><pre>99.1k</pre></td><td class='code'><pre>    Reserved.set(X86::SIL);</pre></td></tr><tr><td class='line-number'><a name='L597' href='#L597'><pre>597</pre></a></td><td class='covered-line'><pre>99.1k</pre></td><td class='code'><pre>    Reserved.set(X86::DIL);</pre></td></tr><tr><td class='line-number'><a name='L598' href='#L598'><pre>598</pre></a></td><td class='covered-line'><pre>99.1k</pre></td><td class='code'><pre>    Reserved.set(X86::BPL);</pre></td></tr><tr><td class='line-number'><a name='L599' href='#L599'><pre>599</pre></a></td><td class='covered-line'><pre>99.1k</pre></td><td class='code'><pre>    Reserved.set(X86::SPL);</pre></td></tr><tr><td class='line-number'><a name='L600' href='#L600'><pre>600</pre></a></td><td class='covered-line'><pre>99.1k</pre></td><td class='code'><pre>    Reserved.set(X86::SIH);</pre></td></tr><tr><td class='line-number'><a name='L601' href='#L601'><pre>601</pre></a></td><td class='covered-line'><pre>99.1k</pre></td><td class='code'><pre>    Reserved.set(X86::DIH);</pre></td></tr><tr><td class='line-number'><a name='L602' href='#L602'><pre>602</pre></a></td><td class='covered-line'><pre>99.1k</pre></td><td class='code'><pre>    Reserved.set(X86::BPH);</pre></td></tr><tr><td class='line-number'><a name='L603' href='#L603'><pre>603</pre></a></td><td class='covered-line'><pre>99.1k</pre></td><td class='code'><pre>    Reserved.set(X86::SPH);</pre></td></tr><tr><td class='line-number'><a name='L604' href='#L604'><pre>604</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L605' href='#L605'><pre>605</pre></a></td><td class='covered-line'><pre>892k</pre></td><td class='code'><pre>    for (unsigned n = 0; n != 8; <div class='tooltip'>++n<span class='tooltip-content'>793k</span></div>) {</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L605' href='#L605'><span>605:26</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>793k</span>, <span class='None'>False</span>: <span class='covered-line'>99.1k</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L606' href='#L606'><pre>606</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>      // R8, R9, ...</pre></td></tr><tr><td class='line-number'><a name='L607' href='#L607'><pre>607</pre></a></td><td class='covered-line'><pre>9.51M</pre></td><td class='code'><pre>      for (MCRegAliasIterator AI(X86::R8 + n, this, true); AI.isValid(); <div class='tooltip'>++AI<span class='tooltip-content'>8.72M</span></div>)</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L607' href='#L607'><span>607:60</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>8.72M</span>, <span class='None'>False</span>: <span class='covered-line'>793k</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L608' href='#L608'><pre>608</pre></a></td><td class='covered-line'><pre>8.72M</pre></td><td class='code'><pre>        Reserved.set(*AI);</pre></td></tr><tr><td class='line-number'><a name='L609' href='#L609'><pre>609</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L610' href='#L610'><pre>610</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>      // XMM8, XMM9, ...</pre></td></tr><tr><td class='line-number'><a name='L611' href='#L611'><pre>611</pre></a></td><td class='covered-line'><pre>3.17M</pre></td><td class='code'><pre>      for (MCRegAliasIterator AI(X86::XMM8 + n, this, true); AI.isValid(); <div class='tooltip'>++AI<span class='tooltip-content'>2.37M</span></div>)</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L611' href='#L611'><span>611:62</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>2.37M</span>, <span class='None'>False</span>: <span class='covered-line'>793k</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L612' href='#L612'><pre>612</pre></a></td><td class='covered-line'><pre>2.37M</pre></td><td class='code'><pre>        Reserved.set(*AI);</pre></td></tr><tr><td class='line-number'><a name='L613' href='#L613'><pre>613</pre></a></td><td class='covered-line'><pre>793k</pre></td><td class='code'><pre>    }</pre></td></tr><tr><td class='line-number'><a name='L614' href='#L614'><pre>614</pre></a></td><td class='covered-line'><pre>99.1k</pre></td><td class='code'><pre>  }</pre></td></tr><tr><td class='line-number'><a name='L615' href='#L615'><pre>615</pre></a></td><td class='covered-line'><pre>547k</pre></td><td class='code'><pre>  if (!Is64Bit || <div class='tooltip'>!MF.getSubtarget&lt;X86Subtarget&gt;().hasAVX512()<span class='tooltip-content'>448k</span></div>) {</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L615' href='#L615'><span>615:7</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>99.1k</span>, <span class='None'>False</span>: <span class='covered-line'>448k</span>]
  Branch (<span class='line-number'><a name='L615' href='#L615'><span>615:19</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>276k</span>, <span class='None'>False</span>: <span class='covered-line'>172k</span>]
</pre></div><div class='expansion-view'><pre>  MC/DC Decision Region (<span class='line-number'><a href='#L615'><span>615:7</span></a></span>) to (<span class='line-number'><a href='#L615'><span>615:63</span></a></span>)

  Number of Conditions: 2
     Condition C1 --> (615:7)
     Condition C2 --> (615:19)

  Executed MC/DC Test Vectors:

     C1, C2    Result
  1 { F,  F  = F      }
  2 { T,  -  = T      }
  3 { F,  T  = T      }

  C1-Pair: covered: (1,2)
  C2-Pair: covered: (1,3)
  MC/DC Coverage for Expression: 100.00%
</pre></div></td></tr><tr><td class='line-number'><a name='L616' href='#L616'><pre>616</pre></a></td><td class='covered-line'><pre>6.38M</pre></td><td class='code'><pre>    for (unsigned n = 0; n != 16; <div class='tooltip'>++n<span class='tooltip-content'>6.00M</span></div>) {</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L616' href='#L616'><span>616:26</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>6.00M</span>, <span class='None'>False</span>: <span class='covered-line'>375k</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L617' href='#L617'><pre>617</pre></a></td><td class='covered-line'><pre>24.0M</pre></td><td class='code'><pre>      for (MCRegAliasIterator AI(X86::XMM16 + n, this, true); AI.isValid();</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L617' href='#L617'><span>617:63</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>18.0M</span>, <span class='None'>False</span>: <span class='covered-line'>6.00M</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L618' href='#L618'><pre>618</pre></a></td><td class='covered-line'><pre>18.0M</pre></td><td class='code'><pre>           ++AI)</pre></td></tr><tr><td class='line-number'><a name='L619' href='#L619'><pre>619</pre></a></td><td class='covered-line'><pre>18.0M</pre></td><td class='code'><pre>        Reserved.set(*AI);</pre></td></tr><tr><td class='line-number'><a name='L620' href='#L620'><pre>620</pre></a></td><td class='covered-line'><pre>6.00M</pre></td><td class='code'><pre>    }</pre></td></tr><tr><td class='line-number'><a name='L621' href='#L621'><pre>621</pre></a></td><td class='covered-line'><pre>375k</pre></td><td class='code'><pre>  }</pre></td></tr><tr><td class='line-number'><a name='L622' href='#L622'><pre>622</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L623' href='#L623'><pre>623</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>  // Reserve the extended general purpose registers.</pre></td></tr><tr><td class='line-number'><a name='L624' href='#L624'><pre>624</pre></a></td><td class='covered-line'><pre>547k</pre></td><td class='code'><pre>  if (!Is64Bit || <div class='tooltip'>!MF.getSubtarget&lt;X86Subtarget&gt;().hasEGPR()<span class='tooltip-content'>448k</span></div>)</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L624' href='#L624'><span>624:7</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>99.1k</span>, <span class='None'>False</span>: <span class='covered-line'>448k</span>]
  Branch (<span class='line-number'><a name='L624' href='#L624'><span>624:19</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>447k</span>, <span class='None'>False</span>: <span class='covered-line'>861</span>]
</pre></div><div class='expansion-view'><pre>  MC/DC Decision Region (<span class='line-number'><a href='#L624'><span>624:7</span></a></span>) to (<span class='line-number'><a href='#L624'><span>624:61</span></a></span>)

  Number of Conditions: 2
     Condition C1 --> (624:7)
     Condition C2 --> (624:19)

  Executed MC/DC Test Vectors:

     C1, C2    Result
  1 { F,  F  = F      }
  2 { T,  -  = T      }
  3 { F,  T  = T      }

  C1-Pair: covered: (1,2)
  C2-Pair: covered: (1,3)
  MC/DC Coverage for Expression: 100.00%
</pre></div></td></tr><tr><td class='line-number'><a name='L625' href='#L625'><pre>625</pre></a></td><td class='covered-line'><pre>546k</pre></td><td class='code'><pre>    Reserved.set(X86::R16, X86::R31WH + 1);</pre></td></tr><tr><td class='line-number'><a name='L626' href='#L626'><pre>626</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L627' href='#L627'><pre>627</pre></a></td><td class='covered-line'><pre>547k</pre></td><td class='code'><pre>  if (MF.getFunction().getCallingConv() == CallingConv::GRAAL) {</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L627' href='#L627'><span>627:7</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>3</span>, <span class='None'>False</span>: <span class='covered-line'>547k</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L628' href='#L628'><pre>628</pre></a></td><td class='covered-line'><pre>36</pre></td><td class='code'><pre>    for (MCRegAliasIterator AI(X86::R14, this, true); AI.isValid(); <div class='tooltip'>++AI<span class='tooltip-content'>33</span></div>)</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L628' href='#L628'><span>628:55</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>33</span>, <span class='None'>False</span>: <span class='covered-line'>3</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L629' href='#L629'><pre>629</pre></a></td><td class='covered-line'><pre>33</pre></td><td class='code'><pre>      Reserved.set(*AI);</pre></td></tr><tr><td class='line-number'><a name='L630' href='#L630'><pre>630</pre></a></td><td class='covered-line'><pre>36</pre></td><td class='code'><pre>    for (MCRegAliasIterator AI(X86::R15, this, true); AI.isValid(); <div class='tooltip'>++AI<span class='tooltip-content'>33</span></div>)</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L630' href='#L630'><span>630:55</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>33</span>, <span class='None'>False</span>: <span class='covered-line'>3</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L631' href='#L631'><pre>631</pre></a></td><td class='covered-line'><pre>33</pre></td><td class='code'><pre>      Reserved.set(*AI);</pre></td></tr><tr><td class='line-number'><a name='L632' href='#L632'><pre>632</pre></a></td><td class='covered-line'><pre>3</pre></td><td class='code'><pre>  }</pre></td></tr><tr><td class='line-number'><a name='L633' href='#L633'><pre>633</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L634' href='#L634'><pre>634</pre></a></td><td class='covered-line'><pre>547k</pre></td><td class='code'><pre>  assert(checkAllSuperRegsMarked(Reserved,</pre></td></tr><tr><td class='line-number'><a name='L635' href='#L635'><pre>635</pre></a></td><td class='covered-line'><pre>547k</pre></td><td class='code'><pre>                                 {X86::SIL, X86::DIL, X86::BPL, X86::SPL,</pre></td></tr><tr><td class='line-number'><a name='L636' href='#L636'><pre>636</pre></a></td><td class='covered-line'><pre>547k</pre></td><td class='code'><pre>                                  X86::SIH, X86::DIH, X86::BPH, X86::SPH}));</pre></td></tr><tr><td class='line-number'><a name='L637' href='#L637'><pre>637</pre></a></td><td class='covered-line'><pre>547k</pre></td><td class='code'><pre>  return Reserved;</pre></td></tr><tr><td class='line-number'><a name='L638' href='#L638'><pre>638</pre></a></td><td class='covered-line'><pre>547k</pre></td><td class='code'><pre>}</pre></td></tr><tr><td class='line-number'><a name='L639' href='#L639'><pre>639</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L640' href='#L640'><pre>640</pre></a></td><td class='covered-line'><pre>481k</pre></td><td class='code'><pre>unsigned X86RegisterInfo::getNumSupportedRegs(const MachineFunction &amp;MF) const {</pre></td></tr><tr><td class='line-number'><a name='L641' href='#L641'><pre>641</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>  // All existing Intel CPUs that support AMX support AVX512 and all existing</pre></td></tr><tr><td class='line-number'><a name='L642' href='#L642'><pre>642</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>  // Intel CPUs that support APX support AMX. AVX512 implies AVX.</pre></td></tr><tr><td class='line-number'><a name='L643' href='#L643'><pre>643</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>  //</pre></td></tr><tr><td class='line-number'><a name='L644' href='#L644'><pre>644</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>  // We enumerate the registers in X86GenRegisterInfo.inc in this order:</pre></td></tr><tr><td class='line-number'><a name='L645' href='#L645'><pre>645</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>  //</pre></td></tr><tr><td class='line-number'><a name='L646' href='#L646'><pre>646</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>  // Registers before AVX512,</pre></td></tr><tr><td class='line-number'><a name='L647' href='#L647'><pre>647</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>  // AVX512 registers (X/YMM16-31, ZMM0-31, K registers)</pre></td></tr><tr><td class='line-number'><a name='L648' href='#L648'><pre>648</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>  // AMX registers (TMM)</pre></td></tr><tr><td class='line-number'><a name='L649' href='#L649'><pre>649</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>  // APX registers (R16-R31)</pre></td></tr><tr><td class='line-number'><a name='L650' href='#L650'><pre>650</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>  //</pre></td></tr><tr><td class='line-number'><a name='L651' href='#L651'><pre>651</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>  // and try to return the minimum number of registers supported by the target.</pre></td></tr><tr><td class='line-number'><a name='L652' href='#L652'><pre>652</pre></a></td><td class='covered-line'><pre>481k</pre></td><td class='code'><pre>  assert((X86::R15WH + 1 == X86 ::YMM0) &amp;&amp; (X86::YMM15 + 1 == X86::K0) &amp;&amp;</pre></td></tr><tr><td class='line-number'><a name='L653' href='#L653'><pre>653</pre></a></td><td class='covered-line'><pre>481k</pre></td><td class='code'><pre>         (X86::K6_K7 + 1 == X86::TMMCFG) &amp;&amp; (X86::TMM7 + 1 == X86::R16) &amp;&amp;</pre></td></tr><tr><td class='line-number'><a name='L654' href='#L654'><pre>654</pre></a></td><td class='covered-line'><pre>481k</pre></td><td class='code'><pre>         (X86::R31WH + 1 == X86::NUM_TARGET_REGS) &amp;&amp;</pre></td></tr><tr><td class='line-number'><a name='L655' href='#L655'><pre>655</pre></a></td><td class='covered-line'><pre>481k</pre></td><td class='code'><pre>         &quot;Register number may be incorrect&quot;);</pre></td></tr><tr><td class='line-number'><a name='L656' href='#L656'><pre>656</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L657' href='#L657'><pre>657</pre></a></td><td class='covered-line'><pre>481k</pre></td><td class='code'><pre>  const X86Subtarget &amp;ST = MF.getSubtarget&lt;X86Subtarget&gt;();</pre></td></tr><tr><td class='line-number'><a name='L658' href='#L658'><pre>658</pre></a></td><td class='covered-line'><pre>481k</pre></td><td class='code'><pre>  if (ST.hasEGPR())</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L658' href='#L658'><span>658:7</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>670</span>, <span class='None'>False</span>: <span class='covered-line'>480k</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L659' href='#L659'><pre>659</pre></a></td><td class='covered-line'><pre>670</pre></td><td class='code'><pre>    return X86::NUM_TARGET_REGS;</pre></td></tr><tr><td class='line-number'><a name='L660' href='#L660'><pre>660</pre></a></td><td class='covered-line'><pre>480k</pre></td><td class='code'><pre>  if (ST.hasAMXTILE())</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L660' href='#L660'><span>660:7</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>1.02k</span>, <span class='None'>False</span>: <span class='covered-line'>479k</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L661' href='#L661'><pre>661</pre></a></td><td class='covered-line'><pre>1.02k</pre></td><td class='code'><pre>    return X86::TMM7 + 1;</pre></td></tr><tr><td class='line-number'><a name='L662' href='#L662'><pre>662</pre></a></td><td class='covered-line'><pre>479k</pre></td><td class='code'><pre>  if (ST.hasAVX512())</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L662' href='#L662'><span>662:7</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>149k</span>, <span class='None'>False</span>: <span class='covered-line'>330k</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L663' href='#L663'><pre>663</pre></a></td><td class='covered-line'><pre>149k</pre></td><td class='code'><pre>    return X86::K6_K7 + 1;</pre></td></tr><tr><td class='line-number'><a name='L664' href='#L664'><pre>664</pre></a></td><td class='covered-line'><pre>330k</pre></td><td class='code'><pre>  if (ST.hasAVX())</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L664' href='#L664'><span>664:7</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>96.4k</span>, <span class='None'>False</span>: <span class='covered-line'>234k</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L665' href='#L665'><pre>665</pre></a></td><td class='covered-line'><pre>96.4k</pre></td><td class='code'><pre>    return X86::YMM15 + 1;</pre></td></tr><tr><td class='line-number'><a name='L666' href='#L666'><pre>666</pre></a></td><td class='covered-line'><pre>234k</pre></td><td class='code'><pre>  return X86::R15WH + 1;</pre></td></tr><tr><td class='line-number'><a name='L667' href='#L667'><pre>667</pre></a></td><td class='covered-line'><pre>330k</pre></td><td class='code'><pre>}</pre></td></tr><tr><td class='line-number'><a name='L668' href='#L668'><pre>668</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L669' href='#L669'><pre>669</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>bool X86RegisterInfo::isArgumentRegister(const MachineFunction &amp;MF,</pre></td></tr><tr><td class='line-number'><a name='L670' href='#L670'><pre>670</pre></a></td><td class='covered-line'><pre>304</pre></td><td class='code'><pre>                                         MCRegister Reg) const {</pre></td></tr><tr><td class='line-number'><a name='L671' href='#L671'><pre>671</pre></a></td><td class='covered-line'><pre>304</pre></td><td class='code'><pre>  const X86Subtarget &amp;ST = MF.getSubtarget&lt;X86Subtarget&gt;();</pre></td></tr><tr><td class='line-number'><a name='L672' href='#L672'><pre>672</pre></a></td><td class='covered-line'><pre>304</pre></td><td class='code'><pre>  const TargetRegisterInfo &amp;TRI = *ST.getRegisterInfo();</pre></td></tr><tr><td class='line-number'><a name='L673' href='#L673'><pre>673</pre></a></td><td class='covered-line'><pre>2.43k</pre></td><td class='code'><pre>  auto IsSubReg = [&amp;](MCRegister RegA, MCRegister RegB) {</pre></td></tr><tr><td class='line-number'><a name='L674' href='#L674'><pre>674</pre></a></td><td class='covered-line'><pre>2.43k</pre></td><td class='code'><pre>    return TRI.isSuperOrSubRegisterEq(RegA, RegB);</pre></td></tr><tr><td class='line-number'><a name='L675' href='#L675'><pre>675</pre></a></td><td class='covered-line'><pre>2.43k</pre></td><td class='code'><pre>  };</pre></td></tr><tr><td class='line-number'><a name='L676' href='#L676'><pre>676</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L677' href='#L677'><pre>677</pre></a></td><td class='covered-line'><pre>304</pre></td><td class='code'><pre>  if (!ST.is64Bit())</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L677' href='#L677'><span>677:7</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>105</span>, <span class='None'>False</span>: <span class='covered-line'>199</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L678' href='#L678'><pre>678</pre></a></td><td class='covered-line'><pre>105</pre></td><td class='code'><pre>    return llvm::any_of(</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L678' href='#L678'><span>678:12</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>30</span>, <span class='None'>False</span>: <span class='covered-line'>75</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L679' href='#L679'><pre>679</pre></a></td><td class='covered-line'><pre>105</pre></td><td class='code'><pre>               SmallVector&lt;MCRegister&gt;{X86::EAX, X86::ECX, X86::EDX},</pre></td></tr><tr><td class='line-number'><a name='L680' href='#L680'><pre>680</pre></a></td><td class='covered-line'><pre>285</pre></td><td class='code'><pre>               [&amp;](MCRegister &amp;RegA) { return IsSubReg(RegA, Reg); }) ||</pre></td></tr><tr><td class='line-number'><a name='L681' href='#L681'><pre>681</pre></a></td><td class='covered-line'><pre>105</pre></td><td class='code'><pre>           <div class='tooltip'>(<span class='tooltip-content'>75</span></div><div class='tooltip'>ST.hasMMX()<span class='tooltip-content'>75</span></div> &amp;&amp; <div class='tooltip'>X86::VR64RegClass.contains(Reg)<span class='tooltip-content'>75</span></div>);</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L681' href='#L681'><span>681:13</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>75</span>, <span class='red'>False</span>: <span class='uncovered-line'>0</span>]
  Branch (<span class='line-number'><a name='L681' href='#L681'><span>681:28</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>8</span>, <span class='None'>False</span>: <span class='covered-line'>67</span>]
</pre></div><div class='expansion-view'><pre>  MC/DC Decision Region (<span class='line-number'><a href='#L678'><span>678:12</span></a></span>) to (<span class='line-number'><a href='#L678'><span>681:60</span></a></span>)

  Number of Conditions: 3
     Condition C1 --> (678:12)
     Condition C2 --> (681:13)
     Condition C3 --> (681:28)

  Executed MC/DC Test Vectors:

     C1, C2, C3    Result
  1 { T,  -,  -  = T      }
  2 { F,  T,  F  = F      }
  3 { F,  T,  T  = T      }

  C1-Pair: covered: (1,2)
  C2-Pair: not covered
  C3-Pair: covered: (2,3)
  MC/DC Coverage for Expression: 66.67%
</pre></div></td></tr><tr><td class='line-number'><a name='L682' href='#L682'><pre>682</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L683' href='#L683'><pre>683</pre></a></td><td class='covered-line'><pre>199</pre></td><td class='code'><pre>  CallingConv::ID CC = MF.getFunction().getCallingConv();</pre></td></tr><tr><td class='line-number'><a name='L684' href='#L684'><pre>684</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L685' href='#L685'><pre>685</pre></a></td><td class='covered-line'><pre>199</pre></td><td class='code'><pre>  if (CC == CallingConv::X86_64_SysV &amp;&amp; <div class='tooltip'><span class='red'>IsSubReg(X86::RAX, Reg)</span><span class='tooltip-content'>0</span></div>)</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L685' href='#L685'><span>685:7</span></a></span>): [<span class='red'>True</span>: <span class='uncovered-line'>0</span>, <span class='None'>False</span>: <span class='covered-line'>199</span>]
  Branch (<span class='line-number'><a name='L685' href='#L685'><span>685:41</span></a></span>): [<span class='red'>True</span>: <span class='uncovered-line'>0</span>, <span class='red'>False</span>: <span class='uncovered-line'>0</span>]
</pre></div><div class='expansion-view'><pre>  MC/DC Decision Region (<span class='line-number'><a href='#L685'><span>685:7</span></a></span>) to (<span class='line-number'><a href='#L685'><span>685:64</span></a></span>)

  Number of Conditions: 2
     Condition C1 --> (685:7)
     Condition C2 --> (685:41)

  Executed MC/DC Test Vectors:

     C1, C2    Result
  1 { F,  -  = F      }

  C1-Pair: not covered
  C2-Pair: not covered
  MC/DC Coverage for Expression: 0.00%
</pre></div></td></tr><tr><td class='line-number'><a name='L686' href='#L686'><pre>686</pre></a></td><td class='uncovered-line'><pre>0</pre></td><td class='code'><pre>    <span class='red'>return true</span>;</pre></td></tr><tr><td class='line-number'><a name='L687' href='#L687'><pre>687</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L688' href='#L688'><pre>688</pre></a></td><td class='covered-line'><pre>199</pre></td><td class='code'><pre>  if (llvm::any_of(</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L688' href='#L688'><span>688:7</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>36</span>, <span class='None'>False</span>: <span class='covered-line'>163</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L689' href='#L689'><pre>689</pre></a></td><td class='covered-line'><pre>199</pre></td><td class='code'><pre>          SmallVector&lt;MCRegister&gt;{X86::RDX, X86::RCX, X86::R8, X86::R9},</pre></td></tr><tr><td class='line-number'><a name='L690' href='#L690'><pre>690</pre></a></td><td class='covered-line'><pre>738</pre></td><td class='code'><pre>          [&amp;](MCRegister &amp;RegA) { return IsSubReg(RegA, Reg); }))</pre></td></tr><tr><td class='line-number'><a name='L691' href='#L691'><pre>691</pre></a></td><td class='covered-line'><pre>36</pre></td><td class='code'><pre>    return true;</pre></td></tr><tr><td class='line-number'><a name='L692' href='#L692'><pre>692</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L693' href='#L693'><pre>693</pre></a></td><td class='covered-line'><pre>163</pre></td><td class='code'><pre>  if (CC != CallingConv::Win64 &amp;&amp;</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L693' href='#L693'><span>693:7</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>16</span>, <span class='None'>False</span>: <span class='covered-line'>147</span>]
  Branch (<span class='line-number'><a name='L693' href='#L693'><span>693:7</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>163</span>, <span class='red'>False</span>: <span class='uncovered-line'>0</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L694' href='#L694'><pre>694</pre></a></td><td class='covered-line'><pre>163</pre></td><td class='code'><pre>      llvm::any_of(SmallVector&lt;MCRegister&gt;{X86::RDI, X86::RSI},</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L694' href='#L694'><span>694:7</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>16</span>, <span class='None'>False</span>: <span class='covered-line'>147</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L695' href='#L695'><pre>695</pre></a></td><td class='covered-line'><pre>318</pre></td><td class='code'><pre>                   [&amp;](MCRegister &amp;RegA) { return IsSubReg(RegA, Reg); }))</pre><div class='expansion-view'><pre>  MC/DC Decision Region (<span class='line-number'><a href='#L693'><span>693:7</span></a></span>) to (<span class='line-number'><a href='#L693'><span>695:74</span></a></span>)

  Number of Conditions: 2
     Condition C1 --> (693:7)
     Condition C2 --> (694:7)

  Executed MC/DC Test Vectors:

     C1, C2    Result
  1 { T,  F  = F      }
  2 { T,  T  = T      }

  C1-Pair: not covered
  C2-Pair: covered: (1,2)
  MC/DC Coverage for Expression: 50.00%
</pre></div></td></tr><tr><td class='line-number'><a name='L696' href='#L696'><pre>696</pre></a></td><td class='covered-line'><pre>16</pre></td><td class='code'><pre>    return true;</pre></td></tr><tr><td class='line-number'><a name='L697' href='#L697'><pre>697</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L698' href='#L698'><pre>698</pre></a></td><td class='covered-line'><pre>147</pre></td><td class='code'><pre>  if (ST.hasSSE1() &amp;&amp;</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L698' href='#L698'><span>698:7</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>24</span>, <span class='None'>False</span>: <span class='covered-line'>123</span>]
  Branch (<span class='line-number'><a name='L698' href='#L698'><span>698:7</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>147</span>, <span class='red'>False</span>: <span class='uncovered-line'>0</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L699' href='#L699'><pre>699</pre></a></td><td class='covered-line'><pre>147</pre></td><td class='code'><pre>      llvm::any_of(SmallVector&lt;MCRegister&gt;{X86::XMM0, X86::XMM1, X86::XMM2,</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L699' href='#L699'><span>699:7</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>24</span>, <span class='None'>False</span>: <span class='covered-line'>123</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L700' href='#L700'><pre>700</pre></a></td><td class='covered-line'><pre>147</pre></td><td class='code'><pre>                                           X86::XMM3, X86::XMM4, X86::XMM5,</pre></td></tr><tr><td class='line-number'><a name='L701' href='#L701'><pre>701</pre></a></td><td class='covered-line'><pre>147</pre></td><td class='code'><pre>                                           X86::XMM6, X86::XMM7},</pre></td></tr><tr><td class='line-number'><a name='L702' href='#L702'><pre>702</pre></a></td><td class='covered-line'><pre>1.09k</pre></td><td class='code'><pre>                   [&amp;](MCRegister &amp;RegA) { return IsSubReg(RegA, Reg); }))</pre><div class='expansion-view'><pre>  MC/DC Decision Region (<span class='line-number'><a href='#L698'><span>698:7</span></a></span>) to (<span class='line-number'><a href='#L698'><span>702:74</span></a></span>)

  Number of Conditions: 2
     Condition C1 --> (698:7)
     Condition C2 --> (699:7)

  Executed MC/DC Test Vectors:

     C1, C2    Result
  1 { T,  F  = F      }
  2 { T,  T  = T      }

  C1-Pair: not covered
  C2-Pair: covered: (1,2)
  MC/DC Coverage for Expression: 50.00%
</pre></div></td></tr><tr><td class='line-number'><a name='L703' href='#L703'><pre>703</pre></a></td><td class='covered-line'><pre>24</pre></td><td class='code'><pre>    return true;</pre></td></tr><tr><td class='line-number'><a name='L704' href='#L704'><pre>704</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L705' href='#L705'><pre>705</pre></a></td><td class='covered-line'><pre>123</pre></td><td class='code'><pre>  return X86GenRegisterInfo::isArgumentRegister(MF, Reg);</pre></td></tr><tr><td class='line-number'><a name='L706' href='#L706'><pre>706</pre></a></td><td class='covered-line'><pre>147</pre></td><td class='code'><pre>}</pre></td></tr><tr><td class='line-number'><a name='L707' href='#L707'><pre>707</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L708' href='#L708'><pre>708</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>bool X86RegisterInfo::isFixedRegister(const MachineFunction &amp;MF,</pre></td></tr><tr><td class='line-number'><a name='L709' href='#L709'><pre>709</pre></a></td><td class='covered-line'><pre>3.16k</pre></td><td class='code'><pre>                                      MCRegister PhysReg) const {</pre></td></tr><tr><td class='line-number'><a name='L710' href='#L710'><pre>710</pre></a></td><td class='covered-line'><pre>3.16k</pre></td><td class='code'><pre>  const X86Subtarget &amp;ST = MF.getSubtarget&lt;X86Subtarget&gt;();</pre></td></tr><tr><td class='line-number'><a name='L711' href='#L711'><pre>711</pre></a></td><td class='covered-line'><pre>3.16k</pre></td><td class='code'><pre>  const TargetRegisterInfo &amp;TRI = *ST.getRegisterInfo();</pre></td></tr><tr><td class='line-number'><a name='L712' href='#L712'><pre>712</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L713' href='#L713'><pre>713</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>  // Stack pointer.</pre></td></tr><tr><td class='line-number'><a name='L714' href='#L714'><pre>714</pre></a></td><td class='covered-line'><pre>3.16k</pre></td><td class='code'><pre>  if (TRI.isSuperOrSubRegisterEq(X86::RSP, PhysReg))</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L714' href='#L714'><span>714:7</span></a></span>): [<span class='red'>True</span>: <span class='uncovered-line'>0</span>, <span class='None'>False</span>: <span class='covered-line'>3.16k</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L715' href='#L715'><pre>715</pre></a></td><td class='uncovered-line'><pre>0</pre></td><td class='code'><pre>    <span class='red'>return true</span>;</pre></td></tr><tr><td class='line-number'><a name='L716' href='#L716'><pre>716</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L717' href='#L717'><pre>717</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>  // Don&apos;t use the frame pointer if it&apos;s being used.</pre></td></tr><tr><td class='line-number'><a name='L718' href='#L718'><pre>718</pre></a></td><td class='covered-line'><pre>3.16k</pre></td><td class='code'><pre>  const X86FrameLowering &amp;TFI = *getFrameLowering(MF);</pre></td></tr><tr><td class='line-number'><a name='L719' href='#L719'><pre>719</pre></a></td><td class='covered-line'><pre>3.16k</pre></td><td class='code'><pre>  if (TFI.hasFP(MF) &amp;&amp; <div class='tooltip'><span class='red'>TRI.isSuperOrSubRegisterEq(X86::RBP, PhysReg)</span><span class='tooltip-content'>0</span></div>)</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L719' href='#L719'><span>719:7</span></a></span>): [<span class='red'>True</span>: <span class='uncovered-line'>0</span>, <span class='None'>False</span>: <span class='covered-line'>3.16k</span>]
  Branch (<span class='line-number'><a name='L719' href='#L719'><span>719:24</span></a></span>): [<span class='red'>True</span>: <span class='uncovered-line'>0</span>, <span class='red'>False</span>: <span class='uncovered-line'>0</span>]
</pre></div><div class='expansion-view'><pre>  MC/DC Decision Region (<span class='line-number'><a href='#L719'><span>719:7</span></a></span>) to (<span class='line-number'><a href='#L719'><span>719:69</span></a></span>)

  Number of Conditions: 2
     Condition C1 --> (719:7)
     Condition C2 --> (719:24)

  Executed MC/DC Test Vectors:

     C1, C2    Result
  1 { F,  -  = F      }

  C1-Pair: not covered
  C2-Pair: not covered
  MC/DC Coverage for Expression: 0.00%
</pre></div></td></tr><tr><td class='line-number'><a name='L720' href='#L720'><pre>720</pre></a></td><td class='uncovered-line'><pre>0</pre></td><td class='code'><pre>    <span class='red'>return true</span>;</pre></td></tr><tr><td class='line-number'><a name='L721' href='#L721'><pre>721</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L722' href='#L722'><pre>722</pre></a></td><td class='covered-line'><pre>3.16k</pre></td><td class='code'><pre>  return X86GenRegisterInfo::isFixedRegister(MF, PhysReg);</pre></td></tr><tr><td class='line-number'><a name='L723' href='#L723'><pre>723</pre></a></td><td class='covered-line'><pre>3.16k</pre></td><td class='code'><pre>}</pre></td></tr><tr><td class='line-number'><a name='L724' href='#L724'><pre>724</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L725' href='#L725'><pre>725</pre></a></td><td class='covered-line'><pre>1.29M</pre></td><td class='code'><pre>bool X86RegisterInfo::isTileRegisterClass(const TargetRegisterClass *RC) const {</pre></td></tr><tr><td class='line-number'><a name='L726' href='#L726'><pre>726</pre></a></td><td class='covered-line'><pre>1.29M</pre></td><td class='code'><pre>  return RC-&gt;getID() == X86::TILERegClassID;</pre></td></tr><tr><td class='line-number'><a name='L727' href='#L727'><pre>727</pre></a></td><td class='covered-line'><pre>1.29M</pre></td><td class='code'><pre>}</pre></td></tr><tr><td class='line-number'><a name='L728' href='#L728'><pre>728</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L729' href='#L729'><pre>729</pre></a></td><td class='covered-line'><pre>59</pre></td><td class='code'><pre>void X86RegisterInfo::adjustStackMapLiveOutMask(uint32_t *Mask) const {</pre></td></tr><tr><td class='line-number'><a name='L730' href='#L730'><pre>730</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>  // Check if the EFLAGS register is marked as live-out. This shouldn&apos;t happen,</pre></td></tr><tr><td class='line-number'><a name='L731' href='#L731'><pre>731</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>  // because the calling convention defines the EFLAGS register as NOT</pre></td></tr><tr><td class='line-number'><a name='L732' href='#L732'><pre>732</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>  // preserved.</pre></td></tr><tr><td class='line-number'><a name='L733' href='#L733'><pre>733</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>  //</pre></td></tr><tr><td class='line-number'><a name='L734' href='#L734'><pre>734</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>  // Unfortunatelly the EFLAGS show up as live-out after branch folding. Adding</pre></td></tr><tr><td class='line-number'><a name='L735' href='#L735'><pre>735</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>  // an assert to track this and clear the register afterwards to avoid</pre></td></tr><tr><td class='line-number'><a name='L736' href='#L736'><pre>736</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>  // unnecessary crashes during release builds.</pre></td></tr><tr><td class='line-number'><a name='L737' href='#L737'><pre>737</pre></a></td><td class='covered-line'><pre>59</pre></td><td class='code'><pre>  assert(!(Mask[X86::EFLAGS / 32] &amp; (1U &lt;&lt; (X86::EFLAGS % 32))) &amp;&amp;</pre></td></tr><tr><td class='line-number'><a name='L738' href='#L738'><pre>738</pre></a></td><td class='covered-line'><pre>59</pre></td><td class='code'><pre>         &quot;EFLAGS are not live-out from a patchpoint.&quot;);</pre></td></tr><tr><td class='line-number'><a name='L739' href='#L739'><pre>739</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L740' href='#L740'><pre>740</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>  // Also clean other registers that don&apos;t need preserving (IP).</pre></td></tr><tr><td class='line-number'><a name='L741' href='#L741'><pre>741</pre></a></td><td class='covered-line'><pre>59</pre></td><td class='code'><pre>  for (auto Reg : {X86::EFLAGS, X86::RIP, X86::EIP, X86::IP})</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L741' href='#L741'><span>741:17</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>236</span>, <span class='None'>False</span>: <span class='covered-line'>59</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L742' href='#L742'><pre>742</pre></a></td><td class='covered-line'><pre>236</pre></td><td class='code'><pre>    Mask[Reg / 32] &amp;= ~(1U &lt;&lt; (Reg % 32));</pre></td></tr><tr><td class='line-number'><a name='L743' href='#L743'><pre>743</pre></a></td><td class='covered-line'><pre>59</pre></td><td class='code'><pre>}</pre></td></tr><tr><td class='line-number'><a name='L744' href='#L744'><pre>744</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L745' href='#L745'><pre>745</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>//===----------------------------------------------------------------------===//</pre></td></tr><tr><td class='line-number'><a name='L746' href='#L746'><pre>746</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>// Stack Frame Processing methods</pre></td></tr><tr><td class='line-number'><a name='L747' href='#L747'><pre>747</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>//===----------------------------------------------------------------------===//</pre></td></tr><tr><td class='line-number'><a name='L748' href='#L748'><pre>748</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L749' href='#L749'><pre>749</pre></a></td><td class='covered-line'><pre>159k</pre></td><td class='code'><pre>static bool CantUseSP(const MachineFrameInfo &amp;MFI) {</pre></td></tr><tr><td class='line-number'><a name='L750' href='#L750'><pre>750</pre></a></td><td class='covered-line'><pre>159k</pre></td><td class='code'><pre>  return MFI.hasVarSizedObjects() || <div class='tooltip'>MFI.hasOpaqueSPAdjustment()<span class='tooltip-content'>154k</span></div>;</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L750' href='#L750'><span>750:10</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>5.27k</span>, <span class='None'>False</span>: <span class='covered-line'>154k</span>]
  Branch (<span class='line-number'><a name='L750' href='#L750'><span>750:38</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>883</span>, <span class='None'>False</span>: <span class='covered-line'>153k</span>]
</pre></div><div class='expansion-view'><pre>  MC/DC Decision Region (<span class='line-number'><a href='#L750'><span>750:10</span></a></span>) to (<span class='line-number'><a href='#L750'><span>750:65</span></a></span>)

  Number of Conditions: 2
     Condition C1 --> (750:10)
     Condition C2 --> (750:38)

  Executed MC/DC Test Vectors:

     C1, C2    Result
  1 { F,  F  = F      }
  2 { T,  -  = T      }
  3 { F,  T  = T      }

  C1-Pair: covered: (1,2)
  C2-Pair: covered: (1,3)
  MC/DC Coverage for Expression: 100.00%
</pre></div></td></tr><tr><td class='line-number'><a name='L751' href='#L751'><pre>751</pre></a></td><td class='covered-line'><pre>159k</pre></td><td class='code'><pre>}</pre></td></tr><tr><td class='line-number'><a name='L752' href='#L752'><pre>752</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L753' href='#L753'><pre>753</pre></a></td><td class='covered-line'><pre>1.77M</pre></td><td class='code'><pre>bool X86RegisterInfo::hasBasePointer(const MachineFunction &amp;MF) const {</pre></td></tr><tr><td class='line-number'><a name='L754' href='#L754'><pre>754</pre></a></td><td class='covered-line'><pre>1.77M</pre></td><td class='code'><pre>  const X86MachineFunctionInfo *X86FI = MF.getInfo&lt;X86MachineFunctionInfo&gt;();</pre></td></tr><tr><td class='line-number'><a name='L755' href='#L755'><pre>755</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>  // We have a virtual register to reference argument, and don&apos;t need base</pre></td></tr><tr><td class='line-number'><a name='L756' href='#L756'><pre>756</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>  // pointer.</pre></td></tr><tr><td class='line-number'><a name='L757' href='#L757'><pre>757</pre></a></td><td class='covered-line'><pre>1.77M</pre></td><td class='code'><pre>  if (X86FI-&gt;getStackPtrSaveMI() != nullptr)</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L757' href='#L757'><span>757:7</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>30</span>, <span class='None'>False</span>: <span class='covered-line'>1.77M</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L758' href='#L758'><pre>758</pre></a></td><td class='covered-line'><pre>30</pre></td><td class='code'><pre>    return false;</pre></td></tr><tr><td class='line-number'><a name='L759' href='#L759'><pre>759</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L760' href='#L760'><pre>760</pre></a></td><td class='covered-line'><pre>1.77M</pre></td><td class='code'><pre>  if (X86FI-&gt;hasPreallocatedCall())</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L760' href='#L760'><span>760:7</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>62</span>, <span class='None'>False</span>: <span class='covered-line'>1.77M</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L761' href='#L761'><pre>761</pre></a></td><td class='covered-line'><pre>62</pre></td><td class='code'><pre>    return true;</pre></td></tr><tr><td class='line-number'><a name='L762' href='#L762'><pre>762</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L763' href='#L763'><pre>763</pre></a></td><td class='covered-line'><pre>1.77M</pre></td><td class='code'><pre>  const MachineFrameInfo &amp;MFI = MF.getFrameInfo();</pre></td></tr><tr><td class='line-number'><a name='L764' href='#L764'><pre>764</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L765' href='#L765'><pre>765</pre></a></td><td class='covered-line'><pre>1.77M</pre></td><td class='code'><pre>  if (!EnableBasePointer)</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L765' href='#L765'><span>765:7</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>43</span>, <span class='None'>False</span>: <span class='covered-line'>1.77M</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L766' href='#L766'><pre>766</pre></a></td><td class='covered-line'><pre>43</pre></td><td class='code'><pre>    return false;</pre></td></tr><tr><td class='line-number'><a name='L767' href='#L767'><pre>767</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L768' href='#L768'><pre>768</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>  // When we need stack realignment, we can&apos;t address the stack from the frame</pre></td></tr><tr><td class='line-number'><a name='L769' href='#L769'><pre>769</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>  // pointer.  When we have dynamic allocas or stack-adjusting inline asm, we</pre></td></tr><tr><td class='line-number'><a name='L770' href='#L770'><pre>770</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>  // can&apos;t address variables from the stack pointer.  MS inline asm can</pre></td></tr><tr><td class='line-number'><a name='L771' href='#L771'><pre>771</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>  // reference locals while also adjusting the stack pointer.  When we can&apos;t</pre></td></tr><tr><td class='line-number'><a name='L772' href='#L772'><pre>772</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>  // use both the SP and the FP, we need a separate base pointer register.</pre></td></tr><tr><td class='line-number'><a name='L773' href='#L773'><pre>773</pre></a></td><td class='covered-line'><pre>1.77M</pre></td><td class='code'><pre>  bool CantUseFP = hasStackRealignment(MF);</pre></td></tr><tr><td class='line-number'><a name='L774' href='#L774'><pre>774</pre></a></td><td class='covered-line'><pre>1.77M</pre></td><td class='code'><pre>  return CantUseFP &amp;&amp; <div class='tooltip'>CantUseSP(MFI)<span class='tooltip-content'>36.0k</span></div>;</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L774' href='#L774'><span>774:10</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>36.0k</span>, <span class='None'>False</span>: <span class='covered-line'>1.73M</span>]
  Branch (<span class='line-number'><a name='L774' href='#L774'><span>774:23</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>1.14k</span>, <span class='None'>False</span>: <span class='covered-line'>34.8k</span>]
</pre></div><div class='expansion-view'><pre>  MC/DC Decision Region (<span class='line-number'><a href='#L774'><span>774:10</span></a></span>) to (<span class='line-number'><a href='#L774'><span>774:37</span></a></span>)

  Number of Conditions: 2
     Condition C1 --> (774:10)
     Condition C2 --> (774:23)

  Executed MC/DC Test Vectors:

     C1, C2    Result
  1 { F,  -  = F      }
  2 { T,  F  = F      }
  3 { T,  T  = T      }

  C1-Pair: covered: (1,3)
  C2-Pair: covered: (2,3)
  MC/DC Coverage for Expression: 100.00%
</pre></div></td></tr><tr><td class='line-number'><a name='L775' href='#L775'><pre>775</pre></a></td><td class='covered-line'><pre>1.77M</pre></td><td class='code'><pre>}</pre></td></tr><tr><td class='line-number'><a name='L776' href='#L776'><pre>776</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L777' href='#L777'><pre>777</pre></a></td><td class='covered-line'><pre>231k</pre></td><td class='code'><pre>bool X86RegisterInfo::canRealignStack(const MachineFunction &amp;MF) const {</pre></td></tr><tr><td class='line-number'><a name='L778' href='#L778'><pre>778</pre></a></td><td class='covered-line'><pre>231k</pre></td><td class='code'><pre>  if (!TargetRegisterInfo::canRealignStack(MF))</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L778' href='#L778'><span>778:7</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>47</span>, <span class='None'>False</span>: <span class='covered-line'>231k</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L779' href='#L779'><pre>779</pre></a></td><td class='covered-line'><pre>47</pre></td><td class='code'><pre>    return false;</pre></td></tr><tr><td class='line-number'><a name='L780' href='#L780'><pre>780</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L781' href='#L781'><pre>781</pre></a></td><td class='covered-line'><pre>231k</pre></td><td class='code'><pre>  const MachineFrameInfo &amp;MFI = MF.getFrameInfo();</pre></td></tr><tr><td class='line-number'><a name='L782' href='#L782'><pre>782</pre></a></td><td class='covered-line'><pre>231k</pre></td><td class='code'><pre>  const MachineRegisterInfo *MRI = &amp;MF.getRegInfo();</pre></td></tr><tr><td class='line-number'><a name='L783' href='#L783'><pre>783</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L784' href='#L784'><pre>784</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>  // Stack realignment requires a frame pointer.  If we already started</pre></td></tr><tr><td class='line-number'><a name='L785' href='#L785'><pre>785</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>  // register allocation with frame pointer elimination, it is too late now.</pre></td></tr><tr><td class='line-number'><a name='L786' href='#L786'><pre>786</pre></a></td><td class='covered-line'><pre>231k</pre></td><td class='code'><pre>  if (!MRI-&gt;canReserveReg(FramePtr))</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L786' href='#L786'><span>786:7</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>107k</span>, <span class='None'>False</span>: <span class='covered-line'>123k</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L787' href='#L787'><pre>787</pre></a></td><td class='covered-line'><pre>107k</pre></td><td class='code'><pre>    return false;</pre></td></tr><tr><td class='line-number'><a name='L788' href='#L788'><pre>788</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L789' href='#L789'><pre>789</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>  // If a base pointer is necessary.  Check that it isn&apos;t too late to reserve</pre></td></tr><tr><td class='line-number'><a name='L790' href='#L790'><pre>790</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>  // it.</pre></td></tr><tr><td class='line-number'><a name='L791' href='#L791'><pre>791</pre></a></td><td class='covered-line'><pre>123k</pre></td><td class='code'><pre>  if (CantUseSP(MFI))</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L791' href='#L791'><span>791:7</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>5.01k</span>, <span class='None'>False</span>: <span class='covered-line'>118k</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L792' href='#L792'><pre>792</pre></a></td><td class='covered-line'><pre>5.01k</pre></td><td class='code'><pre>    return MRI-&gt;canReserveReg(BasePtr);</pre></td></tr><tr><td class='line-number'><a name='L793' href='#L793'><pre>793</pre></a></td><td class='covered-line'><pre>118k</pre></td><td class='code'><pre>  return true;</pre></td></tr><tr><td class='line-number'><a name='L794' href='#L794'><pre>794</pre></a></td><td class='covered-line'><pre>123k</pre></td><td class='code'><pre>}</pre></td></tr><tr><td class='line-number'><a name='L795' href='#L795'><pre>795</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L796' href='#L796'><pre>796</pre></a></td><td class='covered-line'><pre>5.69M</pre></td><td class='code'><pre>bool X86RegisterInfo::shouldRealignStack(const MachineFunction &amp;MF) const {</pre></td></tr><tr><td class='line-number'><a name='L797' href='#L797'><pre>797</pre></a></td><td class='covered-line'><pre>5.69M</pre></td><td class='code'><pre>  if (TargetRegisterInfo::shouldRealignStack(MF))</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L797' href='#L797'><span>797:7</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>124k</span>, <span class='None'>False</span>: <span class='covered-line'>5.57M</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L798' href='#L798'><pre>798</pre></a></td><td class='covered-line'><pre>124k</pre></td><td class='code'><pre>    return true;</pre></td></tr><tr><td class='line-number'><a name='L799' href='#L799'><pre>799</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L800' href='#L800'><pre>800</pre></a></td><td class='covered-line'><pre>5.57M</pre></td><td class='code'><pre>  return !Is64Bit &amp;&amp; <div class='tooltip'>MF.getFunction().getCallingConv() == CallingConv::X86_INTR<span class='tooltip-content'>1.08M</span></div>;</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L800' href='#L800'><span>800:10</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>1.08M</span>, <span class='None'>False</span>: <span class='covered-line'>4.48M</span>]
  Branch (<span class='line-number'><a name='L800' href='#L800'><span>800:22</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>517</span>, <span class='None'>False</span>: <span class='covered-line'>1.08M</span>]
</pre></div><div class='expansion-view'><pre>  MC/DC Decision Region (<span class='line-number'><a href='#L800'><span>800:10</span></a></span>) to (<span class='line-number'><a href='#L800'><span>800:80</span></a></span>)

  Number of Conditions: 2
     Condition C1 --> (800:10)
     Condition C2 --> (800:22)

  Executed MC/DC Test Vectors:

     C1, C2    Result
  1 { F,  -  = F      }
  2 { T,  F  = F      }
  3 { T,  T  = T      }

  C1-Pair: covered: (1,3)
  C2-Pair: covered: (2,3)
  MC/DC Coverage for Expression: 100.00%
</pre></div></td></tr><tr><td class='line-number'><a name='L801' href='#L801'><pre>801</pre></a></td><td class='covered-line'><pre>5.69M</pre></td><td class='code'><pre>}</pre></td></tr><tr><td class='line-number'><a name='L802' href='#L802'><pre>802</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L803' href='#L803'><pre>803</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>// tryOptimizeLEAtoMOV - helper function that tries to replace a LEA instruction</pre></td></tr><tr><td class='line-number'><a name='L804' href='#L804'><pre>804</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>// of the form &apos;lea (%esp), %ebx&apos; --&gt; &apos;mov %esp, %ebx&apos;.</pre></td></tr><tr><td class='line-number'><a name='L805' href='#L805'><pre>805</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>// TODO: In this case we should be really trying first to entirely eliminate</pre></td></tr><tr><td class='line-number'><a name='L806' href='#L806'><pre>806</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>// this instruction which is a plain copy.</pre></td></tr><tr><td class='line-number'><a name='L807' href='#L807'><pre>807</pre></a></td><td class='covered-line'><pre>16.9k</pre></td><td class='code'><pre>static bool tryOptimizeLEAtoMOV(MachineBasicBlock::iterator II) {</pre></td></tr><tr><td class='line-number'><a name='L808' href='#L808'><pre>808</pre></a></td><td class='covered-line'><pre>16.9k</pre></td><td class='code'><pre>  MachineInstr &amp;MI = *II;</pre></td></tr><tr><td class='line-number'><a name='L809' href='#L809'><pre>809</pre></a></td><td class='covered-line'><pre>16.9k</pre></td><td class='code'><pre>  unsigned Opc = II-&gt;getOpcode();</pre></td></tr><tr><td class='line-number'><a name='L810' href='#L810'><pre>810</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>  // Check if this is a LEA of the form &apos;lea (%esp), %ebx&apos;</pre></td></tr><tr><td class='line-number'><a name='L811' href='#L811'><pre>811</pre></a></td><td class='covered-line'><pre>16.9k</pre></td><td class='code'><pre>  if ((Opc != X86::LEA32r &amp;&amp; <div class='tooltip'>Opc != X86::LEA64r<span class='tooltip-content'>16.8k</span></div> &amp;&amp; <div class='tooltip'>Opc != X86::LEA64_32r<span class='tooltip-content'>15.0k</span></div>) ||</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L811' href='#L811'><span>811:7</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>15.0k</span>, <span class='None'>False</span>: <span class='covered-line'>1.91k</span>]
  Branch (<span class='line-number'><a name='L811' href='#L811'><span>811:8</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>16.8k</span>, <span class='None'>False</span>: <span class='covered-line'>170</span>]
  Branch (<span class='line-number'><a name='L811' href='#L811'><span>811:30</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>15.0k</span>, <span class='None'>False</span>: <span class='covered-line'>1.74k</span>]
  Branch (<span class='line-number'><a name='L811' href='#L811'><span>811:52</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>15.0k</span>, <span class='None'>False</span>: <span class='covered-line'>13</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L812' href='#L812'><pre>812</pre></a></td><td class='covered-line'><pre>16.9k</pre></td><td class='code'><pre>      <div class='tooltip'>MI.getOperand(2).getImm() != 1<span class='tooltip-content'>1.93k</span></div> ||</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L812' href='#L812'><span>812:7</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>6</span>, <span class='None'>False</span>: <span class='covered-line'>1.92k</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L813' href='#L813'><pre>813</pre></a></td><td class='covered-line'><pre>16.9k</pre></td><td class='code'><pre>      <div class='tooltip'>MI.getOperand(3).getReg() != X86::NoRegister<span class='tooltip-content'>1.92k</span></div> ||</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L813' href='#L813'><span>813:7</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>10</span>, <span class='None'>False</span>: <span class='covered-line'>1.91k</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L814' href='#L814'><pre>814</pre></a></td><td class='covered-line'><pre>16.9k</pre></td><td class='code'><pre>      <div class='tooltip'>MI.getOperand(4).getImm() != 0<span class='tooltip-content'>1.91k</span></div> ||</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L814' href='#L814'><span>814:7</span></a></span>): [<span class='red'>True</span>: <span class='uncovered-line'>0</span>, <span class='None'>False</span>: <span class='covered-line'>1.91k</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L815' href='#L815'><pre>815</pre></a></td><td class='covered-line'><pre>16.9k</pre></td><td class='code'><pre>      <div class='tooltip'>MI.getOperand(5).getReg() != X86::NoRegister<span class='tooltip-content'>1.91k</span></div>)</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L815' href='#L815'><span>815:7</span></a></span>): [<span class='red'>True</span>: <span class='uncovered-line'>0</span>, <span class='None'>False</span>: <span class='covered-line'>1.91k</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L816' href='#L816'><pre>816</pre></a></td><td class='covered-line'><pre>15.0k</pre></td><td class='code'><pre>    return false;</pre></td></tr><tr><td class='line-number'><a name='L817' href='#L817'><pre>817</pre></a></td><td class='covered-line'><pre>1.91k</pre></td><td class='code'><pre>  Register BasePtr = MI.getOperand(1).getReg();</pre></td></tr><tr><td class='line-number'><a name='L818' href='#L818'><pre>818</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>  // In X32 mode, ensure the base-pointer is a 32-bit operand, so the LEA will</pre></td></tr><tr><td class='line-number'><a name='L819' href='#L819'><pre>819</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>  // be replaced with a 32-bit operand MOV which will zero extend the upper</pre></td></tr><tr><td class='line-number'><a name='L820' href='#L820'><pre>820</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>  // 32-bits of the super register.</pre></td></tr><tr><td class='line-number'><a name='L821' href='#L821'><pre>821</pre></a></td><td class='covered-line'><pre>1.91k</pre></td><td class='code'><pre>  if (Opc == X86::LEA64_32r)</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L821' href='#L821'><span>821:7</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>11</span>, <span class='None'>False</span>: <span class='covered-line'>1.90k</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L822' href='#L822'><pre>822</pre></a></td><td class='covered-line'><pre>11</pre></td><td class='code'><pre>    BasePtr = getX86SubSuperRegister(BasePtr, 32);</pre></td></tr><tr><td class='line-number'><a name='L823' href='#L823'><pre>823</pre></a></td><td class='covered-line'><pre>1.91k</pre></td><td class='code'><pre>  Register NewDestReg = MI.getOperand(0).getReg();</pre></td></tr><tr><td class='line-number'><a name='L824' href='#L824'><pre>824</pre></a></td><td class='covered-line'><pre>1.91k</pre></td><td class='code'><pre>  const X86InstrInfo *TII =</pre></td></tr><tr><td class='line-number'><a name='L825' href='#L825'><pre>825</pre></a></td><td class='covered-line'><pre>1.91k</pre></td><td class='code'><pre>      MI.getParent()-&gt;getParent()-&gt;getSubtarget&lt;X86Subtarget&gt;().getInstrInfo();</pre></td></tr><tr><td class='line-number'><a name='L826' href='#L826'><pre>826</pre></a></td><td class='covered-line'><pre>1.91k</pre></td><td class='code'><pre>  TII-&gt;copyPhysReg(*MI.getParent(), II, MI.getDebugLoc(), NewDestReg, BasePtr,</pre></td></tr><tr><td class='line-number'><a name='L827' href='#L827'><pre>827</pre></a></td><td class='covered-line'><pre>1.91k</pre></td><td class='code'><pre>                   MI.getOperand(1).isKill());</pre></td></tr><tr><td class='line-number'><a name='L828' href='#L828'><pre>828</pre></a></td><td class='covered-line'><pre>1.91k</pre></td><td class='code'><pre>  MI.eraseFromParent();</pre></td></tr><tr><td class='line-number'><a name='L829' href='#L829'><pre>829</pre></a></td><td class='covered-line'><pre>1.91k</pre></td><td class='code'><pre>  return true;</pre></td></tr><tr><td class='line-number'><a name='L830' href='#L830'><pre>830</pre></a></td><td class='covered-line'><pre>16.9k</pre></td><td class='code'><pre>}</pre></td></tr><tr><td class='line-number'><a name='L831' href='#L831'><pre>831</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L832' href='#L832'><pre>832</pre></a></td><td class='covered-line'><pre>254k</pre></td><td class='code'><pre>static bool isFuncletReturnInstr(MachineInstr &amp;MI) {</pre></td></tr><tr><td class='line-number'><a name='L833' href='#L833'><pre>833</pre></a></td><td class='covered-line'><pre>254k</pre></td><td class='code'><pre>  switch (MI.getOpcode()) {</pre></td></tr><tr><td class='line-number'><a name='L834' href='#L834'><pre>834</pre></a></td><td class='covered-line'><pre>33</pre></td><td class='code'><pre>  case X86::CATCHRET:</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L834' href='#L834'><span>834:3</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>33</span>, <span class='None'>False</span>: <span class='covered-line'>254k</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L835' href='#L835'><pre>835</pre></a></td><td class='covered-line'><pre>104</pre></td><td class='code'><pre>  case X86::CLEANUPRET:</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L835' href='#L835'><span>835:3</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>71</span>, <span class='None'>False</span>: <span class='covered-line'>254k</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L836' href='#L836'><pre>836</pre></a></td><td class='covered-line'><pre>104</pre></td><td class='code'><pre>    return true;</pre></td></tr><tr><td class='line-number'><a name='L837' href='#L837'><pre>837</pre></a></td><td class='covered-line'><pre>254k</pre></td><td class='code'><pre>  default:</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L837' href='#L837'><span>837:3</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>254k</span>, <span class='None'>False</span>: <span class='covered-line'>104</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L838' href='#L838'><pre>838</pre></a></td><td class='covered-line'><pre>254k</pre></td><td class='code'><pre>    return false;</pre></td></tr><tr><td class='line-number'><a name='L839' href='#L839'><pre>839</pre></a></td><td class='covered-line'><pre>254k</pre></td><td class='code'><pre>  }</pre></td></tr><tr><td class='line-number'><a name='L840' href='#L840'><pre>840</pre></a></td><td class='uncovered-line'><pre>0</pre></td><td class='code'><pre>  <span class='red'>llvm_unreachable</span><span class='red'>(&quot;impossible&quot;);</span></pre><div class='expansion-view'><div class='centered'><table><tr><td><pre>Line</pre></td><td><pre>Count</pre></td><td><pre>Source</pre></td></tr><tr><td class='line-number'><a name='L144' href='#L144'><pre>144</pre></a></td><td class='uncovered-line'><pre>0</pre></td><td class='code'><pre>  <span class='red'>::llvm::llvm_unreachable_internal(msg, __FILE__, __LINE__)</span></pre></td></tr></table></div></div></td></tr><tr><td class='line-number'><a name='L841' href='#L841'><pre>841</pre></a></td><td class='uncovered-line'><pre>0</pre></td><td class='code'><pre><span class='red'>}</span></pre></td></tr><tr><td class='line-number'><a name='L842' href='#L842'><pre>842</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L843' href='#L843'><pre>843</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>void X86RegisterInfo::eliminateFrameIndex(MachineBasicBlock::iterator II,</pre></td></tr><tr><td class='line-number'><a name='L844' href='#L844'><pre>844</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>                                          unsigned FIOperandNum,</pre></td></tr><tr><td class='line-number'><a name='L845' href='#L845'><pre>845</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>                                          Register BaseReg,</pre></td></tr><tr><td class='line-number'><a name='L846' href='#L846'><pre>846</pre></a></td><td class='covered-line'><pre>2</pre></td><td class='code'><pre>                                          int FIOffset) const {</pre></td></tr><tr><td class='line-number'><a name='L847' href='#L847'><pre>847</pre></a></td><td class='covered-line'><pre>2</pre></td><td class='code'><pre>  MachineInstr &amp;MI = *II;</pre></td></tr><tr><td class='line-number'><a name='L848' href='#L848'><pre>848</pre></a></td><td class='covered-line'><pre>2</pre></td><td class='code'><pre>  unsigned Opc = MI.getOpcode();</pre></td></tr><tr><td class='line-number'><a name='L849' href='#L849'><pre>849</pre></a></td><td class='covered-line'><pre>2</pre></td><td class='code'><pre>  if (Opc == TargetOpcode::LOCAL_ESCAPE) <span class='red'>{</span></pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L849' href='#L849'><span>849:7</span></a></span>): [<span class='red'>True</span>: <span class='uncovered-line'>0</span>, <span class='None'>False</span>: <span class='covered-line'>2</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L850' href='#L850'><pre>850</pre></a></td><td class='uncovered-line'><pre>0</pre></td><td class='code'><pre><span class='red'>    MachineOperand &amp;FI = MI.getOperand(FIOperandNum);</span></pre></td></tr><tr><td class='line-number'><a name='L851' href='#L851'><pre>851</pre></a></td><td class='uncovered-line'><pre>0</pre></td><td class='code'><pre><span class='red'>    FI.ChangeToImmediate(FIOffset);</span></pre></td></tr><tr><td class='line-number'><a name='L852' href='#L852'><pre>852</pre></a></td><td class='uncovered-line'><pre>0</pre></td><td class='code'><pre><span class='red'>    return;</span></pre></td></tr><tr><td class='line-number'><a name='L853' href='#L853'><pre>853</pre></a></td><td class='uncovered-line'><pre>0</pre></td><td class='code'><pre><span class='red'>  }</span></pre></td></tr><tr><td class='line-number'><a name='L854' href='#L854'><pre>854</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L855' href='#L855'><pre>855</pre></a></td><td class='covered-line'><pre>2</pre></td><td class='code'><pre>  MI.getOperand(FIOperandNum).ChangeToRegister(BaseReg, false);</pre></td></tr><tr><td class='line-number'><a name='L856' href='#L856'><pre>856</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L857' href='#L857'><pre>857</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>  // The frame index format for stackmaps and patchpoints is different from the</pre></td></tr><tr><td class='line-number'><a name='L858' href='#L858'><pre>858</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>  // X86 format. It only has a FI and an offset.</pre></td></tr><tr><td class='line-number'><a name='L859' href='#L859'><pre>859</pre></a></td><td class='covered-line'><pre>2</pre></td><td class='code'><pre>  if (Opc == TargetOpcode::STACKMAP || Opc == TargetOpcode::PATCHPOINT) <span class='red'>{</span></pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L859' href='#L859'><span>859:7</span></a></span>): [<span class='red'>True</span>: <span class='uncovered-line'>0</span>, <span class='None'>False</span>: <span class='covered-line'>2</span>]
  Branch (<span class='line-number'><a name='L859' href='#L859'><span>859:40</span></a></span>): [<span class='red'>True</span>: <span class='uncovered-line'>0</span>, <span class='None'>False</span>: <span class='covered-line'>2</span>]
</pre></div><div class='expansion-view'><pre>  MC/DC Decision Region (<span class='line-number'><a href='#L859'><span>859:7</span></a></span>) to (<span class='line-number'><a href='#L859'><span>859:71</span></a></span>)

  Number of Conditions: 2
     Condition C1 --> (859:7)
     Condition C2 --> (859:40)

  Executed MC/DC Test Vectors:

     C1, C2    Result
  1 { F,  F  = F      }

  C1-Pair: not covered
  C2-Pair: not covered
  MC/DC Coverage for Expression: 0.00%
</pre></div></td></tr><tr><td class='line-number'><a name='L860' href='#L860'><pre>860</pre></a></td><td class='uncovered-line'><pre>0</pre></td><td class='code'><pre><span class='red'>    assert(BasePtr == FramePtr &amp;&amp; &quot;Expected the FP as base register&quot;)</span><span class='red'>;</span></pre></td></tr><tr><td class='line-number'><a name='L861' href='#L861'><pre>861</pre></a></td><td class='uncovered-line'><pre>0</pre></td><td class='code'><pre>    <span class='red'>int64_t Offset = MI.getOperand(FIOperandNum + 1).getImm() + FIOffset;</span></pre></td></tr><tr><td class='line-number'><a name='L862' href='#L862'><pre>862</pre></a></td><td class='uncovered-line'><pre>0</pre></td><td class='code'><pre><span class='red'>    MI.getOperand(FIOperandNum + 1).ChangeToImmediate(Offset);</span></pre></td></tr><tr><td class='line-number'><a name='L863' href='#L863'><pre>863</pre></a></td><td class='uncovered-line'><pre>0</pre></td><td class='code'><pre><span class='red'>    return</span><span class='red'>;</span></pre></td></tr><tr><td class='line-number'><a name='L864' href='#L864'><pre>864</pre></a></td><td class='uncovered-line'><pre>0</pre></td><td class='code'><pre><span class='red'>  }</span></pre></td></tr><tr><td class='line-number'><a name='L865' href='#L865'><pre>865</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L866' href='#L866'><pre>866</pre></a></td><td class='covered-line'><pre>2</pre></td><td class='code'><pre>  if (MI.getOperand(FIOperandNum + 3).isImm()) {</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L866' href='#L866'><span>866:7</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>2</span>, <span class='red'>False</span>: <span class='uncovered-line'>0</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L867' href='#L867'><pre>867</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>    // Offset is a 32-bit integer.</pre></td></tr><tr><td class='line-number'><a name='L868' href='#L868'><pre>868</pre></a></td><td class='covered-line'><pre>2</pre></td><td class='code'><pre>    int Imm = (int)(MI.getOperand(FIOperandNum + 3).getImm());</pre></td></tr><tr><td class='line-number'><a name='L869' href='#L869'><pre>869</pre></a></td><td class='covered-line'><pre>2</pre></td><td class='code'><pre>    int Offset = FIOffset + Imm;</pre></td></tr><tr><td class='line-number'><a name='L870' href='#L870'><pre>870</pre></a></td><td class='covered-line'><pre>2</pre></td><td class='code'><pre>    assert((!Is64Bit || isInt&lt;32&gt;((long long)FIOffset + Imm)) &amp;&amp;</pre></td></tr><tr><td class='line-number'><a name='L871' href='#L871'><pre>871</pre></a></td><td class='covered-line'><pre>2</pre></td><td class='code'><pre>           &quot;Requesting 64-bit offset in 32-bit immediate!&quot;);</pre></td></tr><tr><td class='line-number'><a name='L872' href='#L872'><pre>872</pre></a></td><td class='covered-line'><pre>2</pre></td><td class='code'><pre>    if (Offset != 0)</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L872' href='#L872'><span>872:9</span></a></span>): [<span class='red'>True</span>: <span class='uncovered-line'>0</span>, <span class='None'>False</span>: <span class='covered-line'>2</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L873' href='#L873'><pre>873</pre></a></td><td class='uncovered-line'><pre>0</pre></td><td class='code'><pre>      <span class='red'>MI.getOperand(FIOperandNum + 3).ChangeToImmediate(Offset)</span>;</pre></td></tr><tr><td class='line-number'><a name='L874' href='#L874'><pre>874</pre></a></td><td class='covered-line'><pre>2</pre></td><td class='code'><pre>  } else <span class='red'>{</span></pre></td></tr><tr><td class='line-number'><a name='L875' href='#L875'><pre>875</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>    // Offset is symbolic. This is extremely rare.<span class='red'></span></pre></td></tr><tr><td class='line-number'><a name='L876' href='#L876'><pre>876</pre></a></td><td class='uncovered-line'><pre>0</pre></td><td class='code'><pre><span class='red'>    uint64_t Offset =</span></pre></td></tr><tr><td class='line-number'><a name='L877' href='#L877'><pre>877</pre></a></td><td class='uncovered-line'><pre>0</pre></td><td class='code'><pre><span class='red'>        FIOffset + (uint64_t)MI.getOperand(FIOperandNum + 3).getOffset();</span></pre></td></tr><tr><td class='line-number'><a name='L878' href='#L878'><pre>878</pre></a></td><td class='uncovered-line'><pre>0</pre></td><td class='code'><pre><span class='red'>    MI.getOperand(FIOperandNum + 3).setOffset(Offset);</span></pre></td></tr><tr><td class='line-number'><a name='L879' href='#L879'><pre>879</pre></a></td><td class='uncovered-line'><pre>0</pre></td><td class='code'><pre><span class='red'>  }</span></pre></td></tr><tr><td class='line-number'><a name='L880' href='#L880'><pre>880</pre></a></td><td class='covered-line'><pre>2</pre></td><td class='code'><pre>}</pre></td></tr><tr><td class='line-number'><a name='L881' href='#L881'><pre>881</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L882' href='#L882'><pre>882</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>bool</pre></td></tr><tr><td class='line-number'><a name='L883' href='#L883'><pre>883</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>X86RegisterInfo::eliminateFrameIndex(MachineBasicBlock::iterator II,</pre></td></tr><tr><td class='line-number'><a name='L884' href='#L884'><pre>884</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>                                     int SPAdj, unsigned FIOperandNum,</pre></td></tr><tr><td class='line-number'><a name='L885' href='#L885'><pre>885</pre></a></td><td class='covered-line'><pre>268k</pre></td><td class='code'><pre>                                     RegScavenger *RS) const {</pre></td></tr><tr><td class='line-number'><a name='L886' href='#L886'><pre>886</pre></a></td><td class='covered-line'><pre>268k</pre></td><td class='code'><pre>  MachineInstr &amp;MI = *II;</pre></td></tr><tr><td class='line-number'><a name='L887' href='#L887'><pre>887</pre></a></td><td class='covered-line'><pre>268k</pre></td><td class='code'><pre>  MachineBasicBlock &amp;MBB = *MI.getParent();</pre></td></tr><tr><td class='line-number'><a name='L888' href='#L888'><pre>888</pre></a></td><td class='covered-line'><pre>268k</pre></td><td class='code'><pre>  MachineFunction &amp;MF = *MBB.getParent();</pre></td></tr><tr><td class='line-number'><a name='L889' href='#L889'><pre>889</pre></a></td><td class='covered-line'><pre>268k</pre></td><td class='code'><pre>  MachineBasicBlock::iterator MBBI = MBB.getFirstTerminator();</pre></td></tr><tr><td class='line-number'><a name='L890' href='#L890'><pre>890</pre></a></td><td class='covered-line'><pre>268k</pre></td><td class='code'><pre>  bool IsEHFuncletEpilogue = MBBI == MBB.end() ? <div class='tooltip'>false<span class='tooltip-content'>14.1k</span></div></pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L890' href='#L890'><span>890:30</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>14.1k</span>, <span class='None'>False</span>: <span class='covered-line'>254k</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L891' href='#L891'><pre>891</pre></a></td><td class='covered-line'><pre>268k</pre></td><td class='code'><pre>                                               : <div class='tooltip'>isFuncletReturnInstr(*MBBI)<span class='tooltip-content'>254k</span></div>;</pre></td></tr><tr><td class='line-number'><a name='L892' href='#L892'><pre>892</pre></a></td><td class='covered-line'><pre>268k</pre></td><td class='code'><pre>  const X86FrameLowering *TFI = getFrameLowering(MF);</pre></td></tr><tr><td class='line-number'><a name='L893' href='#L893'><pre>893</pre></a></td><td class='covered-line'><pre>268k</pre></td><td class='code'><pre>  int FrameIndex = MI.getOperand(FIOperandNum).getIndex();</pre></td></tr><tr><td class='line-number'><a name='L894' href='#L894'><pre>894</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L895' href='#L895'><pre>895</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>  // Determine base register and offset.</pre></td></tr><tr><td class='line-number'><a name='L896' href='#L896'><pre>896</pre></a></td><td class='covered-line'><pre>268k</pre></td><td class='code'><pre>  int FIOffset;</pre></td></tr><tr><td class='line-number'><a name='L897' href='#L897'><pre>897</pre></a></td><td class='covered-line'><pre>268k</pre></td><td class='code'><pre>  Register BasePtr;</pre></td></tr><tr><td class='line-number'><a name='L898' href='#L898'><pre>898</pre></a></td><td class='covered-line'><pre>268k</pre></td><td class='code'><pre>  if (MI.isReturn()) {</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L898' href='#L898'><span>898:7</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>9</span>, <span class='None'>False</span>: <span class='covered-line'>268k</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L899' href='#L899'><pre>899</pre></a></td><td class='covered-line'><pre>9</pre></td><td class='code'><pre>    assert((!hasStackRealignment(MF) ||</pre></td></tr><tr><td class='line-number'><a name='L900' href='#L900'><pre>900</pre></a></td><td class='covered-line'><pre>9</pre></td><td class='code'><pre>            MF.getFrameInfo().isFixedObjectIndex(FrameIndex)) &amp;&amp;</pre></td></tr><tr><td class='line-number'><a name='L901' href='#L901'><pre>901</pre></a></td><td class='covered-line'><pre>9</pre></td><td class='code'><pre>           &quot;Return instruction can only reference SP relative frame objects&quot;);</pre></td></tr><tr><td class='line-number'><a name='L902' href='#L902'><pre>902</pre></a></td><td class='covered-line'><pre>9</pre></td><td class='code'><pre>    FIOffset =</pre></td></tr><tr><td class='line-number'><a name='L903' href='#L903'><pre>903</pre></a></td><td class='covered-line'><pre>9</pre></td><td class='code'><pre>        TFI-&gt;getFrameIndexReferenceSP(MF, FrameIndex, BasePtr, 0).getFixed();</pre></td></tr><tr><td class='line-number'><a name='L904' href='#L904'><pre>904</pre></a></td><td class='covered-line'><pre>268k</pre></td><td class='code'><pre>  } else if (TFI-&gt;Is64Bit &amp;&amp; <div class='tooltip'>(<span class='tooltip-content'>193k</span></div><div class='tooltip'>MBB.isEHFuncletEntry()<span class='tooltip-content'>193k</span></div> || <div class='tooltip'>IsEHFuncletEpilogue<span class='tooltip-content'>193k</span></div>)) {</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L904' href='#L904'><span>904:14</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>193k</span>, <span class='None'>False</span>: <span class='covered-line'>74.7k</span>]
  Branch (<span class='line-number'><a name='L904' href='#L904'><span>904:31</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>94</span>, <span class='None'>False</span>: <span class='covered-line'>193k</span>]
  Branch (<span class='line-number'><a name='L904' href='#L904'><span>904:57</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>3</span>, <span class='None'>False</span>: <span class='covered-line'>193k</span>]
</pre></div><div class='expansion-view'><pre>  MC/DC Decision Region (<span class='line-number'><a href='#L904'><span>904:14</span></a></span>) to (<span class='line-number'><a href='#L904'><span>904:77</span></a></span>)

  Number of Conditions: 3
     Condition C1 --> (904:14)
     Condition C2 --> (904:31)
     Condition C3 --> (904:57)

  Executed MC/DC Test Vectors:

     C1, C2, C3    Result
  1 { F,  -,  -  = F      }
  2 { T,  F,  F  = F      }
  3 { T,  T,  -  = T      }
  4 { T,  F,  T  = T      }

  C1-Pair: covered: (1,3)
  C2-Pair: covered: (2,3)
  C3-Pair: covered: (2,4)
  MC/DC Coverage for Expression: 100.00%
</pre></div></td></tr><tr><td class='line-number'><a name='L905' href='#L905'><pre>905</pre></a></td><td class='covered-line'><pre>97</pre></td><td class='code'><pre>    FIOffset = TFI-&gt;getWin64EHFrameIndexRef(MF, FrameIndex, BasePtr);</pre></td></tr><tr><td class='line-number'><a name='L906' href='#L906'><pre>906</pre></a></td><td class='covered-line'><pre>268k</pre></td><td class='code'><pre>  } else {</pre></td></tr><tr><td class='line-number'><a name='L907' href='#L907'><pre>907</pre></a></td><td class='covered-line'><pre>268k</pre></td><td class='code'><pre>    FIOffset = TFI-&gt;getFrameIndexReference(MF, FrameIndex, BasePtr).getFixed();</pre></td></tr><tr><td class='line-number'><a name='L908' href='#L908'><pre>908</pre></a></td><td class='covered-line'><pre>268k</pre></td><td class='code'><pre>  }</pre></td></tr><tr><td class='line-number'><a name='L909' href='#L909'><pre>909</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L910' href='#L910'><pre>910</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>  // LOCAL_ESCAPE uses a single offset, with no register. It only works in the</pre></td></tr><tr><td class='line-number'><a name='L911' href='#L911'><pre>911</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>  // simple FP case, and doesn&apos;t work with stack realignment. On 32-bit, the</pre></td></tr><tr><td class='line-number'><a name='L912' href='#L912'><pre>912</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>  // offset is from the traditional base pointer location.  On 64-bit, the</pre></td></tr><tr><td class='line-number'><a name='L913' href='#L913'><pre>913</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>  // offset is from the SP at the end of the prologue, not the FP location. This</pre></td></tr><tr><td class='line-number'><a name='L914' href='#L914'><pre>914</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>  // matches the behavior of llvm.frameaddress.</pre></td></tr><tr><td class='line-number'><a name='L915' href='#L915'><pre>915</pre></a></td><td class='covered-line'><pre>268k</pre></td><td class='code'><pre>  unsigned Opc = MI.getOpcode();</pre></td></tr><tr><td class='line-number'><a name='L916' href='#L916'><pre>916</pre></a></td><td class='covered-line'><pre>268k</pre></td><td class='code'><pre>  if (Opc == TargetOpcode::LOCAL_ESCAPE) {</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L916' href='#L916'><span>916:7</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>21</span>, <span class='None'>False</span>: <span class='covered-line'>268k</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L917' href='#L917'><pre>917</pre></a></td><td class='covered-line'><pre>21</pre></td><td class='code'><pre>    MachineOperand &amp;FI = MI.getOperand(FIOperandNum);</pre></td></tr><tr><td class='line-number'><a name='L918' href='#L918'><pre>918</pre></a></td><td class='covered-line'><pre>21</pre></td><td class='code'><pre>    FI.ChangeToImmediate(FIOffset);</pre></td></tr><tr><td class='line-number'><a name='L919' href='#L919'><pre>919</pre></a></td><td class='covered-line'><pre>21</pre></td><td class='code'><pre>    return false;</pre></td></tr><tr><td class='line-number'><a name='L920' href='#L920'><pre>920</pre></a></td><td class='covered-line'><pre>21</pre></td><td class='code'><pre>  }</pre></td></tr><tr><td class='line-number'><a name='L921' href='#L921'><pre>921</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L922' href='#L922'><pre>922</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>  // For LEA64_32r when BasePtr is 32-bits (X32) we can use full-size 64-bit</pre></td></tr><tr><td class='line-number'><a name='L923' href='#L923'><pre>923</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>  // register as source operand, semantic is the same and destination is</pre></td></tr><tr><td class='line-number'><a name='L924' href='#L924'><pre>924</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>  // 32-bits. It saves one byte per lea in code since 0x67 prefix is avoided.</pre></td></tr><tr><td class='line-number'><a name='L925' href='#L925'><pre>925</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>  // Don&apos;t change BasePtr since it is used later for stack adjustment.</pre></td></tr><tr><td class='line-number'><a name='L926' href='#L926'><pre>926</pre></a></td><td class='covered-line'><pre>268k</pre></td><td class='code'><pre>  Register MachineBasePtr = BasePtr;</pre></td></tr><tr><td class='line-number'><a name='L927' href='#L927'><pre>927</pre></a></td><td class='covered-line'><pre>268k</pre></td><td class='code'><pre>  if (Opc == X86::LEA64_32r &amp;&amp; <div class='tooltip'>X86::GR32RegClass.contains(BasePtr)<span class='tooltip-content'>53</span></div>)</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L927' href='#L927'><span>927:7</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>53</span>, <span class='None'>False</span>: <span class='covered-line'>268k</span>]
  Branch (<span class='line-number'><a name='L927' href='#L927'><span>927:32</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>50</span>, <span class='None'>False</span>: <span class='covered-line'>3</span>]
</pre></div><div class='expansion-view'><pre>  MC/DC Decision Region (<span class='line-number'><a href='#L927'><span>927:7</span></a></span>) to (<span class='line-number'><a href='#L927'><span>927:67</span></a></span>)

  Number of Conditions: 2
     Condition C1 --> (927:7)
     Condition C2 --> (927:32)

  Executed MC/DC Test Vectors:

     C1, C2    Result
  1 { F,  -  = F      }
  2 { T,  F  = F      }
  3 { T,  T  = T      }

  C1-Pair: covered: (1,3)
  C2-Pair: covered: (2,3)
  MC/DC Coverage for Expression: 100.00%
</pre></div></td></tr><tr><td class='line-number'><a name='L928' href='#L928'><pre>928</pre></a></td><td class='covered-line'><pre>50</pre></td><td class='code'><pre>    MachineBasePtr = getX86SubSuperRegister(BasePtr, 64);</pre></td></tr><tr><td class='line-number'><a name='L929' href='#L929'><pre>929</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L930' href='#L930'><pre>930</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>  // This must be part of a four operand memory reference.  Replace the</pre></td></tr><tr><td class='line-number'><a name='L931' href='#L931'><pre>931</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>  // FrameIndex with base register.  Add an offset to the offset.</pre></td></tr><tr><td class='line-number'><a name='L932' href='#L932'><pre>932</pre></a></td><td class='covered-line'><pre>268k</pre></td><td class='code'><pre>  MI.getOperand(FIOperandNum).ChangeToRegister(MachineBasePtr, false);</pre></td></tr><tr><td class='line-number'><a name='L933' href='#L933'><pre>933</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L934' href='#L934'><pre>934</pre></a></td><td class='covered-line'><pre>268k</pre></td><td class='code'><pre>  if (BasePtr == StackPtr)</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L934' href='#L934'><span>934:7</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>254k</span>, <span class='None'>False</span>: <span class='covered-line'>14.2k</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L935' href='#L935'><pre>935</pre></a></td><td class='covered-line'><pre>254k</pre></td><td class='code'><pre>    FIOffset += SPAdj;</pre></td></tr><tr><td class='line-number'><a name='L936' href='#L936'><pre>936</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L937' href='#L937'><pre>937</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>  // The frame index format for stackmaps and patchpoints is different from the</pre></td></tr><tr><td class='line-number'><a name='L938' href='#L938'><pre>938</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>  // X86 format. It only has a FI and an offset.</pre></td></tr><tr><td class='line-number'><a name='L939' href='#L939'><pre>939</pre></a></td><td class='covered-line'><pre>268k</pre></td><td class='code'><pre>  if (Opc == TargetOpcode::STACKMAP || <div class='tooltip'>Opc == TargetOpcode::PATCHPOINT<span class='tooltip-content'>268k</span></div>) {</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L939' href='#L939'><span>939:7</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>9</span>, <span class='None'>False</span>: <span class='covered-line'>268k</span>]
  Branch (<span class='line-number'><a name='L939' href='#L939'><span>939:40</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>42</span>, <span class='None'>False</span>: <span class='covered-line'>268k</span>]
</pre></div><div class='expansion-view'><pre>  MC/DC Decision Region (<span class='line-number'><a href='#L939'><span>939:7</span></a></span>) to (<span class='line-number'><a href='#L939'><span>939:71</span></a></span>)

  Number of Conditions: 2
     Condition C1 --> (939:7)
     Condition C2 --> (939:40)

  Executed MC/DC Test Vectors:

     C1, C2    Result
  1 { F,  F  = F      }
  2 { T,  -  = T      }
  3 { F,  T  = T      }

  C1-Pair: covered: (1,2)
  C2-Pair: covered: (1,3)
  MC/DC Coverage for Expression: 100.00%
</pre></div></td></tr><tr><td class='line-number'><a name='L940' href='#L940'><pre>940</pre></a></td><td class='covered-line'><pre>51</pre></td><td class='code'><pre>    assert(BasePtr == FramePtr &amp;&amp; &quot;Expected the FP as base register&quot;);</pre></td></tr><tr><td class='line-number'><a name='L941' href='#L941'><pre>941</pre></a></td><td class='covered-line'><pre>51</pre></td><td class='code'><pre>    int64_t Offset = MI.getOperand(FIOperandNum + 1).getImm() + FIOffset;</pre></td></tr><tr><td class='line-number'><a name='L942' href='#L942'><pre>942</pre></a></td><td class='covered-line'><pre>51</pre></td><td class='code'><pre>    MI.getOperand(FIOperandNum + 1).ChangeToImmediate(Offset);</pre></td></tr><tr><td class='line-number'><a name='L943' href='#L943'><pre>943</pre></a></td><td class='covered-line'><pre>51</pre></td><td class='code'><pre>    return false;</pre></td></tr><tr><td class='line-number'><a name='L944' href='#L944'><pre>944</pre></a></td><td class='covered-line'><pre>51</pre></td><td class='code'><pre>  }</pre></td></tr><tr><td class='line-number'><a name='L945' href='#L945'><pre>945</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L946' href='#L946'><pre>946</pre></a></td><td class='covered-line'><pre>268k</pre></td><td class='code'><pre>  if (MI.getOperand(FIOperandNum+3).isImm()) {</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L946' href='#L946'><span>946:7</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>268k</span>, <span class='None'>False</span>: <span class='covered-line'>2</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L947' href='#L947'><pre>947</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>    // Offset is a 32-bit integer.</pre></td></tr><tr><td class='line-number'><a name='L948' href='#L948'><pre>948</pre></a></td><td class='covered-line'><pre>268k</pre></td><td class='code'><pre>    int Imm = (int)(MI.getOperand(FIOperandNum + 3).getImm());</pre></td></tr><tr><td class='line-number'><a name='L949' href='#L949'><pre>949</pre></a></td><td class='covered-line'><pre>268k</pre></td><td class='code'><pre>    int Offset = FIOffset + Imm;</pre></td></tr><tr><td class='line-number'><a name='L950' href='#L950'><pre>950</pre></a></td><td class='covered-line'><pre>268k</pre></td><td class='code'><pre>    assert((!Is64Bit || isInt&lt;32&gt;((long long)FIOffset + Imm)) &amp;&amp;</pre></td></tr><tr><td class='line-number'><a name='L951' href='#L951'><pre>951</pre></a></td><td class='covered-line'><pre>268k</pre></td><td class='code'><pre>           &quot;Requesting 64-bit offset in 32-bit immediate!&quot;);</pre></td></tr><tr><td class='line-number'><a name='L952' href='#L952'><pre>952</pre></a></td><td class='covered-line'><pre>268k</pre></td><td class='code'><pre>    if (Offset != 0 || <div class='tooltip'>!tryOptimizeLEAtoMOV(II)<span class='tooltip-content'>16.9k</span></div>)</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L952' href='#L952'><span>952:9</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>251k</span>, <span class='None'>False</span>: <span class='covered-line'>16.9k</span>]
  Branch (<span class='line-number'><a name='L952' href='#L952'><span>952:24</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>15.0k</span>, <span class='None'>False</span>: <span class='covered-line'>1.91k</span>]
</pre></div><div class='expansion-view'><pre>  MC/DC Decision Region (<span class='line-number'><a href='#L952'><span>952:9</span></a></span>) to (<span class='line-number'><a href='#L952'><span>952:48</span></a></span>)

  Number of Conditions: 2
     Condition C1 --> (952:9)
     Condition C2 --> (952:24)

  Executed MC/DC Test Vectors:

     C1, C2    Result
  1 { F,  F  = F      }
  2 { T,  -  = T      }
  3 { F,  T  = T      }

  C1-Pair: covered: (1,2)
  C2-Pair: covered: (1,3)
  MC/DC Coverage for Expression: 100.00%
</pre></div></td></tr><tr><td class='line-number'><a name='L953' href='#L953'><pre>953</pre></a></td><td class='covered-line'><pre>266k</pre></td><td class='code'><pre>      MI.getOperand(FIOperandNum + 3).ChangeToImmediate(Offset);</pre></td></tr><tr><td class='line-number'><a name='L954' href='#L954'><pre>954</pre></a></td><td class='covered-line'><pre>268k</pre></td><td class='code'><pre>  } else {</pre></td></tr><tr><td class='line-number'><a name='L955' href='#L955'><pre>955</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>    // Offset is symbolic. This is extremely rare.</pre></td></tr><tr><td class='line-number'><a name='L956' href='#L956'><pre>956</pre></a></td><td class='covered-line'><pre>2</pre></td><td class='code'><pre>    uint64_t Offset = FIOffset +</pre></td></tr><tr><td class='line-number'><a name='L957' href='#L957'><pre>957</pre></a></td><td class='covered-line'><pre>2</pre></td><td class='code'><pre>      (uint64_t)MI.getOperand(FIOperandNum+3).getOffset();</pre></td></tr><tr><td class='line-number'><a name='L958' href='#L958'><pre>958</pre></a></td><td class='covered-line'><pre>2</pre></td><td class='code'><pre>    MI.getOperand(FIOperandNum + 3).setOffset(Offset);</pre></td></tr><tr><td class='line-number'><a name='L959' href='#L959'><pre>959</pre></a></td><td class='covered-line'><pre>2</pre></td><td class='code'><pre>  }</pre></td></tr><tr><td class='line-number'><a name='L960' href='#L960'><pre>960</pre></a></td><td class='covered-line'><pre>268k</pre></td><td class='code'><pre>  return false;</pre></td></tr><tr><td class='line-number'><a name='L961' href='#L961'><pre>961</pre></a></td><td class='covered-line'><pre>268k</pre></td><td class='code'><pre>}</pre></td></tr><tr><td class='line-number'><a name='L962' href='#L962'><pre>962</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L963' href='#L963'><pre>963</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>unsigned X86RegisterInfo::findDeadCallerSavedReg(</pre></td></tr><tr><td class='line-number'><a name='L964' href='#L964'><pre>964</pre></a></td><td class='covered-line'><pre>7.12k</pre></td><td class='code'><pre>    MachineBasicBlock &amp;MBB, MachineBasicBlock::iterator &amp;MBBI) const {</pre></td></tr><tr><td class='line-number'><a name='L965' href='#L965'><pre>965</pre></a></td><td class='covered-line'><pre>7.12k</pre></td><td class='code'><pre>  const MachineFunction *MF = MBB.getParent();</pre></td></tr><tr><td class='line-number'><a name='L966' href='#L966'><pre>966</pre></a></td><td class='covered-line'><pre>7.12k</pre></td><td class='code'><pre>  if (MF-&gt;callsEHReturn())</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L966' href='#L966'><span>966:7</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>1</span>, <span class='None'>False</span>: <span class='covered-line'>7.12k</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L967' href='#L967'><pre>967</pre></a></td><td class='covered-line'><pre>1</pre></td><td class='code'><pre>    return 0;</pre></td></tr><tr><td class='line-number'><a name='L968' href='#L968'><pre>968</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L969' href='#L969'><pre>969</pre></a></td><td class='covered-line'><pre>7.12k</pre></td><td class='code'><pre>  const TargetRegisterClass &amp;AvailableRegs = *getGPRsForTailCall(*MF);</pre></td></tr><tr><td class='line-number'><a name='L970' href='#L970'><pre>970</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L971' href='#L971'><pre>971</pre></a></td><td class='covered-line'><pre>7.12k</pre></td><td class='code'><pre>  if (MBBI == MBB.end())</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L971' href='#L971'><span>971:7</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>96</span>, <span class='None'>False</span>: <span class='covered-line'>7.02k</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L972' href='#L972'><pre>972</pre></a></td><td class='covered-line'><pre>96</pre></td><td class='code'><pre>    return 0;</pre></td></tr><tr><td class='line-number'><a name='L973' href='#L973'><pre>973</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L974' href='#L974'><pre>974</pre></a></td><td class='covered-line'><pre>7.02k</pre></td><td class='code'><pre>  switch (MBBI-&gt;getOpcode()) {</pre></td></tr><tr><td class='line-number'><a name='L975' href='#L975'><pre>975</pre></a></td><td class='covered-line'><pre>1.88k</pre></td><td class='code'><pre>  default:</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L975' href='#L975'><span>975:3</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>1.88k</span>, <span class='None'>False</span>: <span class='covered-line'>5.14k</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L976' href='#L976'><pre>976</pre></a></td><td class='covered-line'><pre>1.88k</pre></td><td class='code'><pre>    return 0;</pre></td></tr><tr><td class='line-number'><a name='L977' href='#L977'><pre>977</pre></a></td><td class='uncovered-line'><pre>0</pre></td><td class='code'><pre>  <span class='red'>case TargetOpcode::PATCHABLE_RET:</span></pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L977' href='#L977'><span>977:3</span></a></span>): [<span class='red'>True</span>: <span class='uncovered-line'>0</span>, <span class='None'>False</span>: <span class='covered-line'>7.02k</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L978' href='#L978'><pre>978</pre></a></td><td class='covered-line'><pre>4.45k</pre></td><td class='code'><pre><span class='red'>  </span>case X86::RET:</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L978' href='#L978'><span>978:3</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>4.45k</span>, <span class='None'>False</span>: <span class='covered-line'>2.57k</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L979' href='#L979'><pre>979</pre></a></td><td class='covered-line'><pre>4.51k</pre></td><td class='code'><pre>  case X86::RET32:</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L979' href='#L979'><span>979:3</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>59</span>, <span class='None'>False</span>: <span class='covered-line'>6.96k</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L980' href='#L980'><pre>980</pre></a></td><td class='covered-line'><pre>4.94k</pre></td><td class='code'><pre>  case X86::RET64:</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L980' href='#L980'><span>980:3</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>429</span>, <span class='None'>False</span>: <span class='covered-line'>6.59k</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L981' href='#L981'><pre>981</pre></a></td><td class='covered-line'><pre>4.94k</pre></td><td class='code'><pre>  case X86::RETI32:</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L981' href='#L981'><span>981:3</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>7</span>, <span class='None'>False</span>: <span class='covered-line'>7.01k</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L982' href='#L982'><pre>982</pre></a></td><td class='covered-line'><pre>4.94k</pre></td><td class='code'><pre>  case X86::RETI64:</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L982' href='#L982'><span>982:3</span></a></span>): [<span class='red'>True</span>: <span class='uncovered-line'>0</span>, <span class='None'>False</span>: <span class='covered-line'>7.02k</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L983' href='#L983'><pre>983</pre></a></td><td class='covered-line'><pre>4.95k</pre></td><td class='code'><pre>  case X86::TCRETURNdi:</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L983' href='#L983'><span>983:3</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>4</span>, <span class='None'>False</span>: <span class='covered-line'>7.02k</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L984' href='#L984'><pre>984</pre></a></td><td class='covered-line'><pre>4.95k</pre></td><td class='code'><pre>  case X86::TCRETURNri:</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L984' href='#L984'><span>984:3</span></a></span>): [<span class='red'>True</span>: <span class='uncovered-line'>0</span>, <span class='None'>False</span>: <span class='covered-line'>7.02k</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L985' href='#L985'><pre>985</pre></a></td><td class='covered-line'><pre>4.95k</pre></td><td class='code'><pre>  case X86::TCRETURNmi:</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L985' href='#L985'><span>985:3</span></a></span>): [<span class='red'>True</span>: <span class='uncovered-line'>0</span>, <span class='None'>False</span>: <span class='covered-line'>7.02k</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L986' href='#L986'><pre>986</pre></a></td><td class='covered-line'><pre>5.13k</pre></td><td class='code'><pre>  case X86::TCRETURNdi64:</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L986' href='#L986'><span>986:3</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>180</span>, <span class='None'>False</span>: <span class='covered-line'>6.84k</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L987' href='#L987'><pre>987</pre></a></td><td class='covered-line'><pre>5.14k</pre></td><td class='code'><pre>  case X86::TCRETURNri64:</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L987' href='#L987'><span>987:3</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>7</span>, <span class='None'>False</span>: <span class='covered-line'>7.01k</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L988' href='#L988'><pre>988</pre></a></td><td class='covered-line'><pre>5.14k</pre></td><td class='code'><pre>  case X86::TCRETURNmi64:</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L988' href='#L988'><span>988:3</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>2</span>, <span class='None'>False</span>: <span class='covered-line'>7.02k</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L989' href='#L989'><pre>989</pre></a></td><td class='covered-line'><pre>5.14k</pre></td><td class='code'><pre>  case X86::EH_RETURN:</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L989' href='#L989'><span>989:3</span></a></span>): [<span class='red'>True</span>: <span class='uncovered-line'>0</span>, <span class='None'>False</span>: <span class='covered-line'>7.02k</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L990' href='#L990'><pre>990</pre></a></td><td class='covered-line'><pre>5.14k</pre></td><td class='code'><pre>  case X86::EH_RETURN64: {</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L990' href='#L990'><span>990:3</span></a></span>): [<span class='red'>True</span>: <span class='uncovered-line'>0</span>, <span class='None'>False</span>: <span class='covered-line'>7.02k</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L991' href='#L991'><pre>991</pre></a></td><td class='covered-line'><pre>5.14k</pre></td><td class='code'><pre>    SmallSet&lt;uint16_t, 8&gt; Uses;</pre></td></tr><tr><td class='line-number'><a name='L992' href='#L992'><pre>992</pre></a></td><td class='covered-line'><pre>8.81k</pre></td><td class='code'><pre>    for (MachineOperand &amp;MO : MBBI-&gt;operands()) {</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L992' href='#L992'><span>992:29</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>8.81k</span>, <span class='None'>False</span>: <span class='covered-line'>5.14k</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L993' href='#L993'><pre>993</pre></a></td><td class='covered-line'><pre>8.81k</pre></td><td class='code'><pre>      if (!MO.isReg() || <div class='tooltip'>MO.isDef()<span class='tooltip-content'>3.77k</span></div>)</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L993' href='#L993'><span>993:11</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>5.03k</span>, <span class='None'>False</span>: <span class='covered-line'>3.77k</span>]
  Branch (<span class='line-number'><a name='L993' href='#L993'><span>993:26</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>2</span>, <span class='None'>False</span>: <span class='covered-line'>3.77k</span>]
</pre></div><div class='expansion-view'><pre>  MC/DC Decision Region (<span class='line-number'><a href='#L993'><span>993:11</span></a></span>) to (<span class='line-number'><a href='#L993'><span>993:36</span></a></span>)

  Number of Conditions: 2
     Condition C1 --> (993:11)
     Condition C2 --> (993:26)

  Executed MC/DC Test Vectors:

     C1, C2    Result
  1 { F,  F  = F      }
  2 { T,  -  = T      }
  3 { F,  T  = T      }

  C1-Pair: covered: (1,2)
  C2-Pair: covered: (1,3)
  MC/DC Coverage for Expression: 100.00%
</pre></div></td></tr><tr><td class='line-number'><a name='L994' href='#L994'><pre>994</pre></a></td><td class='covered-line'><pre>5.03k</pre></td><td class='code'><pre>        continue;</pre></td></tr><tr><td class='line-number'><a name='L995' href='#L995'><pre>995</pre></a></td><td class='covered-line'><pre>3.77k</pre></td><td class='code'><pre>      Register Reg = MO.getReg();</pre></td></tr><tr><td class='line-number'><a name='L996' href='#L996'><pre>996</pre></a></td><td class='covered-line'><pre>3.77k</pre></td><td class='code'><pre>      if (!Reg)</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L996' href='#L996'><span>996:11</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>4</span>, <span class='None'>False</span>: <span class='covered-line'>3.77k</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L997' href='#L997'><pre>997</pre></a></td><td class='covered-line'><pre>4</pre></td><td class='code'><pre>        continue;</pre></td></tr><tr><td class='line-number'><a name='L998' href='#L998'><pre>998</pre></a></td><td class='covered-line'><pre>31.7k</pre></td><td class='code'><pre>      <div class='tooltip'>for (MCRegAliasIterator AI(Reg, this, true); <span class='tooltip-content'>3.77k</span></div>AI.isValid(); <div class='tooltip'>++AI<span class='tooltip-content'>27.9k</span></div>)</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L998' href='#L998'><span>998:52</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>27.9k</span>, <span class='None'>False</span>: <span class='covered-line'>3.77k</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L999' href='#L999'><pre>999</pre></a></td><td class='covered-line'><pre>27.9k</pre></td><td class='code'><pre>        Uses.insert(*AI);</pre></td></tr><tr><td class='line-number'><a name='L1000' href='#L1000'><pre>1000</pre></a></td><td class='covered-line'><pre>3.77k</pre></td><td class='code'><pre>    }</pre></td></tr><tr><td class='line-number'><a name='L1001' href='#L1001'><pre>1001</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L1002' href='#L1002'><pre>1002</pre></a></td><td class='covered-line'><pre>5.14k</pre></td><td class='code'><pre>    for (auto CS : AvailableRegs)</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L1002' href='#L1002'><span>1002:18</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>7.72k</span>, <span class='None'>False</span>: <span class='covered-line'>2</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L1003' href='#L1003'><pre>1003</pre></a></td><td class='covered-line'><pre>7.72k</pre></td><td class='code'><pre>      if (!Uses.count(CS) &amp;&amp; <div class='tooltip'>CS != X86::RIP<span class='tooltip-content'>5.14k</span></div> &amp;&amp; <div class='tooltip'>CS != X86::RSP<span class='tooltip-content'>5.14k</span></div> &amp;&amp; <div class='tooltip'>CS != X86::ESP<span class='tooltip-content'>5.14k</span></div>)</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L1003' href='#L1003'><span>1003:11</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>5.14k</span>, <span class='None'>False</span>: <span class='covered-line'>2.58k</span>]
  Branch (<span class='line-number'><a name='L1003' href='#L1003'><span>1003:30</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>5.14k</span>, <span class='None'>False</span>: <span class='covered-line'>1</span>]
  Branch (<span class='line-number'><a name='L1003' href='#L1003'><span>1003:48</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>5.14k</span>, <span class='None'>False</span>: <span class='covered-line'>1</span>]
  Branch (<span class='line-number'><a name='L1003' href='#L1003'><span>1003:66</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>5.14k</span>, <span class='None'>False</span>: <span class='covered-line'>1</span>]
</pre></div><div class='expansion-view'><pre>  MC/DC Decision Region (<span class='line-number'><a href='#L1003'><span>1003:11</span></a></span>) to (<span class='line-number'><a href='#L1003'><span>1003:80</span></a></span>)

  Number of Conditions: 4
     Condition C1 --> (1003:11)
     Condition C2 --> (1003:30)
     Condition C3 --> (1003:48)
     Condition C4 --> (1003:66)

  Executed MC/DC Test Vectors:

     C1, C2, C3, C4    Result
  1 { F,  -,  -,  -  = F      }
  2 { T,  F,  -,  -  = F      }
  3 { T,  T,  F,  -  = F      }
  4 { T,  T,  T,  F  = F      }
  5 { T,  T,  T,  T  = T      }

  C1-Pair: covered: (1,5)
  C2-Pair: covered: (2,5)
  C3-Pair: covered: (3,5)
  C4-Pair: covered: (4,5)
  MC/DC Coverage for Expression: 100.00%
</pre></div></td></tr><tr><td class='line-number'><a name='L1004' href='#L1004'><pre>1004</pre></a></td><td class='covered-line'><pre>5.14k</pre></td><td class='code'><pre>        return CS;</pre></td></tr><tr><td class='line-number'><a name='L1005' href='#L1005'><pre>1005</pre></a></td><td class='covered-line'><pre>5.14k</pre></td><td class='code'><pre>  }</pre></td></tr><tr><td class='line-number'><a name='L1006' href='#L1006'><pre>1006</pre></a></td><td class='covered-line'><pre>7.02k</pre></td><td class='code'><pre>  }</pre></td></tr><tr><td class='line-number'><a name='L1007' href='#L1007'><pre>1007</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L1008' href='#L1008'><pre>1008</pre></a></td><td class='covered-line'><pre>2</pre></td><td class='code'><pre>  return 0;</pre></td></tr><tr><td class='line-number'><a name='L1009' href='#L1009'><pre>1009</pre></a></td><td class='covered-line'><pre>7.02k</pre></td><td class='code'><pre>}</pre></td></tr><tr><td class='line-number'><a name='L1010' href='#L1010'><pre>1010</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L1011' href='#L1011'><pre>1011</pre></a></td><td class='covered-line'><pre>930k</pre></td><td class='code'><pre>Register X86RegisterInfo::getFrameRegister(const MachineFunction &amp;MF) const {</pre></td></tr><tr><td class='line-number'><a name='L1012' href='#L1012'><pre>1012</pre></a></td><td class='covered-line'><pre>930k</pre></td><td class='code'><pre>  const X86FrameLowering *TFI = getFrameLowering(MF);</pre></td></tr><tr><td class='line-number'><a name='L1013' href='#L1013'><pre>1013</pre></a></td><td class='covered-line'><pre>930k</pre></td><td class='code'><pre>  return TFI-&gt;hasFP(MF) ? <div class='tooltip'>FramePtr<span class='tooltip-content'>27.1k</span></div> : <div class='tooltip'>StackPtr<span class='tooltip-content'>903k</span></div>;</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L1013' href='#L1013'><span>1013:10</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>27.1k</span>, <span class='None'>False</span>: <span class='covered-line'>903k</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L1014' href='#L1014'><pre>1014</pre></a></td><td class='covered-line'><pre>930k</pre></td><td class='code'><pre>}</pre></td></tr><tr><td class='line-number'><a name='L1015' href='#L1015'><pre>1015</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L1016' href='#L1016'><pre>1016</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>unsigned</pre></td></tr><tr><td class='line-number'><a name='L1017' href='#L1017'><pre>1017</pre></a></td><td class='covered-line'><pre>71</pre></td><td class='code'><pre>X86RegisterInfo::getPtrSizedFrameRegister(const MachineFunction &amp;MF) const {</pre></td></tr><tr><td class='line-number'><a name='L1018' href='#L1018'><pre>1018</pre></a></td><td class='covered-line'><pre>71</pre></td><td class='code'><pre>  const X86Subtarget &amp;Subtarget = MF.getSubtarget&lt;X86Subtarget&gt;();</pre></td></tr><tr><td class='line-number'><a name='L1019' href='#L1019'><pre>1019</pre></a></td><td class='covered-line'><pre>71</pre></td><td class='code'><pre>  Register FrameReg = getFrameRegister(MF);</pre></td></tr><tr><td class='line-number'><a name='L1020' href='#L1020'><pre>1020</pre></a></td><td class='covered-line'><pre>71</pre></td><td class='code'><pre>  if (Subtarget.isTarget64BitILP32())</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L1020' href='#L1020'><span>1020:7</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>9</span>, <span class='None'>False</span>: <span class='covered-line'>62</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L1021' href='#L1021'><pre>1021</pre></a></td><td class='covered-line'><pre>9</pre></td><td class='code'><pre>    FrameReg = getX86SubSuperRegister(FrameReg, 32);</pre></td></tr><tr><td class='line-number'><a name='L1022' href='#L1022'><pre>1022</pre></a></td><td class='covered-line'><pre>71</pre></td><td class='code'><pre>  return FrameReg;</pre></td></tr><tr><td class='line-number'><a name='L1023' href='#L1023'><pre>1023</pre></a></td><td class='covered-line'><pre>71</pre></td><td class='code'><pre>}</pre></td></tr><tr><td class='line-number'><a name='L1024' href='#L1024'><pre>1024</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L1025' href='#L1025'><pre>1025</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>unsigned</pre></td></tr><tr><td class='line-number'><a name='L1026' href='#L1026'><pre>1026</pre></a></td><td class='covered-line'><pre>1</pre></td><td class='code'><pre>X86RegisterInfo::getPtrSizedStackRegister(const MachineFunction &amp;MF) const {</pre></td></tr><tr><td class='line-number'><a name='L1027' href='#L1027'><pre>1027</pre></a></td><td class='covered-line'><pre>1</pre></td><td class='code'><pre>  const X86Subtarget &amp;Subtarget = MF.getSubtarget&lt;X86Subtarget&gt;();</pre></td></tr><tr><td class='line-number'><a name='L1028' href='#L1028'><pre>1028</pre></a></td><td class='covered-line'><pre>1</pre></td><td class='code'><pre>  Register StackReg = getStackRegister();</pre></td></tr><tr><td class='line-number'><a name='L1029' href='#L1029'><pre>1029</pre></a></td><td class='covered-line'><pre>1</pre></td><td class='code'><pre>  if (Subtarget.isTarget64BitILP32())</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L1029' href='#L1029'><span>1029:7</span></a></span>): [<span class='red'>True</span>: <span class='uncovered-line'>0</span>, <span class='None'>False</span>: <span class='covered-line'>1</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L1030' href='#L1030'><pre>1030</pre></a></td><td class='uncovered-line'><pre>0</pre></td><td class='code'><pre>    <span class='red'>StackReg = getX86SubSuperRegister(StackReg, 32)</span>;</pre></td></tr><tr><td class='line-number'><a name='L1031' href='#L1031'><pre>1031</pre></a></td><td class='covered-line'><pre>1</pre></td><td class='code'><pre>  return StackReg;</pre></td></tr><tr><td class='line-number'><a name='L1032' href='#L1032'><pre>1032</pre></a></td><td class='covered-line'><pre>1</pre></td><td class='code'><pre>}</pre></td></tr><tr><td class='line-number'><a name='L1033' href='#L1033'><pre>1033</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L1034' href='#L1034'><pre>1034</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>static ShapeT getTileShape(Register VirtReg, VirtRegMap *VRM,</pre></td></tr><tr><td class='line-number'><a name='L1035' href='#L1035'><pre>1035</pre></a></td><td class='covered-line'><pre>776</pre></td><td class='code'><pre>                           const MachineRegisterInfo *MRI) {</pre></td></tr><tr><td class='line-number'><a name='L1036' href='#L1036'><pre>1036</pre></a></td><td class='covered-line'><pre>776</pre></td><td class='code'><pre>  if (VRM-&gt;hasShape(VirtReg))</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L1036' href='#L1036'><span>1036:7</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>638</span>, <span class='None'>False</span>: <span class='covered-line'>138</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L1037' href='#L1037'><pre>1037</pre></a></td><td class='covered-line'><pre>638</pre></td><td class='code'><pre>    return VRM-&gt;getShape(VirtReg);</pre></td></tr><tr><td class='line-number'><a name='L1038' href='#L1038'><pre>1038</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L1039' href='#L1039'><pre>1039</pre></a></td><td class='covered-line'><pre>138</pre></td><td class='code'><pre>  const MachineOperand &amp;Def = *MRI-&gt;def_begin(VirtReg);</pre></td></tr><tr><td class='line-number'><a name='L1040' href='#L1040'><pre>1040</pre></a></td><td class='covered-line'><pre>138</pre></td><td class='code'><pre>  MachineInstr *MI = const_cast&lt;MachineInstr *&gt;(Def.getParent());</pre></td></tr><tr><td class='line-number'><a name='L1041' href='#L1041'><pre>1041</pre></a></td><td class='covered-line'><pre>138</pre></td><td class='code'><pre>  unsigned OpCode = MI-&gt;getOpcode();</pre></td></tr><tr><td class='line-number'><a name='L1042' href='#L1042'><pre>1042</pre></a></td><td class='covered-line'><pre>138</pre></td><td class='code'><pre>  switch (OpCode) {</pre></td></tr><tr><td class='line-number'><a name='L1043' href='#L1043'><pre>1043</pre></a></td><td class='uncovered-line'><pre>0</pre></td><td class='code'><pre>  <span class='red'>default:</span></pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L1043' href='#L1043'><span>1043:3</span></a></span>): [<span class='red'>True</span>: <span class='uncovered-line'>0</span>, <span class='None'>False</span>: <span class='covered-line'>138</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L1044' href='#L1044'><pre>1044</pre></a></td><td class='uncovered-line'><pre>0</pre></td><td class='code'><pre><span class='red'>    </span><span class='red'>llvm_unreachable</span><span class='red'>(&quot;Unexpected machine instruction on tile register!&quot;);</span></pre><div class='expansion-view'><div class='centered'><table><tr><td><pre>Line</pre></td><td><pre>Count</pre></td><td><pre>Source</pre></td></tr><tr><td class='line-number'><a name='L144' href='#L144'><pre>144</pre></a></td><td class='uncovered-line'><pre>0</pre></td><td class='code'><pre>  <span class='red'>::llvm::llvm_unreachable_internal(msg, __FILE__, __LINE__)</span></pre></td></tr></table></div></div></td></tr><tr><td class='line-number'><a name='L1045' href='#L1045'><pre>1045</pre></a></td><td class='uncovered-line'><pre>0</pre></td><td class='code'><pre><span class='red'>    break;</span></pre></td></tr><tr><td class='line-number'><a name='L1046' href='#L1046'><pre>1046</pre></a></td><td class='covered-line'><pre>4</pre></td><td class='code'><pre><span class='red'>  </span>case X86::COPY: {</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L1046' href='#L1046'><span>1046:3</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>4</span>, <span class='None'>False</span>: <span class='covered-line'>134</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L1047' href='#L1047'><pre>1047</pre></a></td><td class='covered-line'><pre>4</pre></td><td class='code'><pre>    Register SrcReg = MI-&gt;getOperand(1).getReg();</pre></td></tr><tr><td class='line-number'><a name='L1048' href='#L1048'><pre>1048</pre></a></td><td class='covered-line'><pre>4</pre></td><td class='code'><pre>    ShapeT Shape = getTileShape(SrcReg, VRM, MRI);</pre></td></tr><tr><td class='line-number'><a name='L1049' href='#L1049'><pre>1049</pre></a></td><td class='covered-line'><pre>4</pre></td><td class='code'><pre>    VRM-&gt;assignVirt2Shape(VirtReg, Shape);</pre></td></tr><tr><td class='line-number'><a name='L1050' href='#L1050'><pre>1050</pre></a></td><td class='covered-line'><pre>4</pre></td><td class='code'><pre>    return Shape;</pre></td></tr><tr><td class='line-number'><a name='L1051' href='#L1051'><pre>1051</pre></a></td><td class='uncovered-line'><pre>0</pre></td><td class='code'><pre>  }</pre></td></tr><tr><td class='line-number'><a name='L1052' href='#L1052'><pre>1052</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>  // We only collect the tile shape that is defined.</pre></td></tr><tr><td class='line-number'><a name='L1053' href='#L1053'><pre>1053</pre></a></td><td class='covered-line'><pre>100</pre></td><td class='code'><pre>  case X86::PTILELOADDV:</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L1053' href='#L1053'><span>1053:3</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>100</span>, <span class='None'>False</span>: <span class='covered-line'>38</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L1054' href='#L1054'><pre>1054</pre></a></td><td class='covered-line'><pre>102</pre></td><td class='code'><pre>  case X86::PTILELOADDT1V:</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L1054' href='#L1054'><span>1054:3</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>2</span>, <span class='None'>False</span>: <span class='covered-line'>136</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L1055' href='#L1055'><pre>1055</pre></a></td><td class='covered-line'><pre>110</pre></td><td class='code'><pre>  case X86::PTDPBSSDV:</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L1055' href='#L1055'><span>1055:3</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>8</span>, <span class='None'>False</span>: <span class='covered-line'>130</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L1056' href='#L1056'><pre>1056</pre></a></td><td class='covered-line'><pre>110</pre></td><td class='code'><pre>  case X86::PTDPBSUDV:</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L1056' href='#L1056'><span>1056:3</span></a></span>): [<span class='red'>True</span>: <span class='uncovered-line'>0</span>, <span class='None'>False</span>: <span class='covered-line'>138</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L1057' href='#L1057'><pre>1057</pre></a></td><td class='covered-line'><pre>110</pre></td><td class='code'><pre>  case X86::PTDPBUSDV:</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L1057' href='#L1057'><span>1057:3</span></a></span>): [<span class='red'>True</span>: <span class='uncovered-line'>0</span>, <span class='None'>False</span>: <span class='covered-line'>138</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L1058' href='#L1058'><pre>1058</pre></a></td><td class='covered-line'><pre>110</pre></td><td class='code'><pre>  case X86::PTDPBUUDV:</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L1058' href='#L1058'><span>1058:3</span></a></span>): [<span class='red'>True</span>: <span class='uncovered-line'>0</span>, <span class='None'>False</span>: <span class='covered-line'>138</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L1059' href='#L1059'><pre>1059</pre></a></td><td class='covered-line'><pre>132</pre></td><td class='code'><pre>  case X86::PTILEZEROV:</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L1059' href='#L1059'><span>1059:3</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>22</span>, <span class='None'>False</span>: <span class='covered-line'>116</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L1060' href='#L1060'><pre>1060</pre></a></td><td class='covered-line'><pre>133</pre></td><td class='code'><pre>  case X86::PTDPBF16PSV:</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L1060' href='#L1060'><span>1060:3</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>1</span>, <span class='None'>False</span>: <span class='covered-line'>137</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L1061' href='#L1061'><pre>1061</pre></a></td><td class='covered-line'><pre>133</pre></td><td class='code'><pre>  case X86::PTDPFP16PSV:</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L1061' href='#L1061'><span>1061:3</span></a></span>): [<span class='red'>True</span>: <span class='uncovered-line'>0</span>, <span class='None'>False</span>: <span class='covered-line'>138</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L1062' href='#L1062'><pre>1062</pre></a></td><td class='covered-line'><pre>134</pre></td><td class='code'><pre>  case X86::PTCMMIMFP16PSV:</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L1062' href='#L1062'><span>1062:3</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>1</span>, <span class='None'>False</span>: <span class='covered-line'>137</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L1063' href='#L1063'><pre>1063</pre></a></td><td class='covered-line'><pre>134</pre></td><td class='code'><pre>  case X86::PTCMMRLFP16PSV:</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L1063' href='#L1063'><span>1063:3</span></a></span>): [<span class='red'>True</span>: <span class='uncovered-line'>0</span>, <span class='None'>False</span>: <span class='covered-line'>138</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L1064' href='#L1064'><pre>1064</pre></a></td><td class='covered-line'><pre>134</pre></td><td class='code'><pre>    MachineOperand &amp;MO1 = MI-&gt;getOperand(1);</pre></td></tr><tr><td class='line-number'><a name='L1065' href='#L1065'><pre>1065</pre></a></td><td class='covered-line'><pre>134</pre></td><td class='code'><pre>    MachineOperand &amp;MO2 = MI-&gt;getOperand(2);</pre></td></tr><tr><td class='line-number'><a name='L1066' href='#L1066'><pre>1066</pre></a></td><td class='covered-line'><pre>134</pre></td><td class='code'><pre>    ShapeT Shape(&amp;MO1, &amp;MO2, MRI);</pre></td></tr><tr><td class='line-number'><a name='L1067' href='#L1067'><pre>1067</pre></a></td><td class='covered-line'><pre>134</pre></td><td class='code'><pre>    VRM-&gt;assignVirt2Shape(VirtReg, Shape);</pre></td></tr><tr><td class='line-number'><a name='L1068' href='#L1068'><pre>1068</pre></a></td><td class='covered-line'><pre>134</pre></td><td class='code'><pre>    return Shape;</pre></td></tr><tr><td class='line-number'><a name='L1069' href='#L1069'><pre>1069</pre></a></td><td class='covered-line'><pre>138</pre></td><td class='code'><pre>  }</pre></td></tr><tr><td class='line-number'><a name='L1070' href='#L1070'><pre>1070</pre></a></td><td class='covered-line'><pre>138</pre></td><td class='code'><pre>}</pre></td></tr><tr><td class='line-number'><a name='L1071' href='#L1071'><pre>1071</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L1072' href='#L1072'><pre>1072</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>bool X86RegisterInfo::getRegAllocationHints(Register VirtReg,</pre></td></tr><tr><td class='line-number'><a name='L1073' href='#L1073'><pre>1073</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>                                            ArrayRef&lt;MCPhysReg&gt; Order,</pre></td></tr><tr><td class='line-number'><a name='L1074' href='#L1074'><pre>1074</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>                                            SmallVectorImpl&lt;MCPhysReg&gt; &amp;Hints,</pre></td></tr><tr><td class='line-number'><a name='L1075' href='#L1075'><pre>1075</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>                                            const MachineFunction &amp;MF,</pre></td></tr><tr><td class='line-number'><a name='L1076' href='#L1076'><pre>1076</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>                                            const VirtRegMap *VRM,</pre></td></tr><tr><td class='line-number'><a name='L1077' href='#L1077'><pre>1077</pre></a></td><td class='covered-line'><pre>5.07M</pre></td><td class='code'><pre>                                            const LiveRegMatrix *Matrix) const {</pre></td></tr><tr><td class='line-number'><a name='L1078' href='#L1078'><pre>1078</pre></a></td><td class='covered-line'><pre>5.07M</pre></td><td class='code'><pre>  const MachineRegisterInfo *MRI = &amp;MF.getRegInfo();</pre></td></tr><tr><td class='line-number'><a name='L1079' href='#L1079'><pre>1079</pre></a></td><td class='covered-line'><pre>5.07M</pre></td><td class='code'><pre>  const TargetRegisterClass &amp;RC = *MRI-&gt;getRegClass(VirtReg);</pre></td></tr><tr><td class='line-number'><a name='L1080' href='#L1080'><pre>1080</pre></a></td><td class='covered-line'><pre>5.07M</pre></td><td class='code'><pre>  bool BaseImplRetVal = TargetRegisterInfo::getRegAllocationHints(</pre></td></tr><tr><td class='line-number'><a name='L1081' href='#L1081'><pre>1081</pre></a></td><td class='covered-line'><pre>5.07M</pre></td><td class='code'><pre>      VirtReg, Order, Hints, MF, VRM, Matrix);</pre></td></tr><tr><td class='line-number'><a name='L1082' href='#L1082'><pre>1082</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L1083' href='#L1083'><pre>1083</pre></a></td><td class='covered-line'><pre>5.07M</pre></td><td class='code'><pre>  unsigned ID = RC.getID();</pre></td></tr><tr><td class='line-number'><a name='L1084' href='#L1084'><pre>1084</pre></a></td><td class='covered-line'><pre>5.07M</pre></td><td class='code'><pre>  if (ID != X86::TILERegClassID)</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L1084' href='#L1084'><span>1084:7</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>5.07M</span>, <span class='None'>False</span>: <span class='covered-line'>213</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L1085' href='#L1085'><pre>1085</pre></a></td><td class='covered-line'><pre>5.07M</pre></td><td class='code'><pre>    return BaseImplRetVal;</pre></td></tr><tr><td class='line-number'><a name='L1086' href='#L1086'><pre>1086</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L1087' href='#L1087'><pre>1087</pre></a></td><td class='covered-line'><pre>213</pre></td><td class='code'><pre>  ShapeT VirtShape = getTileShape(VirtReg, const_cast&lt;VirtRegMap *&gt;(VRM), MRI);</pre></td></tr><tr><td class='line-number'><a name='L1088' href='#L1088'><pre>1088</pre></a></td><td class='covered-line'><pre>1.70k</pre></td><td class='code'><pre>  auto AddHint = [&amp;](MCPhysReg PhysReg) {</pre></td></tr><tr><td class='line-number'><a name='L1089' href='#L1089'><pre>1089</pre></a></td><td class='covered-line'><pre>1.70k</pre></td><td class='code'><pre>    Register VReg = Matrix-&gt;getOneVReg(PhysReg);</pre></td></tr><tr><td class='line-number'><a name='L1090' href='#L1090'><pre>1090</pre></a></td><td class='covered-line'><pre>1.70k</pre></td><td class='code'><pre>    if (VReg == MCRegister::NoRegister) { // Not allocated yet</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L1090' href='#L1090'><span>1090:9</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>1.14k</span>, <span class='None'>False</span>: <span class='covered-line'>559</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L1091' href='#L1091'><pre>1091</pre></a></td><td class='covered-line'><pre>1.14k</pre></td><td class='code'><pre>      Hints.push_back(PhysReg);</pre></td></tr><tr><td class='line-number'><a name='L1092' href='#L1092'><pre>1092</pre></a></td><td class='covered-line'><pre>1.14k</pre></td><td class='code'><pre>      return;</pre></td></tr><tr><td class='line-number'><a name='L1093' href='#L1093'><pre>1093</pre></a></td><td class='covered-line'><pre>1.14k</pre></td><td class='code'><pre>    }</pre></td></tr><tr><td class='line-number'><a name='L1094' href='#L1094'><pre>1094</pre></a></td><td class='covered-line'><pre>559</pre></td><td class='code'><pre>    ShapeT PhysShape = getTileShape(VReg, const_cast&lt;VirtRegMap *&gt;(VRM), MRI);</pre></td></tr><tr><td class='line-number'><a name='L1095' href='#L1095'><pre>1095</pre></a></td><td class='covered-line'><pre>559</pre></td><td class='code'><pre>    if (PhysShape == VirtShape)</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L1095' href='#L1095'><span>1095:9</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>258</span>, <span class='None'>False</span>: <span class='covered-line'>301</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L1096' href='#L1096'><pre>1096</pre></a></td><td class='covered-line'><pre>258</pre></td><td class='code'><pre>      Hints.push_back(PhysReg);</pre></td></tr><tr><td class='line-number'><a name='L1097' href='#L1097'><pre>1097</pre></a></td><td class='covered-line'><pre>559</pre></td><td class='code'><pre>  };</pre></td></tr><tr><td class='line-number'><a name='L1098' href='#L1098'><pre>1098</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L1099' href='#L1099'><pre>1099</pre></a></td><td class='covered-line'><pre>213</pre></td><td class='code'><pre>  SmallSet&lt;MCPhysReg, 4&gt; CopyHints;</pre></td></tr><tr><td class='line-number'><a name='L1100' href='#L1100'><pre>1100</pre></a></td><td class='covered-line'><pre>213</pre></td><td class='code'><pre>  CopyHints.insert(Hints.begin(), Hints.end());</pre></td></tr><tr><td class='line-number'><a name='L1101' href='#L1101'><pre>1101</pre></a></td><td class='covered-line'><pre>213</pre></td><td class='code'><pre>  Hints.clear();</pre></td></tr><tr><td class='line-number'><a name='L1102' href='#L1102'><pre>1102</pre></a></td><td class='covered-line'><pre>213</pre></td><td class='code'><pre>  for (auto Hint : CopyHints) {</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L1102' href='#L1102'><span>1102:18</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>48</span>, <span class='None'>False</span>: <span class='covered-line'>213</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L1103' href='#L1103'><pre>1103</pre></a></td><td class='covered-line'><pre>48</pre></td><td class='code'><pre>    if (RC.contains(Hint) &amp;&amp; !MRI-&gt;isReserved(Hint))</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L1103' href='#L1103'><span>1103:9</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>48</span>, <span class='red'>False</span>: <span class='uncovered-line'>0</span>]
  Branch (<span class='line-number'><a name='L1103' href='#L1103'><span>1103:30</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>48</span>, <span class='red'>False</span>: <span class='uncovered-line'>0</span>]
</pre></div><div class='expansion-view'><pre>  MC/DC Decision Region (<span class='line-number'><a href='#L1103'><span>1103:9</span></a></span>) to (<span class='line-number'><a href='#L1103'><span>1103:52</span></a></span>)

  Number of Conditions: 2
     Condition C1 --> (1103:9)
     Condition C2 --> (1103:30)

  Executed MC/DC Test Vectors:

     C1, C2    Result
  1 { T,  T  = T      }

  C1-Pair: not covered
  C2-Pair: not covered
  MC/DC Coverage for Expression: 0.00%
</pre></div></td></tr><tr><td class='line-number'><a name='L1104' href='#L1104'><pre>1104</pre></a></td><td class='covered-line'><pre>48</pre></td><td class='code'><pre>      AddHint(Hint);</pre></td></tr><tr><td class='line-number'><a name='L1105' href='#L1105'><pre>1105</pre></a></td><td class='covered-line'><pre>48</pre></td><td class='code'><pre>  }</pre></td></tr><tr><td class='line-number'><a name='L1106' href='#L1106'><pre>1106</pre></a></td><td class='covered-line'><pre>1.70k</pre></td><td class='code'><pre>  for (MCPhysReg PhysReg : Order) {</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L1106' href='#L1106'><span>1106:26</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>1.70k</span>, <span class='None'>False</span>: <span class='covered-line'>213</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L1107' href='#L1107'><pre>1107</pre></a></td><td class='covered-line'><pre>1.70k</pre></td><td class='code'><pre>    if (!CopyHints.count(PhysReg) &amp;&amp; <div class='tooltip'>RC.contains(PhysReg)<span class='tooltip-content'>1.65k</span></div> &amp;&amp;</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L1107' href='#L1107'><span>1107:9</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>1.65k</span>, <span class='None'>False</span>: <span class='covered-line'>48</span>]
  Branch (<span class='line-number'><a name='L1107' href='#L1107'><span>1107:38</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>1.65k</span>, <span class='red'>False</span>: <span class='uncovered-line'>0</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L1108' href='#L1108'><pre>1108</pre></a></td><td class='covered-line'><pre>1.70k</pre></td><td class='code'><pre>        <div class='tooltip'>!MRI-&gt;isReserved(PhysReg)<span class='tooltip-content'>1.65k</span></div>)</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L1108' href='#L1108'><span>1108:9</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>1.65k</span>, <span class='red'>False</span>: <span class='uncovered-line'>0</span>]
</pre></div><div class='expansion-view'><pre>  MC/DC Decision Region (<span class='line-number'><a href='#L1107'><span>1107:9</span></a></span>) to (<span class='line-number'><a href='#L1107'><span>1108:34</span></a></span>)

  Number of Conditions: 3
     Condition C1 --> (1107:9)
     Condition C2 --> (1107:38)
     Condition C3 --> (1108:9)

  Executed MC/DC Test Vectors:

     C1, C2, C3    Result
  1 { F,  -,  -  = F      }
  2 { T,  T,  T  = T      }

  C1-Pair: covered: (1,2)
  C2-Pair: not covered
  C3-Pair: not covered
  MC/DC Coverage for Expression: 33.33%
</pre></div></td></tr><tr><td class='line-number'><a name='L1109' href='#L1109'><pre>1109</pre></a></td><td class='covered-line'><pre>1.65k</pre></td><td class='code'><pre>      AddHint(PhysReg);</pre></td></tr><tr><td class='line-number'><a name='L1110' href='#L1110'><pre>1110</pre></a></td><td class='covered-line'><pre>1.70k</pre></td><td class='code'><pre>  }</pre></td></tr><tr><td class='line-number'><a name='L1111' href='#L1111'><pre>1111</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L1112' href='#L1112'><pre>1112</pre></a></td><td class='covered-line'><pre>213</pre></td><td class='code'><pre>#define DEBUG_TYPE &quot;tile-hint&quot;</pre></td></tr><tr><td class='line-number'><a name='L1113' href='#L1113'><pre>1113</pre></a></td><td class='covered-line'><pre>213</pre></td><td class='code'><pre>  <span class='cyan'>LLVM_DEBUG</span>({</pre><div class='expansion-view'><div class='centered'><table><tr><td><pre>Line</pre></td><td><pre>Count</pre></td><td><pre>Source</pre></td></td></tr><tr><td class='line-number'><a name='L101' href='#L101'><pre>101</pre></a></td><td class='covered-line'><pre>213</pre></td><td class='code'><pre>#define LLVM_DEBUG(X) <span class='cyan'>DEBUG_WITH_TYPE</span>(DEBUG_TYPE, X)</pre><div class='expansion-view'><div class='centered'><table><tr><td><pre>Line</pre></td><td><pre>Count</pre></td><td><pre>Source</pre></td></td></tr><tr><td class='line-number'><a name='L65' href='#L65'><pre>65</pre></a></td><td class='covered-line'><pre>213</pre></td><td class='code'><pre>  do { if (::llvm::DebugFlag &amp;&amp; <div class='tooltip'><span class='red'>::llvm::isCurrentDebugType(TYPE)</span><span class='tooltip-content'>0</span></div>) <div class='tooltip'><span class='red'>{ </span><span class='tooltip-content'>0</span></div><div class='tooltip'><span class='red'>X</span><span class='tooltip-content'>0</span></div><span class='red'>; }</span> \</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L65' href='#L65'><span>65:12</span></a></span>): [<span class='red'>True</span>: <span class='uncovered-line'>0</span>, <span class='None'>False</span>: <span class='covered-line'>213</span>]
  Branch (<span class='line-number'><a name='L65' href='#L65'><span>65:33</span></a></span>): [<span class='red'>True</span>: <span class='uncovered-line'>0</span>, <span class='red'>False</span>: <span class='uncovered-line'>0</span>]
  Branch (<span class='line-number'><a name='L65' href='#L65'><span>65:69</span></a></span>): [<span class='red'>True</span>: <span class='uncovered-line'>0</span>, <span class='red'>False</span>: <span class='uncovered-line'>0</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L66' href='#L66'><pre>66</pre></a></td><td class='covered-line'><pre>213</pre></td><td class='code'><pre>  } while (false)</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L66' href='#L66'><span>66:12</span></a></span>): [Folded - Ignored]
</pre></div></td></tr></table></div></div></td></tr></table></div></div></td></tr><tr><td class='line-number'><a name='L1114' href='#L1114'><pre>1114</pre></a></td><td class='covered-line'><pre>213</pre></td><td class='code'><pre>    dbgs() &lt;&lt; &quot;Hints for virtual register &quot; &lt;&lt; format_hex(VirtReg, 8) &lt;&lt; &quot;\n&quot;;</pre></td></tr><tr><td class='line-number'><a name='L1115' href='#L1115'><pre>1115</pre></a></td><td class='covered-line'><pre>213</pre></td><td class='code'><pre>    for (auto Hint : Hints) {</pre></td></tr><tr><td class='line-number'><a name='L1116' href='#L1116'><pre>1116</pre></a></td><td class='covered-line'><pre>213</pre></td><td class='code'><pre>      dbgs() &lt;&lt; &quot;tmm&quot; &lt;&lt; Hint &lt;&lt; &quot;,&quot;;</pre></td></tr><tr><td class='line-number'><a name='L1117' href='#L1117'><pre>1117</pre></a></td><td class='covered-line'><pre>213</pre></td><td class='code'><pre>    }</pre></td></tr><tr><td class='line-number'><a name='L1118' href='#L1118'><pre>1118</pre></a></td><td class='covered-line'><pre>213</pre></td><td class='code'><pre>    dbgs() &lt;&lt; &quot;\n&quot;;</pre></td></tr><tr><td class='line-number'><a name='L1119' href='#L1119'><pre>1119</pre></a></td><td class='covered-line'><pre>213</pre></td><td class='code'><pre>  });</pre></td></tr><tr><td class='line-number'><a name='L1120' href='#L1120'><pre>1120</pre></a></td><td class='covered-line'><pre>213</pre></td><td class='code'><pre>#undef DEBUG_TYPE</pre></td></tr><tr><td class='line-number'><a name='L1121' href='#L1121'><pre>1121</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L1122' href='#L1122'><pre>1122</pre></a></td><td class='covered-line'><pre>213</pre></td><td class='code'><pre>  return true;</pre></td></tr><tr><td class='line-number'><a name='L1123' href='#L1123'><pre>1123</pre></a></td><td class='covered-line'><pre>5.07M</pre></td><td class='code'><pre>}</pre></td></tr></table></div></body></html>