

================================================================
== Vivado HLS Report for 'Mem2Stream'
================================================================
* Date:           Mon Mar  1 13:11:49 2021

* Version:        2018.2 (Build 2258646 on Thu Jun 14 20:25:20 MDT 2018)
* Project:        cnvW1A1-pynqZ1-Z2
* Solution:       sol1
* Product family: zynq
* Target device:  xc7z020clg400-1


================================================================
== Performance Estimates
================================================================
+ Timing (ns): 
    * Summary: 
    +--------+-------+----------+------------+
    |  Clock | Target| Estimated| Uncertainty|
    +--------+-------+----------+------------+
    |ap_clk  |   5.00|     4.375|        0.62|
    +--------+-------+----------+------------+

+ Latency (clock cycles): 
    * Summary: 
    +------+------+------+------+---------+
    |   Latency   |   Interval  | Pipeline|
    |  min |  max |  min |  max |   Type  |
    +------+------+------+------+---------+
    |  6154|  6154|  6154|  6154|   none  |
    +------+------+------+------+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +----------+------+------+----------+-----------+-----------+------+----------+
        |          |   Latency   | Iteration|  Initiation Interval  | Trip |          |
        | Loop Name|  min |  max |  Latency |  achieved |   target  | Count| Pipelined|
        +----------+------+------+----------+-----------+-----------+------+----------+
        |- Loop 1  |  6145|  6145|         3|          1|          1|  6144|    yes   |
        +----------+------+------+----------+-----------+-----------+------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-------+--------+-------+
|       Name      | BRAM_18K| DSP48E|   FF   |  LUT  |
+-----------------+---------+-------+--------+-------+
|DSP              |        -|      -|       -|      -|
|Expression       |        -|      -|       0|    109|
|FIFO             |        -|      -|       -|      -|
|Instance         |        -|      -|       -|      -|
|Memory           |        -|      -|       -|      -|
|Multiplexer      |        -|      -|       -|    113|
|Register         |        -|      -|     155|      -|
+-----------------+---------+-------+--------+-------+
|Total            |        0|      0|     155|    222|
+-----------------+---------+-------+--------+-------+
|Available        |      280|    220|  106400|  53200|
+-----------------+---------+-------+--------+-------+
|Utilization (%)  |        0|      0|   ~0   |   ~0  |
+-----------------+---------+-------+--------+-------+

+ Detail: 
    * Instance: 
    N/A

    * DSP48: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +-----------------------------------+----------+-------+---+----+------------+------------+
    |           Variable Name           | Operation| DSP48E| FF| LUT| Bitwidth P0| Bitwidth P1|
    +-----------------------------------+----------+-------+---+----+------------+------------+
    |i_3_fu_132_p2                      |     +    |      0|  0|  17|          13|           1|
    |sum2_fu_110_p2                     |     +    |      0|  0|  69|          62|          62|
    |ap_block_state10_pp0_stage0_iter1  |    and   |      0|  0|   2|           1|           1|
    |ap_block_state11_pp0_stage0_iter2  |    and   |      0|  0|   2|           1|           1|
    |tmp_fu_126_p2                      |   icmp   |      0|  0|  13|          13|          13|
    |ap_block_pp0_stage0_01001          |    or    |      0|  0|   2|           1|           1|
    |ap_enable_pp0                      |    xor   |      0|  0|   2|           1|           2|
    |ap_enable_reg_pp0_iter1            |    xor   |      0|  0|   2|           2|           1|
    +-----------------------------------+----------+-------+---+----+------------+------------+
    |Total                              |          |      0|  0| 109|          94|          82|
    +-----------------------------------+----------+-------+---+----+------------+------------+

    * Multiplexer: 
    +-----------------------------------+----+-----------+-----+-----------+
    |                Name               | LUT| Input Size| Bits| Total Bits|
    +-----------------------------------+----+-----------+-----+-----------+
    |ap_NS_fsm                          |  50|         11|    1|         11|
    |ap_enable_reg_pp0_iter1            |   9|          2|    1|          2|
    |ap_enable_reg_pp0_iter2            |   9|          2|    1|          2|
    |ap_sig_ioackin_m_axi_in_V_ARREADY  |   9|          2|    1|          2|
    |i_reg_91                           |   9|          2|   13|         26|
    |in_V_blk_n_AR                      |   9|          2|    1|          2|
    |in_V_blk_n_R                       |   9|          2|    1|          2|
    |out_V_V_blk_n                      |   9|          2|    1|          2|
    +-----------------------------------+----+-----------+-----+-----------+
    |Total                              | 113|         25|   20|         49|
    +-----------------------------------+----+-----------+-----+-----------+

    * Register: 
    +-----------------------------------+----+----+-----+-----------+
    |                Name               | FF | LUT| Bits| Const Bits|
    +-----------------------------------+----+----+-----+-----------+
    |ap_CS_fsm                          |  10|   0|   10|          0|
    |ap_enable_reg_pp0_iter0            |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter1            |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter2            |   1|   0|    1|          0|
    |ap_reg_ioackin_m_axi_in_V_ARREADY  |   1|   0|    1|          0|
    |e_V_reg_158                        |  64|   0|   64|          0|
    |i_reg_91                           |  13|   0|   13|          0|
    |sum2_reg_138                       |  62|   0|   62|          0|
    |tmp_reg_149                        |   1|   0|    1|          0|
    |tmp_reg_149_pp0_iter1_reg          |   1|   0|    1|          0|
    +-----------------------------------+----+----+-----+-----------+
    |Total                              | 155|   0|  155|          0|
    +-----------------------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+---------------------+-----+-----+------------+--------------+--------------+
|      RTL Ports      | Dir | Bits|  Protocol  | Source Object|    C Type    |
+---------------------+-----+-----+------------+--------------+--------------+
|ap_clk               |  in |    1| ap_ctrl_hs |  Mem2Stream  | return value |
|ap_rst               |  in |    1| ap_ctrl_hs |  Mem2Stream  | return value |
|ap_start             |  in |    1| ap_ctrl_hs |  Mem2Stream  | return value |
|ap_done              | out |    1| ap_ctrl_hs |  Mem2Stream  | return value |
|ap_idle              | out |    1| ap_ctrl_hs |  Mem2Stream  | return value |
|ap_ready             | out |    1| ap_ctrl_hs |  Mem2Stream  | return value |
|m_axi_in_V_AWVALID   | out |    1|    m_axi   |     in_V     |    pointer   |
|m_axi_in_V_AWREADY   |  in |    1|    m_axi   |     in_V     |    pointer   |
|m_axi_in_V_AWADDR    | out |   64|    m_axi   |     in_V     |    pointer   |
|m_axi_in_V_AWID      | out |    1|    m_axi   |     in_V     |    pointer   |
|m_axi_in_V_AWLEN     | out |   32|    m_axi   |     in_V     |    pointer   |
|m_axi_in_V_AWSIZE    | out |    3|    m_axi   |     in_V     |    pointer   |
|m_axi_in_V_AWBURST   | out |    2|    m_axi   |     in_V     |    pointer   |
|m_axi_in_V_AWLOCK    | out |    2|    m_axi   |     in_V     |    pointer   |
|m_axi_in_V_AWCACHE   | out |    4|    m_axi   |     in_V     |    pointer   |
|m_axi_in_V_AWPROT    | out |    3|    m_axi   |     in_V     |    pointer   |
|m_axi_in_V_AWQOS     | out |    4|    m_axi   |     in_V     |    pointer   |
|m_axi_in_V_AWREGION  | out |    4|    m_axi   |     in_V     |    pointer   |
|m_axi_in_V_AWUSER    | out |    1|    m_axi   |     in_V     |    pointer   |
|m_axi_in_V_WVALID    | out |    1|    m_axi   |     in_V     |    pointer   |
|m_axi_in_V_WREADY    |  in |    1|    m_axi   |     in_V     |    pointer   |
|m_axi_in_V_WDATA     | out |   64|    m_axi   |     in_V     |    pointer   |
|m_axi_in_V_WSTRB     | out |    8|    m_axi   |     in_V     |    pointer   |
|m_axi_in_V_WLAST     | out |    1|    m_axi   |     in_V     |    pointer   |
|m_axi_in_V_WID       | out |    1|    m_axi   |     in_V     |    pointer   |
|m_axi_in_V_WUSER     | out |    1|    m_axi   |     in_V     |    pointer   |
|m_axi_in_V_ARVALID   | out |    1|    m_axi   |     in_V     |    pointer   |
|m_axi_in_V_ARREADY   |  in |    1|    m_axi   |     in_V     |    pointer   |
|m_axi_in_V_ARADDR    | out |   64|    m_axi   |     in_V     |    pointer   |
|m_axi_in_V_ARID      | out |    1|    m_axi   |     in_V     |    pointer   |
|m_axi_in_V_ARLEN     | out |   32|    m_axi   |     in_V     |    pointer   |
|m_axi_in_V_ARSIZE    | out |    3|    m_axi   |     in_V     |    pointer   |
|m_axi_in_V_ARBURST   | out |    2|    m_axi   |     in_V     |    pointer   |
|m_axi_in_V_ARLOCK    | out |    2|    m_axi   |     in_V     |    pointer   |
|m_axi_in_V_ARCACHE   | out |    4|    m_axi   |     in_V     |    pointer   |
|m_axi_in_V_ARPROT    | out |    3|    m_axi   |     in_V     |    pointer   |
|m_axi_in_V_ARQOS     | out |    4|    m_axi   |     in_V     |    pointer   |
|m_axi_in_V_ARREGION  | out |    4|    m_axi   |     in_V     |    pointer   |
|m_axi_in_V_ARUSER    | out |    1|    m_axi   |     in_V     |    pointer   |
|m_axi_in_V_RVALID    |  in |    1|    m_axi   |     in_V     |    pointer   |
|m_axi_in_V_RREADY    | out |    1|    m_axi   |     in_V     |    pointer   |
|m_axi_in_V_RDATA     |  in |   64|    m_axi   |     in_V     |    pointer   |
|m_axi_in_V_RLAST     |  in |    1|    m_axi   |     in_V     |    pointer   |
|m_axi_in_V_RID       |  in |    1|    m_axi   |     in_V     |    pointer   |
|m_axi_in_V_RUSER     |  in |    1|    m_axi   |     in_V     |    pointer   |
|m_axi_in_V_RRESP     |  in |    2|    m_axi   |     in_V     |    pointer   |
|m_axi_in_V_BVALID    |  in |    1|    m_axi   |     in_V     |    pointer   |
|m_axi_in_V_BREADY    | out |    1|    m_axi   |     in_V     |    pointer   |
|m_axi_in_V_BRESP     |  in |    2|    m_axi   |     in_V     |    pointer   |
|m_axi_in_V_BID       |  in |    1|    m_axi   |     in_V     |    pointer   |
|m_axi_in_V_BUSER     |  in |    1|    m_axi   |     in_V     |    pointer   |
|in_V_offset          |  in |   61|   ap_none  |  in_V_offset |    scalar    |
|in_V_offset1         |  in |   32|   ap_none  | in_V_offset1 |    scalar    |
|out_V_V_din          | out |   64|   ap_fifo  |    out_V_V   |    pointer   |
|out_V_V_full_n       |  in |    1|   ap_fifo  |    out_V_V   |    pointer   |
|out_V_V_write        | out |    1|   ap_fifo  |    out_V_V   |    pointer   |
+---------------------+-----+-----+------------+--------------+--------------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 2
IsDatapathOnly: 2
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 1, depth = 3


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 12
* Pipeline : 1
  Pipeline-0 : II = 1, D = 3, States = { 9 10 11 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 
	2  / true
2 --> 
	3  / true
3 --> 
	4  / true
4 --> 
	5  / true
5 --> 
	6  / true
6 --> 
	7  / true
7 --> 
	8  / true
8 --> 
	9  / true
9 --> 
	12  / (tmp)
	10  / (!tmp)
10 --> 
	11  / true
11 --> 
	9  / true
12 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 3.44>
ST_1 : Operation 13 [1/1] (0.00ns)   --->   "%in_V_offset1_read = call i32 @_ssdm_op_Read.ap_auto.i32(i32 %in_V_offset1)"   --->   Operation 13 'read' 'in_V_offset1_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 14 [1/1] (0.00ns)   --->   "%in_V_offset_read = call i61 @_ssdm_op_Read.ap_auto.i61(i61 %in_V_offset)"   --->   Operation 14 'read' 'in_V_offset_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 15 [1/1] (0.00ns)   --->   "%tmp_2_cast = zext i32 %in_V_offset1_read to i62"   --->   Operation 15 'zext' 'tmp_2_cast' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 16 [1/1] (0.00ns)   --->   "%in_V_offset_cast = zext i61 %in_V_offset_read to i62"   --->   Operation 16 'zext' 'in_V_offset_cast' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 17 [1/1] (3.44ns)   --->   "%sum2 = add i62 %in_V_offset_cast, %tmp_2_cast"   --->   Operation 17 'add' 'sum2' <Predicate = true> <Delay = 3.44> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 3.46> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>

State 2 <SV = 1> <Delay = 4.37>
ST_2 : Operation 18 [1/1] (0.00ns)   --->   "%sum2_cast = zext i62 %sum2 to i64"   --->   Operation 18 'zext' 'sum2_cast' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 19 [1/1] (0.00ns)   --->   "%in_V_addr = getelementptr i64* %in_V, i64 %sum2_cast" [/home/parallels/Documents/vivado_projects/BNN-PYNQ/bnn/src/library/finn-hlslib/dma.h:142]   --->   Operation 19 'getelementptr' 'in_V_addr' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 20 [7/7] (4.37ns)   --->   "%in_V_addr_rd_req = call i1 @_ssdm_op_ReadReq.m_axi.i64P(i64* %in_V_addr, i32 6144)" [/home/parallels/Documents/vivado_projects/BNN-PYNQ/bnn/src/library/finn-hlslib/dma.h:142]   --->   Operation 20 'readreq' 'in_V_addr_rd_req' <Predicate = true> <Delay = 4.37> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 3 <SV = 2> <Delay = 4.37>
ST_3 : Operation 21 [6/7] (4.37ns)   --->   "%in_V_addr_rd_req = call i1 @_ssdm_op_ReadReq.m_axi.i64P(i64* %in_V_addr, i32 6144)" [/home/parallels/Documents/vivado_projects/BNN-PYNQ/bnn/src/library/finn-hlslib/dma.h:142]   --->   Operation 21 'readreq' 'in_V_addr_rd_req' <Predicate = true> <Delay = 4.37> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 4 <SV = 3> <Delay = 4.37>
ST_4 : Operation 22 [5/7] (4.37ns)   --->   "%in_V_addr_rd_req = call i1 @_ssdm_op_ReadReq.m_axi.i64P(i64* %in_V_addr, i32 6144)" [/home/parallels/Documents/vivado_projects/BNN-PYNQ/bnn/src/library/finn-hlslib/dma.h:142]   --->   Operation 22 'readreq' 'in_V_addr_rd_req' <Predicate = true> <Delay = 4.37> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 5 <SV = 4> <Delay = 4.37>
ST_5 : Operation 23 [4/7] (4.37ns)   --->   "%in_V_addr_rd_req = call i1 @_ssdm_op_ReadReq.m_axi.i64P(i64* %in_V_addr, i32 6144)" [/home/parallels/Documents/vivado_projects/BNN-PYNQ/bnn/src/library/finn-hlslib/dma.h:142]   --->   Operation 23 'readreq' 'in_V_addr_rd_req' <Predicate = true> <Delay = 4.37> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 6 <SV = 5> <Delay = 4.37>
ST_6 : Operation 24 [3/7] (4.37ns)   --->   "%in_V_addr_rd_req = call i1 @_ssdm_op_ReadReq.m_axi.i64P(i64* %in_V_addr, i32 6144)" [/home/parallels/Documents/vivado_projects/BNN-PYNQ/bnn/src/library/finn-hlslib/dma.h:142]   --->   Operation 24 'readreq' 'in_V_addr_rd_req' <Predicate = true> <Delay = 4.37> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 7 <SV = 6> <Delay = 4.37>
ST_7 : Operation 25 [2/7] (4.37ns)   --->   "%in_V_addr_rd_req = call i1 @_ssdm_op_ReadReq.m_axi.i64P(i64* %in_V_addr, i32 6144)" [/home/parallels/Documents/vivado_projects/BNN-PYNQ/bnn/src/library/finn-hlslib/dma.h:142]   --->   Operation 25 'readreq' 'in_V_addr_rd_req' <Predicate = true> <Delay = 4.37> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 8 <SV = 7> <Delay = 4.37>
ST_8 : Operation 26 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i64* %out_V_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)"   --->   Operation 26 'specinterface' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 27 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i64* %in_V, [6 x i8]* @p_str34, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 512, [8 x i8]* @p_str35, [6 x i8]* @p_str36, [1 x i8]* @p_str, i32 16, i32 16, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)"   --->   Operation 27 'specinterface' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 28 [1/7] (4.37ns)   --->   "%in_V_addr_rd_req = call i1 @_ssdm_op_ReadReq.m_axi.i64P(i64* %in_V_addr, i32 6144)" [/home/parallels/Documents/vivado_projects/BNN-PYNQ/bnn/src/library/finn-hlslib/dma.h:142]   --->   Operation 28 'readreq' 'in_V_addr_rd_req' <Predicate = true> <Delay = 4.37> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_8 : Operation 29 [1/1] (1.76ns)   --->   "br label %1" [/home/parallels/Documents/vivado_projects/BNN-PYNQ/bnn/src/library/finn-hlslib/dma.h:140]   --->   Operation 29 'br' <Predicate = true> <Delay = 1.76>

State 9 <SV = 8> <Delay = 2.09>
ST_9 : Operation 30 [1/1] (0.00ns)   --->   "%i = phi i13 [ 0, %0 ], [ %i_3, %2 ]"   --->   Operation 30 'phi' 'i' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 31 [1/1] (2.09ns)   --->   "%tmp = icmp eq i13 %i, -2048" [/home/parallels/Documents/vivado_projects/BNN-PYNQ/bnn/src/library/finn-hlslib/dma.h:140]   --->   Operation 31 'icmp' 'tmp' <Predicate = true> <Delay = 2.09> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.09> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 32 [1/1] (0.00ns)   --->   "%empty = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 6144, i64 6144, i64 6144)"   --->   Operation 32 'speclooptripcount' 'empty' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 33 [1/1] (1.67ns)   --->   "%i_3 = add i13 %i, 1" [/home/parallels/Documents/vivado_projects/BNN-PYNQ/bnn/src/library/finn-hlslib/dma.h:140]   --->   Operation 33 'add' 'i_3' <Predicate = true> <Delay = 1.67> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 3.46> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 34 [1/1] (0.00ns)   --->   "br i1 %tmp, label %3, label %2" [/home/parallels/Documents/vivado_projects/BNN-PYNQ/bnn/src/library/finn-hlslib/dma.h:140]   --->   Operation 34 'br' <Predicate = true> <Delay = 0.00>

State 10 <SV = 9> <Delay = 4.37>
ST_10 : Operation 35 [1/1] (4.37ns)   --->   "%e_V = call i64 @_ssdm_op_Read.m_axi.i64P(i64* %in_V_addr)" [/home/parallels/Documents/vivado_projects/BNN-PYNQ/bnn/src/library/finn-hlslib/dma.h:142]   --->   Operation 35 'read' 'e_V' <Predicate = (!tmp)> <Delay = 4.37> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 11 <SV = 10> <Delay = 2.18>
ST_11 : Operation 36 [1/1] (0.00ns)   --->   "%tmp_s = call i32 (...)* @_ssdm_op_SpecRegionBegin([12 x i8]* @p_str141)" [/home/parallels/Documents/vivado_projects/BNN-PYNQ/bnn/src/library/finn-hlslib/dma.h:140]   --->   Operation 36 'specregionbegin' 'tmp_s' <Predicate = (!tmp)> <Delay = 0.00>
ST_11 : Operation 37 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecPipeline(i32 1, i32 1, i32 1, i32 0, [1 x i8]* @p_str) nounwind" [/home/parallels/Documents/vivado_projects/BNN-PYNQ/bnn/src/library/finn-hlslib/dma.h:141]   --->   Operation 37 'specpipeline' <Predicate = (!tmp)> <Delay = 0.00>
ST_11 : Operation 38 [1/1] (2.18ns)   --->   "call void @_ssdm_op_Write.ap_fifo.volatile.i64P(i64* %out_V_V, i64 %e_V)" [/home/parallels/Documents/vivado_projects/BNN-PYNQ/bnn/src/library/finn-hlslib/dma.h:143]   --->   Operation 38 'write' <Predicate = (!tmp)> <Delay = 2.18> <Core = "FIFO">   --->   Core 32 'FIFO' <Latency = 0> <II = 1> <Delay = 3.63> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 2> <FIFO>
ST_11 : Operation 39 [1/1] (0.00ns)   --->   "%empty_347 = call i32 (...)* @_ssdm_op_SpecRegionEnd([12 x i8]* @p_str141, i32 %tmp_s)" [/home/parallels/Documents/vivado_projects/BNN-PYNQ/bnn/src/library/finn-hlslib/dma.h:144]   --->   Operation 39 'specregionend' 'empty_347' <Predicate = (!tmp)> <Delay = 0.00>
ST_11 : Operation 40 [1/1] (0.00ns)   --->   "br label %1" [/home/parallels/Documents/vivado_projects/BNN-PYNQ/bnn/src/library/finn-hlslib/dma.h:140]   --->   Operation 40 'br' <Predicate = (!tmp)> <Delay = 0.00>

State 12 <SV = 9> <Delay = 0.00>
ST_12 : Operation 41 [1/1] (0.00ns)   --->   "ret void" [/home/parallels/Documents/vivado_projects/BNN-PYNQ/bnn/src/library/finn-hlslib/dma.h:145]   --->   Operation 41 'ret' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Binding
============================================================
STG Binding: 
---------------- STG Properties BEGIN ----------------
- Is combinational: 0
- Is one-state seq: 0
- Is datapath-only: 0
- Is pipelined: 0
- Is top level: 0
Port [ Return ] is wired: 1; IO mode=ap_ctrl_hs:ce=0
Port [ in_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=4; pingpong=0; private_global=0; IO mode=m_axi:ce=0
Port [ in_V_offset]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ in_V_offset1]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ out_V_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=3; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
---------------- STG Properties END ------------------

---------------- Datapath Model BEGIN ----------------

<LifeTime>
<method=bitvector/>
in_V_offset1_read (read             ) [ 0000000000000]
in_V_offset_read  (read             ) [ 0000000000000]
tmp_2_cast        (zext             ) [ 0000000000000]
in_V_offset_cast  (zext             ) [ 0000000000000]
sum2              (add              ) [ 0010000000000]
sum2_cast         (zext             ) [ 0000000000000]
in_V_addr         (getelementptr    ) [ 0001111111110]
StgValue_26       (specinterface    ) [ 0000000000000]
StgValue_27       (specinterface    ) [ 0000000000000]
in_V_addr_rd_req  (readreq          ) [ 0000000000000]
StgValue_29       (br               ) [ 0000000011110]
i                 (phi              ) [ 0000000001000]
tmp               (icmp             ) [ 0000000001110]
empty             (speclooptripcount) [ 0000000000000]
i_3               (add              ) [ 0000000011110]
StgValue_34       (br               ) [ 0000000000000]
e_V               (read             ) [ 0000000001010]
tmp_s             (specregionbegin  ) [ 0000000000000]
StgValue_37       (specpipeline     ) [ 0000000000000]
StgValue_38       (write            ) [ 0000000000000]
empty_347         (specregionend    ) [ 0000000000000]
StgValue_40       (br               ) [ 0000000011110]
StgValue_41       (ret              ) [ 0000000000000]
</LifeTime>

<model>

<comp_list>
<comp id="0" class="1000" name="in_V">
<pin_list>
<pin id="1" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="in_V"/></StgValue>
</bind>
</comp>

<comp id="2" class="1000" name="in_V_offset">
<pin_list>
<pin id="3" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="in_V_offset"/></StgValue>
</bind>
</comp>

<comp id="4" class="1000" name="in_V_offset1">
<pin_list>
<pin id="5" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="in_V_offset1"/></StgValue>
</bind>
</comp>

<comp id="6" class="1000" name="out_V_V">
<pin_list>
<pin id="7" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="out_V_V"/></StgValue>
</bind>
</comp>

<comp id="8" class="1001" name="const_8">
<pin_list>
<pin id="9" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_auto.i32"/></StgValue>
</bind>
</comp>

<comp id="10" class="1001" name="const_10">
<pin_list>
<pin id="11" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_auto.i61"/></StgValue>
</bind>
</comp>

<comp id="12" class="1001" name="const_12">
<pin_list>
<pin id="13" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_ReadReq.m_axi.i64P"/></StgValue>
</bind>
</comp>

<comp id="14" class="1001" name="const_14">
<pin_list>
<pin id="15" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="16" class="1001" name="const_16">
<pin_list>
<pin id="17" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecInterface"/></StgValue>
</bind>
</comp>

<comp id="18" class="1001" name="const_18">
<pin_list>
<pin id="19" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="ap_fifo_str"/></StgValue>
</bind>
</comp>

<comp id="20" class="1001" name="const_20">
<pin_list>
<pin id="21" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="22" class="1001" name="const_22">
<pin_list>
<pin id="23" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str"/></StgValue>
</bind>
</comp>

<comp id="24" class="1001" name="const_24">
<pin_list>
<pin id="25" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="26" class="1001" name="const_26">
<pin_list>
<pin id="27" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="28" class="1001" name="const_28">
<pin_list>
<pin id="29" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str34"/></StgValue>
</bind>
</comp>

<comp id="30" class="1001" name="const_30">
<pin_list>
<pin id="31" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="32" class="1001" name="const_32">
<pin_list>
<pin id="33" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str35"/></StgValue>
</bind>
</comp>

<comp id="34" class="1001" name="const_34">
<pin_list>
<pin id="35" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str36"/></StgValue>
</bind>
</comp>

<comp id="36" class="1001" name="const_36">
<pin_list>
<pin id="37" dir="1" index="0" bw="1" slack="1"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="38" class="1001" name="const_38">
<pin_list>
<pin id="39" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="40" class="1001" name="const_40">
<pin_list>
<pin id="41" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopTripCount"/></StgValue>
</bind>
</comp>

<comp id="42" class="1001" name="const_42">
<pin_list>
<pin id="43" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="44" class="1001" name="const_44">
<pin_list>
<pin id="45" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="46" class="1001" name="const_46">
<pin_list>
<pin id="47" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.m_axi.i64P"/></StgValue>
</bind>
</comp>

<comp id="48" class="1001" name="const_48">
<pin_list>
<pin id="49" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecRegionBegin"/></StgValue>
</bind>
</comp>

<comp id="50" class="1001" name="const_50">
<pin_list>
<pin id="51" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str141"/></StgValue>
</bind>
</comp>

<comp id="52" class="1001" name="const_52">
<pin_list>
<pin id="53" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecPipeline"/></StgValue>
</bind>
</comp>

<comp id="54" class="1001" name="const_54">
<pin_list>
<pin id="55" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="56" class="1001" name="const_56">
<pin_list>
<pin id="57" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Write.ap_fifo.volatile.i64P"/></StgValue>
</bind>
</comp>

<comp id="58" class="1001" name="const_58">
<pin_list>
<pin id="59" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecRegionEnd"/></StgValue>
</bind>
</comp>

<comp id="60" class="1004" name="in_V_offset1_read_read_fu_60">
<pin_list>
<pin id="61" dir="0" index="0" bw="32" slack="0"/>
<pin id="62" dir="0" index="1" bw="32" slack="0"/>
<pin id="63" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="in_V_offset1_read/1 "/>
</bind>
</comp>

<comp id="66" class="1004" name="in_V_offset_read_read_fu_66">
<pin_list>
<pin id="67" dir="0" index="0" bw="61" slack="0"/>
<pin id="68" dir="0" index="1" bw="61" slack="0"/>
<pin id="69" dir="1" index="2" bw="61" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="in_V_offset_read/1 "/>
</bind>
</comp>

<comp id="72" class="1004" name="grp_readreq_fu_72">
<pin_list>
<pin id="73" dir="0" index="0" bw="1" slack="0"/>
<pin id="74" dir="0" index="1" bw="64" slack="0"/>
<pin id="75" dir="0" index="2" bw="14" slack="0"/>
<pin id="76" dir="1" index="3" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="readreq(1154) " fcode="readreq"/>
<opset="in_V_addr_rd_req/2 "/>
</bind>
</comp>

<comp id="79" class="1004" name="e_V_read_fu_79">
<pin_list>
<pin id="80" dir="0" index="0" bw="64" slack="0"/>
<pin id="81" dir="0" index="1" bw="64" slack="8"/>
<pin id="82" dir="1" index="2" bw="64" slack="1"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="e_V/10 "/>
</bind>
</comp>

<comp id="84" class="1004" name="StgValue_38_write_fu_84">
<pin_list>
<pin id="85" dir="0" index="0" bw="0" slack="0"/>
<pin id="86" dir="0" index="1" bw="64" slack="0"/>
<pin id="87" dir="0" index="2" bw="64" slack="1"/>
<pin id="88" dir="1" index="3" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="write(1151) " fcode="write"/>
<opset="StgValue_38/11 "/>
</bind>
</comp>

<comp id="91" class="1005" name="i_reg_91">
<pin_list>
<pin id="92" dir="0" index="0" bw="13" slack="1"/>
<pin id="93" dir="1" index="1" bw="13" slack="1"/>
</pin_list>
<bind>
<opset="i (phireg) "/>
</bind>
</comp>

<comp id="95" class="1004" name="i_phi_fu_95">
<pin_list>
<pin id="96" dir="0" index="0" bw="1" slack="1"/>
<pin id="97" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="98" dir="0" index="2" bw="13" slack="0"/>
<pin id="99" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="100" dir="1" index="4" bw="13" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="i/9 "/>
</bind>
</comp>

<comp id="102" class="1004" name="tmp_2_cast_fu_102">
<pin_list>
<pin id="103" dir="0" index="0" bw="32" slack="0"/>
<pin id="104" dir="1" index="1" bw="62" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="tmp_2_cast/1 "/>
</bind>
</comp>

<comp id="106" class="1004" name="in_V_offset_cast_fu_106">
<pin_list>
<pin id="107" dir="0" index="0" bw="61" slack="0"/>
<pin id="108" dir="1" index="1" bw="62" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="in_V_offset_cast/1 "/>
</bind>
</comp>

<comp id="110" class="1004" name="sum2_fu_110">
<pin_list>
<pin id="111" dir="0" index="0" bw="61" slack="0"/>
<pin id="112" dir="0" index="1" bw="32" slack="0"/>
<pin id="113" dir="1" index="2" bw="62" slack="1"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="sum2/1 "/>
</bind>
</comp>

<comp id="116" class="1004" name="sum2_cast_fu_116">
<pin_list>
<pin id="117" dir="0" index="0" bw="62" slack="1"/>
<pin id="118" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="sum2_cast/2 "/>
</bind>
</comp>

<comp id="119" class="1004" name="in_V_addr_fu_119">
<pin_list>
<pin id="120" dir="0" index="0" bw="64" slack="0"/>
<pin id="121" dir="0" index="1" bw="64" slack="0"/>
<pin id="122" dir="1" index="2" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="in_V_addr/2 "/>
</bind>
</comp>

<comp id="126" class="1004" name="tmp_fu_126">
<pin_list>
<pin id="127" dir="0" index="0" bw="13" slack="0"/>
<pin id="128" dir="0" index="1" bw="13" slack="0"/>
<pin id="129" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="tmp/9 "/>
</bind>
</comp>

<comp id="132" class="1004" name="i_3_fu_132">
<pin_list>
<pin id="133" dir="0" index="0" bw="13" slack="0"/>
<pin id="134" dir="0" index="1" bw="1" slack="0"/>
<pin id="135" dir="1" index="2" bw="13" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="i_3/9 "/>
</bind>
</comp>

<comp id="138" class="1005" name="sum2_reg_138">
<pin_list>
<pin id="139" dir="0" index="0" bw="62" slack="1"/>
<pin id="140" dir="1" index="1" bw="62" slack="1"/>
</pin_list>
<bind>
<opset="sum2 "/>
</bind>
</comp>

<comp id="143" class="1005" name="in_V_addr_reg_143">
<pin_list>
<pin id="144" dir="0" index="0" bw="64" slack="1"/>
<pin id="145" dir="1" index="1" bw="64" slack="1"/>
</pin_list>
<bind>
<opset="in_V_addr "/>
</bind>
</comp>

<comp id="149" class="1005" name="tmp_reg_149">
<pin_list>
<pin id="150" dir="0" index="0" bw="1" slack="1"/>
<pin id="151" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="tmp "/>
</bind>
</comp>

<comp id="153" class="1005" name="i_3_reg_153">
<pin_list>
<pin id="154" dir="0" index="0" bw="13" slack="0"/>
<pin id="155" dir="1" index="1" bw="13" slack="0"/>
</pin_list>
<bind>
<opset="i_3 "/>
</bind>
</comp>

<comp id="158" class="1005" name="e_V_reg_158">
<pin_list>
<pin id="159" dir="0" index="0" bw="64" slack="1"/>
<pin id="160" dir="1" index="1" bw="64" slack="1"/>
</pin_list>
<bind>
<opset="e_V "/>
</bind>
</comp>

</comp_list>

<net_list>
<net id="64"><net_src comp="8" pin="0"/><net_sink comp="60" pin=0"/></net>

<net id="65"><net_src comp="4" pin="0"/><net_sink comp="60" pin=1"/></net>

<net id="70"><net_src comp="10" pin="0"/><net_sink comp="66" pin=0"/></net>

<net id="71"><net_src comp="2" pin="0"/><net_sink comp="66" pin=1"/></net>

<net id="77"><net_src comp="12" pin="0"/><net_sink comp="72" pin=0"/></net>

<net id="78"><net_src comp="14" pin="0"/><net_sink comp="72" pin=2"/></net>

<net id="83"><net_src comp="46" pin="0"/><net_sink comp="79" pin=0"/></net>

<net id="89"><net_src comp="56" pin="0"/><net_sink comp="84" pin=0"/></net>

<net id="90"><net_src comp="6" pin="0"/><net_sink comp="84" pin=1"/></net>

<net id="94"><net_src comp="36" pin="0"/><net_sink comp="91" pin=0"/></net>

<net id="101"><net_src comp="91" pin="1"/><net_sink comp="95" pin=0"/></net>

<net id="105"><net_src comp="60" pin="2"/><net_sink comp="102" pin=0"/></net>

<net id="109"><net_src comp="66" pin="2"/><net_sink comp="106" pin=0"/></net>

<net id="114"><net_src comp="106" pin="1"/><net_sink comp="110" pin=0"/></net>

<net id="115"><net_src comp="102" pin="1"/><net_sink comp="110" pin=1"/></net>

<net id="123"><net_src comp="0" pin="0"/><net_sink comp="119" pin=0"/></net>

<net id="124"><net_src comp="116" pin="1"/><net_sink comp="119" pin=1"/></net>

<net id="125"><net_src comp="119" pin="2"/><net_sink comp="72" pin=1"/></net>

<net id="130"><net_src comp="95" pin="4"/><net_sink comp="126" pin=0"/></net>

<net id="131"><net_src comp="38" pin="0"/><net_sink comp="126" pin=1"/></net>

<net id="136"><net_src comp="95" pin="4"/><net_sink comp="132" pin=0"/></net>

<net id="137"><net_src comp="44" pin="0"/><net_sink comp="132" pin=1"/></net>

<net id="141"><net_src comp="110" pin="2"/><net_sink comp="138" pin=0"/></net>

<net id="142"><net_src comp="138" pin="1"/><net_sink comp="116" pin=0"/></net>

<net id="146"><net_src comp="119" pin="2"/><net_sink comp="143" pin=0"/></net>

<net id="147"><net_src comp="143" pin="1"/><net_sink comp="72" pin=1"/></net>

<net id="148"><net_src comp="143" pin="1"/><net_sink comp="79" pin=1"/></net>

<net id="152"><net_src comp="126" pin="2"/><net_sink comp="149" pin=0"/></net>

<net id="156"><net_src comp="132" pin="2"/><net_sink comp="153" pin=0"/></net>

<net id="157"><net_src comp="153" pin="1"/><net_sink comp="95" pin=2"/></net>

<net id="161"><net_src comp="79" pin="2"/><net_sink comp="158" pin=0"/></net>

<net id="162"><net_src comp="158" pin="1"/><net_sink comp="84" pin=2"/></net>

</net_list>

</model> 
---------------- Datapath Model END ------------------

* FSMD analyzer results:
  - Output states:
	Port: in_V | {}
	Port: out_V_V | {11 }
 - Input state : 
	Port: Mem2Stream : in_V | {2 3 4 5 6 7 8 10 }
	Port: Mem2Stream : in_V_offset | {1 }
	Port: Mem2Stream : in_V_offset1 | {1 }
	Port: Mem2Stream : out_V_V | {}
  - Chain level:
	State 1
		sum2 : 1
	State 2
		in_V_addr : 1
		in_V_addr_rd_req : 2
	State 3
	State 4
	State 5
	State 6
	State 7
	State 8
	State 9
		tmp : 1
		i_3 : 1
		StgValue_34 : 2
	State 10
	State 11
		empty_347 : 1
	State 12


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================

* Functional unit list:
|----------|------------------------------|---------|---------|
| Operation|        Functional Unit       |    FF   |   LUT   |
|----------|------------------------------|---------|---------|
|    add   |          sum2_fu_110         |    0    |    68   |
|          |          i_3_fu_132          |    0    |    17   |
|----------|------------------------------|---------|---------|
|   icmp   |          tmp_fu_126          |    0    |    13   |
|----------|------------------------------|---------|---------|
|          | in_V_offset1_read_read_fu_60 |    0    |    0    |
|   read   |  in_V_offset_read_read_fu_66 |    0    |    0    |
|          |        e_V_read_fu_79        |    0    |    0    |
|----------|------------------------------|---------|---------|
|  readreq |       grp_readreq_fu_72      |    0    |    0    |
|----------|------------------------------|---------|---------|
|   write  |    StgValue_38_write_fu_84   |    0    |    0    |
|----------|------------------------------|---------|---------|
|          |       tmp_2_cast_fu_102      |    0    |    0    |
|   zext   |    in_V_offset_cast_fu_106   |    0    |    0    |
|          |       sum2_cast_fu_116       |    0    |    0    |
|----------|------------------------------|---------|---------|
|   Total  |                              |    0    |    98   |
|----------|------------------------------|---------|---------|

Memories:
N/A

* Register list:
+-----------------+--------+
|                 |   FF   |
+-----------------+--------+
|   e_V_reg_158   |   64   |
|   i_3_reg_153   |   13   |
|     i_reg_91    |   13   |
|in_V_addr_reg_143|   64   |
|   sum2_reg_138  |   62   |
|   tmp_reg_149   |    1   |
+-----------------+--------+
|      Total      |   217  |
+-----------------+--------+

* Multiplexer (MUX) list: 
|-------------------|------|------|------|--------||---------||---------|
|        Comp       |  Pin | Size |  BW  | S x BW ||  Delay  ||   LUT   |
|-------------------|------|------|------|--------||---------||---------|
| grp_readreq_fu_72 |  p1  |   2  |  64  |   128  ||    9    |
|-------------------|------|------|------|--------||---------||---------|
|       Total       |      |      |      |   128  ||  1.769  ||    9    |
|-------------------|------|------|------|--------||---------||---------|



* Summary:
+-----------+--------+--------+--------+
|           |  Delay |   FF   |   LUT  |
+-----------+--------+--------+--------+
|  Function |    -   |    0   |   98   |
|   Memory  |    -   |    -   |    -   |
|Multiplexer|    1   |    -   |    9   |
|  Register |    -   |   217  |    -   |
+-----------+--------+--------+--------+
|   Total   |    1   |   217  |   107  |
+-----------+--------+--------+--------+
