
ants_master_MSS_MSS_CM3_0_app:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .text         00009658  20000000  20000000  00008000  2**4
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  1 .ARM.exidx    00000008  20009658  20009658  00011658  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  2 .data         00000530  20009660  20009660  00011660  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  3 .bss          000001f8  20009b90  20009b90  00011b90  2**2
                  ALLOC
  4 .stack        00003000  20009d88  20009d88  00011b90  2**0
                  ALLOC
  5 .comment      0000025a  00000000  00000000  00011b90  2**0
                  CONTENTS, READONLY
  6 .debug_aranges 000007d8  00000000  00000000  00011dea  2**0
                  CONTENTS, READONLY, DEBUGGING
  7 .debug_pubnames 0000157c  00000000  00000000  000125c2  2**0
                  CONTENTS, READONLY, DEBUGGING
  8 .debug_info   0000b277  00000000  00000000  00013b3e  2**0
                  CONTENTS, READONLY, DEBUGGING
  9 .debug_abbrev 00001487  00000000  00000000  0001edb5  2**0
                  CONTENTS, READONLY, DEBUGGING
 10 .debug_line   00004396  00000000  00000000  0002023c  2**0
                  CONTENTS, READONLY, DEBUGGING
 11 .debug_frame  000026a8  00000000  00000000  000245d4  2**2
                  CONTENTS, READONLY, DEBUGGING
 12 .debug_str    000043dd  00000000  00000000  00026c7c  2**0
                  CONTENTS, READONLY, DEBUGGING
 13 .debug_loc    00002b5b  00000000  00000000  0002b059  2**0
                  CONTENTS, READONLY, DEBUGGING
 14 .debug_macinfo 0005bddc  00000000  00000000  0002dbb4  2**0
                  CONTENTS, READONLY, DEBUGGING
 15 .ARM.attributes 00000025  00000000  00000000  00089990  2**0
                  CONTENTS, READONLY
 16 .debug_ranges 00000770  00000000  00000000  000899b5  2**0
                  CONTENTS, READONLY, DEBUGGING

Disassembly of section .text:

20000000 <__text_start>:
20000000:	20010000 	.word	0x20010000
20000004:	20000299 	.word	0x20000299
20000008:	20000309 	.word	0x20000309
2000000c:	2000030b 	.word	0x2000030b
20000010:	2000030d 	.word	0x2000030d
20000014:	2000030f 	.word	0x2000030f
20000018:	20000311 	.word	0x20000311
	...
2000002c:	20000313 	.word	0x20000313
20000030:	20000315 	.word	0x20000315
20000034:	00000000 	.word	0x00000000
20000038:	20000317 	.word	0x20000317
2000003c:	20000319 	.word	0x20000319
20000040:	2000031b 	.word	0x2000031b
20000044:	2000031d 	.word	0x2000031d
20000048:	2000031f 	.word	0x2000031f
2000004c:	20000321 	.word	0x20000321
20000050:	20000323 	.word	0x20000323
20000054:	20000325 	.word	0x20000325
20000058:	20000327 	.word	0x20000327
2000005c:	20000329 	.word	0x20000329
20000060:	2000032b 	.word	0x2000032b
20000064:	2000032d 	.word	0x2000032d
20000068:	200017f5 	.word	0x200017f5
2000006c:	20001821 	.word	0x20001821
20000070:	20002371 	.word	0x20002371
20000074:	2000239d 	.word	0x2000239d
20000078:	20000337 	.word	0x20000337
2000007c:	20000339 	.word	0x20000339
20000080:	2000033b 	.word	0x2000033b
20000084:	2000033d 	.word	0x2000033d
20000088:	2000033f 	.word	0x2000033f
2000008c:	20000341 	.word	0x20000341
20000090:	20000343 	.word	0x20000343
20000094:	20000345 	.word	0x20000345
20000098:	20000347 	.word	0x20000347
2000009c:	20000349 	.word	0x20000349
200000a0:	2000034b 	.word	0x2000034b
	...
200000bc:	2000034d 	.word	0x2000034d
200000c0:	2000034f 	.word	0x2000034f
200000c4:	20000351 	.word	0x20000351
200000c8:	20000353 	.word	0x20000353
200000cc:	20000355 	.word	0x20000355
200000d0:	20000357 	.word	0x20000357
200000d4:	20000359 	.word	0x20000359
200000d8:	2000035b 	.word	0x2000035b
200000dc:	2000035d 	.word	0x2000035d
200000e0:	2000035f 	.word	0x2000035f
200000e4:	20000361 	.word	0x20000361
200000e8:	20000363 	.word	0x20000363
200000ec:	20000365 	.word	0x20000365
200000f0:	20000367 	.word	0x20000367
200000f4:	20000369 	.word	0x20000369
200000f8:	2000036b 	.word	0x2000036b
200000fc:	2000036d 	.word	0x2000036d
20000100:	2000036f 	.word	0x2000036f
20000104:	20000371 	.word	0x20000371
20000108:	20000373 	.word	0x20000373
2000010c:	20000375 	.word	0x20000375
20000110:	20000377 	.word	0x20000377
20000114:	20000379 	.word	0x20000379
20000118:	2000037b 	.word	0x2000037b
2000011c:	2000037d 	.word	0x2000037d
20000120:	2000037f 	.word	0x2000037f
20000124:	20000381 	.word	0x20000381
20000128:	20000383 	.word	0x20000383
2000012c:	20000385 	.word	0x20000385
20000130:	20000387 	.word	0x20000387
20000134:	20000389 	.word	0x20000389
20000138:	2000038b 	.word	0x2000038b
2000013c:	2000038d 	.word	0x2000038d
20000140:	2000038f 	.word	0x2000038f
20000144:	20000391 	.word	0x20000391
20000148:	20000393 	.word	0x20000393
2000014c:	20000395 	.word	0x20000395
20000150:	20000397 	.word	0x20000397
20000154:	20000399 	.word	0x20000399
20000158:	2000039b 	.word	0x2000039b
2000015c:	2000039d 	.word	0x2000039d
20000160:	2000039f 	.word	0x2000039f
20000164:	200003a1 	.word	0x200003a1
20000168:	200003a3 	.word	0x200003a3
2000016c:	200003a5 	.word	0x200003a5
20000170:	200003a7 	.word	0x200003a7
20000174:	200003a9 	.word	0x200003a9
20000178:	200003ab 	.word	0x200003ab
2000017c:	200003ad 	.word	0x200003ad
20000180:	200003af 	.word	0x200003af
20000184:	200003b1 	.word	0x200003b1
20000188:	200003b3 	.word	0x200003b3
2000018c:	200003b5 	.word	0x200003b5
20000190:	200003b7 	.word	0x200003b7
20000194:	200003b9 	.word	0x200003b9
20000198:	200003bb 	.word	0x200003bb
2000019c:	200003bd 	.word	0x200003bd
200001a0:	200003bf 	.word	0x200003bf
200001a4:	200003c1 	.word	0x200003c1
200001a8:	200003c3 	.word	0x200003c3
200001ac:	200003c5 	.word	0x200003c5
200001b0:	200003c7 	.word	0x200003c7
200001b4:	200003c9 	.word	0x200003c9
200001b8:	200003cb 	.word	0x200003cb
200001bc:	200003cd 	.word	0x200003cd
200001c0:	200003cf 	.word	0x200003cf
200001c4:	200003d1 	.word	0x200003d1
200001c8:	200003d3 	.word	0x200003d3
200001cc:	200003d5 	.word	0x200003d5
200001d0:	200003d7 	.word	0x200003d7
200001d4:	200003d9 	.word	0x200003d9
200001d8:	200003db 	.word	0x200003db
200001dc:	200003dd 	.word	0x200003dd
200001e0:	200003df 	.word	0x200003df
200001e4:	200003e1 	.word	0x200003e1
200001e8:	200003e3 	.word	0x200003e3
200001ec:	200003e5 	.word	0x200003e5
200001f0:	200003e7 	.word	0x200003e7
200001f4:	200003e9 	.word	0x200003e9
200001f8:	200003eb 	.word	0x200003eb
200001fc:	200003ed 	.word	0x200003ed
20000200:	200003ef 	.word	0x200003ef
20000204:	200003f1 	.word	0x200003f1
20000208:	200003f3 	.word	0x200003f3
2000020c:	200003f5 	.word	0x200003f5
20000210:	200003f7 	.word	0x200003f7
20000214:	200003f9 	.word	0x200003f9
20000218:	20002781 	.word	0x20002781
2000021c:	200027a9 	.word	0x200027a9
20000220:	200027d1 	.word	0x200027d1
20000224:	200027f9 	.word	0x200027f9
20000228:	20002821 	.word	0x20002821
2000022c:	20002849 	.word	0x20002849
20000230:	20002871 	.word	0x20002871
20000234:	20002899 	.word	0x20002899
20000238:	200028c1 	.word	0x200028c1
2000023c:	200028e9 	.word	0x200028e9
20000240:	20002911 	.word	0x20002911
20000244:	20002939 	.word	0x20002939
20000248:	20002961 	.word	0x20002961
2000024c:	20002989 	.word	0x20002989
20000250:	200029b1 	.word	0x200029b1
20000254:	200029d9 	.word	0x200029d9
20000258:	20002a01 	.word	0x20002a01
2000025c:	20002a29 	.word	0x20002a29
20000260:	20002a51 	.word	0x20002a51
20000264:	20002a79 	.word	0x20002a79
20000268:	20002aa1 	.word	0x20002aa1
2000026c:	20002ac9 	.word	0x20002ac9
20000270:	20002af1 	.word	0x20002af1
20000274:	20002b19 	.word	0x20002b19
20000278:	20002b41 	.word	0x20002b41
2000027c:	20002b69 	.word	0x20002b69
20000280:	20002b91 	.word	0x20002b91
20000284:	20002bb9 	.word	0x20002bb9
20000288:	20002be1 	.word	0x20002be1
2000028c:	20002c09 	.word	0x20002c09
20000290:	20002c31 	.word	0x20002c31
20000294:	20002c59 	.word	0x20002c59

20000298 <Reset_Handler>:
20000298:	4868      	ldr	r0, [pc, #416]	; (2000043c <ACE_ADC2_FifoEmpty_IRQHandler+0x44>)
2000029a:	4780      	blx	r0
2000029c:	4868      	ldr	r0, [pc, #416]	; (20000440 <ACE_ADC2_FifoEmpty_IRQHandler+0x48>)
2000029e:	2800      	cmp	r0, #0
200002a0:	d10b      	bne.n	200002ba <copy_data>
200002a2:	4868      	ldr	r0, [pc, #416]	; (20000444 <ACE_ADC2_FifoEmpty_IRQHandler+0x4c>)
200002a4:	4968      	ldr	r1, [pc, #416]	; (20000448 <ACE_ADC2_FifoEmpty_IRQHandler+0x50>)
200002a6:	4a69      	ldr	r2, [pc, #420]	; (2000044c <ACE_ADC2_FifoEmpty_IRQHandler+0x54>)
200002a8:	4288      	cmp	r0, r1
200002aa:	d006      	beq.n	200002ba <copy_data>

200002ac <copy_code_loop>:
200002ac:	4291      	cmp	r1, r2
200002ae:	bf1c      	itt	ne
200002b0:	f850 3b04 	ldrne.w	r3, [r0], #4
200002b4:	f841 3b04 	strne.w	r3, [r1], #4
200002b8:	d1f8      	bne.n	200002ac <copy_code_loop>

200002ba <copy_data>:
200002ba:	4865      	ldr	r0, [pc, #404]	; (20000450 <ACE_ADC2_FifoEmpty_IRQHandler+0x58>)
200002bc:	4965      	ldr	r1, [pc, #404]	; (20000454 <ACE_ADC2_FifoEmpty_IRQHandler+0x5c>)
200002be:	4a66      	ldr	r2, [pc, #408]	; (20000458 <ACE_ADC2_FifoEmpty_IRQHandler+0x60>)
200002c0:	4288      	cmp	r0, r1
200002c2:	d006      	beq.n	200002d2 <clear_bss>

200002c4 <copy_data_loop>:
200002c4:	4291      	cmp	r1, r2
200002c6:	bf1c      	itt	ne
200002c8:	f850 3b04 	ldrne.w	r3, [r0], #4
200002cc:	f841 3b04 	strne.w	r3, [r1], #4
200002d0:	d1f8      	bne.n	200002c4 <copy_data_loop>

200002d2 <clear_bss>:
200002d2:	4862      	ldr	r0, [pc, #392]	; (2000045c <ACE_ADC2_FifoEmpty_IRQHandler+0x64>)
200002d4:	4962      	ldr	r1, [pc, #392]	; (20000460 <ACE_ADC2_FifoEmpty_IRQHandler+0x68>)
200002d6:	4a63      	ldr	r2, [pc, #396]	; (20000464 <ACE_ADC2_FifoEmpty_IRQHandler+0x6c>)

200002d8 <clear_bss_loop>:
200002d8:	4291      	cmp	r1, r2
200002da:	bf18      	it	ne
200002dc:	f841 0b04 	strne.w	r0, [r1], #4
200002e0:	d1fa      	bne.n	200002d8 <clear_bss_loop>
	...

200002f0 <call_glob_ctor>:
200002f0:	f8df 0174 	ldr.w	r0, [pc, #372]	; 20000468 <ACE_ADC2_FifoEmpty_IRQHandler+0x70>
200002f4:	f20f 0e03 	addw	lr, pc, #3
200002f8:	4700      	bx	r0

200002fa <branch_to_main>:
200002fa:	f04f 0000 	mov.w	r0, #0
200002fe:	f04f 0100 	mov.w	r1, #0
20000302:	f8df f168 	ldr.w	pc, [pc, #360]	; 2000046c <ACE_ADC2_FifoEmpty_IRQHandler+0x74>

20000306 <ExitLoop>:
20000306:	e7fe      	b.n	20000306 <ExitLoop>

20000308 <NMI_Handler>:
20000308:	e7fe      	b.n	20000308 <NMI_Handler>

2000030a <HardFault_Handler>:
2000030a:	e7fe      	b.n	2000030a <HardFault_Handler>

2000030c <MemManage_Handler>:
2000030c:	e7fe      	b.n	2000030c <MemManage_Handler>

2000030e <BusFault_Handler>:
2000030e:	e7fe      	b.n	2000030e <BusFault_Handler>

20000310 <UsageFault_Handler>:
20000310:	e7fe      	b.n	20000310 <UsageFault_Handler>

20000312 <SVC_Handler>:
20000312:	e7fe      	b.n	20000312 <SVC_Handler>

20000314 <DebugMon_Handler>:
20000314:	e7fe      	b.n	20000314 <DebugMon_Handler>

20000316 <PendSV_Handler>:
20000316:	e7fe      	b.n	20000316 <PendSV_Handler>

20000318 <SysTick_Handler>:
20000318:	e7fe      	b.n	20000318 <SysTick_Handler>

2000031a <WdogWakeup_IRQHandler>:
2000031a:	e7fe      	b.n	2000031a <WdogWakeup_IRQHandler>

2000031c <BrownOut_1_5V_IRQHandler>:
2000031c:	e7fe      	b.n	2000031c <BrownOut_1_5V_IRQHandler>

2000031e <BrownOut_3_3V_IRQHandler>:
2000031e:	e7fe      	b.n	2000031e <BrownOut_3_3V_IRQHandler>

20000320 <RTC_Match_IRQHandler>:
20000320:	e7fe      	b.n	20000320 <RTC_Match_IRQHandler>

20000322 <RTCIF_Pub_IRQHandler>:
20000322:	e7fe      	b.n	20000322 <RTCIF_Pub_IRQHandler>

20000324 <EthernetMAC_IRQHandler>:
20000324:	e7fe      	b.n	20000324 <EthernetMAC_IRQHandler>

20000326 <IAP_IRQHandler>:
20000326:	e7fe      	b.n	20000326 <IAP_IRQHandler>

20000328 <ENVM0_IRQHandler>:
20000328:	e7fe      	b.n	20000328 <ENVM0_IRQHandler>

2000032a <ENVM1_IRQHandler>:
2000032a:	e7fe      	b.n	2000032a <ENVM1_IRQHandler>

2000032c <DMA_IRQHandler>:
2000032c:	e7fe      	b.n	2000032c <DMA_IRQHandler>
2000032e:	e7fe      	b.n	2000032e <DMA_IRQHandler+0x2>
20000330:	e7fe      	b.n	20000330 <DMA_IRQHandler+0x4>
20000332:	e7fe      	b.n	20000332 <DMA_IRQHandler+0x6>
20000334:	e7fe      	b.n	20000334 <DMA_IRQHandler+0x8>

20000336 <I2C0_IRQHandler>:
20000336:	e7fe      	b.n	20000336 <I2C0_IRQHandler>

20000338 <I2C0_SMBAlert_IRQHandler>:
20000338:	e7fe      	b.n	20000338 <I2C0_SMBAlert_IRQHandler>

2000033a <I2C0_SMBus_IRQHandler>:
2000033a:	e7fe      	b.n	2000033a <I2C0_SMBus_IRQHandler>

2000033c <I2C1_IRQHandler>:
2000033c:	e7fe      	b.n	2000033c <I2C1_IRQHandler>

2000033e <I2C1_SMBAlert_IRQHandler>:
2000033e:	e7fe      	b.n	2000033e <I2C1_SMBAlert_IRQHandler>

20000340 <I2C1_SMBus_IRQHandler>:
20000340:	e7fe      	b.n	20000340 <I2C1_SMBus_IRQHandler>

20000342 <Timer1_IRQHandler>:
20000342:	e7fe      	b.n	20000342 <Timer1_IRQHandler>

20000344 <Timer2_IRQHandler>:
20000344:	e7fe      	b.n	20000344 <Timer2_IRQHandler>

20000346 <PLL_Lock_IRQHandler>:
20000346:	e7fe      	b.n	20000346 <PLL_Lock_IRQHandler>

20000348 <PLL_LockLost_IRQHandler>:
20000348:	e7fe      	b.n	20000348 <PLL_LockLost_IRQHandler>

2000034a <CommError_IRQHandler>:
2000034a:	e7fe      	b.n	2000034a <CommError_IRQHandler>

2000034c <Fabric_IRQHandler>:
2000034c:	e7fe      	b.n	2000034c <Fabric_IRQHandler>

2000034e <GPIO0_IRQHandler>:
2000034e:	e7fe      	b.n	2000034e <GPIO0_IRQHandler>

20000350 <GPIO1_IRQHandler>:
20000350:	e7fe      	b.n	20000350 <GPIO1_IRQHandler>

20000352 <GPIO2_IRQHandler>:
20000352:	e7fe      	b.n	20000352 <GPIO2_IRQHandler>

20000354 <GPIO3_IRQHandler>:
20000354:	e7fe      	b.n	20000354 <GPIO3_IRQHandler>

20000356 <GPIO4_IRQHandler>:
20000356:	e7fe      	b.n	20000356 <GPIO4_IRQHandler>

20000358 <GPIO5_IRQHandler>:
20000358:	e7fe      	b.n	20000358 <GPIO5_IRQHandler>

2000035a <GPIO6_IRQHandler>:
2000035a:	e7fe      	b.n	2000035a <GPIO6_IRQHandler>

2000035c <GPIO7_IRQHandler>:
2000035c:	e7fe      	b.n	2000035c <GPIO7_IRQHandler>

2000035e <GPIO8_IRQHandler>:
2000035e:	e7fe      	b.n	2000035e <GPIO8_IRQHandler>

20000360 <GPIO9_IRQHandler>:
20000360:	e7fe      	b.n	20000360 <GPIO9_IRQHandler>

20000362 <GPIO10_IRQHandler>:
20000362:	e7fe      	b.n	20000362 <GPIO10_IRQHandler>

20000364 <GPIO11_IRQHandler>:
20000364:	e7fe      	b.n	20000364 <GPIO11_IRQHandler>

20000366 <GPIO12_IRQHandler>:
20000366:	e7fe      	b.n	20000366 <GPIO12_IRQHandler>

20000368 <GPIO13_IRQHandler>:
20000368:	e7fe      	b.n	20000368 <GPIO13_IRQHandler>

2000036a <GPIO14_IRQHandler>:
2000036a:	e7fe      	b.n	2000036a <GPIO14_IRQHandler>

2000036c <GPIO15_IRQHandler>:
2000036c:	e7fe      	b.n	2000036c <GPIO15_IRQHandler>

2000036e <GPIO16_IRQHandler>:
2000036e:	e7fe      	b.n	2000036e <GPIO16_IRQHandler>

20000370 <GPIO17_IRQHandler>:
20000370:	e7fe      	b.n	20000370 <GPIO17_IRQHandler>

20000372 <GPIO18_IRQHandler>:
20000372:	e7fe      	b.n	20000372 <GPIO18_IRQHandler>

20000374 <GPIO19_IRQHandler>:
20000374:	e7fe      	b.n	20000374 <GPIO19_IRQHandler>

20000376 <GPIO20_IRQHandler>:
20000376:	e7fe      	b.n	20000376 <GPIO20_IRQHandler>

20000378 <GPIO21_IRQHandler>:
20000378:	e7fe      	b.n	20000378 <GPIO21_IRQHandler>

2000037a <GPIO22_IRQHandler>:
2000037a:	e7fe      	b.n	2000037a <GPIO22_IRQHandler>

2000037c <GPIO23_IRQHandler>:
2000037c:	e7fe      	b.n	2000037c <GPIO23_IRQHandler>

2000037e <GPIO24_IRQHandler>:
2000037e:	e7fe      	b.n	2000037e <GPIO24_IRQHandler>

20000380 <GPIO25_IRQHandler>:
20000380:	e7fe      	b.n	20000380 <GPIO25_IRQHandler>

20000382 <GPIO26_IRQHandler>:
20000382:	e7fe      	b.n	20000382 <GPIO26_IRQHandler>

20000384 <GPIO27_IRQHandler>:
20000384:	e7fe      	b.n	20000384 <GPIO27_IRQHandler>

20000386 <GPIO28_IRQHandler>:
20000386:	e7fe      	b.n	20000386 <GPIO28_IRQHandler>

20000388 <GPIO29_IRQHandler>:
20000388:	e7fe      	b.n	20000388 <GPIO29_IRQHandler>

2000038a <GPIO30_IRQHandler>:
2000038a:	e7fe      	b.n	2000038a <GPIO30_IRQHandler>

2000038c <GPIO31_IRQHandler>:
2000038c:	e7fe      	b.n	2000038c <GPIO31_IRQHandler>

2000038e <ACE_PC0_Flag0_IRQHandler>:
2000038e:	e7fe      	b.n	2000038e <ACE_PC0_Flag0_IRQHandler>

20000390 <ACE_PC0_Flag1_IRQHandler>:
20000390:	e7fe      	b.n	20000390 <ACE_PC0_Flag1_IRQHandler>

20000392 <ACE_PC0_Flag2_IRQHandler>:
20000392:	e7fe      	b.n	20000392 <ACE_PC0_Flag2_IRQHandler>

20000394 <ACE_PC0_Flag3_IRQHandler>:
20000394:	e7fe      	b.n	20000394 <ACE_PC0_Flag3_IRQHandler>

20000396 <ACE_PC1_Flag0_IRQHandler>:
20000396:	e7fe      	b.n	20000396 <ACE_PC1_Flag0_IRQHandler>

20000398 <ACE_PC1_Flag1_IRQHandler>:
20000398:	e7fe      	b.n	20000398 <ACE_PC1_Flag1_IRQHandler>

2000039a <ACE_PC1_Flag2_IRQHandler>:
2000039a:	e7fe      	b.n	2000039a <ACE_PC1_Flag2_IRQHandler>

2000039c <ACE_PC1_Flag3_IRQHandler>:
2000039c:	e7fe      	b.n	2000039c <ACE_PC1_Flag3_IRQHandler>

2000039e <ACE_PC2_Flag0_IRQHandler>:
2000039e:	e7fe      	b.n	2000039e <ACE_PC2_Flag0_IRQHandler>

200003a0 <ACE_PC2_Flag1_IRQHandler>:
200003a0:	e7fe      	b.n	200003a0 <ACE_PC2_Flag1_IRQHandler>

200003a2 <ACE_PC2_Flag2_IRQHandler>:
200003a2:	e7fe      	b.n	200003a2 <ACE_PC2_Flag2_IRQHandler>

200003a4 <ACE_PC2_Flag3_IRQHandler>:
200003a4:	e7fe      	b.n	200003a4 <ACE_PC2_Flag3_IRQHandler>

200003a6 <ACE_ADC0_DataValid_IRQHandler>:
200003a6:	e7fe      	b.n	200003a6 <ACE_ADC0_DataValid_IRQHandler>

200003a8 <ACE_ADC1_DataValid_IRQHandler>:
200003a8:	e7fe      	b.n	200003a8 <ACE_ADC1_DataValid_IRQHandler>

200003aa <ACE_ADC2_DataValid_IRQHandler>:
200003aa:	e7fe      	b.n	200003aa <ACE_ADC2_DataValid_IRQHandler>

200003ac <ACE_ADC0_CalDone_IRQHandler>:
200003ac:	e7fe      	b.n	200003ac <ACE_ADC0_CalDone_IRQHandler>

200003ae <ACE_ADC1_CalDone_IRQHandler>:
200003ae:	e7fe      	b.n	200003ae <ACE_ADC1_CalDone_IRQHandler>

200003b0 <ACE_ADC2_CalDone_IRQHandler>:
200003b0:	e7fe      	b.n	200003b0 <ACE_ADC2_CalDone_IRQHandler>

200003b2 <ACE_ADC0_CalStart_IRQHandler>:
200003b2:	e7fe      	b.n	200003b2 <ACE_ADC0_CalStart_IRQHandler>

200003b4 <ACE_ADC1_CalStart_IRQHandler>:
200003b4:	e7fe      	b.n	200003b4 <ACE_ADC1_CalStart_IRQHandler>

200003b6 <ACE_ADC2_CalStart_IRQHandler>:
200003b6:	e7fe      	b.n	200003b6 <ACE_ADC2_CalStart_IRQHandler>

200003b8 <ACE_Comp0_Fall_IRQHandler>:
200003b8:	e7fe      	b.n	200003b8 <ACE_Comp0_Fall_IRQHandler>

200003ba <ACE_Comp1_Fall_IRQHandler>:
200003ba:	e7fe      	b.n	200003ba <ACE_Comp1_Fall_IRQHandler>

200003bc <ACE_Comp2_Fall_IRQHandler>:
200003bc:	e7fe      	b.n	200003bc <ACE_Comp2_Fall_IRQHandler>

200003be <ACE_Comp3_Fall_IRQHandler>:
200003be:	e7fe      	b.n	200003be <ACE_Comp3_Fall_IRQHandler>

200003c0 <ACE_Comp4_Fall_IRQHandler>:
200003c0:	e7fe      	b.n	200003c0 <ACE_Comp4_Fall_IRQHandler>

200003c2 <ACE_Comp5_Fall_IRQHandler>:
200003c2:	e7fe      	b.n	200003c2 <ACE_Comp5_Fall_IRQHandler>

200003c4 <ACE_Comp6_Fall_IRQHandler>:
200003c4:	e7fe      	b.n	200003c4 <ACE_Comp6_Fall_IRQHandler>

200003c6 <ACE_Comp7_Fall_IRQHandler>:
200003c6:	e7fe      	b.n	200003c6 <ACE_Comp7_Fall_IRQHandler>

200003c8 <ACE_Comp8_Fall_IRQHandler>:
200003c8:	e7fe      	b.n	200003c8 <ACE_Comp8_Fall_IRQHandler>

200003ca <ACE_Comp9_Fall_IRQHandler>:
200003ca:	e7fe      	b.n	200003ca <ACE_Comp9_Fall_IRQHandler>

200003cc <ACE_Comp10_Fall_IRQHandler>:
200003cc:	e7fe      	b.n	200003cc <ACE_Comp10_Fall_IRQHandler>

200003ce <ACE_Comp11_Fall_IRQHandler>:
200003ce:	e7fe      	b.n	200003ce <ACE_Comp11_Fall_IRQHandler>

200003d0 <ACE_Comp0_Rise_IRQHandler>:
200003d0:	e7fe      	b.n	200003d0 <ACE_Comp0_Rise_IRQHandler>

200003d2 <ACE_Comp1_Rise_IRQHandler>:
200003d2:	e7fe      	b.n	200003d2 <ACE_Comp1_Rise_IRQHandler>

200003d4 <ACE_Comp2_Rise_IRQHandler>:
200003d4:	e7fe      	b.n	200003d4 <ACE_Comp2_Rise_IRQHandler>

200003d6 <ACE_Comp3_Rise_IRQHandler>:
200003d6:	e7fe      	b.n	200003d6 <ACE_Comp3_Rise_IRQHandler>

200003d8 <ACE_Comp4_Rise_IRQHandler>:
200003d8:	e7fe      	b.n	200003d8 <ACE_Comp4_Rise_IRQHandler>

200003da <ACE_Comp5_Rise_IRQHandler>:
200003da:	e7fe      	b.n	200003da <ACE_Comp5_Rise_IRQHandler>

200003dc <ACE_Comp6_Rise_IRQHandler>:
200003dc:	e7fe      	b.n	200003dc <ACE_Comp6_Rise_IRQHandler>

200003de <ACE_Comp7_Rise_IRQHandler>:
200003de:	e7fe      	b.n	200003de <ACE_Comp7_Rise_IRQHandler>

200003e0 <ACE_Comp8_Rise_IRQHandler>:
200003e0:	e7fe      	b.n	200003e0 <ACE_Comp8_Rise_IRQHandler>

200003e2 <ACE_Comp9_Rise_IRQHandler>:
200003e2:	e7fe      	b.n	200003e2 <ACE_Comp9_Rise_IRQHandler>

200003e4 <ACE_Comp10_Rise_IRQHandler>:
200003e4:	e7fe      	b.n	200003e4 <ACE_Comp10_Rise_IRQHandler>

200003e6 <ACE_Comp11_Rise_IRQHandler>:
200003e6:	e7fe      	b.n	200003e6 <ACE_Comp11_Rise_IRQHandler>

200003e8 <ACE_ADC0_FifoFull_IRQHandler>:
200003e8:	e7fe      	b.n	200003e8 <ACE_ADC0_FifoFull_IRQHandler>

200003ea <ACE_ADC0_FifoAFull_IRQHandler>:
200003ea:	e7fe      	b.n	200003ea <ACE_ADC0_FifoAFull_IRQHandler>

200003ec <ACE_ADC0_FifoEmpty_IRQHandler>:
200003ec:	e7fe      	b.n	200003ec <ACE_ADC0_FifoEmpty_IRQHandler>

200003ee <ACE_ADC1_FifoFull_IRQHandler>:
200003ee:	e7fe      	b.n	200003ee <ACE_ADC1_FifoFull_IRQHandler>

200003f0 <ACE_ADC1_FifoAFull_IRQHandler>:
200003f0:	e7fe      	b.n	200003f0 <ACE_ADC1_FifoAFull_IRQHandler>

200003f2 <ACE_ADC1_FifoEmpty_IRQHandler>:
200003f2:	e7fe      	b.n	200003f2 <ACE_ADC1_FifoEmpty_IRQHandler>

200003f4 <ACE_ADC2_FifoFull_IRQHandler>:
200003f4:	e7fe      	b.n	200003f4 <ACE_ADC2_FifoFull_IRQHandler>

200003f6 <ACE_ADC2_FifoAFull_IRQHandler>:
200003f6:	e7fe      	b.n	200003f6 <ACE_ADC2_FifoAFull_IRQHandler>

200003f8 <ACE_ADC2_FifoEmpty_IRQHandler>:
200003f8:	e7fe      	b.n	200003f8 <ACE_ADC2_FifoEmpty_IRQHandler>
200003fa:	e7fe      	b.n	200003fa <ACE_ADC2_FifoEmpty_IRQHandler+0x2>
200003fc:	e7fe      	b.n	200003fc <ACE_ADC2_FifoEmpty_IRQHandler+0x4>
200003fe:	e7fe      	b.n	200003fe <ACE_ADC2_FifoEmpty_IRQHandler+0x6>
20000400:	e7fe      	b.n	20000400 <ACE_ADC2_FifoEmpty_IRQHandler+0x8>
20000402:	e7fe      	b.n	20000402 <ACE_ADC2_FifoEmpty_IRQHandler+0xa>
20000404:	e7fe      	b.n	20000404 <ACE_ADC2_FifoEmpty_IRQHandler+0xc>
20000406:	e7fe      	b.n	20000406 <ACE_ADC2_FifoEmpty_IRQHandler+0xe>
20000408:	e7fe      	b.n	20000408 <ACE_ADC2_FifoEmpty_IRQHandler+0x10>
2000040a:	e7fe      	b.n	2000040a <ACE_ADC2_FifoEmpty_IRQHandler+0x12>
2000040c:	e7fe      	b.n	2000040c <ACE_ADC2_FifoEmpty_IRQHandler+0x14>
2000040e:	e7fe      	b.n	2000040e <ACE_ADC2_FifoEmpty_IRQHandler+0x16>
20000410:	e7fe      	b.n	20000410 <ACE_ADC2_FifoEmpty_IRQHandler+0x18>
20000412:	e7fe      	b.n	20000412 <ACE_ADC2_FifoEmpty_IRQHandler+0x1a>
20000414:	e7fe      	b.n	20000414 <ACE_ADC2_FifoEmpty_IRQHandler+0x1c>
20000416:	e7fe      	b.n	20000416 <ACE_ADC2_FifoEmpty_IRQHandler+0x1e>
20000418:	e7fe      	b.n	20000418 <ACE_ADC2_FifoEmpty_IRQHandler+0x20>
2000041a:	e7fe      	b.n	2000041a <ACE_ADC2_FifoEmpty_IRQHandler+0x22>
2000041c:	e7fe      	b.n	2000041c <ACE_ADC2_FifoEmpty_IRQHandler+0x24>
2000041e:	e7fe      	b.n	2000041e <ACE_ADC2_FifoEmpty_IRQHandler+0x26>
20000420:	e7fe      	b.n	20000420 <ACE_ADC2_FifoEmpty_IRQHandler+0x28>
20000422:	e7fe      	b.n	20000422 <ACE_ADC2_FifoEmpty_IRQHandler+0x2a>
20000424:	e7fe      	b.n	20000424 <ACE_ADC2_FifoEmpty_IRQHandler+0x2c>
20000426:	e7fe      	b.n	20000426 <ACE_ADC2_FifoEmpty_IRQHandler+0x2e>
20000428:	e7fe      	b.n	20000428 <ACE_ADC2_FifoEmpty_IRQHandler+0x30>
2000042a:	e7fe      	b.n	2000042a <ACE_ADC2_FifoEmpty_IRQHandler+0x32>
2000042c:	e7fe      	b.n	2000042c <ACE_ADC2_FifoEmpty_IRQHandler+0x34>
2000042e:	e7fe      	b.n	2000042e <ACE_ADC2_FifoEmpty_IRQHandler+0x36>
20000430:	e7fe      	b.n	20000430 <ACE_ADC2_FifoEmpty_IRQHandler+0x38>
20000432:	e7fe      	b.n	20000432 <ACE_ADC2_FifoEmpty_IRQHandler+0x3a>
20000434:	e7fe      	b.n	20000434 <ACE_ADC2_FifoEmpty_IRQHandler+0x3c>
20000436:	e7fe      	b.n	20000436 <ACE_ADC2_FifoEmpty_IRQHandler+0x3e>
20000438:	e7fe      	b.n	20000438 <ACE_ADC2_FifoEmpty_IRQHandler+0x40>
2000043a:	0000      	.short	0x0000
2000043c:	200024ed 	.word	0x200024ed
20000440:	00000000 	.word	0x00000000
20000444:	20000000 	.word	0x20000000
20000448:	20000000 	.word	0x20000000
2000044c:	20009660 	.word	0x20009660
20000450:	20009660 	.word	0x20009660
20000454:	20009660 	.word	0x20009660
20000458:	20009b90 	.word	0x20009b90
2000045c:	00000000 	.word	0x00000000
20000460:	20009b90 	.word	0x20009b90
20000464:	20009d88 	.word	0x20009d88
20000468:	20003415 	.word	0x20003415
2000046c:	2000052d 	.word	0x2000052d

20000470 <__do_global_dtors_aux>:
20000470:	f649 3390 	movw	r3, #39824	; 0x9b90
20000474:	f2c2 0300 	movt	r3, #8192	; 0x2000
20000478:	781a      	ldrb	r2, [r3, #0]
2000047a:	b90a      	cbnz	r2, 20000480 <__do_global_dtors_aux+0x10>
2000047c:	2001      	movs	r0, #1
2000047e:	7018      	strb	r0, [r3, #0]
20000480:	4770      	bx	lr
20000482:	bf00      	nop

20000484 <frame_dummy>:
20000484:	f249 6060 	movw	r0, #38496	; 0x9660
20000488:	f2c2 0000 	movt	r0, #8192	; 0x2000
2000048c:	b508      	push	{r3, lr}
2000048e:	6803      	ldr	r3, [r0, #0]
20000490:	b12b      	cbz	r3, 2000049e <frame_dummy+0x1a>
20000492:	f240 0300 	movw	r3, #0
20000496:	f2c0 0300 	movt	r3, #0
2000049a:	b103      	cbz	r3, 2000049e <frame_dummy+0x1a>
2000049c:	4798      	blx	r3
2000049e:	bd08      	pop	{r3, pc}

200004a0 <trigger_solenoid_pin_init>:
#define MS_MULT 100000
#define CYCLE_MULT 10000 //  TODO

#define TRIGGER_DURATION 30

void trigger_solenoid_pin_init() {
200004a0:	b580      	push	{r7, lr}
200004a2:	af00      	add	r7, sp, #0
    MSS_GPIO_init();
200004a4:	f001 ffae 	bl	20002404 <MSS_GPIO_init>
    MSS_GPIO_config(MSS_GPIO_1, MSS_GPIO_OUTPUT_MODE);
200004a8:	f04f 0001 	mov.w	r0, #1
200004ac:	f04f 0105 	mov.w	r1, #5
200004b0:	f001 ffde 	bl	20002470 <MSS_GPIO_config>
    MSS_GPIO_set_output(MSS_GPIO_1, 0);
200004b4:	f04f 0001 	mov.w	r0, #1
200004b8:	f04f 0100 	mov.w	r1, #0
200004bc:	f001 fff6 	bl	200024ac <MSS_GPIO_set_output>
}
200004c0:	bd80      	pop	{r7, pc}
200004c2:	bf00      	nop

200004c4 <trigger_solenoid_activate>:

// activate the trigger for ms miliseconds
void trigger_solenoid_activate(uint32_t ms) {
200004c4:	b580      	push	{r7, lr}
200004c6:	b084      	sub	sp, #16
200004c8:	af00      	add	r7, sp, #0
200004ca:	6078      	str	r0, [r7, #4]
	//uint32_t cycles = ms * MS_MULT;
	//volatile uint32_t* address = (volatile uint32_t *)SOLENOID_ADDR;
	//*address = cycles;

	// Use a GPIO pin and a forced loop
	MSS_GPIO_set_output(MSS_GPIO_1, 1);
200004cc:	f04f 0001 	mov.w	r0, #1
200004d0:	f04f 0101 	mov.w	r1, #1
200004d4:	f001 ffea 	bl	200024ac <MSS_GPIO_set_output>
	volatile uint32_t i;
	for(i = 0; i < ms * CYCLE_MULT; i++) { }
200004d8:	f04f 0300 	mov.w	r3, #0
200004dc:	60fb      	str	r3, [r7, #12]
200004de:	e003      	b.n	200004e8 <trigger_solenoid_activate+0x24>
200004e0:	68fb      	ldr	r3, [r7, #12]
200004e2:	f103 0301 	add.w	r3, r3, #1
200004e6:	60fb      	str	r3, [r7, #12]
200004e8:	687b      	ldr	r3, [r7, #4]
200004ea:	f242 7210 	movw	r2, #10000	; 0x2710
200004ee:	fb02 f203 	mul.w	r2, r2, r3
200004f2:	68fb      	ldr	r3, [r7, #12]
200004f4:	429a      	cmp	r2, r3
200004f6:	d8f3      	bhi.n	200004e0 <trigger_solenoid_activate+0x1c>
	MSS_GPIO_set_output(MSS_GPIO_1, 0);
200004f8:	f04f 0001 	mov.w	r0, #1
200004fc:	f04f 0100 	mov.w	r1, #0
20000500:	f001 ffd4 	bl	200024ac <MSS_GPIO_set_output>

    // second delay for safety
	for(i = 0; i < 300 * CYCLE_MULT; i++) { }
20000504:	f04f 0300 	mov.w	r3, #0
20000508:	60fb      	str	r3, [r7, #12]
2000050a:	e003      	b.n	20000514 <trigger_solenoid_activate+0x50>
2000050c:	68fb      	ldr	r3, [r7, #12]
2000050e:	f103 0301 	add.w	r3, r3, #1
20000512:	60fb      	str	r3, [r7, #12]
20000514:	68fa      	ldr	r2, [r7, #12]
20000516:	f24c 63bf 	movw	r3, #50879	; 0xc6bf
2000051a:	f2c0 032d 	movt	r3, #45	; 0x2d
2000051e:	429a      	cmp	r2, r3
20000520:	d9f4      	bls.n	2000050c <trigger_solenoid_activate+0x48>
}
20000522:	f107 0710 	add.w	r7, r7, #16
20000526:	46bd      	mov	sp, r7
20000528:	bd80      	pop	{r7, pc}
2000052a:	bf00      	nop

2000052c <main>:
// make all do_ functions take the n64 args as defined to use the button macro!
void do_solenoid(n64_state_t* state, n64_state_t* last_state);
void do_servos_manual(n64_state_t* state, n64_state_t* last_state);
void do_automatic(n64_state_t* state, n64_state_t* last_state);

int main() {
2000052c:	b580      	push	{r7, lr}
2000052e:	b082      	sub	sp, #8
20000530:	af00      	add	r7, sp, #0

    /*
     * configure GPIO_0 as an output pin
     */
    MSS_GPIO_init();
20000532:	f001 ff67 	bl	20002404 <MSS_GPIO_init>
    MSS_GPIO_config(MSS_GPIO_0, MSS_GPIO_OUTPUT_MODE);
20000536:	f04f 0000 	mov.w	r0, #0
2000053a:	f04f 0105 	mov.w	r1, #5
2000053e:	f001 ff97 	bl	20002470 <MSS_GPIO_config>
    MSS_GPIO_set_output(MSS_GPIO_0, 0);
20000542:	f04f 0000 	mov.w	r0, #0
20000546:	f04f 0100 	mov.w	r1, #0
2000054a:	f001 ffaf 	bl	200024ac <MSS_GPIO_set_output>

    /*
     * Initialize the solenoid
     */
    trigger_solenoid_pin_init();
2000054e:	f7ff ffa7 	bl	200004a0 <trigger_solenoid_pin_init>
     */
    n64_state_t n64_buttons;
    n64_state_t last_buttons;
    //uint8_t mode = MANUAL;

    n64_reset();
20000552:	f000 fcf3 	bl	20000f3c <n64_reset>
    n64_enable();
20000556:	f000 fd03 	bl	20000f60 <n64_enable>

    n64_get_state(&last_buttons);
2000055a:	463b      	mov	r3, r7
2000055c:	4618      	mov	r0, r3
2000055e:	f000 fcd5 	bl	20000f0c <n64_get_state>

    printf("A.N.T.S. 3000, ready for action!\r\n");
20000562:	f249 007c 	movw	r0, #36988	; 0x907c
20000566:	f2c2 0000 	movt	r0, #8192	; 0x2000
2000056a:	f003 fc01 	bl	20003d70 <puts>

    /*
     * Pixy initalization
     */
    Pixy_init();
2000056e:	f000 fb63 	bl	20000c38 <Pixy_init>


    while (1) {
        n64_get_state( &n64_buttons );
20000572:	f107 0304 	add.w	r3, r7, #4
20000576:	4618      	mov	r0, r3
20000578:	f000 fcc8 	bl	20000f0c <n64_get_state>

        do_solenoid( &n64_buttons, &last_buttons );
2000057c:	f107 0204 	add.w	r2, r7, #4
20000580:	463b      	mov	r3, r7
20000582:	4610      	mov	r0, r2
20000584:	4619      	mov	r1, r3
20000586:	f000 f811 	bl	200005ac <do_solenoid>

        do_servos_manual( &n64_buttons, &last_buttons );
2000058a:	f107 0204 	add.w	r2, r7, #4
2000058e:	463b      	mov	r3, r7
20000590:	4610      	mov	r0, r2
20000592:	4619      	mov	r1, r3
20000594:	f000 f8c0 	bl	20000718 <do_servos_manual>

        do_automatic( &n64_buttons, &last_buttons );
20000598:	f107 0204 	add.w	r2, r7, #4
2000059c:	463b      	mov	r3, r7
2000059e:	4610      	mov	r0, r2
200005a0:	4619      	mov	r1, r3
200005a2:	f000 f9c9 	bl	20000938 <do_automatic>

        if (PRINT_N64_STATE) {
            n64_print_state( &n64_buttons );
        }

        last_buttons = n64_buttons;
200005a6:	687b      	ldr	r3, [r7, #4]
200005a8:	603b      	str	r3, [r7, #0]
    }
200005aa:	e7e2      	b.n	20000572 <main+0x46>

200005ac <do_solenoid>:

/*
 * Checks the controller state and then triggers the solenoid
 * Also checks and adjusts the duration of the solenoid
 */
void do_solenoid(n64_state_t* state, n64_state_t* last_state) {
200005ac:	b580      	push	{r7, lr}
200005ae:	b084      	sub	sp, #16
200005b0:	af00      	add	r7, sp, #0
200005b2:	6078      	str	r0, [r7, #4]
200005b4:	6039      	str	r1, [r7, #0]
     * trigger the solenoid:
     *   Z to fire
     *   C Up to increment the time
     *   C Down to decrement the itme
     */
    if (n64_pressed(Z)) {
200005b6:	687b      	ldr	r3, [r7, #4]
200005b8:	781b      	ldrb	r3, [r3, #0]
200005ba:	f003 0304 	and.w	r3, r3, #4
200005be:	2b00      	cmp	r3, #0
200005c0:	d03b      	beq.n	2000063a <do_solenoid+0x8e>
200005c2:	683b      	ldr	r3, [r7, #0]
200005c4:	781b      	ldrb	r3, [r3, #0]
200005c6:	f003 0304 	and.w	r3, r3, #4
200005ca:	2b00      	cmp	r3, #0
200005cc:	d135      	bne.n	2000063a <do_solenoid+0x8e>
        printf("Z pressed, activating trigger solenoid\r\n");
200005ce:	f249 00a0 	movw	r0, #37024	; 0x90a0
200005d2:	f2c2 0000 	movt	r0, #8192	; 0x2000
200005d6:	f003 fbcb 	bl	20003d70 <puts>
        trigger_solenoid_activate(milliseconds);
200005da:	f249 6364 	movw	r3, #38500	; 0x9664
200005de:	f2c2 0300 	movt	r3, #8192	; 0x2000
200005e2:	681b      	ldr	r3, [r3, #0]
200005e4:	4618      	mov	r0, r3
200005e6:	f7ff ff6d 	bl	200004c4 <trigger_solenoid_activate>

        // now go thru the 'reload' motion
        set_y_servo_analog_pw(SERVO_HALF_FORWARD);
200005ea:	f64a 3098 	movw	r0, #43928	; 0xab98
200005ee:	f2c0 0002 	movt	r0, #2
200005f2:	f000 fd43 	bl	2000107c <set_y_servo_analog_pw>
        while (stop_switch(READ_LOWER_STOP)) { }
200005f6:	f240 13a4 	movw	r3, #420	; 0x1a4
200005fa:	f2c4 0305 	movt	r3, #16389	; 0x4005
200005fe:	681b      	ldr	r3, [r3, #0]
20000600:	2b00      	cmp	r3, #0
20000602:	d1f8      	bne.n	200005f6 <do_solenoid+0x4a>

        // TODO timing on this (how long to run it)
        set_y_servo_analog_pw(SERVO_HALF_REVERSE);
20000604:	f64e 0048 	movw	r0, #59464	; 0xe848
20000608:	f2c0 0001 	movt	r0, #1
2000060c:	f000 fd36 	bl	2000107c <set_y_servo_analog_pw>
        volatile uint32_t i;
        for(i = 0; i < 120*CYCLE_MULT; i++) { }
20000610:	f04f 0300 	mov.w	r3, #0
20000614:	60fb      	str	r3, [r7, #12]
20000616:	e003      	b.n	20000620 <do_solenoid+0x74>
20000618:	68fb      	ldr	r3, [r7, #12]
2000061a:	f103 0301 	add.w	r3, r3, #1
2000061e:	60fb      	str	r3, [r7, #12]
20000620:	68fa      	ldr	r2, [r7, #12]
20000622:	f644 737f 	movw	r3, #20351	; 0x4f7f
20000626:	f2c0 0312 	movt	r3, #18
2000062a:	429a      	cmp	r2, r3
2000062c:	d9f4      	bls.n	20000618 <do_solenoid+0x6c>
        set_y_servo_analog_pw(SERVO_NEUTRAL);
2000062e:	f644 10f0 	movw	r0, #18928	; 0x49f0
20000632:	f2c0 0002 	movt	r0, #2
20000636:	f000 fd21 	bl	2000107c <set_y_servo_analog_pw>
    }

    if (n64_pressed(C_Up)) {
2000063a:	687b      	ldr	r3, [r7, #4]
2000063c:	785b      	ldrb	r3, [r3, #1]
2000063e:	f003 0310 	and.w	r3, r3, #16
20000642:	2b00      	cmp	r3, #0
20000644:	d021      	beq.n	2000068a <do_solenoid+0xde>
20000646:	683b      	ldr	r3, [r7, #0]
20000648:	785b      	ldrb	r3, [r3, #1]
2000064a:	f003 0310 	and.w	r3, r3, #16
2000064e:	2b00      	cmp	r3, #0
20000650:	d11b      	bne.n	2000068a <do_solenoid+0xde>
        milliseconds += increment;
20000652:	f249 6364 	movw	r3, #38500	; 0x9664
20000656:	f2c2 0300 	movt	r3, #8192	; 0x2000
2000065a:	681a      	ldr	r2, [r3, #0]
2000065c:	f249 6368 	movw	r3, #38504	; 0x9668
20000660:	f2c2 0300 	movt	r3, #8192	; 0x2000
20000664:	681b      	ldr	r3, [r3, #0]
20000666:	441a      	add	r2, r3
20000668:	f249 6364 	movw	r3, #38500	; 0x9664
2000066c:	f2c2 0300 	movt	r3, #8192	; 0x2000
20000670:	601a      	str	r2, [r3, #0]
        printf("Incrementing solenoid time to: %d ms\r\n", milliseconds);
20000672:	f249 6364 	movw	r3, #38500	; 0x9664
20000676:	f2c2 0300 	movt	r3, #8192	; 0x2000
2000067a:	681b      	ldr	r3, [r3, #0]
2000067c:	f249 00c8 	movw	r0, #37064	; 0x90c8
20000680:	f2c2 0000 	movt	r0, #8192	; 0x2000
20000684:	4619      	mov	r1, r3
20000686:	f003 fb05 	bl	20003c94 <printf>
    }
    if (n64_pressed(C_Down)) {
2000068a:	687b      	ldr	r3, [r7, #4]
2000068c:	785b      	ldrb	r3, [r3, #1]
2000068e:	f003 0320 	and.w	r3, r3, #32
20000692:	2b00      	cmp	r3, #0
20000694:	d03b      	beq.n	2000070e <do_solenoid+0x162>
20000696:	683b      	ldr	r3, [r7, #0]
20000698:	785b      	ldrb	r3, [r3, #1]
2000069a:	f003 0320 	and.w	r3, r3, #32
2000069e:	2b00      	cmp	r3, #0
200006a0:	d135      	bne.n	2000070e <do_solenoid+0x162>
        if (milliseconds <= increment) {
200006a2:	f249 6364 	movw	r3, #38500	; 0x9664
200006a6:	f2c2 0300 	movt	r3, #8192	; 0x2000
200006aa:	681a      	ldr	r2, [r3, #0]
200006ac:	f249 6368 	movw	r3, #38504	; 0x9668
200006b0:	f2c2 0300 	movt	r3, #8192	; 0x2000
200006b4:	681b      	ldr	r3, [r3, #0]
200006b6:	429a      	cmp	r2, r3
200006b8:	d80c      	bhi.n	200006d4 <do_solenoid+0x128>
            printf("Cannot decrement solenoid time, at min: %d ms\r\n", milliseconds);
200006ba:	f249 6364 	movw	r3, #38500	; 0x9664
200006be:	f2c2 0300 	movt	r3, #8192	; 0x2000
200006c2:	681b      	ldr	r3, [r3, #0]
200006c4:	f249 00f0 	movw	r0, #37104	; 0x90f0
200006c8:	f2c2 0000 	movt	r0, #8192	; 0x2000
200006cc:	4619      	mov	r1, r3
200006ce:	f003 fae1 	bl	20003c94 <printf>
200006d2:	e01c      	b.n	2000070e <do_solenoid+0x162>
        }
        else {
            milliseconds -= increment;
200006d4:	f249 6364 	movw	r3, #38500	; 0x9664
200006d8:	f2c2 0300 	movt	r3, #8192	; 0x2000
200006dc:	681a      	ldr	r2, [r3, #0]
200006de:	f249 6368 	movw	r3, #38504	; 0x9668
200006e2:	f2c2 0300 	movt	r3, #8192	; 0x2000
200006e6:	681b      	ldr	r3, [r3, #0]
200006e8:	ebc3 0202 	rsb	r2, r3, r2
200006ec:	f249 6364 	movw	r3, #38500	; 0x9664
200006f0:	f2c2 0300 	movt	r3, #8192	; 0x2000
200006f4:	601a      	str	r2, [r3, #0]
            printf("Decrementing solenoid time to: %d ms\r\n", milliseconds);
200006f6:	f249 6364 	movw	r3, #38500	; 0x9664
200006fa:	f2c2 0300 	movt	r3, #8192	; 0x2000
200006fe:	681b      	ldr	r3, [r3, #0]
20000700:	f249 1020 	movw	r0, #37152	; 0x9120
20000704:	f2c2 0000 	movt	r0, #8192	; 0x2000
20000708:	4619      	mov	r1, r3
2000070a:	f003 fac3 	bl	20003c94 <printf>
        }
    }
}
2000070e:	f107 0710 	add.w	r7, r7, #16
20000712:	46bd      	mov	sp, r7
20000714:	bd80      	pop	{r7, pc}
20000716:	bf00      	nop

20000718 <do_servos_manual>:
 *
 * The analog stick also works and is even better
 * for fine control of the turret
 *
 */
void do_servos_manual(n64_state_t* state, n64_state_t* last_state) {
20000718:	b580      	push	{r7, lr}
2000071a:	b082      	sub	sp, #8
2000071c:	af00      	add	r7, sp, #0
2000071e:	6078      	str	r0, [r7, #4]
20000720:	6039      	str	r1, [r7, #0]

    // Digital Pitch control
    if (n64_pressed(Down)) {
20000722:	687b      	ldr	r3, [r7, #4]
20000724:	781b      	ldrb	r3, [r3, #0]
20000726:	f003 0320 	and.w	r3, r3, #32
2000072a:	2b00      	cmp	r3, #0
2000072c:	d013      	beq.n	20000756 <do_servos_manual+0x3e>
2000072e:	683b      	ldr	r3, [r7, #0]
20000730:	781b      	ldrb	r3, [r3, #0]
20000732:	f003 0320 	and.w	r3, r3, #32
20000736:	2b00      	cmp	r3, #0
20000738:	d10d      	bne.n	20000756 <do_servos_manual+0x3e>
        servo_do(Y_SET_FORWARD);
2000073a:	f240 1348 	movw	r3, #328	; 0x148
2000073e:	f2c4 0305 	movt	r3, #16389	; 0x4005
20000742:	f04f 0200 	mov.w	r2, #0
20000746:	601a      	str	r2, [r3, #0]
        //set_y_servo_analog_pw(SERVO_FULL_FORWARD);
        printf("servo_do Y_SET_FORWARD\r\n");
20000748:	f249 1048 	movw	r0, #37192	; 0x9148
2000074c:	f2c2 0000 	movt	r0, #8192	; 0x2000
20000750:	f003 fb0e 	bl	20003d70 <puts>
 *
 */
void do_servos_manual(n64_state_t* state, n64_state_t* last_state) {

    // Digital Pitch control
    if (n64_pressed(Down)) {
20000754:	e03e      	b.n	200007d4 <do_servos_manual+0xbc>
        servo_do(Y_SET_FORWARD);
        //set_y_servo_analog_pw(SERVO_FULL_FORWARD);
        printf("servo_do Y_SET_FORWARD\r\n");
    }
    else if (n64_pressed(Up)) {
20000756:	687b      	ldr	r3, [r7, #4]
20000758:	781b      	ldrb	r3, [r3, #0]
2000075a:	f003 0310 	and.w	r3, r3, #16
2000075e:	2b00      	cmp	r3, #0
20000760:	d013      	beq.n	2000078a <do_servos_manual+0x72>
20000762:	683b      	ldr	r3, [r7, #0]
20000764:	781b      	ldrb	r3, [r3, #0]
20000766:	f003 0310 	and.w	r3, r3, #16
2000076a:	2b00      	cmp	r3, #0
2000076c:	d10d      	bne.n	2000078a <do_servos_manual+0x72>
        servo_do(Y_SET_REVERSE);
2000076e:	f240 134c 	movw	r3, #332	; 0x14c
20000772:	f2c4 0305 	movt	r3, #16389	; 0x4005
20000776:	f04f 0200 	mov.w	r2, #0
2000077a:	601a      	str	r2, [r3, #0]
        printf("servo_do Y_SET_REVERSE\r\n");
2000077c:	f249 1060 	movw	r0, #37216	; 0x9160
20000780:	f2c2 0000 	movt	r0, #8192	; 0x2000
20000784:	f003 faf4 	bl	20003d70 <puts>
    if (n64_pressed(Down)) {
        servo_do(Y_SET_FORWARD);
        //set_y_servo_analog_pw(SERVO_FULL_FORWARD);
        printf("servo_do Y_SET_FORWARD\r\n");
    }
    else if (n64_pressed(Up)) {
20000788:	e024      	b.n	200007d4 <do_servos_manual+0xbc>
        servo_do(Y_SET_REVERSE);
        printf("servo_do Y_SET_REVERSE\r\n");
    }
    else if (n64_released(Up) || n64_released(Down)) {
2000078a:	687b      	ldr	r3, [r7, #4]
2000078c:	781b      	ldrb	r3, [r3, #0]
2000078e:	f003 0310 	and.w	r3, r3, #16
20000792:	2b00      	cmp	r3, #0
20000794:	d105      	bne.n	200007a2 <do_servos_manual+0x8a>
20000796:	683b      	ldr	r3, [r7, #0]
20000798:	781b      	ldrb	r3, [r3, #0]
2000079a:	f003 0310 	and.w	r3, r3, #16
2000079e:	2b00      	cmp	r3, #0
200007a0:	d10b      	bne.n	200007ba <do_servos_manual+0xa2>
200007a2:	687b      	ldr	r3, [r7, #4]
200007a4:	781b      	ldrb	r3, [r3, #0]
200007a6:	f003 0320 	and.w	r3, r3, #32
200007aa:	2b00      	cmp	r3, #0
200007ac:	d112      	bne.n	200007d4 <do_servos_manual+0xbc>
200007ae:	683b      	ldr	r3, [r7, #0]
200007b0:	781b      	ldrb	r3, [r3, #0]
200007b2:	f003 0320 	and.w	r3, r3, #32
200007b6:	2b00      	cmp	r3, #0
200007b8:	d00c      	beq.n	200007d4 <do_servos_manual+0xbc>
        servo_do(Y_SET_NEUTRAL);
200007ba:	f240 1344 	movw	r3, #324	; 0x144
200007be:	f2c4 0305 	movt	r3, #16389	; 0x4005
200007c2:	f04f 0200 	mov.w	r2, #0
200007c6:	601a      	str	r2, [r3, #0]
        printf("servo_do Y_SET_NEUTRAL\r\n");
200007c8:	f249 1078 	movw	r0, #37240	; 0x9178
200007cc:	f2c2 0000 	movt	r0, #8192	; 0x2000
200007d0:	f003 face 	bl	20003d70 <puts>
    }

    // Digital Yaw control
    if (n64_pressed(Left)) {
200007d4:	687b      	ldr	r3, [r7, #4]
200007d6:	781b      	ldrb	r3, [r3, #0]
200007d8:	f003 0340 	and.w	r3, r3, #64	; 0x40
200007dc:	2b00      	cmp	r3, #0
200007de:	d013      	beq.n	20000808 <do_servos_manual+0xf0>
200007e0:	683b      	ldr	r3, [r7, #0]
200007e2:	781b      	ldrb	r3, [r3, #0]
200007e4:	f003 0340 	and.w	r3, r3, #64	; 0x40
200007e8:	2b00      	cmp	r3, #0
200007ea:	d10d      	bne.n	20000808 <do_servos_manual+0xf0>
        servo_do(X_SET_FORWARD);
200007ec:	f240 1308 	movw	r3, #264	; 0x108
200007f0:	f2c4 0305 	movt	r3, #16389	; 0x4005
200007f4:	f04f 0200 	mov.w	r2, #0
200007f8:	601a      	str	r2, [r3, #0]
        //set_x_servo_analog_pw(SERVO_FULL_FORWARD);
        printf("servo_do X_SET_FORWARD\r\n");
200007fa:	f249 1090 	movw	r0, #37264	; 0x9190
200007fe:	f2c2 0000 	movt	r0, #8192	; 0x2000
20000802:	f003 fab5 	bl	20003d70 <puts>
        servo_do(Y_SET_NEUTRAL);
        printf("servo_do Y_SET_NEUTRAL\r\n");
    }

    // Digital Yaw control
    if (n64_pressed(Left)) {
20000806:	e03e      	b.n	20000886 <do_servos_manual+0x16e>
        servo_do(X_SET_FORWARD);
        //set_x_servo_analog_pw(SERVO_FULL_FORWARD);
        printf("servo_do X_SET_FORWARD\r\n");
    }
    else if (n64_pressed(Right)) {
20000808:	687b      	ldr	r3, [r7, #4]
2000080a:	781b      	ldrb	r3, [r3, #0]
2000080c:	f003 0380 	and.w	r3, r3, #128	; 0x80
20000810:	2b00      	cmp	r3, #0
20000812:	d013      	beq.n	2000083c <do_servos_manual+0x124>
20000814:	683b      	ldr	r3, [r7, #0]
20000816:	781b      	ldrb	r3, [r3, #0]
20000818:	f003 0380 	and.w	r3, r3, #128	; 0x80
2000081c:	2b00      	cmp	r3, #0
2000081e:	d10d      	bne.n	2000083c <do_servos_manual+0x124>
        servo_do(X_SET_REVERSE);
20000820:	f240 130c 	movw	r3, #268	; 0x10c
20000824:	f2c4 0305 	movt	r3, #16389	; 0x4005
20000828:	f04f 0200 	mov.w	r2, #0
2000082c:	601a      	str	r2, [r3, #0]
        //set_x_servo_analog_pw(SERVO_FULL_REVERSE);
        printf("servo_do X_SET_REVERSE\r\n");
2000082e:	f249 10a8 	movw	r0, #37288	; 0x91a8
20000832:	f2c2 0000 	movt	r0, #8192	; 0x2000
20000836:	f003 fa9b 	bl	20003d70 <puts>
    if (n64_pressed(Left)) {
        servo_do(X_SET_FORWARD);
        //set_x_servo_analog_pw(SERVO_FULL_FORWARD);
        printf("servo_do X_SET_FORWARD\r\n");
    }
    else if (n64_pressed(Right)) {
2000083a:	e024      	b.n	20000886 <do_servos_manual+0x16e>
        servo_do(X_SET_REVERSE);
        //set_x_servo_analog_pw(SERVO_FULL_REVERSE);
        printf("servo_do X_SET_REVERSE\r\n");
    }
    else if (n64_released(Left) || n64_released(Right)) {
2000083c:	687b      	ldr	r3, [r7, #4]
2000083e:	781b      	ldrb	r3, [r3, #0]
20000840:	f003 0340 	and.w	r3, r3, #64	; 0x40
20000844:	2b00      	cmp	r3, #0
20000846:	d105      	bne.n	20000854 <do_servos_manual+0x13c>
20000848:	683b      	ldr	r3, [r7, #0]
2000084a:	781b      	ldrb	r3, [r3, #0]
2000084c:	f003 0340 	and.w	r3, r3, #64	; 0x40
20000850:	2b00      	cmp	r3, #0
20000852:	d10b      	bne.n	2000086c <do_servos_manual+0x154>
20000854:	687b      	ldr	r3, [r7, #4]
20000856:	781b      	ldrb	r3, [r3, #0]
20000858:	f003 0380 	and.w	r3, r3, #128	; 0x80
2000085c:	2b00      	cmp	r3, #0
2000085e:	d112      	bne.n	20000886 <do_servos_manual+0x16e>
20000860:	683b      	ldr	r3, [r7, #0]
20000862:	781b      	ldrb	r3, [r3, #0]
20000864:	f003 0380 	and.w	r3, r3, #128	; 0x80
20000868:	2b00      	cmp	r3, #0
2000086a:	d00c      	beq.n	20000886 <do_servos_manual+0x16e>
        servo_do(X_SET_NEUTRAL);
2000086c:	f240 1304 	movw	r3, #260	; 0x104
20000870:	f2c4 0305 	movt	r3, #16389	; 0x4005
20000874:	f04f 0200 	mov.w	r2, #0
20000878:	601a      	str	r2, [r3, #0]
        //set_x_servo_analog_pw(SERVO_NEUTRAL);
        printf("servo_do X_SET_NEUTRAL\r\n");
2000087a:	f249 10c0 	movw	r0, #37312	; 0x91c0
2000087e:	f2c2 0000 	movt	r0, #8192	; 0x2000
20000882:	f003 fa75 	bl	20003d70 <puts>
    }

    // Read out the counts
    if (n64_pressed(C_Right)) {
20000886:	687b      	ldr	r3, [r7, #4]
20000888:	785b      	ldrb	r3, [r3, #1]
2000088a:	f003 0380 	and.w	r3, r3, #128	; 0x80
2000088e:	2b00      	cmp	r3, #0
20000890:	d007      	beq.n	200008a2 <do_servos_manual+0x18a>
20000892:	683b      	ldr	r3, [r7, #0]
20000894:	785b      	ldrb	r3, [r3, #1]
20000896:	f003 0380 	and.w	r3, r3, #128	; 0x80
2000089a:	2b00      	cmp	r3, #0
2000089c:	d101      	bne.n	200008a2 <do_servos_manual+0x18a>
    	servos_print_counts();
2000089e:	f000 fc19 	bl	200010d4 <servos_print_counts>
    	//servo_do(X_RETURN_TO_ZERO);
		//printf("X Servo beginning Return to Zero\r\n");
    //}

    // Zero the counts
    if (n64_pressed(B)) {
200008a2:	687b      	ldr	r3, [r7, #4]
200008a4:	781b      	ldrb	r3, [r3, #0]
200008a6:	f003 0302 	and.w	r3, r3, #2
200008aa:	2b00      	cmp	r3, #0
200008ac:	d019      	beq.n	200008e2 <do_servos_manual+0x1ca>
200008ae:	683b      	ldr	r3, [r7, #0]
200008b0:	781b      	ldrb	r3, [r3, #0]
200008b2:	f003 0302 	and.w	r3, r3, #2
200008b6:	2b00      	cmp	r3, #0
200008b8:	d113      	bne.n	200008e2 <do_servos_manual+0x1ca>
    	servo_do(X_SET_ZERO);
200008ba:	f240 1310 	movw	r3, #272	; 0x110
200008be:	f2c4 0305 	movt	r3, #16389	; 0x4005
200008c2:	f04f 0200 	mov.w	r2, #0
200008c6:	601a      	str	r2, [r3, #0]
    	servo_do(Y_SET_ZERO);
200008c8:	f240 1350 	movw	r3, #336	; 0x150
200008cc:	f2c4 0305 	movt	r3, #16389	; 0x4005
200008d0:	f04f 0200 	mov.w	r2, #0
200008d4:	601a      	str	r2, [r3, #0]
    	printf("Setting zero location for servos\r\n");
200008d6:	f249 10d8 	movw	r0, #37336	; 0x91d8
200008da:	f2c2 0000 	movt	r0, #8192	; 0x2000
200008de:	f003 fa47 	bl	20003d70 <puts>
    }

    // Analog Pitch and Yaw
    static n64_to_pwm_t analog_pwm_vals;
    if (state->X_axis != last_state->X_axis ||
200008e2:	687b      	ldr	r3, [r7, #4]
200008e4:	789a      	ldrb	r2, [r3, #2]
200008e6:	683b      	ldr	r3, [r7, #0]
200008e8:	789b      	ldrb	r3, [r3, #2]
200008ea:	b252      	sxtb	r2, r2
200008ec:	b25b      	sxtb	r3, r3
200008ee:	429a      	cmp	r2, r3
200008f0:	d107      	bne.n	20000902 <do_servos_manual+0x1ea>
    	state->Y_axis != last_state->Y_axis ) {
200008f2:	687b      	ldr	r3, [r7, #4]
200008f4:	78da      	ldrb	r2, [r3, #3]
200008f6:	683b      	ldr	r3, [r7, #0]
200008f8:	78db      	ldrb	r3, [r3, #3]
    	printf("Setting zero location for servos\r\n");
    }

    // Analog Pitch and Yaw
    static n64_to_pwm_t analog_pwm_vals;
    if (state->X_axis != last_state->X_axis ||
200008fa:	b252      	sxtb	r2, r2
200008fc:	b25b      	sxtb	r3, r3
200008fe:	429a      	cmp	r2, r3
20000900:	d016      	beq.n	20000930 <do_servos_manual+0x218>
    	state->Y_axis != last_state->Y_axis ) {

		map_n64_analog_to_servo_pwm(state, &analog_pwm_vals);
20000902:	6878      	ldr	r0, [r7, #4]
20000904:	f649 3194 	movw	r1, #39828	; 0x9b94
20000908:	f2c2 0100 	movt	r1, #8192	; 0x2000
2000090c:	f000 fb6e 	bl	20000fec <map_n64_analog_to_servo_pwm>
		set_x_servo_analog_pw(analog_pwm_vals.x_pwm);
20000910:	f649 3394 	movw	r3, #39828	; 0x9b94
20000914:	f2c2 0300 	movt	r3, #8192	; 0x2000
20000918:	681b      	ldr	r3, [r3, #0]
2000091a:	4618      	mov	r0, r3
2000091c:	f000 fb82 	bl	20001024 <set_x_servo_analog_pw>
		set_y_servo_analog_pw(analog_pwm_vals.y_pwm);
20000920:	f649 3394 	movw	r3, #39828	; 0x9b94
20000924:	f2c2 0300 	movt	r3, #8192	; 0x2000
20000928:	685b      	ldr	r3, [r3, #4]
2000092a:	4618      	mov	r0, r3
2000092c:	f000 fba6 	bl	2000107c <set_y_servo_analog_pw>
    }
}
20000930:	f107 0708 	add.w	r7, r7, #8
20000934:	46bd      	mov	sp, r7
20000936:	bd80      	pop	{r7, pc}

20000938 <do_automatic>:
 * distance sensor to find the targets, and taking control of
 * the servos and trigger to accomplish this.
 */
#define X_SCALE_PW 625
#define X_SCALE_OFFSET 20
void do_automatic(n64_state_t* state, n64_state_t* last_state) {
20000938:	b580      	push	{r7, lr}
2000093a:	b088      	sub	sp, #32
2000093c:	af00      	add	r7, sp, #0
2000093e:	6078      	str	r0, [r7, #4]
20000940:	6039      	str	r1, [r7, #0]

    if (! n64_pressed(R)) {
20000942:	687b      	ldr	r3, [r7, #4]
20000944:	785b      	ldrb	r3, [r3, #1]
20000946:	f003 0308 	and.w	r3, r3, #8
2000094a:	2b00      	cmp	r3, #0
2000094c:	f000 80e7 	beq.w	20000b1e <do_automatic+0x1e6>
20000950:	683b      	ldr	r3, [r7, #0]
20000952:	785b      	ldrb	r3, [r3, #1]
20000954:	f003 0308 	and.w	r3, r3, #8
20000958:	2b00      	cmp	r3, #0
2000095a:	f040 80e2 	bne.w	20000b22 <do_automatic+0x1ea>
        return;
    }

    printf("Beginning seek-and-destroy!\r\n");
2000095e:	f249 10fc 	movw	r0, #37372	; 0x91fc
20000962:	f2c2 0000 	movt	r0, #8192	; 0x2000
20000966:	f003 fa03 	bl	20003d70 <puts>

    // turn on the laser
    MSS_GPIO_set_output(MSS_GPIO_0, 1);
2000096a:	f04f 0000 	mov.w	r0, #0
2000096e:	f04f 0101 	mov.w	r1, #1
20000972:	f001 fd9b 	bl	200024ac <MSS_GPIO_set_output>

    int active = 1;
20000976:	f04f 0301 	mov.w	r3, #1
2000097a:	613b      	str	r3, [r7, #16]
    target_pos_t target;

    uint32_t x_pw = SERVO_NEUTRAL;
2000097c:	f644 13f0 	movw	r3, #18928	; 0x49f0
20000980:	f2c0 0302 	movt	r3, #2
20000984:	617b      	str	r3, [r7, #20]
    uint32_t y_pw = SERVO_NEUTRAL;
20000986:	f644 13f0 	movw	r3, #18928	; 0x49f0
2000098a:	f2c0 0302 	movt	r3, #2
2000098e:	61bb      	str	r3, [r7, #24]
    uint8_t x_on_target = 0;
20000990:	f04f 0300 	mov.w	r3, #0
20000994:	77bb      	strb	r3, [r7, #30]
    uint8_t y_on_target = 0;
20000996:	f04f 0300 	mov.w	r3, #0
2000099a:	77fb      	strb	r3, [r7, #31]

    while (active) {
2000099c:	e0b4      	b.n	20000b08 <do_automatic+0x1d0>

        if ( Pixy_get_target_location(&target) == -1 ) {
2000099e:	f107 030c 	add.w	r3, r7, #12
200009a2:	4618      	mov	r0, r3
200009a4:	f000 fa8a 	bl	20000ebc <Pixy_get_target_location>
200009a8:	4603      	mov	r3, r0
200009aa:	f1b3 3fff 	cmp.w	r3, #4294967295
200009ae:	d07a      	beq.n	20000aa6 <do_automatic+0x16e>
            // start a failure timeout timer?
        }
        // else, target found, coordinates valid
        else {
        	printf("x: %d\ty: %d\r\n", target.x, target.y);
200009b0:	89bb      	ldrh	r3, [r7, #12]
200009b2:	b21a      	sxth	r2, r3
200009b4:	89fb      	ldrh	r3, [r7, #14]
200009b6:	b21b      	sxth	r3, r3
200009b8:	f249 201c 	movw	r0, #37404	; 0x921c
200009bc:	f2c2 0000 	movt	r0, #8192	; 0x2000
200009c0:	4611      	mov	r1, r2
200009c2:	461a      	mov	r2, r3
200009c4:	f003 f966 	bl	20003c94 <printf>

        	// X servo adjustment
        	if (target.x < (PIXY_X_CENTER - PIXY_DEADZONE)) {
200009c8:	89bb      	ldrh	r3, [r7, #12]
200009ca:	b21b      	sxth	r3, r3
200009cc:	2b9a      	cmp	r3, #154	; 0x9a
200009ce:	dc0e      	bgt.n	200009ee <do_automatic+0xb6>
        		//x_pw = SERVO_HALF_REVERSE; // go left
        		x_pw = SERVO_NEUTRAL - X_SCALE_PW*(X_SCALE_OFFSET + PIXY_X_CENTER - target.x); // go left
200009d0:	89bb      	ldrh	r3, [r7, #12]
200009d2:	b21b      	sxth	r3, r3
200009d4:	f240 2271 	movw	r2, #625	; 0x271
200009d8:	fb02 f303 	mul.w	r3, r2, r3
200009dc:	f503 4312 	add.w	r3, r3, #37376	; 0x9200
200009e0:	f103 037c 	add.w	r3, r3, #124	; 0x7c
200009e4:	617b      	str	r3, [r7, #20]
        		x_on_target = 0;
200009e6:	f04f 0300 	mov.w	r3, #0
200009ea:	77bb      	strb	r3, [r7, #30]
200009ec:	e020      	b.n	20000a30 <do_automatic+0xf8>
        	}
        	else if (target.x > (PIXY_X_CENTER + PIXY_DEADZONE)) {
200009ee:	89bb      	ldrh	r3, [r7, #12]
200009f0:	b21b      	sxth	r3, r3
200009f2:	2ba5      	cmp	r3, #165	; 0xa5
200009f4:	dd0e      	ble.n	20000a14 <do_automatic+0xdc>
        		//x_pw = SERVO_HALF_FORWARD; // go right
        		x_pw = SERVO_NEUTRAL + X_SCALE_PW*(X_SCALE_OFFSET + target.x - PIXY_X_CENTER); // go right
200009f6:	89bb      	ldrh	r3, [r7, #12]
200009f8:	b21b      	sxth	r3, r3
200009fa:	f240 2271 	movw	r2, #625	; 0x271
200009fe:	fb02 f303 	mul.w	r3, r2, r3
20000a02:	f503 4374 	add.w	r3, r3, #62464	; 0xf400
20000a06:	f103 0324 	add.w	r3, r3, #36	; 0x24
20000a0a:	617b      	str	r3, [r7, #20]
        		x_on_target = 0;
20000a0c:	f04f 0300 	mov.w	r3, #0
20000a10:	77bb      	strb	r3, [r7, #30]
20000a12:	e00d      	b.n	20000a30 <do_automatic+0xf8>
        	}
        	else {
        		x_pw = SERVO_NEUTRAL;
20000a14:	f644 13f0 	movw	r3, #18928	; 0x49f0
20000a18:	f2c0 0302 	movt	r3, #2
20000a1c:	617b      	str	r3, [r7, #20]
        		x_on_target = 1;
20000a1e:	f04f 0301 	mov.w	r3, #1
20000a22:	77bb      	strb	r3, [r7, #30]
        		printf("X on target!\r\n");
20000a24:	f249 202c 	movw	r0, #37420	; 0x922c
20000a28:	f2c2 0000 	movt	r0, #8192	; 0x2000
20000a2c:	f003 f9a0 	bl	20003d70 <puts>
        	}

        	// Y servo adjustment
        	if (target.y < (PIXY_Y_CENTER - PIXY_DEADZONE)) {
20000a30:	89fb      	ldrh	r3, [r7, #14]
20000a32:	b21b      	sxth	r3, r3
20000a34:	2b5e      	cmp	r3, #94	; 0x5e
20000a36:	dc08      	bgt.n	20000a4a <do_automatic+0x112>
        		y_pw = SERVO_HALF_FORWARD; // go down
20000a38:	f64a 3398 	movw	r3, #43928	; 0xab98
20000a3c:	f2c0 0302 	movt	r3, #2
20000a40:	61bb      	str	r3, [r7, #24]
        		y_on_target = 0;
20000a42:	f04f 0300 	mov.w	r3, #0
20000a46:	77fb      	strb	r3, [r7, #31]
20000a48:	e01a      	b.n	20000a80 <do_automatic+0x148>
        	}
        	else if (target.y > (PIXY_Y_CENTER + PIXY_DEADZONE)) {
20000a4a:	89fb      	ldrh	r3, [r7, #14]
20000a4c:	b21b      	sxth	r3, r3
20000a4e:	2b69      	cmp	r3, #105	; 0x69
20000a50:	dd08      	ble.n	20000a64 <do_automatic+0x12c>
        		y_pw = SERVO_HALF_REVERSE; // go up
20000a52:	f64e 0348 	movw	r3, #59464	; 0xe848
20000a56:	f2c0 0301 	movt	r3, #1
20000a5a:	61bb      	str	r3, [r7, #24]
        		y_on_target = 0;
20000a5c:	f04f 0300 	mov.w	r3, #0
20000a60:	77fb      	strb	r3, [r7, #31]
20000a62:	e00d      	b.n	20000a80 <do_automatic+0x148>
        	}
        	else {
        		y_pw = SERVO_NEUTRAL;
20000a64:	f644 13f0 	movw	r3, #18928	; 0x49f0
20000a68:	f2c0 0302 	movt	r3, #2
20000a6c:	61bb      	str	r3, [r7, #24]
        		y_on_target = 1;
20000a6e:	f04f 0301 	mov.w	r3, #1
20000a72:	77fb      	strb	r3, [r7, #31]
        		printf("Y on target!\r\n");
20000a74:	f249 203c 	movw	r0, #37436	; 0x923c
20000a78:	f2c2 0000 	movt	r0, #8192	; 0x2000
20000a7c:	f003 f978 	bl	20003d70 <puts>
        	}

        	// set the servos
        	set_x_servo_analog_pw(x_pw);
20000a80:	6978      	ldr	r0, [r7, #20]
20000a82:	f000 facf 	bl	20001024 <set_x_servo_analog_pw>
        	set_y_servo_analog_pw(y_pw);
20000a86:	69b8      	ldr	r0, [r7, #24]
20000a88:	f000 faf8 	bl	2000107c <set_y_servo_analog_pw>

        	// fire a dart, then exit the loop after getting n64 state
        	if (x_on_target && y_on_target) {
20000a8c:	7fbb      	ldrb	r3, [r7, #30]
20000a8e:	2b00      	cmp	r3, #0
20000a90:	d009      	beq.n	20000aa6 <do_automatic+0x16e>
20000a92:	7ffb      	ldrb	r3, [r7, #31]
20000a94:	2b00      	cmp	r3, #0
20000a96:	d006      	beq.n	20000aa6 <do_automatic+0x16e>
        		trigger_solenoid_activate(TRIGGER_DURATION);
20000a98:	f04f 001e 	mov.w	r0, #30
20000a9c:	f7ff fd12 	bl	200004c4 <trigger_solenoid_activate>
        		active = 0;
20000aa0:	f04f 0300 	mov.w	r3, #0
20000aa4:	613b      	str	r3, [r7, #16]
        	}
        }

        if (n64_pressed(B)) {
20000aa6:	687b      	ldr	r3, [r7, #4]
20000aa8:	781b      	ldrb	r3, [r3, #0]
20000aaa:	f003 0302 	and.w	r3, r3, #2
20000aae:	2b00      	cmp	r3, #0
20000ab0:	d01c      	beq.n	20000aec <do_automatic+0x1b4>
20000ab2:	683b      	ldr	r3, [r7, #0]
20000ab4:	781b      	ldrb	r3, [r3, #0]
20000ab6:	f003 0302 	and.w	r3, r3, #2
20000aba:	2b00      	cmp	r3, #0
20000abc:	d116      	bne.n	20000aec <do_automatic+0x1b4>
            active = 0;
20000abe:	f04f 0300 	mov.w	r3, #0
20000ac2:	613b      	str	r3, [r7, #16]
            servo_do(X_SET_NEUTRAL);
20000ac4:	f240 1304 	movw	r3, #260	; 0x104
20000ac8:	f2c4 0305 	movt	r3, #16389	; 0x4005
20000acc:	f04f 0200 	mov.w	r2, #0
20000ad0:	601a      	str	r2, [r3, #0]
            servo_do(Y_SET_NEUTRAL);
20000ad2:	f240 1344 	movw	r3, #324	; 0x144
20000ad6:	f2c4 0305 	movt	r3, #16389	; 0x4005
20000ada:	f04f 0200 	mov.w	r2, #0
20000ade:	601a      	str	r2, [r3, #0]
            printf("Aborting seek-and-destroy\r\n");
20000ae0:	f249 204c 	movw	r0, #37452	; 0x924c
20000ae4:	f2c2 0000 	movt	r0, #8192	; 0x2000
20000ae8:	f003 f942 	bl	20003d70 <puts>

        }

        *last_state = *state;
20000aec:	683a      	ldr	r2, [r7, #0]
20000aee:	687b      	ldr	r3, [r7, #4]
20000af0:	4611      	mov	r1, r2
20000af2:	461a      	mov	r2, r3
20000af4:	f04f 0304 	mov.w	r3, #4
20000af8:	4608      	mov	r0, r1
20000afa:	4611      	mov	r1, r2
20000afc:	461a      	mov	r2, r3
20000afe:	f002 ff93 	bl	20003a28 <memcpy>
        n64_get_state( state );
20000b02:	6878      	ldr	r0, [r7, #4]
20000b04:	f000 fa02 	bl	20000f0c <n64_get_state>
    uint32_t x_pw = SERVO_NEUTRAL;
    uint32_t y_pw = SERVO_NEUTRAL;
    uint8_t x_on_target = 0;
    uint8_t y_on_target = 0;

    while (active) {
20000b08:	693b      	ldr	r3, [r7, #16]
20000b0a:	2b00      	cmp	r3, #0
20000b0c:	f47f af47 	bne.w	2000099e <do_automatic+0x66>
        *last_state = *state;
        n64_get_state( state );
    }

    // shut off the laser
    MSS_GPIO_set_output(MSS_GPIO_0, 0);
20000b10:	f04f 0000 	mov.w	r0, #0
20000b14:	f04f 0100 	mov.w	r1, #0
20000b18:	f001 fcc8 	bl	200024ac <MSS_GPIO_set_output>
20000b1c:	e002      	b.n	20000b24 <do_automatic+0x1ec>
#define X_SCALE_PW 625
#define X_SCALE_OFFSET 20
void do_automatic(n64_state_t* state, n64_state_t* last_state) {

    if (! n64_pressed(R)) {
        return;
20000b1e:	bf00      	nop
20000b20:	e000      	b.n	20000b24 <do_automatic+0x1ec>
20000b22:	bf00      	nop
        n64_get_state( state );
    }

    // shut off the laser
    MSS_GPIO_set_output(MSS_GPIO_0, 0);
}
20000b24:	f107 0720 	add.w	r7, r7, #32
20000b28:	46bd      	mov	sp, r7
20000b2a:	bd80      	pop	{r7, pc}

20000b2c <getByte>:
///////////////////////////////////////////////////////////////////////////////
// SPI routines

// SPI sends as it receives so we need a getByte routine that
// takes an output data argument
uint8_t getByte(uint8_t out) {
20000b2c:	b580      	push	{r7, lr}
20000b2e:	b084      	sub	sp, #16
20000b30:	af00      	add	r7, sp, #0
20000b32:	4603      	mov	r3, r0
20000b34:	71fb      	strb	r3, [r7, #7]

    uint8_t in_rx;

    MSS_SPI_set_slave_select(&g_mss_spi1, MSS_SPI_SLAVE_0);
20000b36:	f649 4078 	movw	r0, #40056	; 0x9c78
20000b3a:	f2c2 0000 	movt	r0, #8192	; 0x2000
20000b3e:	f04f 0100 	mov.w	r1, #0
20000b42:	f001 f8b5 	bl	20001cb0 <MSS_SPI_set_slave_select>
    in_rx = MSS_SPI_transfer_frame(&g_mss_spi1, out);
20000b46:	79fb      	ldrb	r3, [r7, #7]
20000b48:	f649 4078 	movw	r0, #40056	; 0x9c78
20000b4c:	f2c2 0000 	movt	r0, #8192	; 0x2000
20000b50:	4619      	mov	r1, r3
20000b52:	f001 f979 	bl	20001e48 <MSS_SPI_transfer_frame>
20000b56:	4603      	mov	r3, r0
20000b58:	73fb      	strb	r3, [r7, #15]
    MSS_SPI_clear_slave_select(&g_mss_spi1, MSS_SPI_SLAVE_0);
20000b5a:	f649 4078 	movw	r0, #40056	; 0x9c78
20000b5e:	f2c2 0000 	movt	r0, #8192	; 0x2000
20000b62:	f04f 0100 	mov.w	r1, #0
20000b66:	f001 f927 	bl	20001db8 <MSS_SPI_clear_slave_select>

    return in_rx;
20000b6a:	7bfb      	ldrb	r3, [r7, #15]
}
20000b6c:	4618      	mov	r0, r3
20000b6e:	f107 0710 	add.w	r7, r7, #16
20000b72:	46bd      	mov	sp, r7
20000b74:	bd80      	pop	{r7, pc}
20000b76:	bf00      	nop

20000b78 <getWord>:

uint16_t getWord() {
20000b78:	b580      	push	{r7, lr}
20000b7a:	b082      	sub	sp, #8
20000b7c:	af00      	add	r7, sp, #0
    // ordering is big endian because Pixy is sending 16 bits through SPI
    uint16_t w;
    uint8_t c, cout = 0;
20000b7e:	f04f 0300 	mov.w	r3, #0
20000b82:	71fb      	strb	r3, [r7, #7]

    if (g_outLen) {
20000b84:	f649 33dc 	movw	r3, #39900	; 0x9bdc
20000b88:	f2c2 0300 	movt	r3, #8192	; 0x2000
20000b8c:	781b      	ldrb	r3, [r3, #0]
20000b8e:	2b00      	cmp	r3, #0
20000b90:	d035      	beq.n	20000bfe <getWord+0x86>
        w = getByte(PIXY_SYNC_BYTE_DATA);
20000b92:	f04f 005b 	mov.w	r0, #91	; 0x5b
20000b96:	f7ff ffc9 	bl	20000b2c <getByte>
20000b9a:	4603      	mov	r3, r0
20000b9c:	80bb      	strh	r3, [r7, #4]
        cout = g_outBuf[g_outReadIndex++];
20000b9e:	f649 33dd 	movw	r3, #39901	; 0x9bdd
20000ba2:	f2c2 0300 	movt	r3, #8192	; 0x2000
20000ba6:	781a      	ldrb	r2, [r3, #0]
20000ba8:	4611      	mov	r1, r2
20000baa:	f649 339c 	movw	r3, #39836	; 0x9b9c
20000bae:	f2c2 0300 	movt	r3, #8192	; 0x2000
20000bb2:	5c5b      	ldrb	r3, [r3, r1]
20000bb4:	71fb      	strb	r3, [r7, #7]
20000bb6:	f102 0301 	add.w	r3, r2, #1
20000bba:	b2da      	uxtb	r2, r3
20000bbc:	f649 33dd 	movw	r3, #39901	; 0x9bdd
20000bc0:	f2c2 0300 	movt	r3, #8192	; 0x2000
20000bc4:	701a      	strb	r2, [r3, #0]
        g_outLen--;
20000bc6:	f649 33dc 	movw	r3, #39900	; 0x9bdc
20000bca:	f2c2 0300 	movt	r3, #8192	; 0x2000
20000bce:	781b      	ldrb	r3, [r3, #0]
20000bd0:	f103 33ff 	add.w	r3, r3, #4294967295
20000bd4:	b2da      	uxtb	r2, r3
20000bd6:	f649 33dc 	movw	r3, #39900	; 0x9bdc
20000bda:	f2c2 0300 	movt	r3, #8192	; 0x2000
20000bde:	701a      	strb	r2, [r3, #0]
        if (g_outReadIndex == PIXY_OUTBUF_SIZE)
20000be0:	f649 33dd 	movw	r3, #39901	; 0x9bdd
20000be4:	f2c2 0300 	movt	r3, #8192	; 0x2000
20000be8:	781b      	ldrb	r3, [r3, #0]
20000bea:	2b40      	cmp	r3, #64	; 0x40
20000bec:	d10e      	bne.n	20000c0c <getWord+0x94>
            g_outReadIndex = 0;
20000bee:	f649 33dd 	movw	r3, #39901	; 0x9bdd
20000bf2:	f2c2 0300 	movt	r3, #8192	; 0x2000
20000bf6:	f04f 0200 	mov.w	r2, #0
20000bfa:	701a      	strb	r2, [r3, #0]
20000bfc:	e007      	b.n	20000c0e <getWord+0x96>
    } else
        w = getByte(PIXY_SYNC_BYTE);  // send out sync byte
20000bfe:	f04f 005a 	mov.w	r0, #90	; 0x5a
20000c02:	f7ff ff93 	bl	20000b2c <getByte>
20000c06:	4603      	mov	r3, r0
20000c08:	80bb      	strh	r3, [r7, #4]
20000c0a:	e000      	b.n	20000c0e <getWord+0x96>
    if (g_outLen) {
        w = getByte(PIXY_SYNC_BYTE_DATA);
        cout = g_outBuf[g_outReadIndex++];
        g_outLen--;
        if (g_outReadIndex == PIXY_OUTBUF_SIZE)
            g_outReadIndex = 0;
20000c0c:	bf00      	nop
    } else
        w = getByte(PIXY_SYNC_BYTE);  // send out sync byte

    w <<= 8;
20000c0e:	88bb      	ldrh	r3, [r7, #4]
20000c10:	ea4f 2303 	mov.w	r3, r3, lsl #8
20000c14:	80bb      	strh	r3, [r7, #4]
    c = getByte(cout);  // send out data byte
20000c16:	79fb      	ldrb	r3, [r7, #7]
20000c18:	4618      	mov	r0, r3
20000c1a:	f7ff ff87 	bl	20000b2c <getByte>
20000c1e:	4603      	mov	r3, r0
20000c20:	71bb      	strb	r3, [r7, #6]
    w |= c;
20000c22:	79ba      	ldrb	r2, [r7, #6]
20000c24:	88bb      	ldrh	r3, [r7, #4]
20000c26:	ea42 0303 	orr.w	r3, r2, r3
20000c2a:	80bb      	strh	r3, [r7, #4]

    return w;
20000c2c:	88bb      	ldrh	r3, [r7, #4]
}
20000c2e:	4618      	mov	r0, r3
20000c30:	f107 0708 	add.w	r7, r7, #8
20000c34:	46bd      	mov	sp, r7
20000c36:	bd80      	pop	{r7, pc}

20000c38 <Pixy_init>:
    return len;
}
// end SPI routines
///////////////////////////////////////////////////////////////////////////////

void Pixy_init() {
20000c38:	b580      	push	{r7, lr}
20000c3a:	b084      	sub	sp, #16
20000c3c:	af02      	add	r7, sp, #8
    g_blocks = (pixy_block_t *)malloc(sizeof(pixy_block_t) * PIXY_ARRAYSIZE);
20000c3e:	f44f 6096 	mov.w	r0, #1200	; 0x4b0
20000c42:	f002 fc17 	bl	20003474 <malloc>
20000c46:	4603      	mov	r3, r0
20000c48:	461a      	mov	r2, r3
20000c4a:	f649 4320 	movw	r3, #39968	; 0x9c20
20000c4e:	f2c2 0300 	movt	r3, #8192	; 0x2000
20000c52:	601a      	str	r2, [r3, #0]

    const uint8_t frame_size = 8;  // Single byte for Pixy
20000c54:	f04f 0308 	mov.w	r3, #8
20000c58:	71fb      	strb	r3, [r7, #7]

    MSS_SPI_init(&g_mss_spi1);
20000c5a:	f649 4078 	movw	r0, #40056	; 0x9c78
20000c5e:	f2c2 0000 	movt	r0, #8192	; 0x2000
20000c62:	f000 fe4b 	bl	200018fc <MSS_SPI_init>
    MSS_SPI_configure_master_mode(
20000c66:	79fb      	ldrb	r3, [r7, #7]
20000c68:	9300      	str	r3, [sp, #0]
20000c6a:	f649 4078 	movw	r0, #40056	; 0x9c78
20000c6e:	f2c2 0000 	movt	r0, #8192	; 0x2000
20000c72:	f04f 0100 	mov.w	r1, #0
20000c76:	f04f 0200 	mov.w	r2, #0
20000c7a:	f04f 0307 	mov.w	r3, #7
20000c7e:	f000 ff87 	bl	20001b90 <MSS_SPI_configure_master_mode>
          &g_mss_spi1, MSS_SPI_SLAVE_0,
          MSS_SPI_MODE0,         // based on Pixy documentation
          MSS_SPI_PCLK_DIV_256,  // can be between 256 and 2
          frame_size);
}
20000c82:	f107 0708 	add.w	r7, r7, #8
20000c86:	46bd      	mov	sp, r7
20000c88:	bd80      	pop	{r7, pc}
20000c8a:	bf00      	nop

20000c8c <Pixy_get_start>:

int Pixy_get_start(void) {
20000c8c:	b580      	push	{r7, lr}
20000c8e:	b082      	sub	sp, #8
20000c90:	af00      	add	r7, sp, #0
    uint16_t w, lastw;

    lastw = 0xffff;
20000c92:	f64f 73ff 	movw	r3, #65535	; 0xffff
20000c96:	80fb      	strh	r3, [r7, #6]

    while (1) {
        w = getWord();
20000c98:	f7ff ff6e 	bl	20000b78 <getWord>
20000c9c:	4603      	mov	r3, r0
20000c9e:	80bb      	strh	r3, [r7, #4]
        if (w == 0 && lastw == 0)
20000ca0:	88bb      	ldrh	r3, [r7, #4]
20000ca2:	2b00      	cmp	r3, #0
20000ca4:	d105      	bne.n	20000cb2 <Pixy_get_start+0x26>
20000ca6:	88fb      	ldrh	r3, [r7, #6]
20000ca8:	2b00      	cmp	r3, #0
20000caa:	d102      	bne.n	20000cb2 <Pixy_get_start+0x26>
            return 0;  // no start code
20000cac:	f04f 0300 	mov.w	r3, #0
20000cb0:	e033      	b.n	20000d1a <Pixy_get_start+0x8e>
        else if (w == PIXY_START_WORD && lastw == PIXY_START_WORD) {
20000cb2:	88ba      	ldrh	r2, [r7, #4]
20000cb4:	f64a 2355 	movw	r3, #43605	; 0xaa55
20000cb8:	429a      	cmp	r2, r3
20000cba:	d10e      	bne.n	20000cda <Pixy_get_start+0x4e>
20000cbc:	88fa      	ldrh	r2, [r7, #6]
20000cbe:	f64a 2355 	movw	r3, #43605	; 0xaa55
20000cc2:	429a      	cmp	r2, r3
20000cc4:	d109      	bne.n	20000cda <Pixy_get_start+0x4e>
            g_blockType = NORMAL_BLOCK;
20000cc6:	f649 4324 	movw	r3, #39972	; 0x9c24
20000cca:	f2c2 0300 	movt	r3, #8192	; 0x2000
20000cce:	f04f 0200 	mov.w	r2, #0
20000cd2:	701a      	strb	r2, [r3, #0]
            return 1;  // code found!
20000cd4:	f04f 0301 	mov.w	r3, #1
20000cd8:	e01f      	b.n	20000d1a <Pixy_get_start+0x8e>
        } else if (w == PIXY_START_WORD_CC && lastw == PIXY_START_WORD) {
20000cda:	88ba      	ldrh	r2, [r7, #4]
20000cdc:	f64a 2356 	movw	r3, #43606	; 0xaa56
20000ce0:	429a      	cmp	r2, r3
20000ce2:	d10e      	bne.n	20000d02 <Pixy_get_start+0x76>
20000ce4:	88fa      	ldrh	r2, [r7, #6]
20000ce6:	f64a 2355 	movw	r3, #43605	; 0xaa55
20000cea:	429a      	cmp	r2, r3
20000cec:	d109      	bne.n	20000d02 <Pixy_get_start+0x76>
            g_blockType = CC_BLOCK;  // found color code block
20000cee:	f649 4324 	movw	r3, #39972	; 0x9c24
20000cf2:	f2c2 0300 	movt	r3, #8192	; 0x2000
20000cf6:	f04f 0201 	mov.w	r2, #1
20000cfa:	701a      	strb	r2, [r3, #0]
            return 1;
20000cfc:	f04f 0301 	mov.w	r3, #1
20000d00:	e00b      	b.n	20000d1a <Pixy_get_start+0x8e>
        } else if (w == PIXY_START_WORDX)
20000d02:	88ba      	ldrh	r2, [r7, #4]
20000d04:	f245 53aa 	movw	r3, #21930	; 0x55aa
20000d08:	429a      	cmp	r2, r3
20000d0a:	d103      	bne.n	20000d14 <Pixy_get_start+0x88>
            getByte(0);  // we're out of sync! (backwards)
20000d0c:	f04f 0000 	mov.w	r0, #0
20000d10:	f7ff ff0c 	bl	20000b2c <getByte>

        lastw = w;
20000d14:	88bb      	ldrh	r3, [r7, #4]
20000d16:	80fb      	strh	r3, [r7, #6]
    }
20000d18:	e7be      	b.n	20000c98 <Pixy_get_start+0xc>
}
20000d1a:	4618      	mov	r0, r3
20000d1c:	f107 0708 	add.w	r7, r7, #8
20000d20:	46bd      	mov	sp, r7
20000d22:	bd80      	pop	{r7, pc}

20000d24 <Pixy_get_blocks>:

uint16_t Pixy_get_blocks(uint16_t max_blocks) {
20000d24:	b580      	push	{r7, lr}
20000d26:	b086      	sub	sp, #24
20000d28:	af00      	add	r7, sp, #0
20000d2a:	4603      	mov	r3, r0
20000d2c:	80fb      	strh	r3, [r7, #6]
    uint8_t i;
    uint16_t w, blockCount, checksum, sum;
    pixy_block_t *block;

    if (!g_skipStart) {
20000d2e:	f649 33e0 	movw	r3, #39904	; 0x9be0
20000d32:	f2c2 0300 	movt	r3, #8192	; 0x2000
20000d36:	681b      	ldr	r3, [r3, #0]
20000d38:	2b00      	cmp	r3, #0
20000d3a:	d107      	bne.n	20000d4c <Pixy_get_blocks+0x28>
        if (Pixy_get_start() == 0)
20000d3c:	f7ff ffa6 	bl	20000c8c <Pixy_get_start>
20000d40:	4603      	mov	r3, r0
20000d42:	2b00      	cmp	r3, #0
20000d44:	d10a      	bne.n	20000d5c <Pixy_get_blocks+0x38>
            return 0;
20000d46:	f04f 0300 	mov.w	r3, #0
20000d4a:	e0b1      	b.n	20000eb0 <Pixy_get_blocks+0x18c>
    } else
        g_skipStart = 0;
20000d4c:	f649 33e0 	movw	r3, #39904	; 0x9be0
20000d50:	f2c2 0300 	movt	r3, #8192	; 0x2000
20000d54:	f04f 0200 	mov.w	r2, #0
20000d58:	601a      	str	r2, [r3, #0]
20000d5a:	e000      	b.n	20000d5e <Pixy_get_blocks+0x3a>
    uint16_t w, blockCount, checksum, sum;
    pixy_block_t *block;

    if (!g_skipStart) {
        if (Pixy_get_start() == 0)
            return 0;
20000d5c:	bf00      	nop
    } else
        g_skipStart = 0;

    for (blockCount = 0;
20000d5e:	f04f 0300 	mov.w	r3, #0
20000d62:	81fb      	strh	r3, [r7, #14]
20000d64:	e09b      	b.n	20000e9e <Pixy_get_blocks+0x17a>
         blockCount < max_blocks && blockCount < PIXY_ARRAYSIZE;) {
        checksum = getWord();
20000d66:	f7ff ff07 	bl	20000b78 <getWord>
20000d6a:	4603      	mov	r3, r0
20000d6c:	823b      	strh	r3, [r7, #16]
        if (checksum ==
20000d6e:	8a3a      	ldrh	r2, [r7, #16]
20000d70:	f64a 2355 	movw	r3, #43605	; 0xaa55
20000d74:	429a      	cmp	r2, r3
20000d76:	d10f      	bne.n	20000d98 <Pixy_get_blocks+0x74>
            PIXY_START_WORD)  // we've reached the beginning of the next frame
        {
            g_skipStart = 1;
20000d78:	f649 33e0 	movw	r3, #39904	; 0x9be0
20000d7c:	f2c2 0300 	movt	r3, #8192	; 0x2000
20000d80:	f04f 0201 	mov.w	r2, #1
20000d84:	601a      	str	r2, [r3, #0]
            g_blockType = NORMAL_BLOCK;
20000d86:	f649 4324 	movw	r3, #39972	; 0x9c24
20000d8a:	f2c2 0300 	movt	r3, #8192	; 0x2000
20000d8e:	f04f 0200 	mov.w	r2, #0
20000d92:	701a      	strb	r2, [r3, #0]
            return blockCount;
20000d94:	89fb      	ldrh	r3, [r7, #14]
20000d96:	e08b      	b.n	20000eb0 <Pixy_get_blocks+0x18c>
        } else if (checksum == PIXY_START_WORD_CC) {
20000d98:	8a3a      	ldrh	r2, [r7, #16]
20000d9a:	f64a 2356 	movw	r3, #43606	; 0xaa56
20000d9e:	429a      	cmp	r2, r3
20000da0:	d10f      	bne.n	20000dc2 <Pixy_get_blocks+0x9e>
            g_skipStart = 1;
20000da2:	f649 33e0 	movw	r3, #39904	; 0x9be0
20000da6:	f2c2 0300 	movt	r3, #8192	; 0x2000
20000daa:	f04f 0201 	mov.w	r2, #1
20000dae:	601a      	str	r2, [r3, #0]
            g_blockType = CC_BLOCK;
20000db0:	f649 4324 	movw	r3, #39972	; 0x9c24
20000db4:	f2c2 0300 	movt	r3, #8192	; 0x2000
20000db8:	f04f 0201 	mov.w	r2, #1
20000dbc:	701a      	strb	r2, [r3, #0]
            return blockCount;
20000dbe:	89fb      	ldrh	r3, [r7, #14]
20000dc0:	e076      	b.n	20000eb0 <Pixy_get_blocks+0x18c>
        } else if (checksum == 0)
20000dc2:	8a3b      	ldrh	r3, [r7, #16]
20000dc4:	2b00      	cmp	r3, #0
20000dc6:	d101      	bne.n	20000dcc <Pixy_get_blocks+0xa8>
            return blockCount;
20000dc8:	89fb      	ldrh	r3, [r7, #14]
20000dca:	e071      	b.n	20000eb0 <Pixy_get_blocks+0x18c>

        block = g_blocks + blockCount;
20000dcc:	f649 4320 	movw	r3, #39968	; 0x9c20
20000dd0:	f2c2 0300 	movt	r3, #8192	; 0x2000
20000dd4:	6819      	ldr	r1, [r3, #0]
20000dd6:	89fa      	ldrh	r2, [r7, #14]
20000dd8:	4613      	mov	r3, r2
20000dda:	ea4f 0343 	mov.w	r3, r3, lsl #1
20000dde:	4413      	add	r3, r2
20000de0:	ea4f 0383 	mov.w	r3, r3, lsl #2
20000de4:	440b      	add	r3, r1
20000de6:	617b      	str	r3, [r7, #20]

        for (i = 0, sum = 0; i < sizeof(pixy_block_t) / sizeof(uint16_t); i++) {
20000de8:	f04f 0300 	mov.w	r3, #0
20000dec:	72fb      	strb	r3, [r7, #11]
20000dee:	f04f 0300 	mov.w	r3, #0
20000df2:	827b      	strh	r3, [r7, #18]
20000df4:	e021      	b.n	20000e3a <Pixy_get_blocks+0x116>
            if (g_blockType == NORMAL_BLOCK &&
20000df6:	f649 4324 	movw	r3, #39972	; 0x9c24
20000dfa:	f2c2 0300 	movt	r3, #8192	; 0x2000
20000dfe:	781b      	ldrb	r3, [r3, #0]
20000e00:	2b00      	cmp	r3, #0
20000e02:	d107      	bne.n	20000e14 <Pixy_get_blocks+0xf0>
20000e04:	7afb      	ldrb	r3, [r7, #11]
20000e06:	2b04      	cmp	r3, #4
20000e08:	d904      	bls.n	20000e14 <Pixy_get_blocks+0xf0>
                i >= 5)  // no angle for normal block
            {
                block->angle = 0;
20000e0a:	697b      	ldr	r3, [r7, #20]
20000e0c:	f04f 0200 	mov.w	r2, #0
20000e10:	815a      	strh	r2, [r3, #10]
                break;
20000e12:	e015      	b.n	20000e40 <Pixy_get_blocks+0x11c>
            }
            w = getWord();
20000e14:	f7ff feb0 	bl	20000b78 <getWord>
20000e18:	4603      	mov	r3, r0
20000e1a:	81bb      	strh	r3, [r7, #12]
            sum += w;
20000e1c:	8a7a      	ldrh	r2, [r7, #18]
20000e1e:	89bb      	ldrh	r3, [r7, #12]
20000e20:	4413      	add	r3, r2
20000e22:	827b      	strh	r3, [r7, #18]
            *((uint16_t *)block + i) = w;
20000e24:	697a      	ldr	r2, [r7, #20]
20000e26:	7afb      	ldrb	r3, [r7, #11]
20000e28:	ea4f 0343 	mov.w	r3, r3, lsl #1
20000e2c:	4413      	add	r3, r2
20000e2e:	89ba      	ldrh	r2, [r7, #12]
20000e30:	801a      	strh	r2, [r3, #0]
        } else if (checksum == 0)
            return blockCount;

        block = g_blocks + blockCount;

        for (i = 0, sum = 0; i < sizeof(pixy_block_t) / sizeof(uint16_t); i++) {
20000e32:	7afb      	ldrb	r3, [r7, #11]
20000e34:	f103 0301 	add.w	r3, r3, #1
20000e38:	72fb      	strb	r3, [r7, #11]
20000e3a:	7afb      	ldrb	r3, [r7, #11]
20000e3c:	2b05      	cmp	r3, #5
20000e3e:	d9da      	bls.n	20000df6 <Pixy_get_blocks+0xd2>
            sum += w;
            *((uint16_t *)block + i) = w;
        }

        // check checksum
        if (checksum == sum)
20000e40:	8a3a      	ldrh	r2, [r7, #16]
20000e42:	8a7b      	ldrh	r3, [r7, #18]
20000e44:	429a      	cmp	r2, r3
20000e46:	d104      	bne.n	20000e52 <Pixy_get_blocks+0x12e>
            blockCount++;
20000e48:	89fb      	ldrh	r3, [r7, #14]
20000e4a:	f103 0301 	add.w	r3, r3, #1
20000e4e:	81fb      	strh	r3, [r7, #14]
20000e50:	e005      	b.n	20000e5e <Pixy_get_blocks+0x13a>
        else
            printf("checksum error!\n");
20000e52:	f249 2068 	movw	r0, #37480	; 0x9268
20000e56:	f2c2 0000 	movt	r0, #8192	; 0x2000
20000e5a:	f002 ff89 	bl	20003d70 <puts>

        w = getWord();
20000e5e:	f7ff fe8b 	bl	20000b78 <getWord>
20000e62:	4603      	mov	r3, r0
20000e64:	81bb      	strh	r3, [r7, #12]
        if (w == PIXY_START_WORD)
20000e66:	89ba      	ldrh	r2, [r7, #12]
20000e68:	f64a 2355 	movw	r3, #43605	; 0xaa55
20000e6c:	429a      	cmp	r2, r3
20000e6e:	d107      	bne.n	20000e80 <Pixy_get_blocks+0x15c>
            g_blockType = NORMAL_BLOCK;
20000e70:	f649 4324 	movw	r3, #39972	; 0x9c24
20000e74:	f2c2 0300 	movt	r3, #8192	; 0x2000
20000e78:	f04f 0200 	mov.w	r2, #0
20000e7c:	701a      	strb	r2, [r3, #0]
20000e7e:	e00e      	b.n	20000e9e <Pixy_get_blocks+0x17a>
        else if (w == PIXY_START_WORD_CC)
20000e80:	89ba      	ldrh	r2, [r7, #12]
20000e82:	f64a 2356 	movw	r3, #43606	; 0xaa56
20000e86:	429a      	cmp	r2, r3
20000e88:	d107      	bne.n	20000e9a <Pixy_get_blocks+0x176>
            g_blockType = CC_BLOCK;
20000e8a:	f649 4324 	movw	r3, #39972	; 0x9c24
20000e8e:	f2c2 0300 	movt	r3, #8192	; 0x2000
20000e92:	f04f 0201 	mov.w	r2, #1
20000e96:	701a      	strb	r2, [r3, #0]
20000e98:	e001      	b.n	20000e9e <Pixy_get_blocks+0x17a>
        else
            return blockCount;
20000e9a:	89fb      	ldrh	r3, [r7, #14]
20000e9c:	e008      	b.n	20000eb0 <Pixy_get_blocks+0x18c>
        if (Pixy_get_start() == 0)
            return 0;
    } else
        g_skipStart = 0;

    for (blockCount = 0;
20000e9e:	89fa      	ldrh	r2, [r7, #14]
20000ea0:	88fb      	ldrh	r3, [r7, #6]
20000ea2:	429a      	cmp	r2, r3
20000ea4:	d203      	bcs.n	20000eae <Pixy_get_blocks+0x18a>
20000ea6:	89fb      	ldrh	r3, [r7, #14]
20000ea8:	2b63      	cmp	r3, #99	; 0x63
20000eaa:	f67f af5c 	bls.w	20000d66 <Pixy_get_blocks+0x42>
20000eae:	e7ff      	b.n	20000eb0 <Pixy_get_blocks+0x18c>
        else if (w == PIXY_START_WORD_CC)
            g_blockType = CC_BLOCK;
        else
            return blockCount;
    }
}
20000eb0:	4618      	mov	r0, r3
20000eb2:	f107 0718 	add.w	r7, r7, #24
20000eb6:	46bd      	mov	sp, r7
20000eb8:	bd80      	pop	{r7, pc}
20000eba:	bf00      	nop

20000ebc <Pixy_get_target_location>:
    if (Pixy_get_blocks(1) == 0)
        return NULL;
    return g_blocks;
}

int Pixy_get_target_location(target_pos_t* target) {
20000ebc:	b580      	push	{r7, lr}
20000ebe:	b082      	sub	sp, #8
20000ec0:	af00      	add	r7, sp, #0
20000ec2:	6078      	str	r0, [r7, #4]

    // get a block and make sure g_blocks is valid
    if(Pixy_get_blocks(1) == 0) {
20000ec4:	f04f 0001 	mov.w	r0, #1
20000ec8:	f7ff ff2c 	bl	20000d24 <Pixy_get_blocks>
20000ecc:	4603      	mov	r3, r0
20000ece:	2b00      	cmp	r3, #0
20000ed0:	d102      	bne.n	20000ed8 <Pixy_get_target_location+0x1c>
        return -1;
20000ed2:	f04f 33ff 	mov.w	r3, #4294967295
20000ed6:	e013      	b.n	20000f00 <Pixy_get_target_location+0x44>
    }

    target->x = g_blocks[0].x;
20000ed8:	f649 4320 	movw	r3, #39968	; 0x9c20
20000edc:	f2c2 0300 	movt	r3, #8192	; 0x2000
20000ee0:	681b      	ldr	r3, [r3, #0]
20000ee2:	885b      	ldrh	r3, [r3, #2]
20000ee4:	461a      	mov	r2, r3
20000ee6:	687b      	ldr	r3, [r7, #4]
20000ee8:	801a      	strh	r2, [r3, #0]
    target->y = g_blocks[0].y;
20000eea:	f649 4320 	movw	r3, #39968	; 0x9c20
20000eee:	f2c2 0300 	movt	r3, #8192	; 0x2000
20000ef2:	681b      	ldr	r3, [r3, #0]
20000ef4:	889b      	ldrh	r3, [r3, #4]
20000ef6:	461a      	mov	r2, r3
20000ef8:	687b      	ldr	r3, [r7, #4]
20000efa:	805a      	strh	r2, [r3, #2]

    return 0;
20000efc:	f04f 0300 	mov.w	r3, #0
}
20000f00:	4618      	mov	r0, r3
20000f02:	f107 0708 	add.w	r7, r7, #8
20000f06:	46bd      	mov	sp, r7
20000f08:	bd80      	pop	{r7, pc}
20000f0a:	bf00      	nop

20000f0c <n64_get_state>:

#include "n64_driver.h"

// read the current state
void n64_get_state(n64_state_t* state)
{
20000f0c:	b580      	push	{r7, lr}
20000f0e:	b084      	sub	sp, #16
20000f10:	af00      	add	r7, sp, #0
20000f12:	6078      	str	r0, [r7, #4]
    volatile n64_state_t* address = (volatile n64_state_t*)N64_ADDR;
20000f14:	f240 0300 	movw	r3, #0
20000f18:	f2c4 0305 	movt	r3, #16389	; 0x4005
20000f1c:	60fb      	str	r3, [r7, #12]
    *state = *address;
20000f1e:	687a      	ldr	r2, [r7, #4]
20000f20:	68fb      	ldr	r3, [r7, #12]
20000f22:	4611      	mov	r1, r2
20000f24:	461a      	mov	r2, r3
20000f26:	f04f 0304 	mov.w	r3, #4
20000f2a:	4608      	mov	r0, r1
20000f2c:	4611      	mov	r1, r2
20000f2e:	461a      	mov	r2, r3
20000f30:	f002 fd7a 	bl	20003a28 <memcpy>
}
20000f34:	f107 0710 	add.w	r7, r7, #16
20000f38:	46bd      	mov	sp, r7
20000f3a:	bd80      	pop	{r7, pc}

20000f3c <n64_reset>:

// send a reset signal
void n64_reset()
{
20000f3c:	b480      	push	{r7}
20000f3e:	b083      	sub	sp, #12
20000f40:	af00      	add	r7, sp, #0
    volatile uint32_t* address = (volatile uint32_t*)N64_ADDR;
20000f42:	f240 0300 	movw	r3, #0
20000f46:	f2c4 0305 	movt	r3, #16389	; 0x4005
20000f4a:	607b      	str	r3, [r7, #4]
    *address = N64_RESET;
20000f4c:	687b      	ldr	r3, [r7, #4]
20000f4e:	f04f 02ff 	mov.w	r2, #255	; 0xff
20000f52:	601a      	str	r2, [r3, #0]
}
20000f54:	f107 070c 	add.w	r7, r7, #12
20000f58:	46bd      	mov	sp, r7
20000f5a:	bc80      	pop	{r7}
20000f5c:	4770      	bx	lr
20000f5e:	bf00      	nop

20000f60 <n64_enable>:

// enable button polling
void n64_enable()
{
20000f60:	b480      	push	{r7}
20000f62:	b083      	sub	sp, #12
20000f64:	af00      	add	r7, sp, #0
    volatile uint32_t* address = (volatile uint32_t*)N64_ADDR;
20000f66:	f240 0300 	movw	r3, #0
20000f6a:	f2c4 0305 	movt	r3, #16389	; 0x4005
20000f6e:	607b      	str	r3, [r7, #4]
    *address = N64_GET_BUTTONS;
20000f70:	687b      	ldr	r3, [r7, #4]
20000f72:	f04f 0201 	mov.w	r2, #1
20000f76:	601a      	str	r2, [r3, #0]
}
20000f78:	f107 070c 	add.w	r7, r7, #12
20000f7c:	46bd      	mov	sp, r7
20000f7e:	bc80      	pop	{r7}
20000f80:	4770      	bx	lr
20000f82:	bf00      	nop

20000f84 <_map_n64_to_pwm_val>:
        state->Y_axis
    );
}

#define SERVO_NEUTRAL 150000
uint32_t _map_n64_to_pwm_val(int8_t val) {
20000f84:	b480      	push	{r7}
20000f86:	b085      	sub	sp, #20
20000f88:	af00      	add	r7, sp, #0
20000f8a:	4603      	mov	r3, r0
20000f8c:	71fb      	strb	r3, [r7, #7]

	// apply deadzone
	if (val < N64_ANALOG_DEADZONE && val > -N64_ANALOG_DEADZONE) {
20000f8e:	f997 3007 	ldrsb.w	r3, [r7, #7]
20000f92:	2b06      	cmp	r3, #6
20000f94:	dc07      	bgt.n	20000fa6 <_map_n64_to_pwm_val+0x22>
20000f96:	f997 3007 	ldrsb.w	r3, [r7, #7]
20000f9a:	f113 0f06 	cmn.w	r3, #6
20000f9e:	db02      	blt.n	20000fa6 <_map_n64_to_pwm_val+0x22>
		val = 0;
20000fa0:	f04f 0300 	mov.w	r3, #0
20000fa4:	71fb      	strb	r3, [r7, #7]
	}
	// apply upper bound
	if (val > N64_ANALOG_MAX) {
20000fa6:	f997 3007 	ldrsb.w	r3, [r7, #7]
20000faa:	2b50      	cmp	r3, #80	; 0x50
20000fac:	dd03      	ble.n	20000fb6 <_map_n64_to_pwm_val+0x32>
		val = N64_ANALOG_MAX;
20000fae:	f04f 0350 	mov.w	r3, #80	; 0x50
20000fb2:	71fb      	strb	r3, [r7, #7]
20000fb4:	e007      	b.n	20000fc6 <_map_n64_to_pwm_val+0x42>
	}
	else if (val < -N64_ANALOG_MAX) {
20000fb6:	f997 3007 	ldrsb.w	r3, [r7, #7]
20000fba:	f113 0f50 	cmn.w	r3, #80	; 0x50
20000fbe:	da02      	bge.n	20000fc6 <_map_n64_to_pwm_val+0x42>
		val = -N64_ANALOG_MAX;
20000fc0:	f06f 034f 	mvn.w	r3, #79	; 0x4f
20000fc4:	71fb      	strb	r3, [r7, #7]
	}

	// calculate scaling factor
	int32_t scaling_factor = val * N64_ANALOG_TO_PWM_CYCLES;
20000fc6:	f997 3007 	ldrsb.w	r3, [r7, #7]
20000fca:	f240 2271 	movw	r2, #625	; 0x271
20000fce:	fb02 f303 	mul.w	r3, r2, r3
20000fd2:	60fb      	str	r3, [r7, #12]

	// final pwm value
	return SERVO_NEUTRAL - scaling_factor;
20000fd4:	68fb      	ldr	r3, [r7, #12]
20000fd6:	f5c3 3312 	rsb	r3, r3, #149504	; 0x24800
20000fda:	f503 73f8 	add.w	r3, r3, #496	; 0x1f0
}
20000fde:	4618      	mov	r0, r3
20000fe0:	f107 0714 	add.w	r7, r7, #20
20000fe4:	46bd      	mov	sp, r7
20000fe6:	bc80      	pop	{r7}
20000fe8:	4770      	bx	lr
20000fea:	bf00      	nop

20000fec <map_n64_analog_to_servo_pwm>:


void map_n64_analog_to_servo_pwm(n64_state_t* state, n64_to_pwm_t* pwm_vals) {
20000fec:	b580      	push	{r7, lr}
20000fee:	b082      	sub	sp, #8
20000ff0:	af00      	add	r7, sp, #0
20000ff2:	6078      	str	r0, [r7, #4]
20000ff4:	6039      	str	r1, [r7, #0]

	pwm_vals->x_pwm = _map_n64_to_pwm_val(state->X_axis);
20000ff6:	687b      	ldr	r3, [r7, #4]
20000ff8:	789b      	ldrb	r3, [r3, #2]
20000ffa:	b25b      	sxtb	r3, r3
20000ffc:	4618      	mov	r0, r3
20000ffe:	f7ff ffc1 	bl	20000f84 <_map_n64_to_pwm_val>
20001002:	4602      	mov	r2, r0
20001004:	683b      	ldr	r3, [r7, #0]
20001006:	601a      	str	r2, [r3, #0]
	pwm_vals->y_pwm = _map_n64_to_pwm_val(state->Y_axis);
20001008:	687b      	ldr	r3, [r7, #4]
2000100a:	78db      	ldrb	r3, [r3, #3]
2000100c:	b25b      	sxtb	r3, r3
2000100e:	4618      	mov	r0, r3
20001010:	f7ff ffb8 	bl	20000f84 <_map_n64_to_pwm_val>
20001014:	4602      	mov	r2, r0
20001016:	683b      	ldr	r3, [r7, #0]
20001018:	605a      	str	r2, [r3, #4]
}
2000101a:	f107 0708 	add.w	r7, r7, #8
2000101e:	46bd      	mov	sp, r7
20001020:	bd80      	pop	{r7, pc}
20001022:	bf00      	nop

20001024 <set_x_servo_analog_pw>:

#include "servo_control.h"

//void servo_do(uint32_t* addr) {*addr = (uint32_t) 170000;}

void set_x_servo_analog_pw(uint32_t new_pw) {
20001024:	b580      	push	{r7, lr}
20001026:	b084      	sub	sp, #16
20001028:	af00      	add	r7, sp, #0
2000102a:	6078      	str	r0, [r7, #4]
    static uint32_t current_pw = 0xFFFFFFFF;

    if (new_pw == current_pw) {
2000102c:	f249 6370 	movw	r3, #38512	; 0x9670
20001030:	f2c2 0300 	movt	r3, #8192	; 0x2000
20001034:	681b      	ldr	r3, [r3, #0]
20001036:	687a      	ldr	r2, [r7, #4]
20001038:	429a      	cmp	r2, r3
2000103a:	d01a      	beq.n	20001072 <set_x_servo_analog_pw+0x4e>
        return;
    }

    volatile uint32_t* address = (volatile uint32_t*)X_SET_SERVO;
2000103c:	f240 1300 	movw	r3, #256	; 0x100
20001040:	f2c4 0305 	movt	r3, #16389	; 0x4005
20001044:	60fb      	str	r3, [r7, #12]
    *address = new_pw;
20001046:	68fb      	ldr	r3, [r7, #12]
20001048:	687a      	ldr	r2, [r7, #4]
2000104a:	601a      	str	r2, [r3, #0]

    current_pw = new_pw;
2000104c:	f249 6370 	movw	r3, #38512	; 0x9670
20001050:	f2c2 0300 	movt	r3, #8192	; 0x2000
20001054:	687a      	ldr	r2, [r7, #4]
20001056:	601a      	str	r2, [r3, #0]
    printf("X servo set to: %d\r\n", current_pw);
20001058:	f249 6370 	movw	r3, #38512	; 0x9670
2000105c:	f2c2 0300 	movt	r3, #8192	; 0x2000
20001060:	681b      	ldr	r3, [r3, #0]
20001062:	f249 20ac 	movw	r0, #37548	; 0x92ac
20001066:	f2c2 0000 	movt	r0, #8192	; 0x2000
2000106a:	4619      	mov	r1, r3
2000106c:	f002 fe12 	bl	20003c94 <printf>
20001070:	e000      	b.n	20001074 <set_x_servo_analog_pw+0x50>

void set_x_servo_analog_pw(uint32_t new_pw) {
    static uint32_t current_pw = 0xFFFFFFFF;

    if (new_pw == current_pw) {
        return;
20001072:	bf00      	nop
    volatile uint32_t* address = (volatile uint32_t*)X_SET_SERVO;
    *address = new_pw;

    current_pw = new_pw;
    printf("X servo set to: %d\r\n", current_pw);
}
20001074:	f107 0710 	add.w	r7, r7, #16
20001078:	46bd      	mov	sp, r7
2000107a:	bd80      	pop	{r7, pc}

2000107c <set_y_servo_analog_pw>:

void set_y_servo_analog_pw(uint32_t new_pw) {
2000107c:	b580      	push	{r7, lr}
2000107e:	b084      	sub	sp, #16
20001080:	af00      	add	r7, sp, #0
20001082:	6078      	str	r0, [r7, #4]
    static uint32_t current_pw = 0xFFFFFFFF;

    if (new_pw == current_pw) {
20001084:	f249 636c 	movw	r3, #38508	; 0x966c
20001088:	f2c2 0300 	movt	r3, #8192	; 0x2000
2000108c:	681b      	ldr	r3, [r3, #0]
2000108e:	687a      	ldr	r2, [r7, #4]
20001090:	429a      	cmp	r2, r3
20001092:	d01a      	beq.n	200010ca <set_y_servo_analog_pw+0x4e>
        return;
    }

    volatile uint32_t* address = (volatile uint32_t*)Y_SET_SERVO;
20001094:	f240 1340 	movw	r3, #320	; 0x140
20001098:	f2c4 0305 	movt	r3, #16389	; 0x4005
2000109c:	60fb      	str	r3, [r7, #12]
    *address = new_pw;
2000109e:	68fb      	ldr	r3, [r7, #12]
200010a0:	687a      	ldr	r2, [r7, #4]
200010a2:	601a      	str	r2, [r3, #0]

    current_pw = new_pw;
200010a4:	f249 636c 	movw	r3, #38508	; 0x966c
200010a8:	f2c2 0300 	movt	r3, #8192	; 0x2000
200010ac:	687a      	ldr	r2, [r7, #4]
200010ae:	601a      	str	r2, [r3, #0]
    printf("Y servo set to: %d\r\n", current_pw);
200010b0:	f249 636c 	movw	r3, #38508	; 0x966c
200010b4:	f2c2 0300 	movt	r3, #8192	; 0x2000
200010b8:	681b      	ldr	r3, [r3, #0]
200010ba:	f249 20c4 	movw	r0, #37572	; 0x92c4
200010be:	f2c2 0000 	movt	r0, #8192	; 0x2000
200010c2:	4619      	mov	r1, r3
200010c4:	f002 fde6 	bl	20003c94 <printf>
200010c8:	e000      	b.n	200010cc <set_y_servo_analog_pw+0x50>

void set_y_servo_analog_pw(uint32_t new_pw) {
    static uint32_t current_pw = 0xFFFFFFFF;

    if (new_pw == current_pw) {
        return;
200010ca:	bf00      	nop
    volatile uint32_t* address = (volatile uint32_t*)Y_SET_SERVO;
    *address = new_pw;

    current_pw = new_pw;
    printf("Y servo set to: %d\r\n", current_pw);
}
200010cc:	f107 0710 	add.w	r7, r7, #16
200010d0:	46bd      	mov	sp, r7
200010d2:	bd80      	pop	{r7, pc}

200010d4 <servos_print_counts>:

void servos_print_counts() {
200010d4:	b580      	push	{r7, lr}
200010d6:	b084      	sub	sp, #16
200010d8:	af00      	add	r7, sp, #0
	volatile uint32_t* x_f_count = (volatile uint32_t*)X_READ_FORWARD;
200010da:	f240 1318 	movw	r3, #280	; 0x118
200010de:	f2c4 0305 	movt	r3, #16389	; 0x4005
200010e2:	603b      	str	r3, [r7, #0]
	volatile uint32_t* x_r_count = (volatile uint32_t*)X_READ_REVERSE;
200010e4:	f240 131c 	movw	r3, #284	; 0x11c
200010e8:	f2c4 0305 	movt	r3, #16389	; 0x4005
200010ec:	607b      	str	r3, [r7, #4]
	volatile uint32_t* y_f_count = (volatile uint32_t*)Y_READ_FORWARD;
200010ee:	f240 1358 	movw	r3, #344	; 0x158
200010f2:	f2c4 0305 	movt	r3, #16389	; 0x4005
200010f6:	60bb      	str	r3, [r7, #8]
	volatile uint32_t* y_r_count = (volatile uint32_t*)Y_READ_REVERSE;
200010f8:	f240 135c 	movw	r3, #348	; 0x15c
200010fc:	f2c4 0305 	movt	r3, #16389	; 0x4005
20001100:	60fb      	str	r3, [r7, #12]

	printf("X Forward: %d,  X Reverse: %d\r\n", *x_f_count, *x_r_count);
20001102:	683b      	ldr	r3, [r7, #0]
20001104:	681a      	ldr	r2, [r3, #0]
20001106:	687b      	ldr	r3, [r7, #4]
20001108:	681b      	ldr	r3, [r3, #0]
2000110a:	f249 20dc 	movw	r0, #37596	; 0x92dc
2000110e:	f2c2 0000 	movt	r0, #8192	; 0x2000
20001112:	4611      	mov	r1, r2
20001114:	461a      	mov	r2, r3
20001116:	f002 fdbd 	bl	20003c94 <printf>
	//printf("Y Forward: %d,  Y Reverse: %d\r\n", *y_f_count, *y_r_count);

}
2000111a:	f107 0710 	add.w	r7, r7, #16
2000111e:	46bd      	mov	sp, r7
20001120:	bd80      	pop	{r7, pc}
20001122:	bf00      	nop

20001124 <_close>:

/*==============================================================================
 * Close a file.
 */
int _close(int file)
{
20001124:	b480      	push	{r7}
20001126:	b083      	sub	sp, #12
20001128:	af00      	add	r7, sp, #0
2000112a:	6078      	str	r0, [r7, #4]
    return -1;
2000112c:	f04f 33ff 	mov.w	r3, #4294967295
}
20001130:	4618      	mov	r0, r3
20001132:	f107 070c 	add.w	r7, r7, #12
20001136:	46bd      	mov	sp, r7
20001138:	bc80      	pop	{r7}
2000113a:	4770      	bx	lr

2000113c <_exit>:
{
	/* Should we force a system reset? */
	while( 1 )
	{
		;
	}
2000113c:	b480      	push	{r7}
2000113e:	b083      	sub	sp, #12
20001140:	af00      	add	r7, sp, #0
20001142:	6078      	str	r0, [r7, #4]
20001144:	e7fe      	b.n	20001144 <_exit+0x8>
20001146:	bf00      	nop

20001148 <_fstat>:

/*==============================================================================
 * Status of an open file.
 */
int _fstat(int file, struct stat *st)
{
20001148:	b480      	push	{r7}
2000114a:	b083      	sub	sp, #12
2000114c:	af00      	add	r7, sp, #0
2000114e:	6078      	str	r0, [r7, #4]
20001150:	6039      	str	r1, [r7, #0]
    st->st_mode = S_IFCHR;
20001152:	683b      	ldr	r3, [r7, #0]
20001154:	f44f 5200 	mov.w	r2, #8192	; 0x2000
20001158:	605a      	str	r2, [r3, #4]
    return 0;
2000115a:	f04f 0300 	mov.w	r3, #0
}
2000115e:	4618      	mov	r0, r3
20001160:	f107 070c 	add.w	r7, r7, #12
20001164:	46bd      	mov	sp, r7
20001166:	bc80      	pop	{r7}
20001168:	4770      	bx	lr
2000116a:	bf00      	nop

2000116c <_isatty>:

/*==============================================================================
 * Query whether output stream is a terminal.
 */
int _isatty(int file)
{
2000116c:	b480      	push	{r7}
2000116e:	b083      	sub	sp, #12
20001170:	af00      	add	r7, sp, #0
20001172:	6078      	str	r0, [r7, #4]
    return 1;
20001174:	f04f 0301 	mov.w	r3, #1
}
20001178:	4618      	mov	r0, r3
2000117a:	f107 070c 	add.w	r7, r7, #12
2000117e:	46bd      	mov	sp, r7
20001180:	bc80      	pop	{r7}
20001182:	4770      	bx	lr

20001184 <_lseek>:

/*==============================================================================
 * Set position in a file.
 */
int _lseek(int file, int ptr, int dir)
{
20001184:	b480      	push	{r7}
20001186:	b085      	sub	sp, #20
20001188:	af00      	add	r7, sp, #0
2000118a:	60f8      	str	r0, [r7, #12]
2000118c:	60b9      	str	r1, [r7, #8]
2000118e:	607a      	str	r2, [r7, #4]
    return 0;
20001190:	f04f 0300 	mov.w	r3, #0
}
20001194:	4618      	mov	r0, r3
20001196:	f107 0714 	add.w	r7, r7, #20
2000119a:	46bd      	mov	sp, r7
2000119c:	bc80      	pop	{r7}
2000119e:	4770      	bx	lr

200011a0 <_read>:

/*==============================================================================
 * Read from a file.
 */
int _read(int file, char *ptr, int len)
{
200011a0:	b480      	push	{r7}
200011a2:	b085      	sub	sp, #20
200011a4:	af00      	add	r7, sp, #0
200011a6:	60f8      	str	r0, [r7, #12]
200011a8:	60b9      	str	r1, [r7, #8]
200011aa:	607a      	str	r2, [r7, #4]
    return 0;
200011ac:	f04f 0300 	mov.w	r3, #0
}
200011b0:	4618      	mov	r0, r3
200011b2:	f107 0714 	add.w	r7, r7, #20
200011b6:	46bd      	mov	sp, r7
200011b8:	bc80      	pop	{r7}
200011ba:	4770      	bx	lr

200011bc <_write_r>:
 * all files, including stdoutso if you need to generate any output, for
 * example to a serial port for debugging, you should make your minimal write
 * capable of doing this.
 */
int _write_r( void * reent, int file, char * ptr, int len )
{
200011bc:	b580      	push	{r7, lr}
200011be:	b084      	sub	sp, #16
200011c0:	af00      	add	r7, sp, #0
200011c2:	60f8      	str	r0, [r7, #12]
200011c4:	60b9      	str	r1, [r7, #8]
200011c6:	607a      	str	r2, [r7, #4]
200011c8:	603b      	str	r3, [r7, #0]
#ifdef ACTEL_STDIO_THRU_UART
    /*--------------------------------------------------------------------------
     * Initialize the UART driver if it is the first time this function is
     * called.
     */
    if ( !g_stdio_uart_init_done )
200011ca:	f649 33e4 	movw	r3, #39908	; 0x9be4
200011ce:	f2c2 0300 	movt	r3, #8192	; 0x2000
200011d2:	681b      	ldr	r3, [r3, #0]
200011d4:	2b00      	cmp	r3, #0
200011d6:	d110      	bne.n	200011fa <_write_r+0x3e>
    {
        MSS_UART_init( &g_mss_uart0, ACTEL_STDIO_BAUD_RATE, (MSS_UART_DATA_8_BITS | MSS_UART_NO_PARITY));
200011d8:	f649 4050 	movw	r0, #40016	; 0x9c50
200011dc:	f2c2 0000 	movt	r0, #8192	; 0x2000
200011e0:	f44f 4161 	mov.w	r1, #57600	; 0xe100
200011e4:	f04f 0203 	mov.w	r2, #3
200011e8:	f000 f87e 	bl	200012e8 <MSS_UART_init>
        g_stdio_uart_init_done = 1;
200011ec:	f649 33e4 	movw	r3, #39908	; 0x9be4
200011f0:	f2c2 0300 	movt	r3, #8192	; 0x2000
200011f4:	f04f 0201 	mov.w	r2, #1
200011f8:	601a      	str	r2, [r3, #0]
    }
    
    /*--------------------------------------------------------------------------
     * Output text to the UART.
     */
    MSS_UART_polled_tx( &g_mss_uart0, (uint8_t *)ptr, len );
200011fa:	683b      	ldr	r3, [r7, #0]
200011fc:	f649 4050 	movw	r0, #40016	; 0x9c50
20001200:	f2c2 0000 	movt	r0, #8192	; 0x2000
20001204:	6879      	ldr	r1, [r7, #4]
20001206:	461a      	mov	r2, r3
20001208:	f000 f970 	bl	200014ec <MSS_UART_polled_tx>
    
    return len;
2000120c:	683b      	ldr	r3, [r7, #0]
#else   /* ACTEL_STDIO_THRU_UART */
    return 0;
#endif  /* ACTEL_STDIO_THRU_UART */
}
2000120e:	4618      	mov	r0, r3
20001210:	f107 0710 	add.w	r7, r7, #16
20001214:	46bd      	mov	sp, r7
20001216:	bd80      	pop	{r7, pc}

20001218 <_sbrk>:
 * it is useful to have a working implementation. The following suffices for a
 * standalone system; it exploits the symbol _end automatically defined by the
 * GNU linker. 
 */
caddr_t _sbrk(int incr)
{
20001218:	b580      	push	{r7, lr}
2000121a:	b084      	sub	sp, #16
2000121c:	af00      	add	r7, sp, #0
2000121e:	6078      	str	r0, [r7, #4]
    extern char _end;		/* Defined by the linker */
    static char *heap_end;
    char *prev_heap_end;
    char * stack_ptr;
    
    if (heap_end == 0)
20001220:	f649 33e8 	movw	r3, #39912	; 0x9be8
20001224:	f2c2 0300 	movt	r3, #8192	; 0x2000
20001228:	681b      	ldr	r3, [r3, #0]
2000122a:	2b00      	cmp	r3, #0
2000122c:	d108      	bne.n	20001240 <_sbrk+0x28>
    {
      heap_end = &_end;
2000122e:	f649 33e8 	movw	r3, #39912	; 0x9be8
20001232:	f2c2 0300 	movt	r3, #8192	; 0x2000
20001236:	f649 5288 	movw	r2, #40328	; 0x9d88
2000123a:	f2c2 0200 	movt	r2, #8192	; 0x2000
2000123e:	601a      	str	r2, [r3, #0]
    }
    
    prev_heap_end = heap_end;
20001240:	f649 33e8 	movw	r3, #39912	; 0x9be8
20001244:	f2c2 0300 	movt	r3, #8192	; 0x2000
20001248:	681b      	ldr	r3, [r3, #0]
2000124a:	60bb      	str	r3, [r7, #8]
    asm volatile ("MRS %0, msp" : "=r" (stack_ptr) );
2000124c:	f3ef 8308 	mrs	r3, MSP
20001250:	60fb      	str	r3, [r7, #12]
    if (heap_end + incr > stack_ptr)
20001252:	f649 33e8 	movw	r3, #39912	; 0x9be8
20001256:	f2c2 0300 	movt	r3, #8192	; 0x2000
2000125a:	681a      	ldr	r2, [r3, #0]
2000125c:	687b      	ldr	r3, [r7, #4]
2000125e:	441a      	add	r2, r3
20001260:	68fb      	ldr	r3, [r7, #12]
20001262:	429a      	cmp	r2, r3
20001264:	d90f      	bls.n	20001286 <_sbrk+0x6e>
    {
      _write_r ((void *)0, 1, "Heap and stack collision\n", 25);
20001266:	f04f 0000 	mov.w	r0, #0
2000126a:	f04f 0101 	mov.w	r1, #1
2000126e:	f249 22fc 	movw	r2, #37628	; 0x92fc
20001272:	f2c2 0200 	movt	r2, #8192	; 0x2000
20001276:	f04f 0319 	mov.w	r3, #25
2000127a:	f7ff ff9f 	bl	200011bc <_write_r>
      _exit (1);
2000127e:	f04f 0001 	mov.w	r0, #1
20001282:	f7ff ff5b 	bl	2000113c <_exit>
    }
  
    heap_end += incr;
20001286:	f649 33e8 	movw	r3, #39912	; 0x9be8
2000128a:	f2c2 0300 	movt	r3, #8192	; 0x2000
2000128e:	681a      	ldr	r2, [r3, #0]
20001290:	687b      	ldr	r3, [r7, #4]
20001292:	441a      	add	r2, r3
20001294:	f649 33e8 	movw	r3, #39912	; 0x9be8
20001298:	f2c2 0300 	movt	r3, #8192	; 0x2000
2000129c:	601a      	str	r2, [r3, #0]
    return (caddr_t) prev_heap_end;
2000129e:	68bb      	ldr	r3, [r7, #8]
}
200012a0:	4618      	mov	r0, r3
200012a2:	f107 0710 	add.w	r7, r7, #16
200012a6:	46bd      	mov	sp, r7
200012a8:	bd80      	pop	{r7, pc}
200012aa:	bf00      	nop

200012ac <NVIC_ClearPendingIRQ>:
 *
 * Clear the pending bit for the specified interrupt. 
 * The interrupt number cannot be a negative value.
 */
static __INLINE void NVIC_ClearPendingIRQ(IRQn_Type IRQn)
{
200012ac:	b480      	push	{r7}
200012ae:	b083      	sub	sp, #12
200012b0:	af00      	add	r7, sp, #0
200012b2:	4603      	mov	r3, r0
200012b4:	80fb      	strh	r3, [r7, #6]
  NVIC->ICPR[((uint32_t)(IRQn) >> 5)] = (1 << ((uint32_t)(IRQn) & 0x1F)); /* Clear pending interrupt */
200012b6:	f24e 1300 	movw	r3, #57600	; 0xe100
200012ba:	f2ce 0300 	movt	r3, #57344	; 0xe000
200012be:	f9b7 2006 	ldrsh.w	r2, [r7, #6]
200012c2:	ea4f 1252 	mov.w	r2, r2, lsr #5
200012c6:	88f9      	ldrh	r1, [r7, #6]
200012c8:	f001 011f 	and.w	r1, r1, #31
200012cc:	f04f 0001 	mov.w	r0, #1
200012d0:	fa00 f101 	lsl.w	r1, r0, r1
200012d4:	f102 0260 	add.w	r2, r2, #96	; 0x60
200012d8:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
}
200012dc:	f107 070c 	add.w	r7, r7, #12
200012e0:	46bd      	mov	sp, r7
200012e2:	bc80      	pop	{r7}
200012e4:	4770      	bx	lr
200012e6:	bf00      	nop

200012e8 <MSS_UART_init>:
(
    mss_uart_instance_t* this_uart,
    uint32_t baud_rate,
    uint8_t line_config
)
{
200012e8:	b580      	push	{r7, lr}
200012ea:	b088      	sub	sp, #32
200012ec:	af00      	add	r7, sp, #0
200012ee:	60f8      	str	r0, [r7, #12]
200012f0:	60b9      	str	r1, [r7, #8]
200012f2:	4613      	mov	r3, r2
200012f4:	71fb      	strb	r3, [r7, #7]
    uint16_t baud_value = 1U;
200012f6:	f04f 0301 	mov.w	r3, #1
200012fa:	82fb      	strh	r3, [r7, #22]
    uint32_t pclk_freq = 0U;
200012fc:	f04f 0300 	mov.w	r3, #0
20001300:	61bb      	str	r3, [r7, #24]
    uint32_t baud_value_l;

    /* The driver expects g_mss_uart0 and g_mss_uart1 to be the only
     * mss_uart_instance_t instances used to identify UART0 and UART1. */
    ASSERT( (this_uart == &g_mss_uart0) || (this_uart == &g_mss_uart1) );
20001302:	68fa      	ldr	r2, [r7, #12]
20001304:	f649 4350 	movw	r3, #40016	; 0x9c50
20001308:	f2c2 0300 	movt	r3, #8192	; 0x2000
2000130c:	429a      	cmp	r2, r3
2000130e:	d007      	beq.n	20001320 <MSS_UART_init+0x38>
20001310:	68fa      	ldr	r2, [r7, #12]
20001312:	f649 4328 	movw	r3, #39976	; 0x9c28
20001316:	f2c2 0300 	movt	r3, #8192	; 0x2000
2000131a:	429a      	cmp	r2, r3
2000131c:	d000      	beq.n	20001320 <MSS_UART_init+0x38>
2000131e:	be00      	bkpt	0x0000

    /* baud_rate should be greater than 0 */
    ASSERT( 0U < baud_rate );
20001320:	68bb      	ldr	r3, [r7, #8]
20001322:	2b00      	cmp	r3, #0
20001324:	d100      	bne.n	20001328 <MSS_UART_init+0x40>
20001326:	be00      	bkpt	0x0000

    /* Force the value of the CMSIS global variables holding the various system
     * clock frequencies to be updated. */
    SystemCoreClockUpdate();
20001328:	f001 f8e6 	bl	200024f8 <SystemCoreClockUpdate>

    if ( this_uart == &g_mss_uart0 )
2000132c:	68fa      	ldr	r2, [r7, #12]
2000132e:	f649 4350 	movw	r3, #40016	; 0x9c50
20001332:	f2c2 0300 	movt	r3, #8192	; 0x2000
20001336:	429a      	cmp	r2, r3
20001338:	d12e      	bne.n	20001398 <MSS_UART_init+0xb0>
    {
        this_uart->hw_reg = UART0;
2000133a:	68fb      	ldr	r3, [r7, #12]
2000133c:	f04f 4280 	mov.w	r2, #1073741824	; 0x40000000
20001340:	601a      	str	r2, [r3, #0]
        this_uart->hw_reg_bit = UART0_BITBAND;
20001342:	68fb      	ldr	r3, [r7, #12]
20001344:	f04f 4284 	mov.w	r2, #1107296256	; 0x42000000
20001348:	605a      	str	r2, [r3, #4]
        this_uart->irqn = UART0_IRQn;
2000134a:	68fb      	ldr	r3, [r7, #12]
2000134c:	f04f 020a 	mov.w	r2, #10
20001350:	811a      	strh	r2, [r3, #8]

        pclk_freq = g_FrequencyPCLK0;
20001352:	f249 637c 	movw	r3, #38524	; 0x967c
20001356:	f2c2 0300 	movt	r3, #8192	; 0x2000
2000135a:	681b      	ldr	r3, [r3, #0]
2000135c:	61bb      	str	r3, [r7, #24]

        /* reset UART0 */
        SYSREG->SOFT_RST_CR |= SYSREG_UART0_SOFTRESET_MASK;
2000135e:	f242 0300 	movw	r3, #8192	; 0x2000
20001362:	f2ce 0304 	movt	r3, #57348	; 0xe004
20001366:	f242 0200 	movw	r2, #8192	; 0x2000
2000136a:	f2ce 0204 	movt	r2, #57348	; 0xe004
2000136e:	6b12      	ldr	r2, [r2, #48]	; 0x30
20001370:	f042 0280 	orr.w	r2, r2, #128	; 0x80
20001374:	631a      	str	r2, [r3, #48]	; 0x30
        /* Clear any previously pended UART0 interrupt */
        NVIC_ClearPendingIRQ( UART0_IRQn );
20001376:	f04f 000a 	mov.w	r0, #10
2000137a:	f7ff ff97 	bl	200012ac <NVIC_ClearPendingIRQ>
        /* Take UART0 out of reset. */
        SYSREG->SOFT_RST_CR &= ~SYSREG_UART0_SOFTRESET_MASK;
2000137e:	f242 0300 	movw	r3, #8192	; 0x2000
20001382:	f2ce 0304 	movt	r3, #57348	; 0xe004
20001386:	f242 0200 	movw	r2, #8192	; 0x2000
2000138a:	f2ce 0204 	movt	r2, #57348	; 0xe004
2000138e:	6b12      	ldr	r2, [r2, #48]	; 0x30
20001390:	f022 0280 	bic.w	r2, r2, #128	; 0x80
20001394:	631a      	str	r2, [r3, #48]	; 0x30
20001396:	e031      	b.n	200013fc <MSS_UART_init+0x114>
    }
    else
    {
        this_uart->hw_reg = UART1;
20001398:	68fa      	ldr	r2, [r7, #12]
2000139a:	f240 0300 	movw	r3, #0
2000139e:	f2c4 0301 	movt	r3, #16385	; 0x4001
200013a2:	6013      	str	r3, [r2, #0]
        this_uart->hw_reg_bit = UART1_BITBAND;
200013a4:	68fa      	ldr	r2, [r7, #12]
200013a6:	f240 0300 	movw	r3, #0
200013aa:	f2c4 2320 	movt	r3, #16928	; 0x4220
200013ae:	6053      	str	r3, [r2, #4]
        this_uart->irqn = UART1_IRQn;
200013b0:	68fb      	ldr	r3, [r7, #12]
200013b2:	f04f 020b 	mov.w	r2, #11
200013b6:	811a      	strh	r2, [r3, #8]

        pclk_freq = g_FrequencyPCLK1;
200013b8:	f249 6380 	movw	r3, #38528	; 0x9680
200013bc:	f2c2 0300 	movt	r3, #8192	; 0x2000
200013c0:	681b      	ldr	r3, [r3, #0]
200013c2:	61bb      	str	r3, [r7, #24]

        /* Reset UART1 */
        SYSREG->SOFT_RST_CR |= SYSREG_UART1_SOFTRESET_MASK;
200013c4:	f242 0300 	movw	r3, #8192	; 0x2000
200013c8:	f2ce 0304 	movt	r3, #57348	; 0xe004
200013cc:	f242 0200 	movw	r2, #8192	; 0x2000
200013d0:	f2ce 0204 	movt	r2, #57348	; 0xe004
200013d4:	6b12      	ldr	r2, [r2, #48]	; 0x30
200013d6:	f442 7280 	orr.w	r2, r2, #256	; 0x100
200013da:	631a      	str	r2, [r3, #48]	; 0x30
        /* Clear any previously pended UART1 interrupt */
        NVIC_ClearPendingIRQ( UART1_IRQn );
200013dc:	f04f 000b 	mov.w	r0, #11
200013e0:	f7ff ff64 	bl	200012ac <NVIC_ClearPendingIRQ>
        /* Take UART1 out of reset. */
        SYSREG->SOFT_RST_CR &= ~SYSREG_UART1_SOFTRESET_MASK;
200013e4:	f242 0300 	movw	r3, #8192	; 0x2000
200013e8:	f2ce 0304 	movt	r3, #57348	; 0xe004
200013ec:	f242 0200 	movw	r2, #8192	; 0x2000
200013f0:	f2ce 0204 	movt	r2, #57348	; 0xe004
200013f4:	6b12      	ldr	r2, [r2, #48]	; 0x30
200013f6:	f422 7280 	bic.w	r2, r2, #256	; 0x100
200013fa:	631a      	str	r2, [r3, #48]	; 0x30
    }

    /* disable interrupts */
    this_uart->hw_reg->IER = 0U;
200013fc:	68fb      	ldr	r3, [r7, #12]
200013fe:	681b      	ldr	r3, [r3, #0]
20001400:	f04f 0200 	mov.w	r2, #0
20001404:	711a      	strb	r2, [r3, #4]
     * The baud value is computed using the following equation:
     *      baud_value_l = PCLK_Frequency / (baud_rate * 16)
     * The baud value is rounded up or down depending on what would be the remainder
     * of the divide by 16 operation.
     */
    if( 0U < baud_rate )
20001406:	68bb      	ldr	r3, [r7, #8]
20001408:	2b00      	cmp	r3, #0
2000140a:	d021      	beq.n	20001450 <MSS_UART_init+0x168>
    {
        baud_value_l = (uint32_t)(pclk_freq / baud_rate);
2000140c:	69ba      	ldr	r2, [r7, #24]
2000140e:	68bb      	ldr	r3, [r7, #8]
20001410:	fbb2 f3f3 	udiv	r3, r2, r3
20001414:	61fb      	str	r3, [r7, #28]
        if( baud_value_l & 0x00000008U )
20001416:	69fb      	ldr	r3, [r7, #28]
20001418:	f003 0308 	and.w	r3, r3, #8
2000141c:	2b00      	cmp	r3, #0
2000141e:	d006      	beq.n	2000142e <MSS_UART_init+0x146>
        {
            /* remainder above 0.5 */
            baud_value_l = (baud_value_l >> 4U) + 1U;        
20001420:	69fb      	ldr	r3, [r7, #28]
20001422:	ea4f 1313 	mov.w	r3, r3, lsr #4
20001426:	f103 0301 	add.w	r3, r3, #1
2000142a:	61fb      	str	r3, [r7, #28]
2000142c:	e003      	b.n	20001436 <MSS_UART_init+0x14e>
        }
        else
        {
            /* remainder below 0.5 */
            baud_value_l = (baud_value_l >> 4U);
2000142e:	69fb      	ldr	r3, [r7, #28]
20001430:	ea4f 1313 	mov.w	r3, r3, lsr #4
20001434:	61fb      	str	r3, [r7, #28]
        }
    
        /* Check if the baud rate is supported by the PCLK */
        ASSERT( baud_value_l <= UINT16_MAX);
20001436:	69fa      	ldr	r2, [r7, #28]
20001438:	f64f 73ff 	movw	r3, #65535	; 0xffff
2000143c:	429a      	cmp	r2, r3
2000143e:	d900      	bls.n	20001442 <MSS_UART_init+0x15a>
20001440:	be00      	bkpt	0x0000
        if( baud_value_l <= (uint32_t)UINT16_MAX)
20001442:	69fa      	ldr	r2, [r7, #28]
20001444:	f64f 73ff 	movw	r3, #65535	; 0xffff
20001448:	429a      	cmp	r2, r3
2000144a:	d801      	bhi.n	20001450 <MSS_UART_init+0x168>
        {
            baud_value = (uint16_t)baud_value_l;
2000144c:	69fb      	ldr	r3, [r7, #28]
2000144e:	82fb      	strh	r3, [r7, #22]
        }
    }
    
    /* set divisor latch */
    this_uart->hw_reg_bit->LCR_DLAB = (uint32_t)1;
20001450:	68fb      	ldr	r3, [r7, #12]
20001452:	685b      	ldr	r3, [r3, #4]
20001454:	f04f 0201 	mov.w	r2, #1
20001458:	f8c3 219c 	str.w	r2, [r3, #412]	; 0x19c

    /* msb of baud value */
    this_uart->hw_reg->DMR = (uint8_t)(baud_value >> 8);
2000145c:	68fb      	ldr	r3, [r7, #12]
2000145e:	681b      	ldr	r3, [r3, #0]
20001460:	8afa      	ldrh	r2, [r7, #22]
20001462:	ea4f 2212 	mov.w	r2, r2, lsr #8
20001466:	b292      	uxth	r2, r2
20001468:	b2d2      	uxtb	r2, r2
2000146a:	711a      	strb	r2, [r3, #4]
    /* lsb of baud value */
    this_uart->hw_reg->DLR = (uint8_t)baud_value;
2000146c:	68fb      	ldr	r3, [r7, #12]
2000146e:	681b      	ldr	r3, [r3, #0]
20001470:	8afa      	ldrh	r2, [r7, #22]
20001472:	b2d2      	uxtb	r2, r2
20001474:	701a      	strb	r2, [r3, #0]

    /* reset divisor latch */
    this_uart->hw_reg_bit->LCR_DLAB = (uint32_t)0;
20001476:	68fb      	ldr	r3, [r7, #12]
20001478:	685b      	ldr	r3, [r3, #4]
2000147a:	f04f 0200 	mov.w	r2, #0
2000147e:	f8c3 219c 	str.w	r2, [r3, #412]	; 0x19c

    /* set the line control register (bit length, stop bits, parity) */
    this_uart->hw_reg->LCR = line_config;
20001482:	68fb      	ldr	r3, [r7, #12]
20001484:	681b      	ldr	r3, [r3, #0]
20001486:	79fa      	ldrb	r2, [r7, #7]
20001488:	731a      	strb	r2, [r3, #12]

    /* FIFO configuration */
    /* RX FIFO length = 1 byte, clear receiver FIFO, 
       clear transmitter FIFO, enable RXRDYN and TXRDYN pins. */
    this_uart->hw_reg->FCR = (uint8_t)MSS_UART_FIFO_SINGLE_BYTE | 
2000148a:	68fb      	ldr	r3, [r7, #12]
2000148c:	681b      	ldr	r3, [r3, #0]
2000148e:	f04f 020e 	mov.w	r2, #14
20001492:	721a      	strb	r2, [r3, #8]
                              FCR_CLEAR_RX_FIFO_MASK | FCR_CLEAR_TX_FIFO_MASK | 
                              FCR_ENABLE_TXRDY_RXRDY_MASK;
    /* disable loopback */
    this_uart->hw_reg_bit->MCR_LOOP = (uint32_t)0;
20001494:	68fb      	ldr	r3, [r7, #12]
20001496:	685b      	ldr	r3, [r3, #4]
20001498:	f04f 0200 	mov.w	r2, #0
2000149c:	f8c3 2210 	str.w	r2, [r3, #528]	; 0x210

    /* Instance setup */
    this_uart->tx_buff_size = TX_COMPLETE;
200014a0:	68fb      	ldr	r3, [r7, #12]
200014a2:	f04f 0200 	mov.w	r2, #0
200014a6:	611a      	str	r2, [r3, #16]
    this_uart->tx_buffer = (const uint8_t *)0;
200014a8:	68fb      	ldr	r3, [r7, #12]
200014aa:	f04f 0200 	mov.w	r2, #0
200014ae:	60da      	str	r2, [r3, #12]
    this_uart->tx_idx = 0U;
200014b0:	68fb      	ldr	r3, [r7, #12]
200014b2:	f04f 0200 	mov.w	r2, #0
200014b6:	615a      	str	r2, [r3, #20]

    /* Default handlers for MSS UART interrupts */
    this_uart->rx_handler       = NULL_HANDLER;
200014b8:	68fb      	ldr	r3, [r7, #12]
200014ba:	f04f 0200 	mov.w	r2, #0
200014be:	61da      	str	r2, [r3, #28]
    this_uart->tx_handler       = default_tx_handler;
200014c0:	68fa      	ldr	r2, [r7, #12]
200014c2:	f241 63ed 	movw	r3, #5869	; 0x16ed
200014c6:	f2c2 0300 	movt	r3, #8192	; 0x2000
200014ca:	6213      	str	r3, [r2, #32]
    this_uart->linests_handler  = NULL_HANDLER;
200014cc:	68fb      	ldr	r3, [r7, #12]
200014ce:	f04f 0200 	mov.w	r2, #0
200014d2:	619a      	str	r2, [r3, #24]
    this_uart->modemsts_handler = NULL_HANDLER;
200014d4:	68fb      	ldr	r3, [r7, #12]
200014d6:	f04f 0200 	mov.w	r2, #0
200014da:	625a      	str	r2, [r3, #36]	; 0x24

    /* Initialize the sticky status */
    this_uart->status = 0U;
200014dc:	68fb      	ldr	r3, [r7, #12]
200014de:	f04f 0200 	mov.w	r2, #0
200014e2:	729a      	strb	r2, [r3, #10]
}
200014e4:	f107 0720 	add.w	r7, r7, #32
200014e8:	46bd      	mov	sp, r7
200014ea:	bd80      	pop	{r7, pc}

200014ec <MSS_UART_polled_tx>:
(
    mss_uart_instance_t * this_uart,
    const uint8_t * pbuff,
    uint32_t tx_size
)
{
200014ec:	b480      	push	{r7}
200014ee:	b089      	sub	sp, #36	; 0x24
200014f0:	af00      	add	r7, sp, #0
200014f2:	60f8      	str	r0, [r7, #12]
200014f4:	60b9      	str	r1, [r7, #8]
200014f6:	607a      	str	r2, [r7, #4]
    uint32_t char_idx = 0U;
200014f8:	f04f 0300 	mov.w	r3, #0
200014fc:	613b      	str	r3, [r7, #16]
    uint32_t size_sent;
    uint8_t status;

    ASSERT( (this_uart == &g_mss_uart0) || (this_uart == &g_mss_uart1) );
200014fe:	68fa      	ldr	r2, [r7, #12]
20001500:	f649 4350 	movw	r3, #40016	; 0x9c50
20001504:	f2c2 0300 	movt	r3, #8192	; 0x2000
20001508:	429a      	cmp	r2, r3
2000150a:	d007      	beq.n	2000151c <MSS_UART_polled_tx+0x30>
2000150c:	68fa      	ldr	r2, [r7, #12]
2000150e:	f649 4328 	movw	r3, #39976	; 0x9c28
20001512:	f2c2 0300 	movt	r3, #8192	; 0x2000
20001516:	429a      	cmp	r2, r3
20001518:	d000      	beq.n	2000151c <MSS_UART_polled_tx+0x30>
2000151a:	be00      	bkpt	0x0000
    ASSERT( pbuff != ( (uint8_t *)0 ) );
2000151c:	68bb      	ldr	r3, [r7, #8]
2000151e:	2b00      	cmp	r3, #0
20001520:	d100      	bne.n	20001524 <MSS_UART_polled_tx+0x38>
20001522:	be00      	bkpt	0x0000
    ASSERT( tx_size > 0U );
20001524:	687b      	ldr	r3, [r7, #4]
20001526:	2b00      	cmp	r3, #0
20001528:	d100      	bne.n	2000152c <MSS_UART_polled_tx+0x40>
2000152a:	be00      	bkpt	0x0000

    if( ( (this_uart == &g_mss_uart0) || (this_uart == &g_mss_uart1) ) &&
2000152c:	68fa      	ldr	r2, [r7, #12]
2000152e:	f649 4350 	movw	r3, #40016	; 0x9c50
20001532:	f2c2 0300 	movt	r3, #8192	; 0x2000
20001536:	429a      	cmp	r2, r3
20001538:	d006      	beq.n	20001548 <MSS_UART_polled_tx+0x5c>
2000153a:	68fa      	ldr	r2, [r7, #12]
2000153c:	f649 4328 	movw	r3, #39976	; 0x9c28
20001540:	f2c2 0300 	movt	r3, #8192	; 0x2000
20001544:	429a      	cmp	r2, r3
20001546:	d13d      	bne.n	200015c4 <MSS_UART_polled_tx+0xd8>
20001548:	68bb      	ldr	r3, [r7, #8]
2000154a:	2b00      	cmp	r3, #0
2000154c:	d03a      	beq.n	200015c4 <MSS_UART_polled_tx+0xd8>
2000154e:	687b      	ldr	r3, [r7, #4]
20001550:	2b00      	cmp	r3, #0
20001552:	d037      	beq.n	200015c4 <MSS_UART_polled_tx+0xd8>
         /* Remain in this loop until the entire input buffer
          * has been transferred to the UART.
          */
        do {
            /* Read the Line Status Register and update the sticky record */
            status = this_uart->hw_reg->LSR;
20001554:	68fb      	ldr	r3, [r7, #12]
20001556:	681b      	ldr	r3, [r3, #0]
20001558:	7d1b      	ldrb	r3, [r3, #20]
2000155a:	76fb      	strb	r3, [r7, #27]
            this_uart->status |= status;
2000155c:	68fb      	ldr	r3, [r7, #12]
2000155e:	7a9a      	ldrb	r2, [r3, #10]
20001560:	7efb      	ldrb	r3, [r7, #27]
20001562:	ea42 0303 	orr.w	r3, r2, r3
20001566:	b2da      	uxtb	r2, r3
20001568:	68fb      	ldr	r3, [r7, #12]
2000156a:	729a      	strb	r2, [r3, #10]

            /* Check if TX FIFO is empty. */
            if( status & MSS_UART_THRE )
2000156c:	7efb      	ldrb	r3, [r7, #27]
2000156e:	f003 0320 	and.w	r3, r3, #32
20001572:	2b00      	cmp	r3, #0
20001574:	d023      	beq.n	200015be <MSS_UART_polled_tx+0xd2>
            {
                uint32_t fill_size = TX_FIFO_SIZE;
20001576:	f04f 0310 	mov.w	r3, #16
2000157a:	61fb      	str	r3, [r7, #28]

                /* Calculate the number of bytes to transmit. */
                if ( tx_size < TX_FIFO_SIZE )
2000157c:	687b      	ldr	r3, [r7, #4]
2000157e:	2b0f      	cmp	r3, #15
20001580:	d801      	bhi.n	20001586 <MSS_UART_polled_tx+0x9a>
                {
                    fill_size = tx_size;
20001582:	687b      	ldr	r3, [r7, #4]
20001584:	61fb      	str	r3, [r7, #28]
                }

                /* Fill the TX FIFO with the calculated the number of bytes. */
                for ( size_sent = 0U; size_sent < fill_size; ++size_sent )
20001586:	f04f 0300 	mov.w	r3, #0
2000158a:	617b      	str	r3, [r7, #20]
2000158c:	e00e      	b.n	200015ac <MSS_UART_polled_tx+0xc0>
                {
                    /* Send next character in the buffer. */
                    this_uart->hw_reg->THR = pbuff[char_idx++];
2000158e:	68fb      	ldr	r3, [r7, #12]
20001590:	681b      	ldr	r3, [r3, #0]
20001592:	68b9      	ldr	r1, [r7, #8]
20001594:	693a      	ldr	r2, [r7, #16]
20001596:	440a      	add	r2, r1
20001598:	7812      	ldrb	r2, [r2, #0]
2000159a:	701a      	strb	r2, [r3, #0]
2000159c:	693b      	ldr	r3, [r7, #16]
2000159e:	f103 0301 	add.w	r3, r3, #1
200015a2:	613b      	str	r3, [r7, #16]
                {
                    fill_size = tx_size;
                }

                /* Fill the TX FIFO with the calculated the number of bytes. */
                for ( size_sent = 0U; size_sent < fill_size; ++size_sent )
200015a4:	697b      	ldr	r3, [r7, #20]
200015a6:	f103 0301 	add.w	r3, r3, #1
200015aa:	617b      	str	r3, [r7, #20]
200015ac:	697a      	ldr	r2, [r7, #20]
200015ae:	69fb      	ldr	r3, [r7, #28]
200015b0:	429a      	cmp	r2, r3
200015b2:	d3ec      	bcc.n	2000158e <MSS_UART_polled_tx+0xa2>
                    /* Send next character in the buffer. */
                    this_uart->hw_reg->THR = pbuff[char_idx++];
                }

                /* Calculate the number of untransmitted bytes remaining. */
                tx_size -= size_sent;
200015b4:	687a      	ldr	r2, [r7, #4]
200015b6:	697b      	ldr	r3, [r7, #20]
200015b8:	ebc3 0302 	rsb	r3, r3, r2
200015bc:	607b      	str	r3, [r7, #4]
            }
        }while( tx_size );
200015be:	687b      	ldr	r3, [r7, #4]
200015c0:	2b00      	cmp	r3, #0
200015c2:	d1c7      	bne.n	20001554 <MSS_UART_polled_tx+0x68>
    }
}
200015c4:	f107 0724 	add.w	r7, r7, #36	; 0x24
200015c8:	46bd      	mov	sp, r7
200015ca:	bc80      	pop	{r7}
200015cc:	4770      	bx	lr
200015ce:	bf00      	nop

200015d0 <MSS_UART_isr>:
static void
MSS_UART_isr
(
    mss_uart_instance_t * this_uart
)
{
200015d0:	b580      	push	{r7, lr}
200015d2:	b084      	sub	sp, #16
200015d4:	af00      	add	r7, sp, #0
200015d6:	6078      	str	r0, [r7, #4]
    uint8_t iirf;

    ASSERT( (this_uart == &g_mss_uart0) || (this_uart == &g_mss_uart1) );
200015d8:	687a      	ldr	r2, [r7, #4]
200015da:	f649 4350 	movw	r3, #40016	; 0x9c50
200015de:	f2c2 0300 	movt	r3, #8192	; 0x2000
200015e2:	429a      	cmp	r2, r3
200015e4:	d007      	beq.n	200015f6 <MSS_UART_isr+0x26>
200015e6:	687a      	ldr	r2, [r7, #4]
200015e8:	f649 4328 	movw	r3, #39976	; 0x9c28
200015ec:	f2c2 0300 	movt	r3, #8192	; 0x2000
200015f0:	429a      	cmp	r2, r3
200015f2:	d000      	beq.n	200015f6 <MSS_UART_isr+0x26>
200015f4:	be00      	bkpt	0x0000

    if ( (this_uart == &g_mss_uart0) || (this_uart == &g_mss_uart1) )
200015f6:	687a      	ldr	r2, [r7, #4]
200015f8:	f649 4350 	movw	r3, #40016	; 0x9c50
200015fc:	f2c2 0300 	movt	r3, #8192	; 0x2000
20001600:	429a      	cmp	r2, r3
20001602:	d006      	beq.n	20001612 <MSS_UART_isr+0x42>
20001604:	687a      	ldr	r2, [r7, #4]
20001606:	f649 4328 	movw	r3, #39976	; 0x9c28
2000160a:	f2c2 0300 	movt	r3, #8192	; 0x2000
2000160e:	429a      	cmp	r2, r3
20001610:	d167      	bne.n	200016e2 <MSS_UART_isr+0x112>
    {
        iirf = this_uart->hw_reg->IIR & IIRF_MASK;
20001612:	687b      	ldr	r3, [r7, #4]
20001614:	681b      	ldr	r3, [r3, #0]
20001616:	7a1b      	ldrb	r3, [r3, #8]
20001618:	b2db      	uxtb	r3, r3
2000161a:	f003 030f 	and.w	r3, r3, #15
2000161e:	73fb      	strb	r3, [r7, #15]

        switch ( iirf )
20001620:	7bfb      	ldrb	r3, [r7, #15]
20001622:	2b0c      	cmp	r3, #12
20001624:	d854      	bhi.n	200016d0 <MSS_UART_isr+0x100>
20001626:	a201      	add	r2, pc, #4	; (adr r2, 2000162c <MSS_UART_isr+0x5c>)
20001628:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
2000162c:	20001661 	.word	0x20001661
20001630:	200016d1 	.word	0x200016d1
20001634:	2000167d 	.word	0x2000167d
20001638:	200016d1 	.word	0x200016d1
2000163c:	20001699 	.word	0x20001699
20001640:	200016d1 	.word	0x200016d1
20001644:	200016b5 	.word	0x200016b5
20001648:	200016d1 	.word	0x200016d1
2000164c:	200016d1 	.word	0x200016d1
20001650:	200016d1 	.word	0x200016d1
20001654:	200016d1 	.word	0x200016d1
20001658:	200016d1 	.word	0x200016d1
2000165c:	20001699 	.word	0x20001699
        {
            case IIRF_MODEM_STATUS:  /* Modem status interrupt */
            {
                ASSERT( NULL_HANDLER != this_uart->modemsts_handler );
20001660:	687b      	ldr	r3, [r7, #4]
20001662:	6a5b      	ldr	r3, [r3, #36]	; 0x24
20001664:	2b00      	cmp	r3, #0
20001666:	d100      	bne.n	2000166a <MSS_UART_isr+0x9a>
20001668:	be00      	bkpt	0x0000
                if( NULL_HANDLER != this_uart->modemsts_handler )
2000166a:	687b      	ldr	r3, [r7, #4]
2000166c:	6a5b      	ldr	r3, [r3, #36]	; 0x24
2000166e:	2b00      	cmp	r3, #0
20001670:	d030      	beq.n	200016d4 <MSS_UART_isr+0x104>
                {
                   (*(this_uart->modemsts_handler))( this_uart );
20001672:	687b      	ldr	r3, [r7, #4]
20001674:	6a5b      	ldr	r3, [r3, #36]	; 0x24
20001676:	6878      	ldr	r0, [r7, #4]
20001678:	4798      	blx	r3
                }
            }
            break;
2000167a:	e032      	b.n	200016e2 <MSS_UART_isr+0x112>

            case IIRF_THRE: /* Transmitter Holding Register Empty */
            {
                ASSERT( NULL_HANDLER != this_uart->tx_handler );
2000167c:	687b      	ldr	r3, [r7, #4]
2000167e:	6a1b      	ldr	r3, [r3, #32]
20001680:	2b00      	cmp	r3, #0
20001682:	d100      	bne.n	20001686 <MSS_UART_isr+0xb6>
20001684:	be00      	bkpt	0x0000
                if ( NULL_HANDLER != this_uart->tx_handler )
20001686:	687b      	ldr	r3, [r7, #4]
20001688:	6a1b      	ldr	r3, [r3, #32]
2000168a:	2b00      	cmp	r3, #0
2000168c:	d024      	beq.n	200016d8 <MSS_UART_isr+0x108>
                {
                    (*(this_uart->tx_handler))( this_uart );
2000168e:	687b      	ldr	r3, [r7, #4]
20001690:	6a1b      	ldr	r3, [r3, #32]
20001692:	6878      	ldr	r0, [r7, #4]
20001694:	4798      	blx	r3
                }
            }
            break;
20001696:	e024      	b.n	200016e2 <MSS_UART_isr+0x112>

            case IIRF_RX_DATA:      /* Received Data Available */
            case IIRF_DATA_TIMEOUT: /* Received Data Timed-out */
            {
                ASSERT( NULL_HANDLER != this_uart->rx_handler );
20001698:	687b      	ldr	r3, [r7, #4]
2000169a:	69db      	ldr	r3, [r3, #28]
2000169c:	2b00      	cmp	r3, #0
2000169e:	d100      	bne.n	200016a2 <MSS_UART_isr+0xd2>
200016a0:	be00      	bkpt	0x0000
                if ( NULL_HANDLER != this_uart->rx_handler )
200016a2:	687b      	ldr	r3, [r7, #4]
200016a4:	69db      	ldr	r3, [r3, #28]
200016a6:	2b00      	cmp	r3, #0
200016a8:	d018      	beq.n	200016dc <MSS_UART_isr+0x10c>
                {
                    (*(this_uart->rx_handler))( this_uart );
200016aa:	687b      	ldr	r3, [r7, #4]
200016ac:	69db      	ldr	r3, [r3, #28]
200016ae:	6878      	ldr	r0, [r7, #4]
200016b0:	4798      	blx	r3
                }
            }
            break;
200016b2:	e016      	b.n	200016e2 <MSS_UART_isr+0x112>

            case IIRF_RX_LINE_STATUS:  /* Line Status Interrupt */
            {
                ASSERT( NULL_HANDLER != this_uart->linests_handler );
200016b4:	687b      	ldr	r3, [r7, #4]
200016b6:	699b      	ldr	r3, [r3, #24]
200016b8:	2b00      	cmp	r3, #0
200016ba:	d100      	bne.n	200016be <MSS_UART_isr+0xee>
200016bc:	be00      	bkpt	0x0000
                if ( NULL_HANDLER != this_uart->linests_handler )
200016be:	687b      	ldr	r3, [r7, #4]
200016c0:	699b      	ldr	r3, [r3, #24]
200016c2:	2b00      	cmp	r3, #0
200016c4:	d00c      	beq.n	200016e0 <MSS_UART_isr+0x110>
                {
                   (*(this_uart->linests_handler))( this_uart );
200016c6:	687b      	ldr	r3, [r7, #4]
200016c8:	699b      	ldr	r3, [r3, #24]
200016ca:	6878      	ldr	r0, [r7, #4]
200016cc:	4798      	blx	r3
                }
            }
            break;
200016ce:	e008      	b.n	200016e2 <MSS_UART_isr+0x112>

            default:
            {
                ASSERT( INVALID_INTERRUPT );
200016d0:	be00      	bkpt	0x0000
200016d2:	e006      	b.n	200016e2 <MSS_UART_isr+0x112>
                if( NULL_HANDLER != this_uart->modemsts_handler )
                {
                   (*(this_uart->modemsts_handler))( this_uart );
                }
            }
            break;
200016d4:	bf00      	nop
200016d6:	e004      	b.n	200016e2 <MSS_UART_isr+0x112>
                if ( NULL_HANDLER != this_uart->tx_handler )
                {
                    (*(this_uart->tx_handler))( this_uart );
                }
            }
            break;
200016d8:	bf00      	nop
200016da:	e002      	b.n	200016e2 <MSS_UART_isr+0x112>
                if ( NULL_HANDLER != this_uart->rx_handler )
                {
                    (*(this_uart->rx_handler))( this_uart );
                }
            }
            break;
200016dc:	bf00      	nop
200016de:	e000      	b.n	200016e2 <MSS_UART_isr+0x112>
                if ( NULL_HANDLER != this_uart->linests_handler )
                {
                   (*(this_uart->linests_handler))( this_uart );
                }
            }
            break;
200016e0:	bf00      	nop
                ASSERT( INVALID_INTERRUPT );
            }
            break;
        }
    }
}
200016e2:	f107 0710 	add.w	r7, r7, #16
200016e6:	46bd      	mov	sp, r7
200016e8:	bd80      	pop	{r7, pc}
200016ea:	bf00      	nop

200016ec <default_tx_handler>:
static void
default_tx_handler
(
    mss_uart_instance_t * this_uart
)
{
200016ec:	b480      	push	{r7}
200016ee:	b087      	sub	sp, #28
200016f0:	af00      	add	r7, sp, #0
200016f2:	6078      	str	r0, [r7, #4]
    uint8_t status;

    ASSERT( (this_uart == &g_mss_uart0) || (this_uart == &g_mss_uart1) );
200016f4:	687a      	ldr	r2, [r7, #4]
200016f6:	f649 4350 	movw	r3, #40016	; 0x9c50
200016fa:	f2c2 0300 	movt	r3, #8192	; 0x2000
200016fe:	429a      	cmp	r2, r3
20001700:	d007      	beq.n	20001712 <default_tx_handler+0x26>
20001702:	687a      	ldr	r2, [r7, #4]
20001704:	f649 4328 	movw	r3, #39976	; 0x9c28
20001708:	f2c2 0300 	movt	r3, #8192	; 0x2000
2000170c:	429a      	cmp	r2, r3
2000170e:	d000      	beq.n	20001712 <default_tx_handler+0x26>
20001710:	be00      	bkpt	0x0000
    ASSERT( ( (uint8_t *)0 ) != this_uart->tx_buffer );
20001712:	687b      	ldr	r3, [r7, #4]
20001714:	68db      	ldr	r3, [r3, #12]
20001716:	2b00      	cmp	r3, #0
20001718:	d100      	bne.n	2000171c <default_tx_handler+0x30>
2000171a:	be00      	bkpt	0x0000
    ASSERT( 0U < this_uart->tx_buff_size );
2000171c:	687b      	ldr	r3, [r7, #4]
2000171e:	691b      	ldr	r3, [r3, #16]
20001720:	2b00      	cmp	r3, #0
20001722:	d100      	bne.n	20001726 <default_tx_handler+0x3a>
20001724:	be00      	bkpt	0x0000

    if( ( (this_uart == &g_mss_uart0) || (this_uart == &g_mss_uart1) ) &&
20001726:	687a      	ldr	r2, [r7, #4]
20001728:	f649 4350 	movw	r3, #40016	; 0x9c50
2000172c:	f2c2 0300 	movt	r3, #8192	; 0x2000
20001730:	429a      	cmp	r2, r3
20001732:	d006      	beq.n	20001742 <default_tx_handler+0x56>
20001734:	687a      	ldr	r2, [r7, #4]
20001736:	f649 4328 	movw	r3, #39976	; 0x9c28
2000173a:	f2c2 0300 	movt	r3, #8192	; 0x2000
2000173e:	429a      	cmp	r2, r3
20001740:	d152      	bne.n	200017e8 <default_tx_handler+0xfc>
        ( ( (uint8_t *)0 ) != this_uart->tx_buffer ) &&
20001742:	687b      	ldr	r3, [r7, #4]
20001744:	68db      	ldr	r3, [r3, #12]

    ASSERT( (this_uart == &g_mss_uart0) || (this_uart == &g_mss_uart1) );
    ASSERT( ( (uint8_t *)0 ) != this_uart->tx_buffer );
    ASSERT( 0U < this_uart->tx_buff_size );

    if( ( (this_uart == &g_mss_uart0) || (this_uart == &g_mss_uart1) ) &&
20001746:	2b00      	cmp	r3, #0
20001748:	d04e      	beq.n	200017e8 <default_tx_handler+0xfc>
        ( ( (uint8_t *)0 ) != this_uart->tx_buffer ) &&
        ( 0U < this_uart->tx_buff_size ) )
2000174a:	687b      	ldr	r3, [r7, #4]
2000174c:	691b      	ldr	r3, [r3, #16]

    ASSERT( (this_uart == &g_mss_uart0) || (this_uart == &g_mss_uart1) );
    ASSERT( ( (uint8_t *)0 ) != this_uart->tx_buffer );
    ASSERT( 0U < this_uart->tx_buff_size );

    if( ( (this_uart == &g_mss_uart0) || (this_uart == &g_mss_uart1) ) &&
2000174e:	2b00      	cmp	r3, #0
20001750:	d04a      	beq.n	200017e8 <default_tx_handler+0xfc>
        ( ( (uint8_t *)0 ) != this_uart->tx_buffer ) &&
        ( 0U < this_uart->tx_buff_size ) )
    {
        /* Read the Line Status Register and update the sticky record. */
        status = this_uart->hw_reg->LSR;
20001752:	687b      	ldr	r3, [r7, #4]
20001754:	681b      	ldr	r3, [r3, #0]
20001756:	7d1b      	ldrb	r3, [r3, #20]
20001758:	72fb      	strb	r3, [r7, #11]
        this_uart->status |= status;
2000175a:	687b      	ldr	r3, [r7, #4]
2000175c:	7a9a      	ldrb	r2, [r3, #10]
2000175e:	7afb      	ldrb	r3, [r7, #11]
20001760:	ea42 0303 	orr.w	r3, r2, r3
20001764:	b2da      	uxtb	r2, r3
20001766:	687b      	ldr	r3, [r7, #4]
20001768:	729a      	strb	r2, [r3, #10]

        /*
         * This function should only be called as a result of a THRE interrupt.
         * Verify that this is true before proceeding to transmit data.
         */
        if ( status & MSS_UART_THRE )
2000176a:	7afb      	ldrb	r3, [r7, #11]
2000176c:	f003 0320 	and.w	r3, r3, #32
20001770:	2b00      	cmp	r3, #0
20001772:	d029      	beq.n	200017c8 <default_tx_handler+0xdc>
        {
            uint32_t i;
            uint32_t fill_size = TX_FIFO_SIZE;
20001774:	f04f 0310 	mov.w	r3, #16
20001778:	613b      	str	r3, [r7, #16]
            uint32_t tx_remain = this_uart->tx_buff_size - this_uart->tx_idx;
2000177a:	687b      	ldr	r3, [r7, #4]
2000177c:	691a      	ldr	r2, [r3, #16]
2000177e:	687b      	ldr	r3, [r7, #4]
20001780:	695b      	ldr	r3, [r3, #20]
20001782:	ebc3 0302 	rsb	r3, r3, r2
20001786:	617b      	str	r3, [r7, #20]

            /* Calculate the number of bytes to transmit. */
            if ( tx_remain < TX_FIFO_SIZE )
20001788:	697b      	ldr	r3, [r7, #20]
2000178a:	2b0f      	cmp	r3, #15
2000178c:	d801      	bhi.n	20001792 <default_tx_handler+0xa6>
            {
                fill_size = tx_remain;
2000178e:	697b      	ldr	r3, [r7, #20]
20001790:	613b      	str	r3, [r7, #16]
            }

            /* Fill the TX FIFO with the calculated the number of bytes. */
            for ( i = 0U; i < fill_size; ++i )
20001792:	f04f 0300 	mov.w	r3, #0
20001796:	60fb      	str	r3, [r7, #12]
20001798:	e012      	b.n	200017c0 <default_tx_handler+0xd4>
            {
                /* Send next character in the buffer. */
                this_uart->hw_reg->THR = this_uart->tx_buffer[this_uart->tx_idx];
2000179a:	687b      	ldr	r3, [r7, #4]
2000179c:	681b      	ldr	r3, [r3, #0]
2000179e:	687a      	ldr	r2, [r7, #4]
200017a0:	68d1      	ldr	r1, [r2, #12]
200017a2:	687a      	ldr	r2, [r7, #4]
200017a4:	6952      	ldr	r2, [r2, #20]
200017a6:	440a      	add	r2, r1
200017a8:	7812      	ldrb	r2, [r2, #0]
200017aa:	701a      	strb	r2, [r3, #0]
                ++this_uart->tx_idx;
200017ac:	687b      	ldr	r3, [r7, #4]
200017ae:	695b      	ldr	r3, [r3, #20]
200017b0:	f103 0201 	add.w	r2, r3, #1
200017b4:	687b      	ldr	r3, [r7, #4]
200017b6:	615a      	str	r2, [r3, #20]
            {
                fill_size = tx_remain;
            }

            /* Fill the TX FIFO with the calculated the number of bytes. */
            for ( i = 0U; i < fill_size; ++i )
200017b8:	68fb      	ldr	r3, [r7, #12]
200017ba:	f103 0301 	add.w	r3, r3, #1
200017be:	60fb      	str	r3, [r7, #12]
200017c0:	68fa      	ldr	r2, [r7, #12]
200017c2:	693b      	ldr	r3, [r7, #16]
200017c4:	429a      	cmp	r2, r3
200017c6:	d3e8      	bcc.n	2000179a <default_tx_handler+0xae>
                ++this_uart->tx_idx;
            }
        }

        /* Flag Tx as complete if all data has been pushed into the Tx FIFO. */
        if ( this_uart->tx_idx == this_uart->tx_buff_size )
200017c8:	687b      	ldr	r3, [r7, #4]
200017ca:	695a      	ldr	r2, [r3, #20]
200017cc:	687b      	ldr	r3, [r7, #4]
200017ce:	691b      	ldr	r3, [r3, #16]
200017d0:	429a      	cmp	r2, r3
200017d2:	d109      	bne.n	200017e8 <default_tx_handler+0xfc>
        {
            this_uart->tx_buff_size = TX_COMPLETE;
200017d4:	687b      	ldr	r3, [r7, #4]
200017d6:	f04f 0200 	mov.w	r2, #0
200017da:	611a      	str	r2, [r3, #16]
            /* disables TX interrupt */
            this_uart->hw_reg_bit->IER_ETBEI = 0U;
200017dc:	687b      	ldr	r3, [r7, #4]
200017de:	685b      	ldr	r3, [r3, #4]
200017e0:	f04f 0200 	mov.w	r2, #0
200017e4:	f8c3 2084 	str.w	r2, [r3, #132]	; 0x84
        }
    }
}
200017e8:	f107 071c 	add.w	r7, r7, #28
200017ec:	46bd      	mov	sp, r7
200017ee:	bc80      	pop	{r7}
200017f0:	4770      	bx	lr
200017f2:	bf00      	nop

200017f4 <UART0_IRQHandler>:
#if defined(__GNUC__)
__attribute__((__interrupt__)) void UART0_IRQHandler( void )
#else
void UART0_IRQHandler( void )
#endif
{
200017f4:	4668      	mov	r0, sp
200017f6:	f020 0107 	bic.w	r1, r0, #7
200017fa:	468d      	mov	sp, r1
200017fc:	b589      	push	{r0, r3, r7, lr}
200017fe:	af00      	add	r7, sp, #0
    MSS_UART_isr( &g_mss_uart0 );
20001800:	f649 4050 	movw	r0, #40016	; 0x9c50
20001804:	f2c2 0000 	movt	r0, #8192	; 0x2000
20001808:	f7ff fee2 	bl	200015d0 <MSS_UART_isr>
    NVIC_ClearPendingIRQ( UART0_IRQn );
2000180c:	f04f 000a 	mov.w	r0, #10
20001810:	f7ff fd4c 	bl	200012ac <NVIC_ClearPendingIRQ>
}
20001814:	46bd      	mov	sp, r7
20001816:	e8bd 4089 	ldmia.w	sp!, {r0, r3, r7, lr}
2000181a:	4685      	mov	sp, r0
2000181c:	4770      	bx	lr
2000181e:	bf00      	nop

20001820 <UART1_IRQHandler>:
#if defined(__GNUC__)
__attribute__((__interrupt__)) void UART1_IRQHandler( void )
#else
void UART1_IRQHandler( void )
#endif
{
20001820:	4668      	mov	r0, sp
20001822:	f020 0107 	bic.w	r1, r0, #7
20001826:	468d      	mov	sp, r1
20001828:	b589      	push	{r0, r3, r7, lr}
2000182a:	af00      	add	r7, sp, #0
    MSS_UART_isr( &g_mss_uart1 );
2000182c:	f649 4028 	movw	r0, #39976	; 0x9c28
20001830:	f2c2 0000 	movt	r0, #8192	; 0x2000
20001834:	f7ff fecc 	bl	200015d0 <MSS_UART_isr>
    NVIC_ClearPendingIRQ( UART1_IRQn );
20001838:	f04f 000b 	mov.w	r0, #11
2000183c:	f7ff fd36 	bl	200012ac <NVIC_ClearPendingIRQ>
}
20001840:	46bd      	mov	sp, r7
20001842:	e8bd 4089 	ldmia.w	sp!, {r0, r3, r7, lr}
20001846:	4685      	mov	sp, r0
20001848:	4770      	bx	lr
2000184a:	bf00      	nop

2000184c <NVIC_EnableIRQ>:
 *
 * Enable a device specific interupt in the NVIC interrupt controller.
 * The interrupt number cannot be a negative value.
 */
static __INLINE void NVIC_EnableIRQ(IRQn_Type IRQn)
{
2000184c:	b480      	push	{r7}
2000184e:	b083      	sub	sp, #12
20001850:	af00      	add	r7, sp, #0
20001852:	4603      	mov	r3, r0
20001854:	80fb      	strh	r3, [r7, #6]
  NVIC->ISER[((uint32_t)(IRQn) >> 5)] = (1 << ((uint32_t)(IRQn) & 0x1F)); /* enable interrupt */
20001856:	f24e 1300 	movw	r3, #57600	; 0xe100
2000185a:	f2ce 0300 	movt	r3, #57344	; 0xe000
2000185e:	f9b7 2006 	ldrsh.w	r2, [r7, #6]
20001862:	ea4f 1252 	mov.w	r2, r2, lsr #5
20001866:	88f9      	ldrh	r1, [r7, #6]
20001868:	f001 011f 	and.w	r1, r1, #31
2000186c:	f04f 0001 	mov.w	r0, #1
20001870:	fa00 f101 	lsl.w	r1, r0, r1
20001874:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
}
20001878:	f107 070c 	add.w	r7, r7, #12
2000187c:	46bd      	mov	sp, r7
2000187e:	bc80      	pop	{r7}
20001880:	4770      	bx	lr
20001882:	bf00      	nop

20001884 <NVIC_DisableIRQ>:
 * 
 * Disable a device specific interupt in the NVIC interrupt controller.
 * The interrupt number cannot be a negative value.
 */
static __INLINE void NVIC_DisableIRQ(IRQn_Type IRQn)
{
20001884:	b480      	push	{r7}
20001886:	b083      	sub	sp, #12
20001888:	af00      	add	r7, sp, #0
2000188a:	4603      	mov	r3, r0
2000188c:	80fb      	strh	r3, [r7, #6]
  NVIC->ICER[((uint32_t)(IRQn) >> 5)] = (1 << ((uint32_t)(IRQn) & 0x1F)); /* disable interrupt */
2000188e:	f24e 1300 	movw	r3, #57600	; 0xe100
20001892:	f2ce 0300 	movt	r3, #57344	; 0xe000
20001896:	f9b7 2006 	ldrsh.w	r2, [r7, #6]
2000189a:	ea4f 1252 	mov.w	r2, r2, lsr #5
2000189e:	88f9      	ldrh	r1, [r7, #6]
200018a0:	f001 011f 	and.w	r1, r1, #31
200018a4:	f04f 0001 	mov.w	r0, #1
200018a8:	fa00 f101 	lsl.w	r1, r0, r1
200018ac:	f102 0220 	add.w	r2, r2, #32
200018b0:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
}
200018b4:	f107 070c 	add.w	r7, r7, #12
200018b8:	46bd      	mov	sp, r7
200018ba:	bc80      	pop	{r7}
200018bc:	4770      	bx	lr
200018be:	bf00      	nop

200018c0 <NVIC_ClearPendingIRQ>:
 *
 * Clear the pending bit for the specified interrupt. 
 * The interrupt number cannot be a negative value.
 */
static __INLINE void NVIC_ClearPendingIRQ(IRQn_Type IRQn)
{
200018c0:	b480      	push	{r7}
200018c2:	b083      	sub	sp, #12
200018c4:	af00      	add	r7, sp, #0
200018c6:	4603      	mov	r3, r0
200018c8:	80fb      	strh	r3, [r7, #6]
  NVIC->ICPR[((uint32_t)(IRQn) >> 5)] = (1 << ((uint32_t)(IRQn) & 0x1F)); /* Clear pending interrupt */
200018ca:	f24e 1300 	movw	r3, #57600	; 0xe100
200018ce:	f2ce 0300 	movt	r3, #57344	; 0xe000
200018d2:	f9b7 2006 	ldrsh.w	r2, [r7, #6]
200018d6:	ea4f 1252 	mov.w	r2, r2, lsr #5
200018da:	88f9      	ldrh	r1, [r7, #6]
200018dc:	f001 011f 	and.w	r1, r1, #31
200018e0:	f04f 0001 	mov.w	r0, #1
200018e4:	fa00 f101 	lsl.w	r1, r0, r1
200018e8:	f102 0260 	add.w	r2, r2, #96	; 0x60
200018ec:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
}
200018f0:	f107 070c 	add.w	r7, r7, #12
200018f4:	46bd      	mov	sp, r7
200018f6:	bc80      	pop	{r7}
200018f8:	4770      	bx	lr
200018fa:	bf00      	nop

200018fc <MSS_SPI_init>:
 */
void MSS_SPI_init
(
    mss_spi_instance_t * this_spi
)
{
200018fc:	b580      	push	{r7, lr}
200018fe:	b084      	sub	sp, #16
20001900:	af00      	add	r7, sp, #0
20001902:	6078      	str	r0, [r7, #4]
    uint16_t slave;
    
    ASSERT((this_spi == &g_mss_spi0) || (this_spi == &g_mss_spi1));
20001904:	687a      	ldr	r2, [r7, #4]
20001906:	f649 43fc 	movw	r3, #40188	; 0x9cfc
2000190a:	f2c2 0300 	movt	r3, #8192	; 0x2000
2000190e:	429a      	cmp	r2, r3
20001910:	d007      	beq.n	20001922 <MSS_SPI_init+0x26>
20001912:	687a      	ldr	r2, [r7, #4]
20001914:	f649 4378 	movw	r3, #40056	; 0x9c78
20001918:	f2c2 0300 	movt	r3, #8192	; 0x2000
2000191c:	429a      	cmp	r2, r3
2000191e:	d000      	beq.n	20001922 <MSS_SPI_init+0x26>
20001920:	be00      	bkpt	0x0000
     * Initialize SPI driver instance data. Relies on the majority
     * of data requiring 0 for initial state so we just need to fill
     * with 0s and finish off with a small number of non zero values.
     */
    /* Shut down interrupts from the MSS SPI while we do this */
    NVIC_DisableIRQ( this_spi->irqn );
20001922:	687b      	ldr	r3, [r7, #4]
20001924:	889b      	ldrh	r3, [r3, #4]
20001926:	b21b      	sxth	r3, r3
20001928:	4618      	mov	r0, r3
2000192a:	f7ff ffab 	bl	20001884 <NVIC_DisableIRQ>

    memset(this_spi, 0, sizeof(mss_spi_instance_t));
2000192e:	6878      	ldr	r0, [r7, #4]
20001930:	f04f 0100 	mov.w	r1, #0
20001934:	f04f 0284 	mov.w	r2, #132	; 0x84
20001938:	f002 f93e 	bl	20003bb8 <memset>
    
    this_spi->cmd_done = 1u;
2000193c:	687b      	ldr	r3, [r7, #4]
2000193e:	f04f 0201 	mov.w	r2, #1
20001942:	625a      	str	r2, [r3, #36]	; 0x24

    for(slave = 0u; slave < (uint16_t)MSS_SPI_MAX_NB_OF_SLAVES; ++slave)
20001944:	f04f 0300 	mov.w	r3, #0
20001948:	81fb      	strh	r3, [r7, #14]
2000194a:	e00d      	b.n	20001968 <MSS_SPI_init+0x6c>
    {
        this_spi->slaves_cfg[slave].ctrl_reg = NOT_CONFIGURED;
2000194c:	89fb      	ldrh	r3, [r7, #14]
2000194e:	687a      	ldr	r2, [r7, #4]
20001950:	f103 0306 	add.w	r3, r3, #6
20001954:	ea4f 03c3 	mov.w	r3, r3, lsl #3
20001958:	4413      	add	r3, r2
2000195a:	f04f 32ff 	mov.w	r2, #4294967295
2000195e:	605a      	str	r2, [r3, #4]

    memset(this_spi, 0, sizeof(mss_spi_instance_t));
    
    this_spi->cmd_done = 1u;

    for(slave = 0u; slave < (uint16_t)MSS_SPI_MAX_NB_OF_SLAVES; ++slave)
20001960:	89fb      	ldrh	r3, [r7, #14]
20001962:	f103 0301 	add.w	r3, r3, #1
20001966:	81fb      	strh	r3, [r7, #14]
20001968:	89fb      	ldrh	r3, [r7, #14]
2000196a:	2b07      	cmp	r3, #7
2000196c:	d9ee      	bls.n	2000194c <MSS_SPI_init+0x50>
    {
        this_spi->slaves_cfg[slave].ctrl_reg = NOT_CONFIGURED;
    }

    if(this_spi == &g_mss_spi0)
2000196e:	687a      	ldr	r2, [r7, #4]
20001970:	f649 43fc 	movw	r3, #40188	; 0x9cfc
20001974:	f2c2 0300 	movt	r3, #8192	; 0x2000
20001978:	429a      	cmp	r2, r3
2000197a:	d126      	bne.n	200019ca <MSS_SPI_init+0xce>
    {
        this_spi->hw_reg = ((SPI_REVB_TypeDef *) SPI0_BASE);
2000197c:	687a      	ldr	r2, [r7, #4]
2000197e:	f241 0300 	movw	r3, #4096	; 0x1000
20001982:	f2c4 0300 	movt	r3, #16384	; 0x4000
20001986:	6013      	str	r3, [r2, #0]
        this_spi->irqn = SPI0_IRQn;
20001988:	687b      	ldr	r3, [r7, #4]
2000198a:	f04f 020c 	mov.w	r2, #12
2000198e:	809a      	strh	r2, [r3, #4]

        /* reset SPI0 */
        SYSREG->SOFT_RST_CR |= SYSREG_SPI0_SOFTRESET_MASK;
20001990:	f242 0300 	movw	r3, #8192	; 0x2000
20001994:	f2ce 0304 	movt	r3, #57348	; 0xe004
20001998:	f242 0200 	movw	r2, #8192	; 0x2000
2000199c:	f2ce 0204 	movt	r2, #57348	; 0xe004
200019a0:	6b12      	ldr	r2, [r2, #48]	; 0x30
200019a2:	f442 7200 	orr.w	r2, r2, #512	; 0x200
200019a6:	631a      	str	r2, [r3, #48]	; 0x30
        /* Clear any previously pended SPI0 interrupt */
        NVIC_ClearPendingIRQ(SPI0_IRQn);
200019a8:	f04f 000c 	mov.w	r0, #12
200019ac:	f7ff ff88 	bl	200018c0 <NVIC_ClearPendingIRQ>
        /* Take SPI0 out of reset. */
        SYSREG->SOFT_RST_CR &= ~SYSREG_SPI0_SOFTRESET_MASK;
200019b0:	f242 0300 	movw	r3, #8192	; 0x2000
200019b4:	f2ce 0304 	movt	r3, #57348	; 0xe004
200019b8:	f242 0200 	movw	r2, #8192	; 0x2000
200019bc:	f2ce 0204 	movt	r2, #57348	; 0xe004
200019c0:	6b12      	ldr	r2, [r2, #48]	; 0x30
200019c2:	f422 7200 	bic.w	r2, r2, #512	; 0x200
200019c6:	631a      	str	r2, [r3, #48]	; 0x30
200019c8:	e025      	b.n	20001a16 <MSS_SPI_init+0x11a>
    }
    else
    {
        this_spi->hw_reg = ((SPI_REVB_TypeDef *) SPI1_BASE);
200019ca:	687a      	ldr	r2, [r7, #4]
200019cc:	f241 0300 	movw	r3, #4096	; 0x1000
200019d0:	f2c4 0301 	movt	r3, #16385	; 0x4001
200019d4:	6013      	str	r3, [r2, #0]
        this_spi->irqn = SPI1_IRQn;
200019d6:	687b      	ldr	r3, [r7, #4]
200019d8:	f04f 020d 	mov.w	r2, #13
200019dc:	809a      	strh	r2, [r3, #4]
        
        /* reset SPI1 */
        SYSREG->SOFT_RST_CR |= SYSREG_SPI1_SOFTRESET_MASK;
200019de:	f242 0300 	movw	r3, #8192	; 0x2000
200019e2:	f2ce 0304 	movt	r3, #57348	; 0xe004
200019e6:	f242 0200 	movw	r2, #8192	; 0x2000
200019ea:	f2ce 0204 	movt	r2, #57348	; 0xe004
200019ee:	6b12      	ldr	r2, [r2, #48]	; 0x30
200019f0:	f442 6280 	orr.w	r2, r2, #1024	; 0x400
200019f4:	631a      	str	r2, [r3, #48]	; 0x30
        /* Clear any previously pended SPI1 interrupt */
        NVIC_ClearPendingIRQ(SPI1_IRQn);
200019f6:	f04f 000d 	mov.w	r0, #13
200019fa:	f7ff ff61 	bl	200018c0 <NVIC_ClearPendingIRQ>
        /* Take SPI1 out of reset. */
        SYSREG->SOFT_RST_CR &= ~SYSREG_SPI1_SOFTRESET_MASK;
200019fe:	f242 0300 	movw	r3, #8192	; 0x2000
20001a02:	f2ce 0304 	movt	r3, #57348	; 0xe004
20001a06:	f242 0200 	movw	r2, #8192	; 0x2000
20001a0a:	f2ce 0204 	movt	r2, #57348	; 0xe004
20001a0e:	6b12      	ldr	r2, [r2, #48]	; 0x30
20001a10:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
20001a14:	631a      	str	r2, [r3, #48]	; 0x30
    }
    
    /* De-assert reset bit. */
    this_spi->hw_reg->CONTROL &= ~CTRL_REG_RESET_MASK;
20001a16:	687b      	ldr	r3, [r7, #4]
20001a18:	681b      	ldr	r3, [r3, #0]
20001a1a:	687a      	ldr	r2, [r7, #4]
20001a1c:	6812      	ldr	r2, [r2, #0]
20001a1e:	6812      	ldr	r2, [r2, #0]
20001a20:	f022 4200 	bic.w	r2, r2, #2147483648	; 0x80000000
20001a24:	601a      	str	r2, [r3, #0]
}
20001a26:	f107 0710 	add.w	r7, r7, #16
20001a2a:	46bd      	mov	sp, r7
20001a2c:	bd80      	pop	{r7, pc}
20001a2e:	bf00      	nop

20001a30 <recover_from_rx_overflow>:
 */
static void recover_from_rx_overflow
(
    mss_spi_instance_t * this_spi
)
{
20001a30:	b580      	push	{r7, lr}
20001a32:	b08a      	sub	sp, #40	; 0x28
20001a34:	af00      	add	r7, sp, #0
20001a36:	6078      	str	r0, [r7, #4]
    uint32_t slave_select;
    
    /*
     * Read current SPI hardware block configuration.
     */
    control_reg = this_spi->hw_reg->CONTROL;
20001a38:	687b      	ldr	r3, [r7, #4]
20001a3a:	681b      	ldr	r3, [r3, #0]
20001a3c:	681b      	ldr	r3, [r3, #0]
20001a3e:	60fb      	str	r3, [r7, #12]
    clk_gen = this_spi->hw_reg->CLK_GEN;
20001a40:	687b      	ldr	r3, [r7, #4]
20001a42:	681b      	ldr	r3, [r3, #0]
20001a44:	699b      	ldr	r3, [r3, #24]
20001a46:	613b      	str	r3, [r7, #16]
    frame_size = this_spi->hw_reg->TXRXDF_SIZE;
20001a48:	687b      	ldr	r3, [r7, #4]
20001a4a:	681b      	ldr	r3, [r3, #0]
20001a4c:	685b      	ldr	r3, [r3, #4]
20001a4e:	617b      	str	r3, [r7, #20]
    control2 = this_spi->hw_reg->CONTROL2;
20001a50:	687b      	ldr	r3, [r7, #4]
20001a52:	681b      	ldr	r3, [r3, #0]
20001a54:	6a9b      	ldr	r3, [r3, #40]	; 0x28
20001a56:	61bb      	str	r3, [r7, #24]
    packet_size = this_spi->hw_reg->PKTSIZE;
20001a58:	687b      	ldr	r3, [r7, #4]
20001a5a:	681b      	ldr	r3, [r3, #0]
20001a5c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
20001a5e:	61fb      	str	r3, [r7, #28]
    cmd_size = this_spi->hw_reg->CMDSIZE;
20001a60:	687b      	ldr	r3, [r7, #4]
20001a62:	681b      	ldr	r3, [r3, #0]
20001a64:	6b5b      	ldr	r3, [r3, #52]	; 0x34
20001a66:	623b      	str	r3, [r7, #32]
    slave_select = this_spi->hw_reg->SLAVE_SELECT;
20001a68:	687b      	ldr	r3, [r7, #4]
20001a6a:	681b      	ldr	r3, [r3, #0]
20001a6c:	69db      	ldr	r3, [r3, #28]
20001a6e:	627b      	str	r3, [r7, #36]	; 0x24
     
    /*
     * Reset the SPI hardware block.
     */
    if(this_spi == &g_mss_spi0)
20001a70:	687a      	ldr	r2, [r7, #4]
20001a72:	f649 43fc 	movw	r3, #40188	; 0x9cfc
20001a76:	f2c2 0300 	movt	r3, #8192	; 0x2000
20001a7a:	429a      	cmp	r2, r3
20001a7c:	d12e      	bne.n	20001adc <recover_from_rx_overflow+0xac>
    {
        this_spi->hw_reg = ((SPI_REVB_TypeDef *) SPI0_BASE);
20001a7e:	687a      	ldr	r2, [r7, #4]
20001a80:	f241 0300 	movw	r3, #4096	; 0x1000
20001a84:	f2c4 0300 	movt	r3, #16384	; 0x4000
20001a88:	6013      	str	r3, [r2, #0]
        this_spi->irqn = SPI0_IRQn;
20001a8a:	687b      	ldr	r3, [r7, #4]
20001a8c:	f04f 020c 	mov.w	r2, #12
20001a90:	809a      	strh	r2, [r3, #4]

        /* reset SPI0 */
        SYSREG->SOFT_RST_CR |= SYSREG_SPI0_SOFTRESET_MASK;
20001a92:	f242 0300 	movw	r3, #8192	; 0x2000
20001a96:	f2ce 0304 	movt	r3, #57348	; 0xe004
20001a9a:	f242 0200 	movw	r2, #8192	; 0x2000
20001a9e:	f2ce 0204 	movt	r2, #57348	; 0xe004
20001aa2:	6b12      	ldr	r2, [r2, #48]	; 0x30
20001aa4:	f442 7200 	orr.w	r2, r2, #512	; 0x200
20001aa8:	631a      	str	r2, [r3, #48]	; 0x30
        /* Clear any previously pended SPI0 interrupt */
        NVIC_ClearPendingIRQ(SPI0_IRQn);
20001aaa:	f04f 000c 	mov.w	r0, #12
20001aae:	f7ff ff07 	bl	200018c0 <NVIC_ClearPendingIRQ>
        /* Take SPI0 out of reset. */
        SYSREG->SOFT_RST_CR &= ~SYSREG_SPI0_SOFTRESET_MASK;
20001ab2:	f242 0300 	movw	r3, #8192	; 0x2000
20001ab6:	f2ce 0304 	movt	r3, #57348	; 0xe004
20001aba:	f242 0200 	movw	r2, #8192	; 0x2000
20001abe:	f2ce 0204 	movt	r2, #57348	; 0xe004
20001ac2:	6b12      	ldr	r2, [r2, #48]	; 0x30
20001ac4:	f422 7200 	bic.w	r2, r2, #512	; 0x200
20001ac8:	631a      	str	r2, [r3, #48]	; 0x30

        this_spi->hw_reg->CONTROL &= ~CTRL_REG_RESET_MASK;
20001aca:	687b      	ldr	r3, [r7, #4]
20001acc:	681b      	ldr	r3, [r3, #0]
20001ace:	687a      	ldr	r2, [r7, #4]
20001ad0:	6812      	ldr	r2, [r2, #0]
20001ad2:	6812      	ldr	r2, [r2, #0]
20001ad4:	f022 4200 	bic.w	r2, r2, #2147483648	; 0x80000000
20001ad8:	601a      	str	r2, [r3, #0]
20001ada:	e02d      	b.n	20001b38 <recover_from_rx_overflow+0x108>
    }
    else
    {
        this_spi->hw_reg = ((SPI_REVB_TypeDef *) SPI1_BASE);
20001adc:	687a      	ldr	r2, [r7, #4]
20001ade:	f241 0300 	movw	r3, #4096	; 0x1000
20001ae2:	f2c4 0301 	movt	r3, #16385	; 0x4001
20001ae6:	6013      	str	r3, [r2, #0]
        this_spi->irqn = SPI1_IRQn;
20001ae8:	687b      	ldr	r3, [r7, #4]
20001aea:	f04f 020d 	mov.w	r2, #13
20001aee:	809a      	strh	r2, [r3, #4]
        
        /* reset SPI1 */
        SYSREG->SOFT_RST_CR |= SYSREG_SPI1_SOFTRESET_MASK;
20001af0:	f242 0300 	movw	r3, #8192	; 0x2000
20001af4:	f2ce 0304 	movt	r3, #57348	; 0xe004
20001af8:	f242 0200 	movw	r2, #8192	; 0x2000
20001afc:	f2ce 0204 	movt	r2, #57348	; 0xe004
20001b00:	6b12      	ldr	r2, [r2, #48]	; 0x30
20001b02:	f442 6280 	orr.w	r2, r2, #1024	; 0x400
20001b06:	631a      	str	r2, [r3, #48]	; 0x30
        /* Clear any previously pended SPI1 interrupt */
        NVIC_ClearPendingIRQ(SPI1_IRQn);
20001b08:	f04f 000d 	mov.w	r0, #13
20001b0c:	f7ff fed8 	bl	200018c0 <NVIC_ClearPendingIRQ>
        /* Take SPI1 out of reset. */
        SYSREG->SOFT_RST_CR &= ~SYSREG_SPI1_SOFTRESET_MASK;
20001b10:	f242 0300 	movw	r3, #8192	; 0x2000
20001b14:	f2ce 0304 	movt	r3, #57348	; 0xe004
20001b18:	f242 0200 	movw	r2, #8192	; 0x2000
20001b1c:	f2ce 0204 	movt	r2, #57348	; 0xe004
20001b20:	6b12      	ldr	r2, [r2, #48]	; 0x30
20001b22:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
20001b26:	631a      	str	r2, [r3, #48]	; 0x30
        
        this_spi->hw_reg->CONTROL &= ~CTRL_REG_RESET_MASK;
20001b28:	687b      	ldr	r3, [r7, #4]
20001b2a:	681b      	ldr	r3, [r3, #0]
20001b2c:	687a      	ldr	r2, [r7, #4]
20001b2e:	6812      	ldr	r2, [r2, #0]
20001b30:	6812      	ldr	r2, [r2, #0]
20001b32:	f022 4200 	bic.w	r2, r2, #2147483648	; 0x80000000
20001b36:	601a      	str	r2, [r3, #0]
    }
    
    /*
     * Restore SPI hardware block configuration.
     */
    control_reg &= ~(uint32_t)CTRL_ENABLE_MASK;
20001b38:	68fb      	ldr	r3, [r7, #12]
20001b3a:	f023 0301 	bic.w	r3, r3, #1
20001b3e:	60fb      	str	r3, [r7, #12]
    this_spi->hw_reg->CONTROL = control_reg;
20001b40:	687b      	ldr	r3, [r7, #4]
20001b42:	681b      	ldr	r3, [r3, #0]
20001b44:	68fa      	ldr	r2, [r7, #12]
20001b46:	601a      	str	r2, [r3, #0]
    this_spi->hw_reg->CLK_GEN = clk_gen;
20001b48:	687b      	ldr	r3, [r7, #4]
20001b4a:	681b      	ldr	r3, [r3, #0]
20001b4c:	693a      	ldr	r2, [r7, #16]
20001b4e:	619a      	str	r2, [r3, #24]
    this_spi->hw_reg->TXRXDF_SIZE = frame_size;
20001b50:	687b      	ldr	r3, [r7, #4]
20001b52:	681b      	ldr	r3, [r3, #0]
20001b54:	697a      	ldr	r2, [r7, #20]
20001b56:	605a      	str	r2, [r3, #4]
    this_spi->hw_reg->CONTROL |= CTRL_ENABLE_MASK;
20001b58:	687b      	ldr	r3, [r7, #4]
20001b5a:	681b      	ldr	r3, [r3, #0]
20001b5c:	687a      	ldr	r2, [r7, #4]
20001b5e:	6812      	ldr	r2, [r2, #0]
20001b60:	6812      	ldr	r2, [r2, #0]
20001b62:	f042 0201 	orr.w	r2, r2, #1
20001b66:	601a      	str	r2, [r3, #0]
    this_spi->hw_reg->CONTROL2 = control2;
20001b68:	687b      	ldr	r3, [r7, #4]
20001b6a:	681b      	ldr	r3, [r3, #0]
20001b6c:	69ba      	ldr	r2, [r7, #24]
20001b6e:	629a      	str	r2, [r3, #40]	; 0x28
    this_spi->hw_reg->PKTSIZE = packet_size;
20001b70:	687b      	ldr	r3, [r7, #4]
20001b72:	681b      	ldr	r3, [r3, #0]
20001b74:	69fa      	ldr	r2, [r7, #28]
20001b76:	631a      	str	r2, [r3, #48]	; 0x30
    this_spi->hw_reg->CMDSIZE = cmd_size;
20001b78:	687b      	ldr	r3, [r7, #4]
20001b7a:	681b      	ldr	r3, [r3, #0]
20001b7c:	6a3a      	ldr	r2, [r7, #32]
20001b7e:	635a      	str	r2, [r3, #52]	; 0x34
    this_spi->hw_reg->SLAVE_SELECT = slave_select;
20001b80:	687b      	ldr	r3, [r7, #4]
20001b82:	681b      	ldr	r3, [r3, #0]
20001b84:	6a7a      	ldr	r2, [r7, #36]	; 0x24
20001b86:	61da      	str	r2, [r3, #28]
}
20001b88:	f107 0728 	add.w	r7, r7, #40	; 0x28
20001b8c:	46bd      	mov	sp, r7
20001b8e:	bd80      	pop	{r7, pc}

20001b90 <MSS_SPI_configure_master_mode>:
    mss_spi_slave_t         slave,
    mss_spi_protocol_mode_t protocol_mode,
    mss_spi_pclk_div_t      clk_rate,
    uint8_t                 frame_bit_length
)
{
20001b90:	b580      	push	{r7, lr}
20001b92:	b084      	sub	sp, #16
20001b94:	af00      	add	r7, sp, #0
20001b96:	60f8      	str	r0, [r7, #12]
20001b98:	607a      	str	r2, [r7, #4]
20001b9a:	460a      	mov	r2, r1
20001b9c:	72fa      	strb	r2, [r7, #11]
20001b9e:	70fb      	strb	r3, [r7, #3]
    ASSERT((this_spi == &g_mss_spi0) || (this_spi == &g_mss_spi1));
20001ba0:	68fa      	ldr	r2, [r7, #12]
20001ba2:	f649 43fc 	movw	r3, #40188	; 0x9cfc
20001ba6:	f2c2 0300 	movt	r3, #8192	; 0x2000
20001baa:	429a      	cmp	r2, r3
20001bac:	d007      	beq.n	20001bbe <MSS_SPI_configure_master_mode+0x2e>
20001bae:	68fa      	ldr	r2, [r7, #12]
20001bb0:	f649 4378 	movw	r3, #40056	; 0x9c78
20001bb4:	f2c2 0300 	movt	r3, #8192	; 0x2000
20001bb8:	429a      	cmp	r2, r3
20001bba:	d000      	beq.n	20001bbe <MSS_SPI_configure_master_mode+0x2e>
20001bbc:	be00      	bkpt	0x0000
    ASSERT(slave < MSS_SPI_MAX_NB_OF_SLAVES);
20001bbe:	7afb      	ldrb	r3, [r7, #11]
20001bc0:	2b07      	cmp	r3, #7
20001bc2:	d900      	bls.n	20001bc6 <MSS_SPI_configure_master_mode+0x36>
20001bc4:	be00      	bkpt	0x0000
    ASSERT(frame_bit_length <= MAX_FRAME_LENGTH);
20001bc6:	7e3b      	ldrb	r3, [r7, #24]
20001bc8:	2b20      	cmp	r3, #32
20001bca:	d900      	bls.n	20001bce <MSS_SPI_configure_master_mode+0x3e>
20001bcc:	be00      	bkpt	0x0000
    
    /* Shut down interrupts from the MSS SPI while we do this */
    NVIC_DisableIRQ( this_spi->irqn );
20001bce:	68fb      	ldr	r3, [r7, #12]
20001bd0:	889b      	ldrh	r3, [r3, #4]
20001bd2:	b21b      	sxth	r3, r3
20001bd4:	4618      	mov	r0, r3
20001bd6:	f7ff fe55 	bl	20001884 <NVIC_DisableIRQ>

    /* Reset slave transfer mode to unknown to wipe slate clean */
    this_spi->slave_xfer_mode = MSS_SPI_SLAVE_XFER_NONE;
20001bda:	68fb      	ldr	r3, [r7, #12]
20001bdc:	f04f 0200 	mov.w	r2, #0
20001be0:	f883 2080 	strb.w	r2, [r3, #128]	; 0x80

    /* Set the mode. */
    this_spi->hw_reg->CONTROL &= ~(uint32_t)CTRL_ENABLE_MASK;
20001be4:	68fb      	ldr	r3, [r7, #12]
20001be6:	681b      	ldr	r3, [r3, #0]
20001be8:	68fa      	ldr	r2, [r7, #12]
20001bea:	6812      	ldr	r2, [r2, #0]
20001bec:	6812      	ldr	r2, [r2, #0]
20001bee:	f022 0201 	bic.w	r2, r2, #1
20001bf2:	601a      	str	r2, [r3, #0]
    this_spi->hw_reg->CONTROL |= CTRL_MASTER_MASK;
20001bf4:	68fb      	ldr	r3, [r7, #12]
20001bf6:	681b      	ldr	r3, [r3, #0]
20001bf8:	68fa      	ldr	r2, [r7, #12]
20001bfa:	6812      	ldr	r2, [r2, #0]
20001bfc:	6812      	ldr	r2, [r2, #0]
20001bfe:	f042 0202 	orr.w	r2, r2, #2
20001c02:	601a      	str	r2, [r3, #0]
    this_spi->hw_reg->CONTROL |= CTRL_ENABLE_MASK;
20001c04:	68fb      	ldr	r3, [r7, #12]
20001c06:	681b      	ldr	r3, [r3, #0]
20001c08:	68fa      	ldr	r2, [r7, #12]
20001c0a:	6812      	ldr	r2, [r2, #0]
20001c0c:	6812      	ldr	r2, [r2, #0]
20001c0e:	f042 0201 	orr.w	r2, r2, #1
20001c12:	601a      	str	r2, [r3, #0]
    /*
     * Keep track of the required register configuration for this slave. These
     * values will be used by the MSS_SPI_set_slave_select() function to configure
     * the master to match the slave being selected.
     */
    if(slave < MSS_SPI_MAX_NB_OF_SLAVES)     
20001c14:	7afb      	ldrb	r3, [r7, #11]
20001c16:	2b07      	cmp	r3, #7
20001c18:	d83f      	bhi.n	20001c9a <MSS_SPI_configure_master_mode+0x10a>
         *
         * We only do it for Motorola modes and if you need the slave selected
         * deselected between frames in modes 0 or 2 then remove SPS_MASK from
         * below.
         */
        if((MSS_SPI_MODE0 == protocol_mode) || (MSS_SPI_MODE1 == protocol_mode) ||
20001c1a:	687b      	ldr	r3, [r7, #4]
20001c1c:	2b00      	cmp	r3, #0
20001c1e:	d00b      	beq.n	20001c38 <MSS_SPI_configure_master_mode+0xa8>
20001c20:	687b      	ldr	r3, [r7, #4]
20001c22:	f1b3 7f00 	cmp.w	r3, #33554432	; 0x2000000
20001c26:	d007      	beq.n	20001c38 <MSS_SPI_configure_master_mode+0xa8>
20001c28:	687b      	ldr	r3, [r7, #4]
20001c2a:	f1b3 7f80 	cmp.w	r3, #16777216	; 0x1000000
20001c2e:	d003      	beq.n	20001c38 <MSS_SPI_configure_master_mode+0xa8>
20001c30:	687b      	ldr	r3, [r7, #4]
20001c32:	f1b3 7f40 	cmp.w	r3, #50331648	; 0x3000000
20001c36:	d10f      	bne.n	20001c58 <MSS_SPI_configure_master_mode+0xc8>
           (MSS_SPI_MODE2 == protocol_mode) || (MSS_SPI_MODE3 == protocol_mode))
        {
            this_spi->slaves_cfg[slave].ctrl_reg = MASTER_MODE_MASK | SPS_MASK |
20001c38:	7afa      	ldrb	r2, [r7, #11]
20001c3a:	6879      	ldr	r1, [r7, #4]
20001c3c:	f240 1302 	movw	r3, #258	; 0x102
20001c40:	f2c2 4300 	movt	r3, #9216	; 0x2400
20001c44:	ea41 0303 	orr.w	r3, r1, r3
20001c48:	68f9      	ldr	r1, [r7, #12]
20001c4a:	f102 0206 	add.w	r2, r2, #6
20001c4e:	ea4f 02c2 	mov.w	r2, r2, lsl #3
20001c52:	440a      	add	r2, r1
20001c54:	6053      	str	r3, [r2, #4]
         *
         * We only do it for Motorola modes and if you need the slave selected
         * deselected between frames in modes 0 or 2 then remove SPS_MASK from
         * below.
         */
        if((MSS_SPI_MODE0 == protocol_mode) || (MSS_SPI_MODE1 == protocol_mode) ||
20001c56:	e00e      	b.n	20001c76 <MSS_SPI_configure_master_mode+0xe6>
                                                   (uint32_t)protocol_mode | 
                                                   ((uint32_t)1 << TXRXDFCOUNT_SHIFT);
        }
        else
        {
            this_spi->slaves_cfg[slave].ctrl_reg = MASTER_MODE_MASK |
20001c58:	7afa      	ldrb	r2, [r7, #11]
20001c5a:	6879      	ldr	r1, [r7, #4]
20001c5c:	f240 1302 	movw	r3, #258	; 0x102
20001c60:	f2c2 0300 	movt	r3, #8192	; 0x2000
20001c64:	ea41 0303 	orr.w	r3, r1, r3
20001c68:	68f9      	ldr	r1, [r7, #12]
20001c6a:	f102 0206 	add.w	r2, r2, #6
20001c6e:	ea4f 02c2 	mov.w	r2, r2, lsl #3
20001c72:	440a      	add	r2, r1
20001c74:	6053      	str	r3, [r2, #4]
                                                   BIGFIFO_MASK |
                                                   (uint32_t)protocol_mode | 
                                                   ((uint32_t)1 << TXRXDFCOUNT_SHIFT);
        }
        
        this_spi->slaves_cfg[slave].txrxdf_size_reg = frame_bit_length;
20001c76:	7afb      	ldrb	r3, [r7, #11]
20001c78:	68fa      	ldr	r2, [r7, #12]
20001c7a:	f103 0306 	add.w	r3, r3, #6
20001c7e:	ea4f 03c3 	mov.w	r3, r3, lsl #3
20001c82:	4413      	add	r3, r2
20001c84:	7e3a      	ldrb	r2, [r7, #24]
20001c86:	721a      	strb	r2, [r3, #8]
        this_spi->slaves_cfg[slave].clk_gen = (uint8_t)clk_rate;
20001c88:	7afb      	ldrb	r3, [r7, #11]
20001c8a:	68fa      	ldr	r2, [r7, #12]
20001c8c:	f103 0306 	add.w	r3, r3, #6
20001c90:	ea4f 03c3 	mov.w	r3, r3, lsl #3
20001c94:	4413      	add	r3, r2
20001c96:	78fa      	ldrb	r2, [r7, #3]
20001c98:	725a      	strb	r2, [r3, #9]
    }
    /* Reenable interrupts */
    NVIC_EnableIRQ( this_spi->irqn );
20001c9a:	68fb      	ldr	r3, [r7, #12]
20001c9c:	889b      	ldrh	r3, [r3, #4]
20001c9e:	b21b      	sxth	r3, r3
20001ca0:	4618      	mov	r0, r3
20001ca2:	f7ff fdd3 	bl	2000184c <NVIC_EnableIRQ>
}
20001ca6:	f107 0710 	add.w	r7, r7, #16
20001caa:	46bd      	mov	sp, r7
20001cac:	bd80      	pop	{r7, pc}
20001cae:	bf00      	nop

20001cb0 <MSS_SPI_set_slave_select>:
void MSS_SPI_set_slave_select
(
    mss_spi_instance_t * this_spi,
    mss_spi_slave_t slave
)
{
20001cb0:	b580      	push	{r7, lr}
20001cb2:	b084      	sub	sp, #16
20001cb4:	af00      	add	r7, sp, #0
20001cb6:	6078      	str	r0, [r7, #4]
20001cb8:	460b      	mov	r3, r1
20001cba:	70fb      	strb	r3, [r7, #3]
    uint32_t rx_overflow;
    
    ASSERT((this_spi == &g_mss_spi0) || (this_spi == &g_mss_spi1));
20001cbc:	687a      	ldr	r2, [r7, #4]
20001cbe:	f649 43fc 	movw	r3, #40188	; 0x9cfc
20001cc2:	f2c2 0300 	movt	r3, #8192	; 0x2000
20001cc6:	429a      	cmp	r2, r3
20001cc8:	d007      	beq.n	20001cda <MSS_SPI_set_slave_select+0x2a>
20001cca:	687a      	ldr	r2, [r7, #4]
20001ccc:	f649 4378 	movw	r3, #40056	; 0x9c78
20001cd0:	f2c2 0300 	movt	r3, #8192	; 0x2000
20001cd4:	429a      	cmp	r2, r3
20001cd6:	d000      	beq.n	20001cda <MSS_SPI_set_slave_select+0x2a>
20001cd8:	be00      	bkpt	0x0000
    
    /* This function is only intended to be used with an SPI master. */
    ASSERT((this_spi->hw_reg->CONTROL & CTRL_MASTER_MASK) == CTRL_MASTER_MASK);
20001cda:	687b      	ldr	r3, [r7, #4]
20001cdc:	681b      	ldr	r3, [r3, #0]
20001cde:	681b      	ldr	r3, [r3, #0]
20001ce0:	f003 0302 	and.w	r3, r3, #2
20001ce4:	2b00      	cmp	r3, #0
20001ce6:	d100      	bne.n	20001cea <MSS_SPI_set_slave_select+0x3a>
20001ce8:	be00      	bkpt	0x0000
    
    ASSERT(this_spi->slaves_cfg[slave].ctrl_reg != NOT_CONFIGURED);
20001cea:	78fb      	ldrb	r3, [r7, #3]
20001cec:	687a      	ldr	r2, [r7, #4]
20001cee:	f103 0306 	add.w	r3, r3, #6
20001cf2:	ea4f 03c3 	mov.w	r3, r3, lsl #3
20001cf6:	4413      	add	r3, r2
20001cf8:	685b      	ldr	r3, [r3, #4]
20001cfa:	f1b3 3fff 	cmp.w	r3, #4294967295
20001cfe:	d100      	bne.n	20001d02 <MSS_SPI_set_slave_select+0x52>
20001d00:	be00      	bkpt	0x0000

    /* Shut down interrupts from the MSS SPI while we do this */
    NVIC_DisableIRQ( this_spi->irqn );
20001d02:	687b      	ldr	r3, [r7, #4]
20001d04:	889b      	ldrh	r3, [r3, #4]
20001d06:	b21b      	sxth	r3, r3
20001d08:	4618      	mov	r0, r3
20001d0a:	f7ff fdbb 	bl	20001884 <NVIC_DisableIRQ>

    /* Recover from receive overflow. */
    rx_overflow = this_spi->hw_reg->STATUS & RX_OVERFLOW_MASK;
20001d0e:	687b      	ldr	r3, [r7, #4]
20001d10:	681b      	ldr	r3, [r3, #0]
20001d12:	689b      	ldr	r3, [r3, #8]
20001d14:	f003 0304 	and.w	r3, r3, #4
20001d18:	60fb      	str	r3, [r7, #12]
    if(rx_overflow)
20001d1a:	68fb      	ldr	r3, [r7, #12]
20001d1c:	2b00      	cmp	r3, #0
20001d1e:	d002      	beq.n	20001d26 <MSS_SPI_set_slave_select+0x76>
    {
         recover_from_rx_overflow(this_spi);
20001d20:	6878      	ldr	r0, [r7, #4]
20001d22:	f7ff fe85 	bl	20001a30 <recover_from_rx_overflow>
    }
    
    /* Set the clock rate. */
    this_spi->hw_reg->CONTROL &= ~(uint32_t)CTRL_ENABLE_MASK;
20001d26:	687b      	ldr	r3, [r7, #4]
20001d28:	681b      	ldr	r3, [r3, #0]
20001d2a:	687a      	ldr	r2, [r7, #4]
20001d2c:	6812      	ldr	r2, [r2, #0]
20001d2e:	6812      	ldr	r2, [r2, #0]
20001d30:	f022 0201 	bic.w	r2, r2, #1
20001d34:	601a      	str	r2, [r3, #0]
    this_spi->hw_reg->CONTROL = this_spi->slaves_cfg[slave].ctrl_reg;
20001d36:	687b      	ldr	r3, [r7, #4]
20001d38:	681a      	ldr	r2, [r3, #0]
20001d3a:	78fb      	ldrb	r3, [r7, #3]
20001d3c:	6879      	ldr	r1, [r7, #4]
20001d3e:	f103 0306 	add.w	r3, r3, #6
20001d42:	ea4f 03c3 	mov.w	r3, r3, lsl #3
20001d46:	440b      	add	r3, r1
20001d48:	685b      	ldr	r3, [r3, #4]
20001d4a:	6013      	str	r3, [r2, #0]
    this_spi->hw_reg->CLK_GEN = this_spi->slaves_cfg[slave].clk_gen;
20001d4c:	687b      	ldr	r3, [r7, #4]
20001d4e:	681a      	ldr	r2, [r3, #0]
20001d50:	78fb      	ldrb	r3, [r7, #3]
20001d52:	6879      	ldr	r1, [r7, #4]
20001d54:	f103 0306 	add.w	r3, r3, #6
20001d58:	ea4f 03c3 	mov.w	r3, r3, lsl #3
20001d5c:	440b      	add	r3, r1
20001d5e:	7a5b      	ldrb	r3, [r3, #9]
20001d60:	6193      	str	r3, [r2, #24]
    this_spi->hw_reg->TXRXDF_SIZE = this_spi->slaves_cfg[slave].txrxdf_size_reg;
20001d62:	687b      	ldr	r3, [r7, #4]
20001d64:	681a      	ldr	r2, [r3, #0]
20001d66:	78fb      	ldrb	r3, [r7, #3]
20001d68:	6879      	ldr	r1, [r7, #4]
20001d6a:	f103 0306 	add.w	r3, r3, #6
20001d6e:	ea4f 03c3 	mov.w	r3, r3, lsl #3
20001d72:	440b      	add	r3, r1
20001d74:	7a1b      	ldrb	r3, [r3, #8]
20001d76:	6053      	str	r3, [r2, #4]
    this_spi->hw_reg->CONTROL |= CTRL_ENABLE_MASK;
20001d78:	687b      	ldr	r3, [r7, #4]
20001d7a:	681b      	ldr	r3, [r3, #0]
20001d7c:	687a      	ldr	r2, [r7, #4]
20001d7e:	6812      	ldr	r2, [r2, #0]
20001d80:	6812      	ldr	r2, [r2, #0]
20001d82:	f042 0201 	orr.w	r2, r2, #1
20001d86:	601a      	str	r2, [r3, #0]
    
    /* Set slave select */
    this_spi->hw_reg->SLAVE_SELECT |= ((uint32_t)1 << (uint32_t)slave);
20001d88:	687b      	ldr	r3, [r7, #4]
20001d8a:	681b      	ldr	r3, [r3, #0]
20001d8c:	687a      	ldr	r2, [r7, #4]
20001d8e:	6812      	ldr	r2, [r2, #0]
20001d90:	69d1      	ldr	r1, [r2, #28]
20001d92:	78fa      	ldrb	r2, [r7, #3]
20001d94:	f04f 0001 	mov.w	r0, #1
20001d98:	fa00 f202 	lsl.w	r2, r0, r2
20001d9c:	ea41 0202 	orr.w	r2, r1, r2
20001da0:	61da      	str	r2, [r3, #28]
    /* Reenable interrupts */
    NVIC_EnableIRQ( this_spi->irqn );
20001da2:	687b      	ldr	r3, [r7, #4]
20001da4:	889b      	ldrh	r3, [r3, #4]
20001da6:	b21b      	sxth	r3, r3
20001da8:	4618      	mov	r0, r3
20001daa:	f7ff fd4f 	bl	2000184c <NVIC_EnableIRQ>
}
20001dae:	f107 0710 	add.w	r7, r7, #16
20001db2:	46bd      	mov	sp, r7
20001db4:	bd80      	pop	{r7, pc}
20001db6:	bf00      	nop

20001db8 <MSS_SPI_clear_slave_select>:
void MSS_SPI_clear_slave_select
(
    mss_spi_instance_t * this_spi,
    mss_spi_slave_t slave
)
{
20001db8:	b580      	push	{r7, lr}
20001dba:	b084      	sub	sp, #16
20001dbc:	af00      	add	r7, sp, #0
20001dbe:	6078      	str	r0, [r7, #4]
20001dc0:	460b      	mov	r3, r1
20001dc2:	70fb      	strb	r3, [r7, #3]
    uint32_t rx_overflow;
    
    ASSERT((this_spi == &g_mss_spi0) || (this_spi == &g_mss_spi1));
20001dc4:	687a      	ldr	r2, [r7, #4]
20001dc6:	f649 43fc 	movw	r3, #40188	; 0x9cfc
20001dca:	f2c2 0300 	movt	r3, #8192	; 0x2000
20001dce:	429a      	cmp	r2, r3
20001dd0:	d007      	beq.n	20001de2 <MSS_SPI_clear_slave_select+0x2a>
20001dd2:	687a      	ldr	r2, [r7, #4]
20001dd4:	f649 4378 	movw	r3, #40056	; 0x9c78
20001dd8:	f2c2 0300 	movt	r3, #8192	; 0x2000
20001ddc:	429a      	cmp	r2, r3
20001dde:	d000      	beq.n	20001de2 <MSS_SPI_clear_slave_select+0x2a>
20001de0:	be00      	bkpt	0x0000
    
    /* This function is only intended to be used with an SPI master. */
    ASSERT((this_spi->hw_reg->CONTROL & CTRL_MASTER_MASK) == CTRL_MASTER_MASK);
20001de2:	687b      	ldr	r3, [r7, #4]
20001de4:	681b      	ldr	r3, [r3, #0]
20001de6:	681b      	ldr	r3, [r3, #0]
20001de8:	f003 0302 	and.w	r3, r3, #2
20001dec:	2b00      	cmp	r3, #0
20001dee:	d100      	bne.n	20001df2 <MSS_SPI_clear_slave_select+0x3a>
20001df0:	be00      	bkpt	0x0000

    /* Shut down interrupts from the MSS SPI while we do this */
    NVIC_DisableIRQ( this_spi->irqn );
20001df2:	687b      	ldr	r3, [r7, #4]
20001df4:	889b      	ldrh	r3, [r3, #4]
20001df6:	b21b      	sxth	r3, r3
20001df8:	4618      	mov	r0, r3
20001dfa:	f7ff fd43 	bl	20001884 <NVIC_DisableIRQ>

    /* Recover from receive overflow. */
    rx_overflow = this_spi->hw_reg->STATUS & RX_OVERFLOW_MASK;
20001dfe:	687b      	ldr	r3, [r7, #4]
20001e00:	681b      	ldr	r3, [r3, #0]
20001e02:	689b      	ldr	r3, [r3, #8]
20001e04:	f003 0304 	and.w	r3, r3, #4
20001e08:	60fb      	str	r3, [r7, #12]
    if(rx_overflow)
20001e0a:	68fb      	ldr	r3, [r7, #12]
20001e0c:	2b00      	cmp	r3, #0
20001e0e:	d002      	beq.n	20001e16 <MSS_SPI_clear_slave_select+0x5e>
    {
         recover_from_rx_overflow(this_spi);
20001e10:	6878      	ldr	r0, [r7, #4]
20001e12:	f7ff fe0d 	bl	20001a30 <recover_from_rx_overflow>
    }
    
    this_spi->hw_reg->SLAVE_SELECT &= ~((uint32_t)1 << (uint32_t)slave);
20001e16:	687b      	ldr	r3, [r7, #4]
20001e18:	681b      	ldr	r3, [r3, #0]
20001e1a:	687a      	ldr	r2, [r7, #4]
20001e1c:	6812      	ldr	r2, [r2, #0]
20001e1e:	69d1      	ldr	r1, [r2, #28]
20001e20:	78fa      	ldrb	r2, [r7, #3]
20001e22:	f04f 0001 	mov.w	r0, #1
20001e26:	fa00 f202 	lsl.w	r2, r0, r2
20001e2a:	ea6f 0202 	mvn.w	r2, r2
20001e2e:	ea01 0202 	and.w	r2, r1, r2
20001e32:	61da      	str	r2, [r3, #28]
    /* Reenable interrupts */
    NVIC_EnableIRQ( this_spi->irqn );
20001e34:	687b      	ldr	r3, [r7, #4]
20001e36:	889b      	ldrh	r3, [r3, #4]
20001e38:	b21b      	sxth	r3, r3
20001e3a:	4618      	mov	r0, r3
20001e3c:	f7ff fd06 	bl	2000184c <NVIC_EnableIRQ>
}
20001e40:	f107 0710 	add.w	r7, r7, #16
20001e44:	46bd      	mov	sp, r7
20001e46:	bd80      	pop	{r7, pc}

20001e48 <MSS_SPI_transfer_frame>:
uint32_t MSS_SPI_transfer_frame
(
    mss_spi_instance_t * this_spi,
    uint32_t tx_bits
)
{
20001e48:	b480      	push	{r7}
20001e4a:	b087      	sub	sp, #28
20001e4c:	af00      	add	r7, sp, #0
20001e4e:	6078      	str	r0, [r7, #4]
20001e50:	6039      	str	r1, [r7, #0]
    volatile uint32_t dummy;
    uint32_t rx_fifo_empty;
    uint32_t rx_ready;
    uint32_t tx_done;
    
    ASSERT((this_spi == &g_mss_spi0) || (this_spi == &g_mss_spi1));
20001e52:	687a      	ldr	r2, [r7, #4]
20001e54:	f649 43fc 	movw	r3, #40188	; 0x9cfc
20001e58:	f2c2 0300 	movt	r3, #8192	; 0x2000
20001e5c:	429a      	cmp	r2, r3
20001e5e:	d007      	beq.n	20001e70 <MSS_SPI_transfer_frame+0x28>
20001e60:	687a      	ldr	r2, [r7, #4]
20001e62:	f649 4378 	movw	r3, #40056	; 0x9c78
20001e66:	f2c2 0300 	movt	r3, #8192	; 0x2000
20001e6a:	429a      	cmp	r2, r3
20001e6c:	d000      	beq.n	20001e70 <MSS_SPI_transfer_frame+0x28>
20001e6e:	be00      	bkpt	0x0000
    
    /* This function is only intended to be used with an SPI master. */
    ASSERT((this_spi->hw_reg->CONTROL & CTRL_MASTER_MASK) == CTRL_MASTER_MASK);
20001e70:	687b      	ldr	r3, [r7, #4]
20001e72:	681b      	ldr	r3, [r3, #0]
20001e74:	681b      	ldr	r3, [r3, #0]
20001e76:	f003 0302 	and.w	r3, r3, #2
20001e7a:	2b00      	cmp	r3, #0
20001e7c:	d100      	bne.n	20001e80 <MSS_SPI_transfer_frame+0x38>
20001e7e:	be00      	bkpt	0x0000
    
    /* Ensure single frame transfer selected so interrupts work correctly */
    this_spi->hw_reg->CONTROL = (this_spi->hw_reg->CONTROL & ~TXRXDFCOUNT_MASK)
20001e80:	687b      	ldr	r3, [r7, #4]
20001e82:	681a      	ldr	r2, [r3, #0]
20001e84:	687b      	ldr	r3, [r7, #4]
20001e86:	681b      	ldr	r3, [r3, #0]
20001e88:	6819      	ldr	r1, [r3, #0]
20001e8a:	f240 03ff 	movw	r3, #255	; 0xff
20001e8e:	f6cf 7300 	movt	r3, #65280	; 0xff00
20001e92:	ea01 0303 	and.w	r3, r1, r3
20001e96:	f443 7380 	orr.w	r3, r3, #256	; 0x100
20001e9a:	6013      	str	r3, [r2, #0]
                                | ((uint32_t)1u << TXRXDFCOUNT_SHIFT);

    /* Flush the Tx and Rx FIFOs. Please note this does not have any effect on A2F200. */
    this_spi->hw_reg->COMMAND |= (TX_FIFO_RESET_MASK | RX_FIFO_RESET_MASK);
20001e9c:	687b      	ldr	r3, [r7, #4]
20001e9e:	681b      	ldr	r3, [r3, #0]
20001ea0:	687a      	ldr	r2, [r7, #4]
20001ea2:	6812      	ldr	r2, [r2, #0]
20001ea4:	6ad2      	ldr	r2, [r2, #44]	; 0x2c
20001ea6:	f042 020c 	orr.w	r2, r2, #12
20001eaa:	62da      	str	r2, [r3, #44]	; 0x2c
    
    /* Flush Rx FIFO in case we are executing on A2F200. */
    rx_fifo_empty = this_spi->hw_reg->STATUS & RX_FIFO_EMPTY_MASK;
20001eac:	687b      	ldr	r3, [r7, #4]
20001eae:	681b      	ldr	r3, [r3, #0]
20001eb0:	689b      	ldr	r3, [r3, #8]
20001eb2:	f003 0340 	and.w	r3, r3, #64	; 0x40
20001eb6:	60fb      	str	r3, [r7, #12]
    while(0u == rx_fifo_empty)
20001eb8:	e00b      	b.n	20001ed2 <MSS_SPI_transfer_frame+0x8a>
    {
        dummy = this_spi->hw_reg->RX_DATA;
20001eba:	687b      	ldr	r3, [r7, #4]
20001ebc:	681b      	ldr	r3, [r3, #0]
20001ebe:	691b      	ldr	r3, [r3, #16]
20001ec0:	60bb      	str	r3, [r7, #8]
        dummy = dummy;  /* Prevent Lint warning. */
20001ec2:	68bb      	ldr	r3, [r7, #8]
20001ec4:	60bb      	str	r3, [r7, #8]
        rx_fifo_empty = this_spi->hw_reg->STATUS & RX_FIFO_EMPTY_MASK;
20001ec6:	687b      	ldr	r3, [r7, #4]
20001ec8:	681b      	ldr	r3, [r3, #0]
20001eca:	689b      	ldr	r3, [r3, #8]
20001ecc:	f003 0340 	and.w	r3, r3, #64	; 0x40
20001ed0:	60fb      	str	r3, [r7, #12]
    /* Flush the Tx and Rx FIFOs. Please note this does not have any effect on A2F200. */
    this_spi->hw_reg->COMMAND |= (TX_FIFO_RESET_MASK | RX_FIFO_RESET_MASK);
    
    /* Flush Rx FIFO in case we are executing on A2F200. */
    rx_fifo_empty = this_spi->hw_reg->STATUS & RX_FIFO_EMPTY_MASK;
    while(0u == rx_fifo_empty)
20001ed2:	68fb      	ldr	r3, [r7, #12]
20001ed4:	2b00      	cmp	r3, #0
20001ed6:	d0f0      	beq.n	20001eba <MSS_SPI_transfer_frame+0x72>
        dummy = dummy;  /* Prevent Lint warning. */
        rx_fifo_empty = this_spi->hw_reg->STATUS & RX_FIFO_EMPTY_MASK;
    }
    
    /* Send frame. */
    this_spi->hw_reg->TX_DATA = tx_bits;
20001ed8:	687b      	ldr	r3, [r7, #4]
20001eda:	681b      	ldr	r3, [r3, #0]
20001edc:	683a      	ldr	r2, [r7, #0]
20001ede:	615a      	str	r2, [r3, #20]
    
    /* Wait for frame Tx to complete. */
    tx_done = this_spi->hw_reg->STATUS & TX_DONE_MASK;
20001ee0:	687b      	ldr	r3, [r7, #4]
20001ee2:	681b      	ldr	r3, [r3, #0]
20001ee4:	689b      	ldr	r3, [r3, #8]
20001ee6:	f003 0301 	and.w	r3, r3, #1
20001eea:	617b      	str	r3, [r7, #20]
    while(0u == tx_done)
20001eec:	e005      	b.n	20001efa <MSS_SPI_transfer_frame+0xb2>
    {
        tx_done = this_spi->hw_reg->STATUS & TX_DONE_MASK;
20001eee:	687b      	ldr	r3, [r7, #4]
20001ef0:	681b      	ldr	r3, [r3, #0]
20001ef2:	689b      	ldr	r3, [r3, #8]
20001ef4:	f003 0301 	and.w	r3, r3, #1
20001ef8:	617b      	str	r3, [r7, #20]
    /* Send frame. */
    this_spi->hw_reg->TX_DATA = tx_bits;
    
    /* Wait for frame Tx to complete. */
    tx_done = this_spi->hw_reg->STATUS & TX_DONE_MASK;
    while(0u == tx_done)
20001efa:	697b      	ldr	r3, [r7, #20]
20001efc:	2b00      	cmp	r3, #0
20001efe:	d0f6      	beq.n	20001eee <MSS_SPI_transfer_frame+0xa6>
        tx_done = this_spi->hw_reg->STATUS & TX_DONE_MASK;
    }
    
    /* Read received frame. */
    /* Wait for Rx complete. */
    rx_ready = this_spi->hw_reg->STATUS & RX_DATA_READY_MASK;
20001f00:	687b      	ldr	r3, [r7, #4]
20001f02:	681b      	ldr	r3, [r3, #0]
20001f04:	689b      	ldr	r3, [r3, #8]
20001f06:	f003 0302 	and.w	r3, r3, #2
20001f0a:	613b      	str	r3, [r7, #16]
    while(0u == rx_ready)
20001f0c:	e005      	b.n	20001f1a <MSS_SPI_transfer_frame+0xd2>
    {
        rx_ready = this_spi->hw_reg->STATUS & RX_DATA_READY_MASK;
20001f0e:	687b      	ldr	r3, [r7, #4]
20001f10:	681b      	ldr	r3, [r3, #0]
20001f12:	689b      	ldr	r3, [r3, #8]
20001f14:	f003 0302 	and.w	r3, r3, #2
20001f18:	613b      	str	r3, [r7, #16]
    }
    
    /* Read received frame. */
    /* Wait for Rx complete. */
    rx_ready = this_spi->hw_reg->STATUS & RX_DATA_READY_MASK;
    while(0u == rx_ready)
20001f1a:	693b      	ldr	r3, [r7, #16]
20001f1c:	2b00      	cmp	r3, #0
20001f1e:	d0f6      	beq.n	20001f0e <MSS_SPI_transfer_frame+0xc6>
    {
        rx_ready = this_spi->hw_reg->STATUS & RX_DATA_READY_MASK;
    }
    /* Return Rx data. */
    return( this_spi->hw_reg->RX_DATA );
20001f20:	687b      	ldr	r3, [r7, #4]
20001f22:	681b      	ldr	r3, [r3, #0]
20001f24:	691b      	ldr	r3, [r3, #16]
}
20001f26:	4618      	mov	r0, r3
20001f28:	f107 071c 	add.w	r7, r7, #28
20001f2c:	46bd      	mov	sp, r7
20001f2e:	bc80      	pop	{r7}
20001f30:	4770      	bx	lr
20001f32:	bf00      	nop

20001f34 <fill_slave_tx_fifo>:
 */
static void fill_slave_tx_fifo
(
    mss_spi_instance_t * this_spi
)
{
20001f34:	b480      	push	{r7}
20001f36:	b085      	sub	sp, #20
20001f38:	af00      	add	r7, sp, #0
20001f3a:	6078      	str	r0, [r7, #4]
    uint32_t guard = 0u;
20001f3c:	f04f 0300 	mov.w	r3, #0
20001f40:	60fb      	str	r3, [r7, #12]

    while((0u == (this_spi->hw_reg->STATUS & TX_FIFO_FULL_MASK)) &&
20001f42:	e00e      	b.n	20001f62 <fill_slave_tx_fifo+0x2e>
          (this_spi->slave_tx_idx < this_spi->slave_tx_size))
    {
        /* Sending from primary slave transmit buffer */
        this_spi->hw_reg->TX_DATA = this_spi->slave_tx_buffer[this_spi->slave_tx_idx];
20001f44:	687b      	ldr	r3, [r7, #4]
20001f46:	681b      	ldr	r3, [r3, #0]
20001f48:	687a      	ldr	r2, [r7, #4]
20001f4a:	6891      	ldr	r1, [r2, #8]
20001f4c:	687a      	ldr	r2, [r7, #4]
20001f4e:	6912      	ldr	r2, [r2, #16]
20001f50:	440a      	add	r2, r1
20001f52:	7812      	ldrb	r2, [r2, #0]
20001f54:	615a      	str	r2, [r3, #20]
        ++this_spi->slave_tx_idx;
20001f56:	687b      	ldr	r3, [r7, #4]
20001f58:	691b      	ldr	r3, [r3, #16]
20001f5a:	f103 0201 	add.w	r2, r3, #1
20001f5e:	687b      	ldr	r3, [r7, #4]
20001f60:	611a      	str	r2, [r3, #16]
    mss_spi_instance_t * this_spi
)
{
    uint32_t guard = 0u;

    while((0u == (this_spi->hw_reg->STATUS & TX_FIFO_FULL_MASK)) &&
20001f62:	687b      	ldr	r3, [r7, #4]
20001f64:	681b      	ldr	r3, [r3, #0]
20001f66:	689b      	ldr	r3, [r3, #8]
20001f68:	f403 7380 	and.w	r3, r3, #256	; 0x100
20001f6c:	2b00      	cmp	r3, #0
20001f6e:	d105      	bne.n	20001f7c <fill_slave_tx_fifo+0x48>
          (this_spi->slave_tx_idx < this_spi->slave_tx_size))
20001f70:	687b      	ldr	r3, [r7, #4]
20001f72:	691a      	ldr	r2, [r3, #16]
20001f74:	687b      	ldr	r3, [r7, #4]
20001f76:	68db      	ldr	r3, [r3, #12]
    mss_spi_instance_t * this_spi
)
{
    uint32_t guard = 0u;

    while((0u == (this_spi->hw_reg->STATUS & TX_FIFO_FULL_MASK)) &&
20001f78:	429a      	cmp	r2, r3
20001f7a:	d3e3      	bcc.n	20001f44 <fill_slave_tx_fifo+0x10>
        /* Sending from primary slave transmit buffer */
        this_spi->hw_reg->TX_DATA = this_spi->slave_tx_buffer[this_spi->slave_tx_idx];
        ++this_spi->slave_tx_idx;
    }

    if(this_spi->slave_tx_idx >= this_spi->slave_tx_size)
20001f7c:	687b      	ldr	r3, [r7, #4]
20001f7e:	691a      	ldr	r2, [r3, #16]
20001f80:	687b      	ldr	r3, [r7, #4]
20001f82:	68db      	ldr	r3, [r3, #12]
20001f84:	429a      	cmp	r2, r3
20001f86:	d31c      	bcc.n	20001fc2 <fill_slave_tx_fifo+0x8e>
    {
        while((0u == (this_spi->hw_reg->STATUS & TX_FIFO_FULL_MASK)) &&
20001f88:	e00e      	b.n	20001fa8 <fill_slave_tx_fifo+0x74>
              (this_spi->resp_buff_tx_idx < this_spi->resp_buff_size))
        {
            /* Sending from command response buffer */
            this_spi->hw_reg->TX_DATA = this_spi->resp_tx_buffer[this_spi->resp_buff_tx_idx];
20001f8a:	687b      	ldr	r3, [r7, #4]
20001f8c:	681b      	ldr	r3, [r3, #0]
20001f8e:	687a      	ldr	r2, [r7, #4]
20001f90:	6951      	ldr	r1, [r2, #20]
20001f92:	687a      	ldr	r2, [r7, #4]
20001f94:	69d2      	ldr	r2, [r2, #28]
20001f96:	440a      	add	r2, r1
20001f98:	7812      	ldrb	r2, [r2, #0]
20001f9a:	615a      	str	r2, [r3, #20]
            ++this_spi->resp_buff_tx_idx;
20001f9c:	687b      	ldr	r3, [r7, #4]
20001f9e:	69db      	ldr	r3, [r3, #28]
20001fa0:	f103 0201 	add.w	r2, r3, #1
20001fa4:	687b      	ldr	r3, [r7, #4]
20001fa6:	61da      	str	r2, [r3, #28]
        ++this_spi->slave_tx_idx;
    }

    if(this_spi->slave_tx_idx >= this_spi->slave_tx_size)
    {
        while((0u == (this_spi->hw_reg->STATUS & TX_FIFO_FULL_MASK)) &&
20001fa8:	687b      	ldr	r3, [r7, #4]
20001faa:	681b      	ldr	r3, [r3, #0]
20001fac:	689b      	ldr	r3, [r3, #8]
20001fae:	f403 7380 	and.w	r3, r3, #256	; 0x100
20001fb2:	2b00      	cmp	r3, #0
20001fb4:	d105      	bne.n	20001fc2 <fill_slave_tx_fifo+0x8e>
              (this_spi->resp_buff_tx_idx < this_spi->resp_buff_size))
20001fb6:	687b      	ldr	r3, [r7, #4]
20001fb8:	69da      	ldr	r2, [r3, #28]
20001fba:	687b      	ldr	r3, [r7, #4]
20001fbc:	699b      	ldr	r3, [r3, #24]
        ++this_spi->slave_tx_idx;
    }

    if(this_spi->slave_tx_idx >= this_spi->slave_tx_size)
    {
        while((0u == (this_spi->hw_reg->STATUS & TX_FIFO_FULL_MASK)) &&
20001fbe:	429a      	cmp	r2, r3
20001fc0:	d3e3      	bcc.n	20001f8a <fill_slave_tx_fifo+0x56>
            this_spi->hw_reg->TX_DATA = this_spi->resp_tx_buffer[this_spi->resp_buff_tx_idx];
            ++this_spi->resp_buff_tx_idx;
        }
    }

    if((0u != this_spi->cmd_done) && (this_spi->slave_tx_idx >= this_spi->slave_tx_size) &&
20001fc2:	687b      	ldr	r3, [r7, #4]
20001fc4:	6a5b      	ldr	r3, [r3, #36]	; 0x24
20001fc6:	2b00      	cmp	r3, #0
20001fc8:	d01f      	beq.n	2000200a <fill_slave_tx_fifo+0xd6>
20001fca:	687b      	ldr	r3, [r7, #4]
20001fcc:	691a      	ldr	r2, [r3, #16]
20001fce:	687b      	ldr	r3, [r7, #4]
20001fd0:	68db      	ldr	r3, [r3, #12]
20001fd2:	429a      	cmp	r2, r3
20001fd4:	d319      	bcc.n	2000200a <fill_slave_tx_fifo+0xd6>
       (this_spi->resp_buff_tx_idx >= this_spi->resp_buff_size))
20001fd6:	687b      	ldr	r3, [r7, #4]
20001fd8:	69da      	ldr	r2, [r3, #28]
20001fda:	687b      	ldr	r3, [r7, #4]
20001fdc:	699b      	ldr	r3, [r3, #24]
            this_spi->hw_reg->TX_DATA = this_spi->resp_tx_buffer[this_spi->resp_buff_tx_idx];
            ++this_spi->resp_buff_tx_idx;
        }
    }

    if((0u != this_spi->cmd_done) && (this_spi->slave_tx_idx >= this_spi->slave_tx_size) &&
20001fde:	429a      	cmp	r2, r3
20001fe0:	d313      	bcc.n	2000200a <fill_slave_tx_fifo+0xd6>
       (this_spi->resp_buff_tx_idx >= this_spi->resp_buff_size))
    {
        while((0u == (this_spi->hw_reg->STATUS & TX_FIFO_FULL_MASK)) &&
20001fe2:	e008      	b.n	20001ff6 <fill_slave_tx_fifo+0xc2>
              (guard < BIG_FIFO_SIZE))
        {
            /* Nothing left so pad with 0s for consistency */
            this_spi->hw_reg->TX_DATA = 0x00u;
20001fe4:	687b      	ldr	r3, [r7, #4]
20001fe6:	681b      	ldr	r3, [r3, #0]
20001fe8:	f04f 0200 	mov.w	r2, #0
20001fec:	615a      	str	r2, [r3, #20]
             * We use the guard count to cover the unlikely event that we are
             * never seeing the TX FIFO full because the data is being pulled
             * out as fast as we can stuff it in. In this event we never spend
             * more than a full FIFOs worth of time spinning here.
             */
            guard++;
20001fee:	68fb      	ldr	r3, [r7, #12]
20001ff0:	f103 0301 	add.w	r3, r3, #1
20001ff4:	60fb      	str	r3, [r7, #12]
    }

    if((0u != this_spi->cmd_done) && (this_spi->slave_tx_idx >= this_spi->slave_tx_size) &&
       (this_spi->resp_buff_tx_idx >= this_spi->resp_buff_size))
    {
        while((0u == (this_spi->hw_reg->STATUS & TX_FIFO_FULL_MASK)) &&
20001ff6:	687b      	ldr	r3, [r7, #4]
20001ff8:	681b      	ldr	r3, [r3, #0]
20001ffa:	689b      	ldr	r3, [r3, #8]
20001ffc:	f403 7380 	and.w	r3, r3, #256	; 0x100
20002000:	2b00      	cmp	r3, #0
20002002:	d102      	bne.n	2000200a <fill_slave_tx_fifo+0xd6>
20002004:	68fb      	ldr	r3, [r7, #12]
20002006:	2b1f      	cmp	r3, #31
20002008:	d9ec      	bls.n	20001fe4 <fill_slave_tx_fifo+0xb0>
             */
            guard++;
        }
    }

}
2000200a:	f107 0714 	add.w	r7, r7, #20
2000200e:	46bd      	mov	sp, r7
20002010:	bc80      	pop	{r7}
20002012:	4770      	bx	lr

20002014 <read_slave_rx_fifo>:
 */
static void read_slave_rx_fifo
(
    mss_spi_instance_t * this_spi
)
{
20002014:	b580      	push	{r7, lr}
20002016:	b084      	sub	sp, #16
20002018:	af00      	add	r7, sp, #0
2000201a:	6078      	str	r0, [r7, #4]
    volatile uint32_t rx_frame;
    
    if(MSS_SPI_SLAVE_XFER_FRAME == this_spi->slave_xfer_mode)
2000201c:	687b      	ldr	r3, [r7, #4]
2000201e:	f893 3080 	ldrb.w	r3, [r3, #128]	; 0x80
20002022:	2b02      	cmp	r3, #2
20002024:	d115      	bne.n	20002052 <read_slave_rx_fifo+0x3e>
    {
        while(0u == (this_spi->hw_reg->STATUS & RX_FIFO_EMPTY_MASK))
20002026:	e00c      	b.n	20002042 <read_slave_rx_fifo+0x2e>
        {
            /* Single frame handling mode. */
            rx_frame = this_spi->hw_reg->RX_DATA;
20002028:	687b      	ldr	r3, [r7, #4]
2000202a:	681b      	ldr	r3, [r3, #0]
2000202c:	691b      	ldr	r3, [r3, #16]
2000202e:	60fb      	str	r3, [r7, #12]
            if(0u != this_spi->frame_rx_handler)
20002030:	687b      	ldr	r3, [r7, #4]
20002032:	6f5b      	ldr	r3, [r3, #116]	; 0x74
20002034:	2b00      	cmp	r3, #0
20002036:	d004      	beq.n	20002042 <read_slave_rx_fifo+0x2e>
            {
                this_spi->frame_rx_handler( rx_frame );
20002038:	687b      	ldr	r3, [r7, #4]
2000203a:	6f5b      	ldr	r3, [r3, #116]	; 0x74
2000203c:	68fa      	ldr	r2, [r7, #12]
2000203e:	4610      	mov	r0, r2
20002040:	4798      	blx	r3
{
    volatile uint32_t rx_frame;
    
    if(MSS_SPI_SLAVE_XFER_FRAME == this_spi->slave_xfer_mode)
    {
        while(0u == (this_spi->hw_reg->STATUS & RX_FIFO_EMPTY_MASK))
20002042:	687b      	ldr	r3, [r7, #4]
20002044:	681b      	ldr	r3, [r3, #0]
20002046:	689b      	ldr	r3, [r3, #8]
20002048:	f003 0340 	and.w	r3, r3, #64	; 0x40
2000204c:	2b00      	cmp	r3, #0
2000204e:	d0eb      	beq.n	20002028 <read_slave_rx_fifo+0x14>
20002050:	e032      	b.n	200020b8 <read_slave_rx_fifo+0xa4>
            {
                this_spi->frame_rx_handler( rx_frame );
            }
        }
    }
    else if(MSS_SPI_SLAVE_XFER_BLOCK == this_spi->slave_xfer_mode)
20002052:	687b      	ldr	r3, [r7, #4]
20002054:	f893 3080 	ldrb.w	r3, [r3, #128]	; 0x80
20002058:	2b01      	cmp	r3, #1
2000205a:	d125      	bne.n	200020a8 <read_slave_rx_fifo+0x94>
    {
        /* Block handling mode. */
        while(0u == (this_spi->hw_reg->STATUS & RX_FIFO_EMPTY_MASK)) /* Something needs to be read from FIFO */
2000205c:	e017      	b.n	2000208e <read_slave_rx_fifo+0x7a>
        {
            rx_frame = this_spi->hw_reg->RX_DATA;
2000205e:	687b      	ldr	r3, [r7, #4]
20002060:	681b      	ldr	r3, [r3, #0]
20002062:	691b      	ldr	r3, [r3, #16]
20002064:	60fb      	str	r3, [r7, #12]
            if(this_spi->slave_rx_idx < this_spi->slave_rx_size)
20002066:	687b      	ldr	r3, [r7, #4]
20002068:	6b1a      	ldr	r2, [r3, #48]	; 0x30
2000206a:	687b      	ldr	r3, [r7, #4]
2000206c:	6adb      	ldr	r3, [r3, #44]	; 0x2c
2000206e:	429a      	cmp	r2, r3
20002070:	d207      	bcs.n	20002082 <read_slave_rx_fifo+0x6e>
            {
                this_spi->slave_rx_buffer[this_spi->slave_rx_idx] = (uint8_t)rx_frame;
20002072:	687b      	ldr	r3, [r7, #4]
20002074:	6a9a      	ldr	r2, [r3, #40]	; 0x28
20002076:	687b      	ldr	r3, [r7, #4]
20002078:	6b1b      	ldr	r3, [r3, #48]	; 0x30
2000207a:	4413      	add	r3, r2
2000207c:	68fa      	ldr	r2, [r7, #12]
2000207e:	b2d2      	uxtb	r2, r2
20002080:	701a      	strb	r2, [r3, #0]
            }

            ++this_spi->slave_rx_idx;
20002082:	687b      	ldr	r3, [r7, #4]
20002084:	6b1b      	ldr	r3, [r3, #48]	; 0x30
20002086:	f103 0201 	add.w	r2, r3, #1
2000208a:	687b      	ldr	r3, [r7, #4]
2000208c:	631a      	str	r2, [r3, #48]	; 0x30
        }
    }
    else if(MSS_SPI_SLAVE_XFER_BLOCK == this_spi->slave_xfer_mode)
    {
        /* Block handling mode. */
        while(0u == (this_spi->hw_reg->STATUS & RX_FIFO_EMPTY_MASK)) /* Something needs to be read from FIFO */
2000208e:	687b      	ldr	r3, [r7, #4]
20002090:	681b      	ldr	r3, [r3, #0]
20002092:	689b      	ldr	r3, [r3, #8]
20002094:	f003 0340 	and.w	r3, r3, #64	; 0x40
20002098:	2b00      	cmp	r3, #0
2000209a:	d0e0      	beq.n	2000205e <read_slave_rx_fifo+0x4a>
2000209c:	e00c      	b.n	200020b8 <read_slave_rx_fifo+0xa4>
    else
    {
        /* Should not happen... Just purge FIFO */
        while(0u == (this_spi->hw_reg->STATUS & RX_FIFO_EMPTY_MASK))
        {
            rx_frame = this_spi->hw_reg->RX_DATA;
2000209e:	687b      	ldr	r3, [r7, #4]
200020a0:	681b      	ldr	r3, [r3, #0]
200020a2:	691b      	ldr	r3, [r3, #16]
200020a4:	60fb      	str	r3, [r7, #12]
200020a6:	e000      	b.n	200020aa <read_slave_rx_fifo+0x96>
        }
    }
    else
    {
        /* Should not happen... Just purge FIFO */
        while(0u == (this_spi->hw_reg->STATUS & RX_FIFO_EMPTY_MASK))
200020a8:	bf00      	nop
200020aa:	687b      	ldr	r3, [r7, #4]
200020ac:	681b      	ldr	r3, [r3, #0]
200020ae:	689b      	ldr	r3, [r3, #8]
200020b0:	f003 0340 	and.w	r3, r3, #64	; 0x40
200020b4:	2b00      	cmp	r3, #0
200020b6:	d0f2      	beq.n	2000209e <read_slave_rx_fifo+0x8a>
        {
            rx_frame = this_spi->hw_reg->RX_DATA;
        }
    }
}
200020b8:	f107 0710 	add.w	r7, r7, #16
200020bc:	46bd      	mov	sp, r7
200020be:	bd80      	pop	{r7, pc}

200020c0 <mss_spi_isr>:
 */
static void mss_spi_isr
(
    mss_spi_instance_t * this_spi
)
{    
200020c0:	b580      	push	{r7, lr}
200020c2:	b086      	sub	sp, #24
200020c4:	af00      	add	r7, sp, #0
200020c6:	6078      	str	r0, [r7, #4]
    volatile uint32_t rx_frame;
    __I  uint32_t *this_mis = &this_spi->hw_reg->MIS;
200020c8:	687b      	ldr	r3, [r7, #4]
200020ca:	681b      	ldr	r3, [r3, #0]
200020cc:	f103 0320 	add.w	r3, r3, #32
200020d0:	613b      	str	r3, [r7, #16]

    ASSERT((this_spi == &g_mss_spi0) || (this_spi == &g_mss_spi1));
200020d2:	687a      	ldr	r2, [r7, #4]
200020d4:	f649 43fc 	movw	r3, #40188	; 0x9cfc
200020d8:	f2c2 0300 	movt	r3, #8192	; 0x2000
200020dc:	429a      	cmp	r2, r3
200020de:	d007      	beq.n	200020f0 <mss_spi_isr+0x30>
200020e0:	687a      	ldr	r2, [r7, #4]
200020e2:	f649 4378 	movw	r3, #40056	; 0x9c78
200020e6:	f2c2 0300 	movt	r3, #8192	; 0x2000
200020ea:	429a      	cmp	r2, r3
200020ec:	d000      	beq.n	200020f0 <mss_spi_isr+0x30>
200020ee:	be00      	bkpt	0x0000
  
    if(0u != (*this_mis & RXDONE_IRQ_MASK))
200020f0:	693b      	ldr	r3, [r7, #16]
200020f2:	681b      	ldr	r3, [r3, #0]
200020f4:	f003 0302 	and.w	r3, r3, #2
200020f8:	2b00      	cmp	r3, #0
200020fa:	d052      	beq.n	200021a2 <mss_spi_isr+0xe2>
    {
        if(MSS_SPI_SLAVE_XFER_FRAME == this_spi->slave_xfer_mode)
200020fc:	687b      	ldr	r3, [r7, #4]
200020fe:	f893 3080 	ldrb.w	r3, [r3, #128]	; 0x80
20002102:	2b02      	cmp	r3, #2
20002104:	d115      	bne.n	20002132 <mss_spi_isr+0x72>
        {
            /* Single frame handling mode. */
            while(0u == (this_spi->hw_reg->STATUS & RX_FIFO_EMPTY_MASK))
20002106:	e00c      	b.n	20002122 <mss_spi_isr+0x62>
            {
                rx_frame = this_spi->hw_reg->RX_DATA;
20002108:	687b      	ldr	r3, [r7, #4]
2000210a:	681b      	ldr	r3, [r3, #0]
2000210c:	691b      	ldr	r3, [r3, #16]
2000210e:	60fb      	str	r3, [r7, #12]
                if(0u != this_spi->frame_rx_handler)
20002110:	687b      	ldr	r3, [r7, #4]
20002112:	6f5b      	ldr	r3, [r3, #116]	; 0x74
20002114:	2b00      	cmp	r3, #0
20002116:	d004      	beq.n	20002122 <mss_spi_isr+0x62>
                {
                    this_spi->frame_rx_handler( rx_frame );
20002118:	687b      	ldr	r3, [r7, #4]
2000211a:	6f5b      	ldr	r3, [r3, #116]	; 0x74
2000211c:	68fa      	ldr	r2, [r7, #12]
2000211e:	4610      	mov	r0, r2
20002120:	4798      	blx	r3
    if(0u != (*this_mis & RXDONE_IRQ_MASK))
    {
        if(MSS_SPI_SLAVE_XFER_FRAME == this_spi->slave_xfer_mode)
        {
            /* Single frame handling mode. */
            while(0u == (this_spi->hw_reg->STATUS & RX_FIFO_EMPTY_MASK))
20002122:	687b      	ldr	r3, [r7, #4]
20002124:	681b      	ldr	r3, [r3, #0]
20002126:	689b      	ldr	r3, [r3, #8]
20002128:	f003 0340 	and.w	r3, r3, #64	; 0x40
2000212c:	2b00      	cmp	r3, #0
2000212e:	d0eb      	beq.n	20002108 <mss_spi_isr+0x48>
20002130:	e032      	b.n	20002198 <mss_spi_isr+0xd8>
                {
                    this_spi->frame_rx_handler( rx_frame );
                }
            }
        }
        else if(MSS_SPI_SLAVE_XFER_BLOCK == this_spi->slave_xfer_mode)
20002132:	687b      	ldr	r3, [r7, #4]
20002134:	f893 3080 	ldrb.w	r3, [r3, #128]	; 0x80
20002138:	2b01      	cmp	r3, #1
2000213a:	d125      	bne.n	20002188 <mss_spi_isr+0xc8>
        {
            /* Block handling mode. */
            while(0u == (this_spi->hw_reg->STATUS & RX_FIFO_EMPTY_MASK)) /* Something needs to be read from FIFO */
2000213c:	e017      	b.n	2000216e <mss_spi_isr+0xae>
            {
                rx_frame = this_spi->hw_reg->RX_DATA;                /* Read from FIFO irrespective */
2000213e:	687b      	ldr	r3, [r7, #4]
20002140:	681b      	ldr	r3, [r3, #0]
20002142:	691b      	ldr	r3, [r3, #16]
20002144:	60fb      	str	r3, [r7, #12]
                if(this_spi->slave_rx_idx < this_spi->slave_rx_size) /* Write to array if required */
20002146:	687b      	ldr	r3, [r7, #4]
20002148:	6b1a      	ldr	r2, [r3, #48]	; 0x30
2000214a:	687b      	ldr	r3, [r7, #4]
2000214c:	6adb      	ldr	r3, [r3, #44]	; 0x2c
2000214e:	429a      	cmp	r2, r3
20002150:	d207      	bcs.n	20002162 <mss_spi_isr+0xa2>
                {
                    this_spi->slave_rx_buffer[this_spi->slave_rx_idx] = (uint8_t)rx_frame;
20002152:	687b      	ldr	r3, [r7, #4]
20002154:	6a9a      	ldr	r2, [r3, #40]	; 0x28
20002156:	687b      	ldr	r3, [r7, #4]
20002158:	6b1b      	ldr	r3, [r3, #48]	; 0x30
2000215a:	4413      	add	r3, r2
2000215c:	68fa      	ldr	r2, [r7, #12]
2000215e:	b2d2      	uxtb	r2, r2
20002160:	701a      	strb	r2, [r3, #0]
                }

                ++this_spi->slave_rx_idx;            
20002162:	687b      	ldr	r3, [r7, #4]
20002164:	6b1b      	ldr	r3, [r3, #48]	; 0x30
20002166:	f103 0201 	add.w	r2, r3, #1
2000216a:	687b      	ldr	r3, [r7, #4]
2000216c:	631a      	str	r2, [r3, #48]	; 0x30
            }
        }
        else if(MSS_SPI_SLAVE_XFER_BLOCK == this_spi->slave_xfer_mode)
        {
            /* Block handling mode. */
            while(0u == (this_spi->hw_reg->STATUS & RX_FIFO_EMPTY_MASK)) /* Something needs to be read from FIFO */
2000216e:	687b      	ldr	r3, [r7, #4]
20002170:	681b      	ldr	r3, [r3, #0]
20002172:	689b      	ldr	r3, [r3, #8]
20002174:	f003 0340 	and.w	r3, r3, #64	; 0x40
20002178:	2b00      	cmp	r3, #0
2000217a:	d0e0      	beq.n	2000213e <mss_spi_isr+0x7e>
2000217c:	e00c      	b.n	20002198 <mss_spi_isr+0xd8>
        else
        {
            /* No slave handling in place so just purge FIFO */
            while(0u == (this_spi->hw_reg->STATUS & RX_FIFO_EMPTY_MASK))
            {
                rx_frame = this_spi->hw_reg->RX_DATA;
2000217e:	687b      	ldr	r3, [r7, #4]
20002180:	681b      	ldr	r3, [r3, #0]
20002182:	691b      	ldr	r3, [r3, #16]
20002184:	60fb      	str	r3, [r7, #12]
20002186:	e000      	b.n	2000218a <mss_spi_isr+0xca>
            }
        }
        else
        {
            /* No slave handling in place so just purge FIFO */
            while(0u == (this_spi->hw_reg->STATUS & RX_FIFO_EMPTY_MASK))
20002188:	bf00      	nop
2000218a:	687b      	ldr	r3, [r7, #4]
2000218c:	681b      	ldr	r3, [r3, #0]
2000218e:	689b      	ldr	r3, [r3, #8]
20002190:	f003 0340 	and.w	r3, r3, #64	; 0x40
20002194:	2b00      	cmp	r3, #0
20002196:	d0f2      	beq.n	2000217e <mss_spi_isr+0xbe>
            {
                rx_frame = this_spi->hw_reg->RX_DATA;
            }
        }

        this_spi->hw_reg->INT_CLEAR = RXDONE_IRQ_MASK;
20002198:	687b      	ldr	r3, [r7, #4]
2000219a:	681b      	ldr	r3, [r3, #0]
2000219c:	f04f 0202 	mov.w	r2, #2
200021a0:	60da      	str	r2, [r3, #12]
    }

   /* Handle transmit. */
    if(0u != (*this_mis & TXDONE_IRQ_MASK))
200021a2:	693b      	ldr	r3, [r7, #16]
200021a4:	681b      	ldr	r3, [r3, #0]
200021a6:	f003 0301 	and.w	r3, r3, #1
200021aa:	b2db      	uxtb	r3, r3
200021ac:	2b00      	cmp	r3, #0
200021ae:	d012      	beq.n	200021d6 <mss_spi_isr+0x116>
    {
        if( MSS_SPI_SLAVE_XFER_FRAME == this_spi->slave_xfer_mode )
200021b0:	687b      	ldr	r3, [r7, #4]
200021b2:	f893 3080 	ldrb.w	r3, [r3, #128]	; 0x80
200021b6:	2b02      	cmp	r3, #2
200021b8:	d105      	bne.n	200021c6 <mss_spi_isr+0x106>
        {
           /* Reload slave tx frame into Tx data register. */
            this_spi->hw_reg->TX_DATA = this_spi->slave_tx_frame;
200021ba:	687b      	ldr	r3, [r7, #4]
200021bc:	681b      	ldr	r3, [r3, #0]
200021be:	687a      	ldr	r2, [r7, #4]
200021c0:	6f92      	ldr	r2, [r2, #120]	; 0x78
200021c2:	615a      	str	r2, [r3, #20]
200021c4:	e002      	b.n	200021cc <mss_spi_isr+0x10c>
        }
        else /* Must be block mode so load FIFO to the max */
        {
            fill_slave_tx_fifo(this_spi);
200021c6:	6878      	ldr	r0, [r7, #4]
200021c8:	f7ff feb4 	bl	20001f34 <fill_slave_tx_fifo>
        }

        this_spi->hw_reg->INT_CLEAR = TXDONE_IRQ_MASK;
200021cc:	687b      	ldr	r3, [r7, #4]
200021ce:	681b      	ldr	r3, [r3, #0]
200021d0:	f04f 0201 	mov.w	r2, #1
200021d4:	60da      	str	r2, [r3, #12]
    }
    
    /* Handle command interrupt. */
    if(0u != (*this_mis & CMD_IRQ_MASK))
200021d6:	693b      	ldr	r3, [r7, #16]
200021d8:	681b      	ldr	r3, [r3, #0]
200021da:	f003 0310 	and.w	r3, r3, #16
200021de:	2b00      	cmp	r3, #0
200021e0:	d023      	beq.n	2000222a <mss_spi_isr+0x16a>
    {
        read_slave_rx_fifo(this_spi);
200021e2:	6878      	ldr	r0, [r7, #4]
200021e4:	f7ff ff16 	bl	20002014 <read_slave_rx_fifo>
        
        /*
         * Call the command handler if one exists.
         */
        if(0u != this_spi->cmd_handler)
200021e8:	687b      	ldr	r3, [r7, #4]
200021ea:	6a1b      	ldr	r3, [r3, #32]
200021ec:	2b00      	cmp	r3, #0
200021ee:	d00b      	beq.n	20002208 <mss_spi_isr+0x148>
        {
            (*this_spi->cmd_handler)(this_spi->slave_rx_buffer, this_spi->slave_rx_idx);
200021f0:	687b      	ldr	r3, [r7, #4]
200021f2:	6a1b      	ldr	r3, [r3, #32]
200021f4:	687a      	ldr	r2, [r7, #4]
200021f6:	6a91      	ldr	r1, [r2, #40]	; 0x28
200021f8:	687a      	ldr	r2, [r7, #4]
200021fa:	6b12      	ldr	r2, [r2, #48]	; 0x30
200021fc:	4608      	mov	r0, r1
200021fe:	4611      	mov	r1, r2
20002200:	4798      	blx	r3
            fill_slave_tx_fifo(this_spi);
20002202:	6878      	ldr	r0, [r7, #4]
20002204:	f7ff fe96 	bl	20001f34 <fill_slave_tx_fifo>
        }
        /* Set cmd_done to indicate it is now safe to 0 fill TX FIFO */
        this_spi->cmd_done = 1u;
20002208:	687b      	ldr	r3, [r7, #4]
2000220a:	f04f 0201 	mov.w	r2, #1
2000220e:	625a      	str	r2, [r3, #36]	; 0x24
        /* Disable command interrupt until slave select becomes de-asserted to avoid retriggering. */
        this_spi->hw_reg->CONTROL2 &= ~(uint32_t)C2_ENABLE_CMD_IRQ_MASK;
20002210:	687b      	ldr	r3, [r7, #4]
20002212:	681b      	ldr	r3, [r3, #0]
20002214:	687a      	ldr	r2, [r7, #4]
20002216:	6812      	ldr	r2, [r2, #0]
20002218:	6a92      	ldr	r2, [r2, #40]	; 0x28
2000221a:	f022 0210 	bic.w	r2, r2, #16
2000221e:	629a      	str	r2, [r3, #40]	; 0x28
        this_spi->hw_reg->INT_CLEAR = CMD_IRQ_MASK;
20002220:	687b      	ldr	r3, [r7, #4]
20002222:	681b      	ldr	r3, [r3, #0]
20002224:	f04f 0210 	mov.w	r2, #16
20002228:	60da      	str	r2, [r3, #12]
    }

    if(0u != (*this_mis & RXOVFLOW_IRQ_MASK))
2000222a:	693b      	ldr	r3, [r7, #16]
2000222c:	681b      	ldr	r3, [r3, #0]
2000222e:	f003 0304 	and.w	r3, r3, #4
20002232:	2b00      	cmp	r3, #0
20002234:	d00f      	beq.n	20002256 <mss_spi_isr+0x196>
    {
        /*
         * Receive overflow, not a lot we can do for this. Reset the receive
         *  FIFO, clear the interrupt and hope it doesn't happen again...
         */
        this_spi->hw_reg->COMMAND |= RX_FIFO_RESET_MASK;
20002236:	687b      	ldr	r3, [r7, #4]
20002238:	681b      	ldr	r3, [r3, #0]
2000223a:	687a      	ldr	r2, [r7, #4]
2000223c:	6812      	ldr	r2, [r2, #0]
2000223e:	6ad2      	ldr	r2, [r2, #44]	; 0x2c
20002240:	f042 0204 	orr.w	r2, r2, #4
20002244:	62da      	str	r2, [r3, #44]	; 0x2c
        recover_from_rx_overflow(this_spi);
20002246:	6878      	ldr	r0, [r7, #4]
20002248:	f7ff fbf2 	bl	20001a30 <recover_from_rx_overflow>
        this_spi->hw_reg->INT_CLEAR = RXOVFLOW_IRQ_MASK;
2000224c:	687b      	ldr	r3, [r7, #4]
2000224e:	681b      	ldr	r3, [r3, #0]
20002250:	f04f 0204 	mov.w	r2, #4
20002254:	60da      	str	r2, [r3, #12]
     * slave TX FIFO data setup (if there is one).
     * In block mode this will probably not be very successful as we will
     * be out of synch with the master but the reset on SSEND will hopefully
     * take care of that for the next transfer.
     */
    if(0u != (*this_mis & TXURUN_IRQ_MASK))
20002256:	693b      	ldr	r3, [r7, #16]
20002258:	681b      	ldr	r3, [r3, #0]
2000225a:	f003 0308 	and.w	r3, r3, #8
2000225e:	2b00      	cmp	r3, #0
20002260:	d031      	beq.n	200022c6 <mss_spi_isr+0x206>
    {
        this_spi->hw_reg->COMMAND |= TX_FIFO_RESET_MASK;
20002262:	687b      	ldr	r3, [r7, #4]
20002264:	681b      	ldr	r3, [r3, #0]
20002266:	687a      	ldr	r2, [r7, #4]
20002268:	6812      	ldr	r2, [r2, #0]
2000226a:	6ad2      	ldr	r2, [r2, #44]	; 0x2c
2000226c:	f042 0208 	orr.w	r2, r2, #8
20002270:	62da      	str	r2, [r3, #44]	; 0x2c
        if( MSS_SPI_SLAVE_XFER_FRAME == this_spi->slave_xfer_mode )
20002272:	687b      	ldr	r3, [r7, #4]
20002274:	f893 3080 	ldrb.w	r3, [r3, #128]	; 0x80
20002278:	2b02      	cmp	r3, #2
2000227a:	d113      	bne.n	200022a4 <mss_spi_isr+0x1e4>
        {
            this_spi->hw_reg->CONTROL = (this_spi->hw_reg->CONTROL & ~TXRXDFCOUNT_MASK)
2000227c:	687b      	ldr	r3, [r7, #4]
2000227e:	681a      	ldr	r2, [r3, #0]
20002280:	687b      	ldr	r3, [r7, #4]
20002282:	681b      	ldr	r3, [r3, #0]
20002284:	6819      	ldr	r1, [r3, #0]
20002286:	f240 03ff 	movw	r3, #255	; 0xff
2000228a:	f6cf 7300 	movt	r3, #65280	; 0xff00
2000228e:	ea01 0303 	and.w	r3, r1, r3
20002292:	f443 7380 	orr.w	r3, r3, #256	; 0x100
20002296:	6013      	str	r3, [r2, #0]
                                        | ((uint32_t)1u << TXRXDFCOUNT_SHIFT);
           /* Reload slave tx frame into Tx data register. */
            this_spi->hw_reg->TX_DATA = this_spi->slave_tx_frame;
20002298:	687b      	ldr	r3, [r7, #4]
2000229a:	681b      	ldr	r3, [r3, #0]
2000229c:	687a      	ldr	r2, [r7, #4]
2000229e:	6f92      	ldr	r2, [r2, #120]	; 0x78
200022a0:	615a      	str	r2, [r3, #20]
200022a2:	e00b      	b.n	200022bc <mss_spi_isr+0x1fc>
        }
        else if( MSS_SPI_SLAVE_XFER_BLOCK == this_spi->slave_xfer_mode )
200022a4:	687b      	ldr	r3, [r7, #4]
200022a6:	f893 3080 	ldrb.w	r3, [r3, #128]	; 0x80
200022aa:	2b01      	cmp	r3, #1
200022ac:	d106      	bne.n	200022bc <mss_spi_isr+0x1fc>
        {
            /* Block mode so reload FIFO to the max */
            this_spi->slave_tx_idx = 0u;
200022ae:	687b      	ldr	r3, [r7, #4]
200022b0:	f04f 0200 	mov.w	r2, #0
200022b4:	611a      	str	r2, [r3, #16]
            fill_slave_tx_fifo(this_spi);
200022b6:	6878      	ldr	r0, [r7, #4]
200022b8:	f7ff fe3c 	bl	20001f34 <fill_slave_tx_fifo>
        else
        {
            /* Not frame or block mode? Can't do anything here... */
        }

        this_spi->hw_reg->INT_CLEAR = TXURUN_IRQ_MASK;
200022bc:	687b      	ldr	r3, [r7, #4]
200022be:	681b      	ldr	r3, [r3, #0]
200022c0:	f04f 0208 	mov.w	r2, #8
200022c4:	60da      	str	r2, [r3, #12]
    /*
     * Handle slave select becoming de-asserted. Only enables if
     * we are operating in block mode, in frame mode we do everything
     * in the receive and transmit interrupt handlers.
     */
    if(0u != (*this_mis & SSEND_IRQ_MASK))
200022c6:	693b      	ldr	r3, [r7, #16]
200022c8:	681b      	ldr	r3, [r3, #0]
200022ca:	f003 0320 	and.w	r3, r3, #32
200022ce:	2b00      	cmp	r3, #0
200022d0:	d049      	beq.n	20002366 <mss_spi_isr+0x2a6>
    {
        uint32_t rx_size;
        
        read_slave_rx_fifo(this_spi);
200022d2:	6878      	ldr	r0, [r7, #4]
200022d4:	f7ff fe9e 	bl	20002014 <read_slave_rx_fifo>
        rx_size = this_spi->slave_rx_idx;
200022d8:	687b      	ldr	r3, [r7, #4]
200022da:	6b1b      	ldr	r3, [r3, #48]	; 0x30
200022dc:	617b      	str	r3, [r7, #20]
        /*
         * Re-enable command interrupt if required and clear all the response
         * buffer state in readiness for next response. This must be done
         * before reloading the TX FIFO.
         */
        if(0u != this_spi->cmd_handler)
200022de:	687b      	ldr	r3, [r7, #4]
200022e0:	6a1b      	ldr	r3, [r3, #32]
200022e2:	2b00      	cmp	r3, #0
200022e4:	d01c      	beq.n	20002320 <mss_spi_isr+0x260>
        {
            this_spi->cmd_done = 0u;
200022e6:	687b      	ldr	r3, [r7, #4]
200022e8:	f04f 0200 	mov.w	r2, #0
200022ec:	625a      	str	r2, [r3, #36]	; 0x24
            this_spi->resp_tx_buffer = 0u;
200022ee:	687b      	ldr	r3, [r7, #4]
200022f0:	f04f 0200 	mov.w	r2, #0
200022f4:	615a      	str	r2, [r3, #20]
            this_spi->resp_buff_size = 0u;
200022f6:	687b      	ldr	r3, [r7, #4]
200022f8:	f04f 0200 	mov.w	r2, #0
200022fc:	619a      	str	r2, [r3, #24]
            this_spi->resp_buff_tx_idx = 0u;
200022fe:	687b      	ldr	r3, [r7, #4]
20002300:	f04f 0200 	mov.w	r2, #0
20002304:	61da      	str	r2, [r3, #28]
            this_spi->hw_reg->INT_CLEAR = CMD_IRQ_MASK;
20002306:	687b      	ldr	r3, [r7, #4]
20002308:	681b      	ldr	r3, [r3, #0]
2000230a:	f04f 0210 	mov.w	r2, #16
2000230e:	60da      	str	r2, [r3, #12]
            this_spi->hw_reg->CONTROL2 |= C2_ENABLE_CMD_IRQ_MASK;
20002310:	687b      	ldr	r3, [r7, #4]
20002312:	681b      	ldr	r3, [r3, #0]
20002314:	687a      	ldr	r2, [r7, #4]
20002316:	6812      	ldr	r2, [r2, #0]
20002318:	6a92      	ldr	r2, [r2, #40]	; 0x28
2000231a:	f042 0210 	orr.w	r2, r2, #16
2000231e:	629a      	str	r2, [r3, #40]	; 0x28
        /* 
         * Reset the transmit index to 0 to restart transmit at the start of the
         * transmit buffer in the next transaction. This also requires flushing
         * the Tx FIFO and refilling it with the start of Tx data buffer.
         */
        this_spi->slave_tx_idx = 0u;
20002320:	687b      	ldr	r3, [r7, #4]
20002322:	f04f 0200 	mov.w	r2, #0
20002326:	611a      	str	r2, [r3, #16]
        this_spi->hw_reg->COMMAND |= (TX_FIFO_RESET_MASK | RX_FIFO_RESET_MASK);
20002328:	687b      	ldr	r3, [r7, #4]
2000232a:	681b      	ldr	r3, [r3, #0]
2000232c:	687a      	ldr	r2, [r7, #4]
2000232e:	6812      	ldr	r2, [r2, #0]
20002330:	6ad2      	ldr	r2, [r2, #44]	; 0x2c
20002332:	f042 020c 	orr.w	r2, r2, #12
20002336:	62da      	str	r2, [r3, #44]	; 0x2c
        fill_slave_tx_fifo(this_spi);
20002338:	6878      	ldr	r0, [r7, #4]
2000233a:	f7ff fdfb 	bl	20001f34 <fill_slave_tx_fifo>
        
        /* Prepare to receive next packet. */
        this_spi->slave_rx_idx = 0u;
2000233e:	687b      	ldr	r3, [r7, #4]
20002340:	f04f 0200 	mov.w	r2, #0
20002344:	631a      	str	r2, [r3, #48]	; 0x30
        /*
         * Call the receive handler if one exists.
         */
        if(0u != this_spi->block_rx_handler)
20002346:	687b      	ldr	r3, [r7, #4]
20002348:	6fdb      	ldr	r3, [r3, #124]	; 0x7c
2000234a:	2b00      	cmp	r3, #0
2000234c:	d006      	beq.n	2000235c <mss_spi_isr+0x29c>
        {
            (*this_spi->block_rx_handler)(this_spi->slave_rx_buffer, rx_size);
2000234e:	687b      	ldr	r3, [r7, #4]
20002350:	6fdb      	ldr	r3, [r3, #124]	; 0x7c
20002352:	687a      	ldr	r2, [r7, #4]
20002354:	6a92      	ldr	r2, [r2, #40]	; 0x28
20002356:	4610      	mov	r0, r2
20002358:	6979      	ldr	r1, [r7, #20]
2000235a:	4798      	blx	r3
        }
        
        this_spi->hw_reg->INT_CLEAR = SSEND_IRQ_MASK;
2000235c:	687b      	ldr	r3, [r7, #4]
2000235e:	681b      	ldr	r3, [r3, #0]
20002360:	f04f 0220 	mov.w	r2, #32
20002364:	60da      	str	r2, [r3, #12]
    }
}
20002366:	f107 0718 	add.w	r7, r7, #24
2000236a:	46bd      	mov	sp, r7
2000236c:	bd80      	pop	{r7, pc}
2000236e:	bf00      	nop

20002370 <SPI0_IRQHandler>:
#if defined(__GNUC__)
__attribute__((__interrupt__)) void SPI0_IRQHandler(void)
#else
void SPI0_IRQHandler( void )
#endif
{
20002370:	4668      	mov	r0, sp
20002372:	f020 0107 	bic.w	r1, r0, #7
20002376:	468d      	mov	sp, r1
20002378:	b589      	push	{r0, r3, r7, lr}
2000237a:	af00      	add	r7, sp, #0
    mss_spi_isr(&g_mss_spi0);
2000237c:	f649 40fc 	movw	r0, #40188	; 0x9cfc
20002380:	f2c2 0000 	movt	r0, #8192	; 0x2000
20002384:	f7ff fe9c 	bl	200020c0 <mss_spi_isr>
    NVIC_ClearPendingIRQ(SPI0_IRQn);
20002388:	f04f 000c 	mov.w	r0, #12
2000238c:	f7ff fa98 	bl	200018c0 <NVIC_ClearPendingIRQ>
}
20002390:	46bd      	mov	sp, r7
20002392:	e8bd 4089 	ldmia.w	sp!, {r0, r3, r7, lr}
20002396:	4685      	mov	sp, r0
20002398:	4770      	bx	lr
2000239a:	bf00      	nop

2000239c <SPI1_IRQHandler>:
#if defined(__GNUC__)
__attribute__((__interrupt__)) void SPI1_IRQHandler(void)
#else
void SPI1_IRQHandler(void)
#endif
{
2000239c:	4668      	mov	r0, sp
2000239e:	f020 0107 	bic.w	r1, r0, #7
200023a2:	468d      	mov	sp, r1
200023a4:	b589      	push	{r0, r3, r7, lr}
200023a6:	af00      	add	r7, sp, #0
    mss_spi_isr(&g_mss_spi1);
200023a8:	f649 4078 	movw	r0, #40056	; 0x9c78
200023ac:	f2c2 0000 	movt	r0, #8192	; 0x2000
200023b0:	f7ff fe86 	bl	200020c0 <mss_spi_isr>
    NVIC_ClearPendingIRQ(SPI1_IRQn);
200023b4:	f04f 000d 	mov.w	r0, #13
200023b8:	f7ff fa82 	bl	200018c0 <NVIC_ClearPendingIRQ>
}
200023bc:	46bd      	mov	sp, r7
200023be:	e8bd 4089 	ldmia.w	sp!, {r0, r3, r7, lr}
200023c2:	4685      	mov	sp, r0
200023c4:	4770      	bx	lr
200023c6:	bf00      	nop

200023c8 <NVIC_ClearPendingIRQ>:
 *
 * Clear the pending bit for the specified interrupt. 
 * The interrupt number cannot be a negative value.
 */
static __INLINE void NVIC_ClearPendingIRQ(IRQn_Type IRQn)
{
200023c8:	b480      	push	{r7}
200023ca:	b083      	sub	sp, #12
200023cc:	af00      	add	r7, sp, #0
200023ce:	4603      	mov	r3, r0
200023d0:	80fb      	strh	r3, [r7, #6]
  NVIC->ICPR[((uint32_t)(IRQn) >> 5)] = (1 << ((uint32_t)(IRQn) & 0x1F)); /* Clear pending interrupt */
200023d2:	f24e 1300 	movw	r3, #57600	; 0xe100
200023d6:	f2ce 0300 	movt	r3, #57344	; 0xe000
200023da:	f9b7 2006 	ldrsh.w	r2, [r7, #6]
200023de:	ea4f 1252 	mov.w	r2, r2, lsr #5
200023e2:	88f9      	ldrh	r1, [r7, #6]
200023e4:	f001 011f 	and.w	r1, r1, #31
200023e8:	f04f 0001 	mov.w	r0, #1
200023ec:	fa00 f101 	lsl.w	r1, r0, r1
200023f0:	f102 0260 	add.w	r2, r2, #96	; 0x60
200023f4:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
}
200023f8:	f107 070c 	add.w	r7, r7, #12
200023fc:	46bd      	mov	sp, r7
200023fe:	bc80      	pop	{r7}
20002400:	4770      	bx	lr
20002402:	bf00      	nop

20002404 <MSS_GPIO_init>:
/*-------------------------------------------------------------------------*//**
 * MSS_GPIO_init
 * See "mss_gpio.h" for details of how to use this function.
 */
void MSS_GPIO_init( void )
{
20002404:	b580      	push	{r7, lr}
20002406:	b082      	sub	sp, #8
20002408:	af00      	add	r7, sp, #0
    uint32_t i;
    
    /* reset MSS GPIO hardware */
    SYSREG->SOFT_RST_CR |= SYSREG_GPIO_SOFTRESET_MASK;
2000240a:	f242 0300 	movw	r3, #8192	; 0x2000
2000240e:	f2ce 0304 	movt	r3, #57348	; 0xe004
20002412:	f242 0200 	movw	r2, #8192	; 0x2000
20002416:	f2ce 0204 	movt	r2, #57348	; 0xe004
2000241a:	6b12      	ldr	r2, [r2, #48]	; 0x30
2000241c:	f442 4280 	orr.w	r2, r2, #16384	; 0x4000
20002420:	631a      	str	r2, [r3, #48]	; 0x30
    /* Clear any previously pended MSS GPIO interrupt */
    for ( i = 0U; i < NB_OF_GPIO; ++i )
20002422:	f04f 0300 	mov.w	r3, #0
20002426:	607b      	str	r3, [r7, #4]
20002428:	e00e      	b.n	20002448 <MSS_GPIO_init+0x44>
    {
        NVIC_ClearPendingIRQ( g_gpio_irqn_lut[i] );
2000242a:	687a      	ldr	r2, [r7, #4]
2000242c:	f249 3398 	movw	r3, #37784	; 0x9398
20002430:	f2c2 0300 	movt	r3, #8192	; 0x2000
20002434:	f833 3012 	ldrh.w	r3, [r3, r2, lsl #1]
20002438:	b21b      	sxth	r3, r3
2000243a:	4618      	mov	r0, r3
2000243c:	f7ff ffc4 	bl	200023c8 <NVIC_ClearPendingIRQ>
    uint32_t i;
    
    /* reset MSS GPIO hardware */
    SYSREG->SOFT_RST_CR |= SYSREG_GPIO_SOFTRESET_MASK;
    /* Clear any previously pended MSS GPIO interrupt */
    for ( i = 0U; i < NB_OF_GPIO; ++i )
20002440:	687b      	ldr	r3, [r7, #4]
20002442:	f103 0301 	add.w	r3, r3, #1
20002446:	607b      	str	r3, [r7, #4]
20002448:	687b      	ldr	r3, [r7, #4]
2000244a:	2b1f      	cmp	r3, #31
2000244c:	d9ed      	bls.n	2000242a <MSS_GPIO_init+0x26>
    {
        NVIC_ClearPendingIRQ( g_gpio_irqn_lut[i] );
    }
    /* Take MSS GPIO hardware out of reset. */
    SYSREG->SOFT_RST_CR &= ~SYSREG_GPIO_SOFTRESET_MASK;
2000244e:	f242 0300 	movw	r3, #8192	; 0x2000
20002452:	f2ce 0304 	movt	r3, #57348	; 0xe004
20002456:	f242 0200 	movw	r2, #8192	; 0x2000
2000245a:	f2ce 0204 	movt	r2, #57348	; 0xe004
2000245e:	6b12      	ldr	r2, [r2, #48]	; 0x30
20002460:	f422 4280 	bic.w	r2, r2, #16384	; 0x4000
20002464:	631a      	str	r2, [r3, #48]	; 0x30
}
20002466:	f107 0708 	add.w	r7, r7, #8
2000246a:	46bd      	mov	sp, r7
2000246c:	bd80      	pop	{r7, pc}
2000246e:	bf00      	nop

20002470 <MSS_GPIO_config>:
void MSS_GPIO_config
(
    mss_gpio_id_t port_id,
    uint32_t config
)
{
20002470:	b480      	push	{r7}
20002472:	b085      	sub	sp, #20
20002474:	af00      	add	r7, sp, #0
20002476:	4603      	mov	r3, r0
20002478:	6039      	str	r1, [r7, #0]
2000247a:	71fb      	strb	r3, [r7, #7]
    uint32_t gpio_idx = (uint32_t)port_id;
2000247c:	79fb      	ldrb	r3, [r7, #7]
2000247e:	60fb      	str	r3, [r7, #12]
    
    ASSERT( gpio_idx < NB_OF_GPIO );
20002480:	68fb      	ldr	r3, [r7, #12]
20002482:	2b1f      	cmp	r3, #31
20002484:	d900      	bls.n	20002488 <MSS_GPIO_config+0x18>
20002486:	be00      	bkpt	0x0000

    if ( gpio_idx < NB_OF_GPIO )
20002488:	68fb      	ldr	r3, [r7, #12]
2000248a:	2b1f      	cmp	r3, #31
2000248c:	d808      	bhi.n	200024a0 <MSS_GPIO_config+0x30>
    {
        *(g_config_reg_lut[gpio_idx]) = config;
2000248e:	68fa      	ldr	r2, [r7, #12]
20002490:	f249 3318 	movw	r3, #37656	; 0x9318
20002494:	f2c2 0300 	movt	r3, #8192	; 0x2000
20002498:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
2000249c:	683a      	ldr	r2, [r7, #0]
2000249e:	601a      	str	r2, [r3, #0]
    }
}
200024a0:	f107 0714 	add.w	r7, r7, #20
200024a4:	46bd      	mov	sp, r7
200024a6:	bc80      	pop	{r7}
200024a8:	4770      	bx	lr
200024aa:	bf00      	nop

200024ac <MSS_GPIO_set_output>:
void MSS_GPIO_set_output
(
    mss_gpio_id_t       port_id,
    uint8_t             value
)
{
200024ac:	b480      	push	{r7}
200024ae:	b085      	sub	sp, #20
200024b0:	af00      	add	r7, sp, #0
200024b2:	4602      	mov	r2, r0
200024b4:	460b      	mov	r3, r1
200024b6:	71fa      	strb	r2, [r7, #7]
200024b8:	71bb      	strb	r3, [r7, #6]
    uint32_t gpio_idx = (uint32_t)port_id;
200024ba:	79fb      	ldrb	r3, [r7, #7]
200024bc:	60fb      	str	r3, [r7, #12]
    
    ASSERT( gpio_idx < NB_OF_GPIO );
200024be:	68fb      	ldr	r3, [r7, #12]
200024c0:	2b1f      	cmp	r3, #31
200024c2:	d900      	bls.n	200024c6 <MSS_GPIO_set_output+0x1a>
200024c4:	be00      	bkpt	0x0000
    
    if ( gpio_idx < NB_OF_GPIO )
200024c6:	68fb      	ldr	r3, [r7, #12]
200024c8:	2b1f      	cmp	r3, #31
200024ca:	d809      	bhi.n	200024e0 <MSS_GPIO_set_output+0x34>
    {
        GPIO_BITBAND->GPIO_OUT[gpio_idx] = (uint32_t)value;
200024cc:	f240 0300 	movw	r3, #0
200024d0:	f2c4 2326 	movt	r3, #16934	; 0x4226
200024d4:	68fa      	ldr	r2, [r7, #12]
200024d6:	79b9      	ldrb	r1, [r7, #6]
200024d8:	f502 6288 	add.w	r2, r2, #1088	; 0x440
200024dc:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
    }
}
200024e0:	f107 0714 	add.w	r7, r7, #20
200024e4:	46bd      	mov	sp, r7
200024e6:	bc80      	pop	{r7}
200024e8:	4770      	bx	lr
200024ea:	bf00      	nop

200024ec <SystemInit>:

/***************************************************************************//**
 * See system_a2fxxxm3f.h for details.
 */
void SystemInit(void)
{
200024ec:	b480      	push	{r7}
200024ee:	af00      	add	r7, sp, #0
    /*
     * Do not make use of global variables or make any asumptions regarding
     * memory content if modifying this function. The memory content has not been
     * initialised by the time this function is called by the start-up code.
     */
}
200024f0:	46bd      	mov	sp, r7
200024f2:	bc80      	pop	{r7}
200024f4:	4770      	bx	lr
200024f6:	bf00      	nop

200024f8 <SystemCoreClockUpdate>:

/***************************************************************************//**
 *
 */
void SystemCoreClockUpdate (void)
{
200024f8:	b580      	push	{r7, lr}
200024fa:	b08a      	sub	sp, #40	; 0x28
200024fc:	af00      	add	r7, sp, #0
    uint32_t PclkDiv0;
    uint32_t PclkDiv1;
    uint32_t AceDiv;
    uint32_t FabDiv;

    const uint32_t pclk_div_lut[4] = { 1uL, 2uL, 4uL, 1uL };
200024fe:	f249 33d8 	movw	r3, #37848	; 0x93d8
20002502:	f2c2 0300 	movt	r3, #8192	; 0x2000
20002506:	46bc      	mov	ip, r7
20002508:	cb0f      	ldmia	r3!, {r0, r1, r2, r3}
2000250a:	e88c 000f 	stmia.w	ip, {r0, r1, r2, r3}

    /* Read PCLK dividers from system registers. Multiply the value read from
     * system register by two to get actual divider value. */
    PclkDiv0 = pclk_div_lut[((SYSREG->MSS_CLK_CR >> PCLK0_DIV_SHIFT) & PCLK_DIV_MASK)];
2000250e:	f242 0300 	movw	r3, #8192	; 0x2000
20002512:	f2ce 0304 	movt	r3, #57348	; 0xe004
20002516:	6c9b      	ldr	r3, [r3, #72]	; 0x48
20002518:	ea4f 0393 	mov.w	r3, r3, lsr #2
2000251c:	f003 0303 	and.w	r3, r3, #3
20002520:	ea4f 0383 	mov.w	r3, r3, lsl #2
20002524:	f107 0228 	add.w	r2, r7, #40	; 0x28
20002528:	4413      	add	r3, r2
2000252a:	f853 3c28 	ldr.w	r3, [r3, #-40]
2000252e:	613b      	str	r3, [r7, #16]
    PclkDiv1 = pclk_div_lut[((SYSREG->MSS_CLK_CR >> PCLK1_DIV_SHIFT) & PCLK_DIV_MASK)];
20002530:	f242 0300 	movw	r3, #8192	; 0x2000
20002534:	f2ce 0304 	movt	r3, #57348	; 0xe004
20002538:	6c9b      	ldr	r3, [r3, #72]	; 0x48
2000253a:	ea4f 1313 	mov.w	r3, r3, lsr #4
2000253e:	f003 0303 	and.w	r3, r3, #3
20002542:	ea4f 0383 	mov.w	r3, r3, lsl #2
20002546:	f107 0228 	add.w	r2, r7, #40	; 0x28
2000254a:	4413      	add	r3, r2
2000254c:	f853 3c28 	ldr.w	r3, [r3, #-40]
20002550:	617b      	str	r3, [r7, #20]
    AceDiv = pclk_div_lut[((SYSREG->MSS_CLK_CR >> ACE_DIV_SHIFT) & PCLK_DIV_MASK)];
20002552:	f242 0300 	movw	r3, #8192	; 0x2000
20002556:	f2ce 0304 	movt	r3, #57348	; 0xe004
2000255a:	6c9b      	ldr	r3, [r3, #72]	; 0x48
2000255c:	ea4f 1393 	mov.w	r3, r3, lsr #6
20002560:	f003 0303 	and.w	r3, r3, #3
20002564:	ea4f 0383 	mov.w	r3, r3, lsl #2
20002568:	f107 0228 	add.w	r2, r7, #40	; 0x28
2000256c:	4413      	add	r3, r2
2000256e:	f853 3c28 	ldr.w	r3, [r3, #-40]
20002572:	61bb      	str	r3, [r7, #24]
    {
        /* Compute the FPGA fabric frequency divider. */
        uint32_t obdiv;
        uint32_t obdivhalf;
        
        obdiv = (SYSREG->MSS_CCC_DIV_CR >> OBDIV_SHIFT) & OBDIV_MASK;
20002574:	f242 0300 	movw	r3, #8192	; 0x2000
20002578:	f2ce 0304 	movt	r3, #57348	; 0xe004
2000257c:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
2000257e:	ea4f 2313 	mov.w	r3, r3, lsr #8
20002582:	f003 031f 	and.w	r3, r3, #31
20002586:	623b      	str	r3, [r7, #32]
        obdivhalf = (SYSREG->MSS_CCC_DIV_CR >> OBDIVHALF_SHIFT) & OBDIVHALF_MASK;
20002588:	f242 0300 	movw	r3, #8192	; 0x2000
2000258c:	f2ce 0304 	movt	r3, #57348	; 0xe004
20002590:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
20002592:	ea4f 3353 	mov.w	r3, r3, lsr #13
20002596:	f003 0301 	and.w	r3, r3, #1
2000259a:	627b      	str	r3, [r7, #36]	; 0x24
        FabDiv = obdiv + 1uL;
2000259c:	6a3b      	ldr	r3, [r7, #32]
2000259e:	f103 0301 	add.w	r3, r3, #1
200025a2:	61fb      	str	r3, [r7, #28]
        if ( obdivhalf != 0uL )
200025a4:	6a7b      	ldr	r3, [r7, #36]	; 0x24
200025a6:	2b00      	cmp	r3, #0
200025a8:	d003      	beq.n	200025b2 <SystemCoreClockUpdate+0xba>
        {
            FabDiv = FabDiv * 2uL;
200025aa:	69fb      	ldr	r3, [r7, #28]
200025ac:	ea4f 0343 	mov.w	r3, r3, lsl #1
200025b0:	61fb      	str	r3, [r7, #28]
    }
    
    /* Retrieve FCLK from eNVM spare pages if Actel system boot programmed as part of the system. */
    
    /* Read system clock from eNVM spare pages. */
    SystemCoreClock = GetSystemClock();
200025b2:	f000 f849 	bl	20002648 <GetSystemClock>
200025b6:	4602      	mov	r2, r0
200025b8:	f249 6378 	movw	r3, #38520	; 0x9678
200025bc:	f2c2 0300 	movt	r3, #8192	; 0x2000
200025c0:	601a      	str	r2, [r3, #0]
    g_FrequencyPCLK0 = SystemCoreClock / PclkDiv0;
200025c2:	f249 6378 	movw	r3, #38520	; 0x9678
200025c6:	f2c2 0300 	movt	r3, #8192	; 0x2000
200025ca:	681a      	ldr	r2, [r3, #0]
200025cc:	693b      	ldr	r3, [r7, #16]
200025ce:	fbb2 f2f3 	udiv	r2, r2, r3
200025d2:	f249 637c 	movw	r3, #38524	; 0x967c
200025d6:	f2c2 0300 	movt	r3, #8192	; 0x2000
200025da:	601a      	str	r2, [r3, #0]
    g_FrequencyPCLK1 = SystemCoreClock / PclkDiv1;
200025dc:	f249 6378 	movw	r3, #38520	; 0x9678
200025e0:	f2c2 0300 	movt	r3, #8192	; 0x2000
200025e4:	681a      	ldr	r2, [r3, #0]
200025e6:	697b      	ldr	r3, [r7, #20]
200025e8:	fbb2 f2f3 	udiv	r2, r2, r3
200025ec:	f249 6380 	movw	r3, #38528	; 0x9680
200025f0:	f2c2 0300 	movt	r3, #8192	; 0x2000
200025f4:	601a      	str	r2, [r3, #0]
    g_FrequencyACE = SystemCoreClock / AceDiv;
200025f6:	f249 6378 	movw	r3, #38520	; 0x9678
200025fa:	f2c2 0300 	movt	r3, #8192	; 0x2000
200025fe:	681a      	ldr	r2, [r3, #0]
20002600:	69bb      	ldr	r3, [r7, #24]
20002602:	fbb2 f2f3 	udiv	r2, r2, r3
20002606:	f249 6384 	movw	r3, #38532	; 0x9684
2000260a:	f2c2 0300 	movt	r3, #8192	; 0x2000
2000260e:	601a      	str	r2, [r3, #0]
    g_FrequencyFPGA = SystemCoreClock / FabDiv;
20002610:	f249 6378 	movw	r3, #38520	; 0x9678
20002614:	f2c2 0300 	movt	r3, #8192	; 0x2000
20002618:	681a      	ldr	r2, [r3, #0]
2000261a:	69fb      	ldr	r3, [r7, #28]
2000261c:	fbb2 f2f3 	udiv	r2, r2, r3
20002620:	f249 6388 	movw	r3, #38536	; 0x9688
20002624:	f2c2 0300 	movt	r3, #8192	; 0x2000
20002628:	601a      	str	r2, [r3, #0]
    
    /* Keep SystemFrequency as well as SystemCoreClock for legacy reasons. */
    SystemFrequency = SystemCoreClock;
2000262a:	f249 6378 	movw	r3, #38520	; 0x9678
2000262e:	f2c2 0300 	movt	r3, #8192	; 0x2000
20002632:	681a      	ldr	r2, [r3, #0]
20002634:	f249 6374 	movw	r3, #38516	; 0x9674
20002638:	f2c2 0300 	movt	r3, #8192	; 0x2000
2000263c:	601a      	str	r2, [r3, #0]
}
2000263e:	f107 0728 	add.w	r7, r7, #40	; 0x28
20002642:	46bd      	mov	sp, r7
20002644:	bd80      	pop	{r7, pc}
20002646:	bf00      	nop

20002648 <GetSystemClock>:
 * retrieved from eNVM spare pages.
 * The FCLK frequency value selected in the MSS Configurator software tool is
 * stored in eNVM spare pages as part of the Actel system boot configuration data.
 */
uint32_t GetSystemClock( void )
{
20002648:	b480      	push	{r7}
2000264a:	b08b      	sub	sp, #44	; 0x2c
2000264c:	af00      	add	r7, sp, #0
    uint32_t fclk = 0uL;
2000264e:	f04f 0300 	mov.w	r3, #0
20002652:	607b      	str	r3, [r7, #4]
    
    uint32_t * p_sysboot_key = SYSBOOT_KEY_ADDR;
20002654:	f640 031c 	movw	r3, #2076	; 0x81c
20002658:	f2c6 0308 	movt	r3, #24584	; 0x6008
2000265c:	60bb      	str	r3, [r7, #8]
    uint32_t * p_idcode = IDCODE_LOCATION;
2000265e:	f240 2330 	movw	r3, #560	; 0x230
20002662:	f2c6 0308 	movt	r3, #24584	; 0x6008
20002666:	60fb      	str	r3, [r7, #12]
    uint32_t idcode;
	
    idcode = *p_idcode & ~IDCODE_DEV_REV_MASK;
20002668:	68fb      	ldr	r3, [r7, #12]
2000266a:	681b      	ldr	r3, [r3, #0]
2000266c:	f023 4370 	bic.w	r3, r3, #4026531840	; 0xf0000000
20002670:	613b      	str	r3, [r7, #16]
	
    if ( A2F060IFX_ID == idcode )
20002672:	693a      	ldr	r2, [r7, #16]
20002674:	f241 13cf 	movw	r3, #4559	; 0x11cf
20002678:	f2c0 53a1 	movt	r3, #1441	; 0x5a1
2000267c:	429a      	cmp	r2, r3
2000267e:	d108      	bne.n	20002692 <GetSystemClock+0x4a>
    {
        uint32_t *p_fclk = SYSBOOT_A2F060_FCLK_ADDR;
20002680:	f64e 732c 	movw	r3, #61228	; 0xef2c
20002684:	f2c6 0301 	movt	r3, #24577	; 0x6001
20002688:	617b      	str	r3, [r7, #20]
        fclk = *p_fclk;
2000268a:	697b      	ldr	r3, [r7, #20]
2000268c:	681b      	ldr	r3, [r3, #0]
2000268e:	607b      	str	r3, [r7, #4]
20002690:	e03d      	b.n	2000270e <GetSystemClock+0xc6>
    }
    else if ( SYSBOOT_KEY_VALUE == *p_sysboot_key )
20002692:	68bb      	ldr	r3, [r7, #8]
20002694:	681a      	ldr	r2, [r3, #0]
20002696:	f244 3341 	movw	r3, #17217	; 0x4341
2000269a:	f6c4 4354 	movt	r3, #19540	; 0x4c54
2000269e:	429a      	cmp	r2, r3
200026a0:	d135      	bne.n	2000270e <GetSystemClock+0xc6>
    {
        /* Actel system boot programmed, check if it has the FCLK value stored. */
        uint32_t *p_sysboot_version = SYSBOOT_VERSION_ADDR;
200026a2:	f640 0340 	movw	r3, #2112	; 0x840
200026a6:	f2c6 0308 	movt	r3, #24584	; 0x6008
200026aa:	61bb      	str	r3, [r7, #24]
        uint32_t sysboot_version = *p_sysboot_version;
200026ac:	69bb      	ldr	r3, [r7, #24]
200026ae:	681b      	ldr	r3, [r3, #0]
200026b0:	61fb      	str	r3, [r7, #28]
        
        sysboot_version &= SYSBOOT_VERSION_MASK;
200026b2:	69fb      	ldr	r3, [r7, #28]
200026b4:	f023 437f 	bic.w	r3, r3, #4278190080	; 0xff000000
200026b8:	61fb      	str	r3, [r7, #28]
        
        if ( sysboot_version >= MIN_SYSBOOT_VERSION )
200026ba:	69fa      	ldr	r2, [r7, #28]
200026bc:	f240 3300 	movw	r3, #768	; 0x300
200026c0:	f2c0 0301 	movt	r3, #1
200026c4:	429a      	cmp	r2, r3
200026c6:	d922      	bls.n	2000270e <GetSystemClock+0xc6>
        {
            /* Handle change of eNVM location of FCLK between 1.3.x and 2.x.x versions of the system boot. */
            if ( sysboot_version < SYSBOOT_VERSION_2_X )
200026c8:	69fa      	ldr	r2, [r7, #28]
200026ca:	f64f 73ff 	movw	r3, #65535	; 0xffff
200026ce:	f2c0 0301 	movt	r3, #1
200026d2:	429a      	cmp	r2, r3
200026d4:	d808      	bhi.n	200026e8 <GetSystemClock+0xa0>
            {
                /* Read FCLK value from MSS configurator generated configuration
                 * data stored in eNVM spare pages as part of system boot version 1.3.x
                 * configuration tables. */
                uint32_t *p_fclk = SYSBOOT_1_3_FCLK_ADDR;
200026d6:	f241 632c 	movw	r3, #5676	; 0x162c
200026da:	f2c6 0308 	movt	r3, #24584	; 0x6008
200026de:	623b      	str	r3, [r7, #32]
                fclk = *p_fclk;
200026e0:	6a3b      	ldr	r3, [r7, #32]
200026e2:	681b      	ldr	r3, [r3, #0]
200026e4:	607b      	str	r3, [r7, #4]
200026e6:	e012      	b.n	2000270e <GetSystemClock+0xc6>
            }
            else if ( sysboot_version < MAX_SYSBOOT_VERSION )
200026e8:	69fa      	ldr	r2, [r7, #28]
200026ea:	f64f 73ff 	movw	r3, #65535	; 0xffff
200026ee:	f2c0 0302 	movt	r3, #2
200026f2:	429a      	cmp	r2, r3
200026f4:	d808      	bhi.n	20002708 <GetSystemClock+0xc0>
            {
                /* Read FCLK value from MSS configurator generated configuration
                 * data stored in eNVM spare pages as part of system boot version 2.x.x
                 * configuration tables. */
                uint32_t *p_fclk = SYSBOOT_2_x_FCLK_ADDR;
200026f6:	f641 63ac 	movw	r3, #7852	; 0x1eac
200026fa:	f2c6 0308 	movt	r3, #24584	; 0x6008
200026fe:	627b      	str	r3, [r7, #36]	; 0x24
                fclk = *p_fclk;
20002700:	6a7b      	ldr	r3, [r7, #36]	; 0x24
20002702:	681b      	ldr	r3, [r3, #0]
20002704:	607b      	str	r3, [r7, #4]
20002706:	e002      	b.n	2000270e <GetSystemClock+0xc6>
            }
            else
            {
                fclk = 0uL;
20002708:	f04f 0300 	mov.w	r3, #0
2000270c:	607b      	str	r3, [r7, #4]
            }
        }
    }
    
    if ( 0uL == fclk )
2000270e:	687b      	ldr	r3, [r7, #4]
20002710:	2b00      	cmp	r3, #0
20002712:	d105      	bne.n	20002720 <GetSystemClock+0xd8>
        /* 
         * Could not retrieve FCLK from system boot configuration data. Fall back
         * to using SMARTFUSION_FCLK_FREQ which must then be defined as part of
         * project settings.
         */
        ASSERT( SMARTFUSION_FCLK_FREQ_DEFINED );
20002714:	be00      	bkpt	0x0000
        fclk = SMARTFUSION_FCLK_FREQ;
20002716:	f647 0340 	movw	r3, #30784	; 0x7840
2000271a:	f2c0 137d 	movt	r3, #381	; 0x17d
2000271e:	607b      	str	r3, [r7, #4]
    }
    
    return fclk;
20002720:	687b      	ldr	r3, [r7, #4]
}
20002722:	4618      	mov	r0, r3
20002724:	f107 072c 	add.w	r7, r7, #44	; 0x2c
20002728:	46bd      	mov	sp, r7
2000272a:	bc80      	pop	{r7}
2000272c:	4770      	bx	lr
2000272e:	bf00      	nop

20002730 <NVIC_ClearPendingIRQ>:
 *
 * Clear the pending bit for the specified interrupt. 
 * The interrupt number cannot be a negative value.
 */
static __INLINE void NVIC_ClearPendingIRQ(IRQn_Type IRQn)
{
20002730:	b480      	push	{r7}
20002732:	b083      	sub	sp, #12
20002734:	af00      	add	r7, sp, #0
20002736:	4603      	mov	r3, r0
20002738:	80fb      	strh	r3, [r7, #6]
  NVIC->ICPR[((uint32_t)(IRQn) >> 5)] = (1 << ((uint32_t)(IRQn) & 0x1F)); /* Clear pending interrupt */
2000273a:	f24e 1300 	movw	r3, #57600	; 0xe100
2000273e:	f2ce 0300 	movt	r3, #57344	; 0xe000
20002742:	f9b7 2006 	ldrsh.w	r2, [r7, #6]
20002746:	ea4f 1252 	mov.w	r2, r2, lsr #5
2000274a:	88f9      	ldrh	r1, [r7, #6]
2000274c:	f001 011f 	and.w	r1, r1, #31
20002750:	f04f 0001 	mov.w	r0, #1
20002754:	fa00 f101 	lsl.w	r1, r0, r1
20002758:	f102 0260 	add.w	r2, r2, #96	; 0x60
2000275c:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
}
20002760:	f107 070c 	add.w	r7, r7, #12
20002764:	46bd      	mov	sp, r7
20002766:	bc80      	pop	{r7}
20002768:	4770      	bx	lr
2000276a:	bf00      	nop

2000276c <process_flag_irq>:
/*-------------------------------------------------------------------------*//**
 * Actual PPE flag interrupt service routines:
 */

static void process_flag_irq( uint8_t threshold_flag_id )
{
2000276c:	b480      	push	{r7}
2000276e:	b083      	sub	sp, #12
20002770:	af00      	add	r7, sp, #0
20002772:	4603      	mov	r3, r0
20002774:	71fb      	strb	r3, [r7, #7]
            dummy_read = *(flags_irq_clear_regs_lut[flag_group]);
            ++dummy_read;
        }
    }
#endif
}
20002776:	f107 070c 	add.w	r7, r7, #12
2000277a:	46bd      	mov	sp, r7
2000277c:	bc80      	pop	{r7}
2000277e:	4770      	bx	lr

20002780 <ACE_PPE_Flag0_IRQHandler>:
#if defined(__GNUC__)
__attribute__((__interrupt__)) void ACE_PPE_Flag0_IRQHandler( void )
#else
void ACE_PPE_Flag0_IRQHandler( void )
#endif
{
20002780:	4668      	mov	r0, sp
20002782:	f020 0107 	bic.w	r1, r0, #7
20002786:	468d      	mov	sp, r1
20002788:	b589      	push	{r0, r3, r7, lr}
2000278a:	af00      	add	r7, sp, #0
    process_flag_irq( THRESHOLD_FLAG0 );
2000278c:	f04f 0000 	mov.w	r0, #0
20002790:	f7ff ffec 	bl	2000276c <process_flag_irq>
    NVIC_ClearPendingIRQ( ACE_PPE_Flag0_IRQn );
20002794:	f04f 0076 	mov.w	r0, #118	; 0x76
20002798:	f7ff ffca 	bl	20002730 <NVIC_ClearPendingIRQ>
}
2000279c:	46bd      	mov	sp, r7
2000279e:	e8bd 4089 	ldmia.w	sp!, {r0, r3, r7, lr}
200027a2:	4685      	mov	sp, r0
200027a4:	4770      	bx	lr
200027a6:	bf00      	nop

200027a8 <ACE_PPE_Flag1_IRQHandler>:
#if defined(__GNUC__)
__attribute__((__interrupt__)) void ACE_PPE_Flag1_IRQHandler( void )
#else
void ACE_PPE_Flag1_IRQHandler( void )
#endif
{
200027a8:	4668      	mov	r0, sp
200027aa:	f020 0107 	bic.w	r1, r0, #7
200027ae:	468d      	mov	sp, r1
200027b0:	b589      	push	{r0, r3, r7, lr}
200027b2:	af00      	add	r7, sp, #0
    process_flag_irq( THRESHOLD_FLAG1 );
200027b4:	f04f 0001 	mov.w	r0, #1
200027b8:	f7ff ffd8 	bl	2000276c <process_flag_irq>
    NVIC_ClearPendingIRQ( ACE_PPE_Flag1_IRQn );
200027bc:	f04f 0077 	mov.w	r0, #119	; 0x77
200027c0:	f7ff ffb6 	bl	20002730 <NVIC_ClearPendingIRQ>
}
200027c4:	46bd      	mov	sp, r7
200027c6:	e8bd 4089 	ldmia.w	sp!, {r0, r3, r7, lr}
200027ca:	4685      	mov	sp, r0
200027cc:	4770      	bx	lr
200027ce:	bf00      	nop

200027d0 <ACE_PPE_Flag2_IRQHandler>:
#if defined(__GNUC__)
__attribute__((__interrupt__)) void ACE_PPE_Flag2_IRQHandler( void )
#else
void ACE_PPE_Flag2_IRQHandler( void )
#endif
{
200027d0:	4668      	mov	r0, sp
200027d2:	f020 0107 	bic.w	r1, r0, #7
200027d6:	468d      	mov	sp, r1
200027d8:	b589      	push	{r0, r3, r7, lr}
200027da:	af00      	add	r7, sp, #0
    process_flag_irq( THRESHOLD_FLAG2 );
200027dc:	f04f 0002 	mov.w	r0, #2
200027e0:	f7ff ffc4 	bl	2000276c <process_flag_irq>
    NVIC_ClearPendingIRQ( ACE_PPE_Flag2_IRQn );
200027e4:	f04f 0078 	mov.w	r0, #120	; 0x78
200027e8:	f7ff ffa2 	bl	20002730 <NVIC_ClearPendingIRQ>
}
200027ec:	46bd      	mov	sp, r7
200027ee:	e8bd 4089 	ldmia.w	sp!, {r0, r3, r7, lr}
200027f2:	4685      	mov	sp, r0
200027f4:	4770      	bx	lr
200027f6:	bf00      	nop

200027f8 <ACE_PPE_Flag3_IRQHandler>:
#if defined(__GNUC__)
__attribute__((__interrupt__)) void ACE_PPE_Flag3_IRQHandler( void )
#else
void ACE_PPE_Flag3_IRQHandler( void )
#endif
{
200027f8:	4668      	mov	r0, sp
200027fa:	f020 0107 	bic.w	r1, r0, #7
200027fe:	468d      	mov	sp, r1
20002800:	b589      	push	{r0, r3, r7, lr}
20002802:	af00      	add	r7, sp, #0
    process_flag_irq( THRESHOLD_FLAG3 );
20002804:	f04f 0003 	mov.w	r0, #3
20002808:	f7ff ffb0 	bl	2000276c <process_flag_irq>
    NVIC_ClearPendingIRQ( ACE_PPE_Flag3_IRQn );
2000280c:	f04f 0079 	mov.w	r0, #121	; 0x79
20002810:	f7ff ff8e 	bl	20002730 <NVIC_ClearPendingIRQ>
}
20002814:	46bd      	mov	sp, r7
20002816:	e8bd 4089 	ldmia.w	sp!, {r0, r3, r7, lr}
2000281a:	4685      	mov	sp, r0
2000281c:	4770      	bx	lr
2000281e:	bf00      	nop

20002820 <ACE_PPE_Flag4_IRQHandler>:
#if defined(__GNUC__)
__attribute__((__interrupt__)) void ACE_PPE_Flag4_IRQHandler( void )
#else
void ACE_PPE_Flag4_IRQHandler( void )
#endif
{
20002820:	4668      	mov	r0, sp
20002822:	f020 0107 	bic.w	r1, r0, #7
20002826:	468d      	mov	sp, r1
20002828:	b589      	push	{r0, r3, r7, lr}
2000282a:	af00      	add	r7, sp, #0
    process_flag_irq( THRESHOLD_FLAG4 );
2000282c:	f04f 0004 	mov.w	r0, #4
20002830:	f7ff ff9c 	bl	2000276c <process_flag_irq>
    NVIC_ClearPendingIRQ( ACE_PPE_Flag4_IRQn );
20002834:	f04f 007a 	mov.w	r0, #122	; 0x7a
20002838:	f7ff ff7a 	bl	20002730 <NVIC_ClearPendingIRQ>
}
2000283c:	46bd      	mov	sp, r7
2000283e:	e8bd 4089 	ldmia.w	sp!, {r0, r3, r7, lr}
20002842:	4685      	mov	sp, r0
20002844:	4770      	bx	lr
20002846:	bf00      	nop

20002848 <ACE_PPE_Flag5_IRQHandler>:
#if defined(__GNUC__)
__attribute__((__interrupt__)) void ACE_PPE_Flag5_IRQHandler( void )
#else
void ACE_PPE_Flag5_IRQHandler( void )
#endif
{
20002848:	4668      	mov	r0, sp
2000284a:	f020 0107 	bic.w	r1, r0, #7
2000284e:	468d      	mov	sp, r1
20002850:	b589      	push	{r0, r3, r7, lr}
20002852:	af00      	add	r7, sp, #0
    process_flag_irq( THRESHOLD_FLAG5 );
20002854:	f04f 0005 	mov.w	r0, #5
20002858:	f7ff ff88 	bl	2000276c <process_flag_irq>
    NVIC_ClearPendingIRQ( ACE_PPE_Flag5_IRQn );
2000285c:	f04f 007b 	mov.w	r0, #123	; 0x7b
20002860:	f7ff ff66 	bl	20002730 <NVIC_ClearPendingIRQ>
}
20002864:	46bd      	mov	sp, r7
20002866:	e8bd 4089 	ldmia.w	sp!, {r0, r3, r7, lr}
2000286a:	4685      	mov	sp, r0
2000286c:	4770      	bx	lr
2000286e:	bf00      	nop

20002870 <ACE_PPE_Flag6_IRQHandler>:
#if defined(__GNUC__)
__attribute__((__interrupt__)) void ACE_PPE_Flag6_IRQHandler( void )
#else
void ACE_PPE_Flag6_IRQHandler( void )
#endif
{
20002870:	4668      	mov	r0, sp
20002872:	f020 0107 	bic.w	r1, r0, #7
20002876:	468d      	mov	sp, r1
20002878:	b589      	push	{r0, r3, r7, lr}
2000287a:	af00      	add	r7, sp, #0
    process_flag_irq( THRESHOLD_FLAG6 );
2000287c:	f04f 0006 	mov.w	r0, #6
20002880:	f7ff ff74 	bl	2000276c <process_flag_irq>
    NVIC_ClearPendingIRQ( ACE_PPE_Flag6_IRQn );
20002884:	f04f 007c 	mov.w	r0, #124	; 0x7c
20002888:	f7ff ff52 	bl	20002730 <NVIC_ClearPendingIRQ>
}
2000288c:	46bd      	mov	sp, r7
2000288e:	e8bd 4089 	ldmia.w	sp!, {r0, r3, r7, lr}
20002892:	4685      	mov	sp, r0
20002894:	4770      	bx	lr
20002896:	bf00      	nop

20002898 <ACE_PPE_Flag7_IRQHandler>:
#if defined(__GNUC__)
__attribute__((__interrupt__)) void ACE_PPE_Flag7_IRQHandler( void )
#else
void ACE_PPE_Flag7_IRQHandler( void )
#endif
{
20002898:	4668      	mov	r0, sp
2000289a:	f020 0107 	bic.w	r1, r0, #7
2000289e:	468d      	mov	sp, r1
200028a0:	b589      	push	{r0, r3, r7, lr}
200028a2:	af00      	add	r7, sp, #0
    process_flag_irq( THRESHOLD_FLAG7 );
200028a4:	f04f 0007 	mov.w	r0, #7
200028a8:	f7ff ff60 	bl	2000276c <process_flag_irq>
    NVIC_ClearPendingIRQ( ACE_PPE_Flag7_IRQn );
200028ac:	f04f 007d 	mov.w	r0, #125	; 0x7d
200028b0:	f7ff ff3e 	bl	20002730 <NVIC_ClearPendingIRQ>
}
200028b4:	46bd      	mov	sp, r7
200028b6:	e8bd 4089 	ldmia.w	sp!, {r0, r3, r7, lr}
200028ba:	4685      	mov	sp, r0
200028bc:	4770      	bx	lr
200028be:	bf00      	nop

200028c0 <ACE_PPE_Flag8_IRQHandler>:
#if defined(__GNUC__)
__attribute__((__interrupt__)) void ACE_PPE_Flag8_IRQHandler( void )
#else
void ACE_PPE_Flag8_IRQHandler( void )
#endif
{
200028c0:	4668      	mov	r0, sp
200028c2:	f020 0107 	bic.w	r1, r0, #7
200028c6:	468d      	mov	sp, r1
200028c8:	b589      	push	{r0, r3, r7, lr}
200028ca:	af00      	add	r7, sp, #0
    process_flag_irq( THRESHOLD_FLAG8 );
200028cc:	f04f 0008 	mov.w	r0, #8
200028d0:	f7ff ff4c 	bl	2000276c <process_flag_irq>
    NVIC_ClearPendingIRQ( ACE_PPE_Flag8_IRQn );
200028d4:	f04f 007e 	mov.w	r0, #126	; 0x7e
200028d8:	f7ff ff2a 	bl	20002730 <NVIC_ClearPendingIRQ>
}
200028dc:	46bd      	mov	sp, r7
200028de:	e8bd 4089 	ldmia.w	sp!, {r0, r3, r7, lr}
200028e2:	4685      	mov	sp, r0
200028e4:	4770      	bx	lr
200028e6:	bf00      	nop

200028e8 <ACE_PPE_Flag9_IRQHandler>:
#if defined(__GNUC__)
__attribute__((__interrupt__)) void ACE_PPE_Flag9_IRQHandler( void )
#else
void ACE_PPE_Flag9_IRQHandler( void )
#endif
{
200028e8:	4668      	mov	r0, sp
200028ea:	f020 0107 	bic.w	r1, r0, #7
200028ee:	468d      	mov	sp, r1
200028f0:	b589      	push	{r0, r3, r7, lr}
200028f2:	af00      	add	r7, sp, #0
    process_flag_irq( THRESHOLD_FLAG9 );
200028f4:	f04f 0009 	mov.w	r0, #9
200028f8:	f7ff ff38 	bl	2000276c <process_flag_irq>
    NVIC_ClearPendingIRQ( ACE_PPE_Flag9_IRQn );
200028fc:	f04f 007f 	mov.w	r0, #127	; 0x7f
20002900:	f7ff ff16 	bl	20002730 <NVIC_ClearPendingIRQ>
}
20002904:	46bd      	mov	sp, r7
20002906:	e8bd 4089 	ldmia.w	sp!, {r0, r3, r7, lr}
2000290a:	4685      	mov	sp, r0
2000290c:	4770      	bx	lr
2000290e:	bf00      	nop

20002910 <ACE_PPE_Flag10_IRQHandler>:
#if defined(__GNUC__)
__attribute__((__interrupt__)) void ACE_PPE_Flag10_IRQHandler( void )
#else
void ACE_PPE_Flag10_IRQHandler( void )
#endif
{
20002910:	4668      	mov	r0, sp
20002912:	f020 0107 	bic.w	r1, r0, #7
20002916:	468d      	mov	sp, r1
20002918:	b589      	push	{r0, r3, r7, lr}
2000291a:	af00      	add	r7, sp, #0
    process_flag_irq( THRESHOLD_FLAG10 );
2000291c:	f04f 000a 	mov.w	r0, #10
20002920:	f7ff ff24 	bl	2000276c <process_flag_irq>
    NVIC_ClearPendingIRQ( ACE_PPE_Flag10_IRQn );
20002924:	f04f 0080 	mov.w	r0, #128	; 0x80
20002928:	f7ff ff02 	bl	20002730 <NVIC_ClearPendingIRQ>
}
2000292c:	46bd      	mov	sp, r7
2000292e:	e8bd 4089 	ldmia.w	sp!, {r0, r3, r7, lr}
20002932:	4685      	mov	sp, r0
20002934:	4770      	bx	lr
20002936:	bf00      	nop

20002938 <ACE_PPE_Flag11_IRQHandler>:
#if defined(__GNUC__)
__attribute__((__interrupt__)) void ACE_PPE_Flag11_IRQHandler( void )
#else
void ACE_PPE_Flag11_IRQHandler( void )
#endif
{
20002938:	4668      	mov	r0, sp
2000293a:	f020 0107 	bic.w	r1, r0, #7
2000293e:	468d      	mov	sp, r1
20002940:	b589      	push	{r0, r3, r7, lr}
20002942:	af00      	add	r7, sp, #0
    process_flag_irq( THRESHOLD_FLAG11 );
20002944:	f04f 000b 	mov.w	r0, #11
20002948:	f7ff ff10 	bl	2000276c <process_flag_irq>
    NVIC_ClearPendingIRQ( ACE_PPE_Flag11_IRQn );
2000294c:	f04f 0081 	mov.w	r0, #129	; 0x81
20002950:	f7ff feee 	bl	20002730 <NVIC_ClearPendingIRQ>
}
20002954:	46bd      	mov	sp, r7
20002956:	e8bd 4089 	ldmia.w	sp!, {r0, r3, r7, lr}
2000295a:	4685      	mov	sp, r0
2000295c:	4770      	bx	lr
2000295e:	bf00      	nop

20002960 <ACE_PPE_Flag12_IRQHandler>:
#if defined(__GNUC__)
__attribute__((__interrupt__)) void ACE_PPE_Flag12_IRQHandler( void )
#else
void ACE_PPE_Flag12_IRQHandler( void )
#endif
{
20002960:	4668      	mov	r0, sp
20002962:	f020 0107 	bic.w	r1, r0, #7
20002966:	468d      	mov	sp, r1
20002968:	b589      	push	{r0, r3, r7, lr}
2000296a:	af00      	add	r7, sp, #0
    process_flag_irq( THRESHOLD_FLAG12 );
2000296c:	f04f 000c 	mov.w	r0, #12
20002970:	f7ff fefc 	bl	2000276c <process_flag_irq>
    NVIC_ClearPendingIRQ( ACE_PPE_Flag12_IRQn );
20002974:	f04f 0082 	mov.w	r0, #130	; 0x82
20002978:	f7ff feda 	bl	20002730 <NVIC_ClearPendingIRQ>
}
2000297c:	46bd      	mov	sp, r7
2000297e:	e8bd 4089 	ldmia.w	sp!, {r0, r3, r7, lr}
20002982:	4685      	mov	sp, r0
20002984:	4770      	bx	lr
20002986:	bf00      	nop

20002988 <ACE_PPE_Flag13_IRQHandler>:
#if defined(__GNUC__)
__attribute__((__interrupt__)) void ACE_PPE_Flag13_IRQHandler( void )
#else
void ACE_PPE_Flag13_IRQHandler( void )
#endif
{
20002988:	4668      	mov	r0, sp
2000298a:	f020 0107 	bic.w	r1, r0, #7
2000298e:	468d      	mov	sp, r1
20002990:	b589      	push	{r0, r3, r7, lr}
20002992:	af00      	add	r7, sp, #0
    process_flag_irq( THRESHOLD_FLAG13 );
20002994:	f04f 000d 	mov.w	r0, #13
20002998:	f7ff fee8 	bl	2000276c <process_flag_irq>
    NVIC_ClearPendingIRQ( ACE_PPE_Flag13_IRQn );
2000299c:	f04f 0083 	mov.w	r0, #131	; 0x83
200029a0:	f7ff fec6 	bl	20002730 <NVIC_ClearPendingIRQ>
}
200029a4:	46bd      	mov	sp, r7
200029a6:	e8bd 4089 	ldmia.w	sp!, {r0, r3, r7, lr}
200029aa:	4685      	mov	sp, r0
200029ac:	4770      	bx	lr
200029ae:	bf00      	nop

200029b0 <ACE_PPE_Flag14_IRQHandler>:
#if defined(__GNUC__)
__attribute__((__interrupt__)) void ACE_PPE_Flag14_IRQHandler( void )
#else
void ACE_PPE_Flag14_IRQHandler( void )
#endif
{
200029b0:	4668      	mov	r0, sp
200029b2:	f020 0107 	bic.w	r1, r0, #7
200029b6:	468d      	mov	sp, r1
200029b8:	b589      	push	{r0, r3, r7, lr}
200029ba:	af00      	add	r7, sp, #0
    process_flag_irq( THRESHOLD_FLAG14 );
200029bc:	f04f 000e 	mov.w	r0, #14
200029c0:	f7ff fed4 	bl	2000276c <process_flag_irq>
    NVIC_ClearPendingIRQ( ACE_PPE_Flag14_IRQn );
200029c4:	f04f 0084 	mov.w	r0, #132	; 0x84
200029c8:	f7ff feb2 	bl	20002730 <NVIC_ClearPendingIRQ>
}
200029cc:	46bd      	mov	sp, r7
200029ce:	e8bd 4089 	ldmia.w	sp!, {r0, r3, r7, lr}
200029d2:	4685      	mov	sp, r0
200029d4:	4770      	bx	lr
200029d6:	bf00      	nop

200029d8 <ACE_PPE_Flag15_IRQHandler>:
#if defined(__GNUC__)
__attribute__((__interrupt__)) void ACE_PPE_Flag15_IRQHandler( void )
#else
void ACE_PPE_Flag15_IRQHandler( void )
#endif
{
200029d8:	4668      	mov	r0, sp
200029da:	f020 0107 	bic.w	r1, r0, #7
200029de:	468d      	mov	sp, r1
200029e0:	b589      	push	{r0, r3, r7, lr}
200029e2:	af00      	add	r7, sp, #0
    process_flag_irq( THRESHOLD_FLAG15 );
200029e4:	f04f 000f 	mov.w	r0, #15
200029e8:	f7ff fec0 	bl	2000276c <process_flag_irq>
    NVIC_ClearPendingIRQ( ACE_PPE_Flag15_IRQn );
200029ec:	f04f 0085 	mov.w	r0, #133	; 0x85
200029f0:	f7ff fe9e 	bl	20002730 <NVIC_ClearPendingIRQ>
}
200029f4:	46bd      	mov	sp, r7
200029f6:	e8bd 4089 	ldmia.w	sp!, {r0, r3, r7, lr}
200029fa:	4685      	mov	sp, r0
200029fc:	4770      	bx	lr
200029fe:	bf00      	nop

20002a00 <ACE_PPE_Flag16_IRQHandler>:
#if defined(__GNUC__)
__attribute__((__interrupt__)) void ACE_PPE_Flag16_IRQHandler( void )
#else
void ACE_PPE_Flag16_IRQHandler( void )
#endif
{
20002a00:	4668      	mov	r0, sp
20002a02:	f020 0107 	bic.w	r1, r0, #7
20002a06:	468d      	mov	sp, r1
20002a08:	b589      	push	{r0, r3, r7, lr}
20002a0a:	af00      	add	r7, sp, #0
    process_flag_irq( THRESHOLD_FLAG16 );
20002a0c:	f04f 0010 	mov.w	r0, #16
20002a10:	f7ff feac 	bl	2000276c <process_flag_irq>
    NVIC_ClearPendingIRQ( ACE_PPE_Flag16_IRQn );
20002a14:	f04f 0086 	mov.w	r0, #134	; 0x86
20002a18:	f7ff fe8a 	bl	20002730 <NVIC_ClearPendingIRQ>
}
20002a1c:	46bd      	mov	sp, r7
20002a1e:	e8bd 4089 	ldmia.w	sp!, {r0, r3, r7, lr}
20002a22:	4685      	mov	sp, r0
20002a24:	4770      	bx	lr
20002a26:	bf00      	nop

20002a28 <ACE_PPE_Flag17_IRQHandler>:
#if defined(__GNUC__)
__attribute__((__interrupt__)) void ACE_PPE_Flag17_IRQHandler( void )
#else
void ACE_PPE_Flag17_IRQHandler( void )
#endif
{
20002a28:	4668      	mov	r0, sp
20002a2a:	f020 0107 	bic.w	r1, r0, #7
20002a2e:	468d      	mov	sp, r1
20002a30:	b589      	push	{r0, r3, r7, lr}
20002a32:	af00      	add	r7, sp, #0
    process_flag_irq( THRESHOLD_FLAG17 );
20002a34:	f04f 0011 	mov.w	r0, #17
20002a38:	f7ff fe98 	bl	2000276c <process_flag_irq>
    NVIC_ClearPendingIRQ( ACE_PPE_Flag17_IRQn );
20002a3c:	f04f 0087 	mov.w	r0, #135	; 0x87
20002a40:	f7ff fe76 	bl	20002730 <NVIC_ClearPendingIRQ>
}
20002a44:	46bd      	mov	sp, r7
20002a46:	e8bd 4089 	ldmia.w	sp!, {r0, r3, r7, lr}
20002a4a:	4685      	mov	sp, r0
20002a4c:	4770      	bx	lr
20002a4e:	bf00      	nop

20002a50 <ACE_PPE_Flag18_IRQHandler>:
#if defined(__GNUC__)
__attribute__((__interrupt__)) void ACE_PPE_Flag18_IRQHandler( void )
#else
void ACE_PPE_Flag18_IRQHandler( void )
#endif
{
20002a50:	4668      	mov	r0, sp
20002a52:	f020 0107 	bic.w	r1, r0, #7
20002a56:	468d      	mov	sp, r1
20002a58:	b589      	push	{r0, r3, r7, lr}
20002a5a:	af00      	add	r7, sp, #0
    process_flag_irq( THRESHOLD_FLAG18 );
20002a5c:	f04f 0012 	mov.w	r0, #18
20002a60:	f7ff fe84 	bl	2000276c <process_flag_irq>
    NVIC_ClearPendingIRQ( ACE_PPE_Flag18_IRQn );
20002a64:	f04f 0088 	mov.w	r0, #136	; 0x88
20002a68:	f7ff fe62 	bl	20002730 <NVIC_ClearPendingIRQ>
}
20002a6c:	46bd      	mov	sp, r7
20002a6e:	e8bd 4089 	ldmia.w	sp!, {r0, r3, r7, lr}
20002a72:	4685      	mov	sp, r0
20002a74:	4770      	bx	lr
20002a76:	bf00      	nop

20002a78 <ACE_PPE_Flag19_IRQHandler>:
#if defined(__GNUC__)
__attribute__((__interrupt__)) void ACE_PPE_Flag19_IRQHandler( void )
#else
void ACE_PPE_Flag19_IRQHandler( void )
#endif
{
20002a78:	4668      	mov	r0, sp
20002a7a:	f020 0107 	bic.w	r1, r0, #7
20002a7e:	468d      	mov	sp, r1
20002a80:	b589      	push	{r0, r3, r7, lr}
20002a82:	af00      	add	r7, sp, #0
    process_flag_irq( THRESHOLD_FLAG19 );
20002a84:	f04f 0013 	mov.w	r0, #19
20002a88:	f7ff fe70 	bl	2000276c <process_flag_irq>
    NVIC_ClearPendingIRQ( ACE_PPE_Flag19_IRQn );
20002a8c:	f04f 0089 	mov.w	r0, #137	; 0x89
20002a90:	f7ff fe4e 	bl	20002730 <NVIC_ClearPendingIRQ>
}
20002a94:	46bd      	mov	sp, r7
20002a96:	e8bd 4089 	ldmia.w	sp!, {r0, r3, r7, lr}
20002a9a:	4685      	mov	sp, r0
20002a9c:	4770      	bx	lr
20002a9e:	bf00      	nop

20002aa0 <ACE_PPE_Flag20_IRQHandler>:
#if defined(__GNUC__)
__attribute__((__interrupt__)) void ACE_PPE_Flag20_IRQHandler( void )
#else
void ACE_PPE_Flag20_IRQHandler( void )
#endif
{
20002aa0:	4668      	mov	r0, sp
20002aa2:	f020 0107 	bic.w	r1, r0, #7
20002aa6:	468d      	mov	sp, r1
20002aa8:	b589      	push	{r0, r3, r7, lr}
20002aaa:	af00      	add	r7, sp, #0
    process_flag_irq( THRESHOLD_FLAG20 );
20002aac:	f04f 0014 	mov.w	r0, #20
20002ab0:	f7ff fe5c 	bl	2000276c <process_flag_irq>
    NVIC_ClearPendingIRQ( ACE_PPE_Flag20_IRQn );
20002ab4:	f04f 008a 	mov.w	r0, #138	; 0x8a
20002ab8:	f7ff fe3a 	bl	20002730 <NVIC_ClearPendingIRQ>
}
20002abc:	46bd      	mov	sp, r7
20002abe:	e8bd 4089 	ldmia.w	sp!, {r0, r3, r7, lr}
20002ac2:	4685      	mov	sp, r0
20002ac4:	4770      	bx	lr
20002ac6:	bf00      	nop

20002ac8 <ACE_PPE_Flag21_IRQHandler>:
#if defined(__GNUC__)
__attribute__((__interrupt__)) void ACE_PPE_Flag21_IRQHandler( void )
#else
void ACE_PPE_Flag21_IRQHandler( void )
#endif
{
20002ac8:	4668      	mov	r0, sp
20002aca:	f020 0107 	bic.w	r1, r0, #7
20002ace:	468d      	mov	sp, r1
20002ad0:	b589      	push	{r0, r3, r7, lr}
20002ad2:	af00      	add	r7, sp, #0
    process_flag_irq( THRESHOLD_FLAG21 );
20002ad4:	f04f 0015 	mov.w	r0, #21
20002ad8:	f7ff fe48 	bl	2000276c <process_flag_irq>
    NVIC_ClearPendingIRQ( ACE_PPE_Flag21_IRQn );
20002adc:	f04f 008b 	mov.w	r0, #139	; 0x8b
20002ae0:	f7ff fe26 	bl	20002730 <NVIC_ClearPendingIRQ>
}
20002ae4:	46bd      	mov	sp, r7
20002ae6:	e8bd 4089 	ldmia.w	sp!, {r0, r3, r7, lr}
20002aea:	4685      	mov	sp, r0
20002aec:	4770      	bx	lr
20002aee:	bf00      	nop

20002af0 <ACE_PPE_Flag22_IRQHandler>:
#if defined(__GNUC__)
__attribute__((__interrupt__)) void ACE_PPE_Flag22_IRQHandler( void )
#else
void ACE_PPE_Flag22_IRQHandler( void )
#endif
{
20002af0:	4668      	mov	r0, sp
20002af2:	f020 0107 	bic.w	r1, r0, #7
20002af6:	468d      	mov	sp, r1
20002af8:	b589      	push	{r0, r3, r7, lr}
20002afa:	af00      	add	r7, sp, #0
    process_flag_irq( THRESHOLD_FLAG22 );
20002afc:	f04f 0016 	mov.w	r0, #22
20002b00:	f7ff fe34 	bl	2000276c <process_flag_irq>
    NVIC_ClearPendingIRQ( ACE_PPE_Flag22_IRQn );
20002b04:	f04f 008c 	mov.w	r0, #140	; 0x8c
20002b08:	f7ff fe12 	bl	20002730 <NVIC_ClearPendingIRQ>
}
20002b0c:	46bd      	mov	sp, r7
20002b0e:	e8bd 4089 	ldmia.w	sp!, {r0, r3, r7, lr}
20002b12:	4685      	mov	sp, r0
20002b14:	4770      	bx	lr
20002b16:	bf00      	nop

20002b18 <ACE_PPE_Flag23_IRQHandler>:
#if defined(__GNUC__)
__attribute__((__interrupt__)) void ACE_PPE_Flag23_IRQHandler( void )
#else
void ACE_PPE_Flag23_IRQHandler( void )
#endif
{
20002b18:	4668      	mov	r0, sp
20002b1a:	f020 0107 	bic.w	r1, r0, #7
20002b1e:	468d      	mov	sp, r1
20002b20:	b589      	push	{r0, r3, r7, lr}
20002b22:	af00      	add	r7, sp, #0
    process_flag_irq( THRESHOLD_FLAG23 );
20002b24:	f04f 0017 	mov.w	r0, #23
20002b28:	f7ff fe20 	bl	2000276c <process_flag_irq>
    NVIC_ClearPendingIRQ( ACE_PPE_Flag23_IRQn );
20002b2c:	f04f 008d 	mov.w	r0, #141	; 0x8d
20002b30:	f7ff fdfe 	bl	20002730 <NVIC_ClearPendingIRQ>
}
20002b34:	46bd      	mov	sp, r7
20002b36:	e8bd 4089 	ldmia.w	sp!, {r0, r3, r7, lr}
20002b3a:	4685      	mov	sp, r0
20002b3c:	4770      	bx	lr
20002b3e:	bf00      	nop

20002b40 <ACE_PPE_Flag24_IRQHandler>:
#if defined(__GNUC__)
__attribute__((__interrupt__)) void ACE_PPE_Flag24_IRQHandler( void )
#else
void ACE_PPE_Flag24_IRQHandler( void )
#endif
{
20002b40:	4668      	mov	r0, sp
20002b42:	f020 0107 	bic.w	r1, r0, #7
20002b46:	468d      	mov	sp, r1
20002b48:	b589      	push	{r0, r3, r7, lr}
20002b4a:	af00      	add	r7, sp, #0
    process_flag_irq( THRESHOLD_FLAG24 );
20002b4c:	f04f 0018 	mov.w	r0, #24
20002b50:	f7ff fe0c 	bl	2000276c <process_flag_irq>
    NVIC_ClearPendingIRQ( ACE_PPE_Flag24_IRQn );
20002b54:	f04f 008e 	mov.w	r0, #142	; 0x8e
20002b58:	f7ff fdea 	bl	20002730 <NVIC_ClearPendingIRQ>
}
20002b5c:	46bd      	mov	sp, r7
20002b5e:	e8bd 4089 	ldmia.w	sp!, {r0, r3, r7, lr}
20002b62:	4685      	mov	sp, r0
20002b64:	4770      	bx	lr
20002b66:	bf00      	nop

20002b68 <ACE_PPE_Flag25_IRQHandler>:
#if defined(__GNUC__)
__attribute__((__interrupt__)) void ACE_PPE_Flag25_IRQHandler( void )
#else
void ACE_PPE_Flag25_IRQHandler( void )
#endif
{
20002b68:	4668      	mov	r0, sp
20002b6a:	f020 0107 	bic.w	r1, r0, #7
20002b6e:	468d      	mov	sp, r1
20002b70:	b589      	push	{r0, r3, r7, lr}
20002b72:	af00      	add	r7, sp, #0
    process_flag_irq( THRESHOLD_FLAG25 );
20002b74:	f04f 0019 	mov.w	r0, #25
20002b78:	f7ff fdf8 	bl	2000276c <process_flag_irq>
    NVIC_ClearPendingIRQ( ACE_PPE_Flag25_IRQn );
20002b7c:	f04f 008f 	mov.w	r0, #143	; 0x8f
20002b80:	f7ff fdd6 	bl	20002730 <NVIC_ClearPendingIRQ>
}
20002b84:	46bd      	mov	sp, r7
20002b86:	e8bd 4089 	ldmia.w	sp!, {r0, r3, r7, lr}
20002b8a:	4685      	mov	sp, r0
20002b8c:	4770      	bx	lr
20002b8e:	bf00      	nop

20002b90 <ACE_PPE_Flag26_IRQHandler>:
#if defined(__GNUC__)
__attribute__((__interrupt__)) void ACE_PPE_Flag26_IRQHandler( void )
#else
void ACE_PPE_Flag26_IRQHandler( void )
#endif
{
20002b90:	4668      	mov	r0, sp
20002b92:	f020 0107 	bic.w	r1, r0, #7
20002b96:	468d      	mov	sp, r1
20002b98:	b589      	push	{r0, r3, r7, lr}
20002b9a:	af00      	add	r7, sp, #0
    process_flag_irq( THRESHOLD_FLAG26 );
20002b9c:	f04f 001a 	mov.w	r0, #26
20002ba0:	f7ff fde4 	bl	2000276c <process_flag_irq>
    NVIC_ClearPendingIRQ( ACE_PPE_Flag26_IRQn );
20002ba4:	f04f 0090 	mov.w	r0, #144	; 0x90
20002ba8:	f7ff fdc2 	bl	20002730 <NVIC_ClearPendingIRQ>
}
20002bac:	46bd      	mov	sp, r7
20002bae:	e8bd 4089 	ldmia.w	sp!, {r0, r3, r7, lr}
20002bb2:	4685      	mov	sp, r0
20002bb4:	4770      	bx	lr
20002bb6:	bf00      	nop

20002bb8 <ACE_PPE_Flag27_IRQHandler>:
#if defined(__GNUC__)
__attribute__((__interrupt__)) void ACE_PPE_Flag27_IRQHandler( void )
#else
void ACE_PPE_Flag27_IRQHandler( void )
#endif
{
20002bb8:	4668      	mov	r0, sp
20002bba:	f020 0107 	bic.w	r1, r0, #7
20002bbe:	468d      	mov	sp, r1
20002bc0:	b589      	push	{r0, r3, r7, lr}
20002bc2:	af00      	add	r7, sp, #0
    process_flag_irq( THRESHOLD_FLAG27 );
20002bc4:	f04f 001b 	mov.w	r0, #27
20002bc8:	f7ff fdd0 	bl	2000276c <process_flag_irq>
    NVIC_ClearPendingIRQ( ACE_PPE_Flag27_IRQn );
20002bcc:	f04f 0091 	mov.w	r0, #145	; 0x91
20002bd0:	f7ff fdae 	bl	20002730 <NVIC_ClearPendingIRQ>
}
20002bd4:	46bd      	mov	sp, r7
20002bd6:	e8bd 4089 	ldmia.w	sp!, {r0, r3, r7, lr}
20002bda:	4685      	mov	sp, r0
20002bdc:	4770      	bx	lr
20002bde:	bf00      	nop

20002be0 <ACE_PPE_Flag28_IRQHandler>:
#if defined(__GNUC__)
__attribute__((__interrupt__)) void ACE_PPE_Flag28_IRQHandler( void )
#else
void ACE_PPE_Flag28_IRQHandler( void )
#endif
{
20002be0:	4668      	mov	r0, sp
20002be2:	f020 0107 	bic.w	r1, r0, #7
20002be6:	468d      	mov	sp, r1
20002be8:	b589      	push	{r0, r3, r7, lr}
20002bea:	af00      	add	r7, sp, #0
    process_flag_irq( THRESHOLD_FLAG28 );
20002bec:	f04f 001c 	mov.w	r0, #28
20002bf0:	f7ff fdbc 	bl	2000276c <process_flag_irq>
    NVIC_ClearPendingIRQ( ACE_PPE_Flag28_IRQn );
20002bf4:	f04f 0092 	mov.w	r0, #146	; 0x92
20002bf8:	f7ff fd9a 	bl	20002730 <NVIC_ClearPendingIRQ>
}
20002bfc:	46bd      	mov	sp, r7
20002bfe:	e8bd 4089 	ldmia.w	sp!, {r0, r3, r7, lr}
20002c02:	4685      	mov	sp, r0
20002c04:	4770      	bx	lr
20002c06:	bf00      	nop

20002c08 <ACE_PPE_Flag29_IRQHandler>:
#if defined(__GNUC__)
__attribute__((__interrupt__)) void ACE_PPE_Flag29_IRQHandler( void )
#else
void ACE_PPE_Flag29_IRQHandler( void )
#endif
{
20002c08:	4668      	mov	r0, sp
20002c0a:	f020 0107 	bic.w	r1, r0, #7
20002c0e:	468d      	mov	sp, r1
20002c10:	b589      	push	{r0, r3, r7, lr}
20002c12:	af00      	add	r7, sp, #0
    process_flag_irq( THRESHOLD_FLAG29 );
20002c14:	f04f 001d 	mov.w	r0, #29
20002c18:	f7ff fda8 	bl	2000276c <process_flag_irq>
    NVIC_ClearPendingIRQ( ACE_PPE_Flag29_IRQn );
20002c1c:	f04f 0093 	mov.w	r0, #147	; 0x93
20002c20:	f7ff fd86 	bl	20002730 <NVIC_ClearPendingIRQ>
}
20002c24:	46bd      	mov	sp, r7
20002c26:	e8bd 4089 	ldmia.w	sp!, {r0, r3, r7, lr}
20002c2a:	4685      	mov	sp, r0
20002c2c:	4770      	bx	lr
20002c2e:	bf00      	nop

20002c30 <ACE_PPE_Flag30_IRQHandler>:
#if defined(__GNUC__)
__attribute__((__interrupt__)) void ACE_PPE_Flag30_IRQHandler( void )
#else
void ACE_PPE_Flag30_IRQHandler( void )
#endif
{
20002c30:	4668      	mov	r0, sp
20002c32:	f020 0107 	bic.w	r1, r0, #7
20002c36:	468d      	mov	sp, r1
20002c38:	b589      	push	{r0, r3, r7, lr}
20002c3a:	af00      	add	r7, sp, #0
    process_flag_irq( THRESHOLD_FLAG30 );
20002c3c:	f04f 001e 	mov.w	r0, #30
20002c40:	f7ff fd94 	bl	2000276c <process_flag_irq>
    NVIC_ClearPendingIRQ( ACE_PPE_Flag30_IRQn );
20002c44:	f04f 0094 	mov.w	r0, #148	; 0x94
20002c48:	f7ff fd72 	bl	20002730 <NVIC_ClearPendingIRQ>
}
20002c4c:	46bd      	mov	sp, r7
20002c4e:	e8bd 4089 	ldmia.w	sp!, {r0, r3, r7, lr}
20002c52:	4685      	mov	sp, r0
20002c54:	4770      	bx	lr
20002c56:	bf00      	nop

20002c58 <ACE_PPE_Flag31_IRQHandler>:
#if defined(__GNUC__)
__attribute__((__interrupt__)) void ACE_PPE_Flag31_IRQHandler( void )
#else
void ACE_PPE_Flag31_IRQHandler( void )
#endif
{
20002c58:	4668      	mov	r0, sp
20002c5a:	f020 0107 	bic.w	r1, r0, #7
20002c5e:	468d      	mov	sp, r1
20002c60:	b589      	push	{r0, r3, r7, lr}
20002c62:	af00      	add	r7, sp, #0
    process_flag_irq( THRESHOLD_FLAG31 );
20002c64:	f04f 001f 	mov.w	r0, #31
20002c68:	f7ff fd80 	bl	2000276c <process_flag_irq>
    NVIC_ClearPendingIRQ( ACE_PPE_Flag31_IRQn );
20002c6c:	f04f 0095 	mov.w	r0, #149	; 0x95
20002c70:	f7ff fd5e 	bl	20002730 <NVIC_ClearPendingIRQ>
}
20002c74:	46bd      	mov	sp, r7
20002c76:	e8bd 4089 	ldmia.w	sp!, {r0, r3, r7, lr}
20002c7a:	4685      	mov	sp, r0
20002c7c:	4770      	bx	lr
20002c7e:	bf00      	nop

20002c80 <__aeabi_drsub>:
20002c80:	f081 4100 	eor.w	r1, r1, #2147483648	; 0x80000000
20002c84:	e002      	b.n	20002c8c <__adddf3>
20002c86:	bf00      	nop

20002c88 <__aeabi_dsub>:
20002c88:	f083 4300 	eor.w	r3, r3, #2147483648	; 0x80000000

20002c8c <__adddf3>:
20002c8c:	b530      	push	{r4, r5, lr}
20002c8e:	ea4f 0441 	mov.w	r4, r1, lsl #1
20002c92:	ea4f 0543 	mov.w	r5, r3, lsl #1
20002c96:	ea94 0f05 	teq	r4, r5
20002c9a:	bf08      	it	eq
20002c9c:	ea90 0f02 	teqeq	r0, r2
20002ca0:	bf1f      	itttt	ne
20002ca2:	ea54 0c00 	orrsne.w	ip, r4, r0
20002ca6:	ea55 0c02 	orrsne.w	ip, r5, r2
20002caa:	ea7f 5c64 	mvnsne.w	ip, r4, asr #21
20002cae:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
20002cb2:	f000 80e2 	beq.w	20002e7a <__adddf3+0x1ee>
20002cb6:	ea4f 5454 	mov.w	r4, r4, lsr #21
20002cba:	ebd4 5555 	rsbs	r5, r4, r5, lsr #21
20002cbe:	bfb8      	it	lt
20002cc0:	426d      	neglt	r5, r5
20002cc2:	dd0c      	ble.n	20002cde <__adddf3+0x52>
20002cc4:	442c      	add	r4, r5
20002cc6:	ea80 0202 	eor.w	r2, r0, r2
20002cca:	ea81 0303 	eor.w	r3, r1, r3
20002cce:	ea82 0000 	eor.w	r0, r2, r0
20002cd2:	ea83 0101 	eor.w	r1, r3, r1
20002cd6:	ea80 0202 	eor.w	r2, r0, r2
20002cda:	ea81 0303 	eor.w	r3, r1, r3
20002cde:	2d36      	cmp	r5, #54	; 0x36
20002ce0:	bf88      	it	hi
20002ce2:	bd30      	pophi	{r4, r5, pc}
20002ce4:	f011 4f00 	tst.w	r1, #2147483648	; 0x80000000
20002ce8:	ea4f 3101 	mov.w	r1, r1, lsl #12
20002cec:	f44f 1c80 	mov.w	ip, #1048576	; 0x100000
20002cf0:	ea4c 3111 	orr.w	r1, ip, r1, lsr #12
20002cf4:	d002      	beq.n	20002cfc <__adddf3+0x70>
20002cf6:	4240      	negs	r0, r0
20002cf8:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
20002cfc:	f013 4f00 	tst.w	r3, #2147483648	; 0x80000000
20002d00:	ea4f 3303 	mov.w	r3, r3, lsl #12
20002d04:	ea4c 3313 	orr.w	r3, ip, r3, lsr #12
20002d08:	d002      	beq.n	20002d10 <__adddf3+0x84>
20002d0a:	4252      	negs	r2, r2
20002d0c:	eb63 0343 	sbc.w	r3, r3, r3, lsl #1
20002d10:	ea94 0f05 	teq	r4, r5
20002d14:	f000 80a7 	beq.w	20002e66 <__adddf3+0x1da>
20002d18:	f1a4 0401 	sub.w	r4, r4, #1
20002d1c:	f1d5 0e20 	rsbs	lr, r5, #32
20002d20:	db0d      	blt.n	20002d3e <__adddf3+0xb2>
20002d22:	fa02 fc0e 	lsl.w	ip, r2, lr
20002d26:	fa22 f205 	lsr.w	r2, r2, r5
20002d2a:	1880      	adds	r0, r0, r2
20002d2c:	f141 0100 	adc.w	r1, r1, #0
20002d30:	fa03 f20e 	lsl.w	r2, r3, lr
20002d34:	1880      	adds	r0, r0, r2
20002d36:	fa43 f305 	asr.w	r3, r3, r5
20002d3a:	4159      	adcs	r1, r3
20002d3c:	e00e      	b.n	20002d5c <__adddf3+0xd0>
20002d3e:	f1a5 0520 	sub.w	r5, r5, #32
20002d42:	f10e 0e20 	add.w	lr, lr, #32
20002d46:	2a01      	cmp	r2, #1
20002d48:	fa03 fc0e 	lsl.w	ip, r3, lr
20002d4c:	bf28      	it	cs
20002d4e:	f04c 0c02 	orrcs.w	ip, ip, #2
20002d52:	fa43 f305 	asr.w	r3, r3, r5
20002d56:	18c0      	adds	r0, r0, r3
20002d58:	eb51 71e3 	adcs.w	r1, r1, r3, asr #31
20002d5c:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
20002d60:	d507      	bpl.n	20002d72 <__adddf3+0xe6>
20002d62:	f04f 0e00 	mov.w	lr, #0
20002d66:	f1dc 0c00 	rsbs	ip, ip, #0
20002d6a:	eb7e 0000 	sbcs.w	r0, lr, r0
20002d6e:	eb6e 0101 	sbc.w	r1, lr, r1
20002d72:	f5b1 1f80 	cmp.w	r1, #1048576	; 0x100000
20002d76:	d31b      	bcc.n	20002db0 <__adddf3+0x124>
20002d78:	f5b1 1f00 	cmp.w	r1, #2097152	; 0x200000
20002d7c:	d30c      	bcc.n	20002d98 <__adddf3+0x10c>
20002d7e:	0849      	lsrs	r1, r1, #1
20002d80:	ea5f 0030 	movs.w	r0, r0, rrx
20002d84:	ea4f 0c3c 	mov.w	ip, ip, rrx
20002d88:	f104 0401 	add.w	r4, r4, #1
20002d8c:	ea4f 5244 	mov.w	r2, r4, lsl #21
20002d90:	f512 0f80 	cmn.w	r2, #4194304	; 0x400000
20002d94:	f080 809a 	bcs.w	20002ecc <__adddf3+0x240>
20002d98:	f1bc 4f00 	cmp.w	ip, #2147483648	; 0x80000000
20002d9c:	bf08      	it	eq
20002d9e:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
20002da2:	f150 0000 	adcs.w	r0, r0, #0
20002da6:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
20002daa:	ea41 0105 	orr.w	r1, r1, r5
20002dae:	bd30      	pop	{r4, r5, pc}
20002db0:	ea5f 0c4c 	movs.w	ip, ip, lsl #1
20002db4:	4140      	adcs	r0, r0
20002db6:	eb41 0101 	adc.w	r1, r1, r1
20002dba:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
20002dbe:	f1a4 0401 	sub.w	r4, r4, #1
20002dc2:	d1e9      	bne.n	20002d98 <__adddf3+0x10c>
20002dc4:	f091 0f00 	teq	r1, #0
20002dc8:	bf04      	itt	eq
20002dca:	4601      	moveq	r1, r0
20002dcc:	2000      	moveq	r0, #0
20002dce:	fab1 f381 	clz	r3, r1
20002dd2:	bf08      	it	eq
20002dd4:	3320      	addeq	r3, #32
20002dd6:	f1a3 030b 	sub.w	r3, r3, #11
20002dda:	f1b3 0220 	subs.w	r2, r3, #32
20002dde:	da0c      	bge.n	20002dfa <__adddf3+0x16e>
20002de0:	320c      	adds	r2, #12
20002de2:	dd08      	ble.n	20002df6 <__adddf3+0x16a>
20002de4:	f102 0c14 	add.w	ip, r2, #20
20002de8:	f1c2 020c 	rsb	r2, r2, #12
20002dec:	fa01 f00c 	lsl.w	r0, r1, ip
20002df0:	fa21 f102 	lsr.w	r1, r1, r2
20002df4:	e00c      	b.n	20002e10 <__adddf3+0x184>
20002df6:	f102 0214 	add.w	r2, r2, #20
20002dfa:	bfd8      	it	le
20002dfc:	f1c2 0c20 	rsble	ip, r2, #32
20002e00:	fa01 f102 	lsl.w	r1, r1, r2
20002e04:	fa20 fc0c 	lsr.w	ip, r0, ip
20002e08:	bfdc      	itt	le
20002e0a:	ea41 010c 	orrle.w	r1, r1, ip
20002e0e:	4090      	lslle	r0, r2
20002e10:	1ae4      	subs	r4, r4, r3
20002e12:	bfa2      	ittt	ge
20002e14:	eb01 5104 	addge.w	r1, r1, r4, lsl #20
20002e18:	4329      	orrge	r1, r5
20002e1a:	bd30      	popge	{r4, r5, pc}
20002e1c:	ea6f 0404 	mvn.w	r4, r4
20002e20:	3c1f      	subs	r4, #31
20002e22:	da1c      	bge.n	20002e5e <__adddf3+0x1d2>
20002e24:	340c      	adds	r4, #12
20002e26:	dc0e      	bgt.n	20002e46 <__adddf3+0x1ba>
20002e28:	f104 0414 	add.w	r4, r4, #20
20002e2c:	f1c4 0220 	rsb	r2, r4, #32
20002e30:	fa20 f004 	lsr.w	r0, r0, r4
20002e34:	fa01 f302 	lsl.w	r3, r1, r2
20002e38:	ea40 0003 	orr.w	r0, r0, r3
20002e3c:	fa21 f304 	lsr.w	r3, r1, r4
20002e40:	ea45 0103 	orr.w	r1, r5, r3
20002e44:	bd30      	pop	{r4, r5, pc}
20002e46:	f1c4 040c 	rsb	r4, r4, #12
20002e4a:	f1c4 0220 	rsb	r2, r4, #32
20002e4e:	fa20 f002 	lsr.w	r0, r0, r2
20002e52:	fa01 f304 	lsl.w	r3, r1, r4
20002e56:	ea40 0003 	orr.w	r0, r0, r3
20002e5a:	4629      	mov	r1, r5
20002e5c:	bd30      	pop	{r4, r5, pc}
20002e5e:	fa21 f004 	lsr.w	r0, r1, r4
20002e62:	4629      	mov	r1, r5
20002e64:	bd30      	pop	{r4, r5, pc}
20002e66:	f094 0f00 	teq	r4, #0
20002e6a:	f483 1380 	eor.w	r3, r3, #1048576	; 0x100000
20002e6e:	bf06      	itte	eq
20002e70:	f481 1180 	eoreq.w	r1, r1, #1048576	; 0x100000
20002e74:	3401      	addeq	r4, #1
20002e76:	3d01      	subne	r5, #1
20002e78:	e74e      	b.n	20002d18 <__adddf3+0x8c>
20002e7a:	ea7f 5c64 	mvns.w	ip, r4, asr #21
20002e7e:	bf18      	it	ne
20002e80:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
20002e84:	d029      	beq.n	20002eda <__adddf3+0x24e>
20002e86:	ea94 0f05 	teq	r4, r5
20002e8a:	bf08      	it	eq
20002e8c:	ea90 0f02 	teqeq	r0, r2
20002e90:	d005      	beq.n	20002e9e <__adddf3+0x212>
20002e92:	ea54 0c00 	orrs.w	ip, r4, r0
20002e96:	bf04      	itt	eq
20002e98:	4619      	moveq	r1, r3
20002e9a:	4610      	moveq	r0, r2
20002e9c:	bd30      	pop	{r4, r5, pc}
20002e9e:	ea91 0f03 	teq	r1, r3
20002ea2:	bf1e      	ittt	ne
20002ea4:	2100      	movne	r1, #0
20002ea6:	2000      	movne	r0, #0
20002ea8:	bd30      	popne	{r4, r5, pc}
20002eaa:	ea5f 5c54 	movs.w	ip, r4, lsr #21
20002eae:	d105      	bne.n	20002ebc <__adddf3+0x230>
20002eb0:	0040      	lsls	r0, r0, #1
20002eb2:	4149      	adcs	r1, r1
20002eb4:	bf28      	it	cs
20002eb6:	f041 4100 	orrcs.w	r1, r1, #2147483648	; 0x80000000
20002eba:	bd30      	pop	{r4, r5, pc}
20002ebc:	f514 0480 	adds.w	r4, r4, #4194304	; 0x400000
20002ec0:	bf3c      	itt	cc
20002ec2:	f501 1180 	addcc.w	r1, r1, #1048576	; 0x100000
20002ec6:	bd30      	popcc	{r4, r5, pc}
20002ec8:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
20002ecc:	f045 41fe 	orr.w	r1, r5, #2130706432	; 0x7f000000
20002ed0:	f441 0170 	orr.w	r1, r1, #15728640	; 0xf00000
20002ed4:	f04f 0000 	mov.w	r0, #0
20002ed8:	bd30      	pop	{r4, r5, pc}
20002eda:	ea7f 5c64 	mvns.w	ip, r4, asr #21
20002ede:	bf1a      	itte	ne
20002ee0:	4619      	movne	r1, r3
20002ee2:	4610      	movne	r0, r2
20002ee4:	ea7f 5c65 	mvnseq.w	ip, r5, asr #21
20002ee8:	bf1c      	itt	ne
20002eea:	460b      	movne	r3, r1
20002eec:	4602      	movne	r2, r0
20002eee:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
20002ef2:	bf06      	itte	eq
20002ef4:	ea52 3503 	orrseq.w	r5, r2, r3, lsl #12
20002ef8:	ea91 0f03 	teqeq	r1, r3
20002efc:	f441 2100 	orrne.w	r1, r1, #524288	; 0x80000
20002f00:	bd30      	pop	{r4, r5, pc}
20002f02:	bf00      	nop

20002f04 <__aeabi_ui2d>:
20002f04:	f090 0f00 	teq	r0, #0
20002f08:	bf04      	itt	eq
20002f0a:	2100      	moveq	r1, #0
20002f0c:	4770      	bxeq	lr
20002f0e:	b530      	push	{r4, r5, lr}
20002f10:	f44f 6480 	mov.w	r4, #1024	; 0x400
20002f14:	f104 0432 	add.w	r4, r4, #50	; 0x32
20002f18:	f04f 0500 	mov.w	r5, #0
20002f1c:	f04f 0100 	mov.w	r1, #0
20002f20:	e750      	b.n	20002dc4 <__adddf3+0x138>
20002f22:	bf00      	nop

20002f24 <__aeabi_i2d>:
20002f24:	f090 0f00 	teq	r0, #0
20002f28:	bf04      	itt	eq
20002f2a:	2100      	moveq	r1, #0
20002f2c:	4770      	bxeq	lr
20002f2e:	b530      	push	{r4, r5, lr}
20002f30:	f44f 6480 	mov.w	r4, #1024	; 0x400
20002f34:	f104 0432 	add.w	r4, r4, #50	; 0x32
20002f38:	f010 4500 	ands.w	r5, r0, #2147483648	; 0x80000000
20002f3c:	bf48      	it	mi
20002f3e:	4240      	negmi	r0, r0
20002f40:	f04f 0100 	mov.w	r1, #0
20002f44:	e73e      	b.n	20002dc4 <__adddf3+0x138>
20002f46:	bf00      	nop

20002f48 <__aeabi_f2d>:
20002f48:	0042      	lsls	r2, r0, #1
20002f4a:	ea4f 01e2 	mov.w	r1, r2, asr #3
20002f4e:	ea4f 0131 	mov.w	r1, r1, rrx
20002f52:	ea4f 7002 	mov.w	r0, r2, lsl #28
20002f56:	bf1f      	itttt	ne
20002f58:	f012 437f 	andsne.w	r3, r2, #4278190080	; 0xff000000
20002f5c:	f093 4f7f 	teqne	r3, #4278190080	; 0xff000000
20002f60:	f081 5160 	eorne.w	r1, r1, #939524096	; 0x38000000
20002f64:	4770      	bxne	lr
20002f66:	f092 0f00 	teq	r2, #0
20002f6a:	bf14      	ite	ne
20002f6c:	f093 4f7f 	teqne	r3, #4278190080	; 0xff000000
20002f70:	4770      	bxeq	lr
20002f72:	b530      	push	{r4, r5, lr}
20002f74:	f44f 7460 	mov.w	r4, #896	; 0x380
20002f78:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
20002f7c:	f021 4100 	bic.w	r1, r1, #2147483648	; 0x80000000
20002f80:	e720      	b.n	20002dc4 <__adddf3+0x138>
20002f82:	bf00      	nop

20002f84 <__aeabi_ul2d>:
20002f84:	ea50 0201 	orrs.w	r2, r0, r1
20002f88:	bf08      	it	eq
20002f8a:	4770      	bxeq	lr
20002f8c:	b530      	push	{r4, r5, lr}
20002f8e:	f04f 0500 	mov.w	r5, #0
20002f92:	e00a      	b.n	20002faa <__aeabi_l2d+0x16>

20002f94 <__aeabi_l2d>:
20002f94:	ea50 0201 	orrs.w	r2, r0, r1
20002f98:	bf08      	it	eq
20002f9a:	4770      	bxeq	lr
20002f9c:	b530      	push	{r4, r5, lr}
20002f9e:	f011 4500 	ands.w	r5, r1, #2147483648	; 0x80000000
20002fa2:	d502      	bpl.n	20002faa <__aeabi_l2d+0x16>
20002fa4:	4240      	negs	r0, r0
20002fa6:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
20002faa:	f44f 6480 	mov.w	r4, #1024	; 0x400
20002fae:	f104 0432 	add.w	r4, r4, #50	; 0x32
20002fb2:	ea5f 5c91 	movs.w	ip, r1, lsr #22
20002fb6:	f43f aedc 	beq.w	20002d72 <__adddf3+0xe6>
20002fba:	f04f 0203 	mov.w	r2, #3
20002fbe:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
20002fc2:	bf18      	it	ne
20002fc4:	3203      	addne	r2, #3
20002fc6:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
20002fca:	bf18      	it	ne
20002fcc:	3203      	addne	r2, #3
20002fce:	eb02 02dc 	add.w	r2, r2, ip, lsr #3
20002fd2:	f1c2 0320 	rsb	r3, r2, #32
20002fd6:	fa00 fc03 	lsl.w	ip, r0, r3
20002fda:	fa20 f002 	lsr.w	r0, r0, r2
20002fde:	fa01 fe03 	lsl.w	lr, r1, r3
20002fe2:	ea40 000e 	orr.w	r0, r0, lr
20002fe6:	fa21 f102 	lsr.w	r1, r1, r2
20002fea:	4414      	add	r4, r2
20002fec:	e6c1      	b.n	20002d72 <__adddf3+0xe6>
20002fee:	bf00      	nop

20002ff0 <__aeabi_dmul>:
20002ff0:	b570      	push	{r4, r5, r6, lr}
20002ff2:	f04f 0cff 	mov.w	ip, #255	; 0xff
20002ff6:	f44c 6ce0 	orr.w	ip, ip, #1792	; 0x700
20002ffa:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
20002ffe:	bf1d      	ittte	ne
20003000:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
20003004:	ea94 0f0c 	teqne	r4, ip
20003008:	ea95 0f0c 	teqne	r5, ip
2000300c:	f000 f8de 	bleq	200031cc <__aeabi_dmul+0x1dc>
20003010:	442c      	add	r4, r5
20003012:	ea81 0603 	eor.w	r6, r1, r3
20003016:	ea21 514c 	bic.w	r1, r1, ip, lsl #21
2000301a:	ea23 534c 	bic.w	r3, r3, ip, lsl #21
2000301e:	ea50 3501 	orrs.w	r5, r0, r1, lsl #12
20003022:	bf18      	it	ne
20003024:	ea52 3503 	orrsne.w	r5, r2, r3, lsl #12
20003028:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
2000302c:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
20003030:	d038      	beq.n	200030a4 <__aeabi_dmul+0xb4>
20003032:	fba0 ce02 	umull	ip, lr, r0, r2
20003036:	f04f 0500 	mov.w	r5, #0
2000303a:	fbe1 e502 	umlal	lr, r5, r1, r2
2000303e:	f006 4200 	and.w	r2, r6, #2147483648	; 0x80000000
20003042:	fbe0 e503 	umlal	lr, r5, r0, r3
20003046:	f04f 0600 	mov.w	r6, #0
2000304a:	fbe1 5603 	umlal	r5, r6, r1, r3
2000304e:	f09c 0f00 	teq	ip, #0
20003052:	bf18      	it	ne
20003054:	f04e 0e01 	orrne.w	lr, lr, #1
20003058:	f1a4 04ff 	sub.w	r4, r4, #255	; 0xff
2000305c:	f5b6 7f00 	cmp.w	r6, #512	; 0x200
20003060:	f564 7440 	sbc.w	r4, r4, #768	; 0x300
20003064:	d204      	bcs.n	20003070 <__aeabi_dmul+0x80>
20003066:	ea5f 0e4e 	movs.w	lr, lr, lsl #1
2000306a:	416d      	adcs	r5, r5
2000306c:	eb46 0606 	adc.w	r6, r6, r6
20003070:	ea42 21c6 	orr.w	r1, r2, r6, lsl #11
20003074:	ea41 5155 	orr.w	r1, r1, r5, lsr #21
20003078:	ea4f 20c5 	mov.w	r0, r5, lsl #11
2000307c:	ea40 505e 	orr.w	r0, r0, lr, lsr #21
20003080:	ea4f 2ece 	mov.w	lr, lr, lsl #11
20003084:	f1b4 0cfd 	subs.w	ip, r4, #253	; 0xfd
20003088:	bf88      	it	hi
2000308a:	f5bc 6fe0 	cmphi.w	ip, #1792	; 0x700
2000308e:	d81e      	bhi.n	200030ce <__aeabi_dmul+0xde>
20003090:	f1be 4f00 	cmp.w	lr, #2147483648	; 0x80000000
20003094:	bf08      	it	eq
20003096:	ea5f 0e50 	movseq.w	lr, r0, lsr #1
2000309a:	f150 0000 	adcs.w	r0, r0, #0
2000309e:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
200030a2:	bd70      	pop	{r4, r5, r6, pc}
200030a4:	f006 4600 	and.w	r6, r6, #2147483648	; 0x80000000
200030a8:	ea46 0101 	orr.w	r1, r6, r1
200030ac:	ea40 0002 	orr.w	r0, r0, r2
200030b0:	ea81 0103 	eor.w	r1, r1, r3
200030b4:	ebb4 045c 	subs.w	r4, r4, ip, lsr #1
200030b8:	bfc2      	ittt	gt
200030ba:	ebd4 050c 	rsbsgt	r5, r4, ip
200030be:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
200030c2:	bd70      	popgt	{r4, r5, r6, pc}
200030c4:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
200030c8:	f04f 0e00 	mov.w	lr, #0
200030cc:	3c01      	subs	r4, #1
200030ce:	f300 80ab 	bgt.w	20003228 <__aeabi_dmul+0x238>
200030d2:	f114 0f36 	cmn.w	r4, #54	; 0x36
200030d6:	bfde      	ittt	le
200030d8:	2000      	movle	r0, #0
200030da:	f001 4100 	andle.w	r1, r1, #2147483648	; 0x80000000
200030de:	bd70      	pople	{r4, r5, r6, pc}
200030e0:	f1c4 0400 	rsb	r4, r4, #0
200030e4:	3c20      	subs	r4, #32
200030e6:	da35      	bge.n	20003154 <__aeabi_dmul+0x164>
200030e8:	340c      	adds	r4, #12
200030ea:	dc1b      	bgt.n	20003124 <__aeabi_dmul+0x134>
200030ec:	f104 0414 	add.w	r4, r4, #20
200030f0:	f1c4 0520 	rsb	r5, r4, #32
200030f4:	fa00 f305 	lsl.w	r3, r0, r5
200030f8:	fa20 f004 	lsr.w	r0, r0, r4
200030fc:	fa01 f205 	lsl.w	r2, r1, r5
20003100:	ea40 0002 	orr.w	r0, r0, r2
20003104:	f001 4200 	and.w	r2, r1, #2147483648	; 0x80000000
20003108:	f021 4100 	bic.w	r1, r1, #2147483648	; 0x80000000
2000310c:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
20003110:	fa21 f604 	lsr.w	r6, r1, r4
20003114:	eb42 0106 	adc.w	r1, r2, r6
20003118:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
2000311c:	bf08      	it	eq
2000311e:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
20003122:	bd70      	pop	{r4, r5, r6, pc}
20003124:	f1c4 040c 	rsb	r4, r4, #12
20003128:	f1c4 0520 	rsb	r5, r4, #32
2000312c:	fa00 f304 	lsl.w	r3, r0, r4
20003130:	fa20 f005 	lsr.w	r0, r0, r5
20003134:	fa01 f204 	lsl.w	r2, r1, r4
20003138:	ea40 0002 	orr.w	r0, r0, r2
2000313c:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
20003140:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
20003144:	f141 0100 	adc.w	r1, r1, #0
20003148:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
2000314c:	bf08      	it	eq
2000314e:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
20003152:	bd70      	pop	{r4, r5, r6, pc}
20003154:	f1c4 0520 	rsb	r5, r4, #32
20003158:	fa00 f205 	lsl.w	r2, r0, r5
2000315c:	ea4e 0e02 	orr.w	lr, lr, r2
20003160:	fa20 f304 	lsr.w	r3, r0, r4
20003164:	fa01 f205 	lsl.w	r2, r1, r5
20003168:	ea43 0302 	orr.w	r3, r3, r2
2000316c:	fa21 f004 	lsr.w	r0, r1, r4
20003170:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
20003174:	fa21 f204 	lsr.w	r2, r1, r4
20003178:	ea20 0002 	bic.w	r0, r0, r2
2000317c:	eb00 70d3 	add.w	r0, r0, r3, lsr #31
20003180:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
20003184:	bf08      	it	eq
20003186:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
2000318a:	bd70      	pop	{r4, r5, r6, pc}
2000318c:	f094 0f00 	teq	r4, #0
20003190:	d10f      	bne.n	200031b2 <__aeabi_dmul+0x1c2>
20003192:	f001 4600 	and.w	r6, r1, #2147483648	; 0x80000000
20003196:	0040      	lsls	r0, r0, #1
20003198:	eb41 0101 	adc.w	r1, r1, r1
2000319c:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
200031a0:	bf08      	it	eq
200031a2:	3c01      	subeq	r4, #1
200031a4:	d0f7      	beq.n	20003196 <__aeabi_dmul+0x1a6>
200031a6:	ea41 0106 	orr.w	r1, r1, r6
200031aa:	f095 0f00 	teq	r5, #0
200031ae:	bf18      	it	ne
200031b0:	4770      	bxne	lr
200031b2:	f003 4600 	and.w	r6, r3, #2147483648	; 0x80000000
200031b6:	0052      	lsls	r2, r2, #1
200031b8:	eb43 0303 	adc.w	r3, r3, r3
200031bc:	f413 1f80 	tst.w	r3, #1048576	; 0x100000
200031c0:	bf08      	it	eq
200031c2:	3d01      	subeq	r5, #1
200031c4:	d0f7      	beq.n	200031b6 <__aeabi_dmul+0x1c6>
200031c6:	ea43 0306 	orr.w	r3, r3, r6
200031ca:	4770      	bx	lr
200031cc:	ea94 0f0c 	teq	r4, ip
200031d0:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
200031d4:	bf18      	it	ne
200031d6:	ea95 0f0c 	teqne	r5, ip
200031da:	d00c      	beq.n	200031f6 <__aeabi_dmul+0x206>
200031dc:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
200031e0:	bf18      	it	ne
200031e2:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
200031e6:	d1d1      	bne.n	2000318c <__aeabi_dmul+0x19c>
200031e8:	ea81 0103 	eor.w	r1, r1, r3
200031ec:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
200031f0:	f04f 0000 	mov.w	r0, #0
200031f4:	bd70      	pop	{r4, r5, r6, pc}
200031f6:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
200031fa:	bf06      	itte	eq
200031fc:	4610      	moveq	r0, r2
200031fe:	4619      	moveq	r1, r3
20003200:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
20003204:	d019      	beq.n	2000323a <__aeabi_dmul+0x24a>
20003206:	ea94 0f0c 	teq	r4, ip
2000320a:	d102      	bne.n	20003212 <__aeabi_dmul+0x222>
2000320c:	ea50 3601 	orrs.w	r6, r0, r1, lsl #12
20003210:	d113      	bne.n	2000323a <__aeabi_dmul+0x24a>
20003212:	ea95 0f0c 	teq	r5, ip
20003216:	d105      	bne.n	20003224 <__aeabi_dmul+0x234>
20003218:	ea52 3603 	orrs.w	r6, r2, r3, lsl #12
2000321c:	bf1c      	itt	ne
2000321e:	4610      	movne	r0, r2
20003220:	4619      	movne	r1, r3
20003222:	d10a      	bne.n	2000323a <__aeabi_dmul+0x24a>
20003224:	ea81 0103 	eor.w	r1, r1, r3
20003228:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
2000322c:	f041 41fe 	orr.w	r1, r1, #2130706432	; 0x7f000000
20003230:	f441 0170 	orr.w	r1, r1, #15728640	; 0xf00000
20003234:	f04f 0000 	mov.w	r0, #0
20003238:	bd70      	pop	{r4, r5, r6, pc}
2000323a:	f041 41fe 	orr.w	r1, r1, #2130706432	; 0x7f000000
2000323e:	f441 0178 	orr.w	r1, r1, #16252928	; 0xf80000
20003242:	bd70      	pop	{r4, r5, r6, pc}

20003244 <__aeabi_ddiv>:
20003244:	b570      	push	{r4, r5, r6, lr}
20003246:	f04f 0cff 	mov.w	ip, #255	; 0xff
2000324a:	f44c 6ce0 	orr.w	ip, ip, #1792	; 0x700
2000324e:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
20003252:	bf1d      	ittte	ne
20003254:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
20003258:	ea94 0f0c 	teqne	r4, ip
2000325c:	ea95 0f0c 	teqne	r5, ip
20003260:	f000 f8a7 	bleq	200033b2 <__aeabi_ddiv+0x16e>
20003264:	eba4 0405 	sub.w	r4, r4, r5
20003268:	ea81 0e03 	eor.w	lr, r1, r3
2000326c:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
20003270:	ea4f 3101 	mov.w	r1, r1, lsl #12
20003274:	f000 8088 	beq.w	20003388 <__aeabi_ddiv+0x144>
20003278:	ea4f 3303 	mov.w	r3, r3, lsl #12
2000327c:	f04f 5580 	mov.w	r5, #268435456	; 0x10000000
20003280:	ea45 1313 	orr.w	r3, r5, r3, lsr #4
20003284:	ea43 6312 	orr.w	r3, r3, r2, lsr #24
20003288:	ea4f 2202 	mov.w	r2, r2, lsl #8
2000328c:	ea45 1511 	orr.w	r5, r5, r1, lsr #4
20003290:	ea45 6510 	orr.w	r5, r5, r0, lsr #24
20003294:	ea4f 2600 	mov.w	r6, r0, lsl #8
20003298:	f00e 4100 	and.w	r1, lr, #2147483648	; 0x80000000
2000329c:	429d      	cmp	r5, r3
2000329e:	bf08      	it	eq
200032a0:	4296      	cmpeq	r6, r2
200032a2:	f144 04fd 	adc.w	r4, r4, #253	; 0xfd
200032a6:	f504 7440 	add.w	r4, r4, #768	; 0x300
200032aa:	d202      	bcs.n	200032b2 <__aeabi_ddiv+0x6e>
200032ac:	085b      	lsrs	r3, r3, #1
200032ae:	ea4f 0232 	mov.w	r2, r2, rrx
200032b2:	1ab6      	subs	r6, r6, r2
200032b4:	eb65 0503 	sbc.w	r5, r5, r3
200032b8:	085b      	lsrs	r3, r3, #1
200032ba:	ea4f 0232 	mov.w	r2, r2, rrx
200032be:	f44f 1080 	mov.w	r0, #1048576	; 0x100000
200032c2:	f44f 2c00 	mov.w	ip, #524288	; 0x80000
200032c6:	ebb6 0e02 	subs.w	lr, r6, r2
200032ca:	eb75 0e03 	sbcs.w	lr, r5, r3
200032ce:	bf22      	ittt	cs
200032d0:	1ab6      	subcs	r6, r6, r2
200032d2:	4675      	movcs	r5, lr
200032d4:	ea40 000c 	orrcs.w	r0, r0, ip
200032d8:	085b      	lsrs	r3, r3, #1
200032da:	ea4f 0232 	mov.w	r2, r2, rrx
200032de:	ebb6 0e02 	subs.w	lr, r6, r2
200032e2:	eb75 0e03 	sbcs.w	lr, r5, r3
200032e6:	bf22      	ittt	cs
200032e8:	1ab6      	subcs	r6, r6, r2
200032ea:	4675      	movcs	r5, lr
200032ec:	ea40 005c 	orrcs.w	r0, r0, ip, lsr #1
200032f0:	085b      	lsrs	r3, r3, #1
200032f2:	ea4f 0232 	mov.w	r2, r2, rrx
200032f6:	ebb6 0e02 	subs.w	lr, r6, r2
200032fa:	eb75 0e03 	sbcs.w	lr, r5, r3
200032fe:	bf22      	ittt	cs
20003300:	1ab6      	subcs	r6, r6, r2
20003302:	4675      	movcs	r5, lr
20003304:	ea40 009c 	orrcs.w	r0, r0, ip, lsr #2
20003308:	085b      	lsrs	r3, r3, #1
2000330a:	ea4f 0232 	mov.w	r2, r2, rrx
2000330e:	ebb6 0e02 	subs.w	lr, r6, r2
20003312:	eb75 0e03 	sbcs.w	lr, r5, r3
20003316:	bf22      	ittt	cs
20003318:	1ab6      	subcs	r6, r6, r2
2000331a:	4675      	movcs	r5, lr
2000331c:	ea40 00dc 	orrcs.w	r0, r0, ip, lsr #3
20003320:	ea55 0e06 	orrs.w	lr, r5, r6
20003324:	d018      	beq.n	20003358 <__aeabi_ddiv+0x114>
20003326:	ea4f 1505 	mov.w	r5, r5, lsl #4
2000332a:	ea45 7516 	orr.w	r5, r5, r6, lsr #28
2000332e:	ea4f 1606 	mov.w	r6, r6, lsl #4
20003332:	ea4f 03c3 	mov.w	r3, r3, lsl #3
20003336:	ea43 7352 	orr.w	r3, r3, r2, lsr #29
2000333a:	ea4f 02c2 	mov.w	r2, r2, lsl #3
2000333e:	ea5f 1c1c 	movs.w	ip, ip, lsr #4
20003342:	d1c0      	bne.n	200032c6 <__aeabi_ddiv+0x82>
20003344:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
20003348:	d10b      	bne.n	20003362 <__aeabi_ddiv+0x11e>
2000334a:	ea41 0100 	orr.w	r1, r1, r0
2000334e:	f04f 0000 	mov.w	r0, #0
20003352:	f04f 4c00 	mov.w	ip, #2147483648	; 0x80000000
20003356:	e7b6      	b.n	200032c6 <__aeabi_ddiv+0x82>
20003358:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
2000335c:	bf04      	itt	eq
2000335e:	4301      	orreq	r1, r0
20003360:	2000      	moveq	r0, #0
20003362:	f1b4 0cfd 	subs.w	ip, r4, #253	; 0xfd
20003366:	bf88      	it	hi
20003368:	f5bc 6fe0 	cmphi.w	ip, #1792	; 0x700
2000336c:	f63f aeaf 	bhi.w	200030ce <__aeabi_dmul+0xde>
20003370:	ebb5 0c03 	subs.w	ip, r5, r3
20003374:	bf04      	itt	eq
20003376:	ebb6 0c02 	subseq.w	ip, r6, r2
2000337a:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
2000337e:	f150 0000 	adcs.w	r0, r0, #0
20003382:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
20003386:	bd70      	pop	{r4, r5, r6, pc}
20003388:	f00e 4e00 	and.w	lr, lr, #2147483648	; 0x80000000
2000338c:	ea4e 3111 	orr.w	r1, lr, r1, lsr #12
20003390:	eb14 045c 	adds.w	r4, r4, ip, lsr #1
20003394:	bfc2      	ittt	gt
20003396:	ebd4 050c 	rsbsgt	r5, r4, ip
2000339a:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
2000339e:	bd70      	popgt	{r4, r5, r6, pc}
200033a0:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
200033a4:	f04f 0e00 	mov.w	lr, #0
200033a8:	3c01      	subs	r4, #1
200033aa:	e690      	b.n	200030ce <__aeabi_dmul+0xde>
200033ac:	ea45 0e06 	orr.w	lr, r5, r6
200033b0:	e68d      	b.n	200030ce <__aeabi_dmul+0xde>
200033b2:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
200033b6:	ea94 0f0c 	teq	r4, ip
200033ba:	bf08      	it	eq
200033bc:	ea95 0f0c 	teqeq	r5, ip
200033c0:	f43f af3b 	beq.w	2000323a <__aeabi_dmul+0x24a>
200033c4:	ea94 0f0c 	teq	r4, ip
200033c8:	d10a      	bne.n	200033e0 <__aeabi_ddiv+0x19c>
200033ca:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
200033ce:	f47f af34 	bne.w	2000323a <__aeabi_dmul+0x24a>
200033d2:	ea95 0f0c 	teq	r5, ip
200033d6:	f47f af25 	bne.w	20003224 <__aeabi_dmul+0x234>
200033da:	4610      	mov	r0, r2
200033dc:	4619      	mov	r1, r3
200033de:	e72c      	b.n	2000323a <__aeabi_dmul+0x24a>
200033e0:	ea95 0f0c 	teq	r5, ip
200033e4:	d106      	bne.n	200033f4 <__aeabi_ddiv+0x1b0>
200033e6:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
200033ea:	f43f aefd 	beq.w	200031e8 <__aeabi_dmul+0x1f8>
200033ee:	4610      	mov	r0, r2
200033f0:	4619      	mov	r1, r3
200033f2:	e722      	b.n	2000323a <__aeabi_dmul+0x24a>
200033f4:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
200033f8:	bf18      	it	ne
200033fa:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
200033fe:	f47f aec5 	bne.w	2000318c <__aeabi_dmul+0x19c>
20003402:	ea50 0441 	orrs.w	r4, r0, r1, lsl #1
20003406:	f47f af0d 	bne.w	20003224 <__aeabi_dmul+0x234>
2000340a:	ea52 0543 	orrs.w	r5, r2, r3, lsl #1
2000340e:	f47f aeeb 	bne.w	200031e8 <__aeabi_dmul+0x1f8>
20003412:	e712      	b.n	2000323a <__aeabi_dmul+0x24a>

20003414 <__libc_init_array>:
20003414:	b570      	push	{r4, r5, r6, lr}
20003416:	f249 6650 	movw	r6, #38480	; 0x9650
2000341a:	f249 6550 	movw	r5, #38480	; 0x9650
2000341e:	f2c2 0600 	movt	r6, #8192	; 0x2000
20003422:	f2c2 0500 	movt	r5, #8192	; 0x2000
20003426:	1b76      	subs	r6, r6, r5
20003428:	10b6      	asrs	r6, r6, #2
2000342a:	d006      	beq.n	2000343a <__libc_init_array+0x26>
2000342c:	2400      	movs	r4, #0
2000342e:	f855 3024 	ldr.w	r3, [r5, r4, lsl #2]
20003432:	3401      	adds	r4, #1
20003434:	4798      	blx	r3
20003436:	42a6      	cmp	r6, r4
20003438:	d8f9      	bhi.n	2000342e <__libc_init_array+0x1a>
2000343a:	f249 6550 	movw	r5, #38480	; 0x9650
2000343e:	f249 6654 	movw	r6, #38484	; 0x9654
20003442:	f2c2 0500 	movt	r5, #8192	; 0x2000
20003446:	f2c2 0600 	movt	r6, #8192	; 0x2000
2000344a:	1b76      	subs	r6, r6, r5
2000344c:	f006 f8f4 	bl	20009638 <_init>
20003450:	10b6      	asrs	r6, r6, #2
20003452:	d006      	beq.n	20003462 <__libc_init_array+0x4e>
20003454:	2400      	movs	r4, #0
20003456:	f855 3024 	ldr.w	r3, [r5, r4, lsl #2]
2000345a:	3401      	adds	r4, #1
2000345c:	4798      	blx	r3
2000345e:	42a6      	cmp	r6, r4
20003460:	d8f9      	bhi.n	20003456 <__libc_init_array+0x42>
20003462:	bd70      	pop	{r4, r5, r6, pc}

20003464 <free>:
20003464:	f249 638c 	movw	r3, #38540	; 0x968c
20003468:	4601      	mov	r1, r0
2000346a:	f2c2 0300 	movt	r3, #8192	; 0x2000
2000346e:	6818      	ldr	r0, [r3, #0]
20003470:	f003 bbbe 	b.w	20006bf0 <_free_r>

20003474 <malloc>:
20003474:	f249 638c 	movw	r3, #38540	; 0x968c
20003478:	4601      	mov	r1, r0
2000347a:	f2c2 0300 	movt	r3, #8192	; 0x2000
2000347e:	6818      	ldr	r0, [r3, #0]
20003480:	f000 b800 	b.w	20003484 <_malloc_r>

20003484 <_malloc_r>:
20003484:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
20003488:	f101 040b 	add.w	r4, r1, #11
2000348c:	2c16      	cmp	r4, #22
2000348e:	b083      	sub	sp, #12
20003490:	4606      	mov	r6, r0
20003492:	d82f      	bhi.n	200034f4 <_malloc_r+0x70>
20003494:	2300      	movs	r3, #0
20003496:	2410      	movs	r4, #16
20003498:	428c      	cmp	r4, r1
2000349a:	bf2c      	ite	cs
2000349c:	4619      	movcs	r1, r3
2000349e:	f043 0101 	orrcc.w	r1, r3, #1
200034a2:	2900      	cmp	r1, #0
200034a4:	d130      	bne.n	20003508 <_malloc_r+0x84>
200034a6:	4630      	mov	r0, r6
200034a8:	f000 fbf0 	bl	20003c8c <__malloc_lock>
200034ac:	f5b4 7ffc 	cmp.w	r4, #504	; 0x1f8
200034b0:	d22e      	bcs.n	20003510 <_malloc_r+0x8c>
200034b2:	ea4f 0ed4 	mov.w	lr, r4, lsr #3
200034b6:	f249 7580 	movw	r5, #38784	; 0x9780
200034ba:	f2c2 0500 	movt	r5, #8192	; 0x2000
200034be:	eb05 02ce 	add.w	r2, r5, lr, lsl #3
200034c2:	68d3      	ldr	r3, [r2, #12]
200034c4:	4293      	cmp	r3, r2
200034c6:	f000 8206 	beq.w	200038d6 <_malloc_r+0x452>
200034ca:	685a      	ldr	r2, [r3, #4]
200034cc:	f103 0508 	add.w	r5, r3, #8
200034d0:	68d9      	ldr	r1, [r3, #12]
200034d2:	4630      	mov	r0, r6
200034d4:	f022 0c03 	bic.w	ip, r2, #3
200034d8:	689a      	ldr	r2, [r3, #8]
200034da:	4463      	add	r3, ip
200034dc:	685c      	ldr	r4, [r3, #4]
200034de:	608a      	str	r2, [r1, #8]
200034e0:	f044 0401 	orr.w	r4, r4, #1
200034e4:	60d1      	str	r1, [r2, #12]
200034e6:	605c      	str	r4, [r3, #4]
200034e8:	f000 fbd2 	bl	20003c90 <__malloc_unlock>
200034ec:	4628      	mov	r0, r5
200034ee:	b003      	add	sp, #12
200034f0:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
200034f4:	f024 0407 	bic.w	r4, r4, #7
200034f8:	0fe3      	lsrs	r3, r4, #31
200034fa:	428c      	cmp	r4, r1
200034fc:	bf2c      	ite	cs
200034fe:	4619      	movcs	r1, r3
20003500:	f043 0101 	orrcc.w	r1, r3, #1
20003504:	2900      	cmp	r1, #0
20003506:	d0ce      	beq.n	200034a6 <_malloc_r+0x22>
20003508:	230c      	movs	r3, #12
2000350a:	2500      	movs	r5, #0
2000350c:	6033      	str	r3, [r6, #0]
2000350e:	e7ed      	b.n	200034ec <_malloc_r+0x68>
20003510:	ea5f 2e54 	movs.w	lr, r4, lsr #9
20003514:	bf04      	itt	eq
20003516:	ea4f 0ed4 	moveq.w	lr, r4, lsr #3
2000351a:	ea4f 00ce 	moveq.w	r0, lr, lsl #3
2000351e:	f040 8090 	bne.w	20003642 <_malloc_r+0x1be>
20003522:	f249 7580 	movw	r5, #38784	; 0x9780
20003526:	f2c2 0500 	movt	r5, #8192	; 0x2000
2000352a:	1828      	adds	r0, r5, r0
2000352c:	68c3      	ldr	r3, [r0, #12]
2000352e:	4298      	cmp	r0, r3
20003530:	d106      	bne.n	20003540 <_malloc_r+0xbc>
20003532:	e00d      	b.n	20003550 <_malloc_r+0xcc>
20003534:	2a00      	cmp	r2, #0
20003536:	f280 816f 	bge.w	20003818 <_malloc_r+0x394>
2000353a:	68db      	ldr	r3, [r3, #12]
2000353c:	4298      	cmp	r0, r3
2000353e:	d007      	beq.n	20003550 <_malloc_r+0xcc>
20003540:	6859      	ldr	r1, [r3, #4]
20003542:	f021 0103 	bic.w	r1, r1, #3
20003546:	1b0a      	subs	r2, r1, r4
20003548:	2a0f      	cmp	r2, #15
2000354a:	ddf3      	ble.n	20003534 <_malloc_r+0xb0>
2000354c:	f10e 3eff 	add.w	lr, lr, #4294967295
20003550:	f10e 0e01 	add.w	lr, lr, #1
20003554:	f249 7780 	movw	r7, #38784	; 0x9780
20003558:	f2c2 0700 	movt	r7, #8192	; 0x2000
2000355c:	f107 0108 	add.w	r1, r7, #8
20003560:	688b      	ldr	r3, [r1, #8]
20003562:	4299      	cmp	r1, r3
20003564:	bf08      	it	eq
20003566:	687a      	ldreq	r2, [r7, #4]
20003568:	d026      	beq.n	200035b8 <_malloc_r+0x134>
2000356a:	685a      	ldr	r2, [r3, #4]
2000356c:	f022 0c03 	bic.w	ip, r2, #3
20003570:	ebc4 020c 	rsb	r2, r4, ip
20003574:	2a0f      	cmp	r2, #15
20003576:	f300 8194 	bgt.w	200038a2 <_malloc_r+0x41e>
2000357a:	2a00      	cmp	r2, #0
2000357c:	60c9      	str	r1, [r1, #12]
2000357e:	6089      	str	r1, [r1, #8]
20003580:	f280 8099 	bge.w	200036b6 <_malloc_r+0x232>
20003584:	f5bc 7f00 	cmp.w	ip, #512	; 0x200
20003588:	f080 8165 	bcs.w	20003856 <_malloc_r+0x3d2>
2000358c:	ea4f 0cdc 	mov.w	ip, ip, lsr #3
20003590:	f04f 0a01 	mov.w	sl, #1
20003594:	687a      	ldr	r2, [r7, #4]
20003596:	eb07 00cc 	add.w	r0, r7, ip, lsl #3
2000359a:	ea4f 0cac 	mov.w	ip, ip, asr #2
2000359e:	fa0a fc0c 	lsl.w	ip, sl, ip
200035a2:	60d8      	str	r0, [r3, #12]
200035a4:	f8d0 8008 	ldr.w	r8, [r0, #8]
200035a8:	ea4c 0202 	orr.w	r2, ip, r2
200035ac:	607a      	str	r2, [r7, #4]
200035ae:	f8c3 8008 	str.w	r8, [r3, #8]
200035b2:	f8c8 300c 	str.w	r3, [r8, #12]
200035b6:	6083      	str	r3, [r0, #8]
200035b8:	f04f 0c01 	mov.w	ip, #1
200035bc:	ea4f 03ae 	mov.w	r3, lr, asr #2
200035c0:	fa0c fc03 	lsl.w	ip, ip, r3
200035c4:	4594      	cmp	ip, r2
200035c6:	f200 8082 	bhi.w	200036ce <_malloc_r+0x24a>
200035ca:	ea12 0f0c 	tst.w	r2, ip
200035ce:	d108      	bne.n	200035e2 <_malloc_r+0x15e>
200035d0:	f02e 0e03 	bic.w	lr, lr, #3
200035d4:	ea4f 0c4c 	mov.w	ip, ip, lsl #1
200035d8:	f10e 0e04 	add.w	lr, lr, #4
200035dc:	ea12 0f0c 	tst.w	r2, ip
200035e0:	d0f8      	beq.n	200035d4 <_malloc_r+0x150>
200035e2:	eb07 09ce 	add.w	r9, r7, lr, lsl #3
200035e6:	46f2      	mov	sl, lr
200035e8:	46c8      	mov	r8, r9
200035ea:	f8d8 300c 	ldr.w	r3, [r8, #12]
200035ee:	4598      	cmp	r8, r3
200035f0:	d107      	bne.n	20003602 <_malloc_r+0x17e>
200035f2:	e168      	b.n	200038c6 <_malloc_r+0x442>
200035f4:	2a00      	cmp	r2, #0
200035f6:	f280 8178 	bge.w	200038ea <_malloc_r+0x466>
200035fa:	68db      	ldr	r3, [r3, #12]
200035fc:	4598      	cmp	r8, r3
200035fe:	f000 8162 	beq.w	200038c6 <_malloc_r+0x442>
20003602:	6858      	ldr	r0, [r3, #4]
20003604:	f020 0003 	bic.w	r0, r0, #3
20003608:	1b02      	subs	r2, r0, r4
2000360a:	2a0f      	cmp	r2, #15
2000360c:	ddf2      	ble.n	200035f4 <_malloc_r+0x170>
2000360e:	461d      	mov	r5, r3
20003610:	191f      	adds	r7, r3, r4
20003612:	f8d3 c00c 	ldr.w	ip, [r3, #12]
20003616:	f044 0e01 	orr.w	lr, r4, #1
2000361a:	f855 4f08 	ldr.w	r4, [r5, #8]!
2000361e:	4630      	mov	r0, r6
20003620:	50ba      	str	r2, [r7, r2]
20003622:	f042 0201 	orr.w	r2, r2, #1
20003626:	f8c3 e004 	str.w	lr, [r3, #4]
2000362a:	f8cc 4008 	str.w	r4, [ip, #8]
2000362e:	f8c4 c00c 	str.w	ip, [r4, #12]
20003632:	608f      	str	r7, [r1, #8]
20003634:	60cf      	str	r7, [r1, #12]
20003636:	607a      	str	r2, [r7, #4]
20003638:	60b9      	str	r1, [r7, #8]
2000363a:	60f9      	str	r1, [r7, #12]
2000363c:	f000 fb28 	bl	20003c90 <__malloc_unlock>
20003640:	e754      	b.n	200034ec <_malloc_r+0x68>
20003642:	f1be 0f04 	cmp.w	lr, #4
20003646:	bf9e      	ittt	ls
20003648:	ea4f 1e94 	movls.w	lr, r4, lsr #6
2000364c:	f10e 0e38 	addls.w	lr, lr, #56	; 0x38
20003650:	ea4f 00ce 	movls.w	r0, lr, lsl #3
20003654:	f67f af65 	bls.w	20003522 <_malloc_r+0x9e>
20003658:	f1be 0f14 	cmp.w	lr, #20
2000365c:	bf9c      	itt	ls
2000365e:	f10e 0e5b 	addls.w	lr, lr, #91	; 0x5b
20003662:	ea4f 00ce 	movls.w	r0, lr, lsl #3
20003666:	f67f af5c 	bls.w	20003522 <_malloc_r+0x9e>
2000366a:	f1be 0f54 	cmp.w	lr, #84	; 0x54
2000366e:	bf9e      	ittt	ls
20003670:	ea4f 3e14 	movls.w	lr, r4, lsr #12
20003674:	f10e 0e6e 	addls.w	lr, lr, #110	; 0x6e
20003678:	ea4f 00ce 	movls.w	r0, lr, lsl #3
2000367c:	f67f af51 	bls.w	20003522 <_malloc_r+0x9e>
20003680:	f5be 7faa 	cmp.w	lr, #340	; 0x154
20003684:	bf9e      	ittt	ls
20003686:	ea4f 3ed4 	movls.w	lr, r4, lsr #15
2000368a:	f10e 0e77 	addls.w	lr, lr, #119	; 0x77
2000368e:	ea4f 00ce 	movls.w	r0, lr, lsl #3
20003692:	f67f af46 	bls.w	20003522 <_malloc_r+0x9e>
20003696:	f240 5354 	movw	r3, #1364	; 0x554
2000369a:	459e      	cmp	lr, r3
2000369c:	bf95      	itete	ls
2000369e:	ea4f 4e94 	movls.w	lr, r4, lsr #18
200036a2:	f44f 707c 	movhi.w	r0, #1008	; 0x3f0
200036a6:	f10e 0e7c 	addls.w	lr, lr, #124	; 0x7c
200036aa:	f04f 0e7e 	movhi.w	lr, #126	; 0x7e
200036ae:	bf98      	it	ls
200036b0:	ea4f 00ce 	movls.w	r0, lr, lsl #3
200036b4:	e735      	b.n	20003522 <_malloc_r+0x9e>
200036b6:	eb03 020c 	add.w	r2, r3, ip
200036ba:	f103 0508 	add.w	r5, r3, #8
200036be:	4630      	mov	r0, r6
200036c0:	6853      	ldr	r3, [r2, #4]
200036c2:	f043 0301 	orr.w	r3, r3, #1
200036c6:	6053      	str	r3, [r2, #4]
200036c8:	f000 fae2 	bl	20003c90 <__malloc_unlock>
200036cc:	e70e      	b.n	200034ec <_malloc_r+0x68>
200036ce:	f8d7 8008 	ldr.w	r8, [r7, #8]
200036d2:	f8d8 3004 	ldr.w	r3, [r8, #4]
200036d6:	f023 0903 	bic.w	r9, r3, #3
200036da:	ebc4 0209 	rsb	r2, r4, r9
200036de:	454c      	cmp	r4, r9
200036e0:	bf94      	ite	ls
200036e2:	2300      	movls	r3, #0
200036e4:	2301      	movhi	r3, #1
200036e6:	2a0f      	cmp	r2, #15
200036e8:	bfd8      	it	le
200036ea:	f043 0301 	orrle.w	r3, r3, #1
200036ee:	2b00      	cmp	r3, #0
200036f0:	f000 80a1 	beq.w	20003836 <_malloc_r+0x3b2>
200036f4:	f649 3bec 	movw	fp, #39916	; 0x9bec
200036f8:	f8d5 2408 	ldr.w	r2, [r5, #1032]	; 0x408
200036fc:	f2c2 0b00 	movt	fp, #8192	; 0x2000
20003700:	f8db 3000 	ldr.w	r3, [fp]
20003704:	3310      	adds	r3, #16
20003706:	191b      	adds	r3, r3, r4
20003708:	f1b2 3fff 	cmp.w	r2, #4294967295
2000370c:	d006      	beq.n	2000371c <_malloc_r+0x298>
2000370e:	f503 637e 	add.w	r3, r3, #4064	; 0xfe0
20003712:	331f      	adds	r3, #31
20003714:	f423 637e 	bic.w	r3, r3, #4064	; 0xfe0
20003718:	f023 031f 	bic.w	r3, r3, #31
2000371c:	4619      	mov	r1, r3
2000371e:	4630      	mov	r0, r6
20003720:	9301      	str	r3, [sp, #4]
20003722:	f000 fb2d 	bl	20003d80 <_sbrk_r>
20003726:	9b01      	ldr	r3, [sp, #4]
20003728:	f1b0 3fff 	cmp.w	r0, #4294967295
2000372c:	4682      	mov	sl, r0
2000372e:	f000 80f4 	beq.w	2000391a <_malloc_r+0x496>
20003732:	eb08 0109 	add.w	r1, r8, r9
20003736:	4281      	cmp	r1, r0
20003738:	f200 80ec 	bhi.w	20003914 <_malloc_r+0x490>
2000373c:	f8db 2004 	ldr.w	r2, [fp, #4]
20003740:	189a      	adds	r2, r3, r2
20003742:	4551      	cmp	r1, sl
20003744:	f8cb 2004 	str.w	r2, [fp, #4]
20003748:	f000 8145 	beq.w	200039d6 <_malloc_r+0x552>
2000374c:	f8d5 5408 	ldr.w	r5, [r5, #1032]	; 0x408
20003750:	f249 7080 	movw	r0, #38784	; 0x9780
20003754:	f2c2 0000 	movt	r0, #8192	; 0x2000
20003758:	f1b5 3fff 	cmp.w	r5, #4294967295
2000375c:	bf08      	it	eq
2000375e:	f8c0 a408 	streq.w	sl, [r0, #1032]	; 0x408
20003762:	d003      	beq.n	2000376c <_malloc_r+0x2e8>
20003764:	4452      	add	r2, sl
20003766:	1a51      	subs	r1, r2, r1
20003768:	f8cb 1004 	str.w	r1, [fp, #4]
2000376c:	f01a 0507 	ands.w	r5, sl, #7
20003770:	4630      	mov	r0, r6
20003772:	bf17      	itett	ne
20003774:	f1c5 0508 	rsbne	r5, r5, #8
20003778:	f44f 5580 	moveq.w	r5, #4096	; 0x1000
2000377c:	44aa      	addne	sl, r5
2000377e:	f505 5580 	addne.w	r5, r5, #4096	; 0x1000
20003782:	4453      	add	r3, sl
20003784:	051b      	lsls	r3, r3, #20
20003786:	0d1b      	lsrs	r3, r3, #20
20003788:	1aed      	subs	r5, r5, r3
2000378a:	4629      	mov	r1, r5
2000378c:	f000 faf8 	bl	20003d80 <_sbrk_r>
20003790:	f1b0 3fff 	cmp.w	r0, #4294967295
20003794:	f000 812c 	beq.w	200039f0 <_malloc_r+0x56c>
20003798:	ebca 0100 	rsb	r1, sl, r0
2000379c:	1949      	adds	r1, r1, r5
2000379e:	f041 0101 	orr.w	r1, r1, #1
200037a2:	f8db 2004 	ldr.w	r2, [fp, #4]
200037a6:	f649 33ec 	movw	r3, #39916	; 0x9bec
200037aa:	f8c7 a008 	str.w	sl, [r7, #8]
200037ae:	f2c2 0300 	movt	r3, #8192	; 0x2000
200037b2:	18aa      	adds	r2, r5, r2
200037b4:	45b8      	cmp	r8, r7
200037b6:	f8cb 2004 	str.w	r2, [fp, #4]
200037ba:	f8ca 1004 	str.w	r1, [sl, #4]
200037be:	d017      	beq.n	200037f0 <_malloc_r+0x36c>
200037c0:	f1b9 0f0f 	cmp.w	r9, #15
200037c4:	f240 80df 	bls.w	20003986 <_malloc_r+0x502>
200037c8:	f1a9 010c 	sub.w	r1, r9, #12
200037cc:	2505      	movs	r5, #5
200037ce:	f021 0107 	bic.w	r1, r1, #7
200037d2:	eb08 0001 	add.w	r0, r8, r1
200037d6:	290f      	cmp	r1, #15
200037d8:	6085      	str	r5, [r0, #8]
200037da:	6045      	str	r5, [r0, #4]
200037dc:	f8d8 0004 	ldr.w	r0, [r8, #4]
200037e0:	f000 0001 	and.w	r0, r0, #1
200037e4:	ea41 0000 	orr.w	r0, r1, r0
200037e8:	f8c8 0004 	str.w	r0, [r8, #4]
200037ec:	f200 80ac 	bhi.w	20003948 <_malloc_r+0x4c4>
200037f0:	46d0      	mov	r8, sl
200037f2:	f649 33ec 	movw	r3, #39916	; 0x9bec
200037f6:	f8db 102c 	ldr.w	r1, [fp, #44]	; 0x2c
200037fa:	f2c2 0300 	movt	r3, #8192	; 0x2000
200037fe:	428a      	cmp	r2, r1
20003800:	f8db 1030 	ldr.w	r1, [fp, #48]	; 0x30
20003804:	bf88      	it	hi
20003806:	62da      	strhi	r2, [r3, #44]	; 0x2c
20003808:	f649 33ec 	movw	r3, #39916	; 0x9bec
2000380c:	f2c2 0300 	movt	r3, #8192	; 0x2000
20003810:	428a      	cmp	r2, r1
20003812:	bf88      	it	hi
20003814:	631a      	strhi	r2, [r3, #48]	; 0x30
20003816:	e082      	b.n	2000391e <_malloc_r+0x49a>
20003818:	185c      	adds	r4, r3, r1
2000381a:	689a      	ldr	r2, [r3, #8]
2000381c:	68d9      	ldr	r1, [r3, #12]
2000381e:	4630      	mov	r0, r6
20003820:	6866      	ldr	r6, [r4, #4]
20003822:	f103 0508 	add.w	r5, r3, #8
20003826:	608a      	str	r2, [r1, #8]
20003828:	f046 0301 	orr.w	r3, r6, #1
2000382c:	60d1      	str	r1, [r2, #12]
2000382e:	6063      	str	r3, [r4, #4]
20003830:	f000 fa2e 	bl	20003c90 <__malloc_unlock>
20003834:	e65a      	b.n	200034ec <_malloc_r+0x68>
20003836:	eb08 0304 	add.w	r3, r8, r4
2000383a:	f042 0201 	orr.w	r2, r2, #1
2000383e:	f044 0401 	orr.w	r4, r4, #1
20003842:	4630      	mov	r0, r6
20003844:	f8c8 4004 	str.w	r4, [r8, #4]
20003848:	f108 0508 	add.w	r5, r8, #8
2000384c:	605a      	str	r2, [r3, #4]
2000384e:	60bb      	str	r3, [r7, #8]
20003850:	f000 fa1e 	bl	20003c90 <__malloc_unlock>
20003854:	e64a      	b.n	200034ec <_malloc_r+0x68>
20003856:	ea4f 225c 	mov.w	r2, ip, lsr #9
2000385a:	2a04      	cmp	r2, #4
2000385c:	d954      	bls.n	20003908 <_malloc_r+0x484>
2000385e:	2a14      	cmp	r2, #20
20003860:	f200 8089 	bhi.w	20003976 <_malloc_r+0x4f2>
20003864:	325b      	adds	r2, #91	; 0x5b
20003866:	ea4f 08c2 	mov.w	r8, r2, lsl #3
2000386a:	44a8      	add	r8, r5
2000386c:	f249 7780 	movw	r7, #38784	; 0x9780
20003870:	f2c2 0700 	movt	r7, #8192	; 0x2000
20003874:	f8d8 0008 	ldr.w	r0, [r8, #8]
20003878:	4540      	cmp	r0, r8
2000387a:	d103      	bne.n	20003884 <_malloc_r+0x400>
2000387c:	e06f      	b.n	2000395e <_malloc_r+0x4da>
2000387e:	6880      	ldr	r0, [r0, #8]
20003880:	4580      	cmp	r8, r0
20003882:	d004      	beq.n	2000388e <_malloc_r+0x40a>
20003884:	6842      	ldr	r2, [r0, #4]
20003886:	f022 0203 	bic.w	r2, r2, #3
2000388a:	4594      	cmp	ip, r2
2000388c:	d3f7      	bcc.n	2000387e <_malloc_r+0x3fa>
2000388e:	f8d0 c00c 	ldr.w	ip, [r0, #12]
20003892:	f8c3 c00c 	str.w	ip, [r3, #12]
20003896:	6098      	str	r0, [r3, #8]
20003898:	687a      	ldr	r2, [r7, #4]
2000389a:	60c3      	str	r3, [r0, #12]
2000389c:	f8cc 3008 	str.w	r3, [ip, #8]
200038a0:	e68a      	b.n	200035b8 <_malloc_r+0x134>
200038a2:	191f      	adds	r7, r3, r4
200038a4:	4630      	mov	r0, r6
200038a6:	f044 0401 	orr.w	r4, r4, #1
200038aa:	60cf      	str	r7, [r1, #12]
200038ac:	605c      	str	r4, [r3, #4]
200038ae:	f103 0508 	add.w	r5, r3, #8
200038b2:	50ba      	str	r2, [r7, r2]
200038b4:	f042 0201 	orr.w	r2, r2, #1
200038b8:	608f      	str	r7, [r1, #8]
200038ba:	607a      	str	r2, [r7, #4]
200038bc:	60b9      	str	r1, [r7, #8]
200038be:	60f9      	str	r1, [r7, #12]
200038c0:	f000 f9e6 	bl	20003c90 <__malloc_unlock>
200038c4:	e612      	b.n	200034ec <_malloc_r+0x68>
200038c6:	f10a 0a01 	add.w	sl, sl, #1
200038ca:	f01a 0f03 	tst.w	sl, #3
200038ce:	d05f      	beq.n	20003990 <_malloc_r+0x50c>
200038d0:	f103 0808 	add.w	r8, r3, #8
200038d4:	e689      	b.n	200035ea <_malloc_r+0x166>
200038d6:	f103 0208 	add.w	r2, r3, #8
200038da:	68d3      	ldr	r3, [r2, #12]
200038dc:	429a      	cmp	r2, r3
200038de:	bf08      	it	eq
200038e0:	f10e 0e02 	addeq.w	lr, lr, #2
200038e4:	f43f ae36 	beq.w	20003554 <_malloc_r+0xd0>
200038e8:	e5ef      	b.n	200034ca <_malloc_r+0x46>
200038ea:	461d      	mov	r5, r3
200038ec:	1819      	adds	r1, r3, r0
200038ee:	68da      	ldr	r2, [r3, #12]
200038f0:	4630      	mov	r0, r6
200038f2:	f855 3f08 	ldr.w	r3, [r5, #8]!
200038f6:	684c      	ldr	r4, [r1, #4]
200038f8:	6093      	str	r3, [r2, #8]
200038fa:	f044 0401 	orr.w	r4, r4, #1
200038fe:	60da      	str	r2, [r3, #12]
20003900:	604c      	str	r4, [r1, #4]
20003902:	f000 f9c5 	bl	20003c90 <__malloc_unlock>
20003906:	e5f1      	b.n	200034ec <_malloc_r+0x68>
20003908:	ea4f 129c 	mov.w	r2, ip, lsr #6
2000390c:	3238      	adds	r2, #56	; 0x38
2000390e:	ea4f 08c2 	mov.w	r8, r2, lsl #3
20003912:	e7aa      	b.n	2000386a <_malloc_r+0x3e6>
20003914:	45b8      	cmp	r8, r7
20003916:	f43f af11 	beq.w	2000373c <_malloc_r+0x2b8>
2000391a:	f8d7 8008 	ldr.w	r8, [r7, #8]
2000391e:	f8d8 2004 	ldr.w	r2, [r8, #4]
20003922:	f022 0203 	bic.w	r2, r2, #3
20003926:	4294      	cmp	r4, r2
20003928:	bf94      	ite	ls
2000392a:	2300      	movls	r3, #0
2000392c:	2301      	movhi	r3, #1
2000392e:	1b12      	subs	r2, r2, r4
20003930:	2a0f      	cmp	r2, #15
20003932:	bfd8      	it	le
20003934:	f043 0301 	orrle.w	r3, r3, #1
20003938:	2b00      	cmp	r3, #0
2000393a:	f43f af7c 	beq.w	20003836 <_malloc_r+0x3b2>
2000393e:	4630      	mov	r0, r6
20003940:	2500      	movs	r5, #0
20003942:	f000 f9a5 	bl	20003c90 <__malloc_unlock>
20003946:	e5d1      	b.n	200034ec <_malloc_r+0x68>
20003948:	f108 0108 	add.w	r1, r8, #8
2000394c:	4630      	mov	r0, r6
2000394e:	9301      	str	r3, [sp, #4]
20003950:	f003 f94e 	bl	20006bf0 <_free_r>
20003954:	9b01      	ldr	r3, [sp, #4]
20003956:	f8d7 8008 	ldr.w	r8, [r7, #8]
2000395a:	685a      	ldr	r2, [r3, #4]
2000395c:	e749      	b.n	200037f2 <_malloc_r+0x36e>
2000395e:	f04f 0a01 	mov.w	sl, #1
20003962:	f8d7 8004 	ldr.w	r8, [r7, #4]
20003966:	1092      	asrs	r2, r2, #2
20003968:	4684      	mov	ip, r0
2000396a:	fa0a f202 	lsl.w	r2, sl, r2
2000396e:	ea48 0202 	orr.w	r2, r8, r2
20003972:	607a      	str	r2, [r7, #4]
20003974:	e78d      	b.n	20003892 <_malloc_r+0x40e>
20003976:	2a54      	cmp	r2, #84	; 0x54
20003978:	d824      	bhi.n	200039c4 <_malloc_r+0x540>
2000397a:	ea4f 321c 	mov.w	r2, ip, lsr #12
2000397e:	326e      	adds	r2, #110	; 0x6e
20003980:	ea4f 08c2 	mov.w	r8, r2, lsl #3
20003984:	e771      	b.n	2000386a <_malloc_r+0x3e6>
20003986:	2301      	movs	r3, #1
20003988:	46d0      	mov	r8, sl
2000398a:	f8ca 3004 	str.w	r3, [sl, #4]
2000398e:	e7c6      	b.n	2000391e <_malloc_r+0x49a>
20003990:	464a      	mov	r2, r9
20003992:	f01e 0f03 	tst.w	lr, #3
20003996:	4613      	mov	r3, r2
20003998:	f10e 3eff 	add.w	lr, lr, #4294967295
2000399c:	d033      	beq.n	20003a06 <_malloc_r+0x582>
2000399e:	f853 2908 	ldr.w	r2, [r3], #-8
200039a2:	429a      	cmp	r2, r3
200039a4:	d0f5      	beq.n	20003992 <_malloc_r+0x50e>
200039a6:	687b      	ldr	r3, [r7, #4]
200039a8:	ea4f 0c4c 	mov.w	ip, ip, lsl #1
200039ac:	459c      	cmp	ip, r3
200039ae:	f63f ae8e 	bhi.w	200036ce <_malloc_r+0x24a>
200039b2:	f1bc 0f00 	cmp.w	ip, #0
200039b6:	f43f ae8a 	beq.w	200036ce <_malloc_r+0x24a>
200039ba:	ea1c 0f03 	tst.w	ip, r3
200039be:	d027      	beq.n	20003a10 <_malloc_r+0x58c>
200039c0:	46d6      	mov	lr, sl
200039c2:	e60e      	b.n	200035e2 <_malloc_r+0x15e>
200039c4:	f5b2 7faa 	cmp.w	r2, #340	; 0x154
200039c8:	d815      	bhi.n	200039f6 <_malloc_r+0x572>
200039ca:	ea4f 32dc 	mov.w	r2, ip, lsr #15
200039ce:	3277      	adds	r2, #119	; 0x77
200039d0:	ea4f 08c2 	mov.w	r8, r2, lsl #3
200039d4:	e749      	b.n	2000386a <_malloc_r+0x3e6>
200039d6:	0508      	lsls	r0, r1, #20
200039d8:	0d00      	lsrs	r0, r0, #20
200039da:	2800      	cmp	r0, #0
200039dc:	f47f aeb6 	bne.w	2000374c <_malloc_r+0x2c8>
200039e0:	f8d7 8008 	ldr.w	r8, [r7, #8]
200039e4:	444b      	add	r3, r9
200039e6:	f043 0301 	orr.w	r3, r3, #1
200039ea:	f8c8 3004 	str.w	r3, [r8, #4]
200039ee:	e700      	b.n	200037f2 <_malloc_r+0x36e>
200039f0:	2101      	movs	r1, #1
200039f2:	2500      	movs	r5, #0
200039f4:	e6d5      	b.n	200037a2 <_malloc_r+0x31e>
200039f6:	f240 5054 	movw	r0, #1364	; 0x554
200039fa:	4282      	cmp	r2, r0
200039fc:	d90d      	bls.n	20003a1a <_malloc_r+0x596>
200039fe:	f44f 787c 	mov.w	r8, #1008	; 0x3f0
20003a02:	227e      	movs	r2, #126	; 0x7e
20003a04:	e731      	b.n	2000386a <_malloc_r+0x3e6>
20003a06:	687b      	ldr	r3, [r7, #4]
20003a08:	ea23 030c 	bic.w	r3, r3, ip
20003a0c:	607b      	str	r3, [r7, #4]
20003a0e:	e7cb      	b.n	200039a8 <_malloc_r+0x524>
20003a10:	ea4f 0c4c 	mov.w	ip, ip, lsl #1
20003a14:	f10a 0a04 	add.w	sl, sl, #4
20003a18:	e7cf      	b.n	200039ba <_malloc_r+0x536>
20003a1a:	ea4f 429c 	mov.w	r2, ip, lsr #18
20003a1e:	327c      	adds	r2, #124	; 0x7c
20003a20:	ea4f 08c2 	mov.w	r8, r2, lsl #3
20003a24:	e721      	b.n	2000386a <_malloc_r+0x3e6>
20003a26:	bf00      	nop

20003a28 <memcpy>:
20003a28:	2a03      	cmp	r2, #3
20003a2a:	e92d 07f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl}
20003a2e:	d80b      	bhi.n	20003a48 <memcpy+0x20>
20003a30:	b13a      	cbz	r2, 20003a42 <memcpy+0x1a>
20003a32:	2300      	movs	r3, #0
20003a34:	f811 c003 	ldrb.w	ip, [r1, r3]
20003a38:	f800 c003 	strb.w	ip, [r0, r3]
20003a3c:	3301      	adds	r3, #1
20003a3e:	4293      	cmp	r3, r2
20003a40:	d1f8      	bne.n	20003a34 <memcpy+0xc>
20003a42:	e8bd 07f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl}
20003a46:	4770      	bx	lr
20003a48:	1882      	adds	r2, r0, r2
20003a4a:	460c      	mov	r4, r1
20003a4c:	4603      	mov	r3, r0
20003a4e:	e003      	b.n	20003a58 <memcpy+0x30>
20003a50:	f814 1c01 	ldrb.w	r1, [r4, #-1]
20003a54:	f803 1c01 	strb.w	r1, [r3, #-1]
20003a58:	f003 0603 	and.w	r6, r3, #3
20003a5c:	4619      	mov	r1, r3
20003a5e:	46a4      	mov	ip, r4
20003a60:	3301      	adds	r3, #1
20003a62:	3401      	adds	r4, #1
20003a64:	2e00      	cmp	r6, #0
20003a66:	d1f3      	bne.n	20003a50 <memcpy+0x28>
20003a68:	f01c 0403 	ands.w	r4, ip, #3
20003a6c:	4663      	mov	r3, ip
20003a6e:	bf08      	it	eq
20003a70:	ebc1 0c02 	rsbeq	ip, r1, r2
20003a74:	d068      	beq.n	20003b48 <memcpy+0x120>
20003a76:	4265      	negs	r5, r4
20003a78:	f1c4 0a04 	rsb	sl, r4, #4
20003a7c:	eb0c 0705 	add.w	r7, ip, r5
20003a80:	4633      	mov	r3, r6
20003a82:	ea4f 0aca 	mov.w	sl, sl, lsl #3
20003a86:	f85c 6005 	ldr.w	r6, [ip, r5]
20003a8a:	ea4f 08c4 	mov.w	r8, r4, lsl #3
20003a8e:	1a55      	subs	r5, r2, r1
20003a90:	e008      	b.n	20003aa4 <memcpy+0x7c>
20003a92:	f857 4f04 	ldr.w	r4, [r7, #4]!
20003a96:	4626      	mov	r6, r4
20003a98:	fa04 f40a 	lsl.w	r4, r4, sl
20003a9c:	ea49 0404 	orr.w	r4, r9, r4
20003aa0:	50cc      	str	r4, [r1, r3]
20003aa2:	3304      	adds	r3, #4
20003aa4:	185c      	adds	r4, r3, r1
20003aa6:	2d03      	cmp	r5, #3
20003aa8:	fa26 f908 	lsr.w	r9, r6, r8
20003aac:	f1a5 0504 	sub.w	r5, r5, #4
20003ab0:	eb0c 0603 	add.w	r6, ip, r3
20003ab4:	dced      	bgt.n	20003a92 <memcpy+0x6a>
20003ab6:	2300      	movs	r3, #0
20003ab8:	e002      	b.n	20003ac0 <memcpy+0x98>
20003aba:	5cf1      	ldrb	r1, [r6, r3]
20003abc:	54e1      	strb	r1, [r4, r3]
20003abe:	3301      	adds	r3, #1
20003ac0:	1919      	adds	r1, r3, r4
20003ac2:	4291      	cmp	r1, r2
20003ac4:	d3f9      	bcc.n	20003aba <memcpy+0x92>
20003ac6:	e7bc      	b.n	20003a42 <memcpy+0x1a>
20003ac8:	f853 4c40 	ldr.w	r4, [r3, #-64]
20003acc:	f841 4c40 	str.w	r4, [r1, #-64]
20003ad0:	f853 4c3c 	ldr.w	r4, [r3, #-60]
20003ad4:	f841 4c3c 	str.w	r4, [r1, #-60]
20003ad8:	f853 4c38 	ldr.w	r4, [r3, #-56]
20003adc:	f841 4c38 	str.w	r4, [r1, #-56]
20003ae0:	f853 4c34 	ldr.w	r4, [r3, #-52]
20003ae4:	f841 4c34 	str.w	r4, [r1, #-52]
20003ae8:	f853 4c30 	ldr.w	r4, [r3, #-48]
20003aec:	f841 4c30 	str.w	r4, [r1, #-48]
20003af0:	f853 4c2c 	ldr.w	r4, [r3, #-44]
20003af4:	f841 4c2c 	str.w	r4, [r1, #-44]
20003af8:	f853 4c28 	ldr.w	r4, [r3, #-40]
20003afc:	f841 4c28 	str.w	r4, [r1, #-40]
20003b00:	f853 4c24 	ldr.w	r4, [r3, #-36]
20003b04:	f841 4c24 	str.w	r4, [r1, #-36]
20003b08:	f853 4c20 	ldr.w	r4, [r3, #-32]
20003b0c:	f841 4c20 	str.w	r4, [r1, #-32]
20003b10:	f853 4c1c 	ldr.w	r4, [r3, #-28]
20003b14:	f841 4c1c 	str.w	r4, [r1, #-28]
20003b18:	f853 4c18 	ldr.w	r4, [r3, #-24]
20003b1c:	f841 4c18 	str.w	r4, [r1, #-24]
20003b20:	f853 4c14 	ldr.w	r4, [r3, #-20]
20003b24:	f841 4c14 	str.w	r4, [r1, #-20]
20003b28:	f853 4c10 	ldr.w	r4, [r3, #-16]
20003b2c:	f841 4c10 	str.w	r4, [r1, #-16]
20003b30:	f853 4c0c 	ldr.w	r4, [r3, #-12]
20003b34:	f841 4c0c 	str.w	r4, [r1, #-12]
20003b38:	f853 4c08 	ldr.w	r4, [r3, #-8]
20003b3c:	f841 4c08 	str.w	r4, [r1, #-8]
20003b40:	f853 4c04 	ldr.w	r4, [r3, #-4]
20003b44:	f841 4c04 	str.w	r4, [r1, #-4]
20003b48:	461c      	mov	r4, r3
20003b4a:	460d      	mov	r5, r1
20003b4c:	3340      	adds	r3, #64	; 0x40
20003b4e:	3140      	adds	r1, #64	; 0x40
20003b50:	f1bc 0f3f 	cmp.w	ip, #63	; 0x3f
20003b54:	f1ac 0c40 	sub.w	ip, ip, #64	; 0x40
20003b58:	dcb6      	bgt.n	20003ac8 <memcpy+0xa0>
20003b5a:	4621      	mov	r1, r4
20003b5c:	462b      	mov	r3, r5
20003b5e:	1b54      	subs	r4, r2, r5
20003b60:	e00f      	b.n	20003b82 <memcpy+0x15a>
20003b62:	f851 5c10 	ldr.w	r5, [r1, #-16]
20003b66:	f843 5c10 	str.w	r5, [r3, #-16]
20003b6a:	f851 5c0c 	ldr.w	r5, [r1, #-12]
20003b6e:	f843 5c0c 	str.w	r5, [r3, #-12]
20003b72:	f851 5c08 	ldr.w	r5, [r1, #-8]
20003b76:	f843 5c08 	str.w	r5, [r3, #-8]
20003b7a:	f851 5c04 	ldr.w	r5, [r1, #-4]
20003b7e:	f843 5c04 	str.w	r5, [r3, #-4]
20003b82:	2c0f      	cmp	r4, #15
20003b84:	460d      	mov	r5, r1
20003b86:	469c      	mov	ip, r3
20003b88:	f101 0110 	add.w	r1, r1, #16
20003b8c:	f103 0310 	add.w	r3, r3, #16
20003b90:	f1a4 0410 	sub.w	r4, r4, #16
20003b94:	dce5      	bgt.n	20003b62 <memcpy+0x13a>
20003b96:	ebcc 0102 	rsb	r1, ip, r2
20003b9a:	2300      	movs	r3, #0
20003b9c:	e003      	b.n	20003ba6 <memcpy+0x17e>
20003b9e:	58ec      	ldr	r4, [r5, r3]
20003ba0:	f84c 4003 	str.w	r4, [ip, r3]
20003ba4:	3304      	adds	r3, #4
20003ba6:	195e      	adds	r6, r3, r5
20003ba8:	2903      	cmp	r1, #3
20003baa:	eb03 040c 	add.w	r4, r3, ip
20003bae:	f1a1 0104 	sub.w	r1, r1, #4
20003bb2:	dcf4      	bgt.n	20003b9e <memcpy+0x176>
20003bb4:	e77f      	b.n	20003ab6 <memcpy+0x8e>
20003bb6:	bf00      	nop

20003bb8 <memset>:
20003bb8:	2a03      	cmp	r2, #3
20003bba:	b2c9      	uxtb	r1, r1
20003bbc:	b430      	push	{r4, r5}
20003bbe:	d807      	bhi.n	20003bd0 <memset+0x18>
20003bc0:	b122      	cbz	r2, 20003bcc <memset+0x14>
20003bc2:	2300      	movs	r3, #0
20003bc4:	54c1      	strb	r1, [r0, r3]
20003bc6:	3301      	adds	r3, #1
20003bc8:	4293      	cmp	r3, r2
20003bca:	d1fb      	bne.n	20003bc4 <memset+0xc>
20003bcc:	bc30      	pop	{r4, r5}
20003bce:	4770      	bx	lr
20003bd0:	eb00 0c02 	add.w	ip, r0, r2
20003bd4:	4603      	mov	r3, r0
20003bd6:	e001      	b.n	20003bdc <memset+0x24>
20003bd8:	f803 1c01 	strb.w	r1, [r3, #-1]
20003bdc:	f003 0403 	and.w	r4, r3, #3
20003be0:	461a      	mov	r2, r3
20003be2:	3301      	adds	r3, #1
20003be4:	2c00      	cmp	r4, #0
20003be6:	d1f7      	bne.n	20003bd8 <memset+0x20>
20003be8:	f04f 3301 	mov.w	r3, #16843009	; 0x1010101
20003bec:	ebc2 040c 	rsb	r4, r2, ip
20003bf0:	fb03 f301 	mul.w	r3, r3, r1
20003bf4:	e01f      	b.n	20003c36 <memset+0x7e>
20003bf6:	f842 3c40 	str.w	r3, [r2, #-64]
20003bfa:	f842 3c3c 	str.w	r3, [r2, #-60]
20003bfe:	f842 3c38 	str.w	r3, [r2, #-56]
20003c02:	f842 3c34 	str.w	r3, [r2, #-52]
20003c06:	f842 3c30 	str.w	r3, [r2, #-48]
20003c0a:	f842 3c2c 	str.w	r3, [r2, #-44]
20003c0e:	f842 3c28 	str.w	r3, [r2, #-40]
20003c12:	f842 3c24 	str.w	r3, [r2, #-36]
20003c16:	f842 3c20 	str.w	r3, [r2, #-32]
20003c1a:	f842 3c1c 	str.w	r3, [r2, #-28]
20003c1e:	f842 3c18 	str.w	r3, [r2, #-24]
20003c22:	f842 3c14 	str.w	r3, [r2, #-20]
20003c26:	f842 3c10 	str.w	r3, [r2, #-16]
20003c2a:	f842 3c0c 	str.w	r3, [r2, #-12]
20003c2e:	f842 3c08 	str.w	r3, [r2, #-8]
20003c32:	f842 3c04 	str.w	r3, [r2, #-4]
20003c36:	4615      	mov	r5, r2
20003c38:	3240      	adds	r2, #64	; 0x40
20003c3a:	2c3f      	cmp	r4, #63	; 0x3f
20003c3c:	f1a4 0440 	sub.w	r4, r4, #64	; 0x40
20003c40:	dcd9      	bgt.n	20003bf6 <memset+0x3e>
20003c42:	462a      	mov	r2, r5
20003c44:	ebc5 040c 	rsb	r4, r5, ip
20003c48:	e007      	b.n	20003c5a <memset+0xa2>
20003c4a:	f842 3c10 	str.w	r3, [r2, #-16]
20003c4e:	f842 3c0c 	str.w	r3, [r2, #-12]
20003c52:	f842 3c08 	str.w	r3, [r2, #-8]
20003c56:	f842 3c04 	str.w	r3, [r2, #-4]
20003c5a:	4615      	mov	r5, r2
20003c5c:	3210      	adds	r2, #16
20003c5e:	2c0f      	cmp	r4, #15
20003c60:	f1a4 0410 	sub.w	r4, r4, #16
20003c64:	dcf1      	bgt.n	20003c4a <memset+0x92>
20003c66:	462a      	mov	r2, r5
20003c68:	ebc5 050c 	rsb	r5, r5, ip
20003c6c:	e001      	b.n	20003c72 <memset+0xba>
20003c6e:	f842 3c04 	str.w	r3, [r2, #-4]
20003c72:	4614      	mov	r4, r2
20003c74:	3204      	adds	r2, #4
20003c76:	2d03      	cmp	r5, #3
20003c78:	f1a5 0504 	sub.w	r5, r5, #4
20003c7c:	dcf7      	bgt.n	20003c6e <memset+0xb6>
20003c7e:	e001      	b.n	20003c84 <memset+0xcc>
20003c80:	f804 1b01 	strb.w	r1, [r4], #1
20003c84:	4564      	cmp	r4, ip
20003c86:	d3fb      	bcc.n	20003c80 <memset+0xc8>
20003c88:	e7a0      	b.n	20003bcc <memset+0x14>
20003c8a:	bf00      	nop

20003c8c <__malloc_lock>:
20003c8c:	4770      	bx	lr
20003c8e:	bf00      	nop

20003c90 <__malloc_unlock>:
20003c90:	4770      	bx	lr
20003c92:	bf00      	nop

20003c94 <printf>:
20003c94:	b40f      	push	{r0, r1, r2, r3}
20003c96:	f249 638c 	movw	r3, #38540	; 0x968c
20003c9a:	f2c2 0300 	movt	r3, #8192	; 0x2000
20003c9e:	b510      	push	{r4, lr}
20003ca0:	681c      	ldr	r4, [r3, #0]
20003ca2:	b082      	sub	sp, #8
20003ca4:	b124      	cbz	r4, 20003cb0 <printf+0x1c>
20003ca6:	69a3      	ldr	r3, [r4, #24]
20003ca8:	b913      	cbnz	r3, 20003cb0 <printf+0x1c>
20003caa:	4620      	mov	r0, r4
20003cac:	f002 ff1c 	bl	20006ae8 <__sinit>
20003cb0:	4620      	mov	r0, r4
20003cb2:	ac05      	add	r4, sp, #20
20003cb4:	9a04      	ldr	r2, [sp, #16]
20003cb6:	4623      	mov	r3, r4
20003cb8:	6881      	ldr	r1, [r0, #8]
20003cba:	9401      	str	r4, [sp, #4]
20003cbc:	f000 f8b2 	bl	20003e24 <_vfprintf_r>
20003cc0:	b002      	add	sp, #8
20003cc2:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
20003cc6:	b004      	add	sp, #16
20003cc8:	4770      	bx	lr
20003cca:	bf00      	nop

20003ccc <_printf_r>:
20003ccc:	b40e      	push	{r1, r2, r3}
20003cce:	b510      	push	{r4, lr}
20003cd0:	4604      	mov	r4, r0
20003cd2:	b083      	sub	sp, #12
20003cd4:	b118      	cbz	r0, 20003cde <_printf_r+0x12>
20003cd6:	6983      	ldr	r3, [r0, #24]
20003cd8:	b90b      	cbnz	r3, 20003cde <_printf_r+0x12>
20003cda:	f002 ff05 	bl	20006ae8 <__sinit>
20003cde:	4620      	mov	r0, r4
20003ce0:	ac06      	add	r4, sp, #24
20003ce2:	9a05      	ldr	r2, [sp, #20]
20003ce4:	4623      	mov	r3, r4
20003ce6:	6881      	ldr	r1, [r0, #8]
20003ce8:	9401      	str	r4, [sp, #4]
20003cea:	f000 f89b 	bl	20003e24 <_vfprintf_r>
20003cee:	b003      	add	sp, #12
20003cf0:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
20003cf4:	b003      	add	sp, #12
20003cf6:	4770      	bx	lr

20003cf8 <_puts_r>:
20003cf8:	b530      	push	{r4, r5, lr}
20003cfa:	4604      	mov	r4, r0
20003cfc:	b089      	sub	sp, #36	; 0x24
20003cfe:	4608      	mov	r0, r1
20003d00:	460d      	mov	r5, r1
20003d02:	f000 f851 	bl	20003da8 <strlen>
20003d06:	f249 33f0 	movw	r3, #37872	; 0x93f0
20003d0a:	9501      	str	r5, [sp, #4]
20003d0c:	f2c2 0300 	movt	r3, #8192	; 0x2000
20003d10:	9303      	str	r3, [sp, #12]
20003d12:	9002      	str	r0, [sp, #8]
20003d14:	1c43      	adds	r3, r0, #1
20003d16:	9307      	str	r3, [sp, #28]
20003d18:	2301      	movs	r3, #1
20003d1a:	9304      	str	r3, [sp, #16]
20003d1c:	ab01      	add	r3, sp, #4
20003d1e:	9305      	str	r3, [sp, #20]
20003d20:	2302      	movs	r3, #2
20003d22:	9306      	str	r3, [sp, #24]
20003d24:	b10c      	cbz	r4, 20003d2a <_puts_r+0x32>
20003d26:	69a3      	ldr	r3, [r4, #24]
20003d28:	b1eb      	cbz	r3, 20003d66 <_puts_r+0x6e>
20003d2a:	f249 638c 	movw	r3, #38540	; 0x968c
20003d2e:	4620      	mov	r0, r4
20003d30:	f2c2 0300 	movt	r3, #8192	; 0x2000
20003d34:	681b      	ldr	r3, [r3, #0]
20003d36:	689b      	ldr	r3, [r3, #8]
20003d38:	899a      	ldrh	r2, [r3, #12]
20003d3a:	f412 5f00 	tst.w	r2, #8192	; 0x2000
20003d3e:	bf01      	itttt	eq
20003d40:	f442 5200 	orreq.w	r2, r2, #8192	; 0x2000
20003d44:	819a      	strheq	r2, [r3, #12]
20003d46:	6e59      	ldreq	r1, [r3, #100]	; 0x64
20003d48:	f421 5200 	biceq.w	r2, r1, #8192	; 0x2000
20003d4c:	68a1      	ldr	r1, [r4, #8]
20003d4e:	bf08      	it	eq
20003d50:	665a      	streq	r2, [r3, #100]	; 0x64
20003d52:	aa05      	add	r2, sp, #20
20003d54:	f003 f82c 	bl	20006db0 <__sfvwrite_r>
20003d58:	2800      	cmp	r0, #0
20003d5a:	bf14      	ite	ne
20003d5c:	f04f 30ff 	movne.w	r0, #4294967295
20003d60:	200a      	moveq	r0, #10
20003d62:	b009      	add	sp, #36	; 0x24
20003d64:	bd30      	pop	{r4, r5, pc}
20003d66:	4620      	mov	r0, r4
20003d68:	f002 febe 	bl	20006ae8 <__sinit>
20003d6c:	e7dd      	b.n	20003d2a <_puts_r+0x32>
20003d6e:	bf00      	nop

20003d70 <puts>:
20003d70:	f249 638c 	movw	r3, #38540	; 0x968c
20003d74:	4601      	mov	r1, r0
20003d76:	f2c2 0300 	movt	r3, #8192	; 0x2000
20003d7a:	6818      	ldr	r0, [r3, #0]
20003d7c:	e7bc      	b.n	20003cf8 <_puts_r>
20003d7e:	bf00      	nop

20003d80 <_sbrk_r>:
20003d80:	b538      	push	{r3, r4, r5, lr}
20003d82:	f649 5480 	movw	r4, #40320	; 0x9d80
20003d86:	f2c2 0400 	movt	r4, #8192	; 0x2000
20003d8a:	4605      	mov	r5, r0
20003d8c:	4608      	mov	r0, r1
20003d8e:	2300      	movs	r3, #0
20003d90:	6023      	str	r3, [r4, #0]
20003d92:	f7fd fa41 	bl	20001218 <_sbrk>
20003d96:	f1b0 3fff 	cmp.w	r0, #4294967295
20003d9a:	d000      	beq.n	20003d9e <_sbrk_r+0x1e>
20003d9c:	bd38      	pop	{r3, r4, r5, pc}
20003d9e:	6823      	ldr	r3, [r4, #0]
20003da0:	2b00      	cmp	r3, #0
20003da2:	d0fb      	beq.n	20003d9c <_sbrk_r+0x1c>
20003da4:	602b      	str	r3, [r5, #0]
20003da6:	bd38      	pop	{r3, r4, r5, pc}

20003da8 <strlen>:
20003da8:	f020 0103 	bic.w	r1, r0, #3
20003dac:	f010 0003 	ands.w	r0, r0, #3
20003db0:	f1c0 0000 	rsb	r0, r0, #0
20003db4:	f851 3b04 	ldr.w	r3, [r1], #4
20003db8:	f100 0c04 	add.w	ip, r0, #4
20003dbc:	ea4f 0ccc 	mov.w	ip, ip, lsl #3
20003dc0:	f06f 0200 	mvn.w	r2, #0
20003dc4:	bf1c      	itt	ne
20003dc6:	fa22 f20c 	lsrne.w	r2, r2, ip
20003dca:	4313      	orrne	r3, r2
20003dcc:	f04f 0c01 	mov.w	ip, #1
20003dd0:	ea4c 2c0c 	orr.w	ip, ip, ip, lsl #8
20003dd4:	ea4c 4c0c 	orr.w	ip, ip, ip, lsl #16
20003dd8:	eba3 020c 	sub.w	r2, r3, ip
20003ddc:	ea22 0203 	bic.w	r2, r2, r3
20003de0:	ea12 12cc 	ands.w	r2, r2, ip, lsl #7
20003de4:	bf04      	itt	eq
20003de6:	f851 3b04 	ldreq.w	r3, [r1], #4
20003dea:	3004      	addeq	r0, #4
20003dec:	d0f4      	beq.n	20003dd8 <strlen+0x30>
20003dee:	f013 0fff 	tst.w	r3, #255	; 0xff
20003df2:	bf1f      	itttt	ne
20003df4:	3001      	addne	r0, #1
20003df6:	f413 4f7f 	tstne.w	r3, #65280	; 0xff00
20003dfa:	3001      	addne	r0, #1
20003dfc:	f413 0f7f 	tstne.w	r3, #16711680	; 0xff0000
20003e00:	bf18      	it	ne
20003e02:	3001      	addne	r0, #1
20003e04:	4770      	bx	lr
20003e06:	bf00      	nop

20003e08 <__sprint_r>:
20003e08:	6893      	ldr	r3, [r2, #8]
20003e0a:	b510      	push	{r4, lr}
20003e0c:	4614      	mov	r4, r2
20003e0e:	b913      	cbnz	r3, 20003e16 <__sprint_r+0xe>
20003e10:	6053      	str	r3, [r2, #4]
20003e12:	4618      	mov	r0, r3
20003e14:	bd10      	pop	{r4, pc}
20003e16:	f002 ffcb 	bl	20006db0 <__sfvwrite_r>
20003e1a:	2300      	movs	r3, #0
20003e1c:	6063      	str	r3, [r4, #4]
20003e1e:	60a3      	str	r3, [r4, #8]
20003e20:	bd10      	pop	{r4, pc}
20003e22:	bf00      	nop

20003e24 <_vfprintf_r>:
20003e24:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
20003e28:	f5ad 6dae 	sub.w	sp, sp, #1392	; 0x570
20003e2c:	b083      	sub	sp, #12
20003e2e:	460e      	mov	r6, r1
20003e30:	4615      	mov	r5, r2
20003e32:	469a      	mov	sl, r3
20003e34:	4681      	mov	r9, r0
20003e36:	f003 f9ab 	bl	20007190 <_localeconv_r>
20003e3a:	6800      	ldr	r0, [r0, #0]
20003e3c:	901d      	str	r0, [sp, #116]	; 0x74
20003e3e:	f1b9 0f00 	cmp.w	r9, #0
20003e42:	d004      	beq.n	20003e4e <_vfprintf_r+0x2a>
20003e44:	f8d9 3018 	ldr.w	r3, [r9, #24]
20003e48:	2b00      	cmp	r3, #0
20003e4a:	f000 815a 	beq.w	20004102 <_vfprintf_r+0x2de>
20003e4e:	f249 4368 	movw	r3, #37992	; 0x9468
20003e52:	f2c2 0300 	movt	r3, #8192	; 0x2000
20003e56:	429e      	cmp	r6, r3
20003e58:	bf08      	it	eq
20003e5a:	f8d9 6004 	ldreq.w	r6, [r9, #4]
20003e5e:	d010      	beq.n	20003e82 <_vfprintf_r+0x5e>
20003e60:	f249 4388 	movw	r3, #38024	; 0x9488
20003e64:	f2c2 0300 	movt	r3, #8192	; 0x2000
20003e68:	429e      	cmp	r6, r3
20003e6a:	bf08      	it	eq
20003e6c:	f8d9 6008 	ldreq.w	r6, [r9, #8]
20003e70:	d007      	beq.n	20003e82 <_vfprintf_r+0x5e>
20003e72:	f249 43a8 	movw	r3, #38056	; 0x94a8
20003e76:	f2c2 0300 	movt	r3, #8192	; 0x2000
20003e7a:	429e      	cmp	r6, r3
20003e7c:	bf08      	it	eq
20003e7e:	f8d9 600c 	ldreq.w	r6, [r9, #12]
20003e82:	f8b6 c00c 	ldrh.w	ip, [r6, #12]
20003e86:	fa1f f38c 	uxth.w	r3, ip
20003e8a:	f413 5f00 	tst.w	r3, #8192	; 0x2000
20003e8e:	d109      	bne.n	20003ea4 <_vfprintf_r+0x80>
20003e90:	f44c 5c00 	orr.w	ip, ip, #8192	; 0x2000
20003e94:	6e72      	ldr	r2, [r6, #100]	; 0x64
20003e96:	f8a6 c00c 	strh.w	ip, [r6, #12]
20003e9a:	fa1f f38c 	uxth.w	r3, ip
20003e9e:	f422 5200 	bic.w	r2, r2, #8192	; 0x2000
20003ea2:	6672      	str	r2, [r6, #100]	; 0x64
20003ea4:	f013 0f08 	tst.w	r3, #8
20003ea8:	f001 8301 	beq.w	200054ae <_vfprintf_r+0x168a>
20003eac:	6932      	ldr	r2, [r6, #16]
20003eae:	2a00      	cmp	r2, #0
20003eb0:	f001 82fd 	beq.w	200054ae <_vfprintf_r+0x168a>
20003eb4:	f003 031a 	and.w	r3, r3, #26
20003eb8:	2b0a      	cmp	r3, #10
20003eba:	f000 80e0 	beq.w	2000407e <_vfprintf_r+0x25a>
20003ebe:	2200      	movs	r2, #0
20003ec0:	9212      	str	r2, [sp, #72]	; 0x48
20003ec2:	921a      	str	r2, [sp, #104]	; 0x68
20003ec4:	2300      	movs	r3, #0
20003ec6:	921c      	str	r2, [sp, #112]	; 0x70
20003ec8:	f50d 649c 	add.w	r4, sp, #1248	; 0x4e0
20003ecc:	9211      	str	r2, [sp, #68]	; 0x44
20003ece:	3404      	adds	r4, #4
20003ed0:	9219      	str	r2, [sp, #100]	; 0x64
20003ed2:	f50d 62a4 	add.w	r2, sp, #1312	; 0x520
20003ed6:	931b      	str	r3, [sp, #108]	; 0x6c
20003ed8:	3204      	adds	r2, #4
20003eda:	f50d 6390 	add.w	r3, sp, #1152	; 0x480
20003ede:	3228      	adds	r2, #40	; 0x28
20003ee0:	3303      	adds	r3, #3
20003ee2:	9218      	str	r2, [sp, #96]	; 0x60
20003ee4:	9307      	str	r3, [sp, #28]
20003ee6:	2300      	movs	r3, #0
20003ee8:	f8cd 454c 	str.w	r4, [sp, #1356]	; 0x54c
20003eec:	f8cd 3550 	str.w	r3, [sp, #1360]	; 0x550
20003ef0:	f8cd 3554 	str.w	r3, [sp, #1364]	; 0x554
20003ef4:	782b      	ldrb	r3, [r5, #0]
20003ef6:	1e1a      	subs	r2, r3, #0
20003ef8:	bf18      	it	ne
20003efa:	2201      	movne	r2, #1
20003efc:	2b25      	cmp	r3, #37	; 0x25
20003efe:	bf0c      	ite	eq
20003f00:	2200      	moveq	r2, #0
20003f02:	f002 0201 	andne.w	r2, r2, #1
20003f06:	b332      	cbz	r2, 20003f56 <_vfprintf_r+0x132>
20003f08:	462f      	mov	r7, r5
20003f0a:	f817 3f01 	ldrb.w	r3, [r7, #1]!
20003f0e:	1e1a      	subs	r2, r3, #0
20003f10:	bf18      	it	ne
20003f12:	2201      	movne	r2, #1
20003f14:	2b25      	cmp	r3, #37	; 0x25
20003f16:	bf0c      	ite	eq
20003f18:	2200      	moveq	r2, #0
20003f1a:	f002 0201 	andne.w	r2, r2, #1
20003f1e:	2a00      	cmp	r2, #0
20003f20:	d1f3      	bne.n	20003f0a <_vfprintf_r+0xe6>
20003f22:	ebb7 0805 	subs.w	r8, r7, r5
20003f26:	bf08      	it	eq
20003f28:	463d      	moveq	r5, r7
20003f2a:	d014      	beq.n	20003f56 <_vfprintf_r+0x132>
20003f2c:	f8c4 8004 	str.w	r8, [r4, #4]
20003f30:	f8dd 3550 	ldr.w	r3, [sp, #1360]	; 0x550
20003f34:	f8dd 2554 	ldr.w	r2, [sp, #1364]	; 0x554
20003f38:	3301      	adds	r3, #1
20003f3a:	6025      	str	r5, [r4, #0]
20003f3c:	2b07      	cmp	r3, #7
20003f3e:	4442      	add	r2, r8
20003f40:	f8cd 3550 	str.w	r3, [sp, #1360]	; 0x550
20003f44:	f8cd 2554 	str.w	r2, [sp, #1364]	; 0x554
20003f48:	dc78      	bgt.n	2000403c <_vfprintf_r+0x218>
20003f4a:	3408      	adds	r4, #8
20003f4c:	9811      	ldr	r0, [sp, #68]	; 0x44
20003f4e:	463d      	mov	r5, r7
20003f50:	4440      	add	r0, r8
20003f52:	9011      	str	r0, [sp, #68]	; 0x44
20003f54:	783b      	ldrb	r3, [r7, #0]
20003f56:	2b00      	cmp	r3, #0
20003f58:	d07c      	beq.n	20004054 <_vfprintf_r+0x230>
20003f5a:	1c6b      	adds	r3, r5, #1
20003f5c:	f04f 37ff 	mov.w	r7, #4294967295
20003f60:	202b      	movs	r0, #43	; 0x2b
20003f62:	f04f 0c20 	mov.w	ip, #32
20003f66:	2100      	movs	r1, #0
20003f68:	f04f 0200 	mov.w	r2, #0
20003f6c:	910f      	str	r1, [sp, #60]	; 0x3c
20003f6e:	f88d 2577 	strb.w	r2, [sp, #1399]	; 0x577
20003f72:	f8cd a02c 	str.w	sl, [sp, #44]	; 0x2c
20003f76:	786a      	ldrb	r2, [r5, #1]
20003f78:	910a      	str	r1, [sp, #40]	; 0x28
20003f7a:	1c5d      	adds	r5, r3, #1
20003f7c:	f1a2 0320 	sub.w	r3, r2, #32
20003f80:	2b58      	cmp	r3, #88	; 0x58
20003f82:	f200 8286 	bhi.w	20004492 <_vfprintf_r+0x66e>
20003f86:	e8df f013 	tbh	[pc, r3, lsl #1]
20003f8a:	0298      	.short	0x0298
20003f8c:	02840284 	.word	0x02840284
20003f90:	028402a4 	.word	0x028402a4
20003f94:	02840284 	.word	0x02840284
20003f98:	02840284 	.word	0x02840284
20003f9c:	02ad0284 	.word	0x02ad0284
20003fa0:	028402ba 	.word	0x028402ba
20003fa4:	02ca02c1 	.word	0x02ca02c1
20003fa8:	02e70284 	.word	0x02e70284
20003fac:	02f002f0 	.word	0x02f002f0
20003fb0:	02f002f0 	.word	0x02f002f0
20003fb4:	02f002f0 	.word	0x02f002f0
20003fb8:	02f002f0 	.word	0x02f002f0
20003fbc:	028402f0 	.word	0x028402f0
20003fc0:	02840284 	.word	0x02840284
20003fc4:	02840284 	.word	0x02840284
20003fc8:	02840284 	.word	0x02840284
20003fcc:	02840284 	.word	0x02840284
20003fd0:	03040284 	.word	0x03040284
20003fd4:	02840326 	.word	0x02840326
20003fd8:	02840326 	.word	0x02840326
20003fdc:	02840284 	.word	0x02840284
20003fe0:	036a0284 	.word	0x036a0284
20003fe4:	02840284 	.word	0x02840284
20003fe8:	02840481 	.word	0x02840481
20003fec:	02840284 	.word	0x02840284
20003ff0:	02840284 	.word	0x02840284
20003ff4:	02840414 	.word	0x02840414
20003ff8:	042f0284 	.word	0x042f0284
20003ffc:	02840284 	.word	0x02840284
20004000:	02840284 	.word	0x02840284
20004004:	02840284 	.word	0x02840284
20004008:	02840284 	.word	0x02840284
2000400c:	02840284 	.word	0x02840284
20004010:	0465044f 	.word	0x0465044f
20004014:	03260326 	.word	0x03260326
20004018:	03730326 	.word	0x03730326
2000401c:	02840465 	.word	0x02840465
20004020:	03790284 	.word	0x03790284
20004024:	03850284 	.word	0x03850284
20004028:	03ad0396 	.word	0x03ad0396
2000402c:	0284040a 	.word	0x0284040a
20004030:	028403cc 	.word	0x028403cc
20004034:	028403f4 	.word	0x028403f4
20004038:	00c00284 	.word	0x00c00284
2000403c:	f50d 62a8 	add.w	r2, sp, #1344	; 0x540
20004040:	4648      	mov	r0, r9
20004042:	4631      	mov	r1, r6
20004044:	320c      	adds	r2, #12
20004046:	f7ff fedf 	bl	20003e08 <__sprint_r>
2000404a:	b958      	cbnz	r0, 20004064 <_vfprintf_r+0x240>
2000404c:	f50d 649c 	add.w	r4, sp, #1248	; 0x4e0
20004050:	3404      	adds	r4, #4
20004052:	e77b      	b.n	20003f4c <_vfprintf_r+0x128>
20004054:	f8dd 3554 	ldr.w	r3, [sp, #1364]	; 0x554
20004058:	2b00      	cmp	r3, #0
2000405a:	f041 8192 	bne.w	20005382 <_vfprintf_r+0x155e>
2000405e:	2300      	movs	r3, #0
20004060:	f8cd 3550 	str.w	r3, [sp, #1360]	; 0x550
20004064:	89b3      	ldrh	r3, [r6, #12]
20004066:	f013 0f40 	tst.w	r3, #64	; 0x40
2000406a:	d002      	beq.n	20004072 <_vfprintf_r+0x24e>
2000406c:	f04f 30ff 	mov.w	r0, #4294967295
20004070:	9011      	str	r0, [sp, #68]	; 0x44
20004072:	9811      	ldr	r0, [sp, #68]	; 0x44
20004074:	b05f      	add	sp, #380	; 0x17c
20004076:	f50d 6d80 	add.w	sp, sp, #1024	; 0x400
2000407a:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
2000407e:	f9b6 300e 	ldrsh.w	r3, [r6, #14]
20004082:	2b00      	cmp	r3, #0
20004084:	f6ff af1b 	blt.w	20003ebe <_vfprintf_r+0x9a>
20004088:	6a37      	ldr	r7, [r6, #32]
2000408a:	f02c 0c02 	bic.w	ip, ip, #2
2000408e:	f8d6 e028 	ldr.w	lr, [r6, #40]	; 0x28
20004092:	f50d 648e 	add.w	r4, sp, #1136	; 0x470
20004096:	f8ad c488 	strh.w	ip, [sp, #1160]	; 0x488
2000409a:	340c      	adds	r4, #12
2000409c:	f8b6 c00e 	ldrh.w	ip, [r6, #14]
200040a0:	462a      	mov	r2, r5
200040a2:	4653      	mov	r3, sl
200040a4:	4648      	mov	r0, r9
200040a6:	4621      	mov	r1, r4
200040a8:	ad1f      	add	r5, sp, #124	; 0x7c
200040aa:	f8cd 749c 	str.w	r7, [sp, #1180]	; 0x49c
200040ae:	2700      	movs	r7, #0
200040b0:	f8cd 548c 	str.w	r5, [sp, #1164]	; 0x48c
200040b4:	f8cd 547c 	str.w	r5, [sp, #1148]	; 0x47c
200040b8:	f44f 6580 	mov.w	r5, #1024	; 0x400
200040bc:	f8cd e4a4 	str.w	lr, [sp, #1188]	; 0x4a4
200040c0:	f8ad c48a 	strh.w	ip, [sp, #1162]	; 0x48a
200040c4:	f8cd 5490 	str.w	r5, [sp, #1168]	; 0x490
200040c8:	f8cd 7494 	str.w	r7, [sp, #1172]	; 0x494
200040cc:	f8cd 5484 	str.w	r5, [sp, #1156]	; 0x484
200040d0:	f7ff fea8 	bl	20003e24 <_vfprintf_r>
200040d4:	2800      	cmp	r0, #0
200040d6:	9011      	str	r0, [sp, #68]	; 0x44
200040d8:	db09      	blt.n	200040ee <_vfprintf_r+0x2ca>
200040da:	4621      	mov	r1, r4
200040dc:	4648      	mov	r0, r9
200040de:	f002 fb93 	bl	20006808 <_fflush_r>
200040e2:	9911      	ldr	r1, [sp, #68]	; 0x44
200040e4:	42b8      	cmp	r0, r7
200040e6:	bf18      	it	ne
200040e8:	f04f 31ff 	movne.w	r1, #4294967295
200040ec:	9111      	str	r1, [sp, #68]	; 0x44
200040ee:	f8bd 3488 	ldrh.w	r3, [sp, #1160]	; 0x488
200040f2:	f013 0f40 	tst.w	r3, #64	; 0x40
200040f6:	d0bc      	beq.n	20004072 <_vfprintf_r+0x24e>
200040f8:	89b3      	ldrh	r3, [r6, #12]
200040fa:	f043 0340 	orr.w	r3, r3, #64	; 0x40
200040fe:	81b3      	strh	r3, [r6, #12]
20004100:	e7b7      	b.n	20004072 <_vfprintf_r+0x24e>
20004102:	4648      	mov	r0, r9
20004104:	f002 fcf0 	bl	20006ae8 <__sinit>
20004108:	e6a1      	b.n	20003e4e <_vfprintf_r+0x2a>
2000410a:	980a      	ldr	r0, [sp, #40]	; 0x28
2000410c:	f249 4c38 	movw	ip, #37944	; 0x9438
20004110:	f2c2 0c00 	movt	ip, #8192	; 0x2000
20004114:	9216      	str	r2, [sp, #88]	; 0x58
20004116:	f010 0f20 	tst.w	r0, #32
2000411a:	f8cd c064 	str.w	ip, [sp, #100]	; 0x64
2000411e:	f000 836e 	beq.w	200047fe <_vfprintf_r+0x9da>
20004122:	990b      	ldr	r1, [sp, #44]	; 0x2c
20004124:	1dcb      	adds	r3, r1, #7
20004126:	f023 0307 	bic.w	r3, r3, #7
2000412a:	f103 0208 	add.w	r2, r3, #8
2000412e:	920b      	str	r2, [sp, #44]	; 0x2c
20004130:	e9d3 ab00 	ldrd	sl, fp, [r3]
20004134:	ea5a 020b 	orrs.w	r2, sl, fp
20004138:	9b0a      	ldr	r3, [sp, #40]	; 0x28
2000413a:	bf0c      	ite	eq
2000413c:	2200      	moveq	r2, #0
2000413e:	2201      	movne	r2, #1
20004140:	4213      	tst	r3, r2
20004142:	f040 866b 	bne.w	20004e1c <_vfprintf_r+0xff8>
20004146:	2302      	movs	r3, #2
20004148:	f04f 0100 	mov.w	r1, #0
2000414c:	f88d 1577 	strb.w	r1, [sp, #1399]	; 0x577
20004150:	2f00      	cmp	r7, #0
20004152:	bfa2      	ittt	ge
20004154:	f8dd c028 	ldrge.w	ip, [sp, #40]	; 0x28
20004158:	f02c 0c80 	bicge.w	ip, ip, #128	; 0x80
2000415c:	f8cd c028 	strge.w	ip, [sp, #40]	; 0x28
20004160:	2f00      	cmp	r7, #0
20004162:	bf18      	it	ne
20004164:	f042 0201 	orrne.w	r2, r2, #1
20004168:	2a00      	cmp	r2, #0
2000416a:	f000 841e 	beq.w	200049aa <_vfprintf_r+0xb86>
2000416e:	2b01      	cmp	r3, #1
20004170:	f000 85de 	beq.w	20004d30 <_vfprintf_r+0xf0c>
20004174:	2b02      	cmp	r3, #2
20004176:	f000 85c1 	beq.w	20004cfc <_vfprintf_r+0xed8>
2000417a:	9918      	ldr	r1, [sp, #96]	; 0x60
2000417c:	9113      	str	r1, [sp, #76]	; 0x4c
2000417e:	ea4f 08da 	mov.w	r8, sl, lsr #3
20004182:	ea4f 0cdb 	mov.w	ip, fp, lsr #3
20004186:	ea48 784b 	orr.w	r8, r8, fp, lsl #29
2000418a:	f00a 0007 	and.w	r0, sl, #7
2000418e:	46e3      	mov	fp, ip
20004190:	46c2      	mov	sl, r8
20004192:	3030      	adds	r0, #48	; 0x30
20004194:	ea5a 020b 	orrs.w	r2, sl, fp
20004198:	f801 0d01 	strb.w	r0, [r1, #-1]!
2000419c:	d1ef      	bne.n	2000417e <_vfprintf_r+0x35a>
2000419e:	f8dd c028 	ldr.w	ip, [sp, #40]	; 0x28
200041a2:	9113      	str	r1, [sp, #76]	; 0x4c
200041a4:	f01c 0f01 	tst.w	ip, #1
200041a8:	f040 868c 	bne.w	20004ec4 <_vfprintf_r+0x10a0>
200041ac:	9818      	ldr	r0, [sp, #96]	; 0x60
200041ae:	1a40      	subs	r0, r0, r1
200041b0:	9010      	str	r0, [sp, #64]	; 0x40
200041b2:	f89d 3577 	ldrb.w	r3, [sp, #1399]	; 0x577
200041b6:	9a10      	ldr	r2, [sp, #64]	; 0x40
200041b8:	9717      	str	r7, [sp, #92]	; 0x5c
200041ba:	42ba      	cmp	r2, r7
200041bc:	bfb8      	it	lt
200041be:	463a      	movlt	r2, r7
200041c0:	920c      	str	r2, [sp, #48]	; 0x30
200041c2:	b113      	cbz	r3, 200041ca <_vfprintf_r+0x3a6>
200041c4:	9a0c      	ldr	r2, [sp, #48]	; 0x30
200041c6:	3201      	adds	r2, #1
200041c8:	920c      	str	r2, [sp, #48]	; 0x30
200041ca:	9b0a      	ldr	r3, [sp, #40]	; 0x28
200041cc:	980a      	ldr	r0, [sp, #40]	; 0x28
200041ce:	f013 0302 	ands.w	r3, r3, #2
200041d2:	9315      	str	r3, [sp, #84]	; 0x54
200041d4:	bf1e      	ittt	ne
200041d6:	f8dd c030 	ldrne.w	ip, [sp, #48]	; 0x30
200041da:	f10c 0c02 	addne.w	ip, ip, #2
200041de:	f8cd c030 	strne.w	ip, [sp, #48]	; 0x30
200041e2:	f010 0084 	ands.w	r0, r0, #132	; 0x84
200041e6:	9014      	str	r0, [sp, #80]	; 0x50
200041e8:	d14d      	bne.n	20004286 <_vfprintf_r+0x462>
200041ea:	990f      	ldr	r1, [sp, #60]	; 0x3c
200041ec:	9a0c      	ldr	r2, [sp, #48]	; 0x30
200041ee:	1a8f      	subs	r7, r1, r2
200041f0:	2f00      	cmp	r7, #0
200041f2:	dd48      	ble.n	20004286 <_vfprintf_r+0x462>
200041f4:	2f10      	cmp	r7, #16
200041f6:	f249 38f4 	movw	r8, #37876	; 0x93f4
200041fa:	bfd8      	it	le
200041fc:	f2c2 0800 	movtle	r8, #8192	; 0x2000
20004200:	dd30      	ble.n	20004264 <_vfprintf_r+0x440>
20004202:	f2c2 0800 	movt	r8, #8192	; 0x2000
20004206:	f50d 6ba8 	add.w	fp, sp, #1344	; 0x540
2000420a:	4643      	mov	r3, r8
2000420c:	f04f 0a10 	mov.w	sl, #16
20004210:	46a8      	mov	r8, r5
20004212:	f10b 0b0c 	add.w	fp, fp, #12
20004216:	461d      	mov	r5, r3
20004218:	e002      	b.n	20004220 <_vfprintf_r+0x3fc>
2000421a:	3f10      	subs	r7, #16
2000421c:	2f10      	cmp	r7, #16
2000421e:	dd1e      	ble.n	2000425e <_vfprintf_r+0x43a>
20004220:	f8c4 a004 	str.w	sl, [r4, #4]
20004224:	f8dd 3550 	ldr.w	r3, [sp, #1360]	; 0x550
20004228:	f8dd 2554 	ldr.w	r2, [sp, #1364]	; 0x554
2000422c:	3301      	adds	r3, #1
2000422e:	6025      	str	r5, [r4, #0]
20004230:	3210      	adds	r2, #16
20004232:	2b07      	cmp	r3, #7
20004234:	f8cd 2554 	str.w	r2, [sp, #1364]	; 0x554
20004238:	f104 0408 	add.w	r4, r4, #8
2000423c:	f8cd 3550 	str.w	r3, [sp, #1360]	; 0x550
20004240:	ddeb      	ble.n	2000421a <_vfprintf_r+0x3f6>
20004242:	f50d 649c 	add.w	r4, sp, #1248	; 0x4e0
20004246:	4648      	mov	r0, r9
20004248:	4631      	mov	r1, r6
2000424a:	465a      	mov	r2, fp
2000424c:	3404      	adds	r4, #4
2000424e:	f7ff fddb 	bl	20003e08 <__sprint_r>
20004252:	2800      	cmp	r0, #0
20004254:	f47f af06 	bne.w	20004064 <_vfprintf_r+0x240>
20004258:	3f10      	subs	r7, #16
2000425a:	2f10      	cmp	r7, #16
2000425c:	dce0      	bgt.n	20004220 <_vfprintf_r+0x3fc>
2000425e:	462b      	mov	r3, r5
20004260:	4645      	mov	r5, r8
20004262:	4698      	mov	r8, r3
20004264:	6067      	str	r7, [r4, #4]
20004266:	f8dd 3550 	ldr.w	r3, [sp, #1360]	; 0x550
2000426a:	f8c4 8000 	str.w	r8, [r4]
2000426e:	1c5a      	adds	r2, r3, #1
20004270:	f8dd 3554 	ldr.w	r3, [sp, #1364]	; 0x554
20004274:	f8cd 2550 	str.w	r2, [sp, #1360]	; 0x550
20004278:	19db      	adds	r3, r3, r7
2000427a:	2a07      	cmp	r2, #7
2000427c:	f8cd 3554 	str.w	r3, [sp, #1364]	; 0x554
20004280:	f300 858a 	bgt.w	20004d98 <_vfprintf_r+0xf74>
20004284:	3408      	adds	r4, #8
20004286:	f89d 3577 	ldrb.w	r3, [sp, #1399]	; 0x577
2000428a:	b19b      	cbz	r3, 200042b4 <_vfprintf_r+0x490>
2000428c:	2301      	movs	r3, #1
2000428e:	6063      	str	r3, [r4, #4]
20004290:	f8dd 3550 	ldr.w	r3, [sp, #1360]	; 0x550
20004294:	f50d 62ae 	add.w	r2, sp, #1392	; 0x570
20004298:	3207      	adds	r2, #7
2000429a:	6022      	str	r2, [r4, #0]
2000429c:	f8dd 2554 	ldr.w	r2, [sp, #1364]	; 0x554
200042a0:	3301      	adds	r3, #1
200042a2:	f8cd 3550 	str.w	r3, [sp, #1360]	; 0x550
200042a6:	3201      	adds	r2, #1
200042a8:	2b07      	cmp	r3, #7
200042aa:	f8cd 2554 	str.w	r2, [sp, #1364]	; 0x554
200042ae:	f300 84b6 	bgt.w	20004c1e <_vfprintf_r+0xdfa>
200042b2:	3408      	adds	r4, #8
200042b4:	9b15      	ldr	r3, [sp, #84]	; 0x54
200042b6:	b19b      	cbz	r3, 200042e0 <_vfprintf_r+0x4bc>
200042b8:	2302      	movs	r3, #2
200042ba:	6063      	str	r3, [r4, #4]
200042bc:	f8dd 3550 	ldr.w	r3, [sp, #1360]	; 0x550
200042c0:	f50d 62ae 	add.w	r2, sp, #1392	; 0x570
200042c4:	3204      	adds	r2, #4
200042c6:	6022      	str	r2, [r4, #0]
200042c8:	f8dd 2554 	ldr.w	r2, [sp, #1364]	; 0x554
200042cc:	3301      	adds	r3, #1
200042ce:	f8cd 3550 	str.w	r3, [sp, #1360]	; 0x550
200042d2:	3202      	adds	r2, #2
200042d4:	2b07      	cmp	r3, #7
200042d6:	f8cd 2554 	str.w	r2, [sp, #1364]	; 0x554
200042da:	f300 84af 	bgt.w	20004c3c <_vfprintf_r+0xe18>
200042de:	3408      	adds	r4, #8
200042e0:	f8dd c050 	ldr.w	ip, [sp, #80]	; 0x50
200042e4:	f1bc 0f80 	cmp.w	ip, #128	; 0x80
200042e8:	f000 8376 	beq.w	200049d8 <_vfprintf_r+0xbb4>
200042ec:	9b17      	ldr	r3, [sp, #92]	; 0x5c
200042ee:	9a10      	ldr	r2, [sp, #64]	; 0x40
200042f0:	1a9f      	subs	r7, r3, r2
200042f2:	2f00      	cmp	r7, #0
200042f4:	dd43      	ble.n	2000437e <_vfprintf_r+0x55a>
200042f6:	2f10      	cmp	r7, #16
200042f8:	f8df 8b8c 	ldr.w	r8, [pc, #2956]	; 20004e88 <_vfprintf_r+0x1064>
200042fc:	dd2e      	ble.n	2000435c <_vfprintf_r+0x538>
200042fe:	4643      	mov	r3, r8
20004300:	f50d 6ba8 	add.w	fp, sp, #1344	; 0x540
20004304:	46a8      	mov	r8, r5
20004306:	f04f 0a10 	mov.w	sl, #16
2000430a:	f10b 0b0c 	add.w	fp, fp, #12
2000430e:	461d      	mov	r5, r3
20004310:	e002      	b.n	20004318 <_vfprintf_r+0x4f4>
20004312:	3f10      	subs	r7, #16
20004314:	2f10      	cmp	r7, #16
20004316:	dd1e      	ble.n	20004356 <_vfprintf_r+0x532>
20004318:	f8c4 a004 	str.w	sl, [r4, #4]
2000431c:	f8dd 3550 	ldr.w	r3, [sp, #1360]	; 0x550
20004320:	f8dd 2554 	ldr.w	r2, [sp, #1364]	; 0x554
20004324:	3301      	adds	r3, #1
20004326:	6025      	str	r5, [r4, #0]
20004328:	3210      	adds	r2, #16
2000432a:	2b07      	cmp	r3, #7
2000432c:	f8cd 2554 	str.w	r2, [sp, #1364]	; 0x554
20004330:	f104 0408 	add.w	r4, r4, #8
20004334:	f8cd 3550 	str.w	r3, [sp, #1360]	; 0x550
20004338:	ddeb      	ble.n	20004312 <_vfprintf_r+0x4ee>
2000433a:	f50d 649c 	add.w	r4, sp, #1248	; 0x4e0
2000433e:	4648      	mov	r0, r9
20004340:	4631      	mov	r1, r6
20004342:	465a      	mov	r2, fp
20004344:	3404      	adds	r4, #4
20004346:	f7ff fd5f 	bl	20003e08 <__sprint_r>
2000434a:	2800      	cmp	r0, #0
2000434c:	f47f ae8a 	bne.w	20004064 <_vfprintf_r+0x240>
20004350:	3f10      	subs	r7, #16
20004352:	2f10      	cmp	r7, #16
20004354:	dce0      	bgt.n	20004318 <_vfprintf_r+0x4f4>
20004356:	462b      	mov	r3, r5
20004358:	4645      	mov	r5, r8
2000435a:	4698      	mov	r8, r3
2000435c:	6067      	str	r7, [r4, #4]
2000435e:	f8dd 3550 	ldr.w	r3, [sp, #1360]	; 0x550
20004362:	f8dd 2554 	ldr.w	r2, [sp, #1364]	; 0x554
20004366:	3301      	adds	r3, #1
20004368:	f8c4 8000 	str.w	r8, [r4]
2000436c:	19d2      	adds	r2, r2, r7
2000436e:	2b07      	cmp	r3, #7
20004370:	f8cd 2554 	str.w	r2, [sp, #1364]	; 0x554
20004374:	f8cd 3550 	str.w	r3, [sp, #1360]	; 0x550
20004378:	f300 8442 	bgt.w	20004c00 <_vfprintf_r+0xddc>
2000437c:	3408      	adds	r4, #8
2000437e:	f8dd c028 	ldr.w	ip, [sp, #40]	; 0x28
20004382:	f41c 7f80 	tst.w	ip, #256	; 0x100
20004386:	f040 829d 	bne.w	200048c4 <_vfprintf_r+0xaa0>
2000438a:	9810      	ldr	r0, [sp, #64]	; 0x40
2000438c:	9913      	ldr	r1, [sp, #76]	; 0x4c
2000438e:	6060      	str	r0, [r4, #4]
20004390:	f8dd 3550 	ldr.w	r3, [sp, #1360]	; 0x550
20004394:	f8dd 2554 	ldr.w	r2, [sp, #1364]	; 0x554
20004398:	3301      	adds	r3, #1
2000439a:	6021      	str	r1, [r4, #0]
2000439c:	1812      	adds	r2, r2, r0
2000439e:	2b07      	cmp	r3, #7
200043a0:	f8cd 3550 	str.w	r3, [sp, #1360]	; 0x550
200043a4:	bfd8      	it	le
200043a6:	f104 0308 	addle.w	r3, r4, #8
200043aa:	f8cd 2554 	str.w	r2, [sp, #1364]	; 0x554
200043ae:	f300 839b 	bgt.w	20004ae8 <_vfprintf_r+0xcc4>
200043b2:	990a      	ldr	r1, [sp, #40]	; 0x28
200043b4:	f011 0f04 	tst.w	r1, #4
200043b8:	d055      	beq.n	20004466 <_vfprintf_r+0x642>
200043ba:	9a0f      	ldr	r2, [sp, #60]	; 0x3c
200043bc:	f8dd c030 	ldr.w	ip, [sp, #48]	; 0x30
200043c0:	ebcc 0702 	rsb	r7, ip, r2
200043c4:	2f00      	cmp	r7, #0
200043c6:	dd4e      	ble.n	20004466 <_vfprintf_r+0x642>
200043c8:	2f10      	cmp	r7, #16
200043ca:	f249 38f4 	movw	r8, #37876	; 0x93f4
200043ce:	bfd8      	it	le
200043d0:	f2c2 0800 	movtle	r8, #8192	; 0x2000
200043d4:	dd2e      	ble.n	20004434 <_vfprintf_r+0x610>
200043d6:	f2c2 0800 	movt	r8, #8192	; 0x2000
200043da:	f50d 6aa8 	add.w	sl, sp, #1344	; 0x540
200043de:	4642      	mov	r2, r8
200043e0:	2410      	movs	r4, #16
200043e2:	46a8      	mov	r8, r5
200043e4:	f10a 0a0c 	add.w	sl, sl, #12
200043e8:	4615      	mov	r5, r2
200043ea:	e002      	b.n	200043f2 <_vfprintf_r+0x5ce>
200043ec:	3f10      	subs	r7, #16
200043ee:	2f10      	cmp	r7, #16
200043f0:	dd1d      	ble.n	2000442e <_vfprintf_r+0x60a>
200043f2:	605c      	str	r4, [r3, #4]
200043f4:	f8dd 2550 	ldr.w	r2, [sp, #1360]	; 0x550
200043f8:	f8dd 1554 	ldr.w	r1, [sp, #1364]	; 0x554
200043fc:	3201      	adds	r2, #1
200043fe:	601d      	str	r5, [r3, #0]
20004400:	3110      	adds	r1, #16
20004402:	2a07      	cmp	r2, #7
20004404:	f8cd 1554 	str.w	r1, [sp, #1364]	; 0x554
20004408:	f103 0308 	add.w	r3, r3, #8
2000440c:	f8cd 2550 	str.w	r2, [sp, #1360]	; 0x550
20004410:	ddec      	ble.n	200043ec <_vfprintf_r+0x5c8>
20004412:	4648      	mov	r0, r9
20004414:	4631      	mov	r1, r6
20004416:	4652      	mov	r2, sl
20004418:	f7ff fcf6 	bl	20003e08 <__sprint_r>
2000441c:	f50d 639c 	add.w	r3, sp, #1248	; 0x4e0
20004420:	3304      	adds	r3, #4
20004422:	2800      	cmp	r0, #0
20004424:	f47f ae1e 	bne.w	20004064 <_vfprintf_r+0x240>
20004428:	3f10      	subs	r7, #16
2000442a:	2f10      	cmp	r7, #16
2000442c:	dce1      	bgt.n	200043f2 <_vfprintf_r+0x5ce>
2000442e:	462a      	mov	r2, r5
20004430:	4645      	mov	r5, r8
20004432:	4690      	mov	r8, r2
20004434:	605f      	str	r7, [r3, #4]
20004436:	f8dd 2550 	ldr.w	r2, [sp, #1360]	; 0x550
2000443a:	f8c3 8000 	str.w	r8, [r3]
2000443e:	f8dd 3554 	ldr.w	r3, [sp, #1364]	; 0x554
20004442:	3201      	adds	r2, #1
20004444:	f8cd 2550 	str.w	r2, [sp, #1360]	; 0x550
20004448:	18fb      	adds	r3, r7, r3
2000444a:	2a07      	cmp	r2, #7
2000444c:	f8cd 3554 	str.w	r3, [sp, #1364]	; 0x554
20004450:	dd0b      	ble.n	2000446a <_vfprintf_r+0x646>
20004452:	f50d 62a8 	add.w	r2, sp, #1344	; 0x540
20004456:	4648      	mov	r0, r9
20004458:	4631      	mov	r1, r6
2000445a:	320c      	adds	r2, #12
2000445c:	f7ff fcd4 	bl	20003e08 <__sprint_r>
20004460:	2800      	cmp	r0, #0
20004462:	f47f adff 	bne.w	20004064 <_vfprintf_r+0x240>
20004466:	f8dd 3554 	ldr.w	r3, [sp, #1364]	; 0x554
2000446a:	9811      	ldr	r0, [sp, #68]	; 0x44
2000446c:	9a0c      	ldr	r2, [sp, #48]	; 0x30
2000446e:	990f      	ldr	r1, [sp, #60]	; 0x3c
20004470:	428a      	cmp	r2, r1
20004472:	bfac      	ite	ge
20004474:	1880      	addge	r0, r0, r2
20004476:	1840      	addlt	r0, r0, r1
20004478:	9011      	str	r0, [sp, #68]	; 0x44
2000447a:	2b00      	cmp	r3, #0
2000447c:	f040 8342 	bne.w	20004b04 <_vfprintf_r+0xce0>
20004480:	f50d 649c 	add.w	r4, sp, #1248	; 0x4e0
20004484:	2300      	movs	r3, #0
20004486:	f8dd a02c 	ldr.w	sl, [sp, #44]	; 0x2c
2000448a:	3404      	adds	r4, #4
2000448c:	f8cd 3550 	str.w	r3, [sp, #1360]	; 0x550
20004490:	e530      	b.n	20003ef4 <_vfprintf_r+0xd0>
20004492:	9216      	str	r2, [sp, #88]	; 0x58
20004494:	2a00      	cmp	r2, #0
20004496:	f43f addd 	beq.w	20004054 <_vfprintf_r+0x230>
2000449a:	f50d 60a4 	add.w	r0, sp, #1312	; 0x520
2000449e:	2301      	movs	r3, #1
200044a0:	f04f 0c00 	mov.w	ip, #0
200044a4:	3004      	adds	r0, #4
200044a6:	930c      	str	r3, [sp, #48]	; 0x30
200044a8:	f88d 2524 	strb.w	r2, [sp, #1316]	; 0x524
200044ac:	f88d c577 	strb.w	ip, [sp, #1399]	; 0x577
200044b0:	9013      	str	r0, [sp, #76]	; 0x4c
200044b2:	9310      	str	r3, [sp, #64]	; 0x40
200044b4:	2100      	movs	r1, #0
200044b6:	9117      	str	r1, [sp, #92]	; 0x5c
200044b8:	e687      	b.n	200041ca <_vfprintf_r+0x3a6>
200044ba:	f89d 3577 	ldrb.w	r3, [sp, #1399]	; 0x577
200044be:	2b00      	cmp	r3, #0
200044c0:	f040 852b 	bne.w	20004f1a <_vfprintf_r+0x10f6>
200044c4:	990b      	ldr	r1, [sp, #44]	; 0x2c
200044c6:	462b      	mov	r3, r5
200044c8:	f88d c577 	strb.w	ip, [sp, #1399]	; 0x577
200044cc:	782a      	ldrb	r2, [r5, #0]
200044ce:	910b      	str	r1, [sp, #44]	; 0x2c
200044d0:	e553      	b.n	20003f7a <_vfprintf_r+0x156>
200044d2:	990b      	ldr	r1, [sp, #44]	; 0x2c
200044d4:	9b0a      	ldr	r3, [sp, #40]	; 0x28
200044d6:	f043 0301 	orr.w	r3, r3, #1
200044da:	930a      	str	r3, [sp, #40]	; 0x28
200044dc:	462b      	mov	r3, r5
200044de:	782a      	ldrb	r2, [r5, #0]
200044e0:	910b      	str	r1, [sp, #44]	; 0x2c
200044e2:	e54a      	b.n	20003f7a <_vfprintf_r+0x156>
200044e4:	990b      	ldr	r1, [sp, #44]	; 0x2c
200044e6:	9a0b      	ldr	r2, [sp, #44]	; 0x2c
200044e8:	6809      	ldr	r1, [r1, #0]
200044ea:	910f      	str	r1, [sp, #60]	; 0x3c
200044ec:	1d11      	adds	r1, r2, #4
200044ee:	9b0f      	ldr	r3, [sp, #60]	; 0x3c
200044f0:	2b00      	cmp	r3, #0
200044f2:	f2c0 8780 	blt.w	200053f6 <_vfprintf_r+0x15d2>
200044f6:	782a      	ldrb	r2, [r5, #0]
200044f8:	462b      	mov	r3, r5
200044fa:	910b      	str	r1, [sp, #44]	; 0x2c
200044fc:	e53d      	b.n	20003f7a <_vfprintf_r+0x156>
200044fe:	990b      	ldr	r1, [sp, #44]	; 0x2c
20004500:	462b      	mov	r3, r5
20004502:	f88d 0577 	strb.w	r0, [sp, #1399]	; 0x577
20004506:	782a      	ldrb	r2, [r5, #0]
20004508:	910b      	str	r1, [sp, #44]	; 0x2c
2000450a:	e536      	b.n	20003f7a <_vfprintf_r+0x156>
2000450c:	990b      	ldr	r1, [sp, #44]	; 0x2c
2000450e:	9b0a      	ldr	r3, [sp, #40]	; 0x28
20004510:	f043 0304 	orr.w	r3, r3, #4
20004514:	930a      	str	r3, [sp, #40]	; 0x28
20004516:	462b      	mov	r3, r5
20004518:	782a      	ldrb	r2, [r5, #0]
2000451a:	910b      	str	r1, [sp, #44]	; 0x2c
2000451c:	e52d      	b.n	20003f7a <_vfprintf_r+0x156>
2000451e:	462b      	mov	r3, r5
20004520:	f813 2b01 	ldrb.w	r2, [r3], #1
20004524:	2a2a      	cmp	r2, #42	; 0x2a
20004526:	f001 80cd 	beq.w	200056c4 <_vfprintf_r+0x18a0>
2000452a:	f1a2 0130 	sub.w	r1, r2, #48	; 0x30
2000452e:	2909      	cmp	r1, #9
20004530:	f201 8037 	bhi.w	200055a2 <_vfprintf_r+0x177e>
20004534:	3502      	adds	r5, #2
20004536:	2700      	movs	r7, #0
20004538:	f815 2c01 	ldrb.w	r2, [r5, #-1]
2000453c:	eb07 0787 	add.w	r7, r7, r7, lsl #2
20004540:	462b      	mov	r3, r5
20004542:	3501      	adds	r5, #1
20004544:	eb01 0747 	add.w	r7, r1, r7, lsl #1
20004548:	f1a2 0130 	sub.w	r1, r2, #48	; 0x30
2000454c:	2909      	cmp	r1, #9
2000454e:	d9f3      	bls.n	20004538 <_vfprintf_r+0x714>
20004550:	ea47 77e7 	orr.w	r7, r7, r7, asr #31
20004554:	461d      	mov	r5, r3
20004556:	e511      	b.n	20003f7c <_vfprintf_r+0x158>
20004558:	990b      	ldr	r1, [sp, #44]	; 0x2c
2000455a:	462b      	mov	r3, r5
2000455c:	9a0a      	ldr	r2, [sp, #40]	; 0x28
2000455e:	f042 0280 	orr.w	r2, r2, #128	; 0x80
20004562:	920a      	str	r2, [sp, #40]	; 0x28
20004564:	782a      	ldrb	r2, [r5, #0]
20004566:	910b      	str	r1, [sp, #44]	; 0x2c
20004568:	e507      	b.n	20003f7a <_vfprintf_r+0x156>
2000456a:	f1a2 0130 	sub.w	r1, r2, #48	; 0x30
2000456e:	f04f 0800 	mov.w	r8, #0
20004572:	462b      	mov	r3, r5
20004574:	eb08 0888 	add.w	r8, r8, r8, lsl #2
20004578:	f813 2b01 	ldrb.w	r2, [r3], #1
2000457c:	eb01 0848 	add.w	r8, r1, r8, lsl #1
20004580:	f1a2 0130 	sub.w	r1, r2, #48	; 0x30
20004584:	461d      	mov	r5, r3
20004586:	2909      	cmp	r1, #9
20004588:	d9f3      	bls.n	20004572 <_vfprintf_r+0x74e>
2000458a:	f8cd 803c 	str.w	r8, [sp, #60]	; 0x3c
2000458e:	461d      	mov	r5, r3
20004590:	e4f4      	b.n	20003f7c <_vfprintf_r+0x158>
20004592:	9b0a      	ldr	r3, [sp, #40]	; 0x28
20004594:	9216      	str	r2, [sp, #88]	; 0x58
20004596:	f043 0310 	orr.w	r3, r3, #16
2000459a:	930a      	str	r3, [sp, #40]	; 0x28
2000459c:	f8dd c028 	ldr.w	ip, [sp, #40]	; 0x28
200045a0:	f01c 0f20 	tst.w	ip, #32
200045a4:	f000 815d 	beq.w	20004862 <_vfprintf_r+0xa3e>
200045a8:	980b      	ldr	r0, [sp, #44]	; 0x2c
200045aa:	1dc3      	adds	r3, r0, #7
200045ac:	f023 0307 	bic.w	r3, r3, #7
200045b0:	f103 0108 	add.w	r1, r3, #8
200045b4:	910b      	str	r1, [sp, #44]	; 0x2c
200045b6:	e9d3 ab00 	ldrd	sl, fp, [r3]
200045ba:	f1ba 0f00 	cmp.w	sl, #0
200045be:	f17b 0200 	sbcs.w	r2, fp, #0
200045c2:	f2c0 849b 	blt.w	20004efc <_vfprintf_r+0x10d8>
200045c6:	ea5a 030b 	orrs.w	r3, sl, fp
200045ca:	f04f 0301 	mov.w	r3, #1
200045ce:	bf0c      	ite	eq
200045d0:	2200      	moveq	r2, #0
200045d2:	2201      	movne	r2, #1
200045d4:	e5bc      	b.n	20004150 <_vfprintf_r+0x32c>
200045d6:	980a      	ldr	r0, [sp, #40]	; 0x28
200045d8:	9216      	str	r2, [sp, #88]	; 0x58
200045da:	f010 0f08 	tst.w	r0, #8
200045de:	f000 84ed 	beq.w	20004fbc <_vfprintf_r+0x1198>
200045e2:	990b      	ldr	r1, [sp, #44]	; 0x2c
200045e4:	1dcb      	adds	r3, r1, #7
200045e6:	f023 0307 	bic.w	r3, r3, #7
200045ea:	f103 0208 	add.w	r2, r3, #8
200045ee:	920b      	str	r2, [sp, #44]	; 0x2c
200045f0:	f8d3 8004 	ldr.w	r8, [r3, #4]
200045f4:	f8d3 a000 	ldr.w	sl, [r3]
200045f8:	f8cd 806c 	str.w	r8, [sp, #108]	; 0x6c
200045fc:	f8cd a048 	str.w	sl, [sp, #72]	; 0x48
20004600:	4650      	mov	r0, sl
20004602:	4641      	mov	r1, r8
20004604:	f003 fd82 	bl	2000810c <__isinfd>
20004608:	4683      	mov	fp, r0
2000460a:	2800      	cmp	r0, #0
2000460c:	f000 8599 	beq.w	20005142 <_vfprintf_r+0x131e>
20004610:	4650      	mov	r0, sl
20004612:	2200      	movs	r2, #0
20004614:	2300      	movs	r3, #0
20004616:	4641      	mov	r1, r8
20004618:	f004 f96c 	bl	200088f4 <__aeabi_dcmplt>
2000461c:	2800      	cmp	r0, #0
2000461e:	f040 850b 	bne.w	20005038 <_vfprintf_r+0x1214>
20004622:	f89d 3577 	ldrb.w	r3, [sp, #1399]	; 0x577
20004626:	f249 412c 	movw	r1, #37932	; 0x942c
2000462a:	f249 4228 	movw	r2, #37928	; 0x9428
2000462e:	9816      	ldr	r0, [sp, #88]	; 0x58
20004630:	f2c2 0100 	movt	r1, #8192	; 0x2000
20004634:	f2c2 0200 	movt	r2, #8192	; 0x2000
20004638:	f04f 0c03 	mov.w	ip, #3
2000463c:	2847      	cmp	r0, #71	; 0x47
2000463e:	bfd8      	it	le
20004640:	4611      	movle	r1, r2
20004642:	9113      	str	r1, [sp, #76]	; 0x4c
20004644:	990a      	ldr	r1, [sp, #40]	; 0x28
20004646:	f8cd c030 	str.w	ip, [sp, #48]	; 0x30
2000464a:	f021 0180 	bic.w	r1, r1, #128	; 0x80
2000464e:	f8cd c040 	str.w	ip, [sp, #64]	; 0x40
20004652:	910a      	str	r1, [sp, #40]	; 0x28
20004654:	f04f 0c00 	mov.w	ip, #0
20004658:	f8cd c05c 	str.w	ip, [sp, #92]	; 0x5c
2000465c:	e5b1      	b.n	200041c2 <_vfprintf_r+0x39e>
2000465e:	990b      	ldr	r1, [sp, #44]	; 0x2c
20004660:	9b0a      	ldr	r3, [sp, #40]	; 0x28
20004662:	f043 0308 	orr.w	r3, r3, #8
20004666:	930a      	str	r3, [sp, #40]	; 0x28
20004668:	462b      	mov	r3, r5
2000466a:	782a      	ldrb	r2, [r5, #0]
2000466c:	910b      	str	r1, [sp, #44]	; 0x2c
2000466e:	e484      	b.n	20003f7a <_vfprintf_r+0x156>
20004670:	990a      	ldr	r1, [sp, #40]	; 0x28
20004672:	f041 0140 	orr.w	r1, r1, #64	; 0x40
20004676:	910a      	str	r1, [sp, #40]	; 0x28
20004678:	990b      	ldr	r1, [sp, #44]	; 0x2c
2000467a:	e73c      	b.n	200044f6 <_vfprintf_r+0x6d2>
2000467c:	782a      	ldrb	r2, [r5, #0]
2000467e:	2a6c      	cmp	r2, #108	; 0x6c
20004680:	f000 8555 	beq.w	2000512e <_vfprintf_r+0x130a>
20004684:	990b      	ldr	r1, [sp, #44]	; 0x2c
20004686:	9b0a      	ldr	r3, [sp, #40]	; 0x28
20004688:	910b      	str	r1, [sp, #44]	; 0x2c
2000468a:	f043 0310 	orr.w	r3, r3, #16
2000468e:	930a      	str	r3, [sp, #40]	; 0x28
20004690:	462b      	mov	r3, r5
20004692:	e472      	b.n	20003f7a <_vfprintf_r+0x156>
20004694:	9a0a      	ldr	r2, [sp, #40]	; 0x28
20004696:	f012 0f20 	tst.w	r2, #32
2000469a:	f000 8482 	beq.w	20004fa2 <_vfprintf_r+0x117e>
2000469e:	980b      	ldr	r0, [sp, #44]	; 0x2c
200046a0:	9a11      	ldr	r2, [sp, #68]	; 0x44
200046a2:	6803      	ldr	r3, [r0, #0]
200046a4:	4610      	mov	r0, r2
200046a6:	ea4f 71e0 	mov.w	r1, r0, asr #31
200046aa:	9a0b      	ldr	r2, [sp, #44]	; 0x2c
200046ac:	e9c3 0100 	strd	r0, r1, [r3]
200046b0:	f102 0a04 	add.w	sl, r2, #4
200046b4:	e41e      	b.n	20003ef4 <_vfprintf_r+0xd0>
200046b6:	9216      	str	r2, [sp, #88]	; 0x58
200046b8:	9a0a      	ldr	r2, [sp, #40]	; 0x28
200046ba:	f012 0320 	ands.w	r3, r2, #32
200046be:	f000 80ef 	beq.w	200048a0 <_vfprintf_r+0xa7c>
200046c2:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
200046c4:	1dda      	adds	r2, r3, #7
200046c6:	2300      	movs	r3, #0
200046c8:	f022 0207 	bic.w	r2, r2, #7
200046cc:	f102 0c08 	add.w	ip, r2, #8
200046d0:	f8cd c02c 	str.w	ip, [sp, #44]	; 0x2c
200046d4:	e9d2 ab00 	ldrd	sl, fp, [r2]
200046d8:	ea5a 000b 	orrs.w	r0, sl, fp
200046dc:	bf0c      	ite	eq
200046de:	2200      	moveq	r2, #0
200046e0:	2201      	movne	r2, #1
200046e2:	e531      	b.n	20004148 <_vfprintf_r+0x324>
200046e4:	980b      	ldr	r0, [sp, #44]	; 0x2c
200046e6:	2178      	movs	r1, #120	; 0x78
200046e8:	f8dd c028 	ldr.w	ip, [sp, #40]	; 0x28
200046ec:	9116      	str	r1, [sp, #88]	; 0x58
200046ee:	6803      	ldr	r3, [r0, #0]
200046f0:	f249 4038 	movw	r0, #37944	; 0x9438
200046f4:	f88d 1575 	strb.w	r1, [sp, #1397]	; 0x575
200046f8:	2130      	movs	r1, #48	; 0x30
200046fa:	f88d 1574 	strb.w	r1, [sp, #1396]	; 0x574
200046fe:	f04c 0c02 	orr.w	ip, ip, #2
20004702:	990b      	ldr	r1, [sp, #44]	; 0x2c
20004704:	1e1a      	subs	r2, r3, #0
20004706:	bf18      	it	ne
20004708:	2201      	movne	r2, #1
2000470a:	f2c2 0000 	movt	r0, #8192	; 0x2000
2000470e:	469a      	mov	sl, r3
20004710:	f04f 0b00 	mov.w	fp, #0
20004714:	3104      	adds	r1, #4
20004716:	f8cd c028 	str.w	ip, [sp, #40]	; 0x28
2000471a:	9019      	str	r0, [sp, #100]	; 0x64
2000471c:	2302      	movs	r3, #2
2000471e:	910b      	str	r1, [sp, #44]	; 0x2c
20004720:	e512      	b.n	20004148 <_vfprintf_r+0x324>
20004722:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
20004724:	9216      	str	r2, [sp, #88]	; 0x58
20004726:	f04f 0200 	mov.w	r2, #0
2000472a:	1d18      	adds	r0, r3, #4
2000472c:	f88d 2577 	strb.w	r2, [sp, #1399]	; 0x577
20004730:	681b      	ldr	r3, [r3, #0]
20004732:	900b      	str	r0, [sp, #44]	; 0x2c
20004734:	9313      	str	r3, [sp, #76]	; 0x4c
20004736:	2b00      	cmp	r3, #0
20004738:	f000 86c6 	beq.w	200054c8 <_vfprintf_r+0x16a4>
2000473c:	2f00      	cmp	r7, #0
2000473e:	9813      	ldr	r0, [sp, #76]	; 0x4c
20004740:	f2c0 868f 	blt.w	20005462 <_vfprintf_r+0x163e>
20004744:	2100      	movs	r1, #0
20004746:	463a      	mov	r2, r7
20004748:	f002 fdc4 	bl	200072d4 <memchr>
2000474c:	4603      	mov	r3, r0
2000474e:	2800      	cmp	r0, #0
20004750:	f000 86f5 	beq.w	2000553e <_vfprintf_r+0x171a>
20004754:	9813      	ldr	r0, [sp, #76]	; 0x4c
20004756:	1a1b      	subs	r3, r3, r0
20004758:	9310      	str	r3, [sp, #64]	; 0x40
2000475a:	42bb      	cmp	r3, r7
2000475c:	f340 85be 	ble.w	200052dc <_vfprintf_r+0x14b8>
20004760:	9710      	str	r7, [sp, #64]	; 0x40
20004762:	2100      	movs	r1, #0
20004764:	ea27 77e7 	bic.w	r7, r7, r7, asr #31
20004768:	f89d 3577 	ldrb.w	r3, [sp, #1399]	; 0x577
2000476c:	970c      	str	r7, [sp, #48]	; 0x30
2000476e:	9117      	str	r1, [sp, #92]	; 0x5c
20004770:	e527      	b.n	200041c2 <_vfprintf_r+0x39e>
20004772:	f8dd c028 	ldr.w	ip, [sp, #40]	; 0x28
20004776:	9216      	str	r2, [sp, #88]	; 0x58
20004778:	f01c 0f20 	tst.w	ip, #32
2000477c:	d023      	beq.n	200047c6 <_vfprintf_r+0x9a2>
2000477e:	980b      	ldr	r0, [sp, #44]	; 0x2c
20004780:	2301      	movs	r3, #1
20004782:	1dc2      	adds	r2, r0, #7
20004784:	f022 0207 	bic.w	r2, r2, #7
20004788:	f102 0108 	add.w	r1, r2, #8
2000478c:	910b      	str	r1, [sp, #44]	; 0x2c
2000478e:	e9d2 ab00 	ldrd	sl, fp, [r2]
20004792:	ea5a 020b 	orrs.w	r2, sl, fp
20004796:	bf0c      	ite	eq
20004798:	2200      	moveq	r2, #0
2000479a:	2201      	movne	r2, #1
2000479c:	e4d4      	b.n	20004148 <_vfprintf_r+0x324>
2000479e:	990a      	ldr	r1, [sp, #40]	; 0x28
200047a0:	462b      	mov	r3, r5
200047a2:	f041 0120 	orr.w	r1, r1, #32
200047a6:	910a      	str	r1, [sp, #40]	; 0x28
200047a8:	990b      	ldr	r1, [sp, #44]	; 0x2c
200047aa:	782a      	ldrb	r2, [r5, #0]
200047ac:	910b      	str	r1, [sp, #44]	; 0x2c
200047ae:	f7ff bbe4 	b.w	20003f7a <_vfprintf_r+0x156>
200047b2:	9b0a      	ldr	r3, [sp, #40]	; 0x28
200047b4:	9216      	str	r2, [sp, #88]	; 0x58
200047b6:	f043 0310 	orr.w	r3, r3, #16
200047ba:	930a      	str	r3, [sp, #40]	; 0x28
200047bc:	f8dd c028 	ldr.w	ip, [sp, #40]	; 0x28
200047c0:	f01c 0f20 	tst.w	ip, #32
200047c4:	d1db      	bne.n	2000477e <_vfprintf_r+0x95a>
200047c6:	9b0a      	ldr	r3, [sp, #40]	; 0x28
200047c8:	f013 0f10 	tst.w	r3, #16
200047cc:	f000 83d5 	beq.w	20004f7a <_vfprintf_r+0x1156>
200047d0:	980b      	ldr	r0, [sp, #44]	; 0x2c
200047d2:	2301      	movs	r3, #1
200047d4:	1d02      	adds	r2, r0, #4
200047d6:	920b      	str	r2, [sp, #44]	; 0x2c
200047d8:	6801      	ldr	r1, [r0, #0]
200047da:	1e0a      	subs	r2, r1, #0
200047dc:	bf18      	it	ne
200047de:	2201      	movne	r2, #1
200047e0:	468a      	mov	sl, r1
200047e2:	f04f 0b00 	mov.w	fp, #0
200047e6:	e4af      	b.n	20004148 <_vfprintf_r+0x324>
200047e8:	980a      	ldr	r0, [sp, #40]	; 0x28
200047ea:	9216      	str	r2, [sp, #88]	; 0x58
200047ec:	f249 4214 	movw	r2, #37908	; 0x9414
200047f0:	f010 0f20 	tst.w	r0, #32
200047f4:	f2c2 0200 	movt	r2, #8192	; 0x2000
200047f8:	9219      	str	r2, [sp, #100]	; 0x64
200047fa:	f47f ac92 	bne.w	20004122 <_vfprintf_r+0x2fe>
200047fe:	9b0a      	ldr	r3, [sp, #40]	; 0x28
20004800:	f013 0f10 	tst.w	r3, #16
20004804:	f040 831a 	bne.w	20004e3c <_vfprintf_r+0x1018>
20004808:	9a0a      	ldr	r2, [sp, #40]	; 0x28
2000480a:	f012 0f40 	tst.w	r2, #64	; 0x40
2000480e:	f000 8315 	beq.w	20004e3c <_vfprintf_r+0x1018>
20004812:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
20004814:	f103 0c04 	add.w	ip, r3, #4
20004818:	f8cd c02c 	str.w	ip, [sp, #44]	; 0x2c
2000481c:	f8b3 a000 	ldrh.w	sl, [r3]
20004820:	46d2      	mov	sl, sl
20004822:	f04f 0b00 	mov.w	fp, #0
20004826:	e485      	b.n	20004134 <_vfprintf_r+0x310>
20004828:	9216      	str	r2, [sp, #88]	; 0x58
2000482a:	f50d 61a4 	add.w	r1, sp, #1312	; 0x520
2000482e:	9a0b      	ldr	r2, [sp, #44]	; 0x2c
20004830:	f04f 0c01 	mov.w	ip, #1
20004834:	f04f 0000 	mov.w	r0, #0
20004838:	3104      	adds	r1, #4
2000483a:	f8cd c030 	str.w	ip, [sp, #48]	; 0x30
2000483e:	6813      	ldr	r3, [r2, #0]
20004840:	3204      	adds	r2, #4
20004842:	f88d 0577 	strb.w	r0, [sp, #1399]	; 0x577
20004846:	920b      	str	r2, [sp, #44]	; 0x2c
20004848:	9113      	str	r1, [sp, #76]	; 0x4c
2000484a:	f8cd c040 	str.w	ip, [sp, #64]	; 0x40
2000484e:	f88d 3524 	strb.w	r3, [sp, #1316]	; 0x524
20004852:	e62f      	b.n	200044b4 <_vfprintf_r+0x690>
20004854:	f8dd c028 	ldr.w	ip, [sp, #40]	; 0x28
20004858:	9216      	str	r2, [sp, #88]	; 0x58
2000485a:	f01c 0f20 	tst.w	ip, #32
2000485e:	f47f aea3 	bne.w	200045a8 <_vfprintf_r+0x784>
20004862:	9a0a      	ldr	r2, [sp, #40]	; 0x28
20004864:	f012 0f10 	tst.w	r2, #16
20004868:	f040 82f1 	bne.w	20004e4e <_vfprintf_r+0x102a>
2000486c:	9a0a      	ldr	r2, [sp, #40]	; 0x28
2000486e:	f012 0f40 	tst.w	r2, #64	; 0x40
20004872:	f000 82ec 	beq.w	20004e4e <_vfprintf_r+0x102a>
20004876:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
20004878:	f103 0c04 	add.w	ip, r3, #4
2000487c:	f8cd c02c 	str.w	ip, [sp, #44]	; 0x2c
20004880:	f9b3 a000 	ldrsh.w	sl, [r3]
20004884:	46d2      	mov	sl, sl
20004886:	ea4f 7bea 	mov.w	fp, sl, asr #31
2000488a:	e696      	b.n	200045ba <_vfprintf_r+0x796>
2000488c:	990a      	ldr	r1, [sp, #40]	; 0x28
2000488e:	9216      	str	r2, [sp, #88]	; 0x58
20004890:	f041 0110 	orr.w	r1, r1, #16
20004894:	910a      	str	r1, [sp, #40]	; 0x28
20004896:	9a0a      	ldr	r2, [sp, #40]	; 0x28
20004898:	f012 0320 	ands.w	r3, r2, #32
2000489c:	f47f af11 	bne.w	200046c2 <_vfprintf_r+0x89e>
200048a0:	990a      	ldr	r1, [sp, #40]	; 0x28
200048a2:	f011 0210 	ands.w	r2, r1, #16
200048a6:	f000 8354 	beq.w	20004f52 <_vfprintf_r+0x112e>
200048aa:	9a0b      	ldr	r2, [sp, #44]	; 0x2c
200048ac:	f102 0c04 	add.w	ip, r2, #4
200048b0:	f8cd c02c 	str.w	ip, [sp, #44]	; 0x2c
200048b4:	6811      	ldr	r1, [r2, #0]
200048b6:	1e0a      	subs	r2, r1, #0
200048b8:	bf18      	it	ne
200048ba:	2201      	movne	r2, #1
200048bc:	468a      	mov	sl, r1
200048be:	f04f 0b00 	mov.w	fp, #0
200048c2:	e441      	b.n	20004148 <_vfprintf_r+0x324>
200048c4:	9a16      	ldr	r2, [sp, #88]	; 0x58
200048c6:	2a65      	cmp	r2, #101	; 0x65
200048c8:	f340 8128 	ble.w	20004b1c <_vfprintf_r+0xcf8>
200048cc:	9812      	ldr	r0, [sp, #72]	; 0x48
200048ce:	2200      	movs	r2, #0
200048d0:	2300      	movs	r3, #0
200048d2:	991b      	ldr	r1, [sp, #108]	; 0x6c
200048d4:	f004 f804 	bl	200088e0 <__aeabi_dcmpeq>
200048d8:	2800      	cmp	r0, #0
200048da:	f000 81be 	beq.w	20004c5a <_vfprintf_r+0xe36>
200048de:	2301      	movs	r3, #1
200048e0:	6063      	str	r3, [r4, #4]
200048e2:	f8dd 2550 	ldr.w	r2, [sp, #1360]	; 0x550
200048e6:	f249 4354 	movw	r3, #37972	; 0x9454
200048ea:	f2c2 0300 	movt	r3, #8192	; 0x2000
200048ee:	6023      	str	r3, [r4, #0]
200048f0:	f8dd 3554 	ldr.w	r3, [sp, #1364]	; 0x554
200048f4:	3201      	adds	r2, #1
200048f6:	f8cd 2550 	str.w	r2, [sp, #1360]	; 0x550
200048fa:	3301      	adds	r3, #1
200048fc:	2a07      	cmp	r2, #7
200048fe:	f8cd 3554 	str.w	r3, [sp, #1364]	; 0x554
20004902:	bfd8      	it	le
20004904:	f104 0308 	addle.w	r3, r4, #8
20004908:	f300 839b 	bgt.w	20005042 <_vfprintf_r+0x121e>
2000490c:	f8dd 2570 	ldr.w	r2, [sp, #1392]	; 0x570
20004910:	981a      	ldr	r0, [sp, #104]	; 0x68
20004912:	4282      	cmp	r2, r0
20004914:	db04      	blt.n	20004920 <_vfprintf_r+0xafc>
20004916:	990a      	ldr	r1, [sp, #40]	; 0x28
20004918:	f011 0f01 	tst.w	r1, #1
2000491c:	f43f ad49 	beq.w	200043b2 <_vfprintf_r+0x58e>
20004920:	2201      	movs	r2, #1
20004922:	605a      	str	r2, [r3, #4]
20004924:	f8dd 2550 	ldr.w	r2, [sp, #1360]	; 0x550
20004928:	f8dd 1554 	ldr.w	r1, [sp, #1364]	; 0x554
2000492c:	3201      	adds	r2, #1
2000492e:	981d      	ldr	r0, [sp, #116]	; 0x74
20004930:	3101      	adds	r1, #1
20004932:	2a07      	cmp	r2, #7
20004934:	f8cd 1554 	str.w	r1, [sp, #1364]	; 0x554
20004938:	6018      	str	r0, [r3, #0]
2000493a:	f8cd 2550 	str.w	r2, [sp, #1360]	; 0x550
2000493e:	f300 855f 	bgt.w	20005400 <_vfprintf_r+0x15dc>
20004942:	3308      	adds	r3, #8
20004944:	991a      	ldr	r1, [sp, #104]	; 0x68
20004946:	1e4f      	subs	r7, r1, #1
20004948:	2f00      	cmp	r7, #0
2000494a:	f77f ad32 	ble.w	200043b2 <_vfprintf_r+0x58e>
2000494e:	2f10      	cmp	r7, #16
20004950:	f8df 8534 	ldr.w	r8, [pc, #1332]	; 20004e88 <_vfprintf_r+0x1064>
20004954:	f340 82ea 	ble.w	20004f2c <_vfprintf_r+0x1108>
20004958:	4642      	mov	r2, r8
2000495a:	f50d 6aa8 	add.w	sl, sp, #1344	; 0x540
2000495e:	46a8      	mov	r8, r5
20004960:	2410      	movs	r4, #16
20004962:	f10a 0a0c 	add.w	sl, sl, #12
20004966:	4615      	mov	r5, r2
20004968:	e003      	b.n	20004972 <_vfprintf_r+0xb4e>
2000496a:	3f10      	subs	r7, #16
2000496c:	2f10      	cmp	r7, #16
2000496e:	f340 82da 	ble.w	20004f26 <_vfprintf_r+0x1102>
20004972:	605c      	str	r4, [r3, #4]
20004974:	f8dd 2550 	ldr.w	r2, [sp, #1360]	; 0x550
20004978:	f8dd 1554 	ldr.w	r1, [sp, #1364]	; 0x554
2000497c:	3201      	adds	r2, #1
2000497e:	601d      	str	r5, [r3, #0]
20004980:	3110      	adds	r1, #16
20004982:	2a07      	cmp	r2, #7
20004984:	f8cd 1554 	str.w	r1, [sp, #1364]	; 0x554
20004988:	f103 0308 	add.w	r3, r3, #8
2000498c:	f8cd 2550 	str.w	r2, [sp, #1360]	; 0x550
20004990:	ddeb      	ble.n	2000496a <_vfprintf_r+0xb46>
20004992:	4648      	mov	r0, r9
20004994:	4631      	mov	r1, r6
20004996:	4652      	mov	r2, sl
20004998:	f7ff fa36 	bl	20003e08 <__sprint_r>
2000499c:	f50d 639c 	add.w	r3, sp, #1248	; 0x4e0
200049a0:	3304      	adds	r3, #4
200049a2:	2800      	cmp	r0, #0
200049a4:	d0e1      	beq.n	2000496a <_vfprintf_r+0xb46>
200049a6:	f7ff bb5d 	b.w	20004064 <_vfprintf_r+0x240>
200049aa:	b97b      	cbnz	r3, 200049cc <_vfprintf_r+0xba8>
200049ac:	990a      	ldr	r1, [sp, #40]	; 0x28
200049ae:	f011 0f01 	tst.w	r1, #1
200049b2:	d00b      	beq.n	200049cc <_vfprintf_r+0xba8>
200049b4:	f50d 62a4 	add.w	r2, sp, #1312	; 0x520
200049b8:	2330      	movs	r3, #48	; 0x30
200049ba:	3204      	adds	r2, #4
200049bc:	f88d 354b 	strb.w	r3, [sp, #1355]	; 0x54b
200049c0:	3227      	adds	r2, #39	; 0x27
200049c2:	2301      	movs	r3, #1
200049c4:	9213      	str	r2, [sp, #76]	; 0x4c
200049c6:	9310      	str	r3, [sp, #64]	; 0x40
200049c8:	f7ff bbf3 	b.w	200041b2 <_vfprintf_r+0x38e>
200049cc:	9818      	ldr	r0, [sp, #96]	; 0x60
200049ce:	2100      	movs	r1, #0
200049d0:	9110      	str	r1, [sp, #64]	; 0x40
200049d2:	9013      	str	r0, [sp, #76]	; 0x4c
200049d4:	f7ff bbed 	b.w	200041b2 <_vfprintf_r+0x38e>
200049d8:	980f      	ldr	r0, [sp, #60]	; 0x3c
200049da:	990c      	ldr	r1, [sp, #48]	; 0x30
200049dc:	1a47      	subs	r7, r0, r1
200049de:	2f00      	cmp	r7, #0
200049e0:	f77f ac84 	ble.w	200042ec <_vfprintf_r+0x4c8>
200049e4:	2f10      	cmp	r7, #16
200049e6:	f8df 84a0 	ldr.w	r8, [pc, #1184]	; 20004e88 <_vfprintf_r+0x1064>
200049ea:	dd2e      	ble.n	20004a4a <_vfprintf_r+0xc26>
200049ec:	4643      	mov	r3, r8
200049ee:	f50d 6ba8 	add.w	fp, sp, #1344	; 0x540
200049f2:	46a8      	mov	r8, r5
200049f4:	f04f 0a10 	mov.w	sl, #16
200049f8:	f10b 0b0c 	add.w	fp, fp, #12
200049fc:	461d      	mov	r5, r3
200049fe:	e002      	b.n	20004a06 <_vfprintf_r+0xbe2>
20004a00:	3f10      	subs	r7, #16
20004a02:	2f10      	cmp	r7, #16
20004a04:	dd1e      	ble.n	20004a44 <_vfprintf_r+0xc20>
20004a06:	f8c4 a004 	str.w	sl, [r4, #4]
20004a0a:	f8dd 3550 	ldr.w	r3, [sp, #1360]	; 0x550
20004a0e:	f8dd 2554 	ldr.w	r2, [sp, #1364]	; 0x554
20004a12:	3301      	adds	r3, #1
20004a14:	6025      	str	r5, [r4, #0]
20004a16:	3210      	adds	r2, #16
20004a18:	2b07      	cmp	r3, #7
20004a1a:	f8cd 2554 	str.w	r2, [sp, #1364]	; 0x554
20004a1e:	f104 0408 	add.w	r4, r4, #8
20004a22:	f8cd 3550 	str.w	r3, [sp, #1360]	; 0x550
20004a26:	ddeb      	ble.n	20004a00 <_vfprintf_r+0xbdc>
20004a28:	f50d 649c 	add.w	r4, sp, #1248	; 0x4e0
20004a2c:	4648      	mov	r0, r9
20004a2e:	4631      	mov	r1, r6
20004a30:	465a      	mov	r2, fp
20004a32:	3404      	adds	r4, #4
20004a34:	f7ff f9e8 	bl	20003e08 <__sprint_r>
20004a38:	2800      	cmp	r0, #0
20004a3a:	f47f ab13 	bne.w	20004064 <_vfprintf_r+0x240>
20004a3e:	3f10      	subs	r7, #16
20004a40:	2f10      	cmp	r7, #16
20004a42:	dce0      	bgt.n	20004a06 <_vfprintf_r+0xbe2>
20004a44:	462b      	mov	r3, r5
20004a46:	4645      	mov	r5, r8
20004a48:	4698      	mov	r8, r3
20004a4a:	6067      	str	r7, [r4, #4]
20004a4c:	f8dd 3550 	ldr.w	r3, [sp, #1360]	; 0x550
20004a50:	f8c4 8000 	str.w	r8, [r4]
20004a54:	1c5a      	adds	r2, r3, #1
20004a56:	f8dd 3554 	ldr.w	r3, [sp, #1364]	; 0x554
20004a5a:	f8cd 2550 	str.w	r2, [sp, #1360]	; 0x550
20004a5e:	19db      	adds	r3, r3, r7
20004a60:	2a07      	cmp	r2, #7
20004a62:	f8cd 3554 	str.w	r3, [sp, #1364]	; 0x554
20004a66:	f300 823a 	bgt.w	20004ede <_vfprintf_r+0x10ba>
20004a6a:	3408      	adds	r4, #8
20004a6c:	e43e      	b.n	200042ec <_vfprintf_r+0x4c8>
20004a6e:	9913      	ldr	r1, [sp, #76]	; 0x4c
20004a70:	6063      	str	r3, [r4, #4]
20004a72:	f8dd 2550 	ldr.w	r2, [sp, #1360]	; 0x550
20004a76:	6021      	str	r1, [r4, #0]
20004a78:	f8dd 1554 	ldr.w	r1, [sp, #1364]	; 0x554
20004a7c:	3201      	adds	r2, #1
20004a7e:	f8cd 2550 	str.w	r2, [sp, #1360]	; 0x550
20004a82:	18cb      	adds	r3, r1, r3
20004a84:	2a07      	cmp	r2, #7
20004a86:	f8cd 3554 	str.w	r3, [sp, #1364]	; 0x554
20004a8a:	f300 8549 	bgt.w	20005520 <_vfprintf_r+0x16fc>
20004a8e:	3408      	adds	r4, #8
20004a90:	9a1d      	ldr	r2, [sp, #116]	; 0x74
20004a92:	2301      	movs	r3, #1
20004a94:	f8dd 7570 	ldr.w	r7, [sp, #1392]	; 0x570
20004a98:	6063      	str	r3, [r4, #4]
20004a9a:	f8dd 3550 	ldr.w	r3, [sp, #1360]	; 0x550
20004a9e:	6022      	str	r2, [r4, #0]
20004aa0:	f8dd 2554 	ldr.w	r2, [sp, #1364]	; 0x554
20004aa4:	3301      	adds	r3, #1
20004aa6:	f8cd 3550 	str.w	r3, [sp, #1360]	; 0x550
20004aaa:	3201      	adds	r2, #1
20004aac:	2b07      	cmp	r3, #7
20004aae:	f8cd 2554 	str.w	r2, [sp, #1364]	; 0x554
20004ab2:	bfd8      	it	le
20004ab4:	f104 0308 	addle.w	r3, r4, #8
20004ab8:	f300 8523 	bgt.w	20005502 <_vfprintf_r+0x16de>
20004abc:	9813      	ldr	r0, [sp, #76]	; 0x4c
20004abe:	f8dd 2570 	ldr.w	r2, [sp, #1392]	; 0x570
20004ac2:	19c7      	adds	r7, r0, r7
20004ac4:	981a      	ldr	r0, [sp, #104]	; 0x68
20004ac6:	601f      	str	r7, [r3, #0]
20004ac8:	1a81      	subs	r1, r0, r2
20004aca:	6059      	str	r1, [r3, #4]
20004acc:	f8dd 1554 	ldr.w	r1, [sp, #1364]	; 0x554
20004ad0:	1a8a      	subs	r2, r1, r2
20004ad2:	f8dd 1550 	ldr.w	r1, [sp, #1360]	; 0x550
20004ad6:	1812      	adds	r2, r2, r0
20004ad8:	f8cd 2554 	str.w	r2, [sp, #1364]	; 0x554
20004adc:	3101      	adds	r1, #1
20004ade:	f8cd 1550 	str.w	r1, [sp, #1360]	; 0x550
20004ae2:	2907      	cmp	r1, #7
20004ae4:	f340 8232 	ble.w	20004f4c <_vfprintf_r+0x1128>
20004ae8:	f50d 62a8 	add.w	r2, sp, #1344	; 0x540
20004aec:	4648      	mov	r0, r9
20004aee:	4631      	mov	r1, r6
20004af0:	320c      	adds	r2, #12
20004af2:	f7ff f989 	bl	20003e08 <__sprint_r>
20004af6:	2800      	cmp	r0, #0
20004af8:	f47f aab4 	bne.w	20004064 <_vfprintf_r+0x240>
20004afc:	f50d 639c 	add.w	r3, sp, #1248	; 0x4e0
20004b00:	3304      	adds	r3, #4
20004b02:	e456      	b.n	200043b2 <_vfprintf_r+0x58e>
20004b04:	f50d 62a8 	add.w	r2, sp, #1344	; 0x540
20004b08:	4648      	mov	r0, r9
20004b0a:	4631      	mov	r1, r6
20004b0c:	320c      	adds	r2, #12
20004b0e:	f7ff f97b 	bl	20003e08 <__sprint_r>
20004b12:	2800      	cmp	r0, #0
20004b14:	f43f acb4 	beq.w	20004480 <_vfprintf_r+0x65c>
20004b18:	f7ff baa4 	b.w	20004064 <_vfprintf_r+0x240>
20004b1c:	991a      	ldr	r1, [sp, #104]	; 0x68
20004b1e:	2901      	cmp	r1, #1
20004b20:	dd4c      	ble.n	20004bbc <_vfprintf_r+0xd98>
20004b22:	2301      	movs	r3, #1
20004b24:	6063      	str	r3, [r4, #4]
20004b26:	f8dd 3550 	ldr.w	r3, [sp, #1360]	; 0x550
20004b2a:	f8dd 2554 	ldr.w	r2, [sp, #1364]	; 0x554
20004b2e:	3301      	adds	r3, #1
20004b30:	9813      	ldr	r0, [sp, #76]	; 0x4c
20004b32:	3201      	adds	r2, #1
20004b34:	2b07      	cmp	r3, #7
20004b36:	f8cd 2554 	str.w	r2, [sp, #1364]	; 0x554
20004b3a:	6020      	str	r0, [r4, #0]
20004b3c:	f8cd 3550 	str.w	r3, [sp, #1360]	; 0x550
20004b40:	f300 81b2 	bgt.w	20004ea8 <_vfprintf_r+0x1084>
20004b44:	3408      	adds	r4, #8
20004b46:	2301      	movs	r3, #1
20004b48:	6063      	str	r3, [r4, #4]
20004b4a:	f8dd 3550 	ldr.w	r3, [sp, #1360]	; 0x550
20004b4e:	f8dd 2554 	ldr.w	r2, [sp, #1364]	; 0x554
20004b52:	3301      	adds	r3, #1
20004b54:	991d      	ldr	r1, [sp, #116]	; 0x74
20004b56:	3201      	adds	r2, #1
20004b58:	2b07      	cmp	r3, #7
20004b5a:	f8cd 2554 	str.w	r2, [sp, #1364]	; 0x554
20004b5e:	6021      	str	r1, [r4, #0]
20004b60:	f8cd 3550 	str.w	r3, [sp, #1360]	; 0x550
20004b64:	f300 8192 	bgt.w	20004e8c <_vfprintf_r+0x1068>
20004b68:	3408      	adds	r4, #8
20004b6a:	9812      	ldr	r0, [sp, #72]	; 0x48
20004b6c:	2200      	movs	r2, #0
20004b6e:	2300      	movs	r3, #0
20004b70:	991b      	ldr	r1, [sp, #108]	; 0x6c
20004b72:	f003 feb5 	bl	200088e0 <__aeabi_dcmpeq>
20004b76:	2800      	cmp	r0, #0
20004b78:	f040 811d 	bne.w	20004db6 <_vfprintf_r+0xf92>
20004b7c:	9b1a      	ldr	r3, [sp, #104]	; 0x68
20004b7e:	9813      	ldr	r0, [sp, #76]	; 0x4c
20004b80:	1e5a      	subs	r2, r3, #1
20004b82:	6062      	str	r2, [r4, #4]
20004b84:	f8dd 3550 	ldr.w	r3, [sp, #1360]	; 0x550
20004b88:	1c41      	adds	r1, r0, #1
20004b8a:	6021      	str	r1, [r4, #0]
20004b8c:	f8dd 1554 	ldr.w	r1, [sp, #1364]	; 0x554
20004b90:	3301      	adds	r3, #1
20004b92:	f8cd 3550 	str.w	r3, [sp, #1360]	; 0x550
20004b96:	188a      	adds	r2, r1, r2
20004b98:	2b07      	cmp	r3, #7
20004b9a:	f8cd 2554 	str.w	r2, [sp, #1364]	; 0x554
20004b9e:	dc21      	bgt.n	20004be4 <_vfprintf_r+0xdc0>
20004ba0:	3408      	adds	r4, #8
20004ba2:	9b1c      	ldr	r3, [sp, #112]	; 0x70
20004ba4:	f50d 62ac 	add.w	r2, sp, #1376	; 0x560
20004ba8:	981c      	ldr	r0, [sp, #112]	; 0x70
20004baa:	6022      	str	r2, [r4, #0]
20004bac:	6063      	str	r3, [r4, #4]
20004bae:	f8dd 3550 	ldr.w	r3, [sp, #1360]	; 0x550
20004bb2:	f8dd 2554 	ldr.w	r2, [sp, #1364]	; 0x554
20004bb6:	3301      	adds	r3, #1
20004bb8:	f7ff bbf0 	b.w	2000439c <_vfprintf_r+0x578>
20004bbc:	9a0a      	ldr	r2, [sp, #40]	; 0x28
20004bbe:	f012 0f01 	tst.w	r2, #1
20004bc2:	d1ae      	bne.n	20004b22 <_vfprintf_r+0xcfe>
20004bc4:	9a13      	ldr	r2, [sp, #76]	; 0x4c
20004bc6:	2301      	movs	r3, #1
20004bc8:	6063      	str	r3, [r4, #4]
20004bca:	f8dd 3550 	ldr.w	r3, [sp, #1360]	; 0x550
20004bce:	6022      	str	r2, [r4, #0]
20004bd0:	f8dd 2554 	ldr.w	r2, [sp, #1364]	; 0x554
20004bd4:	3301      	adds	r3, #1
20004bd6:	f8cd 3550 	str.w	r3, [sp, #1360]	; 0x550
20004bda:	3201      	adds	r2, #1
20004bdc:	2b07      	cmp	r3, #7
20004bde:	f8cd 2554 	str.w	r2, [sp, #1364]	; 0x554
20004be2:	dddd      	ble.n	20004ba0 <_vfprintf_r+0xd7c>
20004be4:	f50d 62a8 	add.w	r2, sp, #1344	; 0x540
20004be8:	4648      	mov	r0, r9
20004bea:	4631      	mov	r1, r6
20004bec:	320c      	adds	r2, #12
20004bee:	f7ff f90b 	bl	20003e08 <__sprint_r>
20004bf2:	2800      	cmp	r0, #0
20004bf4:	f47f aa36 	bne.w	20004064 <_vfprintf_r+0x240>
20004bf8:	f50d 649c 	add.w	r4, sp, #1248	; 0x4e0
20004bfc:	3404      	adds	r4, #4
20004bfe:	e7d0      	b.n	20004ba2 <_vfprintf_r+0xd7e>
20004c00:	f50d 62a8 	add.w	r2, sp, #1344	; 0x540
20004c04:	4648      	mov	r0, r9
20004c06:	4631      	mov	r1, r6
20004c08:	320c      	adds	r2, #12
20004c0a:	f7ff f8fd 	bl	20003e08 <__sprint_r>
20004c0e:	2800      	cmp	r0, #0
20004c10:	f47f aa28 	bne.w	20004064 <_vfprintf_r+0x240>
20004c14:	f50d 649c 	add.w	r4, sp, #1248	; 0x4e0
20004c18:	3404      	adds	r4, #4
20004c1a:	f7ff bbb0 	b.w	2000437e <_vfprintf_r+0x55a>
20004c1e:	f50d 62a8 	add.w	r2, sp, #1344	; 0x540
20004c22:	4648      	mov	r0, r9
20004c24:	4631      	mov	r1, r6
20004c26:	320c      	adds	r2, #12
20004c28:	f7ff f8ee 	bl	20003e08 <__sprint_r>
20004c2c:	2800      	cmp	r0, #0
20004c2e:	f47f aa19 	bne.w	20004064 <_vfprintf_r+0x240>
20004c32:	f50d 649c 	add.w	r4, sp, #1248	; 0x4e0
20004c36:	3404      	adds	r4, #4
20004c38:	f7ff bb3c 	b.w	200042b4 <_vfprintf_r+0x490>
20004c3c:	f50d 62a8 	add.w	r2, sp, #1344	; 0x540
20004c40:	4648      	mov	r0, r9
20004c42:	4631      	mov	r1, r6
20004c44:	320c      	adds	r2, #12
20004c46:	f7ff f8df 	bl	20003e08 <__sprint_r>
20004c4a:	2800      	cmp	r0, #0
20004c4c:	f47f aa0a 	bne.w	20004064 <_vfprintf_r+0x240>
20004c50:	f50d 649c 	add.w	r4, sp, #1248	; 0x4e0
20004c54:	3404      	adds	r4, #4
20004c56:	f7ff bb43 	b.w	200042e0 <_vfprintf_r+0x4bc>
20004c5a:	f8dd 3570 	ldr.w	r3, [sp, #1392]	; 0x570
20004c5e:	2b00      	cmp	r3, #0
20004c60:	f340 81fd 	ble.w	2000505e <_vfprintf_r+0x123a>
20004c64:	991a      	ldr	r1, [sp, #104]	; 0x68
20004c66:	428b      	cmp	r3, r1
20004c68:	f6ff af01 	blt.w	20004a6e <_vfprintf_r+0xc4a>
20004c6c:	9a13      	ldr	r2, [sp, #76]	; 0x4c
20004c6e:	6061      	str	r1, [r4, #4]
20004c70:	f8dd 3550 	ldr.w	r3, [sp, #1360]	; 0x550
20004c74:	6022      	str	r2, [r4, #0]
20004c76:	f8dd 2554 	ldr.w	r2, [sp, #1364]	; 0x554
20004c7a:	3301      	adds	r3, #1
20004c7c:	f8cd 3550 	str.w	r3, [sp, #1360]	; 0x550
20004c80:	1852      	adds	r2, r2, r1
20004c82:	2b07      	cmp	r3, #7
20004c84:	f8cd 2554 	str.w	r2, [sp, #1364]	; 0x554
20004c88:	bfd8      	it	le
20004c8a:	f104 0308 	addle.w	r3, r4, #8
20004c8e:	f300 8429 	bgt.w	200054e4 <_vfprintf_r+0x16c0>
20004c92:	f8dd 4570 	ldr.w	r4, [sp, #1392]	; 0x570
20004c96:	981a      	ldr	r0, [sp, #104]	; 0x68
20004c98:	1a24      	subs	r4, r4, r0
20004c9a:	2c00      	cmp	r4, #0
20004c9c:	f340 81b3 	ble.w	20005006 <_vfprintf_r+0x11e2>
20004ca0:	2c10      	cmp	r4, #16
20004ca2:	f8df 81e4 	ldr.w	r8, [pc, #484]	; 20004e88 <_vfprintf_r+0x1064>
20004ca6:	f340 819d 	ble.w	20004fe4 <_vfprintf_r+0x11c0>
20004caa:	4642      	mov	r2, r8
20004cac:	f50d 6aa8 	add.w	sl, sp, #1344	; 0x540
20004cb0:	46a8      	mov	r8, r5
20004cb2:	2710      	movs	r7, #16
20004cb4:	f10a 0a0c 	add.w	sl, sl, #12
20004cb8:	4615      	mov	r5, r2
20004cba:	e003      	b.n	20004cc4 <_vfprintf_r+0xea0>
20004cbc:	3c10      	subs	r4, #16
20004cbe:	2c10      	cmp	r4, #16
20004cc0:	f340 818d 	ble.w	20004fde <_vfprintf_r+0x11ba>
20004cc4:	605f      	str	r7, [r3, #4]
20004cc6:	f8dd 2550 	ldr.w	r2, [sp, #1360]	; 0x550
20004cca:	f8dd 1554 	ldr.w	r1, [sp, #1364]	; 0x554
20004cce:	3201      	adds	r2, #1
20004cd0:	601d      	str	r5, [r3, #0]
20004cd2:	3110      	adds	r1, #16
20004cd4:	2a07      	cmp	r2, #7
20004cd6:	f8cd 1554 	str.w	r1, [sp, #1364]	; 0x554
20004cda:	f103 0308 	add.w	r3, r3, #8
20004cde:	f8cd 2550 	str.w	r2, [sp, #1360]	; 0x550
20004ce2:	ddeb      	ble.n	20004cbc <_vfprintf_r+0xe98>
20004ce4:	4648      	mov	r0, r9
20004ce6:	4631      	mov	r1, r6
20004ce8:	4652      	mov	r2, sl
20004cea:	f7ff f88d 	bl	20003e08 <__sprint_r>
20004cee:	f50d 639c 	add.w	r3, sp, #1248	; 0x4e0
20004cf2:	3304      	adds	r3, #4
20004cf4:	2800      	cmp	r0, #0
20004cf6:	d0e1      	beq.n	20004cbc <_vfprintf_r+0xe98>
20004cf8:	f7ff b9b4 	b.w	20004064 <_vfprintf_r+0x240>
20004cfc:	9a18      	ldr	r2, [sp, #96]	; 0x60
20004cfe:	9819      	ldr	r0, [sp, #100]	; 0x64
20004d00:	4613      	mov	r3, r2
20004d02:	9213      	str	r2, [sp, #76]	; 0x4c
20004d04:	f00a 020f 	and.w	r2, sl, #15
20004d08:	ea4f 111a 	mov.w	r1, sl, lsr #4
20004d0c:	ea41 710b 	orr.w	r1, r1, fp, lsl #28
20004d10:	ea4f 1c1b 	mov.w	ip, fp, lsr #4
20004d14:	5c82      	ldrb	r2, [r0, r2]
20004d16:	468a      	mov	sl, r1
20004d18:	46e3      	mov	fp, ip
20004d1a:	ea5a 0c0b 	orrs.w	ip, sl, fp
20004d1e:	f803 2d01 	strb.w	r2, [r3, #-1]!
20004d22:	d1ef      	bne.n	20004d04 <_vfprintf_r+0xee0>
20004d24:	9818      	ldr	r0, [sp, #96]	; 0x60
20004d26:	9313      	str	r3, [sp, #76]	; 0x4c
20004d28:	1ac0      	subs	r0, r0, r3
20004d2a:	9010      	str	r0, [sp, #64]	; 0x40
20004d2c:	f7ff ba41 	b.w	200041b2 <_vfprintf_r+0x38e>
20004d30:	2209      	movs	r2, #9
20004d32:	2300      	movs	r3, #0
20004d34:	4552      	cmp	r2, sl
20004d36:	eb73 000b 	sbcs.w	r0, r3, fp
20004d3a:	f8dd 8060 	ldr.w	r8, [sp, #96]	; 0x60
20004d3e:	d21f      	bcs.n	20004d80 <_vfprintf_r+0xf5c>
20004d40:	4623      	mov	r3, r4
20004d42:	4644      	mov	r4, r8
20004d44:	46b8      	mov	r8, r7
20004d46:	461f      	mov	r7, r3
20004d48:	4650      	mov	r0, sl
20004d4a:	4659      	mov	r1, fp
20004d4c:	220a      	movs	r2, #10
20004d4e:	2300      	movs	r3, #0
20004d50:	f003 fe20 	bl	20008994 <__aeabi_uldivmod>
20004d54:	2300      	movs	r3, #0
20004d56:	4650      	mov	r0, sl
20004d58:	4659      	mov	r1, fp
20004d5a:	f102 0c30 	add.w	ip, r2, #48	; 0x30
20004d5e:	220a      	movs	r2, #10
20004d60:	f804 cd01 	strb.w	ip, [r4, #-1]!
20004d64:	f003 fe16 	bl	20008994 <__aeabi_uldivmod>
20004d68:	2209      	movs	r2, #9
20004d6a:	2300      	movs	r3, #0
20004d6c:	4682      	mov	sl, r0
20004d6e:	468b      	mov	fp, r1
20004d70:	4552      	cmp	r2, sl
20004d72:	eb73 030b 	sbcs.w	r3, r3, fp
20004d76:	d3e7      	bcc.n	20004d48 <_vfprintf_r+0xf24>
20004d78:	463b      	mov	r3, r7
20004d7a:	4647      	mov	r7, r8
20004d7c:	46a0      	mov	r8, r4
20004d7e:	461c      	mov	r4, r3
20004d80:	f108 30ff 	add.w	r0, r8, #4294967295
20004d84:	f10a 0a30 	add.w	sl, sl, #48	; 0x30
20004d88:	9013      	str	r0, [sp, #76]	; 0x4c
20004d8a:	f808 ac01 	strb.w	sl, [r8, #-1]
20004d8e:	9918      	ldr	r1, [sp, #96]	; 0x60
20004d90:	1a09      	subs	r1, r1, r0
20004d92:	9110      	str	r1, [sp, #64]	; 0x40
20004d94:	f7ff ba0d 	b.w	200041b2 <_vfprintf_r+0x38e>
20004d98:	f50d 62a8 	add.w	r2, sp, #1344	; 0x540
20004d9c:	4648      	mov	r0, r9
20004d9e:	4631      	mov	r1, r6
20004da0:	320c      	adds	r2, #12
20004da2:	f7ff f831 	bl	20003e08 <__sprint_r>
20004da6:	2800      	cmp	r0, #0
20004da8:	f47f a95c 	bne.w	20004064 <_vfprintf_r+0x240>
20004dac:	f50d 649c 	add.w	r4, sp, #1248	; 0x4e0
20004db0:	3404      	adds	r4, #4
20004db2:	f7ff ba68 	b.w	20004286 <_vfprintf_r+0x462>
20004db6:	991a      	ldr	r1, [sp, #104]	; 0x68
20004db8:	1e4f      	subs	r7, r1, #1
20004dba:	2f00      	cmp	r7, #0
20004dbc:	f77f aef1 	ble.w	20004ba2 <_vfprintf_r+0xd7e>
20004dc0:	2f10      	cmp	r7, #16
20004dc2:	f8df 80c4 	ldr.w	r8, [pc, #196]	; 20004e88 <_vfprintf_r+0x1064>
20004dc6:	dd4e      	ble.n	20004e66 <_vfprintf_r+0x1042>
20004dc8:	4643      	mov	r3, r8
20004dca:	f50d 6ba8 	add.w	fp, sp, #1344	; 0x540
20004dce:	46a8      	mov	r8, r5
20004dd0:	f04f 0a10 	mov.w	sl, #16
20004dd4:	f10b 0b0c 	add.w	fp, fp, #12
20004dd8:	461d      	mov	r5, r3
20004dda:	e002      	b.n	20004de2 <_vfprintf_r+0xfbe>
20004ddc:	3f10      	subs	r7, #16
20004dde:	2f10      	cmp	r7, #16
20004de0:	dd3e      	ble.n	20004e60 <_vfprintf_r+0x103c>
20004de2:	f8c4 a004 	str.w	sl, [r4, #4]
20004de6:	f8dd 3550 	ldr.w	r3, [sp, #1360]	; 0x550
20004dea:	f8dd 2554 	ldr.w	r2, [sp, #1364]	; 0x554
20004dee:	3301      	adds	r3, #1
20004df0:	6025      	str	r5, [r4, #0]
20004df2:	3210      	adds	r2, #16
20004df4:	2b07      	cmp	r3, #7
20004df6:	f8cd 2554 	str.w	r2, [sp, #1364]	; 0x554
20004dfa:	f104 0408 	add.w	r4, r4, #8
20004dfe:	f8cd 3550 	str.w	r3, [sp, #1360]	; 0x550
20004e02:	ddeb      	ble.n	20004ddc <_vfprintf_r+0xfb8>
20004e04:	f50d 649c 	add.w	r4, sp, #1248	; 0x4e0
20004e08:	4648      	mov	r0, r9
20004e0a:	4631      	mov	r1, r6
20004e0c:	465a      	mov	r2, fp
20004e0e:	3404      	adds	r4, #4
20004e10:	f7fe fffa 	bl	20003e08 <__sprint_r>
20004e14:	2800      	cmp	r0, #0
20004e16:	d0e1      	beq.n	20004ddc <_vfprintf_r+0xfb8>
20004e18:	f7ff b924 	b.w	20004064 <_vfprintf_r+0x240>
20004e1c:	9816      	ldr	r0, [sp, #88]	; 0x58
20004e1e:	2130      	movs	r1, #48	; 0x30
20004e20:	f8dd c028 	ldr.w	ip, [sp, #40]	; 0x28
20004e24:	2201      	movs	r2, #1
20004e26:	2302      	movs	r3, #2
20004e28:	f88d 1574 	strb.w	r1, [sp, #1396]	; 0x574
20004e2c:	f04c 0c02 	orr.w	ip, ip, #2
20004e30:	f88d 0575 	strb.w	r0, [sp, #1397]	; 0x575
20004e34:	f8cd c028 	str.w	ip, [sp, #40]	; 0x28
20004e38:	f7ff b986 	b.w	20004148 <_vfprintf_r+0x324>
20004e3c:	980b      	ldr	r0, [sp, #44]	; 0x2c
20004e3e:	1d01      	adds	r1, r0, #4
20004e40:	6803      	ldr	r3, [r0, #0]
20004e42:	910b      	str	r1, [sp, #44]	; 0x2c
20004e44:	469a      	mov	sl, r3
20004e46:	f04f 0b00 	mov.w	fp, #0
20004e4a:	f7ff b973 	b.w	20004134 <_vfprintf_r+0x310>
20004e4e:	980b      	ldr	r0, [sp, #44]	; 0x2c
20004e50:	1d01      	adds	r1, r0, #4
20004e52:	6803      	ldr	r3, [r0, #0]
20004e54:	910b      	str	r1, [sp, #44]	; 0x2c
20004e56:	469a      	mov	sl, r3
20004e58:	ea4f 7bea 	mov.w	fp, sl, asr #31
20004e5c:	f7ff bbad 	b.w	200045ba <_vfprintf_r+0x796>
20004e60:	462b      	mov	r3, r5
20004e62:	4645      	mov	r5, r8
20004e64:	4698      	mov	r8, r3
20004e66:	6067      	str	r7, [r4, #4]
20004e68:	f8dd 3550 	ldr.w	r3, [sp, #1360]	; 0x550
20004e6c:	f8dd 2554 	ldr.w	r2, [sp, #1364]	; 0x554
20004e70:	3301      	adds	r3, #1
20004e72:	f8c4 8000 	str.w	r8, [r4]
20004e76:	19d2      	adds	r2, r2, r7
20004e78:	2b07      	cmp	r3, #7
20004e7a:	f8cd 2554 	str.w	r2, [sp, #1364]	; 0x554
20004e7e:	f8cd 3550 	str.w	r3, [sp, #1360]	; 0x550
20004e82:	f77f ae8d 	ble.w	20004ba0 <_vfprintf_r+0xd7c>
20004e86:	e6ad      	b.n	20004be4 <_vfprintf_r+0xdc0>
20004e88:	20009404 	.word	0x20009404
20004e8c:	f50d 62a8 	add.w	r2, sp, #1344	; 0x540
20004e90:	4648      	mov	r0, r9
20004e92:	4631      	mov	r1, r6
20004e94:	320c      	adds	r2, #12
20004e96:	f7fe ffb7 	bl	20003e08 <__sprint_r>
20004e9a:	2800      	cmp	r0, #0
20004e9c:	f47f a8e2 	bne.w	20004064 <_vfprintf_r+0x240>
20004ea0:	f50d 649c 	add.w	r4, sp, #1248	; 0x4e0
20004ea4:	3404      	adds	r4, #4
20004ea6:	e660      	b.n	20004b6a <_vfprintf_r+0xd46>
20004ea8:	f50d 62a8 	add.w	r2, sp, #1344	; 0x540
20004eac:	4648      	mov	r0, r9
20004eae:	4631      	mov	r1, r6
20004eb0:	320c      	adds	r2, #12
20004eb2:	f7fe ffa9 	bl	20003e08 <__sprint_r>
20004eb6:	2800      	cmp	r0, #0
20004eb8:	f47f a8d4 	bne.w	20004064 <_vfprintf_r+0x240>
20004ebc:	f50d 649c 	add.w	r4, sp, #1248	; 0x4e0
20004ec0:	3404      	adds	r4, #4
20004ec2:	e640      	b.n	20004b46 <_vfprintf_r+0xd22>
20004ec4:	2830      	cmp	r0, #48	; 0x30
20004ec6:	f000 82ec 	beq.w	200054a2 <_vfprintf_r+0x167e>
20004eca:	9813      	ldr	r0, [sp, #76]	; 0x4c
20004ecc:	2330      	movs	r3, #48	; 0x30
20004ece:	f800 3d01 	strb.w	r3, [r0, #-1]!
20004ed2:	9918      	ldr	r1, [sp, #96]	; 0x60
20004ed4:	9013      	str	r0, [sp, #76]	; 0x4c
20004ed6:	1a09      	subs	r1, r1, r0
20004ed8:	9110      	str	r1, [sp, #64]	; 0x40
20004eda:	f7ff b96a 	b.w	200041b2 <_vfprintf_r+0x38e>
20004ede:	f50d 62a8 	add.w	r2, sp, #1344	; 0x540
20004ee2:	4648      	mov	r0, r9
20004ee4:	4631      	mov	r1, r6
20004ee6:	320c      	adds	r2, #12
20004ee8:	f7fe ff8e 	bl	20003e08 <__sprint_r>
20004eec:	2800      	cmp	r0, #0
20004eee:	f47f a8b9 	bne.w	20004064 <_vfprintf_r+0x240>
20004ef2:	f50d 649c 	add.w	r4, sp, #1248	; 0x4e0
20004ef6:	3404      	adds	r4, #4
20004ef8:	f7ff b9f8 	b.w	200042ec <_vfprintf_r+0x4c8>
20004efc:	f1da 0a00 	rsbs	sl, sl, #0
20004f00:	eb6b 0b4b 	sbc.w	fp, fp, fp, lsl #1
20004f04:	232d      	movs	r3, #45	; 0x2d
20004f06:	ea5a 0c0b 	orrs.w	ip, sl, fp
20004f0a:	f88d 3577 	strb.w	r3, [sp, #1399]	; 0x577
20004f0e:	bf0c      	ite	eq
20004f10:	2200      	moveq	r2, #0
20004f12:	2201      	movne	r2, #1
20004f14:	2301      	movs	r3, #1
20004f16:	f7ff b91b 	b.w	20004150 <_vfprintf_r+0x32c>
20004f1a:	990b      	ldr	r1, [sp, #44]	; 0x2c
20004f1c:	462b      	mov	r3, r5
20004f1e:	782a      	ldrb	r2, [r5, #0]
20004f20:	910b      	str	r1, [sp, #44]	; 0x2c
20004f22:	f7ff b82a 	b.w	20003f7a <_vfprintf_r+0x156>
20004f26:	462a      	mov	r2, r5
20004f28:	4645      	mov	r5, r8
20004f2a:	4690      	mov	r8, r2
20004f2c:	605f      	str	r7, [r3, #4]
20004f2e:	f8dd 2550 	ldr.w	r2, [sp, #1360]	; 0x550
20004f32:	f8dd 1554 	ldr.w	r1, [sp, #1364]	; 0x554
20004f36:	3201      	adds	r2, #1
20004f38:	f8c3 8000 	str.w	r8, [r3]
20004f3c:	19c9      	adds	r1, r1, r7
20004f3e:	2a07      	cmp	r2, #7
20004f40:	f8cd 1554 	str.w	r1, [sp, #1364]	; 0x554
20004f44:	f8cd 2550 	str.w	r2, [sp, #1360]	; 0x550
20004f48:	f73f adce 	bgt.w	20004ae8 <_vfprintf_r+0xcc4>
20004f4c:	3308      	adds	r3, #8
20004f4e:	f7ff ba30 	b.w	200043b2 <_vfprintf_r+0x58e>
20004f52:	980a      	ldr	r0, [sp, #40]	; 0x28
20004f54:	f010 0340 	ands.w	r3, r0, #64	; 0x40
20004f58:	f000 81ed 	beq.w	20005336 <_vfprintf_r+0x1512>
20004f5c:	990b      	ldr	r1, [sp, #44]	; 0x2c
20004f5e:	4613      	mov	r3, r2
20004f60:	1d0a      	adds	r2, r1, #4
20004f62:	920b      	str	r2, [sp, #44]	; 0x2c
20004f64:	f8b1 a000 	ldrh.w	sl, [r1]
20004f68:	f1ba 0200 	subs.w	r2, sl, #0
20004f6c:	bf18      	it	ne
20004f6e:	2201      	movne	r2, #1
20004f70:	46d2      	mov	sl, sl
20004f72:	f04f 0b00 	mov.w	fp, #0
20004f76:	f7ff b8e7 	b.w	20004148 <_vfprintf_r+0x324>
20004f7a:	9b0a      	ldr	r3, [sp, #40]	; 0x28
20004f7c:	f013 0f40 	tst.w	r3, #64	; 0x40
20004f80:	f000 81cc 	beq.w	2000531c <_vfprintf_r+0x14f8>
20004f84:	980b      	ldr	r0, [sp, #44]	; 0x2c
20004f86:	2301      	movs	r3, #1
20004f88:	1d01      	adds	r1, r0, #4
20004f8a:	910b      	str	r1, [sp, #44]	; 0x2c
20004f8c:	f8b0 a000 	ldrh.w	sl, [r0]
20004f90:	f1ba 0200 	subs.w	r2, sl, #0
20004f94:	bf18      	it	ne
20004f96:	2201      	movne	r2, #1
20004f98:	46d2      	mov	sl, sl
20004f9a:	f04f 0b00 	mov.w	fp, #0
20004f9e:	f7ff b8d3 	b.w	20004148 <_vfprintf_r+0x324>
20004fa2:	9b0a      	ldr	r3, [sp, #40]	; 0x28
20004fa4:	f013 0f10 	tst.w	r3, #16
20004fa8:	f000 81a4 	beq.w	200052f4 <_vfprintf_r+0x14d0>
20004fac:	980b      	ldr	r0, [sp, #44]	; 0x2c
20004fae:	9911      	ldr	r1, [sp, #68]	; 0x44
20004fb0:	f100 0a04 	add.w	sl, r0, #4
20004fb4:	6803      	ldr	r3, [r0, #0]
20004fb6:	6019      	str	r1, [r3, #0]
20004fb8:	f7fe bf9c 	b.w	20003ef4 <_vfprintf_r+0xd0>
20004fbc:	980b      	ldr	r0, [sp, #44]	; 0x2c
20004fbe:	1dc3      	adds	r3, r0, #7
20004fc0:	f023 0307 	bic.w	r3, r3, #7
20004fc4:	f103 0108 	add.w	r1, r3, #8
20004fc8:	910b      	str	r1, [sp, #44]	; 0x2c
20004fca:	f8d3 8004 	ldr.w	r8, [r3, #4]
20004fce:	f8d3 a000 	ldr.w	sl, [r3]
20004fd2:	f8cd 806c 	str.w	r8, [sp, #108]	; 0x6c
20004fd6:	f8cd a048 	str.w	sl, [sp, #72]	; 0x48
20004fda:	f7ff bb11 	b.w	20004600 <_vfprintf_r+0x7dc>
20004fde:	462a      	mov	r2, r5
20004fe0:	4645      	mov	r5, r8
20004fe2:	4690      	mov	r8, r2
20004fe4:	605c      	str	r4, [r3, #4]
20004fe6:	f8dd 2550 	ldr.w	r2, [sp, #1360]	; 0x550
20004fea:	f8dd 1554 	ldr.w	r1, [sp, #1364]	; 0x554
20004fee:	3201      	adds	r2, #1
20004ff0:	f8c3 8000 	str.w	r8, [r3]
20004ff4:	1909      	adds	r1, r1, r4
20004ff6:	2a07      	cmp	r2, #7
20004ff8:	f8cd 1554 	str.w	r1, [sp, #1364]	; 0x554
20004ffc:	f8cd 2550 	str.w	r2, [sp, #1360]	; 0x550
20005000:	f300 82ea 	bgt.w	200055d8 <_vfprintf_r+0x17b4>
20005004:	3308      	adds	r3, #8
20005006:	990a      	ldr	r1, [sp, #40]	; 0x28
20005008:	f011 0f01 	tst.w	r1, #1
2000500c:	f43f a9d1 	beq.w	200043b2 <_vfprintf_r+0x58e>
20005010:	2201      	movs	r2, #1
20005012:	605a      	str	r2, [r3, #4]
20005014:	f8dd 2550 	ldr.w	r2, [sp, #1360]	; 0x550
20005018:	f8dd 1554 	ldr.w	r1, [sp, #1364]	; 0x554
2000501c:	3201      	adds	r2, #1
2000501e:	981d      	ldr	r0, [sp, #116]	; 0x74
20005020:	3101      	adds	r1, #1
20005022:	2a07      	cmp	r2, #7
20005024:	f8cd 1554 	str.w	r1, [sp, #1364]	; 0x554
20005028:	6018      	str	r0, [r3, #0]
2000502a:	f8cd 2550 	str.w	r2, [sp, #1360]	; 0x550
2000502e:	f73f ad5b 	bgt.w	20004ae8 <_vfprintf_r+0xcc4>
20005032:	3308      	adds	r3, #8
20005034:	f7ff b9bd 	b.w	200043b2 <_vfprintf_r+0x58e>
20005038:	232d      	movs	r3, #45	; 0x2d
2000503a:	f88d 3577 	strb.w	r3, [sp, #1399]	; 0x577
2000503e:	f7ff baf2 	b.w	20004626 <_vfprintf_r+0x802>
20005042:	f50d 62a8 	add.w	r2, sp, #1344	; 0x540
20005046:	4648      	mov	r0, r9
20005048:	4631      	mov	r1, r6
2000504a:	320c      	adds	r2, #12
2000504c:	f7fe fedc 	bl	20003e08 <__sprint_r>
20005050:	2800      	cmp	r0, #0
20005052:	f47f a807 	bne.w	20004064 <_vfprintf_r+0x240>
20005056:	f50d 639c 	add.w	r3, sp, #1248	; 0x4e0
2000505a:	3304      	adds	r3, #4
2000505c:	e456      	b.n	2000490c <_vfprintf_r+0xae8>
2000505e:	2301      	movs	r3, #1
20005060:	6063      	str	r3, [r4, #4]
20005062:	f8dd 2550 	ldr.w	r2, [sp, #1360]	; 0x550
20005066:	f249 4354 	movw	r3, #37972	; 0x9454
2000506a:	f2c2 0300 	movt	r3, #8192	; 0x2000
2000506e:	6023      	str	r3, [r4, #0]
20005070:	f8dd 3554 	ldr.w	r3, [sp, #1364]	; 0x554
20005074:	3201      	adds	r2, #1
20005076:	f8cd 2550 	str.w	r2, [sp, #1360]	; 0x550
2000507a:	3301      	adds	r3, #1
2000507c:	2a07      	cmp	r2, #7
2000507e:	f8cd 3554 	str.w	r3, [sp, #1364]	; 0x554
20005082:	bfd8      	it	le
20005084:	f104 0308 	addle.w	r3, r4, #8
20005088:	f300 8187 	bgt.w	2000539a <_vfprintf_r+0x1576>
2000508c:	f8dd 2570 	ldr.w	r2, [sp, #1392]	; 0x570
20005090:	b93a      	cbnz	r2, 200050a2 <_vfprintf_r+0x127e>
20005092:	9a1a      	ldr	r2, [sp, #104]	; 0x68
20005094:	b92a      	cbnz	r2, 200050a2 <_vfprintf_r+0x127e>
20005096:	f8dd c028 	ldr.w	ip, [sp, #40]	; 0x28
2000509a:	f01c 0f01 	tst.w	ip, #1
2000509e:	f43f a988 	beq.w	200043b2 <_vfprintf_r+0x58e>
200050a2:	2201      	movs	r2, #1
200050a4:	605a      	str	r2, [r3, #4]
200050a6:	f8dd 2550 	ldr.w	r2, [sp, #1360]	; 0x550
200050aa:	f8dd 1554 	ldr.w	r1, [sp, #1364]	; 0x554
200050ae:	3201      	adds	r2, #1
200050b0:	981d      	ldr	r0, [sp, #116]	; 0x74
200050b2:	3101      	adds	r1, #1
200050b4:	2a07      	cmp	r2, #7
200050b6:	f8cd 1554 	str.w	r1, [sp, #1364]	; 0x554
200050ba:	6018      	str	r0, [r3, #0]
200050bc:	f8cd 2550 	str.w	r2, [sp, #1360]	; 0x550
200050c0:	f300 8179 	bgt.w	200053b6 <_vfprintf_r+0x1592>
200050c4:	3308      	adds	r3, #8
200050c6:	f8dd 7570 	ldr.w	r7, [sp, #1392]	; 0x570
200050ca:	427f      	negs	r7, r7
200050cc:	2f00      	cmp	r7, #0
200050ce:	f340 81b3 	ble.w	20005438 <_vfprintf_r+0x1614>
200050d2:	2f10      	cmp	r7, #16
200050d4:	f8df 8650 	ldr.w	r8, [pc, #1616]	; 20005728 <_vfprintf_r+0x1904>
200050d8:	f340 81d2 	ble.w	20005480 <_vfprintf_r+0x165c>
200050dc:	4642      	mov	r2, r8
200050de:	f50d 6aa8 	add.w	sl, sp, #1344	; 0x540
200050e2:	46a8      	mov	r8, r5
200050e4:	2410      	movs	r4, #16
200050e6:	f10a 0a0c 	add.w	sl, sl, #12
200050ea:	4615      	mov	r5, r2
200050ec:	e003      	b.n	200050f6 <_vfprintf_r+0x12d2>
200050ee:	3f10      	subs	r7, #16
200050f0:	2f10      	cmp	r7, #16
200050f2:	f340 81c2 	ble.w	2000547a <_vfprintf_r+0x1656>
200050f6:	605c      	str	r4, [r3, #4]
200050f8:	f8dd 2550 	ldr.w	r2, [sp, #1360]	; 0x550
200050fc:	f8dd 1554 	ldr.w	r1, [sp, #1364]	; 0x554
20005100:	3201      	adds	r2, #1
20005102:	601d      	str	r5, [r3, #0]
20005104:	3110      	adds	r1, #16
20005106:	2a07      	cmp	r2, #7
20005108:	f8cd 1554 	str.w	r1, [sp, #1364]	; 0x554
2000510c:	f103 0308 	add.w	r3, r3, #8
20005110:	f8cd 2550 	str.w	r2, [sp, #1360]	; 0x550
20005114:	ddeb      	ble.n	200050ee <_vfprintf_r+0x12ca>
20005116:	4648      	mov	r0, r9
20005118:	4631      	mov	r1, r6
2000511a:	4652      	mov	r2, sl
2000511c:	f7fe fe74 	bl	20003e08 <__sprint_r>
20005120:	f50d 639c 	add.w	r3, sp, #1248	; 0x4e0
20005124:	3304      	adds	r3, #4
20005126:	2800      	cmp	r0, #0
20005128:	d0e1      	beq.n	200050ee <_vfprintf_r+0x12ca>
2000512a:	f7fe bf9b 	b.w	20004064 <_vfprintf_r+0x240>
2000512e:	990b      	ldr	r1, [sp, #44]	; 0x2c
20005130:	1c6b      	adds	r3, r5, #1
20005132:	9a0a      	ldr	r2, [sp, #40]	; 0x28
20005134:	f042 0220 	orr.w	r2, r2, #32
20005138:	920a      	str	r2, [sp, #40]	; 0x28
2000513a:	786a      	ldrb	r2, [r5, #1]
2000513c:	910b      	str	r1, [sp, #44]	; 0x2c
2000513e:	f7fe bf1c 	b.w	20003f7a <_vfprintf_r+0x156>
20005142:	4650      	mov	r0, sl
20005144:	4641      	mov	r1, r8
20005146:	f002 fff3 	bl	20008130 <__isnand>
2000514a:	2800      	cmp	r0, #0
2000514c:	f040 80ff 	bne.w	2000534e <_vfprintf_r+0x152a>
20005150:	f1b7 3fff 	cmp.w	r7, #4294967295
20005154:	f000 8251 	beq.w	200055fa <_vfprintf_r+0x17d6>
20005158:	9816      	ldr	r0, [sp, #88]	; 0x58
2000515a:	2867      	cmp	r0, #103	; 0x67
2000515c:	bf14      	ite	ne
2000515e:	2300      	movne	r3, #0
20005160:	2301      	moveq	r3, #1
20005162:	2847      	cmp	r0, #71	; 0x47
20005164:	bf08      	it	eq
20005166:	f043 0301 	orreq.w	r3, r3, #1
2000516a:	b113      	cbz	r3, 20005172 <_vfprintf_r+0x134e>
2000516c:	2f00      	cmp	r7, #0
2000516e:	bf08      	it	eq
20005170:	2701      	moveq	r7, #1
20005172:	f50d 60ab 	add.w	r0, sp, #1368	; 0x558
20005176:	4643      	mov	r3, r8
20005178:	4652      	mov	r2, sl
2000517a:	990a      	ldr	r1, [sp, #40]	; 0x28
2000517c:	e9c0 2300 	strd	r2, r3, [r0]
20005180:	f8dd 355c 	ldr.w	r3, [sp, #1372]	; 0x55c
20005184:	f441 7180 	orr.w	r1, r1, #256	; 0x100
20005188:	910a      	str	r1, [sp, #40]	; 0x28
2000518a:	2b00      	cmp	r3, #0
2000518c:	f2c0 8264 	blt.w	20005658 <_vfprintf_r+0x1834>
20005190:	2100      	movs	r1, #0
20005192:	9117      	str	r1, [sp, #92]	; 0x5c
20005194:	9816      	ldr	r0, [sp, #88]	; 0x58
20005196:	2866      	cmp	r0, #102	; 0x66
20005198:	bf14      	ite	ne
2000519a:	2300      	movne	r3, #0
2000519c:	2301      	moveq	r3, #1
2000519e:	2846      	cmp	r0, #70	; 0x46
200051a0:	bf08      	it	eq
200051a2:	f043 0301 	orreq.w	r3, r3, #1
200051a6:	9310      	str	r3, [sp, #64]	; 0x40
200051a8:	2b00      	cmp	r3, #0
200051aa:	f000 81d1 	beq.w	20005550 <_vfprintf_r+0x172c>
200051ae:	46bc      	mov	ip, r7
200051b0:	2303      	movs	r3, #3
200051b2:	f8cd a030 	str.w	sl, [sp, #48]	; 0x30
200051b6:	f50d 61ae 	add.w	r1, sp, #1392	; 0x570
200051ba:	f8cd 8034 	str.w	r8, [sp, #52]	; 0x34
200051be:	4648      	mov	r0, r9
200051c0:	9300      	str	r3, [sp, #0]
200051c2:	9102      	str	r1, [sp, #8]
200051c4:	f50d 61ac 	add.w	r1, sp, #1376	; 0x560
200051c8:	e9dd 230c 	ldrd	r2, r3, [sp, #48]	; 0x30
200051cc:	310c      	adds	r1, #12
200051ce:	f8cd c004 	str.w	ip, [sp, #4]
200051d2:	9103      	str	r1, [sp, #12]
200051d4:	f50d 61ad 	add.w	r1, sp, #1384	; 0x568
200051d8:	f8cd c024 	str.w	ip, [sp, #36]	; 0x24
200051dc:	9104      	str	r1, [sp, #16]
200051de:	f000 fbc7 	bl	20005970 <_dtoa_r>
200051e2:	9a16      	ldr	r2, [sp, #88]	; 0x58
200051e4:	f8dd c024 	ldr.w	ip, [sp, #36]	; 0x24
200051e8:	f1b2 0367 	subs.w	r3, r2, #103	; 0x67
200051ec:	bf18      	it	ne
200051ee:	2301      	movne	r3, #1
200051f0:	2a47      	cmp	r2, #71	; 0x47
200051f2:	bf0c      	ite	eq
200051f4:	2300      	moveq	r3, #0
200051f6:	f003 0301 	andne.w	r3, r3, #1
200051fa:	9013      	str	r0, [sp, #76]	; 0x4c
200051fc:	b933      	cbnz	r3, 2000520c <_vfprintf_r+0x13e8>
200051fe:	9b0a      	ldr	r3, [sp, #40]	; 0x28
20005200:	f013 0f01 	tst.w	r3, #1
20005204:	bf08      	it	eq
20005206:	f8dd b568 	ldreq.w	fp, [sp, #1384]	; 0x568
2000520a:	d016      	beq.n	2000523a <_vfprintf_r+0x1416>
2000520c:	9813      	ldr	r0, [sp, #76]	; 0x4c
2000520e:	9910      	ldr	r1, [sp, #64]	; 0x40
20005210:	eb00 0b0c 	add.w	fp, r0, ip
20005214:	b131      	cbz	r1, 20005224 <_vfprintf_r+0x1400>
20005216:	7803      	ldrb	r3, [r0, #0]
20005218:	2b30      	cmp	r3, #48	; 0x30
2000521a:	f000 80da 	beq.w	200053d2 <_vfprintf_r+0x15ae>
2000521e:	f8dd 3570 	ldr.w	r3, [sp, #1392]	; 0x570
20005222:	449b      	add	fp, r3
20005224:	4650      	mov	r0, sl
20005226:	2200      	movs	r2, #0
20005228:	2300      	movs	r3, #0
2000522a:	4641      	mov	r1, r8
2000522c:	f003 fb58 	bl	200088e0 <__aeabi_dcmpeq>
20005230:	2800      	cmp	r0, #0
20005232:	f000 81c2 	beq.w	200055ba <_vfprintf_r+0x1796>
20005236:	f8cd b568 	str.w	fp, [sp, #1384]	; 0x568
2000523a:	9a16      	ldr	r2, [sp, #88]	; 0x58
2000523c:	9813      	ldr	r0, [sp, #76]	; 0x4c
2000523e:	2a67      	cmp	r2, #103	; 0x67
20005240:	bf14      	ite	ne
20005242:	2300      	movne	r3, #0
20005244:	2301      	moveq	r3, #1
20005246:	2a47      	cmp	r2, #71	; 0x47
20005248:	bf08      	it	eq
2000524a:	f043 0301 	orreq.w	r3, r3, #1
2000524e:	ebc0 000b 	rsb	r0, r0, fp
20005252:	901a      	str	r0, [sp, #104]	; 0x68
20005254:	2b00      	cmp	r3, #0
20005256:	f000 818a 	beq.w	2000556e <_vfprintf_r+0x174a>
2000525a:	f8dd 1570 	ldr.w	r1, [sp, #1392]	; 0x570
2000525e:	f111 0f03 	cmn.w	r1, #3
20005262:	9110      	str	r1, [sp, #64]	; 0x40
20005264:	db02      	blt.n	2000526c <_vfprintf_r+0x1448>
20005266:	428f      	cmp	r7, r1
20005268:	f280 818c 	bge.w	20005584 <_vfprintf_r+0x1760>
2000526c:	9a16      	ldr	r2, [sp, #88]	; 0x58
2000526e:	3a02      	subs	r2, #2
20005270:	9216      	str	r2, [sp, #88]	; 0x58
20005272:	9910      	ldr	r1, [sp, #64]	; 0x40
20005274:	9a16      	ldr	r2, [sp, #88]	; 0x58
20005276:	1e4b      	subs	r3, r1, #1
20005278:	f8cd 3570 	str.w	r3, [sp, #1392]	; 0x570
2000527c:	2b00      	cmp	r3, #0
2000527e:	f88d 2560 	strb.w	r2, [sp, #1376]	; 0x560
20005282:	f2c0 8234 	blt.w	200056ee <_vfprintf_r+0x18ca>
20005286:	222b      	movs	r2, #43	; 0x2b
20005288:	f88d 2561 	strb.w	r2, [sp, #1377]	; 0x561
2000528c:	2b09      	cmp	r3, #9
2000528e:	f300 81b6 	bgt.w	200055fe <_vfprintf_r+0x17da>
20005292:	f50d 62ac 	add.w	r2, sp, #1376	; 0x560
20005296:	3330      	adds	r3, #48	; 0x30
20005298:	3204      	adds	r2, #4
2000529a:	f88d 3563 	strb.w	r3, [sp, #1379]	; 0x563
2000529e:	2330      	movs	r3, #48	; 0x30
200052a0:	f88d 3562 	strb.w	r3, [sp, #1378]	; 0x562
200052a4:	f50d 63ac 	add.w	r3, sp, #1376	; 0x560
200052a8:	981a      	ldr	r0, [sp, #104]	; 0x68
200052aa:	991a      	ldr	r1, [sp, #104]	; 0x68
200052ac:	1ad3      	subs	r3, r2, r3
200052ae:	1818      	adds	r0, r3, r0
200052b0:	931c      	str	r3, [sp, #112]	; 0x70
200052b2:	2901      	cmp	r1, #1
200052b4:	9010      	str	r0, [sp, #64]	; 0x40
200052b6:	f340 8210 	ble.w	200056da <_vfprintf_r+0x18b6>
200052ba:	9810      	ldr	r0, [sp, #64]	; 0x40
200052bc:	3001      	adds	r0, #1
200052be:	9010      	str	r0, [sp, #64]	; 0x40
200052c0:	ea20 71e0 	bic.w	r1, r0, r0, asr #31
200052c4:	910c      	str	r1, [sp, #48]	; 0x30
200052c6:	9817      	ldr	r0, [sp, #92]	; 0x5c
200052c8:	2800      	cmp	r0, #0
200052ca:	f000 816e 	beq.w	200055aa <_vfprintf_r+0x1786>
200052ce:	232d      	movs	r3, #45	; 0x2d
200052d0:	2100      	movs	r1, #0
200052d2:	f88d 3577 	strb.w	r3, [sp, #1399]	; 0x577
200052d6:	9117      	str	r1, [sp, #92]	; 0x5c
200052d8:	f7fe bf74 	b.w	200041c4 <_vfprintf_r+0x3a0>
200052dc:	9a10      	ldr	r2, [sp, #64]	; 0x40
200052de:	f04f 0c00 	mov.w	ip, #0
200052e2:	f89d 3577 	ldrb.w	r3, [sp, #1399]	; 0x577
200052e6:	ea22 72e2 	bic.w	r2, r2, r2, asr #31
200052ea:	f8cd c05c 	str.w	ip, [sp, #92]	; 0x5c
200052ee:	920c      	str	r2, [sp, #48]	; 0x30
200052f0:	f7fe bf67 	b.w	200041c2 <_vfprintf_r+0x39e>
200052f4:	9a0a      	ldr	r2, [sp, #40]	; 0x28
200052f6:	f012 0f40 	tst.w	r2, #64	; 0x40
200052fa:	bf17      	itett	ne
200052fc:	980b      	ldrne	r0, [sp, #44]	; 0x2c
200052fe:	9a0b      	ldreq	r2, [sp, #44]	; 0x2c
20005300:	9911      	ldrne	r1, [sp, #68]	; 0x44
20005302:	f100 0a04 	addne.w	sl, r0, #4
20005306:	bf11      	iteee	ne
20005308:	6803      	ldrne	r3, [r0, #0]
2000530a:	f102 0a04 	addeq.w	sl, r2, #4
2000530e:	6813      	ldreq	r3, [r2, #0]
20005310:	9811      	ldreq	r0, [sp, #68]	; 0x44
20005312:	bf14      	ite	ne
20005314:	8019      	strhne	r1, [r3, #0]
20005316:	6018      	streq	r0, [r3, #0]
20005318:	f7fe bdec 	b.w	20003ef4 <_vfprintf_r+0xd0>
2000531c:	9a0b      	ldr	r2, [sp, #44]	; 0x2c
2000531e:	1d13      	adds	r3, r2, #4
20005320:	930b      	str	r3, [sp, #44]	; 0x2c
20005322:	6811      	ldr	r1, [r2, #0]
20005324:	2301      	movs	r3, #1
20005326:	1e0a      	subs	r2, r1, #0
20005328:	bf18      	it	ne
2000532a:	2201      	movne	r2, #1
2000532c:	468a      	mov	sl, r1
2000532e:	f04f 0b00 	mov.w	fp, #0
20005332:	f7fe bf09 	b.w	20004148 <_vfprintf_r+0x324>
20005336:	980b      	ldr	r0, [sp, #44]	; 0x2c
20005338:	1d02      	adds	r2, r0, #4
2000533a:	920b      	str	r2, [sp, #44]	; 0x2c
2000533c:	6801      	ldr	r1, [r0, #0]
2000533e:	1e0a      	subs	r2, r1, #0
20005340:	bf18      	it	ne
20005342:	2201      	movne	r2, #1
20005344:	468a      	mov	sl, r1
20005346:	f04f 0b00 	mov.w	fp, #0
2000534a:	f7fe befd 	b.w	20004148 <_vfprintf_r+0x324>
2000534e:	f249 4234 	movw	r2, #37940	; 0x9434
20005352:	f249 4330 	movw	r3, #37936	; 0x9430
20005356:	9916      	ldr	r1, [sp, #88]	; 0x58
20005358:	f2c2 0300 	movt	r3, #8192	; 0x2000
2000535c:	f2c2 0200 	movt	r2, #8192	; 0x2000
20005360:	2003      	movs	r0, #3
20005362:	2947      	cmp	r1, #71	; 0x47
20005364:	bfd8      	it	le
20005366:	461a      	movle	r2, r3
20005368:	9213      	str	r2, [sp, #76]	; 0x4c
2000536a:	9a0a      	ldr	r2, [sp, #40]	; 0x28
2000536c:	900c      	str	r0, [sp, #48]	; 0x30
2000536e:	f022 0280 	bic.w	r2, r2, #128	; 0x80
20005372:	f8cd b05c 	str.w	fp, [sp, #92]	; 0x5c
20005376:	920a      	str	r2, [sp, #40]	; 0x28
20005378:	f89d 3577 	ldrb.w	r3, [sp, #1399]	; 0x577
2000537c:	9010      	str	r0, [sp, #64]	; 0x40
2000537e:	f7fe bf20 	b.w	200041c2 <_vfprintf_r+0x39e>
20005382:	f50d 62a8 	add.w	r2, sp, #1344	; 0x540
20005386:	4648      	mov	r0, r9
20005388:	4631      	mov	r1, r6
2000538a:	320c      	adds	r2, #12
2000538c:	f7fe fd3c 	bl	20003e08 <__sprint_r>
20005390:	2800      	cmp	r0, #0
20005392:	f47e ae67 	bne.w	20004064 <_vfprintf_r+0x240>
20005396:	f7fe be62 	b.w	2000405e <_vfprintf_r+0x23a>
2000539a:	f50d 62a8 	add.w	r2, sp, #1344	; 0x540
2000539e:	4648      	mov	r0, r9
200053a0:	4631      	mov	r1, r6
200053a2:	320c      	adds	r2, #12
200053a4:	f7fe fd30 	bl	20003e08 <__sprint_r>
200053a8:	2800      	cmp	r0, #0
200053aa:	f47e ae5b 	bne.w	20004064 <_vfprintf_r+0x240>
200053ae:	f50d 639c 	add.w	r3, sp, #1248	; 0x4e0
200053b2:	3304      	adds	r3, #4
200053b4:	e66a      	b.n	2000508c <_vfprintf_r+0x1268>
200053b6:	f50d 62a8 	add.w	r2, sp, #1344	; 0x540
200053ba:	4648      	mov	r0, r9
200053bc:	4631      	mov	r1, r6
200053be:	320c      	adds	r2, #12
200053c0:	f7fe fd22 	bl	20003e08 <__sprint_r>
200053c4:	2800      	cmp	r0, #0
200053c6:	f47e ae4d 	bne.w	20004064 <_vfprintf_r+0x240>
200053ca:	f50d 639c 	add.w	r3, sp, #1248	; 0x4e0
200053ce:	3304      	adds	r3, #4
200053d0:	e679      	b.n	200050c6 <_vfprintf_r+0x12a2>
200053d2:	4650      	mov	r0, sl
200053d4:	2200      	movs	r2, #0
200053d6:	2300      	movs	r3, #0
200053d8:	4641      	mov	r1, r8
200053da:	f8cd c024 	str.w	ip, [sp, #36]	; 0x24
200053de:	f003 fa7f 	bl	200088e0 <__aeabi_dcmpeq>
200053e2:	f8dd c024 	ldr.w	ip, [sp, #36]	; 0x24
200053e6:	2800      	cmp	r0, #0
200053e8:	f47f af19 	bne.w	2000521e <_vfprintf_r+0x13fa>
200053ec:	f1cc 0301 	rsb	r3, ip, #1
200053f0:	f8cd 3570 	str.w	r3, [sp, #1392]	; 0x570
200053f4:	e715      	b.n	20005222 <_vfprintf_r+0x13fe>
200053f6:	9a0f      	ldr	r2, [sp, #60]	; 0x3c
200053f8:	4252      	negs	r2, r2
200053fa:	920f      	str	r2, [sp, #60]	; 0x3c
200053fc:	f7ff b887 	b.w	2000450e <_vfprintf_r+0x6ea>
20005400:	f50d 62a8 	add.w	r2, sp, #1344	; 0x540
20005404:	4648      	mov	r0, r9
20005406:	4631      	mov	r1, r6
20005408:	320c      	adds	r2, #12
2000540a:	f7fe fcfd 	bl	20003e08 <__sprint_r>
2000540e:	2800      	cmp	r0, #0
20005410:	f47e ae28 	bne.w	20004064 <_vfprintf_r+0x240>
20005414:	f50d 639c 	add.w	r3, sp, #1248	; 0x4e0
20005418:	3304      	adds	r3, #4
2000541a:	f7ff ba93 	b.w	20004944 <_vfprintf_r+0xb20>
2000541e:	f50d 62a8 	add.w	r2, sp, #1344	; 0x540
20005422:	4648      	mov	r0, r9
20005424:	4631      	mov	r1, r6
20005426:	320c      	adds	r2, #12
20005428:	f7fe fcee 	bl	20003e08 <__sprint_r>
2000542c:	2800      	cmp	r0, #0
2000542e:	f47e ae19 	bne.w	20004064 <_vfprintf_r+0x240>
20005432:	f50d 639c 	add.w	r3, sp, #1248	; 0x4e0
20005436:	3304      	adds	r3, #4
20005438:	991a      	ldr	r1, [sp, #104]	; 0x68
2000543a:	9813      	ldr	r0, [sp, #76]	; 0x4c
2000543c:	6059      	str	r1, [r3, #4]
2000543e:	f8dd 2550 	ldr.w	r2, [sp, #1360]	; 0x550
20005442:	f8dd 1554 	ldr.w	r1, [sp, #1364]	; 0x554
20005446:	6018      	str	r0, [r3, #0]
20005448:	3201      	adds	r2, #1
2000544a:	981a      	ldr	r0, [sp, #104]	; 0x68
2000544c:	f8cd 2550 	str.w	r2, [sp, #1360]	; 0x550
20005450:	1809      	adds	r1, r1, r0
20005452:	2a07      	cmp	r2, #7
20005454:	f8cd 1554 	str.w	r1, [sp, #1364]	; 0x554
20005458:	f73f ab46 	bgt.w	20004ae8 <_vfprintf_r+0xcc4>
2000545c:	3308      	adds	r3, #8
2000545e:	f7fe bfa8 	b.w	200043b2 <_vfprintf_r+0x58e>
20005462:	2100      	movs	r1, #0
20005464:	9117      	str	r1, [sp, #92]	; 0x5c
20005466:	f7fe fc9f 	bl	20003da8 <strlen>
2000546a:	f89d 3577 	ldrb.w	r3, [sp, #1399]	; 0x577
2000546e:	ea20 72e0 	bic.w	r2, r0, r0, asr #31
20005472:	9010      	str	r0, [sp, #64]	; 0x40
20005474:	920c      	str	r2, [sp, #48]	; 0x30
20005476:	f7fe bea4 	b.w	200041c2 <_vfprintf_r+0x39e>
2000547a:	462a      	mov	r2, r5
2000547c:	4645      	mov	r5, r8
2000547e:	4690      	mov	r8, r2
20005480:	605f      	str	r7, [r3, #4]
20005482:	f8dd 2550 	ldr.w	r2, [sp, #1360]	; 0x550
20005486:	f8dd 1554 	ldr.w	r1, [sp, #1364]	; 0x554
2000548a:	3201      	adds	r2, #1
2000548c:	f8c3 8000 	str.w	r8, [r3]
20005490:	19c9      	adds	r1, r1, r7
20005492:	2a07      	cmp	r2, #7
20005494:	f8cd 1554 	str.w	r1, [sp, #1364]	; 0x554
20005498:	f8cd 2550 	str.w	r2, [sp, #1360]	; 0x550
2000549c:	dcbf      	bgt.n	2000541e <_vfprintf_r+0x15fa>
2000549e:	3308      	adds	r3, #8
200054a0:	e7ca      	b.n	20005438 <_vfprintf_r+0x1614>
200054a2:	9a18      	ldr	r2, [sp, #96]	; 0x60
200054a4:	9913      	ldr	r1, [sp, #76]	; 0x4c
200054a6:	1a51      	subs	r1, r2, r1
200054a8:	9110      	str	r1, [sp, #64]	; 0x40
200054aa:	f7fe be82 	b.w	200041b2 <_vfprintf_r+0x38e>
200054ae:	4648      	mov	r0, r9
200054b0:	4631      	mov	r1, r6
200054b2:	f000 f949 	bl	20005748 <__swsetup_r>
200054b6:	2800      	cmp	r0, #0
200054b8:	f47e add8 	bne.w	2000406c <_vfprintf_r+0x248>
200054bc:	f8b6 c00c 	ldrh.w	ip, [r6, #12]
200054c0:	fa1f f38c 	uxth.w	r3, ip
200054c4:	f7fe bcf6 	b.w	20003eb4 <_vfprintf_r+0x90>
200054c8:	2f06      	cmp	r7, #6
200054ca:	bf28      	it	cs
200054cc:	2706      	movcs	r7, #6
200054ce:	f249 414c 	movw	r1, #37964	; 0x944c
200054d2:	f2c2 0100 	movt	r1, #8192	; 0x2000
200054d6:	ea27 72e7 	bic.w	r2, r7, r7, asr #31
200054da:	9710      	str	r7, [sp, #64]	; 0x40
200054dc:	9113      	str	r1, [sp, #76]	; 0x4c
200054de:	920c      	str	r2, [sp, #48]	; 0x30
200054e0:	f7fe bfe8 	b.w	200044b4 <_vfprintf_r+0x690>
200054e4:	f50d 62a8 	add.w	r2, sp, #1344	; 0x540
200054e8:	4648      	mov	r0, r9
200054ea:	4631      	mov	r1, r6
200054ec:	320c      	adds	r2, #12
200054ee:	f7fe fc8b 	bl	20003e08 <__sprint_r>
200054f2:	2800      	cmp	r0, #0
200054f4:	f47e adb6 	bne.w	20004064 <_vfprintf_r+0x240>
200054f8:	f50d 639c 	add.w	r3, sp, #1248	; 0x4e0
200054fc:	3304      	adds	r3, #4
200054fe:	f7ff bbc8 	b.w	20004c92 <_vfprintf_r+0xe6e>
20005502:	f50d 62a8 	add.w	r2, sp, #1344	; 0x540
20005506:	4648      	mov	r0, r9
20005508:	4631      	mov	r1, r6
2000550a:	320c      	adds	r2, #12
2000550c:	f7fe fc7c 	bl	20003e08 <__sprint_r>
20005510:	2800      	cmp	r0, #0
20005512:	f47e ada7 	bne.w	20004064 <_vfprintf_r+0x240>
20005516:	f50d 639c 	add.w	r3, sp, #1248	; 0x4e0
2000551a:	3304      	adds	r3, #4
2000551c:	f7ff bace 	b.w	20004abc <_vfprintf_r+0xc98>
20005520:	f50d 62a8 	add.w	r2, sp, #1344	; 0x540
20005524:	4648      	mov	r0, r9
20005526:	4631      	mov	r1, r6
20005528:	320c      	adds	r2, #12
2000552a:	f7fe fc6d 	bl	20003e08 <__sprint_r>
2000552e:	2800      	cmp	r0, #0
20005530:	f47e ad98 	bne.w	20004064 <_vfprintf_r+0x240>
20005534:	f50d 649c 	add.w	r4, sp, #1248	; 0x4e0
20005538:	3404      	adds	r4, #4
2000553a:	f7ff baa9 	b.w	20004a90 <_vfprintf_r+0xc6c>
2000553e:	9710      	str	r7, [sp, #64]	; 0x40
20005540:	ea27 77e7 	bic.w	r7, r7, r7, asr #31
20005544:	9017      	str	r0, [sp, #92]	; 0x5c
20005546:	970c      	str	r7, [sp, #48]	; 0x30
20005548:	f89d 3577 	ldrb.w	r3, [sp, #1399]	; 0x577
2000554c:	f7fe be39 	b.w	200041c2 <_vfprintf_r+0x39e>
20005550:	9916      	ldr	r1, [sp, #88]	; 0x58
20005552:	2965      	cmp	r1, #101	; 0x65
20005554:	bf14      	ite	ne
20005556:	2300      	movne	r3, #0
20005558:	2301      	moveq	r3, #1
2000555a:	2945      	cmp	r1, #69	; 0x45
2000555c:	bf08      	it	eq
2000555e:	f043 0301 	orreq.w	r3, r3, #1
20005562:	2b00      	cmp	r3, #0
20005564:	d046      	beq.n	200055f4 <_vfprintf_r+0x17d0>
20005566:	f107 0c01 	add.w	ip, r7, #1
2000556a:	2302      	movs	r3, #2
2000556c:	e621      	b.n	200051b2 <_vfprintf_r+0x138e>
2000556e:	9b16      	ldr	r3, [sp, #88]	; 0x58
20005570:	2b65      	cmp	r3, #101	; 0x65
20005572:	dd76      	ble.n	20005662 <_vfprintf_r+0x183e>
20005574:	9a16      	ldr	r2, [sp, #88]	; 0x58
20005576:	2a66      	cmp	r2, #102	; 0x66
20005578:	bf1c      	itt	ne
2000557a:	f8dd 3570 	ldrne.w	r3, [sp, #1392]	; 0x570
2000557e:	9310      	strne	r3, [sp, #64]	; 0x40
20005580:	f000 8083 	beq.w	2000568a <_vfprintf_r+0x1866>
20005584:	9b1a      	ldr	r3, [sp, #104]	; 0x68
20005586:	9810      	ldr	r0, [sp, #64]	; 0x40
20005588:	4283      	cmp	r3, r0
2000558a:	dc6e      	bgt.n	2000566a <_vfprintf_r+0x1846>
2000558c:	990a      	ldr	r1, [sp, #40]	; 0x28
2000558e:	f011 0f01 	tst.w	r1, #1
20005592:	f040 808e 	bne.w	200056b2 <_vfprintf_r+0x188e>
20005596:	ea20 72e0 	bic.w	r2, r0, r0, asr #31
2000559a:	2367      	movs	r3, #103	; 0x67
2000559c:	920c      	str	r2, [sp, #48]	; 0x30
2000559e:	9316      	str	r3, [sp, #88]	; 0x58
200055a0:	e691      	b.n	200052c6 <_vfprintf_r+0x14a2>
200055a2:	2700      	movs	r7, #0
200055a4:	461d      	mov	r5, r3
200055a6:	f7fe bce9 	b.w	20003f7c <_vfprintf_r+0x158>
200055aa:	9910      	ldr	r1, [sp, #64]	; 0x40
200055ac:	f89d 3577 	ldrb.w	r3, [sp, #1399]	; 0x577
200055b0:	ea21 71e1 	bic.w	r1, r1, r1, asr #31
200055b4:	910c      	str	r1, [sp, #48]	; 0x30
200055b6:	f7fe be04 	b.w	200041c2 <_vfprintf_r+0x39e>
200055ba:	f8dd 3568 	ldr.w	r3, [sp, #1384]	; 0x568
200055be:	459b      	cmp	fp, r3
200055c0:	bf98      	it	ls
200055c2:	469b      	movls	fp, r3
200055c4:	f67f ae39 	bls.w	2000523a <_vfprintf_r+0x1416>
200055c8:	2230      	movs	r2, #48	; 0x30
200055ca:	f803 2b01 	strb.w	r2, [r3], #1
200055ce:	459b      	cmp	fp, r3
200055d0:	f8cd 3568 	str.w	r3, [sp, #1384]	; 0x568
200055d4:	d8f9      	bhi.n	200055ca <_vfprintf_r+0x17a6>
200055d6:	e630      	b.n	2000523a <_vfprintf_r+0x1416>
200055d8:	f50d 62a8 	add.w	r2, sp, #1344	; 0x540
200055dc:	4648      	mov	r0, r9
200055de:	4631      	mov	r1, r6
200055e0:	320c      	adds	r2, #12
200055e2:	f7fe fc11 	bl	20003e08 <__sprint_r>
200055e6:	2800      	cmp	r0, #0
200055e8:	f47e ad3c 	bne.w	20004064 <_vfprintf_r+0x240>
200055ec:	f50d 639c 	add.w	r3, sp, #1248	; 0x4e0
200055f0:	3304      	adds	r3, #4
200055f2:	e508      	b.n	20005006 <_vfprintf_r+0x11e2>
200055f4:	46bc      	mov	ip, r7
200055f6:	3302      	adds	r3, #2
200055f8:	e5db      	b.n	200051b2 <_vfprintf_r+0x138e>
200055fa:	3707      	adds	r7, #7
200055fc:	e5b9      	b.n	20005172 <_vfprintf_r+0x134e>
200055fe:	f246 6c67 	movw	ip, #26215	; 0x6667
20005602:	f50d 6190 	add.w	r1, sp, #1152	; 0x480
20005606:	3103      	adds	r1, #3
20005608:	f2c6 6c66 	movt	ip, #26214	; 0x6666
2000560c:	fb8c 2003 	smull	r2, r0, ip, r3
20005610:	17da      	asrs	r2, r3, #31
20005612:	ebc2 02a0 	rsb	r2, r2, r0, asr #2
20005616:	eb02 0082 	add.w	r0, r2, r2, lsl #2
2000561a:	eba3 0040 	sub.w	r0, r3, r0, lsl #1
2000561e:	4613      	mov	r3, r2
20005620:	3030      	adds	r0, #48	; 0x30
20005622:	2a09      	cmp	r2, #9
20005624:	f801 0d01 	strb.w	r0, [r1, #-1]!
20005628:	dcf0      	bgt.n	2000560c <_vfprintf_r+0x17e8>
2000562a:	3330      	adds	r3, #48	; 0x30
2000562c:	1e48      	subs	r0, r1, #1
2000562e:	b2da      	uxtb	r2, r3
20005630:	f801 2c01 	strb.w	r2, [r1, #-1]
20005634:	9b07      	ldr	r3, [sp, #28]
20005636:	4283      	cmp	r3, r0
20005638:	d96a      	bls.n	20005710 <_vfprintf_r+0x18ec>
2000563a:	f50d 63ac 	add.w	r3, sp, #1376	; 0x560
2000563e:	3303      	adds	r3, #3
20005640:	e001      	b.n	20005646 <_vfprintf_r+0x1822>
20005642:	f811 2b01 	ldrb.w	r2, [r1], #1
20005646:	f803 2c01 	strb.w	r2, [r3, #-1]
2000564a:	461a      	mov	r2, r3
2000564c:	f8dd c01c 	ldr.w	ip, [sp, #28]
20005650:	3301      	adds	r3, #1
20005652:	458c      	cmp	ip, r1
20005654:	d8f5      	bhi.n	20005642 <_vfprintf_r+0x181e>
20005656:	e625      	b.n	200052a4 <_vfprintf_r+0x1480>
20005658:	222d      	movs	r2, #45	; 0x2d
2000565a:	f108 4800 	add.w	r8, r8, #2147483648	; 0x80000000
2000565e:	9217      	str	r2, [sp, #92]	; 0x5c
20005660:	e598      	b.n	20005194 <_vfprintf_r+0x1370>
20005662:	f8dd 0570 	ldr.w	r0, [sp, #1392]	; 0x570
20005666:	9010      	str	r0, [sp, #64]	; 0x40
20005668:	e603      	b.n	20005272 <_vfprintf_r+0x144e>
2000566a:	9b10      	ldr	r3, [sp, #64]	; 0x40
2000566c:	991a      	ldr	r1, [sp, #104]	; 0x68
2000566e:	2b00      	cmp	r3, #0
20005670:	bfda      	itte	le
20005672:	9810      	ldrle	r0, [sp, #64]	; 0x40
20005674:	f1c0 0302 	rsble	r3, r0, #2
20005678:	2301      	movgt	r3, #1
2000567a:	185b      	adds	r3, r3, r1
2000567c:	2267      	movs	r2, #103	; 0x67
2000567e:	9310      	str	r3, [sp, #64]	; 0x40
20005680:	ea23 73e3 	bic.w	r3, r3, r3, asr #31
20005684:	9216      	str	r2, [sp, #88]	; 0x58
20005686:	930c      	str	r3, [sp, #48]	; 0x30
20005688:	e61d      	b.n	200052c6 <_vfprintf_r+0x14a2>
2000568a:	f8dd 0570 	ldr.w	r0, [sp, #1392]	; 0x570
2000568e:	2800      	cmp	r0, #0
20005690:	9010      	str	r0, [sp, #64]	; 0x40
20005692:	dd31      	ble.n	200056f8 <_vfprintf_r+0x18d4>
20005694:	b91f      	cbnz	r7, 2000569e <_vfprintf_r+0x187a>
20005696:	990a      	ldr	r1, [sp, #40]	; 0x28
20005698:	f011 0f01 	tst.w	r1, #1
2000569c:	d00e      	beq.n	200056bc <_vfprintf_r+0x1898>
2000569e:	9810      	ldr	r0, [sp, #64]	; 0x40
200056a0:	2166      	movs	r1, #102	; 0x66
200056a2:	9116      	str	r1, [sp, #88]	; 0x58
200056a4:	1c43      	adds	r3, r0, #1
200056a6:	19db      	adds	r3, r3, r7
200056a8:	9310      	str	r3, [sp, #64]	; 0x40
200056aa:	ea23 72e3 	bic.w	r2, r3, r3, asr #31
200056ae:	920c      	str	r2, [sp, #48]	; 0x30
200056b0:	e609      	b.n	200052c6 <_vfprintf_r+0x14a2>
200056b2:	9810      	ldr	r0, [sp, #64]	; 0x40
200056b4:	2167      	movs	r1, #103	; 0x67
200056b6:	9116      	str	r1, [sp, #88]	; 0x58
200056b8:	3001      	adds	r0, #1
200056ba:	9010      	str	r0, [sp, #64]	; 0x40
200056bc:	ea20 72e0 	bic.w	r2, r0, r0, asr #31
200056c0:	920c      	str	r2, [sp, #48]	; 0x30
200056c2:	e600      	b.n	200052c6 <_vfprintf_r+0x14a2>
200056c4:	990b      	ldr	r1, [sp, #44]	; 0x2c
200056c6:	781a      	ldrb	r2, [r3, #0]
200056c8:	680f      	ldr	r7, [r1, #0]
200056ca:	3104      	adds	r1, #4
200056cc:	910b      	str	r1, [sp, #44]	; 0x2c
200056ce:	2f00      	cmp	r7, #0
200056d0:	bfb8      	it	lt
200056d2:	f04f 37ff 	movlt.w	r7, #4294967295
200056d6:	f7fe bc50 	b.w	20003f7a <_vfprintf_r+0x156>
200056da:	9a0a      	ldr	r2, [sp, #40]	; 0x28
200056dc:	f012 0f01 	tst.w	r2, #1
200056e0:	bf04      	itt	eq
200056e2:	ea20 73e0 	biceq.w	r3, r0, r0, asr #31
200056e6:	930c      	streq	r3, [sp, #48]	; 0x30
200056e8:	f43f aded 	beq.w	200052c6 <_vfprintf_r+0x14a2>
200056ec:	e5e5      	b.n	200052ba <_vfprintf_r+0x1496>
200056ee:	222d      	movs	r2, #45	; 0x2d
200056f0:	425b      	negs	r3, r3
200056f2:	f88d 2561 	strb.w	r2, [sp, #1377]	; 0x561
200056f6:	e5c9      	b.n	2000528c <_vfprintf_r+0x1468>
200056f8:	b977      	cbnz	r7, 20005718 <_vfprintf_r+0x18f4>
200056fa:	9b0a      	ldr	r3, [sp, #40]	; 0x28
200056fc:	f013 0f01 	tst.w	r3, #1
20005700:	d10a      	bne.n	20005718 <_vfprintf_r+0x18f4>
20005702:	f04f 0c01 	mov.w	ip, #1
20005706:	f8cd c030 	str.w	ip, [sp, #48]	; 0x30
2000570a:	f8cd c040 	str.w	ip, [sp, #64]	; 0x40
2000570e:	e5da      	b.n	200052c6 <_vfprintf_r+0x14a2>
20005710:	f50d 62ac 	add.w	r2, sp, #1376	; 0x560
20005714:	3202      	adds	r2, #2
20005716:	e5c5      	b.n	200052a4 <_vfprintf_r+0x1480>
20005718:	3702      	adds	r7, #2
2000571a:	2166      	movs	r1, #102	; 0x66
2000571c:	ea27 72e7 	bic.w	r2, r7, r7, asr #31
20005720:	9710      	str	r7, [sp, #64]	; 0x40
20005722:	9116      	str	r1, [sp, #88]	; 0x58
20005724:	920c      	str	r2, [sp, #48]	; 0x30
20005726:	e5ce      	b.n	200052c6 <_vfprintf_r+0x14a2>
20005728:	20009404 	.word	0x20009404

2000572c <vfprintf>:
2000572c:	b410      	push	{r4}
2000572e:	f249 648c 	movw	r4, #38540	; 0x968c
20005732:	f2c2 0400 	movt	r4, #8192	; 0x2000
20005736:	468c      	mov	ip, r1
20005738:	4613      	mov	r3, r2
2000573a:	4601      	mov	r1, r0
2000573c:	4662      	mov	r2, ip
2000573e:	6820      	ldr	r0, [r4, #0]
20005740:	bc10      	pop	{r4}
20005742:	f7fe bb6f 	b.w	20003e24 <_vfprintf_r>
20005746:	bf00      	nop

20005748 <__swsetup_r>:
20005748:	b570      	push	{r4, r5, r6, lr}
2000574a:	f249 658c 	movw	r5, #38540	; 0x968c
2000574e:	f2c2 0500 	movt	r5, #8192	; 0x2000
20005752:	4606      	mov	r6, r0
20005754:	460c      	mov	r4, r1
20005756:	6828      	ldr	r0, [r5, #0]
20005758:	b110      	cbz	r0, 20005760 <__swsetup_r+0x18>
2000575a:	6983      	ldr	r3, [r0, #24]
2000575c:	2b00      	cmp	r3, #0
2000575e:	d036      	beq.n	200057ce <__swsetup_r+0x86>
20005760:	f249 4368 	movw	r3, #37992	; 0x9468
20005764:	f2c2 0300 	movt	r3, #8192	; 0x2000
20005768:	429c      	cmp	r4, r3
2000576a:	d038      	beq.n	200057de <__swsetup_r+0x96>
2000576c:	f249 4388 	movw	r3, #38024	; 0x9488
20005770:	f2c2 0300 	movt	r3, #8192	; 0x2000
20005774:	429c      	cmp	r4, r3
20005776:	d041      	beq.n	200057fc <__swsetup_r+0xb4>
20005778:	f249 43a8 	movw	r3, #38056	; 0x94a8
2000577c:	f2c2 0300 	movt	r3, #8192	; 0x2000
20005780:	429c      	cmp	r4, r3
20005782:	bf04      	itt	eq
20005784:	682b      	ldreq	r3, [r5, #0]
20005786:	68dc      	ldreq	r4, [r3, #12]
20005788:	89a2      	ldrh	r2, [r4, #12]
2000578a:	4611      	mov	r1, r2
2000578c:	b293      	uxth	r3, r2
2000578e:	f013 0f08 	tst.w	r3, #8
20005792:	4618      	mov	r0, r3
20005794:	bf18      	it	ne
20005796:	6922      	ldrne	r2, [r4, #16]
20005798:	d033      	beq.n	20005802 <__swsetup_r+0xba>
2000579a:	b31a      	cbz	r2, 200057e4 <__swsetup_r+0x9c>
2000579c:	f013 0101 	ands.w	r1, r3, #1
200057a0:	d007      	beq.n	200057b2 <__swsetup_r+0x6a>
200057a2:	6963      	ldr	r3, [r4, #20]
200057a4:	2100      	movs	r1, #0
200057a6:	60a1      	str	r1, [r4, #8]
200057a8:	425b      	negs	r3, r3
200057aa:	61a3      	str	r3, [r4, #24]
200057ac:	b142      	cbz	r2, 200057c0 <__swsetup_r+0x78>
200057ae:	2000      	movs	r0, #0
200057b0:	bd70      	pop	{r4, r5, r6, pc}
200057b2:	f013 0f02 	tst.w	r3, #2
200057b6:	bf08      	it	eq
200057b8:	6961      	ldreq	r1, [r4, #20]
200057ba:	60a1      	str	r1, [r4, #8]
200057bc:	2a00      	cmp	r2, #0
200057be:	d1f6      	bne.n	200057ae <__swsetup_r+0x66>
200057c0:	89a3      	ldrh	r3, [r4, #12]
200057c2:	f013 0f80 	tst.w	r3, #128	; 0x80
200057c6:	d0f2      	beq.n	200057ae <__swsetup_r+0x66>
200057c8:	f04f 30ff 	mov.w	r0, #4294967295
200057cc:	bd70      	pop	{r4, r5, r6, pc}
200057ce:	f001 f98b 	bl	20006ae8 <__sinit>
200057d2:	f249 4368 	movw	r3, #37992	; 0x9468
200057d6:	f2c2 0300 	movt	r3, #8192	; 0x2000
200057da:	429c      	cmp	r4, r3
200057dc:	d1c6      	bne.n	2000576c <__swsetup_r+0x24>
200057de:	682b      	ldr	r3, [r5, #0]
200057e0:	685c      	ldr	r4, [r3, #4]
200057e2:	e7d1      	b.n	20005788 <__swsetup_r+0x40>
200057e4:	f403 7120 	and.w	r1, r3, #640	; 0x280
200057e8:	f5b1 7f00 	cmp.w	r1, #512	; 0x200
200057ec:	d0d6      	beq.n	2000579c <__swsetup_r+0x54>
200057ee:	4630      	mov	r0, r6
200057f0:	4621      	mov	r1, r4
200057f2:	f001 fd01 	bl	200071f8 <__smakebuf_r>
200057f6:	89a3      	ldrh	r3, [r4, #12]
200057f8:	6922      	ldr	r2, [r4, #16]
200057fa:	e7cf      	b.n	2000579c <__swsetup_r+0x54>
200057fc:	682b      	ldr	r3, [r5, #0]
200057fe:	689c      	ldr	r4, [r3, #8]
20005800:	e7c2      	b.n	20005788 <__swsetup_r+0x40>
20005802:	f013 0f10 	tst.w	r3, #16
20005806:	d0df      	beq.n	200057c8 <__swsetup_r+0x80>
20005808:	f013 0f04 	tst.w	r3, #4
2000580c:	bf08      	it	eq
2000580e:	6922      	ldreq	r2, [r4, #16]
20005810:	d017      	beq.n	20005842 <__swsetup_r+0xfa>
20005812:	6b61      	ldr	r1, [r4, #52]	; 0x34
20005814:	b151      	cbz	r1, 2000582c <__swsetup_r+0xe4>
20005816:	f104 0344 	add.w	r3, r4, #68	; 0x44
2000581a:	4299      	cmp	r1, r3
2000581c:	d003      	beq.n	20005826 <__swsetup_r+0xde>
2000581e:	4630      	mov	r0, r6
20005820:	f001 f9e6 	bl	20006bf0 <_free_r>
20005824:	89a2      	ldrh	r2, [r4, #12]
20005826:	b290      	uxth	r0, r2
20005828:	2300      	movs	r3, #0
2000582a:	6363      	str	r3, [r4, #52]	; 0x34
2000582c:	6922      	ldr	r2, [r4, #16]
2000582e:	f64f 71db 	movw	r1, #65499	; 0xffdb
20005832:	f2c0 0100 	movt	r1, #0
20005836:	2300      	movs	r3, #0
20005838:	ea00 0101 	and.w	r1, r0, r1
2000583c:	6063      	str	r3, [r4, #4]
2000583e:	81a1      	strh	r1, [r4, #12]
20005840:	6022      	str	r2, [r4, #0]
20005842:	f041 0308 	orr.w	r3, r1, #8
20005846:	81a3      	strh	r3, [r4, #12]
20005848:	b29b      	uxth	r3, r3
2000584a:	e7a6      	b.n	2000579a <__swsetup_r+0x52>
2000584c:	0000      	lsls	r0, r0, #0
	...

20005850 <quorem>:
20005850:	e92d 4ff8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, lr}
20005854:	6903      	ldr	r3, [r0, #16]
20005856:	690e      	ldr	r6, [r1, #16]
20005858:	4682      	mov	sl, r0
2000585a:	4689      	mov	r9, r1
2000585c:	429e      	cmp	r6, r3
2000585e:	f300 8083 	bgt.w	20005968 <quorem+0x118>
20005862:	1cf2      	adds	r2, r6, #3
20005864:	f101 0514 	add.w	r5, r1, #20
20005868:	f100 0414 	add.w	r4, r0, #20
2000586c:	3e01      	subs	r6, #1
2000586e:	0092      	lsls	r2, r2, #2
20005870:	188b      	adds	r3, r1, r2
20005872:	1812      	adds	r2, r2, r0
20005874:	f103 0804 	add.w	r8, r3, #4
20005878:	6859      	ldr	r1, [r3, #4]
2000587a:	6850      	ldr	r0, [r2, #4]
2000587c:	3101      	adds	r1, #1
2000587e:	f002 fe9b 	bl	200085b8 <__aeabi_uidiv>
20005882:	4607      	mov	r7, r0
20005884:	2800      	cmp	r0, #0
20005886:	d039      	beq.n	200058fc <quorem+0xac>
20005888:	2300      	movs	r3, #0
2000588a:	469c      	mov	ip, r3
2000588c:	461a      	mov	r2, r3
2000588e:	58e9      	ldr	r1, [r5, r3]
20005890:	58e0      	ldr	r0, [r4, r3]
20005892:	fa1f fe81 	uxth.w	lr, r1
20005896:	ea4f 4b11 	mov.w	fp, r1, lsr #16
2000589a:	b281      	uxth	r1, r0
2000589c:	fb0e ce07 	mla	lr, lr, r7, ip
200058a0:	1851      	adds	r1, r2, r1
200058a2:	fb0b fc07 	mul.w	ip, fp, r7
200058a6:	eb0c 4c1e 	add.w	ip, ip, lr, lsr #16
200058aa:	fa1f fe8e 	uxth.w	lr, lr
200058ae:	ebce 0101 	rsb	r1, lr, r1
200058b2:	fa1f f28c 	uxth.w	r2, ip
200058b6:	ea4f 4c1c 	mov.w	ip, ip, lsr #16
200058ba:	ebc2 4210 	rsb	r2, r2, r0, lsr #16
200058be:	fa1f fe81 	uxth.w	lr, r1
200058c2:	eb02 4221 	add.w	r2, r2, r1, asr #16
200058c6:	ea4e 4102 	orr.w	r1, lr, r2, lsl #16
200058ca:	50e1      	str	r1, [r4, r3]
200058cc:	3304      	adds	r3, #4
200058ce:	1412      	asrs	r2, r2, #16
200058d0:	1959      	adds	r1, r3, r5
200058d2:	4588      	cmp	r8, r1
200058d4:	d2db      	bcs.n	2000588e <quorem+0x3e>
200058d6:	1d32      	adds	r2, r6, #4
200058d8:	eb0a 0382 	add.w	r3, sl, r2, lsl #2
200058dc:	6859      	ldr	r1, [r3, #4]
200058de:	b969      	cbnz	r1, 200058fc <quorem+0xac>
200058e0:	429c      	cmp	r4, r3
200058e2:	d209      	bcs.n	200058f8 <quorem+0xa8>
200058e4:	f85a 2022 	ldr.w	r2, [sl, r2, lsl #2]
200058e8:	b112      	cbz	r2, 200058f0 <quorem+0xa0>
200058ea:	e005      	b.n	200058f8 <quorem+0xa8>
200058ec:	681a      	ldr	r2, [r3, #0]
200058ee:	b91a      	cbnz	r2, 200058f8 <quorem+0xa8>
200058f0:	3b04      	subs	r3, #4
200058f2:	3e01      	subs	r6, #1
200058f4:	429c      	cmp	r4, r3
200058f6:	d3f9      	bcc.n	200058ec <quorem+0x9c>
200058f8:	f8ca 6010 	str.w	r6, [sl, #16]
200058fc:	4649      	mov	r1, r9
200058fe:	4650      	mov	r0, sl
20005900:	f001 fdd0 	bl	200074a4 <__mcmp>
20005904:	2800      	cmp	r0, #0
20005906:	db2c      	blt.n	20005962 <quorem+0x112>
20005908:	2300      	movs	r3, #0
2000590a:	3701      	adds	r7, #1
2000590c:	469c      	mov	ip, r3
2000590e:	58ea      	ldr	r2, [r5, r3]
20005910:	58e0      	ldr	r0, [r4, r3]
20005912:	b291      	uxth	r1, r2
20005914:	0c12      	lsrs	r2, r2, #16
20005916:	fa1f f980 	uxth.w	r9, r0
2000591a:	ebc2 4210 	rsb	r2, r2, r0, lsr #16
2000591e:	ebc1 0109 	rsb	r1, r1, r9
20005922:	4461      	add	r1, ip
20005924:	eb02 4221 	add.w	r2, r2, r1, asr #16
20005928:	b289      	uxth	r1, r1
2000592a:	ea41 4102 	orr.w	r1, r1, r2, lsl #16
2000592e:	50e1      	str	r1, [r4, r3]
20005930:	3304      	adds	r3, #4
20005932:	ea4f 4c22 	mov.w	ip, r2, asr #16
20005936:	195a      	adds	r2, r3, r5
20005938:	4590      	cmp	r8, r2
2000593a:	d2e8      	bcs.n	2000590e <quorem+0xbe>
2000593c:	1d32      	adds	r2, r6, #4
2000593e:	eb0a 0382 	add.w	r3, sl, r2, lsl #2
20005942:	6859      	ldr	r1, [r3, #4]
20005944:	b969      	cbnz	r1, 20005962 <quorem+0x112>
20005946:	429c      	cmp	r4, r3
20005948:	d209      	bcs.n	2000595e <quorem+0x10e>
2000594a:	f85a 2022 	ldr.w	r2, [sl, r2, lsl #2]
2000594e:	b112      	cbz	r2, 20005956 <quorem+0x106>
20005950:	e005      	b.n	2000595e <quorem+0x10e>
20005952:	681a      	ldr	r2, [r3, #0]
20005954:	b91a      	cbnz	r2, 2000595e <quorem+0x10e>
20005956:	3b04      	subs	r3, #4
20005958:	3e01      	subs	r6, #1
2000595a:	429c      	cmp	r4, r3
2000595c:	d3f9      	bcc.n	20005952 <quorem+0x102>
2000595e:	f8ca 6010 	str.w	r6, [sl, #16]
20005962:	4638      	mov	r0, r7
20005964:	e8bd 8ff8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, pc}
20005968:	2000      	movs	r0, #0
2000596a:	e8bd 8ff8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, pc}
2000596e:	bf00      	nop

20005970 <_dtoa_r>:
20005970:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
20005974:	6a46      	ldr	r6, [r0, #36]	; 0x24
20005976:	b0a1      	sub	sp, #132	; 0x84
20005978:	4604      	mov	r4, r0
2000597a:	4690      	mov	r8, r2
2000597c:	4699      	mov	r9, r3
2000597e:	9d2d      	ldr	r5, [sp, #180]	; 0xb4
20005980:	2e00      	cmp	r6, #0
20005982:	f000 8423 	beq.w	200061cc <_dtoa_r+0x85c>
20005986:	6832      	ldr	r2, [r6, #0]
20005988:	b182      	cbz	r2, 200059ac <_dtoa_r+0x3c>
2000598a:	6a61      	ldr	r1, [r4, #36]	; 0x24
2000598c:	f04f 0c01 	mov.w	ip, #1
20005990:	6876      	ldr	r6, [r6, #4]
20005992:	4620      	mov	r0, r4
20005994:	680b      	ldr	r3, [r1, #0]
20005996:	6056      	str	r6, [r2, #4]
20005998:	684a      	ldr	r2, [r1, #4]
2000599a:	4619      	mov	r1, r3
2000599c:	fa0c f202 	lsl.w	r2, ip, r2
200059a0:	609a      	str	r2, [r3, #8]
200059a2:	f001 feb9 	bl	20007718 <_Bfree>
200059a6:	6a63      	ldr	r3, [r4, #36]	; 0x24
200059a8:	2200      	movs	r2, #0
200059aa:	601a      	str	r2, [r3, #0]
200059ac:	f1b9 0600 	subs.w	r6, r9, #0
200059b0:	db38      	blt.n	20005a24 <_dtoa_r+0xb4>
200059b2:	2300      	movs	r3, #0
200059b4:	602b      	str	r3, [r5, #0]
200059b6:	f240 0300 	movw	r3, #0
200059ba:	f6c7 73f0 	movt	r3, #32752	; 0x7ff0
200059be:	461a      	mov	r2, r3
200059c0:	ea06 0303 	and.w	r3, r6, r3
200059c4:	4293      	cmp	r3, r2
200059c6:	d017      	beq.n	200059f8 <_dtoa_r+0x88>
200059c8:	2200      	movs	r2, #0
200059ca:	2300      	movs	r3, #0
200059cc:	4640      	mov	r0, r8
200059ce:	4649      	mov	r1, r9
200059d0:	e9cd 8906 	strd	r8, r9, [sp, #24]
200059d4:	f002 ff84 	bl	200088e0 <__aeabi_dcmpeq>
200059d8:	2800      	cmp	r0, #0
200059da:	d029      	beq.n	20005a30 <_dtoa_r+0xc0>
200059dc:	982c      	ldr	r0, [sp, #176]	; 0xb0
200059de:	2301      	movs	r3, #1
200059e0:	992e      	ldr	r1, [sp, #184]	; 0xb8
200059e2:	6003      	str	r3, [r0, #0]
200059e4:	2900      	cmp	r1, #0
200059e6:	f000 80d0 	beq.w	20005b8a <_dtoa_r+0x21a>
200059ea:	4b79      	ldr	r3, [pc, #484]	; (20005bd0 <_dtoa_r+0x260>)
200059ec:	1e58      	subs	r0, r3, #1
200059ee:	9a2e      	ldr	r2, [sp, #184]	; 0xb8
200059f0:	6013      	str	r3, [r2, #0]
200059f2:	b021      	add	sp, #132	; 0x84
200059f4:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
200059f8:	982c      	ldr	r0, [sp, #176]	; 0xb0
200059fa:	f242 730f 	movw	r3, #9999	; 0x270f
200059fe:	6003      	str	r3, [r0, #0]
20005a00:	f1b8 0f00 	cmp.w	r8, #0
20005a04:	f000 8095 	beq.w	20005b32 <_dtoa_r+0x1c2>
20005a08:	f249 4064 	movw	r0, #37988	; 0x9464
20005a0c:	f2c2 0000 	movt	r0, #8192	; 0x2000
20005a10:	992e      	ldr	r1, [sp, #184]	; 0xb8
20005a12:	2900      	cmp	r1, #0
20005a14:	d0ed      	beq.n	200059f2 <_dtoa_r+0x82>
20005a16:	78c2      	ldrb	r2, [r0, #3]
20005a18:	1cc3      	adds	r3, r0, #3
20005a1a:	2a00      	cmp	r2, #0
20005a1c:	d0e7      	beq.n	200059ee <_dtoa_r+0x7e>
20005a1e:	f100 0308 	add.w	r3, r0, #8
20005a22:	e7e4      	b.n	200059ee <_dtoa_r+0x7e>
20005a24:	f026 4600 	bic.w	r6, r6, #2147483648	; 0x80000000
20005a28:	2301      	movs	r3, #1
20005a2a:	46b1      	mov	r9, r6
20005a2c:	602b      	str	r3, [r5, #0]
20005a2e:	e7c2      	b.n	200059b6 <_dtoa_r+0x46>
20005a30:	4620      	mov	r0, r4
20005a32:	e9dd 2306 	ldrd	r2, r3, [sp, #24]
20005a36:	a91e      	add	r1, sp, #120	; 0x78
20005a38:	9100      	str	r1, [sp, #0]
20005a3a:	a91f      	add	r1, sp, #124	; 0x7c
20005a3c:	9101      	str	r1, [sp, #4]
20005a3e:	f001 febd 	bl	200077bc <__d2b>
20005a42:	f3c6 550a 	ubfx	r5, r6, #20, #11
20005a46:	4683      	mov	fp, r0
20005a48:	2d00      	cmp	r5, #0
20005a4a:	d07e      	beq.n	20005b4a <_dtoa_r+0x1da>
20005a4c:	e9dd 0106 	ldrd	r0, r1, [sp, #24]
20005a50:	f5a5 757e 	sub.w	r5, r5, #1016	; 0x3f8
20005a54:	9f1f      	ldr	r7, [sp, #124]	; 0x7c
20005a56:	3d07      	subs	r5, #7
20005a58:	f021 437f 	bic.w	r3, r1, #4278190080	; 0xff000000
20005a5c:	f423 0370 	bic.w	r3, r3, #15728640	; 0xf00000
20005a60:	f043 517e 	orr.w	r1, r3, #1065353216	; 0x3f800000
20005a64:	2300      	movs	r3, #0
20005a66:	f441 01e0 	orr.w	r1, r1, #7340032	; 0x700000
20005a6a:	9319      	str	r3, [sp, #100]	; 0x64
20005a6c:	f240 0300 	movw	r3, #0
20005a70:	2200      	movs	r2, #0
20005a72:	f6c3 73f8 	movt	r3, #16376	; 0x3ff8
20005a76:	f7fd f907 	bl	20002c88 <__aeabi_dsub>
20005a7a:	a34f      	add	r3, pc, #316	; (adr r3, 20005bb8 <_dtoa_r+0x248>)
20005a7c:	e9d3 2300 	ldrd	r2, r3, [r3]
20005a80:	f7fd fab6 	bl	20002ff0 <__aeabi_dmul>
20005a84:	a34e      	add	r3, pc, #312	; (adr r3, 20005bc0 <_dtoa_r+0x250>)
20005a86:	e9d3 2300 	ldrd	r2, r3, [r3]
20005a8a:	f7fd f8ff 	bl	20002c8c <__adddf3>
20005a8e:	e9cd 0108 	strd	r0, r1, [sp, #32]
20005a92:	4628      	mov	r0, r5
20005a94:	f7fd fa46 	bl	20002f24 <__aeabi_i2d>
20005a98:	a34b      	add	r3, pc, #300	; (adr r3, 20005bc8 <_dtoa_r+0x258>)
20005a9a:	e9d3 2300 	ldrd	r2, r3, [r3]
20005a9e:	f7fd faa7 	bl	20002ff0 <__aeabi_dmul>
20005aa2:	4602      	mov	r2, r0
20005aa4:	460b      	mov	r3, r1
20005aa6:	e9dd 0108 	ldrd	r0, r1, [sp, #32]
20005aaa:	f7fd f8ef 	bl	20002c8c <__adddf3>
20005aae:	e9cd 0108 	strd	r0, r1, [sp, #32]
20005ab2:	f002 ff47 	bl	20008944 <__aeabi_d2iz>
20005ab6:	2200      	movs	r2, #0
20005ab8:	2300      	movs	r3, #0
20005aba:	4606      	mov	r6, r0
20005abc:	e9dd 0108 	ldrd	r0, r1, [sp, #32]
20005ac0:	f002 ff18 	bl	200088f4 <__aeabi_dcmplt>
20005ac4:	b140      	cbz	r0, 20005ad8 <_dtoa_r+0x168>
20005ac6:	4630      	mov	r0, r6
20005ac8:	f7fd fa2c 	bl	20002f24 <__aeabi_i2d>
20005acc:	e9dd 2308 	ldrd	r2, r3, [sp, #32]
20005ad0:	f002 ff06 	bl	200088e0 <__aeabi_dcmpeq>
20005ad4:	b900      	cbnz	r0, 20005ad8 <_dtoa_r+0x168>
20005ad6:	3e01      	subs	r6, #1
20005ad8:	2e16      	cmp	r6, #22
20005ada:	d95b      	bls.n	20005b94 <_dtoa_r+0x224>
20005adc:	2301      	movs	r3, #1
20005ade:	9318      	str	r3, [sp, #96]	; 0x60
20005ae0:	3f01      	subs	r7, #1
20005ae2:	ebb7 0a05 	subs.w	sl, r7, r5
20005ae6:	bf42      	ittt	mi
20005ae8:	f1ca 0a00 	rsbmi	sl, sl, #0
20005aec:	f8cd a03c 	strmi.w	sl, [sp, #60]	; 0x3c
20005af0:	f04f 0a00 	movmi.w	sl, #0
20005af4:	d401      	bmi.n	20005afa <_dtoa_r+0x18a>
20005af6:	2200      	movs	r2, #0
20005af8:	920f      	str	r2, [sp, #60]	; 0x3c
20005afa:	2e00      	cmp	r6, #0
20005afc:	f2c0 8371 	blt.w	200061e2 <_dtoa_r+0x872>
20005b00:	44b2      	add	sl, r6
20005b02:	2300      	movs	r3, #0
20005b04:	9617      	str	r6, [sp, #92]	; 0x5c
20005b06:	9315      	str	r3, [sp, #84]	; 0x54
20005b08:	9b2a      	ldr	r3, [sp, #168]	; 0xa8
20005b0a:	2b09      	cmp	r3, #9
20005b0c:	d862      	bhi.n	20005bd4 <_dtoa_r+0x264>
20005b0e:	2b05      	cmp	r3, #5
20005b10:	f340 8677 	ble.w	20006802 <_dtoa_r+0xe92>
20005b14:	982a      	ldr	r0, [sp, #168]	; 0xa8
20005b16:	2700      	movs	r7, #0
20005b18:	3804      	subs	r0, #4
20005b1a:	902a      	str	r0, [sp, #168]	; 0xa8
20005b1c:	992a      	ldr	r1, [sp, #168]	; 0xa8
20005b1e:	1e8b      	subs	r3, r1, #2
20005b20:	2b03      	cmp	r3, #3
20005b22:	f200 83dd 	bhi.w	200062e0 <_dtoa_r+0x970>
20005b26:	e8df f013 	tbh	[pc, r3, lsl #1]
20005b2a:	03a5      	.short	0x03a5
20005b2c:	03d503d8 	.word	0x03d503d8
20005b30:	03c4      	.short	0x03c4
20005b32:	f026 467f 	bic.w	r6, r6, #4278190080	; 0xff000000
20005b36:	f426 0670 	bic.w	r6, r6, #15728640	; 0xf00000
20005b3a:	2e00      	cmp	r6, #0
20005b3c:	f47f af64 	bne.w	20005a08 <_dtoa_r+0x98>
20005b40:	f249 4058 	movw	r0, #37976	; 0x9458
20005b44:	f2c2 0000 	movt	r0, #8192	; 0x2000
20005b48:	e762      	b.n	20005a10 <_dtoa_r+0xa0>
20005b4a:	9f1f      	ldr	r7, [sp, #124]	; 0x7c
20005b4c:	9b1e      	ldr	r3, [sp, #120]	; 0x78
20005b4e:	18fb      	adds	r3, r7, r3
20005b50:	f503 6386 	add.w	r3, r3, #1072	; 0x430
20005b54:	1c9d      	adds	r5, r3, #2
20005b56:	2d20      	cmp	r5, #32
20005b58:	bfdc      	itt	le
20005b5a:	f1c5 0020 	rsble	r0, r5, #32
20005b5e:	fa08 f000 	lslle.w	r0, r8, r0
20005b62:	dd08      	ble.n	20005b76 <_dtoa_r+0x206>
20005b64:	3b1e      	subs	r3, #30
20005b66:	f1c5 0240 	rsb	r2, r5, #64	; 0x40
20005b6a:	fa16 f202 	lsls.w	r2, r6, r2
20005b6e:	fa28 f303 	lsr.w	r3, r8, r3
20005b72:	ea42 0003 	orr.w	r0, r2, r3
20005b76:	f7fd f9c5 	bl	20002f04 <__aeabi_ui2d>
20005b7a:	f5a5 6586 	sub.w	r5, r5, #1072	; 0x430
20005b7e:	2201      	movs	r2, #1
20005b80:	3d03      	subs	r5, #3
20005b82:	9219      	str	r2, [sp, #100]	; 0x64
20005b84:	f1a1 71f8 	sub.w	r1, r1, #32505856	; 0x1f00000
20005b88:	e770      	b.n	20005a6c <_dtoa_r+0xfc>
20005b8a:	f249 4054 	movw	r0, #37972	; 0x9454
20005b8e:	f2c2 0000 	movt	r0, #8192	; 0x2000
20005b92:	e72e      	b.n	200059f2 <_dtoa_r+0x82>
20005b94:	f249 5310 	movw	r3, #38160	; 0x9510
20005b98:	e9dd 0106 	ldrd	r0, r1, [sp, #24]
20005b9c:	f2c2 0300 	movt	r3, #8192	; 0x2000
20005ba0:	eb03 03c6 	add.w	r3, r3, r6, lsl #3
20005ba4:	e9d3 2300 	ldrd	r2, r3, [r3]
20005ba8:	f002 fea4 	bl	200088f4 <__aeabi_dcmplt>
20005bac:	2800      	cmp	r0, #0
20005bae:	f040 8320 	bne.w	200061f2 <_dtoa_r+0x882>
20005bb2:	9018      	str	r0, [sp, #96]	; 0x60
20005bb4:	e794      	b.n	20005ae0 <_dtoa_r+0x170>
20005bb6:	bf00      	nop
20005bb8:	636f4361 	.word	0x636f4361
20005bbc:	3fd287a7 	.word	0x3fd287a7
20005bc0:	8b60c8b3 	.word	0x8b60c8b3
20005bc4:	3fc68a28 	.word	0x3fc68a28
20005bc8:	509f79fb 	.word	0x509f79fb
20005bcc:	3fd34413 	.word	0x3fd34413
20005bd0:	20009455 	.word	0x20009455
20005bd4:	2300      	movs	r3, #0
20005bd6:	f04f 30ff 	mov.w	r0, #4294967295
20005bda:	461f      	mov	r7, r3
20005bdc:	2101      	movs	r1, #1
20005bde:	932a      	str	r3, [sp, #168]	; 0xa8
20005be0:	9011      	str	r0, [sp, #68]	; 0x44
20005be2:	9116      	str	r1, [sp, #88]	; 0x58
20005be4:	9008      	str	r0, [sp, #32]
20005be6:	932b      	str	r3, [sp, #172]	; 0xac
20005be8:	6a65      	ldr	r5, [r4, #36]	; 0x24
20005bea:	2300      	movs	r3, #0
20005bec:	606b      	str	r3, [r5, #4]
20005bee:	4620      	mov	r0, r4
20005bf0:	6869      	ldr	r1, [r5, #4]
20005bf2:	f001 fdad 	bl	20007750 <_Balloc>
20005bf6:	6a63      	ldr	r3, [r4, #36]	; 0x24
20005bf8:	6028      	str	r0, [r5, #0]
20005bfa:	681b      	ldr	r3, [r3, #0]
20005bfc:	9310      	str	r3, [sp, #64]	; 0x40
20005bfe:	2f00      	cmp	r7, #0
20005c00:	f000 815b 	beq.w	20005eba <_dtoa_r+0x54a>
20005c04:	2e00      	cmp	r6, #0
20005c06:	f340 842a 	ble.w	2000645e <_dtoa_r+0xaee>
20005c0a:	f249 5310 	movw	r3, #38160	; 0x9510
20005c0e:	f006 020f 	and.w	r2, r6, #15
20005c12:	f2c2 0300 	movt	r3, #8192	; 0x2000
20005c16:	1135      	asrs	r5, r6, #4
20005c18:	eb03 03c2 	add.w	r3, r3, r2, lsl #3
20005c1c:	f015 0f10 	tst.w	r5, #16
20005c20:	e9d3 0100 	ldrd	r0, r1, [r3]
20005c24:	e9cd 010c 	strd	r0, r1, [sp, #48]	; 0x30
20005c28:	f000 82e7 	beq.w	200061fa <_dtoa_r+0x88a>
20005c2c:	f249 53e8 	movw	r3, #38376	; 0x95e8
20005c30:	e9dd 0106 	ldrd	r0, r1, [sp, #24]
20005c34:	f2c2 0300 	movt	r3, #8192	; 0x2000
20005c38:	f005 050f 	and.w	r5, r5, #15
20005c3c:	f04f 0803 	mov.w	r8, #3
20005c40:	e9d3 2308 	ldrd	r2, r3, [r3, #32]
20005c44:	f7fd fafe 	bl	20003244 <__aeabi_ddiv>
20005c48:	e9cd 0112 	strd	r0, r1, [sp, #72]	; 0x48
20005c4c:	b1bd      	cbz	r5, 20005c7e <_dtoa_r+0x30e>
20005c4e:	f249 57e8 	movw	r7, #38376	; 0x95e8
20005c52:	e9dd 230c 	ldrd	r2, r3, [sp, #48]	; 0x30
20005c56:	f2c2 0700 	movt	r7, #8192	; 0x2000
20005c5a:	f015 0f01 	tst.w	r5, #1
20005c5e:	4610      	mov	r0, r2
20005c60:	4619      	mov	r1, r3
20005c62:	d007      	beq.n	20005c74 <_dtoa_r+0x304>
20005c64:	e9d7 2300 	ldrd	r2, r3, [r7]
20005c68:	f108 0801 	add.w	r8, r8, #1
20005c6c:	f7fd f9c0 	bl	20002ff0 <__aeabi_dmul>
20005c70:	4602      	mov	r2, r0
20005c72:	460b      	mov	r3, r1
20005c74:	3708      	adds	r7, #8
20005c76:	106d      	asrs	r5, r5, #1
20005c78:	d1ef      	bne.n	20005c5a <_dtoa_r+0x2ea>
20005c7a:	e9cd 230c 	strd	r2, r3, [sp, #48]	; 0x30
20005c7e:	e9dd 230c 	ldrd	r2, r3, [sp, #48]	; 0x30
20005c82:	e9dd 0112 	ldrd	r0, r1, [sp, #72]	; 0x48
20005c86:	f7fd fadd 	bl	20003244 <__aeabi_ddiv>
20005c8a:	e9cd 010c 	strd	r0, r1, [sp, #48]	; 0x30
20005c8e:	9918      	ldr	r1, [sp, #96]	; 0x60
20005c90:	2900      	cmp	r1, #0
20005c92:	f000 80de 	beq.w	20005e52 <_dtoa_r+0x4e2>
20005c96:	f240 0300 	movw	r3, #0
20005c9a:	e9dd 010c 	ldrd	r0, r1, [sp, #48]	; 0x30
20005c9e:	2200      	movs	r2, #0
20005ca0:	f6c3 73f0 	movt	r3, #16368	; 0x3ff0
20005ca4:	f04f 0500 	mov.w	r5, #0
20005ca8:	f002 fe24 	bl	200088f4 <__aeabi_dcmplt>
20005cac:	b108      	cbz	r0, 20005cb2 <_dtoa_r+0x342>
20005cae:	f04f 0501 	mov.w	r5, #1
20005cb2:	9a08      	ldr	r2, [sp, #32]
20005cb4:	2a00      	cmp	r2, #0
20005cb6:	bfd4      	ite	le
20005cb8:	2500      	movle	r5, #0
20005cba:	f005 0501 	andgt.w	r5, r5, #1
20005cbe:	2d00      	cmp	r5, #0
20005cc0:	f000 80c7 	beq.w	20005e52 <_dtoa_r+0x4e2>
20005cc4:	9b11      	ldr	r3, [sp, #68]	; 0x44
20005cc6:	2b00      	cmp	r3, #0
20005cc8:	f340 80f5 	ble.w	20005eb6 <_dtoa_r+0x546>
20005ccc:	f240 0300 	movw	r3, #0
20005cd0:	2200      	movs	r2, #0
20005cd2:	f2c4 0324 	movt	r3, #16420	; 0x4024
20005cd6:	e9dd 010c 	ldrd	r0, r1, [sp, #48]	; 0x30
20005cda:	f7fd f989 	bl	20002ff0 <__aeabi_dmul>
20005cde:	e9cd 010c 	strd	r0, r1, [sp, #48]	; 0x30
20005ce2:	f108 0001 	add.w	r0, r8, #1
20005ce6:	1e71      	subs	r1, r6, #1
20005ce8:	9112      	str	r1, [sp, #72]	; 0x48
20005cea:	f7fd f91b 	bl	20002f24 <__aeabi_i2d>
20005cee:	4602      	mov	r2, r0
20005cf0:	460b      	mov	r3, r1
20005cf2:	e9dd 010c 	ldrd	r0, r1, [sp, #48]	; 0x30
20005cf6:	f7fd f97b 	bl	20002ff0 <__aeabi_dmul>
20005cfa:	f240 0300 	movw	r3, #0
20005cfe:	2200      	movs	r2, #0
20005d00:	f2c4 031c 	movt	r3, #16412	; 0x401c
20005d04:	f7fc ffc2 	bl	20002c8c <__adddf3>
20005d08:	f8dd c044 	ldr.w	ip, [sp, #68]	; 0x44
20005d0c:	4680      	mov	r8, r0
20005d0e:	f1a1 7950 	sub.w	r9, r1, #54525952	; 0x3400000
20005d12:	9b16      	ldr	r3, [sp, #88]	; 0x58
20005d14:	2b00      	cmp	r3, #0
20005d16:	f000 83ad 	beq.w	20006474 <_dtoa_r+0xb04>
20005d1a:	f249 5310 	movw	r3, #38160	; 0x9510
20005d1e:	f240 0100 	movw	r1, #0
20005d22:	f2c2 0300 	movt	r3, #8192	; 0x2000
20005d26:	2000      	movs	r0, #0
20005d28:	eb03 03cc 	add.w	r3, r3, ip, lsl #3
20005d2c:	f6c3 71e0 	movt	r1, #16352	; 0x3fe0
20005d30:	f8cd c00c 	str.w	ip, [sp, #12]
20005d34:	e953 2302 	ldrd	r2, r3, [r3, #-8]
20005d38:	f7fd fa84 	bl	20003244 <__aeabi_ddiv>
20005d3c:	4642      	mov	r2, r8
20005d3e:	464b      	mov	r3, r9
20005d40:	9d10      	ldr	r5, [sp, #64]	; 0x40
20005d42:	f7fc ffa1 	bl	20002c88 <__aeabi_dsub>
20005d46:	4680      	mov	r8, r0
20005d48:	4689      	mov	r9, r1
20005d4a:	e9dd 010c 	ldrd	r0, r1, [sp, #48]	; 0x30
20005d4e:	f002 fdf9 	bl	20008944 <__aeabi_d2iz>
20005d52:	4607      	mov	r7, r0
20005d54:	f7fd f8e6 	bl	20002f24 <__aeabi_i2d>
20005d58:	4602      	mov	r2, r0
20005d5a:	460b      	mov	r3, r1
20005d5c:	e9dd 010c 	ldrd	r0, r1, [sp, #48]	; 0x30
20005d60:	f7fc ff92 	bl	20002c88 <__aeabi_dsub>
20005d64:	f107 0330 	add.w	r3, r7, #48	; 0x30
20005d68:	e9cd 010c 	strd	r0, r1, [sp, #48]	; 0x30
20005d6c:	4640      	mov	r0, r8
20005d6e:	f805 3b01 	strb.w	r3, [r5], #1
20005d72:	4649      	mov	r1, r9
20005d74:	e9dd 230c 	ldrd	r2, r3, [sp, #48]	; 0x30
20005d78:	f002 fdda 	bl	20008930 <__aeabi_dcmpgt>
20005d7c:	2800      	cmp	r0, #0
20005d7e:	f040 8213 	bne.w	200061a8 <_dtoa_r+0x838>
20005d82:	f240 0100 	movw	r1, #0
20005d86:	e9dd 230c 	ldrd	r2, r3, [sp, #48]	; 0x30
20005d8a:	2000      	movs	r0, #0
20005d8c:	f6c3 71f0 	movt	r1, #16368	; 0x3ff0
20005d90:	f7fc ff7a 	bl	20002c88 <__aeabi_dsub>
20005d94:	4602      	mov	r2, r0
20005d96:	460b      	mov	r3, r1
20005d98:	4640      	mov	r0, r8
20005d9a:	4649      	mov	r1, r9
20005d9c:	f002 fdc8 	bl	20008930 <__aeabi_dcmpgt>
20005da0:	f8dd c00c 	ldr.w	ip, [sp, #12]
20005da4:	2800      	cmp	r0, #0
20005da6:	f040 83e7 	bne.w	20006578 <_dtoa_r+0xc08>
20005daa:	f1bc 0f01 	cmp.w	ip, #1
20005dae:	f340 8082 	ble.w	20005eb6 <_dtoa_r+0x546>
20005db2:	f8cd b068 	str.w	fp, [sp, #104]	; 0x68
20005db6:	2701      	movs	r7, #1
20005db8:	f8cd a070 	str.w	sl, [sp, #112]	; 0x70
20005dbc:	961d      	str	r6, [sp, #116]	; 0x74
20005dbe:	4666      	mov	r6, ip
20005dc0:	e9dd ab0c 	ldrd	sl, fp, [sp, #48]	; 0x30
20005dc4:	940c      	str	r4, [sp, #48]	; 0x30
20005dc6:	e010      	b.n	20005dea <_dtoa_r+0x47a>
20005dc8:	f240 0100 	movw	r1, #0
20005dcc:	2000      	movs	r0, #0
20005dce:	f6c3 71f0 	movt	r1, #16368	; 0x3ff0
20005dd2:	f7fc ff59 	bl	20002c88 <__aeabi_dsub>
20005dd6:	4642      	mov	r2, r8
20005dd8:	464b      	mov	r3, r9
20005dda:	f002 fd8b 	bl	200088f4 <__aeabi_dcmplt>
20005dde:	2800      	cmp	r0, #0
20005de0:	f040 83c7 	bne.w	20006572 <_dtoa_r+0xc02>
20005de4:	42b7      	cmp	r7, r6
20005de6:	f280 848b 	bge.w	20006700 <_dtoa_r+0xd90>
20005dea:	f240 0300 	movw	r3, #0
20005dee:	4640      	mov	r0, r8
20005df0:	4649      	mov	r1, r9
20005df2:	2200      	movs	r2, #0
20005df4:	f2c4 0324 	movt	r3, #16420	; 0x4024
20005df8:	3501      	adds	r5, #1
20005dfa:	f7fd f8f9 	bl	20002ff0 <__aeabi_dmul>
20005dfe:	f240 0300 	movw	r3, #0
20005e02:	2200      	movs	r2, #0
20005e04:	f2c4 0324 	movt	r3, #16420	; 0x4024
20005e08:	4680      	mov	r8, r0
20005e0a:	4689      	mov	r9, r1
20005e0c:	4650      	mov	r0, sl
20005e0e:	4659      	mov	r1, fp
20005e10:	f7fd f8ee 	bl	20002ff0 <__aeabi_dmul>
20005e14:	468b      	mov	fp, r1
20005e16:	4682      	mov	sl, r0
20005e18:	f002 fd94 	bl	20008944 <__aeabi_d2iz>
20005e1c:	4604      	mov	r4, r0
20005e1e:	f7fd f881 	bl	20002f24 <__aeabi_i2d>
20005e22:	3430      	adds	r4, #48	; 0x30
20005e24:	4602      	mov	r2, r0
20005e26:	460b      	mov	r3, r1
20005e28:	4650      	mov	r0, sl
20005e2a:	4659      	mov	r1, fp
20005e2c:	f7fc ff2c 	bl	20002c88 <__aeabi_dsub>
20005e30:	9a10      	ldr	r2, [sp, #64]	; 0x40
20005e32:	464b      	mov	r3, r9
20005e34:	55d4      	strb	r4, [r2, r7]
20005e36:	4642      	mov	r2, r8
20005e38:	3701      	adds	r7, #1
20005e3a:	4682      	mov	sl, r0
20005e3c:	468b      	mov	fp, r1
20005e3e:	f002 fd59 	bl	200088f4 <__aeabi_dcmplt>
20005e42:	4652      	mov	r2, sl
20005e44:	465b      	mov	r3, fp
20005e46:	2800      	cmp	r0, #0
20005e48:	d0be      	beq.n	20005dc8 <_dtoa_r+0x458>
20005e4a:	f8dd b068 	ldr.w	fp, [sp, #104]	; 0x68
20005e4e:	9c0c      	ldr	r4, [sp, #48]	; 0x30
20005e50:	e1aa      	b.n	200061a8 <_dtoa_r+0x838>
20005e52:	4640      	mov	r0, r8
20005e54:	f7fd f866 	bl	20002f24 <__aeabi_i2d>
20005e58:	e9dd 230c 	ldrd	r2, r3, [sp, #48]	; 0x30
20005e5c:	f7fd f8c8 	bl	20002ff0 <__aeabi_dmul>
20005e60:	f240 0300 	movw	r3, #0
20005e64:	2200      	movs	r2, #0
20005e66:	f2c4 031c 	movt	r3, #16412	; 0x401c
20005e6a:	f7fc ff0f 	bl	20002c8c <__adddf3>
20005e6e:	9a08      	ldr	r2, [sp, #32]
20005e70:	f1a1 7550 	sub.w	r5, r1, #54525952	; 0x3400000
20005e74:	4680      	mov	r8, r0
20005e76:	46a9      	mov	r9, r5
20005e78:	2a00      	cmp	r2, #0
20005e7a:	f040 82ec 	bne.w	20006456 <_dtoa_r+0xae6>
20005e7e:	f240 0300 	movw	r3, #0
20005e82:	e9dd 010c 	ldrd	r0, r1, [sp, #48]	; 0x30
20005e86:	2200      	movs	r2, #0
20005e88:	f2c4 0314 	movt	r3, #16404	; 0x4014
20005e8c:	f7fc fefc 	bl	20002c88 <__aeabi_dsub>
20005e90:	4642      	mov	r2, r8
20005e92:	462b      	mov	r3, r5
20005e94:	e9cd 010c 	strd	r0, r1, [sp, #48]	; 0x30
20005e98:	f002 fd4a 	bl	20008930 <__aeabi_dcmpgt>
20005e9c:	2800      	cmp	r0, #0
20005e9e:	f040 824a 	bne.w	20006336 <_dtoa_r+0x9c6>
20005ea2:	4642      	mov	r2, r8
20005ea4:	e9dd 010c 	ldrd	r0, r1, [sp, #48]	; 0x30
20005ea8:	f105 4300 	add.w	r3, r5, #2147483648	; 0x80000000
20005eac:	f002 fd22 	bl	200088f4 <__aeabi_dcmplt>
20005eb0:	2800      	cmp	r0, #0
20005eb2:	f040 81d5 	bne.w	20006260 <_dtoa_r+0x8f0>
20005eb6:	e9dd 8906 	ldrd	r8, r9, [sp, #24]
20005eba:	9b1e      	ldr	r3, [sp, #120]	; 0x78
20005ebc:	ea6f 0703 	mvn.w	r7, r3
20005ec0:	ea4f 77d7 	mov.w	r7, r7, lsr #31
20005ec4:	2e0e      	cmp	r6, #14
20005ec6:	bfcc      	ite	gt
20005ec8:	2700      	movgt	r7, #0
20005eca:	f007 0701 	andle.w	r7, r7, #1
20005ece:	2f00      	cmp	r7, #0
20005ed0:	f000 80b7 	beq.w	20006042 <_dtoa_r+0x6d2>
20005ed4:	982b      	ldr	r0, [sp, #172]	; 0xac
20005ed6:	f249 5310 	movw	r3, #38160	; 0x9510
20005eda:	f2c2 0300 	movt	r3, #8192	; 0x2000
20005ede:	9908      	ldr	r1, [sp, #32]
20005ee0:	eb03 03c6 	add.w	r3, r3, r6, lsl #3
20005ee4:	0fc2      	lsrs	r2, r0, #31
20005ee6:	2900      	cmp	r1, #0
20005ee8:	bfcc      	ite	gt
20005eea:	2200      	movgt	r2, #0
20005eec:	f002 0201 	andle.w	r2, r2, #1
20005ef0:	e9d3 0100 	ldrd	r0, r1, [r3]
20005ef4:	e9cd 0104 	strd	r0, r1, [sp, #16]
20005ef8:	2a00      	cmp	r2, #0
20005efa:	f040 81a0 	bne.w	2000623e <_dtoa_r+0x8ce>
20005efe:	4602      	mov	r2, r0
20005f00:	460b      	mov	r3, r1
20005f02:	4640      	mov	r0, r8
20005f04:	4649      	mov	r1, r9
20005f06:	f7fd f99d 	bl	20003244 <__aeabi_ddiv>
20005f0a:	9d10      	ldr	r5, [sp, #64]	; 0x40
20005f0c:	f002 fd1a 	bl	20008944 <__aeabi_d2iz>
20005f10:	4682      	mov	sl, r0
20005f12:	f7fd f807 	bl	20002f24 <__aeabi_i2d>
20005f16:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
20005f1a:	f7fd f869 	bl	20002ff0 <__aeabi_dmul>
20005f1e:	4602      	mov	r2, r0
20005f20:	460b      	mov	r3, r1
20005f22:	4640      	mov	r0, r8
20005f24:	4649      	mov	r1, r9
20005f26:	f7fc feaf 	bl	20002c88 <__aeabi_dsub>
20005f2a:	f10a 0330 	add.w	r3, sl, #48	; 0x30
20005f2e:	f805 3b01 	strb.w	r3, [r5], #1
20005f32:	9a08      	ldr	r2, [sp, #32]
20005f34:	2a01      	cmp	r2, #1
20005f36:	4680      	mov	r8, r0
20005f38:	4689      	mov	r9, r1
20005f3a:	d052      	beq.n	20005fe2 <_dtoa_r+0x672>
20005f3c:	f240 0300 	movw	r3, #0
20005f40:	2200      	movs	r2, #0
20005f42:	f2c4 0324 	movt	r3, #16420	; 0x4024
20005f46:	f7fd f853 	bl	20002ff0 <__aeabi_dmul>
20005f4a:	2200      	movs	r2, #0
20005f4c:	2300      	movs	r3, #0
20005f4e:	e9cd 0106 	strd	r0, r1, [sp, #24]
20005f52:	f002 fcc5 	bl	200088e0 <__aeabi_dcmpeq>
20005f56:	2800      	cmp	r0, #0
20005f58:	f040 81eb 	bne.w	20006332 <_dtoa_r+0x9c2>
20005f5c:	9810      	ldr	r0, [sp, #64]	; 0x40
20005f5e:	f04f 0801 	mov.w	r8, #1
20005f62:	f8cd b02c 	str.w	fp, [sp, #44]	; 0x2c
20005f66:	46a3      	mov	fp, r4
20005f68:	1c87      	adds	r7, r0, #2
20005f6a:	960f      	str	r6, [sp, #60]	; 0x3c
20005f6c:	f8dd 9020 	ldr.w	r9, [sp, #32]
20005f70:	e9dd 4506 	ldrd	r4, r5, [sp, #24]
20005f74:	e00a      	b.n	20005f8c <_dtoa_r+0x61c>
20005f76:	f7fd f83b 	bl	20002ff0 <__aeabi_dmul>
20005f7a:	2200      	movs	r2, #0
20005f7c:	2300      	movs	r3, #0
20005f7e:	4604      	mov	r4, r0
20005f80:	460d      	mov	r5, r1
20005f82:	f002 fcad 	bl	200088e0 <__aeabi_dcmpeq>
20005f86:	2800      	cmp	r0, #0
20005f88:	f040 81ce 	bne.w	20006328 <_dtoa_r+0x9b8>
20005f8c:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
20005f90:	4620      	mov	r0, r4
20005f92:	4629      	mov	r1, r5
20005f94:	f108 0801 	add.w	r8, r8, #1
20005f98:	f7fd f954 	bl	20003244 <__aeabi_ddiv>
20005f9c:	463e      	mov	r6, r7
20005f9e:	f002 fcd1 	bl	20008944 <__aeabi_d2iz>
20005fa2:	4682      	mov	sl, r0
20005fa4:	f7fc ffbe 	bl	20002f24 <__aeabi_i2d>
20005fa8:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
20005fac:	f7fd f820 	bl	20002ff0 <__aeabi_dmul>
20005fb0:	4602      	mov	r2, r0
20005fb2:	460b      	mov	r3, r1
20005fb4:	4620      	mov	r0, r4
20005fb6:	4629      	mov	r1, r5
20005fb8:	f7fc fe66 	bl	20002c88 <__aeabi_dsub>
20005fbc:	2200      	movs	r2, #0
20005fbe:	f10a 0c30 	add.w	ip, sl, #48	; 0x30
20005fc2:	f807 cc01 	strb.w	ip, [r7, #-1]
20005fc6:	3701      	adds	r7, #1
20005fc8:	45c1      	cmp	r9, r8
20005fca:	f240 0300 	movw	r3, #0
20005fce:	f2c4 0324 	movt	r3, #16420	; 0x4024
20005fd2:	d1d0      	bne.n	20005f76 <_dtoa_r+0x606>
20005fd4:	4635      	mov	r5, r6
20005fd6:	465c      	mov	r4, fp
20005fd8:	9e0f      	ldr	r6, [sp, #60]	; 0x3c
20005fda:	4680      	mov	r8, r0
20005fdc:	f8dd b02c 	ldr.w	fp, [sp, #44]	; 0x2c
20005fe0:	4689      	mov	r9, r1
20005fe2:	4642      	mov	r2, r8
20005fe4:	464b      	mov	r3, r9
20005fe6:	4640      	mov	r0, r8
20005fe8:	4649      	mov	r1, r9
20005fea:	f7fc fe4f 	bl	20002c8c <__adddf3>
20005fee:	4680      	mov	r8, r0
20005ff0:	4689      	mov	r9, r1
20005ff2:	4642      	mov	r2, r8
20005ff4:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
20005ff8:	464b      	mov	r3, r9
20005ffa:	f002 fc7b 	bl	200088f4 <__aeabi_dcmplt>
20005ffe:	b960      	cbnz	r0, 2000601a <_dtoa_r+0x6aa>
20006000:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
20006004:	4642      	mov	r2, r8
20006006:	464b      	mov	r3, r9
20006008:	f002 fc6a 	bl	200088e0 <__aeabi_dcmpeq>
2000600c:	2800      	cmp	r0, #0
2000600e:	f000 8190 	beq.w	20006332 <_dtoa_r+0x9c2>
20006012:	f01a 0f01 	tst.w	sl, #1
20006016:	f000 818c 	beq.w	20006332 <_dtoa_r+0x9c2>
2000601a:	9910      	ldr	r1, [sp, #64]	; 0x40
2000601c:	e000      	b.n	20006020 <_dtoa_r+0x6b0>
2000601e:	461d      	mov	r5, r3
20006020:	f815 2c01 	ldrb.w	r2, [r5, #-1]
20006024:	1e6b      	subs	r3, r5, #1
20006026:	2a39      	cmp	r2, #57	; 0x39
20006028:	f040 8367 	bne.w	200066fa <_dtoa_r+0xd8a>
2000602c:	428b      	cmp	r3, r1
2000602e:	d1f6      	bne.n	2000601e <_dtoa_r+0x6ae>
20006030:	9910      	ldr	r1, [sp, #64]	; 0x40
20006032:	2330      	movs	r3, #48	; 0x30
20006034:	3601      	adds	r6, #1
20006036:	2231      	movs	r2, #49	; 0x31
20006038:	700b      	strb	r3, [r1, #0]
2000603a:	9b10      	ldr	r3, [sp, #64]	; 0x40
2000603c:	701a      	strb	r2, [r3, #0]
2000603e:	9612      	str	r6, [sp, #72]	; 0x48
20006040:	e0b2      	b.n	200061a8 <_dtoa_r+0x838>
20006042:	9a16      	ldr	r2, [sp, #88]	; 0x58
20006044:	2a00      	cmp	r2, #0
20006046:	f040 80df 	bne.w	20006208 <_dtoa_r+0x898>
2000604a:	9f15      	ldr	r7, [sp, #84]	; 0x54
2000604c:	9d0f      	ldr	r5, [sp, #60]	; 0x3c
2000604e:	920c      	str	r2, [sp, #48]	; 0x30
20006050:	2d00      	cmp	r5, #0
20006052:	bfd4      	ite	le
20006054:	2300      	movle	r3, #0
20006056:	2301      	movgt	r3, #1
20006058:	f1ba 0f00 	cmp.w	sl, #0
2000605c:	bfd4      	ite	le
2000605e:	2300      	movle	r3, #0
20006060:	f003 0301 	andgt.w	r3, r3, #1
20006064:	b14b      	cbz	r3, 2000607a <_dtoa_r+0x70a>
20006066:	45aa      	cmp	sl, r5
20006068:	bfb4      	ite	lt
2000606a:	4653      	movlt	r3, sl
2000606c:	462b      	movge	r3, r5
2000606e:	980f      	ldr	r0, [sp, #60]	; 0x3c
20006070:	ebc3 0a0a 	rsb	sl, r3, sl
20006074:	1aed      	subs	r5, r5, r3
20006076:	1ac0      	subs	r0, r0, r3
20006078:	900f      	str	r0, [sp, #60]	; 0x3c
2000607a:	9915      	ldr	r1, [sp, #84]	; 0x54
2000607c:	2900      	cmp	r1, #0
2000607e:	dd1c      	ble.n	200060ba <_dtoa_r+0x74a>
20006080:	9a16      	ldr	r2, [sp, #88]	; 0x58
20006082:	2a00      	cmp	r2, #0
20006084:	f000 82e9 	beq.w	2000665a <_dtoa_r+0xcea>
20006088:	2f00      	cmp	r7, #0
2000608a:	dd12      	ble.n	200060b2 <_dtoa_r+0x742>
2000608c:	990c      	ldr	r1, [sp, #48]	; 0x30
2000608e:	463a      	mov	r2, r7
20006090:	4620      	mov	r0, r4
20006092:	f001 fdbd 	bl	20007c10 <__pow5mult>
20006096:	465a      	mov	r2, fp
20006098:	900c      	str	r0, [sp, #48]	; 0x30
2000609a:	4620      	mov	r0, r4
2000609c:	990c      	ldr	r1, [sp, #48]	; 0x30
2000609e:	f001 fccf 	bl	20007a40 <__multiply>
200060a2:	4659      	mov	r1, fp
200060a4:	4603      	mov	r3, r0
200060a6:	4620      	mov	r0, r4
200060a8:	9303      	str	r3, [sp, #12]
200060aa:	f001 fb35 	bl	20007718 <_Bfree>
200060ae:	9b03      	ldr	r3, [sp, #12]
200060b0:	469b      	mov	fp, r3
200060b2:	9b15      	ldr	r3, [sp, #84]	; 0x54
200060b4:	1bda      	subs	r2, r3, r7
200060b6:	f040 8311 	bne.w	200066dc <_dtoa_r+0xd6c>
200060ba:	2101      	movs	r1, #1
200060bc:	4620      	mov	r0, r4
200060be:	f001 fd59 	bl	20007b74 <__i2b>
200060c2:	9006      	str	r0, [sp, #24]
200060c4:	9817      	ldr	r0, [sp, #92]	; 0x5c
200060c6:	2800      	cmp	r0, #0
200060c8:	dd05      	ble.n	200060d6 <_dtoa_r+0x766>
200060ca:	9906      	ldr	r1, [sp, #24]
200060cc:	4620      	mov	r0, r4
200060ce:	9a17      	ldr	r2, [sp, #92]	; 0x5c
200060d0:	f001 fd9e 	bl	20007c10 <__pow5mult>
200060d4:	9006      	str	r0, [sp, #24]
200060d6:	992a      	ldr	r1, [sp, #168]	; 0xa8
200060d8:	2901      	cmp	r1, #1
200060da:	f340 810a 	ble.w	200062f2 <_dtoa_r+0x982>
200060de:	2700      	movs	r7, #0
200060e0:	9b17      	ldr	r3, [sp, #92]	; 0x5c
200060e2:	2b00      	cmp	r3, #0
200060e4:	f040 8261 	bne.w	200065aa <_dtoa_r+0xc3a>
200060e8:	2301      	movs	r3, #1
200060ea:	4453      	add	r3, sl
200060ec:	f013 031f 	ands.w	r3, r3, #31
200060f0:	f040 812a 	bne.w	20006348 <_dtoa_r+0x9d8>
200060f4:	231c      	movs	r3, #28
200060f6:	9a0f      	ldr	r2, [sp, #60]	; 0x3c
200060f8:	449a      	add	sl, r3
200060fa:	18ed      	adds	r5, r5, r3
200060fc:	18d2      	adds	r2, r2, r3
200060fe:	920f      	str	r2, [sp, #60]	; 0x3c
20006100:	9b0f      	ldr	r3, [sp, #60]	; 0x3c
20006102:	2b00      	cmp	r3, #0
20006104:	dd05      	ble.n	20006112 <_dtoa_r+0x7a2>
20006106:	4659      	mov	r1, fp
20006108:	461a      	mov	r2, r3
2000610a:	4620      	mov	r0, r4
2000610c:	f001 fc3a 	bl	20007984 <__lshift>
20006110:	4683      	mov	fp, r0
20006112:	f1ba 0f00 	cmp.w	sl, #0
20006116:	dd05      	ble.n	20006124 <_dtoa_r+0x7b4>
20006118:	9906      	ldr	r1, [sp, #24]
2000611a:	4652      	mov	r2, sl
2000611c:	4620      	mov	r0, r4
2000611e:	f001 fc31 	bl	20007984 <__lshift>
20006122:	9006      	str	r0, [sp, #24]
20006124:	9818      	ldr	r0, [sp, #96]	; 0x60
20006126:	2800      	cmp	r0, #0
20006128:	f040 8229 	bne.w	2000657e <_dtoa_r+0xc0e>
2000612c:	982a      	ldr	r0, [sp, #168]	; 0xa8
2000612e:	9908      	ldr	r1, [sp, #32]
20006130:	2802      	cmp	r0, #2
20006132:	bfd4      	ite	le
20006134:	2300      	movle	r3, #0
20006136:	2301      	movgt	r3, #1
20006138:	2900      	cmp	r1, #0
2000613a:	bfcc      	ite	gt
2000613c:	2300      	movgt	r3, #0
2000613e:	f003 0301 	andle.w	r3, r3, #1
20006142:	2b00      	cmp	r3, #0
20006144:	f000 810c 	beq.w	20006360 <_dtoa_r+0x9f0>
20006148:	2900      	cmp	r1, #0
2000614a:	f040 808c 	bne.w	20006266 <_dtoa_r+0x8f6>
2000614e:	2205      	movs	r2, #5
20006150:	9906      	ldr	r1, [sp, #24]
20006152:	9b08      	ldr	r3, [sp, #32]
20006154:	4620      	mov	r0, r4
20006156:	f001 fd17 	bl	20007b88 <__multadd>
2000615a:	9006      	str	r0, [sp, #24]
2000615c:	4658      	mov	r0, fp
2000615e:	9906      	ldr	r1, [sp, #24]
20006160:	f001 f9a0 	bl	200074a4 <__mcmp>
20006164:	2800      	cmp	r0, #0
20006166:	dd7e      	ble.n	20006266 <_dtoa_r+0x8f6>
20006168:	9d10      	ldr	r5, [sp, #64]	; 0x40
2000616a:	3601      	adds	r6, #1
2000616c:	2700      	movs	r7, #0
2000616e:	f8dd a030 	ldr.w	sl, [sp, #48]	; 0x30
20006172:	2331      	movs	r3, #49	; 0x31
20006174:	f805 3b01 	strb.w	r3, [r5], #1
20006178:	9906      	ldr	r1, [sp, #24]
2000617a:	4620      	mov	r0, r4
2000617c:	f001 facc 	bl	20007718 <_Bfree>
20006180:	f1ba 0f00 	cmp.w	sl, #0
20006184:	f000 80d5 	beq.w	20006332 <_dtoa_r+0x9c2>
20006188:	1e3b      	subs	r3, r7, #0
2000618a:	bf18      	it	ne
2000618c:	2301      	movne	r3, #1
2000618e:	4557      	cmp	r7, sl
20006190:	bf0c      	ite	eq
20006192:	2300      	moveq	r3, #0
20006194:	f003 0301 	andne.w	r3, r3, #1
20006198:	2b00      	cmp	r3, #0
2000619a:	f040 80d0 	bne.w	2000633e <_dtoa_r+0x9ce>
2000619e:	4651      	mov	r1, sl
200061a0:	4620      	mov	r0, r4
200061a2:	f001 fab9 	bl	20007718 <_Bfree>
200061a6:	9612      	str	r6, [sp, #72]	; 0x48
200061a8:	4620      	mov	r0, r4
200061aa:	4659      	mov	r1, fp
200061ac:	f001 fab4 	bl	20007718 <_Bfree>
200061b0:	9a12      	ldr	r2, [sp, #72]	; 0x48
200061b2:	1c53      	adds	r3, r2, #1
200061b4:	2200      	movs	r2, #0
200061b6:	702a      	strb	r2, [r5, #0]
200061b8:	982c      	ldr	r0, [sp, #176]	; 0xb0
200061ba:	992e      	ldr	r1, [sp, #184]	; 0xb8
200061bc:	6003      	str	r3, [r0, #0]
200061be:	2900      	cmp	r1, #0
200061c0:	f000 81d4 	beq.w	2000656c <_dtoa_r+0xbfc>
200061c4:	9a2e      	ldr	r2, [sp, #184]	; 0xb8
200061c6:	9810      	ldr	r0, [sp, #64]	; 0x40
200061c8:	6015      	str	r5, [r2, #0]
200061ca:	e412      	b.n	200059f2 <_dtoa_r+0x82>
200061cc:	2010      	movs	r0, #16
200061ce:	f7fd f951 	bl	20003474 <malloc>
200061d2:	60c6      	str	r6, [r0, #12]
200061d4:	6046      	str	r6, [r0, #4]
200061d6:	6086      	str	r6, [r0, #8]
200061d8:	6006      	str	r6, [r0, #0]
200061da:	4606      	mov	r6, r0
200061dc:	6260      	str	r0, [r4, #36]	; 0x24
200061de:	f7ff bbd2 	b.w	20005986 <_dtoa_r+0x16>
200061e2:	980f      	ldr	r0, [sp, #60]	; 0x3c
200061e4:	4271      	negs	r1, r6
200061e6:	2200      	movs	r2, #0
200061e8:	9115      	str	r1, [sp, #84]	; 0x54
200061ea:	1b80      	subs	r0, r0, r6
200061ec:	9217      	str	r2, [sp, #92]	; 0x5c
200061ee:	900f      	str	r0, [sp, #60]	; 0x3c
200061f0:	e48a      	b.n	20005b08 <_dtoa_r+0x198>
200061f2:	2100      	movs	r1, #0
200061f4:	3e01      	subs	r6, #1
200061f6:	9118      	str	r1, [sp, #96]	; 0x60
200061f8:	e472      	b.n	20005ae0 <_dtoa_r+0x170>
200061fa:	e9dd 2306 	ldrd	r2, r3, [sp, #24]
200061fe:	f04f 0802 	mov.w	r8, #2
20006202:	e9cd 2312 	strd	r2, r3, [sp, #72]	; 0x48
20006206:	e521      	b.n	20005c4c <_dtoa_r+0x2dc>
20006208:	982a      	ldr	r0, [sp, #168]	; 0xa8
2000620a:	2801      	cmp	r0, #1
2000620c:	f340 826c 	ble.w	200066e8 <_dtoa_r+0xd78>
20006210:	9a08      	ldr	r2, [sp, #32]
20006212:	9815      	ldr	r0, [sp, #84]	; 0x54
20006214:	1e53      	subs	r3, r2, #1
20006216:	4298      	cmp	r0, r3
20006218:	f2c0 8258 	blt.w	200066cc <_dtoa_r+0xd5c>
2000621c:	1ac7      	subs	r7, r0, r3
2000621e:	9b08      	ldr	r3, [sp, #32]
20006220:	2b00      	cmp	r3, #0
20006222:	bfa8      	it	ge
20006224:	9d0f      	ldrge	r5, [sp, #60]	; 0x3c
20006226:	f2c0 8273 	blt.w	20006710 <_dtoa_r+0xda0>
2000622a:	9a0f      	ldr	r2, [sp, #60]	; 0x3c
2000622c:	4620      	mov	r0, r4
2000622e:	2101      	movs	r1, #1
20006230:	449a      	add	sl, r3
20006232:	18d2      	adds	r2, r2, r3
20006234:	920f      	str	r2, [sp, #60]	; 0x3c
20006236:	f001 fc9d 	bl	20007b74 <__i2b>
2000623a:	900c      	str	r0, [sp, #48]	; 0x30
2000623c:	e708      	b.n	20006050 <_dtoa_r+0x6e0>
2000623e:	9b08      	ldr	r3, [sp, #32]
20006240:	b973      	cbnz	r3, 20006260 <_dtoa_r+0x8f0>
20006242:	f240 0300 	movw	r3, #0
20006246:	2200      	movs	r2, #0
20006248:	f2c4 0314 	movt	r3, #16404	; 0x4014
2000624c:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
20006250:	f7fc fece 	bl	20002ff0 <__aeabi_dmul>
20006254:	4642      	mov	r2, r8
20006256:	464b      	mov	r3, r9
20006258:	f002 fb60 	bl	2000891c <__aeabi_dcmpge>
2000625c:	2800      	cmp	r0, #0
2000625e:	d06a      	beq.n	20006336 <_dtoa_r+0x9c6>
20006260:	2200      	movs	r2, #0
20006262:	9206      	str	r2, [sp, #24]
20006264:	920c      	str	r2, [sp, #48]	; 0x30
20006266:	9b2b      	ldr	r3, [sp, #172]	; 0xac
20006268:	2700      	movs	r7, #0
2000626a:	f8dd a030 	ldr.w	sl, [sp, #48]	; 0x30
2000626e:	43de      	mvns	r6, r3
20006270:	9d10      	ldr	r5, [sp, #64]	; 0x40
20006272:	e781      	b.n	20006178 <_dtoa_r+0x808>
20006274:	2100      	movs	r1, #0
20006276:	9116      	str	r1, [sp, #88]	; 0x58
20006278:	982b      	ldr	r0, [sp, #172]	; 0xac
2000627a:	2800      	cmp	r0, #0
2000627c:	f340 819f 	ble.w	200065be <_dtoa_r+0xc4e>
20006280:	982b      	ldr	r0, [sp, #172]	; 0xac
20006282:	4601      	mov	r1, r0
20006284:	9011      	str	r0, [sp, #68]	; 0x44
20006286:	9008      	str	r0, [sp, #32]
20006288:	6a65      	ldr	r5, [r4, #36]	; 0x24
2000628a:	2200      	movs	r2, #0
2000628c:	2917      	cmp	r1, #23
2000628e:	606a      	str	r2, [r5, #4]
20006290:	f240 82ab 	bls.w	200067ea <_dtoa_r+0xe7a>
20006294:	2304      	movs	r3, #4
20006296:	005b      	lsls	r3, r3, #1
20006298:	3201      	adds	r2, #1
2000629a:	f103 0014 	add.w	r0, r3, #20
2000629e:	4288      	cmp	r0, r1
200062a0:	d9f9      	bls.n	20006296 <_dtoa_r+0x926>
200062a2:	9b08      	ldr	r3, [sp, #32]
200062a4:	606a      	str	r2, [r5, #4]
200062a6:	2b0e      	cmp	r3, #14
200062a8:	bf8c      	ite	hi
200062aa:	2700      	movhi	r7, #0
200062ac:	f007 0701 	andls.w	r7, r7, #1
200062b0:	e49d      	b.n	20005bee <_dtoa_r+0x27e>
200062b2:	2201      	movs	r2, #1
200062b4:	9216      	str	r2, [sp, #88]	; 0x58
200062b6:	9b2b      	ldr	r3, [sp, #172]	; 0xac
200062b8:	18f3      	adds	r3, r6, r3
200062ba:	9311      	str	r3, [sp, #68]	; 0x44
200062bc:	1c59      	adds	r1, r3, #1
200062be:	2900      	cmp	r1, #0
200062c0:	bfc8      	it	gt
200062c2:	9108      	strgt	r1, [sp, #32]
200062c4:	dce0      	bgt.n	20006288 <_dtoa_r+0x918>
200062c6:	290e      	cmp	r1, #14
200062c8:	bf8c      	ite	hi
200062ca:	2700      	movhi	r7, #0
200062cc:	f007 0701 	andls.w	r7, r7, #1
200062d0:	9108      	str	r1, [sp, #32]
200062d2:	e489      	b.n	20005be8 <_dtoa_r+0x278>
200062d4:	2301      	movs	r3, #1
200062d6:	9316      	str	r3, [sp, #88]	; 0x58
200062d8:	e7ce      	b.n	20006278 <_dtoa_r+0x908>
200062da:	2200      	movs	r2, #0
200062dc:	9216      	str	r2, [sp, #88]	; 0x58
200062de:	e7ea      	b.n	200062b6 <_dtoa_r+0x946>
200062e0:	f04f 33ff 	mov.w	r3, #4294967295
200062e4:	2700      	movs	r7, #0
200062e6:	2001      	movs	r0, #1
200062e8:	9311      	str	r3, [sp, #68]	; 0x44
200062ea:	9016      	str	r0, [sp, #88]	; 0x58
200062ec:	9308      	str	r3, [sp, #32]
200062ee:	972b      	str	r7, [sp, #172]	; 0xac
200062f0:	e47a      	b.n	20005be8 <_dtoa_r+0x278>
200062f2:	f1b8 0f00 	cmp.w	r8, #0
200062f6:	f47f aef2 	bne.w	200060de <_dtoa_r+0x76e>
200062fa:	f029 437f 	bic.w	r3, r9, #4278190080	; 0xff000000
200062fe:	f423 0370 	bic.w	r3, r3, #15728640	; 0xf00000
20006302:	2b00      	cmp	r3, #0
20006304:	f47f aeeb 	bne.w	200060de <_dtoa_r+0x76e>
20006308:	f240 0300 	movw	r3, #0
2000630c:	f6c7 73f0 	movt	r3, #32752	; 0x7ff0
20006310:	ea09 0303 	and.w	r3, r9, r3
20006314:	2b00      	cmp	r3, #0
20006316:	f43f aee2 	beq.w	200060de <_dtoa_r+0x76e>
2000631a:	9a0f      	ldr	r2, [sp, #60]	; 0x3c
2000631c:	f10a 0a01 	add.w	sl, sl, #1
20006320:	2701      	movs	r7, #1
20006322:	3201      	adds	r2, #1
20006324:	920f      	str	r2, [sp, #60]	; 0x3c
20006326:	e6db      	b.n	200060e0 <_dtoa_r+0x770>
20006328:	4635      	mov	r5, r6
2000632a:	465c      	mov	r4, fp
2000632c:	9e0f      	ldr	r6, [sp, #60]	; 0x3c
2000632e:	f8dd b02c 	ldr.w	fp, [sp, #44]	; 0x2c
20006332:	9612      	str	r6, [sp, #72]	; 0x48
20006334:	e738      	b.n	200061a8 <_dtoa_r+0x838>
20006336:	2000      	movs	r0, #0
20006338:	9006      	str	r0, [sp, #24]
2000633a:	900c      	str	r0, [sp, #48]	; 0x30
2000633c:	e714      	b.n	20006168 <_dtoa_r+0x7f8>
2000633e:	4639      	mov	r1, r7
20006340:	4620      	mov	r0, r4
20006342:	f001 f9e9 	bl	20007718 <_Bfree>
20006346:	e72a      	b.n	2000619e <_dtoa_r+0x82e>
20006348:	f1c3 0320 	rsb	r3, r3, #32
2000634c:	2b04      	cmp	r3, #4
2000634e:	f340 8254 	ble.w	200067fa <_dtoa_r+0xe8a>
20006352:	990f      	ldr	r1, [sp, #60]	; 0x3c
20006354:	3b04      	subs	r3, #4
20006356:	449a      	add	sl, r3
20006358:	18ed      	adds	r5, r5, r3
2000635a:	18c9      	adds	r1, r1, r3
2000635c:	910f      	str	r1, [sp, #60]	; 0x3c
2000635e:	e6cf      	b.n	20006100 <_dtoa_r+0x790>
20006360:	9916      	ldr	r1, [sp, #88]	; 0x58
20006362:	2900      	cmp	r1, #0
20006364:	f000 8131 	beq.w	200065ca <_dtoa_r+0xc5a>
20006368:	2d00      	cmp	r5, #0
2000636a:	dd05      	ble.n	20006378 <_dtoa_r+0xa08>
2000636c:	990c      	ldr	r1, [sp, #48]	; 0x30
2000636e:	462a      	mov	r2, r5
20006370:	4620      	mov	r0, r4
20006372:	f001 fb07 	bl	20007984 <__lshift>
20006376:	900c      	str	r0, [sp, #48]	; 0x30
20006378:	2f00      	cmp	r7, #0
2000637a:	f040 81ea 	bne.w	20006752 <_dtoa_r+0xde2>
2000637e:	f8dd a030 	ldr.w	sl, [sp, #48]	; 0x30
20006382:	9d10      	ldr	r5, [sp, #64]	; 0x40
20006384:	2301      	movs	r3, #1
20006386:	f008 0001 	and.w	r0, r8, #1
2000638a:	9f0c      	ldr	r7, [sp, #48]	; 0x30
2000638c:	9011      	str	r0, [sp, #68]	; 0x44
2000638e:	950f      	str	r5, [sp, #60]	; 0x3c
20006390:	461d      	mov	r5, r3
20006392:	960c      	str	r6, [sp, #48]	; 0x30
20006394:	9906      	ldr	r1, [sp, #24]
20006396:	4658      	mov	r0, fp
20006398:	f7ff fa5a 	bl	20005850 <quorem>
2000639c:	4639      	mov	r1, r7
2000639e:	3030      	adds	r0, #48	; 0x30
200063a0:	900b      	str	r0, [sp, #44]	; 0x2c
200063a2:	4658      	mov	r0, fp
200063a4:	f001 f87e 	bl	200074a4 <__mcmp>
200063a8:	9906      	ldr	r1, [sp, #24]
200063aa:	4652      	mov	r2, sl
200063ac:	4606      	mov	r6, r0
200063ae:	4620      	mov	r0, r4
200063b0:	f001 fa6c 	bl	2000788c <__mdiff>
200063b4:	68c3      	ldr	r3, [r0, #12]
200063b6:	4680      	mov	r8, r0
200063b8:	2b00      	cmp	r3, #0
200063ba:	d03d      	beq.n	20006438 <_dtoa_r+0xac8>
200063bc:	f04f 0901 	mov.w	r9, #1
200063c0:	4641      	mov	r1, r8
200063c2:	4620      	mov	r0, r4
200063c4:	f001 f9a8 	bl	20007718 <_Bfree>
200063c8:	992a      	ldr	r1, [sp, #168]	; 0xa8
200063ca:	ea59 0101 	orrs.w	r1, r9, r1
200063ce:	d103      	bne.n	200063d8 <_dtoa_r+0xa68>
200063d0:	9a11      	ldr	r2, [sp, #68]	; 0x44
200063d2:	2a00      	cmp	r2, #0
200063d4:	f000 81eb 	beq.w	200067ae <_dtoa_r+0xe3e>
200063d8:	2e00      	cmp	r6, #0
200063da:	f2c0 819e 	blt.w	2000671a <_dtoa_r+0xdaa>
200063de:	9a2a      	ldr	r2, [sp, #168]	; 0xa8
200063e0:	4332      	orrs	r2, r6
200063e2:	d103      	bne.n	200063ec <_dtoa_r+0xa7c>
200063e4:	9b11      	ldr	r3, [sp, #68]	; 0x44
200063e6:	2b00      	cmp	r3, #0
200063e8:	f000 8197 	beq.w	2000671a <_dtoa_r+0xdaa>
200063ec:	f1b9 0f00 	cmp.w	r9, #0
200063f0:	f300 81ce 	bgt.w	20006790 <_dtoa_r+0xe20>
200063f4:	990f      	ldr	r1, [sp, #60]	; 0x3c
200063f6:	9a0b      	ldr	r2, [sp, #44]	; 0x2c
200063f8:	f801 2b01 	strb.w	r2, [r1], #1
200063fc:	9b08      	ldr	r3, [sp, #32]
200063fe:	910f      	str	r1, [sp, #60]	; 0x3c
20006400:	429d      	cmp	r5, r3
20006402:	f000 81c2 	beq.w	2000678a <_dtoa_r+0xe1a>
20006406:	4659      	mov	r1, fp
20006408:	220a      	movs	r2, #10
2000640a:	2300      	movs	r3, #0
2000640c:	4620      	mov	r0, r4
2000640e:	f001 fbbb 	bl	20007b88 <__multadd>
20006412:	4557      	cmp	r7, sl
20006414:	4639      	mov	r1, r7
20006416:	4683      	mov	fp, r0
20006418:	d014      	beq.n	20006444 <_dtoa_r+0xad4>
2000641a:	220a      	movs	r2, #10
2000641c:	2300      	movs	r3, #0
2000641e:	4620      	mov	r0, r4
20006420:	3501      	adds	r5, #1
20006422:	f001 fbb1 	bl	20007b88 <__multadd>
20006426:	4651      	mov	r1, sl
20006428:	220a      	movs	r2, #10
2000642a:	2300      	movs	r3, #0
2000642c:	4607      	mov	r7, r0
2000642e:	4620      	mov	r0, r4
20006430:	f001 fbaa 	bl	20007b88 <__multadd>
20006434:	4682      	mov	sl, r0
20006436:	e7ad      	b.n	20006394 <_dtoa_r+0xa24>
20006438:	4658      	mov	r0, fp
2000643a:	4641      	mov	r1, r8
2000643c:	f001 f832 	bl	200074a4 <__mcmp>
20006440:	4681      	mov	r9, r0
20006442:	e7bd      	b.n	200063c0 <_dtoa_r+0xa50>
20006444:	4620      	mov	r0, r4
20006446:	220a      	movs	r2, #10
20006448:	2300      	movs	r3, #0
2000644a:	3501      	adds	r5, #1
2000644c:	f001 fb9c 	bl	20007b88 <__multadd>
20006450:	4607      	mov	r7, r0
20006452:	4682      	mov	sl, r0
20006454:	e79e      	b.n	20006394 <_dtoa_r+0xa24>
20006456:	9612      	str	r6, [sp, #72]	; 0x48
20006458:	f8dd c020 	ldr.w	ip, [sp, #32]
2000645c:	e459      	b.n	20005d12 <_dtoa_r+0x3a2>
2000645e:	4275      	negs	r5, r6
20006460:	2d00      	cmp	r5, #0
20006462:	f040 8101 	bne.w	20006668 <_dtoa_r+0xcf8>
20006466:	e9dd 0106 	ldrd	r0, r1, [sp, #24]
2000646a:	f04f 0802 	mov.w	r8, #2
2000646e:	e9cd 010c 	strd	r0, r1, [sp, #48]	; 0x30
20006472:	e40c      	b.n	20005c8e <_dtoa_r+0x31e>
20006474:	f249 5110 	movw	r1, #38160	; 0x9510
20006478:	4642      	mov	r2, r8
2000647a:	f2c2 0100 	movt	r1, #8192	; 0x2000
2000647e:	464b      	mov	r3, r9
20006480:	eb01 01cc 	add.w	r1, r1, ip, lsl #3
20006484:	f8cd c00c 	str.w	ip, [sp, #12]
20006488:	9d10      	ldr	r5, [sp, #64]	; 0x40
2000648a:	e951 0102 	ldrd	r0, r1, [r1, #-8]
2000648e:	f7fc fdaf 	bl	20002ff0 <__aeabi_dmul>
20006492:	e9cd 011a 	strd	r0, r1, [sp, #104]	; 0x68
20006496:	e9dd 010c 	ldrd	r0, r1, [sp, #48]	; 0x30
2000649a:	f002 fa53 	bl	20008944 <__aeabi_d2iz>
2000649e:	4607      	mov	r7, r0
200064a0:	f7fc fd40 	bl	20002f24 <__aeabi_i2d>
200064a4:	460b      	mov	r3, r1
200064a6:	4602      	mov	r2, r0
200064a8:	e9dd 010c 	ldrd	r0, r1, [sp, #48]	; 0x30
200064ac:	f7fc fbec 	bl	20002c88 <__aeabi_dsub>
200064b0:	f107 0330 	add.w	r3, r7, #48	; 0x30
200064b4:	e9cd 010c 	strd	r0, r1, [sp, #48]	; 0x30
200064b8:	f805 3b01 	strb.w	r3, [r5], #1
200064bc:	f8dd c00c 	ldr.w	ip, [sp, #12]
200064c0:	f1bc 0f01 	cmp.w	ip, #1
200064c4:	d029      	beq.n	2000651a <_dtoa_r+0xbaa>
200064c6:	46d1      	mov	r9, sl
200064c8:	e9dd 010c 	ldrd	r0, r1, [sp, #48]	; 0x30
200064cc:	46b2      	mov	sl, r6
200064ce:	9e10      	ldr	r6, [sp, #64]	; 0x40
200064d0:	951c      	str	r5, [sp, #112]	; 0x70
200064d2:	2701      	movs	r7, #1
200064d4:	4665      	mov	r5, ip
200064d6:	46a0      	mov	r8, r4
200064d8:	f240 0300 	movw	r3, #0
200064dc:	2200      	movs	r2, #0
200064de:	f2c4 0324 	movt	r3, #16420	; 0x4024
200064e2:	f7fc fd85 	bl	20002ff0 <__aeabi_dmul>
200064e6:	e9cd 010c 	strd	r0, r1, [sp, #48]	; 0x30
200064ea:	f002 fa2b 	bl	20008944 <__aeabi_d2iz>
200064ee:	4604      	mov	r4, r0
200064f0:	f7fc fd18 	bl	20002f24 <__aeabi_i2d>
200064f4:	3430      	adds	r4, #48	; 0x30
200064f6:	4602      	mov	r2, r0
200064f8:	460b      	mov	r3, r1
200064fa:	e9dd 010c 	ldrd	r0, r1, [sp, #48]	; 0x30
200064fe:	f7fc fbc3 	bl	20002c88 <__aeabi_dsub>
20006502:	55f4      	strb	r4, [r6, r7]
20006504:	3701      	adds	r7, #1
20006506:	42af      	cmp	r7, r5
20006508:	d1e6      	bne.n	200064d8 <_dtoa_r+0xb68>
2000650a:	9d1c      	ldr	r5, [sp, #112]	; 0x70
2000650c:	3f01      	subs	r7, #1
2000650e:	4656      	mov	r6, sl
20006510:	4644      	mov	r4, r8
20006512:	46ca      	mov	sl, r9
20006514:	19ed      	adds	r5, r5, r7
20006516:	e9cd 010c 	strd	r0, r1, [sp, #48]	; 0x30
2000651a:	f240 0300 	movw	r3, #0
2000651e:	2200      	movs	r2, #0
20006520:	f6c3 73e0 	movt	r3, #16352	; 0x3fe0
20006524:	e9dd 011a 	ldrd	r0, r1, [sp, #104]	; 0x68
20006528:	f7fc fbb0 	bl	20002c8c <__adddf3>
2000652c:	4602      	mov	r2, r0
2000652e:	460b      	mov	r3, r1
20006530:	e9dd 010c 	ldrd	r0, r1, [sp, #48]	; 0x30
20006534:	f002 f9fc 	bl	20008930 <__aeabi_dcmpgt>
20006538:	b9f0      	cbnz	r0, 20006578 <_dtoa_r+0xc08>
2000653a:	f240 0100 	movw	r1, #0
2000653e:	e9dd 231a 	ldrd	r2, r3, [sp, #104]	; 0x68
20006542:	2000      	movs	r0, #0
20006544:	f6c3 71e0 	movt	r1, #16352	; 0x3fe0
20006548:	f7fc fb9e 	bl	20002c88 <__aeabi_dsub>
2000654c:	4602      	mov	r2, r0
2000654e:	460b      	mov	r3, r1
20006550:	e9dd 010c 	ldrd	r0, r1, [sp, #48]	; 0x30
20006554:	f002 f9ce 	bl	200088f4 <__aeabi_dcmplt>
20006558:	2800      	cmp	r0, #0
2000655a:	f43f acac 	beq.w	20005eb6 <_dtoa_r+0x546>
2000655e:	462b      	mov	r3, r5
20006560:	461d      	mov	r5, r3
20006562:	f813 2d01 	ldrb.w	r2, [r3, #-1]!
20006566:	2a30      	cmp	r2, #48	; 0x30
20006568:	d0fa      	beq.n	20006560 <_dtoa_r+0xbf0>
2000656a:	e61d      	b.n	200061a8 <_dtoa_r+0x838>
2000656c:	9810      	ldr	r0, [sp, #64]	; 0x40
2000656e:	f7ff ba40 	b.w	200059f2 <_dtoa_r+0x82>
20006572:	f8dd b068 	ldr.w	fp, [sp, #104]	; 0x68
20006576:	9c0c      	ldr	r4, [sp, #48]	; 0x30
20006578:	9e12      	ldr	r6, [sp, #72]	; 0x48
2000657a:	9910      	ldr	r1, [sp, #64]	; 0x40
2000657c:	e550      	b.n	20006020 <_dtoa_r+0x6b0>
2000657e:	4658      	mov	r0, fp
20006580:	9906      	ldr	r1, [sp, #24]
20006582:	f000 ff8f 	bl	200074a4 <__mcmp>
20006586:	2800      	cmp	r0, #0
20006588:	f6bf add0 	bge.w	2000612c <_dtoa_r+0x7bc>
2000658c:	4659      	mov	r1, fp
2000658e:	4620      	mov	r0, r4
20006590:	220a      	movs	r2, #10
20006592:	2300      	movs	r3, #0
20006594:	f001 faf8 	bl	20007b88 <__multadd>
20006598:	9916      	ldr	r1, [sp, #88]	; 0x58
2000659a:	3e01      	subs	r6, #1
2000659c:	4683      	mov	fp, r0
2000659e:	2900      	cmp	r1, #0
200065a0:	f040 8119 	bne.w	200067d6 <_dtoa_r+0xe66>
200065a4:	9a11      	ldr	r2, [sp, #68]	; 0x44
200065a6:	9208      	str	r2, [sp, #32]
200065a8:	e5c0      	b.n	2000612c <_dtoa_r+0x7bc>
200065aa:	9806      	ldr	r0, [sp, #24]
200065ac:	6903      	ldr	r3, [r0, #16]
200065ae:	eb00 0383 	add.w	r3, r0, r3, lsl #2
200065b2:	6918      	ldr	r0, [r3, #16]
200065b4:	f000 ff24 	bl	20007400 <__hi0bits>
200065b8:	f1c0 0320 	rsb	r3, r0, #32
200065bc:	e595      	b.n	200060ea <_dtoa_r+0x77a>
200065be:	2101      	movs	r1, #1
200065c0:	9111      	str	r1, [sp, #68]	; 0x44
200065c2:	9108      	str	r1, [sp, #32]
200065c4:	912b      	str	r1, [sp, #172]	; 0xac
200065c6:	f7ff bb0f 	b.w	20005be8 <_dtoa_r+0x278>
200065ca:	9d10      	ldr	r5, [sp, #64]	; 0x40
200065cc:	46b1      	mov	r9, r6
200065ce:	9f16      	ldr	r7, [sp, #88]	; 0x58
200065d0:	46aa      	mov	sl, r5
200065d2:	f8dd 8018 	ldr.w	r8, [sp, #24]
200065d6:	9e08      	ldr	r6, [sp, #32]
200065d8:	e002      	b.n	200065e0 <_dtoa_r+0xc70>
200065da:	f001 fad5 	bl	20007b88 <__multadd>
200065de:	4683      	mov	fp, r0
200065e0:	4641      	mov	r1, r8
200065e2:	4658      	mov	r0, fp
200065e4:	f7ff f934 	bl	20005850 <quorem>
200065e8:	3501      	adds	r5, #1
200065ea:	220a      	movs	r2, #10
200065ec:	2300      	movs	r3, #0
200065ee:	4659      	mov	r1, fp
200065f0:	f100 0c30 	add.w	ip, r0, #48	; 0x30
200065f4:	f80a c007 	strb.w	ip, [sl, r7]
200065f8:	3701      	adds	r7, #1
200065fa:	4620      	mov	r0, r4
200065fc:	42be      	cmp	r6, r7
200065fe:	dcec      	bgt.n	200065da <_dtoa_r+0xc6a>
20006600:	f8dd a030 	ldr.w	sl, [sp, #48]	; 0x30
20006604:	464e      	mov	r6, r9
20006606:	2700      	movs	r7, #0
20006608:	f8cd c02c 	str.w	ip, [sp, #44]	; 0x2c
2000660c:	4659      	mov	r1, fp
2000660e:	2201      	movs	r2, #1
20006610:	4620      	mov	r0, r4
20006612:	f001 f9b7 	bl	20007984 <__lshift>
20006616:	9906      	ldr	r1, [sp, #24]
20006618:	4683      	mov	fp, r0
2000661a:	f000 ff43 	bl	200074a4 <__mcmp>
2000661e:	2800      	cmp	r0, #0
20006620:	dd0f      	ble.n	20006642 <_dtoa_r+0xcd2>
20006622:	9910      	ldr	r1, [sp, #64]	; 0x40
20006624:	e000      	b.n	20006628 <_dtoa_r+0xcb8>
20006626:	461d      	mov	r5, r3
20006628:	f815 2c01 	ldrb.w	r2, [r5, #-1]
2000662c:	1e6b      	subs	r3, r5, #1
2000662e:	2a39      	cmp	r2, #57	; 0x39
20006630:	f040 808c 	bne.w	2000674c <_dtoa_r+0xddc>
20006634:	428b      	cmp	r3, r1
20006636:	d1f6      	bne.n	20006626 <_dtoa_r+0xcb6>
20006638:	9910      	ldr	r1, [sp, #64]	; 0x40
2000663a:	2331      	movs	r3, #49	; 0x31
2000663c:	3601      	adds	r6, #1
2000663e:	700b      	strb	r3, [r1, #0]
20006640:	e59a      	b.n	20006178 <_dtoa_r+0x808>
20006642:	d103      	bne.n	2000664c <_dtoa_r+0xcdc>
20006644:	980b      	ldr	r0, [sp, #44]	; 0x2c
20006646:	f010 0f01 	tst.w	r0, #1
2000664a:	d1ea      	bne.n	20006622 <_dtoa_r+0xcb2>
2000664c:	462b      	mov	r3, r5
2000664e:	461d      	mov	r5, r3
20006650:	f813 2d01 	ldrb.w	r2, [r3, #-1]!
20006654:	2a30      	cmp	r2, #48	; 0x30
20006656:	d0fa      	beq.n	2000664e <_dtoa_r+0xcde>
20006658:	e58e      	b.n	20006178 <_dtoa_r+0x808>
2000665a:	4659      	mov	r1, fp
2000665c:	9a15      	ldr	r2, [sp, #84]	; 0x54
2000665e:	4620      	mov	r0, r4
20006660:	f001 fad6 	bl	20007c10 <__pow5mult>
20006664:	4683      	mov	fp, r0
20006666:	e528      	b.n	200060ba <_dtoa_r+0x74a>
20006668:	f005 030f 	and.w	r3, r5, #15
2000666c:	f249 5210 	movw	r2, #38160	; 0x9510
20006670:	f2c2 0200 	movt	r2, #8192	; 0x2000
20006674:	e9dd 0106 	ldrd	r0, r1, [sp, #24]
20006678:	eb02 03c3 	add.w	r3, r2, r3, lsl #3
2000667c:	e9d3 2300 	ldrd	r2, r3, [r3]
20006680:	f7fc fcb6 	bl	20002ff0 <__aeabi_dmul>
20006684:	112d      	asrs	r5, r5, #4
20006686:	bf08      	it	eq
20006688:	f04f 0802 	moveq.w	r8, #2
2000668c:	e9cd 010c 	strd	r0, r1, [sp, #48]	; 0x30
20006690:	f43f aafd 	beq.w	20005c8e <_dtoa_r+0x31e>
20006694:	f249 57e8 	movw	r7, #38376	; 0x95e8
20006698:	e9dd 230c 	ldrd	r2, r3, [sp, #48]	; 0x30
2000669c:	f04f 0802 	mov.w	r8, #2
200066a0:	f2c2 0700 	movt	r7, #8192	; 0x2000
200066a4:	f015 0f01 	tst.w	r5, #1
200066a8:	4610      	mov	r0, r2
200066aa:	4619      	mov	r1, r3
200066ac:	d007      	beq.n	200066be <_dtoa_r+0xd4e>
200066ae:	e9d7 2300 	ldrd	r2, r3, [r7]
200066b2:	f108 0801 	add.w	r8, r8, #1
200066b6:	f7fc fc9b 	bl	20002ff0 <__aeabi_dmul>
200066ba:	4602      	mov	r2, r0
200066bc:	460b      	mov	r3, r1
200066be:	3708      	adds	r7, #8
200066c0:	106d      	asrs	r5, r5, #1
200066c2:	d1ef      	bne.n	200066a4 <_dtoa_r+0xd34>
200066c4:	e9cd 230c 	strd	r2, r3, [sp, #48]	; 0x30
200066c8:	f7ff bae1 	b.w	20005c8e <_dtoa_r+0x31e>
200066cc:	9915      	ldr	r1, [sp, #84]	; 0x54
200066ce:	9a17      	ldr	r2, [sp, #92]	; 0x5c
200066d0:	1a5b      	subs	r3, r3, r1
200066d2:	18c9      	adds	r1, r1, r3
200066d4:	18d2      	adds	r2, r2, r3
200066d6:	9115      	str	r1, [sp, #84]	; 0x54
200066d8:	9217      	str	r2, [sp, #92]	; 0x5c
200066da:	e5a0      	b.n	2000621e <_dtoa_r+0x8ae>
200066dc:	4659      	mov	r1, fp
200066de:	4620      	mov	r0, r4
200066e0:	f001 fa96 	bl	20007c10 <__pow5mult>
200066e4:	4683      	mov	fp, r0
200066e6:	e4e8      	b.n	200060ba <_dtoa_r+0x74a>
200066e8:	9919      	ldr	r1, [sp, #100]	; 0x64
200066ea:	2900      	cmp	r1, #0
200066ec:	d047      	beq.n	2000677e <_dtoa_r+0xe0e>
200066ee:	f503 6386 	add.w	r3, r3, #1072	; 0x430
200066f2:	9f15      	ldr	r7, [sp, #84]	; 0x54
200066f4:	3303      	adds	r3, #3
200066f6:	9d0f      	ldr	r5, [sp, #60]	; 0x3c
200066f8:	e597      	b.n	2000622a <_dtoa_r+0x8ba>
200066fa:	3201      	adds	r2, #1
200066fc:	b2d2      	uxtb	r2, r2
200066fe:	e49d      	b.n	2000603c <_dtoa_r+0x6cc>
20006700:	f8dd b068 	ldr.w	fp, [sp, #104]	; 0x68
20006704:	f8dd a070 	ldr.w	sl, [sp, #112]	; 0x70
20006708:	9e1d      	ldr	r6, [sp, #116]	; 0x74
2000670a:	9c0c      	ldr	r4, [sp, #48]	; 0x30
2000670c:	f7ff bbd3 	b.w	20005eb6 <_dtoa_r+0x546>
20006710:	990f      	ldr	r1, [sp, #60]	; 0x3c
20006712:	2300      	movs	r3, #0
20006714:	9808      	ldr	r0, [sp, #32]
20006716:	1a0d      	subs	r5, r1, r0
20006718:	e587      	b.n	2000622a <_dtoa_r+0x8ba>
2000671a:	f1b9 0f00 	cmp.w	r9, #0
2000671e:	9d0f      	ldr	r5, [sp, #60]	; 0x3c
20006720:	9e0c      	ldr	r6, [sp, #48]	; 0x30
20006722:	dd0f      	ble.n	20006744 <_dtoa_r+0xdd4>
20006724:	4659      	mov	r1, fp
20006726:	2201      	movs	r2, #1
20006728:	4620      	mov	r0, r4
2000672a:	f001 f92b 	bl	20007984 <__lshift>
2000672e:	9906      	ldr	r1, [sp, #24]
20006730:	4683      	mov	fp, r0
20006732:	f000 feb7 	bl	200074a4 <__mcmp>
20006736:	2800      	cmp	r0, #0
20006738:	dd47      	ble.n	200067ca <_dtoa_r+0xe5a>
2000673a:	990b      	ldr	r1, [sp, #44]	; 0x2c
2000673c:	2939      	cmp	r1, #57	; 0x39
2000673e:	d031      	beq.n	200067a4 <_dtoa_r+0xe34>
20006740:	3101      	adds	r1, #1
20006742:	910b      	str	r1, [sp, #44]	; 0x2c
20006744:	9a0b      	ldr	r2, [sp, #44]	; 0x2c
20006746:	f805 2b01 	strb.w	r2, [r5], #1
2000674a:	e515      	b.n	20006178 <_dtoa_r+0x808>
2000674c:	3201      	adds	r2, #1
2000674e:	701a      	strb	r2, [r3, #0]
20006750:	e512      	b.n	20006178 <_dtoa_r+0x808>
20006752:	9a0c      	ldr	r2, [sp, #48]	; 0x30
20006754:	4620      	mov	r0, r4
20006756:	6851      	ldr	r1, [r2, #4]
20006758:	f000 fffa 	bl	20007750 <_Balloc>
2000675c:	9b0c      	ldr	r3, [sp, #48]	; 0x30
2000675e:	f103 010c 	add.w	r1, r3, #12
20006762:	691a      	ldr	r2, [r3, #16]
20006764:	3202      	adds	r2, #2
20006766:	0092      	lsls	r2, r2, #2
20006768:	4605      	mov	r5, r0
2000676a:	300c      	adds	r0, #12
2000676c:	f7fd f95c 	bl	20003a28 <memcpy>
20006770:	4620      	mov	r0, r4
20006772:	4629      	mov	r1, r5
20006774:	2201      	movs	r2, #1
20006776:	f001 f905 	bl	20007984 <__lshift>
2000677a:	4682      	mov	sl, r0
2000677c:	e601      	b.n	20006382 <_dtoa_r+0xa12>
2000677e:	9b1f      	ldr	r3, [sp, #124]	; 0x7c
20006780:	9f15      	ldr	r7, [sp, #84]	; 0x54
20006782:	9d0f      	ldr	r5, [sp, #60]	; 0x3c
20006784:	f1c3 0336 	rsb	r3, r3, #54	; 0x36
20006788:	e54f      	b.n	2000622a <_dtoa_r+0x8ba>
2000678a:	9d0f      	ldr	r5, [sp, #60]	; 0x3c
2000678c:	9e0c      	ldr	r6, [sp, #48]	; 0x30
2000678e:	e73d      	b.n	2000660c <_dtoa_r+0xc9c>
20006790:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
20006792:	9d0f      	ldr	r5, [sp, #60]	; 0x3c
20006794:	2b39      	cmp	r3, #57	; 0x39
20006796:	9e0c      	ldr	r6, [sp, #48]	; 0x30
20006798:	d004      	beq.n	200067a4 <_dtoa_r+0xe34>
2000679a:	980b      	ldr	r0, [sp, #44]	; 0x2c
2000679c:	1c43      	adds	r3, r0, #1
2000679e:	f805 3b01 	strb.w	r3, [r5], #1
200067a2:	e4e9      	b.n	20006178 <_dtoa_r+0x808>
200067a4:	2339      	movs	r3, #57	; 0x39
200067a6:	f805 3b01 	strb.w	r3, [r5], #1
200067aa:	9910      	ldr	r1, [sp, #64]	; 0x40
200067ac:	e73c      	b.n	20006628 <_dtoa_r+0xcb8>
200067ae:	980b      	ldr	r0, [sp, #44]	; 0x2c
200067b0:	4633      	mov	r3, r6
200067b2:	9d0f      	ldr	r5, [sp, #60]	; 0x3c
200067b4:	2839      	cmp	r0, #57	; 0x39
200067b6:	9e0c      	ldr	r6, [sp, #48]	; 0x30
200067b8:	d0f4      	beq.n	200067a4 <_dtoa_r+0xe34>
200067ba:	2b00      	cmp	r3, #0
200067bc:	dd01      	ble.n	200067c2 <_dtoa_r+0xe52>
200067be:	3001      	adds	r0, #1
200067c0:	900b      	str	r0, [sp, #44]	; 0x2c
200067c2:	990b      	ldr	r1, [sp, #44]	; 0x2c
200067c4:	f805 1b01 	strb.w	r1, [r5], #1
200067c8:	e4d6      	b.n	20006178 <_dtoa_r+0x808>
200067ca:	d1bb      	bne.n	20006744 <_dtoa_r+0xdd4>
200067cc:	980b      	ldr	r0, [sp, #44]	; 0x2c
200067ce:	f010 0f01 	tst.w	r0, #1
200067d2:	d0b7      	beq.n	20006744 <_dtoa_r+0xdd4>
200067d4:	e7b1      	b.n	2000673a <_dtoa_r+0xdca>
200067d6:	2300      	movs	r3, #0
200067d8:	990c      	ldr	r1, [sp, #48]	; 0x30
200067da:	4620      	mov	r0, r4
200067dc:	220a      	movs	r2, #10
200067de:	f001 f9d3 	bl	20007b88 <__multadd>
200067e2:	9b11      	ldr	r3, [sp, #68]	; 0x44
200067e4:	9308      	str	r3, [sp, #32]
200067e6:	900c      	str	r0, [sp, #48]	; 0x30
200067e8:	e4a0      	b.n	2000612c <_dtoa_r+0x7bc>
200067ea:	9908      	ldr	r1, [sp, #32]
200067ec:	290e      	cmp	r1, #14
200067ee:	bf8c      	ite	hi
200067f0:	2700      	movhi	r7, #0
200067f2:	f007 0701 	andls.w	r7, r7, #1
200067f6:	f7ff b9fa 	b.w	20005bee <_dtoa_r+0x27e>
200067fa:	f43f ac81 	beq.w	20006100 <_dtoa_r+0x790>
200067fe:	331c      	adds	r3, #28
20006800:	e479      	b.n	200060f6 <_dtoa_r+0x786>
20006802:	2701      	movs	r7, #1
20006804:	f7ff b98a 	b.w	20005b1c <_dtoa_r+0x1ac>

20006808 <_fflush_r>:
20006808:	690b      	ldr	r3, [r1, #16]
2000680a:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
2000680e:	460c      	mov	r4, r1
20006810:	4680      	mov	r8, r0
20006812:	2b00      	cmp	r3, #0
20006814:	d071      	beq.n	200068fa <_fflush_r+0xf2>
20006816:	b110      	cbz	r0, 2000681e <_fflush_r+0x16>
20006818:	6983      	ldr	r3, [r0, #24]
2000681a:	2b00      	cmp	r3, #0
2000681c:	d078      	beq.n	20006910 <_fflush_r+0x108>
2000681e:	f249 4368 	movw	r3, #37992	; 0x9468
20006822:	f2c2 0300 	movt	r3, #8192	; 0x2000
20006826:	429c      	cmp	r4, r3
20006828:	bf08      	it	eq
2000682a:	f8d8 4004 	ldreq.w	r4, [r8, #4]
2000682e:	d010      	beq.n	20006852 <_fflush_r+0x4a>
20006830:	f249 4388 	movw	r3, #38024	; 0x9488
20006834:	f2c2 0300 	movt	r3, #8192	; 0x2000
20006838:	429c      	cmp	r4, r3
2000683a:	bf08      	it	eq
2000683c:	f8d8 4008 	ldreq.w	r4, [r8, #8]
20006840:	d007      	beq.n	20006852 <_fflush_r+0x4a>
20006842:	f249 43a8 	movw	r3, #38056	; 0x94a8
20006846:	f2c2 0300 	movt	r3, #8192	; 0x2000
2000684a:	429c      	cmp	r4, r3
2000684c:	bf08      	it	eq
2000684e:	f8d8 400c 	ldreq.w	r4, [r8, #12]
20006852:	89a3      	ldrh	r3, [r4, #12]
20006854:	b21a      	sxth	r2, r3
20006856:	f012 0f08 	tst.w	r2, #8
2000685a:	d135      	bne.n	200068c8 <_fflush_r+0xc0>
2000685c:	6862      	ldr	r2, [r4, #4]
2000685e:	f443 6300 	orr.w	r3, r3, #2048	; 0x800
20006862:	81a3      	strh	r3, [r4, #12]
20006864:	2a00      	cmp	r2, #0
20006866:	dd5e      	ble.n	20006926 <_fflush_r+0x11e>
20006868:	6ae6      	ldr	r6, [r4, #44]	; 0x2c
2000686a:	2e00      	cmp	r6, #0
2000686c:	d045      	beq.n	200068fa <_fflush_r+0xf2>
2000686e:	b29b      	uxth	r3, r3
20006870:	f413 5280 	ands.w	r2, r3, #4096	; 0x1000
20006874:	bf18      	it	ne
20006876:	6d65      	ldrne	r5, [r4, #84]	; 0x54
20006878:	d059      	beq.n	2000692e <_fflush_r+0x126>
2000687a:	f013 0f04 	tst.w	r3, #4
2000687e:	d14a      	bne.n	20006916 <_fflush_r+0x10e>
20006880:	2300      	movs	r3, #0
20006882:	4640      	mov	r0, r8
20006884:	6a21      	ldr	r1, [r4, #32]
20006886:	462a      	mov	r2, r5
20006888:	47b0      	blx	r6
2000688a:	4285      	cmp	r5, r0
2000688c:	d138      	bne.n	20006900 <_fflush_r+0xf8>
2000688e:	89a1      	ldrh	r1, [r4, #12]
20006890:	f24f 73ff 	movw	r3, #63487	; 0xf7ff
20006894:	6922      	ldr	r2, [r4, #16]
20006896:	f2c0 0300 	movt	r3, #0
2000689a:	ea01 0303 	and.w	r3, r1, r3
2000689e:	2100      	movs	r1, #0
200068a0:	6061      	str	r1, [r4, #4]
200068a2:	f413 5f80 	tst.w	r3, #4096	; 0x1000
200068a6:	6b61      	ldr	r1, [r4, #52]	; 0x34
200068a8:	81a3      	strh	r3, [r4, #12]
200068aa:	6022      	str	r2, [r4, #0]
200068ac:	bf18      	it	ne
200068ae:	6565      	strne	r5, [r4, #84]	; 0x54
200068b0:	b319      	cbz	r1, 200068fa <_fflush_r+0xf2>
200068b2:	f104 0344 	add.w	r3, r4, #68	; 0x44
200068b6:	4299      	cmp	r1, r3
200068b8:	d002      	beq.n	200068c0 <_fflush_r+0xb8>
200068ba:	4640      	mov	r0, r8
200068bc:	f000 f998 	bl	20006bf0 <_free_r>
200068c0:	2000      	movs	r0, #0
200068c2:	6360      	str	r0, [r4, #52]	; 0x34
200068c4:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
200068c8:	6926      	ldr	r6, [r4, #16]
200068ca:	b1b6      	cbz	r6, 200068fa <_fflush_r+0xf2>
200068cc:	6825      	ldr	r5, [r4, #0]
200068ce:	6026      	str	r6, [r4, #0]
200068d0:	1bad      	subs	r5, r5, r6
200068d2:	f012 0f03 	tst.w	r2, #3
200068d6:	bf0c      	ite	eq
200068d8:	6963      	ldreq	r3, [r4, #20]
200068da:	2300      	movne	r3, #0
200068dc:	60a3      	str	r3, [r4, #8]
200068de:	e00a      	b.n	200068f6 <_fflush_r+0xee>
200068e0:	4632      	mov	r2, r6
200068e2:	462b      	mov	r3, r5
200068e4:	6aa7      	ldr	r7, [r4, #40]	; 0x28
200068e6:	4640      	mov	r0, r8
200068e8:	6a21      	ldr	r1, [r4, #32]
200068ea:	47b8      	blx	r7
200068ec:	2800      	cmp	r0, #0
200068ee:	ebc0 0505 	rsb	r5, r0, r5
200068f2:	4406      	add	r6, r0
200068f4:	dd04      	ble.n	20006900 <_fflush_r+0xf8>
200068f6:	2d00      	cmp	r5, #0
200068f8:	dcf2      	bgt.n	200068e0 <_fflush_r+0xd8>
200068fa:	2000      	movs	r0, #0
200068fc:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
20006900:	89a3      	ldrh	r3, [r4, #12]
20006902:	f04f 30ff 	mov.w	r0, #4294967295
20006906:	f043 0340 	orr.w	r3, r3, #64	; 0x40
2000690a:	81a3      	strh	r3, [r4, #12]
2000690c:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
20006910:	f000 f8ea 	bl	20006ae8 <__sinit>
20006914:	e783      	b.n	2000681e <_fflush_r+0x16>
20006916:	6862      	ldr	r2, [r4, #4]
20006918:	6b63      	ldr	r3, [r4, #52]	; 0x34
2000691a:	1aad      	subs	r5, r5, r2
2000691c:	2b00      	cmp	r3, #0
2000691e:	d0af      	beq.n	20006880 <_fflush_r+0x78>
20006920:	6c23      	ldr	r3, [r4, #64]	; 0x40
20006922:	1aed      	subs	r5, r5, r3
20006924:	e7ac      	b.n	20006880 <_fflush_r+0x78>
20006926:	6c22      	ldr	r2, [r4, #64]	; 0x40
20006928:	2a00      	cmp	r2, #0
2000692a:	dc9d      	bgt.n	20006868 <_fflush_r+0x60>
2000692c:	e7e5      	b.n	200068fa <_fflush_r+0xf2>
2000692e:	2301      	movs	r3, #1
20006930:	4640      	mov	r0, r8
20006932:	6a21      	ldr	r1, [r4, #32]
20006934:	47b0      	blx	r6
20006936:	f1b0 3fff 	cmp.w	r0, #4294967295
2000693a:	4605      	mov	r5, r0
2000693c:	d002      	beq.n	20006944 <_fflush_r+0x13c>
2000693e:	89a3      	ldrh	r3, [r4, #12]
20006940:	6ae6      	ldr	r6, [r4, #44]	; 0x2c
20006942:	e79a      	b.n	2000687a <_fflush_r+0x72>
20006944:	f8d8 3000 	ldr.w	r3, [r8]
20006948:	2b1d      	cmp	r3, #29
2000694a:	d0d6      	beq.n	200068fa <_fflush_r+0xf2>
2000694c:	89a3      	ldrh	r3, [r4, #12]
2000694e:	f043 0340 	orr.w	r3, r3, #64	; 0x40
20006952:	81a3      	strh	r3, [r4, #12]
20006954:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}

20006958 <fflush>:
20006958:	4601      	mov	r1, r0
2000695a:	b128      	cbz	r0, 20006968 <fflush+0x10>
2000695c:	f249 638c 	movw	r3, #38540	; 0x968c
20006960:	f2c2 0300 	movt	r3, #8192	; 0x2000
20006964:	6818      	ldr	r0, [r3, #0]
20006966:	e74f      	b.n	20006808 <_fflush_r>
20006968:	f249 33e8 	movw	r3, #37864	; 0x93e8
2000696c:	f646 0109 	movw	r1, #26633	; 0x6809
20006970:	f2c2 0300 	movt	r3, #8192	; 0x2000
20006974:	f2c2 0100 	movt	r1, #8192	; 0x2000
20006978:	6818      	ldr	r0, [r3, #0]
2000697a:	f000 bbb3 	b.w	200070e4 <_fwalk_reent>
2000697e:	bf00      	nop

20006980 <__sfp_lock_acquire>:
20006980:	4770      	bx	lr
20006982:	bf00      	nop

20006984 <__sfp_lock_release>:
20006984:	4770      	bx	lr
20006986:	bf00      	nop

20006988 <__sinit_lock_acquire>:
20006988:	4770      	bx	lr
2000698a:	bf00      	nop

2000698c <__sinit_lock_release>:
2000698c:	4770      	bx	lr
2000698e:	bf00      	nop

20006990 <__fp_lock>:
20006990:	2000      	movs	r0, #0
20006992:	4770      	bx	lr

20006994 <__fp_unlock>:
20006994:	2000      	movs	r0, #0
20006996:	4770      	bx	lr

20006998 <__fp_unlock_all>:
20006998:	f249 638c 	movw	r3, #38540	; 0x968c
2000699c:	f646 1195 	movw	r1, #27029	; 0x6995
200069a0:	f2c2 0300 	movt	r3, #8192	; 0x2000
200069a4:	f2c2 0100 	movt	r1, #8192	; 0x2000
200069a8:	6818      	ldr	r0, [r3, #0]
200069aa:	f000 bbc5 	b.w	20007138 <_fwalk>
200069ae:	bf00      	nop

200069b0 <__fp_lock_all>:
200069b0:	f249 638c 	movw	r3, #38540	; 0x968c
200069b4:	f646 1191 	movw	r1, #27025	; 0x6991
200069b8:	f2c2 0300 	movt	r3, #8192	; 0x2000
200069bc:	f2c2 0100 	movt	r1, #8192	; 0x2000
200069c0:	6818      	ldr	r0, [r3, #0]
200069c2:	f000 bbb9 	b.w	20007138 <_fwalk>
200069c6:	bf00      	nop

200069c8 <_cleanup_r>:
200069c8:	f248 41f9 	movw	r1, #34041	; 0x84f9
200069cc:	f2c2 0100 	movt	r1, #8192	; 0x2000
200069d0:	f000 bbb2 	b.w	20007138 <_fwalk>

200069d4 <_cleanup>:
200069d4:	f249 33e8 	movw	r3, #37864	; 0x93e8
200069d8:	f2c2 0300 	movt	r3, #8192	; 0x2000
200069dc:	6818      	ldr	r0, [r3, #0]
200069de:	e7f3      	b.n	200069c8 <_cleanup_r>

200069e0 <std>:
200069e0:	b510      	push	{r4, lr}
200069e2:	4604      	mov	r4, r0
200069e4:	2300      	movs	r3, #0
200069e6:	305c      	adds	r0, #92	; 0x5c
200069e8:	81a1      	strh	r1, [r4, #12]
200069ea:	4619      	mov	r1, r3
200069ec:	81e2      	strh	r2, [r4, #14]
200069ee:	2208      	movs	r2, #8
200069f0:	6023      	str	r3, [r4, #0]
200069f2:	6063      	str	r3, [r4, #4]
200069f4:	60a3      	str	r3, [r4, #8]
200069f6:	6663      	str	r3, [r4, #100]	; 0x64
200069f8:	6123      	str	r3, [r4, #16]
200069fa:	6163      	str	r3, [r4, #20]
200069fc:	61a3      	str	r3, [r4, #24]
200069fe:	f7fd f8db 	bl	20003bb8 <memset>
20006a02:	f248 10b9 	movw	r0, #33209	; 0x81b9
20006a06:	f248 117d 	movw	r1, #33149	; 0x817d
20006a0a:	f248 1255 	movw	r2, #33109	; 0x8155
20006a0e:	f248 134d 	movw	r3, #33101	; 0x814d
20006a12:	f2c2 0000 	movt	r0, #8192	; 0x2000
20006a16:	f2c2 0100 	movt	r1, #8192	; 0x2000
20006a1a:	f2c2 0200 	movt	r2, #8192	; 0x2000
20006a1e:	f2c2 0300 	movt	r3, #8192	; 0x2000
20006a22:	6260      	str	r0, [r4, #36]	; 0x24
20006a24:	62a1      	str	r1, [r4, #40]	; 0x28
20006a26:	62e2      	str	r2, [r4, #44]	; 0x2c
20006a28:	6323      	str	r3, [r4, #48]	; 0x30
20006a2a:	6224      	str	r4, [r4, #32]
20006a2c:	bd10      	pop	{r4, pc}
20006a2e:	bf00      	nop

20006a30 <__sfmoreglue>:
20006a30:	b570      	push	{r4, r5, r6, lr}
20006a32:	2568      	movs	r5, #104	; 0x68
20006a34:	460e      	mov	r6, r1
20006a36:	fb05 f501 	mul.w	r5, r5, r1
20006a3a:	f105 010c 	add.w	r1, r5, #12
20006a3e:	f7fc fd21 	bl	20003484 <_malloc_r>
20006a42:	4604      	mov	r4, r0
20006a44:	b148      	cbz	r0, 20006a5a <__sfmoreglue+0x2a>
20006a46:	f100 030c 	add.w	r3, r0, #12
20006a4a:	2100      	movs	r1, #0
20006a4c:	6046      	str	r6, [r0, #4]
20006a4e:	462a      	mov	r2, r5
20006a50:	4618      	mov	r0, r3
20006a52:	6021      	str	r1, [r4, #0]
20006a54:	60a3      	str	r3, [r4, #8]
20006a56:	f7fd f8af 	bl	20003bb8 <memset>
20006a5a:	4620      	mov	r0, r4
20006a5c:	bd70      	pop	{r4, r5, r6, pc}
20006a5e:	bf00      	nop

20006a60 <__sfp>:
20006a60:	f249 33e8 	movw	r3, #37864	; 0x93e8
20006a64:	f2c2 0300 	movt	r3, #8192	; 0x2000
20006a68:	b570      	push	{r4, r5, r6, lr}
20006a6a:	681d      	ldr	r5, [r3, #0]
20006a6c:	4606      	mov	r6, r0
20006a6e:	69ab      	ldr	r3, [r5, #24]
20006a70:	2b00      	cmp	r3, #0
20006a72:	d02a      	beq.n	20006aca <__sfp+0x6a>
20006a74:	35d8      	adds	r5, #216	; 0xd8
20006a76:	686b      	ldr	r3, [r5, #4]
20006a78:	68ac      	ldr	r4, [r5, #8]
20006a7a:	3b01      	subs	r3, #1
20006a7c:	d503      	bpl.n	20006a86 <__sfp+0x26>
20006a7e:	e020      	b.n	20006ac2 <__sfp+0x62>
20006a80:	3468      	adds	r4, #104	; 0x68
20006a82:	3b01      	subs	r3, #1
20006a84:	d41d      	bmi.n	20006ac2 <__sfp+0x62>
20006a86:	f9b4 200c 	ldrsh.w	r2, [r4, #12]
20006a8a:	2a00      	cmp	r2, #0
20006a8c:	d1f8      	bne.n	20006a80 <__sfp+0x20>
20006a8e:	2500      	movs	r5, #0
20006a90:	f04f 33ff 	mov.w	r3, #4294967295
20006a94:	6665      	str	r5, [r4, #100]	; 0x64
20006a96:	f104 005c 	add.w	r0, r4, #92	; 0x5c
20006a9a:	81e3      	strh	r3, [r4, #14]
20006a9c:	4629      	mov	r1, r5
20006a9e:	f04f 0301 	mov.w	r3, #1
20006aa2:	6025      	str	r5, [r4, #0]
20006aa4:	81a3      	strh	r3, [r4, #12]
20006aa6:	2208      	movs	r2, #8
20006aa8:	60a5      	str	r5, [r4, #8]
20006aaa:	6065      	str	r5, [r4, #4]
20006aac:	6125      	str	r5, [r4, #16]
20006aae:	6165      	str	r5, [r4, #20]
20006ab0:	61a5      	str	r5, [r4, #24]
20006ab2:	f7fd f881 	bl	20003bb8 <memset>
20006ab6:	64e5      	str	r5, [r4, #76]	; 0x4c
20006ab8:	6365      	str	r5, [r4, #52]	; 0x34
20006aba:	63a5      	str	r5, [r4, #56]	; 0x38
20006abc:	64a5      	str	r5, [r4, #72]	; 0x48
20006abe:	4620      	mov	r0, r4
20006ac0:	bd70      	pop	{r4, r5, r6, pc}
20006ac2:	6828      	ldr	r0, [r5, #0]
20006ac4:	b128      	cbz	r0, 20006ad2 <__sfp+0x72>
20006ac6:	4605      	mov	r5, r0
20006ac8:	e7d5      	b.n	20006a76 <__sfp+0x16>
20006aca:	4628      	mov	r0, r5
20006acc:	f000 f80c 	bl	20006ae8 <__sinit>
20006ad0:	e7d0      	b.n	20006a74 <__sfp+0x14>
20006ad2:	4630      	mov	r0, r6
20006ad4:	2104      	movs	r1, #4
20006ad6:	f7ff ffab 	bl	20006a30 <__sfmoreglue>
20006ada:	6028      	str	r0, [r5, #0]
20006adc:	2800      	cmp	r0, #0
20006ade:	d1f2      	bne.n	20006ac6 <__sfp+0x66>
20006ae0:	230c      	movs	r3, #12
20006ae2:	4604      	mov	r4, r0
20006ae4:	6033      	str	r3, [r6, #0]
20006ae6:	e7ea      	b.n	20006abe <__sfp+0x5e>

20006ae8 <__sinit>:
20006ae8:	b570      	push	{r4, r5, r6, lr}
20006aea:	6986      	ldr	r6, [r0, #24]
20006aec:	4604      	mov	r4, r0
20006aee:	b106      	cbz	r6, 20006af2 <__sinit+0xa>
20006af0:	bd70      	pop	{r4, r5, r6, pc}
20006af2:	f646 13c9 	movw	r3, #27081	; 0x69c9
20006af6:	2501      	movs	r5, #1
20006af8:	f2c2 0300 	movt	r3, #8192	; 0x2000
20006afc:	f8c0 60d8 	str.w	r6, [r0, #216]	; 0xd8
20006b00:	6283      	str	r3, [r0, #40]	; 0x28
20006b02:	f8c0 60dc 	str.w	r6, [r0, #220]	; 0xdc
20006b06:	f8c0 60e0 	str.w	r6, [r0, #224]	; 0xe0
20006b0a:	6185      	str	r5, [r0, #24]
20006b0c:	f7ff ffa8 	bl	20006a60 <__sfp>
20006b10:	6060      	str	r0, [r4, #4]
20006b12:	4620      	mov	r0, r4
20006b14:	f7ff ffa4 	bl	20006a60 <__sfp>
20006b18:	60a0      	str	r0, [r4, #8]
20006b1a:	4620      	mov	r0, r4
20006b1c:	f7ff ffa0 	bl	20006a60 <__sfp>
20006b20:	4632      	mov	r2, r6
20006b22:	2104      	movs	r1, #4
20006b24:	4623      	mov	r3, r4
20006b26:	60e0      	str	r0, [r4, #12]
20006b28:	6860      	ldr	r0, [r4, #4]
20006b2a:	f7ff ff59 	bl	200069e0 <std>
20006b2e:	462a      	mov	r2, r5
20006b30:	68a0      	ldr	r0, [r4, #8]
20006b32:	2109      	movs	r1, #9
20006b34:	4623      	mov	r3, r4
20006b36:	f7ff ff53 	bl	200069e0 <std>
20006b3a:	4623      	mov	r3, r4
20006b3c:	68e0      	ldr	r0, [r4, #12]
20006b3e:	2112      	movs	r1, #18
20006b40:	2202      	movs	r2, #2
20006b42:	e8bd 4070 	ldmia.w	sp!, {r4, r5, r6, lr}
20006b46:	e74b      	b.n	200069e0 <std>

20006b48 <_malloc_trim_r>:
20006b48:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
20006b4a:	f249 7480 	movw	r4, #38784	; 0x9780
20006b4e:	f2c2 0400 	movt	r4, #8192	; 0x2000
20006b52:	460f      	mov	r7, r1
20006b54:	4605      	mov	r5, r0
20006b56:	f7fd f899 	bl	20003c8c <__malloc_lock>
20006b5a:	68a3      	ldr	r3, [r4, #8]
20006b5c:	685e      	ldr	r6, [r3, #4]
20006b5e:	f026 0603 	bic.w	r6, r6, #3
20006b62:	f506 637e 	add.w	r3, r6, #4064	; 0xfe0
20006b66:	330f      	adds	r3, #15
20006b68:	1bdf      	subs	r7, r3, r7
20006b6a:	0b3f      	lsrs	r7, r7, #12
20006b6c:	3f01      	subs	r7, #1
20006b6e:	033f      	lsls	r7, r7, #12
20006b70:	f5b7 5f80 	cmp.w	r7, #4096	; 0x1000
20006b74:	db07      	blt.n	20006b86 <_malloc_trim_r+0x3e>
20006b76:	2100      	movs	r1, #0
20006b78:	4628      	mov	r0, r5
20006b7a:	f7fd f901 	bl	20003d80 <_sbrk_r>
20006b7e:	68a3      	ldr	r3, [r4, #8]
20006b80:	18f3      	adds	r3, r6, r3
20006b82:	4283      	cmp	r3, r0
20006b84:	d004      	beq.n	20006b90 <_malloc_trim_r+0x48>
20006b86:	4628      	mov	r0, r5
20006b88:	f7fd f882 	bl	20003c90 <__malloc_unlock>
20006b8c:	2000      	movs	r0, #0
20006b8e:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
20006b90:	4279      	negs	r1, r7
20006b92:	4628      	mov	r0, r5
20006b94:	f7fd f8f4 	bl	20003d80 <_sbrk_r>
20006b98:	f1b0 3fff 	cmp.w	r0, #4294967295
20006b9c:	d010      	beq.n	20006bc0 <_malloc_trim_r+0x78>
20006b9e:	68a2      	ldr	r2, [r4, #8]
20006ba0:	f649 33f0 	movw	r3, #39920	; 0x9bf0
20006ba4:	f2c2 0300 	movt	r3, #8192	; 0x2000
20006ba8:	1bf6      	subs	r6, r6, r7
20006baa:	f046 0601 	orr.w	r6, r6, #1
20006bae:	4628      	mov	r0, r5
20006bb0:	6056      	str	r6, [r2, #4]
20006bb2:	681a      	ldr	r2, [r3, #0]
20006bb4:	1bd7      	subs	r7, r2, r7
20006bb6:	601f      	str	r7, [r3, #0]
20006bb8:	f7fd f86a 	bl	20003c90 <__malloc_unlock>
20006bbc:	2001      	movs	r0, #1
20006bbe:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
20006bc0:	2100      	movs	r1, #0
20006bc2:	4628      	mov	r0, r5
20006bc4:	f7fd f8dc 	bl	20003d80 <_sbrk_r>
20006bc8:	68a3      	ldr	r3, [r4, #8]
20006bca:	1ac2      	subs	r2, r0, r3
20006bcc:	2a0f      	cmp	r2, #15
20006bce:	ddda      	ble.n	20006b86 <_malloc_trim_r+0x3e>
20006bd0:	f649 3488 	movw	r4, #39816	; 0x9b88
20006bd4:	f649 31f0 	movw	r1, #39920	; 0x9bf0
20006bd8:	f2c2 0400 	movt	r4, #8192	; 0x2000
20006bdc:	f2c2 0100 	movt	r1, #8192	; 0x2000
20006be0:	f042 0201 	orr.w	r2, r2, #1
20006be4:	6824      	ldr	r4, [r4, #0]
20006be6:	1b00      	subs	r0, r0, r4
20006be8:	6008      	str	r0, [r1, #0]
20006bea:	605a      	str	r2, [r3, #4]
20006bec:	e7cb      	b.n	20006b86 <_malloc_trim_r+0x3e>
20006bee:	bf00      	nop

20006bf0 <_free_r>:
20006bf0:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
20006bf4:	4605      	mov	r5, r0
20006bf6:	460c      	mov	r4, r1
20006bf8:	2900      	cmp	r1, #0
20006bfa:	f000 8088 	beq.w	20006d0e <_free_r+0x11e>
20006bfe:	f7fd f845 	bl	20003c8c <__malloc_lock>
20006c02:	f1a4 0208 	sub.w	r2, r4, #8
20006c06:	f249 7080 	movw	r0, #38784	; 0x9780
20006c0a:	6856      	ldr	r6, [r2, #4]
20006c0c:	f2c2 0000 	movt	r0, #8192	; 0x2000
20006c10:	f026 0301 	bic.w	r3, r6, #1
20006c14:	f8d0 c008 	ldr.w	ip, [r0, #8]
20006c18:	18d1      	adds	r1, r2, r3
20006c1a:	458c      	cmp	ip, r1
20006c1c:	684f      	ldr	r7, [r1, #4]
20006c1e:	f027 0703 	bic.w	r7, r7, #3
20006c22:	f000 8095 	beq.w	20006d50 <_free_r+0x160>
20006c26:	f016 0601 	ands.w	r6, r6, #1
20006c2a:	604f      	str	r7, [r1, #4]
20006c2c:	d05f      	beq.n	20006cee <_free_r+0xfe>
20006c2e:	2600      	movs	r6, #0
20006c30:	19cc      	adds	r4, r1, r7
20006c32:	6864      	ldr	r4, [r4, #4]
20006c34:	f014 0f01 	tst.w	r4, #1
20006c38:	d106      	bne.n	20006c48 <_free_r+0x58>
20006c3a:	19db      	adds	r3, r3, r7
20006c3c:	2e00      	cmp	r6, #0
20006c3e:	d07a      	beq.n	20006d36 <_free_r+0x146>
20006c40:	688c      	ldr	r4, [r1, #8]
20006c42:	68c9      	ldr	r1, [r1, #12]
20006c44:	608c      	str	r4, [r1, #8]
20006c46:	60e1      	str	r1, [r4, #12]
20006c48:	f043 0101 	orr.w	r1, r3, #1
20006c4c:	50d3      	str	r3, [r2, r3]
20006c4e:	6051      	str	r1, [r2, #4]
20006c50:	2e00      	cmp	r6, #0
20006c52:	d147      	bne.n	20006ce4 <_free_r+0xf4>
20006c54:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
20006c58:	d35b      	bcc.n	20006d12 <_free_r+0x122>
20006c5a:	0a59      	lsrs	r1, r3, #9
20006c5c:	2904      	cmp	r1, #4
20006c5e:	bf9e      	ittt	ls
20006c60:	ea4f 1c93 	movls.w	ip, r3, lsr #6
20006c64:	f10c 0c38 	addls.w	ip, ip, #56	; 0x38
20006c68:	ea4f 04cc 	movls.w	r4, ip, lsl #3
20006c6c:	d928      	bls.n	20006cc0 <_free_r+0xd0>
20006c6e:	2914      	cmp	r1, #20
20006c70:	bf9c      	itt	ls
20006c72:	f101 0c5b 	addls.w	ip, r1, #91	; 0x5b
20006c76:	ea4f 04cc 	movls.w	r4, ip, lsl #3
20006c7a:	d921      	bls.n	20006cc0 <_free_r+0xd0>
20006c7c:	2954      	cmp	r1, #84	; 0x54
20006c7e:	bf9e      	ittt	ls
20006c80:	ea4f 3c13 	movls.w	ip, r3, lsr #12
20006c84:	f10c 0c6e 	addls.w	ip, ip, #110	; 0x6e
20006c88:	ea4f 04cc 	movls.w	r4, ip, lsl #3
20006c8c:	d918      	bls.n	20006cc0 <_free_r+0xd0>
20006c8e:	f5b1 7faa 	cmp.w	r1, #340	; 0x154
20006c92:	bf9e      	ittt	ls
20006c94:	ea4f 3cd3 	movls.w	ip, r3, lsr #15
20006c98:	f10c 0c77 	addls.w	ip, ip, #119	; 0x77
20006c9c:	ea4f 04cc 	movls.w	r4, ip, lsl #3
20006ca0:	d90e      	bls.n	20006cc0 <_free_r+0xd0>
20006ca2:	f240 5c54 	movw	ip, #1364	; 0x554
20006ca6:	4561      	cmp	r1, ip
20006ca8:	bf95      	itete	ls
20006caa:	ea4f 4c93 	movls.w	ip, r3, lsr #18
20006cae:	f44f 747c 	movhi.w	r4, #1008	; 0x3f0
20006cb2:	f10c 0c7c 	addls.w	ip, ip, #124	; 0x7c
20006cb6:	f04f 0c7e 	movhi.w	ip, #126	; 0x7e
20006cba:	bf98      	it	ls
20006cbc:	ea4f 04cc 	movls.w	r4, ip, lsl #3
20006cc0:	1904      	adds	r4, r0, r4
20006cc2:	68a1      	ldr	r1, [r4, #8]
20006cc4:	42a1      	cmp	r1, r4
20006cc6:	d103      	bne.n	20006cd0 <_free_r+0xe0>
20006cc8:	e064      	b.n	20006d94 <_free_r+0x1a4>
20006cca:	6889      	ldr	r1, [r1, #8]
20006ccc:	428c      	cmp	r4, r1
20006cce:	d004      	beq.n	20006cda <_free_r+0xea>
20006cd0:	6848      	ldr	r0, [r1, #4]
20006cd2:	f020 0003 	bic.w	r0, r0, #3
20006cd6:	4283      	cmp	r3, r0
20006cd8:	d3f7      	bcc.n	20006cca <_free_r+0xda>
20006cda:	68cb      	ldr	r3, [r1, #12]
20006cdc:	60d3      	str	r3, [r2, #12]
20006cde:	6091      	str	r1, [r2, #8]
20006ce0:	60ca      	str	r2, [r1, #12]
20006ce2:	609a      	str	r2, [r3, #8]
20006ce4:	4628      	mov	r0, r5
20006ce6:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
20006cea:	f7fc bfd1 	b.w	20003c90 <__malloc_unlock>
20006cee:	f854 4c08 	ldr.w	r4, [r4, #-8]
20006cf2:	f100 0c08 	add.w	ip, r0, #8
20006cf6:	1b12      	subs	r2, r2, r4
20006cf8:	191b      	adds	r3, r3, r4
20006cfa:	6894      	ldr	r4, [r2, #8]
20006cfc:	4564      	cmp	r4, ip
20006cfe:	d047      	beq.n	20006d90 <_free_r+0x1a0>
20006d00:	f8d2 c00c 	ldr.w	ip, [r2, #12]
20006d04:	f8cc 4008 	str.w	r4, [ip, #8]
20006d08:	f8c4 c00c 	str.w	ip, [r4, #12]
20006d0c:	e790      	b.n	20006c30 <_free_r+0x40>
20006d0e:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
20006d12:	08db      	lsrs	r3, r3, #3
20006d14:	f04f 0c01 	mov.w	ip, #1
20006d18:	6846      	ldr	r6, [r0, #4]
20006d1a:	eb00 01c3 	add.w	r1, r0, r3, lsl #3
20006d1e:	109b      	asrs	r3, r3, #2
20006d20:	fa0c f303 	lsl.w	r3, ip, r3
20006d24:	60d1      	str	r1, [r2, #12]
20006d26:	688c      	ldr	r4, [r1, #8]
20006d28:	ea46 0303 	orr.w	r3, r6, r3
20006d2c:	6043      	str	r3, [r0, #4]
20006d2e:	6094      	str	r4, [r2, #8]
20006d30:	60e2      	str	r2, [r4, #12]
20006d32:	608a      	str	r2, [r1, #8]
20006d34:	e7d6      	b.n	20006ce4 <_free_r+0xf4>
20006d36:	688c      	ldr	r4, [r1, #8]
20006d38:	4f1c      	ldr	r7, [pc, #112]	; (20006dac <_free_r+0x1bc>)
20006d3a:	42bc      	cmp	r4, r7
20006d3c:	d181      	bne.n	20006c42 <_free_r+0x52>
20006d3e:	50d3      	str	r3, [r2, r3]
20006d40:	f043 0301 	orr.w	r3, r3, #1
20006d44:	60e2      	str	r2, [r4, #12]
20006d46:	60a2      	str	r2, [r4, #8]
20006d48:	6053      	str	r3, [r2, #4]
20006d4a:	6094      	str	r4, [r2, #8]
20006d4c:	60d4      	str	r4, [r2, #12]
20006d4e:	e7c9      	b.n	20006ce4 <_free_r+0xf4>
20006d50:	18fb      	adds	r3, r7, r3
20006d52:	f016 0f01 	tst.w	r6, #1
20006d56:	d107      	bne.n	20006d68 <_free_r+0x178>
20006d58:	f854 1c08 	ldr.w	r1, [r4, #-8]
20006d5c:	1a52      	subs	r2, r2, r1
20006d5e:	185b      	adds	r3, r3, r1
20006d60:	68d4      	ldr	r4, [r2, #12]
20006d62:	6891      	ldr	r1, [r2, #8]
20006d64:	60a1      	str	r1, [r4, #8]
20006d66:	60cc      	str	r4, [r1, #12]
20006d68:	f649 318c 	movw	r1, #39820	; 0x9b8c
20006d6c:	6082      	str	r2, [r0, #8]
20006d6e:	f2c2 0100 	movt	r1, #8192	; 0x2000
20006d72:	f043 0001 	orr.w	r0, r3, #1
20006d76:	6050      	str	r0, [r2, #4]
20006d78:	680a      	ldr	r2, [r1, #0]
20006d7a:	4293      	cmp	r3, r2
20006d7c:	d3b2      	bcc.n	20006ce4 <_free_r+0xf4>
20006d7e:	f649 33ec 	movw	r3, #39916	; 0x9bec
20006d82:	4628      	mov	r0, r5
20006d84:	f2c2 0300 	movt	r3, #8192	; 0x2000
20006d88:	6819      	ldr	r1, [r3, #0]
20006d8a:	f7ff fedd 	bl	20006b48 <_malloc_trim_r>
20006d8e:	e7a9      	b.n	20006ce4 <_free_r+0xf4>
20006d90:	2601      	movs	r6, #1
20006d92:	e74d      	b.n	20006c30 <_free_r+0x40>
20006d94:	2601      	movs	r6, #1
20006d96:	6844      	ldr	r4, [r0, #4]
20006d98:	ea4f 0cac 	mov.w	ip, ip, asr #2
20006d9c:	460b      	mov	r3, r1
20006d9e:	fa06 fc0c 	lsl.w	ip, r6, ip
20006da2:	ea44 040c 	orr.w	r4, r4, ip
20006da6:	6044      	str	r4, [r0, #4]
20006da8:	e798      	b.n	20006cdc <_free_r+0xec>
20006daa:	bf00      	nop
20006dac:	20009788 	.word	0x20009788

20006db0 <__sfvwrite_r>:
20006db0:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
20006db4:	6893      	ldr	r3, [r2, #8]
20006db6:	b085      	sub	sp, #20
20006db8:	4690      	mov	r8, r2
20006dba:	460c      	mov	r4, r1
20006dbc:	9003      	str	r0, [sp, #12]
20006dbe:	2b00      	cmp	r3, #0
20006dc0:	d064      	beq.n	20006e8c <__sfvwrite_r+0xdc>
20006dc2:	8988      	ldrh	r0, [r1, #12]
20006dc4:	fa1f fa80 	uxth.w	sl, r0
20006dc8:	f01a 0f08 	tst.w	sl, #8
20006dcc:	f000 80a0 	beq.w	20006f10 <__sfvwrite_r+0x160>
20006dd0:	690b      	ldr	r3, [r1, #16]
20006dd2:	2b00      	cmp	r3, #0
20006dd4:	f000 809c 	beq.w	20006f10 <__sfvwrite_r+0x160>
20006dd8:	f01a 0b02 	ands.w	fp, sl, #2
20006ddc:	f8d8 5000 	ldr.w	r5, [r8]
20006de0:	bf1c      	itt	ne
20006de2:	f04f 0a00 	movne.w	sl, #0
20006de6:	4657      	movne	r7, sl
20006de8:	d136      	bne.n	20006e58 <__sfvwrite_r+0xa8>
20006dea:	f01a 0a01 	ands.w	sl, sl, #1
20006dee:	bf1d      	ittte	ne
20006df0:	46dc      	movne	ip, fp
20006df2:	46d9      	movne	r9, fp
20006df4:	465f      	movne	r7, fp
20006df6:	4656      	moveq	r6, sl
20006df8:	d152      	bne.n	20006ea0 <__sfvwrite_r+0xf0>
20006dfa:	b326      	cbz	r6, 20006e46 <__sfvwrite_r+0x96>
20006dfc:	b280      	uxth	r0, r0
20006dfe:	68a7      	ldr	r7, [r4, #8]
20006e00:	f410 7f00 	tst.w	r0, #512	; 0x200
20006e04:	f000 808f 	beq.w	20006f26 <__sfvwrite_r+0x176>
20006e08:	42be      	cmp	r6, r7
20006e0a:	46bb      	mov	fp, r7
20006e0c:	f080 80a7 	bcs.w	20006f5e <__sfvwrite_r+0x1ae>
20006e10:	6820      	ldr	r0, [r4, #0]
20006e12:	4637      	mov	r7, r6
20006e14:	46b3      	mov	fp, r6
20006e16:	465a      	mov	r2, fp
20006e18:	4651      	mov	r1, sl
20006e1a:	f000 fa95 	bl	20007348 <memmove>
20006e1e:	68a2      	ldr	r2, [r4, #8]
20006e20:	6823      	ldr	r3, [r4, #0]
20006e22:	46b1      	mov	r9, r6
20006e24:	1bd7      	subs	r7, r2, r7
20006e26:	60a7      	str	r7, [r4, #8]
20006e28:	4637      	mov	r7, r6
20006e2a:	445b      	add	r3, fp
20006e2c:	6023      	str	r3, [r4, #0]
20006e2e:	f8d8 3008 	ldr.w	r3, [r8, #8]
20006e32:	ebc9 0606 	rsb	r6, r9, r6
20006e36:	44ca      	add	sl, r9
20006e38:	1bdf      	subs	r7, r3, r7
20006e3a:	f8c8 7008 	str.w	r7, [r8, #8]
20006e3e:	b32f      	cbz	r7, 20006e8c <__sfvwrite_r+0xdc>
20006e40:	89a0      	ldrh	r0, [r4, #12]
20006e42:	2e00      	cmp	r6, #0
20006e44:	d1da      	bne.n	20006dfc <__sfvwrite_r+0x4c>
20006e46:	f8d5 a000 	ldr.w	sl, [r5]
20006e4a:	686e      	ldr	r6, [r5, #4]
20006e4c:	3508      	adds	r5, #8
20006e4e:	e7d4      	b.n	20006dfa <__sfvwrite_r+0x4a>
20006e50:	f8d5 a000 	ldr.w	sl, [r5]
20006e54:	686f      	ldr	r7, [r5, #4]
20006e56:	3508      	adds	r5, #8
20006e58:	f5b7 6f80 	cmp.w	r7, #1024	; 0x400
20006e5c:	bf34      	ite	cc
20006e5e:	463b      	movcc	r3, r7
20006e60:	f44f 6380 	movcs.w	r3, #1024	; 0x400
20006e64:	4652      	mov	r2, sl
20006e66:	9803      	ldr	r0, [sp, #12]
20006e68:	2f00      	cmp	r7, #0
20006e6a:	d0f1      	beq.n	20006e50 <__sfvwrite_r+0xa0>
20006e6c:	6aa6      	ldr	r6, [r4, #40]	; 0x28
20006e6e:	6a21      	ldr	r1, [r4, #32]
20006e70:	47b0      	blx	r6
20006e72:	2800      	cmp	r0, #0
20006e74:	4482      	add	sl, r0
20006e76:	ebc0 0707 	rsb	r7, r0, r7
20006e7a:	f340 80ec 	ble.w	20007056 <__sfvwrite_r+0x2a6>
20006e7e:	f8d8 3008 	ldr.w	r3, [r8, #8]
20006e82:	1a18      	subs	r0, r3, r0
20006e84:	f8c8 0008 	str.w	r0, [r8, #8]
20006e88:	2800      	cmp	r0, #0
20006e8a:	d1e5      	bne.n	20006e58 <__sfvwrite_r+0xa8>
20006e8c:	2000      	movs	r0, #0
20006e8e:	b005      	add	sp, #20
20006e90:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
20006e94:	f8d5 9000 	ldr.w	r9, [r5]
20006e98:	f04f 0c00 	mov.w	ip, #0
20006e9c:	686f      	ldr	r7, [r5, #4]
20006e9e:	3508      	adds	r5, #8
20006ea0:	2f00      	cmp	r7, #0
20006ea2:	d0f7      	beq.n	20006e94 <__sfvwrite_r+0xe4>
20006ea4:	f1bc 0f00 	cmp.w	ip, #0
20006ea8:	f000 80b5 	beq.w	20007016 <__sfvwrite_r+0x266>
20006eac:	6963      	ldr	r3, [r4, #20]
20006eae:	45bb      	cmp	fp, r7
20006eb0:	bf34      	ite	cc
20006eb2:	46da      	movcc	sl, fp
20006eb4:	46ba      	movcs	sl, r7
20006eb6:	68a6      	ldr	r6, [r4, #8]
20006eb8:	6820      	ldr	r0, [r4, #0]
20006eba:	6922      	ldr	r2, [r4, #16]
20006ebc:	199e      	adds	r6, r3, r6
20006ebe:	4290      	cmp	r0, r2
20006ec0:	bf94      	ite	ls
20006ec2:	2200      	movls	r2, #0
20006ec4:	2201      	movhi	r2, #1
20006ec6:	45b2      	cmp	sl, r6
20006ec8:	bfd4      	ite	le
20006eca:	2200      	movle	r2, #0
20006ecc:	f002 0201 	andgt.w	r2, r2, #1
20006ed0:	2a00      	cmp	r2, #0
20006ed2:	f040 80ae 	bne.w	20007032 <__sfvwrite_r+0x282>
20006ed6:	459a      	cmp	sl, r3
20006ed8:	f2c0 8082 	blt.w	20006fe0 <__sfvwrite_r+0x230>
20006edc:	6aa6      	ldr	r6, [r4, #40]	; 0x28
20006ede:	464a      	mov	r2, r9
20006ee0:	f8cd c004 	str.w	ip, [sp, #4]
20006ee4:	9803      	ldr	r0, [sp, #12]
20006ee6:	6a21      	ldr	r1, [r4, #32]
20006ee8:	47b0      	blx	r6
20006eea:	f8dd c004 	ldr.w	ip, [sp, #4]
20006eee:	1e06      	subs	r6, r0, #0
20006ef0:	f340 80b1 	ble.w	20007056 <__sfvwrite_r+0x2a6>
20006ef4:	ebbb 0b06 	subs.w	fp, fp, r6
20006ef8:	f000 8086 	beq.w	20007008 <__sfvwrite_r+0x258>
20006efc:	f8d8 3008 	ldr.w	r3, [r8, #8]
20006f00:	44b1      	add	r9, r6
20006f02:	1bbf      	subs	r7, r7, r6
20006f04:	1b9e      	subs	r6, r3, r6
20006f06:	f8c8 6008 	str.w	r6, [r8, #8]
20006f0a:	2e00      	cmp	r6, #0
20006f0c:	d1c8      	bne.n	20006ea0 <__sfvwrite_r+0xf0>
20006f0e:	e7bd      	b.n	20006e8c <__sfvwrite_r+0xdc>
20006f10:	9803      	ldr	r0, [sp, #12]
20006f12:	4621      	mov	r1, r4
20006f14:	f7fe fc18 	bl	20005748 <__swsetup_r>
20006f18:	2800      	cmp	r0, #0
20006f1a:	f040 80d4 	bne.w	200070c6 <__sfvwrite_r+0x316>
20006f1e:	89a0      	ldrh	r0, [r4, #12]
20006f20:	fa1f fa80 	uxth.w	sl, r0
20006f24:	e758      	b.n	20006dd8 <__sfvwrite_r+0x28>
20006f26:	6820      	ldr	r0, [r4, #0]
20006f28:	46b9      	mov	r9, r7
20006f2a:	6923      	ldr	r3, [r4, #16]
20006f2c:	4298      	cmp	r0, r3
20006f2e:	bf94      	ite	ls
20006f30:	2300      	movls	r3, #0
20006f32:	2301      	movhi	r3, #1
20006f34:	42b7      	cmp	r7, r6
20006f36:	bf2c      	ite	cs
20006f38:	2300      	movcs	r3, #0
20006f3a:	f003 0301 	andcc.w	r3, r3, #1
20006f3e:	2b00      	cmp	r3, #0
20006f40:	f040 809d 	bne.w	2000707e <__sfvwrite_r+0x2ce>
20006f44:	6963      	ldr	r3, [r4, #20]
20006f46:	429e      	cmp	r6, r3
20006f48:	f0c0 808c 	bcc.w	20007064 <__sfvwrite_r+0x2b4>
20006f4c:	6aa7      	ldr	r7, [r4, #40]	; 0x28
20006f4e:	4652      	mov	r2, sl
20006f50:	9803      	ldr	r0, [sp, #12]
20006f52:	6a21      	ldr	r1, [r4, #32]
20006f54:	47b8      	blx	r7
20006f56:	1e07      	subs	r7, r0, #0
20006f58:	dd7d      	ble.n	20007056 <__sfvwrite_r+0x2a6>
20006f5a:	46b9      	mov	r9, r7
20006f5c:	e767      	b.n	20006e2e <__sfvwrite_r+0x7e>
20006f5e:	f410 6f90 	tst.w	r0, #1152	; 0x480
20006f62:	bf08      	it	eq
20006f64:	6820      	ldreq	r0, [r4, #0]
20006f66:	f43f af56 	beq.w	20006e16 <__sfvwrite_r+0x66>
20006f6a:	6962      	ldr	r2, [r4, #20]
20006f6c:	6921      	ldr	r1, [r4, #16]
20006f6e:	6823      	ldr	r3, [r4, #0]
20006f70:	eb02 0942 	add.w	r9, r2, r2, lsl #1
20006f74:	1a5b      	subs	r3, r3, r1
20006f76:	eb09 79d9 	add.w	r9, r9, r9, lsr #31
20006f7a:	f103 0c01 	add.w	ip, r3, #1
20006f7e:	44b4      	add	ip, r6
20006f80:	ea4f 0969 	mov.w	r9, r9, asr #1
20006f84:	45e1      	cmp	r9, ip
20006f86:	464a      	mov	r2, r9
20006f88:	bf3c      	itt	cc
20006f8a:	46e1      	movcc	r9, ip
20006f8c:	464a      	movcc	r2, r9
20006f8e:	f410 6f80 	tst.w	r0, #1024	; 0x400
20006f92:	f000 8083 	beq.w	2000709c <__sfvwrite_r+0x2ec>
20006f96:	4611      	mov	r1, r2
20006f98:	9803      	ldr	r0, [sp, #12]
20006f9a:	9302      	str	r3, [sp, #8]
20006f9c:	f7fc fa72 	bl	20003484 <_malloc_r>
20006fa0:	9b02      	ldr	r3, [sp, #8]
20006fa2:	2800      	cmp	r0, #0
20006fa4:	f000 8099 	beq.w	200070da <__sfvwrite_r+0x32a>
20006fa8:	461a      	mov	r2, r3
20006faa:	6921      	ldr	r1, [r4, #16]
20006fac:	9302      	str	r3, [sp, #8]
20006fae:	9001      	str	r0, [sp, #4]
20006fb0:	f7fc fd3a 	bl	20003a28 <memcpy>
20006fb4:	89a2      	ldrh	r2, [r4, #12]
20006fb6:	9b02      	ldr	r3, [sp, #8]
20006fb8:	f8dd c004 	ldr.w	ip, [sp, #4]
20006fbc:	f422 6290 	bic.w	r2, r2, #1152	; 0x480
20006fc0:	f042 0280 	orr.w	r2, r2, #128	; 0x80
20006fc4:	81a2      	strh	r2, [r4, #12]
20006fc6:	ebc3 0209 	rsb	r2, r3, r9
20006fca:	eb0c 0003 	add.w	r0, ip, r3
20006fce:	4637      	mov	r7, r6
20006fd0:	46b3      	mov	fp, r6
20006fd2:	60a2      	str	r2, [r4, #8]
20006fd4:	f8c4 c010 	str.w	ip, [r4, #16]
20006fd8:	6020      	str	r0, [r4, #0]
20006fda:	f8c4 9014 	str.w	r9, [r4, #20]
20006fde:	e71a      	b.n	20006e16 <__sfvwrite_r+0x66>
20006fe0:	4652      	mov	r2, sl
20006fe2:	4649      	mov	r1, r9
20006fe4:	4656      	mov	r6, sl
20006fe6:	f8cd c004 	str.w	ip, [sp, #4]
20006fea:	f000 f9ad 	bl	20007348 <memmove>
20006fee:	68a2      	ldr	r2, [r4, #8]
20006ff0:	6823      	ldr	r3, [r4, #0]
20006ff2:	ebbb 0b06 	subs.w	fp, fp, r6
20006ff6:	ebca 0202 	rsb	r2, sl, r2
20006ffa:	f8dd c004 	ldr.w	ip, [sp, #4]
20006ffe:	4453      	add	r3, sl
20007000:	60a2      	str	r2, [r4, #8]
20007002:	6023      	str	r3, [r4, #0]
20007004:	f47f af7a 	bne.w	20006efc <__sfvwrite_r+0x14c>
20007008:	9803      	ldr	r0, [sp, #12]
2000700a:	4621      	mov	r1, r4
2000700c:	f7ff fbfc 	bl	20006808 <_fflush_r>
20007010:	bb08      	cbnz	r0, 20007056 <__sfvwrite_r+0x2a6>
20007012:	46dc      	mov	ip, fp
20007014:	e772      	b.n	20006efc <__sfvwrite_r+0x14c>
20007016:	4648      	mov	r0, r9
20007018:	210a      	movs	r1, #10
2000701a:	463a      	mov	r2, r7
2000701c:	f000 f95a 	bl	200072d4 <memchr>
20007020:	2800      	cmp	r0, #0
20007022:	d04b      	beq.n	200070bc <__sfvwrite_r+0x30c>
20007024:	f100 0b01 	add.w	fp, r0, #1
20007028:	f04f 0c01 	mov.w	ip, #1
2000702c:	ebc9 0b0b 	rsb	fp, r9, fp
20007030:	e73c      	b.n	20006eac <__sfvwrite_r+0xfc>
20007032:	4649      	mov	r1, r9
20007034:	4632      	mov	r2, r6
20007036:	f8cd c004 	str.w	ip, [sp, #4]
2000703a:	f000 f985 	bl	20007348 <memmove>
2000703e:	6823      	ldr	r3, [r4, #0]
20007040:	4621      	mov	r1, r4
20007042:	9803      	ldr	r0, [sp, #12]
20007044:	199b      	adds	r3, r3, r6
20007046:	6023      	str	r3, [r4, #0]
20007048:	f7ff fbde 	bl	20006808 <_fflush_r>
2000704c:	f8dd c004 	ldr.w	ip, [sp, #4]
20007050:	2800      	cmp	r0, #0
20007052:	f43f af4f 	beq.w	20006ef4 <__sfvwrite_r+0x144>
20007056:	89a3      	ldrh	r3, [r4, #12]
20007058:	f04f 30ff 	mov.w	r0, #4294967295
2000705c:	f043 0340 	orr.w	r3, r3, #64	; 0x40
20007060:	81a3      	strh	r3, [r4, #12]
20007062:	e714      	b.n	20006e8e <__sfvwrite_r+0xde>
20007064:	4632      	mov	r2, r6
20007066:	4651      	mov	r1, sl
20007068:	f000 f96e 	bl	20007348 <memmove>
2000706c:	68a2      	ldr	r2, [r4, #8]
2000706e:	6823      	ldr	r3, [r4, #0]
20007070:	4637      	mov	r7, r6
20007072:	1b92      	subs	r2, r2, r6
20007074:	46b1      	mov	r9, r6
20007076:	199b      	adds	r3, r3, r6
20007078:	60a2      	str	r2, [r4, #8]
2000707a:	6023      	str	r3, [r4, #0]
2000707c:	e6d7      	b.n	20006e2e <__sfvwrite_r+0x7e>
2000707e:	4651      	mov	r1, sl
20007080:	463a      	mov	r2, r7
20007082:	f000 f961 	bl	20007348 <memmove>
20007086:	6823      	ldr	r3, [r4, #0]
20007088:	9803      	ldr	r0, [sp, #12]
2000708a:	4621      	mov	r1, r4
2000708c:	19db      	adds	r3, r3, r7
2000708e:	6023      	str	r3, [r4, #0]
20007090:	f7ff fbba 	bl	20006808 <_fflush_r>
20007094:	2800      	cmp	r0, #0
20007096:	f43f aeca 	beq.w	20006e2e <__sfvwrite_r+0x7e>
2000709a:	e7dc      	b.n	20007056 <__sfvwrite_r+0x2a6>
2000709c:	9803      	ldr	r0, [sp, #12]
2000709e:	9302      	str	r3, [sp, #8]
200070a0:	f000 fe5a 	bl	20007d58 <_realloc_r>
200070a4:	9b02      	ldr	r3, [sp, #8]
200070a6:	4684      	mov	ip, r0
200070a8:	2800      	cmp	r0, #0
200070aa:	d18c      	bne.n	20006fc6 <__sfvwrite_r+0x216>
200070ac:	6921      	ldr	r1, [r4, #16]
200070ae:	9803      	ldr	r0, [sp, #12]
200070b0:	f7ff fd9e 	bl	20006bf0 <_free_r>
200070b4:	9903      	ldr	r1, [sp, #12]
200070b6:	230c      	movs	r3, #12
200070b8:	600b      	str	r3, [r1, #0]
200070ba:	e7cc      	b.n	20007056 <__sfvwrite_r+0x2a6>
200070bc:	f107 0b01 	add.w	fp, r7, #1
200070c0:	f04f 0c01 	mov.w	ip, #1
200070c4:	e6f2      	b.n	20006eac <__sfvwrite_r+0xfc>
200070c6:	9903      	ldr	r1, [sp, #12]
200070c8:	2209      	movs	r2, #9
200070ca:	89a3      	ldrh	r3, [r4, #12]
200070cc:	f04f 30ff 	mov.w	r0, #4294967295
200070d0:	f043 0340 	orr.w	r3, r3, #64	; 0x40
200070d4:	600a      	str	r2, [r1, #0]
200070d6:	81a3      	strh	r3, [r4, #12]
200070d8:	e6d9      	b.n	20006e8e <__sfvwrite_r+0xde>
200070da:	9a03      	ldr	r2, [sp, #12]
200070dc:	230c      	movs	r3, #12
200070de:	6013      	str	r3, [r2, #0]
200070e0:	e7b9      	b.n	20007056 <__sfvwrite_r+0x2a6>
200070e2:	bf00      	nop

200070e4 <_fwalk_reent>:
200070e4:	e92d 45f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, sl, lr}
200070e8:	4607      	mov	r7, r0
200070ea:	468a      	mov	sl, r1
200070ec:	f7ff fc48 	bl	20006980 <__sfp_lock_acquire>
200070f0:	f117 06d8 	adds.w	r6, r7, #216	; 0xd8
200070f4:	bf08      	it	eq
200070f6:	46b0      	moveq	r8, r6
200070f8:	d018      	beq.n	2000712c <_fwalk_reent+0x48>
200070fa:	f04f 0800 	mov.w	r8, #0
200070fe:	6875      	ldr	r5, [r6, #4]
20007100:	68b4      	ldr	r4, [r6, #8]
20007102:	3d01      	subs	r5, #1
20007104:	d40f      	bmi.n	20007126 <_fwalk_reent+0x42>
20007106:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
2000710a:	b14b      	cbz	r3, 20007120 <_fwalk_reent+0x3c>
2000710c:	f9b4 300e 	ldrsh.w	r3, [r4, #14]
20007110:	4621      	mov	r1, r4
20007112:	4638      	mov	r0, r7
20007114:	f1b3 3fff 	cmp.w	r3, #4294967295
20007118:	d002      	beq.n	20007120 <_fwalk_reent+0x3c>
2000711a:	47d0      	blx	sl
2000711c:	ea48 0800 	orr.w	r8, r8, r0
20007120:	3468      	adds	r4, #104	; 0x68
20007122:	3d01      	subs	r5, #1
20007124:	d5ef      	bpl.n	20007106 <_fwalk_reent+0x22>
20007126:	6836      	ldr	r6, [r6, #0]
20007128:	2e00      	cmp	r6, #0
2000712a:	d1e8      	bne.n	200070fe <_fwalk_reent+0x1a>
2000712c:	f7ff fc2a 	bl	20006984 <__sfp_lock_release>
20007130:	4640      	mov	r0, r8
20007132:	e8bd 85f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, sl, pc}
20007136:	bf00      	nop

20007138 <_fwalk>:
20007138:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
2000713c:	4606      	mov	r6, r0
2000713e:	4688      	mov	r8, r1
20007140:	f7ff fc1e 	bl	20006980 <__sfp_lock_acquire>
20007144:	36d8      	adds	r6, #216	; 0xd8
20007146:	bf08      	it	eq
20007148:	4637      	moveq	r7, r6
2000714a:	d015      	beq.n	20007178 <_fwalk+0x40>
2000714c:	2700      	movs	r7, #0
2000714e:	6875      	ldr	r5, [r6, #4]
20007150:	68b4      	ldr	r4, [r6, #8]
20007152:	3d01      	subs	r5, #1
20007154:	d40d      	bmi.n	20007172 <_fwalk+0x3a>
20007156:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
2000715a:	b13b      	cbz	r3, 2000716c <_fwalk+0x34>
2000715c:	f9b4 300e 	ldrsh.w	r3, [r4, #14]
20007160:	4620      	mov	r0, r4
20007162:	f1b3 3fff 	cmp.w	r3, #4294967295
20007166:	d001      	beq.n	2000716c <_fwalk+0x34>
20007168:	47c0      	blx	r8
2000716a:	4307      	orrs	r7, r0
2000716c:	3468      	adds	r4, #104	; 0x68
2000716e:	3d01      	subs	r5, #1
20007170:	d5f1      	bpl.n	20007156 <_fwalk+0x1e>
20007172:	6836      	ldr	r6, [r6, #0]
20007174:	2e00      	cmp	r6, #0
20007176:	d1ea      	bne.n	2000714e <_fwalk+0x16>
20007178:	f7ff fc04 	bl	20006984 <__sfp_lock_release>
2000717c:	4638      	mov	r0, r7
2000717e:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
20007182:	bf00      	nop

20007184 <__locale_charset>:
20007184:	f249 43c8 	movw	r3, #38088	; 0x94c8
20007188:	f2c2 0300 	movt	r3, #8192	; 0x2000
2000718c:	6818      	ldr	r0, [r3, #0]
2000718e:	4770      	bx	lr

20007190 <_localeconv_r>:
20007190:	4800      	ldr	r0, [pc, #0]	; (20007194 <_localeconv_r+0x4>)
20007192:	4770      	bx	lr
20007194:	200094cc 	.word	0x200094cc

20007198 <localeconv>:
20007198:	4800      	ldr	r0, [pc, #0]	; (2000719c <localeconv+0x4>)
2000719a:	4770      	bx	lr
2000719c:	200094cc 	.word	0x200094cc

200071a0 <_setlocale_r>:
200071a0:	b570      	push	{r4, r5, r6, lr}
200071a2:	4605      	mov	r5, r0
200071a4:	460e      	mov	r6, r1
200071a6:	4614      	mov	r4, r2
200071a8:	b172      	cbz	r2, 200071c8 <_setlocale_r+0x28>
200071aa:	f249 31ec 	movw	r1, #37868	; 0x93ec
200071ae:	4610      	mov	r0, r2
200071b0:	f2c2 0100 	movt	r1, #8192	; 0x2000
200071b4:	f001 f812 	bl	200081dc <strcmp>
200071b8:	b958      	cbnz	r0, 200071d2 <_setlocale_r+0x32>
200071ba:	f249 30ec 	movw	r0, #37868	; 0x93ec
200071be:	622c      	str	r4, [r5, #32]
200071c0:	f2c2 0000 	movt	r0, #8192	; 0x2000
200071c4:	61ee      	str	r6, [r5, #28]
200071c6:	bd70      	pop	{r4, r5, r6, pc}
200071c8:	f249 30ec 	movw	r0, #37868	; 0x93ec
200071cc:	f2c2 0000 	movt	r0, #8192	; 0x2000
200071d0:	bd70      	pop	{r4, r5, r6, pc}
200071d2:	f249 4124 	movw	r1, #37924	; 0x9424
200071d6:	4620      	mov	r0, r4
200071d8:	f2c2 0100 	movt	r1, #8192	; 0x2000
200071dc:	f000 fffe 	bl	200081dc <strcmp>
200071e0:	2800      	cmp	r0, #0
200071e2:	d0ea      	beq.n	200071ba <_setlocale_r+0x1a>
200071e4:	2000      	movs	r0, #0
200071e6:	bd70      	pop	{r4, r5, r6, pc}

200071e8 <setlocale>:
200071e8:	f249 638c 	movw	r3, #38540	; 0x968c
200071ec:	460a      	mov	r2, r1
200071ee:	f2c2 0300 	movt	r3, #8192	; 0x2000
200071f2:	4601      	mov	r1, r0
200071f4:	6818      	ldr	r0, [r3, #0]
200071f6:	e7d3      	b.n	200071a0 <_setlocale_r>

200071f8 <__smakebuf_r>:
200071f8:	898b      	ldrh	r3, [r1, #12]
200071fa:	b5f0      	push	{r4, r5, r6, r7, lr}
200071fc:	460c      	mov	r4, r1
200071fe:	b29a      	uxth	r2, r3
20007200:	b091      	sub	sp, #68	; 0x44
20007202:	f012 0f02 	tst.w	r2, #2
20007206:	4605      	mov	r5, r0
20007208:	d141      	bne.n	2000728e <__smakebuf_r+0x96>
2000720a:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
2000720e:	2900      	cmp	r1, #0
20007210:	db18      	blt.n	20007244 <__smakebuf_r+0x4c>
20007212:	aa01      	add	r2, sp, #4
20007214:	f001 f978 	bl	20008508 <_fstat_r>
20007218:	2800      	cmp	r0, #0
2000721a:	db11      	blt.n	20007240 <__smakebuf_r+0x48>
2000721c:	9b02      	ldr	r3, [sp, #8]
2000721e:	f403 4370 	and.w	r3, r3, #61440	; 0xf000
20007222:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
20007226:	bf14      	ite	ne
20007228:	2700      	movne	r7, #0
2000722a:	2701      	moveq	r7, #1
2000722c:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
20007230:	d040      	beq.n	200072b4 <__smakebuf_r+0xbc>
20007232:	89a3      	ldrh	r3, [r4, #12]
20007234:	f44f 6680 	mov.w	r6, #1024	; 0x400
20007238:	f443 6300 	orr.w	r3, r3, #2048	; 0x800
2000723c:	81a3      	strh	r3, [r4, #12]
2000723e:	e00b      	b.n	20007258 <__smakebuf_r+0x60>
20007240:	89a3      	ldrh	r3, [r4, #12]
20007242:	b29a      	uxth	r2, r3
20007244:	f012 0f80 	tst.w	r2, #128	; 0x80
20007248:	f443 6300 	orr.w	r3, r3, #2048	; 0x800
2000724c:	bf0c      	ite	eq
2000724e:	f44f 6680 	moveq.w	r6, #1024	; 0x400
20007252:	2640      	movne	r6, #64	; 0x40
20007254:	2700      	movs	r7, #0
20007256:	81a3      	strh	r3, [r4, #12]
20007258:	4628      	mov	r0, r5
2000725a:	4631      	mov	r1, r6
2000725c:	f7fc f912 	bl	20003484 <_malloc_r>
20007260:	b170      	cbz	r0, 20007280 <__smakebuf_r+0x88>
20007262:	89a1      	ldrh	r1, [r4, #12]
20007264:	f646 12c9 	movw	r2, #27081	; 0x69c9
20007268:	f2c2 0200 	movt	r2, #8192	; 0x2000
2000726c:	6120      	str	r0, [r4, #16]
2000726e:	f041 0180 	orr.w	r1, r1, #128	; 0x80
20007272:	6166      	str	r6, [r4, #20]
20007274:	62aa      	str	r2, [r5, #40]	; 0x28
20007276:	81a1      	strh	r1, [r4, #12]
20007278:	6020      	str	r0, [r4, #0]
2000727a:	b97f      	cbnz	r7, 2000729c <__smakebuf_r+0xa4>
2000727c:	b011      	add	sp, #68	; 0x44
2000727e:	bdf0      	pop	{r4, r5, r6, r7, pc}
20007280:	89a3      	ldrh	r3, [r4, #12]
20007282:	f413 7f00 	tst.w	r3, #512	; 0x200
20007286:	d1f9      	bne.n	2000727c <__smakebuf_r+0x84>
20007288:	f043 0302 	orr.w	r3, r3, #2
2000728c:	81a3      	strh	r3, [r4, #12]
2000728e:	f104 0347 	add.w	r3, r4, #71	; 0x47
20007292:	6123      	str	r3, [r4, #16]
20007294:	6023      	str	r3, [r4, #0]
20007296:	2301      	movs	r3, #1
20007298:	6163      	str	r3, [r4, #20]
2000729a:	e7ef      	b.n	2000727c <__smakebuf_r+0x84>
2000729c:	4628      	mov	r0, r5
2000729e:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
200072a2:	f001 f947 	bl	20008534 <_isatty_r>
200072a6:	2800      	cmp	r0, #0
200072a8:	d0e8      	beq.n	2000727c <__smakebuf_r+0x84>
200072aa:	89a3      	ldrh	r3, [r4, #12]
200072ac:	f043 0301 	orr.w	r3, r3, #1
200072b0:	81a3      	strh	r3, [r4, #12]
200072b2:	e7e3      	b.n	2000727c <__smakebuf_r+0x84>
200072b4:	f248 1355 	movw	r3, #33109	; 0x8155
200072b8:	6ae2      	ldr	r2, [r4, #44]	; 0x2c
200072ba:	f2c2 0300 	movt	r3, #8192	; 0x2000
200072be:	429a      	cmp	r2, r3
200072c0:	d1b7      	bne.n	20007232 <__smakebuf_r+0x3a>
200072c2:	89a2      	ldrh	r2, [r4, #12]
200072c4:	f44f 6380 	mov.w	r3, #1024	; 0x400
200072c8:	461e      	mov	r6, r3
200072ca:	6523      	str	r3, [r4, #80]	; 0x50
200072cc:	ea42 0303 	orr.w	r3, r2, r3
200072d0:	81a3      	strh	r3, [r4, #12]
200072d2:	e7c1      	b.n	20007258 <__smakebuf_r+0x60>

200072d4 <memchr>:
200072d4:	f010 0f03 	tst.w	r0, #3
200072d8:	b2c9      	uxtb	r1, r1
200072da:	b410      	push	{r4}
200072dc:	d010      	beq.n	20007300 <memchr+0x2c>
200072de:	2a00      	cmp	r2, #0
200072e0:	d02f      	beq.n	20007342 <memchr+0x6e>
200072e2:	7803      	ldrb	r3, [r0, #0]
200072e4:	428b      	cmp	r3, r1
200072e6:	d02a      	beq.n	2000733e <memchr+0x6a>
200072e8:	3a01      	subs	r2, #1
200072ea:	e005      	b.n	200072f8 <memchr+0x24>
200072ec:	2a00      	cmp	r2, #0
200072ee:	d028      	beq.n	20007342 <memchr+0x6e>
200072f0:	7803      	ldrb	r3, [r0, #0]
200072f2:	3a01      	subs	r2, #1
200072f4:	428b      	cmp	r3, r1
200072f6:	d022      	beq.n	2000733e <memchr+0x6a>
200072f8:	3001      	adds	r0, #1
200072fa:	f010 0f03 	tst.w	r0, #3
200072fe:	d1f5      	bne.n	200072ec <memchr+0x18>
20007300:	2a03      	cmp	r2, #3
20007302:	d911      	bls.n	20007328 <memchr+0x54>
20007304:	ea41 2401 	orr.w	r4, r1, r1, lsl #8
20007308:	ea44 4404 	orr.w	r4, r4, r4, lsl #16
2000730c:	6803      	ldr	r3, [r0, #0]
2000730e:	ea84 0303 	eor.w	r3, r4, r3
20007312:	f1a3 3c01 	sub.w	ip, r3, #16843009	; 0x1010101
20007316:	ea2c 0303 	bic.w	r3, ip, r3
2000731a:	f013 3f80 	tst.w	r3, #2155905152	; 0x80808080
2000731e:	d103      	bne.n	20007328 <memchr+0x54>
20007320:	3a04      	subs	r2, #4
20007322:	3004      	adds	r0, #4
20007324:	2a03      	cmp	r2, #3
20007326:	d8f1      	bhi.n	2000730c <memchr+0x38>
20007328:	b15a      	cbz	r2, 20007342 <memchr+0x6e>
2000732a:	7803      	ldrb	r3, [r0, #0]
2000732c:	428b      	cmp	r3, r1
2000732e:	d006      	beq.n	2000733e <memchr+0x6a>
20007330:	3a01      	subs	r2, #1
20007332:	b132      	cbz	r2, 20007342 <memchr+0x6e>
20007334:	f810 3f01 	ldrb.w	r3, [r0, #1]!
20007338:	3a01      	subs	r2, #1
2000733a:	428b      	cmp	r3, r1
2000733c:	d1f9      	bne.n	20007332 <memchr+0x5e>
2000733e:	bc10      	pop	{r4}
20007340:	4770      	bx	lr
20007342:	2000      	movs	r0, #0
20007344:	e7fb      	b.n	2000733e <memchr+0x6a>
20007346:	bf00      	nop

20007348 <memmove>:
20007348:	4288      	cmp	r0, r1
2000734a:	468c      	mov	ip, r1
2000734c:	b470      	push	{r4, r5, r6}
2000734e:	4605      	mov	r5, r0
20007350:	4614      	mov	r4, r2
20007352:	d90e      	bls.n	20007372 <memmove+0x2a>
20007354:	188b      	adds	r3, r1, r2
20007356:	4298      	cmp	r0, r3
20007358:	d20b      	bcs.n	20007372 <memmove+0x2a>
2000735a:	b142      	cbz	r2, 2000736e <memmove+0x26>
2000735c:	ebc2 0c03 	rsb	ip, r2, r3
20007360:	4601      	mov	r1, r0
20007362:	1e53      	subs	r3, r2, #1
20007364:	f81c 2003 	ldrb.w	r2, [ip, r3]
20007368:	54ca      	strb	r2, [r1, r3]
2000736a:	3b01      	subs	r3, #1
2000736c:	d2fa      	bcs.n	20007364 <memmove+0x1c>
2000736e:	bc70      	pop	{r4, r5, r6}
20007370:	4770      	bx	lr
20007372:	2a0f      	cmp	r2, #15
20007374:	d809      	bhi.n	2000738a <memmove+0x42>
20007376:	2c00      	cmp	r4, #0
20007378:	d0f9      	beq.n	2000736e <memmove+0x26>
2000737a:	2300      	movs	r3, #0
2000737c:	f81c 2003 	ldrb.w	r2, [ip, r3]
20007380:	54ea      	strb	r2, [r5, r3]
20007382:	3301      	adds	r3, #1
20007384:	42a3      	cmp	r3, r4
20007386:	d1f9      	bne.n	2000737c <memmove+0x34>
20007388:	e7f1      	b.n	2000736e <memmove+0x26>
2000738a:	ea41 0300 	orr.w	r3, r1, r0
2000738e:	f013 0f03 	tst.w	r3, #3
20007392:	d1f0      	bne.n	20007376 <memmove+0x2e>
20007394:	4694      	mov	ip, r2
20007396:	460c      	mov	r4, r1
20007398:	4603      	mov	r3, r0
2000739a:	6825      	ldr	r5, [r4, #0]
2000739c:	f1ac 0c10 	sub.w	ip, ip, #16
200073a0:	601d      	str	r5, [r3, #0]
200073a2:	6865      	ldr	r5, [r4, #4]
200073a4:	605d      	str	r5, [r3, #4]
200073a6:	68a5      	ldr	r5, [r4, #8]
200073a8:	609d      	str	r5, [r3, #8]
200073aa:	68e5      	ldr	r5, [r4, #12]
200073ac:	3410      	adds	r4, #16
200073ae:	60dd      	str	r5, [r3, #12]
200073b0:	3310      	adds	r3, #16
200073b2:	f1bc 0f0f 	cmp.w	ip, #15
200073b6:	d8f0      	bhi.n	2000739a <memmove+0x52>
200073b8:	3a10      	subs	r2, #16
200073ba:	ea4f 1c12 	mov.w	ip, r2, lsr #4
200073be:	f10c 0501 	add.w	r5, ip, #1
200073c2:	ebcc 7c0c 	rsb	ip, ip, ip, lsl #28
200073c6:	012d      	lsls	r5, r5, #4
200073c8:	eb02 160c 	add.w	r6, r2, ip, lsl #4
200073cc:	eb01 0c05 	add.w	ip, r1, r5
200073d0:	1945      	adds	r5, r0, r5
200073d2:	2e03      	cmp	r6, #3
200073d4:	4634      	mov	r4, r6
200073d6:	d9ce      	bls.n	20007376 <memmove+0x2e>
200073d8:	2300      	movs	r3, #0
200073da:	f85c 2003 	ldr.w	r2, [ip, r3]
200073de:	50ea      	str	r2, [r5, r3]
200073e0:	3304      	adds	r3, #4
200073e2:	1af2      	subs	r2, r6, r3
200073e4:	2a03      	cmp	r2, #3
200073e6:	d8f8      	bhi.n	200073da <memmove+0x92>
200073e8:	3e04      	subs	r6, #4
200073ea:	08b3      	lsrs	r3, r6, #2
200073ec:	1c5a      	adds	r2, r3, #1
200073ee:	ebc3 7383 	rsb	r3, r3, r3, lsl #30
200073f2:	0092      	lsls	r2, r2, #2
200073f4:	4494      	add	ip, r2
200073f6:	eb06 0483 	add.w	r4, r6, r3, lsl #2
200073fa:	18ad      	adds	r5, r5, r2
200073fc:	e7bb      	b.n	20007376 <memmove+0x2e>
200073fe:	bf00      	nop

20007400 <__hi0bits>:
20007400:	0c02      	lsrs	r2, r0, #16
20007402:	4603      	mov	r3, r0
20007404:	0412      	lsls	r2, r2, #16
20007406:	b1b2      	cbz	r2, 20007436 <__hi0bits+0x36>
20007408:	2000      	movs	r0, #0
2000740a:	f013 4f7f 	tst.w	r3, #4278190080	; 0xff000000
2000740e:	d101      	bne.n	20007414 <__hi0bits+0x14>
20007410:	3008      	adds	r0, #8
20007412:	021b      	lsls	r3, r3, #8
20007414:	f013 4f70 	tst.w	r3, #4026531840	; 0xf0000000
20007418:	d101      	bne.n	2000741e <__hi0bits+0x1e>
2000741a:	3004      	adds	r0, #4
2000741c:	011b      	lsls	r3, r3, #4
2000741e:	f013 4f40 	tst.w	r3, #3221225472	; 0xc0000000
20007422:	d101      	bne.n	20007428 <__hi0bits+0x28>
20007424:	3002      	adds	r0, #2
20007426:	009b      	lsls	r3, r3, #2
20007428:	2b00      	cmp	r3, #0
2000742a:	db03      	blt.n	20007434 <__hi0bits+0x34>
2000742c:	f013 4f80 	tst.w	r3, #1073741824	; 0x40000000
20007430:	d004      	beq.n	2000743c <__hi0bits+0x3c>
20007432:	3001      	adds	r0, #1
20007434:	4770      	bx	lr
20007436:	0403      	lsls	r3, r0, #16
20007438:	2010      	movs	r0, #16
2000743a:	e7e6      	b.n	2000740a <__hi0bits+0xa>
2000743c:	2020      	movs	r0, #32
2000743e:	4770      	bx	lr

20007440 <__lo0bits>:
20007440:	6803      	ldr	r3, [r0, #0]
20007442:	4602      	mov	r2, r0
20007444:	f013 0007 	ands.w	r0, r3, #7
20007448:	d009      	beq.n	2000745e <__lo0bits+0x1e>
2000744a:	f013 0f01 	tst.w	r3, #1
2000744e:	d121      	bne.n	20007494 <__lo0bits+0x54>
20007450:	f013 0f02 	tst.w	r3, #2
20007454:	d122      	bne.n	2000749c <__lo0bits+0x5c>
20007456:	089b      	lsrs	r3, r3, #2
20007458:	2002      	movs	r0, #2
2000745a:	6013      	str	r3, [r2, #0]
2000745c:	4770      	bx	lr
2000745e:	b299      	uxth	r1, r3
20007460:	b909      	cbnz	r1, 20007466 <__lo0bits+0x26>
20007462:	0c1b      	lsrs	r3, r3, #16
20007464:	2010      	movs	r0, #16
20007466:	f013 0fff 	tst.w	r3, #255	; 0xff
2000746a:	d101      	bne.n	20007470 <__lo0bits+0x30>
2000746c:	3008      	adds	r0, #8
2000746e:	0a1b      	lsrs	r3, r3, #8
20007470:	f013 0f0f 	tst.w	r3, #15
20007474:	d101      	bne.n	2000747a <__lo0bits+0x3a>
20007476:	3004      	adds	r0, #4
20007478:	091b      	lsrs	r3, r3, #4
2000747a:	f013 0f03 	tst.w	r3, #3
2000747e:	d101      	bne.n	20007484 <__lo0bits+0x44>
20007480:	3002      	adds	r0, #2
20007482:	089b      	lsrs	r3, r3, #2
20007484:	f013 0f01 	tst.w	r3, #1
20007488:	d102      	bne.n	20007490 <__lo0bits+0x50>
2000748a:	085b      	lsrs	r3, r3, #1
2000748c:	d004      	beq.n	20007498 <__lo0bits+0x58>
2000748e:	3001      	adds	r0, #1
20007490:	6013      	str	r3, [r2, #0]
20007492:	4770      	bx	lr
20007494:	2000      	movs	r0, #0
20007496:	4770      	bx	lr
20007498:	2020      	movs	r0, #32
2000749a:	4770      	bx	lr
2000749c:	085b      	lsrs	r3, r3, #1
2000749e:	2001      	movs	r0, #1
200074a0:	6013      	str	r3, [r2, #0]
200074a2:	4770      	bx	lr

200074a4 <__mcmp>:
200074a4:	4603      	mov	r3, r0
200074a6:	690a      	ldr	r2, [r1, #16]
200074a8:	6900      	ldr	r0, [r0, #16]
200074aa:	b410      	push	{r4}
200074ac:	1a80      	subs	r0, r0, r2
200074ae:	d111      	bne.n	200074d4 <__mcmp+0x30>
200074b0:	3204      	adds	r2, #4
200074b2:	f103 0c14 	add.w	ip, r3, #20
200074b6:	0092      	lsls	r2, r2, #2
200074b8:	189b      	adds	r3, r3, r2
200074ba:	1889      	adds	r1, r1, r2
200074bc:	3104      	adds	r1, #4
200074be:	3304      	adds	r3, #4
200074c0:	f853 4c04 	ldr.w	r4, [r3, #-4]
200074c4:	3b04      	subs	r3, #4
200074c6:	f851 2c04 	ldr.w	r2, [r1, #-4]
200074ca:	3904      	subs	r1, #4
200074cc:	4294      	cmp	r4, r2
200074ce:	d103      	bne.n	200074d8 <__mcmp+0x34>
200074d0:	459c      	cmp	ip, r3
200074d2:	d3f5      	bcc.n	200074c0 <__mcmp+0x1c>
200074d4:	bc10      	pop	{r4}
200074d6:	4770      	bx	lr
200074d8:	bf38      	it	cc
200074da:	f04f 30ff 	movcc.w	r0, #4294967295
200074de:	d3f9      	bcc.n	200074d4 <__mcmp+0x30>
200074e0:	2001      	movs	r0, #1
200074e2:	e7f7      	b.n	200074d4 <__mcmp+0x30>

200074e4 <__ulp>:
200074e4:	f240 0300 	movw	r3, #0
200074e8:	f6c7 73f0 	movt	r3, #32752	; 0x7ff0
200074ec:	ea01 0303 	and.w	r3, r1, r3
200074f0:	f1a3 7350 	sub.w	r3, r3, #54525952	; 0x3400000
200074f4:	2b00      	cmp	r3, #0
200074f6:	dd02      	ble.n	200074fe <__ulp+0x1a>
200074f8:	4619      	mov	r1, r3
200074fa:	2000      	movs	r0, #0
200074fc:	4770      	bx	lr
200074fe:	425b      	negs	r3, r3
20007500:	151b      	asrs	r3, r3, #20
20007502:	2b13      	cmp	r3, #19
20007504:	dd0e      	ble.n	20007524 <__ulp+0x40>
20007506:	3b14      	subs	r3, #20
20007508:	2b1e      	cmp	r3, #30
2000750a:	dd03      	ble.n	20007514 <__ulp+0x30>
2000750c:	2301      	movs	r3, #1
2000750e:	2100      	movs	r1, #0
20007510:	4618      	mov	r0, r3
20007512:	4770      	bx	lr
20007514:	2201      	movs	r2, #1
20007516:	f1c3 031f 	rsb	r3, r3, #31
2000751a:	2100      	movs	r1, #0
2000751c:	fa12 f303 	lsls.w	r3, r2, r3
20007520:	4618      	mov	r0, r3
20007522:	4770      	bx	lr
20007524:	f44f 2200 	mov.w	r2, #524288	; 0x80000
20007528:	2000      	movs	r0, #0
2000752a:	fa52 f103 	asrs.w	r1, r2, r3
2000752e:	4770      	bx	lr

20007530 <__b2d>:
20007530:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
20007534:	6904      	ldr	r4, [r0, #16]
20007536:	f100 0614 	add.w	r6, r0, #20
2000753a:	460f      	mov	r7, r1
2000753c:	3404      	adds	r4, #4
2000753e:	f850 5024 	ldr.w	r5, [r0, r4, lsl #2]
20007542:	eb00 0484 	add.w	r4, r0, r4, lsl #2
20007546:	46a0      	mov	r8, r4
20007548:	4628      	mov	r0, r5
2000754a:	f7ff ff59 	bl	20007400 <__hi0bits>
2000754e:	280a      	cmp	r0, #10
20007550:	f1c0 0320 	rsb	r3, r0, #32
20007554:	603b      	str	r3, [r7, #0]
20007556:	dc14      	bgt.n	20007582 <__b2d+0x52>
20007558:	42a6      	cmp	r6, r4
2000755a:	f1c0 030b 	rsb	r3, r0, #11
2000755e:	d237      	bcs.n	200075d0 <__b2d+0xa0>
20007560:	f854 1c04 	ldr.w	r1, [r4, #-4]
20007564:	40d9      	lsrs	r1, r3
20007566:	fa25 fc03 	lsr.w	ip, r5, r3
2000756a:	3015      	adds	r0, #21
2000756c:	f04c 537e 	orr.w	r3, ip, #1065353216	; 0x3f800000
20007570:	4085      	lsls	r5, r0
20007572:	f443 03e0 	orr.w	r3, r3, #7340032	; 0x700000
20007576:	ea41 0205 	orr.w	r2, r1, r5
2000757a:	4610      	mov	r0, r2
2000757c:	4619      	mov	r1, r3
2000757e:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
20007582:	42a6      	cmp	r6, r4
20007584:	d320      	bcc.n	200075c8 <__b2d+0x98>
20007586:	2100      	movs	r1, #0
20007588:	380b      	subs	r0, #11
2000758a:	bf02      	ittt	eq
2000758c:	f045 537e 	orreq.w	r3, r5, #1065353216	; 0x3f800000
20007590:	460a      	moveq	r2, r1
20007592:	f443 03e0 	orreq.w	r3, r3, #7340032	; 0x700000
20007596:	d0f0      	beq.n	2000757a <__b2d+0x4a>
20007598:	42b4      	cmp	r4, r6
2000759a:	f1c0 0320 	rsb	r3, r0, #32
2000759e:	d919      	bls.n	200075d4 <__b2d+0xa4>
200075a0:	f854 4c04 	ldr.w	r4, [r4, #-4]
200075a4:	40dc      	lsrs	r4, r3
200075a6:	4085      	lsls	r5, r0
200075a8:	fa21 fc03 	lsr.w	ip, r1, r3
200075ac:	f045 557e 	orr.w	r5, r5, #1065353216	; 0x3f800000
200075b0:	fa11 f000 	lsls.w	r0, r1, r0
200075b4:	f445 05e0 	orr.w	r5, r5, #7340032	; 0x700000
200075b8:	ea44 0200 	orr.w	r2, r4, r0
200075bc:	ea45 030c 	orr.w	r3, r5, ip
200075c0:	4610      	mov	r0, r2
200075c2:	4619      	mov	r1, r3
200075c4:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
200075c8:	f854 1c04 	ldr.w	r1, [r4, #-4]
200075cc:	3c04      	subs	r4, #4
200075ce:	e7db      	b.n	20007588 <__b2d+0x58>
200075d0:	2100      	movs	r1, #0
200075d2:	e7c8      	b.n	20007566 <__b2d+0x36>
200075d4:	2400      	movs	r4, #0
200075d6:	e7e6      	b.n	200075a6 <__b2d+0x76>

200075d8 <__ratio>:
200075d8:	e92d 43f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, lr}
200075dc:	b083      	sub	sp, #12
200075de:	460e      	mov	r6, r1
200075e0:	a901      	add	r1, sp, #4
200075e2:	4607      	mov	r7, r0
200075e4:	f7ff ffa4 	bl	20007530 <__b2d>
200075e8:	460d      	mov	r5, r1
200075ea:	4604      	mov	r4, r0
200075ec:	4669      	mov	r1, sp
200075ee:	4630      	mov	r0, r6
200075f0:	f7ff ff9e 	bl	20007530 <__b2d>
200075f4:	f8dd c004 	ldr.w	ip, [sp, #4]
200075f8:	46a9      	mov	r9, r5
200075fa:	46a0      	mov	r8, r4
200075fc:	460b      	mov	r3, r1
200075fe:	4602      	mov	r2, r0
20007600:	6931      	ldr	r1, [r6, #16]
20007602:	4616      	mov	r6, r2
20007604:	6938      	ldr	r0, [r7, #16]
20007606:	461f      	mov	r7, r3
20007608:	1a40      	subs	r0, r0, r1
2000760a:	9900      	ldr	r1, [sp, #0]
2000760c:	ebc1 010c 	rsb	r1, r1, ip
20007610:	eb01 1140 	add.w	r1, r1, r0, lsl #5
20007614:	2900      	cmp	r1, #0
20007616:	bfc9      	itett	gt
20007618:	eb05 5901 	addgt.w	r9, r5, r1, lsl #20
2000761c:	eba3 5701 	suble.w	r7, r3, r1, lsl #20
20007620:	4624      	movgt	r4, r4
20007622:	464d      	movgt	r5, r9
20007624:	bfdc      	itt	le
20007626:	4612      	movle	r2, r2
20007628:	463b      	movle	r3, r7
2000762a:	4620      	mov	r0, r4
2000762c:	4629      	mov	r1, r5
2000762e:	f7fb fe09 	bl	20003244 <__aeabi_ddiv>
20007632:	b003      	add	sp, #12
20007634:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}

20007638 <_mprec_log10>:
20007638:	2817      	cmp	r0, #23
2000763a:	b510      	push	{r4, lr}
2000763c:	4604      	mov	r4, r0
2000763e:	dd0e      	ble.n	2000765e <_mprec_log10+0x26>
20007640:	f240 0100 	movw	r1, #0
20007644:	2000      	movs	r0, #0
20007646:	f6c3 71f0 	movt	r1, #16368	; 0x3ff0
2000764a:	f240 0300 	movw	r3, #0
2000764e:	2200      	movs	r2, #0
20007650:	f2c4 0324 	movt	r3, #16420	; 0x4024
20007654:	f7fb fccc 	bl	20002ff0 <__aeabi_dmul>
20007658:	3c01      	subs	r4, #1
2000765a:	d1f6      	bne.n	2000764a <_mprec_log10+0x12>
2000765c:	bd10      	pop	{r4, pc}
2000765e:	f249 5310 	movw	r3, #38160	; 0x9510
20007662:	f2c2 0300 	movt	r3, #8192	; 0x2000
20007666:	eb03 03c0 	add.w	r3, r3, r0, lsl #3
2000766a:	e9d3 0100 	ldrd	r0, r1, [r3]
2000766e:	bd10      	pop	{r4, pc}

20007670 <__copybits>:
20007670:	6913      	ldr	r3, [r2, #16]
20007672:	3901      	subs	r1, #1
20007674:	f102 0c14 	add.w	ip, r2, #20
20007678:	b410      	push	{r4}
2000767a:	eb02 0283 	add.w	r2, r2, r3, lsl #2
2000767e:	114c      	asrs	r4, r1, #5
20007680:	3214      	adds	r2, #20
20007682:	3401      	adds	r4, #1
20007684:	4594      	cmp	ip, r2
20007686:	eb00 0484 	add.w	r4, r0, r4, lsl #2
2000768a:	d20f      	bcs.n	200076ac <__copybits+0x3c>
2000768c:	2300      	movs	r3, #0
2000768e:	f85c 1003 	ldr.w	r1, [ip, r3]
20007692:	50c1      	str	r1, [r0, r3]
20007694:	3304      	adds	r3, #4
20007696:	eb03 010c 	add.w	r1, r3, ip
2000769a:	428a      	cmp	r2, r1
2000769c:	d8f7      	bhi.n	2000768e <__copybits+0x1e>
2000769e:	ea6f 0c0c 	mvn.w	ip, ip
200076a2:	4462      	add	r2, ip
200076a4:	f022 0203 	bic.w	r2, r2, #3
200076a8:	3204      	adds	r2, #4
200076aa:	1880      	adds	r0, r0, r2
200076ac:	4284      	cmp	r4, r0
200076ae:	d904      	bls.n	200076ba <__copybits+0x4a>
200076b0:	2300      	movs	r3, #0
200076b2:	f840 3b04 	str.w	r3, [r0], #4
200076b6:	4284      	cmp	r4, r0
200076b8:	d8fb      	bhi.n	200076b2 <__copybits+0x42>
200076ba:	bc10      	pop	{r4}
200076bc:	4770      	bx	lr
200076be:	bf00      	nop

200076c0 <__any_on>:
200076c0:	6902      	ldr	r2, [r0, #16]
200076c2:	114b      	asrs	r3, r1, #5
200076c4:	429a      	cmp	r2, r3
200076c6:	db10      	blt.n	200076ea <__any_on+0x2a>
200076c8:	dd0e      	ble.n	200076e8 <__any_on+0x28>
200076ca:	f011 011f 	ands.w	r1, r1, #31
200076ce:	d00b      	beq.n	200076e8 <__any_on+0x28>
200076d0:	461a      	mov	r2, r3
200076d2:	eb00 0383 	add.w	r3, r0, r3, lsl #2
200076d6:	695b      	ldr	r3, [r3, #20]
200076d8:	fa23 fc01 	lsr.w	ip, r3, r1
200076dc:	fa0c f101 	lsl.w	r1, ip, r1
200076e0:	4299      	cmp	r1, r3
200076e2:	d002      	beq.n	200076ea <__any_on+0x2a>
200076e4:	2001      	movs	r0, #1
200076e6:	4770      	bx	lr
200076e8:	461a      	mov	r2, r3
200076ea:	3204      	adds	r2, #4
200076ec:	f100 0114 	add.w	r1, r0, #20
200076f0:	eb00 0382 	add.w	r3, r0, r2, lsl #2
200076f4:	f103 0c04 	add.w	ip, r3, #4
200076f8:	4561      	cmp	r1, ip
200076fa:	d20b      	bcs.n	20007714 <__any_on+0x54>
200076fc:	f850 2022 	ldr.w	r2, [r0, r2, lsl #2]
20007700:	2a00      	cmp	r2, #0
20007702:	d1ef      	bne.n	200076e4 <__any_on+0x24>
20007704:	4299      	cmp	r1, r3
20007706:	d205      	bcs.n	20007714 <__any_on+0x54>
20007708:	f853 2d04 	ldr.w	r2, [r3, #-4]!
2000770c:	2a00      	cmp	r2, #0
2000770e:	d1e9      	bne.n	200076e4 <__any_on+0x24>
20007710:	4299      	cmp	r1, r3
20007712:	d3f9      	bcc.n	20007708 <__any_on+0x48>
20007714:	2000      	movs	r0, #0
20007716:	4770      	bx	lr

20007718 <_Bfree>:
20007718:	b530      	push	{r4, r5, lr}
2000771a:	6a45      	ldr	r5, [r0, #36]	; 0x24
2000771c:	b083      	sub	sp, #12
2000771e:	4604      	mov	r4, r0
20007720:	b155      	cbz	r5, 20007738 <_Bfree+0x20>
20007722:	b139      	cbz	r1, 20007734 <_Bfree+0x1c>
20007724:	6a63      	ldr	r3, [r4, #36]	; 0x24
20007726:	684a      	ldr	r2, [r1, #4]
20007728:	68db      	ldr	r3, [r3, #12]
2000772a:	f853 0022 	ldr.w	r0, [r3, r2, lsl #2]
2000772e:	6008      	str	r0, [r1, #0]
20007730:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
20007734:	b003      	add	sp, #12
20007736:	bd30      	pop	{r4, r5, pc}
20007738:	2010      	movs	r0, #16
2000773a:	9101      	str	r1, [sp, #4]
2000773c:	f7fb fe9a 	bl	20003474 <malloc>
20007740:	9901      	ldr	r1, [sp, #4]
20007742:	6260      	str	r0, [r4, #36]	; 0x24
20007744:	60c5      	str	r5, [r0, #12]
20007746:	6045      	str	r5, [r0, #4]
20007748:	6085      	str	r5, [r0, #8]
2000774a:	6005      	str	r5, [r0, #0]
2000774c:	e7e9      	b.n	20007722 <_Bfree+0xa>
2000774e:	bf00      	nop

20007750 <_Balloc>:
20007750:	b570      	push	{r4, r5, r6, lr}
20007752:	6a44      	ldr	r4, [r0, #36]	; 0x24
20007754:	4606      	mov	r6, r0
20007756:	460d      	mov	r5, r1
20007758:	b164      	cbz	r4, 20007774 <_Balloc+0x24>
2000775a:	68e2      	ldr	r2, [r4, #12]
2000775c:	b1a2      	cbz	r2, 20007788 <_Balloc+0x38>
2000775e:	f852 3025 	ldr.w	r3, [r2, r5, lsl #2]
20007762:	b1eb      	cbz	r3, 200077a0 <_Balloc+0x50>
20007764:	6819      	ldr	r1, [r3, #0]
20007766:	f842 1025 	str.w	r1, [r2, r5, lsl #2]
2000776a:	2200      	movs	r2, #0
2000776c:	60da      	str	r2, [r3, #12]
2000776e:	611a      	str	r2, [r3, #16]
20007770:	4618      	mov	r0, r3
20007772:	bd70      	pop	{r4, r5, r6, pc}
20007774:	2010      	movs	r0, #16
20007776:	f7fb fe7d 	bl	20003474 <malloc>
2000777a:	2300      	movs	r3, #0
2000777c:	4604      	mov	r4, r0
2000777e:	6270      	str	r0, [r6, #36]	; 0x24
20007780:	60c3      	str	r3, [r0, #12]
20007782:	6043      	str	r3, [r0, #4]
20007784:	6083      	str	r3, [r0, #8]
20007786:	6003      	str	r3, [r0, #0]
20007788:	2210      	movs	r2, #16
2000778a:	4630      	mov	r0, r6
2000778c:	2104      	movs	r1, #4
2000778e:	f000 fe13 	bl	200083b8 <_calloc_r>
20007792:	6a73      	ldr	r3, [r6, #36]	; 0x24
20007794:	60e0      	str	r0, [r4, #12]
20007796:	68da      	ldr	r2, [r3, #12]
20007798:	2a00      	cmp	r2, #0
2000779a:	d1e0      	bne.n	2000775e <_Balloc+0xe>
2000779c:	4613      	mov	r3, r2
2000779e:	e7e7      	b.n	20007770 <_Balloc+0x20>
200077a0:	2401      	movs	r4, #1
200077a2:	4630      	mov	r0, r6
200077a4:	4621      	mov	r1, r4
200077a6:	40ac      	lsls	r4, r5
200077a8:	1d62      	adds	r2, r4, #5
200077aa:	0092      	lsls	r2, r2, #2
200077ac:	f000 fe04 	bl	200083b8 <_calloc_r>
200077b0:	4603      	mov	r3, r0
200077b2:	2800      	cmp	r0, #0
200077b4:	d0dc      	beq.n	20007770 <_Balloc+0x20>
200077b6:	6045      	str	r5, [r0, #4]
200077b8:	6084      	str	r4, [r0, #8]
200077ba:	e7d6      	b.n	2000776a <_Balloc+0x1a>

200077bc <__d2b>:
200077bc:	e92d 45f0 	stmdb	sp!, {r4, r5, r6, r7, r8, sl, lr}
200077c0:	b083      	sub	sp, #12
200077c2:	2101      	movs	r1, #1
200077c4:	461d      	mov	r5, r3
200077c6:	4614      	mov	r4, r2
200077c8:	9f0a      	ldr	r7, [sp, #40]	; 0x28
200077ca:	9e0b      	ldr	r6, [sp, #44]	; 0x2c
200077cc:	f7ff ffc0 	bl	20007750 <_Balloc>
200077d0:	f025 4200 	bic.w	r2, r5, #2147483648	; 0x80000000
200077d4:	f025 437f 	bic.w	r3, r5, #4278190080	; 0xff000000
200077d8:	f423 0370 	bic.w	r3, r3, #15728640	; 0xf00000
200077dc:	4615      	mov	r5, r2
200077de:	ea5f 5a12 	movs.w	sl, r2, lsr #20
200077e2:	9300      	str	r3, [sp, #0]
200077e4:	bf1c      	itt	ne
200077e6:	f443 1380 	orrne.w	r3, r3, #1048576	; 0x100000
200077ea:	9300      	strne	r3, [sp, #0]
200077ec:	4680      	mov	r8, r0
200077ee:	2c00      	cmp	r4, #0
200077f0:	d023      	beq.n	2000783a <__d2b+0x7e>
200077f2:	a802      	add	r0, sp, #8
200077f4:	f840 4d04 	str.w	r4, [r0, #-4]!
200077f8:	f7ff fe22 	bl	20007440 <__lo0bits>
200077fc:	4603      	mov	r3, r0
200077fe:	2800      	cmp	r0, #0
20007800:	d137      	bne.n	20007872 <__d2b+0xb6>
20007802:	9901      	ldr	r1, [sp, #4]
20007804:	9a00      	ldr	r2, [sp, #0]
20007806:	f8c8 1014 	str.w	r1, [r8, #20]
2000780a:	2a00      	cmp	r2, #0
2000780c:	bf14      	ite	ne
2000780e:	2402      	movne	r4, #2
20007810:	2401      	moveq	r4, #1
20007812:	f8c8 2018 	str.w	r2, [r8, #24]
20007816:	f8c8 4010 	str.w	r4, [r8, #16]
2000781a:	f1ba 0f00 	cmp.w	sl, #0
2000781e:	d01b      	beq.n	20007858 <__d2b+0x9c>
20007820:	f5aa 6a86 	sub.w	sl, sl, #1072	; 0x430
20007824:	f1c3 0235 	rsb	r2, r3, #53	; 0x35
20007828:	f1aa 0a03 	sub.w	sl, sl, #3
2000782c:	4453      	add	r3, sl
2000782e:	603b      	str	r3, [r7, #0]
20007830:	6032      	str	r2, [r6, #0]
20007832:	4640      	mov	r0, r8
20007834:	b003      	add	sp, #12
20007836:	e8bd 85f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, sl, pc}
2000783a:	4668      	mov	r0, sp
2000783c:	f7ff fe00 	bl	20007440 <__lo0bits>
20007840:	2301      	movs	r3, #1
20007842:	461c      	mov	r4, r3
20007844:	f8c8 3010 	str.w	r3, [r8, #16]
20007848:	9b00      	ldr	r3, [sp, #0]
2000784a:	f8c8 3014 	str.w	r3, [r8, #20]
2000784e:	f100 0320 	add.w	r3, r0, #32
20007852:	f1ba 0f00 	cmp.w	sl, #0
20007856:	d1e3      	bne.n	20007820 <__d2b+0x64>
20007858:	eb08 0284 	add.w	r2, r8, r4, lsl #2
2000785c:	f5a3 6386 	sub.w	r3, r3, #1072	; 0x430
20007860:	3b02      	subs	r3, #2
20007862:	603b      	str	r3, [r7, #0]
20007864:	6910      	ldr	r0, [r2, #16]
20007866:	f7ff fdcb 	bl	20007400 <__hi0bits>
2000786a:	ebc0 1044 	rsb	r0, r0, r4, lsl #5
2000786e:	6030      	str	r0, [r6, #0]
20007870:	e7df      	b.n	20007832 <__d2b+0x76>
20007872:	9a00      	ldr	r2, [sp, #0]
20007874:	f1c0 0120 	rsb	r1, r0, #32
20007878:	fa12 f101 	lsls.w	r1, r2, r1
2000787c:	40c2      	lsrs	r2, r0
2000787e:	9801      	ldr	r0, [sp, #4]
20007880:	4301      	orrs	r1, r0
20007882:	f8c8 1014 	str.w	r1, [r8, #20]
20007886:	9200      	str	r2, [sp, #0]
20007888:	e7bf      	b.n	2000780a <__d2b+0x4e>
2000788a:	bf00      	nop

2000788c <__mdiff>:
2000788c:	e92d 4ff8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, lr}
20007890:	6913      	ldr	r3, [r2, #16]
20007892:	690f      	ldr	r7, [r1, #16]
20007894:	460c      	mov	r4, r1
20007896:	4615      	mov	r5, r2
20007898:	1aff      	subs	r7, r7, r3
2000789a:	2f00      	cmp	r7, #0
2000789c:	d04f      	beq.n	2000793e <__mdiff+0xb2>
2000789e:	db6a      	blt.n	20007976 <__mdiff+0xea>
200078a0:	2700      	movs	r7, #0
200078a2:	f101 0614 	add.w	r6, r1, #20
200078a6:	6861      	ldr	r1, [r4, #4]
200078a8:	f7ff ff52 	bl	20007750 <_Balloc>
200078ac:	f8d5 8010 	ldr.w	r8, [r5, #16]
200078b0:	f8d4 c010 	ldr.w	ip, [r4, #16]
200078b4:	f105 0114 	add.w	r1, r5, #20
200078b8:	2200      	movs	r2, #0
200078ba:	eb05 0588 	add.w	r5, r5, r8, lsl #2
200078be:	eb04 048c 	add.w	r4, r4, ip, lsl #2
200078c2:	f105 0814 	add.w	r8, r5, #20
200078c6:	3414      	adds	r4, #20
200078c8:	f100 0314 	add.w	r3, r0, #20
200078cc:	60c7      	str	r7, [r0, #12]
200078ce:	f851 7b04 	ldr.w	r7, [r1], #4
200078d2:	f856 5b04 	ldr.w	r5, [r6], #4
200078d6:	46bb      	mov	fp, r7
200078d8:	fa1f fa87 	uxth.w	sl, r7
200078dc:	0c3f      	lsrs	r7, r7, #16
200078de:	fa1f f985 	uxth.w	r9, r5
200078e2:	ebc7 4715 	rsb	r7, r7, r5, lsr #16
200078e6:	ebca 0a09 	rsb	sl, sl, r9
200078ea:	4452      	add	r2, sl
200078ec:	eb07 4722 	add.w	r7, r7, r2, asr #16
200078f0:	b292      	uxth	r2, r2
200078f2:	ea42 4207 	orr.w	r2, r2, r7, lsl #16
200078f6:	f843 2b04 	str.w	r2, [r3], #4
200078fa:	143a      	asrs	r2, r7, #16
200078fc:	4588      	cmp	r8, r1
200078fe:	d8e6      	bhi.n	200078ce <__mdiff+0x42>
20007900:	42a6      	cmp	r6, r4
20007902:	d20e      	bcs.n	20007922 <__mdiff+0x96>
20007904:	f856 1b04 	ldr.w	r1, [r6], #4
20007908:	b28d      	uxth	r5, r1
2000790a:	0c09      	lsrs	r1, r1, #16
2000790c:	1952      	adds	r2, r2, r5
2000790e:	eb01 4122 	add.w	r1, r1, r2, asr #16
20007912:	b292      	uxth	r2, r2
20007914:	ea42 4201 	orr.w	r2, r2, r1, lsl #16
20007918:	f843 2b04 	str.w	r2, [r3], #4
2000791c:	140a      	asrs	r2, r1, #16
2000791e:	42b4      	cmp	r4, r6
20007920:	d8f0      	bhi.n	20007904 <__mdiff+0x78>
20007922:	f853 2c04 	ldr.w	r2, [r3, #-4]
20007926:	b932      	cbnz	r2, 20007936 <__mdiff+0xaa>
20007928:	f853 2c08 	ldr.w	r2, [r3, #-8]
2000792c:	f10c 3cff 	add.w	ip, ip, #4294967295
20007930:	3b04      	subs	r3, #4
20007932:	2a00      	cmp	r2, #0
20007934:	d0f8      	beq.n	20007928 <__mdiff+0x9c>
20007936:	f8c0 c010 	str.w	ip, [r0, #16]
2000793a:	e8bd 8ff8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, pc}
2000793e:	3304      	adds	r3, #4
20007940:	f101 0614 	add.w	r6, r1, #20
20007944:	009b      	lsls	r3, r3, #2
20007946:	18d2      	adds	r2, r2, r3
20007948:	18cb      	adds	r3, r1, r3
2000794a:	3304      	adds	r3, #4
2000794c:	3204      	adds	r2, #4
2000794e:	f853 cc04 	ldr.w	ip, [r3, #-4]
20007952:	3b04      	subs	r3, #4
20007954:	f852 1c04 	ldr.w	r1, [r2, #-4]
20007958:	3a04      	subs	r2, #4
2000795a:	458c      	cmp	ip, r1
2000795c:	d10a      	bne.n	20007974 <__mdiff+0xe8>
2000795e:	429e      	cmp	r6, r3
20007960:	d3f5      	bcc.n	2000794e <__mdiff+0xc2>
20007962:	2100      	movs	r1, #0
20007964:	f7ff fef4 	bl	20007750 <_Balloc>
20007968:	2301      	movs	r3, #1
2000796a:	6103      	str	r3, [r0, #16]
2000796c:	2300      	movs	r3, #0
2000796e:	6143      	str	r3, [r0, #20]
20007970:	e8bd 8ff8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, pc}
20007974:	d297      	bcs.n	200078a6 <__mdiff+0x1a>
20007976:	4623      	mov	r3, r4
20007978:	462c      	mov	r4, r5
2000797a:	2701      	movs	r7, #1
2000797c:	461d      	mov	r5, r3
2000797e:	f104 0614 	add.w	r6, r4, #20
20007982:	e790      	b.n	200078a6 <__mdiff+0x1a>

20007984 <__lshift>:
20007984:	e92d 45f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, sl, lr}
20007988:	690d      	ldr	r5, [r1, #16]
2000798a:	688b      	ldr	r3, [r1, #8]
2000798c:	1156      	asrs	r6, r2, #5
2000798e:	3501      	adds	r5, #1
20007990:	460c      	mov	r4, r1
20007992:	19ad      	adds	r5, r5, r6
20007994:	4690      	mov	r8, r2
20007996:	429d      	cmp	r5, r3
20007998:	4682      	mov	sl, r0
2000799a:	6849      	ldr	r1, [r1, #4]
2000799c:	dd03      	ble.n	200079a6 <__lshift+0x22>
2000799e:	005b      	lsls	r3, r3, #1
200079a0:	3101      	adds	r1, #1
200079a2:	429d      	cmp	r5, r3
200079a4:	dcfb      	bgt.n	2000799e <__lshift+0x1a>
200079a6:	4650      	mov	r0, sl
200079a8:	f7ff fed2 	bl	20007750 <_Balloc>
200079ac:	2e00      	cmp	r6, #0
200079ae:	4607      	mov	r7, r0
200079b0:	f100 0214 	add.w	r2, r0, #20
200079b4:	dd0a      	ble.n	200079cc <__lshift+0x48>
200079b6:	2300      	movs	r3, #0
200079b8:	4619      	mov	r1, r3
200079ba:	f842 1023 	str.w	r1, [r2, r3, lsl #2]
200079be:	3301      	adds	r3, #1
200079c0:	42b3      	cmp	r3, r6
200079c2:	d1fa      	bne.n	200079ba <__lshift+0x36>
200079c4:	eb07 0383 	add.w	r3, r7, r3, lsl #2
200079c8:	f103 0214 	add.w	r2, r3, #20
200079cc:	6920      	ldr	r0, [r4, #16]
200079ce:	f104 0314 	add.w	r3, r4, #20
200079d2:	eb04 0080 	add.w	r0, r4, r0, lsl #2
200079d6:	3014      	adds	r0, #20
200079d8:	f018 081f 	ands.w	r8, r8, #31
200079dc:	d01b      	beq.n	20007a16 <__lshift+0x92>
200079de:	f1c8 0e20 	rsb	lr, r8, #32
200079e2:	2100      	movs	r1, #0
200079e4:	681e      	ldr	r6, [r3, #0]
200079e6:	fa06 fc08 	lsl.w	ip, r6, r8
200079ea:	ea41 010c 	orr.w	r1, r1, ip
200079ee:	f842 1b04 	str.w	r1, [r2], #4
200079f2:	f853 1b04 	ldr.w	r1, [r3], #4
200079f6:	4298      	cmp	r0, r3
200079f8:	fa21 f10e 	lsr.w	r1, r1, lr
200079fc:	d8f2      	bhi.n	200079e4 <__lshift+0x60>
200079fe:	6011      	str	r1, [r2, #0]
20007a00:	b101      	cbz	r1, 20007a04 <__lshift+0x80>
20007a02:	3501      	adds	r5, #1
20007a04:	4650      	mov	r0, sl
20007a06:	3d01      	subs	r5, #1
20007a08:	4621      	mov	r1, r4
20007a0a:	613d      	str	r5, [r7, #16]
20007a0c:	f7ff fe84 	bl	20007718 <_Bfree>
20007a10:	4638      	mov	r0, r7
20007a12:	e8bd 85f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, sl, pc}
20007a16:	f853 1008 	ldr.w	r1, [r3, r8]
20007a1a:	f842 1008 	str.w	r1, [r2, r8]
20007a1e:	f108 0804 	add.w	r8, r8, #4
20007a22:	eb08 0103 	add.w	r1, r8, r3
20007a26:	4288      	cmp	r0, r1
20007a28:	d9ec      	bls.n	20007a04 <__lshift+0x80>
20007a2a:	f853 1008 	ldr.w	r1, [r3, r8]
20007a2e:	f842 1008 	str.w	r1, [r2, r8]
20007a32:	f108 0804 	add.w	r8, r8, #4
20007a36:	eb08 0103 	add.w	r1, r8, r3
20007a3a:	4288      	cmp	r0, r1
20007a3c:	d8eb      	bhi.n	20007a16 <__lshift+0x92>
20007a3e:	e7e1      	b.n	20007a04 <__lshift+0x80>

20007a40 <__multiply>:
20007a40:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
20007a44:	f8d1 8010 	ldr.w	r8, [r1, #16]
20007a48:	6917      	ldr	r7, [r2, #16]
20007a4a:	460d      	mov	r5, r1
20007a4c:	4616      	mov	r6, r2
20007a4e:	b087      	sub	sp, #28
20007a50:	45b8      	cmp	r8, r7
20007a52:	bfb5      	itete	lt
20007a54:	4615      	movlt	r5, r2
20007a56:	463b      	movge	r3, r7
20007a58:	460b      	movlt	r3, r1
20007a5a:	4647      	movge	r7, r8
20007a5c:	bfb4      	ite	lt
20007a5e:	461e      	movlt	r6, r3
20007a60:	4698      	movge	r8, r3
20007a62:	68ab      	ldr	r3, [r5, #8]
20007a64:	eb08 0407 	add.w	r4, r8, r7
20007a68:	6869      	ldr	r1, [r5, #4]
20007a6a:	429c      	cmp	r4, r3
20007a6c:	bfc8      	it	gt
20007a6e:	3101      	addgt	r1, #1
20007a70:	f7ff fe6e 	bl	20007750 <_Balloc>
20007a74:	eb00 0384 	add.w	r3, r0, r4, lsl #2
20007a78:	f100 0b14 	add.w	fp, r0, #20
20007a7c:	3314      	adds	r3, #20
20007a7e:	9003      	str	r0, [sp, #12]
20007a80:	459b      	cmp	fp, r3
20007a82:	9304      	str	r3, [sp, #16]
20007a84:	d206      	bcs.n	20007a94 <__multiply+0x54>
20007a86:	9904      	ldr	r1, [sp, #16]
20007a88:	465b      	mov	r3, fp
20007a8a:	2200      	movs	r2, #0
20007a8c:	f843 2b04 	str.w	r2, [r3], #4
20007a90:	4299      	cmp	r1, r3
20007a92:	d8fb      	bhi.n	20007a8c <__multiply+0x4c>
20007a94:	eb06 0888 	add.w	r8, r6, r8, lsl #2
20007a98:	f106 0914 	add.w	r9, r6, #20
20007a9c:	f108 0814 	add.w	r8, r8, #20
20007aa0:	eb05 0c87 	add.w	ip, r5, r7, lsl #2
20007aa4:	3514      	adds	r5, #20
20007aa6:	45c1      	cmp	r9, r8
20007aa8:	f8cd 8004 	str.w	r8, [sp, #4]
20007aac:	f10c 0c14 	add.w	ip, ip, #20
20007ab0:	9502      	str	r5, [sp, #8]
20007ab2:	d24b      	bcs.n	20007b4c <__multiply+0x10c>
20007ab4:	f04f 0a00 	mov.w	sl, #0
20007ab8:	9405      	str	r4, [sp, #20]
20007aba:	f859 400a 	ldr.w	r4, [r9, sl]
20007abe:	eb0a 080b 	add.w	r8, sl, fp
20007ac2:	b2a0      	uxth	r0, r4
20007ac4:	b1d8      	cbz	r0, 20007afe <__multiply+0xbe>
20007ac6:	9a02      	ldr	r2, [sp, #8]
20007ac8:	4643      	mov	r3, r8
20007aca:	2400      	movs	r4, #0
20007acc:	f852 5b04 	ldr.w	r5, [r2], #4
20007ad0:	6819      	ldr	r1, [r3, #0]
20007ad2:	b2af      	uxth	r7, r5
20007ad4:	0c2d      	lsrs	r5, r5, #16
20007ad6:	b28e      	uxth	r6, r1
20007ad8:	0c09      	lsrs	r1, r1, #16
20007ada:	fb00 6607 	mla	r6, r0, r7, r6
20007ade:	fb00 1105 	mla	r1, r0, r5, r1
20007ae2:	1936      	adds	r6, r6, r4
20007ae4:	eb01 4116 	add.w	r1, r1, r6, lsr #16
20007ae8:	b2b6      	uxth	r6, r6
20007aea:	0c0c      	lsrs	r4, r1, #16
20007aec:	4594      	cmp	ip, r2
20007aee:	ea46 4601 	orr.w	r6, r6, r1, lsl #16
20007af2:	f843 6b04 	str.w	r6, [r3], #4
20007af6:	d8e9      	bhi.n	20007acc <__multiply+0x8c>
20007af8:	601c      	str	r4, [r3, #0]
20007afa:	f859 400a 	ldr.w	r4, [r9, sl]
20007afe:	0c24      	lsrs	r4, r4, #16
20007b00:	d01c      	beq.n	20007b3c <__multiply+0xfc>
20007b02:	f85b 200a 	ldr.w	r2, [fp, sl]
20007b06:	4641      	mov	r1, r8
20007b08:	9b02      	ldr	r3, [sp, #8]
20007b0a:	2500      	movs	r5, #0
20007b0c:	4610      	mov	r0, r2
20007b0e:	881e      	ldrh	r6, [r3, #0]
20007b10:	b297      	uxth	r7, r2
20007b12:	fb06 5504 	mla	r5, r6, r4, r5
20007b16:	eb05 4510 	add.w	r5, r5, r0, lsr #16
20007b1a:	ea47 4705 	orr.w	r7, r7, r5, lsl #16
20007b1e:	600f      	str	r7, [r1, #0]
20007b20:	f851 0f04 	ldr.w	r0, [r1, #4]!
20007b24:	f853 2b04 	ldr.w	r2, [r3], #4
20007b28:	b286      	uxth	r6, r0
20007b2a:	0c12      	lsrs	r2, r2, #16
20007b2c:	fb02 6204 	mla	r2, r2, r4, r6
20007b30:	eb02 4215 	add.w	r2, r2, r5, lsr #16
20007b34:	0c15      	lsrs	r5, r2, #16
20007b36:	459c      	cmp	ip, r3
20007b38:	d8e9      	bhi.n	20007b0e <__multiply+0xce>
20007b3a:	600a      	str	r2, [r1, #0]
20007b3c:	f10a 0a04 	add.w	sl, sl, #4
20007b40:	9a01      	ldr	r2, [sp, #4]
20007b42:	eb0a 0309 	add.w	r3, sl, r9
20007b46:	429a      	cmp	r2, r3
20007b48:	d8b7      	bhi.n	20007aba <__multiply+0x7a>
20007b4a:	9c05      	ldr	r4, [sp, #20]
20007b4c:	2c00      	cmp	r4, #0
20007b4e:	dd0b      	ble.n	20007b68 <__multiply+0x128>
20007b50:	9a04      	ldr	r2, [sp, #16]
20007b52:	f852 3c04 	ldr.w	r3, [r2, #-4]
20007b56:	b93b      	cbnz	r3, 20007b68 <__multiply+0x128>
20007b58:	4613      	mov	r3, r2
20007b5a:	e003      	b.n	20007b64 <__multiply+0x124>
20007b5c:	f853 2c08 	ldr.w	r2, [r3, #-8]
20007b60:	3b04      	subs	r3, #4
20007b62:	b90a      	cbnz	r2, 20007b68 <__multiply+0x128>
20007b64:	3c01      	subs	r4, #1
20007b66:	d1f9      	bne.n	20007b5c <__multiply+0x11c>
20007b68:	9b03      	ldr	r3, [sp, #12]
20007b6a:	4618      	mov	r0, r3
20007b6c:	611c      	str	r4, [r3, #16]
20007b6e:	b007      	add	sp, #28
20007b70:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}

20007b74 <__i2b>:
20007b74:	b510      	push	{r4, lr}
20007b76:	460c      	mov	r4, r1
20007b78:	2101      	movs	r1, #1
20007b7a:	f7ff fde9 	bl	20007750 <_Balloc>
20007b7e:	2201      	movs	r2, #1
20007b80:	6144      	str	r4, [r0, #20]
20007b82:	6102      	str	r2, [r0, #16]
20007b84:	bd10      	pop	{r4, pc}
20007b86:	bf00      	nop

20007b88 <__multadd>:
20007b88:	e92d 45f0 	stmdb	sp!, {r4, r5, r6, r7, r8, sl, lr}
20007b8c:	460d      	mov	r5, r1
20007b8e:	2100      	movs	r1, #0
20007b90:	4606      	mov	r6, r0
20007b92:	692c      	ldr	r4, [r5, #16]
20007b94:	b083      	sub	sp, #12
20007b96:	f105 0814 	add.w	r8, r5, #20
20007b9a:	4608      	mov	r0, r1
20007b9c:	f858 7001 	ldr.w	r7, [r8, r1]
20007ba0:	3001      	adds	r0, #1
20007ba2:	fa1f fa87 	uxth.w	sl, r7
20007ba6:	ea4f 4c17 	mov.w	ip, r7, lsr #16
20007baa:	fb0a 3302 	mla	r3, sl, r2, r3
20007bae:	fb0c fc02 	mul.w	ip, ip, r2
20007bb2:	eb0c 4c13 	add.w	ip, ip, r3, lsr #16
20007bb6:	b29b      	uxth	r3, r3
20007bb8:	eb03 430c 	add.w	r3, r3, ip, lsl #16
20007bbc:	f848 3001 	str.w	r3, [r8, r1]
20007bc0:	3104      	adds	r1, #4
20007bc2:	4284      	cmp	r4, r0
20007bc4:	ea4f 431c 	mov.w	r3, ip, lsr #16
20007bc8:	dce8      	bgt.n	20007b9c <__multadd+0x14>
20007bca:	b13b      	cbz	r3, 20007bdc <__multadd+0x54>
20007bcc:	68aa      	ldr	r2, [r5, #8]
20007bce:	4294      	cmp	r4, r2
20007bd0:	da08      	bge.n	20007be4 <__multadd+0x5c>
20007bd2:	eb05 0284 	add.w	r2, r5, r4, lsl #2
20007bd6:	3401      	adds	r4, #1
20007bd8:	612c      	str	r4, [r5, #16]
20007bda:	6153      	str	r3, [r2, #20]
20007bdc:	4628      	mov	r0, r5
20007bde:	b003      	add	sp, #12
20007be0:	e8bd 85f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, sl, pc}
20007be4:	6869      	ldr	r1, [r5, #4]
20007be6:	4630      	mov	r0, r6
20007be8:	9301      	str	r3, [sp, #4]
20007bea:	3101      	adds	r1, #1
20007bec:	f7ff fdb0 	bl	20007750 <_Balloc>
20007bf0:	692a      	ldr	r2, [r5, #16]
20007bf2:	f105 010c 	add.w	r1, r5, #12
20007bf6:	3202      	adds	r2, #2
20007bf8:	0092      	lsls	r2, r2, #2
20007bfa:	4607      	mov	r7, r0
20007bfc:	300c      	adds	r0, #12
20007bfe:	f7fb ff13 	bl	20003a28 <memcpy>
20007c02:	4629      	mov	r1, r5
20007c04:	4630      	mov	r0, r6
20007c06:	463d      	mov	r5, r7
20007c08:	f7ff fd86 	bl	20007718 <_Bfree>
20007c0c:	9b01      	ldr	r3, [sp, #4]
20007c0e:	e7e0      	b.n	20007bd2 <__multadd+0x4a>

20007c10 <__pow5mult>:
20007c10:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
20007c14:	4615      	mov	r5, r2
20007c16:	f012 0203 	ands.w	r2, r2, #3
20007c1a:	4604      	mov	r4, r0
20007c1c:	4688      	mov	r8, r1
20007c1e:	d12c      	bne.n	20007c7a <__pow5mult+0x6a>
20007c20:	10ad      	asrs	r5, r5, #2
20007c22:	d01e      	beq.n	20007c62 <__pow5mult+0x52>
20007c24:	6a66      	ldr	r6, [r4, #36]	; 0x24
20007c26:	2e00      	cmp	r6, #0
20007c28:	d034      	beq.n	20007c94 <__pow5mult+0x84>
20007c2a:	68b7      	ldr	r7, [r6, #8]
20007c2c:	2f00      	cmp	r7, #0
20007c2e:	d03b      	beq.n	20007ca8 <__pow5mult+0x98>
20007c30:	f015 0f01 	tst.w	r5, #1
20007c34:	d108      	bne.n	20007c48 <__pow5mult+0x38>
20007c36:	106d      	asrs	r5, r5, #1
20007c38:	d013      	beq.n	20007c62 <__pow5mult+0x52>
20007c3a:	683e      	ldr	r6, [r7, #0]
20007c3c:	b1a6      	cbz	r6, 20007c68 <__pow5mult+0x58>
20007c3e:	4630      	mov	r0, r6
20007c40:	4607      	mov	r7, r0
20007c42:	f015 0f01 	tst.w	r5, #1
20007c46:	d0f6      	beq.n	20007c36 <__pow5mult+0x26>
20007c48:	4641      	mov	r1, r8
20007c4a:	463a      	mov	r2, r7
20007c4c:	4620      	mov	r0, r4
20007c4e:	f7ff fef7 	bl	20007a40 <__multiply>
20007c52:	4641      	mov	r1, r8
20007c54:	4606      	mov	r6, r0
20007c56:	4620      	mov	r0, r4
20007c58:	f7ff fd5e 	bl	20007718 <_Bfree>
20007c5c:	106d      	asrs	r5, r5, #1
20007c5e:	46b0      	mov	r8, r6
20007c60:	d1eb      	bne.n	20007c3a <__pow5mult+0x2a>
20007c62:	4640      	mov	r0, r8
20007c64:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
20007c68:	4639      	mov	r1, r7
20007c6a:	463a      	mov	r2, r7
20007c6c:	4620      	mov	r0, r4
20007c6e:	f7ff fee7 	bl	20007a40 <__multiply>
20007c72:	6038      	str	r0, [r7, #0]
20007c74:	4607      	mov	r7, r0
20007c76:	6006      	str	r6, [r0, #0]
20007c78:	e7e3      	b.n	20007c42 <__pow5mult+0x32>
20007c7a:	f249 5c10 	movw	ip, #38160	; 0x9510
20007c7e:	2300      	movs	r3, #0
20007c80:	f2c2 0c00 	movt	ip, #8192	; 0x2000
20007c84:	eb0c 0282 	add.w	r2, ip, r2, lsl #2
20007c88:	f8d2 20c4 	ldr.w	r2, [r2, #196]	; 0xc4
20007c8c:	f7ff ff7c 	bl	20007b88 <__multadd>
20007c90:	4680      	mov	r8, r0
20007c92:	e7c5      	b.n	20007c20 <__pow5mult+0x10>
20007c94:	2010      	movs	r0, #16
20007c96:	f7fb fbed 	bl	20003474 <malloc>
20007c9a:	2300      	movs	r3, #0
20007c9c:	4606      	mov	r6, r0
20007c9e:	6260      	str	r0, [r4, #36]	; 0x24
20007ca0:	60c3      	str	r3, [r0, #12]
20007ca2:	6043      	str	r3, [r0, #4]
20007ca4:	6083      	str	r3, [r0, #8]
20007ca6:	6003      	str	r3, [r0, #0]
20007ca8:	4620      	mov	r0, r4
20007caa:	f240 2171 	movw	r1, #625	; 0x271
20007cae:	f7ff ff61 	bl	20007b74 <__i2b>
20007cb2:	2300      	movs	r3, #0
20007cb4:	60b0      	str	r0, [r6, #8]
20007cb6:	4607      	mov	r7, r0
20007cb8:	6003      	str	r3, [r0, #0]
20007cba:	e7b9      	b.n	20007c30 <__pow5mult+0x20>

20007cbc <__s2b>:
20007cbc:	e92d 45f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, sl, lr}
20007cc0:	461e      	mov	r6, r3
20007cc2:	f648 6339 	movw	r3, #36409	; 0x8e39
20007cc6:	f106 0c08 	add.w	ip, r6, #8
20007cca:	f6c3 03e3 	movt	r3, #14563	; 0x38e3
20007cce:	4688      	mov	r8, r1
20007cd0:	4605      	mov	r5, r0
20007cd2:	4617      	mov	r7, r2
20007cd4:	fb83 130c 	smull	r1, r3, r3, ip
20007cd8:	ea4f 7cec 	mov.w	ip, ip, asr #31
20007cdc:	ebcc 0c63 	rsb	ip, ip, r3, asr #1
20007ce0:	f1bc 0f01 	cmp.w	ip, #1
20007ce4:	dd35      	ble.n	20007d52 <__s2b+0x96>
20007ce6:	2100      	movs	r1, #0
20007ce8:	2201      	movs	r2, #1
20007cea:	0052      	lsls	r2, r2, #1
20007cec:	3101      	adds	r1, #1
20007cee:	4594      	cmp	ip, r2
20007cf0:	dcfb      	bgt.n	20007cea <__s2b+0x2e>
20007cf2:	4628      	mov	r0, r5
20007cf4:	f7ff fd2c 	bl	20007750 <_Balloc>
20007cf8:	9b08      	ldr	r3, [sp, #32]
20007cfa:	6143      	str	r3, [r0, #20]
20007cfc:	2301      	movs	r3, #1
20007cfe:	2f09      	cmp	r7, #9
20007d00:	6103      	str	r3, [r0, #16]
20007d02:	dd22      	ble.n	20007d4a <__s2b+0x8e>
20007d04:	f108 0a09 	add.w	sl, r8, #9
20007d08:	2409      	movs	r4, #9
20007d0a:	f818 3004 	ldrb.w	r3, [r8, r4]
20007d0e:	4601      	mov	r1, r0
20007d10:	220a      	movs	r2, #10
20007d12:	3401      	adds	r4, #1
20007d14:	3b30      	subs	r3, #48	; 0x30
20007d16:	4628      	mov	r0, r5
20007d18:	f7ff ff36 	bl	20007b88 <__multadd>
20007d1c:	42a7      	cmp	r7, r4
20007d1e:	dcf4      	bgt.n	20007d0a <__s2b+0x4e>
20007d20:	eb0a 0807 	add.w	r8, sl, r7
20007d24:	f1a8 0808 	sub.w	r8, r8, #8
20007d28:	42be      	cmp	r6, r7
20007d2a:	dd0c      	ble.n	20007d46 <__s2b+0x8a>
20007d2c:	2400      	movs	r4, #0
20007d2e:	f818 3004 	ldrb.w	r3, [r8, r4]
20007d32:	4601      	mov	r1, r0
20007d34:	3401      	adds	r4, #1
20007d36:	220a      	movs	r2, #10
20007d38:	3b30      	subs	r3, #48	; 0x30
20007d3a:	4628      	mov	r0, r5
20007d3c:	f7ff ff24 	bl	20007b88 <__multadd>
20007d40:	19e3      	adds	r3, r4, r7
20007d42:	429e      	cmp	r6, r3
20007d44:	dcf3      	bgt.n	20007d2e <__s2b+0x72>
20007d46:	e8bd 85f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, sl, pc}
20007d4a:	f108 080a 	add.w	r8, r8, #10
20007d4e:	2709      	movs	r7, #9
20007d50:	e7ea      	b.n	20007d28 <__s2b+0x6c>
20007d52:	2100      	movs	r1, #0
20007d54:	e7cd      	b.n	20007cf2 <__s2b+0x36>
20007d56:	bf00      	nop

20007d58 <_realloc_r>:
20007d58:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
20007d5c:	4691      	mov	r9, r2
20007d5e:	b083      	sub	sp, #12
20007d60:	4607      	mov	r7, r0
20007d62:	460e      	mov	r6, r1
20007d64:	2900      	cmp	r1, #0
20007d66:	f000 813a 	beq.w	20007fde <_realloc_r+0x286>
20007d6a:	f1a1 0808 	sub.w	r8, r1, #8
20007d6e:	f109 040b 	add.w	r4, r9, #11
20007d72:	f7fb ff8b 	bl	20003c8c <__malloc_lock>
20007d76:	2c16      	cmp	r4, #22
20007d78:	f8d8 1004 	ldr.w	r1, [r8, #4]
20007d7c:	460b      	mov	r3, r1
20007d7e:	f200 80a0 	bhi.w	20007ec2 <_realloc_r+0x16a>
20007d82:	2210      	movs	r2, #16
20007d84:	2500      	movs	r5, #0
20007d86:	4614      	mov	r4, r2
20007d88:	454c      	cmp	r4, r9
20007d8a:	bf38      	it	cc
20007d8c:	f045 0501 	orrcc.w	r5, r5, #1
20007d90:	2d00      	cmp	r5, #0
20007d92:	f040 812a 	bne.w	20007fea <_realloc_r+0x292>
20007d96:	f021 0a03 	bic.w	sl, r1, #3
20007d9a:	4592      	cmp	sl, r2
20007d9c:	bfa2      	ittt	ge
20007d9e:	4640      	movge	r0, r8
20007da0:	4655      	movge	r5, sl
20007da2:	f108 0808 	addge.w	r8, r8, #8
20007da6:	da75      	bge.n	20007e94 <_realloc_r+0x13c>
20007da8:	f249 7380 	movw	r3, #38784	; 0x9780
20007dac:	eb08 000a 	add.w	r0, r8, sl
20007db0:	f2c2 0300 	movt	r3, #8192	; 0x2000
20007db4:	f8d3 e008 	ldr.w	lr, [r3, #8]
20007db8:	4586      	cmp	lr, r0
20007dba:	f000 811a 	beq.w	20007ff2 <_realloc_r+0x29a>
20007dbe:	f8d0 c004 	ldr.w	ip, [r0, #4]
20007dc2:	f02c 0b01 	bic.w	fp, ip, #1
20007dc6:	4483      	add	fp, r0
20007dc8:	f8db b004 	ldr.w	fp, [fp, #4]
20007dcc:	f01b 0f01 	tst.w	fp, #1
20007dd0:	d07c      	beq.n	20007ecc <_realloc_r+0x174>
20007dd2:	46ac      	mov	ip, r5
20007dd4:	4628      	mov	r0, r5
20007dd6:	f011 0f01 	tst.w	r1, #1
20007dda:	f040 809b 	bne.w	20007f14 <_realloc_r+0x1bc>
20007dde:	f856 1c08 	ldr.w	r1, [r6, #-8]
20007de2:	ebc1 0b08 	rsb	fp, r1, r8
20007de6:	f8db 5004 	ldr.w	r5, [fp, #4]
20007dea:	f025 0503 	bic.w	r5, r5, #3
20007dee:	2800      	cmp	r0, #0
20007df0:	f000 80dd 	beq.w	20007fae <_realloc_r+0x256>
20007df4:	4570      	cmp	r0, lr
20007df6:	f000 811f 	beq.w	20008038 <_realloc_r+0x2e0>
20007dfa:	eb05 030a 	add.w	r3, r5, sl
20007dfe:	eb0c 0503 	add.w	r5, ip, r3
20007e02:	4295      	cmp	r5, r2
20007e04:	bfb8      	it	lt
20007e06:	461d      	movlt	r5, r3
20007e08:	f2c0 80d2 	blt.w	20007fb0 <_realloc_r+0x258>
20007e0c:	6881      	ldr	r1, [r0, #8]
20007e0e:	465b      	mov	r3, fp
20007e10:	68c0      	ldr	r0, [r0, #12]
20007e12:	f1aa 0204 	sub.w	r2, sl, #4
20007e16:	2a24      	cmp	r2, #36	; 0x24
20007e18:	6081      	str	r1, [r0, #8]
20007e1a:	60c8      	str	r0, [r1, #12]
20007e1c:	f853 1f08 	ldr.w	r1, [r3, #8]!
20007e20:	f8db 000c 	ldr.w	r0, [fp, #12]
20007e24:	6081      	str	r1, [r0, #8]
20007e26:	60c8      	str	r0, [r1, #12]
20007e28:	f200 80d0 	bhi.w	20007fcc <_realloc_r+0x274>
20007e2c:	2a13      	cmp	r2, #19
20007e2e:	469c      	mov	ip, r3
20007e30:	d921      	bls.n	20007e76 <_realloc_r+0x11e>
20007e32:	4631      	mov	r1, r6
20007e34:	f10b 0c10 	add.w	ip, fp, #16
20007e38:	f851 0b04 	ldr.w	r0, [r1], #4
20007e3c:	f8cb 0008 	str.w	r0, [fp, #8]
20007e40:	6870      	ldr	r0, [r6, #4]
20007e42:	1d0e      	adds	r6, r1, #4
20007e44:	2a1b      	cmp	r2, #27
20007e46:	f8cb 000c 	str.w	r0, [fp, #12]
20007e4a:	d914      	bls.n	20007e76 <_realloc_r+0x11e>
20007e4c:	6848      	ldr	r0, [r1, #4]
20007e4e:	1d31      	adds	r1, r6, #4
20007e50:	f10b 0c18 	add.w	ip, fp, #24
20007e54:	f8cb 0010 	str.w	r0, [fp, #16]
20007e58:	6870      	ldr	r0, [r6, #4]
20007e5a:	1d0e      	adds	r6, r1, #4
20007e5c:	2a24      	cmp	r2, #36	; 0x24
20007e5e:	f8cb 0014 	str.w	r0, [fp, #20]
20007e62:	d108      	bne.n	20007e76 <_realloc_r+0x11e>
20007e64:	684a      	ldr	r2, [r1, #4]
20007e66:	f10b 0c20 	add.w	ip, fp, #32
20007e6a:	f8cb 2018 	str.w	r2, [fp, #24]
20007e6e:	6872      	ldr	r2, [r6, #4]
20007e70:	3608      	adds	r6, #8
20007e72:	f8cb 201c 	str.w	r2, [fp, #28]
20007e76:	4631      	mov	r1, r6
20007e78:	4698      	mov	r8, r3
20007e7a:	4662      	mov	r2, ip
20007e7c:	4658      	mov	r0, fp
20007e7e:	f851 3b04 	ldr.w	r3, [r1], #4
20007e82:	f842 3b04 	str.w	r3, [r2], #4
20007e86:	6873      	ldr	r3, [r6, #4]
20007e88:	f8cc 3004 	str.w	r3, [ip, #4]
20007e8c:	684b      	ldr	r3, [r1, #4]
20007e8e:	6053      	str	r3, [r2, #4]
20007e90:	f8db 3004 	ldr.w	r3, [fp, #4]
20007e94:	ebc4 0c05 	rsb	ip, r4, r5
20007e98:	f1bc 0f0f 	cmp.w	ip, #15
20007e9c:	d826      	bhi.n	20007eec <_realloc_r+0x194>
20007e9e:	1942      	adds	r2, r0, r5
20007ea0:	f003 0301 	and.w	r3, r3, #1
20007ea4:	ea43 0505 	orr.w	r5, r3, r5
20007ea8:	6045      	str	r5, [r0, #4]
20007eaa:	6853      	ldr	r3, [r2, #4]
20007eac:	f043 0301 	orr.w	r3, r3, #1
20007eb0:	6053      	str	r3, [r2, #4]
20007eb2:	4638      	mov	r0, r7
20007eb4:	4645      	mov	r5, r8
20007eb6:	f7fb feeb 	bl	20003c90 <__malloc_unlock>
20007eba:	4628      	mov	r0, r5
20007ebc:	b003      	add	sp, #12
20007ebe:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
20007ec2:	f024 0407 	bic.w	r4, r4, #7
20007ec6:	4622      	mov	r2, r4
20007ec8:	0fe5      	lsrs	r5, r4, #31
20007eca:	e75d      	b.n	20007d88 <_realloc_r+0x30>
20007ecc:	f02c 0c03 	bic.w	ip, ip, #3
20007ed0:	eb0c 050a 	add.w	r5, ip, sl
20007ed4:	4295      	cmp	r5, r2
20007ed6:	f6ff af7e 	blt.w	20007dd6 <_realloc_r+0x7e>
20007eda:	6882      	ldr	r2, [r0, #8]
20007edc:	460b      	mov	r3, r1
20007ede:	68c1      	ldr	r1, [r0, #12]
20007ee0:	4640      	mov	r0, r8
20007ee2:	f108 0808 	add.w	r8, r8, #8
20007ee6:	608a      	str	r2, [r1, #8]
20007ee8:	60d1      	str	r1, [r2, #12]
20007eea:	e7d3      	b.n	20007e94 <_realloc_r+0x13c>
20007eec:	1901      	adds	r1, r0, r4
20007eee:	f003 0301 	and.w	r3, r3, #1
20007ef2:	eb01 020c 	add.w	r2, r1, ip
20007ef6:	ea43 0404 	orr.w	r4, r3, r4
20007efa:	f04c 0301 	orr.w	r3, ip, #1
20007efe:	6044      	str	r4, [r0, #4]
20007f00:	604b      	str	r3, [r1, #4]
20007f02:	4638      	mov	r0, r7
20007f04:	6853      	ldr	r3, [r2, #4]
20007f06:	3108      	adds	r1, #8
20007f08:	f043 0301 	orr.w	r3, r3, #1
20007f0c:	6053      	str	r3, [r2, #4]
20007f0e:	f7fe fe6f 	bl	20006bf0 <_free_r>
20007f12:	e7ce      	b.n	20007eb2 <_realloc_r+0x15a>
20007f14:	4649      	mov	r1, r9
20007f16:	4638      	mov	r0, r7
20007f18:	f7fb fab4 	bl	20003484 <_malloc_r>
20007f1c:	4605      	mov	r5, r0
20007f1e:	2800      	cmp	r0, #0
20007f20:	d041      	beq.n	20007fa6 <_realloc_r+0x24e>
20007f22:	f8d8 3004 	ldr.w	r3, [r8, #4]
20007f26:	f1a0 0208 	sub.w	r2, r0, #8
20007f2a:	f023 0101 	bic.w	r1, r3, #1
20007f2e:	4441      	add	r1, r8
20007f30:	428a      	cmp	r2, r1
20007f32:	f000 80d7 	beq.w	200080e4 <_realloc_r+0x38c>
20007f36:	f1aa 0204 	sub.w	r2, sl, #4
20007f3a:	4631      	mov	r1, r6
20007f3c:	2a24      	cmp	r2, #36	; 0x24
20007f3e:	d878      	bhi.n	20008032 <_realloc_r+0x2da>
20007f40:	2a13      	cmp	r2, #19
20007f42:	4603      	mov	r3, r0
20007f44:	d921      	bls.n	20007f8a <_realloc_r+0x232>
20007f46:	4634      	mov	r4, r6
20007f48:	f854 3b04 	ldr.w	r3, [r4], #4
20007f4c:	1d21      	adds	r1, r4, #4
20007f4e:	f840 3b04 	str.w	r3, [r0], #4
20007f52:	1d03      	adds	r3, r0, #4
20007f54:	f8d6 c004 	ldr.w	ip, [r6, #4]
20007f58:	2a1b      	cmp	r2, #27
20007f5a:	f8c5 c004 	str.w	ip, [r5, #4]
20007f5e:	d914      	bls.n	20007f8a <_realloc_r+0x232>
20007f60:	f8d4 e004 	ldr.w	lr, [r4, #4]
20007f64:	1d1c      	adds	r4, r3, #4
20007f66:	f101 0c04 	add.w	ip, r1, #4
20007f6a:	f8c0 e004 	str.w	lr, [r0, #4]
20007f6e:	6848      	ldr	r0, [r1, #4]
20007f70:	f10c 0104 	add.w	r1, ip, #4
20007f74:	6058      	str	r0, [r3, #4]
20007f76:	1d23      	adds	r3, r4, #4
20007f78:	2a24      	cmp	r2, #36	; 0x24
20007f7a:	d106      	bne.n	20007f8a <_realloc_r+0x232>
20007f7c:	f8dc 2004 	ldr.w	r2, [ip, #4]
20007f80:	6062      	str	r2, [r4, #4]
20007f82:	684a      	ldr	r2, [r1, #4]
20007f84:	3108      	adds	r1, #8
20007f86:	605a      	str	r2, [r3, #4]
20007f88:	3308      	adds	r3, #8
20007f8a:	4608      	mov	r0, r1
20007f8c:	461a      	mov	r2, r3
20007f8e:	f850 4b04 	ldr.w	r4, [r0], #4
20007f92:	f842 4b04 	str.w	r4, [r2], #4
20007f96:	6849      	ldr	r1, [r1, #4]
20007f98:	6059      	str	r1, [r3, #4]
20007f9a:	6843      	ldr	r3, [r0, #4]
20007f9c:	6053      	str	r3, [r2, #4]
20007f9e:	4631      	mov	r1, r6
20007fa0:	4638      	mov	r0, r7
20007fa2:	f7fe fe25 	bl	20006bf0 <_free_r>
20007fa6:	4638      	mov	r0, r7
20007fa8:	f7fb fe72 	bl	20003c90 <__malloc_unlock>
20007fac:	e785      	b.n	20007eba <_realloc_r+0x162>
20007fae:	4455      	add	r5, sl
20007fb0:	4295      	cmp	r5, r2
20007fb2:	dbaf      	blt.n	20007f14 <_realloc_r+0x1bc>
20007fb4:	465b      	mov	r3, fp
20007fb6:	f8db 000c 	ldr.w	r0, [fp, #12]
20007fba:	f1aa 0204 	sub.w	r2, sl, #4
20007fbe:	f853 1f08 	ldr.w	r1, [r3, #8]!
20007fc2:	2a24      	cmp	r2, #36	; 0x24
20007fc4:	6081      	str	r1, [r0, #8]
20007fc6:	60c8      	str	r0, [r1, #12]
20007fc8:	f67f af30 	bls.w	20007e2c <_realloc_r+0xd4>
20007fcc:	4618      	mov	r0, r3
20007fce:	4631      	mov	r1, r6
20007fd0:	4698      	mov	r8, r3
20007fd2:	f7ff f9b9 	bl	20007348 <memmove>
20007fd6:	4658      	mov	r0, fp
20007fd8:	f8db 3004 	ldr.w	r3, [fp, #4]
20007fdc:	e75a      	b.n	20007e94 <_realloc_r+0x13c>
20007fde:	4611      	mov	r1, r2
20007fe0:	b003      	add	sp, #12
20007fe2:	e8bd 4ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
20007fe6:	f7fb ba4d 	b.w	20003484 <_malloc_r>
20007fea:	230c      	movs	r3, #12
20007fec:	2500      	movs	r5, #0
20007fee:	603b      	str	r3, [r7, #0]
20007ff0:	e763      	b.n	20007eba <_realloc_r+0x162>
20007ff2:	f8de 5004 	ldr.w	r5, [lr, #4]
20007ff6:	f104 0b10 	add.w	fp, r4, #16
20007ffa:	f025 0c03 	bic.w	ip, r5, #3
20007ffe:	eb0c 000a 	add.w	r0, ip, sl
20008002:	4558      	cmp	r0, fp
20008004:	bfb8      	it	lt
20008006:	4670      	movlt	r0, lr
20008008:	f6ff aee5 	blt.w	20007dd6 <_realloc_r+0x7e>
2000800c:	eb08 0204 	add.w	r2, r8, r4
20008010:	1b01      	subs	r1, r0, r4
20008012:	f041 0101 	orr.w	r1, r1, #1
20008016:	609a      	str	r2, [r3, #8]
20008018:	6051      	str	r1, [r2, #4]
2000801a:	4638      	mov	r0, r7
2000801c:	f8d8 1004 	ldr.w	r1, [r8, #4]
20008020:	4635      	mov	r5, r6
20008022:	f001 0301 	and.w	r3, r1, #1
20008026:	431c      	orrs	r4, r3
20008028:	f8c8 4004 	str.w	r4, [r8, #4]
2000802c:	f7fb fe30 	bl	20003c90 <__malloc_unlock>
20008030:	e743      	b.n	20007eba <_realloc_r+0x162>
20008032:	f7ff f989 	bl	20007348 <memmove>
20008036:	e7b2      	b.n	20007f9e <_realloc_r+0x246>
20008038:	4455      	add	r5, sl
2000803a:	f104 0110 	add.w	r1, r4, #16
2000803e:	44ac      	add	ip, r5
20008040:	458c      	cmp	ip, r1
20008042:	dbb5      	blt.n	20007fb0 <_realloc_r+0x258>
20008044:	465d      	mov	r5, fp
20008046:	f8db 000c 	ldr.w	r0, [fp, #12]
2000804a:	f1aa 0204 	sub.w	r2, sl, #4
2000804e:	f855 1f08 	ldr.w	r1, [r5, #8]!
20008052:	2a24      	cmp	r2, #36	; 0x24
20008054:	6081      	str	r1, [r0, #8]
20008056:	60c8      	str	r0, [r1, #12]
20008058:	d84c      	bhi.n	200080f4 <_realloc_r+0x39c>
2000805a:	2a13      	cmp	r2, #19
2000805c:	4628      	mov	r0, r5
2000805e:	d924      	bls.n	200080aa <_realloc_r+0x352>
20008060:	4631      	mov	r1, r6
20008062:	f10b 0010 	add.w	r0, fp, #16
20008066:	f851 eb04 	ldr.w	lr, [r1], #4
2000806a:	f8cb e008 	str.w	lr, [fp, #8]
2000806e:	f8d6 e004 	ldr.w	lr, [r6, #4]
20008072:	1d0e      	adds	r6, r1, #4
20008074:	2a1b      	cmp	r2, #27
20008076:	f8cb e00c 	str.w	lr, [fp, #12]
2000807a:	d916      	bls.n	200080aa <_realloc_r+0x352>
2000807c:	f8d1 e004 	ldr.w	lr, [r1, #4]
20008080:	1d31      	adds	r1, r6, #4
20008082:	f10b 0018 	add.w	r0, fp, #24
20008086:	f8cb e010 	str.w	lr, [fp, #16]
2000808a:	f8d6 e004 	ldr.w	lr, [r6, #4]
2000808e:	1d0e      	adds	r6, r1, #4
20008090:	2a24      	cmp	r2, #36	; 0x24
20008092:	f8cb e014 	str.w	lr, [fp, #20]
20008096:	d108      	bne.n	200080aa <_realloc_r+0x352>
20008098:	684a      	ldr	r2, [r1, #4]
2000809a:	f10b 0020 	add.w	r0, fp, #32
2000809e:	f8cb 2018 	str.w	r2, [fp, #24]
200080a2:	6872      	ldr	r2, [r6, #4]
200080a4:	3608      	adds	r6, #8
200080a6:	f8cb 201c 	str.w	r2, [fp, #28]
200080aa:	4631      	mov	r1, r6
200080ac:	4602      	mov	r2, r0
200080ae:	f851 eb04 	ldr.w	lr, [r1], #4
200080b2:	f842 eb04 	str.w	lr, [r2], #4
200080b6:	6876      	ldr	r6, [r6, #4]
200080b8:	6046      	str	r6, [r0, #4]
200080ba:	6849      	ldr	r1, [r1, #4]
200080bc:	6051      	str	r1, [r2, #4]
200080be:	eb0b 0204 	add.w	r2, fp, r4
200080c2:	ebc4 010c 	rsb	r1, r4, ip
200080c6:	f041 0101 	orr.w	r1, r1, #1
200080ca:	609a      	str	r2, [r3, #8]
200080cc:	6051      	str	r1, [r2, #4]
200080ce:	4638      	mov	r0, r7
200080d0:	f8db 1004 	ldr.w	r1, [fp, #4]
200080d4:	f001 0301 	and.w	r3, r1, #1
200080d8:	431c      	orrs	r4, r3
200080da:	f8cb 4004 	str.w	r4, [fp, #4]
200080de:	f7fb fdd7 	bl	20003c90 <__malloc_unlock>
200080e2:	e6ea      	b.n	20007eba <_realloc_r+0x162>
200080e4:	6855      	ldr	r5, [r2, #4]
200080e6:	4640      	mov	r0, r8
200080e8:	f108 0808 	add.w	r8, r8, #8
200080ec:	f025 0503 	bic.w	r5, r5, #3
200080f0:	4455      	add	r5, sl
200080f2:	e6cf      	b.n	20007e94 <_realloc_r+0x13c>
200080f4:	4631      	mov	r1, r6
200080f6:	4628      	mov	r0, r5
200080f8:	9300      	str	r3, [sp, #0]
200080fa:	f8cd c004 	str.w	ip, [sp, #4]
200080fe:	f7ff f923 	bl	20007348 <memmove>
20008102:	f8dd c004 	ldr.w	ip, [sp, #4]
20008106:	9b00      	ldr	r3, [sp, #0]
20008108:	e7d9      	b.n	200080be <_realloc_r+0x366>
2000810a:	bf00      	nop

2000810c <__isinfd>:
2000810c:	4602      	mov	r2, r0
2000810e:	4240      	negs	r0, r0
20008110:	ea40 0302 	orr.w	r3, r0, r2
20008114:	f021 4100 	bic.w	r1, r1, #2147483648	; 0x80000000
20008118:	ea41 73d3 	orr.w	r3, r1, r3, lsr #31
2000811c:	f1c3 43fe 	rsb	r3, r3, #2130706432	; 0x7f000000
20008120:	f503 0370 	add.w	r3, r3, #15728640	; 0xf00000
20008124:	4258      	negs	r0, r3
20008126:	ea40 0303 	orr.w	r3, r0, r3
2000812a:	17d8      	asrs	r0, r3, #31
2000812c:	3001      	adds	r0, #1
2000812e:	4770      	bx	lr

20008130 <__isnand>:
20008130:	4602      	mov	r2, r0
20008132:	4240      	negs	r0, r0
20008134:	4310      	orrs	r0, r2
20008136:	f021 4100 	bic.w	r1, r1, #2147483648	; 0x80000000
2000813a:	ea41 70d0 	orr.w	r0, r1, r0, lsr #31
2000813e:	f1c0 40fe 	rsb	r0, r0, #2130706432	; 0x7f000000
20008142:	f500 0070 	add.w	r0, r0, #15728640	; 0xf00000
20008146:	0fc0      	lsrs	r0, r0, #31
20008148:	4770      	bx	lr
2000814a:	bf00      	nop

2000814c <__sclose>:
2000814c:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
20008150:	f000 b960 	b.w	20008414 <_close_r>

20008154 <__sseek>:
20008154:	b510      	push	{r4, lr}
20008156:	460c      	mov	r4, r1
20008158:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
2000815c:	f000 f9fe 	bl	2000855c <_lseek_r>
20008160:	89a3      	ldrh	r3, [r4, #12]
20008162:	f1b0 3fff 	cmp.w	r0, #4294967295
20008166:	bf15      	itete	ne
20008168:	6560      	strne	r0, [r4, #84]	; 0x54
2000816a:	f423 5380 	biceq.w	r3, r3, #4096	; 0x1000
2000816e:	f443 5380 	orrne.w	r3, r3, #4096	; 0x1000
20008172:	81a3      	strheq	r3, [r4, #12]
20008174:	bf18      	it	ne
20008176:	81a3      	strhne	r3, [r4, #12]
20008178:	bd10      	pop	{r4, pc}
2000817a:	bf00      	nop

2000817c <__swrite>:
2000817c:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
20008180:	461d      	mov	r5, r3
20008182:	898b      	ldrh	r3, [r1, #12]
20008184:	460c      	mov	r4, r1
20008186:	4616      	mov	r6, r2
20008188:	4607      	mov	r7, r0
2000818a:	f413 7f80 	tst.w	r3, #256	; 0x100
2000818e:	d006      	beq.n	2000819e <__swrite+0x22>
20008190:	2302      	movs	r3, #2
20008192:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
20008196:	2200      	movs	r2, #0
20008198:	f000 f9e0 	bl	2000855c <_lseek_r>
2000819c:	89a3      	ldrh	r3, [r4, #12]
2000819e:	f423 5380 	bic.w	r3, r3, #4096	; 0x1000
200081a2:	4638      	mov	r0, r7
200081a4:	81a3      	strh	r3, [r4, #12]
200081a6:	4632      	mov	r2, r6
200081a8:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
200081ac:	462b      	mov	r3, r5
200081ae:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
200081b2:	f7f9 b803 	b.w	200011bc <_write_r>
200081b6:	bf00      	nop

200081b8 <__sread>:
200081b8:	b510      	push	{r4, lr}
200081ba:	460c      	mov	r4, r1
200081bc:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
200081c0:	f000 f9e2 	bl	20008588 <_read_r>
200081c4:	2800      	cmp	r0, #0
200081c6:	db03      	blt.n	200081d0 <__sread+0x18>
200081c8:	6d63      	ldr	r3, [r4, #84]	; 0x54
200081ca:	181b      	adds	r3, r3, r0
200081cc:	6563      	str	r3, [r4, #84]	; 0x54
200081ce:	bd10      	pop	{r4, pc}
200081d0:	89a3      	ldrh	r3, [r4, #12]
200081d2:	f423 5380 	bic.w	r3, r3, #4096	; 0x1000
200081d6:	81a3      	strh	r3, [r4, #12]
200081d8:	bd10      	pop	{r4, pc}
200081da:	bf00      	nop

200081dc <strcmp>:
200081dc:	ea80 0201 	eor.w	r2, r0, r1
200081e0:	f012 0f03 	tst.w	r2, #3
200081e4:	d13a      	bne.n	2000825c <strcmp_unaligned>
200081e6:	f010 0203 	ands.w	r2, r0, #3
200081ea:	f020 0003 	bic.w	r0, r0, #3
200081ee:	f021 0103 	bic.w	r1, r1, #3
200081f2:	f850 cb04 	ldr.w	ip, [r0], #4
200081f6:	bf08      	it	eq
200081f8:	f851 3b04 	ldreq.w	r3, [r1], #4
200081fc:	d00d      	beq.n	2000821a <strcmp+0x3e>
200081fe:	f082 0203 	eor.w	r2, r2, #3
20008202:	ea4f 02c2 	mov.w	r2, r2, lsl #3
20008206:	f06f 437f 	mvn.w	r3, #4278190080	; 0xff000000
2000820a:	fa23 f202 	lsr.w	r2, r3, r2
2000820e:	f851 3b04 	ldr.w	r3, [r1], #4
20008212:	ea4c 0c02 	orr.w	ip, ip, r2
20008216:	ea43 0302 	orr.w	r3, r3, r2
2000821a:	bf00      	nop
2000821c:	f1ac 3201 	sub.w	r2, ip, #16843009	; 0x1010101
20008220:	459c      	cmp	ip, r3
20008222:	bf01      	itttt	eq
20008224:	ea22 020c 	biceq.w	r2, r2, ip
20008228:	f012 3f80 	tsteq.w	r2, #2155905152	; 0x80808080
2000822c:	f850 cb04 	ldreq.w	ip, [r0], #4
20008230:	f851 3b04 	ldreq.w	r3, [r1], #4
20008234:	d0f2      	beq.n	2000821c <strcmp+0x40>
20008236:	ea4f 600c 	mov.w	r0, ip, lsl #24
2000823a:	ea4f 2c1c 	mov.w	ip, ip, lsr #8
2000823e:	2801      	cmp	r0, #1
20008240:	bf28      	it	cs
20008242:	ebb0 6f03 	cmpcs.w	r0, r3, lsl #24
20008246:	bf08      	it	eq
20008248:	0a1b      	lsreq	r3, r3, #8
2000824a:	d0f4      	beq.n	20008236 <strcmp+0x5a>
2000824c:	f003 03ff 	and.w	r3, r3, #255	; 0xff
20008250:	ea4f 6010 	mov.w	r0, r0, lsr #24
20008254:	eba0 0003 	sub.w	r0, r0, r3
20008258:	4770      	bx	lr
2000825a:	bf00      	nop

2000825c <strcmp_unaligned>:
2000825c:	f010 0f03 	tst.w	r0, #3
20008260:	d00a      	beq.n	20008278 <strcmp_unaligned+0x1c>
20008262:	f810 2b01 	ldrb.w	r2, [r0], #1
20008266:	f811 3b01 	ldrb.w	r3, [r1], #1
2000826a:	2a01      	cmp	r2, #1
2000826c:	bf28      	it	cs
2000826e:	429a      	cmpcs	r2, r3
20008270:	d0f4      	beq.n	2000825c <strcmp_unaligned>
20008272:	eba2 0003 	sub.w	r0, r2, r3
20008276:	4770      	bx	lr
20008278:	f84d 5d04 	str.w	r5, [sp, #-4]!
2000827c:	f84d 4d04 	str.w	r4, [sp, #-4]!
20008280:	f04f 0201 	mov.w	r2, #1
20008284:	ea42 2202 	orr.w	r2, r2, r2, lsl #8
20008288:	ea42 4202 	orr.w	r2, r2, r2, lsl #16
2000828c:	f001 0c03 	and.w	ip, r1, #3
20008290:	f021 0103 	bic.w	r1, r1, #3
20008294:	f850 4b04 	ldr.w	r4, [r0], #4
20008298:	f851 5b04 	ldr.w	r5, [r1], #4
2000829c:	f1bc 0f02 	cmp.w	ip, #2
200082a0:	d026      	beq.n	200082f0 <strcmp_unaligned+0x94>
200082a2:	d84b      	bhi.n	2000833c <strcmp_unaligned+0xe0>
200082a4:	f024 4c7f 	bic.w	ip, r4, #4278190080	; 0xff000000
200082a8:	ebbc 2f15 	cmp.w	ip, r5, lsr #8
200082ac:	eba4 0302 	sub.w	r3, r4, r2
200082b0:	ea23 0304 	bic.w	r3, r3, r4
200082b4:	d10d      	bne.n	200082d2 <strcmp_unaligned+0x76>
200082b6:	ea13 13c2 	ands.w	r3, r3, r2, lsl #7
200082ba:	bf08      	it	eq
200082bc:	f851 5b04 	ldreq.w	r5, [r1], #4
200082c0:	d10a      	bne.n	200082d8 <strcmp_unaligned+0x7c>
200082c2:	ea8c 0c04 	eor.w	ip, ip, r4
200082c6:	ebbc 6f05 	cmp.w	ip, r5, lsl #24
200082ca:	d10c      	bne.n	200082e6 <strcmp_unaligned+0x8a>
200082cc:	f850 4b04 	ldr.w	r4, [r0], #4
200082d0:	e7e8      	b.n	200082a4 <strcmp_unaligned+0x48>
200082d2:	ea4f 2515 	mov.w	r5, r5, lsr #8
200082d6:	e05c      	b.n	20008392 <strcmp_unaligned+0x136>
200082d8:	f033 437f 	bics.w	r3, r3, #4278190080	; 0xff000000
200082dc:	d152      	bne.n	20008384 <strcmp_unaligned+0x128>
200082de:	780d      	ldrb	r5, [r1, #0]
200082e0:	ea4f 6c14 	mov.w	ip, r4, lsr #24
200082e4:	e055      	b.n	20008392 <strcmp_unaligned+0x136>
200082e6:	ea4f 6c14 	mov.w	ip, r4, lsr #24
200082ea:	f005 05ff 	and.w	r5, r5, #255	; 0xff
200082ee:	e050      	b.n	20008392 <strcmp_unaligned+0x136>
200082f0:	ea4f 4c04 	mov.w	ip, r4, lsl #16
200082f4:	eba4 0302 	sub.w	r3, r4, r2
200082f8:	ea4f 4c1c 	mov.w	ip, ip, lsr #16
200082fc:	ea23 0304 	bic.w	r3, r3, r4
20008300:	ebbc 4f15 	cmp.w	ip, r5, lsr #16
20008304:	d117      	bne.n	20008336 <strcmp_unaligned+0xda>
20008306:	ea13 13c2 	ands.w	r3, r3, r2, lsl #7
2000830a:	bf08      	it	eq
2000830c:	f851 5b04 	ldreq.w	r5, [r1], #4
20008310:	d107      	bne.n	20008322 <strcmp_unaligned+0xc6>
20008312:	ea8c 0c04 	eor.w	ip, ip, r4
20008316:	ebbc 4f05 	cmp.w	ip, r5, lsl #16
2000831a:	d108      	bne.n	2000832e <strcmp_unaligned+0xd2>
2000831c:	f850 4b04 	ldr.w	r4, [r0], #4
20008320:	e7e6      	b.n	200082f0 <strcmp_unaligned+0x94>
20008322:	041b      	lsls	r3, r3, #16
20008324:	d12e      	bne.n	20008384 <strcmp_unaligned+0x128>
20008326:	880d      	ldrh	r5, [r1, #0]
20008328:	ea4f 4c14 	mov.w	ip, r4, lsr #16
2000832c:	e031      	b.n	20008392 <strcmp_unaligned+0x136>
2000832e:	ea4f 4505 	mov.w	r5, r5, lsl #16
20008332:	ea4f 4c14 	mov.w	ip, r4, lsr #16
20008336:	ea4f 4515 	mov.w	r5, r5, lsr #16
2000833a:	e02a      	b.n	20008392 <strcmp_unaligned+0x136>
2000833c:	f004 0cff 	and.w	ip, r4, #255	; 0xff
20008340:	ebbc 6f15 	cmp.w	ip, r5, lsr #24
20008344:	eba4 0302 	sub.w	r3, r4, r2
20008348:	ea23 0304 	bic.w	r3, r3, r4
2000834c:	d10d      	bne.n	2000836a <strcmp_unaligned+0x10e>
2000834e:	ea13 13c2 	ands.w	r3, r3, r2, lsl #7
20008352:	bf08      	it	eq
20008354:	f851 5b04 	ldreq.w	r5, [r1], #4
20008358:	d10a      	bne.n	20008370 <strcmp_unaligned+0x114>
2000835a:	ea8c 0c04 	eor.w	ip, ip, r4
2000835e:	ebbc 2f05 	cmp.w	ip, r5, lsl #8
20008362:	d10a      	bne.n	2000837a <strcmp_unaligned+0x11e>
20008364:	f850 4b04 	ldr.w	r4, [r0], #4
20008368:	e7e8      	b.n	2000833c <strcmp_unaligned+0xe0>
2000836a:	ea4f 6515 	mov.w	r5, r5, lsr #24
2000836e:	e010      	b.n	20008392 <strcmp_unaligned+0x136>
20008370:	f014 0fff 	tst.w	r4, #255	; 0xff
20008374:	d006      	beq.n	20008384 <strcmp_unaligned+0x128>
20008376:	f851 5b04 	ldr.w	r5, [r1], #4
2000837a:	ea4f 2c14 	mov.w	ip, r4, lsr #8
2000837e:	f025 457f 	bic.w	r5, r5, #4278190080	; 0xff000000
20008382:	e006      	b.n	20008392 <strcmp_unaligned+0x136>
20008384:	f04f 0000 	mov.w	r0, #0
20008388:	f85d 4b04 	ldr.w	r4, [sp], #4
2000838c:	f85d 5b04 	ldr.w	r5, [sp], #4
20008390:	4770      	bx	lr
20008392:	f00c 02ff 	and.w	r2, ip, #255	; 0xff
20008396:	f005 00ff 	and.w	r0, r5, #255	; 0xff
2000839a:	2801      	cmp	r0, #1
2000839c:	bf28      	it	cs
2000839e:	4290      	cmpcs	r0, r2
200083a0:	bf04      	itt	eq
200083a2:	ea4f 2c1c 	moveq.w	ip, ip, lsr #8
200083a6:	0a2d      	lsreq	r5, r5, #8
200083a8:	d0f3      	beq.n	20008392 <strcmp_unaligned+0x136>
200083aa:	eba2 0000 	sub.w	r0, r2, r0
200083ae:	f85d 4b04 	ldr.w	r4, [sp], #4
200083b2:	f85d 5b04 	ldr.w	r5, [sp], #4
200083b6:	4770      	bx	lr

200083b8 <_calloc_r>:
200083b8:	b538      	push	{r3, r4, r5, lr}
200083ba:	fb01 f102 	mul.w	r1, r1, r2
200083be:	f7fb f861 	bl	20003484 <_malloc_r>
200083c2:	4604      	mov	r4, r0
200083c4:	b1f8      	cbz	r0, 20008406 <_calloc_r+0x4e>
200083c6:	f850 2c04 	ldr.w	r2, [r0, #-4]
200083ca:	f022 0203 	bic.w	r2, r2, #3
200083ce:	3a04      	subs	r2, #4
200083d0:	2a24      	cmp	r2, #36	; 0x24
200083d2:	d81a      	bhi.n	2000840a <_calloc_r+0x52>
200083d4:	2a13      	cmp	r2, #19
200083d6:	4603      	mov	r3, r0
200083d8:	d90f      	bls.n	200083fa <_calloc_r+0x42>
200083da:	2100      	movs	r1, #0
200083dc:	f840 1b04 	str.w	r1, [r0], #4
200083e0:	1d03      	adds	r3, r0, #4
200083e2:	2a1b      	cmp	r2, #27
200083e4:	6061      	str	r1, [r4, #4]
200083e6:	d908      	bls.n	200083fa <_calloc_r+0x42>
200083e8:	1d1d      	adds	r5, r3, #4
200083ea:	6041      	str	r1, [r0, #4]
200083ec:	6059      	str	r1, [r3, #4]
200083ee:	1d2b      	adds	r3, r5, #4
200083f0:	2a24      	cmp	r2, #36	; 0x24
200083f2:	bf02      	ittt	eq
200083f4:	6069      	streq	r1, [r5, #4]
200083f6:	6059      	streq	r1, [r3, #4]
200083f8:	3308      	addeq	r3, #8
200083fa:	461a      	mov	r2, r3
200083fc:	2100      	movs	r1, #0
200083fe:	f842 1b04 	str.w	r1, [r2], #4
20008402:	6059      	str	r1, [r3, #4]
20008404:	6051      	str	r1, [r2, #4]
20008406:	4620      	mov	r0, r4
20008408:	bd38      	pop	{r3, r4, r5, pc}
2000840a:	2100      	movs	r1, #0
2000840c:	f7fb fbd4 	bl	20003bb8 <memset>
20008410:	4620      	mov	r0, r4
20008412:	bd38      	pop	{r3, r4, r5, pc}

20008414 <_close_r>:
20008414:	b538      	push	{r3, r4, r5, lr}
20008416:	f649 5480 	movw	r4, #40320	; 0x9d80
2000841a:	f2c2 0400 	movt	r4, #8192	; 0x2000
2000841e:	4605      	mov	r5, r0
20008420:	4608      	mov	r0, r1
20008422:	2300      	movs	r3, #0
20008424:	6023      	str	r3, [r4, #0]
20008426:	f7f8 fe7d 	bl	20001124 <_close>
2000842a:	f1b0 3fff 	cmp.w	r0, #4294967295
2000842e:	d000      	beq.n	20008432 <_close_r+0x1e>
20008430:	bd38      	pop	{r3, r4, r5, pc}
20008432:	6823      	ldr	r3, [r4, #0]
20008434:	2b00      	cmp	r3, #0
20008436:	d0fb      	beq.n	20008430 <_close_r+0x1c>
20008438:	602b      	str	r3, [r5, #0]
2000843a:	bd38      	pop	{r3, r4, r5, pc}

2000843c <_fclose_r>:
2000843c:	b570      	push	{r4, r5, r6, lr}
2000843e:	4605      	mov	r5, r0
20008440:	460c      	mov	r4, r1
20008442:	2900      	cmp	r1, #0
20008444:	d04b      	beq.n	200084de <_fclose_r+0xa2>
20008446:	f7fe fa9b 	bl	20006980 <__sfp_lock_acquire>
2000844a:	b115      	cbz	r5, 20008452 <_fclose_r+0x16>
2000844c:	69ab      	ldr	r3, [r5, #24]
2000844e:	2b00      	cmp	r3, #0
20008450:	d048      	beq.n	200084e4 <_fclose_r+0xa8>
20008452:	f249 4368 	movw	r3, #37992	; 0x9468
20008456:	f2c2 0300 	movt	r3, #8192	; 0x2000
2000845a:	429c      	cmp	r4, r3
2000845c:	bf08      	it	eq
2000845e:	686c      	ldreq	r4, [r5, #4]
20008460:	d00e      	beq.n	20008480 <_fclose_r+0x44>
20008462:	f249 4388 	movw	r3, #38024	; 0x9488
20008466:	f2c2 0300 	movt	r3, #8192	; 0x2000
2000846a:	429c      	cmp	r4, r3
2000846c:	bf08      	it	eq
2000846e:	68ac      	ldreq	r4, [r5, #8]
20008470:	d006      	beq.n	20008480 <_fclose_r+0x44>
20008472:	f249 43a8 	movw	r3, #38056	; 0x94a8
20008476:	f2c2 0300 	movt	r3, #8192	; 0x2000
2000847a:	429c      	cmp	r4, r3
2000847c:	bf08      	it	eq
2000847e:	68ec      	ldreq	r4, [r5, #12]
20008480:	f9b4 600c 	ldrsh.w	r6, [r4, #12]
20008484:	b33e      	cbz	r6, 200084d6 <_fclose_r+0x9a>
20008486:	4628      	mov	r0, r5
20008488:	4621      	mov	r1, r4
2000848a:	f7fe f9bd 	bl	20006808 <_fflush_r>
2000848e:	6b23      	ldr	r3, [r4, #48]	; 0x30
20008490:	4606      	mov	r6, r0
20008492:	b13b      	cbz	r3, 200084a4 <_fclose_r+0x68>
20008494:	4628      	mov	r0, r5
20008496:	6a21      	ldr	r1, [r4, #32]
20008498:	4798      	blx	r3
2000849a:	ea36 0620 	bics.w	r6, r6, r0, asr #32
2000849e:	bf28      	it	cs
200084a0:	f04f 36ff 	movcs.w	r6, #4294967295
200084a4:	89a3      	ldrh	r3, [r4, #12]
200084a6:	f013 0f80 	tst.w	r3, #128	; 0x80
200084aa:	d11f      	bne.n	200084ec <_fclose_r+0xb0>
200084ac:	6b61      	ldr	r1, [r4, #52]	; 0x34
200084ae:	b141      	cbz	r1, 200084c2 <_fclose_r+0x86>
200084b0:	f104 0344 	add.w	r3, r4, #68	; 0x44
200084b4:	4299      	cmp	r1, r3
200084b6:	d002      	beq.n	200084be <_fclose_r+0x82>
200084b8:	4628      	mov	r0, r5
200084ba:	f7fe fb99 	bl	20006bf0 <_free_r>
200084be:	2300      	movs	r3, #0
200084c0:	6363      	str	r3, [r4, #52]	; 0x34
200084c2:	6ca1      	ldr	r1, [r4, #72]	; 0x48
200084c4:	b121      	cbz	r1, 200084d0 <_fclose_r+0x94>
200084c6:	4628      	mov	r0, r5
200084c8:	f7fe fb92 	bl	20006bf0 <_free_r>
200084cc:	2300      	movs	r3, #0
200084ce:	64a3      	str	r3, [r4, #72]	; 0x48
200084d0:	f04f 0300 	mov.w	r3, #0
200084d4:	81a3      	strh	r3, [r4, #12]
200084d6:	f7fe fa55 	bl	20006984 <__sfp_lock_release>
200084da:	4630      	mov	r0, r6
200084dc:	bd70      	pop	{r4, r5, r6, pc}
200084de:	460e      	mov	r6, r1
200084e0:	4630      	mov	r0, r6
200084e2:	bd70      	pop	{r4, r5, r6, pc}
200084e4:	4628      	mov	r0, r5
200084e6:	f7fe faff 	bl	20006ae8 <__sinit>
200084ea:	e7b2      	b.n	20008452 <_fclose_r+0x16>
200084ec:	4628      	mov	r0, r5
200084ee:	6921      	ldr	r1, [r4, #16]
200084f0:	f7fe fb7e 	bl	20006bf0 <_free_r>
200084f4:	e7da      	b.n	200084ac <_fclose_r+0x70>
200084f6:	bf00      	nop

200084f8 <fclose>:
200084f8:	f249 638c 	movw	r3, #38540	; 0x968c
200084fc:	4601      	mov	r1, r0
200084fe:	f2c2 0300 	movt	r3, #8192	; 0x2000
20008502:	6818      	ldr	r0, [r3, #0]
20008504:	e79a      	b.n	2000843c <_fclose_r>
20008506:	bf00      	nop

20008508 <_fstat_r>:
20008508:	b538      	push	{r3, r4, r5, lr}
2000850a:	f649 5480 	movw	r4, #40320	; 0x9d80
2000850e:	f2c2 0400 	movt	r4, #8192	; 0x2000
20008512:	4605      	mov	r5, r0
20008514:	4608      	mov	r0, r1
20008516:	4611      	mov	r1, r2
20008518:	2300      	movs	r3, #0
2000851a:	6023      	str	r3, [r4, #0]
2000851c:	f7f8 fe14 	bl	20001148 <_fstat>
20008520:	f1b0 3fff 	cmp.w	r0, #4294967295
20008524:	d000      	beq.n	20008528 <_fstat_r+0x20>
20008526:	bd38      	pop	{r3, r4, r5, pc}
20008528:	6823      	ldr	r3, [r4, #0]
2000852a:	2b00      	cmp	r3, #0
2000852c:	d0fb      	beq.n	20008526 <_fstat_r+0x1e>
2000852e:	602b      	str	r3, [r5, #0]
20008530:	bd38      	pop	{r3, r4, r5, pc}
20008532:	bf00      	nop

20008534 <_isatty_r>:
20008534:	b538      	push	{r3, r4, r5, lr}
20008536:	f649 5480 	movw	r4, #40320	; 0x9d80
2000853a:	f2c2 0400 	movt	r4, #8192	; 0x2000
2000853e:	4605      	mov	r5, r0
20008540:	4608      	mov	r0, r1
20008542:	2300      	movs	r3, #0
20008544:	6023      	str	r3, [r4, #0]
20008546:	f7f8 fe11 	bl	2000116c <_isatty>
2000854a:	f1b0 3fff 	cmp.w	r0, #4294967295
2000854e:	d000      	beq.n	20008552 <_isatty_r+0x1e>
20008550:	bd38      	pop	{r3, r4, r5, pc}
20008552:	6823      	ldr	r3, [r4, #0]
20008554:	2b00      	cmp	r3, #0
20008556:	d0fb      	beq.n	20008550 <_isatty_r+0x1c>
20008558:	602b      	str	r3, [r5, #0]
2000855a:	bd38      	pop	{r3, r4, r5, pc}

2000855c <_lseek_r>:
2000855c:	b538      	push	{r3, r4, r5, lr}
2000855e:	f649 5480 	movw	r4, #40320	; 0x9d80
20008562:	f2c2 0400 	movt	r4, #8192	; 0x2000
20008566:	4605      	mov	r5, r0
20008568:	4608      	mov	r0, r1
2000856a:	4611      	mov	r1, r2
2000856c:	461a      	mov	r2, r3
2000856e:	2300      	movs	r3, #0
20008570:	6023      	str	r3, [r4, #0]
20008572:	f7f8 fe07 	bl	20001184 <_lseek>
20008576:	f1b0 3fff 	cmp.w	r0, #4294967295
2000857a:	d000      	beq.n	2000857e <_lseek_r+0x22>
2000857c:	bd38      	pop	{r3, r4, r5, pc}
2000857e:	6823      	ldr	r3, [r4, #0]
20008580:	2b00      	cmp	r3, #0
20008582:	d0fb      	beq.n	2000857c <_lseek_r+0x20>
20008584:	602b      	str	r3, [r5, #0]
20008586:	bd38      	pop	{r3, r4, r5, pc}

20008588 <_read_r>:
20008588:	b538      	push	{r3, r4, r5, lr}
2000858a:	f649 5480 	movw	r4, #40320	; 0x9d80
2000858e:	f2c2 0400 	movt	r4, #8192	; 0x2000
20008592:	4605      	mov	r5, r0
20008594:	4608      	mov	r0, r1
20008596:	4611      	mov	r1, r2
20008598:	461a      	mov	r2, r3
2000859a:	2300      	movs	r3, #0
2000859c:	6023      	str	r3, [r4, #0]
2000859e:	f7f8 fdff 	bl	200011a0 <_read>
200085a2:	f1b0 3fff 	cmp.w	r0, #4294967295
200085a6:	d000      	beq.n	200085aa <_read_r+0x22>
200085a8:	bd38      	pop	{r3, r4, r5, pc}
200085aa:	6823      	ldr	r3, [r4, #0]
200085ac:	2b00      	cmp	r3, #0
200085ae:	d0fb      	beq.n	200085a8 <_read_r+0x20>
200085b0:	602b      	str	r3, [r5, #0]
200085b2:	bd38      	pop	{r3, r4, r5, pc}
200085b4:	0000      	lsls	r0, r0, #0
	...

200085b8 <__aeabi_uidiv>:
200085b8:	1e4a      	subs	r2, r1, #1
200085ba:	bf08      	it	eq
200085bc:	4770      	bxeq	lr
200085be:	f0c0 8124 	bcc.w	2000880a <__aeabi_uidiv+0x252>
200085c2:	4288      	cmp	r0, r1
200085c4:	f240 8116 	bls.w	200087f4 <__aeabi_uidiv+0x23c>
200085c8:	4211      	tst	r1, r2
200085ca:	f000 8117 	beq.w	200087fc <__aeabi_uidiv+0x244>
200085ce:	fab0 f380 	clz	r3, r0
200085d2:	fab1 f281 	clz	r2, r1
200085d6:	eba2 0303 	sub.w	r3, r2, r3
200085da:	f1c3 031f 	rsb	r3, r3, #31
200085de:	a204      	add	r2, pc, #16	; (adr r2, 200085f0 <__aeabi_uidiv+0x38>)
200085e0:	eb02 1303 	add.w	r3, r2, r3, lsl #4
200085e4:	f04f 0200 	mov.w	r2, #0
200085e8:	469f      	mov	pc, r3
200085ea:	bf00      	nop
200085ec:	f3af 8000 	nop.w
200085f0:	ebb0 7fc1 	cmp.w	r0, r1, lsl #31
200085f4:	bf00      	nop
200085f6:	eb42 0202 	adc.w	r2, r2, r2
200085fa:	bf28      	it	cs
200085fc:	eba0 70c1 	subcs.w	r0, r0, r1, lsl #31
20008600:	ebb0 7f81 	cmp.w	r0, r1, lsl #30
20008604:	bf00      	nop
20008606:	eb42 0202 	adc.w	r2, r2, r2
2000860a:	bf28      	it	cs
2000860c:	eba0 7081 	subcs.w	r0, r0, r1, lsl #30
20008610:	ebb0 7f41 	cmp.w	r0, r1, lsl #29
20008614:	bf00      	nop
20008616:	eb42 0202 	adc.w	r2, r2, r2
2000861a:	bf28      	it	cs
2000861c:	eba0 7041 	subcs.w	r0, r0, r1, lsl #29
20008620:	ebb0 7f01 	cmp.w	r0, r1, lsl #28
20008624:	bf00      	nop
20008626:	eb42 0202 	adc.w	r2, r2, r2
2000862a:	bf28      	it	cs
2000862c:	eba0 7001 	subcs.w	r0, r0, r1, lsl #28
20008630:	ebb0 6fc1 	cmp.w	r0, r1, lsl #27
20008634:	bf00      	nop
20008636:	eb42 0202 	adc.w	r2, r2, r2
2000863a:	bf28      	it	cs
2000863c:	eba0 60c1 	subcs.w	r0, r0, r1, lsl #27
20008640:	ebb0 6f81 	cmp.w	r0, r1, lsl #26
20008644:	bf00      	nop
20008646:	eb42 0202 	adc.w	r2, r2, r2
2000864a:	bf28      	it	cs
2000864c:	eba0 6081 	subcs.w	r0, r0, r1, lsl #26
20008650:	ebb0 6f41 	cmp.w	r0, r1, lsl #25
20008654:	bf00      	nop
20008656:	eb42 0202 	adc.w	r2, r2, r2
2000865a:	bf28      	it	cs
2000865c:	eba0 6041 	subcs.w	r0, r0, r1, lsl #25
20008660:	ebb0 6f01 	cmp.w	r0, r1, lsl #24
20008664:	bf00      	nop
20008666:	eb42 0202 	adc.w	r2, r2, r2
2000866a:	bf28      	it	cs
2000866c:	eba0 6001 	subcs.w	r0, r0, r1, lsl #24
20008670:	ebb0 5fc1 	cmp.w	r0, r1, lsl #23
20008674:	bf00      	nop
20008676:	eb42 0202 	adc.w	r2, r2, r2
2000867a:	bf28      	it	cs
2000867c:	eba0 50c1 	subcs.w	r0, r0, r1, lsl #23
20008680:	ebb0 5f81 	cmp.w	r0, r1, lsl #22
20008684:	bf00      	nop
20008686:	eb42 0202 	adc.w	r2, r2, r2
2000868a:	bf28      	it	cs
2000868c:	eba0 5081 	subcs.w	r0, r0, r1, lsl #22
20008690:	ebb0 5f41 	cmp.w	r0, r1, lsl #21
20008694:	bf00      	nop
20008696:	eb42 0202 	adc.w	r2, r2, r2
2000869a:	bf28      	it	cs
2000869c:	eba0 5041 	subcs.w	r0, r0, r1, lsl #21
200086a0:	ebb0 5f01 	cmp.w	r0, r1, lsl #20
200086a4:	bf00      	nop
200086a6:	eb42 0202 	adc.w	r2, r2, r2
200086aa:	bf28      	it	cs
200086ac:	eba0 5001 	subcs.w	r0, r0, r1, lsl #20
200086b0:	ebb0 4fc1 	cmp.w	r0, r1, lsl #19
200086b4:	bf00      	nop
200086b6:	eb42 0202 	adc.w	r2, r2, r2
200086ba:	bf28      	it	cs
200086bc:	eba0 40c1 	subcs.w	r0, r0, r1, lsl #19
200086c0:	ebb0 4f81 	cmp.w	r0, r1, lsl #18
200086c4:	bf00      	nop
200086c6:	eb42 0202 	adc.w	r2, r2, r2
200086ca:	bf28      	it	cs
200086cc:	eba0 4081 	subcs.w	r0, r0, r1, lsl #18
200086d0:	ebb0 4f41 	cmp.w	r0, r1, lsl #17
200086d4:	bf00      	nop
200086d6:	eb42 0202 	adc.w	r2, r2, r2
200086da:	bf28      	it	cs
200086dc:	eba0 4041 	subcs.w	r0, r0, r1, lsl #17
200086e0:	ebb0 4f01 	cmp.w	r0, r1, lsl #16
200086e4:	bf00      	nop
200086e6:	eb42 0202 	adc.w	r2, r2, r2
200086ea:	bf28      	it	cs
200086ec:	eba0 4001 	subcs.w	r0, r0, r1, lsl #16
200086f0:	ebb0 3fc1 	cmp.w	r0, r1, lsl #15
200086f4:	bf00      	nop
200086f6:	eb42 0202 	adc.w	r2, r2, r2
200086fa:	bf28      	it	cs
200086fc:	eba0 30c1 	subcs.w	r0, r0, r1, lsl #15
20008700:	ebb0 3f81 	cmp.w	r0, r1, lsl #14
20008704:	bf00      	nop
20008706:	eb42 0202 	adc.w	r2, r2, r2
2000870a:	bf28      	it	cs
2000870c:	eba0 3081 	subcs.w	r0, r0, r1, lsl #14
20008710:	ebb0 3f41 	cmp.w	r0, r1, lsl #13
20008714:	bf00      	nop
20008716:	eb42 0202 	adc.w	r2, r2, r2
2000871a:	bf28      	it	cs
2000871c:	eba0 3041 	subcs.w	r0, r0, r1, lsl #13
20008720:	ebb0 3f01 	cmp.w	r0, r1, lsl #12
20008724:	bf00      	nop
20008726:	eb42 0202 	adc.w	r2, r2, r2
2000872a:	bf28      	it	cs
2000872c:	eba0 3001 	subcs.w	r0, r0, r1, lsl #12
20008730:	ebb0 2fc1 	cmp.w	r0, r1, lsl #11
20008734:	bf00      	nop
20008736:	eb42 0202 	adc.w	r2, r2, r2
2000873a:	bf28      	it	cs
2000873c:	eba0 20c1 	subcs.w	r0, r0, r1, lsl #11
20008740:	ebb0 2f81 	cmp.w	r0, r1, lsl #10
20008744:	bf00      	nop
20008746:	eb42 0202 	adc.w	r2, r2, r2
2000874a:	bf28      	it	cs
2000874c:	eba0 2081 	subcs.w	r0, r0, r1, lsl #10
20008750:	ebb0 2f41 	cmp.w	r0, r1, lsl #9
20008754:	bf00      	nop
20008756:	eb42 0202 	adc.w	r2, r2, r2
2000875a:	bf28      	it	cs
2000875c:	eba0 2041 	subcs.w	r0, r0, r1, lsl #9
20008760:	ebb0 2f01 	cmp.w	r0, r1, lsl #8
20008764:	bf00      	nop
20008766:	eb42 0202 	adc.w	r2, r2, r2
2000876a:	bf28      	it	cs
2000876c:	eba0 2001 	subcs.w	r0, r0, r1, lsl #8
20008770:	ebb0 1fc1 	cmp.w	r0, r1, lsl #7
20008774:	bf00      	nop
20008776:	eb42 0202 	adc.w	r2, r2, r2
2000877a:	bf28      	it	cs
2000877c:	eba0 10c1 	subcs.w	r0, r0, r1, lsl #7
20008780:	ebb0 1f81 	cmp.w	r0, r1, lsl #6
20008784:	bf00      	nop
20008786:	eb42 0202 	adc.w	r2, r2, r2
2000878a:	bf28      	it	cs
2000878c:	eba0 1081 	subcs.w	r0, r0, r1, lsl #6
20008790:	ebb0 1f41 	cmp.w	r0, r1, lsl #5
20008794:	bf00      	nop
20008796:	eb42 0202 	adc.w	r2, r2, r2
2000879a:	bf28      	it	cs
2000879c:	eba0 1041 	subcs.w	r0, r0, r1, lsl #5
200087a0:	ebb0 1f01 	cmp.w	r0, r1, lsl #4
200087a4:	bf00      	nop
200087a6:	eb42 0202 	adc.w	r2, r2, r2
200087aa:	bf28      	it	cs
200087ac:	eba0 1001 	subcs.w	r0, r0, r1, lsl #4
200087b0:	ebb0 0fc1 	cmp.w	r0, r1, lsl #3
200087b4:	bf00      	nop
200087b6:	eb42 0202 	adc.w	r2, r2, r2
200087ba:	bf28      	it	cs
200087bc:	eba0 00c1 	subcs.w	r0, r0, r1, lsl #3
200087c0:	ebb0 0f81 	cmp.w	r0, r1, lsl #2
200087c4:	bf00      	nop
200087c6:	eb42 0202 	adc.w	r2, r2, r2
200087ca:	bf28      	it	cs
200087cc:	eba0 0081 	subcs.w	r0, r0, r1, lsl #2
200087d0:	ebb0 0f41 	cmp.w	r0, r1, lsl #1
200087d4:	bf00      	nop
200087d6:	eb42 0202 	adc.w	r2, r2, r2
200087da:	bf28      	it	cs
200087dc:	eba0 0041 	subcs.w	r0, r0, r1, lsl #1
200087e0:	ebb0 0f01 	cmp.w	r0, r1
200087e4:	bf00      	nop
200087e6:	eb42 0202 	adc.w	r2, r2, r2
200087ea:	bf28      	it	cs
200087ec:	eba0 0001 	subcs.w	r0, r0, r1
200087f0:	4610      	mov	r0, r2
200087f2:	4770      	bx	lr
200087f4:	bf0c      	ite	eq
200087f6:	2001      	moveq	r0, #1
200087f8:	2000      	movne	r0, #0
200087fa:	4770      	bx	lr
200087fc:	fab1 f281 	clz	r2, r1
20008800:	f1c2 021f 	rsb	r2, r2, #31
20008804:	fa20 f002 	lsr.w	r0, r0, r2
20008808:	4770      	bx	lr
2000880a:	b108      	cbz	r0, 20008810 <__aeabi_uidiv+0x258>
2000880c:	f04f 30ff 	mov.w	r0, #4294967295
20008810:	f000 b80e 	b.w	20008830 <__aeabi_idiv0>

20008814 <__aeabi_uidivmod>:
20008814:	2900      	cmp	r1, #0
20008816:	d0f8      	beq.n	2000880a <__aeabi_uidiv+0x252>
20008818:	e92d 4003 	stmdb	sp!, {r0, r1, lr}
2000881c:	f7ff fecc 	bl	200085b8 <__aeabi_uidiv>
20008820:	e8bd 4006 	ldmia.w	sp!, {r1, r2, lr}
20008824:	fb02 f300 	mul.w	r3, r2, r0
20008828:	eba1 0103 	sub.w	r1, r1, r3
2000882c:	4770      	bx	lr
2000882e:	bf00      	nop

20008830 <__aeabi_idiv0>:
20008830:	4770      	bx	lr
20008832:	bf00      	nop

20008834 <__gedf2>:
20008834:	f04f 3cff 	mov.w	ip, #4294967295
20008838:	e006      	b.n	20008848 <__cmpdf2+0x4>
2000883a:	bf00      	nop

2000883c <__ledf2>:
2000883c:	f04f 0c01 	mov.w	ip, #1
20008840:	e002      	b.n	20008848 <__cmpdf2+0x4>
20008842:	bf00      	nop

20008844 <__cmpdf2>:
20008844:	f04f 0c01 	mov.w	ip, #1
20008848:	f84d cd04 	str.w	ip, [sp, #-4]!
2000884c:	ea4f 0c41 	mov.w	ip, r1, lsl #1
20008850:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
20008854:	ea4f 0c43 	mov.w	ip, r3, lsl #1
20008858:	bf18      	it	ne
2000885a:	ea7f 5c6c 	mvnsne.w	ip, ip, asr #21
2000885e:	d01b      	beq.n	20008898 <__cmpdf2+0x54>
20008860:	b001      	add	sp, #4
20008862:	ea50 0c41 	orrs.w	ip, r0, r1, lsl #1
20008866:	bf0c      	ite	eq
20008868:	ea52 0c43 	orrseq.w	ip, r2, r3, lsl #1
2000886c:	ea91 0f03 	teqne	r1, r3
20008870:	bf02      	ittt	eq
20008872:	ea90 0f02 	teqeq	r0, r2
20008876:	2000      	moveq	r0, #0
20008878:	4770      	bxeq	lr
2000887a:	f110 0f00 	cmn.w	r0, #0
2000887e:	ea91 0f03 	teq	r1, r3
20008882:	bf58      	it	pl
20008884:	4299      	cmppl	r1, r3
20008886:	bf08      	it	eq
20008888:	4290      	cmpeq	r0, r2
2000888a:	bf2c      	ite	cs
2000888c:	17d8      	asrcs	r0, r3, #31
2000888e:	ea6f 70e3 	mvncc.w	r0, r3, asr #31
20008892:	f040 0001 	orr.w	r0, r0, #1
20008896:	4770      	bx	lr
20008898:	ea4f 0c41 	mov.w	ip, r1, lsl #1
2000889c:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
200088a0:	d102      	bne.n	200088a8 <__cmpdf2+0x64>
200088a2:	ea50 3c01 	orrs.w	ip, r0, r1, lsl #12
200088a6:	d107      	bne.n	200088b8 <__cmpdf2+0x74>
200088a8:	ea4f 0c43 	mov.w	ip, r3, lsl #1
200088ac:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
200088b0:	d1d6      	bne.n	20008860 <__cmpdf2+0x1c>
200088b2:	ea52 3c03 	orrs.w	ip, r2, r3, lsl #12
200088b6:	d0d3      	beq.n	20008860 <__cmpdf2+0x1c>
200088b8:	f85d 0b04 	ldr.w	r0, [sp], #4
200088bc:	4770      	bx	lr
200088be:	bf00      	nop

200088c0 <__aeabi_cdrcmple>:
200088c0:	4684      	mov	ip, r0
200088c2:	4610      	mov	r0, r2
200088c4:	4662      	mov	r2, ip
200088c6:	468c      	mov	ip, r1
200088c8:	4619      	mov	r1, r3
200088ca:	4663      	mov	r3, ip
200088cc:	e000      	b.n	200088d0 <__aeabi_cdcmpeq>
200088ce:	bf00      	nop

200088d0 <__aeabi_cdcmpeq>:
200088d0:	b501      	push	{r0, lr}
200088d2:	f7ff ffb7 	bl	20008844 <__cmpdf2>
200088d6:	2800      	cmp	r0, #0
200088d8:	bf48      	it	mi
200088da:	f110 0f00 	cmnmi.w	r0, #0
200088de:	bd01      	pop	{r0, pc}

200088e0 <__aeabi_dcmpeq>:
200088e0:	f84d ed08 	str.w	lr, [sp, #-8]!
200088e4:	f7ff fff4 	bl	200088d0 <__aeabi_cdcmpeq>
200088e8:	bf0c      	ite	eq
200088ea:	2001      	moveq	r0, #1
200088ec:	2000      	movne	r0, #0
200088ee:	f85d fb08 	ldr.w	pc, [sp], #8
200088f2:	bf00      	nop

200088f4 <__aeabi_dcmplt>:
200088f4:	f84d ed08 	str.w	lr, [sp, #-8]!
200088f8:	f7ff ffea 	bl	200088d0 <__aeabi_cdcmpeq>
200088fc:	bf34      	ite	cc
200088fe:	2001      	movcc	r0, #1
20008900:	2000      	movcs	r0, #0
20008902:	f85d fb08 	ldr.w	pc, [sp], #8
20008906:	bf00      	nop

20008908 <__aeabi_dcmple>:
20008908:	f84d ed08 	str.w	lr, [sp, #-8]!
2000890c:	f7ff ffe0 	bl	200088d0 <__aeabi_cdcmpeq>
20008910:	bf94      	ite	ls
20008912:	2001      	movls	r0, #1
20008914:	2000      	movhi	r0, #0
20008916:	f85d fb08 	ldr.w	pc, [sp], #8
2000891a:	bf00      	nop

2000891c <__aeabi_dcmpge>:
2000891c:	f84d ed08 	str.w	lr, [sp, #-8]!
20008920:	f7ff ffce 	bl	200088c0 <__aeabi_cdrcmple>
20008924:	bf94      	ite	ls
20008926:	2001      	movls	r0, #1
20008928:	2000      	movhi	r0, #0
2000892a:	f85d fb08 	ldr.w	pc, [sp], #8
2000892e:	bf00      	nop

20008930 <__aeabi_dcmpgt>:
20008930:	f84d ed08 	str.w	lr, [sp, #-8]!
20008934:	f7ff ffc4 	bl	200088c0 <__aeabi_cdrcmple>
20008938:	bf34      	ite	cc
2000893a:	2001      	movcc	r0, #1
2000893c:	2000      	movcs	r0, #0
2000893e:	f85d fb08 	ldr.w	pc, [sp], #8
20008942:	bf00      	nop

20008944 <__aeabi_d2iz>:
20008944:	ea4f 0241 	mov.w	r2, r1, lsl #1
20008948:	f512 1200 	adds.w	r2, r2, #2097152	; 0x200000
2000894c:	d215      	bcs.n	2000897a <__aeabi_d2iz+0x36>
2000894e:	d511      	bpl.n	20008974 <__aeabi_d2iz+0x30>
20008950:	f46f 7378 	mvn.w	r3, #992	; 0x3e0
20008954:	ebb3 5262 	subs.w	r2, r3, r2, asr #21
20008958:	d912      	bls.n	20008980 <__aeabi_d2iz+0x3c>
2000895a:	ea4f 23c1 	mov.w	r3, r1, lsl #11
2000895e:	f043 4300 	orr.w	r3, r3, #2147483648	; 0x80000000
20008962:	ea43 5350 	orr.w	r3, r3, r0, lsr #21
20008966:	f011 4f00 	tst.w	r1, #2147483648	; 0x80000000
2000896a:	fa23 f002 	lsr.w	r0, r3, r2
2000896e:	bf18      	it	ne
20008970:	4240      	negne	r0, r0
20008972:	4770      	bx	lr
20008974:	f04f 0000 	mov.w	r0, #0
20008978:	4770      	bx	lr
2000897a:	ea50 3001 	orrs.w	r0, r0, r1, lsl #12
2000897e:	d105      	bne.n	2000898c <__aeabi_d2iz+0x48>
20008980:	f011 4000 	ands.w	r0, r1, #2147483648	; 0x80000000
20008984:	bf08      	it	eq
20008986:	f06f 4000 	mvneq.w	r0, #2147483648	; 0x80000000
2000898a:	4770      	bx	lr
2000898c:	f04f 0000 	mov.w	r0, #0
20008990:	4770      	bx	lr
20008992:	bf00      	nop

20008994 <__aeabi_uldivmod>:
20008994:	b94b      	cbnz	r3, 200089aa <__aeabi_uldivmod+0x16>
20008996:	b942      	cbnz	r2, 200089aa <__aeabi_uldivmod+0x16>
20008998:	2900      	cmp	r1, #0
2000899a:	bf08      	it	eq
2000899c:	2800      	cmpeq	r0, #0
2000899e:	d002      	beq.n	200089a6 <__aeabi_uldivmod+0x12>
200089a0:	f04f 31ff 	mov.w	r1, #4294967295
200089a4:	4608      	mov	r0, r1
200089a6:	f7ff bf43 	b.w	20008830 <__aeabi_idiv0>
200089aa:	b082      	sub	sp, #8
200089ac:	46ec      	mov	ip, sp
200089ae:	e92d 5000 	stmdb	sp!, {ip, lr}
200089b2:	f000 f805 	bl	200089c0 <__gnu_uldivmod_helper>
200089b6:	f8dd e004 	ldr.w	lr, [sp, #4]
200089ba:	b002      	add	sp, #8
200089bc:	bc0c      	pop	{r2, r3}
200089be:	4770      	bx	lr

200089c0 <__gnu_uldivmod_helper>:
200089c0:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
200089c2:	4614      	mov	r4, r2
200089c4:	461d      	mov	r5, r3
200089c6:	4606      	mov	r6, r0
200089c8:	460f      	mov	r7, r1
200089ca:	f000 f9d7 	bl	20008d7c <__udivdi3>
200089ce:	fb00 f505 	mul.w	r5, r0, r5
200089d2:	fba0 2304 	umull	r2, r3, r0, r4
200089d6:	fb04 5401 	mla	r4, r4, r1, r5
200089da:	18e3      	adds	r3, r4, r3
200089dc:	1ab6      	subs	r6, r6, r2
200089de:	eb67 0703 	sbc.w	r7, r7, r3
200089e2:	9b06      	ldr	r3, [sp, #24]
200089e4:	e9c3 6700 	strd	r6, r7, [r3]
200089e8:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
200089ea:	bf00      	nop

200089ec <__gnu_ldivmod_helper>:
200089ec:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
200089ee:	4614      	mov	r4, r2
200089f0:	461d      	mov	r5, r3
200089f2:	4606      	mov	r6, r0
200089f4:	460f      	mov	r7, r1
200089f6:	f000 f80f 	bl	20008a18 <__divdi3>
200089fa:	fb00 f505 	mul.w	r5, r0, r5
200089fe:	fba0 2304 	umull	r2, r3, r0, r4
20008a02:	fb04 5401 	mla	r4, r4, r1, r5
20008a06:	18e3      	adds	r3, r4, r3
20008a08:	1ab6      	subs	r6, r6, r2
20008a0a:	eb67 0703 	sbc.w	r7, r7, r3
20008a0e:	9b06      	ldr	r3, [sp, #24]
20008a10:	e9c3 6700 	strd	r6, r7, [r3]
20008a14:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
20008a16:	bf00      	nop

20008a18 <__divdi3>:
20008a18:	2900      	cmp	r1, #0
20008a1a:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
20008a1e:	b085      	sub	sp, #20
20008a20:	f2c0 80c8 	blt.w	20008bb4 <__divdi3+0x19c>
20008a24:	2600      	movs	r6, #0
20008a26:	2b00      	cmp	r3, #0
20008a28:	f2c0 80bf 	blt.w	20008baa <__divdi3+0x192>
20008a2c:	4689      	mov	r9, r1
20008a2e:	4614      	mov	r4, r2
20008a30:	4605      	mov	r5, r0
20008a32:	469b      	mov	fp, r3
20008a34:	2b00      	cmp	r3, #0
20008a36:	d14a      	bne.n	20008ace <__divdi3+0xb6>
20008a38:	428a      	cmp	r2, r1
20008a3a:	d957      	bls.n	20008aec <__divdi3+0xd4>
20008a3c:	fab2 f382 	clz	r3, r2
20008a40:	b153      	cbz	r3, 20008a58 <__divdi3+0x40>
20008a42:	f1c3 0020 	rsb	r0, r3, #32
20008a46:	fa01 f903 	lsl.w	r9, r1, r3
20008a4a:	fa25 f800 	lsr.w	r8, r5, r0
20008a4e:	fa12 f403 	lsls.w	r4, r2, r3
20008a52:	409d      	lsls	r5, r3
20008a54:	ea48 0909 	orr.w	r9, r8, r9
20008a58:	0c27      	lsrs	r7, r4, #16
20008a5a:	4648      	mov	r0, r9
20008a5c:	4639      	mov	r1, r7
20008a5e:	fa1f fb84 	uxth.w	fp, r4
20008a62:	f7ff fda9 	bl	200085b8 <__aeabi_uidiv>
20008a66:	4639      	mov	r1, r7
20008a68:	4682      	mov	sl, r0
20008a6a:	4648      	mov	r0, r9
20008a6c:	f7ff fed2 	bl	20008814 <__aeabi_uidivmod>
20008a70:	0c2a      	lsrs	r2, r5, #16
20008a72:	fb0b f30a 	mul.w	r3, fp, sl
20008a76:	ea42 4901 	orr.w	r9, r2, r1, lsl #16
20008a7a:	454b      	cmp	r3, r9
20008a7c:	d909      	bls.n	20008a92 <__divdi3+0x7a>
20008a7e:	eb19 0904 	adds.w	r9, r9, r4
20008a82:	f10a 3aff 	add.w	sl, sl, #4294967295
20008a86:	d204      	bcs.n	20008a92 <__divdi3+0x7a>
20008a88:	454b      	cmp	r3, r9
20008a8a:	bf84      	itt	hi
20008a8c:	f10a 3aff 	addhi.w	sl, sl, #4294967295
20008a90:	44a1      	addhi	r9, r4
20008a92:	ebc3 0909 	rsb	r9, r3, r9
20008a96:	4639      	mov	r1, r7
20008a98:	4648      	mov	r0, r9
20008a9a:	b2ad      	uxth	r5, r5
20008a9c:	f7ff fd8c 	bl	200085b8 <__aeabi_uidiv>
20008aa0:	4639      	mov	r1, r7
20008aa2:	4680      	mov	r8, r0
20008aa4:	4648      	mov	r0, r9
20008aa6:	f7ff feb5 	bl	20008814 <__aeabi_uidivmod>
20008aaa:	fb0b fb08 	mul.w	fp, fp, r8
20008aae:	ea45 4501 	orr.w	r5, r5, r1, lsl #16
20008ab2:	45ab      	cmp	fp, r5
20008ab4:	d907      	bls.n	20008ac6 <__divdi3+0xae>
20008ab6:	192d      	adds	r5, r5, r4
20008ab8:	f108 38ff 	add.w	r8, r8, #4294967295
20008abc:	d203      	bcs.n	20008ac6 <__divdi3+0xae>
20008abe:	45ab      	cmp	fp, r5
20008ac0:	bf88      	it	hi
20008ac2:	f108 38ff 	addhi.w	r8, r8, #4294967295
20008ac6:	ea48 480a 	orr.w	r8, r8, sl, lsl #16
20008aca:	2700      	movs	r7, #0
20008acc:	e003      	b.n	20008ad6 <__divdi3+0xbe>
20008ace:	428b      	cmp	r3, r1
20008ad0:	d957      	bls.n	20008b82 <__divdi3+0x16a>
20008ad2:	2700      	movs	r7, #0
20008ad4:	46b8      	mov	r8, r7
20008ad6:	4642      	mov	r2, r8
20008ad8:	463b      	mov	r3, r7
20008ada:	b116      	cbz	r6, 20008ae2 <__divdi3+0xca>
20008adc:	4252      	negs	r2, r2
20008ade:	eb63 0343 	sbc.w	r3, r3, r3, lsl #1
20008ae2:	4619      	mov	r1, r3
20008ae4:	4610      	mov	r0, r2
20008ae6:	b005      	add	sp, #20
20008ae8:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
20008aec:	b922      	cbnz	r2, 20008af8 <__divdi3+0xe0>
20008aee:	4611      	mov	r1, r2
20008af0:	2001      	movs	r0, #1
20008af2:	f7ff fd61 	bl	200085b8 <__aeabi_uidiv>
20008af6:	4604      	mov	r4, r0
20008af8:	fab4 f884 	clz	r8, r4
20008afc:	f1b8 0f00 	cmp.w	r8, #0
20008b00:	d15e      	bne.n	20008bc0 <__divdi3+0x1a8>
20008b02:	ebc4 0809 	rsb	r8, r4, r9
20008b06:	0c27      	lsrs	r7, r4, #16
20008b08:	fa1f f984 	uxth.w	r9, r4
20008b0c:	2101      	movs	r1, #1
20008b0e:	9102      	str	r1, [sp, #8]
20008b10:	4639      	mov	r1, r7
20008b12:	4640      	mov	r0, r8
20008b14:	f7ff fd50 	bl	200085b8 <__aeabi_uidiv>
20008b18:	4639      	mov	r1, r7
20008b1a:	4682      	mov	sl, r0
20008b1c:	4640      	mov	r0, r8
20008b1e:	f7ff fe79 	bl	20008814 <__aeabi_uidivmod>
20008b22:	ea4f 4815 	mov.w	r8, r5, lsr #16
20008b26:	fb09 f30a 	mul.w	r3, r9, sl
20008b2a:	ea48 4b01 	orr.w	fp, r8, r1, lsl #16
20008b2e:	455b      	cmp	r3, fp
20008b30:	d909      	bls.n	20008b46 <__divdi3+0x12e>
20008b32:	eb1b 0b04 	adds.w	fp, fp, r4
20008b36:	f10a 3aff 	add.w	sl, sl, #4294967295
20008b3a:	d204      	bcs.n	20008b46 <__divdi3+0x12e>
20008b3c:	455b      	cmp	r3, fp
20008b3e:	bf84      	itt	hi
20008b40:	f10a 3aff 	addhi.w	sl, sl, #4294967295
20008b44:	44a3      	addhi	fp, r4
20008b46:	ebc3 0b0b 	rsb	fp, r3, fp
20008b4a:	4639      	mov	r1, r7
20008b4c:	4658      	mov	r0, fp
20008b4e:	b2ad      	uxth	r5, r5
20008b50:	f7ff fd32 	bl	200085b8 <__aeabi_uidiv>
20008b54:	4639      	mov	r1, r7
20008b56:	4680      	mov	r8, r0
20008b58:	4658      	mov	r0, fp
20008b5a:	f7ff fe5b 	bl	20008814 <__aeabi_uidivmod>
20008b5e:	fb09 f908 	mul.w	r9, r9, r8
20008b62:	ea45 4501 	orr.w	r5, r5, r1, lsl #16
20008b66:	45a9      	cmp	r9, r5
20008b68:	d907      	bls.n	20008b7a <__divdi3+0x162>
20008b6a:	192d      	adds	r5, r5, r4
20008b6c:	f108 38ff 	add.w	r8, r8, #4294967295
20008b70:	d203      	bcs.n	20008b7a <__divdi3+0x162>
20008b72:	45a9      	cmp	r9, r5
20008b74:	bf88      	it	hi
20008b76:	f108 38ff 	addhi.w	r8, r8, #4294967295
20008b7a:	ea48 480a 	orr.w	r8, r8, sl, lsl #16
20008b7e:	9f02      	ldr	r7, [sp, #8]
20008b80:	e7a9      	b.n	20008ad6 <__divdi3+0xbe>
20008b82:	fab3 f783 	clz	r7, r3
20008b86:	2f00      	cmp	r7, #0
20008b88:	d168      	bne.n	20008c5c <__divdi3+0x244>
20008b8a:	428b      	cmp	r3, r1
20008b8c:	bf2c      	ite	cs
20008b8e:	f04f 0900 	movcs.w	r9, #0
20008b92:	f04f 0901 	movcc.w	r9, #1
20008b96:	4282      	cmp	r2, r0
20008b98:	bf8c      	ite	hi
20008b9a:	464c      	movhi	r4, r9
20008b9c:	f049 0401 	orrls.w	r4, r9, #1
20008ba0:	2c00      	cmp	r4, #0
20008ba2:	d096      	beq.n	20008ad2 <__divdi3+0xba>
20008ba4:	f04f 0801 	mov.w	r8, #1
20008ba8:	e795      	b.n	20008ad6 <__divdi3+0xbe>
20008baa:	4252      	negs	r2, r2
20008bac:	eb63 0343 	sbc.w	r3, r3, r3, lsl #1
20008bb0:	43f6      	mvns	r6, r6
20008bb2:	e73b      	b.n	20008a2c <__divdi3+0x14>
20008bb4:	4240      	negs	r0, r0
20008bb6:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
20008bba:	f04f 36ff 	mov.w	r6, #4294967295
20008bbe:	e732      	b.n	20008a26 <__divdi3+0xe>
20008bc0:	fa04 f408 	lsl.w	r4, r4, r8
20008bc4:	f1c8 0720 	rsb	r7, r8, #32
20008bc8:	fa35 f307 	lsrs.w	r3, r5, r7
20008bcc:	fa29 fa07 	lsr.w	sl, r9, r7
20008bd0:	0c27      	lsrs	r7, r4, #16
20008bd2:	fa09 fb08 	lsl.w	fp, r9, r8
20008bd6:	4639      	mov	r1, r7
20008bd8:	4650      	mov	r0, sl
20008bda:	ea43 020b 	orr.w	r2, r3, fp
20008bde:	9202      	str	r2, [sp, #8]
20008be0:	f7ff fcea 	bl	200085b8 <__aeabi_uidiv>
20008be4:	4639      	mov	r1, r7
20008be6:	fa1f f984 	uxth.w	r9, r4
20008bea:	4683      	mov	fp, r0
20008bec:	4650      	mov	r0, sl
20008bee:	f7ff fe11 	bl	20008814 <__aeabi_uidivmod>
20008bf2:	9802      	ldr	r0, [sp, #8]
20008bf4:	fb09 f20b 	mul.w	r2, r9, fp
20008bf8:	0c03      	lsrs	r3, r0, #16
20008bfa:	ea43 4301 	orr.w	r3, r3, r1, lsl #16
20008bfe:	429a      	cmp	r2, r3
20008c00:	d904      	bls.n	20008c0c <__divdi3+0x1f4>
20008c02:	191b      	adds	r3, r3, r4
20008c04:	f10b 3bff 	add.w	fp, fp, #4294967295
20008c08:	f0c0 80b1 	bcc.w	20008d6e <__divdi3+0x356>
20008c0c:	1a9b      	subs	r3, r3, r2
20008c0e:	4639      	mov	r1, r7
20008c10:	4618      	mov	r0, r3
20008c12:	9301      	str	r3, [sp, #4]
20008c14:	f7ff fcd0 	bl	200085b8 <__aeabi_uidiv>
20008c18:	9901      	ldr	r1, [sp, #4]
20008c1a:	4682      	mov	sl, r0
20008c1c:	4608      	mov	r0, r1
20008c1e:	4639      	mov	r1, r7
20008c20:	f7ff fdf8 	bl	20008814 <__aeabi_uidivmod>
20008c24:	f8dd c008 	ldr.w	ip, [sp, #8]
20008c28:	fb09 f30a 	mul.w	r3, r9, sl
20008c2c:	fa1f f08c 	uxth.w	r0, ip
20008c30:	ea40 4201 	orr.w	r2, r0, r1, lsl #16
20008c34:	4293      	cmp	r3, r2
20008c36:	d908      	bls.n	20008c4a <__divdi3+0x232>
20008c38:	1912      	adds	r2, r2, r4
20008c3a:	f10a 3aff 	add.w	sl, sl, #4294967295
20008c3e:	d204      	bcs.n	20008c4a <__divdi3+0x232>
20008c40:	4293      	cmp	r3, r2
20008c42:	bf84      	itt	hi
20008c44:	f10a 3aff 	addhi.w	sl, sl, #4294967295
20008c48:	1912      	addhi	r2, r2, r4
20008c4a:	fa05 f508 	lsl.w	r5, r5, r8
20008c4e:	ea4a 4e0b 	orr.w	lr, sl, fp, lsl #16
20008c52:	ebc3 0802 	rsb	r8, r3, r2
20008c56:	f8cd e008 	str.w	lr, [sp, #8]
20008c5a:	e759      	b.n	20008b10 <__divdi3+0xf8>
20008c5c:	f1c7 0020 	rsb	r0, r7, #32
20008c60:	fa03 fa07 	lsl.w	sl, r3, r7
20008c64:	40c2      	lsrs	r2, r0
20008c66:	fa35 f300 	lsrs.w	r3, r5, r0
20008c6a:	ea42 0b0a 	orr.w	fp, r2, sl
20008c6e:	fa21 f800 	lsr.w	r8, r1, r0
20008c72:	fa01 f907 	lsl.w	r9, r1, r7
20008c76:	4640      	mov	r0, r8
20008c78:	ea4f 4a1b 	mov.w	sl, fp, lsr #16
20008c7c:	ea43 0109 	orr.w	r1, r3, r9
20008c80:	9102      	str	r1, [sp, #8]
20008c82:	4651      	mov	r1, sl
20008c84:	fa1f f28b 	uxth.w	r2, fp
20008c88:	9203      	str	r2, [sp, #12]
20008c8a:	f7ff fc95 	bl	200085b8 <__aeabi_uidiv>
20008c8e:	4651      	mov	r1, sl
20008c90:	4681      	mov	r9, r0
20008c92:	4640      	mov	r0, r8
20008c94:	f7ff fdbe 	bl	20008814 <__aeabi_uidivmod>
20008c98:	9b03      	ldr	r3, [sp, #12]
20008c9a:	f8dd c008 	ldr.w	ip, [sp, #8]
20008c9e:	fb03 f209 	mul.w	r2, r3, r9
20008ca2:	ea4f 401c 	mov.w	r0, ip, lsr #16
20008ca6:	fa14 f307 	lsls.w	r3, r4, r7
20008caa:	ea40 4401 	orr.w	r4, r0, r1, lsl #16
20008cae:	42a2      	cmp	r2, r4
20008cb0:	d904      	bls.n	20008cbc <__divdi3+0x2a4>
20008cb2:	eb14 040b 	adds.w	r4, r4, fp
20008cb6:	f109 39ff 	add.w	r9, r9, #4294967295
20008cba:	d352      	bcc.n	20008d62 <__divdi3+0x34a>
20008cbc:	1aa4      	subs	r4, r4, r2
20008cbe:	4651      	mov	r1, sl
20008cc0:	4620      	mov	r0, r4
20008cc2:	9301      	str	r3, [sp, #4]
20008cc4:	f7ff fc78 	bl	200085b8 <__aeabi_uidiv>
20008cc8:	4651      	mov	r1, sl
20008cca:	4680      	mov	r8, r0
20008ccc:	4620      	mov	r0, r4
20008cce:	f7ff fda1 	bl	20008814 <__aeabi_uidivmod>
20008cd2:	9803      	ldr	r0, [sp, #12]
20008cd4:	f8dd c008 	ldr.w	ip, [sp, #8]
20008cd8:	fb00 f208 	mul.w	r2, r0, r8
20008cdc:	fa1f f38c 	uxth.w	r3, ip
20008ce0:	ea43 4001 	orr.w	r0, r3, r1, lsl #16
20008ce4:	9b01      	ldr	r3, [sp, #4]
20008ce6:	4282      	cmp	r2, r0
20008ce8:	d904      	bls.n	20008cf4 <__divdi3+0x2dc>
20008cea:	eb10 000b 	adds.w	r0, r0, fp
20008cee:	f108 38ff 	add.w	r8, r8, #4294967295
20008cf2:	d330      	bcc.n	20008d56 <__divdi3+0x33e>
20008cf4:	ea48 4809 	orr.w	r8, r8, r9, lsl #16
20008cf8:	fa1f fc83 	uxth.w	ip, r3
20008cfc:	0c1b      	lsrs	r3, r3, #16
20008cfe:	1a80      	subs	r0, r0, r2
20008d00:	fa1f fe88 	uxth.w	lr, r8
20008d04:	ea4f 4a18 	mov.w	sl, r8, lsr #16
20008d08:	fb0c f90e 	mul.w	r9, ip, lr
20008d0c:	fb0c fc0a 	mul.w	ip, ip, sl
20008d10:	fb03 c10e 	mla	r1, r3, lr, ip
20008d14:	fb03 f20a 	mul.w	r2, r3, sl
20008d18:	eb01 4119 	add.w	r1, r1, r9, lsr #16
20008d1c:	458c      	cmp	ip, r1
20008d1e:	bf88      	it	hi
20008d20:	f502 3280 	addhi.w	r2, r2, #65536	; 0x10000
20008d24:	eb02 4e11 	add.w	lr, r2, r1, lsr #16
20008d28:	4570      	cmp	r0, lr
20008d2a:	d310      	bcc.n	20008d4e <__divdi3+0x336>
20008d2c:	fa1f f989 	uxth.w	r9, r9
20008d30:	fa05 f707 	lsl.w	r7, r5, r7
20008d34:	eb09 4001 	add.w	r0, r9, r1, lsl #16
20008d38:	bf14      	ite	ne
20008d3a:	2200      	movne	r2, #0
20008d3c:	2201      	moveq	r2, #1
20008d3e:	4287      	cmp	r7, r0
20008d40:	bf2c      	ite	cs
20008d42:	2700      	movcs	r7, #0
20008d44:	f002 0701 	andcc.w	r7, r2, #1
20008d48:	2f00      	cmp	r7, #0
20008d4a:	f43f aec4 	beq.w	20008ad6 <__divdi3+0xbe>
20008d4e:	f108 38ff 	add.w	r8, r8, #4294967295
20008d52:	2700      	movs	r7, #0
20008d54:	e6bf      	b.n	20008ad6 <__divdi3+0xbe>
20008d56:	4282      	cmp	r2, r0
20008d58:	bf84      	itt	hi
20008d5a:	4458      	addhi	r0, fp
20008d5c:	f108 38ff 	addhi.w	r8, r8, #4294967295
20008d60:	e7c8      	b.n	20008cf4 <__divdi3+0x2dc>
20008d62:	42a2      	cmp	r2, r4
20008d64:	bf84      	itt	hi
20008d66:	f109 39ff 	addhi.w	r9, r9, #4294967295
20008d6a:	445c      	addhi	r4, fp
20008d6c:	e7a6      	b.n	20008cbc <__divdi3+0x2a4>
20008d6e:	429a      	cmp	r2, r3
20008d70:	bf84      	itt	hi
20008d72:	f10b 3bff 	addhi.w	fp, fp, #4294967295
20008d76:	191b      	addhi	r3, r3, r4
20008d78:	e748      	b.n	20008c0c <__divdi3+0x1f4>
20008d7a:	bf00      	nop

20008d7c <__udivdi3>:
20008d7c:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
20008d80:	460c      	mov	r4, r1
20008d82:	b083      	sub	sp, #12
20008d84:	4680      	mov	r8, r0
20008d86:	4616      	mov	r6, r2
20008d88:	4689      	mov	r9, r1
20008d8a:	461f      	mov	r7, r3
20008d8c:	4615      	mov	r5, r2
20008d8e:	468a      	mov	sl, r1
20008d90:	2b00      	cmp	r3, #0
20008d92:	d14b      	bne.n	20008e2c <__udivdi3+0xb0>
20008d94:	428a      	cmp	r2, r1
20008d96:	d95c      	bls.n	20008e52 <__udivdi3+0xd6>
20008d98:	fab2 f382 	clz	r3, r2
20008d9c:	b15b      	cbz	r3, 20008db6 <__udivdi3+0x3a>
20008d9e:	f1c3 0020 	rsb	r0, r3, #32
20008da2:	fa01 fa03 	lsl.w	sl, r1, r3
20008da6:	fa28 f200 	lsr.w	r2, r8, r0
20008daa:	fa16 f503 	lsls.w	r5, r6, r3
20008dae:	fa08 f803 	lsl.w	r8, r8, r3
20008db2:	ea42 0a0a 	orr.w	sl, r2, sl
20008db6:	0c2e      	lsrs	r6, r5, #16
20008db8:	4650      	mov	r0, sl
20008dba:	4631      	mov	r1, r6
20008dbc:	b2af      	uxth	r7, r5
20008dbe:	f7ff fbfb 	bl	200085b8 <__aeabi_uidiv>
20008dc2:	4631      	mov	r1, r6
20008dc4:	ea4f 4418 	mov.w	r4, r8, lsr #16
20008dc8:	4681      	mov	r9, r0
20008dca:	4650      	mov	r0, sl
20008dcc:	f7ff fd22 	bl	20008814 <__aeabi_uidivmod>
20008dd0:	fb07 f309 	mul.w	r3, r7, r9
20008dd4:	ea44 4a01 	orr.w	sl, r4, r1, lsl #16
20008dd8:	4553      	cmp	r3, sl
20008dda:	d909      	bls.n	20008df0 <__udivdi3+0x74>
20008ddc:	eb1a 0a05 	adds.w	sl, sl, r5
20008de0:	f109 39ff 	add.w	r9, r9, #4294967295
20008de4:	d204      	bcs.n	20008df0 <__udivdi3+0x74>
20008de6:	4553      	cmp	r3, sl
20008de8:	bf84      	itt	hi
20008dea:	f109 39ff 	addhi.w	r9, r9, #4294967295
20008dee:	44aa      	addhi	sl, r5
20008df0:	ebc3 0a0a 	rsb	sl, r3, sl
20008df4:	4631      	mov	r1, r6
20008df6:	4650      	mov	r0, sl
20008df8:	fa1f f888 	uxth.w	r8, r8
20008dfc:	f7ff fbdc 	bl	200085b8 <__aeabi_uidiv>
20008e00:	4631      	mov	r1, r6
20008e02:	4604      	mov	r4, r0
20008e04:	4650      	mov	r0, sl
20008e06:	f7ff fd05 	bl	20008814 <__aeabi_uidivmod>
20008e0a:	fb07 f704 	mul.w	r7, r7, r4
20008e0e:	ea48 4801 	orr.w	r8, r8, r1, lsl #16
20008e12:	4547      	cmp	r7, r8
20008e14:	d906      	bls.n	20008e24 <__udivdi3+0xa8>
20008e16:	3c01      	subs	r4, #1
20008e18:	eb18 0805 	adds.w	r8, r8, r5
20008e1c:	d202      	bcs.n	20008e24 <__udivdi3+0xa8>
20008e1e:	4547      	cmp	r7, r8
20008e20:	bf88      	it	hi
20008e22:	3c01      	subhi	r4, #1
20008e24:	ea44 4409 	orr.w	r4, r4, r9, lsl #16
20008e28:	2600      	movs	r6, #0
20008e2a:	e05c      	b.n	20008ee6 <__udivdi3+0x16a>
20008e2c:	428b      	cmp	r3, r1
20008e2e:	d858      	bhi.n	20008ee2 <__udivdi3+0x166>
20008e30:	fab3 f683 	clz	r6, r3
20008e34:	2e00      	cmp	r6, #0
20008e36:	d15b      	bne.n	20008ef0 <__udivdi3+0x174>
20008e38:	428b      	cmp	r3, r1
20008e3a:	bf2c      	ite	cs
20008e3c:	2200      	movcs	r2, #0
20008e3e:	2201      	movcc	r2, #1
20008e40:	4285      	cmp	r5, r0
20008e42:	bf8c      	ite	hi
20008e44:	4615      	movhi	r5, r2
20008e46:	f042 0501 	orrls.w	r5, r2, #1
20008e4a:	2d00      	cmp	r5, #0
20008e4c:	d049      	beq.n	20008ee2 <__udivdi3+0x166>
20008e4e:	2401      	movs	r4, #1
20008e50:	e049      	b.n	20008ee6 <__udivdi3+0x16a>
20008e52:	b922      	cbnz	r2, 20008e5e <__udivdi3+0xe2>
20008e54:	4611      	mov	r1, r2
20008e56:	2001      	movs	r0, #1
20008e58:	f7ff fbae 	bl	200085b8 <__aeabi_uidiv>
20008e5c:	4605      	mov	r5, r0
20008e5e:	fab5 f685 	clz	r6, r5
20008e62:	2e00      	cmp	r6, #0
20008e64:	f040 80ba 	bne.w	20008fdc <__udivdi3+0x260>
20008e68:	1b64      	subs	r4, r4, r5
20008e6a:	0c2f      	lsrs	r7, r5, #16
20008e6c:	fa1f fa85 	uxth.w	sl, r5
20008e70:	2601      	movs	r6, #1
20008e72:	4639      	mov	r1, r7
20008e74:	4620      	mov	r0, r4
20008e76:	f7ff fb9f 	bl	200085b8 <__aeabi_uidiv>
20008e7a:	4639      	mov	r1, r7
20008e7c:	ea4f 4b18 	mov.w	fp, r8, lsr #16
20008e80:	4681      	mov	r9, r0
20008e82:	4620      	mov	r0, r4
20008e84:	f7ff fcc6 	bl	20008814 <__aeabi_uidivmod>
20008e88:	fb0a f309 	mul.w	r3, sl, r9
20008e8c:	ea4b 4b01 	orr.w	fp, fp, r1, lsl #16
20008e90:	455b      	cmp	r3, fp
20008e92:	d909      	bls.n	20008ea8 <__udivdi3+0x12c>
20008e94:	eb1b 0b05 	adds.w	fp, fp, r5
20008e98:	f109 39ff 	add.w	r9, r9, #4294967295
20008e9c:	d204      	bcs.n	20008ea8 <__udivdi3+0x12c>
20008e9e:	455b      	cmp	r3, fp
20008ea0:	bf84      	itt	hi
20008ea2:	f109 39ff 	addhi.w	r9, r9, #4294967295
20008ea6:	44ab      	addhi	fp, r5
20008ea8:	ebc3 0b0b 	rsb	fp, r3, fp
20008eac:	4639      	mov	r1, r7
20008eae:	4658      	mov	r0, fp
20008eb0:	fa1f f888 	uxth.w	r8, r8
20008eb4:	f7ff fb80 	bl	200085b8 <__aeabi_uidiv>
20008eb8:	4639      	mov	r1, r7
20008eba:	4604      	mov	r4, r0
20008ebc:	4658      	mov	r0, fp
20008ebe:	f7ff fca9 	bl	20008814 <__aeabi_uidivmod>
20008ec2:	fb0a fa04 	mul.w	sl, sl, r4
20008ec6:	ea48 4801 	orr.w	r8, r8, r1, lsl #16
20008eca:	45c2      	cmp	sl, r8
20008ecc:	d906      	bls.n	20008edc <__udivdi3+0x160>
20008ece:	3c01      	subs	r4, #1
20008ed0:	eb18 0805 	adds.w	r8, r8, r5
20008ed4:	d202      	bcs.n	20008edc <__udivdi3+0x160>
20008ed6:	45c2      	cmp	sl, r8
20008ed8:	bf88      	it	hi
20008eda:	3c01      	subhi	r4, #1
20008edc:	ea44 4409 	orr.w	r4, r4, r9, lsl #16
20008ee0:	e001      	b.n	20008ee6 <__udivdi3+0x16a>
20008ee2:	2600      	movs	r6, #0
20008ee4:	4634      	mov	r4, r6
20008ee6:	4631      	mov	r1, r6
20008ee8:	4620      	mov	r0, r4
20008eea:	b003      	add	sp, #12
20008eec:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
20008ef0:	f1c6 0020 	rsb	r0, r6, #32
20008ef4:	40b3      	lsls	r3, r6
20008ef6:	fa32 f700 	lsrs.w	r7, r2, r0
20008efa:	fa21 fb00 	lsr.w	fp, r1, r0
20008efe:	431f      	orrs	r7, r3
20008f00:	fa14 f206 	lsls.w	r2, r4, r6
20008f04:	fa28 f100 	lsr.w	r1, r8, r0
20008f08:	4658      	mov	r0, fp
20008f0a:	ea4f 4a17 	mov.w	sl, r7, lsr #16
20008f0e:	4311      	orrs	r1, r2
20008f10:	9100      	str	r1, [sp, #0]
20008f12:	4651      	mov	r1, sl
20008f14:	b2bb      	uxth	r3, r7
20008f16:	9301      	str	r3, [sp, #4]
20008f18:	f7ff fb4e 	bl	200085b8 <__aeabi_uidiv>
20008f1c:	4651      	mov	r1, sl
20008f1e:	40b5      	lsls	r5, r6
20008f20:	4681      	mov	r9, r0
20008f22:	4658      	mov	r0, fp
20008f24:	f7ff fc76 	bl	20008814 <__aeabi_uidivmod>
20008f28:	9c01      	ldr	r4, [sp, #4]
20008f2a:	9800      	ldr	r0, [sp, #0]
20008f2c:	fb04 f309 	mul.w	r3, r4, r9
20008f30:	ea4f 4c10 	mov.w	ip, r0, lsr #16
20008f34:	ea4c 4b01 	orr.w	fp, ip, r1, lsl #16
20008f38:	455b      	cmp	r3, fp
20008f3a:	d905      	bls.n	20008f48 <__udivdi3+0x1cc>
20008f3c:	eb1b 0b07 	adds.w	fp, fp, r7
20008f40:	f109 39ff 	add.w	r9, r9, #4294967295
20008f44:	f0c0 808e 	bcc.w	20009064 <__udivdi3+0x2e8>
20008f48:	ebc3 0b0b 	rsb	fp, r3, fp
20008f4c:	4651      	mov	r1, sl
20008f4e:	4658      	mov	r0, fp
20008f50:	f7ff fb32 	bl	200085b8 <__aeabi_uidiv>
20008f54:	4651      	mov	r1, sl
20008f56:	4604      	mov	r4, r0
20008f58:	4658      	mov	r0, fp
20008f5a:	f7ff fc5b 	bl	20008814 <__aeabi_uidivmod>
20008f5e:	9801      	ldr	r0, [sp, #4]
20008f60:	9a00      	ldr	r2, [sp, #0]
20008f62:	fb00 f304 	mul.w	r3, r0, r4
20008f66:	fa1f fc82 	uxth.w	ip, r2
20008f6a:	ea4c 4201 	orr.w	r2, ip, r1, lsl #16
20008f6e:	4293      	cmp	r3, r2
20008f70:	d906      	bls.n	20008f80 <__udivdi3+0x204>
20008f72:	3c01      	subs	r4, #1
20008f74:	19d2      	adds	r2, r2, r7
20008f76:	d203      	bcs.n	20008f80 <__udivdi3+0x204>
20008f78:	4293      	cmp	r3, r2
20008f7a:	d901      	bls.n	20008f80 <__udivdi3+0x204>
20008f7c:	19d2      	adds	r2, r2, r7
20008f7e:	3c01      	subs	r4, #1
20008f80:	ea44 4409 	orr.w	r4, r4, r9, lsl #16
20008f84:	b2a8      	uxth	r0, r5
20008f86:	1ad2      	subs	r2, r2, r3
20008f88:	0c2d      	lsrs	r5, r5, #16
20008f8a:	fa1f fc84 	uxth.w	ip, r4
20008f8e:	0c23      	lsrs	r3, r4, #16
20008f90:	fb00 f70c 	mul.w	r7, r0, ip
20008f94:	fb00 fe03 	mul.w	lr, r0, r3
20008f98:	fb05 e10c 	mla	r1, r5, ip, lr
20008f9c:	fb05 f503 	mul.w	r5, r5, r3
20008fa0:	eb01 4117 	add.w	r1, r1, r7, lsr #16
20008fa4:	458e      	cmp	lr, r1
20008fa6:	bf88      	it	hi
20008fa8:	f505 3580 	addhi.w	r5, r5, #65536	; 0x10000
20008fac:	eb05 4511 	add.w	r5, r5, r1, lsr #16
20008fb0:	42aa      	cmp	r2, r5
20008fb2:	d310      	bcc.n	20008fd6 <__udivdi3+0x25a>
20008fb4:	b2bf      	uxth	r7, r7
20008fb6:	fa08 f606 	lsl.w	r6, r8, r6
20008fba:	eb07 4201 	add.w	r2, r7, r1, lsl #16
20008fbe:	bf14      	ite	ne
20008fc0:	f04f 0e00 	movne.w	lr, #0
20008fc4:	f04f 0e01 	moveq.w	lr, #1
20008fc8:	4296      	cmp	r6, r2
20008fca:	bf2c      	ite	cs
20008fcc:	2600      	movcs	r6, #0
20008fce:	f00e 0601 	andcc.w	r6, lr, #1
20008fd2:	2e00      	cmp	r6, #0
20008fd4:	d087      	beq.n	20008ee6 <__udivdi3+0x16a>
20008fd6:	3c01      	subs	r4, #1
20008fd8:	2600      	movs	r6, #0
20008fda:	e784      	b.n	20008ee6 <__udivdi3+0x16a>
20008fdc:	40b5      	lsls	r5, r6
20008fde:	f1c6 0120 	rsb	r1, r6, #32
20008fe2:	fa24 f901 	lsr.w	r9, r4, r1
20008fe6:	fa28 f201 	lsr.w	r2, r8, r1
20008fea:	0c2f      	lsrs	r7, r5, #16
20008fec:	40b4      	lsls	r4, r6
20008fee:	4639      	mov	r1, r7
20008ff0:	4648      	mov	r0, r9
20008ff2:	4322      	orrs	r2, r4
20008ff4:	9200      	str	r2, [sp, #0]
20008ff6:	f7ff fadf 	bl	200085b8 <__aeabi_uidiv>
20008ffa:	4639      	mov	r1, r7
20008ffc:	fa1f fa85 	uxth.w	sl, r5
20009000:	4683      	mov	fp, r0
20009002:	4648      	mov	r0, r9
20009004:	f7ff fc06 	bl	20008814 <__aeabi_uidivmod>
20009008:	9b00      	ldr	r3, [sp, #0]
2000900a:	0c1a      	lsrs	r2, r3, #16
2000900c:	fb0a f30b 	mul.w	r3, sl, fp
20009010:	ea42 4401 	orr.w	r4, r2, r1, lsl #16
20009014:	42a3      	cmp	r3, r4
20009016:	d903      	bls.n	20009020 <__udivdi3+0x2a4>
20009018:	1964      	adds	r4, r4, r5
2000901a:	f10b 3bff 	add.w	fp, fp, #4294967295
2000901e:	d327      	bcc.n	20009070 <__udivdi3+0x2f4>
20009020:	1ae4      	subs	r4, r4, r3
20009022:	4639      	mov	r1, r7
20009024:	4620      	mov	r0, r4
20009026:	f7ff fac7 	bl	200085b8 <__aeabi_uidiv>
2000902a:	4639      	mov	r1, r7
2000902c:	4681      	mov	r9, r0
2000902e:	4620      	mov	r0, r4
20009030:	f7ff fbf0 	bl	20008814 <__aeabi_uidivmod>
20009034:	9800      	ldr	r0, [sp, #0]
20009036:	fb0a f309 	mul.w	r3, sl, r9
2000903a:	fa1f fc80 	uxth.w	ip, r0
2000903e:	ea4c 4401 	orr.w	r4, ip, r1, lsl #16
20009042:	42a3      	cmp	r3, r4
20009044:	d908      	bls.n	20009058 <__udivdi3+0x2dc>
20009046:	1964      	adds	r4, r4, r5
20009048:	f109 39ff 	add.w	r9, r9, #4294967295
2000904c:	d204      	bcs.n	20009058 <__udivdi3+0x2dc>
2000904e:	42a3      	cmp	r3, r4
20009050:	bf84      	itt	hi
20009052:	f109 39ff 	addhi.w	r9, r9, #4294967295
20009056:	1964      	addhi	r4, r4, r5
20009058:	fa08 f806 	lsl.w	r8, r8, r6
2000905c:	1ae4      	subs	r4, r4, r3
2000905e:	ea49 460b 	orr.w	r6, r9, fp, lsl #16
20009062:	e706      	b.n	20008e72 <__udivdi3+0xf6>
20009064:	455b      	cmp	r3, fp
20009066:	bf84      	itt	hi
20009068:	f109 39ff 	addhi.w	r9, r9, #4294967295
2000906c:	44bb      	addhi	fp, r7
2000906e:	e76b      	b.n	20008f48 <__udivdi3+0x1cc>
20009070:	42a3      	cmp	r3, r4
20009072:	bf84      	itt	hi
20009074:	f10b 3bff 	addhi.w	fp, fp, #4294967295
20009078:	1964      	addhi	r4, r4, r5
2000907a:	e7d1      	b.n	20009020 <__udivdi3+0x2a4>
2000907c:	2e4e2e41 	.word	0x2e4e2e41
20009080:	2e532e54 	.word	0x2e532e54
20009084:	30303320 	.word	0x30303320
20009088:	72202c30 	.word	0x72202c30
2000908c:	79646165 	.word	0x79646165
20009090:	726f6620 	.word	0x726f6620
20009094:	74636120 	.word	0x74636120
20009098:	216e6f69 	.word	0x216e6f69
2000909c:	0000000d 	.word	0x0000000d
200090a0:	7270205a 	.word	0x7270205a
200090a4:	65737365 	.word	0x65737365
200090a8:	61202c64 	.word	0x61202c64
200090ac:	76697463 	.word	0x76697463
200090b0:	6e697461 	.word	0x6e697461
200090b4:	72742067 	.word	0x72742067
200090b8:	65676769 	.word	0x65676769
200090bc:	6f732072 	.word	0x6f732072
200090c0:	6f6e656c 	.word	0x6f6e656c
200090c4:	000d6469 	.word	0x000d6469
200090c8:	72636e49 	.word	0x72636e49
200090cc:	6e656d65 	.word	0x6e656d65
200090d0:	676e6974 	.word	0x676e6974
200090d4:	6c6f7320 	.word	0x6c6f7320
200090d8:	696f6e65 	.word	0x696f6e65
200090dc:	69742064 	.word	0x69742064
200090e0:	7420656d 	.word	0x7420656d
200090e4:	25203a6f 	.word	0x25203a6f
200090e8:	736d2064 	.word	0x736d2064
200090ec:	00000a0d 	.word	0x00000a0d
200090f0:	6e6e6143 	.word	0x6e6e6143
200090f4:	6420746f 	.word	0x6420746f
200090f8:	65726365 	.word	0x65726365
200090fc:	746e656d 	.word	0x746e656d
20009100:	6c6f7320 	.word	0x6c6f7320
20009104:	696f6e65 	.word	0x696f6e65
20009108:	69742064 	.word	0x69742064
2000910c:	202c656d 	.word	0x202c656d
20009110:	6d207461 	.word	0x6d207461
20009114:	203a6e69 	.word	0x203a6e69
20009118:	6d206425 	.word	0x6d206425
2000911c:	000a0d73 	.word	0x000a0d73
20009120:	72636544 	.word	0x72636544
20009124:	6e656d65 	.word	0x6e656d65
20009128:	676e6974 	.word	0x676e6974
2000912c:	6c6f7320 	.word	0x6c6f7320
20009130:	696f6e65 	.word	0x696f6e65
20009134:	69742064 	.word	0x69742064
20009138:	7420656d 	.word	0x7420656d
2000913c:	25203a6f 	.word	0x25203a6f
20009140:	736d2064 	.word	0x736d2064
20009144:	00000a0d 	.word	0x00000a0d
20009148:	76726573 	.word	0x76726573
2000914c:	6f645f6f 	.word	0x6f645f6f
20009150:	535f5920 	.word	0x535f5920
20009154:	465f5445 	.word	0x465f5445
20009158:	4157524f 	.word	0x4157524f
2000915c:	000d4452 	.word	0x000d4452
20009160:	76726573 	.word	0x76726573
20009164:	6f645f6f 	.word	0x6f645f6f
20009168:	535f5920 	.word	0x535f5920
2000916c:	525f5445 	.word	0x525f5445
20009170:	52455645 	.word	0x52455645
20009174:	000d4553 	.word	0x000d4553
20009178:	76726573 	.word	0x76726573
2000917c:	6f645f6f 	.word	0x6f645f6f
20009180:	535f5920 	.word	0x535f5920
20009184:	4e5f5445 	.word	0x4e5f5445
20009188:	52545545 	.word	0x52545545
2000918c:	000d4c41 	.word	0x000d4c41
20009190:	76726573 	.word	0x76726573
20009194:	6f645f6f 	.word	0x6f645f6f
20009198:	535f5820 	.word	0x535f5820
2000919c:	465f5445 	.word	0x465f5445
200091a0:	4157524f 	.word	0x4157524f
200091a4:	000d4452 	.word	0x000d4452
200091a8:	76726573 	.word	0x76726573
200091ac:	6f645f6f 	.word	0x6f645f6f
200091b0:	535f5820 	.word	0x535f5820
200091b4:	525f5445 	.word	0x525f5445
200091b8:	52455645 	.word	0x52455645
200091bc:	000d4553 	.word	0x000d4553
200091c0:	76726573 	.word	0x76726573
200091c4:	6f645f6f 	.word	0x6f645f6f
200091c8:	535f5820 	.word	0x535f5820
200091cc:	4e5f5445 	.word	0x4e5f5445
200091d0:	52545545 	.word	0x52545545
200091d4:	000d4c41 	.word	0x000d4c41
200091d8:	74746553 	.word	0x74746553
200091dc:	20676e69 	.word	0x20676e69
200091e0:	6f72657a 	.word	0x6f72657a
200091e4:	636f6c20 	.word	0x636f6c20
200091e8:	6f697461 	.word	0x6f697461
200091ec:	6f66206e 	.word	0x6f66206e
200091f0:	65732072 	.word	0x65732072
200091f4:	736f7672 	.word	0x736f7672
200091f8:	0000000d 	.word	0x0000000d
200091fc:	69676542 	.word	0x69676542
20009200:	6e696e6e 	.word	0x6e696e6e
20009204:	65732067 	.word	0x65732067
20009208:	612d6b65 	.word	0x612d6b65
2000920c:	642d646e 	.word	0x642d646e
20009210:	72747365 	.word	0x72747365
20009214:	0d21796f 	.word	0x0d21796f
20009218:	00000000 	.word	0x00000000
2000921c:	25203a78 	.word	0x25203a78
20009220:	3a790964 	.word	0x3a790964
20009224:	0d642520 	.word	0x0d642520
20009228:	0000000a 	.word	0x0000000a
2000922c:	6e6f2058 	.word	0x6e6f2058
20009230:	72617420 	.word	0x72617420
20009234:	21746567 	.word	0x21746567
20009238:	0000000d 	.word	0x0000000d
2000923c:	6e6f2059 	.word	0x6e6f2059
20009240:	72617420 	.word	0x72617420
20009244:	21746567 	.word	0x21746567
20009248:	0000000d 	.word	0x0000000d
2000924c:	726f6241 	.word	0x726f6241
20009250:	676e6974 	.word	0x676e6974
20009254:	65657320 	.word	0x65657320
20009258:	6e612d6b 	.word	0x6e612d6b
2000925c:	65642d64 	.word	0x65642d64
20009260:	6f727473 	.word	0x6f727473
20009264:	00000d79 	.word	0x00000d79
20009268:	63656863 	.word	0x63656863
2000926c:	6d75736b 	.word	0x6d75736b
20009270:	72726520 	.word	0x72726520
20009274:	0021726f 	.word	0x0021726f
20009278:	6e676973 	.word	0x6e676973
2000927c:	72757461 	.word	0x72757461
20009280:	25203a65 	.word	0x25203a65
20009284:	3a780964 	.word	0x3a780964
20009288:	09642520 	.word	0x09642520
2000928c:	25203a79 	.word	0x25203a79
20009290:	3a770964 	.word	0x3a770964
20009294:	09642520 	.word	0x09642520
20009298:	25203a68 	.word	0x25203a68
2000929c:	6e610964 	.word	0x6e610964
200092a0:	3a656c67 	.word	0x3a656c67
200092a4:	0d642520 	.word	0x0d642520
200092a8:	0000000a 	.word	0x0000000a
200092ac:	65732058 	.word	0x65732058
200092b0:	206f7672 	.word	0x206f7672
200092b4:	20746573 	.word	0x20746573
200092b8:	203a6f74 	.word	0x203a6f74
200092bc:	0a0d6425 	.word	0x0a0d6425
200092c0:	00000000 	.word	0x00000000
200092c4:	65732059 	.word	0x65732059
200092c8:	206f7672 	.word	0x206f7672
200092cc:	20746573 	.word	0x20746573
200092d0:	203a6f74 	.word	0x203a6f74
200092d4:	0a0d6425 	.word	0x0a0d6425
200092d8:	00000000 	.word	0x00000000
200092dc:	6f462058 	.word	0x6f462058
200092e0:	72617772 	.word	0x72617772
200092e4:	25203a64 	.word	0x25203a64
200092e8:	20202c64 	.word	0x20202c64
200092ec:	65522058 	.word	0x65522058
200092f0:	73726576 	.word	0x73726576
200092f4:	25203a65 	.word	0x25203a65
200092f8:	000a0d64 	.word	0x000a0d64
200092fc:	70616548 	.word	0x70616548
20009300:	646e6120 	.word	0x646e6120
20009304:	61747320 	.word	0x61747320
20009308:	63206b63 	.word	0x63206b63
2000930c:	696c6c6f 	.word	0x696c6c6f
20009310:	6e6f6973 	.word	0x6e6f6973
20009314:	0000000a 	.word	0x0000000a

20009318 <g_config_reg_lut>:
20009318:	40013000 40013004 40013008 4001300c     .0.@.0.@.0.@.0.@
20009328:	40013010 40013014 40013018 4001301c     .0.@.0.@.0.@.0.@
20009338:	40013020 40013024 40013028 4001302c      0.@$0.@(0.@,0.@
20009348:	40013030 40013034 40013038 4001303c     00.@40.@80.@<0.@
20009358:	40013040 40013044 40013048 4001304c     @0.@D0.@H0.@L0.@
20009368:	40013050 40013054 40013058 4001305c     P0.@T0.@X0.@\0.@
20009378:	40013060 40013064 40013068 4001306c     `0.@d0.@h0.@l0.@
20009388:	40013070 40013074 40013078 4001307c     p0.@t0.@x0.@|0.@

20009398 <g_gpio_irqn_lut>:
20009398:	00210020 00230022 00250024 00270026      .!.".#.$.%.&.'.
200093a8:	00290028 002b002a 002d002c 002f002e     (.).*.+.,.-.../.
200093b8:	00310030 00330032 00350034 00370036     0.1.2.3.4.5.6.7.
200093c8:	00390038 003b003a 003d003c 003f003e     8.9.:.;.<.=.>.?.

200093d8 <C.18.2576>:
200093d8:	00000001 00000002 00000004 00000001     ................

200093e8 <_global_impure_ptr>:
200093e8:	20009690 00000043 0000000a              ... C.......

200093f4 <blanks.3577>:
200093f4:	20202020 20202020 20202020 20202020                     

20009404 <zeroes.3578>:
20009404:	30303030 30303030 30303030 30303030     0000000000000000
20009414:	33323130 37363534 42413938 46454443     0123456789ABCDEF
20009424:	00000000 00464e49 00666e69 004e414e     ....INF.inf.NAN.
20009434:	006e616e 33323130 37363534 62613938     nan.0123456789ab
20009444:	66656463 00000000 6c756e28 0000296c     cdef....(null)..
20009454:	00000030 69666e49 7974696e 00000000     0...Infinity....
20009464:	004e614e                                NaN.

20009468 <__sf_fake_stdin>:
	...

20009488 <__sf_fake_stdout>:
	...

200094a8 <__sf_fake_stderr>:
	...

200094c8 <charset>:
200094c8:	20009500                                ... 

200094cc <lconv>:
200094cc:	200094fc 20009424 20009424 20009424     ... $.. $.. $.. 
200094dc:	20009424 20009424 20009424 20009424     $.. $.. $.. $.. 
200094ec:	20009424 20009424 ffffffff ffffffff     $.. $.. ........
200094fc:	0000002e 2d4f5349 39353838 0000312d     ....ISO-8859-1..
2000950c:	00000000                                ....

20009510 <__mprec_tens>:
20009510:	00000000 3ff00000 00000000 40240000     .......?......$@
20009520:	00000000 40590000 00000000 408f4000     ......Y@.....@.@
20009530:	00000000 40c38800 00000000 40f86a00     .......@.....j.@
20009540:	00000000 412e8480 00000000 416312d0     .......A......cA
20009550:	00000000 4197d784 00000000 41cdcd65     .......A....e..A
20009560:	20000000 4202a05f e8000000 42374876     ... _..B....vH7B
20009570:	a2000000 426d1a94 e5400000 42a2309c     ......mB..@..0.B
20009580:	1e900000 42d6bcc4 26340000 430c6bf5     .......B..4&.k.C
20009590:	37e08000 4341c379 85d8a000 43763457     ...7y.AC....W4vC
200095a0:	674ec800 43abc16d 60913d00 43e158e4     ..Ngm..C.=.`.X.C
200095b0:	78b58c40 4415af1d d6e2ef50 444b1ae4     @..x...DP.....KD
200095c0:	064dd592 4480f0cf c7e14af6 44b52d02     ..M....D.J...-.D
200095d0:	79d99db4 44ea7843                       ...yCx.D

200095d8 <p05.2463>:
200095d8:	00000005 00000019 0000007d 00000000     ........}.......

200095e8 <__mprec_bigtens>:
200095e8:	37e08000 4341c379 b5056e17 4693b8b5     ...7y.AC.n.....F
200095f8:	e93ff9f5 4d384f03 f9301d32 5a827748     ..?..O8M2.0.Hw.Z
20009608:	7f73bf3c 75154fdd                       <.s..O.u

20009610 <__mprec_tinytens>:
20009610:	97d889bc 3c9cd2b2 d5a8a733 3949f623     .......<3...#.I9
20009620:	44f4a73d 32a50ffd cf8c979d 255bba08     =..D...2......[%
20009630:	64ac6f43 0ac80628                       Co.d(...

20009638 <_init>:
20009638:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
2000963a:	bf00      	nop
2000963c:	bcf8      	pop	{r3, r4, r5, r6, r7}
2000963e:	bc08      	pop	{r3}
20009640:	469e      	mov	lr, r3
20009642:	4770      	bx	lr

20009644 <_fini>:
20009644:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
20009646:	bf00      	nop
20009648:	bcf8      	pop	{r3, r4, r5, r6, r7}
2000964a:	bc08      	pop	{r3}
2000964c:	469e      	mov	lr, r3
2000964e:	4770      	bx	lr

20009650 <__frame_dummy_init_array_entry>:
20009650:	0485 2000                                   ... 

20009654 <__do_global_dtors_aux_fini_array_entry>:
20009654:	0471 2000                                   q.. 
