Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2023.1 (win64) Build 3865809 Sun May  7 15:05:29 MDT 2023
| Date         : Mon Feb 17 22:07:15 2025
| Host         : LAPTOP-DUUNQKAE running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -report_unconstrained -file HDMI_wrapper_timing_summary_routed.rpt -pb HDMI_wrapper_timing_summary_routed.pb -rpx HDMI_wrapper_timing_summary_routed.rpx -warn_on_violation
| Design       : HDMI_wrapper
| Device       : 7z020-clg484
| Speed File   : -1  PRODUCTION 1.12 2019-11-22
| Design State : Routed
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        


------------------------------------------------------------------------------------------------
| Report Methodology
| ------------------
------------------------------------------------------------------------------------------------

Rule     Severity  Description                   Violations  
-------  --------  ----------------------------  ----------  
LUTAR-1  Warning   LUT drives async reset alert  1           

Note: This report is based on the most recent report_methodology run and may not be up-to-date. Run report_methodology on the current design for the latest report.



check_timing report

Table of Contents
-----------------
1. checking no_clock (0)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (0)
5. checking no_input_delay (1)
6. checking no_output_delay (4)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (0)
------------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (0)
------------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (1)
------------------------------
 There is 1 input port with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (4)
-------------------------------
 There are 4 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      2.191        0.000                      0                  245        0.115        0.000                      0                  245        2.000        0.000                       0                   225  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock                        Waveform(ns)         Period(ns)      Frequency(MHz)
-----                        ------------         ----------      --------------
clk_in1_0                    {0.000 10.000}       20.000          50.000          
  clk_1x_HDMI_clk_wiz_0_0    {0.000 12.500}       25.000          40.000          
  clk_5x_HDMI_clk_wiz_0_0    {0.000 2.500}        5.000           200.000         
  clkfbout_HDMI_clk_wiz_0_0  {0.000 10.000}       20.000          50.000          


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock                            WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----                            -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
clk_in1_0                                                                                                                                                                      7.000        0.000                       0                     1  
  clk_1x_HDMI_clk_wiz_0_0         17.926        0.000                      0                  182        0.140        0.000                      0                  182       12.000        0.000                       0                   165  
  clk_5x_HDMI_clk_wiz_0_0          2.483        0.000                      0                   63        0.201        0.000                      0                   63        2.000        0.000                       0                    56  
  clkfbout_HDMI_clk_wiz_0_0                                                                                                                                                   17.845        0.000                       0                     3  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock               To Clock                     WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------               --------                     -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  
clk_1x_HDMI_clk_wiz_0_0  clk_5x_HDMI_clk_wiz_0_0        2.191        0.000                      0                   30        0.115        0.000                      0                   30  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| User Ignored Path Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    


------------------------------------------------------------------------------------------------
| Unconstrained Path Table
| ------------------------
------------------------------------------------------------------------------------------------

Path Group                 From Clock                 To Clock                 
----------                 ----------                 --------                 
(none)                     clk_5x_HDMI_clk_wiz_0_0                               
(none)                     clkfbout_HDMI_clk_wiz_0_0                             
(none)                                                clk_1x_HDMI_clk_wiz_0_0    


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  clk_in1_0
  To Clock:  clk_in1_0

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        7.000ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_in1_0
Waveform(ns):       { 0.000 10.000 }
Period(ns):         20.000
Sources:            { clk_in1_0 }

Check Type        Corner  Lib Pin           Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period        n/a     PLLE2_ADV/CLKIN1  n/a            1.249         20.000      18.751     PLLE2_ADV_X1Y1  HDMI_i/clk_wiz_0/inst/plle2_adv_inst/CLKIN1
Max Period        n/a     PLLE2_ADV/CLKIN1  n/a            52.633        20.000      32.633     PLLE2_ADV_X1Y1  HDMI_i/clk_wiz_0/inst/plle2_adv_inst/CLKIN1
Low Pulse Width   Slow    PLLE2_ADV/CLKIN1  n/a            3.000         10.000      7.000      PLLE2_ADV_X1Y1  HDMI_i/clk_wiz_0/inst/plle2_adv_inst/CLKIN1
Low Pulse Width   Fast    PLLE2_ADV/CLKIN1  n/a            3.000         10.000      7.000      PLLE2_ADV_X1Y1  HDMI_i/clk_wiz_0/inst/plle2_adv_inst/CLKIN1
High Pulse Width  Slow    PLLE2_ADV/CLKIN1  n/a            3.000         10.000      7.000      PLLE2_ADV_X1Y1  HDMI_i/clk_wiz_0/inst/plle2_adv_inst/CLKIN1
High Pulse Width  Fast    PLLE2_ADV/CLKIN1  n/a            3.000         10.000      7.000      PLLE2_ADV_X1Y1  HDMI_i/clk_wiz_0/inst/plle2_adv_inst/CLKIN1



---------------------------------------------------------------------------------------------------
From Clock:  clk_1x_HDMI_clk_wiz_0_0
  To Clock:  clk_1x_HDMI_clk_wiz_0_0

Setup :            0  Failing Endpoints,  Worst Slack       17.926ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.140ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack       12.000ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             17.926ns  (required time - arrival time)
  Source:                 HDMI_i/vga_ctrl_0/inst/h_count_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by clk_1x_HDMI_clk_wiz_0_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            HDMI_i/vga_pic_0/inst/rgb_data_reg[12]/CE
                            (rising edge-triggered cell FDCE clocked by clk_1x_HDMI_clk_wiz_0_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk_1x_HDMI_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            25.000ns  (clk_1x_HDMI_clk_wiz_0_0 rise@25.000ns - clk_1x_HDMI_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        6.706ns  (logic 2.431ns (36.250%)  route 4.275ns (63.750%))
  Logic Levels:           5  (CARRY4=1 LUT1=1 LUT2=1 LUT4=1 LUT5=1)
  Clock Path Skew:        -0.055ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.075ns = ( 22.925 - 25.000 ) 
    Source Clock Delay      (SCD):    -2.435ns
    Clock Pessimism Removal (CPR):    -0.415ns
  Clock Uncertainty:      0.108ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.204ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_1x_HDMI_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    M19                                               0.000     0.000 r  clk_in1_0 (IN)
                         net (fo=0)                   0.000     0.000    HDMI_i/clk_wiz_0/inst/clk_in1
    M19                  IBUF (Prop_ibuf_I_O)         1.436     1.436 r  HDMI_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.306     2.742    HDMI_i/clk_wiz_0/inst/clk_in1_HDMI_clk_wiz_0_0
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.929    -6.187 r  HDMI_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.883    -4.304    HDMI_i/clk_wiz_0/inst/clk_1x_HDMI_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.101    -4.203 r  HDMI_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=163, routed)         1.768    -2.435    HDMI_i/vga_ctrl_0/inst/clk
    SLICE_X102Y77        FDCE                                         r  HDMI_i/vga_ctrl_0/inst/h_count_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X102Y77        FDCE (Prop_fdce_C_Q)         0.478    -1.957 f  HDMI_i/vga_ctrl_0/inst/h_count_reg[3]/Q
                         net (fo=12, routed)          0.897    -1.060    HDMI_i/vga_ctrl_0/inst/h_count[3]
    SLICE_X103Y78        LUT1 (Prop_lut1_I0_O)        0.301    -0.759 r  HDMI_i/vga_ctrl_0/inst/pix_xpos0_carry_i_2/O
                         net (fo=1, routed)           0.000    -0.759    HDMI_i/vga_ctrl_0/inst/pix_xpos0_carry_i_2_n_0
    SLICE_X103Y78        CARRY4 (Prop_carry4_S[1]_O[3])
                                                      0.640    -0.119 r  HDMI_i/vga_ctrl_0/inst/pix_xpos0_carry/O[3]
                         net (fo=1, routed)           0.643     0.524    HDMI_i/vga_ctrl_0/inst/pix_xpos0[5]
    SLICE_X105Y78        LUT2 (Prop_lut2_I1_O)        0.332     0.856 r  HDMI_i/vga_ctrl_0/inst/pix_x[5]_INST_0/O
                         net (fo=10, routed)          1.556     2.411    HDMI_i/vga_pic_0/inst/pix_x[5]
    SLICE_X106Y78        LUT4 (Prop_lut4_I0_O)        0.354     2.765 f  HDMI_i/vga_pic_0/inst/rgb_data[23]_i_5/O
                         net (fo=2, routed)           0.451     3.216    HDMI_i/vga_pic_0/inst/rgb_data[23]_i_5_n_0
    SLICE_X106Y78        LUT5 (Prop_lut5_I2_O)        0.326     3.542 r  HDMI_i/vga_pic_0/inst/rgb_data[23]_i_1/O
                         net (fo=9, routed)           0.730     4.272    HDMI_i/vga_pic_0/inst/rgb_data[23]_i_1_n_0
    SLICE_X105Y81        FDCE                                         r  HDMI_i/vga_pic_0/inst/rgb_data_reg[12]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_1x_HDMI_clk_wiz_0_0 rise edge)
                                                     25.000    25.000 r  
    M19                                               0.000    25.000 r  clk_in1_0 (IN)
                         net (fo=0)                   0.000    25.000    HDMI_i/clk_wiz_0/inst/clk_in1
    M19                  IBUF (Prop_ibuf_I_O)         1.366    26.366 r  HDMI_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    27.547    HDMI_i/clk_wiz_0/inst/clk_in1_HDMI_clk_wiz_0_0
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.032    19.515 r  HDMI_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.720    21.235    HDMI_i/clk_wiz_0/inst/clk_1x_HDMI_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    21.326 r  HDMI_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=163, routed)         1.599    22.925    HDMI_i/vga_pic_0/inst/clk
    SLICE_X105Y81        FDCE                                         r  HDMI_i/vga_pic_0/inst/rgb_data_reg[12]/C
                         clock pessimism             -0.415    22.510    
                         clock uncertainty           -0.108    22.402    
    SLICE_X105Y81        FDCE (Setup_fdce_C_CE)      -0.205    22.197    HDMI_i/vga_pic_0/inst/rgb_data_reg[12]
  -------------------------------------------------------------------
                         required time                         22.197    
                         arrival time                          -4.272    
  -------------------------------------------------------------------
                         slack                                 17.926    

Slack (MET) :             18.066ns  (required time - arrival time)
  Source:                 HDMI_i/vga_ctrl_0/inst/h_count_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by clk_1x_HDMI_clk_wiz_0_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            HDMI_i/vga_pic_0/inst/rgb_data_reg[23]/CE
                            (rising edge-triggered cell FDCE clocked by clk_1x_HDMI_clk_wiz_0_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk_1x_HDMI_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            25.000ns  (clk_1x_HDMI_clk_wiz_0_0 rise@25.000ns - clk_1x_HDMI_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        6.565ns  (logic 2.431ns (37.028%)  route 4.134ns (62.972%))
  Logic Levels:           5  (CARRY4=1 LUT1=1 LUT2=1 LUT4=1 LUT5=1)
  Clock Path Skew:        -0.056ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.076ns = ( 22.924 - 25.000 ) 
    Source Clock Delay      (SCD):    -2.435ns
    Clock Pessimism Removal (CPR):    -0.415ns
  Clock Uncertainty:      0.108ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.204ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_1x_HDMI_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    M19                                               0.000     0.000 r  clk_in1_0 (IN)
                         net (fo=0)                   0.000     0.000    HDMI_i/clk_wiz_0/inst/clk_in1
    M19                  IBUF (Prop_ibuf_I_O)         1.436     1.436 r  HDMI_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.306     2.742    HDMI_i/clk_wiz_0/inst/clk_in1_HDMI_clk_wiz_0_0
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.929    -6.187 r  HDMI_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.883    -4.304    HDMI_i/clk_wiz_0/inst/clk_1x_HDMI_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.101    -4.203 r  HDMI_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=163, routed)         1.768    -2.435    HDMI_i/vga_ctrl_0/inst/clk
    SLICE_X102Y77        FDCE                                         r  HDMI_i/vga_ctrl_0/inst/h_count_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X102Y77        FDCE (Prop_fdce_C_Q)         0.478    -1.957 f  HDMI_i/vga_ctrl_0/inst/h_count_reg[3]/Q
                         net (fo=12, routed)          0.897    -1.060    HDMI_i/vga_ctrl_0/inst/h_count[3]
    SLICE_X103Y78        LUT1 (Prop_lut1_I0_O)        0.301    -0.759 r  HDMI_i/vga_ctrl_0/inst/pix_xpos0_carry_i_2/O
                         net (fo=1, routed)           0.000    -0.759    HDMI_i/vga_ctrl_0/inst/pix_xpos0_carry_i_2_n_0
    SLICE_X103Y78        CARRY4 (Prop_carry4_S[1]_O[3])
                                                      0.640    -0.119 r  HDMI_i/vga_ctrl_0/inst/pix_xpos0_carry/O[3]
                         net (fo=1, routed)           0.643     0.524    HDMI_i/vga_ctrl_0/inst/pix_xpos0[5]
    SLICE_X105Y78        LUT2 (Prop_lut2_I1_O)        0.332     0.856 r  HDMI_i/vga_ctrl_0/inst/pix_x[5]_INST_0/O
                         net (fo=10, routed)          1.556     2.411    HDMI_i/vga_pic_0/inst/pix_x[5]
    SLICE_X106Y78        LUT4 (Prop_lut4_I0_O)        0.354     2.765 f  HDMI_i/vga_pic_0/inst/rgb_data[23]_i_5/O
                         net (fo=2, routed)           0.451     3.216    HDMI_i/vga_pic_0/inst/rgb_data[23]_i_5_n_0
    SLICE_X106Y78        LUT5 (Prop_lut5_I2_O)        0.326     3.542 r  HDMI_i/vga_pic_0/inst/rgb_data[23]_i_1/O
                         net (fo=9, routed)           0.589     4.131    HDMI_i/vga_pic_0/inst/rgb_data[23]_i_1_n_0
    SLICE_X105Y79        FDCE                                         r  HDMI_i/vga_pic_0/inst/rgb_data_reg[23]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_1x_HDMI_clk_wiz_0_0 rise edge)
                                                     25.000    25.000 r  
    M19                                               0.000    25.000 r  clk_in1_0 (IN)
                         net (fo=0)                   0.000    25.000    HDMI_i/clk_wiz_0/inst/clk_in1
    M19                  IBUF (Prop_ibuf_I_O)         1.366    26.366 r  HDMI_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    27.547    HDMI_i/clk_wiz_0/inst/clk_in1_HDMI_clk_wiz_0_0
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.032    19.515 r  HDMI_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.720    21.235    HDMI_i/clk_wiz_0/inst/clk_1x_HDMI_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    21.326 r  HDMI_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=163, routed)         1.598    22.924    HDMI_i/vga_pic_0/inst/clk
    SLICE_X105Y79        FDCE                                         r  HDMI_i/vga_pic_0/inst/rgb_data_reg[23]/C
                         clock pessimism             -0.415    22.509    
                         clock uncertainty           -0.108    22.401    
    SLICE_X105Y79        FDCE (Setup_fdce_C_CE)      -0.205    22.196    HDMI_i/vga_pic_0/inst/rgb_data_reg[23]
  -------------------------------------------------------------------
                         required time                         22.196    
                         arrival time                          -4.131    
  -------------------------------------------------------------------
                         slack                                 18.066    

Slack (MET) :             18.224ns  (required time - arrival time)
  Source:                 HDMI_i/vga_ctrl_0/inst/h_count_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by clk_1x_HDMI_clk_wiz_0_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            HDMI_i/vga_pic_0/inst/rgb_data_reg[14]/CE
                            (rising edge-triggered cell FDCE clocked by clk_1x_HDMI_clk_wiz_0_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk_1x_HDMI_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            25.000ns  (clk_1x_HDMI_clk_wiz_0_0 rise@25.000ns - clk_1x_HDMI_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        6.482ns  (logic 2.431ns (37.502%)  route 4.051ns (62.497%))
  Logic Levels:           5  (CARRY4=1 LUT1=1 LUT2=1 LUT4=1 LUT5=1)
  Clock Path Skew:        0.019ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.001ns = ( 22.999 - 25.000 ) 
    Source Clock Delay      (SCD):    -2.435ns
    Clock Pessimism Removal (CPR):    -0.415ns
  Clock Uncertainty:      0.108ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.204ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_1x_HDMI_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    M19                                               0.000     0.000 r  clk_in1_0 (IN)
                         net (fo=0)                   0.000     0.000    HDMI_i/clk_wiz_0/inst/clk_in1
    M19                  IBUF (Prop_ibuf_I_O)         1.436     1.436 r  HDMI_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.306     2.742    HDMI_i/clk_wiz_0/inst/clk_in1_HDMI_clk_wiz_0_0
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.929    -6.187 r  HDMI_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.883    -4.304    HDMI_i/clk_wiz_0/inst/clk_1x_HDMI_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.101    -4.203 r  HDMI_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=163, routed)         1.768    -2.435    HDMI_i/vga_ctrl_0/inst/clk
    SLICE_X102Y77        FDCE                                         r  HDMI_i/vga_ctrl_0/inst/h_count_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X102Y77        FDCE (Prop_fdce_C_Q)         0.478    -1.957 f  HDMI_i/vga_ctrl_0/inst/h_count_reg[3]/Q
                         net (fo=12, routed)          0.897    -1.060    HDMI_i/vga_ctrl_0/inst/h_count[3]
    SLICE_X103Y78        LUT1 (Prop_lut1_I0_O)        0.301    -0.759 r  HDMI_i/vga_ctrl_0/inst/pix_xpos0_carry_i_2/O
                         net (fo=1, routed)           0.000    -0.759    HDMI_i/vga_ctrl_0/inst/pix_xpos0_carry_i_2_n_0
    SLICE_X103Y78        CARRY4 (Prop_carry4_S[1]_O[3])
                                                      0.640    -0.119 r  HDMI_i/vga_ctrl_0/inst/pix_xpos0_carry/O[3]
                         net (fo=1, routed)           0.643     0.524    HDMI_i/vga_ctrl_0/inst/pix_xpos0[5]
    SLICE_X105Y78        LUT2 (Prop_lut2_I1_O)        0.332     0.856 r  HDMI_i/vga_ctrl_0/inst/pix_x[5]_INST_0/O
                         net (fo=10, routed)          1.556     2.411    HDMI_i/vga_pic_0/inst/pix_x[5]
    SLICE_X106Y78        LUT4 (Prop_lut4_I0_O)        0.354     2.765 f  HDMI_i/vga_pic_0/inst/rgb_data[23]_i_5/O
                         net (fo=2, routed)           0.451     3.216    HDMI_i/vga_pic_0/inst/rgb_data[23]_i_5_n_0
    SLICE_X106Y78        LUT5 (Prop_lut5_I2_O)        0.326     3.542 r  HDMI_i/vga_pic_0/inst/rgb_data[23]_i_1/O
                         net (fo=9, routed)           0.506     4.048    HDMI_i/vga_pic_0/inst/rgb_data[23]_i_1_n_0
    SLICE_X106Y81        FDCE                                         r  HDMI_i/vga_pic_0/inst/rgb_data_reg[14]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_1x_HDMI_clk_wiz_0_0 rise edge)
                                                     25.000    25.000 r  
    M19                                               0.000    25.000 r  clk_in1_0 (IN)
                         net (fo=0)                   0.000    25.000    HDMI_i/clk_wiz_0/inst/clk_in1
    M19                  IBUF (Prop_ibuf_I_O)         1.366    26.366 r  HDMI_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    27.547    HDMI_i/clk_wiz_0/inst/clk_in1_HDMI_clk_wiz_0_0
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.032    19.515 r  HDMI_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.720    21.235    HDMI_i/clk_wiz_0/inst/clk_1x_HDMI_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    21.326 r  HDMI_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=163, routed)         1.673    22.999    HDMI_i/vga_pic_0/inst/clk
    SLICE_X106Y81        FDCE                                         r  HDMI_i/vga_pic_0/inst/rgb_data_reg[14]/C
                         clock pessimism             -0.415    22.584    
                         clock uncertainty           -0.108    22.476    
    SLICE_X106Y81        FDCE (Setup_fdce_C_CE)      -0.205    22.271    HDMI_i/vga_pic_0/inst/rgb_data_reg[14]
  -------------------------------------------------------------------
                         required time                         22.271    
                         arrival time                          -4.048    
  -------------------------------------------------------------------
                         slack                                 18.224    

Slack (MET) :             18.224ns  (required time - arrival time)
  Source:                 HDMI_i/vga_ctrl_0/inst/h_count_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by clk_1x_HDMI_clk_wiz_0_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            HDMI_i/vga_pic_0/inst/rgb_data_reg[15]/CE
                            (rising edge-triggered cell FDCE clocked by clk_1x_HDMI_clk_wiz_0_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk_1x_HDMI_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            25.000ns  (clk_1x_HDMI_clk_wiz_0_0 rise@25.000ns - clk_1x_HDMI_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        6.482ns  (logic 2.431ns (37.502%)  route 4.051ns (62.497%))
  Logic Levels:           5  (CARRY4=1 LUT1=1 LUT2=1 LUT4=1 LUT5=1)
  Clock Path Skew:        0.019ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.001ns = ( 22.999 - 25.000 ) 
    Source Clock Delay      (SCD):    -2.435ns
    Clock Pessimism Removal (CPR):    -0.415ns
  Clock Uncertainty:      0.108ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.204ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_1x_HDMI_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    M19                                               0.000     0.000 r  clk_in1_0 (IN)
                         net (fo=0)                   0.000     0.000    HDMI_i/clk_wiz_0/inst/clk_in1
    M19                  IBUF (Prop_ibuf_I_O)         1.436     1.436 r  HDMI_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.306     2.742    HDMI_i/clk_wiz_0/inst/clk_in1_HDMI_clk_wiz_0_0
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.929    -6.187 r  HDMI_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.883    -4.304    HDMI_i/clk_wiz_0/inst/clk_1x_HDMI_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.101    -4.203 r  HDMI_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=163, routed)         1.768    -2.435    HDMI_i/vga_ctrl_0/inst/clk
    SLICE_X102Y77        FDCE                                         r  HDMI_i/vga_ctrl_0/inst/h_count_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X102Y77        FDCE (Prop_fdce_C_Q)         0.478    -1.957 f  HDMI_i/vga_ctrl_0/inst/h_count_reg[3]/Q
                         net (fo=12, routed)          0.897    -1.060    HDMI_i/vga_ctrl_0/inst/h_count[3]
    SLICE_X103Y78        LUT1 (Prop_lut1_I0_O)        0.301    -0.759 r  HDMI_i/vga_ctrl_0/inst/pix_xpos0_carry_i_2/O
                         net (fo=1, routed)           0.000    -0.759    HDMI_i/vga_ctrl_0/inst/pix_xpos0_carry_i_2_n_0
    SLICE_X103Y78        CARRY4 (Prop_carry4_S[1]_O[3])
                                                      0.640    -0.119 r  HDMI_i/vga_ctrl_0/inst/pix_xpos0_carry/O[3]
                         net (fo=1, routed)           0.643     0.524    HDMI_i/vga_ctrl_0/inst/pix_xpos0[5]
    SLICE_X105Y78        LUT2 (Prop_lut2_I1_O)        0.332     0.856 r  HDMI_i/vga_ctrl_0/inst/pix_x[5]_INST_0/O
                         net (fo=10, routed)          1.556     2.411    HDMI_i/vga_pic_0/inst/pix_x[5]
    SLICE_X106Y78        LUT4 (Prop_lut4_I0_O)        0.354     2.765 f  HDMI_i/vga_pic_0/inst/rgb_data[23]_i_5/O
                         net (fo=2, routed)           0.451     3.216    HDMI_i/vga_pic_0/inst/rgb_data[23]_i_5_n_0
    SLICE_X106Y78        LUT5 (Prop_lut5_I2_O)        0.326     3.542 r  HDMI_i/vga_pic_0/inst/rgb_data[23]_i_1/O
                         net (fo=9, routed)           0.506     4.048    HDMI_i/vga_pic_0/inst/rgb_data[23]_i_1_n_0
    SLICE_X106Y81        FDCE                                         r  HDMI_i/vga_pic_0/inst/rgb_data_reg[15]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_1x_HDMI_clk_wiz_0_0 rise edge)
                                                     25.000    25.000 r  
    M19                                               0.000    25.000 r  clk_in1_0 (IN)
                         net (fo=0)                   0.000    25.000    HDMI_i/clk_wiz_0/inst/clk_in1
    M19                  IBUF (Prop_ibuf_I_O)         1.366    26.366 r  HDMI_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    27.547    HDMI_i/clk_wiz_0/inst/clk_in1_HDMI_clk_wiz_0_0
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.032    19.515 r  HDMI_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.720    21.235    HDMI_i/clk_wiz_0/inst/clk_1x_HDMI_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    21.326 r  HDMI_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=163, routed)         1.673    22.999    HDMI_i/vga_pic_0/inst/clk
    SLICE_X106Y81        FDCE                                         r  HDMI_i/vga_pic_0/inst/rgb_data_reg[15]/C
                         clock pessimism             -0.415    22.584    
                         clock uncertainty           -0.108    22.476    
    SLICE_X106Y81        FDCE (Setup_fdce_C_CE)      -0.205    22.271    HDMI_i/vga_pic_0/inst/rgb_data_reg[15]
  -------------------------------------------------------------------
                         required time                         22.271    
                         arrival time                          -4.048    
  -------------------------------------------------------------------
                         slack                                 18.224    

Slack (MET) :             18.224ns  (required time - arrival time)
  Source:                 HDMI_i/vga_ctrl_0/inst/h_count_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by clk_1x_HDMI_clk_wiz_0_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            HDMI_i/vga_pic_0/inst/rgb_data_reg[7]/CE
                            (rising edge-triggered cell FDCE clocked by clk_1x_HDMI_clk_wiz_0_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk_1x_HDMI_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            25.000ns  (clk_1x_HDMI_clk_wiz_0_0 rise@25.000ns - clk_1x_HDMI_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        6.482ns  (logic 2.431ns (37.502%)  route 4.051ns (62.497%))
  Logic Levels:           5  (CARRY4=1 LUT1=1 LUT2=1 LUT4=1 LUT5=1)
  Clock Path Skew:        0.019ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.001ns = ( 22.999 - 25.000 ) 
    Source Clock Delay      (SCD):    -2.435ns
    Clock Pessimism Removal (CPR):    -0.415ns
  Clock Uncertainty:      0.108ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.204ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_1x_HDMI_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    M19                                               0.000     0.000 r  clk_in1_0 (IN)
                         net (fo=0)                   0.000     0.000    HDMI_i/clk_wiz_0/inst/clk_in1
    M19                  IBUF (Prop_ibuf_I_O)         1.436     1.436 r  HDMI_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.306     2.742    HDMI_i/clk_wiz_0/inst/clk_in1_HDMI_clk_wiz_0_0
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.929    -6.187 r  HDMI_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.883    -4.304    HDMI_i/clk_wiz_0/inst/clk_1x_HDMI_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.101    -4.203 r  HDMI_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=163, routed)         1.768    -2.435    HDMI_i/vga_ctrl_0/inst/clk
    SLICE_X102Y77        FDCE                                         r  HDMI_i/vga_ctrl_0/inst/h_count_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X102Y77        FDCE (Prop_fdce_C_Q)         0.478    -1.957 f  HDMI_i/vga_ctrl_0/inst/h_count_reg[3]/Q
                         net (fo=12, routed)          0.897    -1.060    HDMI_i/vga_ctrl_0/inst/h_count[3]
    SLICE_X103Y78        LUT1 (Prop_lut1_I0_O)        0.301    -0.759 r  HDMI_i/vga_ctrl_0/inst/pix_xpos0_carry_i_2/O
                         net (fo=1, routed)           0.000    -0.759    HDMI_i/vga_ctrl_0/inst/pix_xpos0_carry_i_2_n_0
    SLICE_X103Y78        CARRY4 (Prop_carry4_S[1]_O[3])
                                                      0.640    -0.119 r  HDMI_i/vga_ctrl_0/inst/pix_xpos0_carry/O[3]
                         net (fo=1, routed)           0.643     0.524    HDMI_i/vga_ctrl_0/inst/pix_xpos0[5]
    SLICE_X105Y78        LUT2 (Prop_lut2_I1_O)        0.332     0.856 r  HDMI_i/vga_ctrl_0/inst/pix_x[5]_INST_0/O
                         net (fo=10, routed)          1.556     2.411    HDMI_i/vga_pic_0/inst/pix_x[5]
    SLICE_X106Y78        LUT4 (Prop_lut4_I0_O)        0.354     2.765 f  HDMI_i/vga_pic_0/inst/rgb_data[23]_i_5/O
                         net (fo=2, routed)           0.451     3.216    HDMI_i/vga_pic_0/inst/rgb_data[23]_i_5_n_0
    SLICE_X106Y78        LUT5 (Prop_lut5_I2_O)        0.326     3.542 r  HDMI_i/vga_pic_0/inst/rgb_data[23]_i_1/O
                         net (fo=9, routed)           0.506     4.048    HDMI_i/vga_pic_0/inst/rgb_data[23]_i_1_n_0
    SLICE_X106Y81        FDCE                                         r  HDMI_i/vga_pic_0/inst/rgb_data_reg[7]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_1x_HDMI_clk_wiz_0_0 rise edge)
                                                     25.000    25.000 r  
    M19                                               0.000    25.000 r  clk_in1_0 (IN)
                         net (fo=0)                   0.000    25.000    HDMI_i/clk_wiz_0/inst/clk_in1
    M19                  IBUF (Prop_ibuf_I_O)         1.366    26.366 r  HDMI_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    27.547    HDMI_i/clk_wiz_0/inst/clk_in1_HDMI_clk_wiz_0_0
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.032    19.515 r  HDMI_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.720    21.235    HDMI_i/clk_wiz_0/inst/clk_1x_HDMI_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    21.326 r  HDMI_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=163, routed)         1.673    22.999    HDMI_i/vga_pic_0/inst/clk
    SLICE_X106Y81        FDCE                                         r  HDMI_i/vga_pic_0/inst/rgb_data_reg[7]/C
                         clock pessimism             -0.415    22.584    
                         clock uncertainty           -0.108    22.476    
    SLICE_X106Y81        FDCE (Setup_fdce_C_CE)      -0.205    22.271    HDMI_i/vga_pic_0/inst/rgb_data_reg[7]
  -------------------------------------------------------------------
                         required time                         22.271    
                         arrival time                          -4.048    
  -------------------------------------------------------------------
                         slack                                 18.224    

Slack (MET) :             18.286ns  (required time - arrival time)
  Source:                 HDMI_i/vga_ctrl_0/inst/h_count_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by clk_1x_HDMI_clk_wiz_0_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            HDMI_i/vga_pic_0/inst/rgb_data_reg[3]/CE
                            (rising edge-triggered cell FDCE clocked by clk_1x_HDMI_clk_wiz_0_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk_1x_HDMI_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            25.000ns  (clk_1x_HDMI_clk_wiz_0_0 rise@25.000ns - clk_1x_HDMI_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        6.418ns  (logic 2.431ns (37.878%)  route 3.987ns (62.122%))
  Logic Levels:           5  (CARRY4=1 LUT1=1 LUT2=1 LUT4=1 LUT5=1)
  Clock Path Skew:        0.017ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.003ns = ( 22.997 - 25.000 ) 
    Source Clock Delay      (SCD):    -2.435ns
    Clock Pessimism Removal (CPR):    -0.415ns
  Clock Uncertainty:      0.108ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.204ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_1x_HDMI_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    M19                                               0.000     0.000 r  clk_in1_0 (IN)
                         net (fo=0)                   0.000     0.000    HDMI_i/clk_wiz_0/inst/clk_in1
    M19                  IBUF (Prop_ibuf_I_O)         1.436     1.436 r  HDMI_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.306     2.742    HDMI_i/clk_wiz_0/inst/clk_in1_HDMI_clk_wiz_0_0
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.929    -6.187 r  HDMI_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.883    -4.304    HDMI_i/clk_wiz_0/inst/clk_1x_HDMI_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.101    -4.203 r  HDMI_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=163, routed)         1.768    -2.435    HDMI_i/vga_ctrl_0/inst/clk
    SLICE_X102Y77        FDCE                                         r  HDMI_i/vga_ctrl_0/inst/h_count_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X102Y77        FDCE (Prop_fdce_C_Q)         0.478    -1.957 f  HDMI_i/vga_ctrl_0/inst/h_count_reg[3]/Q
                         net (fo=12, routed)          0.897    -1.060    HDMI_i/vga_ctrl_0/inst/h_count[3]
    SLICE_X103Y78        LUT1 (Prop_lut1_I0_O)        0.301    -0.759 r  HDMI_i/vga_ctrl_0/inst/pix_xpos0_carry_i_2/O
                         net (fo=1, routed)           0.000    -0.759    HDMI_i/vga_ctrl_0/inst/pix_xpos0_carry_i_2_n_0
    SLICE_X103Y78        CARRY4 (Prop_carry4_S[1]_O[3])
                                                      0.640    -0.119 r  HDMI_i/vga_ctrl_0/inst/pix_xpos0_carry/O[3]
                         net (fo=1, routed)           0.643     0.524    HDMI_i/vga_ctrl_0/inst/pix_xpos0[5]
    SLICE_X105Y78        LUT2 (Prop_lut2_I1_O)        0.332     0.856 r  HDMI_i/vga_ctrl_0/inst/pix_x[5]_INST_0/O
                         net (fo=10, routed)          1.556     2.411    HDMI_i/vga_pic_0/inst/pix_x[5]
    SLICE_X106Y78        LUT4 (Prop_lut4_I0_O)        0.354     2.765 f  HDMI_i/vga_pic_0/inst/rgb_data[23]_i_5/O
                         net (fo=2, routed)           0.451     3.216    HDMI_i/vga_pic_0/inst/rgb_data[23]_i_5_n_0
    SLICE_X106Y78        LUT5 (Prop_lut5_I2_O)        0.326     3.542 r  HDMI_i/vga_pic_0/inst/rgb_data[23]_i_1/O
                         net (fo=9, routed)           0.441     3.983    HDMI_i/vga_pic_0/inst/rgb_data[23]_i_1_n_0
    SLICE_X107Y78        FDCE                                         r  HDMI_i/vga_pic_0/inst/rgb_data_reg[3]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_1x_HDMI_clk_wiz_0_0 rise edge)
                                                     25.000    25.000 r  
    M19                                               0.000    25.000 r  clk_in1_0 (IN)
                         net (fo=0)                   0.000    25.000    HDMI_i/clk_wiz_0/inst/clk_in1
    M19                  IBUF (Prop_ibuf_I_O)         1.366    26.366 r  HDMI_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    27.547    HDMI_i/clk_wiz_0/inst/clk_in1_HDMI_clk_wiz_0_0
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.032    19.515 r  HDMI_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.720    21.235    HDMI_i/clk_wiz_0/inst/clk_1x_HDMI_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    21.326 r  HDMI_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=163, routed)         1.671    22.997    HDMI_i/vga_pic_0/inst/clk
    SLICE_X107Y78        FDCE                                         r  HDMI_i/vga_pic_0/inst/rgb_data_reg[3]/C
                         clock pessimism             -0.415    22.582    
                         clock uncertainty           -0.108    22.474    
    SLICE_X107Y78        FDCE (Setup_fdce_C_CE)      -0.205    22.269    HDMI_i/vga_pic_0/inst/rgb_data_reg[3]
  -------------------------------------------------------------------
                         required time                         22.269    
                         arrival time                          -3.983    
  -------------------------------------------------------------------
                         slack                                 18.286    

Slack (MET) :             18.286ns  (required time - arrival time)
  Source:                 HDMI_i/vga_ctrl_0/inst/h_count_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by clk_1x_HDMI_clk_wiz_0_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            HDMI_i/vga_pic_0/inst/rgb_data_reg[5]/CE
                            (rising edge-triggered cell FDCE clocked by clk_1x_HDMI_clk_wiz_0_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk_1x_HDMI_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            25.000ns  (clk_1x_HDMI_clk_wiz_0_0 rise@25.000ns - clk_1x_HDMI_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        6.418ns  (logic 2.431ns (37.878%)  route 3.987ns (62.122%))
  Logic Levels:           5  (CARRY4=1 LUT1=1 LUT2=1 LUT4=1 LUT5=1)
  Clock Path Skew:        0.017ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.003ns = ( 22.997 - 25.000 ) 
    Source Clock Delay      (SCD):    -2.435ns
    Clock Pessimism Removal (CPR):    -0.415ns
  Clock Uncertainty:      0.108ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.204ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_1x_HDMI_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    M19                                               0.000     0.000 r  clk_in1_0 (IN)
                         net (fo=0)                   0.000     0.000    HDMI_i/clk_wiz_0/inst/clk_in1
    M19                  IBUF (Prop_ibuf_I_O)         1.436     1.436 r  HDMI_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.306     2.742    HDMI_i/clk_wiz_0/inst/clk_in1_HDMI_clk_wiz_0_0
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.929    -6.187 r  HDMI_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.883    -4.304    HDMI_i/clk_wiz_0/inst/clk_1x_HDMI_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.101    -4.203 r  HDMI_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=163, routed)         1.768    -2.435    HDMI_i/vga_ctrl_0/inst/clk
    SLICE_X102Y77        FDCE                                         r  HDMI_i/vga_ctrl_0/inst/h_count_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X102Y77        FDCE (Prop_fdce_C_Q)         0.478    -1.957 f  HDMI_i/vga_ctrl_0/inst/h_count_reg[3]/Q
                         net (fo=12, routed)          0.897    -1.060    HDMI_i/vga_ctrl_0/inst/h_count[3]
    SLICE_X103Y78        LUT1 (Prop_lut1_I0_O)        0.301    -0.759 r  HDMI_i/vga_ctrl_0/inst/pix_xpos0_carry_i_2/O
                         net (fo=1, routed)           0.000    -0.759    HDMI_i/vga_ctrl_0/inst/pix_xpos0_carry_i_2_n_0
    SLICE_X103Y78        CARRY4 (Prop_carry4_S[1]_O[3])
                                                      0.640    -0.119 r  HDMI_i/vga_ctrl_0/inst/pix_xpos0_carry/O[3]
                         net (fo=1, routed)           0.643     0.524    HDMI_i/vga_ctrl_0/inst/pix_xpos0[5]
    SLICE_X105Y78        LUT2 (Prop_lut2_I1_O)        0.332     0.856 r  HDMI_i/vga_ctrl_0/inst/pix_x[5]_INST_0/O
                         net (fo=10, routed)          1.556     2.411    HDMI_i/vga_pic_0/inst/pix_x[5]
    SLICE_X106Y78        LUT4 (Prop_lut4_I0_O)        0.354     2.765 f  HDMI_i/vga_pic_0/inst/rgb_data[23]_i_5/O
                         net (fo=2, routed)           0.451     3.216    HDMI_i/vga_pic_0/inst/rgb_data[23]_i_5_n_0
    SLICE_X106Y78        LUT5 (Prop_lut5_I2_O)        0.326     3.542 r  HDMI_i/vga_pic_0/inst/rgb_data[23]_i_1/O
                         net (fo=9, routed)           0.441     3.983    HDMI_i/vga_pic_0/inst/rgb_data[23]_i_1_n_0
    SLICE_X107Y78        FDCE                                         r  HDMI_i/vga_pic_0/inst/rgb_data_reg[5]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_1x_HDMI_clk_wiz_0_0 rise edge)
                                                     25.000    25.000 r  
    M19                                               0.000    25.000 r  clk_in1_0 (IN)
                         net (fo=0)                   0.000    25.000    HDMI_i/clk_wiz_0/inst/clk_in1
    M19                  IBUF (Prop_ibuf_I_O)         1.366    26.366 r  HDMI_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    27.547    HDMI_i/clk_wiz_0/inst/clk_in1_HDMI_clk_wiz_0_0
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.032    19.515 r  HDMI_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.720    21.235    HDMI_i/clk_wiz_0/inst/clk_1x_HDMI_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    21.326 r  HDMI_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=163, routed)         1.671    22.997    HDMI_i/vga_pic_0/inst/clk
    SLICE_X107Y78        FDCE                                         r  HDMI_i/vga_pic_0/inst/rgb_data_reg[5]/C
                         clock pessimism             -0.415    22.582    
                         clock uncertainty           -0.108    22.474    
    SLICE_X107Y78        FDCE (Setup_fdce_C_CE)      -0.205    22.269    HDMI_i/vga_pic_0/inst/rgb_data_reg[5]
  -------------------------------------------------------------------
                         required time                         22.269    
                         arrival time                          -3.983    
  -------------------------------------------------------------------
                         slack                                 18.286    

Slack (MET) :             18.324ns  (required time - arrival time)
  Source:                 HDMI_i/vga_ctrl_0/inst/h_count_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by clk_1x_HDMI_clk_wiz_0_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            HDMI_i/vga_pic_0/inst/rgb_data_reg[13]/CE
                            (rising edge-triggered cell FDCE clocked by clk_1x_HDMI_clk_wiz_0_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk_1x_HDMI_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            25.000ns  (clk_1x_HDMI_clk_wiz_0_0 rise@25.000ns - clk_1x_HDMI_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        6.380ns  (logic 2.431ns (38.105%)  route 3.949ns (61.895%))
  Logic Levels:           5  (CARRY4=1 LUT1=1 LUT2=1 LUT4=1 LUT5=1)
  Clock Path Skew:        0.017ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.003ns = ( 22.997 - 25.000 ) 
    Source Clock Delay      (SCD):    -2.435ns
    Clock Pessimism Removal (CPR):    -0.415ns
  Clock Uncertainty:      0.108ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.204ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_1x_HDMI_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    M19                                               0.000     0.000 r  clk_in1_0 (IN)
                         net (fo=0)                   0.000     0.000    HDMI_i/clk_wiz_0/inst/clk_in1
    M19                  IBUF (Prop_ibuf_I_O)         1.436     1.436 r  HDMI_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.306     2.742    HDMI_i/clk_wiz_0/inst/clk_in1_HDMI_clk_wiz_0_0
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.929    -6.187 r  HDMI_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.883    -4.304    HDMI_i/clk_wiz_0/inst/clk_1x_HDMI_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.101    -4.203 r  HDMI_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=163, routed)         1.768    -2.435    HDMI_i/vga_ctrl_0/inst/clk
    SLICE_X102Y77        FDCE                                         r  HDMI_i/vga_ctrl_0/inst/h_count_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X102Y77        FDCE (Prop_fdce_C_Q)         0.478    -1.957 f  HDMI_i/vga_ctrl_0/inst/h_count_reg[3]/Q
                         net (fo=12, routed)          0.897    -1.060    HDMI_i/vga_ctrl_0/inst/h_count[3]
    SLICE_X103Y78        LUT1 (Prop_lut1_I0_O)        0.301    -0.759 r  HDMI_i/vga_ctrl_0/inst/pix_xpos0_carry_i_2/O
                         net (fo=1, routed)           0.000    -0.759    HDMI_i/vga_ctrl_0/inst/pix_xpos0_carry_i_2_n_0
    SLICE_X103Y78        CARRY4 (Prop_carry4_S[1]_O[3])
                                                      0.640    -0.119 r  HDMI_i/vga_ctrl_0/inst/pix_xpos0_carry/O[3]
                         net (fo=1, routed)           0.643     0.524    HDMI_i/vga_ctrl_0/inst/pix_xpos0[5]
    SLICE_X105Y78        LUT2 (Prop_lut2_I1_O)        0.332     0.856 r  HDMI_i/vga_ctrl_0/inst/pix_x[5]_INST_0/O
                         net (fo=10, routed)          1.556     2.411    HDMI_i/vga_pic_0/inst/pix_x[5]
    SLICE_X106Y78        LUT4 (Prop_lut4_I0_O)        0.354     2.765 f  HDMI_i/vga_pic_0/inst/rgb_data[23]_i_5/O
                         net (fo=2, routed)           0.451     3.216    HDMI_i/vga_pic_0/inst/rgb_data[23]_i_5_n_0
    SLICE_X106Y78        LUT5 (Prop_lut5_I2_O)        0.326     3.542 r  HDMI_i/vga_pic_0/inst/rgb_data[23]_i_1/O
                         net (fo=9, routed)           0.403     3.945    HDMI_i/vga_pic_0/inst/rgb_data[23]_i_1_n_0
    SLICE_X106Y78        FDCE                                         r  HDMI_i/vga_pic_0/inst/rgb_data_reg[13]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_1x_HDMI_clk_wiz_0_0 rise edge)
                                                     25.000    25.000 r  
    M19                                               0.000    25.000 r  clk_in1_0 (IN)
                         net (fo=0)                   0.000    25.000    HDMI_i/clk_wiz_0/inst/clk_in1
    M19                  IBUF (Prop_ibuf_I_O)         1.366    26.366 r  HDMI_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    27.547    HDMI_i/clk_wiz_0/inst/clk_in1_HDMI_clk_wiz_0_0
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.032    19.515 r  HDMI_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.720    21.235    HDMI_i/clk_wiz_0/inst/clk_1x_HDMI_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    21.326 r  HDMI_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=163, routed)         1.671    22.997    HDMI_i/vga_pic_0/inst/clk
    SLICE_X106Y78        FDCE                                         r  HDMI_i/vga_pic_0/inst/rgb_data_reg[13]/C
                         clock pessimism             -0.415    22.582    
                         clock uncertainty           -0.108    22.474    
    SLICE_X106Y78        FDCE (Setup_fdce_C_CE)      -0.205    22.269    HDMI_i/vga_pic_0/inst/rgb_data_reg[13]
  -------------------------------------------------------------------
                         required time                         22.269    
                         arrival time                          -3.945    
  -------------------------------------------------------------------
                         slack                                 18.324    

Slack (MET) :             18.365ns  (required time - arrival time)
  Source:                 HDMI_i/vga_ctrl_0/inst/h_count_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by clk_1x_HDMI_clk_wiz_0_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            HDMI_i/vga_pic_0/inst/rgb_data_reg[6]/CE
                            (rising edge-triggered cell FDCE clocked by clk_1x_HDMI_clk_wiz_0_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk_1x_HDMI_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            25.000ns  (clk_1x_HDMI_clk_wiz_0_0 rise@25.000ns - clk_1x_HDMI_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        6.340ns  (logic 2.431ns (38.343%)  route 3.909ns (61.657%))
  Logic Levels:           5  (CARRY4=1 LUT1=1 LUT2=1 LUT4=1 LUT5=1)
  Clock Path Skew:        0.018ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.002ns = ( 22.998 - 25.000 ) 
    Source Clock Delay      (SCD):    -2.435ns
    Clock Pessimism Removal (CPR):    -0.415ns
  Clock Uncertainty:      0.108ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.204ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_1x_HDMI_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    M19                                               0.000     0.000 r  clk_in1_0 (IN)
                         net (fo=0)                   0.000     0.000    HDMI_i/clk_wiz_0/inst/clk_in1
    M19                  IBUF (Prop_ibuf_I_O)         1.436     1.436 r  HDMI_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.306     2.742    HDMI_i/clk_wiz_0/inst/clk_in1_HDMI_clk_wiz_0_0
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.929    -6.187 r  HDMI_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.883    -4.304    HDMI_i/clk_wiz_0/inst/clk_1x_HDMI_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.101    -4.203 r  HDMI_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=163, routed)         1.768    -2.435    HDMI_i/vga_ctrl_0/inst/clk
    SLICE_X102Y77        FDCE                                         r  HDMI_i/vga_ctrl_0/inst/h_count_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X102Y77        FDCE (Prop_fdce_C_Q)         0.478    -1.957 f  HDMI_i/vga_ctrl_0/inst/h_count_reg[3]/Q
                         net (fo=12, routed)          0.897    -1.060    HDMI_i/vga_ctrl_0/inst/h_count[3]
    SLICE_X103Y78        LUT1 (Prop_lut1_I0_O)        0.301    -0.759 r  HDMI_i/vga_ctrl_0/inst/pix_xpos0_carry_i_2/O
                         net (fo=1, routed)           0.000    -0.759    HDMI_i/vga_ctrl_0/inst/pix_xpos0_carry_i_2_n_0
    SLICE_X103Y78        CARRY4 (Prop_carry4_S[1]_O[3])
                                                      0.640    -0.119 r  HDMI_i/vga_ctrl_0/inst/pix_xpos0_carry/O[3]
                         net (fo=1, routed)           0.643     0.524    HDMI_i/vga_ctrl_0/inst/pix_xpos0[5]
    SLICE_X105Y78        LUT2 (Prop_lut2_I1_O)        0.332     0.856 r  HDMI_i/vga_ctrl_0/inst/pix_x[5]_INST_0/O
                         net (fo=10, routed)          1.556     2.411    HDMI_i/vga_pic_0/inst/pix_x[5]
    SLICE_X106Y78        LUT4 (Prop_lut4_I0_O)        0.354     2.765 f  HDMI_i/vga_pic_0/inst/rgb_data[23]_i_5/O
                         net (fo=2, routed)           0.451     3.216    HDMI_i/vga_pic_0/inst/rgb_data[23]_i_5_n_0
    SLICE_X106Y78        LUT5 (Prop_lut5_I2_O)        0.326     3.542 r  HDMI_i/vga_pic_0/inst/rgb_data[23]_i_1/O
                         net (fo=9, routed)           0.363     3.906    HDMI_i/vga_pic_0/inst/rgb_data[23]_i_1_n_0
    SLICE_X107Y79        FDCE                                         r  HDMI_i/vga_pic_0/inst/rgb_data_reg[6]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_1x_HDMI_clk_wiz_0_0 rise edge)
                                                     25.000    25.000 r  
    M19                                               0.000    25.000 r  clk_in1_0 (IN)
                         net (fo=0)                   0.000    25.000    HDMI_i/clk_wiz_0/inst/clk_in1
    M19                  IBUF (Prop_ibuf_I_O)         1.366    26.366 r  HDMI_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    27.547    HDMI_i/clk_wiz_0/inst/clk_in1_HDMI_clk_wiz_0_0
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.032    19.515 r  HDMI_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.720    21.235    HDMI_i/clk_wiz_0/inst/clk_1x_HDMI_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    21.326 r  HDMI_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=163, routed)         1.672    22.998    HDMI_i/vga_pic_0/inst/clk
    SLICE_X107Y79        FDCE                                         r  HDMI_i/vga_pic_0/inst/rgb_data_reg[6]/C
                         clock pessimism             -0.415    22.583    
                         clock uncertainty           -0.108    22.475    
    SLICE_X107Y79        FDCE (Setup_fdce_C_CE)      -0.205    22.270    HDMI_i/vga_pic_0/inst/rgb_data_reg[6]
  -------------------------------------------------------------------
                         required time                         22.270    
                         arrival time                          -3.906    
  -------------------------------------------------------------------
                         slack                                 18.365    

Slack (MET) :             19.238ns  (required time - arrival time)
  Source:                 HDMI_i/vga_ctrl_0/inst/h_count_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by clk_1x_HDMI_clk_wiz_0_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            HDMI_i/vga_pic_0/inst/rgb_data_reg[13]/D
                            (rising edge-triggered cell FDCE clocked by clk_1x_HDMI_clk_wiz_0_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk_1x_HDMI_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            25.000ns  (clk_1x_HDMI_clk_wiz_0_0 rise@25.000ns - clk_1x_HDMI_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        5.702ns  (logic 2.431ns (42.633%)  route 3.271ns (57.367%))
  Logic Levels:           5  (CARRY4=1 LUT1=1 LUT2=1 LUT3=1 LUT4=1)
  Clock Path Skew:        0.017ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.003ns = ( 22.997 - 25.000 ) 
    Source Clock Delay      (SCD):    -2.435ns
    Clock Pessimism Removal (CPR):    -0.415ns
  Clock Uncertainty:      0.108ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.204ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_1x_HDMI_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    M19                                               0.000     0.000 r  clk_in1_0 (IN)
                         net (fo=0)                   0.000     0.000    HDMI_i/clk_wiz_0/inst/clk_in1
    M19                  IBUF (Prop_ibuf_I_O)         1.436     1.436 r  HDMI_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.306     2.742    HDMI_i/clk_wiz_0/inst/clk_in1_HDMI_clk_wiz_0_0
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.929    -6.187 r  HDMI_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.883    -4.304    HDMI_i/clk_wiz_0/inst/clk_1x_HDMI_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.101    -4.203 r  HDMI_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=163, routed)         1.768    -2.435    HDMI_i/vga_ctrl_0/inst/clk
    SLICE_X102Y77        FDCE                                         r  HDMI_i/vga_ctrl_0/inst/h_count_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X102Y77        FDCE (Prop_fdce_C_Q)         0.478    -1.957 f  HDMI_i/vga_ctrl_0/inst/h_count_reg[3]/Q
                         net (fo=12, routed)          0.897    -1.060    HDMI_i/vga_ctrl_0/inst/h_count[3]
    SLICE_X103Y78        LUT1 (Prop_lut1_I0_O)        0.301    -0.759 r  HDMI_i/vga_ctrl_0/inst/pix_xpos0_carry_i_2/O
                         net (fo=1, routed)           0.000    -0.759    HDMI_i/vga_ctrl_0/inst/pix_xpos0_carry_i_2_n_0
    SLICE_X103Y78        CARRY4 (Prop_carry4_S[1]_O[3])
                                                      0.640    -0.119 r  HDMI_i/vga_ctrl_0/inst/pix_xpos0_carry/O[3]
                         net (fo=1, routed)           0.643     0.524    HDMI_i/vga_ctrl_0/inst/pix_xpos0[5]
    SLICE_X105Y78        LUT2 (Prop_lut2_I1_O)        0.332     0.856 r  HDMI_i/vga_ctrl_0/inst/pix_x[5]_INST_0/O
                         net (fo=10, routed)          1.556     2.411    HDMI_i/vga_pic_0/inst/pix_x[5]
    SLICE_X106Y78        LUT4 (Prop_lut4_I0_O)        0.354     2.765 r  HDMI_i/vga_pic_0/inst/rgb_data[23]_i_5/O
                         net (fo=2, routed)           0.176     2.941    HDMI_i/vga_pic_0/inst/rgb_data[23]_i_5_n_0
    SLICE_X106Y78        LUT3 (Prop_lut3_I0_O)        0.326     3.267 r  HDMI_i/vga_pic_0/inst/rgb_data[13]_i_1/O
                         net (fo=1, routed)           0.000     3.267    HDMI_i/vga_pic_0/inst/rgb_data[13]_i_1_n_0
    SLICE_X106Y78        FDCE                                         r  HDMI_i/vga_pic_0/inst/rgb_data_reg[13]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_1x_HDMI_clk_wiz_0_0 rise edge)
                                                     25.000    25.000 r  
    M19                                               0.000    25.000 r  clk_in1_0 (IN)
                         net (fo=0)                   0.000    25.000    HDMI_i/clk_wiz_0/inst/clk_in1
    M19                  IBUF (Prop_ibuf_I_O)         1.366    26.366 r  HDMI_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    27.547    HDMI_i/clk_wiz_0/inst/clk_in1_HDMI_clk_wiz_0_0
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.032    19.515 r  HDMI_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.720    21.235    HDMI_i/clk_wiz_0/inst/clk_1x_HDMI_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    21.326 r  HDMI_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=163, routed)         1.671    22.997    HDMI_i/vga_pic_0/inst/clk
    SLICE_X106Y78        FDCE                                         r  HDMI_i/vga_pic_0/inst/rgb_data_reg[13]/C
                         clock pessimism             -0.415    22.582    
                         clock uncertainty           -0.108    22.474    
    SLICE_X106Y78        FDCE (Setup_fdce_C_D)        0.031    22.505    HDMI_i/vga_pic_0/inst/rgb_data_reg[13]
  -------------------------------------------------------------------
                         required time                         22.505    
                         arrival time                          -3.267    
  -------------------------------------------------------------------
                         slack                                 19.238    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.140ns  (arrival time - required time)
  Source:                 HDMI_i/DVI_Transmitter_0/inst/encoder_inst2/q_m_reg_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by clk_1x_HDMI_clk_wiz_0_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            HDMI_i/DVI_Transmitter_0/inst/encoder_inst2/data_out_reg[2]/D
                            (rising edge-triggered cell FDCE clocked by clk_1x_HDMI_clk_wiz_0_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk_1x_HDMI_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_1x_HDMI_clk_wiz_0_0 rise@0.000ns - clk_1x_HDMI_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.273ns  (logic 0.186ns (68.106%)  route 0.087ns (31.894%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.359ns
    Source Clock Delay      (SCD):    -0.588ns
    Clock Pessimism Removal (CPR):    0.216ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_1x_HDMI_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    M19                                               0.000     0.000 r  clk_in1_0 (IN)
                         net (fo=0)                   0.000     0.000    HDMI_i/clk_wiz_0/inst/clk_in1
    M19                  IBUF (Prop_ibuf_I_O)         0.205     0.205 r  HDMI_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.645    HDMI_i/clk_wiz_0/inst/clk_in1_HDMI_clk_wiz_0_0
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.407    -1.762 r  HDMI_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.218    HDMI_i/clk_wiz_0/inst/clk_1x_HDMI_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.192 r  HDMI_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=163, routed)         0.604    -0.588    HDMI_i/DVI_Transmitter_0/inst/encoder_inst2/clk_1x
    SLICE_X105Y86        FDCE                                         r  HDMI_i/DVI_Transmitter_0/inst/encoder_inst2/q_m_reg_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X105Y86        FDCE (Prop_fdce_C_Q)         0.141    -0.447 r  HDMI_i/DVI_Transmitter_0/inst/encoder_inst2/q_m_reg_reg[2]/Q
                         net (fo=1, routed)           0.087    -0.360    HDMI_i/DVI_Transmitter_0/inst/encoder_inst2/q_m_reg_reg_n_0_[2]
    SLICE_X104Y86        LUT6 (Prop_lut6_I5_O)        0.045    -0.315 r  HDMI_i/DVI_Transmitter_0/inst/encoder_inst2/data_out[2]_i_1__1/O
                         net (fo=1, routed)           0.000    -0.315    HDMI_i/DVI_Transmitter_0/inst/encoder_inst2/data_out[2]_i_1__1_n_0
    SLICE_X104Y86        FDCE                                         r  HDMI_i/DVI_Transmitter_0/inst/encoder_inst2/data_out_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_1x_HDMI_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    M19                                               0.000     0.000 r  clk_in1_0 (IN)
                         net (fo=0)                   0.000     0.000    HDMI_i/clk_wiz_0/inst/clk_in1
    M19                  IBUF (Prop_ibuf_I_O)         0.392     0.392 r  HDMI_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.873    HDMI_i/clk_wiz_0/inst/clk_in1_HDMI_clk_wiz_0_0
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.727    -1.854 r  HDMI_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.592    -1.262    HDMI_i/clk_wiz_0/inst/clk_1x_HDMI_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.233 r  HDMI_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=163, routed)         0.874    -0.359    HDMI_i/DVI_Transmitter_0/inst/encoder_inst2/clk_1x
    SLICE_X104Y86        FDCE                                         r  HDMI_i/DVI_Transmitter_0/inst/encoder_inst2/data_out_reg[2]/C
                         clock pessimism             -0.216    -0.575    
    SLICE_X104Y86        FDCE (Hold_fdce_C_D)         0.120    -0.455    HDMI_i/DVI_Transmitter_0/inst/encoder_inst2/data_out_reg[2]
  -------------------------------------------------------------------
                         required time                          0.455    
                         arrival time                          -0.315    
  -------------------------------------------------------------------
                         slack                                  0.140    

Slack (MET) :             0.156ns  (arrival time - required time)
  Source:                 HDMI_i/DVI_Transmitter_0/inst/encoder_inst1/q_m_reg_reg[6]/C
                            (rising edge-triggered cell FDCE clocked by clk_1x_HDMI_clk_wiz_0_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            HDMI_i/DVI_Transmitter_0/inst/encoder_inst1/data_out_reg[6]/D
                            (rising edge-triggered cell FDCE clocked by clk_1x_HDMI_clk_wiz_0_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk_1x_HDMI_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_1x_HDMI_clk_wiz_0_0 rise@0.000ns - clk_1x_HDMI_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.260ns  (logic 0.209ns (80.352%)  route 0.051ns (19.648%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.335ns
    Source Clock Delay      (SCD):    -0.562ns
    Clock Pessimism Removal (CPR):    0.214ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_1x_HDMI_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    M19                                               0.000     0.000 r  clk_in1_0 (IN)
                         net (fo=0)                   0.000     0.000    HDMI_i/clk_wiz_0/inst/clk_in1
    M19                  IBUF (Prop_ibuf_I_O)         0.205     0.205 r  HDMI_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.645    HDMI_i/clk_wiz_0/inst/clk_in1_HDMI_clk_wiz_0_0
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.407    -1.762 r  HDMI_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.218    HDMI_i/clk_wiz_0/inst/clk_1x_HDMI_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.192 r  HDMI_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=163, routed)         0.630    -0.562    HDMI_i/DVI_Transmitter_0/inst/encoder_inst1/clk_1x
    SLICE_X108Y83        FDCE                                         r  HDMI_i/DVI_Transmitter_0/inst/encoder_inst1/q_m_reg_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X108Y83        FDCE (Prop_fdce_C_Q)         0.164    -0.398 r  HDMI_i/DVI_Transmitter_0/inst/encoder_inst1/q_m_reg_reg[6]/Q
                         net (fo=1, routed)           0.051    -0.347    HDMI_i/DVI_Transmitter_0/inst/encoder_inst1/q_m_reg_reg_n_0_[6]
    SLICE_X109Y83        LUT6 (Prop_lut6_I5_O)        0.045    -0.302 r  HDMI_i/DVI_Transmitter_0/inst/encoder_inst1/data_out[6]_i_1__0/O
                         net (fo=1, routed)           0.000    -0.302    HDMI_i/DVI_Transmitter_0/inst/encoder_inst1/data_out[6]_i_1__0_n_0
    SLICE_X109Y83        FDCE                                         r  HDMI_i/DVI_Transmitter_0/inst/encoder_inst1/data_out_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_1x_HDMI_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    M19                                               0.000     0.000 r  clk_in1_0 (IN)
                         net (fo=0)                   0.000     0.000    HDMI_i/clk_wiz_0/inst/clk_in1
    M19                  IBUF (Prop_ibuf_I_O)         0.392     0.392 r  HDMI_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.873    HDMI_i/clk_wiz_0/inst/clk_in1_HDMI_clk_wiz_0_0
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.727    -1.854 r  HDMI_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.592    -1.262    HDMI_i/clk_wiz_0/inst/clk_1x_HDMI_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.233 r  HDMI_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=163, routed)         0.898    -0.335    HDMI_i/DVI_Transmitter_0/inst/encoder_inst1/clk_1x
    SLICE_X109Y83        FDCE                                         r  HDMI_i/DVI_Transmitter_0/inst/encoder_inst1/data_out_reg[6]/C
                         clock pessimism             -0.214    -0.549    
    SLICE_X109Y83        FDCE (Hold_fdce_C_D)         0.091    -0.458    HDMI_i/DVI_Transmitter_0/inst/encoder_inst1/data_out_reg[6]
  -------------------------------------------------------------------
                         required time                          0.458    
                         arrival time                          -0.302    
  -------------------------------------------------------------------
                         slack                                  0.156    

Slack (MET) :             0.160ns  (arrival time - required time)
  Source:                 HDMI_i/vga_ctrl_0/inst/de_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_1x_HDMI_clk_wiz_0_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            HDMI_i/DVI_Transmitter_0/inst/encoder_inst0/de_reg1_reg/D
                            (rising edge-triggered cell FDCE clocked by clk_1x_HDMI_clk_wiz_0_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk_1x_HDMI_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_1x_HDMI_clk_wiz_0_0 rise@0.000ns - clk_1x_HDMI_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.220ns  (logic 0.164ns (74.580%)  route 0.056ns (25.420%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.364ns
    Source Clock Delay      (SCD):    -0.591ns
    Clock Pessimism Removal (CPR):    0.227ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_1x_HDMI_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    M19                                               0.000     0.000 r  clk_in1_0 (IN)
                         net (fo=0)                   0.000     0.000    HDMI_i/clk_wiz_0/inst/clk_in1
    M19                  IBUF (Prop_ibuf_I_O)         0.205     0.205 r  HDMI_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.645    HDMI_i/clk_wiz_0/inst/clk_in1_HDMI_clk_wiz_0_0
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.407    -1.762 r  HDMI_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.218    HDMI_i/clk_wiz_0/inst/clk_1x_HDMI_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.192 r  HDMI_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=163, routed)         0.601    -0.591    HDMI_i/vga_ctrl_0/inst/clk
    SLICE_X100Y81        FDCE                                         r  HDMI_i/vga_ctrl_0/inst/de_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X100Y81        FDCE (Prop_fdce_C_Q)         0.164    -0.427 r  HDMI_i/vga_ctrl_0/inst/de_reg/Q
                         net (fo=1, routed)           0.056    -0.371    HDMI_i/DVI_Transmitter_0/inst/encoder_inst0/de
    SLICE_X100Y81        FDCE                                         r  HDMI_i/DVI_Transmitter_0/inst/encoder_inst0/de_reg1_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_1x_HDMI_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    M19                                               0.000     0.000 r  clk_in1_0 (IN)
                         net (fo=0)                   0.000     0.000    HDMI_i/clk_wiz_0/inst/clk_in1
    M19                  IBUF (Prop_ibuf_I_O)         0.392     0.392 r  HDMI_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.873    HDMI_i/clk_wiz_0/inst/clk_in1_HDMI_clk_wiz_0_0
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.727    -1.854 r  HDMI_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.592    -1.262    HDMI_i/clk_wiz_0/inst/clk_1x_HDMI_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.233 r  HDMI_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=163, routed)         0.869    -0.364    HDMI_i/DVI_Transmitter_0/inst/encoder_inst0/clk_1x
    SLICE_X100Y81        FDCE                                         r  HDMI_i/DVI_Transmitter_0/inst/encoder_inst0/de_reg1_reg/C
                         clock pessimism             -0.227    -0.591    
    SLICE_X100Y81        FDCE (Hold_fdce_C_D)         0.060    -0.531    HDMI_i/DVI_Transmitter_0/inst/encoder_inst0/de_reg1_reg
  -------------------------------------------------------------------
                         required time                          0.531    
                         arrival time                          -0.371    
  -------------------------------------------------------------------
                         slack                                  0.160    

Slack (MET) :             0.163ns  (arrival time - required time)
  Source:                 HDMI_i/DVI_Transmitter_0/inst/encoder_inst1/data_in_reg_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk_1x_HDMI_clk_wiz_0_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            HDMI_i/DVI_Transmitter_0/inst/encoder_inst1/q_m_reg_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by clk_1x_HDMI_clk_wiz_0_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk_1x_HDMI_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_1x_HDMI_clk_wiz_0_0 rise@0.000ns - clk_1x_HDMI_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.275ns  (logic 0.141ns (51.229%)  route 0.134ns (48.771%))
  Logic Levels:           0  
  Clock Path Skew:        0.037ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.332ns
    Source Clock Delay      (SCD):    -0.562ns
    Clock Pessimism Removal (CPR):    0.193ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_1x_HDMI_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    M19                                               0.000     0.000 r  clk_in1_0 (IN)
                         net (fo=0)                   0.000     0.000    HDMI_i/clk_wiz_0/inst/clk_in1
    M19                  IBUF (Prop_ibuf_I_O)         0.205     0.205 r  HDMI_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.645    HDMI_i/clk_wiz_0/inst/clk_in1_HDMI_clk_wiz_0_0
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.407    -1.762 r  HDMI_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.218    HDMI_i/clk_wiz_0/inst/clk_1x_HDMI_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.192 r  HDMI_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=163, routed)         0.630    -0.562    HDMI_i/DVI_Transmitter_0/inst/encoder_inst1/clk_1x
    SLICE_X107Y83        FDCE                                         r  HDMI_i/DVI_Transmitter_0/inst/encoder_inst1/data_in_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X107Y83        FDCE (Prop_fdce_C_Q)         0.141    -0.421 r  HDMI_i/DVI_Transmitter_0/inst/encoder_inst1/data_in_reg_reg[0]/Q
                         net (fo=18, routed)          0.134    -0.287    HDMI_i/DVI_Transmitter_0/inst/encoder_inst1/data_in_reg_reg_n_0_[0]
    SLICE_X110Y83        FDCE                                         r  HDMI_i/DVI_Transmitter_0/inst/encoder_inst1/q_m_reg_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_1x_HDMI_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    M19                                               0.000     0.000 r  clk_in1_0 (IN)
                         net (fo=0)                   0.000     0.000    HDMI_i/clk_wiz_0/inst/clk_in1
    M19                  IBUF (Prop_ibuf_I_O)         0.392     0.392 r  HDMI_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.873    HDMI_i/clk_wiz_0/inst/clk_in1_HDMI_clk_wiz_0_0
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.727    -1.854 r  HDMI_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.592    -1.262    HDMI_i/clk_wiz_0/inst/clk_1x_HDMI_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.233 r  HDMI_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=163, routed)         0.901    -0.332    HDMI_i/DVI_Transmitter_0/inst/encoder_inst1/clk_1x
    SLICE_X110Y83        FDCE                                         r  HDMI_i/DVI_Transmitter_0/inst/encoder_inst1/q_m_reg_reg[0]/C
                         clock pessimism             -0.193    -0.525    
    SLICE_X110Y83        FDCE (Hold_fdce_C_D)         0.075    -0.450    HDMI_i/DVI_Transmitter_0/inst/encoder_inst1/q_m_reg_reg[0]
  -------------------------------------------------------------------
                         required time                          0.450    
                         arrival time                          -0.287    
  -------------------------------------------------------------------
                         slack                                  0.163    

Slack (MET) :             0.168ns  (arrival time - required time)
  Source:                 HDMI_i/DVI_Transmitter_0/inst/encoder_inst0/c1_reg2_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_1x_HDMI_clk_wiz_0_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            HDMI_i/DVI_Transmitter_0/inst/encoder_inst2/data_out_reg[9]/D
                            (rising edge-triggered cell FDCE clocked by clk_1x_HDMI_clk_wiz_0_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk_1x_HDMI_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_1x_HDMI_clk_wiz_0_0 rise@0.000ns - clk_1x_HDMI_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.272ns  (logic 0.209ns (76.753%)  route 0.063ns (23.247%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.361ns
    Source Clock Delay      (SCD):    -0.588ns
    Clock Pessimism Removal (CPR):    0.214ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_1x_HDMI_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    M19                                               0.000     0.000 r  clk_in1_0 (IN)
                         net (fo=0)                   0.000     0.000    HDMI_i/clk_wiz_0/inst/clk_in1
    M19                  IBUF (Prop_ibuf_I_O)         0.205     0.205 r  HDMI_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.645    HDMI_i/clk_wiz_0/inst/clk_in1_HDMI_clk_wiz_0_0
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.407    -1.762 r  HDMI_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.218    HDMI_i/clk_wiz_0/inst/clk_1x_HDMI_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.192 r  HDMI_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=163, routed)         0.604    -0.588    HDMI_i/DVI_Transmitter_0/inst/encoder_inst0/clk_1x
    SLICE_X102Y84        FDCE                                         r  HDMI_i/DVI_Transmitter_0/inst/encoder_inst0/c1_reg2_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X102Y84        FDCE (Prop_fdce_C_Q)         0.164    -0.424 r  HDMI_i/DVI_Transmitter_0/inst/encoder_inst0/c1_reg2_reg/Q
                         net (fo=3, routed)           0.063    -0.361    HDMI_i/DVI_Transmitter_0/inst/encoder_inst0/c1_reg2
    SLICE_X103Y84        LUT6 (Prop_lut6_I1_O)        0.045    -0.316 r  HDMI_i/DVI_Transmitter_0/inst/encoder_inst0/data_out[9]_i_1__1/O
                         net (fo=1, routed)           0.000    -0.316    HDMI_i/DVI_Transmitter_0/inst/encoder_inst2/D[1]
    SLICE_X103Y84        FDCE                                         r  HDMI_i/DVI_Transmitter_0/inst/encoder_inst2/data_out_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_1x_HDMI_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    M19                                               0.000     0.000 r  clk_in1_0 (IN)
                         net (fo=0)                   0.000     0.000    HDMI_i/clk_wiz_0/inst/clk_in1
    M19                  IBUF (Prop_ibuf_I_O)         0.392     0.392 r  HDMI_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.873    HDMI_i/clk_wiz_0/inst/clk_in1_HDMI_clk_wiz_0_0
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.727    -1.854 r  HDMI_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.592    -1.262    HDMI_i/clk_wiz_0/inst/clk_1x_HDMI_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.233 r  HDMI_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=163, routed)         0.872    -0.361    HDMI_i/DVI_Transmitter_0/inst/encoder_inst2/clk_1x
    SLICE_X103Y84        FDCE                                         r  HDMI_i/DVI_Transmitter_0/inst/encoder_inst2/data_out_reg[9]/C
                         clock pessimism             -0.214    -0.575    
    SLICE_X103Y84        FDCE (Hold_fdce_C_D)         0.091    -0.484    HDMI_i/DVI_Transmitter_0/inst/encoder_inst2/data_out_reg[9]
  -------------------------------------------------------------------
                         required time                          0.484    
                         arrival time                          -0.316    
  -------------------------------------------------------------------
                         slack                                  0.168    

Slack (MET) :             0.185ns  (arrival time - required time)
  Source:                 HDMI_i/DVI_Transmitter_0/inst/encoder_inst2/q_m_reg_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk_1x_HDMI_clk_wiz_0_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            HDMI_i/DVI_Transmitter_0/inst/encoder_inst2/data_out_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by clk_1x_HDMI_clk_wiz_0_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk_1x_HDMI_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_1x_HDMI_clk_wiz_0_0 rise@0.000ns - clk_1x_HDMI_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.305ns  (logic 0.246ns (80.588%)  route 0.059ns (19.412%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.359ns
    Source Clock Delay      (SCD):    -0.588ns
    Clock Pessimism Removal (CPR):    0.229ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_1x_HDMI_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    M19                                               0.000     0.000 r  clk_in1_0 (IN)
                         net (fo=0)                   0.000     0.000    HDMI_i/clk_wiz_0/inst/clk_in1
    M19                  IBUF (Prop_ibuf_I_O)         0.205     0.205 r  HDMI_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.645    HDMI_i/clk_wiz_0/inst/clk_in1_HDMI_clk_wiz_0_0
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.407    -1.762 r  HDMI_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.218    HDMI_i/clk_wiz_0/inst/clk_1x_HDMI_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.192 r  HDMI_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=163, routed)         0.604    -0.588    HDMI_i/DVI_Transmitter_0/inst/encoder_inst2/clk_1x
    SLICE_X104Y85        FDCE                                         r  HDMI_i/DVI_Transmitter_0/inst/encoder_inst2/q_m_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X104Y85        FDCE (Prop_fdce_C_Q)         0.148    -0.440 r  HDMI_i/DVI_Transmitter_0/inst/encoder_inst2/q_m_reg_reg[0]/Q
                         net (fo=1, routed)           0.059    -0.381    HDMI_i/DVI_Transmitter_0/inst/encoder_inst2/q_m_reg_reg_n_0_[0]
    SLICE_X104Y85        LUT6 (Prop_lut6_I0_O)        0.098    -0.283 r  HDMI_i/DVI_Transmitter_0/inst/encoder_inst2/data_out[0]_i_1__1/O
                         net (fo=1, routed)           0.000    -0.283    HDMI_i/DVI_Transmitter_0/inst/encoder_inst2/data_out[0]_i_1__1_n_0
    SLICE_X104Y85        FDCE                                         r  HDMI_i/DVI_Transmitter_0/inst/encoder_inst2/data_out_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_1x_HDMI_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    M19                                               0.000     0.000 r  clk_in1_0 (IN)
                         net (fo=0)                   0.000     0.000    HDMI_i/clk_wiz_0/inst/clk_in1
    M19                  IBUF (Prop_ibuf_I_O)         0.392     0.392 r  HDMI_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.873    HDMI_i/clk_wiz_0/inst/clk_in1_HDMI_clk_wiz_0_0
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.727    -1.854 r  HDMI_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.592    -1.262    HDMI_i/clk_wiz_0/inst/clk_1x_HDMI_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.233 r  HDMI_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=163, routed)         0.874    -0.359    HDMI_i/DVI_Transmitter_0/inst/encoder_inst2/clk_1x
    SLICE_X104Y85        FDCE                                         r  HDMI_i/DVI_Transmitter_0/inst/encoder_inst2/data_out_reg[0]/C
                         clock pessimism             -0.229    -0.588    
    SLICE_X104Y85        FDCE (Hold_fdce_C_D)         0.120    -0.468    HDMI_i/DVI_Transmitter_0/inst/encoder_inst2/data_out_reg[0]
  -------------------------------------------------------------------
                         required time                          0.468    
                         arrival time                          -0.283    
  -------------------------------------------------------------------
                         slack                                  0.185    

Slack (MET) :             0.188ns  (arrival time - required time)
  Source:                 HDMI_i/DVI_Transmitter_0/inst/encoder_inst0/q_m_reg_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by clk_1x_HDMI_clk_wiz_0_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            HDMI_i/DVI_Transmitter_0/inst/encoder_inst0/data_out_reg[3]/D
                            (rising edge-triggered cell FDCE clocked by clk_1x_HDMI_clk_wiz_0_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk_1x_HDMI_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_1x_HDMI_clk_wiz_0_0 rise@0.000ns - clk_1x_HDMI_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.280ns  (logic 0.227ns (80.953%)  route 0.053ns (19.047%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.338ns
    Source Clock Delay      (SCD):    -0.565ns
    Clock Pessimism Removal (CPR):    0.227ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_1x_HDMI_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    M19                                               0.000     0.000 r  clk_in1_0 (IN)
                         net (fo=0)                   0.000     0.000    HDMI_i/clk_wiz_0/inst/clk_in1
    M19                  IBUF (Prop_ibuf_I_O)         0.205     0.205 r  HDMI_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.645    HDMI_i/clk_wiz_0/inst/clk_in1_HDMI_clk_wiz_0_0
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.407    -1.762 r  HDMI_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.218    HDMI_i/clk_wiz_0/inst/clk_1x_HDMI_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.192 r  HDMI_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=163, routed)         0.627    -0.565    HDMI_i/DVI_Transmitter_0/inst/encoder_inst0/clk_1x
    SLICE_X109Y80        FDCE                                         r  HDMI_i/DVI_Transmitter_0/inst/encoder_inst0/q_m_reg_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X109Y80        FDCE (Prop_fdce_C_Q)         0.128    -0.437 r  HDMI_i/DVI_Transmitter_0/inst/encoder_inst0/q_m_reg_reg[3]/Q
                         net (fo=1, routed)           0.053    -0.384    HDMI_i/DVI_Transmitter_0/inst/encoder_inst0/q_m_reg[3]
    SLICE_X109Y80        LUT6 (Prop_lut6_I0_O)        0.099    -0.285 r  HDMI_i/DVI_Transmitter_0/inst/encoder_inst0/data_out[3]_i_1/O
                         net (fo=1, routed)           0.000    -0.285    HDMI_i/DVI_Transmitter_0/inst/encoder_inst0/data_out[3]
    SLICE_X109Y80        FDCE                                         r  HDMI_i/DVI_Transmitter_0/inst/encoder_inst0/data_out_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_1x_HDMI_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    M19                                               0.000     0.000 r  clk_in1_0 (IN)
                         net (fo=0)                   0.000     0.000    HDMI_i/clk_wiz_0/inst/clk_in1
    M19                  IBUF (Prop_ibuf_I_O)         0.392     0.392 r  HDMI_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.873    HDMI_i/clk_wiz_0/inst/clk_in1_HDMI_clk_wiz_0_0
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.727    -1.854 r  HDMI_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.592    -1.262    HDMI_i/clk_wiz_0/inst/clk_1x_HDMI_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.233 r  HDMI_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=163, routed)         0.895    -0.338    HDMI_i/DVI_Transmitter_0/inst/encoder_inst0/clk_1x
    SLICE_X109Y80        FDCE                                         r  HDMI_i/DVI_Transmitter_0/inst/encoder_inst0/data_out_reg[3]/C
                         clock pessimism             -0.227    -0.565    
    SLICE_X109Y80        FDCE (Hold_fdce_C_D)         0.092    -0.473    HDMI_i/DVI_Transmitter_0/inst/encoder_inst0/data_out_reg[3]
  -------------------------------------------------------------------
                         required time                          0.473    
                         arrival time                          -0.285    
  -------------------------------------------------------------------
                         slack                                  0.188    

Slack (MET) :             0.190ns  (arrival time - required time)
  Source:                 HDMI_i/DVI_Transmitter_0/inst/encoder_inst0/data_in_n1_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by clk_1x_HDMI_clk_wiz_0_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            HDMI_i/DVI_Transmitter_0/inst/encoder_inst0/q_m_reg_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by clk_1x_HDMI_clk_wiz_0_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk_1x_HDMI_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_1x_HDMI_clk_wiz_0_0 rise@0.000ns - clk_1x_HDMI_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.294ns  (logic 0.186ns (63.289%)  route 0.108ns (36.711%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.338ns
    Source Clock Delay      (SCD):    -0.565ns
    Clock Pessimism Removal (CPR):    0.214ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_1x_HDMI_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    M19                                               0.000     0.000 r  clk_in1_0 (IN)
                         net (fo=0)                   0.000     0.000    HDMI_i/clk_wiz_0/inst/clk_in1
    M19                  IBUF (Prop_ibuf_I_O)         0.205     0.205 r  HDMI_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.645    HDMI_i/clk_wiz_0/inst/clk_in1_HDMI_clk_wiz_0_0
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.407    -1.762 r  HDMI_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.218    HDMI_i/clk_wiz_0/inst/clk_1x_HDMI_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.192 r  HDMI_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=163, routed)         0.627    -0.565    HDMI_i/DVI_Transmitter_0/inst/encoder_inst0/clk_1x
    SLICE_X106Y80        FDCE                                         r  HDMI_i/DVI_Transmitter_0/inst/encoder_inst0/data_in_n1_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X106Y80        FDCE (Prop_fdce_C_Q)         0.141    -0.424 r  HDMI_i/DVI_Transmitter_0/inst/encoder_inst0/data_in_n1_reg[2]/Q
                         net (fo=4, routed)           0.108    -0.316    HDMI_i/DVI_Transmitter_0/inst/encoder_inst0/data_in_n1[2]
    SLICE_X107Y80        LUT6 (Prop_lut6_I0_O)        0.045    -0.271 r  HDMI_i/DVI_Transmitter_0/inst/encoder_inst0/q_m_reg[1]_i_1/O
                         net (fo=1, routed)           0.000    -0.271    HDMI_i/DVI_Transmitter_0/inst/encoder_inst0/q_m_1
    SLICE_X107Y80        FDCE                                         r  HDMI_i/DVI_Transmitter_0/inst/encoder_inst0/q_m_reg_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_1x_HDMI_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    M19                                               0.000     0.000 r  clk_in1_0 (IN)
                         net (fo=0)                   0.000     0.000    HDMI_i/clk_wiz_0/inst/clk_in1
    M19                  IBUF (Prop_ibuf_I_O)         0.392     0.392 r  HDMI_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.873    HDMI_i/clk_wiz_0/inst/clk_in1_HDMI_clk_wiz_0_0
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.727    -1.854 r  HDMI_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.592    -1.262    HDMI_i/clk_wiz_0/inst/clk_1x_HDMI_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.233 r  HDMI_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=163, routed)         0.895    -0.338    HDMI_i/DVI_Transmitter_0/inst/encoder_inst0/clk_1x
    SLICE_X107Y80        FDCE                                         r  HDMI_i/DVI_Transmitter_0/inst/encoder_inst0/q_m_reg_reg[1]/C
                         clock pessimism             -0.214    -0.552    
    SLICE_X107Y80        FDCE (Hold_fdce_C_D)         0.091    -0.461    HDMI_i/DVI_Transmitter_0/inst/encoder_inst0/q_m_reg_reg[1]
  -------------------------------------------------------------------
                         required time                          0.461    
                         arrival time                          -0.271    
  -------------------------------------------------------------------
                         slack                                  0.190    

Slack (MET) :             0.191ns  (arrival time - required time)
  Source:                 HDMI_i/DVI_Transmitter_0/inst/encoder_inst2/q_m_reg_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by clk_1x_HDMI_clk_wiz_0_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            HDMI_i/DVI_Transmitter_0/inst/encoder_inst2/data_out_reg[4]/D
                            (rising edge-triggered cell FDCE clocked by clk_1x_HDMI_clk_wiz_0_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk_1x_HDMI_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_1x_HDMI_clk_wiz_0_0 rise@0.000ns - clk_1x_HDMI_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.325ns  (logic 0.186ns (57.212%)  route 0.139ns (42.788%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.359ns
    Source Clock Delay      (SCD):    -0.588ns
    Clock Pessimism Removal (CPR):    0.216ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_1x_HDMI_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    M19                                               0.000     0.000 r  clk_in1_0 (IN)
                         net (fo=0)                   0.000     0.000    HDMI_i/clk_wiz_0/inst/clk_in1
    M19                  IBUF (Prop_ibuf_I_O)         0.205     0.205 r  HDMI_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.645    HDMI_i/clk_wiz_0/inst/clk_in1_HDMI_clk_wiz_0_0
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.407    -1.762 r  HDMI_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.218    HDMI_i/clk_wiz_0/inst/clk_1x_HDMI_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.192 r  HDMI_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=163, routed)         0.604    -0.588    HDMI_i/DVI_Transmitter_0/inst/encoder_inst2/clk_1x
    SLICE_X105Y86        FDCE                                         r  HDMI_i/DVI_Transmitter_0/inst/encoder_inst2/q_m_reg_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X105Y86        FDCE (Prop_fdce_C_Q)         0.141    -0.447 r  HDMI_i/DVI_Transmitter_0/inst/encoder_inst2/q_m_reg_reg[4]/Q
                         net (fo=1, routed)           0.139    -0.308    HDMI_i/DVI_Transmitter_0/inst/encoder_inst2/q_m_reg_reg_n_0_[4]
    SLICE_X104Y86        LUT6 (Prop_lut6_I5_O)        0.045    -0.263 r  HDMI_i/DVI_Transmitter_0/inst/encoder_inst2/data_out[4]_i_1__1/O
                         net (fo=1, routed)           0.000    -0.263    HDMI_i/DVI_Transmitter_0/inst/encoder_inst2/data_out[4]_i_1__1_n_0
    SLICE_X104Y86        FDCE                                         r  HDMI_i/DVI_Transmitter_0/inst/encoder_inst2/data_out_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_1x_HDMI_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    M19                                               0.000     0.000 r  clk_in1_0 (IN)
                         net (fo=0)                   0.000     0.000    HDMI_i/clk_wiz_0/inst/clk_in1
    M19                  IBUF (Prop_ibuf_I_O)         0.392     0.392 r  HDMI_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.873    HDMI_i/clk_wiz_0/inst/clk_in1_HDMI_clk_wiz_0_0
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.727    -1.854 r  HDMI_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.592    -1.262    HDMI_i/clk_wiz_0/inst/clk_1x_HDMI_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.233 r  HDMI_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=163, routed)         0.874    -0.359    HDMI_i/DVI_Transmitter_0/inst/encoder_inst2/clk_1x
    SLICE_X104Y86        FDCE                                         r  HDMI_i/DVI_Transmitter_0/inst/encoder_inst2/data_out_reg[4]/C
                         clock pessimism             -0.216    -0.575    
    SLICE_X104Y86        FDCE (Hold_fdce_C_D)         0.121    -0.454    HDMI_i/DVI_Transmitter_0/inst/encoder_inst2/data_out_reg[4]
  -------------------------------------------------------------------
                         required time                          0.454    
                         arrival time                          -0.263    
  -------------------------------------------------------------------
                         slack                                  0.191    

Slack (MET) :             0.196ns  (arrival time - required time)
  Source:                 HDMI_i/DVI_Transmitter_0/inst/encoder_inst1/q_m_reg_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk_1x_HDMI_clk_wiz_0_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            HDMI_i/DVI_Transmitter_0/inst/encoder_inst1/data_out_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by clk_1x_HDMI_clk_wiz_0_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk_1x_HDMI_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_1x_HDMI_clk_wiz_0_0 rise@0.000ns - clk_1x_HDMI_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.288ns  (logic 0.227ns (78.877%)  route 0.061ns (21.123%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.332ns
    Source Clock Delay      (SCD):    -0.561ns
    Clock Pessimism Removal (CPR):    0.229ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_1x_HDMI_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    M19                                               0.000     0.000 r  clk_in1_0 (IN)
                         net (fo=0)                   0.000     0.000    HDMI_i/clk_wiz_0/inst/clk_in1
    M19                  IBUF (Prop_ibuf_I_O)         0.205     0.205 r  HDMI_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.645    HDMI_i/clk_wiz_0/inst/clk_in1_HDMI_clk_wiz_0_0
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.407    -1.762 r  HDMI_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.218    HDMI_i/clk_wiz_0/inst/clk_1x_HDMI_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.192 r  HDMI_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=163, routed)         0.631    -0.561    HDMI_i/DVI_Transmitter_0/inst/encoder_inst1/clk_1x
    SLICE_X110Y83        FDCE                                         r  HDMI_i/DVI_Transmitter_0/inst/encoder_inst1/q_m_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X110Y83        FDCE (Prop_fdce_C_Q)         0.128    -0.433 r  HDMI_i/DVI_Transmitter_0/inst/encoder_inst1/q_m_reg_reg[0]/Q
                         net (fo=1, routed)           0.061    -0.372    HDMI_i/DVI_Transmitter_0/inst/encoder_inst1/q_m_reg_reg_n_0_[0]
    SLICE_X110Y83        LUT6 (Prop_lut6_I0_O)        0.099    -0.273 r  HDMI_i/DVI_Transmitter_0/inst/encoder_inst1/data_out[0]_i_1__0/O
                         net (fo=1, routed)           0.000    -0.273    HDMI_i/DVI_Transmitter_0/inst/encoder_inst1/data_out[0]_i_1__0_n_0
    SLICE_X110Y83        FDCE                                         r  HDMI_i/DVI_Transmitter_0/inst/encoder_inst1/data_out_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_1x_HDMI_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    M19                                               0.000     0.000 r  clk_in1_0 (IN)
                         net (fo=0)                   0.000     0.000    HDMI_i/clk_wiz_0/inst/clk_in1
    M19                  IBUF (Prop_ibuf_I_O)         0.392     0.392 r  HDMI_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.873    HDMI_i/clk_wiz_0/inst/clk_in1_HDMI_clk_wiz_0_0
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.727    -1.854 r  HDMI_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.592    -1.262    HDMI_i/clk_wiz_0/inst/clk_1x_HDMI_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.233 r  HDMI_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=163, routed)         0.901    -0.332    HDMI_i/DVI_Transmitter_0/inst/encoder_inst1/clk_1x
    SLICE_X110Y83        FDCE                                         r  HDMI_i/DVI_Transmitter_0/inst/encoder_inst1/data_out_reg[0]/C
                         clock pessimism             -0.229    -0.561    
    SLICE_X110Y83        FDCE (Hold_fdce_C_D)         0.092    -0.469    HDMI_i/DVI_Transmitter_0/inst/encoder_inst1/data_out_reg[0]
  -------------------------------------------------------------------
                         required time                          0.469    
                         arrival time                          -0.273    
  -------------------------------------------------------------------
                         slack                                  0.196    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_1x_HDMI_clk_wiz_0_0
Waveform(ns):       { 0.000 12.500 }
Period(ns):         25.000
Sources:            { HDMI_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0 }

Check Type        Corner  Lib Pin            Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period        n/a     BUFG/I             n/a            2.155         25.000      22.845     BUFGCTRL_X0Y17  HDMI_i/clk_wiz_0/inst/clkout1_buf/I
Min Period        n/a     PLLE2_ADV/CLKOUT0  n/a            1.249         25.000      23.751     PLLE2_ADV_X1Y1  HDMI_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
Min Period        n/a     FDCE/C             n/a            1.000         25.000      24.000     SLICE_X103Y84   HDMI_i/DVI_Transmitter_0/inst/encoder_inst0/c0_reg1_reg/C
Min Period        n/a     FDCE/C             n/a            1.000         25.000      24.000     SLICE_X102Y84   HDMI_i/DVI_Transmitter_0/inst/encoder_inst0/c0_reg2_reg/C
Min Period        n/a     FDCE/C             n/a            1.000         25.000      24.000     SLICE_X102Y84   HDMI_i/DVI_Transmitter_0/inst/encoder_inst0/c1_reg1_reg/C
Min Period        n/a     FDCE/C             n/a            1.000         25.000      24.000     SLICE_X102Y84   HDMI_i/DVI_Transmitter_0/inst/encoder_inst0/c1_reg2_reg/C
Min Period        n/a     FDCE/C             n/a            1.000         25.000      24.000     SLICE_X110Y79   HDMI_i/DVI_Transmitter_0/inst/encoder_inst0/cnt_reg[1]/C
Min Period        n/a     FDCE/C             n/a            1.000         25.000      24.000     SLICE_X110Y78   HDMI_i/DVI_Transmitter_0/inst/encoder_inst0/cnt_reg[2]/C
Min Period        n/a     FDCE/C             n/a            1.000         25.000      24.000     SLICE_X111Y79   HDMI_i/DVI_Transmitter_0/inst/encoder_inst0/cnt_reg[3]/C
Min Period        n/a     FDCE/C             n/a            1.000         25.000      24.000     SLICE_X111Y79   HDMI_i/DVI_Transmitter_0/inst/encoder_inst0/cnt_reg[4]/C
Max Period        n/a     PLLE2_ADV/CLKOUT0  n/a            160.000       25.000      135.000    PLLE2_ADV_X1Y1  HDMI_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
Low Pulse Width   Slow    FDCE/C             n/a            0.500         12.500      12.000     SLICE_X103Y84   HDMI_i/DVI_Transmitter_0/inst/encoder_inst0/c0_reg1_reg/C
Low Pulse Width   Fast    FDCE/C             n/a            0.500         12.500      12.000     SLICE_X103Y84   HDMI_i/DVI_Transmitter_0/inst/encoder_inst0/c0_reg1_reg/C
Low Pulse Width   Slow    FDCE/C             n/a            0.500         12.500      12.000     SLICE_X102Y84   HDMI_i/DVI_Transmitter_0/inst/encoder_inst0/c0_reg2_reg/C
Low Pulse Width   Fast    FDCE/C             n/a            0.500         12.500      12.000     SLICE_X102Y84   HDMI_i/DVI_Transmitter_0/inst/encoder_inst0/c0_reg2_reg/C
Low Pulse Width   Slow    FDCE/C             n/a            0.500         12.500      12.000     SLICE_X102Y84   HDMI_i/DVI_Transmitter_0/inst/encoder_inst0/c1_reg1_reg/C
Low Pulse Width   Fast    FDCE/C             n/a            0.500         12.500      12.000     SLICE_X102Y84   HDMI_i/DVI_Transmitter_0/inst/encoder_inst0/c1_reg1_reg/C
Low Pulse Width   Slow    FDCE/C             n/a            0.500         12.500      12.000     SLICE_X102Y84   HDMI_i/DVI_Transmitter_0/inst/encoder_inst0/c1_reg2_reg/C
Low Pulse Width   Fast    FDCE/C             n/a            0.500         12.500      12.000     SLICE_X102Y84   HDMI_i/DVI_Transmitter_0/inst/encoder_inst0/c1_reg2_reg/C
Low Pulse Width   Slow    FDCE/C             n/a            0.500         12.500      12.000     SLICE_X110Y79   HDMI_i/DVI_Transmitter_0/inst/encoder_inst0/cnt_reg[1]/C
Low Pulse Width   Fast    FDCE/C             n/a            0.500         12.500      12.000     SLICE_X110Y79   HDMI_i/DVI_Transmitter_0/inst/encoder_inst0/cnt_reg[1]/C
High Pulse Width  Slow    FDCE/C             n/a            0.500         12.500      12.000     SLICE_X103Y84   HDMI_i/DVI_Transmitter_0/inst/encoder_inst0/c0_reg1_reg/C
High Pulse Width  Fast    FDCE/C             n/a            0.500         12.500      12.000     SLICE_X103Y84   HDMI_i/DVI_Transmitter_0/inst/encoder_inst0/c0_reg1_reg/C
High Pulse Width  Slow    FDCE/C             n/a            0.500         12.500      12.000     SLICE_X102Y84   HDMI_i/DVI_Transmitter_0/inst/encoder_inst0/c0_reg2_reg/C
High Pulse Width  Fast    FDCE/C             n/a            0.500         12.500      12.000     SLICE_X102Y84   HDMI_i/DVI_Transmitter_0/inst/encoder_inst0/c0_reg2_reg/C
High Pulse Width  Slow    FDCE/C             n/a            0.500         12.500      12.000     SLICE_X102Y84   HDMI_i/DVI_Transmitter_0/inst/encoder_inst0/c1_reg1_reg/C
High Pulse Width  Fast    FDCE/C             n/a            0.500         12.500      12.000     SLICE_X102Y84   HDMI_i/DVI_Transmitter_0/inst/encoder_inst0/c1_reg1_reg/C
High Pulse Width  Slow    FDCE/C             n/a            0.500         12.500      12.000     SLICE_X102Y84   HDMI_i/DVI_Transmitter_0/inst/encoder_inst0/c1_reg2_reg/C
High Pulse Width  Fast    FDCE/C             n/a            0.500         12.500      12.000     SLICE_X102Y84   HDMI_i/DVI_Transmitter_0/inst/encoder_inst0/c1_reg2_reg/C
High Pulse Width  Slow    FDCE/C             n/a            0.500         12.500      12.000     SLICE_X110Y79   HDMI_i/DVI_Transmitter_0/inst/encoder_inst0/cnt_reg[1]/C
High Pulse Width  Fast    FDCE/C             n/a            0.500         12.500      12.000     SLICE_X110Y79   HDMI_i/DVI_Transmitter_0/inst/encoder_inst0/cnt_reg[1]/C



---------------------------------------------------------------------------------------------------
From Clock:  clk_5x_HDMI_clk_wiz_0_0
  To Clock:  clk_5x_HDMI_clk_wiz_0_0

Setup :            0  Failing Endpoints,  Worst Slack        2.483ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.201ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        2.000ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             2.483ns  (required time - arrival time)
  Source:                 HDMI_i/DVI_Transmitter_0/inst/par_to_ser_inst0/data_rise_s_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_5x_HDMI_clk_wiz_0_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            HDMI_i/DVI_Transmitter_0/inst/par_to_ser_inst0/ODDR_inst/D1
                            (rising edge-triggered cell ODDR clocked by clk_5x_HDMI_clk_wiz_0_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_5x_HDMI_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_5x_HDMI_clk_wiz_0_0 rise@5.000ns - clk_5x_HDMI_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        1.346ns  (logic 0.419ns (31.121%)  route 0.927ns (68.879%))
  Logic Levels:           0  
  Clock Path Skew:        -0.083ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.020ns = ( 2.980 - 5.000 ) 
    Source Clock Delay      (SCD):    -2.353ns
    Clock Pessimism Removal (CPR):    -0.415ns
  Clock Uncertainty:      0.079ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.142ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_5x_HDMI_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    M19                                               0.000     0.000 r  clk_in1_0 (IN)
                         net (fo=0)                   0.000     0.000    HDMI_i/clk_wiz_0/inst/clk_in1
    M19                  IBUF (Prop_ibuf_I_O)         1.436     1.436 r  HDMI_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.306     2.742    HDMI_i/clk_wiz_0/inst/clk_in1_HDMI_clk_wiz_0_0
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -8.929    -6.187 r  HDMI_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.883    -4.304    HDMI_i/clk_wiz_0/inst/clk_5x_HDMI_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -4.203 r  HDMI_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=54, routed)          1.850    -2.353    HDMI_i/DVI_Transmitter_0/inst/par_to_ser_inst0/clk_5x
    SLICE_X109Y79        FDRE                                         r  HDMI_i/DVI_Transmitter_0/inst/par_to_ser_inst0/data_rise_s_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X109Y79        FDRE (Prop_fdre_C_Q)         0.419    -1.934 r  HDMI_i/DVI_Transmitter_0/inst/par_to_ser_inst0/data_rise_s_reg[0]/Q
                         net (fo=1, routed)           0.927    -1.006    HDMI_i/DVI_Transmitter_0/inst/par_to_ser_inst0/data_rise_s[0]
    OLOGIC_X1Y70         ODDR                                         r  HDMI_i/DVI_Transmitter_0/inst/par_to_ser_inst0/ODDR_inst/D1
  -------------------------------------------------------------------    -------------------

                         (clock clk_5x_HDMI_clk_wiz_0_0 rise edge)
                                                      5.000     5.000 r  
    M19                                               0.000     5.000 r  clk_in1_0 (IN)
                         net (fo=0)                   0.000     5.000    HDMI_i/clk_wiz_0/inst/clk_in1
    M19                  IBUF (Prop_ibuf_I_O)         1.366     6.366 r  HDMI_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181     7.547    HDMI_i/clk_wiz_0/inst/clk_in1_HDMI_clk_wiz_0_0
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -8.032    -0.485 r  HDMI_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.720     1.235    HDMI_i/clk_wiz_0/inst/clk_5x_HDMI_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     1.326 r  HDMI_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=54, routed)          1.653     2.980    HDMI_i/DVI_Transmitter_0/inst/par_to_ser_inst0/clk_5x
    OLOGIC_X1Y70         ODDR                                         r  HDMI_i/DVI_Transmitter_0/inst/par_to_ser_inst0/ODDR_inst/C
                         clock pessimism             -0.415     2.565    
                         clock uncertainty           -0.079     2.485    
    OLOGIC_X1Y70         ODDR (Setup_oddr_C_D1)      -1.009     1.476    HDMI_i/DVI_Transmitter_0/inst/par_to_ser_inst0/ODDR_inst
  -------------------------------------------------------------------
                         required time                          1.476    
                         arrival time                           1.006    
  -------------------------------------------------------------------
                         slack                                  2.483    

Slack (MET) :             2.587ns  (required time - arrival time)
  Source:                 HDMI_i/DVI_Transmitter_0/inst/par_to_ser_inst2/data_rise_s_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_5x_HDMI_clk_wiz_0_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            HDMI_i/DVI_Transmitter_0/inst/par_to_ser_inst2/ODDR_inst/D1
                            (rising edge-triggered cell ODDR clocked by clk_5x_HDMI_clk_wiz_0_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_5x_HDMI_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_5x_HDMI_clk_wiz_0_0 rise@5.000ns - clk_5x_HDMI_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        1.316ns  (logic 0.419ns (31.835%)  route 0.897ns (68.165%))
  Logic Levels:           0  
  Clock Path Skew:        -0.009ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.016ns = ( 2.984 - 5.000 ) 
    Source Clock Delay      (SCD):    -2.423ns
    Clock Pessimism Removal (CPR):    -0.415ns
  Clock Uncertainty:      0.079ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.142ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_5x_HDMI_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    M19                                               0.000     0.000 r  clk_in1_0 (IN)
                         net (fo=0)                   0.000     0.000    HDMI_i/clk_wiz_0/inst/clk_in1
    M19                  IBUF (Prop_ibuf_I_O)         1.436     1.436 r  HDMI_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.306     2.742    HDMI_i/clk_wiz_0/inst/clk_in1_HDMI_clk_wiz_0_0
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -8.929    -6.187 r  HDMI_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.883    -4.304    HDMI_i/clk_wiz_0/inst/clk_5x_HDMI_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -4.203 r  HDMI_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=54, routed)          1.780    -2.423    HDMI_i/DVI_Transmitter_0/inst/par_to_ser_inst2/clk_5x
    SLICE_X105Y85        FDRE                                         r  HDMI_i/DVI_Transmitter_0/inst/par_to_ser_inst2/data_rise_s_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X105Y85        FDRE (Prop_fdre_C_Q)         0.419    -2.004 r  HDMI_i/DVI_Transmitter_0/inst/par_to_ser_inst2/data_rise_s_reg[0]/Q
                         net (fo=1, routed)           0.897    -1.106    HDMI_i/DVI_Transmitter_0/inst/par_to_ser_inst2/data_rise_s[0]
    OLOGIC_X1Y84         ODDR                                         r  HDMI_i/DVI_Transmitter_0/inst/par_to_ser_inst2/ODDR_inst/D1
  -------------------------------------------------------------------    -------------------

                         (clock clk_5x_HDMI_clk_wiz_0_0 rise edge)
                                                      5.000     5.000 r  
    M19                                               0.000     5.000 r  clk_in1_0 (IN)
                         net (fo=0)                   0.000     5.000    HDMI_i/clk_wiz_0/inst/clk_in1
    M19                  IBUF (Prop_ibuf_I_O)         1.366     6.366 r  HDMI_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181     7.547    HDMI_i/clk_wiz_0/inst/clk_in1_HDMI_clk_wiz_0_0
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -8.032    -0.485 r  HDMI_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.720     1.235    HDMI_i/clk_wiz_0/inst/clk_5x_HDMI_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     1.326 r  HDMI_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=54, routed)          1.657     2.984    HDMI_i/DVI_Transmitter_0/inst/par_to_ser_inst2/clk_5x
    OLOGIC_X1Y84         ODDR                                         r  HDMI_i/DVI_Transmitter_0/inst/par_to_ser_inst2/ODDR_inst/C
                         clock pessimism             -0.415     2.569    
                         clock uncertainty           -0.079     2.489    
    OLOGIC_X1Y84         ODDR (Setup_oddr_C_D1)      -1.009     1.480    HDMI_i/DVI_Transmitter_0/inst/par_to_ser_inst2/ODDR_inst
  -------------------------------------------------------------------
                         required time                          1.480    
                         arrival time                           1.106    
  -------------------------------------------------------------------
                         slack                                  2.587    

Slack (MET) :             2.706ns  (required time - arrival time)
  Source:                 HDMI_i/DVI_Transmitter_0/inst/par_to_ser_inst1/data_rise_s_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_5x_HDMI_clk_wiz_0_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            HDMI_i/DVI_Transmitter_0/inst/par_to_ser_inst1/ODDR_inst/D1
                            (rising edge-triggered cell ODDR clocked by clk_5x_HDMI_clk_wiz_0_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_5x_HDMI_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_5x_HDMI_clk_wiz_0_0 rise@5.000ns - clk_5x_HDMI_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        1.116ns  (logic 0.419ns (37.552%)  route 0.697ns (62.448%))
  Logic Levels:           0  
  Clock Path Skew:        -0.090ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.020ns = ( 2.980 - 5.000 ) 
    Source Clock Delay      (SCD):    -2.346ns
    Clock Pessimism Removal (CPR):    -0.415ns
  Clock Uncertainty:      0.079ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.142ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_5x_HDMI_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    M19                                               0.000     0.000 r  clk_in1_0 (IN)
                         net (fo=0)                   0.000     0.000    HDMI_i/clk_wiz_0/inst/clk_in1
    M19                  IBUF (Prop_ibuf_I_O)         1.436     1.436 r  HDMI_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.306     2.742    HDMI_i/clk_wiz_0/inst/clk_in1_HDMI_clk_wiz_0_0
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -8.929    -6.187 r  HDMI_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.883    -4.304    HDMI_i/clk_wiz_0/inst/clk_5x_HDMI_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -4.203 r  HDMI_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=54, routed)          1.857    -2.346    HDMI_i/DVI_Transmitter_0/inst/par_to_ser_inst1/clk_5x
    SLICE_X111Y83        FDRE                                         r  HDMI_i/DVI_Transmitter_0/inst/par_to_ser_inst1/data_rise_s_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X111Y83        FDRE (Prop_fdre_C_Q)         0.419    -1.927 r  HDMI_i/DVI_Transmitter_0/inst/par_to_ser_inst1/data_rise_s_reg[0]/Q
                         net (fo=1, routed)           0.697    -1.230    HDMI_i/DVI_Transmitter_0/inst/par_to_ser_inst1/data_rise_s[0]
    OLOGIC_X1Y80         ODDR                                         r  HDMI_i/DVI_Transmitter_0/inst/par_to_ser_inst1/ODDR_inst/D1
  -------------------------------------------------------------------    -------------------

                         (clock clk_5x_HDMI_clk_wiz_0_0 rise edge)
                                                      5.000     5.000 r  
    M19                                               0.000     5.000 r  clk_in1_0 (IN)
                         net (fo=0)                   0.000     5.000    HDMI_i/clk_wiz_0/inst/clk_in1
    M19                  IBUF (Prop_ibuf_I_O)         1.366     6.366 r  HDMI_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181     7.547    HDMI_i/clk_wiz_0/inst/clk_in1_HDMI_clk_wiz_0_0
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -8.032    -0.485 r  HDMI_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.720     1.235    HDMI_i/clk_wiz_0/inst/clk_5x_HDMI_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     1.326 r  HDMI_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=54, routed)          1.653     2.980    HDMI_i/DVI_Transmitter_0/inst/par_to_ser_inst1/clk_5x
    OLOGIC_X1Y80         ODDR                                         r  HDMI_i/DVI_Transmitter_0/inst/par_to_ser_inst1/ODDR_inst/C
                         clock pessimism             -0.415     2.565    
                         clock uncertainty           -0.079     2.485    
    OLOGIC_X1Y80         ODDR (Setup_oddr_C_D1)      -1.009     1.476    HDMI_i/DVI_Transmitter_0/inst/par_to_ser_inst1/ODDR_inst
  -------------------------------------------------------------------
                         required time                          1.476    
                         arrival time                           1.230    
  -------------------------------------------------------------------
                         slack                                  2.706    

Slack (MET) :             2.755ns  (required time - arrival time)
  Source:                 HDMI_i/DVI_Transmitter_0/inst/par_to_ser_inst0/data_fall_s_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_5x_HDMI_clk_wiz_0_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            HDMI_i/DVI_Transmitter_0/inst/par_to_ser_inst0/ODDR_inst/D2
                            (rising edge-triggered cell ODDR clocked by clk_5x_HDMI_clk_wiz_0_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_5x_HDMI_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_5x_HDMI_clk_wiz_0_0 rise@5.000ns - clk_5x_HDMI_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        1.246ns  (logic 0.456ns (36.593%)  route 0.790ns (63.407%))
  Logic Levels:           0  
  Clock Path Skew:        -0.086ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.020ns = ( 2.980 - 5.000 ) 
    Source Clock Delay      (SCD):    -2.350ns
    Clock Pessimism Removal (CPR):    -0.415ns
  Clock Uncertainty:      0.079ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.142ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_5x_HDMI_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    M19                                               0.000     0.000 r  clk_in1_0 (IN)
                         net (fo=0)                   0.000     0.000    HDMI_i/clk_wiz_0/inst/clk_in1
    M19                  IBUF (Prop_ibuf_I_O)         1.436     1.436 r  HDMI_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.306     2.742    HDMI_i/clk_wiz_0/inst/clk_in1_HDMI_clk_wiz_0_0
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -8.929    -6.187 r  HDMI_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.883    -4.304    HDMI_i/clk_wiz_0/inst/clk_5x_HDMI_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -4.203 r  HDMI_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=54, routed)          1.853    -2.350    HDMI_i/DVI_Transmitter_0/inst/par_to_ser_inst0/clk_5x
    SLICE_X111Y80        FDRE                                         r  HDMI_i/DVI_Transmitter_0/inst/par_to_ser_inst0/data_fall_s_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X111Y80        FDRE (Prop_fdre_C_Q)         0.456    -1.894 r  HDMI_i/DVI_Transmitter_0/inst/par_to_ser_inst0/data_fall_s_reg[0]/Q
                         net (fo=1, routed)           0.790    -1.103    HDMI_i/DVI_Transmitter_0/inst/par_to_ser_inst0/data_fall_s[0]
    OLOGIC_X1Y70         ODDR                                         r  HDMI_i/DVI_Transmitter_0/inst/par_to_ser_inst0/ODDR_inst/D2
  -------------------------------------------------------------------    -------------------

                         (clock clk_5x_HDMI_clk_wiz_0_0 rise edge)
                                                      5.000     5.000 r  
    M19                                               0.000     5.000 r  clk_in1_0 (IN)
                         net (fo=0)                   0.000     5.000    HDMI_i/clk_wiz_0/inst/clk_in1
    M19                  IBUF (Prop_ibuf_I_O)         1.366     6.366 r  HDMI_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181     7.547    HDMI_i/clk_wiz_0/inst/clk_in1_HDMI_clk_wiz_0_0
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -8.032    -0.485 r  HDMI_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.720     1.235    HDMI_i/clk_wiz_0/inst/clk_5x_HDMI_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     1.326 r  HDMI_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=54, routed)          1.653     2.980    HDMI_i/DVI_Transmitter_0/inst/par_to_ser_inst0/clk_5x
    OLOGIC_X1Y70         ODDR                                         r  HDMI_i/DVI_Transmitter_0/inst/par_to_ser_inst0/ODDR_inst/C
                         clock pessimism             -0.415     2.565    
                         clock uncertainty           -0.079     2.485    
    OLOGIC_X1Y70         ODDR (Setup_oddr_C_D2)      -0.834     1.651    HDMI_i/DVI_Transmitter_0/inst/par_to_ser_inst0/ODDR_inst
  -------------------------------------------------------------------
                         required time                          1.651    
                         arrival time                           1.103    
  -------------------------------------------------------------------
                         slack                                  2.755    

Slack (MET) :             2.771ns  (required time - arrival time)
  Source:                 HDMI_i/DVI_Transmitter_0/inst/par_to_ser_inst2/data_fall_s_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_5x_HDMI_clk_wiz_0_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            HDMI_i/DVI_Transmitter_0/inst/par_to_ser_inst2/ODDR_inst/D2
                            (rising edge-triggered cell ODDR clocked by clk_5x_HDMI_clk_wiz_0_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_5x_HDMI_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_5x_HDMI_clk_wiz_0_0 rise@5.000ns - clk_5x_HDMI_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        1.309ns  (logic 0.518ns (39.572%)  route 0.791ns (60.428%))
  Logic Levels:           0  
  Clock Path Skew:        -0.007ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.016ns = ( 2.984 - 5.000 ) 
    Source Clock Delay      (SCD):    -2.425ns
    Clock Pessimism Removal (CPR):    -0.415ns
  Clock Uncertainty:      0.079ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.142ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_5x_HDMI_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    M19                                               0.000     0.000 r  clk_in1_0 (IN)
                         net (fo=0)                   0.000     0.000    HDMI_i/clk_wiz_0/inst/clk_in1
    M19                  IBUF (Prop_ibuf_I_O)         1.436     1.436 r  HDMI_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.306     2.742    HDMI_i/clk_wiz_0/inst/clk_in1_HDMI_clk_wiz_0_0
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -8.929    -6.187 r  HDMI_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.883    -4.304    HDMI_i/clk_wiz_0/inst/clk_5x_HDMI_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -4.203 r  HDMI_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=54, routed)          1.778    -2.425    HDMI_i/DVI_Transmitter_0/inst/par_to_ser_inst2/clk_5x
    SLICE_X104Y84        FDRE                                         r  HDMI_i/DVI_Transmitter_0/inst/par_to_ser_inst2/data_fall_s_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X104Y84        FDRE (Prop_fdre_C_Q)         0.518    -1.907 r  HDMI_i/DVI_Transmitter_0/inst/par_to_ser_inst2/data_fall_s_reg[0]/Q
                         net (fo=1, routed)           0.791    -1.116    HDMI_i/DVI_Transmitter_0/inst/par_to_ser_inst2/data_fall_s[0]
    OLOGIC_X1Y84         ODDR                                         r  HDMI_i/DVI_Transmitter_0/inst/par_to_ser_inst2/ODDR_inst/D2
  -------------------------------------------------------------------    -------------------

                         (clock clk_5x_HDMI_clk_wiz_0_0 rise edge)
                                                      5.000     5.000 r  
    M19                                               0.000     5.000 r  clk_in1_0 (IN)
                         net (fo=0)                   0.000     5.000    HDMI_i/clk_wiz_0/inst/clk_in1
    M19                  IBUF (Prop_ibuf_I_O)         1.366     6.366 r  HDMI_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181     7.547    HDMI_i/clk_wiz_0/inst/clk_in1_HDMI_clk_wiz_0_0
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -8.032    -0.485 r  HDMI_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.720     1.235    HDMI_i/clk_wiz_0/inst/clk_5x_HDMI_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     1.326 r  HDMI_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=54, routed)          1.657     2.984    HDMI_i/DVI_Transmitter_0/inst/par_to_ser_inst2/clk_5x
    OLOGIC_X1Y84         ODDR                                         r  HDMI_i/DVI_Transmitter_0/inst/par_to_ser_inst2/ODDR_inst/C
                         clock pessimism             -0.415     2.569    
                         clock uncertainty           -0.079     2.489    
    OLOGIC_X1Y84         ODDR (Setup_oddr_C_D2)      -0.834     1.655    HDMI_i/DVI_Transmitter_0/inst/par_to_ser_inst2/ODDR_inst
  -------------------------------------------------------------------
                         required time                          1.655    
                         arrival time                           1.116    
  -------------------------------------------------------------------
                         slack                                  2.771    

Slack (MET) :             2.851ns  (required time - arrival time)
  Source:                 HDMI_i/DVI_Transmitter_0/inst/par_to_ser_inst1/data_fall_s_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_5x_HDMI_clk_wiz_0_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            HDMI_i/DVI_Transmitter_0/inst/par_to_ser_inst1/ODDR_inst/D2
                            (rising edge-triggered cell ODDR clocked by clk_5x_HDMI_clk_wiz_0_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_5x_HDMI_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_5x_HDMI_clk_wiz_0_0 rise@5.000ns - clk_5x_HDMI_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        1.145ns  (logic 0.456ns (39.824%)  route 0.689ns (60.176%))
  Logic Levels:           0  
  Clock Path Skew:        -0.091ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.020ns = ( 2.980 - 5.000 ) 
    Source Clock Delay      (SCD):    -2.345ns
    Clock Pessimism Removal (CPR):    -0.415ns
  Clock Uncertainty:      0.079ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.142ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_5x_HDMI_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    M19                                               0.000     0.000 r  clk_in1_0 (IN)
                         net (fo=0)                   0.000     0.000    HDMI_i/clk_wiz_0/inst/clk_in1
    M19                  IBUF (Prop_ibuf_I_O)         1.436     1.436 r  HDMI_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.306     2.742    HDMI_i/clk_wiz_0/inst/clk_in1_HDMI_clk_wiz_0_0
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -8.929    -6.187 r  HDMI_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.883    -4.304    HDMI_i/clk_wiz_0/inst/clk_5x_HDMI_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -4.203 r  HDMI_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=54, routed)          1.858    -2.345    HDMI_i/DVI_Transmitter_0/inst/par_to_ser_inst1/clk_5x
    SLICE_X111Y84        FDRE                                         r  HDMI_i/DVI_Transmitter_0/inst/par_to_ser_inst1/data_fall_s_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X111Y84        FDRE (Prop_fdre_C_Q)         0.456    -1.889 r  HDMI_i/DVI_Transmitter_0/inst/par_to_ser_inst1/data_fall_s_reg[0]/Q
                         net (fo=1, routed)           0.689    -1.200    HDMI_i/DVI_Transmitter_0/inst/par_to_ser_inst1/data_fall_s[0]
    OLOGIC_X1Y80         ODDR                                         r  HDMI_i/DVI_Transmitter_0/inst/par_to_ser_inst1/ODDR_inst/D2
  -------------------------------------------------------------------    -------------------

                         (clock clk_5x_HDMI_clk_wiz_0_0 rise edge)
                                                      5.000     5.000 r  
    M19                                               0.000     5.000 r  clk_in1_0 (IN)
                         net (fo=0)                   0.000     5.000    HDMI_i/clk_wiz_0/inst/clk_in1
    M19                  IBUF (Prop_ibuf_I_O)         1.366     6.366 r  HDMI_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181     7.547    HDMI_i/clk_wiz_0/inst/clk_in1_HDMI_clk_wiz_0_0
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -8.032    -0.485 r  HDMI_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.720     1.235    HDMI_i/clk_wiz_0/inst/clk_5x_HDMI_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     1.326 r  HDMI_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=54, routed)          1.653     2.980    HDMI_i/DVI_Transmitter_0/inst/par_to_ser_inst1/clk_5x
    OLOGIC_X1Y80         ODDR                                         r  HDMI_i/DVI_Transmitter_0/inst/par_to_ser_inst1/ODDR_inst/C
                         clock pessimism             -0.415     2.565    
                         clock uncertainty           -0.079     2.485    
    OLOGIC_X1Y80         ODDR (Setup_oddr_C_D2)      -0.834     1.651    HDMI_i/DVI_Transmitter_0/inst/par_to_ser_inst1/ODDR_inst
  -------------------------------------------------------------------
                         required time                          1.651    
                         arrival time                           1.200    
  -------------------------------------------------------------------
                         slack                                  2.851    

Slack (MET) :             3.046ns  (required time - arrival time)
  Source:                 HDMI_i/DVI_Transmitter_0/inst/par_to_ser_inst3/data_rise_s_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_5x_HDMI_clk_wiz_0_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            HDMI_i/DVI_Transmitter_0/inst/par_to_ser_inst3/ODDR_inst/D1
                            (rising edge-triggered cell ODDR clocked by clk_5x_HDMI_clk_wiz_0_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_5x_HDMI_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_5x_HDMI_clk_wiz_0_0 rise@5.000ns - clk_5x_HDMI_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.959ns  (logic 0.456ns (47.535%)  route 0.503ns (52.465%))
  Logic Levels:           0  
  Clock Path Skew:        -0.082ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.021ns = ( 2.979 - 5.000 ) 
    Source Clock Delay      (SCD):    -2.355ns
    Clock Pessimism Removal (CPR):    -0.415ns
  Clock Uncertainty:      0.079ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.142ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_5x_HDMI_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    M19                                               0.000     0.000 r  clk_in1_0 (IN)
                         net (fo=0)                   0.000     0.000    HDMI_i/clk_wiz_0/inst/clk_in1
    M19                  IBUF (Prop_ibuf_I_O)         1.436     1.436 r  HDMI_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.306     2.742    HDMI_i/clk_wiz_0/inst/clk_in1_HDMI_clk_wiz_0_0
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -8.929    -6.187 r  HDMI_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.883    -4.304    HDMI_i/clk_wiz_0/inst/clk_5x_HDMI_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -4.203 r  HDMI_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=54, routed)          1.848    -2.355    HDMI_i/DVI_Transmitter_0/inst/par_to_ser_inst3/clk_5x
    SLICE_X113Y72        FDRE                                         r  HDMI_i/DVI_Transmitter_0/inst/par_to_ser_inst3/data_rise_s_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X113Y72        FDRE (Prop_fdre_C_Q)         0.456    -1.899 r  HDMI_i/DVI_Transmitter_0/inst/par_to_ser_inst3/data_rise_s_reg[0]/Q
                         net (fo=1, routed)           0.503    -1.395    HDMI_i/DVI_Transmitter_0/inst/par_to_ser_inst3/data_rise_s[0]
    OLOGIC_X1Y72         ODDR                                         r  HDMI_i/DVI_Transmitter_0/inst/par_to_ser_inst3/ODDR_inst/D1
  -------------------------------------------------------------------    -------------------

                         (clock clk_5x_HDMI_clk_wiz_0_0 rise edge)
                                                      5.000     5.000 r  
    M19                                               0.000     5.000 r  clk_in1_0 (IN)
                         net (fo=0)                   0.000     5.000    HDMI_i/clk_wiz_0/inst/clk_in1
    M19                  IBUF (Prop_ibuf_I_O)         1.366     6.366 r  HDMI_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181     7.547    HDMI_i/clk_wiz_0/inst/clk_in1_HDMI_clk_wiz_0_0
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -8.032    -0.485 r  HDMI_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.720     1.235    HDMI_i/clk_wiz_0/inst/clk_5x_HDMI_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     1.326 r  HDMI_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=54, routed)          1.652     2.979    HDMI_i/DVI_Transmitter_0/inst/par_to_ser_inst3/clk_5x
    OLOGIC_X1Y72         ODDR                                         r  HDMI_i/DVI_Transmitter_0/inst/par_to_ser_inst3/ODDR_inst/C
                         clock pessimism             -0.415     2.564    
                         clock uncertainty           -0.079     2.484    
    OLOGIC_X1Y72         ODDR (Setup_oddr_C_D1)      -0.834     1.650    HDMI_i/DVI_Transmitter_0/inst/par_to_ser_inst3/ODDR_inst
  -------------------------------------------------------------------
                         required time                          1.650    
                         arrival time                           1.395    
  -------------------------------------------------------------------
                         slack                                  3.046    

Slack (MET) :             3.097ns  (required time - arrival time)
  Source:                 HDMI_i/DVI_Transmitter_0/inst/par_to_ser_inst3/cnt_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_5x_HDMI_clk_wiz_0_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            HDMI_i/DVI_Transmitter_0/inst/par_to_ser_inst3/cnt_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_5x_HDMI_clk_wiz_0_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_5x_HDMI_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_5x_HDMI_clk_wiz_0_0 rise@5.000ns - clk_5x_HDMI_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        1.901ns  (logic 0.642ns (33.769%)  route 1.259ns (66.231%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.002ns = ( 2.998 - 5.000 ) 
    Source Clock Delay      (SCD):    -2.355ns
    Clock Pessimism Removal (CPR):    -0.353ns
  Clock Uncertainty:      0.079ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.142ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_5x_HDMI_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    M19                                               0.000     0.000 r  clk_in1_0 (IN)
                         net (fo=0)                   0.000     0.000    HDMI_i/clk_wiz_0/inst/clk_in1
    M19                  IBUF (Prop_ibuf_I_O)         1.436     1.436 r  HDMI_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.306     2.742    HDMI_i/clk_wiz_0/inst/clk_in1_HDMI_clk_wiz_0_0
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -8.929    -6.187 r  HDMI_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.883    -4.304    HDMI_i/clk_wiz_0/inst/clk_5x_HDMI_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -4.203 r  HDMI_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=54, routed)          1.848    -2.355    HDMI_i/DVI_Transmitter_0/inst/par_to_ser_inst3/clk_5x
    SLICE_X112Y72        FDRE                                         r  HDMI_i/DVI_Transmitter_0/inst/par_to_ser_inst3/cnt_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X112Y72        FDRE (Prop_fdre_C_Q)         0.518    -1.837 f  HDMI_i/DVI_Transmitter_0/inst/par_to_ser_inst3/cnt_reg[0]/Q
                         net (fo=3, routed)           1.259    -0.577    HDMI_i/DVI_Transmitter_0/inst/par_to_ser_inst3/cnt_reg_n_0_[0]
    SLICE_X112Y72        LUT2 (Prop_lut2_I1_O)        0.124    -0.453 r  HDMI_i/DVI_Transmitter_0/inst/par_to_ser_inst3/cnt[0]_i_1__2/O
                         net (fo=1, routed)           0.000    -0.453    HDMI_i/DVI_Transmitter_0/inst/par_to_ser_inst3/cnt[0]_i_1__2_n_0
    SLICE_X112Y72        FDRE                                         r  HDMI_i/DVI_Transmitter_0/inst/par_to_ser_inst3/cnt_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_5x_HDMI_clk_wiz_0_0 rise edge)
                                                      5.000     5.000 r  
    M19                                               0.000     5.000 r  clk_in1_0 (IN)
                         net (fo=0)                   0.000     5.000    HDMI_i/clk_wiz_0/inst/clk_in1
    M19                  IBUF (Prop_ibuf_I_O)         1.366     6.366 r  HDMI_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181     7.547    HDMI_i/clk_wiz_0/inst/clk_in1_HDMI_clk_wiz_0_0
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -8.032    -0.485 r  HDMI_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.720     1.235    HDMI_i/clk_wiz_0/inst/clk_5x_HDMI_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     1.326 r  HDMI_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=54, routed)          1.672     2.998    HDMI_i/DVI_Transmitter_0/inst/par_to_ser_inst3/clk_5x
    SLICE_X112Y72        FDRE                                         r  HDMI_i/DVI_Transmitter_0/inst/par_to_ser_inst3/cnt_reg[0]/C
                         clock pessimism             -0.353     2.645    
                         clock uncertainty           -0.079     2.566    
    SLICE_X112Y72        FDRE (Setup_fdre_C_D)        0.077     2.643    HDMI_i/DVI_Transmitter_0/inst/par_to_ser_inst3/cnt_reg[0]
  -------------------------------------------------------------------
                         required time                          2.643    
                         arrival time                           0.453    
  -------------------------------------------------------------------
                         slack                                  3.097    

Slack (MET) :             3.099ns  (required time - arrival time)
  Source:                 HDMI_i/DVI_Transmitter_0/inst/par_to_ser_inst0/cnt_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_5x_HDMI_clk_wiz_0_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            HDMI_i/DVI_Transmitter_0/inst/par_to_ser_inst0/data_fall_s_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_5x_HDMI_clk_wiz_0_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_5x_HDMI_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_5x_HDMI_clk_wiz_0_0 rise@5.000ns - clk_5x_HDMI_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        1.791ns  (logic 0.715ns (39.917%)  route 1.076ns (60.083%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.061ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.999ns = ( 3.001 - 5.000 ) 
    Source Clock Delay      (SCD):    -2.353ns
    Clock Pessimism Removal (CPR):    -0.415ns
  Clock Uncertainty:      0.079ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.142ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_5x_HDMI_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    M19                                               0.000     0.000 r  clk_in1_0 (IN)
                         net (fo=0)                   0.000     0.000    HDMI_i/clk_wiz_0/inst/clk_in1
    M19                  IBUF (Prop_ibuf_I_O)         1.436     1.436 r  HDMI_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.306     2.742    HDMI_i/clk_wiz_0/inst/clk_in1_HDMI_clk_wiz_0_0
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -8.929    -6.187 r  HDMI_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.883    -4.304    HDMI_i/clk_wiz_0/inst/clk_5x_HDMI_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -4.203 r  HDMI_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=54, routed)          1.850    -2.353    HDMI_i/DVI_Transmitter_0/inst/par_to_ser_inst0/clk_5x
    SLICE_X109Y79        FDRE                                         r  HDMI_i/DVI_Transmitter_0/inst/par_to_ser_inst0/cnt_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X109Y79        FDRE (Prop_fdre_C_Q)         0.419    -1.934 r  HDMI_i/DVI_Transmitter_0/inst/par_to_ser_inst0/cnt_reg[2]/Q
                         net (fo=13, routed)          1.076    -0.857    HDMI_i/DVI_Transmitter_0/inst/par_to_ser_inst0/p_4_in
    SLICE_X111Y80        LUT3 (Prop_lut3_I1_O)        0.296    -0.561 r  HDMI_i/DVI_Transmitter_0/inst/par_to_ser_inst0/data_fall_s[2]_i_1/O
                         net (fo=1, routed)           0.000    -0.561    HDMI_i/DVI_Transmitter_0/inst/par_to_ser_inst0/data_fall_s[2]_i_1_n_0
    SLICE_X111Y80        FDRE                                         r  HDMI_i/DVI_Transmitter_0/inst/par_to_ser_inst0/data_fall_s_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_5x_HDMI_clk_wiz_0_0 rise edge)
                                                      5.000     5.000 r  
    M19                                               0.000     5.000 r  clk_in1_0 (IN)
                         net (fo=0)                   0.000     5.000    HDMI_i/clk_wiz_0/inst/clk_in1
    M19                  IBUF (Prop_ibuf_I_O)         1.366     6.366 r  HDMI_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181     7.547    HDMI_i/clk_wiz_0/inst/clk_in1_HDMI_clk_wiz_0_0
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -8.032    -0.485 r  HDMI_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.720     1.235    HDMI_i/clk_wiz_0/inst/clk_5x_HDMI_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     1.326 r  HDMI_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=54, routed)          1.675     3.001    HDMI_i/DVI_Transmitter_0/inst/par_to_ser_inst0/clk_5x
    SLICE_X111Y80        FDRE                                         r  HDMI_i/DVI_Transmitter_0/inst/par_to_ser_inst0/data_fall_s_reg[2]/C
                         clock pessimism             -0.415     2.586    
                         clock uncertainty           -0.079     2.507    
    SLICE_X111Y80        FDRE (Setup_fdre_C_D)        0.031     2.538    HDMI_i/DVI_Transmitter_0/inst/par_to_ser_inst0/data_fall_s_reg[2]
  -------------------------------------------------------------------
                         required time                          2.538    
                         arrival time                           0.561    
  -------------------------------------------------------------------
                         slack                                  3.099    

Slack (MET) :             3.115ns  (required time - arrival time)
  Source:                 HDMI_i/DVI_Transmitter_0/inst/par_to_ser_inst0/cnt_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_5x_HDMI_clk_wiz_0_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            HDMI_i/DVI_Transmitter_0/inst/par_to_ser_inst0/data_fall_s_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_5x_HDMI_clk_wiz_0_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_5x_HDMI_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_5x_HDMI_clk_wiz_0_0 rise@5.000ns - clk_5x_HDMI_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        1.819ns  (logic 0.743ns (40.842%)  route 1.076ns (59.158%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.061ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.999ns = ( 3.001 - 5.000 ) 
    Source Clock Delay      (SCD):    -2.353ns
    Clock Pessimism Removal (CPR):    -0.415ns
  Clock Uncertainty:      0.079ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.142ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_5x_HDMI_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    M19                                               0.000     0.000 r  clk_in1_0 (IN)
                         net (fo=0)                   0.000     0.000    HDMI_i/clk_wiz_0/inst/clk_in1
    M19                  IBUF (Prop_ibuf_I_O)         1.436     1.436 r  HDMI_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.306     2.742    HDMI_i/clk_wiz_0/inst/clk_in1_HDMI_clk_wiz_0_0
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -8.929    -6.187 r  HDMI_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.883    -4.304    HDMI_i/clk_wiz_0/inst/clk_5x_HDMI_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -4.203 r  HDMI_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=54, routed)          1.850    -2.353    HDMI_i/DVI_Transmitter_0/inst/par_to_ser_inst0/clk_5x
    SLICE_X109Y79        FDRE                                         r  HDMI_i/DVI_Transmitter_0/inst/par_to_ser_inst0/cnt_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X109Y79        FDRE (Prop_fdre_C_Q)         0.419    -1.934 r  HDMI_i/DVI_Transmitter_0/inst/par_to_ser_inst0/cnt_reg[2]/Q
                         net (fo=13, routed)          1.076    -0.857    HDMI_i/DVI_Transmitter_0/inst/par_to_ser_inst0/p_4_in
    SLICE_X111Y80        LUT3 (Prop_lut3_I1_O)        0.324    -0.533 r  HDMI_i/DVI_Transmitter_0/inst/par_to_ser_inst0/data_fall_s[3]_i_1/O
                         net (fo=1, routed)           0.000    -0.533    HDMI_i/DVI_Transmitter_0/inst/par_to_ser_inst0/data_fall_s[3]_i_1_n_0
    SLICE_X111Y80        FDRE                                         r  HDMI_i/DVI_Transmitter_0/inst/par_to_ser_inst0/data_fall_s_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_5x_HDMI_clk_wiz_0_0 rise edge)
                                                      5.000     5.000 r  
    M19                                               0.000     5.000 r  clk_in1_0 (IN)
                         net (fo=0)                   0.000     5.000    HDMI_i/clk_wiz_0/inst/clk_in1
    M19                  IBUF (Prop_ibuf_I_O)         1.366     6.366 r  HDMI_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181     7.547    HDMI_i/clk_wiz_0/inst/clk_in1_HDMI_clk_wiz_0_0
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -8.032    -0.485 r  HDMI_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.720     1.235    HDMI_i/clk_wiz_0/inst/clk_5x_HDMI_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     1.326 r  HDMI_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=54, routed)          1.675     3.001    HDMI_i/DVI_Transmitter_0/inst/par_to_ser_inst0/clk_5x
    SLICE_X111Y80        FDRE                                         r  HDMI_i/DVI_Transmitter_0/inst/par_to_ser_inst0/data_fall_s_reg[3]/C
                         clock pessimism             -0.415     2.586    
                         clock uncertainty           -0.079     2.507    
    SLICE_X111Y80        FDRE (Setup_fdre_C_D)        0.075     2.582    HDMI_i/DVI_Transmitter_0/inst/par_to_ser_inst0/data_fall_s_reg[3]
  -------------------------------------------------------------------
                         required time                          2.582    
                         arrival time                           0.533    
  -------------------------------------------------------------------
                         slack                                  3.115    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.201ns  (arrival time - required time)
  Source:                 HDMI_i/DVI_Transmitter_0/inst/par_to_ser_inst3/data_fall_s_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_5x_HDMI_clk_wiz_0_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            HDMI_i/DVI_Transmitter_0/inst/par_to_ser_inst3/data_fall_s_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_5x_HDMI_clk_wiz_0_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_5x_HDMI_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_5x_HDMI_clk_wiz_0_0 rise@0.000ns - clk_5x_HDMI_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.280ns  (logic 0.164ns (58.537%)  route 0.116ns (41.463%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.338ns
    Source Clock Delay      (SCD):    -0.566ns
    Clock Pessimism Removal (CPR):    0.215ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_5x_HDMI_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    M19                                               0.000     0.000 r  clk_in1_0 (IN)
                         net (fo=0)                   0.000     0.000    HDMI_i/clk_wiz_0/inst/clk_in1
    M19                  IBUF (Prop_ibuf_I_O)         0.205     0.205 r  HDMI_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.645    HDMI_i/clk_wiz_0/inst/clk_in1_HDMI_clk_wiz_0_0
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.407    -1.762 r  HDMI_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.544    -1.218    HDMI_i/clk_wiz_0/inst/clk_5x_HDMI_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.192 r  HDMI_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=54, routed)          0.626    -0.566    HDMI_i/DVI_Transmitter_0/inst/par_to_ser_inst3/clk_5x
    SLICE_X112Y72        FDRE                                         r  HDMI_i/DVI_Transmitter_0/inst/par_to_ser_inst3/data_fall_s_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X112Y72        FDRE (Prop_fdre_C_Q)         0.164    -0.402 r  HDMI_i/DVI_Transmitter_0/inst/par_to_ser_inst3/data_fall_s_reg[2]/Q
                         net (fo=1, routed)           0.116    -0.286    HDMI_i/DVI_Transmitter_0/inst/par_to_ser_inst3/data_fall_s_reg_n_0_[2]
    SLICE_X113Y72        FDRE                                         r  HDMI_i/DVI_Transmitter_0/inst/par_to_ser_inst3/data_fall_s_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_5x_HDMI_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    M19                                               0.000     0.000 r  clk_in1_0 (IN)
                         net (fo=0)                   0.000     0.000    HDMI_i/clk_wiz_0/inst/clk_in1
    M19                  IBUF (Prop_ibuf_I_O)         0.392     0.392 r  HDMI_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.873    HDMI_i/clk_wiz_0/inst/clk_in1_HDMI_clk_wiz_0_0
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.727    -1.854 r  HDMI_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.592    -1.262    HDMI_i/clk_wiz_0/inst/clk_5x_HDMI_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.233 r  HDMI_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=54, routed)          0.895    -0.338    HDMI_i/DVI_Transmitter_0/inst/par_to_ser_inst3/clk_5x
    SLICE_X113Y72        FDRE                                         r  HDMI_i/DVI_Transmitter_0/inst/par_to_ser_inst3/data_fall_s_reg[1]/C
                         clock pessimism             -0.215    -0.553    
    SLICE_X113Y72        FDRE (Hold_fdre_C_D)         0.066    -0.487    HDMI_i/DVI_Transmitter_0/inst/par_to_ser_inst3/data_fall_s_reg[1]
  -------------------------------------------------------------------
                         required time                          0.487    
                         arrival time                          -0.286    
  -------------------------------------------------------------------
                         slack                                  0.201    

Slack (MET) :             0.208ns  (arrival time - required time)
  Source:                 HDMI_i/DVI_Transmitter_0/inst/par_to_ser_inst3/data_rise_s_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_5x_HDMI_clk_wiz_0_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            HDMI_i/DVI_Transmitter_0/inst/par_to_ser_inst3/data_rise_s_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_5x_HDMI_clk_wiz_0_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_5x_HDMI_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_5x_HDMI_clk_wiz_0_0 rise@0.000ns - clk_5x_HDMI_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.339ns  (logic 0.249ns (73.396%)  route 0.090ns (26.604%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.338ns
    Source Clock Delay      (SCD):    -0.566ns
    Clock Pessimism Removal (CPR):    0.228ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_5x_HDMI_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    M19                                               0.000     0.000 r  clk_in1_0 (IN)
                         net (fo=0)                   0.000     0.000    HDMI_i/clk_wiz_0/inst/clk_in1
    M19                  IBUF (Prop_ibuf_I_O)         0.205     0.205 r  HDMI_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.645    HDMI_i/clk_wiz_0/inst/clk_in1_HDMI_clk_wiz_0_0
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.407    -1.762 r  HDMI_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.544    -1.218    HDMI_i/clk_wiz_0/inst/clk_5x_HDMI_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.192 r  HDMI_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=54, routed)          0.626    -0.566    HDMI_i/DVI_Transmitter_0/inst/par_to_ser_inst3/clk_5x
    SLICE_X112Y72        FDRE                                         r  HDMI_i/DVI_Transmitter_0/inst/par_to_ser_inst3/data_rise_s_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X112Y72        FDRE (Prop_fdre_C_Q)         0.148    -0.418 r  HDMI_i/DVI_Transmitter_0/inst/par_to_ser_inst3/data_rise_s_reg[4]/Q
                         net (fo=1, routed)           0.090    -0.328    HDMI_i/DVI_Transmitter_0/inst/par_to_ser_inst3/data_rise_s_reg_n_0_[4]
    SLICE_X112Y72        LUT2 (Prop_lut2_I1_O)        0.101    -0.227 r  HDMI_i/DVI_Transmitter_0/inst/par_to_ser_inst3/data_rise_s[3]_i_1/O
                         net (fo=1, routed)           0.000    -0.227    HDMI_i/DVI_Transmitter_0/inst/par_to_ser_inst3/data_rise_s[3]_i_1_n_0
    SLICE_X112Y72        FDRE                                         r  HDMI_i/DVI_Transmitter_0/inst/par_to_ser_inst3/data_rise_s_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_5x_HDMI_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    M19                                               0.000     0.000 r  clk_in1_0 (IN)
                         net (fo=0)                   0.000     0.000    HDMI_i/clk_wiz_0/inst/clk_in1
    M19                  IBUF (Prop_ibuf_I_O)         0.392     0.392 r  HDMI_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.873    HDMI_i/clk_wiz_0/inst/clk_in1_HDMI_clk_wiz_0_0
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.727    -1.854 r  HDMI_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.592    -1.262    HDMI_i/clk_wiz_0/inst/clk_5x_HDMI_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.233 r  HDMI_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=54, routed)          0.895    -0.338    HDMI_i/DVI_Transmitter_0/inst/par_to_ser_inst3/clk_5x
    SLICE_X112Y72        FDRE                                         r  HDMI_i/DVI_Transmitter_0/inst/par_to_ser_inst3/data_rise_s_reg[3]/C
                         clock pessimism             -0.228    -0.566    
    SLICE_X112Y72        FDRE (Hold_fdre_C_D)         0.131    -0.435    HDMI_i/DVI_Transmitter_0/inst/par_to_ser_inst3/data_rise_s_reg[3]
  -------------------------------------------------------------------
                         required time                          0.435    
                         arrival time                          -0.227    
  -------------------------------------------------------------------
                         slack                                  0.208    

Slack (MET) :             0.232ns  (arrival time - required time)
  Source:                 HDMI_i/DVI_Transmitter_0/inst/par_to_ser_inst3/data_rise_s_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_5x_HDMI_clk_wiz_0_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            HDMI_i/DVI_Transmitter_0/inst/par_to_ser_inst3/data_rise_s_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_5x_HDMI_clk_wiz_0_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_5x_HDMI_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_5x_HDMI_clk_wiz_0_0 rise@0.000ns - clk_5x_HDMI_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.267ns  (logic 0.148ns (55.377%)  route 0.119ns (44.623%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.338ns
    Source Clock Delay      (SCD):    -0.566ns
    Clock Pessimism Removal (CPR):    0.215ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_5x_HDMI_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    M19                                               0.000     0.000 r  clk_in1_0 (IN)
                         net (fo=0)                   0.000     0.000    HDMI_i/clk_wiz_0/inst/clk_in1
    M19                  IBUF (Prop_ibuf_I_O)         0.205     0.205 r  HDMI_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.645    HDMI_i/clk_wiz_0/inst/clk_in1_HDMI_clk_wiz_0_0
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.407    -1.762 r  HDMI_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.544    -1.218    HDMI_i/clk_wiz_0/inst/clk_5x_HDMI_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.192 r  HDMI_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=54, routed)          0.626    -0.566    HDMI_i/DVI_Transmitter_0/inst/par_to_ser_inst3/clk_5x
    SLICE_X112Y72        FDRE                                         r  HDMI_i/DVI_Transmitter_0/inst/par_to_ser_inst3/data_rise_s_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X112Y72        FDRE (Prop_fdre_C_Q)         0.148    -0.418 r  HDMI_i/DVI_Transmitter_0/inst/par_to_ser_inst3/data_rise_s_reg[3]/Q
                         net (fo=2, routed)           0.119    -0.299    HDMI_i/DVI_Transmitter_0/inst/par_to_ser_inst3/data_rise_s_reg_n_0_[3]
    SLICE_X113Y72        FDRE                                         r  HDMI_i/DVI_Transmitter_0/inst/par_to_ser_inst3/data_rise_s_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_5x_HDMI_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    M19                                               0.000     0.000 r  clk_in1_0 (IN)
                         net (fo=0)                   0.000     0.000    HDMI_i/clk_wiz_0/inst/clk_in1
    M19                  IBUF (Prop_ibuf_I_O)         0.392     0.392 r  HDMI_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.873    HDMI_i/clk_wiz_0/inst/clk_in1_HDMI_clk_wiz_0_0
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.727    -1.854 r  HDMI_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.592    -1.262    HDMI_i/clk_wiz_0/inst/clk_5x_HDMI_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.233 r  HDMI_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=54, routed)          0.895    -0.338    HDMI_i/DVI_Transmitter_0/inst/par_to_ser_inst3/clk_5x
    SLICE_X113Y72        FDRE                                         r  HDMI_i/DVI_Transmitter_0/inst/par_to_ser_inst3/data_rise_s_reg[2]/C
                         clock pessimism             -0.215    -0.553    
    SLICE_X113Y72        FDRE (Hold_fdre_C_D)         0.022    -0.531    HDMI_i/DVI_Transmitter_0/inst/par_to_ser_inst3/data_rise_s_reg[2]
  -------------------------------------------------------------------
                         required time                          0.531    
                         arrival time                          -0.299    
  -------------------------------------------------------------------
                         slack                                  0.232    

Slack (MET) :             0.235ns  (arrival time - required time)
  Source:                 HDMI_i/DVI_Transmitter_0/inst/par_to_ser_inst0/data_rise_s_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_5x_HDMI_clk_wiz_0_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            HDMI_i/DVI_Transmitter_0/inst/par_to_ser_inst0/data_rise_s_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_5x_HDMI_clk_wiz_0_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_5x_HDMI_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_5x_HDMI_clk_wiz_0_0 rise@0.000ns - clk_5x_HDMI_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.342ns  (logic 0.183ns (53.493%)  route 0.159ns (46.507%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.339ns
    Source Clock Delay      (SCD):    -0.566ns
    Clock Pessimism Removal (CPR):    0.227ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_5x_HDMI_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    M19                                               0.000     0.000 r  clk_in1_0 (IN)
                         net (fo=0)                   0.000     0.000    HDMI_i/clk_wiz_0/inst/clk_in1
    M19                  IBUF (Prop_ibuf_I_O)         0.205     0.205 r  HDMI_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.645    HDMI_i/clk_wiz_0/inst/clk_in1_HDMI_clk_wiz_0_0
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.407    -1.762 r  HDMI_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.544    -1.218    HDMI_i/clk_wiz_0/inst/clk_5x_HDMI_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.192 r  HDMI_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=54, routed)          0.626    -0.566    HDMI_i/DVI_Transmitter_0/inst/par_to_ser_inst0/clk_5x
    SLICE_X109Y79        FDRE                                         r  HDMI_i/DVI_Transmitter_0/inst/par_to_ser_inst0/data_rise_s_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X109Y79        FDRE (Prop_fdre_C_Q)         0.141    -0.425 r  HDMI_i/DVI_Transmitter_0/inst/par_to_ser_inst0/data_rise_s_reg[3]/Q
                         net (fo=1, routed)           0.159    -0.266    HDMI_i/DVI_Transmitter_0/inst/par_to_ser_inst0/data_rise_s_reg_n_0_[3]
    SLICE_X109Y79        LUT3 (Prop_lut3_I2_O)        0.042    -0.224 r  HDMI_i/DVI_Transmitter_0/inst/par_to_ser_inst0/data_rise_s[2]_i_1/O
                         net (fo=1, routed)           0.000    -0.224    HDMI_i/DVI_Transmitter_0/inst/par_to_ser_inst0/data_rise_s[2]_i_1_n_0
    SLICE_X109Y79        FDRE                                         r  HDMI_i/DVI_Transmitter_0/inst/par_to_ser_inst0/data_rise_s_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_5x_HDMI_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    M19                                               0.000     0.000 r  clk_in1_0 (IN)
                         net (fo=0)                   0.000     0.000    HDMI_i/clk_wiz_0/inst/clk_in1
    M19                  IBUF (Prop_ibuf_I_O)         0.392     0.392 r  HDMI_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.873    HDMI_i/clk_wiz_0/inst/clk_in1_HDMI_clk_wiz_0_0
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.727    -1.854 r  HDMI_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.592    -1.262    HDMI_i/clk_wiz_0/inst/clk_5x_HDMI_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.233 r  HDMI_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=54, routed)          0.894    -0.339    HDMI_i/DVI_Transmitter_0/inst/par_to_ser_inst0/clk_5x
    SLICE_X109Y79        FDRE                                         r  HDMI_i/DVI_Transmitter_0/inst/par_to_ser_inst0/data_rise_s_reg[2]/C
                         clock pessimism             -0.227    -0.566    
    SLICE_X109Y79        FDRE (Hold_fdre_C_D)         0.107    -0.459    HDMI_i/DVI_Transmitter_0/inst/par_to_ser_inst0/data_rise_s_reg[2]
  -------------------------------------------------------------------
                         required time                          0.459    
                         arrival time                          -0.224    
  -------------------------------------------------------------------
                         slack                                  0.235    

Slack (MET) :             0.235ns  (arrival time - required time)
  Source:                 HDMI_i/DVI_Transmitter_0/inst/par_to_ser_inst2/data_rise_s_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_5x_HDMI_clk_wiz_0_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            HDMI_i/DVI_Transmitter_0/inst/par_to_ser_inst2/data_rise_s_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_5x_HDMI_clk_wiz_0_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_5x_HDMI_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_5x_HDMI_clk_wiz_0_0 rise@0.000ns - clk_5x_HDMI_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.342ns  (logic 0.183ns (53.493%)  route 0.159ns (46.507%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.359ns
    Source Clock Delay      (SCD):    -0.588ns
    Clock Pessimism Removal (CPR):    0.229ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_5x_HDMI_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    M19                                               0.000     0.000 r  clk_in1_0 (IN)
                         net (fo=0)                   0.000     0.000    HDMI_i/clk_wiz_0/inst/clk_in1
    M19                  IBUF (Prop_ibuf_I_O)         0.205     0.205 r  HDMI_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.645    HDMI_i/clk_wiz_0/inst/clk_in1_HDMI_clk_wiz_0_0
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.407    -1.762 r  HDMI_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.544    -1.218    HDMI_i/clk_wiz_0/inst/clk_5x_HDMI_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.192 r  HDMI_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=54, routed)          0.604    -0.588    HDMI_i/DVI_Transmitter_0/inst/par_to_ser_inst2/clk_5x
    SLICE_X105Y85        FDRE                                         r  HDMI_i/DVI_Transmitter_0/inst/par_to_ser_inst2/data_rise_s_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X105Y85        FDRE (Prop_fdre_C_Q)         0.141    -0.447 r  HDMI_i/DVI_Transmitter_0/inst/par_to_ser_inst2/data_rise_s_reg[3]/Q
                         net (fo=1, routed)           0.159    -0.288    HDMI_i/DVI_Transmitter_0/inst/par_to_ser_inst2/data_rise_s_reg_n_0_[3]
    SLICE_X105Y85        LUT3 (Prop_lut3_I2_O)        0.042    -0.246 r  HDMI_i/DVI_Transmitter_0/inst/par_to_ser_inst2/data_rise_s[2]_i_1/O
                         net (fo=1, routed)           0.000    -0.246    HDMI_i/DVI_Transmitter_0/inst/par_to_ser_inst2/data_rise_s[2]_i_1_n_0
    SLICE_X105Y85        FDRE                                         r  HDMI_i/DVI_Transmitter_0/inst/par_to_ser_inst2/data_rise_s_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_5x_HDMI_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    M19                                               0.000     0.000 r  clk_in1_0 (IN)
                         net (fo=0)                   0.000     0.000    HDMI_i/clk_wiz_0/inst/clk_in1
    M19                  IBUF (Prop_ibuf_I_O)         0.392     0.392 r  HDMI_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.873    HDMI_i/clk_wiz_0/inst/clk_in1_HDMI_clk_wiz_0_0
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.727    -1.854 r  HDMI_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.592    -1.262    HDMI_i/clk_wiz_0/inst/clk_5x_HDMI_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.233 r  HDMI_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=54, routed)          0.874    -0.359    HDMI_i/DVI_Transmitter_0/inst/par_to_ser_inst2/clk_5x
    SLICE_X105Y85        FDRE                                         r  HDMI_i/DVI_Transmitter_0/inst/par_to_ser_inst2/data_rise_s_reg[2]/C
                         clock pessimism             -0.229    -0.588    
    SLICE_X105Y85        FDRE (Hold_fdre_C_D)         0.107    -0.481    HDMI_i/DVI_Transmitter_0/inst/par_to_ser_inst2/data_rise_s_reg[2]
  -------------------------------------------------------------------
                         required time                          0.481    
                         arrival time                          -0.246    
  -------------------------------------------------------------------
                         slack                                  0.235    

Slack (MET) :             0.243ns  (arrival time - required time)
  Source:                 HDMI_i/DVI_Transmitter_0/inst/par_to_ser_inst3/data_rise_s_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_5x_HDMI_clk_wiz_0_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            HDMI_i/DVI_Transmitter_0/inst/par_to_ser_inst3/data_rise_s_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_5x_HDMI_clk_wiz_0_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_5x_HDMI_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_5x_HDMI_clk_wiz_0_0 rise@0.000ns - clk_5x_HDMI_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.313ns  (logic 0.141ns (45.009%)  route 0.172ns (54.991%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.338ns
    Source Clock Delay      (SCD):    -0.566ns
    Clock Pessimism Removal (CPR):    0.228ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_5x_HDMI_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    M19                                               0.000     0.000 r  clk_in1_0 (IN)
                         net (fo=0)                   0.000     0.000    HDMI_i/clk_wiz_0/inst/clk_in1
    M19                  IBUF (Prop_ibuf_I_O)         0.205     0.205 r  HDMI_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.645    HDMI_i/clk_wiz_0/inst/clk_in1_HDMI_clk_wiz_0_0
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.407    -1.762 r  HDMI_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.544    -1.218    HDMI_i/clk_wiz_0/inst/clk_5x_HDMI_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.192 r  HDMI_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=54, routed)          0.626    -0.566    HDMI_i/DVI_Transmitter_0/inst/par_to_ser_inst3/clk_5x
    SLICE_X113Y72        FDRE                                         r  HDMI_i/DVI_Transmitter_0/inst/par_to_ser_inst3/data_rise_s_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X113Y72        FDRE (Prop_fdre_C_Q)         0.141    -0.425 r  HDMI_i/DVI_Transmitter_0/inst/par_to_ser_inst3/data_rise_s_reg[1]/Q
                         net (fo=1, routed)           0.172    -0.253    HDMI_i/DVI_Transmitter_0/inst/par_to_ser_inst3/data_rise_s_reg_n_0_[1]
    SLICE_X113Y72        FDRE                                         r  HDMI_i/DVI_Transmitter_0/inst/par_to_ser_inst3/data_rise_s_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_5x_HDMI_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    M19                                               0.000     0.000 r  clk_in1_0 (IN)
                         net (fo=0)                   0.000     0.000    HDMI_i/clk_wiz_0/inst/clk_in1
    M19                  IBUF (Prop_ibuf_I_O)         0.392     0.392 r  HDMI_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.873    HDMI_i/clk_wiz_0/inst/clk_in1_HDMI_clk_wiz_0_0
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.727    -1.854 r  HDMI_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.592    -1.262    HDMI_i/clk_wiz_0/inst/clk_5x_HDMI_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.233 r  HDMI_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=54, routed)          0.895    -0.338    HDMI_i/DVI_Transmitter_0/inst/par_to_ser_inst3/clk_5x
    SLICE_X113Y72        FDRE                                         r  HDMI_i/DVI_Transmitter_0/inst/par_to_ser_inst3/data_rise_s_reg[0]/C
                         clock pessimism             -0.228    -0.566    
    SLICE_X113Y72        FDRE (Hold_fdre_C_D)         0.070    -0.496    HDMI_i/DVI_Transmitter_0/inst/par_to_ser_inst3/data_rise_s_reg[0]
  -------------------------------------------------------------------
                         required time                          0.496    
                         arrival time                          -0.253    
  -------------------------------------------------------------------
                         slack                                  0.243    

Slack (MET) :             0.247ns  (arrival time - required time)
  Source:                 HDMI_i/DVI_Transmitter_0/inst/par_to_ser_inst2/cnt_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_5x_HDMI_clk_wiz_0_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            HDMI_i/DVI_Transmitter_0/inst/par_to_ser_inst2/cnt_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_5x_HDMI_clk_wiz_0_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_5x_HDMI_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_5x_HDMI_clk_wiz_0_0 rise@0.000ns - clk_5x_HDMI_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.354ns  (logic 0.184ns (51.942%)  route 0.170ns (48.058%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.359ns
    Source Clock Delay      (SCD):    -0.588ns
    Clock Pessimism Removal (CPR):    0.229ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_5x_HDMI_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    M19                                               0.000     0.000 r  clk_in1_0 (IN)
                         net (fo=0)                   0.000     0.000    HDMI_i/clk_wiz_0/inst/clk_in1
    M19                  IBUF (Prop_ibuf_I_O)         0.205     0.205 r  HDMI_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.645    HDMI_i/clk_wiz_0/inst/clk_in1_HDMI_clk_wiz_0_0
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.407    -1.762 r  HDMI_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.544    -1.218    HDMI_i/clk_wiz_0/inst/clk_5x_HDMI_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.192 r  HDMI_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=54, routed)          0.604    -0.588    HDMI_i/DVI_Transmitter_0/inst/par_to_ser_inst2/clk_5x
    SLICE_X105Y85        FDRE                                         r  HDMI_i/DVI_Transmitter_0/inst/par_to_ser_inst2/cnt_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X105Y85        FDRE (Prop_fdre_C_Q)         0.141    -0.447 r  HDMI_i/DVI_Transmitter_0/inst/par_to_ser_inst2/cnt_reg[0]/Q
                         net (fo=3, routed)           0.170    -0.277    HDMI_i/DVI_Transmitter_0/inst/par_to_ser_inst2/cnt_reg_n_0_[0]
    SLICE_X105Y85        LUT3 (Prop_lut3_I1_O)        0.043    -0.234 r  HDMI_i/DVI_Transmitter_0/inst/par_to_ser_inst2/cnt[2]_i_1__4/O
                         net (fo=1, routed)           0.000    -0.234    HDMI_i/DVI_Transmitter_0/inst/par_to_ser_inst2/cnt[2]_i_1__4_n_0
    SLICE_X105Y85        FDRE                                         r  HDMI_i/DVI_Transmitter_0/inst/par_to_ser_inst2/cnt_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_5x_HDMI_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    M19                                               0.000     0.000 r  clk_in1_0 (IN)
                         net (fo=0)                   0.000     0.000    HDMI_i/clk_wiz_0/inst/clk_in1
    M19                  IBUF (Prop_ibuf_I_O)         0.392     0.392 r  HDMI_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.873    HDMI_i/clk_wiz_0/inst/clk_in1_HDMI_clk_wiz_0_0
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.727    -1.854 r  HDMI_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.592    -1.262    HDMI_i/clk_wiz_0/inst/clk_5x_HDMI_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.233 r  HDMI_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=54, routed)          0.874    -0.359    HDMI_i/DVI_Transmitter_0/inst/par_to_ser_inst2/clk_5x
    SLICE_X105Y85        FDRE                                         r  HDMI_i/DVI_Transmitter_0/inst/par_to_ser_inst2/cnt_reg[2]/C
                         clock pessimism             -0.229    -0.588    
    SLICE_X105Y85        FDRE (Hold_fdre_C_D)         0.107    -0.481    HDMI_i/DVI_Transmitter_0/inst/par_to_ser_inst2/cnt_reg[2]
  -------------------------------------------------------------------
                         required time                          0.481    
                         arrival time                          -0.234    
  -------------------------------------------------------------------
                         slack                                  0.247    

Slack (MET) :             0.247ns  (arrival time - required time)
  Source:                 HDMI_i/DVI_Transmitter_0/inst/par_to_ser_inst1/cnt_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_5x_HDMI_clk_wiz_0_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            HDMI_i/DVI_Transmitter_0/inst/par_to_ser_inst1/cnt_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_5x_HDMI_clk_wiz_0_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_5x_HDMI_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_5x_HDMI_clk_wiz_0_0 rise@0.000ns - clk_5x_HDMI_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.354ns  (logic 0.184ns (51.942%)  route 0.170ns (48.058%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.332ns
    Source Clock Delay      (SCD):    -0.561ns
    Clock Pessimism Removal (CPR):    0.229ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_5x_HDMI_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    M19                                               0.000     0.000 r  clk_in1_0 (IN)
                         net (fo=0)                   0.000     0.000    HDMI_i/clk_wiz_0/inst/clk_in1
    M19                  IBUF (Prop_ibuf_I_O)         0.205     0.205 r  HDMI_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.645    HDMI_i/clk_wiz_0/inst/clk_in1_HDMI_clk_wiz_0_0
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.407    -1.762 r  HDMI_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.544    -1.218    HDMI_i/clk_wiz_0/inst/clk_5x_HDMI_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.192 r  HDMI_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=54, routed)          0.631    -0.561    HDMI_i/DVI_Transmitter_0/inst/par_to_ser_inst1/clk_5x
    SLICE_X111Y83        FDRE                                         r  HDMI_i/DVI_Transmitter_0/inst/par_to_ser_inst1/cnt_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X111Y83        FDRE (Prop_fdre_C_Q)         0.141    -0.420 r  HDMI_i/DVI_Transmitter_0/inst/par_to_ser_inst1/cnt_reg[0]/Q
                         net (fo=3, routed)           0.170    -0.250    HDMI_i/DVI_Transmitter_0/inst/par_to_ser_inst1/cnt_reg_n_0_[0]
    SLICE_X111Y83        LUT3 (Prop_lut3_I1_O)        0.043    -0.207 r  HDMI_i/DVI_Transmitter_0/inst/par_to_ser_inst1/cnt[2]_i_1__3/O
                         net (fo=1, routed)           0.000    -0.207    HDMI_i/DVI_Transmitter_0/inst/par_to_ser_inst1/cnt[2]_i_1__3_n_0
    SLICE_X111Y83        FDRE                                         r  HDMI_i/DVI_Transmitter_0/inst/par_to_ser_inst1/cnt_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_5x_HDMI_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    M19                                               0.000     0.000 r  clk_in1_0 (IN)
                         net (fo=0)                   0.000     0.000    HDMI_i/clk_wiz_0/inst/clk_in1
    M19                  IBUF (Prop_ibuf_I_O)         0.392     0.392 r  HDMI_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.873    HDMI_i/clk_wiz_0/inst/clk_in1_HDMI_clk_wiz_0_0
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.727    -1.854 r  HDMI_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.592    -1.262    HDMI_i/clk_wiz_0/inst/clk_5x_HDMI_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.233 r  HDMI_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=54, routed)          0.901    -0.332    HDMI_i/DVI_Transmitter_0/inst/par_to_ser_inst1/clk_5x
    SLICE_X111Y83        FDRE                                         r  HDMI_i/DVI_Transmitter_0/inst/par_to_ser_inst1/cnt_reg[2]/C
                         clock pessimism             -0.229    -0.561    
    SLICE_X111Y83        FDRE (Hold_fdre_C_D)         0.107    -0.454    HDMI_i/DVI_Transmitter_0/inst/par_to_ser_inst1/cnt_reg[2]
  -------------------------------------------------------------------
                         required time                          0.454    
                         arrival time                          -0.207    
  -------------------------------------------------------------------
                         slack                                  0.247    

Slack (MET) :             0.263ns  (arrival time - required time)
  Source:                 HDMI_i/DVI_Transmitter_0/inst/par_to_ser_inst3/cnt_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_5x_HDMI_clk_wiz_0_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            HDMI_i/DVI_Transmitter_0/inst/par_to_ser_inst3/data_fall_s_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_5x_HDMI_clk_wiz_0_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_5x_HDMI_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_5x_HDMI_clk_wiz_0_0 rise@0.000ns - clk_5x_HDMI_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.384ns  (logic 0.247ns (64.358%)  route 0.137ns (35.642%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.338ns
    Source Clock Delay      (SCD):    -0.566ns
    Clock Pessimism Removal (CPR):    0.228ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_5x_HDMI_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    M19                                               0.000     0.000 r  clk_in1_0 (IN)
                         net (fo=0)                   0.000     0.000    HDMI_i/clk_wiz_0/inst/clk_in1
    M19                  IBUF (Prop_ibuf_I_O)         0.205     0.205 r  HDMI_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.645    HDMI_i/clk_wiz_0/inst/clk_in1_HDMI_clk_wiz_0_0
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.407    -1.762 r  HDMI_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.544    -1.218    HDMI_i/clk_wiz_0/inst/clk_5x_HDMI_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.192 r  HDMI_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=54, routed)          0.626    -0.566    HDMI_i/DVI_Transmitter_0/inst/par_to_ser_inst3/clk_5x
    SLICE_X112Y72        FDRE                                         r  HDMI_i/DVI_Transmitter_0/inst/par_to_ser_inst3/cnt_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X112Y72        FDRE (Prop_fdre_C_Q)         0.148    -0.418 r  HDMI_i/DVI_Transmitter_0/inst/par_to_ser_inst3/cnt_reg[2]/Q
                         net (fo=11, routed)          0.137    -0.281    HDMI_i/DVI_Transmitter_0/inst/par_to_ser_inst3/p_4_in
    SLICE_X112Y72        LUT2 (Prop_lut2_I0_O)        0.099    -0.182 r  HDMI_i/DVI_Transmitter_0/inst/par_to_ser_inst3/data_fall_s[2]_i_1/O
                         net (fo=1, routed)           0.000    -0.182    HDMI_i/DVI_Transmitter_0/inst/par_to_ser_inst3/data_fall_s[2]_i_1_n_0
    SLICE_X112Y72        FDRE                                         r  HDMI_i/DVI_Transmitter_0/inst/par_to_ser_inst3/data_fall_s_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_5x_HDMI_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    M19                                               0.000     0.000 r  clk_in1_0 (IN)
                         net (fo=0)                   0.000     0.000    HDMI_i/clk_wiz_0/inst/clk_in1
    M19                  IBUF (Prop_ibuf_I_O)         0.392     0.392 r  HDMI_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.873    HDMI_i/clk_wiz_0/inst/clk_in1_HDMI_clk_wiz_0_0
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.727    -1.854 r  HDMI_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.592    -1.262    HDMI_i/clk_wiz_0/inst/clk_5x_HDMI_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.233 r  HDMI_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=54, routed)          0.895    -0.338    HDMI_i/DVI_Transmitter_0/inst/par_to_ser_inst3/clk_5x
    SLICE_X112Y72        FDRE                                         r  HDMI_i/DVI_Transmitter_0/inst/par_to_ser_inst3/data_fall_s_reg[2]/C
                         clock pessimism             -0.228    -0.566    
    SLICE_X112Y72        FDRE (Hold_fdre_C_D)         0.121    -0.445    HDMI_i/DVI_Transmitter_0/inst/par_to_ser_inst3/data_fall_s_reg[2]
  -------------------------------------------------------------------
                         required time                          0.445    
                         arrival time                          -0.182    
  -------------------------------------------------------------------
                         slack                                  0.263    

Slack (MET) :             0.264ns  (arrival time - required time)
  Source:                 HDMI_i/DVI_Transmitter_0/inst/par_to_ser_inst1/cnt_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_5x_HDMI_clk_wiz_0_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            HDMI_i/DVI_Transmitter_0/inst/par_to_ser_inst1/cnt_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_5x_HDMI_clk_wiz_0_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_5x_HDMI_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_5x_HDMI_clk_wiz_0_0 rise@0.000ns - clk_5x_HDMI_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.356ns  (logic 0.186ns (52.212%)  route 0.170ns (47.788%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.332ns
    Source Clock Delay      (SCD):    -0.561ns
    Clock Pessimism Removal (CPR):    0.229ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_5x_HDMI_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    M19                                               0.000     0.000 r  clk_in1_0 (IN)
                         net (fo=0)                   0.000     0.000    HDMI_i/clk_wiz_0/inst/clk_in1
    M19                  IBUF (Prop_ibuf_I_O)         0.205     0.205 r  HDMI_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.645    HDMI_i/clk_wiz_0/inst/clk_in1_HDMI_clk_wiz_0_0
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.407    -1.762 r  HDMI_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.544    -1.218    HDMI_i/clk_wiz_0/inst/clk_5x_HDMI_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.192 r  HDMI_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=54, routed)          0.631    -0.561    HDMI_i/DVI_Transmitter_0/inst/par_to_ser_inst1/clk_5x
    SLICE_X111Y83        FDRE                                         r  HDMI_i/DVI_Transmitter_0/inst/par_to_ser_inst1/cnt_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X111Y83        FDRE (Prop_fdre_C_Q)         0.141    -0.420 r  HDMI_i/DVI_Transmitter_0/inst/par_to_ser_inst1/cnt_reg[0]/Q
                         net (fo=3, routed)           0.170    -0.250    HDMI_i/DVI_Transmitter_0/inst/par_to_ser_inst1/cnt_reg_n_0_[0]
    SLICE_X111Y83        LUT3 (Prop_lut3_I1_O)        0.045    -0.205 r  HDMI_i/DVI_Transmitter_0/inst/par_to_ser_inst1/cnt[1]_i_1__3/O
                         net (fo=1, routed)           0.000    -0.205    HDMI_i/DVI_Transmitter_0/inst/par_to_ser_inst1/cnt[1]_i_1__3_n_0
    SLICE_X111Y83        FDRE                                         r  HDMI_i/DVI_Transmitter_0/inst/par_to_ser_inst1/cnt_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_5x_HDMI_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    M19                                               0.000     0.000 r  clk_in1_0 (IN)
                         net (fo=0)                   0.000     0.000    HDMI_i/clk_wiz_0/inst/clk_in1
    M19                  IBUF (Prop_ibuf_I_O)         0.392     0.392 r  HDMI_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.873    HDMI_i/clk_wiz_0/inst/clk_in1_HDMI_clk_wiz_0_0
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.727    -1.854 r  HDMI_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.592    -1.262    HDMI_i/clk_wiz_0/inst/clk_5x_HDMI_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.233 r  HDMI_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=54, routed)          0.901    -0.332    HDMI_i/DVI_Transmitter_0/inst/par_to_ser_inst1/clk_5x
    SLICE_X111Y83        FDRE                                         r  HDMI_i/DVI_Transmitter_0/inst/par_to_ser_inst1/cnt_reg[1]/C
                         clock pessimism             -0.229    -0.561    
    SLICE_X111Y83        FDRE (Hold_fdre_C_D)         0.092    -0.469    HDMI_i/DVI_Transmitter_0/inst/par_to_ser_inst1/cnt_reg[1]
  -------------------------------------------------------------------
                         required time                          0.469    
                         arrival time                          -0.205    
  -------------------------------------------------------------------
                         slack                                  0.264    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_5x_HDMI_clk_wiz_0_0
Waveform(ns):       { 0.000 2.500 }
Period(ns):         5.000
Sources:            { HDMI_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT1 }

Check Type        Corner  Lib Pin            Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period        n/a     BUFG/I             n/a            2.155         5.000       2.845      BUFGCTRL_X0Y16  HDMI_i/clk_wiz_0/inst/clkout2_buf/I
Min Period        n/a     ODDR/C             n/a            1.474         5.000       3.526      OLOGIC_X1Y70    HDMI_i/DVI_Transmitter_0/inst/par_to_ser_inst0/ODDR_inst/C
Min Period        n/a     ODDR/C             n/a            1.474         5.000       3.526      OLOGIC_X1Y80    HDMI_i/DVI_Transmitter_0/inst/par_to_ser_inst1/ODDR_inst/C
Min Period        n/a     ODDR/C             n/a            1.474         5.000       3.526      OLOGIC_X1Y84    HDMI_i/DVI_Transmitter_0/inst/par_to_ser_inst2/ODDR_inst/C
Min Period        n/a     ODDR/C             n/a            1.474         5.000       3.526      OLOGIC_X1Y72    HDMI_i/DVI_Transmitter_0/inst/par_to_ser_inst3/ODDR_inst/C
Min Period        n/a     PLLE2_ADV/CLKOUT1  n/a            1.249         5.000       3.751      PLLE2_ADV_X1Y1  HDMI_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT1
Min Period        n/a     FDRE/C             n/a            1.000         5.000       4.000      SLICE_X109Y79   HDMI_i/DVI_Transmitter_0/inst/par_to_ser_inst0/cnt_reg[0]/C
Min Period        n/a     FDRE/C             n/a            1.000         5.000       4.000      SLICE_X109Y79   HDMI_i/DVI_Transmitter_0/inst/par_to_ser_inst0/cnt_reg[1]/C
Min Period        n/a     FDRE/C             n/a            1.000         5.000       4.000      SLICE_X109Y79   HDMI_i/DVI_Transmitter_0/inst/par_to_ser_inst0/cnt_reg[2]/C
Min Period        n/a     FDRE/C             n/a            1.000         5.000       4.000      SLICE_X111Y80   HDMI_i/DVI_Transmitter_0/inst/par_to_ser_inst0/data_fall_s_reg[0]/C
Max Period        n/a     PLLE2_ADV/CLKOUT1  n/a            160.000       5.000       155.000    PLLE2_ADV_X1Y1  HDMI_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT1
Low Pulse Width   Slow    FDRE/C             n/a            0.500         2.500       2.000      SLICE_X109Y79   HDMI_i/DVI_Transmitter_0/inst/par_to_ser_inst0/cnt_reg[0]/C
Low Pulse Width   Fast    FDRE/C             n/a            0.500         2.500       2.000      SLICE_X109Y79   HDMI_i/DVI_Transmitter_0/inst/par_to_ser_inst0/cnt_reg[0]/C
Low Pulse Width   Slow    FDRE/C             n/a            0.500         2.500       2.000      SLICE_X109Y79   HDMI_i/DVI_Transmitter_0/inst/par_to_ser_inst0/cnt_reg[1]/C
Low Pulse Width   Fast    FDRE/C             n/a            0.500         2.500       2.000      SLICE_X109Y79   HDMI_i/DVI_Transmitter_0/inst/par_to_ser_inst0/cnt_reg[1]/C
Low Pulse Width   Slow    FDRE/C             n/a            0.500         2.500       2.000      SLICE_X109Y79   HDMI_i/DVI_Transmitter_0/inst/par_to_ser_inst0/cnt_reg[2]/C
Low Pulse Width   Fast    FDRE/C             n/a            0.500         2.500       2.000      SLICE_X109Y79   HDMI_i/DVI_Transmitter_0/inst/par_to_ser_inst0/cnt_reg[2]/C
Low Pulse Width   Slow    FDRE/C             n/a            0.500         2.500       2.000      SLICE_X111Y80   HDMI_i/DVI_Transmitter_0/inst/par_to_ser_inst0/data_fall_s_reg[0]/C
Low Pulse Width   Fast    FDRE/C             n/a            0.500         2.500       2.000      SLICE_X111Y80   HDMI_i/DVI_Transmitter_0/inst/par_to_ser_inst0/data_fall_s_reg[0]/C
Low Pulse Width   Slow    FDRE/C             n/a            0.500         2.500       2.000      SLICE_X111Y80   HDMI_i/DVI_Transmitter_0/inst/par_to_ser_inst0/data_fall_s_reg[1]/C
Low Pulse Width   Fast    FDRE/C             n/a            0.500         2.500       2.000      SLICE_X111Y80   HDMI_i/DVI_Transmitter_0/inst/par_to_ser_inst0/data_fall_s_reg[1]/C
High Pulse Width  Slow    FDRE/C             n/a            0.500         2.500       2.000      SLICE_X109Y79   HDMI_i/DVI_Transmitter_0/inst/par_to_ser_inst0/cnt_reg[0]/C
High Pulse Width  Fast    FDRE/C             n/a            0.500         2.500       2.000      SLICE_X109Y79   HDMI_i/DVI_Transmitter_0/inst/par_to_ser_inst0/cnt_reg[0]/C
High Pulse Width  Slow    FDRE/C             n/a            0.500         2.500       2.000      SLICE_X109Y79   HDMI_i/DVI_Transmitter_0/inst/par_to_ser_inst0/cnt_reg[1]/C
High Pulse Width  Fast    FDRE/C             n/a            0.500         2.500       2.000      SLICE_X109Y79   HDMI_i/DVI_Transmitter_0/inst/par_to_ser_inst0/cnt_reg[1]/C
High Pulse Width  Slow    FDRE/C             n/a            0.500         2.500       2.000      SLICE_X109Y79   HDMI_i/DVI_Transmitter_0/inst/par_to_ser_inst0/cnt_reg[2]/C
High Pulse Width  Fast    FDRE/C             n/a            0.500         2.500       2.000      SLICE_X109Y79   HDMI_i/DVI_Transmitter_0/inst/par_to_ser_inst0/cnt_reg[2]/C
High Pulse Width  Slow    FDRE/C             n/a            0.500         2.500       2.000      SLICE_X111Y80   HDMI_i/DVI_Transmitter_0/inst/par_to_ser_inst0/data_fall_s_reg[0]/C
High Pulse Width  Fast    FDRE/C             n/a            0.500         2.500       2.000      SLICE_X111Y80   HDMI_i/DVI_Transmitter_0/inst/par_to_ser_inst0/data_fall_s_reg[0]/C
High Pulse Width  Slow    FDRE/C             n/a            0.500         2.500       2.000      SLICE_X111Y80   HDMI_i/DVI_Transmitter_0/inst/par_to_ser_inst0/data_fall_s_reg[1]/C
High Pulse Width  Fast    FDRE/C             n/a            0.500         2.500       2.000      SLICE_X111Y80   HDMI_i/DVI_Transmitter_0/inst/par_to_ser_inst0/data_fall_s_reg[1]/C



---------------------------------------------------------------------------------------------------
From Clock:  clkfbout_HDMI_clk_wiz_0_0
  To Clock:  clkfbout_HDMI_clk_wiz_0_0

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack       17.845ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clkfbout_HDMI_clk_wiz_0_0
Waveform(ns):       { 0.000 10.000 }
Period(ns):         20.000
Sources:            { HDMI_i/clk_wiz_0/inst/plle2_adv_inst/CLKFBOUT }

Check Type  Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period  n/a     BUFG/I              n/a            2.155         20.000      17.845     BUFGCTRL_X0Y18  HDMI_i/clk_wiz_0/inst/clkf_buf/I
Min Period  n/a     PLLE2_ADV/CLKFBOUT  n/a            1.249         20.000      18.751     PLLE2_ADV_X1Y1  HDMI_i/clk_wiz_0/inst/plle2_adv_inst/CLKFBOUT
Min Period  n/a     PLLE2_ADV/CLKFBIN   n/a            1.249         20.000      18.751     PLLE2_ADV_X1Y1  HDMI_i/clk_wiz_0/inst/plle2_adv_inst/CLKFBIN
Max Period  n/a     PLLE2_ADV/CLKFBIN   n/a            52.633        20.000      32.633     PLLE2_ADV_X1Y1  HDMI_i/clk_wiz_0/inst/plle2_adv_inst/CLKFBIN
Max Period  n/a     PLLE2_ADV/CLKFBOUT  n/a            160.000       20.000      140.000    PLLE2_ADV_X1Y1  HDMI_i/clk_wiz_0/inst/plle2_adv_inst/CLKFBOUT



---------------------------------------------------------------------------------------------------
From Clock:  clk_1x_HDMI_clk_wiz_0_0
  To Clock:  clk_5x_HDMI_clk_wiz_0_0

Setup :            0  Failing Endpoints,  Worst Slack        2.191ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.115ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             2.191ns  (required time - arrival time)
  Source:                 HDMI_i/DVI_Transmitter_0/inst/encoder_inst2/data_out_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk_1x_HDMI_clk_wiz_0_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            HDMI_i/DVI_Transmitter_0/inst/par_to_ser_inst2/data_rise_s_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_5x_HDMI_clk_wiz_0_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_5x_HDMI_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_5x_HDMI_clk_wiz_0_0 rise@5.000ns - clk_1x_HDMI_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        2.307ns  (logic 0.670ns (29.044%)  route 1.637ns (70.956%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.349ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.070ns = ( 2.930 - 5.000 ) 
    Source Clock Delay      (SCD):    -2.423ns
    Clock Pessimism Removal (CPR):    -0.702ns
  Clock Uncertainty:      0.228ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.204ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_1x_HDMI_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    M19                                               0.000     0.000 r  clk_in1_0 (IN)
                         net (fo=0)                   0.000     0.000    HDMI_i/clk_wiz_0/inst/clk_in1
    M19                  IBUF (Prop_ibuf_I_O)         1.436     1.436 r  HDMI_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.306     2.742    HDMI_i/clk_wiz_0/inst/clk_in1_HDMI_clk_wiz_0_0
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.929    -6.187 r  HDMI_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.883    -4.304    HDMI_i/clk_wiz_0/inst/clk_1x_HDMI_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.101    -4.203 r  HDMI_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=163, routed)         1.780    -2.423    HDMI_i/DVI_Transmitter_0/inst/encoder_inst2/clk_1x
    SLICE_X104Y85        FDCE                                         r  HDMI_i/DVI_Transmitter_0/inst/encoder_inst2/data_out_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X104Y85        FDCE (Prop_fdce_C_Q)         0.518    -1.905 r  HDMI_i/DVI_Transmitter_0/inst/encoder_inst2/data_out_reg[0]/Q
                         net (fo=1, routed)           1.637    -0.268    HDMI_i/DVI_Transmitter_0/inst/par_to_ser_inst2/data_fall_s_reg[4]_0[0]
    SLICE_X105Y85        LUT3 (Prop_lut3_I0_O)        0.152    -0.116 r  HDMI_i/DVI_Transmitter_0/inst/par_to_ser_inst2/data_rise_s[0]_i_1/O
                         net (fo=1, routed)           0.000    -0.116    HDMI_i/DVI_Transmitter_0/inst/par_to_ser_inst2/data_rise_s[0]_i_1_n_0
    SLICE_X105Y85        FDRE                                         r  HDMI_i/DVI_Transmitter_0/inst/par_to_ser_inst2/data_rise_s_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_5x_HDMI_clk_wiz_0_0 rise edge)
                                                      5.000     5.000 r  
    M19                                               0.000     5.000 r  clk_in1_0 (IN)
                         net (fo=0)                   0.000     5.000    HDMI_i/clk_wiz_0/inst/clk_in1
    M19                  IBUF (Prop_ibuf_I_O)         1.366     6.366 r  HDMI_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181     7.547    HDMI_i/clk_wiz_0/inst/clk_in1_HDMI_clk_wiz_0_0
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -8.032    -0.485 r  HDMI_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.720     1.235    HDMI_i/clk_wiz_0/inst/clk_5x_HDMI_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     1.326 r  HDMI_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=54, routed)          1.604     2.930    HDMI_i/DVI_Transmitter_0/inst/par_to_ser_inst2/clk_5x
    SLICE_X105Y85        FDRE                                         r  HDMI_i/DVI_Transmitter_0/inst/par_to_ser_inst2/data_rise_s_reg[0]/C
                         clock pessimism             -0.702     2.228    
                         clock uncertainty           -0.228     2.000    
    SLICE_X105Y85        FDRE (Setup_fdre_C_D)        0.075     2.075    HDMI_i/DVI_Transmitter_0/inst/par_to_ser_inst2/data_rise_s_reg[0]
  -------------------------------------------------------------------
                         required time                          2.075    
                         arrival time                           0.116    
  -------------------------------------------------------------------
                         slack                                  2.191    

Slack (MET) :             2.252ns  (required time - arrival time)
  Source:                 HDMI_i/DVI_Transmitter_0/inst/encoder_inst1/data_out_reg[7]/C
                            (rising edge-triggered cell FDCE clocked by clk_1x_HDMI_clk_wiz_0_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            HDMI_i/DVI_Transmitter_0/inst/par_to_ser_inst1/data_fall_s_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_5x_HDMI_clk_wiz_0_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_5x_HDMI_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_5x_HDMI_clk_wiz_0_0 rise@5.000ns - clk_1x_HDMI_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        2.242ns  (logic 0.608ns (27.118%)  route 1.634ns (72.882%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.353ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.994ns = ( 3.006 - 5.000 ) 
    Source Clock Delay      (SCD):    -2.343ns
    Clock Pessimism Removal (CPR):    -0.702ns
  Clock Uncertainty:      0.228ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.204ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_1x_HDMI_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    M19                                               0.000     0.000 r  clk_in1_0 (IN)
                         net (fo=0)                   0.000     0.000    HDMI_i/clk_wiz_0/inst/clk_in1
    M19                  IBUF (Prop_ibuf_I_O)         1.436     1.436 r  HDMI_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.306     2.742    HDMI_i/clk_wiz_0/inst/clk_in1_HDMI_clk_wiz_0_0
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.929    -6.187 r  HDMI_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.883    -4.304    HDMI_i/clk_wiz_0/inst/clk_1x_HDMI_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.101    -4.203 r  HDMI_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=163, routed)         1.860    -2.343    HDMI_i/DVI_Transmitter_0/inst/encoder_inst1/clk_1x
    SLICE_X110Y85        FDCE                                         r  HDMI_i/DVI_Transmitter_0/inst/encoder_inst1/data_out_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X110Y85        FDCE (Prop_fdce_C_Q)         0.456    -1.887 r  HDMI_i/DVI_Transmitter_0/inst/encoder_inst1/data_out_reg[7]/Q
                         net (fo=1, routed)           1.634    -0.253    HDMI_i/DVI_Transmitter_0/inst/par_to_ser_inst1/data_fall_s_reg[4]_0[7]
    SLICE_X111Y84        LUT3 (Prop_lut3_I0_O)        0.152    -0.101 r  HDMI_i/DVI_Transmitter_0/inst/par_to_ser_inst1/data_fall_s[3]_i_1/O
                         net (fo=1, routed)           0.000    -0.101    HDMI_i/DVI_Transmitter_0/inst/par_to_ser_inst1/data_fall_s[3]_i_1_n_0
    SLICE_X111Y84        FDRE                                         r  HDMI_i/DVI_Transmitter_0/inst/par_to_ser_inst1/data_fall_s_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_5x_HDMI_clk_wiz_0_0 rise edge)
                                                      5.000     5.000 r  
    M19                                               0.000     5.000 r  clk_in1_0 (IN)
                         net (fo=0)                   0.000     5.000    HDMI_i/clk_wiz_0/inst/clk_in1
    M19                  IBUF (Prop_ibuf_I_O)         1.366     6.366 r  HDMI_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181     7.547    HDMI_i/clk_wiz_0/inst/clk_in1_HDMI_clk_wiz_0_0
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -8.032    -0.485 r  HDMI_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.720     1.235    HDMI_i/clk_wiz_0/inst/clk_5x_HDMI_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     1.326 r  HDMI_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=54, routed)          1.680     3.006    HDMI_i/DVI_Transmitter_0/inst/par_to_ser_inst1/clk_5x
    SLICE_X111Y84        FDRE                                         r  HDMI_i/DVI_Transmitter_0/inst/par_to_ser_inst1/data_fall_s_reg[3]/C
                         clock pessimism             -0.702     2.304    
                         clock uncertainty           -0.228     2.076    
    SLICE_X111Y84        FDRE (Setup_fdre_C_D)        0.075     2.151    HDMI_i/DVI_Transmitter_0/inst/par_to_ser_inst1/data_fall_s_reg[3]
  -------------------------------------------------------------------
                         required time                          2.151    
                         arrival time                           0.101    
  -------------------------------------------------------------------
                         slack                                  2.252    

Slack (MET) :             2.280ns  (required time - arrival time)
  Source:                 HDMI_i/DVI_Transmitter_0/inst/encoder_inst2/data_out_reg[5]/C
                            (rising edge-triggered cell FDCE clocked by clk_1x_HDMI_clk_wiz_0_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            HDMI_i/DVI_Transmitter_0/inst/par_to_ser_inst2/data_fall_s_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_5x_HDMI_clk_wiz_0_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_5x_HDMI_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_5x_HDMI_clk_wiz_0_0 rise@5.000ns - clk_1x_HDMI_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        2.223ns  (logic 0.642ns (28.878%)  route 1.581ns (71.122%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.350ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.071ns = ( 2.929 - 5.000 ) 
    Source Clock Delay      (SCD):    -2.423ns
    Clock Pessimism Removal (CPR):    -0.702ns
  Clock Uncertainty:      0.228ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.204ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_1x_HDMI_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    M19                                               0.000     0.000 r  clk_in1_0 (IN)
                         net (fo=0)                   0.000     0.000    HDMI_i/clk_wiz_0/inst/clk_in1
    M19                  IBUF (Prop_ibuf_I_O)         1.436     1.436 r  HDMI_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.306     2.742    HDMI_i/clk_wiz_0/inst/clk_in1_HDMI_clk_wiz_0_0
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.929    -6.187 r  HDMI_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.883    -4.304    HDMI_i/clk_wiz_0/inst/clk_1x_HDMI_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.101    -4.203 r  HDMI_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=163, routed)         1.780    -2.423    HDMI_i/DVI_Transmitter_0/inst/encoder_inst2/clk_1x
    SLICE_X104Y86        FDCE                                         r  HDMI_i/DVI_Transmitter_0/inst/encoder_inst2/data_out_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X104Y86        FDCE (Prop_fdce_C_Q)         0.518    -1.905 r  HDMI_i/DVI_Transmitter_0/inst/encoder_inst2/data_out_reg[5]/Q
                         net (fo=1, routed)           1.581    -0.323    HDMI_i/DVI_Transmitter_0/inst/par_to_ser_inst2/data_fall_s_reg[4]_0[5]
    SLICE_X104Y84        LUT3 (Prop_lut3_I0_O)        0.124    -0.199 r  HDMI_i/DVI_Transmitter_0/inst/par_to_ser_inst2/data_fall_s[2]_i_1/O
                         net (fo=1, routed)           0.000    -0.199    HDMI_i/DVI_Transmitter_0/inst/par_to_ser_inst2/data_fall_s[2]_i_1_n_0
    SLICE_X104Y84        FDRE                                         r  HDMI_i/DVI_Transmitter_0/inst/par_to_ser_inst2/data_fall_s_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_5x_HDMI_clk_wiz_0_0 rise edge)
                                                      5.000     5.000 r  
    M19                                               0.000     5.000 r  clk_in1_0 (IN)
                         net (fo=0)                   0.000     5.000    HDMI_i/clk_wiz_0/inst/clk_in1
    M19                  IBUF (Prop_ibuf_I_O)         1.366     6.366 r  HDMI_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181     7.547    HDMI_i/clk_wiz_0/inst/clk_in1_HDMI_clk_wiz_0_0
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -8.032    -0.485 r  HDMI_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.720     1.235    HDMI_i/clk_wiz_0/inst/clk_5x_HDMI_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     1.326 r  HDMI_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=54, routed)          1.603     2.929    HDMI_i/DVI_Transmitter_0/inst/par_to_ser_inst2/clk_5x
    SLICE_X104Y84        FDRE                                         r  HDMI_i/DVI_Transmitter_0/inst/par_to_ser_inst2/data_fall_s_reg[2]/C
                         clock pessimism             -0.702     2.227    
                         clock uncertainty           -0.228     1.999    
    SLICE_X104Y84        FDRE (Setup_fdre_C_D)        0.081     2.080    HDMI_i/DVI_Transmitter_0/inst/par_to_ser_inst2/data_fall_s_reg[2]
  -------------------------------------------------------------------
                         required time                          2.080    
                         arrival time                           0.199    
  -------------------------------------------------------------------
                         slack                                  2.280    

Slack (MET) :             2.349ns  (required time - arrival time)
  Source:                 HDMI_i/DVI_Transmitter_0/inst/encoder_inst2/data_out_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by clk_1x_HDMI_clk_wiz_0_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            HDMI_i/DVI_Transmitter_0/inst/par_to_ser_inst2/data_rise_s_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_5x_HDMI_clk_wiz_0_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_5x_HDMI_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_5x_HDMI_clk_wiz_0_0 rise@5.000ns - clk_1x_HDMI_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        2.105ns  (logic 0.642ns (30.498%)  route 1.463ns (69.502%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.349ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.070ns = ( 2.930 - 5.000 ) 
    Source Clock Delay      (SCD):    -2.423ns
    Clock Pessimism Removal (CPR):    -0.702ns
  Clock Uncertainty:      0.228ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.204ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_1x_HDMI_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    M19                                               0.000     0.000 r  clk_in1_0 (IN)
                         net (fo=0)                   0.000     0.000    HDMI_i/clk_wiz_0/inst/clk_in1
    M19                  IBUF (Prop_ibuf_I_O)         1.436     1.436 r  HDMI_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.306     2.742    HDMI_i/clk_wiz_0/inst/clk_in1_HDMI_clk_wiz_0_0
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.929    -6.187 r  HDMI_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.883    -4.304    HDMI_i/clk_wiz_0/inst/clk_1x_HDMI_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.101    -4.203 r  HDMI_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=163, routed)         1.780    -2.423    HDMI_i/DVI_Transmitter_0/inst/encoder_inst2/clk_1x
    SLICE_X104Y86        FDCE                                         r  HDMI_i/DVI_Transmitter_0/inst/encoder_inst2/data_out_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X104Y86        FDCE (Prop_fdce_C_Q)         0.518    -1.905 r  HDMI_i/DVI_Transmitter_0/inst/encoder_inst2/data_out_reg[2]/Q
                         net (fo=1, routed)           1.463    -0.442    HDMI_i/DVI_Transmitter_0/inst/par_to_ser_inst2/data_fall_s_reg[4]_0[2]
    SLICE_X105Y85        LUT3 (Prop_lut3_I0_O)        0.124    -0.318 r  HDMI_i/DVI_Transmitter_0/inst/par_to_ser_inst2/data_rise_s[1]_i_1/O
                         net (fo=1, routed)           0.000    -0.318    HDMI_i/DVI_Transmitter_0/inst/par_to_ser_inst2/data_rise_s[1]_i_1_n_0
    SLICE_X105Y85        FDRE                                         r  HDMI_i/DVI_Transmitter_0/inst/par_to_ser_inst2/data_rise_s_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_5x_HDMI_clk_wiz_0_0 rise edge)
                                                      5.000     5.000 r  
    M19                                               0.000     5.000 r  clk_in1_0 (IN)
                         net (fo=0)                   0.000     5.000    HDMI_i/clk_wiz_0/inst/clk_in1
    M19                  IBUF (Prop_ibuf_I_O)         1.366     6.366 r  HDMI_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181     7.547    HDMI_i/clk_wiz_0/inst/clk_in1_HDMI_clk_wiz_0_0
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -8.032    -0.485 r  HDMI_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.720     1.235    HDMI_i/clk_wiz_0/inst/clk_5x_HDMI_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     1.326 r  HDMI_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=54, routed)          1.604     2.930    HDMI_i/DVI_Transmitter_0/inst/par_to_ser_inst2/clk_5x
    SLICE_X105Y85        FDRE                                         r  HDMI_i/DVI_Transmitter_0/inst/par_to_ser_inst2/data_rise_s_reg[1]/C
                         clock pessimism             -0.702     2.228    
                         clock uncertainty           -0.228     2.000    
    SLICE_X105Y85        FDRE (Setup_fdre_C_D)        0.031     2.031    HDMI_i/DVI_Transmitter_0/inst/par_to_ser_inst2/data_rise_s_reg[1]
  -------------------------------------------------------------------
                         required time                          2.031    
                         arrival time                           0.318    
  -------------------------------------------------------------------
                         slack                                  2.349    

Slack (MET) :             2.354ns  (required time - arrival time)
  Source:                 HDMI_i/DVI_Transmitter_0/inst/encoder_inst2/data_out_reg[8]/C
                            (rising edge-triggered cell FDCE clocked by clk_1x_HDMI_clk_wiz_0_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            HDMI_i/DVI_Transmitter_0/inst/par_to_ser_inst2/data_rise_s_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clk_5x_HDMI_clk_wiz_0_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_5x_HDMI_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_5x_HDMI_clk_wiz_0_0 rise@5.000ns - clk_1x_HDMI_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        2.070ns  (logic 0.766ns (37.003%)  route 1.304ns (62.997%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.423ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.070ns = ( 2.930 - 5.000 ) 
    Source Clock Delay      (SCD):    -2.349ns
    Clock Pessimism Removal (CPR):    -0.702ns
  Clock Uncertainty:      0.228ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.204ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_1x_HDMI_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    M19                                               0.000     0.000 r  clk_in1_0 (IN)
                         net (fo=0)                   0.000     0.000    HDMI_i/clk_wiz_0/inst/clk_in1
    M19                  IBUF (Prop_ibuf_I_O)         1.436     1.436 r  HDMI_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.306     2.742    HDMI_i/clk_wiz_0/inst/clk_in1_HDMI_clk_wiz_0_0
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.929    -6.187 r  HDMI_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.883    -4.304    HDMI_i/clk_wiz_0/inst/clk_1x_HDMI_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.101    -4.203 r  HDMI_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=163, routed)         1.854    -2.349    HDMI_i/DVI_Transmitter_0/inst/encoder_inst2/clk_1x
    SLICE_X108Y82        FDCE                                         r  HDMI_i/DVI_Transmitter_0/inst/encoder_inst2/data_out_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X108Y82        FDCE (Prop_fdce_C_Q)         0.478    -1.871 r  HDMI_i/DVI_Transmitter_0/inst/encoder_inst2/data_out_reg[8]/Q
                         net (fo=1, routed)           1.304    -0.566    HDMI_i/DVI_Transmitter_0/inst/par_to_ser_inst2/data_fall_s_reg[4]_0[8]
    SLICE_X105Y85        LUT2 (Prop_lut2_I1_O)        0.288    -0.278 r  HDMI_i/DVI_Transmitter_0/inst/par_to_ser_inst2/data_rise_s[4]_i_1/O
                         net (fo=1, routed)           0.000    -0.278    HDMI_i/DVI_Transmitter_0/inst/par_to_ser_inst2/data_rise_s[4]_i_1_n_0
    SLICE_X105Y85        FDRE                                         r  HDMI_i/DVI_Transmitter_0/inst/par_to_ser_inst2/data_rise_s_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_5x_HDMI_clk_wiz_0_0 rise edge)
                                                      5.000     5.000 r  
    M19                                               0.000     5.000 r  clk_in1_0 (IN)
                         net (fo=0)                   0.000     5.000    HDMI_i/clk_wiz_0/inst/clk_in1
    M19                  IBUF (Prop_ibuf_I_O)         1.366     6.366 r  HDMI_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181     7.547    HDMI_i/clk_wiz_0/inst/clk_in1_HDMI_clk_wiz_0_0
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -8.032    -0.485 r  HDMI_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.720     1.235    HDMI_i/clk_wiz_0/inst/clk_5x_HDMI_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     1.326 r  HDMI_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=54, routed)          1.604     2.930    HDMI_i/DVI_Transmitter_0/inst/par_to_ser_inst2/clk_5x
    SLICE_X105Y85        FDRE                                         r  HDMI_i/DVI_Transmitter_0/inst/par_to_ser_inst2/data_rise_s_reg[4]/C
                         clock pessimism             -0.702     2.228    
                         clock uncertainty           -0.228     2.000    
    SLICE_X105Y85        FDRE (Setup_fdre_C_D)        0.075     2.075    HDMI_i/DVI_Transmitter_0/inst/par_to_ser_inst2/data_rise_s_reg[4]
  -------------------------------------------------------------------
                         required time                          2.075    
                         arrival time                           0.278    
  -------------------------------------------------------------------
                         slack                                  2.354    

Slack (MET) :             2.372ns  (required time - arrival time)
  Source:                 HDMI_i/DVI_Transmitter_0/inst/encoder_inst1/data_out_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk_1x_HDMI_clk_wiz_0_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            HDMI_i/DVI_Transmitter_0/inst/par_to_ser_inst1/data_fall_s_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_5x_HDMI_clk_wiz_0_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_5x_HDMI_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_5x_HDMI_clk_wiz_0_0 rise@5.000ns - clk_1x_HDMI_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        2.078ns  (logic 0.580ns (27.910%)  route 1.498ns (72.090%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.351ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.994ns = ( 3.006 - 5.000 ) 
    Source Clock Delay      (SCD):    -2.345ns
    Clock Pessimism Removal (CPR):    -0.702ns
  Clock Uncertainty:      0.228ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.204ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_1x_HDMI_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    M19                                               0.000     0.000 r  clk_in1_0 (IN)
                         net (fo=0)                   0.000     0.000    HDMI_i/clk_wiz_0/inst/clk_in1
    M19                  IBUF (Prop_ibuf_I_O)         1.436     1.436 r  HDMI_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.306     2.742    HDMI_i/clk_wiz_0/inst/clk_in1_HDMI_clk_wiz_0_0
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.929    -6.187 r  HDMI_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.883    -4.304    HDMI_i/clk_wiz_0/inst/clk_1x_HDMI_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.101    -4.203 r  HDMI_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=163, routed)         1.858    -2.345    HDMI_i/DVI_Transmitter_0/inst/encoder_inst1/clk_1x
    SLICE_X110Y84        FDCE                                         r  HDMI_i/DVI_Transmitter_0/inst/encoder_inst1/data_out_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X110Y84        FDCE (Prop_fdce_C_Q)         0.456    -1.889 r  HDMI_i/DVI_Transmitter_0/inst/encoder_inst1/data_out_reg[1]/Q
                         net (fo=1, routed)           1.498    -0.390    HDMI_i/DVI_Transmitter_0/inst/par_to_ser_inst1/data_fall_s_reg[4]_0[1]
    SLICE_X111Y84        LUT3 (Prop_lut3_I0_O)        0.124    -0.266 r  HDMI_i/DVI_Transmitter_0/inst/par_to_ser_inst1/data_fall_s[0]_i_1/O
                         net (fo=1, routed)           0.000    -0.266    HDMI_i/DVI_Transmitter_0/inst/par_to_ser_inst1/data_fall_s[0]_i_1_n_0
    SLICE_X111Y84        FDRE                                         r  HDMI_i/DVI_Transmitter_0/inst/par_to_ser_inst1/data_fall_s_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_5x_HDMI_clk_wiz_0_0 rise edge)
                                                      5.000     5.000 r  
    M19                                               0.000     5.000 r  clk_in1_0 (IN)
                         net (fo=0)                   0.000     5.000    HDMI_i/clk_wiz_0/inst/clk_in1
    M19                  IBUF (Prop_ibuf_I_O)         1.366     6.366 r  HDMI_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181     7.547    HDMI_i/clk_wiz_0/inst/clk_in1_HDMI_clk_wiz_0_0
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -8.032    -0.485 r  HDMI_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.720     1.235    HDMI_i/clk_wiz_0/inst/clk_5x_HDMI_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     1.326 r  HDMI_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=54, routed)          1.680     3.006    HDMI_i/DVI_Transmitter_0/inst/par_to_ser_inst1/clk_5x
    SLICE_X111Y84        FDRE                                         r  HDMI_i/DVI_Transmitter_0/inst/par_to_ser_inst1/data_fall_s_reg[0]/C
                         clock pessimism             -0.702     2.304    
                         clock uncertainty           -0.228     2.076    
    SLICE_X111Y84        FDRE (Setup_fdre_C_D)        0.029     2.105    HDMI_i/DVI_Transmitter_0/inst/par_to_ser_inst1/data_fall_s_reg[0]
  -------------------------------------------------------------------
                         required time                          2.105    
                         arrival time                           0.266    
  -------------------------------------------------------------------
                         slack                                  2.372    

Slack (MET) :             2.398ns  (required time - arrival time)
  Source:                 HDMI_i/DVI_Transmitter_0/inst/encoder_inst2/data_out_reg[9]/C
                            (rising edge-triggered cell FDCE clocked by clk_1x_HDMI_clk_wiz_0_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            HDMI_i/DVI_Transmitter_0/inst/par_to_ser_inst2/data_fall_s_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clk_5x_HDMI_clk_wiz_0_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_5x_HDMI_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_5x_HDMI_clk_wiz_0_0 rise@5.000ns - clk_1x_HDMI_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        2.105ns  (logic 0.580ns (27.555%)  route 1.525ns (72.445%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.348ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.071ns = ( 2.929 - 5.000 ) 
    Source Clock Delay      (SCD):    -2.425ns
    Clock Pessimism Removal (CPR):    -0.702ns
  Clock Uncertainty:      0.228ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.204ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_1x_HDMI_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    M19                                               0.000     0.000 r  clk_in1_0 (IN)
                         net (fo=0)                   0.000     0.000    HDMI_i/clk_wiz_0/inst/clk_in1
    M19                  IBUF (Prop_ibuf_I_O)         1.436     1.436 r  HDMI_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.306     2.742    HDMI_i/clk_wiz_0/inst/clk_in1_HDMI_clk_wiz_0_0
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.929    -6.187 r  HDMI_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.883    -4.304    HDMI_i/clk_wiz_0/inst/clk_1x_HDMI_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.101    -4.203 r  HDMI_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=163, routed)         1.778    -2.425    HDMI_i/DVI_Transmitter_0/inst/encoder_inst2/clk_1x
    SLICE_X103Y84        FDCE                                         r  HDMI_i/DVI_Transmitter_0/inst/encoder_inst2/data_out_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X103Y84        FDCE (Prop_fdce_C_Q)         0.456    -1.969 r  HDMI_i/DVI_Transmitter_0/inst/encoder_inst2/data_out_reg[9]/Q
                         net (fo=1, routed)           1.525    -0.444    HDMI_i/DVI_Transmitter_0/inst/par_to_ser_inst2/data_fall_s_reg[4]_0[9]
    SLICE_X104Y84        LUT2 (Prop_lut2_I1_O)        0.124    -0.320 r  HDMI_i/DVI_Transmitter_0/inst/par_to_ser_inst2/data_fall_s[4]_i_1/O
                         net (fo=1, routed)           0.000    -0.320    HDMI_i/DVI_Transmitter_0/inst/par_to_ser_inst2/data_fall_s[4]_i_1_n_0
    SLICE_X104Y84        FDRE                                         r  HDMI_i/DVI_Transmitter_0/inst/par_to_ser_inst2/data_fall_s_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_5x_HDMI_clk_wiz_0_0 rise edge)
                                                      5.000     5.000 r  
    M19                                               0.000     5.000 r  clk_in1_0 (IN)
                         net (fo=0)                   0.000     5.000    HDMI_i/clk_wiz_0/inst/clk_in1
    M19                  IBUF (Prop_ibuf_I_O)         1.366     6.366 r  HDMI_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181     7.547    HDMI_i/clk_wiz_0/inst/clk_in1_HDMI_clk_wiz_0_0
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -8.032    -0.485 r  HDMI_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.720     1.235    HDMI_i/clk_wiz_0/inst/clk_5x_HDMI_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     1.326 r  HDMI_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=54, routed)          1.603     2.929    HDMI_i/DVI_Transmitter_0/inst/par_to_ser_inst2/clk_5x
    SLICE_X104Y84        FDRE                                         r  HDMI_i/DVI_Transmitter_0/inst/par_to_ser_inst2/data_fall_s_reg[4]/C
                         clock pessimism             -0.702     2.227    
                         clock uncertainty           -0.228     1.999    
    SLICE_X104Y84        FDRE (Setup_fdre_C_D)        0.079     2.078    HDMI_i/DVI_Transmitter_0/inst/par_to_ser_inst2/data_fall_s_reg[4]
  -------------------------------------------------------------------
                         required time                          2.078    
                         arrival time                           0.320    
  -------------------------------------------------------------------
                         slack                                  2.398    

Slack (MET) :             2.415ns  (required time - arrival time)
  Source:                 HDMI_i/DVI_Transmitter_0/inst/encoder_inst1/data_out_reg[6]/C
                            (rising edge-triggered cell FDCE clocked by clk_1x_HDMI_clk_wiz_0_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            HDMI_i/DVI_Transmitter_0/inst/par_to_ser_inst1/data_rise_s_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_5x_HDMI_clk_wiz_0_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_5x_HDMI_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_5x_HDMI_clk_wiz_0_0 rise@5.000ns - clk_1x_HDMI_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        2.040ns  (logic 0.580ns (28.430%)  route 1.460ns (71.570%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.349ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.995ns = ( 3.005 - 5.000 ) 
    Source Clock Delay      (SCD):    -2.348ns
    Clock Pessimism Removal (CPR):    -0.702ns
  Clock Uncertainty:      0.228ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.204ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_1x_HDMI_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    M19                                               0.000     0.000 r  clk_in1_0 (IN)
                         net (fo=0)                   0.000     0.000    HDMI_i/clk_wiz_0/inst/clk_in1
    M19                  IBUF (Prop_ibuf_I_O)         1.436     1.436 r  HDMI_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.306     2.742    HDMI_i/clk_wiz_0/inst/clk_in1_HDMI_clk_wiz_0_0
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.929    -6.187 r  HDMI_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.883    -4.304    HDMI_i/clk_wiz_0/inst/clk_1x_HDMI_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.101    -4.203 r  HDMI_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=163, routed)         1.855    -2.348    HDMI_i/DVI_Transmitter_0/inst/encoder_inst1/clk_1x
    SLICE_X109Y83        FDCE                                         r  HDMI_i/DVI_Transmitter_0/inst/encoder_inst1/data_out_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X109Y83        FDCE (Prop_fdce_C_Q)         0.456    -1.892 r  HDMI_i/DVI_Transmitter_0/inst/encoder_inst1/data_out_reg[6]/Q
                         net (fo=1, routed)           1.460    -0.432    HDMI_i/DVI_Transmitter_0/inst/par_to_ser_inst1/data_fall_s_reg[4]_0[6]
    SLICE_X111Y83        LUT3 (Prop_lut3_I0_O)        0.124    -0.308 r  HDMI_i/DVI_Transmitter_0/inst/par_to_ser_inst1/data_rise_s[3]_i_1/O
                         net (fo=1, routed)           0.000    -0.308    HDMI_i/DVI_Transmitter_0/inst/par_to_ser_inst1/data_rise_s[3]_i_1_n_0
    SLICE_X111Y83        FDRE                                         r  HDMI_i/DVI_Transmitter_0/inst/par_to_ser_inst1/data_rise_s_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_5x_HDMI_clk_wiz_0_0 rise edge)
                                                      5.000     5.000 r  
    M19                                               0.000     5.000 r  clk_in1_0 (IN)
                         net (fo=0)                   0.000     5.000    HDMI_i/clk_wiz_0/inst/clk_in1
    M19                  IBUF (Prop_ibuf_I_O)         1.366     6.366 r  HDMI_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181     7.547    HDMI_i/clk_wiz_0/inst/clk_in1_HDMI_clk_wiz_0_0
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -8.032    -0.485 r  HDMI_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.720     1.235    HDMI_i/clk_wiz_0/inst/clk_5x_HDMI_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     1.326 r  HDMI_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=54, routed)          1.679     3.005    HDMI_i/DVI_Transmitter_0/inst/par_to_ser_inst1/clk_5x
    SLICE_X111Y83        FDRE                                         r  HDMI_i/DVI_Transmitter_0/inst/par_to_ser_inst1/data_rise_s_reg[3]/C
                         clock pessimism             -0.702     2.303    
                         clock uncertainty           -0.228     2.075    
    SLICE_X111Y83        FDRE (Setup_fdre_C_D)        0.032     2.107    HDMI_i/DVI_Transmitter_0/inst/par_to_ser_inst1/data_rise_s_reg[3]
  -------------------------------------------------------------------
                         required time                          2.107    
                         arrival time                           0.308    
  -------------------------------------------------------------------
                         slack                                  2.415    

Slack (MET) :             2.422ns  (required time - arrival time)
  Source:                 HDMI_i/DVI_Transmitter_0/inst/encoder_inst0/data_out_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by clk_1x_HDMI_clk_wiz_0_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            HDMI_i/DVI_Transmitter_0/inst/par_to_ser_inst0/data_rise_s_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_5x_HDMI_clk_wiz_0_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_5x_HDMI_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_5x_HDMI_clk_wiz_0_0 rise@5.000ns - clk_1x_HDMI_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        2.074ns  (logic 0.638ns (30.766%)  route 1.436ns (69.234%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.351ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.002ns = ( 2.998 - 5.000 ) 
    Source Clock Delay      (SCD):    -2.353ns
    Clock Pessimism Removal (CPR):    -0.702ns
  Clock Uncertainty:      0.228ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.204ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_1x_HDMI_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    M19                                               0.000     0.000 r  clk_in1_0 (IN)
                         net (fo=0)                   0.000     0.000    HDMI_i/clk_wiz_0/inst/clk_in1
    M19                  IBUF (Prop_ibuf_I_O)         1.436     1.436 r  HDMI_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.306     2.742    HDMI_i/clk_wiz_0/inst/clk_in1_HDMI_clk_wiz_0_0
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.929    -6.187 r  HDMI_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.883    -4.304    HDMI_i/clk_wiz_0/inst/clk_1x_HDMI_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.101    -4.203 r  HDMI_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=163, routed)         1.850    -2.353    HDMI_i/DVI_Transmitter_0/inst/encoder_inst0/clk_1x
    SLICE_X108Y79        FDCE                                         r  HDMI_i/DVI_Transmitter_0/inst/encoder_inst0/data_out_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X108Y79        FDCE (Prop_fdce_C_Q)         0.518    -1.835 r  HDMI_i/DVI_Transmitter_0/inst/encoder_inst0/data_out_reg[4]/Q
                         net (fo=1, routed)           1.436    -0.399    HDMI_i/DVI_Transmitter_0/inst/par_to_ser_inst0/data_fall_s_reg[4]_0[4]
    SLICE_X109Y79        LUT3 (Prop_lut3_I0_O)        0.120    -0.279 r  HDMI_i/DVI_Transmitter_0/inst/par_to_ser_inst0/data_rise_s[2]_i_1/O
                         net (fo=1, routed)           0.000    -0.279    HDMI_i/DVI_Transmitter_0/inst/par_to_ser_inst0/data_rise_s[2]_i_1_n_0
    SLICE_X109Y79        FDRE                                         r  HDMI_i/DVI_Transmitter_0/inst/par_to_ser_inst0/data_rise_s_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_5x_HDMI_clk_wiz_0_0 rise edge)
                                                      5.000     5.000 r  
    M19                                               0.000     5.000 r  clk_in1_0 (IN)
                         net (fo=0)                   0.000     5.000    HDMI_i/clk_wiz_0/inst/clk_in1
    M19                  IBUF (Prop_ibuf_I_O)         1.366     6.366 r  HDMI_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181     7.547    HDMI_i/clk_wiz_0/inst/clk_in1_HDMI_clk_wiz_0_0
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -8.032    -0.485 r  HDMI_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.720     1.235    HDMI_i/clk_wiz_0/inst/clk_5x_HDMI_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     1.326 r  HDMI_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=54, routed)          1.672     2.998    HDMI_i/DVI_Transmitter_0/inst/par_to_ser_inst0/clk_5x
    SLICE_X109Y79        FDRE                                         r  HDMI_i/DVI_Transmitter_0/inst/par_to_ser_inst0/data_rise_s_reg[2]/C
                         clock pessimism             -0.702     2.296    
                         clock uncertainty           -0.228     2.068    
    SLICE_X109Y79        FDRE (Setup_fdre_C_D)        0.075     2.143    HDMI_i/DVI_Transmitter_0/inst/par_to_ser_inst0/data_rise_s_reg[2]
  -------------------------------------------------------------------
                         required time                          2.143    
                         arrival time                           0.279    
  -------------------------------------------------------------------
                         slack                                  2.422    

Slack (MET) :             2.440ns  (required time - arrival time)
  Source:                 HDMI_i/DVI_Transmitter_0/inst/encoder_inst0/data_out_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by clk_1x_HDMI_clk_wiz_0_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            HDMI_i/DVI_Transmitter_0/inst/par_to_ser_inst0/data_fall_s_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_5x_HDMI_clk_wiz_0_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_5x_HDMI_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_5x_HDMI_clk_wiz_0_0 rise@5.000ns - clk_1x_HDMI_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        2.057ns  (logic 0.606ns (29.455%)  route 1.451ns (70.545%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.349ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.999ns = ( 3.001 - 5.000 ) 
    Source Clock Delay      (SCD):    -2.352ns
    Clock Pessimism Removal (CPR):    -0.702ns
  Clock Uncertainty:      0.228ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.204ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_1x_HDMI_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    M19                                               0.000     0.000 r  clk_in1_0 (IN)
                         net (fo=0)                   0.000     0.000    HDMI_i/clk_wiz_0/inst/clk_in1
    M19                  IBUF (Prop_ibuf_I_O)         1.436     1.436 r  HDMI_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.306     2.742    HDMI_i/clk_wiz_0/inst/clk_in1_HDMI_clk_wiz_0_0
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.929    -6.187 r  HDMI_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.883    -4.304    HDMI_i/clk_wiz_0/inst/clk_1x_HDMI_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.101    -4.203 r  HDMI_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=163, routed)         1.851    -2.352    HDMI_i/DVI_Transmitter_0/inst/encoder_inst0/clk_1x
    SLICE_X109Y80        FDCE                                         r  HDMI_i/DVI_Transmitter_0/inst/encoder_inst0/data_out_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X109Y80        FDCE (Prop_fdce_C_Q)         0.456    -1.896 r  HDMI_i/DVI_Transmitter_0/inst/encoder_inst0/data_out_reg[3]/Q
                         net (fo=1, routed)           1.451    -0.444    HDMI_i/DVI_Transmitter_0/inst/par_to_ser_inst0/data_fall_s_reg[4]_0[3]
    SLICE_X111Y80        LUT3 (Prop_lut3_I0_O)        0.150    -0.294 r  HDMI_i/DVI_Transmitter_0/inst/par_to_ser_inst0/data_fall_s[1]_i_1/O
                         net (fo=1, routed)           0.000    -0.294    HDMI_i/DVI_Transmitter_0/inst/par_to_ser_inst0/data_fall_s[1]_i_1_n_0
    SLICE_X111Y80        FDRE                                         r  HDMI_i/DVI_Transmitter_0/inst/par_to_ser_inst0/data_fall_s_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_5x_HDMI_clk_wiz_0_0 rise edge)
                                                      5.000     5.000 r  
    M19                                               0.000     5.000 r  clk_in1_0 (IN)
                         net (fo=0)                   0.000     5.000    HDMI_i/clk_wiz_0/inst/clk_in1
    M19                  IBUF (Prop_ibuf_I_O)         1.366     6.366 r  HDMI_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181     7.547    HDMI_i/clk_wiz_0/inst/clk_in1_HDMI_clk_wiz_0_0
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -8.032    -0.485 r  HDMI_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.720     1.235    HDMI_i/clk_wiz_0/inst/clk_5x_HDMI_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     1.326 r  HDMI_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=54, routed)          1.675     3.001    HDMI_i/DVI_Transmitter_0/inst/par_to_ser_inst0/clk_5x
    SLICE_X111Y80        FDRE                                         r  HDMI_i/DVI_Transmitter_0/inst/par_to_ser_inst0/data_fall_s_reg[1]/C
                         clock pessimism             -0.702     2.299    
                         clock uncertainty           -0.228     2.071    
    SLICE_X111Y80        FDRE (Setup_fdre_C_D)        0.075     2.146    HDMI_i/DVI_Transmitter_0/inst/par_to_ser_inst0/data_fall_s_reg[1]
  -------------------------------------------------------------------
                         required time                          2.146    
                         arrival time                           0.294    
  -------------------------------------------------------------------
                         slack                                  2.440    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.115ns  (arrival time - required time)
  Source:                 HDMI_i/DVI_Transmitter_0/inst/encoder_inst0/data_out_reg[5]/C
                            (rising edge-triggered cell FDCE clocked by clk_1x_HDMI_clk_wiz_0_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            HDMI_i/DVI_Transmitter_0/inst/par_to_ser_inst0/data_fall_s_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_5x_HDMI_clk_wiz_0_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_5x_HDMI_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_5x_HDMI_clk_wiz_0_0 rise@0.000ns - clk_1x_HDMI_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.757ns  (logic 0.186ns (24.576%)  route 0.571ns (75.424%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.321ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.335ns
    Source Clock Delay      (SCD):    -0.564ns
    Clock Pessimism Removal (CPR):    -0.092ns
  Clock Uncertainty:      0.228ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.204ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_1x_HDMI_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    M19                                               0.000     0.000 r  clk_in1_0 (IN)
                         net (fo=0)                   0.000     0.000    HDMI_i/clk_wiz_0/inst/clk_in1
    M19                  IBUF (Prop_ibuf_I_O)         0.205     0.205 r  HDMI_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.645    HDMI_i/clk_wiz_0/inst/clk_in1_HDMI_clk_wiz_0_0
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.407    -1.762 r  HDMI_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.218    HDMI_i/clk_wiz_0/inst/clk_1x_HDMI_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.192 r  HDMI_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=163, routed)         0.628    -0.564    HDMI_i/DVI_Transmitter_0/inst/encoder_inst0/clk_1x
    SLICE_X109Y81        FDCE                                         r  HDMI_i/DVI_Transmitter_0/inst/encoder_inst0/data_out_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X109Y81        FDCE (Prop_fdce_C_Q)         0.141    -0.423 r  HDMI_i/DVI_Transmitter_0/inst/encoder_inst0/data_out_reg[5]/Q
                         net (fo=1, routed)           0.571     0.148    HDMI_i/DVI_Transmitter_0/inst/par_to_ser_inst0/data_fall_s_reg[4]_0[5]
    SLICE_X111Y80        LUT3 (Prop_lut3_I0_O)        0.045     0.193 r  HDMI_i/DVI_Transmitter_0/inst/par_to_ser_inst0/data_fall_s[2]_i_1/O
                         net (fo=1, routed)           0.000     0.193    HDMI_i/DVI_Transmitter_0/inst/par_to_ser_inst0/data_fall_s[2]_i_1_n_0
    SLICE_X111Y80        FDRE                                         r  HDMI_i/DVI_Transmitter_0/inst/par_to_ser_inst0/data_fall_s_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_5x_HDMI_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    M19                                               0.000     0.000 r  clk_in1_0 (IN)
                         net (fo=0)                   0.000     0.000    HDMI_i/clk_wiz_0/inst/clk_in1
    M19                  IBUF (Prop_ibuf_I_O)         0.392     0.392 r  HDMI_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.873    HDMI_i/clk_wiz_0/inst/clk_in1_HDMI_clk_wiz_0_0
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.727    -1.854 r  HDMI_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.592    -1.262    HDMI_i/clk_wiz_0/inst/clk_5x_HDMI_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.233 r  HDMI_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=54, routed)          0.898    -0.335    HDMI_i/DVI_Transmitter_0/inst/par_to_ser_inst0/clk_5x
    SLICE_X111Y80        FDRE                                         r  HDMI_i/DVI_Transmitter_0/inst/par_to_ser_inst0/data_fall_s_reg[2]/C
                         clock pessimism              0.092    -0.243    
                         clock uncertainty            0.228    -0.015    
    SLICE_X111Y80        FDRE (Hold_fdre_C_D)         0.092     0.077    HDMI_i/DVI_Transmitter_0/inst/par_to_ser_inst0/data_fall_s_reg[2]
  -------------------------------------------------------------------
                         required time                         -0.077    
                         arrival time                           0.193    
  -------------------------------------------------------------------
                         slack                                  0.115    

Slack (MET) :             0.117ns  (arrival time - required time)
  Source:                 HDMI_i/DVI_Transmitter_0/inst/encoder_inst1/data_out_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by clk_1x_HDMI_clk_wiz_0_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            HDMI_i/DVI_Transmitter_0/inst/par_to_ser_inst1/data_fall_s_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_5x_HDMI_clk_wiz_0_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_5x_HDMI_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_5x_HDMI_clk_wiz_0_0 rise@0.000ns - clk_1x_HDMI_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.773ns  (logic 0.187ns (24.179%)  route 0.586ns (75.821%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.321ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.331ns
    Source Clock Delay      (SCD):    -0.560ns
    Clock Pessimism Removal (CPR):    -0.092ns
  Clock Uncertainty:      0.228ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.204ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_1x_HDMI_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    M19                                               0.000     0.000 r  clk_in1_0 (IN)
                         net (fo=0)                   0.000     0.000    HDMI_i/clk_wiz_0/inst/clk_in1
    M19                  IBUF (Prop_ibuf_I_O)         0.205     0.205 r  HDMI_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.645    HDMI_i/clk_wiz_0/inst/clk_in1_HDMI_clk_wiz_0_0
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.407    -1.762 r  HDMI_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.218    HDMI_i/clk_wiz_0/inst/clk_1x_HDMI_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.192 r  HDMI_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=163, routed)         0.632    -0.560    HDMI_i/DVI_Transmitter_0/inst/encoder_inst1/clk_1x
    SLICE_X110Y84        FDCE                                         r  HDMI_i/DVI_Transmitter_0/inst/encoder_inst1/data_out_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X110Y84        FDCE (Prop_fdce_C_Q)         0.141    -0.419 r  HDMI_i/DVI_Transmitter_0/inst/encoder_inst1/data_out_reg[3]/Q
                         net (fo=1, routed)           0.586     0.167    HDMI_i/DVI_Transmitter_0/inst/par_to_ser_inst1/data_fall_s_reg[4]_0[3]
    SLICE_X111Y84        LUT3 (Prop_lut3_I0_O)        0.046     0.213 r  HDMI_i/DVI_Transmitter_0/inst/par_to_ser_inst1/data_fall_s[1]_i_1/O
                         net (fo=1, routed)           0.000     0.213    HDMI_i/DVI_Transmitter_0/inst/par_to_ser_inst1/data_fall_s[1]_i_1_n_0
    SLICE_X111Y84        FDRE                                         r  HDMI_i/DVI_Transmitter_0/inst/par_to_ser_inst1/data_fall_s_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_5x_HDMI_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    M19                                               0.000     0.000 r  clk_in1_0 (IN)
                         net (fo=0)                   0.000     0.000    HDMI_i/clk_wiz_0/inst/clk_in1
    M19                  IBUF (Prop_ibuf_I_O)         0.392     0.392 r  HDMI_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.873    HDMI_i/clk_wiz_0/inst/clk_in1_HDMI_clk_wiz_0_0
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.727    -1.854 r  HDMI_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.592    -1.262    HDMI_i/clk_wiz_0/inst/clk_5x_HDMI_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.233 r  HDMI_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=54, routed)          0.902    -0.331    HDMI_i/DVI_Transmitter_0/inst/par_to_ser_inst1/clk_5x
    SLICE_X111Y84        FDRE                                         r  HDMI_i/DVI_Transmitter_0/inst/par_to_ser_inst1/data_fall_s_reg[1]/C
                         clock pessimism              0.092    -0.239    
                         clock uncertainty            0.228    -0.011    
    SLICE_X111Y84        FDRE (Hold_fdre_C_D)         0.107     0.096    HDMI_i/DVI_Transmitter_0/inst/par_to_ser_inst1/data_fall_s_reg[1]
  -------------------------------------------------------------------
                         required time                         -0.096    
                         arrival time                           0.213    
  -------------------------------------------------------------------
                         slack                                  0.117    

Slack (MET) :             0.121ns  (arrival time - required time)
  Source:                 HDMI_i/DVI_Transmitter_0/inst/encoder_inst0/data_out_reg[8]/C
                            (rising edge-triggered cell FDCE clocked by clk_1x_HDMI_clk_wiz_0_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            HDMI_i/DVI_Transmitter_0/inst/par_to_ser_inst0/data_rise_s_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clk_5x_HDMI_clk_wiz_0_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_5x_HDMI_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_5x_HDMI_clk_wiz_0_0 rise@0.000ns - clk_1x_HDMI_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.772ns  (logic 0.206ns (26.678%)  route 0.566ns (73.322%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.316ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.339ns
    Source Clock Delay      (SCD):    -0.563ns
    Clock Pessimism Removal (CPR):    -0.092ns
  Clock Uncertainty:      0.228ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.204ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_1x_HDMI_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    M19                                               0.000     0.000 r  clk_in1_0 (IN)
                         net (fo=0)                   0.000     0.000    HDMI_i/clk_wiz_0/inst/clk_in1
    M19                  IBUF (Prop_ibuf_I_O)         0.205     0.205 r  HDMI_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.645    HDMI_i/clk_wiz_0/inst/clk_in1_HDMI_clk_wiz_0_0
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.407    -1.762 r  HDMI_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.218    HDMI_i/clk_wiz_0/inst/clk_1x_HDMI_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.192 r  HDMI_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=163, routed)         0.629    -0.563    HDMI_i/DVI_Transmitter_0/inst/encoder_inst0/clk_1x
    SLICE_X108Y82        FDCE                                         r  HDMI_i/DVI_Transmitter_0/inst/encoder_inst0/data_out_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X108Y82        FDCE (Prop_fdce_C_Q)         0.164    -0.399 r  HDMI_i/DVI_Transmitter_0/inst/encoder_inst0/data_out_reg[8]/Q
                         net (fo=1, routed)           0.566     0.167    HDMI_i/DVI_Transmitter_0/inst/par_to_ser_inst0/data_fall_s_reg[4]_0[8]
    SLICE_X109Y79        LUT2 (Prop_lut2_I1_O)        0.042     0.209 r  HDMI_i/DVI_Transmitter_0/inst/par_to_ser_inst0/data_rise_s[4]_i_1/O
                         net (fo=1, routed)           0.000     0.209    HDMI_i/DVI_Transmitter_0/inst/par_to_ser_inst0/data_rise_s[4]_i_1_n_0
    SLICE_X109Y79        FDRE                                         r  HDMI_i/DVI_Transmitter_0/inst/par_to_ser_inst0/data_rise_s_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_5x_HDMI_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    M19                                               0.000     0.000 r  clk_in1_0 (IN)
                         net (fo=0)                   0.000     0.000    HDMI_i/clk_wiz_0/inst/clk_in1
    M19                  IBUF (Prop_ibuf_I_O)         0.392     0.392 r  HDMI_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.873    HDMI_i/clk_wiz_0/inst/clk_in1_HDMI_clk_wiz_0_0
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.727    -1.854 r  HDMI_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.592    -1.262    HDMI_i/clk_wiz_0/inst/clk_5x_HDMI_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.233 r  HDMI_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=54, routed)          0.894    -0.339    HDMI_i/DVI_Transmitter_0/inst/par_to_ser_inst0/clk_5x
    SLICE_X109Y79        FDRE                                         r  HDMI_i/DVI_Transmitter_0/inst/par_to_ser_inst0/data_rise_s_reg[4]/C
                         clock pessimism              0.092    -0.247    
                         clock uncertainty            0.228    -0.019    
    SLICE_X109Y79        FDRE (Hold_fdre_C_D)         0.107     0.088    HDMI_i/DVI_Transmitter_0/inst/par_to_ser_inst0/data_rise_s_reg[4]
  -------------------------------------------------------------------
                         required time                         -0.088    
                         arrival time                           0.209    
  -------------------------------------------------------------------
                         slack                                  0.121    

Slack (MET) :             0.123ns  (arrival time - required time)
  Source:                 HDMI_i/DVI_Transmitter_0/inst/encoder_inst2/data_out_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by clk_1x_HDMI_clk_wiz_0_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            HDMI_i/DVI_Transmitter_0/inst/par_to_ser_inst2/data_rise_s_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_5x_HDMI_clk_wiz_0_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_5x_HDMI_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_5x_HDMI_clk_wiz_0_0 rise@0.000ns - clk_1x_HDMI_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.780ns  (logic 0.215ns (27.573%)  route 0.565ns (72.427%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.321ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.359ns
    Source Clock Delay      (SCD):    -0.588ns
    Clock Pessimism Removal (CPR):    -0.092ns
  Clock Uncertainty:      0.228ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.204ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_1x_HDMI_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    M19                                               0.000     0.000 r  clk_in1_0 (IN)
                         net (fo=0)                   0.000     0.000    HDMI_i/clk_wiz_0/inst/clk_in1
    M19                  IBUF (Prop_ibuf_I_O)         0.205     0.205 r  HDMI_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.645    HDMI_i/clk_wiz_0/inst/clk_in1_HDMI_clk_wiz_0_0
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.407    -1.762 r  HDMI_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.218    HDMI_i/clk_wiz_0/inst/clk_1x_HDMI_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.192 r  HDMI_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=163, routed)         0.604    -0.588    HDMI_i/DVI_Transmitter_0/inst/encoder_inst2/clk_1x
    SLICE_X104Y86        FDCE                                         r  HDMI_i/DVI_Transmitter_0/inst/encoder_inst2/data_out_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X104Y86        FDCE (Prop_fdce_C_Q)         0.164    -0.424 r  HDMI_i/DVI_Transmitter_0/inst/encoder_inst2/data_out_reg[4]/Q
                         net (fo=1, routed)           0.565     0.141    HDMI_i/DVI_Transmitter_0/inst/par_to_ser_inst2/data_fall_s_reg[4]_0[4]
    SLICE_X105Y85        LUT3 (Prop_lut3_I0_O)        0.051     0.192 r  HDMI_i/DVI_Transmitter_0/inst/par_to_ser_inst2/data_rise_s[2]_i_1/O
                         net (fo=1, routed)           0.000     0.192    HDMI_i/DVI_Transmitter_0/inst/par_to_ser_inst2/data_rise_s[2]_i_1_n_0
    SLICE_X105Y85        FDRE                                         r  HDMI_i/DVI_Transmitter_0/inst/par_to_ser_inst2/data_rise_s_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_5x_HDMI_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    M19                                               0.000     0.000 r  clk_in1_0 (IN)
                         net (fo=0)                   0.000     0.000    HDMI_i/clk_wiz_0/inst/clk_in1
    M19                  IBUF (Prop_ibuf_I_O)         0.392     0.392 r  HDMI_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.873    HDMI_i/clk_wiz_0/inst/clk_in1_HDMI_clk_wiz_0_0
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.727    -1.854 r  HDMI_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.592    -1.262    HDMI_i/clk_wiz_0/inst/clk_5x_HDMI_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.233 r  HDMI_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=54, routed)          0.874    -0.359    HDMI_i/DVI_Transmitter_0/inst/par_to_ser_inst2/clk_5x
    SLICE_X105Y85        FDRE                                         r  HDMI_i/DVI_Transmitter_0/inst/par_to_ser_inst2/data_rise_s_reg[2]/C
                         clock pessimism              0.092    -0.267    
                         clock uncertainty            0.228    -0.039    
    SLICE_X105Y85        FDRE (Hold_fdre_C_D)         0.107     0.068    HDMI_i/DVI_Transmitter_0/inst/par_to_ser_inst2/data_rise_s_reg[2]
  -------------------------------------------------------------------
                         required time                         -0.068    
                         arrival time                           0.192    
  -------------------------------------------------------------------
                         slack                                  0.123    

Slack (MET) :             0.124ns  (arrival time - required time)
  Source:                 HDMI_i/DVI_Transmitter_0/inst/encoder_inst1/data_out_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk_1x_HDMI_clk_wiz_0_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            HDMI_i/DVI_Transmitter_0/inst/par_to_ser_inst1/data_rise_s_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_5x_HDMI_clk_wiz_0_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_5x_HDMI_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_5x_HDMI_clk_wiz_0_0 rise@0.000ns - clk_1x_HDMI_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.780ns  (logic 0.189ns (24.224%)  route 0.591ns (75.776%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.321ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.332ns
    Source Clock Delay      (SCD):    -0.561ns
    Clock Pessimism Removal (CPR):    -0.092ns
  Clock Uncertainty:      0.228ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.204ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_1x_HDMI_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    M19                                               0.000     0.000 r  clk_in1_0 (IN)
                         net (fo=0)                   0.000     0.000    HDMI_i/clk_wiz_0/inst/clk_in1
    M19                  IBUF (Prop_ibuf_I_O)         0.205     0.205 r  HDMI_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.645    HDMI_i/clk_wiz_0/inst/clk_in1_HDMI_clk_wiz_0_0
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.407    -1.762 r  HDMI_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.218    HDMI_i/clk_wiz_0/inst/clk_1x_HDMI_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.192 r  HDMI_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=163, routed)         0.631    -0.561    HDMI_i/DVI_Transmitter_0/inst/encoder_inst1/clk_1x
    SLICE_X110Y83        FDCE                                         r  HDMI_i/DVI_Transmitter_0/inst/encoder_inst1/data_out_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X110Y83        FDCE (Prop_fdce_C_Q)         0.141    -0.420 r  HDMI_i/DVI_Transmitter_0/inst/encoder_inst1/data_out_reg[0]/Q
                         net (fo=1, routed)           0.591     0.171    HDMI_i/DVI_Transmitter_0/inst/par_to_ser_inst1/data_fall_s_reg[4]_0[0]
    SLICE_X111Y83        LUT3 (Prop_lut3_I0_O)        0.048     0.219 r  HDMI_i/DVI_Transmitter_0/inst/par_to_ser_inst1/data_rise_s[0]_i_1/O
                         net (fo=1, routed)           0.000     0.219    HDMI_i/DVI_Transmitter_0/inst/par_to_ser_inst1/data_rise_s[0]_i_1_n_0
    SLICE_X111Y83        FDRE                                         r  HDMI_i/DVI_Transmitter_0/inst/par_to_ser_inst1/data_rise_s_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_5x_HDMI_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    M19                                               0.000     0.000 r  clk_in1_0 (IN)
                         net (fo=0)                   0.000     0.000    HDMI_i/clk_wiz_0/inst/clk_in1
    M19                  IBUF (Prop_ibuf_I_O)         0.392     0.392 r  HDMI_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.873    HDMI_i/clk_wiz_0/inst/clk_in1_HDMI_clk_wiz_0_0
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.727    -1.854 r  HDMI_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.592    -1.262    HDMI_i/clk_wiz_0/inst/clk_5x_HDMI_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.233 r  HDMI_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=54, routed)          0.901    -0.332    HDMI_i/DVI_Transmitter_0/inst/par_to_ser_inst1/clk_5x
    SLICE_X111Y83        FDRE                                         r  HDMI_i/DVI_Transmitter_0/inst/par_to_ser_inst1/data_rise_s_reg[0]/C
                         clock pessimism              0.092    -0.240    
                         clock uncertainty            0.228    -0.012    
    SLICE_X111Y83        FDRE (Hold_fdre_C_D)         0.107     0.095    HDMI_i/DVI_Transmitter_0/inst/par_to_ser_inst1/data_rise_s_reg[0]
  -------------------------------------------------------------------
                         required time                         -0.095    
                         arrival time                           0.219    
  -------------------------------------------------------------------
                         slack                                  0.124    

Slack (MET) :             0.124ns  (arrival time - required time)
  Source:                 HDMI_i/DVI_Transmitter_0/inst/encoder_inst0/data_out_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk_1x_HDMI_clk_wiz_0_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            HDMI_i/DVI_Transmitter_0/inst/par_to_ser_inst0/data_rise_s_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_5x_HDMI_clk_wiz_0_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_5x_HDMI_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_5x_HDMI_clk_wiz_0_0 rise@0.000ns - clk_1x_HDMI_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.777ns  (logic 0.189ns (24.340%)  route 0.588ns (75.660%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.317ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.339ns
    Source Clock Delay      (SCD):    -0.564ns
    Clock Pessimism Removal (CPR):    -0.092ns
  Clock Uncertainty:      0.228ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.204ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_1x_HDMI_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    M19                                               0.000     0.000 r  clk_in1_0 (IN)
                         net (fo=0)                   0.000     0.000    HDMI_i/clk_wiz_0/inst/clk_in1
    M19                  IBUF (Prop_ibuf_I_O)         0.205     0.205 r  HDMI_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.645    HDMI_i/clk_wiz_0/inst/clk_in1_HDMI_clk_wiz_0_0
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.407    -1.762 r  HDMI_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.218    HDMI_i/clk_wiz_0/inst/clk_1x_HDMI_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.192 r  HDMI_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=163, routed)         0.628    -0.564    HDMI_i/DVI_Transmitter_0/inst/encoder_inst0/clk_1x
    SLICE_X109Y81        FDCE                                         r  HDMI_i/DVI_Transmitter_0/inst/encoder_inst0/data_out_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X109Y81        FDCE (Prop_fdce_C_Q)         0.141    -0.423 r  HDMI_i/DVI_Transmitter_0/inst/encoder_inst0/data_out_reg[0]/Q
                         net (fo=1, routed)           0.588     0.164    HDMI_i/DVI_Transmitter_0/inst/par_to_ser_inst0/data_fall_s_reg[4]_0[0]
    SLICE_X109Y79        LUT3 (Prop_lut3_I0_O)        0.048     0.212 r  HDMI_i/DVI_Transmitter_0/inst/par_to_ser_inst0/data_rise_s[0]_i_1/O
                         net (fo=1, routed)           0.000     0.212    HDMI_i/DVI_Transmitter_0/inst/par_to_ser_inst0/data_rise_s[0]_i_1_n_0
    SLICE_X109Y79        FDRE                                         r  HDMI_i/DVI_Transmitter_0/inst/par_to_ser_inst0/data_rise_s_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_5x_HDMI_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    M19                                               0.000     0.000 r  clk_in1_0 (IN)
                         net (fo=0)                   0.000     0.000    HDMI_i/clk_wiz_0/inst/clk_in1
    M19                  IBUF (Prop_ibuf_I_O)         0.392     0.392 r  HDMI_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.873    HDMI_i/clk_wiz_0/inst/clk_in1_HDMI_clk_wiz_0_0
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.727    -1.854 r  HDMI_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.592    -1.262    HDMI_i/clk_wiz_0/inst/clk_5x_HDMI_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.233 r  HDMI_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=54, routed)          0.894    -0.339    HDMI_i/DVI_Transmitter_0/inst/par_to_ser_inst0/clk_5x
    SLICE_X109Y79        FDRE                                         r  HDMI_i/DVI_Transmitter_0/inst/par_to_ser_inst0/data_rise_s_reg[0]/C
                         clock pessimism              0.092    -0.247    
                         clock uncertainty            0.228    -0.019    
    SLICE_X109Y79        FDRE (Hold_fdre_C_D)         0.107     0.088    HDMI_i/DVI_Transmitter_0/inst/par_to_ser_inst0/data_rise_s_reg[0]
  -------------------------------------------------------------------
                         required time                         -0.088    
                         arrival time                           0.212    
  -------------------------------------------------------------------
                         slack                                  0.124    

Slack (MET) :             0.130ns  (arrival time - required time)
  Source:                 HDMI_i/DVI_Transmitter_0/inst/encoder_inst2/data_out_reg[6]/C
                            (rising edge-triggered cell FDCE clocked by clk_1x_HDMI_clk_wiz_0_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            HDMI_i/DVI_Transmitter_0/inst/par_to_ser_inst2/data_rise_s_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_5x_HDMI_clk_wiz_0_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_5x_HDMI_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_5x_HDMI_clk_wiz_0_0 rise@0.000ns - clk_1x_HDMI_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.772ns  (logic 0.209ns (27.080%)  route 0.563ns (72.920%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.321ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.359ns
    Source Clock Delay      (SCD):    -0.588ns
    Clock Pessimism Removal (CPR):    -0.092ns
  Clock Uncertainty:      0.228ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.204ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_1x_HDMI_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    M19                                               0.000     0.000 r  clk_in1_0 (IN)
                         net (fo=0)                   0.000     0.000    HDMI_i/clk_wiz_0/inst/clk_in1
    M19                  IBUF (Prop_ibuf_I_O)         0.205     0.205 r  HDMI_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.645    HDMI_i/clk_wiz_0/inst/clk_in1_HDMI_clk_wiz_0_0
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.407    -1.762 r  HDMI_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.218    HDMI_i/clk_wiz_0/inst/clk_1x_HDMI_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.192 r  HDMI_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=163, routed)         0.604    -0.588    HDMI_i/DVI_Transmitter_0/inst/encoder_inst2/clk_1x
    SLICE_X104Y86        FDCE                                         r  HDMI_i/DVI_Transmitter_0/inst/encoder_inst2/data_out_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X104Y86        FDCE (Prop_fdce_C_Q)         0.164    -0.424 r  HDMI_i/DVI_Transmitter_0/inst/encoder_inst2/data_out_reg[6]/Q
                         net (fo=1, routed)           0.563     0.139    HDMI_i/DVI_Transmitter_0/inst/par_to_ser_inst2/data_fall_s_reg[4]_0[6]
    SLICE_X105Y85        LUT3 (Prop_lut3_I0_O)        0.045     0.184 r  HDMI_i/DVI_Transmitter_0/inst/par_to_ser_inst2/data_rise_s[3]_i_1/O
                         net (fo=1, routed)           0.000     0.184    HDMI_i/DVI_Transmitter_0/inst/par_to_ser_inst2/data_rise_s[3]_i_1_n_0
    SLICE_X105Y85        FDRE                                         r  HDMI_i/DVI_Transmitter_0/inst/par_to_ser_inst2/data_rise_s_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_5x_HDMI_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    M19                                               0.000     0.000 r  clk_in1_0 (IN)
                         net (fo=0)                   0.000     0.000    HDMI_i/clk_wiz_0/inst/clk_in1
    M19                  IBUF (Prop_ibuf_I_O)         0.392     0.392 r  HDMI_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.873    HDMI_i/clk_wiz_0/inst/clk_in1_HDMI_clk_wiz_0_0
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.727    -1.854 r  HDMI_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.592    -1.262    HDMI_i/clk_wiz_0/inst/clk_5x_HDMI_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.233 r  HDMI_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=54, routed)          0.874    -0.359    HDMI_i/DVI_Transmitter_0/inst/par_to_ser_inst2/clk_5x
    SLICE_X105Y85        FDRE                                         r  HDMI_i/DVI_Transmitter_0/inst/par_to_ser_inst2/data_rise_s_reg[3]/C
                         clock pessimism              0.092    -0.267    
                         clock uncertainty            0.228    -0.039    
    SLICE_X105Y85        FDRE (Hold_fdre_C_D)         0.092     0.053    HDMI_i/DVI_Transmitter_0/inst/par_to_ser_inst2/data_rise_s_reg[3]
  -------------------------------------------------------------------
                         required time                         -0.053    
                         arrival time                           0.184    
  -------------------------------------------------------------------
                         slack                                  0.130    

Slack (MET) :             0.130ns  (arrival time - required time)
  Source:                 HDMI_i/DVI_Transmitter_0/inst/encoder_inst2/data_out_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by clk_1x_HDMI_clk_wiz_0_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            HDMI_i/DVI_Transmitter_0/inst/par_to_ser_inst2/data_fall_s_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_5x_HDMI_clk_wiz_0_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_5x_HDMI_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_5x_HDMI_clk_wiz_0_0 rise@0.000ns - clk_1x_HDMI_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.810ns  (logic 0.207ns (25.558%)  route 0.603ns (74.442%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.320ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.360ns
    Source Clock Delay      (SCD):    -0.588ns
    Clock Pessimism Removal (CPR):    -0.092ns
  Clock Uncertainty:      0.228ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.204ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_1x_HDMI_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    M19                                               0.000     0.000 r  clk_in1_0 (IN)
                         net (fo=0)                   0.000     0.000    HDMI_i/clk_wiz_0/inst/clk_in1
    M19                  IBUF (Prop_ibuf_I_O)         0.205     0.205 r  HDMI_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.645    HDMI_i/clk_wiz_0/inst/clk_in1_HDMI_clk_wiz_0_0
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.407    -1.762 r  HDMI_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.218    HDMI_i/clk_wiz_0/inst/clk_1x_HDMI_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.192 r  HDMI_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=163, routed)         0.604    -0.588    HDMI_i/DVI_Transmitter_0/inst/encoder_inst2/clk_1x
    SLICE_X104Y85        FDCE                                         r  HDMI_i/DVI_Transmitter_0/inst/encoder_inst2/data_out_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X104Y85        FDCE (Prop_fdce_C_Q)         0.164    -0.424 r  HDMI_i/DVI_Transmitter_0/inst/encoder_inst2/data_out_reg[3]/Q
                         net (fo=1, routed)           0.603     0.179    HDMI_i/DVI_Transmitter_0/inst/par_to_ser_inst2/data_fall_s_reg[4]_0[3]
    SLICE_X104Y84        LUT3 (Prop_lut3_I0_O)        0.043     0.222 r  HDMI_i/DVI_Transmitter_0/inst/par_to_ser_inst2/data_fall_s[1]_i_1/O
                         net (fo=1, routed)           0.000     0.222    HDMI_i/DVI_Transmitter_0/inst/par_to_ser_inst2/data_fall_s[1]_i_1_n_0
    SLICE_X104Y84        FDRE                                         r  HDMI_i/DVI_Transmitter_0/inst/par_to_ser_inst2/data_fall_s_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_5x_HDMI_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    M19                                               0.000     0.000 r  clk_in1_0 (IN)
                         net (fo=0)                   0.000     0.000    HDMI_i/clk_wiz_0/inst/clk_in1
    M19                  IBUF (Prop_ibuf_I_O)         0.392     0.392 r  HDMI_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.873    HDMI_i/clk_wiz_0/inst/clk_in1_HDMI_clk_wiz_0_0
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.727    -1.854 r  HDMI_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.592    -1.262    HDMI_i/clk_wiz_0/inst/clk_5x_HDMI_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.233 r  HDMI_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=54, routed)          0.873    -0.360    HDMI_i/DVI_Transmitter_0/inst/par_to_ser_inst2/clk_5x
    SLICE_X104Y84        FDRE                                         r  HDMI_i/DVI_Transmitter_0/inst/par_to_ser_inst2/data_fall_s_reg[1]/C
                         clock pessimism              0.092    -0.268    
                         clock uncertainty            0.228    -0.040    
    SLICE_X104Y84        FDRE (Hold_fdre_C_D)         0.131     0.091    HDMI_i/DVI_Transmitter_0/inst/par_to_ser_inst2/data_fall_s_reg[1]
  -------------------------------------------------------------------
                         required time                         -0.091    
                         arrival time                           0.222    
  -------------------------------------------------------------------
                         slack                                  0.130    

Slack (MET) :             0.131ns  (arrival time - required time)
  Source:                 HDMI_i/DVI_Transmitter_0/inst/encoder_inst0/data_out_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by clk_1x_HDMI_clk_wiz_0_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            HDMI_i/DVI_Transmitter_0/inst/par_to_ser_inst0/data_rise_s_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_5x_HDMI_clk_wiz_0_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_5x_HDMI_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_5x_HDMI_clk_wiz_0_0 rise@0.000ns - clk_1x_HDMI_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.770ns  (logic 0.209ns (27.133%)  route 0.561ns (72.867%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.319ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.339ns
    Source Clock Delay      (SCD):    -0.566ns
    Clock Pessimism Removal (CPR):    -0.092ns
  Clock Uncertainty:      0.228ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.204ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_1x_HDMI_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    M19                                               0.000     0.000 r  clk_in1_0 (IN)
                         net (fo=0)                   0.000     0.000    HDMI_i/clk_wiz_0/inst/clk_in1
    M19                  IBUF (Prop_ibuf_I_O)         0.205     0.205 r  HDMI_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.645    HDMI_i/clk_wiz_0/inst/clk_in1_HDMI_clk_wiz_0_0
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.407    -1.762 r  HDMI_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.218    HDMI_i/clk_wiz_0/inst/clk_1x_HDMI_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.192 r  HDMI_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=163, routed)         0.626    -0.566    HDMI_i/DVI_Transmitter_0/inst/encoder_inst0/clk_1x
    SLICE_X108Y79        FDCE                                         r  HDMI_i/DVI_Transmitter_0/inst/encoder_inst0/data_out_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X108Y79        FDCE (Prop_fdce_C_Q)         0.164    -0.402 r  HDMI_i/DVI_Transmitter_0/inst/encoder_inst0/data_out_reg[2]/Q
                         net (fo=1, routed)           0.561     0.159    HDMI_i/DVI_Transmitter_0/inst/par_to_ser_inst0/data_fall_s_reg[4]_0[2]
    SLICE_X109Y79        LUT3 (Prop_lut3_I0_O)        0.045     0.204 r  HDMI_i/DVI_Transmitter_0/inst/par_to_ser_inst0/data_rise_s[1]_i_1/O
                         net (fo=1, routed)           0.000     0.204    HDMI_i/DVI_Transmitter_0/inst/par_to_ser_inst0/data_rise_s[1]_i_1_n_0
    SLICE_X109Y79        FDRE                                         r  HDMI_i/DVI_Transmitter_0/inst/par_to_ser_inst0/data_rise_s_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_5x_HDMI_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    M19                                               0.000     0.000 r  clk_in1_0 (IN)
                         net (fo=0)                   0.000     0.000    HDMI_i/clk_wiz_0/inst/clk_in1
    M19                  IBUF (Prop_ibuf_I_O)         0.392     0.392 r  HDMI_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.873    HDMI_i/clk_wiz_0/inst/clk_in1_HDMI_clk_wiz_0_0
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.727    -1.854 r  HDMI_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.592    -1.262    HDMI_i/clk_wiz_0/inst/clk_5x_HDMI_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.233 r  HDMI_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=54, routed)          0.894    -0.339    HDMI_i/DVI_Transmitter_0/inst/par_to_ser_inst0/clk_5x
    SLICE_X109Y79        FDRE                                         r  HDMI_i/DVI_Transmitter_0/inst/par_to_ser_inst0/data_rise_s_reg[1]/C
                         clock pessimism              0.092    -0.247    
                         clock uncertainty            0.228    -0.019    
    SLICE_X109Y79        FDRE (Hold_fdre_C_D)         0.092     0.073    HDMI_i/DVI_Transmitter_0/inst/par_to_ser_inst0/data_rise_s_reg[1]
  -------------------------------------------------------------------
                         required time                         -0.073    
                         arrival time                           0.204    
  -------------------------------------------------------------------
                         slack                                  0.131    

Slack (MET) :             0.131ns  (arrival time - required time)
  Source:                 HDMI_i/DVI_Transmitter_0/inst/encoder_inst2/data_out_reg[9]/C
                            (rising edge-triggered cell FDCE clocked by clk_1x_HDMI_clk_wiz_0_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            HDMI_i/DVI_Transmitter_0/inst/par_to_ser_inst2/data_fall_s_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clk_5x_HDMI_clk_wiz_0_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_5x_HDMI_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_5x_HDMI_clk_wiz_0_0 rise@0.000ns - clk_1x_HDMI_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.801ns  (logic 0.186ns (23.225%)  route 0.615ns (76.775%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.320ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.360ns
    Source Clock Delay      (SCD):    -0.588ns
    Clock Pessimism Removal (CPR):    -0.092ns
  Clock Uncertainty:      0.228ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.204ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_1x_HDMI_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    M19                                               0.000     0.000 r  clk_in1_0 (IN)
                         net (fo=0)                   0.000     0.000    HDMI_i/clk_wiz_0/inst/clk_in1
    M19                  IBUF (Prop_ibuf_I_O)         0.205     0.205 r  HDMI_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.645    HDMI_i/clk_wiz_0/inst/clk_in1_HDMI_clk_wiz_0_0
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.407    -1.762 r  HDMI_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.218    HDMI_i/clk_wiz_0/inst/clk_1x_HDMI_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.192 r  HDMI_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=163, routed)         0.604    -0.588    HDMI_i/DVI_Transmitter_0/inst/encoder_inst2/clk_1x
    SLICE_X103Y84        FDCE                                         r  HDMI_i/DVI_Transmitter_0/inst/encoder_inst2/data_out_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X103Y84        FDCE (Prop_fdce_C_Q)         0.141    -0.447 r  HDMI_i/DVI_Transmitter_0/inst/encoder_inst2/data_out_reg[9]/Q
                         net (fo=1, routed)           0.615     0.168    HDMI_i/DVI_Transmitter_0/inst/par_to_ser_inst2/data_fall_s_reg[4]_0[9]
    SLICE_X104Y84        LUT2 (Prop_lut2_I1_O)        0.045     0.213 r  HDMI_i/DVI_Transmitter_0/inst/par_to_ser_inst2/data_fall_s[4]_i_1/O
                         net (fo=1, routed)           0.000     0.213    HDMI_i/DVI_Transmitter_0/inst/par_to_ser_inst2/data_fall_s[4]_i_1_n_0
    SLICE_X104Y84        FDRE                                         r  HDMI_i/DVI_Transmitter_0/inst/par_to_ser_inst2/data_fall_s_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_5x_HDMI_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    M19                                               0.000     0.000 r  clk_in1_0 (IN)
                         net (fo=0)                   0.000     0.000    HDMI_i/clk_wiz_0/inst/clk_in1
    M19                  IBUF (Prop_ibuf_I_O)         0.392     0.392 r  HDMI_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.873    HDMI_i/clk_wiz_0/inst/clk_in1_HDMI_clk_wiz_0_0
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.727    -1.854 r  HDMI_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.592    -1.262    HDMI_i/clk_wiz_0/inst/clk_5x_HDMI_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.233 r  HDMI_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=54, routed)          0.873    -0.360    HDMI_i/DVI_Transmitter_0/inst/par_to_ser_inst2/clk_5x
    SLICE_X104Y84        FDRE                                         r  HDMI_i/DVI_Transmitter_0/inst/par_to_ser_inst2/data_fall_s_reg[4]/C
                         clock pessimism              0.092    -0.268    
                         clock uncertainty            0.228    -0.040    
    SLICE_X104Y84        FDRE (Hold_fdre_C_D)         0.121     0.081    HDMI_i/DVI_Transmitter_0/inst/par_to_ser_inst2/data_fall_s_reg[4]
  -------------------------------------------------------------------
                         required time                         -0.081    
                         arrival time                           0.213    
  -------------------------------------------------------------------
                         slack                                  0.131    





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  clk_5x_HDMI_clk_wiz_0_0
  To Clock:  

Max Delay             8 Endpoints
Min Delay             8 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 HDMI_i/DVI_Transmitter_0/inst/par_to_ser_inst3/ODDR_inst/C
                            (falling edge-triggered cell ODDR clocked by clk_5x_HDMI_clk_wiz_0_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            tmds_clk_n_0
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Fast Process Corner
  Data Path Delay:        1.141ns  (logic 1.140ns (99.912%)  route 0.001ns (0.088%))
  Logic Levels:           1  (OBUFDS=1)
  Clock Uncertainty:      0.240ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.142ns
    Phase Error              (PE):    0.165ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_5x_HDMI_clk_wiz_0_0 fall edge)
                                                      2.500     2.500 f  
    M19                                               0.000     2.500 f  clk_in1_0 (IN)
                         net (fo=0)                   0.000     2.500    HDMI_i/clk_wiz_0/inst/clk_in1
    M19                  IBUF (Prop_ibuf_I_O)         0.392     2.892 f  HDMI_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     3.373    HDMI_i/clk_wiz_0/inst/clk_in1_HDMI_clk_wiz_0_0
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.727     0.646 f  HDMI_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.592     1.238    HDMI_i/clk_wiz_0/inst/clk_5x_HDMI_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.267 f  HDMI_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=54, routed)          0.893     2.160    HDMI_i/DVI_Transmitter_0/inst/par_to_ser_inst3/clk_5x
    OLOGIC_X1Y72         ODDR                                         f  HDMI_i/DVI_Transmitter_0/inst/par_to_ser_inst3/ODDR_inst/C
  -------------------------------------------------------------------    -------------------
    OLOGIC_X1Y72         ODDR (Prop_oddr_C_Q)         0.204     2.364 r  HDMI_i/DVI_Transmitter_0/inst/par_to_ser_inst3/ODDR_inst/Q
                         net (fo=1, routed)           0.001     2.365    HDMI_i/DVI_Transmitter_0/inst/ser_data_clk[0]
    N19                  OBUFDS (Prop_obufds_I_OB)    0.936     3.301 r  HDMI_i/DVI_Transmitter_0/inst/OBUFDS_inst3/OB
                         net (fo=0)                   0.000     3.301    tmds_clk_n_0
    N20                                                               r  tmds_clk_n_0 (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 HDMI_i/DVI_Transmitter_0/inst/par_to_ser_inst3/ODDR_inst/C
                            (falling edge-triggered cell ODDR clocked by clk_5x_HDMI_clk_wiz_0_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            tmds_clk_p_0
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Fast Process Corner
  Data Path Delay:        1.140ns  (logic 1.139ns (99.912%)  route 0.001ns (0.088%))
  Logic Levels:           1  (OBUFDS=1)
  Clock Uncertainty:      0.240ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.142ns
    Phase Error              (PE):    0.165ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_5x_HDMI_clk_wiz_0_0 fall edge)
                                                      2.500     2.500 f  
    M19                                               0.000     2.500 f  clk_in1_0 (IN)
                         net (fo=0)                   0.000     2.500    HDMI_i/clk_wiz_0/inst/clk_in1
    M19                  IBUF (Prop_ibuf_I_O)         0.392     2.892 f  HDMI_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     3.373    HDMI_i/clk_wiz_0/inst/clk_in1_HDMI_clk_wiz_0_0
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.727     0.646 f  HDMI_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.592     1.238    HDMI_i/clk_wiz_0/inst/clk_5x_HDMI_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.267 f  HDMI_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=54, routed)          0.893     2.160    HDMI_i/DVI_Transmitter_0/inst/par_to_ser_inst3/clk_5x
    OLOGIC_X1Y72         ODDR                                         f  HDMI_i/DVI_Transmitter_0/inst/par_to_ser_inst3/ODDR_inst/C
  -------------------------------------------------------------------    -------------------
    OLOGIC_X1Y72         ODDR (Prop_oddr_C_Q)         0.204     2.364 r  HDMI_i/DVI_Transmitter_0/inst/par_to_ser_inst3/ODDR_inst/Q
                         net (fo=1, routed)           0.001     2.365    HDMI_i/DVI_Transmitter_0/inst/ser_data_clk[0]
    N19                  OBUFDS (Prop_obufds_I_O)     0.935     3.300 r  HDMI_i/DVI_Transmitter_0/inst/OBUFDS_inst3/O
                         net (fo=0)                   0.000     3.300    tmds_clk_p_0
    N19                                                               r  tmds_clk_p_0 (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 HDMI_i/DVI_Transmitter_0/inst/par_to_ser_inst2/ODDR_inst/C
                            (falling edge-triggered cell ODDR clocked by clk_5x_HDMI_clk_wiz_0_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            tmds_data_n_0[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Fast Process Corner
  Data Path Delay:        1.131ns  (logic 1.130ns (99.912%)  route 0.001ns (0.088%))
  Logic Levels:           1  (OBUFDS=1)
  Clock Uncertainty:      0.240ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.142ns
    Phase Error              (PE):    0.165ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_5x_HDMI_clk_wiz_0_0 fall edge)
                                                      2.500     2.500 f  
    M19                                               0.000     2.500 f  clk_in1_0 (IN)
                         net (fo=0)                   0.000     2.500    HDMI_i/clk_wiz_0/inst/clk_in1
    M19                  IBUF (Prop_ibuf_I_O)         0.392     2.892 f  HDMI_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     3.373    HDMI_i/clk_wiz_0/inst/clk_in1_HDMI_clk_wiz_0_0
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.727     0.646 f  HDMI_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.592     1.238    HDMI_i/clk_wiz_0/inst/clk_5x_HDMI_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.267 f  HDMI_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=54, routed)          0.898     2.165    HDMI_i/DVI_Transmitter_0/inst/par_to_ser_inst2/clk_5x
    OLOGIC_X1Y84         ODDR                                         f  HDMI_i/DVI_Transmitter_0/inst/par_to_ser_inst2/ODDR_inst/C
  -------------------------------------------------------------------    -------------------
    OLOGIC_X1Y84         ODDR (Prop_oddr_C_Q)         0.204     2.369 r  HDMI_i/DVI_Transmitter_0/inst/par_to_ser_inst2/ODDR_inst/Q
                         net (fo=1, routed)           0.001     2.370    HDMI_i/DVI_Transmitter_0/inst/ser_data_r[0]
    J21                  OBUFDS (Prop_obufds_I_OB)    0.926     3.296 r  HDMI_i/DVI_Transmitter_0/inst/OBUFDS_inst2/OB
                         net (fo=0)                   0.000     3.296    tmds_data_n_0[2]
    J22                                                               r  tmds_data_n_0[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 HDMI_i/DVI_Transmitter_0/inst/par_to_ser_inst0/ODDR_inst/C
                            (falling edge-triggered cell ODDR clocked by clk_5x_HDMI_clk_wiz_0_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            tmds_data_n_0[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Fast Process Corner
  Data Path Delay:        1.134ns  (logic 1.133ns (99.912%)  route 0.001ns (0.088%))
  Logic Levels:           1  (OBUFDS=1)
  Clock Uncertainty:      0.240ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.142ns
    Phase Error              (PE):    0.165ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_5x_HDMI_clk_wiz_0_0 fall edge)
                                                      2.500     2.500 f  
    M19                                               0.000     2.500 f  clk_in1_0 (IN)
                         net (fo=0)                   0.000     2.500    HDMI_i/clk_wiz_0/inst/clk_in1
    M19                  IBUF (Prop_ibuf_I_O)         0.392     2.892 f  HDMI_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     3.373    HDMI_i/clk_wiz_0/inst/clk_in1_HDMI_clk_wiz_0_0
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.727     0.646 f  HDMI_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.592     1.238    HDMI_i/clk_wiz_0/inst/clk_5x_HDMI_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.267 f  HDMI_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=54, routed)          0.894     2.161    HDMI_i/DVI_Transmitter_0/inst/par_to_ser_inst0/clk_5x
    OLOGIC_X1Y70         ODDR                                         f  HDMI_i/DVI_Transmitter_0/inst/par_to_ser_inst0/ODDR_inst/C
  -------------------------------------------------------------------    -------------------
    OLOGIC_X1Y70         ODDR (Prop_oddr_C_Q)         0.204     2.365 r  HDMI_i/DVI_Transmitter_0/inst/par_to_ser_inst0/ODDR_inst/Q
                         net (fo=1, routed)           0.001     2.366    HDMI_i/DVI_Transmitter_0/inst/ser_data_b[0]
    M21                  OBUFDS (Prop_obufds_I_OB)    0.929     3.295 r  HDMI_i/DVI_Transmitter_0/inst/OBUFDS_inst0/OB
                         net (fo=0)                   0.000     3.295    tmds_data_n_0[0]
    M22                                                               r  tmds_data_n_0[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 HDMI_i/DVI_Transmitter_0/inst/par_to_ser_inst2/ODDR_inst/C
                            (falling edge-triggered cell ODDR clocked by clk_5x_HDMI_clk_wiz_0_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            tmds_data_p_0[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Fast Process Corner
  Data Path Delay:        1.130ns  (logic 1.129ns (99.912%)  route 0.001ns (0.089%))
  Logic Levels:           1  (OBUFDS=1)
  Clock Uncertainty:      0.240ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.142ns
    Phase Error              (PE):    0.165ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_5x_HDMI_clk_wiz_0_0 fall edge)
                                                      2.500     2.500 f  
    M19                                               0.000     2.500 f  clk_in1_0 (IN)
                         net (fo=0)                   0.000     2.500    HDMI_i/clk_wiz_0/inst/clk_in1
    M19                  IBUF (Prop_ibuf_I_O)         0.392     2.892 f  HDMI_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     3.373    HDMI_i/clk_wiz_0/inst/clk_in1_HDMI_clk_wiz_0_0
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.727     0.646 f  HDMI_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.592     1.238    HDMI_i/clk_wiz_0/inst/clk_5x_HDMI_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.267 f  HDMI_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=54, routed)          0.898     2.165    HDMI_i/DVI_Transmitter_0/inst/par_to_ser_inst2/clk_5x
    OLOGIC_X1Y84         ODDR                                         f  HDMI_i/DVI_Transmitter_0/inst/par_to_ser_inst2/ODDR_inst/C
  -------------------------------------------------------------------    -------------------
    OLOGIC_X1Y84         ODDR (Prop_oddr_C_Q)         0.204     2.369 r  HDMI_i/DVI_Transmitter_0/inst/par_to_ser_inst2/ODDR_inst/Q
                         net (fo=1, routed)           0.001     2.370    HDMI_i/DVI_Transmitter_0/inst/ser_data_r[0]
    J21                  OBUFDS (Prop_obufds_I_O)     0.925     3.295 r  HDMI_i/DVI_Transmitter_0/inst/OBUFDS_inst2/O
                         net (fo=0)                   0.000     3.295    tmds_data_p_0[2]
    J21                                                               r  tmds_data_p_0[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 HDMI_i/DVI_Transmitter_0/inst/par_to_ser_inst0/ODDR_inst/C
                            (falling edge-triggered cell ODDR clocked by clk_5x_HDMI_clk_wiz_0_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            tmds_data_p_0[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Fast Process Corner
  Data Path Delay:        1.133ns  (logic 1.132ns (99.912%)  route 0.001ns (0.088%))
  Logic Levels:           1  (OBUFDS=1)
  Clock Uncertainty:      0.240ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.142ns
    Phase Error              (PE):    0.165ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_5x_HDMI_clk_wiz_0_0 fall edge)
                                                      2.500     2.500 f  
    M19                                               0.000     2.500 f  clk_in1_0 (IN)
                         net (fo=0)                   0.000     2.500    HDMI_i/clk_wiz_0/inst/clk_in1
    M19                  IBUF (Prop_ibuf_I_O)         0.392     2.892 f  HDMI_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     3.373    HDMI_i/clk_wiz_0/inst/clk_in1_HDMI_clk_wiz_0_0
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.727     0.646 f  HDMI_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.592     1.238    HDMI_i/clk_wiz_0/inst/clk_5x_HDMI_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.267 f  HDMI_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=54, routed)          0.894     2.161    HDMI_i/DVI_Transmitter_0/inst/par_to_ser_inst0/clk_5x
    OLOGIC_X1Y70         ODDR                                         f  HDMI_i/DVI_Transmitter_0/inst/par_to_ser_inst0/ODDR_inst/C
  -------------------------------------------------------------------    -------------------
    OLOGIC_X1Y70         ODDR (Prop_oddr_C_Q)         0.204     2.365 r  HDMI_i/DVI_Transmitter_0/inst/par_to_ser_inst0/ODDR_inst/Q
                         net (fo=1, routed)           0.001     2.366    HDMI_i/DVI_Transmitter_0/inst/ser_data_b[0]
    M21                  OBUFDS (Prop_obufds_I_O)     0.928     3.294 r  HDMI_i/DVI_Transmitter_0/inst/OBUFDS_inst0/O
                         net (fo=0)                   0.000     3.294    tmds_data_p_0[0]
    M21                                                               r  tmds_data_p_0[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 HDMI_i/DVI_Transmitter_0/inst/par_to_ser_inst1/ODDR_inst/C
                            (falling edge-triggered cell ODDR clocked by clk_5x_HDMI_clk_wiz_0_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            tmds_data_n_0[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Fast Process Corner
  Data Path Delay:        1.116ns  (logic 1.115ns (99.910%)  route 0.001ns (0.090%))
  Logic Levels:           1  (OBUFDS=1)
  Clock Uncertainty:      0.240ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.142ns
    Phase Error              (PE):    0.165ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_5x_HDMI_clk_wiz_0_0 fall edge)
                                                      2.500     2.500 f  
    M19                                               0.000     2.500 f  clk_in1_0 (IN)
                         net (fo=0)                   0.000     2.500    HDMI_i/clk_wiz_0/inst/clk_in1
    M19                  IBUF (Prop_ibuf_I_O)         0.392     2.892 f  HDMI_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     3.373    HDMI_i/clk_wiz_0/inst/clk_in1_HDMI_clk_wiz_0_0
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.727     0.646 f  HDMI_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.592     1.238    HDMI_i/clk_wiz_0/inst/clk_5x_HDMI_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.267 f  HDMI_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=54, routed)          0.894     2.161    HDMI_i/DVI_Transmitter_0/inst/par_to_ser_inst1/clk_5x
    OLOGIC_X1Y80         ODDR                                         f  HDMI_i/DVI_Transmitter_0/inst/par_to_ser_inst1/ODDR_inst/C
  -------------------------------------------------------------------    -------------------
    OLOGIC_X1Y80         ODDR (Prop_oddr_C_Q)         0.204     2.365 r  HDMI_i/DVI_Transmitter_0/inst/par_to_ser_inst1/ODDR_inst/Q
                         net (fo=1, routed)           0.001     2.366    HDMI_i/DVI_Transmitter_0/inst/ser_data_g[0]
    L21                  OBUFDS (Prop_obufds_I_OB)    0.911     3.277 r  HDMI_i/DVI_Transmitter_0/inst/OBUFDS_inst1/OB
                         net (fo=0)                   0.000     3.277    tmds_data_n_0[1]
    L22                                                               r  tmds_data_n_0[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 HDMI_i/DVI_Transmitter_0/inst/par_to_ser_inst1/ODDR_inst/C
                            (falling edge-triggered cell ODDR clocked by clk_5x_HDMI_clk_wiz_0_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            tmds_data_p_0[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Fast Process Corner
  Data Path Delay:        1.115ns  (logic 1.114ns (99.910%)  route 0.001ns (0.090%))
  Logic Levels:           1  (OBUFDS=1)
  Clock Uncertainty:      0.240ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.142ns
    Phase Error              (PE):    0.165ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_5x_HDMI_clk_wiz_0_0 fall edge)
                                                      2.500     2.500 f  
    M19                                               0.000     2.500 f  clk_in1_0 (IN)
                         net (fo=0)                   0.000     2.500    HDMI_i/clk_wiz_0/inst/clk_in1
    M19                  IBUF (Prop_ibuf_I_O)         0.392     2.892 f  HDMI_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     3.373    HDMI_i/clk_wiz_0/inst/clk_in1_HDMI_clk_wiz_0_0
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.727     0.646 f  HDMI_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.592     1.238    HDMI_i/clk_wiz_0/inst/clk_5x_HDMI_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.267 f  HDMI_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=54, routed)          0.894     2.161    HDMI_i/DVI_Transmitter_0/inst/par_to_ser_inst1/clk_5x
    OLOGIC_X1Y80         ODDR                                         f  HDMI_i/DVI_Transmitter_0/inst/par_to_ser_inst1/ODDR_inst/C
  -------------------------------------------------------------------    -------------------
    OLOGIC_X1Y80         ODDR (Prop_oddr_C_Q)         0.204     2.365 r  HDMI_i/DVI_Transmitter_0/inst/par_to_ser_inst1/ODDR_inst/Q
                         net (fo=1, routed)           0.001     2.366    HDMI_i/DVI_Transmitter_0/inst/ser_data_g[0]
    L21                  OBUFDS (Prop_obufds_I_O)     0.910     3.276 r  HDMI_i/DVI_Transmitter_0/inst/OBUFDS_inst1/O
                         net (fo=0)                   0.000     3.276    tmds_data_p_0[1]
    L21                                                               r  tmds_data_p_0[1] (OUT)
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 HDMI_i/DVI_Transmitter_0/inst/par_to_ser_inst1/ODDR_inst/C
                            (rising edge-triggered cell ODDR clocked by clk_5x_HDMI_clk_wiz_0_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            tmds_data_p_0[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Slow Process Corner
  Data Path Delay:        2.118ns  (logic 2.117ns (99.953%)  route 0.001ns (0.047%))
  Logic Levels:           1  (OBUFDS=1)
  Clock Uncertainty:      0.240ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.142ns
    Phase Error              (PE):    0.165ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_5x_HDMI_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    M19                                               0.000     0.000 r  clk_in1_0 (IN)
                         net (fo=0)                   0.000     0.000    HDMI_i/clk_wiz_0/inst/clk_in1
    M19                  IBUF (Prop_ibuf_I_O)         1.366     1.366 r  HDMI_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181     2.547    HDMI_i/clk_wiz_0/inst/clk_in1_HDMI_clk_wiz_0_0
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -8.032    -5.485 r  HDMI_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.720    -3.765    HDMI_i/clk_wiz_0/inst/clk_5x_HDMI_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    -3.674 r  HDMI_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=54, routed)          1.653    -2.020    HDMI_i/DVI_Transmitter_0/inst/par_to_ser_inst1/clk_5x
    OLOGIC_X1Y80         ODDR                                         r  HDMI_i/DVI_Transmitter_0/inst/par_to_ser_inst1/ODDR_inst/C
  -------------------------------------------------------------------    -------------------
    OLOGIC_X1Y80         ODDR (Prop_oddr_C_Q)         0.411    -1.609 r  HDMI_i/DVI_Transmitter_0/inst/par_to_ser_inst1/ODDR_inst/Q
                         net (fo=1, routed)           0.001    -1.608    HDMI_i/DVI_Transmitter_0/inst/ser_data_g[0]
    L21                  OBUFDS (Prop_obufds_I_O)     1.706     0.098 r  HDMI_i/DVI_Transmitter_0/inst/OBUFDS_inst1/O
                         net (fo=0)                   0.000     0.098    tmds_data_p_0[1]
    L21                                                               r  tmds_data_p_0[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 HDMI_i/DVI_Transmitter_0/inst/par_to_ser_inst1/ODDR_inst/C
                            (rising edge-triggered cell ODDR clocked by clk_5x_HDMI_clk_wiz_0_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            tmds_data_n_0[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Slow Process Corner
  Data Path Delay:        2.119ns  (logic 2.118ns (99.953%)  route 0.001ns (0.047%))
  Logic Levels:           1  (OBUFDS=1)
  Clock Uncertainty:      0.240ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.142ns
    Phase Error              (PE):    0.165ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_5x_HDMI_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    M19                                               0.000     0.000 r  clk_in1_0 (IN)
                         net (fo=0)                   0.000     0.000    HDMI_i/clk_wiz_0/inst/clk_in1
    M19                  IBUF (Prop_ibuf_I_O)         1.366     1.366 r  HDMI_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181     2.547    HDMI_i/clk_wiz_0/inst/clk_in1_HDMI_clk_wiz_0_0
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -8.032    -5.485 r  HDMI_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.720    -3.765    HDMI_i/clk_wiz_0/inst/clk_5x_HDMI_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    -3.674 r  HDMI_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=54, routed)          1.653    -2.020    HDMI_i/DVI_Transmitter_0/inst/par_to_ser_inst1/clk_5x
    OLOGIC_X1Y80         ODDR                                         r  HDMI_i/DVI_Transmitter_0/inst/par_to_ser_inst1/ODDR_inst/C
  -------------------------------------------------------------------    -------------------
    OLOGIC_X1Y80         ODDR (Prop_oddr_C_Q)         0.411    -1.609 r  HDMI_i/DVI_Transmitter_0/inst/par_to_ser_inst1/ODDR_inst/Q
                         net (fo=1, routed)           0.001    -1.608    HDMI_i/DVI_Transmitter_0/inst/ser_data_g[0]
    L21                  OBUFDS (Prop_obufds_I_OB)    1.707     0.099 r  HDMI_i/DVI_Transmitter_0/inst/OBUFDS_inst1/OB
                         net (fo=0)                   0.000     0.099    tmds_data_n_0[1]
    L22                                                               r  tmds_data_n_0[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 HDMI_i/DVI_Transmitter_0/inst/par_to_ser_inst0/ODDR_inst/C
                            (rising edge-triggered cell ODDR clocked by clk_5x_HDMI_clk_wiz_0_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            tmds_data_p_0[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Slow Process Corner
  Data Path Delay:        2.136ns  (logic 2.135ns (99.953%)  route 0.001ns (0.047%))
  Logic Levels:           1  (OBUFDS=1)
  Clock Uncertainty:      0.240ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.142ns
    Phase Error              (PE):    0.165ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_5x_HDMI_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    M19                                               0.000     0.000 r  clk_in1_0 (IN)
                         net (fo=0)                   0.000     0.000    HDMI_i/clk_wiz_0/inst/clk_in1
    M19                  IBUF (Prop_ibuf_I_O)         1.366     1.366 r  HDMI_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181     2.547    HDMI_i/clk_wiz_0/inst/clk_in1_HDMI_clk_wiz_0_0
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -8.032    -5.485 r  HDMI_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.720    -3.765    HDMI_i/clk_wiz_0/inst/clk_5x_HDMI_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    -3.674 r  HDMI_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=54, routed)          1.653    -2.020    HDMI_i/DVI_Transmitter_0/inst/par_to_ser_inst0/clk_5x
    OLOGIC_X1Y70         ODDR                                         r  HDMI_i/DVI_Transmitter_0/inst/par_to_ser_inst0/ODDR_inst/C
  -------------------------------------------------------------------    -------------------
    OLOGIC_X1Y70         ODDR (Prop_oddr_C_Q)         0.411    -1.609 r  HDMI_i/DVI_Transmitter_0/inst/par_to_ser_inst0/ODDR_inst/Q
                         net (fo=1, routed)           0.001    -1.608    HDMI_i/DVI_Transmitter_0/inst/ser_data_b[0]
    M21                  OBUFDS (Prop_obufds_I_O)     1.724     0.116 r  HDMI_i/DVI_Transmitter_0/inst/OBUFDS_inst0/O
                         net (fo=0)                   0.000     0.116    tmds_data_p_0[0]
    M21                                                               r  tmds_data_p_0[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 HDMI_i/DVI_Transmitter_0/inst/par_to_ser_inst2/ODDR_inst/C
                            (rising edge-triggered cell ODDR clocked by clk_5x_HDMI_clk_wiz_0_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            tmds_data_p_0[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Slow Process Corner
  Data Path Delay:        2.133ns  (logic 2.132ns (99.953%)  route 0.001ns (0.047%))
  Logic Levels:           1  (OBUFDS=1)
  Clock Uncertainty:      0.240ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.142ns
    Phase Error              (PE):    0.165ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_5x_HDMI_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    M19                                               0.000     0.000 r  clk_in1_0 (IN)
                         net (fo=0)                   0.000     0.000    HDMI_i/clk_wiz_0/inst/clk_in1
    M19                  IBUF (Prop_ibuf_I_O)         1.366     1.366 r  HDMI_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181     2.547    HDMI_i/clk_wiz_0/inst/clk_in1_HDMI_clk_wiz_0_0
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -8.032    -5.485 r  HDMI_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.720    -3.765    HDMI_i/clk_wiz_0/inst/clk_5x_HDMI_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    -3.674 r  HDMI_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=54, routed)          1.657    -2.016    HDMI_i/DVI_Transmitter_0/inst/par_to_ser_inst2/clk_5x
    OLOGIC_X1Y84         ODDR                                         r  HDMI_i/DVI_Transmitter_0/inst/par_to_ser_inst2/ODDR_inst/C
  -------------------------------------------------------------------    -------------------
    OLOGIC_X1Y84         ODDR (Prop_oddr_C_Q)         0.411    -1.605 r  HDMI_i/DVI_Transmitter_0/inst/par_to_ser_inst2/ODDR_inst/Q
                         net (fo=1, routed)           0.001    -1.604    HDMI_i/DVI_Transmitter_0/inst/ser_data_r[0]
    J21                  OBUFDS (Prop_obufds_I_O)     1.721     0.116 r  HDMI_i/DVI_Transmitter_0/inst/OBUFDS_inst2/O
                         net (fo=0)                   0.000     0.116    tmds_data_p_0[2]
    J21                                                               r  tmds_data_p_0[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 HDMI_i/DVI_Transmitter_0/inst/par_to_ser_inst0/ODDR_inst/C
                            (rising edge-triggered cell ODDR clocked by clk_5x_HDMI_clk_wiz_0_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            tmds_data_n_0[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Slow Process Corner
  Data Path Delay:        2.137ns  (logic 2.136ns (99.953%)  route 0.001ns (0.047%))
  Logic Levels:           1  (OBUFDS=1)
  Clock Uncertainty:      0.240ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.142ns
    Phase Error              (PE):    0.165ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_5x_HDMI_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    M19                                               0.000     0.000 r  clk_in1_0 (IN)
                         net (fo=0)                   0.000     0.000    HDMI_i/clk_wiz_0/inst/clk_in1
    M19                  IBUF (Prop_ibuf_I_O)         1.366     1.366 r  HDMI_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181     2.547    HDMI_i/clk_wiz_0/inst/clk_in1_HDMI_clk_wiz_0_0
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -8.032    -5.485 r  HDMI_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.720    -3.765    HDMI_i/clk_wiz_0/inst/clk_5x_HDMI_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    -3.674 r  HDMI_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=54, routed)          1.653    -2.020    HDMI_i/DVI_Transmitter_0/inst/par_to_ser_inst0/clk_5x
    OLOGIC_X1Y70         ODDR                                         r  HDMI_i/DVI_Transmitter_0/inst/par_to_ser_inst0/ODDR_inst/C
  -------------------------------------------------------------------    -------------------
    OLOGIC_X1Y70         ODDR (Prop_oddr_C_Q)         0.411    -1.609 r  HDMI_i/DVI_Transmitter_0/inst/par_to_ser_inst0/ODDR_inst/Q
                         net (fo=1, routed)           0.001    -1.608    HDMI_i/DVI_Transmitter_0/inst/ser_data_b[0]
    M21                  OBUFDS (Prop_obufds_I_OB)    1.725     0.117 r  HDMI_i/DVI_Transmitter_0/inst/OBUFDS_inst0/OB
                         net (fo=0)                   0.000     0.117    tmds_data_n_0[0]
    M22                                                               r  tmds_data_n_0[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 HDMI_i/DVI_Transmitter_0/inst/par_to_ser_inst2/ODDR_inst/C
                            (rising edge-triggered cell ODDR clocked by clk_5x_HDMI_clk_wiz_0_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            tmds_data_n_0[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Slow Process Corner
  Data Path Delay:        2.134ns  (logic 2.133ns (99.953%)  route 0.001ns (0.047%))
  Logic Levels:           1  (OBUFDS=1)
  Clock Uncertainty:      0.240ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.142ns
    Phase Error              (PE):    0.165ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_5x_HDMI_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    M19                                               0.000     0.000 r  clk_in1_0 (IN)
                         net (fo=0)                   0.000     0.000    HDMI_i/clk_wiz_0/inst/clk_in1
    M19                  IBUF (Prop_ibuf_I_O)         1.366     1.366 r  HDMI_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181     2.547    HDMI_i/clk_wiz_0/inst/clk_in1_HDMI_clk_wiz_0_0
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -8.032    -5.485 r  HDMI_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.720    -3.765    HDMI_i/clk_wiz_0/inst/clk_5x_HDMI_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    -3.674 r  HDMI_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=54, routed)          1.657    -2.016    HDMI_i/DVI_Transmitter_0/inst/par_to_ser_inst2/clk_5x
    OLOGIC_X1Y84         ODDR                                         r  HDMI_i/DVI_Transmitter_0/inst/par_to_ser_inst2/ODDR_inst/C
  -------------------------------------------------------------------    -------------------
    OLOGIC_X1Y84         ODDR (Prop_oddr_C_Q)         0.411    -1.605 r  HDMI_i/DVI_Transmitter_0/inst/par_to_ser_inst2/ODDR_inst/Q
                         net (fo=1, routed)           0.001    -1.604    HDMI_i/DVI_Transmitter_0/inst/ser_data_r[0]
    J21                  OBUFDS (Prop_obufds_I_OB)    1.722     0.117 r  HDMI_i/DVI_Transmitter_0/inst/OBUFDS_inst2/OB
                         net (fo=0)                   0.000     0.117    tmds_data_n_0[2]
    J22                                                               r  tmds_data_n_0[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 HDMI_i/DVI_Transmitter_0/inst/par_to_ser_inst3/ODDR_inst/C
                            (rising edge-triggered cell ODDR clocked by clk_5x_HDMI_clk_wiz_0_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            tmds_clk_p_0
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Slow Process Corner
  Data Path Delay:        2.143ns  (logic 2.142ns (99.953%)  route 0.001ns (0.047%))
  Logic Levels:           1  (OBUFDS=1)
  Clock Uncertainty:      0.240ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.142ns
    Phase Error              (PE):    0.165ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_5x_HDMI_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    M19                                               0.000     0.000 r  clk_in1_0 (IN)
                         net (fo=0)                   0.000     0.000    HDMI_i/clk_wiz_0/inst/clk_in1
    M19                  IBUF (Prop_ibuf_I_O)         1.366     1.366 r  HDMI_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181     2.547    HDMI_i/clk_wiz_0/inst/clk_in1_HDMI_clk_wiz_0_0
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -8.032    -5.485 r  HDMI_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.720    -3.765    HDMI_i/clk_wiz_0/inst/clk_5x_HDMI_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    -3.674 r  HDMI_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=54, routed)          1.652    -2.021    HDMI_i/DVI_Transmitter_0/inst/par_to_ser_inst3/clk_5x
    OLOGIC_X1Y72         ODDR                                         r  HDMI_i/DVI_Transmitter_0/inst/par_to_ser_inst3/ODDR_inst/C
  -------------------------------------------------------------------    -------------------
    OLOGIC_X1Y72         ODDR (Prop_oddr_C_Q)         0.411    -1.610 r  HDMI_i/DVI_Transmitter_0/inst/par_to_ser_inst3/ODDR_inst/Q
                         net (fo=1, routed)           0.001    -1.609    HDMI_i/DVI_Transmitter_0/inst/ser_data_clk[0]
    N19                  OBUFDS (Prop_obufds_I_O)     1.731     0.122 r  HDMI_i/DVI_Transmitter_0/inst/OBUFDS_inst3/O
                         net (fo=0)                   0.000     0.122    tmds_clk_p_0
    N19                                                               r  tmds_clk_p_0 (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 HDMI_i/DVI_Transmitter_0/inst/par_to_ser_inst3/ODDR_inst/C
                            (rising edge-triggered cell ODDR clocked by clk_5x_HDMI_clk_wiz_0_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            tmds_clk_n_0
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Slow Process Corner
  Data Path Delay:        2.144ns  (logic 2.143ns (99.953%)  route 0.001ns (0.047%))
  Logic Levels:           1  (OBUFDS=1)
  Clock Uncertainty:      0.240ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.142ns
    Phase Error              (PE):    0.165ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_5x_HDMI_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    M19                                               0.000     0.000 r  clk_in1_0 (IN)
                         net (fo=0)                   0.000     0.000    HDMI_i/clk_wiz_0/inst/clk_in1
    M19                  IBUF (Prop_ibuf_I_O)         1.366     1.366 r  HDMI_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181     2.547    HDMI_i/clk_wiz_0/inst/clk_in1_HDMI_clk_wiz_0_0
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -8.032    -5.485 r  HDMI_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.720    -3.765    HDMI_i/clk_wiz_0/inst/clk_5x_HDMI_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    -3.674 r  HDMI_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=54, routed)          1.652    -2.021    HDMI_i/DVI_Transmitter_0/inst/par_to_ser_inst3/clk_5x
    OLOGIC_X1Y72         ODDR                                         r  HDMI_i/DVI_Transmitter_0/inst/par_to_ser_inst3/ODDR_inst/C
  -------------------------------------------------------------------    -------------------
    OLOGIC_X1Y72         ODDR (Prop_oddr_C_Q)         0.411    -1.610 r  HDMI_i/DVI_Transmitter_0/inst/par_to_ser_inst3/ODDR_inst/Q
                         net (fo=1, routed)           0.001    -1.609    HDMI_i/DVI_Transmitter_0/inst/ser_data_clk[0]
    N19                  OBUFDS (Prop_obufds_I_OB)    1.732     0.123 r  HDMI_i/DVI_Transmitter_0/inst/OBUFDS_inst3/OB
                         net (fo=0)                   0.000     0.123    tmds_clk_n_0
    N20                                                               r  tmds_clk_n_0 (OUT)
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  clkfbout_HDMI_clk_wiz_0_0
  To Clock:  

Max Delay             1 Endpoint
Min Delay             1 Endpoint
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 HDMI_i/clk_wiz_0/inst/plle2_adv_inst/CLKFBOUT
                            (clock source 'clkfbout_HDMI_clk_wiz_0_0'  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            HDMI_i/clk_wiz_0/inst/plle2_adv_inst/CLKFBIN
  Path Group:             (none)
  Path Type:              Max at Fast Process Corner
  Data Path Delay:        1.485ns  (logic 0.029ns (1.953%)  route 1.456ns (98.047%))
  Logic Levels:           1  (BUFG=1)
  Clock Uncertainty:      0.225ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.110ns
    Phase Error              (PE):    0.165ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkfbout_HDMI_clk_wiz_0_0 fall edge)
                                                     10.000    10.000 f  
    M19                                               0.000    10.000 f  clk_in1_0 (IN)
                         net (fo=0)                   0.000    10.000    HDMI_i/clk_wiz_0/inst/clk_in1
    M19                  IBUF (Prop_ibuf_I_O)         0.392    10.392 f  HDMI_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481    10.873    HDMI_i/clk_wiz_0/inst/clk_in1_HDMI_clk_wiz_0_0
  -------------------------------------------------------------------    -------------------
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKFBOUT)
                                                     -2.727     8.146 f  HDMI_i/clk_wiz_0/inst/plle2_adv_inst/CLKFBOUT
                         net (fo=1, routed)           0.592     8.738    HDMI_i/clk_wiz_0/inst/clkfbout_HDMI_clk_wiz_0_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.029     8.767 f  HDMI_i/clk_wiz_0/inst/clkf_buf/O
                         net (fo=1, routed)           0.864     9.631    HDMI_i/clk_wiz_0/inst/clkfbout_buf_HDMI_clk_wiz_0_0
    PLLE2_ADV_X1Y1       PLLE2_ADV                                    f  HDMI_i/clk_wiz_0/inst/plle2_adv_inst/CLKFBIN
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 HDMI_i/clk_wiz_0/inst/plle2_adv_inst/CLKFBOUT
                            (clock source 'clkfbout_HDMI_clk_wiz_0_0'  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            HDMI_i/clk_wiz_0/inst/plle2_adv_inst/CLKFBIN
  Path Group:             (none)
  Path Type:              Min at Slow Process Corner
  Data Path Delay:        3.429ns  (logic 0.091ns (2.654%)  route 3.338ns (97.346%))
  Logic Levels:           1  (BUFG=1)
  Clock Uncertainty:      0.225ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.110ns
    Phase Error              (PE):    0.165ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkfbout_HDMI_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    M19                                               0.000     0.000 r  clk_in1_0 (IN)
                         net (fo=0)                   0.000     0.000    HDMI_i/clk_wiz_0/inst/clk_in1
    M19                  IBUF (Prop_ibuf_I_O)         1.366     1.366 r  HDMI_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181     2.547    HDMI_i/clk_wiz_0/inst/clk_in1_HDMI_clk_wiz_0_0
  -------------------------------------------------------------------    -------------------
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKFBOUT)
                                                     -8.032    -5.485 r  HDMI_i/clk_wiz_0/inst/plle2_adv_inst/CLKFBOUT
                         net (fo=1, routed)           1.720    -3.765    HDMI_i/clk_wiz_0/inst/clkfbout_HDMI_clk_wiz_0_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.091    -3.674 r  HDMI_i/clk_wiz_0/inst/clkf_buf/O
                         net (fo=1, routed)           1.618    -2.056    HDMI_i/clk_wiz_0/inst/clkfbout_buf_HDMI_clk_wiz_0_0
    PLLE2_ADV_X1Y1       PLLE2_ADV                                    r  HDMI_i/clk_wiz_0/inst/plle2_adv_inst/CLKFBIN
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  clk_1x_HDMI_clk_wiz_0_0

Max Delay           163 Endpoints
Min Delay           163 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 rstn[0]
                            (input port)
  Destination:            HDMI_i/DVI_Transmitter_0/inst/encoder_inst2/data_in_reg_reg[4]/CLR
                            (recovery check against rising-edge clock clk_1x_HDMI_clk_wiz_0_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        7.054ns  (logic 1.578ns (22.370%)  route 5.476ns (77.630%))
  Logic Levels:           2  (IBUF=1 LUT2=1)
  Clock Path Skew:        -2.070ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.070ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.270ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.204ns
    Phase Error              (PE):    0.165ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    J20                                               0.000     0.000 r  rstn[0] (IN)
                         net (fo=0)                   0.000     0.000    rstn[0]
    J20                  IBUF (Prop_ibuf_I_O)         1.454     1.454 r  rstn_IBUF[0]_inst/O
                         net (fo=2, routed)           1.281     2.735    HDMI_i/util_vector_logic_1/Op2[0]
    SLICE_X113Y87        LUT2 (Prop_lut2_I1_O)        0.124     2.859 f  HDMI_i/util_vector_logic_1/Res[0]_INST_0/O
                         net (fo=163, routed)         4.195     7.054    HDMI_i/DVI_Transmitter_0/inst/encoder_inst2/data_out_reg[9]_1
    SLICE_X103Y86        FDCE                                         f  HDMI_i/DVI_Transmitter_0/inst/encoder_inst2/data_in_reg_reg[4]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_1x_HDMI_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    M19                                               0.000     0.000 r  clk_in1_0 (IN)
                         net (fo=0)                   0.000     0.000    HDMI_i/clk_wiz_0/inst/clk_in1
    M19                  IBUF (Prop_ibuf_I_O)         1.366     1.366 r  HDMI_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181     2.547    HDMI_i/clk_wiz_0/inst/clk_in1_HDMI_clk_wiz_0_0
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.032    -5.485 r  HDMI_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.720    -3.765    HDMI_i/clk_wiz_0/inst/clk_1x_HDMI_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    -3.674 r  HDMI_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=163, routed)         1.604    -2.070    HDMI_i/DVI_Transmitter_0/inst/encoder_inst2/clk_1x
    SLICE_X103Y86        FDCE                                         r  HDMI_i/DVI_Transmitter_0/inst/encoder_inst2/data_in_reg_reg[4]/C

Slack:                    inf
  Source:                 rstn[0]
                            (input port)
  Destination:            HDMI_i/DVI_Transmitter_0/inst/encoder_inst2/data_in_reg_reg[5]/CLR
                            (recovery check against rising-edge clock clk_1x_HDMI_clk_wiz_0_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        7.054ns  (logic 1.578ns (22.370%)  route 5.476ns (77.630%))
  Logic Levels:           2  (IBUF=1 LUT2=1)
  Clock Path Skew:        -2.070ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.070ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.270ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.204ns
    Phase Error              (PE):    0.165ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    J20                                               0.000     0.000 r  rstn[0] (IN)
                         net (fo=0)                   0.000     0.000    rstn[0]
    J20                  IBUF (Prop_ibuf_I_O)         1.454     1.454 r  rstn_IBUF[0]_inst/O
                         net (fo=2, routed)           1.281     2.735    HDMI_i/util_vector_logic_1/Op2[0]
    SLICE_X113Y87        LUT2 (Prop_lut2_I1_O)        0.124     2.859 f  HDMI_i/util_vector_logic_1/Res[0]_INST_0/O
                         net (fo=163, routed)         4.195     7.054    HDMI_i/DVI_Transmitter_0/inst/encoder_inst2/data_out_reg[9]_1
    SLICE_X102Y86        FDCE                                         f  HDMI_i/DVI_Transmitter_0/inst/encoder_inst2/data_in_reg_reg[5]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_1x_HDMI_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    M19                                               0.000     0.000 r  clk_in1_0 (IN)
                         net (fo=0)                   0.000     0.000    HDMI_i/clk_wiz_0/inst/clk_in1
    M19                  IBUF (Prop_ibuf_I_O)         1.366     1.366 r  HDMI_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181     2.547    HDMI_i/clk_wiz_0/inst/clk_in1_HDMI_clk_wiz_0_0
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.032    -5.485 r  HDMI_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.720    -3.765    HDMI_i/clk_wiz_0/inst/clk_1x_HDMI_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    -3.674 r  HDMI_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=163, routed)         1.604    -2.070    HDMI_i/DVI_Transmitter_0/inst/encoder_inst2/clk_1x
    SLICE_X102Y86        FDCE                                         r  HDMI_i/DVI_Transmitter_0/inst/encoder_inst2/data_in_reg_reg[5]/C

Slack:                    inf
  Source:                 rstn[0]
                            (input port)
  Destination:            HDMI_i/DVI_Transmitter_0/inst/encoder_inst2/data_in_reg_reg[7]/CLR
                            (recovery check against rising-edge clock clk_1x_HDMI_clk_wiz_0_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        7.054ns  (logic 1.578ns (22.370%)  route 5.476ns (77.630%))
  Logic Levels:           2  (IBUF=1 LUT2=1)
  Clock Path Skew:        -2.070ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.070ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.270ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.204ns
    Phase Error              (PE):    0.165ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    J20                                               0.000     0.000 r  rstn[0] (IN)
                         net (fo=0)                   0.000     0.000    rstn[0]
    J20                  IBUF (Prop_ibuf_I_O)         1.454     1.454 r  rstn_IBUF[0]_inst/O
                         net (fo=2, routed)           1.281     2.735    HDMI_i/util_vector_logic_1/Op2[0]
    SLICE_X113Y87        LUT2 (Prop_lut2_I1_O)        0.124     2.859 f  HDMI_i/util_vector_logic_1/Res[0]_INST_0/O
                         net (fo=163, routed)         4.195     7.054    HDMI_i/DVI_Transmitter_0/inst/encoder_inst2/data_out_reg[9]_1
    SLICE_X103Y86        FDCE                                         f  HDMI_i/DVI_Transmitter_0/inst/encoder_inst2/data_in_reg_reg[7]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_1x_HDMI_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    M19                                               0.000     0.000 r  clk_in1_0 (IN)
                         net (fo=0)                   0.000     0.000    HDMI_i/clk_wiz_0/inst/clk_in1
    M19                  IBUF (Prop_ibuf_I_O)         1.366     1.366 r  HDMI_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181     2.547    HDMI_i/clk_wiz_0/inst/clk_in1_HDMI_clk_wiz_0_0
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.032    -5.485 r  HDMI_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.720    -3.765    HDMI_i/clk_wiz_0/inst/clk_1x_HDMI_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    -3.674 r  HDMI_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=163, routed)         1.604    -2.070    HDMI_i/DVI_Transmitter_0/inst/encoder_inst2/clk_1x
    SLICE_X103Y86        FDCE                                         r  HDMI_i/DVI_Transmitter_0/inst/encoder_inst2/data_in_reg_reg[7]/C

Slack:                    inf
  Source:                 rstn[0]
                            (input port)
  Destination:            HDMI_i/DVI_Transmitter_0/inst/encoder_inst2/q_m_n1_reg[1]/CLR
                            (recovery check against rising-edge clock clk_1x_HDMI_clk_wiz_0_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        7.054ns  (logic 1.578ns (22.370%)  route 5.476ns (77.630%))
  Logic Levels:           2  (IBUF=1 LUT2=1)
  Clock Path Skew:        -2.070ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.070ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.270ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.204ns
    Phase Error              (PE):    0.165ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    J20                                               0.000     0.000 r  rstn[0] (IN)
                         net (fo=0)                   0.000     0.000    rstn[0]
    J20                  IBUF (Prop_ibuf_I_O)         1.454     1.454 r  rstn_IBUF[0]_inst/O
                         net (fo=2, routed)           1.281     2.735    HDMI_i/util_vector_logic_1/Op2[0]
    SLICE_X113Y87        LUT2 (Prop_lut2_I1_O)        0.124     2.859 f  HDMI_i/util_vector_logic_1/Res[0]_INST_0/O
                         net (fo=163, routed)         4.195     7.054    HDMI_i/DVI_Transmitter_0/inst/encoder_inst2/data_out_reg[9]_1
    SLICE_X102Y86        FDCE                                         f  HDMI_i/DVI_Transmitter_0/inst/encoder_inst2/q_m_n1_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_1x_HDMI_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    M19                                               0.000     0.000 r  clk_in1_0 (IN)
                         net (fo=0)                   0.000     0.000    HDMI_i/clk_wiz_0/inst/clk_in1
    M19                  IBUF (Prop_ibuf_I_O)         1.366     1.366 r  HDMI_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181     2.547    HDMI_i/clk_wiz_0/inst/clk_in1_HDMI_clk_wiz_0_0
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.032    -5.485 r  HDMI_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.720    -3.765    HDMI_i/clk_wiz_0/inst/clk_1x_HDMI_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    -3.674 r  HDMI_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=163, routed)         1.604    -2.070    HDMI_i/DVI_Transmitter_0/inst/encoder_inst2/clk_1x
    SLICE_X102Y86        FDCE                                         r  HDMI_i/DVI_Transmitter_0/inst/encoder_inst2/q_m_n1_reg[1]/C

Slack:                    inf
  Source:                 rstn[0]
                            (input port)
  Destination:            HDMI_i/DVI_Transmitter_0/inst/encoder_inst2/q_m_n1_reg[2]/CLR
                            (recovery check against rising-edge clock clk_1x_HDMI_clk_wiz_0_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        7.054ns  (logic 1.578ns (22.370%)  route 5.476ns (77.630%))
  Logic Levels:           2  (IBUF=1 LUT2=1)
  Clock Path Skew:        -2.070ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.070ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.270ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.204ns
    Phase Error              (PE):    0.165ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    J20                                               0.000     0.000 r  rstn[0] (IN)
                         net (fo=0)                   0.000     0.000    rstn[0]
    J20                  IBUF (Prop_ibuf_I_O)         1.454     1.454 r  rstn_IBUF[0]_inst/O
                         net (fo=2, routed)           1.281     2.735    HDMI_i/util_vector_logic_1/Op2[0]
    SLICE_X113Y87        LUT2 (Prop_lut2_I1_O)        0.124     2.859 f  HDMI_i/util_vector_logic_1/Res[0]_INST_0/O
                         net (fo=163, routed)         4.195     7.054    HDMI_i/DVI_Transmitter_0/inst/encoder_inst2/data_out_reg[9]_1
    SLICE_X102Y86        FDCE                                         f  HDMI_i/DVI_Transmitter_0/inst/encoder_inst2/q_m_n1_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_1x_HDMI_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    M19                                               0.000     0.000 r  clk_in1_0 (IN)
                         net (fo=0)                   0.000     0.000    HDMI_i/clk_wiz_0/inst/clk_in1
    M19                  IBUF (Prop_ibuf_I_O)         1.366     1.366 r  HDMI_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181     2.547    HDMI_i/clk_wiz_0/inst/clk_in1_HDMI_clk_wiz_0_0
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.032    -5.485 r  HDMI_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.720    -3.765    HDMI_i/clk_wiz_0/inst/clk_1x_HDMI_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    -3.674 r  HDMI_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=163, routed)         1.604    -2.070    HDMI_i/DVI_Transmitter_0/inst/encoder_inst2/clk_1x
    SLICE_X102Y86        FDCE                                         r  HDMI_i/DVI_Transmitter_0/inst/encoder_inst2/q_m_n1_reg[2]/C

Slack:                    inf
  Source:                 rstn[0]
                            (input port)
  Destination:            HDMI_i/DVI_Transmitter_0/inst/encoder_inst2/q_m_reg_reg[5]/CLR
                            (recovery check against rising-edge clock clk_1x_HDMI_clk_wiz_0_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        7.054ns  (logic 1.578ns (22.370%)  route 5.476ns (77.630%))
  Logic Levels:           2  (IBUF=1 LUT2=1)
  Clock Path Skew:        -2.070ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.070ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.270ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.204ns
    Phase Error              (PE):    0.165ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    J20                                               0.000     0.000 r  rstn[0] (IN)
                         net (fo=0)                   0.000     0.000    rstn[0]
    J20                  IBUF (Prop_ibuf_I_O)         1.454     1.454 r  rstn_IBUF[0]_inst/O
                         net (fo=2, routed)           1.281     2.735    HDMI_i/util_vector_logic_1/Op2[0]
    SLICE_X113Y87        LUT2 (Prop_lut2_I1_O)        0.124     2.859 f  HDMI_i/util_vector_logic_1/Res[0]_INST_0/O
                         net (fo=163, routed)         4.195     7.054    HDMI_i/DVI_Transmitter_0/inst/encoder_inst2/data_out_reg[9]_1
    SLICE_X103Y86        FDCE                                         f  HDMI_i/DVI_Transmitter_0/inst/encoder_inst2/q_m_reg_reg[5]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_1x_HDMI_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    M19                                               0.000     0.000 r  clk_in1_0 (IN)
                         net (fo=0)                   0.000     0.000    HDMI_i/clk_wiz_0/inst/clk_in1
    M19                  IBUF (Prop_ibuf_I_O)         1.366     1.366 r  HDMI_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181     2.547    HDMI_i/clk_wiz_0/inst/clk_in1_HDMI_clk_wiz_0_0
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.032    -5.485 r  HDMI_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.720    -3.765    HDMI_i/clk_wiz_0/inst/clk_1x_HDMI_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    -3.674 r  HDMI_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=163, routed)         1.604    -2.070    HDMI_i/DVI_Transmitter_0/inst/encoder_inst2/clk_1x
    SLICE_X103Y86        FDCE                                         r  HDMI_i/DVI_Transmitter_0/inst/encoder_inst2/q_m_reg_reg[5]/C

Slack:                    inf
  Source:                 rstn[0]
                            (input port)
  Destination:            HDMI_i/DVI_Transmitter_0/inst/encoder_inst2/q_m_reg_reg[6]/CLR
                            (recovery check against rising-edge clock clk_1x_HDMI_clk_wiz_0_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        7.054ns  (logic 1.578ns (22.370%)  route 5.476ns (77.630%))
  Logic Levels:           2  (IBUF=1 LUT2=1)
  Clock Path Skew:        -2.070ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.070ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.270ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.204ns
    Phase Error              (PE):    0.165ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    J20                                               0.000     0.000 r  rstn[0] (IN)
                         net (fo=0)                   0.000     0.000    rstn[0]
    J20                  IBUF (Prop_ibuf_I_O)         1.454     1.454 r  rstn_IBUF[0]_inst/O
                         net (fo=2, routed)           1.281     2.735    HDMI_i/util_vector_logic_1/Op2[0]
    SLICE_X113Y87        LUT2 (Prop_lut2_I1_O)        0.124     2.859 f  HDMI_i/util_vector_logic_1/Res[0]_INST_0/O
                         net (fo=163, routed)         4.195     7.054    HDMI_i/DVI_Transmitter_0/inst/encoder_inst2/data_out_reg[9]_1
    SLICE_X102Y86        FDCE                                         f  HDMI_i/DVI_Transmitter_0/inst/encoder_inst2/q_m_reg_reg[6]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_1x_HDMI_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    M19                                               0.000     0.000 r  clk_in1_0 (IN)
                         net (fo=0)                   0.000     0.000    HDMI_i/clk_wiz_0/inst/clk_in1
    M19                  IBUF (Prop_ibuf_I_O)         1.366     1.366 r  HDMI_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181     2.547    HDMI_i/clk_wiz_0/inst/clk_in1_HDMI_clk_wiz_0_0
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.032    -5.485 r  HDMI_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.720    -3.765    HDMI_i/clk_wiz_0/inst/clk_1x_HDMI_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    -3.674 r  HDMI_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=163, routed)         1.604    -2.070    HDMI_i/DVI_Transmitter_0/inst/encoder_inst2/clk_1x
    SLICE_X102Y86        FDCE                                         r  HDMI_i/DVI_Transmitter_0/inst/encoder_inst2/q_m_reg_reg[6]/C

Slack:                    inf
  Source:                 rstn[0]
                            (input port)
  Destination:            HDMI_i/DVI_Transmitter_0/inst/encoder_inst2/data_in_reg_reg[0]/CLR
                            (recovery check against rising-edge clock clk_1x_HDMI_clk_wiz_0_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        6.756ns  (logic 1.578ns (23.356%)  route 5.178ns (76.644%))
  Logic Levels:           2  (IBUF=1 LUT2=1)
  Clock Path Skew:        -2.070ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.070ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.270ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.204ns
    Phase Error              (PE):    0.165ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    J20                                               0.000     0.000 r  rstn[0] (IN)
                         net (fo=0)                   0.000     0.000    rstn[0]
    J20                  IBUF (Prop_ibuf_I_O)         1.454     1.454 r  rstn_IBUF[0]_inst/O
                         net (fo=2, routed)           1.281     2.735    HDMI_i/util_vector_logic_1/Op2[0]
    SLICE_X113Y87        LUT2 (Prop_lut2_I1_O)        0.124     2.859 f  HDMI_i/util_vector_logic_1/Res[0]_INST_0/O
                         net (fo=163, routed)         3.897     6.756    HDMI_i/DVI_Transmitter_0/inst/encoder_inst2/data_out_reg[9]_1
    SLICE_X102Y85        FDCE                                         f  HDMI_i/DVI_Transmitter_0/inst/encoder_inst2/data_in_reg_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_1x_HDMI_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    M19                                               0.000     0.000 r  clk_in1_0 (IN)
                         net (fo=0)                   0.000     0.000    HDMI_i/clk_wiz_0/inst/clk_in1
    M19                  IBUF (Prop_ibuf_I_O)         1.366     1.366 r  HDMI_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181     2.547    HDMI_i/clk_wiz_0/inst/clk_in1_HDMI_clk_wiz_0_0
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.032    -5.485 r  HDMI_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.720    -3.765    HDMI_i/clk_wiz_0/inst/clk_1x_HDMI_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    -3.674 r  HDMI_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=163, routed)         1.604    -2.070    HDMI_i/DVI_Transmitter_0/inst/encoder_inst2/clk_1x
    SLICE_X102Y85        FDCE                                         r  HDMI_i/DVI_Transmitter_0/inst/encoder_inst2/data_in_reg_reg[0]/C

Slack:                    inf
  Source:                 rstn[0]
                            (input port)
  Destination:            HDMI_i/DVI_Transmitter_0/inst/encoder_inst2/data_in_reg_reg[1]/CLR
                            (recovery check against rising-edge clock clk_1x_HDMI_clk_wiz_0_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        6.756ns  (logic 1.578ns (23.356%)  route 5.178ns (76.644%))
  Logic Levels:           2  (IBUF=1 LUT2=1)
  Clock Path Skew:        -2.070ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.070ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.270ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.204ns
    Phase Error              (PE):    0.165ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    J20                                               0.000     0.000 r  rstn[0] (IN)
                         net (fo=0)                   0.000     0.000    rstn[0]
    J20                  IBUF (Prop_ibuf_I_O)         1.454     1.454 r  rstn_IBUF[0]_inst/O
                         net (fo=2, routed)           1.281     2.735    HDMI_i/util_vector_logic_1/Op2[0]
    SLICE_X113Y87        LUT2 (Prop_lut2_I1_O)        0.124     2.859 f  HDMI_i/util_vector_logic_1/Res[0]_INST_0/O
                         net (fo=163, routed)         3.897     6.756    HDMI_i/DVI_Transmitter_0/inst/encoder_inst2/data_out_reg[9]_1
    SLICE_X103Y85        FDCE                                         f  HDMI_i/DVI_Transmitter_0/inst/encoder_inst2/data_in_reg_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_1x_HDMI_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    M19                                               0.000     0.000 r  clk_in1_0 (IN)
                         net (fo=0)                   0.000     0.000    HDMI_i/clk_wiz_0/inst/clk_in1
    M19                  IBUF (Prop_ibuf_I_O)         1.366     1.366 r  HDMI_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181     2.547    HDMI_i/clk_wiz_0/inst/clk_in1_HDMI_clk_wiz_0_0
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.032    -5.485 r  HDMI_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.720    -3.765    HDMI_i/clk_wiz_0/inst/clk_1x_HDMI_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    -3.674 r  HDMI_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=163, routed)         1.604    -2.070    HDMI_i/DVI_Transmitter_0/inst/encoder_inst2/clk_1x
    SLICE_X103Y85        FDCE                                         r  HDMI_i/DVI_Transmitter_0/inst/encoder_inst2/data_in_reg_reg[1]/C

Slack:                    inf
  Source:                 rstn[0]
                            (input port)
  Destination:            HDMI_i/DVI_Transmitter_0/inst/encoder_inst2/data_in_reg_reg[2]/CLR
                            (recovery check against rising-edge clock clk_1x_HDMI_clk_wiz_0_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        6.756ns  (logic 1.578ns (23.356%)  route 5.178ns (76.644%))
  Logic Levels:           2  (IBUF=1 LUT2=1)
  Clock Path Skew:        -2.070ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.070ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.270ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.204ns
    Phase Error              (PE):    0.165ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    J20                                               0.000     0.000 r  rstn[0] (IN)
                         net (fo=0)                   0.000     0.000    rstn[0]
    J20                  IBUF (Prop_ibuf_I_O)         1.454     1.454 r  rstn_IBUF[0]_inst/O
                         net (fo=2, routed)           1.281     2.735    HDMI_i/util_vector_logic_1/Op2[0]
    SLICE_X113Y87        LUT2 (Prop_lut2_I1_O)        0.124     2.859 f  HDMI_i/util_vector_logic_1/Res[0]_INST_0/O
                         net (fo=163, routed)         3.897     6.756    HDMI_i/DVI_Transmitter_0/inst/encoder_inst2/data_out_reg[9]_1
    SLICE_X103Y85        FDCE                                         f  HDMI_i/DVI_Transmitter_0/inst/encoder_inst2/data_in_reg_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_1x_HDMI_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    M19                                               0.000     0.000 r  clk_in1_0 (IN)
                         net (fo=0)                   0.000     0.000    HDMI_i/clk_wiz_0/inst/clk_in1
    M19                  IBUF (Prop_ibuf_I_O)         1.366     1.366 r  HDMI_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181     2.547    HDMI_i/clk_wiz_0/inst/clk_in1_HDMI_clk_wiz_0_0
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.032    -5.485 r  HDMI_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.720    -3.765    HDMI_i/clk_wiz_0/inst/clk_1x_HDMI_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    -3.674 r  HDMI_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=163, routed)         1.604    -2.070    HDMI_i/DVI_Transmitter_0/inst/encoder_inst2/clk_1x
    SLICE_X103Y85        FDCE                                         r  HDMI_i/DVI_Transmitter_0/inst/encoder_inst2/data_in_reg_reg[2]/C





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 HDMI_i/clk_wiz_0/inst/plle2_adv_inst/LOCKED
                            (internal pin)
  Destination:            HDMI_i/DVI_Transmitter_0/inst/encoder_inst1/cnt_reg[2]/CLR
                            (removal check against rising-edge clock clk_1x_HDMI_clk_wiz_0_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        0.801ns  (logic 0.045ns (5.620%)  route 0.756ns (94.380%))
  Logic Levels:           1  (LUT2=1)
  Clock Uncertainty:      0.270ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.204ns
    Phase Error              (PE):    0.165ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    PLLE2_ADV_X1Y1       PLLE2_ADV                    0.000     0.000 r  HDMI_i/clk_wiz_0/inst/plle2_adv_inst/LOCKED
                         net (fo=1, routed)           0.571     0.571    HDMI_i/util_vector_logic_1/Op1[0]
    SLICE_X113Y87        LUT2 (Prop_lut2_I0_O)        0.045     0.616 f  HDMI_i/util_vector_logic_1/Res[0]_INST_0/O
                         net (fo=163, routed)         0.185     0.801    HDMI_i/DVI_Transmitter_0/inst/encoder_inst1/data_out_reg[0]_0
    SLICE_X112Y87        FDCE                                         f  HDMI_i/DVI_Transmitter_0/inst/encoder_inst1/cnt_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_1x_HDMI_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    M19                                               0.000     0.000 r  clk_in1_0 (IN)
                         net (fo=0)                   0.000     0.000    HDMI_i/clk_wiz_0/inst/clk_in1
    M19                  IBUF (Prop_ibuf_I_O)         0.392     0.392 r  HDMI_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.873    HDMI_i/clk_wiz_0/inst/clk_in1_HDMI_clk_wiz_0_0
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.727    -1.854 r  HDMI_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.592    -1.262    HDMI_i/clk_wiz_0/inst/clk_1x_HDMI_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.233 r  HDMI_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=163, routed)         0.904    -0.329    HDMI_i/DVI_Transmitter_0/inst/encoder_inst1/clk_1x
    SLICE_X112Y87        FDCE                                         r  HDMI_i/DVI_Transmitter_0/inst/encoder_inst1/cnt_reg[2]/C

Slack:                    inf
  Source:                 HDMI_i/clk_wiz_0/inst/plle2_adv_inst/LOCKED
                            (internal pin)
  Destination:            HDMI_i/DVI_Transmitter_0/inst/encoder_inst1/cnt_reg[4]/CLR
                            (removal check against rising-edge clock clk_1x_HDMI_clk_wiz_0_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        1.019ns  (logic 0.045ns (4.416%)  route 0.974ns (95.584%))
  Logic Levels:           1  (LUT2=1)
  Clock Uncertainty:      0.270ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.204ns
    Phase Error              (PE):    0.165ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    PLLE2_ADV_X1Y1       PLLE2_ADV                    0.000     0.000 r  HDMI_i/clk_wiz_0/inst/plle2_adv_inst/LOCKED
                         net (fo=1, routed)           0.571     0.571    HDMI_i/util_vector_logic_1/Op1[0]
    SLICE_X113Y87        LUT2 (Prop_lut2_I0_O)        0.045     0.616 f  HDMI_i/util_vector_logic_1/Res[0]_INST_0/O
                         net (fo=163, routed)         0.403     1.019    HDMI_i/DVI_Transmitter_0/inst/encoder_inst1/data_out_reg[0]_0
    SLICE_X111Y87        FDCE                                         f  HDMI_i/DVI_Transmitter_0/inst/encoder_inst1/cnt_reg[4]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_1x_HDMI_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    M19                                               0.000     0.000 r  clk_in1_0 (IN)
                         net (fo=0)                   0.000     0.000    HDMI_i/clk_wiz_0/inst/clk_in1
    M19                  IBUF (Prop_ibuf_I_O)         0.392     0.392 r  HDMI_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.873    HDMI_i/clk_wiz_0/inst/clk_in1_HDMI_clk_wiz_0_0
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.727    -1.854 r  HDMI_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.592    -1.262    HDMI_i/clk_wiz_0/inst/clk_1x_HDMI_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.233 r  HDMI_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=163, routed)         0.904    -0.329    HDMI_i/DVI_Transmitter_0/inst/encoder_inst1/clk_1x
    SLICE_X111Y87        FDCE                                         r  HDMI_i/DVI_Transmitter_0/inst/encoder_inst1/cnt_reg[4]/C

Slack:                    inf
  Source:                 HDMI_i/clk_wiz_0/inst/plle2_adv_inst/LOCKED
                            (internal pin)
  Destination:            HDMI_i/DVI_Transmitter_0/inst/encoder_inst1/cnt_reg[3]/CLR
                            (removal check against rising-edge clock clk_1x_HDMI_clk_wiz_0_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        1.023ns  (logic 0.045ns (4.397%)  route 0.978ns (95.603%))
  Logic Levels:           1  (LUT2=1)
  Clock Uncertainty:      0.270ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.204ns
    Phase Error              (PE):    0.165ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    PLLE2_ADV_X1Y1       PLLE2_ADV                    0.000     0.000 r  HDMI_i/clk_wiz_0/inst/plle2_adv_inst/LOCKED
                         net (fo=1, routed)           0.571     0.571    HDMI_i/util_vector_logic_1/Op1[0]
    SLICE_X113Y87        LUT2 (Prop_lut2_I0_O)        0.045     0.616 f  HDMI_i/util_vector_logic_1/Res[0]_INST_0/O
                         net (fo=163, routed)         0.408     1.023    HDMI_i/DVI_Transmitter_0/inst/encoder_inst1/data_out_reg[0]_0
    SLICE_X110Y87        FDCE                                         f  HDMI_i/DVI_Transmitter_0/inst/encoder_inst1/cnt_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_1x_HDMI_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    M19                                               0.000     0.000 r  clk_in1_0 (IN)
                         net (fo=0)                   0.000     0.000    HDMI_i/clk_wiz_0/inst/clk_in1
    M19                  IBUF (Prop_ibuf_I_O)         0.392     0.392 r  HDMI_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.873    HDMI_i/clk_wiz_0/inst/clk_in1_HDMI_clk_wiz_0_0
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.727    -1.854 r  HDMI_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.592    -1.262    HDMI_i/clk_wiz_0/inst/clk_1x_HDMI_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.233 r  HDMI_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=163, routed)         0.904    -0.329    HDMI_i/DVI_Transmitter_0/inst/encoder_inst1/clk_1x
    SLICE_X110Y87        FDCE                                         r  HDMI_i/DVI_Transmitter_0/inst/encoder_inst1/cnt_reg[3]/C

Slack:                    inf
  Source:                 HDMI_i/clk_wiz_0/inst/plle2_adv_inst/LOCKED
                            (internal pin)
  Destination:            HDMI_i/DVI_Transmitter_0/inst/encoder_inst1/cnt_reg[1]/CLR
                            (removal check against rising-edge clock clk_1x_HDMI_clk_wiz_0_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        1.152ns  (logic 0.045ns (3.906%)  route 1.107ns (96.094%))
  Logic Levels:           1  (LUT2=1)
  Clock Uncertainty:      0.270ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.204ns
    Phase Error              (PE):    0.165ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    PLLE2_ADV_X1Y1       PLLE2_ADV                    0.000     0.000 r  HDMI_i/clk_wiz_0/inst/plle2_adv_inst/LOCKED
                         net (fo=1, routed)           0.571     0.571    HDMI_i/util_vector_logic_1/Op1[0]
    SLICE_X113Y87        LUT2 (Prop_lut2_I0_O)        0.045     0.616 f  HDMI_i/util_vector_logic_1/Res[0]_INST_0/O
                         net (fo=163, routed)         0.536     1.152    HDMI_i/DVI_Transmitter_0/inst/encoder_inst1/data_out_reg[0]_0
    SLICE_X109Y87        FDCE                                         f  HDMI_i/DVI_Transmitter_0/inst/encoder_inst1/cnt_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_1x_HDMI_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    M19                                               0.000     0.000 r  clk_in1_0 (IN)
                         net (fo=0)                   0.000     0.000    HDMI_i/clk_wiz_0/inst/clk_in1
    M19                  IBUF (Prop_ibuf_I_O)         0.392     0.392 r  HDMI_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.873    HDMI_i/clk_wiz_0/inst/clk_in1_HDMI_clk_wiz_0_0
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.727    -1.854 r  HDMI_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.592    -1.262    HDMI_i/clk_wiz_0/inst/clk_1x_HDMI_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.233 r  HDMI_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=163, routed)         0.901    -0.332    HDMI_i/DVI_Transmitter_0/inst/encoder_inst1/clk_1x
    SLICE_X109Y87        FDCE                                         r  HDMI_i/DVI_Transmitter_0/inst/encoder_inst1/cnt_reg[1]/C

Slack:                    inf
  Source:                 HDMI_i/clk_wiz_0/inst/plle2_adv_inst/LOCKED
                            (internal pin)
  Destination:            HDMI_i/DVI_Transmitter_0/inst/encoder_inst1/q_m_n0_reg[2]/CLR
                            (removal check against rising-edge clock clk_1x_HDMI_clk_wiz_0_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        1.152ns  (logic 0.045ns (3.906%)  route 1.107ns (96.094%))
  Logic Levels:           1  (LUT2=1)
  Clock Uncertainty:      0.270ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.204ns
    Phase Error              (PE):    0.165ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    PLLE2_ADV_X1Y1       PLLE2_ADV                    0.000     0.000 r  HDMI_i/clk_wiz_0/inst/plle2_adv_inst/LOCKED
                         net (fo=1, routed)           0.571     0.571    HDMI_i/util_vector_logic_1/Op1[0]
    SLICE_X113Y87        LUT2 (Prop_lut2_I0_O)        0.045     0.616 f  HDMI_i/util_vector_logic_1/Res[0]_INST_0/O
                         net (fo=163, routed)         0.536     1.152    HDMI_i/DVI_Transmitter_0/inst/encoder_inst1/data_out_reg[0]_0
    SLICE_X108Y87        FDCE                                         f  HDMI_i/DVI_Transmitter_0/inst/encoder_inst1/q_m_n0_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_1x_HDMI_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    M19                                               0.000     0.000 r  clk_in1_0 (IN)
                         net (fo=0)                   0.000     0.000    HDMI_i/clk_wiz_0/inst/clk_in1
    M19                  IBUF (Prop_ibuf_I_O)         0.392     0.392 r  HDMI_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.873    HDMI_i/clk_wiz_0/inst/clk_in1_HDMI_clk_wiz_0_0
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.727    -1.854 r  HDMI_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.592    -1.262    HDMI_i/clk_wiz_0/inst/clk_1x_HDMI_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.233 r  HDMI_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=163, routed)         0.901    -0.332    HDMI_i/DVI_Transmitter_0/inst/encoder_inst1/clk_1x
    SLICE_X108Y87        FDCE                                         r  HDMI_i/DVI_Transmitter_0/inst/encoder_inst1/q_m_n0_reg[2]/C

Slack:                    inf
  Source:                 HDMI_i/clk_wiz_0/inst/plle2_adv_inst/LOCKED
                            (internal pin)
  Destination:            HDMI_i/DVI_Transmitter_0/inst/encoder_inst1/q_m_n0_reg[3]/CLR
                            (removal check against rising-edge clock clk_1x_HDMI_clk_wiz_0_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        1.152ns  (logic 0.045ns (3.906%)  route 1.107ns (96.094%))
  Logic Levels:           1  (LUT2=1)
  Clock Uncertainty:      0.270ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.204ns
    Phase Error              (PE):    0.165ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    PLLE2_ADV_X1Y1       PLLE2_ADV                    0.000     0.000 r  HDMI_i/clk_wiz_0/inst/plle2_adv_inst/LOCKED
                         net (fo=1, routed)           0.571     0.571    HDMI_i/util_vector_logic_1/Op1[0]
    SLICE_X113Y87        LUT2 (Prop_lut2_I0_O)        0.045     0.616 f  HDMI_i/util_vector_logic_1/Res[0]_INST_0/O
                         net (fo=163, routed)         0.536     1.152    HDMI_i/DVI_Transmitter_0/inst/encoder_inst1/data_out_reg[0]_0
    SLICE_X108Y87        FDCE                                         f  HDMI_i/DVI_Transmitter_0/inst/encoder_inst1/q_m_n0_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_1x_HDMI_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    M19                                               0.000     0.000 r  clk_in1_0 (IN)
                         net (fo=0)                   0.000     0.000    HDMI_i/clk_wiz_0/inst/clk_in1
    M19                  IBUF (Prop_ibuf_I_O)         0.392     0.392 r  HDMI_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.873    HDMI_i/clk_wiz_0/inst/clk_in1_HDMI_clk_wiz_0_0
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.727    -1.854 r  HDMI_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.592    -1.262    HDMI_i/clk_wiz_0/inst/clk_1x_HDMI_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.233 r  HDMI_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=163, routed)         0.901    -0.332    HDMI_i/DVI_Transmitter_0/inst/encoder_inst1/clk_1x
    SLICE_X108Y87        FDCE                                         r  HDMI_i/DVI_Transmitter_0/inst/encoder_inst1/q_m_n0_reg[3]/C

Slack:                    inf
  Source:                 HDMI_i/clk_wiz_0/inst/plle2_adv_inst/LOCKED
                            (internal pin)
  Destination:            HDMI_i/DVI_Transmitter_0/inst/encoder_inst1/q_m_n1_reg[2]/CLR
                            (removal check against rising-edge clock clk_1x_HDMI_clk_wiz_0_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        1.152ns  (logic 0.045ns (3.906%)  route 1.107ns (96.094%))
  Logic Levels:           1  (LUT2=1)
  Clock Uncertainty:      0.270ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.204ns
    Phase Error              (PE):    0.165ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    PLLE2_ADV_X1Y1       PLLE2_ADV                    0.000     0.000 r  HDMI_i/clk_wiz_0/inst/plle2_adv_inst/LOCKED
                         net (fo=1, routed)           0.571     0.571    HDMI_i/util_vector_logic_1/Op1[0]
    SLICE_X113Y87        LUT2 (Prop_lut2_I0_O)        0.045     0.616 f  HDMI_i/util_vector_logic_1/Res[0]_INST_0/O
                         net (fo=163, routed)         0.536     1.152    HDMI_i/DVI_Transmitter_0/inst/encoder_inst1/data_out_reg[0]_0
    SLICE_X108Y87        FDCE                                         f  HDMI_i/DVI_Transmitter_0/inst/encoder_inst1/q_m_n1_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_1x_HDMI_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    M19                                               0.000     0.000 r  clk_in1_0 (IN)
                         net (fo=0)                   0.000     0.000    HDMI_i/clk_wiz_0/inst/clk_in1
    M19                  IBUF (Prop_ibuf_I_O)         0.392     0.392 r  HDMI_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.873    HDMI_i/clk_wiz_0/inst/clk_in1_HDMI_clk_wiz_0_0
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.727    -1.854 r  HDMI_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.592    -1.262    HDMI_i/clk_wiz_0/inst/clk_1x_HDMI_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.233 r  HDMI_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=163, routed)         0.901    -0.332    HDMI_i/DVI_Transmitter_0/inst/encoder_inst1/clk_1x
    SLICE_X108Y87        FDCE                                         r  HDMI_i/DVI_Transmitter_0/inst/encoder_inst1/q_m_n1_reg[2]/C

Slack:                    inf
  Source:                 HDMI_i/clk_wiz_0/inst/plle2_adv_inst/LOCKED
                            (internal pin)
  Destination:            HDMI_i/DVI_Transmitter_0/inst/encoder_inst1/data_in_reg_reg[7]/CLR
                            (removal check against rising-edge clock clk_1x_HDMI_clk_wiz_0_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        1.239ns  (logic 0.045ns (3.632%)  route 1.194ns (96.368%))
  Logic Levels:           1  (LUT2=1)
  Clock Uncertainty:      0.270ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.204ns
    Phase Error              (PE):    0.165ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    PLLE2_ADV_X1Y1       PLLE2_ADV                    0.000     0.000 r  HDMI_i/clk_wiz_0/inst/plle2_adv_inst/LOCKED
                         net (fo=1, routed)           0.571     0.571    HDMI_i/util_vector_logic_1/Op1[0]
    SLICE_X113Y87        LUT2 (Prop_lut2_I0_O)        0.045     0.616 f  HDMI_i/util_vector_logic_1/Res[0]_INST_0/O
                         net (fo=163, routed)         0.623     1.239    HDMI_i/DVI_Transmitter_0/inst/encoder_inst1/data_out_reg[0]_0
    SLICE_X107Y85        FDCE                                         f  HDMI_i/DVI_Transmitter_0/inst/encoder_inst1/data_in_reg_reg[7]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_1x_HDMI_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    M19                                               0.000     0.000 r  clk_in1_0 (IN)
                         net (fo=0)                   0.000     0.000    HDMI_i/clk_wiz_0/inst/clk_in1
    M19                  IBUF (Prop_ibuf_I_O)         0.392     0.392 r  HDMI_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.873    HDMI_i/clk_wiz_0/inst/clk_in1_HDMI_clk_wiz_0_0
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.727    -1.854 r  HDMI_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.592    -1.262    HDMI_i/clk_wiz_0/inst/clk_1x_HDMI_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.233 r  HDMI_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=163, routed)         0.900    -0.333    HDMI_i/DVI_Transmitter_0/inst/encoder_inst1/clk_1x
    SLICE_X107Y85        FDCE                                         r  HDMI_i/DVI_Transmitter_0/inst/encoder_inst1/data_in_reg_reg[7]/C

Slack:                    inf
  Source:                 HDMI_i/clk_wiz_0/inst/plle2_adv_inst/LOCKED
                            (internal pin)
  Destination:            HDMI_i/DVI_Transmitter_0/inst/encoder_inst1/data_in_n1_reg[0]/CLR
                            (removal check against rising-edge clock clk_1x_HDMI_clk_wiz_0_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        1.242ns  (logic 0.045ns (3.622%)  route 1.197ns (96.378%))
  Logic Levels:           1  (LUT2=1)
  Clock Uncertainty:      0.270ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.204ns
    Phase Error              (PE):    0.165ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    PLLE2_ADV_X1Y1       PLLE2_ADV                    0.000     0.000 r  HDMI_i/clk_wiz_0/inst/plle2_adv_inst/LOCKED
                         net (fo=1, routed)           0.571     0.571    HDMI_i/util_vector_logic_1/Op1[0]
    SLICE_X113Y87        LUT2 (Prop_lut2_I0_O)        0.045     0.616 f  HDMI_i/util_vector_logic_1/Res[0]_INST_0/O
                         net (fo=163, routed)         0.627     1.242    HDMI_i/DVI_Transmitter_0/inst/encoder_inst1/data_out_reg[0]_0
    SLICE_X107Y84        FDCE                                         f  HDMI_i/DVI_Transmitter_0/inst/encoder_inst1/data_in_n1_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_1x_HDMI_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    M19                                               0.000     0.000 r  clk_in1_0 (IN)
                         net (fo=0)                   0.000     0.000    HDMI_i/clk_wiz_0/inst/clk_in1
    M19                  IBUF (Prop_ibuf_I_O)         0.392     0.392 r  HDMI_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.873    HDMI_i/clk_wiz_0/inst/clk_in1_HDMI_clk_wiz_0_0
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.727    -1.854 r  HDMI_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.592    -1.262    HDMI_i/clk_wiz_0/inst/clk_1x_HDMI_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.233 r  HDMI_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=163, routed)         0.899    -0.334    HDMI_i/DVI_Transmitter_0/inst/encoder_inst1/clk_1x
    SLICE_X107Y84        FDCE                                         r  HDMI_i/DVI_Transmitter_0/inst/encoder_inst1/data_in_n1_reg[0]/C

Slack:                    inf
  Source:                 HDMI_i/clk_wiz_0/inst/plle2_adv_inst/LOCKED
                            (internal pin)
  Destination:            HDMI_i/DVI_Transmitter_0/inst/encoder_inst1/data_in_n1_reg[3]/CLR
                            (removal check against rising-edge clock clk_1x_HDMI_clk_wiz_0_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        1.242ns  (logic 0.045ns (3.622%)  route 1.197ns (96.378%))
  Logic Levels:           1  (LUT2=1)
  Clock Uncertainty:      0.270ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.204ns
    Phase Error              (PE):    0.165ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    PLLE2_ADV_X1Y1       PLLE2_ADV                    0.000     0.000 r  HDMI_i/clk_wiz_0/inst/plle2_adv_inst/LOCKED
                         net (fo=1, routed)           0.571     0.571    HDMI_i/util_vector_logic_1/Op1[0]
    SLICE_X113Y87        LUT2 (Prop_lut2_I0_O)        0.045     0.616 f  HDMI_i/util_vector_logic_1/Res[0]_INST_0/O
                         net (fo=163, routed)         0.627     1.242    HDMI_i/DVI_Transmitter_0/inst/encoder_inst1/data_out_reg[0]_0
    SLICE_X107Y84        FDCE                                         f  HDMI_i/DVI_Transmitter_0/inst/encoder_inst1/data_in_n1_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_1x_HDMI_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    M19                                               0.000     0.000 r  clk_in1_0 (IN)
                         net (fo=0)                   0.000     0.000    HDMI_i/clk_wiz_0/inst/clk_in1
    M19                  IBUF (Prop_ibuf_I_O)         0.392     0.392 r  HDMI_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.873    HDMI_i/clk_wiz_0/inst/clk_in1_HDMI_clk_wiz_0_0
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.727    -1.854 r  HDMI_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.592    -1.262    HDMI_i/clk_wiz_0/inst/clk_1x_HDMI_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.233 r  HDMI_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=163, routed)         0.899    -0.334    HDMI_i/DVI_Transmitter_0/inst/encoder_inst1/clk_1x
    SLICE_X107Y84        FDCE                                         r  HDMI_i/DVI_Transmitter_0/inst/encoder_inst1/data_in_n1_reg[3]/C





