

================================================================
== Vitis HLS Report for 'srcnn'
================================================================
* Date:           Thu Nov  2 20:34:30 2023

* Version:        2023.1 (Build 3854077 on May  4 2023)
* Project:        srcnn_hls
* Solution:       solution1 (Vivado IP Flow Target)
* Product family: zynquplus
* Target device:  xck24-ubva530-2LV-c


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  |  10.00 ns|  7.360 ns|     2.70 ns|
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +-----------+-----------+-----------+-----------+-----------+-----------+---------+
    |    Latency (cycles)   |   Latency (absolute)  |        Interval       | Pipeline|
    |    min    |    max    |    min    |    max    |    min    |    max    |   Type  |
    +-----------+-----------+-----------+-----------+-----------+-----------+---------+
    |  499212879|  499260870|  4.992 sec|  4.993 sec|  499212880|  499260871|       no|
    +-----------+-----------+-----------+-----------+-----------+-----------+---------+

    + Detail: 
        * Instance: 
        +------------------+-------+-----------+-----------+-----------+-----------+-----------+-----------+---------+
        |                  |       |    Latency (cycles)   |   Latency (absolute)  |        Interval       | Pipeline|
        |     Instance     | Module|    min    |    max    |    min    |    max    |    min    |    max    |   Type  |
        +------------------+-------+-----------+-----------+-----------+-----------+-----------+-----------+---------+
        |grp_conv1_fu_236  |conv1  |  309971031|  309993879|  3.100 sec|  3.100 sec|  309971031|  309993879|       no|
        |grp_conv2_fu_312  |conv2  |  148167666|  148192146|  1.482 sec|  1.482 sec|  148167666|  148192146|       no|
        |grp_conv3_fu_333  |conv3  |   41074177|   41074840|  0.411 sec|  0.411 sec|   41074177|   41074840|       no|
        +------------------+-------+-----------+-----------+-----------+-----------+-----------+-----------+---------+

        * Loop: 
        N/A



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-----+--------+-------+-----+
|       Name      | BRAM_18K| DSP |   FF   |  LUT  | URAM|
+-----------------+---------+-----+--------+-------+-----+
|DSP              |        -|    -|       -|      -|    -|
|Expression       |        -|    -|       -|      -|    -|
|FIFO             |        -|    -|       -|      -|    -|
|Instance         |      357|   73|   26798|  59060|    0|
|Memory           |        -|    -|       -|      -|    -|
|Multiplexer      |        -|    -|       -|    510|    -|
|Register         |        -|    -|     489|      -|    -|
+-----------------+---------+-----+--------+-------+-----+
|Total            |      357|   73|   27287|  59570|    0|
+-----------------+---------+-----+--------+-------+-----+
|Available        |      432|  360|  141120|  70560|    0|
+-----------------+---------+-----+--------+-------+-----+
|Utilization (%)  |       82|   20|      19|     84|    0|
+-----------------+---------+-----+--------+-------+-----+

+ Detail: 
    * Instance: 
    +-------------------------------------+--------------------------------+---------+----+-------+-------+-----+
    |               Instance              |             Module             | BRAM_18K| DSP|   FF  |  LUT  | URAM|
    +-------------------------------------+--------------------------------+---------+----+-------+-------+-----+
    |control_s_axi_U                      |control_s_axi                   |        0|   0|    526|    936|    0|
    |grp_conv1_fu_236                     |conv1                           |       78|  57|  12082|  16911|    0|
    |grp_conv2_fu_312                     |conv2                           |        9|   2|   1938|  28373|    0|
    |grp_conv3_fu_333                     |conv3                           |      158|   4|   5676|   7214|    0|
    |fadd_32ns_32ns_32_4_full_dsp_1_U451  |fadd_32ns_32ns_32_4_full_dsp_1  |        0|   2|    227|    214|    0|
    |fadd_32ns_32ns_32_4_full_dsp_1_U452  |fadd_32ns_32ns_32_4_full_dsp_1  |        0|   2|    227|    214|    0|
    |fcmp_32ns_32ns_1_2_no_dsp_1_U455     |fcmp_32ns_32ns_1_2_no_dsp_1     |        0|   0|      0|      0|    0|
    |fmul_32ns_32ns_32_3_max_dsp_1_U453   |fmul_32ns_32ns_32_3_max_dsp_1   |        0|   3|    128|    135|    0|
    |fmul_32ns_32ns_32_3_max_dsp_1_U454   |fmul_32ns_32ns_32_3_max_dsp_1   |        0|   3|    128|    135|    0|
    |i1_m_axi_U                           |i1_m_axi                        |       16|   0|    838|    704|    0|
    |i2_m_axi_U                           |i2_m_axi                        |       16|   0|    838|    704|    0|
    |i3_m_axi_U                           |i3_m_axi                        |       16|   0|    838|    704|    0|
    |o_m_axi_U                            |o_m_axi                         |       16|   0|    838|    704|    0|
    |w1_m_axi_U                           |w1_m_axi                        |       16|   0|    838|    704|    0|
    |w2_m_axi_U                           |w2_m_axi                        |       16|   0|    838|    704|    0|
    |w3_m_axi_U                           |w3_m_axi                        |       16|   0|    838|    704|    0|
    +-------------------------------------+--------------------------------+---------+----+-------+-------+-----+
    |Total                                |                                |      357|  73|  26798|  59060|    0|
    +-------------------------------------+--------------------------------+---------+----+-------+-------+-----+

    * DSP: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    N/A

    * Multiplexer: 
    +-------------------+----+-----------+-----+-----------+
    |        Name       | LUT| Input Size| Bits| Total Bits|
    +-------------------+----+-----------+-----+-----------+
    |ap_NS_fsm          |  37|          7|    1|          7|
    |grp_fu_412_ce      |  20|          4|    1|          4|
    |grp_fu_412_p0      |  20|          4|   32|        128|
    |grp_fu_412_p1      |  20|          4|   32|        128|
    |grp_fu_416_ce      |  14|          3|    1|          3|
    |grp_fu_416_p0      |  14|          3|   32|         96|
    |grp_fu_416_p1      |  14|          3|   32|         96|
    |grp_fu_420_ce      |  20|          4|    1|          4|
    |grp_fu_420_p0      |  20|          4|   32|        128|
    |grp_fu_420_p1      |  20|          4|   32|        128|
    |grp_fu_424_ce      |  14|          3|    1|          3|
    |grp_fu_424_p0      |  14|          3|   32|         96|
    |grp_fu_424_p1      |  14|          3|   32|         96|
    |grp_fu_428_ce      |  20|          4|    1|          4|
    |grp_fu_428_opcode  |  20|          4|    5|         20|
    |grp_fu_428_p0      |  20|          4|   32|        128|
    |grp_fu_428_p1      |  20|          4|   32|        128|
    |i1_ARVALID         |   9|          2|    1|          2|
    |i1_RREADY          |   9|          2|    1|          2|
    |i2_ARVALID         |   9|          2|    1|          2|
    |i2_AWVALID         |   9|          2|    1|          2|
    |i2_BREADY          |   9|          2|    1|          2|
    |i2_RREADY          |   9|          2|    1|          2|
    |i2_WVALID          |   9|          2|    1|          2|
    |i3_ARVALID         |   9|          2|    1|          2|
    |i3_AWVALID         |   9|          2|    1|          2|
    |i3_BREADY          |   9|          2|    1|          2|
    |i3_RREADY          |   9|          2|    1|          2|
    |i3_WVALID          |   9|          2|    1|          2|
    |o_AWVALID          |   9|          2|    1|          2|
    |o_BREADY           |   9|          2|    1|          2|
    |o_WVALID           |   9|          2|    1|          2|
    |w1_ARVALID         |   9|          2|    1|          2|
    |w1_RREADY          |   9|          2|    1|          2|
    |w2_ARVALID         |   9|          2|    1|          2|
    |w2_RREADY          |   9|          2|    1|          2|
    |w3_ARVALID         |   9|          2|    1|          2|
    |w3_RREADY          |   9|          2|    1|          2|
    +-------------------+----+-----------+-----+-----------+
    |Total              | 510|        107|  352|       1239|
    +-------------------+----+-----------+-----+-----------+

    * Register: 
    +---------------------------------+----+----+-----+-----------+
    |               Name              | FF | LUT| Bits| Const Bits|
    +---------------------------------+----+----+-----+-----------+
    |ap_CS_fsm                        |   6|   0|    6|          0|
    |conv1_output_ftmap_read_reg_391  |  64|   0|   64|          0|
    |conv1_weights_read_reg_397       |  64|   0|   64|          0|
    |conv2_output_ftmap_read_reg_380  |  64|   0|   64|          0|
    |conv2_weights_read_reg_386       |  64|   0|   64|          0|
    |conv3_weights_read_reg_375       |  64|   0|   64|          0|
    |empty_reg_407                    |  32|   0|   32|          0|
    |grp_conv1_fu_236_ap_start_reg    |   1|   0|    1|          0|
    |grp_conv2_fu_312_ap_start_reg    |   1|   0|    1|          0|
    |grp_conv3_fu_333_ap_start_reg    |   1|   0|    1|          0|
    |input_ftmap_read_reg_402         |  64|   0|   64|          0|
    |output_ftmap_read_reg_370        |  64|   0|   64|          0|
    +---------------------------------+----+----+-----+-----------+
    |Total                            | 489|   0|  489|          0|
    +---------------------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+-----------------------+-----+-----+------------+--------------+--------------+
|       RTL Ports       | Dir | Bits|  Protocol  | Source Object|    C Type    |
+-----------------------+-----+-----+------------+--------------+--------------+
|s_axi_control_AWVALID  |   in|    1|       s_axi|       control|        scalar|
|s_axi_control_AWREADY  |  out|    1|       s_axi|       control|        scalar|
|s_axi_control_AWADDR   |   in|    7|       s_axi|       control|        scalar|
|s_axi_control_WVALID   |   in|    1|       s_axi|       control|        scalar|
|s_axi_control_WREADY   |  out|    1|       s_axi|       control|        scalar|
|s_axi_control_WDATA    |   in|   32|       s_axi|       control|        scalar|
|s_axi_control_WSTRB    |   in|    4|       s_axi|       control|        scalar|
|s_axi_control_ARVALID  |   in|    1|       s_axi|       control|        scalar|
|s_axi_control_ARREADY  |  out|    1|       s_axi|       control|        scalar|
|s_axi_control_ARADDR   |   in|    7|       s_axi|       control|        scalar|
|s_axi_control_RVALID   |  out|    1|       s_axi|       control|        scalar|
|s_axi_control_RREADY   |   in|    1|       s_axi|       control|        scalar|
|s_axi_control_RDATA    |  out|   32|       s_axi|       control|        scalar|
|s_axi_control_RRESP    |  out|    2|       s_axi|       control|        scalar|
|s_axi_control_BVALID   |  out|    1|       s_axi|       control|        scalar|
|s_axi_control_BREADY   |   in|    1|       s_axi|       control|        scalar|
|s_axi_control_BRESP    |  out|    2|       s_axi|       control|        scalar|
|ap_clk                 |   in|    1|  ap_ctrl_hs|         srcnn|  return value|
|ap_rst_n               |   in|    1|  ap_ctrl_hs|         srcnn|  return value|
|interrupt              |  out|    1|  ap_ctrl_hs|         srcnn|  return value|
|m_axi_i1_AWVALID       |  out|    1|       m_axi|            i1|       pointer|
|m_axi_i1_AWREADY       |   in|    1|       m_axi|            i1|       pointer|
|m_axi_i1_AWADDR        |  out|   64|       m_axi|            i1|       pointer|
|m_axi_i1_AWID          |  out|    1|       m_axi|            i1|       pointer|
|m_axi_i1_AWLEN         |  out|    8|       m_axi|            i1|       pointer|
|m_axi_i1_AWSIZE        |  out|    3|       m_axi|            i1|       pointer|
|m_axi_i1_AWBURST       |  out|    2|       m_axi|            i1|       pointer|
|m_axi_i1_AWLOCK        |  out|    2|       m_axi|            i1|       pointer|
|m_axi_i1_AWCACHE       |  out|    4|       m_axi|            i1|       pointer|
|m_axi_i1_AWPROT        |  out|    3|       m_axi|            i1|       pointer|
|m_axi_i1_AWQOS         |  out|    4|       m_axi|            i1|       pointer|
|m_axi_i1_AWREGION      |  out|    4|       m_axi|            i1|       pointer|
|m_axi_i1_AWUSER        |  out|    1|       m_axi|            i1|       pointer|
|m_axi_i1_WVALID        |  out|    1|       m_axi|            i1|       pointer|
|m_axi_i1_WREADY        |   in|    1|       m_axi|            i1|       pointer|
|m_axi_i1_WDATA         |  out|   32|       m_axi|            i1|       pointer|
|m_axi_i1_WSTRB         |  out|    4|       m_axi|            i1|       pointer|
|m_axi_i1_WLAST         |  out|    1|       m_axi|            i1|       pointer|
|m_axi_i1_WID           |  out|    1|       m_axi|            i1|       pointer|
|m_axi_i1_WUSER         |  out|    1|       m_axi|            i1|       pointer|
|m_axi_i1_ARVALID       |  out|    1|       m_axi|            i1|       pointer|
|m_axi_i1_ARREADY       |   in|    1|       m_axi|            i1|       pointer|
|m_axi_i1_ARADDR        |  out|   64|       m_axi|            i1|       pointer|
|m_axi_i1_ARID          |  out|    1|       m_axi|            i1|       pointer|
|m_axi_i1_ARLEN         |  out|    8|       m_axi|            i1|       pointer|
|m_axi_i1_ARSIZE        |  out|    3|       m_axi|            i1|       pointer|
|m_axi_i1_ARBURST       |  out|    2|       m_axi|            i1|       pointer|
|m_axi_i1_ARLOCK        |  out|    2|       m_axi|            i1|       pointer|
|m_axi_i1_ARCACHE       |  out|    4|       m_axi|            i1|       pointer|
|m_axi_i1_ARPROT        |  out|    3|       m_axi|            i1|       pointer|
|m_axi_i1_ARQOS         |  out|    4|       m_axi|            i1|       pointer|
|m_axi_i1_ARREGION      |  out|    4|       m_axi|            i1|       pointer|
|m_axi_i1_ARUSER        |  out|    1|       m_axi|            i1|       pointer|
|m_axi_i1_RVALID        |   in|    1|       m_axi|            i1|       pointer|
|m_axi_i1_RREADY        |  out|    1|       m_axi|            i1|       pointer|
|m_axi_i1_RDATA         |   in|   32|       m_axi|            i1|       pointer|
|m_axi_i1_RLAST         |   in|    1|       m_axi|            i1|       pointer|
|m_axi_i1_RID           |   in|    1|       m_axi|            i1|       pointer|
|m_axi_i1_RUSER         |   in|    1|       m_axi|            i1|       pointer|
|m_axi_i1_RRESP         |   in|    2|       m_axi|            i1|       pointer|
|m_axi_i1_BVALID        |   in|    1|       m_axi|            i1|       pointer|
|m_axi_i1_BREADY        |  out|    1|       m_axi|            i1|       pointer|
|m_axi_i1_BRESP         |   in|    2|       m_axi|            i1|       pointer|
|m_axi_i1_BID           |   in|    1|       m_axi|            i1|       pointer|
|m_axi_i1_BUSER         |   in|    1|       m_axi|            i1|       pointer|
|m_axi_w1_AWVALID       |  out|    1|       m_axi|            w1|       pointer|
|m_axi_w1_AWREADY       |   in|    1|       m_axi|            w1|       pointer|
|m_axi_w1_AWADDR        |  out|   64|       m_axi|            w1|       pointer|
|m_axi_w1_AWID          |  out|    1|       m_axi|            w1|       pointer|
|m_axi_w1_AWLEN         |  out|    8|       m_axi|            w1|       pointer|
|m_axi_w1_AWSIZE        |  out|    3|       m_axi|            w1|       pointer|
|m_axi_w1_AWBURST       |  out|    2|       m_axi|            w1|       pointer|
|m_axi_w1_AWLOCK        |  out|    2|       m_axi|            w1|       pointer|
|m_axi_w1_AWCACHE       |  out|    4|       m_axi|            w1|       pointer|
|m_axi_w1_AWPROT        |  out|    3|       m_axi|            w1|       pointer|
|m_axi_w1_AWQOS         |  out|    4|       m_axi|            w1|       pointer|
|m_axi_w1_AWREGION      |  out|    4|       m_axi|            w1|       pointer|
|m_axi_w1_AWUSER        |  out|    1|       m_axi|            w1|       pointer|
|m_axi_w1_WVALID        |  out|    1|       m_axi|            w1|       pointer|
|m_axi_w1_WREADY        |   in|    1|       m_axi|            w1|       pointer|
|m_axi_w1_WDATA         |  out|   32|       m_axi|            w1|       pointer|
|m_axi_w1_WSTRB         |  out|    4|       m_axi|            w1|       pointer|
|m_axi_w1_WLAST         |  out|    1|       m_axi|            w1|       pointer|
|m_axi_w1_WID           |  out|    1|       m_axi|            w1|       pointer|
|m_axi_w1_WUSER         |  out|    1|       m_axi|            w1|       pointer|
|m_axi_w1_ARVALID       |  out|    1|       m_axi|            w1|       pointer|
|m_axi_w1_ARREADY       |   in|    1|       m_axi|            w1|       pointer|
|m_axi_w1_ARADDR        |  out|   64|       m_axi|            w1|       pointer|
|m_axi_w1_ARID          |  out|    1|       m_axi|            w1|       pointer|
|m_axi_w1_ARLEN         |  out|    8|       m_axi|            w1|       pointer|
|m_axi_w1_ARSIZE        |  out|    3|       m_axi|            w1|       pointer|
|m_axi_w1_ARBURST       |  out|    2|       m_axi|            w1|       pointer|
|m_axi_w1_ARLOCK        |  out|    2|       m_axi|            w1|       pointer|
|m_axi_w1_ARCACHE       |  out|    4|       m_axi|            w1|       pointer|
|m_axi_w1_ARPROT        |  out|    3|       m_axi|            w1|       pointer|
|m_axi_w1_ARQOS         |  out|    4|       m_axi|            w1|       pointer|
|m_axi_w1_ARREGION      |  out|    4|       m_axi|            w1|       pointer|
|m_axi_w1_ARUSER        |  out|    1|       m_axi|            w1|       pointer|
|m_axi_w1_RVALID        |   in|    1|       m_axi|            w1|       pointer|
|m_axi_w1_RREADY        |  out|    1|       m_axi|            w1|       pointer|
|m_axi_w1_RDATA         |   in|   32|       m_axi|            w1|       pointer|
|m_axi_w1_RLAST         |   in|    1|       m_axi|            w1|       pointer|
|m_axi_w1_RID           |   in|    1|       m_axi|            w1|       pointer|
|m_axi_w1_RUSER         |   in|    1|       m_axi|            w1|       pointer|
|m_axi_w1_RRESP         |   in|    2|       m_axi|            w1|       pointer|
|m_axi_w1_BVALID        |   in|    1|       m_axi|            w1|       pointer|
|m_axi_w1_BREADY        |  out|    1|       m_axi|            w1|       pointer|
|m_axi_w1_BRESP         |   in|    2|       m_axi|            w1|       pointer|
|m_axi_w1_BID           |   in|    1|       m_axi|            w1|       pointer|
|m_axi_w1_BUSER         |   in|    1|       m_axi|            w1|       pointer|
|m_axi_i2_AWVALID       |  out|    1|       m_axi|            i2|       pointer|
|m_axi_i2_AWREADY       |   in|    1|       m_axi|            i2|       pointer|
|m_axi_i2_AWADDR        |  out|   64|       m_axi|            i2|       pointer|
|m_axi_i2_AWID          |  out|    1|       m_axi|            i2|       pointer|
|m_axi_i2_AWLEN         |  out|    8|       m_axi|            i2|       pointer|
|m_axi_i2_AWSIZE        |  out|    3|       m_axi|            i2|       pointer|
|m_axi_i2_AWBURST       |  out|    2|       m_axi|            i2|       pointer|
|m_axi_i2_AWLOCK        |  out|    2|       m_axi|            i2|       pointer|
|m_axi_i2_AWCACHE       |  out|    4|       m_axi|            i2|       pointer|
|m_axi_i2_AWPROT        |  out|    3|       m_axi|            i2|       pointer|
|m_axi_i2_AWQOS         |  out|    4|       m_axi|            i2|       pointer|
|m_axi_i2_AWREGION      |  out|    4|       m_axi|            i2|       pointer|
|m_axi_i2_AWUSER        |  out|    1|       m_axi|            i2|       pointer|
|m_axi_i2_WVALID        |  out|    1|       m_axi|            i2|       pointer|
|m_axi_i2_WREADY        |   in|    1|       m_axi|            i2|       pointer|
|m_axi_i2_WDATA         |  out|   32|       m_axi|            i2|       pointer|
|m_axi_i2_WSTRB         |  out|    4|       m_axi|            i2|       pointer|
|m_axi_i2_WLAST         |  out|    1|       m_axi|            i2|       pointer|
|m_axi_i2_WID           |  out|    1|       m_axi|            i2|       pointer|
|m_axi_i2_WUSER         |  out|    1|       m_axi|            i2|       pointer|
|m_axi_i2_ARVALID       |  out|    1|       m_axi|            i2|       pointer|
|m_axi_i2_ARREADY       |   in|    1|       m_axi|            i2|       pointer|
|m_axi_i2_ARADDR        |  out|   64|       m_axi|            i2|       pointer|
|m_axi_i2_ARID          |  out|    1|       m_axi|            i2|       pointer|
|m_axi_i2_ARLEN         |  out|    8|       m_axi|            i2|       pointer|
|m_axi_i2_ARSIZE        |  out|    3|       m_axi|            i2|       pointer|
|m_axi_i2_ARBURST       |  out|    2|       m_axi|            i2|       pointer|
|m_axi_i2_ARLOCK        |  out|    2|       m_axi|            i2|       pointer|
|m_axi_i2_ARCACHE       |  out|    4|       m_axi|            i2|       pointer|
|m_axi_i2_ARPROT        |  out|    3|       m_axi|            i2|       pointer|
|m_axi_i2_ARQOS         |  out|    4|       m_axi|            i2|       pointer|
|m_axi_i2_ARREGION      |  out|    4|       m_axi|            i2|       pointer|
|m_axi_i2_ARUSER        |  out|    1|       m_axi|            i2|       pointer|
|m_axi_i2_RVALID        |   in|    1|       m_axi|            i2|       pointer|
|m_axi_i2_RREADY        |  out|    1|       m_axi|            i2|       pointer|
|m_axi_i2_RDATA         |   in|   32|       m_axi|            i2|       pointer|
|m_axi_i2_RLAST         |   in|    1|       m_axi|            i2|       pointer|
|m_axi_i2_RID           |   in|    1|       m_axi|            i2|       pointer|
|m_axi_i2_RUSER         |   in|    1|       m_axi|            i2|       pointer|
|m_axi_i2_RRESP         |   in|    2|       m_axi|            i2|       pointer|
|m_axi_i2_BVALID        |   in|    1|       m_axi|            i2|       pointer|
|m_axi_i2_BREADY        |  out|    1|       m_axi|            i2|       pointer|
|m_axi_i2_BRESP         |   in|    2|       m_axi|            i2|       pointer|
|m_axi_i2_BID           |   in|    1|       m_axi|            i2|       pointer|
|m_axi_i2_BUSER         |   in|    1|       m_axi|            i2|       pointer|
|m_axi_w2_AWVALID       |  out|    1|       m_axi|            w2|       pointer|
|m_axi_w2_AWREADY       |   in|    1|       m_axi|            w2|       pointer|
|m_axi_w2_AWADDR        |  out|   64|       m_axi|            w2|       pointer|
|m_axi_w2_AWID          |  out|    1|       m_axi|            w2|       pointer|
|m_axi_w2_AWLEN         |  out|    8|       m_axi|            w2|       pointer|
|m_axi_w2_AWSIZE        |  out|    3|       m_axi|            w2|       pointer|
|m_axi_w2_AWBURST       |  out|    2|       m_axi|            w2|       pointer|
|m_axi_w2_AWLOCK        |  out|    2|       m_axi|            w2|       pointer|
|m_axi_w2_AWCACHE       |  out|    4|       m_axi|            w2|       pointer|
|m_axi_w2_AWPROT        |  out|    3|       m_axi|            w2|       pointer|
|m_axi_w2_AWQOS         |  out|    4|       m_axi|            w2|       pointer|
|m_axi_w2_AWREGION      |  out|    4|       m_axi|            w2|       pointer|
|m_axi_w2_AWUSER        |  out|    1|       m_axi|            w2|       pointer|
|m_axi_w2_WVALID        |  out|    1|       m_axi|            w2|       pointer|
|m_axi_w2_WREADY        |   in|    1|       m_axi|            w2|       pointer|
|m_axi_w2_WDATA         |  out|   32|       m_axi|            w2|       pointer|
|m_axi_w2_WSTRB         |  out|    4|       m_axi|            w2|       pointer|
|m_axi_w2_WLAST         |  out|    1|       m_axi|            w2|       pointer|
|m_axi_w2_WID           |  out|    1|       m_axi|            w2|       pointer|
|m_axi_w2_WUSER         |  out|    1|       m_axi|            w2|       pointer|
|m_axi_w2_ARVALID       |  out|    1|       m_axi|            w2|       pointer|
|m_axi_w2_ARREADY       |   in|    1|       m_axi|            w2|       pointer|
|m_axi_w2_ARADDR        |  out|   64|       m_axi|            w2|       pointer|
|m_axi_w2_ARID          |  out|    1|       m_axi|            w2|       pointer|
|m_axi_w2_ARLEN         |  out|    8|       m_axi|            w2|       pointer|
|m_axi_w2_ARSIZE        |  out|    3|       m_axi|            w2|       pointer|
|m_axi_w2_ARBURST       |  out|    2|       m_axi|            w2|       pointer|
|m_axi_w2_ARLOCK        |  out|    2|       m_axi|            w2|       pointer|
|m_axi_w2_ARCACHE       |  out|    4|       m_axi|            w2|       pointer|
|m_axi_w2_ARPROT        |  out|    3|       m_axi|            w2|       pointer|
|m_axi_w2_ARQOS         |  out|    4|       m_axi|            w2|       pointer|
|m_axi_w2_ARREGION      |  out|    4|       m_axi|            w2|       pointer|
|m_axi_w2_ARUSER        |  out|    1|       m_axi|            w2|       pointer|
|m_axi_w2_RVALID        |   in|    1|       m_axi|            w2|       pointer|
|m_axi_w2_RREADY        |  out|    1|       m_axi|            w2|       pointer|
|m_axi_w2_RDATA         |   in|   32|       m_axi|            w2|       pointer|
|m_axi_w2_RLAST         |   in|    1|       m_axi|            w2|       pointer|
|m_axi_w2_RID           |   in|    1|       m_axi|            w2|       pointer|
|m_axi_w2_RUSER         |   in|    1|       m_axi|            w2|       pointer|
|m_axi_w2_RRESP         |   in|    2|       m_axi|            w2|       pointer|
|m_axi_w2_BVALID        |   in|    1|       m_axi|            w2|       pointer|
|m_axi_w2_BREADY        |  out|    1|       m_axi|            w2|       pointer|
|m_axi_w2_BRESP         |   in|    2|       m_axi|            w2|       pointer|
|m_axi_w2_BID           |   in|    1|       m_axi|            w2|       pointer|
|m_axi_w2_BUSER         |   in|    1|       m_axi|            w2|       pointer|
|m_axi_i3_AWVALID       |  out|    1|       m_axi|            i3|       pointer|
|m_axi_i3_AWREADY       |   in|    1|       m_axi|            i3|       pointer|
|m_axi_i3_AWADDR        |  out|   64|       m_axi|            i3|       pointer|
|m_axi_i3_AWID          |  out|    1|       m_axi|            i3|       pointer|
|m_axi_i3_AWLEN         |  out|    8|       m_axi|            i3|       pointer|
|m_axi_i3_AWSIZE        |  out|    3|       m_axi|            i3|       pointer|
|m_axi_i3_AWBURST       |  out|    2|       m_axi|            i3|       pointer|
|m_axi_i3_AWLOCK        |  out|    2|       m_axi|            i3|       pointer|
|m_axi_i3_AWCACHE       |  out|    4|       m_axi|            i3|       pointer|
|m_axi_i3_AWPROT        |  out|    3|       m_axi|            i3|       pointer|
|m_axi_i3_AWQOS         |  out|    4|       m_axi|            i3|       pointer|
|m_axi_i3_AWREGION      |  out|    4|       m_axi|            i3|       pointer|
|m_axi_i3_AWUSER        |  out|    1|       m_axi|            i3|       pointer|
|m_axi_i3_WVALID        |  out|    1|       m_axi|            i3|       pointer|
|m_axi_i3_WREADY        |   in|    1|       m_axi|            i3|       pointer|
|m_axi_i3_WDATA         |  out|   32|       m_axi|            i3|       pointer|
|m_axi_i3_WSTRB         |  out|    4|       m_axi|            i3|       pointer|
|m_axi_i3_WLAST         |  out|    1|       m_axi|            i3|       pointer|
|m_axi_i3_WID           |  out|    1|       m_axi|            i3|       pointer|
|m_axi_i3_WUSER         |  out|    1|       m_axi|            i3|       pointer|
|m_axi_i3_ARVALID       |  out|    1|       m_axi|            i3|       pointer|
|m_axi_i3_ARREADY       |   in|    1|       m_axi|            i3|       pointer|
|m_axi_i3_ARADDR        |  out|   64|       m_axi|            i3|       pointer|
|m_axi_i3_ARID          |  out|    1|       m_axi|            i3|       pointer|
|m_axi_i3_ARLEN         |  out|    8|       m_axi|            i3|       pointer|
|m_axi_i3_ARSIZE        |  out|    3|       m_axi|            i3|       pointer|
|m_axi_i3_ARBURST       |  out|    2|       m_axi|            i3|       pointer|
|m_axi_i3_ARLOCK        |  out|    2|       m_axi|            i3|       pointer|
|m_axi_i3_ARCACHE       |  out|    4|       m_axi|            i3|       pointer|
|m_axi_i3_ARPROT        |  out|    3|       m_axi|            i3|       pointer|
|m_axi_i3_ARQOS         |  out|    4|       m_axi|            i3|       pointer|
|m_axi_i3_ARREGION      |  out|    4|       m_axi|            i3|       pointer|
|m_axi_i3_ARUSER        |  out|    1|       m_axi|            i3|       pointer|
|m_axi_i3_RVALID        |   in|    1|       m_axi|            i3|       pointer|
|m_axi_i3_RREADY        |  out|    1|       m_axi|            i3|       pointer|
|m_axi_i3_RDATA         |   in|   32|       m_axi|            i3|       pointer|
|m_axi_i3_RLAST         |   in|    1|       m_axi|            i3|       pointer|
|m_axi_i3_RID           |   in|    1|       m_axi|            i3|       pointer|
|m_axi_i3_RUSER         |   in|    1|       m_axi|            i3|       pointer|
|m_axi_i3_RRESP         |   in|    2|       m_axi|            i3|       pointer|
|m_axi_i3_BVALID        |   in|    1|       m_axi|            i3|       pointer|
|m_axi_i3_BREADY        |  out|    1|       m_axi|            i3|       pointer|
|m_axi_i3_BRESP         |   in|    2|       m_axi|            i3|       pointer|
|m_axi_i3_BID           |   in|    1|       m_axi|            i3|       pointer|
|m_axi_i3_BUSER         |   in|    1|       m_axi|            i3|       pointer|
|m_axi_w3_AWVALID       |  out|    1|       m_axi|            w3|       pointer|
|m_axi_w3_AWREADY       |   in|    1|       m_axi|            w3|       pointer|
|m_axi_w3_AWADDR        |  out|   64|       m_axi|            w3|       pointer|
|m_axi_w3_AWID          |  out|    1|       m_axi|            w3|       pointer|
|m_axi_w3_AWLEN         |  out|    8|       m_axi|            w3|       pointer|
|m_axi_w3_AWSIZE        |  out|    3|       m_axi|            w3|       pointer|
|m_axi_w3_AWBURST       |  out|    2|       m_axi|            w3|       pointer|
|m_axi_w3_AWLOCK        |  out|    2|       m_axi|            w3|       pointer|
|m_axi_w3_AWCACHE       |  out|    4|       m_axi|            w3|       pointer|
|m_axi_w3_AWPROT        |  out|    3|       m_axi|            w3|       pointer|
|m_axi_w3_AWQOS         |  out|    4|       m_axi|            w3|       pointer|
|m_axi_w3_AWREGION      |  out|    4|       m_axi|            w3|       pointer|
|m_axi_w3_AWUSER        |  out|    1|       m_axi|            w3|       pointer|
|m_axi_w3_WVALID        |  out|    1|       m_axi|            w3|       pointer|
|m_axi_w3_WREADY        |   in|    1|       m_axi|            w3|       pointer|
|m_axi_w3_WDATA         |  out|   32|       m_axi|            w3|       pointer|
|m_axi_w3_WSTRB         |  out|    4|       m_axi|            w3|       pointer|
|m_axi_w3_WLAST         |  out|    1|       m_axi|            w3|       pointer|
|m_axi_w3_WID           |  out|    1|       m_axi|            w3|       pointer|
|m_axi_w3_WUSER         |  out|    1|       m_axi|            w3|       pointer|
|m_axi_w3_ARVALID       |  out|    1|       m_axi|            w3|       pointer|
|m_axi_w3_ARREADY       |   in|    1|       m_axi|            w3|       pointer|
|m_axi_w3_ARADDR        |  out|   64|       m_axi|            w3|       pointer|
|m_axi_w3_ARID          |  out|    1|       m_axi|            w3|       pointer|
|m_axi_w3_ARLEN         |  out|    8|       m_axi|            w3|       pointer|
|m_axi_w3_ARSIZE        |  out|    3|       m_axi|            w3|       pointer|
|m_axi_w3_ARBURST       |  out|    2|       m_axi|            w3|       pointer|
|m_axi_w3_ARLOCK        |  out|    2|       m_axi|            w3|       pointer|
|m_axi_w3_ARCACHE       |  out|    4|       m_axi|            w3|       pointer|
|m_axi_w3_ARPROT        |  out|    3|       m_axi|            w3|       pointer|
|m_axi_w3_ARQOS         |  out|    4|       m_axi|            w3|       pointer|
|m_axi_w3_ARREGION      |  out|    4|       m_axi|            w3|       pointer|
|m_axi_w3_ARUSER        |  out|    1|       m_axi|            w3|       pointer|
|m_axi_w3_RVALID        |   in|    1|       m_axi|            w3|       pointer|
|m_axi_w3_RREADY        |  out|    1|       m_axi|            w3|       pointer|
|m_axi_w3_RDATA         |   in|   32|       m_axi|            w3|       pointer|
|m_axi_w3_RLAST         |   in|    1|       m_axi|            w3|       pointer|
|m_axi_w3_RID           |   in|    1|       m_axi|            w3|       pointer|
|m_axi_w3_RUSER         |   in|    1|       m_axi|            w3|       pointer|
|m_axi_w3_RRESP         |   in|    2|       m_axi|            w3|       pointer|
|m_axi_w3_BVALID        |   in|    1|       m_axi|            w3|       pointer|
|m_axi_w3_BREADY        |  out|    1|       m_axi|            w3|       pointer|
|m_axi_w3_BRESP         |   in|    2|       m_axi|            w3|       pointer|
|m_axi_w3_BID           |   in|    1|       m_axi|            w3|       pointer|
|m_axi_w3_BUSER         |   in|    1|       m_axi|            w3|       pointer|
|m_axi_o_AWVALID        |  out|    1|       m_axi|             o|       pointer|
|m_axi_o_AWREADY        |   in|    1|       m_axi|             o|       pointer|
|m_axi_o_AWADDR         |  out|   64|       m_axi|             o|       pointer|
|m_axi_o_AWID           |  out|    1|       m_axi|             o|       pointer|
|m_axi_o_AWLEN          |  out|    8|       m_axi|             o|       pointer|
|m_axi_o_AWSIZE         |  out|    3|       m_axi|             o|       pointer|
|m_axi_o_AWBURST        |  out|    2|       m_axi|             o|       pointer|
|m_axi_o_AWLOCK         |  out|    2|       m_axi|             o|       pointer|
|m_axi_o_AWCACHE        |  out|    4|       m_axi|             o|       pointer|
|m_axi_o_AWPROT         |  out|    3|       m_axi|             o|       pointer|
|m_axi_o_AWQOS          |  out|    4|       m_axi|             o|       pointer|
|m_axi_o_AWREGION       |  out|    4|       m_axi|             o|       pointer|
|m_axi_o_AWUSER         |  out|    1|       m_axi|             o|       pointer|
|m_axi_o_WVALID         |  out|    1|       m_axi|             o|       pointer|
|m_axi_o_WREADY         |   in|    1|       m_axi|             o|       pointer|
|m_axi_o_WDATA          |  out|   32|       m_axi|             o|       pointer|
|m_axi_o_WSTRB          |  out|    4|       m_axi|             o|       pointer|
|m_axi_o_WLAST          |  out|    1|       m_axi|             o|       pointer|
|m_axi_o_WID            |  out|    1|       m_axi|             o|       pointer|
|m_axi_o_WUSER          |  out|    1|       m_axi|             o|       pointer|
|m_axi_o_ARVALID        |  out|    1|       m_axi|             o|       pointer|
|m_axi_o_ARREADY        |   in|    1|       m_axi|             o|       pointer|
|m_axi_o_ARADDR         |  out|   64|       m_axi|             o|       pointer|
|m_axi_o_ARID           |  out|    1|       m_axi|             o|       pointer|
|m_axi_o_ARLEN          |  out|    8|       m_axi|             o|       pointer|
|m_axi_o_ARSIZE         |  out|    3|       m_axi|             o|       pointer|
|m_axi_o_ARBURST        |  out|    2|       m_axi|             o|       pointer|
|m_axi_o_ARLOCK         |  out|    2|       m_axi|             o|       pointer|
|m_axi_o_ARCACHE        |  out|    4|       m_axi|             o|       pointer|
|m_axi_o_ARPROT         |  out|    3|       m_axi|             o|       pointer|
|m_axi_o_ARQOS          |  out|    4|       m_axi|             o|       pointer|
|m_axi_o_ARREGION       |  out|    4|       m_axi|             o|       pointer|
|m_axi_o_ARUSER         |  out|    1|       m_axi|             o|       pointer|
|m_axi_o_RVALID         |   in|    1|       m_axi|             o|       pointer|
|m_axi_o_RREADY         |  out|    1|       m_axi|             o|       pointer|
|m_axi_o_RDATA          |   in|   32|       m_axi|             o|       pointer|
|m_axi_o_RLAST          |   in|    1|       m_axi|             o|       pointer|
|m_axi_o_RID            |   in|    1|       m_axi|             o|       pointer|
|m_axi_o_RUSER          |   in|    1|       m_axi|             o|       pointer|
|m_axi_o_RRESP          |   in|    2|       m_axi|             o|       pointer|
|m_axi_o_BVALID         |   in|    1|       m_axi|             o|       pointer|
|m_axi_o_BREADY         |  out|    1|       m_axi|             o|       pointer|
|m_axi_o_BRESP          |   in|    2|       m_axi|             o|       pointer|
|m_axi_o_BID            |   in|    1|       m_axi|             o|       pointer|
|m_axi_o_BUSER          |   in|    1|       m_axi|             o|       pointer|
|conv1_biases_address0  |  out|    6|   ap_memory|  conv1_biases|         array|
|conv1_biases_ce0       |  out|    1|   ap_memory|  conv1_biases|         array|
|conv1_biases_q0        |   in|   32|   ap_memory|  conv1_biases|         array|
|conv2_biases_address0  |  out|    5|   ap_memory|  conv2_biases|         array|
|conv2_biases_ce0       |  out|    1|   ap_memory|  conv2_biases|         array|
|conv2_biases_q0        |   in|   32|   ap_memory|  conv2_biases|         array|
|conv3_biases           |   in|   32|     ap_none|  conv3_biases|       pointer|
+-----------------------+-----+-----+------------+--------------+--------------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 1
ResetActiveHigh: 1
IsCombinational: 2
IsDatapathOnly: 2
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 6
* Pipeline : 0
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 
3 --> 4 
4 --> 5 
5 --> 6 
6 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 1.00>
ST_1 : Operation 7 [1/1] (1.00ns)   --->   "%output_ftmap_read = read i64 @_ssdm_op_Read.s_axilite.i64, i64 %output_ftmap" [src/srcnn.cpp:8]   --->   Operation 7 'read' 'output_ftmap_read' <Predicate = true> <Delay = 1.00> <CoreInst = "s_axilite">   --->   Core 122 's_axilite' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write'>
ST_1 : Operation 8 [1/1] (1.00ns)   --->   "%conv3_weights_read = read i64 @_ssdm_op_Read.s_axilite.i64, i64 %conv3_weights" [src/srcnn.cpp:8]   --->   Operation 8 'read' 'conv3_weights_read' <Predicate = true> <Delay = 1.00> <CoreInst = "s_axilite">   --->   Core 122 's_axilite' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write'>
ST_1 : Operation 9 [1/1] (1.00ns)   --->   "%conv2_output_ftmap_read = read i64 @_ssdm_op_Read.s_axilite.i64, i64 %conv2_output_ftmap" [src/srcnn.cpp:8]   --->   Operation 9 'read' 'conv2_output_ftmap_read' <Predicate = true> <Delay = 1.00> <CoreInst = "s_axilite">   --->   Core 122 's_axilite' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write'>
ST_1 : Operation 10 [1/1] (1.00ns)   --->   "%conv2_weights_read = read i64 @_ssdm_op_Read.s_axilite.i64, i64 %conv2_weights" [src/srcnn.cpp:8]   --->   Operation 10 'read' 'conv2_weights_read' <Predicate = true> <Delay = 1.00> <CoreInst = "s_axilite">   --->   Core 122 's_axilite' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write'>
ST_1 : Operation 11 [1/1] (1.00ns)   --->   "%conv1_output_ftmap_read = read i64 @_ssdm_op_Read.s_axilite.i64, i64 %conv1_output_ftmap" [src/srcnn.cpp:8]   --->   Operation 11 'read' 'conv1_output_ftmap_read' <Predicate = true> <Delay = 1.00> <CoreInst = "s_axilite">   --->   Core 122 's_axilite' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write'>
ST_1 : Operation 12 [1/1] (1.00ns)   --->   "%conv1_weights_read = read i64 @_ssdm_op_Read.s_axilite.i64, i64 %conv1_weights" [src/srcnn.cpp:8]   --->   Operation 12 'read' 'conv1_weights_read' <Predicate = true> <Delay = 1.00> <CoreInst = "s_axilite">   --->   Core 122 's_axilite' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write'>
ST_1 : Operation 13 [1/1] (1.00ns)   --->   "%input_ftmap_read = read i64 @_ssdm_op_Read.s_axilite.i64, i64 %input_ftmap" [src/srcnn.cpp:8]   --->   Operation 13 'read' 'input_ftmap_read' <Predicate = true> <Delay = 1.00> <CoreInst = "s_axilite">   --->   Core 122 's_axilite' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write'>
ST_1 : Operation 14 [2/2] (0.00ns)   --->   "%call_ln44 = call void @conv1, i32 %i1, i64 %input_ftmap_read, i32 %w1, i64 %conv1_weights_read, i32 %conv1_biases, i32 %i2, i64 %conv1_output_ftmap_read, i32 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E15input_fm_buffer_0_0_2, i32 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E15input_fm_buffer_0_0_0, i32 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E15input_fm_buffer_0_0_1, i32 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E15input_fm_buffer_0_1_2, i32 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E15input_fm_buffer_0_1_0, i32 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E15input_fm_buffer_0_1_1, i32 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E15input_fm_buffer_0_2_2, i32 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E15input_fm_buffer_0_2_0, i32 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E15input_fm_buffer_0_2_1, i32 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_0_0_0_0, i32 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_0_0_0_1, i32 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_0_0_0_2, i32 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_0_0_1_0, i32 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_0_0_1_1, i32 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_0_0_1_2, i32 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_0_0_2_0, i32 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_0_0_2_1, i32 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_0_0_2_2, i32 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_1_0_0_0, i32 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_1_0_0_1, i32 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_1_0_0_2, i32 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_1_0_1_0, i32 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_1_0_1_1, i32 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_1_0_1_2, i32 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_1_0_2_0, i32 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_1_0_2_1, i32 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_1_0_2_2, i32 %conv1_float_255_255_float_1_9_9_float_float_255_255_ou_1, i32 %conv1_float_255_255_float_1_9_9_float_float_255_255_ou" [src/srcnn.cpp:44]   --->   Operation 14 'call' 'call_ln44' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 2 <SV = 1> <Delay = 0.00>
ST_2 : Operation 15 [1/2] (0.00ns)   --->   "%call_ln44 = call void @conv1, i32 %i1, i64 %input_ftmap_read, i32 %w1, i64 %conv1_weights_read, i32 %conv1_biases, i32 %i2, i64 %conv1_output_ftmap_read, i32 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E15input_fm_buffer_0_0_2, i32 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E15input_fm_buffer_0_0_0, i32 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E15input_fm_buffer_0_0_1, i32 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E15input_fm_buffer_0_1_2, i32 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E15input_fm_buffer_0_1_0, i32 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E15input_fm_buffer_0_1_1, i32 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E15input_fm_buffer_0_2_2, i32 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E15input_fm_buffer_0_2_0, i32 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E15input_fm_buffer_0_2_1, i32 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_0_0_0_0, i32 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_0_0_0_1, i32 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_0_0_0_2, i32 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_0_0_1_0, i32 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_0_0_1_1, i32 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_0_0_1_2, i32 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_0_0_2_0, i32 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_0_0_2_1, i32 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_0_0_2_2, i32 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_1_0_0_0, i32 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_1_0_0_1, i32 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_1_0_0_2, i32 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_1_0_1_0, i32 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_1_0_1_1, i32 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_1_0_1_2, i32 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_1_0_2_0, i32 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_1_0_2_1, i32 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_1_0_2_2, i32 %conv1_float_255_255_float_1_9_9_float_float_255_255_ou_1, i32 %conv1_float_255_255_float_1_9_9_float_float_255_255_ou" [src/srcnn.cpp:44]   --->   Operation 15 'call' 'call_ln44' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 3 <SV = 2> <Delay = 0.00>
ST_3 : Operation 16 [2/2] (0.00ns)   --->   "%call_ln47 = call void @conv2, i32 %i2, i64 %conv1_output_ftmap_read, i32 %w2, i64 %conv2_weights_read, i32 %conv2_biases, i32 %i3, i64 %conv2_output_ftmap_read, i32 %input_fm_buffer, i32 %weight_buffer, i32 %output_fm_buffer" [src/srcnn.cpp:47]   --->   Operation 16 'call' 'call_ln47' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 4 <SV = 3> <Delay = 0.00>
ST_4 : Operation 17 [1/2] (0.00ns)   --->   "%call_ln47 = call void @conv2, i32 %i2, i64 %conv1_output_ftmap_read, i32 %w2, i64 %conv2_weights_read, i32 %conv2_biases, i32 %i3, i64 %conv2_output_ftmap_read, i32 %input_fm_buffer, i32 %weight_buffer, i32 %output_fm_buffer" [src/srcnn.cpp:47]   --->   Operation 17 'call' 'call_ln47' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 5 <SV = 4> <Delay = 0.00>
ST_5 : Operation 18 [1/1] (0.00ns)   --->   "%conv3_biases_read = read i32 @_ssdm_op_Read.ap_auto.i32P0A, i32 %conv3_biases"   --->   Operation 18 'read' 'conv3_biases_read' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 19 [1/1] (0.00ns)   --->   "%empty = bitcast i32 %conv3_biases_read"   --->   Operation 19 'bitcast' 'empty' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 20 [2/2] (0.00ns)   --->   "%call_ln50 = call void @conv3, i32 %i3, i64 %conv2_output_ftmap_read, i32 %w3, i64 %conv3_weights_read, i32 %empty, i32 %o, i64 %output_ftmap_read, i32 %conv3_float_255_255_float_32_5_5_float_float_255_255_i_1, i32 %conv3_float_255_255_float_32_5_5_float_float_255_255_i, i32 %conv3_float_255_255_float_32_5_5_float_float_255_255_w_4, i32 %conv3_float_255_255_float_32_5_5_float_float_255_255_w_3, i32 %conv3_float_255_255_float_32_5_5_float_float_255_255_w_2, i32 %conv3_float_255_255_float_32_5_5_float_float_255_255_w_1, i32 %conv3_float_255_255_float_32_5_5_float_float_255_255_w, i32 %conv3_float_255_255_float_32_5_5_float_float_255_255_o_1, i32 %conv3_float_255_255_float_32_5_5_float_float_255_255_o" [src/srcnn.cpp:50]   --->   Operation 20 'call' 'call_ln50' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 6 <SV = 5> <Delay = 0.00>
ST_6 : Operation 21 [1/1] (0.00ns)   --->   "%spectopmodule_ln8 = spectopmodule void @_ssdm_op_SpecTopModule, void @empty_15" [src/srcnn.cpp:8]   --->   Operation 21 'spectopmodule' 'spectopmodule_ln8' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 22 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %i1, void @empty_26, i32 0, i32 0, void @empty_25, i32 0, i32 512, void @empty_23, void @empty_34, void @empty_25, i32 16, i32 16, i32 256, i32 256, void @empty_25, void @empty_25, i32 4294967295, i32 0"   --->   Operation 22 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 23 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i32 %i1"   --->   Operation 23 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 24 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %w1, void @empty_26, i32 0, i32 0, void @empty_25, i32 0, i32 512, void @empty_2, void @empty_34, void @empty_25, i32 16, i32 16, i32 256, i32 256, void @empty_25, void @empty_25, i32 4294967295, i32 0"   --->   Operation 24 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 25 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i32 %w1"   --->   Operation 25 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 26 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %i2, void @empty_26, i32 0, i32 0, void @empty_25, i32 0, i32 512, void @empty_1, void @empty_34, void @empty_25, i32 16, i32 16, i32 256, i32 256, void @empty_25, void @empty_25, i32 4294967295, i32 0"   --->   Operation 26 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 27 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i32 %i2"   --->   Operation 27 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 28 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %w2, void @empty_26, i32 0, i32 0, void @empty_25, i32 0, i32 512, void @empty_30, void @empty_34, void @empty_25, i32 16, i32 16, i32 256, i32 256, void @empty_25, void @empty_25, i32 4294967295, i32 0"   --->   Operation 28 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 29 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i32 %w2"   --->   Operation 29 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 30 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %i3, void @empty_26, i32 0, i32 0, void @empty_25, i32 0, i32 512, void @empty_29, void @empty_34, void @empty_25, i32 16, i32 16, i32 256, i32 256, void @empty_25, void @empty_25, i32 4294967295, i32 0"   --->   Operation 30 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 31 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i32 %i3"   --->   Operation 31 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 32 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %w3, void @empty_26, i32 0, i32 0, void @empty_25, i32 0, i32 512, void @empty_33, void @empty_34, void @empty_25, i32 16, i32 16, i32 256, i32 256, void @empty_25, void @empty_25, i32 4294967295, i32 0"   --->   Operation 32 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 33 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i32 %w3"   --->   Operation 33 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 34 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %o, void @empty_26, i32 0, i32 0, void @empty_25, i32 0, i32 512, void @empty_32, void @empty_34, void @empty_25, i32 16, i32 16, i32 256, i32 256, void @empty_25, void @empty_25, i32 4294967295, i32 0"   --->   Operation 34 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 35 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i32 %o"   --->   Operation 35 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 36 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i64 %input_ftmap, void @empty_31, i32 0, i32 0, void @empty_25, i32 0, i32 0, void @empty_24, void @empty_35, void @empty_25, i32 0, i32 0, i32 0, i32 0, void @empty_25, void @empty_21, i32 4294967295, i32 0"   --->   Operation 36 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 37 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i64 %input_ftmap, void @empty_6, i32 0, i32 0, void @empty_25, i32 0, i32 0, void @empty_25, void @empty_25, void @empty_25, i32 0, i32 0, i32 0, i32 0, void @empty_25, void @empty_21, i32 4294967295, i32 0"   --->   Operation 37 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 38 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i64 %conv1_weights, void @empty_31, i32 0, i32 0, void @empty_25, i32 0, i32 0, void @empty_24, void @empty_38, void @empty_25, i32 0, i32 0, i32 0, i32 0, void @empty_25, void @empty_21, i32 4294967295, i32 0"   --->   Operation 38 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 39 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i64 %conv1_weights, void @empty_6, i32 0, i32 0, void @empty_25, i32 0, i32 0, void @empty_25, void @empty_25, void @empty_25, i32 0, i32 0, i32 0, i32 0, void @empty_25, void @empty_21, i32 4294967295, i32 0"   --->   Operation 39 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 40 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %conv1_biases, void @empty_37, i32 0, i32 0, void @empty_25, i32 4294967295, i32 0, void @empty_25, void @empty_25, void @empty_25, i32 0, i32 0, i32 0, i32 0, void @empty_25, void @empty_25, i32 4294967295, i32 0"   --->   Operation 40 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 41 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i32 %conv1_biases"   --->   Operation 41 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 42 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i64 %conv1_output_ftmap, void @empty_31, i32 0, i32 0, void @empty_25, i32 0, i32 0, void @empty_24, void @empty_20, void @empty_25, i32 0, i32 0, i32 0, i32 0, void @empty_25, void @empty_21, i32 4294967295, i32 0"   --->   Operation 42 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 43 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i64 %conv1_output_ftmap, void @empty_6, i32 0, i32 0, void @empty_25, i32 0, i32 0, void @empty_25, void @empty_25, void @empty_25, i32 0, i32 0, i32 0, i32 0, void @empty_25, void @empty_21, i32 4294967295, i32 0"   --->   Operation 43 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 44 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i64 %conv2_weights, void @empty_31, i32 0, i32 0, void @empty_25, i32 0, i32 0, void @empty_24, void @empty_19, void @empty_25, i32 0, i32 0, i32 0, i32 0, void @empty_25, void @empty_21, i32 4294967295, i32 0"   --->   Operation 44 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 45 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i64 %conv2_weights, void @empty_6, i32 0, i32 0, void @empty_25, i32 0, i32 0, void @empty_25, void @empty_25, void @empty_25, i32 0, i32 0, i32 0, i32 0, void @empty_25, void @empty_21, i32 4294967295, i32 0"   --->   Operation 45 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 46 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %conv2_biases, void @empty_37, i32 0, i32 0, void @empty_25, i32 4294967295, i32 0, void @empty_25, void @empty_25, void @empty_25, i32 0, i32 0, i32 0, i32 0, void @empty_25, void @empty_25, i32 4294967295, i32 0"   --->   Operation 46 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 47 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i32 %conv2_biases"   --->   Operation 47 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 48 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i64 %conv2_output_ftmap, void @empty_31, i32 0, i32 0, void @empty_25, i32 0, i32 0, void @empty_24, void @empty_18, void @empty_25, i32 0, i32 0, i32 0, i32 0, void @empty_25, void @empty_21, i32 4294967295, i32 0"   --->   Operation 48 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 49 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i64 %conv2_output_ftmap, void @empty_6, i32 0, i32 0, void @empty_25, i32 0, i32 0, void @empty_25, void @empty_25, void @empty_25, i32 0, i32 0, i32 0, i32 0, void @empty_25, void @empty_21, i32 4294967295, i32 0"   --->   Operation 49 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 50 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i64 %conv3_weights, void @empty_31, i32 0, i32 0, void @empty_25, i32 0, i32 0, void @empty_24, void @empty_17, void @empty_25, i32 0, i32 0, i32 0, i32 0, void @empty_25, void @empty_21, i32 4294967295, i32 0"   --->   Operation 50 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 51 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i64 %conv3_weights, void @empty_6, i32 0, i32 0, void @empty_25, i32 0, i32 0, void @empty_25, void @empty_25, void @empty_25, i32 0, i32 0, i32 0, i32 0, void @empty_25, void @empty_21, i32 4294967295, i32 0"   --->   Operation 51 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 52 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i32 %conv3_biases"   --->   Operation 52 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 53 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %conv3_biases, void @empty_6, i32 0, i32 0, void @empty_25, i32 0, i32 0, void @empty_25, void @empty_25, void @empty_25, i32 0, i32 0, i32 0, i32 0, void @empty_25, void @empty_25, i32 4294967295, i32 0"   --->   Operation 53 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 54 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i64 %output_ftmap, void @empty_31, i32 0, i32 0, void @empty_25, i32 0, i32 0, void @empty_24, void @empty_16, void @empty_25, i32 0, i32 0, i32 0, i32 0, void @empty_25, void @empty_21, i32 4294967295, i32 0"   --->   Operation 54 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 55 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i64 %output_ftmap, void @empty_6, i32 0, i32 0, void @empty_25, i32 0, i32 0, void @empty_25, void @empty_25, void @empty_25, i32 0, i32 0, i32 0, i32 0, void @empty_25, void @empty_21, i32 4294967295, i32 0"   --->   Operation 55 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 56 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 0, void @empty_31, i32 0, i32 0, void @empty_25, i32 0, i32 0, void @empty_24, void @empty_25, void @empty_25, i32 0, i32 0, i32 0, i32 0, void @empty_25, void @empty_25, i32 4294967295, i32 0"   --->   Operation 56 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 57 [1/2] (0.00ns)   --->   "%call_ln50 = call void @conv3, i32 %i3, i64 %conv2_output_ftmap_read, i32 %w3, i64 %conv3_weights_read, i32 %empty, i32 %o, i64 %output_ftmap_read, i32 %conv3_float_255_255_float_32_5_5_float_float_255_255_i_1, i32 %conv3_float_255_255_float_32_5_5_float_float_255_255_i, i32 %conv3_float_255_255_float_32_5_5_float_float_255_255_w_4, i32 %conv3_float_255_255_float_32_5_5_float_float_255_255_w_3, i32 %conv3_float_255_255_float_32_5_5_float_float_255_255_w_2, i32 %conv3_float_255_255_float_32_5_5_float_float_255_255_w_1, i32 %conv3_float_255_255_float_32_5_5_float_float_255_255_w, i32 %conv3_float_255_255_float_32_5_5_float_float_255_255_o_1, i32 %conv3_float_255_255_float_32_5_5_float_float_255_255_o" [src/srcnn.cpp:50]   --->   Operation 57 'call' 'call_ln50' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_6 : Operation 58 [1/1] (0.00ns)   --->   "%ret_ln51 = ret" [src/srcnn.cpp:51]   --->   Operation 58 'ret' 'ret_ln51' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Binding
============================================================
STG Binding: 
---------------- STG Properties BEGIN ----------------
- Is combinational: 0
- Is one-state seq: 0
- Is datapath-only: 0
- Is pipelined: 0
- Is top level: 1
Port [ Return ] is wired: 1; IO mode=ap_ctrl_hs:ce=0
Port [ i1]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=4; pingpong=0; private_global=0; IO mode=m_axi:ce=0
Port [ w1]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=4; pingpong=0; private_global=0; IO mode=m_axi:ce=0
Port [ i2]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=2; type=4; pingpong=0; private_global=0; IO mode=m_axi:ce=0
Port [ w2]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=4; pingpong=0; private_global=0; IO mode=m_axi:ce=0
Port [ i3]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=2; type=4; pingpong=0; private_global=0; IO mode=m_axi:ce=0
Port [ w3]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=4; pingpong=0; private_global=0; IO mode=m_axi:ce=0
Port [ o]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=4; pingpong=0; private_global=0; IO mode=m_axi:ce=0
Port [ input_ftmap]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ conv1_weights]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ conv1_biases]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[13]; IO mode=ap_memory:ce=0
Port [ conv1_output_ftmap]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ conv2_weights]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ conv2_biases]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[13]; IO mode=ap_memory:ce=0
Port [ conv2_output_ftmap]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ conv3_weights]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ conv3_biases]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ output_ftmap]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E15input_fm_buffer_0_0_2]:  wired=0; compound=1; hidden=1; nouse=1; global=1; static=1; extern=0; dir=2; type=1; pingpong=0; private_global=0; MemPort=[21]; IO mode=ap_memory:ce=0
Port [ p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E15input_fm_buffer_0_0_0]:  wired=0; compound=1; hidden=1; nouse=1; global=1; static=1; extern=0; dir=2; type=1; pingpong=0; private_global=0; MemPort=[21]; IO mode=ap_memory:ce=0
Port [ p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E15input_fm_buffer_0_0_1]:  wired=0; compound=1; hidden=1; nouse=1; global=1; static=1; extern=0; dir=2; type=1; pingpong=0; private_global=0; MemPort=[21]; IO mode=ap_memory:ce=0
Port [ p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E15input_fm_buffer_0_1_2]:  wired=0; compound=1; hidden=1; nouse=1; global=1; static=1; extern=0; dir=2; type=1; pingpong=0; private_global=0; MemPort=[21]; IO mode=ap_memory:ce=0
Port [ p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E15input_fm_buffer_0_1_0]:  wired=0; compound=1; hidden=1; nouse=1; global=1; static=1; extern=0; dir=2; type=1; pingpong=0; private_global=0; MemPort=[21]; IO mode=ap_memory:ce=0
Port [ p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E15input_fm_buffer_0_1_1]:  wired=0; compound=1; hidden=1; nouse=1; global=1; static=1; extern=0; dir=2; type=1; pingpong=0; private_global=0; MemPort=[21]; IO mode=ap_memory:ce=0
Port [ p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E15input_fm_buffer_0_2_2]:  wired=0; compound=1; hidden=1; nouse=1; global=1; static=1; extern=0; dir=2; type=1; pingpong=0; private_global=0; MemPort=[21]; IO mode=ap_memory:ce=0
Port [ p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E15input_fm_buffer_0_2_0]:  wired=0; compound=1; hidden=1; nouse=1; global=1; static=1; extern=0; dir=2; type=1; pingpong=0; private_global=0; MemPort=[21]; IO mode=ap_memory:ce=0
Port [ p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E15input_fm_buffer_0_2_1]:  wired=0; compound=1; hidden=1; nouse=1; global=1; static=1; extern=0; dir=2; type=1; pingpong=0; private_global=0; MemPort=[21]; IO mode=ap_memory:ce=0
Port [ p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_0_0_0_0]:  wired=0; compound=1; hidden=1; nouse=1; global=1; static=1; extern=0; dir=2; type=1; pingpong=0; private_global=0; MemPort=[12]; IO mode=ap_memory:ce=0
Port [ p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_0_0_0_1]:  wired=0; compound=1; hidden=1; nouse=1; global=1; static=1; extern=0; dir=2; type=1; pingpong=0; private_global=0; MemPort=[12]; IO mode=ap_memory:ce=0
Port [ p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_0_0_0_2]:  wired=0; compound=1; hidden=1; nouse=1; global=1; static=1; extern=0; dir=2; type=1; pingpong=0; private_global=0; MemPort=[12]; IO mode=ap_memory:ce=0
Port [ p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_0_0_1_0]:  wired=0; compound=1; hidden=1; nouse=1; global=1; static=1; extern=0; dir=2; type=1; pingpong=0; private_global=0; MemPort=[12]; IO mode=ap_memory:ce=0
Port [ p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_0_0_1_1]:  wired=0; compound=1; hidden=1; nouse=1; global=1; static=1; extern=0; dir=2; type=1; pingpong=0; private_global=0; MemPort=[12]; IO mode=ap_memory:ce=0
Port [ p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_0_0_1_2]:  wired=0; compound=1; hidden=1; nouse=1; global=1; static=1; extern=0; dir=2; type=1; pingpong=0; private_global=0; MemPort=[12]; IO mode=ap_memory:ce=0
Port [ p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_0_0_2_0]:  wired=0; compound=1; hidden=1; nouse=1; global=1; static=1; extern=0; dir=2; type=1; pingpong=0; private_global=0; MemPort=[12]; IO mode=ap_memory:ce=0
Port [ p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_0_0_2_1]:  wired=0; compound=1; hidden=1; nouse=1; global=1; static=1; extern=0; dir=2; type=1; pingpong=0; private_global=0; MemPort=[12]; IO mode=ap_memory:ce=0
Port [ p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_0_0_2_2]:  wired=0; compound=1; hidden=1; nouse=1; global=1; static=1; extern=0; dir=2; type=1; pingpong=0; private_global=0; MemPort=[12]; IO mode=ap_memory:ce=0
Port [ p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_1_0_0_0]:  wired=0; compound=1; hidden=1; nouse=1; global=1; static=1; extern=0; dir=2; type=1; pingpong=0; private_global=0; MemPort=[12]; IO mode=ap_memory:ce=0
Port [ p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_1_0_0_1]:  wired=0; compound=1; hidden=1; nouse=1; global=1; static=1; extern=0; dir=2; type=1; pingpong=0; private_global=0; MemPort=[12]; IO mode=ap_memory:ce=0
Port [ p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_1_0_0_2]:  wired=0; compound=1; hidden=1; nouse=1; global=1; static=1; extern=0; dir=2; type=1; pingpong=0; private_global=0; MemPort=[12]; IO mode=ap_memory:ce=0
Port [ p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_1_0_1_0]:  wired=0; compound=1; hidden=1; nouse=1; global=1; static=1; extern=0; dir=2; type=1; pingpong=0; private_global=0; MemPort=[12]; IO mode=ap_memory:ce=0
Port [ p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_1_0_1_1]:  wired=0; compound=1; hidden=1; nouse=1; global=1; static=1; extern=0; dir=2; type=1; pingpong=0; private_global=0; MemPort=[12]; IO mode=ap_memory:ce=0
Port [ p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_1_0_1_2]:  wired=0; compound=1; hidden=1; nouse=1; global=1; static=1; extern=0; dir=2; type=1; pingpong=0; private_global=0; MemPort=[12]; IO mode=ap_memory:ce=0
Port [ p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_1_0_2_0]:  wired=0; compound=1; hidden=1; nouse=1; global=1; static=1; extern=0; dir=2; type=1; pingpong=0; private_global=0; MemPort=[12]; IO mode=ap_memory:ce=0
Port [ p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_1_0_2_1]:  wired=0; compound=1; hidden=1; nouse=1; global=1; static=1; extern=0; dir=2; type=1; pingpong=0; private_global=0; MemPort=[12]; IO mode=ap_memory:ce=0
Port [ p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_1_0_2_2]:  wired=0; compound=1; hidden=1; nouse=1; global=1; static=1; extern=0; dir=2; type=1; pingpong=0; private_global=0; MemPort=[12]; IO mode=ap_memory:ce=0
Port [ conv1_float_255_255_float_1_9_9_float_float_255_255_ou_1]:  wired=0; compound=1; hidden=1; nouse=1; global=1; static=1; extern=0; dir=2; type=1; pingpong=0; private_global=0; MemPort=[21]; IO mode=ap_memory:ce=0
Port [ conv1_float_255_255_float_1_9_9_float_float_255_255_ou]:  wired=0; compound=1; hidden=1; nouse=1; global=1; static=1; extern=0; dir=2; type=1; pingpong=0; private_global=0; MemPort=[21]; IO mode=ap_memory:ce=0
Port [ input_fm_buffer]:  wired=0; compound=1; hidden=1; nouse=1; global=1; static=1; extern=0; dir=2; type=1; pingpong=0; private_global=0; MemPort=[10]; IO mode=ap_memory:ce=0
Port [ weight_buffer]:  wired=0; compound=1; hidden=1; nouse=1; global=1; static=1; extern=0; dir=2; type=1; pingpong=0; private_global=0; MemPort=[23]; IO mode=ap_memory:ce=0
Port [ output_fm_buffer]:  wired=0; compound=1; hidden=1; nouse=1; global=1; static=1; extern=0; dir=2; type=1; pingpong=0; private_global=0; MemPort=[21]; IO mode=ap_memory:ce=0
Port [ conv3_float_255_255_float_32_5_5_float_float_255_255_i_1]:  wired=0; compound=1; hidden=1; nouse=1; global=1; static=1; extern=0; dir=2; type=1; pingpong=0; private_global=0; MemPort=[21]; IO mode=ap_memory:ce=0
Port [ conv3_float_255_255_float_32_5_5_float_float_255_255_i]:  wired=0; compound=1; hidden=1; nouse=1; global=1; static=1; extern=0; dir=2; type=1; pingpong=0; private_global=0; MemPort=[21]; IO mode=ap_memory:ce=0
Port [ conv3_float_255_255_float_32_5_5_float_float_255_255_w_4]:  wired=0; compound=1; hidden=1; nouse=1; global=1; static=1; extern=0; dir=2; type=1; pingpong=0; private_global=0; MemPort=[21]; IO mode=ap_memory:ce=0
Port [ conv3_float_255_255_float_32_5_5_float_float_255_255_w_3]:  wired=0; compound=1; hidden=1; nouse=1; global=1; static=1; extern=0; dir=2; type=1; pingpong=0; private_global=0; MemPort=[21]; IO mode=ap_memory:ce=0
Port [ conv3_float_255_255_float_32_5_5_float_float_255_255_w_2]:  wired=0; compound=1; hidden=1; nouse=1; global=1; static=1; extern=0; dir=2; type=1; pingpong=0; private_global=0; MemPort=[21]; IO mode=ap_memory:ce=0
Port [ conv3_float_255_255_float_32_5_5_float_float_255_255_w_1]:  wired=0; compound=1; hidden=1; nouse=1; global=1; static=1; extern=0; dir=2; type=1; pingpong=0; private_global=0; MemPort=[21]; IO mode=ap_memory:ce=0
Port [ conv3_float_255_255_float_32_5_5_float_float_255_255_w]:  wired=0; compound=1; hidden=1; nouse=1; global=1; static=1; extern=0; dir=2; type=1; pingpong=0; private_global=0; MemPort=[21]; IO mode=ap_memory:ce=0
Port [ conv3_float_255_255_float_32_5_5_float_float_255_255_o_1]:  wired=0; compound=1; hidden=1; nouse=1; global=1; static=1; extern=0; dir=2; type=1; pingpong=0; private_global=0; MemPort=[21]; IO mode=ap_memory:ce=0
Port [ conv3_float_255_255_float_32_5_5_float_float_255_255_o]:  wired=0; compound=1; hidden=1; nouse=1; global=1; static=1; extern=0; dir=2; type=1; pingpong=0; private_global=0; MemPort=[21]; IO mode=ap_memory:ce=0
---------------- STG Properties END ------------------

---------------- Datapath Model BEGIN ----------------

<LifeTime>
<method=bitvector/>
output_ftmap_read       (read         ) [ 0011111]
conv3_weights_read      (read         ) [ 0011111]
conv2_output_ftmap_read (read         ) [ 0011111]
conv2_weights_read      (read         ) [ 0011100]
conv1_output_ftmap_read (read         ) [ 0011100]
conv1_weights_read      (read         ) [ 0010000]
input_ftmap_read        (read         ) [ 0010000]
call_ln44               (call         ) [ 0000000]
call_ln47               (call         ) [ 0000000]
conv3_biases_read       (read         ) [ 0000000]
empty                   (bitcast      ) [ 0000001]
spectopmodule_ln8       (spectopmodule) [ 0000000]
specinterface_ln0       (specinterface) [ 0000000]
specbitsmap_ln0         (specbitsmap  ) [ 0000000]
specinterface_ln0       (specinterface) [ 0000000]
specbitsmap_ln0         (specbitsmap  ) [ 0000000]
specinterface_ln0       (specinterface) [ 0000000]
specbitsmap_ln0         (specbitsmap  ) [ 0000000]
specinterface_ln0       (specinterface) [ 0000000]
specbitsmap_ln0         (specbitsmap  ) [ 0000000]
specinterface_ln0       (specinterface) [ 0000000]
specbitsmap_ln0         (specbitsmap  ) [ 0000000]
specinterface_ln0       (specinterface) [ 0000000]
specbitsmap_ln0         (specbitsmap  ) [ 0000000]
specinterface_ln0       (specinterface) [ 0000000]
specbitsmap_ln0         (specbitsmap  ) [ 0000000]
specinterface_ln0       (specinterface) [ 0000000]
specinterface_ln0       (specinterface) [ 0000000]
specinterface_ln0       (specinterface) [ 0000000]
specinterface_ln0       (specinterface) [ 0000000]
specinterface_ln0       (specinterface) [ 0000000]
specbitsmap_ln0         (specbitsmap  ) [ 0000000]
specinterface_ln0       (specinterface) [ 0000000]
specinterface_ln0       (specinterface) [ 0000000]
specinterface_ln0       (specinterface) [ 0000000]
specinterface_ln0       (specinterface) [ 0000000]
specinterface_ln0       (specinterface) [ 0000000]
specbitsmap_ln0         (specbitsmap  ) [ 0000000]
specinterface_ln0       (specinterface) [ 0000000]
specinterface_ln0       (specinterface) [ 0000000]
specinterface_ln0       (specinterface) [ 0000000]
specinterface_ln0       (specinterface) [ 0000000]
specbitsmap_ln0         (specbitsmap  ) [ 0000000]
specinterface_ln0       (specinterface) [ 0000000]
specinterface_ln0       (specinterface) [ 0000000]
specinterface_ln0       (specinterface) [ 0000000]
specinterface_ln0       (specinterface) [ 0000000]
call_ln50               (call         ) [ 0000000]
ret_ln51                (ret          ) [ 0000000]
</LifeTime>

<model>

<comp_list>
<comp id="0" class="1000" name="i1">
<pin_list>
<pin id="1" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="i1"/></StgValue>
</bind>
</comp>

<comp id="2" class="1000" name="w1">
<pin_list>
<pin id="3" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="w1"/></StgValue>
</bind>
</comp>

<comp id="4" class="1000" name="i2">
<pin_list>
<pin id="5" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="i2"/></StgValue>
</bind>
</comp>

<comp id="6" class="1000" name="w2">
<pin_list>
<pin id="7" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="w2"/></StgValue>
</bind>
</comp>

<comp id="8" class="1000" name="i3">
<pin_list>
<pin id="9" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="i3"/></StgValue>
</bind>
</comp>

<comp id="10" class="1000" name="w3">
<pin_list>
<pin id="11" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="w3"/></StgValue>
</bind>
</comp>

<comp id="12" class="1000" name="o">
<pin_list>
<pin id="13" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="o"/></StgValue>
</bind>
</comp>

<comp id="14" class="1000" name="input_ftmap">
<pin_list>
<pin id="15" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="input_ftmap"/></StgValue>
</bind>
</comp>

<comp id="16" class="1000" name="conv1_weights">
<pin_list>
<pin id="17" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="conv1_weights"/></StgValue>
</bind>
</comp>

<comp id="18" class="1000" name="conv1_biases">
<pin_list>
<pin id="19" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="conv1_biases"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="20" class="1000" name="conv1_output_ftmap">
<pin_list>
<pin id="21" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="conv1_output_ftmap"/></StgValue>
</bind>
</comp>

<comp id="22" class="1000" name="conv2_weights">
<pin_list>
<pin id="23" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="conv2_weights"/></StgValue>
</bind>
</comp>

<comp id="24" class="1000" name="conv2_biases">
<pin_list>
<pin id="25" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="conv2_biases"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="26" class="1000" name="conv2_output_ftmap">
<pin_list>
<pin id="27" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="conv2_output_ftmap"/></StgValue>
</bind>
</comp>

<comp id="28" class="1000" name="conv3_weights">
<pin_list>
<pin id="29" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="conv3_weights"/></StgValue>
</bind>
</comp>

<comp id="30" class="1000" name="conv3_biases">
<pin_list>
<pin id="31" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="conv3_biases"/></StgValue>
</bind>
</comp>

<comp id="32" class="1000" name="output_ftmap">
<pin_list>
<pin id="33" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="output_ftmap"/></StgValue>
</bind>
</comp>

<comp id="34" class="1000" name="p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E15input_fm_buffer_0_0_2">
<pin_list>
<pin id="35" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E15input_fm_buffer_0_0_2"/><MemPortTyVec>2 1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="36" class="1000" name="p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E15input_fm_buffer_0_0_0">
<pin_list>
<pin id="37" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E15input_fm_buffer_0_0_0"/><MemPortTyVec>2 1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="38" class="1000" name="p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E15input_fm_buffer_0_0_1">
<pin_list>
<pin id="39" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E15input_fm_buffer_0_0_1"/><MemPortTyVec>2 1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="40" class="1000" name="p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E15input_fm_buffer_0_1_2">
<pin_list>
<pin id="41" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E15input_fm_buffer_0_1_2"/><MemPortTyVec>2 1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="42" class="1000" name="p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E15input_fm_buffer_0_1_0">
<pin_list>
<pin id="43" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E15input_fm_buffer_0_1_0"/><MemPortTyVec>2 1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="44" class="1000" name="p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E15input_fm_buffer_0_1_1">
<pin_list>
<pin id="45" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E15input_fm_buffer_0_1_1"/><MemPortTyVec>2 1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="46" class="1000" name="p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E15input_fm_buffer_0_2_2">
<pin_list>
<pin id="47" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E15input_fm_buffer_0_2_2"/><MemPortTyVec>2 1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="48" class="1000" name="p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E15input_fm_buffer_0_2_0">
<pin_list>
<pin id="49" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E15input_fm_buffer_0_2_0"/><MemPortTyVec>2 1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="50" class="1000" name="p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E15input_fm_buffer_0_2_1">
<pin_list>
<pin id="51" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E15input_fm_buffer_0_2_1"/><MemPortTyVec>2 1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="52" class="1000" name="p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_0_0_0_0">
<pin_list>
<pin id="53" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_0_0_0_0"/><MemPortTyVec>1 2 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="54" class="1000" name="p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_0_0_0_1">
<pin_list>
<pin id="55" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_0_0_0_1"/><MemPortTyVec>1 2 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="56" class="1000" name="p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_0_0_0_2">
<pin_list>
<pin id="57" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_0_0_0_2"/><MemPortTyVec>1 2 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="58" class="1000" name="p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_0_0_1_0">
<pin_list>
<pin id="59" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_0_0_1_0"/><MemPortTyVec>1 2 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="60" class="1000" name="p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_0_0_1_1">
<pin_list>
<pin id="61" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_0_0_1_1"/><MemPortTyVec>1 2 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="62" class="1000" name="p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_0_0_1_2">
<pin_list>
<pin id="63" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_0_0_1_2"/><MemPortTyVec>1 2 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="64" class="1000" name="p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_0_0_2_0">
<pin_list>
<pin id="65" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_0_0_2_0"/><MemPortTyVec>1 2 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="66" class="1000" name="p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_0_0_2_1">
<pin_list>
<pin id="67" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_0_0_2_1"/><MemPortTyVec>1 2 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="68" class="1000" name="p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_0_0_2_2">
<pin_list>
<pin id="69" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_0_0_2_2"/><MemPortTyVec>1 2 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="70" class="1000" name="p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_1_0_0_0">
<pin_list>
<pin id="71" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_1_0_0_0"/><MemPortTyVec>1 2 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="72" class="1000" name="p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_1_0_0_1">
<pin_list>
<pin id="73" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_1_0_0_1"/><MemPortTyVec>1 2 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="74" class="1000" name="p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_1_0_0_2">
<pin_list>
<pin id="75" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_1_0_0_2"/><MemPortTyVec>1 2 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="76" class="1000" name="p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_1_0_1_0">
<pin_list>
<pin id="77" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_1_0_1_0"/><MemPortTyVec>1 2 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="78" class="1000" name="p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_1_0_1_1">
<pin_list>
<pin id="79" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_1_0_1_1"/><MemPortTyVec>1 2 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="80" class="1000" name="p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_1_0_1_2">
<pin_list>
<pin id="81" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_1_0_1_2"/><MemPortTyVec>1 2 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="82" class="1000" name="p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_1_0_2_0">
<pin_list>
<pin id="83" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_1_0_2_0"/><MemPortTyVec>1 2 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="84" class="1000" name="p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_1_0_2_1">
<pin_list>
<pin id="85" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_1_0_2_1"/><MemPortTyVec>1 2 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="86" class="1000" name="p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_1_0_2_2">
<pin_list>
<pin id="87" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_1_0_2_2"/><MemPortTyVec>1 2 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="88" class="1000" name="conv1_float_255_255_float_1_9_9_float_float_255_255_ou_1">
<pin_list>
<pin id="89" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="conv1_float_255_255_float_1_9_9_float_float_255_255_ou_1"/><MemPortTyVec>2 1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="90" class="1000" name="conv1_float_255_255_float_1_9_9_float_float_255_255_ou">
<pin_list>
<pin id="91" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="conv1_float_255_255_float_1_9_9_float_float_255_255_ou"/><MemPortTyVec>2 1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="92" class="1000" name="input_fm_buffer">
<pin_list>
<pin id="93" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="input_fm_buffer"/><MemPortTyVec>1 0 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="94" class="1000" name="weight_buffer">
<pin_list>
<pin id="95" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="weight_buffer"/><MemPortTyVec>2 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="96" class="1000" name="output_fm_buffer">
<pin_list>
<pin id="97" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="output_fm_buffer"/><MemPortTyVec>2 1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="98" class="1000" name="conv3_float_255_255_float_32_5_5_float_float_255_255_i_1">
<pin_list>
<pin id="99" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="conv3_float_255_255_float_32_5_5_float_float_255_255_i_1"/><MemPortTyVec>2 1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="100" class="1000" name="conv3_float_255_255_float_32_5_5_float_float_255_255_i">
<pin_list>
<pin id="101" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="conv3_float_255_255_float_32_5_5_float_float_255_255_i"/><MemPortTyVec>2 1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="102" class="1000" name="conv3_float_255_255_float_32_5_5_float_float_255_255_w_4">
<pin_list>
<pin id="103" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="conv3_float_255_255_float_32_5_5_float_float_255_255_w_4"/><MemPortTyVec>2 1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="104" class="1000" name="conv3_float_255_255_float_32_5_5_float_float_255_255_w_3">
<pin_list>
<pin id="105" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="conv3_float_255_255_float_32_5_5_float_float_255_255_w_3"/><MemPortTyVec>2 1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="106" class="1000" name="conv3_float_255_255_float_32_5_5_float_float_255_255_w_2">
<pin_list>
<pin id="107" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="conv3_float_255_255_float_32_5_5_float_float_255_255_w_2"/><MemPortTyVec>2 1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="108" class="1000" name="conv3_float_255_255_float_32_5_5_float_float_255_255_w_1">
<pin_list>
<pin id="109" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="conv3_float_255_255_float_32_5_5_float_float_255_255_w_1"/><MemPortTyVec>2 1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="110" class="1000" name="conv3_float_255_255_float_32_5_5_float_float_255_255_w">
<pin_list>
<pin id="111" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="conv3_float_255_255_float_32_5_5_float_float_255_255_w"/><MemPortTyVec>2 1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="112" class="1000" name="conv3_float_255_255_float_32_5_5_float_float_255_255_o_1">
<pin_list>
<pin id="113" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="conv3_float_255_255_float_32_5_5_float_float_255_255_o_1"/><MemPortTyVec>2 1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="114" class="1000" name="conv3_float_255_255_float_32_5_5_float_float_255_255_o">
<pin_list>
<pin id="115" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="conv3_float_255_255_float_32_5_5_float_float_255_255_o"/><MemPortTyVec>2 1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="116" class="1001" name="const_116">
<pin_list>
<pin id="117" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.s_axilite.i64"/></StgValue>
</bind>
</comp>

<comp id="118" class="1001" name="const_118">
<pin_list>
<pin id="119" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="conv1"/></StgValue>
</bind>
</comp>

<comp id="120" class="1001" name="const_120">
<pin_list>
<pin id="121" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="conv2"/></StgValue>
</bind>
</comp>

<comp id="122" class="1001" name="const_122">
<pin_list>
<pin id="123" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_auto.i32P0A"/></StgValue>
</bind>
</comp>

<comp id="124" class="1001" name="const_124">
<pin_list>
<pin id="125" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="conv3"/></StgValue>
</bind>
</comp>

<comp id="126" class="1001" name="const_126">
<pin_list>
<pin id="127" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecTopModule"/></StgValue>
</bind>
</comp>

<comp id="128" class="1001" name="const_128">
<pin_list>
<pin id="129" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_15"/></StgValue>
</bind>
</comp>

<comp id="130" class="1001" name="const_130">
<pin_list>
<pin id="131" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecInterface"/></StgValue>
</bind>
</comp>

<comp id="132" class="1001" name="const_132">
<pin_list>
<pin id="133" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_26"/></StgValue>
</bind>
</comp>

<comp id="134" class="1001" name="const_134">
<pin_list>
<pin id="135" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="136" class="1001" name="const_136">
<pin_list>
<pin id="137" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_25"/></StgValue>
</bind>
</comp>

<comp id="138" class="1001" name="const_138">
<pin_list>
<pin id="139" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="140" class="1001" name="const_140">
<pin_list>
<pin id="141" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_23"/></StgValue>
</bind>
</comp>

<comp id="142" class="1001" name="const_142">
<pin_list>
<pin id="143" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_34"/></StgValue>
</bind>
</comp>

<comp id="144" class="1001" name="const_144">
<pin_list>
<pin id="145" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="146" class="1001" name="const_146">
<pin_list>
<pin id="147" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="148" class="1001" name="const_148">
<pin_list>
<pin id="149" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="150" class="1001" name="const_150">
<pin_list>
<pin id="151" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecBitsMap"/></StgValue>
</bind>
</comp>

<comp id="152" class="1001" name="const_152">
<pin_list>
<pin id="153" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_2"/></StgValue>
</bind>
</comp>

<comp id="154" class="1001" name="const_154">
<pin_list>
<pin id="155" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_1"/></StgValue>
</bind>
</comp>

<comp id="156" class="1001" name="const_156">
<pin_list>
<pin id="157" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_30"/></StgValue>
</bind>
</comp>

<comp id="158" class="1001" name="const_158">
<pin_list>
<pin id="159" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_29"/></StgValue>
</bind>
</comp>

<comp id="160" class="1001" name="const_160">
<pin_list>
<pin id="161" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_33"/></StgValue>
</bind>
</comp>

<comp id="162" class="1001" name="const_162">
<pin_list>
<pin id="163" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_32"/></StgValue>
</bind>
</comp>

<comp id="164" class="1001" name="const_164">
<pin_list>
<pin id="165" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_31"/></StgValue>
</bind>
</comp>

<comp id="166" class="1001" name="const_166">
<pin_list>
<pin id="167" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_24"/></StgValue>
</bind>
</comp>

<comp id="168" class="1001" name="const_168">
<pin_list>
<pin id="169" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_35"/></StgValue>
</bind>
</comp>

<comp id="170" class="1001" name="const_170">
<pin_list>
<pin id="171" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_21"/></StgValue>
</bind>
</comp>

<comp id="172" class="1001" name="const_172">
<pin_list>
<pin id="173" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_6"/></StgValue>
</bind>
</comp>

<comp id="174" class="1001" name="const_174">
<pin_list>
<pin id="175" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_38"/></StgValue>
</bind>
</comp>

<comp id="176" class="1001" name="const_176">
<pin_list>
<pin id="177" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_37"/></StgValue>
</bind>
</comp>

<comp id="178" class="1001" name="const_178">
<pin_list>
<pin id="179" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_20"/></StgValue>
</bind>
</comp>

<comp id="180" class="1001" name="const_180">
<pin_list>
<pin id="181" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_19"/></StgValue>
</bind>
</comp>

<comp id="182" class="1001" name="const_182">
<pin_list>
<pin id="183" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_18"/></StgValue>
</bind>
</comp>

<comp id="184" class="1001" name="const_184">
<pin_list>
<pin id="185" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_17"/></StgValue>
</bind>
</comp>

<comp id="186" class="1001" name="const_186">
<pin_list>
<pin id="187" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_16"/></StgValue>
</bind>
</comp>

<comp id="188" class="1004" name="output_ftmap_read_read_fu_188">
<pin_list>
<pin id="189" dir="0" index="0" bw="64" slack="0"/>
<pin id="190" dir="0" index="1" bw="64" slack="0"/>
<pin id="191" dir="1" index="2" bw="64" slack="4"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="output_ftmap_read/1 "/>
</bind>
</comp>

<comp id="194" class="1004" name="conv3_weights_read_read_fu_194">
<pin_list>
<pin id="195" dir="0" index="0" bw="64" slack="0"/>
<pin id="196" dir="0" index="1" bw="64" slack="0"/>
<pin id="197" dir="1" index="2" bw="64" slack="4"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="conv3_weights_read/1 "/>
</bind>
</comp>

<comp id="200" class="1004" name="conv2_output_ftmap_read_read_fu_200">
<pin_list>
<pin id="201" dir="0" index="0" bw="64" slack="0"/>
<pin id="202" dir="0" index="1" bw="64" slack="0"/>
<pin id="203" dir="1" index="2" bw="64" slack="2"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="conv2_output_ftmap_read/1 "/>
</bind>
</comp>

<comp id="206" class="1004" name="conv2_weights_read_read_fu_206">
<pin_list>
<pin id="207" dir="0" index="0" bw="64" slack="0"/>
<pin id="208" dir="0" index="1" bw="64" slack="0"/>
<pin id="209" dir="1" index="2" bw="64" slack="2"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="conv2_weights_read/1 "/>
</bind>
</comp>

<comp id="212" class="1004" name="conv1_output_ftmap_read_read_fu_212">
<pin_list>
<pin id="213" dir="0" index="0" bw="64" slack="0"/>
<pin id="214" dir="0" index="1" bw="64" slack="0"/>
<pin id="215" dir="1" index="2" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="conv1_output_ftmap_read/1 "/>
</bind>
</comp>

<comp id="218" class="1004" name="conv1_weights_read_read_fu_218">
<pin_list>
<pin id="219" dir="0" index="0" bw="64" slack="0"/>
<pin id="220" dir="0" index="1" bw="64" slack="0"/>
<pin id="221" dir="1" index="2" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="conv1_weights_read/1 "/>
</bind>
</comp>

<comp id="224" class="1004" name="input_ftmap_read_read_fu_224">
<pin_list>
<pin id="225" dir="0" index="0" bw="64" slack="0"/>
<pin id="226" dir="0" index="1" bw="64" slack="0"/>
<pin id="227" dir="1" index="2" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="input_ftmap_read/1 "/>
</bind>
</comp>

<comp id="230" class="1004" name="conv3_biases_read_read_fu_230">
<pin_list>
<pin id="231" dir="0" index="0" bw="32" slack="0"/>
<pin id="232" dir="0" index="1" bw="32" slack="0"/>
<pin id="233" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="conv3_biases_read/5 "/>
</bind>
</comp>

<comp id="236" class="1004" name="grp_conv1_fu_236">
<pin_list>
<pin id="237" dir="0" index="0" bw="0" slack="0"/>
<pin id="238" dir="0" index="1" bw="32" slack="0"/>
<pin id="239" dir="0" index="2" bw="64" slack="0"/>
<pin id="240" dir="0" index="3" bw="32" slack="0"/>
<pin id="241" dir="0" index="4" bw="64" slack="0"/>
<pin id="242" dir="0" index="5" bw="32" slack="0"/>
<pin id="243" dir="0" index="6" bw="32" slack="0"/>
<pin id="244" dir="0" index="7" bw="64" slack="0"/>
<pin id="245" dir="0" index="8" bw="32" slack="0"/>
<pin id="246" dir="0" index="9" bw="32" slack="0"/>
<pin id="247" dir="0" index="10" bw="32" slack="0"/>
<pin id="248" dir="0" index="11" bw="32" slack="0"/>
<pin id="249" dir="0" index="12" bw="32" slack="0"/>
<pin id="250" dir="0" index="13" bw="32" slack="0"/>
<pin id="251" dir="0" index="14" bw="32" slack="0"/>
<pin id="252" dir="0" index="15" bw="32" slack="0"/>
<pin id="253" dir="0" index="16" bw="32" slack="0"/>
<pin id="254" dir="0" index="17" bw="32" slack="0"/>
<pin id="255" dir="0" index="18" bw="32" slack="0"/>
<pin id="256" dir="0" index="19" bw="32" slack="0"/>
<pin id="257" dir="0" index="20" bw="32" slack="0"/>
<pin id="258" dir="0" index="21" bw="32" slack="0"/>
<pin id="259" dir="0" index="22" bw="32" slack="0"/>
<pin id="260" dir="0" index="23" bw="32" slack="0"/>
<pin id="261" dir="0" index="24" bw="32" slack="0"/>
<pin id="262" dir="0" index="25" bw="32" slack="0"/>
<pin id="263" dir="0" index="26" bw="32" slack="0"/>
<pin id="264" dir="0" index="27" bw="32" slack="0"/>
<pin id="265" dir="0" index="28" bw="32" slack="0"/>
<pin id="266" dir="0" index="29" bw="32" slack="0"/>
<pin id="267" dir="0" index="30" bw="32" slack="0"/>
<pin id="268" dir="0" index="31" bw="32" slack="0"/>
<pin id="269" dir="0" index="32" bw="32" slack="0"/>
<pin id="270" dir="0" index="33" bw="32" slack="0"/>
<pin id="271" dir="0" index="34" bw="32" slack="0"/>
<pin id="272" dir="0" index="35" bw="32" slack="0"/>
<pin id="273" dir="0" index="36" bw="32" slack="0"/>
<pin id="274" dir="1" index="37" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="call(48) " fcode="call"/>
<opset="call_ln44/1 "/>
</bind>
</comp>

<comp id="312" class="1004" name="grp_conv2_fu_312">
<pin_list>
<pin id="313" dir="0" index="0" bw="0" slack="0"/>
<pin id="314" dir="0" index="1" bw="32" slack="0"/>
<pin id="315" dir="0" index="2" bw="64" slack="2"/>
<pin id="316" dir="0" index="3" bw="32" slack="0"/>
<pin id="317" dir="0" index="4" bw="64" slack="2"/>
<pin id="318" dir="0" index="5" bw="32" slack="0"/>
<pin id="319" dir="0" index="6" bw="32" slack="0"/>
<pin id="320" dir="0" index="7" bw="64" slack="2"/>
<pin id="321" dir="0" index="8" bw="32" slack="0"/>
<pin id="322" dir="0" index="9" bw="32" slack="0"/>
<pin id="323" dir="0" index="10" bw="32" slack="0"/>
<pin id="324" dir="1" index="11" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="call(48) " fcode="call"/>
<opset="call_ln47/3 "/>
</bind>
</comp>

<comp id="333" class="1004" name="grp_conv3_fu_333">
<pin_list>
<pin id="334" dir="0" index="0" bw="0" slack="0"/>
<pin id="335" dir="0" index="1" bw="32" slack="0"/>
<pin id="336" dir="0" index="2" bw="64" slack="4"/>
<pin id="337" dir="0" index="3" bw="32" slack="0"/>
<pin id="338" dir="0" index="4" bw="64" slack="4"/>
<pin id="339" dir="0" index="5" bw="32" slack="0"/>
<pin id="340" dir="0" index="6" bw="32" slack="0"/>
<pin id="341" dir="0" index="7" bw="64" slack="4"/>
<pin id="342" dir="0" index="8" bw="32" slack="0"/>
<pin id="343" dir="0" index="9" bw="32" slack="0"/>
<pin id="344" dir="0" index="10" bw="32" slack="0"/>
<pin id="345" dir="0" index="11" bw="32" slack="0"/>
<pin id="346" dir="0" index="12" bw="32" slack="0"/>
<pin id="347" dir="0" index="13" bw="32" slack="0"/>
<pin id="348" dir="0" index="14" bw="32" slack="0"/>
<pin id="349" dir="0" index="15" bw="32" slack="0"/>
<pin id="350" dir="0" index="16" bw="32" slack="0"/>
<pin id="351" dir="1" index="17" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="call(48) " fcode="call"/>
<opset="call_ln50/5 "/>
</bind>
</comp>

<comp id="365" class="1004" name="empty_fu_365">
<pin_list>
<pin id="366" dir="0" index="0" bw="32" slack="0"/>
<pin id="367" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="bitcast(44) " fcode="bitcast"/>
<opset="empty/5 "/>
</bind>
</comp>

<comp id="370" class="1005" name="output_ftmap_read_reg_370">
<pin_list>
<pin id="371" dir="0" index="0" bw="64" slack="4"/>
<pin id="372" dir="1" index="1" bw="64" slack="4"/>
</pin_list>
<bind>
<opset="output_ftmap_read "/>
</bind>
</comp>

<comp id="375" class="1005" name="conv3_weights_read_reg_375">
<pin_list>
<pin id="376" dir="0" index="0" bw="64" slack="4"/>
<pin id="377" dir="1" index="1" bw="64" slack="4"/>
</pin_list>
<bind>
<opset="conv3_weights_read "/>
</bind>
</comp>

<comp id="380" class="1005" name="conv2_output_ftmap_read_reg_380">
<pin_list>
<pin id="381" dir="0" index="0" bw="64" slack="2"/>
<pin id="382" dir="1" index="1" bw="64" slack="2"/>
</pin_list>
<bind>
<opset="conv2_output_ftmap_read "/>
</bind>
</comp>

<comp id="386" class="1005" name="conv2_weights_read_reg_386">
<pin_list>
<pin id="387" dir="0" index="0" bw="64" slack="2"/>
<pin id="388" dir="1" index="1" bw="64" slack="2"/>
</pin_list>
<bind>
<opset="conv2_weights_read "/>
</bind>
</comp>

<comp id="391" class="1005" name="conv1_output_ftmap_read_reg_391">
<pin_list>
<pin id="392" dir="0" index="0" bw="64" slack="1"/>
<pin id="393" dir="1" index="1" bw="64" slack="1"/>
</pin_list>
<bind>
<opset="conv1_output_ftmap_read "/>
</bind>
</comp>

<comp id="397" class="1005" name="conv1_weights_read_reg_397">
<pin_list>
<pin id="398" dir="0" index="0" bw="64" slack="1"/>
<pin id="399" dir="1" index="1" bw="64" slack="1"/>
</pin_list>
<bind>
<opset="conv1_weights_read "/>
</bind>
</comp>

<comp id="402" class="1005" name="input_ftmap_read_reg_402">
<pin_list>
<pin id="403" dir="0" index="0" bw="64" slack="1"/>
<pin id="404" dir="1" index="1" bw="64" slack="1"/>
</pin_list>
<bind>
<opset="input_ftmap_read "/>
</bind>
</comp>

<comp id="407" class="1005" name="empty_reg_407">
<pin_list>
<pin id="408" dir="0" index="0" bw="32" slack="1"/>
<pin id="409" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="empty "/>
</bind>
</comp>

<comp id="412" class="1004" name="grp_fu_412">
<pin_list>
<pin id="413" dir="0" index="0" bw="32" slack="2147483647"/>
<pin id="414" dir="0" index="1" bw="32" slack="2147483647"/>
<pin id="415" dir="1" index="2" bw="32" slack="2147483647"/>
</pin_list>
<bind>
<opcode="fadd(9) " fcode="fadd"/>
<opset="add/7 add86_3/8 add86_1_2/9 add15_0_i/3 add15_1_i/3 add/7 add15_0_i/3 add15_1_i/3 add/7 add52_s/11 add52_5/15 add52_6/19 add52_7/23 add52_1/27 add52_1_1/31 add52_2_4/64 add52_3/68 add52_3_1/72 add52_3_2/76 add52_3_3/80 add52_3_4/84 add52_4/88 add15_0_i/3 add15_1_i/3 "/>
</bind>
</comp>

<comp id="416" class="1004" name="grp_fu_416">
<pin_list>
<pin id="417" dir="0" index="0" bw="32" slack="2147483647"/>
<pin id="418" dir="0" index="1" bw="32" slack="2147483647"/>
<pin id="419" dir="1" index="2" bw="32" slack="2147483647"/>
</pin_list>
<bind>
<opcode="fadd(9) " fcode="fadd"/>
<opset="add86_s/7 add86_1_1/8 add86_2_1/9 add52_1_2/35 add52_1_3/39 add52_1_4/43 add52_2/47 add52_2_1/51 add52_2_2/55 add52_2_3/59 add52_4_1/92 add52_4_2/96 add52_4_3/100 add52_4_4/104 "/>
</bind>
</comp>

<comp id="420" class="1004" name="grp_fu_420">
<pin_list>
<pin id="421" dir="0" index="0" bw="32" slack="2147483647"/>
<pin id="422" dir="0" index="1" bw="32" slack="2147483647"/>
<pin id="423" dir="1" index="2" bw="32" slack="2147483647"/>
</pin_list>
<bind>
<opcode="fmul(13) " fcode="fmul"/>
<opset="chunk_a/4 chunk_a_2/5 chunk_b_5/6 mul/4 mul/4 mul_5/5 mul_7/6 mul_1_1/7 mul_1_3/8 mul_2/9 mul_2_2/10 mul_2_4/11 mul_3_1/12 mul_3_3/13 mul_4/14 mul_4_2/15 mul_4_4/16 "/>
</bind>
</comp>

<comp id="424" class="1004" name="grp_fu_424">
<pin_list>
<pin id="425" dir="0" index="0" bw="32" slack="2147483647"/>
<pin id="426" dir="0" index="1" bw="32" slack="2147483647"/>
<pin id="427" dir="1" index="2" bw="32" slack="2147483647"/>
</pin_list>
<bind>
<opcode="fmul(13) " fcode="fmul"/>
<opset="chunk_b/4 chunk_b_2/5 chunk_c_5/6 mul_s/4 mul_6/5 mul_1/6 mul_1_2/7 mul_1_4/8 mul_2_1/9 mul_2_3/10 mul_3/11 mul_3_2/12 mul_3_4/13 mul_4_1/14 mul_4_3/15 "/>
</bind>
</comp>

<comp id="428" class="1004" name="grp_fu_428">
<pin_list>
<pin id="429" dir="0" index="0" bw="32" slack="2147483647"/>
<pin id="430" dir="0" index="1" bw="32" slack="2147483647"/>
<pin id="431" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="fcmp(46) " fcode="fcmp"/>
<opset="tmp_36/7 tmp_34/7 tmp_31/7 tmp_30/7 tmp_5/7 tmp_3/7 "/>
</bind>
</comp>

</comp_list>

<net_list>
<net id="192"><net_src comp="116" pin="0"/><net_sink comp="188" pin=0"/></net>

<net id="193"><net_src comp="32" pin="0"/><net_sink comp="188" pin=1"/></net>

<net id="198"><net_src comp="116" pin="0"/><net_sink comp="194" pin=0"/></net>

<net id="199"><net_src comp="28" pin="0"/><net_sink comp="194" pin=1"/></net>

<net id="204"><net_src comp="116" pin="0"/><net_sink comp="200" pin=0"/></net>

<net id="205"><net_src comp="26" pin="0"/><net_sink comp="200" pin=1"/></net>

<net id="210"><net_src comp="116" pin="0"/><net_sink comp="206" pin=0"/></net>

<net id="211"><net_src comp="22" pin="0"/><net_sink comp="206" pin=1"/></net>

<net id="216"><net_src comp="116" pin="0"/><net_sink comp="212" pin=0"/></net>

<net id="217"><net_src comp="20" pin="0"/><net_sink comp="212" pin=1"/></net>

<net id="222"><net_src comp="116" pin="0"/><net_sink comp="218" pin=0"/></net>

<net id="223"><net_src comp="16" pin="0"/><net_sink comp="218" pin=1"/></net>

<net id="228"><net_src comp="116" pin="0"/><net_sink comp="224" pin=0"/></net>

<net id="229"><net_src comp="14" pin="0"/><net_sink comp="224" pin=1"/></net>

<net id="234"><net_src comp="122" pin="0"/><net_sink comp="230" pin=0"/></net>

<net id="235"><net_src comp="30" pin="0"/><net_sink comp="230" pin=1"/></net>

<net id="275"><net_src comp="118" pin="0"/><net_sink comp="236" pin=0"/></net>

<net id="276"><net_src comp="0" pin="0"/><net_sink comp="236" pin=1"/></net>

<net id="277"><net_src comp="224" pin="2"/><net_sink comp="236" pin=2"/></net>

<net id="278"><net_src comp="2" pin="0"/><net_sink comp="236" pin=3"/></net>

<net id="279"><net_src comp="218" pin="2"/><net_sink comp="236" pin=4"/></net>

<net id="280"><net_src comp="18" pin="0"/><net_sink comp="236" pin=5"/></net>

<net id="281"><net_src comp="4" pin="0"/><net_sink comp="236" pin=6"/></net>

<net id="282"><net_src comp="212" pin="2"/><net_sink comp="236" pin=7"/></net>

<net id="283"><net_src comp="34" pin="0"/><net_sink comp="236" pin=8"/></net>

<net id="284"><net_src comp="36" pin="0"/><net_sink comp="236" pin=9"/></net>

<net id="285"><net_src comp="38" pin="0"/><net_sink comp="236" pin=10"/></net>

<net id="286"><net_src comp="40" pin="0"/><net_sink comp="236" pin=11"/></net>

<net id="287"><net_src comp="42" pin="0"/><net_sink comp="236" pin=12"/></net>

<net id="288"><net_src comp="44" pin="0"/><net_sink comp="236" pin=13"/></net>

<net id="289"><net_src comp="46" pin="0"/><net_sink comp="236" pin=14"/></net>

<net id="290"><net_src comp="48" pin="0"/><net_sink comp="236" pin=15"/></net>

<net id="291"><net_src comp="50" pin="0"/><net_sink comp="236" pin=16"/></net>

<net id="292"><net_src comp="52" pin="0"/><net_sink comp="236" pin=17"/></net>

<net id="293"><net_src comp="54" pin="0"/><net_sink comp="236" pin=18"/></net>

<net id="294"><net_src comp="56" pin="0"/><net_sink comp="236" pin=19"/></net>

<net id="295"><net_src comp="58" pin="0"/><net_sink comp="236" pin=20"/></net>

<net id="296"><net_src comp="60" pin="0"/><net_sink comp="236" pin=21"/></net>

<net id="297"><net_src comp="62" pin="0"/><net_sink comp="236" pin=22"/></net>

<net id="298"><net_src comp="64" pin="0"/><net_sink comp="236" pin=23"/></net>

<net id="299"><net_src comp="66" pin="0"/><net_sink comp="236" pin=24"/></net>

<net id="300"><net_src comp="68" pin="0"/><net_sink comp="236" pin=25"/></net>

<net id="301"><net_src comp="70" pin="0"/><net_sink comp="236" pin=26"/></net>

<net id="302"><net_src comp="72" pin="0"/><net_sink comp="236" pin=27"/></net>

<net id="303"><net_src comp="74" pin="0"/><net_sink comp="236" pin=28"/></net>

<net id="304"><net_src comp="76" pin="0"/><net_sink comp="236" pin=29"/></net>

<net id="305"><net_src comp="78" pin="0"/><net_sink comp="236" pin=30"/></net>

<net id="306"><net_src comp="80" pin="0"/><net_sink comp="236" pin=31"/></net>

<net id="307"><net_src comp="82" pin="0"/><net_sink comp="236" pin=32"/></net>

<net id="308"><net_src comp="84" pin="0"/><net_sink comp="236" pin=33"/></net>

<net id="309"><net_src comp="86" pin="0"/><net_sink comp="236" pin=34"/></net>

<net id="310"><net_src comp="88" pin="0"/><net_sink comp="236" pin=35"/></net>

<net id="311"><net_src comp="90" pin="0"/><net_sink comp="236" pin=36"/></net>

<net id="325"><net_src comp="120" pin="0"/><net_sink comp="312" pin=0"/></net>

<net id="326"><net_src comp="4" pin="0"/><net_sink comp="312" pin=1"/></net>

<net id="327"><net_src comp="6" pin="0"/><net_sink comp="312" pin=3"/></net>

<net id="328"><net_src comp="24" pin="0"/><net_sink comp="312" pin=5"/></net>

<net id="329"><net_src comp="8" pin="0"/><net_sink comp="312" pin=6"/></net>

<net id="330"><net_src comp="92" pin="0"/><net_sink comp="312" pin=8"/></net>

<net id="331"><net_src comp="94" pin="0"/><net_sink comp="312" pin=9"/></net>

<net id="332"><net_src comp="96" pin="0"/><net_sink comp="312" pin=10"/></net>

<net id="352"><net_src comp="124" pin="0"/><net_sink comp="333" pin=0"/></net>

<net id="353"><net_src comp="8" pin="0"/><net_sink comp="333" pin=1"/></net>

<net id="354"><net_src comp="10" pin="0"/><net_sink comp="333" pin=3"/></net>

<net id="355"><net_src comp="12" pin="0"/><net_sink comp="333" pin=6"/></net>

<net id="356"><net_src comp="98" pin="0"/><net_sink comp="333" pin=8"/></net>

<net id="357"><net_src comp="100" pin="0"/><net_sink comp="333" pin=9"/></net>

<net id="358"><net_src comp="102" pin="0"/><net_sink comp="333" pin=10"/></net>

<net id="359"><net_src comp="104" pin="0"/><net_sink comp="333" pin=11"/></net>

<net id="360"><net_src comp="106" pin="0"/><net_sink comp="333" pin=12"/></net>

<net id="361"><net_src comp="108" pin="0"/><net_sink comp="333" pin=13"/></net>

<net id="362"><net_src comp="110" pin="0"/><net_sink comp="333" pin=14"/></net>

<net id="363"><net_src comp="112" pin="0"/><net_sink comp="333" pin=15"/></net>

<net id="364"><net_src comp="114" pin="0"/><net_sink comp="333" pin=16"/></net>

<net id="368"><net_src comp="230" pin="2"/><net_sink comp="365" pin=0"/></net>

<net id="369"><net_src comp="365" pin="1"/><net_sink comp="333" pin=5"/></net>

<net id="373"><net_src comp="188" pin="2"/><net_sink comp="370" pin=0"/></net>

<net id="374"><net_src comp="370" pin="1"/><net_sink comp="333" pin=7"/></net>

<net id="378"><net_src comp="194" pin="2"/><net_sink comp="375" pin=0"/></net>

<net id="379"><net_src comp="375" pin="1"/><net_sink comp="333" pin=4"/></net>

<net id="383"><net_src comp="200" pin="2"/><net_sink comp="380" pin=0"/></net>

<net id="384"><net_src comp="380" pin="1"/><net_sink comp="312" pin=7"/></net>

<net id="385"><net_src comp="380" pin="1"/><net_sink comp="333" pin=2"/></net>

<net id="389"><net_src comp="206" pin="2"/><net_sink comp="386" pin=0"/></net>

<net id="390"><net_src comp="386" pin="1"/><net_sink comp="312" pin=4"/></net>

<net id="394"><net_src comp="212" pin="2"/><net_sink comp="391" pin=0"/></net>

<net id="395"><net_src comp="391" pin="1"/><net_sink comp="236" pin=7"/></net>

<net id="396"><net_src comp="391" pin="1"/><net_sink comp="312" pin=2"/></net>

<net id="400"><net_src comp="218" pin="2"/><net_sink comp="397" pin=0"/></net>

<net id="401"><net_src comp="397" pin="1"/><net_sink comp="236" pin=4"/></net>

<net id="405"><net_src comp="224" pin="2"/><net_sink comp="402" pin=0"/></net>

<net id="406"><net_src comp="402" pin="1"/><net_sink comp="236" pin=2"/></net>

<net id="410"><net_src comp="365" pin="1"/><net_sink comp="407" pin=0"/></net>

<net id="411"><net_src comp="407" pin="1"/><net_sink comp="333" pin=5"/></net>

</net_list>

</model> 
---------------- Datapath Model END ------------------

* FSMD analyzer results:
  - Output states:
	Port: i2 | {1 2 }
	Port: i3 | {3 4 }
	Port: o | {5 6 }
	Port: p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E15input_fm_buffer_0_0_2 | {1 2 }
	Port: p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E15input_fm_buffer_0_0_0 | {1 2 }
	Port: p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E15input_fm_buffer_0_0_1 | {1 2 }
	Port: p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E15input_fm_buffer_0_1_2 | {1 2 }
	Port: p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E15input_fm_buffer_0_1_0 | {1 2 }
	Port: p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E15input_fm_buffer_0_1_1 | {1 2 }
	Port: p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E15input_fm_buffer_0_2_2 | {1 2 }
	Port: p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E15input_fm_buffer_0_2_0 | {1 2 }
	Port: p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E15input_fm_buffer_0_2_1 | {1 2 }
	Port: p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_0_0_0_0 | {1 2 }
	Port: p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_0_0_0_1 | {1 2 }
	Port: p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_0_0_0_2 | {1 2 }
	Port: p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_0_0_1_0 | {1 2 }
	Port: p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_0_0_1_1 | {1 2 }
	Port: p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_0_0_1_2 | {1 2 }
	Port: p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_0_0_2_0 | {1 2 }
	Port: p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_0_0_2_1 | {1 2 }
	Port: p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_0_0_2_2 | {1 2 }
	Port: p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_1_0_0_0 | {1 2 }
	Port: p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_1_0_0_1 | {1 2 }
	Port: p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_1_0_0_2 | {1 2 }
	Port: p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_1_0_1_0 | {1 2 }
	Port: p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_1_0_1_1 | {1 2 }
	Port: p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_1_0_1_2 | {1 2 }
	Port: p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_1_0_2_0 | {1 2 }
	Port: p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_1_0_2_1 | {1 2 }
	Port: p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_1_0_2_2 | {1 2 }
	Port: conv1_float_255_255_float_1_9_9_float_float_255_255_ou_1 | {1 2 }
	Port: conv1_float_255_255_float_1_9_9_float_float_255_255_ou | {1 2 }
	Port: input_fm_buffer | {3 4 }
	Port: weight_buffer | {3 4 }
	Port: output_fm_buffer | {3 4 }
	Port: conv3_float_255_255_float_32_5_5_float_float_255_255_i_1 | {5 6 }
	Port: conv3_float_255_255_float_32_5_5_float_float_255_255_i | {5 6 }
	Port: conv3_float_255_255_float_32_5_5_float_float_255_255_w_4 | {5 6 }
	Port: conv3_float_255_255_float_32_5_5_float_float_255_255_w_3 | {5 6 }
	Port: conv3_float_255_255_float_32_5_5_float_float_255_255_w_2 | {5 6 }
	Port: conv3_float_255_255_float_32_5_5_float_float_255_255_w_1 | {5 6 }
	Port: conv3_float_255_255_float_32_5_5_float_float_255_255_w | {5 6 }
	Port: conv3_float_255_255_float_32_5_5_float_float_255_255_o_1 | {5 6 }
	Port: conv3_float_255_255_float_32_5_5_float_float_255_255_o | {5 6 }
 - Input state : 
	Port: srcnn : i1 | {1 2 }
	Port: srcnn : w1 | {1 2 }
	Port: srcnn : i2 | {3 4 }
	Port: srcnn : w2 | {3 4 }
	Port: srcnn : i3 | {5 6 }
	Port: srcnn : w3 | {5 6 }
	Port: srcnn : input_ftmap | {1 }
	Port: srcnn : conv1_weights | {1 }
	Port: srcnn : conv1_biases | {1 2 }
	Port: srcnn : conv1_output_ftmap | {1 }
	Port: srcnn : conv2_weights | {1 }
	Port: srcnn : conv2_biases | {3 4 }
	Port: srcnn : conv2_output_ftmap | {1 }
	Port: srcnn : conv3_weights | {1 }
	Port: srcnn : conv3_biases | {5 }
	Port: srcnn : output_ftmap | {1 }
	Port: srcnn : p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E15input_fm_buffer_0_0_2 | {1 2 }
	Port: srcnn : p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E15input_fm_buffer_0_0_0 | {1 2 }
	Port: srcnn : p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E15input_fm_buffer_0_0_1 | {1 2 }
	Port: srcnn : p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E15input_fm_buffer_0_1_2 | {1 2 }
	Port: srcnn : p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E15input_fm_buffer_0_1_0 | {1 2 }
	Port: srcnn : p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E15input_fm_buffer_0_1_1 | {1 2 }
	Port: srcnn : p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E15input_fm_buffer_0_2_2 | {1 2 }
	Port: srcnn : p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E15input_fm_buffer_0_2_0 | {1 2 }
	Port: srcnn : p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E15input_fm_buffer_0_2_1 | {1 2 }
	Port: srcnn : p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_0_0_0_0 | {1 2 }
	Port: srcnn : p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_0_0_0_1 | {1 2 }
	Port: srcnn : p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_0_0_0_2 | {1 2 }
	Port: srcnn : p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_0_0_1_0 | {1 2 }
	Port: srcnn : p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_0_0_1_1 | {1 2 }
	Port: srcnn : p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_0_0_1_2 | {1 2 }
	Port: srcnn : p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_0_0_2_0 | {1 2 }
	Port: srcnn : p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_0_0_2_1 | {1 2 }
	Port: srcnn : p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_0_0_2_2 | {1 2 }
	Port: srcnn : p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_1_0_0_0 | {1 2 }
	Port: srcnn : p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_1_0_0_1 | {1 2 }
	Port: srcnn : p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_1_0_0_2 | {1 2 }
	Port: srcnn : p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_1_0_1_0 | {1 2 }
	Port: srcnn : p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_1_0_1_1 | {1 2 }
	Port: srcnn : p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_1_0_1_2 | {1 2 }
	Port: srcnn : p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_1_0_2_0 | {1 2 }
	Port: srcnn : p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_1_0_2_1 | {1 2 }
	Port: srcnn : p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_1_0_2_2 | {1 2 }
	Port: srcnn : conv1_float_255_255_float_1_9_9_float_float_255_255_ou_1 | {1 2 }
	Port: srcnn : conv1_float_255_255_float_1_9_9_float_float_255_255_ou | {1 2 }
	Port: srcnn : input_fm_buffer | {3 4 }
	Port: srcnn : weight_buffer | {3 4 }
	Port: srcnn : output_fm_buffer | {3 4 }
	Port: srcnn : conv3_float_255_255_float_32_5_5_float_float_255_255_i_1 | {5 6 }
	Port: srcnn : conv3_float_255_255_float_32_5_5_float_float_255_255_i | {5 6 }
	Port: srcnn : conv3_float_255_255_float_32_5_5_float_float_255_255_w_4 | {5 6 }
	Port: srcnn : conv3_float_255_255_float_32_5_5_float_float_255_255_w_3 | {5 6 }
	Port: srcnn : conv3_float_255_255_float_32_5_5_float_float_255_255_w_2 | {5 6 }
	Port: srcnn : conv3_float_255_255_float_32_5_5_float_float_255_255_w_1 | {5 6 }
	Port: srcnn : conv3_float_255_255_float_32_5_5_float_float_255_255_w | {5 6 }
	Port: srcnn : conv3_float_255_255_float_32_5_5_float_float_255_255_o_1 | {5 6 }
	Port: srcnn : conv3_float_255_255_float_32_5_5_float_float_255_255_o | {5 6 }
  - Chain level:
	State 1
	State 2
	State 3
	State 4
	State 5
		call_ln50 : 1
	State 6


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================

* Functional unit list:
|----------|-------------------------------------|---------|---------|---------|---------|
| Operation|           Functional Unit           |   DSP   |  Delay  |    FF   |   LUT   |
|----------|-------------------------------------|---------|---------|---------|---------|
|          |           grp_conv1_fu_236          |    81   | 103.821 |  14618  |  14417  |
|   call   |           grp_conv2_fu_312          |    16   |  9.821  |   3228  |   3292  |
|          |           grp_conv3_fu_333          |    28   | 26.4298 |   7103  |   6167  |
|----------|-------------------------------------|---------|---------|---------|---------|
|   fadd   |              grp_fu_412             |    2    |    0    |   227   |   214   |
|          |              grp_fu_416             |    2    |    0    |   227   |   214   |
|----------|-------------------------------------|---------|---------|---------|---------|
|   fmul   |              grp_fu_420             |    3    |    0    |   128   |   135   |
|          |              grp_fu_424             |    3    |    0    |   128   |   135   |
|----------|-------------------------------------|---------|---------|---------|---------|
|          |    output_ftmap_read_read_fu_188    |    0    |    0    |    0    |    0    |
|          |    conv3_weights_read_read_fu_194   |    0    |    0    |    0    |    0    |
|          | conv2_output_ftmap_read_read_fu_200 |    0    |    0    |    0    |    0    |
|   read   |    conv2_weights_read_read_fu_206   |    0    |    0    |    0    |    0    |
|          | conv1_output_ftmap_read_read_fu_212 |    0    |    0    |    0    |    0    |
|          |    conv1_weights_read_read_fu_218   |    0    |    0    |    0    |    0    |
|          |     input_ftmap_read_read_fu_224    |    0    |    0    |    0    |    0    |
|          |    conv3_biases_read_read_fu_230    |    0    |    0    |    0    |    0    |
|----------|-------------------------------------|---------|---------|---------|---------|
|   fcmp   |              grp_fu_428             |    0    |    0    |    0    |    0    |
|----------|-------------------------------------|---------|---------|---------|---------|
|   Total  |                                     |   135   | 140.072 |  25659  |  24574  |
|----------|-------------------------------------|---------|---------|---------|---------|

Memories:
+--------------------------------------------------------------+--------+--------+--------+--------+
|                                                              |  BRAM  |   FF   |   LUT  |  URAM  |
+--------------------------------------------------------------+--------+--------+--------+--------+
|    conv1_float_255_255_float_1_9_9_float_float_255_255_ou    |   30   |    0   |    0   |    0   |
|   conv1_float_255_255_float_1_9_9_float_float_255_255_ou_1   |   30   |    0   |    0   |    0   |
|    conv3_float_255_255_float_32_5_5_float_float_255_255_i    |   72   |    0   |    0   |    0   |
|   conv3_float_255_255_float_32_5_5_float_float_255_255_i_1   |   72   |    0   |    0   |    0   |
|    conv3_float_255_255_float_32_5_5_float_float_255_255_o    |    2   |    0   |    0   |    0   |
|   conv3_float_255_255_float_32_5_5_float_float_255_255_o_1   |    2   |    0   |    0   |    0   |
|    conv3_float_255_255_float_32_5_5_float_float_255_255_w    |    2   |    0   |    0   |    0   |
|   conv3_float_255_255_float_32_5_5_float_float_255_255_w_1   |    2   |    0   |    0   |    0   |
|   conv3_float_255_255_float_32_5_5_float_float_255_255_w_2   |    2   |    0   |    0   |    0   |
|   conv3_float_255_255_float_32_5_5_float_float_255_255_w_3   |    2   |    0   |    0   |    0   |
|   conv3_float_255_255_float_32_5_5_float_float_255_255_w_4   |    2   |    0   |    0   |    0   |
|                        input_fm_buffer                       |    -   |   64   |  24480 |    -   |
|                       output_fm_buffer                       |    8   |    0   |    0   |    0   |
|p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_0_0_0_0|    -   |   64   |   18   |    -   |
|p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_0_0_0_1|    -   |   64   |   18   |    -   |
|p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_0_0_0_2|    -   |   64   |   18   |    -   |
|p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_0_0_1_0|    -   |   64   |   18   |    -   |
|p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_0_0_1_1|    -   |   64   |   18   |    -   |
|p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_0_0_1_2|    -   |   64   |   18   |    -   |
|p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_0_0_2_0|    -   |   64   |   18   |    -   |
|p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_0_0_2_1|    -   |   64   |   18   |    -   |
|p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_0_0_2_2|    -   |   64   |   18   |    -   |
|p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_1_0_0_0|    -   |   64   |   18   |    -   |
|p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_1_0_0_1|    -   |   64   |   18   |    -   |
|p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_1_0_0_2|    -   |   64   |   18   |    -   |
|p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_1_0_1_0|    -   |   64   |   18   |    -   |
|p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_1_0_1_1|    -   |   64   |   18   |    -   |
|p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_1_0_1_2|    -   |   64   |   18   |    -   |
|p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_1_0_2_0|    -   |   64   |   18   |    -   |
|p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_1_0_2_1|    -   |   64   |   18   |    -   |
|p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_1_0_2_2|    -   |   64   |   18   |    -   |
|p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E15input_fm_buffer_0_0_0|    2   |    0   |    0   |    0   |
|p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E15input_fm_buffer_0_0_1|    2   |    0   |    0   |    0   |
|p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E15input_fm_buffer_0_0_2|    2   |    0   |    0   |    0   |
|p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E15input_fm_buffer_0_1_0|    2   |    0   |    0   |    0   |
|p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E15input_fm_buffer_0_1_1|    2   |    0   |    0   |    0   |
|p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E15input_fm_buffer_0_1_2|    2   |    0   |    0   |    0   |
|p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E15input_fm_buffer_0_2_0|    2   |    0   |    0   |    0   |
|p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E15input_fm_buffer_0_2_1|    2   |    0   |    0   |    0   |
|p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E15input_fm_buffer_0_2_2|    2   |    0   |    0   |    0   |
|                         weight_buffer                        |    1   |    0   |    0   |    0   |
+--------------------------------------------------------------+--------+--------+--------+--------+
|                             Total                            |   245  |  1216  |  24804 |    0   |
+--------------------------------------------------------------+--------+--------+--------+--------+

* Register list:
+-------------------------------+--------+
|                               |   FF   |
+-------------------------------+--------+
|conv1_output_ftmap_read_reg_391|   64   |
|   conv1_weights_read_reg_397  |   64   |
|conv2_output_ftmap_read_reg_380|   64   |
|   conv2_weights_read_reg_386  |   64   |
|   conv3_weights_read_reg_375  |   64   |
|         empty_reg_407         |   32   |
|    input_ftmap_read_reg_402   |   64   |
|   output_ftmap_read_reg_370   |   64   |
+-------------------------------+--------+
|             Total             |   480  |
+-------------------------------+--------+

* Multiplexer (MUX) list: 
|------------------|------|------|------|--------||---------||---------|
|       Comp       |  Pin | Size |  BW  | S x BW ||  Delay  ||   LUT   |
|------------------|------|------|------|--------||---------||---------|
| grp_conv1_fu_236 |  p2  |   2  |  64  |   128  ||    9    |
| grp_conv1_fu_236 |  p4  |   2  |  64  |   128  ||    9    |
| grp_conv1_fu_236 |  p7  |   2  |  64  |   128  ||    9    |
| grp_conv3_fu_333 |  p5  |   2  |  32  |   64   ||    9    |
|------------------|------|------|------|--------||---------||---------|
|       Total      |      |      |      |   448  ||  1.708  ||    36   |
|------------------|------|------|------|--------||---------||---------|



* Summary:
+-----------+--------+--------+--------+--------+--------+--------+
|           |  BRAM  |   DSP  |  Delay |   FF   |   LUT  |  URAM  |
+-----------+--------+--------+--------+--------+--------+--------+
|  Function |    -   |   135  |   140  |  25659 |  24574 |    -   |
|   Memory  |   245  |    -   |    -   |  1216  |  24804 |    0   |
|Multiplexer|    -   |    -   |    1   |    -   |   36   |    -   |
|  Register |    -   |    -   |    -   |   480  |    -   |    -   |
+-----------+--------+--------+--------+--------+--------+--------+
|   Total   |   245  |   135  |   141  |  27355 |  49414 |    0   |
+-----------+--------+--------+--------+--------+--------+--------+
