-- Catapult University Version: Report                                              
-- ---------------------------- ---------------------------------------------------
-- Version:                     2011a.126 Production Release                        
-- Build Date:                  Wed Aug  8 00:52:07 PDT 2012                        
                                                                                    
-- Generated by:                gsp14@EEWS104A-018                                  
-- Generated date:              Fri Mar 18 14:51:47 +0000 2016                      

Solution Settings: mean_vga.v10
  Current state: schedule
  Project: sobel_filter
  
  Design Input Files Specified
    $PROJECT_HOME/../sobel_filter_source/tb_blur_sob.cpp
      $MGC_HOME/shared/include/mc_testbench.h
      $MGC_HOME/shared/include/mc_scverify.h
      $MGC_HOME/shared/include/ac_int.h
      $PROJECT_HOME/../sobel_filter_source/blur_sob.h
      $PROJECT_HOME/../sobel_filter_source/bmp_io_sob.h
    $PROJECT_HOME/../sobel_filter_source/blur_sob.c
      $MGC_HOME/shared/include/ac_fixed.h
        $MGC_HOME/shared/include/ac_int.h
      $PROJECT_HOME/../sobel_filter_source/blur_sob.h
      $MGC_HOME/shared/include/math/mgc_ac_math.h
        $MGC_HOME/shared/include/math/mgc_ac_trig.h
          $MGC_HOME/shared/include/math/mgc_sc_atan_pow2.tab
          $MGC_HOME/shared/include/math/mgc_sc_atan2_pow2.tab
          $MGC_HOME/shared/include/math/mgc_sc_K_cordic.tab
      $PROJECT_HOME/../sobel_filter_source/shift_class_sob.h
    $PROJECT_HOME/../sobel_filter_source/blur_sob.h
      $MGC_HOME/shared/include/ac_int.h
    $PROJECT_HOME/../sobel_filter_source/bmp_io_sob.h
    $PROJECT_HOME/../sobel_filter_source/bmp_io_sob.cpp
      $PROJECT_HOME/../sobel_filter_source/bmp_io_sob.h
    $PROJECT_HOME/../sobel_filter_source/shift_class_sob.h
  
  Processes/Blocks in Design
    Process        Real Operation(s) count Latency Throughput Reset Length II Comments 
    -------------- ----------------------- ------- ---------- ------------ -- --------
    /mean_vga/core                     535  307203     307200            0  1          
    Design Total:                      535  307203     307200            0  0          
    
  Clock Information
    Clock Signal Edge   Period Sharing Alloc (%) Uncertainty Used by Processes/Blocks 
    ------------ ------ ------ ----------------- ----------- ------------------------
    clk          rising 20.000             20.00    0.000000 /mean_vga/core           
    
  I/O Data Ranges
    Port       Mode DeclType DeclWidth DeclRange ActType ActWidth ActRange 
    ---------- ---- -------- --------- --------- ------- -------- --------
    vin:rsc.z  IN   Unsigned        90                                     
    clk        IN   Unsigned         1                                     
    en         IN   Unsigned         1                                     
    arst_n     IN   Unsigned         1                                     
    vout:rsc.z OUT  Unsigned        30                                     
    
  Memory Resources
    Resource Name: /mean_vga/vin:rsc
      Memory Component: mgc_in_wire                  Size:         1 x 90
      External:         true                         Packing Mode: sidebyside
      Memory Map:
      Variable      Indices Phys Memory Address     
      ------------- ------- -----------------------
      /mean_vga/vin    0:89 00000000-00000000 (0-0) 
      
    Resource Name: /mean_vga/vout:rsc
      Memory Component: mgc_out_stdreg               Size:         1 x 30
      External:         true                         Packing Mode: sidebyside
      Memory Map:
      Variable       Indices Phys Memory Address     
      -------------- ------- -----------------------
      /mean_vga/vout    0:29 00000000-00000000 (0-0) 
      
  Multi-Cycle (Combinational) Component Usage
    Instance Component Name Delay 
    -------- -------------- -----
    
  Loops
    Process        Loop             Iterations C-Steps Total Cycles  Duration  Unroll Init Comments 
    -------------- ---------------- ---------- ------- ------------- --------- ------ ---- --------
    /mean_vga/core core:rlp           Infinite       0       307204   6.14 ms                       
    /mean_vga/core   main             Infinite       5       307204   6.14 ms            1          
    
  Loop Execution Profile
    Process        Loop             Total Cycles % of Overall Design Cycles Throughput Cycles Comments 
    -------------- ---------------- ------------ -------------------------- ----------------- --------
    /mean_vga/core core:rlp                   0                        0.00           307200           
    /mean_vga/core   main                307204                      100.00           307200           
    
  End of Report
