
*** ChampSim Multicore Out-of-Order Simulator ***

Warmup Instructions: 25000000
Simulation Instructions: 25000000
Number of CPUs: 1
LLC sets: 2048
LLC ways: 16
Off-chip DRAM Size: 4096 MB Channels: 1 Width: 256-bit Data Rate: 1600 MT/s

CPU 0 runs ../ipc1_public/server_001.champsimtrace.xz
CPU 0 Bimodal branch predictor
Heartbeat CPU 0 instructions: 10000001 cycles: 4040858 heartbeat IPC: 2.47472 cumulative IPC: 2.47472 (Simulation time: 0 hr 0 min 12 sec) 
Heartbeat CPU 0 instructions: 20000000 cycles: 8195435 heartbeat IPC: 2.40698 cumulative IPC: 2.44038 (Simulation time: 0 hr 0 min 24 sec) 

Warmup complete CPU 0 instructions: 25000004 cycles: 10229398 (Simulation time: 0 hr 0 min 29 sec) 

Heartbeat CPU 0 instructions: 30000003 cycles: 16658082 heartbeat IPC: 1.18166 cumulative IPC: 0.777764 (Simulation time: 0 hr 0 min 36 sec) 
Heartbeat CPU 0 instructions: 40000000 cycles: 31097582 heartbeat IPC: 0.692545 cumulative IPC: 0.718797 (Simulation time: 0 hr 0 min 51 sec) 
Heartbeat CPU 0 instructions: 50000001 cycles: 44687932 heartbeat IPC: 0.735816 cumulative IPC: 0.72551 (Simulation time: 0 hr 1 min 6 sec) 
Finished CPU 0 instructions: 25000001 cycles: 34458535 cumulative IPC: 0.72551 (Simulation time: 0 hr 1 min 6 sec) 

CPU 0 Branch Prediction Accuracy: 95.5368% MPKI: 7.61544

ChampSim completed all CPUs

Region of Interest Statistics

CPU 0 cumulative IPC: 0.72551 instructions: 25000001 cycles: 34458535
L1D TOTAL     ACCESS:    6410417  HIT:    6200340  MISS:     210077
L1D LOAD      ACCESS:    3781456  HIT:    3623630  MISS:     157826
L1D RFO       ACCESS:    2628961  HIT:    2576710  MISS:      52251
L1D PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
L1D WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
L1D PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
L1I TOTAL     ACCESS:    5469842  HIT:    5368961  MISS:     100881
L1I LOAD      ACCESS:    5469842  HIT:    5368961  MISS:     100881
L1I RFO       ACCESS:          0  HIT:          0  MISS:          0
L1I PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
L1I WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
L1I PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
LLC TOTAL     ACCESS:     517443  HIT:     399206  MISS:     118237
LLC LOAD      ACCESS:     258706  HIT:     191080  MISS:      67626
LLC RFO       ACCESS:      52249  HIT:      11679  MISS:      40570
LLC PREFETCH  ACCESS:     102318  HIT:      92277  MISS:      10041
LLC WRITEBACK ACCESS:     104170  HIT:     104170  MISS:          0
LLC PREFETCH  REQUESTED:     187270  ISSUED:     165185  USEFUL:      16413  USELESS:        126
Major fault: 0 Minor fault: 10188

DRAM Statistics
 CHANNEL 0
 RQ ROW_BUFFER_HIT:          0  ROW_BUFFER_MISS:          0
 DBUS_CONGESTED:          0
 WQ ROW_BUFFER_HIT:          0  ROW_BUFFER_MISS:          0  FULL:          0


------------------------------------

=== CPU 0 Total Stats ===
* CPU 0 Total Accesses: 258706
* CPU 0 Total Misses: 67626
* CPU 0 Total Prefetches: 10041
* CPU 0 Total Prefetch Hits: 9847
* CPU 0 Total Non-useful Prefetches: 83
* CPU 0 Total Undecided Prefetches: 111

=== CPU 0 ROI Stats ===
* CPU 0 ROI Accesses: 258706
* CPU 0 ROI Misses: 67626
* CPU 0 ROI Prefetches: 10041
* CPU 0 ROI Prefetch Hits: 9847
* CPU 0 ROI Non-useful Prefetches: 83
* CPU 0 ROI Undecided Prefetches: 111

