Info: Generated by version: 18.1 build 222
Info: Starting: Create block symbol file (.bsf)
Info: qsys-generate F:\hk\Z8_NEW\Z8_boardout_init\src\5GbaseR\phyreset_5g.ip --block-symbol-file --output-directory=F:\hk\Z8_NEW\Z8_boardout_init\src\5GbaseR\phyreset_5g --family="Arria 10" --part=10AX027H4F34E3SG
Info: qsys-generate succeeded.
Info: Finished: Create block symbol file (.bsf)
Info: 
Info: Starting: Create HDL design files for synthesis
Info: qsys-generate F:\hk\Z8_NEW\Z8_boardout_init\src\5GbaseR\phyreset_5g.ip --synthesis=VERILOG --output-directory=F:\hk\Z8_NEW\Z8_boardout_init\src\5GbaseR\phyreset_5g --family="Arria 10" --part=10AX027H4F34E3SG
Info: phyreset_5g: "Transforming system: phyreset_5g"
Info: phyreset_5g: "Naming system components in system: phyreset_5g"
Info: phyreset_5g: "Processing generation queue"
Info: phyreset_5g: "Generating: phyreset_5g"
Info: phyreset_5g: "Generating: altera_xcvr_reset_control"
Info: xcvr_reset_control_0: add_fileset_file ./altera_xcvr_functions.sv SYSTEM_VERILOG PATH ../../../altera_xcvr_generic/altera_xcvr_functions.sv
Info: xcvr_reset_control_0: add_fileset_file ./alt_xcvr_resync.sv SYSTEM_VERILOG PATH ../../../altera_xcvr_generic/ctrl/alt_xcvr_resync.sv
Info: xcvr_reset_control_0: add_fileset_file ./altera_xcvr_reset_control.sv SYSTEM_VERILOG PATH ..//altera_xcvr_reset_control.sv
Info: xcvr_reset_control_0: add_fileset_file ./alt_xcvr_reset_counter.sv SYSTEM_VERILOG PATH ..//alt_xcvr_reset_counter.sv
Info: phyreset_5g: Done "phyreset_5g" with 2 modules, 6 files
Info: qsys-generate succeeded.
Info: Finished: Create HDL design files for synthesis
Info: Starting: Generate IP Core Documentation
Info: No documentation filesets were found for components in phyreset_5g. No files generated.
Info: Finished: Generate IP Core Documentation
