<!DOCTYPE html>
<html><head><title>joekychen/linux » arch › mips › mti-malta › malta-pci.c

</title>
<meta http-equiv="content-type" content="text/html; charset=UTF-8">
<meta name="generator" content="Docco">
<link rel="stylesheet" media="all" href="../../../stylesheets/docco.min.css" />


</head>
<body>
<div id="container">
<div id="background"></div>
<table cellpadding="0" cellspacing="0">
<thead><tr><th class="docs"><a id="home" href="../../../index.html"></a><h1>malta-pci.c</h1></th><th class="code"></th></tr></thead>
<tbody>


<tr id="section-1"><td class="docs"><div class="pilwrap"><a class="pilcrow" href="#section-1">&#182;</a></div></td><td class="code"><div class="highlight"><pre><span class="cm">/*</span>
<span class="cm"> * Copyright (C) 1999, 2000, 2004, 2005  MIPS Technologies, Inc.</span>
<span class="cm"> *	All rights reserved.</span>
<span class="cm"> *	Authors: Carsten Langgaard &lt;carstenl@mips.com&gt;</span>
<span class="cm"> *		 Maciej W. Rozycki &lt;macro@mips.com&gt;</span>
<span class="cm"> *</span>
<span class="cm"> * Copyright (C) 2004 by Ralf Baechle (ralf@linux-mips.org)</span>
<span class="cm"> *</span>
<span class="cm"> *  This program is free software; you can distribute it and/or modify it</span>
<span class="cm"> *  under the terms of the GNU General Public License (Version 2) as</span>
<span class="cm"> *  published by the Free Software Foundation.</span>
<span class="cm"> *</span>
<span class="cm"> *  This program is distributed in the hope it will be useful, but WITHOUT</span>
<span class="cm"> *  ANY WARRANTY; without even the implied warranty of MERCHANTABILITY or</span>
<span class="cm"> *  FITNESS FOR A PARTICULAR PURPOSE.  See the GNU General Public License</span>
<span class="cm"> *  for more details.</span>
<span class="cm"> *</span>
<span class="cm"> *  You should have received a copy of the GNU General Public License along</span>
<span class="cm"> *  with this program; if not, write to the Free Software Foundation, Inc.,</span>
<span class="cm"> *  59 Temple Place - Suite 330, Boston MA 02111-1307, USA.</span>
<span class="cm"> *</span>
<span class="cm"> * MIPS boards specific PCI support.</span>
<span class="cm"> */</span>
<span class="cp">#include &lt;linux/types.h&gt;</span>
<span class="cp">#include &lt;linux/pci.h&gt;</span>
<span class="cp">#include &lt;linux/kernel.h&gt;</span>
<span class="cp">#include &lt;linux/init.h&gt;</span>

<span class="cp">#include &lt;asm/gt64120.h&gt;</span>
<span class="cp">#include &lt;asm/gcmpregs.h&gt;</span>
<span class="cp">#include &lt;asm/mips-boards/generic.h&gt;</span>
<span class="cp">#include &lt;asm/mips-boards/bonito64.h&gt;</span>
<span class="cp">#include &lt;asm/mips-boards/msc01_pci.h&gt;</span>

<span class="k">static</span> <span class="k">struct</span> <span class="n">resource</span> <span class="n">bonito64_mem_resource</span> <span class="o">=</span> <span class="p">{</span>
	<span class="p">.</span><span class="n">name</span>	<span class="o">=</span> <span class="s">&quot;Bonito PCI MEM&quot;</span><span class="p">,</span>
	<span class="p">.</span><span class="n">flags</span>	<span class="o">=</span> <span class="n">IORESOURCE_MEM</span><span class="p">,</span>
<span class="p">};</span>

<span class="k">static</span> <span class="k">struct</span> <span class="n">resource</span> <span class="n">bonito64_io_resource</span> <span class="o">=</span> <span class="p">{</span>
	<span class="p">.</span><span class="n">name</span>	<span class="o">=</span> <span class="s">&quot;Bonito PCI I/O&quot;</span><span class="p">,</span>
	<span class="p">.</span><span class="n">start</span>	<span class="o">=</span> <span class="mh">0x00000000UL</span><span class="p">,</span>
	<span class="p">.</span><span class="n">end</span>	<span class="o">=</span> <span class="mh">0x000fffffUL</span><span class="p">,</span>
	<span class="p">.</span><span class="n">flags</span>	<span class="o">=</span> <span class="n">IORESOURCE_IO</span><span class="p">,</span>
<span class="p">};</span>

<span class="k">static</span> <span class="k">struct</span> <span class="n">resource</span> <span class="n">gt64120_mem_resource</span> <span class="o">=</span> <span class="p">{</span>
	<span class="p">.</span><span class="n">name</span>	<span class="o">=</span> <span class="s">&quot;GT-64120 PCI MEM&quot;</span><span class="p">,</span>
	<span class="p">.</span><span class="n">flags</span>	<span class="o">=</span> <span class="n">IORESOURCE_MEM</span><span class="p">,</span>
<span class="p">};</span>

<span class="k">static</span> <span class="k">struct</span> <span class="n">resource</span> <span class="n">gt64120_io_resource</span> <span class="o">=</span> <span class="p">{</span>
	<span class="p">.</span><span class="n">name</span>	<span class="o">=</span> <span class="s">&quot;GT-64120 PCI I/O&quot;</span><span class="p">,</span>
	<span class="p">.</span><span class="n">flags</span>	<span class="o">=</span> <span class="n">IORESOURCE_IO</span><span class="p">,</span>
<span class="p">};</span>

<span class="k">static</span> <span class="k">struct</span> <span class="n">resource</span> <span class="n">msc_mem_resource</span> <span class="o">=</span> <span class="p">{</span>
	<span class="p">.</span><span class="n">name</span>	<span class="o">=</span> <span class="s">&quot;MSC PCI MEM&quot;</span><span class="p">,</span>
	<span class="p">.</span><span class="n">flags</span>	<span class="o">=</span> <span class="n">IORESOURCE_MEM</span><span class="p">,</span>
<span class="p">};</span>

<span class="k">static</span> <span class="k">struct</span> <span class="n">resource</span> <span class="n">msc_io_resource</span> <span class="o">=</span> <span class="p">{</span>
	<span class="p">.</span><span class="n">name</span>	<span class="o">=</span> <span class="s">&quot;MSC PCI I/O&quot;</span><span class="p">,</span>
	<span class="p">.</span><span class="n">flags</span>	<span class="o">=</span> <span class="n">IORESOURCE_IO</span><span class="p">,</span>
<span class="p">};</span>

<span class="k">extern</span> <span class="k">struct</span> <span class="n">pci_ops</span> <span class="n">bonito64_pci_ops</span><span class="p">;</span>
<span class="k">extern</span> <span class="k">struct</span> <span class="n">pci_ops</span> <span class="n">gt64xxx_pci0_ops</span><span class="p">;</span>
<span class="k">extern</span> <span class="k">struct</span> <span class="n">pci_ops</span> <span class="n">msc_pci_ops</span><span class="p">;</span>

<span class="k">static</span> <span class="k">struct</span> <span class="n">pci_controller</span> <span class="n">bonito64_controller</span> <span class="o">=</span> <span class="p">{</span>
	<span class="p">.</span><span class="n">pci_ops</span>	<span class="o">=</span> <span class="o">&amp;</span><span class="n">bonito64_pci_ops</span><span class="p">,</span>
	<span class="p">.</span><span class="n">io_resource</span>	<span class="o">=</span> <span class="o">&amp;</span><span class="n">bonito64_io_resource</span><span class="p">,</span>
	<span class="p">.</span><span class="n">mem_resource</span>	<span class="o">=</span> <span class="o">&amp;</span><span class="n">bonito64_mem_resource</span><span class="p">,</span>
	<span class="p">.</span><span class="n">io_offset</span>	<span class="o">=</span> <span class="mh">0x00000000UL</span><span class="p">,</span>
<span class="p">};</span>

<span class="k">static</span> <span class="k">struct</span> <span class="n">pci_controller</span> <span class="n">gt64120_controller</span> <span class="o">=</span> <span class="p">{</span>
	<span class="p">.</span><span class="n">pci_ops</span>	<span class="o">=</span> <span class="o">&amp;</span><span class="n">gt64xxx_pci0_ops</span><span class="p">,</span>
	<span class="p">.</span><span class="n">io_resource</span>	<span class="o">=</span> <span class="o">&amp;</span><span class="n">gt64120_io_resource</span><span class="p">,</span>
	<span class="p">.</span><span class="n">mem_resource</span>	<span class="o">=</span> <span class="o">&amp;</span><span class="n">gt64120_mem_resource</span><span class="p">,</span>
<span class="p">};</span>

<span class="k">static</span> <span class="k">struct</span> <span class="n">pci_controller</span> <span class="n">msc_controller</span> <span class="o">=</span> <span class="p">{</span>
	<span class="p">.</span><span class="n">pci_ops</span>	<span class="o">=</span> <span class="o">&amp;</span><span class="n">msc_pci_ops</span><span class="p">,</span>
	<span class="p">.</span><span class="n">io_resource</span>	<span class="o">=</span> <span class="o">&amp;</span><span class="n">msc_io_resource</span><span class="p">,</span>
	<span class="p">.</span><span class="n">mem_resource</span>	<span class="o">=</span> <span class="o">&amp;</span><span class="n">msc_mem_resource</span><span class="p">,</span>
<span class="p">};</span>

<span class="kt">void</span> <span class="n">__init</span> <span class="nf">mips_pcibios_init</span><span class="p">(</span><span class="kt">void</span><span class="p">)</span>
<span class="p">{</span>
	<span class="k">struct</span> <span class="n">pci_controller</span> <span class="o">*</span><span class="n">controller</span><span class="p">;</span>
	<span class="n">resource_size_t</span> <span class="n">start</span><span class="p">,</span> <span class="n">end</span><span class="p">,</span> <span class="n">map</span><span class="p">,</span> <span class="n">start1</span><span class="p">,</span> <span class="n">end1</span><span class="p">,</span> <span class="n">map1</span><span class="p">,</span> <span class="n">map2</span><span class="p">,</span> <span class="n">map3</span><span class="p">,</span> <span class="n">mask</span><span class="p">;</span>

	<span class="k">switch</span> <span class="p">(</span><span class="n">mips_revision_sconid</span><span class="p">)</span> <span class="p">{</span>
	<span class="k">case</span> <span class="n">MIPS_REVISION_SCON_GT64120</span>:
		<span class="cm">/*</span>
<span class="cm">		 * Due to a bug in the Galileo system controller, we need</span>
<span class="cm">		 * to setup the PCI BAR for the Galileo internal registers.</span>
<span class="cm">		 * This should be done in the bios/bootprom and will be</span>
<span class="cm">		 * fixed in a later revision of YAMON (the MIPS boards</span>
<span class="cm">		 * boot prom).</span>
<span class="cm">		 */</span>
		<span class="n">GT_WRITE</span><span class="p">(</span><span class="n">GT_PCI0_CFGADDR_OFS</span><span class="p">,</span>
			 <span class="p">(</span><span class="mi">0</span> <span class="o">&lt;&lt;</span> <span class="n">GT_PCI0_CFGADDR_BUSNUM_SHF</span><span class="p">)</span> <span class="o">|</span> <span class="cm">/* Local bus */</span>
			 <span class="p">(</span><span class="mi">0</span> <span class="o">&lt;&lt;</span> <span class="n">GT_PCI0_CFGADDR_DEVNUM_SHF</span><span class="p">)</span> <span class="o">|</span> <span class="cm">/* GT64120 dev */</span>
			 <span class="p">(</span><span class="mi">0</span> <span class="o">&lt;&lt;</span> <span class="n">GT_PCI0_CFGADDR_FUNCTNUM_SHF</span><span class="p">)</span> <span class="o">|</span> <span class="cm">/* Function 0*/</span>
			 <span class="p">((</span><span class="mh">0x20</span><span class="o">/</span><span class="mi">4</span><span class="p">)</span> <span class="o">&lt;&lt;</span> <span class="n">GT_PCI0_CFGADDR_REGNUM_SHF</span><span class="p">)</span> <span class="o">|</span> <span class="cm">/* BAR 4*/</span>
			 <span class="n">GT_PCI0_CFGADDR_CONFIGEN_BIT</span><span class="p">);</span>

		<span class="cm">/* Perform the write */</span>
		<span class="n">GT_WRITE</span><span class="p">(</span><span class="n">GT_PCI0_CFGDATA_OFS</span><span class="p">,</span> <span class="n">CPHYSADDR</span><span class="p">(</span><span class="n">MIPS_GT_BASE</span><span class="p">));</span>

		<span class="cm">/* Set up resource ranges from the controller&#39;s registers.  */</span>
		<span class="n">start</span> <span class="o">=</span> <span class="n">GT_READ</span><span class="p">(</span><span class="n">GT_PCI0M0LD_OFS</span><span class="p">);</span>
		<span class="n">end</span> <span class="o">=</span> <span class="n">GT_READ</span><span class="p">(</span><span class="n">GT_PCI0M0HD_OFS</span><span class="p">);</span>
		<span class="n">map</span> <span class="o">=</span> <span class="n">GT_READ</span><span class="p">(</span><span class="n">GT_PCI0M0REMAP_OFS</span><span class="p">);</span>
		<span class="n">end</span> <span class="o">=</span> <span class="p">(</span><span class="n">end</span> <span class="o">&amp;</span> <span class="n">GT_PCI_HD_MSK</span><span class="p">)</span> <span class="o">|</span> <span class="p">(</span><span class="n">start</span> <span class="o">&amp;</span> <span class="o">~</span><span class="n">GT_PCI_HD_MSK</span><span class="p">);</span>
		<span class="n">start1</span> <span class="o">=</span> <span class="n">GT_READ</span><span class="p">(</span><span class="n">GT_PCI0M1LD_OFS</span><span class="p">);</span>
		<span class="n">end1</span> <span class="o">=</span> <span class="n">GT_READ</span><span class="p">(</span><span class="n">GT_PCI0M1HD_OFS</span><span class="p">);</span>
		<span class="n">map1</span> <span class="o">=</span> <span class="n">GT_READ</span><span class="p">(</span><span class="n">GT_PCI0M1REMAP_OFS</span><span class="p">);</span>
		<span class="n">end1</span> <span class="o">=</span> <span class="p">(</span><span class="n">end1</span> <span class="o">&amp;</span> <span class="n">GT_PCI_HD_MSK</span><span class="p">)</span> <span class="o">|</span> <span class="p">(</span><span class="n">start1</span> <span class="o">&amp;</span> <span class="o">~</span><span class="n">GT_PCI_HD_MSK</span><span class="p">);</span>
		<span class="cm">/* Cannot support multiple windows, use the wider.  */</span>
		<span class="k">if</span> <span class="p">(</span><span class="n">end1</span> <span class="o">-</span> <span class="n">start1</span> <span class="o">&gt;</span> <span class="n">end</span> <span class="o">-</span> <span class="n">start</span><span class="p">)</span> <span class="p">{</span>
			<span class="n">start</span> <span class="o">=</span> <span class="n">start1</span><span class="p">;</span>
			<span class="n">end</span> <span class="o">=</span> <span class="n">end1</span><span class="p">;</span>
			<span class="n">map</span> <span class="o">=</span> <span class="n">map1</span><span class="p">;</span>
		<span class="p">}</span>
		<span class="n">mask</span> <span class="o">=</span> <span class="o">~</span><span class="p">(</span><span class="n">start</span> <span class="o">^</span> <span class="n">end</span><span class="p">);</span>
                <span class="cm">/* We don&#39;t support remapping with a discontiguous mask.  */</span>
		<span class="n">BUG_ON</span><span class="p">((</span><span class="n">start</span> <span class="o">&amp;</span> <span class="n">GT_PCI_HD_MSK</span><span class="p">)</span> <span class="o">!=</span> <span class="p">(</span><span class="n">map</span> <span class="o">&amp;</span> <span class="n">GT_PCI_HD_MSK</span><span class="p">)</span> <span class="o">&amp;&amp;</span>
		       <span class="n">mask</span> <span class="o">!=</span> <span class="o">~</span><span class="p">((</span><span class="n">mask</span> <span class="o">&amp;</span> <span class="o">-</span><span class="n">mask</span><span class="p">)</span> <span class="o">-</span> <span class="mi">1</span><span class="p">));</span>
		<span class="n">gt64120_mem_resource</span><span class="p">.</span><span class="n">start</span> <span class="o">=</span> <span class="n">start</span><span class="p">;</span>
		<span class="n">gt64120_mem_resource</span><span class="p">.</span><span class="n">end</span> <span class="o">=</span> <span class="n">end</span><span class="p">;</span>
		<span class="n">gt64120_controller</span><span class="p">.</span><span class="n">mem_offset</span> <span class="o">=</span> <span class="p">(</span><span class="n">start</span> <span class="o">&amp;</span> <span class="n">mask</span><span class="p">)</span> <span class="o">-</span> <span class="p">(</span><span class="n">map</span> <span class="o">&amp;</span> <span class="n">mask</span><span class="p">);</span>
		<span class="cm">/* Addresses are 36-bit, so do shifts in the destinations.  */</span>
		<span class="n">gt64120_mem_resource</span><span class="p">.</span><span class="n">start</span> <span class="o">&lt;&lt;=</span> <span class="n">GT_PCI_DCRM_SHF</span><span class="p">;</span>
		<span class="n">gt64120_mem_resource</span><span class="p">.</span><span class="n">end</span> <span class="o">&lt;&lt;=</span> <span class="n">GT_PCI_DCRM_SHF</span><span class="p">;</span>
		<span class="n">gt64120_mem_resource</span><span class="p">.</span><span class="n">end</span> <span class="o">|=</span> <span class="p">(</span><span class="mi">1</span> <span class="o">&lt;&lt;</span> <span class="n">GT_PCI_DCRM_SHF</span><span class="p">)</span> <span class="o">-</span> <span class="mi">1</span><span class="p">;</span>
		<span class="n">gt64120_controller</span><span class="p">.</span><span class="n">mem_offset</span> <span class="o">&lt;&lt;=</span> <span class="n">GT_PCI_DCRM_SHF</span><span class="p">;</span>

		<span class="n">start</span> <span class="o">=</span> <span class="n">GT_READ</span><span class="p">(</span><span class="n">GT_PCI0IOLD_OFS</span><span class="p">);</span>
		<span class="n">end</span> <span class="o">=</span> <span class="n">GT_READ</span><span class="p">(</span><span class="n">GT_PCI0IOHD_OFS</span><span class="p">);</span>
		<span class="n">map</span> <span class="o">=</span> <span class="n">GT_READ</span><span class="p">(</span><span class="n">GT_PCI0IOREMAP_OFS</span><span class="p">);</span>
		<span class="n">end</span> <span class="o">=</span> <span class="p">(</span><span class="n">end</span> <span class="o">&amp;</span> <span class="n">GT_PCI_HD_MSK</span><span class="p">)</span> <span class="o">|</span> <span class="p">(</span><span class="n">start</span> <span class="o">&amp;</span> <span class="o">~</span><span class="n">GT_PCI_HD_MSK</span><span class="p">);</span>
		<span class="n">mask</span> <span class="o">=</span> <span class="o">~</span><span class="p">(</span><span class="n">start</span> <span class="o">^</span> <span class="n">end</span><span class="p">);</span>
                <span class="cm">/* We don&#39;t support remapping with a discontiguous mask.  */</span>
		<span class="n">BUG_ON</span><span class="p">((</span><span class="n">start</span> <span class="o">&amp;</span> <span class="n">GT_PCI_HD_MSK</span><span class="p">)</span> <span class="o">!=</span> <span class="p">(</span><span class="n">map</span> <span class="o">&amp;</span> <span class="n">GT_PCI_HD_MSK</span><span class="p">)</span> <span class="o">&amp;&amp;</span>
		       <span class="n">mask</span> <span class="o">!=</span> <span class="o">~</span><span class="p">((</span><span class="n">mask</span> <span class="o">&amp;</span> <span class="o">-</span><span class="n">mask</span><span class="p">)</span> <span class="o">-</span> <span class="mi">1</span><span class="p">));</span>
		<span class="n">gt64120_io_resource</span><span class="p">.</span><span class="n">start</span> <span class="o">=</span> <span class="n">map</span> <span class="o">&amp;</span> <span class="n">mask</span><span class="p">;</span>
		<span class="n">gt64120_io_resource</span><span class="p">.</span><span class="n">end</span> <span class="o">=</span> <span class="p">(</span><span class="n">map</span> <span class="o">&amp;</span> <span class="n">mask</span><span class="p">)</span> <span class="o">|</span> <span class="o">~</span><span class="n">mask</span><span class="p">;</span>
		<span class="n">gt64120_controller</span><span class="p">.</span><span class="n">io_offset</span> <span class="o">=</span> <span class="mi">0</span><span class="p">;</span>
		<span class="cm">/* Addresses are 36-bit, so do shifts in the destinations.  */</span>
		<span class="n">gt64120_io_resource</span><span class="p">.</span><span class="n">start</span> <span class="o">&lt;&lt;=</span> <span class="n">GT_PCI_DCRM_SHF</span><span class="p">;</span>
		<span class="n">gt64120_io_resource</span><span class="p">.</span><span class="n">end</span> <span class="o">&lt;&lt;=</span> <span class="n">GT_PCI_DCRM_SHF</span><span class="p">;</span>
		<span class="n">gt64120_io_resource</span><span class="p">.</span><span class="n">end</span> <span class="o">|=</span> <span class="p">(</span><span class="mi">1</span> <span class="o">&lt;&lt;</span> <span class="n">GT_PCI_DCRM_SHF</span><span class="p">)</span> <span class="o">-</span> <span class="mi">1</span><span class="p">;</span>

		<span class="n">controller</span> <span class="o">=</span> <span class="o">&amp;</span><span class="n">gt64120_controller</span><span class="p">;</span>
		<span class="k">break</span><span class="p">;</span>

	<span class="k">case</span> <span class="n">MIPS_REVISION_SCON_BONITO</span>:
		<span class="cm">/* Set up resource ranges from the controller&#39;s registers.  */</span>
		<span class="n">map</span> <span class="o">=</span> <span class="n">BONITO_PCIMAP</span><span class="p">;</span>
		<span class="n">map1</span> <span class="o">=</span> <span class="p">(</span><span class="n">BONITO_PCIMAP</span> <span class="o">&amp;</span> <span class="n">BONITO_PCIMAP_PCIMAP_LO0</span><span class="p">)</span> <span class="o">&gt;&gt;</span>
		       <span class="n">BONITO_PCIMAP_PCIMAP_LO0_SHIFT</span><span class="p">;</span>
		<span class="n">map2</span> <span class="o">=</span> <span class="p">(</span><span class="n">BONITO_PCIMAP</span> <span class="o">&amp;</span> <span class="n">BONITO_PCIMAP_PCIMAP_LO1</span><span class="p">)</span> <span class="o">&gt;&gt;</span>
		       <span class="n">BONITO_PCIMAP_PCIMAP_LO1_SHIFT</span><span class="p">;</span>
		<span class="n">map3</span> <span class="o">=</span> <span class="p">(</span><span class="n">BONITO_PCIMAP</span> <span class="o">&amp;</span> <span class="n">BONITO_PCIMAP_PCIMAP_LO2</span><span class="p">)</span> <span class="o">&gt;&gt;</span>
		       <span class="n">BONITO_PCIMAP_PCIMAP_LO2_SHIFT</span><span class="p">;</span>
		<span class="cm">/* Combine as many adjacent windows as possible.  */</span>
		<span class="n">map</span> <span class="o">=</span> <span class="n">map1</span><span class="p">;</span>
		<span class="n">start</span> <span class="o">=</span> <span class="n">BONITO_PCILO0_BASE</span><span class="p">;</span>
		<span class="n">end</span> <span class="o">=</span> <span class="mi">1</span><span class="p">;</span>
		<span class="k">if</span> <span class="p">(</span><span class="n">map3</span> <span class="o">==</span> <span class="n">map2</span> <span class="o">+</span> <span class="mi">1</span><span class="p">)</span> <span class="p">{</span>
			<span class="n">map</span> <span class="o">=</span> <span class="n">map2</span><span class="p">;</span>
			<span class="n">start</span> <span class="o">=</span> <span class="n">BONITO_PCILO1_BASE</span><span class="p">;</span>
			<span class="n">end</span><span class="o">++</span><span class="p">;</span>
		<span class="p">}</span>
		<span class="k">if</span> <span class="p">(</span><span class="n">map2</span> <span class="o">==</span> <span class="n">map1</span> <span class="o">+</span> <span class="mi">1</span><span class="p">)</span> <span class="p">{</span>
			<span class="n">map</span> <span class="o">=</span> <span class="n">map1</span><span class="p">;</span>
			<span class="n">start</span> <span class="o">=</span> <span class="n">BONITO_PCILO0_BASE</span><span class="p">;</span>
			<span class="n">end</span><span class="o">++</span><span class="p">;</span>
		<span class="p">}</span>
		<span class="n">bonito64_mem_resource</span><span class="p">.</span><span class="n">start</span> <span class="o">=</span> <span class="n">start</span><span class="p">;</span>
		<span class="n">bonito64_mem_resource</span><span class="p">.</span><span class="n">end</span> <span class="o">=</span> <span class="n">start</span> <span class="o">+</span>
					    <span class="n">BONITO_PCIMAP_WINBASE</span><span class="p">(</span><span class="n">end</span><span class="p">)</span> <span class="o">-</span> <span class="mi">1</span><span class="p">;</span>
		<span class="n">bonito64_controller</span><span class="p">.</span><span class="n">mem_offset</span> <span class="o">=</span> <span class="n">start</span> <span class="o">-</span>
						 <span class="n">BONITO_PCIMAP_WINBASE</span><span class="p">(</span><span class="n">map</span><span class="p">);</span>

		<span class="n">controller</span> <span class="o">=</span> <span class="o">&amp;</span><span class="n">bonito64_controller</span><span class="p">;</span>
		<span class="k">break</span><span class="p">;</span>

	<span class="k">case</span> <span class="n">MIPS_REVISION_SCON_SOCIT</span>:
	<span class="k">case</span> <span class="n">MIPS_REVISION_SCON_ROCIT</span>:
	<span class="k">case</span> <span class="n">MIPS_REVISION_SCON_SOCITSC</span>:
	<span class="k">case</span> <span class="n">MIPS_REVISION_SCON_SOCITSCP</span>:
		<span class="cm">/* Set up resource ranges from the controller&#39;s registers.  */</span>
		<span class="n">MSC_READ</span><span class="p">(</span><span class="n">MSC01_PCI_SC2PMBASL</span><span class="p">,</span> <span class="n">start</span><span class="p">);</span>
		<span class="n">MSC_READ</span><span class="p">(</span><span class="n">MSC01_PCI_SC2PMMSKL</span><span class="p">,</span> <span class="n">mask</span><span class="p">);</span>
		<span class="n">MSC_READ</span><span class="p">(</span><span class="n">MSC01_PCI_SC2PMMAPL</span><span class="p">,</span> <span class="n">map</span><span class="p">);</span>
		<span class="n">msc_mem_resource</span><span class="p">.</span><span class="n">start</span> <span class="o">=</span> <span class="n">start</span> <span class="o">&amp;</span> <span class="n">mask</span><span class="p">;</span>
		<span class="n">msc_mem_resource</span><span class="p">.</span><span class="n">end</span> <span class="o">=</span> <span class="p">(</span><span class="n">start</span> <span class="o">&amp;</span> <span class="n">mask</span><span class="p">)</span> <span class="o">|</span> <span class="o">~</span><span class="n">mask</span><span class="p">;</span>
		<span class="n">msc_controller</span><span class="p">.</span><span class="n">mem_offset</span> <span class="o">=</span> <span class="p">(</span><span class="n">start</span> <span class="o">&amp;</span> <span class="n">mask</span><span class="p">)</span> <span class="o">-</span> <span class="p">(</span><span class="n">map</span> <span class="o">&amp;</span> <span class="n">mask</span><span class="p">);</span>
<span class="cp">#ifdef CONFIG_MIPS_CMP</span>
		<span class="k">if</span> <span class="p">(</span><span class="n">gcmp_niocu</span><span class="p">())</span>
			<span class="n">gcmp_setregion</span><span class="p">(</span><span class="mi">0</span><span class="p">,</span> <span class="n">start</span><span class="p">,</span> <span class="n">mask</span><span class="p">,</span>
				<span class="n">GCMP_GCB_GCMPB_CMDEFTGT_IOCU1</span><span class="p">);</span>
<span class="cp">#endif</span>
		<span class="n">MSC_READ</span><span class="p">(</span><span class="n">MSC01_PCI_SC2PIOBASL</span><span class="p">,</span> <span class="n">start</span><span class="p">);</span>
		<span class="n">MSC_READ</span><span class="p">(</span><span class="n">MSC01_PCI_SC2PIOMSKL</span><span class="p">,</span> <span class="n">mask</span><span class="p">);</span>
		<span class="n">MSC_READ</span><span class="p">(</span><span class="n">MSC01_PCI_SC2PIOMAPL</span><span class="p">,</span> <span class="n">map</span><span class="p">);</span>
		<span class="n">msc_io_resource</span><span class="p">.</span><span class="n">start</span> <span class="o">=</span> <span class="n">map</span> <span class="o">&amp;</span> <span class="n">mask</span><span class="p">;</span>
		<span class="n">msc_io_resource</span><span class="p">.</span><span class="n">end</span> <span class="o">=</span> <span class="p">(</span><span class="n">map</span> <span class="o">&amp;</span> <span class="n">mask</span><span class="p">)</span> <span class="o">|</span> <span class="o">~</span><span class="n">mask</span><span class="p">;</span>
		<span class="n">msc_controller</span><span class="p">.</span><span class="n">io_offset</span> <span class="o">=</span> <span class="mi">0</span><span class="p">;</span>
		<span class="n">ioport_resource</span><span class="p">.</span><span class="n">end</span> <span class="o">=</span> <span class="o">~</span><span class="n">mask</span><span class="p">;</span>
<span class="cp">#ifdef CONFIG_MIPS_CMP</span>
		<span class="k">if</span> <span class="p">(</span><span class="n">gcmp_niocu</span><span class="p">())</span>
			<span class="n">gcmp_setregion</span><span class="p">(</span><span class="mi">1</span><span class="p">,</span> <span class="n">start</span><span class="p">,</span> <span class="n">mask</span><span class="p">,</span>
				<span class="n">GCMP_GCB_GCMPB_CMDEFTGT_IOCU1</span><span class="p">);</span>
<span class="cp">#endif</span>
		<span class="cm">/* If ranges overlap I/O takes precedence.  */</span>
		<span class="n">start</span> <span class="o">=</span> <span class="n">start</span> <span class="o">&amp;</span> <span class="n">mask</span><span class="p">;</span>
		<span class="n">end</span> <span class="o">=</span> <span class="n">start</span> <span class="o">|</span> <span class="o">~</span><span class="n">mask</span><span class="p">;</span>
		<span class="k">if</span> <span class="p">((</span><span class="n">start</span> <span class="o">&gt;=</span> <span class="n">msc_mem_resource</span><span class="p">.</span><span class="n">start</span> <span class="o">&amp;&amp;</span>
		     <span class="n">start</span> <span class="o">&lt;=</span> <span class="n">msc_mem_resource</span><span class="p">.</span><span class="n">end</span><span class="p">)</span> <span class="o">||</span>
		    <span class="p">(</span><span class="n">end</span> <span class="o">&gt;=</span> <span class="n">msc_mem_resource</span><span class="p">.</span><span class="n">start</span> <span class="o">&amp;&amp;</span>
		     <span class="n">end</span> <span class="o">&lt;=</span> <span class="n">msc_mem_resource</span><span class="p">.</span><span class="n">end</span><span class="p">))</span> <span class="p">{</span>
			<span class="cm">/* Use the larger space.  */</span>
			<span class="n">start</span> <span class="o">=</span> <span class="n">max</span><span class="p">(</span><span class="n">start</span><span class="p">,</span> <span class="n">msc_mem_resource</span><span class="p">.</span><span class="n">start</span><span class="p">);</span>
			<span class="n">end</span> <span class="o">=</span> <span class="n">min</span><span class="p">(</span><span class="n">end</span><span class="p">,</span> <span class="n">msc_mem_resource</span><span class="p">.</span><span class="n">end</span><span class="p">);</span>
			<span class="k">if</span> <span class="p">(</span><span class="n">start</span> <span class="o">-</span> <span class="n">msc_mem_resource</span><span class="p">.</span><span class="n">start</span> <span class="o">&gt;=</span>
			    <span class="n">msc_mem_resource</span><span class="p">.</span><span class="n">end</span> <span class="o">-</span> <span class="n">end</span><span class="p">)</span>
				<span class="n">msc_mem_resource</span><span class="p">.</span><span class="n">end</span> <span class="o">=</span> <span class="n">start</span> <span class="o">-</span> <span class="mi">1</span><span class="p">;</span>
			<span class="k">else</span>
				<span class="n">msc_mem_resource</span><span class="p">.</span><span class="n">start</span> <span class="o">=</span> <span class="n">end</span> <span class="o">+</span> <span class="mi">1</span><span class="p">;</span>
		<span class="p">}</span>

		<span class="n">controller</span> <span class="o">=</span> <span class="o">&amp;</span><span class="n">msc_controller</span><span class="p">;</span>
		<span class="k">break</span><span class="p">;</span>
	<span class="nl">default:</span>
		<span class="k">return</span><span class="p">;</span>
	<span class="p">}</span>

	<span class="k">if</span> <span class="p">(</span><span class="n">controller</span><span class="o">-&gt;</span><span class="n">io_resource</span><span class="o">-&gt;</span><span class="n">start</span> <span class="o">&lt;</span> <span class="mh">0x00001000UL</span><span class="p">)</span>	<span class="cm">/* FIXME */</span>
		<span class="n">controller</span><span class="o">-&gt;</span><span class="n">io_resource</span><span class="o">-&gt;</span><span class="n">start</span> <span class="o">=</span> <span class="mh">0x00001000UL</span><span class="p">;</span>

	<span class="n">iomem_resource</span><span class="p">.</span><span class="n">end</span> <span class="o">&amp;=</span> <span class="mh">0xfffffffffULL</span><span class="p">;</span>			<span class="cm">/* 64 GB */</span>
	<span class="n">ioport_resource</span><span class="p">.</span><span class="n">end</span> <span class="o">=</span> <span class="n">controller</span><span class="o">-&gt;</span><span class="n">io_resource</span><span class="o">-&gt;</span><span class="n">end</span><span class="p">;</span>

	<span class="n">controller</span><span class="o">-&gt;</span><span class="n">io_map_base</span> <span class="o">=</span> <span class="n">mips_io_port_base</span><span class="p">;</span>

	<span class="n">register_pci_controller</span><span class="p">(</span><span class="n">controller</span><span class="p">);</span>
<span class="p">}</span>

<span class="cm">/* Enable PCI 2.1 compatibility in PIIX4 */</span>
<span class="k">static</span> <span class="kt">void</span> <span class="n">__init</span> <span class="nf">quirk_dlcsetup</span><span class="p">(</span><span class="k">struct</span> <span class="n">pci_dev</span> <span class="o">*</span><span class="n">dev</span><span class="p">)</span>
<span class="p">{</span>
	<span class="n">u8</span> <span class="n">odlc</span><span class="p">,</span> <span class="n">ndlc</span><span class="p">;</span>
	<span class="p">(</span><span class="kt">void</span><span class="p">)</span> <span class="n">pci_read_config_byte</span><span class="p">(</span><span class="n">dev</span><span class="p">,</span> <span class="mh">0x82</span><span class="p">,</span> <span class="o">&amp;</span><span class="n">odlc</span><span class="p">);</span>
	<span class="cm">/* Enable passive releases and delayed transaction */</span>
	<span class="n">ndlc</span> <span class="o">=</span> <span class="n">odlc</span> <span class="o">|</span> <span class="mi">7</span><span class="p">;</span>
	<span class="p">(</span><span class="kt">void</span><span class="p">)</span> <span class="n">pci_write_config_byte</span><span class="p">(</span><span class="n">dev</span><span class="p">,</span> <span class="mh">0x82</span><span class="p">,</span> <span class="n">ndlc</span><span class="p">);</span>
<span class="p">}</span>

<span class="n">DECLARE_PCI_FIXUP_FINAL</span><span class="p">(</span><span class="n">PCI_VENDOR_ID_INTEL</span><span class="p">,</span> <span class="n">PCI_DEVICE_ID_INTEL_82371AB_0</span><span class="p">,</span>
	<span class="n">quirk_dlcsetup</span><span class="p">);</span>

</pre></div></td></tr>

</tbody>
</table>
</div>

</body>
<script>docas={repo:"joekychen/linux",depth:3}</script>
<script>document.write('<script src=' + ('__proto__' in {} ? 'http://cdnjs.cloudflare.com/ajax/libs/zepto/1.0rc1/zepto.min.js' : 'https://ajax.googleapis.com/ajax/libs/jquery/1.7.2/jquery.min.js')+'><\\/script>')</script>
<script src="http://baoshan.github.com/moment/min/moment.min.js"></script>
<script src="../../../javascript/docco.min.js"></script>
</html>
