<def f='llvm/llvm/include/llvm/ADT/BitVector.h' l='339' type='int llvm::BitVector::find_next(unsigned int Prev) const'/>
<doc f='llvm/llvm/include/llvm/ADT/BitVector.h' l='337'>/// find_next - Returns the index of the next set bit following the
  /// &quot;Prev&quot; bit. Returns -1 if the next set bit is not found.</doc>
<use f='llvm/llvm/include/llvm/ADT/SmallBitVector.h' l='283' u='c' c='_ZNK4llvm14SmallBitVector9find_nextEj'/>
<use f='llvm/llvm/lib/CodeGen/GlobalMerge.cpp' l='461' u='c' c='_ZNK12_GLOBAL__N_111GlobalMerge7doMergeERKN4llvm15SmallVectorImplIPNS1_14GlobalVariableEEERKNS1_9BitVectorERNS1_6ModuleEbj'/>
<use f='llvm/llvm/lib/CodeGen/GlobalMerge.cpp' l='523' u='c' c='_ZNK12_GLOBAL__N_111GlobalMerge7doMergeERKN4llvm15SmallVectorImplIPNS1_14GlobalVariableEEERKNS1_9BitVectorERNS1_6ModuleEbj'/>
<use f='llvm/llvm/lib/CodeGen/PrologEpilogInserter.cpp' l='714' u='c' c='_ZL17scavengeStackSlotRN4llvm16MachineFrameInfoEibjRNS_9BitVectorE'/>
<use f='llvm/llvm/lib/CodeGen/SafeStackColoring.h' l='150' u='c' c='_ZN4llvm9safestacklsERNS_11raw_ostreamERKNS_9BitVectorE'/>
<use f='llvm/llvm/lib/CodeGen/ShrinkWrap.cpp' l='173' u='c' c='_ZNK12_GLOBAL__N_110ShrinkWrap14getCurrentCSRsEPN4llvm12RegScavengerE'/>
<use f='llvm/llvm/lib/CodeGen/StackColoring.cpp' l='828' u='c' c='_ZN12_GLOBAL__N_113StackColoring22calculateLiveIntervalsEj'/>
<use f='llvm/llvm/lib/CodeGen/StackSlotColoring.cpp' l='284' u='c' c='_ZN12_GLOBAL__N_117StackSlotColoring9ColorSlotEPN4llvm12LiveIntervalE'/>
<use f='llvm/llvm/lib/CodeGen/StackSlotColoring.cpp' l='299' u='c' c='_ZN12_GLOBAL__N_117StackSlotColoring9ColorSlotEPN4llvm12LiveIntervalE'/>
<use f='llvm/llvm/lib/CodeGen/StackSlotColoring.cpp' l='386' u='c' c='_ZN12_GLOBAL__N_117StackSlotColoring10ColorSlotsERN4llvm15MachineFunctionE'/>
<use f='llvm/llvm/lib/DebugInfo/MSF/MSFBuilder.cpp' l='139' u='c' c='_ZN4llvm3msf10MSFBuilder14allocateBlocksEjNS_15MutableArrayRefIjEE'/>
<use f='llvm/llvm/lib/Target/Hexagon/HexagonBitSimplify.cpp' l='90' u='c' c='_ZNK12_GLOBAL__N_111RegisterSet9find_nextEj'/>
<use f='llvm/llvm/lib/Target/Hexagon/HexagonFrameLowering.cpp' l='322' u='c' c='_ZL15needsStackFrameRKN4llvm17MachineBasicBlockERKNS_9BitVectorERKNS_19HexagonRegisterInfoE'/>
<use f='llvm/llvm/lib/Target/Hexagon/HexagonFrameLowering.cpp' l='1419' u='c' c='_ZL14dump_registersRN4llvm9BitVectorERKNS_18TargetRegisterInfoE'/>
<use f='llvm/llvm/lib/Target/Hexagon/HexagonFrameLowering.cpp' l='1453' u='c' c='_ZNK4llvm20HexagonFrameLowering27assignCalleeSavedSpillSlotsERNS_15MachineFunctionEPKNS_18TargetRegisterInfoERSt6vectorINS_15CalleeSavedInfoESaIS7_EE'/>
<use f='llvm/llvm/lib/Target/Hexagon/HexagonGenInsert.cpp' l='106' u='c' c='_ZNK12_GLOBAL__N_111RegisterSet9find_nextEj'/>
<use f='llvm/llvm/lib/Target/Hexagon/HexagonSplitDouble.cpp' l='233' u='c' c='_ZN12_GLOBAL__N_122HexagonSplitDoubleRegs18partitionRegistersERSt3mapIjSt3setIjSt4lessIjESaIjEES4_SaISt4pairIKjS6_EEE'/>
<use f='llvm/llvm/lib/Target/Hexagon/HexagonSplitDouble.cpp' l='244' u='c' c='_ZN12_GLOBAL__N_122HexagonSplitDoubleRegs18partitionRegistersERSt3mapIjSt3setIjSt4lessIjESaIjEES4_SaISt4pairIKjS6_EEE'/>
<use f='llvm/llvm/lib/Target/Hexagon/HexagonSplitDouble.cpp' l='283' u='c' c='_ZN12_GLOBAL__N_122HexagonSplitDoubleRegs18partitionRegistersERSt3mapIjSt3setIjSt4lessIjESaIjEES4_SaISt4pairIKjS6_EEE'/>
<use f='llvm/llvm/lib/Target/Hexagon/RDFRegisters.cpp' l='336' u='c' c='_ZNK4llvm3rdf12RegisterAggr10makeRegRefEv'/>
<use f='llvm/llvm/lib/Target/Hexagon/RDFRegisters.cpp' l='344' u='c' c='_ZNK4llvm3rdf12RegisterAggr10makeRegRefEv'/>
<use f='llvm/llvm/lib/Target/Hexagon/RDFRegisters.cpp' l='366' u='c' c='_ZNK4llvm3rdf12RegisterAggr5printERNS_11raw_ostreamE'/>
<use f='llvm/llvm/lib/Target/Hexagon/RDFRegisters.cpp' l='374' u='c' c='_ZN4llvm3rdf12RegisterAggr11rr_iteratorC1ERKS1_b'/>
<use f='llvm/llvm/lib/Target/PowerPC/PPCFrameLowering.cpp' l='673' u='c' c='_ZNK4llvm16PPCFrameLowering19findScratchRegisterEPNS_17MachineBasicBlockEbbPjS3_'/>
<use f='llvm/llvm/unittests/IR/ConstantRangeTest.cpp' l='890' u='c' c='_ZN12_GLOBAL__N_127ConstantRangeTest_SDiv_Test8TestBodyEv'/>
<use f='llvm/llvm/utils/TableGen/CodeGenDAGPatterns.cpp' l='4590' u='c' c='_ZN4llvm18CodeGenDAGPatterns16GenerateVariantsEv'/>
<use f='llvm/llvm/utils/TableGen/CodeGenRegisters.cpp' l='964' u='c' c='_ZN4llvm20CodeGenRegisterClass17computeSubClassesERNS_14CodeGenRegBankE'/>
