minimal
- #all     = 448
- #defs    = 440
- #refs    = 443
- rNd      = ["rdy","irq","res","vss","vcc","clk0","nmi","so"]
- dNr      = ["NODE-43","NODE-353","sync","rw","NODE-1247"]
- #OPS     = 8707

(0,"stabilization",Just 7)
 0 rw=1 sync=1 c=1 r=0 IR=[ff] PC=[0000] A=[00] X=[00] ab=[0000] db=[ff]
(0,"stabilization",Just 6)
 0 rw=1 sync=0 c=0 r=0 IR=[00] PC=[0000] A=[00] X=[00] ab=[0000] db=[00]
(0,"stabilization",Just 5)
 0 rw=1 sync=0 c=1 r=0 IR=[00] PC=[0000] A=[00] X=[00] ab=[0000] db=[00]
(0,"stabilization",Just 4)
 0 rw=1 sync=0 c=0 r=0 IR=[00] PC=[0000] A=[00] X=[00] ab=[0000] db=[00]
(0,"Decide:",[0000],ReadCycle)
(0,"read-mem",[0000],"-->",[ea])
(1,"stabilization",Just 4)
 1 rw=1 sync=0 c=1 r=1 IR=[00] PC=[0000] A=[00] X=[00] ab=[0000] db=[ea]
(1,"stabilization",Just 4)
 1 rw=1 sync=0 c=0 r=1 IR=[00] PC=[ea00] A=[00] X=[00] ab=[ea00] db=[ea]
(1,"Decide:",[ea00],ReadCycle)
(1,"read-mem",[ea00],"-->",[ea])
(2,"stabilization",Just 4)
 2 rw=1 sync=0 c=1 r=1 IR=[00] PC=[ea00] A=[00] X=[00] ab=[ea00] db=[ea]
(2,"stabilization",Just 4)
 2 rw=1 sync=1 c=0 r=1 IR=[00] PC=[eae9] A=[00] X=[00] ab=[eae9] db=[ea]
(2,"Decide:",[eae9],ReadCycle)
(2,"read-mem",[eae9],"-->",[ea])
(3,"stabilization",Just 4)
 3 rw=1 sync=1 c=1 r=1 IR=[00] PC=[eae9] A=[00] X=[00] ab=[eae9] db=[ea]
(3,"stabilization",Just 5)
 3 rw=1 sync=0 c=0 r=1 IR=[00] PC=[eae9] A=[00] X=[00] ab=[eae9] db=[ea]
(3,"Decide:",[eae9],ReadCycle)
(3,"read-mem",[eae9],"-->",[ea])
(4,"stabilization",Just 3)
 4 rw=1 sync=0 c=1 r=1 IR=[00] PC=[eae9] A=[00] X=[00] ab=[eae9] db=[ea]
(4,"stabilization",Just 4)
 4 rw=1 sync=0 c=0 r=1 IR=[00] PC=[eae9] A=[00] X=[00] ab=[0100] db=[ea]
(4,"Decide:",[0100],ReadCycle)
(4,"read-mem",[0100],"-->",[ea])
(5,"stabilization",Just 4)
 5 rw=1 sync=0 c=1 r=1 IR=[00] PC=[eae9] A=[00] X=[00] ab=[0100] db=[ea]
(5,"stabilization",Just 3)
 5 rw=1 sync=0 c=0 r=1 IR=[00] PC=[eae9] A=[00] X=[00] ab=[01ff] db=[ea]
(5,"Decide:",[01ff],ReadCycle)
(5,"read-mem",[01ff],"-->",[ea])
(6,"stabilization",Just 4)
 6 rw=1 sync=0 c=1 r=1 IR=[00] PC=[eae9] A=[00] X=[00] ab=[01ff] db=[ea]
(6,"stabilization",Just 6)
 6 rw=1 sync=0 c=0 r=1 IR=[00] PC=[eae9] A=[00] X=[00] ab=[01fe] db=[ea]
(6,"Decide:",[01fe],ReadCycle)
(6,"read-mem",[01fe],"-->",[ea])
(7,"stabilization",Just 4)
 7 rw=1 sync=0 c=1 r=1 IR=[00] PC=[eae9] A=[00] X=[00] ab=[01fe] db=[ea]
(7,"stabilization",Just 6)
 7 rw=1 sync=0 c=0 r=1 IR=[00] PC=[eae9] A=[00] X=[00] ab=[fffc] db=[ea]
(7,"Decide:",[fffc],ReadCycle)
(7,"read-mem",[fffc],"-->",[22])
(8,"stabilization",Just 4)
 8 rw=1 sync=0 c=1 r=1 IR=[00] PC=[eae9] A=[00] X=[00] ab=[fffc] db=[22]
(8,"stabilization",Just 6)
 8 rw=1 sync=0 c=0 r=1 IR=[00] PC=[eae9] A=[00] X=[00] ab=[fffd] db=[22]
(8,"Decide:",[fffd],ReadCycle)
(8,"read-mem",[fffd],"-->",[11])
(9,"stabilization",Just 4)
 9 rw=1 sync=0 c=1 r=1 IR=[00] PC=[eae9] A=[00] X=[00] ab=[fffd] db=[11]
(9,"stabilization",Just 5)
 9 rw=1 sync=1 c=0 r=1 IR=[00] PC=[1122] A=[00] X=[00] ab=[1122] db=[11]
(9,"Decide:",[1122],ReadCycle)
(9,"read-mem",[1122],"-->",[a2])
(10,"stabilization",Just 5)
 10 rw=1 sync=1 c=1 r=1 IR=[00] PC=[1122] A=[00] X=[00] ab=[1122] db=[a2]
(10,"stabilization",Just 5)
 10 rw=1 sync=0 c=0 r=1 IR=[a2] PC=[1123] A=[00] X=[00] ab=[1123] db=[a2]
(10,"Decide:",[1123],ReadCycle)
(10,"read-mem",[1123],"-->",[77])
(11,"stabilization",Just 5)
 11 rw=1 sync=0 c=1 r=1 IR=[a2] PC=[1123] A=[00] X=[00] ab=[1123] db=[77]
(11,"stabilization",Just 5)
 11 rw=1 sync=1 c=0 r=1 IR=[a2] PC=[1124] A=[00] X=[77] ab=[1124] db=[77]
(11,"Decide:",[1124],ReadCycle)
(11,"read-mem",[1124],"-->",[8e])
(12,"stabilization",Just 6)
 12 rw=1 sync=1 c=1 r=1 IR=[a2] PC=[1124] A=[00] X=[77] ab=[1124] db=[8e]
(12,"stabilization",Just 5)
 12 rw=1 sync=0 c=0 r=1 IR=[8e] PC=[1125] A=[00] X=[77] ab=[1125] db=[8e]
(12,"Decide:",[1125],ReadCycle)
(12,"read-mem",[1125],"-->",[44])
(13,"stabilization",Just 4)
 13 rw=1 sync=0 c=1 r=1 IR=[8e] PC=[1125] A=[00] X=[77] ab=[1125] db=[44]
(13,"stabilization",Just 5)
 13 rw=1 sync=0 c=0 r=1 IR=[8e] PC=[1126] A=[00] X=[77] ab=[1126] db=[44]
(13,"Decide:",[1126],ReadCycle)
(13,"read-mem",[1126],"-->",[33])
(14,"stabilization",Just 4)
 14 rw=1 sync=0 c=1 r=1 IR=[8e] PC=[1126] A=[00] X=[77] ab=[1126] db=[33]
(14,"stabilization",Just 6)
 14 rw=0 sync=0 c=0 r=1 IR=[8e] PC=[1127] A=[00] X=[77] ab=[3344] db=[33]
(14,"Decide:",[3344],WriteCycle)
(14,"stabilization",Just 4)
 14 rw=0 sync=0 c=1 r=1 IR=[8e] PC=[1127] A=[00] X=[77] ab=[3344] db=[77]
(14,"WRITE-MEM",[3344],"<--",[77])
(15,"stabilization",Just 6)
 15 rw=1 sync=1 c=0 r=1 IR=[8e] PC=[1127] A=[00] X=[77] ab=[1127] db=[77]
(15,"Decide:",[1127],ReadCycle)
(15,"read-mem",[1127],"-->",[e8])
(16,"stabilization",Just 6)
 16 rw=1 sync=1 c=1 r=1 IR=[8e] PC=[1127] A=[00] X=[77] ab=[1127] db=[e8]
(16,"stabilization",Just 5)
 16 rw=1 sync=0 c=0 r=1 IR=[e8] PC=[1128] A=[00] X=[77] ab=[1128] db=[e8]
(16,"Decide:",[1128],ReadCycle)
(16,"read-mem",[1128],"-->",[4c])
(17,"stabilization",Just 4)
 17 rw=1 sync=0 c=1 r=1 IR=[e8] PC=[1128] A=[00] X=[77] ab=[1128] db=[4c]
(17,"stabilization",Just 5)
 17 rw=1 sync=1 c=0 r=1 IR=[e8] PC=[1128] A=[00] X=[77] ab=[1128] db=[4c]
(17,"Decide:",[1128],ReadCycle)
(17,"read-mem",[1128],"-->",[4c])
(18,"stabilization",Just 6)
 18 rw=1 sync=1 c=1 r=1 IR=[e8] PC=[1128] A=[00] X=[77] ab=[1128] db=[4c]
(18,"stabilization",Just 5)
 18 rw=1 sync=0 c=0 r=1 IR=[4c] PC=[1129] A=[00] X=[78] ab=[1129] db=[4c]
(18,"Decide:",[1129],ReadCycle)
(18,"read-mem",[1129],"-->",[24])
(19,"stabilization",Just 4)
 19 rw=1 sync=0 c=1 r=1 IR=[4c] PC=[1129] A=[00] X=[78] ab=[1129] db=[24]
(19,"stabilization",Just 5)
 19 rw=1 sync=0 c=0 r=1 IR=[4c] PC=[112a] A=[00] X=[78] ab=[112a] db=[24]
(19,"Decide:",[112a],ReadCycle)
(19,"read-mem",[112a],"-->",[11])
(20,"stabilization",Just 4)
 20 rw=1 sync=0 c=1 r=1 IR=[4c] PC=[112a] A=[00] X=[78] ab=[112a] db=[11]
(20,"stabilization",Just 4)
 20 rw=1 sync=1 c=0 r=1 IR=[4c] PC=[1124] A=[00] X=[78] ab=[1124] db=[11]
(20,"Decide:",[1124],ReadCycle)
(20,"read-mem",[1124],"-->",[8e])
(21,"stabilization",Just 5)
 21 rw=1 sync=1 c=1 r=1 IR=[4c] PC=[1124] A=[00] X=[78] ab=[1124] db=[8e]
(21,"stabilization",Just 5)
 21 rw=1 sync=0 c=0 r=1 IR=[8e] PC=[1125] A=[00] X=[78] ab=[1125] db=[8e]
(21,"Decide:",[1125],ReadCycle)
(21,"read-mem",[1125],"-->",[44])
(22,"stabilization",Just 4)
 22 rw=1 sync=0 c=1 r=1 IR=[8e] PC=[1125] A=[00] X=[78] ab=[1125] db=[44]
(22,"stabilization",Just 5)
 22 rw=1 sync=0 c=0 r=1 IR=[8e] PC=[1126] A=[00] X=[78] ab=[1126] db=[44]
(22,"Decide:",[1126],ReadCycle)
(22,"read-mem",[1126],"-->",[33])
(23,"stabilization",Just 4)
 23 rw=1 sync=0 c=1 r=1 IR=[8e] PC=[1126] A=[00] X=[78] ab=[1126] db=[33]
(23,"stabilization",Just 6)
 23 rw=0 sync=0 c=0 r=1 IR=[8e] PC=[1127] A=[00] X=[78] ab=[3344] db=[33]
(23,"Decide:",[3344],WriteCycle)
(23,"stabilization",Just 4)
 23 rw=0 sync=0 c=1 r=1 IR=[8e] PC=[1127] A=[00] X=[78] ab=[3344] db=[78]
(23,"WRITE-MEM",[3344],"<--",[78])
(24,"stabilization",Just 6)
 24 rw=1 sync=1 c=0 r=1 IR=[8e] PC=[1127] A=[00] X=[78] ab=[1127] db=[78]
(24,"Decide:",[1127],ReadCycle)
(24,"read-mem",[1127],"-->",[e8])
(25,"stabilization",Just 6)
 25 rw=1 sync=1 c=1 r=1 IR=[8e] PC=[1127] A=[00] X=[78] ab=[1127] db=[e8]
(25,"stabilization",Just 5)
 25 rw=1 sync=0 c=0 r=1 IR=[e8] PC=[1128] A=[00] X=[78] ab=[1128] db=[e8]
(25,"Decide:",[1128],ReadCycle)
(25,"read-mem",[1128],"-->",[4c])
(26,"stabilization",Just 4)
 26 rw=1 sync=0 c=1 r=1 IR=[e8] PC=[1128] A=[00] X=[78] ab=[1128] db=[4c]
(26,"stabilization",Just 5)
 26 rw=1 sync=1 c=0 r=1 IR=[e8] PC=[1128] A=[00] X=[78] ab=[1128] db=[4c]
(26,"Decide:",[1128],ReadCycle)
(26,"read-mem",[1128],"-->",[4c])
(27,"stabilization",Just 6)
 27 rw=1 sync=1 c=1 r=1 IR=[e8] PC=[1128] A=[00] X=[78] ab=[1128] db=[4c]
(27,"stabilization",Just 5)
 27 rw=1 sync=0 c=0 r=1 IR=[4c] PC=[1129] A=[00] X=[79] ab=[1129] db=[4c]
(27,"Decide:",[1129],ReadCycle)
(27,"read-mem",[1129],"-->",[24])
(28,"stabilization",Just 4)
 28 rw=1 sync=0 c=1 r=1 IR=[4c] PC=[1129] A=[00] X=[79] ab=[1129] db=[24]
(28,"stabilization",Just 5)
 28 rw=1 sync=0 c=0 r=1 IR=[4c] PC=[112a] A=[00] X=[79] ab=[112a] db=[24]
(28,"Decide:",[112a],ReadCycle)
(28,"read-mem",[112a],"-->",[11])
(29,"stabilization",Just 4)
 29 rw=1 sync=0 c=1 r=1 IR=[4c] PC=[112a] A=[00] X=[79] ab=[112a] db=[11]
(29,"stabilization",Just 4)
 29 rw=1 sync=1 c=0 r=1 IR=[4c] PC=[1124] A=[00] X=[79] ab=[1124] db=[11]
(29,"Decide:",[1124],ReadCycle)
(29,"read-mem",[1124],"-->",[8e])
(30,"stabilization",Just 5)
 30 rw=1 sync=1 c=1 r=1 IR=[4c] PC=[1124] A=[00] X=[79] ab=[1124] db=[8e]
(30,"stabilization",Just 5)
 30 rw=1 sync=0 c=0 r=1 IR=[8e] PC=[1125] A=[00] X=[79] ab=[1125] db=[8e]
(30,"Decide:",[1125],ReadCycle)
(30,"read-mem",[1125],"-->",[44])
(31,"stabilization",Just 4)
 31 rw=1 sync=0 c=1 r=1 IR=[8e] PC=[1125] A=[00] X=[79] ab=[1125] db=[44]
(31,"stabilization",Just 5)
 31 rw=1 sync=0 c=0 r=1 IR=[8e] PC=[1126] A=[00] X=[79] ab=[1126] db=[44]
(31,"Decide:",[1126],ReadCycle)
(31,"read-mem",[1126],"-->",[33])
(32,"stabilization",Just 4)
 32 rw=1 sync=0 c=1 r=1 IR=[8e] PC=[1126] A=[00] X=[79] ab=[1126] db=[33]
(32,"stabilization",Just 6)
 32 rw=0 sync=0 c=0 r=1 IR=[8e] PC=[1127] A=[00] X=[79] ab=[3344] db=[33]
(32,"Decide:",[3344],WriteCycle)
(32,"stabilization",Just 4)
 32 rw=0 sync=0 c=1 r=1 IR=[8e] PC=[1127] A=[00] X=[79] ab=[3344] db=[79]
(32,"WRITE-MEM",[3344],"<--",[79])
(33,"stabilization",Just 6)
 33 rw=1 sync=1 c=0 r=1 IR=[8e] PC=[1127] A=[00] X=[79] ab=[1127] db=[79]
(33,"Decide:",[1127],ReadCycle)
(33,"read-mem",[1127],"-->",[e8])
(34,"stabilization",Just 6)
 34 rw=1 sync=1 c=1 r=1 IR=[8e] PC=[1127] A=[00] X=[79] ab=[1127] db=[e8]
(34,"stabilization",Just 5)
 34 rw=1 sync=0 c=0 r=1 IR=[e8] PC=[1128] A=[00] X=[79] ab=[1128] db=[e8]
(34,"Decide:",[1128],ReadCycle)
(34,"read-mem",[1128],"-->",[4c])
"*stop*"
