###############################################################
#  Generated by:      Cadence Innovus 15.28-s017_1
#  OS:                Linux x86_64(Host ID s2424.it.kth.se)
#  Generated on:      Tue Aug 29 16:02:24 2017
#  Design:            cur_dec
#  Command:           defOut -floorplan -netlist -routing ../FINALDATA/last/cur_dec_final.def
###############################################################
VERSION 5.8 ;
DIVIDERCHAR "/" ;
BUSBITCHARS "[]" ;
DESIGN cur_dec ;
UNITS DISTANCE MICRONS 1000 ;

PROPERTYDEFINITIONS
    DESIGN ER_routing_mode STRING "trial_opt" ;
    NET alpha_value REAL ;
    COMPONENTPIN designRuleWidth REAL ;
    DESIGN FE_CORE_BOX_LL_X REAL 12.320 ;
    DESIGN FE_CORE_BOX_UR_X REAL 70.000 ;
    DESIGN FE_CORE_BOX_LL_Y REAL 12.320 ;
    DESIGN FE_CORE_BOX_UR_Y REAL 37.520 ;
END PROPERTYDEFINITIONS

DIEAREA ( 0 0 ) ( 82320 49840 ) ;

ROW CORE_ROW_0 ams018Site 12320 12320 FS DO 103 BY 1 STEP 560 0
 ;
ROW CORE_ROW_1 ams018Site 12320 17360 N DO 103 BY 1 STEP 560 0
 ;
ROW CORE_ROW_2 ams018Site 12320 22400 FS DO 103 BY 1 STEP 560 0
 ;
ROW CORE_ROW_3 ams018Site 12320 27440 N DO 103 BY 1 STEP 560 0
 ;
ROW CORE_ROW_4 ams018Site 12320 32480 FS DO 103 BY 1 STEP 560 0
 ;

TRACKS Y 280 DO 89 STEP 560 LAYER AM ;
TRACKS X 4760 DO 16 STEP 5040 LAYER AM ;
TRACKS X 280 DO 147 STEP 560 LAYER MT ;
TRACKS Y 280 DO 89 STEP 560 LAYER MT ;
TRACKS Y 280 DO 89 STEP 560 LAYER M4 ;
TRACKS X 280 DO 147 STEP 560 LAYER M4 ;
TRACKS X 280 DO 147 STEP 560 LAYER M3 ;
TRACKS Y 280 DO 89 STEP 560 LAYER M3 ;
TRACKS Y 280 DO 89 STEP 560 LAYER M2 ;
TRACKS X 280 DO 147 STEP 560 LAYER M2 ;
TRACKS X 280 DO 147 STEP 560 LAYER M1 ;
TRACKS Y 280 DO 89 STEP 560 LAYER M1 ;

GCELLGRID Y 49850 DO 1 STEP 7850 ;
GCELLGRID Y 16800 DO 4 STEP 8400 ;
GCELLGRID Y -10 DO 2 STEP 8410 ;
GCELLGRID X 82330 DO 1 STEP 6730 ;
GCELLGRID X 16800 DO 8 STEP 8400 ;
GCELLGRID X -10 DO 2 STEP 8410 ;

VIAS 20 ;
- M1_M2_HV
 + VIARULE M1_M2
 + CUTSIZE 280 280
 + LAYERS M1 V1 M2
 + CUTSPACING 0 0
 + ENCLOSURE -20 -20 0 0
 + ROWCOL 1 1
 ;
- M1_M2_2x1_HV_E
 + VIARULE M1_M2
 + CUTSIZE 280 280
 + LAYERS M1 V1 M2
 + CUTSPACING 280 0
 + ENCLOSURE -20 -20 0 0
 + ROWCOL 1 2
 + ORIGIN 280 0
 ;
- M1_M2_2x1_HV_W
 + VIARULE M1_M2
 + CUTSIZE 280 280
 + LAYERS M1 V1 M2
 + CUTSPACING 280 0
 + ENCLOSURE -20 -20 0 0
 + ROWCOL 1 2
 + ORIGIN -280 0
 ;
- M1_M2_1x2_HV_N
 + VIARULE M1_M2
 + CUTSIZE 280 280
 + LAYERS M1 V1 M2
 + CUTSPACING 0 280
 + ENCLOSURE -20 -20 0 0
 + ROWCOL 2 1
 + ORIGIN 0 280
 ;
- M1_M2_1x2_HV_S
 + VIARULE M1_M2
 + CUTSIZE 280 280
 + LAYERS M1 V1 M2
 + CUTSPACING 0 280
 + ENCLOSURE -20 -20 0 0
 + ROWCOL 2 1
 + ORIGIN 0 -280
 ;
- M2_M3_VH
 + VIARULE M2_M3
 + CUTSIZE 280 280
 + LAYERS M2 V2 M3
 + CUTSPACING 0 0
 + ENCLOSURE 0 0 0 0
 + ROWCOL 1 1
 ;
- M2_M3_2x1_M_EH
 + VIARULE M2_M3
 + CUTSIZE 280 280
 + LAYERS M2 V2 M3
 + CUTSPACING 280 0
 + ENCLOSURE 140 0 0 0
 + ROWCOL 1 2
 + ORIGIN 280 0
 + OFFSET 140 0 0 0
 ;
- M2_M3_2x1_VH_E
 + VIARULE M2_M3
 + CUTSIZE 280 280
 + LAYERS M2 V2 M3
 + CUTSPACING 280 0
 + ENCLOSURE 0 0 0 0
 + ROWCOL 1 2
 + ORIGIN 280 0
 ;
- M2_M3_2x1_M_WH
 + VIARULE M2_M3
 + CUTSIZE 280 280
 + LAYERS M2 V2 M3
 + CUTSPACING 280 0
 + ENCLOSURE 140 0 0 0
 + ROWCOL 1 2
 + ORIGIN -280 0
 + OFFSET -140 0 0 0
 ;
- M2_M3_2x1_VH_W
 + VIARULE M2_M3
 + CUTSIZE 280 280
 + LAYERS M2 V2 M3
 + CUTSPACING 280 0
 + ENCLOSURE 0 0 0 0
 + ROWCOL 1 2
 + ORIGIN -280 0
 ;
- M2_M3_1x2_M_NH
 + VIARULE M2_M3
 + CUTSIZE 280 280
 + LAYERS M2 V2 M3
 + CUTSPACING 0 280
 + ENCLOSURE 0 140 0 0
 + ROWCOL 2 1
 + ORIGIN 0 280
 + OFFSET 0 140 0 0
 ;
- M2_M3_1x2_M_SH
 + VIARULE M2_M3
 + CUTSIZE 280 280
 + LAYERS M2 V2 M3
 + CUTSPACING 0 280
 + ENCLOSURE 0 140 0 0
 + ROWCOL 2 1
 + ORIGIN 0 -280
 + OFFSET 0 -140 0 0
 ;
- M3_M4_2x1_M_EV
 + VIARULE M3_M4
 + CUTSIZE 280 280
 + LAYERS M3 V3 M4
 + CUTSPACING 280 0
 + ENCLOSURE 140 0 0 0
 + ROWCOL 1 2
 + ORIGIN 280 0
 + OFFSET 140 0 0 0
 ;
- M3_M4_2x1_HV_E
 + VIARULE M3_M4
 + CUTSIZE 280 280
 + LAYERS M3 V3 M4
 + CUTSPACING 280 0
 + ENCLOSURE 0 0 0 0
 + ROWCOL 1 2
 + ORIGIN 280 0
 ;
- M3_M4_2x1_M_WV
 + VIARULE M3_M4
 + CUTSIZE 280 280
 + LAYERS M3 V3 M4
 + CUTSPACING 280 0
 + ENCLOSURE 140 0 0 0
 + ROWCOL 1 2
 + ORIGIN -280 0
 + OFFSET -140 0 0 0
 ;
- M3_M4_2x1_HV_W
 + VIARULE M3_M4
 + CUTSIZE 280 280
 + LAYERS M3 V3 M4
 + CUTSPACING 280 0
 + ENCLOSURE 0 0 0 0
 + ROWCOL 1 2
 + ORIGIN -280 0
 ;
- M3_M4_1x2_HV_N
 + VIARULE M3_M4
 + CUTSIZE 280 280
 + LAYERS M3 V3 M4
 + CUTSPACING 0 280
 + ENCLOSURE 0 0 0 0
 + ROWCOL 2 1
 + ORIGIN 0 280
 ;
- M3_M4_1x2_M_SV
 + VIARULE M3_M4
 + CUTSIZE 280 280
 + LAYERS M3 V3 M4
 + CUTSPACING 0 280
 + ENCLOSURE 0 140 0 0
 + ROWCOL 2 1
 + ORIGIN 0 -280
 + OFFSET 0 -140 0 0
 ;
- M1_M2_1
 + VIARULE M1_M2
 + CUTSIZE 280 280
 + LAYERS M1 V1 M2
 + CUTSPACING 280 280
 + ENCLOSURE 210 210 210 210
 + ROWCOL 6 6
 ;
- M1_M2_2
 + VIARULE M1_M2
 + CUTSIZE 280 280
 + LAYERS M1 V1 M2
 + CUTSPACING 280 280
 + ENCLOSURE 210 60 210 60
 + ROWCOL 2 6
 ;
END VIAS

COMPONENTS 121 ;
- CTS_ccl_BUF_in_0__G0_L3_8 CLKBUFX3 + FIXED ( 67200 32480 ) FS + WEIGHT 1
 ;
- CTS_ccl_BUF_in_0__G0_L3_7 CLKBUFX3 + FIXED ( 54880 22400 ) FS + WEIGHT 1
 ;
- CTS_ccl_BUF_in_0__G0_L3_6 CLKBUFX3 + FIXED ( 63280 32480 ) FS + WEIGHT 1
 ;
- CTS_ccl_BUF_in_0__G0_L3_5 CLKBUFX3 + FIXED ( 20160 22400 ) FS + WEIGHT 1
 ;
- CTS_ccl_BUF_in_0__G0_L3_4 CLKBUFX3 + FIXED ( 31360 12320 ) FS + WEIGHT 1
 ;
- CTS_ccl_BUF_in_0__G0_L3_3 CLKBUFX3 + FIXED ( 59360 32480 ) FS + WEIGHT 1
 ;
- CTS_ccl_BUF_in_0__G0_L3_2 CLKBUFX3 + FIXED ( 38640 12320 ) FS + WEIGHT 1
 ;
- CTS_ccl_BUF_in_0__G0_L3_1 CLKBUFX3 + FIXED ( 44800 22400 ) FS + WEIGHT 1
 ;
- CTS_ccl_BUF_in_0__G0_L4_8 CLKBUFX3 + FIXED ( 31360 32480 ) FS + WEIGHT 1
 ;
- CTS_ccl_BUF_in_0__G0_L4_7 CLKBUFX3 + FIXED ( 35280 32480 ) FS + WEIGHT 1
 ;
- CTS_ccl_BUF_in_0__G0_L4_6 CLKBUFX3 + FIXED ( 64960 12320 ) FS + WEIGHT 1
 ;
- CTS_ccl_BUF_in_0__G0_L4_5 CLKBUFX3 + FIXED ( 13440 12320 ) FS + WEIGHT 1
 ;
- CTS_ccl_BUF_in_0__G0_L4_4 CLKBUFX3 + FIXED ( 56000 12320 ) FS + WEIGHT 1
 ;
- CTS_ccl_BUF_in_0__G0_L4_3 CLKBUFX3 + FIXED ( 63840 22400 ) FS + WEIGHT 1
 ;
- CTS_ccl_BUF_in_0__G0_L4_2 CLKBUFX3 + FIXED ( 22400 12320 ) FS + WEIGHT 1
 ;
- CTS_ccl_BUF_in_0__G0_L4_1 CLKBUFX3 + FIXED ( 47040 12320 ) FS + WEIGHT 1
 ;
- tie_1_cell LOGIC1 + PLACED ( 17360 32480 ) FS
 ;
- sll_18_12/CTS_cex_INV_in_0__G0_L1_1 CLKINVX1 + FIXED ( 35280 22400 ) S + WEIGHT 1
 ;
- sll_18_12/g68 OR2X3 + PLACED ( 22960 27440 ) N
 ;
- sll_18_12/g70 OR2X3 + PLACED ( 38080 32480 ) FS
 ;
- sll_18_12/g178 NAND2XL + FIXED ( 24080 22400 ) S + WEIGHT 1
 ;
- sll_18_12/g179 NAND2XL + FIXED ( 14000 32480 ) S + WEIGHT 1
 ;
- sll_18_12/g180 NAND2XL + FIXED ( 35280 12320 ) S + WEIGHT 1
 ;
- sll_18_12/g181 NAND2XL + FIXED ( 22960 32480 ) S + WEIGHT 1
 ;
- sll_18_12/g67 NAND2XL + PLACED ( 25760 27440 ) FN
 ;
- sll_18_12/g69 NAND2XL + PLACED ( 27440 27440 ) N
 ;
- sll_18_12/g162 NOR2XL + FIXED ( 17360 12320 ) S + WEIGHT 1
 ;
- sll_18_12/g163 NOR2XL + FIXED ( 53200 12320 ) S + WEIGHT 1
 ;
- sll_18_12/g164 NOR2XL + FIXED ( 42000 22400 ) FS + WEIGHT 1
 ;
- sll_18_12/g165 NOR2XL + FIXED ( 37520 22400 ) FS + WEIGHT 1
 ;
- sll_18_12/g166 NOR2XL + FIXED ( 44240 12320 ) S + WEIGHT 1
 ;
- sll_18_12/g167 NOR2XL + FIXED ( 61040 22400 ) S + WEIGHT 1
 ;
- sll_18_12/g168 NOR2XL + FIXED ( 33040 22400 ) FS + WEIGHT 1
 ;
- sll_18_12/g169 NOR2XL + FIXED ( 26320 12320 ) S + WEIGHT 1
 ;
- sll_18_12/g170 NOR2XL + FIXED ( 20160 32480 ) FS + WEIGHT 1
 ;
- sll_18_12/g171 NOR2XL + FIXED ( 28000 32480 ) FS + WEIGHT 1
 ;
- sll_18_12/g172 NOR2XL + FIXED ( 52080 22400 ) S + WEIGHT 1
 ;
- sll_18_12/g173 NOR2XL + FIXED ( 30800 22400 ) FS + WEIGHT 1
 ;
- sll_18_12/g174 NOR2XL + FIXED ( 39760 22400 ) FS + WEIGHT 1
 ;
- sll_18_12/g175 NOR2XL + FIXED ( 62160 12320 ) S + WEIGHT 1
 ;
- sll_18_12/g176 NOR2XL + FIXED ( 15120 22400 ) S + WEIGHT 1
 ;
- sll_18_12/g177 NOR2XL + FIXED ( 56560 32480 ) S + WEIGHT 1
 ;
- sll_18_12/g64 INVXL + PLACED ( 55440 32480 ) FS
 ;
- sll_18_12/g71 INVXL + PLACED ( 25760 32480 ) S
 ;
- FILLERCAP_impl0_1 FILLCAPX4 + SOURCE DIST + PLACED ( 49840 12320 ) FS
 ;
- FILLERCAP_impl0_2 FILLCAPX4 + SOURCE DIST + PLACED ( 58800 12320 ) FS
 ;
- FILLERCAP_impl0_3 FILLCAPX4 + SOURCE DIST + PLACED ( 67760 12320 ) FS
 ;
- FILLERCAP_impl0_4 FILLCAPX16 + SOURCE DIST + PLACED ( 12320 17360 ) N
 ;
- FILLERCAP_impl0_5 FILLCAPX32 + SOURCE DIST + PLACED ( 47600 17360 ) FN
 ;
- FILLERCAP_impl0_6 FILLCAPX8 + SOURCE DIST + PLACED ( 65520 17360 ) N
 ;
- FILLERCAP_impl0_7 FILLCAPX4 + SOURCE DIST + PLACED ( 47600 22400 ) FS
 ;
- FILLERCAP_impl0_8 FILLCAPX4 + SOURCE DIST + PLACED ( 57680 22400 ) FS
 ;
- FILLERCAP_impl0_9 FILLCAPX4 + SOURCE DIST + PLACED ( 66640 22400 ) FS
 ;
- FILLERCAP_impl0_10 FILLCAPX16 + SOURCE DIST + PLACED ( 12320 27440 ) N
 ;
- FILLERCAP_impl0_11 FILLCAPX16 + SOURCE DIST + PLACED ( 53760 27440 ) N
 ;
- FILLERCAP_impl0_12 FILLCAPX8 + SOURCE DIST + PLACED ( 62720 27440 ) N
 ;
- FILLERCAP_impl0_13 FILLCAPX8 + SOURCE DIST + PLACED ( 40880 32480 ) FS
 ;
- FILLERCAP_impl0_14 FILLCAPX4 + SOURCE DIST + PLACED ( 45360 32480 ) FS
 ;
- FILLER_impl0_1 FILLCELLX2 + SOURCE DIST + PLACED ( 12320 12320 ) FS
 ;
- FILLER_impl0_2 FILLCELLX2 + SOURCE DIST + PLACED ( 16240 12320 ) FS
 ;
- FILLER_impl0_3 FILLCELLX4 + SOURCE DIST + PLACED ( 19040 12320 ) FS
 ;
- FILLER_impl0_4 FILLCELLX2 + SOURCE DIST + PLACED ( 21280 12320 ) FS
 ;
- FILLER_impl0_5 FILLCELLX2 + SOURCE DIST + PLACED ( 25200 12320 ) FS
 ;
- FILLER_impl0_6 FILLCELLX4 + SOURCE DIST + PLACED ( 28000 12320 ) FS
 ;
- FILLER_impl0_7 FILLCELLX2 + SOURCE DIST + PLACED ( 30240 12320 ) FS
 ;
- FILLER_impl0_8 FILLCELLX2 + SOURCE DIST + PLACED ( 34160 12320 ) FS
 ;
- FILLER_impl0_9 FILLCELLX2 + SOURCE DIST + PLACED ( 36960 12320 ) FS
 ;
- FILLER_impl0_10 FILLCELLX1 + SOURCE DIST + PLACED ( 38080 12320 ) FS
 ;
- FILLER_impl0_11 FILLCELLX4 + SOURCE DIST + PLACED ( 41440 12320 ) FS
 ;
- FILLER_impl0_12 FILLCELLX1 + SOURCE DIST + PLACED ( 43680 12320 ) FS
 ;
- FILLER_impl0_13 FILLCELLX2 + SOURCE DIST + PLACED ( 45920 12320 ) FS
 ;
- FILLER_impl0_14 FILLCELLX2 + SOURCE DIST + PLACED ( 52080 12320 ) FS
 ;
- FILLER_impl0_15 FILLCELLX2 + SOURCE DIST + PLACED ( 54880 12320 ) FS
 ;
- FILLER_impl0_16 FILLCELLX2 + SOURCE DIST + PLACED ( 61040 12320 ) FS
 ;
- FILLER_impl0_17 FILLCELLX2 + SOURCE DIST + PLACED ( 63840 12320 ) FS
 ;
- FILLER_impl0_18 FILLCELLX32 + SOURCE DIST + PLACED ( 21280 17360 ) N
 ;
- FILLER_impl0_19 FILLCELLX8 + SOURCE DIST + PLACED ( 39200 17360 ) N
 ;
- FILLER_impl0_20 FILLCELLX4 + SOURCE DIST + PLACED ( 43680 17360 ) N
 ;
- FILLER_impl0_21 FILLCELLX2 + SOURCE DIST + PLACED ( 45920 17360 ) N
 ;
- FILLER_impl0_22 FILLCELLX1 + SOURCE DIST + PLACED ( 47040 17360 ) N
 ;
- FILLER_impl0_23 FILLCELLX4 + SOURCE DIST + PLACED ( 12320 22400 ) FS
 ;
- FILLER_impl0_24 FILLCELLX1 + SOURCE DIST + PLACED ( 14560 22400 ) FS
 ;
- FILLER_impl0_25 FILLCELLX4 + SOURCE DIST + PLACED ( 16800 22400 ) FS
 ;
- FILLER_impl0_26 FILLCELLX2 + SOURCE DIST + PLACED ( 19040 22400 ) FS
 ;
- FILLER_impl0_27 FILLCELLX2 + SOURCE DIST + PLACED ( 22960 22400 ) FS
 ;
- FILLER_impl0_28 FILLCELLX8 + SOURCE DIST + PLACED ( 25760 22400 ) FS
 ;
- FILLER_impl0_29 FILLCELLX1 + SOURCE DIST + PLACED ( 30240 22400 ) FS
 ;
- FILLER_impl0_30 FILLCELLX1 + SOURCE DIST + PLACED ( 32480 22400 ) FS
 ;
- FILLER_impl0_31 FILLCELLX1 + SOURCE DIST + PLACED ( 34720 22400 ) FS
 ;
- FILLER_impl0_32 FILLCELLX1 + SOURCE DIST + PLACED ( 36960 22400 ) FS
 ;
- FILLER_impl0_33 FILLCELLX1 + SOURCE DIST + PLACED ( 39200 22400 ) FS
 ;
- FILLER_impl0_34 FILLCELLX1 + SOURCE DIST + PLACED ( 41440 22400 ) FS
 ;
- FILLER_impl0_35 FILLCELLX2 + SOURCE DIST + PLACED ( 43680 22400 ) FS
 ;
- FILLER_impl0_36 FILLCELLX4 + SOURCE DIST + PLACED ( 49840 22400 ) FS
 ;
- FILLER_impl0_37 FILLCELLX2 + SOURCE DIST + PLACED ( 53760 22400 ) FS
 ;
- FILLER_impl0_38 FILLCELLX2 + SOURCE DIST + PLACED ( 59920 22400 ) FS
 ;
- FILLER_impl0_39 FILLCELLX2 + SOURCE DIST + PLACED ( 62720 22400 ) FS
 ;
- FILLER_impl0_40 FILLCELLX2 + SOURCE DIST + PLACED ( 68880 22400 ) FS
 ;
- FILLER_impl0_41 FILLCELLX2 + SOURCE DIST + PLACED ( 21280 27440 ) N
 ;
- FILLER_impl0_42 FILLCELLX1 + SOURCE DIST + PLACED ( 22400 27440 ) N
 ;
- FILLER_impl0_43 FILLCELLX32 + SOURCE DIST + PLACED ( 29120 27440 ) N
 ;
- FILLER_impl0_44 FILLCELLX8 + SOURCE DIST + PLACED ( 47040 27440 ) N
 ;
- FILLER_impl0_45 FILLCELLX4 + SOURCE DIST + PLACED ( 51520 27440 ) N
 ;
- FILLER_impl0_46 FILLCELLX4 + SOURCE DIST + PLACED ( 67200 27440 ) N
 ;
- FILLER_impl0_47 FILLCELLX1 + SOURCE DIST + PLACED ( 69440 27440 ) N
 ;
- FILLER_impl0_48 FILLCELLX2 + SOURCE DIST + PLACED ( 12320 32480 ) FS
 ;
- FILLER_impl0_49 FILLCELLX1 + SOURCE DIST + PLACED ( 13440 32480 ) FS
 ;
- FILLER_impl0_50 FILLCELLX2 + SOURCE DIST + PLACED ( 15680 32480 ) FS
 ;
- FILLER_impl0_51 FILLCELLX1 + SOURCE DIST + PLACED ( 16800 32480 ) FS
 ;
- FILLER_impl0_52 FILLCELLX2 + SOURCE DIST + PLACED ( 21840 32480 ) FS
 ;
- FILLER_impl0_53 FILLCELLX2 + SOURCE DIST + PLACED ( 24640 32480 ) FS
 ;
- FILLER_impl0_54 FILLCELLX2 + SOURCE DIST + PLACED ( 26880 32480 ) FS
 ;
- FILLER_impl0_55 FILLCELLX2 + SOURCE DIST + PLACED ( 29680 32480 ) FS
 ;
- FILLER_impl0_56 FILLCELLX1 + SOURCE DIST + PLACED ( 30800 32480 ) FS
 ;
- FILLER_impl0_57 FILLCELLX2 + SOURCE DIST + PLACED ( 34160 32480 ) FS
 ;
- FILLER_impl0_58 FILLCELLX8 + SOURCE DIST + PLACED ( 47600 32480 ) FS
 ;
- FILLER_impl0_59 FILLCELLX4 + SOURCE DIST + PLACED ( 52080 32480 ) FS
 ;
- FILLER_impl0_60 FILLCELLX2 + SOURCE DIST + PLACED ( 54320 32480 ) FS
 ;
- FILLER_impl0_61 FILLCELLX2 + SOURCE DIST + PLACED ( 58240 32480 ) FS
 ;
- FILLER_impl0_62 FILLCELLX2 + SOURCE DIST + PLACED ( 62160 32480 ) FS
 ;
- FILLER_impl0_63 FILLCELLX2 + SOURCE DIST + PLACED ( 66080 32480 ) FS
 ;
END COMPONENTS

PINS 20 ;
- out[15] + NET out[15] + DIRECTION OUTPUT + USE SIGNAL
  + LAYER M3 ( -140 0 ) ( 140 1120 )
  + PLACED ( 33320 0 ) N ;
- out[14] + NET out[14] + DIRECTION OUTPUT + USE SIGNAL
  + LAYER M3 ( -140 0 ) ( 140 1120 )
  + PLACED ( 34440 0 ) N ;
- out[13] + NET out[13] + DIRECTION OUTPUT + USE SIGNAL
  + LAYER M3 ( -140 0 ) ( 140 1120 )
  + PLACED ( 35560 0 ) N ;
- out[12] + NET out[12] + DIRECTION OUTPUT + USE SIGNAL
  + LAYER M3 ( -140 0 ) ( 140 1120 )
  + PLACED ( 36680 0 ) N ;
- out[11] + NET out[11] + DIRECTION OUTPUT + USE SIGNAL
  + LAYER M3 ( -140 0 ) ( 140 1120 )
  + PLACED ( 37800 0 ) N ;
- out[10] + NET out[10] + DIRECTION OUTPUT + USE SIGNAL
  + LAYER M3 ( -140 0 ) ( 140 1120 )
  + PLACED ( 38920 0 ) N ;
- out[9] + NET out[9] + DIRECTION OUTPUT + USE SIGNAL
  + LAYER M3 ( -140 0 ) ( 140 1120 )
  + PLACED ( 40040 0 ) N ;
- out[8] + NET out[8] + DIRECTION OUTPUT + USE SIGNAL
  + LAYER M3 ( -140 0 ) ( 140 1120 )
  + PLACED ( 41160 0 ) N ;
- out[7] + NET out[7] + DIRECTION OUTPUT + USE SIGNAL
  + LAYER M3 ( -140 0 ) ( 140 1120 )
  + PLACED ( 42280 0 ) N ;
- out[6] + NET out[6] + DIRECTION OUTPUT + USE SIGNAL
  + LAYER M3 ( -140 0 ) ( 140 1120 )
  + PLACED ( 43400 0 ) N ;
- out[5] + NET out[5] + DIRECTION OUTPUT + USE SIGNAL
  + LAYER M3 ( -140 0 ) ( 140 1120 )
  + PLACED ( 44520 0 ) N ;
- out[4] + NET out[4] + DIRECTION OUTPUT + USE SIGNAL
  + LAYER M3 ( -140 0 ) ( 140 1120 )
  + PLACED ( 45640 0 ) N ;
- out[3] + NET out[3] + DIRECTION OUTPUT + USE SIGNAL
  + LAYER M3 ( -140 0 ) ( 140 1120 )
  + PLACED ( 46760 0 ) N ;
- out[2] + NET out[2] + DIRECTION OUTPUT + USE SIGNAL
  + LAYER M3 ( -140 0 ) ( 140 1120 )
  + PLACED ( 47880 0 ) N ;
- out[1] + NET out[1] + DIRECTION OUTPUT + USE SIGNAL
  + LAYER M3 ( -140 0 ) ( 140 1120 )
  + PLACED ( 49000 0 ) N ;
- out[0] + NET out[0] + DIRECTION OUTPUT + USE SIGNAL
  + LAYER M3 ( -140 0 ) ( 140 1120 )
  + PLACED ( 50120 0 ) N ;
- in[3] + NET in[3] + DIRECTION INPUT + USE SIGNAL
  + LAYER M3 ( -140 0 ) ( 140 1120 )
  + PLACED ( 42280 49840 ) S ;
- in[2] + NET in[2] + DIRECTION INPUT + USE SIGNAL
  + LAYER M3 ( -140 0 ) ( 140 1120 )
  + PLACED ( 41160 49840 ) S ;
- in[1] + NET in[1] + DIRECTION INPUT + USE SIGNAL
  + LAYER M3 ( -140 0 ) ( 140 1120 )
  + PLACED ( 40040 49840 ) S ;
- in[0] + NET in[0] + DIRECTION INPUT + USE SIGNAL
  + LAYER M3 ( -140 0 ) ( 140 1120 )
  + PLACED ( 38920 49840 ) S ;
END PINS

SPECIALNETS 3 ;
- vdd!  ( * vdd! )
  + ROUTED M2 3500 + SHAPE RING ( 4150 2440 ) ( * 47400 )
    NEW M2 3500 + SHAPE RING ( 78170 2440 ) ( * 47400 )
    NEW M1 3500 + SHAPE RING ( 2400 4190 ) ( 79920 * )
    NEW M1 960 + SHAPE COREWIRE ( 70000 22400 ) ( 79920 * )
    NEW M1 960 + SHAPE COREWIRE ( 70000 12320 ) ( 79920 * )
    NEW M1 960 + SHAPE FOLLOWPIN ( 12320 22400 ) ( 70000 * )
    NEW M1 960 + SHAPE FOLLOWPIN ( 12320 12320 ) ( 70000 * )
    NEW M1 960 + SHAPE COREWIRE ( 2400 22400 ) ( 12320 * )
    NEW M1 960 + SHAPE COREWIRE ( 2400 12320 ) ( 12320 * )
    NEW M1 3500 + SHAPE RING ( 2400 45650 ) ( 79920 * )
    NEW M1 960 + SHAPE COREWIRE ( 70000 32480 ) ( 79920 * )
    NEW M1 960 + SHAPE FOLLOWPIN ( 12320 32480 ) ( 70000 * )
    NEW M1 960 + SHAPE COREWIRE ( 2400 32480 ) ( 12320 * )
    NEW M2 0 + SHAPE COREWIRE ( 78170 22400 ) M1_M2_2
    NEW M2 0 + SHAPE COREWIRE ( 78170 12320 ) M1_M2_2
    NEW M2 0 + SHAPE COREWIRE ( 4150 22400 ) M1_M2_2
    NEW M2 0 + SHAPE COREWIRE ( 4150 12320 ) M1_M2_2
    NEW M2 0 + SHAPE RING ( 78170 4190 ) M1_M2_1
    NEW M2 0 + SHAPE RING ( 4150 4190 ) M1_M2_1
    NEW M2 0 + SHAPE COREWIRE ( 78170 32480 ) M1_M2_2
    NEW M2 0 + SHAPE COREWIRE ( 4150 32480 ) M1_M2_2
    NEW M2 0 + SHAPE RING ( 78170 45650 ) M1_M2_1
    NEW M2 0 + SHAPE RING ( 4150 45650 ) M1_M2_1
  + USE POWER
 ;
- gnd!  ( * gnd! )
  + ROUTED M2 3500 + SHAPE RING ( 8050 6300 ) ( * 43540 )
    NEW M2 3500 + SHAPE RING ( 74270 6300 ) ( * 43540 )
    NEW M1 960 + SHAPE FOLLOWPIN ( 12320 17360 ) ( 70000 * )
    NEW M1 960 + SHAPE COREWIRE ( 70000 17360 ) ( 76020 * )
    NEW M1 960 + SHAPE COREWIRE ( 6300 17360 ) ( 12320 * )
    NEW M1 3500 + SHAPE RING ( 6300 8050 ) ( 76020 * )
    NEW M1 960 + SHAPE FOLLOWPIN ( 12320 27440 ) ( 70000 * )
    NEW M1 960 + SHAPE FOLLOWPIN ( 12320 37520 ) ( 70000 * )
    NEW M1 960 + SHAPE COREWIRE ( 70000 37520 ) ( 76020 * )
    NEW M1 960 + SHAPE COREWIRE ( 70000 27440 ) ( 76020 * )
    NEW M1 960 + SHAPE COREWIRE ( 6300 37520 ) ( 12320 * )
    NEW M1 960 + SHAPE COREWIRE ( 6300 27440 ) ( 12320 * )
    NEW M1 3500 + SHAPE RING ( 6300 41790 ) ( 76020 * )
    NEW M2 0 + SHAPE COREWIRE ( 74270 17360 ) M1_M2_2
    NEW M2 0 + SHAPE COREWIRE ( 8050 17360 ) M1_M2_2
    NEW M2 0 + SHAPE RING ( 74270 8050 ) M1_M2_1
    NEW M2 0 + SHAPE RING ( 8050 8050 ) M1_M2_1
    NEW M2 0 + SHAPE COREWIRE ( 74270 37520 ) M1_M2_2
    NEW M2 0 + SHAPE COREWIRE ( 74270 27440 ) M1_M2_2
    NEW M2 0 + SHAPE COREWIRE ( 8050 37520 ) M1_M2_2
    NEW M2 0 + SHAPE COREWIRE ( 8050 27440 ) M1_M2_2
    NEW M2 0 + SHAPE RING ( 74270 41790 ) M1_M2_1
    NEW M2 0 + SHAPE RING ( 8050 41790 ) M1_M2_1
  + USE GROUND
 ;
- subc!
  + USE GROUND
 ;
END SPECIALNETS

NETS 48 ;
- CTS_80
  ( sll_18_12/g162 Q ) ( CTS_ccl_BUF_in_0__G0_L3_8 A )
  + ROUTED M2 ( 68040 35000 ) RECT ( -140 -420 140 140 )
    NEW M2 ( 18200 14840 ) ( * 35560 ) M2_M3_2x1_M_EH
    NEW M3 ( 18200 35560 ) ( 68040 * ) M2_M3_2x1_M_WH
    NEW M2 ( 68040 35000 ) ( * 35560 )
    NEW M2 ( 18200 14840 ) M1_M2_2x1_HV_W
    NEW M2 ( 68040 35000 ) M1_M2_HV
  + USE CLOCK
  + WEIGHT 20
 ;
- CTS_79
  ( sll_18_12/g163 Q ) ( CTS_ccl_BUF_in_0__G0_L3_7 A )
  + ROUTED M1 ( 54040 14280 0 ) ( 55720 * ) M1_M2_2x1_HV_W
    NEW M2 ( 55720 14280 ) ( * 24920 ) M1_M2_HV
  + USE CLOCK
  + WEIGHT 20
 ;
- CTS_78
  ( sll_18_12/g167 Q ) ( CTS_ccl_BUF_in_0__G0_L3_6 A )
  + ROUTED M2 ( 61880 24920 ) ( * 26040 ) M2_M3_2x1_VH_E
    NEW M3 ( 61880 26040 ) ( 64120 * ) M2_M3_2x1_VH_W
    NEW M2 ( 64120 26040 ) ( * 35000 ) M1_M2_HV
    NEW M2 ( 61880 24920 ) M1_M2_2x1_HV_W
  + USE CLOCK
  + WEIGHT 20
 ;
- CTS_77
  ( sll_18_12/g176 Q ) ( CTS_ccl_BUF_in_0__G0_L3_5 A )
  + ROUTED M2 ( 15960 24920 ) RECT ( -140 -980 140 140 )
    NEW M2 ( 21000 24920 ) RECT ( -140 -980 140 140 )
    NEW M3 ( 15960 24920 ) ( 21000 * ) M2_M3_2x1_M_WH
    NEW M2 ( 15960 24920 ) M1_M2_1x2_HV_S
    NEW M3 ( 15960 24920 ) M2_M3_2x1_M_EH
    NEW M2 ( 21000 24920 ) M1_M2_HV
  + USE CLOCK
  + WEIGHT 20
 ;
- CTS_76
  ( sll_18_12/g166 Q ) ( CTS_ccl_BUF_in_0__G0_L3_4 A )
  + ROUTED M2 ( 32200 14840 ) RECT ( -140 -980 140 140 )
    NEW M2 ( 44520 14840 ) RECT ( -140 -980 140 140 )
    NEW M1 ( 44520 14840 ) ( 45080 * 0 )
    NEW M3 ( 32200 14840 ) ( 44520 * ) M2_M3_2x1_M_WH
    NEW M2 ( 44520 14840 ) M1_M2_2x1_HV_E
    NEW M3 ( 32200 14840 ) M2_M3_2x1_M_WH
    NEW M2 ( 32200 14840 ) M1_M2_HV
  + USE CLOCK
  + WEIGHT 20
 ;
- CTS_75
  ( sll_18_12/g169 Q ) ( CTS_ccl_BUF_in_0__G0_L3_3 A )
  + ROUTED M1 ( 27160 14280 0 ) ( 27720 * ) M1_M2_2x1_HV_W
    NEW M2 ( 27720 14280 ) ( * 28280 ) M2_M3_1x2_M_SH
    NEW M3 ( 27720 28280 ) ( 29400 * )
    NEW M3 ( 29400 28280 ) ( * 29400 )
    NEW M3 ( 29400 29400 ) ( 60200 * ) M2_M3_2x1_M_WH
    NEW M2 ( 60200 29400 ) ( * 35000 ) M1_M2_HV
  + USE CLOCK
  + WEIGHT 20
 ;
- CTS_74
  ( sll_18_12/g172 Q ) ( CTS_ccl_BUF_in_0__G0_L3_2 A )
  + ROUTED M2 ( 52360 23240 ) RECT ( -140 -980 140 140 )
    NEW M3 ( 39480 23240 ) ( 52360 * ) M2_M3_2x1_VH_W
    NEW M2 ( 39480 14840 ) ( * 23240 ) M2_M3_2x1_VH_E
    NEW M2 ( 52360 23240 ) M1_M2_2x1_HV_E
    NEW M2 ( 39480 14840 ) M1_M2_HV
  + USE CLOCK
  + WEIGHT 20
 ;
- CTS_73
  ( sll_18_12/g177 Q ) ( CTS_ccl_BUF_in_0__G0_L3_1 A )
  + ROUTED M2 ( 56840 33320 ) RECT ( -140 -980 140 140 )
    NEW M3 ( 45640 33320 ) ( 56840 * ) M2_M3_2x1_M_WH
    NEW M2 ( 45640 24920 ) ( * 33320 ) M2_M3_2x1_M_EH
    NEW M2 ( 56840 33320 ) M1_M2_2x1_HV_E
    NEW M2 ( 45640 24920 ) M1_M2_HV
  + USE CLOCK
  + WEIGHT 20
 ;
- sll_18_12/CTS_71
  ( sll_18_12/g179 A ) ( sll_18_12/g178 A )
  ( sll_18_12/CTS_cex_INV_in_0__G0_L1_1 Q )
  + ROUTED M2 ( 36120 22680 ) ( * 23800 ) M1_M2_1x2_HV_S
    NEW M3 ( 24360 22680 ) ( 36120 * ) M2_M3_1x2_M_NH
    NEW M2 ( 24360 22680 ) ( * 24920 ) M1_M2_1x2_HV_N
    NEW M2 ( 24360 24920 ) ( * 28280 ) M2_M3_2x1_VH_W
    NEW M3 ( 14280 28280 ) ( 24360 * )
    NEW M2 ( 14280 28280 ) ( * 35000 ) M1_M2_1x2_HV_S
    NEW M3 ( 24360 22680 ) M2_M3_2x1_M_EH
    NEW M3 ( 14280 28280 ) M2_M3_2x1_M_EH
  + USE CLOCK
  + WEIGHT 20
 ;
- CTS_72
  ( sll_18_12/g164 Q ) ( CTS_ccl_BUF_in_0__G0_L4_8 A )
  + ROUTED M2 ( 42840 24920 ) ( * 26040 ) M2_M3_1x2_M_SH
    NEW M3 ( 32200 26040 ) ( 42840 * )
    NEW M2 ( 32200 26040 ) ( * 35000 ) M1_M2_HV
    NEW M2 ( 42840 24920 ) M1_M2_2x1_HV_E
    NEW M3 ( 32200 26040 ) M2_M3_1x2_M_NH
  + USE CLOCK
  + WEIGHT 20
 ;
- CTS_71
  ( sll_18_12/g170 Q ) ( CTS_ccl_BUF_in_0__G0_L4_7 A )
  + ROUTED M2 ( 21560 33320 ) RECT ( -140 -980 140 140 )
    NEW M3 ( 21560 33320 ) ( 36120 * ) M2_M3_2x1_M_WH
    NEW M2 ( 36120 33320 ) ( * 35000 ) M1_M2_HV
    NEW M2 ( 21560 33320 ) M1_M2_2x1_HV_W
    NEW M3 ( 21560 33320 ) M2_M3_2x1_M_WH
  + USE CLOCK
  + WEIGHT 20
 ;
- CTS_70
  ( sll_18_12/g173 Q ) ( CTS_ccl_BUF_in_0__G0_L4_6 A )
  + ROUTED M1 ( 31640 23800 0 ) ( 32760 * ) M1_M2_2x1_HV_W
    NEW M2 ( 32760 12600 ) ( * 23800 )
    NEW M3 ( 32760 12600 ) ( 65800 * ) M2_M3_2x1_M_WH
    NEW M2 ( 65800 12600 ) ( * 14840 ) M1_M2_HV
    NEW M3 ( 32760 12600 ) M2_M3_2x1_VH_E
  + USE CLOCK
  + WEIGHT 20
 ;
- CTS_69
  ( sll_18_12/g174 Q ) ( CTS_ccl_BUF_in_0__G0_L4_5 A )
  + ROUTED M2 ( 40600 17080 ) ( * 23240 ) M1_M2_2x1_HV_E
    NEW M3 ( 14280 17080 ) ( 40600 * ) M2_M3_2x1_VH_W
    NEW M2 ( 14280 14840 ) ( * 17080 ) M2_M3_2x1_M_EH
    NEW M2 ( 14280 14840 ) M1_M2_HV
  + USE CLOCK
  + WEIGHT 20
 ;
- CTS_68
  ( sll_18_12/g165 Q ) ( CTS_ccl_BUF_in_0__G0_L4_4 A )
  + ROUTED M2 ( 38360 15960 ) ( * 23240 ) M1_M2_2x1_HV_E
    NEW M3 ( 38360 15960 ) ( 56840 * ) M2_M3_2x1_VH_W
    NEW M2 ( 56840 14840 ) ( * 15960 )
    NEW M3 ( 38360 15960 ) M2_M3_2x1_VH_E
    NEW M2 ( 56840 14840 ) M1_M2_HV
  + USE CLOCK
  + WEIGHT 20
 ;
- CTS_67
  ( sll_18_12/g168 Q ) ( CTS_ccl_BUF_in_0__G0_L4_3 A )
  + ROUTED M2 ( 34440 22120 ) ( * 23240 ) M1_M2_2x1_HV_E
    NEW M3 ( 34440 22120 ) ( 64680 * ) M2_M3_2x1_M_WH
    NEW M2 ( 64680 22120 ) ( * 24920 ) M1_M2_HV
    NEW M3 ( 34440 22120 ) M2_M3_2x1_VH_E
  + USE CLOCK
  + WEIGHT 20
 ;
- CTS_66
  ( sll_18_12/g171 Q ) ( CTS_ccl_BUF_in_0__G0_L4_2 A )
  + ROUTED M2 ( 29400 32200 ) ( * 33320 ) M1_M2_2x1_HV_E
    NEW M3 ( 23240 32200 ) ( 29400 * ) M2_M3_2x1_VH_W
    NEW M2 ( 23240 14840 ) ( * 32200 ) M2_M3_2x1_VH_E
    NEW M2 ( 23240 14840 ) M1_M2_HV
  + USE CLOCK
  + WEIGHT 20
 ;
- CTS_65
  ( sll_18_12/g175 Q ) ( CTS_ccl_BUF_in_0__G0_L4_1 A )
  + ROUTED M2 ( 62440 14840 ) RECT ( -140 -980 140 140 )
    NEW M2 ( 47880 14840 ) RECT ( -140 -980 140 140 )
    NEW M1 ( 62440 14840 ) ( 63000 * 0 )
    NEW M3 ( 47880 14840 ) ( 62440 * ) M2_M3_2x1_M_WH
    NEW M2 ( 62440 14840 ) M1_M2_2x1_HV_E
    NEW M3 ( 47880 14840 ) M2_M3_2x1_VH_E
    NEW M2 ( 47880 14840 ) M1_M2_HV
  + USE CLOCK
  + WEIGHT 20
 ;
- out[15]
  ( PIN out[15] ) ( CTS_ccl_BUF_in_0__G0_L3_8 Q )
  + ROUTED M2 ( 69160 1960 ) ( * 35560 ) M1_M2_1x2_HV_S
    NEW M3 ( 33880 1960 ) ( 69160 * ) M2_M3_2x1_M_WH
    NEW M2 ( 33880 840 ) ( * 1960 ) M2_M3_2x1_VH_E
    NEW M3 ( 33320 840 0 ) ( 33880 * ) M2_M3_2x1_M_WH
  + USE CLOCK
  + WEIGHT 20
 ;
- out[14]
  ( PIN out[14] ) ( CTS_ccl_BUF_in_0__G0_L4_6 Q )
  + ROUTED M2 ( 66920 11480 ) ( * 15400 ) M1_M2_1x2_HV_S
    NEW M3 ( 35000 11480 ) ( 66920 * ) M2_M3_2x1_M_WH
    NEW M2 ( 35000 840 ) ( * 11480 ) M2_M3_2x1_M_EH
    NEW M3 ( 34440 840 0 ) ( 35000 * ) M2_M3_2x1_VH_W
  + USE CLOCK
  + WEIGHT 20
 ;
- out[13]
  ( PIN out[13] ) ( CTS_ccl_BUF_in_0__G0_L3_7 Q )
  + ROUTED M2 ( 56840 19320 ) ( * 25480 ) M1_M2_1x2_HV_S
    NEW M3 ( 35560 19320 ) ( 56840 * ) M2_M3_2x1_VH_W
    NEW M4 ( 35560 840 ) ( * 19320 ) M3_M4_2x1_M_EV
    NEW M4 ( 35560 840 ) M3_M4_1x2_HV_N
  + USE CLOCK
  + WEIGHT 20
 ;
- out[12]
  ( PIN out[12] ) ( CTS_ccl_BUF_in_0__G0_L4_5 Q )
  + ROUTED M1 ( 15400 15400 0 ) ( 15960 * ) M1_M2_2x1_HV_W
    NEW M2 ( 15960 3640 ) ( * 15400 )
    NEW M3 ( 15960 3640 ) ( 36120 * ) M2_M3_2x1_VH_W
    NEW M2 ( 36120 840 ) ( * 3640 )
    NEW M3 ( 36120 840 ) ( 36680 * 0 )
    NEW M3 ( 15960 3640 ) M2_M3_2x1_M_EH
    NEW M3 ( 36120 840 ) M2_M3_2x1_M_EH
  + USE CLOCK
  + WEIGHT 20
 ;
- out[11]
  ( PIN out[11] ) ( CTS_ccl_BUF_in_0__G0_L3_5 Q )
  + ROUTED M2 ( 22120 20440 ) ( * 25480 ) M1_M2_1x2_HV_S
    NEW M3 ( 22120 20440 ) ( 37240 * ) M3_M4_2x1_M_WV
    NEW M4 ( 37240 840 ) ( * 20440 )
    NEW M3 ( 37240 840 ) ( 37800 * 0 )
    NEW M3 ( 22120 20440 ) M2_M3_2x1_VH_E
    NEW M4 ( 37240 840 ) M3_M4_2x1_HV_E
  + USE CLOCK
  + WEIGHT 20
 ;
- out[10]
  ( PIN out[10] ) ( CTS_ccl_BUF_in_0__G0_L4_8 Q )
  + ROUTED M1 ( 33320 35560 0 ) ( 33880 * ) M1_M2_2x1_HV_W
    NEW M2 ( 33880 28280 ) ( * 35560 )
    NEW M3 ( 33880 28280 ) ( 38360 * ) M3_M4_2x1_M_WV
    NEW M4 ( 38360 840 ) ( * 28280 )
    NEW M3 ( 38360 840 ) ( 38920 * 0 )
    NEW M3 ( 33880 28280 ) M2_M3_2x1_M_EH
    NEW M4 ( 38360 840 ) M3_M4_2x1_M_EV
  + USE CLOCK
  + WEIGHT 20
 ;
- out[9]
  ( PIN out[9] ) ( CTS_ccl_BUF_in_0__G0_L3_6 Q )
  + ROUTED M2 ( 65240 28280 ) ( * 35560 ) M1_M2_1x2_HV_S
    NEW M3 ( 40040 28280 ) ( 65240 * ) M2_M3_2x1_VH_W
    NEW M4 ( 40040 840 ) ( * 28280 ) M3_M4_2x1_M_EV
    NEW M4 ( 40040 840 ) M3_M4_1x2_HV_N
  + USE CLOCK
  + WEIGHT 20
 ;
- out[8]
  ( PIN out[8] ) ( CTS_ccl_BUF_in_0__G0_L4_7 Q )
  + ROUTED M2 ( 37240 3640 ) ( * 35560 ) M1_M2_1x2_HV_S
    NEW M3 ( 37240 3640 ) ( 40600 * ) M2_M3_2x1_M_WH
    NEW M2 ( 40600 840 ) ( * 3640 )
    NEW M3 ( 40600 840 ) ( 41160 * 0 )
    NEW M3 ( 37240 3640 ) M2_M3_2x1_M_EH
    NEW M3 ( 40600 840 ) M2_M3_2x1_VH_E
  + USE CLOCK
  + WEIGHT 20
 ;
- out[7]
  ( PIN out[7] ) ( CTS_ccl_BUF_in_0__G0_L3_2 Q )
  + ROUTED M1 ( 40600 15400 0 ) ( 41720 * ) M1_M2_2x1_HV_W
    NEW M2 ( 41720 840 ) ( * 15400 )
    NEW M3 ( 41720 840 ) ( 42280 * 0 )
    NEW M3 ( 41720 840 ) M2_M3_2x1_M_EH
  + USE CLOCK
  + WEIGHT 20
 ;
- out[6]
  ( PIN out[6] ) ( CTS_ccl_BUF_in_0__G0_L4_1 Q )
  + ROUTED M2 ( 49000 3640 ) ( * 15400 ) M1_M2_1x2_HV_S
    NEW M3 ( 43960 3640 ) ( 49000 * ) M2_M3_2x1_M_WH
    NEW M2 ( 43960 840 ) ( * 3640 ) M2_M3_2x1_VH_E
    NEW M3 ( 43400 840 0 ) ( 43960 * ) M2_M3_2x1_M_WH
  + USE CLOCK
  + WEIGHT 20
 ;
- out[5]
  ( PIN out[5] ) ( CTS_ccl_BUF_in_0__G0_L3_1 Q )
  + ROUTED M2 ( 46760 5880 ) ( * 25480 ) M1_M2_1x2_HV_S
    NEW M3 ( 45080 5880 ) ( 46760 * ) M2_M3_2x1_M_WH
    NEW M2 ( 45080 840 ) ( * 5880 ) M2_M3_1x2_M_SH
    NEW M3 ( 44520 840 0 ) ( 45080 * ) M2_M3_2x1_VH_W
  + USE CLOCK
  + WEIGHT 20
 ;
- out[4]
  ( PIN out[4] ) ( CTS_ccl_BUF_in_0__G0_L4_4 Q )
  + ROUTED M2 ( 57960 4760 ) ( * 15400 ) M1_M2_1x2_HV_S
    NEW M3 ( 46200 4760 ) ( 57960 * ) M2_M3_2x1_M_WH
    NEW M2 ( 46200 840 ) ( * 4760 ) M2_M3_2x1_M_EH
    NEW M3 ( 45640 840 0 ) ( 46200 * ) M2_M3_2x1_VH_W
  + USE CLOCK
  + WEIGHT 20
 ;
- out[3]
  ( PIN out[3] ) ( CTS_ccl_BUF_in_0__G0_L3_4 Q )
  + ROUTED M1 ( 33320 15400 0 ) ( 33880 * ) M1_M2_2x1_HV_W
    NEW M2 ( 33880 8680 ) ( * 15400 )
    NEW M3 ( 33880 8680 ) ( 46760 * ) M3_M4_2x1_M_WV
    NEW M4 ( 46760 840 ) ( * 8680 )
    NEW M3 ( 33880 8680 ) M2_M3_2x1_VH_E
    NEW M4 ( 46760 840 ) M3_M4_1x2_HV_N
  + USE CLOCK
  + WEIGHT 20
 ;
- out[2]
  ( PIN out[2] ) ( CTS_ccl_BUF_in_0__G0_L4_3 Q )
  + ROUTED M2 ( 65800 17080 ) ( * 25480 ) M1_M2_1x2_HV_S
    NEW M3 ( 48440 17080 ) ( 65800 * ) M2_M3_2x1_M_WH
    NEW M4 ( 48440 840 ) ( * 17080 ) M3_M4_2x1_M_EV
    NEW M3 ( 47880 840 0 ) ( 48440 * ) M3_M4_2x1_M_WV
  + USE CLOCK
  + WEIGHT 20
 ;
- out[1]
  ( PIN out[1] ) ( CTS_ccl_BUF_in_0__G0_L3_3 Q )
  + ROUTED M2 ( 61320 26600 ) ( * 35560 ) M1_M2_1x2_HV_S
    NEW M3 ( 49560 26600 ) ( 61320 * ) M2_M3_2x1_M_WH
    NEW M4 ( 49560 840 ) ( * 26600 ) M3_M4_2x1_M_EV
    NEW M3 ( 49000 840 0 ) ( 49560 * ) M3_M4_2x1_HV_W
  + USE CLOCK
  + WEIGHT 20
 ;
- out[0]
  ( PIN out[0] ) ( CTS_ccl_BUF_in_0__G0_L4_2 Q )
  + ROUTED M1 ( 24360 15400 0 ) ( 24920 * ) M1_M2_2x1_HV_W
    NEW M2 ( 24920 9800 ) ( * 15400 )
    NEW M3 ( 24920 9800 ) ( 50120 * ) M2_M3_2x1_VH_W
    NEW M2 ( 50120 840 ) ( * 9800 )
    NEW M3 ( 24920 9800 ) M2_M3_2x1_M_EH
    NEW M3 ( 50120 840 ) M2_M3_1x2_M_NH
  + USE CLOCK
  + WEIGHT 20
 ;
- in[3]
  ( PIN in[3] ) ( sll_18_12/g64 A ) ( sll_18_12/g180 B ) ( sll_18_12/g178 B )
  + ROUTED M1 ( 28840 19880 ) ( 36680 * ) M1_M2_2x1_HV_W
    NEW M2 ( 28840 19880 ) ( * 25480 ) M1_M2_2x1_HV_W
    NEW M1 ( 25480 25480 0 ) ( 28840 * )
    NEW M2 ( 47880 26600 ) ( * 36120 ) M1_M2_2x1_HV_E
    NEW M2 ( 47880 26600 ) ( 48440 * )
    NEW M2 ( 48440 21560 ) ( * 26600 )
    NEW M2 ( 47880 21560 ) ( 48440 * )
    NEW M2 ( 47880 19880 ) ( * 21560 )
    NEW M1 ( 36680 19880 ) ( 47880 * ) M1_M2_2x1_HV_W
    NEW M2 ( 36680 15400 ) ( * 19880 )
    NEW M3 ( 42280 49000 0 ) ( 47880 * ) M2_M3_2x1_M_WH
    NEW M2 ( 47880 36120 ) ( * 49000 )
    NEW M1 ( 47880 36120 ) ( 49000 * )
    NEW M1 ( 49000 35560 ) ( * 36120 )
    NEW M1 ( 49000 35560 ) ( 54040 * )
    NEW M1 ( 54040 35560 ) ( * 36120 )
    NEW M1 ( 54040 36120 ) ( 55720 * 0 )
    NEW M2 ( 28840 19880 ) M1_M2_2x1_HV_E
    NEW M2 ( 36680 15400 ) M1_M2_1x2_HV_N
 ;
- in[2]
  ( PIN in[2] ) ( sll_18_12/g69 A ) ( sll_18_12/g67 B ) ( sll_18_12/g70 B )
  ( sll_18_12/g68 A )
  + ROUTED M2 ( 23800 29960 ) RECT ( -140 -420 140 140 )
    NEW M2 ( 27160 29400 ) RECT ( -140 -420 140 140 )
    NEW M2 ( 28840 29960 ) RECT ( -140 -420 140 140 )
    NEW M3 ( 27160 29960 ) ( * 30520 )
    NEW M2 ( 27160 29400 ) ( * 29960 ) M2_M3_1x2_M_NH
    NEW M2 ( 28840 29960 ) ( * 30520 ) M2_M3_1x2_M_SH
    NEW M3 ( 27160 30520 ) ( 28840 * )
    NEW M3 ( 23800 30520 ) ( 27160 * )
    NEW M2 ( 23800 29960 ) ( * 30520 ) M2_M3_1x2_M_SH
    NEW M2 ( 39480 29960 ) ( * 35000 ) M1_M2_2x1_HV_E
    NEW M1 ( 28840 29960 0 ) ( 39480 * ) M1_M2_1x2_HV_N
    NEW M3 ( 40600 49000 ) ( 41160 * 0 )
    NEW M2 ( 39480 49000 ) ( 40600 * ) M2_M3_2x1_M_EH
    NEW M2 ( 39480 35000 ) ( * 49000 )
    NEW M2 ( 27160 29400 ) M1_M2_1x2_HV_S
    NEW M2 ( 28840 29960 ) M1_M2_2x1_HV_E
    NEW M2 ( 23800 29960 ) M1_M2_1x2_HV_N
 ;
- in[1]
  ( PIN in[1] ) ( sll_18_12/g71 A ) ( sll_18_12/g69 B ) ( sll_18_12/g70 A )
  + ROUTED M2 ( 27720 32760 ) ( * 36120 ) M1_M2_2x1_HV_W
    NEW M2 ( 27720 32760 ) ( 28280 * )
    NEW M2 ( 28280 30520 ) ( * 32760 )
    NEW M2 ( 27840 30520 ) ( 28280 * )
    NEW M2 ( 27840 29500 ) ( * 30520 )
    NEW M2 ( 38360 36120 ) ( * 37800 ) M2_M3_2x1_M_WH
    NEW M2 ( 38360 36120 ) ( 38920 * )
    NEW M2 ( 38920 35000 ) ( * 36120 )
    NEW M3 ( 39480 49000 ) ( 40040 * 0 )
    NEW M3 ( 39480 47880 ) ( * 49000 )
    NEW M3 ( 38360 47880 ) ( 39480 * )
    NEW M2 ( 38360 46200 ) ( * 47880 ) M2_M3_2x1_VH_E
    NEW M2 ( 37800 39480 ) ( * 46200 )
    NEW M2 ( 37800 46200 ) ( 38360 * )
    NEW M2 ( 37800 39480 ) ( 38360 * )
    NEW M2 ( 38360 37800 ) ( * 39480 )
    NEW M3 ( 27720 37800 ) ( 38360 * )
    NEW M2 ( 27720 36120 ) ( * 37800 ) M2_M3_1x2_M_SH
    NEW M1 ( 26600 36120 0 ) ( 27720 * )
    NEW M2 ( 27840 29500 ) M1_M2_HV
    NEW M2 ( 38920 35000 ) M1_M2_1x2_HV_S
 ;
- in[0]
  ( PIN in[0] ) ( sll_18_12/g181 A ) ( sll_18_12/g180 A )
  ( sll_18_12/CTS_cex_INV_in_0__G0_L1_1 A )
  + ROUTED M2 ( 36680 24920 ) RECT ( -140 -980 140 140 )
    NEW M3 ( 23240 49000 ) ( 36680 * ) M3_M4_2x1_M_EV
    NEW M2 ( 23240 35000 ) ( * 49000 ) M2_M3_2x1_M_EH
    NEW M3 ( 35560 24920 ) ( 36680 * ) M2_M3_1x2_M_NH
    NEW M2 ( 35560 14840 ) ( * 24920 ) M2_M3_2x1_VH_E
    NEW M3 ( 36680 49000 ) ( 38920 * 0 )
    NEW M4 ( 36680 24920 ) ( * 49000 )
    NEW M2 ( 23240 35000 ) M1_M2_1x2_HV_N
    NEW M2 ( 35560 14840 ) M1_M2_1x2_HV_N
    NEW M4 ( 36680 24920 ) M3_M4_1x2_HV_N
    NEW M2 ( 36680 24920 ) M1_M2_HV
  + USE CLOCK
  + WEIGHT 20
 ;
- logic_1_1_net
  ( tie_1_cell Q )
 ;
- sll_18_12/n_15
  ( sll_18_12/g171 B ) ( sll_18_12/g170 B ) ( sll_18_12/g169 B )
  ( sll_18_12/g167 B ) ( sll_18_12/g70 Q )
  + ROUTED M1 ( 40600 38360 ) ( 41720 * )
    NEW M1 ( 41720 38360 ) ( * 38920 )
    NEW M1 ( 41720 38920 ) ( 61880 * )
    NEW M1 ( 61880 38360 ) ( * 38920 )
    NEW M1 ( 61880 38360 ) ( 63000 * ) M1_M2_2x1_HV_W
    NEW M2 ( 63000 26040 ) ( * 38360 )
    NEW M1 ( 62440 26040 0 ) ( 63000 * ) M1_M2_1x2_HV_N
    NEW M2 ( 30520 31080 ) ( * 38360 ) M1_M2_2x1_HV_E
    NEW M2 ( 29960 31080 ) ( 30520 * )
    NEW M2 ( 29960 15960 ) ( * 31080 )
    NEW M1 ( 27720 15960 0 ) ( 29960 * ) M1_M2_2x1_HV_W
    NEW M1 ( 27160 38360 ) ( 28280 * ) M1_M2_2x1_HV_E
    NEW M1 ( 27160 38360 ) ( * 38920 )
    NEW M1 ( 21560 38920 ) ( 27160 * )
    NEW M1 ( 21560 38360 ) ( * 38920 )
    NEW M1 ( 20440 38360 ) ( 21560 * )
    NEW M2 ( 20440 36120 ) ( * 38360 ) M1_M2_2x1_HV_E
    NEW M2 ( 40600 36680 ) ( * 38360 ) M1_M2_2x1_HV_E
    NEW M1 ( 39480 38360 ) ( 40600 * )
    NEW M1 ( 39480 38360 ) ( * 38920 )
    NEW M1 ( 31640 38920 ) ( 39480 * )
    NEW M1 ( 31640 38360 ) ( * 38920 )
    NEW M1 ( 30520 38360 ) ( 31640 * )
    NEW M1 ( 28280 38360 ) ( 30520 * )
    NEW M2 ( 28280 36120 ) ( * 38360 )
    NEW M2 ( 20440 36120 ) M1_M2_1x2_HV_N
    NEW M2 ( 40600 36680 ) M1_M2_2x1_HV_E
    NEW M2 ( 28280 36120 ) M1_M2_1x2_HV_N
 ;
- sll_18_12/n_13
  ( sll_18_12/g176 B ) ( sll_18_12/g168 B ) ( sll_18_12/g166 B )
  ( sll_18_12/g164 B ) ( sll_18_12/g68 Q )
  + ROUTED M2 ( 25480 28840 ) RECT ( -140 -980 140 140 )
    NEW M2 ( 42280 26040 ) ( * 28280 ) M1_M2_2x1_HV_E
    NEW M1 ( 34440 28280 ) ( * 28840 )
    NEW M1 ( 34440 28840 ) ( 41160 * )
    NEW M1 ( 41160 28280 ) ( * 28840 )
    NEW M1 ( 41160 28280 ) ( 42280 * )
    NEW M1 ( 42280 28280 ) ( 44520 * ) M1_M2_2x1_HV_W
    NEW M2 ( 44520 23800 ) ( * 28280 )
    NEW M2 ( 44520 23800 ) ( 45640 * )
    NEW M2 ( 45640 15960 ) ( * 23800 )
    NEW M3 ( 25480 28840 ) ( 28280 * ) M2_M3_2x1_VH_W
    NEW M2 ( 28280 28280 ) ( * 28840 )
    NEW M2 ( 28280 28280 ) ( 29400 * ) M1_M2_1x2_HV_N
    NEW M1 ( 29400 28280 ) ( 33320 * ) M1_M2_2x1_HV_W
    NEW M1 ( 33320 28280 ) ( 34440 * )
    NEW M2 ( 33320 26040 ) ( * 28280 )
    NEW M3 ( 19880 28840 ) ( 25480 * ) M2_M3_2x1_M_WH
    NEW M2 ( 19880 26040 ) ( * 28840 ) M2_M3_2x1_M_EH
    NEW M1 ( 16520 26040 0 ) ( 19880 * ) M1_M2_2x1_HV_W
    NEW M2 ( 42280 26040 ) M1_M2_1x2_HV_N
    NEW M2 ( 45640 15960 ) M1_M2_1x2_HV_N
    NEW M2 ( 33320 26040 ) M1_M2_1x2_HV_N
    NEW M2 ( 25480 28840 ) M1_M2_1x2_HV_N
 ;
- sll_18_12/n_12
  ( sll_18_12/g177 B ) ( sll_18_12/g174 B ) ( sll_18_12/g165 B )
  ( sll_18_12/g163 B ) ( sll_18_12/g67 Q )
  + ROUTED M2 ( 27720 31080 ) RECT ( -140 -140 140 980 )
    NEW M2 ( 54600 15960 ) ( * 31080 ) M2_M3_2x1_M_EH
    NEW M2 ( 37800 26040 ) ( 38920 * )
    NEW M2 ( 38920 26040 ) ( * 31080 ) M2_M3_2x1_M_WH
    NEW M2 ( 38920 26040 ) ( 39480 * ) M1_M2_2x1_HV_E
    NEW M1 ( 39480 26040 ) ( 40040 * 0 )
    NEW M1 ( 26600 31080 0 ) ( 27720 * ) M1_M2_HV
    NEW M3 ( 27720 31080 ) ( 38920 * )
    NEW M3 ( 38920 31080 ) ( 54600 * )
    NEW M3 ( 54600 31080 ) ( 57960 * ) M2_M3_2x1_M_WH
    NEW M2 ( 57960 31080 ) ( * 35560 ) M1_M2_1x2_HV_S
    NEW M2 ( 54600 15960 ) M1_M2_1x2_HV_N
    NEW M2 ( 37800 26040 ) M1_M2_1x2_HV_N
    NEW M3 ( 27720 31080 ) M2_M3_1x2_M_NH
 ;
- sll_18_12/n_11
  ( sll_18_12/g175 B ) ( sll_18_12/g173 B ) ( sll_18_12/g172 B )
  ( sll_18_12/g162 B ) ( sll_18_12/g69 Q )
  + ROUTED M2 ( 31080 18200 ) ( * 26040 ) M1_M2_1x2_HV_N
    NEW M1 ( 27720 18200 ) ( 31080 * ) M1_M2_2x1_HV_W
    NEW M1 ( 27720 18200 ) ( * 18760 )
    NEW M1 ( 22680 18760 ) ( 27720 * )
    NEW M1 ( 22680 18200 ) ( * 18760 )
    NEW M1 ( 21560 18200 ) ( 22680 * )
    NEW M2 ( 21560 15960 ) ( * 18200 ) M1_M2_2x1_HV_E
    NEW M1 ( 18760 15960 0 ) ( 21560 * ) M1_M2_2x1_HV_W
    NEW M2 ( 31080 26040 ) ( * 31080 ) M1_M2_2x1_HV_E
    NEW M1 ( 28280 31080 0 ) ( 31080 * )
    NEW M1 ( 31080 31080 ) ( 40600 * )
    NEW M1 ( 40600 30520 ) ( * 31080 )
    NEW M1 ( 40600 30520 ) ( 51800 * )
    NEW M1 ( 51800 30520 ) ( * 31080 )
    NEW M1 ( 51800 31080 ) ( 52920 * ) M1_M2_2x1_HV_E
    NEW M2 ( 52920 31080 ) ( 53480 * )
    NEW M2 ( 53480 18200 ) ( * 26040 ) M1_M2_1x2_HV_N
    NEW M2 ( 53480 26040 ) ( * 31080 )
    NEW M3 ( 53480 18200 ) ( 63560 * ) M2_M3_2x1_M_WH
    NEW M2 ( 63560 15960 ) ( * 18200 )
    NEW M3 ( 53480 18200 ) M2_M3_2x1_VH_E
    NEW M2 ( 63560 15960 ) M1_M2_1x2_HV_N
 ;
- sll_18_12/n_6
  ( sll_18_12/g64 Q ) ( sll_18_12/g181 B ) ( sll_18_12/g179 B )
  + ROUTED M3 ( 17080 38360 ) ( 24360 * ) M2_M3_2x1_M_EH
    NEW M2 ( 17080 35560 ) ( * 38360 ) M2_M3_2x1_M_EH
    NEW M1 ( 15400 35560 0 ) ( 17080 * ) M1_M2_2x1_HV_W
    NEW M2 ( 56280 36120 ) ( * 38360 ) M2_M3_2x1_M_WH
    NEW M3 ( 39480 38360 ) ( 56280 * )
    NEW M3 ( 39480 38360 ) ( * 39480 )
    NEW M3 ( 26600 39480 ) ( 39480 * )
    NEW M3 ( 26600 38360 ) ( * 39480 )
    NEW M3 ( 24360 38360 ) ( 26600 * )
    NEW M2 ( 24360 35560 ) ( * 38360 )
    NEW M2 ( 56280 36120 ) M1_M2_1x2_HV_S
    NEW M2 ( 24360 35560 ) M1_M2_1x2_HV_N
 ;
- sll_18_12/n_5
  ( sll_18_12/g174 A ) ( sll_18_12/g173 A ) ( sll_18_12/g170 A )
  ( sll_18_12/g164 A ) ( sll_18_12/g178 Q )
  + ROUTED M2 ( 41160 25480 ) ( * 27160 ) M2_M3_2x1_VH_E
    NEW M2 ( 32760 25480 ) ( * 27160 ) M2_M3_1x2_M_SH
    NEW M1 ( 32200 25480 0 ) ( 32760 * ) M1_M2_2x1_HV_W
    NEW M4 ( 27160 27160 ) ( * 34440 ) M3_M4_2x1_M_WV
    NEW M3 ( 22120 34440 ) ( 27160 * )
    NEW M2 ( 22120 34440 ) ( * 35560 ) M1_M2_2x1_HV_W
    NEW M1 ( 21560 35560 0 ) ( 22120 * )
    NEW M2 ( 25480 24920 ) ( * 27160 ) M2_M3_2x1_M_EH
    NEW M3 ( 25480 27160 ) ( 27160 * ) M3_M4_2x1_M_EV
    NEW M3 ( 27160 27160 ) ( 32760 * )
    NEW M3 ( 32760 27160 ) ( 41160 * )
    NEW M3 ( 41160 27160 ) ( 43400 * ) M2_M3_2x1_VH_W
    NEW M2 ( 43400 25480 ) ( * 27160 )
    NEW M2 ( 41160 25480 ) M1_M2_1x2_HV_N
    NEW M3 ( 22120 34440 ) M2_M3_2x1_M_EH
    NEW M2 ( 25480 24920 ) M1_M2_2x1_HV_E
    NEW M2 ( 43400 25480 ) M1_M2_1x2_HV_N
  + USE CLOCK
  + WEIGHT 20
 ;
- sll_18_12/n_4
  ( sll_18_12/g175 A ) ( sll_18_12/g171 A ) ( sll_18_12/g168 A )
  ( sll_18_12/g165 A ) ( sll_18_12/g179 Q )
  + ROUTED M3 ( 38920 24360 ) ( 61880 * ) M2_M3_2x1_VH_W
    NEW M2 ( 61880 15400 ) ( * 24360 )
    NEW M1 ( 61880 15400 ) ( 62440 * 0 )
    NEW M2 ( 34440 24360 ) ( * 25480 ) M1_M2_1x2_HV_S
    NEW M2 ( 29400 35560 ) ( * 36680 ) M2_M3_2x1_VH_E
    NEW M1 ( 15400 35000 0 ) ( 15960 * ) M1_M2_2x1_HV_W
    NEW M2 ( 15960 35000 ) ( * 36680 ) M2_M3_2x1_VH_E
    NEW M3 ( 15960 36680 ) ( 29400 * )
    NEW M3 ( 29400 36680 ) ( 32200 * ) M3_M4_2x1_M_WV
    NEW M4 ( 32200 24360 ) ( * 36680 )
    NEW M3 ( 32200 24360 ) ( 34440 * ) M2_M3_2x1_VH_E
    NEW M3 ( 34440 24360 ) ( 38920 * ) M2_M3_2x1_M_EH
    NEW M2 ( 38920 24360 ) ( * 25480 ) M1_M2_1x2_HV_S
    NEW M2 ( 61880 15400 ) M1_M2_2x1_HV_E
    NEW M2 ( 29400 35560 ) M1_M2_1x2_HV_N
    NEW M4 ( 32200 24360 ) M3_M4_2x1_M_EV
  + USE CLOCK
  + WEIGHT 20
 ;
- sll_18_12/n_3
  ( sll_18_12/g176 A ) ( sll_18_12/g167 A ) ( sll_18_12/g163 A )
  ( sll_18_12/g162 A ) ( sll_18_12/g180 Q )
  + ROUTED M2 ( 36120 15960 ) RECT ( -140 -980 140 140 )
    NEW M3 ( 52920 13720 ) ( 60760 * ) M2_M3_2x1_M_WH
    NEW M2 ( 60760 13720 ) ( * 25480 ) M1_M2_2x1_HV_E
    NEW M1 ( 60760 25480 ) ( 61320 * 0 )
    NEW M2 ( 36120 13720 ) ( * 15960 ) M1_M2_1x2_HV_S
    NEW M3 ( 36120 13720 ) ( 52920 * ) M2_M3_2x1_M_EH
    NEW M2 ( 52920 13720 ) ( * 15400 ) M1_M2_2x1_HV_E
    NEW M1 ( 52920 15400 ) ( 53480 * 0 )
    NEW M2 ( 17080 15960 ) ( * 23800 ) M2_M3_2x1_VH_W
    NEW M3 ( 15400 23800 ) ( 17080 * )
    NEW M2 ( 15400 23800 ) ( * 25480 ) M1_M2_1x2_HV_S
    NEW M3 ( 17080 15960 ) ( 36120 * ) M2_M3_1x2_M_SH
    NEW M2 ( 17080 15400 ) ( * 15960 ) M2_M3_2x1_VH_E
    NEW M1 ( 17080 15400 ) ( 17640 * 0 )
    NEW M3 ( 36120 13720 ) M2_M3_2x1_VH_E
    NEW M3 ( 15400 23800 ) M2_M3_1x2_M_NH
    NEW M2 ( 17080 15400 ) M1_M2_2x1_HV_E
  + USE CLOCK
  + WEIGHT 20
 ;
- sll_18_12/n_2
  ( sll_18_12/g177 A ) ( sll_18_12/g172 A ) ( sll_18_12/g169 A )
  ( sll_18_12/g166 A ) ( sll_18_12/g181 Q )
  + ROUTED M3 ( 26600 16520 ) RECT ( -980 -140 140 140 )
    NEW M3 ( 26600 15400 ) RECT ( -980 -140 140 140 )
    NEW M2 ( 26600 15400 ) RECT ( -140 -980 140 140 )
    NEW M2 ( 51240 25480 ) ( * 34440 ) M2_M3_VH
    NEW M3 ( 51240 34440 ) ( 56840 * ) M2_M3_2x1_M_WH
    NEW M2 ( 56840 34440 ) ( * 35560 ) M1_M2_1x2_HV_S
    NEW M2 ( 51240 18200 ) ( * 25480 ) M1_M2_HV
    NEW M1 ( 51240 25480 ) ( 52360 * 0 )
    NEW M2 ( 26600 16520 ) ( * 18200 ) M2_M3_2x1_VH_E
    NEW M4 ( 26600 15400 ) ( * 16520 ) M3_M4_2x1_M_EV
    NEW M1 ( 22120 33880 ) ( 23800 * 0 )
    NEW M2 ( 22120 26600 ) ( * 33880 ) M1_M2_2x1_HV_E
    NEW M3 ( 22120 26600 ) ( 26600 * ) M2_M3_2x1_VH_W
    NEW M2 ( 26600 18200 ) ( * 26600 )
    NEW M3 ( 26600 18200 ) ( 43960 * ) M2_M3_2x1_M_EH
    NEW M3 ( 43960 18200 ) ( 51240 * ) M2_M3_VH
    NEW M2 ( 43960 15400 ) ( * 18200 )
    NEW M1 ( 43960 15400 ) ( 44520 * 0 )
    NEW M3 ( 26600 16520 ) M2_M3_2x1_VH_E
    NEW M4 ( 26600 15400 ) M3_M4_1x2_M_SV
    NEW M3 ( 26600 15400 ) M2_M3_1x2_M_SH
    NEW M2 ( 26600 15400 ) M1_M2_1x2_HV_N
    NEW M3 ( 22120 26600 ) M2_M3_2x1_VH_E
    NEW M2 ( 43960 15400 ) M1_M2_2x1_HV_E
  + USE CLOCK
  + WEIGHT 20
 ;
- sll_18_12/n_0
  ( sll_18_12/g71 Q ) ( sll_18_12/g67 A ) ( sll_18_12/g68 B )
  + ROUTED M2 ( 26040 29960 ) RECT ( -140 -980 140 140 )
    NEW M2 ( 24630 29960 ) ( 24920 * ) M2_M3_2x1_VH_E
    NEW M3 ( 24920 29960 ) ( 26040 * ) M2_M3_2x1_VH_E
    NEW M1 ( 24920 35000 ) ( 26040 * 0 )
    NEW M2 ( 24920 33880 ) ( * 35000 ) M1_M2_2x1_HV_E
    NEW M2 ( 24630 33880 ) ( 24920 * )
    NEW M2 ( 24630 29960 ) ( * 33880 )
    NEW M2 ( 26040 29960 ) M1_M2_1x2_HV_N
    NEW M2 ( 24630 29960 ) M1_M2_HV
 ;
END NETS

END DESIGN
