

================================================================
== Vitis HLS Report for 'matrix_mul_Pipeline_writeC_inner'
================================================================
* Date:           Wed Nov 13 09:18:03 2024

* Version:        2022.1 (Build 3526262 on Mon Apr 18 15:47:01 MDT 2022)
* Project:        matrix_mul_hls
* Solution:       solution1 (Vivado IP Flow Target)
* Product family: virtexuplus
* Target device:  xcu50-fsvh2104-2-e


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+---------+----------+------------+
    |  Clock |  Target | Estimated| Uncertainty|
    +--------+---------+----------+------------+
    |ap_clk  |  3.33 ns|  2.431 ns|     0.90 ns|
    +--------+---------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+-----------+----------+-----+-----+---------+
    |  Latency (cycles) |  Latency (absolute)  |  Interval | Pipeline|
    |   min   |   max   |    min    |    max   | min | max |   Type  |
    +---------+---------+-----------+----------+-----+-----+---------+
    |        4|        ?|  13.320 ns|         ?|    4|    ?|       no|
    +---------+---------+-----------+----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +----------------+---------+---------+----------+-----------+-----------+-------+----------+
        |                |  Latency (cycles) | Iteration|  Initiation Interval  |  Trip |          |
        |    Loop Name   |   min   |   max   |  Latency |  achieved |   target  | Count | Pipelined|
        +----------------+---------+---------+----------+-----------+-----------+-------+----------+
        |- writeC_inner  |        2|        ?|         3|          1|          1|  1 ~ ?|       yes|
        +----------------+---------+---------+----------+-----------+-----------+-------+----------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 0
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 2
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 1, depth = 3


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 3
* Pipeline : 1
  Pipeline-0 : II = 1, D = 3, States = { 1 2 3 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 
3 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 2.03>
ST_1 : Operation 6 [1/1] (0.00ns)   --->   "%j = alloca i32 1"   --->   Operation 6 'alloca' 'j' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 7 [1/1] (0.00ns)   --->   "%zext_ln80_read = read i16 @_ssdm_op_Read.ap_auto.i16, i16 %zext_ln80"   --->   Operation 7 'read' 'zext_ln80_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 8 [1/1] (0.00ns)   --->   "%N_read = read i31 @_ssdm_op_Read.ap_auto.i31, i31 %N"   --->   Operation 8 'read' 'N_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 9 [1/1] (0.00ns)   --->   "%sext_ln78_read = read i62 @_ssdm_op_Read.ap_auto.i62, i62 %sext_ln78"   --->   Operation 9 'read' 'sext_ln78_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 10 [1/1] (0.00ns)   --->   "%sext_ln78_cast = sext i62 %sext_ln78_read"   --->   Operation 10 'sext' 'sext_ln78_cast' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 11 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %gmem2, void @empty_3, i32 0, i32 0, void @empty_4, i32 0, i32 4096, void @empty_8, void @empty_6, void @empty_4, i32 16, i32 16, i32 16, i32 16, void @empty_4, void @empty_4, i32 4294967295, i32 0"   --->   Operation 11 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 12 [1/1] (0.38ns)   --->   "%store_ln0 = store i31 0, i31 %j"   --->   Operation 12 'store' 'store_ln0' <Predicate = true> <Delay = 0.38>
ST_1 : Operation 13 [1/1] (0.00ns)   --->   "%br_ln0 = br void %for.inc111"   --->   Operation 13 'br' 'br_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 14 [1/1] (0.00ns)   --->   "%j_1 = load i31 %j" [./src/matrix_mul.cpp:80]   --->   Operation 14 'load' 'j_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 15 [1/1] (0.84ns)   --->   "%icmp_ln78 = icmp_eq  i31 %j_1, i31 %N_read" [./src/matrix_mul.cpp:78]   --->   Operation 15 'icmp' 'icmp_ln78' <Predicate = true> <Delay = 0.84> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.84> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 16 [1/1] (0.87ns)   --->   "%add_ln78 = add i31 %j_1, i31 1" [./src/matrix_mul.cpp:78]   --->   Operation 16 'add' 'add_ln78' <Predicate = true> <Delay = 0.87> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.87> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 17 [1/1] (0.00ns)   --->   "%br_ln78 = br i1 %icmp_ln78, void %for.inc111.split, void %for.inc114.loopexit.exitStub" [./src/matrix_mul.cpp:78]   --->   Operation 17 'br' 'br_ln78' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 18 [1/1] (0.00ns)   --->   "%trunc_ln80 = trunc i31 %j_1" [./src/matrix_mul.cpp:80]   --->   Operation 18 'trunc' 'trunc_ln80' <Predicate = (!icmp_ln78)> <Delay = 0.00>
ST_1 : Operation 19 [1/1] (0.78ns)   --->   "%add_ln80 = add i16 %zext_ln80_read, i16 %trunc_ln80" [./src/matrix_mul.cpp:80]   --->   Operation 19 'add' 'add_ln80' <Predicate = (!icmp_ln78)> <Delay = 0.78> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 20 [1/1] (0.00ns)   --->   "%zext_ln80_1 = zext i16 %add_ln80" [./src/matrix_mul.cpp:80]   --->   Operation 20 'zext' 'zext_ln80_1' <Predicate = (!icmp_ln78)> <Delay = 0.00>
ST_1 : Operation 21 [1/1] (0.00ns)   --->   "%local_C_addr = getelementptr i32 %local_C, i64 0, i64 %zext_ln80_1" [./src/matrix_mul.cpp:80]   --->   Operation 21 'getelementptr' 'local_C_addr' <Predicate = (!icmp_ln78)> <Delay = 0.00>
ST_1 : Operation 22 [2/2] (1.24ns)   --->   "%local_C_load = load i16 %local_C_addr" [./src/matrix_mul.cpp:80]   --->   Operation 22 'load' 'local_C_load' <Predicate = (!icmp_ln78)> <Delay = 1.24> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.24> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 65536> <RAM>
ST_1 : Operation 23 [1/1] (0.38ns)   --->   "%store_ln78 = store i31 %add_ln78, i31 %j" [./src/matrix_mul.cpp:78]   --->   Operation 23 'store' 'store_ln78' <Predicate = (!icmp_ln78)> <Delay = 0.38>

State 2 <SV = 1> <Delay = 1.24>
ST_2 : Operation 24 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i32 %gmem2"   --->   Operation 24 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 25 [1/1] (0.00ns)   --->   "%gmem2_addr = getelementptr i32 %gmem2, i64 %sext_ln78_cast" [./src/matrix_mul.cpp:78]   --->   Operation 25 'getelementptr' 'gmem2_addr' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 26 [1/1] (0.00ns)   --->   "%empty = speclooptripcount i32 @_ssdm_op_SpecLoopTripCount, i64 1, i64 18446744073709551615, i64 0"   --->   Operation 26 'speclooptripcount' 'empty' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 27 [1/2] (1.24ns)   --->   "%local_C_load = load i16 %local_C_addr" [./src/matrix_mul.cpp:80]   --->   Operation 27 'load' 'local_C_load' <Predicate = (!icmp_ln78)> <Delay = 1.24> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.24> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 65536> <RAM>
ST_2 : Operation 33 [1/1] (0.00ns)   --->   "%ret_ln0 = ret"   --->   Operation 33 'ret' 'ret_ln0' <Predicate = (icmp_ln78)> <Delay = 0.00>

State 3 <SV = 2> <Delay = 2.43>
ST_3 : Operation 28 [1/1] (0.00ns)   --->   "%specpipeline_ln79 = specpipeline void @_ssdm_op_SpecPipeline, i32 1, i32 0, i32 0, i32 0, void @empty_4" [./src/matrix_mul.cpp:79]   --->   Operation 28 'specpipeline' 'specpipeline_ln79' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 29 [1/1] (0.00ns)   --->   "%specloopname_ln78 = specloopname void @_ssdm_op_SpecLoopName, void @empty_16" [./src/matrix_mul.cpp:78]   --->   Operation 29 'specloopname' 'specloopname_ln78' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 30 [1/1] (0.00ns)   --->   "%bitcast_ln80 = bitcast i32 %local_C_load" [./src/matrix_mul.cpp:80]   --->   Operation 30 'bitcast' 'bitcast_ln80' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 31 [1/1] (2.43ns)   --->   "%write_ln80 = write void @_ssdm_op_Write.m_axi.p1i32, i32 %gmem2_addr, i32 %bitcast_ln80, i4 15" [./src/matrix_mul.cpp:80]   --->   Operation 31 'write' 'write_ln80' <Predicate = true> <Delay = 2.43> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_3 : Operation 32 [1/1] (0.00ns)   --->   "%br_ln78 = br void %for.inc111" [./src/matrix_mul.cpp:78]   --->   Operation 32 'br' 'br_ln78' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Timing violations
============================================================
Target clock period: 3.33ns, clock uncertainty: 0.899ns.

 <State 1>: 2.03ns
The critical path consists of the following:
	'alloca' operation ('j') [6]  (0 ns)
	'load' operation ('j', ./src/matrix_mul.cpp:80) on local variable 'j' [15]  (0 ns)
	'add' operation ('add_ln80', ./src/matrix_mul.cpp:80) [24]  (0.785 ns)
	'getelementptr' operation ('local_C_addr', ./src/matrix_mul.cpp:80) [26]  (0 ns)
	'load' operation ('local_C_load', ./src/matrix_mul.cpp:80) on array 'local_C' [29]  (1.25 ns)

 <State 2>: 1.25ns
The critical path consists of the following:
	'load' operation ('local_C_load', ./src/matrix_mul.cpp:80) on array 'local_C' [29]  (1.25 ns)

 <State 3>: 2.43ns
The critical path consists of the following:
	bus write operation ('write_ln80', ./src/matrix_mul.cpp:80) on port 'gmem2' (./src/matrix_mul.cpp:80) [31]  (2.43 ns)


============================================================
+ Verbose Summary: Binding
============================================================
N/A
* FSMD analyzer results:
  - Output states:
 - Input state : 
  - Chain level:
	State 1
	State 2
	State 3


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================
N/A
