
heaters_control.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   000000c0  08000000  08000000  00001000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         00001bdc  080000c0  080000c0  000010c0  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       0000001c  08001c9c  08001c9c  00002c9c  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  08001cb8  08001cb8  0000300c  2**0
                  CONTENTS, READONLY
  4 .ARM          00000000  08001cb8  08001cb8  0000300c  2**0
                  CONTENTS, READONLY
  5 .preinit_array 00000000  08001cb8  08001cb8  0000300c  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  08001cb8  08001cb8  00002cb8  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  7 .fini_array   00000004  08001cbc  08001cbc  00002cbc  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  8 .data         0000000c  20000000  08001cc0  00003000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .bss          00000074  2000000c  08001ccc  0000300c  2**2
                  ALLOC
 10 ._user_heap_stack 00000600  20000080  08001ccc  00003080  2**0
                  ALLOC
 11 .ARM.attributes 00000028  00000000  00000000  0000300c  2**0
                  CONTENTS, READONLY
 12 .debug_info   0000638d  00000000  00000000  00003034  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 13 .debug_abbrev 000014fe  00000000  00000000  000093c1  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_aranges 000006d0  00000000  00000000  0000a8c0  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_rnglists 0000052c  00000000  00000000  0000af90  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_macro  0000f737  00000000  00000000  0000b4bc  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_line   000097f9  00000000  00000000  0001abf3  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_str    0005c3e6  00000000  00000000  000243ec  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .comment      00000043  00000000  00000000  000807d2  2**0
                  CONTENTS, READONLY
 20 .debug_frame  00001724  00000000  00000000  00080818  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 21 .debug_line_str 0000004d  00000000  00000000  00081f3c  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

080000c0 <__do_global_dtors_aux>:
 80000c0:	b510      	push	{r4, lr}
 80000c2:	4c06      	ldr	r4, [pc, #24]	@ (80000dc <__do_global_dtors_aux+0x1c>)
 80000c4:	7823      	ldrb	r3, [r4, #0]
 80000c6:	2b00      	cmp	r3, #0
 80000c8:	d107      	bne.n	80000da <__do_global_dtors_aux+0x1a>
 80000ca:	4b05      	ldr	r3, [pc, #20]	@ (80000e0 <__do_global_dtors_aux+0x20>)
 80000cc:	2b00      	cmp	r3, #0
 80000ce:	d002      	beq.n	80000d6 <__do_global_dtors_aux+0x16>
 80000d0:	4804      	ldr	r0, [pc, #16]	@ (80000e4 <__do_global_dtors_aux+0x24>)
 80000d2:	e000      	b.n	80000d6 <__do_global_dtors_aux+0x16>
 80000d4:	bf00      	nop
 80000d6:	2301      	movs	r3, #1
 80000d8:	7023      	strb	r3, [r4, #0]
 80000da:	bd10      	pop	{r4, pc}
 80000dc:	2000000c 	.word	0x2000000c
 80000e0:	00000000 	.word	0x00000000
 80000e4:	08001c84 	.word	0x08001c84

080000e8 <frame_dummy>:
 80000e8:	4b04      	ldr	r3, [pc, #16]	@ (80000fc <frame_dummy+0x14>)
 80000ea:	b510      	push	{r4, lr}
 80000ec:	2b00      	cmp	r3, #0
 80000ee:	d003      	beq.n	80000f8 <frame_dummy+0x10>
 80000f0:	4903      	ldr	r1, [pc, #12]	@ (8000100 <frame_dummy+0x18>)
 80000f2:	4804      	ldr	r0, [pc, #16]	@ (8000104 <frame_dummy+0x1c>)
 80000f4:	e000      	b.n	80000f8 <frame_dummy+0x10>
 80000f6:	bf00      	nop
 80000f8:	bd10      	pop	{r4, pc}
 80000fa:	46c0      	nop			@ (mov r8, r8)
 80000fc:	00000000 	.word	0x00000000
 8000100:	20000010 	.word	0x20000010
 8000104:	08001c84 	.word	0x08001c84

08000108 <__udivsi3>:
 8000108:	2200      	movs	r2, #0
 800010a:	0843      	lsrs	r3, r0, #1
 800010c:	428b      	cmp	r3, r1
 800010e:	d374      	bcc.n	80001fa <__udivsi3+0xf2>
 8000110:	0903      	lsrs	r3, r0, #4
 8000112:	428b      	cmp	r3, r1
 8000114:	d35f      	bcc.n	80001d6 <__udivsi3+0xce>
 8000116:	0a03      	lsrs	r3, r0, #8
 8000118:	428b      	cmp	r3, r1
 800011a:	d344      	bcc.n	80001a6 <__udivsi3+0x9e>
 800011c:	0b03      	lsrs	r3, r0, #12
 800011e:	428b      	cmp	r3, r1
 8000120:	d328      	bcc.n	8000174 <__udivsi3+0x6c>
 8000122:	0c03      	lsrs	r3, r0, #16
 8000124:	428b      	cmp	r3, r1
 8000126:	d30d      	bcc.n	8000144 <__udivsi3+0x3c>
 8000128:	22ff      	movs	r2, #255	@ 0xff
 800012a:	0209      	lsls	r1, r1, #8
 800012c:	ba12      	rev	r2, r2
 800012e:	0c03      	lsrs	r3, r0, #16
 8000130:	428b      	cmp	r3, r1
 8000132:	d302      	bcc.n	800013a <__udivsi3+0x32>
 8000134:	1212      	asrs	r2, r2, #8
 8000136:	0209      	lsls	r1, r1, #8
 8000138:	d065      	beq.n	8000206 <__udivsi3+0xfe>
 800013a:	0b03      	lsrs	r3, r0, #12
 800013c:	428b      	cmp	r3, r1
 800013e:	d319      	bcc.n	8000174 <__udivsi3+0x6c>
 8000140:	e000      	b.n	8000144 <__udivsi3+0x3c>
 8000142:	0a09      	lsrs	r1, r1, #8
 8000144:	0bc3      	lsrs	r3, r0, #15
 8000146:	428b      	cmp	r3, r1
 8000148:	d301      	bcc.n	800014e <__udivsi3+0x46>
 800014a:	03cb      	lsls	r3, r1, #15
 800014c:	1ac0      	subs	r0, r0, r3
 800014e:	4152      	adcs	r2, r2
 8000150:	0b83      	lsrs	r3, r0, #14
 8000152:	428b      	cmp	r3, r1
 8000154:	d301      	bcc.n	800015a <__udivsi3+0x52>
 8000156:	038b      	lsls	r3, r1, #14
 8000158:	1ac0      	subs	r0, r0, r3
 800015a:	4152      	adcs	r2, r2
 800015c:	0b43      	lsrs	r3, r0, #13
 800015e:	428b      	cmp	r3, r1
 8000160:	d301      	bcc.n	8000166 <__udivsi3+0x5e>
 8000162:	034b      	lsls	r3, r1, #13
 8000164:	1ac0      	subs	r0, r0, r3
 8000166:	4152      	adcs	r2, r2
 8000168:	0b03      	lsrs	r3, r0, #12
 800016a:	428b      	cmp	r3, r1
 800016c:	d301      	bcc.n	8000172 <__udivsi3+0x6a>
 800016e:	030b      	lsls	r3, r1, #12
 8000170:	1ac0      	subs	r0, r0, r3
 8000172:	4152      	adcs	r2, r2
 8000174:	0ac3      	lsrs	r3, r0, #11
 8000176:	428b      	cmp	r3, r1
 8000178:	d301      	bcc.n	800017e <__udivsi3+0x76>
 800017a:	02cb      	lsls	r3, r1, #11
 800017c:	1ac0      	subs	r0, r0, r3
 800017e:	4152      	adcs	r2, r2
 8000180:	0a83      	lsrs	r3, r0, #10
 8000182:	428b      	cmp	r3, r1
 8000184:	d301      	bcc.n	800018a <__udivsi3+0x82>
 8000186:	028b      	lsls	r3, r1, #10
 8000188:	1ac0      	subs	r0, r0, r3
 800018a:	4152      	adcs	r2, r2
 800018c:	0a43      	lsrs	r3, r0, #9
 800018e:	428b      	cmp	r3, r1
 8000190:	d301      	bcc.n	8000196 <__udivsi3+0x8e>
 8000192:	024b      	lsls	r3, r1, #9
 8000194:	1ac0      	subs	r0, r0, r3
 8000196:	4152      	adcs	r2, r2
 8000198:	0a03      	lsrs	r3, r0, #8
 800019a:	428b      	cmp	r3, r1
 800019c:	d301      	bcc.n	80001a2 <__udivsi3+0x9a>
 800019e:	020b      	lsls	r3, r1, #8
 80001a0:	1ac0      	subs	r0, r0, r3
 80001a2:	4152      	adcs	r2, r2
 80001a4:	d2cd      	bcs.n	8000142 <__udivsi3+0x3a>
 80001a6:	09c3      	lsrs	r3, r0, #7
 80001a8:	428b      	cmp	r3, r1
 80001aa:	d301      	bcc.n	80001b0 <__udivsi3+0xa8>
 80001ac:	01cb      	lsls	r3, r1, #7
 80001ae:	1ac0      	subs	r0, r0, r3
 80001b0:	4152      	adcs	r2, r2
 80001b2:	0983      	lsrs	r3, r0, #6
 80001b4:	428b      	cmp	r3, r1
 80001b6:	d301      	bcc.n	80001bc <__udivsi3+0xb4>
 80001b8:	018b      	lsls	r3, r1, #6
 80001ba:	1ac0      	subs	r0, r0, r3
 80001bc:	4152      	adcs	r2, r2
 80001be:	0943      	lsrs	r3, r0, #5
 80001c0:	428b      	cmp	r3, r1
 80001c2:	d301      	bcc.n	80001c8 <__udivsi3+0xc0>
 80001c4:	014b      	lsls	r3, r1, #5
 80001c6:	1ac0      	subs	r0, r0, r3
 80001c8:	4152      	adcs	r2, r2
 80001ca:	0903      	lsrs	r3, r0, #4
 80001cc:	428b      	cmp	r3, r1
 80001ce:	d301      	bcc.n	80001d4 <__udivsi3+0xcc>
 80001d0:	010b      	lsls	r3, r1, #4
 80001d2:	1ac0      	subs	r0, r0, r3
 80001d4:	4152      	adcs	r2, r2
 80001d6:	08c3      	lsrs	r3, r0, #3
 80001d8:	428b      	cmp	r3, r1
 80001da:	d301      	bcc.n	80001e0 <__udivsi3+0xd8>
 80001dc:	00cb      	lsls	r3, r1, #3
 80001de:	1ac0      	subs	r0, r0, r3
 80001e0:	4152      	adcs	r2, r2
 80001e2:	0883      	lsrs	r3, r0, #2
 80001e4:	428b      	cmp	r3, r1
 80001e6:	d301      	bcc.n	80001ec <__udivsi3+0xe4>
 80001e8:	008b      	lsls	r3, r1, #2
 80001ea:	1ac0      	subs	r0, r0, r3
 80001ec:	4152      	adcs	r2, r2
 80001ee:	0843      	lsrs	r3, r0, #1
 80001f0:	428b      	cmp	r3, r1
 80001f2:	d301      	bcc.n	80001f8 <__udivsi3+0xf0>
 80001f4:	004b      	lsls	r3, r1, #1
 80001f6:	1ac0      	subs	r0, r0, r3
 80001f8:	4152      	adcs	r2, r2
 80001fa:	1a41      	subs	r1, r0, r1
 80001fc:	d200      	bcs.n	8000200 <__udivsi3+0xf8>
 80001fe:	4601      	mov	r1, r0
 8000200:	4152      	adcs	r2, r2
 8000202:	4610      	mov	r0, r2
 8000204:	4770      	bx	lr
 8000206:	e7ff      	b.n	8000208 <__udivsi3+0x100>
 8000208:	b501      	push	{r0, lr}
 800020a:	2000      	movs	r0, #0
 800020c:	f000 f806 	bl	800021c <__aeabi_idiv0>
 8000210:	bd02      	pop	{r1, pc}
 8000212:	46c0      	nop			@ (mov r8, r8)

08000214 <__aeabi_uidivmod>:
 8000214:	2900      	cmp	r1, #0
 8000216:	d0f7      	beq.n	8000208 <__udivsi3+0x100>
 8000218:	e776      	b.n	8000108 <__udivsi3>
 800021a:	4770      	bx	lr

0800021c <__aeabi_idiv0>:
 800021c:	4770      	bx	lr
 800021e:	46c0      	nop			@ (mov r8, r8)

08000220 <main>:
/**
  * @brief  The application entry point.
  * @retval int
  */
int main(void)
{
 8000220:	b580      	push	{r7, lr}
 8000222:	af00      	add	r7, sp, #0
  /* USER CODE END 1 */

  /* MCU Configuration--------------------------------------------------------*/

  /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
  HAL_Init();
 8000224:	f000 fa56 	bl	80006d4 <HAL_Init>
  /* USER CODE BEGIN Init */

  /* USER CODE END Init */

  /* Configure the system clock */
  SystemClock_Config();
 8000228:	f000 f806 	bl	8000238 <SystemClock_Config>
  /* USER CODE BEGIN SysInit */

  /* USER CODE END SysInit */

  /* Initialize all configured peripherals */
  MX_GPIO_Init();
 800022c:	f000 f8ac 	bl	8000388 <MX_GPIO_Init>
  MX_I2C1_Init();
 8000230:	f000 f86a 	bl	8000308 <MX_I2C1_Init>

  /* USER CODE END 2 */

  /* Infinite loop */
  /* USER CODE BEGIN WHILE */
  while (1)
 8000234:	46c0      	nop			@ (mov r8, r8)
 8000236:	e7fd      	b.n	8000234 <main+0x14>

08000238 <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 8000238:	b590      	push	{r4, r7, lr}
 800023a:	b099      	sub	sp, #100	@ 0x64
 800023c:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 800023e:	242c      	movs	r4, #44	@ 0x2c
 8000240:	193b      	adds	r3, r7, r4
 8000242:	0018      	movs	r0, r3
 8000244:	2334      	movs	r3, #52	@ 0x34
 8000246:	001a      	movs	r2, r3
 8000248:	2100      	movs	r1, #0
 800024a:	f001 fcef 	bl	8001c2c <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 800024e:	2318      	movs	r3, #24
 8000250:	18fb      	adds	r3, r7, r3
 8000252:	0018      	movs	r0, r3
 8000254:	2314      	movs	r3, #20
 8000256:	001a      	movs	r2, r3
 8000258:	2100      	movs	r1, #0
 800025a:	f001 fce7 	bl	8001c2c <memset>
  RCC_PeriphCLKInitTypeDef PeriphClkInit = {0};
 800025e:	003b      	movs	r3, r7
 8000260:	0018      	movs	r0, r3
 8000262:	2318      	movs	r3, #24
 8000264:	001a      	movs	r2, r3
 8000266:	2100      	movs	r1, #0
 8000268:	f001 fce0 	bl	8001c2c <memset>

  /** Configure the main internal regulator output voltage
  */
  __HAL_PWR_VOLTAGESCALING_CONFIG(PWR_REGULATOR_VOLTAGE_SCALE1);
 800026c:	4b24      	ldr	r3, [pc, #144]	@ (8000300 <SystemClock_Config+0xc8>)
 800026e:	681b      	ldr	r3, [r3, #0]
 8000270:	4a24      	ldr	r2, [pc, #144]	@ (8000304 <SystemClock_Config+0xcc>)
 8000272:	401a      	ands	r2, r3
 8000274:	4b22      	ldr	r3, [pc, #136]	@ (8000300 <SystemClock_Config+0xc8>)
 8000276:	2180      	movs	r1, #128	@ 0x80
 8000278:	0109      	lsls	r1, r1, #4
 800027a:	430a      	orrs	r2, r1
 800027c:	601a      	str	r2, [r3, #0]

  /** Initializes the RCC Oscillators according to the specified parameters
  * in the RCC_OscInitTypeDef structure.
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSI;
 800027e:	0021      	movs	r1, r4
 8000280:	187b      	adds	r3, r7, r1
 8000282:	2202      	movs	r2, #2
 8000284:	601a      	str	r2, [r3, #0]
  RCC_OscInitStruct.HSIState = RCC_HSI_ON;
 8000286:	187b      	adds	r3, r7, r1
 8000288:	2201      	movs	r2, #1
 800028a:	60da      	str	r2, [r3, #12]
  RCC_OscInitStruct.HSICalibrationValue = RCC_HSICALIBRATION_DEFAULT;
 800028c:	187b      	adds	r3, r7, r1
 800028e:	2210      	movs	r2, #16
 8000290:	611a      	str	r2, [r3, #16]
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_NONE;
 8000292:	187b      	adds	r3, r7, r1
 8000294:	2200      	movs	r2, #0
 8000296:	625a      	str	r2, [r3, #36]	@ 0x24
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 8000298:	187b      	adds	r3, r7, r1
 800029a:	0018      	movs	r0, r3
 800029c:	f000 fe50 	bl	8000f40 <HAL_RCC_OscConfig>
 80002a0:	1e03      	subs	r3, r0, #0
 80002a2:	d001      	beq.n	80002a8 <SystemClock_Config+0x70>
  {
    Error_Handler();
 80002a4:	f000 f932 	bl	800050c <Error_Handler>
  }

  /** Initializes the CPU, AHB and APB buses clocks
  */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 80002a8:	2118      	movs	r1, #24
 80002aa:	187b      	adds	r3, r7, r1
 80002ac:	220f      	movs	r2, #15
 80002ae:	601a      	str	r2, [r3, #0]
                              |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_HSI;
 80002b0:	187b      	adds	r3, r7, r1
 80002b2:	2201      	movs	r2, #1
 80002b4:	605a      	str	r2, [r3, #4]
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 80002b6:	187b      	adds	r3, r7, r1
 80002b8:	2200      	movs	r2, #0
 80002ba:	609a      	str	r2, [r3, #8]
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV1;
 80002bc:	187b      	adds	r3, r7, r1
 80002be:	2200      	movs	r2, #0
 80002c0:	60da      	str	r2, [r3, #12]
  RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV1;
 80002c2:	187b      	adds	r3, r7, r1
 80002c4:	2200      	movs	r2, #0
 80002c6:	611a      	str	r2, [r3, #16]

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_0) != HAL_OK)
 80002c8:	187b      	adds	r3, r7, r1
 80002ca:	2100      	movs	r1, #0
 80002cc:	0018      	movs	r0, r3
 80002ce:	f001 f9b3 	bl	8001638 <HAL_RCC_ClockConfig>
 80002d2:	1e03      	subs	r3, r0, #0
 80002d4:	d001      	beq.n	80002da <SystemClock_Config+0xa2>
  {
    Error_Handler();
 80002d6:	f000 f919 	bl	800050c <Error_Handler>
  }
  PeriphClkInit.PeriphClockSelection = RCC_PERIPHCLK_I2C1;
 80002da:	003b      	movs	r3, r7
 80002dc:	2208      	movs	r2, #8
 80002de:	601a      	str	r2, [r3, #0]
  PeriphClkInit.I2c1ClockSelection = RCC_I2C1CLKSOURCE_PCLK1;
 80002e0:	003b      	movs	r3, r7
 80002e2:	2200      	movs	r2, #0
 80002e4:	611a      	str	r2, [r3, #16]
  if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInit) != HAL_OK)
 80002e6:	003b      	movs	r3, r7
 80002e8:	0018      	movs	r0, r3
 80002ea:	f001 fb73 	bl	80019d4 <HAL_RCCEx_PeriphCLKConfig>
 80002ee:	1e03      	subs	r3, r0, #0
 80002f0:	d001      	beq.n	80002f6 <SystemClock_Config+0xbe>
  {
    Error_Handler();
 80002f2:	f000 f90b 	bl	800050c <Error_Handler>
  }
}
 80002f6:	46c0      	nop			@ (mov r8, r8)
 80002f8:	46bd      	mov	sp, r7
 80002fa:	b019      	add	sp, #100	@ 0x64
 80002fc:	bd90      	pop	{r4, r7, pc}
 80002fe:	46c0      	nop			@ (mov r8, r8)
 8000300:	40007000 	.word	0x40007000
 8000304:	ffffe7ff 	.word	0xffffe7ff

08000308 <MX_I2C1_Init>:
  * @brief I2C1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_I2C1_Init(void)
{
 8000308:	b580      	push	{r7, lr}
 800030a:	af00      	add	r7, sp, #0
  /* USER CODE END I2C1_Init 0 */

  /* USER CODE BEGIN I2C1_Init 1 */

  /* USER CODE END I2C1_Init 1 */
  hi2c1.Instance = I2C1;
 800030c:	4b1b      	ldr	r3, [pc, #108]	@ (800037c <MX_I2C1_Init+0x74>)
 800030e:	4a1c      	ldr	r2, [pc, #112]	@ (8000380 <MX_I2C1_Init+0x78>)
 8000310:	601a      	str	r2, [r3, #0]
  hi2c1.Init.Timing = 0x00503DF8;
 8000312:	4b1a      	ldr	r3, [pc, #104]	@ (800037c <MX_I2C1_Init+0x74>)
 8000314:	4a1b      	ldr	r2, [pc, #108]	@ (8000384 <MX_I2C1_Init+0x7c>)
 8000316:	605a      	str	r2, [r3, #4]
  hi2c1.Init.OwnAddress1 = 192;
 8000318:	4b18      	ldr	r3, [pc, #96]	@ (800037c <MX_I2C1_Init+0x74>)
 800031a:	22c0      	movs	r2, #192	@ 0xc0
 800031c:	609a      	str	r2, [r3, #8]
  hi2c1.Init.AddressingMode = I2C_ADDRESSINGMODE_7BIT;
 800031e:	4b17      	ldr	r3, [pc, #92]	@ (800037c <MX_I2C1_Init+0x74>)
 8000320:	2201      	movs	r2, #1
 8000322:	60da      	str	r2, [r3, #12]
  hi2c1.Init.DualAddressMode = I2C_DUALADDRESS_DISABLE;
 8000324:	4b15      	ldr	r3, [pc, #84]	@ (800037c <MX_I2C1_Init+0x74>)
 8000326:	2200      	movs	r2, #0
 8000328:	611a      	str	r2, [r3, #16]
  hi2c1.Init.OwnAddress2 = 0;
 800032a:	4b14      	ldr	r3, [pc, #80]	@ (800037c <MX_I2C1_Init+0x74>)
 800032c:	2200      	movs	r2, #0
 800032e:	615a      	str	r2, [r3, #20]
  hi2c1.Init.OwnAddress2Masks = I2C_OA2_NOMASK;
 8000330:	4b12      	ldr	r3, [pc, #72]	@ (800037c <MX_I2C1_Init+0x74>)
 8000332:	2200      	movs	r2, #0
 8000334:	619a      	str	r2, [r3, #24]
  hi2c1.Init.GeneralCallMode = I2C_GENERALCALL_DISABLE;
 8000336:	4b11      	ldr	r3, [pc, #68]	@ (800037c <MX_I2C1_Init+0x74>)
 8000338:	2200      	movs	r2, #0
 800033a:	61da      	str	r2, [r3, #28]
  hi2c1.Init.NoStretchMode = I2C_NOSTRETCH_DISABLE;
 800033c:	4b0f      	ldr	r3, [pc, #60]	@ (800037c <MX_I2C1_Init+0x74>)
 800033e:	2200      	movs	r2, #0
 8000340:	621a      	str	r2, [r3, #32]
  if (HAL_I2C_Init(&hi2c1) != HAL_OK)
 8000342:	4b0e      	ldr	r3, [pc, #56]	@ (800037c <MX_I2C1_Init+0x74>)
 8000344:	0018      	movs	r0, r3
 8000346:	f000 fcbd 	bl	8000cc4 <HAL_I2C_Init>
 800034a:	1e03      	subs	r3, r0, #0
 800034c:	d001      	beq.n	8000352 <MX_I2C1_Init+0x4a>
  {
    Error_Handler();
 800034e:	f000 f8dd 	bl	800050c <Error_Handler>
  }

  /** Configure Analogue filter
  */
  if (HAL_I2CEx_ConfigAnalogFilter(&hi2c1, I2C_ANALOGFILTER_ENABLE) != HAL_OK)
 8000352:	4b0a      	ldr	r3, [pc, #40]	@ (800037c <MX_I2C1_Init+0x74>)
 8000354:	2100      	movs	r1, #0
 8000356:	0018      	movs	r0, r3
 8000358:	f000 fd5a 	bl	8000e10 <HAL_I2CEx_ConfigAnalogFilter>
 800035c:	1e03      	subs	r3, r0, #0
 800035e:	d001      	beq.n	8000364 <MX_I2C1_Init+0x5c>
  {
    Error_Handler();
 8000360:	f000 f8d4 	bl	800050c <Error_Handler>
  }

  /** Configure Digital filter
  */
  if (HAL_I2CEx_ConfigDigitalFilter(&hi2c1, 0) != HAL_OK)
 8000364:	4b05      	ldr	r3, [pc, #20]	@ (800037c <MX_I2C1_Init+0x74>)
 8000366:	2100      	movs	r1, #0
 8000368:	0018      	movs	r0, r3
 800036a:	f000 fd9d 	bl	8000ea8 <HAL_I2CEx_ConfigDigitalFilter>
 800036e:	1e03      	subs	r3, r0, #0
 8000370:	d001      	beq.n	8000376 <MX_I2C1_Init+0x6e>
  {
    Error_Handler();
 8000372:	f000 f8cb 	bl	800050c <Error_Handler>
  }
  /* USER CODE BEGIN I2C1_Init 2 */

  /* USER CODE END I2C1_Init 2 */

}
 8000376:	46c0      	nop			@ (mov r8, r8)
 8000378:	46bd      	mov	sp, r7
 800037a:	bd80      	pop	{r7, pc}
 800037c:	20000028 	.word	0x20000028
 8000380:	40005400 	.word	0x40005400
 8000384:	00503df8 	.word	0x00503df8

08000388 <MX_GPIO_Init>:
  * @brief GPIO Initialization Function
  * @param None
  * @retval None
  */
static void MX_GPIO_Init(void)
{
 8000388:	b590      	push	{r4, r7, lr}
 800038a:	b089      	sub	sp, #36	@ 0x24
 800038c:	af00      	add	r7, sp, #0
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 800038e:	240c      	movs	r4, #12
 8000390:	193b      	adds	r3, r7, r4
 8000392:	0018      	movs	r0, r3
 8000394:	2314      	movs	r3, #20
 8000396:	001a      	movs	r2, r3
 8000398:	2100      	movs	r1, #0
 800039a:	f001 fc47 	bl	8001c2c <memset>
  /* USER CODE BEGIN MX_GPIO_Init_1 */

  /* USER CODE END MX_GPIO_Init_1 */

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOC_CLK_ENABLE();
 800039e:	4b57      	ldr	r3, [pc, #348]	@ (80004fc <MX_GPIO_Init+0x174>)
 80003a0:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 80003a2:	4b56      	ldr	r3, [pc, #344]	@ (80004fc <MX_GPIO_Init+0x174>)
 80003a4:	2104      	movs	r1, #4
 80003a6:	430a      	orrs	r2, r1
 80003a8:	62da      	str	r2, [r3, #44]	@ 0x2c
 80003aa:	4b54      	ldr	r3, [pc, #336]	@ (80004fc <MX_GPIO_Init+0x174>)
 80003ac:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80003ae:	2204      	movs	r2, #4
 80003b0:	4013      	ands	r3, r2
 80003b2:	60bb      	str	r3, [r7, #8]
 80003b4:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_GPIOA_CLK_ENABLE();
 80003b6:	4b51      	ldr	r3, [pc, #324]	@ (80004fc <MX_GPIO_Init+0x174>)
 80003b8:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 80003ba:	4b50      	ldr	r3, [pc, #320]	@ (80004fc <MX_GPIO_Init+0x174>)
 80003bc:	2101      	movs	r1, #1
 80003be:	430a      	orrs	r2, r1
 80003c0:	62da      	str	r2, [r3, #44]	@ 0x2c
 80003c2:	4b4e      	ldr	r3, [pc, #312]	@ (80004fc <MX_GPIO_Init+0x174>)
 80003c4:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80003c6:	2201      	movs	r2, #1
 80003c8:	4013      	ands	r3, r2
 80003ca:	607b      	str	r3, [r7, #4]
 80003cc:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_GPIOB_CLK_ENABLE();
 80003ce:	4b4b      	ldr	r3, [pc, #300]	@ (80004fc <MX_GPIO_Init+0x174>)
 80003d0:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 80003d2:	4b4a      	ldr	r3, [pc, #296]	@ (80004fc <MX_GPIO_Init+0x174>)
 80003d4:	2102      	movs	r1, #2
 80003d6:	430a      	orrs	r2, r1
 80003d8:	62da      	str	r2, [r3, #44]	@ 0x2c
 80003da:	4b48      	ldr	r3, [pc, #288]	@ (80004fc <MX_GPIO_Init+0x174>)
 80003dc:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80003de:	2202      	movs	r2, #2
 80003e0:	4013      	ands	r3, r2
 80003e2:	603b      	str	r3, [r7, #0]
 80003e4:	683b      	ldr	r3, [r7, #0]

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOA, DB7_Pin|DB6_Pin|DB5_Pin|DB4_Pin
 80003e6:	4946      	ldr	r1, [pc, #280]	@ (8000500 <MX_GPIO_Init+0x178>)
 80003e8:	23a0      	movs	r3, #160	@ 0xa0
 80003ea:	05db      	lsls	r3, r3, #23
 80003ec:	2200      	movs	r2, #0
 80003ee:	0018      	movs	r0, r3
 80003f0:	f000 fc24 	bl	8000c3c <HAL_GPIO_WritePin>
                          |DB3_Pin|DB2_Pin|DB1_Pin|DB0_Pin
                          |TEMP_CONTROL_Pin, GPIO_PIN_RESET);

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOB, MDO_RW_Pin|MDO_RS_Pin, GPIO_PIN_RESET);
 80003f4:	4b43      	ldr	r3, [pc, #268]	@ (8000504 <MX_GPIO_Init+0x17c>)
 80003f6:	2200      	movs	r2, #0
 80003f8:	2103      	movs	r1, #3
 80003fa:	0018      	movs	r0, r3
 80003fc:	f000 fc1e 	bl	8000c3c <HAL_GPIO_WritePin>

  /*Configure GPIO pin : MDI_OCALERT_Pin */
  GPIO_InitStruct.Pin = MDI_OCALERT_Pin;
 8000400:	193b      	adds	r3, r7, r4
 8000402:	2280      	movs	r2, #128	@ 0x80
 8000404:	01d2      	lsls	r2, r2, #7
 8000406:	601a      	str	r2, [r3, #0]
  GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 8000408:	193b      	adds	r3, r7, r4
 800040a:	2200      	movs	r2, #0
 800040c:	605a      	str	r2, [r3, #4]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 800040e:	193b      	adds	r3, r7, r4
 8000410:	2200      	movs	r2, #0
 8000412:	609a      	str	r2, [r3, #8]
  HAL_GPIO_Init(MDI_OCALERT_GPIO_Port, &GPIO_InitStruct);
 8000414:	193b      	adds	r3, r7, r4
 8000416:	4a3c      	ldr	r2, [pc, #240]	@ (8000508 <MX_GPIO_Init+0x180>)
 8000418:	0019      	movs	r1, r3
 800041a:	0010      	movs	r0, r2
 800041c:	f000 faa8 	bl	8000970 <HAL_GPIO_Init>

  /*Configure GPIO pins : DB7_Pin DB6_Pin DB5_Pin DB4_Pin
                           DB3_Pin DB2_Pin DB1_Pin DB0_Pin
                           TEMP_CONTROL_Pin */
  GPIO_InitStruct.Pin = DB7_Pin|DB6_Pin|DB5_Pin|DB4_Pin
 8000420:	193b      	adds	r3, r7, r4
 8000422:	4a37      	ldr	r2, [pc, #220]	@ (8000500 <MX_GPIO_Init+0x178>)
 8000424:	601a      	str	r2, [r3, #0]
                          |DB3_Pin|DB2_Pin|DB1_Pin|DB0_Pin
                          |TEMP_CONTROL_Pin;
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8000426:	193b      	adds	r3, r7, r4
 8000428:	2201      	movs	r2, #1
 800042a:	605a      	str	r2, [r3, #4]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 800042c:	193b      	adds	r3, r7, r4
 800042e:	2200      	movs	r2, #0
 8000430:	609a      	str	r2, [r3, #8]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8000432:	193b      	adds	r3, r7, r4
 8000434:	2200      	movs	r2, #0
 8000436:	60da      	str	r2, [r3, #12]
  HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8000438:	193a      	adds	r2, r7, r4
 800043a:	23a0      	movs	r3, #160	@ 0xa0
 800043c:	05db      	lsls	r3, r3, #23
 800043e:	0011      	movs	r1, r2
 8000440:	0018      	movs	r0, r3
 8000442:	f000 fa95 	bl	8000970 <HAL_GPIO_Init>

  /*Configure GPIO pins : MDO_RW_Pin MDO_RS_Pin */
  GPIO_InitStruct.Pin = MDO_RW_Pin|MDO_RS_Pin;
 8000446:	193b      	adds	r3, r7, r4
 8000448:	2203      	movs	r2, #3
 800044a:	601a      	str	r2, [r3, #0]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 800044c:	193b      	adds	r3, r7, r4
 800044e:	2201      	movs	r2, #1
 8000450:	605a      	str	r2, [r3, #4]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000452:	193b      	adds	r3, r7, r4
 8000454:	2200      	movs	r2, #0
 8000456:	609a      	str	r2, [r3, #8]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8000458:	193b      	adds	r3, r7, r4
 800045a:	2200      	movs	r2, #0
 800045c:	60da      	str	r2, [r3, #12]
  HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 800045e:	193b      	adds	r3, r7, r4
 8000460:	4a28      	ldr	r2, [pc, #160]	@ (8000504 <MX_GPIO_Init+0x17c>)
 8000462:	0019      	movs	r1, r3
 8000464:	0010      	movs	r0, r2
 8000466:	f000 fa83 	bl	8000970 <HAL_GPIO_Init>

  /*Configure GPIO pins : BUTTON1_Pin BUTTON2_Pin ALERT4_Pin ALERT3_Pin
                           ALERT2_Pin */
  GPIO_InitStruct.Pin = BUTTON1_Pin|BUTTON2_Pin|ALERT4_Pin|ALERT3_Pin
 800046a:	193b      	adds	r3, r7, r4
 800046c:	229e      	movs	r2, #158	@ 0x9e
 800046e:	0212      	lsls	r2, r2, #8
 8000470:	601a      	str	r2, [r3, #0]
                          |ALERT2_Pin;
  GPIO_InitStruct.Mode = GPIO_MODE_IT_RISING;
 8000472:	193b      	adds	r3, r7, r4
 8000474:	2288      	movs	r2, #136	@ 0x88
 8000476:	0352      	lsls	r2, r2, #13
 8000478:	605a      	str	r2, [r3, #4]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 800047a:	193b      	adds	r3, r7, r4
 800047c:	2200      	movs	r2, #0
 800047e:	609a      	str	r2, [r3, #8]
  HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8000480:	193a      	adds	r2, r7, r4
 8000482:	23a0      	movs	r3, #160	@ 0xa0
 8000484:	05db      	lsls	r3, r3, #23
 8000486:	0011      	movs	r1, r2
 8000488:	0018      	movs	r0, r3
 800048a:	f000 fa71 	bl	8000970 <HAL_GPIO_Init>

  /*Configure GPIO pin : ALERT1_Pin */
  GPIO_InitStruct.Pin = ALERT1_Pin;
 800048e:	0021      	movs	r1, r4
 8000490:	187b      	adds	r3, r7, r1
 8000492:	2208      	movs	r2, #8
 8000494:	601a      	str	r2, [r3, #0]
  GPIO_InitStruct.Mode = GPIO_MODE_IT_RISING;
 8000496:	187b      	adds	r3, r7, r1
 8000498:	2288      	movs	r2, #136	@ 0x88
 800049a:	0352      	lsls	r2, r2, #13
 800049c:	605a      	str	r2, [r3, #4]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 800049e:	187b      	adds	r3, r7, r1
 80004a0:	2200      	movs	r2, #0
 80004a2:	609a      	str	r2, [r3, #8]
  HAL_GPIO_Init(ALERT1_GPIO_Port, &GPIO_InitStruct);
 80004a4:	000c      	movs	r4, r1
 80004a6:	187b      	adds	r3, r7, r1
 80004a8:	4a16      	ldr	r2, [pc, #88]	@ (8000504 <MX_GPIO_Init+0x17c>)
 80004aa:	0019      	movs	r1, r3
 80004ac:	0010      	movs	r0, r2
 80004ae:	f000 fa5f 	bl	8000970 <HAL_GPIO_Init>

  /*Configure GPIO pin : SCALERT_Pin */
  GPIO_InitStruct.Pin = SCALERT_Pin;
 80004b2:	0021      	movs	r1, r4
 80004b4:	187b      	adds	r3, r7, r1
 80004b6:	2210      	movs	r2, #16
 80004b8:	601a      	str	r2, [r3, #0]
  GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 80004ba:	187b      	adds	r3, r7, r1
 80004bc:	2200      	movs	r2, #0
 80004be:	605a      	str	r2, [r3, #4]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80004c0:	187b      	adds	r3, r7, r1
 80004c2:	2200      	movs	r2, #0
 80004c4:	609a      	str	r2, [r3, #8]
  HAL_GPIO_Init(SCALERT_GPIO_Port, &GPIO_InitStruct);
 80004c6:	187b      	adds	r3, r7, r1
 80004c8:	4a0e      	ldr	r2, [pc, #56]	@ (8000504 <MX_GPIO_Init+0x17c>)
 80004ca:	0019      	movs	r1, r3
 80004cc:	0010      	movs	r0, r2
 80004ce:	f000 fa4f 	bl	8000970 <HAL_GPIO_Init>

  /* EXTI interrupt init*/
  HAL_NVIC_SetPriority(EXTI2_3_IRQn, 3, 0);
 80004d2:	2200      	movs	r2, #0
 80004d4:	2103      	movs	r1, #3
 80004d6:	2006      	movs	r0, #6
 80004d8:	f000 fa18 	bl	800090c <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(EXTI2_3_IRQn);
 80004dc:	2006      	movs	r0, #6
 80004de:	f000 fa2a 	bl	8000936 <HAL_NVIC_EnableIRQ>

  HAL_NVIC_SetPriority(EXTI4_15_IRQn, 3, 0);
 80004e2:	2200      	movs	r2, #0
 80004e4:	2103      	movs	r1, #3
 80004e6:	2007      	movs	r0, #7
 80004e8:	f000 fa10 	bl	800090c <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(EXTI4_15_IRQn);
 80004ec:	2007      	movs	r0, #7
 80004ee:	f000 fa22 	bl	8000936 <HAL_NVIC_EnableIRQ>

  /* USER CODE BEGIN MX_GPIO_Init_2 */

  /* USER CODE END MX_GPIO_Init_2 */
}
 80004f2:	46c0      	nop			@ (mov r8, r8)
 80004f4:	46bd      	mov	sp, r7
 80004f6:	b009      	add	sp, #36	@ 0x24
 80004f8:	bd90      	pop	{r4, r7, pc}
 80004fa:	46c0      	nop			@ (mov r8, r8)
 80004fc:	40021000 	.word	0x40021000
 8000500:	000001ff 	.word	0x000001ff
 8000504:	50000400 	.word	0x50000400
 8000508:	50000800 	.word	0x50000800

0800050c <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
 800050c:	b580      	push	{r7, lr}
 800050e:	af00      	add	r7, sp, #0
  \details Disables IRQ interrupts by setting the I-bit in the CPSR.
           Can only be executed in Privileged modes.
 */
__STATIC_FORCEINLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
 8000510:	b672      	cpsid	i
}
 8000512:	46c0      	nop			@ (mov r8, r8)
  /* USER CODE BEGIN Error_Handler_Debug */
  /* User can add his own implementation to report the HAL error return state */
  __disable_irq();
  while (1)
 8000514:	46c0      	nop			@ (mov r8, r8)
 8000516:	e7fd      	b.n	8000514 <Error_Handler+0x8>

08000518 <HAL_MspInit>:
/* USER CODE END 0 */
/**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 8000518:	b580      	push	{r7, lr}
 800051a:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_SYSCFG_CLK_ENABLE();
 800051c:	4b07      	ldr	r3, [pc, #28]	@ (800053c <HAL_MspInit+0x24>)
 800051e:	6b5a      	ldr	r2, [r3, #52]	@ 0x34
 8000520:	4b06      	ldr	r3, [pc, #24]	@ (800053c <HAL_MspInit+0x24>)
 8000522:	2101      	movs	r1, #1
 8000524:	430a      	orrs	r2, r1
 8000526:	635a      	str	r2, [r3, #52]	@ 0x34
  __HAL_RCC_PWR_CLK_ENABLE();
 8000528:	4b04      	ldr	r3, [pc, #16]	@ (800053c <HAL_MspInit+0x24>)
 800052a:	6b9a      	ldr	r2, [r3, #56]	@ 0x38
 800052c:	4b03      	ldr	r3, [pc, #12]	@ (800053c <HAL_MspInit+0x24>)
 800052e:	2180      	movs	r1, #128	@ 0x80
 8000530:	0549      	lsls	r1, r1, #21
 8000532:	430a      	orrs	r2, r1
 8000534:	639a      	str	r2, [r3, #56]	@ 0x38
  /* System interrupt init*/

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 8000536:	46c0      	nop			@ (mov r8, r8)
 8000538:	46bd      	mov	sp, r7
 800053a:	bd80      	pop	{r7, pc}
 800053c:	40021000 	.word	0x40021000

08000540 <HAL_I2C_MspInit>:
  * This function configures the hardware resources used in this example
  * @param hi2c: I2C handle pointer
  * @retval None
  */
void HAL_I2C_MspInit(I2C_HandleTypeDef* hi2c)
{
 8000540:	b590      	push	{r4, r7, lr}
 8000542:	b089      	sub	sp, #36	@ 0x24
 8000544:	af00      	add	r7, sp, #0
 8000546:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8000548:	240c      	movs	r4, #12
 800054a:	193b      	adds	r3, r7, r4
 800054c:	0018      	movs	r0, r3
 800054e:	2314      	movs	r3, #20
 8000550:	001a      	movs	r2, r3
 8000552:	2100      	movs	r1, #0
 8000554:	f001 fb6a 	bl	8001c2c <memset>
  if(hi2c->Instance==I2C1)
 8000558:	687b      	ldr	r3, [r7, #4]
 800055a:	681b      	ldr	r3, [r3, #0]
 800055c:	4a17      	ldr	r2, [pc, #92]	@ (80005bc <HAL_I2C_MspInit+0x7c>)
 800055e:	4293      	cmp	r3, r2
 8000560:	d128      	bne.n	80005b4 <HAL_I2C_MspInit+0x74>
  {
    /* USER CODE BEGIN I2C1_MspInit 0 */

    /* USER CODE END I2C1_MspInit 0 */

    __HAL_RCC_GPIOB_CLK_ENABLE();
 8000562:	4b17      	ldr	r3, [pc, #92]	@ (80005c0 <HAL_I2C_MspInit+0x80>)
 8000564:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8000566:	4b16      	ldr	r3, [pc, #88]	@ (80005c0 <HAL_I2C_MspInit+0x80>)
 8000568:	2102      	movs	r1, #2
 800056a:	430a      	orrs	r2, r1
 800056c:	62da      	str	r2, [r3, #44]	@ 0x2c
 800056e:	4b14      	ldr	r3, [pc, #80]	@ (80005c0 <HAL_I2C_MspInit+0x80>)
 8000570:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8000572:	2202      	movs	r2, #2
 8000574:	4013      	ands	r3, r2
 8000576:	60bb      	str	r3, [r7, #8]
 8000578:	68bb      	ldr	r3, [r7, #8]
    /**I2C1 GPIO Configuration
    PB6     ------> I2C1_SCL
    PB7     ------> I2C1_SDA
    */
    GPIO_InitStruct.Pin = GPIO_PIN_6|GPIO_PIN_7;
 800057a:	0021      	movs	r1, r4
 800057c:	187b      	adds	r3, r7, r1
 800057e:	22c0      	movs	r2, #192	@ 0xc0
 8000580:	601a      	str	r2, [r3, #0]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_OD;
 8000582:	187b      	adds	r3, r7, r1
 8000584:	2212      	movs	r2, #18
 8000586:	605a      	str	r2, [r3, #4]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000588:	187b      	adds	r3, r7, r1
 800058a:	2200      	movs	r2, #0
 800058c:	609a      	str	r2, [r3, #8]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 800058e:	187b      	adds	r3, r7, r1
 8000590:	2203      	movs	r2, #3
 8000592:	60da      	str	r2, [r3, #12]
    GPIO_InitStruct.Alternate = GPIO_AF1_I2C1;
 8000594:	187b      	adds	r3, r7, r1
 8000596:	2201      	movs	r2, #1
 8000598:	611a      	str	r2, [r3, #16]
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 800059a:	187b      	adds	r3, r7, r1
 800059c:	4a09      	ldr	r2, [pc, #36]	@ (80005c4 <HAL_I2C_MspInit+0x84>)
 800059e:	0019      	movs	r1, r3
 80005a0:	0010      	movs	r0, r2
 80005a2:	f000 f9e5 	bl	8000970 <HAL_GPIO_Init>

    /* Peripheral clock enable */
    __HAL_RCC_I2C1_CLK_ENABLE();
 80005a6:	4b06      	ldr	r3, [pc, #24]	@ (80005c0 <HAL_I2C_MspInit+0x80>)
 80005a8:	6b9a      	ldr	r2, [r3, #56]	@ 0x38
 80005aa:	4b05      	ldr	r3, [pc, #20]	@ (80005c0 <HAL_I2C_MspInit+0x80>)
 80005ac:	2180      	movs	r1, #128	@ 0x80
 80005ae:	0389      	lsls	r1, r1, #14
 80005b0:	430a      	orrs	r2, r1
 80005b2:	639a      	str	r2, [r3, #56]	@ 0x38

    /* USER CODE END I2C1_MspInit 1 */

  }

}
 80005b4:	46c0      	nop			@ (mov r8, r8)
 80005b6:	46bd      	mov	sp, r7
 80005b8:	b009      	add	sp, #36	@ 0x24
 80005ba:	bd90      	pop	{r4, r7, pc}
 80005bc:	40005400 	.word	0x40005400
 80005c0:	40021000 	.word	0x40021000
 80005c4:	50000400 	.word	0x50000400

080005c8 <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 80005c8:	b580      	push	{r7, lr}
 80005ca:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
   while (1)
 80005cc:	46c0      	nop			@ (mov r8, r8)
 80005ce:	e7fd      	b.n	80005cc <NMI_Handler+0x4>

080005d0 <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 80005d0:	b580      	push	{r7, lr}
 80005d2:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 80005d4:	46c0      	nop			@ (mov r8, r8)
 80005d6:	e7fd      	b.n	80005d4 <HardFault_Handler+0x4>

080005d8 <SVC_Handler>:

/**
  * @brief This function handles System service call via SWI instruction.
  */
void SVC_Handler(void)
{
 80005d8:	b580      	push	{r7, lr}
 80005da:	af00      	add	r7, sp, #0

  /* USER CODE END SVC_IRQn 0 */
  /* USER CODE BEGIN SVC_IRQn 1 */

  /* USER CODE END SVC_IRQn 1 */
}
 80005dc:	46c0      	nop			@ (mov r8, r8)
 80005de:	46bd      	mov	sp, r7
 80005e0:	bd80      	pop	{r7, pc}

080005e2 <PendSV_Handler>:

/**
  * @brief This function handles Pendable request for system service.
  */
void PendSV_Handler(void)
{
 80005e2:	b580      	push	{r7, lr}
 80005e4:	af00      	add	r7, sp, #0

  /* USER CODE END PendSV_IRQn 0 */
  /* USER CODE BEGIN PendSV_IRQn 1 */

  /* USER CODE END PendSV_IRQn 1 */
}
 80005e6:	46c0      	nop			@ (mov r8, r8)
 80005e8:	46bd      	mov	sp, r7
 80005ea:	bd80      	pop	{r7, pc}

080005ec <SysTick_Handler>:

/**
  * @brief This function handles System tick timer.
  */
void SysTick_Handler(void)
{
 80005ec:	b580      	push	{r7, lr}
 80005ee:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SysTick_IRQn 0 */

  /* USER CODE END SysTick_IRQn 0 */
  HAL_IncTick();
 80005f0:	f000 f8c4 	bl	800077c <HAL_IncTick>
  /* USER CODE BEGIN SysTick_IRQn 1 */

  /* USER CODE END SysTick_IRQn 1 */
}
 80005f4:	46c0      	nop			@ (mov r8, r8)
 80005f6:	46bd      	mov	sp, r7
 80005f8:	bd80      	pop	{r7, pc}

080005fa <EXTI2_3_IRQHandler>:

/**
  * @brief This function handles EXTI line 2 and line 3 interrupts.
  */
void EXTI2_3_IRQHandler(void)
{
 80005fa:	b580      	push	{r7, lr}
 80005fc:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN EXTI2_3_IRQn 0 */

  /* USER CODE END EXTI2_3_IRQn 0 */
  HAL_GPIO_EXTI_IRQHandler(ALERT1_Pin);
 80005fe:	2008      	movs	r0, #8
 8000600:	f000 fb3a 	bl	8000c78 <HAL_GPIO_EXTI_IRQHandler>
  /* USER CODE BEGIN EXTI2_3_IRQn 1 */

  /* USER CODE END EXTI2_3_IRQn 1 */
}
 8000604:	46c0      	nop			@ (mov r8, r8)
 8000606:	46bd      	mov	sp, r7
 8000608:	bd80      	pop	{r7, pc}

0800060a <EXTI4_15_IRQHandler>:

/**
  * @brief This function handles EXTI line 4 to 15 interrupts.
  */
void EXTI4_15_IRQHandler(void)
{
 800060a:	b580      	push	{r7, lr}
 800060c:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN EXTI4_15_IRQn 0 */

  /* USER CODE END EXTI4_15_IRQn 0 */
  HAL_GPIO_EXTI_IRQHandler(BUTTON1_Pin);
 800060e:	2380      	movs	r3, #128	@ 0x80
 8000610:	009b      	lsls	r3, r3, #2
 8000612:	0018      	movs	r0, r3
 8000614:	f000 fb30 	bl	8000c78 <HAL_GPIO_EXTI_IRQHandler>
  HAL_GPIO_EXTI_IRQHandler(BUTTON2_Pin);
 8000618:	2380      	movs	r3, #128	@ 0x80
 800061a:	00db      	lsls	r3, r3, #3
 800061c:	0018      	movs	r0, r3
 800061e:	f000 fb2b 	bl	8000c78 <HAL_GPIO_EXTI_IRQHandler>
  HAL_GPIO_EXTI_IRQHandler(ALERT4_Pin);
 8000622:	2380      	movs	r3, #128	@ 0x80
 8000624:	011b      	lsls	r3, r3, #4
 8000626:	0018      	movs	r0, r3
 8000628:	f000 fb26 	bl	8000c78 <HAL_GPIO_EXTI_IRQHandler>
  HAL_GPIO_EXTI_IRQHandler(ALERT3_Pin);
 800062c:	2380      	movs	r3, #128	@ 0x80
 800062e:	015b      	lsls	r3, r3, #5
 8000630:	0018      	movs	r0, r3
 8000632:	f000 fb21 	bl	8000c78 <HAL_GPIO_EXTI_IRQHandler>
  HAL_GPIO_EXTI_IRQHandler(ALERT2_Pin);
 8000636:	2380      	movs	r3, #128	@ 0x80
 8000638:	021b      	lsls	r3, r3, #8
 800063a:	0018      	movs	r0, r3
 800063c:	f000 fb1c 	bl	8000c78 <HAL_GPIO_EXTI_IRQHandler>
  /* USER CODE BEGIN EXTI4_15_IRQn 1 */

  /* USER CODE END EXTI4_15_IRQn 1 */
}
 8000640:	46c0      	nop			@ (mov r8, r8)
 8000642:	46bd      	mov	sp, r7
 8000644:	bd80      	pop	{r7, pc}

08000646 <SystemInit>:
  * @brief  Setup the microcontroller system.
  * @param  None
  * @retval None
  */
void SystemInit (void)
{
 8000646:	b580      	push	{r7, lr}
 8000648:	af00      	add	r7, sp, #0
  /* Configure the Vector Table location add offset address ------------------*/
#if defined (USER_VECT_TAB_ADDRESS)
  SCB->VTOR = VECT_TAB_BASE_ADDRESS | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal SRAM */
#endif /* USER_VECT_TAB_ADDRESS */
}
 800064a:	46c0      	nop			@ (mov r8, r8)
 800064c:	46bd      	mov	sp, r7
 800064e:	bd80      	pop	{r7, pc}

08000650 <Reset_Handler>:

    .section  .text.Reset_Handler
  .weak  Reset_Handler
  .type  Reset_Handler, %function
Reset_Handler:  
   ldr   r0, =_estack
 8000650:	4813      	ldr	r0, [pc, #76]	@ (80006a0 <LoopForever+0x2>)
   mov   sp, r0          /* set stack pointer */
 8000652:	4685      	mov	sp, r0
   
/* Call the clock system initialization function.*/
  bl  SystemInit
 8000654:	f7ff fff7 	bl	8000646 <SystemInit>

/*Check if boot space corresponds to system memory*/

    LDR R0,=0x00000004
 8000658:	4812      	ldr	r0, [pc, #72]	@ (80006a4 <LoopForever+0x6>)
    LDR R1, [R0]
 800065a:	6801      	ldr	r1, [r0, #0]
    LSRS R1, R1, #24
 800065c:	0e09      	lsrs	r1, r1, #24
    LDR R2,=0x1F
 800065e:	4a12      	ldr	r2, [pc, #72]	@ (80006a8 <LoopForever+0xa>)
    CMP R1, R2
 8000660:	4291      	cmp	r1, r2
    BNE ApplicationStart
 8000662:	d105      	bne.n	8000670 <ApplicationStart>

 /*SYSCFG clock enable*/
    LDR R0,=0x40021034
 8000664:	4811      	ldr	r0, [pc, #68]	@ (80006ac <LoopForever+0xe>)
    LDR R1,=0x00000001
 8000666:	4912      	ldr	r1, [pc, #72]	@ (80006b0 <LoopForever+0x12>)
    STR R1, [R0]
 8000668:	6001      	str	r1, [r0, #0]

/*Set CFGR1 register with flash memory remap at address 0*/
    LDR R0,=0x40010000
 800066a:	4812      	ldr	r0, [pc, #72]	@ (80006b4 <LoopForever+0x16>)
    LDR R1,=0x00000000
 800066c:	4912      	ldr	r1, [pc, #72]	@ (80006b8 <LoopForever+0x1a>)
    STR R1, [R0]
 800066e:	6001      	str	r1, [r0, #0]

08000670 <ApplicationStart>:

ApplicationStart:
/* Copy the data segment initializers from flash to SRAM */
  ldr r0, =_sdata
 8000670:	4812      	ldr	r0, [pc, #72]	@ (80006bc <LoopForever+0x1e>)
  ldr r1, =_edata
 8000672:	4913      	ldr	r1, [pc, #76]	@ (80006c0 <LoopForever+0x22>)
  ldr r2, =_sidata
 8000674:	4a13      	ldr	r2, [pc, #76]	@ (80006c4 <LoopForever+0x26>)
  movs r3, #0
 8000676:	2300      	movs	r3, #0
  b LoopCopyDataInit
 8000678:	e002      	b.n	8000680 <LoopCopyDataInit>

0800067a <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 800067a:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 800067c:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 800067e:	3304      	adds	r3, #4

08000680 <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 8000680:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 8000682:	428c      	cmp	r4, r1
  bcc CopyDataInit
 8000684:	d3f9      	bcc.n	800067a <CopyDataInit>
  
/* Zero fill the bss segment. */
  ldr r2, =_sbss
 8000686:	4a10      	ldr	r2, [pc, #64]	@ (80006c8 <LoopForever+0x2a>)
  ldr r4, =_ebss
 8000688:	4c10      	ldr	r4, [pc, #64]	@ (80006cc <LoopForever+0x2e>)
  movs r3, #0
 800068a:	2300      	movs	r3, #0
  b LoopFillZerobss
 800068c:	e001      	b.n	8000692 <LoopFillZerobss>

0800068e <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 800068e:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 8000690:	3204      	adds	r2, #4

08000692 <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 8000692:	42a2      	cmp	r2, r4
  bcc FillZerobss
 8000694:	d3fb      	bcc.n	800068e <FillZerobss>

/* Call static constructors */
    bl __libc_init_array
 8000696:	f001 fad1 	bl	8001c3c <__libc_init_array>
/* Call the application's entry point.*/
  bl  main
 800069a:	f7ff fdc1 	bl	8000220 <main>

0800069e <LoopForever>:

LoopForever:
    b LoopForever
 800069e:	e7fe      	b.n	800069e <LoopForever>
   ldr   r0, =_estack
 80006a0:	20000800 	.word	0x20000800
    LDR R0,=0x00000004
 80006a4:	00000004 	.word	0x00000004
    LDR R2,=0x1F
 80006a8:	0000001f 	.word	0x0000001f
    LDR R0,=0x40021034
 80006ac:	40021034 	.word	0x40021034
    LDR R1,=0x00000001
 80006b0:	00000001 	.word	0x00000001
    LDR R0,=0x40010000
 80006b4:	40010000 	.word	0x40010000
    LDR R1,=0x00000000
 80006b8:	00000000 	.word	0x00000000
  ldr r0, =_sdata
 80006bc:	20000000 	.word	0x20000000
  ldr r1, =_edata
 80006c0:	2000000c 	.word	0x2000000c
  ldr r2, =_sidata
 80006c4:	08001cc0 	.word	0x08001cc0
  ldr r2, =_sbss
 80006c8:	2000000c 	.word	0x2000000c
  ldr r4, =_ebss
 80006cc:	20000080 	.word	0x20000080

080006d0 <ADC1_IRQHandler>:
 * @retval : None
*/
    .section  .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b  Infinite_Loop
 80006d0:	e7fe      	b.n	80006d0 <ADC1_IRQHandler>
	...

080006d4 <HAL_Init>:
  *        In the default implementation,Systick is used as source of time base.
  *        the tick variable is incremented each 1ms in its ISR.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 80006d4:	b580      	push	{r7, lr}
 80006d6:	b082      	sub	sp, #8
 80006d8:	af00      	add	r7, sp, #0
  HAL_StatusTypeDef  status = HAL_OK;
 80006da:	1dfb      	adds	r3, r7, #7
 80006dc:	2200      	movs	r2, #0
 80006de:	701a      	strb	r2, [r3, #0]
#if (BUFFER_CACHE_DISABLE != 0)
  __HAL_FLASH_BUFFER_CACHE_DISABLE();
#endif /* BUFFER_CACHE_DISABLE */

#if (PREREAD_ENABLE != 0)
  __HAL_FLASH_PREREAD_BUFFER_ENABLE();
 80006e0:	4b0b      	ldr	r3, [pc, #44]	@ (8000710 <HAL_Init+0x3c>)
 80006e2:	681a      	ldr	r2, [r3, #0]
 80006e4:	4b0a      	ldr	r3, [pc, #40]	@ (8000710 <HAL_Init+0x3c>)
 80006e6:	2140      	movs	r1, #64	@ 0x40
 80006e8:	430a      	orrs	r2, r1
 80006ea:	601a      	str	r2, [r3, #0]
#if (PREFETCH_ENABLE != 0)
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
#endif /* PREFETCH_ENABLE */

  /* Use SysTick as time base source and configure 1ms tick (default clock after Reset is MSI) */
  if (HAL_InitTick(TICK_INT_PRIORITY) != HAL_OK)
 80006ec:	2003      	movs	r0, #3
 80006ee:	f000 f811 	bl	8000714 <HAL_InitTick>
 80006f2:	1e03      	subs	r3, r0, #0
 80006f4:	d003      	beq.n	80006fe <HAL_Init+0x2a>
  {
    status = HAL_ERROR;
 80006f6:	1dfb      	adds	r3, r7, #7
 80006f8:	2201      	movs	r2, #1
 80006fa:	701a      	strb	r2, [r3, #0]
 80006fc:	e001      	b.n	8000702 <HAL_Init+0x2e>
  }
  else
  {
    /* Init the low level hardware */
    HAL_MspInit();
 80006fe:	f7ff ff0b 	bl	8000518 <HAL_MspInit>
  }

  /* Return function status */
  return status;
 8000702:	1dfb      	adds	r3, r7, #7
 8000704:	781b      	ldrb	r3, [r3, #0]
}
 8000706:	0018      	movs	r0, r3
 8000708:	46bd      	mov	sp, r7
 800070a:	b002      	add	sp, #8
 800070c:	bd80      	pop	{r7, pc}
 800070e:	46c0      	nop			@ (mov r8, r8)
 8000710:	40022000 	.word	0x40022000

08000714 <HAL_InitTick>:
  *       implementation  in user file.
  * @param TickPriority Tick interrupt priority.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 8000714:	b590      	push	{r4, r7, lr}
 8000716:	b083      	sub	sp, #12
 8000718:	af00      	add	r7, sp, #0
 800071a:	6078      	str	r0, [r7, #4]
  /* Configure the SysTick to have interrupt in 1ms time basis*/
  if (HAL_SYSTICK_Config(SystemCoreClock / (1000U / uwTickFreq)) > 0U)
 800071c:	4b14      	ldr	r3, [pc, #80]	@ (8000770 <HAL_InitTick+0x5c>)
 800071e:	681c      	ldr	r4, [r3, #0]
 8000720:	4b14      	ldr	r3, [pc, #80]	@ (8000774 <HAL_InitTick+0x60>)
 8000722:	781b      	ldrb	r3, [r3, #0]
 8000724:	0019      	movs	r1, r3
 8000726:	23fa      	movs	r3, #250	@ 0xfa
 8000728:	0098      	lsls	r0, r3, #2
 800072a:	f7ff fced 	bl	8000108 <__udivsi3>
 800072e:	0003      	movs	r3, r0
 8000730:	0019      	movs	r1, r3
 8000732:	0020      	movs	r0, r4
 8000734:	f7ff fce8 	bl	8000108 <__udivsi3>
 8000738:	0003      	movs	r3, r0
 800073a:	0018      	movs	r0, r3
 800073c:	f000 f90b 	bl	8000956 <HAL_SYSTICK_Config>
 8000740:	1e03      	subs	r3, r0, #0
 8000742:	d001      	beq.n	8000748 <HAL_InitTick+0x34>
  {
    return HAL_ERROR;
 8000744:	2301      	movs	r3, #1
 8000746:	e00f      	b.n	8000768 <HAL_InitTick+0x54>
  }

  /* Configure the SysTick IRQ priority */
  if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 8000748:	687b      	ldr	r3, [r7, #4]
 800074a:	2b03      	cmp	r3, #3
 800074c:	d80b      	bhi.n	8000766 <HAL_InitTick+0x52>
  {
    HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0U);
 800074e:	6879      	ldr	r1, [r7, #4]
 8000750:	2301      	movs	r3, #1
 8000752:	425b      	negs	r3, r3
 8000754:	2200      	movs	r2, #0
 8000756:	0018      	movs	r0, r3
 8000758:	f000 f8d8 	bl	800090c <HAL_NVIC_SetPriority>
    uwTickPrio = TickPriority;
 800075c:	4b06      	ldr	r3, [pc, #24]	@ (8000778 <HAL_InitTick+0x64>)
 800075e:	687a      	ldr	r2, [r7, #4]
 8000760:	601a      	str	r2, [r3, #0]
  {
    return HAL_ERROR;
  }

  /* Return function status */
  return HAL_OK;
 8000762:	2300      	movs	r3, #0
 8000764:	e000      	b.n	8000768 <HAL_InitTick+0x54>
    return HAL_ERROR;
 8000766:	2301      	movs	r3, #1
}
 8000768:	0018      	movs	r0, r3
 800076a:	46bd      	mov	sp, r7
 800076c:	b003      	add	sp, #12
 800076e:	bd90      	pop	{r4, r7, pc}
 8000770:	20000000 	.word	0x20000000
 8000774:	20000008 	.word	0x20000008
 8000778:	20000004 	.word	0x20000004

0800077c <HAL_IncTick>:
 * @note This function is declared as __weak to be overwritten in case of other
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 800077c:	b580      	push	{r7, lr}
 800077e:	af00      	add	r7, sp, #0
  uwTick += uwTickFreq;
 8000780:	4b05      	ldr	r3, [pc, #20]	@ (8000798 <HAL_IncTick+0x1c>)
 8000782:	781b      	ldrb	r3, [r3, #0]
 8000784:	001a      	movs	r2, r3
 8000786:	4b05      	ldr	r3, [pc, #20]	@ (800079c <HAL_IncTick+0x20>)
 8000788:	681b      	ldr	r3, [r3, #0]
 800078a:	18d2      	adds	r2, r2, r3
 800078c:	4b03      	ldr	r3, [pc, #12]	@ (800079c <HAL_IncTick+0x20>)
 800078e:	601a      	str	r2, [r3, #0]
}
 8000790:	46c0      	nop			@ (mov r8, r8)
 8000792:	46bd      	mov	sp, r7
 8000794:	bd80      	pop	{r7, pc}
 8000796:	46c0      	nop			@ (mov r8, r8)
 8000798:	20000008 	.word	0x20000008
 800079c:	2000007c 	.word	0x2000007c

080007a0 <HAL_GetTick>:
  * @note This function is declared as __weak to be overwritten in case of other
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 80007a0:	b580      	push	{r7, lr}
 80007a2:	af00      	add	r7, sp, #0
  return uwTick;
 80007a4:	4b02      	ldr	r3, [pc, #8]	@ (80007b0 <HAL_GetTick+0x10>)
 80007a6:	681b      	ldr	r3, [r3, #0]
}
 80007a8:	0018      	movs	r0, r3
 80007aa:	46bd      	mov	sp, r7
 80007ac:	bd80      	pop	{r7, pc}
 80007ae:	46c0      	nop			@ (mov r8, r8)
 80007b0:	2000007c 	.word	0x2000007c

080007b4 <__NVIC_EnableIRQ>:
  \details Enables a device specific interrupt in the NVIC interrupt controller.
  \param [in]      IRQn  Device specific interrupt number.
  \note    IRQn must not be negative.
 */
__STATIC_INLINE void __NVIC_EnableIRQ(IRQn_Type IRQn)
{
 80007b4:	b580      	push	{r7, lr}
 80007b6:	b082      	sub	sp, #8
 80007b8:	af00      	add	r7, sp, #0
 80007ba:	0002      	movs	r2, r0
 80007bc:	1dfb      	adds	r3, r7, #7
 80007be:	701a      	strb	r2, [r3, #0]
  if ((int32_t)(IRQn) >= 0)
 80007c0:	1dfb      	adds	r3, r7, #7
 80007c2:	781b      	ldrb	r3, [r3, #0]
 80007c4:	2b7f      	cmp	r3, #127	@ 0x7f
 80007c6:	d809      	bhi.n	80007dc <__NVIC_EnableIRQ+0x28>
  {
    NVIC->ISER[0U] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 80007c8:	1dfb      	adds	r3, r7, #7
 80007ca:	781b      	ldrb	r3, [r3, #0]
 80007cc:	001a      	movs	r2, r3
 80007ce:	231f      	movs	r3, #31
 80007d0:	401a      	ands	r2, r3
 80007d2:	4b04      	ldr	r3, [pc, #16]	@ (80007e4 <__NVIC_EnableIRQ+0x30>)
 80007d4:	2101      	movs	r1, #1
 80007d6:	4091      	lsls	r1, r2
 80007d8:	000a      	movs	r2, r1
 80007da:	601a      	str	r2, [r3, #0]
  }
}
 80007dc:	46c0      	nop			@ (mov r8, r8)
 80007de:	46bd      	mov	sp, r7
 80007e0:	b002      	add	sp, #8
 80007e2:	bd80      	pop	{r7, pc}
 80007e4:	e000e100 	.word	0xe000e100

080007e8 <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 80007e8:	b590      	push	{r4, r7, lr}
 80007ea:	b083      	sub	sp, #12
 80007ec:	af00      	add	r7, sp, #0
 80007ee:	0002      	movs	r2, r0
 80007f0:	6039      	str	r1, [r7, #0]
 80007f2:	1dfb      	adds	r3, r7, #7
 80007f4:	701a      	strb	r2, [r3, #0]
  if ((int32_t)(IRQn) >= 0)
 80007f6:	1dfb      	adds	r3, r7, #7
 80007f8:	781b      	ldrb	r3, [r3, #0]
 80007fa:	2b7f      	cmp	r3, #127	@ 0x7f
 80007fc:	d828      	bhi.n	8000850 <__NVIC_SetPriority+0x68>
  {
    NVIC->IP[_IP_IDX(IRQn)]  = ((uint32_t)(NVIC->IP[_IP_IDX(IRQn)]  & ~(0xFFUL << _BIT_SHIFT(IRQn))) |
 80007fe:	4a2f      	ldr	r2, [pc, #188]	@ (80008bc <__NVIC_SetPriority+0xd4>)
 8000800:	1dfb      	adds	r3, r7, #7
 8000802:	781b      	ldrb	r3, [r3, #0]
 8000804:	b25b      	sxtb	r3, r3
 8000806:	089b      	lsrs	r3, r3, #2
 8000808:	33c0      	adds	r3, #192	@ 0xc0
 800080a:	009b      	lsls	r3, r3, #2
 800080c:	589b      	ldr	r3, [r3, r2]
 800080e:	1dfa      	adds	r2, r7, #7
 8000810:	7812      	ldrb	r2, [r2, #0]
 8000812:	0011      	movs	r1, r2
 8000814:	2203      	movs	r2, #3
 8000816:	400a      	ands	r2, r1
 8000818:	00d2      	lsls	r2, r2, #3
 800081a:	21ff      	movs	r1, #255	@ 0xff
 800081c:	4091      	lsls	r1, r2
 800081e:	000a      	movs	r2, r1
 8000820:	43d2      	mvns	r2, r2
 8000822:	401a      	ands	r2, r3
 8000824:	0011      	movs	r1, r2
       (((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL) << _BIT_SHIFT(IRQn)));
 8000826:	683b      	ldr	r3, [r7, #0]
 8000828:	019b      	lsls	r3, r3, #6
 800082a:	22ff      	movs	r2, #255	@ 0xff
 800082c:	401a      	ands	r2, r3
 800082e:	1dfb      	adds	r3, r7, #7
 8000830:	781b      	ldrb	r3, [r3, #0]
 8000832:	0018      	movs	r0, r3
 8000834:	2303      	movs	r3, #3
 8000836:	4003      	ands	r3, r0
 8000838:	00db      	lsls	r3, r3, #3
 800083a:	409a      	lsls	r2, r3
    NVIC->IP[_IP_IDX(IRQn)]  = ((uint32_t)(NVIC->IP[_IP_IDX(IRQn)]  & ~(0xFFUL << _BIT_SHIFT(IRQn))) |
 800083c:	481f      	ldr	r0, [pc, #124]	@ (80008bc <__NVIC_SetPriority+0xd4>)
 800083e:	1dfb      	adds	r3, r7, #7
 8000840:	781b      	ldrb	r3, [r3, #0]
 8000842:	b25b      	sxtb	r3, r3
 8000844:	089b      	lsrs	r3, r3, #2
 8000846:	430a      	orrs	r2, r1
 8000848:	33c0      	adds	r3, #192	@ 0xc0
 800084a:	009b      	lsls	r3, r3, #2
 800084c:	501a      	str	r2, [r3, r0]
  else
  {
    SCB->SHP[_SHP_IDX(IRQn)] = ((uint32_t)(SCB->SHP[_SHP_IDX(IRQn)] & ~(0xFFUL << _BIT_SHIFT(IRQn))) |
       (((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL) << _BIT_SHIFT(IRQn)));
  }
}
 800084e:	e031      	b.n	80008b4 <__NVIC_SetPriority+0xcc>
    SCB->SHP[_SHP_IDX(IRQn)] = ((uint32_t)(SCB->SHP[_SHP_IDX(IRQn)] & ~(0xFFUL << _BIT_SHIFT(IRQn))) |
 8000850:	4a1b      	ldr	r2, [pc, #108]	@ (80008c0 <__NVIC_SetPriority+0xd8>)
 8000852:	1dfb      	adds	r3, r7, #7
 8000854:	781b      	ldrb	r3, [r3, #0]
 8000856:	0019      	movs	r1, r3
 8000858:	230f      	movs	r3, #15
 800085a:	400b      	ands	r3, r1
 800085c:	3b08      	subs	r3, #8
 800085e:	089b      	lsrs	r3, r3, #2
 8000860:	3306      	adds	r3, #6
 8000862:	009b      	lsls	r3, r3, #2
 8000864:	18d3      	adds	r3, r2, r3
 8000866:	3304      	adds	r3, #4
 8000868:	681b      	ldr	r3, [r3, #0]
 800086a:	1dfa      	adds	r2, r7, #7
 800086c:	7812      	ldrb	r2, [r2, #0]
 800086e:	0011      	movs	r1, r2
 8000870:	2203      	movs	r2, #3
 8000872:	400a      	ands	r2, r1
 8000874:	00d2      	lsls	r2, r2, #3
 8000876:	21ff      	movs	r1, #255	@ 0xff
 8000878:	4091      	lsls	r1, r2
 800087a:	000a      	movs	r2, r1
 800087c:	43d2      	mvns	r2, r2
 800087e:	401a      	ands	r2, r3
 8000880:	0011      	movs	r1, r2
       (((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL) << _BIT_SHIFT(IRQn)));
 8000882:	683b      	ldr	r3, [r7, #0]
 8000884:	019b      	lsls	r3, r3, #6
 8000886:	22ff      	movs	r2, #255	@ 0xff
 8000888:	401a      	ands	r2, r3
 800088a:	1dfb      	adds	r3, r7, #7
 800088c:	781b      	ldrb	r3, [r3, #0]
 800088e:	0018      	movs	r0, r3
 8000890:	2303      	movs	r3, #3
 8000892:	4003      	ands	r3, r0
 8000894:	00db      	lsls	r3, r3, #3
 8000896:	409a      	lsls	r2, r3
    SCB->SHP[_SHP_IDX(IRQn)] = ((uint32_t)(SCB->SHP[_SHP_IDX(IRQn)] & ~(0xFFUL << _BIT_SHIFT(IRQn))) |
 8000898:	4809      	ldr	r0, [pc, #36]	@ (80008c0 <__NVIC_SetPriority+0xd8>)
 800089a:	1dfb      	adds	r3, r7, #7
 800089c:	781b      	ldrb	r3, [r3, #0]
 800089e:	001c      	movs	r4, r3
 80008a0:	230f      	movs	r3, #15
 80008a2:	4023      	ands	r3, r4
 80008a4:	3b08      	subs	r3, #8
 80008a6:	089b      	lsrs	r3, r3, #2
 80008a8:	430a      	orrs	r2, r1
 80008aa:	3306      	adds	r3, #6
 80008ac:	009b      	lsls	r3, r3, #2
 80008ae:	18c3      	adds	r3, r0, r3
 80008b0:	3304      	adds	r3, #4
 80008b2:	601a      	str	r2, [r3, #0]
}
 80008b4:	46c0      	nop			@ (mov r8, r8)
 80008b6:	46bd      	mov	sp, r7
 80008b8:	b003      	add	sp, #12
 80008ba:	bd90      	pop	{r4, r7, pc}
 80008bc:	e000e100 	.word	0xe000e100
 80008c0:	e000ed00 	.word	0xe000ed00

080008c4 <SysTick_Config>:
  \note    When the variable <b>__Vendor_SysTickConfig</b> is set to 1, then the
           function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.h</b>
           must contain a vendor-specific implementation of this function.
 */
__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
{
 80008c4:	b580      	push	{r7, lr}
 80008c6:	b082      	sub	sp, #8
 80008c8:	af00      	add	r7, sp, #0
 80008ca:	6078      	str	r0, [r7, #4]
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 80008cc:	687b      	ldr	r3, [r7, #4]
 80008ce:	1e5a      	subs	r2, r3, #1
 80008d0:	2380      	movs	r3, #128	@ 0x80
 80008d2:	045b      	lsls	r3, r3, #17
 80008d4:	429a      	cmp	r2, r3
 80008d6:	d301      	bcc.n	80008dc <SysTick_Config+0x18>
  {
    return (1UL);                                                   /* Reload value impossible */
 80008d8:	2301      	movs	r3, #1
 80008da:	e010      	b.n	80008fe <SysTick_Config+0x3a>
  }

  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 80008dc:	4b0a      	ldr	r3, [pc, #40]	@ (8000908 <SysTick_Config+0x44>)
 80008de:	687a      	ldr	r2, [r7, #4]
 80008e0:	3a01      	subs	r2, #1
 80008e2:	605a      	str	r2, [r3, #4]
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
 80008e4:	2301      	movs	r3, #1
 80008e6:	425b      	negs	r3, r3
 80008e8:	2103      	movs	r1, #3
 80008ea:	0018      	movs	r0, r3
 80008ec:	f7ff ff7c 	bl	80007e8 <__NVIC_SetPriority>
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 80008f0:	4b05      	ldr	r3, [pc, #20]	@ (8000908 <SysTick_Config+0x44>)
 80008f2:	2200      	movs	r2, #0
 80008f4:	609a      	str	r2, [r3, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 80008f6:	4b04      	ldr	r3, [pc, #16]	@ (8000908 <SysTick_Config+0x44>)
 80008f8:	2207      	movs	r2, #7
 80008fa:	601a      	str	r2, [r3, #0]
                   SysTick_CTRL_TICKINT_Msk   |
                   SysTick_CTRL_ENABLE_Msk;                         /* Enable SysTick IRQ and SysTick Timer */
  return (0UL);                                                     /* Function successful */
 80008fc:	2300      	movs	r3, #0
}
 80008fe:	0018      	movs	r0, r3
 8000900:	46bd      	mov	sp, r7
 8000902:	b002      	add	sp, #8
 8000904:	bd80      	pop	{r7, pc}
 8000906:	46c0      	nop			@ (mov r8, r8)
 8000908:	e000e010 	.word	0xe000e010

0800090c <HAL_NVIC_SetPriority>:
  *         with stm32l0xx devices, this parameter is a dummy value and it is ignored, because 
  *         no subpriority supported in Cortex M0+ based products.   
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{ 
 800090c:	b580      	push	{r7, lr}
 800090e:	b084      	sub	sp, #16
 8000910:	af00      	add	r7, sp, #0
 8000912:	60b9      	str	r1, [r7, #8]
 8000914:	607a      	str	r2, [r7, #4]
 8000916:	210f      	movs	r1, #15
 8000918:	187b      	adds	r3, r7, r1
 800091a:	1c02      	adds	r2, r0, #0
 800091c:	701a      	strb	r2, [r3, #0]
    /* Check the parameters */
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));
  NVIC_SetPriority(IRQn,PreemptPriority);
 800091e:	68ba      	ldr	r2, [r7, #8]
 8000920:	187b      	adds	r3, r7, r1
 8000922:	781b      	ldrb	r3, [r3, #0]
 8000924:	b25b      	sxtb	r3, r3
 8000926:	0011      	movs	r1, r2
 8000928:	0018      	movs	r0, r3
 800092a:	f7ff ff5d 	bl	80007e8 <__NVIC_SetPriority>

  /* Prevent unused argument(s) compilation warning */
  UNUSED(SubPriority);

}
 800092e:	46c0      	nop			@ (mov r8, r8)
 8000930:	46bd      	mov	sp, r7
 8000932:	b004      	add	sp, #16
 8000934:	bd80      	pop	{r7, pc}

08000936 <HAL_NVIC_EnableIRQ>:
  *         This parameter can be an enumerator of  IRQn_Type enumeration
  *         (For the complete STM32 Devices IRQ Channels list, please refer to stm32l0xx.h file)  
  * @retval None
  */
void HAL_NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8000936:	b580      	push	{r7, lr}
 8000938:	b082      	sub	sp, #8
 800093a:	af00      	add	r7, sp, #0
 800093c:	0002      	movs	r2, r0
 800093e:	1dfb      	adds	r3, r7, #7
 8000940:	701a      	strb	r2, [r3, #0]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));
  
  /* Enable interrupt */
  NVIC_EnableIRQ(IRQn);
 8000942:	1dfb      	adds	r3, r7, #7
 8000944:	781b      	ldrb	r3, [r3, #0]
 8000946:	b25b      	sxtb	r3, r3
 8000948:	0018      	movs	r0, r3
 800094a:	f7ff ff33 	bl	80007b4 <__NVIC_EnableIRQ>
}
 800094e:	46c0      	nop			@ (mov r8, r8)
 8000950:	46bd      	mov	sp, r7
 8000952:	b002      	add	sp, #8
 8000954:	bd80      	pop	{r7, pc}

08000956 <HAL_SYSTICK_Config>:
  * @param  TicksNumb Specifies the ticks Number of ticks between two interrupts.
  * @retval status:  - 0  Function succeeded.
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
 8000956:	b580      	push	{r7, lr}
 8000958:	b082      	sub	sp, #8
 800095a:	af00      	add	r7, sp, #0
 800095c:	6078      	str	r0, [r7, #4]
   return SysTick_Config(TicksNumb);
 800095e:	687b      	ldr	r3, [r7, #4]
 8000960:	0018      	movs	r0, r3
 8000962:	f7ff ffaf 	bl	80008c4 <SysTick_Config>
 8000966:	0003      	movs	r3, r0
}
 8000968:	0018      	movs	r0, r3
 800096a:	46bd      	mov	sp, r7
 800096c:	b002      	add	sp, #8
 800096e:	bd80      	pop	{r7, pc}

08000970 <HAL_GPIO_Init>:
  * @param  GPIO_Init pointer to a GPIO_InitTypeDef structure that contains
  *                    the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 8000970:	b580      	push	{r7, lr}
 8000972:	b086      	sub	sp, #24
 8000974:	af00      	add	r7, sp, #0
 8000976:	6078      	str	r0, [r7, #4]
 8000978:	6039      	str	r1, [r7, #0]
  uint32_t position = 0x00U;
 800097a:	2300      	movs	r3, #0
 800097c:	617b      	str	r3, [r7, #20]
  uint32_t iocurrent = 0x00U;
 800097e:	2300      	movs	r3, #0
 8000980:	60fb      	str	r3, [r7, #12]
  uint32_t temp = 0x00U;
 8000982:	2300      	movs	r3, #0
 8000984:	613b      	str	r3, [r7, #16]
  /* Check the parameters */
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));
  assert_param(IS_GPIO_PIN_AVAILABLE(GPIOx, (GPIO_Init->Pin)));

  /* Configure the port pins */
  while (((GPIO_Init->Pin) >> position) != 0)
 8000986:	e143      	b.n	8000c10 <HAL_GPIO_Init+0x2a0>
  {
    /* Get the IO position */
    iocurrent = (GPIO_Init->Pin) & (1U << position);
 8000988:	683b      	ldr	r3, [r7, #0]
 800098a:	681b      	ldr	r3, [r3, #0]
 800098c:	2101      	movs	r1, #1
 800098e:	697a      	ldr	r2, [r7, #20]
 8000990:	4091      	lsls	r1, r2
 8000992:	000a      	movs	r2, r1
 8000994:	4013      	ands	r3, r2
 8000996:	60fb      	str	r3, [r7, #12]

    if (iocurrent)
 8000998:	68fb      	ldr	r3, [r7, #12]
 800099a:	2b00      	cmp	r3, #0
 800099c:	d100      	bne.n	80009a0 <HAL_GPIO_Init+0x30>
 800099e:	e134      	b.n	8000c0a <HAL_GPIO_Init+0x29a>
    {
      /*--------------------- GPIO Mode Configuration ------------------------*/
      /* In case of Output or Alternate function mode selection */
      if (((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) ||
 80009a0:	683b      	ldr	r3, [r7, #0]
 80009a2:	685b      	ldr	r3, [r3, #4]
 80009a4:	2203      	movs	r2, #3
 80009a6:	4013      	ands	r3, r2
 80009a8:	2b01      	cmp	r3, #1
 80009aa:	d005      	beq.n	80009b8 <HAL_GPIO_Init+0x48>
          ((GPIO_Init->Mode & GPIO_MODE) == MODE_AF))
 80009ac:	683b      	ldr	r3, [r7, #0]
 80009ae:	685b      	ldr	r3, [r3, #4]
 80009b0:	2203      	movs	r2, #3
 80009b2:	4013      	ands	r3, r2
      if (((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) ||
 80009b4:	2b02      	cmp	r3, #2
 80009b6:	d130      	bne.n	8000a1a <HAL_GPIO_Init+0xaa>
      {
        /* Check the Speed parameter */
        assert_param(IS_GPIO_SPEED(GPIO_Init->Speed));
        /* Configure the IO Speed */
        temp = GPIOx->OSPEEDR;
 80009b8:	687b      	ldr	r3, [r7, #4]
 80009ba:	689b      	ldr	r3, [r3, #8]
 80009bc:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_OSPEEDER_OSPEED0 << (position * 2U));
 80009be:	697b      	ldr	r3, [r7, #20]
 80009c0:	005b      	lsls	r3, r3, #1
 80009c2:	2203      	movs	r2, #3
 80009c4:	409a      	lsls	r2, r3
 80009c6:	0013      	movs	r3, r2
 80009c8:	43da      	mvns	r2, r3
 80009ca:	693b      	ldr	r3, [r7, #16]
 80009cc:	4013      	ands	r3, r2
 80009ce:	613b      	str	r3, [r7, #16]
        temp |= (GPIO_Init->Speed << (position * 2U));
 80009d0:	683b      	ldr	r3, [r7, #0]
 80009d2:	68da      	ldr	r2, [r3, #12]
 80009d4:	697b      	ldr	r3, [r7, #20]
 80009d6:	005b      	lsls	r3, r3, #1
 80009d8:	409a      	lsls	r2, r3
 80009da:	0013      	movs	r3, r2
 80009dc:	693a      	ldr	r2, [r7, #16]
 80009de:	4313      	orrs	r3, r2
 80009e0:	613b      	str	r3, [r7, #16]
        GPIOx->OSPEEDR = temp;
 80009e2:	687b      	ldr	r3, [r7, #4]
 80009e4:	693a      	ldr	r2, [r7, #16]
 80009e6:	609a      	str	r2, [r3, #8]

        /* Configure the IO Output Type */
        temp = GPIOx->OTYPER;
 80009e8:	687b      	ldr	r3, [r7, #4]
 80009ea:	685b      	ldr	r3, [r3, #4]
 80009ec:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_OTYPER_OT_0 << position) ;
 80009ee:	2201      	movs	r2, #1
 80009f0:	697b      	ldr	r3, [r7, #20]
 80009f2:	409a      	lsls	r2, r3
 80009f4:	0013      	movs	r3, r2
 80009f6:	43da      	mvns	r2, r3
 80009f8:	693b      	ldr	r3, [r7, #16]
 80009fa:	4013      	ands	r3, r2
 80009fc:	613b      	str	r3, [r7, #16]
        temp |= (((GPIO_Init->Mode & OUTPUT_TYPE) >> OUTPUT_TYPE_Pos) << position);
 80009fe:	683b      	ldr	r3, [r7, #0]
 8000a00:	685b      	ldr	r3, [r3, #4]
 8000a02:	091b      	lsrs	r3, r3, #4
 8000a04:	2201      	movs	r2, #1
 8000a06:	401a      	ands	r2, r3
 8000a08:	697b      	ldr	r3, [r7, #20]
 8000a0a:	409a      	lsls	r2, r3
 8000a0c:	0013      	movs	r3, r2
 8000a0e:	693a      	ldr	r2, [r7, #16]
 8000a10:	4313      	orrs	r3, r2
 8000a12:	613b      	str	r3, [r7, #16]
        GPIOx->OTYPER = temp;
 8000a14:	687b      	ldr	r3, [r7, #4]
 8000a16:	693a      	ldr	r2, [r7, #16]
 8000a18:	605a      	str	r2, [r3, #4]
      }

      if ((GPIO_Init->Mode & GPIO_MODE) != MODE_ANALOG)
 8000a1a:	683b      	ldr	r3, [r7, #0]
 8000a1c:	685b      	ldr	r3, [r3, #4]
 8000a1e:	2203      	movs	r2, #3
 8000a20:	4013      	ands	r3, r2
 8000a22:	2b03      	cmp	r3, #3
 8000a24:	d017      	beq.n	8000a56 <HAL_GPIO_Init+0xe6>
      {
        /* Check the Pull parameter */
        assert_param(IS_GPIO_PULL(GPIO_Init->Pull));

        /* Activate the Pull-up or Pull down resistor for the current IO */
        temp = GPIOx->PUPDR;
 8000a26:	687b      	ldr	r3, [r7, #4]
 8000a28:	68db      	ldr	r3, [r3, #12]
 8000a2a:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_PUPDR_PUPD0 << (position * 2U));
 8000a2c:	697b      	ldr	r3, [r7, #20]
 8000a2e:	005b      	lsls	r3, r3, #1
 8000a30:	2203      	movs	r2, #3
 8000a32:	409a      	lsls	r2, r3
 8000a34:	0013      	movs	r3, r2
 8000a36:	43da      	mvns	r2, r3
 8000a38:	693b      	ldr	r3, [r7, #16]
 8000a3a:	4013      	ands	r3, r2
 8000a3c:	613b      	str	r3, [r7, #16]
        temp |= ((GPIO_Init->Pull) << (position * 2U));
 8000a3e:	683b      	ldr	r3, [r7, #0]
 8000a40:	689a      	ldr	r2, [r3, #8]
 8000a42:	697b      	ldr	r3, [r7, #20]
 8000a44:	005b      	lsls	r3, r3, #1
 8000a46:	409a      	lsls	r2, r3
 8000a48:	0013      	movs	r3, r2
 8000a4a:	693a      	ldr	r2, [r7, #16]
 8000a4c:	4313      	orrs	r3, r2
 8000a4e:	613b      	str	r3, [r7, #16]
        GPIOx->PUPDR = temp;
 8000a50:	687b      	ldr	r3, [r7, #4]
 8000a52:	693a      	ldr	r2, [r7, #16]
 8000a54:	60da      	str	r2, [r3, #12]
      }

      /* In case of Alternate function mode selection */
      if ((GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 8000a56:	683b      	ldr	r3, [r7, #0]
 8000a58:	685b      	ldr	r3, [r3, #4]
 8000a5a:	2203      	movs	r2, #3
 8000a5c:	4013      	ands	r3, r2
 8000a5e:	2b02      	cmp	r3, #2
 8000a60:	d123      	bne.n	8000aaa <HAL_GPIO_Init+0x13a>
        /* Check the Alternate function parameters */
        assert_param(IS_GPIO_AF_INSTANCE(GPIOx));
        assert_param(IS_GPIO_AF(GPIO_Init->Alternate));

        /* Configure Alternate function mapped with the current IO */
        temp = GPIOx->AFR[position >> 3U];
 8000a62:	697b      	ldr	r3, [r7, #20]
 8000a64:	08da      	lsrs	r2, r3, #3
 8000a66:	687b      	ldr	r3, [r7, #4]
 8000a68:	3208      	adds	r2, #8
 8000a6a:	0092      	lsls	r2, r2, #2
 8000a6c:	58d3      	ldr	r3, [r2, r3]
 8000a6e:	613b      	str	r3, [r7, #16]
        temp &= ~(0xFUL << ((uint32_t)(position & 0x07UL) * 4U));
 8000a70:	697b      	ldr	r3, [r7, #20]
 8000a72:	2207      	movs	r2, #7
 8000a74:	4013      	ands	r3, r2
 8000a76:	009b      	lsls	r3, r3, #2
 8000a78:	220f      	movs	r2, #15
 8000a7a:	409a      	lsls	r2, r3
 8000a7c:	0013      	movs	r3, r2
 8000a7e:	43da      	mvns	r2, r3
 8000a80:	693b      	ldr	r3, [r7, #16]
 8000a82:	4013      	ands	r3, r2
 8000a84:	613b      	str	r3, [r7, #16]
        temp |= ((uint32_t)(GPIO_Init->Alternate) << (((uint32_t)position & (uint32_t)0x07U) * 4U));
 8000a86:	683b      	ldr	r3, [r7, #0]
 8000a88:	691a      	ldr	r2, [r3, #16]
 8000a8a:	697b      	ldr	r3, [r7, #20]
 8000a8c:	2107      	movs	r1, #7
 8000a8e:	400b      	ands	r3, r1
 8000a90:	009b      	lsls	r3, r3, #2
 8000a92:	409a      	lsls	r2, r3
 8000a94:	0013      	movs	r3, r2
 8000a96:	693a      	ldr	r2, [r7, #16]
 8000a98:	4313      	orrs	r3, r2
 8000a9a:	613b      	str	r3, [r7, #16]
        GPIOx->AFR[position >> 3U] = temp;
 8000a9c:	697b      	ldr	r3, [r7, #20]
 8000a9e:	08da      	lsrs	r2, r3, #3
 8000aa0:	687b      	ldr	r3, [r7, #4]
 8000aa2:	3208      	adds	r2, #8
 8000aa4:	0092      	lsls	r2, r2, #2
 8000aa6:	6939      	ldr	r1, [r7, #16]
 8000aa8:	50d1      	str	r1, [r2, r3]
      }

      /* Configure IO Direction mode (Input, Output, Alternate or Analog) */
      temp = GPIOx->MODER;
 8000aaa:	687b      	ldr	r3, [r7, #4]
 8000aac:	681b      	ldr	r3, [r3, #0]
 8000aae:	613b      	str	r3, [r7, #16]
      temp &= ~(GPIO_MODER_MODE0 << (position * 2U));
 8000ab0:	697b      	ldr	r3, [r7, #20]
 8000ab2:	005b      	lsls	r3, r3, #1
 8000ab4:	2203      	movs	r2, #3
 8000ab6:	409a      	lsls	r2, r3
 8000ab8:	0013      	movs	r3, r2
 8000aba:	43da      	mvns	r2, r3
 8000abc:	693b      	ldr	r3, [r7, #16]
 8000abe:	4013      	ands	r3, r2
 8000ac0:	613b      	str	r3, [r7, #16]
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2U));
 8000ac2:	683b      	ldr	r3, [r7, #0]
 8000ac4:	685b      	ldr	r3, [r3, #4]
 8000ac6:	2203      	movs	r2, #3
 8000ac8:	401a      	ands	r2, r3
 8000aca:	697b      	ldr	r3, [r7, #20]
 8000acc:	005b      	lsls	r3, r3, #1
 8000ace:	409a      	lsls	r2, r3
 8000ad0:	0013      	movs	r3, r2
 8000ad2:	693a      	ldr	r2, [r7, #16]
 8000ad4:	4313      	orrs	r3, r2
 8000ad6:	613b      	str	r3, [r7, #16]
      GPIOx->MODER = temp;
 8000ad8:	687b      	ldr	r3, [r7, #4]
 8000ada:	693a      	ldr	r2, [r7, #16]
 8000adc:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if ((GPIO_Init->Mode & EXTI_MODE) != 0x00U)
 8000ade:	683b      	ldr	r3, [r7, #0]
 8000ae0:	685a      	ldr	r2, [r3, #4]
 8000ae2:	23c0      	movs	r3, #192	@ 0xc0
 8000ae4:	029b      	lsls	r3, r3, #10
 8000ae6:	4013      	ands	r3, r2
 8000ae8:	d100      	bne.n	8000aec <HAL_GPIO_Init+0x17c>
 8000aea:	e08e      	b.n	8000c0a <HAL_GPIO_Init+0x29a>
      {
        /* Enable SYSCFG Clock */
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 8000aec:	4b4e      	ldr	r3, [pc, #312]	@ (8000c28 <HAL_GPIO_Init+0x2b8>)
 8000aee:	6b5a      	ldr	r2, [r3, #52]	@ 0x34
 8000af0:	4b4d      	ldr	r3, [pc, #308]	@ (8000c28 <HAL_GPIO_Init+0x2b8>)
 8000af2:	2101      	movs	r1, #1
 8000af4:	430a      	orrs	r2, r1
 8000af6:	635a      	str	r2, [r3, #52]	@ 0x34

        temp = SYSCFG->EXTICR[position >> 2U];
 8000af8:	4a4c      	ldr	r2, [pc, #304]	@ (8000c2c <HAL_GPIO_Init+0x2bc>)
 8000afa:	697b      	ldr	r3, [r7, #20]
 8000afc:	089b      	lsrs	r3, r3, #2
 8000afe:	3302      	adds	r3, #2
 8000b00:	009b      	lsls	r3, r3, #2
 8000b02:	589b      	ldr	r3, [r3, r2]
 8000b04:	613b      	str	r3, [r7, #16]
        CLEAR_BIT(temp, (0x0FUL) << (4U * (position & 0x03U)));
 8000b06:	697b      	ldr	r3, [r7, #20]
 8000b08:	2203      	movs	r2, #3
 8000b0a:	4013      	ands	r3, r2
 8000b0c:	009b      	lsls	r3, r3, #2
 8000b0e:	220f      	movs	r2, #15
 8000b10:	409a      	lsls	r2, r3
 8000b12:	0013      	movs	r3, r2
 8000b14:	43da      	mvns	r2, r3
 8000b16:	693b      	ldr	r3, [r7, #16]
 8000b18:	4013      	ands	r3, r2
 8000b1a:	613b      	str	r3, [r7, #16]
        SET_BIT(temp, (GPIO_GET_INDEX(GPIOx)) << (4 * (position & 0x03U)));
 8000b1c:	687a      	ldr	r2, [r7, #4]
 8000b1e:	23a0      	movs	r3, #160	@ 0xa0
 8000b20:	05db      	lsls	r3, r3, #23
 8000b22:	429a      	cmp	r2, r3
 8000b24:	d00d      	beq.n	8000b42 <HAL_GPIO_Init+0x1d2>
 8000b26:	687b      	ldr	r3, [r7, #4]
 8000b28:	4a41      	ldr	r2, [pc, #260]	@ (8000c30 <HAL_GPIO_Init+0x2c0>)
 8000b2a:	4293      	cmp	r3, r2
 8000b2c:	d007      	beq.n	8000b3e <HAL_GPIO_Init+0x1ce>
 8000b2e:	687b      	ldr	r3, [r7, #4]
 8000b30:	4a40      	ldr	r2, [pc, #256]	@ (8000c34 <HAL_GPIO_Init+0x2c4>)
 8000b32:	4293      	cmp	r3, r2
 8000b34:	d101      	bne.n	8000b3a <HAL_GPIO_Init+0x1ca>
 8000b36:	2302      	movs	r3, #2
 8000b38:	e004      	b.n	8000b44 <HAL_GPIO_Init+0x1d4>
 8000b3a:	2306      	movs	r3, #6
 8000b3c:	e002      	b.n	8000b44 <HAL_GPIO_Init+0x1d4>
 8000b3e:	2301      	movs	r3, #1
 8000b40:	e000      	b.n	8000b44 <HAL_GPIO_Init+0x1d4>
 8000b42:	2300      	movs	r3, #0
 8000b44:	697a      	ldr	r2, [r7, #20]
 8000b46:	2103      	movs	r1, #3
 8000b48:	400a      	ands	r2, r1
 8000b4a:	0092      	lsls	r2, r2, #2
 8000b4c:	4093      	lsls	r3, r2
 8000b4e:	693a      	ldr	r2, [r7, #16]
 8000b50:	4313      	orrs	r3, r2
 8000b52:	613b      	str	r3, [r7, #16]
        SYSCFG->EXTICR[position >> 2U] = temp;
 8000b54:	4935      	ldr	r1, [pc, #212]	@ (8000c2c <HAL_GPIO_Init+0x2bc>)
 8000b56:	697b      	ldr	r3, [r7, #20]
 8000b58:	089b      	lsrs	r3, r3, #2
 8000b5a:	3302      	adds	r3, #2
 8000b5c:	009b      	lsls	r3, r3, #2
 8000b5e:	693a      	ldr	r2, [r7, #16]
 8000b60:	505a      	str	r2, [r3, r1]

        /* Clear Rising Falling edge configuration */
        temp = EXTI->RTSR;
 8000b62:	4b35      	ldr	r3, [pc, #212]	@ (8000c38 <HAL_GPIO_Init+0x2c8>)
 8000b64:	689b      	ldr	r3, [r3, #8]
 8000b66:	613b      	str	r3, [r7, #16]
        temp &= ~((uint32_t)iocurrent);
 8000b68:	68fb      	ldr	r3, [r7, #12]
 8000b6a:	43da      	mvns	r2, r3
 8000b6c:	693b      	ldr	r3, [r7, #16]
 8000b6e:	4013      	ands	r3, r2
 8000b70:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & TRIGGER_RISING) != 0x00U)
 8000b72:	683b      	ldr	r3, [r7, #0]
 8000b74:	685a      	ldr	r2, [r3, #4]
 8000b76:	2380      	movs	r3, #128	@ 0x80
 8000b78:	035b      	lsls	r3, r3, #13
 8000b7a:	4013      	ands	r3, r2
 8000b7c:	d003      	beq.n	8000b86 <HAL_GPIO_Init+0x216>
        {
          temp |= iocurrent;
 8000b7e:	693a      	ldr	r2, [r7, #16]
 8000b80:	68fb      	ldr	r3, [r7, #12]
 8000b82:	4313      	orrs	r3, r2
 8000b84:	613b      	str	r3, [r7, #16]
        }
        EXTI->RTSR = temp;
 8000b86:	4b2c      	ldr	r3, [pc, #176]	@ (8000c38 <HAL_GPIO_Init+0x2c8>)
 8000b88:	693a      	ldr	r2, [r7, #16]
 8000b8a:	609a      	str	r2, [r3, #8]

        temp = EXTI->FTSR;
 8000b8c:	4b2a      	ldr	r3, [pc, #168]	@ (8000c38 <HAL_GPIO_Init+0x2c8>)
 8000b8e:	68db      	ldr	r3, [r3, #12]
 8000b90:	613b      	str	r3, [r7, #16]
        temp &= ~((uint32_t)iocurrent);
 8000b92:	68fb      	ldr	r3, [r7, #12]
 8000b94:	43da      	mvns	r2, r3
 8000b96:	693b      	ldr	r3, [r7, #16]
 8000b98:	4013      	ands	r3, r2
 8000b9a:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & TRIGGER_FALLING) != 0x00U)
 8000b9c:	683b      	ldr	r3, [r7, #0]
 8000b9e:	685a      	ldr	r2, [r3, #4]
 8000ba0:	2380      	movs	r3, #128	@ 0x80
 8000ba2:	039b      	lsls	r3, r3, #14
 8000ba4:	4013      	ands	r3, r2
 8000ba6:	d003      	beq.n	8000bb0 <HAL_GPIO_Init+0x240>
        {
          temp |= iocurrent;
 8000ba8:	693a      	ldr	r2, [r7, #16]
 8000baa:	68fb      	ldr	r3, [r7, #12]
 8000bac:	4313      	orrs	r3, r2
 8000bae:	613b      	str	r3, [r7, #16]
        }
        EXTI->FTSR = temp;
 8000bb0:	4b21      	ldr	r3, [pc, #132]	@ (8000c38 <HAL_GPIO_Init+0x2c8>)
 8000bb2:	693a      	ldr	r2, [r7, #16]
 8000bb4:	60da      	str	r2, [r3, #12]

        temp = EXTI->EMR;
 8000bb6:	4b20      	ldr	r3, [pc, #128]	@ (8000c38 <HAL_GPIO_Init+0x2c8>)
 8000bb8:	685b      	ldr	r3, [r3, #4]
 8000bba:	613b      	str	r3, [r7, #16]
        temp &= ~((uint32_t)iocurrent);
 8000bbc:	68fb      	ldr	r3, [r7, #12]
 8000bbe:	43da      	mvns	r2, r3
 8000bc0:	693b      	ldr	r3, [r7, #16]
 8000bc2:	4013      	ands	r3, r2
 8000bc4:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & EXTI_EVT) != 0x00U)
 8000bc6:	683b      	ldr	r3, [r7, #0]
 8000bc8:	685a      	ldr	r2, [r3, #4]
 8000bca:	2380      	movs	r3, #128	@ 0x80
 8000bcc:	029b      	lsls	r3, r3, #10
 8000bce:	4013      	ands	r3, r2
 8000bd0:	d003      	beq.n	8000bda <HAL_GPIO_Init+0x26a>
        {
          temp |= iocurrent;
 8000bd2:	693a      	ldr	r2, [r7, #16]
 8000bd4:	68fb      	ldr	r3, [r7, #12]
 8000bd6:	4313      	orrs	r3, r2
 8000bd8:	613b      	str	r3, [r7, #16]
        }
        EXTI->EMR = temp;
 8000bda:	4b17      	ldr	r3, [pc, #92]	@ (8000c38 <HAL_GPIO_Init+0x2c8>)
 8000bdc:	693a      	ldr	r2, [r7, #16]
 8000bde:	605a      	str	r2, [r3, #4]

        /* Clear EXTI line configuration */
        temp = EXTI->IMR;
 8000be0:	4b15      	ldr	r3, [pc, #84]	@ (8000c38 <HAL_GPIO_Init+0x2c8>)
 8000be2:	681b      	ldr	r3, [r3, #0]
 8000be4:	613b      	str	r3, [r7, #16]
        temp &= ~((uint32_t)iocurrent);
 8000be6:	68fb      	ldr	r3, [r7, #12]
 8000be8:	43da      	mvns	r2, r3
 8000bea:	693b      	ldr	r3, [r7, #16]
 8000bec:	4013      	ands	r3, r2
 8000bee:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & EXTI_IT) != 0x00U)
 8000bf0:	683b      	ldr	r3, [r7, #0]
 8000bf2:	685a      	ldr	r2, [r3, #4]
 8000bf4:	2380      	movs	r3, #128	@ 0x80
 8000bf6:	025b      	lsls	r3, r3, #9
 8000bf8:	4013      	ands	r3, r2
 8000bfa:	d003      	beq.n	8000c04 <HAL_GPIO_Init+0x294>
        {
          temp |= iocurrent;
 8000bfc:	693a      	ldr	r2, [r7, #16]
 8000bfe:	68fb      	ldr	r3, [r7, #12]
 8000c00:	4313      	orrs	r3, r2
 8000c02:	613b      	str	r3, [r7, #16]
        }
        EXTI->IMR = temp;
 8000c04:	4b0c      	ldr	r3, [pc, #48]	@ (8000c38 <HAL_GPIO_Init+0x2c8>)
 8000c06:	693a      	ldr	r2, [r7, #16]
 8000c08:	601a      	str	r2, [r3, #0]
      }
    }
    position++;
 8000c0a:	697b      	ldr	r3, [r7, #20]
 8000c0c:	3301      	adds	r3, #1
 8000c0e:	617b      	str	r3, [r7, #20]
  while (((GPIO_Init->Pin) >> position) != 0)
 8000c10:	683b      	ldr	r3, [r7, #0]
 8000c12:	681a      	ldr	r2, [r3, #0]
 8000c14:	697b      	ldr	r3, [r7, #20]
 8000c16:	40da      	lsrs	r2, r3
 8000c18:	1e13      	subs	r3, r2, #0
 8000c1a:	d000      	beq.n	8000c1e <HAL_GPIO_Init+0x2ae>
 8000c1c:	e6b4      	b.n	8000988 <HAL_GPIO_Init+0x18>
  }
}
 8000c1e:	46c0      	nop			@ (mov r8, r8)
 8000c20:	46c0      	nop			@ (mov r8, r8)
 8000c22:	46bd      	mov	sp, r7
 8000c24:	b006      	add	sp, #24
 8000c26:	bd80      	pop	{r7, pc}
 8000c28:	40021000 	.word	0x40021000
 8000c2c:	40010000 	.word	0x40010000
 8000c30:	50000400 	.word	0x50000400
 8000c34:	50000800 	.word	0x50000800
 8000c38:	40010400 	.word	0x40010400

08000c3c <HAL_GPIO_WritePin>:
  *                        GPIO_PIN_RESET: to clear the port pin
  *                        GPIO_PIN_SET: to set the port pin
  * @retval None
  */
void HAL_GPIO_WritePin(GPIO_TypeDef *GPIOx, uint16_t GPIO_Pin, GPIO_PinState PinState)
{
 8000c3c:	b580      	push	{r7, lr}
 8000c3e:	b082      	sub	sp, #8
 8000c40:	af00      	add	r7, sp, #0
 8000c42:	6078      	str	r0, [r7, #4]
 8000c44:	0008      	movs	r0, r1
 8000c46:	0011      	movs	r1, r2
 8000c48:	1cbb      	adds	r3, r7, #2
 8000c4a:	1c02      	adds	r2, r0, #0
 8000c4c:	801a      	strh	r2, [r3, #0]
 8000c4e:	1c7b      	adds	r3, r7, #1
 8000c50:	1c0a      	adds	r2, r1, #0
 8000c52:	701a      	strb	r2, [r3, #0]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN_AVAILABLE(GPIOx, GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if (PinState != GPIO_PIN_RESET)
 8000c54:	1c7b      	adds	r3, r7, #1
 8000c56:	781b      	ldrb	r3, [r3, #0]
 8000c58:	2b00      	cmp	r3, #0
 8000c5a:	d004      	beq.n	8000c66 <HAL_GPIO_WritePin+0x2a>
  {
    GPIOx->BSRR = GPIO_Pin;
 8000c5c:	1cbb      	adds	r3, r7, #2
 8000c5e:	881a      	ldrh	r2, [r3, #0]
 8000c60:	687b      	ldr	r3, [r7, #4]
 8000c62:	619a      	str	r2, [r3, #24]
  }
  else
  {
    GPIOx->BRR = GPIO_Pin ;
  }
}
 8000c64:	e003      	b.n	8000c6e <HAL_GPIO_WritePin+0x32>
    GPIOx->BRR = GPIO_Pin ;
 8000c66:	1cbb      	adds	r3, r7, #2
 8000c68:	881a      	ldrh	r2, [r3, #0]
 8000c6a:	687b      	ldr	r3, [r7, #4]
 8000c6c:	629a      	str	r2, [r3, #40]	@ 0x28
}
 8000c6e:	46c0      	nop			@ (mov r8, r8)
 8000c70:	46bd      	mov	sp, r7
 8000c72:	b002      	add	sp, #8
 8000c74:	bd80      	pop	{r7, pc}
	...

08000c78 <HAL_GPIO_EXTI_IRQHandler>:
  * @brief  This function handles EXTI interrupt request.
  * @param  GPIO_Pin Specifies the pins connected to the EXTI line.
  * @retval None
  */
void HAL_GPIO_EXTI_IRQHandler(uint16_t GPIO_Pin)
{
 8000c78:	b580      	push	{r7, lr}
 8000c7a:	b082      	sub	sp, #8
 8000c7c:	af00      	add	r7, sp, #0
 8000c7e:	0002      	movs	r2, r0
 8000c80:	1dbb      	adds	r3, r7, #6
 8000c82:	801a      	strh	r2, [r3, #0]
  /* EXTI line interrupt detected */
  if (__HAL_GPIO_EXTI_GET_IT(GPIO_Pin) != RESET)
 8000c84:	4b09      	ldr	r3, [pc, #36]	@ (8000cac <HAL_GPIO_EXTI_IRQHandler+0x34>)
 8000c86:	695b      	ldr	r3, [r3, #20]
 8000c88:	1dba      	adds	r2, r7, #6
 8000c8a:	8812      	ldrh	r2, [r2, #0]
 8000c8c:	4013      	ands	r3, r2
 8000c8e:	d008      	beq.n	8000ca2 <HAL_GPIO_EXTI_IRQHandler+0x2a>
  {
    __HAL_GPIO_EXTI_CLEAR_IT(GPIO_Pin);
 8000c90:	4b06      	ldr	r3, [pc, #24]	@ (8000cac <HAL_GPIO_EXTI_IRQHandler+0x34>)
 8000c92:	1dba      	adds	r2, r7, #6
 8000c94:	8812      	ldrh	r2, [r2, #0]
 8000c96:	615a      	str	r2, [r3, #20]
    HAL_GPIO_EXTI_Callback(GPIO_Pin);
 8000c98:	1dbb      	adds	r3, r7, #6
 8000c9a:	881b      	ldrh	r3, [r3, #0]
 8000c9c:	0018      	movs	r0, r3
 8000c9e:	f000 f807 	bl	8000cb0 <HAL_GPIO_EXTI_Callback>
  }
}
 8000ca2:	46c0      	nop			@ (mov r8, r8)
 8000ca4:	46bd      	mov	sp, r7
 8000ca6:	b002      	add	sp, #8
 8000ca8:	bd80      	pop	{r7, pc}
 8000caa:	46c0      	nop			@ (mov r8, r8)
 8000cac:	40010400 	.word	0x40010400

08000cb0 <HAL_GPIO_EXTI_Callback>:
  * @brief  EXTI line detection callbacks.
  * @param  GPIO_Pin Specifies the pins connected to the EXTI line.
  * @retval None
  */
__weak void HAL_GPIO_EXTI_Callback(uint16_t GPIO_Pin)
{
 8000cb0:	b580      	push	{r7, lr}
 8000cb2:	b082      	sub	sp, #8
 8000cb4:	af00      	add	r7, sp, #0
 8000cb6:	0002      	movs	r2, r0
 8000cb8:	1dbb      	adds	r3, r7, #6
 8000cba:	801a      	strh	r2, [r3, #0]
  UNUSED(GPIO_Pin);

  /* NOTE: This function Should not be modified, when the callback is needed,
           the HAL_GPIO_EXTI_Callback could be implemented in the user file
   */
}
 8000cbc:	46c0      	nop			@ (mov r8, r8)
 8000cbe:	46bd      	mov	sp, r7
 8000cc0:	b002      	add	sp, #8
 8000cc2:	bd80      	pop	{r7, pc}

08000cc4 <HAL_I2C_Init>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Init(I2C_HandleTypeDef *hi2c)
{
 8000cc4:	b580      	push	{r7, lr}
 8000cc6:	b082      	sub	sp, #8
 8000cc8:	af00      	add	r7, sp, #0
 8000cca:	6078      	str	r0, [r7, #4]
  /* Check the I2C handle allocation */
  if (hi2c == NULL)
 8000ccc:	687b      	ldr	r3, [r7, #4]
 8000cce:	2b00      	cmp	r3, #0
 8000cd0:	d101      	bne.n	8000cd6 <HAL_I2C_Init+0x12>
  {
    return HAL_ERROR;
 8000cd2:	2301      	movs	r3, #1
 8000cd4:	e08f      	b.n	8000df6 <HAL_I2C_Init+0x132>
  assert_param(IS_I2C_OWN_ADDRESS2(hi2c->Init.OwnAddress2));
  assert_param(IS_I2C_OWN_ADDRESS2_MASK(hi2c->Init.OwnAddress2Masks));
  assert_param(IS_I2C_GENERAL_CALL(hi2c->Init.GeneralCallMode));
  assert_param(IS_I2C_NO_STRETCH(hi2c->Init.NoStretchMode));

  if (hi2c->State == HAL_I2C_STATE_RESET)
 8000cd6:	687b      	ldr	r3, [r7, #4]
 8000cd8:	2241      	movs	r2, #65	@ 0x41
 8000cda:	5c9b      	ldrb	r3, [r3, r2]
 8000cdc:	b2db      	uxtb	r3, r3
 8000cde:	2b00      	cmp	r3, #0
 8000ce0:	d107      	bne.n	8000cf2 <HAL_I2C_Init+0x2e>
  {
    /* Allocate lock resource and initialize it */
    hi2c->Lock = HAL_UNLOCKED;
 8000ce2:	687b      	ldr	r3, [r7, #4]
 8000ce4:	2240      	movs	r2, #64	@ 0x40
 8000ce6:	2100      	movs	r1, #0
 8000ce8:	5499      	strb	r1, [r3, r2]

    /* Init the low level hardware : GPIO, CLOCK, CORTEX...etc */
    hi2c->MspInitCallback(hi2c);
#else
    /* Init the low level hardware : GPIO, CLOCK, CORTEX...etc */
    HAL_I2C_MspInit(hi2c);
 8000cea:	687b      	ldr	r3, [r7, #4]
 8000cec:	0018      	movs	r0, r3
 8000cee:	f7ff fc27 	bl	8000540 <HAL_I2C_MspInit>
#endif /* USE_HAL_I2C_REGISTER_CALLBACKS */
  }

  hi2c->State = HAL_I2C_STATE_BUSY;
 8000cf2:	687b      	ldr	r3, [r7, #4]
 8000cf4:	2241      	movs	r2, #65	@ 0x41
 8000cf6:	2124      	movs	r1, #36	@ 0x24
 8000cf8:	5499      	strb	r1, [r3, r2]

  /* Disable the selected I2C peripheral */
  __HAL_I2C_DISABLE(hi2c);
 8000cfa:	687b      	ldr	r3, [r7, #4]
 8000cfc:	681b      	ldr	r3, [r3, #0]
 8000cfe:	681a      	ldr	r2, [r3, #0]
 8000d00:	687b      	ldr	r3, [r7, #4]
 8000d02:	681b      	ldr	r3, [r3, #0]
 8000d04:	2101      	movs	r1, #1
 8000d06:	438a      	bics	r2, r1
 8000d08:	601a      	str	r2, [r3, #0]

  /*---------------------------- I2Cx TIMINGR Configuration ------------------*/
  /* Configure I2Cx: Frequency range */
  hi2c->Instance->TIMINGR = hi2c->Init.Timing & TIMING_CLEAR_MASK;
 8000d0a:	687b      	ldr	r3, [r7, #4]
 8000d0c:	685a      	ldr	r2, [r3, #4]
 8000d0e:	687b      	ldr	r3, [r7, #4]
 8000d10:	681b      	ldr	r3, [r3, #0]
 8000d12:	493b      	ldr	r1, [pc, #236]	@ (8000e00 <HAL_I2C_Init+0x13c>)
 8000d14:	400a      	ands	r2, r1
 8000d16:	611a      	str	r2, [r3, #16]

  /*---------------------------- I2Cx OAR1 Configuration ---------------------*/
  /* Disable Own Address1 before set the Own Address1 configuration */
  hi2c->Instance->OAR1 &= ~I2C_OAR1_OA1EN;
 8000d18:	687b      	ldr	r3, [r7, #4]
 8000d1a:	681b      	ldr	r3, [r3, #0]
 8000d1c:	689a      	ldr	r2, [r3, #8]
 8000d1e:	687b      	ldr	r3, [r7, #4]
 8000d20:	681b      	ldr	r3, [r3, #0]
 8000d22:	4938      	ldr	r1, [pc, #224]	@ (8000e04 <HAL_I2C_Init+0x140>)
 8000d24:	400a      	ands	r2, r1
 8000d26:	609a      	str	r2, [r3, #8]

  /* Configure I2Cx: Own Address1 and ack own address1 mode */
  if (hi2c->Init.AddressingMode == I2C_ADDRESSINGMODE_7BIT)
 8000d28:	687b      	ldr	r3, [r7, #4]
 8000d2a:	68db      	ldr	r3, [r3, #12]
 8000d2c:	2b01      	cmp	r3, #1
 8000d2e:	d108      	bne.n	8000d42 <HAL_I2C_Init+0x7e>
  {
    hi2c->Instance->OAR1 = (I2C_OAR1_OA1EN | hi2c->Init.OwnAddress1);
 8000d30:	687b      	ldr	r3, [r7, #4]
 8000d32:	689a      	ldr	r2, [r3, #8]
 8000d34:	687b      	ldr	r3, [r7, #4]
 8000d36:	681b      	ldr	r3, [r3, #0]
 8000d38:	2180      	movs	r1, #128	@ 0x80
 8000d3a:	0209      	lsls	r1, r1, #8
 8000d3c:	430a      	orrs	r2, r1
 8000d3e:	609a      	str	r2, [r3, #8]
 8000d40:	e007      	b.n	8000d52 <HAL_I2C_Init+0x8e>
  }
  else /* I2C_ADDRESSINGMODE_10BIT */
  {
    hi2c->Instance->OAR1 = (I2C_OAR1_OA1EN | I2C_OAR1_OA1MODE | hi2c->Init.OwnAddress1);
 8000d42:	687b      	ldr	r3, [r7, #4]
 8000d44:	689a      	ldr	r2, [r3, #8]
 8000d46:	687b      	ldr	r3, [r7, #4]
 8000d48:	681b      	ldr	r3, [r3, #0]
 8000d4a:	2184      	movs	r1, #132	@ 0x84
 8000d4c:	0209      	lsls	r1, r1, #8
 8000d4e:	430a      	orrs	r2, r1
 8000d50:	609a      	str	r2, [r3, #8]
  }

  /*---------------------------- I2Cx CR2 Configuration ----------------------*/
  /* Configure I2Cx: Addressing Master mode */
  if (hi2c->Init.AddressingMode == I2C_ADDRESSINGMODE_10BIT)
 8000d52:	687b      	ldr	r3, [r7, #4]
 8000d54:	68db      	ldr	r3, [r3, #12]
 8000d56:	2b02      	cmp	r3, #2
 8000d58:	d109      	bne.n	8000d6e <HAL_I2C_Init+0xaa>
  {
    SET_BIT(hi2c->Instance->CR2, I2C_CR2_ADD10);
 8000d5a:	687b      	ldr	r3, [r7, #4]
 8000d5c:	681b      	ldr	r3, [r3, #0]
 8000d5e:	685a      	ldr	r2, [r3, #4]
 8000d60:	687b      	ldr	r3, [r7, #4]
 8000d62:	681b      	ldr	r3, [r3, #0]
 8000d64:	2180      	movs	r1, #128	@ 0x80
 8000d66:	0109      	lsls	r1, r1, #4
 8000d68:	430a      	orrs	r2, r1
 8000d6a:	605a      	str	r2, [r3, #4]
 8000d6c:	e007      	b.n	8000d7e <HAL_I2C_Init+0xba>
  }
  else
  {
    /* Clear the I2C ADD10 bit */
    CLEAR_BIT(hi2c->Instance->CR2, I2C_CR2_ADD10);
 8000d6e:	687b      	ldr	r3, [r7, #4]
 8000d70:	681b      	ldr	r3, [r3, #0]
 8000d72:	685a      	ldr	r2, [r3, #4]
 8000d74:	687b      	ldr	r3, [r7, #4]
 8000d76:	681b      	ldr	r3, [r3, #0]
 8000d78:	4923      	ldr	r1, [pc, #140]	@ (8000e08 <HAL_I2C_Init+0x144>)
 8000d7a:	400a      	ands	r2, r1
 8000d7c:	605a      	str	r2, [r3, #4]
  }
  /* Enable the AUTOEND by default, and enable NACK (should be disable only during Slave process */
  hi2c->Instance->CR2 |= (I2C_CR2_AUTOEND | I2C_CR2_NACK);
 8000d7e:	687b      	ldr	r3, [r7, #4]
 8000d80:	681b      	ldr	r3, [r3, #0]
 8000d82:	685a      	ldr	r2, [r3, #4]
 8000d84:	687b      	ldr	r3, [r7, #4]
 8000d86:	681b      	ldr	r3, [r3, #0]
 8000d88:	4920      	ldr	r1, [pc, #128]	@ (8000e0c <HAL_I2C_Init+0x148>)
 8000d8a:	430a      	orrs	r2, r1
 8000d8c:	605a      	str	r2, [r3, #4]

  /*---------------------------- I2Cx OAR2 Configuration ---------------------*/
  /* Disable Own Address2 before set the Own Address2 configuration */
  hi2c->Instance->OAR2 &= ~I2C_DUALADDRESS_ENABLE;
 8000d8e:	687b      	ldr	r3, [r7, #4]
 8000d90:	681b      	ldr	r3, [r3, #0]
 8000d92:	68da      	ldr	r2, [r3, #12]
 8000d94:	687b      	ldr	r3, [r7, #4]
 8000d96:	681b      	ldr	r3, [r3, #0]
 8000d98:	491a      	ldr	r1, [pc, #104]	@ (8000e04 <HAL_I2C_Init+0x140>)
 8000d9a:	400a      	ands	r2, r1
 8000d9c:	60da      	str	r2, [r3, #12]

  /* Configure I2Cx: Dual mode and Own Address2 */
  hi2c->Instance->OAR2 = (hi2c->Init.DualAddressMode | hi2c->Init.OwnAddress2 | \
 8000d9e:	687b      	ldr	r3, [r7, #4]
 8000da0:	691a      	ldr	r2, [r3, #16]
 8000da2:	687b      	ldr	r3, [r7, #4]
 8000da4:	695b      	ldr	r3, [r3, #20]
 8000da6:	431a      	orrs	r2, r3
 8000da8:	0011      	movs	r1, r2
                          (hi2c->Init.OwnAddress2Masks << 8));
 8000daa:	687b      	ldr	r3, [r7, #4]
 8000dac:	699b      	ldr	r3, [r3, #24]
 8000dae:	021a      	lsls	r2, r3, #8
  hi2c->Instance->OAR2 = (hi2c->Init.DualAddressMode | hi2c->Init.OwnAddress2 | \
 8000db0:	687b      	ldr	r3, [r7, #4]
 8000db2:	681b      	ldr	r3, [r3, #0]
 8000db4:	430a      	orrs	r2, r1
 8000db6:	60da      	str	r2, [r3, #12]

  /*---------------------------- I2Cx CR1 Configuration ----------------------*/
  /* Configure I2Cx: Generalcall and NoStretch mode */
  hi2c->Instance->CR1 = (hi2c->Init.GeneralCallMode | hi2c->Init.NoStretchMode);
 8000db8:	687b      	ldr	r3, [r7, #4]
 8000dba:	69d9      	ldr	r1, [r3, #28]
 8000dbc:	687b      	ldr	r3, [r7, #4]
 8000dbe:	6a1a      	ldr	r2, [r3, #32]
 8000dc0:	687b      	ldr	r3, [r7, #4]
 8000dc2:	681b      	ldr	r3, [r3, #0]
 8000dc4:	430a      	orrs	r2, r1
 8000dc6:	601a      	str	r2, [r3, #0]

  /* Enable the selected I2C peripheral */
  __HAL_I2C_ENABLE(hi2c);
 8000dc8:	687b      	ldr	r3, [r7, #4]
 8000dca:	681b      	ldr	r3, [r3, #0]
 8000dcc:	681a      	ldr	r2, [r3, #0]
 8000dce:	687b      	ldr	r3, [r7, #4]
 8000dd0:	681b      	ldr	r3, [r3, #0]
 8000dd2:	2101      	movs	r1, #1
 8000dd4:	430a      	orrs	r2, r1
 8000dd6:	601a      	str	r2, [r3, #0]

  hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 8000dd8:	687b      	ldr	r3, [r7, #4]
 8000dda:	2200      	movs	r2, #0
 8000ddc:	645a      	str	r2, [r3, #68]	@ 0x44
  hi2c->State = HAL_I2C_STATE_READY;
 8000dde:	687b      	ldr	r3, [r7, #4]
 8000de0:	2241      	movs	r2, #65	@ 0x41
 8000de2:	2120      	movs	r1, #32
 8000de4:	5499      	strb	r1, [r3, r2]
  hi2c->PreviousState = I2C_STATE_NONE;
 8000de6:	687b      	ldr	r3, [r7, #4]
 8000de8:	2200      	movs	r2, #0
 8000dea:	631a      	str	r2, [r3, #48]	@ 0x30
  hi2c->Mode = HAL_I2C_MODE_NONE;
 8000dec:	687b      	ldr	r3, [r7, #4]
 8000dee:	2242      	movs	r2, #66	@ 0x42
 8000df0:	2100      	movs	r1, #0
 8000df2:	5499      	strb	r1, [r3, r2]

  return HAL_OK;
 8000df4:	2300      	movs	r3, #0
}
 8000df6:	0018      	movs	r0, r3
 8000df8:	46bd      	mov	sp, r7
 8000dfa:	b002      	add	sp, #8
 8000dfc:	bd80      	pop	{r7, pc}
 8000dfe:	46c0      	nop			@ (mov r8, r8)
 8000e00:	f0ffffff 	.word	0xf0ffffff
 8000e04:	ffff7fff 	.word	0xffff7fff
 8000e08:	fffff7ff 	.word	0xfffff7ff
 8000e0c:	02008000 	.word	0x02008000

08000e10 <HAL_I2CEx_ConfigAnalogFilter>:
  *                the configuration information for the specified I2Cx peripheral.
  * @param  AnalogFilter New state of the Analog filter.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2CEx_ConfigAnalogFilter(I2C_HandleTypeDef *hi2c, uint32_t AnalogFilter)
{
 8000e10:	b580      	push	{r7, lr}
 8000e12:	b082      	sub	sp, #8
 8000e14:	af00      	add	r7, sp, #0
 8000e16:	6078      	str	r0, [r7, #4]
 8000e18:	6039      	str	r1, [r7, #0]
  /* Check the parameters */
  assert_param(IS_I2C_ALL_INSTANCE(hi2c->Instance));
  assert_param(IS_I2C_ANALOG_FILTER(AnalogFilter));

  if (hi2c->State == HAL_I2C_STATE_READY)
 8000e1a:	687b      	ldr	r3, [r7, #4]
 8000e1c:	2241      	movs	r2, #65	@ 0x41
 8000e1e:	5c9b      	ldrb	r3, [r3, r2]
 8000e20:	b2db      	uxtb	r3, r3
 8000e22:	2b20      	cmp	r3, #32
 8000e24:	d138      	bne.n	8000e98 <HAL_I2CEx_ConfigAnalogFilter+0x88>
  {
    /* Process Locked */
    __HAL_LOCK(hi2c);
 8000e26:	687b      	ldr	r3, [r7, #4]
 8000e28:	2240      	movs	r2, #64	@ 0x40
 8000e2a:	5c9b      	ldrb	r3, [r3, r2]
 8000e2c:	2b01      	cmp	r3, #1
 8000e2e:	d101      	bne.n	8000e34 <HAL_I2CEx_ConfigAnalogFilter+0x24>
 8000e30:	2302      	movs	r3, #2
 8000e32:	e032      	b.n	8000e9a <HAL_I2CEx_ConfigAnalogFilter+0x8a>
 8000e34:	687b      	ldr	r3, [r7, #4]
 8000e36:	2240      	movs	r2, #64	@ 0x40
 8000e38:	2101      	movs	r1, #1
 8000e3a:	5499      	strb	r1, [r3, r2]

    hi2c->State = HAL_I2C_STATE_BUSY;
 8000e3c:	687b      	ldr	r3, [r7, #4]
 8000e3e:	2241      	movs	r2, #65	@ 0x41
 8000e40:	2124      	movs	r1, #36	@ 0x24
 8000e42:	5499      	strb	r1, [r3, r2]

    /* Disable the selected I2C peripheral */
    __HAL_I2C_DISABLE(hi2c);
 8000e44:	687b      	ldr	r3, [r7, #4]
 8000e46:	681b      	ldr	r3, [r3, #0]
 8000e48:	681a      	ldr	r2, [r3, #0]
 8000e4a:	687b      	ldr	r3, [r7, #4]
 8000e4c:	681b      	ldr	r3, [r3, #0]
 8000e4e:	2101      	movs	r1, #1
 8000e50:	438a      	bics	r2, r1
 8000e52:	601a      	str	r2, [r3, #0]

    /* Reset I2Cx ANOFF bit */
    hi2c->Instance->CR1 &= ~(I2C_CR1_ANFOFF);
 8000e54:	687b      	ldr	r3, [r7, #4]
 8000e56:	681b      	ldr	r3, [r3, #0]
 8000e58:	681a      	ldr	r2, [r3, #0]
 8000e5a:	687b      	ldr	r3, [r7, #4]
 8000e5c:	681b      	ldr	r3, [r3, #0]
 8000e5e:	4911      	ldr	r1, [pc, #68]	@ (8000ea4 <HAL_I2CEx_ConfigAnalogFilter+0x94>)
 8000e60:	400a      	ands	r2, r1
 8000e62:	601a      	str	r2, [r3, #0]

    /* Set analog filter bit*/
    hi2c->Instance->CR1 |= AnalogFilter;
 8000e64:	687b      	ldr	r3, [r7, #4]
 8000e66:	681b      	ldr	r3, [r3, #0]
 8000e68:	6819      	ldr	r1, [r3, #0]
 8000e6a:	687b      	ldr	r3, [r7, #4]
 8000e6c:	681b      	ldr	r3, [r3, #0]
 8000e6e:	683a      	ldr	r2, [r7, #0]
 8000e70:	430a      	orrs	r2, r1
 8000e72:	601a      	str	r2, [r3, #0]

    __HAL_I2C_ENABLE(hi2c);
 8000e74:	687b      	ldr	r3, [r7, #4]
 8000e76:	681b      	ldr	r3, [r3, #0]
 8000e78:	681a      	ldr	r2, [r3, #0]
 8000e7a:	687b      	ldr	r3, [r7, #4]
 8000e7c:	681b      	ldr	r3, [r3, #0]
 8000e7e:	2101      	movs	r1, #1
 8000e80:	430a      	orrs	r2, r1
 8000e82:	601a      	str	r2, [r3, #0]

    hi2c->State = HAL_I2C_STATE_READY;
 8000e84:	687b      	ldr	r3, [r7, #4]
 8000e86:	2241      	movs	r2, #65	@ 0x41
 8000e88:	2120      	movs	r1, #32
 8000e8a:	5499      	strb	r1, [r3, r2]

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 8000e8c:	687b      	ldr	r3, [r7, #4]
 8000e8e:	2240      	movs	r2, #64	@ 0x40
 8000e90:	2100      	movs	r1, #0
 8000e92:	5499      	strb	r1, [r3, r2]

    return HAL_OK;
 8000e94:	2300      	movs	r3, #0
 8000e96:	e000      	b.n	8000e9a <HAL_I2CEx_ConfigAnalogFilter+0x8a>
  }
  else
  {
    return HAL_BUSY;
 8000e98:	2302      	movs	r3, #2
  }
}
 8000e9a:	0018      	movs	r0, r3
 8000e9c:	46bd      	mov	sp, r7
 8000e9e:	b002      	add	sp, #8
 8000ea0:	bd80      	pop	{r7, pc}
 8000ea2:	46c0      	nop			@ (mov r8, r8)
 8000ea4:	ffffefff 	.word	0xffffefff

08000ea8 <HAL_I2CEx_ConfigDigitalFilter>:
  *                the configuration information for the specified I2Cx peripheral.
  * @param  DigitalFilter Coefficient of digital noise filter between Min_Data=0x00 and Max_Data=0x0F.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2CEx_ConfigDigitalFilter(I2C_HandleTypeDef *hi2c, uint32_t DigitalFilter)
{
 8000ea8:	b580      	push	{r7, lr}
 8000eaa:	b084      	sub	sp, #16
 8000eac:	af00      	add	r7, sp, #0
 8000eae:	6078      	str	r0, [r7, #4]
 8000eb0:	6039      	str	r1, [r7, #0]

  /* Check the parameters */
  assert_param(IS_I2C_ALL_INSTANCE(hi2c->Instance));
  assert_param(IS_I2C_DIGITAL_FILTER(DigitalFilter));

  if (hi2c->State == HAL_I2C_STATE_READY)
 8000eb2:	687b      	ldr	r3, [r7, #4]
 8000eb4:	2241      	movs	r2, #65	@ 0x41
 8000eb6:	5c9b      	ldrb	r3, [r3, r2]
 8000eb8:	b2db      	uxtb	r3, r3
 8000eba:	2b20      	cmp	r3, #32
 8000ebc:	d139      	bne.n	8000f32 <HAL_I2CEx_ConfigDigitalFilter+0x8a>
  {
    /* Process Locked */
    __HAL_LOCK(hi2c);
 8000ebe:	687b      	ldr	r3, [r7, #4]
 8000ec0:	2240      	movs	r2, #64	@ 0x40
 8000ec2:	5c9b      	ldrb	r3, [r3, r2]
 8000ec4:	2b01      	cmp	r3, #1
 8000ec6:	d101      	bne.n	8000ecc <HAL_I2CEx_ConfigDigitalFilter+0x24>
 8000ec8:	2302      	movs	r3, #2
 8000eca:	e033      	b.n	8000f34 <HAL_I2CEx_ConfigDigitalFilter+0x8c>
 8000ecc:	687b      	ldr	r3, [r7, #4]
 8000ece:	2240      	movs	r2, #64	@ 0x40
 8000ed0:	2101      	movs	r1, #1
 8000ed2:	5499      	strb	r1, [r3, r2]

    hi2c->State = HAL_I2C_STATE_BUSY;
 8000ed4:	687b      	ldr	r3, [r7, #4]
 8000ed6:	2241      	movs	r2, #65	@ 0x41
 8000ed8:	2124      	movs	r1, #36	@ 0x24
 8000eda:	5499      	strb	r1, [r3, r2]

    /* Disable the selected I2C peripheral */
    __HAL_I2C_DISABLE(hi2c);
 8000edc:	687b      	ldr	r3, [r7, #4]
 8000ede:	681b      	ldr	r3, [r3, #0]
 8000ee0:	681a      	ldr	r2, [r3, #0]
 8000ee2:	687b      	ldr	r3, [r7, #4]
 8000ee4:	681b      	ldr	r3, [r3, #0]
 8000ee6:	2101      	movs	r1, #1
 8000ee8:	438a      	bics	r2, r1
 8000eea:	601a      	str	r2, [r3, #0]

    /* Get the old register value */
    tmpreg = hi2c->Instance->CR1;
 8000eec:	687b      	ldr	r3, [r7, #4]
 8000eee:	681b      	ldr	r3, [r3, #0]
 8000ef0:	681b      	ldr	r3, [r3, #0]
 8000ef2:	60fb      	str	r3, [r7, #12]

    /* Reset I2Cx DNF bits [11:8] */
    tmpreg &= ~(I2C_CR1_DNF);
 8000ef4:	68fb      	ldr	r3, [r7, #12]
 8000ef6:	4a11      	ldr	r2, [pc, #68]	@ (8000f3c <HAL_I2CEx_ConfigDigitalFilter+0x94>)
 8000ef8:	4013      	ands	r3, r2
 8000efa:	60fb      	str	r3, [r7, #12]

    /* Set I2Cx DNF coefficient */
    tmpreg |= DigitalFilter << 8U;
 8000efc:	683b      	ldr	r3, [r7, #0]
 8000efe:	021b      	lsls	r3, r3, #8
 8000f00:	68fa      	ldr	r2, [r7, #12]
 8000f02:	4313      	orrs	r3, r2
 8000f04:	60fb      	str	r3, [r7, #12]

    /* Store the new register value */
    hi2c->Instance->CR1 = tmpreg;
 8000f06:	687b      	ldr	r3, [r7, #4]
 8000f08:	681b      	ldr	r3, [r3, #0]
 8000f0a:	68fa      	ldr	r2, [r7, #12]
 8000f0c:	601a      	str	r2, [r3, #0]

    __HAL_I2C_ENABLE(hi2c);
 8000f0e:	687b      	ldr	r3, [r7, #4]
 8000f10:	681b      	ldr	r3, [r3, #0]
 8000f12:	681a      	ldr	r2, [r3, #0]
 8000f14:	687b      	ldr	r3, [r7, #4]
 8000f16:	681b      	ldr	r3, [r3, #0]
 8000f18:	2101      	movs	r1, #1
 8000f1a:	430a      	orrs	r2, r1
 8000f1c:	601a      	str	r2, [r3, #0]

    hi2c->State = HAL_I2C_STATE_READY;
 8000f1e:	687b      	ldr	r3, [r7, #4]
 8000f20:	2241      	movs	r2, #65	@ 0x41
 8000f22:	2120      	movs	r1, #32
 8000f24:	5499      	strb	r1, [r3, r2]

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 8000f26:	687b      	ldr	r3, [r7, #4]
 8000f28:	2240      	movs	r2, #64	@ 0x40
 8000f2a:	2100      	movs	r1, #0
 8000f2c:	5499      	strb	r1, [r3, r2]

    return HAL_OK;
 8000f2e:	2300      	movs	r3, #0
 8000f30:	e000      	b.n	8000f34 <HAL_I2CEx_ConfigDigitalFilter+0x8c>
  }
  else
  {
    return HAL_BUSY;
 8000f32:	2302      	movs	r3, #2
  }
}
 8000f34:	0018      	movs	r0, r3
 8000f36:	46bd      	mov	sp, r7
 8000f38:	b004      	add	sp, #16
 8000f3a:	bd80      	pop	{r7, pc}
 8000f3c:	fffff0ff 	.word	0xfffff0ff

08000f40 <HAL_RCC_OscConfig>:
  *         supported by this macro. User should request a transition to HSE Off
  *         first and then HSE On or HSE Bypass.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_OscConfig(const RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 8000f40:	b5b0      	push	{r4, r5, r7, lr}
 8000f42:	b08a      	sub	sp, #40	@ 0x28
 8000f44:	af00      	add	r7, sp, #0
 8000f46:	6078      	str	r0, [r7, #4]
  uint32_t hsi_state;
  HAL_StatusTypeDef status;
  uint32_t sysclk_source, pll_config;

  /* Check Null pointer */
  if(RCC_OscInitStruct == NULL)
 8000f48:	687b      	ldr	r3, [r7, #4]
 8000f4a:	2b00      	cmp	r3, #0
 8000f4c:	d102      	bne.n	8000f54 <HAL_RCC_OscConfig+0x14>
  {
    return HAL_ERROR;
 8000f4e:	2301      	movs	r3, #1
 8000f50:	f000 fb6c 	bl	800162c <HAL_RCC_OscConfig+0x6ec>
  }

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));

  sysclk_source = __HAL_RCC_GET_SYSCLK_SOURCE();
 8000f54:	4bc8      	ldr	r3, [pc, #800]	@ (8001278 <HAL_RCC_OscConfig+0x338>)
 8000f56:	68db      	ldr	r3, [r3, #12]
 8000f58:	220c      	movs	r2, #12
 8000f5a:	4013      	ands	r3, r2
 8000f5c:	61fb      	str	r3, [r7, #28]
  pll_config = __HAL_RCC_GET_PLL_OSCSOURCE();
 8000f5e:	4bc6      	ldr	r3, [pc, #792]	@ (8001278 <HAL_RCC_OscConfig+0x338>)
 8000f60:	68da      	ldr	r2, [r3, #12]
 8000f62:	2380      	movs	r3, #128	@ 0x80
 8000f64:	025b      	lsls	r3, r3, #9
 8000f66:	4013      	ands	r3, r2
 8000f68:	61bb      	str	r3, [r7, #24]

  /*------------------------------- HSE Configuration ------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 8000f6a:	687b      	ldr	r3, [r7, #4]
 8000f6c:	681b      	ldr	r3, [r3, #0]
 8000f6e:	2201      	movs	r2, #1
 8000f70:	4013      	ands	r3, r2
 8000f72:	d100      	bne.n	8000f76 <HAL_RCC_OscConfig+0x36>
 8000f74:	e07d      	b.n	8001072 <HAL_RCC_OscConfig+0x132>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));

    /* When the HSE is used as system clock or clock source for PLL in these cases it is not allowed to be disabled */
    if((sysclk_source == RCC_SYSCLKSOURCE_STATUS_HSE)
 8000f76:	69fb      	ldr	r3, [r7, #28]
 8000f78:	2b08      	cmp	r3, #8
 8000f7a:	d007      	beq.n	8000f8c <HAL_RCC_OscConfig+0x4c>
       || ((sysclk_source == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (pll_config == RCC_PLLSOURCE_HSE)))
 8000f7c:	69fb      	ldr	r3, [r7, #28]
 8000f7e:	2b0c      	cmp	r3, #12
 8000f80:	d112      	bne.n	8000fa8 <HAL_RCC_OscConfig+0x68>
 8000f82:	69ba      	ldr	r2, [r7, #24]
 8000f84:	2380      	movs	r3, #128	@ 0x80
 8000f86:	025b      	lsls	r3, r3, #9
 8000f88:	429a      	cmp	r2, r3
 8000f8a:	d10d      	bne.n	8000fa8 <HAL_RCC_OscConfig+0x68>
    {
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != 0U) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8000f8c:	4bba      	ldr	r3, [pc, #744]	@ (8001278 <HAL_RCC_OscConfig+0x338>)
 8000f8e:	681a      	ldr	r2, [r3, #0]
 8000f90:	2380      	movs	r3, #128	@ 0x80
 8000f92:	029b      	lsls	r3, r3, #10
 8000f94:	4013      	ands	r3, r2
 8000f96:	d100      	bne.n	8000f9a <HAL_RCC_OscConfig+0x5a>
 8000f98:	e06a      	b.n	8001070 <HAL_RCC_OscConfig+0x130>
 8000f9a:	687b      	ldr	r3, [r7, #4]
 8000f9c:	685b      	ldr	r3, [r3, #4]
 8000f9e:	2b00      	cmp	r3, #0
 8000fa0:	d166      	bne.n	8001070 <HAL_RCC_OscConfig+0x130>
      {
        return HAL_ERROR;
 8000fa2:	2301      	movs	r3, #1
 8000fa4:	f000 fb42 	bl	800162c <HAL_RCC_OscConfig+0x6ec>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 8000fa8:	687b      	ldr	r3, [r7, #4]
 8000faa:	685a      	ldr	r2, [r3, #4]
 8000fac:	2380      	movs	r3, #128	@ 0x80
 8000fae:	025b      	lsls	r3, r3, #9
 8000fb0:	429a      	cmp	r2, r3
 8000fb2:	d107      	bne.n	8000fc4 <HAL_RCC_OscConfig+0x84>
 8000fb4:	4bb0      	ldr	r3, [pc, #704]	@ (8001278 <HAL_RCC_OscConfig+0x338>)
 8000fb6:	681a      	ldr	r2, [r3, #0]
 8000fb8:	4baf      	ldr	r3, [pc, #700]	@ (8001278 <HAL_RCC_OscConfig+0x338>)
 8000fba:	2180      	movs	r1, #128	@ 0x80
 8000fbc:	0249      	lsls	r1, r1, #9
 8000fbe:	430a      	orrs	r2, r1
 8000fc0:	601a      	str	r2, [r3, #0]
 8000fc2:	e027      	b.n	8001014 <HAL_RCC_OscConfig+0xd4>
 8000fc4:	687b      	ldr	r3, [r7, #4]
 8000fc6:	685a      	ldr	r2, [r3, #4]
 8000fc8:	23a0      	movs	r3, #160	@ 0xa0
 8000fca:	02db      	lsls	r3, r3, #11
 8000fcc:	429a      	cmp	r2, r3
 8000fce:	d10e      	bne.n	8000fee <HAL_RCC_OscConfig+0xae>
 8000fd0:	4ba9      	ldr	r3, [pc, #676]	@ (8001278 <HAL_RCC_OscConfig+0x338>)
 8000fd2:	681a      	ldr	r2, [r3, #0]
 8000fd4:	4ba8      	ldr	r3, [pc, #672]	@ (8001278 <HAL_RCC_OscConfig+0x338>)
 8000fd6:	2180      	movs	r1, #128	@ 0x80
 8000fd8:	02c9      	lsls	r1, r1, #11
 8000fda:	430a      	orrs	r2, r1
 8000fdc:	601a      	str	r2, [r3, #0]
 8000fde:	4ba6      	ldr	r3, [pc, #664]	@ (8001278 <HAL_RCC_OscConfig+0x338>)
 8000fe0:	681a      	ldr	r2, [r3, #0]
 8000fe2:	4ba5      	ldr	r3, [pc, #660]	@ (8001278 <HAL_RCC_OscConfig+0x338>)
 8000fe4:	2180      	movs	r1, #128	@ 0x80
 8000fe6:	0249      	lsls	r1, r1, #9
 8000fe8:	430a      	orrs	r2, r1
 8000fea:	601a      	str	r2, [r3, #0]
 8000fec:	e012      	b.n	8001014 <HAL_RCC_OscConfig+0xd4>
 8000fee:	4ba2      	ldr	r3, [pc, #648]	@ (8001278 <HAL_RCC_OscConfig+0x338>)
 8000ff0:	681a      	ldr	r2, [r3, #0]
 8000ff2:	4ba1      	ldr	r3, [pc, #644]	@ (8001278 <HAL_RCC_OscConfig+0x338>)
 8000ff4:	49a1      	ldr	r1, [pc, #644]	@ (800127c <HAL_RCC_OscConfig+0x33c>)
 8000ff6:	400a      	ands	r2, r1
 8000ff8:	601a      	str	r2, [r3, #0]
 8000ffa:	4b9f      	ldr	r3, [pc, #636]	@ (8001278 <HAL_RCC_OscConfig+0x338>)
 8000ffc:	681a      	ldr	r2, [r3, #0]
 8000ffe:	2380      	movs	r3, #128	@ 0x80
 8001000:	025b      	lsls	r3, r3, #9
 8001002:	4013      	ands	r3, r2
 8001004:	60fb      	str	r3, [r7, #12]
 8001006:	68fb      	ldr	r3, [r7, #12]
 8001008:	4b9b      	ldr	r3, [pc, #620]	@ (8001278 <HAL_RCC_OscConfig+0x338>)
 800100a:	681a      	ldr	r2, [r3, #0]
 800100c:	4b9a      	ldr	r3, [pc, #616]	@ (8001278 <HAL_RCC_OscConfig+0x338>)
 800100e:	499c      	ldr	r1, [pc, #624]	@ (8001280 <HAL_RCC_OscConfig+0x340>)
 8001010:	400a      	ands	r2, r1
 8001012:	601a      	str	r2, [r3, #0]

      /* Check the HSE State */
      if(RCC_OscInitStruct->HSEState != RCC_HSE_OFF)
 8001014:	687b      	ldr	r3, [r7, #4]
 8001016:	685b      	ldr	r3, [r3, #4]
 8001018:	2b00      	cmp	r3, #0
 800101a:	d014      	beq.n	8001046 <HAL_RCC_OscConfig+0x106>
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 800101c:	f7ff fbc0 	bl	80007a0 <HAL_GetTick>
 8001020:	0003      	movs	r3, r0
 8001022:	617b      	str	r3, [r7, #20]

        /* Wait till HSE is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == 0U)
 8001024:	e008      	b.n	8001038 <HAL_RCC_OscConfig+0xf8>
        {
          if((HAL_GetTick() - tickstart ) > HSE_TIMEOUT_VALUE)
 8001026:	f7ff fbbb 	bl	80007a0 <HAL_GetTick>
 800102a:	0002      	movs	r2, r0
 800102c:	697b      	ldr	r3, [r7, #20]
 800102e:	1ad3      	subs	r3, r2, r3
 8001030:	2b64      	cmp	r3, #100	@ 0x64
 8001032:	d901      	bls.n	8001038 <HAL_RCC_OscConfig+0xf8>
          {
            return HAL_TIMEOUT;
 8001034:	2303      	movs	r3, #3
 8001036:	e2f9      	b.n	800162c <HAL_RCC_OscConfig+0x6ec>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == 0U)
 8001038:	4b8f      	ldr	r3, [pc, #572]	@ (8001278 <HAL_RCC_OscConfig+0x338>)
 800103a:	681a      	ldr	r2, [r3, #0]
 800103c:	2380      	movs	r3, #128	@ 0x80
 800103e:	029b      	lsls	r3, r3, #10
 8001040:	4013      	ands	r3, r2
 8001042:	d0f0      	beq.n	8001026 <HAL_RCC_OscConfig+0xe6>
 8001044:	e015      	b.n	8001072 <HAL_RCC_OscConfig+0x132>
        }
      }
      else
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8001046:	f7ff fbab 	bl	80007a0 <HAL_GetTick>
 800104a:	0003      	movs	r3, r0
 800104c:	617b      	str	r3, [r7, #20]

        /* Wait till HSE is disabled */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != 0U)
 800104e:	e008      	b.n	8001062 <HAL_RCC_OscConfig+0x122>
        {
           if((HAL_GetTick() - tickstart ) > HSE_TIMEOUT_VALUE)
 8001050:	f7ff fba6 	bl	80007a0 <HAL_GetTick>
 8001054:	0002      	movs	r2, r0
 8001056:	697b      	ldr	r3, [r7, #20]
 8001058:	1ad3      	subs	r3, r2, r3
 800105a:	2b64      	cmp	r3, #100	@ 0x64
 800105c:	d901      	bls.n	8001062 <HAL_RCC_OscConfig+0x122>
          {
            return HAL_TIMEOUT;
 800105e:	2303      	movs	r3, #3
 8001060:	e2e4      	b.n	800162c <HAL_RCC_OscConfig+0x6ec>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != 0U)
 8001062:	4b85      	ldr	r3, [pc, #532]	@ (8001278 <HAL_RCC_OscConfig+0x338>)
 8001064:	681a      	ldr	r2, [r3, #0]
 8001066:	2380      	movs	r3, #128	@ 0x80
 8001068:	029b      	lsls	r3, r3, #10
 800106a:	4013      	ands	r3, r2
 800106c:	d1f0      	bne.n	8001050 <HAL_RCC_OscConfig+0x110>
 800106e:	e000      	b.n	8001072 <HAL_RCC_OscConfig+0x132>
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != 0U) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8001070:	46c0      	nop			@ (mov r8, r8)
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 8001072:	687b      	ldr	r3, [r7, #4]
 8001074:	681b      	ldr	r3, [r3, #0]
 8001076:	2202      	movs	r2, #2
 8001078:	4013      	ands	r3, r2
 800107a:	d100      	bne.n	800107e <HAL_RCC_OscConfig+0x13e>
 800107c:	e099      	b.n	80011b2 <HAL_RCC_OscConfig+0x272>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));

    hsi_state = RCC_OscInitStruct->HSIState;
 800107e:	687b      	ldr	r3, [r7, #4]
 8001080:	68db      	ldr	r3, [r3, #12]
 8001082:	627b      	str	r3, [r7, #36]	@ 0x24

#if defined(RCC_CR_HSIOUTEN)
    if((hsi_state & RCC_HSI_OUTEN) != 0U)
 8001084:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8001086:	2220      	movs	r2, #32
 8001088:	4013      	ands	r3, r2
 800108a:	d009      	beq.n	80010a0 <HAL_RCC_OscConfig+0x160>
    {
      /* HSI Output enable for timer requested */
      SET_BIT(RCC->CR, RCC_CR_HSIOUTEN);
 800108c:	4b7a      	ldr	r3, [pc, #488]	@ (8001278 <HAL_RCC_OscConfig+0x338>)
 800108e:	681a      	ldr	r2, [r3, #0]
 8001090:	4b79      	ldr	r3, [pc, #484]	@ (8001278 <HAL_RCC_OscConfig+0x338>)
 8001092:	2120      	movs	r1, #32
 8001094:	430a      	orrs	r2, r1
 8001096:	601a      	str	r2, [r3, #0]

      hsi_state &= ~RCC_CR_HSIOUTEN;
 8001098:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800109a:	2220      	movs	r2, #32
 800109c:	4393      	bics	r3, r2
 800109e:	627b      	str	r3, [r7, #36]	@ 0x24
    }
#endif

    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */
    if((sysclk_source == RCC_SYSCLKSOURCE_STATUS_HSI)
 80010a0:	69fb      	ldr	r3, [r7, #28]
 80010a2:	2b04      	cmp	r3, #4
 80010a4:	d005      	beq.n	80010b2 <HAL_RCC_OscConfig+0x172>
       || ((sysclk_source == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (pll_config == RCC_PLLSOURCE_HSI)))
 80010a6:	69fb      	ldr	r3, [r7, #28]
 80010a8:	2b0c      	cmp	r3, #12
 80010aa:	d13e      	bne.n	800112a <HAL_RCC_OscConfig+0x1ea>
 80010ac:	69bb      	ldr	r3, [r7, #24]
 80010ae:	2b00      	cmp	r3, #0
 80010b0:	d13b      	bne.n	800112a <HAL_RCC_OscConfig+0x1ea>
    {
      /* When HSI is used as system clock it will not disabled */
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != 0U) && (hsi_state == RCC_HSI_OFF))
 80010b2:	4b71      	ldr	r3, [pc, #452]	@ (8001278 <HAL_RCC_OscConfig+0x338>)
 80010b4:	681b      	ldr	r3, [r3, #0]
 80010b6:	2204      	movs	r2, #4
 80010b8:	4013      	ands	r3, r2
 80010ba:	d004      	beq.n	80010c6 <HAL_RCC_OscConfig+0x186>
 80010bc:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80010be:	2b00      	cmp	r3, #0
 80010c0:	d101      	bne.n	80010c6 <HAL_RCC_OscConfig+0x186>
      {
        return HAL_ERROR;
 80010c2:	2301      	movs	r3, #1
 80010c4:	e2b2      	b.n	800162c <HAL_RCC_OscConfig+0x6ec>
      }
      /* Otherwise, just the calibration and HSI or HSIdiv4 are allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 80010c6:	4b6c      	ldr	r3, [pc, #432]	@ (8001278 <HAL_RCC_OscConfig+0x338>)
 80010c8:	685b      	ldr	r3, [r3, #4]
 80010ca:	4a6e      	ldr	r2, [pc, #440]	@ (8001284 <HAL_RCC_OscConfig+0x344>)
 80010cc:	4013      	ands	r3, r2
 80010ce:	0019      	movs	r1, r3
 80010d0:	687b      	ldr	r3, [r7, #4]
 80010d2:	691b      	ldr	r3, [r3, #16]
 80010d4:	021a      	lsls	r2, r3, #8
 80010d6:	4b68      	ldr	r3, [pc, #416]	@ (8001278 <HAL_RCC_OscConfig+0x338>)
 80010d8:	430a      	orrs	r2, r1
 80010da:	605a      	str	r2, [r3, #4]

        /* Enable the Internal High Speed oscillator (HSI or HSIdiv4) */
        __HAL_RCC_HSI_CONFIG(hsi_state);
 80010dc:	4b66      	ldr	r3, [pc, #408]	@ (8001278 <HAL_RCC_OscConfig+0x338>)
 80010de:	681b      	ldr	r3, [r3, #0]
 80010e0:	2209      	movs	r2, #9
 80010e2:	4393      	bics	r3, r2
 80010e4:	0019      	movs	r1, r3
 80010e6:	4b64      	ldr	r3, [pc, #400]	@ (8001278 <HAL_RCC_OscConfig+0x338>)
 80010e8:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 80010ea:	430a      	orrs	r2, r1
 80010ec:	601a      	str	r2, [r3, #0]
      }

      /* Update the SystemCoreClock global variable */
      SystemCoreClock = HAL_RCC_GetSysClockFreq() >> AHBPrescTable[(RCC->CFGR & RCC_CFGR_HPRE)>> RCC_CFGR_HPRE_Pos];
 80010ee:	f000 fbeb 	bl	80018c8 <HAL_RCC_GetSysClockFreq>
 80010f2:	0001      	movs	r1, r0
 80010f4:	4b60      	ldr	r3, [pc, #384]	@ (8001278 <HAL_RCC_OscConfig+0x338>)
 80010f6:	68db      	ldr	r3, [r3, #12]
 80010f8:	091b      	lsrs	r3, r3, #4
 80010fa:	220f      	movs	r2, #15
 80010fc:	4013      	ands	r3, r2
 80010fe:	4a62      	ldr	r2, [pc, #392]	@ (8001288 <HAL_RCC_OscConfig+0x348>)
 8001100:	5cd3      	ldrb	r3, [r2, r3]
 8001102:	000a      	movs	r2, r1
 8001104:	40da      	lsrs	r2, r3
 8001106:	4b61      	ldr	r3, [pc, #388]	@ (800128c <HAL_RCC_OscConfig+0x34c>)
 8001108:	601a      	str	r2, [r3, #0]

      /* Configure the source of time base considering new system clocks settings*/
      status = HAL_InitTick (uwTickPrio);
 800110a:	4b61      	ldr	r3, [pc, #388]	@ (8001290 <HAL_RCC_OscConfig+0x350>)
 800110c:	681b      	ldr	r3, [r3, #0]
 800110e:	2513      	movs	r5, #19
 8001110:	197c      	adds	r4, r7, r5
 8001112:	0018      	movs	r0, r3
 8001114:	f7ff fafe 	bl	8000714 <HAL_InitTick>
 8001118:	0003      	movs	r3, r0
 800111a:	7023      	strb	r3, [r4, #0]
      if(status != HAL_OK)
 800111c:	197b      	adds	r3, r7, r5
 800111e:	781b      	ldrb	r3, [r3, #0]
 8001120:	2b00      	cmp	r3, #0
 8001122:	d046      	beq.n	80011b2 <HAL_RCC_OscConfig+0x272>
      {
        return status;
 8001124:	197b      	adds	r3, r7, r5
 8001126:	781b      	ldrb	r3, [r3, #0]
 8001128:	e280      	b.n	800162c <HAL_RCC_OscConfig+0x6ec>
      }
    }
    else
    {
      /* Check the HSI State */
      if(hsi_state != RCC_HSI_OFF)
 800112a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800112c:	2b00      	cmp	r3, #0
 800112e:	d027      	beq.n	8001180 <HAL_RCC_OscConfig+0x240>
      {
        /* Enable the Internal High Speed oscillator (HSI or HSIdiv4) */
        __HAL_RCC_HSI_CONFIG(hsi_state);
 8001130:	4b51      	ldr	r3, [pc, #324]	@ (8001278 <HAL_RCC_OscConfig+0x338>)
 8001132:	681b      	ldr	r3, [r3, #0]
 8001134:	2209      	movs	r2, #9
 8001136:	4393      	bics	r3, r2
 8001138:	0019      	movs	r1, r3
 800113a:	4b4f      	ldr	r3, [pc, #316]	@ (8001278 <HAL_RCC_OscConfig+0x338>)
 800113c:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 800113e:	430a      	orrs	r2, r1
 8001140:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8001142:	f7ff fb2d 	bl	80007a0 <HAL_GetTick>
 8001146:	0003      	movs	r3, r0
 8001148:	617b      	str	r3, [r7, #20]

        /* Wait till HSI is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == 0U)
 800114a:	e008      	b.n	800115e <HAL_RCC_OscConfig+0x21e>
        {
          if((HAL_GetTick() - tickstart ) > HSI_TIMEOUT_VALUE)
 800114c:	f7ff fb28 	bl	80007a0 <HAL_GetTick>
 8001150:	0002      	movs	r2, r0
 8001152:	697b      	ldr	r3, [r7, #20]
 8001154:	1ad3      	subs	r3, r2, r3
 8001156:	2b02      	cmp	r3, #2
 8001158:	d901      	bls.n	800115e <HAL_RCC_OscConfig+0x21e>
          {
            return HAL_TIMEOUT;
 800115a:	2303      	movs	r3, #3
 800115c:	e266      	b.n	800162c <HAL_RCC_OscConfig+0x6ec>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == 0U)
 800115e:	4b46      	ldr	r3, [pc, #280]	@ (8001278 <HAL_RCC_OscConfig+0x338>)
 8001160:	681b      	ldr	r3, [r3, #0]
 8001162:	2204      	movs	r2, #4
 8001164:	4013      	ands	r3, r2
 8001166:	d0f1      	beq.n	800114c <HAL_RCC_OscConfig+0x20c>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8001168:	4b43      	ldr	r3, [pc, #268]	@ (8001278 <HAL_RCC_OscConfig+0x338>)
 800116a:	685b      	ldr	r3, [r3, #4]
 800116c:	4a45      	ldr	r2, [pc, #276]	@ (8001284 <HAL_RCC_OscConfig+0x344>)
 800116e:	4013      	ands	r3, r2
 8001170:	0019      	movs	r1, r3
 8001172:	687b      	ldr	r3, [r7, #4]
 8001174:	691b      	ldr	r3, [r3, #16]
 8001176:	021a      	lsls	r2, r3, #8
 8001178:	4b3f      	ldr	r3, [pc, #252]	@ (8001278 <HAL_RCC_OscConfig+0x338>)
 800117a:	430a      	orrs	r2, r1
 800117c:	605a      	str	r2, [r3, #4]
 800117e:	e018      	b.n	80011b2 <HAL_RCC_OscConfig+0x272>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 8001180:	4b3d      	ldr	r3, [pc, #244]	@ (8001278 <HAL_RCC_OscConfig+0x338>)
 8001182:	681a      	ldr	r2, [r3, #0]
 8001184:	4b3c      	ldr	r3, [pc, #240]	@ (8001278 <HAL_RCC_OscConfig+0x338>)
 8001186:	2101      	movs	r1, #1
 8001188:	438a      	bics	r2, r1
 800118a:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 800118c:	f7ff fb08 	bl	80007a0 <HAL_GetTick>
 8001190:	0003      	movs	r3, r0
 8001192:	617b      	str	r3, [r7, #20]

        /* Wait till HSI is disabled */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != 0U)
 8001194:	e008      	b.n	80011a8 <HAL_RCC_OscConfig+0x268>
        {
          if((HAL_GetTick() - tickstart ) > HSI_TIMEOUT_VALUE)
 8001196:	f7ff fb03 	bl	80007a0 <HAL_GetTick>
 800119a:	0002      	movs	r2, r0
 800119c:	697b      	ldr	r3, [r7, #20]
 800119e:	1ad3      	subs	r3, r2, r3
 80011a0:	2b02      	cmp	r3, #2
 80011a2:	d901      	bls.n	80011a8 <HAL_RCC_OscConfig+0x268>
          {
            return HAL_TIMEOUT;
 80011a4:	2303      	movs	r3, #3
 80011a6:	e241      	b.n	800162c <HAL_RCC_OscConfig+0x6ec>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != 0U)
 80011a8:	4b33      	ldr	r3, [pc, #204]	@ (8001278 <HAL_RCC_OscConfig+0x338>)
 80011aa:	681b      	ldr	r3, [r3, #0]
 80011ac:	2204      	movs	r2, #4
 80011ae:	4013      	ands	r3, r2
 80011b0:	d1f1      	bne.n	8001196 <HAL_RCC_OscConfig+0x256>
        }
      }
    }
  }
  /*----------------------------- MSI Configuration --------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_MSI) == RCC_OSCILLATORTYPE_MSI)
 80011b2:	687b      	ldr	r3, [r7, #4]
 80011b4:	681b      	ldr	r3, [r3, #0]
 80011b6:	2210      	movs	r2, #16
 80011b8:	4013      	ands	r3, r2
 80011ba:	d100      	bne.n	80011be <HAL_RCC_OscConfig+0x27e>
 80011bc:	e0a1      	b.n	8001302 <HAL_RCC_OscConfig+0x3c2>
  {
    /* When the MSI is used as system clock it will not be disabled */
    if(sysclk_source == RCC_CFGR_SWS_MSI)
 80011be:	69fb      	ldr	r3, [r7, #28]
 80011c0:	2b00      	cmp	r3, #0
 80011c2:	d140      	bne.n	8001246 <HAL_RCC_OscConfig+0x306>
    {
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_MSIRDY) != 0U) && (RCC_OscInitStruct->MSIState == RCC_MSI_OFF))
 80011c4:	4b2c      	ldr	r3, [pc, #176]	@ (8001278 <HAL_RCC_OscConfig+0x338>)
 80011c6:	681a      	ldr	r2, [r3, #0]
 80011c8:	2380      	movs	r3, #128	@ 0x80
 80011ca:	009b      	lsls	r3, r3, #2
 80011cc:	4013      	ands	r3, r2
 80011ce:	d005      	beq.n	80011dc <HAL_RCC_OscConfig+0x29c>
 80011d0:	687b      	ldr	r3, [r7, #4]
 80011d2:	699b      	ldr	r3, [r3, #24]
 80011d4:	2b00      	cmp	r3, #0
 80011d6:	d101      	bne.n	80011dc <HAL_RCC_OscConfig+0x29c>
      {
        return HAL_ERROR;
 80011d8:	2301      	movs	r3, #1
 80011da:	e227      	b.n	800162c <HAL_RCC_OscConfig+0x6ec>
        /* Check MSICalibrationValue and MSIClockRange input parameters */
        assert_param(IS_RCC_MSICALIBRATION_VALUE(RCC_OscInitStruct->MSICalibrationValue));
        assert_param(IS_RCC_MSI_CLOCK_RANGE(RCC_OscInitStruct->MSIClockRange));

        /* Selects the Multiple Speed oscillator (MSI) clock range .*/
        __HAL_RCC_MSI_RANGE_CONFIG(RCC_OscInitStruct->MSIClockRange);
 80011dc:	4b26      	ldr	r3, [pc, #152]	@ (8001278 <HAL_RCC_OscConfig+0x338>)
 80011de:	685b      	ldr	r3, [r3, #4]
 80011e0:	4a2c      	ldr	r2, [pc, #176]	@ (8001294 <HAL_RCC_OscConfig+0x354>)
 80011e2:	4013      	ands	r3, r2
 80011e4:	0019      	movs	r1, r3
 80011e6:	687b      	ldr	r3, [r7, #4]
 80011e8:	6a1a      	ldr	r2, [r3, #32]
 80011ea:	4b23      	ldr	r3, [pc, #140]	@ (8001278 <HAL_RCC_OscConfig+0x338>)
 80011ec:	430a      	orrs	r2, r1
 80011ee:	605a      	str	r2, [r3, #4]
        /* Adjusts the Multiple Speed oscillator (MSI) calibration value.*/
        __HAL_RCC_MSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->MSICalibrationValue);
 80011f0:	4b21      	ldr	r3, [pc, #132]	@ (8001278 <HAL_RCC_OscConfig+0x338>)
 80011f2:	685b      	ldr	r3, [r3, #4]
 80011f4:	021b      	lsls	r3, r3, #8
 80011f6:	0a19      	lsrs	r1, r3, #8
 80011f8:	687b      	ldr	r3, [r7, #4]
 80011fa:	69db      	ldr	r3, [r3, #28]
 80011fc:	061a      	lsls	r2, r3, #24
 80011fe:	4b1e      	ldr	r3, [pc, #120]	@ (8001278 <HAL_RCC_OscConfig+0x338>)
 8001200:	430a      	orrs	r2, r1
 8001202:	605a      	str	r2, [r3, #4]


        /* Update the SystemCoreClock global variable */
        SystemCoreClock =  (32768U * (1UL << ((RCC_OscInitStruct->MSIClockRange >> RCC_ICSCR_MSIRANGE_Pos) + 1U)))
 8001204:	687b      	ldr	r3, [r7, #4]
 8001206:	6a1b      	ldr	r3, [r3, #32]
 8001208:	0b5b      	lsrs	r3, r3, #13
 800120a:	3301      	adds	r3, #1
 800120c:	2280      	movs	r2, #128	@ 0x80
 800120e:	0212      	lsls	r2, r2, #8
 8001210:	409a      	lsls	r2, r3
                           >> AHBPrescTable[((RCC->CFGR & RCC_CFGR_HPRE) >> RCC_CFGR_HPRE_Pos)];
 8001212:	4b19      	ldr	r3, [pc, #100]	@ (8001278 <HAL_RCC_OscConfig+0x338>)
 8001214:	68db      	ldr	r3, [r3, #12]
 8001216:	091b      	lsrs	r3, r3, #4
 8001218:	210f      	movs	r1, #15
 800121a:	400b      	ands	r3, r1
 800121c:	491a      	ldr	r1, [pc, #104]	@ (8001288 <HAL_RCC_OscConfig+0x348>)
 800121e:	5ccb      	ldrb	r3, [r1, r3]
 8001220:	40da      	lsrs	r2, r3
        SystemCoreClock =  (32768U * (1UL << ((RCC_OscInitStruct->MSIClockRange >> RCC_ICSCR_MSIRANGE_Pos) + 1U)))
 8001222:	4b1a      	ldr	r3, [pc, #104]	@ (800128c <HAL_RCC_OscConfig+0x34c>)
 8001224:	601a      	str	r2, [r3, #0]

        /* Configure the source of time base considering new system clocks settings*/
        status = HAL_InitTick (uwTickPrio);
 8001226:	4b1a      	ldr	r3, [pc, #104]	@ (8001290 <HAL_RCC_OscConfig+0x350>)
 8001228:	681b      	ldr	r3, [r3, #0]
 800122a:	2513      	movs	r5, #19
 800122c:	197c      	adds	r4, r7, r5
 800122e:	0018      	movs	r0, r3
 8001230:	f7ff fa70 	bl	8000714 <HAL_InitTick>
 8001234:	0003      	movs	r3, r0
 8001236:	7023      	strb	r3, [r4, #0]
        if(status != HAL_OK)
 8001238:	197b      	adds	r3, r7, r5
 800123a:	781b      	ldrb	r3, [r3, #0]
 800123c:	2b00      	cmp	r3, #0
 800123e:	d060      	beq.n	8001302 <HAL_RCC_OscConfig+0x3c2>
        {
          return status;
 8001240:	197b      	adds	r3, r7, r5
 8001242:	781b      	ldrb	r3, [r3, #0]
 8001244:	e1f2      	b.n	800162c <HAL_RCC_OscConfig+0x6ec>
    {
      /* Check MSI State */
      assert_param(IS_RCC_MSI(RCC_OscInitStruct->MSIState));

      /* Check the MSI State */
      if(RCC_OscInitStruct->MSIState != RCC_MSI_OFF)
 8001246:	687b      	ldr	r3, [r7, #4]
 8001248:	699b      	ldr	r3, [r3, #24]
 800124a:	2b00      	cmp	r3, #0
 800124c:	d03f      	beq.n	80012ce <HAL_RCC_OscConfig+0x38e>
      {
        /* Enable the Multi Speed oscillator (MSI). */
        __HAL_RCC_MSI_ENABLE();
 800124e:	4b0a      	ldr	r3, [pc, #40]	@ (8001278 <HAL_RCC_OscConfig+0x338>)
 8001250:	681a      	ldr	r2, [r3, #0]
 8001252:	4b09      	ldr	r3, [pc, #36]	@ (8001278 <HAL_RCC_OscConfig+0x338>)
 8001254:	2180      	movs	r1, #128	@ 0x80
 8001256:	0049      	lsls	r1, r1, #1
 8001258:	430a      	orrs	r2, r1
 800125a:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 800125c:	f7ff faa0 	bl	80007a0 <HAL_GetTick>
 8001260:	0003      	movs	r3, r0
 8001262:	617b      	str	r3, [r7, #20]

        /* Wait till MSI is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_MSIRDY) == 0U)
 8001264:	e018      	b.n	8001298 <HAL_RCC_OscConfig+0x358>
        {
          if((HAL_GetTick() - tickstart) > MSI_TIMEOUT_VALUE)
 8001266:	f7ff fa9b 	bl	80007a0 <HAL_GetTick>
 800126a:	0002      	movs	r2, r0
 800126c:	697b      	ldr	r3, [r7, #20]
 800126e:	1ad3      	subs	r3, r2, r3
 8001270:	2b02      	cmp	r3, #2
 8001272:	d911      	bls.n	8001298 <HAL_RCC_OscConfig+0x358>
          {
            return HAL_TIMEOUT;
 8001274:	2303      	movs	r3, #3
 8001276:	e1d9      	b.n	800162c <HAL_RCC_OscConfig+0x6ec>
 8001278:	40021000 	.word	0x40021000
 800127c:	fffeffff 	.word	0xfffeffff
 8001280:	fffbffff 	.word	0xfffbffff
 8001284:	ffffe0ff 	.word	0xffffe0ff
 8001288:	08001c9c 	.word	0x08001c9c
 800128c:	20000000 	.word	0x20000000
 8001290:	20000004 	.word	0x20000004
 8001294:	ffff1fff 	.word	0xffff1fff
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_MSIRDY) == 0U)
 8001298:	4bc9      	ldr	r3, [pc, #804]	@ (80015c0 <HAL_RCC_OscConfig+0x680>)
 800129a:	681a      	ldr	r2, [r3, #0]
 800129c:	2380      	movs	r3, #128	@ 0x80
 800129e:	009b      	lsls	r3, r3, #2
 80012a0:	4013      	ands	r3, r2
 80012a2:	d0e0      	beq.n	8001266 <HAL_RCC_OscConfig+0x326>
        /* Check MSICalibrationValue and MSIClockRange input parameters */
        assert_param(IS_RCC_MSICALIBRATION_VALUE(RCC_OscInitStruct->MSICalibrationValue));
        assert_param(IS_RCC_MSI_CLOCK_RANGE(RCC_OscInitStruct->MSIClockRange));

        /* Selects the Multiple Speed oscillator (MSI) clock range .*/
        __HAL_RCC_MSI_RANGE_CONFIG(RCC_OscInitStruct->MSIClockRange);
 80012a4:	4bc6      	ldr	r3, [pc, #792]	@ (80015c0 <HAL_RCC_OscConfig+0x680>)
 80012a6:	685b      	ldr	r3, [r3, #4]
 80012a8:	4ac6      	ldr	r2, [pc, #792]	@ (80015c4 <HAL_RCC_OscConfig+0x684>)
 80012aa:	4013      	ands	r3, r2
 80012ac:	0019      	movs	r1, r3
 80012ae:	687b      	ldr	r3, [r7, #4]
 80012b0:	6a1a      	ldr	r2, [r3, #32]
 80012b2:	4bc3      	ldr	r3, [pc, #780]	@ (80015c0 <HAL_RCC_OscConfig+0x680>)
 80012b4:	430a      	orrs	r2, r1
 80012b6:	605a      	str	r2, [r3, #4]
         /* Adjusts the Multiple Speed oscillator (MSI) calibration value.*/
        __HAL_RCC_MSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->MSICalibrationValue);
 80012b8:	4bc1      	ldr	r3, [pc, #772]	@ (80015c0 <HAL_RCC_OscConfig+0x680>)
 80012ba:	685b      	ldr	r3, [r3, #4]
 80012bc:	021b      	lsls	r3, r3, #8
 80012be:	0a19      	lsrs	r1, r3, #8
 80012c0:	687b      	ldr	r3, [r7, #4]
 80012c2:	69db      	ldr	r3, [r3, #28]
 80012c4:	061a      	lsls	r2, r3, #24
 80012c6:	4bbe      	ldr	r3, [pc, #760]	@ (80015c0 <HAL_RCC_OscConfig+0x680>)
 80012c8:	430a      	orrs	r2, r1
 80012ca:	605a      	str	r2, [r3, #4]
 80012cc:	e019      	b.n	8001302 <HAL_RCC_OscConfig+0x3c2>
      }
      else
      {
        /* Disable the Multi Speed oscillator (MSI). */
        __HAL_RCC_MSI_DISABLE();
 80012ce:	4bbc      	ldr	r3, [pc, #752]	@ (80015c0 <HAL_RCC_OscConfig+0x680>)
 80012d0:	681a      	ldr	r2, [r3, #0]
 80012d2:	4bbb      	ldr	r3, [pc, #748]	@ (80015c0 <HAL_RCC_OscConfig+0x680>)
 80012d4:	49bc      	ldr	r1, [pc, #752]	@ (80015c8 <HAL_RCC_OscConfig+0x688>)
 80012d6:	400a      	ands	r2, r1
 80012d8:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 80012da:	f7ff fa61 	bl	80007a0 <HAL_GetTick>
 80012de:	0003      	movs	r3, r0
 80012e0:	617b      	str	r3, [r7, #20]

        /* Wait till MSI is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_MSIRDY) != 0U)
 80012e2:	e008      	b.n	80012f6 <HAL_RCC_OscConfig+0x3b6>
        {
          if((HAL_GetTick() - tickstart) > MSI_TIMEOUT_VALUE)
 80012e4:	f7ff fa5c 	bl	80007a0 <HAL_GetTick>
 80012e8:	0002      	movs	r2, r0
 80012ea:	697b      	ldr	r3, [r7, #20]
 80012ec:	1ad3      	subs	r3, r2, r3
 80012ee:	2b02      	cmp	r3, #2
 80012f0:	d901      	bls.n	80012f6 <HAL_RCC_OscConfig+0x3b6>
          {
            return HAL_TIMEOUT;
 80012f2:	2303      	movs	r3, #3
 80012f4:	e19a      	b.n	800162c <HAL_RCC_OscConfig+0x6ec>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_MSIRDY) != 0U)
 80012f6:	4bb2      	ldr	r3, [pc, #712]	@ (80015c0 <HAL_RCC_OscConfig+0x680>)
 80012f8:	681a      	ldr	r2, [r3, #0]
 80012fa:	2380      	movs	r3, #128	@ 0x80
 80012fc:	009b      	lsls	r3, r3, #2
 80012fe:	4013      	ands	r3, r2
 8001300:	d1f0      	bne.n	80012e4 <HAL_RCC_OscConfig+0x3a4>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 8001302:	687b      	ldr	r3, [r7, #4]
 8001304:	681b      	ldr	r3, [r3, #0]
 8001306:	2208      	movs	r2, #8
 8001308:	4013      	ands	r3, r2
 800130a:	d036      	beq.n	800137a <HAL_RCC_OscConfig+0x43a>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check the LSI State */
    if(RCC_OscInitStruct->LSIState != RCC_LSI_OFF)
 800130c:	687b      	ldr	r3, [r7, #4]
 800130e:	695b      	ldr	r3, [r3, #20]
 8001310:	2b00      	cmp	r3, #0
 8001312:	d019      	beq.n	8001348 <HAL_RCC_OscConfig+0x408>
    {
      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 8001314:	4baa      	ldr	r3, [pc, #680]	@ (80015c0 <HAL_RCC_OscConfig+0x680>)
 8001316:	6d1a      	ldr	r2, [r3, #80]	@ 0x50
 8001318:	4ba9      	ldr	r3, [pc, #676]	@ (80015c0 <HAL_RCC_OscConfig+0x680>)
 800131a:	2101      	movs	r1, #1
 800131c:	430a      	orrs	r2, r1
 800131e:	651a      	str	r2, [r3, #80]	@ 0x50

      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8001320:	f7ff fa3e 	bl	80007a0 <HAL_GetTick>
 8001324:	0003      	movs	r3, r0
 8001326:	617b      	str	r3, [r7, #20]

      /* Wait till LSI is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == 0U)
 8001328:	e008      	b.n	800133c <HAL_RCC_OscConfig+0x3fc>
      {
        if((HAL_GetTick() - tickstart ) > LSI_TIMEOUT_VALUE)
 800132a:	f7ff fa39 	bl	80007a0 <HAL_GetTick>
 800132e:	0002      	movs	r2, r0
 8001330:	697b      	ldr	r3, [r7, #20]
 8001332:	1ad3      	subs	r3, r2, r3
 8001334:	2b02      	cmp	r3, #2
 8001336:	d901      	bls.n	800133c <HAL_RCC_OscConfig+0x3fc>
        {
          return HAL_TIMEOUT;
 8001338:	2303      	movs	r3, #3
 800133a:	e177      	b.n	800162c <HAL_RCC_OscConfig+0x6ec>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == 0U)
 800133c:	4ba0      	ldr	r3, [pc, #640]	@ (80015c0 <HAL_RCC_OscConfig+0x680>)
 800133e:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8001340:	2202      	movs	r2, #2
 8001342:	4013      	ands	r3, r2
 8001344:	d0f1      	beq.n	800132a <HAL_RCC_OscConfig+0x3ea>
 8001346:	e018      	b.n	800137a <HAL_RCC_OscConfig+0x43a>
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 8001348:	4b9d      	ldr	r3, [pc, #628]	@ (80015c0 <HAL_RCC_OscConfig+0x680>)
 800134a:	6d1a      	ldr	r2, [r3, #80]	@ 0x50
 800134c:	4b9c      	ldr	r3, [pc, #624]	@ (80015c0 <HAL_RCC_OscConfig+0x680>)
 800134e:	2101      	movs	r1, #1
 8001350:	438a      	bics	r2, r1
 8001352:	651a      	str	r2, [r3, #80]	@ 0x50

      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8001354:	f7ff fa24 	bl	80007a0 <HAL_GetTick>
 8001358:	0003      	movs	r3, r0
 800135a:	617b      	str	r3, [r7, #20]

      /* Wait till LSI is disabled */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != 0U)
 800135c:	e008      	b.n	8001370 <HAL_RCC_OscConfig+0x430>
      {
        if((HAL_GetTick() - tickstart ) > LSI_TIMEOUT_VALUE)
 800135e:	f7ff fa1f 	bl	80007a0 <HAL_GetTick>
 8001362:	0002      	movs	r2, r0
 8001364:	697b      	ldr	r3, [r7, #20]
 8001366:	1ad3      	subs	r3, r2, r3
 8001368:	2b02      	cmp	r3, #2
 800136a:	d901      	bls.n	8001370 <HAL_RCC_OscConfig+0x430>
        {
          return HAL_TIMEOUT;
 800136c:	2303      	movs	r3, #3
 800136e:	e15d      	b.n	800162c <HAL_RCC_OscConfig+0x6ec>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != 0U)
 8001370:	4b93      	ldr	r3, [pc, #588]	@ (80015c0 <HAL_RCC_OscConfig+0x680>)
 8001372:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8001374:	2202      	movs	r2, #2
 8001376:	4013      	ands	r3, r2
 8001378:	d1f1      	bne.n	800135e <HAL_RCC_OscConfig+0x41e>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 800137a:	687b      	ldr	r3, [r7, #4]
 800137c:	681b      	ldr	r3, [r3, #0]
 800137e:	2204      	movs	r2, #4
 8001380:	4013      	ands	r3, r2
 8001382:	d100      	bne.n	8001386 <HAL_RCC_OscConfig+0x446>
 8001384:	e0ae      	b.n	80014e4 <HAL_RCC_OscConfig+0x5a4>
  {
    FlagStatus       pwrclkchanged = RESET;
 8001386:	2023      	movs	r0, #35	@ 0x23
 8001388:	183b      	adds	r3, r7, r0
 800138a:	2200      	movs	r2, #0
 800138c:	701a      	strb	r2, [r3, #0]
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain of necessary */
    if(__HAL_RCC_PWR_IS_CLK_DISABLED())
 800138e:	4b8c      	ldr	r3, [pc, #560]	@ (80015c0 <HAL_RCC_OscConfig+0x680>)
 8001390:	6b9a      	ldr	r2, [r3, #56]	@ 0x38
 8001392:	2380      	movs	r3, #128	@ 0x80
 8001394:	055b      	lsls	r3, r3, #21
 8001396:	4013      	ands	r3, r2
 8001398:	d109      	bne.n	80013ae <HAL_RCC_OscConfig+0x46e>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 800139a:	4b89      	ldr	r3, [pc, #548]	@ (80015c0 <HAL_RCC_OscConfig+0x680>)
 800139c:	6b9a      	ldr	r2, [r3, #56]	@ 0x38
 800139e:	4b88      	ldr	r3, [pc, #544]	@ (80015c0 <HAL_RCC_OscConfig+0x680>)
 80013a0:	2180      	movs	r1, #128	@ 0x80
 80013a2:	0549      	lsls	r1, r1, #21
 80013a4:	430a      	orrs	r2, r1
 80013a6:	639a      	str	r2, [r3, #56]	@ 0x38
      pwrclkchanged = SET;
 80013a8:	183b      	adds	r3, r7, r0
 80013aa:	2201      	movs	r2, #1
 80013ac:	701a      	strb	r2, [r3, #0]
    }

    if(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 80013ae:	4b87      	ldr	r3, [pc, #540]	@ (80015cc <HAL_RCC_OscConfig+0x68c>)
 80013b0:	681a      	ldr	r2, [r3, #0]
 80013b2:	2380      	movs	r3, #128	@ 0x80
 80013b4:	005b      	lsls	r3, r3, #1
 80013b6:	4013      	ands	r3, r2
 80013b8:	d11a      	bne.n	80013f0 <HAL_RCC_OscConfig+0x4b0>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR, PWR_CR_DBP);
 80013ba:	4b84      	ldr	r3, [pc, #528]	@ (80015cc <HAL_RCC_OscConfig+0x68c>)
 80013bc:	681a      	ldr	r2, [r3, #0]
 80013be:	4b83      	ldr	r3, [pc, #524]	@ (80015cc <HAL_RCC_OscConfig+0x68c>)
 80013c0:	2180      	movs	r1, #128	@ 0x80
 80013c2:	0049      	lsls	r1, r1, #1
 80013c4:	430a      	orrs	r2, r1
 80013c6:	601a      	str	r2, [r3, #0]

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 80013c8:	f7ff f9ea 	bl	80007a0 <HAL_GetTick>
 80013cc:	0003      	movs	r3, r0
 80013ce:	617b      	str	r3, [r7, #20]

      while(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 80013d0:	e008      	b.n	80013e4 <HAL_RCC_OscConfig+0x4a4>
      {
        if((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 80013d2:	f7ff f9e5 	bl	80007a0 <HAL_GetTick>
 80013d6:	0002      	movs	r2, r0
 80013d8:	697b      	ldr	r3, [r7, #20]
 80013da:	1ad3      	subs	r3, r2, r3
 80013dc:	2b64      	cmp	r3, #100	@ 0x64
 80013de:	d901      	bls.n	80013e4 <HAL_RCC_OscConfig+0x4a4>
        {
          return HAL_TIMEOUT;
 80013e0:	2303      	movs	r3, #3
 80013e2:	e123      	b.n	800162c <HAL_RCC_OscConfig+0x6ec>
      while(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 80013e4:	4b79      	ldr	r3, [pc, #484]	@ (80015cc <HAL_RCC_OscConfig+0x68c>)
 80013e6:	681a      	ldr	r2, [r3, #0]
 80013e8:	2380      	movs	r3, #128	@ 0x80
 80013ea:	005b      	lsls	r3, r3, #1
 80013ec:	4013      	ands	r3, r2
 80013ee:	d0f0      	beq.n	80013d2 <HAL_RCC_OscConfig+0x492>
        }
      }
    }

    /* Set the new LSE configuration -----------------------------------------*/
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 80013f0:	687b      	ldr	r3, [r7, #4]
 80013f2:	689a      	ldr	r2, [r3, #8]
 80013f4:	2380      	movs	r3, #128	@ 0x80
 80013f6:	005b      	lsls	r3, r3, #1
 80013f8:	429a      	cmp	r2, r3
 80013fa:	d107      	bne.n	800140c <HAL_RCC_OscConfig+0x4cc>
 80013fc:	4b70      	ldr	r3, [pc, #448]	@ (80015c0 <HAL_RCC_OscConfig+0x680>)
 80013fe:	6d1a      	ldr	r2, [r3, #80]	@ 0x50
 8001400:	4b6f      	ldr	r3, [pc, #444]	@ (80015c0 <HAL_RCC_OscConfig+0x680>)
 8001402:	2180      	movs	r1, #128	@ 0x80
 8001404:	0049      	lsls	r1, r1, #1
 8001406:	430a      	orrs	r2, r1
 8001408:	651a      	str	r2, [r3, #80]	@ 0x50
 800140a:	e031      	b.n	8001470 <HAL_RCC_OscConfig+0x530>
 800140c:	687b      	ldr	r3, [r7, #4]
 800140e:	689b      	ldr	r3, [r3, #8]
 8001410:	2b00      	cmp	r3, #0
 8001412:	d10c      	bne.n	800142e <HAL_RCC_OscConfig+0x4ee>
 8001414:	4b6a      	ldr	r3, [pc, #424]	@ (80015c0 <HAL_RCC_OscConfig+0x680>)
 8001416:	6d1a      	ldr	r2, [r3, #80]	@ 0x50
 8001418:	4b69      	ldr	r3, [pc, #420]	@ (80015c0 <HAL_RCC_OscConfig+0x680>)
 800141a:	496b      	ldr	r1, [pc, #428]	@ (80015c8 <HAL_RCC_OscConfig+0x688>)
 800141c:	400a      	ands	r2, r1
 800141e:	651a      	str	r2, [r3, #80]	@ 0x50
 8001420:	4b67      	ldr	r3, [pc, #412]	@ (80015c0 <HAL_RCC_OscConfig+0x680>)
 8001422:	6d1a      	ldr	r2, [r3, #80]	@ 0x50
 8001424:	4b66      	ldr	r3, [pc, #408]	@ (80015c0 <HAL_RCC_OscConfig+0x680>)
 8001426:	496a      	ldr	r1, [pc, #424]	@ (80015d0 <HAL_RCC_OscConfig+0x690>)
 8001428:	400a      	ands	r2, r1
 800142a:	651a      	str	r2, [r3, #80]	@ 0x50
 800142c:	e020      	b.n	8001470 <HAL_RCC_OscConfig+0x530>
 800142e:	687b      	ldr	r3, [r7, #4]
 8001430:	689a      	ldr	r2, [r3, #8]
 8001432:	23a0      	movs	r3, #160	@ 0xa0
 8001434:	00db      	lsls	r3, r3, #3
 8001436:	429a      	cmp	r2, r3
 8001438:	d10e      	bne.n	8001458 <HAL_RCC_OscConfig+0x518>
 800143a:	4b61      	ldr	r3, [pc, #388]	@ (80015c0 <HAL_RCC_OscConfig+0x680>)
 800143c:	6d1a      	ldr	r2, [r3, #80]	@ 0x50
 800143e:	4b60      	ldr	r3, [pc, #384]	@ (80015c0 <HAL_RCC_OscConfig+0x680>)
 8001440:	2180      	movs	r1, #128	@ 0x80
 8001442:	00c9      	lsls	r1, r1, #3
 8001444:	430a      	orrs	r2, r1
 8001446:	651a      	str	r2, [r3, #80]	@ 0x50
 8001448:	4b5d      	ldr	r3, [pc, #372]	@ (80015c0 <HAL_RCC_OscConfig+0x680>)
 800144a:	6d1a      	ldr	r2, [r3, #80]	@ 0x50
 800144c:	4b5c      	ldr	r3, [pc, #368]	@ (80015c0 <HAL_RCC_OscConfig+0x680>)
 800144e:	2180      	movs	r1, #128	@ 0x80
 8001450:	0049      	lsls	r1, r1, #1
 8001452:	430a      	orrs	r2, r1
 8001454:	651a      	str	r2, [r3, #80]	@ 0x50
 8001456:	e00b      	b.n	8001470 <HAL_RCC_OscConfig+0x530>
 8001458:	4b59      	ldr	r3, [pc, #356]	@ (80015c0 <HAL_RCC_OscConfig+0x680>)
 800145a:	6d1a      	ldr	r2, [r3, #80]	@ 0x50
 800145c:	4b58      	ldr	r3, [pc, #352]	@ (80015c0 <HAL_RCC_OscConfig+0x680>)
 800145e:	495a      	ldr	r1, [pc, #360]	@ (80015c8 <HAL_RCC_OscConfig+0x688>)
 8001460:	400a      	ands	r2, r1
 8001462:	651a      	str	r2, [r3, #80]	@ 0x50
 8001464:	4b56      	ldr	r3, [pc, #344]	@ (80015c0 <HAL_RCC_OscConfig+0x680>)
 8001466:	6d1a      	ldr	r2, [r3, #80]	@ 0x50
 8001468:	4b55      	ldr	r3, [pc, #340]	@ (80015c0 <HAL_RCC_OscConfig+0x680>)
 800146a:	4959      	ldr	r1, [pc, #356]	@ (80015d0 <HAL_RCC_OscConfig+0x690>)
 800146c:	400a      	ands	r2, r1
 800146e:	651a      	str	r2, [r3, #80]	@ 0x50

    /* Check the LSE State */
    if(RCC_OscInitStruct->LSEState != RCC_LSE_OFF)
 8001470:	687b      	ldr	r3, [r7, #4]
 8001472:	689b      	ldr	r3, [r3, #8]
 8001474:	2b00      	cmp	r3, #0
 8001476:	d015      	beq.n	80014a4 <HAL_RCC_OscConfig+0x564>
    {
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8001478:	f7ff f992 	bl	80007a0 <HAL_GetTick>
 800147c:	0003      	movs	r3, r0
 800147e:	617b      	str	r3, [r7, #20]

      /* Wait till LSE is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == 0U)
 8001480:	e009      	b.n	8001496 <HAL_RCC_OscConfig+0x556>
      {
        if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 8001482:	f7ff f98d 	bl	80007a0 <HAL_GetTick>
 8001486:	0002      	movs	r2, r0
 8001488:	697b      	ldr	r3, [r7, #20]
 800148a:	1ad3      	subs	r3, r2, r3
 800148c:	4a51      	ldr	r2, [pc, #324]	@ (80015d4 <HAL_RCC_OscConfig+0x694>)
 800148e:	4293      	cmp	r3, r2
 8001490:	d901      	bls.n	8001496 <HAL_RCC_OscConfig+0x556>
        {
          return HAL_TIMEOUT;
 8001492:	2303      	movs	r3, #3
 8001494:	e0ca      	b.n	800162c <HAL_RCC_OscConfig+0x6ec>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == 0U)
 8001496:	4b4a      	ldr	r3, [pc, #296]	@ (80015c0 <HAL_RCC_OscConfig+0x680>)
 8001498:	6d1a      	ldr	r2, [r3, #80]	@ 0x50
 800149a:	2380      	movs	r3, #128	@ 0x80
 800149c:	009b      	lsls	r3, r3, #2
 800149e:	4013      	ands	r3, r2
 80014a0:	d0ef      	beq.n	8001482 <HAL_RCC_OscConfig+0x542>
 80014a2:	e014      	b.n	80014ce <HAL_RCC_OscConfig+0x58e>
      }
    }
    else
    {
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 80014a4:	f7ff f97c 	bl	80007a0 <HAL_GetTick>
 80014a8:	0003      	movs	r3, r0
 80014aa:	617b      	str	r3, [r7, #20]

      /* Wait till LSE is disabled */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != 0U)
 80014ac:	e009      	b.n	80014c2 <HAL_RCC_OscConfig+0x582>
      {
        if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 80014ae:	f7ff f977 	bl	80007a0 <HAL_GetTick>
 80014b2:	0002      	movs	r2, r0
 80014b4:	697b      	ldr	r3, [r7, #20]
 80014b6:	1ad3      	subs	r3, r2, r3
 80014b8:	4a46      	ldr	r2, [pc, #280]	@ (80015d4 <HAL_RCC_OscConfig+0x694>)
 80014ba:	4293      	cmp	r3, r2
 80014bc:	d901      	bls.n	80014c2 <HAL_RCC_OscConfig+0x582>
        {
          return HAL_TIMEOUT;
 80014be:	2303      	movs	r3, #3
 80014c0:	e0b4      	b.n	800162c <HAL_RCC_OscConfig+0x6ec>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != 0U)
 80014c2:	4b3f      	ldr	r3, [pc, #252]	@ (80015c0 <HAL_RCC_OscConfig+0x680>)
 80014c4:	6d1a      	ldr	r2, [r3, #80]	@ 0x50
 80014c6:	2380      	movs	r3, #128	@ 0x80
 80014c8:	009b      	lsls	r3, r3, #2
 80014ca:	4013      	ands	r3, r2
 80014cc:	d1ef      	bne.n	80014ae <HAL_RCC_OscConfig+0x56e>
        }
      }
    }

    /* Require to disable power clock if necessary */
    if(pwrclkchanged == SET)
 80014ce:	2323      	movs	r3, #35	@ 0x23
 80014d0:	18fb      	adds	r3, r7, r3
 80014d2:	781b      	ldrb	r3, [r3, #0]
 80014d4:	2b01      	cmp	r3, #1
 80014d6:	d105      	bne.n	80014e4 <HAL_RCC_OscConfig+0x5a4>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 80014d8:	4b39      	ldr	r3, [pc, #228]	@ (80015c0 <HAL_RCC_OscConfig+0x680>)
 80014da:	6b9a      	ldr	r2, [r3, #56]	@ 0x38
 80014dc:	4b38      	ldr	r3, [pc, #224]	@ (80015c0 <HAL_RCC_OscConfig+0x680>)
 80014de:	493e      	ldr	r1, [pc, #248]	@ (80015d8 <HAL_RCC_OscConfig+0x698>)
 80014e0:	400a      	ands	r2, r1
 80014e2:	639a      	str	r2, [r3, #56]	@ 0x38
#endif /* RCC_HSI48_SUPPORT */

  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));
  if ((RCC_OscInitStruct->PLL.PLLState) != RCC_PLL_NONE)
 80014e4:	687b      	ldr	r3, [r7, #4]
 80014e6:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80014e8:	2b00      	cmp	r3, #0
 80014ea:	d100      	bne.n	80014ee <HAL_RCC_OscConfig+0x5ae>
 80014ec:	e09d      	b.n	800162a <HAL_RCC_OscConfig+0x6ea>
  {
    /* Check if the PLL is used as system clock or not */
    if(sysclk_source != RCC_SYSCLKSOURCE_STATUS_PLLCLK)
 80014ee:	69fb      	ldr	r3, [r7, #28]
 80014f0:	2b0c      	cmp	r3, #12
 80014f2:	d100      	bne.n	80014f6 <HAL_RCC_OscConfig+0x5b6>
 80014f4:	e076      	b.n	80015e4 <HAL_RCC_OscConfig+0x6a4>
    {
      if((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_ON)
 80014f6:	687b      	ldr	r3, [r7, #4]
 80014f8:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80014fa:	2b02      	cmp	r3, #2
 80014fc:	d145      	bne.n	800158a <HAL_RCC_OscConfig+0x64a>
        assert_param(IS_RCC_PLLSOURCE(RCC_OscInitStruct->PLL.PLLSource));
        assert_param(IS_RCC_PLL_MUL(RCC_OscInitStruct->PLL.PLLMUL));
        assert_param(IS_RCC_PLL_DIV(RCC_OscInitStruct->PLL.PLLDIV));

        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 80014fe:	4b30      	ldr	r3, [pc, #192]	@ (80015c0 <HAL_RCC_OscConfig+0x680>)
 8001500:	681a      	ldr	r2, [r3, #0]
 8001502:	4b2f      	ldr	r3, [pc, #188]	@ (80015c0 <HAL_RCC_OscConfig+0x680>)
 8001504:	4935      	ldr	r1, [pc, #212]	@ (80015dc <HAL_RCC_OscConfig+0x69c>)
 8001506:	400a      	ands	r2, r1
 8001508:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 800150a:	f7ff f949 	bl	80007a0 <HAL_GetTick>
 800150e:	0003      	movs	r3, r0
 8001510:	617b      	str	r3, [r7, #20]

        /* Wait till PLL is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != 0U)
 8001512:	e008      	b.n	8001526 <HAL_RCC_OscConfig+0x5e6>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 8001514:	f7ff f944 	bl	80007a0 <HAL_GetTick>
 8001518:	0002      	movs	r2, r0
 800151a:	697b      	ldr	r3, [r7, #20]
 800151c:	1ad3      	subs	r3, r2, r3
 800151e:	2b02      	cmp	r3, #2
 8001520:	d901      	bls.n	8001526 <HAL_RCC_OscConfig+0x5e6>
          {
            return HAL_TIMEOUT;
 8001522:	2303      	movs	r3, #3
 8001524:	e082      	b.n	800162c <HAL_RCC_OscConfig+0x6ec>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != 0U)
 8001526:	4b26      	ldr	r3, [pc, #152]	@ (80015c0 <HAL_RCC_OscConfig+0x680>)
 8001528:	681a      	ldr	r2, [r3, #0]
 800152a:	2380      	movs	r3, #128	@ 0x80
 800152c:	049b      	lsls	r3, r3, #18
 800152e:	4013      	ands	r3, r2
 8001530:	d1f0      	bne.n	8001514 <HAL_RCC_OscConfig+0x5d4>
          }
        }

        /* Configure the main PLL clock source, multiplication and division factors. */
        __HAL_RCC_PLL_CONFIG(RCC_OscInitStruct->PLL.PLLSource,
 8001532:	4b23      	ldr	r3, [pc, #140]	@ (80015c0 <HAL_RCC_OscConfig+0x680>)
 8001534:	68db      	ldr	r3, [r3, #12]
 8001536:	4a2a      	ldr	r2, [pc, #168]	@ (80015e0 <HAL_RCC_OscConfig+0x6a0>)
 8001538:	4013      	ands	r3, r2
 800153a:	0019      	movs	r1, r3
 800153c:	687b      	ldr	r3, [r7, #4]
 800153e:	6a9a      	ldr	r2, [r3, #40]	@ 0x28
 8001540:	687b      	ldr	r3, [r7, #4]
 8001542:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8001544:	431a      	orrs	r2, r3
 8001546:	687b      	ldr	r3, [r7, #4]
 8001548:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800154a:	431a      	orrs	r2, r3
 800154c:	4b1c      	ldr	r3, [pc, #112]	@ (80015c0 <HAL_RCC_OscConfig+0x680>)
 800154e:	430a      	orrs	r2, r1
 8001550:	60da      	str	r2, [r3, #12]
                             RCC_OscInitStruct->PLL.PLLMUL,
                             RCC_OscInitStruct->PLL.PLLDIV);
        /* Enable the main PLL. */
        __HAL_RCC_PLL_ENABLE();
 8001552:	4b1b      	ldr	r3, [pc, #108]	@ (80015c0 <HAL_RCC_OscConfig+0x680>)
 8001554:	681a      	ldr	r2, [r3, #0]
 8001556:	4b1a      	ldr	r3, [pc, #104]	@ (80015c0 <HAL_RCC_OscConfig+0x680>)
 8001558:	2180      	movs	r1, #128	@ 0x80
 800155a:	0449      	lsls	r1, r1, #17
 800155c:	430a      	orrs	r2, r1
 800155e:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8001560:	f7ff f91e 	bl	80007a0 <HAL_GetTick>
 8001564:	0003      	movs	r3, r0
 8001566:	617b      	str	r3, [r7, #20]

        /* Wait till PLL is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  == 0U)
 8001568:	e008      	b.n	800157c <HAL_RCC_OscConfig+0x63c>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 800156a:	f7ff f919 	bl	80007a0 <HAL_GetTick>
 800156e:	0002      	movs	r2, r0
 8001570:	697b      	ldr	r3, [r7, #20]
 8001572:	1ad3      	subs	r3, r2, r3
 8001574:	2b02      	cmp	r3, #2
 8001576:	d901      	bls.n	800157c <HAL_RCC_OscConfig+0x63c>
          {
            return HAL_TIMEOUT;
 8001578:	2303      	movs	r3, #3
 800157a:	e057      	b.n	800162c <HAL_RCC_OscConfig+0x6ec>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  == 0U)
 800157c:	4b10      	ldr	r3, [pc, #64]	@ (80015c0 <HAL_RCC_OscConfig+0x680>)
 800157e:	681a      	ldr	r2, [r3, #0]
 8001580:	2380      	movs	r3, #128	@ 0x80
 8001582:	049b      	lsls	r3, r3, #18
 8001584:	4013      	ands	r3, r2
 8001586:	d0f0      	beq.n	800156a <HAL_RCC_OscConfig+0x62a>
 8001588:	e04f      	b.n	800162a <HAL_RCC_OscConfig+0x6ea>
        }
      }
      else
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 800158a:	4b0d      	ldr	r3, [pc, #52]	@ (80015c0 <HAL_RCC_OscConfig+0x680>)
 800158c:	681a      	ldr	r2, [r3, #0]
 800158e:	4b0c      	ldr	r3, [pc, #48]	@ (80015c0 <HAL_RCC_OscConfig+0x680>)
 8001590:	4912      	ldr	r1, [pc, #72]	@ (80015dc <HAL_RCC_OscConfig+0x69c>)
 8001592:	400a      	ands	r2, r1
 8001594:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8001596:	f7ff f903 	bl	80007a0 <HAL_GetTick>
 800159a:	0003      	movs	r3, r0
 800159c:	617b      	str	r3, [r7, #20]

        /* Wait till PLL is disabled */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != 0U)
 800159e:	e008      	b.n	80015b2 <HAL_RCC_OscConfig+0x672>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 80015a0:	f7ff f8fe 	bl	80007a0 <HAL_GetTick>
 80015a4:	0002      	movs	r2, r0
 80015a6:	697b      	ldr	r3, [r7, #20]
 80015a8:	1ad3      	subs	r3, r2, r3
 80015aa:	2b02      	cmp	r3, #2
 80015ac:	d901      	bls.n	80015b2 <HAL_RCC_OscConfig+0x672>
          {
            return HAL_TIMEOUT;
 80015ae:	2303      	movs	r3, #3
 80015b0:	e03c      	b.n	800162c <HAL_RCC_OscConfig+0x6ec>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != 0U)
 80015b2:	4b03      	ldr	r3, [pc, #12]	@ (80015c0 <HAL_RCC_OscConfig+0x680>)
 80015b4:	681a      	ldr	r2, [r3, #0]
 80015b6:	2380      	movs	r3, #128	@ 0x80
 80015b8:	049b      	lsls	r3, r3, #18
 80015ba:	4013      	ands	r3, r2
 80015bc:	d1f0      	bne.n	80015a0 <HAL_RCC_OscConfig+0x660>
 80015be:	e034      	b.n	800162a <HAL_RCC_OscConfig+0x6ea>
 80015c0:	40021000 	.word	0x40021000
 80015c4:	ffff1fff 	.word	0xffff1fff
 80015c8:	fffffeff 	.word	0xfffffeff
 80015cc:	40007000 	.word	0x40007000
 80015d0:	fffffbff 	.word	0xfffffbff
 80015d4:	00001388 	.word	0x00001388
 80015d8:	efffffff 	.word	0xefffffff
 80015dc:	feffffff 	.word	0xfeffffff
 80015e0:	ff02ffff 	.word	0xff02ffff
      }
    }
    else
    {
      /* Check if there is a request to disable the PLL used as System clock source */
      if((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF)
 80015e4:	687b      	ldr	r3, [r7, #4]
 80015e6:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80015e8:	2b01      	cmp	r3, #1
 80015ea:	d101      	bne.n	80015f0 <HAL_RCC_OscConfig+0x6b0>
      {
        return HAL_ERROR;
 80015ec:	2301      	movs	r3, #1
 80015ee:	e01d      	b.n	800162c <HAL_RCC_OscConfig+0x6ec>
      }
      else
      {
        /* Do not return HAL_ERROR if request repeats the current configuration */
        pll_config = RCC->CFGR;
 80015f0:	4b10      	ldr	r3, [pc, #64]	@ (8001634 <HAL_RCC_OscConfig+0x6f4>)
 80015f2:	68db      	ldr	r3, [r3, #12]
 80015f4:	61bb      	str	r3, [r7, #24]
        if((READ_BIT(pll_config, RCC_CFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 80015f6:	69ba      	ldr	r2, [r7, #24]
 80015f8:	2380      	movs	r3, #128	@ 0x80
 80015fa:	025b      	lsls	r3, r3, #9
 80015fc:	401a      	ands	r2, r3
 80015fe:	687b      	ldr	r3, [r7, #4]
 8001600:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8001602:	429a      	cmp	r2, r3
 8001604:	d10f      	bne.n	8001626 <HAL_RCC_OscConfig+0x6e6>
           (READ_BIT(pll_config, RCC_CFGR_PLLMUL) != RCC_OscInitStruct->PLL.PLLMUL) ||
 8001606:	69ba      	ldr	r2, [r7, #24]
 8001608:	23f0      	movs	r3, #240	@ 0xf0
 800160a:	039b      	lsls	r3, r3, #14
 800160c:	401a      	ands	r2, r3
 800160e:	687b      	ldr	r3, [r7, #4]
 8001610:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
        if((READ_BIT(pll_config, RCC_CFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 8001612:	429a      	cmp	r2, r3
 8001614:	d107      	bne.n	8001626 <HAL_RCC_OscConfig+0x6e6>
           (READ_BIT(pll_config, RCC_CFGR_PLLDIV) != RCC_OscInitStruct->PLL.PLLDIV))
 8001616:	69ba      	ldr	r2, [r7, #24]
 8001618:	23c0      	movs	r3, #192	@ 0xc0
 800161a:	041b      	lsls	r3, r3, #16
 800161c:	401a      	ands	r2, r3
 800161e:	687b      	ldr	r3, [r7, #4]
 8001620:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
           (READ_BIT(pll_config, RCC_CFGR_PLLMUL) != RCC_OscInitStruct->PLL.PLLMUL) ||
 8001622:	429a      	cmp	r2, r3
 8001624:	d001      	beq.n	800162a <HAL_RCC_OscConfig+0x6ea>
        {
          return HAL_ERROR;
 8001626:	2301      	movs	r3, #1
 8001628:	e000      	b.n	800162c <HAL_RCC_OscConfig+0x6ec>
        }
      }
    }
  }
  return HAL_OK;
 800162a:	2300      	movs	r3, #0
}
 800162c:	0018      	movs	r0, r3
 800162e:	46bd      	mov	sp, r7
 8001630:	b00a      	add	sp, #40	@ 0x28
 8001632:	bdb0      	pop	{r4, r5, r7, pc}
 8001634:	40021000 	.word	0x40021000

08001638 <HAL_RCC_ClockConfig>:
  *         HPRE[3:0] bits to ensure that HCLK not exceed the maximum allowed frequency
  *         (for more details refer to section above "Initialization/de-initialization functions")
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(const RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 8001638:	b5b0      	push	{r4, r5, r7, lr}
 800163a:	b084      	sub	sp, #16
 800163c:	af00      	add	r7, sp, #0
 800163e:	6078      	str	r0, [r7, #4]
 8001640:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;
  HAL_StatusTypeDef status;

  /* Check Null pointer */
  if(RCC_ClkInitStruct == NULL)
 8001642:	687b      	ldr	r3, [r7, #4]
 8001644:	2b00      	cmp	r3, #0
 8001646:	d101      	bne.n	800164c <HAL_RCC_ClockConfig+0x14>
  {
    return HAL_ERROR;
 8001648:	2301      	movs	r3, #1
 800164a:	e128      	b.n	800189e <HAL_RCC_ClockConfig+0x266>
  /* To correctly read data from FLASH memory, the number of wait states (LATENCY)
  must be correctly programmed according to the frequency of the CPU clock
  (HCLK) and the supply voltage of the device. */

  /* Increasing the number of wait states because of higher CPU frequency */
  if(FLatency > __HAL_FLASH_GET_LATENCY())
 800164c:	4b96      	ldr	r3, [pc, #600]	@ (80018a8 <HAL_RCC_ClockConfig+0x270>)
 800164e:	681b      	ldr	r3, [r3, #0]
 8001650:	2201      	movs	r2, #1
 8001652:	4013      	ands	r3, r2
 8001654:	683a      	ldr	r2, [r7, #0]
 8001656:	429a      	cmp	r2, r3
 8001658:	d91e      	bls.n	8001698 <HAL_RCC_ClockConfig+0x60>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 800165a:	4b93      	ldr	r3, [pc, #588]	@ (80018a8 <HAL_RCC_ClockConfig+0x270>)
 800165c:	681b      	ldr	r3, [r3, #0]
 800165e:	2201      	movs	r2, #1
 8001660:	4393      	bics	r3, r2
 8001662:	0019      	movs	r1, r3
 8001664:	4b90      	ldr	r3, [pc, #576]	@ (80018a8 <HAL_RCC_ClockConfig+0x270>)
 8001666:	683a      	ldr	r2, [r7, #0]
 8001668:	430a      	orrs	r2, r1
 800166a:	601a      	str	r2, [r3, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by polling the FLASH_ACR register */
    tickstart = HAL_GetTick();
 800166c:	f7ff f898 	bl	80007a0 <HAL_GetTick>
 8001670:	0003      	movs	r3, r0
 8001672:	60fb      	str	r3, [r7, #12]

    while (__HAL_FLASH_GET_LATENCY() != FLatency)
 8001674:	e009      	b.n	800168a <HAL_RCC_ClockConfig+0x52>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 8001676:	f7ff f893 	bl	80007a0 <HAL_GetTick>
 800167a:	0002      	movs	r2, r0
 800167c:	68fb      	ldr	r3, [r7, #12]
 800167e:	1ad3      	subs	r3, r2, r3
 8001680:	4a8a      	ldr	r2, [pc, #552]	@ (80018ac <HAL_RCC_ClockConfig+0x274>)
 8001682:	4293      	cmp	r3, r2
 8001684:	d901      	bls.n	800168a <HAL_RCC_ClockConfig+0x52>
      {
        return HAL_TIMEOUT;
 8001686:	2303      	movs	r3, #3
 8001688:	e109      	b.n	800189e <HAL_RCC_ClockConfig+0x266>
    while (__HAL_FLASH_GET_LATENCY() != FLatency)
 800168a:	4b87      	ldr	r3, [pc, #540]	@ (80018a8 <HAL_RCC_ClockConfig+0x270>)
 800168c:	681b      	ldr	r3, [r3, #0]
 800168e:	2201      	movs	r2, #1
 8001690:	4013      	ands	r3, r2
 8001692:	683a      	ldr	r2, [r7, #0]
 8001694:	429a      	cmp	r2, r3
 8001696:	d1ee      	bne.n	8001676 <HAL_RCC_ClockConfig+0x3e>
      }
    }
  }

  /*-------------------------- HCLK Configuration --------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 8001698:	687b      	ldr	r3, [r7, #4]
 800169a:	681b      	ldr	r3, [r3, #0]
 800169c:	2202      	movs	r2, #2
 800169e:	4013      	ands	r3, r2
 80016a0:	d009      	beq.n	80016b6 <HAL_RCC_ClockConfig+0x7e>
  {
    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 80016a2:	4b83      	ldr	r3, [pc, #524]	@ (80018b0 <HAL_RCC_ClockConfig+0x278>)
 80016a4:	68db      	ldr	r3, [r3, #12]
 80016a6:	22f0      	movs	r2, #240	@ 0xf0
 80016a8:	4393      	bics	r3, r2
 80016aa:	0019      	movs	r1, r3
 80016ac:	687b      	ldr	r3, [r7, #4]
 80016ae:	689a      	ldr	r2, [r3, #8]
 80016b0:	4b7f      	ldr	r3, [pc, #508]	@ (80018b0 <HAL_RCC_ClockConfig+0x278>)
 80016b2:	430a      	orrs	r2, r1
 80016b4:	60da      	str	r2, [r3, #12]
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 80016b6:	687b      	ldr	r3, [r7, #4]
 80016b8:	681b      	ldr	r3, [r3, #0]
 80016ba:	2201      	movs	r2, #1
 80016bc:	4013      	ands	r3, r2
 80016be:	d100      	bne.n	80016c2 <HAL_RCC_ClockConfig+0x8a>
 80016c0:	e089      	b.n	80017d6 <HAL_RCC_ClockConfig+0x19e>
  {
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));

    /* HSE is selected as System Clock Source */
    if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 80016c2:	687b      	ldr	r3, [r7, #4]
 80016c4:	685b      	ldr	r3, [r3, #4]
 80016c6:	2b02      	cmp	r3, #2
 80016c8:	d107      	bne.n	80016da <HAL_RCC_ClockConfig+0xa2>
    {
      /* Check the HSE ready flag */
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == 0U)
 80016ca:	4b79      	ldr	r3, [pc, #484]	@ (80018b0 <HAL_RCC_ClockConfig+0x278>)
 80016cc:	681a      	ldr	r2, [r3, #0]
 80016ce:	2380      	movs	r3, #128	@ 0x80
 80016d0:	029b      	lsls	r3, r3, #10
 80016d2:	4013      	ands	r3, r2
 80016d4:	d120      	bne.n	8001718 <HAL_RCC_ClockConfig+0xe0>
      {
        return HAL_ERROR;
 80016d6:	2301      	movs	r3, #1
 80016d8:	e0e1      	b.n	800189e <HAL_RCC_ClockConfig+0x266>
      }
    }
    /* PLL is selected as System Clock Source */
    else if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)
 80016da:	687b      	ldr	r3, [r7, #4]
 80016dc:	685b      	ldr	r3, [r3, #4]
 80016de:	2b03      	cmp	r3, #3
 80016e0:	d107      	bne.n	80016f2 <HAL_RCC_ClockConfig+0xba>
    {
      /* Check the PLL ready flag */
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == 0U)
 80016e2:	4b73      	ldr	r3, [pc, #460]	@ (80018b0 <HAL_RCC_ClockConfig+0x278>)
 80016e4:	681a      	ldr	r2, [r3, #0]
 80016e6:	2380      	movs	r3, #128	@ 0x80
 80016e8:	049b      	lsls	r3, r3, #18
 80016ea:	4013      	ands	r3, r2
 80016ec:	d114      	bne.n	8001718 <HAL_RCC_ClockConfig+0xe0>
      {
        return HAL_ERROR;
 80016ee:	2301      	movs	r3, #1
 80016f0:	e0d5      	b.n	800189e <HAL_RCC_ClockConfig+0x266>
      }
    }
    /* HSI is selected as System Clock Source */
    else if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSI)
 80016f2:	687b      	ldr	r3, [r7, #4]
 80016f4:	685b      	ldr	r3, [r3, #4]
 80016f6:	2b01      	cmp	r3, #1
 80016f8:	d106      	bne.n	8001708 <HAL_RCC_ClockConfig+0xd0>
    {
      /* Check the HSI ready flag */
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == 0U)
 80016fa:	4b6d      	ldr	r3, [pc, #436]	@ (80018b0 <HAL_RCC_ClockConfig+0x278>)
 80016fc:	681b      	ldr	r3, [r3, #0]
 80016fe:	2204      	movs	r2, #4
 8001700:	4013      	ands	r3, r2
 8001702:	d109      	bne.n	8001718 <HAL_RCC_ClockConfig+0xe0>
      {
        return HAL_ERROR;
 8001704:	2301      	movs	r3, #1
 8001706:	e0ca      	b.n	800189e <HAL_RCC_ClockConfig+0x266>
    }
    /* MSI is selected as System Clock Source */
    else
    {
      /* Check the MSI ready flag */
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_MSIRDY) == 0U)
 8001708:	4b69      	ldr	r3, [pc, #420]	@ (80018b0 <HAL_RCC_ClockConfig+0x278>)
 800170a:	681a      	ldr	r2, [r3, #0]
 800170c:	2380      	movs	r3, #128	@ 0x80
 800170e:	009b      	lsls	r3, r3, #2
 8001710:	4013      	ands	r3, r2
 8001712:	d101      	bne.n	8001718 <HAL_RCC_ClockConfig+0xe0>
      {
        return HAL_ERROR;
 8001714:	2301      	movs	r3, #1
 8001716:	e0c2      	b.n	800189e <HAL_RCC_ClockConfig+0x266>
      }
    }
    __HAL_RCC_SYSCLK_CONFIG(RCC_ClkInitStruct->SYSCLKSource);
 8001718:	4b65      	ldr	r3, [pc, #404]	@ (80018b0 <HAL_RCC_ClockConfig+0x278>)
 800171a:	68db      	ldr	r3, [r3, #12]
 800171c:	2203      	movs	r2, #3
 800171e:	4393      	bics	r3, r2
 8001720:	0019      	movs	r1, r3
 8001722:	687b      	ldr	r3, [r7, #4]
 8001724:	685a      	ldr	r2, [r3, #4]
 8001726:	4b62      	ldr	r3, [pc, #392]	@ (80018b0 <HAL_RCC_ClockConfig+0x278>)
 8001728:	430a      	orrs	r2, r1
 800172a:	60da      	str	r2, [r3, #12]

    /* Get Start Tick */
    tickstart = HAL_GetTick();
 800172c:	f7ff f838 	bl	80007a0 <HAL_GetTick>
 8001730:	0003      	movs	r3, r0
 8001732:	60fb      	str	r3, [r7, #12]

    if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 8001734:	687b      	ldr	r3, [r7, #4]
 8001736:	685b      	ldr	r3, [r3, #4]
 8001738:	2b02      	cmp	r3, #2
 800173a:	d111      	bne.n	8001760 <HAL_RCC_ClockConfig+0x128>
    {
      while (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_HSE)
 800173c:	e009      	b.n	8001752 <HAL_RCC_ClockConfig+0x11a>
      {
        if((HAL_GetTick() - tickstart ) > CLOCKSWITCH_TIMEOUT_VALUE)
 800173e:	f7ff f82f 	bl	80007a0 <HAL_GetTick>
 8001742:	0002      	movs	r2, r0
 8001744:	68fb      	ldr	r3, [r7, #12]
 8001746:	1ad3      	subs	r3, r2, r3
 8001748:	4a58      	ldr	r2, [pc, #352]	@ (80018ac <HAL_RCC_ClockConfig+0x274>)
 800174a:	4293      	cmp	r3, r2
 800174c:	d901      	bls.n	8001752 <HAL_RCC_ClockConfig+0x11a>
        {
          return HAL_TIMEOUT;
 800174e:	2303      	movs	r3, #3
 8001750:	e0a5      	b.n	800189e <HAL_RCC_ClockConfig+0x266>
      while (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_HSE)
 8001752:	4b57      	ldr	r3, [pc, #348]	@ (80018b0 <HAL_RCC_ClockConfig+0x278>)
 8001754:	68db      	ldr	r3, [r3, #12]
 8001756:	220c      	movs	r2, #12
 8001758:	4013      	ands	r3, r2
 800175a:	2b08      	cmp	r3, #8
 800175c:	d1ef      	bne.n	800173e <HAL_RCC_ClockConfig+0x106>
 800175e:	e03a      	b.n	80017d6 <HAL_RCC_ClockConfig+0x19e>
        }
      }
    }
    else if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)
 8001760:	687b      	ldr	r3, [r7, #4]
 8001762:	685b      	ldr	r3, [r3, #4]
 8001764:	2b03      	cmp	r3, #3
 8001766:	d111      	bne.n	800178c <HAL_RCC_ClockConfig+0x154>
    {
      while (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_PLLCLK)
 8001768:	e009      	b.n	800177e <HAL_RCC_ClockConfig+0x146>
      {
        if((HAL_GetTick() - tickstart ) > CLOCKSWITCH_TIMEOUT_VALUE)
 800176a:	f7ff f819 	bl	80007a0 <HAL_GetTick>
 800176e:	0002      	movs	r2, r0
 8001770:	68fb      	ldr	r3, [r7, #12]
 8001772:	1ad3      	subs	r3, r2, r3
 8001774:	4a4d      	ldr	r2, [pc, #308]	@ (80018ac <HAL_RCC_ClockConfig+0x274>)
 8001776:	4293      	cmp	r3, r2
 8001778:	d901      	bls.n	800177e <HAL_RCC_ClockConfig+0x146>
        {
          return HAL_TIMEOUT;
 800177a:	2303      	movs	r3, #3
 800177c:	e08f      	b.n	800189e <HAL_RCC_ClockConfig+0x266>
      while (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_PLLCLK)
 800177e:	4b4c      	ldr	r3, [pc, #304]	@ (80018b0 <HAL_RCC_ClockConfig+0x278>)
 8001780:	68db      	ldr	r3, [r3, #12]
 8001782:	220c      	movs	r2, #12
 8001784:	4013      	ands	r3, r2
 8001786:	2b0c      	cmp	r3, #12
 8001788:	d1ef      	bne.n	800176a <HAL_RCC_ClockConfig+0x132>
 800178a:	e024      	b.n	80017d6 <HAL_RCC_ClockConfig+0x19e>
        }
      }
    }
    else if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSI)
 800178c:	687b      	ldr	r3, [r7, #4]
 800178e:	685b      	ldr	r3, [r3, #4]
 8001790:	2b01      	cmp	r3, #1
 8001792:	d11b      	bne.n	80017cc <HAL_RCC_ClockConfig+0x194>
    {
      while (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_HSI)
 8001794:	e009      	b.n	80017aa <HAL_RCC_ClockConfig+0x172>
      {
        if((HAL_GetTick() - tickstart ) > CLOCKSWITCH_TIMEOUT_VALUE)
 8001796:	f7ff f803 	bl	80007a0 <HAL_GetTick>
 800179a:	0002      	movs	r2, r0
 800179c:	68fb      	ldr	r3, [r7, #12]
 800179e:	1ad3      	subs	r3, r2, r3
 80017a0:	4a42      	ldr	r2, [pc, #264]	@ (80018ac <HAL_RCC_ClockConfig+0x274>)
 80017a2:	4293      	cmp	r3, r2
 80017a4:	d901      	bls.n	80017aa <HAL_RCC_ClockConfig+0x172>
        {
          return HAL_TIMEOUT;
 80017a6:	2303      	movs	r3, #3
 80017a8:	e079      	b.n	800189e <HAL_RCC_ClockConfig+0x266>
      while (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_HSI)
 80017aa:	4b41      	ldr	r3, [pc, #260]	@ (80018b0 <HAL_RCC_ClockConfig+0x278>)
 80017ac:	68db      	ldr	r3, [r3, #12]
 80017ae:	220c      	movs	r2, #12
 80017b0:	4013      	ands	r3, r2
 80017b2:	2b04      	cmp	r3, #4
 80017b4:	d1ef      	bne.n	8001796 <HAL_RCC_ClockConfig+0x15e>
 80017b6:	e00e      	b.n	80017d6 <HAL_RCC_ClockConfig+0x19e>
    }
    else
    {
      while(__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_MSI)
      {
        if((HAL_GetTick() - tickstart ) > CLOCKSWITCH_TIMEOUT_VALUE)
 80017b8:	f7fe fff2 	bl	80007a0 <HAL_GetTick>
 80017bc:	0002      	movs	r2, r0
 80017be:	68fb      	ldr	r3, [r7, #12]
 80017c0:	1ad3      	subs	r3, r2, r3
 80017c2:	4a3a      	ldr	r2, [pc, #232]	@ (80018ac <HAL_RCC_ClockConfig+0x274>)
 80017c4:	4293      	cmp	r3, r2
 80017c6:	d901      	bls.n	80017cc <HAL_RCC_ClockConfig+0x194>
        {
          return HAL_TIMEOUT;
 80017c8:	2303      	movs	r3, #3
 80017ca:	e068      	b.n	800189e <HAL_RCC_ClockConfig+0x266>
      while(__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_MSI)
 80017cc:	4b38      	ldr	r3, [pc, #224]	@ (80018b0 <HAL_RCC_ClockConfig+0x278>)
 80017ce:	68db      	ldr	r3, [r3, #12]
 80017d0:	220c      	movs	r2, #12
 80017d2:	4013      	ands	r3, r2
 80017d4:	d1f0      	bne.n	80017b8 <HAL_RCC_ClockConfig+0x180>
        }
      }
    }
  }
  /* Decreasing the number of wait states because of lower CPU frequency */
  if(FLatency < __HAL_FLASH_GET_LATENCY())
 80017d6:	4b34      	ldr	r3, [pc, #208]	@ (80018a8 <HAL_RCC_ClockConfig+0x270>)
 80017d8:	681b      	ldr	r3, [r3, #0]
 80017da:	2201      	movs	r2, #1
 80017dc:	4013      	ands	r3, r2
 80017de:	683a      	ldr	r2, [r7, #0]
 80017e0:	429a      	cmp	r2, r3
 80017e2:	d21e      	bcs.n	8001822 <HAL_RCC_ClockConfig+0x1ea>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 80017e4:	4b30      	ldr	r3, [pc, #192]	@ (80018a8 <HAL_RCC_ClockConfig+0x270>)
 80017e6:	681b      	ldr	r3, [r3, #0]
 80017e8:	2201      	movs	r2, #1
 80017ea:	4393      	bics	r3, r2
 80017ec:	0019      	movs	r1, r3
 80017ee:	4b2e      	ldr	r3, [pc, #184]	@ (80018a8 <HAL_RCC_ClockConfig+0x270>)
 80017f0:	683a      	ldr	r2, [r7, #0]
 80017f2:	430a      	orrs	r2, r1
 80017f4:	601a      	str	r2, [r3, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by polling the FLASH_ACR register */
    tickstart = HAL_GetTick();
 80017f6:	f7fe ffd3 	bl	80007a0 <HAL_GetTick>
 80017fa:	0003      	movs	r3, r0
 80017fc:	60fb      	str	r3, [r7, #12]

    while (__HAL_FLASH_GET_LATENCY() != FLatency)
 80017fe:	e009      	b.n	8001814 <HAL_RCC_ClockConfig+0x1dc>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 8001800:	f7fe ffce 	bl	80007a0 <HAL_GetTick>
 8001804:	0002      	movs	r2, r0
 8001806:	68fb      	ldr	r3, [r7, #12]
 8001808:	1ad3      	subs	r3, r2, r3
 800180a:	4a28      	ldr	r2, [pc, #160]	@ (80018ac <HAL_RCC_ClockConfig+0x274>)
 800180c:	4293      	cmp	r3, r2
 800180e:	d901      	bls.n	8001814 <HAL_RCC_ClockConfig+0x1dc>
      {
        return HAL_TIMEOUT;
 8001810:	2303      	movs	r3, #3
 8001812:	e044      	b.n	800189e <HAL_RCC_ClockConfig+0x266>
    while (__HAL_FLASH_GET_LATENCY() != FLatency)
 8001814:	4b24      	ldr	r3, [pc, #144]	@ (80018a8 <HAL_RCC_ClockConfig+0x270>)
 8001816:	681b      	ldr	r3, [r3, #0]
 8001818:	2201      	movs	r2, #1
 800181a:	4013      	ands	r3, r2
 800181c:	683a      	ldr	r2, [r7, #0]
 800181e:	429a      	cmp	r2, r3
 8001820:	d1ee      	bne.n	8001800 <HAL_RCC_ClockConfig+0x1c8>
      }
    }
  }

  /*-------------------------- PCLK1 Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8001822:	687b      	ldr	r3, [r7, #4]
 8001824:	681b      	ldr	r3, [r3, #0]
 8001826:	2204      	movs	r2, #4
 8001828:	4013      	ands	r3, r2
 800182a:	d009      	beq.n	8001840 <HAL_RCC_ClockConfig+0x208>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 800182c:	4b20      	ldr	r3, [pc, #128]	@ (80018b0 <HAL_RCC_ClockConfig+0x278>)
 800182e:	68db      	ldr	r3, [r3, #12]
 8001830:	4a20      	ldr	r2, [pc, #128]	@ (80018b4 <HAL_RCC_ClockConfig+0x27c>)
 8001832:	4013      	ands	r3, r2
 8001834:	0019      	movs	r1, r3
 8001836:	687b      	ldr	r3, [r7, #4]
 8001838:	68da      	ldr	r2, [r3, #12]
 800183a:	4b1d      	ldr	r3, [pc, #116]	@ (80018b0 <HAL_RCC_ClockConfig+0x278>)
 800183c:	430a      	orrs	r2, r1
 800183e:	60da      	str	r2, [r3, #12]
  }

  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8001840:	687b      	ldr	r3, [r7, #4]
 8001842:	681b      	ldr	r3, [r3, #0]
 8001844:	2208      	movs	r2, #8
 8001846:	4013      	ands	r3, r2
 8001848:	d00a      	beq.n	8001860 <HAL_RCC_ClockConfig+0x228>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB2CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3));
 800184a:	4b19      	ldr	r3, [pc, #100]	@ (80018b0 <HAL_RCC_ClockConfig+0x278>)
 800184c:	68db      	ldr	r3, [r3, #12]
 800184e:	4a1a      	ldr	r2, [pc, #104]	@ (80018b8 <HAL_RCC_ClockConfig+0x280>)
 8001850:	4013      	ands	r3, r2
 8001852:	0019      	movs	r1, r3
 8001854:	687b      	ldr	r3, [r7, #4]
 8001856:	691b      	ldr	r3, [r3, #16]
 8001858:	00da      	lsls	r2, r3, #3
 800185a:	4b15      	ldr	r3, [pc, #84]	@ (80018b0 <HAL_RCC_ClockConfig+0x278>)
 800185c:	430a      	orrs	r2, r1
 800185e:	60da      	str	r2, [r3, #12]
  }

  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> AHBPrescTable[(RCC->CFGR & RCC_CFGR_HPRE)>> RCC_CFGR_HPRE_Pos];
 8001860:	f000 f832 	bl	80018c8 <HAL_RCC_GetSysClockFreq>
 8001864:	0001      	movs	r1, r0
 8001866:	4b12      	ldr	r3, [pc, #72]	@ (80018b0 <HAL_RCC_ClockConfig+0x278>)
 8001868:	68db      	ldr	r3, [r3, #12]
 800186a:	091b      	lsrs	r3, r3, #4
 800186c:	220f      	movs	r2, #15
 800186e:	4013      	ands	r3, r2
 8001870:	4a12      	ldr	r2, [pc, #72]	@ (80018bc <HAL_RCC_ClockConfig+0x284>)
 8001872:	5cd3      	ldrb	r3, [r2, r3]
 8001874:	000a      	movs	r2, r1
 8001876:	40da      	lsrs	r2, r3
 8001878:	4b11      	ldr	r3, [pc, #68]	@ (80018c0 <HAL_RCC_ClockConfig+0x288>)
 800187a:	601a      	str	r2, [r3, #0]

  /* Configure the source of time base considering new system clocks settings*/
  status = HAL_InitTick(uwTickPrio);
 800187c:	4b11      	ldr	r3, [pc, #68]	@ (80018c4 <HAL_RCC_ClockConfig+0x28c>)
 800187e:	681b      	ldr	r3, [r3, #0]
 8001880:	250b      	movs	r5, #11
 8001882:	197c      	adds	r4, r7, r5
 8001884:	0018      	movs	r0, r3
 8001886:	f7fe ff45 	bl	8000714 <HAL_InitTick>
 800188a:	0003      	movs	r3, r0
 800188c:	7023      	strb	r3, [r4, #0]
  if(status != HAL_OK)
 800188e:	197b      	adds	r3, r7, r5
 8001890:	781b      	ldrb	r3, [r3, #0]
 8001892:	2b00      	cmp	r3, #0
 8001894:	d002      	beq.n	800189c <HAL_RCC_ClockConfig+0x264>
  {
    return status;
 8001896:	197b      	adds	r3, r7, r5
 8001898:	781b      	ldrb	r3, [r3, #0]
 800189a:	e000      	b.n	800189e <HAL_RCC_ClockConfig+0x266>
  }

  return HAL_OK;
 800189c:	2300      	movs	r3, #0
}
 800189e:	0018      	movs	r0, r3
 80018a0:	46bd      	mov	sp, r7
 80018a2:	b004      	add	sp, #16
 80018a4:	bdb0      	pop	{r4, r5, r7, pc}
 80018a6:	46c0      	nop			@ (mov r8, r8)
 80018a8:	40022000 	.word	0x40022000
 80018ac:	00001388 	.word	0x00001388
 80018b0:	40021000 	.word	0x40021000
 80018b4:	fffff8ff 	.word	0xfffff8ff
 80018b8:	ffffc7ff 	.word	0xffffc7ff
 80018bc:	08001c9c 	.word	0x08001c9c
 80018c0:	20000000 	.word	0x20000000
 80018c4:	20000004 	.word	0x20000004

080018c8 <HAL_RCC_GetSysClockFreq>:
  *         right SYSCLK value. Otherwise, any configuration based on this function will be incorrect.
  *
  * @retval SYSCLK frequency
  */
uint32_t HAL_RCC_GetSysClockFreq(void)
{
 80018c8:	b580      	push	{r7, lr}
 80018ca:	b086      	sub	sp, #24
 80018cc:	af00      	add	r7, sp, #0
  uint32_t tmpreg, pllm, plld, pllvco, msiclkrange;    /* no init needed */
  uint32_t sysclockfreq;

  tmpreg = RCC->CFGR;
 80018ce:	4b3c      	ldr	r3, [pc, #240]	@ (80019c0 <HAL_RCC_GetSysClockFreq+0xf8>)
 80018d0:	68db      	ldr	r3, [r3, #12]
 80018d2:	60fb      	str	r3, [r7, #12]

  /* Get SYSCLK source -------------------------------------------------------*/
  switch (tmpreg & RCC_CFGR_SWS)
 80018d4:	68fb      	ldr	r3, [r7, #12]
 80018d6:	220c      	movs	r2, #12
 80018d8:	4013      	ands	r3, r2
 80018da:	2b0c      	cmp	r3, #12
 80018dc:	d013      	beq.n	8001906 <HAL_RCC_GetSysClockFreq+0x3e>
 80018de:	d85c      	bhi.n	800199a <HAL_RCC_GetSysClockFreq+0xd2>
 80018e0:	2b04      	cmp	r3, #4
 80018e2:	d002      	beq.n	80018ea <HAL_RCC_GetSysClockFreq+0x22>
 80018e4:	2b08      	cmp	r3, #8
 80018e6:	d00b      	beq.n	8001900 <HAL_RCC_GetSysClockFreq+0x38>
 80018e8:	e057      	b.n	800199a <HAL_RCC_GetSysClockFreq+0xd2>
  {
    case RCC_SYSCLKSOURCE_STATUS_HSI:  /* HSI used as system clock source */
    {
      if ((RCC->CR & RCC_CR_HSIDIVF) != 0U)
 80018ea:	4b35      	ldr	r3, [pc, #212]	@ (80019c0 <HAL_RCC_GetSysClockFreq+0xf8>)
 80018ec:	681b      	ldr	r3, [r3, #0]
 80018ee:	2210      	movs	r2, #16
 80018f0:	4013      	ands	r3, r2
 80018f2:	d002      	beq.n	80018fa <HAL_RCC_GetSysClockFreq+0x32>
      {
        sysclockfreq =  (HSI_VALUE >> 2);
 80018f4:	4b33      	ldr	r3, [pc, #204]	@ (80019c4 <HAL_RCC_GetSysClockFreq+0xfc>)
 80018f6:	613b      	str	r3, [r7, #16]
      }
      else
      {
        sysclockfreq =  HSI_VALUE;
      }
      break;
 80018f8:	e05d      	b.n	80019b6 <HAL_RCC_GetSysClockFreq+0xee>
        sysclockfreq =  HSI_VALUE;
 80018fa:	4b33      	ldr	r3, [pc, #204]	@ (80019c8 <HAL_RCC_GetSysClockFreq+0x100>)
 80018fc:	613b      	str	r3, [r7, #16]
      break;
 80018fe:	e05a      	b.n	80019b6 <HAL_RCC_GetSysClockFreq+0xee>
    }
    case RCC_SYSCLKSOURCE_STATUS_HSE:  /* HSE used as system clock */
    {
      sysclockfreq = HSE_VALUE;
 8001900:	4b32      	ldr	r3, [pc, #200]	@ (80019cc <HAL_RCC_GetSysClockFreq+0x104>)
 8001902:	613b      	str	r3, [r7, #16]
      break;
 8001904:	e057      	b.n	80019b6 <HAL_RCC_GetSysClockFreq+0xee>
    }
    case RCC_SYSCLKSOURCE_STATUS_PLLCLK:  /* PLL used as system clock */
    {
      pllm = PLLMulTable[(uint32_t)(tmpreg & RCC_CFGR_PLLMUL) >> RCC_CFGR_PLLMUL_Pos];
 8001906:	68fb      	ldr	r3, [r7, #12]
 8001908:	0c9b      	lsrs	r3, r3, #18
 800190a:	220f      	movs	r2, #15
 800190c:	4013      	ands	r3, r2
 800190e:	4a30      	ldr	r2, [pc, #192]	@ (80019d0 <HAL_RCC_GetSysClockFreq+0x108>)
 8001910:	5cd3      	ldrb	r3, [r2, r3]
 8001912:	60bb      	str	r3, [r7, #8]
      plld = ((uint32_t)(tmpreg & RCC_CFGR_PLLDIV) >> RCC_CFGR_PLLDIV_Pos) + 1U;
 8001914:	68fb      	ldr	r3, [r7, #12]
 8001916:	0d9b      	lsrs	r3, r3, #22
 8001918:	2203      	movs	r2, #3
 800191a:	4013      	ands	r3, r2
 800191c:	3301      	adds	r3, #1
 800191e:	607b      	str	r3, [r7, #4]
      if (__HAL_RCC_GET_PLL_OSCSOURCE() != RCC_PLLSOURCE_HSI)
 8001920:	4b27      	ldr	r3, [pc, #156]	@ (80019c0 <HAL_RCC_GetSysClockFreq+0xf8>)
 8001922:	68da      	ldr	r2, [r3, #12]
 8001924:	2380      	movs	r3, #128	@ 0x80
 8001926:	025b      	lsls	r3, r3, #9
 8001928:	4013      	ands	r3, r2
 800192a:	d00f      	beq.n	800194c <HAL_RCC_GetSysClockFreq+0x84>
      {
        /* HSE used as PLL clock source */
        pllvco = (uint32_t)((HSE_VALUE * pllm) / plld);
 800192c:	68b9      	ldr	r1, [r7, #8]
 800192e:	000a      	movs	r2, r1
 8001930:	0152      	lsls	r2, r2, #5
 8001932:	1a52      	subs	r2, r2, r1
 8001934:	0193      	lsls	r3, r2, #6
 8001936:	1a9b      	subs	r3, r3, r2
 8001938:	00db      	lsls	r3, r3, #3
 800193a:	185b      	adds	r3, r3, r1
 800193c:	025b      	lsls	r3, r3, #9
 800193e:	6879      	ldr	r1, [r7, #4]
 8001940:	0018      	movs	r0, r3
 8001942:	f7fe fbe1 	bl	8000108 <__udivsi3>
 8001946:	0003      	movs	r3, r0
 8001948:	617b      	str	r3, [r7, #20]
 800194a:	e023      	b.n	8001994 <HAL_RCC_GetSysClockFreq+0xcc>
      }
      else
      {
        if ((RCC->CR & RCC_CR_HSIDIVF) != 0U)
 800194c:	4b1c      	ldr	r3, [pc, #112]	@ (80019c0 <HAL_RCC_GetSysClockFreq+0xf8>)
 800194e:	681b      	ldr	r3, [r3, #0]
 8001950:	2210      	movs	r2, #16
 8001952:	4013      	ands	r3, r2
 8001954:	d00f      	beq.n	8001976 <HAL_RCC_GetSysClockFreq+0xae>
        {
          pllvco = (uint32_t)((((HSI_VALUE >> 2)) * pllm) / plld);
 8001956:	68b9      	ldr	r1, [r7, #8]
 8001958:	000a      	movs	r2, r1
 800195a:	0152      	lsls	r2, r2, #5
 800195c:	1a52      	subs	r2, r2, r1
 800195e:	0193      	lsls	r3, r2, #6
 8001960:	1a9b      	subs	r3, r3, r2
 8001962:	00db      	lsls	r3, r3, #3
 8001964:	185b      	adds	r3, r3, r1
 8001966:	021b      	lsls	r3, r3, #8
 8001968:	6879      	ldr	r1, [r7, #4]
 800196a:	0018      	movs	r0, r3
 800196c:	f7fe fbcc 	bl	8000108 <__udivsi3>
 8001970:	0003      	movs	r3, r0
 8001972:	617b      	str	r3, [r7, #20]
 8001974:	e00e      	b.n	8001994 <HAL_RCC_GetSysClockFreq+0xcc>
        }
        else
        {
         pllvco = (uint32_t)((HSI_VALUE * pllm) / plld);
 8001976:	68b9      	ldr	r1, [r7, #8]
 8001978:	000a      	movs	r2, r1
 800197a:	0152      	lsls	r2, r2, #5
 800197c:	1a52      	subs	r2, r2, r1
 800197e:	0193      	lsls	r3, r2, #6
 8001980:	1a9b      	subs	r3, r3, r2
 8001982:	00db      	lsls	r3, r3, #3
 8001984:	185b      	adds	r3, r3, r1
 8001986:	029b      	lsls	r3, r3, #10
 8001988:	6879      	ldr	r1, [r7, #4]
 800198a:	0018      	movs	r0, r3
 800198c:	f7fe fbbc 	bl	8000108 <__udivsi3>
 8001990:	0003      	movs	r3, r0
 8001992:	617b      	str	r3, [r7, #20]
        }
      }
      sysclockfreq = pllvco;
 8001994:	697b      	ldr	r3, [r7, #20]
 8001996:	613b      	str	r3, [r7, #16]
      break;
 8001998:	e00d      	b.n	80019b6 <HAL_RCC_GetSysClockFreq+0xee>
    }
    case RCC_SYSCLKSOURCE_STATUS_MSI:  /* MSI used as system clock source */
    default: /* MSI used as system clock */
    {
      msiclkrange = (RCC->ICSCR & RCC_ICSCR_MSIRANGE ) >> RCC_ICSCR_MSIRANGE_Pos;
 800199a:	4b09      	ldr	r3, [pc, #36]	@ (80019c0 <HAL_RCC_GetSysClockFreq+0xf8>)
 800199c:	685b      	ldr	r3, [r3, #4]
 800199e:	0b5b      	lsrs	r3, r3, #13
 80019a0:	2207      	movs	r2, #7
 80019a2:	4013      	ands	r3, r2
 80019a4:	603b      	str	r3, [r7, #0]
      sysclockfreq = (32768U * (1UL << (msiclkrange + 1U)));
 80019a6:	683b      	ldr	r3, [r7, #0]
 80019a8:	3301      	adds	r3, #1
 80019aa:	2280      	movs	r2, #128	@ 0x80
 80019ac:	0212      	lsls	r2, r2, #8
 80019ae:	409a      	lsls	r2, r3
 80019b0:	0013      	movs	r3, r2
 80019b2:	613b      	str	r3, [r7, #16]
      break;
 80019b4:	46c0      	nop			@ (mov r8, r8)
    }
  }
  return sysclockfreq;
 80019b6:	693b      	ldr	r3, [r7, #16]
}
 80019b8:	0018      	movs	r0, r3
 80019ba:	46bd      	mov	sp, r7
 80019bc:	b006      	add	sp, #24
 80019be:	bd80      	pop	{r7, pc}
 80019c0:	40021000 	.word	0x40021000
 80019c4:	003d0900 	.word	0x003d0900
 80019c8:	00f42400 	.word	0x00f42400
 80019cc:	007a1200 	.word	0x007a1200
 80019d0:	08001cac 	.word	0x08001cac

080019d4 <HAL_RCCEx_PeriphCLKConfig>:
  * @retval HAL status
  * @note   If HAL_ERROR returned, first switch-OFF HSE clock oscillator with @ref HAL_RCC_OscConfig()
  *         to possibly update HSE divider.
  */
HAL_StatusTypeDef HAL_RCCEx_PeriphCLKConfig(RCC_PeriphCLKInitTypeDef  *PeriphClkInit)
{
 80019d4:	b580      	push	{r7, lr}
 80019d6:	b086      	sub	sp, #24
 80019d8:	af00      	add	r7, sp, #0
 80019da:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  uint32_t temp_reg;
  FlagStatus       pwrclkchanged = RESET;
 80019dc:	2017      	movs	r0, #23
 80019de:	183b      	adds	r3, r7, r0
 80019e0:	2200      	movs	r2, #0
 80019e2:	701a      	strb	r2, [r3, #0]

  /* Check the parameters */
  assert_param(IS_RCC_PERIPHCLOCK(PeriphClkInit->PeriphClockSelection));

  /*------------------------------- RTC/LCD Configuration ------------------------*/
  if ((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_RTC) == RCC_PERIPHCLK_RTC)
 80019e4:	687b      	ldr	r3, [r7, #4]
 80019e6:	681b      	ldr	r3, [r3, #0]
 80019e8:	2220      	movs	r2, #32
 80019ea:	4013      	ands	r3, r2
 80019ec:	d100      	bne.n	80019f0 <HAL_RCCEx_PeriphCLKConfig+0x1c>
 80019ee:	e0c7      	b.n	8001b80 <HAL_RCCEx_PeriphCLKConfig+0x1ac>
#endif /* LCD */

    /* As soon as function is called to change RTC clock source, activation of the
       power domain is done. */
    /* Requires to enable write access to Backup Domain of necessary */
    if(__HAL_RCC_PWR_IS_CLK_DISABLED())
 80019f0:	4b84      	ldr	r3, [pc, #528]	@ (8001c04 <HAL_RCCEx_PeriphCLKConfig+0x230>)
 80019f2:	6b9a      	ldr	r2, [r3, #56]	@ 0x38
 80019f4:	2380      	movs	r3, #128	@ 0x80
 80019f6:	055b      	lsls	r3, r3, #21
 80019f8:	4013      	ands	r3, r2
 80019fa:	d109      	bne.n	8001a10 <HAL_RCCEx_PeriphCLKConfig+0x3c>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 80019fc:	4b81      	ldr	r3, [pc, #516]	@ (8001c04 <HAL_RCCEx_PeriphCLKConfig+0x230>)
 80019fe:	6b9a      	ldr	r2, [r3, #56]	@ 0x38
 8001a00:	4b80      	ldr	r3, [pc, #512]	@ (8001c04 <HAL_RCCEx_PeriphCLKConfig+0x230>)
 8001a02:	2180      	movs	r1, #128	@ 0x80
 8001a04:	0549      	lsls	r1, r1, #21
 8001a06:	430a      	orrs	r2, r1
 8001a08:	639a      	str	r2, [r3, #56]	@ 0x38
      pwrclkchanged = SET;
 8001a0a:	183b      	adds	r3, r7, r0
 8001a0c:	2201      	movs	r2, #1
 8001a0e:	701a      	strb	r2, [r3, #0]
    }

    if(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8001a10:	4b7d      	ldr	r3, [pc, #500]	@ (8001c08 <HAL_RCCEx_PeriphCLKConfig+0x234>)
 8001a12:	681a      	ldr	r2, [r3, #0]
 8001a14:	2380      	movs	r3, #128	@ 0x80
 8001a16:	005b      	lsls	r3, r3, #1
 8001a18:	4013      	ands	r3, r2
 8001a1a:	d11a      	bne.n	8001a52 <HAL_RCCEx_PeriphCLKConfig+0x7e>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR, PWR_CR_DBP);
 8001a1c:	4b7a      	ldr	r3, [pc, #488]	@ (8001c08 <HAL_RCCEx_PeriphCLKConfig+0x234>)
 8001a1e:	681a      	ldr	r2, [r3, #0]
 8001a20:	4b79      	ldr	r3, [pc, #484]	@ (8001c08 <HAL_RCCEx_PeriphCLKConfig+0x234>)
 8001a22:	2180      	movs	r1, #128	@ 0x80
 8001a24:	0049      	lsls	r1, r1, #1
 8001a26:	430a      	orrs	r2, r1
 8001a28:	601a      	str	r2, [r3, #0]

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 8001a2a:	f7fe feb9 	bl	80007a0 <HAL_GetTick>
 8001a2e:	0003      	movs	r3, r0
 8001a30:	613b      	str	r3, [r7, #16]

      while(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8001a32:	e008      	b.n	8001a46 <HAL_RCCEx_PeriphCLKConfig+0x72>
      {
        if((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8001a34:	f7fe feb4 	bl	80007a0 <HAL_GetTick>
 8001a38:	0002      	movs	r2, r0
 8001a3a:	693b      	ldr	r3, [r7, #16]
 8001a3c:	1ad3      	subs	r3, r2, r3
 8001a3e:	2b64      	cmp	r3, #100	@ 0x64
 8001a40:	d901      	bls.n	8001a46 <HAL_RCCEx_PeriphCLKConfig+0x72>
        {
          return HAL_TIMEOUT;
 8001a42:	2303      	movs	r3, #3
 8001a44:	e0d9      	b.n	8001bfa <HAL_RCCEx_PeriphCLKConfig+0x226>
      while(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8001a46:	4b70      	ldr	r3, [pc, #448]	@ (8001c08 <HAL_RCCEx_PeriphCLKConfig+0x234>)
 8001a48:	681a      	ldr	r2, [r3, #0]
 8001a4a:	2380      	movs	r3, #128	@ 0x80
 8001a4c:	005b      	lsls	r3, r3, #1
 8001a4e:	4013      	ands	r3, r2
 8001a50:	d0f0      	beq.n	8001a34 <HAL_RCCEx_PeriphCLKConfig+0x60>
        }
      }
    }

    /* Check if user wants to change HSE RTC prescaler whereas HSE is enabled */
    temp_reg = (RCC->CR & RCC_CR_RTCPRE);
 8001a52:	4b6c      	ldr	r3, [pc, #432]	@ (8001c04 <HAL_RCCEx_PeriphCLKConfig+0x230>)
 8001a54:	681a      	ldr	r2, [r3, #0]
 8001a56:	23c0      	movs	r3, #192	@ 0xc0
 8001a58:	039b      	lsls	r3, r3, #14
 8001a5a:	4013      	ands	r3, r2
 8001a5c:	60fb      	str	r3, [r7, #12]
    if ((temp_reg != (PeriphClkInit->RTCClockSelection & RCC_CR_RTCPRE))
 8001a5e:	687b      	ldr	r3, [r7, #4]
 8001a60:	685a      	ldr	r2, [r3, #4]
 8001a62:	23c0      	movs	r3, #192	@ 0xc0
 8001a64:	039b      	lsls	r3, r3, #14
 8001a66:	4013      	ands	r3, r2
 8001a68:	68fa      	ldr	r2, [r7, #12]
 8001a6a:	429a      	cmp	r2, r3
 8001a6c:	d013      	beq.n	8001a96 <HAL_RCCEx_PeriphCLKConfig+0xc2>
#if defined (LCD)
     || (temp_reg != (PeriphClkInit->LCDClockSelection & RCC_CR_RTCPRE))
#endif /* LCD */
       )
    { /* Check HSE State */
      if ((PeriphClkInit->RTCClockSelection & RCC_CSR_RTCSEL) == RCC_CSR_RTCSEL_HSE)
 8001a6e:	687b      	ldr	r3, [r7, #4]
 8001a70:	685a      	ldr	r2, [r3, #4]
 8001a72:	23c0      	movs	r3, #192	@ 0xc0
 8001a74:	029b      	lsls	r3, r3, #10
 8001a76:	401a      	ands	r2, r3
 8001a78:	23c0      	movs	r3, #192	@ 0xc0
 8001a7a:	029b      	lsls	r3, r3, #10
 8001a7c:	429a      	cmp	r2, r3
 8001a7e:	d10a      	bne.n	8001a96 <HAL_RCCEx_PeriphCLKConfig+0xc2>
      {
        if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSERDY))
 8001a80:	4b60      	ldr	r3, [pc, #384]	@ (8001c04 <HAL_RCCEx_PeriphCLKConfig+0x230>)
 8001a82:	681a      	ldr	r2, [r3, #0]
 8001a84:	2380      	movs	r3, #128	@ 0x80
 8001a86:	029b      	lsls	r3, r3, #10
 8001a88:	401a      	ands	r2, r3
 8001a8a:	2380      	movs	r3, #128	@ 0x80
 8001a8c:	029b      	lsls	r3, r3, #10
 8001a8e:	429a      	cmp	r2, r3
 8001a90:	d101      	bne.n	8001a96 <HAL_RCCEx_PeriphCLKConfig+0xc2>
        {
          /* To update HSE divider, first switch-OFF HSE clock oscillator*/
          return HAL_ERROR;
 8001a92:	2301      	movs	r3, #1
 8001a94:	e0b1      	b.n	8001bfa <HAL_RCCEx_PeriphCLKConfig+0x226>
        }
      }
    }

    /* Reset the Backup domain only if the RTC Clock source selection is modified from reset value */
    temp_reg = (RCC->CSR & RCC_CSR_RTCSEL);
 8001a96:	4b5b      	ldr	r3, [pc, #364]	@ (8001c04 <HAL_RCCEx_PeriphCLKConfig+0x230>)
 8001a98:	6d1a      	ldr	r2, [r3, #80]	@ 0x50
 8001a9a:	23c0      	movs	r3, #192	@ 0xc0
 8001a9c:	029b      	lsls	r3, r3, #10
 8001a9e:	4013      	ands	r3, r2
 8001aa0:	60fb      	str	r3, [r7, #12]

    if((temp_reg != 0x00000000U) && (((temp_reg != (PeriphClkInit->RTCClockSelection & RCC_CSR_RTCSEL)) \
 8001aa2:	68fb      	ldr	r3, [r7, #12]
 8001aa4:	2b00      	cmp	r3, #0
 8001aa6:	d03b      	beq.n	8001b20 <HAL_RCCEx_PeriphCLKConfig+0x14c>
 8001aa8:	687b      	ldr	r3, [r7, #4]
 8001aaa:	685a      	ldr	r2, [r3, #4]
 8001aac:	23c0      	movs	r3, #192	@ 0xc0
 8001aae:	029b      	lsls	r3, r3, #10
 8001ab0:	4013      	ands	r3, r2
 8001ab2:	68fa      	ldr	r2, [r7, #12]
 8001ab4:	429a      	cmp	r2, r3
 8001ab6:	d033      	beq.n	8001b20 <HAL_RCCEx_PeriphCLKConfig+0x14c>
      && (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_RTC) == RCC_PERIPHCLK_RTC))
 8001ab8:	687b      	ldr	r3, [r7, #4]
 8001aba:	681b      	ldr	r3, [r3, #0]
 8001abc:	2220      	movs	r2, #32
 8001abe:	4013      	ands	r3, r2
 8001ac0:	d02e      	beq.n	8001b20 <HAL_RCCEx_PeriphCLKConfig+0x14c>
       && (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LCD) == RCC_PERIPHCLK_LCD))
#endif /* LCD */
     ))
    {
      /* Store the content of CSR register before the reset of Backup Domain */
      temp_reg = (RCC->CSR & ~(RCC_CSR_RTCSEL));
 8001ac2:	4b50      	ldr	r3, [pc, #320]	@ (8001c04 <HAL_RCCEx_PeriphCLKConfig+0x230>)
 8001ac4:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8001ac6:	4a51      	ldr	r2, [pc, #324]	@ (8001c0c <HAL_RCCEx_PeriphCLKConfig+0x238>)
 8001ac8:	4013      	ands	r3, r2
 8001aca:	60fb      	str	r3, [r7, #12]

      /* RTC Clock selection can be changed only if the Backup Domain is reset */
      __HAL_RCC_BACKUPRESET_FORCE();
 8001acc:	4b4d      	ldr	r3, [pc, #308]	@ (8001c04 <HAL_RCCEx_PeriphCLKConfig+0x230>)
 8001ace:	6d1a      	ldr	r2, [r3, #80]	@ 0x50
 8001ad0:	4b4c      	ldr	r3, [pc, #304]	@ (8001c04 <HAL_RCCEx_PeriphCLKConfig+0x230>)
 8001ad2:	2180      	movs	r1, #128	@ 0x80
 8001ad4:	0309      	lsls	r1, r1, #12
 8001ad6:	430a      	orrs	r2, r1
 8001ad8:	651a      	str	r2, [r3, #80]	@ 0x50
      __HAL_RCC_BACKUPRESET_RELEASE();
 8001ada:	4b4a      	ldr	r3, [pc, #296]	@ (8001c04 <HAL_RCCEx_PeriphCLKConfig+0x230>)
 8001adc:	6d1a      	ldr	r2, [r3, #80]	@ 0x50
 8001ade:	4b49      	ldr	r3, [pc, #292]	@ (8001c04 <HAL_RCCEx_PeriphCLKConfig+0x230>)
 8001ae0:	494b      	ldr	r1, [pc, #300]	@ (8001c10 <HAL_RCCEx_PeriphCLKConfig+0x23c>)
 8001ae2:	400a      	ands	r2, r1
 8001ae4:	651a      	str	r2, [r3, #80]	@ 0x50

      /* Restore the Content of CSR register */
      RCC->CSR = temp_reg;
 8001ae6:	4b47      	ldr	r3, [pc, #284]	@ (8001c04 <HAL_RCCEx_PeriphCLKConfig+0x230>)
 8001ae8:	68fa      	ldr	r2, [r7, #12]
 8001aea:	651a      	str	r2, [r3, #80]	@ 0x50

       /* Wait for LSERDY if LSE was enabled */
      if (HAL_IS_BIT_SET(temp_reg, RCC_CSR_LSEON))
 8001aec:	68fa      	ldr	r2, [r7, #12]
 8001aee:	2380      	movs	r3, #128	@ 0x80
 8001af0:	005b      	lsls	r3, r3, #1
 8001af2:	4013      	ands	r3, r2
 8001af4:	d014      	beq.n	8001b20 <HAL_RCCEx_PeriphCLKConfig+0x14c>
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8001af6:	f7fe fe53 	bl	80007a0 <HAL_GetTick>
 8001afa:	0003      	movs	r3, r0
 8001afc:	613b      	str	r3, [r7, #16]

        /* Wait till LSE is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == 0U)
 8001afe:	e009      	b.n	8001b14 <HAL_RCCEx_PeriphCLKConfig+0x140>
        {
          if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 8001b00:	f7fe fe4e 	bl	80007a0 <HAL_GetTick>
 8001b04:	0002      	movs	r2, r0
 8001b06:	693b      	ldr	r3, [r7, #16]
 8001b08:	1ad3      	subs	r3, r2, r3
 8001b0a:	4a42      	ldr	r2, [pc, #264]	@ (8001c14 <HAL_RCCEx_PeriphCLKConfig+0x240>)
 8001b0c:	4293      	cmp	r3, r2
 8001b0e:	d901      	bls.n	8001b14 <HAL_RCCEx_PeriphCLKConfig+0x140>
          {
            return HAL_TIMEOUT;
 8001b10:	2303      	movs	r3, #3
 8001b12:	e072      	b.n	8001bfa <HAL_RCCEx_PeriphCLKConfig+0x226>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == 0U)
 8001b14:	4b3b      	ldr	r3, [pc, #236]	@ (8001c04 <HAL_RCCEx_PeriphCLKConfig+0x230>)
 8001b16:	6d1a      	ldr	r2, [r3, #80]	@ 0x50
 8001b18:	2380      	movs	r3, #128	@ 0x80
 8001b1a:	009b      	lsls	r3, r3, #2
 8001b1c:	4013      	ands	r3, r2
 8001b1e:	d0ef      	beq.n	8001b00 <HAL_RCCEx_PeriphCLKConfig+0x12c>
    {
      __HAL_RCC_LCD_CONFIG(PeriphClkInit->LCDClockSelection);
    } 
#endif /* LCD */

    if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_RTC) == RCC_PERIPHCLK_RTC)
 8001b20:	687b      	ldr	r3, [r7, #4]
 8001b22:	681b      	ldr	r3, [r3, #0]
 8001b24:	2220      	movs	r2, #32
 8001b26:	4013      	ands	r3, r2
 8001b28:	d01f      	beq.n	8001b6a <HAL_RCCEx_PeriphCLKConfig+0x196>
    {
      __HAL_RCC_RTC_CONFIG(PeriphClkInit->RTCClockSelection);
 8001b2a:	687b      	ldr	r3, [r7, #4]
 8001b2c:	685a      	ldr	r2, [r3, #4]
 8001b2e:	23c0      	movs	r3, #192	@ 0xc0
 8001b30:	029b      	lsls	r3, r3, #10
 8001b32:	401a      	ands	r2, r3
 8001b34:	23c0      	movs	r3, #192	@ 0xc0
 8001b36:	029b      	lsls	r3, r3, #10
 8001b38:	429a      	cmp	r2, r3
 8001b3a:	d10c      	bne.n	8001b56 <HAL_RCCEx_PeriphCLKConfig+0x182>
 8001b3c:	4b31      	ldr	r3, [pc, #196]	@ (8001c04 <HAL_RCCEx_PeriphCLKConfig+0x230>)
 8001b3e:	681b      	ldr	r3, [r3, #0]
 8001b40:	4a35      	ldr	r2, [pc, #212]	@ (8001c18 <HAL_RCCEx_PeriphCLKConfig+0x244>)
 8001b42:	4013      	ands	r3, r2
 8001b44:	0019      	movs	r1, r3
 8001b46:	687b      	ldr	r3, [r7, #4]
 8001b48:	685a      	ldr	r2, [r3, #4]
 8001b4a:	23c0      	movs	r3, #192	@ 0xc0
 8001b4c:	039b      	lsls	r3, r3, #14
 8001b4e:	401a      	ands	r2, r3
 8001b50:	4b2c      	ldr	r3, [pc, #176]	@ (8001c04 <HAL_RCCEx_PeriphCLKConfig+0x230>)
 8001b52:	430a      	orrs	r2, r1
 8001b54:	601a      	str	r2, [r3, #0]
 8001b56:	4b2b      	ldr	r3, [pc, #172]	@ (8001c04 <HAL_RCCEx_PeriphCLKConfig+0x230>)
 8001b58:	6d19      	ldr	r1, [r3, #80]	@ 0x50
 8001b5a:	687b      	ldr	r3, [r7, #4]
 8001b5c:	685a      	ldr	r2, [r3, #4]
 8001b5e:	23c0      	movs	r3, #192	@ 0xc0
 8001b60:	029b      	lsls	r3, r3, #10
 8001b62:	401a      	ands	r2, r3
 8001b64:	4b27      	ldr	r3, [pc, #156]	@ (8001c04 <HAL_RCCEx_PeriphCLKConfig+0x230>)
 8001b66:	430a      	orrs	r2, r1
 8001b68:	651a      	str	r2, [r3, #80]	@ 0x50
    }

    /* Require to disable power clock if necessary */
    if(pwrclkchanged == SET)
 8001b6a:	2317      	movs	r3, #23
 8001b6c:	18fb      	adds	r3, r7, r3
 8001b6e:	781b      	ldrb	r3, [r3, #0]
 8001b70:	2b01      	cmp	r3, #1
 8001b72:	d105      	bne.n	8001b80 <HAL_RCCEx_PeriphCLKConfig+0x1ac>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 8001b74:	4b23      	ldr	r3, [pc, #140]	@ (8001c04 <HAL_RCCEx_PeriphCLKConfig+0x230>)
 8001b76:	6b9a      	ldr	r2, [r3, #56]	@ 0x38
 8001b78:	4b22      	ldr	r3, [pc, #136]	@ (8001c04 <HAL_RCCEx_PeriphCLKConfig+0x230>)
 8001b7a:	4928      	ldr	r1, [pc, #160]	@ (8001c1c <HAL_RCCEx_PeriphCLKConfig+0x248>)
 8001b7c:	400a      	ands	r2, r1
 8001b7e:	639a      	str	r2, [r3, #56]	@ 0x38
    __HAL_RCC_USART1_CONFIG(PeriphClkInit->Usart1ClockSelection);
  }
#endif /* RCC_CCIPR_USART1SEL */

  /*----------------------------- USART2 Configuration --------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART2) == RCC_PERIPHCLK_USART2)
 8001b80:	687b      	ldr	r3, [r7, #4]
 8001b82:	681b      	ldr	r3, [r3, #0]
 8001b84:	2202      	movs	r2, #2
 8001b86:	4013      	ands	r3, r2
 8001b88:	d009      	beq.n	8001b9e <HAL_RCCEx_PeriphCLKConfig+0x1ca>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART2CLKSOURCE(PeriphClkInit->Usart2ClockSelection));

    /* Configure the USART2 clock source */
    __HAL_RCC_USART2_CONFIG(PeriphClkInit->Usart2ClockSelection);
 8001b8a:	4b1e      	ldr	r3, [pc, #120]	@ (8001c04 <HAL_RCCEx_PeriphCLKConfig+0x230>)
 8001b8c:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8001b8e:	220c      	movs	r2, #12
 8001b90:	4393      	bics	r3, r2
 8001b92:	0019      	movs	r1, r3
 8001b94:	687b      	ldr	r3, [r7, #4]
 8001b96:	689a      	ldr	r2, [r3, #8]
 8001b98:	4b1a      	ldr	r3, [pc, #104]	@ (8001c04 <HAL_RCCEx_PeriphCLKConfig+0x230>)
 8001b9a:	430a      	orrs	r2, r1
 8001b9c:	64da      	str	r2, [r3, #76]	@ 0x4c
  }

  /*------------------------------ LPUART1 Configuration ------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPUART1) == RCC_PERIPHCLK_LPUART1)
 8001b9e:	687b      	ldr	r3, [r7, #4]
 8001ba0:	681b      	ldr	r3, [r3, #0]
 8001ba2:	2204      	movs	r2, #4
 8001ba4:	4013      	ands	r3, r2
 8001ba6:	d009      	beq.n	8001bbc <HAL_RCCEx_PeriphCLKConfig+0x1e8>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LPUART1CLKSOURCE(PeriphClkInit->Lpuart1ClockSelection));

    /* Configure the LPUAR1 clock source */
    __HAL_RCC_LPUART1_CONFIG(PeriphClkInit->Lpuart1ClockSelection);
 8001ba8:	4b16      	ldr	r3, [pc, #88]	@ (8001c04 <HAL_RCCEx_PeriphCLKConfig+0x230>)
 8001baa:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8001bac:	4a1c      	ldr	r2, [pc, #112]	@ (8001c20 <HAL_RCCEx_PeriphCLKConfig+0x24c>)
 8001bae:	4013      	ands	r3, r2
 8001bb0:	0019      	movs	r1, r3
 8001bb2:	687b      	ldr	r3, [r7, #4]
 8001bb4:	68da      	ldr	r2, [r3, #12]
 8001bb6:	4b13      	ldr	r3, [pc, #76]	@ (8001c04 <HAL_RCCEx_PeriphCLKConfig+0x230>)
 8001bb8:	430a      	orrs	r2, r1
 8001bba:	64da      	str	r2, [r3, #76]	@ 0x4c
  }

  /*------------------------------ I2C1 Configuration ------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C1) == RCC_PERIPHCLK_I2C1)
 8001bbc:	687b      	ldr	r3, [r7, #4]
 8001bbe:	681b      	ldr	r3, [r3, #0]
 8001bc0:	2208      	movs	r2, #8
 8001bc2:	4013      	ands	r3, r2
 8001bc4:	d009      	beq.n	8001bda <HAL_RCCEx_PeriphCLKConfig+0x206>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C1CLKSOURCE(PeriphClkInit->I2c1ClockSelection));

    /* Configure the I2C1 clock source */
    __HAL_RCC_I2C1_CONFIG(PeriphClkInit->I2c1ClockSelection);
 8001bc6:	4b0f      	ldr	r3, [pc, #60]	@ (8001c04 <HAL_RCCEx_PeriphCLKConfig+0x230>)
 8001bc8:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8001bca:	4a16      	ldr	r2, [pc, #88]	@ (8001c24 <HAL_RCCEx_PeriphCLKConfig+0x250>)
 8001bcc:	4013      	ands	r3, r2
 8001bce:	0019      	movs	r1, r3
 8001bd0:	687b      	ldr	r3, [r7, #4]
 8001bd2:	691a      	ldr	r2, [r3, #16]
 8001bd4:	4b0b      	ldr	r3, [pc, #44]	@ (8001c04 <HAL_RCCEx_PeriphCLKConfig+0x230>)
 8001bd6:	430a      	orrs	r2, r1
 8001bd8:	64da      	str	r2, [r3, #76]	@ 0x4c
    __HAL_RCC_USB_CONFIG(PeriphClkInit->UsbClockSelection);
  }
#endif /* USB */

  /*---------------------------- LPTIM1 configuration ------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPTIM1) == (RCC_PERIPHCLK_LPTIM1))
 8001bda:	687b      	ldr	r3, [r7, #4]
 8001bdc:	681b      	ldr	r3, [r3, #0]
 8001bde:	2280      	movs	r2, #128	@ 0x80
 8001be0:	4013      	ands	r3, r2
 8001be2:	d009      	beq.n	8001bf8 <HAL_RCCEx_PeriphCLKConfig+0x224>
  {
    assert_param(IS_RCC_LPTIMCLK(PeriphClkInit->LptimClockSelection));
    __HAL_RCC_LPTIM1_CONFIG(PeriphClkInit->LptimClockSelection);
 8001be4:	4b07      	ldr	r3, [pc, #28]	@ (8001c04 <HAL_RCCEx_PeriphCLKConfig+0x230>)
 8001be6:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8001be8:	4a0f      	ldr	r2, [pc, #60]	@ (8001c28 <HAL_RCCEx_PeriphCLKConfig+0x254>)
 8001bea:	4013      	ands	r3, r2
 8001bec:	0019      	movs	r1, r3
 8001bee:	687b      	ldr	r3, [r7, #4]
 8001bf0:	695a      	ldr	r2, [r3, #20]
 8001bf2:	4b04      	ldr	r3, [pc, #16]	@ (8001c04 <HAL_RCCEx_PeriphCLKConfig+0x230>)
 8001bf4:	430a      	orrs	r2, r1
 8001bf6:	64da      	str	r2, [r3, #76]	@ 0x4c
  }

  return HAL_OK;
 8001bf8:	2300      	movs	r3, #0
}
 8001bfa:	0018      	movs	r0, r3
 8001bfc:	46bd      	mov	sp, r7
 8001bfe:	b006      	add	sp, #24
 8001c00:	bd80      	pop	{r7, pc}
 8001c02:	46c0      	nop			@ (mov r8, r8)
 8001c04:	40021000 	.word	0x40021000
 8001c08:	40007000 	.word	0x40007000
 8001c0c:	fffcffff 	.word	0xfffcffff
 8001c10:	fff7ffff 	.word	0xfff7ffff
 8001c14:	00001388 	.word	0x00001388
 8001c18:	ffcfffff 	.word	0xffcfffff
 8001c1c:	efffffff 	.word	0xefffffff
 8001c20:	fffff3ff 	.word	0xfffff3ff
 8001c24:	ffffcfff 	.word	0xffffcfff
 8001c28:	fff3ffff 	.word	0xfff3ffff

08001c2c <memset>:
 8001c2c:	0003      	movs	r3, r0
 8001c2e:	1882      	adds	r2, r0, r2
 8001c30:	4293      	cmp	r3, r2
 8001c32:	d100      	bne.n	8001c36 <memset+0xa>
 8001c34:	4770      	bx	lr
 8001c36:	7019      	strb	r1, [r3, #0]
 8001c38:	3301      	adds	r3, #1
 8001c3a:	e7f9      	b.n	8001c30 <memset+0x4>

08001c3c <__libc_init_array>:
 8001c3c:	b570      	push	{r4, r5, r6, lr}
 8001c3e:	2600      	movs	r6, #0
 8001c40:	4c0c      	ldr	r4, [pc, #48]	@ (8001c74 <__libc_init_array+0x38>)
 8001c42:	4d0d      	ldr	r5, [pc, #52]	@ (8001c78 <__libc_init_array+0x3c>)
 8001c44:	1b64      	subs	r4, r4, r5
 8001c46:	10a4      	asrs	r4, r4, #2
 8001c48:	42a6      	cmp	r6, r4
 8001c4a:	d109      	bne.n	8001c60 <__libc_init_array+0x24>
 8001c4c:	2600      	movs	r6, #0
 8001c4e:	f000 f819 	bl	8001c84 <_init>
 8001c52:	4c0a      	ldr	r4, [pc, #40]	@ (8001c7c <__libc_init_array+0x40>)
 8001c54:	4d0a      	ldr	r5, [pc, #40]	@ (8001c80 <__libc_init_array+0x44>)
 8001c56:	1b64      	subs	r4, r4, r5
 8001c58:	10a4      	asrs	r4, r4, #2
 8001c5a:	42a6      	cmp	r6, r4
 8001c5c:	d105      	bne.n	8001c6a <__libc_init_array+0x2e>
 8001c5e:	bd70      	pop	{r4, r5, r6, pc}
 8001c60:	00b3      	lsls	r3, r6, #2
 8001c62:	58eb      	ldr	r3, [r5, r3]
 8001c64:	4798      	blx	r3
 8001c66:	3601      	adds	r6, #1
 8001c68:	e7ee      	b.n	8001c48 <__libc_init_array+0xc>
 8001c6a:	00b3      	lsls	r3, r6, #2
 8001c6c:	58eb      	ldr	r3, [r5, r3]
 8001c6e:	4798      	blx	r3
 8001c70:	3601      	adds	r6, #1
 8001c72:	e7f2      	b.n	8001c5a <__libc_init_array+0x1e>
 8001c74:	08001cb8 	.word	0x08001cb8
 8001c78:	08001cb8 	.word	0x08001cb8
 8001c7c:	08001cbc 	.word	0x08001cbc
 8001c80:	08001cb8 	.word	0x08001cb8

08001c84 <_init>:
 8001c84:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8001c86:	46c0      	nop			@ (mov r8, r8)
 8001c88:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8001c8a:	bc08      	pop	{r3}
 8001c8c:	469e      	mov	lr, r3
 8001c8e:	4770      	bx	lr

08001c90 <_fini>:
 8001c90:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8001c92:	46c0      	nop			@ (mov r8, r8)
 8001c94:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8001c96:	bc08      	pop	{r3}
 8001c98:	469e      	mov	lr, r3
 8001c9a:	4770      	bx	lr
