ARM GAS  /tmp/ccBfdNBe.s 			page 1


   1              		.cpu cortex-m3
   2              		.eabi_attribute 20, 1
   3              		.eabi_attribute 21, 1
   4              		.eabi_attribute 23, 3
   5              		.eabi_attribute 24, 1
   6              		.eabi_attribute 25, 1
   7              		.eabi_attribute 26, 1
   8              		.eabi_attribute 30, 6
   9              		.eabi_attribute 34, 1
  10              		.eabi_attribute 18, 4
  11              		.file	"stm32f10x_rcc.c"
  12              		.text
  13              	.Ltext0:
  14              		.cfi_sections	.debug_frame
  15              		.section	.data.APBAHBPrescTable,"aw"
  16              		.align	2
  19              	APBAHBPrescTable:
  20 0000 00000000 		.ascii	"\000\000\000\000\001\002\003\004\001\002\003\004\006"
  20      01020304 
  20      01020304 
  20      06
  21 000d 070809   		.ascii	"\007\010\011"
  22              		.section	.data.ADCPrescTable,"aw"
  23              		.align	2
  26              	ADCPrescTable:
  27 0000 02040608 		.ascii	"\002\004\006\010"
  28              		.section	.text.RCC_DeInit,"ax",%progbits
  29              		.align	1
  30              		.global	RCC_DeInit
  31              		.arch armv7-m
  32              		.syntax unified
  33              		.thumb
  34              		.thumb_func
  35              		.fpu softvfp
  37              	RCC_DeInit:
  38              	.LFB63:
  39              		.file 1 "Drivers/Src/stm32f10x_rcc.c"
   1:Drivers/Src/stm32f10x_rcc.c **** /**
   2:Drivers/Src/stm32f10x_rcc.c ****   ******************************************************************************
   3:Drivers/Src/stm32f10x_rcc.c ****   * @file    stm32f10x_rcc.c
   4:Drivers/Src/stm32f10x_rcc.c ****   * @author  MCD Application Team
   5:Drivers/Src/stm32f10x_rcc.c ****   * @version V3.5.0
   6:Drivers/Src/stm32f10x_rcc.c ****   * @date    11-March-2011
   7:Drivers/Src/stm32f10x_rcc.c ****   * @brief   This file provides all the RCC firmware functions.
   8:Drivers/Src/stm32f10x_rcc.c ****   ******************************************************************************
   9:Drivers/Src/stm32f10x_rcc.c ****   * @attention
  10:Drivers/Src/stm32f10x_rcc.c ****   *
  11:Drivers/Src/stm32f10x_rcc.c ****   * THE PRESENT FIRMWARE WHICH IS FOR GUIDANCE ONLY AIMS AT PROVIDING CUSTOMERS
  12:Drivers/Src/stm32f10x_rcc.c ****   * WITH CODING INFORMATION REGARDING THEIR PRODUCTS IN ORDER FOR THEM TO SAVE
  13:Drivers/Src/stm32f10x_rcc.c ****   * TIME. AS A RESULT, STMICROELECTRONICS SHALL NOT BE HELD LIABLE FOR ANY
  14:Drivers/Src/stm32f10x_rcc.c ****   * DIRECT, INDIRECT OR CONSEQUENTIAL DAMAGES WITH RESPECT TO ANY CLAIMS ARISING
  15:Drivers/Src/stm32f10x_rcc.c ****   * FROM THE CONTENT OF SUCH FIRMWARE AND/OR THE USE MADE BY CUSTOMERS OF THE
  16:Drivers/Src/stm32f10x_rcc.c ****   * CODING INFORMATION CONTAINED HEREIN IN CONNECTION WITH THEIR PRODUCTS.
  17:Drivers/Src/stm32f10x_rcc.c ****   *
  18:Drivers/Src/stm32f10x_rcc.c ****   * <h2><center>&copy; COPYRIGHT 2011 STMicroelectronics</center></h2>
  19:Drivers/Src/stm32f10x_rcc.c ****   ******************************************************************************
  20:Drivers/Src/stm32f10x_rcc.c ****   */
ARM GAS  /tmp/ccBfdNBe.s 			page 2


  21:Drivers/Src/stm32f10x_rcc.c **** 
  22:Drivers/Src/stm32f10x_rcc.c **** /* Includes ------------------------------------------------------------------*/
  23:Drivers/Src/stm32f10x_rcc.c **** #include "stm32f10x_rcc.h"
  24:Drivers/Src/stm32f10x_rcc.c **** 
  25:Drivers/Src/stm32f10x_rcc.c **** /** @addtogroup STM32F10x_StdPeriph_Driver
  26:Drivers/Src/stm32f10x_rcc.c ****   * @{
  27:Drivers/Src/stm32f10x_rcc.c ****   */
  28:Drivers/Src/stm32f10x_rcc.c **** 
  29:Drivers/Src/stm32f10x_rcc.c **** /** @defgroup RCC 
  30:Drivers/Src/stm32f10x_rcc.c ****   * @brief RCC driver modules
  31:Drivers/Src/stm32f10x_rcc.c ****   * @{
  32:Drivers/Src/stm32f10x_rcc.c ****   */ 
  33:Drivers/Src/stm32f10x_rcc.c **** 
  34:Drivers/Src/stm32f10x_rcc.c **** /** @defgroup RCC_Private_TypesDefinitions
  35:Drivers/Src/stm32f10x_rcc.c ****   * @{
  36:Drivers/Src/stm32f10x_rcc.c ****   */
  37:Drivers/Src/stm32f10x_rcc.c **** 
  38:Drivers/Src/stm32f10x_rcc.c **** /**
  39:Drivers/Src/stm32f10x_rcc.c ****   * @}
  40:Drivers/Src/stm32f10x_rcc.c ****   */
  41:Drivers/Src/stm32f10x_rcc.c **** 
  42:Drivers/Src/stm32f10x_rcc.c **** /** @defgroup RCC_Private_Defines
  43:Drivers/Src/stm32f10x_rcc.c ****   * @{
  44:Drivers/Src/stm32f10x_rcc.c ****   */
  45:Drivers/Src/stm32f10x_rcc.c **** 
  46:Drivers/Src/stm32f10x_rcc.c **** /* ------------ RCC registers bit address in the alias region ----------- */
  47:Drivers/Src/stm32f10x_rcc.c **** #define RCC_OFFSET                (RCC_BASE - PERIPH_BASE)
  48:Drivers/Src/stm32f10x_rcc.c **** 
  49:Drivers/Src/stm32f10x_rcc.c **** /* --- CR Register ---*/
  50:Drivers/Src/stm32f10x_rcc.c **** 
  51:Drivers/Src/stm32f10x_rcc.c **** /* Alias word address of HSION bit */
  52:Drivers/Src/stm32f10x_rcc.c **** #define CR_OFFSET                 (RCC_OFFSET + 0x00)
  53:Drivers/Src/stm32f10x_rcc.c **** #define HSION_BitNumber           0x00
  54:Drivers/Src/stm32f10x_rcc.c **** #define CR_HSION_BB               (PERIPH_BB_BASE + (CR_OFFSET * 32) + (HSION_BitNumber * 4))
  55:Drivers/Src/stm32f10x_rcc.c **** 
  56:Drivers/Src/stm32f10x_rcc.c **** /* Alias word address of PLLON bit */
  57:Drivers/Src/stm32f10x_rcc.c **** #define PLLON_BitNumber           0x18
  58:Drivers/Src/stm32f10x_rcc.c **** #define CR_PLLON_BB               (PERIPH_BB_BASE + (CR_OFFSET * 32) + (PLLON_BitNumber * 4))
  59:Drivers/Src/stm32f10x_rcc.c **** 
  60:Drivers/Src/stm32f10x_rcc.c **** #ifdef STM32F10X_CL
  61:Drivers/Src/stm32f10x_rcc.c ****  /* Alias word address of PLL2ON bit */
  62:Drivers/Src/stm32f10x_rcc.c ****  #define PLL2ON_BitNumber          0x1A
  63:Drivers/Src/stm32f10x_rcc.c ****  #define CR_PLL2ON_BB              (PERIPH_BB_BASE + (CR_OFFSET * 32) + (PLL2ON_BitNumber * 4))
  64:Drivers/Src/stm32f10x_rcc.c **** 
  65:Drivers/Src/stm32f10x_rcc.c ****  /* Alias word address of PLL3ON bit */
  66:Drivers/Src/stm32f10x_rcc.c ****  #define PLL3ON_BitNumber          0x1C
  67:Drivers/Src/stm32f10x_rcc.c ****  #define CR_PLL3ON_BB              (PERIPH_BB_BASE + (CR_OFFSET * 32) + (PLL3ON_BitNumber * 4))
  68:Drivers/Src/stm32f10x_rcc.c **** #endif /* STM32F10X_CL */ 
  69:Drivers/Src/stm32f10x_rcc.c **** 
  70:Drivers/Src/stm32f10x_rcc.c **** /* Alias word address of CSSON bit */
  71:Drivers/Src/stm32f10x_rcc.c **** #define CSSON_BitNumber           0x13
  72:Drivers/Src/stm32f10x_rcc.c **** #define CR_CSSON_BB               (PERIPH_BB_BASE + (CR_OFFSET * 32) + (CSSON_BitNumber * 4))
  73:Drivers/Src/stm32f10x_rcc.c **** 
  74:Drivers/Src/stm32f10x_rcc.c **** /* --- CFGR Register ---*/
  75:Drivers/Src/stm32f10x_rcc.c **** 
  76:Drivers/Src/stm32f10x_rcc.c **** /* Alias word address of USBPRE bit */
  77:Drivers/Src/stm32f10x_rcc.c **** #define CFGR_OFFSET               (RCC_OFFSET + 0x04)
ARM GAS  /tmp/ccBfdNBe.s 			page 3


  78:Drivers/Src/stm32f10x_rcc.c **** 
  79:Drivers/Src/stm32f10x_rcc.c **** #ifndef STM32F10X_CL
  80:Drivers/Src/stm32f10x_rcc.c ****  #define USBPRE_BitNumber          0x16
  81:Drivers/Src/stm32f10x_rcc.c ****  #define CFGR_USBPRE_BB            (PERIPH_BB_BASE + (CFGR_OFFSET * 32) + (USBPRE_BitNumber * 4))
  82:Drivers/Src/stm32f10x_rcc.c **** #else
  83:Drivers/Src/stm32f10x_rcc.c ****  #define OTGFSPRE_BitNumber        0x16
  84:Drivers/Src/stm32f10x_rcc.c ****  #define CFGR_OTGFSPRE_BB          (PERIPH_BB_BASE + (CFGR_OFFSET * 32) + (OTGFSPRE_BitNumber * 4))
  85:Drivers/Src/stm32f10x_rcc.c **** #endif /* STM32F10X_CL */ 
  86:Drivers/Src/stm32f10x_rcc.c **** 
  87:Drivers/Src/stm32f10x_rcc.c **** /* --- BDCR Register ---*/
  88:Drivers/Src/stm32f10x_rcc.c **** 
  89:Drivers/Src/stm32f10x_rcc.c **** /* Alias word address of RTCEN bit */
  90:Drivers/Src/stm32f10x_rcc.c **** #define BDCR_OFFSET               (RCC_OFFSET + 0x20)
  91:Drivers/Src/stm32f10x_rcc.c **** #define RTCEN_BitNumber           0x0F
  92:Drivers/Src/stm32f10x_rcc.c **** #define BDCR_RTCEN_BB             (PERIPH_BB_BASE + (BDCR_OFFSET * 32) + (RTCEN_BitNumber * 4))
  93:Drivers/Src/stm32f10x_rcc.c **** 
  94:Drivers/Src/stm32f10x_rcc.c **** /* Alias word address of BDRST bit */
  95:Drivers/Src/stm32f10x_rcc.c **** #define BDRST_BitNumber           0x10
  96:Drivers/Src/stm32f10x_rcc.c **** #define BDCR_BDRST_BB             (PERIPH_BB_BASE + (BDCR_OFFSET * 32) + (BDRST_BitNumber * 4))
  97:Drivers/Src/stm32f10x_rcc.c **** 
  98:Drivers/Src/stm32f10x_rcc.c **** /* --- CSR Register ---*/
  99:Drivers/Src/stm32f10x_rcc.c **** 
 100:Drivers/Src/stm32f10x_rcc.c **** /* Alias word address of LSION bit */
 101:Drivers/Src/stm32f10x_rcc.c **** #define CSR_OFFSET                (RCC_OFFSET + 0x24)
 102:Drivers/Src/stm32f10x_rcc.c **** #define LSION_BitNumber           0x00
 103:Drivers/Src/stm32f10x_rcc.c **** #define CSR_LSION_BB              (PERIPH_BB_BASE + (CSR_OFFSET * 32) + (LSION_BitNumber * 4))
 104:Drivers/Src/stm32f10x_rcc.c **** 
 105:Drivers/Src/stm32f10x_rcc.c **** #ifdef STM32F10X_CL
 106:Drivers/Src/stm32f10x_rcc.c **** /* --- CFGR2 Register ---*/
 107:Drivers/Src/stm32f10x_rcc.c **** 
 108:Drivers/Src/stm32f10x_rcc.c ****  /* Alias word address of I2S2SRC bit */
 109:Drivers/Src/stm32f10x_rcc.c ****  #define CFGR2_OFFSET              (RCC_OFFSET + 0x2C)
 110:Drivers/Src/stm32f10x_rcc.c ****  #define I2S2SRC_BitNumber         0x11
 111:Drivers/Src/stm32f10x_rcc.c ****  #define CFGR2_I2S2SRC_BB          (PERIPH_BB_BASE + (CFGR2_OFFSET * 32) + (I2S2SRC_BitNumber * 4))
 112:Drivers/Src/stm32f10x_rcc.c **** 
 113:Drivers/Src/stm32f10x_rcc.c ****  /* Alias word address of I2S3SRC bit */
 114:Drivers/Src/stm32f10x_rcc.c ****  #define I2S3SRC_BitNumber         0x12
 115:Drivers/Src/stm32f10x_rcc.c ****  #define CFGR2_I2S3SRC_BB          (PERIPH_BB_BASE + (CFGR2_OFFSET * 32) + (I2S3SRC_BitNumber * 4))
 116:Drivers/Src/stm32f10x_rcc.c **** #endif /* STM32F10X_CL */
 117:Drivers/Src/stm32f10x_rcc.c **** 
 118:Drivers/Src/stm32f10x_rcc.c **** /* ---------------------- RCC registers bit mask ------------------------ */
 119:Drivers/Src/stm32f10x_rcc.c **** 
 120:Drivers/Src/stm32f10x_rcc.c **** /* CR register bit mask */
 121:Drivers/Src/stm32f10x_rcc.c **** #define CR_HSEBYP_Reset           ((uint32_t)0xFFFBFFFF)
 122:Drivers/Src/stm32f10x_rcc.c **** #define CR_HSEBYP_Set             ((uint32_t)0x00040000)
 123:Drivers/Src/stm32f10x_rcc.c **** #define CR_HSEON_Reset            ((uint32_t)0xFFFEFFFF)
 124:Drivers/Src/stm32f10x_rcc.c **** #define CR_HSEON_Set              ((uint32_t)0x00010000)
 125:Drivers/Src/stm32f10x_rcc.c **** #define CR_HSITRIM_Mask           ((uint32_t)0xFFFFFF07)
 126:Drivers/Src/stm32f10x_rcc.c **** 
 127:Drivers/Src/stm32f10x_rcc.c **** /* CFGR register bit mask */
 128:Drivers/Src/stm32f10x_rcc.c **** #if defined (STM32F10X_LD_VL) || defined (STM32F10X_MD_VL) || defined (STM32F10X_HD_VL) || defined 
 129:Drivers/Src/stm32f10x_rcc.c ****  #define CFGR_PLL_Mask            ((uint32_t)0xFFC2FFFF)
 130:Drivers/Src/stm32f10x_rcc.c **** #else
 131:Drivers/Src/stm32f10x_rcc.c ****  #define CFGR_PLL_Mask            ((uint32_t)0xFFC0FFFF)
 132:Drivers/Src/stm32f10x_rcc.c **** #endif /* STM32F10X_CL */ 
 133:Drivers/Src/stm32f10x_rcc.c **** 
 134:Drivers/Src/stm32f10x_rcc.c **** #define CFGR_PLLMull_Mask         ((uint32_t)0x003C0000)
ARM GAS  /tmp/ccBfdNBe.s 			page 4


 135:Drivers/Src/stm32f10x_rcc.c **** #define CFGR_PLLSRC_Mask          ((uint32_t)0x00010000)
 136:Drivers/Src/stm32f10x_rcc.c **** #define CFGR_PLLXTPRE_Mask        ((uint32_t)0x00020000)
 137:Drivers/Src/stm32f10x_rcc.c **** #define CFGR_SWS_Mask             ((uint32_t)0x0000000C)
 138:Drivers/Src/stm32f10x_rcc.c **** #define CFGR_SW_Mask              ((uint32_t)0xFFFFFFFC)
 139:Drivers/Src/stm32f10x_rcc.c **** #define CFGR_HPRE_Reset_Mask      ((uint32_t)0xFFFFFF0F)
 140:Drivers/Src/stm32f10x_rcc.c **** #define CFGR_HPRE_Set_Mask        ((uint32_t)0x000000F0)
 141:Drivers/Src/stm32f10x_rcc.c **** #define CFGR_PPRE1_Reset_Mask     ((uint32_t)0xFFFFF8FF)
 142:Drivers/Src/stm32f10x_rcc.c **** #define CFGR_PPRE1_Set_Mask       ((uint32_t)0x00000700)
 143:Drivers/Src/stm32f10x_rcc.c **** #define CFGR_PPRE2_Reset_Mask     ((uint32_t)0xFFFFC7FF)
 144:Drivers/Src/stm32f10x_rcc.c **** #define CFGR_PPRE2_Set_Mask       ((uint32_t)0x00003800)
 145:Drivers/Src/stm32f10x_rcc.c **** #define CFGR_ADCPRE_Reset_Mask    ((uint32_t)0xFFFF3FFF)
 146:Drivers/Src/stm32f10x_rcc.c **** #define CFGR_ADCPRE_Set_Mask      ((uint32_t)0x0000C000)
 147:Drivers/Src/stm32f10x_rcc.c **** 
 148:Drivers/Src/stm32f10x_rcc.c **** /* CSR register bit mask */
 149:Drivers/Src/stm32f10x_rcc.c **** #define CSR_RMVF_Set              ((uint32_t)0x01000000)
 150:Drivers/Src/stm32f10x_rcc.c **** 
 151:Drivers/Src/stm32f10x_rcc.c **** #if defined (STM32F10X_LD_VL) || defined (STM32F10X_MD_VL) || defined (STM32F10X_HD_VL) || defined 
 152:Drivers/Src/stm32f10x_rcc.c **** /* CFGR2 register bit mask */
 153:Drivers/Src/stm32f10x_rcc.c ****  #define CFGR2_PREDIV1SRC         ((uint32_t)0x00010000)
 154:Drivers/Src/stm32f10x_rcc.c ****  #define CFGR2_PREDIV1            ((uint32_t)0x0000000F)
 155:Drivers/Src/stm32f10x_rcc.c **** #endif
 156:Drivers/Src/stm32f10x_rcc.c **** #ifdef STM32F10X_CL
 157:Drivers/Src/stm32f10x_rcc.c ****  #define CFGR2_PREDIV2            ((uint32_t)0x000000F0)
 158:Drivers/Src/stm32f10x_rcc.c ****  #define CFGR2_PLL2MUL            ((uint32_t)0x00000F00)
 159:Drivers/Src/stm32f10x_rcc.c ****  #define CFGR2_PLL3MUL            ((uint32_t)0x0000F000)
 160:Drivers/Src/stm32f10x_rcc.c **** #endif /* STM32F10X_CL */ 
 161:Drivers/Src/stm32f10x_rcc.c **** 
 162:Drivers/Src/stm32f10x_rcc.c **** /* RCC Flag Mask */
 163:Drivers/Src/stm32f10x_rcc.c **** #define FLAG_Mask                 ((uint8_t)0x1F)
 164:Drivers/Src/stm32f10x_rcc.c **** 
 165:Drivers/Src/stm32f10x_rcc.c **** /* CIR register byte 2 (Bits[15:8]) base address */
 166:Drivers/Src/stm32f10x_rcc.c **** #define CIR_BYTE2_ADDRESS         ((uint32_t)0x40021009)
 167:Drivers/Src/stm32f10x_rcc.c **** 
 168:Drivers/Src/stm32f10x_rcc.c **** /* CIR register byte 3 (Bits[23:16]) base address */
 169:Drivers/Src/stm32f10x_rcc.c **** #define CIR_BYTE3_ADDRESS         ((uint32_t)0x4002100A)
 170:Drivers/Src/stm32f10x_rcc.c **** 
 171:Drivers/Src/stm32f10x_rcc.c **** /* CFGR register byte 4 (Bits[31:24]) base address */
 172:Drivers/Src/stm32f10x_rcc.c **** #define CFGR_BYTE4_ADDRESS        ((uint32_t)0x40021007)
 173:Drivers/Src/stm32f10x_rcc.c **** 
 174:Drivers/Src/stm32f10x_rcc.c **** /* BDCR register base address */
 175:Drivers/Src/stm32f10x_rcc.c **** #define BDCR_ADDRESS              (PERIPH_BASE + BDCR_OFFSET)
 176:Drivers/Src/stm32f10x_rcc.c **** 
 177:Drivers/Src/stm32f10x_rcc.c **** /**
 178:Drivers/Src/stm32f10x_rcc.c ****   * @}
 179:Drivers/Src/stm32f10x_rcc.c ****   */ 
 180:Drivers/Src/stm32f10x_rcc.c **** 
 181:Drivers/Src/stm32f10x_rcc.c **** /** @defgroup RCC_Private_Macros
 182:Drivers/Src/stm32f10x_rcc.c ****   * @{
 183:Drivers/Src/stm32f10x_rcc.c ****   */ 
 184:Drivers/Src/stm32f10x_rcc.c **** 
 185:Drivers/Src/stm32f10x_rcc.c **** /**
 186:Drivers/Src/stm32f10x_rcc.c ****   * @}
 187:Drivers/Src/stm32f10x_rcc.c ****   */ 
 188:Drivers/Src/stm32f10x_rcc.c **** 
 189:Drivers/Src/stm32f10x_rcc.c **** /** @defgroup RCC_Private_Variables
 190:Drivers/Src/stm32f10x_rcc.c ****   * @{
 191:Drivers/Src/stm32f10x_rcc.c ****   */ 
ARM GAS  /tmp/ccBfdNBe.s 			page 5


 192:Drivers/Src/stm32f10x_rcc.c **** 
 193:Drivers/Src/stm32f10x_rcc.c **** static __I uint8_t APBAHBPrescTable[16] = {0, 0, 0, 0, 1, 2, 3, 4, 1, 2, 3, 4, 6, 7, 8, 9};
 194:Drivers/Src/stm32f10x_rcc.c **** static __I uint8_t ADCPrescTable[4] = {2, 4, 6, 8};
 195:Drivers/Src/stm32f10x_rcc.c **** 
 196:Drivers/Src/stm32f10x_rcc.c **** /**
 197:Drivers/Src/stm32f10x_rcc.c ****   * @}
 198:Drivers/Src/stm32f10x_rcc.c ****   */
 199:Drivers/Src/stm32f10x_rcc.c **** 
 200:Drivers/Src/stm32f10x_rcc.c **** /** @defgroup RCC_Private_FunctionPrototypes
 201:Drivers/Src/stm32f10x_rcc.c ****   * @{
 202:Drivers/Src/stm32f10x_rcc.c ****   */
 203:Drivers/Src/stm32f10x_rcc.c **** 
 204:Drivers/Src/stm32f10x_rcc.c **** /**
 205:Drivers/Src/stm32f10x_rcc.c ****   * @}
 206:Drivers/Src/stm32f10x_rcc.c ****   */
 207:Drivers/Src/stm32f10x_rcc.c **** 
 208:Drivers/Src/stm32f10x_rcc.c **** /** @defgroup RCC_Private_Functions
 209:Drivers/Src/stm32f10x_rcc.c ****   * @{
 210:Drivers/Src/stm32f10x_rcc.c ****   */
 211:Drivers/Src/stm32f10x_rcc.c **** 
 212:Drivers/Src/stm32f10x_rcc.c **** /**
 213:Drivers/Src/stm32f10x_rcc.c ****   * @brief  Resets the RCC clock configuration to the default reset state.
 214:Drivers/Src/stm32f10x_rcc.c ****   * @param  None
 215:Drivers/Src/stm32f10x_rcc.c ****   * @retval None
 216:Drivers/Src/stm32f10x_rcc.c ****   */
 217:Drivers/Src/stm32f10x_rcc.c **** void RCC_DeInit(void)
 218:Drivers/Src/stm32f10x_rcc.c **** {
  40              		.loc 1 218 1
  41              		.cfi_startproc
  42              		@ args = 0, pretend = 0, frame = 0
  43              		@ frame_needed = 1, uses_anonymous_args = 0
  44              		@ link register save eliminated.
  45 0000 80B4     		push	{r7}
  46              	.LCFI0:
  47              		.cfi_def_cfa_offset 4
  48              		.cfi_offset 7, -4
  49 0002 00AF     		add	r7, sp, #0
  50              	.LCFI1:
  51              		.cfi_def_cfa_register 7
 219:Drivers/Src/stm32f10x_rcc.c ****   /* Set HSION bit */
 220:Drivers/Src/stm32f10x_rcc.c ****   RCC->CR |= (uint32_t)0x00000001;
  52              		.loc 1 220 11
  53 0004 134B     		ldr	r3, .L2
  54 0006 1B68     		ldr	r3, [r3]
  55 0008 124A     		ldr	r2, .L2
  56 000a 43F00103 		orr	r3, r3, #1
  57 000e 1360     		str	r3, [r2]
 221:Drivers/Src/stm32f10x_rcc.c **** 
 222:Drivers/Src/stm32f10x_rcc.c ****   /* Reset SW, HPRE, PPRE1, PPRE2, ADCPRE and MCO bits */
 223:Drivers/Src/stm32f10x_rcc.c **** #ifndef STM32F10X_CL
 224:Drivers/Src/stm32f10x_rcc.c ****   RCC->CFGR &= (uint32_t)0xF8FF0000;
  58              		.loc 1 224 13
  59 0010 104B     		ldr	r3, .L2
  60 0012 5A68     		ldr	r2, [r3, #4]
  61 0014 0F49     		ldr	r1, .L2
  62 0016 104B     		ldr	r3, .L2+4
  63 0018 1340     		ands	r3, r3, r2
ARM GAS  /tmp/ccBfdNBe.s 			page 6


  64 001a 4B60     		str	r3, [r1, #4]
 225:Drivers/Src/stm32f10x_rcc.c **** #else
 226:Drivers/Src/stm32f10x_rcc.c ****   RCC->CFGR &= (uint32_t)0xF0FF0000;
 227:Drivers/Src/stm32f10x_rcc.c **** #endif /* STM32F10X_CL */   
 228:Drivers/Src/stm32f10x_rcc.c ****   
 229:Drivers/Src/stm32f10x_rcc.c ****   /* Reset HSEON, CSSON and PLLON bits */
 230:Drivers/Src/stm32f10x_rcc.c ****   RCC->CR &= (uint32_t)0xFEF6FFFF;
  65              		.loc 1 230 11
  66 001c 0D4B     		ldr	r3, .L2
  67 001e 1B68     		ldr	r3, [r3]
  68 0020 0C4A     		ldr	r2, .L2
  69 0022 23F08473 		bic	r3, r3, #17301504
  70 0026 23F48033 		bic	r3, r3, #65536
  71 002a 1360     		str	r3, [r2]
 231:Drivers/Src/stm32f10x_rcc.c **** 
 232:Drivers/Src/stm32f10x_rcc.c ****   /* Reset HSEBYP bit */
 233:Drivers/Src/stm32f10x_rcc.c ****   RCC->CR &= (uint32_t)0xFFFBFFFF;
  72              		.loc 1 233 11
  73 002c 094B     		ldr	r3, .L2
  74 002e 1B68     		ldr	r3, [r3]
  75 0030 084A     		ldr	r2, .L2
  76 0032 23F48023 		bic	r3, r3, #262144
  77 0036 1360     		str	r3, [r2]
 234:Drivers/Src/stm32f10x_rcc.c **** 
 235:Drivers/Src/stm32f10x_rcc.c ****   /* Reset PLLSRC, PLLXTPRE, PLLMUL and USBPRE/OTGFSPRE bits */
 236:Drivers/Src/stm32f10x_rcc.c ****   RCC->CFGR &= (uint32_t)0xFF80FFFF;
  78              		.loc 1 236 13
  79 0038 064B     		ldr	r3, .L2
  80 003a 5B68     		ldr	r3, [r3, #4]
  81 003c 054A     		ldr	r2, .L2
  82 003e 23F4FE03 		bic	r3, r3, #8323072
  83 0042 5360     		str	r3, [r2, #4]
 237:Drivers/Src/stm32f10x_rcc.c **** 
 238:Drivers/Src/stm32f10x_rcc.c **** #ifdef STM32F10X_CL
 239:Drivers/Src/stm32f10x_rcc.c ****   /* Reset PLL2ON and PLL3ON bits */
 240:Drivers/Src/stm32f10x_rcc.c ****   RCC->CR &= (uint32_t)0xEBFFFFFF;
 241:Drivers/Src/stm32f10x_rcc.c **** 
 242:Drivers/Src/stm32f10x_rcc.c ****   /* Disable all interrupts and clear pending bits  */
 243:Drivers/Src/stm32f10x_rcc.c ****   RCC->CIR = 0x00FF0000;
 244:Drivers/Src/stm32f10x_rcc.c **** 
 245:Drivers/Src/stm32f10x_rcc.c ****   /* Reset CFGR2 register */
 246:Drivers/Src/stm32f10x_rcc.c ****   RCC->CFGR2 = 0x00000000;
 247:Drivers/Src/stm32f10x_rcc.c **** #elif defined (STM32F10X_LD_VL) || defined (STM32F10X_MD_VL) || defined (STM32F10X_HD_VL)
 248:Drivers/Src/stm32f10x_rcc.c ****   /* Disable all interrupts and clear pending bits  */
 249:Drivers/Src/stm32f10x_rcc.c ****   RCC->CIR = 0x009F0000;
 250:Drivers/Src/stm32f10x_rcc.c **** 
 251:Drivers/Src/stm32f10x_rcc.c ****   /* Reset CFGR2 register */
 252:Drivers/Src/stm32f10x_rcc.c ****   RCC->CFGR2 = 0x00000000;      
 253:Drivers/Src/stm32f10x_rcc.c **** #else
 254:Drivers/Src/stm32f10x_rcc.c ****   /* Disable all interrupts and clear pending bits  */
 255:Drivers/Src/stm32f10x_rcc.c ****   RCC->CIR = 0x009F0000;
  84              		.loc 1 255 6
  85 0044 034B     		ldr	r3, .L2
  86              		.loc 1 255 12
  87 0046 4FF41F02 		mov	r2, #10420224
  88 004a 9A60     		str	r2, [r3, #8]
 256:Drivers/Src/stm32f10x_rcc.c **** #endif /* STM32F10X_CL */
ARM GAS  /tmp/ccBfdNBe.s 			page 7


 257:Drivers/Src/stm32f10x_rcc.c **** 
 258:Drivers/Src/stm32f10x_rcc.c **** }
  89              		.loc 1 258 1
  90 004c 00BF     		nop
  91 004e BD46     		mov	sp, r7
  92              	.LCFI2:
  93              		.cfi_def_cfa_register 13
  94              		@ sp needed
  95 0050 80BC     		pop	{r7}
  96              	.LCFI3:
  97              		.cfi_restore 7
  98              		.cfi_def_cfa_offset 0
  99 0052 7047     		bx	lr
 100              	.L3:
 101              		.align	2
 102              	.L2:
 103 0054 00100240 		.word	1073876992
 104 0058 0000FFF8 		.word	-117506048
 105              		.cfi_endproc
 106              	.LFE63:
 108              		.section	.text.RCC_HSEConfig,"ax",%progbits
 109              		.align	1
 110              		.global	RCC_HSEConfig
 111              		.syntax unified
 112              		.thumb
 113              		.thumb_func
 114              		.fpu softvfp
 116              	RCC_HSEConfig:
 117              	.LFB64:
 259:Drivers/Src/stm32f10x_rcc.c **** 
 260:Drivers/Src/stm32f10x_rcc.c **** /**
 261:Drivers/Src/stm32f10x_rcc.c ****   * @brief  Configures the External High Speed oscillator (HSE).
 262:Drivers/Src/stm32f10x_rcc.c ****   * @note   HSE can not be stopped if it is used directly or through the PLL as system clock.
 263:Drivers/Src/stm32f10x_rcc.c ****   * @param  RCC_HSE: specifies the new state of the HSE.
 264:Drivers/Src/stm32f10x_rcc.c ****   *   This parameter can be one of the following values:
 265:Drivers/Src/stm32f10x_rcc.c ****   *     @arg RCC_HSE_OFF: HSE oscillator OFF
 266:Drivers/Src/stm32f10x_rcc.c ****   *     @arg RCC_HSE_ON: HSE oscillator ON
 267:Drivers/Src/stm32f10x_rcc.c ****   *     @arg RCC_HSE_Bypass: HSE oscillator bypassed with external clock
 268:Drivers/Src/stm32f10x_rcc.c ****   * @retval None
 269:Drivers/Src/stm32f10x_rcc.c ****   */
 270:Drivers/Src/stm32f10x_rcc.c **** void RCC_HSEConfig(uint32_t RCC_HSE)
 271:Drivers/Src/stm32f10x_rcc.c **** {
 118              		.loc 1 271 1
 119              		.cfi_startproc
 120              		@ args = 0, pretend = 0, frame = 8
 121              		@ frame_needed = 1, uses_anonymous_args = 0
 122              		@ link register save eliminated.
 123 0000 80B4     		push	{r7}
 124              	.LCFI4:
 125              		.cfi_def_cfa_offset 4
 126              		.cfi_offset 7, -4
 127 0002 83B0     		sub	sp, sp, #12
 128              	.LCFI5:
 129              		.cfi_def_cfa_offset 16
 130 0004 00AF     		add	r7, sp, #0
 131              	.LCFI6:
 132              		.cfi_def_cfa_register 7
ARM GAS  /tmp/ccBfdNBe.s 			page 8


 133 0006 7860     		str	r0, [r7, #4]
 272:Drivers/Src/stm32f10x_rcc.c ****   /* Check the parameters */
 273:Drivers/Src/stm32f10x_rcc.c ****   assert_param(IS_RCC_HSE(RCC_HSE));
 274:Drivers/Src/stm32f10x_rcc.c ****   /* Reset HSEON and HSEBYP bits before configuring the HSE ------------------*/
 275:Drivers/Src/stm32f10x_rcc.c ****   /* Reset HSEON bit */
 276:Drivers/Src/stm32f10x_rcc.c ****   RCC->CR &= CR_HSEON_Reset;
 134              		.loc 1 276 11
 135 0008 134B     		ldr	r3, .L9
 136 000a 1B68     		ldr	r3, [r3]
 137 000c 124A     		ldr	r2, .L9
 138 000e 23F48033 		bic	r3, r3, #65536
 139 0012 1360     		str	r3, [r2]
 277:Drivers/Src/stm32f10x_rcc.c ****   /* Reset HSEBYP bit */
 278:Drivers/Src/stm32f10x_rcc.c ****   RCC->CR &= CR_HSEBYP_Reset;
 140              		.loc 1 278 11
 141 0014 104B     		ldr	r3, .L9
 142 0016 1B68     		ldr	r3, [r3]
 143 0018 0F4A     		ldr	r2, .L9
 144 001a 23F48023 		bic	r3, r3, #262144
 145 001e 1360     		str	r3, [r2]
 279:Drivers/Src/stm32f10x_rcc.c ****   /* Configure HSE (RCC_HSE_OFF is already covered by the code section above) */
 280:Drivers/Src/stm32f10x_rcc.c ****   switch(RCC_HSE)
 146              		.loc 1 280 3
 147 0020 7B68     		ldr	r3, [r7, #4]
 148 0022 B3F5803F 		cmp	r3, #65536
 149 0026 04D0     		beq	.L5
 150 0028 7B68     		ldr	r3, [r7, #4]
 151 002a B3F5802F 		cmp	r3, #262144
 152 002e 07D0     		beq	.L6
 281:Drivers/Src/stm32f10x_rcc.c ****   {
 282:Drivers/Src/stm32f10x_rcc.c ****     case RCC_HSE_ON:
 283:Drivers/Src/stm32f10x_rcc.c ****       /* Set HSEON bit */
 284:Drivers/Src/stm32f10x_rcc.c ****       RCC->CR |= CR_HSEON_Set;
 285:Drivers/Src/stm32f10x_rcc.c ****       break;
 286:Drivers/Src/stm32f10x_rcc.c ****       
 287:Drivers/Src/stm32f10x_rcc.c ****     case RCC_HSE_Bypass:
 288:Drivers/Src/stm32f10x_rcc.c ****       /* Set HSEBYP and HSEON bits */
 289:Drivers/Src/stm32f10x_rcc.c ****       RCC->CR |= CR_HSEBYP_Set | CR_HSEON_Set;
 290:Drivers/Src/stm32f10x_rcc.c ****       break;
 291:Drivers/Src/stm32f10x_rcc.c ****       
 292:Drivers/Src/stm32f10x_rcc.c ****     default:
 293:Drivers/Src/stm32f10x_rcc.c ****       break;
 153              		.loc 1 293 7
 154 0030 0DE0     		b	.L8
 155              	.L5:
 284:Drivers/Src/stm32f10x_rcc.c ****       break;
 156              		.loc 1 284 15
 157 0032 094B     		ldr	r3, .L9
 158 0034 1B68     		ldr	r3, [r3]
 159 0036 084A     		ldr	r2, .L9
 160 0038 43F48033 		orr	r3, r3, #65536
 161 003c 1360     		str	r3, [r2]
 285:Drivers/Src/stm32f10x_rcc.c ****       
 162              		.loc 1 285 7
 163 003e 06E0     		b	.L8
 164              	.L6:
 289:Drivers/Src/stm32f10x_rcc.c ****       break;
ARM GAS  /tmp/ccBfdNBe.s 			page 9


 165              		.loc 1 289 15
 166 0040 054B     		ldr	r3, .L9
 167 0042 1B68     		ldr	r3, [r3]
 168 0044 044A     		ldr	r2, .L9
 169 0046 43F4A023 		orr	r3, r3, #327680
 170 004a 1360     		str	r3, [r2]
 290:Drivers/Src/stm32f10x_rcc.c ****       
 171              		.loc 1 290 7
 172 004c 00BF     		nop
 173              	.L8:
 294:Drivers/Src/stm32f10x_rcc.c ****   }
 295:Drivers/Src/stm32f10x_rcc.c **** }
 174              		.loc 1 295 1
 175 004e 00BF     		nop
 176 0050 0C37     		adds	r7, r7, #12
 177              	.LCFI7:
 178              		.cfi_def_cfa_offset 4
 179 0052 BD46     		mov	sp, r7
 180              	.LCFI8:
 181              		.cfi_def_cfa_register 13
 182              		@ sp needed
 183 0054 80BC     		pop	{r7}
 184              	.LCFI9:
 185              		.cfi_restore 7
 186              		.cfi_def_cfa_offset 0
 187 0056 7047     		bx	lr
 188              	.L10:
 189              		.align	2
 190              	.L9:
 191 0058 00100240 		.word	1073876992
 192              		.cfi_endproc
 193              	.LFE64:
 195              		.section	.text.RCC_WaitForHSEStartUp,"ax",%progbits
 196              		.align	1
 197              		.global	RCC_WaitForHSEStartUp
 198              		.syntax unified
 199              		.thumb
 200              		.thumb_func
 201              		.fpu softvfp
 203              	RCC_WaitForHSEStartUp:
 204              	.LFB65:
 296:Drivers/Src/stm32f10x_rcc.c **** 
 297:Drivers/Src/stm32f10x_rcc.c **** /**
 298:Drivers/Src/stm32f10x_rcc.c ****   * @brief  Waits for HSE start-up.
 299:Drivers/Src/stm32f10x_rcc.c ****   * @param  None
 300:Drivers/Src/stm32f10x_rcc.c ****   * @retval An ErrorStatus enumuration value:
 301:Drivers/Src/stm32f10x_rcc.c ****   * - SUCCESS: HSE oscillator is stable and ready to use
 302:Drivers/Src/stm32f10x_rcc.c ****   * - ERROR: HSE oscillator not yet ready
 303:Drivers/Src/stm32f10x_rcc.c ****   */
 304:Drivers/Src/stm32f10x_rcc.c **** ErrorStatus RCC_WaitForHSEStartUp(void)
 305:Drivers/Src/stm32f10x_rcc.c **** {
 205              		.loc 1 305 1
 206              		.cfi_startproc
 207              		@ args = 0, pretend = 0, frame = 8
 208              		@ frame_needed = 1, uses_anonymous_args = 0
 209 0000 80B5     		push	{r7, lr}
 210              	.LCFI10:
ARM GAS  /tmp/ccBfdNBe.s 			page 10


 211              		.cfi_def_cfa_offset 8
 212              		.cfi_offset 7, -8
 213              		.cfi_offset 14, -4
 214 0002 82B0     		sub	sp, sp, #8
 215              	.LCFI11:
 216              		.cfi_def_cfa_offset 16
 217 0004 00AF     		add	r7, sp, #0
 218              	.LCFI12:
 219              		.cfi_def_cfa_register 7
 306:Drivers/Src/stm32f10x_rcc.c ****   __IO uint32_t StartUpCounter = 0;
 220              		.loc 1 306 17
 221 0006 0023     		movs	r3, #0
 222 0008 3B60     		str	r3, [r7]
 307:Drivers/Src/stm32f10x_rcc.c ****   ErrorStatus status = ERROR;
 223              		.loc 1 307 15
 224 000a 0023     		movs	r3, #0
 225 000c FB71     		strb	r3, [r7, #7]
 308:Drivers/Src/stm32f10x_rcc.c ****   FlagStatus HSEStatus = RESET;
 226              		.loc 1 308 14
 227 000e 0023     		movs	r3, #0
 228 0010 BB71     		strb	r3, [r7, #6]
 229              	.L13:
 309:Drivers/Src/stm32f10x_rcc.c ****   
 310:Drivers/Src/stm32f10x_rcc.c ****   /* Wait till HSE is ready and if Time out is reached exit */
 311:Drivers/Src/stm32f10x_rcc.c ****   do
 312:Drivers/Src/stm32f10x_rcc.c ****   {
 313:Drivers/Src/stm32f10x_rcc.c ****     HSEStatus = RCC_GetFlagStatus(RCC_FLAG_HSERDY);
 230              		.loc 1 313 17 discriminator 2
 231 0012 3120     		movs	r0, #49
 232 0014 FFF7FEFF 		bl	RCC_GetFlagStatus
 233 0018 0346     		mov	r3, r0
 234 001a BB71     		strb	r3, [r7, #6]
 314:Drivers/Src/stm32f10x_rcc.c ****     StartUpCounter++;  
 235              		.loc 1 314 19 discriminator 2
 236 001c 3B68     		ldr	r3, [r7]
 237 001e 0133     		adds	r3, r3, #1
 238 0020 3B60     		str	r3, [r7]
 315:Drivers/Src/stm32f10x_rcc.c ****   } while((StartUpCounter != HSE_STARTUP_TIMEOUT) && (HSEStatus == RESET));
 239              		.loc 1 315 27 discriminator 2
 240 0022 3B68     		ldr	r3, [r7]
 241              		.loc 1 315 3 discriminator 2
 242 0024 B3F5A06F 		cmp	r3, #1280
 243 0028 02D0     		beq	.L12
 244              		.loc 1 315 51 discriminator 1
 245 002a BB79     		ldrb	r3, [r7, #6]	@ zero_extendqisi2
 246 002c 002B     		cmp	r3, #0
 247 002e F0D0     		beq	.L13
 248              	.L12:
 316:Drivers/Src/stm32f10x_rcc.c ****   
 317:Drivers/Src/stm32f10x_rcc.c ****   if (RCC_GetFlagStatus(RCC_FLAG_HSERDY) != RESET)
 249              		.loc 1 317 7
 250 0030 3120     		movs	r0, #49
 251 0032 FFF7FEFF 		bl	RCC_GetFlagStatus
 252 0036 0346     		mov	r3, r0
 253              		.loc 1 317 6
 254 0038 002B     		cmp	r3, #0
 255 003a 02D0     		beq	.L14
ARM GAS  /tmp/ccBfdNBe.s 			page 11


 318:Drivers/Src/stm32f10x_rcc.c ****   {
 319:Drivers/Src/stm32f10x_rcc.c ****     status = SUCCESS;
 256              		.loc 1 319 12
 257 003c 0123     		movs	r3, #1
 258 003e FB71     		strb	r3, [r7, #7]
 259 0040 01E0     		b	.L15
 260              	.L14:
 320:Drivers/Src/stm32f10x_rcc.c ****   }
 321:Drivers/Src/stm32f10x_rcc.c ****   else
 322:Drivers/Src/stm32f10x_rcc.c ****   {
 323:Drivers/Src/stm32f10x_rcc.c ****     status = ERROR;
 261              		.loc 1 323 12
 262 0042 0023     		movs	r3, #0
 263 0044 FB71     		strb	r3, [r7, #7]
 264              	.L15:
 324:Drivers/Src/stm32f10x_rcc.c ****   }  
 325:Drivers/Src/stm32f10x_rcc.c ****   return (status);
 265              		.loc 1 325 10
 266 0046 FB79     		ldrb	r3, [r7, #7]	@ zero_extendqisi2
 326:Drivers/Src/stm32f10x_rcc.c **** }
 267              		.loc 1 326 1
 268 0048 1846     		mov	r0, r3
 269 004a 0837     		adds	r7, r7, #8
 270              	.LCFI13:
 271              		.cfi_def_cfa_offset 8
 272 004c BD46     		mov	sp, r7
 273              	.LCFI14:
 274              		.cfi_def_cfa_register 13
 275              		@ sp needed
 276 004e 80BD     		pop	{r7, pc}
 277              		.cfi_endproc
 278              	.LFE65:
 280              		.section	.text.RCC_AdjustHSICalibrationValue,"ax",%progbits
 281              		.align	1
 282              		.global	RCC_AdjustHSICalibrationValue
 283              		.syntax unified
 284              		.thumb
 285              		.thumb_func
 286              		.fpu softvfp
 288              	RCC_AdjustHSICalibrationValue:
 289              	.LFB66:
 327:Drivers/Src/stm32f10x_rcc.c **** 
 328:Drivers/Src/stm32f10x_rcc.c **** /**
 329:Drivers/Src/stm32f10x_rcc.c ****   * @brief  Adjusts the Internal High Speed oscillator (HSI) calibration value.
 330:Drivers/Src/stm32f10x_rcc.c ****   * @param  HSICalibrationValue: specifies the calibration trimming value.
 331:Drivers/Src/stm32f10x_rcc.c ****   *   This parameter must be a number between 0 and 0x1F.
 332:Drivers/Src/stm32f10x_rcc.c ****   * @retval None
 333:Drivers/Src/stm32f10x_rcc.c ****   */
 334:Drivers/Src/stm32f10x_rcc.c **** void RCC_AdjustHSICalibrationValue(uint8_t HSICalibrationValue)
 335:Drivers/Src/stm32f10x_rcc.c **** {
 290              		.loc 1 335 1
 291              		.cfi_startproc
 292              		@ args = 0, pretend = 0, frame = 16
 293              		@ frame_needed = 1, uses_anonymous_args = 0
 294              		@ link register save eliminated.
 295 0000 80B4     		push	{r7}
 296              	.LCFI15:
ARM GAS  /tmp/ccBfdNBe.s 			page 12


 297              		.cfi_def_cfa_offset 4
 298              		.cfi_offset 7, -4
 299 0002 85B0     		sub	sp, sp, #20
 300              	.LCFI16:
 301              		.cfi_def_cfa_offset 24
 302 0004 00AF     		add	r7, sp, #0
 303              	.LCFI17:
 304              		.cfi_def_cfa_register 7
 305 0006 0346     		mov	r3, r0
 306 0008 FB71     		strb	r3, [r7, #7]
 336:Drivers/Src/stm32f10x_rcc.c ****   uint32_t tmpreg = 0;
 307              		.loc 1 336 12
 308 000a 0023     		movs	r3, #0
 309 000c FB60     		str	r3, [r7, #12]
 337:Drivers/Src/stm32f10x_rcc.c ****   /* Check the parameters */
 338:Drivers/Src/stm32f10x_rcc.c ****   assert_param(IS_RCC_CALIBRATION_VALUE(HSICalibrationValue));
 339:Drivers/Src/stm32f10x_rcc.c ****   tmpreg = RCC->CR;
 310              		.loc 1 339 15
 311 000e 0A4B     		ldr	r3, .L18
 312              		.loc 1 339 10
 313 0010 1B68     		ldr	r3, [r3]
 314 0012 FB60     		str	r3, [r7, #12]
 340:Drivers/Src/stm32f10x_rcc.c ****   /* Clear HSITRIM[4:0] bits */
 341:Drivers/Src/stm32f10x_rcc.c ****   tmpreg &= CR_HSITRIM_Mask;
 315              		.loc 1 341 10
 316 0014 FB68     		ldr	r3, [r7, #12]
 317 0016 23F0F803 		bic	r3, r3, #248
 318 001a FB60     		str	r3, [r7, #12]
 342:Drivers/Src/stm32f10x_rcc.c ****   /* Set the HSITRIM[4:0] bits according to HSICalibrationValue value */
 343:Drivers/Src/stm32f10x_rcc.c ****   tmpreg |= (uint32_t)HSICalibrationValue << 3;
 319              		.loc 1 343 13
 320 001c FB79     		ldrb	r3, [r7, #7]	@ zero_extendqisi2
 321              		.loc 1 343 43
 322 001e DB00     		lsls	r3, r3, #3
 323              		.loc 1 343 10
 324 0020 FA68     		ldr	r2, [r7, #12]
 325 0022 1343     		orrs	r3, r3, r2
 326 0024 FB60     		str	r3, [r7, #12]
 344:Drivers/Src/stm32f10x_rcc.c ****   /* Store the new value */
 345:Drivers/Src/stm32f10x_rcc.c ****   RCC->CR = tmpreg;
 327              		.loc 1 345 6
 328 0026 044A     		ldr	r2, .L18
 329              		.loc 1 345 11
 330 0028 FB68     		ldr	r3, [r7, #12]
 331 002a 1360     		str	r3, [r2]
 346:Drivers/Src/stm32f10x_rcc.c **** }
 332              		.loc 1 346 1
 333 002c 00BF     		nop
 334 002e 1437     		adds	r7, r7, #20
 335              	.LCFI18:
 336              		.cfi_def_cfa_offset 4
 337 0030 BD46     		mov	sp, r7
 338              	.LCFI19:
 339              		.cfi_def_cfa_register 13
 340              		@ sp needed
 341 0032 80BC     		pop	{r7}
 342              	.LCFI20:
ARM GAS  /tmp/ccBfdNBe.s 			page 13


 343              		.cfi_restore 7
 344              		.cfi_def_cfa_offset 0
 345 0034 7047     		bx	lr
 346              	.L19:
 347 0036 00BF     		.align	2
 348              	.L18:
 349 0038 00100240 		.word	1073876992
 350              		.cfi_endproc
 351              	.LFE66:
 353              		.section	.text.RCC_HSICmd,"ax",%progbits
 354              		.align	1
 355              		.global	RCC_HSICmd
 356              		.syntax unified
 357              		.thumb
 358              		.thumb_func
 359              		.fpu softvfp
 361              	RCC_HSICmd:
 362              	.LFB67:
 347:Drivers/Src/stm32f10x_rcc.c **** 
 348:Drivers/Src/stm32f10x_rcc.c **** /**
 349:Drivers/Src/stm32f10x_rcc.c ****   * @brief  Enables or disables the Internal High Speed oscillator (HSI).
 350:Drivers/Src/stm32f10x_rcc.c ****   * @note   HSI can not be stopped if it is used directly or through the PLL as system clock.
 351:Drivers/Src/stm32f10x_rcc.c ****   * @param  NewState: new state of the HSI. This parameter can be: ENABLE or DISABLE.
 352:Drivers/Src/stm32f10x_rcc.c ****   * @retval None
 353:Drivers/Src/stm32f10x_rcc.c ****   */
 354:Drivers/Src/stm32f10x_rcc.c **** void RCC_HSICmd(FunctionalState NewState)
 355:Drivers/Src/stm32f10x_rcc.c **** {
 363              		.loc 1 355 1
 364              		.cfi_startproc
 365              		@ args = 0, pretend = 0, frame = 8
 366              		@ frame_needed = 1, uses_anonymous_args = 0
 367              		@ link register save eliminated.
 368 0000 80B4     		push	{r7}
 369              	.LCFI21:
 370              		.cfi_def_cfa_offset 4
 371              		.cfi_offset 7, -4
 372 0002 83B0     		sub	sp, sp, #12
 373              	.LCFI22:
 374              		.cfi_def_cfa_offset 16
 375 0004 00AF     		add	r7, sp, #0
 376              	.LCFI23:
 377              		.cfi_def_cfa_register 7
 378 0006 0346     		mov	r3, r0
 379 0008 FB71     		strb	r3, [r7, #7]
 356:Drivers/Src/stm32f10x_rcc.c ****   /* Check the parameters */
 357:Drivers/Src/stm32f10x_rcc.c ****   assert_param(IS_FUNCTIONAL_STATE(NewState));
 358:Drivers/Src/stm32f10x_rcc.c ****   *(__IO uint32_t *) CR_HSION_BB = (uint32_t)NewState;
 380              		.loc 1 358 3
 381 000a 044A     		ldr	r2, .L21
 382              		.loc 1 358 36
 383 000c FB79     		ldrb	r3, [r7, #7]	@ zero_extendqisi2
 384              		.loc 1 358 34
 385 000e 1360     		str	r3, [r2]
 359:Drivers/Src/stm32f10x_rcc.c **** }
 386              		.loc 1 359 1
 387 0010 00BF     		nop
 388 0012 0C37     		adds	r7, r7, #12
ARM GAS  /tmp/ccBfdNBe.s 			page 14


 389              	.LCFI24:
 390              		.cfi_def_cfa_offset 4
 391 0014 BD46     		mov	sp, r7
 392              	.LCFI25:
 393              		.cfi_def_cfa_register 13
 394              		@ sp needed
 395 0016 80BC     		pop	{r7}
 396              	.LCFI26:
 397              		.cfi_restore 7
 398              		.cfi_def_cfa_offset 0
 399 0018 7047     		bx	lr
 400              	.L22:
 401 001a 00BF     		.align	2
 402              	.L21:
 403 001c 00004242 		.word	1111621632
 404              		.cfi_endproc
 405              	.LFE67:
 407              		.section	.text.RCC_PLLConfig,"ax",%progbits
 408              		.align	1
 409              		.global	RCC_PLLConfig
 410              		.syntax unified
 411              		.thumb
 412              		.thumb_func
 413              		.fpu softvfp
 415              	RCC_PLLConfig:
 416              	.LFB68:
 360:Drivers/Src/stm32f10x_rcc.c **** 
 361:Drivers/Src/stm32f10x_rcc.c **** /**
 362:Drivers/Src/stm32f10x_rcc.c ****   * @brief  Configures the PLL clock source and multiplication factor.
 363:Drivers/Src/stm32f10x_rcc.c ****   * @note   This function must be used only when the PLL is disabled.
 364:Drivers/Src/stm32f10x_rcc.c ****   * @param  RCC_PLLSource: specifies the PLL entry clock source.
 365:Drivers/Src/stm32f10x_rcc.c ****   *   For @b STM32_Connectivity_line_devices or @b STM32_Value_line_devices, 
 366:Drivers/Src/stm32f10x_rcc.c ****   *   this parameter can be one of the following values:
 367:Drivers/Src/stm32f10x_rcc.c ****   *     @arg RCC_PLLSource_HSI_Div2: HSI oscillator clock divided by 2 selected as PLL clock entry
 368:Drivers/Src/stm32f10x_rcc.c ****   *     @arg RCC_PLLSource_PREDIV1: PREDIV1 clock selected as PLL clock entry
 369:Drivers/Src/stm32f10x_rcc.c ****   *   For @b other_STM32_devices, this parameter can be one of the following values:
 370:Drivers/Src/stm32f10x_rcc.c ****   *     @arg RCC_PLLSource_HSI_Div2: HSI oscillator clock divided by 2 selected as PLL clock entry
 371:Drivers/Src/stm32f10x_rcc.c ****   *     @arg RCC_PLLSource_HSE_Div1: HSE oscillator clock selected as PLL clock entry
 372:Drivers/Src/stm32f10x_rcc.c ****   *     @arg RCC_PLLSource_HSE_Div2: HSE oscillator clock divided by 2 selected as PLL clock entry 
 373:Drivers/Src/stm32f10x_rcc.c ****   * @param  RCC_PLLMul: specifies the PLL multiplication factor.
 374:Drivers/Src/stm32f10x_rcc.c ****   *   For @b STM32_Connectivity_line_devices, this parameter can be RCC_PLLMul_x where x:{[4,9], 6_
 375:Drivers/Src/stm32f10x_rcc.c ****   *   For @b other_STM32_devices, this parameter can be RCC_PLLMul_x where x:[2,16]  
 376:Drivers/Src/stm32f10x_rcc.c ****   * @retval None
 377:Drivers/Src/stm32f10x_rcc.c ****   */
 378:Drivers/Src/stm32f10x_rcc.c **** void RCC_PLLConfig(uint32_t RCC_PLLSource, uint32_t RCC_PLLMul)
 379:Drivers/Src/stm32f10x_rcc.c **** {
 417              		.loc 1 379 1
 418              		.cfi_startproc
 419              		@ args = 0, pretend = 0, frame = 16
 420              		@ frame_needed = 1, uses_anonymous_args = 0
 421              		@ link register save eliminated.
 422 0000 80B4     		push	{r7}
 423              	.LCFI27:
 424              		.cfi_def_cfa_offset 4
 425              		.cfi_offset 7, -4
 426 0002 85B0     		sub	sp, sp, #20
 427              	.LCFI28:
ARM GAS  /tmp/ccBfdNBe.s 			page 15


 428              		.cfi_def_cfa_offset 24
 429 0004 00AF     		add	r7, sp, #0
 430              	.LCFI29:
 431              		.cfi_def_cfa_register 7
 432 0006 7860     		str	r0, [r7, #4]
 433 0008 3960     		str	r1, [r7]
 380:Drivers/Src/stm32f10x_rcc.c ****   uint32_t tmpreg = 0;
 434              		.loc 1 380 12
 435 000a 0023     		movs	r3, #0
 436 000c FB60     		str	r3, [r7, #12]
 381:Drivers/Src/stm32f10x_rcc.c **** 
 382:Drivers/Src/stm32f10x_rcc.c ****   /* Check the parameters */
 383:Drivers/Src/stm32f10x_rcc.c ****   assert_param(IS_RCC_PLL_SOURCE(RCC_PLLSource));
 384:Drivers/Src/stm32f10x_rcc.c ****   assert_param(IS_RCC_PLL_MUL(RCC_PLLMul));
 385:Drivers/Src/stm32f10x_rcc.c **** 
 386:Drivers/Src/stm32f10x_rcc.c ****   tmpreg = RCC->CFGR;
 437              		.loc 1 386 15
 438 000e 0A4B     		ldr	r3, .L24
 439              		.loc 1 386 10
 440 0010 5B68     		ldr	r3, [r3, #4]
 441 0012 FB60     		str	r3, [r7, #12]
 387:Drivers/Src/stm32f10x_rcc.c ****   /* Clear PLLSRC, PLLXTPRE and PLLMUL[3:0] bits */
 388:Drivers/Src/stm32f10x_rcc.c ****   tmpreg &= CFGR_PLL_Mask;
 442              		.loc 1 388 10
 443 0014 FB68     		ldr	r3, [r7, #12]
 444 0016 23F47C13 		bic	r3, r3, #4128768
 445 001a FB60     		str	r3, [r7, #12]
 389:Drivers/Src/stm32f10x_rcc.c ****   /* Set the PLL configuration bits */
 390:Drivers/Src/stm32f10x_rcc.c ****   tmpreg |= RCC_PLLSource | RCC_PLLMul;
 446              		.loc 1 390 27
 447 001c 7A68     		ldr	r2, [r7, #4]
 448 001e 3B68     		ldr	r3, [r7]
 449 0020 1343     		orrs	r3, r3, r2
 450              		.loc 1 390 10
 451 0022 FA68     		ldr	r2, [r7, #12]
 452 0024 1343     		orrs	r3, r3, r2
 453 0026 FB60     		str	r3, [r7, #12]
 391:Drivers/Src/stm32f10x_rcc.c ****   /* Store the new value */
 392:Drivers/Src/stm32f10x_rcc.c ****   RCC->CFGR = tmpreg;
 454              		.loc 1 392 6
 455 0028 034A     		ldr	r2, .L24
 456              		.loc 1 392 13
 457 002a FB68     		ldr	r3, [r7, #12]
 458 002c 5360     		str	r3, [r2, #4]
 393:Drivers/Src/stm32f10x_rcc.c **** }
 459              		.loc 1 393 1
 460 002e 00BF     		nop
 461 0030 1437     		adds	r7, r7, #20
 462              	.LCFI30:
 463              		.cfi_def_cfa_offset 4
 464 0032 BD46     		mov	sp, r7
 465              	.LCFI31:
 466              		.cfi_def_cfa_register 13
 467              		@ sp needed
 468 0034 80BC     		pop	{r7}
 469              	.LCFI32:
 470              		.cfi_restore 7
ARM GAS  /tmp/ccBfdNBe.s 			page 16


 471              		.cfi_def_cfa_offset 0
 472 0036 7047     		bx	lr
 473              	.L25:
 474              		.align	2
 475              	.L24:
 476 0038 00100240 		.word	1073876992
 477              		.cfi_endproc
 478              	.LFE68:
 480              		.section	.text.RCC_PLLCmd,"ax",%progbits
 481              		.align	1
 482              		.global	RCC_PLLCmd
 483              		.syntax unified
 484              		.thumb
 485              		.thumb_func
 486              		.fpu softvfp
 488              	RCC_PLLCmd:
 489              	.LFB69:
 394:Drivers/Src/stm32f10x_rcc.c **** 
 395:Drivers/Src/stm32f10x_rcc.c **** /**
 396:Drivers/Src/stm32f10x_rcc.c ****   * @brief  Enables or disables the PLL.
 397:Drivers/Src/stm32f10x_rcc.c ****   * @note   The PLL can not be disabled if it is used as system clock.
 398:Drivers/Src/stm32f10x_rcc.c ****   * @param  NewState: new state of the PLL. This parameter can be: ENABLE or DISABLE.
 399:Drivers/Src/stm32f10x_rcc.c ****   * @retval None
 400:Drivers/Src/stm32f10x_rcc.c ****   */
 401:Drivers/Src/stm32f10x_rcc.c **** void RCC_PLLCmd(FunctionalState NewState)
 402:Drivers/Src/stm32f10x_rcc.c **** {
 490              		.loc 1 402 1
 491              		.cfi_startproc
 492              		@ args = 0, pretend = 0, frame = 8
 493              		@ frame_needed = 1, uses_anonymous_args = 0
 494              		@ link register save eliminated.
 495 0000 80B4     		push	{r7}
 496              	.LCFI33:
 497              		.cfi_def_cfa_offset 4
 498              		.cfi_offset 7, -4
 499 0002 83B0     		sub	sp, sp, #12
 500              	.LCFI34:
 501              		.cfi_def_cfa_offset 16
 502 0004 00AF     		add	r7, sp, #0
 503              	.LCFI35:
 504              		.cfi_def_cfa_register 7
 505 0006 0346     		mov	r3, r0
 506 0008 FB71     		strb	r3, [r7, #7]
 403:Drivers/Src/stm32f10x_rcc.c ****   /* Check the parameters */
 404:Drivers/Src/stm32f10x_rcc.c ****   assert_param(IS_FUNCTIONAL_STATE(NewState));
 405:Drivers/Src/stm32f10x_rcc.c **** 
 406:Drivers/Src/stm32f10x_rcc.c ****   *(__IO uint32_t *) CR_PLLON_BB = (uint32_t)NewState;
 507              		.loc 1 406 3
 508 000a 044A     		ldr	r2, .L27
 509              		.loc 1 406 36
 510 000c FB79     		ldrb	r3, [r7, #7]	@ zero_extendqisi2
 511              		.loc 1 406 34
 512 000e 1360     		str	r3, [r2]
 407:Drivers/Src/stm32f10x_rcc.c **** }
 513              		.loc 1 407 1
 514 0010 00BF     		nop
 515 0012 0C37     		adds	r7, r7, #12
ARM GAS  /tmp/ccBfdNBe.s 			page 17


 516              	.LCFI36:
 517              		.cfi_def_cfa_offset 4
 518 0014 BD46     		mov	sp, r7
 519              	.LCFI37:
 520              		.cfi_def_cfa_register 13
 521              		@ sp needed
 522 0016 80BC     		pop	{r7}
 523              	.LCFI38:
 524              		.cfi_restore 7
 525              		.cfi_def_cfa_offset 0
 526 0018 7047     		bx	lr
 527              	.L28:
 528 001a 00BF     		.align	2
 529              	.L27:
 530 001c 60004242 		.word	1111621728
 531              		.cfi_endproc
 532              	.LFE69:
 534              		.section	.text.RCC_SYSCLKConfig,"ax",%progbits
 535              		.align	1
 536              		.global	RCC_SYSCLKConfig
 537              		.syntax unified
 538              		.thumb
 539              		.thumb_func
 540              		.fpu softvfp
 542              	RCC_SYSCLKConfig:
 543              	.LFB70:
 408:Drivers/Src/stm32f10x_rcc.c **** 
 409:Drivers/Src/stm32f10x_rcc.c **** #if defined (STM32F10X_LD_VL) || defined (STM32F10X_MD_VL) || defined (STM32F10X_HD_VL) || defined 
 410:Drivers/Src/stm32f10x_rcc.c **** /**
 411:Drivers/Src/stm32f10x_rcc.c ****   * @brief  Configures the PREDIV1 division factor.
 412:Drivers/Src/stm32f10x_rcc.c ****   * @note 
 413:Drivers/Src/stm32f10x_rcc.c ****   *   - This function must be used only when the PLL is disabled.
 414:Drivers/Src/stm32f10x_rcc.c ****   *   - This function applies only to STM32 Connectivity line and Value line 
 415:Drivers/Src/stm32f10x_rcc.c ****   *     devices.
 416:Drivers/Src/stm32f10x_rcc.c ****   * @param  RCC_PREDIV1_Source: specifies the PREDIV1 clock source.
 417:Drivers/Src/stm32f10x_rcc.c ****   *   This parameter can be one of the following values:
 418:Drivers/Src/stm32f10x_rcc.c ****   *     @arg RCC_PREDIV1_Source_HSE: HSE selected as PREDIV1 clock
 419:Drivers/Src/stm32f10x_rcc.c ****   *     @arg RCC_PREDIV1_Source_PLL2: PLL2 selected as PREDIV1 clock
 420:Drivers/Src/stm32f10x_rcc.c ****   * @note 
 421:Drivers/Src/stm32f10x_rcc.c ****   *   For @b STM32_Value_line_devices this parameter is always RCC_PREDIV1_Source_HSE  
 422:Drivers/Src/stm32f10x_rcc.c ****   * @param  RCC_PREDIV1_Div: specifies the PREDIV1 clock division factor.
 423:Drivers/Src/stm32f10x_rcc.c ****   *   This parameter can be RCC_PREDIV1_Divx where x:[1,16]
 424:Drivers/Src/stm32f10x_rcc.c ****   * @retval None
 425:Drivers/Src/stm32f10x_rcc.c ****   */
 426:Drivers/Src/stm32f10x_rcc.c **** void RCC_PREDIV1Config(uint32_t RCC_PREDIV1_Source, uint32_t RCC_PREDIV1_Div)
 427:Drivers/Src/stm32f10x_rcc.c **** {
 428:Drivers/Src/stm32f10x_rcc.c ****   uint32_t tmpreg = 0;
 429:Drivers/Src/stm32f10x_rcc.c ****   
 430:Drivers/Src/stm32f10x_rcc.c ****   /* Check the parameters */
 431:Drivers/Src/stm32f10x_rcc.c ****   assert_param(IS_RCC_PREDIV1_SOURCE(RCC_PREDIV1_Source));
 432:Drivers/Src/stm32f10x_rcc.c ****   assert_param(IS_RCC_PREDIV1(RCC_PREDIV1_Div));
 433:Drivers/Src/stm32f10x_rcc.c **** 
 434:Drivers/Src/stm32f10x_rcc.c ****   tmpreg = RCC->CFGR2;
 435:Drivers/Src/stm32f10x_rcc.c ****   /* Clear PREDIV1[3:0] and PREDIV1SRC bits */
 436:Drivers/Src/stm32f10x_rcc.c ****   tmpreg &= ~(CFGR2_PREDIV1 | CFGR2_PREDIV1SRC);
 437:Drivers/Src/stm32f10x_rcc.c ****   /* Set the PREDIV1 clock source and division factor */
 438:Drivers/Src/stm32f10x_rcc.c ****   tmpreg |= RCC_PREDIV1_Source | RCC_PREDIV1_Div ;
ARM GAS  /tmp/ccBfdNBe.s 			page 18


 439:Drivers/Src/stm32f10x_rcc.c ****   /* Store the new value */
 440:Drivers/Src/stm32f10x_rcc.c ****   RCC->CFGR2 = tmpreg;
 441:Drivers/Src/stm32f10x_rcc.c **** }
 442:Drivers/Src/stm32f10x_rcc.c **** #endif
 443:Drivers/Src/stm32f10x_rcc.c **** 
 444:Drivers/Src/stm32f10x_rcc.c **** #ifdef STM32F10X_CL
 445:Drivers/Src/stm32f10x_rcc.c **** /**
 446:Drivers/Src/stm32f10x_rcc.c ****   * @brief  Configures the PREDIV2 division factor.
 447:Drivers/Src/stm32f10x_rcc.c ****   * @note 
 448:Drivers/Src/stm32f10x_rcc.c ****   *   - This function must be used only when both PLL2 and PLL3 are disabled.
 449:Drivers/Src/stm32f10x_rcc.c ****   *   - This function applies only to STM32 Connectivity line devices.
 450:Drivers/Src/stm32f10x_rcc.c ****   * @param  RCC_PREDIV2_Div: specifies the PREDIV2 clock division factor.
 451:Drivers/Src/stm32f10x_rcc.c ****   *   This parameter can be RCC_PREDIV2_Divx where x:[1,16]
 452:Drivers/Src/stm32f10x_rcc.c ****   * @retval None
 453:Drivers/Src/stm32f10x_rcc.c ****   */
 454:Drivers/Src/stm32f10x_rcc.c **** void RCC_PREDIV2Config(uint32_t RCC_PREDIV2_Div)
 455:Drivers/Src/stm32f10x_rcc.c **** {
 456:Drivers/Src/stm32f10x_rcc.c ****   uint32_t tmpreg = 0;
 457:Drivers/Src/stm32f10x_rcc.c **** 
 458:Drivers/Src/stm32f10x_rcc.c ****   /* Check the parameters */
 459:Drivers/Src/stm32f10x_rcc.c ****   assert_param(IS_RCC_PREDIV2(RCC_PREDIV2_Div));
 460:Drivers/Src/stm32f10x_rcc.c **** 
 461:Drivers/Src/stm32f10x_rcc.c ****   tmpreg = RCC->CFGR2;
 462:Drivers/Src/stm32f10x_rcc.c ****   /* Clear PREDIV2[3:0] bits */
 463:Drivers/Src/stm32f10x_rcc.c ****   tmpreg &= ~CFGR2_PREDIV2;
 464:Drivers/Src/stm32f10x_rcc.c ****   /* Set the PREDIV2 division factor */
 465:Drivers/Src/stm32f10x_rcc.c ****   tmpreg |= RCC_PREDIV2_Div;
 466:Drivers/Src/stm32f10x_rcc.c ****   /* Store the new value */
 467:Drivers/Src/stm32f10x_rcc.c ****   RCC->CFGR2 = tmpreg;
 468:Drivers/Src/stm32f10x_rcc.c **** }
 469:Drivers/Src/stm32f10x_rcc.c **** 
 470:Drivers/Src/stm32f10x_rcc.c **** /**
 471:Drivers/Src/stm32f10x_rcc.c ****   * @brief  Configures the PLL2 multiplication factor.
 472:Drivers/Src/stm32f10x_rcc.c ****   * @note
 473:Drivers/Src/stm32f10x_rcc.c ****   *   - This function must be used only when the PLL2 is disabled.
 474:Drivers/Src/stm32f10x_rcc.c ****   *   - This function applies only to STM32 Connectivity line devices.
 475:Drivers/Src/stm32f10x_rcc.c ****   * @param  RCC_PLL2Mul: specifies the PLL2 multiplication factor.
 476:Drivers/Src/stm32f10x_rcc.c ****   *   This parameter can be RCC_PLL2Mul_x where x:{[8,14], 16, 20}
 477:Drivers/Src/stm32f10x_rcc.c ****   * @retval None
 478:Drivers/Src/stm32f10x_rcc.c ****   */
 479:Drivers/Src/stm32f10x_rcc.c **** void RCC_PLL2Config(uint32_t RCC_PLL2Mul)
 480:Drivers/Src/stm32f10x_rcc.c **** {
 481:Drivers/Src/stm32f10x_rcc.c ****   uint32_t tmpreg = 0;
 482:Drivers/Src/stm32f10x_rcc.c **** 
 483:Drivers/Src/stm32f10x_rcc.c ****   /* Check the parameters */
 484:Drivers/Src/stm32f10x_rcc.c ****   assert_param(IS_RCC_PLL2_MUL(RCC_PLL2Mul));
 485:Drivers/Src/stm32f10x_rcc.c **** 
 486:Drivers/Src/stm32f10x_rcc.c ****   tmpreg = RCC->CFGR2;
 487:Drivers/Src/stm32f10x_rcc.c ****   /* Clear PLL2Mul[3:0] bits */
 488:Drivers/Src/stm32f10x_rcc.c ****   tmpreg &= ~CFGR2_PLL2MUL;
 489:Drivers/Src/stm32f10x_rcc.c ****   /* Set the PLL2 configuration bits */
 490:Drivers/Src/stm32f10x_rcc.c ****   tmpreg |= RCC_PLL2Mul;
 491:Drivers/Src/stm32f10x_rcc.c ****   /* Store the new value */
 492:Drivers/Src/stm32f10x_rcc.c ****   RCC->CFGR2 = tmpreg;
 493:Drivers/Src/stm32f10x_rcc.c **** }
 494:Drivers/Src/stm32f10x_rcc.c **** 
 495:Drivers/Src/stm32f10x_rcc.c **** 
ARM GAS  /tmp/ccBfdNBe.s 			page 19


 496:Drivers/Src/stm32f10x_rcc.c **** /**
 497:Drivers/Src/stm32f10x_rcc.c ****   * @brief  Enables or disables the PLL2.
 498:Drivers/Src/stm32f10x_rcc.c ****   * @note 
 499:Drivers/Src/stm32f10x_rcc.c ****   *   - The PLL2 can not be disabled if it is used indirectly as system clock
 500:Drivers/Src/stm32f10x_rcc.c ****   *     (i.e. it is used as PLL clock entry that is used as System clock).
 501:Drivers/Src/stm32f10x_rcc.c ****   *   - This function applies only to STM32 Connectivity line devices.
 502:Drivers/Src/stm32f10x_rcc.c ****   * @param  NewState: new state of the PLL2. This parameter can be: ENABLE or DISABLE.
 503:Drivers/Src/stm32f10x_rcc.c ****   * @retval None
 504:Drivers/Src/stm32f10x_rcc.c ****   */
 505:Drivers/Src/stm32f10x_rcc.c **** void RCC_PLL2Cmd(FunctionalState NewState)
 506:Drivers/Src/stm32f10x_rcc.c **** {
 507:Drivers/Src/stm32f10x_rcc.c ****   /* Check the parameters */
 508:Drivers/Src/stm32f10x_rcc.c ****   assert_param(IS_FUNCTIONAL_STATE(NewState));
 509:Drivers/Src/stm32f10x_rcc.c **** 
 510:Drivers/Src/stm32f10x_rcc.c ****   *(__IO uint32_t *) CR_PLL2ON_BB = (uint32_t)NewState;
 511:Drivers/Src/stm32f10x_rcc.c **** }
 512:Drivers/Src/stm32f10x_rcc.c **** 
 513:Drivers/Src/stm32f10x_rcc.c **** 
 514:Drivers/Src/stm32f10x_rcc.c **** /**
 515:Drivers/Src/stm32f10x_rcc.c ****   * @brief  Configures the PLL3 multiplication factor.
 516:Drivers/Src/stm32f10x_rcc.c ****   * @note 
 517:Drivers/Src/stm32f10x_rcc.c ****   *   - This function must be used only when the PLL3 is disabled.
 518:Drivers/Src/stm32f10x_rcc.c ****   *   - This function applies only to STM32 Connectivity line devices.
 519:Drivers/Src/stm32f10x_rcc.c ****   * @param  RCC_PLL3Mul: specifies the PLL3 multiplication factor.
 520:Drivers/Src/stm32f10x_rcc.c ****   *   This parameter can be RCC_PLL3Mul_x where x:{[8,14], 16, 20}
 521:Drivers/Src/stm32f10x_rcc.c ****   * @retval None
 522:Drivers/Src/stm32f10x_rcc.c ****   */
 523:Drivers/Src/stm32f10x_rcc.c **** void RCC_PLL3Config(uint32_t RCC_PLL3Mul)
 524:Drivers/Src/stm32f10x_rcc.c **** {
 525:Drivers/Src/stm32f10x_rcc.c ****   uint32_t tmpreg = 0;
 526:Drivers/Src/stm32f10x_rcc.c **** 
 527:Drivers/Src/stm32f10x_rcc.c ****   /* Check the parameters */
 528:Drivers/Src/stm32f10x_rcc.c ****   assert_param(IS_RCC_PLL3_MUL(RCC_PLL3Mul));
 529:Drivers/Src/stm32f10x_rcc.c **** 
 530:Drivers/Src/stm32f10x_rcc.c ****   tmpreg = RCC->CFGR2;
 531:Drivers/Src/stm32f10x_rcc.c ****   /* Clear PLL3Mul[3:0] bits */
 532:Drivers/Src/stm32f10x_rcc.c ****   tmpreg &= ~CFGR2_PLL3MUL;
 533:Drivers/Src/stm32f10x_rcc.c ****   /* Set the PLL3 configuration bits */
 534:Drivers/Src/stm32f10x_rcc.c ****   tmpreg |= RCC_PLL3Mul;
 535:Drivers/Src/stm32f10x_rcc.c ****   /* Store the new value */
 536:Drivers/Src/stm32f10x_rcc.c ****   RCC->CFGR2 = tmpreg;
 537:Drivers/Src/stm32f10x_rcc.c **** }
 538:Drivers/Src/stm32f10x_rcc.c **** 
 539:Drivers/Src/stm32f10x_rcc.c **** 
 540:Drivers/Src/stm32f10x_rcc.c **** /**
 541:Drivers/Src/stm32f10x_rcc.c ****   * @brief  Enables or disables the PLL3.
 542:Drivers/Src/stm32f10x_rcc.c ****   * @note   This function applies only to STM32 Connectivity line devices.
 543:Drivers/Src/stm32f10x_rcc.c ****   * @param  NewState: new state of the PLL3. This parameter can be: ENABLE or DISABLE.
 544:Drivers/Src/stm32f10x_rcc.c ****   * @retval None
 545:Drivers/Src/stm32f10x_rcc.c ****   */
 546:Drivers/Src/stm32f10x_rcc.c **** void RCC_PLL3Cmd(FunctionalState NewState)
 547:Drivers/Src/stm32f10x_rcc.c **** {
 548:Drivers/Src/stm32f10x_rcc.c ****   /* Check the parameters */
 549:Drivers/Src/stm32f10x_rcc.c **** 
 550:Drivers/Src/stm32f10x_rcc.c ****   assert_param(IS_FUNCTIONAL_STATE(NewState));
 551:Drivers/Src/stm32f10x_rcc.c ****   *(__IO uint32_t *) CR_PLL3ON_BB = (uint32_t)NewState;
 552:Drivers/Src/stm32f10x_rcc.c **** }
ARM GAS  /tmp/ccBfdNBe.s 			page 20


 553:Drivers/Src/stm32f10x_rcc.c **** #endif /* STM32F10X_CL */
 554:Drivers/Src/stm32f10x_rcc.c **** 
 555:Drivers/Src/stm32f10x_rcc.c **** /**
 556:Drivers/Src/stm32f10x_rcc.c ****   * @brief  Configures the system clock (SYSCLK).
 557:Drivers/Src/stm32f10x_rcc.c ****   * @param  RCC_SYSCLKSource: specifies the clock source used as system clock.
 558:Drivers/Src/stm32f10x_rcc.c ****   *   This parameter can be one of the following values:
 559:Drivers/Src/stm32f10x_rcc.c ****   *     @arg RCC_SYSCLKSource_HSI: HSI selected as system clock
 560:Drivers/Src/stm32f10x_rcc.c ****   *     @arg RCC_SYSCLKSource_HSE: HSE selected as system clock
 561:Drivers/Src/stm32f10x_rcc.c ****   *     @arg RCC_SYSCLKSource_PLLCLK: PLL selected as system clock
 562:Drivers/Src/stm32f10x_rcc.c ****   * @retval None
 563:Drivers/Src/stm32f10x_rcc.c ****   */
 564:Drivers/Src/stm32f10x_rcc.c **** void RCC_SYSCLKConfig(uint32_t RCC_SYSCLKSource)
 565:Drivers/Src/stm32f10x_rcc.c **** {
 544              		.loc 1 565 1
 545              		.cfi_startproc
 546              		@ args = 0, pretend = 0, frame = 16
 547              		@ frame_needed = 1, uses_anonymous_args = 0
 548              		@ link register save eliminated.
 549 0000 80B4     		push	{r7}
 550              	.LCFI39:
 551              		.cfi_def_cfa_offset 4
 552              		.cfi_offset 7, -4
 553 0002 85B0     		sub	sp, sp, #20
 554              	.LCFI40:
 555              		.cfi_def_cfa_offset 24
 556 0004 00AF     		add	r7, sp, #0
 557              	.LCFI41:
 558              		.cfi_def_cfa_register 7
 559 0006 7860     		str	r0, [r7, #4]
 566:Drivers/Src/stm32f10x_rcc.c ****   uint32_t tmpreg = 0;
 560              		.loc 1 566 12
 561 0008 0023     		movs	r3, #0
 562 000a FB60     		str	r3, [r7, #12]
 567:Drivers/Src/stm32f10x_rcc.c ****   /* Check the parameters */
 568:Drivers/Src/stm32f10x_rcc.c ****   assert_param(IS_RCC_SYSCLK_SOURCE(RCC_SYSCLKSource));
 569:Drivers/Src/stm32f10x_rcc.c ****   tmpreg = RCC->CFGR;
 563              		.loc 1 569 15
 564 000c 094B     		ldr	r3, .L30
 565              		.loc 1 569 10
 566 000e 5B68     		ldr	r3, [r3, #4]
 567 0010 FB60     		str	r3, [r7, #12]
 570:Drivers/Src/stm32f10x_rcc.c ****   /* Clear SW[1:0] bits */
 571:Drivers/Src/stm32f10x_rcc.c ****   tmpreg &= CFGR_SW_Mask;
 568              		.loc 1 571 10
 569 0012 FB68     		ldr	r3, [r7, #12]
 570 0014 23F00303 		bic	r3, r3, #3
 571 0018 FB60     		str	r3, [r7, #12]
 572:Drivers/Src/stm32f10x_rcc.c ****   /* Set SW[1:0] bits according to RCC_SYSCLKSource value */
 573:Drivers/Src/stm32f10x_rcc.c ****   tmpreg |= RCC_SYSCLKSource;
 572              		.loc 1 573 10
 573 001a FA68     		ldr	r2, [r7, #12]
 574 001c 7B68     		ldr	r3, [r7, #4]
 575 001e 1343     		orrs	r3, r3, r2
 576 0020 FB60     		str	r3, [r7, #12]
 574:Drivers/Src/stm32f10x_rcc.c ****   /* Store the new value */
 575:Drivers/Src/stm32f10x_rcc.c ****   RCC->CFGR = tmpreg;
 577              		.loc 1 575 6
ARM GAS  /tmp/ccBfdNBe.s 			page 21


 578 0022 044A     		ldr	r2, .L30
 579              		.loc 1 575 13
 580 0024 FB68     		ldr	r3, [r7, #12]
 581 0026 5360     		str	r3, [r2, #4]
 576:Drivers/Src/stm32f10x_rcc.c **** }
 582              		.loc 1 576 1
 583 0028 00BF     		nop
 584 002a 1437     		adds	r7, r7, #20
 585              	.LCFI42:
 586              		.cfi_def_cfa_offset 4
 587 002c BD46     		mov	sp, r7
 588              	.LCFI43:
 589              		.cfi_def_cfa_register 13
 590              		@ sp needed
 591 002e 80BC     		pop	{r7}
 592              	.LCFI44:
 593              		.cfi_restore 7
 594              		.cfi_def_cfa_offset 0
 595 0030 7047     		bx	lr
 596              	.L31:
 597 0032 00BF     		.align	2
 598              	.L30:
 599 0034 00100240 		.word	1073876992
 600              		.cfi_endproc
 601              	.LFE70:
 603              		.section	.text.RCC_GetSYSCLKSource,"ax",%progbits
 604              		.align	1
 605              		.global	RCC_GetSYSCLKSource
 606              		.syntax unified
 607              		.thumb
 608              		.thumb_func
 609              		.fpu softvfp
 611              	RCC_GetSYSCLKSource:
 612              	.LFB71:
 577:Drivers/Src/stm32f10x_rcc.c **** 
 578:Drivers/Src/stm32f10x_rcc.c **** /**
 579:Drivers/Src/stm32f10x_rcc.c ****   * @brief  Returns the clock source used as system clock.
 580:Drivers/Src/stm32f10x_rcc.c ****   * @param  None
 581:Drivers/Src/stm32f10x_rcc.c ****   * @retval The clock source used as system clock. The returned value can
 582:Drivers/Src/stm32f10x_rcc.c ****   *   be one of the following:
 583:Drivers/Src/stm32f10x_rcc.c ****   *     - 0x00: HSI used as system clock
 584:Drivers/Src/stm32f10x_rcc.c ****   *     - 0x04: HSE used as system clock
 585:Drivers/Src/stm32f10x_rcc.c ****   *     - 0x08: PLL used as system clock
 586:Drivers/Src/stm32f10x_rcc.c ****   */
 587:Drivers/Src/stm32f10x_rcc.c **** uint8_t RCC_GetSYSCLKSource(void)
 588:Drivers/Src/stm32f10x_rcc.c **** {
 613              		.loc 1 588 1
 614              		.cfi_startproc
 615              		@ args = 0, pretend = 0, frame = 0
 616              		@ frame_needed = 1, uses_anonymous_args = 0
 617              		@ link register save eliminated.
 618 0000 80B4     		push	{r7}
 619              	.LCFI45:
 620              		.cfi_def_cfa_offset 4
 621              		.cfi_offset 7, -4
 622 0002 00AF     		add	r7, sp, #0
 623              	.LCFI46:
ARM GAS  /tmp/ccBfdNBe.s 			page 22


 624              		.cfi_def_cfa_register 7
 589:Drivers/Src/stm32f10x_rcc.c ****   return ((uint8_t)(RCC->CFGR & CFGR_SWS_Mask));
 625              		.loc 1 589 24
 626 0004 044B     		ldr	r3, .L34
 627 0006 5B68     		ldr	r3, [r3, #4]
 628              		.loc 1 589 11
 629 0008 DBB2     		uxtb	r3, r3
 630 000a 03F00C03 		and	r3, r3, #12
 631 000e DBB2     		uxtb	r3, r3
 590:Drivers/Src/stm32f10x_rcc.c **** }
 632              		.loc 1 590 1
 633 0010 1846     		mov	r0, r3
 634 0012 BD46     		mov	sp, r7
 635              	.LCFI47:
 636              		.cfi_def_cfa_register 13
 637              		@ sp needed
 638 0014 80BC     		pop	{r7}
 639              	.LCFI48:
 640              		.cfi_restore 7
 641              		.cfi_def_cfa_offset 0
 642 0016 7047     		bx	lr
 643              	.L35:
 644              		.align	2
 645              	.L34:
 646 0018 00100240 		.word	1073876992
 647              		.cfi_endproc
 648              	.LFE71:
 650              		.section	.text.RCC_HCLKConfig,"ax",%progbits
 651              		.align	1
 652              		.global	RCC_HCLKConfig
 653              		.syntax unified
 654              		.thumb
 655              		.thumb_func
 656              		.fpu softvfp
 658              	RCC_HCLKConfig:
 659              	.LFB72:
 591:Drivers/Src/stm32f10x_rcc.c **** 
 592:Drivers/Src/stm32f10x_rcc.c **** /**
 593:Drivers/Src/stm32f10x_rcc.c ****   * @brief  Configures the AHB clock (HCLK).
 594:Drivers/Src/stm32f10x_rcc.c ****   * @param  RCC_SYSCLK: defines the AHB clock divider. This clock is derived from 
 595:Drivers/Src/stm32f10x_rcc.c ****   *   the system clock (SYSCLK).
 596:Drivers/Src/stm32f10x_rcc.c ****   *   This parameter can be one of the following values:
 597:Drivers/Src/stm32f10x_rcc.c ****   *     @arg RCC_SYSCLK_Div1: AHB clock = SYSCLK
 598:Drivers/Src/stm32f10x_rcc.c ****   *     @arg RCC_SYSCLK_Div2: AHB clock = SYSCLK/2
 599:Drivers/Src/stm32f10x_rcc.c ****   *     @arg RCC_SYSCLK_Div4: AHB clock = SYSCLK/4
 600:Drivers/Src/stm32f10x_rcc.c ****   *     @arg RCC_SYSCLK_Div8: AHB clock = SYSCLK/8
 601:Drivers/Src/stm32f10x_rcc.c ****   *     @arg RCC_SYSCLK_Div16: AHB clock = SYSCLK/16
 602:Drivers/Src/stm32f10x_rcc.c ****   *     @arg RCC_SYSCLK_Div64: AHB clock = SYSCLK/64
 603:Drivers/Src/stm32f10x_rcc.c ****   *     @arg RCC_SYSCLK_Div128: AHB clock = SYSCLK/128
 604:Drivers/Src/stm32f10x_rcc.c ****   *     @arg RCC_SYSCLK_Div256: AHB clock = SYSCLK/256
 605:Drivers/Src/stm32f10x_rcc.c ****   *     @arg RCC_SYSCLK_Div512: AHB clock = SYSCLK/512
 606:Drivers/Src/stm32f10x_rcc.c ****   * @retval None
 607:Drivers/Src/stm32f10x_rcc.c ****   */
 608:Drivers/Src/stm32f10x_rcc.c **** void RCC_HCLKConfig(uint32_t RCC_SYSCLK)
 609:Drivers/Src/stm32f10x_rcc.c **** {
 660              		.loc 1 609 1
 661              		.cfi_startproc
ARM GAS  /tmp/ccBfdNBe.s 			page 23


 662              		@ args = 0, pretend = 0, frame = 16
 663              		@ frame_needed = 1, uses_anonymous_args = 0
 664              		@ link register save eliminated.
 665 0000 80B4     		push	{r7}
 666              	.LCFI49:
 667              		.cfi_def_cfa_offset 4
 668              		.cfi_offset 7, -4
 669 0002 85B0     		sub	sp, sp, #20
 670              	.LCFI50:
 671              		.cfi_def_cfa_offset 24
 672 0004 00AF     		add	r7, sp, #0
 673              	.LCFI51:
 674              		.cfi_def_cfa_register 7
 675 0006 7860     		str	r0, [r7, #4]
 610:Drivers/Src/stm32f10x_rcc.c ****   uint32_t tmpreg = 0;
 676              		.loc 1 610 12
 677 0008 0023     		movs	r3, #0
 678 000a FB60     		str	r3, [r7, #12]
 611:Drivers/Src/stm32f10x_rcc.c ****   /* Check the parameters */
 612:Drivers/Src/stm32f10x_rcc.c ****   assert_param(IS_RCC_HCLK(RCC_SYSCLK));
 613:Drivers/Src/stm32f10x_rcc.c ****   tmpreg = RCC->CFGR;
 679              		.loc 1 613 15
 680 000c 094B     		ldr	r3, .L37
 681              		.loc 1 613 10
 682 000e 5B68     		ldr	r3, [r3, #4]
 683 0010 FB60     		str	r3, [r7, #12]
 614:Drivers/Src/stm32f10x_rcc.c ****   /* Clear HPRE[3:0] bits */
 615:Drivers/Src/stm32f10x_rcc.c ****   tmpreg &= CFGR_HPRE_Reset_Mask;
 684              		.loc 1 615 10
 685 0012 FB68     		ldr	r3, [r7, #12]
 686 0014 23F0F003 		bic	r3, r3, #240
 687 0018 FB60     		str	r3, [r7, #12]
 616:Drivers/Src/stm32f10x_rcc.c ****   /* Set HPRE[3:0] bits according to RCC_SYSCLK value */
 617:Drivers/Src/stm32f10x_rcc.c ****   tmpreg |= RCC_SYSCLK;
 688              		.loc 1 617 10
 689 001a FA68     		ldr	r2, [r7, #12]
 690 001c 7B68     		ldr	r3, [r7, #4]
 691 001e 1343     		orrs	r3, r3, r2
 692 0020 FB60     		str	r3, [r7, #12]
 618:Drivers/Src/stm32f10x_rcc.c ****   /* Store the new value */
 619:Drivers/Src/stm32f10x_rcc.c ****   RCC->CFGR = tmpreg;
 693              		.loc 1 619 6
 694 0022 044A     		ldr	r2, .L37
 695              		.loc 1 619 13
 696 0024 FB68     		ldr	r3, [r7, #12]
 697 0026 5360     		str	r3, [r2, #4]
 620:Drivers/Src/stm32f10x_rcc.c **** }
 698              		.loc 1 620 1
 699 0028 00BF     		nop
 700 002a 1437     		adds	r7, r7, #20
 701              	.LCFI52:
 702              		.cfi_def_cfa_offset 4
 703 002c BD46     		mov	sp, r7
 704              	.LCFI53:
 705              		.cfi_def_cfa_register 13
 706              		@ sp needed
 707 002e 80BC     		pop	{r7}
ARM GAS  /tmp/ccBfdNBe.s 			page 24


 708              	.LCFI54:
 709              		.cfi_restore 7
 710              		.cfi_def_cfa_offset 0
 711 0030 7047     		bx	lr
 712              	.L38:
 713 0032 00BF     		.align	2
 714              	.L37:
 715 0034 00100240 		.word	1073876992
 716              		.cfi_endproc
 717              	.LFE72:
 719              		.section	.text.RCC_PCLK1Config,"ax",%progbits
 720              		.align	1
 721              		.global	RCC_PCLK1Config
 722              		.syntax unified
 723              		.thumb
 724              		.thumb_func
 725              		.fpu softvfp
 727              	RCC_PCLK1Config:
 728              	.LFB73:
 621:Drivers/Src/stm32f10x_rcc.c **** 
 622:Drivers/Src/stm32f10x_rcc.c **** /**
 623:Drivers/Src/stm32f10x_rcc.c ****   * @brief  Configures the Low Speed APB clock (PCLK1).
 624:Drivers/Src/stm32f10x_rcc.c ****   * @param  RCC_HCLK: defines the APB1 clock divider. This clock is derived from 
 625:Drivers/Src/stm32f10x_rcc.c ****   *   the AHB clock (HCLK).
 626:Drivers/Src/stm32f10x_rcc.c ****   *   This parameter can be one of the following values:
 627:Drivers/Src/stm32f10x_rcc.c ****   *     @arg RCC_HCLK_Div1: APB1 clock = HCLK
 628:Drivers/Src/stm32f10x_rcc.c ****   *     @arg RCC_HCLK_Div2: APB1 clock = HCLK/2
 629:Drivers/Src/stm32f10x_rcc.c ****   *     @arg RCC_HCLK_Div4: APB1 clock = HCLK/4
 630:Drivers/Src/stm32f10x_rcc.c ****   *     @arg RCC_HCLK_Div8: APB1 clock = HCLK/8
 631:Drivers/Src/stm32f10x_rcc.c ****   *     @arg RCC_HCLK_Div16: APB1 clock = HCLK/16
 632:Drivers/Src/stm32f10x_rcc.c ****   * @retval None
 633:Drivers/Src/stm32f10x_rcc.c ****   */
 634:Drivers/Src/stm32f10x_rcc.c **** void RCC_PCLK1Config(uint32_t RCC_HCLK)
 635:Drivers/Src/stm32f10x_rcc.c **** {
 729              		.loc 1 635 1
 730              		.cfi_startproc
 731              		@ args = 0, pretend = 0, frame = 16
 732              		@ frame_needed = 1, uses_anonymous_args = 0
 733              		@ link register save eliminated.
 734 0000 80B4     		push	{r7}
 735              	.LCFI55:
 736              		.cfi_def_cfa_offset 4
 737              		.cfi_offset 7, -4
 738 0002 85B0     		sub	sp, sp, #20
 739              	.LCFI56:
 740              		.cfi_def_cfa_offset 24
 741 0004 00AF     		add	r7, sp, #0
 742              	.LCFI57:
 743              		.cfi_def_cfa_register 7
 744 0006 7860     		str	r0, [r7, #4]
 636:Drivers/Src/stm32f10x_rcc.c ****   uint32_t tmpreg = 0;
 745              		.loc 1 636 12
 746 0008 0023     		movs	r3, #0
 747 000a FB60     		str	r3, [r7, #12]
 637:Drivers/Src/stm32f10x_rcc.c ****   /* Check the parameters */
 638:Drivers/Src/stm32f10x_rcc.c ****   assert_param(IS_RCC_PCLK(RCC_HCLK));
 639:Drivers/Src/stm32f10x_rcc.c ****   tmpreg = RCC->CFGR;
ARM GAS  /tmp/ccBfdNBe.s 			page 25


 748              		.loc 1 639 15
 749 000c 094B     		ldr	r3, .L40
 750              		.loc 1 639 10
 751 000e 5B68     		ldr	r3, [r3, #4]
 752 0010 FB60     		str	r3, [r7, #12]
 640:Drivers/Src/stm32f10x_rcc.c ****   /* Clear PPRE1[2:0] bits */
 641:Drivers/Src/stm32f10x_rcc.c ****   tmpreg &= CFGR_PPRE1_Reset_Mask;
 753              		.loc 1 641 10
 754 0012 FB68     		ldr	r3, [r7, #12]
 755 0014 23F4E063 		bic	r3, r3, #1792
 756 0018 FB60     		str	r3, [r7, #12]
 642:Drivers/Src/stm32f10x_rcc.c ****   /* Set PPRE1[2:0] bits according to RCC_HCLK value */
 643:Drivers/Src/stm32f10x_rcc.c ****   tmpreg |= RCC_HCLK;
 757              		.loc 1 643 10
 758 001a FA68     		ldr	r2, [r7, #12]
 759 001c 7B68     		ldr	r3, [r7, #4]
 760 001e 1343     		orrs	r3, r3, r2
 761 0020 FB60     		str	r3, [r7, #12]
 644:Drivers/Src/stm32f10x_rcc.c ****   /* Store the new value */
 645:Drivers/Src/stm32f10x_rcc.c ****   RCC->CFGR = tmpreg;
 762              		.loc 1 645 6
 763 0022 044A     		ldr	r2, .L40
 764              		.loc 1 645 13
 765 0024 FB68     		ldr	r3, [r7, #12]
 766 0026 5360     		str	r3, [r2, #4]
 646:Drivers/Src/stm32f10x_rcc.c **** }
 767              		.loc 1 646 1
 768 0028 00BF     		nop
 769 002a 1437     		adds	r7, r7, #20
 770              	.LCFI58:
 771              		.cfi_def_cfa_offset 4
 772 002c BD46     		mov	sp, r7
 773              	.LCFI59:
 774              		.cfi_def_cfa_register 13
 775              		@ sp needed
 776 002e 80BC     		pop	{r7}
 777              	.LCFI60:
 778              		.cfi_restore 7
 779              		.cfi_def_cfa_offset 0
 780 0030 7047     		bx	lr
 781              	.L41:
 782 0032 00BF     		.align	2
 783              	.L40:
 784 0034 00100240 		.word	1073876992
 785              		.cfi_endproc
 786              	.LFE73:
 788              		.section	.text.RCC_PCLK2Config,"ax",%progbits
 789              		.align	1
 790              		.global	RCC_PCLK2Config
 791              		.syntax unified
 792              		.thumb
 793              		.thumb_func
 794              		.fpu softvfp
 796              	RCC_PCLK2Config:
 797              	.LFB74:
 647:Drivers/Src/stm32f10x_rcc.c **** 
 648:Drivers/Src/stm32f10x_rcc.c **** /**
ARM GAS  /tmp/ccBfdNBe.s 			page 26


 649:Drivers/Src/stm32f10x_rcc.c ****   * @brief  Configures the High Speed APB clock (PCLK2).
 650:Drivers/Src/stm32f10x_rcc.c ****   * @param  RCC_HCLK: defines the APB2 clock divider. This clock is derived from 
 651:Drivers/Src/stm32f10x_rcc.c ****   *   the AHB clock (HCLK).
 652:Drivers/Src/stm32f10x_rcc.c ****   *   This parameter can be one of the following values:
 653:Drivers/Src/stm32f10x_rcc.c ****   *     @arg RCC_HCLK_Div1: APB2 clock = HCLK
 654:Drivers/Src/stm32f10x_rcc.c ****   *     @arg RCC_HCLK_Div2: APB2 clock = HCLK/2
 655:Drivers/Src/stm32f10x_rcc.c ****   *     @arg RCC_HCLK_Div4: APB2 clock = HCLK/4
 656:Drivers/Src/stm32f10x_rcc.c ****   *     @arg RCC_HCLK_Div8: APB2 clock = HCLK/8
 657:Drivers/Src/stm32f10x_rcc.c ****   *     @arg RCC_HCLK_Div16: APB2 clock = HCLK/16
 658:Drivers/Src/stm32f10x_rcc.c ****   * @retval None
 659:Drivers/Src/stm32f10x_rcc.c ****   */
 660:Drivers/Src/stm32f10x_rcc.c **** void RCC_PCLK2Config(uint32_t RCC_HCLK)
 661:Drivers/Src/stm32f10x_rcc.c **** {
 798              		.loc 1 661 1
 799              		.cfi_startproc
 800              		@ args = 0, pretend = 0, frame = 16
 801              		@ frame_needed = 1, uses_anonymous_args = 0
 802              		@ link register save eliminated.
 803 0000 80B4     		push	{r7}
 804              	.LCFI61:
 805              		.cfi_def_cfa_offset 4
 806              		.cfi_offset 7, -4
 807 0002 85B0     		sub	sp, sp, #20
 808              	.LCFI62:
 809              		.cfi_def_cfa_offset 24
 810 0004 00AF     		add	r7, sp, #0
 811              	.LCFI63:
 812              		.cfi_def_cfa_register 7
 813 0006 7860     		str	r0, [r7, #4]
 662:Drivers/Src/stm32f10x_rcc.c ****   uint32_t tmpreg = 0;
 814              		.loc 1 662 12
 815 0008 0023     		movs	r3, #0
 816 000a FB60     		str	r3, [r7, #12]
 663:Drivers/Src/stm32f10x_rcc.c ****   /* Check the parameters */
 664:Drivers/Src/stm32f10x_rcc.c ****   assert_param(IS_RCC_PCLK(RCC_HCLK));
 665:Drivers/Src/stm32f10x_rcc.c ****   tmpreg = RCC->CFGR;
 817              		.loc 1 665 15
 818 000c 094B     		ldr	r3, .L43
 819              		.loc 1 665 10
 820 000e 5B68     		ldr	r3, [r3, #4]
 821 0010 FB60     		str	r3, [r7, #12]
 666:Drivers/Src/stm32f10x_rcc.c ****   /* Clear PPRE2[2:0] bits */
 667:Drivers/Src/stm32f10x_rcc.c ****   tmpreg &= CFGR_PPRE2_Reset_Mask;
 822              		.loc 1 667 10
 823 0012 FB68     		ldr	r3, [r7, #12]
 824 0014 23F46053 		bic	r3, r3, #14336
 825 0018 FB60     		str	r3, [r7, #12]
 668:Drivers/Src/stm32f10x_rcc.c ****   /* Set PPRE2[2:0] bits according to RCC_HCLK value */
 669:Drivers/Src/stm32f10x_rcc.c ****   tmpreg |= RCC_HCLK << 3;
 826              		.loc 1 669 22
 827 001a 7B68     		ldr	r3, [r7, #4]
 828 001c DB00     		lsls	r3, r3, #3
 829              		.loc 1 669 10
 830 001e FA68     		ldr	r2, [r7, #12]
 831 0020 1343     		orrs	r3, r3, r2
 832 0022 FB60     		str	r3, [r7, #12]
 670:Drivers/Src/stm32f10x_rcc.c ****   /* Store the new value */
ARM GAS  /tmp/ccBfdNBe.s 			page 27


 671:Drivers/Src/stm32f10x_rcc.c ****   RCC->CFGR = tmpreg;
 833              		.loc 1 671 6
 834 0024 034A     		ldr	r2, .L43
 835              		.loc 1 671 13
 836 0026 FB68     		ldr	r3, [r7, #12]
 837 0028 5360     		str	r3, [r2, #4]
 672:Drivers/Src/stm32f10x_rcc.c **** }
 838              		.loc 1 672 1
 839 002a 00BF     		nop
 840 002c 1437     		adds	r7, r7, #20
 841              	.LCFI64:
 842              		.cfi_def_cfa_offset 4
 843 002e BD46     		mov	sp, r7
 844              	.LCFI65:
 845              		.cfi_def_cfa_register 13
 846              		@ sp needed
 847 0030 80BC     		pop	{r7}
 848              	.LCFI66:
 849              		.cfi_restore 7
 850              		.cfi_def_cfa_offset 0
 851 0032 7047     		bx	lr
 852              	.L44:
 853              		.align	2
 854              	.L43:
 855 0034 00100240 		.word	1073876992
 856              		.cfi_endproc
 857              	.LFE74:
 859              		.section	.text.RCC_ITConfig,"ax",%progbits
 860              		.align	1
 861              		.global	RCC_ITConfig
 862              		.syntax unified
 863              		.thumb
 864              		.thumb_func
 865              		.fpu softvfp
 867              	RCC_ITConfig:
 868              	.LFB75:
 673:Drivers/Src/stm32f10x_rcc.c **** 
 674:Drivers/Src/stm32f10x_rcc.c **** /**
 675:Drivers/Src/stm32f10x_rcc.c ****   * @brief  Enables or disables the specified RCC interrupts.
 676:Drivers/Src/stm32f10x_rcc.c ****   * @param  RCC_IT: specifies the RCC interrupt sources to be enabled or disabled.
 677:Drivers/Src/stm32f10x_rcc.c ****   * 
 678:Drivers/Src/stm32f10x_rcc.c ****   *   For @b STM32_Connectivity_line_devices, this parameter can be any combination
 679:Drivers/Src/stm32f10x_rcc.c ****   *   of the following values        
 680:Drivers/Src/stm32f10x_rcc.c ****   *     @arg RCC_IT_LSIRDY: LSI ready interrupt
 681:Drivers/Src/stm32f10x_rcc.c ****   *     @arg RCC_IT_LSERDY: LSE ready interrupt
 682:Drivers/Src/stm32f10x_rcc.c ****   *     @arg RCC_IT_HSIRDY: HSI ready interrupt
 683:Drivers/Src/stm32f10x_rcc.c ****   *     @arg RCC_IT_HSERDY: HSE ready interrupt
 684:Drivers/Src/stm32f10x_rcc.c ****   *     @arg RCC_IT_PLLRDY: PLL ready interrupt
 685:Drivers/Src/stm32f10x_rcc.c ****   *     @arg RCC_IT_PLL2RDY: PLL2 ready interrupt
 686:Drivers/Src/stm32f10x_rcc.c ****   *     @arg RCC_IT_PLL3RDY: PLL3 ready interrupt
 687:Drivers/Src/stm32f10x_rcc.c ****   * 
 688:Drivers/Src/stm32f10x_rcc.c ****   *   For @b other_STM32_devices, this parameter can be any combination of the 
 689:Drivers/Src/stm32f10x_rcc.c ****   *   following values        
 690:Drivers/Src/stm32f10x_rcc.c ****   *     @arg RCC_IT_LSIRDY: LSI ready interrupt
 691:Drivers/Src/stm32f10x_rcc.c ****   *     @arg RCC_IT_LSERDY: LSE ready interrupt
 692:Drivers/Src/stm32f10x_rcc.c ****   *     @arg RCC_IT_HSIRDY: HSI ready interrupt
 693:Drivers/Src/stm32f10x_rcc.c ****   *     @arg RCC_IT_HSERDY: HSE ready interrupt
ARM GAS  /tmp/ccBfdNBe.s 			page 28


 694:Drivers/Src/stm32f10x_rcc.c ****   *     @arg RCC_IT_PLLRDY: PLL ready interrupt
 695:Drivers/Src/stm32f10x_rcc.c ****   *       
 696:Drivers/Src/stm32f10x_rcc.c ****   * @param  NewState: new state of the specified RCC interrupts.
 697:Drivers/Src/stm32f10x_rcc.c ****   *   This parameter can be: ENABLE or DISABLE.
 698:Drivers/Src/stm32f10x_rcc.c ****   * @retval None
 699:Drivers/Src/stm32f10x_rcc.c ****   */
 700:Drivers/Src/stm32f10x_rcc.c **** void RCC_ITConfig(uint8_t RCC_IT, FunctionalState NewState)
 701:Drivers/Src/stm32f10x_rcc.c **** {
 869              		.loc 1 701 1
 870              		.cfi_startproc
 871              		@ args = 0, pretend = 0, frame = 8
 872              		@ frame_needed = 1, uses_anonymous_args = 0
 873              		@ link register save eliminated.
 874 0000 80B4     		push	{r7}
 875              	.LCFI67:
 876              		.cfi_def_cfa_offset 4
 877              		.cfi_offset 7, -4
 878 0002 83B0     		sub	sp, sp, #12
 879              	.LCFI68:
 880              		.cfi_def_cfa_offset 16
 881 0004 00AF     		add	r7, sp, #0
 882              	.LCFI69:
 883              		.cfi_def_cfa_register 7
 884 0006 0346     		mov	r3, r0
 885 0008 0A46     		mov	r2, r1
 886 000a FB71     		strb	r3, [r7, #7]
 887 000c 1346     		mov	r3, r2
 888 000e BB71     		strb	r3, [r7, #6]
 702:Drivers/Src/stm32f10x_rcc.c ****   /* Check the parameters */
 703:Drivers/Src/stm32f10x_rcc.c ****   assert_param(IS_RCC_IT(RCC_IT));
 704:Drivers/Src/stm32f10x_rcc.c ****   assert_param(IS_FUNCTIONAL_STATE(NewState));
 705:Drivers/Src/stm32f10x_rcc.c ****   if (NewState != DISABLE)
 889              		.loc 1 705 6
 890 0010 BB79     		ldrb	r3, [r7, #6]	@ zero_extendqisi2
 891 0012 002B     		cmp	r3, #0
 892 0014 08D0     		beq	.L46
 706:Drivers/Src/stm32f10x_rcc.c ****   {
 707:Drivers/Src/stm32f10x_rcc.c ****     /* Perform Byte access to RCC_CIR bits to enable the selected interrupts */
 708:Drivers/Src/stm32f10x_rcc.c ****     *(__IO uint8_t *) CIR_BYTE2_ADDRESS |= RCC_IT;
 893              		.loc 1 708 41
 894 0016 0C4B     		ldr	r3, .L49
 895 0018 1B78     		ldrb	r3, [r3]
 896 001a DAB2     		uxtb	r2, r3
 897 001c 0A49     		ldr	r1, .L49
 898 001e FB79     		ldrb	r3, [r7, #7]
 899 0020 1343     		orrs	r3, r3, r2
 900 0022 DBB2     		uxtb	r3, r3
 901 0024 0B70     		strb	r3, [r1]
 709:Drivers/Src/stm32f10x_rcc.c ****   }
 710:Drivers/Src/stm32f10x_rcc.c ****   else
 711:Drivers/Src/stm32f10x_rcc.c ****   {
 712:Drivers/Src/stm32f10x_rcc.c ****     /* Perform Byte access to RCC_CIR bits to disable the selected interrupts */
 713:Drivers/Src/stm32f10x_rcc.c ****     *(__IO uint8_t *) CIR_BYTE2_ADDRESS &= (uint8_t)~RCC_IT;
 714:Drivers/Src/stm32f10x_rcc.c ****   }
 715:Drivers/Src/stm32f10x_rcc.c **** }
 902              		.loc 1 715 1
 903 0026 09E0     		b	.L48
ARM GAS  /tmp/ccBfdNBe.s 			page 29


 904              	.L46:
 713:Drivers/Src/stm32f10x_rcc.c ****   }
 905              		.loc 1 713 41
 906 0028 074B     		ldr	r3, .L49
 907 002a 1B78     		ldrb	r3, [r3]
 908 002c DAB2     		uxtb	r2, r3
 713:Drivers/Src/stm32f10x_rcc.c ****   }
 909              		.loc 1 713 44
 910 002e FB79     		ldrb	r3, [r7, #7]
 911 0030 DB43     		mvns	r3, r3
 912 0032 DBB2     		uxtb	r3, r3
 713:Drivers/Src/stm32f10x_rcc.c ****   }
 913              		.loc 1 713 41
 914 0034 0449     		ldr	r1, .L49
 915 0036 1340     		ands	r3, r3, r2
 916 0038 DBB2     		uxtb	r3, r3
 917 003a 0B70     		strb	r3, [r1]
 918              	.L48:
 919              		.loc 1 715 1
 920 003c 00BF     		nop
 921 003e 0C37     		adds	r7, r7, #12
 922              	.LCFI70:
 923              		.cfi_def_cfa_offset 4
 924 0040 BD46     		mov	sp, r7
 925              	.LCFI71:
 926              		.cfi_def_cfa_register 13
 927              		@ sp needed
 928 0042 80BC     		pop	{r7}
 929              	.LCFI72:
 930              		.cfi_restore 7
 931              		.cfi_def_cfa_offset 0
 932 0044 7047     		bx	lr
 933              	.L50:
 934 0046 00BF     		.align	2
 935              	.L49:
 936 0048 09100240 		.word	1073877001
 937              		.cfi_endproc
 938              	.LFE75:
 940              		.section	.text.RCC_USBCLKConfig,"ax",%progbits
 941              		.align	1
 942              		.global	RCC_USBCLKConfig
 943              		.syntax unified
 944              		.thumb
 945              		.thumb_func
 946              		.fpu softvfp
 948              	RCC_USBCLKConfig:
 949              	.LFB76:
 716:Drivers/Src/stm32f10x_rcc.c **** 
 717:Drivers/Src/stm32f10x_rcc.c **** #ifndef STM32F10X_CL
 718:Drivers/Src/stm32f10x_rcc.c **** /**
 719:Drivers/Src/stm32f10x_rcc.c ****   * @brief  Configures the USB clock (USBCLK).
 720:Drivers/Src/stm32f10x_rcc.c ****   * @param  RCC_USBCLKSource: specifies the USB clock source. This clock is 
 721:Drivers/Src/stm32f10x_rcc.c ****   *   derived from the PLL output.
 722:Drivers/Src/stm32f10x_rcc.c ****   *   This parameter can be one of the following values:
 723:Drivers/Src/stm32f10x_rcc.c ****   *     @arg RCC_USBCLKSource_PLLCLK_1Div5: PLL clock divided by 1,5 selected as USB 
 724:Drivers/Src/stm32f10x_rcc.c ****   *                                     clock source
 725:Drivers/Src/stm32f10x_rcc.c ****   *     @arg RCC_USBCLKSource_PLLCLK_Div1: PLL clock selected as USB clock source
ARM GAS  /tmp/ccBfdNBe.s 			page 30


 726:Drivers/Src/stm32f10x_rcc.c ****   * @retval None
 727:Drivers/Src/stm32f10x_rcc.c ****   */
 728:Drivers/Src/stm32f10x_rcc.c **** void RCC_USBCLKConfig(uint32_t RCC_USBCLKSource)
 729:Drivers/Src/stm32f10x_rcc.c **** {
 950              		.loc 1 729 1
 951              		.cfi_startproc
 952              		@ args = 0, pretend = 0, frame = 8
 953              		@ frame_needed = 1, uses_anonymous_args = 0
 954              		@ link register save eliminated.
 955 0000 80B4     		push	{r7}
 956              	.LCFI73:
 957              		.cfi_def_cfa_offset 4
 958              		.cfi_offset 7, -4
 959 0002 83B0     		sub	sp, sp, #12
 960              	.LCFI74:
 961              		.cfi_def_cfa_offset 16
 962 0004 00AF     		add	r7, sp, #0
 963              	.LCFI75:
 964              		.cfi_def_cfa_register 7
 965 0006 7860     		str	r0, [r7, #4]
 730:Drivers/Src/stm32f10x_rcc.c ****   /* Check the parameters */
 731:Drivers/Src/stm32f10x_rcc.c ****   assert_param(IS_RCC_USBCLK_SOURCE(RCC_USBCLKSource));
 732:Drivers/Src/stm32f10x_rcc.c **** 
 733:Drivers/Src/stm32f10x_rcc.c ****   *(__IO uint32_t *) CFGR_USBPRE_BB = RCC_USBCLKSource;
 966              		.loc 1 733 3
 967 0008 034A     		ldr	r2, .L52
 968              		.loc 1 733 37
 969 000a 7B68     		ldr	r3, [r7, #4]
 970 000c 1360     		str	r3, [r2]
 734:Drivers/Src/stm32f10x_rcc.c **** }
 971              		.loc 1 734 1
 972 000e 00BF     		nop
 973 0010 0C37     		adds	r7, r7, #12
 974              	.LCFI76:
 975              		.cfi_def_cfa_offset 4
 976 0012 BD46     		mov	sp, r7
 977              	.LCFI77:
 978              		.cfi_def_cfa_register 13
 979              		@ sp needed
 980 0014 80BC     		pop	{r7}
 981              	.LCFI78:
 982              		.cfi_restore 7
 983              		.cfi_def_cfa_offset 0
 984 0016 7047     		bx	lr
 985              	.L53:
 986              		.align	2
 987              	.L52:
 988 0018 D8004242 		.word	1111621848
 989              		.cfi_endproc
 990              	.LFE76:
 992              		.section	.text.RCC_ADCCLKConfig,"ax",%progbits
 993              		.align	1
 994              		.global	RCC_ADCCLKConfig
 995              		.syntax unified
 996              		.thumb
 997              		.thumb_func
 998              		.fpu softvfp
ARM GAS  /tmp/ccBfdNBe.s 			page 31


 1000              	RCC_ADCCLKConfig:
 1001              	.LFB77:
 735:Drivers/Src/stm32f10x_rcc.c **** #else
 736:Drivers/Src/stm32f10x_rcc.c **** /**
 737:Drivers/Src/stm32f10x_rcc.c ****   * @brief  Configures the USB OTG FS clock (OTGFSCLK).
 738:Drivers/Src/stm32f10x_rcc.c ****   *   This function applies only to STM32 Connectivity line devices.
 739:Drivers/Src/stm32f10x_rcc.c ****   * @param  RCC_OTGFSCLKSource: specifies the USB OTG FS clock source.
 740:Drivers/Src/stm32f10x_rcc.c ****   *   This clock is derived from the PLL output.
 741:Drivers/Src/stm32f10x_rcc.c ****   *   This parameter can be one of the following values:
 742:Drivers/Src/stm32f10x_rcc.c ****   *     @arg  RCC_OTGFSCLKSource_PLLVCO_Div3: PLL VCO clock divided by 2 selected as USB OTG FS clo
 743:Drivers/Src/stm32f10x_rcc.c ****   *     @arg  RCC_OTGFSCLKSource_PLLVCO_Div2: PLL VCO clock divided by 2 selected as USB OTG FS clo
 744:Drivers/Src/stm32f10x_rcc.c ****   * @retval None
 745:Drivers/Src/stm32f10x_rcc.c ****   */
 746:Drivers/Src/stm32f10x_rcc.c **** void RCC_OTGFSCLKConfig(uint32_t RCC_OTGFSCLKSource)
 747:Drivers/Src/stm32f10x_rcc.c **** {
 748:Drivers/Src/stm32f10x_rcc.c ****   /* Check the parameters */
 749:Drivers/Src/stm32f10x_rcc.c ****   assert_param(IS_RCC_OTGFSCLK_SOURCE(RCC_OTGFSCLKSource));
 750:Drivers/Src/stm32f10x_rcc.c **** 
 751:Drivers/Src/stm32f10x_rcc.c ****   *(__IO uint32_t *) CFGR_OTGFSPRE_BB = RCC_OTGFSCLKSource;
 752:Drivers/Src/stm32f10x_rcc.c **** }
 753:Drivers/Src/stm32f10x_rcc.c **** #endif /* STM32F10X_CL */ 
 754:Drivers/Src/stm32f10x_rcc.c **** 
 755:Drivers/Src/stm32f10x_rcc.c **** /**
 756:Drivers/Src/stm32f10x_rcc.c ****   * @brief  Configures the ADC clock (ADCCLK).
 757:Drivers/Src/stm32f10x_rcc.c ****   * @param  RCC_PCLK2: defines the ADC clock divider. This clock is derived from 
 758:Drivers/Src/stm32f10x_rcc.c ****   *   the APB2 clock (PCLK2).
 759:Drivers/Src/stm32f10x_rcc.c ****   *   This parameter can be one of the following values:
 760:Drivers/Src/stm32f10x_rcc.c ****   *     @arg RCC_PCLK2_Div2: ADC clock = PCLK2/2
 761:Drivers/Src/stm32f10x_rcc.c ****   *     @arg RCC_PCLK2_Div4: ADC clock = PCLK2/4
 762:Drivers/Src/stm32f10x_rcc.c ****   *     @arg RCC_PCLK2_Div6: ADC clock = PCLK2/6
 763:Drivers/Src/stm32f10x_rcc.c ****   *     @arg RCC_PCLK2_Div8: ADC clock = PCLK2/8
 764:Drivers/Src/stm32f10x_rcc.c ****   * @retval None
 765:Drivers/Src/stm32f10x_rcc.c ****   */
 766:Drivers/Src/stm32f10x_rcc.c **** void RCC_ADCCLKConfig(uint32_t RCC_PCLK2)
 767:Drivers/Src/stm32f10x_rcc.c **** {
 1002              		.loc 1 767 1
 1003              		.cfi_startproc
 1004              		@ args = 0, pretend = 0, frame = 16
 1005              		@ frame_needed = 1, uses_anonymous_args = 0
 1006              		@ link register save eliminated.
 1007 0000 80B4     		push	{r7}
 1008              	.LCFI79:
 1009              		.cfi_def_cfa_offset 4
 1010              		.cfi_offset 7, -4
 1011 0002 85B0     		sub	sp, sp, #20
 1012              	.LCFI80:
 1013              		.cfi_def_cfa_offset 24
 1014 0004 00AF     		add	r7, sp, #0
 1015              	.LCFI81:
 1016              		.cfi_def_cfa_register 7
 1017 0006 7860     		str	r0, [r7, #4]
 768:Drivers/Src/stm32f10x_rcc.c ****   uint32_t tmpreg = 0;
 1018              		.loc 1 768 12
 1019 0008 0023     		movs	r3, #0
 1020 000a FB60     		str	r3, [r7, #12]
 769:Drivers/Src/stm32f10x_rcc.c ****   /* Check the parameters */
 770:Drivers/Src/stm32f10x_rcc.c ****   assert_param(IS_RCC_ADCCLK(RCC_PCLK2));
ARM GAS  /tmp/ccBfdNBe.s 			page 32


 771:Drivers/Src/stm32f10x_rcc.c ****   tmpreg = RCC->CFGR;
 1021              		.loc 1 771 15
 1022 000c 094B     		ldr	r3, .L55
 1023              		.loc 1 771 10
 1024 000e 5B68     		ldr	r3, [r3, #4]
 1025 0010 FB60     		str	r3, [r7, #12]
 772:Drivers/Src/stm32f10x_rcc.c ****   /* Clear ADCPRE[1:0] bits */
 773:Drivers/Src/stm32f10x_rcc.c ****   tmpreg &= CFGR_ADCPRE_Reset_Mask;
 1026              		.loc 1 773 10
 1027 0012 FB68     		ldr	r3, [r7, #12]
 1028 0014 23F44043 		bic	r3, r3, #49152
 1029 0018 FB60     		str	r3, [r7, #12]
 774:Drivers/Src/stm32f10x_rcc.c ****   /* Set ADCPRE[1:0] bits according to RCC_PCLK2 value */
 775:Drivers/Src/stm32f10x_rcc.c ****   tmpreg |= RCC_PCLK2;
 1030              		.loc 1 775 10
 1031 001a FA68     		ldr	r2, [r7, #12]
 1032 001c 7B68     		ldr	r3, [r7, #4]
 1033 001e 1343     		orrs	r3, r3, r2
 1034 0020 FB60     		str	r3, [r7, #12]
 776:Drivers/Src/stm32f10x_rcc.c ****   /* Store the new value */
 777:Drivers/Src/stm32f10x_rcc.c ****   RCC->CFGR = tmpreg;
 1035              		.loc 1 777 6
 1036 0022 044A     		ldr	r2, .L55
 1037              		.loc 1 777 13
 1038 0024 FB68     		ldr	r3, [r7, #12]
 1039 0026 5360     		str	r3, [r2, #4]
 778:Drivers/Src/stm32f10x_rcc.c **** }
 1040              		.loc 1 778 1
 1041 0028 00BF     		nop
 1042 002a 1437     		adds	r7, r7, #20
 1043              	.LCFI82:
 1044              		.cfi_def_cfa_offset 4
 1045 002c BD46     		mov	sp, r7
 1046              	.LCFI83:
 1047              		.cfi_def_cfa_register 13
 1048              		@ sp needed
 1049 002e 80BC     		pop	{r7}
 1050              	.LCFI84:
 1051              		.cfi_restore 7
 1052              		.cfi_def_cfa_offset 0
 1053 0030 7047     		bx	lr
 1054              	.L56:
 1055 0032 00BF     		.align	2
 1056              	.L55:
 1057 0034 00100240 		.word	1073876992
 1058              		.cfi_endproc
 1059              	.LFE77:
 1061              		.section	.text.RCC_LSEConfig,"ax",%progbits
 1062              		.align	1
 1063              		.global	RCC_LSEConfig
 1064              		.syntax unified
 1065              		.thumb
 1066              		.thumb_func
 1067              		.fpu softvfp
 1069              	RCC_LSEConfig:
 1070              	.LFB78:
 779:Drivers/Src/stm32f10x_rcc.c **** 
ARM GAS  /tmp/ccBfdNBe.s 			page 33


 780:Drivers/Src/stm32f10x_rcc.c **** #ifdef STM32F10X_CL
 781:Drivers/Src/stm32f10x_rcc.c **** /**
 782:Drivers/Src/stm32f10x_rcc.c ****   * @brief  Configures the I2S2 clock source(I2S2CLK).
 783:Drivers/Src/stm32f10x_rcc.c ****   * @note
 784:Drivers/Src/stm32f10x_rcc.c ****   *   - This function must be called before enabling I2S2 APB clock.
 785:Drivers/Src/stm32f10x_rcc.c ****   *   - This function applies only to STM32 Connectivity line devices.
 786:Drivers/Src/stm32f10x_rcc.c ****   * @param  RCC_I2S2CLKSource: specifies the I2S2 clock source.
 787:Drivers/Src/stm32f10x_rcc.c ****   *   This parameter can be one of the following values:
 788:Drivers/Src/stm32f10x_rcc.c ****   *     @arg RCC_I2S2CLKSource_SYSCLK: system clock selected as I2S2 clock entry
 789:Drivers/Src/stm32f10x_rcc.c ****   *     @arg RCC_I2S2CLKSource_PLL3_VCO: PLL3 VCO clock selected as I2S2 clock entry
 790:Drivers/Src/stm32f10x_rcc.c ****   * @retval None
 791:Drivers/Src/stm32f10x_rcc.c ****   */
 792:Drivers/Src/stm32f10x_rcc.c **** void RCC_I2S2CLKConfig(uint32_t RCC_I2S2CLKSource)
 793:Drivers/Src/stm32f10x_rcc.c **** {
 794:Drivers/Src/stm32f10x_rcc.c ****   /* Check the parameters */
 795:Drivers/Src/stm32f10x_rcc.c ****   assert_param(IS_RCC_I2S2CLK_SOURCE(RCC_I2S2CLKSource));
 796:Drivers/Src/stm32f10x_rcc.c **** 
 797:Drivers/Src/stm32f10x_rcc.c ****   *(__IO uint32_t *) CFGR2_I2S2SRC_BB = RCC_I2S2CLKSource;
 798:Drivers/Src/stm32f10x_rcc.c **** }
 799:Drivers/Src/stm32f10x_rcc.c **** 
 800:Drivers/Src/stm32f10x_rcc.c **** /**
 801:Drivers/Src/stm32f10x_rcc.c ****   * @brief  Configures the I2S3 clock source(I2S2CLK).
 802:Drivers/Src/stm32f10x_rcc.c ****   * @note
 803:Drivers/Src/stm32f10x_rcc.c ****   *   - This function must be called before enabling I2S3 APB clock.
 804:Drivers/Src/stm32f10x_rcc.c ****   *   - This function applies only to STM32 Connectivity line devices.
 805:Drivers/Src/stm32f10x_rcc.c ****   * @param  RCC_I2S3CLKSource: specifies the I2S3 clock source.
 806:Drivers/Src/stm32f10x_rcc.c ****   *   This parameter can be one of the following values:
 807:Drivers/Src/stm32f10x_rcc.c ****   *     @arg RCC_I2S3CLKSource_SYSCLK: system clock selected as I2S3 clock entry
 808:Drivers/Src/stm32f10x_rcc.c ****   *     @arg RCC_I2S3CLKSource_PLL3_VCO: PLL3 VCO clock selected as I2S3 clock entry
 809:Drivers/Src/stm32f10x_rcc.c ****   * @retval None
 810:Drivers/Src/stm32f10x_rcc.c ****   */
 811:Drivers/Src/stm32f10x_rcc.c **** void RCC_I2S3CLKConfig(uint32_t RCC_I2S3CLKSource)
 812:Drivers/Src/stm32f10x_rcc.c **** {
 813:Drivers/Src/stm32f10x_rcc.c ****   /* Check the parameters */
 814:Drivers/Src/stm32f10x_rcc.c ****   assert_param(IS_RCC_I2S3CLK_SOURCE(RCC_I2S3CLKSource));
 815:Drivers/Src/stm32f10x_rcc.c **** 
 816:Drivers/Src/stm32f10x_rcc.c ****   *(__IO uint32_t *) CFGR2_I2S3SRC_BB = RCC_I2S3CLKSource;
 817:Drivers/Src/stm32f10x_rcc.c **** }
 818:Drivers/Src/stm32f10x_rcc.c **** #endif /* STM32F10X_CL */
 819:Drivers/Src/stm32f10x_rcc.c **** 
 820:Drivers/Src/stm32f10x_rcc.c **** /**
 821:Drivers/Src/stm32f10x_rcc.c ****   * @brief  Configures the External Low Speed oscillator (LSE).
 822:Drivers/Src/stm32f10x_rcc.c ****   * @param  RCC_LSE: specifies the new state of the LSE.
 823:Drivers/Src/stm32f10x_rcc.c ****   *   This parameter can be one of the following values:
 824:Drivers/Src/stm32f10x_rcc.c ****   *     @arg RCC_LSE_OFF: LSE oscillator OFF
 825:Drivers/Src/stm32f10x_rcc.c ****   *     @arg RCC_LSE_ON: LSE oscillator ON
 826:Drivers/Src/stm32f10x_rcc.c ****   *     @arg RCC_LSE_Bypass: LSE oscillator bypassed with external clock
 827:Drivers/Src/stm32f10x_rcc.c ****   * @retval None
 828:Drivers/Src/stm32f10x_rcc.c ****   */
 829:Drivers/Src/stm32f10x_rcc.c **** void RCC_LSEConfig(uint8_t RCC_LSE)
 830:Drivers/Src/stm32f10x_rcc.c **** {
 1071              		.loc 1 830 1
 1072              		.cfi_startproc
 1073              		@ args = 0, pretend = 0, frame = 8
 1074              		@ frame_needed = 1, uses_anonymous_args = 0
 1075              		@ link register save eliminated.
 1076 0000 80B4     		push	{r7}
ARM GAS  /tmp/ccBfdNBe.s 			page 34


 1077              	.LCFI85:
 1078              		.cfi_def_cfa_offset 4
 1079              		.cfi_offset 7, -4
 1080 0002 83B0     		sub	sp, sp, #12
 1081              	.LCFI86:
 1082              		.cfi_def_cfa_offset 16
 1083 0004 00AF     		add	r7, sp, #0
 1084              	.LCFI87:
 1085              		.cfi_def_cfa_register 7
 1086 0006 0346     		mov	r3, r0
 1087 0008 FB71     		strb	r3, [r7, #7]
 831:Drivers/Src/stm32f10x_rcc.c ****   /* Check the parameters */
 832:Drivers/Src/stm32f10x_rcc.c ****   assert_param(IS_RCC_LSE(RCC_LSE));
 833:Drivers/Src/stm32f10x_rcc.c ****   /* Reset LSEON and LSEBYP bits before configuring the LSE ------------------*/
 834:Drivers/Src/stm32f10x_rcc.c ****   /* Reset LSEON bit */
 835:Drivers/Src/stm32f10x_rcc.c ****   *(__IO uint8_t *) BDCR_ADDRESS = RCC_LSE_OFF;
 1088              		.loc 1 835 3
 1089 000a 0C4B     		ldr	r3, .L62
 1090              		.loc 1 835 34
 1091 000c 0022     		movs	r2, #0
 1092 000e 1A70     		strb	r2, [r3]
 836:Drivers/Src/stm32f10x_rcc.c ****   /* Reset LSEBYP bit */
 837:Drivers/Src/stm32f10x_rcc.c ****   *(__IO uint8_t *) BDCR_ADDRESS = RCC_LSE_OFF;
 1093              		.loc 1 837 3
 1094 0010 0A4B     		ldr	r3, .L62
 1095              		.loc 1 837 34
 1096 0012 0022     		movs	r2, #0
 1097 0014 1A70     		strb	r2, [r3]
 838:Drivers/Src/stm32f10x_rcc.c ****   /* Configure LSE (RCC_LSE_OFF is already covered by the code section above) */
 839:Drivers/Src/stm32f10x_rcc.c ****   switch(RCC_LSE)
 1098              		.loc 1 839 3
 1099 0016 FB79     		ldrb	r3, [r7, #7]	@ zero_extendqisi2
 1100 0018 012B     		cmp	r3, #1
 1101 001a 02D0     		beq	.L58
 1102 001c 042B     		cmp	r3, #4
 1103 001e 04D0     		beq	.L59
 840:Drivers/Src/stm32f10x_rcc.c ****   {
 841:Drivers/Src/stm32f10x_rcc.c ****     case RCC_LSE_ON:
 842:Drivers/Src/stm32f10x_rcc.c ****       /* Set LSEON bit */
 843:Drivers/Src/stm32f10x_rcc.c ****       *(__IO uint8_t *) BDCR_ADDRESS = RCC_LSE_ON;
 844:Drivers/Src/stm32f10x_rcc.c ****       break;
 845:Drivers/Src/stm32f10x_rcc.c ****       
 846:Drivers/Src/stm32f10x_rcc.c ****     case RCC_LSE_Bypass:
 847:Drivers/Src/stm32f10x_rcc.c ****       /* Set LSEBYP and LSEON bits */
 848:Drivers/Src/stm32f10x_rcc.c ****       *(__IO uint8_t *) BDCR_ADDRESS = RCC_LSE_Bypass | RCC_LSE_ON;
 849:Drivers/Src/stm32f10x_rcc.c ****       break;            
 850:Drivers/Src/stm32f10x_rcc.c ****       
 851:Drivers/Src/stm32f10x_rcc.c ****     default:
 852:Drivers/Src/stm32f10x_rcc.c ****       break;      
 1104              		.loc 1 852 7
 1105 0020 07E0     		b	.L61
 1106              	.L58:
 843:Drivers/Src/stm32f10x_rcc.c ****       break;
 1107              		.loc 1 843 7
 1108 0022 064B     		ldr	r3, .L62
 843:Drivers/Src/stm32f10x_rcc.c ****       break;
 1109              		.loc 1 843 38
ARM GAS  /tmp/ccBfdNBe.s 			page 35


 1110 0024 0122     		movs	r2, #1
 1111 0026 1A70     		strb	r2, [r3]
 844:Drivers/Src/stm32f10x_rcc.c ****       
 1112              		.loc 1 844 7
 1113 0028 03E0     		b	.L61
 1114              	.L59:
 848:Drivers/Src/stm32f10x_rcc.c ****       break;            
 1115              		.loc 1 848 7
 1116 002a 044B     		ldr	r3, .L62
 848:Drivers/Src/stm32f10x_rcc.c ****       break;            
 1117              		.loc 1 848 38
 1118 002c 0522     		movs	r2, #5
 1119 002e 1A70     		strb	r2, [r3]
 849:Drivers/Src/stm32f10x_rcc.c ****       
 1120              		.loc 1 849 7
 1121 0030 00BF     		nop
 1122              	.L61:
 853:Drivers/Src/stm32f10x_rcc.c ****   }
 854:Drivers/Src/stm32f10x_rcc.c **** }
 1123              		.loc 1 854 1
 1124 0032 00BF     		nop
 1125 0034 0C37     		adds	r7, r7, #12
 1126              	.LCFI88:
 1127              		.cfi_def_cfa_offset 4
 1128 0036 BD46     		mov	sp, r7
 1129              	.LCFI89:
 1130              		.cfi_def_cfa_register 13
 1131              		@ sp needed
 1132 0038 80BC     		pop	{r7}
 1133              	.LCFI90:
 1134              		.cfi_restore 7
 1135              		.cfi_def_cfa_offset 0
 1136 003a 7047     		bx	lr
 1137              	.L63:
 1138              		.align	2
 1139              	.L62:
 1140 003c 20100240 		.word	1073877024
 1141              		.cfi_endproc
 1142              	.LFE78:
 1144              		.section	.text.RCC_LSICmd,"ax",%progbits
 1145              		.align	1
 1146              		.global	RCC_LSICmd
 1147              		.syntax unified
 1148              		.thumb
 1149              		.thumb_func
 1150              		.fpu softvfp
 1152              	RCC_LSICmd:
 1153              	.LFB79:
 855:Drivers/Src/stm32f10x_rcc.c **** 
 856:Drivers/Src/stm32f10x_rcc.c **** /**
 857:Drivers/Src/stm32f10x_rcc.c ****   * @brief  Enables or disables the Internal Low Speed oscillator (LSI).
 858:Drivers/Src/stm32f10x_rcc.c ****   * @note   LSI can not be disabled if the IWDG is running.
 859:Drivers/Src/stm32f10x_rcc.c ****   * @param  NewState: new state of the LSI. This parameter can be: ENABLE or DISABLE.
 860:Drivers/Src/stm32f10x_rcc.c ****   * @retval None
 861:Drivers/Src/stm32f10x_rcc.c ****   */
 862:Drivers/Src/stm32f10x_rcc.c **** void RCC_LSICmd(FunctionalState NewState)
 863:Drivers/Src/stm32f10x_rcc.c **** {
ARM GAS  /tmp/ccBfdNBe.s 			page 36


 1154              		.loc 1 863 1
 1155              		.cfi_startproc
 1156              		@ args = 0, pretend = 0, frame = 8
 1157              		@ frame_needed = 1, uses_anonymous_args = 0
 1158              		@ link register save eliminated.
 1159 0000 80B4     		push	{r7}
 1160              	.LCFI91:
 1161              		.cfi_def_cfa_offset 4
 1162              		.cfi_offset 7, -4
 1163 0002 83B0     		sub	sp, sp, #12
 1164              	.LCFI92:
 1165              		.cfi_def_cfa_offset 16
 1166 0004 00AF     		add	r7, sp, #0
 1167              	.LCFI93:
 1168              		.cfi_def_cfa_register 7
 1169 0006 0346     		mov	r3, r0
 1170 0008 FB71     		strb	r3, [r7, #7]
 864:Drivers/Src/stm32f10x_rcc.c ****   /* Check the parameters */
 865:Drivers/Src/stm32f10x_rcc.c ****   assert_param(IS_FUNCTIONAL_STATE(NewState));
 866:Drivers/Src/stm32f10x_rcc.c ****   *(__IO uint32_t *) CSR_LSION_BB = (uint32_t)NewState;
 1171              		.loc 1 866 3
 1172 000a 044A     		ldr	r2, .L65
 1173              		.loc 1 866 37
 1174 000c FB79     		ldrb	r3, [r7, #7]	@ zero_extendqisi2
 1175              		.loc 1 866 35
 1176 000e 1360     		str	r3, [r2]
 867:Drivers/Src/stm32f10x_rcc.c **** }
 1177              		.loc 1 867 1
 1178 0010 00BF     		nop
 1179 0012 0C37     		adds	r7, r7, #12
 1180              	.LCFI94:
 1181              		.cfi_def_cfa_offset 4
 1182 0014 BD46     		mov	sp, r7
 1183              	.LCFI95:
 1184              		.cfi_def_cfa_register 13
 1185              		@ sp needed
 1186 0016 80BC     		pop	{r7}
 1187              	.LCFI96:
 1188              		.cfi_restore 7
 1189              		.cfi_def_cfa_offset 0
 1190 0018 7047     		bx	lr
 1191              	.L66:
 1192 001a 00BF     		.align	2
 1193              	.L65:
 1194 001c 80044242 		.word	1111622784
 1195              		.cfi_endproc
 1196              	.LFE79:
 1198              		.section	.text.RCC_RTCCLKConfig,"ax",%progbits
 1199              		.align	1
 1200              		.global	RCC_RTCCLKConfig
 1201              		.syntax unified
 1202              		.thumb
 1203              		.thumb_func
 1204              		.fpu softvfp
 1206              	RCC_RTCCLKConfig:
 1207              	.LFB80:
 868:Drivers/Src/stm32f10x_rcc.c **** 
ARM GAS  /tmp/ccBfdNBe.s 			page 37


 869:Drivers/Src/stm32f10x_rcc.c **** /**
 870:Drivers/Src/stm32f10x_rcc.c ****   * @brief  Configures the RTC clock (RTCCLK).
 871:Drivers/Src/stm32f10x_rcc.c ****   * @note   Once the RTC clock is selected it can't be changed unless the Backup domain is reset.
 872:Drivers/Src/stm32f10x_rcc.c ****   * @param  RCC_RTCCLKSource: specifies the RTC clock source.
 873:Drivers/Src/stm32f10x_rcc.c ****   *   This parameter can be one of the following values:
 874:Drivers/Src/stm32f10x_rcc.c ****   *     @arg RCC_RTCCLKSource_LSE: LSE selected as RTC clock
 875:Drivers/Src/stm32f10x_rcc.c ****   *     @arg RCC_RTCCLKSource_LSI: LSI selected as RTC clock
 876:Drivers/Src/stm32f10x_rcc.c ****   *     @arg RCC_RTCCLKSource_HSE_Div128: HSE clock divided by 128 selected as RTC clock
 877:Drivers/Src/stm32f10x_rcc.c ****   * @retval None
 878:Drivers/Src/stm32f10x_rcc.c ****   */
 879:Drivers/Src/stm32f10x_rcc.c **** void RCC_RTCCLKConfig(uint32_t RCC_RTCCLKSource)
 880:Drivers/Src/stm32f10x_rcc.c **** {
 1208              		.loc 1 880 1
 1209              		.cfi_startproc
 1210              		@ args = 0, pretend = 0, frame = 8
 1211              		@ frame_needed = 1, uses_anonymous_args = 0
 1212              		@ link register save eliminated.
 1213 0000 80B4     		push	{r7}
 1214              	.LCFI97:
 1215              		.cfi_def_cfa_offset 4
 1216              		.cfi_offset 7, -4
 1217 0002 83B0     		sub	sp, sp, #12
 1218              	.LCFI98:
 1219              		.cfi_def_cfa_offset 16
 1220 0004 00AF     		add	r7, sp, #0
 1221              	.LCFI99:
 1222              		.cfi_def_cfa_register 7
 1223 0006 7860     		str	r0, [r7, #4]
 881:Drivers/Src/stm32f10x_rcc.c ****   /* Check the parameters */
 882:Drivers/Src/stm32f10x_rcc.c ****   assert_param(IS_RCC_RTCCLK_SOURCE(RCC_RTCCLKSource));
 883:Drivers/Src/stm32f10x_rcc.c ****   /* Select the RTC clock source */
 884:Drivers/Src/stm32f10x_rcc.c ****   RCC->BDCR |= RCC_RTCCLKSource;
 1224              		.loc 1 884 13
 1225 0008 054B     		ldr	r3, .L68
 1226 000a 1A6A     		ldr	r2, [r3, #32]
 1227 000c 0449     		ldr	r1, .L68
 1228 000e 7B68     		ldr	r3, [r7, #4]
 1229 0010 1343     		orrs	r3, r3, r2
 1230 0012 0B62     		str	r3, [r1, #32]
 885:Drivers/Src/stm32f10x_rcc.c **** }
 1231              		.loc 1 885 1
 1232 0014 00BF     		nop
 1233 0016 0C37     		adds	r7, r7, #12
 1234              	.LCFI100:
 1235              		.cfi_def_cfa_offset 4
 1236 0018 BD46     		mov	sp, r7
 1237              	.LCFI101:
 1238              		.cfi_def_cfa_register 13
 1239              		@ sp needed
 1240 001a 80BC     		pop	{r7}
 1241              	.LCFI102:
 1242              		.cfi_restore 7
 1243              		.cfi_def_cfa_offset 0
 1244 001c 7047     		bx	lr
 1245              	.L69:
 1246 001e 00BF     		.align	2
 1247              	.L68:
ARM GAS  /tmp/ccBfdNBe.s 			page 38


 1248 0020 00100240 		.word	1073876992
 1249              		.cfi_endproc
 1250              	.LFE80:
 1252              		.section	.text.RCC_RTCCLKCmd,"ax",%progbits
 1253              		.align	1
 1254              		.global	RCC_RTCCLKCmd
 1255              		.syntax unified
 1256              		.thumb
 1257              		.thumb_func
 1258              		.fpu softvfp
 1260              	RCC_RTCCLKCmd:
 1261              	.LFB81:
 886:Drivers/Src/stm32f10x_rcc.c **** 
 887:Drivers/Src/stm32f10x_rcc.c **** /**
 888:Drivers/Src/stm32f10x_rcc.c ****   * @brief  Enables or disables the RTC clock.
 889:Drivers/Src/stm32f10x_rcc.c ****   * @note   This function must be used only after the RTC clock was selected using the RCC_RTCCLKCo
 890:Drivers/Src/stm32f10x_rcc.c ****   * @param  NewState: new state of the RTC clock. This parameter can be: ENABLE or DISABLE.
 891:Drivers/Src/stm32f10x_rcc.c ****   * @retval None
 892:Drivers/Src/stm32f10x_rcc.c ****   */
 893:Drivers/Src/stm32f10x_rcc.c **** void RCC_RTCCLKCmd(FunctionalState NewState)
 894:Drivers/Src/stm32f10x_rcc.c **** {
 1262              		.loc 1 894 1
 1263              		.cfi_startproc
 1264              		@ args = 0, pretend = 0, frame = 8
 1265              		@ frame_needed = 1, uses_anonymous_args = 0
 1266              		@ link register save eliminated.
 1267 0000 80B4     		push	{r7}
 1268              	.LCFI103:
 1269              		.cfi_def_cfa_offset 4
 1270              		.cfi_offset 7, -4
 1271 0002 83B0     		sub	sp, sp, #12
 1272              	.LCFI104:
 1273              		.cfi_def_cfa_offset 16
 1274 0004 00AF     		add	r7, sp, #0
 1275              	.LCFI105:
 1276              		.cfi_def_cfa_register 7
 1277 0006 0346     		mov	r3, r0
 1278 0008 FB71     		strb	r3, [r7, #7]
 895:Drivers/Src/stm32f10x_rcc.c ****   /* Check the parameters */
 896:Drivers/Src/stm32f10x_rcc.c ****   assert_param(IS_FUNCTIONAL_STATE(NewState));
 897:Drivers/Src/stm32f10x_rcc.c ****   *(__IO uint32_t *) BDCR_RTCEN_BB = (uint32_t)NewState;
 1279              		.loc 1 897 3
 1280 000a 044A     		ldr	r2, .L71
 1281              		.loc 1 897 38
 1282 000c FB79     		ldrb	r3, [r7, #7]	@ zero_extendqisi2
 1283              		.loc 1 897 36
 1284 000e 1360     		str	r3, [r2]
 898:Drivers/Src/stm32f10x_rcc.c **** }
 1285              		.loc 1 898 1
 1286 0010 00BF     		nop
 1287 0012 0C37     		adds	r7, r7, #12
 1288              	.LCFI106:
 1289              		.cfi_def_cfa_offset 4
 1290 0014 BD46     		mov	sp, r7
 1291              	.LCFI107:
 1292              		.cfi_def_cfa_register 13
 1293              		@ sp needed
ARM GAS  /tmp/ccBfdNBe.s 			page 39


 1294 0016 80BC     		pop	{r7}
 1295              	.LCFI108:
 1296              		.cfi_restore 7
 1297              		.cfi_def_cfa_offset 0
 1298 0018 7047     		bx	lr
 1299              	.L72:
 1300 001a 00BF     		.align	2
 1301              	.L71:
 1302 001c 3C044242 		.word	1111622716
 1303              		.cfi_endproc
 1304              	.LFE81:
 1306              		.section	.text.RCC_GetClocksFreq,"ax",%progbits
 1307              		.align	1
 1308              		.global	RCC_GetClocksFreq
 1309              		.syntax unified
 1310              		.thumb
 1311              		.thumb_func
 1312              		.fpu softvfp
 1314              	RCC_GetClocksFreq:
 1315              	.LFB82:
 899:Drivers/Src/stm32f10x_rcc.c **** 
 900:Drivers/Src/stm32f10x_rcc.c **** /**
 901:Drivers/Src/stm32f10x_rcc.c ****   * @brief  Returns the frequencies of different on chip clocks.
 902:Drivers/Src/stm32f10x_rcc.c ****   * @param  RCC_Clocks: pointer to a RCC_ClocksTypeDef structure which will hold
 903:Drivers/Src/stm32f10x_rcc.c ****   *         the clocks frequencies.
 904:Drivers/Src/stm32f10x_rcc.c ****   * @note   The result of this function could be not correct when using 
 905:Drivers/Src/stm32f10x_rcc.c ****   *         fractional value for HSE crystal.  
 906:Drivers/Src/stm32f10x_rcc.c ****   * @retval None
 907:Drivers/Src/stm32f10x_rcc.c ****   */
 908:Drivers/Src/stm32f10x_rcc.c **** void RCC_GetClocksFreq(RCC_ClocksTypeDef* RCC_Clocks)
 909:Drivers/Src/stm32f10x_rcc.c **** {
 1316              		.loc 1 909 1
 1317              		.cfi_startproc
 1318              		@ args = 0, pretend = 0, frame = 24
 1319              		@ frame_needed = 1, uses_anonymous_args = 0
 1320              		@ link register save eliminated.
 1321 0000 80B4     		push	{r7}
 1322              	.LCFI109:
 1323              		.cfi_def_cfa_offset 4
 1324              		.cfi_offset 7, -4
 1325 0002 87B0     		sub	sp, sp, #28
 1326              	.LCFI110:
 1327              		.cfi_def_cfa_offset 32
 1328 0004 00AF     		add	r7, sp, #0
 1329              	.LCFI111:
 1330              		.cfi_def_cfa_register 7
 1331 0006 7860     		str	r0, [r7, #4]
 910:Drivers/Src/stm32f10x_rcc.c ****   uint32_t tmp = 0, pllmull = 0, pllsource = 0, presc = 0;
 1332              		.loc 1 910 12
 1333 0008 0023     		movs	r3, #0
 1334 000a 7B61     		str	r3, [r7, #20]
 1335              		.loc 1 910 21
 1336 000c 0023     		movs	r3, #0
 1337 000e 3B61     		str	r3, [r7, #16]
 1338              		.loc 1 910 34
 1339 0010 0023     		movs	r3, #0
 1340 0012 FB60     		str	r3, [r7, #12]
ARM GAS  /tmp/ccBfdNBe.s 			page 40


 1341              		.loc 1 910 49
 1342 0014 0023     		movs	r3, #0
 1343 0016 BB60     		str	r3, [r7, #8]
 911:Drivers/Src/stm32f10x_rcc.c **** 
 912:Drivers/Src/stm32f10x_rcc.c **** #ifdef  STM32F10X_CL
 913:Drivers/Src/stm32f10x_rcc.c ****   uint32_t prediv1source = 0, prediv1factor = 0, prediv2factor = 0, pll2mull = 0;
 914:Drivers/Src/stm32f10x_rcc.c **** #endif /* STM32F10X_CL */
 915:Drivers/Src/stm32f10x_rcc.c **** 
 916:Drivers/Src/stm32f10x_rcc.c **** #if defined (STM32F10X_LD_VL) || defined (STM32F10X_MD_VL) || defined (STM32F10X_HD_VL)
 917:Drivers/Src/stm32f10x_rcc.c ****   uint32_t prediv1factor = 0;
 918:Drivers/Src/stm32f10x_rcc.c **** #endif
 919:Drivers/Src/stm32f10x_rcc.c ****     
 920:Drivers/Src/stm32f10x_rcc.c ****   /* Get SYSCLK source -------------------------------------------------------*/
 921:Drivers/Src/stm32f10x_rcc.c ****   tmp = RCC->CFGR & CFGR_SWS_Mask;
 1344              		.loc 1 921 12
 1345 0018 4F4B     		ldr	r3, .L82
 1346 001a 5B68     		ldr	r3, [r3, #4]
 1347              		.loc 1 921 7
 1348 001c 03F00C03 		and	r3, r3, #12
 1349 0020 7B61     		str	r3, [r7, #20]
 922:Drivers/Src/stm32f10x_rcc.c ****   
 923:Drivers/Src/stm32f10x_rcc.c ****   switch (tmp)
 1350              		.loc 1 923 3
 1351 0022 7B69     		ldr	r3, [r7, #20]
 1352 0024 082B     		cmp	r3, #8
 1353 0026 11D0     		beq	.L74
 1354 0028 7B69     		ldr	r3, [r7, #20]
 1355 002a 082B     		cmp	r3, #8
 1356 002c 3AD8     		bhi	.L75
 1357 002e 7B69     		ldr	r3, [r7, #20]
 1358 0030 002B     		cmp	r3, #0
 1359 0032 03D0     		beq	.L76
 1360 0034 7B69     		ldr	r3, [r7, #20]
 1361 0036 042B     		cmp	r3, #4
 1362 0038 04D0     		beq	.L77
 1363 003a 33E0     		b	.L75
 1364              	.L76:
 924:Drivers/Src/stm32f10x_rcc.c ****   {
 925:Drivers/Src/stm32f10x_rcc.c ****     case 0x00:  /* HSI used as system clock */
 926:Drivers/Src/stm32f10x_rcc.c ****       RCC_Clocks->SYSCLK_Frequency = HSI_VALUE;
 1365              		.loc 1 926 36
 1366 003c 7B68     		ldr	r3, [r7, #4]
 1367 003e 474A     		ldr	r2, .L82+4
 1368 0040 1A60     		str	r2, [r3]
 927:Drivers/Src/stm32f10x_rcc.c ****       break;
 1369              		.loc 1 927 7
 1370 0042 33E0     		b	.L78
 1371              	.L77:
 928:Drivers/Src/stm32f10x_rcc.c ****     case 0x04:  /* HSE used as system clock */
 929:Drivers/Src/stm32f10x_rcc.c ****       RCC_Clocks->SYSCLK_Frequency = HSE_VALUE;
 1372              		.loc 1 929 36
 1373 0044 7B68     		ldr	r3, [r7, #4]
 1374 0046 454A     		ldr	r2, .L82+4
 1375 0048 1A60     		str	r2, [r3]
 930:Drivers/Src/stm32f10x_rcc.c ****       break;
 1376              		.loc 1 930 7
 1377 004a 2FE0     		b	.L78
ARM GAS  /tmp/ccBfdNBe.s 			page 41


 1378              	.L74:
 931:Drivers/Src/stm32f10x_rcc.c ****     case 0x08:  /* PLL used as system clock */
 932:Drivers/Src/stm32f10x_rcc.c **** 
 933:Drivers/Src/stm32f10x_rcc.c ****       /* Get PLL clock source and multiplication factor ----------------------*/
 934:Drivers/Src/stm32f10x_rcc.c ****       pllmull = RCC->CFGR & CFGR_PLLMull_Mask;
 1379              		.loc 1 934 20
 1380 004c 424B     		ldr	r3, .L82
 1381 004e 5B68     		ldr	r3, [r3, #4]
 1382              		.loc 1 934 15
 1383 0050 03F47013 		and	r3, r3, #3932160
 1384 0054 3B61     		str	r3, [r7, #16]
 935:Drivers/Src/stm32f10x_rcc.c ****       pllsource = RCC->CFGR & CFGR_PLLSRC_Mask;
 1385              		.loc 1 935 22
 1386 0056 404B     		ldr	r3, .L82
 1387 0058 5B68     		ldr	r3, [r3, #4]
 1388              		.loc 1 935 17
 1389 005a 03F48033 		and	r3, r3, #65536
 1390 005e FB60     		str	r3, [r7, #12]
 936:Drivers/Src/stm32f10x_rcc.c ****       
 937:Drivers/Src/stm32f10x_rcc.c **** #ifndef STM32F10X_CL      
 938:Drivers/Src/stm32f10x_rcc.c ****       pllmull = ( pllmull >> 18) + 2;
 1391              		.loc 1 938 27
 1392 0060 3B69     		ldr	r3, [r7, #16]
 1393 0062 9B0C     		lsrs	r3, r3, #18
 1394              		.loc 1 938 15
 1395 0064 0233     		adds	r3, r3, #2
 1396 0066 3B61     		str	r3, [r7, #16]
 939:Drivers/Src/stm32f10x_rcc.c ****       
 940:Drivers/Src/stm32f10x_rcc.c ****       if (pllsource == 0x00)
 1397              		.loc 1 940 10
 1398 0068 FB68     		ldr	r3, [r7, #12]
 1399 006a 002B     		cmp	r3, #0
 1400 006c 06D1     		bne	.L79
 941:Drivers/Src/stm32f10x_rcc.c ****       {/* HSI oscillator clock divided by 2 selected as PLL clock entry */
 942:Drivers/Src/stm32f10x_rcc.c ****         RCC_Clocks->SYSCLK_Frequency = (HSI_VALUE >> 1) * pllmull;
 1401              		.loc 1 942 57
 1402 006e 3B69     		ldr	r3, [r7, #16]
 1403 0070 3B4A     		ldr	r2, .L82+8
 1404 0072 03FB02F2 		mul	r2, r3, r2
 1405              		.loc 1 942 38
 1406 0076 7B68     		ldr	r3, [r7, #4]
 1407 0078 1A60     		str	r2, [r3]
 943:Drivers/Src/stm32f10x_rcc.c ****       }
 944:Drivers/Src/stm32f10x_rcc.c ****       else
 945:Drivers/Src/stm32f10x_rcc.c ****       {
 946:Drivers/Src/stm32f10x_rcc.c ****  #if defined (STM32F10X_LD_VL) || defined (STM32F10X_MD_VL) || defined (STM32F10X_HD_VL)
 947:Drivers/Src/stm32f10x_rcc.c ****        prediv1factor = (RCC->CFGR2 & CFGR2_PREDIV1) + 1;
 948:Drivers/Src/stm32f10x_rcc.c ****        /* HSE oscillator clock selected as PREDIV1 clock entry */
 949:Drivers/Src/stm32f10x_rcc.c ****        RCC_Clocks->SYSCLK_Frequency = (HSE_VALUE / prediv1factor) * pllmull; 
 950:Drivers/Src/stm32f10x_rcc.c ****  #else
 951:Drivers/Src/stm32f10x_rcc.c ****         /* HSE selected as PLL clock entry */
 952:Drivers/Src/stm32f10x_rcc.c ****         if ((RCC->CFGR & CFGR_PLLXTPRE_Mask) != (uint32_t)RESET)
 953:Drivers/Src/stm32f10x_rcc.c ****         {/* HSE oscillator clock divided by 2 */
 954:Drivers/Src/stm32f10x_rcc.c ****           RCC_Clocks->SYSCLK_Frequency = (HSE_VALUE >> 1) * pllmull;
 955:Drivers/Src/stm32f10x_rcc.c ****         }
 956:Drivers/Src/stm32f10x_rcc.c ****         else
 957:Drivers/Src/stm32f10x_rcc.c ****         {
ARM GAS  /tmp/ccBfdNBe.s 			page 42


 958:Drivers/Src/stm32f10x_rcc.c ****           RCC_Clocks->SYSCLK_Frequency = HSE_VALUE * pllmull;
 959:Drivers/Src/stm32f10x_rcc.c ****         }
 960:Drivers/Src/stm32f10x_rcc.c ****  #endif
 961:Drivers/Src/stm32f10x_rcc.c ****       }
 962:Drivers/Src/stm32f10x_rcc.c **** #else
 963:Drivers/Src/stm32f10x_rcc.c ****       pllmull = pllmull >> 18;
 964:Drivers/Src/stm32f10x_rcc.c ****       
 965:Drivers/Src/stm32f10x_rcc.c ****       if (pllmull != 0x0D)
 966:Drivers/Src/stm32f10x_rcc.c ****       {
 967:Drivers/Src/stm32f10x_rcc.c ****          pllmull += 2;
 968:Drivers/Src/stm32f10x_rcc.c ****       }
 969:Drivers/Src/stm32f10x_rcc.c ****       else
 970:Drivers/Src/stm32f10x_rcc.c ****       { /* PLL multiplication factor = PLL input clock * 6.5 */
 971:Drivers/Src/stm32f10x_rcc.c ****         pllmull = 13 / 2; 
 972:Drivers/Src/stm32f10x_rcc.c ****       }
 973:Drivers/Src/stm32f10x_rcc.c ****             
 974:Drivers/Src/stm32f10x_rcc.c ****       if (pllsource == 0x00)
 975:Drivers/Src/stm32f10x_rcc.c ****       {/* HSI oscillator clock divided by 2 selected as PLL clock entry */
 976:Drivers/Src/stm32f10x_rcc.c ****         RCC_Clocks->SYSCLK_Frequency = (HSI_VALUE >> 1) * pllmull;
 977:Drivers/Src/stm32f10x_rcc.c ****       }
 978:Drivers/Src/stm32f10x_rcc.c ****       else
 979:Drivers/Src/stm32f10x_rcc.c ****       {/* PREDIV1 selected as PLL clock entry */
 980:Drivers/Src/stm32f10x_rcc.c ****         
 981:Drivers/Src/stm32f10x_rcc.c ****         /* Get PREDIV1 clock source and division factor */
 982:Drivers/Src/stm32f10x_rcc.c ****         prediv1source = RCC->CFGR2 & CFGR2_PREDIV1SRC;
 983:Drivers/Src/stm32f10x_rcc.c ****         prediv1factor = (RCC->CFGR2 & CFGR2_PREDIV1) + 1;
 984:Drivers/Src/stm32f10x_rcc.c ****         
 985:Drivers/Src/stm32f10x_rcc.c ****         if (prediv1source == 0)
 986:Drivers/Src/stm32f10x_rcc.c ****         { /* HSE oscillator clock selected as PREDIV1 clock entry */
 987:Drivers/Src/stm32f10x_rcc.c ****           RCC_Clocks->SYSCLK_Frequency = (HSE_VALUE / prediv1factor) * pllmull;          
 988:Drivers/Src/stm32f10x_rcc.c ****         }
 989:Drivers/Src/stm32f10x_rcc.c ****         else
 990:Drivers/Src/stm32f10x_rcc.c ****         {/* PLL2 clock selected as PREDIV1 clock entry */
 991:Drivers/Src/stm32f10x_rcc.c ****           
 992:Drivers/Src/stm32f10x_rcc.c ****           /* Get PREDIV2 division factor and PLL2 multiplication factor */
 993:Drivers/Src/stm32f10x_rcc.c ****           prediv2factor = ((RCC->CFGR2 & CFGR2_PREDIV2) >> 4) + 1;
 994:Drivers/Src/stm32f10x_rcc.c ****           pll2mull = ((RCC->CFGR2 & CFGR2_PLL2MUL) >> 8 ) + 2; 
 995:Drivers/Src/stm32f10x_rcc.c ****           RCC_Clocks->SYSCLK_Frequency = (((HSE_VALUE / prediv2factor) * pll2mull) / prediv1factor)
 996:Drivers/Src/stm32f10x_rcc.c ****         }
 997:Drivers/Src/stm32f10x_rcc.c ****       }
 998:Drivers/Src/stm32f10x_rcc.c **** #endif /* STM32F10X_CL */ 
 999:Drivers/Src/stm32f10x_rcc.c ****       break;
 1408              		.loc 1 999 7
 1409 007a 17E0     		b	.L78
 1410              	.L79:
 952:Drivers/Src/stm32f10x_rcc.c ****         {/* HSE oscillator clock divided by 2 */
 1411              		.loc 1 952 17
 1412 007c 364B     		ldr	r3, .L82
 1413 007e 5B68     		ldr	r3, [r3, #4]
 952:Drivers/Src/stm32f10x_rcc.c ****         {/* HSE oscillator clock divided by 2 */
 1414              		.loc 1 952 24
 1415 0080 03F40033 		and	r3, r3, #131072
 952:Drivers/Src/stm32f10x_rcc.c ****         {/* HSE oscillator clock divided by 2 */
 1416              		.loc 1 952 12
 1417 0084 002B     		cmp	r3, #0
 1418 0086 06D0     		beq	.L81
 954:Drivers/Src/stm32f10x_rcc.c ****         }
ARM GAS  /tmp/ccBfdNBe.s 			page 43


 1419              		.loc 1 954 59
 1420 0088 3B69     		ldr	r3, [r7, #16]
 1421 008a 354A     		ldr	r2, .L82+8
 1422 008c 03FB02F2 		mul	r2, r3, r2
 954:Drivers/Src/stm32f10x_rcc.c ****         }
 1423              		.loc 1 954 40
 1424 0090 7B68     		ldr	r3, [r7, #4]
 1425 0092 1A60     		str	r2, [r3]
 1426              		.loc 1 999 7
 1427 0094 0AE0     		b	.L78
 1428              	.L81:
 958:Drivers/Src/stm32f10x_rcc.c ****         }
 1429              		.loc 1 958 52
 1430 0096 3B69     		ldr	r3, [r7, #16]
 1431 0098 304A     		ldr	r2, .L82+4
 1432 009a 03FB02F2 		mul	r2, r3, r2
 958:Drivers/Src/stm32f10x_rcc.c ****         }
 1433              		.loc 1 958 40
 1434 009e 7B68     		ldr	r3, [r7, #4]
 1435 00a0 1A60     		str	r2, [r3]
 1436              		.loc 1 999 7
 1437 00a2 03E0     		b	.L78
 1438              	.L75:
1000:Drivers/Src/stm32f10x_rcc.c **** 
1001:Drivers/Src/stm32f10x_rcc.c ****     default:
1002:Drivers/Src/stm32f10x_rcc.c ****       RCC_Clocks->SYSCLK_Frequency = HSI_VALUE;
 1439              		.loc 1 1002 36
 1440 00a4 7B68     		ldr	r3, [r7, #4]
 1441 00a6 2D4A     		ldr	r2, .L82+4
 1442 00a8 1A60     		str	r2, [r3]
1003:Drivers/Src/stm32f10x_rcc.c ****       break;
 1443              		.loc 1 1003 7
 1444 00aa 00BF     		nop
 1445              	.L78:
1004:Drivers/Src/stm32f10x_rcc.c ****   }
1005:Drivers/Src/stm32f10x_rcc.c **** 
1006:Drivers/Src/stm32f10x_rcc.c ****   /* Compute HCLK, PCLK1, PCLK2 and ADCCLK clocks frequencies ----------------*/
1007:Drivers/Src/stm32f10x_rcc.c ****   /* Get HCLK prescaler */
1008:Drivers/Src/stm32f10x_rcc.c ****   tmp = RCC->CFGR & CFGR_HPRE_Set_Mask;
 1446              		.loc 1 1008 12
 1447 00ac 2A4B     		ldr	r3, .L82
 1448 00ae 5B68     		ldr	r3, [r3, #4]
 1449              		.loc 1 1008 7
 1450 00b0 03F0F003 		and	r3, r3, #240
 1451 00b4 7B61     		str	r3, [r7, #20]
1009:Drivers/Src/stm32f10x_rcc.c ****   tmp = tmp >> 4;
 1452              		.loc 1 1009 7
 1453 00b6 7B69     		ldr	r3, [r7, #20]
 1454 00b8 1B09     		lsrs	r3, r3, #4
 1455 00ba 7B61     		str	r3, [r7, #20]
1010:Drivers/Src/stm32f10x_rcc.c ****   presc = APBAHBPrescTable[tmp];
 1456              		.loc 1 1010 27
 1457 00bc 294A     		ldr	r2, .L82+12
 1458 00be 7B69     		ldr	r3, [r7, #20]
 1459 00c0 1344     		add	r3, r3, r2
 1460 00c2 1B78     		ldrb	r3, [r3]
 1461 00c4 DBB2     		uxtb	r3, r3
ARM GAS  /tmp/ccBfdNBe.s 			page 44


 1462              		.loc 1 1010 9
 1463 00c6 BB60     		str	r3, [r7, #8]
1011:Drivers/Src/stm32f10x_rcc.c ****   /* HCLK clock frequency */
1012:Drivers/Src/stm32f10x_rcc.c ****   RCC_Clocks->HCLK_Frequency = RCC_Clocks->SYSCLK_Frequency >> presc;
 1464              		.loc 1 1012 42
 1465 00c8 7B68     		ldr	r3, [r7, #4]
 1466 00ca 1A68     		ldr	r2, [r3]
 1467              		.loc 1 1012 61
 1468 00cc BB68     		ldr	r3, [r7, #8]
 1469 00ce DA40     		lsrs	r2, r2, r3
 1470              		.loc 1 1012 30
 1471 00d0 7B68     		ldr	r3, [r7, #4]
 1472 00d2 5A60     		str	r2, [r3, #4]
1013:Drivers/Src/stm32f10x_rcc.c ****   /* Get PCLK1 prescaler */
1014:Drivers/Src/stm32f10x_rcc.c ****   tmp = RCC->CFGR & CFGR_PPRE1_Set_Mask;
 1473              		.loc 1 1014 12
 1474 00d4 204B     		ldr	r3, .L82
 1475 00d6 5B68     		ldr	r3, [r3, #4]
 1476              		.loc 1 1014 7
 1477 00d8 03F4E063 		and	r3, r3, #1792
 1478 00dc 7B61     		str	r3, [r7, #20]
1015:Drivers/Src/stm32f10x_rcc.c ****   tmp = tmp >> 8;
 1479              		.loc 1 1015 7
 1480 00de 7B69     		ldr	r3, [r7, #20]
 1481 00e0 1B0A     		lsrs	r3, r3, #8
 1482 00e2 7B61     		str	r3, [r7, #20]
1016:Drivers/Src/stm32f10x_rcc.c ****   presc = APBAHBPrescTable[tmp];
 1483              		.loc 1 1016 27
 1484 00e4 1F4A     		ldr	r2, .L82+12
 1485 00e6 7B69     		ldr	r3, [r7, #20]
 1486 00e8 1344     		add	r3, r3, r2
 1487 00ea 1B78     		ldrb	r3, [r3]
 1488 00ec DBB2     		uxtb	r3, r3
 1489              		.loc 1 1016 9
 1490 00ee BB60     		str	r3, [r7, #8]
1017:Drivers/Src/stm32f10x_rcc.c ****   /* PCLK1 clock frequency */
1018:Drivers/Src/stm32f10x_rcc.c ****   RCC_Clocks->PCLK1_Frequency = RCC_Clocks->HCLK_Frequency >> presc;
 1491              		.loc 1 1018 43
 1492 00f0 7B68     		ldr	r3, [r7, #4]
 1493 00f2 5A68     		ldr	r2, [r3, #4]
 1494              		.loc 1 1018 60
 1495 00f4 BB68     		ldr	r3, [r7, #8]
 1496 00f6 DA40     		lsrs	r2, r2, r3
 1497              		.loc 1 1018 31
 1498 00f8 7B68     		ldr	r3, [r7, #4]
 1499 00fa 9A60     		str	r2, [r3, #8]
1019:Drivers/Src/stm32f10x_rcc.c ****   /* Get PCLK2 prescaler */
1020:Drivers/Src/stm32f10x_rcc.c ****   tmp = RCC->CFGR & CFGR_PPRE2_Set_Mask;
 1500              		.loc 1 1020 12
 1501 00fc 164B     		ldr	r3, .L82
 1502 00fe 5B68     		ldr	r3, [r3, #4]
 1503              		.loc 1 1020 7
 1504 0100 03F46053 		and	r3, r3, #14336
 1505 0104 7B61     		str	r3, [r7, #20]
1021:Drivers/Src/stm32f10x_rcc.c ****   tmp = tmp >> 11;
 1506              		.loc 1 1021 7
 1507 0106 7B69     		ldr	r3, [r7, #20]
ARM GAS  /tmp/ccBfdNBe.s 			page 45


 1508 0108 DB0A     		lsrs	r3, r3, #11
 1509 010a 7B61     		str	r3, [r7, #20]
1022:Drivers/Src/stm32f10x_rcc.c ****   presc = APBAHBPrescTable[tmp];
 1510              		.loc 1 1022 27
 1511 010c 154A     		ldr	r2, .L82+12
 1512 010e 7B69     		ldr	r3, [r7, #20]
 1513 0110 1344     		add	r3, r3, r2
 1514 0112 1B78     		ldrb	r3, [r3]
 1515 0114 DBB2     		uxtb	r3, r3
 1516              		.loc 1 1022 9
 1517 0116 BB60     		str	r3, [r7, #8]
1023:Drivers/Src/stm32f10x_rcc.c ****   /* PCLK2 clock frequency */
1024:Drivers/Src/stm32f10x_rcc.c ****   RCC_Clocks->PCLK2_Frequency = RCC_Clocks->HCLK_Frequency >> presc;
 1518              		.loc 1 1024 43
 1519 0118 7B68     		ldr	r3, [r7, #4]
 1520 011a 5A68     		ldr	r2, [r3, #4]
 1521              		.loc 1 1024 60
 1522 011c BB68     		ldr	r3, [r7, #8]
 1523 011e DA40     		lsrs	r2, r2, r3
 1524              		.loc 1 1024 31
 1525 0120 7B68     		ldr	r3, [r7, #4]
 1526 0122 DA60     		str	r2, [r3, #12]
1025:Drivers/Src/stm32f10x_rcc.c ****   /* Get ADCCLK prescaler */
1026:Drivers/Src/stm32f10x_rcc.c ****   tmp = RCC->CFGR & CFGR_ADCPRE_Set_Mask;
 1527              		.loc 1 1026 12
 1528 0124 0C4B     		ldr	r3, .L82
 1529 0126 5B68     		ldr	r3, [r3, #4]
 1530              		.loc 1 1026 7
 1531 0128 03F44043 		and	r3, r3, #49152
 1532 012c 7B61     		str	r3, [r7, #20]
1027:Drivers/Src/stm32f10x_rcc.c ****   tmp = tmp >> 14;
 1533              		.loc 1 1027 7
 1534 012e 7B69     		ldr	r3, [r7, #20]
 1535 0130 9B0B     		lsrs	r3, r3, #14
 1536 0132 7B61     		str	r3, [r7, #20]
1028:Drivers/Src/stm32f10x_rcc.c ****   presc = ADCPrescTable[tmp];
 1537              		.loc 1 1028 24
 1538 0134 0C4A     		ldr	r2, .L82+16
 1539 0136 7B69     		ldr	r3, [r7, #20]
 1540 0138 1344     		add	r3, r3, r2
 1541 013a 1B78     		ldrb	r3, [r3]
 1542 013c DBB2     		uxtb	r3, r3
 1543              		.loc 1 1028 9
 1544 013e BB60     		str	r3, [r7, #8]
1029:Drivers/Src/stm32f10x_rcc.c ****   /* ADCCLK clock frequency */
1030:Drivers/Src/stm32f10x_rcc.c ****   RCC_Clocks->ADCCLK_Frequency = RCC_Clocks->PCLK2_Frequency / presc;
 1545              		.loc 1 1030 44
 1546 0140 7B68     		ldr	r3, [r7, #4]
 1547 0142 DA68     		ldr	r2, [r3, #12]
 1548              		.loc 1 1030 62
 1549 0144 BB68     		ldr	r3, [r7, #8]
 1550 0146 B2FBF3F2 		udiv	r2, r2, r3
 1551              		.loc 1 1030 32
 1552 014a 7B68     		ldr	r3, [r7, #4]
 1553 014c 1A61     		str	r2, [r3, #16]
1031:Drivers/Src/stm32f10x_rcc.c **** }
 1554              		.loc 1 1031 1
ARM GAS  /tmp/ccBfdNBe.s 			page 46


 1555 014e 00BF     		nop
 1556 0150 1C37     		adds	r7, r7, #28
 1557              	.LCFI112:
 1558              		.cfi_def_cfa_offset 4
 1559 0152 BD46     		mov	sp, r7
 1560              	.LCFI113:
 1561              		.cfi_def_cfa_register 13
 1562              		@ sp needed
 1563 0154 80BC     		pop	{r7}
 1564              	.LCFI114:
 1565              		.cfi_restore 7
 1566              		.cfi_def_cfa_offset 0
 1567 0156 7047     		bx	lr
 1568              	.L83:
 1569              		.align	2
 1570              	.L82:
 1571 0158 00100240 		.word	1073876992
 1572 015c 00127A00 		.word	8000000
 1573 0160 00093D00 		.word	4000000
 1574 0164 00000000 		.word	APBAHBPrescTable
 1575 0168 00000000 		.word	ADCPrescTable
 1576              		.cfi_endproc
 1577              	.LFE82:
 1579              		.section	.text.RCC_AHBPeriphClockCmd,"ax",%progbits
 1580              		.align	1
 1581              		.global	RCC_AHBPeriphClockCmd
 1582              		.syntax unified
 1583              		.thumb
 1584              		.thumb_func
 1585              		.fpu softvfp
 1587              	RCC_AHBPeriphClockCmd:
 1588              	.LFB83:
1032:Drivers/Src/stm32f10x_rcc.c **** 
1033:Drivers/Src/stm32f10x_rcc.c **** /**
1034:Drivers/Src/stm32f10x_rcc.c ****   * @brief  Enables or disables the AHB peripheral clock.
1035:Drivers/Src/stm32f10x_rcc.c ****   * @param  RCC_AHBPeriph: specifies the AHB peripheral to gates its clock.
1036:Drivers/Src/stm32f10x_rcc.c ****   *   
1037:Drivers/Src/stm32f10x_rcc.c ****   *   For @b STM32_Connectivity_line_devices, this parameter can be any combination
1038:Drivers/Src/stm32f10x_rcc.c ****   *   of the following values:        
1039:Drivers/Src/stm32f10x_rcc.c ****   *     @arg RCC_AHBPeriph_DMA1
1040:Drivers/Src/stm32f10x_rcc.c ****   *     @arg RCC_AHBPeriph_DMA2
1041:Drivers/Src/stm32f10x_rcc.c ****   *     @arg RCC_AHBPeriph_SRAM
1042:Drivers/Src/stm32f10x_rcc.c ****   *     @arg RCC_AHBPeriph_FLITF
1043:Drivers/Src/stm32f10x_rcc.c ****   *     @arg RCC_AHBPeriph_CRC
1044:Drivers/Src/stm32f10x_rcc.c ****   *     @arg RCC_AHBPeriph_OTG_FS    
1045:Drivers/Src/stm32f10x_rcc.c ****   *     @arg RCC_AHBPeriph_ETH_MAC   
1046:Drivers/Src/stm32f10x_rcc.c ****   *     @arg RCC_AHBPeriph_ETH_MAC_Tx
1047:Drivers/Src/stm32f10x_rcc.c ****   *     @arg RCC_AHBPeriph_ETH_MAC_Rx
1048:Drivers/Src/stm32f10x_rcc.c ****   * 
1049:Drivers/Src/stm32f10x_rcc.c ****   *   For @b other_STM32_devices, this parameter can be any combination of the 
1050:Drivers/Src/stm32f10x_rcc.c ****   *   following values:        
1051:Drivers/Src/stm32f10x_rcc.c ****   *     @arg RCC_AHBPeriph_DMA1
1052:Drivers/Src/stm32f10x_rcc.c ****   *     @arg RCC_AHBPeriph_DMA2
1053:Drivers/Src/stm32f10x_rcc.c ****   *     @arg RCC_AHBPeriph_SRAM
1054:Drivers/Src/stm32f10x_rcc.c ****   *     @arg RCC_AHBPeriph_FLITF
1055:Drivers/Src/stm32f10x_rcc.c ****   *     @arg RCC_AHBPeriph_CRC
1056:Drivers/Src/stm32f10x_rcc.c ****   *     @arg RCC_AHBPeriph_FSMC
ARM GAS  /tmp/ccBfdNBe.s 			page 47


1057:Drivers/Src/stm32f10x_rcc.c ****   *     @arg RCC_AHBPeriph_SDIO
1058:Drivers/Src/stm32f10x_rcc.c ****   *   
1059:Drivers/Src/stm32f10x_rcc.c ****   * @note SRAM and FLITF clock can be disabled only during sleep mode.
1060:Drivers/Src/stm32f10x_rcc.c ****   * @param  NewState: new state of the specified peripheral clock.
1061:Drivers/Src/stm32f10x_rcc.c ****   *   This parameter can be: ENABLE or DISABLE.
1062:Drivers/Src/stm32f10x_rcc.c ****   * @retval None
1063:Drivers/Src/stm32f10x_rcc.c ****   */
1064:Drivers/Src/stm32f10x_rcc.c **** void RCC_AHBPeriphClockCmd(uint32_t RCC_AHBPeriph, FunctionalState NewState)
1065:Drivers/Src/stm32f10x_rcc.c **** {
 1589              		.loc 1 1065 1
 1590              		.cfi_startproc
 1591              		@ args = 0, pretend = 0, frame = 8
 1592              		@ frame_needed = 1, uses_anonymous_args = 0
 1593              		@ link register save eliminated.
 1594 0000 80B4     		push	{r7}
 1595              	.LCFI115:
 1596              		.cfi_def_cfa_offset 4
 1597              		.cfi_offset 7, -4
 1598 0002 83B0     		sub	sp, sp, #12
 1599              	.LCFI116:
 1600              		.cfi_def_cfa_offset 16
 1601 0004 00AF     		add	r7, sp, #0
 1602              	.LCFI117:
 1603              		.cfi_def_cfa_register 7
 1604 0006 7860     		str	r0, [r7, #4]
 1605 0008 0B46     		mov	r3, r1
 1606 000a FB70     		strb	r3, [r7, #3]
1066:Drivers/Src/stm32f10x_rcc.c ****   /* Check the parameters */
1067:Drivers/Src/stm32f10x_rcc.c ****   assert_param(IS_RCC_AHB_PERIPH(RCC_AHBPeriph));
1068:Drivers/Src/stm32f10x_rcc.c ****   assert_param(IS_FUNCTIONAL_STATE(NewState));
1069:Drivers/Src/stm32f10x_rcc.c **** 
1070:Drivers/Src/stm32f10x_rcc.c ****   if (NewState != DISABLE)
 1607              		.loc 1 1070 6
 1608 000c FB78     		ldrb	r3, [r7, #3]	@ zero_extendqisi2
 1609 000e 002B     		cmp	r3, #0
 1610 0010 06D0     		beq	.L85
1071:Drivers/Src/stm32f10x_rcc.c ****   {
1072:Drivers/Src/stm32f10x_rcc.c ****     RCC->AHBENR |= RCC_AHBPeriph;
 1611              		.loc 1 1072 17
 1612 0012 094B     		ldr	r3, .L88
 1613 0014 5A69     		ldr	r2, [r3, #20]
 1614 0016 0849     		ldr	r1, .L88
 1615 0018 7B68     		ldr	r3, [r7, #4]
 1616 001a 1343     		orrs	r3, r3, r2
 1617 001c 4B61     		str	r3, [r1, #20]
1073:Drivers/Src/stm32f10x_rcc.c ****   }
1074:Drivers/Src/stm32f10x_rcc.c ****   else
1075:Drivers/Src/stm32f10x_rcc.c ****   {
1076:Drivers/Src/stm32f10x_rcc.c ****     RCC->AHBENR &= ~RCC_AHBPeriph;
1077:Drivers/Src/stm32f10x_rcc.c ****   }
1078:Drivers/Src/stm32f10x_rcc.c **** }
 1618              		.loc 1 1078 1
 1619 001e 06E0     		b	.L87
 1620              	.L85:
1076:Drivers/Src/stm32f10x_rcc.c ****   }
 1621              		.loc 1 1076 17
 1622 0020 054B     		ldr	r3, .L88
ARM GAS  /tmp/ccBfdNBe.s 			page 48


 1623 0022 5A69     		ldr	r2, [r3, #20]
1076:Drivers/Src/stm32f10x_rcc.c ****   }
 1624              		.loc 1 1076 20
 1625 0024 7B68     		ldr	r3, [r7, #4]
 1626 0026 DB43     		mvns	r3, r3
1076:Drivers/Src/stm32f10x_rcc.c ****   }
 1627              		.loc 1 1076 17
 1628 0028 0349     		ldr	r1, .L88
 1629 002a 1340     		ands	r3, r3, r2
 1630 002c 4B61     		str	r3, [r1, #20]
 1631              	.L87:
 1632              		.loc 1 1078 1
 1633 002e 00BF     		nop
 1634 0030 0C37     		adds	r7, r7, #12
 1635              	.LCFI118:
 1636              		.cfi_def_cfa_offset 4
 1637 0032 BD46     		mov	sp, r7
 1638              	.LCFI119:
 1639              		.cfi_def_cfa_register 13
 1640              		@ sp needed
 1641 0034 80BC     		pop	{r7}
 1642              	.LCFI120:
 1643              		.cfi_restore 7
 1644              		.cfi_def_cfa_offset 0
 1645 0036 7047     		bx	lr
 1646              	.L89:
 1647              		.align	2
 1648              	.L88:
 1649 0038 00100240 		.word	1073876992
 1650              		.cfi_endproc
 1651              	.LFE83:
 1653              		.section	.text.RCC_APB2PeriphClockCmd,"ax",%progbits
 1654              		.align	1
 1655              		.global	RCC_APB2PeriphClockCmd
 1656              		.syntax unified
 1657              		.thumb
 1658              		.thumb_func
 1659              		.fpu softvfp
 1661              	RCC_APB2PeriphClockCmd:
 1662              	.LFB84:
1079:Drivers/Src/stm32f10x_rcc.c **** 
1080:Drivers/Src/stm32f10x_rcc.c **** /**
1081:Drivers/Src/stm32f10x_rcc.c ****   * @brief  Enables or disables the High Speed APB (APB2) peripheral clock.
1082:Drivers/Src/stm32f10x_rcc.c ****   * @param  RCC_APB2Periph: specifies the APB2 peripheral to gates its clock.
1083:Drivers/Src/stm32f10x_rcc.c ****   *   This parameter can be any combination of the following values:
1084:Drivers/Src/stm32f10x_rcc.c ****   *     @arg RCC_APB2Periph_AFIO, RCC_APB2Periph_GPIOA, RCC_APB2Periph_GPIOB,
1085:Drivers/Src/stm32f10x_rcc.c ****   *          RCC_APB2Periph_GPIOC, RCC_APB2Periph_GPIOD, RCC_APB2Periph_GPIOE,
1086:Drivers/Src/stm32f10x_rcc.c ****   *          RCC_APB2Periph_GPIOF, RCC_APB2Periph_GPIOG, RCC_APB2Periph_ADC1,
1087:Drivers/Src/stm32f10x_rcc.c ****   *          RCC_APB2Periph_ADC2, RCC_APB2Periph_TIM1, RCC_APB2Periph_SPI1,
1088:Drivers/Src/stm32f10x_rcc.c ****   *          RCC_APB2Periph_TIM8, RCC_APB2Periph_USART1, RCC_APB2Periph_ADC3,
1089:Drivers/Src/stm32f10x_rcc.c ****   *          RCC_APB2Periph_TIM15, RCC_APB2Periph_TIM16, RCC_APB2Periph_TIM17,
1090:Drivers/Src/stm32f10x_rcc.c ****   *          RCC_APB2Periph_TIM9, RCC_APB2Periph_TIM10, RCC_APB2Periph_TIM11     
1091:Drivers/Src/stm32f10x_rcc.c ****   * @param  NewState: new state of the specified peripheral clock.
1092:Drivers/Src/stm32f10x_rcc.c ****   *   This parameter can be: ENABLE or DISABLE.
1093:Drivers/Src/stm32f10x_rcc.c ****   * @retval None
1094:Drivers/Src/stm32f10x_rcc.c ****   */
1095:Drivers/Src/stm32f10x_rcc.c **** void RCC_APB2PeriphClockCmd(uint32_t RCC_APB2Periph, FunctionalState NewState)
ARM GAS  /tmp/ccBfdNBe.s 			page 49


1096:Drivers/Src/stm32f10x_rcc.c **** {
 1663              		.loc 1 1096 1
 1664              		.cfi_startproc
 1665              		@ args = 0, pretend = 0, frame = 8
 1666              		@ frame_needed = 1, uses_anonymous_args = 0
 1667              		@ link register save eliminated.
 1668 0000 80B4     		push	{r7}
 1669              	.LCFI121:
 1670              		.cfi_def_cfa_offset 4
 1671              		.cfi_offset 7, -4
 1672 0002 83B0     		sub	sp, sp, #12
 1673              	.LCFI122:
 1674              		.cfi_def_cfa_offset 16
 1675 0004 00AF     		add	r7, sp, #0
 1676              	.LCFI123:
 1677              		.cfi_def_cfa_register 7
 1678 0006 7860     		str	r0, [r7, #4]
 1679 0008 0B46     		mov	r3, r1
 1680 000a FB70     		strb	r3, [r7, #3]
1097:Drivers/Src/stm32f10x_rcc.c ****   /* Check the parameters */
1098:Drivers/Src/stm32f10x_rcc.c ****   assert_param(IS_RCC_APB2_PERIPH(RCC_APB2Periph));
1099:Drivers/Src/stm32f10x_rcc.c ****   assert_param(IS_FUNCTIONAL_STATE(NewState));
1100:Drivers/Src/stm32f10x_rcc.c ****   if (NewState != DISABLE)
 1681              		.loc 1 1100 6
 1682 000c FB78     		ldrb	r3, [r7, #3]	@ zero_extendqisi2
 1683 000e 002B     		cmp	r3, #0
 1684 0010 06D0     		beq	.L91
1101:Drivers/Src/stm32f10x_rcc.c ****   {
1102:Drivers/Src/stm32f10x_rcc.c ****     RCC->APB2ENR |= RCC_APB2Periph;
 1685              		.loc 1 1102 18
 1686 0012 094B     		ldr	r3, .L94
 1687 0014 9A69     		ldr	r2, [r3, #24]
 1688 0016 0849     		ldr	r1, .L94
 1689 0018 7B68     		ldr	r3, [r7, #4]
 1690 001a 1343     		orrs	r3, r3, r2
 1691 001c 8B61     		str	r3, [r1, #24]
1103:Drivers/Src/stm32f10x_rcc.c ****   }
1104:Drivers/Src/stm32f10x_rcc.c ****   else
1105:Drivers/Src/stm32f10x_rcc.c ****   {
1106:Drivers/Src/stm32f10x_rcc.c ****     RCC->APB2ENR &= ~RCC_APB2Periph;
1107:Drivers/Src/stm32f10x_rcc.c ****   }
1108:Drivers/Src/stm32f10x_rcc.c **** }
 1692              		.loc 1 1108 1
 1693 001e 06E0     		b	.L93
 1694              	.L91:
1106:Drivers/Src/stm32f10x_rcc.c ****   }
 1695              		.loc 1 1106 18
 1696 0020 054B     		ldr	r3, .L94
 1697 0022 9A69     		ldr	r2, [r3, #24]
1106:Drivers/Src/stm32f10x_rcc.c ****   }
 1698              		.loc 1 1106 21
 1699 0024 7B68     		ldr	r3, [r7, #4]
 1700 0026 DB43     		mvns	r3, r3
1106:Drivers/Src/stm32f10x_rcc.c ****   }
 1701              		.loc 1 1106 18
 1702 0028 0349     		ldr	r1, .L94
 1703 002a 1340     		ands	r3, r3, r2
ARM GAS  /tmp/ccBfdNBe.s 			page 50


 1704 002c 8B61     		str	r3, [r1, #24]
 1705              	.L93:
 1706              		.loc 1 1108 1
 1707 002e 00BF     		nop
 1708 0030 0C37     		adds	r7, r7, #12
 1709              	.LCFI124:
 1710              		.cfi_def_cfa_offset 4
 1711 0032 BD46     		mov	sp, r7
 1712              	.LCFI125:
 1713              		.cfi_def_cfa_register 13
 1714              		@ sp needed
 1715 0034 80BC     		pop	{r7}
 1716              	.LCFI126:
 1717              		.cfi_restore 7
 1718              		.cfi_def_cfa_offset 0
 1719 0036 7047     		bx	lr
 1720              	.L95:
 1721              		.align	2
 1722              	.L94:
 1723 0038 00100240 		.word	1073876992
 1724              		.cfi_endproc
 1725              	.LFE84:
 1727              		.section	.text.RCC_APB1PeriphClockCmd,"ax",%progbits
 1728              		.align	1
 1729              		.global	RCC_APB1PeriphClockCmd
 1730              		.syntax unified
 1731              		.thumb
 1732              		.thumb_func
 1733              		.fpu softvfp
 1735              	RCC_APB1PeriphClockCmd:
 1736              	.LFB85:
1109:Drivers/Src/stm32f10x_rcc.c **** 
1110:Drivers/Src/stm32f10x_rcc.c **** /**
1111:Drivers/Src/stm32f10x_rcc.c ****   * @brief  Enables or disables the Low Speed APB (APB1) peripheral clock.
1112:Drivers/Src/stm32f10x_rcc.c ****   * @param  RCC_APB1Periph: specifies the APB1 peripheral to gates its clock.
1113:Drivers/Src/stm32f10x_rcc.c ****   *   This parameter can be any combination of the following values:
1114:Drivers/Src/stm32f10x_rcc.c ****   *     @arg RCC_APB1Periph_TIM2, RCC_APB1Periph_TIM3, RCC_APB1Periph_TIM4,
1115:Drivers/Src/stm32f10x_rcc.c ****   *          RCC_APB1Periph_TIM5, RCC_APB1Periph_TIM6, RCC_APB1Periph_TIM7,
1116:Drivers/Src/stm32f10x_rcc.c ****   *          RCC_APB1Periph_WWDG, RCC_APB1Periph_SPI2, RCC_APB1Periph_SPI3,
1117:Drivers/Src/stm32f10x_rcc.c ****   *          RCC_APB1Periph_USART2, RCC_APB1Periph_USART3, RCC_APB1Periph_USART4, 
1118:Drivers/Src/stm32f10x_rcc.c ****   *          RCC_APB1Periph_USART5, RCC_APB1Periph_I2C1, RCC_APB1Periph_I2C2,
1119:Drivers/Src/stm32f10x_rcc.c ****   *          RCC_APB1Periph_USB, RCC_APB1Periph_CAN1, RCC_APB1Periph_BKP,
1120:Drivers/Src/stm32f10x_rcc.c ****   *          RCC_APB1Periph_PWR, RCC_APB1Periph_DAC, RCC_APB1Periph_CEC,
1121:Drivers/Src/stm32f10x_rcc.c ****   *          RCC_APB1Periph_TIM12, RCC_APB1Periph_TIM13, RCC_APB1Periph_TIM14
1122:Drivers/Src/stm32f10x_rcc.c ****   * @param  NewState: new state of the specified peripheral clock.
1123:Drivers/Src/stm32f10x_rcc.c ****   *   This parameter can be: ENABLE or DISABLE.
1124:Drivers/Src/stm32f10x_rcc.c ****   * @retval None
1125:Drivers/Src/stm32f10x_rcc.c ****   */
1126:Drivers/Src/stm32f10x_rcc.c **** void RCC_APB1PeriphClockCmd(uint32_t RCC_APB1Periph, FunctionalState NewState)
1127:Drivers/Src/stm32f10x_rcc.c **** {
 1737              		.loc 1 1127 1
 1738              		.cfi_startproc
 1739              		@ args = 0, pretend = 0, frame = 8
 1740              		@ frame_needed = 1, uses_anonymous_args = 0
 1741              		@ link register save eliminated.
 1742 0000 80B4     		push	{r7}
 1743              	.LCFI127:
ARM GAS  /tmp/ccBfdNBe.s 			page 51


 1744              		.cfi_def_cfa_offset 4
 1745              		.cfi_offset 7, -4
 1746 0002 83B0     		sub	sp, sp, #12
 1747              	.LCFI128:
 1748              		.cfi_def_cfa_offset 16
 1749 0004 00AF     		add	r7, sp, #0
 1750              	.LCFI129:
 1751              		.cfi_def_cfa_register 7
 1752 0006 7860     		str	r0, [r7, #4]
 1753 0008 0B46     		mov	r3, r1
 1754 000a FB70     		strb	r3, [r7, #3]
1128:Drivers/Src/stm32f10x_rcc.c ****   /* Check the parameters */
1129:Drivers/Src/stm32f10x_rcc.c ****   assert_param(IS_RCC_APB1_PERIPH(RCC_APB1Periph));
1130:Drivers/Src/stm32f10x_rcc.c ****   assert_param(IS_FUNCTIONAL_STATE(NewState));
1131:Drivers/Src/stm32f10x_rcc.c ****   if (NewState != DISABLE)
 1755              		.loc 1 1131 6
 1756 000c FB78     		ldrb	r3, [r7, #3]	@ zero_extendqisi2
 1757 000e 002B     		cmp	r3, #0
 1758 0010 06D0     		beq	.L97
1132:Drivers/Src/stm32f10x_rcc.c ****   {
1133:Drivers/Src/stm32f10x_rcc.c ****     RCC->APB1ENR |= RCC_APB1Periph;
 1759              		.loc 1 1133 18
 1760 0012 094B     		ldr	r3, .L100
 1761 0014 DA69     		ldr	r2, [r3, #28]
 1762 0016 0849     		ldr	r1, .L100
 1763 0018 7B68     		ldr	r3, [r7, #4]
 1764 001a 1343     		orrs	r3, r3, r2
 1765 001c CB61     		str	r3, [r1, #28]
1134:Drivers/Src/stm32f10x_rcc.c ****   }
1135:Drivers/Src/stm32f10x_rcc.c ****   else
1136:Drivers/Src/stm32f10x_rcc.c ****   {
1137:Drivers/Src/stm32f10x_rcc.c ****     RCC->APB1ENR &= ~RCC_APB1Periph;
1138:Drivers/Src/stm32f10x_rcc.c ****   }
1139:Drivers/Src/stm32f10x_rcc.c **** }
 1766              		.loc 1 1139 1
 1767 001e 06E0     		b	.L99
 1768              	.L97:
1137:Drivers/Src/stm32f10x_rcc.c ****   }
 1769              		.loc 1 1137 18
 1770 0020 054B     		ldr	r3, .L100
 1771 0022 DA69     		ldr	r2, [r3, #28]
1137:Drivers/Src/stm32f10x_rcc.c ****   }
 1772              		.loc 1 1137 21
 1773 0024 7B68     		ldr	r3, [r7, #4]
 1774 0026 DB43     		mvns	r3, r3
1137:Drivers/Src/stm32f10x_rcc.c ****   }
 1775              		.loc 1 1137 18
 1776 0028 0349     		ldr	r1, .L100
 1777 002a 1340     		ands	r3, r3, r2
 1778 002c CB61     		str	r3, [r1, #28]
 1779              	.L99:
 1780              		.loc 1 1139 1
 1781 002e 00BF     		nop
 1782 0030 0C37     		adds	r7, r7, #12
 1783              	.LCFI130:
 1784              		.cfi_def_cfa_offset 4
 1785 0032 BD46     		mov	sp, r7
ARM GAS  /tmp/ccBfdNBe.s 			page 52


 1786              	.LCFI131:
 1787              		.cfi_def_cfa_register 13
 1788              		@ sp needed
 1789 0034 80BC     		pop	{r7}
 1790              	.LCFI132:
 1791              		.cfi_restore 7
 1792              		.cfi_def_cfa_offset 0
 1793 0036 7047     		bx	lr
 1794              	.L101:
 1795              		.align	2
 1796              	.L100:
 1797 0038 00100240 		.word	1073876992
 1798              		.cfi_endproc
 1799              	.LFE85:
 1801              		.section	.text.RCC_APB2PeriphResetCmd,"ax",%progbits
 1802              		.align	1
 1803              		.global	RCC_APB2PeriphResetCmd
 1804              		.syntax unified
 1805              		.thumb
 1806              		.thumb_func
 1807              		.fpu softvfp
 1809              	RCC_APB2PeriphResetCmd:
 1810              	.LFB86:
1140:Drivers/Src/stm32f10x_rcc.c **** 
1141:Drivers/Src/stm32f10x_rcc.c **** #ifdef STM32F10X_CL
1142:Drivers/Src/stm32f10x_rcc.c **** /**
1143:Drivers/Src/stm32f10x_rcc.c ****   * @brief  Forces or releases AHB peripheral reset.
1144:Drivers/Src/stm32f10x_rcc.c ****   * @note   This function applies only to STM32 Connectivity line devices.
1145:Drivers/Src/stm32f10x_rcc.c ****   * @param  RCC_AHBPeriph: specifies the AHB peripheral to reset.
1146:Drivers/Src/stm32f10x_rcc.c ****   *   This parameter can be any combination of the following values:
1147:Drivers/Src/stm32f10x_rcc.c ****   *     @arg RCC_AHBPeriph_OTG_FS 
1148:Drivers/Src/stm32f10x_rcc.c ****   *     @arg RCC_AHBPeriph_ETH_MAC
1149:Drivers/Src/stm32f10x_rcc.c ****   * @param  NewState: new state of the specified peripheral reset.
1150:Drivers/Src/stm32f10x_rcc.c ****   *   This parameter can be: ENABLE or DISABLE.
1151:Drivers/Src/stm32f10x_rcc.c ****   * @retval None
1152:Drivers/Src/stm32f10x_rcc.c ****   */
1153:Drivers/Src/stm32f10x_rcc.c **** void RCC_AHBPeriphResetCmd(uint32_t RCC_AHBPeriph, FunctionalState NewState)
1154:Drivers/Src/stm32f10x_rcc.c **** {
1155:Drivers/Src/stm32f10x_rcc.c ****   /* Check the parameters */
1156:Drivers/Src/stm32f10x_rcc.c ****   assert_param(IS_RCC_AHB_PERIPH_RESET(RCC_AHBPeriph));
1157:Drivers/Src/stm32f10x_rcc.c ****   assert_param(IS_FUNCTIONAL_STATE(NewState));
1158:Drivers/Src/stm32f10x_rcc.c **** 
1159:Drivers/Src/stm32f10x_rcc.c ****   if (NewState != DISABLE)
1160:Drivers/Src/stm32f10x_rcc.c ****   {
1161:Drivers/Src/stm32f10x_rcc.c ****     RCC->AHBRSTR |= RCC_AHBPeriph;
1162:Drivers/Src/stm32f10x_rcc.c ****   }
1163:Drivers/Src/stm32f10x_rcc.c ****   else
1164:Drivers/Src/stm32f10x_rcc.c ****   {
1165:Drivers/Src/stm32f10x_rcc.c ****     RCC->AHBRSTR &= ~RCC_AHBPeriph;
1166:Drivers/Src/stm32f10x_rcc.c ****   }
1167:Drivers/Src/stm32f10x_rcc.c **** }
1168:Drivers/Src/stm32f10x_rcc.c **** #endif /* STM32F10X_CL */ 
1169:Drivers/Src/stm32f10x_rcc.c **** 
1170:Drivers/Src/stm32f10x_rcc.c **** /**
1171:Drivers/Src/stm32f10x_rcc.c ****   * @brief  Forces or releases High Speed APB (APB2) peripheral reset.
1172:Drivers/Src/stm32f10x_rcc.c ****   * @param  RCC_APB2Periph: specifies the APB2 peripheral to reset.
1173:Drivers/Src/stm32f10x_rcc.c ****   *   This parameter can be any combination of the following values:
ARM GAS  /tmp/ccBfdNBe.s 			page 53


1174:Drivers/Src/stm32f10x_rcc.c ****   *     @arg RCC_APB2Periph_AFIO, RCC_APB2Periph_GPIOA, RCC_APB2Periph_GPIOB,
1175:Drivers/Src/stm32f10x_rcc.c ****   *          RCC_APB2Periph_GPIOC, RCC_APB2Periph_GPIOD, RCC_APB2Periph_GPIOE,
1176:Drivers/Src/stm32f10x_rcc.c ****   *          RCC_APB2Periph_GPIOF, RCC_APB2Periph_GPIOG, RCC_APB2Periph_ADC1,
1177:Drivers/Src/stm32f10x_rcc.c ****   *          RCC_APB2Periph_ADC2, RCC_APB2Periph_TIM1, RCC_APB2Periph_SPI1,
1178:Drivers/Src/stm32f10x_rcc.c ****   *          RCC_APB2Periph_TIM8, RCC_APB2Periph_USART1, RCC_APB2Periph_ADC3,
1179:Drivers/Src/stm32f10x_rcc.c ****   *          RCC_APB2Periph_TIM15, RCC_APB2Periph_TIM16, RCC_APB2Periph_TIM17,
1180:Drivers/Src/stm32f10x_rcc.c ****   *          RCC_APB2Periph_TIM9, RCC_APB2Periph_TIM10, RCC_APB2Periph_TIM11  
1181:Drivers/Src/stm32f10x_rcc.c ****   * @param  NewState: new state of the specified peripheral reset.
1182:Drivers/Src/stm32f10x_rcc.c ****   *   This parameter can be: ENABLE or DISABLE.
1183:Drivers/Src/stm32f10x_rcc.c ****   * @retval None
1184:Drivers/Src/stm32f10x_rcc.c ****   */
1185:Drivers/Src/stm32f10x_rcc.c **** void RCC_APB2PeriphResetCmd(uint32_t RCC_APB2Periph, FunctionalState NewState)
1186:Drivers/Src/stm32f10x_rcc.c **** {
 1811              		.loc 1 1186 1
 1812              		.cfi_startproc
 1813              		@ args = 0, pretend = 0, frame = 8
 1814              		@ frame_needed = 1, uses_anonymous_args = 0
 1815              		@ link register save eliminated.
 1816 0000 80B4     		push	{r7}
 1817              	.LCFI133:
 1818              		.cfi_def_cfa_offset 4
 1819              		.cfi_offset 7, -4
 1820 0002 83B0     		sub	sp, sp, #12
 1821              	.LCFI134:
 1822              		.cfi_def_cfa_offset 16
 1823 0004 00AF     		add	r7, sp, #0
 1824              	.LCFI135:
 1825              		.cfi_def_cfa_register 7
 1826 0006 7860     		str	r0, [r7, #4]
 1827 0008 0B46     		mov	r3, r1
 1828 000a FB70     		strb	r3, [r7, #3]
1187:Drivers/Src/stm32f10x_rcc.c ****   /* Check the parameters */
1188:Drivers/Src/stm32f10x_rcc.c ****   assert_param(IS_RCC_APB2_PERIPH(RCC_APB2Periph));
1189:Drivers/Src/stm32f10x_rcc.c ****   assert_param(IS_FUNCTIONAL_STATE(NewState));
1190:Drivers/Src/stm32f10x_rcc.c ****   if (NewState != DISABLE)
 1829              		.loc 1 1190 6
 1830 000c FB78     		ldrb	r3, [r7, #3]	@ zero_extendqisi2
 1831 000e 002B     		cmp	r3, #0
 1832 0010 06D0     		beq	.L103
1191:Drivers/Src/stm32f10x_rcc.c ****   {
1192:Drivers/Src/stm32f10x_rcc.c ****     RCC->APB2RSTR |= RCC_APB2Periph;
 1833              		.loc 1 1192 19
 1834 0012 094B     		ldr	r3, .L106
 1835 0014 DA68     		ldr	r2, [r3, #12]
 1836 0016 0849     		ldr	r1, .L106
 1837 0018 7B68     		ldr	r3, [r7, #4]
 1838 001a 1343     		orrs	r3, r3, r2
 1839 001c CB60     		str	r3, [r1, #12]
1193:Drivers/Src/stm32f10x_rcc.c ****   }
1194:Drivers/Src/stm32f10x_rcc.c ****   else
1195:Drivers/Src/stm32f10x_rcc.c ****   {
1196:Drivers/Src/stm32f10x_rcc.c ****     RCC->APB2RSTR &= ~RCC_APB2Periph;
1197:Drivers/Src/stm32f10x_rcc.c ****   }
1198:Drivers/Src/stm32f10x_rcc.c **** }
 1840              		.loc 1 1198 1
 1841 001e 06E0     		b	.L105
 1842              	.L103:
ARM GAS  /tmp/ccBfdNBe.s 			page 54


1196:Drivers/Src/stm32f10x_rcc.c ****   }
 1843              		.loc 1 1196 19
 1844 0020 054B     		ldr	r3, .L106
 1845 0022 DA68     		ldr	r2, [r3, #12]
1196:Drivers/Src/stm32f10x_rcc.c ****   }
 1846              		.loc 1 1196 22
 1847 0024 7B68     		ldr	r3, [r7, #4]
 1848 0026 DB43     		mvns	r3, r3
1196:Drivers/Src/stm32f10x_rcc.c ****   }
 1849              		.loc 1 1196 19
 1850 0028 0349     		ldr	r1, .L106
 1851 002a 1340     		ands	r3, r3, r2
 1852 002c CB60     		str	r3, [r1, #12]
 1853              	.L105:
 1854              		.loc 1 1198 1
 1855 002e 00BF     		nop
 1856 0030 0C37     		adds	r7, r7, #12
 1857              	.LCFI136:
 1858              		.cfi_def_cfa_offset 4
 1859 0032 BD46     		mov	sp, r7
 1860              	.LCFI137:
 1861              		.cfi_def_cfa_register 13
 1862              		@ sp needed
 1863 0034 80BC     		pop	{r7}
 1864              	.LCFI138:
 1865              		.cfi_restore 7
 1866              		.cfi_def_cfa_offset 0
 1867 0036 7047     		bx	lr
 1868              	.L107:
 1869              		.align	2
 1870              	.L106:
 1871 0038 00100240 		.word	1073876992
 1872              		.cfi_endproc
 1873              	.LFE86:
 1875              		.section	.text.RCC_APB1PeriphResetCmd,"ax",%progbits
 1876              		.align	1
 1877              		.global	RCC_APB1PeriphResetCmd
 1878              		.syntax unified
 1879              		.thumb
 1880              		.thumb_func
 1881              		.fpu softvfp
 1883              	RCC_APB1PeriphResetCmd:
 1884              	.LFB87:
1199:Drivers/Src/stm32f10x_rcc.c **** 
1200:Drivers/Src/stm32f10x_rcc.c **** /**
1201:Drivers/Src/stm32f10x_rcc.c ****   * @brief  Forces or releases Low Speed APB (APB1) peripheral reset.
1202:Drivers/Src/stm32f10x_rcc.c ****   * @param  RCC_APB1Periph: specifies the APB1 peripheral to reset.
1203:Drivers/Src/stm32f10x_rcc.c ****   *   This parameter can be any combination of the following values:
1204:Drivers/Src/stm32f10x_rcc.c ****   *     @arg RCC_APB1Periph_TIM2, RCC_APB1Periph_TIM3, RCC_APB1Periph_TIM4,
1205:Drivers/Src/stm32f10x_rcc.c ****   *          RCC_APB1Periph_TIM5, RCC_APB1Periph_TIM6, RCC_APB1Periph_TIM7,
1206:Drivers/Src/stm32f10x_rcc.c ****   *          RCC_APB1Periph_WWDG, RCC_APB1Periph_SPI2, RCC_APB1Periph_SPI3,
1207:Drivers/Src/stm32f10x_rcc.c ****   *          RCC_APB1Periph_USART2, RCC_APB1Periph_USART3, RCC_APB1Periph_USART4, 
1208:Drivers/Src/stm32f10x_rcc.c ****   *          RCC_APB1Periph_USART5, RCC_APB1Periph_I2C1, RCC_APB1Periph_I2C2,
1209:Drivers/Src/stm32f10x_rcc.c ****   *          RCC_APB1Periph_USB, RCC_APB1Periph_CAN1, RCC_APB1Periph_BKP,
1210:Drivers/Src/stm32f10x_rcc.c ****   *          RCC_APB1Periph_PWR, RCC_APB1Periph_DAC, RCC_APB1Periph_CEC,
1211:Drivers/Src/stm32f10x_rcc.c ****   *          RCC_APB1Periph_TIM12, RCC_APB1Periph_TIM13, RCC_APB1Periph_TIM14  
1212:Drivers/Src/stm32f10x_rcc.c ****   * @param  NewState: new state of the specified peripheral clock.
ARM GAS  /tmp/ccBfdNBe.s 			page 55


1213:Drivers/Src/stm32f10x_rcc.c ****   *   This parameter can be: ENABLE or DISABLE.
1214:Drivers/Src/stm32f10x_rcc.c ****   * @retval None
1215:Drivers/Src/stm32f10x_rcc.c ****   */
1216:Drivers/Src/stm32f10x_rcc.c **** void RCC_APB1PeriphResetCmd(uint32_t RCC_APB1Periph, FunctionalState NewState)
1217:Drivers/Src/stm32f10x_rcc.c **** {
 1885              		.loc 1 1217 1
 1886              		.cfi_startproc
 1887              		@ args = 0, pretend = 0, frame = 8
 1888              		@ frame_needed = 1, uses_anonymous_args = 0
 1889              		@ link register save eliminated.
 1890 0000 80B4     		push	{r7}
 1891              	.LCFI139:
 1892              		.cfi_def_cfa_offset 4
 1893              		.cfi_offset 7, -4
 1894 0002 83B0     		sub	sp, sp, #12
 1895              	.LCFI140:
 1896              		.cfi_def_cfa_offset 16
 1897 0004 00AF     		add	r7, sp, #0
 1898              	.LCFI141:
 1899              		.cfi_def_cfa_register 7
 1900 0006 7860     		str	r0, [r7, #4]
 1901 0008 0B46     		mov	r3, r1
 1902 000a FB70     		strb	r3, [r7, #3]
1218:Drivers/Src/stm32f10x_rcc.c ****   /* Check the parameters */
1219:Drivers/Src/stm32f10x_rcc.c ****   assert_param(IS_RCC_APB1_PERIPH(RCC_APB1Periph));
1220:Drivers/Src/stm32f10x_rcc.c ****   assert_param(IS_FUNCTIONAL_STATE(NewState));
1221:Drivers/Src/stm32f10x_rcc.c ****   if (NewState != DISABLE)
 1903              		.loc 1 1221 6
 1904 000c FB78     		ldrb	r3, [r7, #3]	@ zero_extendqisi2
 1905 000e 002B     		cmp	r3, #0
 1906 0010 06D0     		beq	.L109
1222:Drivers/Src/stm32f10x_rcc.c ****   {
1223:Drivers/Src/stm32f10x_rcc.c ****     RCC->APB1RSTR |= RCC_APB1Periph;
 1907              		.loc 1 1223 19
 1908 0012 094B     		ldr	r3, .L112
 1909 0014 1A69     		ldr	r2, [r3, #16]
 1910 0016 0849     		ldr	r1, .L112
 1911 0018 7B68     		ldr	r3, [r7, #4]
 1912 001a 1343     		orrs	r3, r3, r2
 1913 001c 0B61     		str	r3, [r1, #16]
1224:Drivers/Src/stm32f10x_rcc.c ****   }
1225:Drivers/Src/stm32f10x_rcc.c ****   else
1226:Drivers/Src/stm32f10x_rcc.c ****   {
1227:Drivers/Src/stm32f10x_rcc.c ****     RCC->APB1RSTR &= ~RCC_APB1Periph;
1228:Drivers/Src/stm32f10x_rcc.c ****   }
1229:Drivers/Src/stm32f10x_rcc.c **** }
 1914              		.loc 1 1229 1
 1915 001e 06E0     		b	.L111
 1916              	.L109:
1227:Drivers/Src/stm32f10x_rcc.c ****   }
 1917              		.loc 1 1227 19
 1918 0020 054B     		ldr	r3, .L112
 1919 0022 1A69     		ldr	r2, [r3, #16]
1227:Drivers/Src/stm32f10x_rcc.c ****   }
 1920              		.loc 1 1227 22
 1921 0024 7B68     		ldr	r3, [r7, #4]
 1922 0026 DB43     		mvns	r3, r3
ARM GAS  /tmp/ccBfdNBe.s 			page 56


1227:Drivers/Src/stm32f10x_rcc.c ****   }
 1923              		.loc 1 1227 19
 1924 0028 0349     		ldr	r1, .L112
 1925 002a 1340     		ands	r3, r3, r2
 1926 002c 0B61     		str	r3, [r1, #16]
 1927              	.L111:
 1928              		.loc 1 1229 1
 1929 002e 00BF     		nop
 1930 0030 0C37     		adds	r7, r7, #12
 1931              	.LCFI142:
 1932              		.cfi_def_cfa_offset 4
 1933 0032 BD46     		mov	sp, r7
 1934              	.LCFI143:
 1935              		.cfi_def_cfa_register 13
 1936              		@ sp needed
 1937 0034 80BC     		pop	{r7}
 1938              	.LCFI144:
 1939              		.cfi_restore 7
 1940              		.cfi_def_cfa_offset 0
 1941 0036 7047     		bx	lr
 1942              	.L113:
 1943              		.align	2
 1944              	.L112:
 1945 0038 00100240 		.word	1073876992
 1946              		.cfi_endproc
 1947              	.LFE87:
 1949              		.section	.text.RCC_BackupResetCmd,"ax",%progbits
 1950              		.align	1
 1951              		.global	RCC_BackupResetCmd
 1952              		.syntax unified
 1953              		.thumb
 1954              		.thumb_func
 1955              		.fpu softvfp
 1957              	RCC_BackupResetCmd:
 1958              	.LFB88:
1230:Drivers/Src/stm32f10x_rcc.c **** 
1231:Drivers/Src/stm32f10x_rcc.c **** /**
1232:Drivers/Src/stm32f10x_rcc.c ****   * @brief  Forces or releases the Backup domain reset.
1233:Drivers/Src/stm32f10x_rcc.c ****   * @param  NewState: new state of the Backup domain reset.
1234:Drivers/Src/stm32f10x_rcc.c ****   *   This parameter can be: ENABLE or DISABLE.
1235:Drivers/Src/stm32f10x_rcc.c ****   * @retval None
1236:Drivers/Src/stm32f10x_rcc.c ****   */
1237:Drivers/Src/stm32f10x_rcc.c **** void RCC_BackupResetCmd(FunctionalState NewState)
1238:Drivers/Src/stm32f10x_rcc.c **** {
 1959              		.loc 1 1238 1
 1960              		.cfi_startproc
 1961              		@ args = 0, pretend = 0, frame = 8
 1962              		@ frame_needed = 1, uses_anonymous_args = 0
 1963              		@ link register save eliminated.
 1964 0000 80B4     		push	{r7}
 1965              	.LCFI145:
 1966              		.cfi_def_cfa_offset 4
 1967              		.cfi_offset 7, -4
 1968 0002 83B0     		sub	sp, sp, #12
 1969              	.LCFI146:
 1970              		.cfi_def_cfa_offset 16
 1971 0004 00AF     		add	r7, sp, #0
ARM GAS  /tmp/ccBfdNBe.s 			page 57


 1972              	.LCFI147:
 1973              		.cfi_def_cfa_register 7
 1974 0006 0346     		mov	r3, r0
 1975 0008 FB71     		strb	r3, [r7, #7]
1239:Drivers/Src/stm32f10x_rcc.c ****   /* Check the parameters */
1240:Drivers/Src/stm32f10x_rcc.c ****   assert_param(IS_FUNCTIONAL_STATE(NewState));
1241:Drivers/Src/stm32f10x_rcc.c ****   *(__IO uint32_t *) BDCR_BDRST_BB = (uint32_t)NewState;
 1976              		.loc 1 1241 3
 1977 000a 044A     		ldr	r2, .L115
 1978              		.loc 1 1241 38
 1979 000c FB79     		ldrb	r3, [r7, #7]	@ zero_extendqisi2
 1980              		.loc 1 1241 36
 1981 000e 1360     		str	r3, [r2]
1242:Drivers/Src/stm32f10x_rcc.c **** }
 1982              		.loc 1 1242 1
 1983 0010 00BF     		nop
 1984 0012 0C37     		adds	r7, r7, #12
 1985              	.LCFI148:
 1986              		.cfi_def_cfa_offset 4
 1987 0014 BD46     		mov	sp, r7
 1988              	.LCFI149:
 1989              		.cfi_def_cfa_register 13
 1990              		@ sp needed
 1991 0016 80BC     		pop	{r7}
 1992              	.LCFI150:
 1993              		.cfi_restore 7
 1994              		.cfi_def_cfa_offset 0
 1995 0018 7047     		bx	lr
 1996              	.L116:
 1997 001a 00BF     		.align	2
 1998              	.L115:
 1999 001c 40044242 		.word	1111622720
 2000              		.cfi_endproc
 2001              	.LFE88:
 2003              		.section	.text.RCC_ClockSecuritySystemCmd,"ax",%progbits
 2004              		.align	1
 2005              		.global	RCC_ClockSecuritySystemCmd
 2006              		.syntax unified
 2007              		.thumb
 2008              		.thumb_func
 2009              		.fpu softvfp
 2011              	RCC_ClockSecuritySystemCmd:
 2012              	.LFB89:
1243:Drivers/Src/stm32f10x_rcc.c **** 
1244:Drivers/Src/stm32f10x_rcc.c **** /**
1245:Drivers/Src/stm32f10x_rcc.c ****   * @brief  Enables or disables the Clock Security System.
1246:Drivers/Src/stm32f10x_rcc.c ****   * @param  NewState: new state of the Clock Security System..
1247:Drivers/Src/stm32f10x_rcc.c ****   *   This parameter can be: ENABLE or DISABLE.
1248:Drivers/Src/stm32f10x_rcc.c ****   * @retval None
1249:Drivers/Src/stm32f10x_rcc.c ****   */
1250:Drivers/Src/stm32f10x_rcc.c **** void RCC_ClockSecuritySystemCmd(FunctionalState NewState)
1251:Drivers/Src/stm32f10x_rcc.c **** {
 2013              		.loc 1 1251 1
 2014              		.cfi_startproc
 2015              		@ args = 0, pretend = 0, frame = 8
 2016              		@ frame_needed = 1, uses_anonymous_args = 0
 2017              		@ link register save eliminated.
ARM GAS  /tmp/ccBfdNBe.s 			page 58


 2018 0000 80B4     		push	{r7}
 2019              	.LCFI151:
 2020              		.cfi_def_cfa_offset 4
 2021              		.cfi_offset 7, -4
 2022 0002 83B0     		sub	sp, sp, #12
 2023              	.LCFI152:
 2024              		.cfi_def_cfa_offset 16
 2025 0004 00AF     		add	r7, sp, #0
 2026              	.LCFI153:
 2027              		.cfi_def_cfa_register 7
 2028 0006 0346     		mov	r3, r0
 2029 0008 FB71     		strb	r3, [r7, #7]
1252:Drivers/Src/stm32f10x_rcc.c ****   /* Check the parameters */
1253:Drivers/Src/stm32f10x_rcc.c ****   assert_param(IS_FUNCTIONAL_STATE(NewState));
1254:Drivers/Src/stm32f10x_rcc.c ****   *(__IO uint32_t *) CR_CSSON_BB = (uint32_t)NewState;
 2030              		.loc 1 1254 3
 2031 000a 044A     		ldr	r2, .L118
 2032              		.loc 1 1254 36
 2033 000c FB79     		ldrb	r3, [r7, #7]	@ zero_extendqisi2
 2034              		.loc 1 1254 34
 2035 000e 1360     		str	r3, [r2]
1255:Drivers/Src/stm32f10x_rcc.c **** }
 2036              		.loc 1 1255 1
 2037 0010 00BF     		nop
 2038 0012 0C37     		adds	r7, r7, #12
 2039              	.LCFI154:
 2040              		.cfi_def_cfa_offset 4
 2041 0014 BD46     		mov	sp, r7
 2042              	.LCFI155:
 2043              		.cfi_def_cfa_register 13
 2044              		@ sp needed
 2045 0016 80BC     		pop	{r7}
 2046              	.LCFI156:
 2047              		.cfi_restore 7
 2048              		.cfi_def_cfa_offset 0
 2049 0018 7047     		bx	lr
 2050              	.L119:
 2051 001a 00BF     		.align	2
 2052              	.L118:
 2053 001c 4C004242 		.word	1111621708
 2054              		.cfi_endproc
 2055              	.LFE89:
 2057              		.section	.text.RCC_MCOConfig,"ax",%progbits
 2058              		.align	1
 2059              		.global	RCC_MCOConfig
 2060              		.syntax unified
 2061              		.thumb
 2062              		.thumb_func
 2063              		.fpu softvfp
 2065              	RCC_MCOConfig:
 2066              	.LFB90:
1256:Drivers/Src/stm32f10x_rcc.c **** 
1257:Drivers/Src/stm32f10x_rcc.c **** /**
1258:Drivers/Src/stm32f10x_rcc.c ****   * @brief  Selects the clock source to output on MCO pin.
1259:Drivers/Src/stm32f10x_rcc.c ****   * @param  RCC_MCO: specifies the clock source to output.
1260:Drivers/Src/stm32f10x_rcc.c ****   *   
1261:Drivers/Src/stm32f10x_rcc.c ****   *   For @b STM32_Connectivity_line_devices, this parameter can be one of the
ARM GAS  /tmp/ccBfdNBe.s 			page 59


1262:Drivers/Src/stm32f10x_rcc.c ****   *   following values:       
1263:Drivers/Src/stm32f10x_rcc.c ****   *     @arg RCC_MCO_NoClock: No clock selected
1264:Drivers/Src/stm32f10x_rcc.c ****   *     @arg RCC_MCO_SYSCLK: System clock selected
1265:Drivers/Src/stm32f10x_rcc.c ****   *     @arg RCC_MCO_HSI: HSI oscillator clock selected
1266:Drivers/Src/stm32f10x_rcc.c ****   *     @arg RCC_MCO_HSE: HSE oscillator clock selected
1267:Drivers/Src/stm32f10x_rcc.c ****   *     @arg RCC_MCO_PLLCLK_Div2: PLL clock divided by 2 selected
1268:Drivers/Src/stm32f10x_rcc.c ****   *     @arg RCC_MCO_PLL2CLK: PLL2 clock selected                     
1269:Drivers/Src/stm32f10x_rcc.c ****   *     @arg RCC_MCO_PLL3CLK_Div2: PLL3 clock divided by 2 selected   
1270:Drivers/Src/stm32f10x_rcc.c ****   *     @arg RCC_MCO_XT1: External 3-25 MHz oscillator clock selected  
1271:Drivers/Src/stm32f10x_rcc.c ****   *     @arg RCC_MCO_PLL3CLK: PLL3 clock selected 
1272:Drivers/Src/stm32f10x_rcc.c ****   * 
1273:Drivers/Src/stm32f10x_rcc.c ****   *   For  @b other_STM32_devices, this parameter can be one of the following values:        
1274:Drivers/Src/stm32f10x_rcc.c ****   *     @arg RCC_MCO_NoClock: No clock selected
1275:Drivers/Src/stm32f10x_rcc.c ****   *     @arg RCC_MCO_SYSCLK: System clock selected
1276:Drivers/Src/stm32f10x_rcc.c ****   *     @arg RCC_MCO_HSI: HSI oscillator clock selected
1277:Drivers/Src/stm32f10x_rcc.c ****   *     @arg RCC_MCO_HSE: HSE oscillator clock selected
1278:Drivers/Src/stm32f10x_rcc.c ****   *     @arg RCC_MCO_PLLCLK_Div2: PLL clock divided by 2 selected
1279:Drivers/Src/stm32f10x_rcc.c ****   *   
1280:Drivers/Src/stm32f10x_rcc.c ****   * @retval None
1281:Drivers/Src/stm32f10x_rcc.c ****   */
1282:Drivers/Src/stm32f10x_rcc.c **** void RCC_MCOConfig(uint8_t RCC_MCO)
1283:Drivers/Src/stm32f10x_rcc.c **** {
 2067              		.loc 1 1283 1
 2068              		.cfi_startproc
 2069              		@ args = 0, pretend = 0, frame = 8
 2070              		@ frame_needed = 1, uses_anonymous_args = 0
 2071              		@ link register save eliminated.
 2072 0000 80B4     		push	{r7}
 2073              	.LCFI157:
 2074              		.cfi_def_cfa_offset 4
 2075              		.cfi_offset 7, -4
 2076 0002 83B0     		sub	sp, sp, #12
 2077              	.LCFI158:
 2078              		.cfi_def_cfa_offset 16
 2079 0004 00AF     		add	r7, sp, #0
 2080              	.LCFI159:
 2081              		.cfi_def_cfa_register 7
 2082 0006 0346     		mov	r3, r0
 2083 0008 FB71     		strb	r3, [r7, #7]
1284:Drivers/Src/stm32f10x_rcc.c ****   /* Check the parameters */
1285:Drivers/Src/stm32f10x_rcc.c ****   assert_param(IS_RCC_MCO(RCC_MCO));
1286:Drivers/Src/stm32f10x_rcc.c **** 
1287:Drivers/Src/stm32f10x_rcc.c ****   /* Perform Byte access to MCO bits to select the MCO source */
1288:Drivers/Src/stm32f10x_rcc.c ****   *(__IO uint8_t *) CFGR_BYTE4_ADDRESS = RCC_MCO;
 2084              		.loc 1 1288 3
 2085 000a 044A     		ldr	r2, .L121
 2086              		.loc 1 1288 40
 2087 000c FB79     		ldrb	r3, [r7, #7]
 2088 000e 1370     		strb	r3, [r2]
1289:Drivers/Src/stm32f10x_rcc.c **** }
 2089              		.loc 1 1289 1
 2090 0010 00BF     		nop
 2091 0012 0C37     		adds	r7, r7, #12
 2092              	.LCFI160:
 2093              		.cfi_def_cfa_offset 4
 2094 0014 BD46     		mov	sp, r7
 2095              	.LCFI161:
ARM GAS  /tmp/ccBfdNBe.s 			page 60


 2096              		.cfi_def_cfa_register 13
 2097              		@ sp needed
 2098 0016 80BC     		pop	{r7}
 2099              	.LCFI162:
 2100              		.cfi_restore 7
 2101              		.cfi_def_cfa_offset 0
 2102 0018 7047     		bx	lr
 2103              	.L122:
 2104 001a 00BF     		.align	2
 2105              	.L121:
 2106 001c 07100240 		.word	1073876999
 2107              		.cfi_endproc
 2108              	.LFE90:
 2110              		.section	.text.RCC_GetFlagStatus,"ax",%progbits
 2111              		.align	1
 2112              		.global	RCC_GetFlagStatus
 2113              		.syntax unified
 2114              		.thumb
 2115              		.thumb_func
 2116              		.fpu softvfp
 2118              	RCC_GetFlagStatus:
 2119              	.LFB91:
1290:Drivers/Src/stm32f10x_rcc.c **** 
1291:Drivers/Src/stm32f10x_rcc.c **** /**
1292:Drivers/Src/stm32f10x_rcc.c ****   * @brief  Checks whether the specified RCC flag is set or not.
1293:Drivers/Src/stm32f10x_rcc.c ****   * @param  RCC_FLAG: specifies the flag to check.
1294:Drivers/Src/stm32f10x_rcc.c ****   *   
1295:Drivers/Src/stm32f10x_rcc.c ****   *   For @b STM32_Connectivity_line_devices, this parameter can be one of the
1296:Drivers/Src/stm32f10x_rcc.c ****   *   following values:
1297:Drivers/Src/stm32f10x_rcc.c ****   *     @arg RCC_FLAG_HSIRDY: HSI oscillator clock ready
1298:Drivers/Src/stm32f10x_rcc.c ****   *     @arg RCC_FLAG_HSERDY: HSE oscillator clock ready
1299:Drivers/Src/stm32f10x_rcc.c ****   *     @arg RCC_FLAG_PLLRDY: PLL clock ready
1300:Drivers/Src/stm32f10x_rcc.c ****   *     @arg RCC_FLAG_PLL2RDY: PLL2 clock ready      
1301:Drivers/Src/stm32f10x_rcc.c ****   *     @arg RCC_FLAG_PLL3RDY: PLL3 clock ready                           
1302:Drivers/Src/stm32f10x_rcc.c ****   *     @arg RCC_FLAG_LSERDY: LSE oscillator clock ready
1303:Drivers/Src/stm32f10x_rcc.c ****   *     @arg RCC_FLAG_LSIRDY: LSI oscillator clock ready
1304:Drivers/Src/stm32f10x_rcc.c ****   *     @arg RCC_FLAG_PINRST: Pin reset
1305:Drivers/Src/stm32f10x_rcc.c ****   *     @arg RCC_FLAG_PORRST: POR/PDR reset
1306:Drivers/Src/stm32f10x_rcc.c ****   *     @arg RCC_FLAG_SFTRST: Software reset
1307:Drivers/Src/stm32f10x_rcc.c ****   *     @arg RCC_FLAG_IWDGRST: Independent Watchdog reset
1308:Drivers/Src/stm32f10x_rcc.c ****   *     @arg RCC_FLAG_WWDGRST: Window Watchdog reset
1309:Drivers/Src/stm32f10x_rcc.c ****   *     @arg RCC_FLAG_LPWRRST: Low Power reset
1310:Drivers/Src/stm32f10x_rcc.c ****   * 
1311:Drivers/Src/stm32f10x_rcc.c ****   *   For @b other_STM32_devices, this parameter can be one of the following values:        
1312:Drivers/Src/stm32f10x_rcc.c ****   *     @arg RCC_FLAG_HSIRDY: HSI oscillator clock ready
1313:Drivers/Src/stm32f10x_rcc.c ****   *     @arg RCC_FLAG_HSERDY: HSE oscillator clock ready
1314:Drivers/Src/stm32f10x_rcc.c ****   *     @arg RCC_FLAG_PLLRDY: PLL clock ready
1315:Drivers/Src/stm32f10x_rcc.c ****   *     @arg RCC_FLAG_LSERDY: LSE oscillator clock ready
1316:Drivers/Src/stm32f10x_rcc.c ****   *     @arg RCC_FLAG_LSIRDY: LSI oscillator clock ready
1317:Drivers/Src/stm32f10x_rcc.c ****   *     @arg RCC_FLAG_PINRST: Pin reset
1318:Drivers/Src/stm32f10x_rcc.c ****   *     @arg RCC_FLAG_PORRST: POR/PDR reset
1319:Drivers/Src/stm32f10x_rcc.c ****   *     @arg RCC_FLAG_SFTRST: Software reset
1320:Drivers/Src/stm32f10x_rcc.c ****   *     @arg RCC_FLAG_IWDGRST: Independent Watchdog reset
1321:Drivers/Src/stm32f10x_rcc.c ****   *     @arg RCC_FLAG_WWDGRST: Window Watchdog reset
1322:Drivers/Src/stm32f10x_rcc.c ****   *     @arg RCC_FLAG_LPWRRST: Low Power reset
1323:Drivers/Src/stm32f10x_rcc.c ****   *   
1324:Drivers/Src/stm32f10x_rcc.c ****   * @retval The new state of RCC_FLAG (SET or RESET).
ARM GAS  /tmp/ccBfdNBe.s 			page 61


1325:Drivers/Src/stm32f10x_rcc.c ****   */
1326:Drivers/Src/stm32f10x_rcc.c **** FlagStatus RCC_GetFlagStatus(uint8_t RCC_FLAG)
1327:Drivers/Src/stm32f10x_rcc.c **** {
 2120              		.loc 1 1327 1
 2121              		.cfi_startproc
 2122              		@ args = 0, pretend = 0, frame = 24
 2123              		@ frame_needed = 1, uses_anonymous_args = 0
 2124              		@ link register save eliminated.
 2125 0000 80B4     		push	{r7}
 2126              	.LCFI163:
 2127              		.cfi_def_cfa_offset 4
 2128              		.cfi_offset 7, -4
 2129 0002 87B0     		sub	sp, sp, #28
 2130              	.LCFI164:
 2131              		.cfi_def_cfa_offset 32
 2132 0004 00AF     		add	r7, sp, #0
 2133              	.LCFI165:
 2134              		.cfi_def_cfa_register 7
 2135 0006 0346     		mov	r3, r0
 2136 0008 FB71     		strb	r3, [r7, #7]
1328:Drivers/Src/stm32f10x_rcc.c ****   uint32_t tmp = 0;
 2137              		.loc 1 1328 12
 2138 000a 0023     		movs	r3, #0
 2139 000c FB60     		str	r3, [r7, #12]
1329:Drivers/Src/stm32f10x_rcc.c ****   uint32_t statusreg = 0;
 2140              		.loc 1 1329 12
 2141 000e 0023     		movs	r3, #0
 2142 0010 7B61     		str	r3, [r7, #20]
1330:Drivers/Src/stm32f10x_rcc.c ****   FlagStatus bitstatus = RESET;
 2143              		.loc 1 1330 14
 2144 0012 0023     		movs	r3, #0
 2145 0014 FB74     		strb	r3, [r7, #19]
1331:Drivers/Src/stm32f10x_rcc.c ****   /* Check the parameters */
1332:Drivers/Src/stm32f10x_rcc.c ****   assert_param(IS_RCC_FLAG(RCC_FLAG));
1333:Drivers/Src/stm32f10x_rcc.c **** 
1334:Drivers/Src/stm32f10x_rcc.c ****   /* Get the RCC register index */
1335:Drivers/Src/stm32f10x_rcc.c ****   tmp = RCC_FLAG >> 5;
 2146              		.loc 1 1335 18
 2147 0016 FB79     		ldrb	r3, [r7, #7]	@ zero_extendqisi2
 2148 0018 5B09     		lsrs	r3, r3, #5
 2149 001a DBB2     		uxtb	r3, r3
 2150              		.loc 1 1335 7
 2151 001c FB60     		str	r3, [r7, #12]
1336:Drivers/Src/stm32f10x_rcc.c ****   if (tmp == 1)               /* The flag to check is in CR register */
 2152              		.loc 1 1336 6
 2153 001e FB68     		ldr	r3, [r7, #12]
 2154 0020 012B     		cmp	r3, #1
 2155 0022 03D1     		bne	.L124
1337:Drivers/Src/stm32f10x_rcc.c ****   {
1338:Drivers/Src/stm32f10x_rcc.c ****     statusreg = RCC->CR;
 2156              		.loc 1 1338 20
 2157 0024 124B     		ldr	r3, .L130
 2158              		.loc 1 1338 15
 2159 0026 1B68     		ldr	r3, [r3]
 2160 0028 7B61     		str	r3, [r7, #20]
 2161 002a 09E0     		b	.L125
 2162              	.L124:
ARM GAS  /tmp/ccBfdNBe.s 			page 62


1339:Drivers/Src/stm32f10x_rcc.c ****   }
1340:Drivers/Src/stm32f10x_rcc.c ****   else if (tmp == 2)          /* The flag to check is in BDCR register */
 2163              		.loc 1 1340 11
 2164 002c FB68     		ldr	r3, [r7, #12]
 2165 002e 022B     		cmp	r3, #2
 2166 0030 03D1     		bne	.L126
1341:Drivers/Src/stm32f10x_rcc.c ****   {
1342:Drivers/Src/stm32f10x_rcc.c ****     statusreg = RCC->BDCR;
 2167              		.loc 1 1342 20
 2168 0032 0F4B     		ldr	r3, .L130
 2169              		.loc 1 1342 15
 2170 0034 1B6A     		ldr	r3, [r3, #32]
 2171 0036 7B61     		str	r3, [r7, #20]
 2172 0038 02E0     		b	.L125
 2173              	.L126:
1343:Drivers/Src/stm32f10x_rcc.c ****   }
1344:Drivers/Src/stm32f10x_rcc.c ****   else                       /* The flag to check is in CSR register */
1345:Drivers/Src/stm32f10x_rcc.c ****   {
1346:Drivers/Src/stm32f10x_rcc.c ****     statusreg = RCC->CSR;
 2174              		.loc 1 1346 20
 2175 003a 0D4B     		ldr	r3, .L130
 2176              		.loc 1 1346 15
 2177 003c 5B6A     		ldr	r3, [r3, #36]
 2178 003e 7B61     		str	r3, [r7, #20]
 2179              	.L125:
1347:Drivers/Src/stm32f10x_rcc.c ****   }
1348:Drivers/Src/stm32f10x_rcc.c **** 
1349:Drivers/Src/stm32f10x_rcc.c ****   /* Get the flag position */
1350:Drivers/Src/stm32f10x_rcc.c ****   tmp = RCC_FLAG & FLAG_Mask;
 2180              		.loc 1 1350 18
 2181 0040 FB79     		ldrb	r3, [r7, #7]	@ zero_extendqisi2
 2182              		.loc 1 1350 7
 2183 0042 03F01F03 		and	r3, r3, #31
 2184 0046 FB60     		str	r3, [r7, #12]
1351:Drivers/Src/stm32f10x_rcc.c ****   if ((statusreg & ((uint32_t)1 << tmp)) != (uint32_t)RESET)
 2185              		.loc 1 1351 42
 2186 0048 7A69     		ldr	r2, [r7, #20]
 2187 004a FB68     		ldr	r3, [r7, #12]
 2188 004c 22FA03F3 		lsr	r3, r2, r3
 2189 0050 03F00103 		and	r3, r3, #1
 2190              		.loc 1 1351 6
 2191 0054 002B     		cmp	r3, #0
 2192 0056 02D0     		beq	.L127
1352:Drivers/Src/stm32f10x_rcc.c ****   {
1353:Drivers/Src/stm32f10x_rcc.c ****     bitstatus = SET;
 2193              		.loc 1 1353 15
 2194 0058 0123     		movs	r3, #1
 2195 005a FB74     		strb	r3, [r7, #19]
 2196 005c 01E0     		b	.L128
 2197              	.L127:
1354:Drivers/Src/stm32f10x_rcc.c ****   }
1355:Drivers/Src/stm32f10x_rcc.c ****   else
1356:Drivers/Src/stm32f10x_rcc.c ****   {
1357:Drivers/Src/stm32f10x_rcc.c ****     bitstatus = RESET;
 2198              		.loc 1 1357 15
 2199 005e 0023     		movs	r3, #0
 2200 0060 FB74     		strb	r3, [r7, #19]
ARM GAS  /tmp/ccBfdNBe.s 			page 63


 2201              	.L128:
1358:Drivers/Src/stm32f10x_rcc.c ****   }
1359:Drivers/Src/stm32f10x_rcc.c **** 
1360:Drivers/Src/stm32f10x_rcc.c ****   /* Return the flag status */
1361:Drivers/Src/stm32f10x_rcc.c ****   return bitstatus;
 2202              		.loc 1 1361 10
 2203 0062 FB7C     		ldrb	r3, [r7, #19]	@ zero_extendqisi2
1362:Drivers/Src/stm32f10x_rcc.c **** }
 2204              		.loc 1 1362 1
 2205 0064 1846     		mov	r0, r3
 2206 0066 1C37     		adds	r7, r7, #28
 2207              	.LCFI166:
 2208              		.cfi_def_cfa_offset 4
 2209 0068 BD46     		mov	sp, r7
 2210              	.LCFI167:
 2211              		.cfi_def_cfa_register 13
 2212              		@ sp needed
 2213 006a 80BC     		pop	{r7}
 2214              	.LCFI168:
 2215              		.cfi_restore 7
 2216              		.cfi_def_cfa_offset 0
 2217 006c 7047     		bx	lr
 2218              	.L131:
 2219 006e 00BF     		.align	2
 2220              	.L130:
 2221 0070 00100240 		.word	1073876992
 2222              		.cfi_endproc
 2223              	.LFE91:
 2225              		.section	.text.RCC_ClearFlag,"ax",%progbits
 2226              		.align	1
 2227              		.global	RCC_ClearFlag
 2228              		.syntax unified
 2229              		.thumb
 2230              		.thumb_func
 2231              		.fpu softvfp
 2233              	RCC_ClearFlag:
 2234              	.LFB92:
1363:Drivers/Src/stm32f10x_rcc.c **** 
1364:Drivers/Src/stm32f10x_rcc.c **** /**
1365:Drivers/Src/stm32f10x_rcc.c ****   * @brief  Clears the RCC reset flags.
1366:Drivers/Src/stm32f10x_rcc.c ****   * @note   The reset flags are: RCC_FLAG_PINRST, RCC_FLAG_PORRST, RCC_FLAG_SFTRST,
1367:Drivers/Src/stm32f10x_rcc.c ****   *   RCC_FLAG_IWDGRST, RCC_FLAG_WWDGRST, RCC_FLAG_LPWRRST
1368:Drivers/Src/stm32f10x_rcc.c ****   * @param  None
1369:Drivers/Src/stm32f10x_rcc.c ****   * @retval None
1370:Drivers/Src/stm32f10x_rcc.c ****   */
1371:Drivers/Src/stm32f10x_rcc.c **** void RCC_ClearFlag(void)
1372:Drivers/Src/stm32f10x_rcc.c **** {
 2235              		.loc 1 1372 1
 2236              		.cfi_startproc
 2237              		@ args = 0, pretend = 0, frame = 0
 2238              		@ frame_needed = 1, uses_anonymous_args = 0
 2239              		@ link register save eliminated.
 2240 0000 80B4     		push	{r7}
 2241              	.LCFI169:
 2242              		.cfi_def_cfa_offset 4
 2243              		.cfi_offset 7, -4
 2244 0002 00AF     		add	r7, sp, #0
ARM GAS  /tmp/ccBfdNBe.s 			page 64


 2245              	.LCFI170:
 2246              		.cfi_def_cfa_register 7
1373:Drivers/Src/stm32f10x_rcc.c ****   /* Set RMVF bit to clear the reset flags */
1374:Drivers/Src/stm32f10x_rcc.c ****   RCC->CSR |= CSR_RMVF_Set;
 2247              		.loc 1 1374 12
 2248 0004 044B     		ldr	r3, .L133
 2249 0006 5B6A     		ldr	r3, [r3, #36]
 2250 0008 034A     		ldr	r2, .L133
 2251 000a 43F08073 		orr	r3, r3, #16777216
 2252 000e 5362     		str	r3, [r2, #36]
1375:Drivers/Src/stm32f10x_rcc.c **** }
 2253              		.loc 1 1375 1
 2254 0010 00BF     		nop
 2255 0012 BD46     		mov	sp, r7
 2256              	.LCFI171:
 2257              		.cfi_def_cfa_register 13
 2258              		@ sp needed
 2259 0014 80BC     		pop	{r7}
 2260              	.LCFI172:
 2261              		.cfi_restore 7
 2262              		.cfi_def_cfa_offset 0
 2263 0016 7047     		bx	lr
 2264              	.L134:
 2265              		.align	2
 2266              	.L133:
 2267 0018 00100240 		.word	1073876992
 2268              		.cfi_endproc
 2269              	.LFE92:
 2271              		.section	.text.RCC_GetITStatus,"ax",%progbits
 2272              		.align	1
 2273              		.global	RCC_GetITStatus
 2274              		.syntax unified
 2275              		.thumb
 2276              		.thumb_func
 2277              		.fpu softvfp
 2279              	RCC_GetITStatus:
 2280              	.LFB93:
1376:Drivers/Src/stm32f10x_rcc.c **** 
1377:Drivers/Src/stm32f10x_rcc.c **** /**
1378:Drivers/Src/stm32f10x_rcc.c ****   * @brief  Checks whether the specified RCC interrupt has occurred or not.
1379:Drivers/Src/stm32f10x_rcc.c ****   * @param  RCC_IT: specifies the RCC interrupt source to check.
1380:Drivers/Src/stm32f10x_rcc.c ****   *   
1381:Drivers/Src/stm32f10x_rcc.c ****   *   For @b STM32_Connectivity_line_devices, this parameter can be one of the
1382:Drivers/Src/stm32f10x_rcc.c ****   *   following values:
1383:Drivers/Src/stm32f10x_rcc.c ****   *     @arg RCC_IT_LSIRDY: LSI ready interrupt
1384:Drivers/Src/stm32f10x_rcc.c ****   *     @arg RCC_IT_LSERDY: LSE ready interrupt
1385:Drivers/Src/stm32f10x_rcc.c ****   *     @arg RCC_IT_HSIRDY: HSI ready interrupt
1386:Drivers/Src/stm32f10x_rcc.c ****   *     @arg RCC_IT_HSERDY: HSE ready interrupt
1387:Drivers/Src/stm32f10x_rcc.c ****   *     @arg RCC_IT_PLLRDY: PLL ready interrupt
1388:Drivers/Src/stm32f10x_rcc.c ****   *     @arg RCC_IT_PLL2RDY: PLL2 ready interrupt 
1389:Drivers/Src/stm32f10x_rcc.c ****   *     @arg RCC_IT_PLL3RDY: PLL3 ready interrupt                      
1390:Drivers/Src/stm32f10x_rcc.c ****   *     @arg RCC_IT_CSS: Clock Security System interrupt
1391:Drivers/Src/stm32f10x_rcc.c ****   * 
1392:Drivers/Src/stm32f10x_rcc.c ****   *   For @b other_STM32_devices, this parameter can be one of the following values:        
1393:Drivers/Src/stm32f10x_rcc.c ****   *     @arg RCC_IT_LSIRDY: LSI ready interrupt
1394:Drivers/Src/stm32f10x_rcc.c ****   *     @arg RCC_IT_LSERDY: LSE ready interrupt
1395:Drivers/Src/stm32f10x_rcc.c ****   *     @arg RCC_IT_HSIRDY: HSI ready interrupt
ARM GAS  /tmp/ccBfdNBe.s 			page 65


1396:Drivers/Src/stm32f10x_rcc.c ****   *     @arg RCC_IT_HSERDY: HSE ready interrupt
1397:Drivers/Src/stm32f10x_rcc.c ****   *     @arg RCC_IT_PLLRDY: PLL ready interrupt
1398:Drivers/Src/stm32f10x_rcc.c ****   *     @arg RCC_IT_CSS: Clock Security System interrupt
1399:Drivers/Src/stm32f10x_rcc.c ****   *   
1400:Drivers/Src/stm32f10x_rcc.c ****   * @retval The new state of RCC_IT (SET or RESET).
1401:Drivers/Src/stm32f10x_rcc.c ****   */
1402:Drivers/Src/stm32f10x_rcc.c **** ITStatus RCC_GetITStatus(uint8_t RCC_IT)
1403:Drivers/Src/stm32f10x_rcc.c **** {
 2281              		.loc 1 1403 1
 2282              		.cfi_startproc
 2283              		@ args = 0, pretend = 0, frame = 16
 2284              		@ frame_needed = 1, uses_anonymous_args = 0
 2285              		@ link register save eliminated.
 2286 0000 80B4     		push	{r7}
 2287              	.LCFI173:
 2288              		.cfi_def_cfa_offset 4
 2289              		.cfi_offset 7, -4
 2290 0002 85B0     		sub	sp, sp, #20
 2291              	.LCFI174:
 2292              		.cfi_def_cfa_offset 24
 2293 0004 00AF     		add	r7, sp, #0
 2294              	.LCFI175:
 2295              		.cfi_def_cfa_register 7
 2296 0006 0346     		mov	r3, r0
 2297 0008 FB71     		strb	r3, [r7, #7]
1404:Drivers/Src/stm32f10x_rcc.c ****   ITStatus bitstatus = RESET;
 2298              		.loc 1 1404 12
 2299 000a 0023     		movs	r3, #0
 2300 000c FB73     		strb	r3, [r7, #15]
1405:Drivers/Src/stm32f10x_rcc.c ****   /* Check the parameters */
1406:Drivers/Src/stm32f10x_rcc.c ****   assert_param(IS_RCC_GET_IT(RCC_IT));
1407:Drivers/Src/stm32f10x_rcc.c **** 
1408:Drivers/Src/stm32f10x_rcc.c ****   /* Check the status of the specified RCC interrupt */
1409:Drivers/Src/stm32f10x_rcc.c ****   if ((RCC->CIR & RCC_IT) != (uint32_t)RESET)
 2301              		.loc 1 1409 11
 2302 000e 084B     		ldr	r3, .L139
 2303 0010 9A68     		ldr	r2, [r3, #8]
 2304              		.loc 1 1409 17
 2305 0012 FB79     		ldrb	r3, [r7, #7]	@ zero_extendqisi2
 2306 0014 1340     		ands	r3, r3, r2
 2307              		.loc 1 1409 6
 2308 0016 002B     		cmp	r3, #0
 2309 0018 02D0     		beq	.L136
1410:Drivers/Src/stm32f10x_rcc.c ****   {
1411:Drivers/Src/stm32f10x_rcc.c ****     bitstatus = SET;
 2310              		.loc 1 1411 15
 2311 001a 0123     		movs	r3, #1
 2312 001c FB73     		strb	r3, [r7, #15]
 2313 001e 01E0     		b	.L137
 2314              	.L136:
1412:Drivers/Src/stm32f10x_rcc.c ****   }
1413:Drivers/Src/stm32f10x_rcc.c ****   else
1414:Drivers/Src/stm32f10x_rcc.c ****   {
1415:Drivers/Src/stm32f10x_rcc.c ****     bitstatus = RESET;
 2315              		.loc 1 1415 15
 2316 0020 0023     		movs	r3, #0
 2317 0022 FB73     		strb	r3, [r7, #15]
ARM GAS  /tmp/ccBfdNBe.s 			page 66


 2318              	.L137:
1416:Drivers/Src/stm32f10x_rcc.c ****   }
1417:Drivers/Src/stm32f10x_rcc.c **** 
1418:Drivers/Src/stm32f10x_rcc.c ****   /* Return the RCC_IT status */
1419:Drivers/Src/stm32f10x_rcc.c ****   return  bitstatus;
 2319              		.loc 1 1419 11
 2320 0024 FB7B     		ldrb	r3, [r7, #15]	@ zero_extendqisi2
1420:Drivers/Src/stm32f10x_rcc.c **** }
 2321              		.loc 1 1420 1
 2322 0026 1846     		mov	r0, r3
 2323 0028 1437     		adds	r7, r7, #20
 2324              	.LCFI176:
 2325              		.cfi_def_cfa_offset 4
 2326 002a BD46     		mov	sp, r7
 2327              	.LCFI177:
 2328              		.cfi_def_cfa_register 13
 2329              		@ sp needed
 2330 002c 80BC     		pop	{r7}
 2331              	.LCFI178:
 2332              		.cfi_restore 7
 2333              		.cfi_def_cfa_offset 0
 2334 002e 7047     		bx	lr
 2335              	.L140:
 2336              		.align	2
 2337              	.L139:
 2338 0030 00100240 		.word	1073876992
 2339              		.cfi_endproc
 2340              	.LFE93:
 2342              		.section	.text.RCC_ClearITPendingBit,"ax",%progbits
 2343              		.align	1
 2344              		.global	RCC_ClearITPendingBit
 2345              		.syntax unified
 2346              		.thumb
 2347              		.thumb_func
 2348              		.fpu softvfp
 2350              	RCC_ClearITPendingBit:
 2351              	.LFB94:
1421:Drivers/Src/stm32f10x_rcc.c **** 
1422:Drivers/Src/stm32f10x_rcc.c **** /**
1423:Drivers/Src/stm32f10x_rcc.c ****   * @brief  Clears the RCC's interrupt pending bits.
1424:Drivers/Src/stm32f10x_rcc.c ****   * @param  RCC_IT: specifies the interrupt pending bit to clear.
1425:Drivers/Src/stm32f10x_rcc.c ****   *   
1426:Drivers/Src/stm32f10x_rcc.c ****   *   For @b STM32_Connectivity_line_devices, this parameter can be any combination
1427:Drivers/Src/stm32f10x_rcc.c ****   *   of the following values:
1428:Drivers/Src/stm32f10x_rcc.c ****   *     @arg RCC_IT_LSIRDY: LSI ready interrupt
1429:Drivers/Src/stm32f10x_rcc.c ****   *     @arg RCC_IT_LSERDY: LSE ready interrupt
1430:Drivers/Src/stm32f10x_rcc.c ****   *     @arg RCC_IT_HSIRDY: HSI ready interrupt
1431:Drivers/Src/stm32f10x_rcc.c ****   *     @arg RCC_IT_HSERDY: HSE ready interrupt
1432:Drivers/Src/stm32f10x_rcc.c ****   *     @arg RCC_IT_PLLRDY: PLL ready interrupt
1433:Drivers/Src/stm32f10x_rcc.c ****   *     @arg RCC_IT_PLL2RDY: PLL2 ready interrupt 
1434:Drivers/Src/stm32f10x_rcc.c ****   *     @arg RCC_IT_PLL3RDY: PLL3 ready interrupt                      
1435:Drivers/Src/stm32f10x_rcc.c ****   *     @arg RCC_IT_CSS: Clock Security System interrupt
1436:Drivers/Src/stm32f10x_rcc.c ****   * 
1437:Drivers/Src/stm32f10x_rcc.c ****   *   For @b other_STM32_devices, this parameter can be any combination of the
1438:Drivers/Src/stm32f10x_rcc.c ****   *   following values:        
1439:Drivers/Src/stm32f10x_rcc.c ****   *     @arg RCC_IT_LSIRDY: LSI ready interrupt
1440:Drivers/Src/stm32f10x_rcc.c ****   *     @arg RCC_IT_LSERDY: LSE ready interrupt
ARM GAS  /tmp/ccBfdNBe.s 			page 67


1441:Drivers/Src/stm32f10x_rcc.c ****   *     @arg RCC_IT_HSIRDY: HSI ready interrupt
1442:Drivers/Src/stm32f10x_rcc.c ****   *     @arg RCC_IT_HSERDY: HSE ready interrupt
1443:Drivers/Src/stm32f10x_rcc.c ****   *     @arg RCC_IT_PLLRDY: PLL ready interrupt
1444:Drivers/Src/stm32f10x_rcc.c ****   *   
1445:Drivers/Src/stm32f10x_rcc.c ****   *     @arg RCC_IT_CSS: Clock Security System interrupt
1446:Drivers/Src/stm32f10x_rcc.c ****   * @retval None
1447:Drivers/Src/stm32f10x_rcc.c ****   */
1448:Drivers/Src/stm32f10x_rcc.c **** void RCC_ClearITPendingBit(uint8_t RCC_IT)
1449:Drivers/Src/stm32f10x_rcc.c **** {
 2352              		.loc 1 1449 1
 2353              		.cfi_startproc
 2354              		@ args = 0, pretend = 0, frame = 8
 2355              		@ frame_needed = 1, uses_anonymous_args = 0
 2356              		@ link register save eliminated.
 2357 0000 80B4     		push	{r7}
 2358              	.LCFI179:
 2359              		.cfi_def_cfa_offset 4
 2360              		.cfi_offset 7, -4
 2361 0002 83B0     		sub	sp, sp, #12
 2362              	.LCFI180:
 2363              		.cfi_def_cfa_offset 16
 2364 0004 00AF     		add	r7, sp, #0
 2365              	.LCFI181:
 2366              		.cfi_def_cfa_register 7
 2367 0006 0346     		mov	r3, r0
 2368 0008 FB71     		strb	r3, [r7, #7]
1450:Drivers/Src/stm32f10x_rcc.c ****   /* Check the parameters */
1451:Drivers/Src/stm32f10x_rcc.c ****   assert_param(IS_RCC_CLEAR_IT(RCC_IT));
1452:Drivers/Src/stm32f10x_rcc.c **** 
1453:Drivers/Src/stm32f10x_rcc.c ****   /* Perform Byte access to RCC_CIR[23:16] bits to clear the selected interrupt
1454:Drivers/Src/stm32f10x_rcc.c ****      pending bits */
1455:Drivers/Src/stm32f10x_rcc.c ****   *(__IO uint8_t *) CIR_BYTE3_ADDRESS = RCC_IT;
 2369              		.loc 1 1455 3
 2370 000a 044A     		ldr	r2, .L142
 2371              		.loc 1 1455 39
 2372 000c FB79     		ldrb	r3, [r7, #7]
 2373 000e 1370     		strb	r3, [r2]
1456:Drivers/Src/stm32f10x_rcc.c **** }
 2374              		.loc 1 1456 1
 2375 0010 00BF     		nop
 2376 0012 0C37     		adds	r7, r7, #12
 2377              	.LCFI182:
 2378              		.cfi_def_cfa_offset 4
 2379 0014 BD46     		mov	sp, r7
 2380              	.LCFI183:
 2381              		.cfi_def_cfa_register 13
 2382              		@ sp needed
 2383 0016 80BC     		pop	{r7}
 2384              	.LCFI184:
 2385              		.cfi_restore 7
 2386              		.cfi_def_cfa_offset 0
 2387 0018 7047     		bx	lr
 2388              	.L143:
 2389 001a 00BF     		.align	2
 2390              	.L142:
 2391 001c 0A100240 		.word	1073877002
 2392              		.cfi_endproc
ARM GAS  /tmp/ccBfdNBe.s 			page 68


 2393              	.LFE94:
 2395              		.text
 2396              	.Letext0:
 2397              		.file 2 "/home/pico/tools/gcc-arm-none-eabi-10-2020-q4-major/arm-none-eabi/include/machine/_defaul
 2398              		.file 3 "/home/pico/tools/gcc-arm-none-eabi-10-2020-q4-major/arm-none-eabi/include/sys/_stdint.h"
 2399              		.file 4 "Inc/stm32f10x.h"
 2400              		.file 5 "Drivers/Inc/stm32f10x_rcc.h"
ARM GAS  /tmp/ccBfdNBe.s 			page 69


DEFINED SYMBOLS
                            *ABS*:0000000000000000 stm32f10x_rcc.c
     /tmp/ccBfdNBe.s:16     .data.APBAHBPrescTable:0000000000000000 $d
     /tmp/ccBfdNBe.s:19     .data.APBAHBPrescTable:0000000000000000 APBAHBPrescTable
     /tmp/ccBfdNBe.s:23     .data.ADCPrescTable:0000000000000000 $d
     /tmp/ccBfdNBe.s:26     .data.ADCPrescTable:0000000000000000 ADCPrescTable
     /tmp/ccBfdNBe.s:29     .text.RCC_DeInit:0000000000000000 $t
     /tmp/ccBfdNBe.s:37     .text.RCC_DeInit:0000000000000000 RCC_DeInit
     /tmp/ccBfdNBe.s:103    .text.RCC_DeInit:0000000000000054 $d
     /tmp/ccBfdNBe.s:109    .text.RCC_HSEConfig:0000000000000000 $t
     /tmp/ccBfdNBe.s:116    .text.RCC_HSEConfig:0000000000000000 RCC_HSEConfig
     /tmp/ccBfdNBe.s:191    .text.RCC_HSEConfig:0000000000000058 $d
     /tmp/ccBfdNBe.s:196    .text.RCC_WaitForHSEStartUp:0000000000000000 $t
     /tmp/ccBfdNBe.s:203    .text.RCC_WaitForHSEStartUp:0000000000000000 RCC_WaitForHSEStartUp
     /tmp/ccBfdNBe.s:2118   .text.RCC_GetFlagStatus:0000000000000000 RCC_GetFlagStatus
     /tmp/ccBfdNBe.s:281    .text.RCC_AdjustHSICalibrationValue:0000000000000000 $t
     /tmp/ccBfdNBe.s:288    .text.RCC_AdjustHSICalibrationValue:0000000000000000 RCC_AdjustHSICalibrationValue
     /tmp/ccBfdNBe.s:349    .text.RCC_AdjustHSICalibrationValue:0000000000000038 $d
     /tmp/ccBfdNBe.s:354    .text.RCC_HSICmd:0000000000000000 $t
     /tmp/ccBfdNBe.s:361    .text.RCC_HSICmd:0000000000000000 RCC_HSICmd
     /tmp/ccBfdNBe.s:403    .text.RCC_HSICmd:000000000000001c $d
     /tmp/ccBfdNBe.s:408    .text.RCC_PLLConfig:0000000000000000 $t
     /tmp/ccBfdNBe.s:415    .text.RCC_PLLConfig:0000000000000000 RCC_PLLConfig
     /tmp/ccBfdNBe.s:476    .text.RCC_PLLConfig:0000000000000038 $d
     /tmp/ccBfdNBe.s:481    .text.RCC_PLLCmd:0000000000000000 $t
     /tmp/ccBfdNBe.s:488    .text.RCC_PLLCmd:0000000000000000 RCC_PLLCmd
     /tmp/ccBfdNBe.s:530    .text.RCC_PLLCmd:000000000000001c $d
     /tmp/ccBfdNBe.s:535    .text.RCC_SYSCLKConfig:0000000000000000 $t
     /tmp/ccBfdNBe.s:542    .text.RCC_SYSCLKConfig:0000000000000000 RCC_SYSCLKConfig
     /tmp/ccBfdNBe.s:599    .text.RCC_SYSCLKConfig:0000000000000034 $d
     /tmp/ccBfdNBe.s:604    .text.RCC_GetSYSCLKSource:0000000000000000 $t
     /tmp/ccBfdNBe.s:611    .text.RCC_GetSYSCLKSource:0000000000000000 RCC_GetSYSCLKSource
     /tmp/ccBfdNBe.s:646    .text.RCC_GetSYSCLKSource:0000000000000018 $d
     /tmp/ccBfdNBe.s:651    .text.RCC_HCLKConfig:0000000000000000 $t
     /tmp/ccBfdNBe.s:658    .text.RCC_HCLKConfig:0000000000000000 RCC_HCLKConfig
     /tmp/ccBfdNBe.s:715    .text.RCC_HCLKConfig:0000000000000034 $d
     /tmp/ccBfdNBe.s:720    .text.RCC_PCLK1Config:0000000000000000 $t
     /tmp/ccBfdNBe.s:727    .text.RCC_PCLK1Config:0000000000000000 RCC_PCLK1Config
     /tmp/ccBfdNBe.s:784    .text.RCC_PCLK1Config:0000000000000034 $d
     /tmp/ccBfdNBe.s:789    .text.RCC_PCLK2Config:0000000000000000 $t
     /tmp/ccBfdNBe.s:796    .text.RCC_PCLK2Config:0000000000000000 RCC_PCLK2Config
     /tmp/ccBfdNBe.s:855    .text.RCC_PCLK2Config:0000000000000034 $d
     /tmp/ccBfdNBe.s:860    .text.RCC_ITConfig:0000000000000000 $t
     /tmp/ccBfdNBe.s:867    .text.RCC_ITConfig:0000000000000000 RCC_ITConfig
     /tmp/ccBfdNBe.s:936    .text.RCC_ITConfig:0000000000000048 $d
     /tmp/ccBfdNBe.s:941    .text.RCC_USBCLKConfig:0000000000000000 $t
     /tmp/ccBfdNBe.s:948    .text.RCC_USBCLKConfig:0000000000000000 RCC_USBCLKConfig
     /tmp/ccBfdNBe.s:988    .text.RCC_USBCLKConfig:0000000000000018 $d
     /tmp/ccBfdNBe.s:993    .text.RCC_ADCCLKConfig:0000000000000000 $t
     /tmp/ccBfdNBe.s:1000   .text.RCC_ADCCLKConfig:0000000000000000 RCC_ADCCLKConfig
     /tmp/ccBfdNBe.s:1057   .text.RCC_ADCCLKConfig:0000000000000034 $d
     /tmp/ccBfdNBe.s:1062   .text.RCC_LSEConfig:0000000000000000 $t
     /tmp/ccBfdNBe.s:1069   .text.RCC_LSEConfig:0000000000000000 RCC_LSEConfig
     /tmp/ccBfdNBe.s:1140   .text.RCC_LSEConfig:000000000000003c $d
     /tmp/ccBfdNBe.s:1145   .text.RCC_LSICmd:0000000000000000 $t
     /tmp/ccBfdNBe.s:1152   .text.RCC_LSICmd:0000000000000000 RCC_LSICmd
     /tmp/ccBfdNBe.s:1194   .text.RCC_LSICmd:000000000000001c $d
ARM GAS  /tmp/ccBfdNBe.s 			page 70


     /tmp/ccBfdNBe.s:1199   .text.RCC_RTCCLKConfig:0000000000000000 $t
     /tmp/ccBfdNBe.s:1206   .text.RCC_RTCCLKConfig:0000000000000000 RCC_RTCCLKConfig
     /tmp/ccBfdNBe.s:1248   .text.RCC_RTCCLKConfig:0000000000000020 $d
     /tmp/ccBfdNBe.s:1253   .text.RCC_RTCCLKCmd:0000000000000000 $t
     /tmp/ccBfdNBe.s:1260   .text.RCC_RTCCLKCmd:0000000000000000 RCC_RTCCLKCmd
     /tmp/ccBfdNBe.s:1302   .text.RCC_RTCCLKCmd:000000000000001c $d
     /tmp/ccBfdNBe.s:1307   .text.RCC_GetClocksFreq:0000000000000000 $t
     /tmp/ccBfdNBe.s:1314   .text.RCC_GetClocksFreq:0000000000000000 RCC_GetClocksFreq
     /tmp/ccBfdNBe.s:1571   .text.RCC_GetClocksFreq:0000000000000158 $d
     /tmp/ccBfdNBe.s:1580   .text.RCC_AHBPeriphClockCmd:0000000000000000 $t
     /tmp/ccBfdNBe.s:1587   .text.RCC_AHBPeriphClockCmd:0000000000000000 RCC_AHBPeriphClockCmd
     /tmp/ccBfdNBe.s:1649   .text.RCC_AHBPeriphClockCmd:0000000000000038 $d
     /tmp/ccBfdNBe.s:1654   .text.RCC_APB2PeriphClockCmd:0000000000000000 $t
     /tmp/ccBfdNBe.s:1661   .text.RCC_APB2PeriphClockCmd:0000000000000000 RCC_APB2PeriphClockCmd
     /tmp/ccBfdNBe.s:1723   .text.RCC_APB2PeriphClockCmd:0000000000000038 $d
     /tmp/ccBfdNBe.s:1728   .text.RCC_APB1PeriphClockCmd:0000000000000000 $t
     /tmp/ccBfdNBe.s:1735   .text.RCC_APB1PeriphClockCmd:0000000000000000 RCC_APB1PeriphClockCmd
     /tmp/ccBfdNBe.s:1797   .text.RCC_APB1PeriphClockCmd:0000000000000038 $d
     /tmp/ccBfdNBe.s:1802   .text.RCC_APB2PeriphResetCmd:0000000000000000 $t
     /tmp/ccBfdNBe.s:1809   .text.RCC_APB2PeriphResetCmd:0000000000000000 RCC_APB2PeriphResetCmd
     /tmp/ccBfdNBe.s:1871   .text.RCC_APB2PeriphResetCmd:0000000000000038 $d
     /tmp/ccBfdNBe.s:1876   .text.RCC_APB1PeriphResetCmd:0000000000000000 $t
     /tmp/ccBfdNBe.s:1883   .text.RCC_APB1PeriphResetCmd:0000000000000000 RCC_APB1PeriphResetCmd
     /tmp/ccBfdNBe.s:1945   .text.RCC_APB1PeriphResetCmd:0000000000000038 $d
     /tmp/ccBfdNBe.s:1950   .text.RCC_BackupResetCmd:0000000000000000 $t
     /tmp/ccBfdNBe.s:1957   .text.RCC_BackupResetCmd:0000000000000000 RCC_BackupResetCmd
     /tmp/ccBfdNBe.s:1999   .text.RCC_BackupResetCmd:000000000000001c $d
     /tmp/ccBfdNBe.s:2004   .text.RCC_ClockSecuritySystemCmd:0000000000000000 $t
     /tmp/ccBfdNBe.s:2011   .text.RCC_ClockSecuritySystemCmd:0000000000000000 RCC_ClockSecuritySystemCmd
     /tmp/ccBfdNBe.s:2053   .text.RCC_ClockSecuritySystemCmd:000000000000001c $d
     /tmp/ccBfdNBe.s:2058   .text.RCC_MCOConfig:0000000000000000 $t
     /tmp/ccBfdNBe.s:2065   .text.RCC_MCOConfig:0000000000000000 RCC_MCOConfig
     /tmp/ccBfdNBe.s:2106   .text.RCC_MCOConfig:000000000000001c $d
     /tmp/ccBfdNBe.s:2111   .text.RCC_GetFlagStatus:0000000000000000 $t
     /tmp/ccBfdNBe.s:2221   .text.RCC_GetFlagStatus:0000000000000070 $d
     /tmp/ccBfdNBe.s:2226   .text.RCC_ClearFlag:0000000000000000 $t
     /tmp/ccBfdNBe.s:2233   .text.RCC_ClearFlag:0000000000000000 RCC_ClearFlag
     /tmp/ccBfdNBe.s:2267   .text.RCC_ClearFlag:0000000000000018 $d
     /tmp/ccBfdNBe.s:2272   .text.RCC_GetITStatus:0000000000000000 $t
     /tmp/ccBfdNBe.s:2279   .text.RCC_GetITStatus:0000000000000000 RCC_GetITStatus
     /tmp/ccBfdNBe.s:2338   .text.RCC_GetITStatus:0000000000000030 $d
     /tmp/ccBfdNBe.s:2343   .text.RCC_ClearITPendingBit:0000000000000000 $t
     /tmp/ccBfdNBe.s:2350   .text.RCC_ClearITPendingBit:0000000000000000 RCC_ClearITPendingBit
     /tmp/ccBfdNBe.s:2391   .text.RCC_ClearITPendingBit:000000000000001c $d

NO UNDEFINED SYMBOLS
