#!/bin/sh -e
# This file is automatically generated by VCS.  Any changes you make
# to it will be overwritten the next time VCS is run.
vcs '-sverilog' '-full64' '-timescale=1ns/1ps' '-debug_access+r+w+nomemcbk' '-debug_region+cell' '-CFLAGS' '-I/home/wwh/github/uvm_axil/debug' '-LDFLAGS' '/home/wwh/github/uvm_axil/debug/pthread_yield_shim.o' '-ntb_opts' 'uvm-1.2' '-kdb' '-debug_access+all' '-fsdb' '-o' 'build/simv' '+incdir+/home/wwh/VCS/vcs2018/vcs/O-2018.09-SP2/etc/uvm-1.2/src' '/home/wwh/VCS/vcs2018/vcs/O-2018.09-SP2/etc/uvm-1.2/src/uvm_pkg.sv' 'dut/axil_ram.v' '-f' 'flist.f' '-top' 'top_tb' '-l' 'build/compile.log'  -static_dbgen_only -daidir=$1 2>&1
