-- Test Bench VHDL for IBM SMS ALD page 45.50.06.1
-- Title: CONSOLE PRINTER ROTATE CONTROLS
-- IBM Machine Name 1411
-- Generated by GenerateHDL at 11/2/2020 2:15:26 PM

-- Included from HDLTemplate.vhdl

library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
use IEEE.NUMERIC_STD.ALL;  -- For use in test benches only
use WORK.ALL;

-- End of include from HDLTemplate.vhdl

entity ALD_45_50_06_1_CONSOLE_PRINTER_ROTATE_CONTROLS_tb is
end ALD_45_50_06_1_CONSOLE_PRINTER_ROTATE_CONTROLS_tb;

architecture behavioral of ALD_45_50_06_1_CONSOLE_PRINTER_ROTATE_CONTROLS_tb is

	-- Component Declaration for the Unit Under Test (UUT)

	component ALD_45_50_06_1_CONSOLE_PRINTER_ROTATE_CONTROLS
	    Port (
		FPGA_CLK:		 in STD_LOGIC;
		PS_CONSOLE_OUTPUT_2_BIT:	 in STD_LOGIC;
		PP_SPECIAL_OR_12V_FOR_REL_DRIVERS:	 in STD_LOGIC;
		PS_CONSOLE_OUTPUT_4_BIT:	 in STD_LOGIC;
		PS_SOLENOID_DRIVER_STROBE:	 in STD_LOGIC;
		PS_CONS_CHAR_CONTROL:	 in STD_LOGIC;
		PS_CONSOLE_OUTPUT_8_BIT:	 in STD_LOGIC;
		PS_CONSOLE_OUTPUT_1_BIT:	 in STD_LOGIC;
		MS_CONSOLE_OUTPUT_2_BIT:	 out STD_LOGIC;
		PW_CONS_PRINTER_R1_SOLENOID:	 out STD_LOGIC;
		PW_CONS_PRINTER_R2A_SOLENOID:	 out STD_LOGIC;
		MS_CONSOLE_OUTPUT_4_BIT:	 out STD_LOGIC;
		MS_CONSOLE_OUTPUT_8_BIT:	 out STD_LOGIC;
		PW_CONS_PRINTER_R2_SOLENOID:	 out STD_LOGIC;
		MS_CONSOLE_OUTPUT_1_BIT:	 out STD_LOGIC;
		PW_CONS_PRINTER_R5_SOLENOID:	 out STD_LOGIC);
	end component;

	-- Inputs

	signal FPGA_CLK: STD_LOGIC := '0';
	signal PS_CONSOLE_OUTPUT_2_BIT: STD_LOGIC := '0';
	signal PP_SPECIAL_OR_12V_FOR_REL_DRIVERS: STD_LOGIC := '0';
	signal PS_CONSOLE_OUTPUT_4_BIT: STD_LOGIC := '0';
	signal PS_SOLENOID_DRIVER_STROBE: STD_LOGIC := '0';
	signal PS_CONS_CHAR_CONTROL: STD_LOGIC := '0';
	signal PS_CONSOLE_OUTPUT_8_BIT: STD_LOGIC := '0';
	signal PS_CONSOLE_OUTPUT_1_BIT: STD_LOGIC := '0';

	-- Outputs

	signal MS_CONSOLE_OUTPUT_2_BIT: STD_LOGIC;
	signal PW_CONS_PRINTER_R1_SOLENOID: STD_LOGIC;
	signal PW_CONS_PRINTER_R2A_SOLENOID: STD_LOGIC;
	signal MS_CONSOLE_OUTPUT_4_BIT: STD_LOGIC;
	signal MS_CONSOLE_OUTPUT_8_BIT: STD_LOGIC;
	signal PW_CONS_PRINTER_R2_SOLENOID: STD_LOGIC;
	signal MS_CONSOLE_OUTPUT_1_BIT: STD_LOGIC;
	signal PW_CONS_PRINTER_R5_SOLENOID: STD_LOGIC;

-- START USER TEST BENCH DECLARATIONS

-- The user test bench declarations, if any, must be
-- placed AFTER the line starts with the first line of text 
-- with -- START USER TEST BENCH DECLARATIONS and ends
-- with the line containing -- END (and the rest of the line) below.
-- This text is preserved when the IBM1410SMS applciation
-- regenerates a test bench

   constant HDL_C_BIT: integer := 7;
   constant HDL_WM_BIT: integer := 6;
   constant HDL_B_BIT: integer := 5;
   constant HDL_A_BIT: integer := 4;
   constant HDL_8_BIT: integer := 3;
   constant HDL_4_BIT: integer := 2;
   constant HDL_2_BIT: integer := 1;
   constant HDL_1_BIT: integer := 0;

   constant MX_X1A_POS: integer := 7;
   constant MX_X6A_POS: integer := 8;

procedure check1(
    checked: in STD_LOGIC;
    val: in STD_LOGIC;
    testname: in string;
    test: in string) is
    begin    
    assert checked = val report testname & " (" & test & ") failed." severity failure;
    end procedure;
      


   -- Your test bench declarations go here

-- END USER TEST BENCH DECLARATIONS
   

	begin

	-- Instantiate the Unit Under Test (UUT)

	UUT: ALD_45_50_06_1_CONSOLE_PRINTER_ROTATE_CONTROLS port map(
		FPGA_CLK => FPGA_CLK,
		PS_CONSOLE_OUTPUT_2_BIT => PS_CONSOLE_OUTPUT_2_BIT,
		PP_SPECIAL_OR_12V_FOR_REL_DRIVERS => PP_SPECIAL_OR_12V_FOR_REL_DRIVERS,
		PS_CONSOLE_OUTPUT_4_BIT => PS_CONSOLE_OUTPUT_4_BIT,
		PS_SOLENOID_DRIVER_STROBE => PS_SOLENOID_DRIVER_STROBE,
		PS_CONS_CHAR_CONTROL => PS_CONS_CHAR_CONTROL,
		PS_CONSOLE_OUTPUT_8_BIT => PS_CONSOLE_OUTPUT_8_BIT,
		PS_CONSOLE_OUTPUT_1_BIT => PS_CONSOLE_OUTPUT_1_BIT,
		MS_CONSOLE_OUTPUT_2_BIT => MS_CONSOLE_OUTPUT_2_BIT,
		PW_CONS_PRINTER_R1_SOLENOID => PW_CONS_PRINTER_R1_SOLENOID,
		PW_CONS_PRINTER_R2A_SOLENOID => PW_CONS_PRINTER_R2A_SOLENOID,
		MS_CONSOLE_OUTPUT_4_BIT => MS_CONSOLE_OUTPUT_4_BIT,
		MS_CONSOLE_OUTPUT_8_BIT => MS_CONSOLE_OUTPUT_8_BIT,
		PW_CONS_PRINTER_R2_SOLENOID => PW_CONS_PRINTER_R2_SOLENOID,
		MS_CONSOLE_OUTPUT_1_BIT => MS_CONSOLE_OUTPUT_1_BIT,
		PW_CONS_PRINTER_R5_SOLENOID => PW_CONS_PRINTER_R5_SOLENOID);

-- START USER TEST BENCH PROCESS

-- The user test bench code MUST be placed between the
-- line that starts with the first line of text that
-- begins with "-- START USERS TEST BENCH PROCESS" 
-- and ends with "-- END"
-- This text is preserved when the IBM1410SMS applciation
-- regenerates a test bench

-- 
-- TestBenchFPGAClock.vhdl
--
-- Process to simulate the FPGA clock for a VHDL test bench
--

fpga_clk_process: process

   constant clk_period : time := 10 ns;

   begin
      fpga_clk <= '0';
      wait for clk_period / 2;
      fpga_clk <= '1';
      wait for clk_period / 2;
   end process;

--
-- End of TestBenchFPGAClock.vhdl
--   

-- Place your test bench code in the uut_process

uut_process: process

   variable testName: string(1 to 18);
   variable subtest: integer;
   variable tv: std_logic_vector(25 downto 0);
   variable a,b,c,d,e,f,g,h,j,k,l,m,n,o,p,q,r,s,t,u,v,w,x,y,z: std_logic;
   variable g1, g2, g3, g4, g5, g6, g7, g8, g9, g10: std_logic;

   begin

   -- Your test bench code

   testName := "45.50.06.1        ";

   for tt in 0 to 2**6 loop
      tv := std_logic_vector(to_unsigned(tt,tv'Length));
      a := tv(0);
      c := tv(1);
      d := tv(2);
      e := tv(3);
      f := tv(4);
      g := tv(5);

		PS_CONSOLE_OUTPUT_2_BIT <= a;
		PP_SPECIAL_OR_12V_FOR_REL_DRIVERS <= '1';
		PS_CONSOLE_OUTPUT_4_BIT <= c;
		PS_SOLENOID_DRIVER_STROBE <= d;
		PS_CONS_CHAR_CONTROL <= e;
		PS_CONSOLE_OUTPUT_8_BIT <= f;
		PS_CONSOLE_OUTPUT_1_BIT <= g;
      
      wait for 30 ns;
      
		check1(MS_CONSOLE_OUTPUT_2_BIT,not a,testName,"-S 2 Bit");
      check1(PW_CONS_PRINTER_R1_SOLENOID,d and not a and e,testName,"R1 Solenoid");
      check1(PW_CONS_PRINTER_R2A_SOLENOID,e and (not f or c) and d,testName,"R2A Solenoid");
      check1(MS_CONSOLE_OUTPUT_4_BIT,not c,testName,"-S 4 Bit");
      check1(MS_CONSOLE_OUTPUT_8_BIT,not f,testName,"-S 8 Bit");
      check1(PW_CONS_PRINTER_R2_SOLENOID,e and not c and not f and d,testName,"R2 Solenoid");
      check1(MS_CONSOLE_OUTPUT_1_BIT,not g,testName,"T");
      check1(PW_CONS_PRINTER_R5_SOLENOID,d and e and ((not g and f) or (g and not f)),testName,"R5");
      
   end loop;

   assert false report "Simulation Ended NORMALLY" severity failure;

   wait;
   end process;

-- The following is needed for older VHDL simulations to
-- terminate the simulation process.  If your environment
-- does not need it, it may be deleted.

stop_simulation: process
   begin
   wait for 2 ms;  -- Determines how long your simulation runs
   assert false report "Simulation Ended NORMALLY (TIMEOUT)" severity failure;
   end process;

-- END USER TEST BENCH PROCESS
   

end;
