# Partial_PCI_Target
A Verilog implementation for partial PCI target which supports the following features
* Memory read.
* Memory write.
* Memory read line.
* Memory read multiple.
* Parity generation.
* Parity error generation.
* 32 bit and 64 bits read and write transacations.
* Target has ability to terminate the transacation.

HDL directory has the Verilog source files.
Waveforms directory has wavefrom for most features.
