/opt/lscc/diamond/3.11_x64/synpbase/bin/m_gen_lattice  -prodtype  synplify_pro  -encrypt  -pro  -rundir  /home/andy/Downloads/tmp/raw_colorbar_gen/clarity/PLL/pll_sensor_clk/syn_results   -part LFE5UM_25F  -package MG285C  -grade -6    -maxfan 50 -block -infer_seqShift -forcenogsr -fixgatedclocks 1 -fixgeneratedclocks 1 -RWCheckOnRam 1 -use_rename_in_edif 1 -Write_declared_clocks_only 1 -enable_gcc_in_premap -overilog "pll_sensor_clk.vm" -ovhdl "pll_sensor_clk.vhm" -summaryfile /home/andy/Downloads/tmp/raw_colorbar_gen/clarity/PLL/pll_sensor_clk/syn_results/synlog/report/pll_sensor_clk_fpga_mapper.xml -merge_inferred_clocks 0  -top_level_module  pll_sensor_clk  -flow mapping  -multisrs  -oedif  /home/andy/Downloads/tmp/raw_colorbar_gen/clarity/PLL/pll_sensor_clk/syn_results/pll_sensor_clk.edn   -freq 100.000   -tcl  /home/andy/Downloads/tmp/raw_colorbar_gen/clarity/PLL/pll_sensor_clk/pll_sensor_clk.fdc  /home/andy/Downloads/tmp/raw_colorbar_gen/clarity/PLL/pll_sensor_clk/syn_results/synwork/pll_sensor_clk_prem.srd  -devicelib  /opt/lscc/diamond/3.11_x64/synpbase/lib/lucent/ecp5um.v  -devicelib  /opt/lscc/diamond/3.11_x64/synpbase/lib/lucent/pmi_def.v  -ologparam  /home/andy/Downloads/tmp/raw_colorbar_gen/clarity/PLL/pll_sensor_clk/syn_results/syntmp/pll_sensor_clk.plg  -osyn  /home/andy/Downloads/tmp/raw_colorbar_gen/clarity/PLL/pll_sensor_clk/syn_results/pll_sensor_clk.srm  -prjdir  /home/andy/Downloads/tmp/raw_colorbar_gen/clarity/PLL/pll_sensor_clk/syn_results/  -prjname  pll_sensor_clk  -log  /home/andy/Downloads/tmp/raw_colorbar_gen/clarity/PLL/pll_sensor_clk/syn_results/synlog/pll_sensor_clk_fpga_mapper.srr  -sn  2018.03  -jobname  "fpga_mapper" 
relcom:/opt/lscc/diamond/3.11_x64/synpbase/bin/m_gen_lattice -prodtype synplify_pro -encrypt -pro -rundir ../../syn_results -part LFE5UM_25F -package MG285C -grade -6 -maxfan 50 -block -infer_seqShift -forcenogsr -fixgatedclocks 1 -fixgeneratedclocks 1 -RWCheckOnRam 1 -use_rename_in_edif 1 -Write_declared_clocks_only 1 -enable_gcc_in_premap -overilog "pll_sensor_clk.vm" -ovhdl "pll_sensor_clk.vhm" -summaryfile ../synlog/report/pll_sensor_clk_fpga_mapper.xml -merge_inferred_clocks 0 -top_level_module pll_sensor_clk -flow mapping -multisrs -oedif ../pll_sensor_clk.edn -freq 100.000 -tcl ../../pll_sensor_clk.fdc ../synwork/pll_sensor_clk_prem.srd -devicelib /opt/lscc/diamond/3.11_x64/synpbase/lib/lucent/ecp5um.v -devicelib /opt/lscc/diamond/3.11_x64/synpbase/lib/lucent/pmi_def.v -ologparam pll_sensor_clk.plg -osyn ../pll_sensor_clk.srm -prjdir ../ -prjname pll_sensor_clk -log ../synlog/pll_sensor_clk_fpga_mapper.srr -sn 2018.03 -jobname "fpga_mapper"
rc:1 success:1 runtime:1
file:../pll_sensor_clk.edn|io:o|time:1587713659|size:8362|exec:0|csum:
file:../../pll_sensor_clk.fdc|io:i|time:1587713656|size:29|exec:0|csum:635C99208EE2353208355FD0A3423DF7
file:../synwork/pll_sensor_clk_prem.srd|io:i|time:1587713658|size:4612|exec:0|csum:53101B20DE9D552A7FE4282A3F611598
file:/opt/lscc/diamond/3.11_x64/synpbase/lib/lucent/ecp5um.v|io:i|time:1554135386|size:87866|exec:0|csum:860F88D9F12F192B101D34E522DBD633
file:/opt/lscc/diamond/3.11_x64/synpbase/lib/lucent/pmi_def.v|io:i|time:1554135386|size:39414|exec:0|csum:530CC5906D70AB3C6A4AA0861AC94BDF
file:pll_sensor_clk.plg|io:o|time:1587713659|size:268|exec:0|csum:
file:../pll_sensor_clk.srm|io:o|time:1587713659|size:5317|exec:0|csum:
file:../synlog/pll_sensor_clk_fpga_mapper.srr|io:o|time:1587713659|size:11036|exec:0|csum:
file:/opt/lscc/diamond/3.11_x64/synpbase/linux_a_64/m_gen_lattice|io:i|time:1554309068|size:36254144|exec:1|csum:E218005F58455DD2468882BC07DD9381
file:/opt/lscc/diamond/3.11_x64/synpbase/bin/m_gen_lattice|io:i|time:1554135502|size:345|exec:1|csum:951D55B18D92E287BBE96277A8C0CCF3
