#-----------------------------------------------------------
# Vivado v2023.1.1 (64-bit)
# SW Build 3900603 on Fri Jun 16 19:31:24 MDT 2023
# IP Build 3900379 on Sat Jun 17 05:28:05 MDT 2023
# SharedData Build 3899622 on Fri Jun 16 03:34:24 MDT 2023
# Start of session at: Fri Dec  8 15:18:45 2023
# Process ID: 14600
# Current directory: C:/Users/calwebb/Desktop/Project-main/Project/Vivado/Project
# Command line: vivado.exe -gui_launcher_event rodinguilauncherevent15264 C:\Users\calwebb\Desktop\Project-main\Project\Vivado\Project\Project.xpr
# Log file: C:/Users/calwebb/Desktop/Project-main/Project/Vivado/Project/vivado.log
# Journal file: C:/Users/calwebb/Desktop/Project-main/Project/Vivado/Project\vivado.jou
# Running On: CEAT-ENDV350-05, OS: Windows, CPU Frequency: 2496 MHz, CPU Physical cores: 8, Host memory: 68431 MB
#-----------------------------------------------------------
start_gui
open_project C:/Users/calwebb/Desktop/Project-main/Project/Vivado/Project/Project.xpr
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vek280_es:part0:1.0 available at C:/Xilinx/Vivado/2023.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vek280/es/rev_a/1.0/board.xml as part xcve2802-vsvh1760-2lp-e-s-es1 specified in board_part file is either invalid or not available
INFO: [Project 1-313] Project file moved from 'C:/Users/mhens11/Desktop/Project/Project/Vivado/Project' since last save.
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vek280_es:part0:1.1 available at C:/Xilinx/Vivado/2023.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vek280/es/rev_a/1.1/board.xml as part xcve2802-vsvh1760-2lp-e-s-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vek280_es_revb:part0:1.0 available at C:/Xilinx/Vivado/2023.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vek280/es/rev_b/1.0/board.xml as part xcve2802-vsvh1760-2mp-e-s-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vek280_es_revb:part0:1.1 available at C:/Xilinx/Vivado/2023.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vek280/es/rev_b/1.1/board.xml as part xcve2802-vsvh1760-2mp-e-s-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vhk158_es:part0:1.0 available at C:/Xilinx/Vivado/2023.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vhk158/es/1.0/board.xml as part xcvh1582-vsva3697-2mp-e-s-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vhk158_es:part0:1.1 available at C:/Xilinx/Vivado/2023.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vhk158/es/1.1/board.xml as part xcvh1582-vsva3697-2mp-e-s-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vpk120_es:part0:1.2 available at C:/Xilinx/Vivado/2023.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vpk120/es/1.2/board.xml as part xcvp1202-vsva2785-2mp-e-s-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vpk120_es:part0:1.3 available at C:/Xilinx/Vivado/2023.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vpk120/es/1.3/board.xml as part xcvp1202-vsva2785-2mp-e-s-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vpk120_es_revb:part0:1.0 available at C:/Xilinx/Vivado/2023.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vpk120_revb/es/1.0/board.xml as part xcvp1202-vsva2785-2mp-e-s-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vpk120_es_revb:part0:1.1 available at C:/Xilinx/Vivado/2023.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vpk120_revb/es/1.1/board.xml as part xcvp1202-vsva2785-2mp-e-s-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vpk180_es:part0:1.0 available at C:/Xilinx/Vivado/2023.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vpk180/es/1.0/board.xml as part xcvp1802-lsvc4072-2mp-e-s-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vpk180_es:part0:1.1 available at C:/Xilinx/Vivado/2023.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vpk180/es/1.1/board.xml as part xcvp1802-lsvc4072-2mp-e-s-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu208ld:part0:2.0 available at C:/Xilinx/Vivado/2023.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu208ld/production/2.0/board.xml as part xczu58dr-fsvg1517-2-i specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu216ld:part0:2.0 available at C:/Xilinx/Vivado/2023.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu216ld/production/2.0/board.xml as part xczu59dr-ffvf1760-2-i specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu670:part0:2.0 available at C:/Xilinx/Vivado/2023.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu670/2.0/board.xml as part xczu67dr-fsve1156-2-i specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu670ld:part0:1.0 available at C:/Xilinx/Vivado/2023.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu670ld/1.0/board.xml as part xczu57dr-fsve1156-2-i specified in board_part file is either invalid or not available
INFO: [filemgmt 56-3] Default IP Output Path : Could not find the directory 'C:/Users/calwebb/Desktop/Project-main/Project/Vivado/Project/Project.gen/sources_1'.
CRITICAL WARNING: [Project 1-311] Could not find the file 'C:/Users/calwebb/Desktop/Project-main/Project/Vivado/Project/Project.srcs/sources_1/imports/dldfall22proj/SV/all.sv', nor could it be found using path 'C:/Users/mhens11/Desktop/Project/Project/Vivado/Project/Project.srcs/sources_1/imports/dldfall22proj/SV/all.sv'.
CRITICAL WARNING: [Project 1-311] Could not find the file 'C:/Users/calwebb/Desktop/Downloads/dldfall2022-main/Lab3/SV/clk_div.sv', nor could it be found using path 'C:/Users/mhens11/Desktop/Downloads/dldfall2022-main/Lab3/SV/clk_div.sv'.
CRITICAL WARNING: [Project 1-311] Could not find the file 'C:/Users/calwebb/Desktop/Project-main/Project/Vivado/Project/Project.srcs/sources_1/imports/dldfall22proj/SV/datapath.sv', nor could it be found using path 'C:/Users/mhens11/Desktop/Project/Project/Vivado/Project/Project.srcs/sources_1/imports/dldfall22proj/SV/datapath.sv'.
CRITICAL WARNING: [Project 1-311] Could not find the file 'C:/Users/calwebb/Desktop/Project-main/Project/Vivado/Project/Project.srcs/sources_1/imports/dldfall22proj/SV/fsm.sv', nor could it be found using path 'C:/Users/mhens11/Desktop/Project/Project/Vivado/Project/Project.srcs/sources_1/imports/dldfall22proj/SV/fsm.sv'.
CRITICAL WARNING: [Project 1-311] Could not find the file 'C:/Users/calwebb/Desktop/Project-main/Project/Vivado/Project/Project.srcs/sources_1/imports/dldfall22proj/SV/mux.sv', nor could it be found using path 'C:/Users/mhens11/Desktop/Project/Project/Vivado/Project/Project.srcs/sources_1/imports/dldfall22proj/SV/mux.sv'.
CRITICAL WARNING: [Project 1-311] Could not find the file 'C:/Users/calwebb/Desktop/Project-main/Project/Vivado/Project/Project.srcs/sources_1/imports/dldfall22proj/SV/register.sv', nor could it be found using path 'C:/Users/mhens11/Desktop/Project/Project/Vivado/Project/Project.srcs/sources_1/imports/dldfall22proj/SV/register.sv'.
CRITICAL WARNING: [Project 1-311] Could not find the file 'C:/Users/calwebb/Desktop/Project-main/hdmi_files/hdmi_working/audio_clock_regeneration_packet.sv', nor could it be found using path 'C:/Users/mhens11/Desktop/Project/hdmi_files/hdmi_working/audio_clock_regeneration_packet.sv'.
CRITICAL WARNING: [Project 1-311] Could not find the file 'C:/Users/calwebb/Desktop/Project-main/hdmi_files/hdmi_working/audio_info_frame.sv', nor could it be found using path 'C:/Users/mhens11/Desktop/Project/hdmi_files/hdmi_working/audio_info_frame.sv'.
CRITICAL WARNING: [Project 1-311] Could not find the file 'C:/Users/calwebb/Desktop/Project-main/hdmi_files/hdmi_working/audio_sample_packet.sv', nor could it be found using path 'C:/Users/mhens11/Desktop/Project/hdmi_files/hdmi_working/audio_sample_packet.sv'.
CRITICAL WARNING: [Project 1-311] Could not find the file 'C:/Users/calwebb/Desktop/Project-main/hdmi_files/hdmi_working/auxiliary_video_information_info_frame.sv', nor could it be found using path 'C:/Users/mhens11/Desktop/Project/hdmi_files/hdmi_working/auxiliary_video_information_info_frame.sv'.
CRITICAL WARNING: [Project 1-311] Could not find the file 'C:/Users/calwebb/Desktop/Project-main/hdmi_files/hdmi_working/hdmi.sv', nor could it be found using path 'C:/Users/mhens11/Desktop/Project/hdmi_files/hdmi_working/hdmi.sv'.
CRITICAL WARNING: [Project 1-311] Could not find the file 'C:/Users/calwebb/Desktop/Project-main/hdmi_files/hdmi_working/hdmi_top.sv', nor could it be found using path 'C:/Users/mhens11/Desktop/Project/hdmi_files/hdmi_working/hdmi_top.sv'.
CRITICAL WARNING: [Project 1-311] Could not find the file 'C:/Users/calwebb/Desktop/Project-main/hdmi_files/hdmi_working/packet_assembler.sv', nor could it be found using path 'C:/Users/mhens11/Desktop/Project/hdmi_files/hdmi_working/packet_assembler.sv'.
CRITICAL WARNING: [Project 1-311] Could not find the file 'C:/Users/calwebb/Desktop/Project-main/hdmi_files/hdmi_working/packet_picker.sv', nor could it be found using path 'C:/Users/mhens11/Desktop/Project/hdmi_files/hdmi_working/packet_picker.sv'.
CRITICAL WARNING: [Project 1-311] Could not find the file 'C:/Users/calwebb/Desktop/Project-main/hdmi_files/hdmi_working/pll.sv', nor could it be found using path 'C:/Users/mhens11/Desktop/Project/hdmi_files/hdmi_working/pll.sv'.
CRITICAL WARNING: [Project 1-311] Could not find the file 'C:/Users/calwebb/Desktop/Project-main/hdmi_files/hdmi_working/serializer.sv', nor could it be found using path 'C:/Users/mhens11/Desktop/Project/hdmi_files/hdmi_working/serializer.sv'.
CRITICAL WARNING: [Project 1-311] Could not find the file 'C:/Users/calwebb/Desktop/Project-main/hdmi_files/hdmi_working/source_product_description_info_frame.sv', nor could it be found using path 'C:/Users/mhens11/Desktop/Project/hdmi_files/hdmi_working/source_product_description_info_frame.sv'.
CRITICAL WARNING: [Project 1-311] Could not find the file 'C:/Users/calwebb/Desktop/Project-main/hdmi_files/hdmi_working/tmds_channel.sv', nor could it be found using path 'C:/Users/mhens11/Desktop/Project/hdmi_files/hdmi_working/tmds_channel.sv'.
CRITICAL WARNING: [Project 1-311] Could not find the file 'C:/Users/calwebb/Desktop/Project-main/hdmi_files/hdmi_working/attributemap.sv', nor could it be found using path 'C:/Users/mhens11/Desktop/Project/hdmi_files/hdmi_working/attributemap.sv'.
CRITICAL WARNING: [Project 1-311] Could not find the file 'C:/Users/calwebb/Desktop/Project-main/hdmi_files/hdmi_working/console.sv', nor could it be found using path 'C:/Users/mhens11/Desktop/Project/hdmi_files/hdmi_working/console.sv'.
CRITICAL WARNING: [Project 1-311] Could not find the file 'C:/Users/calwebb/Desktop/Project-main/hdmi_files/hdmi_working/glyphmap.sv', nor could it be found using path 'C:/Users/mhens11/Desktop/Project/hdmi_files/hdmi_working/glyphmap.sv'.
CRITICAL WARNING: [Project 1-311] Could not find the file 'C:/Users/calwebb/Downloads/hdmi_working/attributemap.sv', nor could it be found using path 'C:/Users/mhens11/Downloads/hdmi_working/attributemap.sv'.
CRITICAL WARNING: [Project 1-311] Could not find the file 'C:/Users/calwebb/Downloads/hdmi_working/audio_clock_regeneration_packet.sv', nor could it be found using path 'C:/Users/mhens11/Downloads/hdmi_working/audio_clock_regeneration_packet.sv'.
CRITICAL WARNING: [Project 1-311] Could not find the file 'C:/Users/calwebb/Downloads/hdmi_working/audio_info_frame.sv', nor could it be found using path 'C:/Users/mhens11/Downloads/hdmi_working/audio_info_frame.sv'.
CRITICAL WARNING: [Project 1-311] Could not find the file 'C:/Users/calwebb/Downloads/hdmi_working/audio_sample_packet.sv', nor could it be found using path 'C:/Users/mhens11/Downloads/hdmi_working/audio_sample_packet.sv'.
CRITICAL WARNING: [Project 1-311] Could not find the file 'C:/Users/calwebb/Downloads/hdmi_working/auxiliary_video_information_info_frame.sv', nor could it be found using path 'C:/Users/mhens11/Downloads/hdmi_working/auxiliary_video_information_info_frame.sv'.
CRITICAL WARNING: [Project 1-311] Could not find the file 'C:/Users/calwebb/Downloads/hdmi_working/console.sv', nor could it be found using path 'C:/Users/mhens11/Downloads/hdmi_working/console.sv'.
CRITICAL WARNING: [Project 1-311] Could not find the file 'C:/Users/calwebb/Downloads/hdmi_working/glyphmap.sv', nor could it be found using path 'C:/Users/mhens11/Downloads/hdmi_working/glyphmap.sv'.
CRITICAL WARNING: [Project 1-311] Could not find the file 'C:/Users/calwebb/Downloads/hdmi_working/hdmi.sv', nor could it be found using path 'C:/Users/mhens11/Downloads/hdmi_working/hdmi.sv'.
CRITICAL WARNING: [Project 1-311] Could not find the file 'C:/Users/calwebb/Downloads/hdmi_working/hdmi_top.sv', nor could it be found using path 'C:/Users/mhens11/Downloads/hdmi_working/hdmi_top.sv'.
CRITICAL WARNING: [Project 1-311] Could not find the file 'C:/Users/calwebb/Downloads/hdmi_working/packet_assembler.sv', nor could it be found using path 'C:/Users/mhens11/Downloads/hdmi_working/packet_assembler.sv'.
CRITICAL WARNING: [Project 1-311] Could not find the file 'C:/Users/calwebb/Downloads/hdmi_working/packet_picker.sv', nor could it be found using path 'C:/Users/mhens11/Downloads/hdmi_working/packet_picker.sv'.
CRITICAL WARNING: [Project 1-311] Could not find the file 'C:/Users/calwebb/Downloads/hdmi_working/pll.sv', nor could it be found using path 'C:/Users/mhens11/Downloads/hdmi_working/pll.sv'.
CRITICAL WARNING: [Project 1-311] Could not find the file 'C:/Users/calwebb/Downloads/hdmi_working/serializer.sv', nor could it be found using path 'C:/Users/mhens11/Downloads/hdmi_working/serializer.sv'.
CRITICAL WARNING: [Project 1-311] Could not find the file 'C:/Users/calwebb/Downloads/hdmi_working/source_product_description_info_frame.sv', nor could it be found using path 'C:/Users/mhens11/Downloads/hdmi_working/source_product_description_info_frame.sv'.
CRITICAL WARNING: [Project 1-311] Could not find the file 'C:/Users/calwebb/Downloads/hdmi_working/tmds_channel.sv', nor could it be found using path 'C:/Users/mhens11/Downloads/hdmi_working/tmds_channel.sv'.
CRITICAL WARNING: [Project 1-311] Could not find the file 'C:/Users/calwebb/Desktop/Project-main/Project/Demo/archive_project_summary.txt', nor could it be found using path 'C:/Users/mhens11/Desktop/Project/Project/Demo/archive_project_summary.txt'.
Scanning sources...
Finished scanning sources
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'C:/Xilinx/Vivado/2023.1/data/ip'.
open_project: Time (s): cpu = 00:00:21 ; elapsed = 00:00:09 . Memory (MB): peak = 2561.781 ; gain = 358.184
update_compile_order -fileset sources_1
reset_run synth_1
launch_runs impl_1 -to_step write_bitstream -jobs 16
[Fri Dec  8 15:19:30 2023] Launched synth_1...
Run output will be captured here: C:/Users/calwebb/Desktop/Project-main/Project/Vivado/Project/Project.runs/synth_1/runme.log
[Fri Dec  8 15:19:30 2023] Launched impl_1...
Run output will be captured here: C:/Users/calwebb/Desktop/Project-main/Project/Vivado/Project/Project.runs/impl_1/runme.log
open_run impl_1
INFO: [Device 21-403] Loading part xc7z020clg484-1
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.128 . Memory (MB): peak = 2970.266 ; gain = 0.000
INFO: [Netlist 29-17] Analyzing 35 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
WARNING: [Netlist 29-101] Netlist 'top_demo' is not ideal for floorplanning, since the cellview 'flopen' contains a large number of primitives.  Please consider enabling hierarchy in synthesis if you want to do floorplanning.
INFO: [Project 1-479] Netlist was created with Vivado 2023.1.1
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Timing 38-478] Restoring timing data from binary archive.
INFO: [Timing 38-479] Binary timing data restore complete.
INFO: [Project 1-856] Restoring constraints from binary archive.
INFO: [Project 1-853] Binary constraint restore complete.
Reading XDEF placement.
Reading placer database...
Reading XDEF routing.
Read XDEF Files: Time (s): cpu = 00:00:01 ; elapsed = 00:00:01 . Memory (MB): peak = 3722.617 ; gain = 24.445
Restored from archive | CPU: 1.000000 secs | Memory: 0.000000 MB |
Finished XDEF File Restore: Time (s): cpu = 00:00:01 ; elapsed = 00:00:01 . Memory (MB): peak = 3722.617 ; gain = 24.445
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.004 . Memory (MB): peak = 3722.617 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

open_run: Time (s): cpu = 00:00:21 ; elapsed = 00:00:19 . Memory (MB): peak = 3870.777 ; gain = 1281.449
WARNING: [Timing 38-313] There are no user specified timing constraints. Timing constraints are needed for proper timing analysis.
open_hw_manager
connect_hw_server -allow_non_jtag
INFO: [Labtools 27-2285] Connecting to hw_server url TCP:localhost:3121
INFO: [Labtools 27-2222] Launching hw_server...
INFO: [Labtools 27-2221] Launch Output:

****** Xilinx hw_server v2023.1.1
  **** Build date : Jun 16 2023 at 19:52:37
    ** Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.


INFO: [Labtools 27-3415] Connecting to cs_server url TCP:localhost:0
INFO: [Labtools 27-3417] Launching cs_server...
INFO: [Labtools 27-2221] Launch Output:


******** Xilinx cs_server v2023.1.0
  ****** Build date   : May 31 2023-13:31:41
    **** Build number : 2023.1.1685557901
      ** Copyright 2017-2022 Xilinx, Inc. All Rights Reserved.
      ** Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.



connect_hw_server: Time (s): cpu = 00:00:00 ; elapsed = 00:00:05 . Memory (MB): peak = 4125.637 ; gain = 15.820
open_hw_target
INFO: [Labtoolstcl 44-466] Opening hw_target localhost:3121/xilinx_tcf/Digilent/210014A24E4BA
set_property PROGRAM.FILE {C:/Users/calwebb/Desktop/Project-main/Project/Vivado/Project/Project.runs/impl_1/top_demo.bit} [get_hw_devices xc7z020_1]
current_hw_device [get_hw_devices xc7z020_1]
refresh_hw_device -update_hw_probes false [lindex [get_hw_devices xc7z020_1] 0]
INFO: [Labtools 27-1434] Device xc7z020 (JTAG device index = 1) is programmed with a design that has no supported debug core(s) in it.
set_property PROBES.FILE {} [get_hw_devices xc7z020_1]
set_property FULL_PROBES.FILE {} [get_hw_devices xc7z020_1]
set_property PROGRAM.FILE {C:/Users/calwebb/Desktop/Project-main/Project/Vivado/Project/Project.runs/impl_1/top_demo.bit} [get_hw_devices xc7z020_1]
program_hw_devices [get_hw_devices xc7z020_1]
INFO: [Labtools 27-3164] End of startup status: HIGH
refresh_hw_device [lindex [get_hw_devices xc7z020_1] 0]
INFO: [Labtools 27-1434] Device xc7z020 (JTAG device index = 1) is programmed with a design that has no supported debug core(s) in it.
startgroup
create_report_config -report_name synth_1_synth_report_timing_0 -step synth_design -report_type report_timing -run synth_1
set_property DISPLAY_NAME {Timing - Synth Design} [get_report_configs -of_objects [get_runs synth_1] synth_1_synth_report_timing_0] 
startgroup
create_report_config -report_name synth_1_synth_report_utilization_1 -step synth_design -report_type report_utilization -run synth_1
set_property DISPLAY_NAME {Utilization 1 - Synth Design} [get_report_configs -of_objects [get_runs synth_1] synth_1_synth_report_utilization_1] 
startgroup
create_report_config -report_name synth_1_synth_report_utilization_2 -step synth_design -report_type report_utilization -run synth_1
set_property DISPLAY_NAME {Utilization 2 - Synth Design} [get_report_configs -of_objects [get_runs synth_1] synth_1_synth_report_utilization_2] 
startgroup
create_report_config -report_name impl_1_route_report_utilization_0 -step route_design -report_type report_utilization -run impl_1
set_property DISPLAY_NAME {Utilization - Route Design} [get_report_configs -of_objects [get_runs impl_1] impl_1_route_report_utilization_0] 
startgroup
create_report_config -report_name impl_1_route_report_timing_0 -step route_design -report_type report_timing -run impl_1
set_property DISPLAY_NAME {Timing - Route Design} [get_report_configs -of_objects [get_runs impl_1] impl_1_route_report_timing_0] 
startgroup
create_report_config -report_name impl_1_route_report_power_1 -step route_design -report_type report_power -run impl_1
set_property DISPLAY_NAME {Power 1 - Route Design} [get_report_configs -of_objects [get_runs impl_1] impl_1_route_report_power_1] 
reset_run impl_1
launch_runs impl_1 -jobs 16
[Fri Dec  8 15:34:24 2023] Launched impl_1...
Run output will be captured here: C:/Users/calwebb/Desktop/Project-main/Project/Vivado/Project/Project.runs/impl_1/runme.log
refresh_design
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.122 . Memory (MB): peak = 4279.734 ; gain = 0.000
INFO: [Netlist 29-17] Analyzing 35 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
WARNING: [Netlist 29-101] Netlist 'top_demo' is not ideal for floorplanning, since the cellview 'flopen' contains a large number of primitives.  Please consider enabling hierarchy in synthesis if you want to do floorplanning.
INFO: [Project 1-479] Netlist was created with Vivado 2023.1.1
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Timing 38-478] Restoring timing data from binary archive.
INFO: [Timing 38-479] Binary timing data restore complete.
INFO: [Project 1-856] Restoring constraints from binary archive.
INFO: [Project 1-853] Binary constraint restore complete.
Reading XDEF placement.
Reading placer database...
Reading XDEF routing.
Read XDEF Files: Time (s): cpu = 00:00:01 ; elapsed = 00:00:01 . Memory (MB): peak = 4279.734 ; gain = 0.000
Restored from archive | CPU: 1.000000 secs | Memory: 0.000000 MB |
Finished XDEF File Restore: Time (s): cpu = 00:00:01 ; elapsed = 00:00:01 . Memory (MB): peak = 4279.734 ; gain = 0.000
refresh_design: Time (s): cpu = 00:00:11 ; elapsed = 00:00:06 . Memory (MB): peak = 4279.734 ; gain = 5.340
WARNING: [Timing 38-313] There are no user specified timing constraints. Timing constraints are needed for proper timing analysis.
reset_run synth_1
WARNING: [Vivado 12-1017] Problems encountered:
1. Failed to delete one or more files in run directory C:/Users/calwebb/Desktop/Project-main/Project/Vivado/Project/Project.runs/synth_1

launch_runs impl_1 -to_step write_bitstream -jobs 16
[Fri Dec  8 15:54:39 2023] Launched synth_1...
Run output will be captured here: C:/Users/calwebb/Desktop/Project-main/Project/Vivado/Project/Project.runs/synth_1/runme.log
[Fri Dec  8 15:54:39 2023] Launched impl_1...
Run output will be captured here: C:/Users/calwebb/Desktop/Project-main/Project/Vivado/Project/Project.runs/impl_1/runme.log
refresh_design
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.132 . Memory (MB): peak = 4279.734 ; gain = 0.000
INFO: [Netlist 29-17] Analyzing 35 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
WARNING: [Netlist 29-101] Netlist 'top_demo' is not ideal for floorplanning, since the cellview 'flopen' contains a large number of primitives.  Please consider enabling hierarchy in synthesis if you want to do floorplanning.
INFO: [Project 1-479] Netlist was created with Vivado 2023.1.1
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Timing 38-478] Restoring timing data from binary archive.
INFO: [Timing 38-479] Binary timing data restore complete.
INFO: [Project 1-856] Restoring constraints from binary archive.
INFO: [Project 1-853] Binary constraint restore complete.
Reading XDEF placement.
Reading placer database...
Reading XDEF routing.
Read XDEF Files: Time (s): cpu = 00:00:01 ; elapsed = 00:00:02 . Memory (MB): peak = 4279.734 ; gain = 0.000
Restored from archive | CPU: 1.000000 secs | Memory: 0.000000 MB |
Finished XDEF File Restore: Time (s): cpu = 00:00:01 ; elapsed = 00:00:02 . Memory (MB): peak = 4279.734 ; gain = 0.000
refresh_design: Time (s): cpu = 00:00:09 ; elapsed = 00:00:07 . Memory (MB): peak = 4279.734 ; gain = 0.000
WARNING: [Timing 38-313] There are no user specified timing constraints. Timing constraints are needed for proper timing analysis.
set_property PROBES.FILE {} [get_hw_devices xc7z020_1]
set_property FULL_PROBES.FILE {} [get_hw_devices xc7z020_1]
set_property PROGRAM.FILE {C:/Users/calwebb/Desktop/Project-main/Project/Vivado/Project/Project.runs/impl_1/top_demo.bit} [get_hw_devices xc7z020_1]
program_hw_devices [get_hw_devices xc7z020_1]
INFO: [Labtools 27-3164] End of startup status: HIGH
refresh_hw_device [lindex [get_hw_devices xc7z020_1] 0]
INFO: [Labtools 27-1434] Device xc7z020 (JTAG device index = 1) is programmed with a design that has no supported debug core(s) in it.
reset_run synth_1
WARNING: [Vivado 12-1017] Problems encountered:
1. Failed to delete one or more files in run directory C:/Users/calwebb/Desktop/Project-main/Project/Vivado/Project/Project.runs/synth_1

launch_runs impl_1 -to_step write_bitstream -jobs 16
[Fri Dec  8 16:04:09 2023] Launched synth_1...
Run output will be captured here: C:/Users/calwebb/Desktop/Project-main/Project/Vivado/Project/Project.runs/synth_1/runme.log
[Fri Dec  8 16:04:09 2023] Launched impl_1...
Run output will be captured here: C:/Users/calwebb/Desktop/Project-main/Project/Vivado/Project/Project.runs/impl_1/runme.log
set_property PROBES.FILE {} [get_hw_devices xc7z020_1]
set_property FULL_PROBES.FILE {} [get_hw_devices xc7z020_1]
set_property PROGRAM.FILE {C:/Users/calwebb/Desktop/Project-main/Project/Vivado/Project/Project.runs/impl_1/top_demo.bit} [get_hw_devices xc7z020_1]
program_hw_devices [get_hw_devices xc7z020_1]
INFO: [Labtools 27-3164] End of startup status: HIGH
refresh_hw_device [lindex [get_hw_devices xc7z020_1] 0]
INFO: [Labtools 27-1434] Device xc7z020 (JTAG device index = 1) is programmed with a design that has no supported debug core(s) in it.
reset_run synth_1
WARNING: [Vivado 12-1017] Problems encountered:
1. Failed to delete one or more files in run directory C:/Users/calwebb/Desktop/Project-main/Project/Vivado/Project/Project.runs/synth_1

launch_runs impl_1 -to_step write_bitstream -jobs 16
[Fri Dec  8 16:16:13 2023] Launched synth_1...
Run output will be captured here: C:/Users/calwebb/Desktop/Project-main/Project/Vivado/Project/Project.runs/synth_1/runme.log
[Fri Dec  8 16:16:13 2023] Launched impl_1...
Run output will be captured here: C:/Users/calwebb/Desktop/Project-main/Project/Vivado/Project/Project.runs/impl_1/runme.log
