#Timing report of worst 15 path(s)
# Unit scale: 1e-09 seconds
# Output precision: 3

#Path 1
Startpoint: dual_port_RAM^addr_rd~0.inpad[0] (.input clocked by dual_port_RAM^clk)
Endpoint  : out:dual_port_RAM^dout~1.outpad[0] (.output clocked by dual_port_RAM^clk)
Path Type : setup

Point                                                               Incr      Path
----------------------------------------------------------------------------------
clock dual_port_RAM^clk (rise edge)                                0.000     0.000
clock source latency                                               0.000     0.000
input external delay                                               0.000     0.000
dual_port_RAM^addr_rd~0.inpad[0] (.input)                          0.000     0.000
n54_1.in[3] (.names)                                               0.794     0.794
n54_1.out[0] (.names)                                              0.235     1.029
dual_port_RAM^dout~1.in[3] (.names)                                0.249     1.278
dual_port_RAM^dout~1.out[0] (.names)                               0.235     1.513
out:dual_port_RAM^dout~1.outpad[0] (.output)                       0.413     1.927
data arrival time                                                            1.927

clock dual_port_RAM^clk (rise edge)                                0.000     0.000
clock source latency                                               0.000     0.000
clock uncertainty                                                  0.000     0.000
output external delay                                              0.000     0.000
data required time                                                           0.000
----------------------------------------------------------------------------------
data required time                                                           0.000
data arrival time                                                           -1.927
----------------------------------------------------------------------------------
slack (VIOLATED)                                                            -1.927


#Path 2
Startpoint: dual_port_RAM.ram_dual_port^FF~84.Q[0] (.latch clocked by dual_port_RAM^clk)
Endpoint  : out:dual_port_RAM^dout~2.outpad[0] (.output clocked by dual_port_RAM^clk)
Path Type : setup

Point                                                                    Incr      Path
---------------------------------------------------------------------------------------
clock dual_port_RAM^clk (rise edge)                                     0.000     0.000
clock source latency                                                    0.000     0.000
dual_port_RAM^clk.inpad[0] (.input)                                     0.000     0.000
dual_port_RAM.ram_dual_port^FF~84.clk[0] (.latch)                       0.042     0.042
dual_port_RAM.ram_dual_port^FF~84.Q[0] (.latch) [clock-to-output]       0.124     0.166
n56.in[1] (.names)                                                      0.570     0.737
n56.out[0] (.names)                                                     0.235     0.972
dual_port_RAM^dout~2.in[3] (.names)                                     0.399     1.370
dual_port_RAM^dout~2.out[0] (.names)                                    0.235     1.605
out:dual_port_RAM^dout~2.outpad[0] (.output)                            0.263     1.868
data arrival time                                                                 1.868

clock dual_port_RAM^clk (rise edge)                                     0.000     0.000
clock source latency                                                    0.000     0.000
clock uncertainty                                                       0.000     0.000
output external delay                                                   0.000     0.000
data required time                                                                0.000
---------------------------------------------------------------------------------------
data required time                                                                0.000
data arrival time                                                                -1.868
---------------------------------------------------------------------------------------
slack (VIOLATED)                                                                 -1.868


#Path 3
Startpoint: dual_port_RAM^addr_rd~0.inpad[0] (.input clocked by dual_port_RAM^clk)
Endpoint  : out:dual_port_RAM^dout~0.outpad[0] (.output clocked by dual_port_RAM^clk)
Path Type : setup

Point                                                               Incr      Path
----------------------------------------------------------------------------------
clock dual_port_RAM^clk (rise edge)                                0.000     0.000
clock source latency                                               0.000     0.000
input external delay                                               0.000     0.000
dual_port_RAM^addr_rd~0.inpad[0] (.input)                          0.000     0.000
n52.in[3] (.names)                                                 0.645     0.645
n52.out[0] (.names)                                                0.235     0.880
dual_port_RAM^dout~0.in[3] (.names)                                0.249     1.129
dual_port_RAM^dout~0.out[0] (.names)                               0.235     1.364
out:dual_port_RAM^dout~0.outpad[0] (.output)                       0.414     1.779
data arrival time                                                            1.779

clock dual_port_RAM^clk (rise edge)                                0.000     0.000
clock source latency                                               0.000     0.000
clock uncertainty                                                  0.000     0.000
output external delay                                              0.000     0.000
data required time                                                           0.000
----------------------------------------------------------------------------------
data required time                                                           0.000
data arrival time                                                           -1.779
----------------------------------------------------------------------------------
slack (VIOLATED)                                                            -1.779


#Path 4
Startpoint: dual_port_RAM^addr_wr~0.inpad[0] (.input clocked by dual_port_RAM^clk)
Endpoint  : dual_port_RAM.ram_dual_port^FF~80.D[0] (.latch clocked by dual_port_RAM^clk)
Path Type : setup

Point                                                                    Incr      Path
---------------------------------------------------------------------------------------
clock dual_port_RAM^clk (rise edge)                                     0.000     0.000
clock source latency                                                    0.000     0.000
input external delay                                                    0.000     0.000
dual_port_RAM^addr_wr~0.inpad[0] (.input)                               0.000     0.000
n78.in[3] (.names)                                                      1.019     1.019
n78.out[0] (.names)                                                     0.235     1.254
dual_port_RAM.ram_dual_port^FF~80.D[0] (.latch)                         0.000     1.254
data arrival time                                                                 1.254

clock dual_port_RAM^clk (rise edge)                                     0.000     0.000
clock source latency                                                    0.000     0.000
dual_port_RAM^clk.inpad[0] (.input)                                     0.000     0.000
dual_port_RAM.ram_dual_port^FF~80.clk[0] (.latch)                       0.042     0.042
clock uncertainty                                                       0.000     0.042
cell setup time                                                        -0.066    -0.024
data required time                                                               -0.024
---------------------------------------------------------------------------------------
data required time                                                               -0.024
data arrival time                                                                -1.254
---------------------------------------------------------------------------------------
slack (VIOLATED)                                                                 -1.278


#Path 5
Startpoint: dual_port_RAM^addr_wr~0.inpad[0] (.input clocked by dual_port_RAM^clk)
Endpoint  : dual_port_RAM.ram_dual_port^FF~76.D[0] (.latch clocked by dual_port_RAM^clk)
Path Type : setup

Point                                                                    Incr      Path
---------------------------------------------------------------------------------------
clock dual_port_RAM^clk (rise edge)                                     0.000     0.000
clock source latency                                                    0.000     0.000
input external delay                                                    0.000     0.000
dual_port_RAM^addr_wr~0.inpad[0] (.input)                               0.000     0.000
n33.in[1] (.names)                                                      0.869     0.869
n33.out[0] (.names)                                                     0.235     1.104
dual_port_RAM.ram_dual_port^FF~76.D[0] (.latch)                         0.000     1.104
data arrival time                                                                 1.104

clock dual_port_RAM^clk (rise edge)                                     0.000     0.000
clock source latency                                                    0.000     0.000
dual_port_RAM^clk.inpad[0] (.input)                                     0.000     0.000
dual_port_RAM.ram_dual_port^FF~76.clk[0] (.latch)                       0.042     0.042
clock uncertainty                                                       0.000     0.042
cell setup time                                                        -0.066    -0.024
data required time                                                               -0.024
---------------------------------------------------------------------------------------
data required time                                                               -0.024
data arrival time                                                                -1.104
---------------------------------------------------------------------------------------
slack (VIOLATED)                                                                 -1.127


#Path 6
Startpoint: dual_port_RAM^addr_wr~0.inpad[0] (.input clocked by dual_port_RAM^clk)
Endpoint  : dual_port_RAM.ram_dual_port^FF~84.D[0] (.latch clocked by dual_port_RAM^clk)
Path Type : setup

Point                                                                    Incr      Path
---------------------------------------------------------------------------------------
clock dual_port_RAM^clk (rise edge)                                     0.000     0.000
clock source latency                                                    0.000     0.000
input external delay                                                    0.000     0.000
dual_port_RAM^addr_wr~0.inpad[0] (.input)                               0.000     0.000
n48.in[1] (.names)                                                      0.868     0.868
n48.out[0] (.names)                                                     0.235     1.103
dual_port_RAM.ram_dual_port^FF~84.D[0] (.latch)                         0.000     1.103
data arrival time                                                                 1.103

clock dual_port_RAM^clk (rise edge)                                     0.000     0.000
clock source latency                                                    0.000     0.000
dual_port_RAM^clk.inpad[0] (.input)                                     0.000     0.000
dual_port_RAM.ram_dual_port^FF~84.clk[0] (.latch)                       0.042     0.042
clock uncertainty                                                       0.000     0.042
cell setup time                                                        -0.066    -0.024
data required time                                                               -0.024
---------------------------------------------------------------------------------------
data required time                                                               -0.024
data arrival time                                                                -1.103
---------------------------------------------------------------------------------------
slack (VIOLATED)                                                                 -1.126


#Path 7
Startpoint: dual_port_RAM^we.inpad[0] (.input clocked by dual_port_RAM^clk)
Endpoint  : dual_port_RAM.ram_dual_port^FF~44.D[0] (.latch clocked by dual_port_RAM^clk)
Path Type : setup

Point                                                                    Incr      Path
---------------------------------------------------------------------------------------
clock dual_port_RAM^clk (rise edge)                                     0.000     0.000
clock source latency                                                    0.000     0.000
input external delay                                                    0.000     0.000
dual_port_RAM^we.inpad[0] (.input)                                      0.000     0.000
n38.in[2] (.names)                                                      0.794     0.794
n38.out[0] (.names)                                                     0.235     1.029
dual_port_RAM.ram_dual_port^FF~44.D[0] (.latch)                         0.000     1.029
data arrival time                                                                 1.029

clock dual_port_RAM^clk (rise edge)                                     0.000     0.000
clock source latency                                                    0.000     0.000
dual_port_RAM^clk.inpad[0] (.input)                                     0.000     0.000
dual_port_RAM.ram_dual_port^FF~44.clk[0] (.latch)                       0.042     0.042
clock uncertainty                                                       0.000     0.042
cell setup time                                                        -0.066    -0.024
data required time                                                               -0.024
---------------------------------------------------------------------------------------
data required time                                                               -0.024
data arrival time                                                                -1.029
---------------------------------------------------------------------------------------
slack (VIOLATED)                                                                 -1.053


#Path 8
Startpoint: dual_port_RAM^addr_wr~0.inpad[0] (.input clocked by dual_port_RAM^clk)
Endpoint  : dual_port_RAM.ram_dual_port^FF~88.D[0] (.latch clocked by dual_port_RAM^clk)
Path Type : setup

Point                                                                    Incr      Path
---------------------------------------------------------------------------------------
clock dual_port_RAM^clk (rise edge)                                     0.000     0.000
clock source latency                                                    0.000     0.000
input external delay                                                    0.000     0.000
dual_port_RAM^addr_wr~0.inpad[0] (.input)                               0.000     0.000
n63.in[2] (.names)                                                      0.792     0.792
n63.out[0] (.names)                                                     0.235     1.027
dual_port_RAM.ram_dual_port^FF~88.D[0] (.latch)                         0.000     1.027
data arrival time                                                                 1.027

clock dual_port_RAM^clk (rise edge)                                     0.000     0.000
clock source latency                                                    0.000     0.000
dual_port_RAM^clk.inpad[0] (.input)                                     0.000     0.000
dual_port_RAM.ram_dual_port^FF~88.clk[0] (.latch)                       0.042     0.042
clock uncertainty                                                       0.000     0.042
cell setup time                                                        -0.066    -0.024
data required time                                                               -0.024
---------------------------------------------------------------------------------------
data required time                                                               -0.024
data arrival time                                                                -1.027
---------------------------------------------------------------------------------------
slack (VIOLATED)                                                                 -1.051


#Path 9
Startpoint: dual_port_RAM^addr_wr~1.inpad[0] (.input clocked by dual_port_RAM^clk)
Endpoint  : dual_port_RAM.ram_dual_port^FF~64.D[0] (.latch clocked by dual_port_RAM^clk)
Path Type : setup

Point                                                                    Incr      Path
---------------------------------------------------------------------------------------
clock dual_port_RAM^clk (rise edge)                                     0.000     0.000
clock source latency                                                    0.000     0.000
input external delay                                                    0.000     0.000
dual_port_RAM^addr_wr~1.inpad[0] (.input)                               0.000     0.000
n43.in[3] (.names)                                                      0.721     0.721
n43.out[0] (.names)                                                     0.235     0.956
dual_port_RAM.ram_dual_port^FF~64.D[0] (.latch)                         0.000     0.956
data arrival time                                                                 0.956

clock dual_port_RAM^clk (rise edge)                                     0.000     0.000
clock source latency                                                    0.000     0.000
dual_port_RAM^clk.inpad[0] (.input)                                     0.000     0.000
dual_port_RAM.ram_dual_port^FF~64.clk[0] (.latch)                       0.042     0.042
clock uncertainty                                                       0.000     0.042
cell setup time                                                        -0.066    -0.024
data required time                                                               -0.024
---------------------------------------------------------------------------------------
data required time                                                               -0.024
data arrival time                                                                -0.956
---------------------------------------------------------------------------------------
slack (VIOLATED)                                                                 -0.979


#Path 10
Startpoint: dual_port_RAM^we.inpad[0] (.input clocked by dual_port_RAM^clk)
Endpoint  : dual_port_RAM.ram_dual_port^FF~68.D[0] (.latch clocked by dual_port_RAM^clk)
Path Type : setup

Point                                                                    Incr      Path
---------------------------------------------------------------------------------------
clock dual_port_RAM^clk (rise edge)                                     0.000     0.000
clock source latency                                                    0.000     0.000
input external delay                                                    0.000     0.000
dual_port_RAM^we.inpad[0] (.input)                                      0.000     0.000
n58.in[1] (.names)                                                      0.721     0.721
n58.out[0] (.names)                                                     0.235     0.956
dual_port_RAM.ram_dual_port^FF~68.D[0] (.latch)                         0.000     0.956
data arrival time                                                                 0.956

clock dual_port_RAM^clk (rise edge)                                     0.000     0.000
clock source latency                                                    0.000     0.000
dual_port_RAM^clk.inpad[0] (.input)                                     0.000     0.000
dual_port_RAM.ram_dual_port^FF~68.clk[0] (.latch)                       0.042     0.042
clock uncertainty                                                       0.000     0.042
cell setup time                                                        -0.066    -0.024
data required time                                                               -0.024
---------------------------------------------------------------------------------------
data required time                                                               -0.024
data arrival time                                                                -0.956
---------------------------------------------------------------------------------------
slack (VIOLATED)                                                                 -0.979


#Path 11
Startpoint: dual_port_RAM^din~1.inpad[0] (.input clocked by dual_port_RAM^clk)
Endpoint  : dual_port_RAM.ram_dual_port^FF~60.D[0] (.latch clocked by dual_port_RAM^clk)
Path Type : setup

Point                                                                    Incr      Path
---------------------------------------------------------------------------------------
clock dual_port_RAM^clk (rise edge)                                     0.000     0.000
clock source latency                                                    0.000     0.000
input external delay                                                    0.000     0.000
dual_port_RAM^din~1.inpad[0] (.input)                                   0.000     0.000
n73.in[0] (.names)                                                      0.718     0.718
n73.out[0] (.names)                                                     0.235     0.953
dual_port_RAM.ram_dual_port^FF~60.D[0] (.latch)                         0.000     0.953
data arrival time                                                                 0.953

clock dual_port_RAM^clk (rise edge)                                     0.000     0.000
clock source latency                                                    0.000     0.000
dual_port_RAM^clk.inpad[0] (.input)                                     0.000     0.000
dual_port_RAM.ram_dual_port^FF~60.clk[0] (.latch)                       0.042     0.042
clock uncertainty                                                       0.000     0.042
cell setup time                                                        -0.066    -0.024
data required time                                                               -0.024
---------------------------------------------------------------------------------------
data required time                                                               -0.024
data arrival time                                                                -0.953
---------------------------------------------------------------------------------------
slack (VIOLATED)                                                                 -0.977


#Path 12
Startpoint: dual_port_RAM^we.inpad[0] (.input clocked by dual_port_RAM^clk)
Endpoint  : dual_port_RAM.ram_dual_port^FF~56.D[0] (.latch clocked by dual_port_RAM^clk)
Path Type : setup

Point                                                                    Incr      Path
---------------------------------------------------------------------------------------
clock dual_port_RAM^clk (rise edge)                                     0.000     0.000
clock source latency                                                    0.000     0.000
input external delay                                                    0.000     0.000
dual_port_RAM^we.inpad[0] (.input)                                      0.000     0.000
n28.in[3] (.names)                                                      0.645     0.645
n28.out[0] (.names)                                                     0.235     0.880
dual_port_RAM.ram_dual_port^FF~56.D[0] (.latch)                         0.000     0.880
data arrival time                                                                 0.880

clock dual_port_RAM^clk (rise edge)                                     0.000     0.000
clock source latency                                                    0.000     0.000
dual_port_RAM^clk.inpad[0] (.input)                                     0.000     0.000
dual_port_RAM.ram_dual_port^FF~56.clk[0] (.latch)                       0.042     0.042
clock uncertainty                                                       0.000     0.042
cell setup time                                                        -0.066    -0.024
data required time                                                               -0.024
---------------------------------------------------------------------------------------
data required time                                                               -0.024
data arrival time                                                                -0.880
---------------------------------------------------------------------------------------
slack (VIOLATED)                                                                 -0.903


#Path 13
Startpoint: dual_port_RAM^addr_wr~1.inpad[0] (.input clocked by dual_port_RAM^clk)
Endpoint  : dual_port_RAM.ram_dual_port^FF~48.D[0] (.latch clocked by dual_port_RAM^clk)
Path Type : setup

Point                                                                    Incr      Path
---------------------------------------------------------------------------------------
clock dual_port_RAM^clk (rise edge)                                     0.000     0.000
clock source latency                                                    0.000     0.000
input external delay                                                    0.000     0.000
dual_port_RAM^addr_wr~1.inpad[0] (.input)                               0.000     0.000
n53.in[3] (.names)                                                      0.645     0.645
n53.out[0] (.names)                                                     0.235     0.880
dual_port_RAM.ram_dual_port^FF~48.D[0] (.latch)                         0.000     0.880
data arrival time                                                                 0.880

clock dual_port_RAM^clk (rise edge)                                     0.000     0.000
clock source latency                                                    0.000     0.000
dual_port_RAM^clk.inpad[0] (.input)                                     0.000     0.000
dual_port_RAM.ram_dual_port^FF~48.clk[0] (.latch)                       0.042     0.042
clock uncertainty                                                       0.000     0.042
cell setup time                                                        -0.066    -0.024
data required time                                                               -0.024
---------------------------------------------------------------------------------------
data required time                                                               -0.024
data arrival time                                                                -0.880
---------------------------------------------------------------------------------------
slack (VIOLATED)                                                                 -0.903


#Path 14
Startpoint: dual_port_RAM^din~0.inpad[0] (.input clocked by dual_port_RAM^clk)
Endpoint  : dual_port_RAM.ram_dual_port^FF~36.D[0] (.latch clocked by dual_port_RAM^clk)
Path Type : setup

Point                                                                    Incr      Path
---------------------------------------------------------------------------------------
clock dual_port_RAM^clk (rise edge)                                     0.000     0.000
clock source latency                                                    0.000     0.000
input external delay                                                    0.000     0.000
dual_port_RAM^din~0.inpad[0] (.input)                                   0.000     0.000
n23.in[0] (.names)                                                      0.643     0.643
n23.out[0] (.names)                                                     0.235     0.878
dual_port_RAM.ram_dual_port^FF~36.D[0] (.latch)                         0.000     0.878
data arrival time                                                                 0.878

clock dual_port_RAM^clk (rise edge)                                     0.000     0.000
clock source latency                                                    0.000     0.000
dual_port_RAM^clk.inpad[0] (.input)                                     0.000     0.000
dual_port_RAM.ram_dual_port^FF~36.clk[0] (.latch)                       0.042     0.042
clock uncertainty                                                       0.000     0.042
cell setup time                                                        -0.066    -0.024
data required time                                                               -0.024
---------------------------------------------------------------------------------------
data required time                                                               -0.024
data arrival time                                                                -0.878
---------------------------------------------------------------------------------------
slack (VIOLATED)                                                                 -0.901


#Path 15
Startpoint: dual_port_RAM^we.inpad[0] (.input clocked by dual_port_RAM^clk)
Endpoint  : dual_port_RAM.ram_dual_port^FF~40.D[0] (.latch clocked by dual_port_RAM^clk)
Path Type : setup

Point                                                                    Incr      Path
---------------------------------------------------------------------------------------
clock dual_port_RAM^clk (rise edge)                                     0.000     0.000
clock source latency                                                    0.000     0.000
input external delay                                                    0.000     0.000
dual_port_RAM^we.inpad[0] (.input)                                      0.000     0.000
n68.in[2] (.names)                                                      0.568     0.568
n68.out[0] (.names)                                                     0.235     0.803
dual_port_RAM.ram_dual_port^FF~40.D[0] (.latch)                         0.000     0.803
data arrival time                                                                 0.803

clock dual_port_RAM^clk (rise edge)                                     0.000     0.000
clock source latency                                                    0.000     0.000
dual_port_RAM^clk.inpad[0] (.input)                                     0.000     0.000
dual_port_RAM.ram_dual_port^FF~40.clk[0] (.latch)                       0.042     0.042
clock uncertainty                                                       0.000     0.042
cell setup time                                                        -0.066    -0.024
data required time                                                               -0.024
---------------------------------------------------------------------------------------
data required time                                                               -0.024
data arrival time                                                                -0.803
---------------------------------------------------------------------------------------
slack (VIOLATED)                                                                 -0.826


#End of timing report
