// Seed: 1021321494
module module_0 (
    input id_0,
    input id_1,
    input id_2,
    output id_3,
    output logic id_4,
    input logic id_5,
    input logic id_6,
    input id_7,
    input supply1 id_8,
    input logic id_9,
    input id_10,
    input logic id_11,
    input id_12
);
  logic id_13;
  logic id_14;
  assign id_13 = 1;
  type_31 id_15 (
      .id_0 (1),
      .id_1 (id_5),
      .id_2 (id_0 ^ 1),
      .id_3 (id_8[1]),
      .id_4 (1),
      .id_5 (1'b0),
      .id_6 (1),
      .id_7 (),
      .id_8 (id_2),
      .id_9 (1'h0),
      .id_10(id_12),
      .id_11(1'b0),
      .id_12(id_2),
      .id_13(id_4),
      .id_14(id_5),
      .sum  (1),
      .id_15(1 - id_6),
      .id_16((1)),
      .id_17(id_10),
      .id_18(1),
      .id_19(1 + 1),
      .id_20(1),
      .id_21(1)
  );
  logic id_16;
  logic id_17, id_18, id_19, id_20 = 1;
  logic id_21;
  type_0 id_22 (
      .id_0(id_18),
      .id_1(id_10[1] | id_3),
      .id_2({1, 1, 1} << 1),
      .id_3(id_16),
      .id_4(!id_20),
      .id_5(1),
      .id_6(id_4 - "")
  );
endmodule
