// Seed: 3341792266
module module_0 (
    input tri0 id_0,
    input supply1 id_1,
    input wor id_2,
    output uwire id_3,
    output supply0 id_4,
    input tri1 id_5,
    output uwire id_6,
    input wor id_7,
    input wire id_8,
    output tri0 id_9
);
  assign id_3 = -1'b0 != 1;
  assign module_1.id_2 = 0;
endmodule
module module_0 (
    input tri id_0,
    output tri0 id_1,
    output supply0 id_2,
    input supply0 module_1,
    output tri id_4,
    input wand id_5
    , id_14,
    input tri1 id_6,
    output tri0 id_7,
    input tri0 id_8,
    output tri1 id_9,
    input wand id_10,
    input supply0 id_11,
    input tri0 id_12
);
  assign id_2 = -1 | 1 | id_8 | -1'b0 & -1 / -1 + -1 | -1 | 1;
  module_0 modCall_1 (
      id_11,
      id_5,
      id_8,
      id_2,
      id_1,
      id_12,
      id_7,
      id_12,
      id_10,
      id_9
  );
endmodule
