verilog xil_defaultlib --include "../../../../project_2.srcs/sources_1/bd/base_zynq/ipshared/ec67/hdl" --include "../../../../project_2.srcs/sources_1/bd/base_zynq/ipshared/5bb9/hdl/verilog" --include "../../../../project_2.srcs/sources_1/bd/base_zynq/ipshared/70fd/hdl" \
"../../../bd/base_zynq/ip/base_zynq_processing_system7_0_0/sim/base_zynq_processing_system7_0_0.v" \
"../../../bd/base_zynq/ip/base_zynq_blk_mem_gen_0_0/sim/base_zynq_blk_mem_gen_0_0.v" \
"../../../bd/base_zynq/ip/base_zynq_xbar_0/sim/base_zynq_xbar_0.v" \
"../../../bd/base_zynq/ip/base_zynq_auto_pc_0/sim/base_zynq_auto_pc_0.v" \
"../../../bd/base_zynq/ip/base_zynq_auto_pc_1/sim/base_zynq_auto_pc_1.v" \

verilog xil_defaultlib "glbl.v"

nosort
