<!doctype html>
<html>
<head>
<title>L3_TM_PLL_DIG_31 (SERDES) Register</title>
<meta name="robots" content="noindex, nofollow" />
<link rel="stylesheet" type="text/css" href="{{url_for('static', filename='css/_register_reference.css')}}">
<script src="xilfunctions.js" type="text/javascript"></script>
</head>
<body>
<p class=header><a href=# onclick=gotoTopic("_overview.html")>Zynq UltraScale+ Devices Register Reference</a> &gt; <a href=# onclick=gotoTopic("_module_summary.html")>Module Summary</a> &gt; <a href=# onclick=gotoTopic("mod___serdes.html")>SERDES Module</a> &gt; L3_TM_PLL_DIG_31 (SERDES) Register</p><h1>L3_TM_PLL_DIG_31 (SERDES) Register</h1>
<h2>L3_TM_PLL_DIG_31 (SERDES) Register Description</h2>
<table class=noborder>
<tr valign=top><th width=20% class=sumparam>Register Name</th><td width=80% class=noborder>L3_TM_PLL_DIG_31</td></tr>
<tr valign=top><th class=sumparam>Relative Address</th><td class=noborder id="registerOffset">0x000000E07C</td></tr>
<tr valign=top><th class=sumparam>Absolute Address</th><td class=noborder>
0x00FD40E07C (SERDES)
</td></tr>
<tr valign=top><th class=sumparam>Width</th><td class=noborder>32</td></tr>
<tr valign=top><th class=sumparam>Type</th><td class="tooltip2 noborder">mixed<span class="tooltiptext">Mixed types. See bit-field details.</span></td></tr>
<tr valign=top><th class=sumparam>Reset Value</th><td class=noborder>0x00000000</td></tr>
<tr valign=top><th class=sumparam>Description</th><td class=noborder>Register value is generated by Vivado PCW.</td></tr>
</table>
<p></p>
<h2>L3_TM_PLL_DIG_31 (SERDES) Register Bit-Field Summary</h2>
<table>
<tr valign=top><th width=20%>Field Name</th><th width=10%>Bits</th><th width=10%>Type</th><th width=10%>Reset Value</th><th width=50%>Description</th></tr>
<tr valign=top><td>TM_PLL_DIG_31_31_8_rsvd</td><td class="center">31:8</td><td class="tooltip">ro<span class="tooltiptext">Read-only</span></td><td class="hex">0x0</td><td>Reserved</td></tr>
<tr valign=top><td>tm_clkdist_enable_master_clk_drive</td><td class="center"> 7</td><td class="tooltip">rw<span class="tooltiptext">Normal read/write</span></td><td class="hex">0x0</td><td>Forced value of enable master clk drive</td></tr>
<tr valign=top><td>tm_force_clkdist_enable_master_clk_drive</td><td class="center"> 6</td><td class="tooltip">rw<span class="tooltiptext">Normal read/write</span></td><td class="hex">0x0</td><td>Enable/Disable test mode forcing on enable master clk drive</td></tr>
<tr valign=top><td>tm_clkdist_enable_lane_rst_drive</td><td class="center"> 5</td><td class="tooltip">rw<span class="tooltiptext">Normal read/write</span></td><td class="hex">0x0</td><td>Forced value of enable lane reset drive</td></tr>
<tr valign=top><td>tm_force_clkdist_enable_lane_rst_drive</td><td class="center"> 4</td><td class="tooltip">rw<span class="tooltiptext">Normal read/write</span></td><td class="hex">0x0</td><td>Enable/Disable test mode forcing on lane reset drive</td></tr>
<tr valign=top><td>tm_clkdist_enable_lane_clk_drive</td><td class="center"> 3</td><td class="tooltip">rw<span class="tooltiptext">Normal read/write</span></td><td class="hex">0x0</td><td>Forced value of enable lane clk drive</td></tr>
<tr valign=top><td>tm_force_clkdist_enable_lane_clk_drive</td><td class="center"> 2</td><td class="tooltip">rw<span class="tooltiptext">Normal read/write</span></td><td class="hex">0x0</td><td>Enable/Disable test mode forcing on enable lane clk drive</td></tr>
<tr valign=top><td>tm_clkdist_bias_rate_sel</td><td class="center"> 1</td><td class="tooltip">rw<span class="tooltiptext">Normal read/write</span></td><td class="hex">0x0</td><td>Forced value of clk dist bias rate sel</td></tr>
<tr valign=top><td>tm_force_clkdist_bias_rate_sel</td><td class="center"> 0</td><td class="tooltip">rw<span class="tooltiptext">Normal read/write</span></td><td class="hex">0x0</td><td>Enable/Disable test mode forcing on clk dist bias rate sel</td></tr>
</table><p id=foot class=footer></p>
</body>
</html>