$date
	Thu May 27 15:49:39 2021
$end
$version
	Icarus Verilog
$end
$timescale
	1ms
$end
$scope module or_gate_tb $end
$var wire 1 ! B $end
$var reg 2 " A [1:0] $end
$scope module uut $end
$var wire 2 # A [1:0] $end
$var wire 1 ! B $end
$upscope $end
$upscope $end
$enddefinitions $end
#0
$dumpvars
b0 #
b0 "
0!
$end
#20
1!
b1 "
b1 #
#40
b10 "
b10 #
#60
b11 "
b11 #
#80
