# compile verilog/system verilog design source files
sv xil_defaultlib  --include "../../../../ECE-4310_Lab-7v11.srcs/sources_1/imports/HDL" \
"../../../../ECE-4310_Lab-7v11.srcs/sources_1/imports/new/FlipFlop_T.sv" \
"../../../../ECE-4310_Lab-7v11.srcs/sources_1/imports/new/blinker.sv" \
"../../../../ECE-4310_Lab-7v11.srcs/sources_1/imports/new/mod_counter.sv" \
"../../../../ECE-4310_Lab-7v11.srcs/sim_1/new/test_blinker.sv" \

# compile glbl module
verilog xil_defaultlib "glbl.v"

# Do not sort compile order
nosort
