###########################################
## Statistics of Channel 0
###########################################
num_srefx_cmds                 =            0   # Number of SREFX commands
num_srefe_cmds                 =            0   # Number of SREFE commands
num_refb_cmds                  =            0   # Number of REFb commands
num_cycles                     =     10000000   # Number of DRAM cycles
epoch_num                      =            7   # Number of epochs
num_write_buf_hits             =            0   # Number of write buffer hits
num_write_cmds                 =            0   # Number of WRITE/WRITEP commands
num_reads_done                 =        23808   # Number of read requests issued
hbm_dual_cmds                  =            0   # Number of cycles dual cmds issued
num_ref_cmds                   =         1923   # Number of REF commands
num_read_row_hits              =        20595   # Number of read row buffer hits
num_read_cmds                  =        23808   # Number of READ/READP commands
num_writes_done                =            0   # Number of read requests issued
num_write_row_hits             =            0   # Number of write row buffer hits
num_act_cmds                   =         3222   # Number of ACT commands
num_pre_cmds                   =         3216   # Number of PRE commands
num_ondemand_pres              =          142   # Number of ondemend PRE commands
sref_cycles.0                  =            0   # Cyles of rank in SREF mode rank.0
sref_cycles.1                  =            0   # Cyles of rank in SREF mode rank.1
rank_active_cycles.0           =      2815894   # Cyles of rank active rank.0
rank_active_cycles.1           =      2173199   # Cyles of rank active rank.1
all_bank_idle_cycles.0         =      7184106   # Cyles of all bank idle in rank rank.0
all_bank_idle_cycles.1         =      7826801   # Cyles of all bank idle in rank rank.1
interarrival_latency[-0]       =            0   # Request interarrival latency (cycles)
interarrival_latency[0-9]      =        21863   # Request interarrival latency (cycles)
interarrival_latency[10-19]    =          305   # Request interarrival latency (cycles)
interarrival_latency[20-29]    =           39   # Request interarrival latency (cycles)
interarrival_latency[30-39]    =           17   # Request interarrival latency (cycles)
interarrival_latency[40-49]    =           20   # Request interarrival latency (cycles)
interarrival_latency[50-59]    =           13   # Request interarrival latency (cycles)
interarrival_latency[60-69]    =           21   # Request interarrival latency (cycles)
interarrival_latency[70-79]    =           15   # Request interarrival latency (cycles)
interarrival_latency[80-89]    =           14   # Request interarrival latency (cycles)
interarrival_latency[90-99]    =            3   # Request interarrival latency (cycles)
interarrival_latency[100-]     =         1498   # Request interarrival latency (cycles)
write_latency[-0]              =            0   # Write cmd latency (cycles)
write_latency[0-19]            =            0   # Write cmd latency (cycles)
write_latency[20-39]           =            0   # Write cmd latency (cycles)
write_latency[40-59]           =            0   # Write cmd latency (cycles)
write_latency[60-79]           =            0   # Write cmd latency (cycles)
write_latency[80-99]           =            0   # Write cmd latency (cycles)
write_latency[100-119]         =            0   # Write cmd latency (cycles)
write_latency[120-139]         =            0   # Write cmd latency (cycles)
write_latency[140-159]         =            0   # Write cmd latency (cycles)
write_latency[160-179]         =            0   # Write cmd latency (cycles)
write_latency[180-199]         =            0   # Write cmd latency (cycles)
write_latency[200-]            =            0   # Write cmd latency (cycles)
read_latency[-0]               =            0   # Read request latency (cycles)
read_latency[0-19]             =            0   # Read request latency (cycles)
read_latency[20-39]            =         9436   # Read request latency (cycles)
read_latency[40-59]            =         4839   # Read request latency (cycles)
read_latency[60-79]            =         1858   # Read request latency (cycles)
read_latency[80-99]            =          796   # Read request latency (cycles)
read_latency[100-119]          =          476   # Read request latency (cycles)
read_latency[120-139]          =          375   # Read request latency (cycles)
read_latency[140-159]          =          355   # Read request latency (cycles)
read_latency[160-179]          =          366   # Read request latency (cycles)
read_latency[180-199]          =          314   # Read request latency (cycles)
read_latency[200-]             =         4993   # Read request latency (cycles)
ref_energy                     =  7.04649e+08   # Refresh energy
refb_energy                    =           -0   # Refresh-bank energy
write_energy                   =            0   # Write energy
read_energy                    =  9.59939e+07   # Read energy
act_energy                     =  8.81539e+06   # Activation energy
sref_energy.0                  =            0   # SREF energy rank.0
sref_energy.1                  =            0   # SREF energy rank.1
pre_stb_energy.0               =  3.44837e+09   # Precharge standby energy rank.0
pre_stb_energy.1               =  3.75686e+09   # Precharge standby energy rank.1
act_stb_energy.0               =  1.75712e+09   # Active standby energy rank.0
act_stb_energy.1               =  1.35608e+09   # Active standby energy rank.1
average_read_latency           =       154.86   # Average read request latency (cycles)
average_interarrival           =      419.894   # Average request interarrival latency (cycles)
total_energy                   =  1.11279e+10   # Total energy (pJ)
average_power                  =      1112.79   # Average power (mW)
average_bandwidth              =     0.203162   # Average bandwidth
###########################################
## Statistics of Channel 1
###########################################
num_srefx_cmds                 =            0   # Number of SREFX commands
num_srefe_cmds                 =            0   # Number of SREFE commands
num_refb_cmds                  =            0   # Number of REFb commands
num_cycles                     =     10000000   # Number of DRAM cycles
epoch_num                      =            7   # Number of epochs
num_write_buf_hits             =            0   # Number of write buffer hits
num_write_cmds                 =            0   # Number of WRITE/WRITEP commands
num_reads_done                 =        19694   # Number of read requests issued
hbm_dual_cmds                  =            0   # Number of cycles dual cmds issued
num_ref_cmds                   =         1923   # Number of REF commands
num_read_row_hits              =        17089   # Number of read row buffer hits
num_read_cmds                  =        19694   # Number of READ/READP commands
num_writes_done                =            0   # Number of read requests issued
num_write_row_hits             =            0   # Number of write row buffer hits
num_act_cmds                   =         2611   # Number of ACT commands
num_pre_cmds                   =         2606   # Number of PRE commands
num_ondemand_pres              =           23   # Number of ondemend PRE commands
sref_cycles.0                  =            0   # Cyles of rank in SREF mode rank.0
sref_cycles.1                  =            0   # Cyles of rank in SREF mode rank.1
rank_active_cycles.0           =      2382775   # Cyles of rank active rank.0
rank_active_cycles.1           =      2373490   # Cyles of rank active rank.1
all_bank_idle_cycles.0         =      7617225   # Cyles of all bank idle in rank rank.0
all_bank_idle_cycles.1         =      7626510   # Cyles of all bank idle in rank rank.1
interarrival_latency[-0]       =            0   # Request interarrival latency (cycles)
interarrival_latency[0-9]      =        17584   # Request interarrival latency (cycles)
interarrival_latency[10-19]    =          405   # Request interarrival latency (cycles)
interarrival_latency[20-29]    =           99   # Request interarrival latency (cycles)
interarrival_latency[30-39]    =           40   # Request interarrival latency (cycles)
interarrival_latency[40-49]    =           24   # Request interarrival latency (cycles)
interarrival_latency[50-59]    =           14   # Request interarrival latency (cycles)
interarrival_latency[60-69]    =           14   # Request interarrival latency (cycles)
interarrival_latency[70-79]    =           18   # Request interarrival latency (cycles)
interarrival_latency[80-89]    =           13   # Request interarrival latency (cycles)
interarrival_latency[90-99]    =            9   # Request interarrival latency (cycles)
interarrival_latency[100-]     =         1474   # Request interarrival latency (cycles)
write_latency[-0]              =            0   # Write cmd latency (cycles)
write_latency[0-19]            =            0   # Write cmd latency (cycles)
write_latency[20-39]           =            0   # Write cmd latency (cycles)
write_latency[40-59]           =            0   # Write cmd latency (cycles)
write_latency[60-79]           =            0   # Write cmd latency (cycles)
write_latency[80-99]           =            0   # Write cmd latency (cycles)
write_latency[100-119]         =            0   # Write cmd latency (cycles)
write_latency[120-139]         =            0   # Write cmd latency (cycles)
write_latency[140-159]         =            0   # Write cmd latency (cycles)
write_latency[160-179]         =            0   # Write cmd latency (cycles)
write_latency[180-199]         =            0   # Write cmd latency (cycles)
write_latency[200-]            =            0   # Write cmd latency (cycles)
read_latency[-0]               =            0   # Read request latency (cycles)
read_latency[0-19]             =            0   # Read request latency (cycles)
read_latency[20-39]            =         9958   # Read request latency (cycles)
read_latency[40-59]            =         4743   # Read request latency (cycles)
read_latency[60-79]            =         1462   # Read request latency (cycles)
read_latency[80-99]            =          691   # Read request latency (cycles)
read_latency[100-119]          =          542   # Read request latency (cycles)
read_latency[120-139]          =          355   # Read request latency (cycles)
read_latency[140-159]          =          229   # Read request latency (cycles)
read_latency[160-179]          =          210   # Read request latency (cycles)
read_latency[180-199]          =          148   # Read request latency (cycles)
read_latency[200-]             =         1356   # Read request latency (cycles)
ref_energy                     =  7.04649e+08   # Refresh energy
refb_energy                    =           -0   # Refresh-bank energy
write_energy                   =            0   # Write energy
read_energy                    =  7.94062e+07   # Read energy
act_energy                     =   7.1437e+06   # Activation energy
sref_energy.0                  =            0   # SREF energy rank.0
sref_energy.1                  =            0   # SREF energy rank.1
pre_stb_energy.0               =  3.65627e+09   # Precharge standby energy rank.0
pre_stb_energy.1               =  3.66072e+09   # Precharge standby energy rank.1
act_stb_energy.0               =  1.48685e+09   # Active standby energy rank.0
act_stb_energy.1               =  1.48106e+09   # Active standby energy rank.1
average_read_latency           =        73.57   # Average read request latency (cycles)
average_interarrival           =      507.609   # Average request interarrival latency (cycles)
total_energy                   =  1.10761e+10   # Total energy (pJ)
average_power                  =      1107.61   # Average power (mW)
average_bandwidth              =     0.168055   # Average bandwidth
