Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2023.1.1 (win64) Build 3900603 Fri Jun 16 19:31:24 MDT 2023
| Date         : Mon Jan 22 14:55:41 2024
| Host         : Laptop-Fede running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -report_unconstrained -file cronometro_on_board_timing_summary_routed.rpt -pb cronometro_on_board_timing_summary_routed.pb -rpx cronometro_on_board_timing_summary_routed.rpx -warn_on_violation
| Design       : cronometro_on_board
| Device       : 7a100t-csg324
| Speed File   : -1  PRODUCTION 1.23 2018-06-13
| Design State : Routed
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        


------------------------------------------------------------------------------------------------
| Report Methodology
| ------------------
------------------------------------------------------------------------------------------------

Rule       Severity          Description                     Violations  
---------  ----------------  ------------------------------  ----------  
TIMING-17  Critical Warning  Non-clocked sequential cell     76          
LUTAR-1    Warning           LUT drives async reset alert    34          
TIMING-18  Warning           Missing input or output delay   17          
TIMING-20  Warning           Non-clocked latch               34          
LATCH-1    Advisory          Existing latches in the design  1           

Note: This report is based on the most recent report_methodology run and may not be up-to-date. Run report_methodology on the current design for the latest report.



check_timing report

Table of Contents
-----------------
1. checking no_clock (212)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (229)
5. checking no_input_delay (9)
6. checking no_output_delay (14)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (212)
--------------------------
 There are 17 register/latch pins with no clock driven by root clock pin: input_count (HIGH)

 There are 17 register/latch pins with no clock driven by root clock pin: input_min (HIGH)

 There are 17 register/latch pins with no clock driven by root clock pin: input_ore (HIGH)

 There are 17 register/latch pins with no clock driven by root clock pin: input_sec (HIGH)

 There are 17 register/latch pins with no clock driven by root clock pin: reset (HIGH)

 There are 37 register/latch pins with no clock driven by root clock pin: stop (HIGH)

 There are 37 register/latch pins with no clock driven by root clock pin: view (HIGH)

 There are 14 register/latch pins with no clock driven by root clock pin: clock_reg/Q (HIGH)

 There are 12 register/latch pins with no clock driven by root clock pin: cronom/clock_tick_min_reg/Q (HIGH)

 There are 10 register/latch pins with no clock driven by root clock pin: cronom/clock_tick_ore_reg/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: min_init_reg[0]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: min_init_reg[1]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: min_init_reg[2]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: min_init_reg[3]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: min_init_reg[4]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: min_init_reg[5]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: ore_init_reg[0]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: ore_init_reg[1]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: ore_init_reg[2]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: ore_init_reg[3]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: ore_init_reg[4]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: sec_init_reg[0]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: sec_init_reg[1]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: sec_init_reg[2]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: sec_init_reg[3]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: sec_init_reg[4]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: sec_init_reg[5]/Q (HIGH)


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (229)
--------------------------------------------------
 There are 229 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (9)
------------------------------
 There are 9 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (14)
--------------------------------
 There are 14 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      5.893        0.000                      0                   87        0.235        0.000                      0                   87        4.500        0.000                       0                    56  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock        Waveform(ns)       Period(ns)      Frequency(MHz)
-----        ------------       ----------      --------------
sys_clk_pin  {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
sys_clk_pin         5.893        0.000                      0                   87        0.235        0.000                      0                   87        4.500        0.000                       0                    56  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| User Ignored Path Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    


------------------------------------------------------------------------------------------------
| Unconstrained Path Table
| ------------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    
(none)                                    
(none)        sys_clk_pin                 
(none)                      sys_clk_pin   


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :            0  Failing Endpoints,  Worst Slack        5.893ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.235ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             5.893ns  (required time - arrival time)
  Source:                 counter_reg[30]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            counter_reg[29]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.643ns  (logic 0.704ns (19.325%)  route 2.939ns (80.675%))
  Logic Levels:           2  (LUT6=2)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.029ns = ( 15.029 - 10.000 ) 
    Source Clock Delay      (SCD):    5.329ns
    Clock Pessimism Removal (CPR):    0.300ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  CLK_IBUF_BUFG_inst/O
                         net (fo=55, routed)          1.726     5.329    CLK_IBUF_BUFG
    SLICE_X3Y99          FDRE                                         r  counter_reg[30]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y99          FDRE (Prop_fdre_C_Q)         0.456     5.785 f  counter_reg[30]/Q
                         net (fo=2, routed)           0.813     6.598    counter_reg_n_0_[30]
    SLICE_X2Y98          LUT6 (Prop_lut6_I5_O)        0.124     6.722 r  counter[31]_i_8/O
                         net (fo=1, routed)           0.950     7.672    counter[31]_i_8_n_0
    SLICE_X2Y94          LUT6 (Prop_lut6_I5_O)        0.124     7.796 r  counter[31]_i_1/O
                         net (fo=33, routed)          1.176     8.972    clock
    SLICE_X3Y99          FDRE                                         r  counter_reg[29]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK (IN)
                         net (fo=0)                   0.000    10.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  CLK_IBUF_BUFG_inst/O
                         net (fo=55, routed)          1.606    15.029    CLK_IBUF_BUFG
    SLICE_X3Y99          FDRE                                         r  counter_reg[29]/C
                         clock pessimism              0.300    15.329    
                         clock uncertainty           -0.035    15.293    
    SLICE_X3Y99          FDRE (Setup_fdre_C_R)       -0.429    14.864    counter_reg[29]
  -------------------------------------------------------------------
                         required time                         14.864    
                         arrival time                          -8.972    
  -------------------------------------------------------------------
                         slack                                  5.893    

Slack (MET) :             5.893ns  (required time - arrival time)
  Source:                 counter_reg[30]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            counter_reg[30]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.643ns  (logic 0.704ns (19.325%)  route 2.939ns (80.675%))
  Logic Levels:           2  (LUT6=2)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.029ns = ( 15.029 - 10.000 ) 
    Source Clock Delay      (SCD):    5.329ns
    Clock Pessimism Removal (CPR):    0.300ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  CLK_IBUF_BUFG_inst/O
                         net (fo=55, routed)          1.726     5.329    CLK_IBUF_BUFG
    SLICE_X3Y99          FDRE                                         r  counter_reg[30]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y99          FDRE (Prop_fdre_C_Q)         0.456     5.785 f  counter_reg[30]/Q
                         net (fo=2, routed)           0.813     6.598    counter_reg_n_0_[30]
    SLICE_X2Y98          LUT6 (Prop_lut6_I5_O)        0.124     6.722 r  counter[31]_i_8/O
                         net (fo=1, routed)           0.950     7.672    counter[31]_i_8_n_0
    SLICE_X2Y94          LUT6 (Prop_lut6_I5_O)        0.124     7.796 r  counter[31]_i_1/O
                         net (fo=33, routed)          1.176     8.972    clock
    SLICE_X3Y99          FDRE                                         r  counter_reg[30]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK (IN)
                         net (fo=0)                   0.000    10.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  CLK_IBUF_BUFG_inst/O
                         net (fo=55, routed)          1.606    15.029    CLK_IBUF_BUFG
    SLICE_X3Y99          FDRE                                         r  counter_reg[30]/C
                         clock pessimism              0.300    15.329    
                         clock uncertainty           -0.035    15.293    
    SLICE_X3Y99          FDRE (Setup_fdre_C_R)       -0.429    14.864    counter_reg[30]
  -------------------------------------------------------------------
                         required time                         14.864    
                         arrival time                          -8.972    
  -------------------------------------------------------------------
                         slack                                  5.893    

Slack (MET) :             5.893ns  (required time - arrival time)
  Source:                 counter_reg[30]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            counter_reg[31]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.643ns  (logic 0.704ns (19.325%)  route 2.939ns (80.675%))
  Logic Levels:           2  (LUT6=2)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.029ns = ( 15.029 - 10.000 ) 
    Source Clock Delay      (SCD):    5.329ns
    Clock Pessimism Removal (CPR):    0.300ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  CLK_IBUF_BUFG_inst/O
                         net (fo=55, routed)          1.726     5.329    CLK_IBUF_BUFG
    SLICE_X3Y99          FDRE                                         r  counter_reg[30]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y99          FDRE (Prop_fdre_C_Q)         0.456     5.785 f  counter_reg[30]/Q
                         net (fo=2, routed)           0.813     6.598    counter_reg_n_0_[30]
    SLICE_X2Y98          LUT6 (Prop_lut6_I5_O)        0.124     6.722 r  counter[31]_i_8/O
                         net (fo=1, routed)           0.950     7.672    counter[31]_i_8_n_0
    SLICE_X2Y94          LUT6 (Prop_lut6_I5_O)        0.124     7.796 r  counter[31]_i_1/O
                         net (fo=33, routed)          1.176     8.972    clock
    SLICE_X3Y99          FDRE                                         r  counter_reg[31]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK (IN)
                         net (fo=0)                   0.000    10.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  CLK_IBUF_BUFG_inst/O
                         net (fo=55, routed)          1.606    15.029    CLK_IBUF_BUFG
    SLICE_X3Y99          FDRE                                         r  counter_reg[31]/C
                         clock pessimism              0.300    15.329    
                         clock uncertainty           -0.035    15.293    
    SLICE_X3Y99          FDRE (Setup_fdre_C_R)       -0.429    14.864    counter_reg[31]
  -------------------------------------------------------------------
                         required time                         14.864    
                         arrival time                          -8.972    
  -------------------------------------------------------------------
                         slack                                  5.893    

Slack (MET) :             6.015ns  (required time - arrival time)
  Source:                 counter_reg[30]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            counter_reg[25]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.496ns  (logic 0.704ns (20.140%)  route 2.792ns (79.860%))
  Logic Levels:           2  (LUT6=2)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.029ns = ( 15.029 - 10.000 ) 
    Source Clock Delay      (SCD):    5.329ns
    Clock Pessimism Removal (CPR):    0.275ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  CLK_IBUF_BUFG_inst/O
                         net (fo=55, routed)          1.726     5.329    CLK_IBUF_BUFG
    SLICE_X3Y99          FDRE                                         r  counter_reg[30]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y99          FDRE (Prop_fdre_C_Q)         0.456     5.785 f  counter_reg[30]/Q
                         net (fo=2, routed)           0.813     6.598    counter_reg_n_0_[30]
    SLICE_X2Y98          LUT6 (Prop_lut6_I5_O)        0.124     6.722 r  counter[31]_i_8/O
                         net (fo=1, routed)           0.950     7.672    counter[31]_i_8_n_0
    SLICE_X2Y94          LUT6 (Prop_lut6_I5_O)        0.124     7.796 r  counter[31]_i_1/O
                         net (fo=33, routed)          1.029     8.824    clock
    SLICE_X3Y98          FDRE                                         r  counter_reg[25]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK (IN)
                         net (fo=0)                   0.000    10.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  CLK_IBUF_BUFG_inst/O
                         net (fo=55, routed)          1.606    15.029    CLK_IBUF_BUFG
    SLICE_X3Y98          FDRE                                         r  counter_reg[25]/C
                         clock pessimism              0.275    15.304    
                         clock uncertainty           -0.035    15.268    
    SLICE_X3Y98          FDRE (Setup_fdre_C_R)       -0.429    14.839    counter_reg[25]
  -------------------------------------------------------------------
                         required time                         14.839    
                         arrival time                          -8.824    
  -------------------------------------------------------------------
                         slack                                  6.015    

Slack (MET) :             6.015ns  (required time - arrival time)
  Source:                 counter_reg[30]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            counter_reg[26]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.496ns  (logic 0.704ns (20.140%)  route 2.792ns (79.860%))
  Logic Levels:           2  (LUT6=2)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.029ns = ( 15.029 - 10.000 ) 
    Source Clock Delay      (SCD):    5.329ns
    Clock Pessimism Removal (CPR):    0.275ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  CLK_IBUF_BUFG_inst/O
                         net (fo=55, routed)          1.726     5.329    CLK_IBUF_BUFG
    SLICE_X3Y99          FDRE                                         r  counter_reg[30]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y99          FDRE (Prop_fdre_C_Q)         0.456     5.785 f  counter_reg[30]/Q
                         net (fo=2, routed)           0.813     6.598    counter_reg_n_0_[30]
    SLICE_X2Y98          LUT6 (Prop_lut6_I5_O)        0.124     6.722 r  counter[31]_i_8/O
                         net (fo=1, routed)           0.950     7.672    counter[31]_i_8_n_0
    SLICE_X2Y94          LUT6 (Prop_lut6_I5_O)        0.124     7.796 r  counter[31]_i_1/O
                         net (fo=33, routed)          1.029     8.824    clock
    SLICE_X3Y98          FDRE                                         r  counter_reg[26]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK (IN)
                         net (fo=0)                   0.000    10.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  CLK_IBUF_BUFG_inst/O
                         net (fo=55, routed)          1.606    15.029    CLK_IBUF_BUFG
    SLICE_X3Y98          FDRE                                         r  counter_reg[26]/C
                         clock pessimism              0.275    15.304    
                         clock uncertainty           -0.035    15.268    
    SLICE_X3Y98          FDRE (Setup_fdre_C_R)       -0.429    14.839    counter_reg[26]
  -------------------------------------------------------------------
                         required time                         14.839    
                         arrival time                          -8.824    
  -------------------------------------------------------------------
                         slack                                  6.015    

Slack (MET) :             6.015ns  (required time - arrival time)
  Source:                 counter_reg[30]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            counter_reg[27]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.496ns  (logic 0.704ns (20.140%)  route 2.792ns (79.860%))
  Logic Levels:           2  (LUT6=2)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.029ns = ( 15.029 - 10.000 ) 
    Source Clock Delay      (SCD):    5.329ns
    Clock Pessimism Removal (CPR):    0.275ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  CLK_IBUF_BUFG_inst/O
                         net (fo=55, routed)          1.726     5.329    CLK_IBUF_BUFG
    SLICE_X3Y99          FDRE                                         r  counter_reg[30]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y99          FDRE (Prop_fdre_C_Q)         0.456     5.785 f  counter_reg[30]/Q
                         net (fo=2, routed)           0.813     6.598    counter_reg_n_0_[30]
    SLICE_X2Y98          LUT6 (Prop_lut6_I5_O)        0.124     6.722 r  counter[31]_i_8/O
                         net (fo=1, routed)           0.950     7.672    counter[31]_i_8_n_0
    SLICE_X2Y94          LUT6 (Prop_lut6_I5_O)        0.124     7.796 r  counter[31]_i_1/O
                         net (fo=33, routed)          1.029     8.824    clock
    SLICE_X3Y98          FDRE                                         r  counter_reg[27]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK (IN)
                         net (fo=0)                   0.000    10.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  CLK_IBUF_BUFG_inst/O
                         net (fo=55, routed)          1.606    15.029    CLK_IBUF_BUFG
    SLICE_X3Y98          FDRE                                         r  counter_reg[27]/C
                         clock pessimism              0.275    15.304    
                         clock uncertainty           -0.035    15.268    
    SLICE_X3Y98          FDRE (Setup_fdre_C_R)       -0.429    14.839    counter_reg[27]
  -------------------------------------------------------------------
                         required time                         14.839    
                         arrival time                          -8.824    
  -------------------------------------------------------------------
                         slack                                  6.015    

Slack (MET) :             6.015ns  (required time - arrival time)
  Source:                 counter_reg[30]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            counter_reg[28]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.496ns  (logic 0.704ns (20.140%)  route 2.792ns (79.860%))
  Logic Levels:           2  (LUT6=2)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.029ns = ( 15.029 - 10.000 ) 
    Source Clock Delay      (SCD):    5.329ns
    Clock Pessimism Removal (CPR):    0.275ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  CLK_IBUF_BUFG_inst/O
                         net (fo=55, routed)          1.726     5.329    CLK_IBUF_BUFG
    SLICE_X3Y99          FDRE                                         r  counter_reg[30]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y99          FDRE (Prop_fdre_C_Q)         0.456     5.785 f  counter_reg[30]/Q
                         net (fo=2, routed)           0.813     6.598    counter_reg_n_0_[30]
    SLICE_X2Y98          LUT6 (Prop_lut6_I5_O)        0.124     6.722 r  counter[31]_i_8/O
                         net (fo=1, routed)           0.950     7.672    counter[31]_i_8_n_0
    SLICE_X2Y94          LUT6 (Prop_lut6_I5_O)        0.124     7.796 r  counter[31]_i_1/O
                         net (fo=33, routed)          1.029     8.824    clock
    SLICE_X3Y98          FDRE                                         r  counter_reg[28]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK (IN)
                         net (fo=0)                   0.000    10.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  CLK_IBUF_BUFG_inst/O
                         net (fo=55, routed)          1.606    15.029    CLK_IBUF_BUFG
    SLICE_X3Y98          FDRE                                         r  counter_reg[28]/C
                         clock pessimism              0.275    15.304    
                         clock uncertainty           -0.035    15.268    
    SLICE_X3Y98          FDRE (Setup_fdre_C_R)       -0.429    14.839    counter_reg[28]
  -------------------------------------------------------------------
                         required time                         14.839    
                         arrival time                          -8.824    
  -------------------------------------------------------------------
                         slack                                  6.015    

Slack (MET) :             6.128ns  (required time - arrival time)
  Source:                 seven_segment_array/clk_filter/count_for_division.counter_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            seven_segment_array/clk_filter/count_for_division.counter_reg[15]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.843ns  (logic 0.952ns (24.772%)  route 2.891ns (75.228%))
  Logic Levels:           4  (LUT2=1 LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.026ns = ( 15.026 - 10.000 ) 
    Source Clock Delay      (SCD):    5.327ns
    Clock Pessimism Removal (CPR):    0.276ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  CLK_IBUF_BUFG_inst/O
                         net (fo=55, routed)          1.724     5.327    seven_segment_array/clk_filter/CLK_IBUF_BUFG
    SLICE_X4Y95          FDRE                                         r  seven_segment_array/clk_filter/count_for_division.counter_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y95          FDRE (Prop_fdre_C_Q)         0.456     5.783 f  seven_segment_array/clk_filter/count_for_division.counter_reg[10]/Q
                         net (fo=2, routed)           0.817     6.600    seven_segment_array/clk_filter/count_for_division.counter_reg_n_0_[10]
    SLICE_X4Y95          LUT4 (Prop_lut4_I1_O)        0.124     6.724 r  seven_segment_array/clk_filter/count_for_division.counter[17]_i_5/O
                         net (fo=1, routed)           0.430     7.154    seven_segment_array/clk_filter/count_for_division.counter[17]_i_5_n_0
    SLICE_X4Y94          LUT5 (Prop_lut5_I4_O)        0.124     7.278 r  seven_segment_array/clk_filter/count_for_division.counter[17]_i_4/O
                         net (fo=1, routed)           0.443     7.721    seven_segment_array/clk_filter/count_for_division.counter[17]_i_4_n_0
    SLICE_X4Y93          LUT6 (Prop_lut6_I5_O)        0.124     7.845 f  seven_segment_array/clk_filter/count_for_division.counter[17]_i_2/O
                         net (fo=18, routed)          1.201     9.046    seven_segment_array/clk_filter/clockfx_0
    SLICE_X4Y96          LUT2 (Prop_lut2_I0_O)        0.124     9.170 r  seven_segment_array/clk_filter/count_for_division.counter[15]_i_1/O
                         net (fo=1, routed)           0.000     9.170    seven_segment_array/clk_filter/counter[15]
    SLICE_X4Y96          FDRE                                         r  seven_segment_array/clk_filter/count_for_division.counter_reg[15]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK (IN)
                         net (fo=0)                   0.000    10.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  CLK_IBUF_BUFG_inst/O
                         net (fo=55, routed)          1.603    15.026    seven_segment_array/clk_filter/CLK_IBUF_BUFG
    SLICE_X4Y96          FDRE                                         r  seven_segment_array/clk_filter/count_for_division.counter_reg[15]/C
                         clock pessimism              0.276    15.302    
                         clock uncertainty           -0.035    15.266    
    SLICE_X4Y96          FDRE (Setup_fdre_C_D)        0.031    15.297    seven_segment_array/clk_filter/count_for_division.counter_reg[15]
  -------------------------------------------------------------------
                         required time                         15.297    
                         arrival time                          -9.170    
  -------------------------------------------------------------------
                         slack                                  6.128    

Slack (MET) :             6.144ns  (required time - arrival time)
  Source:                 seven_segment_array/clk_filter/count_for_division.counter_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            seven_segment_array/clk_filter/count_for_division.counter_reg[16]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.871ns  (logic 0.980ns (25.316%)  route 2.891ns (74.684%))
  Logic Levels:           4  (LUT2=1 LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.026ns = ( 15.026 - 10.000 ) 
    Source Clock Delay      (SCD):    5.327ns
    Clock Pessimism Removal (CPR):    0.276ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  CLK_IBUF_BUFG_inst/O
                         net (fo=55, routed)          1.724     5.327    seven_segment_array/clk_filter/CLK_IBUF_BUFG
    SLICE_X4Y95          FDRE                                         r  seven_segment_array/clk_filter/count_for_division.counter_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y95          FDRE (Prop_fdre_C_Q)         0.456     5.783 f  seven_segment_array/clk_filter/count_for_division.counter_reg[10]/Q
                         net (fo=2, routed)           0.817     6.600    seven_segment_array/clk_filter/count_for_division.counter_reg_n_0_[10]
    SLICE_X4Y95          LUT4 (Prop_lut4_I1_O)        0.124     6.724 r  seven_segment_array/clk_filter/count_for_division.counter[17]_i_5/O
                         net (fo=1, routed)           0.430     7.154    seven_segment_array/clk_filter/count_for_division.counter[17]_i_5_n_0
    SLICE_X4Y94          LUT5 (Prop_lut5_I4_O)        0.124     7.278 r  seven_segment_array/clk_filter/count_for_division.counter[17]_i_4/O
                         net (fo=1, routed)           0.443     7.721    seven_segment_array/clk_filter/count_for_division.counter[17]_i_4_n_0
    SLICE_X4Y93          LUT6 (Prop_lut6_I5_O)        0.124     7.845 f  seven_segment_array/clk_filter/count_for_division.counter[17]_i_2/O
                         net (fo=18, routed)          1.201     9.046    seven_segment_array/clk_filter/clockfx_0
    SLICE_X4Y96          LUT2 (Prop_lut2_I0_O)        0.152     9.198 r  seven_segment_array/clk_filter/count_for_division.counter[16]_i_1/O
                         net (fo=1, routed)           0.000     9.198    seven_segment_array/clk_filter/counter[16]
    SLICE_X4Y96          FDRE                                         r  seven_segment_array/clk_filter/count_for_division.counter_reg[16]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK (IN)
                         net (fo=0)                   0.000    10.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  CLK_IBUF_BUFG_inst/O
                         net (fo=55, routed)          1.603    15.026    seven_segment_array/clk_filter/CLK_IBUF_BUFG
    SLICE_X4Y96          FDRE                                         r  seven_segment_array/clk_filter/count_for_division.counter_reg[16]/C
                         clock pessimism              0.276    15.302    
                         clock uncertainty           -0.035    15.266    
    SLICE_X4Y96          FDRE (Setup_fdre_C_D)        0.075    15.341    seven_segment_array/clk_filter/count_for_division.counter_reg[16]
  -------------------------------------------------------------------
                         required time                         15.341    
                         arrival time                          -9.198    
  -------------------------------------------------------------------
                         slack                                  6.144    

Slack (MET) :             6.163ns  (required time - arrival time)
  Source:                 counter_reg[30]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            counter_reg[21]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.347ns  (logic 0.704ns (21.032%)  route 2.643ns (78.968%))
  Logic Levels:           2  (LUT6=2)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.029ns = ( 15.029 - 10.000 ) 
    Source Clock Delay      (SCD):    5.329ns
    Clock Pessimism Removal (CPR):    0.275ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  CLK_IBUF_BUFG_inst/O
                         net (fo=55, routed)          1.726     5.329    CLK_IBUF_BUFG
    SLICE_X3Y99          FDRE                                         r  counter_reg[30]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y99          FDRE (Prop_fdre_C_Q)         0.456     5.785 f  counter_reg[30]/Q
                         net (fo=2, routed)           0.813     6.598    counter_reg_n_0_[30]
    SLICE_X2Y98          LUT6 (Prop_lut6_I5_O)        0.124     6.722 r  counter[31]_i_8/O
                         net (fo=1, routed)           0.950     7.672    counter[31]_i_8_n_0
    SLICE_X2Y94          LUT6 (Prop_lut6_I5_O)        0.124     7.796 r  counter[31]_i_1/O
                         net (fo=33, routed)          0.880     8.676    clock
    SLICE_X3Y97          FDRE                                         r  counter_reg[21]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK (IN)
                         net (fo=0)                   0.000    10.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  CLK_IBUF_BUFG_inst/O
                         net (fo=55, routed)          1.606    15.029    CLK_IBUF_BUFG
    SLICE_X3Y97          FDRE                                         r  counter_reg[21]/C
                         clock pessimism              0.275    15.304    
                         clock uncertainty           -0.035    15.268    
    SLICE_X3Y97          FDRE (Setup_fdre_C_R)       -0.429    14.839    counter_reg[21]
  -------------------------------------------------------------------
                         required time                         14.839    
                         arrival time                          -8.676    
  -------------------------------------------------------------------
                         slack                                  6.163    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.235ns  (arrival time - required time)
  Source:                 seven_segment_array/clk_filter/clockfx_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            seven_segment_array/counter_instance/c_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.337ns  (logic 0.192ns (56.938%)  route 0.145ns (43.062%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.037ns
    Source Clock Delay      (SCD):    1.518ns
    Clock Pessimism Removal (CPR):    0.518ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK_IBUF_BUFG_inst/O
                         net (fo=55, routed)          0.599     1.518    seven_segment_array/clk_filter/CLK_IBUF_BUFG
    SLICE_X3Y101         FDRE                                         r  seven_segment_array/clk_filter/clockfx_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y101         FDRE (Prop_fdre_C_Q)         0.141     1.659 r  seven_segment_array/clk_filter/clockfx_reg/Q
                         net (fo=3, routed)           0.145     1.805    seven_segment_array/counter_instance/clockfx
    SLICE_X3Y101         LUT2 (Prop_lut2_I0_O)        0.051     1.856 r  seven_segment_array/counter_instance/c[0]_i_1/O
                         net (fo=1, routed)           0.000     1.856    seven_segment_array/counter_instance/c[0]_i_1_n_0
    SLICE_X3Y101         FDRE                                         r  seven_segment_array/counter_instance/c_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK_IBUF_BUFG_inst/O
                         net (fo=55, routed)          0.872     2.037    seven_segment_array/counter_instance/CLK_IBUF_BUFG
    SLICE_X3Y101         FDRE                                         r  seven_segment_array/counter_instance/c_reg[0]/C
                         clock pessimism             -0.518     1.518    
    SLICE_X3Y101         FDRE (Hold_fdre_C_D)         0.102     1.620    seven_segment_array/counter_instance/c_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.620    
                         arrival time                           1.856    
  -------------------------------------------------------------------
                         slack                                  0.235    

Slack (MET) :             0.249ns  (arrival time - required time)
  Source:                 counter_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            counter_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.382ns  (logic 0.207ns (54.146%)  route 0.175ns (45.854%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.041ns
    Source Clock Delay      (SCD):    1.522ns
    Clock Pessimism Removal (CPR):    0.518ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK_IBUF_BUFG_inst/O
                         net (fo=55, routed)          0.603     1.522    CLK_IBUF_BUFG
    SLICE_X2Y92          FDRE                                         r  counter_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y92          FDRE (Prop_fdre_C_Q)         0.164     1.686 f  counter_reg[0]/Q
                         net (fo=3, routed)           0.175     1.862    counter_reg_n_0_[0]
    SLICE_X2Y92          LUT1 (Prop_lut1_I0_O)        0.043     1.905 r  counter[0]_i_1/O
                         net (fo=1, routed)           0.000     1.905    counter[0]_i_1_n_0
    SLICE_X2Y92          FDRE                                         r  counter_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK_IBUF_BUFG_inst/O
                         net (fo=55, routed)          0.876     2.041    CLK_IBUF_BUFG
    SLICE_X2Y92          FDRE                                         r  counter_reg[0]/C
                         clock pessimism             -0.518     1.522    
    SLICE_X2Y92          FDRE (Hold_fdre_C_D)         0.133     1.655    counter_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.655    
                         arrival time                           1.905    
  -------------------------------------------------------------------
                         slack                                  0.249    

Slack (MET) :             0.261ns  (arrival time - required time)
  Source:                 counter_reg[16]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            counter_reg[16]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.366ns  (logic 0.249ns (67.994%)  route 0.117ns (32.006%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.042ns
    Source Clock Delay      (SCD):    1.523ns
    Clock Pessimism Removal (CPR):    0.518ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK_IBUF_BUFG_inst/O
                         net (fo=55, routed)          0.604     1.523    CLK_IBUF_BUFG
    SLICE_X3Y95          FDRE                                         r  counter_reg[16]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y95          FDRE (Prop_fdre_C_Q)         0.141     1.664 r  counter_reg[16]/Q
                         net (fo=2, routed)           0.117     1.782    counter_reg_n_0_[16]
    SLICE_X3Y95          CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108     1.890 r  counter_reg[16]_i_1/O[3]
                         net (fo=1, routed)           0.000     1.890    counter_reg[16]_i_1_n_4
    SLICE_X3Y95          FDRE                                         r  counter_reg[16]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK_IBUF_BUFG_inst/O
                         net (fo=55, routed)          0.877     2.042    CLK_IBUF_BUFG
    SLICE_X3Y95          FDRE                                         r  counter_reg[16]/C
                         clock pessimism             -0.518     1.523    
    SLICE_X3Y95          FDRE (Hold_fdre_C_D)         0.105     1.628    counter_reg[16]
  -------------------------------------------------------------------
                         required time                         -1.628    
                         arrival time                           1.890    
  -------------------------------------------------------------------
                         slack                                  0.261    

Slack (MET) :             0.261ns  (arrival time - required time)
  Source:                 counter_reg[24]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            counter_reg[24]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.366ns  (logic 0.249ns (67.994%)  route 0.117ns (32.006%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.043ns
    Source Clock Delay      (SCD):    1.524ns
    Clock Pessimism Removal (CPR):    0.518ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK_IBUF_BUFG_inst/O
                         net (fo=55, routed)          0.605     1.524    CLK_IBUF_BUFG
    SLICE_X3Y97          FDRE                                         r  counter_reg[24]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y97          FDRE (Prop_fdre_C_Q)         0.141     1.665 r  counter_reg[24]/Q
                         net (fo=2, routed)           0.117     1.783    counter_reg_n_0_[24]
    SLICE_X3Y97          CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108     1.891 r  counter_reg[24]_i_1/O[3]
                         net (fo=1, routed)           0.000     1.891    counter_reg[24]_i_1_n_4
    SLICE_X3Y97          FDRE                                         r  counter_reg[24]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK_IBUF_BUFG_inst/O
                         net (fo=55, routed)          0.878     2.043    CLK_IBUF_BUFG
    SLICE_X3Y97          FDRE                                         r  counter_reg[24]/C
                         clock pessimism             -0.518     1.524    
    SLICE_X3Y97          FDRE (Hold_fdre_C_D)         0.105     1.629    counter_reg[24]
  -------------------------------------------------------------------
                         required time                         -1.629    
                         arrival time                           1.891    
  -------------------------------------------------------------------
                         slack                                  0.261    

Slack (MET) :             0.263ns  (arrival time - required time)
  Source:                 counter_reg[12]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            counter_reg[12]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.368ns  (logic 0.249ns (67.612%)  route 0.119ns (32.388%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.042ns
    Source Clock Delay      (SCD):    1.523ns
    Clock Pessimism Removal (CPR):    0.518ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK_IBUF_BUFG_inst/O
                         net (fo=55, routed)          0.604     1.523    CLK_IBUF_BUFG
    SLICE_X3Y94          FDRE                                         r  counter_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y94          FDRE (Prop_fdre_C_Q)         0.141     1.664 r  counter_reg[12]/Q
                         net (fo=2, routed)           0.119     1.784    counter_reg_n_0_[12]
    SLICE_X3Y94          CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108     1.892 r  counter_reg[12]_i_1/O[3]
                         net (fo=1, routed)           0.000     1.892    counter_reg[12]_i_1_n_4
    SLICE_X3Y94          FDRE                                         r  counter_reg[12]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK_IBUF_BUFG_inst/O
                         net (fo=55, routed)          0.877     2.042    CLK_IBUF_BUFG
    SLICE_X3Y94          FDRE                                         r  counter_reg[12]/C
                         clock pessimism             -0.518     1.523    
    SLICE_X3Y94          FDRE (Hold_fdre_C_D)         0.105     1.628    counter_reg[12]
  -------------------------------------------------------------------
                         required time                         -1.628    
                         arrival time                           1.892    
  -------------------------------------------------------------------
                         slack                                  0.263    

Slack (MET) :             0.263ns  (arrival time - required time)
  Source:                 counter_reg[28]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            counter_reg[28]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.368ns  (logic 0.249ns (67.612%)  route 0.119ns (32.388%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.043ns
    Source Clock Delay      (SCD):    1.524ns
    Clock Pessimism Removal (CPR):    0.518ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK_IBUF_BUFG_inst/O
                         net (fo=55, routed)          0.605     1.524    CLK_IBUF_BUFG
    SLICE_X3Y98          FDRE                                         r  counter_reg[28]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y98          FDRE (Prop_fdre_C_Q)         0.141     1.665 r  counter_reg[28]/Q
                         net (fo=2, routed)           0.119     1.785    counter_reg_n_0_[28]
    SLICE_X3Y98          CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108     1.893 r  counter_reg[28]_i_1/O[3]
                         net (fo=1, routed)           0.000     1.893    counter_reg[28]_i_1_n_4
    SLICE_X3Y98          FDRE                                         r  counter_reg[28]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK_IBUF_BUFG_inst/O
                         net (fo=55, routed)          0.878     2.043    CLK_IBUF_BUFG
    SLICE_X3Y98          FDRE                                         r  counter_reg[28]/C
                         clock pessimism             -0.518     1.524    
    SLICE_X3Y98          FDRE (Hold_fdre_C_D)         0.105     1.629    counter_reg[28]
  -------------------------------------------------------------------
                         required time                         -1.629    
                         arrival time                           1.893    
  -------------------------------------------------------------------
                         slack                                  0.263    

Slack (MET) :             0.264ns  (arrival time - required time)
  Source:                 counter_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            counter_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.369ns  (logic 0.249ns (67.424%)  route 0.120ns (32.576%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.041ns
    Source Clock Delay      (SCD):    1.522ns
    Clock Pessimism Removal (CPR):    0.518ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK_IBUF_BUFG_inst/O
                         net (fo=55, routed)          0.603     1.522    CLK_IBUF_BUFG
    SLICE_X3Y92          FDRE                                         r  counter_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y92          FDRE (Prop_fdre_C_Q)         0.141     1.663 r  counter_reg[4]/Q
                         net (fo=2, routed)           0.120     1.784    counter_reg_n_0_[4]
    SLICE_X3Y92          CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108     1.892 r  counter_reg[4]_i_1/O[3]
                         net (fo=1, routed)           0.000     1.892    counter_reg[4]_i_1_n_4
    SLICE_X3Y92          FDRE                                         r  counter_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK_IBUF_BUFG_inst/O
                         net (fo=55, routed)          0.876     2.041    CLK_IBUF_BUFG
    SLICE_X3Y92          FDRE                                         r  counter_reg[4]/C
                         clock pessimism             -0.518     1.522    
    SLICE_X3Y92          FDRE (Hold_fdre_C_D)         0.105     1.627    counter_reg[4]
  -------------------------------------------------------------------
                         required time                         -1.627    
                         arrival time                           1.892    
  -------------------------------------------------------------------
                         slack                                  0.264    

Slack (MET) :             0.264ns  (arrival time - required time)
  Source:                 counter_reg[20]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            counter_reg[20]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.369ns  (logic 0.249ns (67.424%)  route 0.120ns (32.576%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.042ns
    Source Clock Delay      (SCD):    1.523ns
    Clock Pessimism Removal (CPR):    0.518ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK_IBUF_BUFG_inst/O
                         net (fo=55, routed)          0.604     1.523    CLK_IBUF_BUFG
    SLICE_X3Y96          FDRE                                         r  counter_reg[20]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y96          FDRE (Prop_fdre_C_Q)         0.141     1.664 r  counter_reg[20]/Q
                         net (fo=2, routed)           0.120     1.785    counter_reg_n_0_[20]
    SLICE_X3Y96          CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108     1.893 r  counter_reg[20]_i_1/O[3]
                         net (fo=1, routed)           0.000     1.893    counter_reg[20]_i_1_n_4
    SLICE_X3Y96          FDRE                                         r  counter_reg[20]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK_IBUF_BUFG_inst/O
                         net (fo=55, routed)          0.877     2.042    CLK_IBUF_BUFG
    SLICE_X3Y96          FDRE                                         r  counter_reg[20]/C
                         clock pessimism             -0.518     1.523    
    SLICE_X3Y96          FDRE (Hold_fdre_C_D)         0.105     1.628    counter_reg[20]
  -------------------------------------------------------------------
                         required time                         -1.628    
                         arrival time                           1.893    
  -------------------------------------------------------------------
                         slack                                  0.264    

Slack (MET) :             0.264ns  (arrival time - required time)
  Source:                 counter_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            counter_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.369ns  (logic 0.249ns (67.424%)  route 0.120ns (32.576%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.042ns
    Source Clock Delay      (SCD):    1.523ns
    Clock Pessimism Removal (CPR):    0.518ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK_IBUF_BUFG_inst/O
                         net (fo=55, routed)          0.604     1.523    CLK_IBUF_BUFG
    SLICE_X3Y93          FDRE                                         r  counter_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y93          FDRE (Prop_fdre_C_Q)         0.141     1.664 r  counter_reg[8]/Q
                         net (fo=2, routed)           0.120     1.785    counter_reg_n_0_[8]
    SLICE_X3Y93          CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108     1.893 r  counter_reg[8]_i_1/O[3]
                         net (fo=1, routed)           0.000     1.893    counter_reg[8]_i_1_n_4
    SLICE_X3Y93          FDRE                                         r  counter_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK_IBUF_BUFG_inst/O
                         net (fo=55, routed)          0.877     2.042    CLK_IBUF_BUFG
    SLICE_X3Y93          FDRE                                         r  counter_reg[8]/C
                         clock pessimism             -0.518     1.523    
    SLICE_X3Y93          FDRE (Hold_fdre_C_D)         0.105     1.628    counter_reg[8]
  -------------------------------------------------------------------
                         required time                         -1.628    
                         arrival time                           1.893    
  -------------------------------------------------------------------
                         slack                                  0.264    

Slack (MET) :             0.265ns  (arrival time - required time)
  Source:                 counter_reg[21]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            counter_reg[21]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.370ns  (logic 0.256ns (69.181%)  route 0.114ns (30.819%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.043ns
    Source Clock Delay      (SCD):    1.524ns
    Clock Pessimism Removal (CPR):    0.518ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK_IBUF_BUFG_inst/O
                         net (fo=55, routed)          0.605     1.524    CLK_IBUF_BUFG
    SLICE_X3Y97          FDRE                                         r  counter_reg[21]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y97          FDRE (Prop_fdre_C_Q)         0.141     1.665 r  counter_reg[21]/Q
                         net (fo=2, routed)           0.114     1.779    counter_reg_n_0_[21]
    SLICE_X3Y97          CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.115     1.894 r  counter_reg[24]_i_1/O[0]
                         net (fo=1, routed)           0.000     1.894    counter_reg[24]_i_1_n_7
    SLICE_X3Y97          FDRE                                         r  counter_reg[21]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK_IBUF_BUFG_inst/O
                         net (fo=55, routed)          0.878     2.043    CLK_IBUF_BUFG
    SLICE_X3Y97          FDRE                                         r  counter_reg[21]/C
                         clock pessimism             -0.518     1.524    
    SLICE_X3Y97          FDRE (Hold_fdre_C_D)         0.105     1.629    counter_reg[21]
  -------------------------------------------------------------------
                         required time                         -1.629    
                         arrival time                           1.894    
  -------------------------------------------------------------------
                         slack                                  0.265    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk_pin
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { CLK }

Check Type        Corner  Lib Pin  Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period        n/a     BUFG/I   n/a            2.155         10.000      7.845      BUFGCTRL_X0Y16  CLK_IBUF_BUFG_inst/I
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X2Y99     clock_reg/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X2Y92     counter_reg[0]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X3Y94     counter_reg[10]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X3Y94     counter_reg[11]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X3Y94     counter_reg[12]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X3Y95     counter_reg[13]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X3Y95     counter_reg[14]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X3Y95     counter_reg[15]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X3Y95     counter_reg[16]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X2Y99     clock_reg/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X2Y99     clock_reg/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X2Y92     counter_reg[0]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X2Y92     counter_reg[0]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X3Y94     counter_reg[10]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X3Y94     counter_reg[10]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X3Y94     counter_reg[11]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X3Y94     counter_reg[11]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X3Y94     counter_reg[12]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X3Y94     counter_reg[12]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X2Y99     clock_reg/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X2Y99     clock_reg/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X2Y92     counter_reg[0]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X2Y92     counter_reg[0]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X3Y94     counter_reg[10]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X3Y94     counter_reg[10]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X3Y94     counter_reg[11]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X3Y94     counter_reg[11]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X3Y94     counter_reg[12]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X3Y94     counter_reg[12]/C



--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  

Max Delay           236 Endpoints
Min Delay           236 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 view
                            (input port)
  Destination:            cathodes_out[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        15.645ns  (logic 6.016ns (38.454%)  route 9.629ns (61.546%))
  Logic Levels:           6  (IBUF=1 LUT4=1 LUT5=1 LUT6=2 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    N17                                               0.000     0.000 r  view (IN)
                         net (fo=0)                   0.000     0.000    view
    N17                  IBUF (Prop_ibuf_I_O)         1.477     1.477 r  view_IBUF_inst/O
                         net (fo=24, routed)          3.108     4.585    cronom/sec_counter/view_IBUF
    SLICE_X6Y104         LUT5 (Prop_lut5_I1_O)        0.152     4.737 r  cronom/sec_counter/cathodes_out_OBUF[6]_inst_i_33/O
                         net (fo=4, routed)           1.277     6.014    cronom/sec_counter/cathodes_out_OBUF[6]_inst_i_33_n_0
    SLICE_X2Y102         LUT6 (Prop_lut6_I1_O)        0.348     6.362 f  cronom/sec_counter/cathodes_out_OBUF[6]_inst_i_19/O
                         net (fo=1, routed)           0.897     7.259    cronom/min_counter/cathodes_out_OBUF[4]_inst_i_1_0
    SLICE_X2Y102         LUT6 (Prop_lut6_I2_O)        0.124     7.383 r  cronom/min_counter/cathodes_out_OBUF[6]_inst_i_5/O
                         net (fo=7, routed)           0.813     8.195    cronom/ore_counter/cathodes_out[6]_0
    SLICE_X0Y99          LUT4 (Prop_lut4_I3_O)        0.152     8.347 r  cronom/ore_counter/cathodes_out_OBUF[1]_inst_i_1/O
                         net (fo=1, routed)           3.534    11.881    cathodes_out_OBUF[1]
    R10                  OBUF (Prop_obuf_I_O)         3.763    15.645 r  cathodes_out_OBUF[1]_inst/O
                         net (fo=0)                   0.000    15.645    cathodes_out[1]
    R10                                                               r  cathodes_out[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 view
                            (input port)
  Destination:            cathodes_out[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        15.472ns  (logic 6.030ns (38.971%)  route 9.442ns (61.029%))
  Logic Levels:           6  (IBUF=1 LUT4=1 LUT5=1 LUT6=2 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    N17                                               0.000     0.000 r  view (IN)
                         net (fo=0)                   0.000     0.000    view
    N17                  IBUF (Prop_ibuf_I_O)         1.477     1.477 r  view_IBUF_inst/O
                         net (fo=24, routed)          3.108     4.585    cronom/sec_counter/view_IBUF
    SLICE_X6Y104         LUT5 (Prop_lut5_I1_O)        0.152     4.737 r  cronom/sec_counter/cathodes_out_OBUF[6]_inst_i_33/O
                         net (fo=4, routed)           1.277     6.014    cronom/sec_counter/cathodes_out_OBUF[6]_inst_i_33_n_0
    SLICE_X2Y102         LUT6 (Prop_lut6_I1_O)        0.348     6.362 f  cronom/sec_counter/cathodes_out_OBUF[6]_inst_i_19/O
                         net (fo=1, routed)           0.897     7.259    cronom/min_counter/cathodes_out_OBUF[4]_inst_i_1_0
    SLICE_X2Y102         LUT6 (Prop_lut6_I2_O)        0.124     7.383 r  cronom/min_counter/cathodes_out_OBUF[6]_inst_i_5/O
                         net (fo=7, routed)           0.821     8.203    cronom/ore_counter/cathodes_out[6]_0
    SLICE_X0Y99          LUT4 (Prop_lut4_I0_O)        0.150     8.353 r  cronom/ore_counter/cathodes_out_OBUF[0]_inst_i_1/O
                         net (fo=1, routed)           3.340    11.693    cathodes_out_OBUF[0]
    T10                  OBUF (Prop_obuf_I_O)         3.779    15.472 r  cathodes_out_OBUF[0]_inst/O
                         net (fo=0)                   0.000    15.472    cathodes_out[0]
    T10                                                               r  cathodes_out[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 view
                            (input port)
  Destination:            cathodes_out[5]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        15.253ns  (logic 6.015ns (39.436%)  route 9.238ns (60.564%))
  Logic Levels:           6  (IBUF=1 LUT4=1 LUT5=1 LUT6=2 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    N17                                               0.000     0.000 r  view (IN)
                         net (fo=0)                   0.000     0.000    view
    N17                  IBUF (Prop_ibuf_I_O)         1.477     1.477 r  view_IBUF_inst/O
                         net (fo=24, routed)          3.108     4.585    cronom/sec_counter/view_IBUF
    SLICE_X6Y104         LUT5 (Prop_lut5_I1_O)        0.152     4.737 r  cronom/sec_counter/cathodes_out_OBUF[6]_inst_i_33/O
                         net (fo=4, routed)           1.277     6.014    cronom/sec_counter/cathodes_out_OBUF[6]_inst_i_33_n_0
    SLICE_X2Y102         LUT6 (Prop_lut6_I1_O)        0.348     6.362 r  cronom/sec_counter/cathodes_out_OBUF[6]_inst_i_19/O
                         net (fo=1, routed)           0.897     7.259    cronom/min_counter/cathodes_out_OBUF[4]_inst_i_1_0
    SLICE_X2Y102         LUT6 (Prop_lut6_I2_O)        0.124     7.383 f  cronom/min_counter/cathodes_out_OBUF[6]_inst_i_5/O
                         net (fo=7, routed)           0.831     8.214    cronom/ore_counter/cathodes_out[6]_0
    SLICE_X0Y101         LUT4 (Prop_lut4_I3_O)        0.152     8.366 r  cronom/ore_counter/cathodes_out_OBUF[5]_inst_i_1/O
                         net (fo=1, routed)           3.125    11.490    cathodes_out_OBUF[5]
    T11                  OBUF (Prop_obuf_I_O)         3.763    15.253 r  cathodes_out_OBUF[5]_inst/O
                         net (fo=0)                   0.000    15.253    cathodes_out[5]
    T11                                                               r  cathodes_out[5] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 view
                            (input port)
  Destination:            cathodes_out[4]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        14.541ns  (logic 5.758ns (39.598%)  route 8.783ns (60.402%))
  Logic Levels:           6  (IBUF=1 LUT3=1 LUT5=1 LUT6=2 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    N17                                               0.000     0.000 r  view (IN)
                         net (fo=0)                   0.000     0.000    view
    N17                  IBUF (Prop_ibuf_I_O)         1.477     1.477 r  view_IBUF_inst/O
                         net (fo=24, routed)          3.108     4.585    cronom/sec_counter/view_IBUF
    SLICE_X6Y104         LUT5 (Prop_lut5_I1_O)        0.152     4.737 r  cronom/sec_counter/cathodes_out_OBUF[6]_inst_i_33/O
                         net (fo=4, routed)           1.277     6.014    cronom/sec_counter/cathodes_out_OBUF[6]_inst_i_33_n_0
    SLICE_X2Y102         LUT6 (Prop_lut6_I1_O)        0.348     6.362 f  cronom/sec_counter/cathodes_out_OBUF[6]_inst_i_19/O
                         net (fo=1, routed)           0.897     7.259    cronom/min_counter/cathodes_out_OBUF[4]_inst_i_1_0
    SLICE_X2Y102         LUT6 (Prop_lut6_I2_O)        0.124     7.383 r  cronom/min_counter/cathodes_out_OBUF[6]_inst_i_5/O
                         net (fo=7, routed)           0.821     8.203    cronom/ore_counter/cathodes_out[6]_0
    SLICE_X0Y99          LUT3 (Prop_lut3_I1_O)        0.124     8.327 r  cronom/ore_counter/cathodes_out_OBUF[4]_inst_i_1/O
                         net (fo=1, routed)           2.680    11.008    cathodes_out_OBUF[4]
    P15                  OBUF (Prop_obuf_I_O)         3.534    14.541 r  cathodes_out_OBUF[4]_inst/O
                         net (fo=0)                   0.000    14.541    cathodes_out[4]
    P15                                                               r  cathodes_out[4] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 view
                            (input port)
  Destination:            cathodes_out[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        13.991ns  (logic 5.775ns (41.274%)  route 8.217ns (58.726%))
  Logic Levels:           6  (IBUF=1 LUT4=1 LUT5=1 LUT6=2 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    N17                                               0.000     0.000 r  view (IN)
                         net (fo=0)                   0.000     0.000    view
    N17                  IBUF (Prop_ibuf_I_O)         1.477     1.477 r  view_IBUF_inst/O
                         net (fo=24, routed)          3.108     4.585    cronom/sec_counter/view_IBUF
    SLICE_X6Y104         LUT5 (Prop_lut5_I1_O)        0.152     4.737 r  cronom/sec_counter/cathodes_out_OBUF[6]_inst_i_33/O
                         net (fo=4, routed)           1.277     6.014    cronom/sec_counter/cathodes_out_OBUF[6]_inst_i_33_n_0
    SLICE_X2Y102         LUT6 (Prop_lut6_I1_O)        0.348     6.362 f  cronom/sec_counter/cathodes_out_OBUF[6]_inst_i_19/O
                         net (fo=1, routed)           0.897     7.259    cronom/min_counter/cathodes_out_OBUF[4]_inst_i_1_0
    SLICE_X2Y102         LUT6 (Prop_lut6_I2_O)        0.124     7.383 r  cronom/min_counter/cathodes_out_OBUF[6]_inst_i_5/O
                         net (fo=7, routed)           0.831     8.214    cronom/ore_counter/cathodes_out[6]_0
    SLICE_X0Y101         LUT4 (Prop_lut4_I0_O)        0.124     8.338 r  cronom/ore_counter/cathodes_out_OBUF[3]_inst_i_1/O
                         net (fo=1, routed)           2.103    10.441    cathodes_out_OBUF[3]
    K13                  OBUF (Prop_obuf_I_O)         3.550    13.991 r  cathodes_out_OBUF[3]_inst/O
                         net (fo=0)                   0.000    13.991    cathodes_out[3]
    K13                                                               r  cathodes_out[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 view
                            (input port)
  Destination:            cathodes_out[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        13.780ns  (logic 5.718ns (41.492%)  route 8.062ns (58.508%))
  Logic Levels:           6  (IBUF=1 LUT3=1 LUT5=1 LUT6=2 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    N17                                               0.000     0.000 r  view (IN)
                         net (fo=0)                   0.000     0.000    view
    N17                  IBUF (Prop_ibuf_I_O)         1.477     1.477 r  view_IBUF_inst/O
                         net (fo=24, routed)          3.108     4.585    cronom/sec_counter/view_IBUF
    SLICE_X6Y104         LUT5 (Prop_lut5_I1_O)        0.152     4.737 r  cronom/sec_counter/cathodes_out_OBUF[6]_inst_i_33/O
                         net (fo=4, routed)           1.277     6.014    cronom/sec_counter/cathodes_out_OBUF[6]_inst_i_33_n_0
    SLICE_X2Y102         LUT6 (Prop_lut6_I1_O)        0.348     6.362 r  cronom/sec_counter/cathodes_out_OBUF[6]_inst_i_19/O
                         net (fo=1, routed)           0.897     7.259    cronom/min_counter/cathodes_out_OBUF[4]_inst_i_1_0
    SLICE_X2Y102         LUT6 (Prop_lut6_I2_O)        0.124     7.383 f  cronom/min_counter/cathodes_out_OBUF[6]_inst_i_5/O
                         net (fo=7, routed)           1.110     8.492    cronom/min_counter/c_reg[2]
    SLICE_X0Y100         LUT3 (Prop_lut3_I0_O)        0.124     8.616 r  cronom/min_counter/cathodes_out_OBUF[2]_inst_i_1/O
                         net (fo=1, routed)           1.671    10.287    cathodes_out_OBUF[2]
    K16                  OBUF (Prop_obuf_I_O)         3.493    13.780 r  cathodes_out_OBUF[2]_inst/O
                         net (fo=0)                   0.000    13.780    cathodes_out[2]
    K16                                                               r  cathodes_out[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 view
                            (input port)
  Destination:            cathodes_out[6]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        13.749ns  (logic 5.762ns (41.906%)  route 7.988ns (58.094%))
  Logic Levels:           6  (IBUF=1 LUT4=1 LUT5=1 LUT6=2 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    N17                                               0.000     0.000 r  view (IN)
                         net (fo=0)                   0.000     0.000    view
    N17                  IBUF (Prop_ibuf_I_O)         1.477     1.477 r  view_IBUF_inst/O
                         net (fo=24, routed)          3.108     4.585    cronom/sec_counter/view_IBUF
    SLICE_X6Y104         LUT5 (Prop_lut5_I1_O)        0.152     4.737 r  cronom/sec_counter/cathodes_out_OBUF[6]_inst_i_33/O
                         net (fo=4, routed)           1.277     6.014    cronom/sec_counter/cathodes_out_OBUF[6]_inst_i_33_n_0
    SLICE_X2Y102         LUT6 (Prop_lut6_I1_O)        0.348     6.362 f  cronom/sec_counter/cathodes_out_OBUF[6]_inst_i_19/O
                         net (fo=1, routed)           0.897     7.259    cronom/min_counter/cathodes_out_OBUF[4]_inst_i_1_0
    SLICE_X2Y102         LUT6 (Prop_lut6_I2_O)        0.124     7.383 r  cronom/min_counter/cathodes_out_OBUF[6]_inst_i_5/O
                         net (fo=7, routed)           0.813     8.195    cronom/ore_counter/cathodes_out[6]_0
    SLICE_X0Y99          LUT4 (Prop_lut4_I3_O)        0.124     8.319 r  cronom/ore_counter/cathodes_out_OBUF[6]_inst_i_1/O
                         net (fo=1, routed)           1.893    10.212    cathodes_out_OBUF[6]
    L18                  OBUF (Prop_obuf_I_O)         3.537    13.749 r  cathodes_out_OBUF[6]_inst/O
                         net (fo=0)                   0.000    13.749    cathodes_out[6]
    L18                                                               r  cathodes_out[6] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 view
                            (input port)
  Destination:            intertempi/d_out_reg[9]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.796ns  (logic 1.961ns (28.847%)  route 4.836ns (71.152%))
  Logic Levels:           3  (IBUF=1 LUT3=1 RAMS32=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    N17                                               0.000     0.000 r  view (IN)
                         net (fo=0)                   0.000     0.000    view
    N17                  IBUF (Prop_ibuf_I_O)         1.477     1.477 r  view_IBUF_inst/O
                         net (fo=24, routed)          2.961     4.438    counter_indirizzi_1/view_IBUF
    SLICE_X8Y103         LUT3 (Prop_lut3_I1_O)        0.153     4.591 r  counter_indirizzi_1/mem_data_reg_0_7_0_0_i_4/O
                         net (fo=17, routed)          1.874     6.465    intertempi/mem_data_reg_0_7_9_9/A1
    SLICE_X2Y105         RAMS32 (Prop_rams32_ADR1_O)
                                                      0.331     6.796 r  intertempi/mem_data_reg_0_7_9_9/SP/O
                         net (fo=1, routed)           0.000     6.796    intertempi/mem_data_reg_0_7_9_9_n_0
    SLICE_X2Y105         FDRE                                         r  intertempi/d_out_reg[9]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 view
                            (input port)
  Destination:            intertempi/d_out_reg[6]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.660ns  (logic 2.154ns (32.336%)  route 4.506ns (67.664%))
  Logic Levels:           3  (IBUF=1 LUT3=1 RAMS32=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    N17                                               0.000     0.000 r  view (IN)
                         net (fo=0)                   0.000     0.000    view
    N17                  IBUF (Prop_ibuf_I_O)         1.477     1.477 r  view_IBUF_inst/O
                         net (fo=24, routed)          2.961     4.438    counter_indirizzi_1/view_IBUF
    SLICE_X8Y103         LUT3 (Prop_lut3_I1_O)        0.153     4.591 r  counter_indirizzi_1/mem_data_reg_0_7_0_0_i_4/O
                         net (fo=17, routed)          1.545     6.136    intertempi/mem_data_reg_0_7_6_6/A1
    SLICE_X2Y104         RAMS32 (Prop_rams32_ADR1_O)
                                                      0.524     6.660 r  intertempi/mem_data_reg_0_7_6_6/SP/O
                         net (fo=1, routed)           0.000     6.660    intertempi/mem_data_reg_0_7_6_6_n_0
    SLICE_X2Y104         FDRE                                         r  intertempi/d_out_reg[6]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 view
                            (input port)
  Destination:            intertempi/d_out_reg[0]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.656ns  (logic 1.961ns (29.455%)  route 4.696ns (70.545%))
  Logic Levels:           3  (IBUF=1 LUT3=1 RAMS32=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    N17                                               0.000     0.000 r  view (IN)
                         net (fo=0)                   0.000     0.000    view
    N17                  IBUF (Prop_ibuf_I_O)         1.477     1.477 r  view_IBUF_inst/O
                         net (fo=24, routed)          2.961     4.438    counter_indirizzi_1/view_IBUF
    SLICE_X8Y103         LUT3 (Prop_lut3_I1_O)        0.153     4.591 r  counter_indirizzi_1/mem_data_reg_0_7_0_0_i_4/O
                         net (fo=17, routed)          1.734     6.325    intertempi/mem_data_reg_0_7_0_0/A1
    SLICE_X2Y103         RAMS32 (Prop_rams32_ADR1_O)
                                                      0.331     6.656 r  intertempi/mem_data_reg_0_7_0_0/SP/O
                         net (fo=1, routed)           0.000     6.656    intertempi/mem_data_reg_0_7_0_0_n_0
    SLICE_X2Y103         FDRE                                         r  intertempi/d_out_reg[0]/D
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 cronom/min_counter/counter_reg[2]_C/C
                            (rising edge-triggered cell FDCE)
  Destination:            cronom/min_counter/counter_reg[2]_P/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.334ns  (logic 0.189ns (56.551%)  route 0.145ns (43.449%))
  Logic Levels:           2  (FDCE=1 LUT5=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y104         FDCE                         0.000     0.000 r  cronom/min_counter/counter_reg[2]_C/C
    SLICE_X3Y104         FDCE (Prop_fdce_C_Q)         0.141     0.141 r  cronom/min_counter/counter_reg[2]_C/Q
                         net (fo=4, routed)           0.145     0.286    cronom/min_counter/counter_reg[2]_C_n_0
    SLICE_X3Y103         LUT5 (Prop_lut5_I3_O)        0.048     0.334 r  cronom/min_counter/counter[2]_C_i_1__0/O
                         net (fo=2, routed)           0.000     0.334    cronom/min_counter/counter[2]_C_i_1__0_n_0
    SLICE_X3Y103         FDPE                                         r  cronom/min_counter/counter_reg[2]_P/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 cronom/ore_counter/counter_reg[0]_P/C
                            (rising edge-triggered cell FDPE)
  Destination:            cronom/ore_counter/counter_reg[0]_P/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.339ns  (logic 0.183ns (53.966%)  route 0.156ns (46.034%))
  Logic Levels:           2  (FDPE=1 LUT4=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y100         FDPE                         0.000     0.000 r  cronom/ore_counter/counter_reg[0]_P/C
    SLICE_X7Y100         FDPE (Prop_fdpe_C_Q)         0.141     0.141 f  cronom/ore_counter/counter_reg[0]_P/Q
                         net (fo=2, routed)           0.156     0.297    cronom/ore_counter/counter_reg[0]_P_n_0
    SLICE_X7Y100         LUT4 (Prop_lut4_I2_O)        0.042     0.339 r  cronom/ore_counter/counter[0]_C_i_1__1/O
                         net (fo=2, routed)           0.000     0.339    cronom/ore_counter/counter[0]_C_i_1__1_n_0
    SLICE_X7Y100         FDPE                                         r  cronom/ore_counter/counter_reg[0]_P/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 counter_indirizzi_1/c_reg[1]/C
                            (rising edge-triggered cell FDRE)
  Destination:            counter_indirizzi_1/c_reg[2]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.350ns  (logic 0.183ns (52.255%)  route 0.167ns (47.745%))
  Logic Levels:           2  (FDRE=1 LUT4=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y103         FDRE                         0.000     0.000 r  counter_indirizzi_1/c_reg[1]/C
    SLICE_X9Y103         FDRE (Prop_fdre_C_Q)         0.141     0.141 r  counter_indirizzi_1/c_reg[1]/Q
                         net (fo=3, routed)           0.167     0.308    counter_indirizzi_1/address_1[1]
    SLICE_X9Y103         LUT4 (Prop_lut4_I1_O)        0.042     0.350 r  counter_indirizzi_1/c[2]_i_1/O
                         net (fo=1, routed)           0.000     0.350    counter_indirizzi_1/c[2]_i_1_n_0
    SLICE_X9Y103         FDRE                                         r  counter_indirizzi_1/c_reg[2]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 counter_indirizzi_1/c_reg[1]/C
                            (rising edge-triggered cell FDRE)
  Destination:            counter_indirizzi_1/c_reg[1]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.353ns  (logic 0.186ns (52.660%)  route 0.167ns (47.340%))
  Logic Levels:           2  (FDRE=1 LUT3=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y103         FDRE                         0.000     0.000 r  counter_indirizzi_1/c_reg[1]/C
    SLICE_X9Y103         FDRE (Prop_fdre_C_Q)         0.141     0.141 r  counter_indirizzi_1/c_reg[1]/Q
                         net (fo=3, routed)           0.167     0.308    counter_indirizzi_1/address_1[1]
    SLICE_X9Y103         LUT3 (Prop_lut3_I0_O)        0.045     0.353 r  counter_indirizzi_1/c[1]_i_1/O
                         net (fo=1, routed)           0.000     0.353    counter_indirizzi_1/c[1]_i_1_n_0
    SLICE_X9Y103         FDRE                                         r  counter_indirizzi_1/c_reg[1]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 cronom/ore_counter/counter_reg[4]_P/C
                            (rising edge-triggered cell FDPE)
  Destination:            cronom/ore_counter/counter_reg[4]_P/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.362ns  (logic 0.183ns (50.505%)  route 0.179ns (49.495%))
  Logic Levels:           2  (FDPE=1 LUT5=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y101         FDPE                         0.000     0.000 r  cronom/ore_counter/counter_reg[4]_P/C
    SLICE_X7Y101         FDPE (Prop_fdpe_C_Q)         0.141     0.141 r  cronom/ore_counter/counter_reg[4]_P/Q
                         net (fo=5, routed)           0.179     0.320    cronom/ore_counter/counter_reg[4]_P_n_0
    SLICE_X7Y101         LUT5 (Prop_lut5_I2_O)        0.042     0.362 r  cronom/ore_counter/counter[4]_C_i_1__1/O
                         net (fo=2, routed)           0.000     0.362    cronom/ore_counter/counter[4]_C_i_1__1_n_0
    SLICE_X7Y101         FDPE                                         r  cronom/ore_counter/counter_reg[4]_P/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 counter_indirizzi_0/c_reg[1]/C
                            (rising edge-triggered cell FDRE)
  Destination:            counter_indirizzi_0/c_reg[2]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.382ns  (logic 0.207ns (54.155%)  route 0.175ns (45.845%))
  Logic Levels:           2  (FDRE=1 LUT4=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y103         FDRE                         0.000     0.000 r  counter_indirizzi_0/c_reg[1]/C
    SLICE_X8Y103         FDRE (Prop_fdre_C_Q)         0.164     0.164 r  counter_indirizzi_0/c_reg[1]/Q
                         net (fo=3, routed)           0.175     0.339    counter_indirizzi_0/counter[1]
    SLICE_X8Y103         LUT4 (Prop_lut4_I1_O)        0.043     0.382 r  counter_indirizzi_0/c[2]_i_1/O
                         net (fo=1, routed)           0.000     0.382    counter_indirizzi_0/c[2]_i_1_n_0
    SLICE_X8Y103         FDRE                                         r  counter_indirizzi_0/c_reg[2]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 counter_indirizzi_0/c_reg[1]/C
                            (rising edge-triggered cell FDRE)
  Destination:            counter_indirizzi_0/c_reg[1]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.384ns  (logic 0.209ns (54.393%)  route 0.175ns (45.607%))
  Logic Levels:           2  (FDRE=1 LUT3=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y103         FDRE                         0.000     0.000 r  counter_indirizzi_0/c_reg[1]/C
    SLICE_X8Y103         FDRE (Prop_fdre_C_Q)         0.164     0.164 r  counter_indirizzi_0/c_reg[1]/Q
                         net (fo=3, routed)           0.175     0.339    counter_indirizzi_0/counter[1]
    SLICE_X8Y103         LUT3 (Prop_lut3_I0_O)        0.045     0.384 r  counter_indirizzi_0/c[1]_i_1/O
                         net (fo=1, routed)           0.000     0.384    counter_indirizzi_0/c[1]_i_1_n_0
    SLICE_X8Y103         FDRE                                         r  counter_indirizzi_0/c_reg[1]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 intertempi/mem_data_reg_0_7_12_12/SP/CLK
                            (rising edge-triggered cell RAMS32)
  Destination:            intertempi/d_out_reg[12]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.386ns  (logic 0.386ns (100.000%)  route 0.000ns (0.000%))
  Logic Levels:           1  (RAMS32=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y103         RAMS32                       0.000     0.000 r  intertempi/mem_data_reg_0_7_12_12/SP/CLK
    SLICE_X2Y103         RAMS32 (Prop_rams32_CLK_O)
                                                      0.386     0.386 r  intertempi/mem_data_reg_0_7_12_12/SP/O
                         net (fo=1, routed)           0.000     0.386    intertempi/mem_data_reg_0_7_12_12_n_0
    SLICE_X2Y103         FDRE                                         r  intertempi/d_out_reg[12]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 intertempi/mem_data_reg_0_7_16_16/SP/CLK
                            (rising edge-triggered cell RAMS32)
  Destination:            intertempi/d_out_reg[16]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.386ns  (logic 0.386ns (100.000%)  route 0.000ns (0.000%))
  Logic Levels:           1  (RAMS32=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y101         RAMS32                       0.000     0.000 r  intertempi/mem_data_reg_0_7_16_16/SP/CLK
    SLICE_X6Y101         RAMS32 (Prop_rams32_CLK_O)
                                                      0.386     0.386 r  intertempi/mem_data_reg_0_7_16_16/SP/O
                         net (fo=1, routed)           0.000     0.386    intertempi/mem_data_reg_0_7_16_16_n_0
    SLICE_X6Y101         FDRE                                         r  intertempi/d_out_reg[16]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 intertempi/mem_data_reg_0_7_4_4/SP/CLK
                            (rising edge-triggered cell RAMS32)
  Destination:            intertempi/d_out_reg[4]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.386ns  (logic 0.386ns (100.000%)  route 0.000ns (0.000%))
  Logic Levels:           1  (RAMS32=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y102         RAMS32                       0.000     0.000 r  intertempi/mem_data_reg_0_7_4_4/SP/CLK
    SLICE_X6Y102         RAMS32 (Prop_rams32_CLK_O)
                                                      0.386     0.386 r  intertempi/mem_data_reg_0_7_4_4/SP/O
                         net (fo=1, routed)           0.000     0.386    intertempi/mem_data_reg_0_7_4_4_n_0
    SLICE_X6Y102         FDRE                                         r  intertempi/d_out_reg[4]/D
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  sys_clk_pin
  To Clock:  

Max Delay            14 Endpoints
Min Delay            14 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 seven_segment_array/counter_instance/c_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            cathodes_out[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        12.050ns  (logic 5.336ns (44.288%)  route 6.713ns (55.712%))
  Logic Levels:           5  (LUT3=1 LUT4=1 LUT5=2 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  CLK_IBUF_BUFG_inst/O
                         net (fo=55, routed)          1.710     5.312    seven_segment_array/counter_instance/CLK_IBUF_BUFG
    SLICE_X3Y101         FDRE                                         r  seven_segment_array/counter_instance/c_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y101         FDRE (Prop_fdre_C_Q)         0.419     5.731 f  seven_segment_array/counter_instance/c_reg[2]/Q
                         net (fo=16, routed)          0.664     6.395    seven_segment_array/counter_instance/c_reg[2]_0
    SLICE_X3Y101         LUT3 (Prop_lut3_I2_O)        0.322     6.717 r  seven_segment_array/counter_instance/cathodes_out_OBUF[6]_inst_i_22/O
                         net (fo=3, routed)           0.815     7.532    cronom/ore_counter/cathodes_out_OBUF[6]_inst_i_2_0
    SLICE_X4Y101         LUT5 (Prop_lut5_I0_O)        0.354     7.886 f  cronom/ore_counter/cathodes_out_OBUF[6]_inst_i_6/O
                         net (fo=1, routed)           0.419     8.305    cronom/ore_counter/cathodes_out_OBUF[6]_inst_i_6_n_0
    SLICE_X1Y101         LUT5 (Prop_lut5_I0_O)        0.326     8.631 r  cronom/ore_counter/cathodes_out_OBUF[6]_inst_i_2/O
                         net (fo=7, routed)           1.281     9.913    cronom/ore_counter/c_reg[1]
    SLICE_X0Y99          LUT4 (Prop_lut4_I2_O)        0.152    10.065 r  cronom/ore_counter/cathodes_out_OBUF[1]_inst_i_1/O
                         net (fo=1, routed)           3.534    13.598    cathodes_out_OBUF[1]
    R10                  OBUF (Prop_obuf_I_O)         3.763    17.362 r  cathodes_out_OBUF[1]_inst/O
                         net (fo=0)                   0.000    17.362    cathodes_out[1]
    R10                                                               r  cathodes_out[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 seven_segment_array/counter_instance/c_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            cathodes_out[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        11.878ns  (logic 5.352ns (45.057%)  route 6.526ns (54.943%))
  Logic Levels:           5  (LUT3=1 LUT4=1 LUT5=2 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  CLK_IBUF_BUFG_inst/O
                         net (fo=55, routed)          1.710     5.312    seven_segment_array/counter_instance/CLK_IBUF_BUFG
    SLICE_X3Y101         FDRE                                         r  seven_segment_array/counter_instance/c_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y101         FDRE (Prop_fdre_C_Q)         0.419     5.731 f  seven_segment_array/counter_instance/c_reg[2]/Q
                         net (fo=16, routed)          0.664     6.395    seven_segment_array/counter_instance/c_reg[2]_0
    SLICE_X3Y101         LUT3 (Prop_lut3_I2_O)        0.322     6.717 r  seven_segment_array/counter_instance/cathodes_out_OBUF[6]_inst_i_22/O
                         net (fo=3, routed)           0.815     7.532    cronom/ore_counter/cathodes_out_OBUF[6]_inst_i_2_0
    SLICE_X4Y101         LUT5 (Prop_lut5_I0_O)        0.354     7.886 r  cronom/ore_counter/cathodes_out_OBUF[6]_inst_i_6/O
                         net (fo=1, routed)           0.419     8.305    cronom/ore_counter/cathodes_out_OBUF[6]_inst_i_6_n_0
    SLICE_X1Y101         LUT5 (Prop_lut5_I0_O)        0.326     8.631 f  cronom/ore_counter/cathodes_out_OBUF[6]_inst_i_2/O
                         net (fo=7, routed)           1.289     9.920    cronom/ore_counter/c_reg[1]
    SLICE_X0Y99          LUT4 (Prop_lut4_I3_O)        0.152    10.072 r  cronom/ore_counter/cathodes_out_OBUF[0]_inst_i_1/O
                         net (fo=1, routed)           3.340    13.412    cathodes_out_OBUF[0]
    T10                  OBUF (Prop_obuf_I_O)         3.779    17.191 r  cathodes_out_OBUF[0]_inst/O
                         net (fo=0)                   0.000    17.191    cathodes_out[0]
    T10                                                               r  cathodes_out[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 seven_segment_array/counter_instance/c_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            cathodes_out[5]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        11.367ns  (logic 5.106ns (44.917%)  route 6.261ns (55.083%))
  Logic Levels:           5  (LUT3=1 LUT4=1 LUT6=2 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  CLK_IBUF_BUFG_inst/O
                         net (fo=55, routed)          1.710     5.312    seven_segment_array/counter_instance/CLK_IBUF_BUFG
    SLICE_X3Y101         FDRE                                         r  seven_segment_array/counter_instance/c_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y101         FDRE (Prop_fdre_C_Q)         0.419     5.731 f  seven_segment_array/counter_instance/c_reg[2]/Q
                         net (fo=16, routed)          0.664     6.395    seven_segment_array/counter_instance/c_reg[2]_0
    SLICE_X3Y101         LUT3 (Prop_lut3_I2_O)        0.322     6.717 r  seven_segment_array/counter_instance/cathodes_out_OBUF[6]_inst_i_22/O
                         net (fo=3, routed)           0.818     7.535    cronom/ore_counter/cathodes_out_OBUF[6]_inst_i_2_0
    SLICE_X4Y101         LUT6 (Prop_lut6_I5_O)        0.326     7.861 f  cronom/ore_counter/cathodes_out_OBUF[6]_inst_i_18/O
                         net (fo=1, routed)           0.824     8.685    cronom/min_counter/cathodes_out_OBUF[4]_inst_i_1
    SLICE_X2Y102         LUT6 (Prop_lut6_I1_O)        0.124     8.809 f  cronom/min_counter/cathodes_out_OBUF[6]_inst_i_5/O
                         net (fo=7, routed)           0.831     9.640    cronom/ore_counter/cathodes_out[6]_0
    SLICE_X0Y101         LUT4 (Prop_lut4_I3_O)        0.152     9.792 r  cronom/ore_counter/cathodes_out_OBUF[5]_inst_i_1/O
                         net (fo=1, routed)           3.125    12.917    cathodes_out_OBUF[5]
    T11                  OBUF (Prop_obuf_I_O)         3.763    16.679 r  cathodes_out_OBUF[5]_inst/O
                         net (fo=0)                   0.000    16.679    cathodes_out[5]
    T11                                                               r  cathodes_out[5] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 seven_segment_array/counter_instance/c_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            cathodes_out[4]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        10.946ns  (logic 5.079ns (46.398%)  route 5.867ns (53.602%))
  Logic Levels:           5  (LUT3=2 LUT5=2 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  CLK_IBUF_BUFG_inst/O
                         net (fo=55, routed)          1.710     5.312    seven_segment_array/counter_instance/CLK_IBUF_BUFG
    SLICE_X3Y101         FDRE                                         r  seven_segment_array/counter_instance/c_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y101         FDRE (Prop_fdre_C_Q)         0.419     5.731 f  seven_segment_array/counter_instance/c_reg[2]/Q
                         net (fo=16, routed)          0.664     6.395    seven_segment_array/counter_instance/c_reg[2]_0
    SLICE_X3Y101         LUT3 (Prop_lut3_I2_O)        0.322     6.717 r  seven_segment_array/counter_instance/cathodes_out_OBUF[6]_inst_i_22/O
                         net (fo=3, routed)           0.815     7.532    cronom/ore_counter/cathodes_out_OBUF[6]_inst_i_2_0
    SLICE_X4Y101         LUT5 (Prop_lut5_I0_O)        0.354     7.886 r  cronom/ore_counter/cathodes_out_OBUF[6]_inst_i_6/O
                         net (fo=1, routed)           0.419     8.305    cronom/ore_counter/cathodes_out_OBUF[6]_inst_i_6_n_0
    SLICE_X1Y101         LUT5 (Prop_lut5_I0_O)        0.326     8.631 f  cronom/ore_counter/cathodes_out_OBUF[6]_inst_i_2/O
                         net (fo=7, routed)           1.289     9.920    cronom/ore_counter/c_reg[1]
    SLICE_X0Y99          LUT3 (Prop_lut3_I0_O)        0.124    10.044 r  cronom/ore_counter/cathodes_out_OBUF[4]_inst_i_1/O
                         net (fo=1, routed)           2.680    12.724    cathodes_out_OBUF[4]
    P15                  OBUF (Prop_obuf_I_O)         3.534    16.258 r  cathodes_out_OBUF[4]_inst/O
                         net (fo=0)                   0.000    16.258    cathodes_out[4]
    P15                                                               r  cathodes_out[4] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 seven_segment_array/counter_instance/c_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            cathodes_out[6]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        10.154ns  (logic 5.082ns (50.050%)  route 5.072ns (49.950%))
  Logic Levels:           5  (LUT3=1 LUT4=1 LUT5=2 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  CLK_IBUF_BUFG_inst/O
                         net (fo=55, routed)          1.710     5.312    seven_segment_array/counter_instance/CLK_IBUF_BUFG
    SLICE_X3Y101         FDRE                                         r  seven_segment_array/counter_instance/c_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y101         FDRE (Prop_fdre_C_Q)         0.419     5.731 f  seven_segment_array/counter_instance/c_reg[2]/Q
                         net (fo=16, routed)          0.664     6.395    seven_segment_array/counter_instance/c_reg[2]_0
    SLICE_X3Y101         LUT3 (Prop_lut3_I2_O)        0.322     6.717 r  seven_segment_array/counter_instance/cathodes_out_OBUF[6]_inst_i_22/O
                         net (fo=3, routed)           0.815     7.532    cronom/ore_counter/cathodes_out_OBUF[6]_inst_i_2_0
    SLICE_X4Y101         LUT5 (Prop_lut5_I0_O)        0.354     7.886 f  cronom/ore_counter/cathodes_out_OBUF[6]_inst_i_6/O
                         net (fo=1, routed)           0.419     8.305    cronom/ore_counter/cathodes_out_OBUF[6]_inst_i_6_n_0
    SLICE_X1Y101         LUT5 (Prop_lut5_I0_O)        0.326     8.631 r  cronom/ore_counter/cathodes_out_OBUF[6]_inst_i_2/O
                         net (fo=7, routed)           1.281     9.913    cronom/ore_counter/c_reg[1]
    SLICE_X0Y99          LUT4 (Prop_lut4_I0_O)        0.124    10.037 r  cronom/ore_counter/cathodes_out_OBUF[6]_inst_i_1/O
                         net (fo=1, routed)           1.893    11.929    cathodes_out_OBUF[6]
    L18                  OBUF (Prop_obuf_I_O)         3.537    15.467 r  cathodes_out_OBUF[6]_inst/O
                         net (fo=0)                   0.000    15.467    cathodes_out[6]
    L18                                                               r  cathodes_out[6] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 seven_segment_array/counter_instance/c_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            cathodes_out[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        10.105ns  (logic 4.865ns (48.145%)  route 5.240ns (51.855%))
  Logic Levels:           5  (LUT3=1 LUT4=1 LUT6=2 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  CLK_IBUF_BUFG_inst/O
                         net (fo=55, routed)          1.710     5.312    seven_segment_array/counter_instance/CLK_IBUF_BUFG
    SLICE_X3Y101         FDRE                                         r  seven_segment_array/counter_instance/c_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y101         FDRE (Prop_fdre_C_Q)         0.419     5.731 r  seven_segment_array/counter_instance/c_reg[2]/Q
                         net (fo=16, routed)          0.664     6.395    seven_segment_array/counter_instance/c_reg[2]_0
    SLICE_X3Y101         LUT3 (Prop_lut3_I2_O)        0.322     6.717 f  seven_segment_array/counter_instance/cathodes_out_OBUF[6]_inst_i_22/O
                         net (fo=3, routed)           0.818     7.535    cronom/ore_counter/cathodes_out_OBUF[6]_inst_i_2_0
    SLICE_X4Y101         LUT6 (Prop_lut6_I5_O)        0.326     7.861 r  cronom/ore_counter/cathodes_out_OBUF[6]_inst_i_18/O
                         net (fo=1, routed)           0.824     8.685    cronom/min_counter/cathodes_out_OBUF[4]_inst_i_1
    SLICE_X2Y102         LUT6 (Prop_lut6_I1_O)        0.124     8.809 r  cronom/min_counter/cathodes_out_OBUF[6]_inst_i_5/O
                         net (fo=7, routed)           0.831     9.640    cronom/ore_counter/cathodes_out[6]_0
    SLICE_X0Y101         LUT4 (Prop_lut4_I0_O)        0.124     9.764 r  cronom/ore_counter/cathodes_out_OBUF[3]_inst_i_1/O
                         net (fo=1, routed)           2.103    11.867    cathodes_out_OBUF[3]
    K13                  OBUF (Prop_obuf_I_O)         3.550    15.418 r  cathodes_out_OBUF[3]_inst/O
                         net (fo=0)                   0.000    15.418    cathodes_out[3]
    K13                                                               r  cathodes_out[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 seven_segment_array/counter_instance/c_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            cathodes_out[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        9.894ns  (logic 4.808ns (48.596%)  route 5.086ns (51.404%))
  Logic Levels:           5  (LUT3=2 LUT6=2 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  CLK_IBUF_BUFG_inst/O
                         net (fo=55, routed)          1.710     5.312    seven_segment_array/counter_instance/CLK_IBUF_BUFG
    SLICE_X3Y101         FDRE                                         r  seven_segment_array/counter_instance/c_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y101         FDRE (Prop_fdre_C_Q)         0.419     5.731 f  seven_segment_array/counter_instance/c_reg[2]/Q
                         net (fo=16, routed)          0.664     6.395    seven_segment_array/counter_instance/c_reg[2]_0
    SLICE_X3Y101         LUT3 (Prop_lut3_I2_O)        0.322     6.717 r  seven_segment_array/counter_instance/cathodes_out_OBUF[6]_inst_i_22/O
                         net (fo=3, routed)           0.818     7.535    cronom/ore_counter/cathodes_out_OBUF[6]_inst_i_2_0
    SLICE_X4Y101         LUT6 (Prop_lut6_I5_O)        0.326     7.861 f  cronom/ore_counter/cathodes_out_OBUF[6]_inst_i_18/O
                         net (fo=1, routed)           0.824     8.685    cronom/min_counter/cathodes_out_OBUF[4]_inst_i_1
    SLICE_X2Y102         LUT6 (Prop_lut6_I1_O)        0.124     8.809 f  cronom/min_counter/cathodes_out_OBUF[6]_inst_i_5/O
                         net (fo=7, routed)           1.110     9.919    cronom/min_counter/c_reg[2]
    SLICE_X0Y100         LUT3 (Prop_lut3_I0_O)        0.124    10.043 r  cronom/min_counter/cathodes_out_OBUF[2]_inst_i_1/O
                         net (fo=1, routed)           1.671    11.713    cathodes_out_OBUF[2]
    K16                  OBUF (Prop_obuf_I_O)         3.493    15.206 r  cathodes_out_OBUF[2]_inst/O
                         net (fo=0)                   0.000    15.206    cathodes_out[2]
    K16                                                               r  cathodes_out[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 seven_segment_array/counter_instance/c_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            anodes_out[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        8.394ns  (logic 4.154ns (49.492%)  route 4.240ns (50.508%))
  Logic Levels:           2  (LUT3=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  CLK_IBUF_BUFG_inst/O
                         net (fo=55, routed)          1.710     5.312    seven_segment_array/counter_instance/CLK_IBUF_BUFG
    SLICE_X3Y101         FDRE                                         r  seven_segment_array/counter_instance/c_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y101         FDRE (Prop_fdre_C_Q)         0.456     5.768 r  seven_segment_array/counter_instance/c_reg[0]/Q
                         net (fo=20, routed)          1.041     6.810    seven_segment_array/counter_instance/c_reg[0]_1
    SLICE_X0Y100         LUT3 (Prop_lut3_I0_O)        0.124     6.934 r  seven_segment_array/counter_instance/anodes_out_OBUF[2]_inst_i_1/O
                         net (fo=1, routed)           3.198    10.132    anodes_out_OBUF[2]
    T9                   OBUF (Prop_obuf_I_O)         3.574    13.706 r  anodes_out_OBUF[2]_inst/O
                         net (fo=0)                   0.000    13.706    anodes_out[2]
    T9                                                                r  anodes_out[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 seven_segment_array/counter_instance/c_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            anodes_out[5]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.987ns  (logic 4.368ns (54.687%)  route 3.619ns (45.313%))
  Logic Levels:           2  (LUT3=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  CLK_IBUF_BUFG_inst/O
                         net (fo=55, routed)          1.710     5.312    seven_segment_array/counter_instance/CLK_IBUF_BUFG
    SLICE_X3Y101         FDRE                                         r  seven_segment_array/counter_instance/c_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y101         FDRE (Prop_fdre_C_Q)         0.456     5.768 f  seven_segment_array/counter_instance/c_reg[0]/Q
                         net (fo=20, routed)          1.034     6.802    seven_segment_array/counter_instance/c_reg[0]_1
    SLICE_X0Y100         LUT3 (Prop_lut3_I0_O)        0.152     6.954 r  seven_segment_array/counter_instance/anodes_out_OBUF[5]_inst_i_1/O
                         net (fo=1, routed)           2.585     9.539    anodes_out_OBUF[5]
    T14                  OBUF (Prop_obuf_I_O)         3.760    13.299 r  anodes_out_OBUF[5]_inst/O
                         net (fo=0)                   0.000    13.299    anodes_out[5]
    T14                                                               r  anodes_out[5] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 seven_segment_array/counter_instance/c_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            anodes_out[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.327ns  (logic 4.495ns (61.352%)  route 2.832ns (38.648%))
  Logic Levels:           2  (LUT3=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  CLK_IBUF_BUFG_inst/O
                         net (fo=55, routed)          1.710     5.312    seven_segment_array/counter_instance/CLK_IBUF_BUFG
    SLICE_X3Y101         FDRE                                         r  seven_segment_array/counter_instance/c_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y101         FDRE (Prop_fdre_C_Q)         0.419     5.731 r  seven_segment_array/counter_instance/c_reg[2]/Q
                         net (fo=16, routed)          0.752     6.483    seven_segment_array/counter_instance/c_reg[2]_0
    SLICE_X2Y101         LUT3 (Prop_lut3_I0_O)        0.320     6.803 r  seven_segment_array/counter_instance/anodes_out_OBUF[3]_inst_i_1/O
                         net (fo=2, routed)           2.080     8.883    anodes_out_OBUF[3]
    J14                  OBUF (Prop_obuf_I_O)         3.756    12.639 r  anodes_out_OBUF[3]_inst/O
                         net (fo=0)                   0.000    12.639    anodes_out[3]
    J14                                                               r  anodes_out[3] (OUT)
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 seven_segment_array/counter_instance/c_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            anodes_out[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.070ns  (logic 1.462ns (70.645%)  route 0.608ns (29.355%))
  Logic Levels:           2  (LUT3=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK_IBUF_BUFG_inst/O
                         net (fo=55, routed)          0.599     1.518    seven_segment_array/counter_instance/CLK_IBUF_BUFG
    SLICE_X3Y101         FDRE                                         r  seven_segment_array/counter_instance/c_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y101         FDRE (Prop_fdre_C_Q)         0.128     1.646 r  seven_segment_array/counter_instance/c_reg[2]/Q
                         net (fo=16, routed)          0.265     1.912    seven_segment_array/counter_instance/c_reg[2]_0
    SLICE_X0Y102         LUT3 (Prop_lut3_I0_O)        0.098     2.010 r  seven_segment_array/counter_instance/anodes_out_OBUF[0]_inst_i_1/O
                         net (fo=1, routed)           0.342     2.352    anodes_out_OBUF[0]
    J17                  OBUF (Prop_obuf_I_O)         1.236     3.588 r  anodes_out_OBUF[0]_inst/O
                         net (fo=0)                   0.000     3.588    anodes_out[0]
    J17                                                               r  anodes_out[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 seven_segment_array/counter_instance/c_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            anodes_out[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.152ns  (logic 1.422ns (66.111%)  route 0.729ns (33.889%))
  Logic Levels:           2  (LUT3=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK_IBUF_BUFG_inst/O
                         net (fo=55, routed)          0.599     1.518    seven_segment_array/counter_instance/CLK_IBUF_BUFG
    SLICE_X3Y101         FDRE                                         r  seven_segment_array/counter_instance/c_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y101         FDRE (Prop_fdre_C_Q)         0.141     1.659 r  seven_segment_array/counter_instance/c_reg[1]/Q
                         net (fo=19, routed)          0.289     1.948    seven_segment_array/counter_instance/c_reg[1]_0
    SLICE_X3Y101         LUT3 (Prop_lut3_I1_O)        0.045     1.993 r  seven_segment_array/counter_instance/anodes_out_OBUF[1]_inst_i_1/O
                         net (fo=2, routed)           0.440     2.434    anodes_out_OBUF[1]
    J18                  OBUF (Prop_obuf_I_O)         1.236     3.670 r  anodes_out_OBUF[1]_inst/O
                         net (fo=0)                   0.000     3.670    anodes_out[1]
    J18                                                               r  anodes_out[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 seven_segment_array/counter_instance/c_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            cathodes_out[7]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.203ns  (logic 1.489ns (67.562%)  route 0.715ns (32.438%))
  Logic Levels:           2  (LUT3=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK_IBUF_BUFG_inst/O
                         net (fo=55, routed)          0.599     1.518    seven_segment_array/counter_instance/CLK_IBUF_BUFG
    SLICE_X3Y101         FDRE                                         r  seven_segment_array/counter_instance/c_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y101         FDRE (Prop_fdre_C_Q)         0.141     1.659 r  seven_segment_array/counter_instance/c_reg[1]/Q
                         net (fo=19, routed)          0.267     1.927    seven_segment_array/counter_instance/c_reg[1]_0
    SLICE_X0Y100         LUT3 (Prop_lut3_I1_O)        0.046     1.973 r  seven_segment_array/counter_instance/cathodes_out_OBUF[7]_inst_i_1/O
                         net (fo=1, routed)           0.448     2.420    cathodes_out_OBUF[7]
    H15                  OBUF (Prop_obuf_I_O)         1.302     3.722 r  cathodes_out_OBUF[7]_inst/O
                         net (fo=0)                   0.000     3.722    cathodes_out[7]
    H15                                                               r  cathodes_out[7] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 seven_segment_array/counter_instance/c_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            anodes_out[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.216ns  (logic 1.506ns (67.934%)  route 0.711ns (32.066%))
  Logic Levels:           2  (LUT3=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK_IBUF_BUFG_inst/O
                         net (fo=55, routed)          0.599     1.518    seven_segment_array/counter_instance/CLK_IBUF_BUFG
    SLICE_X3Y101         FDRE                                         r  seven_segment_array/counter_instance/c_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y101         FDRE (Prop_fdre_C_Q)         0.141     1.659 f  seven_segment_array/counter_instance/c_reg[1]/Q
                         net (fo=19, routed)          0.210     1.869    seven_segment_array/counter_instance/c_reg[1]_0
    SLICE_X2Y101         LUT3 (Prop_lut3_I1_O)        0.046     1.915 r  seven_segment_array/counter_instance/anodes_out_OBUF[3]_inst_i_1/O
                         net (fo=2, routed)           0.501     2.416    anodes_out_OBUF[3]
    J14                  OBUF (Prop_obuf_I_O)         1.319     3.735 r  anodes_out_OBUF[3]_inst/O
                         net (fo=0)                   0.000     3.735    anodes_out[3]
    J14                                                               r  anodes_out[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 seven_segment_array/counter_instance/c_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            anodes_out[4]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.226ns  (logic 1.437ns (64.554%)  route 0.789ns (35.446%))
  Logic Levels:           2  (LUT3=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK_IBUF_BUFG_inst/O
                         net (fo=55, routed)          0.599     1.518    seven_segment_array/counter_instance/CLK_IBUF_BUFG
    SLICE_X3Y101         FDRE                                         r  seven_segment_array/counter_instance/c_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y101         FDRE (Prop_fdre_C_Q)         0.141     1.659 r  seven_segment_array/counter_instance/c_reg[1]/Q
                         net (fo=19, routed)          0.258     1.917    seven_segment_array/counter_instance/c_reg[1]_0
    SLICE_X0Y100         LUT3 (Prop_lut3_I1_O)        0.045     1.962 r  seven_segment_array/counter_instance/anodes_out_OBUF[4]_inst_i_1/O
                         net (fo=1, routed)           0.531     2.493    anodes_out_OBUF[4]
    P14                  OBUF (Prop_obuf_I_O)         1.251     3.744 r  anodes_out_OBUF[4]_inst/O
                         net (fo=0)                   0.000     3.744    anodes_out[4]
    P14                                                               r  anodes_out[4] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 seven_segment_array/counter_instance/c_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            cathodes_out[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.237ns  (logic 1.465ns (65.510%)  route 0.771ns (34.490%))
  Logic Levels:           3  (LUT3=1 LUT5=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK_IBUF_BUFG_inst/O
                         net (fo=55, routed)          0.599     1.518    seven_segment_array/counter_instance/CLK_IBUF_BUFG
    SLICE_X3Y101         FDRE                                         r  seven_segment_array/counter_instance/c_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y101         FDRE (Prop_fdre_C_Q)         0.128     1.646 r  seven_segment_array/counter_instance/c_reg[2]/Q
                         net (fo=16, routed)          0.232     1.878    cronom/ore_counter/cathodes_out_OBUF[2]_inst_i_1_2
    SLICE_X1Y101         LUT5 (Prop_lut5_I4_O)        0.098     1.976 r  cronom/ore_counter/cathodes_out_OBUF[6]_inst_i_2/O
                         net (fo=7, routed)           0.201     2.177    cronom/min_counter/cathodes_out[2]_0
    SLICE_X0Y100         LUT3 (Prop_lut3_I2_O)        0.045     2.222 r  cronom/min_counter/cathodes_out_OBUF[2]_inst_i_1/O
                         net (fo=1, routed)           0.339     2.561    cathodes_out_OBUF[2]
    K16                  OBUF (Prop_obuf_I_O)         1.194     3.755 r  cathodes_out_OBUF[2]_inst/O
                         net (fo=0)                   0.000     3.755    cathodes_out[2]
    K16                                                               r  cathodes_out[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 seven_segment_array/counter_instance/c_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            cathodes_out[6]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.357ns  (logic 1.469ns (62.325%)  route 0.888ns (37.675%))
  Logic Levels:           3  (LUT4=1 LUT6=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK_IBUF_BUFG_inst/O
                         net (fo=55, routed)          0.599     1.518    seven_segment_array/counter_instance/CLK_IBUF_BUFG
    SLICE_X3Y101         FDRE                                         r  seven_segment_array/counter_instance/c_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y101         FDRE (Prop_fdre_C_Q)         0.141     1.659 r  seven_segment_array/counter_instance/c_reg[0]/Q
                         net (fo=20, routed)          0.111     1.771    cronom/ore_counter/cathodes_out_OBUF[6]_inst_i_1_1
    SLICE_X2Y101         LUT6 (Prop_lut6_I2_O)        0.045     1.816 r  cronom/ore_counter/cathodes_out_OBUF[6]_inst_i_4/O
                         net (fo=5, routed)           0.349     2.165    cronom/ore_counter/cathodes_out_OBUF[6]_inst_i_4_n_0
    SLICE_X0Y99          LUT4 (Prop_lut4_I2_O)        0.045     2.210 r  cronom/ore_counter/cathodes_out_OBUF[6]_inst_i_1/O
                         net (fo=1, routed)           0.428     2.638    cathodes_out_OBUF[6]
    L18                  OBUF (Prop_obuf_I_O)         1.238     3.876 r  cathodes_out_OBUF[6]_inst/O
                         net (fo=0)                   0.000     3.876    cathodes_out[6]
    L18                                                               r  cathodes_out[6] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 seven_segment_array/counter_instance/c_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            cathodes_out[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.391ns  (logic 1.482ns (61.987%)  route 0.909ns (38.013%))
  Logic Levels:           3  (LUT4=1 LUT6=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK_IBUF_BUFG_inst/O
                         net (fo=55, routed)          0.599     1.518    seven_segment_array/counter_instance/CLK_IBUF_BUFG
    SLICE_X3Y101         FDRE                                         r  seven_segment_array/counter_instance/c_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y101         FDRE (Prop_fdre_C_Q)         0.141     1.659 r  seven_segment_array/counter_instance/c_reg[0]/Q
                         net (fo=20, routed)          0.111     1.771    cronom/ore_counter/cathodes_out_OBUF[6]_inst_i_1_1
    SLICE_X2Y101         LUT6 (Prop_lut6_I2_O)        0.045     1.816 r  cronom/ore_counter/cathodes_out_OBUF[6]_inst_i_4/O
                         net (fo=5, routed)           0.275     2.091    cronom/ore_counter/cathodes_out_OBUF[6]_inst_i_4_n_0
    SLICE_X0Y101         LUT4 (Prop_lut4_I1_O)        0.045     2.136 r  cronom/ore_counter/cathodes_out_OBUF[3]_inst_i_1/O
                         net (fo=1, routed)           0.522     2.658    cathodes_out_OBUF[3]
    K13                  OBUF (Prop_obuf_I_O)         1.251     3.909 r  cathodes_out_OBUF[3]_inst/O
                         net (fo=0)                   0.000     3.909    cathodes_out[3]
    K13                                                               r  cathodes_out[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 seven_segment_array/counter_instance/c_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            anodes_out[5]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.519ns  (logic 1.505ns (59.758%)  route 1.014ns (40.243%))
  Logic Levels:           2  (LUT3=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK_IBUF_BUFG_inst/O
                         net (fo=55, routed)          0.599     1.518    seven_segment_array/counter_instance/CLK_IBUF_BUFG
    SLICE_X3Y101         FDRE                                         r  seven_segment_array/counter_instance/c_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y101         FDRE (Prop_fdre_C_Q)         0.141     1.659 r  seven_segment_array/counter_instance/c_reg[1]/Q
                         net (fo=19, routed)          0.258     1.917    seven_segment_array/counter_instance/c_reg[1]_0
    SLICE_X0Y100         LUT3 (Prop_lut3_I1_O)        0.045     1.962 r  seven_segment_array/counter_instance/anodes_out_OBUF[5]_inst_i_1/O
                         net (fo=1, routed)           0.756     2.718    anodes_out_OBUF[5]
    T14                  OBUF (Prop_obuf_I_O)         1.319     4.037 r  anodes_out_OBUF[5]_inst/O
                         net (fo=0)                   0.000     4.037    anodes_out[5]
    T14                                                               r  anodes_out[5] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 seven_segment_array/counter_instance/c_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            anodes_out[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.727ns  (logic 1.461ns (53.565%)  route 1.266ns (46.435%))
  Logic Levels:           2  (LUT3=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK_IBUF_BUFG_inst/O
                         net (fo=55, routed)          0.599     1.518    seven_segment_array/counter_instance/CLK_IBUF_BUFG
    SLICE_X3Y101         FDRE                                         r  seven_segment_array/counter_instance/c_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y101         FDRE (Prop_fdre_C_Q)         0.141     1.659 f  seven_segment_array/counter_instance/c_reg[1]/Q
                         net (fo=19, routed)          0.267     1.927    seven_segment_array/counter_instance/c_reg[1]_0
    SLICE_X0Y100         LUT3 (Prop_lut3_I1_O)        0.045     1.972 r  seven_segment_array/counter_instance/anodes_out_OBUF[2]_inst_i_1/O
                         net (fo=1, routed)           0.999     2.971    anodes_out_OBUF[2]
    T9                   OBUF (Prop_obuf_I_O)         1.275     4.246 r  anodes_out_OBUF[2]_inst/O
                         net (fo=0)                   0.000     4.246    anodes_out[2]
    T9                                                                r  anodes_out[2] (OUT)
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  sys_clk_pin

Max Delay            22 Endpoints
Min Delay            22 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            seven_segment_array/clk_filter/clockfx_reg/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        3.913ns  (logic 1.488ns (38.026%)  route 2.425ns (61.974%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        5.012ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.012ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    P17                                               0.000     0.000 r  reset (IN)
                         net (fo=0)                   0.000     0.000    reset
    P17                  IBUF (Prop_ibuf_I_O)         1.488     1.488 r  reset_IBUF_inst/O
                         net (fo=65, routed)          2.425     3.913    seven_segment_array/clk_filter/reset_IBUF
    SLICE_X3Y101         FDRE                                         r  seven_segment_array/clk_filter/clockfx_reg/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.920     3.331    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.422 r  CLK_IBUF_BUFG_inst/O
                         net (fo=55, routed)          1.590     5.012    seven_segment_array/clk_filter/CLK_IBUF_BUFG
    SLICE_X3Y101         FDRE                                         r  seven_segment_array/clk_filter/clockfx_reg/C

Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            seven_segment_array/counter_instance/c_reg[0]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        3.913ns  (logic 1.488ns (38.026%)  route 2.425ns (61.974%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        5.012ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.012ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    P17                                               0.000     0.000 r  reset (IN)
                         net (fo=0)                   0.000     0.000    reset
    P17                  IBUF (Prop_ibuf_I_O)         1.488     1.488 r  reset_IBUF_inst/O
                         net (fo=65, routed)          2.425     3.913    seven_segment_array/counter_instance/reset_IBUF
    SLICE_X3Y101         FDRE                                         r  seven_segment_array/counter_instance/c_reg[0]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.920     3.331    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.422 r  CLK_IBUF_BUFG_inst/O
                         net (fo=55, routed)          1.590     5.012    seven_segment_array/counter_instance/CLK_IBUF_BUFG
    SLICE_X3Y101         FDRE                                         r  seven_segment_array/counter_instance/c_reg[0]/C

Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            seven_segment_array/counter_instance/c_reg[1]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        3.913ns  (logic 1.488ns (38.026%)  route 2.425ns (61.974%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        5.012ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.012ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    P17                                               0.000     0.000 r  reset (IN)
                         net (fo=0)                   0.000     0.000    reset
    P17                  IBUF (Prop_ibuf_I_O)         1.488     1.488 r  reset_IBUF_inst/O
                         net (fo=65, routed)          2.425     3.913    seven_segment_array/counter_instance/reset_IBUF
    SLICE_X3Y101         FDRE                                         r  seven_segment_array/counter_instance/c_reg[1]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.920     3.331    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.422 r  CLK_IBUF_BUFG_inst/O
                         net (fo=55, routed)          1.590     5.012    seven_segment_array/counter_instance/CLK_IBUF_BUFG
    SLICE_X3Y101         FDRE                                         r  seven_segment_array/counter_instance/c_reg[1]/C

Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            seven_segment_array/counter_instance/c_reg[2]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        3.913ns  (logic 1.488ns (38.026%)  route 2.425ns (61.974%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        5.012ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.012ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    P17                                               0.000     0.000 r  reset (IN)
                         net (fo=0)                   0.000     0.000    reset
    P17                  IBUF (Prop_ibuf_I_O)         1.488     1.488 r  reset_IBUF_inst/O
                         net (fo=65, routed)          2.425     3.913    seven_segment_array/counter_instance/reset_IBUF
    SLICE_X3Y101         FDRE                                         r  seven_segment_array/counter_instance/c_reg[2]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.920     3.331    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.422 r  CLK_IBUF_BUFG_inst/O
                         net (fo=55, routed)          1.590     5.012    seven_segment_array/counter_instance/CLK_IBUF_BUFG
    SLICE_X3Y101         FDRE                                         r  seven_segment_array/counter_instance/c_reg[2]/C

Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            seven_segment_array/clk_filter/count_for_division.counter_reg[0]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        3.500ns  (logic 1.488ns (42.511%)  route 2.012ns (57.489%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        5.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.026ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    P17                                               0.000     0.000 r  reset (IN)
                         net (fo=0)                   0.000     0.000    reset
    P17                  IBUF (Prop_ibuf_I_O)         1.488     1.488 r  reset_IBUF_inst/O
                         net (fo=65, routed)          2.012     3.500    seven_segment_array/clk_filter/reset_IBUF
    SLICE_X4Y96          FDRE                                         r  seven_segment_array/clk_filter/count_for_division.counter_reg[0]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.920     3.331    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.422 r  CLK_IBUF_BUFG_inst/O
                         net (fo=55, routed)          1.603     5.026    seven_segment_array/clk_filter/CLK_IBUF_BUFG
    SLICE_X4Y96          FDRE                                         r  seven_segment_array/clk_filter/count_for_division.counter_reg[0]/C

Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            seven_segment_array/clk_filter/count_for_division.counter_reg[14]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        3.500ns  (logic 1.488ns (42.511%)  route 2.012ns (57.489%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        5.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.026ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    P17                                               0.000     0.000 r  reset (IN)
                         net (fo=0)                   0.000     0.000    reset
    P17                  IBUF (Prop_ibuf_I_O)         1.488     1.488 r  reset_IBUF_inst/O
                         net (fo=65, routed)          2.012     3.500    seven_segment_array/clk_filter/reset_IBUF
    SLICE_X4Y96          FDRE                                         r  seven_segment_array/clk_filter/count_for_division.counter_reg[14]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.920     3.331    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.422 r  CLK_IBUF_BUFG_inst/O
                         net (fo=55, routed)          1.603     5.026    seven_segment_array/clk_filter/CLK_IBUF_BUFG
    SLICE_X4Y96          FDRE                                         r  seven_segment_array/clk_filter/count_for_division.counter_reg[14]/C

Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            seven_segment_array/clk_filter/count_for_division.counter_reg[15]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        3.500ns  (logic 1.488ns (42.511%)  route 2.012ns (57.489%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        5.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.026ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    P17                                               0.000     0.000 r  reset (IN)
                         net (fo=0)                   0.000     0.000    reset
    P17                  IBUF (Prop_ibuf_I_O)         1.488     1.488 r  reset_IBUF_inst/O
                         net (fo=65, routed)          2.012     3.500    seven_segment_array/clk_filter/reset_IBUF
    SLICE_X4Y96          FDRE                                         r  seven_segment_array/clk_filter/count_for_division.counter_reg[15]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.920     3.331    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.422 r  CLK_IBUF_BUFG_inst/O
                         net (fo=55, routed)          1.603     5.026    seven_segment_array/clk_filter/CLK_IBUF_BUFG
    SLICE_X4Y96          FDRE                                         r  seven_segment_array/clk_filter/count_for_division.counter_reg[15]/C

Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            seven_segment_array/clk_filter/count_for_division.counter_reg[16]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        3.500ns  (logic 1.488ns (42.511%)  route 2.012ns (57.489%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        5.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.026ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    P17                                               0.000     0.000 r  reset (IN)
                         net (fo=0)                   0.000     0.000    reset
    P17                  IBUF (Prop_ibuf_I_O)         1.488     1.488 r  reset_IBUF_inst/O
                         net (fo=65, routed)          2.012     3.500    seven_segment_array/clk_filter/reset_IBUF
    SLICE_X4Y96          FDRE                                         r  seven_segment_array/clk_filter/count_for_division.counter_reg[16]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.920     3.331    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.422 r  CLK_IBUF_BUFG_inst/O
                         net (fo=55, routed)          1.603     5.026    seven_segment_array/clk_filter/CLK_IBUF_BUFG
    SLICE_X4Y96          FDRE                                         r  seven_segment_array/clk_filter/count_for_division.counter_reg[16]/C

Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            seven_segment_array/clk_filter/count_for_division.counter_reg[17]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        3.500ns  (logic 1.488ns (42.511%)  route 2.012ns (57.489%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        5.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.026ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    P17                                               0.000     0.000 r  reset (IN)
                         net (fo=0)                   0.000     0.000    reset
    P17                  IBUF (Prop_ibuf_I_O)         1.488     1.488 r  reset_IBUF_inst/O
                         net (fo=65, routed)          2.012     3.500    seven_segment_array/clk_filter/reset_IBUF
    SLICE_X4Y96          FDRE                                         r  seven_segment_array/clk_filter/count_for_division.counter_reg[17]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.920     3.331    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.422 r  CLK_IBUF_BUFG_inst/O
                         net (fo=55, routed)          1.603     5.026    seven_segment_array/clk_filter/CLK_IBUF_BUFG
    SLICE_X4Y96          FDRE                                         r  seven_segment_array/clk_filter/count_for_division.counter_reg[17]/C

Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            seven_segment_array/clk_filter/count_for_division.counter_reg[10]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        3.348ns  (logic 1.488ns (44.439%)  route 1.860ns (55.561%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        5.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.026ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    P17                                               0.000     0.000 r  reset (IN)
                         net (fo=0)                   0.000     0.000    reset
    P17                  IBUF (Prop_ibuf_I_O)         1.488     1.488 r  reset_IBUF_inst/O
                         net (fo=65, routed)          1.860     3.348    seven_segment_array/clk_filter/reset_IBUF
    SLICE_X4Y95          FDRE                                         r  seven_segment_array/clk_filter/count_for_division.counter_reg[10]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.920     3.331    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.422 r  CLK_IBUF_BUFG_inst/O
                         net (fo=55, routed)          1.603     5.026    seven_segment_array/clk_filter/CLK_IBUF_BUFG
    SLICE_X4Y95          FDRE                                         r  seven_segment_array/clk_filter/count_for_division.counter_reg[10]/C





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            seven_segment_array/clk_filter/count_for_division.counter_reg[1]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.963ns  (logic 0.256ns (26.547%)  route 0.707ns (73.453%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        2.039ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.039ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    P17                                               0.000     0.000 r  reset (IN)
                         net (fo=0)                   0.000     0.000    reset
    P17                  IBUF (Prop_ibuf_I_O)         0.256     0.256 r  reset_IBUF_inst/O
                         net (fo=65, routed)          0.707     0.963    seven_segment_array/clk_filter/reset_IBUF
    SLICE_X4Y93          FDRE                                         r  seven_segment_array/clk_filter/count_for_division.counter_reg[1]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK_IBUF_BUFG_inst/O
                         net (fo=55, routed)          0.874     2.039    seven_segment_array/clk_filter/CLK_IBUF_BUFG
    SLICE_X4Y93          FDRE                                         r  seven_segment_array/clk_filter/count_for_division.counter_reg[1]/C

Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            seven_segment_array/clk_filter/count_for_division.counter_reg[2]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.963ns  (logic 0.256ns (26.547%)  route 0.707ns (73.453%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        2.039ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.039ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    P17                                               0.000     0.000 r  reset (IN)
                         net (fo=0)                   0.000     0.000    reset
    P17                  IBUF (Prop_ibuf_I_O)         0.256     0.256 r  reset_IBUF_inst/O
                         net (fo=65, routed)          0.707     0.963    seven_segment_array/clk_filter/reset_IBUF
    SLICE_X4Y93          FDRE                                         r  seven_segment_array/clk_filter/count_for_division.counter_reg[2]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK_IBUF_BUFG_inst/O
                         net (fo=55, routed)          0.874     2.039    seven_segment_array/clk_filter/CLK_IBUF_BUFG
    SLICE_X4Y93          FDRE                                         r  seven_segment_array/clk_filter/count_for_division.counter_reg[2]/C

Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            seven_segment_array/clk_filter/count_for_division.counter_reg[3]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.963ns  (logic 0.256ns (26.547%)  route 0.707ns (73.453%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        2.039ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.039ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    P17                                               0.000     0.000 r  reset (IN)
                         net (fo=0)                   0.000     0.000    reset
    P17                  IBUF (Prop_ibuf_I_O)         0.256     0.256 r  reset_IBUF_inst/O
                         net (fo=65, routed)          0.707     0.963    seven_segment_array/clk_filter/reset_IBUF
    SLICE_X4Y93          FDRE                                         r  seven_segment_array/clk_filter/count_for_division.counter_reg[3]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK_IBUF_BUFG_inst/O
                         net (fo=55, routed)          0.874     2.039    seven_segment_array/clk_filter/CLK_IBUF_BUFG
    SLICE_X4Y93          FDRE                                         r  seven_segment_array/clk_filter/count_for_division.counter_reg[3]/C

Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            seven_segment_array/clk_filter/count_for_division.counter_reg[4]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.963ns  (logic 0.256ns (26.547%)  route 0.707ns (73.453%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        2.039ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.039ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    P17                                               0.000     0.000 r  reset (IN)
                         net (fo=0)                   0.000     0.000    reset
    P17                  IBUF (Prop_ibuf_I_O)         0.256     0.256 r  reset_IBUF_inst/O
                         net (fo=65, routed)          0.707     0.963    seven_segment_array/clk_filter/reset_IBUF
    SLICE_X4Y93          FDRE                                         r  seven_segment_array/clk_filter/count_for_division.counter_reg[4]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK_IBUF_BUFG_inst/O
                         net (fo=55, routed)          0.874     2.039    seven_segment_array/clk_filter/CLK_IBUF_BUFG
    SLICE_X4Y93          FDRE                                         r  seven_segment_array/clk_filter/count_for_division.counter_reg[4]/C

Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            seven_segment_array/clk_filter/count_for_division.counter_reg[5]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.963ns  (logic 0.256ns (26.547%)  route 0.707ns (73.453%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        2.039ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.039ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    P17                                               0.000     0.000 r  reset (IN)
                         net (fo=0)                   0.000     0.000    reset
    P17                  IBUF (Prop_ibuf_I_O)         0.256     0.256 r  reset_IBUF_inst/O
                         net (fo=65, routed)          0.707     0.963    seven_segment_array/clk_filter/reset_IBUF
    SLICE_X4Y93          FDRE                                         r  seven_segment_array/clk_filter/count_for_division.counter_reg[5]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK_IBUF_BUFG_inst/O
                         net (fo=55, routed)          0.874     2.039    seven_segment_array/clk_filter/CLK_IBUF_BUFG
    SLICE_X4Y93          FDRE                                         r  seven_segment_array/clk_filter/count_for_division.counter_reg[5]/C

Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            seven_segment_array/clk_filter/count_for_division.counter_reg[6]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.978ns  (logic 0.256ns (26.146%)  route 0.722ns (73.854%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        2.039ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.039ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    P17                                               0.000     0.000 r  reset (IN)
                         net (fo=0)                   0.000     0.000    reset
    P17                  IBUF (Prop_ibuf_I_O)         0.256     0.256 r  reset_IBUF_inst/O
                         net (fo=65, routed)          0.722     0.978    seven_segment_array/clk_filter/reset_IBUF
    SLICE_X4Y94          FDRE                                         r  seven_segment_array/clk_filter/count_for_division.counter_reg[6]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK_IBUF_BUFG_inst/O
                         net (fo=55, routed)          0.874     2.039    seven_segment_array/clk_filter/CLK_IBUF_BUFG
    SLICE_X4Y94          FDRE                                         r  seven_segment_array/clk_filter/count_for_division.counter_reg[6]/C

Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            seven_segment_array/clk_filter/count_for_division.counter_reg[7]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.978ns  (logic 0.256ns (26.146%)  route 0.722ns (73.854%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        2.039ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.039ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    P17                                               0.000     0.000 r  reset (IN)
                         net (fo=0)                   0.000     0.000    reset
    P17                  IBUF (Prop_ibuf_I_O)         0.256     0.256 r  reset_IBUF_inst/O
                         net (fo=65, routed)          0.722     0.978    seven_segment_array/clk_filter/reset_IBUF
    SLICE_X4Y94          FDRE                                         r  seven_segment_array/clk_filter/count_for_division.counter_reg[7]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK_IBUF_BUFG_inst/O
                         net (fo=55, routed)          0.874     2.039    seven_segment_array/clk_filter/CLK_IBUF_BUFG
    SLICE_X4Y94          FDRE                                         r  seven_segment_array/clk_filter/count_for_division.counter_reg[7]/C

Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            seven_segment_array/clk_filter/count_for_division.counter_reg[8]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.978ns  (logic 0.256ns (26.146%)  route 0.722ns (73.854%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        2.039ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.039ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    P17                                               0.000     0.000 r  reset (IN)
                         net (fo=0)                   0.000     0.000    reset
    P17                  IBUF (Prop_ibuf_I_O)         0.256     0.256 r  reset_IBUF_inst/O
                         net (fo=65, routed)          0.722     0.978    seven_segment_array/clk_filter/reset_IBUF
    SLICE_X4Y94          FDRE                                         r  seven_segment_array/clk_filter/count_for_division.counter_reg[8]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK_IBUF_BUFG_inst/O
                         net (fo=55, routed)          0.874     2.039    seven_segment_array/clk_filter/CLK_IBUF_BUFG
    SLICE_X4Y94          FDRE                                         r  seven_segment_array/clk_filter/count_for_division.counter_reg[8]/C

Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            seven_segment_array/clk_filter/count_for_division.counter_reg[9]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.978ns  (logic 0.256ns (26.146%)  route 0.722ns (73.854%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        2.039ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.039ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    P17                                               0.000     0.000 r  reset (IN)
                         net (fo=0)                   0.000     0.000    reset
    P17                  IBUF (Prop_ibuf_I_O)         0.256     0.256 r  reset_IBUF_inst/O
                         net (fo=65, routed)          0.722     0.978    seven_segment_array/clk_filter/reset_IBUF
    SLICE_X4Y94          FDRE                                         r  seven_segment_array/clk_filter/count_for_division.counter_reg[9]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK_IBUF_BUFG_inst/O
                         net (fo=55, routed)          0.874     2.039    seven_segment_array/clk_filter/CLK_IBUF_BUFG
    SLICE_X4Y94          FDRE                                         r  seven_segment_array/clk_filter/count_for_division.counter_reg[9]/C

Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            seven_segment_array/clk_filter/count_for_division.counter_reg[10]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.015ns  (logic 0.256ns (25.189%)  route 0.759ns (74.811%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        2.039ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.039ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    P17                                               0.000     0.000 r  reset (IN)
                         net (fo=0)                   0.000     0.000    reset
    P17                  IBUF (Prop_ibuf_I_O)         0.256     0.256 r  reset_IBUF_inst/O
                         net (fo=65, routed)          0.759     1.015    seven_segment_array/clk_filter/reset_IBUF
    SLICE_X4Y95          FDRE                                         r  seven_segment_array/clk_filter/count_for_division.counter_reg[10]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK_IBUF_BUFG_inst/O
                         net (fo=55, routed)          0.874     2.039    seven_segment_array/clk_filter/CLK_IBUF_BUFG
    SLICE_X4Y95          FDRE                                         r  seven_segment_array/clk_filter/count_for_division.counter_reg[10]/C





