// Seed: 798696066
module module_0 (
    output tri0 id_0
    , id_3,
    input  tri1 id_1
);
  wire id_4;
  assign module_1.type_7 = 0;
endmodule
module module_1 (
    input  wor  id_0,
    input  wire id_1,
    output tri1 id_2,
    output tri1 id_3
);
  uwire id_5;
  assign id_2 = id_1;
  module_0 modCall_1 (
      id_3,
      id_0
  );
  initial id_2 = {1{(id_5)}};
endmodule
module module_2 (
    id_1
);
  output wire id_1;
  reg  id_2;
  wire id_3;
  initial assign id_3 = 1;
  reg id_4, id_5;
  always id_2 <= id_5;
  wor id_6 = 1;
endmodule
module module_3 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6,
    id_7,
    id_8,
    id_9,
    id_10,
    id_11,
    id_12,
    id_13,
    id_14,
    id_15,
    id_16,
    id_17,
    id_18,
    id_19,
    id_20,
    id_21
);
  output wire id_21;
  input wire id_20;
  output wire id_19;
  input wire id_18;
  input wire id_17;
  input wire id_16;
  inout wire id_15;
  inout wire id_14;
  inout wire id_13;
  inout wire id_12;
  input wire id_11;
  output wire id_10;
  output wire id_9;
  inout wire id_8;
  output wire id_7;
  input wire id_6;
  inout wire id_5;
  input wire id_4;
  output wire id_3;
  input wire id_2;
  input wire id_1;
  assign id_8  = id_13;
  assign id_14 = id_15;
  wire id_22;
  nand primCall (
      id_21,
      id_1,
      id_2,
      id_5,
      id_18,
      id_17,
      id_15,
      id_8,
      id_22,
      id_13,
      id_4,
      id_12,
      id_16,
      id_11,
      id_6,
      id_14,
      id_20,
      id_23
  );
  id_23(
      .id_0(id_20), .id_1('b0), .id_2(~1), .id_3(id_8.id_8), .id_4(), .id_5(id_11)
  );
  module_2 modCall_1 (id_21);
endmodule
