# Chapter 7.5: 8051 I/O Ports

## ğŸ“š Chapter Overview

This chapter provides comprehensive coverage of the four I/O ports (P0, P1, P2, P3) of the 8051 microcontroller, including their internal structure, electrical characteristics, alternate functions, and programming techniques.

---

## ğŸ¯ Learning Objectives

After completing this chapter, you will be able to:
- Understand the internal structure of each I/O port
- Differentiate between quasi-bidirectional and true bidirectional ports
- Configure ports for input and output operations
- Use alternate functions of Port 3
- Interface LEDs, switches, and other devices

---

## 1. I/O Ports Overview

### 1.1 Port Summary

```
8051 I/O PORTS SUMMARY
â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”

â”Œâ”€â”€â”€â”€â”€â”€â”¬â”€â”€â”€â”€â”€â”€â”€â”€â”€â”¬â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”
â”‚ Port â”‚  Pins   â”‚ Features                                         â”‚
â”œâ”€â”€â”€â”€â”€â”€â”¼â”€â”€â”€â”€â”€â”€â”€â”€â”€â”¼â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”¤
â”‚  P0  â”‚ 32-39   â”‚ â€¢ True bidirectional (open-drain)                â”‚
â”‚      â”‚         â”‚ â€¢ Needs external pull-ups for I/O                â”‚
â”‚      â”‚         â”‚ â€¢ Multiplexed Address/Data bus (AD0-AD7)         â”‚
â”‚      â”‚         â”‚ â€¢ 8 pins, address 80H                            â”‚
â”œâ”€â”€â”€â”€â”€â”€â”¼â”€â”€â”€â”€â”€â”€â”€â”€â”€â”¼â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”¤
â”‚  P1  â”‚  1-8    â”‚ â€¢ Quasi-bidirectional with internal pull-ups     â”‚
â”‚      â”‚         â”‚ â€¢ General purpose I/O only                       â”‚
â”‚      â”‚         â”‚ â€¢ 8 pins, address 90H                            â”‚
â”‚      â”‚         â”‚ â€¢ 8052: T2, T2EX alternate functions             â”‚
â”œâ”€â”€â”€â”€â”€â”€â”¼â”€â”€â”€â”€â”€â”€â”€â”€â”€â”¼â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”¤
â”‚  P2  â”‚ 21-28   â”‚ â€¢ Quasi-bidirectional with internal pull-ups     â”‚
â”‚      â”‚         â”‚ â€¢ Upper address byte (A8-A15)                    â”‚
â”‚      â”‚         â”‚ â€¢ 8 pins, address A0H                            â”‚
â”œâ”€â”€â”€â”€â”€â”€â”¼â”€â”€â”€â”€â”€â”€â”€â”€â”€â”¼â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”¤
â”‚  P3  â”‚ 10-17   â”‚ â€¢ Quasi-bidirectional with internal pull-ups     â”‚
â”‚      â”‚         â”‚ â€¢ Alternate functions (serial, int, timer)       â”‚
â”‚      â”‚         â”‚ â€¢ 8 pins, address B0H                            â”‚
â””â”€â”€â”€â”€â”€â”€â”´â”€â”€â”€â”€â”€â”€â”€â”€â”€â”´â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”˜

All ports are bit-addressable:
â€¢ P0.0-P0.7 (bits 80H-87H)
â€¢ P1.0-P1.7 (bits 90H-97H)
â€¢ P2.0-P2.7 (bits A0H-A7H)
â€¢ P3.0-P3.7 (bits B0H-B7H)
```

---

## 2. Port 0 (P0)

### 2.1 Port 0 Internal Structure

```
PORT 0 INTERNAL STRUCTURE (One Bit)
â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”

                        VCC
                         â”‚
                    â”Œâ”€â”€â”€â”€â”´â”€â”€â”€â”€â”
       Control â”€â”€â”€â–ºâ”‚ Upper   â”‚â—„â”€â”€â”€ Internal Address/Data
            MUX    â”‚  FET    â”‚     (during bus operations)
                   â”‚ (P-ch)  â”‚
                   â””â”€â”€â”€â”€â”¬â”€â”€â”€â”€â”˜
                        â”‚
                        â”œâ”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â–º P0.x (Pin)
                        â”‚
                   â”Œâ”€â”€â”€â”€â”´â”€â”€â”€â”€â”
       D â”€â”€â”€â”€â”€â”€â”€â”€â”€â–ºâ”‚ Lower   â”‚
       Q â”€â”€â”€â”€â”€â”€â”€â”¬â”€â–ºâ”‚  FET    â”‚
               â”‚  â”‚ (N-ch)  â”‚
               â”‚  â””â”€â”€â”€â”€â”€â”€â”€â”€â”€â”˜
               â”‚       â”‚
               â”‚       â–¼
       D Latch â”‚      GND
       â”Œâ”€â”€â”€â”   â”‚
    â”€â”€â”€â”¤   â”œâ”€â”€â”€â”˜
       â””â”€â”€â”€â”˜
         â”‚
        Read â—„â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€ (Input Buffer)

Key Features:
â”Œâ”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”
â”‚ â€¢ NO INTERNAL PULL-UP - Open drain output                      â”‚
â”‚ â€¢ Upper FET only conducts during bus operations (address/data) â”‚
â”‚ â€¢ For I/O use, MUST add external 10K pull-up resistors        â”‚
â”‚ â€¢ Can sink 1.6 mA, source 0 mA (without pull-up)              â”‚
â”‚ â€¢ With external pull-up, can source/sink based on pull-up     â”‚
â”‚ â€¢ Address/Data bus: Actively drives both high and low          â”‚
â””â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”˜

USING P0 FOR GENERAL I/O:
â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€

              VCC
               â”‚
              â”Œâ”´â”
              â”‚ â”‚ 10K (each pin)
              â”‚ â”‚
              â””â”¬â”˜
               â”‚
    P0.x â”€â”€â”€â”€â”€â”€â”¼â”€â”€â”€â”€â”€â”€â–º To external circuit
               â”‚
           Internal
           Open-drain
               â”‚
              GND

    ; Output to P0
    MOV P0, #0FFH    ; All pins HIGH (pulled up externally)
    MOV P0, #00H     ; All pins LOW (FET pulls to ground)
    
    ; Input from P0
    MOV P0, #0FFH    ; Write 1s first (release pins)
    MOV A, P0        ; Read port pins
```

### 2.2 Port 0 as Address/Data Bus

```
P0 AS MULTIPLEXED BUS (AD0-AD7)
â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”

During external memory access, P0 outputs lower address,
then becomes data bus:

    Machine Cycle
    â”œâ”€â”€â”€ S1 â”€â”€â”€â”¼â”€â”€â”€ S2 â”€â”€â”€â”¼â”€â”€â”€ S3 â”€â”€â”€â”¼â”€â”€â”€ S4 â”€â”€â”€â”¤

ALE     â”      â”Œâ”€â”                              
        â””â”€â”€â”€â”€â”€â”€â”˜ â””â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€

P0      â—„â”€â”€A0-A7â”€â”€â–ºâ—„â”€â”€â”€â”€â”€â”€â”€â”€D0-D7â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â–º
        (Address)  (Data)

PÌ…SÌ…EÌ…NÌ…           â”            â”Œâ”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”
         â”€â”€â”€â”€â”€â”€â”˜            â””â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”˜

External Memory Connection:
â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€

    8051                    74373             27C256
   â”Œâ”€â”€â”€â”€â”€â”                 â”Œâ”€â”€â”€â”€â”€â”           â”Œâ”€â”€â”€â”€â”€â”
   â”‚     â”‚ P0.0-P0.7  â”€â”€â”€â”€â–ºâ”‚D   Qâ”œâ”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â–ºâ”‚A0-A7â”‚
   â”‚     â”‚      â”‚          â”‚     â”‚           â”‚     â”‚
   â”‚     â”‚      â””â”€â”€â”€â”€â”€â”€â”€â”€â”€â–ºâ”‚     â”œâ”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â–ºâ”‚D0-D7â”‚
   â”‚     â”‚                 â”‚  G  â”‚           â”‚     â”‚
   â”‚ ALE â”œâ”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â–ºâ”‚     â”‚           â”‚     â”‚
   â”‚     â”‚                 â””â”€â”€â”€â”€â”€â”˜           â”‚     â”‚
   â”‚PÌ…SÌ…EÌ…NÌ… â”œâ”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â–ºâ”‚OÌ…EÌ…   â”‚
   â””â”€â”€â”€â”€â”€â”˜                                   â””â”€â”€â”€â”€â”€â”˜

â€¢ ALE latches address on 74373 (transparent latch)
â€¢ PÌ…SÌ…EÌ…NÌ… enables ROM output during data phase
â€¢ NO external pull-ups needed for bus mode
```

---

## 3. Port 1 (P1)

### 3.1 Port 1 Internal Structure

```
PORT 1 INTERNAL STRUCTURE (One Bit)
â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”

                        VCC
                         â”‚
                    â”Œâ”€â”€â”€â”€â”´â”€â”€â”€â”€â”
                    â”‚Internal â”‚
                    â”‚Pull-up  â”‚ (FET acts as ~30K resistor)
                    â”‚  FET    â”‚
                    â””â”€â”€â”€â”€â”¬â”€â”€â”€â”€â”˜
                         â”‚
       D â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”¬â”€â”€â”€â”€â”¼â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â–º P1.x (Pin)
       Q â”€â”€â”€â”€â”€â”€â”    â”‚    â”‚
               â”‚    â”‚    â”‚
               â–¼    â”‚    â”‚
          â”Œâ”€â”€â”€â”€â”€â”€â”€â” â”‚    â”‚
          â”‚Output â”‚ â”‚    â”‚
          â”‚Buffer â”‚ â”‚    â”‚
          â”‚(N-FET)â”‚ â”‚    â”‚
          â””â”€â”€â”€â”¬â”€â”€â”€â”˜ â”‚    â”‚
              â”‚     â”‚    â”‚
              â–¼     â”‚    â”‚
             GND    â”‚    â”‚
                    â”‚    â”‚
       D Latch      â”‚    â”‚
       â”Œâ”€â”€â”€â”        â”‚    â”‚
    â”€â”€â”€â”¤   â”œâ”€â”€â”€â”€â”€â”€â”€â”€â”˜    â”‚
       â””â”€â”€â”€â”˜             â”‚
                         â”‚
              Read â—„â”€â”€â”€â”€â”€â”˜ (Input Buffer)

Key Features:
â”Œâ”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”
â”‚ â€¢ INTERNAL PULL-UP (~30-60K ohms, weak)                        â”‚
â”‚ â€¢ Quasi-bidirectional port                                     â”‚
â”‚ â€¢ No external pull-ups needed for most applications            â”‚
â”‚ â€¢ Can sink ~1.6 mA, source ~60 ÂµA (weak)                      â”‚
â”‚ â€¢ General purpose I/O only (no alternate functions on 8051)    â”‚
â”‚ â€¢ 8052: P1.0=T2 (Timer 2 input), P1.1=T2EX (Capture/Reload)   â”‚
â”‚ â€¢ Write 1 before reading to enable input mode                  â”‚
â””â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”˜

QUASI-BIDIRECTIONAL OPERATION:
â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€

OUTPUT HIGH (Write 1):
    - N-FET OFF
    - Pin pulled HIGH by internal FET pull-up
    - Can only source ~60 ÂµA (weak drive)

OUTPUT LOW (Write 0):
    - N-FET ON (strong)
    - Pin pulled LOW to ground
    - Can sink ~1.6 mA (strong drive)

INPUT:
    - Write 1 first (disable N-FET)
    - External device can pull pin low
    - Read actual pin voltage, not latch
```

### 3.2 Port 1 Applications

```
PORT 1 INTERFACING EXAMPLES
â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”

1. LED Connection (Active Low - Recommended):
â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€

         VCC
          â”‚
         â”Œâ”´â”
    330Î© â”‚ â”‚
         â””â”¬â”˜
          â”‚
         â”€â”¼â”€
         \â”‚/ LED
          â–¼
          â”‚
    P1.x â”€â”´â”€

    ; Turn LED ON
    CLR P1.0        ; Pin LOW, LED lights
    
    ; Turn LED OFF
    SETB P1.0       ; Pin HIGH, LED off

2. Switch Connection (Active Low):
â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€

         VCC
          â”‚ (Internal pull-up)
    P1.x â”€â”¼â”€
          â”‚
         â”‚ â”‚
         â””â”€â”¤ SW
           â”‚
          GND

    ; Read switch
    SETB P1.1       ; Enable input mode (write 1)
    JNB P1.1, SW_PRESSED
    JB P1.1, SW_NOT_PRESSED

3. 7-Segment Display (Common Cathode):
â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€

    P1.0 â”€â”€â”¬â”€â”€[ 330Î© ]â”€â”€â–º a
    P1.1 â”€â”€â”¼â”€â”€[ 330Î© ]â”€â”€â–º b
    P1.2 â”€â”€â”¼â”€â”€[ 330Î© ]â”€â”€â–º c
    P1.3 â”€â”€â”¼â”€â”€[ 330Î© ]â”€â”€â–º d
    P1.4 â”€â”€â”¼â”€â”€[ 330Î© ]â”€â”€â–º e
    P1.5 â”€â”€â”¼â”€â”€[ 330Î© ]â”€â”€â–º f
    P1.6 â”€â”€â”¼â”€â”€[ 330Î© ]â”€â”€â–º g
    P1.7 â”€â”€â”´â”€â”€[ 330Î© ]â”€â”€â–º dp

    ; Display digit lookup table
    ; Format: 0gfedcba
    TABLE:
        DB 3FH  ; 0: abcdef
        DB 06H  ; 1: bc
        DB 5BH  ; 2: abdeg
        DB 4FH  ; 3: abcdg
        DB 66H  ; 4: bcfg
        DB 6DH  ; 5: acdfg
        DB 7DH  ; 6: acdefg
        DB 07H  ; 7: abc
        DB 7FH  ; 8: abcdefg
        DB 6FH  ; 9: abcdfg
```

---

## 4. Port 2 (P2)

### 4.1 Port 2 Internal Structure

```
PORT 2 INTERNAL STRUCTURE
â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”

Similar to Port 1, with address bus capability:

                        VCC
                         â”‚
                    â”Œâ”€â”€â”€â”€â”´â”€â”€â”€â”€â”
       Control â”€â”€â”€â–ºâ”‚Internal â”‚â—„â”€â”€â”€ Address High (A8-A15)
            MUX    â”‚Pull-up  â”‚     (during external memory access)
                   â”‚  FET    â”‚
                   â””â”€â”€â”€â”€â”¬â”€â”€â”€â”€â”˜
                        â”‚
                        â”œâ”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â–º P2.x (Pin)
                        â”‚
                   â”Œâ”€â”€â”€â”€â”´â”€â”€â”€â”€â”
       D â”€â”€â”€â”€â”€â”€â”€â”€â”€â–ºâ”‚ Output  â”‚
       Q â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â–ºâ”‚  FET   â”‚
                   â””â”€â”€â”€â”€â”€â”€â”€â”€â”€â”˜
                        â”‚
                        â–¼
                       GND

Key Features:
â”Œâ”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”
â”‚ â€¢ Internal pull-up like P1 (quasi-bidirectional)              â”‚
â”‚ â€¢ During external memory access: Outputs A8-A15               â”‚
â”‚ â€¢ If no external memory: General purpose I/O                  â”‚
â”‚ â€¢ Port latch contents preserved during memory access          â”‚
â”‚ â€¢ Address appears only briefly, then returns to latch value   â”‚
â””â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”˜

P2 AS ADDRESS BUS:
â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€

    â”Œâ”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”
    â”‚  During External Memory Access:             â”‚
    â”‚                                             â”‚
    â”‚  P2.7  P2.6  P2.5  P2.4  P2.3  P2.2  P2.1  P2.0  â”‚
    â”‚   â”‚     â”‚     â”‚     â”‚     â”‚     â”‚     â”‚     â”‚   â”‚
    â”‚  A15   A14   A13   A12   A11   A10   A9    A8   â”‚
    â”‚                                             â”‚
    â”‚  Upper address byte for 64KB addressing     â”‚
    â””â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”˜

    For addresses 0000H-00FFH with MOVX @R0 or @R1:
    â€¢ P2 maintains its latch contents (I/O value)
    â€¢ Only P0 carries A0-A7 and D0-D7
    
    For MOVX @DPTR (16-bit address):
    â€¢ P2 outputs DPH (upper address)
    â€¢ P0 outputs DPL (lower address), then data
```

---

## 5. Port 3 (P3)

### 5.1 Port 3 Internal Structure

```
PORT 3 INTERNAL STRUCTURE
â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”

Most complex port - supports alternate functions:

                        VCC
                         â”‚
                    â”Œâ”€â”€â”€â”€â”´â”€â”€â”€â”€â”
                    â”‚Internal â”‚
      Alternate â”€â”€â”€â–ºâ”‚Pull-up  â”‚â—„â”€â”€â”€ Alternate Function
      Func. Out     â”‚  FET    â”‚     Input
                   â””â”€â”€â”€â”€â”¬â”€â”€â”€â”€â”˜
                        â”‚
                        â”œâ”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â–º P3.x (Pin)
                        â”‚
       D â”€â”€â”€â”€â”€â”€â”¬â”€â”€â”€â”€â”€â”€â”€â”¬â”¤
       Q â”€â”€â”€â”€â”€â”€â”¼â”€â”€â”€â”€â”€â”€â”€â”¼â”¤
               â”‚       â”‚â”‚
               â–¼       â–¼â”‚
          â”Œâ”€â”€â”€â”€â”€â”€â”€â” â”Œâ”€â”€â”´â”€â”€â”
          â”‚Output â”‚ â”‚ AND â”‚â—„â”€â”€â”€ Alternate Function Out
          â”‚Buffer â”‚ â””â”€â”€â”€â”€â”€â”˜
          â””â”€â”€â”€â”¬â”€â”€â”€â”˜    â”‚
              â”‚        â”‚
              â–¼        â–¼
             GND     To Pin

Key Features:
â”Œâ”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”
â”‚ â€¢ Internal pull-up (quasi-bidirectional)                       â”‚
â”‚ â€¢ Port latch AND alternate function control pin output         â”‚
â”‚ â€¢ Both must be HIGH for pin to be HIGH                         â”‚
â”‚ â€¢ To use alternate function: Set port latch bit = 1            â”‚
â”‚ â€¢ Alternate function can override port latch                   â”‚
â””â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”˜
```

### 5.2 Port 3 Alternate Functions

```
PORT 3 ALTERNATE FUNCTIONS
â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”

â”Œâ”€â”€â”€â”€â”€â”€â”¬â”€â”€â”€â”€â”€â”€â”¬â”€â”€â”€â”€â”€â”€â”€â”€â”€â”¬â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”
â”‚ Pin  â”‚ Bit  â”‚ Alt Fn  â”‚ Description                            â”‚
â”œâ”€â”€â”€â”€â”€â”€â”¼â”€â”€â”€â”€â”€â”€â”¼â”€â”€â”€â”€â”€â”€â”€â”€â”€â”¼â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”¤
â”‚  10  â”‚ P3.0 â”‚  RXD    â”‚ Serial port Receive Data input         â”‚
â”‚  11  â”‚ P3.1 â”‚  TXD    â”‚ Serial port Transmit Data output       â”‚
â”‚  12  â”‚ P3.2 â”‚  INT0Ì…   â”‚ External Interrupt 0 input (active low)â”‚
â”‚  13  â”‚ P3.3 â”‚  INT1Ì…   â”‚ External Interrupt 1 input (active low)â”‚
â”‚  14  â”‚ P3.4 â”‚  T0     â”‚ Timer 0 external clock/count input     â”‚
â”‚  15  â”‚ P3.5 â”‚  T1     â”‚ Timer 1 external clock/count input     â”‚
â”‚  16  â”‚ P3.6 â”‚  WRÌ…     â”‚ External Data Memory Write strobe      â”‚
â”‚  17  â”‚ P3.7 â”‚  RDÌ…     â”‚ External Data Memory Read strobe       â”‚
â””â”€â”€â”€â”€â”€â”€â”´â”€â”€â”€â”€â”€â”€â”´â”€â”€â”€â”€â”€â”€â”€â”€â”€â”´â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”˜

ALTERNATE FUNCTION DIAGRAM:
â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€

    P3.0 â•â•â•â•¤â•â•â• RXD  â•â•â•â–º Serial Data Input
            â”‚              (from RS-232 driver)
            â”‚
    P3.1 â•â•â•â•¤â•â•â• TXD  â•â•â•â–º Serial Data Output
            â”‚              (to RS-232 driver)
            â”‚
    P3.2 â•â•â•â•¤â•â•â• INT0Ì… â•â•â•â–º External Interrupt 0
            â”‚              (switch, sensor)
            â”‚
    P3.3 â•â•â•â•¤â•â•â• INT1Ì… â•â•â•â–º External Interrupt 1
            â”‚              (switch, sensor)
            â”‚
    P3.4 â•â•â•â•¤â•â•â• T0   â•â•â•â–º Timer 0 Counter Input
            â”‚              (pulse counting)
            â”‚
    P3.5 â•â•â•â•¤â•â•â• T1   â•â•â•â–º Timer 1 Counter Input
            â”‚              (frequency measurement)
            â”‚
    P3.6 â•â•â•â•¤â•â•â• WRÌ…   â•â•â•â–º External RAM Write
            â”‚              (to RAM WÌ…EÌ…)
            â”‚
    P3.7 â•â•â•â•¤â•â•â• RDÌ…   â•â•â•â–º External RAM Read
                           (to RAM OÌ…EÌ…)

USING ALTERNATE FUNCTIONS:
â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€

To use an alternate function, the corresponding
port bit must be set to 1:

    ; Enable serial port
    SETB P3.0         ; RXD enabled
    SETB P3.1         ; TXD enabled
    ; or
    MOV P3, #0FFH     ; All alternate functions enabled
    
    ; Enable external interrupts
    SETB P3.2         ; INT0Ì… pin enabled
    SETB P3.3         ; INT1Ì… pin enabled
    SETB IE.0         ; Enable INT0 interrupt
    SETB IE.2         ; Enable INT1 interrupt
    SETB EA           ; Enable all interrupts

Note: After RESET, P3 = 0FFH, so all alternate
      functions are enabled by default.
```

---

## 6. Port Programming

### 6.1 Read-Modify-Write Operations

```
READ-MODIFY-WRITE ISSUE
â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”

8051 ports have two components:
1. Port LATCH (internal D flip-flop)
2. Port PIN (actual external voltage)

Some instructions read the LATCH, others read the PIN:

â”Œâ”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”
â”‚  Instructions that READ THE LATCH (Safe for R-M-W):           â”‚
â”‚                                                                â”‚
â”‚  ANL Px, A          ORL Px, A          XRL Px, A              â”‚
â”‚  ANL Px, #data      ORL Px, #data      XRL Px, #data          â”‚
â”‚  JBC Px.y, label    CPL Px.y           INC Px                 â”‚
â”‚  CLR Px.y           SETB Px.y          DEC Px                 â”‚
â”‚  DJNZ Px, label     MOV Px.y, C        (and more...)          â”‚
â”‚                                                                â”‚
â”‚  These are SAFE - they modify what's intended.                â”‚
â””â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”˜

â”Œâ”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”
â”‚  Instructions that READ THE PIN:                               â”‚
â”‚                                                                â”‚
â”‚  MOV A, Px          MOV C, Px.y                               â”‚
â”‚  JB Px.y, label     JNB Px.y, label                           â”‚
â”‚                                                                â”‚
â”‚  These read actual pin voltage - OK for input.                â”‚
â””â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”˜

EXAMPLE PROBLEM:
â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€
    ; P1 connected to open-drain device that pulls some pins low
    
    MOV P1, #0FFH     ; Write 1s to latch
    ; External device pulls P1.0 low
    MOV A, P1         ; A = actual pin values = FEH (bit 0 is low)
    MOV P1, A         ; PROBLEM! Writes FEH to latch!
                      ; Now latch bit 0 = 0, stays low forever!

SOLUTION - Use read-modify-write:
â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€
    ; Instead of:
    MOV A, P1         ; Read PIN
    ANL A, #0FEH      ; Mask
    MOV P1, A         ; Write - WRONG!
    
    ; Use:
    ANL P1, #0FEH     ; Reads LATCH, modifies, writes back
                      ; Correct behavior!
```

### 6.2 Input/Output Examples

```
COMPLETE I/O PROGRAMMING EXAMPLES
â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”

1. Basic Output:
â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€
    ; Send data to Port 1
    MOV P1, #55H      ; P1 = 01010101
    MOV P1, #0AAH     ; P1 = 10101010
    
    ; Individual bit control
    SETB P1.0         ; Set bit 0
    CLR P1.7          ; Clear bit 7
    CPL P1.4          ; Complement bit 4

2. Basic Input:
â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€
    ; Read from Port 2
    MOV P2, #0FFH     ; MUST write 1s first!
    MOV A, P2         ; Read port pins
    
    ; Read individual bit
    SETB P1.3         ; Enable input on bit 3
    JB P1.3, HIGH     ; Jump if pin is HIGH
    JNB P1.3, LOW     ; Jump if pin is LOW

3. Mixed I/O (Some bits in, some out):
â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€
    ; P1.0-P1.3 = Output (LEDs)
    ; P1.4-P1.7 = Input (Switches)
    
    MOV P1, #0F0H     ; Lower nibble LOW (LEDs off)
                      ; Upper nibble HIGH (enable input)
    
    ; Read switches and drive LEDs
    MOV A, P1         ; Read all bits
    SWAP A            ; Swap nibbles
    ANL A, #0FH       ; Mask upper nibble
    ANL P1, #0F0H     ; Clear LED bits (keep input bits)
    ORL P1, A         ; Set LED bits from switch values

4. Waiting for Input Change:
â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€
    ; Wait for button press (active low)
    SETB P3.2         ; Enable input
WAIT_PRESS:
    JB P3.2, WAIT_PRESS    ; Loop while HIGH
    
    ; Wait for button release
WAIT_RELEASE:
    JNB P3.2, WAIT_RELEASE ; Loop while LOW

5. Debounced Switch Reading:
â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€
    ; Read switch with debounce delay
READ_SWITCH:
    SETB P1.0         ; Enable input
    JB P1.0, NOT_PRESSED
    
    CALL DELAY_10MS   ; Debounce delay
    JB P1.0, NOT_PRESSED  ; Noise spike
    
    ; Genuine press detected
    SETB F0           ; Set flag
    SJMP DONE
    
NOT_PRESSED:
    CLR F0            ; Clear flag
DONE:
    RET
```

---

## 7. Electrical Characteristics

```
PORT ELECTRICAL SPECIFICATIONS
â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”

â”Œâ”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”¬â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”¬â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”
â”‚ Parameter       â”‚ Value    â”‚ Notes                            â”‚
â”œâ”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”¼â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”¼â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”¤
â”‚ VOL (Output Low)â”‚ 0.45V maxâ”‚ At IOL = 1.6mA (P1, P2, P3)     â”‚
â”‚                 â”‚          â”‚ At IOL = 3.2mA (P0 bus mode)    â”‚
â”œâ”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”¼â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”¼â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”¤
â”‚ VOH (Output High)â”‚ 2.4V minâ”‚ At IOH = -60ÂµA (P1, P2, P3)     â”‚
â”‚ (with pull-up)  â”‚          â”‚ P0 needs external pull-up       â”‚
â”œâ”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”¼â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”¼â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”¤
â”‚ VIL (Input Low) â”‚ 0.8V max â”‚ Voltage recognized as LOW       â”‚
â”œâ”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”¼â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”¼â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”¤
â”‚ VIH (Input High)â”‚ 2.0V min â”‚ Voltage recognized as HIGH      â”‚
â”œâ”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”¼â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”¼â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”¤
â”‚ IOL (Sink Current)â”‚ 1.6mA  â”‚ Per pin (P1, P2, P3)            â”‚
â”‚                 â”‚ 3.2mA    â”‚ Per pin (P0 bus mode)           â”‚
â”œâ”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”¼â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”¼â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”¤
â”‚ Total Port IOL  â”‚ 15mA     â”‚ Maximum per port                â”‚
â”œâ”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”¼â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”¼â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”¤
â”‚ Pull-up Current â”‚ ~60ÂµA    â”‚ Internal FET pull-up            â”‚
â””â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”´â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”´â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”˜

DRIVING LEDS:
â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€

For LED interfacing:

    VCC (5V)            Current calculation:
     â”‚                  I = (VCC - Vf - VOL) / R
    â”Œâ”´â”                 I = (5 - 2 - 0.45) / 330
  R â”‚ â”‚ 330Î©            I â‰ˆ 7.7mA
    â””â”¬â”˜                 
     â”‚                  But port can only sink 1.6mA!
    â”€â”¼â”€                 Use transistor driver for more current
    \â”‚/ LED (Vfâ‰ˆ2V)     Or use LED with lower current (2mA LEDs)
     â–¼                  Or use buffer IC (74LS244, ULN2803)
     â”‚
   P1.x â”€â”˜

For high current loads:
                         VCC
                          â”‚
    P1.x â”€â”€â”€[1K]â”€â”€â”€â”¬â”€â”€â”€â” Load
                   â”‚   â”œâ”€â”€â”¤
                   â”‚  \â”‚  â”‚
                  â”€â”´â”€ â”€â”´â”€â”€â”˜
                  GND    NPN (2N2222)
                         or ULN2803 driver
```

---

## ğŸ“‹ Summary Table

| Port | Address | Pull-up | I/O | Alt Function | Bus Function |
|------|---------|---------|-----|--------------|--------------|
| P0 | 80H | None (open drain) | 8-bit | None | AD0-AD7 |
| P1 | 90H | Internal (~30K) | 8-bit | T2, T2EX (8052) | None |
| P2 | A0H | Internal (~30K) | 8-bit | None | A8-A15 |
| P3 | B0H | Internal (~30K) | 8-bit | RXD,TXD,INT,T0,T1,RD,WR | None |

---

## â“ Quick Revision Questions

1. **Why does Port 0 need external pull-up resistors?**
   <details>
   <summary>Show Answer</summary>
   Port 0 has open-drain outputs with no internal pull-ups. The upper FET only activates during bus operations. For general I/O, external 10K resistors are needed to pull pins HIGH when the N-FET is off.
   </details>

2. **What must you do before reading an I/O port as input?**
   <details>
   <summary>Show Answer</summary>
   Write 1s to the port bits you want to read. This turns off the output N-FET and allows external devices to control the pin voltage. Without writing 1s, a 0 in the latch holds the pin LOW.
   </details>

3. **List all alternate functions of Port 3.**
   <details>
   <summary>Show Answer</summary>
   P3.0=RXD (Serial In), P3.1=TXD (Serial Out), P3.2=INT0Ì… (External Interrupt 0), P3.3=INT1Ì… (External Interrupt 1), P3.4=T0 (Timer 0 Input), P3.5=T1 (Timer 1 Input), P3.6=WRÌ… (RAM Write), P3.7=RDÌ… (RAM Read).
   </details>

4. **What is a "Read-Modify-Write" instruction and why is it important?**
   <details>
   <summary>Show Answer</summary>
   R-M-W instructions (ANL, ORL, XRL to ports, SETB, CLR, CPL on port bits) read the port LATCH, not the PIN. This is important because if an external device pulls a pin low and you use MOV to read/write, you might accidentally write the wrong value back to the latch.
   </details>

5. **How much current can a port pin sink and source?**
   <details>
   <summary>Show Answer</summary>
   Ports 1, 2, 3 can sink 1.6mA per pin (maximum 15mA per port). They can source only about 60ÂµA (weak internal pull-up). Port 0 can sink 3.2mA in bus mode but cannot source any current without external pull-ups.
   </details>

6. **What is the difference between Port 2 as I/O and as address bus?**
   <details>
   <summary>Show Answer</summary>
   As I/O: Port 2 acts like Port 1 with internal pull-ups for general purpose I/O. As Address Bus: During external memory access with MOVX @DPTR, Port 2 outputs the high byte (A8-A15) of the 16-bit address from DPH, overriding the latch contents temporarily.
   </details>

---

## ğŸ§­ Navigation

| Previous | Up | Next |
|----------|-----|------|
| [7.4 Registers & PSW](04-registers-psw.md) | [Unit 7 Index](README.md) | [7.6 Addressing Modes](06-addressing-modes.md) |

---

*[â† Previous: Registers & PSW](04-registers-psw.md) | [Next: Addressing Modes â†’](06-addressing-modes.md)*
