--------------------------------------------------------------------------------
-- Module: order_storage
-- Description: BRAM-based storage for active orders
--
-- Storage: 1024 entries × 130 bits = ~16 KB (4 BRAM36 blocks)
-- Access: Simple Dual-Port (one write port, one read port, same clock)
-- Addressing: Hash of order_ref (lower 10 bits)
--
-- Operations:
--   ADD     : Write new order to BRAM
--   LOOKUP  : Read order by order_ref
--   UPDATE  : Modify existing order (shares, price)
--   DELETE  : Mark order as invalid
--
-- BRAM Template: Simple Dual-Port with One Clock (Xilinx template)
--   Following simple_dual_one_clock.vhd pattern
--------------------------------------------------------------------------------

library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
use IEEE.NUMERIC_STD.ALL;

library work;
use work.order_book_pkg.all;

entity order_storage is
    Port (
        clk     : in  std_logic;
        rst     : in  std_logic;

        -- Write interface (Add/Update/Delete orders)
        wr_en       : in  std_logic;
        wr_addr     : in  std_logic_vector(ORDER_ADDR_WIDTH-1 downto 0);
        wr_order    : in  order_entry_t;

        -- Read interface (Lookup orders)
        rd_en       : in  std_logic;
        rd_addr     : in  std_logic_vector(ORDER_ADDR_WIDTH-1 downto 0);
        rd_order    : out order_entry_t;
        rd_valid    : out std_logic;  -- Read data valid (after 2-cycle latency)

        -- Statistics
        order_count : out unsigned(15 downto 0)  -- Total valid orders
    );
end order_storage;

architecture Behavioral of order_storage is


    -- BRAM clear state machine
    -- On reset, clears all 1024 entries to prevent stale data from previous runs
    -- Takes ~1024 clock cycles (~6.3 µs at 161 MHz)
    type clear_state_t is (CLEAR_IDLE, CLEAR_ACTIVE, CLEAR_DONE);
    signal clear_state : clear_state_t := CLEAR_IDLE;
    signal clear_addr : unsigned(ORDER_ADDR_WIDTH-1 downto 0) := (others => '0');
    signal clearing : std_logic := '0';  -- High during BRAM clear sequence


    -- BRAM storage array (using signal for Simple Dual-Port inference)
    -- Following rams_sdp_record.vhd pattern
    type bram_t is array (0 to MAX_ORDERS-1) of std_logic_vector(129 downto 0);
    signal bram : bram_t := (others => (others => '0'));

    -- Force BRAM inference (not LUTRAM)
    attribute ram_style : string;
    attribute ram_style of bram : signal is "block";

    -- Muxed write port signals (clear OR normal write share single BRAM write port)
    signal bram_wr_en   : std_logic := '0';
    signal bram_wr_addr : std_logic_vector(ORDER_ADDR_WIDTH-1 downto 0) := (others => '0');
    signal bram_wr_data : std_logic_vector(129 downto 0) := (others => '0');

    -- Read pipeline registers (2-cycle latency)
    signal rd_data_stage1 : std_logic_vector(129 downto 0) := (others => '0');
    signal rd_data_stage2 : std_logic_vector(129 downto 0) := (others => '0');
    signal rd_valid_stage1 : std_logic := '0';
    signal rd_valid_stage2 : std_logic := '0';

    -- Order count tracking
    signal order_count_reg : unsigned(15 downto 0) := (others => '0');

    -- Separate storage for valid bits (to avoid read-modify-write on main BRAM)
    -- Small array (1024 bits) can be LUTRAM without issue
    type valid_bits_t is array (0 to MAX_ORDERS-1) of std_logic;
    signal valid_bits : valid_bits_t := (others => '0');

begin

    -- Output assignments
    rd_order <= slv_to_order(rd_data_stage2);
    rd_valid <= rd_valid_stage2;
    order_count <= order_count_reg;



    ------------------------------------------------------------------------
    -- Write Port Mux: Clear OR Normal Write share a single write port
    -- This keeps the BRAM template clean with only one write address source
    ------------------------------------------------------------------------
    process(clk)
    begin
        if rising_edge(clk) then
            if clearing = '1' then
                -- Clear mode: write zeros using clear_addr
                bram_wr_en   <= '1';
                bram_wr_addr <= std_logic_vector(clear_addr);
                bram_wr_data <= (others => '0');
                valid_bits(to_integer(clear_addr)) <= '0';
            elsif wr_en = '1' then
                -- Normal mode: write order data
                bram_wr_en   <= '1';
                bram_wr_addr <= wr_addr;
                bram_wr_data <= order_to_slv(wr_order);
                valid_bits(to_integer(unsigned(wr_addr))) <= wr_order.valid;
            else
                bram_wr_en <= '0';
            end if;
        end if;
    end process;

    ------------------------------------------------------------------------
    -- BRAM Process: Simple Dual-Port, One Clock (Xilinx template)
    -- Port A: Write (from muxed write port)
    -- Port B: Read (registered output)
    -- Both ports in single process for proper BRAM inference
    ------------------------------------------------------------------------
    process(clk)
    begin
        if rising_edge(clk) then
            -- Port A: Write
            if bram_wr_en = '1' then
                bram(to_integer(unsigned(bram_wr_addr))) <= bram_wr_data;
            end if;

            -- Port B: Read (registered output)
            if rd_en = '1' then
                rd_data_stage1 <= bram(to_integer(unsigned(rd_addr)));
                rd_valid_stage1 <= '1';
            else
                rd_valid_stage1 <= '0';
            end if;
        end if;
    end process;

    ------------------------------------------------------------------------
    -- Read Output Pipeline (2-cycle latency)
    -- Stage 1: Already done in BRAM Read Process
    -- Stage 2: Register stage1 data
    ------------------------------------------------------------------------
    process(clk)
    begin
        if rising_edge(clk) then
            if rst = '1' then
                rd_data_stage2 <= (others => '0');
                rd_valid_stage2 <= '0';
            else
                -- Pipeline stage 2: Register stage1 data
                rd_data_stage2 <= rd_data_stage1;
                rd_valid_stage2 <= rd_valid_stage1;
            end if;
        end if;
    end process;

    ------------------------------------------------------------------------
    -- Order Count Tracking
    -- Count valid orders by monitoring writes
    -- Uses separate valid_bits array to avoid read-modify-write on main BRAM
    ------------------------------------------------------------------------
    process(clk)
        variable prev_valid : std_logic;
    begin
        if rising_edge(clk) then
            if rst = '1' then
                order_count_reg <= (others => '0');
            elsif wr_en = '1' then
                -- Read previous valid bit from separate storage (not BRAM)
                prev_valid := valid_bits(to_integer(unsigned(wr_addr)));
                
                -- Check if adding or removing an order
                if wr_order.valid = '1' and prev_valid = '0' then
                    -- Adding new order
                    order_count_reg <= order_count_reg + 1;
                elsif wr_order.valid = '0' and prev_valid = '1' then
                    -- Deleting order
                    if order_count_reg > 0 then
                        order_count_reg <= order_count_reg - 1;
                    end if;
                end if;
                -- If both valid or both invalid, count stays the same (update case)
            end if;
        end if;
    end process;


    ------------------------------------------------------------------------
    -- BRAM Clear State Machine Process
    -- Clears all 1024 entries on reset to prevent stale data
    ------------------------------------------------------------------------
    process(clk)
    begin
        if rising_edge(clk) then
            if rst = '1' then
                clear_state <= CLEAR_ACTIVE;
                clear_addr <= (others => '0');
                clearing <= '1';
            else
                case clear_state is
                    when CLEAR_IDLE =>
                        clearing <= '0';

                    when CLEAR_ACTIVE =>
                        clearing <= '1';
                        if clear_addr = MAX_ORDERS - 1 then
                            clear_state <= CLEAR_DONE;
                        else
                            clear_addr <= clear_addr + 1;
                        end if;

                    when CLEAR_DONE =>
                        clear_state <= CLEAR_IDLE;
                        clearing <= '0';
                        clear_addr <= (others => '0');
                end case;
            end if;

        end if;
    end process;

end Behavioral;
