{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1669845989319 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 21.1.1 Build 850 06/23/2022 SJ Lite Edition " "Version 21.1.1 Build 850 06/23/2022 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1669845989322 ""} { "Info" "IQEXE_START_BANNER_TIME" "Wed Nov 30 17:06:29 2022 " "Processing started: Wed Nov 30 17:06:29 2022" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1669845989322 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1669845989322 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off Dig_Stopwatch -c Dig_Stopwatch " "Command: quartus_map --read_settings_files=on --write_settings_files=off Dig_Stopwatch -c Dig_Stopwatch" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1669845989322 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1669845989963 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1669845989963 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "tflipflop.v 1 1 " "Found 1 design units, including 1 entities, in source file tflipflop.v" { { "Info" "ISGN_ENTITY_NAME" "1 TFF0 " "Found entity 1: TFF0" {  } { { "TFlipflop.v" "" { Text "W:/DLD/Final Project/TFlipflop.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1669845998125 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1669845998125 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "dflipflop.v 2 2 " "Found 2 design units, including 2 entities, in source file dflipflop.v" { { "Info" "ISGN_ENTITY_NAME" "1 DFF0 " "Found entity 1: DFF0" {  } { { "DFlipflop.v" "" { Text "W:/DLD/Final Project/DFlipflop.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1669845998157 ""} { "Info" "ISGN_ENTITY_NAME" "2 DFF4 " "Found entity 2: DFF4" {  } { { "DFlipflop.v" "" { Text "W:/DLD/Final Project/DFlipflop.v" 18 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1669845998157 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1669845998157 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "clk_divider.v 1 1 " "Found 1 design units, including 1 entities, in source file clk_divider.v" { { "Info" "ISGN_ENTITY_NAME" "1 clk_divider " "Found entity 1: clk_divider" {  } { { "Clk_divider.v" "" { Text "W:/DLD/Final Project/Clk_divider.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1669845998179 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1669845998179 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "Out1 out1 Stopwatch.v(4) " "Verilog HDL Declaration information at Stopwatch.v(4): object \"Out1\" differs only in case from object \"out1\" in the same scope" {  } { { "Stopwatch.v" "" { Text "W:/DLD/Final Project/Stopwatch.v" 4 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1669845998205 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "Out2 out2 Stopwatch.v(4) " "Verilog HDL Declaration information at Stopwatch.v(4): object \"Out2\" differs only in case from object \"out2\" in the same scope" {  } { { "Stopwatch.v" "" { Text "W:/DLD/Final Project/Stopwatch.v" 4 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1669845998207 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "Out3 out3 Stopwatch.v(4) " "Verilog HDL Declaration information at Stopwatch.v(4): object \"Out3\" differs only in case from object \"out3\" in the same scope" {  } { { "Stopwatch.v" "" { Text "W:/DLD/Final Project/Stopwatch.v" 4 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1669845998207 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "Out4 out4 Stopwatch.v(4) " "Verilog HDL Declaration information at Stopwatch.v(4): object \"Out4\" differs only in case from object \"out4\" in the same scope" {  } { { "Stopwatch.v" "" { Text "W:/DLD/Final Project/Stopwatch.v" 4 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1669845998207 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "stopwatch.v 1 1 " "Found 1 design units, including 1 entities, in source file stopwatch.v" { { "Info" "ISGN_ENTITY_NAME" "1 Dig_Stopwatch " "Found entity 1: Dig_Stopwatch" {  } { { "Stopwatch.v" "" { Text "W:/DLD/Final Project/Stopwatch.v" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1669845998208 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1669845998208 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "rca.v 2 2 " "Found 2 design units, including 2 entities, in source file rca.v" { { "Info" "ISGN_ENTITY_NAME" "1 HA " "Found entity 1: HA" {  } { { "RCA.v" "" { Text "W:/DLD/Final Project/RCA.v" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1669845998216 ""} { "Info" "ISGN_ENTITY_NAME" "2 RCA " "Found entity 2: RCA" {  } { { "RCA.v" "" { Text "W:/DLD/Final Project/RCA.v" 12 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1669845998216 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1669845998216 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "count10.v 1 1 " "Found 1 design units, including 1 entities, in source file count10.v" { { "Info" "ISGN_ENTITY_NAME" "1 Count10 " "Found entity 1: Count10" {  } { { "Count10.v" "" { Text "W:/DLD/Final Project/Count10.v" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1669845998225 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1669845998225 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "count6.v 1 1 " "Found 1 design units, including 1 entities, in source file count6.v" { { "Info" "ISGN_ENTITY_NAME" "1 Count6 " "Found entity 1: Count6" {  } { { "Count6.v" "" { Text "W:/DLD/Final Project/Count6.v" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1669845998234 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1669845998234 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "A a BCD7Segment.v(3) " "Verilog HDL Declaration information at BCD7Segment.v(3): object \"A\" differs only in case from object \"a\" in the same scope" {  } { { "BCD7Segment.v" "" { Text "W:/DLD/Final Project/BCD7Segment.v" 3 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1669845998242 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "B b BCD7Segment.v(3) " "Verilog HDL Declaration information at BCD7Segment.v(3): object \"B\" differs only in case from object \"b\" in the same scope" {  } { { "BCD7Segment.v" "" { Text "W:/DLD/Final Project/BCD7Segment.v" 3 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1669845998244 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "C c BCD7Segment.v(3) " "Verilog HDL Declaration information at BCD7Segment.v(3): object \"C\" differs only in case from object \"c\" in the same scope" {  } { { "BCD7Segment.v" "" { Text "W:/DLD/Final Project/BCD7Segment.v" 3 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1669845998244 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "D d BCD7Segment.v(3) " "Verilog HDL Declaration information at BCD7Segment.v(3): object \"D\" differs only in case from object \"d\" in the same scope" {  } { { "BCD7Segment.v" "" { Text "W:/DLD/Final Project/BCD7Segment.v" 3 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1669845998244 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "bcd7segment.v 1 1 " "Found 1 design units, including 1 entities, in source file bcd7segment.v" { { "Info" "ISGN_ENTITY_NAME" "1 BCD7Segment " "Found entity 1: BCD7Segment" {  } { { "BCD7Segment.v" "" { Text "W:/DLD/Final Project/BCD7Segment.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1669845998244 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1669845998244 ""}
{ "Critical Warning" "WVRFX_VERI_INSTANCE_NEEDS_NAME" "Stopwatch.v(20) " "Verilog HDL Instantiation warning at Stopwatch.v(20): instance has no name" {  } { { "Stopwatch.v" "" { Text "W:/DLD/Final Project/Stopwatch.v" 20 0 0 } }  } 1 10846 "Verilog HDL Instantiation warning at %1!s!: instance has no name" 0 0 "Analysis & Synthesis" 0 -1 1669845998244 ""}
{ "Critical Warning" "WVRFX_VERI_INSTANCE_NEEDS_NAME" "Stopwatch.v(22) " "Verilog HDL Instantiation warning at Stopwatch.v(22): instance has no name" {  } { { "Stopwatch.v" "" { Text "W:/DLD/Final Project/Stopwatch.v" 22 0 0 } }  } 1 10846 "Verilog HDL Instantiation warning at %1!s!: instance has no name" 0 0 "Analysis & Synthesis" 0 -1 1669845998244 ""}
{ "Critical Warning" "WVRFX_VERI_INSTANCE_NEEDS_NAME" "Stopwatch.v(23) " "Verilog HDL Instantiation warning at Stopwatch.v(23): instance has no name" {  } { { "Stopwatch.v" "" { Text "W:/DLD/Final Project/Stopwatch.v" 23 0 0 } }  } 1 10846 "Verilog HDL Instantiation warning at %1!s!: instance has no name" 0 0 "Analysis & Synthesis" 0 -1 1669845998244 ""}
{ "Critical Warning" "WVRFX_VERI_INSTANCE_NEEDS_NAME" "Stopwatch.v(24) " "Verilog HDL Instantiation warning at Stopwatch.v(24): instance has no name" {  } { { "Stopwatch.v" "" { Text "W:/DLD/Final Project/Stopwatch.v" 24 0 0 } }  } 1 10846 "Verilog HDL Instantiation warning at %1!s!: instance has no name" 0 0 "Analysis & Synthesis" 0 -1 1669845998245 ""}
{ "Critical Warning" "WVRFX_VERI_INSTANCE_NEEDS_NAME" "Stopwatch.v(25) " "Verilog HDL Instantiation warning at Stopwatch.v(25): instance has no name" {  } { { "Stopwatch.v" "" { Text "W:/DLD/Final Project/Stopwatch.v" 25 0 0 } }  } 1 10846 "Verilog HDL Instantiation warning at %1!s!: instance has no name" 0 0 "Analysis & Synthesis" 0 -1 1669845998245 ""}
{ "Critical Warning" "WVRFX_VERI_INSTANCE_NEEDS_NAME" "Stopwatch.v(27) " "Verilog HDL Instantiation warning at Stopwatch.v(27): instance has no name" {  } { { "Stopwatch.v" "" { Text "W:/DLD/Final Project/Stopwatch.v" 27 0 0 } }  } 1 10846 "Verilog HDL Instantiation warning at %1!s!: instance has no name" 0 0 "Analysis & Synthesis" 0 -1 1669845998245 ""}
{ "Critical Warning" "WVRFX_VERI_INSTANCE_NEEDS_NAME" "Stopwatch.v(28) " "Verilog HDL Instantiation warning at Stopwatch.v(28): instance has no name" {  } { { "Stopwatch.v" "" { Text "W:/DLD/Final Project/Stopwatch.v" 28 0 0 } }  } 1 10846 "Verilog HDL Instantiation warning at %1!s!: instance has no name" 0 0 "Analysis & Synthesis" 0 -1 1669845998246 ""}
{ "Critical Warning" "WVRFX_VERI_INSTANCE_NEEDS_NAME" "Stopwatch.v(29) " "Verilog HDL Instantiation warning at Stopwatch.v(29): instance has no name" {  } { { "Stopwatch.v" "" { Text "W:/DLD/Final Project/Stopwatch.v" 29 0 0 } }  } 1 10846 "Verilog HDL Instantiation warning at %1!s!: instance has no name" 0 0 "Analysis & Synthesis" 0 -1 1669845998246 ""}
{ "Critical Warning" "WVRFX_VERI_INSTANCE_NEEDS_NAME" "Stopwatch.v(30) " "Verilog HDL Instantiation warning at Stopwatch.v(30): instance has no name" {  } { { "Stopwatch.v" "" { Text "W:/DLD/Final Project/Stopwatch.v" 30 0 0 } }  } 1 10846 "Verilog HDL Instantiation warning at %1!s!: instance has no name" 0 0 "Analysis & Synthesis" 0 -1 1669845998246 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "Dig_Stopwatch " "Elaborating entity \"Dig_Stopwatch\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1669845998348 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "clk_divider clk_divider:comb_9 " "Elaborating entity \"clk_divider\" for hierarchy \"clk_divider:comb_9\"" {  } { { "Stopwatch.v" "comb_9" { Text "W:/DLD/Final Project/Stopwatch.v" 20 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1669845998474 ""}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "clkdiv\[18\] 0 Clk_divider.v(6) " "Net \"clkdiv\[18\]\" at Clk_divider.v(6) has no driver or initial value, using a default initial value '0'" {  } { { "Clk_divider.v" "" { Text "W:/DLD/Final Project/Clk_divider.v" 6 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1669845998485 "|Dig_Stopwatch|clk_divider:comb_7"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "DFF0 clk_divider:comb_9\|DFF0:dff_inst0 " "Elaborating entity \"DFF0\" for hierarchy \"clk_divider:comb_9\|DFF0:dff_inst0\"" {  } { { "Clk_divider.v" "dff_inst0" { Text "W:/DLD/Final Project/Clk_divider.v" 13 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1669845998486 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Count10 Count10:comb_10 " "Elaborating entity \"Count10\" for hierarchy \"Count10:comb_10\"" {  } { { "Stopwatch.v" "comb_10" { Text "W:/DLD/Final Project/Stopwatch.v" 22 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1669845998504 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "DFF4 Count10:comb_10\|DFF4:dff " "Elaborating entity \"DFF4\" for hierarchy \"Count10:comb_10\|DFF4:dff\"" {  } { { "Count10.v" "dff" { Text "W:/DLD/Final Project/Count10.v" 13 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1669845998516 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "RCA Count10:comb_10\|RCA:rca " "Elaborating entity \"RCA\" for hierarchy \"Count10:comb_10\|RCA:rca\"" {  } { { "Count10.v" "rca" { Text "W:/DLD/Final Project/Count10.v" 14 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1669845998530 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "HA Count10:comb_10\|RCA:rca\|HA:u1 " "Elaborating entity \"HA\" for hierarchy \"Count10:comb_10\|RCA:rca\|HA:u1\"" {  } { { "RCA.v" "u1" { Text "W:/DLD/Final Project/RCA.v" 21 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1669845998539 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Count6 Count6:comb_13 " "Elaborating entity \"Count6\" for hierarchy \"Count6:comb_13\"" {  } { { "Stopwatch.v" "comb_13" { Text "W:/DLD/Final Project/Stopwatch.v" 25 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1669845998561 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "BCD7Segment BCD7Segment:comb_14 " "Elaborating entity \"BCD7Segment\" for hierarchy \"BCD7Segment:comb_14\"" {  } { { "Stopwatch.v" "comb_14" { Text "W:/DLD/Final Project/Stopwatch.v" 27 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1669845998579 ""}
{ "Warning" "WSGN_CONNECTIVITY_WARNINGS" "6 " "6 hierarchies have connectivity warnings - see the Connectivity Checks report folder" {  } {  } 0 12241 "%1!d! hierarchies have connectivity warnings - see the Connectivity Checks report folder" 0 0 "Analysis & Synthesis" 0 -1 1669845999295 ""}
{ "Warning" "WMLS_MLS_STUCK_PIN_HDR" "" "Output pins are stuck at VCC or GND" { { "Warning" "WMLS_MLS_STUCK_PIN" "Out1\[0\] GND " "Pin \"Out1\[0\]\" is stuck at GND" {  } { { "Stopwatch.v" "" { Text "W:/DLD/Final Project/Stopwatch.v" 4 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1669845999335 "|Dig_Stopwatch|Out1[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "Out1\[1\] GND " "Pin \"Out1\[1\]\" is stuck at GND" {  } { { "Stopwatch.v" "" { Text "W:/DLD/Final Project/Stopwatch.v" 4 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1669845999335 "|Dig_Stopwatch|Out1[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "Out1\[2\] GND " "Pin \"Out1\[2\]\" is stuck at GND" {  } { { "Stopwatch.v" "" { Text "W:/DLD/Final Project/Stopwatch.v" 4 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1669845999335 "|Dig_Stopwatch|Out1[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "Out1\[3\] GND " "Pin \"Out1\[3\]\" is stuck at GND" {  } { { "Stopwatch.v" "" { Text "W:/DLD/Final Project/Stopwatch.v" 4 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1669845999335 "|Dig_Stopwatch|Out1[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "Out1\[4\] GND " "Pin \"Out1\[4\]\" is stuck at GND" {  } { { "Stopwatch.v" "" { Text "W:/DLD/Final Project/Stopwatch.v" 4 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1669845999335 "|Dig_Stopwatch|Out1[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "Out1\[5\] GND " "Pin \"Out1\[5\]\" is stuck at GND" {  } { { "Stopwatch.v" "" { Text "W:/DLD/Final Project/Stopwatch.v" 4 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1669845999335 "|Dig_Stopwatch|Out1[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "Out1\[6\] VCC " "Pin \"Out1\[6\]\" is stuck at VCC" {  } { { "Stopwatch.v" "" { Text "W:/DLD/Final Project/Stopwatch.v" 4 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1669845999335 "|Dig_Stopwatch|Out1[6]"} { "Warning" "WMLS_MLS_STUCK_PIN" "Out2\[0\] GND " "Pin \"Out2\[0\]\" is stuck at GND" {  } { { "Stopwatch.v" "" { Text "W:/DLD/Final Project/Stopwatch.v" 4 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1669845999335 "|Dig_Stopwatch|Out2[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "Out2\[1\] GND " "Pin \"Out2\[1\]\" is stuck at GND" {  } { { "Stopwatch.v" "" { Text "W:/DLD/Final Project/Stopwatch.v" 4 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1669845999335 "|Dig_Stopwatch|Out2[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "Out2\[2\] GND " "Pin \"Out2\[2\]\" is stuck at GND" {  } { { "Stopwatch.v" "" { Text "W:/DLD/Final Project/Stopwatch.v" 4 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1669845999335 "|Dig_Stopwatch|Out2[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "Out2\[3\] GND " "Pin \"Out2\[3\]\" is stuck at GND" {  } { { "Stopwatch.v" "" { Text "W:/DLD/Final Project/Stopwatch.v" 4 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1669845999335 "|Dig_Stopwatch|Out2[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "Out2\[4\] GND " "Pin \"Out2\[4\]\" is stuck at GND" {  } { { "Stopwatch.v" "" { Text "W:/DLD/Final Project/Stopwatch.v" 4 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1669845999335 "|Dig_Stopwatch|Out2[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "Out2\[5\] GND " "Pin \"Out2\[5\]\" is stuck at GND" {  } { { "Stopwatch.v" "" { Text "W:/DLD/Final Project/Stopwatch.v" 4 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1669845999335 "|Dig_Stopwatch|Out2[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "Out2\[6\] VCC " "Pin \"Out2\[6\]\" is stuck at VCC" {  } { { "Stopwatch.v" "" { Text "W:/DLD/Final Project/Stopwatch.v" 4 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1669845999335 "|Dig_Stopwatch|Out2[6]"} { "Warning" "WMLS_MLS_STUCK_PIN" "Out3\[0\] GND " "Pin \"Out3\[0\]\" is stuck at GND" {  } { { "Stopwatch.v" "" { Text "W:/DLD/Final Project/Stopwatch.v" 4 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1669845999335 "|Dig_Stopwatch|Out3[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "Out3\[1\] GND " "Pin \"Out3\[1\]\" is stuck at GND" {  } { { "Stopwatch.v" "" { Text "W:/DLD/Final Project/Stopwatch.v" 4 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1669845999335 "|Dig_Stopwatch|Out3[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "Out3\[2\] GND " "Pin \"Out3\[2\]\" is stuck at GND" {  } { { "Stopwatch.v" "" { Text "W:/DLD/Final Project/Stopwatch.v" 4 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1669845999335 "|Dig_Stopwatch|Out3[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "Out3\[3\] GND " "Pin \"Out3\[3\]\" is stuck at GND" {  } { { "Stopwatch.v" "" { Text "W:/DLD/Final Project/Stopwatch.v" 4 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1669845999335 "|Dig_Stopwatch|Out3[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "Out3\[4\] GND " "Pin \"Out3\[4\]\" is stuck at GND" {  } { { "Stopwatch.v" "" { Text "W:/DLD/Final Project/Stopwatch.v" 4 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1669845999335 "|Dig_Stopwatch|Out3[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "Out3\[5\] GND " "Pin \"Out3\[5\]\" is stuck at GND" {  } { { "Stopwatch.v" "" { Text "W:/DLD/Final Project/Stopwatch.v" 4 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1669845999335 "|Dig_Stopwatch|Out3[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "Out3\[6\] VCC " "Pin \"Out3\[6\]\" is stuck at VCC" {  } { { "Stopwatch.v" "" { Text "W:/DLD/Final Project/Stopwatch.v" 4 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1669845999335 "|Dig_Stopwatch|Out3[6]"} { "Warning" "WMLS_MLS_STUCK_PIN" "Out4\[0\] GND " "Pin \"Out4\[0\]\" is stuck at GND" {  } { { "Stopwatch.v" "" { Text "W:/DLD/Final Project/Stopwatch.v" 4 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1669845999335 "|Dig_Stopwatch|Out4[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "Out4\[1\] GND " "Pin \"Out4\[1\]\" is stuck at GND" {  } { { "Stopwatch.v" "" { Text "W:/DLD/Final Project/Stopwatch.v" 4 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1669845999335 "|Dig_Stopwatch|Out4[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "Out4\[2\] GND " "Pin \"Out4\[2\]\" is stuck at GND" {  } { { "Stopwatch.v" "" { Text "W:/DLD/Final Project/Stopwatch.v" 4 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1669845999335 "|Dig_Stopwatch|Out4[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "Out4\[3\] GND " "Pin \"Out4\[3\]\" is stuck at GND" {  } { { "Stopwatch.v" "" { Text "W:/DLD/Final Project/Stopwatch.v" 4 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1669845999335 "|Dig_Stopwatch|Out4[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "Out4\[4\] GND " "Pin \"Out4\[4\]\" is stuck at GND" {  } { { "Stopwatch.v" "" { Text "W:/DLD/Final Project/Stopwatch.v" 4 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1669845999335 "|Dig_Stopwatch|Out4[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "Out4\[5\] GND " "Pin \"Out4\[5\]\" is stuck at GND" {  } { { "Stopwatch.v" "" { Text "W:/DLD/Final Project/Stopwatch.v" 4 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1669845999335 "|Dig_Stopwatch|Out4[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "Out4\[6\] VCC " "Pin \"Out4\[6\]\" is stuck at VCC" {  } { { "Stopwatch.v" "" { Text "W:/DLD/Final Project/Stopwatch.v" 4 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1669845999335 "|Dig_Stopwatch|Out4[6]"}  } {  } 0 13024 "Output pins are stuck at VCC or GND" 0 0 "Analysis & Synthesis" 0 -1 1669845999335 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "W:/DLD/Final Project/output_files/Dig_Stopwatch.map.smsg " "Generated suppressed messages file W:/DLD/Final Project/output_files/Dig_Stopwatch.map.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1669845999469 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1669846000148 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1669846000148 ""}
{ "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN_HDR" "2 " "Design contains 2 input pin(s) that do not drive logic" { { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "clk " "No output dependent on input pin \"clk\"" {  } { { "Stopwatch.v" "" { Text "W:/DLD/Final Project/Stopwatch.v" 3 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1669846000421 "|Dig_Stopwatch|clk"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "rst " "No output dependent on input pin \"rst\"" {  } { { "Stopwatch.v" "" { Text "W:/DLD/Final Project/Stopwatch.v" 3 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1669846000421 "|Dig_Stopwatch|rst"}  } {  } 0 21074 "Design contains %1!d! input pin(s) that do not drive logic" 0 0 "Analysis & Synthesis" 0 -1 1669846000421 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "32 " "Implemented 32 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "3 " "Implemented 3 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1669846000421 ""} { "Info" "ICUT_CUT_TM_OPINS" "29 " "Implemented 29 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1669846000421 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1669846000421 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 44 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 44 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4750 " "Peak virtual memory: 4750 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1669846000544 ""} { "Info" "IQEXE_END_BANNER_TIME" "Wed Nov 30 17:06:40 2022 " "Processing ended: Wed Nov 30 17:06:40 2022" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1669846000544 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:11 " "Elapsed time: 00:00:11" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1669846000544 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:23 " "Total CPU time (on all processors): 00:00:23" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1669846000544 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1669846000544 ""}
