---

# DO NOT EDIT!
# Automatically generated via docusaurus-plugin-doxygen by Doxygen.

slug: /api/classes/anonymous-namespace-webassemblytargetmachine-cpp-/webassemblypassconfig
custom_edit_url: null
keywords:
  - doxygen
  - reference
  - class
toc_max_heading_level: 3

---

import CodeBlock from '@theme/CodeBlock'

import DoxygenPage from '@xpack/docusaurus-plugin-doxygen/components/DoxygenPage'
import MemberDefinition from '@xpack/docusaurus-plugin-doxygen/components/MemberDefinition'
import MembersIndex from '@xpack/docusaurus-plugin-doxygen/components/MembersIndex'
import MembersIndexItem from '@xpack/docusaurus-plugin-doxygen/components/MembersIndexItem'
import SectionDefinition from '@xpack/docusaurus-plugin-doxygen/components/SectionDefinition'
import SectionUser from '@xpack/docusaurus-plugin-doxygen/components/SectionUser'

import pluginConfig from '@site/docusaurus-plugin-doxygen-config.json'

# The `WebAssemblyPassConfig` Class Reference

<DoxygenPage pluginConfig={pluginConfig}>

<a href="/docs/api/namespaces/llvm/webassembly">WebAssembly</a> Code Generator <a href="/docs/api/classes/llvm/pass">Pass</a> Configuration Options. <a href="#details">More...</a>

## Declaration

<CodeBlock>class anonymous_namespace{WebAssemblyTargetMachine.cpp}::WebAssemblyPassConfig</CodeBlock>

## Base class

<MembersIndex>

<MembersIndexItem
  type="class"
  name={<><a href="/docs/api/classes/llvm/targetpassconfig">TargetPassConfig</a></>}>
Target-Independent Code Generator <a href="/docs/api/classes/llvm/pass">Pass</a> Configuration Options. <a href="/docs/api/classes/llvm/targetpassconfig/#details">More...</a>
</MembersIndexItem>

</MembersIndex>

## Public Constructors Index

<MembersIndex>

<MembersIndexItem
  name={<><a href="#a0ac785ca646202e2d20beed2eeb06351">WebAssemblyPassConfig</a> (WebAssemblyTargetMachine &amp;TM, PassManagerBase &amp;PM)</>}>
</MembersIndexItem>

</MembersIndex>

## Public Member Functions Index

<MembersIndex>

<MembersIndexItem
  type="bool"
  name={<><a href="#a0ec2f7b926c14185ae68634f64675d50">addGCPasses</a> () override</>}>
addGCPasses - Add late codegen passes that analyze code for garbage collection. <a href="#a0ec2f7b926c14185ae68634f64675d50">More...</a>
</MembersIndexItem>

<MembersIndexItem
  type="bool"
  name={<><a href="#a9cdafbe47c009568275c8908a24275e3">addInstSelector</a> () override</>}>
addInstSelector - This method should install an instruction selector pass, which converts from LLVM code to machine instructions. <a href="#a9cdafbe47c009568275c8908a24275e3">More...</a>
</MembersIndexItem>

<MembersIndexItem
  type="void"
  name={<><a href="#aeb170544eb9997045ad3d9084cccccc0">addIRPasses</a> () override</>}>
Add common target configurable passes that perform LLVM IR to IR transforms following machine independent optimization. <a href="#aeb170544eb9997045ad3d9084cccccc0">More...</a>
</MembersIndexItem>

<MembersIndexItem
  type="void"
  name={<><a href="#a92398eff530e8269aeaa926aa01b7fb5">addISelPrepare</a> () override</>}>
Add common passes that perform LLVM IR to IR transforms in preparation for instruction selection. <a href="#a92398eff530e8269aeaa926aa01b7fb5">More...</a>
</MembersIndexItem>

<MembersIndexItem
  type="void"
  name={<><a href="#a9f6b6d0dd0f7cd87c0f0942670254d75">addOptimizedRegAlloc</a> () override</>}>
addOptimizedRegAlloc - Add passes related to register allocation. <a href="#a9f6b6d0dd0f7cd87c0f0942670254d75">More...</a>
</MembersIndexItem>

<MembersIndexItem
  type="void"
  name={<><a href="#a78f5786247e095df8dd18dbd7325b56d">addPostRegAlloc</a> () override</>}>
This method may be implemented by targets that want to run passes after register allocation pass pipeline but before prolog-epilog insertion. <a href="#a78f5786247e095df8dd18dbd7325b56d">More...</a>
</MembersIndexItem>

<MembersIndexItem
  type="void"
  name={<><a href="#ab4beb7113336e36d1a81ae2ca8ca6d52">addPreEmitPass</a> () override</>}>
This pass may be implemented by targets that want to run passes immediately before machine code is emitted. <a href="#ab4beb7113336e36d1a81ae2ca8ca6d52">More...</a>
</MembersIndexItem>

<MembersIndexItem
  type="bool"
  name={<><a href="#a8f9c04ecca87ed6772df9d6bb27c836b">addPreISel</a> () override</>}>
Methods with trivial inline returns are convenient points in the common codegen pass pipeline where targets may insert passes. <a href="#a8f9c04ecca87ed6772df9d6bb27c836b">More...</a>
</MembersIndexItem>

<MembersIndexItem
  type="bool"
  name={<><a href="#a6c7db547424baa0e88ca233c404a6a1b">addRegAssignAndRewriteFast</a> () override</>}>
Add core register allocator passes which do the actual register assignment and rewriting. <a href="#a6c7db547424baa0e88ca233c404a6a1b">More...</a>
</MembersIndexItem>

<MembersIndexItem
  type="bool"
  name={<><a href="#a04f0d553e3e7b77d295673ff1e44691b">addRegAssignAndRewriteOptimized</a> () override</>}>
</MembersIndexItem>

<MembersIndexItem
  type={<><a href="/docs/api/classes/llvm/functionpass">FunctionPass</a> &#42;</>}
  name={<><a href="#a9eb82e354d23248e7a99cecc1fb98e55">createTargetRegisterAllocator</a> (bool) override</>}>
createTargetRegisterAllocator - Create the register allocator pass for this target at the current optimization level. <a href="#a9eb82e354d23248e7a99cecc1fb98e55">More...</a>
</MembersIndexItem>

<MembersIndexItem
  type={<><a href="/docs/api/classes/llvm/webassemblytargetmachine">WebAssemblyTargetMachine</a> &amp;</>}
  name={<><a href="#ab4d67bca5947563e8d8a263a99f4222d">getWebAssemblyTargetMachine</a> () const</>}>
</MembersIndexItem>

</MembersIndex>

## Description {#details}

<a href="/docs/api/namespaces/llvm/webassembly">WebAssembly</a> Code Generator <a href="/docs/api/classes/llvm/pass">Pass</a> Configuration Options.

Definition at line 351 of file <a href="/docs/api/files/lib/lib/target/lib/target/webassembly/webassemblytargetmachine-cpp">WebAssemblyTargetMachine.cpp</a>.

<SectionDefinition>

## Public Constructors

### WebAssemblyPassConfig() {#a0ac785ca646202e2d20beed2eeb06351}

<MemberDefinition
  prototype={<>anonymous&#95;namespace&#123;WebAssemblyTargetMachine.cpp&#125;::WebAssemblyPassConfig::WebAssemblyPassConfig (<a href="/docs/api/classes/llvm/webassemblytargetmachine">WebAssemblyTargetMachine</a> &amp; TM, <a href="/docs/api/classes/llvm/legacy/passmanagerbase">PassManagerBase</a> &amp; PM)</>}
  labels = {["inline"]}>

Definition at line <a href="/docs/api/files/lib/lib/target/lib/target/webassembly/webassemblytargetmachine-cpp/#l00353">353</a> of file <a href="/docs/api/files/lib/lib/target/lib/target/webassembly/webassemblytargetmachine-cpp">WebAssemblyTargetMachine.cpp</a>.
</MemberDefinition>

</SectionDefinition>

<SectionDefinition>

## Public Member Functions

### addGCPasses() {#a0ec2f7b926c14185ae68634f64675d50}

<MemberDefinition
  prototype={<>bool anonymous&#95;namespace&#123;WebAssemblyTargetMachine.cpp&#125;::WebAssemblyPassConfig::addGCPasses ()</>}
  labels = {["inline", "virtual"]}>
addGCPasses - Add late codegen passes that analyze code for garbage collection.

Add standard GC passes.

This should return true if GC info should be printed after these passes.

Definition at line <a href="/docs/api/files/lib/lib/target/lib/target/webassembly/webassemblytargetmachine-cpp/#l00367">367</a> of file <a href="/docs/api/files/lib/lib/target/lib/target/webassembly/webassemblytargetmachine-cpp">WebAssemblyTargetMachine.cpp</a>.
</MemberDefinition>

### addInstSelector() {#a9cdafbe47c009568275c8908a24275e3}

<MemberDefinition
  prototype="bool WebAssemblyPassConfig::addInstSelector ()"
  labels = {["virtual"]}>
addInstSelector - This method should install an instruction selector pass, which converts from LLVM code to machine instructions.

Definition at line <a href="/docs/api/files/lib/lib/target/lib/target/webassembly/webassemblytargetmachine-cpp/#l00364">364</a> of file <a href="/docs/api/files/lib/lib/target/lib/target/webassembly/webassemblytargetmachine-cpp">WebAssemblyTargetMachine.cpp</a>.
</MemberDefinition>

### addIRPasses() {#aeb170544eb9997045ad3d9084cccccc0}

<MemberDefinition
  prototype="void WebAssemblyPassConfig::addIRPasses ()"
  labels = {["virtual"]}>
Add common target configurable passes that perform LLVM IR to IR transforms following machine independent optimization.

Definition at line <a href="/docs/api/files/lib/lib/target/lib/target/webassembly/webassemblytargetmachine-cpp/#l00362">362</a> of file <a href="/docs/api/files/lib/lib/target/lib/target/webassembly/webassemblytargetmachine-cpp">WebAssemblyTargetMachine.cpp</a>.
</MemberDefinition>

### addISelPrepare() {#a92398eff530e8269aeaa926aa01b7fb5}

<MemberDefinition
  prototype="void WebAssemblyPassConfig::addISelPrepare ()"
  labels = {["virtual"]}>
Add common passes that perform LLVM IR to IR transforms in preparation for instruction selection.

Definition at line <a href="/docs/api/files/lib/lib/target/lib/target/webassembly/webassemblytargetmachine-cpp/#l00363">363</a> of file <a href="/docs/api/files/lib/lib/target/lib/target/webassembly/webassemblytargetmachine-cpp">WebAssemblyTargetMachine.cpp</a>.
</MemberDefinition>

### addOptimizedRegAlloc() {#a9f6b6d0dd0f7cd87c0f0942670254d75}

<MemberDefinition
  prototype="void WebAssemblyPassConfig::addOptimizedRegAlloc ()"
  labels = {["virtual"]}>
addOptimizedRegAlloc - Add passes related to register allocation.

Add standard target-independent passes that are tightly coupled with optimized register allocation, including coalescing, machine instruction scheduling, and register allocation itself.

<a href="/docs/api/classes/llvm/codegentargetmachineimpl">CodeGenTargetMachineImpl</a> provides standard regalloc passes for most targets.

Definition at line <a href="/docs/api/files/lib/lib/target/lib/target/webassembly/webassemblytargetmachine-cpp/#l00365">365</a> of file <a href="/docs/api/files/lib/lib/target/lib/target/webassembly/webassemblytargetmachine-cpp">WebAssemblyTargetMachine.cpp</a>.
</MemberDefinition>

### addPostRegAlloc() {#a78f5786247e095df8dd18dbd7325b56d}

<MemberDefinition
  prototype="void WebAssemblyPassConfig::addPostRegAlloc ()"
  labels = {["virtual"]}>
This method may be implemented by targets that want to run passes after register allocation pass pipeline but before prolog-epilog insertion.

Definition at line <a href="/docs/api/files/lib/lib/target/lib/target/webassembly/webassemblytargetmachine-cpp/#l00366">366</a> of file <a href="/docs/api/files/lib/lib/target/lib/target/webassembly/webassemblytargetmachine-cpp">WebAssemblyTargetMachine.cpp</a>.
</MemberDefinition>

### addPreEmitPass() {#ab4beb7113336e36d1a81ae2ca8ca6d52}

<MemberDefinition
  prototype="void WebAssemblyPassConfig::addPreEmitPass ()"
  labels = {["virtual"]}>
This pass may be implemented by targets that want to run passes immediately before machine code is emitted.

Definition at line <a href="/docs/api/files/lib/lib/target/lib/target/webassembly/webassemblytargetmachine-cpp/#l00368">368</a> of file <a href="/docs/api/files/lib/lib/target/lib/target/webassembly/webassemblytargetmachine-cpp">WebAssemblyTargetMachine.cpp</a>.
</MemberDefinition>

### addPreISel() {#a8f9c04ecca87ed6772df9d6bb27c836b}

<MemberDefinition
  prototype="bool WebAssemblyPassConfig::addPreISel ()"
  labels = {["virtual"]}>
Methods with trivial inline returns are convenient points in the common codegen pass pipeline where targets may insert passes.

Methods with out-of-line standard implementations are major CodeGen stages called by addMachinePasses. Some targets may override major stages when inserting passes is insufficient, but maintaining overriden stages is more work. addPreISelPasses - This method should add any &quot;last minute&quot; LLVM-&gt;LLVM passes (which are run just before instruction selector).

Definition at line <a href="/docs/api/files/lib/lib/target/lib/target/webassembly/webassemblytargetmachine-cpp/#l00369">369</a> of file <a href="/docs/api/files/lib/lib/target/lib/target/webassembly/webassemblytargetmachine-cpp">WebAssemblyTargetMachine.cpp</a>.
</MemberDefinition>

### addRegAssignAndRewriteFast() {#a6c7db547424baa0e88ca233c404a6a1b}

<MemberDefinition
  prototype={<>bool anonymous&#95;namespace&#123;WebAssemblyTargetMachine.cpp&#125;::WebAssemblyPassConfig::addRegAssignAndRewriteFast ()</>}
  labels = {["inline", "virtual"]}>
Add core register allocator passes which do the actual register assignment and rewriting.

<SectionUser title="Returns">
true if any passes were added.
</SectionUser>

Definition at line <a href="/docs/api/files/lib/lib/target/lib/target/webassembly/webassemblytargetmachine-cpp/#l00372">372</a> of file <a href="/docs/api/files/lib/lib/target/lib/target/webassembly/webassemblytargetmachine-cpp">WebAssemblyTargetMachine.cpp</a>.
</MemberDefinition>

### addRegAssignAndRewriteOptimized() {#a04f0d553e3e7b77d295673ff1e44691b}

<MemberDefinition
  prototype={<>bool anonymous&#95;namespace&#123;WebAssemblyTargetMachine.cpp&#125;::WebAssemblyPassConfig::addRegAssignAndRewriteOptimized ()</>}
  labels = {["inline", "virtual"]}>

Definition at line <a href="/docs/api/files/lib/lib/target/lib/target/webassembly/webassemblytargetmachine-cpp/#l00375">375</a> of file <a href="/docs/api/files/lib/lib/target/lib/target/webassembly/webassemblytargetmachine-cpp">WebAssemblyTargetMachine.cpp</a>.
</MemberDefinition>

### createTargetRegisterAllocator() {#a9eb82e354d23248e7a99cecc1fb98e55}

<MemberDefinition
  prototype={<>FunctionPass &#42; WebAssemblyPassConfig::createTargetRegisterAllocator (bool Optimized)</>}
  labels = {["virtual"]}>
createTargetRegisterAllocator - Create the register allocator pass for this target at the current optimization level.

Instantiate the default register allocator pass for this target for either the optimized or unoptimized allocation path.

This will be added to the pass manager by addFastRegAlloc in the unoptimized case or addOptimizedRegAlloc in the optimized case.

A target that uses the standard regalloc pass order for fast or optimized allocation may still override this for per-target regalloc selection. But -regalloc=... always takes precedence.

Definition at line <a href="/docs/api/files/lib/lib/target/lib/target/webassembly/webassemblytargetmachine-cpp/#l00360">360</a> of file <a href="/docs/api/files/lib/lib/target/lib/target/webassembly/webassemblytargetmachine-cpp">WebAssemblyTargetMachine.cpp</a>.
</MemberDefinition>

### getWebAssemblyTargetMachine() {#ab4d67bca5947563e8d8a263a99f4222d}

<MemberDefinition
  prototype={<>WebAssemblyTargetMachine &amp; anonymous&#95;namespace&#123;WebAssemblyTargetMachine.cpp&#125;::WebAssemblyPassConfig::getWebAssemblyTargetMachine () const</>}
  labels = {["inline"]}>

Definition at line <a href="/docs/api/files/lib/lib/target/lib/target/webassembly/webassemblytargetmachine-cpp/#l00356">356</a> of file <a href="/docs/api/files/lib/lib/target/lib/target/webassembly/webassemblytargetmachine-cpp">WebAssemblyTargetMachine.cpp</a>.
</MemberDefinition>

</SectionDefinition>

<hr/>

The documentation for this class was generated from the following file:

<ul>
<li><a href="/docs/api/files/lib/lib/target/lib/target/webassembly/webassemblytargetmachine-cpp">WebAssemblyTargetMachine.cpp</a></li>
</ul>

</DoxygenPage>
