# compile vhdl design source files
vhdl xil_defaultlib  \
"../../../../edit_axis_fifo_v1_0.ip_user_files/bd/design_1/ip/design_1_xbip_dsp48_macro_0_0/sim/design_1_xbip_dsp48_macro_0_0.vhd" \

# Do not sort compile order
nosort
