Release 14.7 - xst P.20131013 (lin64)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.
--> 
Parameter TMPDIR set to /nfs/TUEIEDAprojects/SystemDesign/work/ipxact/benjamin-bordes/DSE/3IP_/3IP/synthesis/xst_temp_dir/


Total REAL time to Xst completion: 6.00 secs
Total CPU time to Xst completion: 0.09 secs
 
--> 

TABLE OF CONTENTS
  1) Synthesis Options Summary
  2) HDL Parsing
  3) HDL Elaboration
  4) HDL Synthesis
       4.1) HDL Synthesis Report
  5) Advanced HDL Synthesis
       5.1) Advanced HDL Synthesis Report
  6) Low Level Synthesis
  7) Partition Report
  8) Design Summary
       8.1) Primitive and Black Box Usage
       8.2) Device utilization summary
       8.3) Partition Resource Summary
       8.4) Timing Report
            8.4.1) Clock Information
            8.4.2) Asynchronous Control Signals Information
            8.4.3) Timing Summary
            8.4.4) Timing Details
            8.4.5) Cross Clock Domains Report


=========================================================================
*                      Synthesis Options Summary                        *
=========================================================================
---- Source Parameters
Input Format                       : MIXED
Input File Name                    : "system_image_filter_top_0_wrapper_xst.prj"
Verilog Include Directory          : {"/nfs/TUEIEDAprojects/SystemDesign/work/ipxact/benjamin-bordes/DSE/3IP_/3IP/pcores/" "/nfs/TUEIEDAprojects/SystemDesign/work/ipxact/benjamin-bordes/DSE/3IP_/3IP/cf_lib/edk/pcores/" "/nfs/tools/xilinx/ise/14.7/ISE_DS/EDK/hw/XilinxBFMinterface/pcores/" "/nfs/tools/xilinx/ise/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/" }

---- Target Parameters
Target Device                      : xc7z020clg484-1
Output File Name                   : "../implementation/system_image_filter_top_0_wrapper.ngc"

---- Source Options
Top Module Name                    : system_image_filter_top_0_wrapper

---- Target Options
Add IO Buffers                     : NO

---- General Options
Optimization Goal                  : speed
Netlist Hierarchy                  : as_optimized
Optimization Effort                : 1
Hierarchy Separator                : /

---- Other Options
Cores Search Directories           : {../implementation}

=========================================================================


=========================================================================
*                          HDL Parsing                                  *
=========================================================================
Analyzing Verilog file "/nfs/TUEIEDAprojects/SystemDesign/work/ipxact/benjamin-bordes/DSE/3IP_/3IP/pcores/image_filter_top_v1_00_a/synhdl/verilog/AXIvideo2Mat_32_1080_1920_16_s.v" into library image_filter_top_v1_00_a
Parsing module <AXIvideo2Mat_32_1080_1920_16_s>.
Analyzing Verilog file "/nfs/TUEIEDAprojects/SystemDesign/work/ipxact/benjamin-bordes/DSE/3IP_/3IP/pcores/image_filter_top_v1_00_a/synhdl/verilog/filter_opr_erode_kernel_16_16_unsigned_char_int_1080_1920_3_3_s_k_buf_0_val_0.v" into library image_filter_top_v1_00_a
Parsing module <filter_opr_erode_kernel_16_16_unsigned_char_int_1080_1920_3_3_s_k_buf_0_val_0_ram>.
Parsing module <filter_opr_erode_kernel_16_16_unsigned_char_int_1080_1920_3_3_s_k_buf_0_val_0>.
Analyzing Verilog file "/nfs/TUEIEDAprojects/SystemDesign/work/ipxact/benjamin-bordes/DSE/3IP_/3IP/pcores/image_filter_top_v1_00_a/synhdl/verilog/filter_opr_erode_kernel_16_16_unsigned_char_int_1080_1920_3_3_s.v" into library image_filter_top_v1_00_a
Parsing module <filter_opr_erode_kernel_16_16_unsigned_char_int_1080_1920_3_3_s>.
Analyzing Verilog file "/nfs/TUEIEDAprojects/SystemDesign/work/ipxact/benjamin-bordes/DSE/3IP_/3IP/pcores/image_filter_top_v1_00_a/synhdl/verilog/Erode_16_16_1080_1920_s.v" into library image_filter_top_v1_00_a
Parsing module <Erode_16_16_1080_1920_s>.
Analyzing Verilog file "/nfs/TUEIEDAprojects/SystemDesign/work/ipxact/benjamin-bordes/DSE/3IP_/3IP/pcores/image_filter_top_v1_00_a/synhdl/verilog/FIFO_image_filter_img_0_cols_V.v" into library image_filter_top_v1_00_a
Parsing module <FIFO_image_filter_img_0_cols_V_shiftReg>.
Parsing module <FIFO_image_filter_img_0_cols_V>.
Analyzing Verilog file "/nfs/TUEIEDAprojects/SystemDesign/work/ipxact/benjamin-bordes/DSE/3IP_/3IP/pcores/image_filter_top_v1_00_a/synhdl/verilog/FIFO_image_filter_img_0_cols_V_channel.v" into library image_filter_top_v1_00_a
Parsing module <FIFO_image_filter_img_0_cols_V_channel_shiftReg>.
Parsing module <FIFO_image_filter_img_0_cols_V_channel>.
Analyzing Verilog file "/nfs/TUEIEDAprojects/SystemDesign/work/ipxact/benjamin-bordes/DSE/3IP_/3IP/pcores/image_filter_top_v1_00_a/synhdl/verilog/FIFO_image_filter_img_0_data_stream_0_V.v" into library image_filter_top_v1_00_a
Parsing module <FIFO_image_filter_img_0_data_stream_0_V_shiftReg>.
Parsing module <FIFO_image_filter_img_0_data_stream_0_V>.
Analyzing Verilog file "/nfs/TUEIEDAprojects/SystemDesign/work/ipxact/benjamin-bordes/DSE/3IP_/3IP/pcores/image_filter_top_v1_00_a/synhdl/verilog/FIFO_image_filter_img_0_data_stream_1_V.v" into library image_filter_top_v1_00_a
Parsing module <FIFO_image_filter_img_0_data_stream_1_V_shiftReg>.
Parsing module <FIFO_image_filter_img_0_data_stream_1_V>.
Analyzing Verilog file "/nfs/TUEIEDAprojects/SystemDesign/work/ipxact/benjamin-bordes/DSE/3IP_/3IP/pcores/image_filter_top_v1_00_a/synhdl/verilog/FIFO_image_filter_img_0_data_stream_2_V.v" into library image_filter_top_v1_00_a
Parsing module <FIFO_image_filter_img_0_data_stream_2_V_shiftReg>.
Parsing module <FIFO_image_filter_img_0_data_stream_2_V>.
Analyzing Verilog file "/nfs/TUEIEDAprojects/SystemDesign/work/ipxact/benjamin-bordes/DSE/3IP_/3IP/pcores/image_filter_top_v1_00_a/synhdl/verilog/FIFO_image_filter_img_0_rows_V.v" into library image_filter_top_v1_00_a
Parsing module <FIFO_image_filter_img_0_rows_V_shiftReg>.
Parsing module <FIFO_image_filter_img_0_rows_V>.
Analyzing Verilog file "/nfs/TUEIEDAprojects/SystemDesign/work/ipxact/benjamin-bordes/DSE/3IP_/3IP/pcores/image_filter_top_v1_00_a/synhdl/verilog/FIFO_image_filter_img_0_rows_V_channel.v" into library image_filter_top_v1_00_a
Parsing module <FIFO_image_filter_img_0_rows_V_channel_shiftReg>.
Parsing module <FIFO_image_filter_img_0_rows_V_channel>.
Analyzing Verilog file "/nfs/TUEIEDAprojects/SystemDesign/work/ipxact/benjamin-bordes/DSE/3IP_/3IP/pcores/image_filter_top_v1_00_a/synhdl/verilog/FIFO_image_filter_img_1_cols_V.v" into library image_filter_top_v1_00_a
Parsing module <FIFO_image_filter_img_1_cols_V_shiftReg>.
Parsing module <FIFO_image_filter_img_1_cols_V>.
Analyzing Verilog file "/nfs/TUEIEDAprojects/SystemDesign/work/ipxact/benjamin-bordes/DSE/3IP_/3IP/pcores/image_filter_top_v1_00_a/synhdl/verilog/FIFO_image_filter_img_1_data_stream_0_V.v" into library image_filter_top_v1_00_a
Parsing module <FIFO_image_filter_img_1_data_stream_0_V_shiftReg>.
Parsing module <FIFO_image_filter_img_1_data_stream_0_V>.
Analyzing Verilog file "/nfs/TUEIEDAprojects/SystemDesign/work/ipxact/benjamin-bordes/DSE/3IP_/3IP/pcores/image_filter_top_v1_00_a/synhdl/verilog/FIFO_image_filter_img_1_data_stream_1_V.v" into library image_filter_top_v1_00_a
Parsing module <FIFO_image_filter_img_1_data_stream_1_V_shiftReg>.
Parsing module <FIFO_image_filter_img_1_data_stream_1_V>.
Analyzing Verilog file "/nfs/TUEIEDAprojects/SystemDesign/work/ipxact/benjamin-bordes/DSE/3IP_/3IP/pcores/image_filter_top_v1_00_a/synhdl/verilog/FIFO_image_filter_img_1_data_stream_2_V.v" into library image_filter_top_v1_00_a
Parsing module <FIFO_image_filter_img_1_data_stream_2_V_shiftReg>.
Parsing module <FIFO_image_filter_img_1_data_stream_2_V>.
Analyzing Verilog file "/nfs/TUEIEDAprojects/SystemDesign/work/ipxact/benjamin-bordes/DSE/3IP_/3IP/pcores/image_filter_top_v1_00_a/synhdl/verilog/FIFO_image_filter_img_1_rows_V.v" into library image_filter_top_v1_00_a
Parsing module <FIFO_image_filter_img_1_rows_V_shiftReg>.
Parsing module <FIFO_image_filter_img_1_rows_V>.
Analyzing Verilog file "/nfs/TUEIEDAprojects/SystemDesign/work/ipxact/benjamin-bordes/DSE/3IP_/3IP/pcores/image_filter_top_v1_00_a/synhdl/verilog/init.v" into library image_filter_top_v1_00_a
Parsing module <init>.
Analyzing Verilog file "/nfs/TUEIEDAprojects/SystemDesign/work/ipxact/benjamin-bordes/DSE/3IP_/3IP/pcores/image_filter_top_v1_00_a/synhdl/verilog/init_1.v" into library image_filter_top_v1_00_a
Parsing module <init_1>.
Analyzing Verilog file "/nfs/TUEIEDAprojects/SystemDesign/work/ipxact/benjamin-bordes/DSE/3IP_/3IP/pcores/image_filter_top_v1_00_a/synhdl/verilog/Mat2AXIvideo_32_1080_1920_16_s.v" into library image_filter_top_v1_00_a
Parsing module <Mat2AXIvideo_32_1080_1920_16_s>.
Analyzing Verilog file "/nfs/TUEIEDAprojects/SystemDesign/work/ipxact/benjamin-bordes/DSE/3IP_/3IP/pcores/image_filter_top_v1_00_a/synhdl/verilog/image_filter.v" into library image_filter_top_v1_00_a
Parsing module <image_filter>.
Analyzing Verilog file "/nfs/TUEIEDAprojects/SystemDesign/work/ipxact/benjamin-bordes/DSE/3IP_/3IP/pcores/image_filter_top_v1_00_a/synhdl/verilog/image_filter_ap_rst_if.v" into library image_filter_top_v1_00_a
Parsing module <image_filter_ap_rst_if>.
Analyzing Verilog file "/nfs/TUEIEDAprojects/SystemDesign/work/ipxact/benjamin-bordes/DSE/3IP_/3IP/pcores/image_filter_top_v1_00_a/synhdl/verilog/image_filter_CONTROL_BUS_if.v" into library image_filter_top_v1_00_a
Parsing module <image_filter_CONTROL_BUS_if>.
Analyzing Verilog file "/nfs/TUEIEDAprojects/SystemDesign/work/ipxact/benjamin-bordes/DSE/3IP_/3IP/pcores/image_filter_top_v1_00_a/synhdl/verilog/image_filter_INPUT_STREAM_if.v" into library image_filter_top_v1_00_a
Parsing module <image_filter_INPUT_STREAM_if>.
Parsing module <image_filter_INPUT_STREAM_fifo>.
Parsing module <image_filter_INPUT_STREAM_reg_slice>.
Analyzing Verilog file "/nfs/TUEIEDAprojects/SystemDesign/work/ipxact/benjamin-bordes/DSE/3IP_/3IP/pcores/image_filter_top_v1_00_a/synhdl/verilog/image_filter_OUTPUT_STREAM_if.v" into library image_filter_top_v1_00_a
Parsing module <image_filter_OUTPUT_STREAM_if>.
Parsing module <image_filter_OUTPUT_STREAM_fifo>.
Parsing module <image_filter_OUTPUT_STREAM_reg_slice>.
Analyzing Verilog file "/nfs/TUEIEDAprojects/SystemDesign/work/ipxact/benjamin-bordes/DSE/3IP_/3IP/pcores/image_filter_top_v1_00_a/synhdl/verilog/image_filter_top.v" into library image_filter_top_v1_00_a
Parsing module <image_filter_top>.
Analyzing Verilog file "/nfs/TUEIEDAprojects/SystemDesign/work/ipxact/benjamin-bordes/DSE/3IP_/3IP/hdl/system_image_filter_top_0_wrapper.v" into library work
Parsing module <system_image_filter_top_0_wrapper>.

=========================================================================
*                            HDL Elaboration                            *
=========================================================================

Elaborating module <system_image_filter_top_0_wrapper>.

Elaborating module <image_filter_top(C_S_AXI_CONTROL_BUS_ADDR_WIDTH=5,C_S_AXI_CONTROL_BUS_DATA_WIDTH=32)>.

Elaborating module <image_filter>.

Elaborating module <init>.
WARNING:HDLCompiler:413 - "/nfs/TUEIEDAprojects/SystemDesign/work/ipxact/benjamin-bordes/DSE/3IP_/3IP/pcores/image_filter_top_v1_00_a/synhdl/verilog/init.v" Line 213: Result of 32-bit expression is truncated to fit in 1-bit target.

Elaborating module <init_1>.
WARNING:HDLCompiler:413 - "/nfs/TUEIEDAprojects/SystemDesign/work/ipxact/benjamin-bordes/DSE/3IP_/3IP/pcores/image_filter_top_v1_00_a/synhdl/verilog/init_1.v" Line 161: Result of 32-bit expression is truncated to fit in 1-bit target.

Elaborating module <AXIvideo2Mat_32_1080_1920_16_s>.
WARNING:HDLCompiler:413 - "/nfs/TUEIEDAprojects/SystemDesign/work/ipxact/benjamin-bordes/DSE/3IP_/3IP/pcores/image_filter_top_v1_00_a/synhdl/verilog/AXIvideo2Mat_32_1080_1920_16_s.v" Line 540: Result of 32-bit expression is truncated to fit in 3-bit target.

Elaborating module <Erode_16_16_1080_1920_s>.

Elaborating module <filter_opr_erode_kernel_16_16_unsigned_char_int_1080_1920_3_3_s>.

Elaborating module <filter_opr_erode_kernel_16_16_unsigned_char_int_1080_1920_3_3_s_k_buf_0_val_0(DataWidth=8,AddressRange=1920,AddressWidth=11)>.

Elaborating module <filter_opr_erode_kernel_16_16_unsigned_char_int_1080_1920_3_3_s_k_buf_0_val_0_ram>.
WARNING:HDLCompiler:413 - "/nfs/TUEIEDAprojects/SystemDesign/work/ipxact/benjamin-bordes/DSE/3IP_/3IP/pcores/image_filter_top_v1_00_a/synhdl/verilog/filter_opr_erode_kernel_16_16_unsigned_char_int_1080_1920_3_3_s.v" Line 1653: Result of 64-bit expression is truncated to fit in 11-bit target.
WARNING:HDLCompiler:413 - "/nfs/TUEIEDAprojects/SystemDesign/work/ipxact/benjamin-bordes/DSE/3IP_/3IP/pcores/image_filter_top_v1_00_a/synhdl/verilog/filter_opr_erode_kernel_16_16_unsigned_char_int_1080_1920_3_3_s.v" Line 1661: Result of 64-bit expression is truncated to fit in 11-bit target.
WARNING:HDLCompiler:413 - "/nfs/TUEIEDAprojects/SystemDesign/work/ipxact/benjamin-bordes/DSE/3IP_/3IP/pcores/image_filter_top_v1_00_a/synhdl/verilog/filter_opr_erode_kernel_16_16_unsigned_char_int_1080_1920_3_3_s.v" Line 1669: Result of 64-bit expression is truncated to fit in 11-bit target.
WARNING:HDLCompiler:413 - "/nfs/TUEIEDAprojects/SystemDesign/work/ipxact/benjamin-bordes/DSE/3IP_/3IP/pcores/image_filter_top_v1_00_a/synhdl/verilog/filter_opr_erode_kernel_16_16_unsigned_char_int_1080_1920_3_3_s.v" Line 1677: Result of 64-bit expression is truncated to fit in 11-bit target.
WARNING:HDLCompiler:413 - "/nfs/TUEIEDAprojects/SystemDesign/work/ipxact/benjamin-bordes/DSE/3IP_/3IP/pcores/image_filter_top_v1_00_a/synhdl/verilog/filter_opr_erode_kernel_16_16_unsigned_char_int_1080_1920_3_3_s.v" Line 1685: Result of 64-bit expression is truncated to fit in 11-bit target.
WARNING:HDLCompiler:413 - "/nfs/TUEIEDAprojects/SystemDesign/work/ipxact/benjamin-bordes/DSE/3IP_/3IP/pcores/image_filter_top_v1_00_a/synhdl/verilog/filter_opr_erode_kernel_16_16_unsigned_char_int_1080_1920_3_3_s.v" Line 1693: Result of 64-bit expression is truncated to fit in 11-bit target.
WARNING:HDLCompiler:413 - "/nfs/TUEIEDAprojects/SystemDesign/work/ipxact/benjamin-bordes/DSE/3IP_/3IP/pcores/image_filter_top_v1_00_a/synhdl/verilog/filter_opr_erode_kernel_16_16_unsigned_char_int_1080_1920_3_3_s.v" Line 1701: Result of 64-bit expression is truncated to fit in 11-bit target.
WARNING:HDLCompiler:413 - "/nfs/TUEIEDAprojects/SystemDesign/work/ipxact/benjamin-bordes/DSE/3IP_/3IP/pcores/image_filter_top_v1_00_a/synhdl/verilog/filter_opr_erode_kernel_16_16_unsigned_char_int_1080_1920_3_3_s.v" Line 1709: Result of 64-bit expression is truncated to fit in 11-bit target.
WARNING:HDLCompiler:413 - "/nfs/TUEIEDAprojects/SystemDesign/work/ipxact/benjamin-bordes/DSE/3IP_/3IP/pcores/image_filter_top_v1_00_a/synhdl/verilog/filter_opr_erode_kernel_16_16_unsigned_char_int_1080_1920_3_3_s.v" Line 1717: Result of 64-bit expression is truncated to fit in 11-bit target.
WARNING:HDLCompiler:413 - "/nfs/TUEIEDAprojects/SystemDesign/work/ipxact/benjamin-bordes/DSE/3IP_/3IP/pcores/image_filter_top_v1_00_a/synhdl/verilog/filter_opr_erode_kernel_16_16_unsigned_char_int_1080_1920_3_3_s.v" Line 3227: Result of 64-bit expression is truncated to fit in 11-bit target.
WARNING:HDLCompiler:413 - "/nfs/TUEIEDAprojects/SystemDesign/work/ipxact/benjamin-bordes/DSE/3IP_/3IP/pcores/image_filter_top_v1_00_a/synhdl/verilog/filter_opr_erode_kernel_16_16_unsigned_char_int_1080_1920_3_3_s.v" Line 3229: Result of 64-bit expression is truncated to fit in 11-bit target.
WARNING:HDLCompiler:413 - "/nfs/TUEIEDAprojects/SystemDesign/work/ipxact/benjamin-bordes/DSE/3IP_/3IP/pcores/image_filter_top_v1_00_a/synhdl/verilog/filter_opr_erode_kernel_16_16_unsigned_char_int_1080_1920_3_3_s.v" Line 3231: Result of 64-bit expression is truncated to fit in 11-bit target.
WARNING:HDLCompiler:413 - "/nfs/TUEIEDAprojects/SystemDesign/work/ipxact/benjamin-bordes/DSE/3IP_/3IP/pcores/image_filter_top_v1_00_a/synhdl/verilog/filter_opr_erode_kernel_16_16_unsigned_char_int_1080_1920_3_3_s.v" Line 3234: Result of 64-bit expression is truncated to fit in 11-bit target.
WARNING:HDLCompiler:413 - "/nfs/TUEIEDAprojects/SystemDesign/work/ipxact/benjamin-bordes/DSE/3IP_/3IP/pcores/image_filter_top_v1_00_a/synhdl/verilog/filter_opr_erode_kernel_16_16_unsigned_char_int_1080_1920_3_3_s.v" Line 3275: Result of 64-bit expression is truncated to fit in 11-bit target.
WARNING:HDLCompiler:413 - "/nfs/TUEIEDAprojects/SystemDesign/work/ipxact/benjamin-bordes/DSE/3IP_/3IP/pcores/image_filter_top_v1_00_a/synhdl/verilog/filter_opr_erode_kernel_16_16_unsigned_char_int_1080_1920_3_3_s.v" Line 3277: Result of 64-bit expression is truncated to fit in 11-bit target.
WARNING:HDLCompiler:413 - "/nfs/TUEIEDAprojects/SystemDesign/work/ipxact/benjamin-bordes/DSE/3IP_/3IP/pcores/image_filter_top_v1_00_a/synhdl/verilog/filter_opr_erode_kernel_16_16_unsigned_char_int_1080_1920_3_3_s.v" Line 3279: Result of 64-bit expression is truncated to fit in 11-bit target.
WARNING:HDLCompiler:413 - "/nfs/TUEIEDAprojects/SystemDesign/work/ipxact/benjamin-bordes/DSE/3IP_/3IP/pcores/image_filter_top_v1_00_a/synhdl/verilog/filter_opr_erode_kernel_16_16_unsigned_char_int_1080_1920_3_3_s.v" Line 3281: Result of 64-bit expression is truncated to fit in 11-bit target.
WARNING:HDLCompiler:413 - "/nfs/TUEIEDAprojects/SystemDesign/work/ipxact/benjamin-bordes/DSE/3IP_/3IP/pcores/image_filter_top_v1_00_a/synhdl/verilog/filter_opr_erode_kernel_16_16_unsigned_char_int_1080_1920_3_3_s.v" Line 3284: Result of 64-bit expression is truncated to fit in 11-bit target.
WARNING:HDLCompiler:413 - "/nfs/TUEIEDAprojects/SystemDesign/work/ipxact/benjamin-bordes/DSE/3IP_/3IP/pcores/image_filter_top_v1_00_a/synhdl/verilog/filter_opr_erode_kernel_16_16_unsigned_char_int_1080_1920_3_3_s.v" Line 3325: Result of 64-bit expression is truncated to fit in 11-bit target.
WARNING:HDLCompiler:413 - "/nfs/TUEIEDAprojects/SystemDesign/work/ipxact/benjamin-bordes/DSE/3IP_/3IP/pcores/image_filter_top_v1_00_a/synhdl/verilog/filter_opr_erode_kernel_16_16_unsigned_char_int_1080_1920_3_3_s.v" Line 3327: Result of 64-bit expression is truncated to fit in 11-bit target.
WARNING:HDLCompiler:413 - "/nfs/TUEIEDAprojects/SystemDesign/work/ipxact/benjamin-bordes/DSE/3IP_/3IP/pcores/image_filter_top_v1_00_a/synhdl/verilog/filter_opr_erode_kernel_16_16_unsigned_char_int_1080_1920_3_3_s.v" Line 3329: Result of 64-bit expression is truncated to fit in 11-bit target.
WARNING:HDLCompiler:413 - "/nfs/TUEIEDAprojects/SystemDesign/work/ipxact/benjamin-bordes/DSE/3IP_/3IP/pcores/image_filter_top_v1_00_a/synhdl/verilog/filter_opr_erode_kernel_16_16_unsigned_char_int_1080_1920_3_3_s.v" Line 3331: Result of 64-bit expression is truncated to fit in 11-bit target.
WARNING:HDLCompiler:413 - "/nfs/TUEIEDAprojects/SystemDesign/work/ipxact/benjamin-bordes/DSE/3IP_/3IP/pcores/image_filter_top_v1_00_a/synhdl/verilog/filter_opr_erode_kernel_16_16_unsigned_char_int_1080_1920_3_3_s.v" Line 3334: Result of 64-bit expression is truncated to fit in 11-bit target.
WARNING:HDLCompiler:413 - "/nfs/TUEIEDAprojects/SystemDesign/work/ipxact/benjamin-bordes/DSE/3IP_/3IP/pcores/image_filter_top_v1_00_a/synhdl/verilog/filter_opr_erode_kernel_16_16_unsigned_char_int_1080_1920_3_3_s.v" Line 3375: Result of 64-bit expression is truncated to fit in 11-bit target.
WARNING:HDLCompiler:413 - "/nfs/TUEIEDAprojects/SystemDesign/work/ipxact/benjamin-bordes/DSE/3IP_/3IP/pcores/image_filter_top_v1_00_a/synhdl/verilog/filter_opr_erode_kernel_16_16_unsigned_char_int_1080_1920_3_3_s.v" Line 3377: Result of 64-bit expression is truncated to fit in 11-bit target.
WARNING:HDLCompiler:413 - "/nfs/TUEIEDAprojects/SystemDesign/work/ipxact/benjamin-bordes/DSE/3IP_/3IP/pcores/image_filter_top_v1_00_a/synhdl/verilog/filter_opr_erode_kernel_16_16_unsigned_char_int_1080_1920_3_3_s.v" Line 3379: Result of 64-bit expression is truncated to fit in 11-bit target.
WARNING:HDLCompiler:413 - "/nfs/TUEIEDAprojects/SystemDesign/work/ipxact/benjamin-bordes/DSE/3IP_/3IP/pcores/image_filter_top_v1_00_a/synhdl/verilog/filter_opr_erode_kernel_16_16_unsigned_char_int_1080_1920_3_3_s.v" Line 3382: Result of 64-bit expression is truncated to fit in 11-bit target.
WARNING:HDLCompiler:413 - "/nfs/TUEIEDAprojects/SystemDesign/work/ipxact/benjamin-bordes/DSE/3IP_/3IP/pcores/image_filter_top_v1_00_a/synhdl/verilog/filter_opr_erode_kernel_16_16_unsigned_char_int_1080_1920_3_3_s.v" Line 3423: Result of 64-bit expression is truncated to fit in 11-bit target.
WARNING:HDLCompiler:413 - "/nfs/TUEIEDAprojects/SystemDesign/work/ipxact/benjamin-bordes/DSE/3IP_/3IP/pcores/image_filter_top_v1_00_a/synhdl/verilog/filter_opr_erode_kernel_16_16_unsigned_char_int_1080_1920_3_3_s.v" Line 3425: Result of 64-bit expression is truncated to fit in 11-bit target.
WARNING:HDLCompiler:413 - "/nfs/TUEIEDAprojects/SystemDesign/work/ipxact/benjamin-bordes/DSE/3IP_/3IP/pcores/image_filter_top_v1_00_a/synhdl/verilog/filter_opr_erode_kernel_16_16_unsigned_char_int_1080_1920_3_3_s.v" Line 3427: Result of 64-bit expression is truncated to fit in 11-bit target.
WARNING:HDLCompiler:413 - "/nfs/TUEIEDAprojects/SystemDesign/work/ipxact/benjamin-bordes/DSE/3IP_/3IP/pcores/image_filter_top_v1_00_a/synhdl/verilog/filter_opr_erode_kernel_16_16_unsigned_char_int_1080_1920_3_3_s.v" Line 3429: Result of 64-bit expression is truncated to fit in 11-bit target.
WARNING:HDLCompiler:413 - "/nfs/TUEIEDAprojects/SystemDesign/work/ipxact/benjamin-bordes/DSE/3IP_/3IP/pcores/image_filter_top_v1_00_a/synhdl/verilog/filter_opr_erode_kernel_16_16_unsigned_char_int_1080_1920_3_3_s.v" Line 3432: Result of 64-bit expression is truncated to fit in 11-bit target.
WARNING:HDLCompiler:413 - "/nfs/TUEIEDAprojects/SystemDesign/work/ipxact/benjamin-bordes/DSE/3IP_/3IP/pcores/image_filter_top_v1_00_a/synhdl/verilog/filter_opr_erode_kernel_16_16_unsigned_char_int_1080_1920_3_3_s.v" Line 3473: Result of 64-bit expression is truncated to fit in 11-bit target.
WARNING:HDLCompiler:413 - "/nfs/TUEIEDAprojects/SystemDesign/work/ipxact/benjamin-bordes/DSE/3IP_/3IP/pcores/image_filter_top_v1_00_a/synhdl/verilog/filter_opr_erode_kernel_16_16_unsigned_char_int_1080_1920_3_3_s.v" Line 3475: Result of 64-bit expression is truncated to fit in 11-bit target.
WARNING:HDLCompiler:413 - "/nfs/TUEIEDAprojects/SystemDesign/work/ipxact/benjamin-bordes/DSE/3IP_/3IP/pcores/image_filter_top_v1_00_a/synhdl/verilog/filter_opr_erode_kernel_16_16_unsigned_char_int_1080_1920_3_3_s.v" Line 3477: Result of 64-bit expression is truncated to fit in 11-bit target.
WARNING:HDLCompiler:413 - "/nfs/TUEIEDAprojects/SystemDesign/work/ipxact/benjamin-bordes/DSE/3IP_/3IP/pcores/image_filter_top_v1_00_a/synhdl/verilog/filter_opr_erode_kernel_16_16_unsigned_char_int_1080_1920_3_3_s.v" Line 3479: Result of 64-bit expression is truncated to fit in 11-bit target.
WARNING:HDLCompiler:413 - "/nfs/TUEIEDAprojects/SystemDesign/work/ipxact/benjamin-bordes/DSE/3IP_/3IP/pcores/image_filter_top_v1_00_a/synhdl/verilog/filter_opr_erode_kernel_16_16_unsigned_char_int_1080_1920_3_3_s.v" Line 3482: Result of 64-bit expression is truncated to fit in 11-bit target.
WARNING:HDLCompiler:413 - "/nfs/TUEIEDAprojects/SystemDesign/work/ipxact/benjamin-bordes/DSE/3IP_/3IP/pcores/image_filter_top_v1_00_a/synhdl/verilog/filter_opr_erode_kernel_16_16_unsigned_char_int_1080_1920_3_3_s.v" Line 3523: Result of 64-bit expression is truncated to fit in 11-bit target.
WARNING:HDLCompiler:413 - "/nfs/TUEIEDAprojects/SystemDesign/work/ipxact/benjamin-bordes/DSE/3IP_/3IP/pcores/image_filter_top_v1_00_a/synhdl/verilog/filter_opr_erode_kernel_16_16_unsigned_char_int_1080_1920_3_3_s.v" Line 3525: Result of 64-bit expression is truncated to fit in 11-bit target.
WARNING:HDLCompiler:413 - "/nfs/TUEIEDAprojects/SystemDesign/work/ipxact/benjamin-bordes/DSE/3IP_/3IP/pcores/image_filter_top_v1_00_a/synhdl/verilog/filter_opr_erode_kernel_16_16_unsigned_char_int_1080_1920_3_3_s.v" Line 3527: Result of 64-bit expression is truncated to fit in 11-bit target.
WARNING:HDLCompiler:413 - "/nfs/TUEIEDAprojects/SystemDesign/work/ipxact/benjamin-bordes/DSE/3IP_/3IP/pcores/image_filter_top_v1_00_a/synhdl/verilog/filter_opr_erode_kernel_16_16_unsigned_char_int_1080_1920_3_3_s.v" Line 3530: Result of 64-bit expression is truncated to fit in 11-bit target.
WARNING:HDLCompiler:413 - "/nfs/TUEIEDAprojects/SystemDesign/work/ipxact/benjamin-bordes/DSE/3IP_/3IP/pcores/image_filter_top_v1_00_a/synhdl/verilog/filter_opr_erode_kernel_16_16_unsigned_char_int_1080_1920_3_3_s.v" Line 3571: Result of 64-bit expression is truncated to fit in 11-bit target.
WARNING:HDLCompiler:413 - "/nfs/TUEIEDAprojects/SystemDesign/work/ipxact/benjamin-bordes/DSE/3IP_/3IP/pcores/image_filter_top_v1_00_a/synhdl/verilog/filter_opr_erode_kernel_16_16_unsigned_char_int_1080_1920_3_3_s.v" Line 3573: Result of 64-bit expression is truncated to fit in 11-bit target.
WARNING:HDLCompiler:413 - "/nfs/TUEIEDAprojects/SystemDesign/work/ipxact/benjamin-bordes/DSE/3IP_/3IP/pcores/image_filter_top_v1_00_a/synhdl/verilog/filter_opr_erode_kernel_16_16_unsigned_char_int_1080_1920_3_3_s.v" Line 3575: Result of 64-bit expression is truncated to fit in 11-bit target.
WARNING:HDLCompiler:413 - "/nfs/TUEIEDAprojects/SystemDesign/work/ipxact/benjamin-bordes/DSE/3IP_/3IP/pcores/image_filter_top_v1_00_a/synhdl/verilog/filter_opr_erode_kernel_16_16_unsigned_char_int_1080_1920_3_3_s.v" Line 3577: Result of 64-bit expression is truncated to fit in 11-bit target.
WARNING:HDLCompiler:413 - "/nfs/TUEIEDAprojects/SystemDesign/work/ipxact/benjamin-bordes/DSE/3IP_/3IP/pcores/image_filter_top_v1_00_a/synhdl/verilog/filter_opr_erode_kernel_16_16_unsigned_char_int_1080_1920_3_3_s.v" Line 3580: Result of 64-bit expression is truncated to fit in 11-bit target.
WARNING:HDLCompiler:413 - "/nfs/TUEIEDAprojects/SystemDesign/work/ipxact/benjamin-bordes/DSE/3IP_/3IP/pcores/image_filter_top_v1_00_a/synhdl/verilog/filter_opr_erode_kernel_16_16_unsigned_char_int_1080_1920_3_3_s.v" Line 3621: Result of 64-bit expression is truncated to fit in 11-bit target.
WARNING:HDLCompiler:413 - "/nfs/TUEIEDAprojects/SystemDesign/work/ipxact/benjamin-bordes/DSE/3IP_/3IP/pcores/image_filter_top_v1_00_a/synhdl/verilog/filter_opr_erode_kernel_16_16_unsigned_char_int_1080_1920_3_3_s.v" Line 3623: Result of 64-bit expression is truncated to fit in 11-bit target.
WARNING:HDLCompiler:413 - "/nfs/TUEIEDAprojects/SystemDesign/work/ipxact/benjamin-bordes/DSE/3IP_/3IP/pcores/image_filter_top_v1_00_a/synhdl/verilog/filter_opr_erode_kernel_16_16_unsigned_char_int_1080_1920_3_3_s.v" Line 3625: Result of 64-bit expression is truncated to fit in 11-bit target.
WARNING:HDLCompiler:413 - "/nfs/TUEIEDAprojects/SystemDesign/work/ipxact/benjamin-bordes/DSE/3IP_/3IP/pcores/image_filter_top_v1_00_a/synhdl/verilog/filter_opr_erode_kernel_16_16_unsigned_char_int_1080_1920_3_3_s.v" Line 3627: Result of 64-bit expression is truncated to fit in 11-bit target.
WARNING:HDLCompiler:413 - "/nfs/TUEIEDAprojects/SystemDesign/work/ipxact/benjamin-bordes/DSE/3IP_/3IP/pcores/image_filter_top_v1_00_a/synhdl/verilog/filter_opr_erode_kernel_16_16_unsigned_char_int_1080_1920_3_3_s.v" Line 3630: Result of 64-bit expression is truncated to fit in 11-bit target.
WARNING:HDLCompiler:413 - "/nfs/TUEIEDAprojects/SystemDesign/work/ipxact/benjamin-bordes/DSE/3IP_/3IP/pcores/image_filter_top_v1_00_a/synhdl/verilog/filter_opr_erode_kernel_16_16_unsigned_char_int_1080_1920_3_3_s.v" Line 3769: Result of 32-bit expression is truncated to fit in 3-bit target.
WARNING:HDLCompiler:413 - "/nfs/TUEIEDAprojects/SystemDesign/work/ipxact/benjamin-bordes/DSE/3IP_/3IP/pcores/image_filter_top_v1_00_a/synhdl/verilog/filter_opr_erode_kernel_16_16_unsigned_char_int_1080_1920_3_3_s.v" Line 3851: Result of 64-bit expression is truncated to fit in 11-bit target.
WARNING:HDLCompiler:413 - "/nfs/TUEIEDAprojects/SystemDesign/work/ipxact/benjamin-bordes/DSE/3IP_/3IP/pcores/image_filter_top_v1_00_a/synhdl/verilog/filter_opr_erode_kernel_16_16_unsigned_char_int_1080_1920_3_3_s.v" Line 3853: Result of 64-bit expression is truncated to fit in 11-bit target.
WARNING:HDLCompiler:413 - "/nfs/TUEIEDAprojects/SystemDesign/work/ipxact/benjamin-bordes/DSE/3IP_/3IP/pcores/image_filter_top_v1_00_a/synhdl/verilog/filter_opr_erode_kernel_16_16_unsigned_char_int_1080_1920_3_3_s.v" Line 3855: Result of 64-bit expression is truncated to fit in 11-bit target.
WARNING:HDLCompiler:413 - "/nfs/TUEIEDAprojects/SystemDesign/work/ipxact/benjamin-bordes/DSE/3IP_/3IP/pcores/image_filter_top_v1_00_a/synhdl/verilog/filter_opr_erode_kernel_16_16_unsigned_char_int_1080_1920_3_3_s.v" Line 3857: Result of 64-bit expression is truncated to fit in 11-bit target.
WARNING:HDLCompiler:413 - "/nfs/TUEIEDAprojects/SystemDesign/work/ipxact/benjamin-bordes/DSE/3IP_/3IP/pcores/image_filter_top_v1_00_a/synhdl/verilog/filter_opr_erode_kernel_16_16_unsigned_char_int_1080_1920_3_3_s.v" Line 3859: Result of 64-bit expression is truncated to fit in 11-bit target.
WARNING:HDLCompiler:413 - "/nfs/TUEIEDAprojects/SystemDesign/work/ipxact/benjamin-bordes/DSE/3IP_/3IP/pcores/image_filter_top_v1_00_a/synhdl/verilog/filter_opr_erode_kernel_16_16_unsigned_char_int_1080_1920_3_3_s.v" Line 3861: Result of 64-bit expression is truncated to fit in 11-bit target.
WARNING:HDLCompiler:413 - "/nfs/TUEIEDAprojects/SystemDesign/work/ipxact/benjamin-bordes/DSE/3IP_/3IP/pcores/image_filter_top_v1_00_a/synhdl/verilog/filter_opr_erode_kernel_16_16_unsigned_char_int_1080_1920_3_3_s.v" Line 3863: Result of 64-bit expression is truncated to fit in 11-bit target.
WARNING:HDLCompiler:413 - "/nfs/TUEIEDAprojects/SystemDesign/work/ipxact/benjamin-bordes/DSE/3IP_/3IP/pcores/image_filter_top_v1_00_a/synhdl/verilog/filter_opr_erode_kernel_16_16_unsigned_char_int_1080_1920_3_3_s.v" Line 3865: Result of 64-bit expression is truncated to fit in 11-bit target.
WARNING:HDLCompiler:413 - "/nfs/TUEIEDAprojects/SystemDesign/work/ipxact/benjamin-bordes/DSE/3IP_/3IP/pcores/image_filter_top_v1_00_a/synhdl/verilog/filter_opr_erode_kernel_16_16_unsigned_char_int_1080_1920_3_3_s.v" Line 3867: Result of 64-bit expression is truncated to fit in 11-bit target.
WARNING:HDLCompiler:1127 - "/nfs/TUEIEDAprojects/SystemDesign/work/ipxact/benjamin-bordes/DSE/3IP_/3IP/pcores/image_filter_top_v1_00_a/synhdl/verilog/Erode_16_16_1080_1920_s.v" Line 286: Assignment to grp_filter_opr_erode_kernel_16_16_unsigned_char_int_1080_1920_3_3_s_fu_420_ap_idle ignored, since the identifier is never used
WARNING:HDLCompiler:413 - "/nfs/TUEIEDAprojects/SystemDesign/work/ipxact/benjamin-bordes/DSE/3IP_/3IP/pcores/image_filter_top_v1_00_a/synhdl/verilog/Erode_16_16_1080_1920_s.v" Line 952: Result of 32-bit expression is truncated to fit in 3-bit target.

Elaborating module <Mat2AXIvideo_32_1080_1920_16_s>.
WARNING:HDLCompiler:413 - "/nfs/TUEIEDAprojects/SystemDesign/work/ipxact/benjamin-bordes/DSE/3IP_/3IP/pcores/image_filter_top_v1_00_a/synhdl/verilog/Mat2AXIvideo_32_1080_1920_16_s.v" Line 350: Result of 32-bit expression is truncated to fit in 2-bit target.

Elaborating module <FIFO_image_filter_img_0_rows_V>.
WARNING:HDLCompiler:413 - "/nfs/TUEIEDAprojects/SystemDesign/work/ipxact/benjamin-bordes/DSE/3IP_/3IP/pcores/image_filter_top_v1_00_a/synhdl/verilog/FIFO_image_filter_img_0_rows_V.v" Line 94: Result of 32-bit expression is truncated to fit in 3-bit target.
WARNING:HDLCompiler:413 - "/nfs/TUEIEDAprojects/SystemDesign/work/ipxact/benjamin-bordes/DSE/3IP_/3IP/pcores/image_filter_top_v1_00_a/synhdl/verilog/FIFO_image_filter_img_0_rows_V.v" Line 102: Result of 4-bit expression is truncated to fit in 3-bit target.

Elaborating module <FIFO_image_filter_img_0_rows_V_shiftReg(DATA_WIDTH=32'b01100,ADDR_WIDTH=32'b010,DEPTH=32'b011)>.

Elaborating module <FIFO_image_filter_img_0_rows_V_channel>.
WARNING:HDLCompiler:413 - "/nfs/TUEIEDAprojects/SystemDesign/work/ipxact/benjamin-bordes/DSE/3IP_/3IP/pcores/image_filter_top_v1_00_a/synhdl/verilog/FIFO_image_filter_img_0_rows_V_channel.v" Line 94: Result of 32-bit expression is truncated to fit in 3-bit target.
WARNING:HDLCompiler:413 - "/nfs/TUEIEDAprojects/SystemDesign/work/ipxact/benjamin-bordes/DSE/3IP_/3IP/pcores/image_filter_top_v1_00_a/synhdl/verilog/FIFO_image_filter_img_0_rows_V_channel.v" Line 102: Result of 4-bit expression is truncated to fit in 3-bit target.

Elaborating module <FIFO_image_filter_img_0_rows_V_channel_shiftReg(DATA_WIDTH=32'b01100,ADDR_WIDTH=32'b010,DEPTH=32'b011)>.

Elaborating module <FIFO_image_filter_img_0_cols_V>.
WARNING:HDLCompiler:413 - "/nfs/TUEIEDAprojects/SystemDesign/work/ipxact/benjamin-bordes/DSE/3IP_/3IP/pcores/image_filter_top_v1_00_a/synhdl/verilog/FIFO_image_filter_img_0_cols_V.v" Line 94: Result of 32-bit expression is truncated to fit in 3-bit target.
WARNING:HDLCompiler:413 - "/nfs/TUEIEDAprojects/SystemDesign/work/ipxact/benjamin-bordes/DSE/3IP_/3IP/pcores/image_filter_top_v1_00_a/synhdl/verilog/FIFO_image_filter_img_0_cols_V.v" Line 102: Result of 4-bit expression is truncated to fit in 3-bit target.

Elaborating module <FIFO_image_filter_img_0_cols_V_shiftReg(DATA_WIDTH=32'b01100,ADDR_WIDTH=32'b010,DEPTH=32'b011)>.

Elaborating module <FIFO_image_filter_img_0_cols_V_channel>.
WARNING:HDLCompiler:413 - "/nfs/TUEIEDAprojects/SystemDesign/work/ipxact/benjamin-bordes/DSE/3IP_/3IP/pcores/image_filter_top_v1_00_a/synhdl/verilog/FIFO_image_filter_img_0_cols_V_channel.v" Line 94: Result of 32-bit expression is truncated to fit in 3-bit target.
WARNING:HDLCompiler:413 - "/nfs/TUEIEDAprojects/SystemDesign/work/ipxact/benjamin-bordes/DSE/3IP_/3IP/pcores/image_filter_top_v1_00_a/synhdl/verilog/FIFO_image_filter_img_0_cols_V_channel.v" Line 102: Result of 4-bit expression is truncated to fit in 3-bit target.

Elaborating module <FIFO_image_filter_img_0_cols_V_channel_shiftReg(DATA_WIDTH=32'b01100,ADDR_WIDTH=32'b010,DEPTH=32'b011)>.

Elaborating module <FIFO_image_filter_img_1_rows_V>.
WARNING:HDLCompiler:413 - "/nfs/TUEIEDAprojects/SystemDesign/work/ipxact/benjamin-bordes/DSE/3IP_/3IP/pcores/image_filter_top_v1_00_a/synhdl/verilog/FIFO_image_filter_img_1_rows_V.v" Line 94: Result of 32-bit expression is truncated to fit in 3-bit target.
WARNING:HDLCompiler:413 - "/nfs/TUEIEDAprojects/SystemDesign/work/ipxact/benjamin-bordes/DSE/3IP_/3IP/pcores/image_filter_top_v1_00_a/synhdl/verilog/FIFO_image_filter_img_1_rows_V.v" Line 102: Result of 4-bit expression is truncated to fit in 3-bit target.

Elaborating module <FIFO_image_filter_img_1_rows_V_shiftReg(DATA_WIDTH=32'b01100,ADDR_WIDTH=32'b010,DEPTH=32'b011)>.

Elaborating module <FIFO_image_filter_img_1_cols_V>.
WARNING:HDLCompiler:413 - "/nfs/TUEIEDAprojects/SystemDesign/work/ipxact/benjamin-bordes/DSE/3IP_/3IP/pcores/image_filter_top_v1_00_a/synhdl/verilog/FIFO_image_filter_img_1_cols_V.v" Line 94: Result of 32-bit expression is truncated to fit in 3-bit target.
WARNING:HDLCompiler:413 - "/nfs/TUEIEDAprojects/SystemDesign/work/ipxact/benjamin-bordes/DSE/3IP_/3IP/pcores/image_filter_top_v1_00_a/synhdl/verilog/FIFO_image_filter_img_1_cols_V.v" Line 102: Result of 4-bit expression is truncated to fit in 3-bit target.

Elaborating module <FIFO_image_filter_img_1_cols_V_shiftReg(DATA_WIDTH=32'b01100,ADDR_WIDTH=32'b010,DEPTH=32'b011)>.

Elaborating module <FIFO_image_filter_img_0_data_stream_0_V>.
WARNING:HDLCompiler:413 - "/nfs/TUEIEDAprojects/SystemDesign/work/ipxact/benjamin-bordes/DSE/3IP_/3IP/pcores/image_filter_top_v1_00_a/synhdl/verilog/FIFO_image_filter_img_0_data_stream_0_V.v" Line 94: Result of 32-bit expression is truncated to fit in 2-bit target.
WARNING:HDLCompiler:413 - "/nfs/TUEIEDAprojects/SystemDesign/work/ipxact/benjamin-bordes/DSE/3IP_/3IP/pcores/image_filter_top_v1_00_a/synhdl/verilog/FIFO_image_filter_img_0_data_stream_0_V.v" Line 102: Result of 3-bit expression is truncated to fit in 2-bit target.

Elaborating module <FIFO_image_filter_img_0_data_stream_0_V_shiftReg(DATA_WIDTH=32'b01000,ADDR_WIDTH=32'b01,DEPTH=32'b010)>.

Elaborating module <FIFO_image_filter_img_0_data_stream_1_V>.
WARNING:HDLCompiler:413 - "/nfs/TUEIEDAprojects/SystemDesign/work/ipxact/benjamin-bordes/DSE/3IP_/3IP/pcores/image_filter_top_v1_00_a/synhdl/verilog/FIFO_image_filter_img_0_data_stream_1_V.v" Line 94: Result of 32-bit expression is truncated to fit in 2-bit target.
WARNING:HDLCompiler:413 - "/nfs/TUEIEDAprojects/SystemDesign/work/ipxact/benjamin-bordes/DSE/3IP_/3IP/pcores/image_filter_top_v1_00_a/synhdl/verilog/FIFO_image_filter_img_0_data_stream_1_V.v" Line 102: Result of 3-bit expression is truncated to fit in 2-bit target.

Elaborating module <FIFO_image_filter_img_0_data_stream_1_V_shiftReg(DATA_WIDTH=32'b01000,ADDR_WIDTH=32'b01,DEPTH=32'b010)>.

Elaborating module <FIFO_image_filter_img_0_data_stream_2_V>.
WARNING:HDLCompiler:413 - "/nfs/TUEIEDAprojects/SystemDesign/work/ipxact/benjamin-bordes/DSE/3IP_/3IP/pcores/image_filter_top_v1_00_a/synhdl/verilog/FIFO_image_filter_img_0_data_stream_2_V.v" Line 94: Result of 32-bit expression is truncated to fit in 2-bit target.
WARNING:HDLCompiler:413 - "/nfs/TUEIEDAprojects/SystemDesign/work/ipxact/benjamin-bordes/DSE/3IP_/3IP/pcores/image_filter_top_v1_00_a/synhdl/verilog/FIFO_image_filter_img_0_data_stream_2_V.v" Line 102: Result of 3-bit expression is truncated to fit in 2-bit target.

Elaborating module <FIFO_image_filter_img_0_data_stream_2_V_shiftReg(DATA_WIDTH=32'b01000,ADDR_WIDTH=32'b01,DEPTH=32'b010)>.

Elaborating module <FIFO_image_filter_img_1_data_stream_0_V>.
WARNING:HDLCompiler:413 - "/nfs/TUEIEDAprojects/SystemDesign/work/ipxact/benjamin-bordes/DSE/3IP_/3IP/pcores/image_filter_top_v1_00_a/synhdl/verilog/FIFO_image_filter_img_1_data_stream_0_V.v" Line 94: Result of 32-bit expression is truncated to fit in 2-bit target.
WARNING:HDLCompiler:413 - "/nfs/TUEIEDAprojects/SystemDesign/work/ipxact/benjamin-bordes/DSE/3IP_/3IP/pcores/image_filter_top_v1_00_a/synhdl/verilog/FIFO_image_filter_img_1_data_stream_0_V.v" Line 102: Result of 3-bit expression is truncated to fit in 2-bit target.

Elaborating module <FIFO_image_filter_img_1_data_stream_0_V_shiftReg(DATA_WIDTH=32'b01000,ADDR_WIDTH=32'b01,DEPTH=32'b010)>.

Elaborating module <FIFO_image_filter_img_1_data_stream_1_V>.
WARNING:HDLCompiler:413 - "/nfs/TUEIEDAprojects/SystemDesign/work/ipxact/benjamin-bordes/DSE/3IP_/3IP/pcores/image_filter_top_v1_00_a/synhdl/verilog/FIFO_image_filter_img_1_data_stream_1_V.v" Line 94: Result of 32-bit expression is truncated to fit in 2-bit target.
WARNING:HDLCompiler:413 - "/nfs/TUEIEDAprojects/SystemDesign/work/ipxact/benjamin-bordes/DSE/3IP_/3IP/pcores/image_filter_top_v1_00_a/synhdl/verilog/FIFO_image_filter_img_1_data_stream_1_V.v" Line 102: Result of 3-bit expression is truncated to fit in 2-bit target.

Elaborating module <FIFO_image_filter_img_1_data_stream_1_V_shiftReg(DATA_WIDTH=32'b01000,ADDR_WIDTH=32'b01,DEPTH=32'b010)>.

Elaborating module <FIFO_image_filter_img_1_data_stream_2_V>.
WARNING:HDLCompiler:413 - "/nfs/TUEIEDAprojects/SystemDesign/work/ipxact/benjamin-bordes/DSE/3IP_/3IP/pcores/image_filter_top_v1_00_a/synhdl/verilog/FIFO_image_filter_img_1_data_stream_2_V.v" Line 94: Result of 32-bit expression is truncated to fit in 2-bit target.
WARNING:HDLCompiler:413 - "/nfs/TUEIEDAprojects/SystemDesign/work/ipxact/benjamin-bordes/DSE/3IP_/3IP/pcores/image_filter_top_v1_00_a/synhdl/verilog/FIFO_image_filter_img_1_data_stream_2_V.v" Line 102: Result of 3-bit expression is truncated to fit in 2-bit target.

Elaborating module <FIFO_image_filter_img_1_data_stream_2_V_shiftReg(DATA_WIDTH=32'b01000,ADDR_WIDTH=32'b01,DEPTH=32'b010)>.
WARNING:HDLCompiler:1127 - "/nfs/TUEIEDAprojects/SystemDesign/work/ipxact/benjamin-bordes/DSE/3IP_/3IP/pcores/image_filter_top_v1_00_a/synhdl/verilog/image_filter.v" Line 667: Assignment to ap_reg_procdone_AXIvideo2Mat_32_1080_1920_16_U0 ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/nfs/TUEIEDAprojects/SystemDesign/work/ipxact/benjamin-bordes/DSE/3IP_/3IP/pcores/image_filter_top_v1_00_a/synhdl/verilog/image_filter.v" Line 681: Assignment to ap_reg_procdone_Erode_16_16_1080_1920_U0 ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/nfs/TUEIEDAprojects/SystemDesign/work/ipxact/benjamin-bordes/DSE/3IP_/3IP/pcores/image_filter_top_v1_00_a/synhdl/verilog/image_filter.v" Line 709: Assignment to ap_reg_procdone_init_1_U0 ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/nfs/TUEIEDAprojects/SystemDesign/work/ipxact/benjamin-bordes/DSE/3IP_/3IP/pcores/image_filter_top_v1_00_a/synhdl/verilog/image_filter.v" Line 723: Assignment to ap_reg_procdone_init_U0 ignored, since the identifier is never used

Elaborating module <image_filter_CONTROL_BUS_if(C_ADDR_WIDTH=5,C_DATA_WIDTH=32)>.

Elaborating module <image_filter_INPUT_STREAM_if>.

Elaborating module <image_filter_INPUT_STREAM_reg_slice(N=44)>.

Elaborating module <image_filter_INPUT_STREAM_fifo(DATA_BITS=32,DEPTH_BITS=4)>.

Elaborating module <image_filter_INPUT_STREAM_fifo(DATA_BITS=4,DEPTH_BITS=4)>.

Elaborating module <image_filter_INPUT_STREAM_fifo(DATA_BITS=1,DEPTH_BITS=4)>.

Elaborating module <image_filter_OUTPUT_STREAM_if>.

Elaborating module <image_filter_OUTPUT_STREAM_reg_slice(N=44)>.

Elaborating module <image_filter_OUTPUT_STREAM_fifo(DATA_BITS=32,DEPTH_BITS=4)>.

Elaborating module <image_filter_OUTPUT_STREAM_fifo(DATA_BITS=4,DEPTH_BITS=4)>.

Elaborating module <image_filter_OUTPUT_STREAM_fifo(DATA_BITS=1,DEPTH_BITS=4)>.

Elaborating module <image_filter_ap_rst_if(RESET_ACTIVE_LOW=1)>.

=========================================================================
*                           HDL Synthesis                               *
=========================================================================

Synthesizing Unit <system_image_filter_top_0_wrapper>.
    Related source file is "/nfs/TUEIEDAprojects/SystemDesign/work/ipxact/benjamin-bordes/DSE/3IP_/3IP/hdl/system_image_filter_top_0_wrapper.v".
    Summary:
	no macro.
Unit <system_image_filter_top_0_wrapper> synthesized.

Synthesizing Unit <image_filter_top>.
    Related source file is "/nfs/TUEIEDAprojects/SystemDesign/work/ipxact/benjamin-bordes/DSE/3IP_/3IP/pcores/image_filter_top_v1_00_a/synhdl/verilog/image_filter_top.v".
        C_S_AXI_CONTROL_BUS_ADDR_WIDTH = 5
        C_S_AXI_CONTROL_BUS_DATA_WIDTH = 32
        RESET_ACTIVE_LOW = 1
    Summary:
	no macro.
Unit <image_filter_top> synthesized.

Synthesizing Unit <image_filter>.
    Related source file is "/nfs/TUEIEDAprojects/SystemDesign/work/ipxact/benjamin-bordes/DSE/3IP_/3IP/pcores/image_filter_top_v1_00_a/synhdl/verilog/image_filter.v".
        ap_const_logic_0 = 1'b0
        ap_const_lv32_0 = 32'b00000000000000000000000000000000
        ap_const_lv4_0 = 4'b0000
        ap_const_lv1_0 = 1'b0
        ap_const_logic_1 = 1'b1
        ap_true = 1'b1
INFO:Xst:3210 - "/nfs/TUEIEDAprojects/SystemDesign/work/ipxact/benjamin-bordes/DSE/3IP_/3IP/pcores/image_filter_top_v1_00_a/synhdl/verilog/image_filter.v" line 394: Output port <ap_done> of the instance <AXIvideo2Mat_32_1080_1920_16_U0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/nfs/TUEIEDAprojects/SystemDesign/work/ipxact/benjamin-bordes/DSE/3IP_/3IP/pcores/image_filter_top_v1_00_a/synhdl/verilog/image_filter.v" line 436: Output port <ap_done> of the instance <Erode_16_16_1080_1920_U0> is unconnected or connected to loadless signal.
    Found 1-bit register for signal <ap_reg_procdone_Mat2AXIvideo_32_1080_1920_16_U0>.
    Found 1-bit register for signal <ap_reg_ready_AXIvideo2Mat_32_1080_1920_16_U0_ap_ready>.
    Found 1-bit register for signal <ap_reg_ready_img_0_cols_V_channel_full_n>.
    Found 1-bit register for signal <ap_reg_ready_img_0_cols_V_full_n>.
    Found 1-bit register for signal <ap_reg_ready_img_0_rows_V_channel_full_n>.
    Found 1-bit register for signal <ap_reg_ready_img_0_rows_V_full_n>.
    Found 1-bit register for signal <ap_reg_ready_img_1_cols_V_full_n>.
    Found 1-bit register for signal <ap_reg_ready_img_1_rows_V_full_n>.
    Found 1-bit register for signal <ap_reg_ready_init_1_U0_ap_ready>.
    Found 1-bit register for signal <ap_reg_ready_init_U0_ap_ready>.
    Summary:
	inferred  10 D-type flip-flop(s).
	inferred  15 Multiplexer(s).
Unit <image_filter> synthesized.

Synthesizing Unit <init>.
    Related source file is "/nfs/TUEIEDAprojects/SystemDesign/work/ipxact/benjamin-bordes/DSE/3IP_/3IP/pcores/image_filter_top_v1_00_a/synhdl/verilog/init.v".
        ap_const_logic_1 = 1'b1
        ap_const_logic_0 = 1'b0
        ap_ST_st1_fsm_0 = 1'b0
        ap_const_lv12_0 = 12'b000000000000
        ap_true = 1'b1
WARNING:Xst:647 - Input <p_rows<31:12>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <p_cols<31:12>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
    Found 1-bit register for signal <ap_done_reg>.
    Found 12-bit register for signal <ap_return_0_preg>.
    Found 12-bit register for signal <ap_return_1_preg>.
    Found 12-bit register for signal <ap_return_2_preg>.
    Found 12-bit register for signal <ap_return_3_preg>.
    WARNING:Xst:2404 -  FFs/Latches <ap_CS_fsm<0><0:0>> (without init value) have a constant value of 0 in block <init>.
    Summary:
	inferred  49 D-type flip-flop(s).
	inferred   4 Multiplexer(s).
Unit <init> synthesized.

Synthesizing Unit <init_1>.
    Related source file is "/nfs/TUEIEDAprojects/SystemDesign/work/ipxact/benjamin-bordes/DSE/3IP_/3IP/pcores/image_filter_top_v1_00_a/synhdl/verilog/init_1.v".
        ap_const_logic_1 = 1'b1
        ap_const_logic_0 = 1'b0
        ap_ST_st1_fsm_0 = 1'b0
        ap_const_lv12_0 = 12'b000000000000
        ap_true = 1'b1
WARNING:Xst:647 - Input <p_rows<31:12>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <p_cols<31:12>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
    Found 1-bit register for signal <ap_done_reg>.
    Found 12-bit register for signal <ap_return_0_preg>.
    Found 12-bit register for signal <ap_return_1_preg>.
    WARNING:Xst:2404 -  FFs/Latches <ap_CS_fsm<0><0:0>> (without init value) have a constant value of 0 in block <init_1>.
    Summary:
	inferred  25 D-type flip-flop(s).
	inferred   2 Multiplexer(s).
Unit <init_1> synthesized.

Synthesizing Unit <AXIvideo2Mat_32_1080_1920_16_s>.
    Related source file is "/nfs/TUEIEDAprojects/SystemDesign/work/ipxact/benjamin-bordes/DSE/3IP_/3IP/pcores/image_filter_top_v1_00_a/synhdl/verilog/AXIvideo2Mat_32_1080_1920_16_s.v".
        ap_const_logic_1 = 1'b1
        ap_const_logic_0 = 1'b0
        ap_ST_st1_fsm_0 = 3'b000
        ap_ST_st2_fsm_1 = 3'b001
        ap_ST_st3_fsm_2 = 3'b010
        ap_ST_st4_fsm_3 = 3'b011
        ap_ST_pp1_stg0_fsm_4 = 3'b100
        ap_ST_st7_fsm_5 = 3'b101
        ap_ST_st8_fsm_6 = 3'b110
        ap_const_lv1_0 = 1'b0
        ap_const_lv12_0 = 12'b000000000000
        ap_const_lv32_0 = 32'b00000000000000000000000000000000
        ap_const_lv1_1 = 1'b1
        ap_const_lv32_1 = 32'b00000000000000000000000000000001
        ap_const_lv12_1 = 12'b000000000001
        ap_const_lv32_8 = 32'b00000000000000000000000000001000
        ap_const_lv32_F = 32'b00000000000000000000000000001111
        ap_const_lv32_10 = 32'b00000000000000000000000000010000
        ap_const_lv32_17 = 32'b00000000000000000000000000010111
        ap_true = 1'b1
WARNING:Xst:647 - Input <AXI_video_strm_V_keep_V_dout> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <AXI_video_strm_V_strb_V_dout> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <AXI_video_strm_V_id_V_dout> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <AXI_video_strm_V_dest_V_dout> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
    Found 1-bit register for signal <ap_reg_ppiten_pp1_it0>.
    Found 1-bit register for signal <ap_reg_ppiten_pp1_it1>.
    Found 32-bit register for signal <axi_data_V_1_reg_196>.
    Found 32-bit register for signal <axi_data_V_2_reg_240>.
    Found 32-bit register for signal <axi_data_V_4_reg_319>.
    Found 32-bit register for signal <axi_data_V_reg_161>.
    Found 1-bit register for signal <axi_last_V_1_reg_207>.
    Found 1-bit register for signal <axi_last_V_4_reg_331>.
    Found 1-bit register for signal <axi_last_V_reg_173>.
    Found 1-bit register for signal <axi_user_V_reg_185>.
    Found 1-bit register for signal <eol_1_reg_343>.
    Found 1-bit register for signal <eol_6_reg_251>.
    Found 1-bit register for signal <eol_reg_262>.
    Found 1-bit register for signal <exitcond3_reg_472>.
    Found 12-bit register for signal <i_V_reg_467>.
    Found 1-bit register for signal <sof_fu_106>.
    Found 1-bit register for signal <sof_load_reg_481>.
    Found 12-bit register for signal <t_V_2_reg_229>.
    Found 12-bit register for signal <t_V_reg_218>.
    Found 3-bit register for signal <ap_CS_fsm>.
    Found finite state machine <FSM_0> for signal <ap_CS_fsm>.
    -----------------------------------------------------------------------
    | States             | 7                                              |
    | Transitions        | 14                                             |
    | Inputs             | 14                                             |
    | Outputs            | 7                                              |
    | Clock              | ap_clk (rising_edge)                           |
    | Reset              | ap_rst (positive)                              |
    | Reset type         | synchronous                                    |
    | Reset State        | 000                                            |
    | Power Up State     | 000                                            |
    | Encoding           | auto                                           |
    | Implementation     | LUT                                            |
    -----------------------------------------------------------------------
    Found 12-bit adder for signal <i_V_fu_385_p2> created at line 595.
    Found 12-bit adder for signal <j_V_fu_396_p2> created at line 599.
    Found 12-bit comparator equal for signal <exitcond3_fu_391_p2> created at line 593
    Found 12-bit comparator equal for signal <exitcond_fu_380_p2> created at line 594
    WARNING:Xst:2404 -  FFs/Latches <ap_done_reg<0:0>> (without init value) have a constant value of 0 in block <AXIvideo2Mat_32_1080_1920_16_s>.
    Summary:
	inferred   2 Adder/Subtractor(s).
	inferred 176 D-type flip-flop(s).
	inferred   2 Comparator(s).
	inferred  13 Multiplexer(s).
	inferred   1 Finite State Machine(s).
Unit <AXIvideo2Mat_32_1080_1920_16_s> synthesized.

Synthesizing Unit <Erode_16_16_1080_1920_s>.
    Related source file is "/nfs/TUEIEDAprojects/SystemDesign/work/ipxact/benjamin-bordes/DSE/3IP_/3IP/pcores/image_filter_top_v1_00_a/synhdl/verilog/Erode_16_16_1080_1920_s.v".
        ap_const_logic_1 = 1'b1
        ap_const_logic_0 = 1'b0
        ap_ST_st1_fsm_0 = 3'b000
        ap_ST_st2_fsm_1 = 3'b001
        ap_ST_st3_fsm_2 = 3'b010
        ap_ST_st4_fsm_3 = 3'b011
        ap_ST_st5_fsm_4 = 3'b100
        ap_ST_st6_fsm_5 = 3'b101
        ap_ST_st7_fsm_6 = 3'b110
        ap_const_lv1_0 = 1'b0
        ap_const_lv2_0 = 2'b00
        ap_const_lv32_0 = 32'b00000000000000000000000000000000
        ap_const_lv2_3 = 2'b11
        ap_const_lv2_1 = 2'b01
        ap_const_lv8_1 = 8'b00000001
        ap_const_lv32_1 = 32'b00000000000000000000000000000001
        ap_const_lv2_2 = 2'b10
        ap_const_lv8_0 = 8'b00000000
        ap_true = 1'b1
INFO:Xst:3210 - "/nfs/TUEIEDAprojects/SystemDesign/work/ipxact/benjamin-bordes/DSE/3IP_/3IP/pcores/image_filter_top_v1_00_a/synhdl/verilog/Erode_16_16_1080_1920_s.v" line 281: Output port <ap_idle> of the instance <grp_filter_opr_erode_kernel_16_16_unsigned_char_int_1080_1920_3_3_s_fu_420> is unconnected or connected to loadless signal.
    Found 1-bit register for signal <grp_filter_opr_erode_kernel_16_16_unsigned_char_int_1080_1920_3_3_s_fu_420_ap_start_ap_start_reg>.
    Found 2-bit register for signal <i_2_reg_1068>.
    Found 2-bit register for signal <i_reg_178>.
    Found 32-bit register for signal <indvar_i_reg_408>.
    Found 2-bit register for signal <indvar_next1_i_reg_1103>.
    Found 32-bit register for signal <indvar_next_i_reg_1177>.
    Found 2-bit register for signal <j_reg_289>.
    Found 8-bit register for signal <newSel13_i_reg_1139>.
    Found 8-bit register for signal <newSel16_i_reg_1144>.
    Found 8-bit register for signal <newSel23_i_reg_1218>.
    Found 8-bit register for signal <newSel31_i_reg_1228>.
    Found 8-bit register for signal <newSel34_i_reg_1233>.
    Found 1-bit register for signal <or_cond31_i_reg_1193>.
    Found 1-bit register for signal <or_cond33_i_reg_1200>.
    Found 1-bit register for signal <or_cond34_i_reg_1208>.
    Found 1-bit register for signal <or_cond4_i_reg_1120>.
    Found 8-bit register for signal <result_val13_1_i_reg_1213>.
    Found 8-bit register for signal <result_val13_2_i_reg_312>.
    Found 8-bit register for signal <result_val13_5_i_reg_1129>.
    Found 8-bit register for signal <result_val13_6_i_reg_201>.
    Found 8-bit register for signal <result_val14_2_i_reg_324>.
    Found 8-bit register for signal <result_val14_6_i_reg_212>.
    Found 8-bit register for signal <result_val1520_2_i_reg_348>.
    Found 8-bit register for signal <result_val1520_6_i_reg_234>.
    Found 8-bit register for signal <result_val16_2_i_reg_336>.
    Found 8-bit register for signal <result_val16_6_i_reg_223>.
    Found 8-bit register for signal <result_val26_1_i_reg_1223>.
    Found 8-bit register for signal <result_val26_2_i_reg_360>.
    Found 8-bit register for signal <result_val26_5_i_reg_1134>.
    Found 8-bit register for signal <result_val26_6_i_reg_245>.
    Found 8-bit register for signal <result_val27_2_i_reg_384>.
    Found 8-bit register for signal <result_val27_6_i_reg_267>.
    Found 8-bit register for signal <result_val28_2_i_reg_396>.
    Found 8-bit register for signal <result_val28_6_i_reg_278>.
    Found 8-bit register for signal <result_val2_2_i_reg_300>.
    Found 8-bit register for signal <result_val2_6_i_reg_190>.
    Found 8-bit register for signal <result_val_2_i_reg_372>.
    Found 8-bit register for signal <result_val_6_i_reg_256>.
    Found 1-bit register for signal <sel_tmp12_i_reg_1113>.
    Found 1-bit register for signal <sel_tmp39_i_reg_1182>.
    Found 1-bit register for signal <sel_tmp41_i_reg_1188>.
    Found 1-bit register for signal <sel_tmp5_i_reg_1084>.
    Found 1-bit register for signal <sel_tmp8_i_reg_1092>.
    Found 1-bit register for signal <sel_tmp_i_reg_1073>.
    Found 8-bit register for signal <temp_kernel_val_0_0_reg_142>.
    Found 8-bit register for signal <temp_kernel_val_0_1_reg_106>.
    Found 8-bit register for signal <temp_kernel_val_0_2_reg_70>.
    Found 8-bit register for signal <temp_kernel_val_1_0_reg_82>.
    Found 8-bit register for signal <temp_kernel_val_1_1_reg_94>.
    Found 8-bit register for signal <temp_kernel_val_1_2_reg_118>.
    Found 8-bit register for signal <temp_kernel_val_2_0_reg_130>.
    Found 8-bit register for signal <temp_kernel_val_2_1_reg_154>.
    Found 8-bit register for signal <temp_kernel_val_2_2_reg_166>.
    Found 1-bit register for signal <tmp1_i_reg_1108>.
    Found 3-bit register for signal <ap_CS_fsm>.
    Found finite state machine <FSM_1> for signal <ap_CS_fsm>.
    -----------------------------------------------------------------------
    | States             | 7                                              |
    | Transitions        | 12                                             |
    | Inputs             | 5                                              |
    | Outputs            | 7                                              |
    | Clock              | ap_clk (rising_edge)                           |
    | Reset              | ap_rst (positive)                              |
    | Reset type         | synchronous                                    |
    | Reset State        | 000                                            |
    | Power Up State     | 000                                            |
    | Encoding           | auto                                           |
    | Implementation     | LUT                                            |
    -----------------------------------------------------------------------
    Found 2-bit adder for signal <i_2_fu_466_p2> created at line 986.
    Found 2-bit adder for signal <indvar_next1_i_fu_508_p2> created at line 987.
    Found 32-bit adder for signal <indvar_next_i_fu_787_p2> created at line 988.
    WARNING:Xst:2404 -  FFs/Latches <ap_done_reg<0:0>> (without init value) have a constant value of 0 in block <Erode_16_16_1080_1920_s>.
    Summary:
	inferred   3 Adder/Subtractor(s).
	inferred 372 D-type flip-flop(s).
	inferred  32 Multiplexer(s).
	inferred   1 Finite State Machine(s).
Unit <Erode_16_16_1080_1920_s> synthesized.

Synthesizing Unit <filter_opr_erode_kernel_16_16_unsigned_char_int_1080_1920_3_3_s>.
    Related source file is "/nfs/TUEIEDAprojects/SystemDesign/work/ipxact/benjamin-bordes/DSE/3IP_/3IP/pcores/image_filter_top_v1_00_a/synhdl/verilog/filter_opr_erode_kernel_16_16_unsigned_char_int_1080_1920_3_3_s.v".
        ap_const_logic_1 = 1'b1
        ap_const_logic_0 = 1'b0
        ap_ST_st1_fsm_0 = 3'b000
        ap_ST_st2_fsm_1 = 3'b001
        ap_ST_st3_fsm_2 = 3'b010
        ap_ST_st4_fsm_3 = 3'b011
        ap_ST_st5_fsm_4 = 3'b100
        ap_ST_st6_fsm_5 = 3'b101
        ap_ST_pp0_stg0_fsm_6 = 3'b110
        ap_ST_st16_fsm_7 = 3'b111
        ap_const_lv1_0 = 1'b0
        ap_const_lv2_0 = 2'b00
        ap_const_lv12_0 = 12'b000000000000
        ap_const_lv2_1 = 2'b01
        ap_const_lv32_1 = 32'b00000000000000000000000000000001
        ap_const_lv2_3 = 2'b11
        ap_const_lv13_5 = 13'b0000000000101
        ap_const_lv13_2 = 13'b0000000000010
        ap_const_lv13_1FFF = 13'b1111111111111
        ap_const_lv13_1FFD = 13'b1111111111101
        ap_const_lv8_0 = 8'b00000000
        ap_const_lv12_1 = 12'b000000000001
        ap_const_lv13_1FFC = 13'b1111111111100
        ap_const_lv13_1FFE = 13'b1111111111110
        ap_const_lv32_C = 32'b00000000000000000000000000001100
        ap_const_lv13_0 = 13'b0000000000000
        ap_const_lv2_2 = 2'b10
        ap_const_lv13_1FFB = 13'b1111111111011
        ap_const_lv13_1FFA = 13'b1111111111010
        ap_const_lv13_1 = 13'b0000000000001
        ap_const_lv1_1 = 1'b1
        ap_const_lv32_B = 32'b00000000000000000000000000001011
        ap_const_lv11_0 = 11'b00000000000
        ap_const_lv8_FF = 8'b11111111
        ap_true = 1'b1
    Found 1-bit register for signal <ap_reg_ppiten_pp0_it0>.
    Found 1-bit register for signal <ap_reg_ppiten_pp0_it1>.
    Found 1-bit register for signal <ap_reg_ppiten_pp0_it2>.
    Found 1-bit register for signal <ap_reg_ppiten_pp0_it3>.
    Found 1-bit register for signal <ap_reg_ppiten_pp0_it4>.
    Found 1-bit register for signal <ap_reg_ppiten_pp0_it5>.
    Found 1-bit register for signal <ap_reg_ppiten_pp0_it6>.
    Found 1-bit register for signal <ap_reg_ppiten_pp0_it7>.
    Found 1-bit register for signal <ap_reg_ppiten_pp0_it8>.
    Found 8-bit register for signal <Toppixel_1_reg_3472>.
    Found 8-bit register for signal <Toppixel_2_reg_3545>.
    Found 8-bit register for signal <Toppixel_reg_3399>.
    Found 1-bit register for signal <ap_reg_ppstg_brmerge1_reg_3299_pp0_it1>.
    Found 1-bit register for signal <ap_reg_ppstg_brmerge1_reg_3299_pp0_it2>.
    Found 1-bit register for signal <ap_reg_ppstg_brmerge1_reg_3299_pp0_it3>.
    Found 1-bit register for signal <ap_reg_ppstg_brmerge1_reg_3299_pp0_it4>.
    Found 1-bit register for signal <ap_reg_ppstg_brmerge1_reg_3299_pp0_it5>.
    Found 1-bit register for signal <ap_reg_ppstg_brmerge1_reg_3299_pp0_it6>.
    Found 1-bit register for signal <ap_reg_ppstg_brmerge1_reg_3299_pp0_it7>.
    Found 1-bit register for signal <ap_reg_ppstg_brmerge_reg_3260_pp0_it1>.
    Found 1-bit register for signal <ap_reg_ppstg_brmerge_reg_3260_pp0_it2>.
    Found 1-bit register for signal <ap_reg_ppstg_or_cond3_1_reg_3446_pp0_it2>.
    Found 1-bit register for signal <ap_reg_ppstg_or_cond3_2_reg_3519_pp0_it2>.
    Found 1-bit register for signal <ap_reg_ppstg_or_cond3_reg_3373_pp0_it2>.
    Found 1-bit register for signal <ap_reg_ppstg_or_cond4_1_reg_3450_pp0_it2>.
    Found 1-bit register for signal <ap_reg_ppstg_or_cond4_2_reg_3523_pp0_it2>.
    Found 1-bit register for signal <ap_reg_ppstg_or_cond4_reg_3377_pp0_it2>.
    Found 8-bit register for signal <ap_reg_ppstg_src_kernel_win_0_val_0_0_load_reg_3764_pp0_it5>.
    Found 8-bit register for signal <ap_reg_ppstg_src_kernel_win_0_val_0_0_load_reg_3764_pp0_it6>.
    Found 8-bit register for signal <ap_reg_ppstg_src_kernel_win_0_val_0_0_load_reg_3764_pp0_it7>.
    Found 8-bit register for signal <ap_reg_ppstg_src_kernel_win_0_val_0_1_4_reg_3677_pp0_it4>.
    Found 8-bit register for signal <ap_reg_ppstg_src_kernel_win_0_val_0_1_4_reg_3677_pp0_it5>.
    Found 8-bit register for signal <ap_reg_ppstg_src_kernel_win_0_val_0_1_4_reg_3677_pp0_it6>.
    Found 8-bit register for signal <ap_reg_ppstg_src_kernel_win_0_val_1_0_load_reg_3770_pp0_it5>.
    Found 8-bit register for signal <ap_reg_ppstg_src_kernel_win_0_val_1_1_4_reg_3684_pp0_it4>.
    Found 8-bit register for signal <ap_reg_ppstg_src_kernel_win_1_val_0_0_load_reg_3782_pp0_it5>.
    Found 8-bit register for signal <ap_reg_ppstg_src_kernel_win_1_val_0_0_load_reg_3782_pp0_it6>.
    Found 8-bit register for signal <ap_reg_ppstg_src_kernel_win_1_val_0_0_load_reg_3782_pp0_it7>.
    Found 8-bit register for signal <ap_reg_ppstg_src_kernel_win_1_val_0_1_4_reg_3691_pp0_it4>.
    Found 8-bit register for signal <ap_reg_ppstg_src_kernel_win_1_val_0_1_4_reg_3691_pp0_it5>.
    Found 8-bit register for signal <ap_reg_ppstg_src_kernel_win_1_val_0_1_4_reg_3691_pp0_it6>.
    Found 8-bit register for signal <ap_reg_ppstg_src_kernel_win_1_val_1_0_load_reg_3788_pp0_it5>.
    Found 8-bit register for signal <ap_reg_ppstg_src_kernel_win_1_val_1_1_4_reg_3698_pp0_it4>.
    Found 8-bit register for signal <ap_reg_ppstg_src_kernel_win_2_val_0_0_load_reg_3800_pp0_it5>.
    Found 8-bit register for signal <ap_reg_ppstg_src_kernel_win_2_val_0_0_load_reg_3800_pp0_it6>.
    Found 8-bit register for signal <ap_reg_ppstg_src_kernel_win_2_val_0_0_load_reg_3800_pp0_it7>.
    Found 8-bit register for signal <ap_reg_ppstg_src_kernel_win_2_val_0_1_4_reg_3705_pp0_it4>.
    Found 8-bit register for signal <ap_reg_ppstg_src_kernel_win_2_val_0_1_4_reg_3705_pp0_it5>.
    Found 8-bit register for signal <ap_reg_ppstg_src_kernel_win_2_val_0_1_4_reg_3705_pp0_it6>.
    Found 8-bit register for signal <ap_reg_ppstg_src_kernel_win_2_val_1_0_load_reg_3806_pp0_it5>.
    Found 8-bit register for signal <ap_reg_ppstg_src_kernel_win_2_val_1_1_4_reg_3712_pp0_it4>.
    Found 8-bit register for signal <ap_reg_ppstg_temp_43_reg_3404_pp0_it2>.
    Found 8-bit register for signal <ap_reg_ppstg_temp_44_reg_3410_pp0_it2>.
    Found 8-bit register for signal <ap_reg_ppstg_temp_45_reg_3483_pp0_it2>.
    Found 8-bit register for signal <ap_reg_ppstg_temp_46_reg_3550_pp0_it2>.
    Found 8-bit register for signal <ap_reg_ppstg_temp_47_reg_3556_pp0_it2>.
    Found 8-bit register for signal <ap_reg_ppstg_temp_reg_3477_pp0_it2>.
    Found 2-bit register for signal <ap_reg_ppstg_tmp_116_0_t_reg_3395_pp0_it2>.
    Found 2-bit register for signal <ap_reg_ppstg_tmp_116_1_t_reg_3468_pp0_it2>.
    Found 2-bit register for signal <ap_reg_ppstg_tmp_116_2_t_reg_3541_pp0_it2>.
    Found 2-bit register for signal <ap_reg_ppstg_tmp_121_0_t_reg_3391_pp0_it2>.
    Found 2-bit register for signal <ap_reg_ppstg_tmp_121_1_t_reg_3464_pp0_it2>.
    Found 2-bit register for signal <ap_reg_ppstg_tmp_121_2_t_reg_3537_pp0_it2>.
    Found 1-bit register for signal <ap_reg_ppstg_tmp_21_reg_3231_pp0_it1>.
    Found 1-bit register for signal <ap_reg_ppstg_tmp_21_reg_3231_pp0_it2>.
    Found 1-bit register for signal <ap_reg_ppstg_tmp_22_reg_3264_pp0_it1>.
    Found 1-bit register for signal <ap_reg_ppstg_tmp_22_reg_3264_pp0_it2>.
    Found 1-bit register for signal <ap_reg_ppstg_tmp_3_reg_3222_pp0_it1>.
    Found 1-bit register for signal <ap_reg_ppstg_tmp_3_reg_3222_pp0_it2>.
    Found 1-bit register for signal <ap_reg_ppstg_tmp_3_reg_3222_pp0_it3>.
    Found 1-bit register for signal <ap_reg_ppstg_tmp_3_reg_3222_pp0_it4>.
    Found 1-bit register for signal <ap_reg_ppstg_tmp_3_reg_3222_pp0_it5>.
    Found 1-bit register for signal <ap_reg_ppstg_tmp_3_reg_3222_pp0_it6>.
    Found 1-bit register for signal <ap_reg_ppstg_tmp_3_reg_3222_pp0_it7>.
    Found 1-bit register for signal <ap_reg_ppstg_tmp_93_1_reg_3303_pp0_it1>.
    Found 1-bit register for signal <ap_reg_ppstg_tmp_93_1_reg_3303_pp0_it2>.
    Found 1-bit register for signal <ap_reg_ppstg_tmp_93_2_reg_3338_pp0_it1>.
    Found 1-bit register for signal <ap_reg_ppstg_tmp_93_2_reg_3338_pp0_it2>.
    Found 1-bit register for signal <brmerge1_reg_3299>.
    Found 1-bit register for signal <brmerge_reg_3260>.
    Found 1-bit register for signal <cols_cast1_reg_2976<11>>.
    Found 1-bit register for signal <cols_cast1_reg_2976<10>>.
    Found 1-bit register for signal <cols_cast1_reg_2976<9>>.
    Found 1-bit register for signal <cols_cast1_reg_2976<8>>.
    Found 1-bit register for signal <cols_cast1_reg_2976<7>>.
    Found 1-bit register for signal <cols_cast1_reg_2976<6>>.
    Found 1-bit register for signal <cols_cast1_reg_2976<5>>.
    Found 1-bit register for signal <cols_cast1_reg_2976<4>>.
    Found 1-bit register for signal <cols_cast1_reg_2976<3>>.
    Found 1-bit register for signal <cols_cast1_reg_2976<2>>.
    Found 1-bit register for signal <cols_cast1_reg_2976<1>>.
    Found 1-bit register for signal <cols_cast1_reg_2976<0>>.
    Found 1-bit register for signal <cols_cast2_reg_2996<11>>.
    Found 1-bit register for signal <cols_cast2_reg_2996<10>>.
    Found 1-bit register for signal <cols_cast2_reg_2996<9>>.
    Found 1-bit register for signal <cols_cast2_reg_2996<8>>.
    Found 1-bit register for signal <cols_cast2_reg_2996<7>>.
    Found 1-bit register for signal <cols_cast2_reg_2996<6>>.
    Found 1-bit register for signal <cols_cast2_reg_2996<5>>.
    Found 1-bit register for signal <cols_cast2_reg_2996<4>>.
    Found 1-bit register for signal <cols_cast2_reg_2996<3>>.
    Found 1-bit register for signal <cols_cast2_reg_2996<2>>.
    Found 1-bit register for signal <cols_cast2_reg_2996<1>>.
    Found 1-bit register for signal <cols_cast2_reg_2996<0>>.
    Found 1-bit register for signal <heightloop_cast59_cast_reg_2969<12>>.
    Found 1-bit register for signal <heightloop_cast59_cast_reg_2969<11>>.
    Found 1-bit register for signal <heightloop_cast59_cast_reg_2969<10>>.
    Found 1-bit register for signal <heightloop_cast59_cast_reg_2969<9>>.
    Found 1-bit register for signal <heightloop_cast59_cast_reg_2969<8>>.
    Found 1-bit register for signal <heightloop_cast59_cast_reg_2969<7>>.
    Found 1-bit register for signal <heightloop_cast59_cast_reg_2969<6>>.
    Found 1-bit register for signal <heightloop_cast59_cast_reg_2969<5>>.
    Found 1-bit register for signal <heightloop_cast59_cast_reg_2969<4>>.
    Found 1-bit register for signal <heightloop_cast59_cast_reg_2969<3>>.
    Found 1-bit register for signal <heightloop_cast59_cast_reg_2969<2>>.
    Found 1-bit register for signal <heightloop_cast59_cast_reg_2969<1>>.
    Found 1-bit register for signal <heightloop_cast59_cast_reg_2969<0>>.
    Found 12-bit register for signal <i_V_reg_3108>.
    Found 1-bit register for signal <icmp1_reg_3124>.
    Found 11-bit register for signal <k_buf_0_val_0_addr_2_reg_3293>.
    Found 11-bit register for signal <k_buf_0_val_1_addr_2_reg_3287>.
    Found 11-bit register for signal <k_buf_0_val_2_addr_1_reg_3273>.
    Found 11-bit register for signal <k_buf_1_val_0_addr_2_reg_3332>.
    Found 11-bit register for signal <k_buf_1_val_1_addr_2_reg_3326>.
    Found 11-bit register for signal <k_buf_1_val_2_addr_1_reg_3312>.
    Found 11-bit register for signal <k_buf_2_val_0_addr_2_reg_3367>.
    Found 11-bit register for signal <k_buf_2_val_1_addr_2_reg_3361>.
    Found 11-bit register for signal <k_buf_2_val_2_addr_1_reg_3347>.
    Found 2-bit register for signal <locy_0_2_t_reg_3209>.
    Found 1-bit register for signal <or_cond10_reg_3858>.
    Found 1-bit register for signal <or_cond15_reg_3744>.
    Found 1-bit register for signal <or_cond19_reg_3873>.
    Found 1-bit register for signal <or_cond1_reg_3218>.
    Found 1-bit register for signal <or_cond24_reg_3759>.
    Found 1-bit register for signal <or_cond28_reg_3888>.
    Found 1-bit register for signal <or_cond34_2_reg_3213>.
    Found 1-bit register for signal <or_cond3_1_reg_3446>.
    Found 1-bit register for signal <or_cond3_2_reg_3519>.
    Found 1-bit register for signal <or_cond3_reg_3373>.
    Found 1-bit register for signal <or_cond4_1_reg_3450>.
    Found 1-bit register for signal <or_cond4_2_reg_3523>.
    Found 1-bit register for signal <or_cond4_reg_3377>.
    Found 1-bit register for signal <or_cond6_reg_3729>.
    Found 1-bit register for signal <or_cond_reg_3176>.
    Found 2-bit register for signal <p_0202_rec_reg_730>.
    Found 2-bit register for signal <p_0206_rec_reg_741>.
    Found 2-bit register for signal <p_0210_rec_reg_752>.
    Found 13-bit register for signal <ref_reg_2987>.
    Found 8-bit register for signal <reg_1000>.
    Found 8-bit register for signal <reg_1006>.
    Found 8-bit register for signal <reg_984>.
    Found 8-bit register for signal <reg_990>.
    Found 8-bit register for signal <reg_996>.
    Found 1-bit register for signal <rev1_reg_3171>.
    Found 8-bit register for signal <right_border_buf_0_val_0_0_fu_178>.
    Found 8-bit register for signal <right_border_buf_0_val_0_1_fu_182>.
    Found 8-bit register for signal <right_border_buf_0_val_0_2_fu_186>.
    Found 8-bit register for signal <right_border_buf_1_val_0_0_fu_190>.
    Found 8-bit register for signal <right_border_buf_1_val_0_1_fu_194>.
    Found 8-bit register for signal <right_border_buf_1_val_0_2_fu_198>.
    Found 8-bit register for signal <right_border_buf_2_val_0_0_fu_202>.
    Found 8-bit register for signal <right_border_buf_2_val_0_1_fu_206>.
    Found 8-bit register for signal <right_border_buf_2_val_0_2_fu_210>.
    Found 1-bit register for signal <rows_cast1_reg_2962<11>>.
    Found 1-bit register for signal <rows_cast1_reg_2962<10>>.
    Found 1-bit register for signal <rows_cast1_reg_2962<9>>.
    Found 1-bit register for signal <rows_cast1_reg_2962<8>>.
    Found 1-bit register for signal <rows_cast1_reg_2962<7>>.
    Found 1-bit register for signal <rows_cast1_reg_2962<6>>.
    Found 1-bit register for signal <rows_cast1_reg_2962<5>>.
    Found 1-bit register for signal <rows_cast1_reg_2962<4>>.
    Found 1-bit register for signal <rows_cast1_reg_2962<3>>.
    Found 1-bit register for signal <rows_cast1_reg_2962<2>>.
    Found 1-bit register for signal <rows_cast1_reg_2962<1>>.
    Found 1-bit register for signal <rows_cast1_reg_2962<0>>.
    Found 1-bit register for signal <sel_tmp1_reg_3202>.
    Found 1-bit register for signal <sel_tmp5_reg_3188>.
    Found 1-bit register for signal <sel_tmp8_reg_3195>.
    Found 1-bit register for signal <sel_tmp_reg_3181>.
    Found 1-bit register for signal <slt1_reg_3268>.
    Found 1-bit register for signal <slt2_reg_3307>.
    Found 1-bit register for signal <slt3_reg_3342>.
    Found 1-bit register for signal <slt_reg_3161>.
    Found 8-bit register for signal <src_kernel_win_0_val_0_0_1_fu_294>.
    Found 8-bit register for signal <src_kernel_win_0_val_0_0_fu_226>.
    Found 8-bit register for signal <src_kernel_win_0_val_0_0_load_reg_3764>.
    Found 8-bit register for signal <src_kernel_win_0_val_0_1_4_reg_3677>.
    Found 8-bit register for signal <src_kernel_win_0_val_0_1_6_reg_3893>.
    Found 8-bit register for signal <src_kernel_win_0_val_0_1_fu_230>.
    Found 8-bit register for signal <src_kernel_win_0_val_0_1_load_reg_3848>.
    Found 8-bit register for signal <src_kernel_win_0_val_1_0_10_reg_3853>.
    Found 8-bit register for signal <src_kernel_win_0_val_1_0_1_fu_286>.
    Found 8-bit register for signal <src_kernel_win_0_val_1_0_fu_238>.
    Found 8-bit register for signal <src_kernel_win_0_val_1_0_load_reg_3770>.
    Found 8-bit register for signal <src_kernel_win_0_val_1_1_4_reg_3684>.
    Found 8-bit register for signal <src_kernel_win_0_val_1_1_5_reg_3776>.
    Found 8-bit register for signal <src_kernel_win_0_val_1_1_6_reg_3818>.
    Found 8-bit register for signal <src_kernel_win_0_val_1_1_fu_242>.
    Found 8-bit register for signal <src_kernel_win_0_val_2_0_fu_250>.
    Found 8-bit register for signal <src_kernel_win_0_val_2_0_load_reg_3719>.
    Found 8-bit register for signal <src_kernel_win_0_val_2_1_4_reg_3592>.
    Found 8-bit register for signal <src_kernel_win_0_val_2_1_5_reg_3607>.
    Found 8-bit register for signal <src_kernel_win_0_val_2_1_6_reg_3724>.
    Found 8-bit register for signal <src_kernel_win_0_val_2_1_fu_254>.
    Found 8-bit register for signal <src_kernel_win_1_val_0_0_1_fu_270>.
    Found 8-bit register for signal <src_kernel_win_1_val_0_0_2_reg_3627>.
    Found 8-bit register for signal <src_kernel_win_1_val_0_0_5_reg_3622>.
    Found 8-bit register for signal <src_kernel_win_1_val_0_0_fu_262>.
    Found 8-bit register for signal <src_kernel_win_1_val_0_0_load_reg_3782>.
    Found 8-bit register for signal <src_kernel_win_1_val_0_1_4_reg_3691>.
    Found 8-bit register for signal <src_kernel_win_1_val_0_1_6_reg_3899>.
    Found 8-bit register for signal <src_kernel_win_1_val_0_1_fu_266>.
    Found 8-bit register for signal <src_kernel_win_1_val_0_1_load_reg_3863>.
    Found 8-bit register for signal <src_kernel_win_1_val_1_0_1_fu_258>.
    Found 8-bit register for signal <src_kernel_win_1_val_1_0_2_reg_3632>.
    Found 8-bit register for signal <src_kernel_win_1_val_1_0_6_reg_3617>.
    Found 8-bit register for signal <src_kernel_win_1_val_1_0_8_reg_3868>.
    Found 8-bit register for signal <src_kernel_win_1_val_1_0_fu_278>.
    Found 8-bit register for signal <src_kernel_win_1_val_1_0_load_reg_3788>.
    Found 8-bit register for signal <src_kernel_win_1_val_1_1_4_reg_3698>.
    Found 8-bit register for signal <src_kernel_win_1_val_1_1_5_reg_3794>.
    Found 8-bit register for signal <src_kernel_win_1_val_1_1_6_reg_3828>.
    Found 8-bit register for signal <src_kernel_win_1_val_1_1_fu_282>.
    Found 8-bit register for signal <src_kernel_win_1_val_2_0_fu_274>.
    Found 8-bit register for signal <src_kernel_win_1_val_2_0_load_reg_3734>.
    Found 8-bit register for signal <src_kernel_win_1_val_2_1_4_reg_3597>.
    Found 8-bit register for signal <src_kernel_win_1_val_2_1_5_reg_3637>.
    Found 8-bit register for signal <src_kernel_win_1_val_2_1_6_reg_3739>.
    Found 8-bit register for signal <src_kernel_win_1_val_2_1_fu_290>.
    Found 8-bit register for signal <src_kernel_win_2_val_0_0_1_fu_246>.
    Found 8-bit register for signal <src_kernel_win_2_val_0_0_2_reg_3657>.
    Found 8-bit register for signal <src_kernel_win_2_val_0_0_5_reg_3652>.
    Found 8-bit register for signal <src_kernel_win_2_val_0_0_fu_298>.
    Found 8-bit register for signal <src_kernel_win_2_val_0_0_load_reg_3800>.
    Found 8-bit register for signal <src_kernel_win_2_val_0_1_4_reg_3705>.
    Found 8-bit register for signal <src_kernel_win_2_val_0_1_6_reg_3905>.
    Found 8-bit register for signal <src_kernel_win_2_val_0_1_fu_302>.
    Found 8-bit register for signal <src_kernel_win_2_val_0_1_load_reg_3878>.
    Found 8-bit register for signal <src_kernel_win_2_val_1_0_1_fu_234>.
    Found 8-bit register for signal <src_kernel_win_2_val_1_0_2_reg_3662>.
    Found 8-bit register for signal <src_kernel_win_2_val_1_0_6_reg_3647>.
    Found 8-bit register for signal <src_kernel_win_2_val_1_0_8_reg_3883>.
    Found 8-bit register for signal <src_kernel_win_2_val_1_0_fu_314>.
    Found 8-bit register for signal <src_kernel_win_2_val_1_0_load_reg_3806>.
    Found 8-bit register for signal <src_kernel_win_2_val_1_1_4_reg_3712>.
    Found 8-bit register for signal <src_kernel_win_2_val_1_1_5_reg_3812>.
    Found 8-bit register for signal <src_kernel_win_2_val_1_1_6_reg_3838>.
    Found 8-bit register for signal <src_kernel_win_2_val_1_1_fu_318>.
    Found 8-bit register for signal <src_kernel_win_2_val_2_0_fu_310>.
    Found 8-bit register for signal <src_kernel_win_2_val_2_0_load_reg_3749>.
    Found 8-bit register for signal <src_kernel_win_2_val_2_1_4_reg_3602>.
    Found 8-bit register for signal <src_kernel_win_2_val_2_1_5_reg_3667>.
    Found 8-bit register for signal <src_kernel_win_2_val_2_1_6_reg_3754>.
    Found 8-bit register for signal <src_kernel_win_2_val_2_1_fu_306>.
    Found 12-bit register for signal <t_V_1_reg_774>.
    Found 12-bit register for signal <t_V_reg_763>.
    Found 8-bit register for signal <temp_43_reg_3404>.
    Found 8-bit register for signal <temp_44_reg_3410>.
    Found 8-bit register for signal <temp_45_reg_3483>.
    Found 8-bit register for signal <temp_46_reg_3550>.
    Found 8-bit register for signal <temp_47_reg_3556>.
    Found 8-bit register for signal <temp_reg_3477>.
    Found 2-bit register for signal <tmp_116_0_t_reg_3395>.
    Found 2-bit register for signal <tmp_116_1_t_reg_3468>.
    Found 2-bit register for signal <tmp_116_2_t_reg_3541>.
    Found 2-bit register for signal <tmp_121_0_t_reg_3391>.
    Found 2-bit register for signal <tmp_121_1_t_reg_3464>.
    Found 2-bit register for signal <tmp_121_2_t_reg_3537>.
    Found 1-bit register for signal <tmp_135_2_0_1_not_reg_3036>.
    Found 1-bit register for signal <tmp_135_2_0_2_not_reg_3043>.
    Found 1-bit register for signal <tmp_135_2_1_0_not_reg_3050>.
    Found 1-bit register for signal <tmp_135_2_1_1_not_reg_3057>.
    Found 1-bit register for signal <tmp_135_2_1_2_not_reg_3064>.
    Found 1-bit register for signal <tmp_135_2_2_0_not_reg_3071>.
    Found 1-bit register for signal <tmp_135_2_2_1_not_reg_3078>.
    Found 1-bit register for signal <tmp_135_2_2_2_not_reg_3085>.
    Found 1-bit register for signal <tmp_135_2_reg_3029>.
    Found 1-bit register for signal <tmp_136_0_0_1_reg_3612>.
    Found 1-bit register for signal <tmp_136_0_1_2_reg_3823>.
    Found 1-bit register for signal <tmp_136_1_0_1_reg_3642>.
    Found 1-bit register for signal <tmp_136_1_1_2_reg_3833>.
    Found 1-bit register for signal <tmp_136_2_0_1_reg_3672>.
    Found 1-bit register for signal <tmp_136_2_1_2_reg_3843>.
    Found 2-bit register for signal <tmp_14_reg_3139>.
    Found 2-bit register for signal <tmp_16_reg_3145>.
    Found 2-bit register for signal <tmp_19_reg_3151>.
    Found 13-bit register for signal <tmp_1_reg_3017>.
    Found 1-bit register for signal <tmp_20_reg_3156>.
    Found 1-bit register for signal <tmp_21_reg_3231>.
    Found 1-bit register for signal <tmp_22_reg_3264>.
    Found 1-bit register for signal <tmp_24_reg_3279>.
    Found 1-bit register for signal <tmp_3_reg_3222>.
    Found 2-bit register for signal <tmp_6_reg_3130>.
    Found 1-bit register for signal <tmp_80_not_reg_3118>.
    Found 1-bit register for signal <tmp_86_2_reg_3166>.
    Found 2-bit register for signal <tmp_8_reg_3024>.
    Found 1-bit register for signal <tmp_93_1_reg_3303>.
    Found 1-bit register for signal <tmp_93_2_reg_3338>.
    Found 1-bit register for signal <tmp_95_1_reg_3318>.
    Found 1-bit register for signal <tmp_95_2_reg_3353>.
    Found 2-bit register for signal <tmp_97_0_t_reg_3283>.
    Found 2-bit register for signal <tmp_97_1_t_reg_3322>.
    Found 2-bit register for signal <tmp_97_2_t_reg_3357>.
    Found 2-bit register for signal <tmp_9_reg_3092>.
    Found 13-bit register for signal <tmp_s_reg_3006>.
    Found 1-bit register for signal <ult_reg_3113>.
    Found 13-bit register for signal <widthloop_reg_2981>.
    Found 13-bit register for signal <x_reg_3235>.
    Found 3-bit register for signal <ap_CS_fsm>.
    Found finite state machine <FSM_2> for signal <ap_CS_fsm>.
    -----------------------------------------------------------------------
    | States             | 8                                              |
    | Transitions        | 22                                             |
    | Inputs             | 12                                             |
    | Outputs            | 8                                              |
    | Clock              | ap_clk (rising_edge)                           |
    | Reset              | ap_rst (positive)                              |
    | Reset type         | synchronous                                    |
    | Reset State        | 000                                            |
    | Power Up State     | 000                                            |
    | Encoding           | auto                                           |
    | Implementation     | LUT                                            |
    -----------------------------------------------------------------------
    Found 2-bit subtractor for signal <locy_0_0_t_fu_1349_p2> created at line 3869.
    Found 2-bit subtractor for signal <locy_0_1_t_fu_1363_p2> created at line 3870.
    Found 2-bit subtractor for signal <locy_0_2_t_fu_1377_p2> created at line 3871.
    Found 13-bit adder for signal <ImagLoc_x_fu_1432_p2> created at line 3773.
    Found 13-bit adder for signal <ImagLoc_y_1_fu_1248_p2> created at line 3774.
    Found 13-bit adder for signal <ImagLoc_y_2_fu_1286_p2> created at line 3775.
    Found 13-bit adder for signal <ImagLoc_y_fu_1172_p2> created at line 3776.
    Found 13-bit adder for signal <heightloop_cast59_cast_fu_1056_p1<12:0>> created at line 3846.
    Found 12-bit adder for signal <i_V_fu_1161_p2> created at line 3847.
    Found 12-bit adder for signal <j_V_fu_1410_p2> created at line 3850.
    Found 2-bit adder for signal <p_rec2_fu_1017_p2> created at line 3915.
    Found 2-bit adder for signal <p_rec3_fu_1029_p2> created at line 3916.
    Found 2-bit adder for signal <p_rec_fu_1041_p2> created at line 3917.
    Found 13-bit adder for signal <ref_fu_1069_p2> created at line 3918.
    Found 2-bit adder for signal <tmp_116_0_t_fu_1635_p2> created at line 3984.
    Found 13-bit adder for signal <tmp_1_fu_1087_p2> created at line 4036.
    Found 2-bit adder for signal <tmp_97_0_t_fu_1500_p2> created at line 4079.
    Found 13-bit adder for signal <tmp_s_fu_1078_p2> created at line 4085.
    Found 13-bit adder for signal <widthloop_fu_1063_p2> created at line 4090.
    Found 12-bit comparator greater for signal <icmp1_fu_1198_p2> created at line 3848
    Found 2-bit comparator equal for signal <sel_tmp8_fu_1367_p2> created at line 3933
    Found 2-bit comparator equal for signal <sel_tmp_fu_1353_p2> created at line 3935
    Found 13-bit comparator greater for signal <slt_fu_1330_p2> created at line 3942
    Found 13-bit comparator greater for signal <tmp_11_fu_1209_p2> created at line 3987
    Found 8-bit comparator greater for signal <tmp_136_0_0_1_fu_1863_p2> created at line 4003
    Found 8-bit comparator greater for signal <tmp_136_0_0_2_fu_2145_p2> created at line 4004
    Found 8-bit comparator greater for signal <tmp_136_0_1_1_fu_2353_p2> created at line 4005
    Found 8-bit comparator greater for signal <tmp_136_0_1_2_fu_2368_p2> created at line 4006
    Found 8-bit comparator greater for signal <tmp_136_0_1_fu_2256_p2> created at line 4007
    Found 8-bit comparator greater for signal <tmp_136_0_2_1_fu_2502_p2> created at line 4008
    Found 8-bit comparator greater for signal <tmp_136_0_2_2_fu_2563_p2> created at line 4009
    Found 8-bit comparator greater for signal <tmp_136_0_2_fu_2426_p2> created at line 4010
    Found 8-bit comparator greater for signal <tmp_136_1_0_1_fu_1942_p2> created at line 4011
    Found 8-bit comparator greater for signal <tmp_136_1_0_2_fu_2190_p2> created at line 4012
    Found 8-bit comparator greater for signal <tmp_136_1_1_1_fu_2373_p2> created at line 4013
    Found 8-bit comparator greater for signal <tmp_136_1_1_2_fu_2388_p2> created at line 4014
    Found 8-bit comparator greater for signal <tmp_136_1_1_fu_2289_p2> created at line 4015
    Found 8-bit comparator greater for signal <tmp_136_1_2_1_fu_2524_p2> created at line 4016
    Found 8-bit comparator greater for signal <tmp_136_1_2_2_fu_2579_p2> created at line 4017
    Found 8-bit comparator greater for signal <tmp_136_1_2_fu_2450_p2> created at line 4018
    Found 8-bit comparator greater for signal <tmp_136_2_0_1_fu_2025_p2> created at line 4020
    Found 8-bit comparator greater for signal <tmp_136_2_0_2_fu_2231_p2> created at line 4021
    Found 8-bit comparator greater for signal <tmp_136_2_1_1_fu_2393_p2> created at line 4022
    Found 8-bit comparator greater for signal <tmp_136_2_1_2_fu_2408_p2> created at line 4023
    Found 8-bit comparator greater for signal <tmp_136_2_1_fu_2322_p2> created at line 4024
    Found 8-bit comparator greater for signal <tmp_136_2_2_1_fu_2546_p2> created at line 4025
    Found 8-bit comparator greater for signal <tmp_136_2_2_2_fu_2595_p2> created at line 4026
    Found 8-bit comparator greater for signal <tmp_136_2_2_fu_2474_p2> created at line 4027
    Found 13-bit comparator greater for signal <tmp_20_fu_1324_p2> created at line 4037
    Found 14-bit comparator greater for signal <tmp_22_fu_1474_p2> created at line 4040
    Found 13-bit comparator greater for signal <tmp_24_fu_1491_p2> created at line 4042
    Found 13-bit comparator equal for signal <tmp_27_fu_1599_p2> created at line 4045
    Found 13-bit comparator greater for signal <tmp_29_fu_1609_p2> created at line 4047
    Found 14-bit comparator greater for signal <tmp_2_fu_1156_p2> created at line 4048
    Found 13-bit comparator greater for signal <tmp_3_fu_1405_p2> created at line 4057
    Found 13-bit comparator greater for signal <tmp_5_fu_1442_p2> created at line 4059
    Found 13-bit comparator greater for signal <tmp_80_not_fu_1182_p2> created at line 4063
    Found 14-bit comparator greater for signal <tmp_86_2_fu_1335_p2> created at line 4065
    Found 13-bit comparator greater for signal <tmp_92_0_1_fu_1254_p2> created at line 4069
    Found 13-bit comparator greater for signal <tmp_92_0_2_fu_1292_p2> created at line 4070
    WARNING:Xst:2404 -  FFs/Latches <rows_cast1_reg_2962<12><0:0>> (without init value) have a constant value of 0 in block <filter_opr_erode_kernel_16_16_unsigned_char_int_1080_1920_3_3_s>.
    WARNING:Xst:2404 -  FFs/Latches <heightloop_cast59_cast_reg_2969<13><12:12>> (without init value) have a constant value of 0 in block <filter_opr_erode_kernel_16_16_unsigned_char_int_1080_1920_3_3_s>.
    WARNING:Xst:2404 -  FFs/Latches <cols_cast1_reg_2976<12><13:13>> (without init value) have a constant value of 0 in block <filter_opr_erode_kernel_16_16_unsigned_char_int_1080_1920_3_3_s>.
    WARNING:Xst:2404 -  FFs/Latches <cols_cast2_reg_2996<13><12:12>> (without init value) have a constant value of 0 in block <filter_opr_erode_kernel_16_16_unsigned_char_int_1080_1920_3_3_s>.
    WARNING:Xst:2404 -  FFs/Latches <cols_cast2_reg_2996<12><13:13>> (without init value) have a constant value of 0 in block <filter_opr_erode_kernel_16_16_unsigned_char_int_1080_1920_3_3_s>.
    Summary:
	inferred  19 Adder/Subtractor(s).
	inferred 1384 D-type flip-flop(s).
	inferred  41 Comparator(s).
	inferred 121 Multiplexer(s).
	inferred   1 Finite State Machine(s).
Unit <filter_opr_erode_kernel_16_16_unsigned_char_int_1080_1920_3_3_s> synthesized.

Synthesizing Unit <filter_opr_erode_kernel_16_16_unsigned_char_int_1080_1920_3_3_s_k_buf_0_val_0>.
    Related source file is "/nfs/TUEIEDAprojects/SystemDesign/work/ipxact/benjamin-bordes/DSE/3IP_/3IP/pcores/image_filter_top_v1_00_a/synhdl/verilog/filter_opr_erode_kernel_16_16_unsigned_char_int_1080_1920_3_3_s_k_buf_0_val_0.v".
        DataWidth = 8
        AddressRange = 1920
        AddressWidth = 11
WARNING:Xst:647 - Input <reset> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
    Summary:
	no macro.
Unit <filter_opr_erode_kernel_16_16_unsigned_char_int_1080_1920_3_3_s_k_buf_0_val_0> synthesized.

Synthesizing Unit <filter_opr_erode_kernel_16_16_unsigned_char_int_1080_1920_3_3_s_k_buf_0_val_0_ram>.
    Related source file is "/nfs/TUEIEDAprojects/SystemDesign/work/ipxact/benjamin-bordes/DSE/3IP_/3IP/pcores/image_filter_top_v1_00_a/synhdl/verilog/filter_opr_erode_kernel_16_16_unsigned_char_int_1080_1920_3_3_s_k_buf_0_val_0.v".
        DWIDTH = 8
        AWIDTH = 11
        MEM_SIZE = 1920
    Set property "ram_style = block" for signal <ram>.
WARNING:Xst:3035 - Index value(s) does not match array range for signal <ram>, simulation mismatch.
    Found 1920x8-bit dual-port RAM <Mram_ram> for signal <ram>.
    Found 8-bit register for signal <q1>.
    Found 8-bit register for signal <q0>.
    Summary:
	inferred   1 RAM(s).
	inferred  16 D-type flip-flop(s).
	inferred   1 Multiplexer(s).
Unit <filter_opr_erode_kernel_16_16_unsigned_char_int_1080_1920_3_3_s_k_buf_0_val_0_ram> synthesized.

Synthesizing Unit <Mat2AXIvideo_32_1080_1920_16_s>.
    Related source file is "/nfs/TUEIEDAprojects/SystemDesign/work/ipxact/benjamin-bordes/DSE/3IP_/3IP/pcores/image_filter_top_v1_00_a/synhdl/verilog/Mat2AXIvideo_32_1080_1920_16_s.v".
        ap_const_logic_1 = 1'b1
        ap_const_logic_0 = 1'b0
        ap_ST_st1_fsm_0 = 2'b00
        ap_ST_st2_fsm_1 = 2'b01
        ap_ST_pp0_stg0_fsm_2 = 2'b10
        ap_ST_st5_fsm_3 = 2'b11
        ap_const_lv1_0 = 1'b0
        ap_const_lv12_0 = 12'b000000000000
        ap_const_lv4_F = 4'b1111
        ap_const_lv4_0 = 4'b0000
        ap_const_lv1_1 = 1'b1
        ap_const_lv13_1FFF = 13'b1111111111111
        ap_const_lv12_1 = 12'b000000000001
        ap_const_lv8_FF = 8'b11111111
        ap_true = 1'b1
    Found 1-bit register for signal <ap_done_reg>.
    Found 1-bit register for signal <ap_reg_ppiten_pp0_it0>.
    Found 1-bit register for signal <ap_reg_ppiten_pp0_it1>.
    Found 1-bit register for signal <axi_last_V_reg_293>.
    Found 1-bit register for signal <exitcond2_reg_284>.
    Found 12-bit register for signal <i_V_reg_279>.
    Found 13-bit register for signal <op2_assign_reg_271>.
    Found 1-bit register for signal <sof_2_fu_100>.
    Found 12-bit register for signal <t_V_3_reg_174>.
    Found 12-bit register for signal <t_V_reg_163>.
    Found 2-bit register for signal <ap_CS_fsm>.
    Found finite state machine <FSM_3> for signal <ap_CS_fsm>.
    -----------------------------------------------------------------------
    | States             | 4                                              |
    | Transitions        | 10                                             |
    | Inputs             | 6                                              |
    | Outputs            | 4                                              |
    | Clock              | ap_clk (rising_edge)                           |
    | Reset              | ap_rst (positive)                              |
    | Reset type         | synchronous                                    |
    | Reset State        | 00                                             |
    | Power Up State     | 00                                             |
    | Encoding           | auto                                           |
    | Implementation     | LUT                                            |
    -----------------------------------------------------------------------
    Found 12-bit adder for signal <i_V_fu_206_p2> created at line 383.
    Found 12-bit adder for signal <j_V_fu_217_p2> created at line 384.
    Found 13-bit adder for signal <op2_assign_fu_190_p2> created at line 385.
    Found 13-bit comparator equal for signal <axi_last_V_fu_227_p2> created at line 380
    Found 12-bit comparator equal for signal <exitcond2_fu_212_p2> created at line 381
    Found 12-bit comparator equal for signal <exitcond_fu_201_p2> created at line 382
    Summary:
	inferred   3 Adder/Subtractor(s).
	inferred  55 D-type flip-flop(s).
	inferred   3 Comparator(s).
	inferred   1 Finite State Machine(s).
Unit <Mat2AXIvideo_32_1080_1920_16_s> synthesized.

Synthesizing Unit <FIFO_image_filter_img_0_rows_V>.
    Related source file is "/nfs/TUEIEDAprojects/SystemDesign/work/ipxact/benjamin-bordes/DSE/3IP_/3IP/pcores/image_filter_top_v1_00_a/synhdl/verilog/FIFO_image_filter_img_0_rows_V.v".
        MEM_STYLE = "shiftreg"
        DATA_WIDTH = 32'b00000000000000000000000000001100
        ADDR_WIDTH = 32'b00000000000000000000000000000010
        DEPTH = 32'b00000000000000000000000000000011
    Found 1-bit register for signal <internal_empty_n>.
    Found 1-bit register for signal <internal_full_n>.
    Found 3-bit register for signal <mOutPtr>.
    Found 3-bit adder for signal <mOutPtr[2]_GND_12_o_add_18_OUT> created at line 102.
    Found 3-bit subtractor for signal <GND_12_o_GND_12_o_sub_11_OUT<2:0>> created at line 94.
    Summary:
	inferred   1 Adder/Subtractor(s).
	inferred   5 D-type flip-flop(s).
	inferred   2 Multiplexer(s).
Unit <FIFO_image_filter_img_0_rows_V> synthesized.

Synthesizing Unit <FIFO_image_filter_img_0_rows_V_shiftReg>.
    Related source file is "/nfs/TUEIEDAprojects/SystemDesign/work/ipxact/benjamin-bordes/DSE/3IP_/3IP/pcores/image_filter_top_v1_00_a/synhdl/verilog/FIFO_image_filter_img_0_rows_V.v".
        DATA_WIDTH = 32'b00000000000000000000000000001100
        ADDR_WIDTH = 32'b00000000000000000000000000000010
        DEPTH = 32'b00000000000000000000000000000011
    Found 36-bit register for signal <n0006[35:0]>.
    Found 12-bit 3-to-1 multiplexer for signal <q> created at line 41.
    Summary:
	inferred  36 D-type flip-flop(s).
	inferred   1 Multiplexer(s).
Unit <FIFO_image_filter_img_0_rows_V_shiftReg> synthesized.

Synthesizing Unit <FIFO_image_filter_img_0_rows_V_channel>.
    Related source file is "/nfs/TUEIEDAprojects/SystemDesign/work/ipxact/benjamin-bordes/DSE/3IP_/3IP/pcores/image_filter_top_v1_00_a/synhdl/verilog/FIFO_image_filter_img_0_rows_V_channel.v".
        MEM_STYLE = "shiftreg"
        DATA_WIDTH = 32'b00000000000000000000000000001100
        ADDR_WIDTH = 32'b00000000000000000000000000000010
        DEPTH = 32'b00000000000000000000000000000011
    Found 1-bit register for signal <internal_empty_n>.
    Found 1-bit register for signal <internal_full_n>.
    Found 3-bit register for signal <mOutPtr>.
    Found 3-bit adder for signal <mOutPtr[2]_GND_14_o_add_18_OUT> created at line 102.
    Found 3-bit subtractor for signal <GND_14_o_GND_14_o_sub_11_OUT<2:0>> created at line 94.
    Summary:
	inferred   1 Adder/Subtractor(s).
	inferred   5 D-type flip-flop(s).
	inferred   2 Multiplexer(s).
Unit <FIFO_image_filter_img_0_rows_V_channel> synthesized.

Synthesizing Unit <FIFO_image_filter_img_0_rows_V_channel_shiftReg>.
    Related source file is "/nfs/TUEIEDAprojects/SystemDesign/work/ipxact/benjamin-bordes/DSE/3IP_/3IP/pcores/image_filter_top_v1_00_a/synhdl/verilog/FIFO_image_filter_img_0_rows_V_channel.v".
        DATA_WIDTH = 32'b00000000000000000000000000001100
        ADDR_WIDTH = 32'b00000000000000000000000000000010
        DEPTH = 32'b00000000000000000000000000000011
    Found 36-bit register for signal <n0006[35:0]>.
    Found 12-bit 3-to-1 multiplexer for signal <q> created at line 41.
    Summary:
	inferred  36 D-type flip-flop(s).
	inferred   1 Multiplexer(s).
Unit <FIFO_image_filter_img_0_rows_V_channel_shiftReg> synthesized.

Synthesizing Unit <FIFO_image_filter_img_0_cols_V>.
    Related source file is "/nfs/TUEIEDAprojects/SystemDesign/work/ipxact/benjamin-bordes/DSE/3IP_/3IP/pcores/image_filter_top_v1_00_a/synhdl/verilog/FIFO_image_filter_img_0_cols_V.v".
        MEM_STYLE = "shiftreg"
        DATA_WIDTH = 32'b00000000000000000000000000001100
        ADDR_WIDTH = 32'b00000000000000000000000000000010
        DEPTH = 32'b00000000000000000000000000000011
    Found 1-bit register for signal <internal_empty_n>.
    Found 1-bit register for signal <internal_full_n>.
    Found 3-bit register for signal <mOutPtr>.
    Found 3-bit adder for signal <mOutPtr[2]_GND_16_o_add_18_OUT> created at line 102.
    Found 3-bit subtractor for signal <GND_16_o_GND_16_o_sub_11_OUT<2:0>> created at line 94.
    Summary:
	inferred   1 Adder/Subtractor(s).
	inferred   5 D-type flip-flop(s).
	inferred   2 Multiplexer(s).
Unit <FIFO_image_filter_img_0_cols_V> synthesized.

Synthesizing Unit <FIFO_image_filter_img_0_cols_V_shiftReg>.
    Related source file is "/nfs/TUEIEDAprojects/SystemDesign/work/ipxact/benjamin-bordes/DSE/3IP_/3IP/pcores/image_filter_top_v1_00_a/synhdl/verilog/FIFO_image_filter_img_0_cols_V.v".
        DATA_WIDTH = 32'b00000000000000000000000000001100
        ADDR_WIDTH = 32'b00000000000000000000000000000010
        DEPTH = 32'b00000000000000000000000000000011
    Found 36-bit register for signal <n0006[35:0]>.
    Found 12-bit 3-to-1 multiplexer for signal <q> created at line 41.
    Summary:
	inferred  36 D-type flip-flop(s).
	inferred   1 Multiplexer(s).
Unit <FIFO_image_filter_img_0_cols_V_shiftReg> synthesized.

Synthesizing Unit <FIFO_image_filter_img_0_cols_V_channel>.
    Related source file is "/nfs/TUEIEDAprojects/SystemDesign/work/ipxact/benjamin-bordes/DSE/3IP_/3IP/pcores/image_filter_top_v1_00_a/synhdl/verilog/FIFO_image_filter_img_0_cols_V_channel.v".
        MEM_STYLE = "shiftreg"
        DATA_WIDTH = 32'b00000000000000000000000000001100
        ADDR_WIDTH = 32'b00000000000000000000000000000010
        DEPTH = 32'b00000000000000000000000000000011
    Found 1-bit register for signal <internal_empty_n>.
    Found 1-bit register for signal <internal_full_n>.
    Found 3-bit register for signal <mOutPtr>.
    Found 3-bit adder for signal <mOutPtr[2]_GND_18_o_add_18_OUT> created at line 102.
    Found 3-bit subtractor for signal <GND_18_o_GND_18_o_sub_11_OUT<2:0>> created at line 94.
    Summary:
	inferred   1 Adder/Subtractor(s).
	inferred   5 D-type flip-flop(s).
	inferred   2 Multiplexer(s).
Unit <FIFO_image_filter_img_0_cols_V_channel> synthesized.

Synthesizing Unit <FIFO_image_filter_img_0_cols_V_channel_shiftReg>.
    Related source file is "/nfs/TUEIEDAprojects/SystemDesign/work/ipxact/benjamin-bordes/DSE/3IP_/3IP/pcores/image_filter_top_v1_00_a/synhdl/verilog/FIFO_image_filter_img_0_cols_V_channel.v".
        DATA_WIDTH = 32'b00000000000000000000000000001100
        ADDR_WIDTH = 32'b00000000000000000000000000000010
        DEPTH = 32'b00000000000000000000000000000011
    Found 36-bit register for signal <n0006[35:0]>.
    Found 12-bit 3-to-1 multiplexer for signal <q> created at line 41.
    Summary:
	inferred  36 D-type flip-flop(s).
	inferred   1 Multiplexer(s).
Unit <FIFO_image_filter_img_0_cols_V_channel_shiftReg> synthesized.

Synthesizing Unit <FIFO_image_filter_img_1_rows_V>.
    Related source file is "/nfs/TUEIEDAprojects/SystemDesign/work/ipxact/benjamin-bordes/DSE/3IP_/3IP/pcores/image_filter_top_v1_00_a/synhdl/verilog/FIFO_image_filter_img_1_rows_V.v".
        MEM_STYLE = "shiftreg"
        DATA_WIDTH = 32'b00000000000000000000000000001100
        ADDR_WIDTH = 32'b00000000000000000000000000000010
        DEPTH = 32'b00000000000000000000000000000011
    Found 1-bit register for signal <internal_empty_n>.
    Found 1-bit register for signal <internal_full_n>.
    Found 3-bit register for signal <mOutPtr>.
    Found 3-bit adder for signal <mOutPtr[2]_GND_20_o_add_18_OUT> created at line 102.
    Found 3-bit subtractor for signal <GND_20_o_GND_20_o_sub_11_OUT<2:0>> created at line 94.
    Summary:
	inferred   1 Adder/Subtractor(s).
	inferred   5 D-type flip-flop(s).
	inferred   2 Multiplexer(s).
Unit <FIFO_image_filter_img_1_rows_V> synthesized.

Synthesizing Unit <FIFO_image_filter_img_1_rows_V_shiftReg>.
    Related source file is "/nfs/TUEIEDAprojects/SystemDesign/work/ipxact/benjamin-bordes/DSE/3IP_/3IP/pcores/image_filter_top_v1_00_a/synhdl/verilog/FIFO_image_filter_img_1_rows_V.v".
        DATA_WIDTH = 32'b00000000000000000000000000001100
        ADDR_WIDTH = 32'b00000000000000000000000000000010
        DEPTH = 32'b00000000000000000000000000000011
    Found 36-bit register for signal <n0006[35:0]>.
    Found 12-bit 3-to-1 multiplexer for signal <q> created at line 41.
    Summary:
	inferred  36 D-type flip-flop(s).
	inferred   1 Multiplexer(s).
Unit <FIFO_image_filter_img_1_rows_V_shiftReg> synthesized.

Synthesizing Unit <FIFO_image_filter_img_1_cols_V>.
    Related source file is "/nfs/TUEIEDAprojects/SystemDesign/work/ipxact/benjamin-bordes/DSE/3IP_/3IP/pcores/image_filter_top_v1_00_a/synhdl/verilog/FIFO_image_filter_img_1_cols_V.v".
        MEM_STYLE = "shiftreg"
        DATA_WIDTH = 32'b00000000000000000000000000001100
        ADDR_WIDTH = 32'b00000000000000000000000000000010
        DEPTH = 32'b00000000000000000000000000000011
    Found 1-bit register for signal <internal_empty_n>.
    Found 1-bit register for signal <internal_full_n>.
    Found 3-bit register for signal <mOutPtr>.
    Found 3-bit adder for signal <mOutPtr[2]_GND_22_o_add_18_OUT> created at line 102.
    Found 3-bit subtractor for signal <GND_22_o_GND_22_o_sub_11_OUT<2:0>> created at line 94.
    Summary:
	inferred   1 Adder/Subtractor(s).
	inferred   5 D-type flip-flop(s).
	inferred   2 Multiplexer(s).
Unit <FIFO_image_filter_img_1_cols_V> synthesized.

Synthesizing Unit <FIFO_image_filter_img_1_cols_V_shiftReg>.
    Related source file is "/nfs/TUEIEDAprojects/SystemDesign/work/ipxact/benjamin-bordes/DSE/3IP_/3IP/pcores/image_filter_top_v1_00_a/synhdl/verilog/FIFO_image_filter_img_1_cols_V.v".
        DATA_WIDTH = 32'b00000000000000000000000000001100
        ADDR_WIDTH = 32'b00000000000000000000000000000010
        DEPTH = 32'b00000000000000000000000000000011
    Found 36-bit register for signal <n0006[35:0]>.
    Found 12-bit 3-to-1 multiplexer for signal <q> created at line 41.
    Summary:
	inferred  36 D-type flip-flop(s).
	inferred   1 Multiplexer(s).
Unit <FIFO_image_filter_img_1_cols_V_shiftReg> synthesized.

Synthesizing Unit <FIFO_image_filter_img_0_data_stream_0_V>.
    Related source file is "/nfs/TUEIEDAprojects/SystemDesign/work/ipxact/benjamin-bordes/DSE/3IP_/3IP/pcores/image_filter_top_v1_00_a/synhdl/verilog/FIFO_image_filter_img_0_data_stream_0_V.v".
        MEM_STYLE = "auto"
        DATA_WIDTH = 32'b00000000000000000000000000001000
        ADDR_WIDTH = 32'b00000000000000000000000000000001
        DEPTH = 32'b00000000000000000000000000000010
    Found 1-bit register for signal <internal_empty_n>.
    Found 1-bit register for signal <internal_full_n>.
    Found 2-bit register for signal <mOutPtr>.
    Found 2-bit adder for signal <mOutPtr[1]_GND_24_o_add_18_OUT> created at line 102.
    Found 2-bit subtractor for signal <GND_24_o_GND_24_o_sub_11_OUT<1:0>> created at line 94.
    Summary:
	inferred   1 Adder/Subtractor(s).
	inferred   4 D-type flip-flop(s).
	inferred   2 Multiplexer(s).
Unit <FIFO_image_filter_img_0_data_stream_0_V> synthesized.

Synthesizing Unit <FIFO_image_filter_img_0_data_stream_0_V_shiftReg>.
    Related source file is "/nfs/TUEIEDAprojects/SystemDesign/work/ipxact/benjamin-bordes/DSE/3IP_/3IP/pcores/image_filter_top_v1_00_a/synhdl/verilog/FIFO_image_filter_img_0_data_stream_0_V.v".
        DATA_WIDTH = 32'b00000000000000000000000000001000
        ADDR_WIDTH = 32'b00000000000000000000000000000001
        DEPTH = 32'b00000000000000000000000000000010
    Found 16-bit register for signal <n0006[15:0]>.
    Summary:
	inferred  16 D-type flip-flop(s).
	inferred   1 Multiplexer(s).
Unit <FIFO_image_filter_img_0_data_stream_0_V_shiftReg> synthesized.

Synthesizing Unit <FIFO_image_filter_img_0_data_stream_1_V>.
    Related source file is "/nfs/TUEIEDAprojects/SystemDesign/work/ipxact/benjamin-bordes/DSE/3IP_/3IP/pcores/image_filter_top_v1_00_a/synhdl/verilog/FIFO_image_filter_img_0_data_stream_1_V.v".
        MEM_STYLE = "auto"
        DATA_WIDTH = 32'b00000000000000000000000000001000
        ADDR_WIDTH = 32'b00000000000000000000000000000001
        DEPTH = 32'b00000000000000000000000000000010
    Found 1-bit register for signal <internal_empty_n>.
    Found 1-bit register for signal <internal_full_n>.
    Found 2-bit register for signal <mOutPtr>.
    Found 2-bit adder for signal <mOutPtr[1]_GND_26_o_add_18_OUT> created at line 102.
    Found 2-bit subtractor for signal <GND_26_o_GND_26_o_sub_11_OUT<1:0>> created at line 94.
    Summary:
	inferred   1 Adder/Subtractor(s).
	inferred   4 D-type flip-flop(s).
	inferred   2 Multiplexer(s).
Unit <FIFO_image_filter_img_0_data_stream_1_V> synthesized.

Synthesizing Unit <FIFO_image_filter_img_0_data_stream_1_V_shiftReg>.
    Related source file is "/nfs/TUEIEDAprojects/SystemDesign/work/ipxact/benjamin-bordes/DSE/3IP_/3IP/pcores/image_filter_top_v1_00_a/synhdl/verilog/FIFO_image_filter_img_0_data_stream_1_V.v".
        DATA_WIDTH = 32'b00000000000000000000000000001000
        ADDR_WIDTH = 32'b00000000000000000000000000000001
        DEPTH = 32'b00000000000000000000000000000010
    Found 16-bit register for signal <n0006[15:0]>.
    Summary:
	inferred  16 D-type flip-flop(s).
	inferred   1 Multiplexer(s).
Unit <FIFO_image_filter_img_0_data_stream_1_V_shiftReg> synthesized.

Synthesizing Unit <FIFO_image_filter_img_0_data_stream_2_V>.
    Related source file is "/nfs/TUEIEDAprojects/SystemDesign/work/ipxact/benjamin-bordes/DSE/3IP_/3IP/pcores/image_filter_top_v1_00_a/synhdl/verilog/FIFO_image_filter_img_0_data_stream_2_V.v".
        MEM_STYLE = "auto"
        DATA_WIDTH = 32'b00000000000000000000000000001000
        ADDR_WIDTH = 32'b00000000000000000000000000000001
        DEPTH = 32'b00000000000000000000000000000010
    Found 1-bit register for signal <internal_empty_n>.
    Found 1-bit register for signal <internal_full_n>.
    Found 2-bit register for signal <mOutPtr>.
    Found 2-bit adder for signal <mOutPtr[1]_GND_28_o_add_18_OUT> created at line 102.
    Found 2-bit subtractor for signal <GND_28_o_GND_28_o_sub_11_OUT<1:0>> created at line 94.
    Summary:
	inferred   1 Adder/Subtractor(s).
	inferred   4 D-type flip-flop(s).
	inferred   2 Multiplexer(s).
Unit <FIFO_image_filter_img_0_data_stream_2_V> synthesized.

Synthesizing Unit <FIFO_image_filter_img_0_data_stream_2_V_shiftReg>.
    Related source file is "/nfs/TUEIEDAprojects/SystemDesign/work/ipxact/benjamin-bordes/DSE/3IP_/3IP/pcores/image_filter_top_v1_00_a/synhdl/verilog/FIFO_image_filter_img_0_data_stream_2_V.v".
        DATA_WIDTH = 32'b00000000000000000000000000001000
        ADDR_WIDTH = 32'b00000000000000000000000000000001
        DEPTH = 32'b00000000000000000000000000000010
    Found 16-bit register for signal <n0006[15:0]>.
    Summary:
	inferred  16 D-type flip-flop(s).
	inferred   1 Multiplexer(s).
Unit <FIFO_image_filter_img_0_data_stream_2_V_shiftReg> synthesized.

Synthesizing Unit <FIFO_image_filter_img_1_data_stream_0_V>.
    Related source file is "/nfs/TUEIEDAprojects/SystemDesign/work/ipxact/benjamin-bordes/DSE/3IP_/3IP/pcores/image_filter_top_v1_00_a/synhdl/verilog/FIFO_image_filter_img_1_data_stream_0_V.v".
        MEM_STYLE = "auto"
        DATA_WIDTH = 32'b00000000000000000000000000001000
        ADDR_WIDTH = 32'b00000000000000000000000000000001
        DEPTH = 32'b00000000000000000000000000000010
    Found 1-bit register for signal <internal_empty_n>.
    Found 1-bit register for signal <internal_full_n>.
    Found 2-bit register for signal <mOutPtr>.
    Found 2-bit adder for signal <mOutPtr[1]_GND_30_o_add_18_OUT> created at line 102.
    Found 2-bit subtractor for signal <GND_30_o_GND_30_o_sub_11_OUT<1:0>> created at line 94.
    Summary:
	inferred   1 Adder/Subtractor(s).
	inferred   4 D-type flip-flop(s).
	inferred   2 Multiplexer(s).
Unit <FIFO_image_filter_img_1_data_stream_0_V> synthesized.

Synthesizing Unit <FIFO_image_filter_img_1_data_stream_0_V_shiftReg>.
    Related source file is "/nfs/TUEIEDAprojects/SystemDesign/work/ipxact/benjamin-bordes/DSE/3IP_/3IP/pcores/image_filter_top_v1_00_a/synhdl/verilog/FIFO_image_filter_img_1_data_stream_0_V.v".
        DATA_WIDTH = 32'b00000000000000000000000000001000
        ADDR_WIDTH = 32'b00000000000000000000000000000001
        DEPTH = 32'b00000000000000000000000000000010
    Found 16-bit register for signal <n0006[15:0]>.
    Summary:
	inferred  16 D-type flip-flop(s).
	inferred   1 Multiplexer(s).
Unit <FIFO_image_filter_img_1_data_stream_0_V_shiftReg> synthesized.

Synthesizing Unit <FIFO_image_filter_img_1_data_stream_1_V>.
    Related source file is "/nfs/TUEIEDAprojects/SystemDesign/work/ipxact/benjamin-bordes/DSE/3IP_/3IP/pcores/image_filter_top_v1_00_a/synhdl/verilog/FIFO_image_filter_img_1_data_stream_1_V.v".
        MEM_STYLE = "auto"
        DATA_WIDTH = 32'b00000000000000000000000000001000
        ADDR_WIDTH = 32'b00000000000000000000000000000001
        DEPTH = 32'b00000000000000000000000000000010
    Found 1-bit register for signal <internal_empty_n>.
    Found 1-bit register for signal <internal_full_n>.
    Found 2-bit register for signal <mOutPtr>.
    Found 2-bit adder for signal <mOutPtr[1]_GND_32_o_add_18_OUT> created at line 102.
    Found 2-bit subtractor for signal <GND_32_o_GND_32_o_sub_11_OUT<1:0>> created at line 94.
    Summary:
	inferred   1 Adder/Subtractor(s).
	inferred   4 D-type flip-flop(s).
	inferred   2 Multiplexer(s).
Unit <FIFO_image_filter_img_1_data_stream_1_V> synthesized.

Synthesizing Unit <FIFO_image_filter_img_1_data_stream_1_V_shiftReg>.
    Related source file is "/nfs/TUEIEDAprojects/SystemDesign/work/ipxact/benjamin-bordes/DSE/3IP_/3IP/pcores/image_filter_top_v1_00_a/synhdl/verilog/FIFO_image_filter_img_1_data_stream_1_V.v".
        DATA_WIDTH = 32'b00000000000000000000000000001000
        ADDR_WIDTH = 32'b00000000000000000000000000000001
        DEPTH = 32'b00000000000000000000000000000010
    Found 16-bit register for signal <n0006[15:0]>.
    Summary:
	inferred  16 D-type flip-flop(s).
	inferred   1 Multiplexer(s).
Unit <FIFO_image_filter_img_1_data_stream_1_V_shiftReg> synthesized.

Synthesizing Unit <FIFO_image_filter_img_1_data_stream_2_V>.
    Related source file is "/nfs/TUEIEDAprojects/SystemDesign/work/ipxact/benjamin-bordes/DSE/3IP_/3IP/pcores/image_filter_top_v1_00_a/synhdl/verilog/FIFO_image_filter_img_1_data_stream_2_V.v".
        MEM_STYLE = "auto"
        DATA_WIDTH = 32'b00000000000000000000000000001000
        ADDR_WIDTH = 32'b00000000000000000000000000000001
        DEPTH = 32'b00000000000000000000000000000010
    Found 1-bit register for signal <internal_empty_n>.
    Found 1-bit register for signal <internal_full_n>.
    Found 2-bit register for signal <mOutPtr>.
    Found 2-bit adder for signal <mOutPtr[1]_GND_34_o_add_18_OUT> created at line 102.
    Found 2-bit subtractor for signal <GND_34_o_GND_34_o_sub_11_OUT<1:0>> created at line 94.
    Summary:
	inferred   1 Adder/Subtractor(s).
	inferred   4 D-type flip-flop(s).
	inferred   2 Multiplexer(s).
Unit <FIFO_image_filter_img_1_data_stream_2_V> synthesized.

Synthesizing Unit <FIFO_image_filter_img_1_data_stream_2_V_shiftReg>.
    Related source file is "/nfs/TUEIEDAprojects/SystemDesign/work/ipxact/benjamin-bordes/DSE/3IP_/3IP/pcores/image_filter_top_v1_00_a/synhdl/verilog/FIFO_image_filter_img_1_data_stream_2_V.v".
        DATA_WIDTH = 32'b00000000000000000000000000001000
        ADDR_WIDTH = 32'b00000000000000000000000000000001
        DEPTH = 32'b00000000000000000000000000000010
    Found 16-bit register for signal <n0006[15:0]>.
    Summary:
	inferred  16 D-type flip-flop(s).
	inferred   1 Multiplexer(s).
Unit <FIFO_image_filter_img_1_data_stream_2_V_shiftReg> synthesized.

Synthesizing Unit <image_filter_CONTROL_BUS_if>.
    Related source file is "/nfs/TUEIEDAprojects/SystemDesign/work/ipxact/benjamin-bordes/DSE/3IP_/3IP/pcores/image_filter_top_v1_00_a/synhdl/verilog/image_filter_CONTROL_BUS_if.v".
        C_ADDR_WIDTH = 5
        C_DATA_WIDTH = 32
    Found 5-bit register for signal <waddr>.
    Found 2-bit register for signal <rstate>.
    Found 32-bit register for signal <rdata>.
    Found 1-bit register for signal <ap_start>.
    Found 1-bit register for signal <ap_done>.
    Found 1-bit register for signal <auto_restart>.
    Found 1-bit register for signal <gie>.
    Found 2-bit register for signal <ier>.
    Found 1-bit register for signal <isr<0>>.
    Found 1-bit register for signal <isr<1>>.
    Found 32-bit register for signal <_rows>.
    Found 32-bit register for signal <_cols>.
    Found 2-bit register for signal <wstate>.
    Found finite state machine <FSM_4> for signal <rstate>.
    -----------------------------------------------------------------------
    | States             | 2                                              |
    | Transitions        | 4                                              |
    | Inputs             | 3                                              |
    | Outputs            | 2                                              |
    | Clock              | ACLK (rising_edge)                             |
    | Reset              | ARESETN_INV_1242_o (positive)                  |
    | Reset type         | synchronous                                    |
    | Reset State        | 00                                             |
    | Encoding           | auto                                           |
    | Implementation     | LUT                                            |
    -----------------------------------------------------------------------
    Found finite state machine <FSM_5> for signal <wstate>.
    -----------------------------------------------------------------------
    | States             | 3                                              |
    | Transitions        | 6                                              |
    | Inputs             | 3                                              |
    | Outputs            | 3                                              |
    | Clock              | ACLK (rising_edge)                             |
    | Reset              | ARESETN_INV_1242_o (positive)                  |
    | Reset type         | synchronous                                    |
    | Reset State        | 00                                             |
    | Encoding           | auto                                           |
    | Implementation     | LUT                                            |
    -----------------------------------------------------------------------
    Found 32-bit 8-to-1 multiplexer for signal <_n0174> created at line 209.
    Summary:
	inferred 109 D-type flip-flop(s).
	inferred   1 Multiplexer(s).
	inferred   2 Finite State Machine(s).
Unit <image_filter_CONTROL_BUS_if> synthesized.

Synthesizing Unit <image_filter_INPUT_STREAM_if>.
    Related source file is "/nfs/TUEIEDAprojects/SystemDesign/work/ipxact/benjamin-bordes/DSE/3IP_/3IP/pcores/image_filter_top_v1_00_a/synhdl/verilog/image_filter_INPUT_STREAM_if.v".
    Summary:
	no macro.
Unit <image_filter_INPUT_STREAM_if> synthesized.

Synthesizing Unit <image_filter_INPUT_STREAM_reg_slice>.
    Related source file is "/nfs/TUEIEDAprojects/SystemDesign/work/ipxact/benjamin-bordes/DSE/3IP_/3IP/pcores/image_filter_top_v1_00_a/synhdl/verilog/image_filter_INPUT_STREAM_if.v".
        N = 44
    Found 44-bit register for signal <data_p2>.
    Found 1-bit register for signal <s_ready_t>.
    Found 2-bit register for signal <state>.
    Found 44-bit register for signal <data_p1>.
    Found finite state machine <FSM_6> for signal <state>.
    -----------------------------------------------------------------------
    | States             | 3                                              |
    | Transitions        | 12                                             |
    | Inputs             | 4                                              |
    | Outputs            | 5                                              |
    | Clock              | clk (rising_edge)                              |
    | Reset              | reset (negative)                               |
    | Reset type         | synchronous                                    |
    | Reset State        | 10                                             |
    | Encoding           | auto                                           |
    | Implementation     | LUT                                            |
    -----------------------------------------------------------------------
    Found 2-bit 4-to-1 multiplexer for signal <next> created at line 379.
    Summary:
	inferred  89 D-type flip-flop(s).
	inferred   3 Multiplexer(s).
	inferred   1 Finite State Machine(s).
Unit <image_filter_INPUT_STREAM_reg_slice> synthesized.

Synthesizing Unit <image_filter_INPUT_STREAM_fifo_1>.
    Related source file is "/nfs/TUEIEDAprojects/SystemDesign/work/ipxact/benjamin-bordes/DSE/3IP_/3IP/pcores/image_filter_top_v1_00_a/synhdl/verilog/image_filter_INPUT_STREAM_if.v".
        DATA_BITS = 32
        DEPTH_BITS = 4
    Found 1-bit register for signal <empty>.
    Found 4-bit register for signal <index>.
    Found 1-bit register for signal <full>.
    Found 1-bit register for signal <mem<0><31>>.
    Found 1-bit register for signal <mem<0><30>>.
    Found 1-bit register for signal <mem<0><29>>.
    Found 1-bit register for signal <mem<0><28>>.
    Found 1-bit register for signal <mem<0><27>>.
    Found 1-bit register for signal <mem<0><26>>.
    Found 1-bit register for signal <mem<0><25>>.
    Found 1-bit register for signal <mem<0><24>>.
    Found 1-bit register for signal <mem<0><23>>.
    Found 1-bit register for signal <mem<0><22>>.
    Found 1-bit register for signal <mem<0><21>>.
    Found 1-bit register for signal <mem<0><20>>.
    Found 1-bit register for signal <mem<0><19>>.
    Found 1-bit register for signal <mem<0><18>>.
    Found 1-bit register for signal <mem<0><17>>.
    Found 1-bit register for signal <mem<0><16>>.
    Found 1-bit register for signal <mem<0><15>>.
    Found 1-bit register for signal <mem<0><14>>.
    Found 1-bit register for signal <mem<0><13>>.
    Found 1-bit register for signal <mem<0><12>>.
    Found 1-bit register for signal <mem<0><11>>.
    Found 1-bit register for signal <mem<0><10>>.
    Found 1-bit register for signal <mem<0><9>>.
    Found 1-bit register for signal <mem<0><8>>.
    Found 1-bit register for signal <mem<0><7>>.
    Found 1-bit register for signal <mem<0><6>>.
    Found 1-bit register for signal <mem<0><5>>.
    Found 1-bit register for signal <mem<0><4>>.
    Found 1-bit register for signal <mem<0><3>>.
    Found 1-bit register for signal <mem<0><2>>.
    Found 1-bit register for signal <mem<0><1>>.
    Found 1-bit register for signal <mem<0><0>>.
    Found 1-bit register for signal <mem<1><31>>.
    Found 1-bit register for signal <mem<1><30>>.
    Found 1-bit register for signal <mem<1><29>>.
    Found 1-bit register for signal <mem<1><28>>.
    Found 1-bit register for signal <mem<1><27>>.
    Found 1-bit register for signal <mem<1><26>>.
    Found 1-bit register for signal <mem<1><25>>.
    Found 1-bit register for signal <mem<1><24>>.
    Found 1-bit register for signal <mem<1><23>>.
    Found 1-bit register for signal <mem<1><22>>.
    Found 1-bit register for signal <mem<1><21>>.
    Found 1-bit register for signal <mem<1><20>>.
    Found 1-bit register for signal <mem<1><19>>.
    Found 1-bit register for signal <mem<1><18>>.
    Found 1-bit register for signal <mem<1><17>>.
    Found 1-bit register for signal <mem<1><16>>.
    Found 1-bit register for signal <mem<1><15>>.
    Found 1-bit register for signal <mem<1><14>>.
    Found 1-bit register for signal <mem<1><13>>.
    Found 1-bit register for signal <mem<1><12>>.
    Found 1-bit register for signal <mem<1><11>>.
    Found 1-bit register for signal <mem<1><10>>.
    Found 1-bit register for signal <mem<1><9>>.
    Found 1-bit register for signal <mem<1><8>>.
    Found 1-bit register for signal <mem<1><7>>.
    Found 1-bit register for signal <mem<1><6>>.
    Found 1-bit register for signal <mem<1><5>>.
    Found 1-bit register for signal <mem<1><4>>.
    Found 1-bit register for signal <mem<1><3>>.
    Found 1-bit register for signal <mem<1><2>>.
    Found 1-bit register for signal <mem<1><1>>.
    Found 1-bit register for signal <mem<1><0>>.
    Found 1-bit register for signal <mem<2><31>>.
    Found 1-bit register for signal <mem<2><30>>.
    Found 1-bit register for signal <mem<2><29>>.
    Found 1-bit register for signal <mem<2><28>>.
    Found 1-bit register for signal <mem<2><27>>.
    Found 1-bit register for signal <mem<2><26>>.
    Found 1-bit register for signal <mem<2><25>>.
    Found 1-bit register for signal <mem<2><24>>.
    Found 1-bit register for signal <mem<2><23>>.
    Found 1-bit register for signal <mem<2><22>>.
    Found 1-bit register for signal <mem<2><21>>.
    Found 1-bit register for signal <mem<2><20>>.
    Found 1-bit register for signal <mem<2><19>>.
    Found 1-bit register for signal <mem<2><18>>.
    Found 1-bit register for signal <mem<2><17>>.
    Found 1-bit register for signal <mem<2><16>>.
    Found 1-bit register for signal <mem<2><15>>.
    Found 1-bit register for signal <mem<2><14>>.
    Found 1-bit register for signal <mem<2><13>>.
    Found 1-bit register for signal <mem<2><12>>.
    Found 1-bit register for signal <mem<2><11>>.
    Found 1-bit register for signal <mem<2><10>>.
    Found 1-bit register for signal <mem<2><9>>.
    Found 1-bit register for signal <mem<2><8>>.
    Found 1-bit register for signal <mem<2><7>>.
    Found 1-bit register for signal <mem<2><6>>.
    Found 1-bit register for signal <mem<2><5>>.
    Found 1-bit register for signal <mem<2><4>>.
    Found 1-bit register for signal <mem<2><3>>.
    Found 1-bit register for signal <mem<2><2>>.
    Found 1-bit register for signal <mem<2><1>>.
    Found 1-bit register for signal <mem<2><0>>.
    Found 1-bit register for signal <mem<3><31>>.
    Found 1-bit register for signal <mem<3><30>>.
    Found 1-bit register for signal <mem<3><29>>.
    Found 1-bit register for signal <mem<3><28>>.
    Found 1-bit register for signal <mem<3><27>>.
    Found 1-bit register for signal <mem<3><26>>.
    Found 1-bit register for signal <mem<3><25>>.
    Found 1-bit register for signal <mem<3><24>>.
    Found 1-bit register for signal <mem<3><23>>.
    Found 1-bit register for signal <mem<3><22>>.
    Found 1-bit register for signal <mem<3><21>>.
    Found 1-bit register for signal <mem<3><20>>.
    Found 1-bit register for signal <mem<3><19>>.
    Found 1-bit register for signal <mem<3><18>>.
    Found 1-bit register for signal <mem<3><17>>.
    Found 1-bit register for signal <mem<3><16>>.
    Found 1-bit register for signal <mem<3><15>>.
    Found 1-bit register for signal <mem<3><14>>.
    Found 1-bit register for signal <mem<3><13>>.
    Found 1-bit register for signal <mem<3><12>>.
    Found 1-bit register for signal <mem<3><11>>.
    Found 1-bit register for signal <mem<3><10>>.
    Found 1-bit register for signal <mem<3><9>>.
    Found 1-bit register for signal <mem<3><8>>.
    Found 1-bit register for signal <mem<3><7>>.
    Found 1-bit register for signal <mem<3><6>>.
    Found 1-bit register for signal <mem<3><5>>.
    Found 1-bit register for signal <mem<3><4>>.
    Found 1-bit register for signal <mem<3><3>>.
    Found 1-bit register for signal <mem<3><2>>.
    Found 1-bit register for signal <mem<3><1>>.
    Found 1-bit register for signal <mem<3><0>>.
    Found 1-bit register for signal <mem<4><31>>.
    Found 1-bit register for signal <mem<4><30>>.
    Found 1-bit register for signal <mem<4><29>>.
    Found 1-bit register for signal <mem<4><28>>.
    Found 1-bit register for signal <mem<4><27>>.
    Found 1-bit register for signal <mem<4><26>>.
    Found 1-bit register for signal <mem<4><25>>.
    Found 1-bit register for signal <mem<4><24>>.
    Found 1-bit register for signal <mem<4><23>>.
    Found 1-bit register for signal <mem<4><22>>.
    Found 1-bit register for signal <mem<4><21>>.
    Found 1-bit register for signal <mem<4><20>>.
    Found 1-bit register for signal <mem<4><19>>.
    Found 1-bit register for signal <mem<4><18>>.
    Found 1-bit register for signal <mem<4><17>>.
    Found 1-bit register for signal <mem<4><16>>.
    Found 1-bit register for signal <mem<4><15>>.
    Found 1-bit register for signal <mem<4><14>>.
    Found 1-bit register for signal <mem<4><13>>.
    Found 1-bit register for signal <mem<4><12>>.
    Found 1-bit register for signal <mem<4><11>>.
    Found 1-bit register for signal <mem<4><10>>.
    Found 1-bit register for signal <mem<4><9>>.
    Found 1-bit register for signal <mem<4><8>>.
    Found 1-bit register for signal <mem<4><7>>.
    Found 1-bit register for signal <mem<4><6>>.
    Found 1-bit register for signal <mem<4><5>>.
    Found 1-bit register for signal <mem<4><4>>.
    Found 1-bit register for signal <mem<4><3>>.
    Found 1-bit register for signal <mem<4><2>>.
    Found 1-bit register for signal <mem<4><1>>.
    Found 1-bit register for signal <mem<4><0>>.
    Found 1-bit register for signal <mem<5><31>>.
    Found 1-bit register for signal <mem<5><30>>.
    Found 1-bit register for signal <mem<5><29>>.
    Found 1-bit register for signal <mem<5><28>>.
    Found 1-bit register for signal <mem<5><27>>.
    Found 1-bit register for signal <mem<5><26>>.
    Found 1-bit register for signal <mem<5><25>>.
    Found 1-bit register for signal <mem<5><24>>.
    Found 1-bit register for signal <mem<5><23>>.
    Found 1-bit register for signal <mem<5><22>>.
    Found 1-bit register for signal <mem<5><21>>.
    Found 1-bit register for signal <mem<5><20>>.
    Found 1-bit register for signal <mem<5><19>>.
    Found 1-bit register for signal <mem<5><18>>.
    Found 1-bit register for signal <mem<5><17>>.
    Found 1-bit register for signal <mem<5><16>>.
    Found 1-bit register for signal <mem<5><15>>.
    Found 1-bit register for signal <mem<5><14>>.
    Found 1-bit register for signal <mem<5><13>>.
    Found 1-bit register for signal <mem<5><12>>.
    Found 1-bit register for signal <mem<5><11>>.
    Found 1-bit register for signal <mem<5><10>>.
    Found 1-bit register for signal <mem<5><9>>.
    Found 1-bit register for signal <mem<5><8>>.
    Found 1-bit register for signal <mem<5><7>>.
    Found 1-bit register for signal <mem<5><6>>.
    Found 1-bit register for signal <mem<5><5>>.
    Found 1-bit register for signal <mem<5><4>>.
    Found 1-bit register for signal <mem<5><3>>.
    Found 1-bit register for signal <mem<5><2>>.
    Found 1-bit register for signal <mem<5><1>>.
    Found 1-bit register for signal <mem<5><0>>.
    Found 1-bit register for signal <mem<6><31>>.
    Found 1-bit register for signal <mem<6><30>>.
    Found 1-bit register for signal <mem<6><29>>.
    Found 1-bit register for signal <mem<6><28>>.
    Found 1-bit register for signal <mem<6><27>>.
    Found 1-bit register for signal <mem<6><26>>.
    Found 1-bit register for signal <mem<6><25>>.
    Found 1-bit register for signal <mem<6><24>>.
    Found 1-bit register for signal <mem<6><23>>.
    Found 1-bit register for signal <mem<6><22>>.
    Found 1-bit register for signal <mem<6><21>>.
    Found 1-bit register for signal <mem<6><20>>.
    Found 1-bit register for signal <mem<6><19>>.
    Found 1-bit register for signal <mem<6><18>>.
    Found 1-bit register for signal <mem<6><17>>.
    Found 1-bit register for signal <mem<6><16>>.
    Found 1-bit register for signal <mem<6><15>>.
    Found 1-bit register for signal <mem<6><14>>.
    Found 1-bit register for signal <mem<6><13>>.
    Found 1-bit register for signal <mem<6><12>>.
    Found 1-bit register for signal <mem<6><11>>.
    Found 1-bit register for signal <mem<6><10>>.
    Found 1-bit register for signal <mem<6><9>>.
    Found 1-bit register for signal <mem<6><8>>.
    Found 1-bit register for signal <mem<6><7>>.
    Found 1-bit register for signal <mem<6><6>>.
    Found 1-bit register for signal <mem<6><5>>.
    Found 1-bit register for signal <mem<6><4>>.
    Found 1-bit register for signal <mem<6><3>>.
    Found 1-bit register for signal <mem<6><2>>.
    Found 1-bit register for signal <mem<6><1>>.
    Found 1-bit register for signal <mem<6><0>>.
    Found 1-bit register for signal <mem<7><31>>.
    Found 1-bit register for signal <mem<7><30>>.
    Found 1-bit register for signal <mem<7><29>>.
    Found 1-bit register for signal <mem<7><28>>.
    Found 1-bit register for signal <mem<7><27>>.
    Found 1-bit register for signal <mem<7><26>>.
    Found 1-bit register for signal <mem<7><25>>.
    Found 1-bit register for signal <mem<7><24>>.
    Found 1-bit register for signal <mem<7><23>>.
    Found 1-bit register for signal <mem<7><22>>.
    Found 1-bit register for signal <mem<7><21>>.
    Found 1-bit register for signal <mem<7><20>>.
    Found 1-bit register for signal <mem<7><19>>.
    Found 1-bit register for signal <mem<7><18>>.
    Found 1-bit register for signal <mem<7><17>>.
    Found 1-bit register for signal <mem<7><16>>.
    Found 1-bit register for signal <mem<7><15>>.
    Found 1-bit register for signal <mem<7><14>>.
    Found 1-bit register for signal <mem<7><13>>.
    Found 1-bit register for signal <mem<7><12>>.
    Found 1-bit register for signal <mem<7><11>>.
    Found 1-bit register for signal <mem<7><10>>.
    Found 1-bit register for signal <mem<7><9>>.
    Found 1-bit register for signal <mem<7><8>>.
    Found 1-bit register for signal <mem<7><7>>.
    Found 1-bit register for signal <mem<7><6>>.
    Found 1-bit register for signal <mem<7><5>>.
    Found 1-bit register for signal <mem<7><4>>.
    Found 1-bit register for signal <mem<7><3>>.
    Found 1-bit register for signal <mem<7><2>>.
    Found 1-bit register for signal <mem<7><1>>.
    Found 1-bit register for signal <mem<7><0>>.
    Found 1-bit register for signal <mem<8><31>>.
    Found 1-bit register for signal <mem<8><30>>.
    Found 1-bit register for signal <mem<8><29>>.
    Found 1-bit register for signal <mem<8><28>>.
    Found 1-bit register for signal <mem<8><27>>.
    Found 1-bit register for signal <mem<8><26>>.
    Found 1-bit register for signal <mem<8><25>>.
    Found 1-bit register for signal <mem<8><24>>.
    Found 1-bit register for signal <mem<8><23>>.
    Found 1-bit register for signal <mem<8><22>>.
    Found 1-bit register for signal <mem<8><21>>.
    Found 1-bit register for signal <mem<8><20>>.
    Found 1-bit register for signal <mem<8><19>>.
    Found 1-bit register for signal <mem<8><18>>.
    Found 1-bit register for signal <mem<8><17>>.
    Found 1-bit register for signal <mem<8><16>>.
    Found 1-bit register for signal <mem<8><15>>.
    Found 1-bit register for signal <mem<8><14>>.
    Found 1-bit register for signal <mem<8><13>>.
    Found 1-bit register for signal <mem<8><12>>.
    Found 1-bit register for signal <mem<8><11>>.
    Found 1-bit register for signal <mem<8><10>>.
    Found 1-bit register for signal <mem<8><9>>.
    Found 1-bit register for signal <mem<8><8>>.
    Found 1-bit register for signal <mem<8><7>>.
    Found 1-bit register for signal <mem<8><6>>.
    Found 1-bit register for signal <mem<8><5>>.
    Found 1-bit register for signal <mem<8><4>>.
    Found 1-bit register for signal <mem<8><3>>.
    Found 1-bit register for signal <mem<8><2>>.
    Found 1-bit register for signal <mem<8><1>>.
    Found 1-bit register for signal <mem<8><0>>.
    Found 1-bit register for signal <mem<9><31>>.
    Found 1-bit register for signal <mem<9><30>>.
    Found 1-bit register for signal <mem<9><29>>.
    Found 1-bit register for signal <mem<9><28>>.
    Found 1-bit register for signal <mem<9><27>>.
    Found 1-bit register for signal <mem<9><26>>.
    Found 1-bit register for signal <mem<9><25>>.
    Found 1-bit register for signal <mem<9><24>>.
    Found 1-bit register for signal <mem<9><23>>.
    Found 1-bit register for signal <mem<9><22>>.
    Found 1-bit register for signal <mem<9><21>>.
    Found 1-bit register for signal <mem<9><20>>.
    Found 1-bit register for signal <mem<9><19>>.
    Found 1-bit register for signal <mem<9><18>>.
    Found 1-bit register for signal <mem<9><17>>.
    Found 1-bit register for signal <mem<9><16>>.
    Found 1-bit register for signal <mem<9><15>>.
    Found 1-bit register for signal <mem<9><14>>.
    Found 1-bit register for signal <mem<9><13>>.
    Found 1-bit register for signal <mem<9><12>>.
    Found 1-bit register for signal <mem<9><11>>.
    Found 1-bit register for signal <mem<9><10>>.
    Found 1-bit register for signal <mem<9><9>>.
    Found 1-bit register for signal <mem<9><8>>.
    Found 1-bit register for signal <mem<9><7>>.
    Found 1-bit register for signal <mem<9><6>>.
    Found 1-bit register for signal <mem<9><5>>.
    Found 1-bit register for signal <mem<9><4>>.
    Found 1-bit register for signal <mem<9><3>>.
    Found 1-bit register for signal <mem<9><2>>.
    Found 1-bit register for signal <mem<9><1>>.
    Found 1-bit register for signal <mem<9><0>>.
    Found 1-bit register for signal <mem<10><31>>.
    Found 1-bit register for signal <mem<10><30>>.
    Found 1-bit register for signal <mem<10><29>>.
    Found 1-bit register for signal <mem<10><28>>.
    Found 1-bit register for signal <mem<10><27>>.
    Found 1-bit register for signal <mem<10><26>>.
    Found 1-bit register for signal <mem<10><25>>.
    Found 1-bit register for signal <mem<10><24>>.
    Found 1-bit register for signal <mem<10><23>>.
    Found 1-bit register for signal <mem<10><22>>.
    Found 1-bit register for signal <mem<10><21>>.
    Found 1-bit register for signal <mem<10><20>>.
    Found 1-bit register for signal <mem<10><19>>.
    Found 1-bit register for signal <mem<10><18>>.
    Found 1-bit register for signal <mem<10><17>>.
    Found 1-bit register for signal <mem<10><16>>.
    Found 1-bit register for signal <mem<10><15>>.
    Found 1-bit register for signal <mem<10><14>>.
    Found 1-bit register for signal <mem<10><13>>.
    Found 1-bit register for signal <mem<10><12>>.
    Found 1-bit register for signal <mem<10><11>>.
    Found 1-bit register for signal <mem<10><10>>.
    Found 1-bit register for signal <mem<10><9>>.
    Found 1-bit register for signal <mem<10><8>>.
    Found 1-bit register for signal <mem<10><7>>.
    Found 1-bit register for signal <mem<10><6>>.
    Found 1-bit register for signal <mem<10><5>>.
    Found 1-bit register for signal <mem<10><4>>.
    Found 1-bit register for signal <mem<10><3>>.
    Found 1-bit register for signal <mem<10><2>>.
    Found 1-bit register for signal <mem<10><1>>.
    Found 1-bit register for signal <mem<10><0>>.
    Found 1-bit register for signal <mem<11><31>>.
    Found 1-bit register for signal <mem<11><30>>.
    Found 1-bit register for signal <mem<11><29>>.
    Found 1-bit register for signal <mem<11><28>>.
    Found 1-bit register for signal <mem<11><27>>.
    Found 1-bit register for signal <mem<11><26>>.
    Found 1-bit register for signal <mem<11><25>>.
    Found 1-bit register for signal <mem<11><24>>.
    Found 1-bit register for signal <mem<11><23>>.
    Found 1-bit register for signal <mem<11><22>>.
    Found 1-bit register for signal <mem<11><21>>.
    Found 1-bit register for signal <mem<11><20>>.
    Found 1-bit register for signal <mem<11><19>>.
    Found 1-bit register for signal <mem<11><18>>.
    Found 1-bit register for signal <mem<11><17>>.
    Found 1-bit register for signal <mem<11><16>>.
    Found 1-bit register for signal <mem<11><15>>.
    Found 1-bit register for signal <mem<11><14>>.
    Found 1-bit register for signal <mem<11><13>>.
    Found 1-bit register for signal <mem<11><12>>.
    Found 1-bit register for signal <mem<11><11>>.
    Found 1-bit register for signal <mem<11><10>>.
    Found 1-bit register for signal <mem<11><9>>.
    Found 1-bit register for signal <mem<11><8>>.
    Found 1-bit register for signal <mem<11><7>>.
    Found 1-bit register for signal <mem<11><6>>.
    Found 1-bit register for signal <mem<11><5>>.
    Found 1-bit register for signal <mem<11><4>>.
    Found 1-bit register for signal <mem<11><3>>.
    Found 1-bit register for signal <mem<11><2>>.
    Found 1-bit register for signal <mem<11><1>>.
    Found 1-bit register for signal <mem<11><0>>.
    Found 1-bit register for signal <mem<12><31>>.
    Found 1-bit register for signal <mem<12><30>>.
    Found 1-bit register for signal <mem<12><29>>.
    Found 1-bit register for signal <mem<12><28>>.
    Found 1-bit register for signal <mem<12><27>>.
    Found 1-bit register for signal <mem<12><26>>.
    Found 1-bit register for signal <mem<12><25>>.
    Found 1-bit register for signal <mem<12><24>>.
    Found 1-bit register for signal <mem<12><23>>.
    Found 1-bit register for signal <mem<12><22>>.
    Found 1-bit register for signal <mem<12><21>>.
    Found 1-bit register for signal <mem<12><20>>.
    Found 1-bit register for signal <mem<12><19>>.
    Found 1-bit register for signal <mem<12><18>>.
    Found 1-bit register for signal <mem<12><17>>.
    Found 1-bit register for signal <mem<12><16>>.
    Found 1-bit register for signal <mem<12><15>>.
    Found 1-bit register for signal <mem<12><14>>.
    Found 1-bit register for signal <mem<12><13>>.
    Found 1-bit register for signal <mem<12><12>>.
    Found 1-bit register for signal <mem<12><11>>.
    Found 1-bit register for signal <mem<12><10>>.
    Found 1-bit register for signal <mem<12><9>>.
    Found 1-bit register for signal <mem<12><8>>.
    Found 1-bit register for signal <mem<12><7>>.
    Found 1-bit register for signal <mem<12><6>>.
    Found 1-bit register for signal <mem<12><5>>.
    Found 1-bit register for signal <mem<12><4>>.
    Found 1-bit register for signal <mem<12><3>>.
    Found 1-bit register for signal <mem<12><2>>.
    Found 1-bit register for signal <mem<12><1>>.
    Found 1-bit register for signal <mem<12><0>>.
    Found 1-bit register for signal <mem<13><31>>.
    Found 1-bit register for signal <mem<13><30>>.
    Found 1-bit register for signal <mem<13><29>>.
    Found 1-bit register for signal <mem<13><28>>.
    Found 1-bit register for signal <mem<13><27>>.
    Found 1-bit register for signal <mem<13><26>>.
    Found 1-bit register for signal <mem<13><25>>.
    Found 1-bit register for signal <mem<13><24>>.
    Found 1-bit register for signal <mem<13><23>>.
    Found 1-bit register for signal <mem<13><22>>.
    Found 1-bit register for signal <mem<13><21>>.
    Found 1-bit register for signal <mem<13><20>>.
    Found 1-bit register for signal <mem<13><19>>.
    Found 1-bit register for signal <mem<13><18>>.
    Found 1-bit register for signal <mem<13><17>>.
    Found 1-bit register for signal <mem<13><16>>.
    Found 1-bit register for signal <mem<13><15>>.
    Found 1-bit register for signal <mem<13><14>>.
    Found 1-bit register for signal <mem<13><13>>.
    Found 1-bit register for signal <mem<13><12>>.
    Found 1-bit register for signal <mem<13><11>>.
    Found 1-bit register for signal <mem<13><10>>.
    Found 1-bit register for signal <mem<13><9>>.
    Found 1-bit register for signal <mem<13><8>>.
    Found 1-bit register for signal <mem<13><7>>.
    Found 1-bit register for signal <mem<13><6>>.
    Found 1-bit register for signal <mem<13><5>>.
    Found 1-bit register for signal <mem<13><4>>.
    Found 1-bit register for signal <mem<13><3>>.
    Found 1-bit register for signal <mem<13><2>>.
    Found 1-bit register for signal <mem<13><1>>.
    Found 1-bit register for signal <mem<13><0>>.
    Found 1-bit register for signal <mem<14><31>>.
    Found 1-bit register for signal <mem<14><30>>.
    Found 1-bit register for signal <mem<14><29>>.
    Found 1-bit register for signal <mem<14><28>>.
    Found 1-bit register for signal <mem<14><27>>.
    Found 1-bit register for signal <mem<14><26>>.
    Found 1-bit register for signal <mem<14><25>>.
    Found 1-bit register for signal <mem<14><24>>.
    Found 1-bit register for signal <mem<14><23>>.
    Found 1-bit register for signal <mem<14><22>>.
    Found 1-bit register for signal <mem<14><21>>.
    Found 1-bit register for signal <mem<14><20>>.
    Found 1-bit register for signal <mem<14><19>>.
    Found 1-bit register for signal <mem<14><18>>.
    Found 1-bit register for signal <mem<14><17>>.
    Found 1-bit register for signal <mem<14><16>>.
    Found 1-bit register for signal <mem<14><15>>.
    Found 1-bit register for signal <mem<14><14>>.
    Found 1-bit register for signal <mem<14><13>>.
    Found 1-bit register for signal <mem<14><12>>.
    Found 1-bit register for signal <mem<14><11>>.
    Found 1-bit register for signal <mem<14><10>>.
    Found 1-bit register for signal <mem<14><9>>.
    Found 1-bit register for signal <mem<14><8>>.
    Found 1-bit register for signal <mem<14><7>>.
    Found 1-bit register for signal <mem<14><6>>.
    Found 1-bit register for signal <mem<14><5>>.
    Found 1-bit register for signal <mem<14><4>>.
    Found 1-bit register for signal <mem<14><3>>.
    Found 1-bit register for signal <mem<14><2>>.
    Found 1-bit register for signal <mem<14><1>>.
    Found 1-bit register for signal <mem<14><0>>.
    Found 1-bit register for signal <mem<15><31>>.
    Found 1-bit register for signal <mem<15><30>>.
    Found 1-bit register for signal <mem<15><29>>.
    Found 1-bit register for signal <mem<15><28>>.
    Found 1-bit register for signal <mem<15><27>>.
    Found 1-bit register for signal <mem<15><26>>.
    Found 1-bit register for signal <mem<15><25>>.
    Found 1-bit register for signal <mem<15><24>>.
    Found 1-bit register for signal <mem<15><23>>.
    Found 1-bit register for signal <mem<15><22>>.
    Found 1-bit register for signal <mem<15><21>>.
    Found 1-bit register for signal <mem<15><20>>.
    Found 1-bit register for signal <mem<15><19>>.
    Found 1-bit register for signal <mem<15><18>>.
    Found 1-bit register for signal <mem<15><17>>.
    Found 1-bit register for signal <mem<15><16>>.
    Found 1-bit register for signal <mem<15><15>>.
    Found 1-bit register for signal <mem<15><14>>.
    Found 1-bit register for signal <mem<15><13>>.
    Found 1-bit register for signal <mem<15><12>>.
    Found 1-bit register for signal <mem<15><11>>.
    Found 1-bit register for signal <mem<15><10>>.
    Found 1-bit register for signal <mem<15><9>>.
    Found 1-bit register for signal <mem<15><8>>.
    Found 1-bit register for signal <mem<15><7>>.
    Found 1-bit register for signal <mem<15><6>>.
    Found 1-bit register for signal <mem<15><5>>.
    Found 1-bit register for signal <mem<15><4>>.
    Found 1-bit register for signal <mem<15><3>>.
    Found 1-bit register for signal <mem<15><2>>.
    Found 1-bit register for signal <mem<15><1>>.
    Found 1-bit register for signal <mem<15><0>>.
    Found 4-bit subtractor for signal <index[3]_GND_39_o_sub_4_OUT> created at line 277.
    Found 4-bit adder for signal <index[3]_GND_39_o_add_4_OUT> created at line 279.
    Found 32-bit 16-to-1 multiplexer for signal <dout> created at line 250.
    Summary:
	inferred   1 Adder/Subtractor(s).
	inferred 518 D-type flip-flop(s).
	inferred   1 Multiplexer(s).
Unit <image_filter_INPUT_STREAM_fifo_1> synthesized.

Synthesizing Unit <image_filter_INPUT_STREAM_fifo_2>.
    Related source file is "/nfs/TUEIEDAprojects/SystemDesign/work/ipxact/benjamin-bordes/DSE/3IP_/3IP/pcores/image_filter_top_v1_00_a/synhdl/verilog/image_filter_INPUT_STREAM_if.v".
        DATA_BITS = 4
        DEPTH_BITS = 4
    Found 1-bit register for signal <empty>.
    Found 4-bit register for signal <index>.
    Found 1-bit register for signal <full>.
    Found 1-bit register for signal <mem<0><3>>.
    Found 1-bit register for signal <mem<0><2>>.
    Found 1-bit register for signal <mem<0><1>>.
    Found 1-bit register for signal <mem<0><0>>.
    Found 1-bit register for signal <mem<1><3>>.
    Found 1-bit register for signal <mem<1><2>>.
    Found 1-bit register for signal <mem<1><1>>.
    Found 1-bit register for signal <mem<1><0>>.
    Found 1-bit register for signal <mem<2><3>>.
    Found 1-bit register for signal <mem<2><2>>.
    Found 1-bit register for signal <mem<2><1>>.
    Found 1-bit register for signal <mem<2><0>>.
    Found 1-bit register for signal <mem<3><3>>.
    Found 1-bit register for signal <mem<3><2>>.
    Found 1-bit register for signal <mem<3><1>>.
    Found 1-bit register for signal <mem<3><0>>.
    Found 1-bit register for signal <mem<4><3>>.
    Found 1-bit register for signal <mem<4><2>>.
    Found 1-bit register for signal <mem<4><1>>.
    Found 1-bit register for signal <mem<4><0>>.
    Found 1-bit register for signal <mem<5><3>>.
    Found 1-bit register for signal <mem<5><2>>.
    Found 1-bit register for signal <mem<5><1>>.
    Found 1-bit register for signal <mem<5><0>>.
    Found 1-bit register for signal <mem<6><3>>.
    Found 1-bit register for signal <mem<6><2>>.
    Found 1-bit register for signal <mem<6><1>>.
    Found 1-bit register for signal <mem<6><0>>.
    Found 1-bit register for signal <mem<7><3>>.
    Found 1-bit register for signal <mem<7><2>>.
    Found 1-bit register for signal <mem<7><1>>.
    Found 1-bit register for signal <mem<7><0>>.
    Found 1-bit register for signal <mem<8><3>>.
    Found 1-bit register for signal <mem<8><2>>.
    Found 1-bit register for signal <mem<8><1>>.
    Found 1-bit register for signal <mem<8><0>>.
    Found 1-bit register for signal <mem<9><3>>.
    Found 1-bit register for signal <mem<9><2>>.
    Found 1-bit register for signal <mem<9><1>>.
    Found 1-bit register for signal <mem<9><0>>.
    Found 1-bit register for signal <mem<10><3>>.
    Found 1-bit register for signal <mem<10><2>>.
    Found 1-bit register for signal <mem<10><1>>.
    Found 1-bit register for signal <mem<10><0>>.
    Found 1-bit register for signal <mem<11><3>>.
    Found 1-bit register for signal <mem<11><2>>.
    Found 1-bit register for signal <mem<11><1>>.
    Found 1-bit register for signal <mem<11><0>>.
    Found 1-bit register for signal <mem<12><3>>.
    Found 1-bit register for signal <mem<12><2>>.
    Found 1-bit register for signal <mem<12><1>>.
    Found 1-bit register for signal <mem<12><0>>.
    Found 1-bit register for signal <mem<13><3>>.
    Found 1-bit register for signal <mem<13><2>>.
    Found 1-bit register for signal <mem<13><1>>.
    Found 1-bit register for signal <mem<13><0>>.
    Found 1-bit register for signal <mem<14><3>>.
    Found 1-bit register for signal <mem<14><2>>.
    Found 1-bit register for signal <mem<14><1>>.
    Found 1-bit register for signal <mem<14><0>>.
    Found 1-bit register for signal <mem<15><3>>.
    Found 1-bit register for signal <mem<15><2>>.
    Found 1-bit register for signal <mem<15><1>>.
    Found 1-bit register for signal <mem<15><0>>.
    Found 4-bit subtractor for signal <index[3]_GND_41_o_sub_4_OUT> created at line 277.
    Found 4-bit adder for signal <index[3]_GND_41_o_add_4_OUT> created at line 279.
    Found 4-bit 16-to-1 multiplexer for signal <dout> created at line 250.
    Summary:
	inferred   1 Adder/Subtractor(s).
	inferred  70 D-type flip-flop(s).
	inferred   1 Multiplexer(s).
Unit <image_filter_INPUT_STREAM_fifo_2> synthesized.

Synthesizing Unit <image_filter_INPUT_STREAM_fifo_3>.
    Related source file is "/nfs/TUEIEDAprojects/SystemDesign/work/ipxact/benjamin-bordes/DSE/3IP_/3IP/pcores/image_filter_top_v1_00_a/synhdl/verilog/image_filter_INPUT_STREAM_if.v".
        DATA_BITS = 1
        DEPTH_BITS = 4
    Found 1-bit register for signal <empty>.
    Found 4-bit register for signal <index>.
    Found 1-bit register for signal <full>.
    Found 1-bit register for signal <mem<0>>.
    Found 1-bit register for signal <mem<1>>.
    Found 1-bit register for signal <mem<2>>.
    Found 1-bit register for signal <mem<3>>.
    Found 1-bit register for signal <mem<4>>.
    Found 1-bit register for signal <mem<5>>.
    Found 1-bit register for signal <mem<6>>.
    Found 1-bit register for signal <mem<7>>.
    Found 1-bit register for signal <mem<8>>.
    Found 1-bit register for signal <mem<9>>.
    Found 1-bit register for signal <mem<10>>.
    Found 1-bit register for signal <mem<11>>.
    Found 1-bit register for signal <mem<12>>.
    Found 1-bit register for signal <mem<13>>.
    Found 1-bit register for signal <mem<14>>.
    Found 1-bit register for signal <mem<15>>.
    Found 4-bit subtractor for signal <index[3]_GND_43_o_sub_4_OUT> created at line 277.
    Found 4-bit adder for signal <index[3]_GND_43_o_add_4_OUT> created at line 279.
    Found 1-bit 16-to-1 multiplexer for signal <dout> created at line 250.
    Summary:
	inferred   1 Adder/Subtractor(s).
	inferred  22 D-type flip-flop(s).
	inferred   1 Multiplexer(s).
Unit <image_filter_INPUT_STREAM_fifo_3> synthesized.

Synthesizing Unit <image_filter_OUTPUT_STREAM_if>.
    Related source file is "/nfs/TUEIEDAprojects/SystemDesign/work/ipxact/benjamin-bordes/DSE/3IP_/3IP/pcores/image_filter_top_v1_00_a/synhdl/verilog/image_filter_OUTPUT_STREAM_if.v".
    Summary:
	no macro.
Unit <image_filter_OUTPUT_STREAM_if> synthesized.

Synthesizing Unit <image_filter_OUTPUT_STREAM_reg_slice>.
    Related source file is "/nfs/TUEIEDAprojects/SystemDesign/work/ipxact/benjamin-bordes/DSE/3IP_/3IP/pcores/image_filter_top_v1_00_a/synhdl/verilog/image_filter_OUTPUT_STREAM_if.v".
        N = 44
    Found 44-bit register for signal <data_p2>.
    Found 1-bit register for signal <s_ready_t>.
    Found 2-bit register for signal <state>.
    Found 44-bit register for signal <data_p1>.
    Found finite state machine <FSM_7> for signal <state>.
    -----------------------------------------------------------------------
    | States             | 3                                              |
    | Transitions        | 12                                             |
    | Inputs             | 4                                              |
    | Outputs            | 5                                              |
    | Clock              | clk (rising_edge)                              |
    | Reset              | reset (negative)                               |
    | Reset type         | synchronous                                    |
    | Reset State        | 10                                             |
    | Encoding           | auto                                           |
    | Implementation     | LUT                                            |
    -----------------------------------------------------------------------
    Found 2-bit 4-to-1 multiplexer for signal <next> created at line 379.
    Summary:
	inferred  89 D-type flip-flop(s).
	inferred   3 Multiplexer(s).
	inferred   1 Finite State Machine(s).
Unit <image_filter_OUTPUT_STREAM_reg_slice> synthesized.

Synthesizing Unit <image_filter_OUTPUT_STREAM_fifo_1>.
    Related source file is "/nfs/TUEIEDAprojects/SystemDesign/work/ipxact/benjamin-bordes/DSE/3IP_/3IP/pcores/image_filter_top_v1_00_a/synhdl/verilog/image_filter_OUTPUT_STREAM_if.v".
        DATA_BITS = 32
        DEPTH_BITS = 4
    Found 1-bit register for signal <empty>.
    Found 4-bit register for signal <index>.
    Found 1-bit register for signal <full>.
    Found 1-bit register for signal <mem<0><31>>.
    Found 1-bit register for signal <mem<0><30>>.
    Found 1-bit register for signal <mem<0><29>>.
    Found 1-bit register for signal <mem<0><28>>.
    Found 1-bit register for signal <mem<0><27>>.
    Found 1-bit register for signal <mem<0><26>>.
    Found 1-bit register for signal <mem<0><25>>.
    Found 1-bit register for signal <mem<0><24>>.
    Found 1-bit register for signal <mem<0><23>>.
    Found 1-bit register for signal <mem<0><22>>.
    Found 1-bit register for signal <mem<0><21>>.
    Found 1-bit register for signal <mem<0><20>>.
    Found 1-bit register for signal <mem<0><19>>.
    Found 1-bit register for signal <mem<0><18>>.
    Found 1-bit register for signal <mem<0><17>>.
    Found 1-bit register for signal <mem<0><16>>.
    Found 1-bit register for signal <mem<0><15>>.
    Found 1-bit register for signal <mem<0><14>>.
    Found 1-bit register for signal <mem<0><13>>.
    Found 1-bit register for signal <mem<0><12>>.
    Found 1-bit register for signal <mem<0><11>>.
    Found 1-bit register for signal <mem<0><10>>.
    Found 1-bit register for signal <mem<0><9>>.
    Found 1-bit register for signal <mem<0><8>>.
    Found 1-bit register for signal <mem<0><7>>.
    Found 1-bit register for signal <mem<0><6>>.
    Found 1-bit register for signal <mem<0><5>>.
    Found 1-bit register for signal <mem<0><4>>.
    Found 1-bit register for signal <mem<0><3>>.
    Found 1-bit register for signal <mem<0><2>>.
    Found 1-bit register for signal <mem<0><1>>.
    Found 1-bit register for signal <mem<0><0>>.
    Found 1-bit register for signal <mem<1><31>>.
    Found 1-bit register for signal <mem<1><30>>.
    Found 1-bit register for signal <mem<1><29>>.
    Found 1-bit register for signal <mem<1><28>>.
    Found 1-bit register for signal <mem<1><27>>.
    Found 1-bit register for signal <mem<1><26>>.
    Found 1-bit register for signal <mem<1><25>>.
    Found 1-bit register for signal <mem<1><24>>.
    Found 1-bit register for signal <mem<1><23>>.
    Found 1-bit register for signal <mem<1><22>>.
    Found 1-bit register for signal <mem<1><21>>.
    Found 1-bit register for signal <mem<1><20>>.
    Found 1-bit register for signal <mem<1><19>>.
    Found 1-bit register for signal <mem<1><18>>.
    Found 1-bit register for signal <mem<1><17>>.
    Found 1-bit register for signal <mem<1><16>>.
    Found 1-bit register for signal <mem<1><15>>.
    Found 1-bit register for signal <mem<1><14>>.
    Found 1-bit register for signal <mem<1><13>>.
    Found 1-bit register for signal <mem<1><12>>.
    Found 1-bit register for signal <mem<1><11>>.
    Found 1-bit register for signal <mem<1><10>>.
    Found 1-bit register for signal <mem<1><9>>.
    Found 1-bit register for signal <mem<1><8>>.
    Found 1-bit register for signal <mem<1><7>>.
    Found 1-bit register for signal <mem<1><6>>.
    Found 1-bit register for signal <mem<1><5>>.
    Found 1-bit register for signal <mem<1><4>>.
    Found 1-bit register for signal <mem<1><3>>.
    Found 1-bit register for signal <mem<1><2>>.
    Found 1-bit register for signal <mem<1><1>>.
    Found 1-bit register for signal <mem<1><0>>.
    Found 1-bit register for signal <mem<2><31>>.
    Found 1-bit register for signal <mem<2><30>>.
    Found 1-bit register for signal <mem<2><29>>.
    Found 1-bit register for signal <mem<2><28>>.
    Found 1-bit register for signal <mem<2><27>>.
    Found 1-bit register for signal <mem<2><26>>.
    Found 1-bit register for signal <mem<2><25>>.
    Found 1-bit register for signal <mem<2><24>>.
    Found 1-bit register for signal <mem<2><23>>.
    Found 1-bit register for signal <mem<2><22>>.
    Found 1-bit register for signal <mem<2><21>>.
    Found 1-bit register for signal <mem<2><20>>.
    Found 1-bit register for signal <mem<2><19>>.
    Found 1-bit register for signal <mem<2><18>>.
    Found 1-bit register for signal <mem<2><17>>.
    Found 1-bit register for signal <mem<2><16>>.
    Found 1-bit register for signal <mem<2><15>>.
    Found 1-bit register for signal <mem<2><14>>.
    Found 1-bit register for signal <mem<2><13>>.
    Found 1-bit register for signal <mem<2><12>>.
    Found 1-bit register for signal <mem<2><11>>.
    Found 1-bit register for signal <mem<2><10>>.
    Found 1-bit register for signal <mem<2><9>>.
    Found 1-bit register for signal <mem<2><8>>.
    Found 1-bit register for signal <mem<2><7>>.
    Found 1-bit register for signal <mem<2><6>>.
    Found 1-bit register for signal <mem<2><5>>.
    Found 1-bit register for signal <mem<2><4>>.
    Found 1-bit register for signal <mem<2><3>>.
    Found 1-bit register for signal <mem<2><2>>.
    Found 1-bit register for signal <mem<2><1>>.
    Found 1-bit register for signal <mem<2><0>>.
    Found 1-bit register for signal <mem<3><31>>.
    Found 1-bit register for signal <mem<3><30>>.
    Found 1-bit register for signal <mem<3><29>>.
    Found 1-bit register for signal <mem<3><28>>.
    Found 1-bit register for signal <mem<3><27>>.
    Found 1-bit register for signal <mem<3><26>>.
    Found 1-bit register for signal <mem<3><25>>.
    Found 1-bit register for signal <mem<3><24>>.
    Found 1-bit register for signal <mem<3><23>>.
    Found 1-bit register for signal <mem<3><22>>.
    Found 1-bit register for signal <mem<3><21>>.
    Found 1-bit register for signal <mem<3><20>>.
    Found 1-bit register for signal <mem<3><19>>.
    Found 1-bit register for signal <mem<3><18>>.
    Found 1-bit register for signal <mem<3><17>>.
    Found 1-bit register for signal <mem<3><16>>.
    Found 1-bit register for signal <mem<3><15>>.
    Found 1-bit register for signal <mem<3><14>>.
    Found 1-bit register for signal <mem<3><13>>.
    Found 1-bit register for signal <mem<3><12>>.
    Found 1-bit register for signal <mem<3><11>>.
    Found 1-bit register for signal <mem<3><10>>.
    Found 1-bit register for signal <mem<3><9>>.
    Found 1-bit register for signal <mem<3><8>>.
    Found 1-bit register for signal <mem<3><7>>.
    Found 1-bit register for signal <mem<3><6>>.
    Found 1-bit register for signal <mem<3><5>>.
    Found 1-bit register for signal <mem<3><4>>.
    Found 1-bit register for signal <mem<3><3>>.
    Found 1-bit register for signal <mem<3><2>>.
    Found 1-bit register for signal <mem<3><1>>.
    Found 1-bit register for signal <mem<3><0>>.
    Found 1-bit register for signal <mem<4><31>>.
    Found 1-bit register for signal <mem<4><30>>.
    Found 1-bit register for signal <mem<4><29>>.
    Found 1-bit register for signal <mem<4><28>>.
    Found 1-bit register for signal <mem<4><27>>.
    Found 1-bit register for signal <mem<4><26>>.
    Found 1-bit register for signal <mem<4><25>>.
    Found 1-bit register for signal <mem<4><24>>.
    Found 1-bit register for signal <mem<4><23>>.
    Found 1-bit register for signal <mem<4><22>>.
    Found 1-bit register for signal <mem<4><21>>.
    Found 1-bit register for signal <mem<4><20>>.
    Found 1-bit register for signal <mem<4><19>>.
    Found 1-bit register for signal <mem<4><18>>.
    Found 1-bit register for signal <mem<4><17>>.
    Found 1-bit register for signal <mem<4><16>>.
    Found 1-bit register for signal <mem<4><15>>.
    Found 1-bit register for signal <mem<4><14>>.
    Found 1-bit register for signal <mem<4><13>>.
    Found 1-bit register for signal <mem<4><12>>.
    Found 1-bit register for signal <mem<4><11>>.
    Found 1-bit register for signal <mem<4><10>>.
    Found 1-bit register for signal <mem<4><9>>.
    Found 1-bit register for signal <mem<4><8>>.
    Found 1-bit register for signal <mem<4><7>>.
    Found 1-bit register for signal <mem<4><6>>.
    Found 1-bit register for signal <mem<4><5>>.
    Found 1-bit register for signal <mem<4><4>>.
    Found 1-bit register for signal <mem<4><3>>.
    Found 1-bit register for signal <mem<4><2>>.
    Found 1-bit register for signal <mem<4><1>>.
    Found 1-bit register for signal <mem<4><0>>.
    Found 1-bit register for signal <mem<5><31>>.
    Found 1-bit register for signal <mem<5><30>>.
    Found 1-bit register for signal <mem<5><29>>.
    Found 1-bit register for signal <mem<5><28>>.
    Found 1-bit register for signal <mem<5><27>>.
    Found 1-bit register for signal <mem<5><26>>.
    Found 1-bit register for signal <mem<5><25>>.
    Found 1-bit register for signal <mem<5><24>>.
    Found 1-bit register for signal <mem<5><23>>.
    Found 1-bit register for signal <mem<5><22>>.
    Found 1-bit register for signal <mem<5><21>>.
    Found 1-bit register for signal <mem<5><20>>.
    Found 1-bit register for signal <mem<5><19>>.
    Found 1-bit register for signal <mem<5><18>>.
    Found 1-bit register for signal <mem<5><17>>.
    Found 1-bit register for signal <mem<5><16>>.
    Found 1-bit register for signal <mem<5><15>>.
    Found 1-bit register for signal <mem<5><14>>.
    Found 1-bit register for signal <mem<5><13>>.
    Found 1-bit register for signal <mem<5><12>>.
    Found 1-bit register for signal <mem<5><11>>.
    Found 1-bit register for signal <mem<5><10>>.
    Found 1-bit register for signal <mem<5><9>>.
    Found 1-bit register for signal <mem<5><8>>.
    Found 1-bit register for signal <mem<5><7>>.
    Found 1-bit register for signal <mem<5><6>>.
    Found 1-bit register for signal <mem<5><5>>.
    Found 1-bit register for signal <mem<5><4>>.
    Found 1-bit register for signal <mem<5><3>>.
    Found 1-bit register for signal <mem<5><2>>.
    Found 1-bit register for signal <mem<5><1>>.
    Found 1-bit register for signal <mem<5><0>>.
    Found 1-bit register for signal <mem<6><31>>.
    Found 1-bit register for signal <mem<6><30>>.
    Found 1-bit register for signal <mem<6><29>>.
    Found 1-bit register for signal <mem<6><28>>.
    Found 1-bit register for signal <mem<6><27>>.
    Found 1-bit register for signal <mem<6><26>>.
    Found 1-bit register for signal <mem<6><25>>.
    Found 1-bit register for signal <mem<6><24>>.
    Found 1-bit register for signal <mem<6><23>>.
    Found 1-bit register for signal <mem<6><22>>.
    Found 1-bit register for signal <mem<6><21>>.
    Found 1-bit register for signal <mem<6><20>>.
    Found 1-bit register for signal <mem<6><19>>.
    Found 1-bit register for signal <mem<6><18>>.
    Found 1-bit register for signal <mem<6><17>>.
    Found 1-bit register for signal <mem<6><16>>.
    Found 1-bit register for signal <mem<6><15>>.
    Found 1-bit register for signal <mem<6><14>>.
    Found 1-bit register for signal <mem<6><13>>.
    Found 1-bit register for signal <mem<6><12>>.
    Found 1-bit register for signal <mem<6><11>>.
    Found 1-bit register for signal <mem<6><10>>.
    Found 1-bit register for signal <mem<6><9>>.
    Found 1-bit register for signal <mem<6><8>>.
    Found 1-bit register for signal <mem<6><7>>.
    Found 1-bit register for signal <mem<6><6>>.
    Found 1-bit register for signal <mem<6><5>>.
    Found 1-bit register for signal <mem<6><4>>.
    Found 1-bit register for signal <mem<6><3>>.
    Found 1-bit register for signal <mem<6><2>>.
    Found 1-bit register for signal <mem<6><1>>.
    Found 1-bit register for signal <mem<6><0>>.
    Found 1-bit register for signal <mem<7><31>>.
    Found 1-bit register for signal <mem<7><30>>.
    Found 1-bit register for signal <mem<7><29>>.
    Found 1-bit register for signal <mem<7><28>>.
    Found 1-bit register for signal <mem<7><27>>.
    Found 1-bit register for signal <mem<7><26>>.
    Found 1-bit register for signal <mem<7><25>>.
    Found 1-bit register for signal <mem<7><24>>.
    Found 1-bit register for signal <mem<7><23>>.
    Found 1-bit register for signal <mem<7><22>>.
    Found 1-bit register for signal <mem<7><21>>.
    Found 1-bit register for signal <mem<7><20>>.
    Found 1-bit register for signal <mem<7><19>>.
    Found 1-bit register for signal <mem<7><18>>.
    Found 1-bit register for signal <mem<7><17>>.
    Found 1-bit register for signal <mem<7><16>>.
    Found 1-bit register for signal <mem<7><15>>.
    Found 1-bit register for signal <mem<7><14>>.
    Found 1-bit register for signal <mem<7><13>>.
    Found 1-bit register for signal <mem<7><12>>.
    Found 1-bit register for signal <mem<7><11>>.
    Found 1-bit register for signal <mem<7><10>>.
    Found 1-bit register for signal <mem<7><9>>.
    Found 1-bit register for signal <mem<7><8>>.
    Found 1-bit register for signal <mem<7><7>>.
    Found 1-bit register for signal <mem<7><6>>.
    Found 1-bit register for signal <mem<7><5>>.
    Found 1-bit register for signal <mem<7><4>>.
    Found 1-bit register for signal <mem<7><3>>.
    Found 1-bit register for signal <mem<7><2>>.
    Found 1-bit register for signal <mem<7><1>>.
    Found 1-bit register for signal <mem<7><0>>.
    Found 1-bit register for signal <mem<8><31>>.
    Found 1-bit register for signal <mem<8><30>>.
    Found 1-bit register for signal <mem<8><29>>.
    Found 1-bit register for signal <mem<8><28>>.
    Found 1-bit register for signal <mem<8><27>>.
    Found 1-bit register for signal <mem<8><26>>.
    Found 1-bit register for signal <mem<8><25>>.
    Found 1-bit register for signal <mem<8><24>>.
    Found 1-bit register for signal <mem<8><23>>.
    Found 1-bit register for signal <mem<8><22>>.
    Found 1-bit register for signal <mem<8><21>>.
    Found 1-bit register for signal <mem<8><20>>.
    Found 1-bit register for signal <mem<8><19>>.
    Found 1-bit register for signal <mem<8><18>>.
    Found 1-bit register for signal <mem<8><17>>.
    Found 1-bit register for signal <mem<8><16>>.
    Found 1-bit register for signal <mem<8><15>>.
    Found 1-bit register for signal <mem<8><14>>.
    Found 1-bit register for signal <mem<8><13>>.
    Found 1-bit register for signal <mem<8><12>>.
    Found 1-bit register for signal <mem<8><11>>.
    Found 1-bit register for signal <mem<8><10>>.
    Found 1-bit register for signal <mem<8><9>>.
    Found 1-bit register for signal <mem<8><8>>.
    Found 1-bit register for signal <mem<8><7>>.
    Found 1-bit register for signal <mem<8><6>>.
    Found 1-bit register for signal <mem<8><5>>.
    Found 1-bit register for signal <mem<8><4>>.
    Found 1-bit register for signal <mem<8><3>>.
    Found 1-bit register for signal <mem<8><2>>.
    Found 1-bit register for signal <mem<8><1>>.
    Found 1-bit register for signal <mem<8><0>>.
    Found 1-bit register for signal <mem<9><31>>.
    Found 1-bit register for signal <mem<9><30>>.
    Found 1-bit register for signal <mem<9><29>>.
    Found 1-bit register for signal <mem<9><28>>.
    Found 1-bit register for signal <mem<9><27>>.
    Found 1-bit register for signal <mem<9><26>>.
    Found 1-bit register for signal <mem<9><25>>.
    Found 1-bit register for signal <mem<9><24>>.
    Found 1-bit register for signal <mem<9><23>>.
    Found 1-bit register for signal <mem<9><22>>.
    Found 1-bit register for signal <mem<9><21>>.
    Found 1-bit register for signal <mem<9><20>>.
    Found 1-bit register for signal <mem<9><19>>.
    Found 1-bit register for signal <mem<9><18>>.
    Found 1-bit register for signal <mem<9><17>>.
    Found 1-bit register for signal <mem<9><16>>.
    Found 1-bit register for signal <mem<9><15>>.
    Found 1-bit register for signal <mem<9><14>>.
    Found 1-bit register for signal <mem<9><13>>.
    Found 1-bit register for signal <mem<9><12>>.
    Found 1-bit register for signal <mem<9><11>>.
    Found 1-bit register for signal <mem<9><10>>.
    Found 1-bit register for signal <mem<9><9>>.
    Found 1-bit register for signal <mem<9><8>>.
    Found 1-bit register for signal <mem<9><7>>.
    Found 1-bit register for signal <mem<9><6>>.
    Found 1-bit register for signal <mem<9><5>>.
    Found 1-bit register for signal <mem<9><4>>.
    Found 1-bit register for signal <mem<9><3>>.
    Found 1-bit register for signal <mem<9><2>>.
    Found 1-bit register for signal <mem<9><1>>.
    Found 1-bit register for signal <mem<9><0>>.
    Found 1-bit register for signal <mem<10><31>>.
    Found 1-bit register for signal <mem<10><30>>.
    Found 1-bit register for signal <mem<10><29>>.
    Found 1-bit register for signal <mem<10><28>>.
    Found 1-bit register for signal <mem<10><27>>.
    Found 1-bit register for signal <mem<10><26>>.
    Found 1-bit register for signal <mem<10><25>>.
    Found 1-bit register for signal <mem<10><24>>.
    Found 1-bit register for signal <mem<10><23>>.
    Found 1-bit register for signal <mem<10><22>>.
    Found 1-bit register for signal <mem<10><21>>.
    Found 1-bit register for signal <mem<10><20>>.
    Found 1-bit register for signal <mem<10><19>>.
    Found 1-bit register for signal <mem<10><18>>.
    Found 1-bit register for signal <mem<10><17>>.
    Found 1-bit register for signal <mem<10><16>>.
    Found 1-bit register for signal <mem<10><15>>.
    Found 1-bit register for signal <mem<10><14>>.
    Found 1-bit register for signal <mem<10><13>>.
    Found 1-bit register for signal <mem<10><12>>.
    Found 1-bit register for signal <mem<10><11>>.
    Found 1-bit register for signal <mem<10><10>>.
    Found 1-bit register for signal <mem<10><9>>.
    Found 1-bit register for signal <mem<10><8>>.
    Found 1-bit register for signal <mem<10><7>>.
    Found 1-bit register for signal <mem<10><6>>.
    Found 1-bit register for signal <mem<10><5>>.
    Found 1-bit register for signal <mem<10><4>>.
    Found 1-bit register for signal <mem<10><3>>.
    Found 1-bit register for signal <mem<10><2>>.
    Found 1-bit register for signal <mem<10><1>>.
    Found 1-bit register for signal <mem<10><0>>.
    Found 1-bit register for signal <mem<11><31>>.
    Found 1-bit register for signal <mem<11><30>>.
    Found 1-bit register for signal <mem<11><29>>.
    Found 1-bit register for signal <mem<11><28>>.
    Found 1-bit register for signal <mem<11><27>>.
    Found 1-bit register for signal <mem<11><26>>.
    Found 1-bit register for signal <mem<11><25>>.
    Found 1-bit register for signal <mem<11><24>>.
    Found 1-bit register for signal <mem<11><23>>.
    Found 1-bit register for signal <mem<11><22>>.
    Found 1-bit register for signal <mem<11><21>>.
    Found 1-bit register for signal <mem<11><20>>.
    Found 1-bit register for signal <mem<11><19>>.
    Found 1-bit register for signal <mem<11><18>>.
    Found 1-bit register for signal <mem<11><17>>.
    Found 1-bit register for signal <mem<11><16>>.
    Found 1-bit register for signal <mem<11><15>>.
    Found 1-bit register for signal <mem<11><14>>.
    Found 1-bit register for signal <mem<11><13>>.
    Found 1-bit register for signal <mem<11><12>>.
    Found 1-bit register for signal <mem<11><11>>.
    Found 1-bit register for signal <mem<11><10>>.
    Found 1-bit register for signal <mem<11><9>>.
    Found 1-bit register for signal <mem<11><8>>.
    Found 1-bit register for signal <mem<11><7>>.
    Found 1-bit register for signal <mem<11><6>>.
    Found 1-bit register for signal <mem<11><5>>.
    Found 1-bit register for signal <mem<11><4>>.
    Found 1-bit register for signal <mem<11><3>>.
    Found 1-bit register for signal <mem<11><2>>.
    Found 1-bit register for signal <mem<11><1>>.
    Found 1-bit register for signal <mem<11><0>>.
    Found 1-bit register for signal <mem<12><31>>.
    Found 1-bit register for signal <mem<12><30>>.
    Found 1-bit register for signal <mem<12><29>>.
    Found 1-bit register for signal <mem<12><28>>.
    Found 1-bit register for signal <mem<12><27>>.
    Found 1-bit register for signal <mem<12><26>>.
    Found 1-bit register for signal <mem<12><25>>.
    Found 1-bit register for signal <mem<12><24>>.
    Found 1-bit register for signal <mem<12><23>>.
    Found 1-bit register for signal <mem<12><22>>.
    Found 1-bit register for signal <mem<12><21>>.
    Found 1-bit register for signal <mem<12><20>>.
    Found 1-bit register for signal <mem<12><19>>.
    Found 1-bit register for signal <mem<12><18>>.
    Found 1-bit register for signal <mem<12><17>>.
    Found 1-bit register for signal <mem<12><16>>.
    Found 1-bit register for signal <mem<12><15>>.
    Found 1-bit register for signal <mem<12><14>>.
    Found 1-bit register for signal <mem<12><13>>.
    Found 1-bit register for signal <mem<12><12>>.
    Found 1-bit register for signal <mem<12><11>>.
    Found 1-bit register for signal <mem<12><10>>.
    Found 1-bit register for signal <mem<12><9>>.
    Found 1-bit register for signal <mem<12><8>>.
    Found 1-bit register for signal <mem<12><7>>.
    Found 1-bit register for signal <mem<12><6>>.
    Found 1-bit register for signal <mem<12><5>>.
    Found 1-bit register for signal <mem<12><4>>.
    Found 1-bit register for signal <mem<12><3>>.
    Found 1-bit register for signal <mem<12><2>>.
    Found 1-bit register for signal <mem<12><1>>.
    Found 1-bit register for signal <mem<12><0>>.
    Found 1-bit register for signal <mem<13><31>>.
    Found 1-bit register for signal <mem<13><30>>.
    Found 1-bit register for signal <mem<13><29>>.
    Found 1-bit register for signal <mem<13><28>>.
    Found 1-bit register for signal <mem<13><27>>.
    Found 1-bit register for signal <mem<13><26>>.
    Found 1-bit register for signal <mem<13><25>>.
    Found 1-bit register for signal <mem<13><24>>.
    Found 1-bit register for signal <mem<13><23>>.
    Found 1-bit register for signal <mem<13><22>>.
    Found 1-bit register for signal <mem<13><21>>.
    Found 1-bit register for signal <mem<13><20>>.
    Found 1-bit register for signal <mem<13><19>>.
    Found 1-bit register for signal <mem<13><18>>.
    Found 1-bit register for signal <mem<13><17>>.
    Found 1-bit register for signal <mem<13><16>>.
    Found 1-bit register for signal <mem<13><15>>.
    Found 1-bit register for signal <mem<13><14>>.
    Found 1-bit register for signal <mem<13><13>>.
    Found 1-bit register for signal <mem<13><12>>.
    Found 1-bit register for signal <mem<13><11>>.
    Found 1-bit register for signal <mem<13><10>>.
    Found 1-bit register for signal <mem<13><9>>.
    Found 1-bit register for signal <mem<13><8>>.
    Found 1-bit register for signal <mem<13><7>>.
    Found 1-bit register for signal <mem<13><6>>.
    Found 1-bit register for signal <mem<13><5>>.
    Found 1-bit register for signal <mem<13><4>>.
    Found 1-bit register for signal <mem<13><3>>.
    Found 1-bit register for signal <mem<13><2>>.
    Found 1-bit register for signal <mem<13><1>>.
    Found 1-bit register for signal <mem<13><0>>.
    Found 1-bit register for signal <mem<14><31>>.
    Found 1-bit register for signal <mem<14><30>>.
    Found 1-bit register for signal <mem<14><29>>.
    Found 1-bit register for signal <mem<14><28>>.
    Found 1-bit register for signal <mem<14><27>>.
    Found 1-bit register for signal <mem<14><26>>.
    Found 1-bit register for signal <mem<14><25>>.
    Found 1-bit register for signal <mem<14><24>>.
    Found 1-bit register for signal <mem<14><23>>.
    Found 1-bit register for signal <mem<14><22>>.
    Found 1-bit register for signal <mem<14><21>>.
    Found 1-bit register for signal <mem<14><20>>.
    Found 1-bit register for signal <mem<14><19>>.
    Found 1-bit register for signal <mem<14><18>>.
    Found 1-bit register for signal <mem<14><17>>.
    Found 1-bit register for signal <mem<14><16>>.
    Found 1-bit register for signal <mem<14><15>>.
    Found 1-bit register for signal <mem<14><14>>.
    Found 1-bit register for signal <mem<14><13>>.
    Found 1-bit register for signal <mem<14><12>>.
    Found 1-bit register for signal <mem<14><11>>.
    Found 1-bit register for signal <mem<14><10>>.
    Found 1-bit register for signal <mem<14><9>>.
    Found 1-bit register for signal <mem<14><8>>.
    Found 1-bit register for signal <mem<14><7>>.
    Found 1-bit register for signal <mem<14><6>>.
    Found 1-bit register for signal <mem<14><5>>.
    Found 1-bit register for signal <mem<14><4>>.
    Found 1-bit register for signal <mem<14><3>>.
    Found 1-bit register for signal <mem<14><2>>.
    Found 1-bit register for signal <mem<14><1>>.
    Found 1-bit register for signal <mem<14><0>>.
    Found 1-bit register for signal <mem<15><31>>.
    Found 1-bit register for signal <mem<15><30>>.
    Found 1-bit register for signal <mem<15><29>>.
    Found 1-bit register for signal <mem<15><28>>.
    Found 1-bit register for signal <mem<15><27>>.
    Found 1-bit register for signal <mem<15><26>>.
    Found 1-bit register for signal <mem<15><25>>.
    Found 1-bit register for signal <mem<15><24>>.
    Found 1-bit register for signal <mem<15><23>>.
    Found 1-bit register for signal <mem<15><22>>.
    Found 1-bit register for signal <mem<15><21>>.
    Found 1-bit register for signal <mem<15><20>>.
    Found 1-bit register for signal <mem<15><19>>.
    Found 1-bit register for signal <mem<15><18>>.
    Found 1-bit register for signal <mem<15><17>>.
    Found 1-bit register for signal <mem<15><16>>.
    Found 1-bit register for signal <mem<15><15>>.
    Found 1-bit register for signal <mem<15><14>>.
    Found 1-bit register for signal <mem<15><13>>.
    Found 1-bit register for signal <mem<15><12>>.
    Found 1-bit register for signal <mem<15><11>>.
    Found 1-bit register for signal <mem<15><10>>.
    Found 1-bit register for signal <mem<15><9>>.
    Found 1-bit register for signal <mem<15><8>>.
    Found 1-bit register for signal <mem<15><7>>.
    Found 1-bit register for signal <mem<15><6>>.
    Found 1-bit register for signal <mem<15><5>>.
    Found 1-bit register for signal <mem<15><4>>.
    Found 1-bit register for signal <mem<15><3>>.
    Found 1-bit register for signal <mem<15><2>>.
    Found 1-bit register for signal <mem<15><1>>.
    Found 1-bit register for signal <mem<15><0>>.
    Found 4-bit subtractor for signal <index[3]_GND_47_o_sub_4_OUT> created at line 277.
    Found 4-bit adder for signal <index[3]_GND_47_o_add_4_OUT> created at line 279.
    Found 32-bit 16-to-1 multiplexer for signal <dout> created at line 250.
    Summary:
	inferred   1 Adder/Subtractor(s).
	inferred 518 D-type flip-flop(s).
	inferred   1 Multiplexer(s).
Unit <image_filter_OUTPUT_STREAM_fifo_1> synthesized.

Synthesizing Unit <image_filter_OUTPUT_STREAM_fifo_2>.
    Related source file is "/nfs/TUEIEDAprojects/SystemDesign/work/ipxact/benjamin-bordes/DSE/3IP_/3IP/pcores/image_filter_top_v1_00_a/synhdl/verilog/image_filter_OUTPUT_STREAM_if.v".
        DATA_BITS = 4
        DEPTH_BITS = 4
    Found 1-bit register for signal <empty>.
    Found 4-bit register for signal <index>.
    Found 1-bit register for signal <full>.
    Found 1-bit register for signal <mem<0><3>>.
    Found 1-bit register for signal <mem<0><2>>.
    Found 1-bit register for signal <mem<0><1>>.
    Found 1-bit register for signal <mem<0><0>>.
    Found 1-bit register for signal <mem<1><3>>.
    Found 1-bit register for signal <mem<1><2>>.
    Found 1-bit register for signal <mem<1><1>>.
    Found 1-bit register for signal <mem<1><0>>.
    Found 1-bit register for signal <mem<2><3>>.
    Found 1-bit register for signal <mem<2><2>>.
    Found 1-bit register for signal <mem<2><1>>.
    Found 1-bit register for signal <mem<2><0>>.
    Found 1-bit register for signal <mem<3><3>>.
    Found 1-bit register for signal <mem<3><2>>.
    Found 1-bit register for signal <mem<3><1>>.
    Found 1-bit register for signal <mem<3><0>>.
    Found 1-bit register for signal <mem<4><3>>.
    Found 1-bit register for signal <mem<4><2>>.
    Found 1-bit register for signal <mem<4><1>>.
    Found 1-bit register for signal <mem<4><0>>.
    Found 1-bit register for signal <mem<5><3>>.
    Found 1-bit register for signal <mem<5><2>>.
    Found 1-bit register for signal <mem<5><1>>.
    Found 1-bit register for signal <mem<5><0>>.
    Found 1-bit register for signal <mem<6><3>>.
    Found 1-bit register for signal <mem<6><2>>.
    Found 1-bit register for signal <mem<6><1>>.
    Found 1-bit register for signal <mem<6><0>>.
    Found 1-bit register for signal <mem<7><3>>.
    Found 1-bit register for signal <mem<7><2>>.
    Found 1-bit register for signal <mem<7><1>>.
    Found 1-bit register for signal <mem<7><0>>.
    Found 1-bit register for signal <mem<8><3>>.
    Found 1-bit register for signal <mem<8><2>>.
    Found 1-bit register for signal <mem<8><1>>.
    Found 1-bit register for signal <mem<8><0>>.
    Found 1-bit register for signal <mem<9><3>>.
    Found 1-bit register for signal <mem<9><2>>.
    Found 1-bit register for signal <mem<9><1>>.
    Found 1-bit register for signal <mem<9><0>>.
    Found 1-bit register for signal <mem<10><3>>.
    Found 1-bit register for signal <mem<10><2>>.
    Found 1-bit register for signal <mem<10><1>>.
    Found 1-bit register for signal <mem<10><0>>.
    Found 1-bit register for signal <mem<11><3>>.
    Found 1-bit register for signal <mem<11><2>>.
    Found 1-bit register for signal <mem<11><1>>.
    Found 1-bit register for signal <mem<11><0>>.
    Found 1-bit register for signal <mem<12><3>>.
    Found 1-bit register for signal <mem<12><2>>.
    Found 1-bit register for signal <mem<12><1>>.
    Found 1-bit register for signal <mem<12><0>>.
    Found 1-bit register for signal <mem<13><3>>.
    Found 1-bit register for signal <mem<13><2>>.
    Found 1-bit register for signal <mem<13><1>>.
    Found 1-bit register for signal <mem<13><0>>.
    Found 1-bit register for signal <mem<14><3>>.
    Found 1-bit register for signal <mem<14><2>>.
    Found 1-bit register for signal <mem<14><1>>.
    Found 1-bit register for signal <mem<14><0>>.
    Found 1-bit register for signal <mem<15><3>>.
    Found 1-bit register for signal <mem<15><2>>.
    Found 1-bit register for signal <mem<15><1>>.
    Found 1-bit register for signal <mem<15><0>>.
    Found 4-bit subtractor for signal <index[3]_GND_49_o_sub_4_OUT> created at line 277.
    Found 4-bit adder for signal <index[3]_GND_49_o_add_4_OUT> created at line 279.
    Found 4-bit 16-to-1 multiplexer for signal <dout> created at line 250.
    Summary:
	inferred   1 Adder/Subtractor(s).
	inferred  70 D-type flip-flop(s).
	inferred   1 Multiplexer(s).
Unit <image_filter_OUTPUT_STREAM_fifo_2> synthesized.

Synthesizing Unit <image_filter_OUTPUT_STREAM_fifo_3>.
    Related source file is "/nfs/TUEIEDAprojects/SystemDesign/work/ipxact/benjamin-bordes/DSE/3IP_/3IP/pcores/image_filter_top_v1_00_a/synhdl/verilog/image_filter_OUTPUT_STREAM_if.v".
        DATA_BITS = 1
        DEPTH_BITS = 4
    Found 1-bit register for signal <empty>.
    Found 4-bit register for signal <index>.
    Found 1-bit register for signal <full>.
    Found 1-bit register for signal <mem<0>>.
    Found 1-bit register for signal <mem<1>>.
    Found 1-bit register for signal <mem<2>>.
    Found 1-bit register for signal <mem<3>>.
    Found 1-bit register for signal <mem<4>>.
    Found 1-bit register for signal <mem<5>>.
    Found 1-bit register for signal <mem<6>>.
    Found 1-bit register for signal <mem<7>>.
    Found 1-bit register for signal <mem<8>>.
    Found 1-bit register for signal <mem<9>>.
    Found 1-bit register for signal <mem<10>>.
    Found 1-bit register for signal <mem<11>>.
    Found 1-bit register for signal <mem<12>>.
    Found 1-bit register for signal <mem<13>>.
    Found 1-bit register for signal <mem<14>>.
    Found 1-bit register for signal <mem<15>>.
    Found 4-bit subtractor for signal <index[3]_GND_51_o_sub_4_OUT> created at line 277.
    Found 4-bit adder for signal <index[3]_GND_51_o_add_4_OUT> created at line 279.
    Found 1-bit 16-to-1 multiplexer for signal <dout> created at line 250.
    Summary:
	inferred   1 Adder/Subtractor(s).
	inferred  22 D-type flip-flop(s).
	inferred   1 Multiplexer(s).
Unit <image_filter_OUTPUT_STREAM_fifo_3> synthesized.

Synthesizing Unit <image_filter_ap_rst_if>.
    Related source file is "/nfs/TUEIEDAprojects/SystemDesign/work/ipxact/benjamin-bordes/DSE/3IP_/3IP/pcores/image_filter_top_v1_00_a/synhdl/verilog/image_filter_ap_rst_if.v".
        RESET_ACTIVE_LOW = 1
    Summary:
	no macro.
Unit <image_filter_ap_rst_if> synthesized.

=========================================================================
HDL Synthesis Report

Macro Statistics
# RAMs                                                 : 9
 1920x8-bit dual-port RAM                              : 9
# Adders/Subtractors                                   : 53
 12-bit adder                                          : 6
 13-bit adder                                          : 10
 2-bit adder                                           : 7
 2-bit addsub                                          : 6
 2-bit subtractor                                      : 3
 3-bit addsub                                          : 6
 32-bit adder                                          : 1
 4-bit addsub                                          : 14
# Registers                                            : 746
 1-bit register                                        : 359
 11-bit register                                       : 9
 12-bit register                                       : 15
 13-bit register                                       : 7
 16-bit register                                       : 6
 2-bit register                                        : 36
 3-bit register                                        : 6
 32-bit register                                       : 41
 36-bit register                                       : 6
 4-bit register                                        : 78
 44-bit register                                       : 4
 5-bit register                                        : 1
 8-bit register                                        : 178
# Comparators                                          : 46
 12-bit comparator equal                               : 4
 12-bit comparator greater                             : 1
 13-bit comparator equal                               : 2
 13-bit comparator greater                             : 10
 14-bit comparator greater                             : 3
 2-bit comparator equal                                : 2
 8-bit comparator greater                              : 24
# Multiplexers                                         : 253
 1-bit 16-to-1 multiplexer                             : 8
 1-bit 2-to-1 multiplexer                              : 53
 11-bit 2-to-1 multiplexer                             : 18
 12-bit 2-to-1 multiplexer                             : 6
 12-bit 3-to-1 multiplexer                             : 6
 13-bit 2-to-1 multiplexer                             : 7
 2-bit 2-to-1 multiplexer                              : 9
 2-bit 4-to-1 multiplexer                              : 2
 32-bit 16-to-1 multiplexer                            : 2
 32-bit 2-to-1 multiplexer                             : 7
 32-bit 8-to-1 multiplexer                             : 1
 4-bit 16-to-1 multiplexer                             : 4
 44-bit 2-to-1 multiplexer                             : 2
 8-bit 2-to-1 multiplexer                              : 128
# FSMs                                                 : 8
# Xors                                                 : 3
 1-bit xor2                                            : 2
 2-bit xor2                                            : 1

=========================================================================

=========================================================================
*                       Advanced HDL Synthesis                          *
=========================================================================


Synthesizing (advanced) Unit <AXIvideo2Mat_32_1080_1920_16_s>.
The following registers are absorbed into counter <t_V_2_reg_229>: 1 register on signal <t_V_2_reg_229>.
Unit <AXIvideo2Mat_32_1080_1920_16_s> synthesized (advanced).

Synthesizing (advanced) Unit <FIFO_image_filter_img_0_cols_V>.
The following registers are absorbed into counter <mOutPtr>: 1 register on signal <mOutPtr>.
Unit <FIFO_image_filter_img_0_cols_V> synthesized (advanced).

Synthesizing (advanced) Unit <FIFO_image_filter_img_0_cols_V_channel>.
The following registers are absorbed into counter <mOutPtr>: 1 register on signal <mOutPtr>.
Unit <FIFO_image_filter_img_0_cols_V_channel> synthesized (advanced).

Synthesizing (advanced) Unit <FIFO_image_filter_img_0_data_stream_0_V>.
The following registers are absorbed into counter <mOutPtr>: 1 register on signal <mOutPtr>.
Unit <FIFO_image_filter_img_0_data_stream_0_V> synthesized (advanced).

Synthesizing (advanced) Unit <FIFO_image_filter_img_0_data_stream_1_V>.
The following registers are absorbed into counter <mOutPtr>: 1 register on signal <mOutPtr>.
Unit <FIFO_image_filter_img_0_data_stream_1_V> synthesized (advanced).

Synthesizing (advanced) Unit <FIFO_image_filter_img_0_data_stream_2_V>.
The following registers are absorbed into counter <mOutPtr>: 1 register on signal <mOutPtr>.
Unit <FIFO_image_filter_img_0_data_stream_2_V> synthesized (advanced).

Synthesizing (advanced) Unit <FIFO_image_filter_img_0_rows_V>.
The following registers are absorbed into counter <mOutPtr>: 1 register on signal <mOutPtr>.
Unit <FIFO_image_filter_img_0_rows_V> synthesized (advanced).

Synthesizing (advanced) Unit <FIFO_image_filter_img_0_rows_V_channel>.
The following registers are absorbed into counter <mOutPtr>: 1 register on signal <mOutPtr>.
Unit <FIFO_image_filter_img_0_rows_V_channel> synthesized (advanced).

Synthesizing (advanced) Unit <FIFO_image_filter_img_1_cols_V>.
The following registers are absorbed into counter <mOutPtr>: 1 register on signal <mOutPtr>.
Unit <FIFO_image_filter_img_1_cols_V> synthesized (advanced).

Synthesizing (advanced) Unit <FIFO_image_filter_img_1_data_stream_0_V>.
The following registers are absorbed into counter <mOutPtr>: 1 register on signal <mOutPtr>.
Unit <FIFO_image_filter_img_1_data_stream_0_V> synthesized (advanced).

Synthesizing (advanced) Unit <FIFO_image_filter_img_1_data_stream_1_V>.
The following registers are absorbed into counter <mOutPtr>: 1 register on signal <mOutPtr>.
Unit <FIFO_image_filter_img_1_data_stream_1_V> synthesized (advanced).

Synthesizing (advanced) Unit <FIFO_image_filter_img_1_data_stream_2_V>.
The following registers are absorbed into counter <mOutPtr>: 1 register on signal <mOutPtr>.
Unit <FIFO_image_filter_img_1_data_stream_2_V> synthesized (advanced).

Synthesizing (advanced) Unit <FIFO_image_filter_img_1_rows_V>.
The following registers are absorbed into counter <mOutPtr>: 1 register on signal <mOutPtr>.
Unit <FIFO_image_filter_img_1_rows_V> synthesized (advanced).

Synthesizing (advanced) Unit <Mat2AXIvideo_32_1080_1920_16_s>.
The following registers are absorbed into counter <t_V_3_reg_174>: 1 register on signal <t_V_3_reg_174>.
Unit <Mat2AXIvideo_32_1080_1920_16_s> synthesized (advanced).

Synthesizing (advanced) Unit <filter_opr_erode_kernel_16_16_unsigned_char_int_1080_1920_3_3_s>.
The following registers are absorbed into counter <p_0202_rec_reg_730>: 1 register on signal <p_0202_rec_reg_730>.
The following registers are absorbed into counter <p_0206_rec_reg_741>: 1 register on signal <p_0206_rec_reg_741>.
The following registers are absorbed into counter <p_0210_rec_reg_752>: 1 register on signal <p_0210_rec_reg_752>.
The following registers are absorbed into counter <t_V_1_reg_774>: 1 register on signal <t_V_1_reg_774>.
Unit <filter_opr_erode_kernel_16_16_unsigned_char_int_1080_1920_3_3_s> synthesized (advanced).

Synthesizing (advanced) Unit <filter_opr_erode_kernel_16_16_unsigned_char_int_1080_1920_3_3_s_k_buf_0_val_0_ram>.
INFO:Xst:3226 - The RAM <Mram_ram> will be implemented as a BLOCK RAM, absorbing the following register(s): <q1> <q0>
    -----------------------------------------------------------------------
    | ram_type           | Block                               |          |
    -----------------------------------------------------------------------
    | Port A                                                              |
    |     aspect ratio   | 1920-word x 8-bit                   |          |
    |     mode           | write-first                         |          |
    |     clkA           | connected to signal <clk>           | rise     |
    |     enA            | connected to signal <ce1>           | high     |
    |     weA            | connected to signal <we1>           | high     |
    |     addrA          | connected to signal <addr1>         |          |
    |     diA            | connected to signal <d1>            |          |
    |     doA            | connected to signal <q1>            |          |
    -----------------------------------------------------------------------
    | optimization       | speed                               |          |
    -----------------------------------------------------------------------
    | Port B                                                              |
    |     aspect ratio   | 1920-word x 8-bit                   |          |
    |     mode           | write-first                         |          |
    |     clkB           | connected to signal <clk>           | rise     |
    |     enB            | connected to signal <ce0>           | high     |
    |     addrB          | connected to signal <addr0>         |          |
    |     doB            | connected to signal <q0>            |          |
    -----------------------------------------------------------------------
    | optimization       | speed                               |          |
    -----------------------------------------------------------------------
Unit <filter_opr_erode_kernel_16_16_unsigned_char_int_1080_1920_3_3_s_k_buf_0_val_0_ram> synthesized (advanced).

Synthesizing (advanced) Unit <image_filter_INPUT_STREAM_fifo_1>.
The following registers are absorbed into counter <index>: 1 register on signal <index>.
Unit <image_filter_INPUT_STREAM_fifo_1> synthesized (advanced).

Synthesizing (advanced) Unit <image_filter_INPUT_STREAM_fifo_2>.
The following registers are absorbed into counter <index>: 1 register on signal <index>.
Unit <image_filter_INPUT_STREAM_fifo_2> synthesized (advanced).

Synthesizing (advanced) Unit <image_filter_INPUT_STREAM_fifo_3>.
The following registers are absorbed into counter <index>: 1 register on signal <index>.
Unit <image_filter_INPUT_STREAM_fifo_3> synthesized (advanced).

Synthesizing (advanced) Unit <image_filter_OUTPUT_STREAM_fifo_1>.
The following registers are absorbed into counter <index>: 1 register on signal <index>.
Unit <image_filter_OUTPUT_STREAM_fifo_1> synthesized (advanced).

Synthesizing (advanced) Unit <image_filter_OUTPUT_STREAM_fifo_2>.
The following registers are absorbed into counter <index>: 1 register on signal <index>.
Unit <image_filter_OUTPUT_STREAM_fifo_2> synthesized (advanced).

Synthesizing (advanced) Unit <image_filter_OUTPUT_STREAM_fifo_3>.
The following registers are absorbed into counter <index>: 1 register on signal <index>.
Unit <image_filter_OUTPUT_STREAM_fifo_3> synthesized (advanced).

Synthesizing (advanced) Unit <FIFO_image_filter_img_0_cols_V_channel_shiftReg>.
	Found 3-bit dynamic shift register for signal <q<0>>.
	Found 3-bit dynamic shift register for signal <q<1>>.
	Found 3-bit dynamic shift register for signal <q<2>>.
	Found 3-bit dynamic shift register for signal <q<3>>.
	Found 3-bit dynamic shift register for signal <q<4>>.
	Found 3-bit dynamic shift register for signal <q<5>>.
	Found 3-bit dynamic shift register for signal <q<6>>.
	Found 3-bit dynamic shift register for signal <q<7>>.
	Found 3-bit dynamic shift register for signal <q<8>>.
	Found 3-bit dynamic shift register for signal <q<9>>.
	Found 3-bit dynamic shift register for signal <q<10>>.
	Found 3-bit dynamic shift register for signal <q<11>>.
Unit <FIFO_image_filter_img_0_cols_V_channel_shiftReg> synthesized (advanced).

Synthesizing (advanced) Unit <FIFO_image_filter_img_0_cols_V_shiftReg>.
	Found 3-bit dynamic shift register for signal <q<0>>.
	Found 3-bit dynamic shift register for signal <q<1>>.
	Found 3-bit dynamic shift register for signal <q<2>>.
	Found 3-bit dynamic shift register for signal <q<3>>.
	Found 3-bit dynamic shift register for signal <q<4>>.
	Found 3-bit dynamic shift register for signal <q<5>>.
	Found 3-bit dynamic shift register for signal <q<6>>.
	Found 3-bit dynamic shift register for signal <q<7>>.
	Found 3-bit dynamic shift register for signal <q<8>>.
	Found 3-bit dynamic shift register for signal <q<9>>.
	Found 3-bit dynamic shift register for signal <q<10>>.
	Found 3-bit dynamic shift register for signal <q<11>>.
Unit <FIFO_image_filter_img_0_cols_V_shiftReg> synthesized (advanced).

Synthesizing (advanced) Unit <FIFO_image_filter_img_0_data_stream_0_V_shiftReg>.
	Found 2-bit dynamic shift register for signal <q<0>>.
	Found 2-bit dynamic shift register for signal <q<1>>.
	Found 2-bit dynamic shift register for signal <q<2>>.
	Found 2-bit dynamic shift register for signal <q<3>>.
	Found 2-bit dynamic shift register for signal <q<4>>.
	Found 2-bit dynamic shift register for signal <q<5>>.
	Found 2-bit dynamic shift register for signal <q<6>>.
	Found 2-bit dynamic shift register for signal <q<7>>.
Unit <FIFO_image_filter_img_0_data_stream_0_V_shiftReg> synthesized (advanced).

Synthesizing (advanced) Unit <FIFO_image_filter_img_0_data_stream_1_V_shiftReg>.
	Found 2-bit dynamic shift register for signal <q<0>>.
	Found 2-bit dynamic shift register for signal <q<1>>.
	Found 2-bit dynamic shift register for signal <q<2>>.
	Found 2-bit dynamic shift register for signal <q<3>>.
	Found 2-bit dynamic shift register for signal <q<4>>.
	Found 2-bit dynamic shift register for signal <q<5>>.
	Found 2-bit dynamic shift register for signal <q<6>>.
	Found 2-bit dynamic shift register for signal <q<7>>.
Unit <FIFO_image_filter_img_0_data_stream_1_V_shiftReg> synthesized (advanced).

Synthesizing (advanced) Unit <FIFO_image_filter_img_0_data_stream_2_V_shiftReg>.
	Found 2-bit dynamic shift register for signal <q<0>>.
	Found 2-bit dynamic shift register for signal <q<1>>.
	Found 2-bit dynamic shift register for signal <q<2>>.
	Found 2-bit dynamic shift register for signal <q<3>>.
	Found 2-bit dynamic shift register for signal <q<4>>.
	Found 2-bit dynamic shift register for signal <q<5>>.
	Found 2-bit dynamic shift register for signal <q<6>>.
	Found 2-bit dynamic shift register for signal <q<7>>.
Unit <FIFO_image_filter_img_0_data_stream_2_V_shiftReg> synthesized (advanced).

Synthesizing (advanced) Unit <FIFO_image_filter_img_0_rows_V_channel_shiftReg>.
	Found 3-bit dynamic shift register for signal <q<0>>.
	Found 3-bit dynamic shift register for signal <q<1>>.
	Found 3-bit dynamic shift register for signal <q<2>>.
	Found 3-bit dynamic shift register for signal <q<3>>.
	Found 3-bit dynamic shift register for signal <q<4>>.
	Found 3-bit dynamic shift register for signal <q<5>>.
	Found 3-bit dynamic shift register for signal <q<6>>.
	Found 3-bit dynamic shift register for signal <q<7>>.
	Found 3-bit dynamic shift register for signal <q<8>>.
	Found 3-bit dynamic shift register for signal <q<9>>.
	Found 3-bit dynamic shift register for signal <q<10>>.
	Found 3-bit dynamic shift register for signal <q<11>>.
Unit <FIFO_image_filter_img_0_rows_V_channel_shiftReg> synthesized (advanced).

Synthesizing (advanced) Unit <FIFO_image_filter_img_0_rows_V_shiftReg>.
	Found 3-bit dynamic shift register for signal <q<0>>.
	Found 3-bit dynamic shift register for signal <q<1>>.
	Found 3-bit dynamic shift register for signal <q<2>>.
	Found 3-bit dynamic shift register for signal <q<3>>.
	Found 3-bit dynamic shift register for signal <q<4>>.
	Found 3-bit dynamic shift register for signal <q<5>>.
	Found 3-bit dynamic shift register for signal <q<6>>.
	Found 3-bit dynamic shift register for signal <q<7>>.
	Found 3-bit dynamic shift register for signal <q<8>>.
	Found 3-bit dynamic shift register for signal <q<9>>.
	Found 3-bit dynamic shift register for signal <q<10>>.
	Found 3-bit dynamic shift register for signal <q<11>>.
Unit <FIFO_image_filter_img_0_rows_V_shiftReg> synthesized (advanced).

Synthesizing (advanced) Unit <FIFO_image_filter_img_1_cols_V_shiftReg>.
	Found 3-bit dynamic shift register for signal <q<0>>.
	Found 3-bit dynamic shift register for signal <q<1>>.
	Found 3-bit dynamic shift register for signal <q<2>>.
	Found 3-bit dynamic shift register for signal <q<3>>.
	Found 3-bit dynamic shift register for signal <q<4>>.
	Found 3-bit dynamic shift register for signal <q<5>>.
	Found 3-bit dynamic shift register for signal <q<6>>.
	Found 3-bit dynamic shift register for signal <q<7>>.
	Found 3-bit dynamic shift register for signal <q<8>>.
	Found 3-bit dynamic shift register for signal <q<9>>.
	Found 3-bit dynamic shift register for signal <q<10>>.
	Found 3-bit dynamic shift register for signal <q<11>>.
Unit <FIFO_image_filter_img_1_cols_V_shiftReg> synthesized (advanced).

Synthesizing (advanced) Unit <FIFO_image_filter_img_1_data_stream_0_V_shiftReg>.
	Found 2-bit dynamic shift register for signal <q<0>>.
	Found 2-bit dynamic shift register for signal <q<1>>.
	Found 2-bit dynamic shift register for signal <q<2>>.
	Found 2-bit dynamic shift register for signal <q<3>>.
	Found 2-bit dynamic shift register for signal <q<4>>.
	Found 2-bit dynamic shift register for signal <q<5>>.
	Found 2-bit dynamic shift register for signal <q<6>>.
	Found 2-bit dynamic shift register for signal <q<7>>.
Unit <FIFO_image_filter_img_1_data_stream_0_V_shiftReg> synthesized (advanced).

Synthesizing (advanced) Unit <FIFO_image_filter_img_1_data_stream_1_V_shiftReg>.
	Found 2-bit dynamic shift register for signal <q<0>>.
	Found 2-bit dynamic shift register for signal <q<1>>.
	Found 2-bit dynamic shift register for signal <q<2>>.
	Found 2-bit dynamic shift register for signal <q<3>>.
	Found 2-bit dynamic shift register for signal <q<4>>.
	Found 2-bit dynamic shift register for signal <q<5>>.
	Found 2-bit dynamic shift register for signal <q<6>>.
	Found 2-bit dynamic shift register for signal <q<7>>.
Unit <FIFO_image_filter_img_1_data_stream_1_V_shiftReg> synthesized (advanced).

Synthesizing (advanced) Unit <FIFO_image_filter_img_1_data_stream_2_V_shiftReg>.
	Found 2-bit dynamic shift register for signal <q<0>>.
	Found 2-bit dynamic shift register for signal <q<1>>.
	Found 2-bit dynamic shift register for signal <q<2>>.
	Found 2-bit dynamic shift register for signal <q<3>>.
	Found 2-bit dynamic shift register for signal <q<4>>.
	Found 2-bit dynamic shift register for signal <q<5>>.
	Found 2-bit dynamic shift register for signal <q<6>>.
	Found 2-bit dynamic shift register for signal <q<7>>.
Unit <FIFO_image_filter_img_1_data_stream_2_V_shiftReg> synthesized (advanced).

Synthesizing (advanced) Unit <FIFO_image_filter_img_1_rows_V_shiftReg>.
	Found 3-bit dynamic shift register for signal <q<0>>.
	Found 3-bit dynamic shift register for signal <q<1>>.
	Found 3-bit dynamic shift register for signal <q<2>>.
	Found 3-bit dynamic shift register for signal <q<3>>.
	Found 3-bit dynamic shift register for signal <q<4>>.
	Found 3-bit dynamic shift register for signal <q<5>>.
	Found 3-bit dynamic shift register for signal <q<6>>.
	Found 3-bit dynamic shift register for signal <q<7>>.
	Found 3-bit dynamic shift register for signal <q<8>>.
	Found 3-bit dynamic shift register for signal <q<9>>.
	Found 3-bit dynamic shift register for signal <q<10>>.
	Found 3-bit dynamic shift register for signal <q<11>>.
Unit <FIFO_image_filter_img_1_rows_V_shiftReg> synthesized (advanced).

Synthesizing (advanced) Unit <image_filter_INPUT_STREAM_fifo_1>.
	Found 16-bit dynamic shift register for signal <dout<0>>.
	Found 16-bit dynamic shift register for signal <dout<1>>.
	Found 16-bit dynamic shift register for signal <dout<2>>.
	Found 16-bit dynamic shift register for signal <dout<3>>.
	Found 16-bit dynamic shift register for signal <dout<4>>.
	Found 16-bit dynamic shift register for signal <dout<5>>.
	Found 16-bit dynamic shift register for signal <dout<6>>.
	Found 16-bit dynamic shift register for signal <dout<7>>.
	Found 16-bit dynamic shift register for signal <dout<8>>.
	Found 16-bit dynamic shift register for signal <dout<9>>.
	Found 16-bit dynamic shift register for signal <dout<10>>.
	Found 16-bit dynamic shift register for signal <dout<11>>.
	Found 16-bit dynamic shift register for signal <dout<12>>.
	Found 16-bit dynamic shift register for signal <dout<13>>.
	Found 16-bit dynamic shift register for signal <dout<14>>.
	Found 16-bit dynamic shift register for signal <dout<15>>.
	Found 16-bit dynamic shift register for signal <dout<16>>.
	Found 16-bit dynamic shift register for signal <dout<17>>.
	Found 16-bit dynamic shift register for signal <dout<18>>.
	Found 16-bit dynamic shift register for signal <dout<19>>.
	Found 16-bit dynamic shift register for signal <dout<20>>.
	Found 16-bit dynamic shift register for signal <dout<21>>.
	Found 16-bit dynamic shift register for signal <dout<22>>.
	Found 16-bit dynamic shift register for signal <dout<23>>.
	Found 16-bit dynamic shift register for signal <dout<24>>.
	Found 16-bit dynamic shift register for signal <dout<25>>.
	Found 16-bit dynamic shift register for signal <dout<26>>.
	Found 16-bit dynamic shift register for signal <dout<27>>.
	Found 16-bit dynamic shift register for signal <dout<28>>.
	Found 16-bit dynamic shift register for signal <dout<29>>.
	Found 16-bit dynamic shift register for signal <dout<30>>.
	Found 16-bit dynamic shift register for signal <dout<31>>.
Unit <image_filter_INPUT_STREAM_fifo_1> synthesized (advanced).

Synthesizing (advanced) Unit <image_filter_INPUT_STREAM_fifo_2>.
	Found 16-bit dynamic shift register for signal <dout<0>>.
	Found 16-bit dynamic shift register for signal <dout<1>>.
	Found 16-bit dynamic shift register for signal <dout<2>>.
	Found 16-bit dynamic shift register for signal <dout<3>>.
Unit <image_filter_INPUT_STREAM_fifo_2> synthesized (advanced).

Synthesizing (advanced) Unit <image_filter_INPUT_STREAM_fifo_3>.
	Found 16-bit dynamic shift register for signal <dout>.
Unit <image_filter_INPUT_STREAM_fifo_3> synthesized (advanced).

Synthesizing (advanced) Unit <image_filter_OUTPUT_STREAM_fifo_1>.
	Found 16-bit dynamic shift register for signal <dout<0>>.
	Found 16-bit dynamic shift register for signal <dout<1>>.
	Found 16-bit dynamic shift register for signal <dout<2>>.
	Found 16-bit dynamic shift register for signal <dout<3>>.
	Found 16-bit dynamic shift register for signal <dout<4>>.
	Found 16-bit dynamic shift register for signal <dout<5>>.
	Found 16-bit dynamic shift register for signal <dout<6>>.
	Found 16-bit dynamic shift register for signal <dout<7>>.
	Found 16-bit dynamic shift register for signal <dout<8>>.
	Found 16-bit dynamic shift register for signal <dout<9>>.
	Found 16-bit dynamic shift register for signal <dout<10>>.
	Found 16-bit dynamic shift register for signal <dout<11>>.
	Found 16-bit dynamic shift register for signal <dout<12>>.
	Found 16-bit dynamic shift register for signal <dout<13>>.
	Found 16-bit dynamic shift register for signal <dout<14>>.
	Found 16-bit dynamic shift register for signal <dout<15>>.
	Found 16-bit dynamic shift register for signal <dout<16>>.
	Found 16-bit dynamic shift register for signal <dout<17>>.
	Found 16-bit dynamic shift register for signal <dout<18>>.
	Found 16-bit dynamic shift register for signal <dout<19>>.
	Found 16-bit dynamic shift register for signal <dout<20>>.
	Found 16-bit dynamic shift register for signal <dout<21>>.
	Found 16-bit dynamic shift register for signal <dout<22>>.
	Found 16-bit dynamic shift register for signal <dout<23>>.
	Found 16-bit dynamic shift register for signal <dout<24>>.
	Found 16-bit dynamic shift register for signal <dout<25>>.
	Found 16-bit dynamic shift register for signal <dout<26>>.
	Found 16-bit dynamic shift register for signal <dout<27>>.
	Found 16-bit dynamic shift register for signal <dout<28>>.
	Found 16-bit dynamic shift register for signal <dout<29>>.
	Found 16-bit dynamic shift register for signal <dout<30>>.
	Found 16-bit dynamic shift register for signal <dout<31>>.
Unit <image_filter_OUTPUT_STREAM_fifo_1> synthesized (advanced).

Synthesizing (advanced) Unit <image_filter_OUTPUT_STREAM_fifo_2>.
	Found 16-bit dynamic shift register for signal <dout<0>>.
	Found 16-bit dynamic shift register for signal <dout<1>>.
	Found 16-bit dynamic shift register for signal <dout<2>>.
	Found 16-bit dynamic shift register for signal <dout<3>>.
Unit <image_filter_OUTPUT_STREAM_fifo_2> synthesized (advanced).

Synthesizing (advanced) Unit <image_filter_OUTPUT_STREAM_fifo_3>.
	Found 16-bit dynamic shift register for signal <dout>.
Unit <image_filter_OUTPUT_STREAM_fifo_3> synthesized (advanced).

=========================================================================
Advanced HDL Synthesis Report

Macro Statistics
# RAMs                                                 : 9
 1920x8-bit dual-port block RAM                        : 9
# Adders/Subtractors                                   : 21
 12-bit adder                                          : 3
 13-bit adder                                          : 10
 2-bit adder                                           : 4
 2-bit subtractor                                      : 3
 32-bit adder                                          : 1
# Counters                                             : 32
 12-bit up counter                                     : 3
 2-bit up counter                                      : 3
 2-bit updown counter                                  : 6
 3-bit updown counter                                  : 6
 4-bit updown counter                                  : 14
# Registers                                            : 2368
 Flip-Flops                                            : 2368
# Shift Registers                                      : 208
 16-bit dynamic shift register                         : 88
 2-bit dynamic shift register                          : 48
 3-bit dynamic shift register                          : 72
# Comparators                                          : 46
 12-bit comparator equal                               : 4
 12-bit comparator greater                             : 1
 13-bit comparator equal                               : 2
 13-bit comparator greater                             : 10
 14-bit comparator greater                             : 3
 2-bit comparator equal                                : 2
 8-bit comparator greater                              : 24
# Multiplexers                                         : 480
 1-bit 2-to-1 multiplexer                              : 355
 11-bit 2-to-1 multiplexer                             : 18
 12-bit 2-to-1 multiplexer                             : 6
 13-bit 2-to-1 multiplexer                             : 7
 2-bit 2-to-1 multiplexer                              : 3
 2-bit 4-to-1 multiplexer                              : 2
 32-bit 2-to-1 multiplexer                             : 5
 32-bit 8-to-1 multiplexer                             : 1
 44-bit 2-to-1 multiplexer                             : 2
 8-bit 2-to-1 multiplexer                              : 81
# FSMs                                                 : 8
# Xors                                                 : 3
 1-bit xor2                                            : 2
 2-bit xor2                                            : 1

=========================================================================

=========================================================================
*                         Low Level Synthesis                           *
=========================================================================
INFO:Xst:2261 - The FF/Latch <cols_cast1_reg_2976_10> in Unit <filter_opr_erode_kernel_16_16_unsigned_char_int_1080_1920_3_3_s> is equivalent to the following FF/Latch, which will be removed : <cols_cast2_reg_2996_10> 
INFO:Xst:2261 - The FF/Latch <cols_cast1_reg_2976_11> in Unit <filter_opr_erode_kernel_16_16_unsigned_char_int_1080_1920_3_3_s> is equivalent to the following FF/Latch, which will be removed : <cols_cast2_reg_2996_11> 
INFO:Xst:2261 - The FF/Latch <tmp_97_0_t_reg_3283_0> in Unit <filter_opr_erode_kernel_16_16_unsigned_char_int_1080_1920_3_3_s> is equivalent to the following 2 FFs/Latches, which will be removed : <tmp_97_1_t_reg_3322_0> <tmp_97_2_t_reg_3357_0> 
INFO:Xst:2261 - The FF/Latch <tmp_97_0_t_reg_3283_1> in Unit <filter_opr_erode_kernel_16_16_unsigned_char_int_1080_1920_3_3_s> is equivalent to the following 2 FFs/Latches, which will be removed : <tmp_97_1_t_reg_3322_1> <tmp_97_2_t_reg_3357_1> 
INFO:Xst:2261 - The FF/Latch <tmp_22_reg_3264_0> in Unit <filter_opr_erode_kernel_16_16_unsigned_char_int_1080_1920_3_3_s> is equivalent to the following 2 FFs/Latches, which will be removed : <tmp_93_1_reg_3303_0> <tmp_93_2_reg_3338_0> 
INFO:Xst:2261 - The FF/Latch <k_buf_0_val_0_addr_2_reg_3293_0> in Unit <filter_opr_erode_kernel_16_16_unsigned_char_int_1080_1920_3_3_s> is equivalent to the following 8 FFs/Latches, which will be removed : <k_buf_0_val_1_addr_2_reg_3287_0> <k_buf_0_val_2_addr_1_reg_3273_0> <k_buf_1_val_0_addr_2_reg_3332_0> <k_buf_1_val_1_addr_2_reg_3326_0> <k_buf_1_val_2_addr_1_reg_3312_0> <k_buf_2_val_0_addr_2_reg_3367_0> <k_buf_2_val_1_addr_2_reg_3361_0> <k_buf_2_val_2_addr_1_reg_3347_0> 
INFO:Xst:2261 - The FF/Latch <k_buf_0_val_0_addr_2_reg_3293_1> in Unit <filter_opr_erode_kernel_16_16_unsigned_char_int_1080_1920_3_3_s> is equivalent to the following 8 FFs/Latches, which will be removed : <k_buf_0_val_1_addr_2_reg_3287_1> <k_buf_0_val_2_addr_1_reg_3273_1> <k_buf_1_val_0_addr_2_reg_3332_1> <k_buf_1_val_1_addr_2_reg_3326_1> <k_buf_1_val_2_addr_1_reg_3312_1> <k_buf_2_val_0_addr_2_reg_3367_1> <k_buf_2_val_1_addr_2_reg_3361_1> <k_buf_2_val_2_addr_1_reg_3347_1> 
INFO:Xst:2261 - The FF/Latch <k_buf_0_val_0_addr_2_reg_3293_2> in Unit <filter_opr_erode_kernel_16_16_unsigned_char_int_1080_1920_3_3_s> is equivalent to the following 8 FFs/Latches, which will be removed : <k_buf_0_val_1_addr_2_reg_3287_2> <k_buf_0_val_2_addr_1_reg_3273_2> <k_buf_1_val_0_addr_2_reg_3332_2> <k_buf_1_val_1_addr_2_reg_3326_2> <k_buf_1_val_2_addr_1_reg_3312_2> <k_buf_2_val_0_addr_2_reg_3367_2> <k_buf_2_val_1_addr_2_reg_3361_2> <k_buf_2_val_2_addr_1_reg_3347_2> 
INFO:Xst:2261 - The FF/Latch <k_buf_0_val_0_addr_2_reg_3293_3> in Unit <filter_opr_erode_kernel_16_16_unsigned_char_int_1080_1920_3_3_s> is equivalent to the following 8 FFs/Latches, which will be removed : <k_buf_0_val_1_addr_2_reg_3287_3> <k_buf_0_val_2_addr_1_reg_3273_3> <k_buf_1_val_0_addr_2_reg_3332_3> <k_buf_1_val_1_addr_2_reg_3326_3> <k_buf_1_val_2_addr_1_reg_3312_3> <k_buf_2_val_0_addr_2_reg_3367_3> <k_buf_2_val_1_addr_2_reg_3361_3> <k_buf_2_val_2_addr_1_reg_3347_3> 
INFO:Xst:2261 - The FF/Latch <k_buf_0_val_0_addr_2_reg_3293_4> in Unit <filter_opr_erode_kernel_16_16_unsigned_char_int_1080_1920_3_3_s> is equivalent to the following 8 FFs/Latches, which will be removed : <k_buf_0_val_1_addr_2_reg_3287_4> <k_buf_0_val_2_addr_1_reg_3273_4> <k_buf_1_val_0_addr_2_reg_3332_4> <k_buf_1_val_1_addr_2_reg_3326_4> <k_buf_1_val_2_addr_1_reg_3312_4> <k_buf_2_val_0_addr_2_reg_3367_4> <k_buf_2_val_1_addr_2_reg_3361_4> <k_buf_2_val_2_addr_1_reg_3347_4> 
INFO:Xst:2261 - The FF/Latch <k_buf_0_val_0_addr_2_reg_3293_10> in Unit <filter_opr_erode_kernel_16_16_unsigned_char_int_1080_1920_3_3_s> is equivalent to the following 8 FFs/Latches, which will be removed : <k_buf_0_val_1_addr_2_reg_3287_10> <k_buf_0_val_2_addr_1_reg_3273_10> <k_buf_1_val_0_addr_2_reg_3332_10> <k_buf_1_val_1_addr_2_reg_3326_10> <k_buf_1_val_2_addr_1_reg_3312_10> <k_buf_2_val_0_addr_2_reg_3367_10> <k_buf_2_val_1_addr_2_reg_3361_10> <k_buf_2_val_2_addr_1_reg_3347_10> 
INFO:Xst:2261 - The FF/Latch <k_buf_0_val_0_addr_2_reg_3293_5> in Unit <filter_opr_erode_kernel_16_16_unsigned_char_int_1080_1920_3_3_s> is equivalent to the following 8 FFs/Latches, which will be removed : <k_buf_0_val_1_addr_2_reg_3287_5> <k_buf_0_val_2_addr_1_reg_3273_5> <k_buf_1_val_0_addr_2_reg_3332_5> <k_buf_1_val_1_addr_2_reg_3326_5> <k_buf_1_val_2_addr_1_reg_3312_5> <k_buf_2_val_0_addr_2_reg_3367_5> <k_buf_2_val_1_addr_2_reg_3361_5> <k_buf_2_val_2_addr_1_reg_3347_5> 
INFO:Xst:2261 - The FF/Latch <k_buf_0_val_0_addr_2_reg_3293_6> in Unit <filter_opr_erode_kernel_16_16_unsigned_char_int_1080_1920_3_3_s> is equivalent to the following 8 FFs/Latches, which will be removed : <k_buf_0_val_1_addr_2_reg_3287_6> <k_buf_0_val_2_addr_1_reg_3273_6> <k_buf_1_val_0_addr_2_reg_3332_6> <k_buf_1_val_1_addr_2_reg_3326_6> <k_buf_1_val_2_addr_1_reg_3312_6> <k_buf_2_val_0_addr_2_reg_3367_6> <k_buf_2_val_1_addr_2_reg_3361_6> <k_buf_2_val_2_addr_1_reg_3347_6> 
INFO:Xst:2261 - The FF/Latch <k_buf_0_val_0_addr_2_reg_3293_7> in Unit <filter_opr_erode_kernel_16_16_unsigned_char_int_1080_1920_3_3_s> is equivalent to the following 8 FFs/Latches, which will be removed : <k_buf_0_val_1_addr_2_reg_3287_7> <k_buf_0_val_2_addr_1_reg_3273_7> <k_buf_1_val_0_addr_2_reg_3332_7> <k_buf_1_val_1_addr_2_reg_3326_7> <k_buf_1_val_2_addr_1_reg_3312_7> <k_buf_2_val_0_addr_2_reg_3367_7> <k_buf_2_val_1_addr_2_reg_3361_7> <k_buf_2_val_2_addr_1_reg_3347_7> 
INFO:Xst:2261 - The FF/Latch <k_buf_0_val_0_addr_2_reg_3293_8> in Unit <filter_opr_erode_kernel_16_16_unsigned_char_int_1080_1920_3_3_s> is equivalent to the following 8 FFs/Latches, which will be removed : <k_buf_0_val_1_addr_2_reg_3287_8> <k_buf_0_val_2_addr_1_reg_3273_8> <k_buf_1_val_0_addr_2_reg_3332_8> <k_buf_1_val_1_addr_2_reg_3326_8> <k_buf_1_val_2_addr_1_reg_3312_8> <k_buf_2_val_0_addr_2_reg_3367_8> <k_buf_2_val_1_addr_2_reg_3361_8> <k_buf_2_val_2_addr_1_reg_3347_8> 
INFO:Xst:2261 - The FF/Latch <ref_reg_2987_0> in Unit <filter_opr_erode_kernel_16_16_unsigned_char_int_1080_1920_3_3_s> is equivalent to the following FF/Latch, which will be removed : <tmp_8_reg_3024_0> 
INFO:Xst:2261 - The FF/Latch <slt3_reg_3342_0> in Unit <filter_opr_erode_kernel_16_16_unsigned_char_int_1080_1920_3_3_s> is equivalent to the following 2 FFs/Latches, which will be removed : <slt1_reg_3268_0> <slt2_reg_3307_0> 
INFO:Xst:2261 - The FF/Latch <k_buf_0_val_0_addr_2_reg_3293_9> in Unit <filter_opr_erode_kernel_16_16_unsigned_char_int_1080_1920_3_3_s> is equivalent to the following 8 FFs/Latches, which will be removed : <k_buf_0_val_1_addr_2_reg_3287_9> <k_buf_0_val_2_addr_1_reg_3273_9> <k_buf_1_val_0_addr_2_reg_3332_9> <k_buf_1_val_1_addr_2_reg_3326_9> <k_buf_1_val_2_addr_1_reg_3312_9> <k_buf_2_val_0_addr_2_reg_3367_9> <k_buf_2_val_1_addr_2_reg_3361_9> <k_buf_2_val_2_addr_1_reg_3347_9> 
INFO:Xst:2261 - The FF/Latch <ref_reg_2987_1> in Unit <filter_opr_erode_kernel_16_16_unsigned_char_int_1080_1920_3_3_s> is equivalent to the following FF/Latch, which will be removed : <tmp_8_reg_3024_1> 
INFO:Xst:2261 - The FF/Latch <cols_cast1_reg_2976_0> in Unit <filter_opr_erode_kernel_16_16_unsigned_char_int_1080_1920_3_3_s> is equivalent to the following FF/Latch, which will be removed : <cols_cast2_reg_2996_0> 
INFO:Xst:2261 - The FF/Latch <cols_cast1_reg_2976_1> in Unit <filter_opr_erode_kernel_16_16_unsigned_char_int_1080_1920_3_3_s> is equivalent to the following FF/Latch, which will be removed : <cols_cast2_reg_2996_1> 
INFO:Xst:2261 - The FF/Latch <cols_cast1_reg_2976_2> in Unit <filter_opr_erode_kernel_16_16_unsigned_char_int_1080_1920_3_3_s> is equivalent to the following FF/Latch, which will be removed : <cols_cast2_reg_2996_2> 
INFO:Xst:2261 - The FF/Latch <cols_cast1_reg_2976_3> in Unit <filter_opr_erode_kernel_16_16_unsigned_char_int_1080_1920_3_3_s> is equivalent to the following FF/Latch, which will be removed : <cols_cast2_reg_2996_3> 
INFO:Xst:2261 - The FF/Latch <cols_cast1_reg_2976_4> in Unit <filter_opr_erode_kernel_16_16_unsigned_char_int_1080_1920_3_3_s> is equivalent to the following FF/Latch, which will be removed : <cols_cast2_reg_2996_4> 
INFO:Xst:2261 - The FF/Latch <cols_cast1_reg_2976_5> in Unit <filter_opr_erode_kernel_16_16_unsigned_char_int_1080_1920_3_3_s> is equivalent to the following FF/Latch, which will be removed : <cols_cast2_reg_2996_5> 
INFO:Xst:2261 - The FF/Latch <cols_cast1_reg_2976_6> in Unit <filter_opr_erode_kernel_16_16_unsigned_char_int_1080_1920_3_3_s> is equivalent to the following FF/Latch, which will be removed : <cols_cast2_reg_2996_6> 
INFO:Xst:2261 - The FF/Latch <cols_cast1_reg_2976_7> in Unit <filter_opr_erode_kernel_16_16_unsigned_char_int_1080_1920_3_3_s> is equivalent to the following FF/Latch, which will be removed : <cols_cast2_reg_2996_7> 
INFO:Xst:2261 - The FF/Latch <cols_cast1_reg_2976_8> in Unit <filter_opr_erode_kernel_16_16_unsigned_char_int_1080_1920_3_3_s> is equivalent to the following FF/Latch, which will be removed : <cols_cast2_reg_2996_8> 
INFO:Xst:2261 - The FF/Latch <cols_cast1_reg_2976_9> in Unit <filter_opr_erode_kernel_16_16_unsigned_char_int_1080_1920_3_3_s> is equivalent to the following FF/Latch, which will be removed : <cols_cast2_reg_2996_9> 
INFO:Xst:2261 - The FF/Latch <tmp_24_reg_3279_0> in Unit <filter_opr_erode_kernel_16_16_unsigned_char_int_1080_1920_3_3_s> is equivalent to the following 2 FFs/Latches, which will be removed : <tmp_95_1_reg_3318_0> <tmp_95_2_reg_3353_0> 
INFO:Xst:2261 - The FF/Latch <ap_reg_ppstg_tmp_22_reg_3264_pp0_it1_0> in Unit <filter_opr_erode_kernel_16_16_unsigned_char_int_1080_1920_3_3_s> is equivalent to the following 2 FFs/Latches, which will be removed : <ap_reg_ppstg_tmp_93_1_reg_3303_pp0_it1_0> <ap_reg_ppstg_tmp_93_2_reg_3338_pp0_it1_0> 
INFO:Xst:2261 - The FF/Latch <ap_reg_ppstg_tmp_22_reg_3264_pp0_it2_0> in Unit <filter_opr_erode_kernel_16_16_unsigned_char_int_1080_1920_3_3_s> is equivalent to the following 2 FFs/Latches, which will be removed : <ap_reg_ppstg_tmp_93_1_reg_3303_pp0_it2_0> <ap_reg_ppstg_tmp_93_2_reg_3338_pp0_it2_0> 
WARNING:Xst:1293 - FF/Latch <ap_done_reg> has a constant value of 0 in block <Mat2AXIvideo_32_1080_1920_16_s>. This FF/Latch will be trimmed during the optimization process.
INFO:Xst:2261 - The FF/Latch <or_cond3_1_reg_3446_0> in Unit <filter_opr_erode_kernel_16_16_unsigned_char_int_1080_1920_3_3_s> is equivalent to the following 2 FFs/Latches, which will be removed : <or_cond3_2_reg_3519_0> <or_cond3_reg_3373_0> 
INFO:Xst:2261 - The FF/Latch <or_cond4_1_reg_3450_0> in Unit <filter_opr_erode_kernel_16_16_unsigned_char_int_1080_1920_3_3_s> is equivalent to the following 2 FFs/Latches, which will be removed : <or_cond4_2_reg_3523_0> <or_cond4_reg_3377_0> 
INFO:Xst:2261 - The FF/Latch <tmp_121_0_t_reg_3391_0> in Unit <filter_opr_erode_kernel_16_16_unsigned_char_int_1080_1920_3_3_s> is equivalent to the following 2 FFs/Latches, which will be removed : <tmp_121_1_t_reg_3464_0> <tmp_121_2_t_reg_3537_0> 
INFO:Xst:2261 - The FF/Latch <tmp_116_0_t_reg_3395_0> in Unit <filter_opr_erode_kernel_16_16_unsigned_char_int_1080_1920_3_3_s> is equivalent to the following 2 FFs/Latches, which will be removed : <tmp_116_1_t_reg_3468_0> <tmp_116_2_t_reg_3541_0> 
INFO:Xst:2261 - The FF/Latch <tmp_121_0_t_reg_3391_1> in Unit <filter_opr_erode_kernel_16_16_unsigned_char_int_1080_1920_3_3_s> is equivalent to the following 2 FFs/Latches, which will be removed : <tmp_121_1_t_reg_3464_1> <tmp_121_2_t_reg_3537_1> 
INFO:Xst:2261 - The FF/Latch <tmp_116_0_t_reg_3395_1> in Unit <filter_opr_erode_kernel_16_16_unsigned_char_int_1080_1920_3_3_s> is equivalent to the following 2 FFs/Latches, which will be removed : <tmp_116_1_t_reg_3468_1> <tmp_116_2_t_reg_3541_1> 
INFO:Xst:2261 - The FF/Latch <ap_reg_ppstg_or_cond3_1_reg_3446_pp0_it2_0> in Unit <filter_opr_erode_kernel_16_16_unsigned_char_int_1080_1920_3_3_s> is equivalent to the following 2 FFs/Latches, which will be removed : <ap_reg_ppstg_or_cond3_2_reg_3519_pp0_it2_0> <ap_reg_ppstg_or_cond3_reg_3373_pp0_it2_0> 
INFO:Xst:2261 - The FF/Latch <ap_reg_ppstg_tmp_121_0_t_reg_3391_pp0_it2_0> in Unit <filter_opr_erode_kernel_16_16_unsigned_char_int_1080_1920_3_3_s> is equivalent to the following 2 FFs/Latches, which will be removed : <ap_reg_ppstg_tmp_121_1_t_reg_3464_pp0_it2_0> <ap_reg_ppstg_tmp_121_2_t_reg_3537_pp0_it2_0> 
INFO:Xst:2261 - The FF/Latch <ap_reg_ppstg_tmp_121_0_t_reg_3391_pp0_it2_1> in Unit <filter_opr_erode_kernel_16_16_unsigned_char_int_1080_1920_3_3_s> is equivalent to the following 2 FFs/Latches, which will be removed : <ap_reg_ppstg_tmp_121_1_t_reg_3464_pp0_it2_1> <ap_reg_ppstg_tmp_121_2_t_reg_3537_pp0_it2_1> 
INFO:Xst:2261 - The FF/Latch <ap_reg_ppstg_or_cond4_1_reg_3450_pp0_it2_0> in Unit <filter_opr_erode_kernel_16_16_unsigned_char_int_1080_1920_3_3_s> is equivalent to the following 2 FFs/Latches, which will be removed : <ap_reg_ppstg_or_cond4_2_reg_3523_pp0_it2_0> <ap_reg_ppstg_or_cond4_reg_3377_pp0_it2_0> 
INFO:Xst:2261 - The FF/Latch <ap_reg_ppstg_tmp_116_2_t_reg_3541_pp0_it2_0> in Unit <filter_opr_erode_kernel_16_16_unsigned_char_int_1080_1920_3_3_s> is equivalent to the following 2 FFs/Latches, which will be removed : <ap_reg_ppstg_tmp_116_0_t_reg_3395_pp0_it2_0> <ap_reg_ppstg_tmp_116_1_t_reg_3468_pp0_it2_0> 
INFO:Xst:2261 - The FF/Latch <ap_reg_ppstg_tmp_116_2_t_reg_3541_pp0_it2_1> in Unit <filter_opr_erode_kernel_16_16_unsigned_char_int_1080_1920_3_3_s> is equivalent to the following 2 FFs/Latches, which will be removed : <ap_reg_ppstg_tmp_116_0_t_reg_3395_pp0_it2_1> <ap_reg_ppstg_tmp_116_1_t_reg_3468_pp0_it2_1> 
Analyzing FSM <MFsm> for best encoding.
Optimizing FSM <image_filter_top_0/CONTROL_BUS_if_U/FSM_4> on signal <rstate[1:1]> with sequential encoding.
-------------------
 State | Encoding
-------------------
 00    | 0
 01    | 1
-------------------
Analyzing FSM <MFsm> for best encoding.
Optimizing FSM <image_filter_top_0/CONTROL_BUS_if_U/FSM_5> on signal <wstate[1:2]> with user encoding.
-------------------
 State | Encoding
-------------------
 00    | 00
 01    | 01
 10    | 10
-------------------
Analyzing FSM <MFsm> for best encoding.
Optimizing FSM <image_filter_top_0/INPUT_STREAM_if_U/rs/FSM_6> on signal <state[1:2]> with user encoding.
-------------------
 State | Encoding
-------------------
 10    | 10
 01    | 01
 11    | 11
-------------------
Analyzing FSM <MFsm> for best encoding.
Optimizing FSM <image_filter_top_0/OUTPUT_STREAM_if_U/rs/FSM_7> on signal <state[1:2]> with user encoding.
-------------------
 State | Encoding
-------------------
 10    | 10
 01    | 01
 11    | 11
-------------------
Analyzing FSM <MFsm> for best encoding.
Optimizing FSM <image_filter_top_0/image_filter_U/AXIvideo2Mat_32_1080_1920_16_U0/FSM_0> on signal <ap_CS_fsm[1:7]> with one-hot encoding.
-------------------
 State | Encoding
-------------------
 000   | 0000001
 001   | 0000010
 010   | 0000100
 011   | 0001000
 100   | 0010000
 101   | 0100000
 110   | 1000000
-------------------
Analyzing FSM <MFsm> for best encoding.
Optimizing FSM <image_filter_top_0/image_filter_U/Mat2AXIvideo_32_1080_1920_16_U0/FSM_3> on signal <ap_CS_fsm[1:2]> with user encoding.
-------------------
 State | Encoding
-------------------
 00    | 00
 01    | 01
 10    | 10
 11    | 11
-------------------
Analyzing FSM <MFsm> for best encoding.
Optimizing FSM <image_filter_top_0/image_filter_U/Erode_16_16_1080_1920_U0/FSM_1> on signal <ap_CS_fsm[1:7]> with one-hot encoding.
-------------------
 State | Encoding
-------------------
 000   | 0000001
 001   | 0000010
 110   | 0000100
 010   | 0001000
 011   | 0010000
 100   | 0100000
 101   | 1000000
-------------------
Analyzing FSM <MFsm> for best encoding.
Optimizing FSM <image_filter_top_0/image_filter_U/Erode_16_16_1080_1920_U0/grp_filter_opr_erode_kernel_16_16_unsigned_char_int_1080_1920_3_3_s_fu_420/FSM_2> on signal <ap_CS_fsm[1:3]> with gray encoding.
-------------------
 State | Encoding
-------------------
 000   | 000
 001   | 001
 010   | 011
 011   | 010
 100   | 110
 101   | 111
 110   | 101
 111   | 100
-------------------
WARNING:Xst:2677 - Node <axi_data_V_reg_161_24> of sequential type is unconnected in block <AXIvideo2Mat_32_1080_1920_16_s>.
WARNING:Xst:2677 - Node <axi_data_V_reg_161_25> of sequential type is unconnected in block <AXIvideo2Mat_32_1080_1920_16_s>.
WARNING:Xst:2677 - Node <axi_data_V_reg_161_26> of sequential type is unconnected in block <AXIvideo2Mat_32_1080_1920_16_s>.
WARNING:Xst:2677 - Node <axi_data_V_reg_161_27> of sequential type is unconnected in block <AXIvideo2Mat_32_1080_1920_16_s>.
WARNING:Xst:2677 - Node <axi_data_V_reg_161_28> of sequential type is unconnected in block <AXIvideo2Mat_32_1080_1920_16_s>.
WARNING:Xst:2677 - Node <axi_data_V_reg_161_29> of sequential type is unconnected in block <AXIvideo2Mat_32_1080_1920_16_s>.
WARNING:Xst:2677 - Node <axi_data_V_reg_161_30> of sequential type is unconnected in block <AXIvideo2Mat_32_1080_1920_16_s>.
WARNING:Xst:2677 - Node <axi_data_V_reg_161_31> of sequential type is unconnected in block <AXIvideo2Mat_32_1080_1920_16_s>.
WARNING:Xst:2677 - Node <axi_data_V_4_reg_319_24> of sequential type is unconnected in block <AXIvideo2Mat_32_1080_1920_16_s>.
WARNING:Xst:2677 - Node <axi_data_V_4_reg_319_25> of sequential type is unconnected in block <AXIvideo2Mat_32_1080_1920_16_s>.
WARNING:Xst:2677 - Node <axi_data_V_4_reg_319_26> of sequential type is unconnected in block <AXIvideo2Mat_32_1080_1920_16_s>.
WARNING:Xst:2677 - Node <axi_data_V_4_reg_319_27> of sequential type is unconnected in block <AXIvideo2Mat_32_1080_1920_16_s>.
WARNING:Xst:2677 - Node <axi_data_V_4_reg_319_28> of sequential type is unconnected in block <AXIvideo2Mat_32_1080_1920_16_s>.
WARNING:Xst:2677 - Node <axi_data_V_4_reg_319_29> of sequential type is unconnected in block <AXIvideo2Mat_32_1080_1920_16_s>.
WARNING:Xst:2677 - Node <axi_data_V_4_reg_319_30> of sequential type is unconnected in block <AXIvideo2Mat_32_1080_1920_16_s>.
WARNING:Xst:2677 - Node <axi_data_V_4_reg_319_31> of sequential type is unconnected in block <AXIvideo2Mat_32_1080_1920_16_s>.
WARNING:Xst:2677 - Node <axi_data_V_1_reg_196_24> of sequential type is unconnected in block <AXIvideo2Mat_32_1080_1920_16_s>.
WARNING:Xst:2677 - Node <axi_data_V_1_reg_196_25> of sequential type is unconnected in block <AXIvideo2Mat_32_1080_1920_16_s>.
WARNING:Xst:2677 - Node <axi_data_V_1_reg_196_26> of sequential type is unconnected in block <AXIvideo2Mat_32_1080_1920_16_s>.
WARNING:Xst:2677 - Node <axi_data_V_1_reg_196_27> of sequential type is unconnected in block <AXIvideo2Mat_32_1080_1920_16_s>.
WARNING:Xst:2677 - Node <axi_data_V_1_reg_196_28> of sequential type is unconnected in block <AXIvideo2Mat_32_1080_1920_16_s>.
WARNING:Xst:2677 - Node <axi_data_V_1_reg_196_29> of sequential type is unconnected in block <AXIvideo2Mat_32_1080_1920_16_s>.
WARNING:Xst:2677 - Node <axi_data_V_1_reg_196_30> of sequential type is unconnected in block <AXIvideo2Mat_32_1080_1920_16_s>.
WARNING:Xst:2677 - Node <axi_data_V_1_reg_196_31> of sequential type is unconnected in block <AXIvideo2Mat_32_1080_1920_16_s>.
WARNING:Xst:2677 - Node <axi_data_V_2_reg_240_24> of sequential type is unconnected in block <AXIvideo2Mat_32_1080_1920_16_s>.
WARNING:Xst:2677 - Node <axi_data_V_2_reg_240_25> of sequential type is unconnected in block <AXIvideo2Mat_32_1080_1920_16_s>.
WARNING:Xst:2677 - Node <axi_data_V_2_reg_240_26> of sequential type is unconnected in block <AXIvideo2Mat_32_1080_1920_16_s>.
WARNING:Xst:2677 - Node <axi_data_V_2_reg_240_27> of sequential type is unconnected in block <AXIvideo2Mat_32_1080_1920_16_s>.
WARNING:Xst:2677 - Node <axi_data_V_2_reg_240_28> of sequential type is unconnected in block <AXIvideo2Mat_32_1080_1920_16_s>.
WARNING:Xst:2677 - Node <axi_data_V_2_reg_240_29> of sequential type is unconnected in block <AXIvideo2Mat_32_1080_1920_16_s>.
WARNING:Xst:2677 - Node <axi_data_V_2_reg_240_30> of sequential type is unconnected in block <AXIvideo2Mat_32_1080_1920_16_s>.
WARNING:Xst:2677 - Node <axi_data_V_2_reg_240_31> of sequential type is unconnected in block <AXIvideo2Mat_32_1080_1920_16_s>.
INFO:Xst:2261 - The FF/Latch <cols_cast1_reg_2976_0> in Unit <filter_opr_erode_kernel_16_16_unsigned_char_int_1080_1920_3_3_s> is equivalent to the following FF/Latch, which will be removed : <widthloop_reg_2981_0> 
INFO:Xst:2261 - The FF/Latch <tmp_9_reg_3092_1> in Unit <filter_opr_erode_kernel_16_16_unsigned_char_int_1080_1920_3_3_s> is equivalent to the following FF/Latch, which will be removed : <widthloop_reg_2981_1> 

Optimizing unit <FIFO_image_filter_img_0_rows_V_shiftReg> ...

Optimizing unit <FIFO_image_filter_img_0_rows_V_channel_shiftReg> ...

Optimizing unit <FIFO_image_filter_img_0_cols_V_shiftReg> ...

Optimizing unit <FIFO_image_filter_img_0_cols_V_channel_shiftReg> ...

Optimizing unit <FIFO_image_filter_img_1_rows_V_shiftReg> ...

Optimizing unit <FIFO_image_filter_img_1_cols_V_shiftReg> ...

Optimizing unit <FIFO_image_filter_img_0_data_stream_0_V_shiftReg> ...

Optimizing unit <FIFO_image_filter_img_0_data_stream_1_V_shiftReg> ...

Optimizing unit <FIFO_image_filter_img_0_data_stream_2_V_shiftReg> ...

Optimizing unit <FIFO_image_filter_img_1_data_stream_0_V_shiftReg> ...

Optimizing unit <FIFO_image_filter_img_1_data_stream_1_V_shiftReg> ...

Optimizing unit <FIFO_image_filter_img_1_data_stream_2_V_shiftReg> ...

Optimizing unit <system_image_filter_top_0_wrapper> ...

Optimizing unit <image_filter_CONTROL_BUS_if> ...

Optimizing unit <image_filter_INPUT_STREAM_if> ...

Optimizing unit <image_filter_INPUT_STREAM_reg_slice> ...

Optimizing unit <image_filter_INPUT_STREAM_fifo_1> ...

Optimizing unit <image_filter_INPUT_STREAM_fifo_2> ...

Optimizing unit <image_filter_INPUT_STREAM_fifo_3> ...

Optimizing unit <image_filter_OUTPUT_STREAM_if> ...

Optimizing unit <image_filter_OUTPUT_STREAM_fifo_1> ...

Optimizing unit <image_filter_OUTPUT_STREAM_fifo_2> ...

Optimizing unit <image_filter_OUTPUT_STREAM_fifo_3> ...

Optimizing unit <image_filter_OUTPUT_STREAM_reg_slice> ...

Optimizing unit <image_filter> ...
WARNING:Xst:1293 - FF/Latch <ap_reg_procdone_Mat2AXIvideo_32_1080_1920_16_U0> has a constant value of 0 in block <image_filter>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <ap_reg_procdone_Mat2AXIvideo_32_1080_1920_16_U0> has a constant value of 0 in block <image_filter>. This FF/Latch will be trimmed during the optimization process.

Optimizing unit <AXIvideo2Mat_32_1080_1920_16_s> ...

Optimizing unit <init> ...

Optimizing unit <init_1> ...

Optimizing unit <Mat2AXIvideo_32_1080_1920_16_s> ...

Optimizing unit <Erode_16_16_1080_1920_s> ...

Optimizing unit <filter_opr_erode_kernel_16_16_unsigned_char_int_1080_1920_3_3_s> ...
WARNING:Xst:2677 - Node <ap_reg_ppstg_tmp_116_2_t_reg_3541_pp0_it2_0> of sequential type is unconnected in block <filter_opr_erode_kernel_16_16_unsigned_char_int_1080_1920_3_3_s>.
WARNING:Xst:2677 - Node <ap_reg_ppstg_tmp_116_2_t_reg_3541_pp0_it2_1> of sequential type is unconnected in block <filter_opr_erode_kernel_16_16_unsigned_char_int_1080_1920_3_3_s>.

Optimizing unit <FIFO_image_filter_img_0_rows_V> ...

Optimizing unit <FIFO_image_filter_img_0_rows_V_channel> ...

Optimizing unit <FIFO_image_filter_img_0_cols_V> ...

Optimizing unit <FIFO_image_filter_img_0_cols_V_channel> ...

Optimizing unit <FIFO_image_filter_img_1_rows_V> ...

Optimizing unit <FIFO_image_filter_img_1_cols_V> ...

Optimizing unit <FIFO_image_filter_img_0_data_stream_0_V> ...

Optimizing unit <FIFO_image_filter_img_0_data_stream_1_V> ...

Optimizing unit <FIFO_image_filter_img_0_data_stream_2_V> ...

Optimizing unit <FIFO_image_filter_img_1_data_stream_0_V> ...

Optimizing unit <FIFO_image_filter_img_1_data_stream_1_V> ...

Optimizing unit <FIFO_image_filter_img_1_data_stream_2_V> ...
WARNING:Xst:2677 - Node <image_filter_top_0/INPUT_STREAM_if_U/rs/data_p1_43> of sequential type is unconnected in block <system_image_filter_top_0_wrapper>.
WARNING:Xst:2677 - Node <image_filter_top_0/INPUT_STREAM_if_U/rs/data_p1_42> of sequential type is unconnected in block <system_image_filter_top_0_wrapper>.
WARNING:Xst:2677 - Node <image_filter_top_0/INPUT_STREAM_if_U/rs/data_p1_39> of sequential type is unconnected in block <system_image_filter_top_0_wrapper>.
WARNING:Xst:2677 - Node <image_filter_top_0/INPUT_STREAM_if_U/rs/data_p1_38> of sequential type is unconnected in block <system_image_filter_top_0_wrapper>.
WARNING:Xst:2677 - Node <image_filter_top_0/INPUT_STREAM_if_U/rs/data_p1_37> of sequential type is unconnected in block <system_image_filter_top_0_wrapper>.
WARNING:Xst:2677 - Node <image_filter_top_0/INPUT_STREAM_if_U/rs/data_p1_36> of sequential type is unconnected in block <system_image_filter_top_0_wrapper>.
WARNING:Xst:2677 - Node <image_filter_top_0/INPUT_STREAM_if_U/rs/data_p1_35> of sequential type is unconnected in block <system_image_filter_top_0_wrapper>.
WARNING:Xst:2677 - Node <image_filter_top_0/INPUT_STREAM_if_U/rs/data_p1_34> of sequential type is unconnected in block <system_image_filter_top_0_wrapper>.
WARNING:Xst:2677 - Node <image_filter_top_0/INPUT_STREAM_if_U/rs/data_p1_33> of sequential type is unconnected in block <system_image_filter_top_0_wrapper>.
WARNING:Xst:2677 - Node <image_filter_top_0/INPUT_STREAM_if_U/rs/data_p1_32> of sequential type is unconnected in block <system_image_filter_top_0_wrapper>.
WARNING:Xst:2677 - Node <image_filter_top_0/INPUT_STREAM_if_U/rs/data_p1_31> of sequential type is unconnected in block <system_image_filter_top_0_wrapper>.
WARNING:Xst:2677 - Node <image_filter_top_0/INPUT_STREAM_if_U/rs/data_p1_30> of sequential type is unconnected in block <system_image_filter_top_0_wrapper>.
WARNING:Xst:2677 - Node <image_filter_top_0/INPUT_STREAM_if_U/rs/data_p1_29> of sequential type is unconnected in block <system_image_filter_top_0_wrapper>.
WARNING:Xst:2677 - Node <image_filter_top_0/INPUT_STREAM_if_U/rs/data_p1_28> of sequential type is unconnected in block <system_image_filter_top_0_wrapper>.
WARNING:Xst:2677 - Node <image_filter_top_0/INPUT_STREAM_if_U/rs/data_p1_27> of sequential type is unconnected in block <system_image_filter_top_0_wrapper>.
WARNING:Xst:2677 - Node <image_filter_top_0/INPUT_STREAM_if_U/rs/data_p1_26> of sequential type is unconnected in block <system_image_filter_top_0_wrapper>.
WARNING:Xst:2677 - Node <image_filter_top_0/INPUT_STREAM_if_U/rs/data_p1_25> of sequential type is unconnected in block <system_image_filter_top_0_wrapper>.
WARNING:Xst:2677 - Node <image_filter_top_0/INPUT_STREAM_if_U/rs/data_p1_24> of sequential type is unconnected in block <system_image_filter_top_0_wrapper>.
WARNING:Xst:2677 - Node <image_filter_top_0/INPUT_STREAM_if_U/rs/data_p2_43> of sequential type is unconnected in block <system_image_filter_top_0_wrapper>.
WARNING:Xst:2677 - Node <image_filter_top_0/INPUT_STREAM_if_U/rs/data_p2_42> of sequential type is unconnected in block <system_image_filter_top_0_wrapper>.
WARNING:Xst:2677 - Node <image_filter_top_0/INPUT_STREAM_if_U/rs/data_p2_39> of sequential type is unconnected in block <system_image_filter_top_0_wrapper>.
WARNING:Xst:2677 - Node <image_filter_top_0/INPUT_STREAM_if_U/rs/data_p2_38> of sequential type is unconnected in block <system_image_filter_top_0_wrapper>.
WARNING:Xst:2677 - Node <image_filter_top_0/INPUT_STREAM_if_U/rs/data_p2_37> of sequential type is unconnected in block <system_image_filter_top_0_wrapper>.
WARNING:Xst:2677 - Node <image_filter_top_0/INPUT_STREAM_if_U/rs/data_p2_36> of sequential type is unconnected in block <system_image_filter_top_0_wrapper>.
WARNING:Xst:2677 - Node <image_filter_top_0/INPUT_STREAM_if_U/rs/data_p2_35> of sequential type is unconnected in block <system_image_filter_top_0_wrapper>.
WARNING:Xst:2677 - Node <image_filter_top_0/INPUT_STREAM_if_U/rs/data_p2_34> of sequential type is unconnected in block <system_image_filter_top_0_wrapper>.
WARNING:Xst:2677 - Node <image_filter_top_0/INPUT_STREAM_if_U/rs/data_p2_33> of sequential type is unconnected in block <system_image_filter_top_0_wrapper>.
WARNING:Xst:2677 - Node <image_filter_top_0/INPUT_STREAM_if_U/rs/data_p2_32> of sequential type is unconnected in block <system_image_filter_top_0_wrapper>.
WARNING:Xst:2677 - Node <image_filter_top_0/INPUT_STREAM_if_U/rs/data_p2_31> of sequential type is unconnected in block <system_image_filter_top_0_wrapper>.
WARNING:Xst:2677 - Node <image_filter_top_0/INPUT_STREAM_if_U/rs/data_p2_30> of sequential type is unconnected in block <system_image_filter_top_0_wrapper>.
WARNING:Xst:2677 - Node <image_filter_top_0/INPUT_STREAM_if_U/rs/data_p2_29> of sequential type is unconnected in block <system_image_filter_top_0_wrapper>.
WARNING:Xst:2677 - Node <image_filter_top_0/INPUT_STREAM_if_U/rs/data_p2_28> of sequential type is unconnected in block <system_image_filter_top_0_wrapper>.
WARNING:Xst:2677 - Node <image_filter_top_0/INPUT_STREAM_if_U/rs/data_p2_27> of sequential type is unconnected in block <system_image_filter_top_0_wrapper>.
WARNING:Xst:2677 - Node <image_filter_top_0/INPUT_STREAM_if_U/rs/data_p2_26> of sequential type is unconnected in block <system_image_filter_top_0_wrapper>.
WARNING:Xst:2677 - Node <image_filter_top_0/INPUT_STREAM_if_U/rs/data_p2_25> of sequential type is unconnected in block <system_image_filter_top_0_wrapper>.
WARNING:Xst:2677 - Node <image_filter_top_0/INPUT_STREAM_if_U/rs/data_p2_24> of sequential type is unconnected in block <system_image_filter_top_0_wrapper>.
WARNING:Xst:2677 - Node <image_filter_top_0/INPUT_STREAM_if_U/input_V_data_V_fifo/Mshreg_dout_31_0> of sequential type is unconnected in block <system_image_filter_top_0_wrapper>.
WARNING:Xst:2677 - Node <image_filter_top_0/INPUT_STREAM_if_U/input_V_data_V_fifo/Mshreg_dout_30_0> of sequential type is unconnected in block <system_image_filter_top_0_wrapper>.
WARNING:Xst:2677 - Node <image_filter_top_0/INPUT_STREAM_if_U/input_V_data_V_fifo/Mshreg_dout_29_0> of sequential type is unconnected in block <system_image_filter_top_0_wrapper>.
WARNING:Xst:2677 - Node <image_filter_top_0/INPUT_STREAM_if_U/input_V_data_V_fifo/Mshreg_dout_28_0> of sequential type is unconnected in block <system_image_filter_top_0_wrapper>.
WARNING:Xst:2677 - Node <image_filter_top_0/INPUT_STREAM_if_U/input_V_data_V_fifo/Mshreg_dout_27_0> of sequential type is unconnected in block <system_image_filter_top_0_wrapper>.
WARNING:Xst:2677 - Node <image_filter_top_0/INPUT_STREAM_if_U/input_V_data_V_fifo/Mshreg_dout_26_0> of sequential type is unconnected in block <system_image_filter_top_0_wrapper>.
WARNING:Xst:2677 - Node <image_filter_top_0/INPUT_STREAM_if_U/input_V_data_V_fifo/Mshreg_dout_25_0> of sequential type is unconnected in block <system_image_filter_top_0_wrapper>.
WARNING:Xst:2677 - Node <image_filter_top_0/INPUT_STREAM_if_U/input_V_data_V_fifo/Mshreg_dout_24_0> of sequential type is unconnected in block <system_image_filter_top_0_wrapper>.
WARNING:Xst:2677 - Node <image_filter_top_0/INPUT_STREAM_if_U/input_V_strb_V_fifo/Mshreg_dout_3_0> of sequential type is unconnected in block <system_image_filter_top_0_wrapper>.
WARNING:Xst:2677 - Node <image_filter_top_0/INPUT_STREAM_if_U/input_V_strb_V_fifo/Mshreg_dout_1_0> of sequential type is unconnected in block <system_image_filter_top_0_wrapper>.
WARNING:Xst:2677 - Node <image_filter_top_0/INPUT_STREAM_if_U/input_V_strb_V_fifo/Mshreg_dout_0_0> of sequential type is unconnected in block <system_image_filter_top_0_wrapper>.
WARNING:Xst:2677 - Node <image_filter_top_0/INPUT_STREAM_if_U/input_V_strb_V_fifo/Mshreg_dout_2_0> of sequential type is unconnected in block <system_image_filter_top_0_wrapper>.
WARNING:Xst:2677 - Node <image_filter_top_0/INPUT_STREAM_if_U/input_V_keep_V_fifo/Mshreg_dout_3_0> of sequential type is unconnected in block <system_image_filter_top_0_wrapper>.
WARNING:Xst:2677 - Node <image_filter_top_0/INPUT_STREAM_if_U/input_V_keep_V_fifo/Mshreg_dout_1_0> of sequential type is unconnected in block <system_image_filter_top_0_wrapper>.
WARNING:Xst:2677 - Node <image_filter_top_0/INPUT_STREAM_if_U/input_V_keep_V_fifo/Mshreg_dout_0_0> of sequential type is unconnected in block <system_image_filter_top_0_wrapper>.
WARNING:Xst:2677 - Node <image_filter_top_0/INPUT_STREAM_if_U/input_V_keep_V_fifo/Mshreg_dout_2_0> of sequential type is unconnected in block <system_image_filter_top_0_wrapper>.
WARNING:Xst:2677 - Node <image_filter_top_0/INPUT_STREAM_if_U/input_V_dest_V_fifo/Mshreg_dout_0> of sequential type is unconnected in block <system_image_filter_top_0_wrapper>.
WARNING:Xst:2677 - Node <image_filter_top_0/INPUT_STREAM_if_U/input_V_id_V_fifo/Mshreg_dout_0> of sequential type is unconnected in block <system_image_filter_top_0_wrapper>.
WARNING:Xst:1710 - FF/Latch <image_filter_top_0/image_filter_U/Erode_16_16_1080_1920_U0/newSel13_i_reg_1139_3> (without init value) has a constant value of 0 in block <system_image_filter_top_0_wrapper>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <image_filter_top_0/image_filter_U/Erode_16_16_1080_1920_U0/newSel13_i_reg_1139_4> (without init value) has a constant value of 0 in block <system_image_filter_top_0_wrapper>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <image_filter_top_0/image_filter_U/Erode_16_16_1080_1920_U0/newSel13_i_reg_1139_5> (without init value) has a constant value of 0 in block <system_image_filter_top_0_wrapper>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <image_filter_top_0/image_filter_U/Erode_16_16_1080_1920_U0/newSel13_i_reg_1139_6> (without init value) has a constant value of 0 in block <system_image_filter_top_0_wrapper>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <image_filter_top_0/image_filter_U/Erode_16_16_1080_1920_U0/newSel13_i_reg_1139_7> (without init value) has a constant value of 0 in block <system_image_filter_top_0_wrapper>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <image_filter_top_0/image_filter_U/Erode_16_16_1080_1920_U0/result_val13_5_i_reg_1129_1> (without init value) has a constant value of 0 in block <system_image_filter_top_0_wrapper>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <image_filter_top_0/image_filter_U/Erode_16_16_1080_1920_U0/result_val13_5_i_reg_1129_2> (without init value) has a constant value of 0 in block <system_image_filter_top_0_wrapper>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <image_filter_top_0/image_filter_U/Erode_16_16_1080_1920_U0/result_val13_5_i_reg_1129_3> (without init value) has a constant value of 0 in block <system_image_filter_top_0_wrapper>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <image_filter_top_0/image_filter_U/Erode_16_16_1080_1920_U0/result_val13_5_i_reg_1129_4> (without init value) has a constant value of 0 in block <system_image_filter_top_0_wrapper>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <image_filter_top_0/image_filter_U/Erode_16_16_1080_1920_U0/result_val13_5_i_reg_1129_5> (without init value) has a constant value of 0 in block <system_image_filter_top_0_wrapper>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <image_filter_top_0/image_filter_U/Erode_16_16_1080_1920_U0/result_val13_5_i_reg_1129_6> (without init value) has a constant value of 0 in block <system_image_filter_top_0_wrapper>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <image_filter_top_0/image_filter_U/Erode_16_16_1080_1920_U0/result_val13_5_i_reg_1129_7> (without init value) has a constant value of 0 in block <system_image_filter_top_0_wrapper>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <image_filter_top_0/image_filter_U/Erode_16_16_1080_1920_U0/result_val28_2_i_reg_396_1> (without init value) has a constant value of 0 in block <system_image_filter_top_0_wrapper>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <image_filter_top_0/image_filter_U/Erode_16_16_1080_1920_U0/result_val28_2_i_reg_396_2> (without init value) has a constant value of 0 in block <system_image_filter_top_0_wrapper>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <image_filter_top_0/image_filter_U/Erode_16_16_1080_1920_U0/result_val28_2_i_reg_396_3> (without init value) has a constant value of 0 in block <system_image_filter_top_0_wrapper>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <image_filter_top_0/image_filter_U/Erode_16_16_1080_1920_U0/result_val28_2_i_reg_396_4> (without init value) has a constant value of 0 in block <system_image_filter_top_0_wrapper>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <image_filter_top_0/image_filter_U/Erode_16_16_1080_1920_U0/result_val28_2_i_reg_396_5> (without init value) has a constant value of 0 in block <system_image_filter_top_0_wrapper>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <image_filter_top_0/image_filter_U/Erode_16_16_1080_1920_U0/result_val28_2_i_reg_396_6> (without init value) has a constant value of 0 in block <system_image_filter_top_0_wrapper>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <image_filter_top_0/image_filter_U/Erode_16_16_1080_1920_U0/result_val16_6_i_reg_223_6> (without init value) has a constant value of 0 in block <system_image_filter_top_0_wrapper>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <image_filter_top_0/image_filter_U/Erode_16_16_1080_1920_U0/result_val16_6_i_reg_223_7> (without init value) has a constant value of 0 in block <system_image_filter_top_0_wrapper>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <image_filter_top_0/image_filter_U/Erode_16_16_1080_1920_U0/result_val2_6_i_reg_190_1> (without init value) has a constant value of 0 in block <system_image_filter_top_0_wrapper>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <image_filter_top_0/image_filter_U/Erode_16_16_1080_1920_U0/result_val2_6_i_reg_190_2> (without init value) has a constant value of 0 in block <system_image_filter_top_0_wrapper>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <image_filter_top_0/image_filter_U/Erode_16_16_1080_1920_U0/result_val2_6_i_reg_190_3> (without init value) has a constant value of 0 in block <system_image_filter_top_0_wrapper>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <image_filter_top_0/image_filter_U/Erode_16_16_1080_1920_U0/result_val2_6_i_reg_190_4> (without init value) has a constant value of 0 in block <system_image_filter_top_0_wrapper>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <image_filter_top_0/image_filter_U/Erode_16_16_1080_1920_U0/result_val2_6_i_reg_190_5> (without init value) has a constant value of 0 in block <system_image_filter_top_0_wrapper>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <image_filter_top_0/image_filter_U/Erode_16_16_1080_1920_U0/result_val2_6_i_reg_190_6> (without init value) has a constant value of 0 in block <system_image_filter_top_0_wrapper>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <image_filter_top_0/image_filter_U/Erode_16_16_1080_1920_U0/result_val2_6_i_reg_190_7> (without init value) has a constant value of 0 in block <system_image_filter_top_0_wrapper>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <image_filter_top_0/image_filter_U/Erode_16_16_1080_1920_U0/result_val28_6_i_reg_278_1> (without init value) has a constant value of 0 in block <system_image_filter_top_0_wrapper>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <image_filter_top_0/image_filter_U/Erode_16_16_1080_1920_U0/result_val28_6_i_reg_278_2> (without init value) has a constant value of 0 in block <system_image_filter_top_0_wrapper>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <image_filter_top_0/image_filter_U/Erode_16_16_1080_1920_U0/result_val28_6_i_reg_278_3> (without init value) has a constant value of 0 in block <system_image_filter_top_0_wrapper>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <image_filter_top_0/image_filter_U/Erode_16_16_1080_1920_U0/result_val28_6_i_reg_278_4> (without init value) has a constant value of 0 in block <system_image_filter_top_0_wrapper>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <image_filter_top_0/image_filter_U/Erode_16_16_1080_1920_U0/result_val28_6_i_reg_278_5> (without init value) has a constant value of 0 in block <system_image_filter_top_0_wrapper>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <image_filter_top_0/image_filter_U/Erode_16_16_1080_1920_U0/result_val28_6_i_reg_278_6> (without init value) has a constant value of 0 in block <system_image_filter_top_0_wrapper>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <image_filter_top_0/image_filter_U/Erode_16_16_1080_1920_U0/result_val28_6_i_reg_278_7> (without init value) has a constant value of 0 in block <system_image_filter_top_0_wrapper>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <image_filter_top_0/image_filter_U/Erode_16_16_1080_1920_U0/newSel13_i_reg_1139_1> (without init value) has a constant value of 0 in block <system_image_filter_top_0_wrapper>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <image_filter_top_0/image_filter_U/Erode_16_16_1080_1920_U0/newSel13_i_reg_1139_2> (without init value) has a constant value of 0 in block <system_image_filter_top_0_wrapper>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <image_filter_top_0/image_filter_U/Erode_16_16_1080_1920_U0/result_val26_6_i_reg_245_4> (without init value) has a constant value of 0 in block <system_image_filter_top_0_wrapper>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <image_filter_top_0/image_filter_U/Erode_16_16_1080_1920_U0/result_val26_6_i_reg_245_5> (without init value) has a constant value of 0 in block <system_image_filter_top_0_wrapper>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <image_filter_top_0/image_filter_U/Erode_16_16_1080_1920_U0/result_val26_6_i_reg_245_6> (without init value) has a constant value of 0 in block <system_image_filter_top_0_wrapper>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <image_filter_top_0/image_filter_U/Erode_16_16_1080_1920_U0/result_val26_6_i_reg_245_7> (without init value) has a constant value of 0 in block <system_image_filter_top_0_wrapper>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <image_filter_top_0/image_filter_U/Erode_16_16_1080_1920_U0/result_val13_6_i_reg_201_1> (without init value) has a constant value of 0 in block <system_image_filter_top_0_wrapper>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <image_filter_top_0/image_filter_U/Erode_16_16_1080_1920_U0/result_val13_6_i_reg_201_2> (without init value) has a constant value of 0 in block <system_image_filter_top_0_wrapper>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <image_filter_top_0/image_filter_U/Erode_16_16_1080_1920_U0/result_val13_6_i_reg_201_3> (without init value) has a constant value of 0 in block <system_image_filter_top_0_wrapper>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <image_filter_top_0/image_filter_U/Erode_16_16_1080_1920_U0/result_val13_6_i_reg_201_4> (without init value) has a constant value of 0 in block <system_image_filter_top_0_wrapper>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <image_filter_top_0/image_filter_U/Erode_16_16_1080_1920_U0/result_val13_6_i_reg_201_5> (without init value) has a constant value of 0 in block <system_image_filter_top_0_wrapper>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <image_filter_top_0/image_filter_U/Erode_16_16_1080_1920_U0/result_val13_6_i_reg_201_6> (without init value) has a constant value of 0 in block <system_image_filter_top_0_wrapper>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <image_filter_top_0/image_filter_U/Erode_16_16_1080_1920_U0/result_val13_6_i_reg_201_7> (without init value) has a constant value of 0 in block <system_image_filter_top_0_wrapper>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <image_filter_top_0/image_filter_U/Erode_16_16_1080_1920_U0/result_val_6_i_reg_256_1> (without init value) has a constant value of 0 in block <system_image_filter_top_0_wrapper>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <image_filter_top_0/image_filter_U/Erode_16_16_1080_1920_U0/result_val_6_i_reg_256_2> (without init value) has a constant value of 0 in block <system_image_filter_top_0_wrapper>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <image_filter_top_0/image_filter_U/Erode_16_16_1080_1920_U0/result_val_6_i_reg_256_3> (without init value) has a constant value of 0 in block <system_image_filter_top_0_wrapper>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <image_filter_top_0/image_filter_U/Erode_16_16_1080_1920_U0/result_val_6_i_reg_256_4> (without init value) has a constant value of 0 in block <system_image_filter_top_0_wrapper>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <image_filter_top_0/image_filter_U/Erode_16_16_1080_1920_U0/result_val_6_i_reg_256_5> (without init value) has a constant value of 0 in block <system_image_filter_top_0_wrapper>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <image_filter_top_0/image_filter_U/Erode_16_16_1080_1920_U0/result_val_6_i_reg_256_6> (without init value) has a constant value of 0 in block <system_image_filter_top_0_wrapper>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <image_filter_top_0/image_filter_U/Erode_16_16_1080_1920_U0/result_val_6_i_reg_256_7> (without init value) has a constant value of 0 in block <system_image_filter_top_0_wrapper>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <image_filter_top_0/image_filter_U/Erode_16_16_1080_1920_U0/result_val28_2_i_reg_396_7> (without init value) has a constant value of 0 in block <system_image_filter_top_0_wrapper>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <image_filter_top_0/image_filter_U/Erode_16_16_1080_1920_U0/newSel16_i_reg_1144_1> (without init value) has a constant value of 0 in block <system_image_filter_top_0_wrapper>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <image_filter_top_0/image_filter_U/Erode_16_16_1080_1920_U0/newSel16_i_reg_1144_2> (without init value) has a constant value of 0 in block <system_image_filter_top_0_wrapper>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <image_filter_top_0/image_filter_U/Erode_16_16_1080_1920_U0/newSel16_i_reg_1144_3> (without init value) has a constant value of 0 in block <system_image_filter_top_0_wrapper>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <image_filter_top_0/image_filter_U/Erode_16_16_1080_1920_U0/newSel16_i_reg_1144_4> (without init value) has a constant value of 0 in block <system_image_filter_top_0_wrapper>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <image_filter_top_0/image_filter_U/Erode_16_16_1080_1920_U0/newSel16_i_reg_1144_5> (without init value) has a constant value of 0 in block <system_image_filter_top_0_wrapper>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <image_filter_top_0/image_filter_U/Erode_16_16_1080_1920_U0/newSel16_i_reg_1144_6> (without init value) has a constant value of 0 in block <system_image_filter_top_0_wrapper>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <image_filter_top_0/image_filter_U/Erode_16_16_1080_1920_U0/newSel16_i_reg_1144_7> (without init value) has a constant value of 0 in block <system_image_filter_top_0_wrapper>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <image_filter_top_0/image_filter_U/Erode_16_16_1080_1920_U0/result_val14_2_i_reg_324_1> (without init value) has a constant value of 0 in block <system_image_filter_top_0_wrapper>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <image_filter_top_0/image_filter_U/Erode_16_16_1080_1920_U0/result_val14_2_i_reg_324_2> (without init value) has a constant value of 0 in block <system_image_filter_top_0_wrapper>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <image_filter_top_0/image_filter_U/Erode_16_16_1080_1920_U0/result_val14_2_i_reg_324_3> (without init value) has a constant value of 0 in block <system_image_filter_top_0_wrapper>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <image_filter_top_0/image_filter_U/Erode_16_16_1080_1920_U0/result_val14_2_i_reg_324_4> (without init value) has a constant value of 0 in block <system_image_filter_top_0_wrapper>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <image_filter_top_0/image_filter_U/Erode_16_16_1080_1920_U0/result_val14_2_i_reg_324_5> (without init value) has a constant value of 0 in block <system_image_filter_top_0_wrapper>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <image_filter_top_0/image_filter_U/Erode_16_16_1080_1920_U0/result_val14_2_i_reg_324_6> (without init value) has a constant value of 0 in block <system_image_filter_top_0_wrapper>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <image_filter_top_0/image_filter_U/Erode_16_16_1080_1920_U0/result_val14_2_i_reg_324_7> (without init value) has a constant value of 0 in block <system_image_filter_top_0_wrapper>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <image_filter_top_0/image_filter_U/Erode_16_16_1080_1920_U0/result_val26_6_i_reg_245_1> (without init value) has a constant value of 0 in block <system_image_filter_top_0_wrapper>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <image_filter_top_0/image_filter_U/Erode_16_16_1080_1920_U0/result_val26_6_i_reg_245_2> (without init value) has a constant value of 0 in block <system_image_filter_top_0_wrapper>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <image_filter_top_0/image_filter_U/Erode_16_16_1080_1920_U0/result_val26_6_i_reg_245_3> (without init value) has a constant value of 0 in block <system_image_filter_top_0_wrapper>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <image_filter_top_0/image_filter_U/Erode_16_16_1080_1920_U0/newSel23_i_reg_1218_3> (without init value) has a constant value of 0 in block <system_image_filter_top_0_wrapper>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <image_filter_top_0/image_filter_U/Erode_16_16_1080_1920_U0/newSel23_i_reg_1218_4> (without init value) has a constant value of 0 in block <system_image_filter_top_0_wrapper>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <image_filter_top_0/image_filter_U/Erode_16_16_1080_1920_U0/newSel23_i_reg_1218_5> (without init value) has a constant value of 0 in block <system_image_filter_top_0_wrapper>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <image_filter_top_0/image_filter_U/Erode_16_16_1080_1920_U0/newSel23_i_reg_1218_6> (without init value) has a constant value of 0 in block <system_image_filter_top_0_wrapper>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <image_filter_top_0/image_filter_U/Erode_16_16_1080_1920_U0/newSel23_i_reg_1218_7> (without init value) has a constant value of 0 in block <system_image_filter_top_0_wrapper>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <image_filter_top_0/image_filter_U/Erode_16_16_1080_1920_U0/newSel34_i_reg_1233_0> (without init value) has a constant value of 0 in block <system_image_filter_top_0_wrapper>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <image_filter_top_0/image_filter_U/Erode_16_16_1080_1920_U0/newSel34_i_reg_1233_1> (without init value) has a constant value of 0 in block <system_image_filter_top_0_wrapper>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <image_filter_top_0/image_filter_U/Erode_16_16_1080_1920_U0/newSel34_i_reg_1233_2> (without init value) has a constant value of 0 in block <system_image_filter_top_0_wrapper>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <image_filter_top_0/image_filter_U/Erode_16_16_1080_1920_U0/newSel34_i_reg_1233_3> (without init value) has a constant value of 0 in block <system_image_filter_top_0_wrapper>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <image_filter_top_0/image_filter_U/Erode_16_16_1080_1920_U0/newSel34_i_reg_1233_4> (without init value) has a constant value of 0 in block <system_image_filter_top_0_wrapper>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <image_filter_top_0/image_filter_U/Erode_16_16_1080_1920_U0/newSel34_i_reg_1233_5> (without init value) has a constant value of 0 in block <system_image_filter_top_0_wrapper>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <image_filter_top_0/image_filter_U/Erode_16_16_1080_1920_U0/newSel34_i_reg_1233_6> (without init value) has a constant value of 0 in block <system_image_filter_top_0_wrapper>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <image_filter_top_0/image_filter_U/Erode_16_16_1080_1920_U0/newSel34_i_reg_1233_7> (without init value) has a constant value of 0 in block <system_image_filter_top_0_wrapper>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <image_filter_top_0/image_filter_U/Erode_16_16_1080_1920_U0/result_val13_1_i_reg_1213_0> (without init value) has a constant value of 0 in block <system_image_filter_top_0_wrapper>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <image_filter_top_0/image_filter_U/Erode_16_16_1080_1920_U0/result_val13_1_i_reg_1213_1> (without init value) has a constant value of 0 in block <system_image_filter_top_0_wrapper>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <image_filter_top_0/image_filter_U/Erode_16_16_1080_1920_U0/result_val13_1_i_reg_1213_2> (without init value) has a constant value of 0 in block <system_image_filter_top_0_wrapper>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <image_filter_top_0/image_filter_U/Erode_16_16_1080_1920_U0/result_val13_1_i_reg_1213_3> (without init value) has a constant value of 0 in block <system_image_filter_top_0_wrapper>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <image_filter_top_0/image_filter_U/Erode_16_16_1080_1920_U0/result_val13_1_i_reg_1213_4> (without init value) has a constant value of 0 in block <system_image_filter_top_0_wrapper>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <image_filter_top_0/image_filter_U/Erode_16_16_1080_1920_U0/grp_filter_opr_erode_kernel_16_16_unsigned_char_int_1080_1920_3_3_s_fu_420/slt3_reg_3342_0> (without init value) has a constant value of 0 in block <system_image_filter_top_0_wrapper>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <image_filter_top_0/image_filter_U/Erode_16_16_1080_1920_U0/grp_filter_opr_erode_kernel_16_16_unsigned_char_int_1080_1920_3_3_s_fu_420/tmp_116_0_t_reg_3395_0> (without init value) has a constant value of 0 in block <system_image_filter_top_0_wrapper>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <image_filter_top_0/image_filter_U/Erode_16_16_1080_1920_U0/or_cond31_i_reg_1193_0> (without init value) has a constant value of 0 in block <system_image_filter_top_0_wrapper>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <image_filter_top_0/image_filter_U/Erode_16_16_1080_1920_U0/or_cond33_i_reg_1200_0> (without init value) has a constant value of 0 in block <system_image_filter_top_0_wrapper>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <image_filter_top_0/image_filter_U/Erode_16_16_1080_1920_U0/or_cond34_i_reg_1208_0> (without init value) has a constant value of 0 in block <system_image_filter_top_0_wrapper>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <image_filter_top_0/image_filter_U/Erode_16_16_1080_1920_U0/sel_tmp39_i_reg_1182_0> (without init value) has a constant value of 0 in block <system_image_filter_top_0_wrapper>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <image_filter_top_0/image_filter_U/Erode_16_16_1080_1920_U0/sel_tmp41_i_reg_1188_0> (without init value) has a constant value of 0 in block <system_image_filter_top_0_wrapper>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <image_filter_top_0/image_filter_U/Erode_16_16_1080_1920_U0/newSel31_i_reg_1228_0> (without init value) has a constant value of 0 in block <system_image_filter_top_0_wrapper>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <image_filter_top_0/image_filter_U/Erode_16_16_1080_1920_U0/newSel31_i_reg_1228_1> (without init value) has a constant value of 0 in block <system_image_filter_top_0_wrapper>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <image_filter_top_0/image_filter_U/Erode_16_16_1080_1920_U0/newSel31_i_reg_1228_2> (without init value) has a constant value of 0 in block <system_image_filter_top_0_wrapper>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <image_filter_top_0/image_filter_U/Erode_16_16_1080_1920_U0/newSel31_i_reg_1228_3> (without init value) has a constant value of 0 in block <system_image_filter_top_0_wrapper>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <image_filter_top_0/image_filter_U/Erode_16_16_1080_1920_U0/newSel31_i_reg_1228_4> (without init value) has a constant value of 0 in block <system_image_filter_top_0_wrapper>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <image_filter_top_0/image_filter_U/Erode_16_16_1080_1920_U0/newSel31_i_reg_1228_5> (without init value) has a constant value of 0 in block <system_image_filter_top_0_wrapper>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <image_filter_top_0/image_filter_U/Erode_16_16_1080_1920_U0/newSel31_i_reg_1228_6> (without init value) has a constant value of 0 in block <system_image_filter_top_0_wrapper>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <image_filter_top_0/image_filter_U/Erode_16_16_1080_1920_U0/newSel31_i_reg_1228_7> (without init value) has a constant value of 0 in block <system_image_filter_top_0_wrapper>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <image_filter_top_0/image_filter_U/Erode_16_16_1080_1920_U0/newSel23_i_reg_1218_0> (without init value) has a constant value of 0 in block <system_image_filter_top_0_wrapper>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <image_filter_top_0/image_filter_U/Erode_16_16_1080_1920_U0/newSel23_i_reg_1218_1> (without init value) has a constant value of 0 in block <system_image_filter_top_0_wrapper>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <image_filter_top_0/image_filter_U/Erode_16_16_1080_1920_U0/newSel23_i_reg_1218_2> (without init value) has a constant value of 0 in block <system_image_filter_top_0_wrapper>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <image_filter_top_0/image_filter_U/Erode_16_16_1080_1920_U0/result_val14_6_i_reg_212_2> (without init value) has a constant value of 0 in block <system_image_filter_top_0_wrapper>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <image_filter_top_0/image_filter_U/Erode_16_16_1080_1920_U0/result_val14_6_i_reg_212_3> (without init value) has a constant value of 0 in block <system_image_filter_top_0_wrapper>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <image_filter_top_0/image_filter_U/Erode_16_16_1080_1920_U0/result_val14_6_i_reg_212_4> (without init value) has a constant value of 0 in block <system_image_filter_top_0_wrapper>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <image_filter_top_0/image_filter_U/Erode_16_16_1080_1920_U0/result_val14_6_i_reg_212_5> (without init value) has a constant value of 0 in block <system_image_filter_top_0_wrapper>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <image_filter_top_0/image_filter_U/Erode_16_16_1080_1920_U0/result_val14_6_i_reg_212_6> (without init value) has a constant value of 0 in block <system_image_filter_top_0_wrapper>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <image_filter_top_0/image_filter_U/Erode_16_16_1080_1920_U0/result_val14_6_i_reg_212_7> (without init value) has a constant value of 0 in block <system_image_filter_top_0_wrapper>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <image_filter_top_0/image_filter_U/Erode_16_16_1080_1920_U0/result_val26_5_i_reg_1134_1> (without init value) has a constant value of 0 in block <system_image_filter_top_0_wrapper>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <image_filter_top_0/image_filter_U/Erode_16_16_1080_1920_U0/result_val26_5_i_reg_1134_2> (without init value) has a constant value of 0 in block <system_image_filter_top_0_wrapper>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <image_filter_top_0/image_filter_U/Erode_16_16_1080_1920_U0/result_val26_5_i_reg_1134_3> (without init value) has a constant value of 0 in block <system_image_filter_top_0_wrapper>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <image_filter_top_0/image_filter_U/Erode_16_16_1080_1920_U0/result_val26_5_i_reg_1134_4> (without init value) has a constant value of 0 in block <system_image_filter_top_0_wrapper>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <image_filter_top_0/image_filter_U/Erode_16_16_1080_1920_U0/result_val26_5_i_reg_1134_5> (without init value) has a constant value of 0 in block <system_image_filter_top_0_wrapper>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <image_filter_top_0/image_filter_U/Erode_16_16_1080_1920_U0/result_val26_5_i_reg_1134_6> (without init value) has a constant value of 0 in block <system_image_filter_top_0_wrapper>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <image_filter_top_0/image_filter_U/Erode_16_16_1080_1920_U0/result_val26_5_i_reg_1134_7> (without init value) has a constant value of 0 in block <system_image_filter_top_0_wrapper>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <image_filter_top_0/image_filter_U/Erode_16_16_1080_1920_U0/result_val16_6_i_reg_223_1> (without init value) has a constant value of 0 in block <system_image_filter_top_0_wrapper>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <image_filter_top_0/image_filter_U/Erode_16_16_1080_1920_U0/result_val16_6_i_reg_223_2> (without init value) has a constant value of 0 in block <system_image_filter_top_0_wrapper>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <image_filter_top_0/image_filter_U/Erode_16_16_1080_1920_U0/result_val16_6_i_reg_223_3> (without init value) has a constant value of 0 in block <system_image_filter_top_0_wrapper>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <image_filter_top_0/image_filter_U/Erode_16_16_1080_1920_U0/result_val16_6_i_reg_223_4> (without init value) has a constant value of 0 in block <system_image_filter_top_0_wrapper>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <image_filter_top_0/image_filter_U/Erode_16_16_1080_1920_U0/result_val16_6_i_reg_223_5> (without init value) has a constant value of 0 in block <system_image_filter_top_0_wrapper>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <image_filter_top_0/image_filter_U/Erode_16_16_1080_1920_U0/result_val13_1_i_reg_1213_5> (without init value) has a constant value of 0 in block <system_image_filter_top_0_wrapper>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <image_filter_top_0/image_filter_U/Erode_16_16_1080_1920_U0/result_val13_1_i_reg_1213_6> (without init value) has a constant value of 0 in block <system_image_filter_top_0_wrapper>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <image_filter_top_0/image_filter_U/Erode_16_16_1080_1920_U0/result_val13_1_i_reg_1213_7> (without init value) has a constant value of 0 in block <system_image_filter_top_0_wrapper>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <image_filter_top_0/image_filter_U/Erode_16_16_1080_1920_U0/result_val26_1_i_reg_1223_0> (without init value) has a constant value of 0 in block <system_image_filter_top_0_wrapper>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <image_filter_top_0/image_filter_U/Erode_16_16_1080_1920_U0/result_val26_1_i_reg_1223_1> (without init value) has a constant value of 0 in block <system_image_filter_top_0_wrapper>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <image_filter_top_0/image_filter_U/Erode_16_16_1080_1920_U0/result_val26_1_i_reg_1223_2> (without init value) has a constant value of 0 in block <system_image_filter_top_0_wrapper>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <image_filter_top_0/image_filter_U/Erode_16_16_1080_1920_U0/result_val26_1_i_reg_1223_3> (without init value) has a constant value of 0 in block <system_image_filter_top_0_wrapper>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <image_filter_top_0/image_filter_U/Erode_16_16_1080_1920_U0/result_val26_1_i_reg_1223_4> (without init value) has a constant value of 0 in block <system_image_filter_top_0_wrapper>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <image_filter_top_0/image_filter_U/Erode_16_16_1080_1920_U0/result_val26_1_i_reg_1223_5> (without init value) has a constant value of 0 in block <system_image_filter_top_0_wrapper>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <image_filter_top_0/image_filter_U/Erode_16_16_1080_1920_U0/result_val26_1_i_reg_1223_6> (without init value) has a constant value of 0 in block <system_image_filter_top_0_wrapper>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <image_filter_top_0/image_filter_U/Erode_16_16_1080_1920_U0/result_val26_1_i_reg_1223_7> (without init value) has a constant value of 0 in block <system_image_filter_top_0_wrapper>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <image_filter_top_0/image_filter_U/Erode_16_16_1080_1920_U0/result_val1520_6_i_reg_234_1> (without init value) has a constant value of 0 in block <system_image_filter_top_0_wrapper>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <image_filter_top_0/image_filter_U/Erode_16_16_1080_1920_U0/result_val1520_6_i_reg_234_2> (without init value) has a constant value of 0 in block <system_image_filter_top_0_wrapper>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <image_filter_top_0/image_filter_U/Erode_16_16_1080_1920_U0/result_val1520_6_i_reg_234_3> (without init value) has a constant value of 0 in block <system_image_filter_top_0_wrapper>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <image_filter_top_0/image_filter_U/Erode_16_16_1080_1920_U0/result_val1520_6_i_reg_234_4> (without init value) has a constant value of 0 in block <system_image_filter_top_0_wrapper>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <image_filter_top_0/image_filter_U/Erode_16_16_1080_1920_U0/result_val1520_6_i_reg_234_5> (without init value) has a constant value of 0 in block <system_image_filter_top_0_wrapper>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <image_filter_top_0/image_filter_U/Erode_16_16_1080_1920_U0/result_val1520_6_i_reg_234_6> (without init value) has a constant value of 0 in block <system_image_filter_top_0_wrapper>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <image_filter_top_0/image_filter_U/Erode_16_16_1080_1920_U0/result_val1520_6_i_reg_234_7> (without init value) has a constant value of 0 in block <system_image_filter_top_0_wrapper>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <image_filter_top_0/image_filter_U/Erode_16_16_1080_1920_U0/result_val14_6_i_reg_212_1> (without init value) has a constant value of 0 in block <system_image_filter_top_0_wrapper>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <image_filter_top_0/image_filter_U/Erode_16_16_1080_1920_U0/indvar_next_i_reg_1177_3> (without init value) has a constant value of 0 in block <system_image_filter_top_0_wrapper>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <image_filter_top_0/image_filter_U/Erode_16_16_1080_1920_U0/indvar_next_i_reg_1177_2> (without init value) has a constant value of 0 in block <system_image_filter_top_0_wrapper>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <image_filter_top_0/image_filter_U/Erode_16_16_1080_1920_U0/indvar_next_i_reg_1177_1> (without init value) has a constant value of 0 in block <system_image_filter_top_0_wrapper>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <image_filter_top_0/image_filter_U/Erode_16_16_1080_1920_U0/result_val27_2_i_reg_384_7> (without init value) has a constant value of 0 in block <system_image_filter_top_0_wrapper>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <image_filter_top_0/image_filter_U/Erode_16_16_1080_1920_U0/result_val27_2_i_reg_384_6> (without init value) has a constant value of 0 in block <system_image_filter_top_0_wrapper>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <image_filter_top_0/image_filter_U/Erode_16_16_1080_1920_U0/result_val27_2_i_reg_384_5> (without init value) has a constant value of 0 in block <system_image_filter_top_0_wrapper>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <image_filter_top_0/image_filter_U/Erode_16_16_1080_1920_U0/result_val27_2_i_reg_384_4> (without init value) has a constant value of 0 in block <system_image_filter_top_0_wrapper>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <image_filter_top_0/image_filter_U/Erode_16_16_1080_1920_U0/result_val27_2_i_reg_384_3> (without init value) has a constant value of 0 in block <system_image_filter_top_0_wrapper>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <image_filter_top_0/image_filter_U/Erode_16_16_1080_1920_U0/result_val27_2_i_reg_384_2> (without init value) has a constant value of 0 in block <system_image_filter_top_0_wrapper>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <image_filter_top_0/image_filter_U/Erode_16_16_1080_1920_U0/result_val27_2_i_reg_384_1> (without init value) has a constant value of 0 in block <system_image_filter_top_0_wrapper>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <image_filter_top_0/image_filter_U/Erode_16_16_1080_1920_U0/result_val_2_i_reg_372_7> (without init value) has a constant value of 0 in block <system_image_filter_top_0_wrapper>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <image_filter_top_0/image_filter_U/Erode_16_16_1080_1920_U0/result_val_2_i_reg_372_6> (without init value) has a constant value of 0 in block <system_image_filter_top_0_wrapper>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <image_filter_top_0/image_filter_U/Erode_16_16_1080_1920_U0/result_val_2_i_reg_372_5> (without init value) has a constant value of 0 in block <system_image_filter_top_0_wrapper>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <image_filter_top_0/image_filter_U/Erode_16_16_1080_1920_U0/result_val_2_i_reg_372_4> (without init value) has a constant value of 0 in block <system_image_filter_top_0_wrapper>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <image_filter_top_0/image_filter_U/Erode_16_16_1080_1920_U0/result_val_2_i_reg_372_3> (without init value) has a constant value of 0 in block <system_image_filter_top_0_wrapper>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <image_filter_top_0/image_filter_U/Erode_16_16_1080_1920_U0/result_val_2_i_reg_372_2> (without init value) has a constant value of 0 in block <system_image_filter_top_0_wrapper>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <image_filter_top_0/image_filter_U/Erode_16_16_1080_1920_U0/result_val_2_i_reg_372_1> (without init value) has a constant value of 0 in block <system_image_filter_top_0_wrapper>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <image_filter_top_0/image_filter_U/Erode_16_16_1080_1920_U0/result_val13_2_i_reg_312_7> (without init value) has a constant value of 0 in block <system_image_filter_top_0_wrapper>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <image_filter_top_0/image_filter_U/Erode_16_16_1080_1920_U0/result_val13_2_i_reg_312_6> (without init value) has a constant value of 0 in block <system_image_filter_top_0_wrapper>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <image_filter_top_0/image_filter_U/Erode_16_16_1080_1920_U0/result_val13_2_i_reg_312_5> (without init value) has a constant value of 0 in block <system_image_filter_top_0_wrapper>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <image_filter_top_0/image_filter_U/Erode_16_16_1080_1920_U0/result_val13_2_i_reg_312_4> (without init value) has a constant value of 0 in block <system_image_filter_top_0_wrapper>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <image_filter_top_0/image_filter_U/Erode_16_16_1080_1920_U0/result_val13_2_i_reg_312_3> (without init value) has a constant value of 0 in block <system_image_filter_top_0_wrapper>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <image_filter_top_0/image_filter_U/Erode_16_16_1080_1920_U0/result_val13_2_i_reg_312_2> (without init value) has a constant value of 0 in block <system_image_filter_top_0_wrapper>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <image_filter_top_0/image_filter_U/Erode_16_16_1080_1920_U0/result_val13_2_i_reg_312_1> (without init value) has a constant value of 0 in block <system_image_filter_top_0_wrapper>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <image_filter_top_0/image_filter_U/Erode_16_16_1080_1920_U0/result_val27_6_i_reg_267_7> (without init value) has a constant value of 0 in block <system_image_filter_top_0_wrapper>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <image_filter_top_0/image_filter_U/Erode_16_16_1080_1920_U0/result_val27_6_i_reg_267_6> (without init value) has a constant value of 0 in block <system_image_filter_top_0_wrapper>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <image_filter_top_0/image_filter_U/Erode_16_16_1080_1920_U0/result_val27_6_i_reg_267_5> (without init value) has a constant value of 0 in block <system_image_filter_top_0_wrapper>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <image_filter_top_0/image_filter_U/Erode_16_16_1080_1920_U0/result_val27_6_i_reg_267_4> (without init value) has a constant value of 0 in block <system_image_filter_top_0_wrapper>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <image_filter_top_0/image_filter_U/Erode_16_16_1080_1920_U0/result_val27_6_i_reg_267_3> (without init value) has a constant value of 0 in block <system_image_filter_top_0_wrapper>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <image_filter_top_0/image_filter_U/Erode_16_16_1080_1920_U0/result_val27_6_i_reg_267_2> (without init value) has a constant value of 0 in block <system_image_filter_top_0_wrapper>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <image_filter_top_0/image_filter_U/Erode_16_16_1080_1920_U0/result_val27_6_i_reg_267_1> (without init value) has a constant value of 0 in block <system_image_filter_top_0_wrapper>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <image_filter_top_0/image_filter_U/ap_reg_ready_img_1_rows_V_full_n> has a constant value of 0 in block <system_image_filter_top_0_wrapper>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <image_filter_top_0/image_filter_U/ap_reg_ready_img_1_cols_V_full_n> has a constant value of 0 in block <system_image_filter_top_0_wrapper>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <image_filter_top_0/image_filter_U/Erode_16_16_1080_1920_U0/ap_CS_fsm_FSM_FFd1> has a constant value of 0 in block <system_image_filter_top_0_wrapper>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <image_filter_top_0/image_filter_U/Erode_16_16_1080_1920_U0/indvar_next_i_reg_1177_31> (without init value) has a constant value of 0 in block <system_image_filter_top_0_wrapper>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <image_filter_top_0/image_filter_U/Erode_16_16_1080_1920_U0/indvar_next_i_reg_1177_30> (without init value) has a constant value of 0 in block <system_image_filter_top_0_wrapper>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <image_filter_top_0/image_filter_U/Erode_16_16_1080_1920_U0/indvar_next_i_reg_1177_29> (without init value) has a constant value of 0 in block <system_image_filter_top_0_wrapper>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <image_filter_top_0/image_filter_U/Erode_16_16_1080_1920_U0/indvar_next_i_reg_1177_28> (without init value) has a constant value of 0 in block <system_image_filter_top_0_wrapper>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <image_filter_top_0/image_filter_U/Erode_16_16_1080_1920_U0/indvar_next_i_reg_1177_27> (without init value) has a constant value of 0 in block <system_image_filter_top_0_wrapper>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <image_filter_top_0/image_filter_U/Erode_16_16_1080_1920_U0/indvar_next_i_reg_1177_26> (without init value) has a constant value of 0 in block <system_image_filter_top_0_wrapper>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <image_filter_top_0/image_filter_U/Erode_16_16_1080_1920_U0/indvar_next_i_reg_1177_25> (without init value) has a constant value of 0 in block <system_image_filter_top_0_wrapper>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <image_filter_top_0/image_filter_U/Erode_16_16_1080_1920_U0/indvar_next_i_reg_1177_24> (without init value) has a constant value of 0 in block <system_image_filter_top_0_wrapper>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <image_filter_top_0/image_filter_U/Erode_16_16_1080_1920_U0/indvar_next_i_reg_1177_23> (without init value) has a constant value of 0 in block <system_image_filter_top_0_wrapper>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <image_filter_top_0/image_filter_U/Erode_16_16_1080_1920_U0/indvar_next_i_reg_1177_22> (without init value) has a constant value of 0 in block <system_image_filter_top_0_wrapper>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <image_filter_top_0/image_filter_U/Erode_16_16_1080_1920_U0/indvar_next_i_reg_1177_21> (without init value) has a constant value of 0 in block <system_image_filter_top_0_wrapper>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <image_filter_top_0/image_filter_U/Erode_16_16_1080_1920_U0/indvar_next_i_reg_1177_20> (without init value) has a constant value of 0 in block <system_image_filter_top_0_wrapper>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <image_filter_top_0/image_filter_U/Erode_16_16_1080_1920_U0/indvar_next_i_reg_1177_19> (without init value) has a constant value of 0 in block <system_image_filter_top_0_wrapper>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <image_filter_top_0/image_filter_U/Erode_16_16_1080_1920_U0/indvar_next_i_reg_1177_18> (without init value) has a constant value of 0 in block <system_image_filter_top_0_wrapper>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <image_filter_top_0/image_filter_U/Erode_16_16_1080_1920_U0/indvar_next_i_reg_1177_17> (without init value) has a constant value of 0 in block <system_image_filter_top_0_wrapper>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <image_filter_top_0/image_filter_U/Erode_16_16_1080_1920_U0/indvar_next_i_reg_1177_16> (without init value) has a constant value of 0 in block <system_image_filter_top_0_wrapper>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <image_filter_top_0/image_filter_U/Erode_16_16_1080_1920_U0/indvar_next_i_reg_1177_15> (without init value) has a constant value of 0 in block <system_image_filter_top_0_wrapper>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <image_filter_top_0/image_filter_U/Erode_16_16_1080_1920_U0/indvar_next_i_reg_1177_14> (without init value) has a constant value of 0 in block <system_image_filter_top_0_wrapper>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <image_filter_top_0/image_filter_U/Erode_16_16_1080_1920_U0/indvar_next_i_reg_1177_13> (without init value) has a constant value of 0 in block <system_image_filter_top_0_wrapper>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <image_filter_top_0/image_filter_U/Erode_16_16_1080_1920_U0/indvar_next_i_reg_1177_12> (without init value) has a constant value of 0 in block <system_image_filter_top_0_wrapper>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <image_filter_top_0/image_filter_U/Erode_16_16_1080_1920_U0/indvar_next_i_reg_1177_11> (without init value) has a constant value of 0 in block <system_image_filter_top_0_wrapper>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <image_filter_top_0/image_filter_U/Erode_16_16_1080_1920_U0/indvar_next_i_reg_1177_10> (without init value) has a constant value of 0 in block <system_image_filter_top_0_wrapper>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <image_filter_top_0/image_filter_U/Erode_16_16_1080_1920_U0/indvar_next_i_reg_1177_9> (without init value) has a constant value of 0 in block <system_image_filter_top_0_wrapper>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <image_filter_top_0/image_filter_U/Erode_16_16_1080_1920_U0/indvar_next_i_reg_1177_8> (without init value) has a constant value of 0 in block <system_image_filter_top_0_wrapper>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <image_filter_top_0/image_filter_U/Erode_16_16_1080_1920_U0/indvar_next_i_reg_1177_7> (without init value) has a constant value of 0 in block <system_image_filter_top_0_wrapper>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <image_filter_top_0/image_filter_U/Erode_16_16_1080_1920_U0/indvar_next_i_reg_1177_6> (without init value) has a constant value of 0 in block <system_image_filter_top_0_wrapper>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <image_filter_top_0/image_filter_U/Erode_16_16_1080_1920_U0/indvar_next_i_reg_1177_5> (without init value) has a constant value of 0 in block <system_image_filter_top_0_wrapper>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <image_filter_top_0/image_filter_U/Erode_16_16_1080_1920_U0/indvar_next_i_reg_1177_4> (without init value) has a constant value of 0 in block <system_image_filter_top_0_wrapper>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <image_filter_top_0/image_filter_U/Erode_16_16_1080_1920_U0/result_val26_2_i_reg_360_7> (without init value) has a constant value of 0 in block <system_image_filter_top_0_wrapper>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <image_filter_top_0/image_filter_U/Erode_16_16_1080_1920_U0/result_val26_2_i_reg_360_6> (without init value) has a constant value of 0 in block <system_image_filter_top_0_wrapper>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <image_filter_top_0/image_filter_U/Erode_16_16_1080_1920_U0/result_val26_2_i_reg_360_5> (without init value) has a constant value of 0 in block <system_image_filter_top_0_wrapper>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <image_filter_top_0/image_filter_U/Erode_16_16_1080_1920_U0/result_val26_2_i_reg_360_4> (without init value) has a constant value of 0 in block <system_image_filter_top_0_wrapper>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <image_filter_top_0/image_filter_U/Erode_16_16_1080_1920_U0/result_val26_2_i_reg_360_3> (without init value) has a constant value of 0 in block <system_image_filter_top_0_wrapper>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <image_filter_top_0/image_filter_U/Erode_16_16_1080_1920_U0/result_val26_2_i_reg_360_2> (without init value) has a constant value of 0 in block <system_image_filter_top_0_wrapper>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <image_filter_top_0/image_filter_U/Erode_16_16_1080_1920_U0/result_val26_2_i_reg_360_1> (without init value) has a constant value of 0 in block <system_image_filter_top_0_wrapper>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <image_filter_top_0/image_filter_U/Erode_16_16_1080_1920_U0/indvar_i_reg_408_10> (without init value) has a constant value of 0 in block <system_image_filter_top_0_wrapper>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <image_filter_top_0/image_filter_U/Erode_16_16_1080_1920_U0/indvar_i_reg_408_11> (without init value) has a constant value of 0 in block <system_image_filter_top_0_wrapper>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <image_filter_top_0/image_filter_U/Erode_16_16_1080_1920_U0/indvar_i_reg_408_12> (without init value) has a constant value of 0 in block <system_image_filter_top_0_wrapper>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <image_filter_top_0/image_filter_U/Erode_16_16_1080_1920_U0/indvar_i_reg_408_13> (without init value) has a constant value of 0 in block <system_image_filter_top_0_wrapper>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <image_filter_top_0/image_filter_U/Erode_16_16_1080_1920_U0/indvar_i_reg_408_14> (without init value) has a constant value of 0 in block <system_image_filter_top_0_wrapper>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <image_filter_top_0/image_filter_U/Erode_16_16_1080_1920_U0/indvar_i_reg_408_15> (without init value) has a constant value of 0 in block <system_image_filter_top_0_wrapper>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <image_filter_top_0/image_filter_U/Erode_16_16_1080_1920_U0/indvar_i_reg_408_16> (without init value) has a constant value of 0 in block <system_image_filter_top_0_wrapper>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <image_filter_top_0/image_filter_U/Erode_16_16_1080_1920_U0/indvar_i_reg_408_17> (without init value) has a constant value of 0 in block <system_image_filter_top_0_wrapper>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <image_filter_top_0/image_filter_U/Erode_16_16_1080_1920_U0/indvar_i_reg_408_18> (without init value) has a constant value of 0 in block <system_image_filter_top_0_wrapper>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <image_filter_top_0/image_filter_U/Erode_16_16_1080_1920_U0/indvar_i_reg_408_19> (without init value) has a constant value of 0 in block <system_image_filter_top_0_wrapper>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <image_filter_top_0/image_filter_U/Erode_16_16_1080_1920_U0/indvar_i_reg_408_20> (without init value) has a constant value of 0 in block <system_image_filter_top_0_wrapper>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <image_filter_top_0/image_filter_U/Erode_16_16_1080_1920_U0/indvar_i_reg_408_9> (without init value) has a constant value of 0 in block <system_image_filter_top_0_wrapper>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <image_filter_top_0/image_filter_U/Erode_16_16_1080_1920_U0/indvar_i_reg_408_8> (without init value) has a constant value of 0 in block <system_image_filter_top_0_wrapper>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <image_filter_top_0/image_filter_U/Erode_16_16_1080_1920_U0/indvar_i_reg_408_7> (without init value) has a constant value of 0 in block <system_image_filter_top_0_wrapper>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <image_filter_top_0/image_filter_U/Erode_16_16_1080_1920_U0/indvar_i_reg_408_6> (without init value) has a constant value of 0 in block <system_image_filter_top_0_wrapper>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <image_filter_top_0/image_filter_U/Erode_16_16_1080_1920_U0/indvar_i_reg_408_5> (without init value) has a constant value of 0 in block <system_image_filter_top_0_wrapper>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <image_filter_top_0/image_filter_U/Erode_16_16_1080_1920_U0/indvar_i_reg_408_4> (without init value) has a constant value of 0 in block <system_image_filter_top_0_wrapper>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <image_filter_top_0/image_filter_U/Erode_16_16_1080_1920_U0/indvar_i_reg_408_3> (without init value) has a constant value of 0 in block <system_image_filter_top_0_wrapper>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <image_filter_top_0/image_filter_U/Erode_16_16_1080_1920_U0/indvar_i_reg_408_2> (without init value) has a constant value of 0 in block <system_image_filter_top_0_wrapper>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <image_filter_top_0/image_filter_U/Erode_16_16_1080_1920_U0/indvar_i_reg_408_1> (without init value) has a constant value of 0 in block <system_image_filter_top_0_wrapper>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <image_filter_top_0/image_filter_U/Erode_16_16_1080_1920_U0/indvar_i_reg_408_0> (without init value) has a constant value of 0 in block <system_image_filter_top_0_wrapper>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <image_filter_top_0/image_filter_U/Erode_16_16_1080_1920_U0/temp_kernel_val_2_1_reg_154_7> (without init value) has a constant value of 0 in block <system_image_filter_top_0_wrapper>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <image_filter_top_0/image_filter_U/Erode_16_16_1080_1920_U0/temp_kernel_val_2_1_reg_154_6> (without init value) has a constant value of 0 in block <system_image_filter_top_0_wrapper>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <image_filter_top_0/image_filter_U/Erode_16_16_1080_1920_U0/temp_kernel_val_1_1_reg_94_5> (without init value) has a constant value of 0 in block <system_image_filter_top_0_wrapper>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <image_filter_top_0/image_filter_U/Erode_16_16_1080_1920_U0/temp_kernel_val_1_1_reg_94_4> (without init value) has a constant value of 0 in block <system_image_filter_top_0_wrapper>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <image_filter_top_0/image_filter_U/Erode_16_16_1080_1920_U0/temp_kernel_val_1_1_reg_94_3> (without init value) has a constant value of 0 in block <system_image_filter_top_0_wrapper>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <image_filter_top_0/image_filter_U/Erode_16_16_1080_1920_U0/temp_kernel_val_1_1_reg_94_2> (without init value) has a constant value of 0 in block <system_image_filter_top_0_wrapper>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <image_filter_top_0/image_filter_U/Erode_16_16_1080_1920_U0/temp_kernel_val_1_1_reg_94_1> (without init value) has a constant value of 0 in block <system_image_filter_top_0_wrapper>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <image_filter_top_0/image_filter_U/Erode_16_16_1080_1920_U0/temp_kernel_val_1_1_reg_94_6> (without init value) has a constant value of 0 in block <system_image_filter_top_0_wrapper>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <image_filter_top_0/image_filter_U/Erode_16_16_1080_1920_U0/temp_kernel_val_1_1_reg_94_7> (without init value) has a constant value of 0 in block <system_image_filter_top_0_wrapper>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <image_filter_top_0/image_filter_U/Erode_16_16_1080_1920_U0/temp_kernel_val_2_2_reg_166_1> (without init value) has a constant value of 0 in block <system_image_filter_top_0_wrapper>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <image_filter_top_0/image_filter_U/Erode_16_16_1080_1920_U0/temp_kernel_val_2_2_reg_166_2> (without init value) has a constant value of 0 in block <system_image_filter_top_0_wrapper>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <image_filter_top_0/image_filter_U/Erode_16_16_1080_1920_U0/temp_kernel_val_2_2_reg_166_3> (without init value) has a constant value of 0 in block <system_image_filter_top_0_wrapper>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <image_filter_top_0/image_filter_U/Erode_16_16_1080_1920_U0/temp_kernel_val_2_2_reg_166_4> (without init value) has a constant value of 0 in block <system_image_filter_top_0_wrapper>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <image_filter_top_0/image_filter_U/Erode_16_16_1080_1920_U0/temp_kernel_val_2_2_reg_166_5> (without init value) has a constant value of 0 in block <system_image_filter_top_0_wrapper>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <image_filter_top_0/image_filter_U/Erode_16_16_1080_1920_U0/result_val2_2_i_reg_300_7> (without init value) has a constant value of 0 in block <system_image_filter_top_0_wrapper>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <image_filter_top_0/image_filter_U/Erode_16_16_1080_1920_U0/indvar_i_reg_408_31> (without init value) has a constant value of 0 in block <system_image_filter_top_0_wrapper>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <image_filter_top_0/image_filter_U/Erode_16_16_1080_1920_U0/indvar_i_reg_408_30> (without init value) has a constant value of 0 in block <system_image_filter_top_0_wrapper>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <image_filter_top_0/image_filter_U/Erode_16_16_1080_1920_U0/indvar_i_reg_408_29> (without init value) has a constant value of 0 in block <system_image_filter_top_0_wrapper>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <image_filter_top_0/image_filter_U/Erode_16_16_1080_1920_U0/indvar_i_reg_408_28> (without init value) has a constant value of 0 in block <system_image_filter_top_0_wrapper>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <image_filter_top_0/image_filter_U/Erode_16_16_1080_1920_U0/indvar_i_reg_408_27> (without init value) has a constant value of 0 in block <system_image_filter_top_0_wrapper>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <image_filter_top_0/image_filter_U/Erode_16_16_1080_1920_U0/indvar_i_reg_408_26> (without init value) has a constant value of 0 in block <system_image_filter_top_0_wrapper>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <image_filter_top_0/image_filter_U/Erode_16_16_1080_1920_U0/indvar_i_reg_408_25> (without init value) has a constant value of 0 in block <system_image_filter_top_0_wrapper>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <image_filter_top_0/image_filter_U/Erode_16_16_1080_1920_U0/indvar_i_reg_408_24> (without init value) has a constant value of 0 in block <system_image_filter_top_0_wrapper>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <image_filter_top_0/image_filter_U/Erode_16_16_1080_1920_U0/indvar_i_reg_408_23> (without init value) has a constant value of 0 in block <system_image_filter_top_0_wrapper>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <image_filter_top_0/image_filter_U/Erode_16_16_1080_1920_U0/indvar_i_reg_408_22> (without init value) has a constant value of 0 in block <system_image_filter_top_0_wrapper>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <image_filter_top_0/image_filter_U/Erode_16_16_1080_1920_U0/indvar_i_reg_408_21> (without init value) has a constant value of 0 in block <system_image_filter_top_0_wrapper>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <image_filter_top_0/image_filter_U/Erode_16_16_1080_1920_U0/result_val2_2_i_reg_300_1> (without init value) has a constant value of 0 in block <system_image_filter_top_0_wrapper>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <image_filter_top_0/image_filter_U/Erode_16_16_1080_1920_U0/result_val16_2_i_reg_336_7> (without init value) has a constant value of 0 in block <system_image_filter_top_0_wrapper>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <image_filter_top_0/image_filter_U/Erode_16_16_1080_1920_U0/temp_kernel_val_2_0_reg_130_7> (without init value) has a constant value of 0 in block <system_image_filter_top_0_wrapper>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <image_filter_top_0/image_filter_U/Erode_16_16_1080_1920_U0/temp_kernel_val_2_0_reg_130_6> (without init value) has a constant value of 0 in block <system_image_filter_top_0_wrapper>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <image_filter_top_0/image_filter_U/Erode_16_16_1080_1920_U0/temp_kernel_val_2_0_reg_130_5> (without init value) has a constant value of 0 in block <system_image_filter_top_0_wrapper>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <image_filter_top_0/image_filter_U/Erode_16_16_1080_1920_U0/temp_kernel_val_2_0_reg_130_4> (without init value) has a constant value of 0 in block <system_image_filter_top_0_wrapper>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <image_filter_top_0/image_filter_U/Erode_16_16_1080_1920_U0/temp_kernel_val_2_0_reg_130_3> (without init value) has a constant value of 0 in block <system_image_filter_top_0_wrapper>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <image_filter_top_0/image_filter_U/Erode_16_16_1080_1920_U0/temp_kernel_val_2_0_reg_130_2> (without init value) has a constant value of 0 in block <system_image_filter_top_0_wrapper>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <image_filter_top_0/image_filter_U/Erode_16_16_1080_1920_U0/temp_kernel_val_2_0_reg_130_1> (without init value) has a constant value of 0 in block <system_image_filter_top_0_wrapper>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <image_filter_top_0/image_filter_U/Erode_16_16_1080_1920_U0/result_val16_2_i_reg_336_6> (without init value) has a constant value of 0 in block <system_image_filter_top_0_wrapper>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <image_filter_top_0/image_filter_U/Erode_16_16_1080_1920_U0/result_val16_2_i_reg_336_5> (without init value) has a constant value of 0 in block <system_image_filter_top_0_wrapper>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <image_filter_top_0/image_filter_U/Erode_16_16_1080_1920_U0/result_val16_2_i_reg_336_4> (without init value) has a constant value of 0 in block <system_image_filter_top_0_wrapper>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <image_filter_top_0/image_filter_U/Erode_16_16_1080_1920_U0/result_val16_2_i_reg_336_3> (without init value) has a constant value of 0 in block <system_image_filter_top_0_wrapper>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <image_filter_top_0/image_filter_U/Erode_16_16_1080_1920_U0/result_val16_2_i_reg_336_2> (without init value) has a constant value of 0 in block <system_image_filter_top_0_wrapper>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <image_filter_top_0/image_filter_U/Erode_16_16_1080_1920_U0/result_val16_2_i_reg_336_1> (without init value) has a constant value of 0 in block <system_image_filter_top_0_wrapper>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <image_filter_top_0/image_filter_U/Erode_16_16_1080_1920_U0/result_val1520_2_i_reg_348_7> (without init value) has a constant value of 0 in block <system_image_filter_top_0_wrapper>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <image_filter_top_0/image_filter_U/Erode_16_16_1080_1920_U0/result_val1520_2_i_reg_348_6> (without init value) has a constant value of 0 in block <system_image_filter_top_0_wrapper>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <image_filter_top_0/image_filter_U/Erode_16_16_1080_1920_U0/result_val1520_2_i_reg_348_5> (without init value) has a constant value of 0 in block <system_image_filter_top_0_wrapper>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <image_filter_top_0/image_filter_U/Erode_16_16_1080_1920_U0/result_val1520_2_i_reg_348_4> (without init value) has a constant value of 0 in block <system_image_filter_top_0_wrapper>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <image_filter_top_0/image_filter_U/Erode_16_16_1080_1920_U0/result_val1520_2_i_reg_348_3> (without init value) has a constant value of 0 in block <system_image_filter_top_0_wrapper>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <image_filter_top_0/image_filter_U/Erode_16_16_1080_1920_U0/result_val1520_2_i_reg_348_2> (without init value) has a constant value of 0 in block <system_image_filter_top_0_wrapper>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <image_filter_top_0/image_filter_U/Erode_16_16_1080_1920_U0/result_val1520_2_i_reg_348_1> (without init value) has a constant value of 0 in block <system_image_filter_top_0_wrapper>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <image_filter_top_0/image_filter_U/Erode_16_16_1080_1920_U0/temp_kernel_val_2_2_reg_166_6> (without init value) has a constant value of 0 in block <system_image_filter_top_0_wrapper>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <image_filter_top_0/image_filter_U/Erode_16_16_1080_1920_U0/temp_kernel_val_2_2_reg_166_7> (without init value) has a constant value of 0 in block <system_image_filter_top_0_wrapper>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <image_filter_top_0/image_filter_U/Erode_16_16_1080_1920_U0/temp_kernel_val_2_1_reg_154_5> (without init value) has a constant value of 0 in block <system_image_filter_top_0_wrapper>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <image_filter_top_0/image_filter_U/Erode_16_16_1080_1920_U0/temp_kernel_val_2_1_reg_154_4> (without init value) has a constant value of 0 in block <system_image_filter_top_0_wrapper>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <image_filter_top_0/image_filter_U/Erode_16_16_1080_1920_U0/temp_kernel_val_2_1_reg_154_3> (without init value) has a constant value of 0 in block <system_image_filter_top_0_wrapper>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <image_filter_top_0/image_filter_U/Erode_16_16_1080_1920_U0/temp_kernel_val_2_1_reg_154_2> (without init value) has a constant value of 0 in block <system_image_filter_top_0_wrapper>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <image_filter_top_0/image_filter_U/Erode_16_16_1080_1920_U0/temp_kernel_val_2_1_reg_154_1> (without init value) has a constant value of 0 in block <system_image_filter_top_0_wrapper>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <image_filter_top_0/image_filter_U/Erode_16_16_1080_1920_U0/temp_kernel_val_1_0_reg_82_7> (without init value) has a constant value of 0 in block <system_image_filter_top_0_wrapper>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <image_filter_top_0/image_filter_U/Erode_16_16_1080_1920_U0/temp_kernel_val_1_0_reg_82_6> (without init value) has a constant value of 0 in block <system_image_filter_top_0_wrapper>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <image_filter_top_0/image_filter_U/Erode_16_16_1080_1920_U0/temp_kernel_val_1_0_reg_82_5> (without init value) has a constant value of 0 in block <system_image_filter_top_0_wrapper>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <image_filter_top_0/image_filter_U/Erode_16_16_1080_1920_U0/temp_kernel_val_1_0_reg_82_4> (without init value) has a constant value of 0 in block <system_image_filter_top_0_wrapper>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <image_filter_top_0/image_filter_U/Erode_16_16_1080_1920_U0/temp_kernel_val_1_0_reg_82_3> (without init value) has a constant value of 0 in block <system_image_filter_top_0_wrapper>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <image_filter_top_0/image_filter_U/Erode_16_16_1080_1920_U0/temp_kernel_val_1_0_reg_82_2> (without init value) has a constant value of 0 in block <system_image_filter_top_0_wrapper>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <image_filter_top_0/image_filter_U/Erode_16_16_1080_1920_U0/temp_kernel_val_1_0_reg_82_1> (without init value) has a constant value of 0 in block <system_image_filter_top_0_wrapper>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <image_filter_top_0/image_filter_U/Erode_16_16_1080_1920_U0/result_val2_2_i_reg_300_2> (without init value) has a constant value of 0 in block <system_image_filter_top_0_wrapper>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <image_filter_top_0/image_filter_U/Erode_16_16_1080_1920_U0/result_val2_2_i_reg_300_3> (without init value) has a constant value of 0 in block <system_image_filter_top_0_wrapper>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <image_filter_top_0/image_filter_U/Erode_16_16_1080_1920_U0/result_val2_2_i_reg_300_4> (without init value) has a constant value of 0 in block <system_image_filter_top_0_wrapper>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <image_filter_top_0/image_filter_U/Erode_16_16_1080_1920_U0/result_val2_2_i_reg_300_5> (without init value) has a constant value of 0 in block <system_image_filter_top_0_wrapper>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <image_filter_top_0/image_filter_U/Erode_16_16_1080_1920_U0/result_val2_2_i_reg_300_6> (without init value) has a constant value of 0 in block <system_image_filter_top_0_wrapper>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <image_filter_top_0/image_filter_U/Erode_16_16_1080_1920_U0/temp_kernel_val_0_0_reg_142_1> (without init value) has a constant value of 0 in block <system_image_filter_top_0_wrapper>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <image_filter_top_0/image_filter_U/Erode_16_16_1080_1920_U0/temp_kernel_val_0_0_reg_142_2> (without init value) has a constant value of 0 in block <system_image_filter_top_0_wrapper>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <image_filter_top_0/image_filter_U/Erode_16_16_1080_1920_U0/temp_kernel_val_0_0_reg_142_7> (without init value) has a constant value of 0 in block <system_image_filter_top_0_wrapper>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <image_filter_top_0/image_filter_U/Erode_16_16_1080_1920_U0/temp_kernel_val_0_0_reg_142_6> (without init value) has a constant value of 0 in block <system_image_filter_top_0_wrapper>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <image_filter_top_0/image_filter_U/Erode_16_16_1080_1920_U0/temp_kernel_val_0_0_reg_142_5> (without init value) has a constant value of 0 in block <system_image_filter_top_0_wrapper>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <image_filter_top_0/image_filter_U/Erode_16_16_1080_1920_U0/temp_kernel_val_0_0_reg_142_4> (without init value) has a constant value of 0 in block <system_image_filter_top_0_wrapper>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <image_filter_top_0/image_filter_U/Erode_16_16_1080_1920_U0/temp_kernel_val_0_0_reg_142_3> (without init value) has a constant value of 0 in block <system_image_filter_top_0_wrapper>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <image_filter_top_0/image_filter_U/Erode_16_16_1080_1920_U0/temp_kernel_val_0_2_reg_70_7> (without init value) has a constant value of 0 in block <system_image_filter_top_0_wrapper>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <image_filter_top_0/image_filter_U/Erode_16_16_1080_1920_U0/temp_kernel_val_0_2_reg_70_6> (without init value) has a constant value of 0 in block <system_image_filter_top_0_wrapper>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <image_filter_top_0/image_filter_U/Erode_16_16_1080_1920_U0/temp_kernel_val_0_2_reg_70_5> (without init value) has a constant value of 0 in block <system_image_filter_top_0_wrapper>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <image_filter_top_0/image_filter_U/Erode_16_16_1080_1920_U0/temp_kernel_val_0_2_reg_70_4> (without init value) has a constant value of 0 in block <system_image_filter_top_0_wrapper>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <image_filter_top_0/image_filter_U/Erode_16_16_1080_1920_U0/temp_kernel_val_0_2_reg_70_3> (without init value) has a constant value of 0 in block <system_image_filter_top_0_wrapper>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <image_filter_top_0/image_filter_U/Erode_16_16_1080_1920_U0/temp_kernel_val_0_2_reg_70_2> (without init value) has a constant value of 0 in block <system_image_filter_top_0_wrapper>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <image_filter_top_0/image_filter_U/Erode_16_16_1080_1920_U0/temp_kernel_val_0_2_reg_70_1> (without init value) has a constant value of 0 in block <system_image_filter_top_0_wrapper>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <image_filter_top_0/image_filter_U/Erode_16_16_1080_1920_U0/temp_kernel_val_0_1_reg_106_7> (without init value) has a constant value of 0 in block <system_image_filter_top_0_wrapper>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <image_filter_top_0/image_filter_U/Erode_16_16_1080_1920_U0/temp_kernel_val_0_1_reg_106_6> (without init value) has a constant value of 0 in block <system_image_filter_top_0_wrapper>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <image_filter_top_0/image_filter_U/Erode_16_16_1080_1920_U0/temp_kernel_val_0_1_reg_106_5> (without init value) has a constant value of 0 in block <system_image_filter_top_0_wrapper>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <image_filter_top_0/image_filter_U/Erode_16_16_1080_1920_U0/temp_kernel_val_0_1_reg_106_4> (without init value) has a constant value of 0 in block <system_image_filter_top_0_wrapper>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <image_filter_top_0/image_filter_U/Erode_16_16_1080_1920_U0/temp_kernel_val_0_1_reg_106_3> (without init value) has a constant value of 0 in block <system_image_filter_top_0_wrapper>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <image_filter_top_0/image_filter_U/Erode_16_16_1080_1920_U0/temp_kernel_val_0_1_reg_106_2> (without init value) has a constant value of 0 in block <system_image_filter_top_0_wrapper>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <image_filter_top_0/image_filter_U/Erode_16_16_1080_1920_U0/temp_kernel_val_0_1_reg_106_1> (without init value) has a constant value of 0 in block <system_image_filter_top_0_wrapper>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <image_filter_top_0/image_filter_U/Erode_16_16_1080_1920_U0/temp_kernel_val_1_2_reg_118_7> (without init value) has a constant value of 0 in block <system_image_filter_top_0_wrapper>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <image_filter_top_0/image_filter_U/Erode_16_16_1080_1920_U0/temp_kernel_val_1_2_reg_118_6> (without init value) has a constant value of 0 in block <system_image_filter_top_0_wrapper>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <image_filter_top_0/image_filter_U/Erode_16_16_1080_1920_U0/temp_kernel_val_1_2_reg_118_1> (without init value) has a constant value of 0 in block <system_image_filter_top_0_wrapper>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <image_filter_top_0/image_filter_U/Erode_16_16_1080_1920_U0/temp_kernel_val_1_2_reg_118_2> (without init value) has a constant value of 0 in block <system_image_filter_top_0_wrapper>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <image_filter_top_0/image_filter_U/Erode_16_16_1080_1920_U0/temp_kernel_val_1_2_reg_118_3> (without init value) has a constant value of 0 in block <system_image_filter_top_0_wrapper>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <image_filter_top_0/image_filter_U/Erode_16_16_1080_1920_U0/temp_kernel_val_1_2_reg_118_4> (without init value) has a constant value of 0 in block <system_image_filter_top_0_wrapper>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <image_filter_top_0/image_filter_U/Erode_16_16_1080_1920_U0/temp_kernel_val_1_2_reg_118_5> (without init value) has a constant value of 0 in block <system_image_filter_top_0_wrapper>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1898 - Due to constant pushing, FF/Latch <image_filter_top_0/image_filter_U/Erode_16_16_1080_1920_U0/indvar_next_i_reg_1177_0> is unconnected in block <system_image_filter_top_0_wrapper>.
INFO:Xst:2261 - The FF/Latch <image_filter_top_0/image_filter_U/init_U0/ap_return_3_preg_10> in Unit <system_image_filter_top_0_wrapper> is equivalent to the following FF/Latch, which will be removed : <image_filter_top_0/image_filter_U/init_U0/ap_return_2_preg_10> 
INFO:Xst:2261 - The FF/Latch <image_filter_top_0/INPUT_STREAM_if_U/input_V_data_V_fifo/index_0> in Unit <system_image_filter_top_0_wrapper> is equivalent to the following 6 FFs/Latches, which will be removed : <image_filter_top_0/INPUT_STREAM_if_U/input_V_strb_V_fifo/index_0> <image_filter_top_0/INPUT_STREAM_if_U/input_V_keep_V_fifo/index_0> <image_filter_top_0/INPUT_STREAM_if_U/input_V_dest_V_fifo/index_0> <image_filter_top_0/INPUT_STREAM_if_U/input_V_id_V_fifo/index_0> <image_filter_top_0/INPUT_STREAM_if_U/input_V_last_V_fifo/index_0> <image_filter_top_0/INPUT_STREAM_if_U/input_V_user_V_fifo/index_0> 
INFO:Xst:2261 - The FF/Latch <image_filter_top_0/image_filter_U/Erode_16_16_1080_1920_U0/grp_filter_opr_erode_kernel_16_16_unsigned_char_int_1080_1920_3_3_s_fu_420/heightloop_cast59_cast_reg_2969_12> in Unit <system_image_filter_top_0_wrapper> is equivalent to the following FF/Latch, which will be removed : <image_filter_top_0/image_filter_U/Erode_16_16_1080_1920_U0/grp_filter_opr_erode_kernel_16_16_unsigned_char_int_1080_1920_3_3_s_fu_420/ref_reg_2987_0> 
INFO:Xst:2261 - The FF/Latch <image_filter_top_0/image_filter_U/init_U0/ap_return_3_preg_11> in Unit <system_image_filter_top_0_wrapper> is equivalent to the following FF/Latch, which will be removed : <image_filter_top_0/image_filter_U/init_U0/ap_return_2_preg_11> 
INFO:Xst:2261 - The FF/Latch <image_filter_top_0/INPUT_STREAM_if_U/input_V_data_V_fifo/index_1> in Unit <system_image_filter_top_0_wrapper> is equivalent to the following 6 FFs/Latches, which will be removed : <image_filter_top_0/INPUT_STREAM_if_U/input_V_strb_V_fifo/index_1> <image_filter_top_0/INPUT_STREAM_if_U/input_V_keep_V_fifo/index_1> <image_filter_top_0/INPUT_STREAM_if_U/input_V_dest_V_fifo/index_1> <image_filter_top_0/INPUT_STREAM_if_U/input_V_id_V_fifo/index_1> <image_filter_top_0/INPUT_STREAM_if_U/input_V_last_V_fifo/index_1> <image_filter_top_0/INPUT_STREAM_if_U/input_V_user_V_fifo/index_1> 
INFO:Xst:2261 - The FF/Latch <image_filter_top_0/INPUT_STREAM_if_U/input_V_data_V_fifo/index_2> in Unit <system_image_filter_top_0_wrapper> is equivalent to the following 6 FFs/Latches, which will be removed : <image_filter_top_0/INPUT_STREAM_if_U/input_V_strb_V_fifo/index_2> <image_filter_top_0/INPUT_STREAM_if_U/input_V_keep_V_fifo/index_2> <image_filter_top_0/INPUT_STREAM_if_U/input_V_dest_V_fifo/index_2> <image_filter_top_0/INPUT_STREAM_if_U/input_V_id_V_fifo/index_2> <image_filter_top_0/INPUT_STREAM_if_U/input_V_last_V_fifo/index_2> <image_filter_top_0/INPUT_STREAM_if_U/input_V_user_V_fifo/index_2> 
INFO:Xst:2261 - The FF/Latch <image_filter_top_0/INPUT_STREAM_if_U/input_V_data_V_fifo/index_3> in Unit <system_image_filter_top_0_wrapper> is equivalent to the following 6 FFs/Latches, which will be removed : <image_filter_top_0/INPUT_STREAM_if_U/input_V_strb_V_fifo/index_3> <image_filter_top_0/INPUT_STREAM_if_U/input_V_keep_V_fifo/index_3> <image_filter_top_0/INPUT_STREAM_if_U/input_V_dest_V_fifo/index_3> <image_filter_top_0/INPUT_STREAM_if_U/input_V_id_V_fifo/index_3> <image_filter_top_0/INPUT_STREAM_if_U/input_V_last_V_fifo/index_3> <image_filter_top_0/INPUT_STREAM_if_U/input_V_user_V_fifo/index_3> 
INFO:Xst:2261 - The FF/Latch <image_filter_top_0/image_filter_U/img_0_rows_V/mOutPtr_0> in Unit <system_image_filter_top_0_wrapper> is equivalent to the following FF/Latch, which will be removed : <image_filter_top_0/image_filter_U/img_0_cols_V/mOutPtr_0> 
INFO:Xst:2261 - The FF/Latch <image_filter_top_0/image_filter_U/img_0_rows_V/mOutPtr_1> in Unit <system_image_filter_top_0_wrapper> is equivalent to the following FF/Latch, which will be removed : <image_filter_top_0/image_filter_U/img_0_cols_V/mOutPtr_1> 
INFO:Xst:2261 - The FF/Latch <image_filter_top_0/image_filter_U/img_0_rows_V/mOutPtr_2> in Unit <system_image_filter_top_0_wrapper> is equivalent to the following FF/Latch, which will be removed : <image_filter_top_0/image_filter_U/img_0_cols_V/mOutPtr_2> 
INFO:Xst:2261 - The FF/Latch <image_filter_top_0/INPUT_STREAM_if_U/input_V_data_V_fifo/full> in Unit <system_image_filter_top_0_wrapper> is equivalent to the following 6 FFs/Latches, which will be removed : <image_filter_top_0/INPUT_STREAM_if_U/input_V_strb_V_fifo/full> <image_filter_top_0/INPUT_STREAM_if_U/input_V_keep_V_fifo/full> <image_filter_top_0/INPUT_STREAM_if_U/input_V_dest_V_fifo/full> <image_filter_top_0/INPUT_STREAM_if_U/input_V_id_V_fifo/full> <image_filter_top_0/INPUT_STREAM_if_U/input_V_last_V_fifo/full> <image_filter_top_0/INPUT_STREAM_if_U/input_V_user_V_fifo/full> 
INFO:Xst:2261 - The FF/Latch <image_filter_top_0/image_filter_U/init_U0/ap_return_1_preg_10> in Unit <system_image_filter_top_0_wrapper> is equivalent to the following FF/Latch, which will be removed : <image_filter_top_0/image_filter_U/init_U0/ap_return_0_preg_10> 
INFO:Xst:2261 - The FF/Latch <image_filter_top_0/image_filter_U/init_U0/ap_return_1_preg_11> in Unit <system_image_filter_top_0_wrapper> is equivalent to the following FF/Latch, which will be removed : <image_filter_top_0/image_filter_U/init_U0/ap_return_0_preg_11> 
INFO:Xst:2261 - The FF/Latch <image_filter_top_0/image_filter_U/init_U0/ap_return_3_preg_0> in Unit <system_image_filter_top_0_wrapper> is equivalent to the following FF/Latch, which will be removed : <image_filter_top_0/image_filter_U/init_U0/ap_return_2_preg_0> 
INFO:Xst:2261 - The FF/Latch <image_filter_top_0/image_filter_U/init_U0/ap_return_3_preg_1> in Unit <system_image_filter_top_0_wrapper> is equivalent to the following FF/Latch, which will be removed : <image_filter_top_0/image_filter_U/init_U0/ap_return_2_preg_1> 
INFO:Xst:2261 - The FF/Latch <image_filter_top_0/image_filter_U/init_U0/ap_return_3_preg_2> in Unit <system_image_filter_top_0_wrapper> is equivalent to the following FF/Latch, which will be removed : <image_filter_top_0/image_filter_U/init_U0/ap_return_2_preg_2> 
INFO:Xst:2261 - The FF/Latch <image_filter_top_0/image_filter_U/init_U0/ap_return_3_preg_3> in Unit <system_image_filter_top_0_wrapper> is equivalent to the following FF/Latch, which will be removed : <image_filter_top_0/image_filter_U/init_U0/ap_return_2_preg_3> 
INFO:Xst:2261 - The FF/Latch <image_filter_top_0/image_filter_U/img_0_rows_V/internal_full_n> in Unit <system_image_filter_top_0_wrapper> is equivalent to the following FF/Latch, which will be removed : <image_filter_top_0/image_filter_U/img_0_cols_V/internal_full_n> 
INFO:Xst:2261 - The FF/Latch <image_filter_top_0/image_filter_U/init_U0/ap_return_3_preg_4> in Unit <system_image_filter_top_0_wrapper> is equivalent to the following FF/Latch, which will be removed : <image_filter_top_0/image_filter_U/init_U0/ap_return_2_preg_4> 
INFO:Xst:2261 - The FF/Latch <image_filter_top_0/image_filter_U/init_U0/ap_return_3_preg_5> in Unit <system_image_filter_top_0_wrapper> is equivalent to the following FF/Latch, which will be removed : <image_filter_top_0/image_filter_U/init_U0/ap_return_2_preg_5> 
INFO:Xst:2261 - The FF/Latch <image_filter_top_0/image_filter_U/init_U0/ap_return_3_preg_6> in Unit <system_image_filter_top_0_wrapper> is equivalent to the following FF/Latch, which will be removed : <image_filter_top_0/image_filter_U/init_U0/ap_return_2_preg_6> 
INFO:Xst:2261 - The FF/Latch <image_filter_top_0/image_filter_U/init_U0/ap_return_3_preg_7> in Unit <system_image_filter_top_0_wrapper> is equivalent to the following FF/Latch, which will be removed : <image_filter_top_0/image_filter_U/init_U0/ap_return_2_preg_7> 
INFO:Xst:2261 - The FF/Latch <image_filter_top_0/image_filter_U/img_0_rows_V/internal_empty_n> in Unit <system_image_filter_top_0_wrapper> is equivalent to the following FF/Latch, which will be removed : <image_filter_top_0/image_filter_U/img_0_cols_V/internal_empty_n> 
INFO:Xst:2261 - The FF/Latch <image_filter_top_0/image_filter_U/init_U0/ap_return_3_preg_8> in Unit <system_image_filter_top_0_wrapper> is equivalent to the following FF/Latch, which will be removed : <image_filter_top_0/image_filter_U/init_U0/ap_return_2_preg_8> 
INFO:Xst:2261 - The FF/Latch <image_filter_top_0/image_filter_U/ap_reg_ready_img_0_rows_V_channel_full_n> in Unit <system_image_filter_top_0_wrapper> is equivalent to the following FF/Latch, which will be removed : <image_filter_top_0/image_filter_U/ap_reg_ready_img_0_cols_V_channel_full_n> 
INFO:Xst:2261 - The FF/Latch <image_filter_top_0/image_filter_U/init_U0/ap_return_3_preg_9> in Unit <system_image_filter_top_0_wrapper> is equivalent to the following FF/Latch, which will be removed : <image_filter_top_0/image_filter_U/init_U0/ap_return_2_preg_9> 
INFO:Xst:2261 - The FF/Latch <image_filter_top_0/OUTPUT_STREAM_if_U/output_V_data_V_fifo/index_0> in Unit <system_image_filter_top_0_wrapper> is equivalent to the following 6 FFs/Latches, which will be removed : <image_filter_top_0/OUTPUT_STREAM_if_U/output_V_strb_V_fifo/index_0> <image_filter_top_0/OUTPUT_STREAM_if_U/output_V_keep_V_fifo/index_0> <image_filter_top_0/OUTPUT_STREAM_if_U/output_V_dest_V_fifo/index_0> <image_filter_top_0/OUTPUT_STREAM_if_U/output_V_id_V_fifo/index_0> <image_filter_top_0/OUTPUT_STREAM_if_U/output_V_last_V_fifo/index_0> <image_filter_top_0/OUTPUT_STREAM_if_U/output_V_user_V_fifo/index_0> 
INFO:Xst:2261 - The FF/Latch <image_filter_top_0/OUTPUT_STREAM_if_U/output_V_data_V_fifo/index_1> in Unit <system_image_filter_top_0_wrapper> is equivalent to the following 6 FFs/Latches, which will be removed : <image_filter_top_0/OUTPUT_STREAM_if_U/output_V_strb_V_fifo/index_1> <image_filter_top_0/OUTPUT_STREAM_if_U/output_V_keep_V_fifo/index_1> <image_filter_top_0/OUTPUT_STREAM_if_U/output_V_dest_V_fifo/index_1> <image_filter_top_0/OUTPUT_STREAM_if_U/output_V_id_V_fifo/index_1> <image_filter_top_0/OUTPUT_STREAM_if_U/output_V_last_V_fifo/index_1> <image_filter_top_0/OUTPUT_STREAM_if_U/output_V_user_V_fifo/index_1> 
INFO:Xst:2261 - The FF/Latch <image_filter_top_0/OUTPUT_STREAM_if_U/output_V_data_V_fifo/index_2> in Unit <system_image_filter_top_0_wrapper> is equivalent to the following 6 FFs/Latches, which will be removed : <image_filter_top_0/OUTPUT_STREAM_if_U/output_V_strb_V_fifo/index_2> <image_filter_top_0/OUTPUT_STREAM_if_U/output_V_keep_V_fifo/index_2> <image_filter_top_0/OUTPUT_STREAM_if_U/output_V_dest_V_fifo/index_2> <image_filter_top_0/OUTPUT_STREAM_if_U/output_V_id_V_fifo/index_2> <image_filter_top_0/OUTPUT_STREAM_if_U/output_V_last_V_fifo/index_2> <image_filter_top_0/OUTPUT_STREAM_if_U/output_V_user_V_fifo/index_2> 
INFO:Xst:2261 - The FF/Latch <image_filter_top_0/OUTPUT_STREAM_if_U/output_V_data_V_fifo/index_3> in Unit <system_image_filter_top_0_wrapper> is equivalent to the following 6 FFs/Latches, which will be removed : <image_filter_top_0/OUTPUT_STREAM_if_U/output_V_strb_V_fifo/index_3> <image_filter_top_0/OUTPUT_STREAM_if_U/output_V_keep_V_fifo/index_3> <image_filter_top_0/OUTPUT_STREAM_if_U/output_V_dest_V_fifo/index_3> <image_filter_top_0/OUTPUT_STREAM_if_U/output_V_id_V_fifo/index_3> <image_filter_top_0/OUTPUT_STREAM_if_U/output_V_last_V_fifo/index_3> <image_filter_top_0/OUTPUT_STREAM_if_U/output_V_user_V_fifo/index_3> 
INFO:Xst:2261 - The FF/Latch <image_filter_top_0/image_filter_U/img_1_data_stream_0_V/internal_empty_n> in Unit <system_image_filter_top_0_wrapper> is equivalent to the following 2 FFs/Latches, which will be removed : <image_filter_top_0/image_filter_U/img_1_data_stream_1_V/internal_empty_n> <image_filter_top_0/image_filter_U/img_1_data_stream_2_V/internal_empty_n> 
INFO:Xst:2261 - The FF/Latch <image_filter_top_0/INPUT_STREAM_if_U/input_V_data_V_fifo/empty> in Unit <system_image_filter_top_0_wrapper> is equivalent to the following 6 FFs/Latches, which will be removed : <image_filter_top_0/INPUT_STREAM_if_U/input_V_strb_V_fifo/empty> <image_filter_top_0/INPUT_STREAM_if_U/input_V_keep_V_fifo/empty> <image_filter_top_0/INPUT_STREAM_if_U/input_V_dest_V_fifo/empty> <image_filter_top_0/INPUT_STREAM_if_U/input_V_id_V_fifo/empty> <image_filter_top_0/INPUT_STREAM_if_U/input_V_last_V_fifo/empty> <image_filter_top_0/INPUT_STREAM_if_U/input_V_user_V_fifo/empty> 
INFO:Xst:2261 - The FF/Latch <image_filter_top_0/image_filter_U/img_0_data_stream_0_V/internal_empty_n> in Unit <system_image_filter_top_0_wrapper> is equivalent to the following 2 FFs/Latches, which will be removed : <image_filter_top_0/image_filter_U/img_0_data_stream_1_V/internal_empty_n> <image_filter_top_0/image_filter_U/img_0_data_stream_2_V/internal_empty_n> 
INFO:Xst:2261 - The FF/Latch <image_filter_top_0/OUTPUT_STREAM_if_U/output_V_data_V_fifo/empty> in Unit <system_image_filter_top_0_wrapper> is equivalent to the following 6 FFs/Latches, which will be removed : <image_filter_top_0/OUTPUT_STREAM_if_U/output_V_strb_V_fifo/empty> <image_filter_top_0/OUTPUT_STREAM_if_U/output_V_keep_V_fifo/empty> <image_filter_top_0/OUTPUT_STREAM_if_U/output_V_dest_V_fifo/empty> <image_filter_top_0/OUTPUT_STREAM_if_U/output_V_id_V_fifo/empty> <image_filter_top_0/OUTPUT_STREAM_if_U/output_V_last_V_fifo/empty> <image_filter_top_0/OUTPUT_STREAM_if_U/output_V_user_V_fifo/empty> 
INFO:Xst:2261 - The FF/Latch <image_filter_top_0/image_filter_U/ap_reg_ready_img_0_rows_V_full_n> in Unit <system_image_filter_top_0_wrapper> is equivalent to the following FF/Latch, which will be removed : <image_filter_top_0/image_filter_U/ap_reg_ready_img_0_cols_V_full_n> 
INFO:Xst:2261 - The FF/Latch <image_filter_top_0/OUTPUT_STREAM_if_U/output_V_data_V_fifo/full> in Unit <system_image_filter_top_0_wrapper> is equivalent to the following 6 FFs/Latches, which will be removed : <image_filter_top_0/OUTPUT_STREAM_if_U/output_V_strb_V_fifo/full> <image_filter_top_0/OUTPUT_STREAM_if_U/output_V_keep_V_fifo/full> <image_filter_top_0/OUTPUT_STREAM_if_U/output_V_dest_V_fifo/full> <image_filter_top_0/OUTPUT_STREAM_if_U/output_V_id_V_fifo/full> <image_filter_top_0/OUTPUT_STREAM_if_U/output_V_last_V_fifo/full> <image_filter_top_0/OUTPUT_STREAM_if_U/output_V_user_V_fifo/full> 
INFO:Xst:2261 - The FF/Latch <image_filter_top_0/image_filter_U/img_0_data_stream_0_V/mOutPtr_0> in Unit <system_image_filter_top_0_wrapper> is equivalent to the following 2 FFs/Latches, which will be removed : <image_filter_top_0/image_filter_U/img_0_data_stream_1_V/mOutPtr_0> <image_filter_top_0/image_filter_U/img_0_data_stream_2_V/mOutPtr_0> 
INFO:Xst:2261 - The FF/Latch <image_filter_top_0/image_filter_U/img_0_data_stream_0_V/mOutPtr_1> in Unit <system_image_filter_top_0_wrapper> is equivalent to the following 2 FFs/Latches, which will be removed : <image_filter_top_0/image_filter_U/img_0_data_stream_1_V/mOutPtr_1> <image_filter_top_0/image_filter_U/img_0_data_stream_2_V/mOutPtr_1> 
INFO:Xst:2261 - The FF/Latch <image_filter_top_0/image_filter_U/img_0_data_stream_0_V/internal_full_n> in Unit <system_image_filter_top_0_wrapper> is equivalent to the following 2 FFs/Latches, which will be removed : <image_filter_top_0/image_filter_U/img_0_data_stream_1_V/internal_full_n> <image_filter_top_0/image_filter_U/img_0_data_stream_2_V/internal_full_n> 
INFO:Xst:2261 - The FF/Latch <image_filter_top_0/image_filter_U/img_1_data_stream_0_V/internal_full_n> in Unit <system_image_filter_top_0_wrapper> is equivalent to the following 2 FFs/Latches, which will be removed : <image_filter_top_0/image_filter_U/img_1_data_stream_1_V/internal_full_n> <image_filter_top_0/image_filter_U/img_1_data_stream_2_V/internal_full_n> 
INFO:Xst:2261 - The FF/Latch <image_filter_top_0/image_filter_U/img_0_rows_V_channel/internal_empty_n> in Unit <system_image_filter_top_0_wrapper> is equivalent to the following FF/Latch, which will be removed : <image_filter_top_0/image_filter_U/img_0_cols_V_channel/internal_empty_n> 
INFO:Xst:2261 - The FF/Latch <image_filter_top_0/image_filter_U/Erode_16_16_1080_1920_U0/ap_CS_fsm_FSM_FFd5> in Unit <system_image_filter_top_0_wrapper> is equivalent to the following FF/Latch, which will be removed : <image_filter_top_0/image_filter_U/Erode_16_16_1080_1920_U0/grp_filter_opr_erode_kernel_16_16_unsigned_char_int_1080_1920_3_3_s_fu_420_ap_start_ap_start_reg> 
INFO:Xst:2261 - The FF/Latch <image_filter_top_0/image_filter_U/img_1_data_stream_0_V/mOutPtr_0> in Unit <system_image_filter_top_0_wrapper> is equivalent to the following 2 FFs/Latches, which will be removed : <image_filter_top_0/image_filter_U/img_1_data_stream_1_V/mOutPtr_0> <image_filter_top_0/image_filter_U/img_1_data_stream_2_V/mOutPtr_0> 
INFO:Xst:2261 - The FF/Latch <image_filter_top_0/image_filter_U/img_1_data_stream_0_V/mOutPtr_1> in Unit <system_image_filter_top_0_wrapper> is equivalent to the following 2 FFs/Latches, which will be removed : <image_filter_top_0/image_filter_U/img_1_data_stream_1_V/mOutPtr_1> <image_filter_top_0/image_filter_U/img_1_data_stream_2_V/mOutPtr_1> 
INFO:Xst:2261 - The FF/Latch <image_filter_top_0/image_filter_U/init_U0/ap_return_1_preg_0> in Unit <system_image_filter_top_0_wrapper> is equivalent to the following FF/Latch, which will be removed : <image_filter_top_0/image_filter_U/init_U0/ap_return_0_preg_0> 
INFO:Xst:2261 - The FF/Latch <image_filter_top_0/image_filter_U/init_U0/ap_return_1_preg_1> in Unit <system_image_filter_top_0_wrapper> is equivalent to the following FF/Latch, which will be removed : <image_filter_top_0/image_filter_U/init_U0/ap_return_0_preg_1> 
INFO:Xst:2261 - The FF/Latch <image_filter_top_0/image_filter_U/init_U0/ap_return_1_preg_2> in Unit <system_image_filter_top_0_wrapper> is equivalent to the following FF/Latch, which will be removed : <image_filter_top_0/image_filter_U/init_U0/ap_return_0_preg_2> 
INFO:Xst:2261 - The FF/Latch <image_filter_top_0/image_filter_U/init_U0/ap_return_1_preg_3> in Unit <system_image_filter_top_0_wrapper> is equivalent to the following FF/Latch, which will be removed : <image_filter_top_0/image_filter_U/init_U0/ap_return_0_preg_3> 
INFO:Xst:2261 - The FF/Latch <image_filter_top_0/image_filter_U/img_1_rows_V/internal_full_n> in Unit <system_image_filter_top_0_wrapper> is equivalent to the following FF/Latch, which will be removed : <image_filter_top_0/image_filter_U/img_1_cols_V/internal_full_n> 
INFO:Xst:2261 - The FF/Latch <image_filter_top_0/image_filter_U/img_1_rows_V/internal_empty_n> in Unit <system_image_filter_top_0_wrapper> is equivalent to the following FF/Latch, which will be removed : <image_filter_top_0/image_filter_U/img_1_cols_V/internal_empty_n> 
INFO:Xst:2261 - The FF/Latch <image_filter_top_0/image_filter_U/init_U0/ap_return_1_preg_4> in Unit <system_image_filter_top_0_wrapper> is equivalent to the following FF/Latch, which will be removed : <image_filter_top_0/image_filter_U/init_U0/ap_return_0_preg_4> 
INFO:Xst:2261 - The FF/Latch <image_filter_top_0/image_filter_U/init_U0/ap_return_1_preg_5> in Unit <system_image_filter_top_0_wrapper> is equivalent to the following FF/Latch, which will be removed : <image_filter_top_0/image_filter_U/init_U0/ap_return_0_preg_5> 
INFO:Xst:2261 - The FF/Latch <image_filter_top_0/image_filter_U/init_U0/ap_return_1_preg_6> in Unit <system_image_filter_top_0_wrapper> is equivalent to the following FF/Latch, which will be removed : <image_filter_top_0/image_filter_U/init_U0/ap_return_0_preg_6> 
INFO:Xst:2261 - The FF/Latch <image_filter_top_0/image_filter_U/init_U0/ap_return_1_preg_7> in Unit <system_image_filter_top_0_wrapper> is equivalent to the following FF/Latch, which will be removed : <image_filter_top_0/image_filter_U/init_U0/ap_return_0_preg_7> 
INFO:Xst:2261 - The FF/Latch <image_filter_top_0/image_filter_U/init_U0/ap_return_1_preg_8> in Unit <system_image_filter_top_0_wrapper> is equivalent to the following FF/Latch, which will be removed : <image_filter_top_0/image_filter_U/init_U0/ap_return_0_preg_8> 
INFO:Xst:2261 - The FF/Latch <image_filter_top_0/image_filter_U/init_U0/ap_return_1_preg_9> in Unit <system_image_filter_top_0_wrapper> is equivalent to the following FF/Latch, which will be removed : <image_filter_top_0/image_filter_U/init_U0/ap_return_0_preg_9> 
INFO:Xst:2261 - The FF/Latch <image_filter_top_0/image_filter_U/img_1_rows_V/mOutPtr_0> in Unit <system_image_filter_top_0_wrapper> is equivalent to the following FF/Latch, which will be removed : <image_filter_top_0/image_filter_U/img_1_cols_V/mOutPtr_0> 
INFO:Xst:2261 - The FF/Latch <image_filter_top_0/image_filter_U/img_1_rows_V/mOutPtr_1> in Unit <system_image_filter_top_0_wrapper> is equivalent to the following FF/Latch, which will be removed : <image_filter_top_0/image_filter_U/img_1_cols_V/mOutPtr_1> 
INFO:Xst:2261 - The FF/Latch <image_filter_top_0/image_filter_U/img_1_rows_V/mOutPtr_2> in Unit <system_image_filter_top_0_wrapper> is equivalent to the following FF/Latch, which will be removed : <image_filter_top_0/image_filter_U/img_1_cols_V/mOutPtr_2> 
INFO:Xst:2261 - The FF/Latch <image_filter_top_0/image_filter_U/img_0_rows_V_channel/mOutPtr_0> in Unit <system_image_filter_top_0_wrapper> is equivalent to the following FF/Latch, which will be removed : <image_filter_top_0/image_filter_U/img_0_cols_V_channel/mOutPtr_0> 
INFO:Xst:2261 - The FF/Latch <image_filter_top_0/image_filter_U/img_0_rows_V_channel/mOutPtr_1> in Unit <system_image_filter_top_0_wrapper> is equivalent to the following FF/Latch, which will be removed : <image_filter_top_0/image_filter_U/img_0_cols_V_channel/mOutPtr_1> 
INFO:Xst:2261 - The FF/Latch <image_filter_top_0/image_filter_U/img_0_rows_V_channel/mOutPtr_2> in Unit <system_image_filter_top_0_wrapper> is equivalent to the following FF/Latch, which will be removed : <image_filter_top_0/image_filter_U/img_0_cols_V_channel/mOutPtr_2> 
INFO:Xst:2261 - The FF/Latch <image_filter_top_0/image_filter_U/Erode_16_16_1080_1920_U0/grp_filter_opr_erode_kernel_16_16_unsigned_char_int_1080_1920_3_3_s_fu_420/tmp_9_reg_3092_0> in Unit <system_image_filter_top_0_wrapper> is equivalent to the following 2 FFs/Latches, which will be removed : <image_filter_top_0/image_filter_U/Erode_16_16_1080_1920_U0/grp_filter_opr_erode_kernel_16_16_unsigned_char_int_1080_1920_3_3_s_fu_420/tmp_s_reg_3006_0> <image_filter_top_0/image_filter_U/Erode_16_16_1080_1920_U0/grp_filter_opr_erode_kernel_16_16_unsigned_char_int_1080_1920_3_3_s_fu_420/tmp_1_reg_3017_0> 
INFO:Xst:2261 - The FF/Latch <image_filter_top_0/image_filter_U/img_0_rows_V_channel/internal_full_n> in Unit <system_image_filter_top_0_wrapper> is equivalent to the following FF/Latch, which will be removed : <image_filter_top_0/image_filter_U/img_0_cols_V_channel/internal_full_n> 

Mapping all equations...
Building and optimizing final netlist ...
Found area constraint ratio of 100 (+ 0) on block system_image_filter_top_0_wrapper, actual ratio is 5.
FlipFlop image_filter_top_0/image_filter_U/Erode_16_16_1080_1920_U0/grp_filter_opr_erode_kernel_16_16_unsigned_char_int_1080_1920_3_3_s_fu_420/ap_CS_fsm_FSM_FFd1 has been replicated 1 time(s)
FlipFlop image_filter_top_0/image_filter_U/Erode_16_16_1080_1920_U0/grp_filter_opr_erode_kernel_16_16_unsigned_char_int_1080_1920_3_3_s_fu_420/ap_CS_fsm_FSM_FFd2 has been replicated 1 time(s)
FlipFlop image_filter_top_0/image_filter_U/Erode_16_16_1080_1920_U0/grp_filter_opr_erode_kernel_16_16_unsigned_char_int_1080_1920_3_3_s_fu_420/ap_CS_fsm_FSM_FFd3 has been replicated 2 time(s)

Final Macro Processing ...

Processing Unit <system_image_filter_top_0_wrapper> :
	Found 3-bit shift register for signal <image_filter_top_0/image_filter_U/Erode_16_16_1080_1920_U0/grp_filter_opr_erode_kernel_16_16_unsigned_char_int_1080_1920_3_3_s_fu_420/ap_reg_ppstg_src_kernel_win_2_val_0_0_load_reg_3800_pp0_it7_7>.
	Found 3-bit shift register for signal <image_filter_top_0/image_filter_U/Erode_16_16_1080_1920_U0/grp_filter_opr_erode_kernel_16_16_unsigned_char_int_1080_1920_3_3_s_fu_420/ap_reg_ppstg_src_kernel_win_2_val_0_0_load_reg_3800_pp0_it7_6>.
	Found 3-bit shift register for signal <image_filter_top_0/image_filter_U/Erode_16_16_1080_1920_U0/grp_filter_opr_erode_kernel_16_16_unsigned_char_int_1080_1920_3_3_s_fu_420/ap_reg_ppstg_src_kernel_win_2_val_0_0_load_reg_3800_pp0_it7_5>.
	Found 3-bit shift register for signal <image_filter_top_0/image_filter_U/Erode_16_16_1080_1920_U0/grp_filter_opr_erode_kernel_16_16_unsigned_char_int_1080_1920_3_3_s_fu_420/ap_reg_ppstg_src_kernel_win_2_val_0_0_load_reg_3800_pp0_it7_4>.
	Found 3-bit shift register for signal <image_filter_top_0/image_filter_U/Erode_16_16_1080_1920_U0/grp_filter_opr_erode_kernel_16_16_unsigned_char_int_1080_1920_3_3_s_fu_420/ap_reg_ppstg_src_kernel_win_2_val_0_0_load_reg_3800_pp0_it7_3>.
	Found 3-bit shift register for signal <image_filter_top_0/image_filter_U/Erode_16_16_1080_1920_U0/grp_filter_opr_erode_kernel_16_16_unsigned_char_int_1080_1920_3_3_s_fu_420/ap_reg_ppstg_src_kernel_win_2_val_0_0_load_reg_3800_pp0_it7_2>.
	Found 3-bit shift register for signal <image_filter_top_0/image_filter_U/Erode_16_16_1080_1920_U0/grp_filter_opr_erode_kernel_16_16_unsigned_char_int_1080_1920_3_3_s_fu_420/ap_reg_ppstg_src_kernel_win_2_val_0_0_load_reg_3800_pp0_it7_1>.
	Found 3-bit shift register for signal <image_filter_top_0/image_filter_U/Erode_16_16_1080_1920_U0/grp_filter_opr_erode_kernel_16_16_unsigned_char_int_1080_1920_3_3_s_fu_420/ap_reg_ppstg_src_kernel_win_2_val_0_0_load_reg_3800_pp0_it7_0>.
	Found 3-bit shift register for signal <image_filter_top_0/image_filter_U/Erode_16_16_1080_1920_U0/grp_filter_opr_erode_kernel_16_16_unsigned_char_int_1080_1920_3_3_s_fu_420/ap_reg_ppstg_src_kernel_win_1_val_0_0_load_reg_3782_pp0_it7_7>.
	Found 3-bit shift register for signal <image_filter_top_0/image_filter_U/Erode_16_16_1080_1920_U0/grp_filter_opr_erode_kernel_16_16_unsigned_char_int_1080_1920_3_3_s_fu_420/ap_reg_ppstg_src_kernel_win_1_val_0_0_load_reg_3782_pp0_it7_6>.
	Found 3-bit shift register for signal <image_filter_top_0/image_filter_U/Erode_16_16_1080_1920_U0/grp_filter_opr_erode_kernel_16_16_unsigned_char_int_1080_1920_3_3_s_fu_420/ap_reg_ppstg_src_kernel_win_1_val_0_0_load_reg_3782_pp0_it7_5>.
	Found 3-bit shift register for signal <image_filter_top_0/image_filter_U/Erode_16_16_1080_1920_U0/grp_filter_opr_erode_kernel_16_16_unsigned_char_int_1080_1920_3_3_s_fu_420/ap_reg_ppstg_src_kernel_win_1_val_0_0_load_reg_3782_pp0_it7_4>.
	Found 3-bit shift register for signal <image_filter_top_0/image_filter_U/Erode_16_16_1080_1920_U0/grp_filter_opr_erode_kernel_16_16_unsigned_char_int_1080_1920_3_3_s_fu_420/ap_reg_ppstg_src_kernel_win_1_val_0_0_load_reg_3782_pp0_it7_3>.
	Found 3-bit shift register for signal <image_filter_top_0/image_filter_U/Erode_16_16_1080_1920_U0/grp_filter_opr_erode_kernel_16_16_unsigned_char_int_1080_1920_3_3_s_fu_420/ap_reg_ppstg_src_kernel_win_1_val_0_0_load_reg_3782_pp0_it7_2>.
	Found 3-bit shift register for signal <image_filter_top_0/image_filter_U/Erode_16_16_1080_1920_U0/grp_filter_opr_erode_kernel_16_16_unsigned_char_int_1080_1920_3_3_s_fu_420/ap_reg_ppstg_src_kernel_win_1_val_0_0_load_reg_3782_pp0_it7_1>.
	Found 3-bit shift register for signal <image_filter_top_0/image_filter_U/Erode_16_16_1080_1920_U0/grp_filter_opr_erode_kernel_16_16_unsigned_char_int_1080_1920_3_3_s_fu_420/ap_reg_ppstg_src_kernel_win_1_val_0_0_load_reg_3782_pp0_it7_0>.
	Found 2-bit shift register for signal <image_filter_top_0/image_filter_U/Erode_16_16_1080_1920_U0/grp_filter_opr_erode_kernel_16_16_unsigned_char_int_1080_1920_3_3_s_fu_420/ap_reg_ppstg_src_kernel_win_2_val_0_1_4_reg_3705_pp0_it5_7>.
	Found 2-bit shift register for signal <image_filter_top_0/image_filter_U/Erode_16_16_1080_1920_U0/grp_filter_opr_erode_kernel_16_16_unsigned_char_int_1080_1920_3_3_s_fu_420/ap_reg_ppstg_src_kernel_win_2_val_0_1_4_reg_3705_pp0_it5_6>.
	Found 2-bit shift register for signal <image_filter_top_0/image_filter_U/Erode_16_16_1080_1920_U0/grp_filter_opr_erode_kernel_16_16_unsigned_char_int_1080_1920_3_3_s_fu_420/ap_reg_ppstg_src_kernel_win_2_val_0_1_4_reg_3705_pp0_it5_5>.
	Found 2-bit shift register for signal <image_filter_top_0/image_filter_U/Erode_16_16_1080_1920_U0/grp_filter_opr_erode_kernel_16_16_unsigned_char_int_1080_1920_3_3_s_fu_420/ap_reg_ppstg_src_kernel_win_2_val_0_1_4_reg_3705_pp0_it5_4>.
	Found 2-bit shift register for signal <image_filter_top_0/image_filter_U/Erode_16_16_1080_1920_U0/grp_filter_opr_erode_kernel_16_16_unsigned_char_int_1080_1920_3_3_s_fu_420/ap_reg_ppstg_src_kernel_win_2_val_0_1_4_reg_3705_pp0_it5_3>.
	Found 2-bit shift register for signal <image_filter_top_0/image_filter_U/Erode_16_16_1080_1920_U0/grp_filter_opr_erode_kernel_16_16_unsigned_char_int_1080_1920_3_3_s_fu_420/ap_reg_ppstg_src_kernel_win_2_val_0_1_4_reg_3705_pp0_it5_2>.
	Found 2-bit shift register for signal <image_filter_top_0/image_filter_U/Erode_16_16_1080_1920_U0/grp_filter_opr_erode_kernel_16_16_unsigned_char_int_1080_1920_3_3_s_fu_420/ap_reg_ppstg_src_kernel_win_2_val_0_1_4_reg_3705_pp0_it5_1>.
	Found 2-bit shift register for signal <image_filter_top_0/image_filter_U/Erode_16_16_1080_1920_U0/grp_filter_opr_erode_kernel_16_16_unsigned_char_int_1080_1920_3_3_s_fu_420/ap_reg_ppstg_src_kernel_win_2_val_0_1_4_reg_3705_pp0_it5_0>.
	Found 2-bit shift register for signal <image_filter_top_0/image_filter_U/Erode_16_16_1080_1920_U0/grp_filter_opr_erode_kernel_16_16_unsigned_char_int_1080_1920_3_3_s_fu_420/ap_reg_ppstg_src_kernel_win_1_val_0_1_4_reg_3691_pp0_it5_7>.
	Found 2-bit shift register for signal <image_filter_top_0/image_filter_U/Erode_16_16_1080_1920_U0/grp_filter_opr_erode_kernel_16_16_unsigned_char_int_1080_1920_3_3_s_fu_420/ap_reg_ppstg_src_kernel_win_1_val_0_1_4_reg_3691_pp0_it5_6>.
	Found 2-bit shift register for signal <image_filter_top_0/image_filter_U/Erode_16_16_1080_1920_U0/grp_filter_opr_erode_kernel_16_16_unsigned_char_int_1080_1920_3_3_s_fu_420/ap_reg_ppstg_src_kernel_win_1_val_0_1_4_reg_3691_pp0_it5_5>.
	Found 2-bit shift register for signal <image_filter_top_0/image_filter_U/Erode_16_16_1080_1920_U0/grp_filter_opr_erode_kernel_16_16_unsigned_char_int_1080_1920_3_3_s_fu_420/ap_reg_ppstg_src_kernel_win_1_val_0_1_4_reg_3691_pp0_it5_4>.
	Found 2-bit shift register for signal <image_filter_top_0/image_filter_U/Erode_16_16_1080_1920_U0/grp_filter_opr_erode_kernel_16_16_unsigned_char_int_1080_1920_3_3_s_fu_420/ap_reg_ppstg_src_kernel_win_1_val_0_1_4_reg_3691_pp0_it5_3>.
	Found 2-bit shift register for signal <image_filter_top_0/image_filter_U/Erode_16_16_1080_1920_U0/grp_filter_opr_erode_kernel_16_16_unsigned_char_int_1080_1920_3_3_s_fu_420/ap_reg_ppstg_src_kernel_win_1_val_0_1_4_reg_3691_pp0_it5_2>.
	Found 2-bit shift register for signal <image_filter_top_0/image_filter_U/Erode_16_16_1080_1920_U0/grp_filter_opr_erode_kernel_16_16_unsigned_char_int_1080_1920_3_3_s_fu_420/ap_reg_ppstg_src_kernel_win_1_val_0_1_4_reg_3691_pp0_it5_1>.
	Found 2-bit shift register for signal <image_filter_top_0/image_filter_U/Erode_16_16_1080_1920_U0/grp_filter_opr_erode_kernel_16_16_unsigned_char_int_1080_1920_3_3_s_fu_420/ap_reg_ppstg_src_kernel_win_1_val_0_1_4_reg_3691_pp0_it5_0>.
	Found 3-bit shift register for signal <image_filter_top_0/image_filter_U/Erode_16_16_1080_1920_U0/grp_filter_opr_erode_kernel_16_16_unsigned_char_int_1080_1920_3_3_s_fu_420/ap_reg_ppstg_src_kernel_win_0_val_0_0_load_reg_3764_pp0_it7_7>.
	Found 3-bit shift register for signal <image_filter_top_0/image_filter_U/Erode_16_16_1080_1920_U0/grp_filter_opr_erode_kernel_16_16_unsigned_char_int_1080_1920_3_3_s_fu_420/ap_reg_ppstg_src_kernel_win_0_val_0_0_load_reg_3764_pp0_it7_6>.
	Found 3-bit shift register for signal <image_filter_top_0/image_filter_U/Erode_16_16_1080_1920_U0/grp_filter_opr_erode_kernel_16_16_unsigned_char_int_1080_1920_3_3_s_fu_420/ap_reg_ppstg_src_kernel_win_0_val_0_0_load_reg_3764_pp0_it7_5>.
	Found 3-bit shift register for signal <image_filter_top_0/image_filter_U/Erode_16_16_1080_1920_U0/grp_filter_opr_erode_kernel_16_16_unsigned_char_int_1080_1920_3_3_s_fu_420/ap_reg_ppstg_src_kernel_win_0_val_0_0_load_reg_3764_pp0_it7_4>.
	Found 3-bit shift register for signal <image_filter_top_0/image_filter_U/Erode_16_16_1080_1920_U0/grp_filter_opr_erode_kernel_16_16_unsigned_char_int_1080_1920_3_3_s_fu_420/ap_reg_ppstg_src_kernel_win_0_val_0_0_load_reg_3764_pp0_it7_3>.
	Found 3-bit shift register for signal <image_filter_top_0/image_filter_U/Erode_16_16_1080_1920_U0/grp_filter_opr_erode_kernel_16_16_unsigned_char_int_1080_1920_3_3_s_fu_420/ap_reg_ppstg_src_kernel_win_0_val_0_0_load_reg_3764_pp0_it7_2>.
	Found 3-bit shift register for signal <image_filter_top_0/image_filter_U/Erode_16_16_1080_1920_U0/grp_filter_opr_erode_kernel_16_16_unsigned_char_int_1080_1920_3_3_s_fu_420/ap_reg_ppstg_src_kernel_win_0_val_0_0_load_reg_3764_pp0_it7_1>.
	Found 3-bit shift register for signal <image_filter_top_0/image_filter_U/Erode_16_16_1080_1920_U0/grp_filter_opr_erode_kernel_16_16_unsigned_char_int_1080_1920_3_3_s_fu_420/ap_reg_ppstg_src_kernel_win_0_val_0_0_load_reg_3764_pp0_it7_0>.
	Found 2-bit shift register for signal <image_filter_top_0/image_filter_U/Erode_16_16_1080_1920_U0/grp_filter_opr_erode_kernel_16_16_unsigned_char_int_1080_1920_3_3_s_fu_420/ap_reg_ppstg_src_kernel_win_0_val_0_1_4_reg_3677_pp0_it5_7>.
	Found 2-bit shift register for signal <image_filter_top_0/image_filter_U/Erode_16_16_1080_1920_U0/grp_filter_opr_erode_kernel_16_16_unsigned_char_int_1080_1920_3_3_s_fu_420/ap_reg_ppstg_src_kernel_win_0_val_0_1_4_reg_3677_pp0_it5_6>.
	Found 2-bit shift register for signal <image_filter_top_0/image_filter_U/Erode_16_16_1080_1920_U0/grp_filter_opr_erode_kernel_16_16_unsigned_char_int_1080_1920_3_3_s_fu_420/ap_reg_ppstg_src_kernel_win_0_val_0_1_4_reg_3677_pp0_it5_5>.
	Found 2-bit shift register for signal <image_filter_top_0/image_filter_U/Erode_16_16_1080_1920_U0/grp_filter_opr_erode_kernel_16_16_unsigned_char_int_1080_1920_3_3_s_fu_420/ap_reg_ppstg_src_kernel_win_0_val_0_1_4_reg_3677_pp0_it5_4>.
	Found 2-bit shift register for signal <image_filter_top_0/image_filter_U/Erode_16_16_1080_1920_U0/grp_filter_opr_erode_kernel_16_16_unsigned_char_int_1080_1920_3_3_s_fu_420/ap_reg_ppstg_src_kernel_win_0_val_0_1_4_reg_3677_pp0_it5_3>.
	Found 2-bit shift register for signal <image_filter_top_0/image_filter_U/Erode_16_16_1080_1920_U0/grp_filter_opr_erode_kernel_16_16_unsigned_char_int_1080_1920_3_3_s_fu_420/ap_reg_ppstg_src_kernel_win_0_val_0_1_4_reg_3677_pp0_it5_2>.
	Found 2-bit shift register for signal <image_filter_top_0/image_filter_U/Erode_16_16_1080_1920_U0/grp_filter_opr_erode_kernel_16_16_unsigned_char_int_1080_1920_3_3_s_fu_420/ap_reg_ppstg_src_kernel_win_0_val_0_1_4_reg_3677_pp0_it5_1>.
	Found 2-bit shift register for signal <image_filter_top_0/image_filter_U/Erode_16_16_1080_1920_U0/grp_filter_opr_erode_kernel_16_16_unsigned_char_int_1080_1920_3_3_s_fu_420/ap_reg_ppstg_src_kernel_win_0_val_0_1_4_reg_3677_pp0_it5_0>.
Unit <system_image_filter_top_0_wrapper> processed.

=========================================================================
Final Register Report

Macro Statistics
# Registers                                            : 1726
 Flip-Flops                                            : 1726
# Shift Registers                                      : 48
 2-bit shift register                                  : 24
 3-bit shift register                                  : 24

=========================================================================

=========================================================================
*                           Partition Report                            *
=========================================================================

Partition Implementation Status
-------------------------------

  No Partitions were found in this design.

-------------------------------

=========================================================================
*                            Design Summary                             *
=========================================================================

Top Level Output File Name         : system_image_filter_top_0_wrapper.ngc

Primitive and Black Box Usage:
------------------------------
# BELS                             : 2143
#      GND                         : 1
#      INV                         : 100
#      LUT1                        : 68
#      LUT2                        : 88
#      LUT3                        : 316
#      LUT4                        : 364
#      LUT5                        : 385
#      LUT6                        : 416
#      MUXCY                       : 235
#      MUXF7                       : 10
#      VCC                         : 1
#      XORCY                       : 159
# FlipFlops/Latches                : 1774
#      FD                          : 52
#      FDC                         : 2
#      FDE                         : 1471
#      FDP                         : 2
#      FDPE                        : 8
#      FDR                         : 95
#      FDRE                        : 127
#      FDS                         : 4
#      FDSE                        : 13
# RAMS                             : 9
#      RAMB18E1                    : 9
# Shift Registers                  : 238
#      SRLC16E                     : 238

Device utilization summary:
---------------------------

Selected Device : 7z020clg484-1 


Slice Logic Utilization: 
 Number of Slice Registers:            1774  out of  106400     1%  
 Number of Slice LUTs:                 1975  out of  53200     3%  
    Number used as Logic:              1737  out of  53200     3%  
    Number used as Memory:              238  out of  17400     1%  
       Number used as SRL:              238

Slice Logic Distribution: 
 Number of LUT Flip Flop pairs used:   2663
   Number with an unused Flip Flop:     889  out of   2663    33%  
   Number with an unused LUT:           688  out of   2663    25%  
   Number of fully used LUT-FF pairs:  1086  out of   2663    40%  
   Number of unique control sets:        81

IO Utilization: 
 Number of IOs:                         187
 Number of bonded IOBs:                   0  out of    200     0%  

Specific Feature Utilization:
 Number of Block RAM/FIFO:                5  out of    140     3%  
    Number using Block RAM only:          5

---------------------------
Partition Resource Summary:
---------------------------

  No Partitions were found in this design.

---------------------------


=========================================================================
Timing Report

NOTE: THESE TIMING NUMBERS ARE ONLY A SYNTHESIS ESTIMATE.
      FOR ACCURATE TIMING INFORMATION PLEASE REFER TO THE TRACE REPORT
      GENERATED AFTER PLACE-and-ROUTE.

Clock Information:
------------------
-----------------------------------+----------------------------------------------------------+-------+
Clock Signal                       | Clock buffer(FF name)                                    | Load  |
-----------------------------------+----------------------------------------------------------+-------+
aclk                               | NONE(image_filter_top_0/CONTROL_BUS_if_U/wstate_FSM_FFd2)| 2021  |
-----------------------------------+----------------------------------------------------------+-------+
INFO:Xst:2169 - HDL ADVISOR - Some clock signals were not automatically buffered by XST with BUFG/BUFR resources. Please use the buffer_type constraint in order to insert these buffers to the clock signals to help prevent skew problems.

Asynchronous Control Signals Information:
----------------------------------------
-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------+
Control Signal                                                                                                                                                                                                                                                                                                                       | Buffer(FF name)                                                                                                                                                                                                                                         | Load  |
-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------+
image_filter_top_0/image_filter_U/Erode_16_16_1080_1920_U0/grp_filter_opr_erode_kernel_16_16_unsigned_char_int_1080_1920_3_3_s_fu_420_p_src_data_stream_0_V_read(image_filter_top_0/image_filter_U/Erode_16_16_1080_1920_U0/grp_filter_opr_erode_kernel_16_16_unsigned_char_int_1080_1920_3_3_s_fu_420/p_src_data_stream_0_V_read1:O)| NONE(image_filter_top_0/image_filter_U/Erode_16_16_1080_1920_U0/grp_filter_opr_erode_kernel_16_16_unsigned_char_int_1080_1920_3_3_s_fu_420/k_buf_0_val_1_U/filter_opr_erode_kernel_16_16_unsigned_char_int_1080_1920_3_3_s_k_buf_0_val_0_ram_U/Mram_ram)| 18    |
-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------+

Timing Summary:
---------------
Speed Grade: -1

   Minimum period: 4.485ns (Maximum Frequency: 222.965MHz)
   Minimum input arrival time before clock: 1.585ns
   Maximum output required time after clock: 0.951ns
   Maximum combinational path delay: No path found

Timing Details:
---------------
All values displayed in nanoseconds (ns)

=========================================================================
Timing constraint: Default period analysis for Clock 'aclk'
  Clock period: 4.485ns (frequency: 222.965MHz)
  Total number of paths / destination ports: 83495 / 4711
-------------------------------------------------------------------------
Delay:               4.485ns (Levels of Logic = 7)
  Source:            image_filter_top_0/image_filter_U/Erode_16_16_1080_1920_U0/grp_filter_opr_erode_kernel_16_16_unsigned_char_int_1080_1920_3_3_s_fu_420/ap_CS_fsm_FSM_FFd3_1 (FF)
  Destination:       image_filter_top_0/image_filter_U/Erode_16_16_1080_1920_U0/grp_filter_opr_erode_kernel_16_16_unsigned_char_int_1080_1920_3_3_s_fu_420/src_kernel_win_2_val_2_0_fu_310_7 (FF)
  Source Clock:      aclk rising
  Destination Clock: aclk rising

  Data Path: image_filter_top_0/image_filter_U/Erode_16_16_1080_1920_U0/grp_filter_opr_erode_kernel_16_16_unsigned_char_int_1080_1920_3_3_s_fu_420/ap_CS_fsm_FSM_FFd3_1 to image_filter_top_0/image_filter_U/Erode_16_16_1080_1920_U0/grp_filter_opr_erode_kernel_16_16_unsigned_char_int_1080_1920_3_3_s_fu_420/src_kernel_win_2_val_2_0_fu_310_7
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDR:C->Q              1   0.282   0.602  image_filter_top_0/image_filter_U/Erode_16_16_1080_1920_U0/grp_filter_opr_erode_kernel_16_16_unsigned_char_int_1080_1920_3_3_s_fu_420/ap_CS_fsm_FSM_FFd3_1 (image_filter_top_0/image_filter_U/Erode_16_16_1080_1920_U0/grp_filter_opr_erode_kernel_16_16_unsigned_char_int_1080_1920_3_3_s_fu_420/ap_CS_fsm_FSM_FFd3_1)
     LUT3:I0->O            1   0.053   0.635  image_filter_top_0/image_filter_U/Erode_16_16_1080_1920_U0/grp_filter_opr_erode_kernel_16_16_unsigned_char_int_1080_1920_3_3_s_fu_420/ap_sig_bdd_102_ap_sig_bdd_131_OR_509_o_SW1 (N252)
     LUT6:I2->O           15   0.053   0.505  image_filter_top_0/image_filter_U/Erode_16_16_1080_1920_U0/grp_filter_opr_erode_kernel_16_16_unsigned_char_int_1080_1920_3_3_s_fu_420/k_buf_0_val_1_ce1111 (image_filter_top_0/image_filter_U/Erode_16_16_1080_1920_U0/grp_filter_opr_erode_kernel_16_16_unsigned_char_int_1080_1920_3_3_s_fu_420/PWR_8_o_GND_8_o_AND_2611_o1)
     LUT4:I3->O            3   0.053   0.427  image_filter_top_0/image_filter_U/Erode_16_16_1080_1920_U0/grp_filter_opr_erode_kernel_16_16_unsigned_char_int_1080_1920_3_3_s_fu_420/PWR_8_o_GND_8_o_AND_600_o1_1 (image_filter_top_0/image_filter_U/Erode_16_16_1080_1920_U0/grp_filter_opr_erode_kernel_16_16_unsigned_char_int_1080_1920_3_3_s_fu_420/PWR_8_o_GND_8_o_AND_600_o1)
     LUT5:I4->O            2   0.053   0.608  image_filter_top_0/image_filter_U/Erode_16_16_1080_1920_U0/grp_filter_opr_erode_kernel_16_16_unsigned_char_int_1080_1920_3_3_s_fu_420/Mmux_src_kernel_win_0_val_2_0_fu_250[7]_k_buf_0_val_0_q1[7]_mux_1520_OUT18_SW0 (N146)
     LUT6:I3->O           24   0.053   0.631  image_filter_top_0/image_filter_U/Erode_16_16_1080_1920_U0/grp_filter_opr_erode_kernel_16_16_unsigned_char_int_1080_1920_3_3_s_fu_420/Mmux_src_kernel_win_0_val_2_0_fu_250[7]_k_buf_0_val_0_q1[7]_mux_1520_OUT18 (image_filter_top_0/image_filter_U/Erode_16_16_1080_1920_U0/grp_filter_opr_erode_kernel_16_16_unsigned_char_int_1080_1920_3_3_s_fu_420/Mmux_src_kernel_win_0_val_2_0_fu_250[7]_k_buf_0_val_0_q1[7]_mux_1520_OUT18)
     LUT6:I4->O            1   0.053   0.413  image_filter_top_0/image_filter_U/Erode_16_16_1080_1920_U0/grp_filter_opr_erode_kernel_16_16_unsigned_char_int_1080_1920_3_3_s_fu_420/Mmux_src_kernel_win_1_val_2_0_fu_274[7]_k_buf_1_val_0_q1[7]_mux_2121_OUT102 (image_filter_top_0/image_filter_U/Erode_16_16_1080_1920_U0/grp_filter_opr_erode_kernel_16_16_unsigned_char_int_1080_1920_3_3_s_fu_420/Mmux_src_kernel_win_1_val_2_0_fu_274[7]_k_buf_1_val_0_q1[7]_mux_2121_OUT101)
     LUT6:I5->O            1   0.053   0.000  image_filter_top_0/image_filter_U/Erode_16_16_1080_1920_U0/grp_filter_opr_erode_kernel_16_16_unsigned_char_int_1080_1920_3_3_s_fu_420/Mmux_src_kernel_win_1_val_2_0_fu_274[7]_k_buf_1_val_0_q1[7]_mux_2121_OUT104 (image_filter_top_0/image_filter_U/Erode_16_16_1080_1920_U0/grp_filter_opr_erode_kernel_16_16_unsigned_char_int_1080_1920_3_3_s_fu_420/src_kernel_win_1_val_2_0_fu_274[7]_k_buf_1_val_0_q1[7]_mux_2121_OUT<4>)
     FDE:D                     0.011          image_filter_top_0/image_filter_U/Erode_16_16_1080_1920_U0/grp_filter_opr_erode_kernel_16_16_unsigned_char_int_1080_1920_3_3_s_fu_420/src_kernel_win_1_val_2_0_fu_274_4
    ----------------------------------------
    Total                      4.485ns (0.664ns logic, 3.821ns route)
                                       (14.8% logic, 85.2% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'aclk'
  Total number of paths / destination ports: 768 / 543
-------------------------------------------------------------------------
Offset:              1.585ns (Levels of Logic = 3)
  Source:            s_axi_CONTROL_BUS_WSTRB<0> (PAD)
  Destination:       image_filter_top_0/CONTROL_BUS_if_U/isr_0 (FF)
  Destination Clock: aclk rising

  Data Path: s_axi_CONTROL_BUS_WSTRB<0> to image_filter_top_0/CONTROL_BUS_if_U/isr_0
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     LUT6:I0->O            5   0.053   0.662  image_filter_top_0/CONTROL_BUS_if_U/w_hs_WSTRB[0]_AND_3486_o21 (image_filter_top_0/CONTROL_BUS_if_U/w_hs_WSTRB[0]_AND_3486_o_bdd2)
     LUT5:I1->O            1   0.053   0.413  image_filter_top_0/CONTROL_BUS_if_U/isr_0_glue_ce (image_filter_top_0/CONTROL_BUS_if_U/isr_0_glue_ce)
     LUT3:I2->O            1   0.053   0.000  image_filter_top_0/CONTROL_BUS_if_U/isr_0_glue_set (image_filter_top_0/CONTROL_BUS_if_U/isr_0_glue_set)
     FDR:D                     0.011          image_filter_top_0/CONTROL_BUS_if_U/isr_0
    ----------------------------------------
    Total                      1.585ns (0.510ns logic, 1.075ns route)
                                       (32.2% logic, 67.8% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'aclk'
  Total number of paths / destination ports: 87 / 84
-------------------------------------------------------------------------
Offset:              0.951ns (Levels of Logic = 1)
  Source:            image_filter_top_0/CONTROL_BUS_if_U/gie (FF)
  Destination:       interrupt (PAD)
  Source Clock:      aclk rising

  Data Path: image_filter_top_0/CONTROL_BUS_if_U/gie to interrupt
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDR:C->Q              3   0.282   0.616  image_filter_top_0/CONTROL_BUS_if_U/gie (image_filter_top_0/CONTROL_BUS_if_U/gie)
     LUT3:I0->O            0   0.053   0.000  image_filter_top_0/CONTROL_BUS_if_U/interrupt1 (interrupt)
    ----------------------------------------
    Total                      0.951ns (0.335ns logic, 0.616ns route)
                                       (35.2% logic, 64.8% route)

=========================================================================

Cross Clock Domains Report:
--------------------------

Clock to Setup on destination clock aclk
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
aclk           |    4.485|         |         |         |
---------------+---------+---------+---------+---------+

=========================================================================


Total REAL time to Xst completion: 112.00 secs
Total CPU time to Xst completion: 31.64 secs
 
--> 


Total memory usage is 541848 kilobytes

Number of errors   :    0 (   0 filtered)
Number of warnings :  536 (   0 filtered)
Number of infos    :  115 (   0 filtered)

