{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1545271898749 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "EDA Netlist Writer Quartus Prime " "Running Quartus Prime EDA Netlist Writer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 18.0.0 Build 614 04/24/2018 SJ Standard Edition " "Version 18.0.0 Build 614 04/24/2018 SJ Standard Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1545271898752 ""} { "Info" "IQEXE_START_BANNER_TIME" "Wed Dec 19 20:11:38 2018 " "Processing started: Wed Dec 19 20:11:38 2018" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1545271898752 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "EDA Netlist Writer" 0 -1 1545271898752 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_eda --read_settings_files=off --write_settings_files=off micro -c micro " "Command: quartus_eda --read_settings_files=off --write_settings_files=off micro -c micro" {  } {  } 0 0 "Command: %1!s!" 0 0 "EDA Netlist Writer" 0 -1 1545271898752 ""}
{ "Warning" "WACF_MISSING_TCL_FILE" "queue.qip " "Tcl Script File queue.qip not found" { { "Info" "IACF_ACF_ASSIGNMENT_INFO" "set_global_assignment -name QIP_FILE queue.qip " "set_global_assignment -name QIP_FILE queue.qip" {  } {  } 0 125063 "%1!s!" 0 0 "Design Software" 0 -1 1545271898858 ""}  } {  } 0 125092 "Tcl Script File %1!s! not found" 0 0 "EDA Netlist Writer" 0 -1 1545271898858 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "EDA Netlist Writer" 0 -1 1545271899081 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "micro_7_1200mv_85c_slow.vo /home/tck290/engr-ece/CME341/final_exam_2017/micro_final_exam_2017/simulation/modelsim/ simulation " "Generated file micro_7_1200mv_85c_slow.vo in folder \"/home/tck290/engr-ece/CME341/final_exam_2017/micro_final_exam_2017/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "EDA Netlist Writer" 0 -1 1545271899245 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "micro_7_1200mv_0c_slow.vo /home/tck290/engr-ece/CME341/final_exam_2017/micro_final_exam_2017/simulation/modelsim/ simulation " "Generated file micro_7_1200mv_0c_slow.vo in folder \"/home/tck290/engr-ece/CME341/final_exam_2017/micro_final_exam_2017/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "EDA Netlist Writer" 0 -1 1545271899298 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "micro_min_1200mv_0c_fast.vo /home/tck290/engr-ece/CME341/final_exam_2017/micro_final_exam_2017/simulation/modelsim/ simulation " "Generated file micro_min_1200mv_0c_fast.vo in folder \"/home/tck290/engr-ece/CME341/final_exam_2017/micro_final_exam_2017/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "EDA Netlist Writer" 0 -1 1545271899353 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "micro.vo /home/tck290/engr-ece/CME341/final_exam_2017/micro_final_exam_2017/simulation/modelsim/ simulation " "Generated file micro.vo in folder \"/home/tck290/engr-ece/CME341/final_exam_2017/micro_final_exam_2017/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "EDA Netlist Writer" 0 -1 1545271899407 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "micro_7_1200mv_85c_v_slow.sdo /home/tck290/engr-ece/CME341/final_exam_2017/micro_final_exam_2017/simulation/modelsim/ simulation " "Generated file micro_7_1200mv_85c_v_slow.sdo in folder \"/home/tck290/engr-ece/CME341/final_exam_2017/micro_final_exam_2017/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "EDA Netlist Writer" 0 -1 1545271899449 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "micro_7_1200mv_0c_v_slow.sdo /home/tck290/engr-ece/CME341/final_exam_2017/micro_final_exam_2017/simulation/modelsim/ simulation " "Generated file micro_7_1200mv_0c_v_slow.sdo in folder \"/home/tck290/engr-ece/CME341/final_exam_2017/micro_final_exam_2017/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "EDA Netlist Writer" 0 -1 1545271899487 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "micro_min_1200mv_0c_v_fast.sdo /home/tck290/engr-ece/CME341/final_exam_2017/micro_final_exam_2017/simulation/modelsim/ simulation " "Generated file micro_min_1200mv_0c_v_fast.sdo in folder \"/home/tck290/engr-ece/CME341/final_exam_2017/micro_final_exam_2017/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "EDA Netlist Writer" 0 -1 1545271899534 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "micro_v.sdo /home/tck290/engr-ece/CME341/final_exam_2017/micro_final_exam_2017/simulation/modelsim/ simulation " "Generated file micro_v.sdo in folder \"/home/tck290/engr-ece/CME341/final_exam_2017/micro_final_exam_2017/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "EDA Netlist Writer" 0 -1 1545271899574 ""}
{ "Info" "IQEXE_ERROR_COUNT" "EDA Netlist Writer 0 s 2 s Quartus Prime " "Quartus Prime EDA Netlist Writer was successful. 0 errors, 2 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "1174 " "Peak virtual memory: 1174 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1545271899641 ""} { "Info" "IQEXE_END_BANNER_TIME" "Wed Dec 19 20:11:39 2018 " "Processing ended: Wed Dec 19 20:11:39 2018" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1545271899641 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:01 " "Elapsed time: 00:00:01" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1545271899641 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:01 " "Total CPU time (on all processors): 00:00:01" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1545271899641 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "EDA Netlist Writer" 0 -1 1545271899641 ""}
