tests:
- name: adcs_1
  bytes: [0x21, 0x00, 0x00, 0xba]
  directives: |
      check: entry: // entry block; no preds!
      nextln:   v0 = i64.read_reg "x1"
      nextln:   v1 = i64.read_reg "x0"
      nextln:   v2 = bool.read_reg "c"
      nextln:   v3 = i64.add v0, v2
      nextln:   v4 = i64.add v3, v1
      nextln:   i64.write_reg v4, "x1"
      nextln:   v5 = i64.add v0, v1
      nextln:   v6 = i64.add v5, v2
      nextln:   v7 = i64.icmp.eq v6, 0x0
      nextln:   bool.write_reg v7, "z"
      nextln:   v8 = i64.icmp.slt v6, 0x0
      nextln:   bool.write_reg v8, "n"
      nextln:   v9 = i64.icmp.ugt v0, v6
      nextln:   v10 = i64.icmp.ugt v1, v6
      nextln:   v11 = bool.or v9, v10
      nextln:   bool.write_reg v11, "c"
      nextln:   v12 = i64.icmp.slt v0, 0x0
      nextln:   v13 = i64.icmp.slt v1, 0x0
      nextln:   v14 = bool.icmp.eq v12, v13
      nextln:   v15 = bool.icmp.ne v12, v8
      nextln:   v16 = bool.and v14, v15
      nextln:   bool.write_reg v16, "v"
- name: adcs_2
  bytes: [0x21, 0x00, 0x00, 0x3a]
  directives: |
      check: entry: // entry block; no preds!
      nextln:   v0 = i32.read_reg "x1"
      nextln:   v1 = i32.read_reg "x0"
      nextln:   v2 = bool.read_reg "c"
      nextln:   v3 = i32.add v0, v2
      nextln:   v4 = i32.add v3, v1
      nextln:   i32.write_reg v4, "x1"
      nextln:   v5 = i32.add v0, v1
      nextln:   v6 = i32.add v5, v2
      nextln:   v7 = i32.icmp.eq v6, 0x0
      nextln:   bool.write_reg v7, "z"
      nextln:   v8 = i32.icmp.slt v6, 0x0
      nextln:   bool.write_reg v8, "n"
      nextln:   v9 = i32.icmp.ugt v0, v6
      nextln:   v10 = i32.icmp.ugt v1, v6
      nextln:   v11 = bool.or v9, v10
      nextln:   bool.write_reg v11, "c"
      nextln:   v12 = i32.icmp.slt v0, 0x0
      nextln:   v13 = i32.icmp.slt v1, 0x0
      nextln:   v14 = bool.icmp.eq v12, v13
      nextln:   v15 = bool.icmp.ne v12, v8
      nextln:   v16 = bool.and v14, v15
      nextln:   bool.write_reg v16, "v"
