

================================================================
== Vitis HLS Report for 'epnp_Pipeline_VITIS_LOOP_25_2_VITIS_LOOP_26_3'
================================================================
* Date:           Tue Apr  4 19:45:20 2023

* Version:        2022.1 (Build 3526262 on Mon Apr 18 15:47:01 MDT 2022)
* Project:        hls_EstimateMotion
* Solution:       solution1 (Vivado IP Flow Target)
* Product family: virtexuplus
* Target device:  xcu50-fsvh2104-2L-e


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+-----------+------------+
    |  Clock |  Target  | Estimated | Uncertainty|
    +--------+----------+-----------+------------+
    |ap_clk  |  60.00 ns|  32.143 ns|    16.20 ns|
    +--------+----------+-----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+---------+
    |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
    |   min   |   max   |    min   |    max   | min | max |   Type  |
    +---------+---------+----------+----------+-----+-----+---------+
    |       17|       17|  1.020 us|  1.020 us|   17|   17|       no|
    +---------+---------+----------+----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +-----------------------------------+---------+---------+----------+-----------+-----------+------+----------+
        |                                   |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        |             Loop Name             |   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +-----------------------------------+---------+---------+----------+-----------+-----------+------+----------+
        |- VITIS_LOOP_25_2_VITIS_LOOP_26_3  |       15|       15|         2|          1|          1|    15|       yes|
        +-----------------------------------+---------+---------+----------+-----------+-----------+------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+---------------------+---------+------+---------+--------+-----+
|         Name        | BRAM_18K|  DSP |    FF   |   LUT  | URAM|
+---------------------+---------+------+---------+--------+-----+
|DSP                  |        -|     -|        -|       -|    -|
|Expression           |        -|     -|        0|      69|    -|
|FIFO                 |        -|     -|        -|       -|    -|
|Instance             |        -|     2|        0|     226|    -|
|Memory               |        -|     -|        -|       -|    -|
|Multiplexer          |        -|     -|        -|      72|    -|
|Register             |        -|     -|       14|       -|    -|
+---------------------+---------+------+---------+--------+-----+
|Total                |        0|     2|       14|     367|    0|
+---------------------+---------+------+---------+--------+-----+
|Available SLR        |     1344|  2976|   871680|  435840|  320|
+---------------------+---------+------+---------+--------+-----+
|Utilization SLR (%)  |        0|    ~0|       ~0|      ~0|    0|
+---------------------+---------+------+---------+--------+-----+
|Available            |     2688|  5952|  1743360|  871680|  640|
+---------------------+---------+------+---------+--------+-----+
|Utilization (%)      |        0|    ~0|       ~0|      ~0|    0|
+---------------------+---------+------+---------+--------+-----+

+ Detail: 
    * Instance: 
    +------------------------------------+--------------------------------+---------+----+---+-----+-----+
    |              Instance              |             Module             | BRAM_18K| DSP| FF| LUT | URAM|
    +------------------------------------+--------------------------------+---------+----+---+-----+-----+
    |fadd_32ns_32ns_32_1_full_dsp_1_U72  |fadd_32ns_32ns_32_1_full_dsp_1  |        0|   2|  0|  226|    0|
    +------------------------------------+--------------------------------+---------+----+---+-----+-----+
    |Total                               |                                |        0|   2|  0|  226|    0|
    +------------------------------------+--------------------------------+---------+----+---+-----+-----+

    * DSP: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +-------------------------+----------+----+---+----+------------+------------+
    |      Variable Name      | Operation| DSP| FF| LUT| Bitwidth P0| Bitwidth P1|
    +-------------------------+----------+----+---+----+------------+------------+
    |add_ln25_1_fu_117_p2     |         +|   0|  0|  12|           4|           1|
    |add_ln25_fu_129_p2       |         +|   0|  0|  10|           3|           1|
    |add_ln26_fu_199_p2       |         +|   0|  0|   9|           2|           1|
    |add_ln27_fu_188_p2       |         +|   0|  0|   7|           4|           4|
    |sub_ln27_fu_173_p2       |         -|   0|  0|   7|           4|           4|
    |icmp_ln25_fu_111_p2      |      icmp|   0|  0|   9|           4|           2|
    |icmp_ln26_fu_135_p2      |      icmp|   0|  0|   8|           2|           2|
    |select_ln25_1_fu_149_p3  |    select|   0|  0|   3|           1|           3|
    |select_ln25_fu_141_p3    |    select|   0|  0|   2|           1|           1|
    |ap_enable_pp0            |       xor|   0|  0|   2|           1|           2|
    +-------------------------+----------+----+---+----+------------+------------+
    |Total                    |          |   0|  0|  69|          26|          21|
    +-------------------------+----------+----+---+----+------------+------------+

    * Multiplexer: 
    +--------------------------------------+----+-----------+-----+-----------+
    |                 Name                 | LUT| Input Size| Bits| Total Bits|
    +--------------------------------------+----+-----------+-----+-----------+
    |ap_done_int                           |   9|          2|    1|          2|
    |ap_enable_reg_pp0_iter1               |   9|          2|    1|          2|
    |ap_sig_allocacmp_i_21_load            |   9|          2|    3|          6|
    |ap_sig_allocacmp_indvar_flatten_load  |   9|          2|    4|          8|
    |ap_sig_allocacmp_j_load               |   9|          2|    2|          4|
    |i_21_fu_48                            |   9|          2|    3|          6|
    |indvar_flatten_fu_52                  |   9|          2|    4|          8|
    |j_fu_44                               |   9|          2|    2|          4|
    +--------------------------------------+----+-----------+-----+-----------+
    |Total                                 |  72|         16|   20|         40|
    +--------------------------------------+----+-----------+-----+-----------+

    * Register: 
    +-------------------------+---+----+-----+-----------+
    |           Name          | FF| LUT| Bits| Const Bits|
    +-------------------------+---+----+-----+-----------+
    |ap_CS_fsm                |  1|   0|    1|          0|
    |ap_done_reg              |  1|   0|    1|          0|
    |ap_enable_reg_pp0_iter1  |  1|   0|    1|          0|
    |cws_addr_4_reg_249       |  2|   0|    4|          2|
    |i_21_fu_48               |  3|   0|    3|          0|
    |indvar_flatten_fu_52     |  4|   0|    4|          0|
    |j_fu_44                  |  2|   0|    2|          0|
    +-------------------------+---+----+-----+-----------+
    |Total                    | 14|   0|   16|          2|
    +-------------------------+---+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+--------------+-----+-----+------------+-----------------------------------------------+--------------+
|   RTL Ports  | Dir | Bits|  Protocol  |                 Source Object                 |    C Type    |
+--------------+-----+-----+------------+-----------------------------------------------+--------------+
|ap_clk        |   in|    1|  ap_ctrl_hs|  epnp_Pipeline_VITIS_LOOP_25_2_VITIS_LOOP_26_3|  return value|
|ap_rst        |   in|    1|  ap_ctrl_hs|  epnp_Pipeline_VITIS_LOOP_25_2_VITIS_LOOP_26_3|  return value|
|ap_start      |   in|    1|  ap_ctrl_hs|  epnp_Pipeline_VITIS_LOOP_25_2_VITIS_LOOP_26_3|  return value|
|ap_done       |  out|    1|  ap_ctrl_hs|  epnp_Pipeline_VITIS_LOOP_25_2_VITIS_LOOP_26_3|  return value|
|ap_idle       |  out|    1|  ap_ctrl_hs|  epnp_Pipeline_VITIS_LOOP_25_2_VITIS_LOOP_26_3|  return value|
|ap_ready      |  out|    1|  ap_ctrl_hs|  epnp_Pipeline_VITIS_LOOP_25_2_VITIS_LOOP_26_3|  return value|
|pws_address0  |  out|    4|   ap_memory|                                            pws|         array|
|pws_ce0       |  out|    1|   ap_memory|                                            pws|         array|
|pws_q0        |   in|   32|   ap_memory|                                            pws|         array|
|cws_address0  |  out|    4|   ap_memory|                                            cws|         array|
|cws_ce0       |  out|    1|   ap_memory|                                            cws|         array|
|cws_we0       |  out|    1|   ap_memory|                                            cws|         array|
|cws_d0        |  out|   32|   ap_memory|                                            cws|         array|
|cws_address1  |  out|    4|   ap_memory|                                            cws|         array|
|cws_ce1       |  out|    1|   ap_memory|                                            cws|         array|
|cws_q1        |   in|   32|   ap_memory|                                            cws|         array|
+--------------+-----+-----+------------+-----------------------------------------------+--------------+

