-- ==============================================================
-- Generated by Vitis HLS v2025.1
-- Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
-- Copyright 2022-2025 Advanced Micro Devices, Inc. All Rights Reserved.
-- ==============================================================
library ieee; 
use ieee.std_logic_1164.all; 
use ieee.std_logic_unsigned.all;

entity forward_forward_Pipeline_VITIS_LOOP_41_2_p_ZL28RNN_INPUT_WEIGHTS_TRANSPOSED_2_ROM_AUTdEe is 
    generic(
             DataWidth     : integer := 32; 
             AddressWidth     : integer := 7; 
             AddressRange    : integer := 100
    ); 
    port (
 
          address0        : in std_logic_vector(AddressWidth-1 downto 0); 
          ce0             : in std_logic; 
          q0              : out std_logic_vector(DataWidth-1 downto 0);

          reset               : in std_logic;
          clk                 : in std_logic
    ); 
end entity; 


architecture rtl of forward_forward_Pipeline_VITIS_LOOP_41_2_p_ZL28RNN_INPUT_WEIGHTS_TRANSPOSED_2_ROM_AUTdEe is 
 
signal address0_tmp : std_logic_vector(AddressWidth-1 downto 0); 

type mem_array is array (0 to AddressRange-1) of std_logic_vector (DataWidth-1 downto 0); 

signal mem0 : mem_array := (
    0 => "00111110000010000111111110000010", 1 => "10111100111000010010111000110000", 2 => "00111101001001011100001111101001", 3 => "10111101100110010010100101101110", 
    4 => "10111011111010110100000011111100", 5 => "10111100100001101100010000010010", 6 => "00111101101110111100001101011110", 7 => "00111101010101110000011001110110", 
    8 => "10111101101110100100110110111010", 9 => "00111101110111010101000001100101", 10 => "10111101100101010011000111011100", 11 => "10111100101011100100111100010101", 
    12 => "10111101101010011111001111001010", 13 => "00111101101101111010100101001001", 14 => "10111101001000101111101011110010", 15 => "10111101001111101100101101010010", 
    16 => "10111101101110001100111110010100", 17 => "10111110000100100110100010100000", 18 => "10111101101010011110011100000100", 19 => "00111100000000011111100100001111", 
    20 => "10111101000111000000100011101101", 21 => "10111101110000001111101111101010", 22 => "00111100000111101110101000001111", 23 => "10111100100011110100101001110010", 
    24 => "10111101010111100101000011010101", 25 => "10111100101110110100100001001001", 26 => "10111101100000001011110101001110", 27 => "10111101000011110000000011011001", 
    28 => "10111100100110001101111110001111", 29 => "00111101011000001110111101000110", 30 => "00111101100001110001011101000100", 31 => "00111101100100010010001111010011", 
    32 => "00111101000101101011111100001010", 33 => "10111101000001001010001100110000", 34 => "00111101110000000110000010010110", 35 => "00111101011101100001100011100000", 
    36 => "10111100110110100110101000001111", 37 => "10111100001011111101101110110100", 38 => "10111101011010110101100110101010", 39 => "10111101001010100001011000010010", 
    40 => "00111101100100010000111111010110", 41 => "10111101111110110111000011010010", 42 => "10111101001010101001100111001011", 43 => "00111100110111101100001010110001", 
    44 => "10111101010000000001101000010111", 45 => "00111100100010110111110001001111", 46 => "10111101000100111011011000110111", 47 => "10111100111110100010100011100011", 
    48 => "10111101011000010010111100101000", 49 => "10111100111110011101110010010100", 50 => "00111101101111000011000000110001", 51 => "00111101001111000101101001110100", 
    52 => "10111101111110110011000011111111", 53 => "10111101101000001001101011000101", 54 => "00111101000111011110001111010101", 55 => "00111101100000001011001101000100", 
    56 => "10111101011000010111111110111001", 57 => "00111101110010110111000001011010", 58 => "10111101010010010101011001011101", 59 => "00111101110101110011000100001111", 
    60 => "00111100100011010110001101011100", 61 => "00111100011010001111100101000101", 62 => "00111101000110010100100110010100", 63 => "00111101101101011010010111010011", 
    64 => "00111101010111010010001111011000", 65 => "10111101001110111000011010110001", 66 => "00110111100010001001110110101000", 67 => "00111101001001110101011111000011", 
    68 => "10111110000001100011011010100101", 69 => "10111101011101100110111011011111", 70 => "00111101011100000101010011011101", 71 => "00111101000100101110001100000101", 
    72 => "00111101110010101111100001111001", 73 => "10111101100100010011010001110100", 74 => "10111101100100110110101011001100", 75 => "10111101101100000101001011000011", 
    76 => "00111101010010110100001000010010", 77 => "10111100101001100011001100100011", 78 => "10111011101010101010000101010110", 79 => "00111101001100001110000101001111", 
    80 => "00111101001100100000111110010101", 81 => "10111101101100000011101110100010", 82 => "10111101101011101110000010000111", 83 => "10111101100101000000011000111011", 
    84 => "00111101100110010111111101001101", 85 => "00111101100000110110111100111111", 86 => "00111101010101011010001001011011", 87 => "10111100111011111000101011100011", 
    88 => "00111101100011100000001110100001", 89 => "10111100100000100000011110001110", 90 => "10111100101011010010111000001100", 91 => "00111101111001010111101111011110", 
    92 => "00111011111101111000100101100110", 93 => "00111011111000010110101111011000", 94 => "00111101100010001100100011100100", 95 => "00111101110111101111010010001100", 
    96 => "10111101101000110011010010010011", 97 => "00111100100100000100111100001111", 98 => "00111101010001110000010111010000", 99 => "00111101000000001110011110100011");



begin 

 
memory_access_guard_0: process (address0) 
begin
      address0_tmp <= address0;
--synthesis translate_off
      if (CONV_INTEGER(address0) > AddressRange-1) then
           address0_tmp <= (others => '0');
      else 
           address0_tmp <= address0;
      end if;
--synthesis translate_on
end process;

p_rom_access: process (clk)  
begin 
    if (clk'event and clk = '1') then
 
        if (ce0 = '1') then  
            q0 <= mem0(CONV_INTEGER(address0_tmp)); 
        end if;

end if;
end process;

end rtl;

