$date
	Sat Oct 22 23:39:55 2022
$end
$version
	Icarus Verilog
$end
$timescale
	1ns
$end
$scope module testbench $end
$var reg 32 ! rQueryData [31:0] $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var wire 1 " checker_start $end
$upscope $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var wire 1 # checker_end $end
$upscope $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var reg 1 $ checker_run $end
$upscope $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var wire 32 % checker_rtl [31:0] $end
$upscope $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var reg 32 & checker_lls [31:0] $end
$upscope $end
$upscope $end
$enddefinitions $end
$comment Show the parameter values. $end
$dumpall
$end
#0
$dumpvars
bx &
bx %
x$
x#
0"
bx !
$end
#10
b0 &
b0 %
0#
0$
#780505
b1111 !
1"
#780506
b1111 &
b1111 %
1$
#780507
0"
#780510
b101110 &
b101110 %
#780514
b10111 &
b10111 %
#780518
b1000110 &
b1000110 %
#780522
b100011 &
b100011 %
#780526
b1101010 &
b1101010 %
#780530
b110101 &
b110101 %
#780534
b10100000 &
b10100000 %
#780538
b1010000 &
b1010000 %
#780542
b101000 &
b101000 %
#780546
b10100 &
b10100 %
#780550
b1010 &
b1010 %
#780554
b101 &
b101 %
#780558
b10000 &
b10000 %
#780562
b1000 &
b1000 %
#780566
b100 &
b100 %
#780570
b10 &
b10 %
#780574
b1 &
1#
b1 %
#780578
b0 &
b0 %
0#
0$
#1723644
b100 !
1"
#1723646
b100 &
b100 %
1$
#1723647
0"
#1723650
b10 &
b10 %
#1723654
b1 &
1#
b1 %
#1723658
b0 &
b0 %
0#
0$
#2725997
b10000 !
1"
#2725998
b10000 &
b10000 %
1$
#2725999
0"
#2726002
b1000 &
b1000 %
#2726006
b100 &
b100 %
#2726010
b10 &
b10 %
#2726014
b1 &
1#
b1 %
#2726018
b0 &
b0 %
0#
0$
#4500012
