\doxysubsubsubsection{GPIO Port}
\hypertarget{group___p_w_r_ex___g_p_i_o___port}{}\label{group___p_w_r_ex___g_p_i_o___port}\index{GPIO Port@{GPIO Port}}
\doxysubsubsubsubsubsection*{Macros}
\begin{DoxyCompactItemize}
\item 
\#define \mbox{\hyperlink{group___p_w_r_ex___g_p_i_o___port_ga89e70f23992ce82aed435254a3a2436a}{PWR\+\_\+\+GPIO\+\_\+A}}~(0x00000000u)
\item 
\#define \mbox{\hyperlink{group___p_w_r_ex___g_p_i_o___port_ga56dd775ffa87ae1e07b84ff963b6f723}{PWR\+\_\+\+GPIO\+\_\+B}}~(0x00000001u)
\item 
\#define \mbox{\hyperlink{group___p_w_r_ex___g_p_i_o___port_gaffb175dc1b426b66fc8334298dedfb2d}{PWR\+\_\+\+GPIO\+\_\+C}}~(0x00000002u)
\item 
\#define \mbox{\hyperlink{group___p_w_r_ex___g_p_i_o___port_ga8313451988e399483edbb9bc5925654d}{PWR\+\_\+\+GPIO\+\_\+D}}~(0x00000003u)
\item 
\#define \mbox{\hyperlink{group___p_w_r_ex___g_p_i_o___port_ga94b434338719750707a69ee3b449c4d6}{PWR\+\_\+\+GPIO\+\_\+F}}~(0x00000005u)
\end{DoxyCompactItemize}


\doxysubsubsubsubsection{Detailed Description}


\doxysubsubsubsubsection{Macro Definition Documentation}
\Hypertarget{group___p_w_r_ex___g_p_i_o___port_ga89e70f23992ce82aed435254a3a2436a}\label{group___p_w_r_ex___g_p_i_o___port_ga89e70f23992ce82aed435254a3a2436a} 
\index{GPIO Port@{GPIO Port}!PWR\_GPIO\_A@{PWR\_GPIO\_A}}
\index{PWR\_GPIO\_A@{PWR\_GPIO\_A}!GPIO Port@{GPIO Port}}
\doxysubsubsubsubsubsection{\texorpdfstring{PWR\_GPIO\_A}{PWR\_GPIO\_A}}
{\footnotesize\ttfamily \#define PWR\+\_\+\+GPIO\+\_\+A~(0x00000000u)}

GPIO port A \Hypertarget{group___p_w_r_ex___g_p_i_o___port_ga56dd775ffa87ae1e07b84ff963b6f723}\label{group___p_w_r_ex___g_p_i_o___port_ga56dd775ffa87ae1e07b84ff963b6f723} 
\index{GPIO Port@{GPIO Port}!PWR\_GPIO\_B@{PWR\_GPIO\_B}}
\index{PWR\_GPIO\_B@{PWR\_GPIO\_B}!GPIO Port@{GPIO Port}}
\doxysubsubsubsubsubsection{\texorpdfstring{PWR\_GPIO\_B}{PWR\_GPIO\_B}}
{\footnotesize\ttfamily \#define PWR\+\_\+\+GPIO\+\_\+B~(0x00000001u)}

GPIO port B \Hypertarget{group___p_w_r_ex___g_p_i_o___port_gaffb175dc1b426b66fc8334298dedfb2d}\label{group___p_w_r_ex___g_p_i_o___port_gaffb175dc1b426b66fc8334298dedfb2d} 
\index{GPIO Port@{GPIO Port}!PWR\_GPIO\_C@{PWR\_GPIO\_C}}
\index{PWR\_GPIO\_C@{PWR\_GPIO\_C}!GPIO Port@{GPIO Port}}
\doxysubsubsubsubsubsection{\texorpdfstring{PWR\_GPIO\_C}{PWR\_GPIO\_C}}
{\footnotesize\ttfamily \#define PWR\+\_\+\+GPIO\+\_\+C~(0x00000002u)}

GPIO port C \Hypertarget{group___p_w_r_ex___g_p_i_o___port_ga8313451988e399483edbb9bc5925654d}\label{group___p_w_r_ex___g_p_i_o___port_ga8313451988e399483edbb9bc5925654d} 
\index{GPIO Port@{GPIO Port}!PWR\_GPIO\_D@{PWR\_GPIO\_D}}
\index{PWR\_GPIO\_D@{PWR\_GPIO\_D}!GPIO Port@{GPIO Port}}
\doxysubsubsubsubsubsection{\texorpdfstring{PWR\_GPIO\_D}{PWR\_GPIO\_D}}
{\footnotesize\ttfamily \#define PWR\+\_\+\+GPIO\+\_\+D~(0x00000003u)}

GPIO port D \Hypertarget{group___p_w_r_ex___g_p_i_o___port_ga94b434338719750707a69ee3b449c4d6}\label{group___p_w_r_ex___g_p_i_o___port_ga94b434338719750707a69ee3b449c4d6} 
\index{GPIO Port@{GPIO Port}!PWR\_GPIO\_F@{PWR\_GPIO\_F}}
\index{PWR\_GPIO\_F@{PWR\_GPIO\_F}!GPIO Port@{GPIO Port}}
\doxysubsubsubsubsubsection{\texorpdfstring{PWR\_GPIO\_F}{PWR\_GPIO\_F}}
{\footnotesize\ttfamily \#define PWR\+\_\+\+GPIO\+\_\+F~(0x00000005u)}

GPIO port F 