{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Quartus II" 0 -1 1617131429934 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus II 64-Bit " "Running Quartus II 64-Bit Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition " "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1617131429936 ""} { "Info" "IQEXE_START_BANNER_TIME" "Tue Mar 30 14:10:29 2021 " "Processing started: Tue Mar 30 14:10:29 2021" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1617131429936 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Quartus II" 0 -1 1617131429936 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off computer -c computer " "Command: quartus_map --read_settings_files=on --write_settings_files=off computer -c computer" {  } {  } 0 0 "Command: %1!s!" 0 0 "Quartus II" 0 -1 1617131429936 ""}
{ "Warning" "WQCU_PARALLEL_NO_LICENSE" "" "Parallel compilation is not licensed and has been disabled" {  } {  } 0 20028 "Parallel compilation is not licensed and has been disabled" 0 0 "Quartus II" 0 -1 1617131431349 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/jdgar/desktop/digitales/vdhl/data_path/data_path.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /users/jdgar/desktop/digitales/vdhl/data_path/data_path.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 data_path-data_path_arch " "Found design unit 1: data_path-data_path_arch" {  } { { "../data_path/data_path.vhd" "" { Text "C:/Users/jdgar/Desktop/Digitales/VDHL/data_path/data_path.vhd" 31 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1617131432325 ""} { "Info" "ISGN_ENTITY_NAME" "1 data_path " "Found entity 1: data_path" {  } { { "../data_path/data_path.vhd" "" { Text "C:/Users/jdgar/Desktop/Digitales/VDHL/data_path/data_path.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1617131432325 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1617131432325 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/jdgar/desktop/digitales/vdhl/control_unit/control_unit.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /users/jdgar/desktop/digitales/vdhl/control_unit/control_unit.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 control_unit-control_unit_arch " "Found design unit 1: control_unit-control_unit_arch" {  } { { "../control_unit/control_unit.vhd" "" { Text "C:/Users/jdgar/Desktop/Digitales/VDHL/control_unit/control_unit.vhd" 26 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1617131432340 ""} { "Info" "ISGN_ENTITY_NAME" "1 control_unit " "Found entity 1: control_unit" {  } { { "../control_unit/control_unit.vhd" "" { Text "C:/Users/jdgar/Desktop/Digitales/VDHL/control_unit/control_unit.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1617131432340 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1617131432340 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/jdgar/desktop/digitales/vdhl/mux_3to1/mux_3to1.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /users/jdgar/desktop/digitales/vdhl/mux_3to1/mux_3to1.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Mux_3to1-Mux_3to1_arch " "Found design unit 1: Mux_3to1-Mux_3to1_arch" {  } { { "../Mux_3to1/Mux_3to1.vhd" "" { Text "C:/Users/jdgar/Desktop/Digitales/VDHL/Mux_3to1/Mux_3to1.vhd" 16 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1617131432351 ""} { "Info" "ISGN_ENTITY_NAME" "1 Mux_3to1 " "Found entity 1: Mux_3to1" {  } { { "../Mux_3to1/Mux_3to1.vhd" "" { Text "C:/Users/jdgar/Desktop/Digitales/VDHL/Mux_3to1/Mux_3to1.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1617131432351 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1617131432351 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/jdgar/desktop/digitales/vdhl/outs_16_ports/outs_16_ports.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /users/jdgar/desktop/digitales/vdhl/outs_16_ports/outs_16_ports.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Outs_16_Ports-Outs_16_Ports_arch " "Found design unit 1: Outs_16_Ports-Outs_16_Ports_arch" {  } { { "../Outs_16_Ports/Outs_16_Ports.vhd" "" { Text "C:/Users/jdgar/Desktop/Digitales/VDHL/Outs_16_Ports/Outs_16_Ports.vhd" 19 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1617131432363 ""} { "Info" "ISGN_ENTITY_NAME" "1 Outs_16_Ports " "Found entity 1: Outs_16_Ports" {  } { { "../Outs_16_Ports/Outs_16_Ports.vhd" "" { Text "C:/Users/jdgar/Desktop/Digitales/VDHL/Outs_16_Ports/Outs_16_Ports.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1617131432363 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1617131432363 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/jdgar/desktop/digitales/vdhl/rw_96x8_sync/rw_96x8sync.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /users/jdgar/desktop/digitales/vdhl/rw_96x8_sync/rw_96x8sync.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 rw_96x8_sync-rw_96x8_sync_arch " "Found design unit 1: rw_96x8_sync-rw_96x8_sync_arch" {  } { { "../rw_96x8_sync/rw_96x8sync.vhd" "" { Text "C:/Users/jdgar/Desktop/Digitales/VDHL/rw_96x8_sync/rw_96x8sync.vhd" 13 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1617131432375 ""} { "Info" "ISGN_ENTITY_NAME" "1 rw_96x8_sync " "Found entity 1: rw_96x8_sync" {  } { { "../rw_96x8_sync/rw_96x8sync.vhd" "" { Text "C:/Users/jdgar/Desktop/Digitales/VDHL/rw_96x8_sync/rw_96x8sync.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1617131432375 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1617131432375 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/jdgar/desktop/digitales/vdhl/rom_128x8_sync/rom_128x8_sync.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /users/jdgar/desktop/digitales/vdhl/rom_128x8_sync/rom_128x8_sync.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 rom_128x8_sync-rom_128x8_sync_arch " "Found design unit 1: rom_128x8_sync-rom_128x8_sync_arch" {  } { { "../rom_128x8_sync/rom_128x8_sync.vhd" "" { Text "C:/Users/jdgar/Desktop/Digitales/VDHL/rom_128x8_sync/rom_128x8_sync.vhd" 11 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1617131432387 ""} { "Info" "ISGN_ENTITY_NAME" "1 rom_128x8_sync " "Found entity 1: rom_128x8_sync" {  } { { "../rom_128x8_sync/rom_128x8_sync.vhd" "" { Text "C:/Users/jdgar/Desktop/Digitales/VDHL/rom_128x8_sync/rom_128x8_sync.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1617131432387 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1617131432387 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/jdgar/desktop/digitales/vdhl/memory/memory.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /users/jdgar/desktop/digitales/vdhl/memory/memory.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 memory-memory_arch " "Found design unit 1: memory-memory_arch" {  } { { "../memory/memory.vhd" "" { Text "C:/Users/jdgar/Desktop/Digitales/VDHL/memory/memory.vhd" 25 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1617131432398 ""} { "Info" "ISGN_ENTITY_NAME" "1 memory " "Found entity 1: memory" {  } { { "../memory/memory.vhd" "" { Text "C:/Users/jdgar/Desktop/Digitales/VDHL/memory/memory.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1617131432398 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1617131432398 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/jdgar/desktop/digitales/vdhl/cpu/cpu.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /users/jdgar/desktop/digitales/vdhl/cpu/cpu.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 CPU-CPU_arch " "Found design unit 1: CPU-CPU_arch" {  } { { "../CPU/CPU.vhd" "" { Text "C:/Users/jdgar/Desktop/Digitales/VDHL/CPU/CPU.vhd" 18 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1617131432410 ""} { "Info" "ISGN_ENTITY_NAME" "1 CPU " "Found entity 1: CPU" {  } { { "../CPU/CPU.vhd" "" { Text "C:/Users/jdgar/Desktop/Digitales/VDHL/CPU/CPU.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1617131432410 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1617131432410 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "computer.vhd 2 1 " "Found 2 design units, including 1 entities, in source file computer.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 computer-computer_arch " "Found design unit 1: computer-computer_arch" {  } { { "computer.vhd" "" { Text "C:/Users/jdgar/Desktop/Digitales/VDHL/computer/computer.vhd" 20 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1617131432423 ""} { "Info" "ISGN_ENTITY_NAME" "1 computer " "Found entity 1: computer" {  } { { "computer.vhd" "" { Text "C:/Users/jdgar/Desktop/Digitales/VDHL/computer/computer.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1617131432423 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1617131432423 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "computer " "Elaborating entity \"computer\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Quartus II" 0 -1 1617131432541 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "CPU CPU:U0 " "Elaborating entity \"CPU\" for hierarchy \"CPU:U0\"" {  } { { "computer.vhd" "U0" { Text "C:/Users/jdgar/Desktop/Digitales/VDHL/computer/computer.vhd" 61 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1617131432556 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "control_unit CPU:U0\|control_unit:U1 " "Elaborating entity \"control_unit\" for hierarchy \"CPU:U0\|control_unit:U1\"" {  } { { "../CPU/CPU.vhd" "U1" { Text "C:/Users/jdgar/Desktop/Digitales/VDHL/CPU/CPU.vhd" 75 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1617131432564 ""}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "next_state control_unit.vhd(76) " "VHDL Process Statement warning at control_unit.vhd(76): inferring latch(es) for signal or variable \"next_state\", which holds its previous value in one or more paths through the process" {  } { { "../control_unit/control_unit.vhd" "" { Text "C:/Users/jdgar/Desktop/Digitales/VDHL/control_unit/control_unit.vhd" 76 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Quartus II" 0 -1 1617131432573 "|computer|CPU:U0|control_unit:U1"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "IR control_unit.vhd(193) " "VHDL Process Statement warning at control_unit.vhd(193): signal \"IR\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "../control_unit/control_unit.vhd" "" { Text "C:/Users/jdgar/Desktop/Digitales/VDHL/control_unit/control_unit.vhd" 193 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1617131432575 "|computer|CPU:U0|control_unit:U1"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "IR control_unit.vhd(205) " "VHDL Process Statement warning at control_unit.vhd(205): signal \"IR\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "../control_unit/control_unit.vhd" "" { Text "C:/Users/jdgar/Desktop/Digitales/VDHL/control_unit/control_unit.vhd" 205 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1617131432575 "|computer|CPU:U0|control_unit:U1"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "IR control_unit.vhd(217) " "VHDL Process Statement warning at control_unit.vhd(217): signal \"IR\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "../control_unit/control_unit.vhd" "" { Text "C:/Users/jdgar/Desktop/Digitales/VDHL/control_unit/control_unit.vhd" 217 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1617131432576 "|computer|CPU:U0|control_unit:U1"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "IR control_unit.vhd(229) " "VHDL Process Statement warning at control_unit.vhd(229): signal \"IR\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "../control_unit/control_unit.vhd" "" { Text "C:/Users/jdgar/Desktop/Digitales/VDHL/control_unit/control_unit.vhd" 229 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1617131432576 "|computer|CPU:U0|control_unit:U1"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "IR control_unit.vhd(241) " "VHDL Process Statement warning at control_unit.vhd(241): signal \"IR\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "../control_unit/control_unit.vhd" "" { Text "C:/Users/jdgar/Desktop/Digitales/VDHL/control_unit/control_unit.vhd" 241 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1617131432576 "|computer|CPU:U0|control_unit:U1"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "IR control_unit.vhd(253) " "VHDL Process Statement warning at control_unit.vhd(253): signal \"IR\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "../control_unit/control_unit.vhd" "" { Text "C:/Users/jdgar/Desktop/Digitales/VDHL/control_unit/control_unit.vhd" 253 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1617131432576 "|computer|CPU:U0|control_unit:U1"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "IR control_unit.vhd(265) " "VHDL Process Statement warning at control_unit.vhd(265): signal \"IR\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "../control_unit/control_unit.vhd" "" { Text "C:/Users/jdgar/Desktop/Digitales/VDHL/control_unit/control_unit.vhd" 265 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1617131432576 "|computer|CPU:U0|control_unit:U1"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "IR control_unit.vhd(277) " "VHDL Process Statement warning at control_unit.vhd(277): signal \"IR\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "../control_unit/control_unit.vhd" "" { Text "C:/Users/jdgar/Desktop/Digitales/VDHL/control_unit/control_unit.vhd" 277 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1617131432577 "|computer|CPU:U0|control_unit:U1"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "CCR_Result control_unit.vhd(277) " "VHDL Process Statement warning at control_unit.vhd(277): signal \"CCR_Result\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "../control_unit/control_unit.vhd" "" { Text "C:/Users/jdgar/Desktop/Digitales/VDHL/control_unit/control_unit.vhd" 277 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1617131432577 "|computer|CPU:U0|control_unit:U1"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "IR control_unit.vhd(289) " "VHDL Process Statement warning at control_unit.vhd(289): signal \"IR\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "../control_unit/control_unit.vhd" "" { Text "C:/Users/jdgar/Desktop/Digitales/VDHL/control_unit/control_unit.vhd" 289 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1617131432577 "|computer|CPU:U0|control_unit:U1"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "CCR_Result control_unit.vhd(289) " "VHDL Process Statement warning at control_unit.vhd(289): signal \"CCR_Result\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "../control_unit/control_unit.vhd" "" { Text "C:/Users/jdgar/Desktop/Digitales/VDHL/control_unit/control_unit.vhd" 289 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1617131432577 "|computer|CPU:U0|control_unit:U1"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "IR control_unit.vhd(301) " "VHDL Process Statement warning at control_unit.vhd(301): signal \"IR\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "../control_unit/control_unit.vhd" "" { Text "C:/Users/jdgar/Desktop/Digitales/VDHL/control_unit/control_unit.vhd" 301 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1617131432578 "|computer|CPU:U0|control_unit:U1"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "CCR_Result control_unit.vhd(301) " "VHDL Process Statement warning at control_unit.vhd(301): signal \"CCR_Result\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "../control_unit/control_unit.vhd" "" { Text "C:/Users/jdgar/Desktop/Digitales/VDHL/control_unit/control_unit.vhd" 301 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1617131432578 "|computer|CPU:U0|control_unit:U1"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "IR control_unit.vhd(313) " "VHDL Process Statement warning at control_unit.vhd(313): signal \"IR\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "../control_unit/control_unit.vhd" "" { Text "C:/Users/jdgar/Desktop/Digitales/VDHL/control_unit/control_unit.vhd" 313 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1617131432578 "|computer|CPU:U0|control_unit:U1"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "CCR_Result control_unit.vhd(313) " "VHDL Process Statement warning at control_unit.vhd(313): signal \"CCR_Result\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "../control_unit/control_unit.vhd" "" { Text "C:/Users/jdgar/Desktop/Digitales/VDHL/control_unit/control_unit.vhd" 313 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1617131432579 "|computer|CPU:U0|control_unit:U1"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "IR control_unit.vhd(325) " "VHDL Process Statement warning at control_unit.vhd(325): signal \"IR\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "../control_unit/control_unit.vhd" "" { Text "C:/Users/jdgar/Desktop/Digitales/VDHL/control_unit/control_unit.vhd" 325 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1617131432579 "|computer|CPU:U0|control_unit:U1"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "CCR_Result control_unit.vhd(325) " "VHDL Process Statement warning at control_unit.vhd(325): signal \"CCR_Result\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "../control_unit/control_unit.vhd" "" { Text "C:/Users/jdgar/Desktop/Digitales/VDHL/control_unit/control_unit.vhd" 325 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1617131432579 "|computer|CPU:U0|control_unit:U1"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "IR control_unit.vhd(337) " "VHDL Process Statement warning at control_unit.vhd(337): signal \"IR\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "../control_unit/control_unit.vhd" "" { Text "C:/Users/jdgar/Desktop/Digitales/VDHL/control_unit/control_unit.vhd" 337 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1617131432579 "|computer|CPU:U0|control_unit:U1"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "CCR_Result control_unit.vhd(337) " "VHDL Process Statement warning at control_unit.vhd(337): signal \"CCR_Result\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "../control_unit/control_unit.vhd" "" { Text "C:/Users/jdgar/Desktop/Digitales/VDHL/control_unit/control_unit.vhd" 337 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1617131432580 "|computer|CPU:U0|control_unit:U1"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "IR control_unit.vhd(349) " "VHDL Process Statement warning at control_unit.vhd(349): signal \"IR\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "../control_unit/control_unit.vhd" "" { Text "C:/Users/jdgar/Desktop/Digitales/VDHL/control_unit/control_unit.vhd" 349 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1617131432580 "|computer|CPU:U0|control_unit:U1"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "CCR_Result control_unit.vhd(349) " "VHDL Process Statement warning at control_unit.vhd(349): signal \"CCR_Result\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "../control_unit/control_unit.vhd" "" { Text "C:/Users/jdgar/Desktop/Digitales/VDHL/control_unit/control_unit.vhd" 349 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1617131432580 "|computer|CPU:U0|control_unit:U1"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "IR control_unit.vhd(361) " "VHDL Process Statement warning at control_unit.vhd(361): signal \"IR\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "../control_unit/control_unit.vhd" "" { Text "C:/Users/jdgar/Desktop/Digitales/VDHL/control_unit/control_unit.vhd" 361 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1617131432580 "|computer|CPU:U0|control_unit:U1"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "CCR_Result control_unit.vhd(361) " "VHDL Process Statement warning at control_unit.vhd(361): signal \"CCR_Result\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "../control_unit/control_unit.vhd" "" { Text "C:/Users/jdgar/Desktop/Digitales/VDHL/control_unit/control_unit.vhd" 361 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1617131432580 "|computer|CPU:U0|control_unit:U1"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "IR control_unit.vhd(373) " "VHDL Process Statement warning at control_unit.vhd(373): signal \"IR\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "../control_unit/control_unit.vhd" "" { Text "C:/Users/jdgar/Desktop/Digitales/VDHL/control_unit/control_unit.vhd" 373 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1617131432581 "|computer|CPU:U0|control_unit:U1"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "IR control_unit.vhd(385) " "VHDL Process Statement warning at control_unit.vhd(385): signal \"IR\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "../control_unit/control_unit.vhd" "" { Text "C:/Users/jdgar/Desktop/Digitales/VDHL/control_unit/control_unit.vhd" 385 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1617131432581 "|computer|CPU:U0|control_unit:U1"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "IR control_unit.vhd(397) " "VHDL Process Statement warning at control_unit.vhd(397): signal \"IR\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "../control_unit/control_unit.vhd" "" { Text "C:/Users/jdgar/Desktop/Digitales/VDHL/control_unit/control_unit.vhd" 397 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1617131432581 "|computer|CPU:U0|control_unit:U1"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "IR control_unit.vhd(409) " "VHDL Process Statement warning at control_unit.vhd(409): signal \"IR\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "../control_unit/control_unit.vhd" "" { Text "C:/Users/jdgar/Desktop/Digitales/VDHL/control_unit/control_unit.vhd" 409 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1617131432581 "|computer|CPU:U0|control_unit:U1"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "IR control_unit.vhd(421) " "VHDL Process Statement warning at control_unit.vhd(421): signal \"IR\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "../control_unit/control_unit.vhd" "" { Text "C:/Users/jdgar/Desktop/Digitales/VDHL/control_unit/control_unit.vhd" 421 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1617131432581 "|computer|CPU:U0|control_unit:U1"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "IR control_unit.vhd(433) " "VHDL Process Statement warning at control_unit.vhd(433): signal \"IR\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "../control_unit/control_unit.vhd" "" { Text "C:/Users/jdgar/Desktop/Digitales/VDHL/control_unit/control_unit.vhd" 433 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1617131432582 "|computer|CPU:U0|control_unit:U1"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "IR control_unit.vhd(445) " "VHDL Process Statement warning at control_unit.vhd(445): signal \"IR\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "../control_unit/control_unit.vhd" "" { Text "C:/Users/jdgar/Desktop/Digitales/VDHL/control_unit/control_unit.vhd" 445 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1617131432582 "|computer|CPU:U0|control_unit:U1"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "IR control_unit.vhd(457) " "VHDL Process Statement warning at control_unit.vhd(457): signal \"IR\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "../control_unit/control_unit.vhd" "" { Text "C:/Users/jdgar/Desktop/Digitales/VDHL/control_unit/control_unit.vhd" 457 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1617131432582 "|computer|CPU:U0|control_unit:U1"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "IR_Load control_unit.vhd(153) " "VHDL Process Statement warning at control_unit.vhd(153): inferring latch(es) for signal or variable \"IR_Load\", which holds its previous value in one or more paths through the process" {  } { { "../control_unit/control_unit.vhd" "" { Text "C:/Users/jdgar/Desktop/Digitales/VDHL/control_unit/control_unit.vhd" 153 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Quartus II" 0 -1 1617131432587 "|computer|CPU:U0|control_unit:U1"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "MAR_Load control_unit.vhd(153) " "VHDL Process Statement warning at control_unit.vhd(153): inferring latch(es) for signal or variable \"MAR_Load\", which holds its previous value in one or more paths through the process" {  } { { "../control_unit/control_unit.vhd" "" { Text "C:/Users/jdgar/Desktop/Digitales/VDHL/control_unit/control_unit.vhd" 153 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Quartus II" 0 -1 1617131432587 "|computer|CPU:U0|control_unit:U1"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "PC_Load control_unit.vhd(153) " "VHDL Process Statement warning at control_unit.vhd(153): inferring latch(es) for signal or variable \"PC_Load\", which holds its previous value in one or more paths through the process" {  } { { "../control_unit/control_unit.vhd" "" { Text "C:/Users/jdgar/Desktop/Digitales/VDHL/control_unit/control_unit.vhd" 153 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Quartus II" 0 -1 1617131432587 "|computer|CPU:U0|control_unit:U1"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "PC_Inc control_unit.vhd(153) " "VHDL Process Statement warning at control_unit.vhd(153): inferring latch(es) for signal or variable \"PC_Inc\", which holds its previous value in one or more paths through the process" {  } { { "../control_unit/control_unit.vhd" "" { Text "C:/Users/jdgar/Desktop/Digitales/VDHL/control_unit/control_unit.vhd" 153 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Quartus II" 0 -1 1617131432587 "|computer|CPU:U0|control_unit:U1"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "A_Load control_unit.vhd(153) " "VHDL Process Statement warning at control_unit.vhd(153): inferring latch(es) for signal or variable \"A_Load\", which holds its previous value in one or more paths through the process" {  } { { "../control_unit/control_unit.vhd" "" { Text "C:/Users/jdgar/Desktop/Digitales/VDHL/control_unit/control_unit.vhd" 153 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Quartus II" 0 -1 1617131432588 "|computer|CPU:U0|control_unit:U1"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "B_Load control_unit.vhd(153) " "VHDL Process Statement warning at control_unit.vhd(153): inferring latch(es) for signal or variable \"B_Load\", which holds its previous value in one or more paths through the process" {  } { { "../control_unit/control_unit.vhd" "" { Text "C:/Users/jdgar/Desktop/Digitales/VDHL/control_unit/control_unit.vhd" 153 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Quartus II" 0 -1 1617131432588 "|computer|CPU:U0|control_unit:U1"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "ALU_Sel control_unit.vhd(153) " "VHDL Process Statement warning at control_unit.vhd(153): inferring latch(es) for signal or variable \"ALU_Sel\", which holds its previous value in one or more paths through the process" {  } { { "../control_unit/control_unit.vhd" "" { Text "C:/Users/jdgar/Desktop/Digitales/VDHL/control_unit/control_unit.vhd" 153 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Quartus II" 0 -1 1617131432588 "|computer|CPU:U0|control_unit:U1"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "CCR_Load control_unit.vhd(153) " "VHDL Process Statement warning at control_unit.vhd(153): inferring latch(es) for signal or variable \"CCR_Load\", which holds its previous value in one or more paths through the process" {  } { { "../control_unit/control_unit.vhd" "" { Text "C:/Users/jdgar/Desktop/Digitales/VDHL/control_unit/control_unit.vhd" 153 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Quartus II" 0 -1 1617131432588 "|computer|CPU:U0|control_unit:U1"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "Bus1_Sel control_unit.vhd(153) " "VHDL Process Statement warning at control_unit.vhd(153): inferring latch(es) for signal or variable \"Bus1_Sel\", which holds its previous value in one or more paths through the process" {  } { { "../control_unit/control_unit.vhd" "" { Text "C:/Users/jdgar/Desktop/Digitales/VDHL/control_unit/control_unit.vhd" 153 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Quartus II" 0 -1 1617131432589 "|computer|CPU:U0|control_unit:U1"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "Bus2_Sel control_unit.vhd(153) " "VHDL Process Statement warning at control_unit.vhd(153): inferring latch(es) for signal or variable \"Bus2_Sel\", which holds its previous value in one or more paths through the process" {  } { { "../control_unit/control_unit.vhd" "" { Text "C:/Users/jdgar/Desktop/Digitales/VDHL/control_unit/control_unit.vhd" 153 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Quartus II" 0 -1 1617131432589 "|computer|CPU:U0|control_unit:U1"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "write control_unit.vhd(153) " "VHDL Process Statement warning at control_unit.vhd(153): inferring latch(es) for signal or variable \"write\", which holds its previous value in one or more paths through the process" {  } { { "../control_unit/control_unit.vhd" "" { Text "C:/Users/jdgar/Desktop/Digitales/VDHL/control_unit/control_unit.vhd" 153 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Quartus II" 0 -1 1617131432589 "|computer|CPU:U0|control_unit:U1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "write control_unit.vhd(153) " "Inferred latch for \"write\" at control_unit.vhd(153)" {  } { { "../control_unit/control_unit.vhd" "" { Text "C:/Users/jdgar/Desktop/Digitales/VDHL/control_unit/control_unit.vhd" 153 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1617131432598 "|computer|CPU:U0|control_unit:U1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Bus2_Sel\[0\] control_unit.vhd(153) " "Inferred latch for \"Bus2_Sel\[0\]\" at control_unit.vhd(153)" {  } { { "../control_unit/control_unit.vhd" "" { Text "C:/Users/jdgar/Desktop/Digitales/VDHL/control_unit/control_unit.vhd" 153 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1617131432599 "|computer|CPU:U0|control_unit:U1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Bus2_Sel\[1\] control_unit.vhd(153) " "Inferred latch for \"Bus2_Sel\[1\]\" at control_unit.vhd(153)" {  } { { "../control_unit/control_unit.vhd" "" { Text "C:/Users/jdgar/Desktop/Digitales/VDHL/control_unit/control_unit.vhd" 153 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1617131432599 "|computer|CPU:U0|control_unit:U1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Bus1_Sel\[0\] control_unit.vhd(153) " "Inferred latch for \"Bus1_Sel\[0\]\" at control_unit.vhd(153)" {  } { { "../control_unit/control_unit.vhd" "" { Text "C:/Users/jdgar/Desktop/Digitales/VDHL/control_unit/control_unit.vhd" 153 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1617131432600 "|computer|CPU:U0|control_unit:U1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Bus1_Sel\[1\] control_unit.vhd(153) " "Inferred latch for \"Bus1_Sel\[1\]\" at control_unit.vhd(153)" {  } { { "../control_unit/control_unit.vhd" "" { Text "C:/Users/jdgar/Desktop/Digitales/VDHL/control_unit/control_unit.vhd" 153 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1617131432600 "|computer|CPU:U0|control_unit:U1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "CCR_Load control_unit.vhd(153) " "Inferred latch for \"CCR_Load\" at control_unit.vhd(153)" {  } { { "../control_unit/control_unit.vhd" "" { Text "C:/Users/jdgar/Desktop/Digitales/VDHL/control_unit/control_unit.vhd" 153 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1617131432601 "|computer|CPU:U0|control_unit:U1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ALU_Sel\[0\] control_unit.vhd(153) " "Inferred latch for \"ALU_Sel\[0\]\" at control_unit.vhd(153)" {  } { { "../control_unit/control_unit.vhd" "" { Text "C:/Users/jdgar/Desktop/Digitales/VDHL/control_unit/control_unit.vhd" 153 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1617131432601 "|computer|CPU:U0|control_unit:U1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ALU_Sel\[1\] control_unit.vhd(153) " "Inferred latch for \"ALU_Sel\[1\]\" at control_unit.vhd(153)" {  } { { "../control_unit/control_unit.vhd" "" { Text "C:/Users/jdgar/Desktop/Digitales/VDHL/control_unit/control_unit.vhd" 153 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1617131432601 "|computer|CPU:U0|control_unit:U1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ALU_Sel\[2\] control_unit.vhd(153) " "Inferred latch for \"ALU_Sel\[2\]\" at control_unit.vhd(153)" {  } { { "../control_unit/control_unit.vhd" "" { Text "C:/Users/jdgar/Desktop/Digitales/VDHL/control_unit/control_unit.vhd" 153 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1617131432602 "|computer|CPU:U0|control_unit:U1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "B_Load control_unit.vhd(153) " "Inferred latch for \"B_Load\" at control_unit.vhd(153)" {  } { { "../control_unit/control_unit.vhd" "" { Text "C:/Users/jdgar/Desktop/Digitales/VDHL/control_unit/control_unit.vhd" 153 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1617131432602 "|computer|CPU:U0|control_unit:U1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "A_Load control_unit.vhd(153) " "Inferred latch for \"A_Load\" at control_unit.vhd(153)" {  } { { "../control_unit/control_unit.vhd" "" { Text "C:/Users/jdgar/Desktop/Digitales/VDHL/control_unit/control_unit.vhd" 153 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1617131432603 "|computer|CPU:U0|control_unit:U1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "PC_Inc control_unit.vhd(153) " "Inferred latch for \"PC_Inc\" at control_unit.vhd(153)" {  } { { "../control_unit/control_unit.vhd" "" { Text "C:/Users/jdgar/Desktop/Digitales/VDHL/control_unit/control_unit.vhd" 153 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1617131432603 "|computer|CPU:U0|control_unit:U1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "PC_Load control_unit.vhd(153) " "Inferred latch for \"PC_Load\" at control_unit.vhd(153)" {  } { { "../control_unit/control_unit.vhd" "" { Text "C:/Users/jdgar/Desktop/Digitales/VDHL/control_unit/control_unit.vhd" 153 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1617131432604 "|computer|CPU:U0|control_unit:U1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "MAR_Load control_unit.vhd(153) " "Inferred latch for \"MAR_Load\" at control_unit.vhd(153)" {  } { { "../control_unit/control_unit.vhd" "" { Text "C:/Users/jdgar/Desktop/Digitales/VDHL/control_unit/control_unit.vhd" 153 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1617131432604 "|computer|CPU:U0|control_unit:U1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "IR_Load control_unit.vhd(153) " "Inferred latch for \"IR_Load\" at control_unit.vhd(153)" {  } { { "../control_unit/control_unit.vhd" "" { Text "C:/Users/jdgar/Desktop/Digitales/VDHL/control_unit/control_unit.vhd" 153 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1617131432604 "|computer|CPU:U0|control_unit:U1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "next_state.S_BEQ_7 control_unit.vhd(76) " "Inferred latch for \"next_state.S_BEQ_7\" at control_unit.vhd(76)" {  } { { "../control_unit/control_unit.vhd" "" { Text "C:/Users/jdgar/Desktop/Digitales/VDHL/control_unit/control_unit.vhd" 76 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1617131432605 "|computer|CPU:U0|control_unit:U1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "next_state.S_BEQ_6 control_unit.vhd(76) " "Inferred latch for \"next_state.S_BEQ_6\" at control_unit.vhd(76)" {  } { { "../control_unit/control_unit.vhd" "" { Text "C:/Users/jdgar/Desktop/Digitales/VDHL/control_unit/control_unit.vhd" 76 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1617131432606 "|computer|CPU:U0|control_unit:U1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "next_state.S_BEQ_5 control_unit.vhd(76) " "Inferred latch for \"next_state.S_BEQ_5\" at control_unit.vhd(76)" {  } { { "../control_unit/control_unit.vhd" "" { Text "C:/Users/jdgar/Desktop/Digitales/VDHL/control_unit/control_unit.vhd" 76 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1617131432606 "|computer|CPU:U0|control_unit:U1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "next_state.S_BEQ_4 control_unit.vhd(76) " "Inferred latch for \"next_state.S_BEQ_4\" at control_unit.vhd(76)" {  } { { "../control_unit/control_unit.vhd" "" { Text "C:/Users/jdgar/Desktop/Digitales/VDHL/control_unit/control_unit.vhd" 76 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1617131432607 "|computer|CPU:U0|control_unit:U1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "next_state.S_BRA_6 control_unit.vhd(76) " "Inferred latch for \"next_state.S_BRA_6\" at control_unit.vhd(76)" {  } { { "../control_unit/control_unit.vhd" "" { Text "C:/Users/jdgar/Desktop/Digitales/VDHL/control_unit/control_unit.vhd" 76 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1617131432607 "|computer|CPU:U0|control_unit:U1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "next_state.S_BRA_5 control_unit.vhd(76) " "Inferred latch for \"next_state.S_BRA_5\" at control_unit.vhd(76)" {  } { { "../control_unit/control_unit.vhd" "" { Text "C:/Users/jdgar/Desktop/Digitales/VDHL/control_unit/control_unit.vhd" 76 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1617131432608 "|computer|CPU:U0|control_unit:U1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "next_state.S_BRA_4 control_unit.vhd(76) " "Inferred latch for \"next_state.S_BRA_4\" at control_unit.vhd(76)" {  } { { "../control_unit/control_unit.vhd" "" { Text "C:/Users/jdgar/Desktop/Digitales/VDHL/control_unit/control_unit.vhd" 76 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1617131432608 "|computer|CPU:U0|control_unit:U1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "next_state.S_ADD_AB_4 control_unit.vhd(76) " "Inferred latch for \"next_state.S_ADD_AB_4\" at control_unit.vhd(76)" {  } { { "../control_unit/control_unit.vhd" "" { Text "C:/Users/jdgar/Desktop/Digitales/VDHL/control_unit/control_unit.vhd" 76 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1617131432609 "|computer|CPU:U0|control_unit:U1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "next_state.S_STB_DIR_7 control_unit.vhd(76) " "Inferred latch for \"next_state.S_STB_DIR_7\" at control_unit.vhd(76)" {  } { { "../control_unit/control_unit.vhd" "" { Text "C:/Users/jdgar/Desktop/Digitales/VDHL/control_unit/control_unit.vhd" 76 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1617131432609 "|computer|CPU:U0|control_unit:U1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "next_state.S_STB_DIR_6 control_unit.vhd(76) " "Inferred latch for \"next_state.S_STB_DIR_6\" at control_unit.vhd(76)" {  } { { "../control_unit/control_unit.vhd" "" { Text "C:/Users/jdgar/Desktop/Digitales/VDHL/control_unit/control_unit.vhd" 76 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1617131432610 "|computer|CPU:U0|control_unit:U1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "next_state.S_STB_DIR_5 control_unit.vhd(76) " "Inferred latch for \"next_state.S_STB_DIR_5\" at control_unit.vhd(76)" {  } { { "../control_unit/control_unit.vhd" "" { Text "C:/Users/jdgar/Desktop/Digitales/VDHL/control_unit/control_unit.vhd" 76 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1617131432610 "|computer|CPU:U0|control_unit:U1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "next_state.S_STB_DIR_4 control_unit.vhd(76) " "Inferred latch for \"next_state.S_STB_DIR_4\" at control_unit.vhd(76)" {  } { { "../control_unit/control_unit.vhd" "" { Text "C:/Users/jdgar/Desktop/Digitales/VDHL/control_unit/control_unit.vhd" 76 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1617131432610 "|computer|CPU:U0|control_unit:U1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "next_state.S_STA_DIR_7 control_unit.vhd(76) " "Inferred latch for \"next_state.S_STA_DIR_7\" at control_unit.vhd(76)" {  } { { "../control_unit/control_unit.vhd" "" { Text "C:/Users/jdgar/Desktop/Digitales/VDHL/control_unit/control_unit.vhd" 76 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1617131432611 "|computer|CPU:U0|control_unit:U1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "next_state.S_STA_DIR_6 control_unit.vhd(76) " "Inferred latch for \"next_state.S_STA_DIR_6\" at control_unit.vhd(76)" {  } { { "../control_unit/control_unit.vhd" "" { Text "C:/Users/jdgar/Desktop/Digitales/VDHL/control_unit/control_unit.vhd" 76 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1617131432611 "|computer|CPU:U0|control_unit:U1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "next_state.S_STA_DIR_5 control_unit.vhd(76) " "Inferred latch for \"next_state.S_STA_DIR_5\" at control_unit.vhd(76)" {  } { { "../control_unit/control_unit.vhd" "" { Text "C:/Users/jdgar/Desktop/Digitales/VDHL/control_unit/control_unit.vhd" 76 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1617131432612 "|computer|CPU:U0|control_unit:U1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "next_state.S_STA_DIR_4 control_unit.vhd(76) " "Inferred latch for \"next_state.S_STA_DIR_4\" at control_unit.vhd(76)" {  } { { "../control_unit/control_unit.vhd" "" { Text "C:/Users/jdgar/Desktop/Digitales/VDHL/control_unit/control_unit.vhd" 76 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1617131432612 "|computer|CPU:U0|control_unit:U1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "next_state.S_LDB_DIR_8 control_unit.vhd(76) " "Inferred latch for \"next_state.S_LDB_DIR_8\" at control_unit.vhd(76)" {  } { { "../control_unit/control_unit.vhd" "" { Text "C:/Users/jdgar/Desktop/Digitales/VDHL/control_unit/control_unit.vhd" 76 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1617131432613 "|computer|CPU:U0|control_unit:U1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "next_state.S_LDB_DIR_7 control_unit.vhd(76) " "Inferred latch for \"next_state.S_LDB_DIR_7\" at control_unit.vhd(76)" {  } { { "../control_unit/control_unit.vhd" "" { Text "C:/Users/jdgar/Desktop/Digitales/VDHL/control_unit/control_unit.vhd" 76 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1617131432614 "|computer|CPU:U0|control_unit:U1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "next_state.S_LDB_DIR_6 control_unit.vhd(76) " "Inferred latch for \"next_state.S_LDB_DIR_6\" at control_unit.vhd(76)" {  } { { "../control_unit/control_unit.vhd" "" { Text "C:/Users/jdgar/Desktop/Digitales/VDHL/control_unit/control_unit.vhd" 76 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1617131432614 "|computer|CPU:U0|control_unit:U1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "next_state.S_LDB_DIR_5 control_unit.vhd(76) " "Inferred latch for \"next_state.S_LDB_DIR_5\" at control_unit.vhd(76)" {  } { { "../control_unit/control_unit.vhd" "" { Text "C:/Users/jdgar/Desktop/Digitales/VDHL/control_unit/control_unit.vhd" 76 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1617131432615 "|computer|CPU:U0|control_unit:U1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "next_state.S_LDB_DIR_4 control_unit.vhd(76) " "Inferred latch for \"next_state.S_LDB_DIR_4\" at control_unit.vhd(76)" {  } { { "../control_unit/control_unit.vhd" "" { Text "C:/Users/jdgar/Desktop/Digitales/VDHL/control_unit/control_unit.vhd" 76 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1617131432615 "|computer|CPU:U0|control_unit:U1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "next_state.S_LDB_IMM_6 control_unit.vhd(76) " "Inferred latch for \"next_state.S_LDB_IMM_6\" at control_unit.vhd(76)" {  } { { "../control_unit/control_unit.vhd" "" { Text "C:/Users/jdgar/Desktop/Digitales/VDHL/control_unit/control_unit.vhd" 76 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1617131432615 "|computer|CPU:U0|control_unit:U1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "next_state.S_LDB_IMM_5 control_unit.vhd(76) " "Inferred latch for \"next_state.S_LDB_IMM_5\" at control_unit.vhd(76)" {  } { { "../control_unit/control_unit.vhd" "" { Text "C:/Users/jdgar/Desktop/Digitales/VDHL/control_unit/control_unit.vhd" 76 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1617131432616 "|computer|CPU:U0|control_unit:U1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "next_state.S_LDB_IMM_4 control_unit.vhd(76) " "Inferred latch for \"next_state.S_LDB_IMM_4\" at control_unit.vhd(76)" {  } { { "../control_unit/control_unit.vhd" "" { Text "C:/Users/jdgar/Desktop/Digitales/VDHL/control_unit/control_unit.vhd" 76 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1617131432617 "|computer|CPU:U0|control_unit:U1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "next_state.S_LDA_DIR_8 control_unit.vhd(76) " "Inferred latch for \"next_state.S_LDA_DIR_8\" at control_unit.vhd(76)" {  } { { "../control_unit/control_unit.vhd" "" { Text "C:/Users/jdgar/Desktop/Digitales/VDHL/control_unit/control_unit.vhd" 76 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1617131432617 "|computer|CPU:U0|control_unit:U1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "next_state.S_LDA_DIR_7 control_unit.vhd(76) " "Inferred latch for \"next_state.S_LDA_DIR_7\" at control_unit.vhd(76)" {  } { { "../control_unit/control_unit.vhd" "" { Text "C:/Users/jdgar/Desktop/Digitales/VDHL/control_unit/control_unit.vhd" 76 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1617131432618 "|computer|CPU:U0|control_unit:U1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "next_state.S_LDA_DIR_6 control_unit.vhd(76) " "Inferred latch for \"next_state.S_LDA_DIR_6\" at control_unit.vhd(76)" {  } { { "../control_unit/control_unit.vhd" "" { Text "C:/Users/jdgar/Desktop/Digitales/VDHL/control_unit/control_unit.vhd" 76 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1617131432618 "|computer|CPU:U0|control_unit:U1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "next_state.S_LDA_DIR_5 control_unit.vhd(76) " "Inferred latch for \"next_state.S_LDA_DIR_5\" at control_unit.vhd(76)" {  } { { "../control_unit/control_unit.vhd" "" { Text "C:/Users/jdgar/Desktop/Digitales/VDHL/control_unit/control_unit.vhd" 76 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1617131432618 "|computer|CPU:U0|control_unit:U1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "next_state.S_LDA_DIR_4 control_unit.vhd(76) " "Inferred latch for \"next_state.S_LDA_DIR_4\" at control_unit.vhd(76)" {  } { { "../control_unit/control_unit.vhd" "" { Text "C:/Users/jdgar/Desktop/Digitales/VDHL/control_unit/control_unit.vhd" 76 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1617131432619 "|computer|CPU:U0|control_unit:U1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "next_state.S_LDA_IMM_6 control_unit.vhd(76) " "Inferred latch for \"next_state.S_LDA_IMM_6\" at control_unit.vhd(76)" {  } { { "../control_unit/control_unit.vhd" "" { Text "C:/Users/jdgar/Desktop/Digitales/VDHL/control_unit/control_unit.vhd" 76 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1617131432619 "|computer|CPU:U0|control_unit:U1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "next_state.S_LDA_IMM_5 control_unit.vhd(76) " "Inferred latch for \"next_state.S_LDA_IMM_5\" at control_unit.vhd(76)" {  } { { "../control_unit/control_unit.vhd" "" { Text "C:/Users/jdgar/Desktop/Digitales/VDHL/control_unit/control_unit.vhd" 76 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1617131432620 "|computer|CPU:U0|control_unit:U1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "next_state.S_LDA_IMM_4 control_unit.vhd(76) " "Inferred latch for \"next_state.S_LDA_IMM_4\" at control_unit.vhd(76)" {  } { { "../control_unit/control_unit.vhd" "" { Text "C:/Users/jdgar/Desktop/Digitales/VDHL/control_unit/control_unit.vhd" 76 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1617131432621 "|computer|CPU:U0|control_unit:U1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "next_state.S_DECODE_3 control_unit.vhd(76) " "Inferred latch for \"next_state.S_DECODE_3\" at control_unit.vhd(76)" {  } { { "../control_unit/control_unit.vhd" "" { Text "C:/Users/jdgar/Desktop/Digitales/VDHL/control_unit/control_unit.vhd" 76 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1617131432621 "|computer|CPU:U0|control_unit:U1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "next_state.S_FETCH_2 control_unit.vhd(76) " "Inferred latch for \"next_state.S_FETCH_2\" at control_unit.vhd(76)" {  } { { "../control_unit/control_unit.vhd" "" { Text "C:/Users/jdgar/Desktop/Digitales/VDHL/control_unit/control_unit.vhd" 76 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1617131432622 "|computer|CPU:U0|control_unit:U1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "next_state.S_FETCH_1 control_unit.vhd(76) " "Inferred latch for \"next_state.S_FETCH_1\" at control_unit.vhd(76)" {  } { { "../control_unit/control_unit.vhd" "" { Text "C:/Users/jdgar/Desktop/Digitales/VDHL/control_unit/control_unit.vhd" 76 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1617131432623 "|computer|CPU:U0|control_unit:U1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "next_state.S_FETCH_0 control_unit.vhd(76) " "Inferred latch for \"next_state.S_FETCH_0\" at control_unit.vhd(76)" {  } { { "../control_unit/control_unit.vhd" "" { Text "C:/Users/jdgar/Desktop/Digitales/VDHL/control_unit/control_unit.vhd" 76 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1617131432623 "|computer|CPU:U0|control_unit:U1"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "data_path CPU:U0\|data_path:U2 " "Elaborating entity \"data_path\" for hierarchy \"CPU:U0\|data_path:U2\"" {  } { { "../CPU/CPU.vhd" "U2" { Text "C:/Users/jdgar/Desktop/Digitales/VDHL/CPU/CPU.vhd" 79 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1617131432810 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "memory memory:U1 " "Elaborating entity \"memory\" for hierarchy \"memory:U1\"" {  } { { "computer.vhd" "U1" { Text "C:/Users/jdgar/Desktop/Digitales/VDHL/computer/computer.vhd" 62 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1617131432918 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "rom_128x8_sync memory:U1\|rom_128x8_sync:U0 " "Elaborating entity \"rom_128x8_sync\" for hierarchy \"memory:U1\|rom_128x8_sync:U0\"" {  } { { "../memory/memory.vhd" "U0" { Text "C:/Users/jdgar/Desktop/Digitales/VDHL/memory/memory.vhd" 73 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1617131432928 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "rw_96x8_sync memory:U1\|rw_96x8_sync:U1 " "Elaborating entity \"rw_96x8_sync\" for hierarchy \"memory:U1\|rw_96x8_sync:U1\"" {  } { { "../memory/memory.vhd" "U1" { Text "C:/Users/jdgar/Desktop/Digitales/VDHL/memory/memory.vhd" 75 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1617131432937 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Outs_16_Ports memory:U1\|Outs_16_Ports:U2 " "Elaborating entity \"Outs_16_Ports\" for hierarchy \"memory:U1\|Outs_16_Ports:U2\"" {  } { { "../memory/memory.vhd" "U2" { Text "C:/Users/jdgar/Desktop/Digitales/VDHL/memory/memory.vhd" 77 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1617131432947 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Mux_3to1 memory:U1\|Mux_3to1:U3 " "Elaborating entity \"Mux_3to1\" for hierarchy \"memory:U1\|Mux_3to1:U3\"" {  } { { "../memory/memory.vhd" "U3" { Text "C:/Users/jdgar/Desktop/Digitales/VDHL/memory/memory.vhd" 82 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1617131432958 ""}
{ "Error" "ESGN_ENTITY_IS_MISSING" "U0 alu " "Node instance \"U0\" instantiates undefined entity \"alu\"" {  } { { "../data_path/data_path.vhd" "U0" { Text "C:/Users/jdgar/Desktop/Digitales/VDHL/data_path/data_path.vhd" 50 0 0 } }  } 0 12006 "Node instance \"%1!s!\" instantiates undefined entity \"%2!s!\"" 0 0 "Quartus II" 0 -1 1617131432964 ""}
{ "Error" "EQEXE_ERROR_COUNT" "Analysis & Synthesis 1  44 s Quartus II 64-Bit " "Quartus II 64-Bit Analysis & Synthesis was unsuccessful. 1 error, 44 warnings" { { "Error" "EQEXE_END_PEAK_VSIZE_MEMORY" "4629 " "Peak virtual memory: 4629 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1617131433501 ""} { "Error" "EQEXE_END_BANNER_TIME" "Tue Mar 30 14:10:33 2021 " "Processing ended: Tue Mar 30 14:10:33 2021" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1617131433501 ""} { "Error" "EQEXE_ELAPSED_TIME" "00:00:04 " "Elapsed time: 00:00:04" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1617131433501 ""} { "Error" "EQEXE_ELAPSED_CPU_TIME" "00:00:03 " "Total CPU time (on all processors): 00:00:03" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1617131433501 ""}  } {  } 0 0 "%6!s! %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1617131433501 ""}
{ "Error" "EFLOW_ERROR_COUNT" "Full Compilation 3 s 44 s " "Quartus II Full Compilation was unsuccessful. 3 errors, 44 warnings" {  } {  } 0 293001 "Quartus II %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1617131434296 ""}
