// Seed: 1523356794
module module_0 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5
);
  output wire id_5;
  input wire id_4;
  inout wire id_3;
  output wire id_2;
  input wire id_1;
  wire id_6;
  wire id_7;
  wire id_8;
  module_2(
      id_3, id_6, id_6
  );
endmodule
module module_1 (
    input supply1 id_0,
    input wand id_1,
    input wor id_2,
    input wor id_3,
    output tri id_4
);
  wire id_6;
  module_0(
      id_6, id_6, id_6, id_6, id_6
  );
endmodule
module module_2 (
    id_1,
    id_2,
    id_3
);
  input wire id_3;
  output wire id_2;
  output wire id_1;
  initial begin
    if (id_3)
      if (1) deassign id_1;
      else begin
        $display(1'b0, 1);
      end
  end
endmodule
