

================================================================
== Vitis HLS Report for 'DebayerRatBorBatR'
================================================================
* Date:           Sun Jun 16 23:48:25 2024

* Version:        2024.1 (Build 5069499 on May 21 2024)
* Project:        prj
* Solution:       sol (Vivado IP Flow Target)
* Product family: zynquplus
* Target device:  xck26-sfvc784-2LV-c


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+---------+----------+------------+
    |  Clock |  Target | Estimated| Uncertainty|
    +--------+---------+----------+------------+
    |ap_clk  |  6.73 ns|  4.794 ns|     1.82 ns|
    +--------+---------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+-----------+-----------+-----+---------+---------+
    |  Latency (cycles) |   Latency (absolute)  |    Interval   | Pipeline|
    |   min   |   max   |    min    |    max    | min |   max   |   Type  |
    +---------+---------+-----------+-----------+-----+---------+---------+
    |       10|  2085250|  67.340 ns|  14.042 ms|   10|  2085250|       no|
    +---------+---------+-----------+-----------+-----+---------+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +--------------------+---------+---------+----------+-----------+-----------+----------+----------+
        |                    |  Latency (cycles) | Iteration|  Initiation Interval  |   Trip   |          |
        |      Loop Name     |   min   |   max   |  Latency |  achieved |   target  |   Count  | Pipelined|
        +--------------------+---------+---------+----------+-----------+-----------+----------+----------+
        |- VITIS_LOOP_630_1  |        9|  2085249|  9 ~ 1929|          -|          -|  1 ~ 1081|        no|
        +--------------------+---------+---------+----------+-----------+-----------+----------+----------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 2
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 4
* Pipeline : 0
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 
3 --> 4 
4 --> 2 

* FSM state operations: 

State 1 <SV = 0> <Delay = 3.67>
ST_1 : Operation 5 [1/1] (0.00ns)   --->   "%y = alloca i32 1" [F:/Projects/Vivado/project_Scratch/project_Scratch.runs/design_1_v_demosaic_0_0_synth_1/prj/sol/.autopilot/db/v_demosaic.cpp:603->F:/Projects/Vivado/project_Scratch/project_Scratch.runs/design_1_v_demosaic_0_0_synth_1/prj/sol/.autopilot/db/v_demosaic.cpp:1072]   --->   Operation 5 'alloca' 'y' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 6 [1/1] (0.00ns)   --->   "%p_0_0_09501402_lcssa1454_i = alloca i32 1"   --->   Operation 6 'alloca' 'p_0_0_09501402_lcssa1454_i' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 7 [1/1] (0.00ns)   --->   "%p_0_0_09491405_lcssa1456_i = alloca i32 1"   --->   Operation 7 'alloca' 'p_0_0_09491405_lcssa1456_i' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 8 [1/1] (0.00ns)   --->   "%p_0_0_09481408_lcssa1458_i = alloca i32 1"   --->   Operation 8 'alloca' 'p_0_0_09481408_lcssa1458_i' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 9 [1/1] (0.00ns)   --->   "%p_0_0_0950_21432_lcssa1466_i = alloca i32 1"   --->   Operation 9 'alloca' 'p_0_0_0950_21432_lcssa1466_i' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 10 [1/1] (0.00ns)   --->   "%p_0_0_0949_21435_lcssa1468_i = alloca i32 1"   --->   Operation 10 'alloca' 'p_0_0_0949_21435_lcssa1468_i' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 11 [1/1] (0.00ns)   --->   "%p_0_0_0948_21438_lcssa1470_i = alloca i32 1"   --->   Operation 11 'alloca' 'p_0_0_0948_21438_lcssa1470_i' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 12 [1/1] (0.00ns)   --->   "%p_0_0_0_0_09141499_lcssa1536_i = alloca i32 1"   --->   Operation 12 'alloca' 'p_0_0_0_0_09141499_lcssa1536_i' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 13 [1/1] (0.00ns)   --->   "%p_0_1_0_0_09151501_lcssa1538_i = alloca i32 1"   --->   Operation 13 'alloca' 'p_0_1_0_0_09151501_lcssa1538_i' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 14 [1/1] (0.00ns)   --->   "%p_0_2_0_0_09161503_lcssa1540_i = alloca i32 1"   --->   Operation 14 'alloca' 'p_0_2_0_0_09161503_lcssa1540_i' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 15 [1/1] (0.00ns)   --->   "%p_0_0_0950_114941506_lcssa1542_i = alloca i32 1"   --->   Operation 15 'alloca' 'p_0_0_0950_114941506_lcssa1542_i' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 16 [1/1] (0.00ns)   --->   "%p_0_0_0949_114961508_lcssa1544_i = alloca i32 1"   --->   Operation 16 'alloca' 'p_0_0_0949_114961508_lcssa1544_i' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 17 [1/1] (0.00ns)   --->   "%p_0_0_0948_114981510_lcssa1546_i = alloca i32 1"   --->   Operation 17 'alloca' 'p_0_0_0948_114981510_lcssa1546_i' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 18 [1/1] (0.00ns)   --->   "%p_0_0_0_0_09081511_lcssa1548_i = alloca i32 1"   --->   Operation 18 'alloca' 'p_0_0_0_0_09081511_lcssa1548_i' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 19 [1/1] (0.00ns)   --->   "%p_0_1_0_0_09091513_lcssa1550_i = alloca i32 1"   --->   Operation 19 'alloca' 'p_0_1_0_0_09091513_lcssa1550_i' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 20 [1/1] (0.00ns)   --->   "%p_0_2_0_0_09101515_lcssa1552_i = alloca i32 1"   --->   Operation 20 'alloca' 'p_0_2_0_0_09101515_lcssa1552_i' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 21 [1/1] (1.83ns)   --->   "%width_read = read i11 @_ssdm_op_Read.ap_stable.i11, i11 %width"   --->   Operation 21 'read' 'width_read' <Predicate = true> <Delay = 1.83> <CoreInst = "FIFO_SRL">   --->   Core 80 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.83> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = -1> <Depth = -1> <FIFO>
ST_1 : Operation 22 [1/1] (1.83ns)   --->   "%height_read = read i11 @_ssdm_op_Read.ap_stable.i11, i11 %height"   --->   Operation 22 'read' 'height_read' <Predicate = true> <Delay = 1.83> <CoreInst = "FIFO_SRL">   --->   Core 80 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.83> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = -1> <Depth = -1> <FIFO>
ST_1 : Operation 23 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i16 %bayerPhase_c1, void @ap_fifo_str, i32 0, i32 0, void @p_str, i32 0, i32 0, void @p_str, void @p_str, void @p_str, i32 2, i32 2, i32 16, i32 16, void @p_str, void @ScalarProp_str, i32 4294967295, i32 0, i32 0"   --->   Operation 23 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 24 [1/1] (1.83ns)   --->   "%bayerPhase_c1_read = read i16 @_ssdm_op_Read.ap_fifo.i16P0A, i16 %bayerPhase_c1"   --->   Operation 24 'read' 'bayerPhase_c1_read' <Predicate = true> <Delay = 1.83> <CoreInst = "FIFO_SRL">   --->   Core 80 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.83> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 16> <Depth = 2> <FIFO>
ST_1 : Operation 25 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i16 %bayerPhase_c, void @ap_fifo_str, i32 0, i32 0, void @p_str, i32 0, i32 0, void @p_str, void @p_str, void @p_str, i32 2, i32 2, i32 16, i32 16, void @p_str, void @ScalarProp_str, i32 4294967295, i32 0, i32 0"   --->   Operation 25 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 26 [1/1] (1.83ns)   --->   "%write_ln0 = write void @_ssdm_op_Write.ap_fifo.i16P0A, i16 %bayerPhase_c, i16 %bayerPhase_c1_read"   --->   Operation 26 'write' 'write_ln0' <Predicate = true> <Delay = 1.83> <CoreInst = "FIFO_SRL">   --->   Core 80 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.83> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 16> <Depth = 2> <FIFO>
ST_1 : Operation 27 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i11 %width, void @ap_stable_str, i32 0, i32 0, void @p_str, i32 0, i32 0, void @p_str, void @p_str, void @p_str, i32 2, i32 2, i32 16, i32 16, void @p_str, void @p_str, i32 4294967295, i32 0, i32 0"   --->   Operation 27 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 28 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i11 %height, void @ap_stable_str, i32 0, i32 0, void @p_str, i32 0, i32 0, void @p_str, void @p_str, void @p_str, i32 2, i32 2, i32 16, i32 16, void @p_str, void @p_str, i32 4294967295, i32 0, i32 0"   --->   Operation 28 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 29 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i30 %imgRB, void @empty_24, i32 0, i32 0, void @empty_17, i32 0, i32 0, void @empty_17, void @empty_17, void @empty_17, i32 0, i32 0, i32 0, i32 0, void @empty_17, void @empty_17, i32 4294967295, i32 0, i32 0"   --->   Operation 29 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 30 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i30 %imgG, void @empty_24, i32 0, i32 0, void @empty_17, i32 0, i32 0, void @empty_17, void @empty_17, void @empty_17, i32 0, i32 0, i32 0, i32 0, void @empty_17, void @empty_17, i32 4294967295, i32 0, i32 0"   --->   Operation 30 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 31 [1/1] (0.79ns)   --->   "%loopHeight = add i11 %height_read, i11 1" [F:/Projects/Vivado/project_Scratch/project_Scratch.runs/design_1_v_demosaic_0_0_synth_1/prj/sol/.autopilot/db/v_demosaic.cpp:606->F:/Projects/Vivado/project_Scratch/project_Scratch.runs/design_1_v_demosaic_0_0_synth_1/prj/sol/.autopilot/db/v_demosaic.cpp:1072]   --->   Operation 31 'add' 'loopHeight' <Predicate = true> <Delay = 0.79> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 32 [1/1] (0.79ns)   --->   "%loopWidth = add i11 %width_read, i11 1" [F:/Projects/Vivado/project_Scratch/project_Scratch.runs/design_1_v_demosaic_0_0_synth_1/prj/sol/.autopilot/db/v_demosaic.cpp:607->F:/Projects/Vivado/project_Scratch/project_Scratch.runs/design_1_v_demosaic_0_0_synth_1/prj/sol/.autopilot/db/v_demosaic.cpp:1072]   --->   Operation 32 'add' 'loopWidth' <Predicate = true> <Delay = 0.79> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 33 [1/1] (0.00ns)   --->   "%x_phase = trunc i16 %bayerPhase_c1_read" [F:/Projects/Vivado/project_Scratch/project_Scratch.runs/design_1_v_demosaic_0_0_synth_1/prj/sol/.autopilot/db/v_demosaic.cpp:622->F:/Projects/Vivado/project_Scratch/project_Scratch.runs/design_1_v_demosaic_0_0_synth_1/prj/sol/.autopilot/db/v_demosaic.cpp:1072]   --->   Operation 33 'trunc' 'x_phase' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 34 [1/1] (0.00ns)   --->   "%trunc_ln622_1_i = partselect i15 @_ssdm_op_PartSelect.i15.i16.i32.i32, i16 %bayerPhase_c1_read, i32 1, i32 15" [F:/Projects/Vivado/project_Scratch/project_Scratch.runs/design_1_v_demosaic_0_0_synth_1/prj/sol/.autopilot/db/v_demosaic.cpp:622->F:/Projects/Vivado/project_Scratch/project_Scratch.runs/design_1_v_demosaic_0_0_synth_1/prj/sol/.autopilot/db/v_demosaic.cpp:1072]   --->   Operation 34 'partselect' 'trunc_ln622_1_i' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 35 [1/1] (0.42ns)   --->   "%store_ln603 = store i11 0, i11 %y" [F:/Projects/Vivado/project_Scratch/project_Scratch.runs/design_1_v_demosaic_0_0_synth_1/prj/sol/.autopilot/db/v_demosaic.cpp:603->F:/Projects/Vivado/project_Scratch/project_Scratch.runs/design_1_v_demosaic_0_0_synth_1/prj/sol/.autopilot/db/v_demosaic.cpp:1072]   --->   Operation 35 'store' 'store_ln603' <Predicate = true> <Delay = 0.42>
ST_1 : Operation 36 [1/1] (0.00ns)   --->   "%br_ln630 = br void %VITIS_LOOP_633_2.i" [F:/Projects/Vivado/project_Scratch/project_Scratch.runs/design_1_v_demosaic_0_0_synth_1/prj/sol/.autopilot/db/v_demosaic.cpp:630->F:/Projects/Vivado/project_Scratch/project_Scratch.runs/design_1_v_demosaic_0_0_synth_1/prj/sol/.autopilot/db/v_demosaic.cpp:1072]   --->   Operation 36 'br' 'br_ln630' <Predicate = true> <Delay = 0.00>

State 2 <SV = 1> <Delay = 1.22>
ST_2 : Operation 37 [1/1] (0.00ns)   --->   "%y_3 = load i11 %y" [F:/Projects/Vivado/project_Scratch/project_Scratch.runs/design_1_v_demosaic_0_0_synth_1/prj/sol/.autopilot/db/v_demosaic.cpp:630->F:/Projects/Vivado/project_Scratch/project_Scratch.runs/design_1_v_demosaic_0_0_synth_1/prj/sol/.autopilot/db/v_demosaic.cpp:1072]   --->   Operation 37 'load' 'y_3' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 38 [1/1] (0.79ns)   --->   "%icmp_ln630 = icmp_eq  i11 %y_3, i11 %loopHeight" [F:/Projects/Vivado/project_Scratch/project_Scratch.runs/design_1_v_demosaic_0_0_synth_1/prj/sol/.autopilot/db/v_demosaic.cpp:630->F:/Projects/Vivado/project_Scratch/project_Scratch.runs/design_1_v_demosaic_0_0_synth_1/prj/sol/.autopilot/db/v_demosaic.cpp:1072]   --->   Operation 38 'icmp' 'icmp_ln630' <Predicate = true> <Delay = 0.79> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 39 [1/1] (0.00ns)   --->   "%speclooptripcount_ln0 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64 1, i64 1081, i64 0"   --->   Operation 39 'speclooptripcount' 'speclooptripcount_ln0' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 40 [1/1] (0.79ns)   --->   "%y_4 = add i11 %y_3, i11 1" [F:/Projects/Vivado/project_Scratch/project_Scratch.runs/design_1_v_demosaic_0_0_synth_1/prj/sol/.autopilot/db/v_demosaic.cpp:630->F:/Projects/Vivado/project_Scratch/project_Scratch.runs/design_1_v_demosaic_0_0_synth_1/prj/sol/.autopilot/db/v_demosaic.cpp:1072]   --->   Operation 40 'add' 'y_4' <Predicate = true> <Delay = 0.79> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 41 [1/1] (0.00ns)   --->   "%br_ln630 = br i1 %icmp_ln630, void %VITIS_LOOP_633_2.split.i, void %DebayerRatBorBatR.exit" [F:/Projects/Vivado/project_Scratch/project_Scratch.runs/design_1_v_demosaic_0_0_synth_1/prj/sol/.autopilot/db/v_demosaic.cpp:630->F:/Projects/Vivado/project_Scratch/project_Scratch.runs/design_1_v_demosaic_0_0_synth_1/prj/sol/.autopilot/db/v_demosaic.cpp:1072]   --->   Operation 41 'br' 'br_ln630' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 42 [1/1] (0.00ns)   --->   "%p_0_0_09501402_lcssa1454_i_load = load i10 %p_0_0_09501402_lcssa1454_i"   --->   Operation 42 'load' 'p_0_0_09501402_lcssa1454_i_load' <Predicate = (!icmp_ln630)> <Delay = 0.00>
ST_2 : Operation 43 [1/1] (0.00ns)   --->   "%p_0_0_09491405_lcssa1456_i_load = load i10 %p_0_0_09491405_lcssa1456_i"   --->   Operation 43 'load' 'p_0_0_09491405_lcssa1456_i_load' <Predicate = (!icmp_ln630)> <Delay = 0.00>
ST_2 : Operation 44 [1/1] (0.00ns)   --->   "%p_0_0_09481408_lcssa1458_i_load = load i10 %p_0_0_09481408_lcssa1458_i"   --->   Operation 44 'load' 'p_0_0_09481408_lcssa1458_i_load' <Predicate = (!icmp_ln630)> <Delay = 0.00>
ST_2 : Operation 45 [1/1] (0.00ns)   --->   "%p_0_0_0950_21432_lcssa1466_i_load = load i10 %p_0_0_0950_21432_lcssa1466_i"   --->   Operation 45 'load' 'p_0_0_0950_21432_lcssa1466_i_load' <Predicate = (!icmp_ln630)> <Delay = 0.00>
ST_2 : Operation 46 [1/1] (0.00ns)   --->   "%p_0_0_0949_21435_lcssa1468_i_load = load i10 %p_0_0_0949_21435_lcssa1468_i"   --->   Operation 46 'load' 'p_0_0_0949_21435_lcssa1468_i_load' <Predicate = (!icmp_ln630)> <Delay = 0.00>
ST_2 : Operation 47 [1/1] (0.00ns)   --->   "%p_0_0_0948_21438_lcssa1470_i_load = load i10 %p_0_0_0948_21438_lcssa1470_i"   --->   Operation 47 'load' 'p_0_0_0948_21438_lcssa1470_i_load' <Predicate = (!icmp_ln630)> <Delay = 0.00>
ST_2 : Operation 48 [1/1] (0.00ns)   --->   "%p_0_0_0_0_09141499_lcssa1536_i_load = load i10 %p_0_0_0_0_09141499_lcssa1536_i"   --->   Operation 48 'load' 'p_0_0_0_0_09141499_lcssa1536_i_load' <Predicate = (!icmp_ln630)> <Delay = 0.00>
ST_2 : Operation 49 [1/1] (0.00ns)   --->   "%p_0_1_0_0_09151501_lcssa1538_i_load = load i10 %p_0_1_0_0_09151501_lcssa1538_i"   --->   Operation 49 'load' 'p_0_1_0_0_09151501_lcssa1538_i_load' <Predicate = (!icmp_ln630)> <Delay = 0.00>
ST_2 : Operation 50 [1/1] (0.00ns)   --->   "%p_0_2_0_0_09161503_lcssa1540_i_load = load i10 %p_0_2_0_0_09161503_lcssa1540_i"   --->   Operation 50 'load' 'p_0_2_0_0_09161503_lcssa1540_i_load' <Predicate = (!icmp_ln630)> <Delay = 0.00>
ST_2 : Operation 51 [1/1] (0.00ns)   --->   "%p_0_0_0950_114941506_lcssa1542_i_load = load i10 %p_0_0_0950_114941506_lcssa1542_i"   --->   Operation 51 'load' 'p_0_0_0950_114941506_lcssa1542_i_load' <Predicate = (!icmp_ln630)> <Delay = 0.00>
ST_2 : Operation 52 [1/1] (0.00ns)   --->   "%p_0_0_0949_114961508_lcssa1544_i_load = load i10 %p_0_0_0949_114961508_lcssa1544_i"   --->   Operation 52 'load' 'p_0_0_0949_114961508_lcssa1544_i_load' <Predicate = (!icmp_ln630)> <Delay = 0.00>
ST_2 : Operation 53 [1/1] (0.00ns)   --->   "%p_0_0_0948_114981510_lcssa1546_i_load = load i10 %p_0_0_0948_114981510_lcssa1546_i"   --->   Operation 53 'load' 'p_0_0_0948_114981510_lcssa1546_i_load' <Predicate = (!icmp_ln630)> <Delay = 0.00>
ST_2 : Operation 54 [1/1] (0.00ns)   --->   "%p_0_0_0_0_09081511_lcssa1548_i_load = load i10 %p_0_0_0_0_09081511_lcssa1548_i"   --->   Operation 54 'load' 'p_0_0_0_0_09081511_lcssa1548_i_load' <Predicate = (!icmp_ln630)> <Delay = 0.00>
ST_2 : Operation 55 [1/1] (0.00ns)   --->   "%p_0_1_0_0_09091513_lcssa1550_i_load = load i10 %p_0_1_0_0_09091513_lcssa1550_i"   --->   Operation 55 'load' 'p_0_1_0_0_09091513_lcssa1550_i_load' <Predicate = (!icmp_ln630)> <Delay = 0.00>
ST_2 : Operation 56 [1/1] (0.00ns)   --->   "%p_0_2_0_0_09101515_lcssa1552_i_load = load i10 %p_0_2_0_0_09101515_lcssa1552_i"   --->   Operation 56 'load' 'p_0_2_0_0_09101515_lcssa1552_i_load' <Predicate = (!icmp_ln630)> <Delay = 0.00>
ST_2 : Operation 57 [1/1] (0.00ns)   --->   "%trunc_ln630 = trunc i11 %y_3" [F:/Projects/Vivado/project_Scratch/project_Scratch.runs/design_1_v_demosaic_0_0_synth_1/prj/sol/.autopilot/db/v_demosaic.cpp:630->F:/Projects/Vivado/project_Scratch/project_Scratch.runs/design_1_v_demosaic_0_0_synth_1/prj/sol/.autopilot/db/v_demosaic.cpp:1072]   --->   Operation 57 'trunc' 'trunc_ln630' <Predicate = (!icmp_ln630)> <Delay = 0.00>
ST_2 : Operation 58 [1/1] (0.79ns)   --->   "%cmp59_i = icmp_ult  i11 %y_3, i11 %height_read" [F:/Projects/Vivado/project_Scratch/project_Scratch.runs/design_1_v_demosaic_0_0_synth_1/prj/sol/.autopilot/db/v_demosaic.cpp:630->F:/Projects/Vivado/project_Scratch/project_Scratch.runs/design_1_v_demosaic_0_0_synth_1/prj/sol/.autopilot/db/v_demosaic.cpp:1072]   --->   Operation 58 'icmp' 'cmp59_i' <Predicate = (!icmp_ln630)> <Delay = 0.79> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 59 [1/1] (0.79ns)   --->   "%cmp203_i = icmp_ne  i11 %y_3, i11 0" [F:/Projects/Vivado/project_Scratch/project_Scratch.runs/design_1_v_demosaic_0_0_synth_1/prj/sol/.autopilot/db/v_demosaic.cpp:630->F:/Projects/Vivado/project_Scratch/project_Scratch.runs/design_1_v_demosaic_0_0_synth_1/prj/sol/.autopilot/db/v_demosaic.cpp:1072]   --->   Operation 59 'icmp' 'cmp203_i' <Predicate = (!icmp_ln630)> <Delay = 0.79> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 60 [1/1] (0.00ns)   --->   "%empty = wait i32 @_ssdm_op_Wait"   --->   Operation 60 'wait' 'empty' <Predicate = (!icmp_ln630)> <Delay = 0.00>
ST_2 : Operation 61 [1/1] (0.42ns)   --->   "%store_ln603 = store i11 %y_4, i11 %y" [F:/Projects/Vivado/project_Scratch/project_Scratch.runs/design_1_v_demosaic_0_0_synth_1/prj/sol/.autopilot/db/v_demosaic.cpp:603->F:/Projects/Vivado/project_Scratch/project_Scratch.runs/design_1_v_demosaic_0_0_synth_1/prj/sol/.autopilot/db/v_demosaic.cpp:1072]   --->   Operation 61 'store' 'store_ln603' <Predicate = (!icmp_ln630)> <Delay = 0.42>
ST_2 : Operation 62 [1/1] (0.00ns)   --->   "%ret_ln1072 = ret" [F:/Projects/Vivado/project_Scratch/project_Scratch.runs/design_1_v_demosaic_0_0_synth_1/prj/sol/.autopilot/db/v_demosaic.cpp:1072]   --->   Operation 62 'ret' 'ret_ln1072' <Predicate = (icmp_ln630)> <Delay = 0.00>

State 3 <SV = 2> <Delay = 2.35>
ST_3 : Operation 63 [1/1] (0.28ns)   --->   "%and310_i = xor i1 %trunc_ln630, i1 1" [F:/Projects/Vivado/project_Scratch/project_Scratch.runs/design_1_v_demosaic_0_0_synth_1/prj/sol/.autopilot/db/v_demosaic.cpp:630->F:/Projects/Vivado/project_Scratch/project_Scratch.runs/design_1_v_demosaic_0_0_synth_1/prj/sol/.autopilot/db/v_demosaic.cpp:1072]   --->   Operation 63 'xor' 'and310_i' <Predicate = true> <Delay = 0.28> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 64 [1/1] (0.00ns)   --->   "%and310_cast_i = zext i1 %and310_i" [F:/Projects/Vivado/project_Scratch/project_Scratch.runs/design_1_v_demosaic_0_0_synth_1/prj/sol/.autopilot/db/v_demosaic.cpp:630->F:/Projects/Vivado/project_Scratch/project_Scratch.runs/design_1_v_demosaic_0_0_synth_1/prj/sol/.autopilot/db/v_demosaic.cpp:1072]   --->   Operation 64 'zext' 'and310_cast_i' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 65 [1/1] (0.26ns)   --->   "%xor_i = xor i15 %trunc_ln622_1_i, i15 %and310_cast_i" [F:/Projects/Vivado/project_Scratch/project_Scratch.runs/design_1_v_demosaic_0_0_synth_1/prj/sol/.autopilot/db/v_demosaic.cpp:622->F:/Projects/Vivado/project_Scratch/project_Scratch.runs/design_1_v_demosaic_0_0_synth_1/prj/sol/.autopilot/db/v_demosaic.cpp:1072]   --->   Operation 65 'xor' 'xor_i' <Predicate = true> <Delay = 0.26> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.26> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 66 [1/1] (0.84ns)   --->   "%red_i = icmp_eq  i15 %and310_cast_i, i15 %trunc_ln622_1_i" [F:/Projects/Vivado/project_Scratch/project_Scratch.runs/design_1_v_demosaic_0_0_synth_1/prj/sol/.autopilot/db/v_demosaic.cpp:630->F:/Projects/Vivado/project_Scratch/project_Scratch.runs/design_1_v_demosaic_0_0_synth_1/prj/sol/.autopilot/db/v_demosaic.cpp:1072]   --->   Operation 66 'icmp' 'red_i' <Predicate = true> <Delay = 0.84> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.84> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 67 [2/2] (1.22ns)   --->   "%call_ln607 = call void @DebayerRatBorBatR_Pipeline_VITIS_LOOP_633_2, i10 %p_0_2_0_0_09101515_lcssa1552_i_load, i10 %p_0_1_0_0_09091513_lcssa1550_i_load, i10 %p_0_0_0_0_09081511_lcssa1548_i_load, i10 %p_0_0_0948_114981510_lcssa1546_i_load, i10 %p_0_0_0949_114961508_lcssa1544_i_load, i10 %p_0_0_0950_114941506_lcssa1542_i_load, i10 %p_0_2_0_0_09161503_lcssa1540_i_load, i10 %p_0_1_0_0_09151501_lcssa1538_i_load, i10 %p_0_0_0_0_09141499_lcssa1536_i_load, i10 %p_0_0_0948_21438_lcssa1470_i_load, i10 %p_0_0_0949_21435_lcssa1468_i_load, i10 %p_0_0_0950_21432_lcssa1466_i_load, i10 %p_0_0_09481408_lcssa1458_i_load, i10 %p_0_0_09491405_lcssa1456_i_load, i10 %p_0_0_09501402_lcssa1454_i_load, i11 %loopWidth, i1 %cmp203_i, i1 %x_phase, i15 %xor_i, i11 %width_read, i1 %cmp59_i, i30 %imgG, i1 %red_i, i30 %imgRB, i10 %p_0_2_0_0_09101515_lcssa1552_i, i10 %p_0_1_0_0_09091513_lcssa1550_i, i10 %p_0_0_0_0_09081511_lcssa1548_i, i10 %p_0_0_0948_114981510_lcssa1546_i, i10 %p_0_0_0949_114961508_lcssa1544_i, i10 %p_0_0_0950_114941506_lcssa1542_i, i10 %p_0_2_0_0_09161503_lcssa1540_i, i10 %p_0_1_0_0_09151501_lcssa1538_i, i10 %p_0_0_0_0_09141499_lcssa1536_i, i10 %p_0_0_0948_21438_lcssa1470_i, i10 %p_0_0_0949_21435_lcssa1468_i, i10 %p_0_0_0950_21432_lcssa1466_i, i10 %p_0_0_09481408_lcssa1458_i, i10 %p_0_0_09491405_lcssa1456_i, i10 %p_0_0_09501402_lcssa1454_i" [F:/Projects/Vivado/project_Scratch/project_Scratch.runs/design_1_v_demosaic_0_0_synth_1/prj/sol/.autopilot/db/v_demosaic.cpp:607->F:/Projects/Vivado/project_Scratch/project_Scratch.runs/design_1_v_demosaic_0_0_synth_1/prj/sol/.autopilot/db/v_demosaic.cpp:1072]   --->   Operation 67 'call' 'call_ln607' <Predicate = true> <Delay = 1.22> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 4 <SV = 3> <Delay = 0.00>
ST_4 : Operation 68 [1/1] (0.00ns)   --->   "%specloopname_ln630 = specloopname void @_ssdm_op_SpecLoopName, void @empty_11" [F:/Projects/Vivado/project_Scratch/project_Scratch.runs/design_1_v_demosaic_0_0_synth_1/prj/sol/.autopilot/db/v_demosaic.cpp:630->F:/Projects/Vivado/project_Scratch/project_Scratch.runs/design_1_v_demosaic_0_0_synth_1/prj/sol/.autopilot/db/v_demosaic.cpp:1072]   --->   Operation 68 'specloopname' 'specloopname_ln630' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 69 [1/2] (0.00ns)   --->   "%call_ln607 = call void @DebayerRatBorBatR_Pipeline_VITIS_LOOP_633_2, i10 %p_0_2_0_0_09101515_lcssa1552_i_load, i10 %p_0_1_0_0_09091513_lcssa1550_i_load, i10 %p_0_0_0_0_09081511_lcssa1548_i_load, i10 %p_0_0_0948_114981510_lcssa1546_i_load, i10 %p_0_0_0949_114961508_lcssa1544_i_load, i10 %p_0_0_0950_114941506_lcssa1542_i_load, i10 %p_0_2_0_0_09161503_lcssa1540_i_load, i10 %p_0_1_0_0_09151501_lcssa1538_i_load, i10 %p_0_0_0_0_09141499_lcssa1536_i_load, i10 %p_0_0_0948_21438_lcssa1470_i_load, i10 %p_0_0_0949_21435_lcssa1468_i_load, i10 %p_0_0_0950_21432_lcssa1466_i_load, i10 %p_0_0_09481408_lcssa1458_i_load, i10 %p_0_0_09491405_lcssa1456_i_load, i10 %p_0_0_09501402_lcssa1454_i_load, i11 %loopWidth, i1 %cmp203_i, i1 %x_phase, i15 %xor_i, i11 %width_read, i1 %cmp59_i, i30 %imgG, i1 %red_i, i30 %imgRB, i10 %p_0_2_0_0_09101515_lcssa1552_i, i10 %p_0_1_0_0_09091513_lcssa1550_i, i10 %p_0_0_0_0_09081511_lcssa1548_i, i10 %p_0_0_0948_114981510_lcssa1546_i, i10 %p_0_0_0949_114961508_lcssa1544_i, i10 %p_0_0_0950_114941506_lcssa1542_i, i10 %p_0_2_0_0_09161503_lcssa1540_i, i10 %p_0_1_0_0_09151501_lcssa1538_i, i10 %p_0_0_0_0_09141499_lcssa1536_i, i10 %p_0_0_0948_21438_lcssa1470_i, i10 %p_0_0_0949_21435_lcssa1468_i, i10 %p_0_0_0950_21432_lcssa1466_i, i10 %p_0_0_09481408_lcssa1458_i, i10 %p_0_0_09491405_lcssa1456_i, i10 %p_0_0_09501402_lcssa1454_i" [F:/Projects/Vivado/project_Scratch/project_Scratch.runs/design_1_v_demosaic_0_0_synth_1/prj/sol/.autopilot/db/v_demosaic.cpp:607->F:/Projects/Vivado/project_Scratch/project_Scratch.runs/design_1_v_demosaic_0_0_synth_1/prj/sol/.autopilot/db/v_demosaic.cpp:1072]   --->   Operation 69 'call' 'call_ln607' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_4 : Operation 70 [1/1] (0.00ns)   --->   "%br_ln630 = br void %VITIS_LOOP_633_2.i" [F:/Projects/Vivado/project_Scratch/project_Scratch.runs/design_1_v_demosaic_0_0_synth_1/prj/sol/.autopilot/db/v_demosaic.cpp:630->F:/Projects/Vivado/project_Scratch/project_Scratch.runs/design_1_v_demosaic_0_0_synth_1/prj/sol/.autopilot/db/v_demosaic.cpp:1072]   --->   Operation 70 'br' 'br_ln630' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Timing violations
============================================================
Target clock period: 6.734ns, clock uncertainty: 1.818ns.

 <State 1>: 3.676ns
The critical path consists of the following:
	fifo read operation ('bayerPhase_c1_read') on port 'bayerPhase_c1' [26]  (1.838 ns)
	fifo write operation ('write_ln0') on port 'bayerPhase_c' [28]  (1.838 ns)

 <State 2>: 1.225ns
The critical path consists of the following:
	'load' operation 11 bit ('y', F:/Projects/Vivado/project_Scratch/project_Scratch.runs/design_1_v_demosaic_0_0_synth_1/prj/sol/.autopilot/db/v_demosaic.cpp:630->F:/Projects/Vivado/project_Scratch/project_Scratch.runs/design_1_v_demosaic_0_0_synth_1/prj/sol/.autopilot/db/v_demosaic.cpp:1072) on local variable 'y', F:/Projects/Vivado/project_Scratch/project_Scratch.runs/design_1_v_demosaic_0_0_synth_1/prj/sol/.autopilot/db/v_demosaic.cpp:603->F:/Projects/Vivado/project_Scratch/project_Scratch.runs/design_1_v_demosaic_0_0_synth_1/prj/sol/.autopilot/db/v_demosaic.cpp:1072 [40]  (0.000 ns)
	'icmp' operation 1 bit ('icmp_ln630', F:/Projects/Vivado/project_Scratch/project_Scratch.runs/design_1_v_demosaic_0_0_synth_1/prj/sol/.autopilot/db/v_demosaic.cpp:630->F:/Projects/Vivado/project_Scratch/project_Scratch.runs/design_1_v_demosaic_0_0_synth_1/prj/sol/.autopilot/db/v_demosaic.cpp:1072) [41]  (0.798 ns)
	'store' operation 0 bit ('store_ln603', F:/Projects/Vivado/project_Scratch/project_Scratch.runs/design_1_v_demosaic_0_0_synth_1/prj/sol/.autopilot/db/v_demosaic.cpp:603->F:/Projects/Vivado/project_Scratch/project_Scratch.runs/design_1_v_demosaic_0_0_synth_1/prj/sol/.autopilot/db/v_demosaic.cpp:1072) of variable 'y', F:/Projects/Vivado/project_Scratch/project_Scratch.runs/design_1_v_demosaic_0_0_synth_1/prj/sol/.autopilot/db/v_demosaic.cpp:630->F:/Projects/Vivado/project_Scratch/project_Scratch.runs/design_1_v_demosaic_0_0_synth_1/prj/sol/.autopilot/db/v_demosaic.cpp:1072 on local variable 'y', F:/Projects/Vivado/project_Scratch/project_Scratch.runs/design_1_v_demosaic_0_0_synth_1/prj/sol/.autopilot/db/v_demosaic.cpp:603->F:/Projects/Vivado/project_Scratch/project_Scratch.runs/design_1_v_demosaic_0_0_synth_1/prj/sol/.autopilot/db/v_demosaic.cpp:1072 [71]  (0.427 ns)

 <State 3>: 2.354ns
The critical path consists of the following:
	'xor' operation 1 bit ('and310_i', F:/Projects/Vivado/project_Scratch/project_Scratch.runs/design_1_v_demosaic_0_0_synth_1/prj/sol/.autopilot/db/v_demosaic.cpp:630->F:/Projects/Vivado/project_Scratch/project_Scratch.runs/design_1_v_demosaic_0_0_synth_1/prj/sol/.autopilot/db/v_demosaic.cpp:1072) [63]  (0.287 ns)
	'icmp' operation 1 bit ('red_i', F:/Projects/Vivado/project_Scratch/project_Scratch.runs/design_1_v_demosaic_0_0_synth_1/prj/sol/.autopilot/db/v_demosaic.cpp:630->F:/Projects/Vivado/project_Scratch/project_Scratch.runs/design_1_v_demosaic_0_0_synth_1/prj/sol/.autopilot/db/v_demosaic.cpp:1072) [66]  (0.842 ns)
	'call' operation 0 bit ('call_ln607', F:/Projects/Vivado/project_Scratch/project_Scratch.runs/design_1_v_demosaic_0_0_synth_1/prj/sol/.autopilot/db/v_demosaic.cpp:607->F:/Projects/Vivado/project_Scratch/project_Scratch.runs/design_1_v_demosaic_0_0_synth_1/prj/sol/.autopilot/db/v_demosaic.cpp:1072) to 'DebayerRatBorBatR_Pipeline_VITIS_LOOP_633_2' [70]  (1.225 ns)

 <State 4>: 0.000ns
The critical path consists of the following:


============================================================
+ Verbose Summary: Binding
============================================================
N/A
* FSMD analyzer results:
  - Output states:
 - Input state : 
  - Chain level:
	State 1
	State 2
	State 3
	State 4


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================
N/A
