{
  "module_name": "rk3328-cru.h",
  "hash_id": "8858f2333695292ec9f77f55c364b83bd0ed9117fb0377a2192568a56d4145e5",
  "original_prompt": "Ingested from linux-6.6.14/include/dt-bindings/clock/rk3328-cru.h",
  "human_readable_source": " \n \n\n#ifndef _DT_BINDINGS_CLK_ROCKCHIP_RK3328_H\n#define _DT_BINDINGS_CLK_ROCKCHIP_RK3328_H\n\n \n#define PLL_APLL\t\t1\n#define PLL_DPLL\t\t2\n#define PLL_CPLL\t\t3\n#define PLL_GPLL\t\t4\n#define PLL_NPLL\t\t5\n#define ARMCLK\t\t\t6\n\n \n#define SCLK_RTC32K\t\t30\n#define SCLK_SDMMC_EXT\t\t31\n#define SCLK_SPI\t\t32\n#define SCLK_SDMMC\t\t33\n#define SCLK_SDIO\t\t34\n#define SCLK_EMMC\t\t35\n#define SCLK_TSADC\t\t36\n#define SCLK_SARADC\t\t37\n#define SCLK_UART0\t\t38\n#define SCLK_UART1\t\t39\n#define SCLK_UART2\t\t40\n#define SCLK_I2S0\t\t41\n#define SCLK_I2S1\t\t42\n#define SCLK_I2S2\t\t43\n#define SCLK_I2S1_OUT\t\t44\n#define SCLK_I2S2_OUT\t\t45\n#define SCLK_SPDIF\t\t46\n#define SCLK_TIMER0\t\t47\n#define SCLK_TIMER1\t\t48\n#define SCLK_TIMER2\t\t49\n#define SCLK_TIMER3\t\t50\n#define SCLK_TIMER4\t\t51\n#define SCLK_TIMER5\t\t52\n#define SCLK_WIFI\t\t53\n#define SCLK_CIF_OUT\t\t54\n#define SCLK_I2C0\t\t55\n#define SCLK_I2C1\t\t56\n#define SCLK_I2C2\t\t57\n#define SCLK_I2C3\t\t58\n#define SCLK_CRYPTO\t\t59\n#define SCLK_PWM\t\t60\n#define SCLK_PDM\t\t61\n#define SCLK_EFUSE\t\t62\n#define SCLK_OTP\t\t63\n#define SCLK_DDRCLK\t\t64\n#define SCLK_VDEC_CABAC\t\t65\n#define SCLK_VDEC_CORE\t\t66\n#define SCLK_VENC_DSP\t\t67\n#define SCLK_VENC_CORE\t\t68\n#define SCLK_RGA\t\t69\n#define SCLK_HDMI_SFC\t\t70\n#define SCLK_HDMI_CEC\t\t71\n#define SCLK_USB3_REF\t\t72\n#define SCLK_USB3_SUSPEND\t73\n#define SCLK_SDMMC_DRV\t\t74\n#define SCLK_SDIO_DRV\t\t75\n#define SCLK_EMMC_DRV\t\t76\n#define SCLK_SDMMC_EXT_DRV\t77\n#define SCLK_SDMMC_SAMPLE\t78\n#define SCLK_SDIO_SAMPLE\t79\n#define SCLK_EMMC_SAMPLE\t80\n#define SCLK_SDMMC_EXT_SAMPLE\t81\n#define SCLK_VOP\t\t82\n#define SCLK_MAC2PHY_RXTX\t83\n#define SCLK_MAC2PHY_SRC\t84\n#define SCLK_MAC2PHY_REF\t85\n#define SCLK_MAC2PHY_OUT\t86\n#define SCLK_MAC2IO_RX\t\t87\n#define SCLK_MAC2IO_TX\t\t88\n#define SCLK_MAC2IO_REFOUT\t89\n#define SCLK_MAC2IO_REF\t\t90\n#define SCLK_MAC2IO_OUT\t\t91\n#define SCLK_TSP\t\t92\n#define SCLK_HSADC_TSP\t\t93\n#define SCLK_USB3PHY_REF\t94\n#define SCLK_REF_USB3OTG\t95\n#define SCLK_USB3OTG_REF\t96\n#define SCLK_USB3OTG_SUSPEND\t97\n#define SCLK_REF_USB3OTG_SRC\t98\n#define SCLK_MAC2IO_SRC\t\t99\n#define SCLK_MAC2IO\t\t100\n#define SCLK_MAC2PHY\t\t101\n#define SCLK_MAC2IO_EXT\t\t102\n\n \n#define DCLK_LCDC\t\t120\n#define DCLK_HDMIPHY\t\t121\n#define HDMIPHY\t\t\t122\n#define USB480M\t\t\t123\n#define DCLK_LCDC_SRC\t\t124\n\n \n#define ACLK_AXISRAM\t\t130\n#define ACLK_VOP_PRE\t\t131\n#define ACLK_USB3OTG\t\t132\n#define ACLK_RGA_PRE\t\t133\n#define ACLK_DMAC\t\t134\n#define ACLK_GPU\t\t135\n#define ACLK_BUS_PRE\t\t136\n#define ACLK_PERI_PRE\t\t137\n#define ACLK_RKVDEC_PRE\t\t138\n#define ACLK_RKVDEC\t\t139\n#define ACLK_RKVENC\t\t140\n#define ACLK_VPU_PRE\t\t141\n#define ACLK_VIO_PRE\t\t142\n#define ACLK_VPU\t\t143\n#define ACLK_VIO\t\t144\n#define ACLK_VOP\t\t145\n#define ACLK_GMAC\t\t146\n#define ACLK_H265\t\t147\n#define ACLK_H264\t\t148\n#define ACLK_MAC2PHY\t\t149\n#define ACLK_MAC2IO\t\t150\n#define ACLK_DCF\t\t151\n#define ACLK_TSP\t\t152\n#define ACLK_PERI\t\t153\n#define ACLK_RGA\t\t154\n#define ACLK_IEP\t\t155\n#define ACLK_CIF\t\t156\n#define ACLK_HDCP\t\t157\n\n \n#define PCLK_GPIO0\t\t200\n#define PCLK_GPIO1\t\t201\n#define PCLK_GPIO2\t\t202\n#define PCLK_GPIO3\t\t203\n#define PCLK_GRF\t\t204\n#define PCLK_I2C0\t\t205\n#define PCLK_I2C1\t\t206\n#define PCLK_I2C2\t\t207\n#define PCLK_I2C3\t\t208\n#define PCLK_SPI\t\t209\n#define PCLK_UART0\t\t210\n#define PCLK_UART1\t\t211\n#define PCLK_UART2\t\t212\n#define PCLK_TSADC\t\t213\n#define PCLK_PWM\t\t214\n#define PCLK_TIMER\t\t215\n#define PCLK_BUS_PRE\t\t216\n#define PCLK_PERI_PRE\t\t217\n#define PCLK_HDMI_CTRL\t\t218\n#define PCLK_HDMI_PHY\t\t219\n#define PCLK_GMAC\t\t220\n#define PCLK_H265\t\t221\n#define PCLK_MAC2PHY\t\t222\n#define PCLK_MAC2IO\t\t223\n#define PCLK_USB3PHY_OTG\t224\n#define PCLK_USB3PHY_PIPE\t225\n#define PCLK_USB3_GRF\t\t226\n#define PCLK_USB2_GRF\t\t227\n#define PCLK_HDMIPHY\t\t228\n#define PCLK_DDR\t\t229\n#define PCLK_PERI\t\t230\n#define PCLK_HDMI\t\t231\n#define PCLK_HDCP\t\t232\n#define PCLK_DCF\t\t233\n#define PCLK_SARADC\t\t234\n#define PCLK_ACODECPHY\t\t235\n#define PCLK_WDT\t\t236\n\n \n#define HCLK_PERI\t\t308\n#define HCLK_TSP\t\t309\n#define HCLK_GMAC\t\t310\n#define HCLK_I2S0_8CH\t\t311\n#define HCLK_I2S1_8CH\t\t312\n#define HCLK_I2S2_2CH\t\t313\n#define HCLK_SPDIF_8CH\t\t314\n#define HCLK_VOP\t\t315\n#define HCLK_NANDC\t\t316\n#define HCLK_SDMMC\t\t317\n#define HCLK_SDIO\t\t318\n#define HCLK_EMMC\t\t319\n#define HCLK_SDMMC_EXT\t\t320\n#define HCLK_RKVDEC_PRE\t\t321\n#define HCLK_RKVDEC\t\t322\n#define HCLK_RKVENC\t\t323\n#define HCLK_VPU_PRE\t\t324\n#define HCLK_VIO_PRE\t\t325\n#define HCLK_VPU\t\t326\n#define HCLK_BUS_PRE\t\t328\n#define HCLK_PERI_PRE\t\t329\n#define HCLK_H264\t\t330\n#define HCLK_CIF\t\t331\n#define HCLK_OTG_PMU\t\t332\n#define HCLK_OTG\t\t333\n#define HCLK_HOST0\t\t334\n#define HCLK_HOST0_ARB\t\t335\n#define HCLK_CRYPTO_MST\t\t336\n#define HCLK_CRYPTO_SLV\t\t337\n#define HCLK_PDM\t\t338\n#define HCLK_IEP\t\t339\n#define HCLK_RGA\t\t340\n#define HCLK_HDCP\t\t341\n\n#define CLK_NR_CLKS\t\t(HCLK_HDCP + 1)\n\n \n#define SRST_CORE0_PO\t\t0\n#define SRST_CORE1_PO\t\t1\n#define SRST_CORE2_PO\t\t2\n#define SRST_CORE3_PO\t\t3\n#define SRST_CORE0\t\t4\n#define SRST_CORE1\t\t5\n#define SRST_CORE2\t\t6\n#define SRST_CORE3\t\t7\n#define SRST_CORE0_DBG\t\t8\n#define SRST_CORE1_DBG\t\t9\n#define SRST_CORE2_DBG\t\t10\n#define SRST_CORE3_DBG\t\t11\n#define SRST_TOPDBG\t\t12\n#define SRST_CORE_NIU\t\t13\n#define SRST_STRC_A\t\t14\n#define SRST_L2C\t\t15\n\n#define SRST_A53_GIC\t\t18\n#define SRST_DAP\t\t19\n#define SRST_PMU_P\t\t21\n#define SRST_EFUSE\t\t22\n#define SRST_BUSSYS_H\t\t23\n#define SRST_BUSSYS_P\t\t24\n#define SRST_SPDIF\t\t25\n#define SRST_INTMEM\t\t26\n#define SRST_ROM\t\t27\n#define SRST_GPIO0\t\t28\n#define SRST_GPIO1\t\t29\n#define SRST_GPIO2\t\t30\n#define SRST_GPIO3\t\t31\n\n#define SRST_I2S0\t\t32\n#define SRST_I2S1\t\t33\n#define SRST_I2S2\t\t34\n#define SRST_I2S0_H\t\t35\n#define SRST_I2S1_H\t\t36\n#define SRST_I2S2_H\t\t37\n#define SRST_UART0\t\t38\n#define SRST_UART1\t\t39\n#define SRST_UART2\t\t40\n#define SRST_UART0_P\t\t41\n#define SRST_UART1_P\t\t42\n#define SRST_UART2_P\t\t43\n#define SRST_I2C0\t\t44\n#define SRST_I2C1\t\t45\n#define SRST_I2C2\t\t46\n#define SRST_I2C3\t\t47\n\n#define SRST_I2C0_P\t\t48\n#define SRST_I2C1_P\t\t49\n#define SRST_I2C2_P\t\t50\n#define SRST_I2C3_P\t\t51\n#define SRST_EFUSE_SE_P\t\t52\n#define SRST_EFUSE_NS_P\t\t53\n#define SRST_PWM0\t\t54\n#define SRST_PWM0_P\t\t55\n#define SRST_DMA\t\t56\n#define SRST_TSP_A\t\t57\n#define SRST_TSP_H\t\t58\n#define SRST_TSP\t\t59\n#define SRST_TSP_HSADC\t\t60\n#define SRST_DCF_A\t\t61\n#define SRST_DCF_P\t\t62\n\n#define SRST_SCR\t\t64\n#define SRST_SPI\t\t65\n#define SRST_TSADC\t\t66\n#define SRST_TSADC_P\t\t67\n#define SRST_CRYPTO\t\t68\n#define SRST_SGRF\t\t69\n#define SRST_GRF\t\t70\n#define SRST_USB_GRF\t\t71\n#define SRST_TIMER_6CH_P\t72\n#define SRST_TIMER0\t\t73\n#define SRST_TIMER1\t\t74\n#define SRST_TIMER2\t\t75\n#define SRST_TIMER3\t\t76\n#define SRST_TIMER4\t\t77\n#define SRST_TIMER5\t\t78\n#define SRST_USB3GRF\t\t79\n\n#define SRST_PHYNIU\t\t80\n#define SRST_HDMIPHY\t\t81\n#define SRST_VDAC\t\t82\n#define SRST_ACODEC_p\t\t83\n#define SRST_SARADC\t\t85\n#define SRST_SARADC_P\t\t86\n#define SRST_GRF_DDR\t\t87\n#define SRST_DFIMON\t\t88\n#define SRST_MSCH\t\t89\n#define SRST_DDRMSCH\t\t91\n#define SRST_DDRCTRL\t\t92\n#define SRST_DDRCTRL_P\t\t93\n#define SRST_DDRPHY\t\t94\n#define SRST_DDRPHY_P\t\t95\n\n#define SRST_GMAC_NIU_A\t\t96\n#define SRST_GMAC_NIU_P\t\t97\n#define SRST_GMAC2PHY_A\t\t98\n#define SRST_GMAC2IO_A\t\t99\n#define SRST_MACPHY\t\t100\n#define SRST_OTP_PHY\t\t101\n#define SRST_GPU_A\t\t102\n#define SRST_GPU_NIU_A\t\t103\n#define SRST_SDMMCEXT\t\t104\n#define SRST_PERIPH_NIU_A\t105\n#define SRST_PERIHP_NIU_H\t106\n#define SRST_PERIHP_P\t\t107\n#define SRST_PERIPHSYS_H\t108\n#define SRST_MMC0\t\t109\n#define SRST_SDIO\t\t110\n#define SRST_EMMC\t\t111\n\n#define SRST_USB2OTG_H\t\t112\n#define SRST_USB2OTG\t\t113\n#define SRST_USB2OTG_ADP\t114\n#define SRST_USB2HOST_H\t\t115\n#define SRST_USB2HOST_ARB\t116\n#define SRST_USB2HOST_AUX\t117\n#define SRST_USB2HOST_EHCIPHY\t118\n#define SRST_USB2HOST_UTMI\t119\n#define SRST_USB3OTG\t\t120\n#define SRST_USBPOR\t\t121\n#define SRST_USB2OTG_UTMI\t122\n#define SRST_USB2HOST_PHY_UTMI\t123\n#define SRST_USB3OTG_UTMI\t124\n#define SRST_USB3PHY_U2\t\t125\n#define SRST_USB3PHY_U3\t\t126\n#define SRST_USB3PHY_PIPE\t127\n\n#define SRST_VIO_A\t\t128\n#define SRST_VIO_BUS_H\t\t129\n#define SRST_VIO_H2P_H\t\t130\n#define SRST_VIO_ARBI_H\t\t131\n#define SRST_VOP_NIU_A\t\t132\n#define SRST_VOP_A\t\t133\n#define SRST_VOP_H\t\t134\n#define SRST_VOP_D\t\t135\n#define SRST_RGA\t\t136\n#define SRST_RGA_NIU_A\t\t137\n#define SRST_RGA_A\t\t138\n#define SRST_RGA_H\t\t139\n#define SRST_IEP_A\t\t140\n#define SRST_IEP_H\t\t141\n#define SRST_HDMI\t\t142\n#define SRST_HDMI_P\t\t143\n\n#define SRST_HDCP_A\t\t144\n#define SRST_HDCP\t\t145\n#define SRST_HDCP_H\t\t146\n#define SRST_CIF_A\t\t147\n#define SRST_CIF_H\t\t148\n#define SRST_CIF_P\t\t149\n#define SRST_OTP_P\t\t150\n#define SRST_OTP_SBPI\t\t151\n#define SRST_OTP_USER\t\t152\n#define SRST_DDRCTRL_A\t\t153\n#define SRST_DDRSTDY_P\t\t154\n#define SRST_DDRSTDY\t\t155\n#define SRST_PDM_H\t\t156\n#define SRST_PDM\t\t157\n#define SRST_USB3PHY_OTG_P\t158\n#define SRST_USB3PHY_PIPE_P\t159\n\n#define SRST_VCODEC_A\t\t160\n#define SRST_VCODEC_NIU_A\t161\n#define SRST_VCODEC_H\t\t162\n#define SRST_VCODEC_NIU_H\t163\n#define SRST_VDEC_A\t\t164\n#define SRST_VDEC_NIU_A\t\t165\n#define SRST_VDEC_H\t\t166\n#define SRST_VDEC_NIU_H\t\t167\n#define SRST_VDEC_CORE\t\t168\n#define SRST_VDEC_CABAC\t\t169\n#define SRST_DDRPHYDIV\t\t175\n\n#define SRST_RKVENC_NIU_A\t176\n#define SRST_RKVENC_NIU_H\t177\n#define SRST_RKVENC_H265_A\t178\n#define SRST_RKVENC_H265_P\t179\n#define SRST_RKVENC_H265_CORE\t180\n#define SRST_RKVENC_H265_DSP\t181\n#define SRST_RKVENC_H264_A\t182\n#define SRST_RKVENC_H264_H\t183\n#define SRST_RKVENC_INTMEM\t184\n\n#endif\n",
  "logic_map": {},
  "failure_modes": [],
  "crash_correlation_map": {}
}