strict digraph "compose( ,  )" {
	node [label="\N"];
	"21:BL"	[ast="<pyverilog.vparser.ast.Block object at 0x7fb05e3634d0>",
		fillcolor=turquoise,
		label="21:BL",
		statements="[]",
		style=filled,
		typ=Block];
	"23:IF"	[ast="<pyverilog.vparser.ast.IfStatement object at 0x7fb05e366450>",
		fillcolor=springgreen,
		label="23:IF",
		statements="[]",
		style=filled,
		typ=IfStatement];
	"21:BL" -> "23:IF"	[cond="[]",
		lineno=None];
	"29:IF"	[ast="<pyverilog.vparser.ast.IfStatement object at 0x7fb05dfd8dd0>",
		fillcolor=springgreen,
		label="29:IF",
		statements="[]",
		style=filled,
		typ=IfStatement];
	"30:BL"	[ast="<pyverilog.vparser.ast.Block object at 0x7fb05dfd83d0>",
		fillcolor=turquoise,
		label="30:BL
q[63:56] <= q[55:0];
q[55:1] <= data[55:0];",
		statements="[<pyverilog.vparser.ast.NonblockingSubstitution object at 0x7fb05e3e0e50>, <pyverilog.vparser.ast.NonblockingSubstitution object \
at 0x7fb05dfd8350>]",
		style=filled,
		typ=Block];
	"29:IF" -> "30:BL"	[cond="['amount', 'ena']",
		label="((amount == 2'b01) && (ena == 1'b1))",
		lineno=29];
	"35:IF"	[ast="<pyverilog.vparser.ast.IfStatement object at 0x7fb05dfd8b50>",
		fillcolor=springgreen,
		label="35:IF",
		statements="[]",
		style=filled,
		typ=IfStatement];
	"29:IF" -> "35:IF"	[cond="['amount', 'ena']",
		label="!(((amount == 2'b01) && (ena == 1'b1)))",
		lineno=29];
	"Leaf_18:AL"	[def_var="['q']",
		label="Leaf_18:AL"];
	"30:BL" -> "Leaf_18:AL"	[cond="[]",
		lineno=None];
	"24:BL"	[ast="<pyverilog.vparser.ast.Block object at 0x7fb05e37d610>",
		fillcolor=turquoise,
		label="24:BL
q[63:1] <= q[62:0];
q[0] <= data[0];",
		statements="[<pyverilog.vparser.ast.NonblockingSubstitution object at 0x7fb05e37d6d0>, <pyverilog.vparser.ast.NonblockingSubstitution object \
at 0x7fb05e366ad0>]",
		style=filled,
		typ=Block];
	"24:BL" -> "Leaf_18:AL"	[cond="[]",
		lineno=None];
	"18:AL"	[ast="<pyverilog.vparser.ast.Always object at 0x7fb05e30e290>",
		clk_sens=True,
		fillcolor=gold,
		label="18:AL",
		sens="['clk']",
		statements="[]",
		style=filled,
		typ=Always,
		use_var="['load', 'ena', 'amount', 'data', 'q']"];
	"19:BL"	[ast="<pyverilog.vparser.ast.Block object at 0x7fb05e3f50d0>",
		fillcolor=turquoise,
		label="19:BL",
		statements="[]",
		style=filled,
		typ=Block];
	"18:AL" -> "19:BL"	[cond="[]",
		lineno=None];
	"36:BL"	[ast="<pyverilog.vparser.ast.Block object at 0x7fb05dfd8f50>",
		fillcolor=turquoise,
		label="36:BL
q[0] <= data[63];
q[63:1] <= q[62:0];",
		statements="[<pyverilog.vparser.ast.NonblockingSubstitution object at 0x7fb05dfd8ad0>, <pyverilog.vparser.ast.NonblockingSubstitution object \
at 0x7fb05dfd86d0>]",
		style=filled,
		typ=Block];
	"35:IF" -> "36:BL"	[cond="['amount', 'ena']",
		label="((amount == 2'b10) && (ena == 1'b1))",
		lineno=35];
	"23:IF" -> "29:IF"	[cond="['amount', 'ena']",
		label="!(((amount == 2'b00) && (ena == 1'b1)))",
		lineno=23];
	"23:IF" -> "24:BL"	[cond="['amount', 'ena']",
		label="((amount == 2'b00) && (ena == 1'b1))",
		lineno=23];
	"20:IF"	[ast="<pyverilog.vparser.ast.IfStatement object at 0x7fb05e363790>",
		fillcolor=springgreen,
		label="20:IF",
		statements="[]",
		style=filled,
		typ=IfStatement];
	"19:BL" -> "20:IF"	[cond="[]",
		lineno=None];
	"Leaf_18:AL" -> "18:AL";
	"20:IF" -> "21:BL"	[cond="['load']",
		label=load,
		lineno=20];
	"36:BL" -> "Leaf_18:AL"	[cond="[]",
		lineno=None];
}
