{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1760662174727 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Elaboration Quartus Prime " "Running Quartus Prime Analysis & Elaboration" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 23.1std.1 Build 993 05/14/2024 SC Lite Edition " "Version 23.1std.1 Build 993 05/14/2024 SC Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1760662174727 ""} { "Info" "IQEXE_START_BANNER_TIME" "Fri Oct 17 08:49:34 2025 " "Processing started: Fri Oct 17 08:49:34 2025" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1760662174727 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Design Software" 0 -1 1760662174727 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off top -c top --analysis_and_elaboration " "Command: quartus_map --read_settings_files=on --write_settings_files=off top -c top --analysis_and_elaboration" {  } {  } 0 0 "Command: %1!s!" 0 0 "Design Software" 0 -1 1760662174727 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Design Software" 0 -1 1760662174994 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "14 14 " "Parallel compilation is enabled and will use 14 of the 14 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Design Software" 0 -1 1760662174994 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "uart_tx.v 1 1 " "Found 1 design units, including 1 entities, in source file uart_tx.v" { { "Info" "ISGN_ENTITY_NAME" "1 uart_tx " "Found entity 1: uart_tx" {  } { { "uart_tx.v" "" { Text "D:/STKJ/intel/example/EX14_UART/uart_tx.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1760662180081 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1760662180081 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "uart_rx.v 1 1 " "Found 1 design units, including 1 entities, in source file uart_rx.v" { { "Info" "ISGN_ENTITY_NAME" "1 uart_rx " "Found entity 1: uart_rx" {  } { { "uart_rx.v" "" { Text "D:/STKJ/intel/example/EX14_UART/uart_rx.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1760662180082 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1760662180082 ""}
{ "Warning" "WVRFX_L3_VERI_MIXED_BLOCKING_NONBLOCKING_ASSIGNMENT" "KEY.v(24) " "Verilog HDL information at KEY.v(24): always construct contains both blocking and non-blocking assignments" {  } { { "KEY.v" "" { Text "D:/STKJ/intel/example/EX14_UART/KEY.v" 24 0 0 } }  } 0 10268 "Verilog HDL information at %1!s!: always construct contains both blocking and non-blocking assignments" 1 0 "Design Software" 0 -1 1760662180083 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "key.v 1 1 " "Found 1 design units, including 1 entities, in source file key.v" { { "Info" "ISGN_ENTITY_NAME" "1 KEY " "Found entity 1: KEY" {  } { { "KEY.v" "" { Text "D:/STKJ/intel/example/EX14_UART/KEY.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1760662180083 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1760662180083 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "top.v 1 1 " "Found 1 design units, including 1 entities, in source file top.v" { { "Info" "ISGN_ENTITY_NAME" "1 top " "Found entity 1: top" {  } { { "top.v" "" { Text "D:/STKJ/intel/example/EX14_UART/top.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1760662180084 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1760662180084 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "DATA_STOP uart_tx.v(90) " "Verilog HDL Implicit Net warning at uart_tx.v(90): created implicit net for \"DATA_STOP\"" {  } { { "uart_tx.v" "" { Text "D:/STKJ/intel/example/EX14_UART/uart_tx.v" 90 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Design Software" 0 -1 1760662180084 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "checkc_val uart_tx.v(125) " "Verilog HDL Implicit Net warning at uart_tx.v(125): created implicit net for \"checkc_val\"" {  } { { "uart_tx.v" "" { Text "D:/STKJ/intel/example/EX14_UART/uart_tx.v" 125 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Design Software" 0 -1 1760662180084 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "checkc_val uart_rx.v(149) " "Verilog HDL Implicit Net warning at uart_rx.v(149): created implicit net for \"checkc_val\"" {  } { { "uart_rx.v" "" { Text "D:/STKJ/intel/example/EX14_UART/uart_rx.v" 149 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Design Software" 0 -1 1760662180085 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "top " "Elaborating entity \"top\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Design Software" 0 -1 1760662180102 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "rxover top.v(32) " "Verilog HDL or VHDL warning at top.v(32): object \"rxover\" assigned a value but never read" {  } { { "top.v" "" { Text "D:/STKJ/intel/example/EX14_UART/top.v" 32 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Design Software" 0 -1 1760662180103 "|top"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 top.v(123) " "Verilog HDL assignment warning at top.v(123): truncated value with size 32 to match size of target (8)" {  } { { "top.v" "" { Text "D:/STKJ/intel/example/EX14_UART/top.v" 123 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Design Software" 0 -1 1760662180105 "|top"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 top.v(155) " "Verilog HDL assignment warning at top.v(155): truncated value with size 32 to match size of target (8)" {  } { { "top.v" "" { Text "D:/STKJ/intel/example/EX14_UART/top.v" 155 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Design Software" 0 -1 1760662180107 "|top"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "KEY KEY:key_inst " "Elaborating entity \"KEY\" for hierarchy \"KEY:key_inst\"" {  } { { "top.v" "key_inst" { Text "D:/STKJ/intel/example/EX14_UART/top.v" 57 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1760662180271 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 20 KEY.v(31) " "Verilog HDL assignment warning at KEY.v(31): truncated value with size 32 to match size of target (20)" {  } { { "KEY.v" "" { Text "D:/STKJ/intel/example/EX14_UART/KEY.v" 31 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Design Software" 0 -1 1760662180271 "|top|KEY:key_inst"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "uart_tx uart_tx:uart_tx_list " "Elaborating entity \"uart_tx\" for hierarchy \"uart_tx:uart_tx_list\"" {  } { { "top.v" "uart_tx_list" { Text "D:/STKJ/intel/example/EX14_UART/top.v" 71 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1760662180277 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "checkc_val uart_tx.v(125) " "Verilog HDL or VHDL warning at uart_tx.v(125): object \"checkc_val\" assigned a value but never read" {  } { { "uart_tx.v" "" { Text "D:/STKJ/intel/example/EX14_UART/uart_tx.v" 125 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Design Software" 0 -1 1760662180277 "|top|uart_tx:uart_tx_list"}
{ "Warning" "WVRFX_VERI_2106_UNCONVERTED" "check_val uart_tx.v(43) " "Verilog HDL warning at uart_tx.v(43): object check_val used but never assigned" {  } { { "uart_tx.v" "" { Text "D:/STKJ/intel/example/EX14_UART/uart_tx.v" 43 0 0 } }  } 0 10858 "Verilog HDL warning at %2!s!: object %1!s! used but never assigned" 0 0 "Design Software" 0 -1 1760662180277 "|top|uart_tx:uart_tx_list"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 20 uart_tx.v(53) " "Verilog HDL assignment warning at uart_tx.v(53): truncated value with size 32 to match size of target (20)" {  } { { "uart_tx.v" "" { Text "D:/STKJ/intel/example/EX14_UART/uart_tx.v" 53 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Design Software" 0 -1 1760662180278 "|top|uart_tx:uart_tx_list"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 3 uart_tx.v(69) " "Verilog HDL assignment warning at uart_tx.v(69): truncated value with size 32 to match size of target (3)" {  } { { "uart_tx.v" "" { Text "D:/STKJ/intel/example/EX14_UART/uart_tx.v" 69 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Design Software" 0 -1 1760662180278 "|top|uart_tx:uart_tx_list"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "check_val 0 uart_tx.v(43) " "Net \"check_val\" at uart_tx.v(43) has no driver or initial value, using a default initial value '0'" {  } { { "uart_tx.v" "" { Text "D:/STKJ/intel/example/EX14_UART/uart_tx.v" 43 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Design Software" 0 -1 1760662180279 "|top|uart_tx:uart_tx_list"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "uart_rx uart_rx:uart_rx_list " "Elaborating entity \"uart_rx\" for hierarchy \"uart_rx:uart_rx_list\"" {  } { { "top.v" "uart_rx_list" { Text "D:/STKJ/intel/example/EX14_UART/top.v" 84 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1760662180284 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "checkc_val uart_rx.v(149) " "Verilog HDL or VHDL warning at uart_rx.v(149): object \"checkc_val\" assigned a value but never read" {  } { { "uart_rx.v" "" { Text "D:/STKJ/intel/example/EX14_UART/uart_rx.v" 149 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Design Software" 0 -1 1760662180285 "|top|uart_rx:uart_rx_list"}
{ "Warning" "WVRFX_VERI_2106_UNCONVERTED" "check_val uart_rx.v(43) " "Verilog HDL warning at uart_rx.v(43): object check_val used but never assigned" {  } { { "uart_rx.v" "" { Text "D:/STKJ/intel/example/EX14_UART/uart_rx.v" 43 0 0 } }  } 0 10858 "Verilog HDL warning at %2!s!: object %1!s! used but never assigned" 0 0 "Design Software" 0 -1 1760662180285 "|top|uart_rx:uart_rx_list"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 20 uart_rx.v(69) " "Verilog HDL assignment warning at uart_rx.v(69): truncated value with size 32 to match size of target (20)" {  } { { "uart_rx.v" "" { Text "D:/STKJ/intel/example/EX14_UART/uart_rx.v" 69 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Design Software" 0 -1 1760662180285 "|top|uart_rx:uart_rx_list"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 3 uart_rx.v(85) " "Verilog HDL assignment warning at uart_rx.v(85): truncated value with size 32 to match size of target (3)" {  } { { "uart_rx.v" "" { Text "D:/STKJ/intel/example/EX14_UART/uart_rx.v" 85 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Design Software" 0 -1 1760662180285 "|top|uart_rx:uart_rx_list"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 uart_rx.v(151) " "Verilog HDL assignment warning at uart_rx.v(151): truncated value with size 32 to match size of target (1)" {  } { { "uart_rx.v" "" { Text "D:/STKJ/intel/example/EX14_UART/uart_rx.v" 151 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Design Software" 0 -1 1760662180286 "|top|uart_rx:uart_rx_list"}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "D:/STKJ/intel/example/EX14_UART/output_files/top.map.smsg " "Generated suppressed messages file D:/STKJ/intel/example/EX14_UART/output_files/top.map.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Design Software" 0 -1 1760662180425 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Elaboration 0 s 18 s Quartus Prime " "Quartus Prime Analysis & Elaboration was successful. 0 errors, 18 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4753 " "Peak virtual memory: 4753 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1760662180433 ""} { "Info" "IQEXE_END_BANNER_TIME" "Fri Oct 17 08:49:40 2025 " "Processing ended: Fri Oct 17 08:49:40 2025" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1760662180433 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:06 " "Elapsed time: 00:00:06" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1760662180433 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:14 " "Total CPU time (on all processors): 00:00:14" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1760662180433 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Design Software" 0 -1 1760662180433 ""}
