;redcode
;assert 1
	SPL 0, #-902
	SPL -17, #-320
	SPL -17, #-320
	SPL -17, #-320
	SPL 104, 90
	MOV -17, <-20
	ADD 110, 9
	MOV -17, <-20
	MOV -17, <-20
	DJN -1, @-20
	SUB @-121, 101
	ADD 110, 9
	SUB 12, @-10
	JMP -1, @-20
	SUB #172, @200
	DJN -1, @-20
	DJN 0, #-2
	DJN -1, @-20
	SUB #172, @200
	SUB -0, 0
	SLT -1, <-520
	SUB -0, 0
	JMP <-121, 101
	SUB 12, @-10
	SUB -0, 0
	SLT -1, <-520
	SUB 1, <-1
	SUB 12, @-10
	SUB @-121, 101
	SUB #172, @200
	SUB #172, @200
	JMP 0, 900
	SUB -0, 0
	SPL -17, #-320
	ADD @827, @106
	SPL -17, #-320
	SUB @121, 103
	MOV -17, <20
	SUB @-117, @109
	SUB #0, -0
	SLT 721, 0
	SLT 721, 0
	SLT 721, 0
	SUB #172, @200
	SPL -17, #-320
	JMN -720, @-902
	SPL 17, #-320
	SPL -17, #-320
	ADD <171, 90
	SUB @121, 103
