Release 13.3 - par O.76xd (lin64)
Copyright (c) 1995-2011 Xilinx, Inc.  All rights reserved.

Sat Nov 14 20:35:27 2015

All signals are completely routed.

WARNING:ParHelpers:361 - There are 5 loadless signals in this design. This design will cause Bitgen to issue DRC
   warnings.

   SW0_IBUF
   SW1_IBUF
   SW2_IBUF
   SW3_IBUF
   clk_IBUF


