vendor_name = ModelSim
source_file = 1, E:/project/FPGA/ip_test/simulation/modelsim/demo.vt
source_file = 1, E:/project/FPGA/ip_test/demo.v
source_file = 1, E:/project/FPGA/ip_test/ip_cores/ip_pll/ip_pll.qip
source_file = 1, E:/project/FPGA/ip_test/ip_cores/ip_pll/ip_pll.v
source_file = 1, E:/project/FPGA/ip_test/db/demo.cbx.xml
source_file = 1, d:/altera/13.0/quartus/libraries/megafunctions/altpll.tdf
source_file = 1, d:/altera/13.0/quartus/libraries/megafunctions/aglobal130.inc
source_file = 1, d:/altera/13.0/quartus/libraries/megafunctions/stratix_pll.inc
source_file = 1, d:/altera/13.0/quartus/libraries/megafunctions/stratixii_pll.inc
source_file = 1, d:/altera/13.0/quartus/libraries/megafunctions/cycloneii_pll.inc
source_file = 1, d:/altera/13.0/quartus/libraries/megafunctions/cbx.lst
design_name = demo
instance = comp, \clk~I , clk, demo, 1
instance = comp, \ip_pll_one|altpll_component|pll , ip_pll_one|altpll_component|pll, demo, 1
instance = comp, \ip_pll_one|altpll_component|_clk0~clkctrl_e_c0_clk , ip_pll_one|altpll_component|_clk0~clkctrl_e_c0_clk, demo, 1
instance = comp, \ip_pll_one|altpll_component|_clk1~clkctrl , ip_pll_one|altpll_component|_clk1~clkctrl, demo, 1
instance = comp, \ip_pll_one|altpll_component|_clk2~clkctrl , ip_pll_one|altpll_component|_clk2~clkctrl, demo, 1
instance = comp, \c_locked~I , c_locked, demo, 1
instance = comp, \c0_clk~I , c0_clk, demo, 1
instance = comp, \c1_clk~I , c1_clk, demo, 1
instance = comp, \c2_clk~I , c2_clk, demo, 1
