<!DOCTYPE HTML PUBLIC "-//W3C//DTD HTML 4.0 Transitional//EN">
<HTML>
<HEAD>
	<META HTTP-EQUIV="CONTENT-TYPE" CONTENT="text/html; charset=windows-1252">
	<TITLE> Ian Page - My Home Page </TITLE>
	<META NAME="GENERATOR" CONTENT="OpenOffice.org 2.3  (Win32)">
	<META NAME="CREATED" CONTENT="0;0">
	<META NAME="CHANGED" CONTENT="20080416;12353095">
	<META NAME="ProgId" CONTENT="Word.Document">
	<META NAME="Originator" CONTENT="Microsoft Word 9">
	<!--[if !mso]>
<style>
v\:* {behavior:url(#default#VML);}
o\:* {behavior:url(#default#VML);}
w\:* {behavior:url(#default#VML);}
.shape {behavior:url(#default#VML);}
</style>
<![endif]-->
	<!--[if gte mso 9]><xml>
 <o:DocumentProperties>
  <o:Author>Page</o:Author>
  <o:LastAuthor>ian.page</o:LastAuthor>
  <o:Revision>20</o:Revision>
  <o:TotalTime>399</o:TotalTime>
  <o:Created>2001-10-18T01:54:00Z</o:Created>
  <o:LastSaved>2005-01-02T10:26:00Z</o:LastSaved>
  <o:Pages>3</o:Pages>
  <o:Words>1373</o:Words>
  <o:Characters>7831</o:Characters>
  <o:Company>Celoxica</o:Company>
  <o:Lines>65</o:Lines>
  <o:Paragraphs>15</o:Paragraphs>
  <o:CharactersWithSpaces>9617</o:CharactersWithSpaces>
  <o:Version>9.3821</o:Version>
 </o:DocumentProperties>
</xml><![endif]-->
	<!--[if gte mso 9]><xml>
 <o:shapedefaults v:ext="edit" spidmax="1027">
  <o:colormenu v:ext="edit" fillcolor="#cff"/>
 </o:shapedefaults></xml><![endif]-->
	<!--[if gte mso 9]><xml>
 <o:shapelayout v:ext="edit">
  <o:idmap v:ext="edit" data="1"/>
 </o:shapelayout></xml><![endif]-->
	<STYLE TYPE="text/css">
	<!--
		@page { size: 21cm 29.7cm }
		P { color: #000000 }
		H1 { color: #000000 }
		H3 { color: #000000 }
		H3.western { font-family: "Albany", sans-serif }
		H3.cjk { font-family: "HG Mincho Light J" }
		H3.ctl { font-family: "Arial Unicode MS" }
		A:link { color: #0000ff }
		A:visited { color: #8f00ff }
	-->
	</STYLE>
</HEAD>
<BODY LANG="en-GB" TEXT="#000000" LINK="#0000ff" VLINK="#8f00ff" BGCOLOR="#ccffff" DIR="LTR">
<H1>Ian Page &ndash; List of Academic Publications</H1>
<HR SIZE=1 COLOR="#000000" NOSHADE>
<P CLASS="msonormal">&nbsp;</P>
<H3 CLASS="western">Hardware Compilation and Reconfigurable Computing</H3>
<OL>
	<LI><P>Ian Page, <I>Compiling software to gates, </I>in Embedded
	Systems Programming Magazine, December 2004, <A HREF="http://www.embedded.com/columns/technicalinsights/55801142?">Compiling
	Software to Gates</A> 
	</P>
</OL>
<P CLASS="msonormal" STYLE="margin-left: 0.64cm">&nbsp;</P>
<OL START=2>
	<LI><P>Ian Page, <I>Compiling video algorithms into hardware,</I> in
	&lsquo;Advice97&rsquo;, EDA Ltd, London, July 1997. Also reprinted
	in &lsquo;Embedded System Engineering&rsquo; Sept. 1997 
	</P>
</OL>
<P CLASS="msonormal">&nbsp;</P>
<OL START=3>
	<LI><P>Ian Page, <I>Hardware compilation, configurable platforms and
	ASICs for self-&shy;validating sensors,</I> in M. Glesner, W. Luk,
	P.Y.K. Cheung (Eds) &lsquo;FPL97&rsquo;, number 1304 in Lecture
	Notes in Computer Science, Springer Verlag, 1997 
	</P>
</OL>
<P CLASS="msonormal">&nbsp;</P>
<OL START=4>
	<LI><P>Ian Page, <I>Video motion tracking using Harp and Handel: A
	case study,</I> in proceedings of 7th Annual Advanced PLD and FPGA
	Conference, Miller Freeman PLC, London, SE18 6QH, May 1997 
	</P>
</OL>
<P CLASS="msonormal">&nbsp;</P>
<OL START=5>
	<LI><P>T. Korhonen, A. Lawrence, I. Page and J. Urakawa, <I>Using
	reconfigurable computers as control system elements,</I> Proc.
	ICALEPCS'97. 
	</P>
</OL>
<P CLASS="msonormal">&nbsp;</P>
<OL START=6>
	<LI><P>M.P. Henry, N. Archer, M. Atia, J. Bowles, D.W. Clarke, P.
	Fraher, I. Page, J. Randall and J.C. Yang, <I>Programmable hardware
	architectures for sensor validation,</I> in &lsquo;Control
	Engineering Practice&rsquo; 4(10):1339-1354, 1996 
	</P>
</OL>
<P CLASS="msonormal">&nbsp;</P>
<OL START=7>
	<LI><P>Ian Page, <I>Towards a common framework for hardware and
	software </I>(keynote paper), in M. E. de Lima (Ed) IX Brazilian
	Symposium on Integrated Circuits, Brazilian Computing Society,
	Sociedade Brasileira de Computac&atilde;o March 1996 
	</P>
</OL>
<P CLASS="msonormal">&nbsp;</P>
<OL START=8>
	<LI><P>Ian Page, <I>Closing the gap between hardware and software:
	Hardware-&shy;software co-synthesis at Oxford,</I> in
	&lsquo;Hardware&shy;-software co-synthesis for reconfigurable
	systems&rsquo; number 96/036 in Colloquium: Professional Group C2
	IEE, Feb 1996 
	</P>
</OL>
<P CLASS="msonormal" STYLE="text-indent: 0.11cm">&nbsp;</P>
<OL START=9>
	<LI><P>Ian Page, <I>Constructing hardware&shy;/software systems from
	a single description,</I> in &lsquo;Journal of VLSI Signal
	Processing&rsquo; 12(1):87-107, 1996 
	</P>
</OL>
<P CLASS="msonormal">&nbsp;</P>
<OL START=10>
	<LI><P>Ian Page, <I>Reconfigurable processor architectures,</I> in
	&lsquo;Microprocessors and Microsystems&rsquo; May 1996 Special
	Issue on Codesign 
	</P>
</OL>
<P CLASS="msonormal" STYLE="text-indent: 0.11cm">&nbsp;</P>
<OL START=11>
	<LI><P>D. Woodward and I. Page, <I>A programmable I/O system for
	real&shy;time A.C. drive control applications,</I> in W. Luk and W.
	Moore (Eds) FPL95, Lecture Notes in Computer Science, Springer
	Verlag, 1995 
	</P>
</OL>
<P CLASS="msonormal" STYLE="text-indent: 0.11cm">&nbsp;</P>
<OL START=12>
	<LI><P>M. Atia, J. Bowles, D.W. Clarke, M.P. Henry, I. Page, J.
	Randall and J.C. Yang, <I>A self-&shy;validating temperature sensor
	implemented in FPGAs,</I> in W. Luk and W. Moore (Eds) FPL95,
	Lecture Notes in Computer Science, Springer Verlag, 1995 
	</P>
</OL>
<P CLASS="msonormal">&nbsp;</P>
<OL START=13>
	<LI><P>Adrian Lawrence, Andrew Kay, Wayne Luk, Toshio Nomura and Ian
	Page, <I>Using reconfigurable hardware to speed up product
	development and performance,</I> in W. Luk and W. Moore (Eds) FPL95,
	Lecture Notes in Computer Science, Springer Verlag, 1995 
	</P>
</OL>
<P CLASS="msonormal">&nbsp;</P>
<OL START=14>
	<LI><P>Ian Page, <I>Reconfigurable processors,</I> in proceedings of
	PLD '95, Heathrow, 1995 
	</P>
</OL>
<P CLASS="msonormal">&nbsp;</P>
<OL START=15>
	<LI><P>Wayne Luk, Matt Newman and Ian Page, <I>Constraint&shy;-based
	hierarchical hardware compilation of parallel programs,</I> in
	Hartenstein and Servit (Eds) &lsquo;Field&shy;Programmable Logic:
	Proceedings of FPL '94&rsquo; Springer &shy;Verlag, 1994 ISBN
	3&shy;54058419&shy;6 
	</P>
</OL>
<P CLASS="msonormal">&nbsp;</P>
<OL START=16>
	<LI><P>Ian Page, <I>Special report: Automated codesign,</I> in &lsquo;New
	Electronics&rsquo; 27(13):27-28, Dec 1994 
	</P>
</OL>
<P CLASS="msonormal">&nbsp;</P>
<OL START=17>
	<LI><P>C.A.R. Hoare and Ian Page, <I>Hardware and software: The
	closing gap,</I> in &lsquo;Transputer Communications&rsquo;
	2(2):69-90, June 1994 
	</P>
</OL>
<P CLASS="msonormal">&nbsp;</P>
<OL START=18>
	<LI><P>Ian Page, <I>Constructing hardware/&shy;software systems
	reliably from a single description,</I> in &lsquo;Colloquium:
	Structured methods for hardware systems design&rsquo; IEE, 1994 
	</P>
</OL>
<P CLASS="msonormal">&nbsp;</P>
<OL START=19>
	<LI><P>Ian Page, <I>Automatic design and implementation of
	microprocessors,</I> in Proceedings of WoTUG&shy;17, pages 190-204,
	Amsterdam, April 1994, IOS Press, ISBN 90&shy;5199&shy;1630 
	</P>
</OL>
<P CLASS="msonormal">&nbsp;</P>
<OL START=20>
	<LI><P>Wayne Luk, Teddy Wu and Ian Page, <I>Hardware/&shy;software
	codesign of multidimensional algorithms,</I> in &lsquo;FPGAs for
	Custom Computing Machines&rsquo; IEEE, 1994 
	</P>
</OL>
<P CLASS="msonormal">&nbsp;</P>
<OL START=21>
	<LI><P>Jonathan Bowen, Jifeng He and Ian Page, <I>Hardware
	compilation,</I> in J.P. Bowen (Ed) &lsquo;Towards Verified Systems,
	Real&shy;time Safety&shy;Critical Systems&rsquo; chapter 10, pages
	193-207. Elsevier Science B.V., Amsterdam, 1994 
	</P>
</OL>
<P CLASS="msonormal">&nbsp;</P>
<OL START=22>
	<LI><P>Ian Page and Geoffrey Randall, <I>Using Handel to accelerate
	systems development,</I> in &lsquo;IEE Colloquium on Fast
	Prototyping of IC Designs', London, 1994 IEE 
	</P>
</OL>
<P CLASS="msonormal">&nbsp;</P>
<OL START=23>
	<LI><P>Ian Page, <I>Parametrised processor generation,</I> in Will
	Moore and Wayne Luk (Eds) &lsquo;More FPGAs&rsquo; Abingdon EE&amp;CS
	books, 1994 
	</P>
</OL>
<P CLASS="msonormal">&nbsp;</P>
<OL START=24>
	<LI><P>Michael Spivey and Ian Page, <I>How to program in Handel,</I>
	Technical report, Oxford University Computing Laboratory, 1993 
	</P>
</OL>
<P CLASS="msonormal">&nbsp;</P>
<OL START=25>
	<LI><P>Wayne Luk, Vincent Lok and Ian Page, <I>Hardware acceleration
	of divide&shy;-and-conquer paradigms: a case study,</I> in D.A.
	Buell and K.L. Pocek (Eds) proceedings of IEEE Workshop on FPGAs for
	Custom Computing Machines, pages 192-201, 1993 
	</P>
</OL>
<P CLASS="msonormal">&nbsp;</P>
<OL START=26>
	<LI><P>Ian Page, Wayne Luk and Henry Lau, <I>Hardware compilation
	for FPGAs: Imperative and declarative approaches for a robotics
	interface,</I> in proceedings of IEE Colloquium on Field
	&shy;Programmable Gate Arrays - Technology and Applications, Ref.
	1993/037, pages 9.1-9.4. IEE, 1993 
	</P>
</OL>
<P CLASS="msonormal">&nbsp;</P>
<OL START=27>
	<LI><P>Wayne Luk, David Ferguson and Ian Page, <I>Structured
	hardware compilation of parallel programs,</I> in Will Moore and
	Wayne Luk (Eds) &lsquo;More FPGAs&rsquo; Abingdon EE&amp;CS books,
	1994 
	</P>
</OL>
<P CLASS="msonormal">&nbsp;</P>
<OL START=28>
	<LI><P>Adrian Lawrence, Ian Page, Wayne Luk, Andrew Kay and Toshio
	Nomura, <I>Using reconfigurable hardware to speed up product
	development and performance,</I> in proceedings of JFIT Conference,
	JFIT, 1993 
	</P>
</OL>
<P CLASS="msonormal">&nbsp;</P>
<OL START=29>
	<LI><P>Jifeng He, Ian Page and Jonathan Bowen, <I>Towards a provably
	correct hardware implementation of Occam,</I> in G.J. Milne and L.
	Pierre (Eds) &lsquo;Correct Hardware Design and Verification
	Methods&rsquo; in proceedings of IFIP WG10.2 Advanced Research
	Working Conference, CHARME'93, volume 683 of Lecture notes in
	Computer Science, pages 214-225. Springer &shy;Verlag, 1993 
	</P>
</OL>
<P CLASS="msonormal">&nbsp;</P>
<OL START=30>
	<LI><P>C.A.R. Hoare, Ian Page, Mike Giles and Bob McLatchie,
	<I>Parallel processing,</I> Oxford Innovation News, 8, 1992 
	</P>
</OL>
<P CLASS="msonormal">&nbsp;</P>
<OL START=31>
	<LI><P>Jifeng He and Ian Page, <I>A normal form approach to hardware
	implementation of occam,</I> Technical report, Oxford University
	Computing Laboratory, 1992 
	</P>
</OL>
<P CLASS="msonormal">&nbsp;</P>
<OL START=32>
	<LI><P>Ian Page and Wayne Luk, <I>Compiling occam into FPGAs,</I> in
	Will Moore and Wayne Luk (Eds) &lsquo;FPGAs&rsquo; pages 271-283,
	Abingdon EE&amp;CS books, 1991 
	</P>
</OL>
<P CLASS="msonormal">&nbsp;</P>
<OL START=33>
	<LI><P>Wayne Luk and Ian Page, <I>Parametrising designs for FPGAs,</I>
	in Will Moore and Wayne Luk (Eds) &lsquo;FPGAs&rsquo; pages 284-295,
	Abingdon EE&amp;CS books, 1991 
	</P>
</OL>
<P CLASS="msonormal">&nbsp;</P>
<OL START=34>
	<LI><P>Wayne Luk, Adrian Lawrence, Vincent Lok, Ian Page and Richard
	Stamper, <I>Parametrised neural network design and compilation into
	hardware,</I> in J.G. Delgado&shy;Frias and W. Moore (Eds) &lsquo;VLSI
	for Neural Networks and Artificial Intelligence&rsquo; Abingdon
	EE&amp;CS books, 1991 
	</P>
</OL>
<P CLASS="msonormal">&nbsp;</P>
<P STYLE="margin-bottom: 0cm">&nbsp;</P>
<P CLASS="msonormal" STYLE="margin-left: 0.64cm"><FONT SIZE=4 STYLE="font-size: 13pt"><B>The
Disarray and Disputer machines:</B></FONT> 256-processor SIMD and
42-processor MIMD transputer engines designed for graphics and image
processing</P>
<P CLASS="msonormal">&nbsp;</P>
<OL START=35>
	<LI><P>Theoharis Theoharis and Ian Page, <I>Polygon rendering on a
	dual-&shy;paradigm parallel processor, </I>in &lsquo;Computers and
	Graphics&rsquo; 13(2), 1989 
	</P>
</OL>
<P CLASS="msonormal">&nbsp;</P>
<OL START=36>
	<LI><P>Theoharis Theoharis and Ian Page, <I>Two parallel methods for
	polygon clipping,</I> in &lsquo;Computer Graphics Forum&rsquo; 8(2),
	1989 
	</P>
</OL>
<P CLASS="msonormal" STYLE="text-indent: 0.11cm">&nbsp;</P>
<OL START=37>
	<LI><P>Ian Page, <I>MIMD + SIMD = graphics + vision,</I> in
	&lsquo;Parallel Processing for Computer Vision and Display&rsquo;
	BCS, 1988 
	</P>
</OL>
<P CLASS="msonormal">&nbsp;</P>
<OL START=38>
	<LI><P>Ian Page, <I>The Disputer: A dual paradigm parallel processor
	for graphics and vision, </I>in Ian Page (Ed) &lsquo;Parallel
	Processing and Vision&rsquo; OUP, 1988 
	</P>
</OL>
<P CLASS="msonormal">&nbsp;</P>
<OL START=39>
	<LI><P>Theoharis Theoharis and Ian Page, <I>Parallel incremental
	polygon rendering on a SIMD processor array,</I> in &lsquo;Parallel
	Processing for Computer Vision and Display&rsquo;, BCS, Jan 1988 
	</P>
</OL>
<P CLASS="msonormal">&nbsp;</P>
<OL START=40>
	<LI><P>Theoharis Theoharis and Ian Page, <I>Incremental polygon
	rendering on a SIMD processor array,</I> in &lsquo;Computer Graphics
	Forum&rsquo; 7(4), Dec 1988 
	</P>
</OL>
<P CLASS="msonormal">&nbsp;</P>
<OL START=41>
	<LI><P>Ian Page, <I>A dual-&shy;parallel processor for graphics and
	vision,</I> in &lsquo;Computer Graphics '87&rsquo;, 1987 
	</P>
</OL>
<P CLASS="msonormal">&nbsp;</P>
<OL START=42>
	<LI><P>Theoharis Theoharis and Ian Page, <I>Parallel polygon
	rendering with precomputed surface patches,</I> in &lsquo;Eurographics
	'87&rsquo; 1987 
	</P>
</OL>
<P STYLE="margin-bottom: 0cm">&nbsp;</P>
<OL START=43>
	<LI><P>Ian Page, <I>Hardware and software for parallel update of
	raster graphics images,</I> in David Duce (Ed) &lsquo;Distributed
	Computing Systems Programme&rsquo; IEE, 1984 
	</P>
</OL>
<P CLASS="msonormal">&nbsp;</P>
<OL START=44>
	<LI><P>Ian Page, <I>DisArray:&shy; A 16x16 rasterop processor,</I>
	in &lsquo;EuroGraphics '83&rsquo; 1983 
	</P>
</OL>
<P CLASS="msonormal">&nbsp;</P>
<OL START=45>
	<LI><P>Ian Page, <I>DisArray: A graphics-&shy;oriented
	fifth-&shy;generation workstation,</I> in &lsquo;NicoGraph83&rsquo;
	1983 
	</P>
</OL>
<P CLASS="msonormal">&nbsp;</P>
<H3 CLASS="western">The QMC Text Terminal: <FONT SIZE=3><SPAN STYLE="font-weight: medium">A
real-time (50fps) animated windowed desktop machine</SPAN></FONT></H3>
<OL START=46>
	<LI><P>Ian Page, <I>Information presentation and manipulation in the
	electronic office,</I> in &lsquo;Infotech State of the Art Report on
	Office Automation&rsquo; 8(3), 1980 
	</P>
</OL>
<P CLASS="msonormal">&nbsp;</P>
<OL START=47>
	<LI><P>Ian Page, <I>Q.M.C. display systems research,</I> in &lsquo;MIT
	workshop on Office Semantics&rsquo; 1980 
	</P>
</OL>
<P CLASS="msonormal">&nbsp;</P>
<OL START=48>
	<LI><P>Ian Page and Tony Walsby, <I>A highly dynamic text display
	system,</I> in &lsquo;Microprocessors and Microsystems&rsquo; 3(2),
	1979 
	</P>
</OL>
<P CLASS="msonormal">&nbsp;</P>
<OL START=49>
	<LI><P>Ian Page and Tony Walsby, <I>The Q.M.C. text terminal,</I> in
	&lsquo;Electronic Displays '78&rsquo; pages 190-204, 1978 
	</P>
</OL>
<P CLASS="msonormal">&nbsp;</P>
<H3 CLASS="western">Miscellaneous</H3>
<OL START=50>
	<LI><P>Anthony Stansfield and Ian Page, <I>The design of a new FPGA
	architecture,</I> in W. Luk and W. Moore (Eds) &lsquo;FPL95, Lecture
	Notes in Computer Science&rsquo; Springer Verlag, 1995 
	</P>
</OL>
<P CLASS="msonormal" STYLE="margin-left: 0.64cm">&nbsp;</P>
<OL START=51>
	<LI><P>Han Wang, Michael Brady and Ian Page, <I>A fast algorithm for
	computing optic flow and its implementation on a transputer array,</I>
	in &lsquo;British Machine Vision Conference&rsquo; BMVC90 1990 
	</P>
</OL>
<P CLASS="msonormal" STYLE="margin-left: 0.64cm">&nbsp;</P>
<OL START=52>
	<LI><P>Ian Page (Editor) Book: &lsquo;Parallel Processing and
	Vision&rsquo; Oxford University Press, 1988 
	</P>
</OL>
<P CLASS="msonormal" STYLE="margin-left: 0.64cm">&nbsp;</P>
<OL START=53>
	<LI><P>Michael Brady, Steven Cameron, Hugh Durrant&shy; Whyte,
	Margaret Fleck, David Forsyth and Ian Page, <I>Progress toward a
	system that can acquire pallets and clean warehouses,</I> in Bolles
	and Roth (Eds) &lsquo;4th International Symposium on Robotics
	Research&rsquo; MIT, 1988 
	</P>
</OL>
<P CLASS="msonormal" STYLE="margin-left: 0.64cm">&nbsp;</P>
<OL START=54>
	<LI><P>Ian Page, <I>Experience of a first-&shy;time chip designer,
	</I>in &lsquo;Micro Fabrication&rsquo; UK Science Research Council,
	1984 
	</P>
</OL>
<P CLASS="msonormal">&nbsp;</P>
<OL START=55>
	<LI><P>Tim O'Shea, Richard Bornat, Mark Eisenstadt Benedict DuBoulay
	and Ian Page, <I>Tools for creating intelligent computer tutors,</I>
	in Elithorn and Banerjii, (Eds) &lsquo;Human and Artificial
	Intelligence&rsquo; North Holland, 1983 
	</P>
</OL>
<P CLASS="msonormal">&nbsp;</P>
<OL START=56>
	<LI><P>George Coulouris, Ian Page and Tony Walsby, <I>The Potential
	for Integrated Office Information Systems,</I> Butler Cox and
	Partners, 1977 (A strategy document commissioned by the National
	Enterprise Board, preparatory to funding the Inmos and Nexos
	companies) 
	</P>
</OL>
<P CLASS="msonormal">&nbsp;</P>
</BODY>
</HTML>