onerror {resume}
quietly virtual function -install /fpu_tb/fpu_top -env /fpu_tb/#INITIAL#29 { &{/fpu_tb/fpu_top/sqrt_xn_sign, /fpu_tb/fpu_top/sqrt_xn_exp, /fpu_tb/fpu_top/sqrt_xn_mantissa }} root
quietly virtual function -install /fpu_tb/fpu_top -env /fpu_tb/#INITIAL#29 { &{/fpu_tb/fpu_top/sqrt_xn_mantissa[0], /fpu_tb/fpu_top/sqrt_xn_mantissa[1], /fpu_tb/fpu_top/sqrt_xn_mantissa[2], /fpu_tb/fpu_top/sqrt_xn_mantissa[3], /fpu_tb/fpu_top/sqrt_xn_mantissa[4], /fpu_tb/fpu_top/sqrt_xn_mantissa[5], /fpu_tb/fpu_top/sqrt_xn_mantissa[6], /fpu_tb/fpu_top/sqrt_xn_mantissa[7], /fpu_tb/fpu_top/sqrt_xn_mantissa[8], /fpu_tb/fpu_top/sqrt_xn_mantissa[9], /fpu_tb/fpu_top/sqrt_xn_mantissa[10], /fpu_tb/fpu_top/sqrt_xn_mantissa[11], /fpu_tb/fpu_top/sqrt_xn_mantissa[12], /fpu_tb/fpu_top/sqrt_xn_mantissa[13], /fpu_tb/fpu_top/sqrt_xn_mantissa[14], /fpu_tb/fpu_top/sqrt_xn_mantissa[15], /fpu_tb/fpu_top/sqrt_xn_mantissa[16], /fpu_tb/fpu_top/sqrt_xn_mantissa[17], /fpu_tb/fpu_top/sqrt_xn_mantissa[18], /fpu_tb/fpu_top/sqrt_xn_mantissa[19], /fpu_tb/fpu_top/sqrt_xn_mantissa[20], /fpu_tb/fpu_top/sqrt_xn_mantissa[21], /fpu_tb/fpu_top/sqrt_xn_mantissa[22] }} sqrtmant
quietly virtual function -install /fpu_tb/fpu_top -env /fpu_tb/#INITIAL#29 { &{/fpu_tb/fpu_top/sqrt_xn_sign, /fpu_tb/fpu_top/sqrt_xn_exp, /fpu_tb/fpu_top/sqrtmant }} sqrt
quietly virtual signal -install /fpu_tb/fpu_top {/fpu_tb/fpu_top/sqrt_xn_mantissa  } sqrtmant001
quietly virtual function -install /fpu_tb/fpu_top -env /fpu_tb/#INITIAL#29 { (concat_ascending)&{/fpu_tb/fpu_top/sqrt_xn_sign, /fpu_tb/fpu_top/sqrt_xn_exp, /fpu_tb/fpu_top/sqrtmant001 }} root001
quietly virtual function -install /fpu_tb/fpu_top -env /fpu_tb/#INITIAL#29 { (concat_ascending)&{/fpu_tb/fpu_top/sqrt_xn_mantissa[0], /fpu_tb/fpu_top/sqrt_xn_mantissa[1], /fpu_tb/fpu_top/sqrt_xn_mantissa[2], /fpu_tb/fpu_top/sqrt_xn_mantissa[3], /fpu_tb/fpu_top/sqrt_xn_mantissa[4], /fpu_tb/fpu_top/sqrt_xn_mantissa[5], /fpu_tb/fpu_top/sqrt_xn_mantissa[6], /fpu_tb/fpu_top/sqrt_xn_mantissa[7], /fpu_tb/fpu_top/sqrt_xn_mantissa[8], /fpu_tb/fpu_top/sqrt_xn_mantissa[9], /fpu_tb/fpu_top/sqrt_xn_mantissa[10], /fpu_tb/fpu_top/sqrt_xn_mantissa[11], /fpu_tb/fpu_top/sqrt_xn_mantissa[12], /fpu_tb/fpu_top/sqrt_xn_mantissa[13], /fpu_tb/fpu_top/sqrt_xn_mantissa[14], /fpu_tb/fpu_top/sqrt_xn_mantissa[15], /fpu_tb/fpu_top/sqrt_xn_mantissa[16], /fpu_tb/fpu_top/sqrt_xn_mantissa[17], /fpu_tb/fpu_top/sqrt_xn_mantissa[18], /fpu_tb/fpu_top/sqrt_xn_mantissa[19], /fpu_tb/fpu_top/sqrt_xn_mantissa[20], /fpu_tb/fpu_top/sqrt_xn_mantissa[21], /fpu_tb/fpu_top/sqrt_xn_mantissa[22] }} many
quietly virtual function -install /fpu_tb/fpu_top -env /fpu_tb/#INITIAL#29 { &{/fpu_tb/fpu_top/sqrt_xn_mantissa[0], /fpu_tb/fpu_top/sqrt_xn_mantissa[1], /fpu_tb/fpu_top/sqrt_xn_mantissa[2], /fpu_tb/fpu_top/sqrt_xn_mantissa[3], /fpu_tb/fpu_top/sqrt_xn_mantissa[4], /fpu_tb/fpu_top/sqrt_xn_mantissa[5], /fpu_tb/fpu_top/sqrt_xn_mantissa[6], /fpu_tb/fpu_top/sqrt_xn_mantissa[7], /fpu_tb/fpu_top/sqrt_xn_mantissa[8], /fpu_tb/fpu_top/sqrt_xn_mantissa[9], /fpu_tb/fpu_top/sqrt_xn_mantissa[10], /fpu_tb/fpu_top/sqrt_xn_mantissa[11], /fpu_tb/fpu_top/sqrt_xn_mantissa[12], /fpu_tb/fpu_top/sqrt_xn_mantissa[13], /fpu_tb/fpu_top/sqrt_xn_mantissa[14], /fpu_tb/fpu_top/sqrt_xn_mantissa[15], /fpu_tb/fpu_top/sqrt_xn_mantissa[16], /fpu_tb/fpu_top/sqrt_xn_mantissa[17], /fpu_tb/fpu_top/sqrt_xn_mantissa[18], /fpu_tb/fpu_top/sqrt_xn_mantissa[19], /fpu_tb/fpu_top/sqrt_xn_mantissa[20], /fpu_tb/fpu_top/sqrt_xn_mantissa[21], /fpu_tb/fpu_top/sqrt_xn_mantissa[22] }} mant
quietly virtual function -install /fpu_tb/fpu_top -env /fpu_tb/#INITIAL#29 { &{/fpu_tb/fpu_top/sqrt_xn_mantissa[22], /fpu_tb/fpu_top/sqrt_xn_mantissa[21], /fpu_tb/fpu_top/sqrt_xn_mantissa[20], /fpu_tb/fpu_top/sqrt_xn_mantissa[19], /fpu_tb/fpu_top/sqrt_xn_mantissa[18], /fpu_tb/fpu_top/sqrt_xn_mantissa[17], /fpu_tb/fpu_top/sqrt_xn_mantissa[16], /fpu_tb/fpu_top/sqrt_xn_mantissa[15], /fpu_tb/fpu_top/sqrt_xn_mantissa[14], /fpu_tb/fpu_top/sqrt_xn_mantissa[13], /fpu_tb/fpu_top/sqrt_xn_mantissa[12], /fpu_tb/fpu_top/sqrt_xn_mantissa[11], /fpu_tb/fpu_top/sqrt_xn_mantissa[10], /fpu_tb/fpu_top/sqrt_xn_mantissa[9], /fpu_tb/fpu_top/sqrt_xn_mantissa[8], /fpu_tb/fpu_top/sqrt_xn_mantissa[7], /fpu_tb/fpu_top/sqrt_xn_mantissa[6], /fpu_tb/fpu_top/sqrt_xn_mantissa[5], /fpu_tb/fpu_top/sqrt_xn_mantissa[4], /fpu_tb/fpu_top/sqrt_xn_mantissa[3], /fpu_tb/fpu_top/sqrt_xn_mantissa[2], /fpu_tb/fpu_top/sqrt_xn_mantissa[1], /fpu_tb/fpu_top/sqrt_xn_mantissa[0] }} mant001
quietly virtual function -install /fpu_tb/fpu_top -env /fpu_tb/#INITIAL#29 { (concat_ascending)&{/fpu_tb/fpu_top/sqrt_xn_sign, /fpu_tb/fpu_top/sqrt_xn_exp, /fpu_tb/fpu_top/mant001 }} root002
quietly virtual function -install /fpu_tb/fpu_top -env /fpu_tb/#INITIAL#29 { &{/fpu_tb/fpu_top/a_mantissa[22], /fpu_tb/fpu_top/a_mantissa[21], /fpu_tb/fpu_top/a_mantissa[20], /fpu_tb/fpu_top/a_mantissa[19], /fpu_tb/fpu_top/a_mantissa[18], /fpu_tb/fpu_top/a_mantissa[17], /fpu_tb/fpu_top/a_mantissa[16], /fpu_tb/fpu_top/a_mantissa[15], /fpu_tb/fpu_top/a_mantissa[14], /fpu_tb/fpu_top/a_mantissa[13], /fpu_tb/fpu_top/a_mantissa[12], /fpu_tb/fpu_top/a_mantissa[11], /fpu_tb/fpu_top/a_mantissa[10], /fpu_tb/fpu_top/a_mantissa[9], /fpu_tb/fpu_top/a_mantissa[8], /fpu_tb/fpu_top/a_mantissa[7], /fpu_tb/fpu_top/a_mantissa[6], /fpu_tb/fpu_top/a_mantissa[5], /fpu_tb/fpu_top/a_mantissa[4], /fpu_tb/fpu_top/a_mantissa[3], /fpu_tb/fpu_top/a_mantissa[2], /fpu_tb/fpu_top/a_mantissa[1], /fpu_tb/fpu_top/a_mantissa[0] }} amant
quietly virtual function -install /fpu_tb/fpu_top -env /fpu_tb/#INITIAL#29 { &{/fpu_tb/fpu_top/a_sign, /fpu_tb/fpu_top/a_exp, /fpu_tb/fpu_top/amant }} afloat
quietly virtual function -install /fpu_tb/fpu_top -env /fpu_tb/#INITIAL#29 { &{/fpu_tb/fpu_top/b_mantissa[22], /fpu_tb/fpu_top/b_mantissa[21], /fpu_tb/fpu_top/b_mantissa[20], /fpu_tb/fpu_top/b_mantissa[19], /fpu_tb/fpu_top/b_mantissa[18], /fpu_tb/fpu_top/b_mantissa[17], /fpu_tb/fpu_top/b_mantissa[16], /fpu_tb/fpu_top/b_mantissa[15], /fpu_tb/fpu_top/b_mantissa[14], /fpu_tb/fpu_top/b_mantissa[13], /fpu_tb/fpu_top/b_mantissa[12], /fpu_tb/fpu_top/b_mantissa[11], /fpu_tb/fpu_top/b_mantissa[10], /fpu_tb/fpu_top/b_mantissa[9], /fpu_tb/fpu_top/b_mantissa[8], /fpu_tb/fpu_top/b_mantissa[7], /fpu_tb/fpu_top/b_mantissa[6], /fpu_tb/fpu_top/b_mantissa[5], /fpu_tb/fpu_top/b_mantissa[4], /fpu_tb/fpu_top/b_mantissa[3], /fpu_tb/fpu_top/b_mantissa[2], /fpu_tb/fpu_top/b_mantissa[1], /fpu_tb/fpu_top/b_mantissa[0] }} bmant
quietly virtual function -install /fpu_tb/fpu_top -env /fpu_tb/#INITIAL#29 { &{/fpu_tb/fpu_top/b_sign, /fpu_tb/fpu_top/b_exp, /fpu_tb/fpu_top/bmant }} bfloat
quietly virtual function -install /fpu_tb/fpu_top -env /fpu_tb/#INITIAL#29 { &{/fpu_tb/fpu_top/sqrt_A_mantissa[22], /fpu_tb/fpu_top/sqrt_A_mantissa[21], /fpu_tb/fpu_top/sqrt_A_mantissa[20], /fpu_tb/fpu_top/sqrt_A_mantissa[19], /fpu_tb/fpu_top/sqrt_A_mantissa[18], /fpu_tb/fpu_top/sqrt_A_mantissa[17], /fpu_tb/fpu_top/sqrt_A_mantissa[16], /fpu_tb/fpu_top/sqrt_A_mantissa[15], /fpu_tb/fpu_top/sqrt_A_mantissa[14], /fpu_tb/fpu_top/sqrt_A_mantissa[13], /fpu_tb/fpu_top/sqrt_A_mantissa[12], /fpu_tb/fpu_top/sqrt_A_mantissa[11], /fpu_tb/fpu_top/sqrt_A_mantissa[10], /fpu_tb/fpu_top/sqrt_A_mantissa[9], /fpu_tb/fpu_top/sqrt_A_mantissa[8], /fpu_tb/fpu_top/sqrt_A_mantissa[7], /fpu_tb/fpu_top/sqrt_A_mantissa[6], /fpu_tb/fpu_top/sqrt_A_mantissa[5], /fpu_tb/fpu_top/sqrt_A_mantissa[4], /fpu_tb/fpu_top/sqrt_A_mantissa[3], /fpu_tb/fpu_top/sqrt_A_mantissa[2], /fpu_tb/fpu_top/sqrt_A_mantissa[1], /fpu_tb/fpu_top/sqrt_A_mantissa[0] }} sqrtamant
quietly virtual function -install /fpu_tb/fpu_top -env /fpu_tb/#INITIAL#29 { &{/fpu_tb/fpu_top/sqrt_A_sign, /fpu_tb/fpu_top/sqrt_A_exp, /fpu_tb/fpu_top/sqrtamant }} sqrtAfloat
quietly virtual function -install /fpu_tb/fpu_top -env /fpu_tb/#INITIAL#29 { &{/fpu_tb/fpu_top/sqrt_xn_sign, /fpu_tb/fpu_top/sqrt_xn_exp, /fpu_tb/fpu_top/mant001 }} xn_float
quietly virtual function -install /fpu_tb/fpu_top -env /fpu_tb/#INITIAL#29 { &{/fpu_tb/fpu_top/result_sign_div, /fpu_tb/fpu_top/result_exp_div, /fpu_tb/fpu_top/result_mantissa_div }} div_float
quietly virtual function -install /fpu_tb/fpu_top -env /fpu_tb/#INITIAL#29 { &{/fpu_tb/fpu_top/result_s_addsub, /fpu_tb/fpu_top/result_e_addsub, /fpu_tb/fpu_top/result_m_addsub }} addsub_float
quietly WaveActivateNextPane {} 0
add wave -noupdate /fpu_tb/fpu_top/cmd_end
add wave -noupdate /fpu_tb/fpu_top/busy
add wave -noupdate -radix float32 /fpu_tb/fpu_top/afloat
add wave -noupdate /fpu_tb/fpu_top/amant
add wave -noupdate -radix binary -childformat {{{/fpu_tb/fpu_top/a_mantissa[25]} -radix binary} {{/fpu_tb/fpu_top/a_mantissa[24]} -radix binary} {{/fpu_tb/fpu_top/a_mantissa[23]} -radix binary} {{/fpu_tb/fpu_top/a_mantissa[22]} -radix binary} {{/fpu_tb/fpu_top/a_mantissa[21]} -radix binary} {{/fpu_tb/fpu_top/a_mantissa[20]} -radix binary} {{/fpu_tb/fpu_top/a_mantissa[19]} -radix binary} {{/fpu_tb/fpu_top/a_mantissa[18]} -radix binary} {{/fpu_tb/fpu_top/a_mantissa[17]} -radix binary} {{/fpu_tb/fpu_top/a_mantissa[16]} -radix binary} {{/fpu_tb/fpu_top/a_mantissa[15]} -radix binary} {{/fpu_tb/fpu_top/a_mantissa[14]} -radix binary} {{/fpu_tb/fpu_top/a_mantissa[13]} -radix binary} {{/fpu_tb/fpu_top/a_mantissa[12]} -radix binary} {{/fpu_tb/fpu_top/a_mantissa[11]} -radix binary} {{/fpu_tb/fpu_top/a_mantissa[10]} -radix binary} {{/fpu_tb/fpu_top/a_mantissa[9]} -radix binary} {{/fpu_tb/fpu_top/a_mantissa[8]} -radix binary} {{/fpu_tb/fpu_top/a_mantissa[7]} -radix binary} {{/fpu_tb/fpu_top/a_mantissa[6]} -radix binary} {{/fpu_tb/fpu_top/a_mantissa[5]} -radix binary} {{/fpu_tb/fpu_top/a_mantissa[4]} -radix binary} {{/fpu_tb/fpu_top/a_mantissa[3]} -radix binary} {{/fpu_tb/fpu_top/a_mantissa[2]} -radix binary} {{/fpu_tb/fpu_top/a_mantissa[1]} -radix binary} {{/fpu_tb/fpu_top/a_mantissa[0]} -radix binary}} -subitemconfig {{/fpu_tb/fpu_top/a_mantissa[25]} {-height 16 -radix binary} {/fpu_tb/fpu_top/a_mantissa[24]} {-height 16 -radix binary} {/fpu_tb/fpu_top/a_mantissa[23]} {-height 16 -radix binary} {/fpu_tb/fpu_top/a_mantissa[22]} {-height 16 -radix binary} {/fpu_tb/fpu_top/a_mantissa[21]} {-height 16 -radix binary} {/fpu_tb/fpu_top/a_mantissa[20]} {-height 16 -radix binary} {/fpu_tb/fpu_top/a_mantissa[19]} {-height 16 -radix binary} {/fpu_tb/fpu_top/a_mantissa[18]} {-height 16 -radix binary} {/fpu_tb/fpu_top/a_mantissa[17]} {-height 16 -radix binary} {/fpu_tb/fpu_top/a_mantissa[16]} {-height 16 -radix binary} {/fpu_tb/fpu_top/a_mantissa[15]} {-height 16 -radix binary} {/fpu_tb/fpu_top/a_mantissa[14]} {-height 16 -radix binary} {/fpu_tb/fpu_top/a_mantissa[13]} {-height 16 -radix binary} {/fpu_tb/fpu_top/a_mantissa[12]} {-height 16 -radix binary} {/fpu_tb/fpu_top/a_mantissa[11]} {-height 16 -radix binary} {/fpu_tb/fpu_top/a_mantissa[10]} {-height 16 -radix binary} {/fpu_tb/fpu_top/a_mantissa[9]} {-height 16 -radix binary} {/fpu_tb/fpu_top/a_mantissa[8]} {-height 16 -radix binary} {/fpu_tb/fpu_top/a_mantissa[7]} {-height 16 -radix binary} {/fpu_tb/fpu_top/a_mantissa[6]} {-height 16 -radix binary} {/fpu_tb/fpu_top/a_mantissa[5]} {-height 16 -radix binary} {/fpu_tb/fpu_top/a_mantissa[4]} {-height 16 -radix binary} {/fpu_tb/fpu_top/a_mantissa[3]} {-height 16 -radix binary} {/fpu_tb/fpu_top/a_mantissa[2]} {-height 16 -radix binary} {/fpu_tb/fpu_top/a_mantissa[1]} {-height 16 -radix binary} {/fpu_tb/fpu_top/a_mantissa[0]} {-height 16 -radix binary}} /fpu_tb/fpu_top/a_mantissa
add wave -noupdate -radix binary /fpu_tb/fpu_top/a_mantissa_adjusted
add wave -noupdate -radix unsigned /fpu_tb/fpu_top/a_exp
add wave -noupdate /fpu_tb/fpu_top/a_sign
add wave -noupdate -radix float32 /fpu_tb/fpu_top/bfloat
add wave -noupdate /fpu_tb/fpu_top/bmant
add wave -noupdate -radix binary -childformat {{{/fpu_tb/fpu_top/b_mantissa[25]} -radix binary} {{/fpu_tb/fpu_top/b_mantissa[24]} -radix binary} {{/fpu_tb/fpu_top/b_mantissa[23]} -radix binary} {{/fpu_tb/fpu_top/b_mantissa[22]} -radix binary} {{/fpu_tb/fpu_top/b_mantissa[21]} -radix binary} {{/fpu_tb/fpu_top/b_mantissa[20]} -radix binary} {{/fpu_tb/fpu_top/b_mantissa[19]} -radix binary} {{/fpu_tb/fpu_top/b_mantissa[18]} -radix binary} {{/fpu_tb/fpu_top/b_mantissa[17]} -radix binary} {{/fpu_tb/fpu_top/b_mantissa[16]} -radix binary} {{/fpu_tb/fpu_top/b_mantissa[15]} -radix binary} {{/fpu_tb/fpu_top/b_mantissa[14]} -radix binary} {{/fpu_tb/fpu_top/b_mantissa[13]} -radix binary} {{/fpu_tb/fpu_top/b_mantissa[12]} -radix binary} {{/fpu_tb/fpu_top/b_mantissa[11]} -radix binary} {{/fpu_tb/fpu_top/b_mantissa[10]} -radix binary} {{/fpu_tb/fpu_top/b_mantissa[9]} -radix binary} {{/fpu_tb/fpu_top/b_mantissa[8]} -radix binary} {{/fpu_tb/fpu_top/b_mantissa[7]} -radix binary} {{/fpu_tb/fpu_top/b_mantissa[6]} -radix binary} {{/fpu_tb/fpu_top/b_mantissa[5]} -radix binary} {{/fpu_tb/fpu_top/b_mantissa[4]} -radix binary} {{/fpu_tb/fpu_top/b_mantissa[3]} -radix binary} {{/fpu_tb/fpu_top/b_mantissa[2]} -radix binary} {{/fpu_tb/fpu_top/b_mantissa[1]} -radix binary} {{/fpu_tb/fpu_top/b_mantissa[0]} -radix binary}} -subitemconfig {{/fpu_tb/fpu_top/b_mantissa[25]} {-height 16 -radix binary} {/fpu_tb/fpu_top/b_mantissa[24]} {-height 16 -radix binary} {/fpu_tb/fpu_top/b_mantissa[23]} {-height 16 -radix binary} {/fpu_tb/fpu_top/b_mantissa[22]} {-height 16 -radix binary} {/fpu_tb/fpu_top/b_mantissa[21]} {-height 16 -radix binary} {/fpu_tb/fpu_top/b_mantissa[20]} {-height 16 -radix binary} {/fpu_tb/fpu_top/b_mantissa[19]} {-height 16 -radix binary} {/fpu_tb/fpu_top/b_mantissa[18]} {-height 16 -radix binary} {/fpu_tb/fpu_top/b_mantissa[17]} {-height 16 -radix binary} {/fpu_tb/fpu_top/b_mantissa[16]} {-height 16 -radix binary} {/fpu_tb/fpu_top/b_mantissa[15]} {-height 16 -radix binary} {/fpu_tb/fpu_top/b_mantissa[14]} {-height 16 -radix binary} {/fpu_tb/fpu_top/b_mantissa[13]} {-height 16 -radix binary} {/fpu_tb/fpu_top/b_mantissa[12]} {-height 16 -radix binary} {/fpu_tb/fpu_top/b_mantissa[11]} {-height 16 -radix binary} {/fpu_tb/fpu_top/b_mantissa[10]} {-height 16 -radix binary} {/fpu_tb/fpu_top/b_mantissa[9]} {-height 16 -radix binary} {/fpu_tb/fpu_top/b_mantissa[8]} {-height 16 -radix binary} {/fpu_tb/fpu_top/b_mantissa[7]} {-height 16 -radix binary} {/fpu_tb/fpu_top/b_mantissa[6]} {-height 16 -radix binary} {/fpu_tb/fpu_top/b_mantissa[5]} {-height 16 -radix binary} {/fpu_tb/fpu_top/b_mantissa[4]} {-height 16 -radix binary} {/fpu_tb/fpu_top/b_mantissa[3]} {-height 16 -radix binary} {/fpu_tb/fpu_top/b_mantissa[2]} {-height 16 -radix binary} {/fpu_tb/fpu_top/b_mantissa[1]} {-height 16 -radix binary} {/fpu_tb/fpu_top/b_mantissa[0]} {-height 16 -radix binary}} /fpu_tb/fpu_top/b_mantissa
add wave -noupdate -radix binary /fpu_tb/fpu_top/b_mantissa_adjusted
add wave -noupdate -radix unsigned /fpu_tb/fpu_top/b_exp
add wave -noupdate /fpu_tb/fpu_top/b_sign
add wave -noupdate -radix decimal /fpu_tb/fpu_top/ab_exp_diff
add wave -noupdate -radix unsigned /fpu_tb/fpu_top/a_exp_adjusted
add wave -noupdate -radix unsigned /fpu_tb/fpu_top/b_exp_adjusted
add wave -noupdate -radix binary /fpu_tb/fpu_top/a_mantissa_shifted
add wave -noupdate -radix binary /fpu_tb/fpu_top/a_mantissa_adjusted
add wave -noupdate -radix binary /fpu_tb/fpu_top/b_mantissa_shifted
add wave -noupdate -radix binary /fpu_tb/fpu_top/b_mantissa_adjusted
add wave -noupdate -radix decimal /fpu_tb/fpu_top/ab_exp_diff
add wave -noupdate -radix unsigned /fpu_tb/fpu_top/ab_shift_amount
add wave -noupdate -radix float32 /fpu_tb/fpu_top/div_float
add wave -noupdate -radix binary /fpu_tb/fpu_top/result_mantissa_div
add wave -noupdate -radix unsigned /fpu_tb/fpu_top/result_exp_div
add wave -noupdate /fpu_tb/fpu_top/result_sign_div
add wave -noupdate /fpu_tb/fpu_top/start_operation_sqrt_fsm
add wave -noupdate /fpu_tb/fpu_top/operation_done_sqrt_fsm
add wave -noupdate /fpu_tb/fpu_top/start_operation_ar_fsm
add wave -noupdate /fpu_tb/fpu_top/operation_done_ar_fsm
add wave -noupdate /fpu_tb/clk
add wave -noupdate /fpu_tb/fpu_top/curr_state_main_fsm
add wave -noupdate /fpu_tb/fpu_top/curr_state_arith_fsm
add wave -noupdate /fpu_tb/fpu_top/curr_state_sqrt_fsm
add wave -noupdate -radix float32 /fpu_tb/fpu_top/addsub_float
add wave -noupdate -radix binary /fpu_tb/fpu_top/result_m_addsub
add wave -noupdate -radix unsigned /fpu_tb/fpu_top/result_e_addsub
add wave -noupdate /fpu_tb/fpu_top/result_s_addsub
add wave -noupdate -radix binary /fpu_tb/fpu_top/sqrt_xn_A_wrt
add wave -noupdate -radix binary /fpu_tb/fpu_top/sqrt_xn_a_approx_wrt
add wave -noupdate -radix binary /fpu_tb/fpu_top/sqrt_xn_a_wrt
add wave -noupdate -radix binary /fpu_tb/fpu_top/sqrt_xn_add_wrt
add wave -noupdate -radix binary /fpu_tb/fpu_top/sqrt_A_a_wrt
add wave -noupdate -radix binary /fpu_tb/fpu_top/sqrt_a_xn_wrt
add wave -noupdate -radix binary /fpu_tb/fpu_top/sqrt_a_A_wrt
add wave -noupdate -radix binary /fpu_tb/fpu_top/sqrt_b_xn_wrt
add wave -noupdate -radix binary /fpu_tb/fpu_top/sqrt_b_div_wrt
add wave -noupdate -radix float32 -childformat {{(31) -radix float32} {(30) -radix float32} {(29) -radix float32} {(28) -radix float32} {(27) -radix float32} {(26) -radix float32} {(25) -radix float32} {(24) -radix float32} {(23) -radix float32} {{(22 downto 0)} -radix float32 -childformat {{(22) -radix float32} {(21) -radix float32} {(20) -radix float32} {(19) -radix float32} {(18) -radix float32} {(17) -radix float32} {(16) -radix float32} {(15) -radix float32} {(14) -radix float32} {(13) -radix float32} {(12) -radix float32} {(11) -radix float32} {(10) -radix float32} {(9) -radix float32} {(8) -radix float32} {(7) -radix float32} {(6) -radix float32} {(5) -radix float32} {(4) -radix float32} {(3) -radix float32} {(2) -radix float32} {(1) -radix float32} {(0) -radix float32}}}} -subitemconfig {/fpu_tb/fpu_top/sqrt_xn_sign {-radix float32} {/fpu_tb/fpu_top/sqrt_xn_exp[7]} {-radix float32} {/fpu_tb/fpu_top/sqrt_xn_exp[6]} {-radix float32} {/fpu_tb/fpu_top/sqrt_xn_exp[5]} {-radix float32} {/fpu_tb/fpu_top/sqrt_xn_exp[4]} {-radix float32} {/fpu_tb/fpu_top/sqrt_xn_exp[3]} {-radix float32} {/fpu_tb/fpu_top/sqrt_xn_exp[2]} {-radix float32} {/fpu_tb/fpu_top/sqrt_xn_exp[1]} {-radix float32} {/fpu_tb/fpu_top/sqrt_xn_exp[0]} {-radix float32} /fpu_tb/fpu_top/mant001 {-radix float32 -childformat {{(22) -radix float32} {(21) -radix float32} {(20) -radix float32} {(19) -radix float32} {(18) -radix float32} {(17) -radix float32} {(16) -radix float32} {(15) -radix float32} {(14) -radix float32} {(13) -radix float32} {(12) -radix float32} {(11) -radix float32} {(10) -radix float32} {(9) -radix float32} {(8) -radix float32} {(7) -radix float32} {(6) -radix float32} {(5) -radix float32} {(4) -radix float32} {(3) -radix float32} {(2) -radix float32} {(1) -radix float32} {(0) -radix float32}}} {/fpu_tb/fpu_top/sqrt_xn_mantissa[22]} {-radix float32} {/fpu_tb/fpu_top/sqrt_xn_mantissa[21]} {-radix float32} {/fpu_tb/fpu_top/sqrt_xn_mantissa[20]} {-radix float32} {/fpu_tb/fpu_top/sqrt_xn_mantissa[19]} {-radix float32} {/fpu_tb/fpu_top/sqrt_xn_mantissa[18]} {-radix float32} {/fpu_tb/fpu_top/sqrt_xn_mantissa[17]} {-radix float32} {/fpu_tb/fpu_top/sqrt_xn_mantissa[16]} {-radix float32} {/fpu_tb/fpu_top/sqrt_xn_mantissa[15]} {-radix float32} {/fpu_tb/fpu_top/sqrt_xn_mantissa[14]} {-radix float32} {/fpu_tb/fpu_top/sqrt_xn_mantissa[13]} {-radix float32} {/fpu_tb/fpu_top/sqrt_xn_mantissa[12]} {-radix float32} {/fpu_tb/fpu_top/sqrt_xn_mantissa[11]} {-radix float32} {/fpu_tb/fpu_top/sqrt_xn_mantissa[10]} {-radix float32} {/fpu_tb/fpu_top/sqrt_xn_mantissa[9]} {-radix float32} {/fpu_tb/fpu_top/sqrt_xn_mantissa[8]} {-radix float32} {/fpu_tb/fpu_top/sqrt_xn_mantissa[7]} {-radix float32} {/fpu_tb/fpu_top/sqrt_xn_mantissa[6]} {-radix float32} {/fpu_tb/fpu_top/sqrt_xn_mantissa[5]} {-radix float32} {/fpu_tb/fpu_top/sqrt_xn_mantissa[4]} {-radix float32} {/fpu_tb/fpu_top/sqrt_xn_mantissa[3]} {-radix float32} {/fpu_tb/fpu_top/sqrt_xn_mantissa[2]} {-radix float32} {/fpu_tb/fpu_top/sqrt_xn_mantissa[1]} {-radix float32} {/fpu_tb/fpu_top/sqrt_xn_mantissa[0]} {-radix float32}} /fpu_tb/fpu_top/xn_float
add wave -noupdate /fpu_tb/fpu_top/mant001
add wave -noupdate -radix binary -childformat {{{/fpu_tb/fpu_top/sqrt_xn_mantissa[23]} -radix binary} {{/fpu_tb/fpu_top/sqrt_xn_mantissa[22]} -radix binary} {{/fpu_tb/fpu_top/sqrt_xn_mantissa[21]} -radix binary} {{/fpu_tb/fpu_top/sqrt_xn_mantissa[20]} -radix binary} {{/fpu_tb/fpu_top/sqrt_xn_mantissa[19]} -radix binary} {{/fpu_tb/fpu_top/sqrt_xn_mantissa[18]} -radix binary} {{/fpu_tb/fpu_top/sqrt_xn_mantissa[17]} -radix binary} {{/fpu_tb/fpu_top/sqrt_xn_mantissa[16]} -radix binary} {{/fpu_tb/fpu_top/sqrt_xn_mantissa[15]} -radix binary} {{/fpu_tb/fpu_top/sqrt_xn_mantissa[14]} -radix binary} {{/fpu_tb/fpu_top/sqrt_xn_mantissa[13]} -radix binary} {{/fpu_tb/fpu_top/sqrt_xn_mantissa[12]} -radix binary} {{/fpu_tb/fpu_top/sqrt_xn_mantissa[11]} -radix binary} {{/fpu_tb/fpu_top/sqrt_xn_mantissa[10]} -radix binary} {{/fpu_tb/fpu_top/sqrt_xn_mantissa[9]} -radix binary} {{/fpu_tb/fpu_top/sqrt_xn_mantissa[8]} -radix binary} {{/fpu_tb/fpu_top/sqrt_xn_mantissa[7]} -radix binary} {{/fpu_tb/fpu_top/sqrt_xn_mantissa[6]} -radix binary} {{/fpu_tb/fpu_top/sqrt_xn_mantissa[5]} -radix binary} {{/fpu_tb/fpu_top/sqrt_xn_mantissa[4]} -radix binary} {{/fpu_tb/fpu_top/sqrt_xn_mantissa[3]} -radix binary} {{/fpu_tb/fpu_top/sqrt_xn_mantissa[2]} -radix binary} {{/fpu_tb/fpu_top/sqrt_xn_mantissa[1]} -radix binary} {{/fpu_tb/fpu_top/sqrt_xn_mantissa[0]} -radix binary}} -subitemconfig {{/fpu_tb/fpu_top/sqrt_xn_mantissa[23]} {-height 16 -radix binary} {/fpu_tb/fpu_top/sqrt_xn_mantissa[22]} {-height 16 -radix binary} {/fpu_tb/fpu_top/sqrt_xn_mantissa[21]} {-height 16 -radix binary} {/fpu_tb/fpu_top/sqrt_xn_mantissa[20]} {-height 16 -radix binary} {/fpu_tb/fpu_top/sqrt_xn_mantissa[19]} {-height 16 -radix binary} {/fpu_tb/fpu_top/sqrt_xn_mantissa[18]} {-height 16 -radix binary} {/fpu_tb/fpu_top/sqrt_xn_mantissa[17]} {-height 16 -radix binary} {/fpu_tb/fpu_top/sqrt_xn_mantissa[16]} {-height 16 -radix binary} {/fpu_tb/fpu_top/sqrt_xn_mantissa[15]} {-height 16 -radix binary} {/fpu_tb/fpu_top/sqrt_xn_mantissa[14]} {-height 16 -radix binary} {/fpu_tb/fpu_top/sqrt_xn_mantissa[13]} {-height 16 -radix binary} {/fpu_tb/fpu_top/sqrt_xn_mantissa[12]} {-height 16 -radix binary} {/fpu_tb/fpu_top/sqrt_xn_mantissa[11]} {-height 16 -radix binary} {/fpu_tb/fpu_top/sqrt_xn_mantissa[10]} {-height 16 -radix binary} {/fpu_tb/fpu_top/sqrt_xn_mantissa[9]} {-height 16 -radix binary} {/fpu_tb/fpu_top/sqrt_xn_mantissa[8]} {-height 16 -radix binary} {/fpu_tb/fpu_top/sqrt_xn_mantissa[7]} {-height 16 -radix binary} {/fpu_tb/fpu_top/sqrt_xn_mantissa[6]} {-height 16 -radix binary} {/fpu_tb/fpu_top/sqrt_xn_mantissa[5]} {-height 16 -radix binary} {/fpu_tb/fpu_top/sqrt_xn_mantissa[4]} {-height 16 -radix binary} {/fpu_tb/fpu_top/sqrt_xn_mantissa[3]} {-height 16 -radix binary} {/fpu_tb/fpu_top/sqrt_xn_mantissa[2]} {-height 16 -radix binary} {/fpu_tb/fpu_top/sqrt_xn_mantissa[1]} {-height 16 -radix binary} {/fpu_tb/fpu_top/sqrt_xn_mantissa[0]} {-height 16 -radix binary}} /fpu_tb/fpu_top/sqrt_xn_mantissa
add wave -noupdate -radix binary /fpu_tb/fpu_top/sqrt_xn_exp
add wave -noupdate -radix binary /fpu_tb/fpu_top/sqrt_xn_sign
add wave -noupdate -radix float32 /fpu_tb/fpu_top/sqrtAfloat
add wave -noupdate /fpu_tb/fpu_top/sqrtamant
add wave -noupdate -radix binary -childformat {{{/fpu_tb/fpu_top/sqrt_A_mantissa[23]} -radix binary} {{/fpu_tb/fpu_top/sqrt_A_mantissa[22]} -radix binary} {{/fpu_tb/fpu_top/sqrt_A_mantissa[21]} -radix binary} {{/fpu_tb/fpu_top/sqrt_A_mantissa[20]} -radix binary} {{/fpu_tb/fpu_top/sqrt_A_mantissa[19]} -radix binary} {{/fpu_tb/fpu_top/sqrt_A_mantissa[18]} -radix binary} {{/fpu_tb/fpu_top/sqrt_A_mantissa[17]} -radix binary} {{/fpu_tb/fpu_top/sqrt_A_mantissa[16]} -radix binary} {{/fpu_tb/fpu_top/sqrt_A_mantissa[15]} -radix binary} {{/fpu_tb/fpu_top/sqrt_A_mantissa[14]} -radix binary} {{/fpu_tb/fpu_top/sqrt_A_mantissa[13]} -radix binary} {{/fpu_tb/fpu_top/sqrt_A_mantissa[12]} -radix binary} {{/fpu_tb/fpu_top/sqrt_A_mantissa[11]} -radix binary} {{/fpu_tb/fpu_top/sqrt_A_mantissa[10]} -radix binary} {{/fpu_tb/fpu_top/sqrt_A_mantissa[9]} -radix binary} {{/fpu_tb/fpu_top/sqrt_A_mantissa[8]} -radix binary} {{/fpu_tb/fpu_top/sqrt_A_mantissa[7]} -radix binary} {{/fpu_tb/fpu_top/sqrt_A_mantissa[6]} -radix binary} {{/fpu_tb/fpu_top/sqrt_A_mantissa[5]} -radix binary} {{/fpu_tb/fpu_top/sqrt_A_mantissa[4]} -radix binary} {{/fpu_tb/fpu_top/sqrt_A_mantissa[3]} -radix binary} {{/fpu_tb/fpu_top/sqrt_A_mantissa[2]} -radix binary} {{/fpu_tb/fpu_top/sqrt_A_mantissa[1]} -radix binary} {{/fpu_tb/fpu_top/sqrt_A_mantissa[0]} -radix binary}} -subitemconfig {{/fpu_tb/fpu_top/sqrt_A_mantissa[23]} {-height 16 -radix binary} {/fpu_tb/fpu_top/sqrt_A_mantissa[22]} {-height 16 -radix binary} {/fpu_tb/fpu_top/sqrt_A_mantissa[21]} {-height 16 -radix binary} {/fpu_tb/fpu_top/sqrt_A_mantissa[20]} {-height 16 -radix binary} {/fpu_tb/fpu_top/sqrt_A_mantissa[19]} {-height 16 -radix binary} {/fpu_tb/fpu_top/sqrt_A_mantissa[18]} {-height 16 -radix binary} {/fpu_tb/fpu_top/sqrt_A_mantissa[17]} {-height 16 -radix binary} {/fpu_tb/fpu_top/sqrt_A_mantissa[16]} {-height 16 -radix binary} {/fpu_tb/fpu_top/sqrt_A_mantissa[15]} {-height 16 -radix binary} {/fpu_tb/fpu_top/sqrt_A_mantissa[14]} {-height 16 -radix binary} {/fpu_tb/fpu_top/sqrt_A_mantissa[13]} {-height 16 -radix binary} {/fpu_tb/fpu_top/sqrt_A_mantissa[12]} {-height 16 -radix binary} {/fpu_tb/fpu_top/sqrt_A_mantissa[11]} {-height 16 -radix binary} {/fpu_tb/fpu_top/sqrt_A_mantissa[10]} {-height 16 -radix binary} {/fpu_tb/fpu_top/sqrt_A_mantissa[9]} {-height 16 -radix binary} {/fpu_tb/fpu_top/sqrt_A_mantissa[8]} {-height 16 -radix binary} {/fpu_tb/fpu_top/sqrt_A_mantissa[7]} {-height 16 -radix binary} {/fpu_tb/fpu_top/sqrt_A_mantissa[6]} {-height 16 -radix binary} {/fpu_tb/fpu_top/sqrt_A_mantissa[5]} {-height 16 -radix binary} {/fpu_tb/fpu_top/sqrt_A_mantissa[4]} {-height 16 -radix binary} {/fpu_tb/fpu_top/sqrt_A_mantissa[3]} {-height 16 -radix binary} {/fpu_tb/fpu_top/sqrt_A_mantissa[2]} {-height 16 -radix binary} {/fpu_tb/fpu_top/sqrt_A_mantissa[1]} {-height 16 -radix binary} {/fpu_tb/fpu_top/sqrt_A_mantissa[0]} {-height 16 -radix binary}} /fpu_tb/fpu_top/sqrt_A_mantissa
add wave -noupdate -radix binary /fpu_tb/fpu_top/sqrt_A_exp
add wave -noupdate -radix binary /fpu_tb/fpu_top/sqrt_A_sign
add wave -noupdate /fpu_tb/fpu_top/sqrt_counter
TreeUpdate [SetDefaultTree]
WaveRestoreCursors {{Cursor 3} {3205 ns} 0}
quietly wave cursor active 1
configure wave -namecolwidth 245
configure wave -valuecolwidth 243
configure wave -justifyvalue left
configure wave -signalnamewidth 1
configure wave -snapdistance 10
configure wave -datasetprefix 0
configure wave -rowmargin 4
configure wave -childrowmargin 2
configure wave -gridoffset 0
configure wave -gridperiod 1
configure wave -griddelta 45
configure wave -timeline 0
configure wave -timelineunits us
update
WaveRestoreZoom {0 ns} {9434 ns}
