Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
-------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version     : Vivado v.2018.3 (lin64) Build 2405991 Thu Dec  6 23:36:41 MST 2018
| Date             : Wed Jan 12 04:12:50 2022
| Host             : koopa.ece.utexas.edu running 64-bit CentOS Linux release 7.9.2009 (Core)
| Command          : report_power -file /misc/scratch/zwei1/reports_Jan12/raw_designs/vtr_designs/verilog/koios/spmv_submodules/Big_Channel/post_synth_power.rpt
| Design           : Big_Channel
| Device           : xc7z020clg484-3
| Design State     : synthesized
| Grade            : extended
| Process          : typical
| Characterization : Production
-------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Power Report

Table of Contents
-----------------
1. Summary
1.1 On-Chip Components
1.2 Power Supply Summary
1.3 Confidence Level
2. Settings
2.1 Environment
2.2 Clock Constraints
3. Detailed Reports
3.1 By Hierarchy

1. Summary
----------

+--------------------------+--------------+
| Total On-Chip Power (mW) | 185.223      |
| Design Power Budget (mW) | Unspecified* |
| Power Budget Margin (mW) | NA           |
| Dynamic (mW)             | 81.466       |
| Device Static (mW)       | 103.757      |
| Effective TJA (C/W)      | 11.5         |
| Max Ambient (C)          | 97.9         |
| Junction Temperature (C) | 27.1         |
| Confidence Level         | Medium       |
| Setting File             | ---          |
| Simulation Activity File | ---          |
| Design Nets Matched      | NA           |
+--------------------------+--------------+
* Specify Design Power Budget using, set_operating_conditions -design_power_budget <value in Watts>


1.1 On-Chip Components
----------------------

+--------------------------+------------+----------+-----------+-----------------+
| On-Chip                  | Power (mW) | Used     | Available | Utilization (%) |
+--------------------------+------------+----------+-----------+-----------------+
| Clocks                   |    26.039  |        3 |       --- |             --- |
| Slice Logic              |    23.445  |    11649 |       --- |             --- |
|   LUT as Logic           |    16.263  |     3681 |     53200 |            6.92 |
|   CARRY4                 |     3.153  |      448 |     13300 |            3.37 |
|   LUT as Distributed RAM |     2.851  |     1024 |     17400 |            5.89 |
|   Register               |     1.178  |     4192 |    106400 |            3.94 |
|   Others                 |     0.000  |      384 |       --- |             --- |
| Signals                  |    31.982  |     7937 |       --- |             --- |
| Static Power             |   103.757  |          |           |                 |
| Total                    |   185.223  |          |           |                 |
+--------------------------+------------+----------+-----------+-----------------+


1.2 Power Supply Summary
------------------------

+-----------+-------------+-----------+-------------+------------+
| Source    | Voltage (V) | Total (A) | Dynamic (A) | Static (A) |
+-----------+-------------+-----------+-------------+------------+
| Vccint    |       1.000 |     0.089 |       0.081 |      0.008 |
| Vccaux    |       1.800 |     0.010 |       0.000 |      0.010 |
| Vcco33    |       3.300 |     0.000 |       0.000 |      0.000 |
| Vcco25    |       2.500 |     0.000 |       0.000 |      0.000 |
| Vcco18    |       1.800 |     0.000 |       0.000 |      0.000 |
| Vcco15    |       1.500 |     0.000 |       0.000 |      0.000 |
| Vcco135   |       1.350 |     0.000 |       0.000 |      0.000 |
| Vcco12    |       1.200 |     0.000 |       0.000 |      0.000 |
| Vccaux_io |       1.800 |     0.000 |       0.000 |      0.000 |
| Vccbram   |       1.000 |     0.000 |       0.000 |      0.000 |
| MGTAVcc   |       1.000 |     0.000 |       0.000 |      0.000 |
| MGTAVtt   |       1.200 |     0.000 |       0.000 |      0.000 |
| MGTVccaux |       1.800 |     0.000 |       0.000 |      0.000 |
| Vccpint   |       1.000 |     0.017 |       0.000 |      0.017 |
| Vccpaux   |       1.800 |     0.010 |       0.000 |      0.010 |
| Vccpll    |       1.800 |     0.003 |       0.000 |      0.003 |
| Vcco_ddr  |       1.500 |     0.000 |       0.000 |      0.000 |
| Vcco_mio0 |       1.800 |     0.000 |       0.000 |      0.000 |
| Vcco_mio1 |       1.800 |     0.000 |       0.000 |      0.000 |
| Vccadc    |       1.800 |     0.020 |       0.000 |      0.020 |
+-----------+-------------+-----------+-------------+------------+


1.3 Confidence Level
--------------------

+-----------------------------+------------+------------------------------------------------+------------------------------------------------------------------------------------------------------------+
| User Input Data             | Confidence | Details                                        | Action                                                                                                     |
+-----------------------------+------------+------------------------------------------------+------------------------------------------------------------------------------------------------------------+
| Design implementation state | Low        | Design is synthesized                          | Accuracy of the tool is not optimal until design is fully placed and routed                                |
| Clock nodes activity        | High       | User specified more than 95% of clocks         |                                                                                                            |
| I/O nodes activity          | High       | User specified more than 95% of inputs         |                                                                                                            |
| Internal nodes activity     | Medium     | User specified less than 25% of internal nodes | Provide missing internal nodes activity with simulation results or by editing the "By Resource Type" views |
| Device models               | High       | Device models are Production                   |                                                                                                            |
|                             |            |                                                |                                                                                                            |
| Overall confidence level    | Medium     |                                                |                                                                                                            |
+-----------------------------+------------+------------------------------------------------+------------------------------------------------------------------------------------------------------------+


2. Settings
-----------

2.1 Environment
---------------

+-----------------------+------------------------+
| Ambient Temp (C)      | 25.0                   |
| ThetaJA (C/W)         | 11.5                   |
| Airflow (LFM)         | 250                    |
| Heat Sink             | none                   |
| ThetaSA (C/W)         | 0.0                    |
| Board Selection       | medium (10"x10")       |
| # of Board Layers     | 8to11 (8 to 11 Layers) |
| Board Temperature (C) | 25.0                   |
+-----------------------+------------------------+


2.2 Clock Constraints
---------------------

+-------+--------+-----------------+
| Clock | Domain | Constraint (ns) |
+-------+--------+-----------------+
| clk   | clk    |            10.0 |
+-------+--------+-----------------+


3. Detailed Reports
-------------------

3.1 By Hierarchy
----------------

+---------------------+------------+
| Name                | Power (mW) |
+---------------------+------------+
| Big_Channel         |    81.466  |
|   CH_0              |     2.533  |
|     A0              |     1.451  |
|       fifo_addr_out |     0.432  |
|       fifo_data_out |     0.683  |
|     CH0             |     1.082  |
|       fifo_mult     |     0.374  |
|   CH_1              |     2.533  |
|     A0              |     1.451  |
|       fifo_addr_out |     0.432  |
|       fifo_data_out |     0.683  |
|     CH0             |     1.082  |
|       fifo_mult     |     0.374  |
|   CH_10             |     2.533  |
|     A0              |     1.451  |
|       fifo_addr_out |     0.432  |
|       fifo_data_out |     0.683  |
|     CH0             |     1.082  |
|       fifo_mult     |     0.374  |
|   CH_11             |     2.533  |
|     A0              |     1.451  |
|       fifo_addr_out |     0.432  |
|       fifo_data_out |     0.683  |
|     CH0             |     1.082  |
|       fifo_mult     |     0.374  |
|   CH_12             |     2.533  |
|     A0              |     1.451  |
|       fifo_addr_out |     0.432  |
|       fifo_data_out |     0.683  |
|     CH0             |     1.082  |
|       fifo_mult     |     0.374  |
|   CH_13             |     2.533  |
|     A0              |     1.451  |
|       fifo_addr_out |     0.432  |
|       fifo_data_out |     0.683  |
|     CH0             |     1.082  |
|       fifo_mult     |     0.374  |
|   CH_14             |     2.533  |
|     A0              |     1.451  |
|       fifo_addr_out |     0.432  |
|       fifo_data_out |     0.683  |
|     CH0             |     1.082  |
|       fifo_mult     |     0.374  |
|   CH_15             |     2.533  |
|     A0              |     1.451  |
|       fifo_addr_out |     0.432  |
|       fifo_data_out |     0.683  |
|     CH0             |     1.082  |
|       fifo_mult     |     0.374  |
|   CH_16             |     2.533  |
|     A0              |     1.451  |
|       fifo_addr_out |     0.432  |
|       fifo_data_out |     0.683  |
|     CH0             |     1.082  |
|       fifo_mult     |     0.374  |
|   CH_17             |     2.533  |
|     A0              |     1.451  |
|       fifo_addr_out |     0.432  |
|       fifo_data_out |     0.683  |
|     CH0             |     1.082  |
|       fifo_mult     |     0.374  |
|   CH_18             |     2.533  |
|     A0              |     1.451  |
|       fifo_addr_out |     0.432  |
|       fifo_data_out |     0.683  |
|     CH0             |     1.082  |
|       fifo_mult     |     0.374  |
|   CH_19             |     2.533  |
|     A0              |     1.451  |
|       fifo_addr_out |     0.432  |
|       fifo_data_out |     0.683  |
|     CH0             |     1.082  |
|       fifo_mult     |     0.374  |
|   CH_2              |     2.533  |
|     A0              |     1.451  |
|       fifo_addr_out |     0.432  |
|       fifo_data_out |     0.683  |
|     CH0             |     1.082  |
|       fifo_mult     |     0.374  |
|   CH_20             |     2.533  |
|     A0              |     1.451  |
|       fifo_addr_out |     0.432  |
|       fifo_data_out |     0.683  |
|     CH0             |     1.082  |
|       fifo_mult     |     0.374  |
|   CH_21             |     2.533  |
|     A0              |     1.451  |
|       fifo_addr_out |     0.432  |
|       fifo_data_out |     0.683  |
|     CH0             |     1.082  |
|       fifo_mult     |     0.374  |
|   CH_22             |     2.533  |
|     A0              |     1.451  |
|       fifo_addr_out |     0.432  |
|       fifo_data_out |     0.683  |
|     CH0             |     1.082  |
|       fifo_mult     |     0.374  |
|   CH_23             |     2.533  |
|     A0              |     1.451  |
|       fifo_addr_out |     0.432  |
|       fifo_data_out |     0.683  |
|     CH0             |     1.082  |
|       fifo_mult     |     0.374  |
|   CH_24             |     2.533  |
|     A0              |     1.451  |
|       fifo_addr_out |     0.432  |
|       fifo_data_out |     0.683  |
|     CH0             |     1.082  |
|       fifo_mult     |     0.374  |
|   CH_25             |     2.533  |
|     A0              |     1.451  |
|       fifo_addr_out |     0.432  |
|       fifo_data_out |     0.683  |
|     CH0             |     1.082  |
|       fifo_mult     |     0.374  |
|   CH_26             |     2.533  |
|     A0              |     1.451  |
|       fifo_addr_out |     0.432  |
|       fifo_data_out |     0.683  |
|     CH0             |     1.082  |
|       fifo_mult     |     0.374  |
|   CH_27             |     2.533  |
|     A0              |     1.451  |
|       fifo_addr_out |     0.432  |
|       fifo_data_out |     0.683  |
|     CH0             |     1.082  |
|       fifo_mult     |     0.374  |
|   CH_28             |     2.533  |
|     A0              |     1.451  |
|       fifo_addr_out |     0.432  |
|       fifo_data_out |     0.683  |
|     CH0             |     1.082  |
|       fifo_mult     |     0.374  |
|   CH_29             |     2.946  |
|     A0              |     1.864  |
|       fifo_addr_out |     0.432  |
|       fifo_data_out |     0.683  |
|     CH0             |     1.082  |
|       fifo_mult     |     0.374  |
|   CH_3              |     2.533  |
|     A0              |     1.451  |
|       fifo_addr_out |     0.432  |
|       fifo_data_out |     0.683  |
|     CH0             |     1.082  |
|       fifo_mult     |     0.374  |
|   CH_30             |     2.533  |
|     A0              |     1.451  |
|       fifo_addr_out |     0.432  |
|       fifo_data_out |     0.683  |
|     CH0             |     1.082  |
|       fifo_mult     |     0.374  |
|   CH_31             |     2.533  |
|     A0              |     1.451  |
|       fifo_addr_out |     0.432  |
|       fifo_data_out |     0.683  |
|     CH0             |     1.082  |
|       fifo_mult     |     0.374  |
|   CH_4              |     2.533  |
|     A0              |     1.451  |
|       fifo_addr_out |     0.432  |
|       fifo_data_out |     0.683  |
|     CH0             |     1.082  |
|       fifo_mult     |     0.374  |
|   CH_5              |     2.533  |
|     A0              |     1.451  |
|       fifo_addr_out |     0.432  |
|       fifo_data_out |     0.683  |
|     CH0             |     1.082  |
|       fifo_mult     |     0.374  |
|   CH_6              |     2.533  |
|     A0              |     1.451  |
|       fifo_addr_out |     0.432  |
|       fifo_data_out |     0.683  |
|     CH0             |     1.082  |
|       fifo_mult     |     0.374  |
|   CH_7              |     2.533  |
|     A0              |     1.451  |
|       fifo_addr_out |     0.432  |
|       fifo_data_out |     0.683  |
|     CH0             |     1.082  |
|       fifo_mult     |     0.374  |
|   CH_8              |     2.533  |
|     A0              |     1.451  |
|       fifo_addr_out |     0.432  |
|       fifo_data_out |     0.683  |
|     CH0             |     1.082  |
|       fifo_mult     |     0.374  |
|   CH_9              |     2.533  |
|     A0              |     1.451  |
|       fifo_addr_out |     0.432  |
|       fifo_data_out |     0.683  |
|     CH0             |     1.082  |
|       fifo_mult     |     0.374  |
+---------------------+------------+


