Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.
-------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version     : Vivado v.2024.2 (win64) Build 5239630 Fri Nov 08 22:35:27 MST 2024
| Date             : Thu Oct 23 18:17:04 2025
| Host             : DESKTOP-S4UD1KI running 64-bit major release  (build 9200)
| Command          : report_power -file top_wrapper_power_routed.rpt -pb top_wrapper_power_summary_routed.pb -rpx top_wrapper_power_routed.rpx
| Design           : top_wrapper
| Device           : xck26-sfvc784-2LV-c
| Design State     : routed
| Grade            : commercial
| Process          : typical
| Characterization : Production
-------------------------------------------------------------------------------------------------------------------------------------------------------

Power Report

Table of Contents
-----------------
1. Summary
1.1 On-Chip Components
1.2 Power Supply Summary
1.3 Confidence Level
2. Settings
2.1 Environment
2.2 Clock Constraints
3. Detailed Reports
3.1 By Hierarchy

1. Summary
----------

+--------------------------+--------------+
| Total On-Chip Power (W)  | 6.503        |
| Design Power Budget (W)  | Unspecified* |
| Power Budget Margin (W)  | NA           |
| Dynamic (W)              | 6.171        |
| Device Static (W)        | 0.332        |
| Effective TJA (C/W)      | 2.3          |
| Max Ambient (C)          | 69.9         |
| Junction Temperature (C) | 40.1         |
| Confidence Level         | Medium       |
| Setting File             | ---          |
| Simulation Activity File | ---          |
| Design Nets Matched      | NA           |
+--------------------------+--------------+
* Specify Design Power Budget using, set_operating_conditions -design_power_budget <value in Watts>


1.1 On-Chip Components
----------------------

+--------------------------+-----------+----------+-----------+-----------------+
| On-Chip                  | Power (W) | Used     | Available | Utilization (%) |
+--------------------------+-----------+----------+-----------+-----------------+
| Clocks                   |     0.722 |        7 |       --- |             --- |
| CLB Logic                |     0.561 |   177653 |       --- |             --- |
|   LUT as Logic           |     0.329 |    44024 |    117120 |           37.59 |
|   LUT as Shift Register  |     0.124 |     4311 |     57600 |            7.48 |
|   Register               |     0.070 |    98723 |    234240 |           42.15 |
|   LUT as Distributed RAM |     0.028 |     2752 |     57600 |            4.78 |
|   CARRY8                 |     0.011 |     1334 |     14640 |            9.11 |
|   Others                 |     0.000 |     5021 |       --- |             --- |
|   F7/F8 Muxes            |     0.000 |     2579 |    117120 |            2.20 |
| Signals                  |     1.062 |   158301 |       --- |             --- |
| Block RAM                |     0.085 |     67.5 |       144 |           46.88 |
| URAM                     |     0.337 |       50 |        64 |           78.13 |
| PLL                      |     0.056 |        1 |       --- |             --- |
| DSPs                     |     0.640 |      710 |      1248 |           56.89 |
| PS8                      |     2.708 |        1 |       --- |             --- |
| Static Power             |     0.332 |          |           |                 |
|   PS Static              |     0.000 |          |           |                 |
|   PL Static              |     0.332 |          |           |                 |
| Total                    |     6.503 |          |           |                 |
+--------------------------+-----------+----------+-----------+-----------------+


1.2 Power Supply Summary
------------------------

+-----------------+-------------+-----------+-------------+------------+-------------+-------------+------------+
| Source          | Voltage (V) | Total (A) | Dynamic (A) | Static (A) | Powerup (A) | Budget (A)  | Margin (A) |
+-----------------+-------------+-----------+-------------+------------+-------------+-------------+------------+
| Vccint          |       0.720 |     4.850 |       4.719 |      0.131 |       NA    | Unspecified | NA         |
| Vccint_io       |       0.850 |     0.038 |       0.000 |      0.038 |       NA    | Unspecified | NA         |
| Vccbram         |       0.850 |     0.016 |       0.013 |      0.003 |       NA    | Unspecified | NA         |
| Vccaux          |       1.800 |     0.103 |       0.030 |      0.073 |       NA    | Unspecified | NA         |
| Vccaux_io       |       1.800 |     0.031 |       0.000 |      0.031 |       NA    | Unspecified | NA         |
| Vcco33          |       3.300 |     0.000 |       0.000 |      0.000 |       NA    | Unspecified | NA         |
| Vcco25          |       2.500 |     0.000 |       0.000 |      0.000 |       NA    | Unspecified | NA         |
| Vcco18          |       1.800 |     0.000 |       0.000 |      0.000 |       NA    | Unspecified | NA         |
| Vcco15          |       1.500 |     0.000 |       0.000 |      0.000 |       NA    | Unspecified | NA         |
| Vcco135         |       1.350 |     0.000 |       0.000 |      0.000 |       NA    | Unspecified | NA         |
| Vcco12          |       1.200 |     0.000 |       0.000 |      0.000 |       NA    | Unspecified | NA         |
| Vcco10          |       1.000 |     0.000 |       0.000 |      0.000 |       NA    | Unspecified | NA         |
| Vccadc          |       1.800 |     0.008 |       0.000 |      0.008 |       NA    | Unspecified | NA         |
| VCC_PSINTFP     |       0.850 |     1.069 |       1.069 |      0.000 |       NA    | Unspecified | NA         |
| VCC_PSINTLP     |       0.850 |     0.245 |       0.245 |      0.000 |       NA    | Unspecified | NA         |
| VPS_MGTRAVCC    |       0.850 |     0.138 |       0.138 |      0.000 |       NA    | Unspecified | NA         |
| VCC_PSINTFP_DDR |       0.850 |     0.725 |       0.725 |      0.000 |       NA    | Unspecified | NA         |
| VCC_PSPLL       |       1.200 |     0.071 |       0.071 |      0.000 |       NA    | Unspecified | NA         |
| VPS_MGTRAVTT    |       1.800 |     0.033 |       0.033 |      0.000 |       NA    | Unspecified | NA         |
| VCCO_PSDDR_504  |       1.200 |     0.592 |       0.592 |      0.000 |       NA    | Unspecified | NA         |
| VCC_PSAUX       |       1.800 |     0.000 |       0.000 |      0.000 |       NA    | Unspecified | NA         |
| VCC_PSBATT      |       1.200 |     0.000 |       0.000 |      0.000 |       NA    | Unspecified | NA         |
| VCC_PSDDR_PLL   |       1.800 |     0.000 |       0.000 |      0.000 |       NA    | Unspecified | NA         |
| VCCO_PSIO0_500  |       1.800 |     0.001 |       0.001 |      0.000 |       NA    | Unspecified | NA         |
| VCCO_PSIO1_501  |       1.800 |     0.000 |       0.000 |      0.000 |       NA    | Unspecified | NA         |
| VCCO_PSIO2_502  |       1.800 |     0.000 |       0.000 |      0.000 |       NA    | Unspecified | NA         |
| VCCO_PSIO3_503  |       1.800 |     0.000 |       0.000 |      0.000 |       NA    | Unspecified | NA         |
| VCC_PSADC       |       1.800 |     0.000 |       0.000 |      0.000 |       NA    | Unspecified | NA         |
| MGTAVcc         |       0.900 |     0.000 |       0.000 |      0.000 |       NA    | Unspecified | NA         |
| MGTAVtt         |       1.200 |     0.000 |       0.000 |      0.000 |       NA    | Unspecified | NA         |
| MGTVccaux       |       1.800 |     0.000 |       0.000 |      0.000 |       NA    | Unspecified | NA         |
+-----------------+-------------+-----------+-------------+------------+-------------+-------------+------------+


1.3 Confidence Level
--------------------

+-----------------------------+------------+------------------------------------------------+------------------------------------------------------------------------------------------------------------+
| User Input Data             | Confidence | Details                                        | Action                                                                                                     |
+-----------------------------+------------+------------------------------------------------+------------------------------------------------------------------------------------------------------------+
| Design implementation state | High       | Design is routed                               |                                                                                                            |
| Clock nodes activity        | High       | User specified more than 95% of clocks         |                                                                                                            |
| I/O nodes activity          | High       | User specified more than 95% of inputs         |                                                                                                            |
| Internal nodes activity     | Medium     | User specified less than 25% of internal nodes | Provide missing internal nodes activity with simulation results or by editing the "By Resource Type" views |
| Device models               | High       | Device models are Production                   |                                                                                                            |
|                             |            |                                                |                                                                                                            |
| Overall confidence level    | Medium     |                                                |                                                                                                            |
+-----------------------------+------------+------------------------------------------------+------------------------------------------------------------------------------------------------------------+


2. Settings
-----------

2.1 Environment
---------------

+-----------------------+--------------------------+
| Ambient Temp (C)      | 25.0                     |
| ThetaJA (C/W)         | 2.3                      |
| Airflow (LFM)         | 250                      |
| Heat Sink             | medium (Medium Profile)  |
| ThetaSA (C/W)         | 5.5                      |
| Board Selection       | medium (10"x10")         |
| # of Board Layers     | 12to15 (12 to 15 Layers) |
| Board Temperature (C) | 25.0                     |
+-----------------------+--------------------------+


2.2 Clock Constraints
---------------------

+---------------------------+------------------------------------------------------------------------+-----------------+
| Clock                     | Domain                                                                 | Constraint (ns) |
+---------------------------+------------------------------------------------------------------------+-----------------+
| clk_dsp_top_dpu_clk_wiz_0 | top_i/hier_dpu/hier_dpu_clk/dpu_clk_wiz/inst/clk_dsp_top_dpu_clk_wiz_0 |             1.8 |
| clk_pl_0                  | top_i/zynq_ultra_ps_e/inst/pl_clk0                                     |            10.0 |
| clk_pl_0                  | top_i/zynq_ultra_ps_e/inst/pl_clk_unbuffered[0]                        |            10.0 |
| hier_dpu_GHP_CLK_O        | top_i/hier_dpu/hier_dpu_clk/dpu_clk_wiz/inst/clk_dpu                   |             3.6 |
+---------------------------+------------------------------------------------------------------------+-----------------+


3. Detailed Reports
-------------------

3.1 By Hierarchy
----------------

+---------------------+-----------+
| Name                | Power (W) |
+---------------------+-----------+
| top_wrapper         |     6.171 |
|   top_i             |     6.171 |
|     hier_dpu        |     3.461 |
|       DPUCZDX8G     |     3.405 |
|       hier_dpu_clk  |     0.056 |
|     zynq_ultra_ps_e |     2.710 |
|       inst          |     2.710 |
+---------------------+-----------+


