$comment
	File created using the following command:
		vcd file MI-CircuitosDigitais-Problema-2.msim.vcd -direction
$end
$date
	Wed Oct 04 01:45:12 2023
$end
$version
	ModelSim Version 10.5b
$end
$timescale
	1ps
$end

$scope module pbl_vlg_vec_tst $end
$var reg 6 ! at_in [5:0] $end
$var reg 1 " button_confirmation $end
$var reg 1 # clk $end
$var reg 2 $ hh1 [1:0] $end
$var reg 2 % hh2 [1:0] $end
$var wire 1 & m_col [4] $end
$var wire 1 ' m_col [3] $end
$var wire 1 ( m_col [2] $end
$var wire 1 ) m_col [1] $end
$var wire 1 * m_col [0] $end
$var wire 1 + m_line [6] $end
$var wire 1 , m_line [5] $end
$var wire 1 - m_line [4] $end
$var wire 1 . m_line [3] $end
$var wire 1 / m_line [2] $end
$var wire 1 0 m_line [1] $end
$var wire 1 1 m_line [0] $end
$var wire 1 2 out [34] $end
$var wire 1 3 out [33] $end
$var wire 1 4 out [32] $end
$var wire 1 5 out [31] $end
$var wire 1 6 out [30] $end
$var wire 1 7 out [29] $end
$var wire 1 8 out [28] $end
$var wire 1 9 out [27] $end
$var wire 1 : out [26] $end
$var wire 1 ; out [25] $end
$var wire 1 < out [24] $end
$var wire 1 = out [23] $end
$var wire 1 > out [22] $end
$var wire 1 ? out [21] $end
$var wire 1 @ out [20] $end
$var wire 1 A out [19] $end
$var wire 1 B out [18] $end
$var wire 1 C out [17] $end
$var wire 1 D out [16] $end
$var wire 1 E out [15] $end
$var wire 1 F out [14] $end
$var wire 1 G out [13] $end
$var wire 1 H out [12] $end
$var wire 1 I out [11] $end
$var wire 1 J out [10] $end
$var wire 1 K out [9] $end
$var wire 1 L out [8] $end
$var wire 1 M out [7] $end
$var wire 1 N out [6] $end
$var wire 1 O out [5] $end
$var wire 1 P out [4] $end
$var wire 1 Q out [3] $end
$var wire 1 R out [2] $end
$var wire 1 S out [1] $end
$var wire 1 T out [0] $end
$var wire 1 U out_7seg [7] $end
$var wire 1 V out_7seg [6] $end
$var wire 1 W out_7seg [5] $end
$var wire 1 X out_7seg [4] $end
$var wire 1 Y out_7seg [3] $end
$var wire 1 Z out_7seg [2] $end
$var wire 1 [ out_7seg [1] $end
$var wire 1 \ out_7seg [0] $end
$var wire 1 ] out_7seg_ac [3] $end
$var wire 1 ^ out_7seg_ac [2] $end
$var wire 1 _ out_7seg_ac [1] $end
$var wire 1 ` out_7seg_ac [0] $end
$var wire 1 a rgb_output [1] $end
$var wire 1 b rgb_output [0] $end

$scope module i1 $end
$var wire 1 c gnd $end
$var wire 1 d vcc $end
$var wire 1 e unknown $end
$var tri1 1 f devclrn $end
$var tri1 1 g devpor $end
$var tri1 1 h devoe $end
$var wire 1 i mux_3|gate_5|WideOr0~0_combout $end
$var wire 1 j clk~combout $end
$var wire 1 k div_1|ff_1|q~regout $end
$var wire 1 l count_2_bits_1|ff_2|q~regout $end
$var wire 1 m count_2_bits_1|ff_1|q~regout $end
$var wire 1 n mux_3|gate_5|WideOr0~1_combout $end
$var wire 1 o mux_3|gate_5|WideOr0~2_combout $end
$var wire 1 p mux_3|gate_5|WideOr0~3_combout $end
$var wire 1 q mod_input|gate_29|WideOr0~0_combout $end
$var wire 1 r mux_4|gate_5|WideOr0~0_combout $end
$var wire 1 s mux_4|gate_5|WideOr0~1_combout $end
$var wire 1 t comb_43|gate_43|WideAnd0~combout $end
$var wire 1 u mux_1|gate_5|WideOr0~0_combout $end
$var wire 1 v mux_1|gate_5|WideOr0~1_combout $end
$var wire 1 w mux_2|gate_5|WideOr0~0_combout $end
$var wire 1 x mux_2|gate_5|WideOr0~1_combout $end
$var wire 1 y decodificador_bcd_ex_1|gate_34|WideOr0~0_combout $end
$var wire 1 z decodificador_bcd_ex_1|gate_29|WideOr0~0_combout $end
$var wire 1 { decodificador_bcd_ex_1|gate_24|WideOr0~0_combout $end
$var wire 1 | mod_input|gate_29|WideOr0~1_combout $end
$var wire 1 } decodificador_bcd_ex_1|gate_24|WideOr0~1_combout $end
$var wire 1 ~ decodificador_bcd_ex_1|gate_19|WideOr0~0_combout $end
$var wire 1 !! decodificador_bcd_ex_1|gate_13|WideOr0~0_combout $end
$var wire 1 "! decodificador_bcd_ex_1|gate_8|WideOr0~0_combout $end
$var wire 1 #! decodificador_bcd_ex_1|gate_4|WideOr0~0_combout $end
$var wire 1 $! demux_button_confirmation|gate_3|WideAnd0~0_combout $end
$var wire 1 %! count_3_bits_1|ff_2|q~regout $end
$var wire 1 &! count_3_bits_1|ff_3|q~regout $end
$var wire 1 '! count_3_bits_1|ff_1|q~regout $end
$var wire 1 (! demux_col|gate_1|WideAnd0~0_combout $end
$var wire 1 )! demux_col|gate_1|WideAnd0~1 $end
$var wire 1 *! demux_col|gate_1|WideAnd0~2_combout $end
$var wire 1 +! demux_col|gate_1|WideAnd0~3_combout $end
$var wire 1 ,! demux_col|gate_1|WideAnd0~4_combout $end
$var wire 1 -! comb_43|gate_60|WideOr0~2_combout $end
$var wire 1 .! comb_43|gate_60|WideOr0~3_combout $end
$var wire 1 /! mux_1|gate_5|WideOr0~2_combout $end
$var wire 1 0! mod_input|gate_6|WideAnd0~0_combout $end
$var wire 1 1! comb_43|gate_60|WideOr0~0_combout $end
$var wire 1 2! comb_43|gate_60|WideOr0~1_combout $end
$var wire 1 3! comb_43|gate_63|WideOr0~1_combout $end
$var wire 1 4! comb_43|gate_63|WideOr0~2_combout $end
$var wire 1 5! comb_43|gate_63|WideOr0~0_combout $end
$var wire 1 6! button_confirmation~combout $end
$var wire 1 7! mod_input|gate_14|WideOr0~5_combout $end
$var wire 1 8! comb_43|gate_50|WideOr0~0_combout $end
$var wire 1 9! comb_44|gate_36|WideAnd0~3_combout $end
$var wire 1 :! comb_44|gate_36|WideAnd0 $end
$var wire 1 ;! reg_matriz_at_1|ff_35|q~regout $end
$var wire 1 <! mod_input|gate_14|WideOr0~1_combout $end
$var wire 1 =! mod_input|gate_14|WideOr0~0_combout $end
$var wire 1 >! mod_input|gate_14|WideOr0~2_combout $end
$var wire 1 ?! mod_input|gate_6|WideAnd0~combout $end
$var wire 1 @! mod_input|gate_14|WideOr0~3_combout $end
$var wire 1 A! mod_input|gate_14|WideOr0~4_combout $end
$var wire 1 B! mux_28|OUT~0_combout $end
$var wire 1 C! comb_44|gate_32|WideAnd0~6_combout $end
$var wire 1 D! comb_44|gate_32|WideAnd0~3_combout $end
$var wire 1 E! comb_44|gate_32|WideAnd0 $end
$var wire 1 F! reg_matriz_at_1|ff_31|q~regout $end
$var wire 1 G! mod_input|gate_45|WideOr0~3_combout $end
$var wire 1 H! mod_input|gate_45|WideOr0~4_combout $end
$var wire 1 I! mod_input|gate_45|WideOr0~2_combout $end
$var wire 1 J! mod_input|gate_45|WideOr0~6_combout $end
$var wire 1 K! mod_input|gate_45|WideOr0~10_combout $end
$var wire 1 L! mux_30|OUT~2_combout $end
$var wire 1 M! mod_input|gate_29|WideOr0~2_combout $end
$var wire 1 N! mod_input|gate_29|WideOr0~3_combout $end
$var wire 1 O! mod_input|gate_29|WideOr0~5_combout $end
$var wire 1 P! mod_input|gate_29|WideOr0~4_combout $end
$var wire 1 Q! mod_input|gate_29|WideOr0~6_combout $end
$var wire 1 R! mux_19|gate_11|WideOr0~0_combout $end
$var wire 1 S! mux_19|gate_11|WideOr0~1_combout $end
$var wire 1 T! comb_43|gate_64|WideOr0~2_combout $end
$var wire 1 U! comb_43|gate_64|WideOr0~3_combout $end
$var wire 1 V! comb_44|gate_34|WideAnd0 $end
$var wire 1 W! reg_matriz_at_1|ff_33|q~regout $end
$var wire 1 X! mux_29|OUT~2_combout $end
$var wire 1 Y! mux_13|gate_3|WideAnd0~0_combout $end
$var wire 1 Z! comb_44|gate_33|WideAnd0~6_combout $end
$var wire 1 [! comb_44|gate_33|WideAnd0~3_combout $end
$var wire 1 \! comb_44|gate_33|WideAnd0 $end
$var wire 1 ]! reg_matriz_at_1|ff_32|q~regout $end
$var wire 1 ^! comb_44|gate_35|WideAnd0 $end
$var wire 1 _! reg_matriz_at_1|ff_34|q~regout $end
$var wire 1 `! mux_19|gate_11|WideOr0~2_combout $end
$var wire 1 a! mux_19|gate_11|WideOr0~3_combout $end
$var wire 1 b! mux_19|gate_11|WideOr0~4_combout $end
$var wire 1 c! demux_button_confirmation|gate_2|WideAnd0~combout $end
$var wire 1 d! reg_matriz_po_1|ff_33|q~regout $end
$var wire 1 e! reg_matriz_po_1|ff_10|q~regout $end
$var wire 1 f! mux_27|OUT~0_combout $end
$var wire 1 g! preset_3|gate_4|S~0 $end
$var wire 1 h! reg_matriz_po_1|ff_31|q~regout $end
$var wire 1 i! mux_27|OUT~1_combout $end
$var wire 1 j! mux_27|OUT~2_combout $end
$var wire 1 k! mux_27|OUT~3_combout $end
$var wire 1 l! comb_44|gate_26|WideAnd0~3_combout $end
$var wire 1 m! comb_44|gate_29|WideAnd0 $end
$var wire 1 n! reg_matriz_at_1|ff_28|q~regout $end
$var wire 1 o! comb_44|gate_3|WideAnd0~0_combout $end
$var wire 1 p! mod_input|gate_40|WideAnd0~0_combout $end
$var wire 1 q! comb_43|gate_53|S~0_combout $end
$var wire 1 r! comb_43|gate_53|S~1_combout $end
$var wire 1 s! comb_43|gate_56|S~0_combout $end
$var wire 1 t! comb_43|gate_56|S~1_combout $end
$var wire 1 u! comb_43|gate_56|S~2_combout $end
$var wire 1 v! comb_44|gate_1|WideAnd0~0_combout $end
$var wire 1 w! comb_44|gate_27|WideAnd0 $end
$var wire 1 x! reg_matriz_at_1|ff_27|q~regout $end
$var wire 1 y! comb_44|gate_30|WideAnd0~3_combout $end
$var wire 1 z! comb_44|gate_30|WideAnd0 $end
$var wire 1 {! reg_matriz_at_1|ff_29|q~regout $end
$var wire 1 |! mux_18|gate_11|WideOr0~1_combout $end
$var wire 1 }! comb_44|gate_26|WideAnd0 $end
$var wire 1 ~! reg_matriz_at_1|ff_26|q~regout $end
$var wire 1 !" comb_44|gate_31|WideAnd0~3_combout $end
$var wire 1 "" comb_44|gate_31|WideAnd0 $end
$var wire 1 #" reg_matriz_at_1|ff_30|q~regout $end
$var wire 1 $" mux_18|gate_11|WideOr0~0_combout $end
$var wire 1 %" mux_18|gate_11|WideOr0~2_combout $end
$var wire 1 &" preset_6|gate_3|S~0 $end
$var wire 1 '" reg_matriz_po_1|ff_26|q~regout $end
$var wire 1 (" reg_matriz_po_1|ff_15|q~regout $end
$var wire 1 )" mux_26|OUT~0_combout $end
$var wire 1 *" reg_matriz_po_1|ff_30|q~regout $end
$var wire 1 +" mux_26|OUT~1_combout $end
$var wire 1 ," mux_26|OUT~2_combout $end
$var wire 1 -" reg_matriz_po_1|ff_25|q~regout $end
$var wire 1 ." mux_25|OUT~0_combout $end
$var wire 1 /" reg_matriz_po_1|ff_19|q~regout $end
$var wire 1 0" mux_25|OUT~1_combout $end
$var wire 1 1" mux_25|OUT~2_combout $end
$var wire 1 2" comb_44|gate_24|WideAnd0~3_combout $end
$var wire 1 3" comb_44|gate_24|WideAnd0 $end
$var wire 1 4" reg_matriz_at_1|ff_24|q~regout $end
$var wire 1 5" comb_44|gate_22|WideAnd0 $end
$var wire 1 6" reg_matriz_at_1|ff_22|q~regout $end
$var wire 1 7" mux_17|gate_11|WideOr0~1_combout $end
$var wire 1 8" comb_44|gate_21|WideAnd0~3_combout $end
$var wire 1 9" comb_44|gate_21|WideAnd0 $end
$var wire 1 :" reg_matriz_at_1|ff_21|q~regout $end
$var wire 1 ;" comb_44|gate_1|WideAnd0~1_combout $end
$var wire 1 <" comb_44|gate_25|WideAnd0 $end
$var wire 1 =" reg_matriz_at_1|ff_25|q~regout $end
$var wire 1 >" mux_17|gate_11|WideOr0~0_combout $end
$var wire 1 ?" comb_44|gate_23|WideAnd0 $end
$var wire 1 @" reg_matriz_at_1|ff_23|q~regout $end
$var wire 1 A" mux_17|gate_11|WideOr0~2_combout $end
$var wire 1 B" mux_25|OUT~3_combout $end
$var wire 1 C" comb_44|gate_19|WideAnd0 $end
$var wire 1 D" reg_matriz_at_1|ff_19|q~regout $end
$var wire 1 E" comb_44|gate_17|WideAnd0 $end
$var wire 1 F" reg_matriz_at_1|ff_17|q~regout $end
$var wire 1 G" mux_16|gate_11|WideOr0~1_combout $end
$var wire 1 H" comb_44|gate_20|WideAnd0~3_combout $end
$var wire 1 I" comb_44|gate_18|WideAnd0 $end
$var wire 1 J" reg_matriz_at_1|ff_18|q~regout $end
$var wire 1 K" comb_44|gate_20|WideAnd0 $end
$var wire 1 L" reg_matriz_at_1|ff_20|q~regout $end
$var wire 1 M" comb_44|gate_16|WideAnd0 $end
$var wire 1 N" reg_matriz_at_1|ff_16|q~regout $end
$var wire 1 O" mux_16|gate_11|WideOr0~0_combout $end
$var wire 1 P" mux_16|gate_11|WideOr0~2_combout $end
$var wire 1 Q" mux_24|OUT~0 $end
$var wire 1 R" mux_24|OUT~1_combout $end
$var wire 1 S" mux_24|OUT~2_combout $end
$var wire 1 T" reg_matriz_po_1|ff_14|q~regout $end
$var wire 1 U" reg_matriz_po_1|ff_17|q~regout $end
$var wire 1 V" mux_23|OUT~0_combout $end
$var wire 1 W" mux_23|OUT~1_combout $end
$var wire 1 X" mux_23|OUT~2_combout $end
$var wire 1 Y" comb_44|gate_11|WideAnd0 $end
$var wire 1 Z" reg_matriz_at_1|ff_11|q~regout $end
$var wire 1 [" comb_44|gate_15|WideAnd0 $end
$var wire 1 \" reg_matriz_at_1|ff_15|q~regout $end
$var wire 1 ]" mux_15|gate_11|WideOr0~0_combout $end
$var wire 1 ^" comb_44|gate_13|WideAnd0~3_combout $end
$var wire 1 _" comb_44|gate_13|WideAnd0 $end
$var wire 1 `" reg_matriz_at_1|ff_13|q~regout $end
$var wire 1 a" comb_44|gate_12|WideAnd0~3_combout $end
$var wire 1 b" comb_44|gate_12|WideAnd0 $end
$var wire 1 c" reg_matriz_at_1|ff_12|q~regout $end
$var wire 1 d" comb_44|gate_14|WideAnd0 $end
$var wire 1 e" reg_matriz_at_1|ff_14|q~regout $end
$var wire 1 f" mux_15|gate_11|WideOr0~1_combout $end
$var wire 1 g" mux_15|gate_11|WideOr0~2_combout $end
$var wire 1 h" mux_23|OUT~3_combout $end
$var wire 1 i" mux_22|OUT~0_combout $end
$var wire 1 j" mux_22|OUT~1_combout $end
$var wire 1 k" comb_44|gate_10|WideAnd0 $end
$var wire 1 l" reg_matriz_at_1|ff_10|q~regout $end
$var wire 1 m" comb_44|gate_6|WideAnd0 $end
$var wire 1 n" reg_matriz_at_1|ff_6|q~regout $end
$var wire 1 o" mux_14|gate_11|WideOr0~0_combout $end
$var wire 1 p" comb_44|gate_7|WideAnd0 $end
$var wire 1 q" reg_matriz_at_1|ff_7|q~regout $end
$var wire 1 r" comb_44|gate_9|WideAnd0 $end
$var wire 1 s" reg_matriz_at_1|ff_9|q~regout $end
$var wire 1 t" mux_14|gate_11|WideOr0~1_combout $end
$var wire 1 u" comb_44|gate_8|WideAnd0 $end
$var wire 1 v" reg_matriz_at_1|ff_8|q~regout $end
$var wire 1 w" mux_14|gate_11|WideOr0~2_combout $end
$var wire 1 x" mux_22|OUT~2_combout $end
$var wire 1 y" comb_44|gate_3|WideAnd0 $end
$var wire 1 z" reg_matriz_at_1|ff_3|q~regout $end
$var wire 1 {" comb_44|gate_2|WideAnd0~3_combout $end
$var wire 1 |" comb_44|gate_4|WideAnd0 $end
$var wire 1 }" reg_matriz_at_1|ff_4|q~regout $end
$var wire 1 ~" comb_44|gate_2|WideAnd0 $end
$var wire 1 !# reg_matriz_at_1|ff_2|q~regout $end
$var wire 1 "# mux_13|gate_11|WideOr0~1_combout $end
$var wire 1 ## comb_44|gate_5|WideAnd0~3_combout $end
$var wire 1 $# comb_44|gate_5|WideAnd0 $end
$var wire 1 %# reg_matriz_at_1|ff_5|q~regout $end
$var wire 1 &# comb_44|gate_1|WideAnd0 $end
$var wire 1 '# reg_matriz_at_1|ff_1|q~regout $end
$var wire 1 (# mux_13|gate_11|WideOr0~0_combout $end
$var wire 1 )# mux_13|gate_11|WideOr0~2_combout $end
$var wire 1 *# mux_21|OUT~0_combout $end
$var wire 1 +# mux_21|OUT~1_combout $end
$var wire 1 ,# mux_21|OUT~2_combout $end
$var wire 1 -# mux_21|OUT~3_combout $end
$var wire 1 .# rgb_input|gate_4|WideAnd0~4_combout $end
$var wire 1 /# rgb_input|gate_4|WideAnd0~3_combout $end
$var wire 1 0# rgb_input|gate_4|WideAnd0~5_combout $end
$var wire 1 1# rgb_input|gate_4|WideAnd0~6_combout $end
$var wire 1 2# mux_12|gate_11|WideOr0~2_combout $end
$var wire 1 3# mux_12|gate_11|WideOr0~0_combout $end
$var wire 1 4# mux_12|gate_11|WideOr0~1_combout $end
$var wire 1 5# rgb_input|gate_4|WideAnd0~7_combout $end
$var wire 1 6# mux_20|gate_3|WideAnd0~0_combout $end
$var wire 1 7# rgb_input|gate_4|WideAnd0~2_combout $end
$var wire 1 8# rgb_input|gate_4|WideAnd0~8_combout $end
$var wire 1 9# rgb_input|gate_4|WideAnd0~combout $end
$var wire 1 :# rgb_input|gate_3|S~2_combout $end
$var wire 1 ;# at_in~combout [5] $end
$var wire 1 <# at_in~combout [4] $end
$var wire 1 =# at_in~combout [3] $end
$var wire 1 ># at_in~combout [2] $end
$var wire 1 ?# at_in~combout [1] $end
$var wire 1 @# at_in~combout [0] $end
$var wire 1 A# hh1~combout [1] $end
$var wire 1 B# hh1~combout [0] $end
$var wire 1 C# hh2~combout [1] $end
$var wire 1 D# hh2~combout [0] $end
$upscope $end
$upscope $end
$enddefinitions $end
#0
$dumpvars
b0 !
1"
0#
b10 $
b0 %
0*
0)
0(
0'
1&
11
10
1/
1.
1-
1,
1+
1T
1S
1R
1Q
1P
1O
1N
1M
1L
1K
1J
1I
1H
1G
1F
1E
1D
1C
1B
1A
1@
1?
1>
1=
1<
1;
1:
19
18
17
16
15
14
13
12
1\
0[
0Z
0Y
1X
0W
0V
0U
1`
0_
0^
0]
0b
0a
0c
1d
xe
1f
1g
1h
1i
0j
0k
0l
0m
1n
0o
1p
0q
0r
0s
0t
0u
1v
0w
0x
0y
0z
0{
1|
0}
1~
0!!
0"!
0#!
1$!
0%!
0&!
0'!
0(!
0)!
0*!
0+!
1,!
0-!
0.!
1/!
00!
11!
02!
13!
14!
05!
16!
17!
08!
09!
0:!
0;!
0<!
1=!
0>!
0?!
0@!
0A!
0B!
0C!
0D!
0E!
0F!
0G!
1H!
0I!
0J!
0K!
0L!
0M!
0N!
0O!
0P!
0Q!
1R!
1S!
0T!
0U!
0V!
0W!
0X!
0Y!
1Z!
0[!
0\!
0]!
0^!
0_!
0`!
0a!
1b!
1c!
0d!
0e!
1f!
0g!
0h!
1i!
1j!
1k!
0l!
0m!
0n!
0o!
1p!
0q!
0r!
0s!
0t!
0u!
1v!
0w!
0x!
1y!
0z!
0{!
0|!
0}!
0~!
0!"
0""
0#"
1$"
1%"
0&"
0'"
0("
1)"
0*"
1+"
1,"
0-"
1."
0/"
10"
11"
02"
03"
04"
05"
06"
07"
08"
09"
0:"
1;"
0<"
0="
1>"
0?"
0@"
1A"
1B"
0C"
0D"
0E"
0F"
0G"
0H"
0I"
0J"
0K"
0L"
0M"
0N"
1O"
1P"
1Q"
1R"
1S"
0T"
0U"
0V"
1W"
1X"
0Y"
0Z"
0["
0\"
1]"
0^"
0_"
0`"
0a"
0b"
0c"
0d"
0e"
0f"
1g"
1h"
1i"
1j"
0k"
0l"
0m"
0n"
1o"
0p"
0q"
0r"
0s"
0t"
0u"
0v"
1w"
1x"
0y"
0z"
1{"
0|"
0}"
0~"
0!#
0"#
0##
0$#
0%#
1&#
0'#
1(#
1)#
1*#
1+#
1,#
1-#
1.#
0/#
10#
11#
12#
03#
14#
15#
06#
17#
08#
09#
0:#
0@#
0?#
0>#
0=#
0<#
0;#
0B#
1A#
0D#
0C#
$end
#10000
1#
0"
1j
06!
1:#
0;"
0Z!
0&#
0{"
0y!
1a
#20000
b1 !
0#
1"
1@#
0j
16!
1T!
1N!
1J!
0H!
1G!
1@!
0=!
1{
0:#
1;"
1Z!
1U!
1I!
1&#
1{"
1!"
0a
0v!
1K!
1~"
0&#
1L!
1`!
0R!
1"#
1t"
1f"
1G"
17"
1|!
1a!
0(#
0o"
0]"
0O"
0>"
0$"
0S!
1!#
1'#
1k
0"#
02
03
0)#
0-#
0+
#30000
1#
1j
#40000
b11 !
b10 !
0#
0@#
1?#
0j
0~"
12"
0!"
0T!
0N!
0J!
0G!
0@!
1=!
0{
0p!
1O!
15!
0U!
0I!
1Q!
0;"
1o!
1C!
1v!
0K!
16#
1X!
1D!
1y"
07#
01#
0.#
0L!
1"#
1V"
0W"
0V"
0."
0`!
1Y!
1)#
0X"
1W"
0"#
0t"
0f"
0G"
07"
0|!
0a!
11#
1-#
1X"
1+
1z"
0k
0)#
04
01#
0-#
0+
1'!
1m
0,!
1+!
0v
0n
1!!
0~
1z
0p
0&
1'
0!!
0z
1y
1W
0X
1Z
0W
0Z
1[
#50000
1#
1j
#60000
b11 !
1@#
1|"
02"
1[!
1T!
1N!
1H!
1G!
0D!
0=!
1{
1U!
1I!
0v!
1K!
0y"
11#
1.#
1L!
1V"
00"
1."
1`!
0Y!
01"
10"
1"#
1t"
1f"
1G"
17"
1|!
1a!
0w"
0g"
0P"
0A"
0%"
0b!
0B"
11"
1)#
1w"
1g"
1P"
1A"
1%"
1b!
01#
0x"
17#
0h"
0S"
0,"
0k!
1B"
11#
1-#
1x"
07#
1h"
1S"
1,"
1k!
0/
0,
0-
0.
00
01
1/
1+
1,
1-
1.
10
11
1}"
0"#
05
0)#
0-#
0+
#70000
b1 !
0#
b0 !
0@#
0?#
0j
0|"
1y!
0[!
0T!
0N!
0G!
1D!
1=!
0{
1p!
0O!
05!
0U!
0I!
0Q!
1;"
0o!
0C!
1v!
0K!
06#
0X!
0D!
1&#
17#
01#
0L!
0V"
0`!
1R!
0t"
0f"
0G"
07"
0|!
0a!
1o"
1]"
1O"
1>"
1$"
1S!
1k
#80000
