
lab4_task_analog.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   00000198  08000000  08000000  00001000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         0000aca4  08000198  08000198  00001198  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       00000024  0800ae3c  0800ae3c  0000be3c  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  0800ae60  0800ae60  0000c07c  2**0
                  CONTENTS, READONLY
  4 .ARM          00000008  0800ae60  0800ae60  0000be60  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  5 .preinit_array 00000000  0800ae68  0800ae68  0000c07c  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  0800ae68  0800ae68  0000be68  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  7 .fini_array   00000004  0800ae6c  0800ae6c  0000be6c  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  8 .data         0000007c  20000000  0800ae70  0000c000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .bss          00000b5c  2000007c  0800aeec  0000c07c  2**2
                  ALLOC
 10 ._user_heap_stack 00000600  20000bd8  0800aeec  0000cbd8  2**0
                  ALLOC
 11 .ARM.attributes 00000030  00000000  00000000  0000c07c  2**0
                  CONTENTS, READONLY
 12 .debug_info   0001c34f  00000000  00000000  0000c0ac  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 13 .debug_abbrev 00004517  00000000  00000000  000283fb  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_aranges 000018f8  00000000  00000000  0002c918  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_rnglists 00001353  00000000  00000000  0002e210  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_macro  0001b3b9  00000000  00000000  0002f563  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_line   0001fbd7  00000000  00000000  0004a91c  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_str    000a351d  00000000  00000000  0006a4f3  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .comment      00000043  00000000  00000000  0010da10  2**0
                  CONTENTS, READONLY
 20 .debug_frame  00006d68  00000000  00000000  0010da54  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 21 .debug_line_str 00000061  00000000  00000000  001147bc  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

08000198 <__do_global_dtors_aux>:
 8000198:	b510      	push	{r4, lr}
 800019a:	4c05      	ldr	r4, [pc, #20]	@ (80001b0 <__do_global_dtors_aux+0x18>)
 800019c:	7823      	ldrb	r3, [r4, #0]
 800019e:	b933      	cbnz	r3, 80001ae <__do_global_dtors_aux+0x16>
 80001a0:	4b04      	ldr	r3, [pc, #16]	@ (80001b4 <__do_global_dtors_aux+0x1c>)
 80001a2:	b113      	cbz	r3, 80001aa <__do_global_dtors_aux+0x12>
 80001a4:	4804      	ldr	r0, [pc, #16]	@ (80001b8 <__do_global_dtors_aux+0x20>)
 80001a6:	f3af 8000 	nop.w
 80001aa:	2301      	movs	r3, #1
 80001ac:	7023      	strb	r3, [r4, #0]
 80001ae:	bd10      	pop	{r4, pc}
 80001b0:	2000007c 	.word	0x2000007c
 80001b4:	00000000 	.word	0x00000000
 80001b8:	0800ae24 	.word	0x0800ae24

080001bc <frame_dummy>:
 80001bc:	b508      	push	{r3, lr}
 80001be:	4b03      	ldr	r3, [pc, #12]	@ (80001cc <frame_dummy+0x10>)
 80001c0:	b11b      	cbz	r3, 80001ca <frame_dummy+0xe>
 80001c2:	4903      	ldr	r1, [pc, #12]	@ (80001d0 <frame_dummy+0x14>)
 80001c4:	4803      	ldr	r0, [pc, #12]	@ (80001d4 <frame_dummy+0x18>)
 80001c6:	f3af 8000 	nop.w
 80001ca:	bd08      	pop	{r3, pc}
 80001cc:	00000000 	.word	0x00000000
 80001d0:	20000080 	.word	0x20000080
 80001d4:	0800ae24 	.word	0x0800ae24

080001d8 <__aeabi_uldivmod>:
 80001d8:	b953      	cbnz	r3, 80001f0 <__aeabi_uldivmod+0x18>
 80001da:	b94a      	cbnz	r2, 80001f0 <__aeabi_uldivmod+0x18>
 80001dc:	2900      	cmp	r1, #0
 80001de:	bf08      	it	eq
 80001e0:	2800      	cmpeq	r0, #0
 80001e2:	bf1c      	itt	ne
 80001e4:	f04f 31ff 	movne.w	r1, #4294967295	@ 0xffffffff
 80001e8:	f04f 30ff 	movne.w	r0, #4294967295	@ 0xffffffff
 80001ec:	f000 b988 	b.w	8000500 <__aeabi_idiv0>
 80001f0:	f1ad 0c08 	sub.w	ip, sp, #8
 80001f4:	e96d ce04 	strd	ip, lr, [sp, #-16]!
 80001f8:	f000 f806 	bl	8000208 <__udivmoddi4>
 80001fc:	f8dd e004 	ldr.w	lr, [sp, #4]
 8000200:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 8000204:	b004      	add	sp, #16
 8000206:	4770      	bx	lr

08000208 <__udivmoddi4>:
 8000208:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 800020c:	9d08      	ldr	r5, [sp, #32]
 800020e:	468e      	mov	lr, r1
 8000210:	4604      	mov	r4, r0
 8000212:	4688      	mov	r8, r1
 8000214:	2b00      	cmp	r3, #0
 8000216:	d14a      	bne.n	80002ae <__udivmoddi4+0xa6>
 8000218:	428a      	cmp	r2, r1
 800021a:	4617      	mov	r7, r2
 800021c:	d962      	bls.n	80002e4 <__udivmoddi4+0xdc>
 800021e:	fab2 f682 	clz	r6, r2
 8000222:	b14e      	cbz	r6, 8000238 <__udivmoddi4+0x30>
 8000224:	f1c6 0320 	rsb	r3, r6, #32
 8000228:	fa01 f806 	lsl.w	r8, r1, r6
 800022c:	fa20 f303 	lsr.w	r3, r0, r3
 8000230:	40b7      	lsls	r7, r6
 8000232:	ea43 0808 	orr.w	r8, r3, r8
 8000236:	40b4      	lsls	r4, r6
 8000238:	ea4f 4e17 	mov.w	lr, r7, lsr #16
 800023c:	fa1f fc87 	uxth.w	ip, r7
 8000240:	fbb8 f1fe 	udiv	r1, r8, lr
 8000244:	0c23      	lsrs	r3, r4, #16
 8000246:	fb0e 8811 	mls	r8, lr, r1, r8
 800024a:	ea43 4308 	orr.w	r3, r3, r8, lsl #16
 800024e:	fb01 f20c 	mul.w	r2, r1, ip
 8000252:	429a      	cmp	r2, r3
 8000254:	d909      	bls.n	800026a <__udivmoddi4+0x62>
 8000256:	18fb      	adds	r3, r7, r3
 8000258:	f101 30ff 	add.w	r0, r1, #4294967295	@ 0xffffffff
 800025c:	f080 80ea 	bcs.w	8000434 <__udivmoddi4+0x22c>
 8000260:	429a      	cmp	r2, r3
 8000262:	f240 80e7 	bls.w	8000434 <__udivmoddi4+0x22c>
 8000266:	3902      	subs	r1, #2
 8000268:	443b      	add	r3, r7
 800026a:	1a9a      	subs	r2, r3, r2
 800026c:	b2a3      	uxth	r3, r4
 800026e:	fbb2 f0fe 	udiv	r0, r2, lr
 8000272:	fb0e 2210 	mls	r2, lr, r0, r2
 8000276:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 800027a:	fb00 fc0c 	mul.w	ip, r0, ip
 800027e:	459c      	cmp	ip, r3
 8000280:	d909      	bls.n	8000296 <__udivmoddi4+0x8e>
 8000282:	18fb      	adds	r3, r7, r3
 8000284:	f100 32ff 	add.w	r2, r0, #4294967295	@ 0xffffffff
 8000288:	f080 80d6 	bcs.w	8000438 <__udivmoddi4+0x230>
 800028c:	459c      	cmp	ip, r3
 800028e:	f240 80d3 	bls.w	8000438 <__udivmoddi4+0x230>
 8000292:	443b      	add	r3, r7
 8000294:	3802      	subs	r0, #2
 8000296:	ea40 4001 	orr.w	r0, r0, r1, lsl #16
 800029a:	eba3 030c 	sub.w	r3, r3, ip
 800029e:	2100      	movs	r1, #0
 80002a0:	b11d      	cbz	r5, 80002aa <__udivmoddi4+0xa2>
 80002a2:	40f3      	lsrs	r3, r6
 80002a4:	2200      	movs	r2, #0
 80002a6:	e9c5 3200 	strd	r3, r2, [r5]
 80002aa:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 80002ae:	428b      	cmp	r3, r1
 80002b0:	d905      	bls.n	80002be <__udivmoddi4+0xb6>
 80002b2:	b10d      	cbz	r5, 80002b8 <__udivmoddi4+0xb0>
 80002b4:	e9c5 0100 	strd	r0, r1, [r5]
 80002b8:	2100      	movs	r1, #0
 80002ba:	4608      	mov	r0, r1
 80002bc:	e7f5      	b.n	80002aa <__udivmoddi4+0xa2>
 80002be:	fab3 f183 	clz	r1, r3
 80002c2:	2900      	cmp	r1, #0
 80002c4:	d146      	bne.n	8000354 <__udivmoddi4+0x14c>
 80002c6:	4573      	cmp	r3, lr
 80002c8:	d302      	bcc.n	80002d0 <__udivmoddi4+0xc8>
 80002ca:	4282      	cmp	r2, r0
 80002cc:	f200 8105 	bhi.w	80004da <__udivmoddi4+0x2d2>
 80002d0:	1a84      	subs	r4, r0, r2
 80002d2:	eb6e 0203 	sbc.w	r2, lr, r3
 80002d6:	2001      	movs	r0, #1
 80002d8:	4690      	mov	r8, r2
 80002da:	2d00      	cmp	r5, #0
 80002dc:	d0e5      	beq.n	80002aa <__udivmoddi4+0xa2>
 80002de:	e9c5 4800 	strd	r4, r8, [r5]
 80002e2:	e7e2      	b.n	80002aa <__udivmoddi4+0xa2>
 80002e4:	2a00      	cmp	r2, #0
 80002e6:	f000 8090 	beq.w	800040a <__udivmoddi4+0x202>
 80002ea:	fab2 f682 	clz	r6, r2
 80002ee:	2e00      	cmp	r6, #0
 80002f0:	f040 80a4 	bne.w	800043c <__udivmoddi4+0x234>
 80002f4:	1a8a      	subs	r2, r1, r2
 80002f6:	0c03      	lsrs	r3, r0, #16
 80002f8:	ea4f 4e17 	mov.w	lr, r7, lsr #16
 80002fc:	b280      	uxth	r0, r0
 80002fe:	b2bc      	uxth	r4, r7
 8000300:	2101      	movs	r1, #1
 8000302:	fbb2 fcfe 	udiv	ip, r2, lr
 8000306:	fb0e 221c 	mls	r2, lr, ip, r2
 800030a:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 800030e:	fb04 f20c 	mul.w	r2, r4, ip
 8000312:	429a      	cmp	r2, r3
 8000314:	d907      	bls.n	8000326 <__udivmoddi4+0x11e>
 8000316:	18fb      	adds	r3, r7, r3
 8000318:	f10c 38ff 	add.w	r8, ip, #4294967295	@ 0xffffffff
 800031c:	d202      	bcs.n	8000324 <__udivmoddi4+0x11c>
 800031e:	429a      	cmp	r2, r3
 8000320:	f200 80e0 	bhi.w	80004e4 <__udivmoddi4+0x2dc>
 8000324:	46c4      	mov	ip, r8
 8000326:	1a9b      	subs	r3, r3, r2
 8000328:	fbb3 f2fe 	udiv	r2, r3, lr
 800032c:	fb0e 3312 	mls	r3, lr, r2, r3
 8000330:	ea40 4303 	orr.w	r3, r0, r3, lsl #16
 8000334:	fb02 f404 	mul.w	r4, r2, r4
 8000338:	429c      	cmp	r4, r3
 800033a:	d907      	bls.n	800034c <__udivmoddi4+0x144>
 800033c:	18fb      	adds	r3, r7, r3
 800033e:	f102 30ff 	add.w	r0, r2, #4294967295	@ 0xffffffff
 8000342:	d202      	bcs.n	800034a <__udivmoddi4+0x142>
 8000344:	429c      	cmp	r4, r3
 8000346:	f200 80ca 	bhi.w	80004de <__udivmoddi4+0x2d6>
 800034a:	4602      	mov	r2, r0
 800034c:	1b1b      	subs	r3, r3, r4
 800034e:	ea42 400c 	orr.w	r0, r2, ip, lsl #16
 8000352:	e7a5      	b.n	80002a0 <__udivmoddi4+0x98>
 8000354:	f1c1 0620 	rsb	r6, r1, #32
 8000358:	408b      	lsls	r3, r1
 800035a:	fa22 f706 	lsr.w	r7, r2, r6
 800035e:	431f      	orrs	r7, r3
 8000360:	fa0e f401 	lsl.w	r4, lr, r1
 8000364:	fa20 f306 	lsr.w	r3, r0, r6
 8000368:	fa2e fe06 	lsr.w	lr, lr, r6
 800036c:	ea4f 4917 	mov.w	r9, r7, lsr #16
 8000370:	4323      	orrs	r3, r4
 8000372:	fa00 f801 	lsl.w	r8, r0, r1
 8000376:	fa1f fc87 	uxth.w	ip, r7
 800037a:	fbbe f0f9 	udiv	r0, lr, r9
 800037e:	0c1c      	lsrs	r4, r3, #16
 8000380:	fb09 ee10 	mls	lr, r9, r0, lr
 8000384:	ea44 440e 	orr.w	r4, r4, lr, lsl #16
 8000388:	fb00 fe0c 	mul.w	lr, r0, ip
 800038c:	45a6      	cmp	lr, r4
 800038e:	fa02 f201 	lsl.w	r2, r2, r1
 8000392:	d909      	bls.n	80003a8 <__udivmoddi4+0x1a0>
 8000394:	193c      	adds	r4, r7, r4
 8000396:	f100 3aff 	add.w	sl, r0, #4294967295	@ 0xffffffff
 800039a:	f080 809c 	bcs.w	80004d6 <__udivmoddi4+0x2ce>
 800039e:	45a6      	cmp	lr, r4
 80003a0:	f240 8099 	bls.w	80004d6 <__udivmoddi4+0x2ce>
 80003a4:	3802      	subs	r0, #2
 80003a6:	443c      	add	r4, r7
 80003a8:	eba4 040e 	sub.w	r4, r4, lr
 80003ac:	fa1f fe83 	uxth.w	lr, r3
 80003b0:	fbb4 f3f9 	udiv	r3, r4, r9
 80003b4:	fb09 4413 	mls	r4, r9, r3, r4
 80003b8:	ea4e 4404 	orr.w	r4, lr, r4, lsl #16
 80003bc:	fb03 fc0c 	mul.w	ip, r3, ip
 80003c0:	45a4      	cmp	ip, r4
 80003c2:	d908      	bls.n	80003d6 <__udivmoddi4+0x1ce>
 80003c4:	193c      	adds	r4, r7, r4
 80003c6:	f103 3eff 	add.w	lr, r3, #4294967295	@ 0xffffffff
 80003ca:	f080 8082 	bcs.w	80004d2 <__udivmoddi4+0x2ca>
 80003ce:	45a4      	cmp	ip, r4
 80003d0:	d97f      	bls.n	80004d2 <__udivmoddi4+0x2ca>
 80003d2:	3b02      	subs	r3, #2
 80003d4:	443c      	add	r4, r7
 80003d6:	ea43 4000 	orr.w	r0, r3, r0, lsl #16
 80003da:	eba4 040c 	sub.w	r4, r4, ip
 80003de:	fba0 ec02 	umull	lr, ip, r0, r2
 80003e2:	4564      	cmp	r4, ip
 80003e4:	4673      	mov	r3, lr
 80003e6:	46e1      	mov	r9, ip
 80003e8:	d362      	bcc.n	80004b0 <__udivmoddi4+0x2a8>
 80003ea:	d05f      	beq.n	80004ac <__udivmoddi4+0x2a4>
 80003ec:	b15d      	cbz	r5, 8000406 <__udivmoddi4+0x1fe>
 80003ee:	ebb8 0203 	subs.w	r2, r8, r3
 80003f2:	eb64 0409 	sbc.w	r4, r4, r9
 80003f6:	fa04 f606 	lsl.w	r6, r4, r6
 80003fa:	fa22 f301 	lsr.w	r3, r2, r1
 80003fe:	431e      	orrs	r6, r3
 8000400:	40cc      	lsrs	r4, r1
 8000402:	e9c5 6400 	strd	r6, r4, [r5]
 8000406:	2100      	movs	r1, #0
 8000408:	e74f      	b.n	80002aa <__udivmoddi4+0xa2>
 800040a:	fbb1 fcf2 	udiv	ip, r1, r2
 800040e:	0c01      	lsrs	r1, r0, #16
 8000410:	ea41 410e 	orr.w	r1, r1, lr, lsl #16
 8000414:	b280      	uxth	r0, r0
 8000416:	ea40 4201 	orr.w	r2, r0, r1, lsl #16
 800041a:	463b      	mov	r3, r7
 800041c:	4638      	mov	r0, r7
 800041e:	463c      	mov	r4, r7
 8000420:	46b8      	mov	r8, r7
 8000422:	46be      	mov	lr, r7
 8000424:	2620      	movs	r6, #32
 8000426:	fbb1 f1f7 	udiv	r1, r1, r7
 800042a:	eba2 0208 	sub.w	r2, r2, r8
 800042e:	ea41 410c 	orr.w	r1, r1, ip, lsl #16
 8000432:	e766      	b.n	8000302 <__udivmoddi4+0xfa>
 8000434:	4601      	mov	r1, r0
 8000436:	e718      	b.n	800026a <__udivmoddi4+0x62>
 8000438:	4610      	mov	r0, r2
 800043a:	e72c      	b.n	8000296 <__udivmoddi4+0x8e>
 800043c:	f1c6 0220 	rsb	r2, r6, #32
 8000440:	fa2e f302 	lsr.w	r3, lr, r2
 8000444:	40b7      	lsls	r7, r6
 8000446:	40b1      	lsls	r1, r6
 8000448:	fa20 f202 	lsr.w	r2, r0, r2
 800044c:	ea4f 4e17 	mov.w	lr, r7, lsr #16
 8000450:	430a      	orrs	r2, r1
 8000452:	fbb3 f8fe 	udiv	r8, r3, lr
 8000456:	b2bc      	uxth	r4, r7
 8000458:	fb0e 3318 	mls	r3, lr, r8, r3
 800045c:	0c11      	lsrs	r1, r2, #16
 800045e:	ea41 4103 	orr.w	r1, r1, r3, lsl #16
 8000462:	fb08 f904 	mul.w	r9, r8, r4
 8000466:	40b0      	lsls	r0, r6
 8000468:	4589      	cmp	r9, r1
 800046a:	ea4f 4310 	mov.w	r3, r0, lsr #16
 800046e:	b280      	uxth	r0, r0
 8000470:	d93e      	bls.n	80004f0 <__udivmoddi4+0x2e8>
 8000472:	1879      	adds	r1, r7, r1
 8000474:	f108 3cff 	add.w	ip, r8, #4294967295	@ 0xffffffff
 8000478:	d201      	bcs.n	800047e <__udivmoddi4+0x276>
 800047a:	4589      	cmp	r9, r1
 800047c:	d81f      	bhi.n	80004be <__udivmoddi4+0x2b6>
 800047e:	eba1 0109 	sub.w	r1, r1, r9
 8000482:	fbb1 f9fe 	udiv	r9, r1, lr
 8000486:	fb09 f804 	mul.w	r8, r9, r4
 800048a:	fb0e 1119 	mls	r1, lr, r9, r1
 800048e:	b292      	uxth	r2, r2
 8000490:	ea42 4201 	orr.w	r2, r2, r1, lsl #16
 8000494:	4542      	cmp	r2, r8
 8000496:	d229      	bcs.n	80004ec <__udivmoddi4+0x2e4>
 8000498:	18ba      	adds	r2, r7, r2
 800049a:	f109 31ff 	add.w	r1, r9, #4294967295	@ 0xffffffff
 800049e:	d2c4      	bcs.n	800042a <__udivmoddi4+0x222>
 80004a0:	4542      	cmp	r2, r8
 80004a2:	d2c2      	bcs.n	800042a <__udivmoddi4+0x222>
 80004a4:	f1a9 0102 	sub.w	r1, r9, #2
 80004a8:	443a      	add	r2, r7
 80004aa:	e7be      	b.n	800042a <__udivmoddi4+0x222>
 80004ac:	45f0      	cmp	r8, lr
 80004ae:	d29d      	bcs.n	80003ec <__udivmoddi4+0x1e4>
 80004b0:	ebbe 0302 	subs.w	r3, lr, r2
 80004b4:	eb6c 0c07 	sbc.w	ip, ip, r7
 80004b8:	3801      	subs	r0, #1
 80004ba:	46e1      	mov	r9, ip
 80004bc:	e796      	b.n	80003ec <__udivmoddi4+0x1e4>
 80004be:	eba7 0909 	sub.w	r9, r7, r9
 80004c2:	4449      	add	r1, r9
 80004c4:	f1a8 0c02 	sub.w	ip, r8, #2
 80004c8:	fbb1 f9fe 	udiv	r9, r1, lr
 80004cc:	fb09 f804 	mul.w	r8, r9, r4
 80004d0:	e7db      	b.n	800048a <__udivmoddi4+0x282>
 80004d2:	4673      	mov	r3, lr
 80004d4:	e77f      	b.n	80003d6 <__udivmoddi4+0x1ce>
 80004d6:	4650      	mov	r0, sl
 80004d8:	e766      	b.n	80003a8 <__udivmoddi4+0x1a0>
 80004da:	4608      	mov	r0, r1
 80004dc:	e6fd      	b.n	80002da <__udivmoddi4+0xd2>
 80004de:	443b      	add	r3, r7
 80004e0:	3a02      	subs	r2, #2
 80004e2:	e733      	b.n	800034c <__udivmoddi4+0x144>
 80004e4:	f1ac 0c02 	sub.w	ip, ip, #2
 80004e8:	443b      	add	r3, r7
 80004ea:	e71c      	b.n	8000326 <__udivmoddi4+0x11e>
 80004ec:	4649      	mov	r1, r9
 80004ee:	e79c      	b.n	800042a <__udivmoddi4+0x222>
 80004f0:	eba1 0109 	sub.w	r1, r1, r9
 80004f4:	46c4      	mov	ip, r8
 80004f6:	fbb1 f9fe 	udiv	r9, r1, lr
 80004fa:	fb09 f804 	mul.w	r8, r9, r4
 80004fe:	e7c4      	b.n	800048a <__udivmoddi4+0x282>

08000500 <__aeabi_idiv0>:
 8000500:	4770      	bx	lr
 8000502:	bf00      	nop

08000504 <main>:
/**
  * @brief  The application entry point.
  * @retval int
  */
int main(void)
{
 8000504:	b580      	push	{r7, lr}
 8000506:	af00      	add	r7, sp, #0
  /* USER CODE END 1 */

  /* MCU Configuration--------------------------------------------------------*/

  /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
  HAL_Init();
 8000508:	f000 fee2 	bl	80012d0 <HAL_Init>

  /* USER CODE BEGIN Init */
  /* USER CODE END Init */

  /* Configure the system clock */
  SystemClock_Config();
 800050c:	f000 f832 	bl	8000574 <SystemClock_Config>

  /* Configure the peripherals common clocks */
  PeriphCommonClock_Config();
 8000510:	f000 f898 	bl	8000644 <PeriphCommonClock_Config>
  /* USER CODE BEGIN SysInit */

  /* USER CODE END SysInit */

  /* Initialize all configured peripherals */
  MX_GPIO_Init();
 8000514:	f000 fa92 	bl	8000a3c <MX_GPIO_Init>
  MX_DMA_Init();
 8000518:	f000 fa70 	bl	80009fc <MX_DMA_Init>
  MX_I2C1_Init();
 800051c:	f000 f920 	bl	8000760 <MX_I2C1_Init>
  MX_I2S2_Init();
 8000520:	f000 f94c 	bl	80007bc <MX_I2S2_Init>
  MX_I2S3_Init();
 8000524:	f000 f978 	bl	8000818 <MX_I2S3_Init>
  MX_SPI1_Init();
 8000528:	f000 f9a6 	bl	8000878 <MX_SPI1_Init>
  MX_USB_HOST_Init();
 800052c:	f00a f836 	bl	800a59c <MX_USB_HOST_Init>
  MX_TIM4_Init();
 8000530:	f000 f9d8 	bl	80008e4 <MX_TIM4_Init>
  MX_ADC1_Init();
 8000534:	f000 f8a6 	bl	8000684 <MX_ADC1_Init>
  /* USER CODE BEGIN 2 */
  HAL_TIM_PWM_Start(&htim4, TIM_CHANNEL_1);
 8000538:	2100      	movs	r1, #0
 800053a:	480b      	ldr	r0, [pc, #44]	@ (8000568 <main+0x64>)
 800053c:	f006 f958 	bl	80067f0 <HAL_TIM_PWM_Start>
  HAL_TIM_PWM_Start(&htim4, TIM_CHANNEL_2);
 8000540:	2104      	movs	r1, #4
 8000542:	4809      	ldr	r0, [pc, #36]	@ (8000568 <main+0x64>)
 8000544:	f006 f954 	bl	80067f0 <HAL_TIM_PWM_Start>
  HAL_TIM_PWM_Start(&htim4, TIM_CHANNEL_4);
 8000548:	210c      	movs	r1, #12
 800054a:	4807      	ldr	r0, [pc, #28]	@ (8000568 <main+0x64>)
 800054c:	f006 f950 	bl	80067f0 <HAL_TIM_PWM_Start>
//  HAL_ADC_Start(&hadc1);
  HAL_ADC_Start_IT(&hadc1);
 8000550:	4806      	ldr	r0, [pc, #24]	@ (800056c <main+0x68>)
 8000552:	f000 ff97 	bl	8001484 <HAL_ADC_Start_IT>
//  volatile HAL_StatusTypeDef adcPoolResult;

	HAL_ADC_Start_DMA(&hadc1, adcValue, 3);
 8000556:	2203      	movs	r2, #3
 8000558:	4905      	ldr	r1, [pc, #20]	@ (8000570 <main+0x6c>)
 800055a:	4804      	ldr	r0, [pc, #16]	@ (800056c <main+0x68>)
 800055c:	f001 f960 	bl	8001820 <HAL_ADC_Start_DMA>
  /* Infinite loop */
  /* USER CODE BEGIN WHILE */
  while (1)
  {
    /* USER CODE END WHILE */
    MX_USB_HOST_Process();
 8000560:	f00a f842 	bl	800a5e8 <MX_USB_HOST_Process>
 8000564:	e7fc      	b.n	8000560 <main+0x5c>
 8000566:	bf00      	nop
 8000568:	2000027c 	.word	0x2000027c
 800056c:	20000098 	.word	0x20000098
 8000570:	200002c4 	.word	0x200002c4

08000574 <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 8000574:	b580      	push	{r7, lr}
 8000576:	b094      	sub	sp, #80	@ 0x50
 8000578:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 800057a:	f107 0320 	add.w	r3, r7, #32
 800057e:	2230      	movs	r2, #48	@ 0x30
 8000580:	2100      	movs	r1, #0
 8000582:	4618      	mov	r0, r3
 8000584:	f00a fbc0 	bl	800ad08 <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 8000588:	f107 030c 	add.w	r3, r7, #12
 800058c:	2200      	movs	r2, #0
 800058e:	601a      	str	r2, [r3, #0]
 8000590:	605a      	str	r2, [r3, #4]
 8000592:	609a      	str	r2, [r3, #8]
 8000594:	60da      	str	r2, [r3, #12]
 8000596:	611a      	str	r2, [r3, #16]

  /** Configure the main internal regulator output voltage
  */
  __HAL_RCC_PWR_CLK_ENABLE();
 8000598:	2300      	movs	r3, #0
 800059a:	60bb      	str	r3, [r7, #8]
 800059c:	4b27      	ldr	r3, [pc, #156]	@ (800063c <SystemClock_Config+0xc8>)
 800059e:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80005a0:	4a26      	ldr	r2, [pc, #152]	@ (800063c <SystemClock_Config+0xc8>)
 80005a2:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 80005a6:	6413      	str	r3, [r2, #64]	@ 0x40
 80005a8:	4b24      	ldr	r3, [pc, #144]	@ (800063c <SystemClock_Config+0xc8>)
 80005aa:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80005ac:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 80005b0:	60bb      	str	r3, [r7, #8]
 80005b2:	68bb      	ldr	r3, [r7, #8]
  __HAL_PWR_VOLTAGESCALING_CONFIG(PWR_REGULATOR_VOLTAGE_SCALE1);
 80005b4:	2300      	movs	r3, #0
 80005b6:	607b      	str	r3, [r7, #4]
 80005b8:	4b21      	ldr	r3, [pc, #132]	@ (8000640 <SystemClock_Config+0xcc>)
 80005ba:	681b      	ldr	r3, [r3, #0]
 80005bc:	4a20      	ldr	r2, [pc, #128]	@ (8000640 <SystemClock_Config+0xcc>)
 80005be:	f443 4340 	orr.w	r3, r3, #49152	@ 0xc000
 80005c2:	6013      	str	r3, [r2, #0]
 80005c4:	4b1e      	ldr	r3, [pc, #120]	@ (8000640 <SystemClock_Config+0xcc>)
 80005c6:	681b      	ldr	r3, [r3, #0]
 80005c8:	f403 4340 	and.w	r3, r3, #49152	@ 0xc000
 80005cc:	607b      	str	r3, [r7, #4]
 80005ce:	687b      	ldr	r3, [r7, #4]

  /** Initializes the RCC Oscillators according to the specified parameters
  * in the RCC_OscInitTypeDef structure.
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSI;
 80005d0:	2302      	movs	r3, #2
 80005d2:	623b      	str	r3, [r7, #32]
  RCC_OscInitStruct.HSIState = RCC_HSI_ON;
 80005d4:	2301      	movs	r3, #1
 80005d6:	62fb      	str	r3, [r7, #44]	@ 0x2c
  RCC_OscInitStruct.HSICalibrationValue = RCC_HSICALIBRATION_DEFAULT;
 80005d8:	2310      	movs	r3, #16
 80005da:	633b      	str	r3, [r7, #48]	@ 0x30
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 80005dc:	2302      	movs	r3, #2
 80005de:	63bb      	str	r3, [r7, #56]	@ 0x38
  RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSI;
 80005e0:	2300      	movs	r3, #0
 80005e2:	63fb      	str	r3, [r7, #60]	@ 0x3c
  RCC_OscInitStruct.PLL.PLLM = 16;
 80005e4:	2310      	movs	r3, #16
 80005e6:	643b      	str	r3, [r7, #64]	@ 0x40
  RCC_OscInitStruct.PLL.PLLN = 192;
 80005e8:	23c0      	movs	r3, #192	@ 0xc0
 80005ea:	647b      	str	r3, [r7, #68]	@ 0x44
  RCC_OscInitStruct.PLL.PLLP = RCC_PLLP_DIV2;
 80005ec:	2302      	movs	r3, #2
 80005ee:	64bb      	str	r3, [r7, #72]	@ 0x48
  RCC_OscInitStruct.PLL.PLLQ = 4;
 80005f0:	2304      	movs	r3, #4
 80005f2:	64fb      	str	r3, [r7, #76]	@ 0x4c
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 80005f4:	f107 0320 	add.w	r3, r7, #32
 80005f8:	4618      	mov	r0, r3
 80005fa:	f005 f9f1 	bl	80059e0 <HAL_RCC_OscConfig>
 80005fe:	4603      	mov	r3, r0
 8000600:	2b00      	cmp	r3, #0
 8000602:	d001      	beq.n	8000608 <SystemClock_Config+0x94>
  {
    Error_Handler();
 8000604:	f000 fb3e 	bl	8000c84 <Error_Handler>
  }

  /** Initializes the CPU, AHB and APB buses clocks
  */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 8000608:	230f      	movs	r3, #15
 800060a:	60fb      	str	r3, [r7, #12]
                              |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_HSI;
 800060c:	2300      	movs	r3, #0
 800060e:	613b      	str	r3, [r7, #16]
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 8000610:	2300      	movs	r3, #0
 8000612:	617b      	str	r3, [r7, #20]
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV1;
 8000614:	2300      	movs	r3, #0
 8000616:	61bb      	str	r3, [r7, #24]
  RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV1;
 8000618:	2300      	movs	r3, #0
 800061a:	61fb      	str	r3, [r7, #28]

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_0) != HAL_OK)
 800061c:	f107 030c 	add.w	r3, r7, #12
 8000620:	2100      	movs	r1, #0
 8000622:	4618      	mov	r0, r3
 8000624:	f005 fc54 	bl	8005ed0 <HAL_RCC_ClockConfig>
 8000628:	4603      	mov	r3, r0
 800062a:	2b00      	cmp	r3, #0
 800062c:	d001      	beq.n	8000632 <SystemClock_Config+0xbe>
  {
    Error_Handler();
 800062e:	f000 fb29 	bl	8000c84 <Error_Handler>
  }
}
 8000632:	bf00      	nop
 8000634:	3750      	adds	r7, #80	@ 0x50
 8000636:	46bd      	mov	sp, r7
 8000638:	bd80      	pop	{r7, pc}
 800063a:	bf00      	nop
 800063c:	40023800 	.word	0x40023800
 8000640:	40007000 	.word	0x40007000

08000644 <PeriphCommonClock_Config>:
/**
  * @brief Peripherals Common Clock Configuration
  * @retval None
  */
void PeriphCommonClock_Config(void)
{
 8000644:	b580      	push	{r7, lr}
 8000646:	b086      	sub	sp, #24
 8000648:	af00      	add	r7, sp, #0
  RCC_PeriphCLKInitTypeDef PeriphClkInitStruct = {0};
 800064a:	463b      	mov	r3, r7
 800064c:	2200      	movs	r2, #0
 800064e:	601a      	str	r2, [r3, #0]
 8000650:	605a      	str	r2, [r3, #4]
 8000652:	609a      	str	r2, [r3, #8]
 8000654:	60da      	str	r2, [r3, #12]
 8000656:	611a      	str	r2, [r3, #16]
 8000658:	615a      	str	r2, [r3, #20]

  /** Initializes the peripherals clock
  */
  PeriphClkInitStruct.PeriphClockSelection = RCC_PERIPHCLK_I2S;
 800065a:	2301      	movs	r3, #1
 800065c:	603b      	str	r3, [r7, #0]
  PeriphClkInitStruct.PLLI2S.PLLI2SN = 192;
 800065e:	23c0      	movs	r3, #192	@ 0xc0
 8000660:	60bb      	str	r3, [r7, #8]
  PeriphClkInitStruct.PLLI2S.PLLI2SM = 16;
 8000662:	2310      	movs	r3, #16
 8000664:	607b      	str	r3, [r7, #4]
  PeriphClkInitStruct.PLLI2S.PLLI2SR = 2;
 8000666:	2302      	movs	r3, #2
 8000668:	60fb      	str	r3, [r7, #12]
  if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInitStruct) != HAL_OK)
 800066a:	463b      	mov	r3, r7
 800066c:	4618      	mov	r0, r3
 800066e:	f005 fe3b 	bl	80062e8 <HAL_RCCEx_PeriphCLKConfig>
 8000672:	4603      	mov	r3, r0
 8000674:	2b00      	cmp	r3, #0
 8000676:	d001      	beq.n	800067c <PeriphCommonClock_Config+0x38>
  {
    Error_Handler();
 8000678:	f000 fb04 	bl	8000c84 <Error_Handler>
  }
}
 800067c:	bf00      	nop
 800067e:	3718      	adds	r7, #24
 8000680:	46bd      	mov	sp, r7
 8000682:	bd80      	pop	{r7, pc}

08000684 <MX_ADC1_Init>:
  * @brief ADC1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_ADC1_Init(void)
{
 8000684:	b580      	push	{r7, lr}
 8000686:	b084      	sub	sp, #16
 8000688:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN ADC1_Init 0 */

  /* USER CODE END ADC1_Init 0 */

  ADC_ChannelConfTypeDef sConfig = {0};
 800068a:	463b      	mov	r3, r7
 800068c:	2200      	movs	r2, #0
 800068e:	601a      	str	r2, [r3, #0]
 8000690:	605a      	str	r2, [r3, #4]
 8000692:	609a      	str	r2, [r3, #8]
 8000694:	60da      	str	r2, [r3, #12]

  /* USER CODE END ADC1_Init 1 */

  /** Configure the global features of the ADC (Clock, Resolution, Data Alignment and number of conversion)
  */
  hadc1.Instance = ADC1;
 8000696:	4b2f      	ldr	r3, [pc, #188]	@ (8000754 <MX_ADC1_Init+0xd0>)
 8000698:	4a2f      	ldr	r2, [pc, #188]	@ (8000758 <MX_ADC1_Init+0xd4>)
 800069a:	601a      	str	r2, [r3, #0]
  hadc1.Init.ClockPrescaler = ADC_CLOCK_SYNC_PCLK_DIV8;
 800069c:	4b2d      	ldr	r3, [pc, #180]	@ (8000754 <MX_ADC1_Init+0xd0>)
 800069e:	f44f 3240 	mov.w	r2, #196608	@ 0x30000
 80006a2:	605a      	str	r2, [r3, #4]
  hadc1.Init.Resolution = ADC_RESOLUTION_12B;
 80006a4:	4b2b      	ldr	r3, [pc, #172]	@ (8000754 <MX_ADC1_Init+0xd0>)
 80006a6:	2200      	movs	r2, #0
 80006a8:	609a      	str	r2, [r3, #8]
  hadc1.Init.ScanConvMode = ENABLE;
 80006aa:	4b2a      	ldr	r3, [pc, #168]	@ (8000754 <MX_ADC1_Init+0xd0>)
 80006ac:	2201      	movs	r2, #1
 80006ae:	611a      	str	r2, [r3, #16]
  hadc1.Init.ContinuousConvMode = DISABLE;
 80006b0:	4b28      	ldr	r3, [pc, #160]	@ (8000754 <MX_ADC1_Init+0xd0>)
 80006b2:	2200      	movs	r2, #0
 80006b4:	761a      	strb	r2, [r3, #24]
  hadc1.Init.DiscontinuousConvMode = DISABLE;
 80006b6:	4b27      	ldr	r3, [pc, #156]	@ (8000754 <MX_ADC1_Init+0xd0>)
 80006b8:	2200      	movs	r2, #0
 80006ba:	f883 2020 	strb.w	r2, [r3, #32]
  hadc1.Init.ExternalTrigConvEdge = ADC_EXTERNALTRIGCONVEDGE_NONE;
 80006be:	4b25      	ldr	r3, [pc, #148]	@ (8000754 <MX_ADC1_Init+0xd0>)
 80006c0:	2200      	movs	r2, #0
 80006c2:	62da      	str	r2, [r3, #44]	@ 0x2c
  hadc1.Init.ExternalTrigConv = ADC_SOFTWARE_START;
 80006c4:	4b23      	ldr	r3, [pc, #140]	@ (8000754 <MX_ADC1_Init+0xd0>)
 80006c6:	4a25      	ldr	r2, [pc, #148]	@ (800075c <MX_ADC1_Init+0xd8>)
 80006c8:	629a      	str	r2, [r3, #40]	@ 0x28
  hadc1.Init.DataAlign = ADC_DATAALIGN_RIGHT;
 80006ca:	4b22      	ldr	r3, [pc, #136]	@ (8000754 <MX_ADC1_Init+0xd0>)
 80006cc:	2200      	movs	r2, #0
 80006ce:	60da      	str	r2, [r3, #12]
  hadc1.Init.NbrOfConversion = 3;
 80006d0:	4b20      	ldr	r3, [pc, #128]	@ (8000754 <MX_ADC1_Init+0xd0>)
 80006d2:	2203      	movs	r2, #3
 80006d4:	61da      	str	r2, [r3, #28]
  hadc1.Init.DMAContinuousRequests = DISABLE;
 80006d6:	4b1f      	ldr	r3, [pc, #124]	@ (8000754 <MX_ADC1_Init+0xd0>)
 80006d8:	2200      	movs	r2, #0
 80006da:	f883 2030 	strb.w	r2, [r3, #48]	@ 0x30
  hadc1.Init.EOCSelection = ADC_EOC_SEQ_CONV;
 80006de:	4b1d      	ldr	r3, [pc, #116]	@ (8000754 <MX_ADC1_Init+0xd0>)
 80006e0:	2200      	movs	r2, #0
 80006e2:	615a      	str	r2, [r3, #20]
  if (HAL_ADC_Init(&hadc1) != HAL_OK)
 80006e4:	481b      	ldr	r0, [pc, #108]	@ (8000754 <MX_ADC1_Init+0xd0>)
 80006e6:	f000 fe89 	bl	80013fc <HAL_ADC_Init>
 80006ea:	4603      	mov	r3, r0
 80006ec:	2b00      	cmp	r3, #0
 80006ee:	d001      	beq.n	80006f4 <MX_ADC1_Init+0x70>
  {
    Error_Handler();
 80006f0:	f000 fac8 	bl	8000c84 <Error_Handler>
  }

  /** Configure for the selected ADC regular channel its corresponding rank in the sequencer and its sample time.
  */
  sConfig.Channel = ADC_CHANNEL_1;
 80006f4:	2301      	movs	r3, #1
 80006f6:	603b      	str	r3, [r7, #0]
  sConfig.Rank = 1;
 80006f8:	2301      	movs	r3, #1
 80006fa:	607b      	str	r3, [r7, #4]
  sConfig.SamplingTime = ADC_SAMPLETIME_3CYCLES;
 80006fc:	2300      	movs	r3, #0
 80006fe:	60bb      	str	r3, [r7, #8]
  if (HAL_ADC_ConfigChannel(&hadc1, &sConfig) != HAL_OK)
 8000700:	463b      	mov	r3, r7
 8000702:	4619      	mov	r1, r3
 8000704:	4813      	ldr	r0, [pc, #76]	@ (8000754 <MX_ADC1_Init+0xd0>)
 8000706:	f001 f99d 	bl	8001a44 <HAL_ADC_ConfigChannel>
 800070a:	4603      	mov	r3, r0
 800070c:	2b00      	cmp	r3, #0
 800070e:	d001      	beq.n	8000714 <MX_ADC1_Init+0x90>
  {
    Error_Handler();
 8000710:	f000 fab8 	bl	8000c84 <Error_Handler>
  }

  /** Configure for the selected ADC regular channel its corresponding rank in the sequencer and its sample time.
  */
  sConfig.Channel = ADC_CHANNEL_2;
 8000714:	2302      	movs	r3, #2
 8000716:	603b      	str	r3, [r7, #0]
  sConfig.Rank = 2;
 8000718:	2302      	movs	r3, #2
 800071a:	607b      	str	r3, [r7, #4]
  if (HAL_ADC_ConfigChannel(&hadc1, &sConfig) != HAL_OK)
 800071c:	463b      	mov	r3, r7
 800071e:	4619      	mov	r1, r3
 8000720:	480c      	ldr	r0, [pc, #48]	@ (8000754 <MX_ADC1_Init+0xd0>)
 8000722:	f001 f98f 	bl	8001a44 <HAL_ADC_ConfigChannel>
 8000726:	4603      	mov	r3, r0
 8000728:	2b00      	cmp	r3, #0
 800072a:	d001      	beq.n	8000730 <MX_ADC1_Init+0xac>
  {
    Error_Handler();
 800072c:	f000 faaa 	bl	8000c84 <Error_Handler>
  }

  /** Configure for the selected ADC regular channel its corresponding rank in the sequencer and its sample time.
  */
  sConfig.Channel = ADC_CHANNEL_3;
 8000730:	2303      	movs	r3, #3
 8000732:	603b      	str	r3, [r7, #0]
  sConfig.Rank = 3;
 8000734:	2303      	movs	r3, #3
 8000736:	607b      	str	r3, [r7, #4]
  if (HAL_ADC_ConfigChannel(&hadc1, &sConfig) != HAL_OK)
 8000738:	463b      	mov	r3, r7
 800073a:	4619      	mov	r1, r3
 800073c:	4805      	ldr	r0, [pc, #20]	@ (8000754 <MX_ADC1_Init+0xd0>)
 800073e:	f001 f981 	bl	8001a44 <HAL_ADC_ConfigChannel>
 8000742:	4603      	mov	r3, r0
 8000744:	2b00      	cmp	r3, #0
 8000746:	d001      	beq.n	800074c <MX_ADC1_Init+0xc8>
  {
    Error_Handler();
 8000748:	f000 fa9c 	bl	8000c84 <Error_Handler>
  }
  /* USER CODE BEGIN ADC1_Init 2 */

  /* USER CODE END ADC1_Init 2 */

}
 800074c:	bf00      	nop
 800074e:	3710      	adds	r7, #16
 8000750:	46bd      	mov	sp, r7
 8000752:	bd80      	pop	{r7, pc}
 8000754:	20000098 	.word	0x20000098
 8000758:	40012000 	.word	0x40012000
 800075c:	0f000001 	.word	0x0f000001

08000760 <MX_I2C1_Init>:
  * @brief I2C1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_I2C1_Init(void)
{
 8000760:	b580      	push	{r7, lr}
 8000762:	af00      	add	r7, sp, #0
  /* USER CODE END I2C1_Init 0 */

  /* USER CODE BEGIN I2C1_Init 1 */

  /* USER CODE END I2C1_Init 1 */
  hi2c1.Instance = I2C1;
 8000764:	4b12      	ldr	r3, [pc, #72]	@ (80007b0 <MX_I2C1_Init+0x50>)
 8000766:	4a13      	ldr	r2, [pc, #76]	@ (80007b4 <MX_I2C1_Init+0x54>)
 8000768:	601a      	str	r2, [r3, #0]
  hi2c1.Init.ClockSpeed = 100000;
 800076a:	4b11      	ldr	r3, [pc, #68]	@ (80007b0 <MX_I2C1_Init+0x50>)
 800076c:	4a12      	ldr	r2, [pc, #72]	@ (80007b8 <MX_I2C1_Init+0x58>)
 800076e:	605a      	str	r2, [r3, #4]
  hi2c1.Init.DutyCycle = I2C_DUTYCYCLE_2;
 8000770:	4b0f      	ldr	r3, [pc, #60]	@ (80007b0 <MX_I2C1_Init+0x50>)
 8000772:	2200      	movs	r2, #0
 8000774:	609a      	str	r2, [r3, #8]
  hi2c1.Init.OwnAddress1 = 0;
 8000776:	4b0e      	ldr	r3, [pc, #56]	@ (80007b0 <MX_I2C1_Init+0x50>)
 8000778:	2200      	movs	r2, #0
 800077a:	60da      	str	r2, [r3, #12]
  hi2c1.Init.AddressingMode = I2C_ADDRESSINGMODE_7BIT;
 800077c:	4b0c      	ldr	r3, [pc, #48]	@ (80007b0 <MX_I2C1_Init+0x50>)
 800077e:	f44f 4280 	mov.w	r2, #16384	@ 0x4000
 8000782:	611a      	str	r2, [r3, #16]
  hi2c1.Init.DualAddressMode = I2C_DUALADDRESS_DISABLE;
 8000784:	4b0a      	ldr	r3, [pc, #40]	@ (80007b0 <MX_I2C1_Init+0x50>)
 8000786:	2200      	movs	r2, #0
 8000788:	615a      	str	r2, [r3, #20]
  hi2c1.Init.OwnAddress2 = 0;
 800078a:	4b09      	ldr	r3, [pc, #36]	@ (80007b0 <MX_I2C1_Init+0x50>)
 800078c:	2200      	movs	r2, #0
 800078e:	619a      	str	r2, [r3, #24]
  hi2c1.Init.GeneralCallMode = I2C_GENERALCALL_DISABLE;
 8000790:	4b07      	ldr	r3, [pc, #28]	@ (80007b0 <MX_I2C1_Init+0x50>)
 8000792:	2200      	movs	r2, #0
 8000794:	61da      	str	r2, [r3, #28]
  hi2c1.Init.NoStretchMode = I2C_NOSTRETCH_DISABLE;
 8000796:	4b06      	ldr	r3, [pc, #24]	@ (80007b0 <MX_I2C1_Init+0x50>)
 8000798:	2200      	movs	r2, #0
 800079a:	621a      	str	r2, [r3, #32]
  if (HAL_I2C_Init(&hi2c1) != HAL_OK)
 800079c:	4804      	ldr	r0, [pc, #16]	@ (80007b0 <MX_I2C1_Init+0x50>)
 800079e:	f004 fb3b 	bl	8004e18 <HAL_I2C_Init>
 80007a2:	4603      	mov	r3, r0
 80007a4:	2b00      	cmp	r3, #0
 80007a6:	d001      	beq.n	80007ac <MX_I2C1_Init+0x4c>
  {
    Error_Handler();
 80007a8:	f000 fa6c 	bl	8000c84 <Error_Handler>
  }
  /* USER CODE BEGIN I2C1_Init 2 */

  /* USER CODE END I2C1_Init 2 */

}
 80007ac:	bf00      	nop
 80007ae:	bd80      	pop	{r7, pc}
 80007b0:	20000140 	.word	0x20000140
 80007b4:	40005400 	.word	0x40005400
 80007b8:	000186a0 	.word	0x000186a0

080007bc <MX_I2S2_Init>:
  * @brief I2S2 Initialization Function
  * @param None
  * @retval None
  */
static void MX_I2S2_Init(void)
{
 80007bc:	b580      	push	{r7, lr}
 80007be:	af00      	add	r7, sp, #0
  /* USER CODE END I2S2_Init 0 */

  /* USER CODE BEGIN I2S2_Init 1 */

  /* USER CODE END I2S2_Init 1 */
  hi2s2.Instance = SPI2;
 80007c0:	4b12      	ldr	r3, [pc, #72]	@ (800080c <MX_I2S2_Init+0x50>)
 80007c2:	4a13      	ldr	r2, [pc, #76]	@ (8000810 <MX_I2S2_Init+0x54>)
 80007c4:	601a      	str	r2, [r3, #0]
  hi2s2.Init.Mode = I2S_MODE_MASTER_TX;
 80007c6:	4b11      	ldr	r3, [pc, #68]	@ (800080c <MX_I2S2_Init+0x50>)
 80007c8:	f44f 7200 	mov.w	r2, #512	@ 0x200
 80007cc:	605a      	str	r2, [r3, #4]
  hi2s2.Init.Standard = I2S_STANDARD_PHILIPS;
 80007ce:	4b0f      	ldr	r3, [pc, #60]	@ (800080c <MX_I2S2_Init+0x50>)
 80007d0:	2200      	movs	r2, #0
 80007d2:	609a      	str	r2, [r3, #8]
  hi2s2.Init.DataFormat = I2S_DATAFORMAT_16B;
 80007d4:	4b0d      	ldr	r3, [pc, #52]	@ (800080c <MX_I2S2_Init+0x50>)
 80007d6:	2200      	movs	r2, #0
 80007d8:	60da      	str	r2, [r3, #12]
  hi2s2.Init.MCLKOutput = I2S_MCLKOUTPUT_DISABLE;
 80007da:	4b0c      	ldr	r3, [pc, #48]	@ (800080c <MX_I2S2_Init+0x50>)
 80007dc:	2200      	movs	r2, #0
 80007de:	611a      	str	r2, [r3, #16]
  hi2s2.Init.AudioFreq = I2S_AUDIOFREQ_96K;
 80007e0:	4b0a      	ldr	r3, [pc, #40]	@ (800080c <MX_I2S2_Init+0x50>)
 80007e2:	4a0c      	ldr	r2, [pc, #48]	@ (8000814 <MX_I2S2_Init+0x58>)
 80007e4:	615a      	str	r2, [r3, #20]
  hi2s2.Init.CPOL = I2S_CPOL_LOW;
 80007e6:	4b09      	ldr	r3, [pc, #36]	@ (800080c <MX_I2S2_Init+0x50>)
 80007e8:	2200      	movs	r2, #0
 80007ea:	619a      	str	r2, [r3, #24]
  hi2s2.Init.ClockSource = I2S_CLOCK_PLL;
 80007ec:	4b07      	ldr	r3, [pc, #28]	@ (800080c <MX_I2S2_Init+0x50>)
 80007ee:	2200      	movs	r2, #0
 80007f0:	61da      	str	r2, [r3, #28]
  hi2s2.Init.FullDuplexMode = I2S_FULLDUPLEXMODE_ENABLE;
 80007f2:	4b06      	ldr	r3, [pc, #24]	@ (800080c <MX_I2S2_Init+0x50>)
 80007f4:	2201      	movs	r2, #1
 80007f6:	621a      	str	r2, [r3, #32]
  if (HAL_I2S_Init(&hi2s2) != HAL_OK)
 80007f8:	4804      	ldr	r0, [pc, #16]	@ (800080c <MX_I2S2_Init+0x50>)
 80007fa:	f004 fc51 	bl	80050a0 <HAL_I2S_Init>
 80007fe:	4603      	mov	r3, r0
 8000800:	2b00      	cmp	r3, #0
 8000802:	d001      	beq.n	8000808 <MX_I2S2_Init+0x4c>
  {
    Error_Handler();
 8000804:	f000 fa3e 	bl	8000c84 <Error_Handler>
  }
  /* USER CODE BEGIN I2S2_Init 2 */

  /* USER CODE END I2S2_Init 2 */

}
 8000808:	bf00      	nop
 800080a:	bd80      	pop	{r7, pc}
 800080c:	20000194 	.word	0x20000194
 8000810:	40003800 	.word	0x40003800
 8000814:	00017700 	.word	0x00017700

08000818 <MX_I2S3_Init>:
  * @brief I2S3 Initialization Function
  * @param None
  * @retval None
  */
static void MX_I2S3_Init(void)
{
 8000818:	b580      	push	{r7, lr}
 800081a:	af00      	add	r7, sp, #0
  /* USER CODE END I2S3_Init 0 */

  /* USER CODE BEGIN I2S3_Init 1 */

  /* USER CODE END I2S3_Init 1 */
  hi2s3.Instance = SPI3;
 800081c:	4b13      	ldr	r3, [pc, #76]	@ (800086c <MX_I2S3_Init+0x54>)
 800081e:	4a14      	ldr	r2, [pc, #80]	@ (8000870 <MX_I2S3_Init+0x58>)
 8000820:	601a      	str	r2, [r3, #0]
  hi2s3.Init.Mode = I2S_MODE_MASTER_TX;
 8000822:	4b12      	ldr	r3, [pc, #72]	@ (800086c <MX_I2S3_Init+0x54>)
 8000824:	f44f 7200 	mov.w	r2, #512	@ 0x200
 8000828:	605a      	str	r2, [r3, #4]
  hi2s3.Init.Standard = I2S_STANDARD_PHILIPS;
 800082a:	4b10      	ldr	r3, [pc, #64]	@ (800086c <MX_I2S3_Init+0x54>)
 800082c:	2200      	movs	r2, #0
 800082e:	609a      	str	r2, [r3, #8]
  hi2s3.Init.DataFormat = I2S_DATAFORMAT_16B;
 8000830:	4b0e      	ldr	r3, [pc, #56]	@ (800086c <MX_I2S3_Init+0x54>)
 8000832:	2200      	movs	r2, #0
 8000834:	60da      	str	r2, [r3, #12]
  hi2s3.Init.MCLKOutput = I2S_MCLKOUTPUT_ENABLE;
 8000836:	4b0d      	ldr	r3, [pc, #52]	@ (800086c <MX_I2S3_Init+0x54>)
 8000838:	f44f 7200 	mov.w	r2, #512	@ 0x200
 800083c:	611a      	str	r2, [r3, #16]
  hi2s3.Init.AudioFreq = I2S_AUDIOFREQ_96K;
 800083e:	4b0b      	ldr	r3, [pc, #44]	@ (800086c <MX_I2S3_Init+0x54>)
 8000840:	4a0c      	ldr	r2, [pc, #48]	@ (8000874 <MX_I2S3_Init+0x5c>)
 8000842:	615a      	str	r2, [r3, #20]
  hi2s3.Init.CPOL = I2S_CPOL_LOW;
 8000844:	4b09      	ldr	r3, [pc, #36]	@ (800086c <MX_I2S3_Init+0x54>)
 8000846:	2200      	movs	r2, #0
 8000848:	619a      	str	r2, [r3, #24]
  hi2s3.Init.ClockSource = I2S_CLOCK_PLL;
 800084a:	4b08      	ldr	r3, [pc, #32]	@ (800086c <MX_I2S3_Init+0x54>)
 800084c:	2200      	movs	r2, #0
 800084e:	61da      	str	r2, [r3, #28]
  hi2s3.Init.FullDuplexMode = I2S_FULLDUPLEXMODE_DISABLE;
 8000850:	4b06      	ldr	r3, [pc, #24]	@ (800086c <MX_I2S3_Init+0x54>)
 8000852:	2200      	movs	r2, #0
 8000854:	621a      	str	r2, [r3, #32]
  if (HAL_I2S_Init(&hi2s3) != HAL_OK)
 8000856:	4805      	ldr	r0, [pc, #20]	@ (800086c <MX_I2S3_Init+0x54>)
 8000858:	f004 fc22 	bl	80050a0 <HAL_I2S_Init>
 800085c:	4603      	mov	r3, r0
 800085e:	2b00      	cmp	r3, #0
 8000860:	d001      	beq.n	8000866 <MX_I2S3_Init+0x4e>
  {
    Error_Handler();
 8000862:	f000 fa0f 	bl	8000c84 <Error_Handler>
  }
  /* USER CODE BEGIN I2S3_Init 2 */

  /* USER CODE END I2S3_Init 2 */

}
 8000866:	bf00      	nop
 8000868:	bd80      	pop	{r7, pc}
 800086a:	bf00      	nop
 800086c:	200001dc 	.word	0x200001dc
 8000870:	40003c00 	.word	0x40003c00
 8000874:	00017700 	.word	0x00017700

08000878 <MX_SPI1_Init>:
  * @brief SPI1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_SPI1_Init(void)
{
 8000878:	b580      	push	{r7, lr}
 800087a:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN SPI1_Init 1 */

  /* USER CODE END SPI1_Init 1 */
  /* SPI1 parameter configuration*/
  hspi1.Instance = SPI1;
 800087c:	4b17      	ldr	r3, [pc, #92]	@ (80008dc <MX_SPI1_Init+0x64>)
 800087e:	4a18      	ldr	r2, [pc, #96]	@ (80008e0 <MX_SPI1_Init+0x68>)
 8000880:	601a      	str	r2, [r3, #0]
  hspi1.Init.Mode = SPI_MODE_MASTER;
 8000882:	4b16      	ldr	r3, [pc, #88]	@ (80008dc <MX_SPI1_Init+0x64>)
 8000884:	f44f 7282 	mov.w	r2, #260	@ 0x104
 8000888:	605a      	str	r2, [r3, #4]
  hspi1.Init.Direction = SPI_DIRECTION_2LINES;
 800088a:	4b14      	ldr	r3, [pc, #80]	@ (80008dc <MX_SPI1_Init+0x64>)
 800088c:	2200      	movs	r2, #0
 800088e:	609a      	str	r2, [r3, #8]
  hspi1.Init.DataSize = SPI_DATASIZE_8BIT;
 8000890:	4b12      	ldr	r3, [pc, #72]	@ (80008dc <MX_SPI1_Init+0x64>)
 8000892:	2200      	movs	r2, #0
 8000894:	60da      	str	r2, [r3, #12]
  hspi1.Init.CLKPolarity = SPI_POLARITY_LOW;
 8000896:	4b11      	ldr	r3, [pc, #68]	@ (80008dc <MX_SPI1_Init+0x64>)
 8000898:	2200      	movs	r2, #0
 800089a:	611a      	str	r2, [r3, #16]
  hspi1.Init.CLKPhase = SPI_PHASE_1EDGE;
 800089c:	4b0f      	ldr	r3, [pc, #60]	@ (80008dc <MX_SPI1_Init+0x64>)
 800089e:	2200      	movs	r2, #0
 80008a0:	615a      	str	r2, [r3, #20]
  hspi1.Init.NSS = SPI_NSS_SOFT;
 80008a2:	4b0e      	ldr	r3, [pc, #56]	@ (80008dc <MX_SPI1_Init+0x64>)
 80008a4:	f44f 7200 	mov.w	r2, #512	@ 0x200
 80008a8:	619a      	str	r2, [r3, #24]
  hspi1.Init.BaudRatePrescaler = SPI_BAUDRATEPRESCALER_2;
 80008aa:	4b0c      	ldr	r3, [pc, #48]	@ (80008dc <MX_SPI1_Init+0x64>)
 80008ac:	2200      	movs	r2, #0
 80008ae:	61da      	str	r2, [r3, #28]
  hspi1.Init.FirstBit = SPI_FIRSTBIT_MSB;
 80008b0:	4b0a      	ldr	r3, [pc, #40]	@ (80008dc <MX_SPI1_Init+0x64>)
 80008b2:	2200      	movs	r2, #0
 80008b4:	621a      	str	r2, [r3, #32]
  hspi1.Init.TIMode = SPI_TIMODE_DISABLE;
 80008b6:	4b09      	ldr	r3, [pc, #36]	@ (80008dc <MX_SPI1_Init+0x64>)
 80008b8:	2200      	movs	r2, #0
 80008ba:	625a      	str	r2, [r3, #36]	@ 0x24
  hspi1.Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 80008bc:	4b07      	ldr	r3, [pc, #28]	@ (80008dc <MX_SPI1_Init+0x64>)
 80008be:	2200      	movs	r2, #0
 80008c0:	629a      	str	r2, [r3, #40]	@ 0x28
  hspi1.Init.CRCPolynomial = 10;
 80008c2:	4b06      	ldr	r3, [pc, #24]	@ (80008dc <MX_SPI1_Init+0x64>)
 80008c4:	220a      	movs	r2, #10
 80008c6:	62da      	str	r2, [r3, #44]	@ 0x2c
  if (HAL_SPI_Init(&hspi1) != HAL_OK)
 80008c8:	4804      	ldr	r0, [pc, #16]	@ (80008dc <MX_SPI1_Init+0x64>)
 80008ca:	f005 fe5f 	bl	800658c <HAL_SPI_Init>
 80008ce:	4603      	mov	r3, r0
 80008d0:	2b00      	cmp	r3, #0
 80008d2:	d001      	beq.n	80008d8 <MX_SPI1_Init+0x60>
  {
    Error_Handler();
 80008d4:	f000 f9d6 	bl	8000c84 <Error_Handler>
  }
  /* USER CODE BEGIN SPI1_Init 2 */

  /* USER CODE END SPI1_Init 2 */

}
 80008d8:	bf00      	nop
 80008da:	bd80      	pop	{r7, pc}
 80008dc:	20000224 	.word	0x20000224
 80008e0:	40013000 	.word	0x40013000

080008e4 <MX_TIM4_Init>:
  * @brief TIM4 Initialization Function
  * @param None
  * @retval None
  */
static void MX_TIM4_Init(void)
{
 80008e4:	b580      	push	{r7, lr}
 80008e6:	b08e      	sub	sp, #56	@ 0x38
 80008e8:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM4_Init 0 */

  /* USER CODE END TIM4_Init 0 */

  TIM_ClockConfigTypeDef sClockSourceConfig = {0};
 80008ea:	f107 0328 	add.w	r3, r7, #40	@ 0x28
 80008ee:	2200      	movs	r2, #0
 80008f0:	601a      	str	r2, [r3, #0]
 80008f2:	605a      	str	r2, [r3, #4]
 80008f4:	609a      	str	r2, [r3, #8]
 80008f6:	60da      	str	r2, [r3, #12]
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 80008f8:	f107 0320 	add.w	r3, r7, #32
 80008fc:	2200      	movs	r2, #0
 80008fe:	601a      	str	r2, [r3, #0]
 8000900:	605a      	str	r2, [r3, #4]
  TIM_OC_InitTypeDef sConfigOC = {0};
 8000902:	1d3b      	adds	r3, r7, #4
 8000904:	2200      	movs	r2, #0
 8000906:	601a      	str	r2, [r3, #0]
 8000908:	605a      	str	r2, [r3, #4]
 800090a:	609a      	str	r2, [r3, #8]
 800090c:	60da      	str	r2, [r3, #12]
 800090e:	611a      	str	r2, [r3, #16]
 8000910:	615a      	str	r2, [r3, #20]
 8000912:	619a      	str	r2, [r3, #24]

  /* USER CODE BEGIN TIM4_Init 1 */

  /* USER CODE END TIM4_Init 1 */
  htim4.Instance = TIM4;
 8000914:	4b37      	ldr	r3, [pc, #220]	@ (80009f4 <MX_TIM4_Init+0x110>)
 8000916:	4a38      	ldr	r2, [pc, #224]	@ (80009f8 <MX_TIM4_Init+0x114>)
 8000918:	601a      	str	r2, [r3, #0]
  htim4.Init.Prescaler = 100;
 800091a:	4b36      	ldr	r3, [pc, #216]	@ (80009f4 <MX_TIM4_Init+0x110>)
 800091c:	2264      	movs	r2, #100	@ 0x64
 800091e:	605a      	str	r2, [r3, #4]
  htim4.Init.CounterMode = TIM_COUNTERMODE_DOWN;
 8000920:	4b34      	ldr	r3, [pc, #208]	@ (80009f4 <MX_TIM4_Init+0x110>)
 8000922:	2210      	movs	r2, #16
 8000924:	609a      	str	r2, [r3, #8]
  htim4.Init.Period = 500;
 8000926:	4b33      	ldr	r3, [pc, #204]	@ (80009f4 <MX_TIM4_Init+0x110>)
 8000928:	f44f 72fa 	mov.w	r2, #500	@ 0x1f4
 800092c:	60da      	str	r2, [r3, #12]
  htim4.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 800092e:	4b31      	ldr	r3, [pc, #196]	@ (80009f4 <MX_TIM4_Init+0x110>)
 8000930:	2200      	movs	r2, #0
 8000932:	611a      	str	r2, [r3, #16]
  htim4.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 8000934:	4b2f      	ldr	r3, [pc, #188]	@ (80009f4 <MX_TIM4_Init+0x110>)
 8000936:	2200      	movs	r2, #0
 8000938:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim4) != HAL_OK)
 800093a:	482e      	ldr	r0, [pc, #184]	@ (80009f4 <MX_TIM4_Init+0x110>)
 800093c:	f005 feaf 	bl	800669e <HAL_TIM_Base_Init>
 8000940:	4603      	mov	r3, r0
 8000942:	2b00      	cmp	r3, #0
 8000944:	d001      	beq.n	800094a <MX_TIM4_Init+0x66>
  {
    Error_Handler();
 8000946:	f000 f99d 	bl	8000c84 <Error_Handler>
  }
  sClockSourceConfig.ClockSource = TIM_CLOCKSOURCE_INTERNAL;
 800094a:	f44f 5380 	mov.w	r3, #4096	@ 0x1000
 800094e:	62bb      	str	r3, [r7, #40]	@ 0x28
  if (HAL_TIM_ConfigClockSource(&htim4, &sClockSourceConfig) != HAL_OK)
 8000950:	f107 0328 	add.w	r3, r7, #40	@ 0x28
 8000954:	4619      	mov	r1, r3
 8000956:	4827      	ldr	r0, [pc, #156]	@ (80009f4 <MX_TIM4_Init+0x110>)
 8000958:	f006 f8bc 	bl	8006ad4 <HAL_TIM_ConfigClockSource>
 800095c:	4603      	mov	r3, r0
 800095e:	2b00      	cmp	r3, #0
 8000960:	d001      	beq.n	8000966 <MX_TIM4_Init+0x82>
  {
    Error_Handler();
 8000962:	f000 f98f 	bl	8000c84 <Error_Handler>
  }
  if (HAL_TIM_PWM_Init(&htim4) != HAL_OK)
 8000966:	4823      	ldr	r0, [pc, #140]	@ (80009f4 <MX_TIM4_Init+0x110>)
 8000968:	f005 fee8 	bl	800673c <HAL_TIM_PWM_Init>
 800096c:	4603      	mov	r3, r0
 800096e:	2b00      	cmp	r3, #0
 8000970:	d001      	beq.n	8000976 <MX_TIM4_Init+0x92>
  {
    Error_Handler();
 8000972:	f000 f987 	bl	8000c84 <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 8000976:	2300      	movs	r3, #0
 8000978:	623b      	str	r3, [r7, #32]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 800097a:	2300      	movs	r3, #0
 800097c:	627b      	str	r3, [r7, #36]	@ 0x24
  if (HAL_TIMEx_MasterConfigSynchronization(&htim4, &sMasterConfig) != HAL_OK)
 800097e:	f107 0320 	add.w	r3, r7, #32
 8000982:	4619      	mov	r1, r3
 8000984:	481b      	ldr	r0, [pc, #108]	@ (80009f4 <MX_TIM4_Init+0x110>)
 8000986:	f006 fc3f 	bl	8007208 <HAL_TIMEx_MasterConfigSynchronization>
 800098a:	4603      	mov	r3, r0
 800098c:	2b00      	cmp	r3, #0
 800098e:	d001      	beq.n	8000994 <MX_TIM4_Init+0xb0>
  {
    Error_Handler();
 8000990:	f000 f978 	bl	8000c84 <Error_Handler>
  }
  sConfigOC.OCMode = TIM_OCMODE_PWM1;
 8000994:	2360      	movs	r3, #96	@ 0x60
 8000996:	607b      	str	r3, [r7, #4]
  sConfigOC.Pulse = 0;
 8000998:	2300      	movs	r3, #0
 800099a:	60bb      	str	r3, [r7, #8]
  sConfigOC.OCPolarity = TIM_OCPOLARITY_HIGH;
 800099c:	2300      	movs	r3, #0
 800099e:	60fb      	str	r3, [r7, #12]
  sConfigOC.OCFastMode = TIM_OCFAST_DISABLE;
 80009a0:	2300      	movs	r3, #0
 80009a2:	617b      	str	r3, [r7, #20]
  if (HAL_TIM_PWM_ConfigChannel(&htim4, &sConfigOC, TIM_CHANNEL_1) != HAL_OK)
 80009a4:	1d3b      	adds	r3, r7, #4
 80009a6:	2200      	movs	r2, #0
 80009a8:	4619      	mov	r1, r3
 80009aa:	4812      	ldr	r0, [pc, #72]	@ (80009f4 <MX_TIM4_Init+0x110>)
 80009ac:	f005 ffd0 	bl	8006950 <HAL_TIM_PWM_ConfigChannel>
 80009b0:	4603      	mov	r3, r0
 80009b2:	2b00      	cmp	r3, #0
 80009b4:	d001      	beq.n	80009ba <MX_TIM4_Init+0xd6>
  {
    Error_Handler();
 80009b6:	f000 f965 	bl	8000c84 <Error_Handler>
  }
  if (HAL_TIM_PWM_ConfigChannel(&htim4, &sConfigOC, TIM_CHANNEL_2) != HAL_OK)
 80009ba:	1d3b      	adds	r3, r7, #4
 80009bc:	2204      	movs	r2, #4
 80009be:	4619      	mov	r1, r3
 80009c0:	480c      	ldr	r0, [pc, #48]	@ (80009f4 <MX_TIM4_Init+0x110>)
 80009c2:	f005 ffc5 	bl	8006950 <HAL_TIM_PWM_ConfigChannel>
 80009c6:	4603      	mov	r3, r0
 80009c8:	2b00      	cmp	r3, #0
 80009ca:	d001      	beq.n	80009d0 <MX_TIM4_Init+0xec>
  {
    Error_Handler();
 80009cc:	f000 f95a 	bl	8000c84 <Error_Handler>
  }
  if (HAL_TIM_PWM_ConfigChannel(&htim4, &sConfigOC, TIM_CHANNEL_4) != HAL_OK)
 80009d0:	1d3b      	adds	r3, r7, #4
 80009d2:	220c      	movs	r2, #12
 80009d4:	4619      	mov	r1, r3
 80009d6:	4807      	ldr	r0, [pc, #28]	@ (80009f4 <MX_TIM4_Init+0x110>)
 80009d8:	f005 ffba 	bl	8006950 <HAL_TIM_PWM_ConfigChannel>
 80009dc:	4603      	mov	r3, r0
 80009de:	2b00      	cmp	r3, #0
 80009e0:	d001      	beq.n	80009e6 <MX_TIM4_Init+0x102>
  {
    Error_Handler();
 80009e2:	f000 f94f 	bl	8000c84 <Error_Handler>
  }
  /* USER CODE BEGIN TIM4_Init 2 */

  /* USER CODE END TIM4_Init 2 */
  HAL_TIM_MspPostInit(&htim4);
 80009e6:	4803      	ldr	r0, [pc, #12]	@ (80009f4 <MX_TIM4_Init+0x110>)
 80009e8:	f000 fb78 	bl	80010dc <HAL_TIM_MspPostInit>

}
 80009ec:	bf00      	nop
 80009ee:	3738      	adds	r7, #56	@ 0x38
 80009f0:	46bd      	mov	sp, r7
 80009f2:	bd80      	pop	{r7, pc}
 80009f4:	2000027c 	.word	0x2000027c
 80009f8:	40000800 	.word	0x40000800

080009fc <MX_DMA_Init>:

/**
  * Enable DMA controller clock
  */
static void MX_DMA_Init(void)
{
 80009fc:	b580      	push	{r7, lr}
 80009fe:	b082      	sub	sp, #8
 8000a00:	af00      	add	r7, sp, #0

  /* DMA controller clock enable */
  __HAL_RCC_DMA2_CLK_ENABLE();
 8000a02:	2300      	movs	r3, #0
 8000a04:	607b      	str	r3, [r7, #4]
 8000a06:	4b0c      	ldr	r3, [pc, #48]	@ (8000a38 <MX_DMA_Init+0x3c>)
 8000a08:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8000a0a:	4a0b      	ldr	r2, [pc, #44]	@ (8000a38 <MX_DMA_Init+0x3c>)
 8000a0c:	f443 0380 	orr.w	r3, r3, #4194304	@ 0x400000
 8000a10:	6313      	str	r3, [r2, #48]	@ 0x30
 8000a12:	4b09      	ldr	r3, [pc, #36]	@ (8000a38 <MX_DMA_Init+0x3c>)
 8000a14:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8000a16:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 8000a1a:	607b      	str	r3, [r7, #4]
 8000a1c:	687b      	ldr	r3, [r7, #4]

  /* DMA interrupt init */
  /* DMA2_Stream0_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(DMA2_Stream0_IRQn, 0, 0);
 8000a1e:	2200      	movs	r2, #0
 8000a20:	2100      	movs	r1, #0
 8000a22:	2038      	movs	r0, #56	@ 0x38
 8000a24:	f001 fba3 	bl	800216e <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(DMA2_Stream0_IRQn);
 8000a28:	2038      	movs	r0, #56	@ 0x38
 8000a2a:	f001 fbbc 	bl	80021a6 <HAL_NVIC_EnableIRQ>

}
 8000a2e:	bf00      	nop
 8000a30:	3708      	adds	r7, #8
 8000a32:	46bd      	mov	sp, r7
 8000a34:	bd80      	pop	{r7, pc}
 8000a36:	bf00      	nop
 8000a38:	40023800 	.word	0x40023800

08000a3c <MX_GPIO_Init>:
  * @brief GPIO Initialization Function
  * @param None
  * @retval None
  */
static void MX_GPIO_Init(void)
{
 8000a3c:	b580      	push	{r7, lr}
 8000a3e:	b08c      	sub	sp, #48	@ 0x30
 8000a40:	af00      	add	r7, sp, #0
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8000a42:	f107 031c 	add.w	r3, r7, #28
 8000a46:	2200      	movs	r2, #0
 8000a48:	601a      	str	r2, [r3, #0]
 8000a4a:	605a      	str	r2, [r3, #4]
 8000a4c:	609a      	str	r2, [r3, #8]
 8000a4e:	60da      	str	r2, [r3, #12]
 8000a50:	611a      	str	r2, [r3, #16]
  /* USER CODE BEGIN MX_GPIO_Init_1 */

  /* USER CODE END MX_GPIO_Init_1 */

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOE_CLK_ENABLE();
 8000a52:	2300      	movs	r3, #0
 8000a54:	61bb      	str	r3, [r7, #24]
 8000a56:	4b60      	ldr	r3, [pc, #384]	@ (8000bd8 <MX_GPIO_Init+0x19c>)
 8000a58:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8000a5a:	4a5f      	ldr	r2, [pc, #380]	@ (8000bd8 <MX_GPIO_Init+0x19c>)
 8000a5c:	f043 0310 	orr.w	r3, r3, #16
 8000a60:	6313      	str	r3, [r2, #48]	@ 0x30
 8000a62:	4b5d      	ldr	r3, [pc, #372]	@ (8000bd8 <MX_GPIO_Init+0x19c>)
 8000a64:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8000a66:	f003 0310 	and.w	r3, r3, #16
 8000a6a:	61bb      	str	r3, [r7, #24]
 8000a6c:	69bb      	ldr	r3, [r7, #24]
  __HAL_RCC_GPIOC_CLK_ENABLE();
 8000a6e:	2300      	movs	r3, #0
 8000a70:	617b      	str	r3, [r7, #20]
 8000a72:	4b59      	ldr	r3, [pc, #356]	@ (8000bd8 <MX_GPIO_Init+0x19c>)
 8000a74:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8000a76:	4a58      	ldr	r2, [pc, #352]	@ (8000bd8 <MX_GPIO_Init+0x19c>)
 8000a78:	f043 0304 	orr.w	r3, r3, #4
 8000a7c:	6313      	str	r3, [r2, #48]	@ 0x30
 8000a7e:	4b56      	ldr	r3, [pc, #344]	@ (8000bd8 <MX_GPIO_Init+0x19c>)
 8000a80:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8000a82:	f003 0304 	and.w	r3, r3, #4
 8000a86:	617b      	str	r3, [r7, #20]
 8000a88:	697b      	ldr	r3, [r7, #20]
  __HAL_RCC_GPIOH_CLK_ENABLE();
 8000a8a:	2300      	movs	r3, #0
 8000a8c:	613b      	str	r3, [r7, #16]
 8000a8e:	4b52      	ldr	r3, [pc, #328]	@ (8000bd8 <MX_GPIO_Init+0x19c>)
 8000a90:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8000a92:	4a51      	ldr	r2, [pc, #324]	@ (8000bd8 <MX_GPIO_Init+0x19c>)
 8000a94:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 8000a98:	6313      	str	r3, [r2, #48]	@ 0x30
 8000a9a:	4b4f      	ldr	r3, [pc, #316]	@ (8000bd8 <MX_GPIO_Init+0x19c>)
 8000a9c:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8000a9e:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8000aa2:	613b      	str	r3, [r7, #16]
 8000aa4:	693b      	ldr	r3, [r7, #16]
  __HAL_RCC_GPIOA_CLK_ENABLE();
 8000aa6:	2300      	movs	r3, #0
 8000aa8:	60fb      	str	r3, [r7, #12]
 8000aaa:	4b4b      	ldr	r3, [pc, #300]	@ (8000bd8 <MX_GPIO_Init+0x19c>)
 8000aac:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8000aae:	4a4a      	ldr	r2, [pc, #296]	@ (8000bd8 <MX_GPIO_Init+0x19c>)
 8000ab0:	f043 0301 	orr.w	r3, r3, #1
 8000ab4:	6313      	str	r3, [r2, #48]	@ 0x30
 8000ab6:	4b48      	ldr	r3, [pc, #288]	@ (8000bd8 <MX_GPIO_Init+0x19c>)
 8000ab8:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8000aba:	f003 0301 	and.w	r3, r3, #1
 8000abe:	60fb      	str	r3, [r7, #12]
 8000ac0:	68fb      	ldr	r3, [r7, #12]
  __HAL_RCC_GPIOB_CLK_ENABLE();
 8000ac2:	2300      	movs	r3, #0
 8000ac4:	60bb      	str	r3, [r7, #8]
 8000ac6:	4b44      	ldr	r3, [pc, #272]	@ (8000bd8 <MX_GPIO_Init+0x19c>)
 8000ac8:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8000aca:	4a43      	ldr	r2, [pc, #268]	@ (8000bd8 <MX_GPIO_Init+0x19c>)
 8000acc:	f043 0302 	orr.w	r3, r3, #2
 8000ad0:	6313      	str	r3, [r2, #48]	@ 0x30
 8000ad2:	4b41      	ldr	r3, [pc, #260]	@ (8000bd8 <MX_GPIO_Init+0x19c>)
 8000ad4:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8000ad6:	f003 0302 	and.w	r3, r3, #2
 8000ada:	60bb      	str	r3, [r7, #8]
 8000adc:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_GPIOD_CLK_ENABLE();
 8000ade:	2300      	movs	r3, #0
 8000ae0:	607b      	str	r3, [r7, #4]
 8000ae2:	4b3d      	ldr	r3, [pc, #244]	@ (8000bd8 <MX_GPIO_Init+0x19c>)
 8000ae4:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8000ae6:	4a3c      	ldr	r2, [pc, #240]	@ (8000bd8 <MX_GPIO_Init+0x19c>)
 8000ae8:	f043 0308 	orr.w	r3, r3, #8
 8000aec:	6313      	str	r3, [r2, #48]	@ 0x30
 8000aee:	4b3a      	ldr	r3, [pc, #232]	@ (8000bd8 <MX_GPIO_Init+0x19c>)
 8000af0:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8000af2:	f003 0308 	and.w	r3, r3, #8
 8000af6:	607b      	str	r3, [r7, #4]
 8000af8:	687b      	ldr	r3, [r7, #4]

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(CS_I2C_SPI_GPIO_Port, CS_I2C_SPI_Pin, GPIO_PIN_RESET);
 8000afa:	2200      	movs	r2, #0
 8000afc:	2108      	movs	r1, #8
 8000afe:	4837      	ldr	r0, [pc, #220]	@ (8000bdc <MX_GPIO_Init+0x1a0>)
 8000b00:	f002 f860 	bl	8002bc4 <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(OTG_FS_PowerSwitchOn_GPIO_Port, OTG_FS_PowerSwitchOn_Pin, GPIO_PIN_SET);
 8000b04:	2201      	movs	r2, #1
 8000b06:	2101      	movs	r1, #1
 8000b08:	4835      	ldr	r0, [pc, #212]	@ (8000be0 <MX_GPIO_Init+0x1a4>)
 8000b0a:	f002 f85b 	bl	8002bc4 <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(Audio_RST_GPIO_Port, Audio_RST_Pin, GPIO_PIN_RESET);
 8000b0e:	2200      	movs	r2, #0
 8000b10:	2110      	movs	r1, #16
 8000b12:	4834      	ldr	r0, [pc, #208]	@ (8000be4 <MX_GPIO_Init+0x1a8>)
 8000b14:	f002 f856 	bl	8002bc4 <HAL_GPIO_WritePin>

  /*Configure GPIO pin : DATA_Ready_Pin */
  GPIO_InitStruct.Pin = DATA_Ready_Pin;
 8000b18:	2304      	movs	r3, #4
 8000b1a:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 8000b1c:	2300      	movs	r3, #0
 8000b1e:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000b20:	2300      	movs	r3, #0
 8000b22:	627b      	str	r3, [r7, #36]	@ 0x24
  HAL_GPIO_Init(DATA_Ready_GPIO_Port, &GPIO_InitStruct);
 8000b24:	f107 031c 	add.w	r3, r7, #28
 8000b28:	4619      	mov	r1, r3
 8000b2a:	482c      	ldr	r0, [pc, #176]	@ (8000bdc <MX_GPIO_Init+0x1a0>)
 8000b2c:	f001 fec6 	bl	80028bc <HAL_GPIO_Init>

  /*Configure GPIO pin : CS_I2C_SPI_Pin */
  GPIO_InitStruct.Pin = CS_I2C_SPI_Pin;
 8000b30:	2308      	movs	r3, #8
 8000b32:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8000b34:	2301      	movs	r3, #1
 8000b36:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000b38:	2300      	movs	r3, #0
 8000b3a:	627b      	str	r3, [r7, #36]	@ 0x24
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8000b3c:	2300      	movs	r3, #0
 8000b3e:	62bb      	str	r3, [r7, #40]	@ 0x28
  HAL_GPIO_Init(CS_I2C_SPI_GPIO_Port, &GPIO_InitStruct);
 8000b40:	f107 031c 	add.w	r3, r7, #28
 8000b44:	4619      	mov	r1, r3
 8000b46:	4825      	ldr	r0, [pc, #148]	@ (8000bdc <MX_GPIO_Init+0x1a0>)
 8000b48:	f001 feb8 	bl	80028bc <HAL_GPIO_Init>

  /*Configure GPIO pins : INT1_Pin INT2_Pin MEMS_INT2_Pin */
  GPIO_InitStruct.Pin = INT1_Pin|INT2_Pin|MEMS_INT2_Pin;
 8000b4c:	2332      	movs	r3, #50	@ 0x32
 8000b4e:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Mode = GPIO_MODE_EVT_RISING;
 8000b50:	f44f 1390 	mov.w	r3, #1179648	@ 0x120000
 8000b54:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000b56:	2300      	movs	r3, #0
 8000b58:	627b      	str	r3, [r7, #36]	@ 0x24
  HAL_GPIO_Init(GPIOE, &GPIO_InitStruct);
 8000b5a:	f107 031c 	add.w	r3, r7, #28
 8000b5e:	4619      	mov	r1, r3
 8000b60:	481e      	ldr	r0, [pc, #120]	@ (8000bdc <MX_GPIO_Init+0x1a0>)
 8000b62:	f001 feab 	bl	80028bc <HAL_GPIO_Init>

  /*Configure GPIO pin : OTG_FS_PowerSwitchOn_Pin */
  GPIO_InitStruct.Pin = OTG_FS_PowerSwitchOn_Pin;
 8000b66:	2301      	movs	r3, #1
 8000b68:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8000b6a:	2301      	movs	r3, #1
 8000b6c:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000b6e:	2300      	movs	r3, #0
 8000b70:	627b      	str	r3, [r7, #36]	@ 0x24
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8000b72:	2300      	movs	r3, #0
 8000b74:	62bb      	str	r3, [r7, #40]	@ 0x28
  HAL_GPIO_Init(OTG_FS_PowerSwitchOn_GPIO_Port, &GPIO_InitStruct);
 8000b76:	f107 031c 	add.w	r3, r7, #28
 8000b7a:	4619      	mov	r1, r3
 8000b7c:	4818      	ldr	r0, [pc, #96]	@ (8000be0 <MX_GPIO_Init+0x1a4>)
 8000b7e:	f001 fe9d 	bl	80028bc <HAL_GPIO_Init>

  /*Configure GPIO pin : PA0 */
  GPIO_InitStruct.Pin = GPIO_PIN_0;
 8000b82:	2301      	movs	r3, #1
 8000b84:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Mode = GPIO_MODE_EVT_RISING;
 8000b86:	f44f 1390 	mov.w	r3, #1179648	@ 0x120000
 8000b8a:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000b8c:	2300      	movs	r3, #0
 8000b8e:	627b      	str	r3, [r7, #36]	@ 0x24
  HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8000b90:	f107 031c 	add.w	r3, r7, #28
 8000b94:	4619      	mov	r1, r3
 8000b96:	4814      	ldr	r0, [pc, #80]	@ (8000be8 <MX_GPIO_Init+0x1ac>)
 8000b98:	f001 fe90 	bl	80028bc <HAL_GPIO_Init>

  /*Configure GPIO pin : Audio_RST_Pin */
  GPIO_InitStruct.Pin = Audio_RST_Pin;
 8000b9c:	2310      	movs	r3, #16
 8000b9e:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8000ba0:	2301      	movs	r3, #1
 8000ba2:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000ba4:	2300      	movs	r3, #0
 8000ba6:	627b      	str	r3, [r7, #36]	@ 0x24
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8000ba8:	2300      	movs	r3, #0
 8000baa:	62bb      	str	r3, [r7, #40]	@ 0x28
  HAL_GPIO_Init(Audio_RST_GPIO_Port, &GPIO_InitStruct);
 8000bac:	f107 031c 	add.w	r3, r7, #28
 8000bb0:	4619      	mov	r1, r3
 8000bb2:	480c      	ldr	r0, [pc, #48]	@ (8000be4 <MX_GPIO_Init+0x1a8>)
 8000bb4:	f001 fe82 	bl	80028bc <HAL_GPIO_Init>

  /*Configure GPIO pin : OTG_FS_OverCurrent_Pin */
  GPIO_InitStruct.Pin = OTG_FS_OverCurrent_Pin;
 8000bb8:	2320      	movs	r3, #32
 8000bba:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 8000bbc:	2300      	movs	r3, #0
 8000bbe:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000bc0:	2300      	movs	r3, #0
 8000bc2:	627b      	str	r3, [r7, #36]	@ 0x24
  HAL_GPIO_Init(OTG_FS_OverCurrent_GPIO_Port, &GPIO_InitStruct);
 8000bc4:	f107 031c 	add.w	r3, r7, #28
 8000bc8:	4619      	mov	r1, r3
 8000bca:	4806      	ldr	r0, [pc, #24]	@ (8000be4 <MX_GPIO_Init+0x1a8>)
 8000bcc:	f001 fe76 	bl	80028bc <HAL_GPIO_Init>

  /* USER CODE BEGIN MX_GPIO_Init_2 */

  /* USER CODE END MX_GPIO_Init_2 */
}
 8000bd0:	bf00      	nop
 8000bd2:	3730      	adds	r7, #48	@ 0x30
 8000bd4:	46bd      	mov	sp, r7
 8000bd6:	bd80      	pop	{r7, pc}
 8000bd8:	40023800 	.word	0x40023800
 8000bdc:	40021000 	.word	0x40021000
 8000be0:	40020800 	.word	0x40020800
 8000be4:	40020c00 	.word	0x40020c00
 8000be8:	40020000 	.word	0x40020000

08000bec <HAL_ADC_ConvCpltCallback>:

/* USER CODE BEGIN 4 */
void HAL_ADC_ConvCpltCallback(ADC_HandleTypeDef *hadc) {
 8000bec:	b580      	push	{r7, lr}
 8000bee:	b082      	sub	sp, #8
 8000bf0:	af00      	add	r7, sp, #0
 8000bf2:	6078      	str	r0, [r7, #4]

	if (hadc1.Instance == ADC1) {
 8000bf4:	4b1e      	ldr	r3, [pc, #120]	@ (8000c70 <HAL_ADC_ConvCpltCallback+0x84>)
 8000bf6:	681b      	ldr	r3, [r3, #0]
 8000bf8:	4a1e      	ldr	r2, [pc, #120]	@ (8000c74 <HAL_ADC_ConvCpltCallback+0x88>)
 8000bfa:	4293      	cmp	r3, r2
 8000bfc:	d12f      	bne.n	8000c5e <HAL_ADC_ConvCpltCallback+0x72>
	      		TIM4->CCR1=adcValue[0] * 500 / 4095;
 8000bfe:	4b1e      	ldr	r3, [pc, #120]	@ (8000c78 <HAL_ADC_ConvCpltCallback+0x8c>)
 8000c00:	881b      	ldrh	r3, [r3, #0]
 8000c02:	461a      	mov	r2, r3
 8000c04:	f44f 73fa 	mov.w	r3, #500	@ 0x1f4
 8000c08:	fb02 f303 	mul.w	r3, r2, r3
 8000c0c:	4a1b      	ldr	r2, [pc, #108]	@ (8000c7c <HAL_ADC_ConvCpltCallback+0x90>)
 8000c0e:	fb82 1203 	smull	r1, r2, r2, r3
 8000c12:	441a      	add	r2, r3
 8000c14:	12d2      	asrs	r2, r2, #11
 8000c16:	17db      	asrs	r3, r3, #31
 8000c18:	1ad2      	subs	r2, r2, r3
 8000c1a:	4b19      	ldr	r3, [pc, #100]	@ (8000c80 <HAL_ADC_ConvCpltCallback+0x94>)
 8000c1c:	635a      	str	r2, [r3, #52]	@ 0x34
	      		TIM4->CCR2=adcValue[1] * 500 / 4095;
 8000c1e:	4b16      	ldr	r3, [pc, #88]	@ (8000c78 <HAL_ADC_ConvCpltCallback+0x8c>)
 8000c20:	885b      	ldrh	r3, [r3, #2]
 8000c22:	461a      	mov	r2, r3
 8000c24:	f44f 73fa 	mov.w	r3, #500	@ 0x1f4
 8000c28:	fb02 f303 	mul.w	r3, r2, r3
 8000c2c:	4a13      	ldr	r2, [pc, #76]	@ (8000c7c <HAL_ADC_ConvCpltCallback+0x90>)
 8000c2e:	fb82 1203 	smull	r1, r2, r2, r3
 8000c32:	441a      	add	r2, r3
 8000c34:	12d2      	asrs	r2, r2, #11
 8000c36:	17db      	asrs	r3, r3, #31
 8000c38:	1ad2      	subs	r2, r2, r3
 8000c3a:	4b11      	ldr	r3, [pc, #68]	@ (8000c80 <HAL_ADC_ConvCpltCallback+0x94>)
 8000c3c:	639a      	str	r2, [r3, #56]	@ 0x38
	      		TIM4->CCR4=adcValue[2] * 500 / 4095;
 8000c3e:	4b0e      	ldr	r3, [pc, #56]	@ (8000c78 <HAL_ADC_ConvCpltCallback+0x8c>)
 8000c40:	889b      	ldrh	r3, [r3, #4]
 8000c42:	461a      	mov	r2, r3
 8000c44:	f44f 73fa 	mov.w	r3, #500	@ 0x1f4
 8000c48:	fb02 f303 	mul.w	r3, r2, r3
 8000c4c:	4a0b      	ldr	r2, [pc, #44]	@ (8000c7c <HAL_ADC_ConvCpltCallback+0x90>)
 8000c4e:	fb82 1203 	smull	r1, r2, r2, r3
 8000c52:	441a      	add	r2, r3
 8000c54:	12d2      	asrs	r2, r2, #11
 8000c56:	17db      	asrs	r3, r3, #31
 8000c58:	1ad2      	subs	r2, r2, r3
 8000c5a:	4b09      	ldr	r3, [pc, #36]	@ (8000c80 <HAL_ADC_ConvCpltCallback+0x94>)
 8000c5c:	641a      	str	r2, [r3, #64]	@ 0x40
	      	}
	HAL_ADC_Start_DMA(&hadc1, adcValue, 3);
 8000c5e:	2203      	movs	r2, #3
 8000c60:	4905      	ldr	r1, [pc, #20]	@ (8000c78 <HAL_ADC_ConvCpltCallback+0x8c>)
 8000c62:	4803      	ldr	r0, [pc, #12]	@ (8000c70 <HAL_ADC_ConvCpltCallback+0x84>)
 8000c64:	f000 fddc 	bl	8001820 <HAL_ADC_Start_DMA>

}
 8000c68:	bf00      	nop
 8000c6a:	3708      	adds	r7, #8
 8000c6c:	46bd      	mov	sp, r7
 8000c6e:	bd80      	pop	{r7, pc}
 8000c70:	20000098 	.word	0x20000098
 8000c74:	40012000 	.word	0x40012000
 8000c78:	200002c4 	.word	0x200002c4
 8000c7c:	80080081 	.word	0x80080081
 8000c80:	40000800 	.word	0x40000800

08000c84 <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
 8000c84:	b480      	push	{r7}
 8000c86:	af00      	add	r7, sp, #0
  \details Disables IRQ interrupts by setting special-purpose register PRIMASK.
           Can only be executed in Privileged modes.
 */
__STATIC_FORCEINLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
 8000c88:	b672      	cpsid	i
}
 8000c8a:	bf00      	nop
  /* USER CODE BEGIN Error_Handler_Debug */
  /* User can add his own implementation to report the HAL error return state */
  __disable_irq();
  while (1)
 8000c8c:	bf00      	nop
 8000c8e:	e7fd      	b.n	8000c8c <Error_Handler+0x8>

08000c90 <HAL_MspInit>:
void HAL_TIM_MspPostInit(TIM_HandleTypeDef *htim);
                    /**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 8000c90:	b580      	push	{r7, lr}
 8000c92:	b082      	sub	sp, #8
 8000c94:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_SYSCFG_CLK_ENABLE();
 8000c96:	2300      	movs	r3, #0
 8000c98:	607b      	str	r3, [r7, #4]
 8000c9a:	4b10      	ldr	r3, [pc, #64]	@ (8000cdc <HAL_MspInit+0x4c>)
 8000c9c:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8000c9e:	4a0f      	ldr	r2, [pc, #60]	@ (8000cdc <HAL_MspInit+0x4c>)
 8000ca0:	f443 4380 	orr.w	r3, r3, #16384	@ 0x4000
 8000ca4:	6453      	str	r3, [r2, #68]	@ 0x44
 8000ca6:	4b0d      	ldr	r3, [pc, #52]	@ (8000cdc <HAL_MspInit+0x4c>)
 8000ca8:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8000caa:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 8000cae:	607b      	str	r3, [r7, #4]
 8000cb0:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_PWR_CLK_ENABLE();
 8000cb2:	2300      	movs	r3, #0
 8000cb4:	603b      	str	r3, [r7, #0]
 8000cb6:	4b09      	ldr	r3, [pc, #36]	@ (8000cdc <HAL_MspInit+0x4c>)
 8000cb8:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8000cba:	4a08      	ldr	r2, [pc, #32]	@ (8000cdc <HAL_MspInit+0x4c>)
 8000cbc:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8000cc0:	6413      	str	r3, [r2, #64]	@ 0x40
 8000cc2:	4b06      	ldr	r3, [pc, #24]	@ (8000cdc <HAL_MspInit+0x4c>)
 8000cc4:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8000cc6:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8000cca:	603b      	str	r3, [r7, #0]
 8000ccc:	683b      	ldr	r3, [r7, #0]

  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_0);
 8000cce:	2007      	movs	r0, #7
 8000cd0:	f001 fa42 	bl	8002158 <HAL_NVIC_SetPriorityGrouping>
  /* System interrupt init*/

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 8000cd4:	bf00      	nop
 8000cd6:	3708      	adds	r7, #8
 8000cd8:	46bd      	mov	sp, r7
 8000cda:	bd80      	pop	{r7, pc}
 8000cdc:	40023800 	.word	0x40023800

08000ce0 <HAL_ADC_MspInit>:
  * This function configures the hardware resources used in this example
  * @param hadc: ADC handle pointer
  * @retval None
  */
void HAL_ADC_MspInit(ADC_HandleTypeDef* hadc)
{
 8000ce0:	b580      	push	{r7, lr}
 8000ce2:	b08a      	sub	sp, #40	@ 0x28
 8000ce4:	af00      	add	r7, sp, #0
 8000ce6:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8000ce8:	f107 0314 	add.w	r3, r7, #20
 8000cec:	2200      	movs	r2, #0
 8000cee:	601a      	str	r2, [r3, #0]
 8000cf0:	605a      	str	r2, [r3, #4]
 8000cf2:	609a      	str	r2, [r3, #8]
 8000cf4:	60da      	str	r2, [r3, #12]
 8000cf6:	611a      	str	r2, [r3, #16]
  if(hadc->Instance==ADC1)
 8000cf8:	687b      	ldr	r3, [r7, #4]
 8000cfa:	681b      	ldr	r3, [r3, #0]
 8000cfc:	4a32      	ldr	r2, [pc, #200]	@ (8000dc8 <HAL_ADC_MspInit+0xe8>)
 8000cfe:	4293      	cmp	r3, r2
 8000d00:	d15e      	bne.n	8000dc0 <HAL_ADC_MspInit+0xe0>
  {
    /* USER CODE BEGIN ADC1_MspInit 0 */

    /* USER CODE END ADC1_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_ADC1_CLK_ENABLE();
 8000d02:	2300      	movs	r3, #0
 8000d04:	613b      	str	r3, [r7, #16]
 8000d06:	4b31      	ldr	r3, [pc, #196]	@ (8000dcc <HAL_ADC_MspInit+0xec>)
 8000d08:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8000d0a:	4a30      	ldr	r2, [pc, #192]	@ (8000dcc <HAL_ADC_MspInit+0xec>)
 8000d0c:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 8000d10:	6453      	str	r3, [r2, #68]	@ 0x44
 8000d12:	4b2e      	ldr	r3, [pc, #184]	@ (8000dcc <HAL_ADC_MspInit+0xec>)
 8000d14:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8000d16:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8000d1a:	613b      	str	r3, [r7, #16]
 8000d1c:	693b      	ldr	r3, [r7, #16]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 8000d1e:	2300      	movs	r3, #0
 8000d20:	60fb      	str	r3, [r7, #12]
 8000d22:	4b2a      	ldr	r3, [pc, #168]	@ (8000dcc <HAL_ADC_MspInit+0xec>)
 8000d24:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8000d26:	4a29      	ldr	r2, [pc, #164]	@ (8000dcc <HAL_ADC_MspInit+0xec>)
 8000d28:	f043 0301 	orr.w	r3, r3, #1
 8000d2c:	6313      	str	r3, [r2, #48]	@ 0x30
 8000d2e:	4b27      	ldr	r3, [pc, #156]	@ (8000dcc <HAL_ADC_MspInit+0xec>)
 8000d30:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8000d32:	f003 0301 	and.w	r3, r3, #1
 8000d36:	60fb      	str	r3, [r7, #12]
 8000d38:	68fb      	ldr	r3, [r7, #12]
    /**ADC1 GPIO Configuration
    PA1     ------> ADC1_IN1
    PA2     ------> ADC1_IN2
    PA3     ------> ADC1_IN3
    */
    GPIO_InitStruct.Pin = GPIO_PIN_1|GPIO_PIN_2|GPIO_PIN_3;
 8000d3a:	230e      	movs	r3, #14
 8000d3c:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_ANALOG;
 8000d3e:	2303      	movs	r3, #3
 8000d40:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000d42:	2300      	movs	r3, #0
 8000d44:	61fb      	str	r3, [r7, #28]
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8000d46:	f107 0314 	add.w	r3, r7, #20
 8000d4a:	4619      	mov	r1, r3
 8000d4c:	4820      	ldr	r0, [pc, #128]	@ (8000dd0 <HAL_ADC_MspInit+0xf0>)
 8000d4e:	f001 fdb5 	bl	80028bc <HAL_GPIO_Init>

    /* ADC1 DMA Init */
    /* ADC1 Init */
    hdma_adc1.Instance = DMA2_Stream0;
 8000d52:	4b20      	ldr	r3, [pc, #128]	@ (8000dd4 <HAL_ADC_MspInit+0xf4>)
 8000d54:	4a20      	ldr	r2, [pc, #128]	@ (8000dd8 <HAL_ADC_MspInit+0xf8>)
 8000d56:	601a      	str	r2, [r3, #0]
    hdma_adc1.Init.Channel = DMA_CHANNEL_0;
 8000d58:	4b1e      	ldr	r3, [pc, #120]	@ (8000dd4 <HAL_ADC_MspInit+0xf4>)
 8000d5a:	2200      	movs	r2, #0
 8000d5c:	605a      	str	r2, [r3, #4]
    hdma_adc1.Init.Direction = DMA_PERIPH_TO_MEMORY;
 8000d5e:	4b1d      	ldr	r3, [pc, #116]	@ (8000dd4 <HAL_ADC_MspInit+0xf4>)
 8000d60:	2200      	movs	r2, #0
 8000d62:	609a      	str	r2, [r3, #8]
    hdma_adc1.Init.PeriphInc = DMA_PINC_DISABLE;
 8000d64:	4b1b      	ldr	r3, [pc, #108]	@ (8000dd4 <HAL_ADC_MspInit+0xf4>)
 8000d66:	2200      	movs	r2, #0
 8000d68:	60da      	str	r2, [r3, #12]
    hdma_adc1.Init.MemInc = DMA_MINC_ENABLE;
 8000d6a:	4b1a      	ldr	r3, [pc, #104]	@ (8000dd4 <HAL_ADC_MspInit+0xf4>)
 8000d6c:	f44f 6280 	mov.w	r2, #1024	@ 0x400
 8000d70:	611a      	str	r2, [r3, #16]
    hdma_adc1.Init.PeriphDataAlignment = DMA_PDATAALIGN_HALFWORD;
 8000d72:	4b18      	ldr	r3, [pc, #96]	@ (8000dd4 <HAL_ADC_MspInit+0xf4>)
 8000d74:	f44f 6200 	mov.w	r2, #2048	@ 0x800
 8000d78:	615a      	str	r2, [r3, #20]
    hdma_adc1.Init.MemDataAlignment = DMA_MDATAALIGN_HALFWORD;
 8000d7a:	4b16      	ldr	r3, [pc, #88]	@ (8000dd4 <HAL_ADC_MspInit+0xf4>)
 8000d7c:	f44f 5200 	mov.w	r2, #8192	@ 0x2000
 8000d80:	619a      	str	r2, [r3, #24]
    hdma_adc1.Init.Mode = DMA_NORMAL;
 8000d82:	4b14      	ldr	r3, [pc, #80]	@ (8000dd4 <HAL_ADC_MspInit+0xf4>)
 8000d84:	2200      	movs	r2, #0
 8000d86:	61da      	str	r2, [r3, #28]
    hdma_adc1.Init.Priority = DMA_PRIORITY_LOW;
 8000d88:	4b12      	ldr	r3, [pc, #72]	@ (8000dd4 <HAL_ADC_MspInit+0xf4>)
 8000d8a:	2200      	movs	r2, #0
 8000d8c:	621a      	str	r2, [r3, #32]
    hdma_adc1.Init.FIFOMode = DMA_FIFOMODE_DISABLE;
 8000d8e:	4b11      	ldr	r3, [pc, #68]	@ (8000dd4 <HAL_ADC_MspInit+0xf4>)
 8000d90:	2200      	movs	r2, #0
 8000d92:	625a      	str	r2, [r3, #36]	@ 0x24
    if (HAL_DMA_Init(&hdma_adc1) != HAL_OK)
 8000d94:	480f      	ldr	r0, [pc, #60]	@ (8000dd4 <HAL_ADC_MspInit+0xf4>)
 8000d96:	f001 fa21 	bl	80021dc <HAL_DMA_Init>
 8000d9a:	4603      	mov	r3, r0
 8000d9c:	2b00      	cmp	r3, #0
 8000d9e:	d001      	beq.n	8000da4 <HAL_ADC_MspInit+0xc4>
    {
      Error_Handler();
 8000da0:	f7ff ff70 	bl	8000c84 <Error_Handler>
    }

    __HAL_LINKDMA(hadc,DMA_Handle,hdma_adc1);
 8000da4:	687b      	ldr	r3, [r7, #4]
 8000da6:	4a0b      	ldr	r2, [pc, #44]	@ (8000dd4 <HAL_ADC_MspInit+0xf4>)
 8000da8:	639a      	str	r2, [r3, #56]	@ 0x38
 8000daa:	4a0a      	ldr	r2, [pc, #40]	@ (8000dd4 <HAL_ADC_MspInit+0xf4>)
 8000dac:	687b      	ldr	r3, [r7, #4]
 8000dae:	6393      	str	r3, [r2, #56]	@ 0x38

    /* ADC1 interrupt Init */
    HAL_NVIC_SetPriority(ADC_IRQn, 0, 0);
 8000db0:	2200      	movs	r2, #0
 8000db2:	2100      	movs	r1, #0
 8000db4:	2012      	movs	r0, #18
 8000db6:	f001 f9da 	bl	800216e <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(ADC_IRQn);
 8000dba:	2012      	movs	r0, #18
 8000dbc:	f001 f9f3 	bl	80021a6 <HAL_NVIC_EnableIRQ>

    /* USER CODE END ADC1_MspInit 1 */

  }

}
 8000dc0:	bf00      	nop
 8000dc2:	3728      	adds	r7, #40	@ 0x28
 8000dc4:	46bd      	mov	sp, r7
 8000dc6:	bd80      	pop	{r7, pc}
 8000dc8:	40012000 	.word	0x40012000
 8000dcc:	40023800 	.word	0x40023800
 8000dd0:	40020000 	.word	0x40020000
 8000dd4:	200000e0 	.word	0x200000e0
 8000dd8:	40026410 	.word	0x40026410

08000ddc <HAL_I2C_MspInit>:
  * This function configures the hardware resources used in this example
  * @param hi2c: I2C handle pointer
  * @retval None
  */
void HAL_I2C_MspInit(I2C_HandleTypeDef* hi2c)
{
 8000ddc:	b580      	push	{r7, lr}
 8000dde:	b08a      	sub	sp, #40	@ 0x28
 8000de0:	af00      	add	r7, sp, #0
 8000de2:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8000de4:	f107 0314 	add.w	r3, r7, #20
 8000de8:	2200      	movs	r2, #0
 8000dea:	601a      	str	r2, [r3, #0]
 8000dec:	605a      	str	r2, [r3, #4]
 8000dee:	609a      	str	r2, [r3, #8]
 8000df0:	60da      	str	r2, [r3, #12]
 8000df2:	611a      	str	r2, [r3, #16]
  if(hi2c->Instance==I2C1)
 8000df4:	687b      	ldr	r3, [r7, #4]
 8000df6:	681b      	ldr	r3, [r3, #0]
 8000df8:	4a19      	ldr	r2, [pc, #100]	@ (8000e60 <HAL_I2C_MspInit+0x84>)
 8000dfa:	4293      	cmp	r3, r2
 8000dfc:	d12c      	bne.n	8000e58 <HAL_I2C_MspInit+0x7c>
  {
    /* USER CODE BEGIN I2C1_MspInit 0 */

    /* USER CODE END I2C1_MspInit 0 */

    __HAL_RCC_GPIOB_CLK_ENABLE();
 8000dfe:	2300      	movs	r3, #0
 8000e00:	613b      	str	r3, [r7, #16]
 8000e02:	4b18      	ldr	r3, [pc, #96]	@ (8000e64 <HAL_I2C_MspInit+0x88>)
 8000e04:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8000e06:	4a17      	ldr	r2, [pc, #92]	@ (8000e64 <HAL_I2C_MspInit+0x88>)
 8000e08:	f043 0302 	orr.w	r3, r3, #2
 8000e0c:	6313      	str	r3, [r2, #48]	@ 0x30
 8000e0e:	4b15      	ldr	r3, [pc, #84]	@ (8000e64 <HAL_I2C_MspInit+0x88>)
 8000e10:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8000e12:	f003 0302 	and.w	r3, r3, #2
 8000e16:	613b      	str	r3, [r7, #16]
 8000e18:	693b      	ldr	r3, [r7, #16]
    /**I2C1 GPIO Configuration
    PB6     ------> I2C1_SCL
    PB9     ------> I2C1_SDA
    */
    GPIO_InitStruct.Pin = Audio_SCL_Pin|Audio_SDA_Pin;
 8000e1a:	f44f 7310 	mov.w	r3, #576	@ 0x240
 8000e1e:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_OD;
 8000e20:	2312      	movs	r3, #18
 8000e22:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_PULLUP;
 8000e24:	2301      	movs	r3, #1
 8000e26:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8000e28:	2300      	movs	r3, #0
 8000e2a:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF4_I2C1;
 8000e2c:	2304      	movs	r3, #4
 8000e2e:	627b      	str	r3, [r7, #36]	@ 0x24
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8000e30:	f107 0314 	add.w	r3, r7, #20
 8000e34:	4619      	mov	r1, r3
 8000e36:	480c      	ldr	r0, [pc, #48]	@ (8000e68 <HAL_I2C_MspInit+0x8c>)
 8000e38:	f001 fd40 	bl	80028bc <HAL_GPIO_Init>

    /* Peripheral clock enable */
    __HAL_RCC_I2C1_CLK_ENABLE();
 8000e3c:	2300      	movs	r3, #0
 8000e3e:	60fb      	str	r3, [r7, #12]
 8000e40:	4b08      	ldr	r3, [pc, #32]	@ (8000e64 <HAL_I2C_MspInit+0x88>)
 8000e42:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8000e44:	4a07      	ldr	r2, [pc, #28]	@ (8000e64 <HAL_I2C_MspInit+0x88>)
 8000e46:	f443 1300 	orr.w	r3, r3, #2097152	@ 0x200000
 8000e4a:	6413      	str	r3, [r2, #64]	@ 0x40
 8000e4c:	4b05      	ldr	r3, [pc, #20]	@ (8000e64 <HAL_I2C_MspInit+0x88>)
 8000e4e:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8000e50:	f403 1300 	and.w	r3, r3, #2097152	@ 0x200000
 8000e54:	60fb      	str	r3, [r7, #12]
 8000e56:	68fb      	ldr	r3, [r7, #12]

    /* USER CODE END I2C1_MspInit 1 */

  }

}
 8000e58:	bf00      	nop
 8000e5a:	3728      	adds	r7, #40	@ 0x28
 8000e5c:	46bd      	mov	sp, r7
 8000e5e:	bd80      	pop	{r7, pc}
 8000e60:	40005400 	.word	0x40005400
 8000e64:	40023800 	.word	0x40023800
 8000e68:	40020400 	.word	0x40020400

08000e6c <HAL_I2S_MspInit>:
  * This function configures the hardware resources used in this example
  * @param hi2s: I2S handle pointer
  * @retval None
  */
void HAL_I2S_MspInit(I2S_HandleTypeDef* hi2s)
{
 8000e6c:	b580      	push	{r7, lr}
 8000e6e:	b08e      	sub	sp, #56	@ 0x38
 8000e70:	af00      	add	r7, sp, #0
 8000e72:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8000e74:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 8000e78:	2200      	movs	r2, #0
 8000e7a:	601a      	str	r2, [r3, #0]
 8000e7c:	605a      	str	r2, [r3, #4]
 8000e7e:	609a      	str	r2, [r3, #8]
 8000e80:	60da      	str	r2, [r3, #12]
 8000e82:	611a      	str	r2, [r3, #16]
  if(hi2s->Instance==SPI2)
 8000e84:	687b      	ldr	r3, [r7, #4]
 8000e86:	681b      	ldr	r3, [r3, #0]
 8000e88:	4a59      	ldr	r2, [pc, #356]	@ (8000ff0 <HAL_I2S_MspInit+0x184>)
 8000e8a:	4293      	cmp	r3, r2
 8000e8c:	d15b      	bne.n	8000f46 <HAL_I2S_MspInit+0xda>
  {
    /* USER CODE BEGIN SPI2_MspInit 0 */

    /* USER CODE END SPI2_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_SPI2_CLK_ENABLE();
 8000e8e:	2300      	movs	r3, #0
 8000e90:	623b      	str	r3, [r7, #32]
 8000e92:	4b58      	ldr	r3, [pc, #352]	@ (8000ff4 <HAL_I2S_MspInit+0x188>)
 8000e94:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8000e96:	4a57      	ldr	r2, [pc, #348]	@ (8000ff4 <HAL_I2S_MspInit+0x188>)
 8000e98:	f443 4380 	orr.w	r3, r3, #16384	@ 0x4000
 8000e9c:	6413      	str	r3, [r2, #64]	@ 0x40
 8000e9e:	4b55      	ldr	r3, [pc, #340]	@ (8000ff4 <HAL_I2S_MspInit+0x188>)
 8000ea0:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8000ea2:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 8000ea6:	623b      	str	r3, [r7, #32]
 8000ea8:	6a3b      	ldr	r3, [r7, #32]

    __HAL_RCC_GPIOC_CLK_ENABLE();
 8000eaa:	2300      	movs	r3, #0
 8000eac:	61fb      	str	r3, [r7, #28]
 8000eae:	4b51      	ldr	r3, [pc, #324]	@ (8000ff4 <HAL_I2S_MspInit+0x188>)
 8000eb0:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8000eb2:	4a50      	ldr	r2, [pc, #320]	@ (8000ff4 <HAL_I2S_MspInit+0x188>)
 8000eb4:	f043 0304 	orr.w	r3, r3, #4
 8000eb8:	6313      	str	r3, [r2, #48]	@ 0x30
 8000eba:	4b4e      	ldr	r3, [pc, #312]	@ (8000ff4 <HAL_I2S_MspInit+0x188>)
 8000ebc:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8000ebe:	f003 0304 	and.w	r3, r3, #4
 8000ec2:	61fb      	str	r3, [r7, #28]
 8000ec4:	69fb      	ldr	r3, [r7, #28]
    __HAL_RCC_GPIOB_CLK_ENABLE();
 8000ec6:	2300      	movs	r3, #0
 8000ec8:	61bb      	str	r3, [r7, #24]
 8000eca:	4b4a      	ldr	r3, [pc, #296]	@ (8000ff4 <HAL_I2S_MspInit+0x188>)
 8000ecc:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8000ece:	4a49      	ldr	r2, [pc, #292]	@ (8000ff4 <HAL_I2S_MspInit+0x188>)
 8000ed0:	f043 0302 	orr.w	r3, r3, #2
 8000ed4:	6313      	str	r3, [r2, #48]	@ 0x30
 8000ed6:	4b47      	ldr	r3, [pc, #284]	@ (8000ff4 <HAL_I2S_MspInit+0x188>)
 8000ed8:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8000eda:	f003 0302 	and.w	r3, r3, #2
 8000ede:	61bb      	str	r3, [r7, #24]
 8000ee0:	69bb      	ldr	r3, [r7, #24]
    PC2     ------> I2S2_ext_SD
    PC3     ------> I2S2_SD
    PB10     ------> I2S2_CK
    PB12     ------> I2S2_WS
    */
    GPIO_InitStruct.Pin = GPIO_PIN_2;
 8000ee2:	2304      	movs	r3, #4
 8000ee4:	627b      	str	r3, [r7, #36]	@ 0x24
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8000ee6:	2302      	movs	r3, #2
 8000ee8:	62bb      	str	r3, [r7, #40]	@ 0x28
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000eea:	2300      	movs	r3, #0
 8000eec:	62fb      	str	r3, [r7, #44]	@ 0x2c
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8000eee:	2300      	movs	r3, #0
 8000ef0:	633b      	str	r3, [r7, #48]	@ 0x30
    GPIO_InitStruct.Alternate = GPIO_AF6_I2S2ext;
 8000ef2:	2306      	movs	r3, #6
 8000ef4:	637b      	str	r3, [r7, #52]	@ 0x34
    HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 8000ef6:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 8000efa:	4619      	mov	r1, r3
 8000efc:	483e      	ldr	r0, [pc, #248]	@ (8000ff8 <HAL_I2S_MspInit+0x18c>)
 8000efe:	f001 fcdd 	bl	80028bc <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = PDM_OUT_Pin;
 8000f02:	2308      	movs	r3, #8
 8000f04:	627b      	str	r3, [r7, #36]	@ 0x24
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8000f06:	2302      	movs	r3, #2
 8000f08:	62bb      	str	r3, [r7, #40]	@ 0x28
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000f0a:	2300      	movs	r3, #0
 8000f0c:	62fb      	str	r3, [r7, #44]	@ 0x2c
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8000f0e:	2300      	movs	r3, #0
 8000f10:	633b      	str	r3, [r7, #48]	@ 0x30
    GPIO_InitStruct.Alternate = GPIO_AF5_SPI2;
 8000f12:	2305      	movs	r3, #5
 8000f14:	637b      	str	r3, [r7, #52]	@ 0x34
    HAL_GPIO_Init(PDM_OUT_GPIO_Port, &GPIO_InitStruct);
 8000f16:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 8000f1a:	4619      	mov	r1, r3
 8000f1c:	4836      	ldr	r0, [pc, #216]	@ (8000ff8 <HAL_I2S_MspInit+0x18c>)
 8000f1e:	f001 fccd 	bl	80028bc <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = CLK_IN_Pin|GPIO_PIN_12;
 8000f22:	f44f 53a0 	mov.w	r3, #5120	@ 0x1400
 8000f26:	627b      	str	r3, [r7, #36]	@ 0x24
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8000f28:	2302      	movs	r3, #2
 8000f2a:	62bb      	str	r3, [r7, #40]	@ 0x28
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000f2c:	2300      	movs	r3, #0
 8000f2e:	62fb      	str	r3, [r7, #44]	@ 0x2c
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8000f30:	2300      	movs	r3, #0
 8000f32:	633b      	str	r3, [r7, #48]	@ 0x30
    GPIO_InitStruct.Alternate = GPIO_AF5_SPI2;
 8000f34:	2305      	movs	r3, #5
 8000f36:	637b      	str	r3, [r7, #52]	@ 0x34
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8000f38:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 8000f3c:	4619      	mov	r1, r3
 8000f3e:	482f      	ldr	r0, [pc, #188]	@ (8000ffc <HAL_I2S_MspInit+0x190>)
 8000f40:	f001 fcbc 	bl	80028bc <HAL_GPIO_Init>
    /* USER CODE BEGIN SPI3_MspInit 1 */

    /* USER CODE END SPI3_MspInit 1 */
  }

}
 8000f44:	e04f      	b.n	8000fe6 <HAL_I2S_MspInit+0x17a>
  else if(hi2s->Instance==SPI3)
 8000f46:	687b      	ldr	r3, [r7, #4]
 8000f48:	681b      	ldr	r3, [r3, #0]
 8000f4a:	4a2d      	ldr	r2, [pc, #180]	@ (8001000 <HAL_I2S_MspInit+0x194>)
 8000f4c:	4293      	cmp	r3, r2
 8000f4e:	d14a      	bne.n	8000fe6 <HAL_I2S_MspInit+0x17a>
    __HAL_RCC_SPI3_CLK_ENABLE();
 8000f50:	2300      	movs	r3, #0
 8000f52:	617b      	str	r3, [r7, #20]
 8000f54:	4b27      	ldr	r3, [pc, #156]	@ (8000ff4 <HAL_I2S_MspInit+0x188>)
 8000f56:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8000f58:	4a26      	ldr	r2, [pc, #152]	@ (8000ff4 <HAL_I2S_MspInit+0x188>)
 8000f5a:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 8000f5e:	6413      	str	r3, [r2, #64]	@ 0x40
 8000f60:	4b24      	ldr	r3, [pc, #144]	@ (8000ff4 <HAL_I2S_MspInit+0x188>)
 8000f62:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8000f64:	f403 4300 	and.w	r3, r3, #32768	@ 0x8000
 8000f68:	617b      	str	r3, [r7, #20]
 8000f6a:	697b      	ldr	r3, [r7, #20]
    __HAL_RCC_GPIOA_CLK_ENABLE();
 8000f6c:	2300      	movs	r3, #0
 8000f6e:	613b      	str	r3, [r7, #16]
 8000f70:	4b20      	ldr	r3, [pc, #128]	@ (8000ff4 <HAL_I2S_MspInit+0x188>)
 8000f72:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8000f74:	4a1f      	ldr	r2, [pc, #124]	@ (8000ff4 <HAL_I2S_MspInit+0x188>)
 8000f76:	f043 0301 	orr.w	r3, r3, #1
 8000f7a:	6313      	str	r3, [r2, #48]	@ 0x30
 8000f7c:	4b1d      	ldr	r3, [pc, #116]	@ (8000ff4 <HAL_I2S_MspInit+0x188>)
 8000f7e:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8000f80:	f003 0301 	and.w	r3, r3, #1
 8000f84:	613b      	str	r3, [r7, #16]
 8000f86:	693b      	ldr	r3, [r7, #16]
    __HAL_RCC_GPIOC_CLK_ENABLE();
 8000f88:	2300      	movs	r3, #0
 8000f8a:	60fb      	str	r3, [r7, #12]
 8000f8c:	4b19      	ldr	r3, [pc, #100]	@ (8000ff4 <HAL_I2S_MspInit+0x188>)
 8000f8e:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8000f90:	4a18      	ldr	r2, [pc, #96]	@ (8000ff4 <HAL_I2S_MspInit+0x188>)
 8000f92:	f043 0304 	orr.w	r3, r3, #4
 8000f96:	6313      	str	r3, [r2, #48]	@ 0x30
 8000f98:	4b16      	ldr	r3, [pc, #88]	@ (8000ff4 <HAL_I2S_MspInit+0x188>)
 8000f9a:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8000f9c:	f003 0304 	and.w	r3, r3, #4
 8000fa0:	60fb      	str	r3, [r7, #12]
 8000fa2:	68fb      	ldr	r3, [r7, #12]
    GPIO_InitStruct.Pin = I2S3_WS_Pin;
 8000fa4:	2310      	movs	r3, #16
 8000fa6:	627b      	str	r3, [r7, #36]	@ 0x24
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8000fa8:	2302      	movs	r3, #2
 8000faa:	62bb      	str	r3, [r7, #40]	@ 0x28
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000fac:	2300      	movs	r3, #0
 8000fae:	62fb      	str	r3, [r7, #44]	@ 0x2c
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8000fb0:	2300      	movs	r3, #0
 8000fb2:	633b      	str	r3, [r7, #48]	@ 0x30
    GPIO_InitStruct.Alternate = GPIO_AF6_SPI3;
 8000fb4:	2306      	movs	r3, #6
 8000fb6:	637b      	str	r3, [r7, #52]	@ 0x34
    HAL_GPIO_Init(I2S3_WS_GPIO_Port, &GPIO_InitStruct);
 8000fb8:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 8000fbc:	4619      	mov	r1, r3
 8000fbe:	4811      	ldr	r0, [pc, #68]	@ (8001004 <HAL_I2S_MspInit+0x198>)
 8000fc0:	f001 fc7c 	bl	80028bc <HAL_GPIO_Init>
    GPIO_InitStruct.Pin = I2S3_MCK_Pin|I2S3_SCK_Pin|I2S3_SD_Pin;
 8000fc4:	f44f 53a4 	mov.w	r3, #5248	@ 0x1480
 8000fc8:	627b      	str	r3, [r7, #36]	@ 0x24
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8000fca:	2302      	movs	r3, #2
 8000fcc:	62bb      	str	r3, [r7, #40]	@ 0x28
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000fce:	2300      	movs	r3, #0
 8000fd0:	62fb      	str	r3, [r7, #44]	@ 0x2c
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8000fd2:	2300      	movs	r3, #0
 8000fd4:	633b      	str	r3, [r7, #48]	@ 0x30
    GPIO_InitStruct.Alternate = GPIO_AF6_SPI3;
 8000fd6:	2306      	movs	r3, #6
 8000fd8:	637b      	str	r3, [r7, #52]	@ 0x34
    HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 8000fda:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 8000fde:	4619      	mov	r1, r3
 8000fe0:	4805      	ldr	r0, [pc, #20]	@ (8000ff8 <HAL_I2S_MspInit+0x18c>)
 8000fe2:	f001 fc6b 	bl	80028bc <HAL_GPIO_Init>
}
 8000fe6:	bf00      	nop
 8000fe8:	3738      	adds	r7, #56	@ 0x38
 8000fea:	46bd      	mov	sp, r7
 8000fec:	bd80      	pop	{r7, pc}
 8000fee:	bf00      	nop
 8000ff0:	40003800 	.word	0x40003800
 8000ff4:	40023800 	.word	0x40023800
 8000ff8:	40020800 	.word	0x40020800
 8000ffc:	40020400 	.word	0x40020400
 8001000:	40003c00 	.word	0x40003c00
 8001004:	40020000 	.word	0x40020000

08001008 <HAL_SPI_MspInit>:
  * This function configures the hardware resources used in this example
  * @param hspi: SPI handle pointer
  * @retval None
  */
void HAL_SPI_MspInit(SPI_HandleTypeDef* hspi)
{
 8001008:	b580      	push	{r7, lr}
 800100a:	b08a      	sub	sp, #40	@ 0x28
 800100c:	af00      	add	r7, sp, #0
 800100e:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8001010:	f107 0314 	add.w	r3, r7, #20
 8001014:	2200      	movs	r2, #0
 8001016:	601a      	str	r2, [r3, #0]
 8001018:	605a      	str	r2, [r3, #4]
 800101a:	609a      	str	r2, [r3, #8]
 800101c:	60da      	str	r2, [r3, #12]
 800101e:	611a      	str	r2, [r3, #16]
  if(hspi->Instance==SPI1)
 8001020:	687b      	ldr	r3, [r7, #4]
 8001022:	681b      	ldr	r3, [r3, #0]
 8001024:	4a19      	ldr	r2, [pc, #100]	@ (800108c <HAL_SPI_MspInit+0x84>)
 8001026:	4293      	cmp	r3, r2
 8001028:	d12b      	bne.n	8001082 <HAL_SPI_MspInit+0x7a>
  {
    /* USER CODE BEGIN SPI1_MspInit 0 */

    /* USER CODE END SPI1_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_SPI1_CLK_ENABLE();
 800102a:	2300      	movs	r3, #0
 800102c:	613b      	str	r3, [r7, #16]
 800102e:	4b18      	ldr	r3, [pc, #96]	@ (8001090 <HAL_SPI_MspInit+0x88>)
 8001030:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8001032:	4a17      	ldr	r2, [pc, #92]	@ (8001090 <HAL_SPI_MspInit+0x88>)
 8001034:	f443 5380 	orr.w	r3, r3, #4096	@ 0x1000
 8001038:	6453      	str	r3, [r2, #68]	@ 0x44
 800103a:	4b15      	ldr	r3, [pc, #84]	@ (8001090 <HAL_SPI_MspInit+0x88>)
 800103c:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800103e:	f403 5380 	and.w	r3, r3, #4096	@ 0x1000
 8001042:	613b      	str	r3, [r7, #16]
 8001044:	693b      	ldr	r3, [r7, #16]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 8001046:	2300      	movs	r3, #0
 8001048:	60fb      	str	r3, [r7, #12]
 800104a:	4b11      	ldr	r3, [pc, #68]	@ (8001090 <HAL_SPI_MspInit+0x88>)
 800104c:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800104e:	4a10      	ldr	r2, [pc, #64]	@ (8001090 <HAL_SPI_MspInit+0x88>)
 8001050:	f043 0301 	orr.w	r3, r3, #1
 8001054:	6313      	str	r3, [r2, #48]	@ 0x30
 8001056:	4b0e      	ldr	r3, [pc, #56]	@ (8001090 <HAL_SPI_MspInit+0x88>)
 8001058:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800105a:	f003 0301 	and.w	r3, r3, #1
 800105e:	60fb      	str	r3, [r7, #12]
 8001060:	68fb      	ldr	r3, [r7, #12]
    /**SPI1 GPIO Configuration
    PA5     ------> SPI1_SCK
    PA6     ------> SPI1_MISO
    PA7     ------> SPI1_MOSI
    */
    GPIO_InitStruct.Pin = SPI1_SCK_Pin|SPI1_MISO_Pin|SPI1_MOSI_Pin;
 8001062:	23e0      	movs	r3, #224	@ 0xe0
 8001064:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8001066:	2302      	movs	r3, #2
 8001068:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 800106a:	2300      	movs	r3, #0
 800106c:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 800106e:	2303      	movs	r3, #3
 8001070:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF5_SPI1;
 8001072:	2305      	movs	r3, #5
 8001074:	627b      	str	r3, [r7, #36]	@ 0x24
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8001076:	f107 0314 	add.w	r3, r7, #20
 800107a:	4619      	mov	r1, r3
 800107c:	4805      	ldr	r0, [pc, #20]	@ (8001094 <HAL_SPI_MspInit+0x8c>)
 800107e:	f001 fc1d 	bl	80028bc <HAL_GPIO_Init>

    /* USER CODE END SPI1_MspInit 1 */

  }

}
 8001082:	bf00      	nop
 8001084:	3728      	adds	r7, #40	@ 0x28
 8001086:	46bd      	mov	sp, r7
 8001088:	bd80      	pop	{r7, pc}
 800108a:	bf00      	nop
 800108c:	40013000 	.word	0x40013000
 8001090:	40023800 	.word	0x40023800
 8001094:	40020000 	.word	0x40020000

08001098 <HAL_TIM_Base_MspInit>:
  * This function configures the hardware resources used in this example
  * @param htim_base: TIM_Base handle pointer
  * @retval None
  */
void HAL_TIM_Base_MspInit(TIM_HandleTypeDef* htim_base)
{
 8001098:	b480      	push	{r7}
 800109a:	b085      	sub	sp, #20
 800109c:	af00      	add	r7, sp, #0
 800109e:	6078      	str	r0, [r7, #4]
  if(htim_base->Instance==TIM4)
 80010a0:	687b      	ldr	r3, [r7, #4]
 80010a2:	681b      	ldr	r3, [r3, #0]
 80010a4:	4a0b      	ldr	r2, [pc, #44]	@ (80010d4 <HAL_TIM_Base_MspInit+0x3c>)
 80010a6:	4293      	cmp	r3, r2
 80010a8:	d10d      	bne.n	80010c6 <HAL_TIM_Base_MspInit+0x2e>
  {
    /* USER CODE BEGIN TIM4_MspInit 0 */

    /* USER CODE END TIM4_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_TIM4_CLK_ENABLE();
 80010aa:	2300      	movs	r3, #0
 80010ac:	60fb      	str	r3, [r7, #12]
 80010ae:	4b0a      	ldr	r3, [pc, #40]	@ (80010d8 <HAL_TIM_Base_MspInit+0x40>)
 80010b0:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80010b2:	4a09      	ldr	r2, [pc, #36]	@ (80010d8 <HAL_TIM_Base_MspInit+0x40>)
 80010b4:	f043 0304 	orr.w	r3, r3, #4
 80010b8:	6413      	str	r3, [r2, #64]	@ 0x40
 80010ba:	4b07      	ldr	r3, [pc, #28]	@ (80010d8 <HAL_TIM_Base_MspInit+0x40>)
 80010bc:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80010be:	f003 0304 	and.w	r3, r3, #4
 80010c2:	60fb      	str	r3, [r7, #12]
 80010c4:	68fb      	ldr	r3, [r7, #12]

    /* USER CODE END TIM4_MspInit 1 */

  }

}
 80010c6:	bf00      	nop
 80010c8:	3714      	adds	r7, #20
 80010ca:	46bd      	mov	sp, r7
 80010cc:	f85d 7b04 	ldr.w	r7, [sp], #4
 80010d0:	4770      	bx	lr
 80010d2:	bf00      	nop
 80010d4:	40000800 	.word	0x40000800
 80010d8:	40023800 	.word	0x40023800

080010dc <HAL_TIM_MspPostInit>:

void HAL_TIM_MspPostInit(TIM_HandleTypeDef* htim)
{
 80010dc:	b580      	push	{r7, lr}
 80010de:	b088      	sub	sp, #32
 80010e0:	af00      	add	r7, sp, #0
 80010e2:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 80010e4:	f107 030c 	add.w	r3, r7, #12
 80010e8:	2200      	movs	r2, #0
 80010ea:	601a      	str	r2, [r3, #0]
 80010ec:	605a      	str	r2, [r3, #4]
 80010ee:	609a      	str	r2, [r3, #8]
 80010f0:	60da      	str	r2, [r3, #12]
 80010f2:	611a      	str	r2, [r3, #16]
  if(htim->Instance==TIM4)
 80010f4:	687b      	ldr	r3, [r7, #4]
 80010f6:	681b      	ldr	r3, [r3, #0]
 80010f8:	4a12      	ldr	r2, [pc, #72]	@ (8001144 <HAL_TIM_MspPostInit+0x68>)
 80010fa:	4293      	cmp	r3, r2
 80010fc:	d11e      	bne.n	800113c <HAL_TIM_MspPostInit+0x60>
  {
    /* USER CODE BEGIN TIM4_MspPostInit 0 */

    /* USER CODE END TIM4_MspPostInit 0 */

    __HAL_RCC_GPIOD_CLK_ENABLE();
 80010fe:	2300      	movs	r3, #0
 8001100:	60bb      	str	r3, [r7, #8]
 8001102:	4b11      	ldr	r3, [pc, #68]	@ (8001148 <HAL_TIM_MspPostInit+0x6c>)
 8001104:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001106:	4a10      	ldr	r2, [pc, #64]	@ (8001148 <HAL_TIM_MspPostInit+0x6c>)
 8001108:	f043 0308 	orr.w	r3, r3, #8
 800110c:	6313      	str	r3, [r2, #48]	@ 0x30
 800110e:	4b0e      	ldr	r3, [pc, #56]	@ (8001148 <HAL_TIM_MspPostInit+0x6c>)
 8001110:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001112:	f003 0308 	and.w	r3, r3, #8
 8001116:	60bb      	str	r3, [r7, #8]
 8001118:	68bb      	ldr	r3, [r7, #8]
    /**TIM4 GPIO Configuration
    PD12     ------> TIM4_CH1
    PD13     ------> TIM4_CH2
    PD15     ------> TIM4_CH4
    */
    GPIO_InitStruct.Pin = GPIO_PIN_12|GPIO_PIN_13|GPIO_PIN_15;
 800111a:	f44f 4330 	mov.w	r3, #45056	@ 0xb000
 800111e:	60fb      	str	r3, [r7, #12]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8001120:	2302      	movs	r3, #2
 8001122:	613b      	str	r3, [r7, #16]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001124:	2300      	movs	r3, #0
 8001126:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8001128:	2300      	movs	r3, #0
 800112a:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Alternate = GPIO_AF2_TIM4;
 800112c:	2302      	movs	r3, #2
 800112e:	61fb      	str	r3, [r7, #28]
    HAL_GPIO_Init(GPIOD, &GPIO_InitStruct);
 8001130:	f107 030c 	add.w	r3, r7, #12
 8001134:	4619      	mov	r1, r3
 8001136:	4805      	ldr	r0, [pc, #20]	@ (800114c <HAL_TIM_MspPostInit+0x70>)
 8001138:	f001 fbc0 	bl	80028bc <HAL_GPIO_Init>
    /* USER CODE BEGIN TIM4_MspPostInit 1 */

    /* USER CODE END TIM4_MspPostInit 1 */
  }

}
 800113c:	bf00      	nop
 800113e:	3720      	adds	r7, #32
 8001140:	46bd      	mov	sp, r7
 8001142:	bd80      	pop	{r7, pc}
 8001144:	40000800 	.word	0x40000800
 8001148:	40023800 	.word	0x40023800
 800114c:	40020c00 	.word	0x40020c00

08001150 <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 8001150:	b480      	push	{r7}
 8001152:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
   while (1)
 8001154:	bf00      	nop
 8001156:	e7fd      	b.n	8001154 <NMI_Handler+0x4>

08001158 <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 8001158:	b480      	push	{r7}
 800115a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 800115c:	bf00      	nop
 800115e:	e7fd      	b.n	800115c <HardFault_Handler+0x4>

08001160 <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 8001160:	b480      	push	{r7}
 8001162:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 8001164:	bf00      	nop
 8001166:	e7fd      	b.n	8001164 <MemManage_Handler+0x4>

08001168 <BusFault_Handler>:

/**
  * @brief This function handles Pre-fetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 8001168:	b480      	push	{r7}
 800116a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 800116c:	bf00      	nop
 800116e:	e7fd      	b.n	800116c <BusFault_Handler+0x4>

08001170 <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 8001170:	b480      	push	{r7}
 8001172:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 8001174:	bf00      	nop
 8001176:	e7fd      	b.n	8001174 <UsageFault_Handler+0x4>

08001178 <SVC_Handler>:

/**
  * @brief This function handles System service call via SWI instruction.
  */
void SVC_Handler(void)
{
 8001178:	b480      	push	{r7}
 800117a:	af00      	add	r7, sp, #0

  /* USER CODE END SVCall_IRQn 0 */
  /* USER CODE BEGIN SVCall_IRQn 1 */

  /* USER CODE END SVCall_IRQn 1 */
}
 800117c:	bf00      	nop
 800117e:	46bd      	mov	sp, r7
 8001180:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001184:	4770      	bx	lr

08001186 <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 8001186:	b480      	push	{r7}
 8001188:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 800118a:	bf00      	nop
 800118c:	46bd      	mov	sp, r7
 800118e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001192:	4770      	bx	lr

08001194 <PendSV_Handler>:

/**
  * @brief This function handles Pendable request for system service.
  */
void PendSV_Handler(void)
{
 8001194:	b480      	push	{r7}
 8001196:	af00      	add	r7, sp, #0

  /* USER CODE END PendSV_IRQn 0 */
  /* USER CODE BEGIN PendSV_IRQn 1 */

  /* USER CODE END PendSV_IRQn 1 */
}
 8001198:	bf00      	nop
 800119a:	46bd      	mov	sp, r7
 800119c:	f85d 7b04 	ldr.w	r7, [sp], #4
 80011a0:	4770      	bx	lr

080011a2 <SysTick_Handler>:

/**
  * @brief This function handles System tick timer.
  */
void SysTick_Handler(void)
{
 80011a2:	b580      	push	{r7, lr}
 80011a4:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SysTick_IRQn 0 */

  /* USER CODE END SysTick_IRQn 0 */
  HAL_IncTick();
 80011a6:	f000 f8e5 	bl	8001374 <HAL_IncTick>
  /* USER CODE BEGIN SysTick_IRQn 1 */

  /* USER CODE END SysTick_IRQn 1 */
}
 80011aa:	bf00      	nop
 80011ac:	bd80      	pop	{r7, pc}
	...

080011b0 <ADC_IRQHandler>:

/**
  * @brief This function handles ADC1 global interrupt.
  */
void ADC_IRQHandler(void)
{
 80011b0:	b580      	push	{r7, lr}
 80011b2:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN ADC_IRQn 0 */

  /* USER CODE END ADC_IRQn 0 */
  HAL_ADC_IRQHandler(&hadc1);
 80011b4:	4802      	ldr	r0, [pc, #8]	@ (80011c0 <ADC_IRQHandler+0x10>)
 80011b6:	f000 fa23 	bl	8001600 <HAL_ADC_IRQHandler>
  /* USER CODE BEGIN ADC_IRQn 1 */

  /* USER CODE END ADC_IRQn 1 */
}
 80011ba:	bf00      	nop
 80011bc:	bd80      	pop	{r7, pc}
 80011be:	bf00      	nop
 80011c0:	20000098 	.word	0x20000098

080011c4 <DMA2_Stream0_IRQHandler>:

/**
  * @brief This function handles DMA2 stream0 global interrupt.
  */
void DMA2_Stream0_IRQHandler(void)
{
 80011c4:	b580      	push	{r7, lr}
 80011c6:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN DMA2_Stream0_IRQn 0 */

  /* USER CODE END DMA2_Stream0_IRQn 0 */
  HAL_DMA_IRQHandler(&hdma_adc1);
 80011c8:	4802      	ldr	r0, [pc, #8]	@ (80011d4 <DMA2_Stream0_IRQHandler+0x10>)
 80011ca:	f001 f90d 	bl	80023e8 <HAL_DMA_IRQHandler>
  /* USER CODE BEGIN DMA2_Stream0_IRQn 1 */

  /* USER CODE END DMA2_Stream0_IRQn 1 */
}
 80011ce:	bf00      	nop
 80011d0:	bd80      	pop	{r7, pc}
 80011d2:	bf00      	nop
 80011d4:	200000e0 	.word	0x200000e0

080011d8 <OTG_FS_IRQHandler>:

/**
  * @brief This function handles USB On The Go FS global interrupt.
  */
void OTG_FS_IRQHandler(void)
{
 80011d8:	b580      	push	{r7, lr}
 80011da:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN OTG_FS_IRQn 0 */

  /* USER CODE END OTG_FS_IRQn 0 */
  HAL_HCD_IRQHandler(&hhcd_USB_OTG_FS);
 80011dc:	4802      	ldr	r0, [pc, #8]	@ (80011e8 <OTG_FS_IRQHandler+0x10>)
 80011de:	f001 ffc7 	bl	8003170 <HAL_HCD_IRQHandler>
  /* USER CODE BEGIN OTG_FS_IRQn 1 */

  /* USER CODE END OTG_FS_IRQn 1 */
}
 80011e2:	bf00      	nop
 80011e4:	bd80      	pop	{r7, pc}
 80011e6:	bf00      	nop
 80011e8:	200006b0 	.word	0x200006b0

080011ec <_sbrk>:
 *
 * @param incr Memory size
 * @return Pointer to allocated memory
 */
void *_sbrk(ptrdiff_t incr)
{
 80011ec:	b580      	push	{r7, lr}
 80011ee:	b086      	sub	sp, #24
 80011f0:	af00      	add	r7, sp, #0
 80011f2:	6078      	str	r0, [r7, #4]
  extern uint8_t _end; /* Symbol defined in the linker script */
  extern uint8_t _estack; /* Symbol defined in the linker script */
  extern uint32_t _Min_Stack_Size; /* Symbol defined in the linker script */
  const uint32_t stack_limit = (uint32_t)&_estack - (uint32_t)&_Min_Stack_Size;
 80011f4:	4a14      	ldr	r2, [pc, #80]	@ (8001248 <_sbrk+0x5c>)
 80011f6:	4b15      	ldr	r3, [pc, #84]	@ (800124c <_sbrk+0x60>)
 80011f8:	1ad3      	subs	r3, r2, r3
 80011fa:	617b      	str	r3, [r7, #20]
  const uint8_t *max_heap = (uint8_t *)stack_limit;
 80011fc:	697b      	ldr	r3, [r7, #20]
 80011fe:	613b      	str	r3, [r7, #16]
  uint8_t *prev_heap_end;

  /* Initialize heap end at first call */
  if (NULL == __sbrk_heap_end)
 8001200:	4b13      	ldr	r3, [pc, #76]	@ (8001250 <_sbrk+0x64>)
 8001202:	681b      	ldr	r3, [r3, #0]
 8001204:	2b00      	cmp	r3, #0
 8001206:	d102      	bne.n	800120e <_sbrk+0x22>
  {
    __sbrk_heap_end = &_end;
 8001208:	4b11      	ldr	r3, [pc, #68]	@ (8001250 <_sbrk+0x64>)
 800120a:	4a12      	ldr	r2, [pc, #72]	@ (8001254 <_sbrk+0x68>)
 800120c:	601a      	str	r2, [r3, #0]
  }

  /* Protect heap from growing into the reserved MSP stack */
  if (__sbrk_heap_end + incr > max_heap)
 800120e:	4b10      	ldr	r3, [pc, #64]	@ (8001250 <_sbrk+0x64>)
 8001210:	681a      	ldr	r2, [r3, #0]
 8001212:	687b      	ldr	r3, [r7, #4]
 8001214:	4413      	add	r3, r2
 8001216:	693a      	ldr	r2, [r7, #16]
 8001218:	429a      	cmp	r2, r3
 800121a:	d207      	bcs.n	800122c <_sbrk+0x40>
  {
    errno = ENOMEM;
 800121c:	f009 fd8c 	bl	800ad38 <__errno>
 8001220:	4603      	mov	r3, r0
 8001222:	220c      	movs	r2, #12
 8001224:	601a      	str	r2, [r3, #0]
    return (void *)-1;
 8001226:	f04f 33ff 	mov.w	r3, #4294967295	@ 0xffffffff
 800122a:	e009      	b.n	8001240 <_sbrk+0x54>
  }

  prev_heap_end = __sbrk_heap_end;
 800122c:	4b08      	ldr	r3, [pc, #32]	@ (8001250 <_sbrk+0x64>)
 800122e:	681b      	ldr	r3, [r3, #0]
 8001230:	60fb      	str	r3, [r7, #12]
  __sbrk_heap_end += incr;
 8001232:	4b07      	ldr	r3, [pc, #28]	@ (8001250 <_sbrk+0x64>)
 8001234:	681a      	ldr	r2, [r3, #0]
 8001236:	687b      	ldr	r3, [r7, #4]
 8001238:	4413      	add	r3, r2
 800123a:	4a05      	ldr	r2, [pc, #20]	@ (8001250 <_sbrk+0x64>)
 800123c:	6013      	str	r3, [r2, #0]

  return (void *)prev_heap_end;
 800123e:	68fb      	ldr	r3, [r7, #12]
}
 8001240:	4618      	mov	r0, r3
 8001242:	3718      	adds	r7, #24
 8001244:	46bd      	mov	sp, r7
 8001246:	bd80      	pop	{r7, pc}
 8001248:	20020000 	.word	0x20020000
 800124c:	00000400 	.word	0x00000400
 8001250:	200002cc 	.word	0x200002cc
 8001254:	20000bd8 	.word	0x20000bd8

08001258 <SystemInit>:
  *         configuration.
  * @param  None
  * @retval None
  */
void SystemInit(void)
{
 8001258:	b480      	push	{r7}
 800125a:	af00      	add	r7, sp, #0
  /* FPU settings ------------------------------------------------------------*/
  #if (__FPU_PRESENT == 1) && (__FPU_USED == 1)
    SCB->CPACR |= ((3UL << 10*2)|(3UL << 11*2));  /* set CP10 and CP11 Full Access */
 800125c:	4b06      	ldr	r3, [pc, #24]	@ (8001278 <SystemInit+0x20>)
 800125e:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8001262:	4a05      	ldr	r2, [pc, #20]	@ (8001278 <SystemInit+0x20>)
 8001264:	f443 0370 	orr.w	r3, r3, #15728640	@ 0xf00000
 8001268:	f8c2 3088 	str.w	r3, [r2, #136]	@ 0x88

  /* Configure the Vector Table location -------------------------------------*/
#if defined(USER_VECT_TAB_ADDRESS)
  SCB->VTOR = VECT_TAB_BASE_ADDRESS | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal SRAM */
#endif /* USER_VECT_TAB_ADDRESS */
}
 800126c:	bf00      	nop
 800126e:	46bd      	mov	sp, r7
 8001270:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001274:	4770      	bx	lr
 8001276:	bf00      	nop
 8001278:	e000ed00 	.word	0xe000ed00

0800127c <Reset_Handler>:

    .section  .text.Reset_Handler
  .weak  Reset_Handler
  .type  Reset_Handler, %function
Reset_Handler:  
  ldr   sp, =_estack    		 /* set stack pointer */
 800127c:	f8df d034 	ldr.w	sp, [pc, #52]	@ 80012b4 <LoopFillZerobss+0xe>

/* Call the clock system initialization function.*/
  bl  SystemInit   
 8001280:	f7ff ffea 	bl	8001258 <SystemInit>

/* Copy the data segment initializers from flash to SRAM */  
  ldr r0, =_sdata
 8001284:	480c      	ldr	r0, [pc, #48]	@ (80012b8 <LoopFillZerobss+0x12>)
  ldr r1, =_edata
 8001286:	490d      	ldr	r1, [pc, #52]	@ (80012bc <LoopFillZerobss+0x16>)
  ldr r2, =_sidata
 8001288:	4a0d      	ldr	r2, [pc, #52]	@ (80012c0 <LoopFillZerobss+0x1a>)
  movs r3, #0
 800128a:	2300      	movs	r3, #0
  b LoopCopyDataInit
 800128c:	e002      	b.n	8001294 <LoopCopyDataInit>

0800128e <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 800128e:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 8001290:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 8001292:	3304      	adds	r3, #4

08001294 <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 8001294:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 8001296:	428c      	cmp	r4, r1
  bcc CopyDataInit
 8001298:	d3f9      	bcc.n	800128e <CopyDataInit>
  
/* Zero fill the bss segment. */
  ldr r2, =_sbss
 800129a:	4a0a      	ldr	r2, [pc, #40]	@ (80012c4 <LoopFillZerobss+0x1e>)
  ldr r4, =_ebss
 800129c:	4c0a      	ldr	r4, [pc, #40]	@ (80012c8 <LoopFillZerobss+0x22>)
  movs r3, #0
 800129e:	2300      	movs	r3, #0
  b LoopFillZerobss
 80012a0:	e001      	b.n	80012a6 <LoopFillZerobss>

080012a2 <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 80012a2:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 80012a4:	3204      	adds	r2, #4

080012a6 <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 80012a6:	42a2      	cmp	r2, r4
  bcc FillZerobss
 80012a8:	d3fb      	bcc.n	80012a2 <FillZerobss>

/* Call static constructors */
    bl __libc_init_array
 80012aa:	f009 fd4b 	bl	800ad44 <__libc_init_array>
/* Call the application's entry point.*/
  bl  main
 80012ae:	f7ff f929 	bl	8000504 <main>
  bx  lr    
 80012b2:	4770      	bx	lr
  ldr   sp, =_estack    		 /* set stack pointer */
 80012b4:	20020000 	.word	0x20020000
  ldr r0, =_sdata
 80012b8:	20000000 	.word	0x20000000
  ldr r1, =_edata
 80012bc:	2000007c 	.word	0x2000007c
  ldr r2, =_sidata
 80012c0:	0800ae70 	.word	0x0800ae70
  ldr r2, =_sbss
 80012c4:	2000007c 	.word	0x2000007c
  ldr r4, =_ebss
 80012c8:	20000bd8 	.word	0x20000bd8

080012cc <DMA1_Stream0_IRQHandler>:
 * @retval None       
*/
    .section  .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b  Infinite_Loop
 80012cc:	e7fe      	b.n	80012cc <DMA1_Stream0_IRQHandler>
	...

080012d0 <HAL_Init>:
  *         need to ensure that the SysTick time base is always set to 1 millisecond
  *         to have correct HAL operation.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 80012d0:	b580      	push	{r7, lr}
 80012d2:	af00      	add	r7, sp, #0
  /* Configure Flash prefetch, Instruction cache, Data cache */ 
#if (INSTRUCTION_CACHE_ENABLE != 0U)
  __HAL_FLASH_INSTRUCTION_CACHE_ENABLE();
 80012d4:	4b0e      	ldr	r3, [pc, #56]	@ (8001310 <HAL_Init+0x40>)
 80012d6:	681b      	ldr	r3, [r3, #0]
 80012d8:	4a0d      	ldr	r2, [pc, #52]	@ (8001310 <HAL_Init+0x40>)
 80012da:	f443 7300 	orr.w	r3, r3, #512	@ 0x200
 80012de:	6013      	str	r3, [r2, #0]
#endif /* INSTRUCTION_CACHE_ENABLE */

#if (DATA_CACHE_ENABLE != 0U)
  __HAL_FLASH_DATA_CACHE_ENABLE();
 80012e0:	4b0b      	ldr	r3, [pc, #44]	@ (8001310 <HAL_Init+0x40>)
 80012e2:	681b      	ldr	r3, [r3, #0]
 80012e4:	4a0a      	ldr	r2, [pc, #40]	@ (8001310 <HAL_Init+0x40>)
 80012e6:	f443 6380 	orr.w	r3, r3, #1024	@ 0x400
 80012ea:	6013      	str	r3, [r2, #0]
#endif /* DATA_CACHE_ENABLE */

#if (PREFETCH_ENABLE != 0U)
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
 80012ec:	4b08      	ldr	r3, [pc, #32]	@ (8001310 <HAL_Init+0x40>)
 80012ee:	681b      	ldr	r3, [r3, #0]
 80012f0:	4a07      	ldr	r2, [pc, #28]	@ (8001310 <HAL_Init+0x40>)
 80012f2:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 80012f6:	6013      	str	r3, [r2, #0]
#endif /* PREFETCH_ENABLE */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 80012f8:	2003      	movs	r0, #3
 80012fa:	f000 ff2d 	bl	8002158 <HAL_NVIC_SetPriorityGrouping>

  /* Use systick as time base source and configure 1ms tick (default clock after Reset is HSI) */
  HAL_InitTick(TICK_INT_PRIORITY);
 80012fe:	2000      	movs	r0, #0
 8001300:	f000 f808 	bl	8001314 <HAL_InitTick>

  /* Init the low level hardware */
  HAL_MspInit();
 8001304:	f7ff fcc4 	bl	8000c90 <HAL_MspInit>

  /* Return function status */
  return HAL_OK;
 8001308:	2300      	movs	r3, #0
}
 800130a:	4618      	mov	r0, r3
 800130c:	bd80      	pop	{r7, pc}
 800130e:	bf00      	nop
 8001310:	40023c00 	.word	0x40023c00

08001314 <HAL_InitTick>:
  *       implementation  in user file.
  * @param TickPriority Tick interrupt priority.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 8001314:	b580      	push	{r7, lr}
 8001316:	b082      	sub	sp, #8
 8001318:	af00      	add	r7, sp, #0
 800131a:	6078      	str	r0, [r7, #4]
  /* Configure the SysTick to have interrupt in 1ms time basis*/
  if (HAL_SYSTICK_Config(SystemCoreClock / (1000U / uwTickFreq)) > 0U)
 800131c:	4b12      	ldr	r3, [pc, #72]	@ (8001368 <HAL_InitTick+0x54>)
 800131e:	681a      	ldr	r2, [r3, #0]
 8001320:	4b12      	ldr	r3, [pc, #72]	@ (800136c <HAL_InitTick+0x58>)
 8001322:	781b      	ldrb	r3, [r3, #0]
 8001324:	4619      	mov	r1, r3
 8001326:	f44f 737a 	mov.w	r3, #1000	@ 0x3e8
 800132a:	fbb3 f3f1 	udiv	r3, r3, r1
 800132e:	fbb2 f3f3 	udiv	r3, r2, r3
 8001332:	4618      	mov	r0, r3
 8001334:	f000 ff45 	bl	80021c2 <HAL_SYSTICK_Config>
 8001338:	4603      	mov	r3, r0
 800133a:	2b00      	cmp	r3, #0
 800133c:	d001      	beq.n	8001342 <HAL_InitTick+0x2e>
  {
    return HAL_ERROR;
 800133e:	2301      	movs	r3, #1
 8001340:	e00e      	b.n	8001360 <HAL_InitTick+0x4c>
  }

  /* Configure the SysTick IRQ priority */
  if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 8001342:	687b      	ldr	r3, [r7, #4]
 8001344:	2b0f      	cmp	r3, #15
 8001346:	d80a      	bhi.n	800135e <HAL_InitTick+0x4a>
  {
    HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0U);
 8001348:	2200      	movs	r2, #0
 800134a:	6879      	ldr	r1, [r7, #4]
 800134c:	f04f 30ff 	mov.w	r0, #4294967295	@ 0xffffffff
 8001350:	f000 ff0d 	bl	800216e <HAL_NVIC_SetPriority>
    uwTickPrio = TickPriority;
 8001354:	4a06      	ldr	r2, [pc, #24]	@ (8001370 <HAL_InitTick+0x5c>)
 8001356:	687b      	ldr	r3, [r7, #4]
 8001358:	6013      	str	r3, [r2, #0]
  {
    return HAL_ERROR;
  }

  /* Return function status */
  return HAL_OK;
 800135a:	2300      	movs	r3, #0
 800135c:	e000      	b.n	8001360 <HAL_InitTick+0x4c>
    return HAL_ERROR;
 800135e:	2301      	movs	r3, #1
}
 8001360:	4618      	mov	r0, r3
 8001362:	3708      	adds	r7, #8
 8001364:	46bd      	mov	sp, r7
 8001366:	bd80      	pop	{r7, pc}
 8001368:	20000000 	.word	0x20000000
 800136c:	20000008 	.word	0x20000008
 8001370:	20000004 	.word	0x20000004

08001374 <HAL_IncTick>:
 * @note This function is declared as __weak to be overwritten in case of other 
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 8001374:	b480      	push	{r7}
 8001376:	af00      	add	r7, sp, #0
  uwTick += uwTickFreq;
 8001378:	4b06      	ldr	r3, [pc, #24]	@ (8001394 <HAL_IncTick+0x20>)
 800137a:	781b      	ldrb	r3, [r3, #0]
 800137c:	461a      	mov	r2, r3
 800137e:	4b06      	ldr	r3, [pc, #24]	@ (8001398 <HAL_IncTick+0x24>)
 8001380:	681b      	ldr	r3, [r3, #0]
 8001382:	4413      	add	r3, r2
 8001384:	4a04      	ldr	r2, [pc, #16]	@ (8001398 <HAL_IncTick+0x24>)
 8001386:	6013      	str	r3, [r2, #0]
}
 8001388:	bf00      	nop
 800138a:	46bd      	mov	sp, r7
 800138c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001390:	4770      	bx	lr
 8001392:	bf00      	nop
 8001394:	20000008 	.word	0x20000008
 8001398:	200002d0 	.word	0x200002d0

0800139c <HAL_GetTick>:
  * @note This function is declared as __weak to be overwritten in case of other 
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 800139c:	b480      	push	{r7}
 800139e:	af00      	add	r7, sp, #0
  return uwTick;
 80013a0:	4b03      	ldr	r3, [pc, #12]	@ (80013b0 <HAL_GetTick+0x14>)
 80013a2:	681b      	ldr	r3, [r3, #0]
}
 80013a4:	4618      	mov	r0, r3
 80013a6:	46bd      	mov	sp, r7
 80013a8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80013ac:	4770      	bx	lr
 80013ae:	bf00      	nop
 80013b0:	200002d0 	.word	0x200002d0

080013b4 <HAL_Delay>:
  *       implementations in user file.
  * @param Delay specifies the delay time length, in milliseconds.
  * @retval None
  */
__weak void HAL_Delay(uint32_t Delay)
{
 80013b4:	b580      	push	{r7, lr}
 80013b6:	b084      	sub	sp, #16
 80013b8:	af00      	add	r7, sp, #0
 80013ba:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = HAL_GetTick();
 80013bc:	f7ff ffee 	bl	800139c <HAL_GetTick>
 80013c0:	60b8      	str	r0, [r7, #8]
  uint32_t wait = Delay;
 80013c2:	687b      	ldr	r3, [r7, #4]
 80013c4:	60fb      	str	r3, [r7, #12]

  /* Add a freq to guarantee minimum wait */
  if (wait < HAL_MAX_DELAY)
 80013c6:	68fb      	ldr	r3, [r7, #12]
 80013c8:	f1b3 3fff 	cmp.w	r3, #4294967295	@ 0xffffffff
 80013cc:	d005      	beq.n	80013da <HAL_Delay+0x26>
  {
    wait += (uint32_t)(uwTickFreq);
 80013ce:	4b0a      	ldr	r3, [pc, #40]	@ (80013f8 <HAL_Delay+0x44>)
 80013d0:	781b      	ldrb	r3, [r3, #0]
 80013d2:	461a      	mov	r2, r3
 80013d4:	68fb      	ldr	r3, [r7, #12]
 80013d6:	4413      	add	r3, r2
 80013d8:	60fb      	str	r3, [r7, #12]
  }

  while((HAL_GetTick() - tickstart) < wait)
 80013da:	bf00      	nop
 80013dc:	f7ff ffde 	bl	800139c <HAL_GetTick>
 80013e0:	4602      	mov	r2, r0
 80013e2:	68bb      	ldr	r3, [r7, #8]
 80013e4:	1ad3      	subs	r3, r2, r3
 80013e6:	68fa      	ldr	r2, [r7, #12]
 80013e8:	429a      	cmp	r2, r3
 80013ea:	d8f7      	bhi.n	80013dc <HAL_Delay+0x28>
  {
  }
}
 80013ec:	bf00      	nop
 80013ee:	bf00      	nop
 80013f0:	3710      	adds	r7, #16
 80013f2:	46bd      	mov	sp, r7
 80013f4:	bd80      	pop	{r7, pc}
 80013f6:	bf00      	nop
 80013f8:	20000008 	.word	0x20000008

080013fc <HAL_ADC_Init>:
  * @param  hadc pointer to a ADC_HandleTypeDef structure that contains
  *         the configuration information for the specified ADC.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_Init(ADC_HandleTypeDef *hadc)
{
 80013fc:	b580      	push	{r7, lr}
 80013fe:	b084      	sub	sp, #16
 8001400:	af00      	add	r7, sp, #0
 8001402:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef tmp_hal_status = HAL_OK;
 8001404:	2300      	movs	r3, #0
 8001406:	73fb      	strb	r3, [r7, #15]

  /* Check ADC handle */
  if (hadc == NULL)
 8001408:	687b      	ldr	r3, [r7, #4]
 800140a:	2b00      	cmp	r3, #0
 800140c:	d101      	bne.n	8001412 <HAL_ADC_Init+0x16>
  {
    return HAL_ERROR;
 800140e:	2301      	movs	r3, #1
 8001410:	e033      	b.n	800147a <HAL_ADC_Init+0x7e>
  if (hadc->Init.ExternalTrigConv != ADC_SOFTWARE_START)
  {
    assert_param(IS_ADC_EXT_TRIG_EDGE(hadc->Init.ExternalTrigConvEdge));
  }

  if (hadc->State == HAL_ADC_STATE_RESET)
 8001412:	687b      	ldr	r3, [r7, #4]
 8001414:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8001416:	2b00      	cmp	r3, #0
 8001418:	d109      	bne.n	800142e <HAL_ADC_Init+0x32>

    /* Init the low level hardware */
    hadc->MspInitCallback(hadc);
#else
    /* Init the low level hardware */
    HAL_ADC_MspInit(hadc);
 800141a:	6878      	ldr	r0, [r7, #4]
 800141c:	f7ff fc60 	bl	8000ce0 <HAL_ADC_MspInit>
#endif /* USE_HAL_ADC_REGISTER_CALLBACKS */

    /* Initialize ADC error code */
    ADC_CLEAR_ERRORCODE(hadc);
 8001420:	687b      	ldr	r3, [r7, #4]
 8001422:	2200      	movs	r2, #0
 8001424:	645a      	str	r2, [r3, #68]	@ 0x44

    /* Allocate lock resource and initialize it */
    hadc->Lock = HAL_UNLOCKED;
 8001426:	687b      	ldr	r3, [r7, #4]
 8001428:	2200      	movs	r2, #0
 800142a:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c
  }

  /* Configuration of ADC parameters if previous preliminary actions are      */
  /* correctly completed.                                                     */
  if (HAL_IS_BIT_CLR(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL))
 800142e:	687b      	ldr	r3, [r7, #4]
 8001430:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8001432:	f003 0310 	and.w	r3, r3, #16
 8001436:	2b00      	cmp	r3, #0
 8001438:	d118      	bne.n	800146c <HAL_ADC_Init+0x70>
  {
    /* Set ADC state */
    ADC_STATE_CLR_SET(hadc->State,
 800143a:	687b      	ldr	r3, [r7, #4]
 800143c:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800143e:	f423 5388 	bic.w	r3, r3, #4352	@ 0x1100
 8001442:	f023 0302 	bic.w	r3, r3, #2
 8001446:	f043 0202 	orr.w	r2, r3, #2
 800144a:	687b      	ldr	r3, [r7, #4]
 800144c:	641a      	str	r2, [r3, #64]	@ 0x40
                      HAL_ADC_STATE_REG_BUSY | HAL_ADC_STATE_INJ_BUSY,
                      HAL_ADC_STATE_BUSY_INTERNAL);

    /* Set ADC parameters */
    ADC_Init(hadc);
 800144e:	6878      	ldr	r0, [r7, #4]
 8001450:	f000 fc2a 	bl	8001ca8 <ADC_Init>

    /* Set ADC error code to none */
    ADC_CLEAR_ERRORCODE(hadc);
 8001454:	687b      	ldr	r3, [r7, #4]
 8001456:	2200      	movs	r2, #0
 8001458:	645a      	str	r2, [r3, #68]	@ 0x44

    /* Set the ADC state */
    ADC_STATE_CLR_SET(hadc->State,
 800145a:	687b      	ldr	r3, [r7, #4]
 800145c:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800145e:	f023 0303 	bic.w	r3, r3, #3
 8001462:	f043 0201 	orr.w	r2, r3, #1
 8001466:	687b      	ldr	r3, [r7, #4]
 8001468:	641a      	str	r2, [r3, #64]	@ 0x40
 800146a:	e001      	b.n	8001470 <HAL_ADC_Init+0x74>
                      HAL_ADC_STATE_BUSY_INTERNAL,
                      HAL_ADC_STATE_READY);
  }
  else
  {
    tmp_hal_status = HAL_ERROR;
 800146c:	2301      	movs	r3, #1
 800146e:	73fb      	strb	r3, [r7, #15]
  }

  /* Release Lock */
  __HAL_UNLOCK(hadc);
 8001470:	687b      	ldr	r3, [r7, #4]
 8001472:	2200      	movs	r2, #0
 8001474:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  /* Return function status */
  return tmp_hal_status;
 8001478:	7bfb      	ldrb	r3, [r7, #15]
}
 800147a:	4618      	mov	r0, r3
 800147c:	3710      	adds	r7, #16
 800147e:	46bd      	mov	sp, r7
 8001480:	bd80      	pop	{r7, pc}
	...

08001484 <HAL_ADC_Start_IT>:
  * @param  hadc pointer to a ADC_HandleTypeDef structure that contains
  *         the configuration information for the specified ADC.
  * @retval HAL status.
  */
HAL_StatusTypeDef HAL_ADC_Start_IT(ADC_HandleTypeDef *hadc)
{
 8001484:	b480      	push	{r7}
 8001486:	b085      	sub	sp, #20
 8001488:	af00      	add	r7, sp, #0
 800148a:	6078      	str	r0, [r7, #4]
  __IO uint32_t counter = 0U;
 800148c:	2300      	movs	r3, #0
 800148e:	60bb      	str	r3, [r7, #8]
  /* Check the parameters */
  assert_param(IS_FUNCTIONAL_STATE(hadc->Init.ContinuousConvMode));
  assert_param(IS_ADC_EXT_TRIG_EDGE(hadc->Init.ExternalTrigConvEdge));

  /* Process locked */
  __HAL_LOCK(hadc);
 8001490:	687b      	ldr	r3, [r7, #4]
 8001492:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 8001496:	2b01      	cmp	r3, #1
 8001498:	d101      	bne.n	800149e <HAL_ADC_Start_IT+0x1a>
 800149a:	2302      	movs	r3, #2
 800149c:	e0a1      	b.n	80015e2 <HAL_ADC_Start_IT+0x15e>
 800149e:	687b      	ldr	r3, [r7, #4]
 80014a0:	2201      	movs	r2, #1
 80014a2:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  /* Enable the ADC peripheral */
  /* Check if ADC peripheral is disabled in order to enable it and wait during
  Tstab time the ADC's stabilization */
  if ((hadc->Instance->CR2 & ADC_CR2_ADON) != ADC_CR2_ADON)
 80014a6:	687b      	ldr	r3, [r7, #4]
 80014a8:	681b      	ldr	r3, [r3, #0]
 80014aa:	689b      	ldr	r3, [r3, #8]
 80014ac:	f003 0301 	and.w	r3, r3, #1
 80014b0:	2b01      	cmp	r3, #1
 80014b2:	d018      	beq.n	80014e6 <HAL_ADC_Start_IT+0x62>
  {
    /* Enable the Peripheral */
    __HAL_ADC_ENABLE(hadc);
 80014b4:	687b      	ldr	r3, [r7, #4]
 80014b6:	681b      	ldr	r3, [r3, #0]
 80014b8:	689a      	ldr	r2, [r3, #8]
 80014ba:	687b      	ldr	r3, [r7, #4]
 80014bc:	681b      	ldr	r3, [r3, #0]
 80014be:	f042 0201 	orr.w	r2, r2, #1
 80014c2:	609a      	str	r2, [r3, #8]

    /* Delay for ADC stabilization time */
    /* Compute number of CPU cycles to wait for */
    counter = (ADC_STAB_DELAY_US * (SystemCoreClock / 1000000U));
 80014c4:	4b4a      	ldr	r3, [pc, #296]	@ (80015f0 <HAL_ADC_Start_IT+0x16c>)
 80014c6:	681b      	ldr	r3, [r3, #0]
 80014c8:	4a4a      	ldr	r2, [pc, #296]	@ (80015f4 <HAL_ADC_Start_IT+0x170>)
 80014ca:	fba2 2303 	umull	r2, r3, r2, r3
 80014ce:	0c9a      	lsrs	r2, r3, #18
 80014d0:	4613      	mov	r3, r2
 80014d2:	005b      	lsls	r3, r3, #1
 80014d4:	4413      	add	r3, r2
 80014d6:	60bb      	str	r3, [r7, #8]
    while (counter != 0U)
 80014d8:	e002      	b.n	80014e0 <HAL_ADC_Start_IT+0x5c>
    {
      counter--;
 80014da:	68bb      	ldr	r3, [r7, #8]
 80014dc:	3b01      	subs	r3, #1
 80014de:	60bb      	str	r3, [r7, #8]
    while (counter != 0U)
 80014e0:	68bb      	ldr	r3, [r7, #8]
 80014e2:	2b00      	cmp	r3, #0
 80014e4:	d1f9      	bne.n	80014da <HAL_ADC_Start_IT+0x56>
    }
  }

  /* Start conversion if ADC is effectively enabled */
  if (HAL_IS_BIT_SET(hadc->Instance->CR2, ADC_CR2_ADON))
 80014e6:	687b      	ldr	r3, [r7, #4]
 80014e8:	681b      	ldr	r3, [r3, #0]
 80014ea:	689b      	ldr	r3, [r3, #8]
 80014ec:	f003 0301 	and.w	r3, r3, #1
 80014f0:	2b01      	cmp	r3, #1
 80014f2:	d169      	bne.n	80015c8 <HAL_ADC_Start_IT+0x144>
  {
    /* Set ADC state                                                          */
    /* - Clear state bitfield related to regular group conversion results     */
    /* - Set state bitfield related to regular group operation                */
    ADC_STATE_CLR_SET(hadc->State,
 80014f4:	687b      	ldr	r3, [r7, #4]
 80014f6:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80014f8:	f423 63e0 	bic.w	r3, r3, #1792	@ 0x700
 80014fc:	f023 0301 	bic.w	r3, r3, #1
 8001500:	f443 7280 	orr.w	r2, r3, #256	@ 0x100
 8001504:	687b      	ldr	r3, [r7, #4]
 8001506:	641a      	str	r2, [r3, #64]	@ 0x40
                      HAL_ADC_STATE_READY | HAL_ADC_STATE_REG_EOC | HAL_ADC_STATE_REG_OVR,
                      HAL_ADC_STATE_REG_BUSY);

    /* If conversions on group regular are also triggering group injected,    */
    /* update ADC state.                                                      */
    if (READ_BIT(hadc->Instance->CR1, ADC_CR1_JAUTO) != RESET)
 8001508:	687b      	ldr	r3, [r7, #4]
 800150a:	681b      	ldr	r3, [r3, #0]
 800150c:	685b      	ldr	r3, [r3, #4]
 800150e:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8001512:	2b00      	cmp	r3, #0
 8001514:	d007      	beq.n	8001526 <HAL_ADC_Start_IT+0xa2>
    {
      ADC_STATE_CLR_SET(hadc->State, HAL_ADC_STATE_INJ_EOC, HAL_ADC_STATE_INJ_BUSY);
 8001516:	687b      	ldr	r3, [r7, #4]
 8001518:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800151a:	f423 5340 	bic.w	r3, r3, #12288	@ 0x3000
 800151e:	f443 5280 	orr.w	r2, r3, #4096	@ 0x1000
 8001522:	687b      	ldr	r3, [r7, #4]
 8001524:	641a      	str	r2, [r3, #64]	@ 0x40
    }

    /* State machine update: Check if an injected conversion is ongoing */
    if (HAL_IS_BIT_SET(hadc->State, HAL_ADC_STATE_INJ_BUSY))
 8001526:	687b      	ldr	r3, [r7, #4]
 8001528:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800152a:	f403 5380 	and.w	r3, r3, #4096	@ 0x1000
 800152e:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 8001532:	d106      	bne.n	8001542 <HAL_ADC_Start_IT+0xbe>
    {
      /* Reset ADC error code fields related to conversions on group regular */
      CLEAR_BIT(hadc->ErrorCode, (HAL_ADC_ERROR_OVR | HAL_ADC_ERROR_DMA));
 8001534:	687b      	ldr	r3, [r7, #4]
 8001536:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8001538:	f023 0206 	bic.w	r2, r3, #6
 800153c:	687b      	ldr	r3, [r7, #4]
 800153e:	645a      	str	r2, [r3, #68]	@ 0x44
 8001540:	e002      	b.n	8001548 <HAL_ADC_Start_IT+0xc4>
    }
    else
    {
      /* Reset ADC all error code fields */
      ADC_CLEAR_ERRORCODE(hadc);
 8001542:	687b      	ldr	r3, [r7, #4]
 8001544:	2200      	movs	r2, #0
 8001546:	645a      	str	r2, [r3, #68]	@ 0x44
    }

    /* Process unlocked */
    /* Unlock before starting ADC conversions: in case of potential           */
    /* interruption, to let the process to ADC IRQ Handler.                   */
    __HAL_UNLOCK(hadc);
 8001548:	687b      	ldr	r3, [r7, #4]
 800154a:	2200      	movs	r2, #0
 800154c:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

    /* Pointer to the common control register to which is belonging hadc    */
    /* (Depending on STM32F4 product, there may be up to 3 ADCs and 1 common */
    /* control register)                                                    */
    tmpADC_Common = ADC_COMMON_REGISTER(hadc);
 8001550:	4b29      	ldr	r3, [pc, #164]	@ (80015f8 <HAL_ADC_Start_IT+0x174>)
 8001552:	60fb      	str	r3, [r7, #12]

    /* Clear regular group conversion flag and overrun flag */
    /* (To ensure of no unknown state from potential previous ADC operations) */
    __HAL_ADC_CLEAR_FLAG(hadc, ADC_FLAG_EOC | ADC_FLAG_OVR);
 8001554:	687b      	ldr	r3, [r7, #4]
 8001556:	681b      	ldr	r3, [r3, #0]
 8001558:	f06f 0222 	mvn.w	r2, #34	@ 0x22
 800155c:	601a      	str	r2, [r3, #0]

    /* Enable end of conversion interrupt for regular group */
    __HAL_ADC_ENABLE_IT(hadc, (ADC_IT_EOC | ADC_IT_OVR));
 800155e:	687b      	ldr	r3, [r7, #4]
 8001560:	681b      	ldr	r3, [r3, #0]
 8001562:	685b      	ldr	r3, [r3, #4]
 8001564:	687a      	ldr	r2, [r7, #4]
 8001566:	6812      	ldr	r2, [r2, #0]
 8001568:	f043 6380 	orr.w	r3, r3, #67108864	@ 0x4000000
 800156c:	f043 0320 	orr.w	r3, r3, #32
 8001570:	6053      	str	r3, [r2, #4]

    /* Check if Multimode enabled */
    if (HAL_IS_BIT_CLR(tmpADC_Common->CCR, ADC_CCR_MULTI))
 8001572:	68fb      	ldr	r3, [r7, #12]
 8001574:	685b      	ldr	r3, [r3, #4]
 8001576:	f003 031f 	and.w	r3, r3, #31
 800157a:	2b00      	cmp	r3, #0
 800157c:	d10f      	bne.n	800159e <HAL_ADC_Start_IT+0x11a>
      if ((hadc->Instance == ADC1) || ((hadc->Instance == ADC2) && ((ADC->CCR & ADC_CCR_MULTI_Msk) < ADC_CCR_MULTI_0)) \
          || ((hadc->Instance == ADC3) && ((ADC->CCR & ADC_CCR_MULTI_Msk) < ADC_CCR_MULTI_4)))
      {
#endif /* ADC2 || ADC3 */
        /* if no external trigger present enable software conversion of regular channels */
        if ((hadc->Instance->CR2 & ADC_CR2_EXTEN) == RESET)
 800157e:	687b      	ldr	r3, [r7, #4]
 8001580:	681b      	ldr	r3, [r3, #0]
 8001582:	689b      	ldr	r3, [r3, #8]
 8001584:	f003 5340 	and.w	r3, r3, #805306368	@ 0x30000000
 8001588:	2b00      	cmp	r3, #0
 800158a:	d129      	bne.n	80015e0 <HAL_ADC_Start_IT+0x15c>
        {
          /* Enable the selected ADC software conversion for regular group */
          hadc->Instance->CR2 |= (uint32_t)ADC_CR2_SWSTART;
 800158c:	687b      	ldr	r3, [r7, #4]
 800158e:	681b      	ldr	r3, [r3, #0]
 8001590:	689a      	ldr	r2, [r3, #8]
 8001592:	687b      	ldr	r3, [r7, #4]
 8001594:	681b      	ldr	r3, [r3, #0]
 8001596:	f042 4280 	orr.w	r2, r2, #1073741824	@ 0x40000000
 800159a:	609a      	str	r2, [r3, #8]
 800159c:	e020      	b.n	80015e0 <HAL_ADC_Start_IT+0x15c>
#endif /* ADC2 || ADC3 */
    }
    else
    {
      /* if instance of handle correspond to ADC1 and  no external trigger present enable software conversion of regular channels */
      if ((hadc->Instance == ADC1) && ((hadc->Instance->CR2 & ADC_CR2_EXTEN) == RESET))
 800159e:	687b      	ldr	r3, [r7, #4]
 80015a0:	681b      	ldr	r3, [r3, #0]
 80015a2:	4a16      	ldr	r2, [pc, #88]	@ (80015fc <HAL_ADC_Start_IT+0x178>)
 80015a4:	4293      	cmp	r3, r2
 80015a6:	d11b      	bne.n	80015e0 <HAL_ADC_Start_IT+0x15c>
 80015a8:	687b      	ldr	r3, [r7, #4]
 80015aa:	681b      	ldr	r3, [r3, #0]
 80015ac:	689b      	ldr	r3, [r3, #8]
 80015ae:	f003 5340 	and.w	r3, r3, #805306368	@ 0x30000000
 80015b2:	2b00      	cmp	r3, #0
 80015b4:	d114      	bne.n	80015e0 <HAL_ADC_Start_IT+0x15c>
      {
        /* Enable the selected ADC software conversion for regular group */
        hadc->Instance->CR2 |= (uint32_t)ADC_CR2_SWSTART;
 80015b6:	687b      	ldr	r3, [r7, #4]
 80015b8:	681b      	ldr	r3, [r3, #0]
 80015ba:	689a      	ldr	r2, [r3, #8]
 80015bc:	687b      	ldr	r3, [r7, #4]
 80015be:	681b      	ldr	r3, [r3, #0]
 80015c0:	f042 4280 	orr.w	r2, r2, #1073741824	@ 0x40000000
 80015c4:	609a      	str	r2, [r3, #8]
 80015c6:	e00b      	b.n	80015e0 <HAL_ADC_Start_IT+0x15c>
    }
  }
  else
  {
    /* Update ADC state machine to error */
    SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 80015c8:	687b      	ldr	r3, [r7, #4]
 80015ca:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80015cc:	f043 0210 	orr.w	r2, r3, #16
 80015d0:	687b      	ldr	r3, [r7, #4]
 80015d2:	641a      	str	r2, [r3, #64]	@ 0x40

    /* Set ADC error code to ADC IP internal error */
    SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 80015d4:	687b      	ldr	r3, [r7, #4]
 80015d6:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80015d8:	f043 0201 	orr.w	r2, r3, #1
 80015dc:	687b      	ldr	r3, [r7, #4]
 80015de:	645a      	str	r2, [r3, #68]	@ 0x44
  }

  /* Return function status */
  return HAL_OK;
 80015e0:	2300      	movs	r3, #0
}
 80015e2:	4618      	mov	r0, r3
 80015e4:	3714      	adds	r7, #20
 80015e6:	46bd      	mov	sp, r7
 80015e8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80015ec:	4770      	bx	lr
 80015ee:	bf00      	nop
 80015f0:	20000000 	.word	0x20000000
 80015f4:	431bde83 	.word	0x431bde83
 80015f8:	40012300 	.word	0x40012300
 80015fc:	40012000 	.word	0x40012000

08001600 <HAL_ADC_IRQHandler>:
  * @param  hadc pointer to a ADC_HandleTypeDef structure that contains
  *         the configuration information for the specified ADC.
  * @retval None
  */
void HAL_ADC_IRQHandler(ADC_HandleTypeDef *hadc)
{
 8001600:	b580      	push	{r7, lr}
 8001602:	b086      	sub	sp, #24
 8001604:	af00      	add	r7, sp, #0
 8001606:	6078      	str	r0, [r7, #4]
  uint32_t tmp1 = 0U, tmp2 = 0U;
 8001608:	2300      	movs	r3, #0
 800160a:	617b      	str	r3, [r7, #20]
 800160c:	2300      	movs	r3, #0
 800160e:	613b      	str	r3, [r7, #16]

  uint32_t tmp_sr = hadc->Instance->SR;
 8001610:	687b      	ldr	r3, [r7, #4]
 8001612:	681b      	ldr	r3, [r3, #0]
 8001614:	681b      	ldr	r3, [r3, #0]
 8001616:	60fb      	str	r3, [r7, #12]
  uint32_t tmp_cr1 = hadc->Instance->CR1;
 8001618:	687b      	ldr	r3, [r7, #4]
 800161a:	681b      	ldr	r3, [r3, #0]
 800161c:	685b      	ldr	r3, [r3, #4]
 800161e:	60bb      	str	r3, [r7, #8]
  /* Check the parameters */
  assert_param(IS_FUNCTIONAL_STATE(hadc->Init.ContinuousConvMode));
  assert_param(IS_ADC_REGULAR_LENGTH(hadc->Init.NbrOfConversion));
  assert_param(IS_ADC_EOCSelection(hadc->Init.EOCSelection));

  tmp1 = tmp_sr & ADC_FLAG_EOC;
 8001620:	68fb      	ldr	r3, [r7, #12]
 8001622:	f003 0302 	and.w	r3, r3, #2
 8001626:	617b      	str	r3, [r7, #20]
  tmp2 = tmp_cr1 & ADC_IT_EOC;
 8001628:	68bb      	ldr	r3, [r7, #8]
 800162a:	f003 0320 	and.w	r3, r3, #32
 800162e:	613b      	str	r3, [r7, #16]
  /* Check End of conversion flag for regular channels */
  if (tmp1 && tmp2)
 8001630:	697b      	ldr	r3, [r7, #20]
 8001632:	2b00      	cmp	r3, #0
 8001634:	d049      	beq.n	80016ca <HAL_ADC_IRQHandler+0xca>
 8001636:	693b      	ldr	r3, [r7, #16]
 8001638:	2b00      	cmp	r3, #0
 800163a:	d046      	beq.n	80016ca <HAL_ADC_IRQHandler+0xca>
  {
    /* Update state machine on conversion status if not in error state */
    if (HAL_IS_BIT_CLR(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL))
 800163c:	687b      	ldr	r3, [r7, #4]
 800163e:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8001640:	f003 0310 	and.w	r3, r3, #16
 8001644:	2b00      	cmp	r3, #0
 8001646:	d105      	bne.n	8001654 <HAL_ADC_IRQHandler+0x54>
    {
      /* Set ADC state */
      SET_BIT(hadc->State, HAL_ADC_STATE_REG_EOC);
 8001648:	687b      	ldr	r3, [r7, #4]
 800164a:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800164c:	f443 7200 	orr.w	r2, r3, #512	@ 0x200
 8001650:	687b      	ldr	r3, [r7, #4]
 8001652:	641a      	str	r2, [r3, #64]	@ 0x40
    /* by external trigger, continuous mode or scan sequence on going.      */
    /* Note: On STM32F4, there is no independent flag of end of sequence.   */
    /*       The test of scan sequence on going is done either with scan    */
    /*       sequence disabled or with end of conversion flag set to        */
    /*       of end of sequence.                                            */
    if (ADC_IS_SOFTWARE_START_REGULAR(hadc)                   &&
 8001654:	687b      	ldr	r3, [r7, #4]
 8001656:	681b      	ldr	r3, [r3, #0]
 8001658:	689b      	ldr	r3, [r3, #8]
 800165a:	f003 5340 	and.w	r3, r3, #805306368	@ 0x30000000
 800165e:	2b00      	cmp	r3, #0
 8001660:	d12b      	bne.n	80016ba <HAL_ADC_IRQHandler+0xba>
        (hadc->Init.ContinuousConvMode == DISABLE)            &&
 8001662:	687b      	ldr	r3, [r7, #4]
 8001664:	7e1b      	ldrb	r3, [r3, #24]
    if (ADC_IS_SOFTWARE_START_REGULAR(hadc)                   &&
 8001666:	2b00      	cmp	r3, #0
 8001668:	d127      	bne.n	80016ba <HAL_ADC_IRQHandler+0xba>
        (HAL_IS_BIT_CLR(hadc->Instance->SQR1, ADC_SQR1_L) ||
 800166a:	687b      	ldr	r3, [r7, #4]
 800166c:	681b      	ldr	r3, [r3, #0]
 800166e:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8001670:	f403 0370 	and.w	r3, r3, #15728640	@ 0xf00000
        (hadc->Init.ContinuousConvMode == DISABLE)            &&
 8001674:	2b00      	cmp	r3, #0
 8001676:	d006      	beq.n	8001686 <HAL_ADC_IRQHandler+0x86>
         HAL_IS_BIT_CLR(hadc->Instance->CR2, ADC_CR2_EOCS)))
 8001678:	687b      	ldr	r3, [r7, #4]
 800167a:	681b      	ldr	r3, [r3, #0]
 800167c:	689b      	ldr	r3, [r3, #8]
 800167e:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
        (HAL_IS_BIT_CLR(hadc->Instance->SQR1, ADC_SQR1_L) ||
 8001682:	2b00      	cmp	r3, #0
 8001684:	d119      	bne.n	80016ba <HAL_ADC_IRQHandler+0xba>
    {
      /* Disable ADC end of single conversion interrupt on group regular */
      /* Note: Overrun interrupt was enabled with EOC interrupt in          */
      /* HAL_ADC_Start_IT(), but is not disabled here because can be used   */
      /* by overrun IRQ process below.                                      */
      __HAL_ADC_DISABLE_IT(hadc, ADC_IT_EOC);
 8001686:	687b      	ldr	r3, [r7, #4]
 8001688:	681b      	ldr	r3, [r3, #0]
 800168a:	685a      	ldr	r2, [r3, #4]
 800168c:	687b      	ldr	r3, [r7, #4]
 800168e:	681b      	ldr	r3, [r3, #0]
 8001690:	f022 0220 	bic.w	r2, r2, #32
 8001694:	605a      	str	r2, [r3, #4]

      /* Set ADC state */
      CLEAR_BIT(hadc->State, HAL_ADC_STATE_REG_BUSY);
 8001696:	687b      	ldr	r3, [r7, #4]
 8001698:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800169a:	f423 7280 	bic.w	r2, r3, #256	@ 0x100
 800169e:	687b      	ldr	r3, [r7, #4]
 80016a0:	641a      	str	r2, [r3, #64]	@ 0x40

      if (HAL_IS_BIT_CLR(hadc->State, HAL_ADC_STATE_INJ_BUSY))
 80016a2:	687b      	ldr	r3, [r7, #4]
 80016a4:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80016a6:	f403 5380 	and.w	r3, r3, #4096	@ 0x1000
 80016aa:	2b00      	cmp	r3, #0
 80016ac:	d105      	bne.n	80016ba <HAL_ADC_IRQHandler+0xba>
      {
        SET_BIT(hadc->State, HAL_ADC_STATE_READY);
 80016ae:	687b      	ldr	r3, [r7, #4]
 80016b0:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80016b2:	f043 0201 	orr.w	r2, r3, #1
 80016b6:	687b      	ldr	r3, [r7, #4]
 80016b8:	641a      	str	r2, [r3, #64]	@ 0x40

    /* Conversion complete callback */
#if (USE_HAL_ADC_REGISTER_CALLBACKS == 1)
    hadc->ConvCpltCallback(hadc);
#else
    HAL_ADC_ConvCpltCallback(hadc);
 80016ba:	6878      	ldr	r0, [r7, #4]
 80016bc:	f7ff fa96 	bl	8000bec <HAL_ADC_ConvCpltCallback>
#endif /* USE_HAL_ADC_REGISTER_CALLBACKS */

    /* Clear regular group conversion flag */
    __HAL_ADC_CLEAR_FLAG(hadc, ADC_FLAG_STRT | ADC_FLAG_EOC);
 80016c0:	687b      	ldr	r3, [r7, #4]
 80016c2:	681b      	ldr	r3, [r3, #0]
 80016c4:	f06f 0212 	mvn.w	r2, #18
 80016c8:	601a      	str	r2, [r3, #0]
  }

  tmp1 = tmp_sr & ADC_FLAG_JEOC;
 80016ca:	68fb      	ldr	r3, [r7, #12]
 80016cc:	f003 0304 	and.w	r3, r3, #4
 80016d0:	617b      	str	r3, [r7, #20]
  tmp2 = tmp_cr1 & ADC_IT_JEOC;
 80016d2:	68bb      	ldr	r3, [r7, #8]
 80016d4:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 80016d8:	613b      	str	r3, [r7, #16]
  /* Check End of conversion flag for injected channels */
  if (tmp1 && tmp2)
 80016da:	697b      	ldr	r3, [r7, #20]
 80016dc:	2b00      	cmp	r3, #0
 80016de:	d057      	beq.n	8001790 <HAL_ADC_IRQHandler+0x190>
 80016e0:	693b      	ldr	r3, [r7, #16]
 80016e2:	2b00      	cmp	r3, #0
 80016e4:	d054      	beq.n	8001790 <HAL_ADC_IRQHandler+0x190>
  {
    /* Update state machine on conversion status if not in error state */
    if (HAL_IS_BIT_CLR(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL))
 80016e6:	687b      	ldr	r3, [r7, #4]
 80016e8:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80016ea:	f003 0310 	and.w	r3, r3, #16
 80016ee:	2b00      	cmp	r3, #0
 80016f0:	d105      	bne.n	80016fe <HAL_ADC_IRQHandler+0xfe>
    {
      /* Set ADC state */
      SET_BIT(hadc->State, HAL_ADC_STATE_INJ_EOC);
 80016f2:	687b      	ldr	r3, [r7, #4]
 80016f4:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80016f6:	f443 5200 	orr.w	r2, r3, #8192	@ 0x2000
 80016fa:	687b      	ldr	r3, [r7, #4]
 80016fc:	641a      	str	r2, [r3, #64]	@ 0x40

    /* Determine whether any further conversion upcoming on group injected  */
    /* by external trigger, scan sequence on going or by automatic injected */
    /* conversion from group regular (same conditions as group regular      */
    /* interruption disabling above).                                       */
    if (ADC_IS_SOFTWARE_START_INJECTED(hadc)                    &&
 80016fe:	687b      	ldr	r3, [r7, #4]
 8001700:	681b      	ldr	r3, [r3, #0]
 8001702:	689b      	ldr	r3, [r3, #8]
 8001704:	f403 1340 	and.w	r3, r3, #3145728	@ 0x300000
 8001708:	2b00      	cmp	r3, #0
 800170a:	d139      	bne.n	8001780 <HAL_ADC_IRQHandler+0x180>
        (HAL_IS_BIT_CLR(hadc->Instance->JSQR, ADC_JSQR_JL)  ||
 800170c:	687b      	ldr	r3, [r7, #4]
 800170e:	681b      	ldr	r3, [r3, #0]
 8001710:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8001712:	f403 1340 	and.w	r3, r3, #3145728	@ 0x300000
    if (ADC_IS_SOFTWARE_START_INJECTED(hadc)                    &&
 8001716:	2b00      	cmp	r3, #0
 8001718:	d006      	beq.n	8001728 <HAL_ADC_IRQHandler+0x128>
         HAL_IS_BIT_CLR(hadc->Instance->CR2, ADC_CR2_EOCS)) &&
 800171a:	687b      	ldr	r3, [r7, #4]
 800171c:	681b      	ldr	r3, [r3, #0]
 800171e:	689b      	ldr	r3, [r3, #8]
 8001720:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
        (HAL_IS_BIT_CLR(hadc->Instance->JSQR, ADC_JSQR_JL)  ||
 8001724:	2b00      	cmp	r3, #0
 8001726:	d12b      	bne.n	8001780 <HAL_ADC_IRQHandler+0x180>
        (HAL_IS_BIT_CLR(hadc->Instance->CR1, ADC_CR1_JAUTO) &&
 8001728:	687b      	ldr	r3, [r7, #4]
 800172a:	681b      	ldr	r3, [r3, #0]
 800172c:	685b      	ldr	r3, [r3, #4]
 800172e:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
         HAL_IS_BIT_CLR(hadc->Instance->CR2, ADC_CR2_EOCS)) &&
 8001732:	2b00      	cmp	r3, #0
 8001734:	d124      	bne.n	8001780 <HAL_ADC_IRQHandler+0x180>
         (ADC_IS_SOFTWARE_START_REGULAR(hadc)       &&
 8001736:	687b      	ldr	r3, [r7, #4]
 8001738:	681b      	ldr	r3, [r3, #0]
 800173a:	689b      	ldr	r3, [r3, #8]
 800173c:	f003 5340 	and.w	r3, r3, #805306368	@ 0x30000000
        (HAL_IS_BIT_CLR(hadc->Instance->CR1, ADC_CR1_JAUTO) &&
 8001740:	2b00      	cmp	r3, #0
 8001742:	d11d      	bne.n	8001780 <HAL_ADC_IRQHandler+0x180>
          (hadc->Init.ContinuousConvMode == DISABLE))))
 8001744:	687b      	ldr	r3, [r7, #4]
 8001746:	7e1b      	ldrb	r3, [r3, #24]
         (ADC_IS_SOFTWARE_START_REGULAR(hadc)       &&
 8001748:	2b00      	cmp	r3, #0
 800174a:	d119      	bne.n	8001780 <HAL_ADC_IRQHandler+0x180>
    {
      /* Disable ADC end of single conversion interrupt on group injected */
      __HAL_ADC_DISABLE_IT(hadc, ADC_IT_JEOC);
 800174c:	687b      	ldr	r3, [r7, #4]
 800174e:	681b      	ldr	r3, [r3, #0]
 8001750:	685a      	ldr	r2, [r3, #4]
 8001752:	687b      	ldr	r3, [r7, #4]
 8001754:	681b      	ldr	r3, [r3, #0]
 8001756:	f022 0280 	bic.w	r2, r2, #128	@ 0x80
 800175a:	605a      	str	r2, [r3, #4]

      /* Set ADC state */
      CLEAR_BIT(hadc->State, HAL_ADC_STATE_INJ_BUSY);
 800175c:	687b      	ldr	r3, [r7, #4]
 800175e:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8001760:	f423 5280 	bic.w	r2, r3, #4096	@ 0x1000
 8001764:	687b      	ldr	r3, [r7, #4]
 8001766:	641a      	str	r2, [r3, #64]	@ 0x40

      if (HAL_IS_BIT_CLR(hadc->State, HAL_ADC_STATE_REG_BUSY))
 8001768:	687b      	ldr	r3, [r7, #4]
 800176a:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800176c:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8001770:	2b00      	cmp	r3, #0
 8001772:	d105      	bne.n	8001780 <HAL_ADC_IRQHandler+0x180>
      {
        SET_BIT(hadc->State, HAL_ADC_STATE_READY);
 8001774:	687b      	ldr	r3, [r7, #4]
 8001776:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8001778:	f043 0201 	orr.w	r2, r3, #1
 800177c:	687b      	ldr	r3, [r7, #4]
 800177e:	641a      	str	r2, [r3, #64]	@ 0x40
    /* Conversion complete callback */
    /* Conversion complete callback */
#if (USE_HAL_ADC_REGISTER_CALLBACKS == 1)
    hadc->InjectedConvCpltCallback(hadc);
#else
    HAL_ADCEx_InjectedConvCpltCallback(hadc);
 8001780:	6878      	ldr	r0, [r7, #4]
 8001782:	f000 fc0f 	bl	8001fa4 <HAL_ADCEx_InjectedConvCpltCallback>
#endif /* USE_HAL_ADC_REGISTER_CALLBACKS */

    /* Clear injected group conversion flag */
    __HAL_ADC_CLEAR_FLAG(hadc, (ADC_FLAG_JSTRT | ADC_FLAG_JEOC));
 8001786:	687b      	ldr	r3, [r7, #4]
 8001788:	681b      	ldr	r3, [r3, #0]
 800178a:	f06f 020c 	mvn.w	r2, #12
 800178e:	601a      	str	r2, [r3, #0]
  }

  tmp1 = tmp_sr & ADC_FLAG_AWD;
 8001790:	68fb      	ldr	r3, [r7, #12]
 8001792:	f003 0301 	and.w	r3, r3, #1
 8001796:	617b      	str	r3, [r7, #20]
  tmp2 = tmp_cr1 & ADC_IT_AWD;
 8001798:	68bb      	ldr	r3, [r7, #8]
 800179a:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 800179e:	613b      	str	r3, [r7, #16]
  /* Check Analog watchdog flag */
  if (tmp1 && tmp2)
 80017a0:	697b      	ldr	r3, [r7, #20]
 80017a2:	2b00      	cmp	r3, #0
 80017a4:	d017      	beq.n	80017d6 <HAL_ADC_IRQHandler+0x1d6>
 80017a6:	693b      	ldr	r3, [r7, #16]
 80017a8:	2b00      	cmp	r3, #0
 80017aa:	d014      	beq.n	80017d6 <HAL_ADC_IRQHandler+0x1d6>
  {
    if (__HAL_ADC_GET_FLAG(hadc, ADC_FLAG_AWD))
 80017ac:	687b      	ldr	r3, [r7, #4]
 80017ae:	681b      	ldr	r3, [r3, #0]
 80017b0:	681b      	ldr	r3, [r3, #0]
 80017b2:	f003 0301 	and.w	r3, r3, #1
 80017b6:	2b01      	cmp	r3, #1
 80017b8:	d10d      	bne.n	80017d6 <HAL_ADC_IRQHandler+0x1d6>
    {
      /* Set ADC state */
      SET_BIT(hadc->State, HAL_ADC_STATE_AWD1);
 80017ba:	687b      	ldr	r3, [r7, #4]
 80017bc:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80017be:	f443 3280 	orr.w	r2, r3, #65536	@ 0x10000
 80017c2:	687b      	ldr	r3, [r7, #4]
 80017c4:	641a      	str	r2, [r3, #64]	@ 0x40

      /* Level out of window callback */
#if (USE_HAL_ADC_REGISTER_CALLBACKS == 1)
      hadc->LevelOutOfWindowCallback(hadc);
#else
      HAL_ADC_LevelOutOfWindowCallback(hadc);
 80017c6:	6878      	ldr	r0, [r7, #4]
 80017c8:	f000 f928 	bl	8001a1c <HAL_ADC_LevelOutOfWindowCallback>
#endif /* USE_HAL_ADC_REGISTER_CALLBACKS */

      /* Clear the ADC analog watchdog flag */
      __HAL_ADC_CLEAR_FLAG(hadc, ADC_FLAG_AWD);
 80017cc:	687b      	ldr	r3, [r7, #4]
 80017ce:	681b      	ldr	r3, [r3, #0]
 80017d0:	f06f 0201 	mvn.w	r2, #1
 80017d4:	601a      	str	r2, [r3, #0]
    }
  }

  tmp1 = tmp_sr & ADC_FLAG_OVR;
 80017d6:	68fb      	ldr	r3, [r7, #12]
 80017d8:	f003 0320 	and.w	r3, r3, #32
 80017dc:	617b      	str	r3, [r7, #20]
  tmp2 = tmp_cr1 & ADC_IT_OVR;
 80017de:	68bb      	ldr	r3, [r7, #8]
 80017e0:	f003 6380 	and.w	r3, r3, #67108864	@ 0x4000000
 80017e4:	613b      	str	r3, [r7, #16]
  /* Check Overrun flag */
  if (tmp1 && tmp2)
 80017e6:	697b      	ldr	r3, [r7, #20]
 80017e8:	2b00      	cmp	r3, #0
 80017ea:	d015      	beq.n	8001818 <HAL_ADC_IRQHandler+0x218>
 80017ec:	693b      	ldr	r3, [r7, #16]
 80017ee:	2b00      	cmp	r3, #0
 80017f0:	d012      	beq.n	8001818 <HAL_ADC_IRQHandler+0x218>
    /* Note: On STM32F4, ADC overrun can be set through other parameters    */
    /*       refer to description of parameter "EOCSelection" for more      */
    /*       details.                                                       */

    /* Set ADC error code to overrun */
    SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_OVR);
 80017f2:	687b      	ldr	r3, [r7, #4]
 80017f4:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80017f6:	f043 0202 	orr.w	r2, r3, #2
 80017fa:	687b      	ldr	r3, [r7, #4]
 80017fc:	645a      	str	r2, [r3, #68]	@ 0x44

    /* Clear ADC overrun flag */
    __HAL_ADC_CLEAR_FLAG(hadc, ADC_FLAG_OVR);
 80017fe:	687b      	ldr	r3, [r7, #4]
 8001800:	681b      	ldr	r3, [r3, #0]
 8001802:	f06f 0220 	mvn.w	r2, #32
 8001806:	601a      	str	r2, [r3, #0]

    /* Error callback */
#if (USE_HAL_ADC_REGISTER_CALLBACKS == 1)
    hadc->ErrorCallback(hadc);
#else
    HAL_ADC_ErrorCallback(hadc);
 8001808:	6878      	ldr	r0, [r7, #4]
 800180a:	f000 f911 	bl	8001a30 <HAL_ADC_ErrorCallback>
#endif /* USE_HAL_ADC_REGISTER_CALLBACKS */

    /* Clear the Overrun flag */
    __HAL_ADC_CLEAR_FLAG(hadc, ADC_FLAG_OVR);
 800180e:	687b      	ldr	r3, [r7, #4]
 8001810:	681b      	ldr	r3, [r3, #0]
 8001812:	f06f 0220 	mvn.w	r2, #32
 8001816:	601a      	str	r2, [r3, #0]
  }
}
 8001818:	bf00      	nop
 800181a:	3718      	adds	r7, #24
 800181c:	46bd      	mov	sp, r7
 800181e:	bd80      	pop	{r7, pc}

08001820 <HAL_ADC_Start_DMA>:
  * @param  pData The destination Buffer address.
  * @param  Length The length of data to be transferred from ADC peripheral to memory.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_Start_DMA(ADC_HandleTypeDef *hadc, uint32_t *pData, uint32_t Length)
{
 8001820:	b580      	push	{r7, lr}
 8001822:	b088      	sub	sp, #32
 8001824:	af00      	add	r7, sp, #0
 8001826:	60f8      	str	r0, [r7, #12]
 8001828:	60b9      	str	r1, [r7, #8]
 800182a:	607a      	str	r2, [r7, #4]
  __IO uint32_t counter = 0U;
 800182c:	2300      	movs	r3, #0
 800182e:	617b      	str	r3, [r7, #20]
  ADC_Common_TypeDef *tmpADC_Common;
  HAL_StatusTypeDef tmp_hal_status = HAL_OK;
 8001830:	2300      	movs	r3, #0
 8001832:	77fb      	strb	r3, [r7, #31]
  /* Check the parameters */
  assert_param(IS_FUNCTIONAL_STATE(hadc->Init.ContinuousConvMode));
  assert_param(IS_ADC_EXT_TRIG_EDGE(hadc->Init.ExternalTrigConvEdge));

  /* Process locked */
  __HAL_LOCK(hadc);
 8001834:	68fb      	ldr	r3, [r7, #12]
 8001836:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 800183a:	2b01      	cmp	r3, #1
 800183c:	d101      	bne.n	8001842 <HAL_ADC_Start_DMA+0x22>
 800183e:	2302      	movs	r3, #2
 8001840:	e0d0      	b.n	80019e4 <HAL_ADC_Start_DMA+0x1c4>
 8001842:	68fb      	ldr	r3, [r7, #12]
 8001844:	2201      	movs	r2, #1
 8001846:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  /* Enable the ADC peripheral */
  /* Check if ADC peripheral is disabled in order to enable it and wait during
  Tstab time the ADC's stabilization */
  if ((hadc->Instance->CR2 & ADC_CR2_ADON) != ADC_CR2_ADON)
 800184a:	68fb      	ldr	r3, [r7, #12]
 800184c:	681b      	ldr	r3, [r3, #0]
 800184e:	689b      	ldr	r3, [r3, #8]
 8001850:	f003 0301 	and.w	r3, r3, #1
 8001854:	2b01      	cmp	r3, #1
 8001856:	d018      	beq.n	800188a <HAL_ADC_Start_DMA+0x6a>
  {
    /* Enable the Peripheral */
    __HAL_ADC_ENABLE(hadc);
 8001858:	68fb      	ldr	r3, [r7, #12]
 800185a:	681b      	ldr	r3, [r3, #0]
 800185c:	689a      	ldr	r2, [r3, #8]
 800185e:	68fb      	ldr	r3, [r7, #12]
 8001860:	681b      	ldr	r3, [r3, #0]
 8001862:	f042 0201 	orr.w	r2, r2, #1
 8001866:	609a      	str	r2, [r3, #8]

    /* Delay for ADC stabilization time */
    /* Compute number of CPU cycles to wait for */
    counter = (ADC_STAB_DELAY_US * (SystemCoreClock / 1000000U));
 8001868:	4b60      	ldr	r3, [pc, #384]	@ (80019ec <HAL_ADC_Start_DMA+0x1cc>)
 800186a:	681b      	ldr	r3, [r3, #0]
 800186c:	4a60      	ldr	r2, [pc, #384]	@ (80019f0 <HAL_ADC_Start_DMA+0x1d0>)
 800186e:	fba2 2303 	umull	r2, r3, r2, r3
 8001872:	0c9a      	lsrs	r2, r3, #18
 8001874:	4613      	mov	r3, r2
 8001876:	005b      	lsls	r3, r3, #1
 8001878:	4413      	add	r3, r2
 800187a:	617b      	str	r3, [r7, #20]
    while (counter != 0U)
 800187c:	e002      	b.n	8001884 <HAL_ADC_Start_DMA+0x64>
    {
      counter--;
 800187e:	697b      	ldr	r3, [r7, #20]
 8001880:	3b01      	subs	r3, #1
 8001882:	617b      	str	r3, [r7, #20]
    while (counter != 0U)
 8001884:	697b      	ldr	r3, [r7, #20]
 8001886:	2b00      	cmp	r3, #0
 8001888:	d1f9      	bne.n	800187e <HAL_ADC_Start_DMA+0x5e>
    }
  }

  /* Check ADC DMA Mode                                                     */
  /* - disable the DMA Mode if it is already enabled                        */
  if ((hadc->Instance->CR2 & ADC_CR2_DMA) == ADC_CR2_DMA)
 800188a:	68fb      	ldr	r3, [r7, #12]
 800188c:	681b      	ldr	r3, [r3, #0]
 800188e:	689b      	ldr	r3, [r3, #8]
 8001890:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8001894:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 8001898:	d107      	bne.n	80018aa <HAL_ADC_Start_DMA+0x8a>
  {
    CLEAR_BIT(hadc->Instance->CR2, ADC_CR2_DMA);
 800189a:	68fb      	ldr	r3, [r7, #12]
 800189c:	681b      	ldr	r3, [r3, #0]
 800189e:	689a      	ldr	r2, [r3, #8]
 80018a0:	68fb      	ldr	r3, [r7, #12]
 80018a2:	681b      	ldr	r3, [r3, #0]
 80018a4:	f422 7280 	bic.w	r2, r2, #256	@ 0x100
 80018a8:	609a      	str	r2, [r3, #8]
  }

  /* Start conversion if ADC is effectively enabled */
  if (HAL_IS_BIT_SET(hadc->Instance->CR2, ADC_CR2_ADON))
 80018aa:	68fb      	ldr	r3, [r7, #12]
 80018ac:	681b      	ldr	r3, [r3, #0]
 80018ae:	689b      	ldr	r3, [r3, #8]
 80018b0:	f003 0301 	and.w	r3, r3, #1
 80018b4:	2b01      	cmp	r3, #1
 80018b6:	f040 8088 	bne.w	80019ca <HAL_ADC_Start_DMA+0x1aa>
  {
    /* Set ADC state                                                          */
    /* - Clear state bitfield related to regular group conversion results     */
    /* - Set state bitfield related to regular group operation                */
    ADC_STATE_CLR_SET(hadc->State,
 80018ba:	68fb      	ldr	r3, [r7, #12]
 80018bc:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80018be:	f423 63e0 	bic.w	r3, r3, #1792	@ 0x700
 80018c2:	f023 0301 	bic.w	r3, r3, #1
 80018c6:	f443 7280 	orr.w	r2, r3, #256	@ 0x100
 80018ca:	68fb      	ldr	r3, [r7, #12]
 80018cc:	641a      	str	r2, [r3, #64]	@ 0x40
                      HAL_ADC_STATE_READY | HAL_ADC_STATE_REG_EOC | HAL_ADC_STATE_REG_OVR,
                      HAL_ADC_STATE_REG_BUSY);

    /* If conversions on group regular are also triggering group injected,    */
    /* update ADC state.                                                      */
    if (READ_BIT(hadc->Instance->CR1, ADC_CR1_JAUTO) != RESET)
 80018ce:	68fb      	ldr	r3, [r7, #12]
 80018d0:	681b      	ldr	r3, [r3, #0]
 80018d2:	685b      	ldr	r3, [r3, #4]
 80018d4:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 80018d8:	2b00      	cmp	r3, #0
 80018da:	d007      	beq.n	80018ec <HAL_ADC_Start_DMA+0xcc>
    {
      ADC_STATE_CLR_SET(hadc->State, HAL_ADC_STATE_INJ_EOC, HAL_ADC_STATE_INJ_BUSY);
 80018dc:	68fb      	ldr	r3, [r7, #12]
 80018de:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80018e0:	f423 5340 	bic.w	r3, r3, #12288	@ 0x3000
 80018e4:	f443 5280 	orr.w	r2, r3, #4096	@ 0x1000
 80018e8:	68fb      	ldr	r3, [r7, #12]
 80018ea:	641a      	str	r2, [r3, #64]	@ 0x40
    }

    /* State machine update: Check if an injected conversion is ongoing */
    if (HAL_IS_BIT_SET(hadc->State, HAL_ADC_STATE_INJ_BUSY))
 80018ec:	68fb      	ldr	r3, [r7, #12]
 80018ee:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80018f0:	f403 5380 	and.w	r3, r3, #4096	@ 0x1000
 80018f4:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 80018f8:	d106      	bne.n	8001908 <HAL_ADC_Start_DMA+0xe8>
    {
      /* Reset ADC error code fields related to conversions on group regular */
      CLEAR_BIT(hadc->ErrorCode, (HAL_ADC_ERROR_OVR | HAL_ADC_ERROR_DMA));
 80018fa:	68fb      	ldr	r3, [r7, #12]
 80018fc:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80018fe:	f023 0206 	bic.w	r2, r3, #6
 8001902:	68fb      	ldr	r3, [r7, #12]
 8001904:	645a      	str	r2, [r3, #68]	@ 0x44
 8001906:	e002      	b.n	800190e <HAL_ADC_Start_DMA+0xee>
    }
    else
    {
      /* Reset ADC all error code fields */
      ADC_CLEAR_ERRORCODE(hadc);
 8001908:	68fb      	ldr	r3, [r7, #12]
 800190a:	2200      	movs	r2, #0
 800190c:	645a      	str	r2, [r3, #68]	@ 0x44
    }

    /* Process unlocked */
    /* Unlock before starting ADC conversions: in case of potential           */
    /* interruption, to let the process to ADC IRQ Handler.                   */
    __HAL_UNLOCK(hadc);
 800190e:	68fb      	ldr	r3, [r7, #12]
 8001910:	2200      	movs	r2, #0
 8001912:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

    /* Pointer to the common control register to which is belonging hadc    */
    /* (Depending on STM32F4 product, there may be up to 3 ADCs and 1 common */
    /* control register)                                                    */
    tmpADC_Common = ADC_COMMON_REGISTER(hadc);
 8001916:	4b37      	ldr	r3, [pc, #220]	@ (80019f4 <HAL_ADC_Start_DMA+0x1d4>)
 8001918:	61bb      	str	r3, [r7, #24]

    /* Set the DMA transfer complete callback */
    hadc->DMA_Handle->XferCpltCallback = ADC_DMAConvCplt;
 800191a:	68fb      	ldr	r3, [r7, #12]
 800191c:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800191e:	4a36      	ldr	r2, [pc, #216]	@ (80019f8 <HAL_ADC_Start_DMA+0x1d8>)
 8001920:	63da      	str	r2, [r3, #60]	@ 0x3c

    /* Set the DMA half transfer complete callback */
    hadc->DMA_Handle->XferHalfCpltCallback = ADC_DMAHalfConvCplt;
 8001922:	68fb      	ldr	r3, [r7, #12]
 8001924:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8001926:	4a35      	ldr	r2, [pc, #212]	@ (80019fc <HAL_ADC_Start_DMA+0x1dc>)
 8001928:	641a      	str	r2, [r3, #64]	@ 0x40

    /* Set the DMA error callback */
    hadc->DMA_Handle->XferErrorCallback = ADC_DMAError;
 800192a:	68fb      	ldr	r3, [r7, #12]
 800192c:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800192e:	4a34      	ldr	r2, [pc, #208]	@ (8001a00 <HAL_ADC_Start_DMA+0x1e0>)
 8001930:	64da      	str	r2, [r3, #76]	@ 0x4c
    /* Manage ADC and DMA start: ADC overrun interruption, DMA start, ADC     */
    /* start (in case of SW start):                                           */

    /* Clear regular group conversion flag and overrun flag */
    /* (To ensure of no unknown state from potential previous ADC operations) */
    __HAL_ADC_CLEAR_FLAG(hadc, ADC_FLAG_EOC | ADC_FLAG_OVR);
 8001932:	68fb      	ldr	r3, [r7, #12]
 8001934:	681b      	ldr	r3, [r3, #0]
 8001936:	f06f 0222 	mvn.w	r2, #34	@ 0x22
 800193a:	601a      	str	r2, [r3, #0]

    /* Enable ADC overrun interrupt */
    __HAL_ADC_ENABLE_IT(hadc, ADC_IT_OVR);
 800193c:	68fb      	ldr	r3, [r7, #12]
 800193e:	681b      	ldr	r3, [r3, #0]
 8001940:	685a      	ldr	r2, [r3, #4]
 8001942:	68fb      	ldr	r3, [r7, #12]
 8001944:	681b      	ldr	r3, [r3, #0]
 8001946:	f042 6280 	orr.w	r2, r2, #67108864	@ 0x4000000
 800194a:	605a      	str	r2, [r3, #4]

    /* Enable ADC DMA mode */
    hadc->Instance->CR2 |= ADC_CR2_DMA;
 800194c:	68fb      	ldr	r3, [r7, #12]
 800194e:	681b      	ldr	r3, [r3, #0]
 8001950:	689a      	ldr	r2, [r3, #8]
 8001952:	68fb      	ldr	r3, [r7, #12]
 8001954:	681b      	ldr	r3, [r3, #0]
 8001956:	f442 7280 	orr.w	r2, r2, #256	@ 0x100
 800195a:	609a      	str	r2, [r3, #8]

    /* Start the DMA channel */
    tmp_hal_status = HAL_DMA_Start_IT(hadc->DMA_Handle, (uint32_t)&hadc->Instance->DR, (uint32_t)pData, Length);
 800195c:	68fb      	ldr	r3, [r7, #12]
 800195e:	6b98      	ldr	r0, [r3, #56]	@ 0x38
 8001960:	68fb      	ldr	r3, [r7, #12]
 8001962:	681b      	ldr	r3, [r3, #0]
 8001964:	334c      	adds	r3, #76	@ 0x4c
 8001966:	4619      	mov	r1, r3
 8001968:	68ba      	ldr	r2, [r7, #8]
 800196a:	687b      	ldr	r3, [r7, #4]
 800196c:	f000 fce4 	bl	8002338 <HAL_DMA_Start_IT>
 8001970:	4603      	mov	r3, r0
 8001972:	77fb      	strb	r3, [r7, #31]

    /* Check if Multimode enabled */
    if (HAL_IS_BIT_CLR(tmpADC_Common->CCR, ADC_CCR_MULTI))
 8001974:	69bb      	ldr	r3, [r7, #24]
 8001976:	685b      	ldr	r3, [r3, #4]
 8001978:	f003 031f 	and.w	r3, r3, #31
 800197c:	2b00      	cmp	r3, #0
 800197e:	d10f      	bne.n	80019a0 <HAL_ADC_Start_DMA+0x180>
      if ((hadc->Instance == ADC1) || ((hadc->Instance == ADC2) && ((ADC->CCR & ADC_CCR_MULTI_Msk) < ADC_CCR_MULTI_0)) \
          || ((hadc->Instance == ADC3) && ((ADC->CCR & ADC_CCR_MULTI_Msk) < ADC_CCR_MULTI_4)))
      {
#endif /* ADC2 || ADC3 */
        /* if no external trigger present enable software conversion of regular channels */
        if ((hadc->Instance->CR2 & ADC_CR2_EXTEN) == RESET)
 8001980:	68fb      	ldr	r3, [r7, #12]
 8001982:	681b      	ldr	r3, [r3, #0]
 8001984:	689b      	ldr	r3, [r3, #8]
 8001986:	f003 5340 	and.w	r3, r3, #805306368	@ 0x30000000
 800198a:	2b00      	cmp	r3, #0
 800198c:	d129      	bne.n	80019e2 <HAL_ADC_Start_DMA+0x1c2>
        {
          /* Enable the selected ADC software conversion for regular group */
          hadc->Instance->CR2 |= (uint32_t)ADC_CR2_SWSTART;
 800198e:	68fb      	ldr	r3, [r7, #12]
 8001990:	681b      	ldr	r3, [r3, #0]
 8001992:	689a      	ldr	r2, [r3, #8]
 8001994:	68fb      	ldr	r3, [r7, #12]
 8001996:	681b      	ldr	r3, [r3, #0]
 8001998:	f042 4280 	orr.w	r2, r2, #1073741824	@ 0x40000000
 800199c:	609a      	str	r2, [r3, #8]
 800199e:	e020      	b.n	80019e2 <HAL_ADC_Start_DMA+0x1c2>
#endif /* ADC2 || ADC3 */
    }
    else
    {
      /* if instance of handle correspond to ADC1 and  no external trigger present enable software conversion of regular channels */
      if ((hadc->Instance == ADC1) && ((hadc->Instance->CR2 & ADC_CR2_EXTEN) == RESET))
 80019a0:	68fb      	ldr	r3, [r7, #12]
 80019a2:	681b      	ldr	r3, [r3, #0]
 80019a4:	4a17      	ldr	r2, [pc, #92]	@ (8001a04 <HAL_ADC_Start_DMA+0x1e4>)
 80019a6:	4293      	cmp	r3, r2
 80019a8:	d11b      	bne.n	80019e2 <HAL_ADC_Start_DMA+0x1c2>
 80019aa:	68fb      	ldr	r3, [r7, #12]
 80019ac:	681b      	ldr	r3, [r3, #0]
 80019ae:	689b      	ldr	r3, [r3, #8]
 80019b0:	f003 5340 	and.w	r3, r3, #805306368	@ 0x30000000
 80019b4:	2b00      	cmp	r3, #0
 80019b6:	d114      	bne.n	80019e2 <HAL_ADC_Start_DMA+0x1c2>
      {
        /* Enable the selected ADC software conversion for regular group */
        hadc->Instance->CR2 |= (uint32_t)ADC_CR2_SWSTART;
 80019b8:	68fb      	ldr	r3, [r7, #12]
 80019ba:	681b      	ldr	r3, [r3, #0]
 80019bc:	689a      	ldr	r2, [r3, #8]
 80019be:	68fb      	ldr	r3, [r7, #12]
 80019c0:	681b      	ldr	r3, [r3, #0]
 80019c2:	f042 4280 	orr.w	r2, r2, #1073741824	@ 0x40000000
 80019c6:	609a      	str	r2, [r3, #8]
 80019c8:	e00b      	b.n	80019e2 <HAL_ADC_Start_DMA+0x1c2>
    }
  }
  else
  {
    /* Update ADC state machine to error */
    SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 80019ca:	68fb      	ldr	r3, [r7, #12]
 80019cc:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80019ce:	f043 0210 	orr.w	r2, r3, #16
 80019d2:	68fb      	ldr	r3, [r7, #12]
 80019d4:	641a      	str	r2, [r3, #64]	@ 0x40

    /* Set ADC error code to ADC IP internal error */
    SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 80019d6:	68fb      	ldr	r3, [r7, #12]
 80019d8:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80019da:	f043 0201 	orr.w	r2, r3, #1
 80019de:	68fb      	ldr	r3, [r7, #12]
 80019e0:	645a      	str	r2, [r3, #68]	@ 0x44
  }

  /* Return function status */
  return tmp_hal_status;
 80019e2:	7ffb      	ldrb	r3, [r7, #31]
}
 80019e4:	4618      	mov	r0, r3
 80019e6:	3720      	adds	r7, #32
 80019e8:	46bd      	mov	sp, r7
 80019ea:	bd80      	pop	{r7, pc}
 80019ec:	20000000 	.word	0x20000000
 80019f0:	431bde83 	.word	0x431bde83
 80019f4:	40012300 	.word	0x40012300
 80019f8:	08001ea1 	.word	0x08001ea1
 80019fc:	08001f5b 	.word	0x08001f5b
 8001a00:	08001f77 	.word	0x08001f77
 8001a04:	40012000 	.word	0x40012000

08001a08 <HAL_ADC_ConvHalfCpltCallback>:
  * @param  hadc pointer to a ADC_HandleTypeDef structure that contains
  *         the configuration information for the specified ADC.
  * @retval None
  */
__weak void HAL_ADC_ConvHalfCpltCallback(ADC_HandleTypeDef *hadc)
{
 8001a08:	b480      	push	{r7}
 8001a0a:	b083      	sub	sp, #12
 8001a0c:	af00      	add	r7, sp, #0
 8001a0e:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(hadc);
  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_ADC_ConvHalfCpltCallback could be implemented in the user file
   */
}
 8001a10:	bf00      	nop
 8001a12:	370c      	adds	r7, #12
 8001a14:	46bd      	mov	sp, r7
 8001a16:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001a1a:	4770      	bx	lr

08001a1c <HAL_ADC_LevelOutOfWindowCallback>:
  * @param  hadc pointer to a ADC_HandleTypeDef structure that contains
  *         the configuration information for the specified ADC.
  * @retval None
  */
__weak void HAL_ADC_LevelOutOfWindowCallback(ADC_HandleTypeDef *hadc)
{
 8001a1c:	b480      	push	{r7}
 8001a1e:	b083      	sub	sp, #12
 8001a20:	af00      	add	r7, sp, #0
 8001a22:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(hadc);
  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_ADC_LevelOoutOfWindowCallback could be implemented in the user file
   */
}
 8001a24:	bf00      	nop
 8001a26:	370c      	adds	r7, #12
 8001a28:	46bd      	mov	sp, r7
 8001a2a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001a2e:	4770      	bx	lr

08001a30 <HAL_ADC_ErrorCallback>:
  * @param  hadc pointer to a ADC_HandleTypeDef structure that contains
  *         the configuration information for the specified ADC.
  * @retval None
  */
__weak void HAL_ADC_ErrorCallback(ADC_HandleTypeDef *hadc)
{
 8001a30:	b480      	push	{r7}
 8001a32:	b083      	sub	sp, #12
 8001a34:	af00      	add	r7, sp, #0
 8001a36:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(hadc);
  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_ADC_ErrorCallback could be implemented in the user file
   */
}
 8001a38:	bf00      	nop
 8001a3a:	370c      	adds	r7, #12
 8001a3c:	46bd      	mov	sp, r7
 8001a3e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001a42:	4770      	bx	lr

08001a44 <HAL_ADC_ConfigChannel>:
*         the configuration information for the specified ADC.
* @param  sConfig ADC configuration structure.
* @retval HAL status
*/
HAL_StatusTypeDef HAL_ADC_ConfigChannel(ADC_HandleTypeDef *hadc, ADC_ChannelConfTypeDef *sConfig)
{
 8001a44:	b480      	push	{r7}
 8001a46:	b085      	sub	sp, #20
 8001a48:	af00      	add	r7, sp, #0
 8001a4a:	6078      	str	r0, [r7, #4]
 8001a4c:	6039      	str	r1, [r7, #0]
  __IO uint32_t counter = 0U;
 8001a4e:	2300      	movs	r3, #0
 8001a50:	60bb      	str	r3, [r7, #8]
  assert_param(IS_ADC_CHANNEL(sConfig->Channel));
  assert_param(IS_ADC_REGULAR_RANK(sConfig->Rank));
  assert_param(IS_ADC_SAMPLE_TIME(sConfig->SamplingTime));

  /* Process locked */
  __HAL_LOCK(hadc);
 8001a52:	687b      	ldr	r3, [r7, #4]
 8001a54:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 8001a58:	2b01      	cmp	r3, #1
 8001a5a:	d101      	bne.n	8001a60 <HAL_ADC_ConfigChannel+0x1c>
 8001a5c:	2302      	movs	r3, #2
 8001a5e:	e113      	b.n	8001c88 <HAL_ADC_ConfigChannel+0x244>
 8001a60:	687b      	ldr	r3, [r7, #4]
 8001a62:	2201      	movs	r2, #1
 8001a64:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  /* if ADC_Channel_10 ... ADC_Channel_18 is selected */
  if (sConfig->Channel > ADC_CHANNEL_9)
 8001a68:	683b      	ldr	r3, [r7, #0]
 8001a6a:	681b      	ldr	r3, [r3, #0]
 8001a6c:	2b09      	cmp	r3, #9
 8001a6e:	d925      	bls.n	8001abc <HAL_ADC_ConfigChannel+0x78>
  {
    /* Clear the old sample time */
    hadc->Instance->SMPR1 &= ~ADC_SMPR1(ADC_SMPR1_SMP10, sConfig->Channel);
 8001a70:	687b      	ldr	r3, [r7, #4]
 8001a72:	681b      	ldr	r3, [r3, #0]
 8001a74:	68d9      	ldr	r1, [r3, #12]
 8001a76:	683b      	ldr	r3, [r7, #0]
 8001a78:	681b      	ldr	r3, [r3, #0]
 8001a7a:	b29b      	uxth	r3, r3
 8001a7c:	461a      	mov	r2, r3
 8001a7e:	4613      	mov	r3, r2
 8001a80:	005b      	lsls	r3, r3, #1
 8001a82:	4413      	add	r3, r2
 8001a84:	3b1e      	subs	r3, #30
 8001a86:	2207      	movs	r2, #7
 8001a88:	fa02 f303 	lsl.w	r3, r2, r3
 8001a8c:	43da      	mvns	r2, r3
 8001a8e:	687b      	ldr	r3, [r7, #4]
 8001a90:	681b      	ldr	r3, [r3, #0]
 8001a92:	400a      	ands	r2, r1
 8001a94:	60da      	str	r2, [r3, #12]

    /* Set the new sample time */
    hadc->Instance->SMPR1 |= ADC_SMPR1(sConfig->SamplingTime, sConfig->Channel);
 8001a96:	687b      	ldr	r3, [r7, #4]
 8001a98:	681b      	ldr	r3, [r3, #0]
 8001a9a:	68d9      	ldr	r1, [r3, #12]
 8001a9c:	683b      	ldr	r3, [r7, #0]
 8001a9e:	689a      	ldr	r2, [r3, #8]
 8001aa0:	683b      	ldr	r3, [r7, #0]
 8001aa2:	681b      	ldr	r3, [r3, #0]
 8001aa4:	b29b      	uxth	r3, r3
 8001aa6:	4618      	mov	r0, r3
 8001aa8:	4603      	mov	r3, r0
 8001aaa:	005b      	lsls	r3, r3, #1
 8001aac:	4403      	add	r3, r0
 8001aae:	3b1e      	subs	r3, #30
 8001ab0:	409a      	lsls	r2, r3
 8001ab2:	687b      	ldr	r3, [r7, #4]
 8001ab4:	681b      	ldr	r3, [r3, #0]
 8001ab6:	430a      	orrs	r2, r1
 8001ab8:	60da      	str	r2, [r3, #12]
 8001aba:	e022      	b.n	8001b02 <HAL_ADC_ConfigChannel+0xbe>
  }
  else /* ADC_Channel include in ADC_Channel_[0..9] */
  {
    /* Clear the old sample time */
    hadc->Instance->SMPR2 &= ~ADC_SMPR2(ADC_SMPR2_SMP0, sConfig->Channel);
 8001abc:	687b      	ldr	r3, [r7, #4]
 8001abe:	681b      	ldr	r3, [r3, #0]
 8001ac0:	6919      	ldr	r1, [r3, #16]
 8001ac2:	683b      	ldr	r3, [r7, #0]
 8001ac4:	681b      	ldr	r3, [r3, #0]
 8001ac6:	b29b      	uxth	r3, r3
 8001ac8:	461a      	mov	r2, r3
 8001aca:	4613      	mov	r3, r2
 8001acc:	005b      	lsls	r3, r3, #1
 8001ace:	4413      	add	r3, r2
 8001ad0:	2207      	movs	r2, #7
 8001ad2:	fa02 f303 	lsl.w	r3, r2, r3
 8001ad6:	43da      	mvns	r2, r3
 8001ad8:	687b      	ldr	r3, [r7, #4]
 8001ada:	681b      	ldr	r3, [r3, #0]
 8001adc:	400a      	ands	r2, r1
 8001ade:	611a      	str	r2, [r3, #16]

    /* Set the new sample time */
    hadc->Instance->SMPR2 |= ADC_SMPR2(sConfig->SamplingTime, sConfig->Channel);
 8001ae0:	687b      	ldr	r3, [r7, #4]
 8001ae2:	681b      	ldr	r3, [r3, #0]
 8001ae4:	6919      	ldr	r1, [r3, #16]
 8001ae6:	683b      	ldr	r3, [r7, #0]
 8001ae8:	689a      	ldr	r2, [r3, #8]
 8001aea:	683b      	ldr	r3, [r7, #0]
 8001aec:	681b      	ldr	r3, [r3, #0]
 8001aee:	b29b      	uxth	r3, r3
 8001af0:	4618      	mov	r0, r3
 8001af2:	4603      	mov	r3, r0
 8001af4:	005b      	lsls	r3, r3, #1
 8001af6:	4403      	add	r3, r0
 8001af8:	409a      	lsls	r2, r3
 8001afa:	687b      	ldr	r3, [r7, #4]
 8001afc:	681b      	ldr	r3, [r3, #0]
 8001afe:	430a      	orrs	r2, r1
 8001b00:	611a      	str	r2, [r3, #16]
  }

  /* For Rank 1 to 6 */
  if (sConfig->Rank < 7U)
 8001b02:	683b      	ldr	r3, [r7, #0]
 8001b04:	685b      	ldr	r3, [r3, #4]
 8001b06:	2b06      	cmp	r3, #6
 8001b08:	d824      	bhi.n	8001b54 <HAL_ADC_ConfigChannel+0x110>
  {
    /* Clear the old SQx bits for the selected rank */
    hadc->Instance->SQR3 &= ~ADC_SQR3_RK(ADC_SQR3_SQ1, sConfig->Rank);
 8001b0a:	687b      	ldr	r3, [r7, #4]
 8001b0c:	681b      	ldr	r3, [r3, #0]
 8001b0e:	6b59      	ldr	r1, [r3, #52]	@ 0x34
 8001b10:	683b      	ldr	r3, [r7, #0]
 8001b12:	685a      	ldr	r2, [r3, #4]
 8001b14:	4613      	mov	r3, r2
 8001b16:	009b      	lsls	r3, r3, #2
 8001b18:	4413      	add	r3, r2
 8001b1a:	3b05      	subs	r3, #5
 8001b1c:	221f      	movs	r2, #31
 8001b1e:	fa02 f303 	lsl.w	r3, r2, r3
 8001b22:	43da      	mvns	r2, r3
 8001b24:	687b      	ldr	r3, [r7, #4]
 8001b26:	681b      	ldr	r3, [r3, #0]
 8001b28:	400a      	ands	r2, r1
 8001b2a:	635a      	str	r2, [r3, #52]	@ 0x34

    /* Set the SQx bits for the selected rank */
    hadc->Instance->SQR3 |= ADC_SQR3_RK(sConfig->Channel, sConfig->Rank);
 8001b2c:	687b      	ldr	r3, [r7, #4]
 8001b2e:	681b      	ldr	r3, [r3, #0]
 8001b30:	6b59      	ldr	r1, [r3, #52]	@ 0x34
 8001b32:	683b      	ldr	r3, [r7, #0]
 8001b34:	681b      	ldr	r3, [r3, #0]
 8001b36:	b29b      	uxth	r3, r3
 8001b38:	4618      	mov	r0, r3
 8001b3a:	683b      	ldr	r3, [r7, #0]
 8001b3c:	685a      	ldr	r2, [r3, #4]
 8001b3e:	4613      	mov	r3, r2
 8001b40:	009b      	lsls	r3, r3, #2
 8001b42:	4413      	add	r3, r2
 8001b44:	3b05      	subs	r3, #5
 8001b46:	fa00 f203 	lsl.w	r2, r0, r3
 8001b4a:	687b      	ldr	r3, [r7, #4]
 8001b4c:	681b      	ldr	r3, [r3, #0]
 8001b4e:	430a      	orrs	r2, r1
 8001b50:	635a      	str	r2, [r3, #52]	@ 0x34
 8001b52:	e04c      	b.n	8001bee <HAL_ADC_ConfigChannel+0x1aa>
  }
  /* For Rank 7 to 12 */
  else if (sConfig->Rank < 13U)
 8001b54:	683b      	ldr	r3, [r7, #0]
 8001b56:	685b      	ldr	r3, [r3, #4]
 8001b58:	2b0c      	cmp	r3, #12
 8001b5a:	d824      	bhi.n	8001ba6 <HAL_ADC_ConfigChannel+0x162>
  {
    /* Clear the old SQx bits for the selected rank */
    hadc->Instance->SQR2 &= ~ADC_SQR2_RK(ADC_SQR2_SQ7, sConfig->Rank);
 8001b5c:	687b      	ldr	r3, [r7, #4]
 8001b5e:	681b      	ldr	r3, [r3, #0]
 8001b60:	6b19      	ldr	r1, [r3, #48]	@ 0x30
 8001b62:	683b      	ldr	r3, [r7, #0]
 8001b64:	685a      	ldr	r2, [r3, #4]
 8001b66:	4613      	mov	r3, r2
 8001b68:	009b      	lsls	r3, r3, #2
 8001b6a:	4413      	add	r3, r2
 8001b6c:	3b23      	subs	r3, #35	@ 0x23
 8001b6e:	221f      	movs	r2, #31
 8001b70:	fa02 f303 	lsl.w	r3, r2, r3
 8001b74:	43da      	mvns	r2, r3
 8001b76:	687b      	ldr	r3, [r7, #4]
 8001b78:	681b      	ldr	r3, [r3, #0]
 8001b7a:	400a      	ands	r2, r1
 8001b7c:	631a      	str	r2, [r3, #48]	@ 0x30

    /* Set the SQx bits for the selected rank */
    hadc->Instance->SQR2 |= ADC_SQR2_RK(sConfig->Channel, sConfig->Rank);
 8001b7e:	687b      	ldr	r3, [r7, #4]
 8001b80:	681b      	ldr	r3, [r3, #0]
 8001b82:	6b19      	ldr	r1, [r3, #48]	@ 0x30
 8001b84:	683b      	ldr	r3, [r7, #0]
 8001b86:	681b      	ldr	r3, [r3, #0]
 8001b88:	b29b      	uxth	r3, r3
 8001b8a:	4618      	mov	r0, r3
 8001b8c:	683b      	ldr	r3, [r7, #0]
 8001b8e:	685a      	ldr	r2, [r3, #4]
 8001b90:	4613      	mov	r3, r2
 8001b92:	009b      	lsls	r3, r3, #2
 8001b94:	4413      	add	r3, r2
 8001b96:	3b23      	subs	r3, #35	@ 0x23
 8001b98:	fa00 f203 	lsl.w	r2, r0, r3
 8001b9c:	687b      	ldr	r3, [r7, #4]
 8001b9e:	681b      	ldr	r3, [r3, #0]
 8001ba0:	430a      	orrs	r2, r1
 8001ba2:	631a      	str	r2, [r3, #48]	@ 0x30
 8001ba4:	e023      	b.n	8001bee <HAL_ADC_ConfigChannel+0x1aa>
  }
  /* For Rank 13 to 16 */
  else
  {
    /* Clear the old SQx bits for the selected rank */
    hadc->Instance->SQR1 &= ~ADC_SQR1_RK(ADC_SQR1_SQ13, sConfig->Rank);
 8001ba6:	687b      	ldr	r3, [r7, #4]
 8001ba8:	681b      	ldr	r3, [r3, #0]
 8001baa:	6ad9      	ldr	r1, [r3, #44]	@ 0x2c
 8001bac:	683b      	ldr	r3, [r7, #0]
 8001bae:	685a      	ldr	r2, [r3, #4]
 8001bb0:	4613      	mov	r3, r2
 8001bb2:	009b      	lsls	r3, r3, #2
 8001bb4:	4413      	add	r3, r2
 8001bb6:	3b41      	subs	r3, #65	@ 0x41
 8001bb8:	221f      	movs	r2, #31
 8001bba:	fa02 f303 	lsl.w	r3, r2, r3
 8001bbe:	43da      	mvns	r2, r3
 8001bc0:	687b      	ldr	r3, [r7, #4]
 8001bc2:	681b      	ldr	r3, [r3, #0]
 8001bc4:	400a      	ands	r2, r1
 8001bc6:	62da      	str	r2, [r3, #44]	@ 0x2c

    /* Set the SQx bits for the selected rank */
    hadc->Instance->SQR1 |= ADC_SQR1_RK(sConfig->Channel, sConfig->Rank);
 8001bc8:	687b      	ldr	r3, [r7, #4]
 8001bca:	681b      	ldr	r3, [r3, #0]
 8001bcc:	6ad9      	ldr	r1, [r3, #44]	@ 0x2c
 8001bce:	683b      	ldr	r3, [r7, #0]
 8001bd0:	681b      	ldr	r3, [r3, #0]
 8001bd2:	b29b      	uxth	r3, r3
 8001bd4:	4618      	mov	r0, r3
 8001bd6:	683b      	ldr	r3, [r7, #0]
 8001bd8:	685a      	ldr	r2, [r3, #4]
 8001bda:	4613      	mov	r3, r2
 8001bdc:	009b      	lsls	r3, r3, #2
 8001bde:	4413      	add	r3, r2
 8001be0:	3b41      	subs	r3, #65	@ 0x41
 8001be2:	fa00 f203 	lsl.w	r2, r0, r3
 8001be6:	687b      	ldr	r3, [r7, #4]
 8001be8:	681b      	ldr	r3, [r3, #0]
 8001bea:	430a      	orrs	r2, r1
 8001bec:	62da      	str	r2, [r3, #44]	@ 0x2c
  }

  /* Pointer to the common control register to which is belonging hadc    */
  /* (Depending on STM32F4 product, there may be up to 3 ADCs and 1 common */
  /* control register)                                                    */
  tmpADC_Common = ADC_COMMON_REGISTER(hadc);
 8001bee:	4b29      	ldr	r3, [pc, #164]	@ (8001c94 <HAL_ADC_ConfigChannel+0x250>)
 8001bf0:	60fb      	str	r3, [r7, #12]

  /* if ADC1 Channel_18 is selected for VBAT Channel ennable VBATE */
  if ((hadc->Instance == ADC1) && (sConfig->Channel == ADC_CHANNEL_VBAT))
 8001bf2:	687b      	ldr	r3, [r7, #4]
 8001bf4:	681b      	ldr	r3, [r3, #0]
 8001bf6:	4a28      	ldr	r2, [pc, #160]	@ (8001c98 <HAL_ADC_ConfigChannel+0x254>)
 8001bf8:	4293      	cmp	r3, r2
 8001bfa:	d10f      	bne.n	8001c1c <HAL_ADC_ConfigChannel+0x1d8>
 8001bfc:	683b      	ldr	r3, [r7, #0]
 8001bfe:	681b      	ldr	r3, [r3, #0]
 8001c00:	2b12      	cmp	r3, #18
 8001c02:	d10b      	bne.n	8001c1c <HAL_ADC_ConfigChannel+0x1d8>
  {
    /* Disable the TEMPSENSOR channel in case of using board with multiplixed ADC_CHANNEL_VBAT & ADC_CHANNEL_TEMPSENSOR*/
    if ((uint16_t)ADC_CHANNEL_TEMPSENSOR == (uint16_t)ADC_CHANNEL_VBAT)
    {
      tmpADC_Common->CCR &= ~ADC_CCR_TSVREFE;
 8001c04:	68fb      	ldr	r3, [r7, #12]
 8001c06:	685b      	ldr	r3, [r3, #4]
 8001c08:	f423 0200 	bic.w	r2, r3, #8388608	@ 0x800000
 8001c0c:	68fb      	ldr	r3, [r7, #12]
 8001c0e:	605a      	str	r2, [r3, #4]
    }
    /* Enable the VBAT channel*/
    tmpADC_Common->CCR |= ADC_CCR_VBATE;
 8001c10:	68fb      	ldr	r3, [r7, #12]
 8001c12:	685b      	ldr	r3, [r3, #4]
 8001c14:	f443 0280 	orr.w	r2, r3, #4194304	@ 0x400000
 8001c18:	68fb      	ldr	r3, [r7, #12]
 8001c1a:	605a      	str	r2, [r3, #4]
  }

  /* if ADC1 Channel_16 or Channel_18 is selected for Temperature sensor or
     Channel_17 is selected for VREFINT enable TSVREFE */
  if ((hadc->Instance == ADC1) && ((sConfig->Channel == ADC_CHANNEL_TEMPSENSOR) || (sConfig->Channel == ADC_CHANNEL_VREFINT)))
 8001c1c:	687b      	ldr	r3, [r7, #4]
 8001c1e:	681b      	ldr	r3, [r3, #0]
 8001c20:	4a1d      	ldr	r2, [pc, #116]	@ (8001c98 <HAL_ADC_ConfigChannel+0x254>)
 8001c22:	4293      	cmp	r3, r2
 8001c24:	d12b      	bne.n	8001c7e <HAL_ADC_ConfigChannel+0x23a>
 8001c26:	683b      	ldr	r3, [r7, #0]
 8001c28:	681b      	ldr	r3, [r3, #0]
 8001c2a:	4a1c      	ldr	r2, [pc, #112]	@ (8001c9c <HAL_ADC_ConfigChannel+0x258>)
 8001c2c:	4293      	cmp	r3, r2
 8001c2e:	d003      	beq.n	8001c38 <HAL_ADC_ConfigChannel+0x1f4>
 8001c30:	683b      	ldr	r3, [r7, #0]
 8001c32:	681b      	ldr	r3, [r3, #0]
 8001c34:	2b11      	cmp	r3, #17
 8001c36:	d122      	bne.n	8001c7e <HAL_ADC_ConfigChannel+0x23a>
  {
    /* Disable the VBAT channel in case of using board with multiplixed ADC_CHANNEL_VBAT & ADC_CHANNEL_TEMPSENSOR*/
    if ((uint16_t)ADC_CHANNEL_TEMPSENSOR == (uint16_t)ADC_CHANNEL_VBAT)
    {
      tmpADC_Common->CCR &= ~ADC_CCR_VBATE;
 8001c38:	68fb      	ldr	r3, [r7, #12]
 8001c3a:	685b      	ldr	r3, [r3, #4]
 8001c3c:	f423 0280 	bic.w	r2, r3, #4194304	@ 0x400000
 8001c40:	68fb      	ldr	r3, [r7, #12]
 8001c42:	605a      	str	r2, [r3, #4]
    }
    /* Enable the Temperature sensor and VREFINT channel*/
    tmpADC_Common->CCR |= ADC_CCR_TSVREFE;
 8001c44:	68fb      	ldr	r3, [r7, #12]
 8001c46:	685b      	ldr	r3, [r3, #4]
 8001c48:	f443 0200 	orr.w	r2, r3, #8388608	@ 0x800000
 8001c4c:	68fb      	ldr	r3, [r7, #12]
 8001c4e:	605a      	str	r2, [r3, #4]

    if (sConfig->Channel == ADC_CHANNEL_TEMPSENSOR)
 8001c50:	683b      	ldr	r3, [r7, #0]
 8001c52:	681b      	ldr	r3, [r3, #0]
 8001c54:	4a11      	ldr	r2, [pc, #68]	@ (8001c9c <HAL_ADC_ConfigChannel+0x258>)
 8001c56:	4293      	cmp	r3, r2
 8001c58:	d111      	bne.n	8001c7e <HAL_ADC_ConfigChannel+0x23a>
    {
      /* Delay for temperature sensor stabilization time */
      /* Compute number of CPU cycles to wait for */
      counter = (ADC_TEMPSENSOR_DELAY_US * (SystemCoreClock / 1000000U));
 8001c5a:	4b11      	ldr	r3, [pc, #68]	@ (8001ca0 <HAL_ADC_ConfigChannel+0x25c>)
 8001c5c:	681b      	ldr	r3, [r3, #0]
 8001c5e:	4a11      	ldr	r2, [pc, #68]	@ (8001ca4 <HAL_ADC_ConfigChannel+0x260>)
 8001c60:	fba2 2303 	umull	r2, r3, r2, r3
 8001c64:	0c9a      	lsrs	r2, r3, #18
 8001c66:	4613      	mov	r3, r2
 8001c68:	009b      	lsls	r3, r3, #2
 8001c6a:	4413      	add	r3, r2
 8001c6c:	005b      	lsls	r3, r3, #1
 8001c6e:	60bb      	str	r3, [r7, #8]
      while (counter != 0U)
 8001c70:	e002      	b.n	8001c78 <HAL_ADC_ConfigChannel+0x234>
      {
        counter--;
 8001c72:	68bb      	ldr	r3, [r7, #8]
 8001c74:	3b01      	subs	r3, #1
 8001c76:	60bb      	str	r3, [r7, #8]
      while (counter != 0U)
 8001c78:	68bb      	ldr	r3, [r7, #8]
 8001c7a:	2b00      	cmp	r3, #0
 8001c7c:	d1f9      	bne.n	8001c72 <HAL_ADC_ConfigChannel+0x22e>
      }
    }
  }

  /* Process unlocked */
  __HAL_UNLOCK(hadc);
 8001c7e:	687b      	ldr	r3, [r7, #4]
 8001c80:	2200      	movs	r2, #0
 8001c82:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  /* Return function status */
  return HAL_OK;
 8001c86:	2300      	movs	r3, #0
}
 8001c88:	4618      	mov	r0, r3
 8001c8a:	3714      	adds	r7, #20
 8001c8c:	46bd      	mov	sp, r7
 8001c8e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001c92:	4770      	bx	lr
 8001c94:	40012300 	.word	0x40012300
 8001c98:	40012000 	.word	0x40012000
 8001c9c:	10000012 	.word	0x10000012
 8001ca0:	20000000 	.word	0x20000000
 8001ca4:	431bde83 	.word	0x431bde83

08001ca8 <ADC_Init>:
  * @param  hadc pointer to a ADC_HandleTypeDef structure that contains
  *         the configuration information for the specified ADC.
  * @retval None
  */
static void ADC_Init(ADC_HandleTypeDef *hadc)
{
 8001ca8:	b480      	push	{r7}
 8001caa:	b085      	sub	sp, #20
 8001cac:	af00      	add	r7, sp, #0
 8001cae:	6078      	str	r0, [r7, #4]

  /* Set ADC parameters */
  /* Pointer to the common control register to which is belonging hadc    */
  /* (Depending on STM32F4 product, there may be up to 3 ADCs and 1 common */
  /* control register)                                                    */
  tmpADC_Common = ADC_COMMON_REGISTER(hadc);
 8001cb0:	4b79      	ldr	r3, [pc, #484]	@ (8001e98 <ADC_Init+0x1f0>)
 8001cb2:	60fb      	str	r3, [r7, #12]

  /* Set the ADC clock prescaler */
  tmpADC_Common->CCR &= ~(ADC_CCR_ADCPRE);
 8001cb4:	68fb      	ldr	r3, [r7, #12]
 8001cb6:	685b      	ldr	r3, [r3, #4]
 8001cb8:	f423 3240 	bic.w	r2, r3, #196608	@ 0x30000
 8001cbc:	68fb      	ldr	r3, [r7, #12]
 8001cbe:	605a      	str	r2, [r3, #4]
  tmpADC_Common->CCR |=  hadc->Init.ClockPrescaler;
 8001cc0:	68fb      	ldr	r3, [r7, #12]
 8001cc2:	685a      	ldr	r2, [r3, #4]
 8001cc4:	687b      	ldr	r3, [r7, #4]
 8001cc6:	685b      	ldr	r3, [r3, #4]
 8001cc8:	431a      	orrs	r2, r3
 8001cca:	68fb      	ldr	r3, [r7, #12]
 8001ccc:	605a      	str	r2, [r3, #4]

  /* Set ADC scan mode */
  hadc->Instance->CR1 &= ~(ADC_CR1_SCAN);
 8001cce:	687b      	ldr	r3, [r7, #4]
 8001cd0:	681b      	ldr	r3, [r3, #0]
 8001cd2:	685a      	ldr	r2, [r3, #4]
 8001cd4:	687b      	ldr	r3, [r7, #4]
 8001cd6:	681b      	ldr	r3, [r3, #0]
 8001cd8:	f422 7280 	bic.w	r2, r2, #256	@ 0x100
 8001cdc:	605a      	str	r2, [r3, #4]
  hadc->Instance->CR1 |=  ADC_CR1_SCANCONV(hadc->Init.ScanConvMode);
 8001cde:	687b      	ldr	r3, [r7, #4]
 8001ce0:	681b      	ldr	r3, [r3, #0]
 8001ce2:	6859      	ldr	r1, [r3, #4]
 8001ce4:	687b      	ldr	r3, [r7, #4]
 8001ce6:	691b      	ldr	r3, [r3, #16]
 8001ce8:	021a      	lsls	r2, r3, #8
 8001cea:	687b      	ldr	r3, [r7, #4]
 8001cec:	681b      	ldr	r3, [r3, #0]
 8001cee:	430a      	orrs	r2, r1
 8001cf0:	605a      	str	r2, [r3, #4]

  /* Set ADC resolution */
  hadc->Instance->CR1 &= ~(ADC_CR1_RES);
 8001cf2:	687b      	ldr	r3, [r7, #4]
 8001cf4:	681b      	ldr	r3, [r3, #0]
 8001cf6:	685a      	ldr	r2, [r3, #4]
 8001cf8:	687b      	ldr	r3, [r7, #4]
 8001cfa:	681b      	ldr	r3, [r3, #0]
 8001cfc:	f022 7240 	bic.w	r2, r2, #50331648	@ 0x3000000
 8001d00:	605a      	str	r2, [r3, #4]
  hadc->Instance->CR1 |=  hadc->Init.Resolution;
 8001d02:	687b      	ldr	r3, [r7, #4]
 8001d04:	681b      	ldr	r3, [r3, #0]
 8001d06:	6859      	ldr	r1, [r3, #4]
 8001d08:	687b      	ldr	r3, [r7, #4]
 8001d0a:	689a      	ldr	r2, [r3, #8]
 8001d0c:	687b      	ldr	r3, [r7, #4]
 8001d0e:	681b      	ldr	r3, [r3, #0]
 8001d10:	430a      	orrs	r2, r1
 8001d12:	605a      	str	r2, [r3, #4]

  /* Set ADC data alignment */
  hadc->Instance->CR2 &= ~(ADC_CR2_ALIGN);
 8001d14:	687b      	ldr	r3, [r7, #4]
 8001d16:	681b      	ldr	r3, [r3, #0]
 8001d18:	689a      	ldr	r2, [r3, #8]
 8001d1a:	687b      	ldr	r3, [r7, #4]
 8001d1c:	681b      	ldr	r3, [r3, #0]
 8001d1e:	f422 6200 	bic.w	r2, r2, #2048	@ 0x800
 8001d22:	609a      	str	r2, [r3, #8]
  hadc->Instance->CR2 |= hadc->Init.DataAlign;
 8001d24:	687b      	ldr	r3, [r7, #4]
 8001d26:	681b      	ldr	r3, [r3, #0]
 8001d28:	6899      	ldr	r1, [r3, #8]
 8001d2a:	687b      	ldr	r3, [r7, #4]
 8001d2c:	68da      	ldr	r2, [r3, #12]
 8001d2e:	687b      	ldr	r3, [r7, #4]
 8001d30:	681b      	ldr	r3, [r3, #0]
 8001d32:	430a      	orrs	r2, r1
 8001d34:	609a      	str	r2, [r3, #8]
  /* Enable external trigger if trigger selection is different of software  */
  /* start.                                                                 */
  /* Note: This configuration keeps the hardware feature of parameter       */
  /*       ExternalTrigConvEdge "trigger edge none" equivalent to           */
  /*       software start.                                                  */
  if (hadc->Init.ExternalTrigConv != ADC_SOFTWARE_START)
 8001d36:	687b      	ldr	r3, [r7, #4]
 8001d38:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8001d3a:	4a58      	ldr	r2, [pc, #352]	@ (8001e9c <ADC_Init+0x1f4>)
 8001d3c:	4293      	cmp	r3, r2
 8001d3e:	d022      	beq.n	8001d86 <ADC_Init+0xde>
  {
    /* Select external trigger to start conversion */
    hadc->Instance->CR2 &= ~(ADC_CR2_EXTSEL);
 8001d40:	687b      	ldr	r3, [r7, #4]
 8001d42:	681b      	ldr	r3, [r3, #0]
 8001d44:	689a      	ldr	r2, [r3, #8]
 8001d46:	687b      	ldr	r3, [r7, #4]
 8001d48:	681b      	ldr	r3, [r3, #0]
 8001d4a:	f022 6270 	bic.w	r2, r2, #251658240	@ 0xf000000
 8001d4e:	609a      	str	r2, [r3, #8]
    hadc->Instance->CR2 |= hadc->Init.ExternalTrigConv;
 8001d50:	687b      	ldr	r3, [r7, #4]
 8001d52:	681b      	ldr	r3, [r3, #0]
 8001d54:	6899      	ldr	r1, [r3, #8]
 8001d56:	687b      	ldr	r3, [r7, #4]
 8001d58:	6a9a      	ldr	r2, [r3, #40]	@ 0x28
 8001d5a:	687b      	ldr	r3, [r7, #4]
 8001d5c:	681b      	ldr	r3, [r3, #0]
 8001d5e:	430a      	orrs	r2, r1
 8001d60:	609a      	str	r2, [r3, #8]

    /* Select external trigger polarity */
    hadc->Instance->CR2 &= ~(ADC_CR2_EXTEN);
 8001d62:	687b      	ldr	r3, [r7, #4]
 8001d64:	681b      	ldr	r3, [r3, #0]
 8001d66:	689a      	ldr	r2, [r3, #8]
 8001d68:	687b      	ldr	r3, [r7, #4]
 8001d6a:	681b      	ldr	r3, [r3, #0]
 8001d6c:	f022 5240 	bic.w	r2, r2, #805306368	@ 0x30000000
 8001d70:	609a      	str	r2, [r3, #8]
    hadc->Instance->CR2 |= hadc->Init.ExternalTrigConvEdge;
 8001d72:	687b      	ldr	r3, [r7, #4]
 8001d74:	681b      	ldr	r3, [r3, #0]
 8001d76:	6899      	ldr	r1, [r3, #8]
 8001d78:	687b      	ldr	r3, [r7, #4]
 8001d7a:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8001d7c:	687b      	ldr	r3, [r7, #4]
 8001d7e:	681b      	ldr	r3, [r3, #0]
 8001d80:	430a      	orrs	r2, r1
 8001d82:	609a      	str	r2, [r3, #8]
 8001d84:	e00f      	b.n	8001da6 <ADC_Init+0xfe>
  }
  else
  {
    /* Reset the external trigger */
    hadc->Instance->CR2 &= ~(ADC_CR2_EXTSEL);
 8001d86:	687b      	ldr	r3, [r7, #4]
 8001d88:	681b      	ldr	r3, [r3, #0]
 8001d8a:	689a      	ldr	r2, [r3, #8]
 8001d8c:	687b      	ldr	r3, [r7, #4]
 8001d8e:	681b      	ldr	r3, [r3, #0]
 8001d90:	f022 6270 	bic.w	r2, r2, #251658240	@ 0xf000000
 8001d94:	609a      	str	r2, [r3, #8]
    hadc->Instance->CR2 &= ~(ADC_CR2_EXTEN);
 8001d96:	687b      	ldr	r3, [r7, #4]
 8001d98:	681b      	ldr	r3, [r3, #0]
 8001d9a:	689a      	ldr	r2, [r3, #8]
 8001d9c:	687b      	ldr	r3, [r7, #4]
 8001d9e:	681b      	ldr	r3, [r3, #0]
 8001da0:	f022 5240 	bic.w	r2, r2, #805306368	@ 0x30000000
 8001da4:	609a      	str	r2, [r3, #8]
  }

  /* Enable or disable ADC continuous conversion mode */
  hadc->Instance->CR2 &= ~(ADC_CR2_CONT);
 8001da6:	687b      	ldr	r3, [r7, #4]
 8001da8:	681b      	ldr	r3, [r3, #0]
 8001daa:	689a      	ldr	r2, [r3, #8]
 8001dac:	687b      	ldr	r3, [r7, #4]
 8001dae:	681b      	ldr	r3, [r3, #0]
 8001db0:	f022 0202 	bic.w	r2, r2, #2
 8001db4:	609a      	str	r2, [r3, #8]
  hadc->Instance->CR2 |= ADC_CR2_CONTINUOUS((uint32_t)hadc->Init.ContinuousConvMode);
 8001db6:	687b      	ldr	r3, [r7, #4]
 8001db8:	681b      	ldr	r3, [r3, #0]
 8001dba:	6899      	ldr	r1, [r3, #8]
 8001dbc:	687b      	ldr	r3, [r7, #4]
 8001dbe:	7e1b      	ldrb	r3, [r3, #24]
 8001dc0:	005a      	lsls	r2, r3, #1
 8001dc2:	687b      	ldr	r3, [r7, #4]
 8001dc4:	681b      	ldr	r3, [r3, #0]
 8001dc6:	430a      	orrs	r2, r1
 8001dc8:	609a      	str	r2, [r3, #8]

  if (hadc->Init.DiscontinuousConvMode != DISABLE)
 8001dca:	687b      	ldr	r3, [r7, #4]
 8001dcc:	f893 3020 	ldrb.w	r3, [r3, #32]
 8001dd0:	2b00      	cmp	r3, #0
 8001dd2:	d01b      	beq.n	8001e0c <ADC_Init+0x164>
  {
    assert_param(IS_ADC_REGULAR_DISC_NUMBER(hadc->Init.NbrOfDiscConversion));

    /* Enable the selected ADC regular discontinuous mode */
    hadc->Instance->CR1 |= (uint32_t)ADC_CR1_DISCEN;
 8001dd4:	687b      	ldr	r3, [r7, #4]
 8001dd6:	681b      	ldr	r3, [r3, #0]
 8001dd8:	685a      	ldr	r2, [r3, #4]
 8001dda:	687b      	ldr	r3, [r7, #4]
 8001ddc:	681b      	ldr	r3, [r3, #0]
 8001dde:	f442 6200 	orr.w	r2, r2, #2048	@ 0x800
 8001de2:	605a      	str	r2, [r3, #4]

    /* Set the number of channels to be converted in discontinuous mode */
    hadc->Instance->CR1 &= ~(ADC_CR1_DISCNUM);
 8001de4:	687b      	ldr	r3, [r7, #4]
 8001de6:	681b      	ldr	r3, [r3, #0]
 8001de8:	685a      	ldr	r2, [r3, #4]
 8001dea:	687b      	ldr	r3, [r7, #4]
 8001dec:	681b      	ldr	r3, [r3, #0]
 8001dee:	f422 4260 	bic.w	r2, r2, #57344	@ 0xe000
 8001df2:	605a      	str	r2, [r3, #4]
    hadc->Instance->CR1 |=  ADC_CR1_DISCONTINUOUS(hadc->Init.NbrOfDiscConversion);
 8001df4:	687b      	ldr	r3, [r7, #4]
 8001df6:	681b      	ldr	r3, [r3, #0]
 8001df8:	6859      	ldr	r1, [r3, #4]
 8001dfa:	687b      	ldr	r3, [r7, #4]
 8001dfc:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8001dfe:	3b01      	subs	r3, #1
 8001e00:	035a      	lsls	r2, r3, #13
 8001e02:	687b      	ldr	r3, [r7, #4]
 8001e04:	681b      	ldr	r3, [r3, #0]
 8001e06:	430a      	orrs	r2, r1
 8001e08:	605a      	str	r2, [r3, #4]
 8001e0a:	e007      	b.n	8001e1c <ADC_Init+0x174>
  }
  else
  {
    /* Disable the selected ADC regular discontinuous mode */
    hadc->Instance->CR1 &= ~(ADC_CR1_DISCEN);
 8001e0c:	687b      	ldr	r3, [r7, #4]
 8001e0e:	681b      	ldr	r3, [r3, #0]
 8001e10:	685a      	ldr	r2, [r3, #4]
 8001e12:	687b      	ldr	r3, [r7, #4]
 8001e14:	681b      	ldr	r3, [r3, #0]
 8001e16:	f422 6200 	bic.w	r2, r2, #2048	@ 0x800
 8001e1a:	605a      	str	r2, [r3, #4]
  }

  /* Set ADC number of conversion */
  hadc->Instance->SQR1 &= ~(ADC_SQR1_L);
 8001e1c:	687b      	ldr	r3, [r7, #4]
 8001e1e:	681b      	ldr	r3, [r3, #0]
 8001e20:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8001e22:	687b      	ldr	r3, [r7, #4]
 8001e24:	681b      	ldr	r3, [r3, #0]
 8001e26:	f422 0270 	bic.w	r2, r2, #15728640	@ 0xf00000
 8001e2a:	62da      	str	r2, [r3, #44]	@ 0x2c
  hadc->Instance->SQR1 |=  ADC_SQR1(hadc->Init.NbrOfConversion);
 8001e2c:	687b      	ldr	r3, [r7, #4]
 8001e2e:	681b      	ldr	r3, [r3, #0]
 8001e30:	6ad9      	ldr	r1, [r3, #44]	@ 0x2c
 8001e32:	687b      	ldr	r3, [r7, #4]
 8001e34:	69db      	ldr	r3, [r3, #28]
 8001e36:	3b01      	subs	r3, #1
 8001e38:	051a      	lsls	r2, r3, #20
 8001e3a:	687b      	ldr	r3, [r7, #4]
 8001e3c:	681b      	ldr	r3, [r3, #0]
 8001e3e:	430a      	orrs	r2, r1
 8001e40:	62da      	str	r2, [r3, #44]	@ 0x2c

  /* Enable or disable ADC DMA continuous request */
  hadc->Instance->CR2 &= ~(ADC_CR2_DDS);
 8001e42:	687b      	ldr	r3, [r7, #4]
 8001e44:	681b      	ldr	r3, [r3, #0]
 8001e46:	689a      	ldr	r2, [r3, #8]
 8001e48:	687b      	ldr	r3, [r7, #4]
 8001e4a:	681b      	ldr	r3, [r3, #0]
 8001e4c:	f422 7200 	bic.w	r2, r2, #512	@ 0x200
 8001e50:	609a      	str	r2, [r3, #8]
  hadc->Instance->CR2 |= ADC_CR2_DMAContReq((uint32_t)hadc->Init.DMAContinuousRequests);
 8001e52:	687b      	ldr	r3, [r7, #4]
 8001e54:	681b      	ldr	r3, [r3, #0]
 8001e56:	6899      	ldr	r1, [r3, #8]
 8001e58:	687b      	ldr	r3, [r7, #4]
 8001e5a:	f893 3030 	ldrb.w	r3, [r3, #48]	@ 0x30
 8001e5e:	025a      	lsls	r2, r3, #9
 8001e60:	687b      	ldr	r3, [r7, #4]
 8001e62:	681b      	ldr	r3, [r3, #0]
 8001e64:	430a      	orrs	r2, r1
 8001e66:	609a      	str	r2, [r3, #8]

  /* Enable or disable ADC end of conversion selection */
  hadc->Instance->CR2 &= ~(ADC_CR2_EOCS);
 8001e68:	687b      	ldr	r3, [r7, #4]
 8001e6a:	681b      	ldr	r3, [r3, #0]
 8001e6c:	689a      	ldr	r2, [r3, #8]
 8001e6e:	687b      	ldr	r3, [r7, #4]
 8001e70:	681b      	ldr	r3, [r3, #0]
 8001e72:	f422 6280 	bic.w	r2, r2, #1024	@ 0x400
 8001e76:	609a      	str	r2, [r3, #8]
  hadc->Instance->CR2 |= ADC_CR2_EOCSelection(hadc->Init.EOCSelection);
 8001e78:	687b      	ldr	r3, [r7, #4]
 8001e7a:	681b      	ldr	r3, [r3, #0]
 8001e7c:	6899      	ldr	r1, [r3, #8]
 8001e7e:	687b      	ldr	r3, [r7, #4]
 8001e80:	695b      	ldr	r3, [r3, #20]
 8001e82:	029a      	lsls	r2, r3, #10
 8001e84:	687b      	ldr	r3, [r7, #4]
 8001e86:	681b      	ldr	r3, [r3, #0]
 8001e88:	430a      	orrs	r2, r1
 8001e8a:	609a      	str	r2, [r3, #8]
}
 8001e8c:	bf00      	nop
 8001e8e:	3714      	adds	r7, #20
 8001e90:	46bd      	mov	sp, r7
 8001e92:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001e96:	4770      	bx	lr
 8001e98:	40012300 	.word	0x40012300
 8001e9c:	0f000001 	.word	0x0f000001

08001ea0 <ADC_DMAConvCplt>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *                the configuration information for the specified DMA module.
  * @retval None
  */
static void ADC_DMAConvCplt(DMA_HandleTypeDef *hdma)
{
 8001ea0:	b580      	push	{r7, lr}
 8001ea2:	b084      	sub	sp, #16
 8001ea4:	af00      	add	r7, sp, #0
 8001ea6:	6078      	str	r0, [r7, #4]
  /* Retrieve ADC handle corresponding to current DMA handle */
  ADC_HandleTypeDef *hadc = (ADC_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
 8001ea8:	687b      	ldr	r3, [r7, #4]
 8001eaa:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8001eac:	60fb      	str	r3, [r7, #12]

  /* Update state machine on conversion status if not in error state */
  if (HAL_IS_BIT_CLR(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL | HAL_ADC_STATE_ERROR_DMA))
 8001eae:	68fb      	ldr	r3, [r7, #12]
 8001eb0:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8001eb2:	f003 0350 	and.w	r3, r3, #80	@ 0x50
 8001eb6:	2b00      	cmp	r3, #0
 8001eb8:	d13c      	bne.n	8001f34 <ADC_DMAConvCplt+0x94>
  {
    /* Update ADC state machine */
    SET_BIT(hadc->State, HAL_ADC_STATE_REG_EOC);
 8001eba:	68fb      	ldr	r3, [r7, #12]
 8001ebc:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8001ebe:	f443 7200 	orr.w	r2, r3, #512	@ 0x200
 8001ec2:	68fb      	ldr	r3, [r7, #12]
 8001ec4:	641a      	str	r2, [r3, #64]	@ 0x40
    /* by external trigger, continuous mode or scan sequence on going.      */
    /* Note: On STM32F4, there is no independent flag of end of sequence.   */
    /*       The test of scan sequence on going is done either with scan    */
    /*       sequence disabled or with end of conversion flag set to        */
    /*       of end of sequence.                                            */
    if (ADC_IS_SOFTWARE_START_REGULAR(hadc)                   &&
 8001ec6:	68fb      	ldr	r3, [r7, #12]
 8001ec8:	681b      	ldr	r3, [r3, #0]
 8001eca:	689b      	ldr	r3, [r3, #8]
 8001ecc:	f003 5340 	and.w	r3, r3, #805306368	@ 0x30000000
 8001ed0:	2b00      	cmp	r3, #0
 8001ed2:	d12b      	bne.n	8001f2c <ADC_DMAConvCplt+0x8c>
        (hadc->Init.ContinuousConvMode == DISABLE)            &&
 8001ed4:	68fb      	ldr	r3, [r7, #12]
 8001ed6:	7e1b      	ldrb	r3, [r3, #24]
    if (ADC_IS_SOFTWARE_START_REGULAR(hadc)                   &&
 8001ed8:	2b00      	cmp	r3, #0
 8001eda:	d127      	bne.n	8001f2c <ADC_DMAConvCplt+0x8c>
        (HAL_IS_BIT_CLR(hadc->Instance->SQR1, ADC_SQR1_L) ||
 8001edc:	68fb      	ldr	r3, [r7, #12]
 8001ede:	681b      	ldr	r3, [r3, #0]
 8001ee0:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8001ee2:	f403 0370 	and.w	r3, r3, #15728640	@ 0xf00000
        (hadc->Init.ContinuousConvMode == DISABLE)            &&
 8001ee6:	2b00      	cmp	r3, #0
 8001ee8:	d006      	beq.n	8001ef8 <ADC_DMAConvCplt+0x58>
         HAL_IS_BIT_CLR(hadc->Instance->CR2, ADC_CR2_EOCS)))
 8001eea:	68fb      	ldr	r3, [r7, #12]
 8001eec:	681b      	ldr	r3, [r3, #0]
 8001eee:	689b      	ldr	r3, [r3, #8]
 8001ef0:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
        (HAL_IS_BIT_CLR(hadc->Instance->SQR1, ADC_SQR1_L) ||
 8001ef4:	2b00      	cmp	r3, #0
 8001ef6:	d119      	bne.n	8001f2c <ADC_DMAConvCplt+0x8c>
    {
      /* Disable ADC end of single conversion interrupt on group regular */
      /* Note: Overrun interrupt was enabled with EOC interrupt in          */
      /* HAL_ADC_Start_IT(), but is not disabled here because can be used   */
      /* by overrun IRQ process below.                                      */
      __HAL_ADC_DISABLE_IT(hadc, ADC_IT_EOC);
 8001ef8:	68fb      	ldr	r3, [r7, #12]
 8001efa:	681b      	ldr	r3, [r3, #0]
 8001efc:	685a      	ldr	r2, [r3, #4]
 8001efe:	68fb      	ldr	r3, [r7, #12]
 8001f00:	681b      	ldr	r3, [r3, #0]
 8001f02:	f022 0220 	bic.w	r2, r2, #32
 8001f06:	605a      	str	r2, [r3, #4]

      /* Set ADC state */
      CLEAR_BIT(hadc->State, HAL_ADC_STATE_REG_BUSY);
 8001f08:	68fb      	ldr	r3, [r7, #12]
 8001f0a:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8001f0c:	f423 7280 	bic.w	r2, r3, #256	@ 0x100
 8001f10:	68fb      	ldr	r3, [r7, #12]
 8001f12:	641a      	str	r2, [r3, #64]	@ 0x40

      if (HAL_IS_BIT_CLR(hadc->State, HAL_ADC_STATE_INJ_BUSY))
 8001f14:	68fb      	ldr	r3, [r7, #12]
 8001f16:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8001f18:	f403 5380 	and.w	r3, r3, #4096	@ 0x1000
 8001f1c:	2b00      	cmp	r3, #0
 8001f1e:	d105      	bne.n	8001f2c <ADC_DMAConvCplt+0x8c>
      {
        SET_BIT(hadc->State, HAL_ADC_STATE_READY);
 8001f20:	68fb      	ldr	r3, [r7, #12]
 8001f22:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8001f24:	f043 0201 	orr.w	r2, r3, #1
 8001f28:	68fb      	ldr	r3, [r7, #12]
 8001f2a:	641a      	str	r2, [r3, #64]	@ 0x40

    /* Conversion complete callback */
#if (USE_HAL_ADC_REGISTER_CALLBACKS == 1)
    hadc->ConvCpltCallback(hadc);
#else
    HAL_ADC_ConvCpltCallback(hadc);
 8001f2c:	68f8      	ldr	r0, [r7, #12]
 8001f2e:	f7fe fe5d 	bl	8000bec <HAL_ADC_ConvCpltCallback>
    {
      /* Call DMA error callback */
      hadc->DMA_Handle->XferErrorCallback(hdma);
    }
  }
}
 8001f32:	e00e      	b.n	8001f52 <ADC_DMAConvCplt+0xb2>
    if ((hadc->State & HAL_ADC_STATE_ERROR_INTERNAL) != 0UL)
 8001f34:	68fb      	ldr	r3, [r7, #12]
 8001f36:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8001f38:	f003 0310 	and.w	r3, r3, #16
 8001f3c:	2b00      	cmp	r3, #0
 8001f3e:	d003      	beq.n	8001f48 <ADC_DMAConvCplt+0xa8>
      HAL_ADC_ErrorCallback(hadc);
 8001f40:	68f8      	ldr	r0, [r7, #12]
 8001f42:	f7ff fd75 	bl	8001a30 <HAL_ADC_ErrorCallback>
}
 8001f46:	e004      	b.n	8001f52 <ADC_DMAConvCplt+0xb2>
      hadc->DMA_Handle->XferErrorCallback(hdma);
 8001f48:	68fb      	ldr	r3, [r7, #12]
 8001f4a:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8001f4c:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8001f4e:	6878      	ldr	r0, [r7, #4]
 8001f50:	4798      	blx	r3
}
 8001f52:	bf00      	nop
 8001f54:	3710      	adds	r7, #16
 8001f56:	46bd      	mov	sp, r7
 8001f58:	bd80      	pop	{r7, pc}

08001f5a <ADC_DMAHalfConvCplt>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *                the configuration information for the specified DMA module.
  * @retval None
  */
static void ADC_DMAHalfConvCplt(DMA_HandleTypeDef *hdma)
{
 8001f5a:	b580      	push	{r7, lr}
 8001f5c:	b084      	sub	sp, #16
 8001f5e:	af00      	add	r7, sp, #0
 8001f60:	6078      	str	r0, [r7, #4]
  ADC_HandleTypeDef *hadc = (ADC_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
 8001f62:	687b      	ldr	r3, [r7, #4]
 8001f64:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8001f66:	60fb      	str	r3, [r7, #12]
  /* Half conversion callback */
#if (USE_HAL_ADC_REGISTER_CALLBACKS == 1)
  hadc->ConvHalfCpltCallback(hadc);
#else
  HAL_ADC_ConvHalfCpltCallback(hadc);
 8001f68:	68f8      	ldr	r0, [r7, #12]
 8001f6a:	f7ff fd4d 	bl	8001a08 <HAL_ADC_ConvHalfCpltCallback>
#endif /* USE_HAL_ADC_REGISTER_CALLBACKS */
}
 8001f6e:	bf00      	nop
 8001f70:	3710      	adds	r7, #16
 8001f72:	46bd      	mov	sp, r7
 8001f74:	bd80      	pop	{r7, pc}

08001f76 <ADC_DMAError>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *                the configuration information for the specified DMA module.
  * @retval None
  */
static void ADC_DMAError(DMA_HandleTypeDef *hdma)
{
 8001f76:	b580      	push	{r7, lr}
 8001f78:	b084      	sub	sp, #16
 8001f7a:	af00      	add	r7, sp, #0
 8001f7c:	6078      	str	r0, [r7, #4]
  ADC_HandleTypeDef *hadc = (ADC_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
 8001f7e:	687b      	ldr	r3, [r7, #4]
 8001f80:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8001f82:	60fb      	str	r3, [r7, #12]
  hadc->State = HAL_ADC_STATE_ERROR_DMA;
 8001f84:	68fb      	ldr	r3, [r7, #12]
 8001f86:	2240      	movs	r2, #64	@ 0x40
 8001f88:	641a      	str	r2, [r3, #64]	@ 0x40
  /* Set ADC error code to DMA error */
  hadc->ErrorCode |= HAL_ADC_ERROR_DMA;
 8001f8a:	68fb      	ldr	r3, [r7, #12]
 8001f8c:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8001f8e:	f043 0204 	orr.w	r2, r3, #4
 8001f92:	68fb      	ldr	r3, [r7, #12]
 8001f94:	645a      	str	r2, [r3, #68]	@ 0x44
  /* Error callback */
#if (USE_HAL_ADC_REGISTER_CALLBACKS == 1)
  hadc->ErrorCallback(hadc);
#else
  HAL_ADC_ErrorCallback(hadc);
 8001f96:	68f8      	ldr	r0, [r7, #12]
 8001f98:	f7ff fd4a 	bl	8001a30 <HAL_ADC_ErrorCallback>
#endif /* USE_HAL_ADC_REGISTER_CALLBACKS */
}
 8001f9c:	bf00      	nop
 8001f9e:	3710      	adds	r7, #16
 8001fa0:	46bd      	mov	sp, r7
 8001fa2:	bd80      	pop	{r7, pc}

08001fa4 <HAL_ADCEx_InjectedConvCpltCallback>:
  * @param  hadc pointer to a ADC_HandleTypeDef structure that contains
  *         the configuration information for the specified ADC.
  * @retval None
  */
__weak void HAL_ADCEx_InjectedConvCpltCallback(ADC_HandleTypeDef *hadc)
{
 8001fa4:	b480      	push	{r7}
 8001fa6:	b083      	sub	sp, #12
 8001fa8:	af00      	add	r7, sp, #0
 8001faa:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(hadc);
  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_ADC_InjectedConvCpltCallback could be implemented in the user file
   */
}
 8001fac:	bf00      	nop
 8001fae:	370c      	adds	r7, #12
 8001fb0:	46bd      	mov	sp, r7
 8001fb2:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001fb6:	4770      	bx	lr

08001fb8 <__NVIC_SetPriorityGrouping>:
           In case of a conflict between priority grouping and available
           priority bits (__NVIC_PRIO_BITS), the smallest possible priority group is set.
  \param [in]      PriorityGroup  Priority grouping field.
 */
__STATIC_INLINE void __NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8001fb8:	b480      	push	{r7}
 8001fba:	b085      	sub	sp, #20
 8001fbc:	af00      	add	r7, sp, #0
 8001fbe:	6078      	str	r0, [r7, #4]
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 8001fc0:	687b      	ldr	r3, [r7, #4]
 8001fc2:	f003 0307 	and.w	r3, r3, #7
 8001fc6:	60fb      	str	r3, [r7, #12]

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 8001fc8:	4b0c      	ldr	r3, [pc, #48]	@ (8001ffc <__NVIC_SetPriorityGrouping+0x44>)
 8001fca:	68db      	ldr	r3, [r3, #12]
 8001fcc:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 8001fce:	68ba      	ldr	r2, [r7, #8]
 8001fd0:	f64f 03ff 	movw	r3, #63743	@ 0xf8ff
 8001fd4:	4013      	ands	r3, r2
 8001fd6:	60bb      	str	r3, [r7, #8]
  reg_value  =  (reg_value                                   |
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos)  );              /* Insert write key and priority group */
 8001fd8:	68fb      	ldr	r3, [r7, #12]
 8001fda:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 8001fdc:	68bb      	ldr	r3, [r7, #8]
 8001fde:	4313      	orrs	r3, r2
  reg_value  =  (reg_value                                   |
 8001fe0:	f043 63bf 	orr.w	r3, r3, #100139008	@ 0x5f80000
 8001fe4:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 8001fe8:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 8001fea:	4a04      	ldr	r2, [pc, #16]	@ (8001ffc <__NVIC_SetPriorityGrouping+0x44>)
 8001fec:	68bb      	ldr	r3, [r7, #8]
 8001fee:	60d3      	str	r3, [r2, #12]
}
 8001ff0:	bf00      	nop
 8001ff2:	3714      	adds	r7, #20
 8001ff4:	46bd      	mov	sp, r7
 8001ff6:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001ffa:	4770      	bx	lr
 8001ffc:	e000ed00 	.word	0xe000ed00

08002000 <__NVIC_GetPriorityGrouping>:
  \brief   Get Priority Grouping
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t __NVIC_GetPriorityGrouping(void)
{
 8002000:	b480      	push	{r7}
 8002002:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 8002004:	4b04      	ldr	r3, [pc, #16]	@ (8002018 <__NVIC_GetPriorityGrouping+0x18>)
 8002006:	68db      	ldr	r3, [r3, #12]
 8002008:	0a1b      	lsrs	r3, r3, #8
 800200a:	f003 0307 	and.w	r3, r3, #7
}
 800200e:	4618      	mov	r0, r3
 8002010:	46bd      	mov	sp, r7
 8002012:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002016:	4770      	bx	lr
 8002018:	e000ed00 	.word	0xe000ed00

0800201c <__NVIC_EnableIRQ>:
  \details Enables a device specific interrupt in the NVIC interrupt controller.
  \param [in]      IRQn  Device specific interrupt number.
  \note    IRQn must not be negative.
 */
__STATIC_INLINE void __NVIC_EnableIRQ(IRQn_Type IRQn)
{
 800201c:	b480      	push	{r7}
 800201e:	b083      	sub	sp, #12
 8002020:	af00      	add	r7, sp, #0
 8002022:	4603      	mov	r3, r0
 8002024:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8002026:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800202a:	2b00      	cmp	r3, #0
 800202c:	db0b      	blt.n	8002046 <__NVIC_EnableIRQ+0x2a>
  {
    __COMPILER_BARRIER();
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 800202e:	79fb      	ldrb	r3, [r7, #7]
 8002030:	f003 021f 	and.w	r2, r3, #31
 8002034:	4907      	ldr	r1, [pc, #28]	@ (8002054 <__NVIC_EnableIRQ+0x38>)
 8002036:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800203a:	095b      	lsrs	r3, r3, #5
 800203c:	2001      	movs	r0, #1
 800203e:	fa00 f202 	lsl.w	r2, r0, r2
 8002042:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
    __COMPILER_BARRIER();
  }
}
 8002046:	bf00      	nop
 8002048:	370c      	adds	r7, #12
 800204a:	46bd      	mov	sp, r7
 800204c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002050:	4770      	bx	lr
 8002052:	bf00      	nop
 8002054:	e000e100 	.word	0xe000e100

08002058 <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 8002058:	b480      	push	{r7}
 800205a:	b083      	sub	sp, #12
 800205c:	af00      	add	r7, sp, #0
 800205e:	4603      	mov	r3, r0
 8002060:	6039      	str	r1, [r7, #0]
 8002062:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8002064:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8002068:	2b00      	cmp	r3, #0
 800206a:	db0a      	blt.n	8002082 <__NVIC_SetPriority+0x2a>
  {
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 800206c:	683b      	ldr	r3, [r7, #0]
 800206e:	b2da      	uxtb	r2, r3
 8002070:	490c      	ldr	r1, [pc, #48]	@ (80020a4 <__NVIC_SetPriority+0x4c>)
 8002072:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8002076:	0112      	lsls	r2, r2, #4
 8002078:	b2d2      	uxtb	r2, r2
 800207a:	440b      	add	r3, r1
 800207c:	f883 2300 	strb.w	r2, [r3, #768]	@ 0x300
  }
  else
  {
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
  }
}
 8002080:	e00a      	b.n	8002098 <__NVIC_SetPriority+0x40>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8002082:	683b      	ldr	r3, [r7, #0]
 8002084:	b2da      	uxtb	r2, r3
 8002086:	4908      	ldr	r1, [pc, #32]	@ (80020a8 <__NVIC_SetPriority+0x50>)
 8002088:	79fb      	ldrb	r3, [r7, #7]
 800208a:	f003 030f 	and.w	r3, r3, #15
 800208e:	3b04      	subs	r3, #4
 8002090:	0112      	lsls	r2, r2, #4
 8002092:	b2d2      	uxtb	r2, r2
 8002094:	440b      	add	r3, r1
 8002096:	761a      	strb	r2, [r3, #24]
}
 8002098:	bf00      	nop
 800209a:	370c      	adds	r7, #12
 800209c:	46bd      	mov	sp, r7
 800209e:	f85d 7b04 	ldr.w	r7, [sp], #4
 80020a2:	4770      	bx	lr
 80020a4:	e000e100 	.word	0xe000e100
 80020a8:	e000ed00 	.word	0xe000ed00

080020ac <NVIC_EncodePriority>:
  \param [in]   PreemptPriority  Preemptive priority value (starting from 0).
  \param [in]       SubPriority  Subpriority value (starting from 0).
  \return                        Encoded priority. Value can be used in the function \ref NVIC_SetPriority().
 */
__STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uint32_t SubPriority)
{
 80020ac:	b480      	push	{r7}
 80020ae:	b089      	sub	sp, #36	@ 0x24
 80020b0:	af00      	add	r7, sp, #0
 80020b2:	60f8      	str	r0, [r7, #12]
 80020b4:	60b9      	str	r1, [r7, #8]
 80020b6:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 80020b8:	68fb      	ldr	r3, [r7, #12]
 80020ba:	f003 0307 	and.w	r3, r3, #7
 80020be:	61fb      	str	r3, [r7, #28]
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 80020c0:	69fb      	ldr	r3, [r7, #28]
 80020c2:	f1c3 0307 	rsb	r3, r3, #7
 80020c6:	2b04      	cmp	r3, #4
 80020c8:	bf28      	it	cs
 80020ca:	2304      	movcs	r3, #4
 80020cc:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 80020ce:	69fb      	ldr	r3, [r7, #28]
 80020d0:	3304      	adds	r3, #4
 80020d2:	2b06      	cmp	r3, #6
 80020d4:	d902      	bls.n	80020dc <NVIC_EncodePriority+0x30>
 80020d6:	69fb      	ldr	r3, [r7, #28]
 80020d8:	3b03      	subs	r3, #3
 80020da:	e000      	b.n	80020de <NVIC_EncodePriority+0x32>
 80020dc:	2300      	movs	r3, #0
 80020de:	617b      	str	r3, [r7, #20]

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 80020e0:	f04f 32ff 	mov.w	r2, #4294967295	@ 0xffffffff
 80020e4:	69bb      	ldr	r3, [r7, #24]
 80020e6:	fa02 f303 	lsl.w	r3, r2, r3
 80020ea:	43da      	mvns	r2, r3
 80020ec:	68bb      	ldr	r3, [r7, #8]
 80020ee:	401a      	ands	r2, r3
 80020f0:	697b      	ldr	r3, [r7, #20]
 80020f2:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 80020f4:	f04f 31ff 	mov.w	r1, #4294967295	@ 0xffffffff
 80020f8:	697b      	ldr	r3, [r7, #20]
 80020fa:	fa01 f303 	lsl.w	r3, r1, r3
 80020fe:	43d9      	mvns	r1, r3
 8002100:	687b      	ldr	r3, [r7, #4]
 8002102:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8002104:	4313      	orrs	r3, r2
         );
}
 8002106:	4618      	mov	r0, r3
 8002108:	3724      	adds	r7, #36	@ 0x24
 800210a:	46bd      	mov	sp, r7
 800210c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002110:	4770      	bx	lr
	...

08002114 <SysTick_Config>:
  \note    When the variable <b>__Vendor_SysTickConfig</b> is set to 1, then the
           function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.h</b>
           must contain a vendor-specific implementation of this function.
 */
__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
{
 8002114:	b580      	push	{r7, lr}
 8002116:	b082      	sub	sp, #8
 8002118:	af00      	add	r7, sp, #0
 800211a:	6078      	str	r0, [r7, #4]
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 800211c:	687b      	ldr	r3, [r7, #4]
 800211e:	3b01      	subs	r3, #1
 8002120:	f1b3 7f80 	cmp.w	r3, #16777216	@ 0x1000000
 8002124:	d301      	bcc.n	800212a <SysTick_Config+0x16>
  {
    return (1UL);                                                   /* Reload value impossible */
 8002126:	2301      	movs	r3, #1
 8002128:	e00f      	b.n	800214a <SysTick_Config+0x36>
  }

  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 800212a:	4a0a      	ldr	r2, [pc, #40]	@ (8002154 <SysTick_Config+0x40>)
 800212c:	687b      	ldr	r3, [r7, #4]
 800212e:	3b01      	subs	r3, #1
 8002130:	6053      	str	r3, [r2, #4]
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
 8002132:	210f      	movs	r1, #15
 8002134:	f04f 30ff 	mov.w	r0, #4294967295	@ 0xffffffff
 8002138:	f7ff ff8e 	bl	8002058 <__NVIC_SetPriority>
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 800213c:	4b05      	ldr	r3, [pc, #20]	@ (8002154 <SysTick_Config+0x40>)
 800213e:	2200      	movs	r2, #0
 8002140:	609a      	str	r2, [r3, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 8002142:	4b04      	ldr	r3, [pc, #16]	@ (8002154 <SysTick_Config+0x40>)
 8002144:	2207      	movs	r2, #7
 8002146:	601a      	str	r2, [r3, #0]
                   SysTick_CTRL_TICKINT_Msk   |
                   SysTick_CTRL_ENABLE_Msk;                         /* Enable SysTick IRQ and SysTick Timer */
  return (0UL);                                                     /* Function successful */
 8002148:	2300      	movs	r3, #0
}
 800214a:	4618      	mov	r0, r3
 800214c:	3708      	adds	r7, #8
 800214e:	46bd      	mov	sp, r7
 8002150:	bd80      	pop	{r7, pc}
 8002152:	bf00      	nop
 8002154:	e000e010 	.word	0xe000e010

08002158 <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ preemption is no more possible. 
  *         The pending IRQ priority will be managed only by the subpriority. 
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8002158:	b580      	push	{r7, lr}
 800215a:	b082      	sub	sp, #8
 800215c:	af00      	add	r7, sp, #0
 800215e:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));
  
  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 8002160:	6878      	ldr	r0, [r7, #4]
 8002162:	f7ff ff29 	bl	8001fb8 <__NVIC_SetPriorityGrouping>
}
 8002166:	bf00      	nop
 8002168:	3708      	adds	r7, #8
 800216a:	46bd      	mov	sp, r7
 800216c:	bd80      	pop	{r7, pc}

0800216e <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.          
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{ 
 800216e:	b580      	push	{r7, lr}
 8002170:	b086      	sub	sp, #24
 8002172:	af00      	add	r7, sp, #0
 8002174:	4603      	mov	r3, r0
 8002176:	60b9      	str	r1, [r7, #8]
 8002178:	607a      	str	r2, [r7, #4]
 800217a:	73fb      	strb	r3, [r7, #15]
  uint32_t prioritygroup = 0x00U;
 800217c:	2300      	movs	r3, #0
 800217e:	617b      	str	r3, [r7, #20]
  
  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));
  
  prioritygroup = NVIC_GetPriorityGrouping();
 8002180:	f7ff ff3e 	bl	8002000 <__NVIC_GetPriorityGrouping>
 8002184:	6178      	str	r0, [r7, #20]
  
  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 8002186:	687a      	ldr	r2, [r7, #4]
 8002188:	68b9      	ldr	r1, [r7, #8]
 800218a:	6978      	ldr	r0, [r7, #20]
 800218c:	f7ff ff8e 	bl	80020ac <NVIC_EncodePriority>
 8002190:	4602      	mov	r2, r0
 8002192:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8002196:	4611      	mov	r1, r2
 8002198:	4618      	mov	r0, r3
 800219a:	f7ff ff5d 	bl	8002058 <__NVIC_SetPriority>
}
 800219e:	bf00      	nop
 80021a0:	3718      	adds	r7, #24
 80021a2:	46bd      	mov	sp, r7
 80021a4:	bd80      	pop	{r7, pc}

080021a6 <HAL_NVIC_EnableIRQ>:
  *         This parameter can be an enumerator of IRQn_Type enumeration
  *         (For the complete STM32 Devices IRQ Channels list, please refer to the appropriate CMSIS device file (stm32f4xxxx.h))
  * @retval None
  */
void HAL_NVIC_EnableIRQ(IRQn_Type IRQn)
{
 80021a6:	b580      	push	{r7, lr}
 80021a8:	b082      	sub	sp, #8
 80021aa:	af00      	add	r7, sp, #0
 80021ac:	4603      	mov	r3, r0
 80021ae:	71fb      	strb	r3, [r7, #7]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));
  
  /* Enable interrupt */
  NVIC_EnableIRQ(IRQn);
 80021b0:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80021b4:	4618      	mov	r0, r3
 80021b6:	f7ff ff31 	bl	800201c <__NVIC_EnableIRQ>
}
 80021ba:	bf00      	nop
 80021bc:	3708      	adds	r7, #8
 80021be:	46bd      	mov	sp, r7
 80021c0:	bd80      	pop	{r7, pc}

080021c2 <HAL_SYSTICK_Config>:
  * @param  TicksNumb Specifies the ticks Number of ticks between two interrupts.
  * @retval status:  - 0  Function succeeded.
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
 80021c2:	b580      	push	{r7, lr}
 80021c4:	b082      	sub	sp, #8
 80021c6:	af00      	add	r7, sp, #0
 80021c8:	6078      	str	r0, [r7, #4]
   return SysTick_Config(TicksNumb);
 80021ca:	6878      	ldr	r0, [r7, #4]
 80021cc:	f7ff ffa2 	bl	8002114 <SysTick_Config>
 80021d0:	4603      	mov	r3, r0
}
 80021d2:	4618      	mov	r0, r3
 80021d4:	3708      	adds	r7, #8
 80021d6:	46bd      	mov	sp, r7
 80021d8:	bd80      	pop	{r7, pc}
	...

080021dc <HAL_DMA_Init>:
  * @param  hdma Pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA Stream.  
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Init(DMA_HandleTypeDef *hdma)
{
 80021dc:	b580      	push	{r7, lr}
 80021de:	b086      	sub	sp, #24
 80021e0:	af00      	add	r7, sp, #0
 80021e2:	6078      	str	r0, [r7, #4]
  uint32_t tmp = 0U;
 80021e4:	2300      	movs	r3, #0
 80021e6:	617b      	str	r3, [r7, #20]
  uint32_t tickstart = HAL_GetTick();
 80021e8:	f7ff f8d8 	bl	800139c <HAL_GetTick>
 80021ec:	6138      	str	r0, [r7, #16]
  DMA_Base_Registers *regs;

  /* Check the DMA peripheral state */
  if(hdma == NULL)
 80021ee:	687b      	ldr	r3, [r7, #4]
 80021f0:	2b00      	cmp	r3, #0
 80021f2:	d101      	bne.n	80021f8 <HAL_DMA_Init+0x1c>
  {
    return HAL_ERROR;
 80021f4:	2301      	movs	r3, #1
 80021f6:	e099      	b.n	800232c <HAL_DMA_Init+0x150>
    assert_param(IS_DMA_MEMORY_BURST(hdma->Init.MemBurst));
    assert_param(IS_DMA_PERIPHERAL_BURST(hdma->Init.PeriphBurst));
  }

  /* Change DMA peripheral state */
  hdma->State = HAL_DMA_STATE_BUSY;
 80021f8:	687b      	ldr	r3, [r7, #4]
 80021fa:	2202      	movs	r2, #2
 80021fc:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35

  /* Allocate lock resource */
  __HAL_UNLOCK(hdma);
 8002200:	687b      	ldr	r3, [r7, #4]
 8002202:	2200      	movs	r2, #0
 8002204:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34
  
  /* Disable the peripheral */
  __HAL_DMA_DISABLE(hdma);
 8002208:	687b      	ldr	r3, [r7, #4]
 800220a:	681b      	ldr	r3, [r3, #0]
 800220c:	681a      	ldr	r2, [r3, #0]
 800220e:	687b      	ldr	r3, [r7, #4]
 8002210:	681b      	ldr	r3, [r3, #0]
 8002212:	f022 0201 	bic.w	r2, r2, #1
 8002216:	601a      	str	r2, [r3, #0]
  
  /* Check if the DMA Stream is effectively disabled */
  while((hdma->Instance->CR & DMA_SxCR_EN) != RESET)
 8002218:	e00f      	b.n	800223a <HAL_DMA_Init+0x5e>
  {
    /* Check for the Timeout */
    if((HAL_GetTick() - tickstart ) > HAL_TIMEOUT_DMA_ABORT)
 800221a:	f7ff f8bf 	bl	800139c <HAL_GetTick>
 800221e:	4602      	mov	r2, r0
 8002220:	693b      	ldr	r3, [r7, #16]
 8002222:	1ad3      	subs	r3, r2, r3
 8002224:	2b05      	cmp	r3, #5
 8002226:	d908      	bls.n	800223a <HAL_DMA_Init+0x5e>
    {
      /* Update error code */
      hdma->ErrorCode = HAL_DMA_ERROR_TIMEOUT;
 8002228:	687b      	ldr	r3, [r7, #4]
 800222a:	2220      	movs	r2, #32
 800222c:	655a      	str	r2, [r3, #84]	@ 0x54
      
      /* Change the DMA state */
      hdma->State = HAL_DMA_STATE_TIMEOUT;
 800222e:	687b      	ldr	r3, [r7, #4]
 8002230:	2203      	movs	r2, #3
 8002232:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35
      
      return HAL_TIMEOUT;
 8002236:	2303      	movs	r3, #3
 8002238:	e078      	b.n	800232c <HAL_DMA_Init+0x150>
  while((hdma->Instance->CR & DMA_SxCR_EN) != RESET)
 800223a:	687b      	ldr	r3, [r7, #4]
 800223c:	681b      	ldr	r3, [r3, #0]
 800223e:	681b      	ldr	r3, [r3, #0]
 8002240:	f003 0301 	and.w	r3, r3, #1
 8002244:	2b00      	cmp	r3, #0
 8002246:	d1e8      	bne.n	800221a <HAL_DMA_Init+0x3e>
    }
  }
  
  /* Get the CR register value */
  tmp = hdma->Instance->CR;
 8002248:	687b      	ldr	r3, [r7, #4]
 800224a:	681b      	ldr	r3, [r3, #0]
 800224c:	681b      	ldr	r3, [r3, #0]
 800224e:	617b      	str	r3, [r7, #20]

  /* Clear CHSEL, MBURST, PBURST, PL, MSIZE, PSIZE, MINC, PINC, CIRC, DIR, CT and DBM bits */
  tmp &= ((uint32_t)~(DMA_SxCR_CHSEL | DMA_SxCR_MBURST | DMA_SxCR_PBURST | \
 8002250:	697a      	ldr	r2, [r7, #20]
 8002252:	4b38      	ldr	r3, [pc, #224]	@ (8002334 <HAL_DMA_Init+0x158>)
 8002254:	4013      	ands	r3, r2
 8002256:	617b      	str	r3, [r7, #20]
                      DMA_SxCR_PL    | DMA_SxCR_MSIZE  | DMA_SxCR_PSIZE  | \
                      DMA_SxCR_MINC  | DMA_SxCR_PINC   | DMA_SxCR_CIRC   | \
                      DMA_SxCR_DIR   | DMA_SxCR_CT     | DMA_SxCR_DBM));

  /* Prepare the DMA Stream configuration */
  tmp |=  hdma->Init.Channel             | hdma->Init.Direction        |
 8002258:	687b      	ldr	r3, [r7, #4]
 800225a:	685a      	ldr	r2, [r3, #4]
 800225c:	687b      	ldr	r3, [r7, #4]
 800225e:	689b      	ldr	r3, [r3, #8]
 8002260:	431a      	orrs	r2, r3
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 8002262:	687b      	ldr	r3, [r7, #4]
 8002264:	68db      	ldr	r3, [r3, #12]
  tmp |=  hdma->Init.Channel             | hdma->Init.Direction        |
 8002266:	431a      	orrs	r2, r3
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 8002268:	687b      	ldr	r3, [r7, #4]
 800226a:	691b      	ldr	r3, [r3, #16]
 800226c:	431a      	orrs	r2, r3
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 800226e:	687b      	ldr	r3, [r7, #4]
 8002270:	695b      	ldr	r3, [r3, #20]
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 8002272:	431a      	orrs	r2, r3
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 8002274:	687b      	ldr	r3, [r7, #4]
 8002276:	699b      	ldr	r3, [r3, #24]
 8002278:	431a      	orrs	r2, r3
          hdma->Init.Mode                | hdma->Init.Priority;
 800227a:	687b      	ldr	r3, [r7, #4]
 800227c:	69db      	ldr	r3, [r3, #28]
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 800227e:	431a      	orrs	r2, r3
          hdma->Init.Mode                | hdma->Init.Priority;
 8002280:	687b      	ldr	r3, [r7, #4]
 8002282:	6a1b      	ldr	r3, [r3, #32]
 8002284:	4313      	orrs	r3, r2
  tmp |=  hdma->Init.Channel             | hdma->Init.Direction        |
 8002286:	697a      	ldr	r2, [r7, #20]
 8002288:	4313      	orrs	r3, r2
 800228a:	617b      	str	r3, [r7, #20]

  /* the Memory burst and peripheral burst are not used when the FIFO is disabled */
  if(hdma->Init.FIFOMode == DMA_FIFOMODE_ENABLE)
 800228c:	687b      	ldr	r3, [r7, #4]
 800228e:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8002290:	2b04      	cmp	r3, #4
 8002292:	d107      	bne.n	80022a4 <HAL_DMA_Init+0xc8>
  {
    /* Get memory burst and peripheral burst */
    tmp |=  hdma->Init.MemBurst | hdma->Init.PeriphBurst;
 8002294:	687b      	ldr	r3, [r7, #4]
 8002296:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8002298:	687b      	ldr	r3, [r7, #4]
 800229a:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800229c:	4313      	orrs	r3, r2
 800229e:	697a      	ldr	r2, [r7, #20]
 80022a0:	4313      	orrs	r3, r2
 80022a2:	617b      	str	r3, [r7, #20]
  }
  
  /* Write to DMA Stream CR register */
  hdma->Instance->CR = tmp;  
 80022a4:	687b      	ldr	r3, [r7, #4]
 80022a6:	681b      	ldr	r3, [r3, #0]
 80022a8:	697a      	ldr	r2, [r7, #20]
 80022aa:	601a      	str	r2, [r3, #0]

  /* Get the FCR register value */
  tmp = hdma->Instance->FCR;
 80022ac:	687b      	ldr	r3, [r7, #4]
 80022ae:	681b      	ldr	r3, [r3, #0]
 80022b0:	695b      	ldr	r3, [r3, #20]
 80022b2:	617b      	str	r3, [r7, #20]

  /* Clear Direct mode and FIFO threshold bits */
  tmp &= (uint32_t)~(DMA_SxFCR_DMDIS | DMA_SxFCR_FTH);
 80022b4:	697b      	ldr	r3, [r7, #20]
 80022b6:	f023 0307 	bic.w	r3, r3, #7
 80022ba:	617b      	str	r3, [r7, #20]

  /* Prepare the DMA Stream FIFO configuration */
  tmp |= hdma->Init.FIFOMode;
 80022bc:	687b      	ldr	r3, [r7, #4]
 80022be:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80022c0:	697a      	ldr	r2, [r7, #20]
 80022c2:	4313      	orrs	r3, r2
 80022c4:	617b      	str	r3, [r7, #20]

  /* The FIFO threshold is not used when the FIFO mode is disabled */
  if(hdma->Init.FIFOMode == DMA_FIFOMODE_ENABLE)
 80022c6:	687b      	ldr	r3, [r7, #4]
 80022c8:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80022ca:	2b04      	cmp	r3, #4
 80022cc:	d117      	bne.n	80022fe <HAL_DMA_Init+0x122>
  {
    /* Get the FIFO threshold */
    tmp |= hdma->Init.FIFOThreshold;
 80022ce:	687b      	ldr	r3, [r7, #4]
 80022d0:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80022d2:	697a      	ldr	r2, [r7, #20]
 80022d4:	4313      	orrs	r3, r2
 80022d6:	617b      	str	r3, [r7, #20]
    
    /* Check compatibility between FIFO threshold level and size of the memory burst */
    /* for INCR4, INCR8, INCR16 bursts */
    if (hdma->Init.MemBurst != DMA_MBURST_SINGLE)
 80022d8:	687b      	ldr	r3, [r7, #4]
 80022da:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80022dc:	2b00      	cmp	r3, #0
 80022de:	d00e      	beq.n	80022fe <HAL_DMA_Init+0x122>
    {
      if (DMA_CheckFifoParam(hdma) != HAL_OK)
 80022e0:	6878      	ldr	r0, [r7, #4]
 80022e2:	f000 fa6f 	bl	80027c4 <DMA_CheckFifoParam>
 80022e6:	4603      	mov	r3, r0
 80022e8:	2b00      	cmp	r3, #0
 80022ea:	d008      	beq.n	80022fe <HAL_DMA_Init+0x122>
      {
        /* Update error code */
        hdma->ErrorCode = HAL_DMA_ERROR_PARAM;
 80022ec:	687b      	ldr	r3, [r7, #4]
 80022ee:	2240      	movs	r2, #64	@ 0x40
 80022f0:	655a      	str	r2, [r3, #84]	@ 0x54
        
        /* Change the DMA state */
        hdma->State = HAL_DMA_STATE_READY;
 80022f2:	687b      	ldr	r3, [r7, #4]
 80022f4:	2201      	movs	r2, #1
 80022f6:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35
        
        return HAL_ERROR; 
 80022fa:	2301      	movs	r3, #1
 80022fc:	e016      	b.n	800232c <HAL_DMA_Init+0x150>
      }
    }
  }
  
  /* Write to DMA Stream FCR */
  hdma->Instance->FCR = tmp;
 80022fe:	687b      	ldr	r3, [r7, #4]
 8002300:	681b      	ldr	r3, [r3, #0]
 8002302:	697a      	ldr	r2, [r7, #20]
 8002304:	615a      	str	r2, [r3, #20]

  /* Initialize StreamBaseAddress and StreamIndex parameters to be used to calculate
     DMA steam Base Address needed by HAL_DMA_IRQHandler() and HAL_DMA_PollForTransfer() */
  regs = (DMA_Base_Registers *)DMA_CalcBaseAndBitshift(hdma);
 8002306:	6878      	ldr	r0, [r7, #4]
 8002308:	f000 fa26 	bl	8002758 <DMA_CalcBaseAndBitshift>
 800230c:	4603      	mov	r3, r0
 800230e:	60fb      	str	r3, [r7, #12]
  
  /* Clear all interrupt flags */
  regs->IFCR = 0x3FU << hdma->StreamIndex;
 8002310:	687b      	ldr	r3, [r7, #4]
 8002312:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8002314:	223f      	movs	r2, #63	@ 0x3f
 8002316:	409a      	lsls	r2, r3
 8002318:	68fb      	ldr	r3, [r7, #12]
 800231a:	609a      	str	r2, [r3, #8]

  /* Initialize the error code */
  hdma->ErrorCode = HAL_DMA_ERROR_NONE;
 800231c:	687b      	ldr	r3, [r7, #4]
 800231e:	2200      	movs	r2, #0
 8002320:	655a      	str	r2, [r3, #84]	@ 0x54
                                                                                     
  /* Initialize the DMA state */
  hdma->State = HAL_DMA_STATE_READY;
 8002322:	687b      	ldr	r3, [r7, #4]
 8002324:	2201      	movs	r2, #1
 8002326:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35

  return HAL_OK;
 800232a:	2300      	movs	r3, #0
}
 800232c:	4618      	mov	r0, r3
 800232e:	3718      	adds	r7, #24
 8002330:	46bd      	mov	sp, r7
 8002332:	bd80      	pop	{r7, pc}
 8002334:	f010803f 	.word	0xf010803f

08002338 <HAL_DMA_Start_IT>:
  * @param  DstAddress The destination memory Buffer address
  * @param  DataLength The length of data to be transferred from source to destination
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Start_IT(DMA_HandleTypeDef *hdma, uint32_t SrcAddress, uint32_t DstAddress, uint32_t DataLength)
{
 8002338:	b580      	push	{r7, lr}
 800233a:	b086      	sub	sp, #24
 800233c:	af00      	add	r7, sp, #0
 800233e:	60f8      	str	r0, [r7, #12]
 8002340:	60b9      	str	r1, [r7, #8]
 8002342:	607a      	str	r2, [r7, #4]
 8002344:	603b      	str	r3, [r7, #0]
  HAL_StatusTypeDef status = HAL_OK;
 8002346:	2300      	movs	r3, #0
 8002348:	75fb      	strb	r3, [r7, #23]

  /* calculate DMA base and stream number */
  DMA_Base_Registers *regs = (DMA_Base_Registers *)hdma->StreamBaseAddress;
 800234a:	68fb      	ldr	r3, [r7, #12]
 800234c:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 800234e:	613b      	str	r3, [r7, #16]
  
  /* Check the parameters */
  assert_param(IS_DMA_BUFFER_SIZE(DataLength));
 
  /* Process locked */
  __HAL_LOCK(hdma);
 8002350:	68fb      	ldr	r3, [r7, #12]
 8002352:	f893 3034 	ldrb.w	r3, [r3, #52]	@ 0x34
 8002356:	2b01      	cmp	r3, #1
 8002358:	d101      	bne.n	800235e <HAL_DMA_Start_IT+0x26>
 800235a:	2302      	movs	r3, #2
 800235c:	e040      	b.n	80023e0 <HAL_DMA_Start_IT+0xa8>
 800235e:	68fb      	ldr	r3, [r7, #12]
 8002360:	2201      	movs	r2, #1
 8002362:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34
  
  if(HAL_DMA_STATE_READY == hdma->State)
 8002366:	68fb      	ldr	r3, [r7, #12]
 8002368:	f893 3035 	ldrb.w	r3, [r3, #53]	@ 0x35
 800236c:	b2db      	uxtb	r3, r3
 800236e:	2b01      	cmp	r3, #1
 8002370:	d12f      	bne.n	80023d2 <HAL_DMA_Start_IT+0x9a>
  {
    /* Change DMA peripheral state */
    hdma->State = HAL_DMA_STATE_BUSY;
 8002372:	68fb      	ldr	r3, [r7, #12]
 8002374:	2202      	movs	r2, #2
 8002376:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35
    
    /* Initialize the error code */
    hdma->ErrorCode = HAL_DMA_ERROR_NONE;
 800237a:	68fb      	ldr	r3, [r7, #12]
 800237c:	2200      	movs	r2, #0
 800237e:	655a      	str	r2, [r3, #84]	@ 0x54
    
    /* Configure the source, destination address and the data length */
    DMA_SetConfig(hdma, SrcAddress, DstAddress, DataLength);
 8002380:	683b      	ldr	r3, [r7, #0]
 8002382:	687a      	ldr	r2, [r7, #4]
 8002384:	68b9      	ldr	r1, [r7, #8]
 8002386:	68f8      	ldr	r0, [r7, #12]
 8002388:	f000 f9b8 	bl	80026fc <DMA_SetConfig>
    
    /* Clear all interrupt flags at correct offset within the register */
    regs->IFCR = 0x3FU << hdma->StreamIndex;
 800238c:	68fb      	ldr	r3, [r7, #12]
 800238e:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8002390:	223f      	movs	r2, #63	@ 0x3f
 8002392:	409a      	lsls	r2, r3
 8002394:	693b      	ldr	r3, [r7, #16]
 8002396:	609a      	str	r2, [r3, #8]
    
    /* Enable Common interrupts*/
    hdma->Instance->CR  |= DMA_IT_TC | DMA_IT_TE | DMA_IT_DME;
 8002398:	68fb      	ldr	r3, [r7, #12]
 800239a:	681b      	ldr	r3, [r3, #0]
 800239c:	681a      	ldr	r2, [r3, #0]
 800239e:	68fb      	ldr	r3, [r7, #12]
 80023a0:	681b      	ldr	r3, [r3, #0]
 80023a2:	f042 0216 	orr.w	r2, r2, #22
 80023a6:	601a      	str	r2, [r3, #0]
    
    if(hdma->XferHalfCpltCallback != NULL)
 80023a8:	68fb      	ldr	r3, [r7, #12]
 80023aa:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80023ac:	2b00      	cmp	r3, #0
 80023ae:	d007      	beq.n	80023c0 <HAL_DMA_Start_IT+0x88>
    {
      hdma->Instance->CR  |= DMA_IT_HT;
 80023b0:	68fb      	ldr	r3, [r7, #12]
 80023b2:	681b      	ldr	r3, [r3, #0]
 80023b4:	681a      	ldr	r2, [r3, #0]
 80023b6:	68fb      	ldr	r3, [r7, #12]
 80023b8:	681b      	ldr	r3, [r3, #0]
 80023ba:	f042 0208 	orr.w	r2, r2, #8
 80023be:	601a      	str	r2, [r3, #0]
    }
    
    /* Enable the Peripheral */
    __HAL_DMA_ENABLE(hdma);
 80023c0:	68fb      	ldr	r3, [r7, #12]
 80023c2:	681b      	ldr	r3, [r3, #0]
 80023c4:	681a      	ldr	r2, [r3, #0]
 80023c6:	68fb      	ldr	r3, [r7, #12]
 80023c8:	681b      	ldr	r3, [r3, #0]
 80023ca:	f042 0201 	orr.w	r2, r2, #1
 80023ce:	601a      	str	r2, [r3, #0]
 80023d0:	e005      	b.n	80023de <HAL_DMA_Start_IT+0xa6>
  }
  else
  {
    /* Process unlocked */
    __HAL_UNLOCK(hdma);	  
 80023d2:	68fb      	ldr	r3, [r7, #12]
 80023d4:	2200      	movs	r2, #0
 80023d6:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34
    
    /* Return error status */
    status = HAL_BUSY;
 80023da:	2302      	movs	r3, #2
 80023dc:	75fb      	strb	r3, [r7, #23]
  }
  
  return status;
 80023de:	7dfb      	ldrb	r3, [r7, #23]
}
 80023e0:	4618      	mov	r0, r3
 80023e2:	3718      	adds	r7, #24
 80023e4:	46bd      	mov	sp, r7
 80023e6:	bd80      	pop	{r7, pc}

080023e8 <HAL_DMA_IRQHandler>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA Stream.  
  * @retval None
  */
void HAL_DMA_IRQHandler(DMA_HandleTypeDef *hdma)
{
 80023e8:	b580      	push	{r7, lr}
 80023ea:	b086      	sub	sp, #24
 80023ec:	af00      	add	r7, sp, #0
 80023ee:	6078      	str	r0, [r7, #4]
  uint32_t tmpisr;
  __IO uint32_t count = 0U;
 80023f0:	2300      	movs	r3, #0
 80023f2:	60bb      	str	r3, [r7, #8]
  uint32_t timeout = SystemCoreClock / 9600U;
 80023f4:	4b8e      	ldr	r3, [pc, #568]	@ (8002630 <HAL_DMA_IRQHandler+0x248>)
 80023f6:	681b      	ldr	r3, [r3, #0]
 80023f8:	4a8e      	ldr	r2, [pc, #568]	@ (8002634 <HAL_DMA_IRQHandler+0x24c>)
 80023fa:	fba2 2303 	umull	r2, r3, r2, r3
 80023fe:	0a9b      	lsrs	r3, r3, #10
 8002400:	617b      	str	r3, [r7, #20]

  /* calculate DMA base and stream number */
  DMA_Base_Registers *regs = (DMA_Base_Registers *)hdma->StreamBaseAddress;
 8002402:	687b      	ldr	r3, [r7, #4]
 8002404:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8002406:	613b      	str	r3, [r7, #16]

  tmpisr = regs->ISR;
 8002408:	693b      	ldr	r3, [r7, #16]
 800240a:	681b      	ldr	r3, [r3, #0]
 800240c:	60fb      	str	r3, [r7, #12]

  /* Transfer Error Interrupt management ***************************************/
  if ((tmpisr & (DMA_FLAG_TEIF0_4 << hdma->StreamIndex)) != RESET)
 800240e:	687b      	ldr	r3, [r7, #4]
 8002410:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8002412:	2208      	movs	r2, #8
 8002414:	409a      	lsls	r2, r3
 8002416:	68fb      	ldr	r3, [r7, #12]
 8002418:	4013      	ands	r3, r2
 800241a:	2b00      	cmp	r3, #0
 800241c:	d01a      	beq.n	8002454 <HAL_DMA_IRQHandler+0x6c>
  {
    if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_TE) != RESET)
 800241e:	687b      	ldr	r3, [r7, #4]
 8002420:	681b      	ldr	r3, [r3, #0]
 8002422:	681b      	ldr	r3, [r3, #0]
 8002424:	f003 0304 	and.w	r3, r3, #4
 8002428:	2b00      	cmp	r3, #0
 800242a:	d013      	beq.n	8002454 <HAL_DMA_IRQHandler+0x6c>
    {
      /* Disable the transfer error interrupt */
      hdma->Instance->CR  &= ~(DMA_IT_TE);
 800242c:	687b      	ldr	r3, [r7, #4]
 800242e:	681b      	ldr	r3, [r3, #0]
 8002430:	681a      	ldr	r2, [r3, #0]
 8002432:	687b      	ldr	r3, [r7, #4]
 8002434:	681b      	ldr	r3, [r3, #0]
 8002436:	f022 0204 	bic.w	r2, r2, #4
 800243a:	601a      	str	r2, [r3, #0]
      
      /* Clear the transfer error flag */
      regs->IFCR = DMA_FLAG_TEIF0_4 << hdma->StreamIndex;
 800243c:	687b      	ldr	r3, [r7, #4]
 800243e:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8002440:	2208      	movs	r2, #8
 8002442:	409a      	lsls	r2, r3
 8002444:	693b      	ldr	r3, [r7, #16]
 8002446:	609a      	str	r2, [r3, #8]
      
      /* Update error code */
      hdma->ErrorCode |= HAL_DMA_ERROR_TE;
 8002448:	687b      	ldr	r3, [r7, #4]
 800244a:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 800244c:	f043 0201 	orr.w	r2, r3, #1
 8002450:	687b      	ldr	r3, [r7, #4]
 8002452:	655a      	str	r2, [r3, #84]	@ 0x54
    }
  }
  /* FIFO Error Interrupt management ******************************************/
  if ((tmpisr & (DMA_FLAG_FEIF0_4 << hdma->StreamIndex)) != RESET)
 8002454:	687b      	ldr	r3, [r7, #4]
 8002456:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8002458:	2201      	movs	r2, #1
 800245a:	409a      	lsls	r2, r3
 800245c:	68fb      	ldr	r3, [r7, #12]
 800245e:	4013      	ands	r3, r2
 8002460:	2b00      	cmp	r3, #0
 8002462:	d012      	beq.n	800248a <HAL_DMA_IRQHandler+0xa2>
  {
    if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_FE) != RESET)
 8002464:	687b      	ldr	r3, [r7, #4]
 8002466:	681b      	ldr	r3, [r3, #0]
 8002468:	695b      	ldr	r3, [r3, #20]
 800246a:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 800246e:	2b00      	cmp	r3, #0
 8002470:	d00b      	beq.n	800248a <HAL_DMA_IRQHandler+0xa2>
    {
      /* Clear the FIFO error flag */
      regs->IFCR = DMA_FLAG_FEIF0_4 << hdma->StreamIndex;
 8002472:	687b      	ldr	r3, [r7, #4]
 8002474:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8002476:	2201      	movs	r2, #1
 8002478:	409a      	lsls	r2, r3
 800247a:	693b      	ldr	r3, [r7, #16]
 800247c:	609a      	str	r2, [r3, #8]

      /* Update error code */
      hdma->ErrorCode |= HAL_DMA_ERROR_FE;
 800247e:	687b      	ldr	r3, [r7, #4]
 8002480:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8002482:	f043 0202 	orr.w	r2, r3, #2
 8002486:	687b      	ldr	r3, [r7, #4]
 8002488:	655a      	str	r2, [r3, #84]	@ 0x54
    }
  }
  /* Direct Mode Error Interrupt management ***********************************/
  if ((tmpisr & (DMA_FLAG_DMEIF0_4 << hdma->StreamIndex)) != RESET)
 800248a:	687b      	ldr	r3, [r7, #4]
 800248c:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 800248e:	2204      	movs	r2, #4
 8002490:	409a      	lsls	r2, r3
 8002492:	68fb      	ldr	r3, [r7, #12]
 8002494:	4013      	ands	r3, r2
 8002496:	2b00      	cmp	r3, #0
 8002498:	d012      	beq.n	80024c0 <HAL_DMA_IRQHandler+0xd8>
  {
    if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_DME) != RESET)
 800249a:	687b      	ldr	r3, [r7, #4]
 800249c:	681b      	ldr	r3, [r3, #0]
 800249e:	681b      	ldr	r3, [r3, #0]
 80024a0:	f003 0302 	and.w	r3, r3, #2
 80024a4:	2b00      	cmp	r3, #0
 80024a6:	d00b      	beq.n	80024c0 <HAL_DMA_IRQHandler+0xd8>
    {
      /* Clear the direct mode error flag */
      regs->IFCR = DMA_FLAG_DMEIF0_4 << hdma->StreamIndex;
 80024a8:	687b      	ldr	r3, [r7, #4]
 80024aa:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 80024ac:	2204      	movs	r2, #4
 80024ae:	409a      	lsls	r2, r3
 80024b0:	693b      	ldr	r3, [r7, #16]
 80024b2:	609a      	str	r2, [r3, #8]

      /* Update error code */
      hdma->ErrorCode |= HAL_DMA_ERROR_DME;
 80024b4:	687b      	ldr	r3, [r7, #4]
 80024b6:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 80024b8:	f043 0204 	orr.w	r2, r3, #4
 80024bc:	687b      	ldr	r3, [r7, #4]
 80024be:	655a      	str	r2, [r3, #84]	@ 0x54
    }
  }
  /* Half Transfer Complete Interrupt management ******************************/
  if ((tmpisr & (DMA_FLAG_HTIF0_4 << hdma->StreamIndex)) != RESET)
 80024c0:	687b      	ldr	r3, [r7, #4]
 80024c2:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 80024c4:	2210      	movs	r2, #16
 80024c6:	409a      	lsls	r2, r3
 80024c8:	68fb      	ldr	r3, [r7, #12]
 80024ca:	4013      	ands	r3, r2
 80024cc:	2b00      	cmp	r3, #0
 80024ce:	d043      	beq.n	8002558 <HAL_DMA_IRQHandler+0x170>
  {
    if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_HT) != RESET)
 80024d0:	687b      	ldr	r3, [r7, #4]
 80024d2:	681b      	ldr	r3, [r3, #0]
 80024d4:	681b      	ldr	r3, [r3, #0]
 80024d6:	f003 0308 	and.w	r3, r3, #8
 80024da:	2b00      	cmp	r3, #0
 80024dc:	d03c      	beq.n	8002558 <HAL_DMA_IRQHandler+0x170>
    {
      /* Clear the half transfer complete flag */
      regs->IFCR = DMA_FLAG_HTIF0_4 << hdma->StreamIndex;
 80024de:	687b      	ldr	r3, [r7, #4]
 80024e0:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 80024e2:	2210      	movs	r2, #16
 80024e4:	409a      	lsls	r2, r3
 80024e6:	693b      	ldr	r3, [r7, #16]
 80024e8:	609a      	str	r2, [r3, #8]
      
      /* Multi_Buffering mode enabled */
      if(((hdma->Instance->CR) & (uint32_t)(DMA_SxCR_DBM)) != RESET)
 80024ea:	687b      	ldr	r3, [r7, #4]
 80024ec:	681b      	ldr	r3, [r3, #0]
 80024ee:	681b      	ldr	r3, [r3, #0]
 80024f0:	f403 2380 	and.w	r3, r3, #262144	@ 0x40000
 80024f4:	2b00      	cmp	r3, #0
 80024f6:	d018      	beq.n	800252a <HAL_DMA_IRQHandler+0x142>
      {
        /* Current memory buffer used is Memory 0 */
        if((hdma->Instance->CR & DMA_SxCR_CT) == RESET)
 80024f8:	687b      	ldr	r3, [r7, #4]
 80024fa:	681b      	ldr	r3, [r3, #0]
 80024fc:	681b      	ldr	r3, [r3, #0]
 80024fe:	f403 2300 	and.w	r3, r3, #524288	@ 0x80000
 8002502:	2b00      	cmp	r3, #0
 8002504:	d108      	bne.n	8002518 <HAL_DMA_IRQHandler+0x130>
        {
          if(hdma->XferHalfCpltCallback != NULL)
 8002506:	687b      	ldr	r3, [r7, #4]
 8002508:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800250a:	2b00      	cmp	r3, #0
 800250c:	d024      	beq.n	8002558 <HAL_DMA_IRQHandler+0x170>
          {
            /* Half transfer callback */
            hdma->XferHalfCpltCallback(hdma);
 800250e:	687b      	ldr	r3, [r7, #4]
 8002510:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8002512:	6878      	ldr	r0, [r7, #4]
 8002514:	4798      	blx	r3
 8002516:	e01f      	b.n	8002558 <HAL_DMA_IRQHandler+0x170>
          }
        }
        /* Current memory buffer used is Memory 1 */
        else
        {
          if(hdma->XferM1HalfCpltCallback != NULL)
 8002518:	687b      	ldr	r3, [r7, #4]
 800251a:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 800251c:	2b00      	cmp	r3, #0
 800251e:	d01b      	beq.n	8002558 <HAL_DMA_IRQHandler+0x170>
          {
            /* Half transfer callback */
            hdma->XferM1HalfCpltCallback(hdma);
 8002520:	687b      	ldr	r3, [r7, #4]
 8002522:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 8002524:	6878      	ldr	r0, [r7, #4]
 8002526:	4798      	blx	r3
 8002528:	e016      	b.n	8002558 <HAL_DMA_IRQHandler+0x170>
        }
      }
      else
      {
        /* Disable the half transfer interrupt if the DMA mode is not CIRCULAR */
        if((hdma->Instance->CR & DMA_SxCR_CIRC) == RESET)
 800252a:	687b      	ldr	r3, [r7, #4]
 800252c:	681b      	ldr	r3, [r3, #0]
 800252e:	681b      	ldr	r3, [r3, #0]
 8002530:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8002534:	2b00      	cmp	r3, #0
 8002536:	d107      	bne.n	8002548 <HAL_DMA_IRQHandler+0x160>
        {
          /* Disable the half transfer interrupt */
          hdma->Instance->CR  &= ~(DMA_IT_HT);
 8002538:	687b      	ldr	r3, [r7, #4]
 800253a:	681b      	ldr	r3, [r3, #0]
 800253c:	681a      	ldr	r2, [r3, #0]
 800253e:	687b      	ldr	r3, [r7, #4]
 8002540:	681b      	ldr	r3, [r3, #0]
 8002542:	f022 0208 	bic.w	r2, r2, #8
 8002546:	601a      	str	r2, [r3, #0]
        }
        
        if(hdma->XferHalfCpltCallback != NULL)
 8002548:	687b      	ldr	r3, [r7, #4]
 800254a:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800254c:	2b00      	cmp	r3, #0
 800254e:	d003      	beq.n	8002558 <HAL_DMA_IRQHandler+0x170>
        {
          /* Half transfer callback */
          hdma->XferHalfCpltCallback(hdma);
 8002550:	687b      	ldr	r3, [r7, #4]
 8002552:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8002554:	6878      	ldr	r0, [r7, #4]
 8002556:	4798      	blx	r3
        }
      }
    }
  }
  /* Transfer Complete Interrupt management ***********************************/
  if ((tmpisr & (DMA_FLAG_TCIF0_4 << hdma->StreamIndex)) != RESET)
 8002558:	687b      	ldr	r3, [r7, #4]
 800255a:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 800255c:	2220      	movs	r2, #32
 800255e:	409a      	lsls	r2, r3
 8002560:	68fb      	ldr	r3, [r7, #12]
 8002562:	4013      	ands	r3, r2
 8002564:	2b00      	cmp	r3, #0
 8002566:	f000 808f 	beq.w	8002688 <HAL_DMA_IRQHandler+0x2a0>
  {
    if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_TC) != RESET)
 800256a:	687b      	ldr	r3, [r7, #4]
 800256c:	681b      	ldr	r3, [r3, #0]
 800256e:	681b      	ldr	r3, [r3, #0]
 8002570:	f003 0310 	and.w	r3, r3, #16
 8002574:	2b00      	cmp	r3, #0
 8002576:	f000 8087 	beq.w	8002688 <HAL_DMA_IRQHandler+0x2a0>
    {
      /* Clear the transfer complete flag */
      regs->IFCR = DMA_FLAG_TCIF0_4 << hdma->StreamIndex;
 800257a:	687b      	ldr	r3, [r7, #4]
 800257c:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 800257e:	2220      	movs	r2, #32
 8002580:	409a      	lsls	r2, r3
 8002582:	693b      	ldr	r3, [r7, #16]
 8002584:	609a      	str	r2, [r3, #8]
      
      if(HAL_DMA_STATE_ABORT == hdma->State)
 8002586:	687b      	ldr	r3, [r7, #4]
 8002588:	f893 3035 	ldrb.w	r3, [r3, #53]	@ 0x35
 800258c:	b2db      	uxtb	r3, r3
 800258e:	2b05      	cmp	r3, #5
 8002590:	d136      	bne.n	8002600 <HAL_DMA_IRQHandler+0x218>
      {
        /* Disable all the transfer interrupts */
        hdma->Instance->CR  &= ~(DMA_IT_TC | DMA_IT_TE | DMA_IT_DME);
 8002592:	687b      	ldr	r3, [r7, #4]
 8002594:	681b      	ldr	r3, [r3, #0]
 8002596:	681a      	ldr	r2, [r3, #0]
 8002598:	687b      	ldr	r3, [r7, #4]
 800259a:	681b      	ldr	r3, [r3, #0]
 800259c:	f022 0216 	bic.w	r2, r2, #22
 80025a0:	601a      	str	r2, [r3, #0]
        hdma->Instance->FCR &= ~(DMA_IT_FE);
 80025a2:	687b      	ldr	r3, [r7, #4]
 80025a4:	681b      	ldr	r3, [r3, #0]
 80025a6:	695a      	ldr	r2, [r3, #20]
 80025a8:	687b      	ldr	r3, [r7, #4]
 80025aa:	681b      	ldr	r3, [r3, #0]
 80025ac:	f022 0280 	bic.w	r2, r2, #128	@ 0x80
 80025b0:	615a      	str	r2, [r3, #20]
        
        if((hdma->XferHalfCpltCallback != NULL) || (hdma->XferM1HalfCpltCallback != NULL))
 80025b2:	687b      	ldr	r3, [r7, #4]
 80025b4:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80025b6:	2b00      	cmp	r3, #0
 80025b8:	d103      	bne.n	80025c2 <HAL_DMA_IRQHandler+0x1da>
 80025ba:	687b      	ldr	r3, [r7, #4]
 80025bc:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 80025be:	2b00      	cmp	r3, #0
 80025c0:	d007      	beq.n	80025d2 <HAL_DMA_IRQHandler+0x1ea>
        {
          hdma->Instance->CR  &= ~(DMA_IT_HT);
 80025c2:	687b      	ldr	r3, [r7, #4]
 80025c4:	681b      	ldr	r3, [r3, #0]
 80025c6:	681a      	ldr	r2, [r3, #0]
 80025c8:	687b      	ldr	r3, [r7, #4]
 80025ca:	681b      	ldr	r3, [r3, #0]
 80025cc:	f022 0208 	bic.w	r2, r2, #8
 80025d0:	601a      	str	r2, [r3, #0]
        }

        /* Clear all interrupt flags at correct offset within the register */
        regs->IFCR = 0x3FU << hdma->StreamIndex;
 80025d2:	687b      	ldr	r3, [r7, #4]
 80025d4:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 80025d6:	223f      	movs	r2, #63	@ 0x3f
 80025d8:	409a      	lsls	r2, r3
 80025da:	693b      	ldr	r3, [r7, #16]
 80025dc:	609a      	str	r2, [r3, #8]

        /* Change the DMA state */
        hdma->State = HAL_DMA_STATE_READY;
 80025de:	687b      	ldr	r3, [r7, #4]
 80025e0:	2201      	movs	r2, #1
 80025e2:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35

        /* Process Unlocked */
        __HAL_UNLOCK(hdma);
 80025e6:	687b      	ldr	r3, [r7, #4]
 80025e8:	2200      	movs	r2, #0
 80025ea:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34

        if(hdma->XferAbortCallback != NULL)
 80025ee:	687b      	ldr	r3, [r7, #4]
 80025f0:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 80025f2:	2b00      	cmp	r3, #0
 80025f4:	d07e      	beq.n	80026f4 <HAL_DMA_IRQHandler+0x30c>
        {
          hdma->XferAbortCallback(hdma);
 80025f6:	687b      	ldr	r3, [r7, #4]
 80025f8:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 80025fa:	6878      	ldr	r0, [r7, #4]
 80025fc:	4798      	blx	r3
        }
        return;
 80025fe:	e079      	b.n	80026f4 <HAL_DMA_IRQHandler+0x30c>
      }

      if(((hdma->Instance->CR) & (uint32_t)(DMA_SxCR_DBM)) != RESET)
 8002600:	687b      	ldr	r3, [r7, #4]
 8002602:	681b      	ldr	r3, [r3, #0]
 8002604:	681b      	ldr	r3, [r3, #0]
 8002606:	f403 2380 	and.w	r3, r3, #262144	@ 0x40000
 800260a:	2b00      	cmp	r3, #0
 800260c:	d01d      	beq.n	800264a <HAL_DMA_IRQHandler+0x262>
      {
        /* Current memory buffer used is Memory 0 */
        if((hdma->Instance->CR & DMA_SxCR_CT) == RESET)
 800260e:	687b      	ldr	r3, [r7, #4]
 8002610:	681b      	ldr	r3, [r3, #0]
 8002612:	681b      	ldr	r3, [r3, #0]
 8002614:	f403 2300 	and.w	r3, r3, #524288	@ 0x80000
 8002618:	2b00      	cmp	r3, #0
 800261a:	d10d      	bne.n	8002638 <HAL_DMA_IRQHandler+0x250>
        {
          if(hdma->XferM1CpltCallback != NULL)
 800261c:	687b      	ldr	r3, [r7, #4]
 800261e:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8002620:	2b00      	cmp	r3, #0
 8002622:	d031      	beq.n	8002688 <HAL_DMA_IRQHandler+0x2a0>
          {
            /* Transfer complete Callback for memory1 */
            hdma->XferM1CpltCallback(hdma);
 8002624:	687b      	ldr	r3, [r7, #4]
 8002626:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8002628:	6878      	ldr	r0, [r7, #4]
 800262a:	4798      	blx	r3
 800262c:	e02c      	b.n	8002688 <HAL_DMA_IRQHandler+0x2a0>
 800262e:	bf00      	nop
 8002630:	20000000 	.word	0x20000000
 8002634:	1b4e81b5 	.word	0x1b4e81b5
          }
        }
        /* Current memory buffer used is Memory 1 */
        else
        {
          if(hdma->XferCpltCallback != NULL)
 8002638:	687b      	ldr	r3, [r7, #4]
 800263a:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 800263c:	2b00      	cmp	r3, #0
 800263e:	d023      	beq.n	8002688 <HAL_DMA_IRQHandler+0x2a0>
          {
            /* Transfer complete Callback for memory0 */
            hdma->XferCpltCallback(hdma);
 8002640:	687b      	ldr	r3, [r7, #4]
 8002642:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8002644:	6878      	ldr	r0, [r7, #4]
 8002646:	4798      	blx	r3
 8002648:	e01e      	b.n	8002688 <HAL_DMA_IRQHandler+0x2a0>
        }
      }
      /* Disable the transfer complete interrupt if the DMA mode is not CIRCULAR */
      else
      {
        if((hdma->Instance->CR & DMA_SxCR_CIRC) == RESET)
 800264a:	687b      	ldr	r3, [r7, #4]
 800264c:	681b      	ldr	r3, [r3, #0]
 800264e:	681b      	ldr	r3, [r3, #0]
 8002650:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8002654:	2b00      	cmp	r3, #0
 8002656:	d10f      	bne.n	8002678 <HAL_DMA_IRQHandler+0x290>
        {
          /* Disable the transfer complete interrupt */
          hdma->Instance->CR  &= ~(DMA_IT_TC);
 8002658:	687b      	ldr	r3, [r7, #4]
 800265a:	681b      	ldr	r3, [r3, #0]
 800265c:	681a      	ldr	r2, [r3, #0]
 800265e:	687b      	ldr	r3, [r7, #4]
 8002660:	681b      	ldr	r3, [r3, #0]
 8002662:	f022 0210 	bic.w	r2, r2, #16
 8002666:	601a      	str	r2, [r3, #0]

          /* Change the DMA state */
          hdma->State = HAL_DMA_STATE_READY;
 8002668:	687b      	ldr	r3, [r7, #4]
 800266a:	2201      	movs	r2, #1
 800266c:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35

          /* Process Unlocked */
          __HAL_UNLOCK(hdma);
 8002670:	687b      	ldr	r3, [r7, #4]
 8002672:	2200      	movs	r2, #0
 8002674:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34
        }

        if(hdma->XferCpltCallback != NULL)
 8002678:	687b      	ldr	r3, [r7, #4]
 800267a:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 800267c:	2b00      	cmp	r3, #0
 800267e:	d003      	beq.n	8002688 <HAL_DMA_IRQHandler+0x2a0>
        {
          /* Transfer complete callback */
          hdma->XferCpltCallback(hdma);
 8002680:	687b      	ldr	r3, [r7, #4]
 8002682:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8002684:	6878      	ldr	r0, [r7, #4]
 8002686:	4798      	blx	r3
      }
    }
  }
  
  /* manage error case */
  if(hdma->ErrorCode != HAL_DMA_ERROR_NONE)
 8002688:	687b      	ldr	r3, [r7, #4]
 800268a:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 800268c:	2b00      	cmp	r3, #0
 800268e:	d032      	beq.n	80026f6 <HAL_DMA_IRQHandler+0x30e>
  {
    if((hdma->ErrorCode & HAL_DMA_ERROR_TE) != RESET)
 8002690:	687b      	ldr	r3, [r7, #4]
 8002692:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8002694:	f003 0301 	and.w	r3, r3, #1
 8002698:	2b00      	cmp	r3, #0
 800269a:	d022      	beq.n	80026e2 <HAL_DMA_IRQHandler+0x2fa>
    {
      hdma->State = HAL_DMA_STATE_ABORT;
 800269c:	687b      	ldr	r3, [r7, #4]
 800269e:	2205      	movs	r2, #5
 80026a0:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35

      /* Disable the stream */
      __HAL_DMA_DISABLE(hdma);
 80026a4:	687b      	ldr	r3, [r7, #4]
 80026a6:	681b      	ldr	r3, [r3, #0]
 80026a8:	681a      	ldr	r2, [r3, #0]
 80026aa:	687b      	ldr	r3, [r7, #4]
 80026ac:	681b      	ldr	r3, [r3, #0]
 80026ae:	f022 0201 	bic.w	r2, r2, #1
 80026b2:	601a      	str	r2, [r3, #0]

      do
      {
        if (++count > timeout)
 80026b4:	68bb      	ldr	r3, [r7, #8]
 80026b6:	3301      	adds	r3, #1
 80026b8:	60bb      	str	r3, [r7, #8]
 80026ba:	697a      	ldr	r2, [r7, #20]
 80026bc:	429a      	cmp	r2, r3
 80026be:	d307      	bcc.n	80026d0 <HAL_DMA_IRQHandler+0x2e8>
        {
          break;
        }
      }
      while((hdma->Instance->CR & DMA_SxCR_EN) != RESET);
 80026c0:	687b      	ldr	r3, [r7, #4]
 80026c2:	681b      	ldr	r3, [r3, #0]
 80026c4:	681b      	ldr	r3, [r3, #0]
 80026c6:	f003 0301 	and.w	r3, r3, #1
 80026ca:	2b00      	cmp	r3, #0
 80026cc:	d1f2      	bne.n	80026b4 <HAL_DMA_IRQHandler+0x2cc>
 80026ce:	e000      	b.n	80026d2 <HAL_DMA_IRQHandler+0x2ea>
          break;
 80026d0:	bf00      	nop

      /* Change the DMA state */
      hdma->State = HAL_DMA_STATE_READY;
 80026d2:	687b      	ldr	r3, [r7, #4]
 80026d4:	2201      	movs	r2, #1
 80026d6:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35

      /* Process Unlocked */
      __HAL_UNLOCK(hdma);
 80026da:	687b      	ldr	r3, [r7, #4]
 80026dc:	2200      	movs	r2, #0
 80026de:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34
    }

    if(hdma->XferErrorCallback != NULL)
 80026e2:	687b      	ldr	r3, [r7, #4]
 80026e4:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 80026e6:	2b00      	cmp	r3, #0
 80026e8:	d005      	beq.n	80026f6 <HAL_DMA_IRQHandler+0x30e>
    {
      /* Transfer error callback */
      hdma->XferErrorCallback(hdma);
 80026ea:	687b      	ldr	r3, [r7, #4]
 80026ec:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 80026ee:	6878      	ldr	r0, [r7, #4]
 80026f0:	4798      	blx	r3
 80026f2:	e000      	b.n	80026f6 <HAL_DMA_IRQHandler+0x30e>
        return;
 80026f4:	bf00      	nop
    }
  }
}
 80026f6:	3718      	adds	r7, #24
 80026f8:	46bd      	mov	sp, r7
 80026fa:	bd80      	pop	{r7, pc}

080026fc <DMA_SetConfig>:
  * @param  DstAddress The destination memory Buffer address
  * @param  DataLength The length of data to be transferred from source to destination
  * @retval HAL status
  */
static void DMA_SetConfig(DMA_HandleTypeDef *hdma, uint32_t SrcAddress, uint32_t DstAddress, uint32_t DataLength)
{
 80026fc:	b480      	push	{r7}
 80026fe:	b085      	sub	sp, #20
 8002700:	af00      	add	r7, sp, #0
 8002702:	60f8      	str	r0, [r7, #12]
 8002704:	60b9      	str	r1, [r7, #8]
 8002706:	607a      	str	r2, [r7, #4]
 8002708:	603b      	str	r3, [r7, #0]
  /* Clear DBM bit */
  hdma->Instance->CR &= (uint32_t)(~DMA_SxCR_DBM);
 800270a:	68fb      	ldr	r3, [r7, #12]
 800270c:	681b      	ldr	r3, [r3, #0]
 800270e:	681a      	ldr	r2, [r3, #0]
 8002710:	68fb      	ldr	r3, [r7, #12]
 8002712:	681b      	ldr	r3, [r3, #0]
 8002714:	f422 2280 	bic.w	r2, r2, #262144	@ 0x40000
 8002718:	601a      	str	r2, [r3, #0]

  /* Configure DMA Stream data length */
  hdma->Instance->NDTR = DataLength;
 800271a:	68fb      	ldr	r3, [r7, #12]
 800271c:	681b      	ldr	r3, [r3, #0]
 800271e:	683a      	ldr	r2, [r7, #0]
 8002720:	605a      	str	r2, [r3, #4]

  /* Memory to Peripheral */
  if((hdma->Init.Direction) == DMA_MEMORY_TO_PERIPH)
 8002722:	68fb      	ldr	r3, [r7, #12]
 8002724:	689b      	ldr	r3, [r3, #8]
 8002726:	2b40      	cmp	r3, #64	@ 0x40
 8002728:	d108      	bne.n	800273c <DMA_SetConfig+0x40>
  {
    /* Configure DMA Stream destination address */
    hdma->Instance->PAR = DstAddress;
 800272a:	68fb      	ldr	r3, [r7, #12]
 800272c:	681b      	ldr	r3, [r3, #0]
 800272e:	687a      	ldr	r2, [r7, #4]
 8002730:	609a      	str	r2, [r3, #8]

    /* Configure DMA Stream source address */
    hdma->Instance->M0AR = SrcAddress;
 8002732:	68fb      	ldr	r3, [r7, #12]
 8002734:	681b      	ldr	r3, [r3, #0]
 8002736:	68ba      	ldr	r2, [r7, #8]
 8002738:	60da      	str	r2, [r3, #12]
    hdma->Instance->PAR = SrcAddress;

    /* Configure DMA Stream destination address */
    hdma->Instance->M0AR = DstAddress;
  }
}
 800273a:	e007      	b.n	800274c <DMA_SetConfig+0x50>
    hdma->Instance->PAR = SrcAddress;
 800273c:	68fb      	ldr	r3, [r7, #12]
 800273e:	681b      	ldr	r3, [r3, #0]
 8002740:	68ba      	ldr	r2, [r7, #8]
 8002742:	609a      	str	r2, [r3, #8]
    hdma->Instance->M0AR = DstAddress;
 8002744:	68fb      	ldr	r3, [r7, #12]
 8002746:	681b      	ldr	r3, [r3, #0]
 8002748:	687a      	ldr	r2, [r7, #4]
 800274a:	60da      	str	r2, [r3, #12]
}
 800274c:	bf00      	nop
 800274e:	3714      	adds	r7, #20
 8002750:	46bd      	mov	sp, r7
 8002752:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002756:	4770      	bx	lr

08002758 <DMA_CalcBaseAndBitshift>:
  * @param  hdma       pointer to a DMA_HandleTypeDef structure that contains
  *                     the configuration information for the specified DMA Stream. 
  * @retval Stream base address
  */
static uint32_t DMA_CalcBaseAndBitshift(DMA_HandleTypeDef *hdma)
{
 8002758:	b480      	push	{r7}
 800275a:	b085      	sub	sp, #20
 800275c:	af00      	add	r7, sp, #0
 800275e:	6078      	str	r0, [r7, #4]
  uint32_t stream_number = (((uint32_t)hdma->Instance & 0xFFU) - 16U) / 24U;
 8002760:	687b      	ldr	r3, [r7, #4]
 8002762:	681b      	ldr	r3, [r3, #0]
 8002764:	b2db      	uxtb	r3, r3
 8002766:	3b10      	subs	r3, #16
 8002768:	4a14      	ldr	r2, [pc, #80]	@ (80027bc <DMA_CalcBaseAndBitshift+0x64>)
 800276a:	fba2 2303 	umull	r2, r3, r2, r3
 800276e:	091b      	lsrs	r3, r3, #4
 8002770:	60fb      	str	r3, [r7, #12]
  
  /* lookup table for necessary bitshift of flags within status registers */
  static const uint8_t flagBitshiftOffset[8U] = {0U, 6U, 16U, 22U, 0U, 6U, 16U, 22U};
  hdma->StreamIndex = flagBitshiftOffset[stream_number];
 8002772:	4a13      	ldr	r2, [pc, #76]	@ (80027c0 <DMA_CalcBaseAndBitshift+0x68>)
 8002774:	68fb      	ldr	r3, [r7, #12]
 8002776:	4413      	add	r3, r2
 8002778:	781b      	ldrb	r3, [r3, #0]
 800277a:	461a      	mov	r2, r3
 800277c:	687b      	ldr	r3, [r7, #4]
 800277e:	65da      	str	r2, [r3, #92]	@ 0x5c
  
  if (stream_number > 3U)
 8002780:	68fb      	ldr	r3, [r7, #12]
 8002782:	2b03      	cmp	r3, #3
 8002784:	d909      	bls.n	800279a <DMA_CalcBaseAndBitshift+0x42>
  {
    /* return pointer to HISR and HIFCR */
    hdma->StreamBaseAddress = (((uint32_t)hdma->Instance & (uint32_t)(~0x3FFU)) + 4U);
 8002786:	687b      	ldr	r3, [r7, #4]
 8002788:	681b      	ldr	r3, [r3, #0]
 800278a:	f423 737f 	bic.w	r3, r3, #1020	@ 0x3fc
 800278e:	f023 0303 	bic.w	r3, r3, #3
 8002792:	1d1a      	adds	r2, r3, #4
 8002794:	687b      	ldr	r3, [r7, #4]
 8002796:	659a      	str	r2, [r3, #88]	@ 0x58
 8002798:	e007      	b.n	80027aa <DMA_CalcBaseAndBitshift+0x52>
  }
  else
  {
    /* return pointer to LISR and LIFCR */
    hdma->StreamBaseAddress = ((uint32_t)hdma->Instance & (uint32_t)(~0x3FFU));
 800279a:	687b      	ldr	r3, [r7, #4]
 800279c:	681b      	ldr	r3, [r3, #0]
 800279e:	f423 737f 	bic.w	r3, r3, #1020	@ 0x3fc
 80027a2:	f023 0303 	bic.w	r3, r3, #3
 80027a6:	687a      	ldr	r2, [r7, #4]
 80027a8:	6593      	str	r3, [r2, #88]	@ 0x58
  }
  
  return hdma->StreamBaseAddress;
 80027aa:	687b      	ldr	r3, [r7, #4]
 80027ac:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
}
 80027ae:	4618      	mov	r0, r3
 80027b0:	3714      	adds	r7, #20
 80027b2:	46bd      	mov	sp, r7
 80027b4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80027b8:	4770      	bx	lr
 80027ba:	bf00      	nop
 80027bc:	aaaaaaab 	.word	0xaaaaaaab
 80027c0:	0800ae58 	.word	0x0800ae58

080027c4 <DMA_CheckFifoParam>:
  * @param  hdma       pointer to a DMA_HandleTypeDef structure that contains
  *                     the configuration information for the specified DMA Stream. 
  * @retval HAL status
  */
static HAL_StatusTypeDef DMA_CheckFifoParam(DMA_HandleTypeDef *hdma)
{
 80027c4:	b480      	push	{r7}
 80027c6:	b085      	sub	sp, #20
 80027c8:	af00      	add	r7, sp, #0
 80027ca:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 80027cc:	2300      	movs	r3, #0
 80027ce:	73fb      	strb	r3, [r7, #15]
  uint32_t tmp = hdma->Init.FIFOThreshold;
 80027d0:	687b      	ldr	r3, [r7, #4]
 80027d2:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80027d4:	60bb      	str	r3, [r7, #8]
  
  /* Memory Data size equal to Byte */
  if(hdma->Init.MemDataAlignment == DMA_MDATAALIGN_BYTE)
 80027d6:	687b      	ldr	r3, [r7, #4]
 80027d8:	699b      	ldr	r3, [r3, #24]
 80027da:	2b00      	cmp	r3, #0
 80027dc:	d11f      	bne.n	800281e <DMA_CheckFifoParam+0x5a>
  {
    switch (tmp)
 80027de:	68bb      	ldr	r3, [r7, #8]
 80027e0:	2b03      	cmp	r3, #3
 80027e2:	d856      	bhi.n	8002892 <DMA_CheckFifoParam+0xce>
 80027e4:	a201      	add	r2, pc, #4	@ (adr r2, 80027ec <DMA_CheckFifoParam+0x28>)
 80027e6:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80027ea:	bf00      	nop
 80027ec:	080027fd 	.word	0x080027fd
 80027f0:	0800280f 	.word	0x0800280f
 80027f4:	080027fd 	.word	0x080027fd
 80027f8:	08002893 	.word	0x08002893
    {
    case DMA_FIFO_THRESHOLD_1QUARTERFULL:
    case DMA_FIFO_THRESHOLD_3QUARTERSFULL:
      if ((hdma->Init.MemBurst & DMA_SxCR_MBURST_1) == DMA_SxCR_MBURST_1)
 80027fc:	687b      	ldr	r3, [r7, #4]
 80027fe:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8002800:	f003 7380 	and.w	r3, r3, #16777216	@ 0x1000000
 8002804:	2b00      	cmp	r3, #0
 8002806:	d046      	beq.n	8002896 <DMA_CheckFifoParam+0xd2>
      {
        status = HAL_ERROR;
 8002808:	2301      	movs	r3, #1
 800280a:	73fb      	strb	r3, [r7, #15]
      }
      break;
 800280c:	e043      	b.n	8002896 <DMA_CheckFifoParam+0xd2>
    case DMA_FIFO_THRESHOLD_HALFFULL:
      if (hdma->Init.MemBurst == DMA_MBURST_INC16)
 800280e:	687b      	ldr	r3, [r7, #4]
 8002810:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8002812:	f1b3 7fc0 	cmp.w	r3, #25165824	@ 0x1800000
 8002816:	d140      	bne.n	800289a <DMA_CheckFifoParam+0xd6>
      {
        status = HAL_ERROR;
 8002818:	2301      	movs	r3, #1
 800281a:	73fb      	strb	r3, [r7, #15]
      }
      break;
 800281c:	e03d      	b.n	800289a <DMA_CheckFifoParam+0xd6>
      break;
    }
  }
  
  /* Memory Data size equal to Half-Word */
  else if (hdma->Init.MemDataAlignment == DMA_MDATAALIGN_HALFWORD)
 800281e:	687b      	ldr	r3, [r7, #4]
 8002820:	699b      	ldr	r3, [r3, #24]
 8002822:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 8002826:	d121      	bne.n	800286c <DMA_CheckFifoParam+0xa8>
  {
    switch (tmp)
 8002828:	68bb      	ldr	r3, [r7, #8]
 800282a:	2b03      	cmp	r3, #3
 800282c:	d837      	bhi.n	800289e <DMA_CheckFifoParam+0xda>
 800282e:	a201      	add	r2, pc, #4	@ (adr r2, 8002834 <DMA_CheckFifoParam+0x70>)
 8002830:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8002834:	08002845 	.word	0x08002845
 8002838:	0800284b 	.word	0x0800284b
 800283c:	08002845 	.word	0x08002845
 8002840:	0800285d 	.word	0x0800285d
    {
    case DMA_FIFO_THRESHOLD_1QUARTERFULL:
    case DMA_FIFO_THRESHOLD_3QUARTERSFULL:
      status = HAL_ERROR;
 8002844:	2301      	movs	r3, #1
 8002846:	73fb      	strb	r3, [r7, #15]
      break;
 8002848:	e030      	b.n	80028ac <DMA_CheckFifoParam+0xe8>
    case DMA_FIFO_THRESHOLD_HALFFULL:
      if ((hdma->Init.MemBurst & DMA_SxCR_MBURST_1) == DMA_SxCR_MBURST_1)
 800284a:	687b      	ldr	r3, [r7, #4]
 800284c:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800284e:	f003 7380 	and.w	r3, r3, #16777216	@ 0x1000000
 8002852:	2b00      	cmp	r3, #0
 8002854:	d025      	beq.n	80028a2 <DMA_CheckFifoParam+0xde>
      {
        status = HAL_ERROR;
 8002856:	2301      	movs	r3, #1
 8002858:	73fb      	strb	r3, [r7, #15]
      }
      break;
 800285a:	e022      	b.n	80028a2 <DMA_CheckFifoParam+0xde>
    case DMA_FIFO_THRESHOLD_FULL:
      if (hdma->Init.MemBurst == DMA_MBURST_INC16)
 800285c:	687b      	ldr	r3, [r7, #4]
 800285e:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8002860:	f1b3 7fc0 	cmp.w	r3, #25165824	@ 0x1800000
 8002864:	d11f      	bne.n	80028a6 <DMA_CheckFifoParam+0xe2>
      {
        status = HAL_ERROR;
 8002866:	2301      	movs	r3, #1
 8002868:	73fb      	strb	r3, [r7, #15]
      }
      break;   
 800286a:	e01c      	b.n	80028a6 <DMA_CheckFifoParam+0xe2>
  }
  
  /* Memory Data size equal to Word */
  else
  {
    switch (tmp)
 800286c:	68bb      	ldr	r3, [r7, #8]
 800286e:	2b02      	cmp	r3, #2
 8002870:	d903      	bls.n	800287a <DMA_CheckFifoParam+0xb6>
 8002872:	68bb      	ldr	r3, [r7, #8]
 8002874:	2b03      	cmp	r3, #3
 8002876:	d003      	beq.n	8002880 <DMA_CheckFifoParam+0xbc>
      {
        status = HAL_ERROR;
      }
      break;
    default:
      break;
 8002878:	e018      	b.n	80028ac <DMA_CheckFifoParam+0xe8>
      status = HAL_ERROR;
 800287a:	2301      	movs	r3, #1
 800287c:	73fb      	strb	r3, [r7, #15]
      break;
 800287e:	e015      	b.n	80028ac <DMA_CheckFifoParam+0xe8>
      if ((hdma->Init.MemBurst & DMA_SxCR_MBURST_1) == DMA_SxCR_MBURST_1)
 8002880:	687b      	ldr	r3, [r7, #4]
 8002882:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8002884:	f003 7380 	and.w	r3, r3, #16777216	@ 0x1000000
 8002888:	2b00      	cmp	r3, #0
 800288a:	d00e      	beq.n	80028aa <DMA_CheckFifoParam+0xe6>
        status = HAL_ERROR;
 800288c:	2301      	movs	r3, #1
 800288e:	73fb      	strb	r3, [r7, #15]
      break;
 8002890:	e00b      	b.n	80028aa <DMA_CheckFifoParam+0xe6>
      break;
 8002892:	bf00      	nop
 8002894:	e00a      	b.n	80028ac <DMA_CheckFifoParam+0xe8>
      break;
 8002896:	bf00      	nop
 8002898:	e008      	b.n	80028ac <DMA_CheckFifoParam+0xe8>
      break;
 800289a:	bf00      	nop
 800289c:	e006      	b.n	80028ac <DMA_CheckFifoParam+0xe8>
      break;
 800289e:	bf00      	nop
 80028a0:	e004      	b.n	80028ac <DMA_CheckFifoParam+0xe8>
      break;
 80028a2:	bf00      	nop
 80028a4:	e002      	b.n	80028ac <DMA_CheckFifoParam+0xe8>
      break;   
 80028a6:	bf00      	nop
 80028a8:	e000      	b.n	80028ac <DMA_CheckFifoParam+0xe8>
      break;
 80028aa:	bf00      	nop
    }
  } 
  
  return status; 
 80028ac:	7bfb      	ldrb	r3, [r7, #15]
}
 80028ae:	4618      	mov	r0, r3
 80028b0:	3714      	adds	r7, #20
 80028b2:	46bd      	mov	sp, r7
 80028b4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80028b8:	4770      	bx	lr
 80028ba:	bf00      	nop

080028bc <HAL_GPIO_Init>:
  * @param  GPIO_Init pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 80028bc:	b480      	push	{r7}
 80028be:	b089      	sub	sp, #36	@ 0x24
 80028c0:	af00      	add	r7, sp, #0
 80028c2:	6078      	str	r0, [r7, #4]
 80028c4:	6039      	str	r1, [r7, #0]
  uint32_t position;
  uint32_t ioposition = 0x00U;
 80028c6:	2300      	movs	r3, #0
 80028c8:	617b      	str	r3, [r7, #20]
  uint32_t iocurrent = 0x00U;
 80028ca:	2300      	movs	r3, #0
 80028cc:	613b      	str	r3, [r7, #16]
  uint32_t temp = 0x00U;
 80028ce:	2300      	movs	r3, #0
 80028d0:	61bb      	str	r3, [r7, #24]
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));

  /* Configure the port pins */
  for(position = 0U; position < GPIO_NUMBER; position++)
 80028d2:	2300      	movs	r3, #0
 80028d4:	61fb      	str	r3, [r7, #28]
 80028d6:	e159      	b.n	8002b8c <HAL_GPIO_Init+0x2d0>
  {
    /* Get the IO position */
    ioposition = 0x01U << position;
 80028d8:	2201      	movs	r2, #1
 80028da:	69fb      	ldr	r3, [r7, #28]
 80028dc:	fa02 f303 	lsl.w	r3, r2, r3
 80028e0:	617b      	str	r3, [r7, #20]
    /* Get the current IO position */
    iocurrent = (uint32_t)(GPIO_Init->Pin) & ioposition;
 80028e2:	683b      	ldr	r3, [r7, #0]
 80028e4:	681b      	ldr	r3, [r3, #0]
 80028e6:	697a      	ldr	r2, [r7, #20]
 80028e8:	4013      	ands	r3, r2
 80028ea:	613b      	str	r3, [r7, #16]

    if(iocurrent == ioposition)
 80028ec:	693a      	ldr	r2, [r7, #16]
 80028ee:	697b      	ldr	r3, [r7, #20]
 80028f0:	429a      	cmp	r2, r3
 80028f2:	f040 8148 	bne.w	8002b86 <HAL_GPIO_Init+0x2ca>
    {
      /*--------------------- GPIO Mode Configuration ------------------------*/
      /* In case of Output or Alternate function mode selection */
      if(((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) || \
 80028f6:	683b      	ldr	r3, [r7, #0]
 80028f8:	685b      	ldr	r3, [r3, #4]
 80028fa:	f003 0303 	and.w	r3, r3, #3
 80028fe:	2b01      	cmp	r3, #1
 8002900:	d005      	beq.n	800290e <HAL_GPIO_Init+0x52>
          (GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 8002902:	683b      	ldr	r3, [r7, #0]
 8002904:	685b      	ldr	r3, [r3, #4]
 8002906:	f003 0303 	and.w	r3, r3, #3
      if(((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) || \
 800290a:	2b02      	cmp	r3, #2
 800290c:	d130      	bne.n	8002970 <HAL_GPIO_Init+0xb4>
      {
        /* Check the Speed parameter */
        assert_param(IS_GPIO_SPEED(GPIO_Init->Speed));
        /* Configure the IO Speed */
        temp = GPIOx->OSPEEDR; 
 800290e:	687b      	ldr	r3, [r7, #4]
 8002910:	689b      	ldr	r3, [r3, #8]
 8002912:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_OSPEEDER_OSPEEDR0 << (position * 2U));
 8002914:	69fb      	ldr	r3, [r7, #28]
 8002916:	005b      	lsls	r3, r3, #1
 8002918:	2203      	movs	r2, #3
 800291a:	fa02 f303 	lsl.w	r3, r2, r3
 800291e:	43db      	mvns	r3, r3
 8002920:	69ba      	ldr	r2, [r7, #24]
 8002922:	4013      	ands	r3, r2
 8002924:	61bb      	str	r3, [r7, #24]
        temp |= (GPIO_Init->Speed << (position * 2U));
 8002926:	683b      	ldr	r3, [r7, #0]
 8002928:	68da      	ldr	r2, [r3, #12]
 800292a:	69fb      	ldr	r3, [r7, #28]
 800292c:	005b      	lsls	r3, r3, #1
 800292e:	fa02 f303 	lsl.w	r3, r2, r3
 8002932:	69ba      	ldr	r2, [r7, #24]
 8002934:	4313      	orrs	r3, r2
 8002936:	61bb      	str	r3, [r7, #24]
        GPIOx->OSPEEDR = temp;
 8002938:	687b      	ldr	r3, [r7, #4]
 800293a:	69ba      	ldr	r2, [r7, #24]
 800293c:	609a      	str	r2, [r3, #8]

        /* Configure the IO Output Type */
        temp = GPIOx->OTYPER;
 800293e:	687b      	ldr	r3, [r7, #4]
 8002940:	685b      	ldr	r3, [r3, #4]
 8002942:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_OTYPER_OT_0 << position) ;
 8002944:	2201      	movs	r2, #1
 8002946:	69fb      	ldr	r3, [r7, #28]
 8002948:	fa02 f303 	lsl.w	r3, r2, r3
 800294c:	43db      	mvns	r3, r3
 800294e:	69ba      	ldr	r2, [r7, #24]
 8002950:	4013      	ands	r3, r2
 8002952:	61bb      	str	r3, [r7, #24]
        temp |= (((GPIO_Init->Mode & OUTPUT_TYPE) >> OUTPUT_TYPE_Pos) << position);
 8002954:	683b      	ldr	r3, [r7, #0]
 8002956:	685b      	ldr	r3, [r3, #4]
 8002958:	091b      	lsrs	r3, r3, #4
 800295a:	f003 0201 	and.w	r2, r3, #1
 800295e:	69fb      	ldr	r3, [r7, #28]
 8002960:	fa02 f303 	lsl.w	r3, r2, r3
 8002964:	69ba      	ldr	r2, [r7, #24]
 8002966:	4313      	orrs	r3, r2
 8002968:	61bb      	str	r3, [r7, #24]
        GPIOx->OTYPER = temp;
 800296a:	687b      	ldr	r3, [r7, #4]
 800296c:	69ba      	ldr	r2, [r7, #24]
 800296e:	605a      	str	r2, [r3, #4]
       }

      if((GPIO_Init->Mode & GPIO_MODE) != MODE_ANALOG)
 8002970:	683b      	ldr	r3, [r7, #0]
 8002972:	685b      	ldr	r3, [r3, #4]
 8002974:	f003 0303 	and.w	r3, r3, #3
 8002978:	2b03      	cmp	r3, #3
 800297a:	d017      	beq.n	80029ac <HAL_GPIO_Init+0xf0>
      {
        /* Check the parameters */
        assert_param(IS_GPIO_PULL(GPIO_Init->Pull));
        
        /* Activate the Pull-up or Pull down resistor for the current IO */
        temp = GPIOx->PUPDR;
 800297c:	687b      	ldr	r3, [r7, #4]
 800297e:	68db      	ldr	r3, [r3, #12]
 8002980:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_PUPDR_PUPDR0 << (position * 2U));
 8002982:	69fb      	ldr	r3, [r7, #28]
 8002984:	005b      	lsls	r3, r3, #1
 8002986:	2203      	movs	r2, #3
 8002988:	fa02 f303 	lsl.w	r3, r2, r3
 800298c:	43db      	mvns	r3, r3
 800298e:	69ba      	ldr	r2, [r7, #24]
 8002990:	4013      	ands	r3, r2
 8002992:	61bb      	str	r3, [r7, #24]
        temp |= ((GPIO_Init->Pull) << (position * 2U));
 8002994:	683b      	ldr	r3, [r7, #0]
 8002996:	689a      	ldr	r2, [r3, #8]
 8002998:	69fb      	ldr	r3, [r7, #28]
 800299a:	005b      	lsls	r3, r3, #1
 800299c:	fa02 f303 	lsl.w	r3, r2, r3
 80029a0:	69ba      	ldr	r2, [r7, #24]
 80029a2:	4313      	orrs	r3, r2
 80029a4:	61bb      	str	r3, [r7, #24]
        GPIOx->PUPDR = temp;
 80029a6:	687b      	ldr	r3, [r7, #4]
 80029a8:	69ba      	ldr	r2, [r7, #24]
 80029aa:	60da      	str	r2, [r3, #12]
      }

      /* In case of Alternate function mode selection */
      if((GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 80029ac:	683b      	ldr	r3, [r7, #0]
 80029ae:	685b      	ldr	r3, [r3, #4]
 80029b0:	f003 0303 	and.w	r3, r3, #3
 80029b4:	2b02      	cmp	r3, #2
 80029b6:	d123      	bne.n	8002a00 <HAL_GPIO_Init+0x144>
      {
        /* Check the Alternate function parameter */
        assert_param(IS_GPIO_AF(GPIO_Init->Alternate));
        /* Configure Alternate function mapped with the current IO */
        temp = GPIOx->AFR[position >> 3U];
 80029b8:	69fb      	ldr	r3, [r7, #28]
 80029ba:	08da      	lsrs	r2, r3, #3
 80029bc:	687b      	ldr	r3, [r7, #4]
 80029be:	3208      	adds	r2, #8
 80029c0:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 80029c4:	61bb      	str	r3, [r7, #24]
        temp &= ~(0xFU << ((uint32_t)(position & 0x07U) * 4U)) ;
 80029c6:	69fb      	ldr	r3, [r7, #28]
 80029c8:	f003 0307 	and.w	r3, r3, #7
 80029cc:	009b      	lsls	r3, r3, #2
 80029ce:	220f      	movs	r2, #15
 80029d0:	fa02 f303 	lsl.w	r3, r2, r3
 80029d4:	43db      	mvns	r3, r3
 80029d6:	69ba      	ldr	r2, [r7, #24]
 80029d8:	4013      	ands	r3, r2
 80029da:	61bb      	str	r3, [r7, #24]
        temp |= ((uint32_t)(GPIO_Init->Alternate) << (((uint32_t)position & 0x07U) * 4U));
 80029dc:	683b      	ldr	r3, [r7, #0]
 80029de:	691a      	ldr	r2, [r3, #16]
 80029e0:	69fb      	ldr	r3, [r7, #28]
 80029e2:	f003 0307 	and.w	r3, r3, #7
 80029e6:	009b      	lsls	r3, r3, #2
 80029e8:	fa02 f303 	lsl.w	r3, r2, r3
 80029ec:	69ba      	ldr	r2, [r7, #24]
 80029ee:	4313      	orrs	r3, r2
 80029f0:	61bb      	str	r3, [r7, #24]
        GPIOx->AFR[position >> 3U] = temp;
 80029f2:	69fb      	ldr	r3, [r7, #28]
 80029f4:	08da      	lsrs	r2, r3, #3
 80029f6:	687b      	ldr	r3, [r7, #4]
 80029f8:	3208      	adds	r2, #8
 80029fa:	69b9      	ldr	r1, [r7, #24]
 80029fc:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
      }

      /* Configure IO Direction mode (Input, Output, Alternate or Analog) */
      temp = GPIOx->MODER;
 8002a00:	687b      	ldr	r3, [r7, #4]
 8002a02:	681b      	ldr	r3, [r3, #0]
 8002a04:	61bb      	str	r3, [r7, #24]
      temp &= ~(GPIO_MODER_MODER0 << (position * 2U));
 8002a06:	69fb      	ldr	r3, [r7, #28]
 8002a08:	005b      	lsls	r3, r3, #1
 8002a0a:	2203      	movs	r2, #3
 8002a0c:	fa02 f303 	lsl.w	r3, r2, r3
 8002a10:	43db      	mvns	r3, r3
 8002a12:	69ba      	ldr	r2, [r7, #24]
 8002a14:	4013      	ands	r3, r2
 8002a16:	61bb      	str	r3, [r7, #24]
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2U));
 8002a18:	683b      	ldr	r3, [r7, #0]
 8002a1a:	685b      	ldr	r3, [r3, #4]
 8002a1c:	f003 0203 	and.w	r2, r3, #3
 8002a20:	69fb      	ldr	r3, [r7, #28]
 8002a22:	005b      	lsls	r3, r3, #1
 8002a24:	fa02 f303 	lsl.w	r3, r2, r3
 8002a28:	69ba      	ldr	r2, [r7, #24]
 8002a2a:	4313      	orrs	r3, r2
 8002a2c:	61bb      	str	r3, [r7, #24]
      GPIOx->MODER = temp;
 8002a2e:	687b      	ldr	r3, [r7, #4]
 8002a30:	69ba      	ldr	r2, [r7, #24]
 8002a32:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if((GPIO_Init->Mode & EXTI_MODE) != 0x00U)
 8002a34:	683b      	ldr	r3, [r7, #0]
 8002a36:	685b      	ldr	r3, [r3, #4]
 8002a38:	f403 3340 	and.w	r3, r3, #196608	@ 0x30000
 8002a3c:	2b00      	cmp	r3, #0
 8002a3e:	f000 80a2 	beq.w	8002b86 <HAL_GPIO_Init+0x2ca>
      {
        /* Enable SYSCFG Clock */
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 8002a42:	2300      	movs	r3, #0
 8002a44:	60fb      	str	r3, [r7, #12]
 8002a46:	4b57      	ldr	r3, [pc, #348]	@ (8002ba4 <HAL_GPIO_Init+0x2e8>)
 8002a48:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8002a4a:	4a56      	ldr	r2, [pc, #344]	@ (8002ba4 <HAL_GPIO_Init+0x2e8>)
 8002a4c:	f443 4380 	orr.w	r3, r3, #16384	@ 0x4000
 8002a50:	6453      	str	r3, [r2, #68]	@ 0x44
 8002a52:	4b54      	ldr	r3, [pc, #336]	@ (8002ba4 <HAL_GPIO_Init+0x2e8>)
 8002a54:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8002a56:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 8002a5a:	60fb      	str	r3, [r7, #12]
 8002a5c:	68fb      	ldr	r3, [r7, #12]

        temp = SYSCFG->EXTICR[position >> 2U];
 8002a5e:	4a52      	ldr	r2, [pc, #328]	@ (8002ba8 <HAL_GPIO_Init+0x2ec>)
 8002a60:	69fb      	ldr	r3, [r7, #28]
 8002a62:	089b      	lsrs	r3, r3, #2
 8002a64:	3302      	adds	r3, #2
 8002a66:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8002a6a:	61bb      	str	r3, [r7, #24]
        temp &= ~(0x0FU << (4U * (position & 0x03U)));
 8002a6c:	69fb      	ldr	r3, [r7, #28]
 8002a6e:	f003 0303 	and.w	r3, r3, #3
 8002a72:	009b      	lsls	r3, r3, #2
 8002a74:	220f      	movs	r2, #15
 8002a76:	fa02 f303 	lsl.w	r3, r2, r3
 8002a7a:	43db      	mvns	r3, r3
 8002a7c:	69ba      	ldr	r2, [r7, #24]
 8002a7e:	4013      	ands	r3, r2
 8002a80:	61bb      	str	r3, [r7, #24]
        temp |= ((uint32_t)(GPIO_GET_INDEX(GPIOx)) << (4U * (position & 0x03U)));
 8002a82:	687b      	ldr	r3, [r7, #4]
 8002a84:	4a49      	ldr	r2, [pc, #292]	@ (8002bac <HAL_GPIO_Init+0x2f0>)
 8002a86:	4293      	cmp	r3, r2
 8002a88:	d019      	beq.n	8002abe <HAL_GPIO_Init+0x202>
 8002a8a:	687b      	ldr	r3, [r7, #4]
 8002a8c:	4a48      	ldr	r2, [pc, #288]	@ (8002bb0 <HAL_GPIO_Init+0x2f4>)
 8002a8e:	4293      	cmp	r3, r2
 8002a90:	d013      	beq.n	8002aba <HAL_GPIO_Init+0x1fe>
 8002a92:	687b      	ldr	r3, [r7, #4]
 8002a94:	4a47      	ldr	r2, [pc, #284]	@ (8002bb4 <HAL_GPIO_Init+0x2f8>)
 8002a96:	4293      	cmp	r3, r2
 8002a98:	d00d      	beq.n	8002ab6 <HAL_GPIO_Init+0x1fa>
 8002a9a:	687b      	ldr	r3, [r7, #4]
 8002a9c:	4a46      	ldr	r2, [pc, #280]	@ (8002bb8 <HAL_GPIO_Init+0x2fc>)
 8002a9e:	4293      	cmp	r3, r2
 8002aa0:	d007      	beq.n	8002ab2 <HAL_GPIO_Init+0x1f6>
 8002aa2:	687b      	ldr	r3, [r7, #4]
 8002aa4:	4a45      	ldr	r2, [pc, #276]	@ (8002bbc <HAL_GPIO_Init+0x300>)
 8002aa6:	4293      	cmp	r3, r2
 8002aa8:	d101      	bne.n	8002aae <HAL_GPIO_Init+0x1f2>
 8002aaa:	2304      	movs	r3, #4
 8002aac:	e008      	b.n	8002ac0 <HAL_GPIO_Init+0x204>
 8002aae:	2307      	movs	r3, #7
 8002ab0:	e006      	b.n	8002ac0 <HAL_GPIO_Init+0x204>
 8002ab2:	2303      	movs	r3, #3
 8002ab4:	e004      	b.n	8002ac0 <HAL_GPIO_Init+0x204>
 8002ab6:	2302      	movs	r3, #2
 8002ab8:	e002      	b.n	8002ac0 <HAL_GPIO_Init+0x204>
 8002aba:	2301      	movs	r3, #1
 8002abc:	e000      	b.n	8002ac0 <HAL_GPIO_Init+0x204>
 8002abe:	2300      	movs	r3, #0
 8002ac0:	69fa      	ldr	r2, [r7, #28]
 8002ac2:	f002 0203 	and.w	r2, r2, #3
 8002ac6:	0092      	lsls	r2, r2, #2
 8002ac8:	4093      	lsls	r3, r2
 8002aca:	69ba      	ldr	r2, [r7, #24]
 8002acc:	4313      	orrs	r3, r2
 8002ace:	61bb      	str	r3, [r7, #24]
        SYSCFG->EXTICR[position >> 2U] = temp;
 8002ad0:	4935      	ldr	r1, [pc, #212]	@ (8002ba8 <HAL_GPIO_Init+0x2ec>)
 8002ad2:	69fb      	ldr	r3, [r7, #28]
 8002ad4:	089b      	lsrs	r3, r3, #2
 8002ad6:	3302      	adds	r3, #2
 8002ad8:	69ba      	ldr	r2, [r7, #24]
 8002ada:	f841 2023 	str.w	r2, [r1, r3, lsl #2]

        /* Clear Rising Falling edge configuration */
        temp = EXTI->RTSR;
 8002ade:	4b38      	ldr	r3, [pc, #224]	@ (8002bc0 <HAL_GPIO_Init+0x304>)
 8002ae0:	689b      	ldr	r3, [r3, #8]
 8002ae2:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8002ae4:	693b      	ldr	r3, [r7, #16]
 8002ae6:	43db      	mvns	r3, r3
 8002ae8:	69ba      	ldr	r2, [r7, #24]
 8002aea:	4013      	ands	r3, r2
 8002aec:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & TRIGGER_RISING) != 0x00U)
 8002aee:	683b      	ldr	r3, [r7, #0]
 8002af0:	685b      	ldr	r3, [r3, #4]
 8002af2:	f403 1380 	and.w	r3, r3, #1048576	@ 0x100000
 8002af6:	2b00      	cmp	r3, #0
 8002af8:	d003      	beq.n	8002b02 <HAL_GPIO_Init+0x246>
        {
          temp |= iocurrent;
 8002afa:	69ba      	ldr	r2, [r7, #24]
 8002afc:	693b      	ldr	r3, [r7, #16]
 8002afe:	4313      	orrs	r3, r2
 8002b00:	61bb      	str	r3, [r7, #24]
        }
        EXTI->RTSR = temp;
 8002b02:	4a2f      	ldr	r2, [pc, #188]	@ (8002bc0 <HAL_GPIO_Init+0x304>)
 8002b04:	69bb      	ldr	r3, [r7, #24]
 8002b06:	6093      	str	r3, [r2, #8]

        temp = EXTI->FTSR;
 8002b08:	4b2d      	ldr	r3, [pc, #180]	@ (8002bc0 <HAL_GPIO_Init+0x304>)
 8002b0a:	68db      	ldr	r3, [r3, #12]
 8002b0c:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8002b0e:	693b      	ldr	r3, [r7, #16]
 8002b10:	43db      	mvns	r3, r3
 8002b12:	69ba      	ldr	r2, [r7, #24]
 8002b14:	4013      	ands	r3, r2
 8002b16:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & TRIGGER_FALLING) != 0x00U)
 8002b18:	683b      	ldr	r3, [r7, #0]
 8002b1a:	685b      	ldr	r3, [r3, #4]
 8002b1c:	f403 1300 	and.w	r3, r3, #2097152	@ 0x200000
 8002b20:	2b00      	cmp	r3, #0
 8002b22:	d003      	beq.n	8002b2c <HAL_GPIO_Init+0x270>
        {
          temp |= iocurrent;
 8002b24:	69ba      	ldr	r2, [r7, #24]
 8002b26:	693b      	ldr	r3, [r7, #16]
 8002b28:	4313      	orrs	r3, r2
 8002b2a:	61bb      	str	r3, [r7, #24]
        }
        EXTI->FTSR = temp;
 8002b2c:	4a24      	ldr	r2, [pc, #144]	@ (8002bc0 <HAL_GPIO_Init+0x304>)
 8002b2e:	69bb      	ldr	r3, [r7, #24]
 8002b30:	60d3      	str	r3, [r2, #12]

        temp = EXTI->EMR;
 8002b32:	4b23      	ldr	r3, [pc, #140]	@ (8002bc0 <HAL_GPIO_Init+0x304>)
 8002b34:	685b      	ldr	r3, [r3, #4]
 8002b36:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8002b38:	693b      	ldr	r3, [r7, #16]
 8002b3a:	43db      	mvns	r3, r3
 8002b3c:	69ba      	ldr	r2, [r7, #24]
 8002b3e:	4013      	ands	r3, r2
 8002b40:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & EXTI_EVT) != 0x00U)
 8002b42:	683b      	ldr	r3, [r7, #0]
 8002b44:	685b      	ldr	r3, [r3, #4]
 8002b46:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8002b4a:	2b00      	cmp	r3, #0
 8002b4c:	d003      	beq.n	8002b56 <HAL_GPIO_Init+0x29a>
        {
          temp |= iocurrent;
 8002b4e:	69ba      	ldr	r2, [r7, #24]
 8002b50:	693b      	ldr	r3, [r7, #16]
 8002b52:	4313      	orrs	r3, r2
 8002b54:	61bb      	str	r3, [r7, #24]
        }
        EXTI->EMR = temp;
 8002b56:	4a1a      	ldr	r2, [pc, #104]	@ (8002bc0 <HAL_GPIO_Init+0x304>)
 8002b58:	69bb      	ldr	r3, [r7, #24]
 8002b5a:	6053      	str	r3, [r2, #4]

        /* Clear EXTI line configuration */
        temp = EXTI->IMR;
 8002b5c:	4b18      	ldr	r3, [pc, #96]	@ (8002bc0 <HAL_GPIO_Init+0x304>)
 8002b5e:	681b      	ldr	r3, [r3, #0]
 8002b60:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8002b62:	693b      	ldr	r3, [r7, #16]
 8002b64:	43db      	mvns	r3, r3
 8002b66:	69ba      	ldr	r2, [r7, #24]
 8002b68:	4013      	ands	r3, r2
 8002b6a:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & EXTI_IT) != 0x00U)
 8002b6c:	683b      	ldr	r3, [r7, #0]
 8002b6e:	685b      	ldr	r3, [r3, #4]
 8002b70:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 8002b74:	2b00      	cmp	r3, #0
 8002b76:	d003      	beq.n	8002b80 <HAL_GPIO_Init+0x2c4>
        {
          temp |= iocurrent;
 8002b78:	69ba      	ldr	r2, [r7, #24]
 8002b7a:	693b      	ldr	r3, [r7, #16]
 8002b7c:	4313      	orrs	r3, r2
 8002b7e:	61bb      	str	r3, [r7, #24]
        }
        EXTI->IMR = temp;
 8002b80:	4a0f      	ldr	r2, [pc, #60]	@ (8002bc0 <HAL_GPIO_Init+0x304>)
 8002b82:	69bb      	ldr	r3, [r7, #24]
 8002b84:	6013      	str	r3, [r2, #0]
  for(position = 0U; position < GPIO_NUMBER; position++)
 8002b86:	69fb      	ldr	r3, [r7, #28]
 8002b88:	3301      	adds	r3, #1
 8002b8a:	61fb      	str	r3, [r7, #28]
 8002b8c:	69fb      	ldr	r3, [r7, #28]
 8002b8e:	2b0f      	cmp	r3, #15
 8002b90:	f67f aea2 	bls.w	80028d8 <HAL_GPIO_Init+0x1c>
      }
    }
  }
}
 8002b94:	bf00      	nop
 8002b96:	bf00      	nop
 8002b98:	3724      	adds	r7, #36	@ 0x24
 8002b9a:	46bd      	mov	sp, r7
 8002b9c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002ba0:	4770      	bx	lr
 8002ba2:	bf00      	nop
 8002ba4:	40023800 	.word	0x40023800
 8002ba8:	40013800 	.word	0x40013800
 8002bac:	40020000 	.word	0x40020000
 8002bb0:	40020400 	.word	0x40020400
 8002bb4:	40020800 	.word	0x40020800
 8002bb8:	40020c00 	.word	0x40020c00
 8002bbc:	40021000 	.word	0x40021000
 8002bc0:	40013c00 	.word	0x40013c00

08002bc4 <HAL_GPIO_WritePin>:
  *            @arg GPIO_PIN_RESET: to clear the port pin
  *            @arg GPIO_PIN_SET: to set the port pin
  * @retval None
  */
void HAL_GPIO_WritePin(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin, GPIO_PinState PinState)
{
 8002bc4:	b480      	push	{r7}
 8002bc6:	b083      	sub	sp, #12
 8002bc8:	af00      	add	r7, sp, #0
 8002bca:	6078      	str	r0, [r7, #4]
 8002bcc:	460b      	mov	r3, r1
 8002bce:	807b      	strh	r3, [r7, #2]
 8002bd0:	4613      	mov	r3, r2
 8002bd2:	707b      	strb	r3, [r7, #1]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if(PinState != GPIO_PIN_RESET)
 8002bd4:	787b      	ldrb	r3, [r7, #1]
 8002bd6:	2b00      	cmp	r3, #0
 8002bd8:	d003      	beq.n	8002be2 <HAL_GPIO_WritePin+0x1e>
  {
    GPIOx->BSRR = GPIO_Pin;
 8002bda:	887a      	ldrh	r2, [r7, #2]
 8002bdc:	687b      	ldr	r3, [r7, #4]
 8002bde:	619a      	str	r2, [r3, #24]
  }
  else
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16U;
  }
}
 8002be0:	e003      	b.n	8002bea <HAL_GPIO_WritePin+0x26>
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16U;
 8002be2:	887b      	ldrh	r3, [r7, #2]
 8002be4:	041a      	lsls	r2, r3, #16
 8002be6:	687b      	ldr	r3, [r7, #4]
 8002be8:	619a      	str	r2, [r3, #24]
}
 8002bea:	bf00      	nop
 8002bec:	370c      	adds	r7, #12
 8002bee:	46bd      	mov	sp, r7
 8002bf0:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002bf4:	4770      	bx	lr

08002bf6 <HAL_HCD_Init>:
  * @brief  Initialize the host driver.
  * @param  hhcd HCD handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_HCD_Init(HCD_HandleTypeDef *hhcd)
{
 8002bf6:	b580      	push	{r7, lr}
 8002bf8:	b086      	sub	sp, #24
 8002bfa:	af02      	add	r7, sp, #8
 8002bfc:	6078      	str	r0, [r7, #4]
#if defined (USB_OTG_FS)
  const USB_OTG_GlobalTypeDef *USBx;
#endif /* defined (USB_OTG_FS) */

  /* Check the HCD handle allocation */
  if (hhcd == NULL)
 8002bfe:	687b      	ldr	r3, [r7, #4]
 8002c00:	2b00      	cmp	r3, #0
 8002c02:	d101      	bne.n	8002c08 <HAL_HCD_Init+0x12>
  {
    return HAL_ERROR;
 8002c04:	2301      	movs	r3, #1
 8002c06:	e059      	b.n	8002cbc <HAL_HCD_Init+0xc6>

  /* Check the parameters */
  assert_param(IS_HCD_ALL_INSTANCE(hhcd->Instance));

#if defined (USB_OTG_FS)
  USBx = hhcd->Instance;
 8002c08:	687b      	ldr	r3, [r7, #4]
 8002c0a:	681b      	ldr	r3, [r3, #0]
 8002c0c:	60fb      	str	r3, [r7, #12]
#endif /* defined (USB_OTG_FS) */

  if (hhcd->State == HAL_HCD_STATE_RESET)
 8002c0e:	687b      	ldr	r3, [r7, #4]
 8002c10:	f893 33d5 	ldrb.w	r3, [r3, #981]	@ 0x3d5
 8002c14:	b2db      	uxtb	r3, r3
 8002c16:	2b00      	cmp	r3, #0
 8002c18:	d106      	bne.n	8002c28 <HAL_HCD_Init+0x32>
  {
    /* Allocate lock resource and initialize it */
    hhcd->Lock = HAL_UNLOCKED;
 8002c1a:	687b      	ldr	r3, [r7, #4]
 8002c1c:	2200      	movs	r2, #0
 8002c1e:	f883 23d4 	strb.w	r2, [r3, #980]	@ 0x3d4

    /* Init the low level hardware */
    hhcd->MspInitCallback(hhcd);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC... */
    HAL_HCD_MspInit(hhcd);
 8002c22:	6878      	ldr	r0, [r7, #4]
 8002c24:	f007 fd18 	bl	800a658 <HAL_HCD_MspInit>
#endif /* (USE_HAL_HCD_REGISTER_CALLBACKS) */
  }

  hhcd->State = HAL_HCD_STATE_BUSY;
 8002c28:	687b      	ldr	r3, [r7, #4]
 8002c2a:	2203      	movs	r2, #3
 8002c2c:	f883 23d5 	strb.w	r2, [r3, #981]	@ 0x3d5

#if defined (USB_OTG_FS)
  /* Disable DMA mode for FS instance */
  if (USBx == USB_OTG_FS)
 8002c30:	68fb      	ldr	r3, [r7, #12]
 8002c32:	f1b3 4fa0 	cmp.w	r3, #1342177280	@ 0x50000000
 8002c36:	d102      	bne.n	8002c3e <HAL_HCD_Init+0x48>
  {
    hhcd->Init.dma_enable = 0U;
 8002c38:	687b      	ldr	r3, [r7, #4]
 8002c3a:	2200      	movs	r2, #0
 8002c3c:	719a      	strb	r2, [r3, #6]
  }
#endif /* defined (USB_OTG_FS) */

  /* Disable the Interrupts */
  __HAL_HCD_DISABLE(hhcd);
 8002c3e:	687b      	ldr	r3, [r7, #4]
 8002c40:	681b      	ldr	r3, [r3, #0]
 8002c42:	4618      	mov	r0, r3
 8002c44:	f004 fbc3 	bl	80073ce <USB_DisableGlobalInt>

  /* Init the Core (common init.) */
  if (USB_CoreInit(hhcd->Instance, hhcd->Init) != HAL_OK)
 8002c48:	687b      	ldr	r3, [r7, #4]
 8002c4a:	6818      	ldr	r0, [r3, #0]
 8002c4c:	687b      	ldr	r3, [r7, #4]
 8002c4e:	7c1a      	ldrb	r2, [r3, #16]
 8002c50:	f88d 2000 	strb.w	r2, [sp]
 8002c54:	3304      	adds	r3, #4
 8002c56:	cb0e      	ldmia	r3, {r1, r2, r3}
 8002c58:	f004 fb44 	bl	80072e4 <USB_CoreInit>
 8002c5c:	4603      	mov	r3, r0
 8002c5e:	2b00      	cmp	r3, #0
 8002c60:	d005      	beq.n	8002c6e <HAL_HCD_Init+0x78>
  {
    hhcd->State = HAL_HCD_STATE_ERROR;
 8002c62:	687b      	ldr	r3, [r7, #4]
 8002c64:	2202      	movs	r2, #2
 8002c66:	f883 23d5 	strb.w	r2, [r3, #981]	@ 0x3d5
    return HAL_ERROR;
 8002c6a:	2301      	movs	r3, #1
 8002c6c:	e026      	b.n	8002cbc <HAL_HCD_Init+0xc6>
  }

  /* Force Host Mode */
  if (USB_SetCurrentMode(hhcd->Instance, USB_HOST_MODE) != HAL_OK)
 8002c6e:	687b      	ldr	r3, [r7, #4]
 8002c70:	681b      	ldr	r3, [r3, #0]
 8002c72:	2101      	movs	r1, #1
 8002c74:	4618      	mov	r0, r3
 8002c76:	f004 fbbb 	bl	80073f0 <USB_SetCurrentMode>
 8002c7a:	4603      	mov	r3, r0
 8002c7c:	2b00      	cmp	r3, #0
 8002c7e:	d005      	beq.n	8002c8c <HAL_HCD_Init+0x96>
  {
    hhcd->State = HAL_HCD_STATE_ERROR;
 8002c80:	687b      	ldr	r3, [r7, #4]
 8002c82:	2202      	movs	r2, #2
 8002c84:	f883 23d5 	strb.w	r2, [r3, #981]	@ 0x3d5
    return HAL_ERROR;
 8002c88:	2301      	movs	r3, #1
 8002c8a:	e017      	b.n	8002cbc <HAL_HCD_Init+0xc6>
  }

  /* Init Host */
  if (USB_HostInit(hhcd->Instance, hhcd->Init) != HAL_OK)
 8002c8c:	687b      	ldr	r3, [r7, #4]
 8002c8e:	6818      	ldr	r0, [r3, #0]
 8002c90:	687b      	ldr	r3, [r7, #4]
 8002c92:	7c1a      	ldrb	r2, [r3, #16]
 8002c94:	f88d 2000 	strb.w	r2, [sp]
 8002c98:	3304      	adds	r3, #4
 8002c9a:	cb0e      	ldmia	r3, {r1, r2, r3}
 8002c9c:	f004 fd64 	bl	8007768 <USB_HostInit>
 8002ca0:	4603      	mov	r3, r0
 8002ca2:	2b00      	cmp	r3, #0
 8002ca4:	d005      	beq.n	8002cb2 <HAL_HCD_Init+0xbc>
  {
    hhcd->State = HAL_HCD_STATE_ERROR;
 8002ca6:	687b      	ldr	r3, [r7, #4]
 8002ca8:	2202      	movs	r2, #2
 8002caa:	f883 23d5 	strb.w	r2, [r3, #981]	@ 0x3d5
    return HAL_ERROR;
 8002cae:	2301      	movs	r3, #1
 8002cb0:	e004      	b.n	8002cbc <HAL_HCD_Init+0xc6>
  }

  hhcd->State = HAL_HCD_STATE_READY;
 8002cb2:	687b      	ldr	r3, [r7, #4]
 8002cb4:	2201      	movs	r2, #1
 8002cb6:	f883 23d5 	strb.w	r2, [r3, #981]	@ 0x3d5

  return HAL_OK;
 8002cba:	2300      	movs	r3, #0
}
 8002cbc:	4618      	mov	r0, r3
 8002cbe:	3710      	adds	r7, #16
 8002cc0:	46bd      	mov	sp, r7
 8002cc2:	bd80      	pop	{r7, pc}

08002cc4 <HAL_HCD_HC_Init>:
  *          This parameter can be a value from 0 to32K
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_HCD_HC_Init(HCD_HandleTypeDef *hhcd, uint8_t ch_num, uint8_t epnum,
                                  uint8_t dev_address, uint8_t speed, uint8_t ep_type, uint16_t mps)
{
 8002cc4:	b590      	push	{r4, r7, lr}
 8002cc6:	b08b      	sub	sp, #44	@ 0x2c
 8002cc8:	af04      	add	r7, sp, #16
 8002cca:	6078      	str	r0, [r7, #4]
 8002ccc:	4608      	mov	r0, r1
 8002cce:	4611      	mov	r1, r2
 8002cd0:	461a      	mov	r2, r3
 8002cd2:	4603      	mov	r3, r0
 8002cd4:	70fb      	strb	r3, [r7, #3]
 8002cd6:	460b      	mov	r3, r1
 8002cd8:	70bb      	strb	r3, [r7, #2]
 8002cda:	4613      	mov	r3, r2
 8002cdc:	707b      	strb	r3, [r7, #1]
  HAL_StatusTypeDef status;
  uint32_t HostCoreSpeed;
  uint32_t HCcharMps = mps;
 8002cde:	8e3b      	ldrh	r3, [r7, #48]	@ 0x30
 8002ce0:	617b      	str	r3, [r7, #20]

  __HAL_LOCK(hhcd);
 8002ce2:	687b      	ldr	r3, [r7, #4]
 8002ce4:	f893 33d4 	ldrb.w	r3, [r3, #980]	@ 0x3d4
 8002ce8:	2b01      	cmp	r3, #1
 8002cea:	d101      	bne.n	8002cf0 <HAL_HCD_HC_Init+0x2c>
 8002cec:	2302      	movs	r3, #2
 8002cee:	e09d      	b.n	8002e2c <HAL_HCD_HC_Init+0x168>
 8002cf0:	687b      	ldr	r3, [r7, #4]
 8002cf2:	2201      	movs	r2, #1
 8002cf4:	f883 23d4 	strb.w	r2, [r3, #980]	@ 0x3d4
  hhcd->hc[ch_num].do_ping = 0U;
 8002cf8:	78fa      	ldrb	r2, [r7, #3]
 8002cfa:	6879      	ldr	r1, [r7, #4]
 8002cfc:	4613      	mov	r3, r2
 8002cfe:	011b      	lsls	r3, r3, #4
 8002d00:	1a9b      	subs	r3, r3, r2
 8002d02:	009b      	lsls	r3, r3, #2
 8002d04:	440b      	add	r3, r1
 8002d06:	3319      	adds	r3, #25
 8002d08:	2200      	movs	r2, #0
 8002d0a:	701a      	strb	r2, [r3, #0]
  hhcd->hc[ch_num].dev_addr = dev_address;
 8002d0c:	78fa      	ldrb	r2, [r7, #3]
 8002d0e:	6879      	ldr	r1, [r7, #4]
 8002d10:	4613      	mov	r3, r2
 8002d12:	011b      	lsls	r3, r3, #4
 8002d14:	1a9b      	subs	r3, r3, r2
 8002d16:	009b      	lsls	r3, r3, #2
 8002d18:	440b      	add	r3, r1
 8002d1a:	3314      	adds	r3, #20
 8002d1c:	787a      	ldrb	r2, [r7, #1]
 8002d1e:	701a      	strb	r2, [r3, #0]
  hhcd->hc[ch_num].ch_num = ch_num;
 8002d20:	78fa      	ldrb	r2, [r7, #3]
 8002d22:	6879      	ldr	r1, [r7, #4]
 8002d24:	4613      	mov	r3, r2
 8002d26:	011b      	lsls	r3, r3, #4
 8002d28:	1a9b      	subs	r3, r3, r2
 8002d2a:	009b      	lsls	r3, r3, #2
 8002d2c:	440b      	add	r3, r1
 8002d2e:	3315      	adds	r3, #21
 8002d30:	78fa      	ldrb	r2, [r7, #3]
 8002d32:	701a      	strb	r2, [r3, #0]
  hhcd->hc[ch_num].ep_type = ep_type;
 8002d34:	78fa      	ldrb	r2, [r7, #3]
 8002d36:	6879      	ldr	r1, [r7, #4]
 8002d38:	4613      	mov	r3, r2
 8002d3a:	011b      	lsls	r3, r3, #4
 8002d3c:	1a9b      	subs	r3, r3, r2
 8002d3e:	009b      	lsls	r3, r3, #2
 8002d40:	440b      	add	r3, r1
 8002d42:	3326      	adds	r3, #38	@ 0x26
 8002d44:	f897 202c 	ldrb.w	r2, [r7, #44]	@ 0x2c
 8002d48:	701a      	strb	r2, [r3, #0]
  hhcd->hc[ch_num].ep_num = epnum & 0x7FU;
 8002d4a:	78fa      	ldrb	r2, [r7, #3]
 8002d4c:	78bb      	ldrb	r3, [r7, #2]
 8002d4e:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 8002d52:	b2d8      	uxtb	r0, r3
 8002d54:	6879      	ldr	r1, [r7, #4]
 8002d56:	4613      	mov	r3, r2
 8002d58:	011b      	lsls	r3, r3, #4
 8002d5a:	1a9b      	subs	r3, r3, r2
 8002d5c:	009b      	lsls	r3, r3, #2
 8002d5e:	440b      	add	r3, r1
 8002d60:	3316      	adds	r3, #22
 8002d62:	4602      	mov	r2, r0
 8002d64:	701a      	strb	r2, [r3, #0]

  (void)HAL_HCD_HC_ClearHubInfo(hhcd, ch_num);
 8002d66:	78fb      	ldrb	r3, [r7, #3]
 8002d68:	4619      	mov	r1, r3
 8002d6a:	6878      	ldr	r0, [r7, #4]
 8002d6c:	f000 fba4 	bl	80034b8 <HAL_HCD_HC_ClearHubInfo>

  if ((epnum & 0x80U) == 0x80U)
 8002d70:	f997 3002 	ldrsb.w	r3, [r7, #2]
 8002d74:	2b00      	cmp	r3, #0
 8002d76:	da0a      	bge.n	8002d8e <HAL_HCD_HC_Init+0xca>
  {
    hhcd->hc[ch_num].ep_is_in = 1U;
 8002d78:	78fa      	ldrb	r2, [r7, #3]
 8002d7a:	6879      	ldr	r1, [r7, #4]
 8002d7c:	4613      	mov	r3, r2
 8002d7e:	011b      	lsls	r3, r3, #4
 8002d80:	1a9b      	subs	r3, r3, r2
 8002d82:	009b      	lsls	r3, r3, #2
 8002d84:	440b      	add	r3, r1
 8002d86:	3317      	adds	r3, #23
 8002d88:	2201      	movs	r2, #1
 8002d8a:	701a      	strb	r2, [r3, #0]
 8002d8c:	e009      	b.n	8002da2 <HAL_HCD_HC_Init+0xde>
  }
  else
  {
    hhcd->hc[ch_num].ep_is_in = 0U;
 8002d8e:	78fa      	ldrb	r2, [r7, #3]
 8002d90:	6879      	ldr	r1, [r7, #4]
 8002d92:	4613      	mov	r3, r2
 8002d94:	011b      	lsls	r3, r3, #4
 8002d96:	1a9b      	subs	r3, r3, r2
 8002d98:	009b      	lsls	r3, r3, #2
 8002d9a:	440b      	add	r3, r1
 8002d9c:	3317      	adds	r3, #23
 8002d9e:	2200      	movs	r2, #0
 8002da0:	701a      	strb	r2, [r3, #0]
  }

  HostCoreSpeed = USB_GetHostSpeed(hhcd->Instance);
 8002da2:	687b      	ldr	r3, [r7, #4]
 8002da4:	681b      	ldr	r3, [r3, #0]
 8002da6:	4618      	mov	r0, r3
 8002da8:	f004 fe2c 	bl	8007a04 <USB_GetHostSpeed>
 8002dac:	6138      	str	r0, [r7, #16]

  if (ep_type == EP_TYPE_ISOC)
 8002dae:	f897 302c 	ldrb.w	r3, [r7, #44]	@ 0x2c
 8002db2:	2b01      	cmp	r3, #1
 8002db4:	d10b      	bne.n	8002dce <HAL_HCD_HC_Init+0x10a>
  {
    /* FS device plugged to HS HUB */
    if ((speed == HCD_DEVICE_SPEED_FULL) && (HostCoreSpeed == HPRT0_PRTSPD_HIGH_SPEED))
 8002db6:	f897 3028 	ldrb.w	r3, [r7, #40]	@ 0x28
 8002dba:	2b01      	cmp	r3, #1
 8002dbc:	d107      	bne.n	8002dce <HAL_HCD_HC_Init+0x10a>
 8002dbe:	693b      	ldr	r3, [r7, #16]
 8002dc0:	2b00      	cmp	r3, #0
 8002dc2:	d104      	bne.n	8002dce <HAL_HCD_HC_Init+0x10a>
    {
      if (HCcharMps > ISO_SPLT_MPS)
 8002dc4:	697b      	ldr	r3, [r7, #20]
 8002dc6:	2bbc      	cmp	r3, #188	@ 0xbc
 8002dc8:	d901      	bls.n	8002dce <HAL_HCD_HC_Init+0x10a>
      {
        /* ISO Max Packet Size for Split mode */
        HCcharMps = ISO_SPLT_MPS;
 8002dca:	23bc      	movs	r3, #188	@ 0xbc
 8002dcc:	617b      	str	r3, [r7, #20]
      }
    }
  }

  hhcd->hc[ch_num].speed = speed;
 8002dce:	78fa      	ldrb	r2, [r7, #3]
 8002dd0:	6879      	ldr	r1, [r7, #4]
 8002dd2:	4613      	mov	r3, r2
 8002dd4:	011b      	lsls	r3, r3, #4
 8002dd6:	1a9b      	subs	r3, r3, r2
 8002dd8:	009b      	lsls	r3, r3, #2
 8002dda:	440b      	add	r3, r1
 8002ddc:	3318      	adds	r3, #24
 8002dde:	f897 2028 	ldrb.w	r2, [r7, #40]	@ 0x28
 8002de2:	701a      	strb	r2, [r3, #0]
  hhcd->hc[ch_num].max_packet = (uint16_t)HCcharMps;
 8002de4:	78fa      	ldrb	r2, [r7, #3]
 8002de6:	697b      	ldr	r3, [r7, #20]
 8002de8:	b298      	uxth	r0, r3
 8002dea:	6879      	ldr	r1, [r7, #4]
 8002dec:	4613      	mov	r3, r2
 8002dee:	011b      	lsls	r3, r3, #4
 8002df0:	1a9b      	subs	r3, r3, r2
 8002df2:	009b      	lsls	r3, r3, #2
 8002df4:	440b      	add	r3, r1
 8002df6:	3328      	adds	r3, #40	@ 0x28
 8002df8:	4602      	mov	r2, r0
 8002dfa:	801a      	strh	r2, [r3, #0]

  status =  USB_HC_Init(hhcd->Instance, ch_num, epnum,
 8002dfc:	687b      	ldr	r3, [r7, #4]
 8002dfe:	6818      	ldr	r0, [r3, #0]
 8002e00:	697b      	ldr	r3, [r7, #20]
 8002e02:	b29b      	uxth	r3, r3
 8002e04:	787c      	ldrb	r4, [r7, #1]
 8002e06:	78ba      	ldrb	r2, [r7, #2]
 8002e08:	78f9      	ldrb	r1, [r7, #3]
 8002e0a:	9302      	str	r3, [sp, #8]
 8002e0c:	f897 302c 	ldrb.w	r3, [r7, #44]	@ 0x2c
 8002e10:	9301      	str	r3, [sp, #4]
 8002e12:	f897 3028 	ldrb.w	r3, [r7, #40]	@ 0x28
 8002e16:	9300      	str	r3, [sp, #0]
 8002e18:	4623      	mov	r3, r4
 8002e1a:	f004 fe1b 	bl	8007a54 <USB_HC_Init>
 8002e1e:	4603      	mov	r3, r0
 8002e20:	73fb      	strb	r3, [r7, #15]
                        dev_address, speed, ep_type, (uint16_t)HCcharMps);

  __HAL_UNLOCK(hhcd);
 8002e22:	687b      	ldr	r3, [r7, #4]
 8002e24:	2200      	movs	r2, #0
 8002e26:	f883 23d4 	strb.w	r2, [r3, #980]	@ 0x3d4

  return status;
 8002e2a:	7bfb      	ldrb	r3, [r7, #15]
}
 8002e2c:	4618      	mov	r0, r3
 8002e2e:	371c      	adds	r7, #28
 8002e30:	46bd      	mov	sp, r7
 8002e32:	bd90      	pop	{r4, r7, pc}

08002e34 <HAL_HCD_HC_SubmitRequest>:
                                           uint8_t ep_type,
                                           uint8_t token,
                                           uint8_t *pbuff,
                                           uint16_t length,
                                           uint8_t do_ping)
{
 8002e34:	b580      	push	{r7, lr}
 8002e36:	b082      	sub	sp, #8
 8002e38:	af00      	add	r7, sp, #0
 8002e3a:	6078      	str	r0, [r7, #4]
 8002e3c:	4608      	mov	r0, r1
 8002e3e:	4611      	mov	r1, r2
 8002e40:	461a      	mov	r2, r3
 8002e42:	4603      	mov	r3, r0
 8002e44:	70fb      	strb	r3, [r7, #3]
 8002e46:	460b      	mov	r3, r1
 8002e48:	70bb      	strb	r3, [r7, #2]
 8002e4a:	4613      	mov	r3, r2
 8002e4c:	707b      	strb	r3, [r7, #1]
  hhcd->hc[ch_num].ep_is_in = direction;
 8002e4e:	78fa      	ldrb	r2, [r7, #3]
 8002e50:	6879      	ldr	r1, [r7, #4]
 8002e52:	4613      	mov	r3, r2
 8002e54:	011b      	lsls	r3, r3, #4
 8002e56:	1a9b      	subs	r3, r3, r2
 8002e58:	009b      	lsls	r3, r3, #2
 8002e5a:	440b      	add	r3, r1
 8002e5c:	3317      	adds	r3, #23
 8002e5e:	78ba      	ldrb	r2, [r7, #2]
 8002e60:	701a      	strb	r2, [r3, #0]
  hhcd->hc[ch_num].ep_type  = ep_type;
 8002e62:	78fa      	ldrb	r2, [r7, #3]
 8002e64:	6879      	ldr	r1, [r7, #4]
 8002e66:	4613      	mov	r3, r2
 8002e68:	011b      	lsls	r3, r3, #4
 8002e6a:	1a9b      	subs	r3, r3, r2
 8002e6c:	009b      	lsls	r3, r3, #2
 8002e6e:	440b      	add	r3, r1
 8002e70:	3326      	adds	r3, #38	@ 0x26
 8002e72:	787a      	ldrb	r2, [r7, #1]
 8002e74:	701a      	strb	r2, [r3, #0]

  if (token == 0U)
 8002e76:	7c3b      	ldrb	r3, [r7, #16]
 8002e78:	2b00      	cmp	r3, #0
 8002e7a:	d114      	bne.n	8002ea6 <HAL_HCD_HC_SubmitRequest+0x72>
  {
    hhcd->hc[ch_num].data_pid = HC_PID_SETUP;
 8002e7c:	78fa      	ldrb	r2, [r7, #3]
 8002e7e:	6879      	ldr	r1, [r7, #4]
 8002e80:	4613      	mov	r3, r2
 8002e82:	011b      	lsls	r3, r3, #4
 8002e84:	1a9b      	subs	r3, r3, r2
 8002e86:	009b      	lsls	r3, r3, #2
 8002e88:	440b      	add	r3, r1
 8002e8a:	332a      	adds	r3, #42	@ 0x2a
 8002e8c:	2203      	movs	r2, #3
 8002e8e:	701a      	strb	r2, [r3, #0]
    hhcd->hc[ch_num].do_ping = do_ping;
 8002e90:	78fa      	ldrb	r2, [r7, #3]
 8002e92:	6879      	ldr	r1, [r7, #4]
 8002e94:	4613      	mov	r3, r2
 8002e96:	011b      	lsls	r3, r3, #4
 8002e98:	1a9b      	subs	r3, r3, r2
 8002e9a:	009b      	lsls	r3, r3, #2
 8002e9c:	440b      	add	r3, r1
 8002e9e:	3319      	adds	r3, #25
 8002ea0:	7f3a      	ldrb	r2, [r7, #28]
 8002ea2:	701a      	strb	r2, [r3, #0]
 8002ea4:	e009      	b.n	8002eba <HAL_HCD_HC_SubmitRequest+0x86>
  }
  else
  {
    hhcd->hc[ch_num].data_pid = HC_PID_DATA1;
 8002ea6:	78fa      	ldrb	r2, [r7, #3]
 8002ea8:	6879      	ldr	r1, [r7, #4]
 8002eaa:	4613      	mov	r3, r2
 8002eac:	011b      	lsls	r3, r3, #4
 8002eae:	1a9b      	subs	r3, r3, r2
 8002eb0:	009b      	lsls	r3, r3, #2
 8002eb2:	440b      	add	r3, r1
 8002eb4:	332a      	adds	r3, #42	@ 0x2a
 8002eb6:	2202      	movs	r2, #2
 8002eb8:	701a      	strb	r2, [r3, #0]
  }

  /* Manage Data Toggle */
  switch (ep_type)
 8002eba:	787b      	ldrb	r3, [r7, #1]
 8002ebc:	2b03      	cmp	r3, #3
 8002ebe:	f200 8102 	bhi.w	80030c6 <HAL_HCD_HC_SubmitRequest+0x292>
 8002ec2:	a201      	add	r2, pc, #4	@ (adr r2, 8002ec8 <HAL_HCD_HC_SubmitRequest+0x94>)
 8002ec4:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8002ec8:	08002ed9 	.word	0x08002ed9
 8002ecc:	080030b1 	.word	0x080030b1
 8002ed0:	08002f9d 	.word	0x08002f9d
 8002ed4:	08003027 	.word	0x08003027
  {
    case EP_TYPE_CTRL:
      if (token == 1U) /* send data */
 8002ed8:	7c3b      	ldrb	r3, [r7, #16]
 8002eda:	2b01      	cmp	r3, #1
 8002edc:	f040 80f5 	bne.w	80030ca <HAL_HCD_HC_SubmitRequest+0x296>
      {
        if (direction == 0U)
 8002ee0:	78bb      	ldrb	r3, [r7, #2]
 8002ee2:	2b00      	cmp	r3, #0
 8002ee4:	d12d      	bne.n	8002f42 <HAL_HCD_HC_SubmitRequest+0x10e>
        {
          if (length == 0U)
 8002ee6:	8b3b      	ldrh	r3, [r7, #24]
 8002ee8:	2b00      	cmp	r3, #0
 8002eea:	d109      	bne.n	8002f00 <HAL_HCD_HC_SubmitRequest+0xcc>
          {
            /* For Status OUT stage, Length == 0U, Status Out PID = 1 */
            hhcd->hc[ch_num].toggle_out = 1U;
 8002eec:	78fa      	ldrb	r2, [r7, #3]
 8002eee:	6879      	ldr	r1, [r7, #4]
 8002ef0:	4613      	mov	r3, r2
 8002ef2:	011b      	lsls	r3, r3, #4
 8002ef4:	1a9b      	subs	r3, r3, r2
 8002ef6:	009b      	lsls	r3, r3, #2
 8002ef8:	440b      	add	r3, r1
 8002efa:	333d      	adds	r3, #61	@ 0x3d
 8002efc:	2201      	movs	r2, #1
 8002efe:	701a      	strb	r2, [r3, #0]
          }

          /* Set the Data Toggle bit as per the Flag */
          if (hhcd->hc[ch_num].toggle_out == 0U)
 8002f00:	78fa      	ldrb	r2, [r7, #3]
 8002f02:	6879      	ldr	r1, [r7, #4]
 8002f04:	4613      	mov	r3, r2
 8002f06:	011b      	lsls	r3, r3, #4
 8002f08:	1a9b      	subs	r3, r3, r2
 8002f0a:	009b      	lsls	r3, r3, #2
 8002f0c:	440b      	add	r3, r1
 8002f0e:	333d      	adds	r3, #61	@ 0x3d
 8002f10:	781b      	ldrb	r3, [r3, #0]
 8002f12:	2b00      	cmp	r3, #0
 8002f14:	d10a      	bne.n	8002f2c <HAL_HCD_HC_SubmitRequest+0xf8>
          {
            /* Put the PID 0 */
            hhcd->hc[ch_num].data_pid = HC_PID_DATA0;
 8002f16:	78fa      	ldrb	r2, [r7, #3]
 8002f18:	6879      	ldr	r1, [r7, #4]
 8002f1a:	4613      	mov	r3, r2
 8002f1c:	011b      	lsls	r3, r3, #4
 8002f1e:	1a9b      	subs	r3, r3, r2
 8002f20:	009b      	lsls	r3, r3, #2
 8002f22:	440b      	add	r3, r1
 8002f24:	332a      	adds	r3, #42	@ 0x2a
 8002f26:	2200      	movs	r2, #0
 8002f28:	701a      	strb	r2, [r3, #0]
              hhcd->hc[ch_num].data_pid = HC_PID_DATA1;
            }
          }
        }
      }
      break;
 8002f2a:	e0ce      	b.n	80030ca <HAL_HCD_HC_SubmitRequest+0x296>
            hhcd->hc[ch_num].data_pid = HC_PID_DATA1;
 8002f2c:	78fa      	ldrb	r2, [r7, #3]
 8002f2e:	6879      	ldr	r1, [r7, #4]
 8002f30:	4613      	mov	r3, r2
 8002f32:	011b      	lsls	r3, r3, #4
 8002f34:	1a9b      	subs	r3, r3, r2
 8002f36:	009b      	lsls	r3, r3, #2
 8002f38:	440b      	add	r3, r1
 8002f3a:	332a      	adds	r3, #42	@ 0x2a
 8002f3c:	2202      	movs	r2, #2
 8002f3e:	701a      	strb	r2, [r3, #0]
      break;
 8002f40:	e0c3      	b.n	80030ca <HAL_HCD_HC_SubmitRequest+0x296>
          if (hhcd->hc[ch_num].do_ssplit == 1U)
 8002f42:	78fa      	ldrb	r2, [r7, #3]
 8002f44:	6879      	ldr	r1, [r7, #4]
 8002f46:	4613      	mov	r3, r2
 8002f48:	011b      	lsls	r3, r3, #4
 8002f4a:	1a9b      	subs	r3, r3, r2
 8002f4c:	009b      	lsls	r3, r3, #2
 8002f4e:	440b      	add	r3, r1
 8002f50:	331a      	adds	r3, #26
 8002f52:	781b      	ldrb	r3, [r3, #0]
 8002f54:	2b01      	cmp	r3, #1
 8002f56:	f040 80b8 	bne.w	80030ca <HAL_HCD_HC_SubmitRequest+0x296>
            if (hhcd->hc[ch_num].toggle_in == 0U)
 8002f5a:	78fa      	ldrb	r2, [r7, #3]
 8002f5c:	6879      	ldr	r1, [r7, #4]
 8002f5e:	4613      	mov	r3, r2
 8002f60:	011b      	lsls	r3, r3, #4
 8002f62:	1a9b      	subs	r3, r3, r2
 8002f64:	009b      	lsls	r3, r3, #2
 8002f66:	440b      	add	r3, r1
 8002f68:	333c      	adds	r3, #60	@ 0x3c
 8002f6a:	781b      	ldrb	r3, [r3, #0]
 8002f6c:	2b00      	cmp	r3, #0
 8002f6e:	d10a      	bne.n	8002f86 <HAL_HCD_HC_SubmitRequest+0x152>
              hhcd->hc[ch_num].data_pid = HC_PID_DATA0;
 8002f70:	78fa      	ldrb	r2, [r7, #3]
 8002f72:	6879      	ldr	r1, [r7, #4]
 8002f74:	4613      	mov	r3, r2
 8002f76:	011b      	lsls	r3, r3, #4
 8002f78:	1a9b      	subs	r3, r3, r2
 8002f7a:	009b      	lsls	r3, r3, #2
 8002f7c:	440b      	add	r3, r1
 8002f7e:	332a      	adds	r3, #42	@ 0x2a
 8002f80:	2200      	movs	r2, #0
 8002f82:	701a      	strb	r2, [r3, #0]
      break;
 8002f84:	e0a1      	b.n	80030ca <HAL_HCD_HC_SubmitRequest+0x296>
              hhcd->hc[ch_num].data_pid = HC_PID_DATA1;
 8002f86:	78fa      	ldrb	r2, [r7, #3]
 8002f88:	6879      	ldr	r1, [r7, #4]
 8002f8a:	4613      	mov	r3, r2
 8002f8c:	011b      	lsls	r3, r3, #4
 8002f8e:	1a9b      	subs	r3, r3, r2
 8002f90:	009b      	lsls	r3, r3, #2
 8002f92:	440b      	add	r3, r1
 8002f94:	332a      	adds	r3, #42	@ 0x2a
 8002f96:	2202      	movs	r2, #2
 8002f98:	701a      	strb	r2, [r3, #0]
      break;
 8002f9a:	e096      	b.n	80030ca <HAL_HCD_HC_SubmitRequest+0x296>

    case EP_TYPE_BULK:
      if (direction == 0U)
 8002f9c:	78bb      	ldrb	r3, [r7, #2]
 8002f9e:	2b00      	cmp	r3, #0
 8002fa0:	d120      	bne.n	8002fe4 <HAL_HCD_HC_SubmitRequest+0x1b0>
      {
        /* Set the Data Toggle bit as per the Flag */
        if (hhcd->hc[ch_num].toggle_out == 0U)
 8002fa2:	78fa      	ldrb	r2, [r7, #3]
 8002fa4:	6879      	ldr	r1, [r7, #4]
 8002fa6:	4613      	mov	r3, r2
 8002fa8:	011b      	lsls	r3, r3, #4
 8002faa:	1a9b      	subs	r3, r3, r2
 8002fac:	009b      	lsls	r3, r3, #2
 8002fae:	440b      	add	r3, r1
 8002fb0:	333d      	adds	r3, #61	@ 0x3d
 8002fb2:	781b      	ldrb	r3, [r3, #0]
 8002fb4:	2b00      	cmp	r3, #0
 8002fb6:	d10a      	bne.n	8002fce <HAL_HCD_HC_SubmitRequest+0x19a>
        {
          /* Put the PID 0 */
          hhcd->hc[ch_num].data_pid = HC_PID_DATA0;
 8002fb8:	78fa      	ldrb	r2, [r7, #3]
 8002fba:	6879      	ldr	r1, [r7, #4]
 8002fbc:	4613      	mov	r3, r2
 8002fbe:	011b      	lsls	r3, r3, #4
 8002fc0:	1a9b      	subs	r3, r3, r2
 8002fc2:	009b      	lsls	r3, r3, #2
 8002fc4:	440b      	add	r3, r1
 8002fc6:	332a      	adds	r3, #42	@ 0x2a
 8002fc8:	2200      	movs	r2, #0
 8002fca:	701a      	strb	r2, [r3, #0]
        {
          hhcd->hc[ch_num].data_pid = HC_PID_DATA1;
        }
      }

      break;
 8002fcc:	e07e      	b.n	80030cc <HAL_HCD_HC_SubmitRequest+0x298>
          hhcd->hc[ch_num].data_pid = HC_PID_DATA1;
 8002fce:	78fa      	ldrb	r2, [r7, #3]
 8002fd0:	6879      	ldr	r1, [r7, #4]
 8002fd2:	4613      	mov	r3, r2
 8002fd4:	011b      	lsls	r3, r3, #4
 8002fd6:	1a9b      	subs	r3, r3, r2
 8002fd8:	009b      	lsls	r3, r3, #2
 8002fda:	440b      	add	r3, r1
 8002fdc:	332a      	adds	r3, #42	@ 0x2a
 8002fde:	2202      	movs	r2, #2
 8002fe0:	701a      	strb	r2, [r3, #0]
      break;
 8002fe2:	e073      	b.n	80030cc <HAL_HCD_HC_SubmitRequest+0x298>
        if (hhcd->hc[ch_num].toggle_in == 0U)
 8002fe4:	78fa      	ldrb	r2, [r7, #3]
 8002fe6:	6879      	ldr	r1, [r7, #4]
 8002fe8:	4613      	mov	r3, r2
 8002fea:	011b      	lsls	r3, r3, #4
 8002fec:	1a9b      	subs	r3, r3, r2
 8002fee:	009b      	lsls	r3, r3, #2
 8002ff0:	440b      	add	r3, r1
 8002ff2:	333c      	adds	r3, #60	@ 0x3c
 8002ff4:	781b      	ldrb	r3, [r3, #0]
 8002ff6:	2b00      	cmp	r3, #0
 8002ff8:	d10a      	bne.n	8003010 <HAL_HCD_HC_SubmitRequest+0x1dc>
          hhcd->hc[ch_num].data_pid = HC_PID_DATA0;
 8002ffa:	78fa      	ldrb	r2, [r7, #3]
 8002ffc:	6879      	ldr	r1, [r7, #4]
 8002ffe:	4613      	mov	r3, r2
 8003000:	011b      	lsls	r3, r3, #4
 8003002:	1a9b      	subs	r3, r3, r2
 8003004:	009b      	lsls	r3, r3, #2
 8003006:	440b      	add	r3, r1
 8003008:	332a      	adds	r3, #42	@ 0x2a
 800300a:	2200      	movs	r2, #0
 800300c:	701a      	strb	r2, [r3, #0]
      break;
 800300e:	e05d      	b.n	80030cc <HAL_HCD_HC_SubmitRequest+0x298>
          hhcd->hc[ch_num].data_pid = HC_PID_DATA1;
 8003010:	78fa      	ldrb	r2, [r7, #3]
 8003012:	6879      	ldr	r1, [r7, #4]
 8003014:	4613      	mov	r3, r2
 8003016:	011b      	lsls	r3, r3, #4
 8003018:	1a9b      	subs	r3, r3, r2
 800301a:	009b      	lsls	r3, r3, #2
 800301c:	440b      	add	r3, r1
 800301e:	332a      	adds	r3, #42	@ 0x2a
 8003020:	2202      	movs	r2, #2
 8003022:	701a      	strb	r2, [r3, #0]
      break;
 8003024:	e052      	b.n	80030cc <HAL_HCD_HC_SubmitRequest+0x298>
    case EP_TYPE_INTR:
      if (direction == 0U)
 8003026:	78bb      	ldrb	r3, [r7, #2]
 8003028:	2b00      	cmp	r3, #0
 800302a:	d120      	bne.n	800306e <HAL_HCD_HC_SubmitRequest+0x23a>
      {
        /* Set the Data Toggle bit as per the Flag */
        if (hhcd->hc[ch_num].toggle_out == 0U)
 800302c:	78fa      	ldrb	r2, [r7, #3]
 800302e:	6879      	ldr	r1, [r7, #4]
 8003030:	4613      	mov	r3, r2
 8003032:	011b      	lsls	r3, r3, #4
 8003034:	1a9b      	subs	r3, r3, r2
 8003036:	009b      	lsls	r3, r3, #2
 8003038:	440b      	add	r3, r1
 800303a:	333d      	adds	r3, #61	@ 0x3d
 800303c:	781b      	ldrb	r3, [r3, #0]
 800303e:	2b00      	cmp	r3, #0
 8003040:	d10a      	bne.n	8003058 <HAL_HCD_HC_SubmitRequest+0x224>
        {
          /* Put the PID 0 */
          hhcd->hc[ch_num].data_pid = HC_PID_DATA0;
 8003042:	78fa      	ldrb	r2, [r7, #3]
 8003044:	6879      	ldr	r1, [r7, #4]
 8003046:	4613      	mov	r3, r2
 8003048:	011b      	lsls	r3, r3, #4
 800304a:	1a9b      	subs	r3, r3, r2
 800304c:	009b      	lsls	r3, r3, #2
 800304e:	440b      	add	r3, r1
 8003050:	332a      	adds	r3, #42	@ 0x2a
 8003052:	2200      	movs	r2, #0
 8003054:	701a      	strb	r2, [r3, #0]
        else
        {
          hhcd->hc[ch_num].data_pid = HC_PID_DATA1;
        }
      }
      break;
 8003056:	e039      	b.n	80030cc <HAL_HCD_HC_SubmitRequest+0x298>
          hhcd->hc[ch_num].data_pid = HC_PID_DATA1;
 8003058:	78fa      	ldrb	r2, [r7, #3]
 800305a:	6879      	ldr	r1, [r7, #4]
 800305c:	4613      	mov	r3, r2
 800305e:	011b      	lsls	r3, r3, #4
 8003060:	1a9b      	subs	r3, r3, r2
 8003062:	009b      	lsls	r3, r3, #2
 8003064:	440b      	add	r3, r1
 8003066:	332a      	adds	r3, #42	@ 0x2a
 8003068:	2202      	movs	r2, #2
 800306a:	701a      	strb	r2, [r3, #0]
      break;
 800306c:	e02e      	b.n	80030cc <HAL_HCD_HC_SubmitRequest+0x298>
        if (hhcd->hc[ch_num].toggle_in == 0U)
 800306e:	78fa      	ldrb	r2, [r7, #3]
 8003070:	6879      	ldr	r1, [r7, #4]
 8003072:	4613      	mov	r3, r2
 8003074:	011b      	lsls	r3, r3, #4
 8003076:	1a9b      	subs	r3, r3, r2
 8003078:	009b      	lsls	r3, r3, #2
 800307a:	440b      	add	r3, r1
 800307c:	333c      	adds	r3, #60	@ 0x3c
 800307e:	781b      	ldrb	r3, [r3, #0]
 8003080:	2b00      	cmp	r3, #0
 8003082:	d10a      	bne.n	800309a <HAL_HCD_HC_SubmitRequest+0x266>
          hhcd->hc[ch_num].data_pid = HC_PID_DATA0;
 8003084:	78fa      	ldrb	r2, [r7, #3]
 8003086:	6879      	ldr	r1, [r7, #4]
 8003088:	4613      	mov	r3, r2
 800308a:	011b      	lsls	r3, r3, #4
 800308c:	1a9b      	subs	r3, r3, r2
 800308e:	009b      	lsls	r3, r3, #2
 8003090:	440b      	add	r3, r1
 8003092:	332a      	adds	r3, #42	@ 0x2a
 8003094:	2200      	movs	r2, #0
 8003096:	701a      	strb	r2, [r3, #0]
      break;
 8003098:	e018      	b.n	80030cc <HAL_HCD_HC_SubmitRequest+0x298>
          hhcd->hc[ch_num].data_pid = HC_PID_DATA1;
 800309a:	78fa      	ldrb	r2, [r7, #3]
 800309c:	6879      	ldr	r1, [r7, #4]
 800309e:	4613      	mov	r3, r2
 80030a0:	011b      	lsls	r3, r3, #4
 80030a2:	1a9b      	subs	r3, r3, r2
 80030a4:	009b      	lsls	r3, r3, #2
 80030a6:	440b      	add	r3, r1
 80030a8:	332a      	adds	r3, #42	@ 0x2a
 80030aa:	2202      	movs	r2, #2
 80030ac:	701a      	strb	r2, [r3, #0]
      break;
 80030ae:	e00d      	b.n	80030cc <HAL_HCD_HC_SubmitRequest+0x298>

    case EP_TYPE_ISOC:
      hhcd->hc[ch_num].data_pid = HC_PID_DATA0;
 80030b0:	78fa      	ldrb	r2, [r7, #3]
 80030b2:	6879      	ldr	r1, [r7, #4]
 80030b4:	4613      	mov	r3, r2
 80030b6:	011b      	lsls	r3, r3, #4
 80030b8:	1a9b      	subs	r3, r3, r2
 80030ba:	009b      	lsls	r3, r3, #2
 80030bc:	440b      	add	r3, r1
 80030be:	332a      	adds	r3, #42	@ 0x2a
 80030c0:	2200      	movs	r2, #0
 80030c2:	701a      	strb	r2, [r3, #0]
      break;
 80030c4:	e002      	b.n	80030cc <HAL_HCD_HC_SubmitRequest+0x298>

    default:
      break;
 80030c6:	bf00      	nop
 80030c8:	e000      	b.n	80030cc <HAL_HCD_HC_SubmitRequest+0x298>
      break;
 80030ca:	bf00      	nop
  }

  hhcd->hc[ch_num].xfer_buff = pbuff;
 80030cc:	78fa      	ldrb	r2, [r7, #3]
 80030ce:	6879      	ldr	r1, [r7, #4]
 80030d0:	4613      	mov	r3, r2
 80030d2:	011b      	lsls	r3, r3, #4
 80030d4:	1a9b      	subs	r3, r3, r2
 80030d6:	009b      	lsls	r3, r3, #2
 80030d8:	440b      	add	r3, r1
 80030da:	332c      	adds	r3, #44	@ 0x2c
 80030dc:	697a      	ldr	r2, [r7, #20]
 80030de:	601a      	str	r2, [r3, #0]
  hhcd->hc[ch_num].xfer_len  = length;
 80030e0:	78fa      	ldrb	r2, [r7, #3]
 80030e2:	8b39      	ldrh	r1, [r7, #24]
 80030e4:	6878      	ldr	r0, [r7, #4]
 80030e6:	4613      	mov	r3, r2
 80030e8:	011b      	lsls	r3, r3, #4
 80030ea:	1a9b      	subs	r3, r3, r2
 80030ec:	009b      	lsls	r3, r3, #2
 80030ee:	4403      	add	r3, r0
 80030f0:	3334      	adds	r3, #52	@ 0x34
 80030f2:	6019      	str	r1, [r3, #0]
  hhcd->hc[ch_num].urb_state = URB_IDLE;
 80030f4:	78fa      	ldrb	r2, [r7, #3]
 80030f6:	6879      	ldr	r1, [r7, #4]
 80030f8:	4613      	mov	r3, r2
 80030fa:	011b      	lsls	r3, r3, #4
 80030fc:	1a9b      	subs	r3, r3, r2
 80030fe:	009b      	lsls	r3, r3, #2
 8003100:	440b      	add	r3, r1
 8003102:	334c      	adds	r3, #76	@ 0x4c
 8003104:	2200      	movs	r2, #0
 8003106:	701a      	strb	r2, [r3, #0]
  hhcd->hc[ch_num].xfer_count = 0U;
 8003108:	78fa      	ldrb	r2, [r7, #3]
 800310a:	6879      	ldr	r1, [r7, #4]
 800310c:	4613      	mov	r3, r2
 800310e:	011b      	lsls	r3, r3, #4
 8003110:	1a9b      	subs	r3, r3, r2
 8003112:	009b      	lsls	r3, r3, #2
 8003114:	440b      	add	r3, r1
 8003116:	3338      	adds	r3, #56	@ 0x38
 8003118:	2200      	movs	r2, #0
 800311a:	601a      	str	r2, [r3, #0]
  hhcd->hc[ch_num].ch_num = ch_num;
 800311c:	78fa      	ldrb	r2, [r7, #3]
 800311e:	6879      	ldr	r1, [r7, #4]
 8003120:	4613      	mov	r3, r2
 8003122:	011b      	lsls	r3, r3, #4
 8003124:	1a9b      	subs	r3, r3, r2
 8003126:	009b      	lsls	r3, r3, #2
 8003128:	440b      	add	r3, r1
 800312a:	3315      	adds	r3, #21
 800312c:	78fa      	ldrb	r2, [r7, #3]
 800312e:	701a      	strb	r2, [r3, #0]
  hhcd->hc[ch_num].state = HC_IDLE;
 8003130:	78fa      	ldrb	r2, [r7, #3]
 8003132:	6879      	ldr	r1, [r7, #4]
 8003134:	4613      	mov	r3, r2
 8003136:	011b      	lsls	r3, r3, #4
 8003138:	1a9b      	subs	r3, r3, r2
 800313a:	009b      	lsls	r3, r3, #2
 800313c:	440b      	add	r3, r1
 800313e:	334d      	adds	r3, #77	@ 0x4d
 8003140:	2200      	movs	r2, #0
 8003142:	701a      	strb	r2, [r3, #0]

  return USB_HC_StartXfer(hhcd->Instance, &hhcd->hc[ch_num], (uint8_t)hhcd->Init.dma_enable);
 8003144:	687b      	ldr	r3, [r7, #4]
 8003146:	6818      	ldr	r0, [r3, #0]
 8003148:	78fa      	ldrb	r2, [r7, #3]
 800314a:	4613      	mov	r3, r2
 800314c:	011b      	lsls	r3, r3, #4
 800314e:	1a9b      	subs	r3, r3, r2
 8003150:	009b      	lsls	r3, r3, #2
 8003152:	3310      	adds	r3, #16
 8003154:	687a      	ldr	r2, [r7, #4]
 8003156:	4413      	add	r3, r2
 8003158:	1d19      	adds	r1, r3, #4
 800315a:	687b      	ldr	r3, [r7, #4]
 800315c:	799b      	ldrb	r3, [r3, #6]
 800315e:	461a      	mov	r2, r3
 8003160:	f004 fd8e 	bl	8007c80 <USB_HC_StartXfer>
 8003164:	4603      	mov	r3, r0
}
 8003166:	4618      	mov	r0, r3
 8003168:	3708      	adds	r7, #8
 800316a:	46bd      	mov	sp, r7
 800316c:	bd80      	pop	{r7, pc}
 800316e:	bf00      	nop

08003170 <HAL_HCD_IRQHandler>:
  * @brief  Handle HCD interrupt request.
  * @param  hhcd HCD handle
  * @retval None
  */
void HAL_HCD_IRQHandler(HCD_HandleTypeDef *hhcd)
{
 8003170:	b580      	push	{r7, lr}
 8003172:	b086      	sub	sp, #24
 8003174:	af00      	add	r7, sp, #0
 8003176:	6078      	str	r0, [r7, #4]
  USB_OTG_GlobalTypeDef *USBx = hhcd->Instance;
 8003178:	687b      	ldr	r3, [r7, #4]
 800317a:	681b      	ldr	r3, [r3, #0]
 800317c:	613b      	str	r3, [r7, #16]
  uint32_t USBx_BASE = (uint32_t)USBx;
 800317e:	693b      	ldr	r3, [r7, #16]
 8003180:	60fb      	str	r3, [r7, #12]
  uint32_t i;
  uint32_t interrupt;

  /* Ensure that we are in device mode */
  if (USB_GetMode(hhcd->Instance) == USB_OTG_MODE_HOST)
 8003182:	687b      	ldr	r3, [r7, #4]
 8003184:	681b      	ldr	r3, [r3, #0]
 8003186:	4618      	mov	r0, r3
 8003188:	f004 faa8 	bl	80076dc <USB_GetMode>
 800318c:	4603      	mov	r3, r0
 800318e:	2b01      	cmp	r3, #1
 8003190:	f040 80fb 	bne.w	800338a <HAL_HCD_IRQHandler+0x21a>
  {
    /* Avoid spurious interrupt */
    if (__HAL_HCD_IS_INVALID_INTERRUPT(hhcd))
 8003194:	687b      	ldr	r3, [r7, #4]
 8003196:	681b      	ldr	r3, [r3, #0]
 8003198:	4618      	mov	r0, r3
 800319a:	f004 fa6b 	bl	8007674 <USB_ReadInterrupts>
 800319e:	4603      	mov	r3, r0
 80031a0:	2b00      	cmp	r3, #0
 80031a2:	f000 80f1 	beq.w	8003388 <HAL_HCD_IRQHandler+0x218>
    {
      return;
    }

    if (__HAL_HCD_GET_FLAG(hhcd, USB_OTG_GINTSTS_PXFR_INCOMPISOOUT))
 80031a6:	687b      	ldr	r3, [r7, #4]
 80031a8:	681b      	ldr	r3, [r3, #0]
 80031aa:	4618      	mov	r0, r3
 80031ac:	f004 fa62 	bl	8007674 <USB_ReadInterrupts>
 80031b0:	4603      	mov	r3, r0
 80031b2:	f403 1300 	and.w	r3, r3, #2097152	@ 0x200000
 80031b6:	f5b3 1f00 	cmp.w	r3, #2097152	@ 0x200000
 80031ba:	d104      	bne.n	80031c6 <HAL_HCD_IRQHandler+0x56>
    {
      /* Incorrect mode, acknowledge the interrupt */
      __HAL_HCD_CLEAR_FLAG(hhcd, USB_OTG_GINTSTS_PXFR_INCOMPISOOUT);
 80031bc:	687b      	ldr	r3, [r7, #4]
 80031be:	681b      	ldr	r3, [r3, #0]
 80031c0:	f44f 1200 	mov.w	r2, #2097152	@ 0x200000
 80031c4:	615a      	str	r2, [r3, #20]
    }

    if (__HAL_HCD_GET_FLAG(hhcd, USB_OTG_GINTSTS_IISOIXFR))
 80031c6:	687b      	ldr	r3, [r7, #4]
 80031c8:	681b      	ldr	r3, [r3, #0]
 80031ca:	4618      	mov	r0, r3
 80031cc:	f004 fa52 	bl	8007674 <USB_ReadInterrupts>
 80031d0:	4603      	mov	r3, r0
 80031d2:	f403 1380 	and.w	r3, r3, #1048576	@ 0x100000
 80031d6:	f5b3 1f80 	cmp.w	r3, #1048576	@ 0x100000
 80031da:	d104      	bne.n	80031e6 <HAL_HCD_IRQHandler+0x76>
    {
      /* Incorrect mode, acknowledge the interrupt */
      __HAL_HCD_CLEAR_FLAG(hhcd, USB_OTG_GINTSTS_IISOIXFR);
 80031dc:	687b      	ldr	r3, [r7, #4]
 80031de:	681b      	ldr	r3, [r3, #0]
 80031e0:	f44f 1280 	mov.w	r2, #1048576	@ 0x100000
 80031e4:	615a      	str	r2, [r3, #20]
    }

    if (__HAL_HCD_GET_FLAG(hhcd, USB_OTG_GINTSTS_PTXFE))
 80031e6:	687b      	ldr	r3, [r7, #4]
 80031e8:	681b      	ldr	r3, [r3, #0]
 80031ea:	4618      	mov	r0, r3
 80031ec:	f004 fa42 	bl	8007674 <USB_ReadInterrupts>
 80031f0:	4603      	mov	r3, r0
 80031f2:	f003 6380 	and.w	r3, r3, #67108864	@ 0x4000000
 80031f6:	f1b3 6f80 	cmp.w	r3, #67108864	@ 0x4000000
 80031fa:	d104      	bne.n	8003206 <HAL_HCD_IRQHandler+0x96>
    {
      /* Incorrect mode, acknowledge the interrupt */
      __HAL_HCD_CLEAR_FLAG(hhcd, USB_OTG_GINTSTS_PTXFE);
 80031fc:	687b      	ldr	r3, [r7, #4]
 80031fe:	681b      	ldr	r3, [r3, #0]
 8003200:	f04f 6280 	mov.w	r2, #67108864	@ 0x4000000
 8003204:	615a      	str	r2, [r3, #20]
    }

    if (__HAL_HCD_GET_FLAG(hhcd, USB_OTG_GINTSTS_MMIS))
 8003206:	687b      	ldr	r3, [r7, #4]
 8003208:	681b      	ldr	r3, [r3, #0]
 800320a:	4618      	mov	r0, r3
 800320c:	f004 fa32 	bl	8007674 <USB_ReadInterrupts>
 8003210:	4603      	mov	r3, r0
 8003212:	f003 0302 	and.w	r3, r3, #2
 8003216:	2b02      	cmp	r3, #2
 8003218:	d103      	bne.n	8003222 <HAL_HCD_IRQHandler+0xb2>
    {
      /* Incorrect mode, acknowledge the interrupt */
      __HAL_HCD_CLEAR_FLAG(hhcd, USB_OTG_GINTSTS_MMIS);
 800321a:	687b      	ldr	r3, [r7, #4]
 800321c:	681b      	ldr	r3, [r3, #0]
 800321e:	2202      	movs	r2, #2
 8003220:	615a      	str	r2, [r3, #20]
    }

    /* Handle Host Disconnect Interrupts */
    if (__HAL_HCD_GET_FLAG(hhcd, USB_OTG_GINTSTS_DISCINT))
 8003222:	687b      	ldr	r3, [r7, #4]
 8003224:	681b      	ldr	r3, [r3, #0]
 8003226:	4618      	mov	r0, r3
 8003228:	f004 fa24 	bl	8007674 <USB_ReadInterrupts>
 800322c:	4603      	mov	r3, r0
 800322e:	f003 5300 	and.w	r3, r3, #536870912	@ 0x20000000
 8003232:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
 8003236:	d120      	bne.n	800327a <HAL_HCD_IRQHandler+0x10a>
    {
      __HAL_HCD_CLEAR_FLAG(hhcd, USB_OTG_GINTSTS_DISCINT);
 8003238:	687b      	ldr	r3, [r7, #4]
 800323a:	681b      	ldr	r3, [r3, #0]
 800323c:	f04f 5200 	mov.w	r2, #536870912	@ 0x20000000
 8003240:	615a      	str	r2, [r3, #20]

      if ((USBx_HPRT0 & USB_OTG_HPRT_PCSTS) == 0U)
 8003242:	68fb      	ldr	r3, [r7, #12]
 8003244:	f503 6388 	add.w	r3, r3, #1088	@ 0x440
 8003248:	681b      	ldr	r3, [r3, #0]
 800324a:	f003 0301 	and.w	r3, r3, #1
 800324e:	2b00      	cmp	r3, #0
 8003250:	d113      	bne.n	800327a <HAL_HCD_IRQHandler+0x10a>
      {
        /* Flush USB Fifo */
        (void)USB_FlushTxFifo(USBx, 0x10U);
 8003252:	2110      	movs	r1, #16
 8003254:	6938      	ldr	r0, [r7, #16]
 8003256:	f004 f917 	bl	8007488 <USB_FlushTxFifo>
        (void)USB_FlushRxFifo(USBx);
 800325a:	6938      	ldr	r0, [r7, #16]
 800325c:	f004 f946 	bl	80074ec <USB_FlushRxFifo>

        if (hhcd->Init.phy_itface == USB_OTG_EMBEDDED_PHY)
 8003260:	687b      	ldr	r3, [r7, #4]
 8003262:	7a5b      	ldrb	r3, [r3, #9]
 8003264:	2b02      	cmp	r3, #2
 8003266:	d105      	bne.n	8003274 <HAL_HCD_IRQHandler+0x104>
        {
          /* Restore FS Clock */
          (void)USB_InitFSLSPClkSel(hhcd->Instance, HCFG_48_MHZ);
 8003268:	687b      	ldr	r3, [r7, #4]
 800326a:	681b      	ldr	r3, [r3, #0]
 800326c:	2101      	movs	r1, #1
 800326e:	4618      	mov	r0, r3
 8003270:	f004 fb28 	bl	80078c4 <USB_InitFSLSPClkSel>

        /* Handle Host Port Disconnect Interrupt */
#if (USE_HAL_HCD_REGISTER_CALLBACKS == 1U)
        hhcd->DisconnectCallback(hhcd);
#else
        HAL_HCD_Disconnect_Callback(hhcd);
 8003274:	6878      	ldr	r0, [r7, #4]
 8003276:	f007 fa6d 	bl	800a754 <HAL_HCD_Disconnect_Callback>
#endif /* USE_HAL_HCD_REGISTER_CALLBACKS */
      }
    }

    /* Handle Host Port Interrupts */
    if (__HAL_HCD_GET_FLAG(hhcd, USB_OTG_GINTSTS_HPRTINT))
 800327a:	687b      	ldr	r3, [r7, #4]
 800327c:	681b      	ldr	r3, [r3, #0]
 800327e:	4618      	mov	r0, r3
 8003280:	f004 f9f8 	bl	8007674 <USB_ReadInterrupts>
 8003284:	4603      	mov	r3, r0
 8003286:	f003 7380 	and.w	r3, r3, #16777216	@ 0x1000000
 800328a:	f1b3 7f80 	cmp.w	r3, #16777216	@ 0x1000000
 800328e:	d102      	bne.n	8003296 <HAL_HCD_IRQHandler+0x126>
    {
      HCD_Port_IRQHandler(hhcd);
 8003290:	6878      	ldr	r0, [r7, #4]
 8003292:	f001 fd4d 	bl	8004d30 <HCD_Port_IRQHandler>
    }

    /* Handle Host SOF Interrupt */
    if (__HAL_HCD_GET_FLAG(hhcd, USB_OTG_GINTSTS_SOF))
 8003296:	687b      	ldr	r3, [r7, #4]
 8003298:	681b      	ldr	r3, [r3, #0]
 800329a:	4618      	mov	r0, r3
 800329c:	f004 f9ea 	bl	8007674 <USB_ReadInterrupts>
 80032a0:	4603      	mov	r3, r0
 80032a2:	f003 0308 	and.w	r3, r3, #8
 80032a6:	2b08      	cmp	r3, #8
 80032a8:	d106      	bne.n	80032b8 <HAL_HCD_IRQHandler+0x148>
    {
#if (USE_HAL_HCD_REGISTER_CALLBACKS == 1U)
      hhcd->SOFCallback(hhcd);
#else
      HAL_HCD_SOF_Callback(hhcd);
 80032aa:	6878      	ldr	r0, [r7, #4]
 80032ac:	f007 fa36 	bl	800a71c <HAL_HCD_SOF_Callback>
#endif /* USE_HAL_HCD_REGISTER_CALLBACKS */

      __HAL_HCD_CLEAR_FLAG(hhcd, USB_OTG_GINTSTS_SOF);
 80032b0:	687b      	ldr	r3, [r7, #4]
 80032b2:	681b      	ldr	r3, [r3, #0]
 80032b4:	2208      	movs	r2, #8
 80032b6:	615a      	str	r2, [r3, #20]
    }

    /* Handle Host channel Interrupt */
    if (__HAL_HCD_GET_FLAG(hhcd, USB_OTG_GINTSTS_HCINT))
 80032b8:	687b      	ldr	r3, [r7, #4]
 80032ba:	681b      	ldr	r3, [r3, #0]
 80032bc:	4618      	mov	r0, r3
 80032be:	f004 f9d9 	bl	8007674 <USB_ReadInterrupts>
 80032c2:	4603      	mov	r3, r0
 80032c4:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 80032c8:	f1b3 7f00 	cmp.w	r3, #33554432	@ 0x2000000
 80032cc:	d139      	bne.n	8003342 <HAL_HCD_IRQHandler+0x1d2>
    {
      interrupt = USB_HC_ReadInterrupt(hhcd->Instance);
 80032ce:	687b      	ldr	r3, [r7, #4]
 80032d0:	681b      	ldr	r3, [r3, #0]
 80032d2:	4618      	mov	r0, r3
 80032d4:	f004 ff18 	bl	8008108 <USB_HC_ReadInterrupt>
 80032d8:	60b8      	str	r0, [r7, #8]
      for (i = 0U; i < hhcd->Init.Host_channels; i++)
 80032da:	2300      	movs	r3, #0
 80032dc:	617b      	str	r3, [r7, #20]
 80032de:	e025      	b.n	800332c <HAL_HCD_IRQHandler+0x1bc>
      {
        if ((interrupt & (1UL << (i & 0xFU))) != 0U)
 80032e0:	697b      	ldr	r3, [r7, #20]
 80032e2:	f003 030f 	and.w	r3, r3, #15
 80032e6:	68ba      	ldr	r2, [r7, #8]
 80032e8:	fa22 f303 	lsr.w	r3, r2, r3
 80032ec:	f003 0301 	and.w	r3, r3, #1
 80032f0:	2b00      	cmp	r3, #0
 80032f2:	d018      	beq.n	8003326 <HAL_HCD_IRQHandler+0x1b6>
        {
          if ((USBx_HC(i)->HCCHAR & USB_OTG_HCCHAR_EPDIR) == USB_OTG_HCCHAR_EPDIR)
 80032f4:	697b      	ldr	r3, [r7, #20]
 80032f6:	015a      	lsls	r2, r3, #5
 80032f8:	68fb      	ldr	r3, [r7, #12]
 80032fa:	4413      	add	r3, r2
 80032fc:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 8003300:	681b      	ldr	r3, [r3, #0]
 8003302:	f403 4300 	and.w	r3, r3, #32768	@ 0x8000
 8003306:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 800330a:	d106      	bne.n	800331a <HAL_HCD_IRQHandler+0x1aa>
          {
            HCD_HC_IN_IRQHandler(hhcd, (uint8_t)i);
 800330c:	697b      	ldr	r3, [r7, #20]
 800330e:	b2db      	uxtb	r3, r3
 8003310:	4619      	mov	r1, r3
 8003312:	6878      	ldr	r0, [r7, #4]
 8003314:	f000 f905 	bl	8003522 <HCD_HC_IN_IRQHandler>
 8003318:	e005      	b.n	8003326 <HAL_HCD_IRQHandler+0x1b6>
          }
          else
          {
            HCD_HC_OUT_IRQHandler(hhcd, (uint8_t)i);
 800331a:	697b      	ldr	r3, [r7, #20]
 800331c:	b2db      	uxtb	r3, r3
 800331e:	4619      	mov	r1, r3
 8003320:	6878      	ldr	r0, [r7, #4]
 8003322:	f000 ff67 	bl	80041f4 <HCD_HC_OUT_IRQHandler>
      for (i = 0U; i < hhcd->Init.Host_channels; i++)
 8003326:	697b      	ldr	r3, [r7, #20]
 8003328:	3301      	adds	r3, #1
 800332a:	617b      	str	r3, [r7, #20]
 800332c:	687b      	ldr	r3, [r7, #4]
 800332e:	795b      	ldrb	r3, [r3, #5]
 8003330:	461a      	mov	r2, r3
 8003332:	697b      	ldr	r3, [r7, #20]
 8003334:	4293      	cmp	r3, r2
 8003336:	d3d3      	bcc.n	80032e0 <HAL_HCD_IRQHandler+0x170>
          }
        }
      }
      __HAL_HCD_CLEAR_FLAG(hhcd, USB_OTG_GINTSTS_HCINT);
 8003338:	687b      	ldr	r3, [r7, #4]
 800333a:	681b      	ldr	r3, [r3, #0]
 800333c:	f04f 7200 	mov.w	r2, #33554432	@ 0x2000000
 8003340:	615a      	str	r2, [r3, #20]
    }

    /* Handle Rx Queue Level Interrupts */
    if ((__HAL_HCD_GET_FLAG(hhcd, USB_OTG_GINTSTS_RXFLVL)) != 0U)
 8003342:	687b      	ldr	r3, [r7, #4]
 8003344:	681b      	ldr	r3, [r3, #0]
 8003346:	4618      	mov	r0, r3
 8003348:	f004 f994 	bl	8007674 <USB_ReadInterrupts>
 800334c:	4603      	mov	r3, r0
 800334e:	f003 0310 	and.w	r3, r3, #16
 8003352:	2b10      	cmp	r3, #16
 8003354:	d101      	bne.n	800335a <HAL_HCD_IRQHandler+0x1ea>
 8003356:	2301      	movs	r3, #1
 8003358:	e000      	b.n	800335c <HAL_HCD_IRQHandler+0x1ec>
 800335a:	2300      	movs	r3, #0
 800335c:	2b00      	cmp	r3, #0
 800335e:	d014      	beq.n	800338a <HAL_HCD_IRQHandler+0x21a>
    {
      USB_MASK_INTERRUPT(hhcd->Instance, USB_OTG_GINTSTS_RXFLVL);
 8003360:	687b      	ldr	r3, [r7, #4]
 8003362:	681b      	ldr	r3, [r3, #0]
 8003364:	699a      	ldr	r2, [r3, #24]
 8003366:	687b      	ldr	r3, [r7, #4]
 8003368:	681b      	ldr	r3, [r3, #0]
 800336a:	f022 0210 	bic.w	r2, r2, #16
 800336e:	619a      	str	r2, [r3, #24]

      HCD_RXQLVL_IRQHandler(hhcd);
 8003370:	6878      	ldr	r0, [r7, #4]
 8003372:	f001 fbfe 	bl	8004b72 <HCD_RXQLVL_IRQHandler>

      USB_UNMASK_INTERRUPT(hhcd->Instance, USB_OTG_GINTSTS_RXFLVL);
 8003376:	687b      	ldr	r3, [r7, #4]
 8003378:	681b      	ldr	r3, [r3, #0]
 800337a:	699a      	ldr	r2, [r3, #24]
 800337c:	687b      	ldr	r3, [r7, #4]
 800337e:	681b      	ldr	r3, [r3, #0]
 8003380:	f042 0210 	orr.w	r2, r2, #16
 8003384:	619a      	str	r2, [r3, #24]
 8003386:	e000      	b.n	800338a <HAL_HCD_IRQHandler+0x21a>
      return;
 8003388:	bf00      	nop
    }
  }
}
 800338a:	3718      	adds	r7, #24
 800338c:	46bd      	mov	sp, r7
 800338e:	bd80      	pop	{r7, pc}

08003390 <HAL_HCD_Start>:
  * @brief  Start the host driver.
  * @param  hhcd HCD handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_HCD_Start(HCD_HandleTypeDef *hhcd)
{
 8003390:	b580      	push	{r7, lr}
 8003392:	b082      	sub	sp, #8
 8003394:	af00      	add	r7, sp, #0
 8003396:	6078      	str	r0, [r7, #4]
  __HAL_LOCK(hhcd);
 8003398:	687b      	ldr	r3, [r7, #4]
 800339a:	f893 33d4 	ldrb.w	r3, [r3, #980]	@ 0x3d4
 800339e:	2b01      	cmp	r3, #1
 80033a0:	d101      	bne.n	80033a6 <HAL_HCD_Start+0x16>
 80033a2:	2302      	movs	r3, #2
 80033a4:	e013      	b.n	80033ce <HAL_HCD_Start+0x3e>
 80033a6:	687b      	ldr	r3, [r7, #4]
 80033a8:	2201      	movs	r2, #1
 80033aa:	f883 23d4 	strb.w	r2, [r3, #980]	@ 0x3d4
  /* Enable port power */
  (void)USB_DriveVbus(hhcd->Instance, 1U);
 80033ae:	687b      	ldr	r3, [r7, #4]
 80033b0:	681b      	ldr	r3, [r3, #0]
 80033b2:	2101      	movs	r1, #1
 80033b4:	4618      	mov	r0, r3
 80033b6:	f004 faec 	bl	8007992 <USB_DriveVbus>

  /* Enable global interrupt */
  __HAL_HCD_ENABLE(hhcd);
 80033ba:	687b      	ldr	r3, [r7, #4]
 80033bc:	681b      	ldr	r3, [r3, #0]
 80033be:	4618      	mov	r0, r3
 80033c0:	f003 fff4 	bl	80073ac <USB_EnableGlobalInt>
  __HAL_UNLOCK(hhcd);
 80033c4:	687b      	ldr	r3, [r7, #4]
 80033c6:	2200      	movs	r2, #0
 80033c8:	f883 23d4 	strb.w	r2, [r3, #980]	@ 0x3d4

  return HAL_OK;
 80033cc:	2300      	movs	r3, #0
}
 80033ce:	4618      	mov	r0, r3
 80033d0:	3708      	adds	r7, #8
 80033d2:	46bd      	mov	sp, r7
 80033d4:	bd80      	pop	{r7, pc}

080033d6 <HAL_HCD_Stop>:
  * @param  hhcd HCD handle
  * @retval HAL status
  */

HAL_StatusTypeDef HAL_HCD_Stop(HCD_HandleTypeDef *hhcd)
{
 80033d6:	b580      	push	{r7, lr}
 80033d8:	b082      	sub	sp, #8
 80033da:	af00      	add	r7, sp, #0
 80033dc:	6078      	str	r0, [r7, #4]
  __HAL_LOCK(hhcd);
 80033de:	687b      	ldr	r3, [r7, #4]
 80033e0:	f893 33d4 	ldrb.w	r3, [r3, #980]	@ 0x3d4
 80033e4:	2b01      	cmp	r3, #1
 80033e6:	d101      	bne.n	80033ec <HAL_HCD_Stop+0x16>
 80033e8:	2302      	movs	r3, #2
 80033ea:	e00d      	b.n	8003408 <HAL_HCD_Stop+0x32>
 80033ec:	687b      	ldr	r3, [r7, #4]
 80033ee:	2201      	movs	r2, #1
 80033f0:	f883 23d4 	strb.w	r2, [r3, #980]	@ 0x3d4
  (void)USB_StopHost(hhcd->Instance);
 80033f4:	687b      	ldr	r3, [r7, #4]
 80033f6:	681b      	ldr	r3, [r3, #0]
 80033f8:	4618      	mov	r0, r3
 80033fa:	f004 ffb6 	bl	800836a <USB_StopHost>
  __HAL_UNLOCK(hhcd);
 80033fe:	687b      	ldr	r3, [r7, #4]
 8003400:	2200      	movs	r2, #0
 8003402:	f883 23d4 	strb.w	r2, [r3, #980]	@ 0x3d4

  return HAL_OK;
 8003406:	2300      	movs	r3, #0
}
 8003408:	4618      	mov	r0, r3
 800340a:	3708      	adds	r7, #8
 800340c:	46bd      	mov	sp, r7
 800340e:	bd80      	pop	{r7, pc}

08003410 <HAL_HCD_ResetPort>:
  * @brief  Reset the host port.
  * @param  hhcd HCD handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_HCD_ResetPort(HCD_HandleTypeDef *hhcd)
{
 8003410:	b580      	push	{r7, lr}
 8003412:	b082      	sub	sp, #8
 8003414:	af00      	add	r7, sp, #0
 8003416:	6078      	str	r0, [r7, #4]
  return (USB_ResetPort(hhcd->Instance));
 8003418:	687b      	ldr	r3, [r7, #4]
 800341a:	681b      	ldr	r3, [r3, #0]
 800341c:	4618      	mov	r0, r3
 800341e:	f004 fa8e 	bl	800793e <USB_ResetPort>
 8003422:	4603      	mov	r3, r0
}
 8003424:	4618      	mov	r0, r3
 8003426:	3708      	adds	r7, #8
 8003428:	46bd      	mov	sp, r7
 800342a:	bd80      	pop	{r7, pc}

0800342c <HAL_HCD_HC_GetURBState>:
  *            URB_NYET/
  *            URB_ERROR/
  *            URB_STALL
  */
HCD_URBStateTypeDef HAL_HCD_HC_GetURBState(HCD_HandleTypeDef const *hhcd, uint8_t chnum)
{
 800342c:	b480      	push	{r7}
 800342e:	b083      	sub	sp, #12
 8003430:	af00      	add	r7, sp, #0
 8003432:	6078      	str	r0, [r7, #4]
 8003434:	460b      	mov	r3, r1
 8003436:	70fb      	strb	r3, [r7, #3]
  return hhcd->hc[chnum].urb_state;
 8003438:	78fa      	ldrb	r2, [r7, #3]
 800343a:	6879      	ldr	r1, [r7, #4]
 800343c:	4613      	mov	r3, r2
 800343e:	011b      	lsls	r3, r3, #4
 8003440:	1a9b      	subs	r3, r3, r2
 8003442:	009b      	lsls	r3, r3, #2
 8003444:	440b      	add	r3, r1
 8003446:	334c      	adds	r3, #76	@ 0x4c
 8003448:	781b      	ldrb	r3, [r3, #0]
}
 800344a:	4618      	mov	r0, r3
 800344c:	370c      	adds	r7, #12
 800344e:	46bd      	mov	sp, r7
 8003450:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003454:	4770      	bx	lr

08003456 <HAL_HCD_HC_GetXferCount>:
  * @param  chnum Channel number.
  *         This parameter can be a value from 1 to 15
  * @retval last transfer size in byte
  */
uint32_t HAL_HCD_HC_GetXferCount(HCD_HandleTypeDef const *hhcd, uint8_t chnum)
{
 8003456:	b480      	push	{r7}
 8003458:	b083      	sub	sp, #12
 800345a:	af00      	add	r7, sp, #0
 800345c:	6078      	str	r0, [r7, #4]
 800345e:	460b      	mov	r3, r1
 8003460:	70fb      	strb	r3, [r7, #3]
  return hhcd->hc[chnum].xfer_count;
 8003462:	78fa      	ldrb	r2, [r7, #3]
 8003464:	6879      	ldr	r1, [r7, #4]
 8003466:	4613      	mov	r3, r2
 8003468:	011b      	lsls	r3, r3, #4
 800346a:	1a9b      	subs	r3, r3, r2
 800346c:	009b      	lsls	r3, r3, #2
 800346e:	440b      	add	r3, r1
 8003470:	3338      	adds	r3, #56	@ 0x38
 8003472:	681b      	ldr	r3, [r3, #0]
}
 8003474:	4618      	mov	r0, r3
 8003476:	370c      	adds	r7, #12
 8003478:	46bd      	mov	sp, r7
 800347a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800347e:	4770      	bx	lr

08003480 <HAL_HCD_GetCurrentFrame>:
  * @brief  Return the current Host frame number.
  * @param  hhcd HCD handle
  * @retval Current Host frame number
  */
uint32_t HAL_HCD_GetCurrentFrame(HCD_HandleTypeDef *hhcd)
{
 8003480:	b580      	push	{r7, lr}
 8003482:	b082      	sub	sp, #8
 8003484:	af00      	add	r7, sp, #0
 8003486:	6078      	str	r0, [r7, #4]
  return (USB_GetCurrentFrame(hhcd->Instance));
 8003488:	687b      	ldr	r3, [r7, #4]
 800348a:	681b      	ldr	r3, [r3, #0]
 800348c:	4618      	mov	r0, r3
 800348e:	f004 fad0 	bl	8007a32 <USB_GetCurrentFrame>
 8003492:	4603      	mov	r3, r0
}
 8003494:	4618      	mov	r0, r3
 8003496:	3708      	adds	r7, #8
 8003498:	46bd      	mov	sp, r7
 800349a:	bd80      	pop	{r7, pc}

0800349c <HAL_HCD_GetCurrentSpeed>:
  * @brief  Return the Host enumeration speed.
  * @param  hhcd HCD handle
  * @retval Enumeration speed
  */
uint32_t HAL_HCD_GetCurrentSpeed(HCD_HandleTypeDef *hhcd)
{
 800349c:	b580      	push	{r7, lr}
 800349e:	b082      	sub	sp, #8
 80034a0:	af00      	add	r7, sp, #0
 80034a2:	6078      	str	r0, [r7, #4]
  return (USB_GetHostSpeed(hhcd->Instance));
 80034a4:	687b      	ldr	r3, [r7, #4]
 80034a6:	681b      	ldr	r3, [r3, #0]
 80034a8:	4618      	mov	r0, r3
 80034aa:	f004 faab 	bl	8007a04 <USB_GetHostSpeed>
 80034ae:	4603      	mov	r3, r0
}
 80034b0:	4618      	mov	r0, r3
 80034b2:	3708      	adds	r7, #8
 80034b4:	46bd      	mov	sp, r7
 80034b6:	bd80      	pop	{r7, pc}

080034b8 <HAL_HCD_HC_ClearHubInfo>:
  * @param  ch_num Channel number.
  *         This parameter can be a value from 1 to 15
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_HCD_HC_ClearHubInfo(HCD_HandleTypeDef *hhcd, uint8_t ch_num)
{
 80034b8:	b480      	push	{r7}
 80034ba:	b083      	sub	sp, #12
 80034bc:	af00      	add	r7, sp, #0
 80034be:	6078      	str	r0, [r7, #4]
 80034c0:	460b      	mov	r3, r1
 80034c2:	70fb      	strb	r3, [r7, #3]
  hhcd->hc[ch_num].do_ssplit = 0U;
 80034c4:	78fa      	ldrb	r2, [r7, #3]
 80034c6:	6879      	ldr	r1, [r7, #4]
 80034c8:	4613      	mov	r3, r2
 80034ca:	011b      	lsls	r3, r3, #4
 80034cc:	1a9b      	subs	r3, r3, r2
 80034ce:	009b      	lsls	r3, r3, #2
 80034d0:	440b      	add	r3, r1
 80034d2:	331a      	adds	r3, #26
 80034d4:	2200      	movs	r2, #0
 80034d6:	701a      	strb	r2, [r3, #0]
  hhcd->hc[ch_num].do_csplit = 0U;
 80034d8:	78fa      	ldrb	r2, [r7, #3]
 80034da:	6879      	ldr	r1, [r7, #4]
 80034dc:	4613      	mov	r3, r2
 80034de:	011b      	lsls	r3, r3, #4
 80034e0:	1a9b      	subs	r3, r3, r2
 80034e2:	009b      	lsls	r3, r3, #2
 80034e4:	440b      	add	r3, r1
 80034e6:	331b      	adds	r3, #27
 80034e8:	2200      	movs	r2, #0
 80034ea:	701a      	strb	r2, [r3, #0]
  hhcd->hc[ch_num].hub_addr = 0U;
 80034ec:	78fa      	ldrb	r2, [r7, #3]
 80034ee:	6879      	ldr	r1, [r7, #4]
 80034f0:	4613      	mov	r3, r2
 80034f2:	011b      	lsls	r3, r3, #4
 80034f4:	1a9b      	subs	r3, r3, r2
 80034f6:	009b      	lsls	r3, r3, #2
 80034f8:	440b      	add	r3, r1
 80034fa:	3325      	adds	r3, #37	@ 0x25
 80034fc:	2200      	movs	r2, #0
 80034fe:	701a      	strb	r2, [r3, #0]
  hhcd->hc[ch_num].hub_port_nbr = 0U;
 8003500:	78fa      	ldrb	r2, [r7, #3]
 8003502:	6879      	ldr	r1, [r7, #4]
 8003504:	4613      	mov	r3, r2
 8003506:	011b      	lsls	r3, r3, #4
 8003508:	1a9b      	subs	r3, r3, r2
 800350a:	009b      	lsls	r3, r3, #2
 800350c:	440b      	add	r3, r1
 800350e:	3324      	adds	r3, #36	@ 0x24
 8003510:	2200      	movs	r2, #0
 8003512:	701a      	strb	r2, [r3, #0]

  return HAL_OK;
 8003514:	2300      	movs	r3, #0
}
 8003516:	4618      	mov	r0, r3
 8003518:	370c      	adds	r7, #12
 800351a:	46bd      	mov	sp, r7
 800351c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003520:	4770      	bx	lr

08003522 <HCD_HC_IN_IRQHandler>:
  * @param  chnum Channel number.
  *         This parameter can be a value from 1 to 15
  * @retval none
  */
static void HCD_HC_IN_IRQHandler(HCD_HandleTypeDef *hhcd, uint8_t chnum)
{
 8003522:	b580      	push	{r7, lr}
 8003524:	b086      	sub	sp, #24
 8003526:	af00      	add	r7, sp, #0
 8003528:	6078      	str	r0, [r7, #4]
 800352a:	460b      	mov	r3, r1
 800352c:	70fb      	strb	r3, [r7, #3]
  const USB_OTG_GlobalTypeDef *USBx = hhcd->Instance;
 800352e:	687b      	ldr	r3, [r7, #4]
 8003530:	681b      	ldr	r3, [r3, #0]
 8003532:	617b      	str	r3, [r7, #20]
  uint32_t USBx_BASE = (uint32_t)USBx;
 8003534:	697b      	ldr	r3, [r7, #20]
 8003536:	613b      	str	r3, [r7, #16]
  uint32_t tmpreg;

  if (__HAL_HCD_GET_CH_FLAG(hhcd, chnum, USB_OTG_HCINT_AHBERR))
 8003538:	687b      	ldr	r3, [r7, #4]
 800353a:	681b      	ldr	r3, [r3, #0]
 800353c:	78fa      	ldrb	r2, [r7, #3]
 800353e:	4611      	mov	r1, r2
 8003540:	4618      	mov	r0, r3
 8003542:	f004 f8aa 	bl	800769a <USB_ReadChInterrupts>
 8003546:	4603      	mov	r3, r0
 8003548:	f003 0304 	and.w	r3, r3, #4
 800354c:	2b04      	cmp	r3, #4
 800354e:	d11a      	bne.n	8003586 <HCD_HC_IN_IRQHandler+0x64>
  {
    __HAL_HCD_CLEAR_HC_INT(chnum, USB_OTG_HCINT_AHBERR);
 8003550:	78fb      	ldrb	r3, [r7, #3]
 8003552:	015a      	lsls	r2, r3, #5
 8003554:	693b      	ldr	r3, [r7, #16]
 8003556:	4413      	add	r3, r2
 8003558:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 800355c:	461a      	mov	r2, r3
 800355e:	2304      	movs	r3, #4
 8003560:	6093      	str	r3, [r2, #8]
    hhcd->hc[chnum].state = HC_XACTERR;
 8003562:	78fa      	ldrb	r2, [r7, #3]
 8003564:	6879      	ldr	r1, [r7, #4]
 8003566:	4613      	mov	r3, r2
 8003568:	011b      	lsls	r3, r3, #4
 800356a:	1a9b      	subs	r3, r3, r2
 800356c:	009b      	lsls	r3, r3, #2
 800356e:	440b      	add	r3, r1
 8003570:	334d      	adds	r3, #77	@ 0x4d
 8003572:	2207      	movs	r2, #7
 8003574:	701a      	strb	r2, [r3, #0]
    (void)USB_HC_Halt(hhcd->Instance, chnum);
 8003576:	687b      	ldr	r3, [r7, #4]
 8003578:	681b      	ldr	r3, [r3, #0]
 800357a:	78fa      	ldrb	r2, [r7, #3]
 800357c:	4611      	mov	r1, r2
 800357e:	4618      	mov	r0, r3
 8003580:	f004 fdd3 	bl	800812a <USB_HC_Halt>
 8003584:	e09e      	b.n	80036c4 <HCD_HC_IN_IRQHandler+0x1a2>
  }
  else if (__HAL_HCD_GET_CH_FLAG(hhcd, chnum, USB_OTG_HCINT_BBERR))
 8003586:	687b      	ldr	r3, [r7, #4]
 8003588:	681b      	ldr	r3, [r3, #0]
 800358a:	78fa      	ldrb	r2, [r7, #3]
 800358c:	4611      	mov	r1, r2
 800358e:	4618      	mov	r0, r3
 8003590:	f004 f883 	bl	800769a <USB_ReadChInterrupts>
 8003594:	4603      	mov	r3, r0
 8003596:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 800359a:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 800359e:	d11b      	bne.n	80035d8 <HCD_HC_IN_IRQHandler+0xb6>
  {
    __HAL_HCD_CLEAR_HC_INT(chnum, USB_OTG_HCINT_BBERR);
 80035a0:	78fb      	ldrb	r3, [r7, #3]
 80035a2:	015a      	lsls	r2, r3, #5
 80035a4:	693b      	ldr	r3, [r7, #16]
 80035a6:	4413      	add	r3, r2
 80035a8:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 80035ac:	461a      	mov	r2, r3
 80035ae:	f44f 7380 	mov.w	r3, #256	@ 0x100
 80035b2:	6093      	str	r3, [r2, #8]
    hhcd->hc[chnum].state = HC_BBLERR;
 80035b4:	78fa      	ldrb	r2, [r7, #3]
 80035b6:	6879      	ldr	r1, [r7, #4]
 80035b8:	4613      	mov	r3, r2
 80035ba:	011b      	lsls	r3, r3, #4
 80035bc:	1a9b      	subs	r3, r3, r2
 80035be:	009b      	lsls	r3, r3, #2
 80035c0:	440b      	add	r3, r1
 80035c2:	334d      	adds	r3, #77	@ 0x4d
 80035c4:	2208      	movs	r2, #8
 80035c6:	701a      	strb	r2, [r3, #0]
    (void)USB_HC_Halt(hhcd->Instance, chnum);
 80035c8:	687b      	ldr	r3, [r7, #4]
 80035ca:	681b      	ldr	r3, [r3, #0]
 80035cc:	78fa      	ldrb	r2, [r7, #3]
 80035ce:	4611      	mov	r1, r2
 80035d0:	4618      	mov	r0, r3
 80035d2:	f004 fdaa 	bl	800812a <USB_HC_Halt>
 80035d6:	e075      	b.n	80036c4 <HCD_HC_IN_IRQHandler+0x1a2>
  }
  else if (__HAL_HCD_GET_CH_FLAG(hhcd, chnum, USB_OTG_HCINT_STALL))
 80035d8:	687b      	ldr	r3, [r7, #4]
 80035da:	681b      	ldr	r3, [r3, #0]
 80035dc:	78fa      	ldrb	r2, [r7, #3]
 80035de:	4611      	mov	r1, r2
 80035e0:	4618      	mov	r0, r3
 80035e2:	f004 f85a 	bl	800769a <USB_ReadChInterrupts>
 80035e6:	4603      	mov	r3, r0
 80035e8:	f003 0308 	and.w	r3, r3, #8
 80035ec:	2b08      	cmp	r3, #8
 80035ee:	d11a      	bne.n	8003626 <HCD_HC_IN_IRQHandler+0x104>
  {
    __HAL_HCD_CLEAR_HC_INT(chnum, USB_OTG_HCINT_STALL);
 80035f0:	78fb      	ldrb	r3, [r7, #3]
 80035f2:	015a      	lsls	r2, r3, #5
 80035f4:	693b      	ldr	r3, [r7, #16]
 80035f6:	4413      	add	r3, r2
 80035f8:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 80035fc:	461a      	mov	r2, r3
 80035fe:	2308      	movs	r3, #8
 8003600:	6093      	str	r3, [r2, #8]
    hhcd->hc[chnum].state = HC_STALL;
 8003602:	78fa      	ldrb	r2, [r7, #3]
 8003604:	6879      	ldr	r1, [r7, #4]
 8003606:	4613      	mov	r3, r2
 8003608:	011b      	lsls	r3, r3, #4
 800360a:	1a9b      	subs	r3, r3, r2
 800360c:	009b      	lsls	r3, r3, #2
 800360e:	440b      	add	r3, r1
 8003610:	334d      	adds	r3, #77	@ 0x4d
 8003612:	2206      	movs	r2, #6
 8003614:	701a      	strb	r2, [r3, #0]
    (void)USB_HC_Halt(hhcd->Instance, chnum);
 8003616:	687b      	ldr	r3, [r7, #4]
 8003618:	681b      	ldr	r3, [r3, #0]
 800361a:	78fa      	ldrb	r2, [r7, #3]
 800361c:	4611      	mov	r1, r2
 800361e:	4618      	mov	r0, r3
 8003620:	f004 fd83 	bl	800812a <USB_HC_Halt>
 8003624:	e04e      	b.n	80036c4 <HCD_HC_IN_IRQHandler+0x1a2>
  }
  else if (__HAL_HCD_GET_CH_FLAG(hhcd, chnum, USB_OTG_HCINT_DTERR))
 8003626:	687b      	ldr	r3, [r7, #4]
 8003628:	681b      	ldr	r3, [r3, #0]
 800362a:	78fa      	ldrb	r2, [r7, #3]
 800362c:	4611      	mov	r1, r2
 800362e:	4618      	mov	r0, r3
 8003630:	f004 f833 	bl	800769a <USB_ReadChInterrupts>
 8003634:	4603      	mov	r3, r0
 8003636:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 800363a:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 800363e:	d11b      	bne.n	8003678 <HCD_HC_IN_IRQHandler+0x156>
  {
    __HAL_HCD_CLEAR_HC_INT(chnum, USB_OTG_HCINT_DTERR);
 8003640:	78fb      	ldrb	r3, [r7, #3]
 8003642:	015a      	lsls	r2, r3, #5
 8003644:	693b      	ldr	r3, [r7, #16]
 8003646:	4413      	add	r3, r2
 8003648:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 800364c:	461a      	mov	r2, r3
 800364e:	f44f 6380 	mov.w	r3, #1024	@ 0x400
 8003652:	6093      	str	r3, [r2, #8]
    hhcd->hc[chnum].state = HC_DATATGLERR;
 8003654:	78fa      	ldrb	r2, [r7, #3]
 8003656:	6879      	ldr	r1, [r7, #4]
 8003658:	4613      	mov	r3, r2
 800365a:	011b      	lsls	r3, r3, #4
 800365c:	1a9b      	subs	r3, r3, r2
 800365e:	009b      	lsls	r3, r3, #2
 8003660:	440b      	add	r3, r1
 8003662:	334d      	adds	r3, #77	@ 0x4d
 8003664:	2209      	movs	r2, #9
 8003666:	701a      	strb	r2, [r3, #0]
    (void)USB_HC_Halt(hhcd->Instance, chnum);
 8003668:	687b      	ldr	r3, [r7, #4]
 800366a:	681b      	ldr	r3, [r3, #0]
 800366c:	78fa      	ldrb	r2, [r7, #3]
 800366e:	4611      	mov	r1, r2
 8003670:	4618      	mov	r0, r3
 8003672:	f004 fd5a 	bl	800812a <USB_HC_Halt>
 8003676:	e025      	b.n	80036c4 <HCD_HC_IN_IRQHandler+0x1a2>
  }
  else if (__HAL_HCD_GET_CH_FLAG(hhcd, chnum, USB_OTG_HCINT_TXERR))
 8003678:	687b      	ldr	r3, [r7, #4]
 800367a:	681b      	ldr	r3, [r3, #0]
 800367c:	78fa      	ldrb	r2, [r7, #3]
 800367e:	4611      	mov	r1, r2
 8003680:	4618      	mov	r0, r3
 8003682:	f004 f80a 	bl	800769a <USB_ReadChInterrupts>
 8003686:	4603      	mov	r3, r0
 8003688:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 800368c:	2b80      	cmp	r3, #128	@ 0x80
 800368e:	d119      	bne.n	80036c4 <HCD_HC_IN_IRQHandler+0x1a2>
  {
    __HAL_HCD_CLEAR_HC_INT(chnum, USB_OTG_HCINT_TXERR);
 8003690:	78fb      	ldrb	r3, [r7, #3]
 8003692:	015a      	lsls	r2, r3, #5
 8003694:	693b      	ldr	r3, [r7, #16]
 8003696:	4413      	add	r3, r2
 8003698:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 800369c:	461a      	mov	r2, r3
 800369e:	2380      	movs	r3, #128	@ 0x80
 80036a0:	6093      	str	r3, [r2, #8]
    hhcd->hc[chnum].state = HC_XACTERR;
 80036a2:	78fa      	ldrb	r2, [r7, #3]
 80036a4:	6879      	ldr	r1, [r7, #4]
 80036a6:	4613      	mov	r3, r2
 80036a8:	011b      	lsls	r3, r3, #4
 80036aa:	1a9b      	subs	r3, r3, r2
 80036ac:	009b      	lsls	r3, r3, #2
 80036ae:	440b      	add	r3, r1
 80036b0:	334d      	adds	r3, #77	@ 0x4d
 80036b2:	2207      	movs	r2, #7
 80036b4:	701a      	strb	r2, [r3, #0]
    (void)USB_HC_Halt(hhcd->Instance, chnum);
 80036b6:	687b      	ldr	r3, [r7, #4]
 80036b8:	681b      	ldr	r3, [r3, #0]
 80036ba:	78fa      	ldrb	r2, [r7, #3]
 80036bc:	4611      	mov	r1, r2
 80036be:	4618      	mov	r0, r3
 80036c0:	f004 fd33 	bl	800812a <USB_HC_Halt>
  else
  {
    /* ... */
  }

  if (__HAL_HCD_GET_CH_FLAG(hhcd, chnum, USB_OTG_HCINT_FRMOR))
 80036c4:	687b      	ldr	r3, [r7, #4]
 80036c6:	681b      	ldr	r3, [r3, #0]
 80036c8:	78fa      	ldrb	r2, [r7, #3]
 80036ca:	4611      	mov	r1, r2
 80036cc:	4618      	mov	r0, r3
 80036ce:	f003 ffe4 	bl	800769a <USB_ReadChInterrupts>
 80036d2:	4603      	mov	r3, r0
 80036d4:	f403 7300 	and.w	r3, r3, #512	@ 0x200
 80036d8:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 80036dc:	d112      	bne.n	8003704 <HCD_HC_IN_IRQHandler+0x1e2>
  {
    (void)USB_HC_Halt(hhcd->Instance, chnum);
 80036de:	687b      	ldr	r3, [r7, #4]
 80036e0:	681b      	ldr	r3, [r3, #0]
 80036e2:	78fa      	ldrb	r2, [r7, #3]
 80036e4:	4611      	mov	r1, r2
 80036e6:	4618      	mov	r0, r3
 80036e8:	f004 fd1f 	bl	800812a <USB_HC_Halt>
    __HAL_HCD_CLEAR_HC_INT(chnum, USB_OTG_HCINT_FRMOR);
 80036ec:	78fb      	ldrb	r3, [r7, #3]
 80036ee:	015a      	lsls	r2, r3, #5
 80036f0:	693b      	ldr	r3, [r7, #16]
 80036f2:	4413      	add	r3, r2
 80036f4:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 80036f8:	461a      	mov	r2, r3
 80036fa:	f44f 7300 	mov.w	r3, #512	@ 0x200
 80036fe:	6093      	str	r3, [r2, #8]
 8003700:	f000 bd75 	b.w	80041ee <HCD_HC_IN_IRQHandler+0xccc>
  }
  else if (__HAL_HCD_GET_CH_FLAG(hhcd, chnum, USB_OTG_HCINT_XFRC))
 8003704:	687b      	ldr	r3, [r7, #4]
 8003706:	681b      	ldr	r3, [r3, #0]
 8003708:	78fa      	ldrb	r2, [r7, #3]
 800370a:	4611      	mov	r1, r2
 800370c:	4618      	mov	r0, r3
 800370e:	f003 ffc4 	bl	800769a <USB_ReadChInterrupts>
 8003712:	4603      	mov	r3, r0
 8003714:	f003 0301 	and.w	r3, r3, #1
 8003718:	2b01      	cmp	r3, #1
 800371a:	f040 8128 	bne.w	800396e <HCD_HC_IN_IRQHandler+0x44c>
  {
    /* Clear any pending ACK IT */
    __HAL_HCD_CLEAR_HC_INT(chnum, USB_OTG_HCINT_ACK);
 800371e:	78fb      	ldrb	r3, [r7, #3]
 8003720:	015a      	lsls	r2, r3, #5
 8003722:	693b      	ldr	r3, [r7, #16]
 8003724:	4413      	add	r3, r2
 8003726:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 800372a:	461a      	mov	r2, r3
 800372c:	2320      	movs	r3, #32
 800372e:	6093      	str	r3, [r2, #8]

    if (hhcd->hc[chnum].do_csplit == 1U)
 8003730:	78fa      	ldrb	r2, [r7, #3]
 8003732:	6879      	ldr	r1, [r7, #4]
 8003734:	4613      	mov	r3, r2
 8003736:	011b      	lsls	r3, r3, #4
 8003738:	1a9b      	subs	r3, r3, r2
 800373a:	009b      	lsls	r3, r3, #2
 800373c:	440b      	add	r3, r1
 800373e:	331b      	adds	r3, #27
 8003740:	781b      	ldrb	r3, [r3, #0]
 8003742:	2b01      	cmp	r3, #1
 8003744:	d119      	bne.n	800377a <HCD_HC_IN_IRQHandler+0x258>
    {
      hhcd->hc[chnum].do_csplit = 0U;
 8003746:	78fa      	ldrb	r2, [r7, #3]
 8003748:	6879      	ldr	r1, [r7, #4]
 800374a:	4613      	mov	r3, r2
 800374c:	011b      	lsls	r3, r3, #4
 800374e:	1a9b      	subs	r3, r3, r2
 8003750:	009b      	lsls	r3, r3, #2
 8003752:	440b      	add	r3, r1
 8003754:	331b      	adds	r3, #27
 8003756:	2200      	movs	r2, #0
 8003758:	701a      	strb	r2, [r3, #0]
      __HAL_HCD_CLEAR_HC_CSPLT(chnum);
 800375a:	78fb      	ldrb	r3, [r7, #3]
 800375c:	015a      	lsls	r2, r3, #5
 800375e:	693b      	ldr	r3, [r7, #16]
 8003760:	4413      	add	r3, r2
 8003762:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 8003766:	685b      	ldr	r3, [r3, #4]
 8003768:	78fa      	ldrb	r2, [r7, #3]
 800376a:	0151      	lsls	r1, r2, #5
 800376c:	693a      	ldr	r2, [r7, #16]
 800376e:	440a      	add	r2, r1
 8003770:	f502 62a0 	add.w	r2, r2, #1280	@ 0x500
 8003774:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 8003778:	6053      	str	r3, [r2, #4]
    }

    if (hhcd->Init.dma_enable != 0U)
 800377a:	687b      	ldr	r3, [r7, #4]
 800377c:	799b      	ldrb	r3, [r3, #6]
 800377e:	2b00      	cmp	r3, #0
 8003780:	d01b      	beq.n	80037ba <HCD_HC_IN_IRQHandler+0x298>
    {
      hhcd->hc[chnum].xfer_count = hhcd->hc[chnum].XferSize - (USBx_HC(chnum)->HCTSIZ & USB_OTG_HCTSIZ_XFRSIZ);
 8003782:	78fa      	ldrb	r2, [r7, #3]
 8003784:	6879      	ldr	r1, [r7, #4]
 8003786:	4613      	mov	r3, r2
 8003788:	011b      	lsls	r3, r3, #4
 800378a:	1a9b      	subs	r3, r3, r2
 800378c:	009b      	lsls	r3, r3, #2
 800378e:	440b      	add	r3, r1
 8003790:	3330      	adds	r3, #48	@ 0x30
 8003792:	6819      	ldr	r1, [r3, #0]
 8003794:	78fb      	ldrb	r3, [r7, #3]
 8003796:	015a      	lsls	r2, r3, #5
 8003798:	693b      	ldr	r3, [r7, #16]
 800379a:	4413      	add	r3, r2
 800379c:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 80037a0:	691b      	ldr	r3, [r3, #16]
 80037a2:	f3c3 0312 	ubfx	r3, r3, #0, #19
 80037a6:	78fa      	ldrb	r2, [r7, #3]
 80037a8:	1ac9      	subs	r1, r1, r3
 80037aa:	6878      	ldr	r0, [r7, #4]
 80037ac:	4613      	mov	r3, r2
 80037ae:	011b      	lsls	r3, r3, #4
 80037b0:	1a9b      	subs	r3, r3, r2
 80037b2:	009b      	lsls	r3, r3, #2
 80037b4:	4403      	add	r3, r0
 80037b6:	3338      	adds	r3, #56	@ 0x38
 80037b8:	6019      	str	r1, [r3, #0]
    }

    hhcd->hc[chnum].state = HC_XFRC;
 80037ba:	78fa      	ldrb	r2, [r7, #3]
 80037bc:	6879      	ldr	r1, [r7, #4]
 80037be:	4613      	mov	r3, r2
 80037c0:	011b      	lsls	r3, r3, #4
 80037c2:	1a9b      	subs	r3, r3, r2
 80037c4:	009b      	lsls	r3, r3, #2
 80037c6:	440b      	add	r3, r1
 80037c8:	334d      	adds	r3, #77	@ 0x4d
 80037ca:	2201      	movs	r2, #1
 80037cc:	701a      	strb	r2, [r3, #0]
    hhcd->hc[chnum].ErrCnt = 0U;
 80037ce:	78fa      	ldrb	r2, [r7, #3]
 80037d0:	6879      	ldr	r1, [r7, #4]
 80037d2:	4613      	mov	r3, r2
 80037d4:	011b      	lsls	r3, r3, #4
 80037d6:	1a9b      	subs	r3, r3, r2
 80037d8:	009b      	lsls	r3, r3, #2
 80037da:	440b      	add	r3, r1
 80037dc:	3344      	adds	r3, #68	@ 0x44
 80037de:	2200      	movs	r2, #0
 80037e0:	601a      	str	r2, [r3, #0]
    __HAL_HCD_CLEAR_HC_INT(chnum, USB_OTG_HCINT_XFRC);
 80037e2:	78fb      	ldrb	r3, [r7, #3]
 80037e4:	015a      	lsls	r2, r3, #5
 80037e6:	693b      	ldr	r3, [r7, #16]
 80037e8:	4413      	add	r3, r2
 80037ea:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 80037ee:	461a      	mov	r2, r3
 80037f0:	2301      	movs	r3, #1
 80037f2:	6093      	str	r3, [r2, #8]

    if ((hhcd->hc[chnum].ep_type == EP_TYPE_CTRL) ||
 80037f4:	78fa      	ldrb	r2, [r7, #3]
 80037f6:	6879      	ldr	r1, [r7, #4]
 80037f8:	4613      	mov	r3, r2
 80037fa:	011b      	lsls	r3, r3, #4
 80037fc:	1a9b      	subs	r3, r3, r2
 80037fe:	009b      	lsls	r3, r3, #2
 8003800:	440b      	add	r3, r1
 8003802:	3326      	adds	r3, #38	@ 0x26
 8003804:	781b      	ldrb	r3, [r3, #0]
 8003806:	2b00      	cmp	r3, #0
 8003808:	d00a      	beq.n	8003820 <HCD_HC_IN_IRQHandler+0x2fe>
        (hhcd->hc[chnum].ep_type == EP_TYPE_BULK))
 800380a:	78fa      	ldrb	r2, [r7, #3]
 800380c:	6879      	ldr	r1, [r7, #4]
 800380e:	4613      	mov	r3, r2
 8003810:	011b      	lsls	r3, r3, #4
 8003812:	1a9b      	subs	r3, r3, r2
 8003814:	009b      	lsls	r3, r3, #2
 8003816:	440b      	add	r3, r1
 8003818:	3326      	adds	r3, #38	@ 0x26
 800381a:	781b      	ldrb	r3, [r3, #0]
    if ((hhcd->hc[chnum].ep_type == EP_TYPE_CTRL) ||
 800381c:	2b02      	cmp	r3, #2
 800381e:	d110      	bne.n	8003842 <HCD_HC_IN_IRQHandler+0x320>
    {
      (void)USB_HC_Halt(hhcd->Instance, chnum);
 8003820:	687b      	ldr	r3, [r7, #4]
 8003822:	681b      	ldr	r3, [r3, #0]
 8003824:	78fa      	ldrb	r2, [r7, #3]
 8003826:	4611      	mov	r1, r2
 8003828:	4618      	mov	r0, r3
 800382a:	f004 fc7e 	bl	800812a <USB_HC_Halt>
      __HAL_HCD_CLEAR_HC_INT(chnum, USB_OTG_HCINT_NAK);
 800382e:	78fb      	ldrb	r3, [r7, #3]
 8003830:	015a      	lsls	r2, r3, #5
 8003832:	693b      	ldr	r3, [r7, #16]
 8003834:	4413      	add	r3, r2
 8003836:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 800383a:	461a      	mov	r2, r3
 800383c:	2310      	movs	r3, #16
 800383e:	6093      	str	r3, [r2, #8]
 8003840:	e03d      	b.n	80038be <HCD_HC_IN_IRQHandler+0x39c>
    }
    else if ((hhcd->hc[chnum].ep_type == EP_TYPE_INTR) ||
 8003842:	78fa      	ldrb	r2, [r7, #3]
 8003844:	6879      	ldr	r1, [r7, #4]
 8003846:	4613      	mov	r3, r2
 8003848:	011b      	lsls	r3, r3, #4
 800384a:	1a9b      	subs	r3, r3, r2
 800384c:	009b      	lsls	r3, r3, #2
 800384e:	440b      	add	r3, r1
 8003850:	3326      	adds	r3, #38	@ 0x26
 8003852:	781b      	ldrb	r3, [r3, #0]
 8003854:	2b03      	cmp	r3, #3
 8003856:	d00a      	beq.n	800386e <HCD_HC_IN_IRQHandler+0x34c>
             (hhcd->hc[chnum].ep_type == EP_TYPE_ISOC))
 8003858:	78fa      	ldrb	r2, [r7, #3]
 800385a:	6879      	ldr	r1, [r7, #4]
 800385c:	4613      	mov	r3, r2
 800385e:	011b      	lsls	r3, r3, #4
 8003860:	1a9b      	subs	r3, r3, r2
 8003862:	009b      	lsls	r3, r3, #2
 8003864:	440b      	add	r3, r1
 8003866:	3326      	adds	r3, #38	@ 0x26
 8003868:	781b      	ldrb	r3, [r3, #0]
    else if ((hhcd->hc[chnum].ep_type == EP_TYPE_INTR) ||
 800386a:	2b01      	cmp	r3, #1
 800386c:	d127      	bne.n	80038be <HCD_HC_IN_IRQHandler+0x39c>
    {
      USBx_HC(chnum)->HCCHAR |= USB_OTG_HCCHAR_ODDFRM;
 800386e:	78fb      	ldrb	r3, [r7, #3]
 8003870:	015a      	lsls	r2, r3, #5
 8003872:	693b      	ldr	r3, [r7, #16]
 8003874:	4413      	add	r3, r2
 8003876:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 800387a:	681b      	ldr	r3, [r3, #0]
 800387c:	78fa      	ldrb	r2, [r7, #3]
 800387e:	0151      	lsls	r1, r2, #5
 8003880:	693a      	ldr	r2, [r7, #16]
 8003882:	440a      	add	r2, r1
 8003884:	f502 62a0 	add.w	r2, r2, #1280	@ 0x500
 8003888:	f043 5300 	orr.w	r3, r3, #536870912	@ 0x20000000
 800388c:	6013      	str	r3, [r2, #0]
      hhcd->hc[chnum].urb_state = URB_DONE;
 800388e:	78fa      	ldrb	r2, [r7, #3]
 8003890:	6879      	ldr	r1, [r7, #4]
 8003892:	4613      	mov	r3, r2
 8003894:	011b      	lsls	r3, r3, #4
 8003896:	1a9b      	subs	r3, r3, r2
 8003898:	009b      	lsls	r3, r3, #2
 800389a:	440b      	add	r3, r1
 800389c:	334c      	adds	r3, #76	@ 0x4c
 800389e:	2201      	movs	r2, #1
 80038a0:	701a      	strb	r2, [r3, #0]

#if (USE_HAL_HCD_REGISTER_CALLBACKS == 1U)
      hhcd->HC_NotifyURBChangeCallback(hhcd, chnum, hhcd->hc[chnum].urb_state);
#else
      HAL_HCD_HC_NotifyURBChange_Callback(hhcd, chnum, hhcd->hc[chnum].urb_state);
 80038a2:	78fa      	ldrb	r2, [r7, #3]
 80038a4:	6879      	ldr	r1, [r7, #4]
 80038a6:	4613      	mov	r3, r2
 80038a8:	011b      	lsls	r3, r3, #4
 80038aa:	1a9b      	subs	r3, r3, r2
 80038ac:	009b      	lsls	r3, r3, #2
 80038ae:	440b      	add	r3, r1
 80038b0:	334c      	adds	r3, #76	@ 0x4c
 80038b2:	781a      	ldrb	r2, [r3, #0]
 80038b4:	78fb      	ldrb	r3, [r7, #3]
 80038b6:	4619      	mov	r1, r3
 80038b8:	6878      	ldr	r0, [r7, #4]
 80038ba:	f006 ff59 	bl	800a770 <HAL_HCD_HC_NotifyURBChange_Callback>
    else
    {
      /* ... */
    }

    if (hhcd->Init.dma_enable == 1U)
 80038be:	687b      	ldr	r3, [r7, #4]
 80038c0:	799b      	ldrb	r3, [r3, #6]
 80038c2:	2b01      	cmp	r3, #1
 80038c4:	d13b      	bne.n	800393e <HCD_HC_IN_IRQHandler+0x41c>
    {
      if ((((hhcd->hc[chnum].xfer_count + hhcd->hc[chnum].max_packet - 1U) / hhcd->hc[chnum].max_packet) & 1U) != 0U)
 80038c6:	78fa      	ldrb	r2, [r7, #3]
 80038c8:	6879      	ldr	r1, [r7, #4]
 80038ca:	4613      	mov	r3, r2
 80038cc:	011b      	lsls	r3, r3, #4
 80038ce:	1a9b      	subs	r3, r3, r2
 80038d0:	009b      	lsls	r3, r3, #2
 80038d2:	440b      	add	r3, r1
 80038d4:	3338      	adds	r3, #56	@ 0x38
 80038d6:	6819      	ldr	r1, [r3, #0]
 80038d8:	78fa      	ldrb	r2, [r7, #3]
 80038da:	6878      	ldr	r0, [r7, #4]
 80038dc:	4613      	mov	r3, r2
 80038de:	011b      	lsls	r3, r3, #4
 80038e0:	1a9b      	subs	r3, r3, r2
 80038e2:	009b      	lsls	r3, r3, #2
 80038e4:	4403      	add	r3, r0
 80038e6:	3328      	adds	r3, #40	@ 0x28
 80038e8:	881b      	ldrh	r3, [r3, #0]
 80038ea:	440b      	add	r3, r1
 80038ec:	1e59      	subs	r1, r3, #1
 80038ee:	78fa      	ldrb	r2, [r7, #3]
 80038f0:	6878      	ldr	r0, [r7, #4]
 80038f2:	4613      	mov	r3, r2
 80038f4:	011b      	lsls	r3, r3, #4
 80038f6:	1a9b      	subs	r3, r3, r2
 80038f8:	009b      	lsls	r3, r3, #2
 80038fa:	4403      	add	r3, r0
 80038fc:	3328      	adds	r3, #40	@ 0x28
 80038fe:	881b      	ldrh	r3, [r3, #0]
 8003900:	fbb1 f3f3 	udiv	r3, r1, r3
 8003904:	f003 0301 	and.w	r3, r3, #1
 8003908:	2b00      	cmp	r3, #0
 800390a:	f000 8470 	beq.w	80041ee <HCD_HC_IN_IRQHandler+0xccc>
      {
        hhcd->hc[chnum].toggle_in ^= 1U;
 800390e:	78fa      	ldrb	r2, [r7, #3]
 8003910:	6879      	ldr	r1, [r7, #4]
 8003912:	4613      	mov	r3, r2
 8003914:	011b      	lsls	r3, r3, #4
 8003916:	1a9b      	subs	r3, r3, r2
 8003918:	009b      	lsls	r3, r3, #2
 800391a:	440b      	add	r3, r1
 800391c:	333c      	adds	r3, #60	@ 0x3c
 800391e:	781b      	ldrb	r3, [r3, #0]
 8003920:	78fa      	ldrb	r2, [r7, #3]
 8003922:	f083 0301 	eor.w	r3, r3, #1
 8003926:	b2d8      	uxtb	r0, r3
 8003928:	6879      	ldr	r1, [r7, #4]
 800392a:	4613      	mov	r3, r2
 800392c:	011b      	lsls	r3, r3, #4
 800392e:	1a9b      	subs	r3, r3, r2
 8003930:	009b      	lsls	r3, r3, #2
 8003932:	440b      	add	r3, r1
 8003934:	333c      	adds	r3, #60	@ 0x3c
 8003936:	4602      	mov	r2, r0
 8003938:	701a      	strb	r2, [r3, #0]
 800393a:	f000 bc58 	b.w	80041ee <HCD_HC_IN_IRQHandler+0xccc>
      }
    }
    else
    {
      hhcd->hc[chnum].toggle_in ^= 1U;
 800393e:	78fa      	ldrb	r2, [r7, #3]
 8003940:	6879      	ldr	r1, [r7, #4]
 8003942:	4613      	mov	r3, r2
 8003944:	011b      	lsls	r3, r3, #4
 8003946:	1a9b      	subs	r3, r3, r2
 8003948:	009b      	lsls	r3, r3, #2
 800394a:	440b      	add	r3, r1
 800394c:	333c      	adds	r3, #60	@ 0x3c
 800394e:	781b      	ldrb	r3, [r3, #0]
 8003950:	78fa      	ldrb	r2, [r7, #3]
 8003952:	f083 0301 	eor.w	r3, r3, #1
 8003956:	b2d8      	uxtb	r0, r3
 8003958:	6879      	ldr	r1, [r7, #4]
 800395a:	4613      	mov	r3, r2
 800395c:	011b      	lsls	r3, r3, #4
 800395e:	1a9b      	subs	r3, r3, r2
 8003960:	009b      	lsls	r3, r3, #2
 8003962:	440b      	add	r3, r1
 8003964:	333c      	adds	r3, #60	@ 0x3c
 8003966:	4602      	mov	r2, r0
 8003968:	701a      	strb	r2, [r3, #0]
 800396a:	f000 bc40 	b.w	80041ee <HCD_HC_IN_IRQHandler+0xccc>
    }
  }
  else if (__HAL_HCD_GET_CH_FLAG(hhcd, chnum, USB_OTG_HCINT_ACK))
 800396e:	687b      	ldr	r3, [r7, #4]
 8003970:	681b      	ldr	r3, [r3, #0]
 8003972:	78fa      	ldrb	r2, [r7, #3]
 8003974:	4611      	mov	r1, r2
 8003976:	4618      	mov	r0, r3
 8003978:	f003 fe8f 	bl	800769a <USB_ReadChInterrupts>
 800397c:	4603      	mov	r3, r0
 800397e:	f003 0320 	and.w	r3, r3, #32
 8003982:	2b20      	cmp	r3, #32
 8003984:	d131      	bne.n	80039ea <HCD_HC_IN_IRQHandler+0x4c8>
  {
    __HAL_HCD_CLEAR_HC_INT(chnum, USB_OTG_HCINT_ACK);
 8003986:	78fb      	ldrb	r3, [r7, #3]
 8003988:	015a      	lsls	r2, r3, #5
 800398a:	693b      	ldr	r3, [r7, #16]
 800398c:	4413      	add	r3, r2
 800398e:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 8003992:	461a      	mov	r2, r3
 8003994:	2320      	movs	r3, #32
 8003996:	6093      	str	r3, [r2, #8]

    if (hhcd->hc[chnum].do_ssplit == 1U)
 8003998:	78fa      	ldrb	r2, [r7, #3]
 800399a:	6879      	ldr	r1, [r7, #4]
 800399c:	4613      	mov	r3, r2
 800399e:	011b      	lsls	r3, r3, #4
 80039a0:	1a9b      	subs	r3, r3, r2
 80039a2:	009b      	lsls	r3, r3, #2
 80039a4:	440b      	add	r3, r1
 80039a6:	331a      	adds	r3, #26
 80039a8:	781b      	ldrb	r3, [r3, #0]
 80039aa:	2b01      	cmp	r3, #1
 80039ac:	f040 841f 	bne.w	80041ee <HCD_HC_IN_IRQHandler+0xccc>
    {
      hhcd->hc[chnum].do_csplit = 1U;
 80039b0:	78fa      	ldrb	r2, [r7, #3]
 80039b2:	6879      	ldr	r1, [r7, #4]
 80039b4:	4613      	mov	r3, r2
 80039b6:	011b      	lsls	r3, r3, #4
 80039b8:	1a9b      	subs	r3, r3, r2
 80039ba:	009b      	lsls	r3, r3, #2
 80039bc:	440b      	add	r3, r1
 80039be:	331b      	adds	r3, #27
 80039c0:	2201      	movs	r2, #1
 80039c2:	701a      	strb	r2, [r3, #0]
      hhcd->hc[chnum].state = HC_ACK;
 80039c4:	78fa      	ldrb	r2, [r7, #3]
 80039c6:	6879      	ldr	r1, [r7, #4]
 80039c8:	4613      	mov	r3, r2
 80039ca:	011b      	lsls	r3, r3, #4
 80039cc:	1a9b      	subs	r3, r3, r2
 80039ce:	009b      	lsls	r3, r3, #2
 80039d0:	440b      	add	r3, r1
 80039d2:	334d      	adds	r3, #77	@ 0x4d
 80039d4:	2203      	movs	r2, #3
 80039d6:	701a      	strb	r2, [r3, #0]

      (void)USB_HC_Halt(hhcd->Instance, chnum);
 80039d8:	687b      	ldr	r3, [r7, #4]
 80039da:	681b      	ldr	r3, [r3, #0]
 80039dc:	78fa      	ldrb	r2, [r7, #3]
 80039de:	4611      	mov	r1, r2
 80039e0:	4618      	mov	r0, r3
 80039e2:	f004 fba2 	bl	800812a <USB_HC_Halt>
 80039e6:	f000 bc02 	b.w	80041ee <HCD_HC_IN_IRQHandler+0xccc>
    }
  }
  else if (__HAL_HCD_GET_CH_FLAG(hhcd, chnum, USB_OTG_HCINT_CHH))
 80039ea:	687b      	ldr	r3, [r7, #4]
 80039ec:	681b      	ldr	r3, [r3, #0]
 80039ee:	78fa      	ldrb	r2, [r7, #3]
 80039f0:	4611      	mov	r1, r2
 80039f2:	4618      	mov	r0, r3
 80039f4:	f003 fe51 	bl	800769a <USB_ReadChInterrupts>
 80039f8:	4603      	mov	r3, r0
 80039fa:	f003 0302 	and.w	r3, r3, #2
 80039fe:	2b02      	cmp	r3, #2
 8003a00:	f040 8305 	bne.w	800400e <HCD_HC_IN_IRQHandler+0xaec>
  {
    __HAL_HCD_CLEAR_HC_INT(chnum, USB_OTG_HCINT_CHH);
 8003a04:	78fb      	ldrb	r3, [r7, #3]
 8003a06:	015a      	lsls	r2, r3, #5
 8003a08:	693b      	ldr	r3, [r7, #16]
 8003a0a:	4413      	add	r3, r2
 8003a0c:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 8003a10:	461a      	mov	r2, r3
 8003a12:	2302      	movs	r3, #2
 8003a14:	6093      	str	r3, [r2, #8]

    if (hhcd->hc[chnum].state == HC_XFRC)
 8003a16:	78fa      	ldrb	r2, [r7, #3]
 8003a18:	6879      	ldr	r1, [r7, #4]
 8003a1a:	4613      	mov	r3, r2
 8003a1c:	011b      	lsls	r3, r3, #4
 8003a1e:	1a9b      	subs	r3, r3, r2
 8003a20:	009b      	lsls	r3, r3, #2
 8003a22:	440b      	add	r3, r1
 8003a24:	334d      	adds	r3, #77	@ 0x4d
 8003a26:	781b      	ldrb	r3, [r3, #0]
 8003a28:	2b01      	cmp	r3, #1
 8003a2a:	d114      	bne.n	8003a56 <HCD_HC_IN_IRQHandler+0x534>
    {
      hhcd->hc[chnum].state = HC_HALTED;
 8003a2c:	78fa      	ldrb	r2, [r7, #3]
 8003a2e:	6879      	ldr	r1, [r7, #4]
 8003a30:	4613      	mov	r3, r2
 8003a32:	011b      	lsls	r3, r3, #4
 8003a34:	1a9b      	subs	r3, r3, r2
 8003a36:	009b      	lsls	r3, r3, #2
 8003a38:	440b      	add	r3, r1
 8003a3a:	334d      	adds	r3, #77	@ 0x4d
 8003a3c:	2202      	movs	r2, #2
 8003a3e:	701a      	strb	r2, [r3, #0]
      hhcd->hc[chnum].urb_state = URB_DONE;
 8003a40:	78fa      	ldrb	r2, [r7, #3]
 8003a42:	6879      	ldr	r1, [r7, #4]
 8003a44:	4613      	mov	r3, r2
 8003a46:	011b      	lsls	r3, r3, #4
 8003a48:	1a9b      	subs	r3, r3, r2
 8003a4a:	009b      	lsls	r3, r3, #2
 8003a4c:	440b      	add	r3, r1
 8003a4e:	334c      	adds	r3, #76	@ 0x4c
 8003a50:	2201      	movs	r2, #1
 8003a52:	701a      	strb	r2, [r3, #0]
 8003a54:	e2cc      	b.n	8003ff0 <HCD_HC_IN_IRQHandler+0xace>
    }
    else if (hhcd->hc[chnum].state == HC_STALL)
 8003a56:	78fa      	ldrb	r2, [r7, #3]
 8003a58:	6879      	ldr	r1, [r7, #4]
 8003a5a:	4613      	mov	r3, r2
 8003a5c:	011b      	lsls	r3, r3, #4
 8003a5e:	1a9b      	subs	r3, r3, r2
 8003a60:	009b      	lsls	r3, r3, #2
 8003a62:	440b      	add	r3, r1
 8003a64:	334d      	adds	r3, #77	@ 0x4d
 8003a66:	781b      	ldrb	r3, [r3, #0]
 8003a68:	2b06      	cmp	r3, #6
 8003a6a:	d114      	bne.n	8003a96 <HCD_HC_IN_IRQHandler+0x574>
    {
      hhcd->hc[chnum].state = HC_HALTED;
 8003a6c:	78fa      	ldrb	r2, [r7, #3]
 8003a6e:	6879      	ldr	r1, [r7, #4]
 8003a70:	4613      	mov	r3, r2
 8003a72:	011b      	lsls	r3, r3, #4
 8003a74:	1a9b      	subs	r3, r3, r2
 8003a76:	009b      	lsls	r3, r3, #2
 8003a78:	440b      	add	r3, r1
 8003a7a:	334d      	adds	r3, #77	@ 0x4d
 8003a7c:	2202      	movs	r2, #2
 8003a7e:	701a      	strb	r2, [r3, #0]
      hhcd->hc[chnum].urb_state = URB_STALL;
 8003a80:	78fa      	ldrb	r2, [r7, #3]
 8003a82:	6879      	ldr	r1, [r7, #4]
 8003a84:	4613      	mov	r3, r2
 8003a86:	011b      	lsls	r3, r3, #4
 8003a88:	1a9b      	subs	r3, r3, r2
 8003a8a:	009b      	lsls	r3, r3, #2
 8003a8c:	440b      	add	r3, r1
 8003a8e:	334c      	adds	r3, #76	@ 0x4c
 8003a90:	2205      	movs	r2, #5
 8003a92:	701a      	strb	r2, [r3, #0]
 8003a94:	e2ac      	b.n	8003ff0 <HCD_HC_IN_IRQHandler+0xace>
    }
    else if ((hhcd->hc[chnum].state == HC_XACTERR) ||
 8003a96:	78fa      	ldrb	r2, [r7, #3]
 8003a98:	6879      	ldr	r1, [r7, #4]
 8003a9a:	4613      	mov	r3, r2
 8003a9c:	011b      	lsls	r3, r3, #4
 8003a9e:	1a9b      	subs	r3, r3, r2
 8003aa0:	009b      	lsls	r3, r3, #2
 8003aa2:	440b      	add	r3, r1
 8003aa4:	334d      	adds	r3, #77	@ 0x4d
 8003aa6:	781b      	ldrb	r3, [r3, #0]
 8003aa8:	2b07      	cmp	r3, #7
 8003aaa:	d00b      	beq.n	8003ac4 <HCD_HC_IN_IRQHandler+0x5a2>
             (hhcd->hc[chnum].state == HC_DATATGLERR))
 8003aac:	78fa      	ldrb	r2, [r7, #3]
 8003aae:	6879      	ldr	r1, [r7, #4]
 8003ab0:	4613      	mov	r3, r2
 8003ab2:	011b      	lsls	r3, r3, #4
 8003ab4:	1a9b      	subs	r3, r3, r2
 8003ab6:	009b      	lsls	r3, r3, #2
 8003ab8:	440b      	add	r3, r1
 8003aba:	334d      	adds	r3, #77	@ 0x4d
 8003abc:	781b      	ldrb	r3, [r3, #0]
    else if ((hhcd->hc[chnum].state == HC_XACTERR) ||
 8003abe:	2b09      	cmp	r3, #9
 8003ac0:	f040 80a6 	bne.w	8003c10 <HCD_HC_IN_IRQHandler+0x6ee>
    {
      hhcd->hc[chnum].state = HC_HALTED;
 8003ac4:	78fa      	ldrb	r2, [r7, #3]
 8003ac6:	6879      	ldr	r1, [r7, #4]
 8003ac8:	4613      	mov	r3, r2
 8003aca:	011b      	lsls	r3, r3, #4
 8003acc:	1a9b      	subs	r3, r3, r2
 8003ace:	009b      	lsls	r3, r3, #2
 8003ad0:	440b      	add	r3, r1
 8003ad2:	334d      	adds	r3, #77	@ 0x4d
 8003ad4:	2202      	movs	r2, #2
 8003ad6:	701a      	strb	r2, [r3, #0]
      hhcd->hc[chnum].ErrCnt++;
 8003ad8:	78fa      	ldrb	r2, [r7, #3]
 8003ada:	6879      	ldr	r1, [r7, #4]
 8003adc:	4613      	mov	r3, r2
 8003ade:	011b      	lsls	r3, r3, #4
 8003ae0:	1a9b      	subs	r3, r3, r2
 8003ae2:	009b      	lsls	r3, r3, #2
 8003ae4:	440b      	add	r3, r1
 8003ae6:	3344      	adds	r3, #68	@ 0x44
 8003ae8:	681b      	ldr	r3, [r3, #0]
 8003aea:	1c59      	adds	r1, r3, #1
 8003aec:	6878      	ldr	r0, [r7, #4]
 8003aee:	4613      	mov	r3, r2
 8003af0:	011b      	lsls	r3, r3, #4
 8003af2:	1a9b      	subs	r3, r3, r2
 8003af4:	009b      	lsls	r3, r3, #2
 8003af6:	4403      	add	r3, r0
 8003af8:	3344      	adds	r3, #68	@ 0x44
 8003afa:	6019      	str	r1, [r3, #0]
      if (hhcd->hc[chnum].ErrCnt > 2U)
 8003afc:	78fa      	ldrb	r2, [r7, #3]
 8003afe:	6879      	ldr	r1, [r7, #4]
 8003b00:	4613      	mov	r3, r2
 8003b02:	011b      	lsls	r3, r3, #4
 8003b04:	1a9b      	subs	r3, r3, r2
 8003b06:	009b      	lsls	r3, r3, #2
 8003b08:	440b      	add	r3, r1
 8003b0a:	3344      	adds	r3, #68	@ 0x44
 8003b0c:	681b      	ldr	r3, [r3, #0]
 8003b0e:	2b02      	cmp	r3, #2
 8003b10:	d943      	bls.n	8003b9a <HCD_HC_IN_IRQHandler+0x678>
      {
        hhcd->hc[chnum].ErrCnt = 0U;
 8003b12:	78fa      	ldrb	r2, [r7, #3]
 8003b14:	6879      	ldr	r1, [r7, #4]
 8003b16:	4613      	mov	r3, r2
 8003b18:	011b      	lsls	r3, r3, #4
 8003b1a:	1a9b      	subs	r3, r3, r2
 8003b1c:	009b      	lsls	r3, r3, #2
 8003b1e:	440b      	add	r3, r1
 8003b20:	3344      	adds	r3, #68	@ 0x44
 8003b22:	2200      	movs	r2, #0
 8003b24:	601a      	str	r2, [r3, #0]

        if (hhcd->hc[chnum].do_ssplit == 1U)
 8003b26:	78fa      	ldrb	r2, [r7, #3]
 8003b28:	6879      	ldr	r1, [r7, #4]
 8003b2a:	4613      	mov	r3, r2
 8003b2c:	011b      	lsls	r3, r3, #4
 8003b2e:	1a9b      	subs	r3, r3, r2
 8003b30:	009b      	lsls	r3, r3, #2
 8003b32:	440b      	add	r3, r1
 8003b34:	331a      	adds	r3, #26
 8003b36:	781b      	ldrb	r3, [r3, #0]
 8003b38:	2b01      	cmp	r3, #1
 8003b3a:	d123      	bne.n	8003b84 <HCD_HC_IN_IRQHandler+0x662>
        {
          hhcd->hc[chnum].do_csplit = 0U;
 8003b3c:	78fa      	ldrb	r2, [r7, #3]
 8003b3e:	6879      	ldr	r1, [r7, #4]
 8003b40:	4613      	mov	r3, r2
 8003b42:	011b      	lsls	r3, r3, #4
 8003b44:	1a9b      	subs	r3, r3, r2
 8003b46:	009b      	lsls	r3, r3, #2
 8003b48:	440b      	add	r3, r1
 8003b4a:	331b      	adds	r3, #27
 8003b4c:	2200      	movs	r2, #0
 8003b4e:	701a      	strb	r2, [r3, #0]
          hhcd->hc[chnum].ep_ss_schedule = 0U;
 8003b50:	78fa      	ldrb	r2, [r7, #3]
 8003b52:	6879      	ldr	r1, [r7, #4]
 8003b54:	4613      	mov	r3, r2
 8003b56:	011b      	lsls	r3, r3, #4
 8003b58:	1a9b      	subs	r3, r3, r2
 8003b5a:	009b      	lsls	r3, r3, #2
 8003b5c:	440b      	add	r3, r1
 8003b5e:	331c      	adds	r3, #28
 8003b60:	2200      	movs	r2, #0
 8003b62:	701a      	strb	r2, [r3, #0]
          __HAL_HCD_CLEAR_HC_CSPLT(chnum);
 8003b64:	78fb      	ldrb	r3, [r7, #3]
 8003b66:	015a      	lsls	r2, r3, #5
 8003b68:	693b      	ldr	r3, [r7, #16]
 8003b6a:	4413      	add	r3, r2
 8003b6c:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 8003b70:	685b      	ldr	r3, [r3, #4]
 8003b72:	78fa      	ldrb	r2, [r7, #3]
 8003b74:	0151      	lsls	r1, r2, #5
 8003b76:	693a      	ldr	r2, [r7, #16]
 8003b78:	440a      	add	r2, r1
 8003b7a:	f502 62a0 	add.w	r2, r2, #1280	@ 0x500
 8003b7e:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 8003b82:	6053      	str	r3, [r2, #4]
        }

        hhcd->hc[chnum].urb_state = URB_ERROR;
 8003b84:	78fa      	ldrb	r2, [r7, #3]
 8003b86:	6879      	ldr	r1, [r7, #4]
 8003b88:	4613      	mov	r3, r2
 8003b8a:	011b      	lsls	r3, r3, #4
 8003b8c:	1a9b      	subs	r3, r3, r2
 8003b8e:	009b      	lsls	r3, r3, #2
 8003b90:	440b      	add	r3, r1
 8003b92:	334c      	adds	r3, #76	@ 0x4c
 8003b94:	2204      	movs	r2, #4
 8003b96:	701a      	strb	r2, [r3, #0]
      if (hhcd->hc[chnum].ErrCnt > 2U)
 8003b98:	e229      	b.n	8003fee <HCD_HC_IN_IRQHandler+0xacc>
      }
      else
      {
        hhcd->hc[chnum].urb_state = URB_NOTREADY;
 8003b9a:	78fa      	ldrb	r2, [r7, #3]
 8003b9c:	6879      	ldr	r1, [r7, #4]
 8003b9e:	4613      	mov	r3, r2
 8003ba0:	011b      	lsls	r3, r3, #4
 8003ba2:	1a9b      	subs	r3, r3, r2
 8003ba4:	009b      	lsls	r3, r3, #2
 8003ba6:	440b      	add	r3, r1
 8003ba8:	334c      	adds	r3, #76	@ 0x4c
 8003baa:	2202      	movs	r2, #2
 8003bac:	701a      	strb	r2, [r3, #0]

        if ((hhcd->hc[chnum].ep_type == EP_TYPE_CTRL) ||
 8003bae:	78fa      	ldrb	r2, [r7, #3]
 8003bb0:	6879      	ldr	r1, [r7, #4]
 8003bb2:	4613      	mov	r3, r2
 8003bb4:	011b      	lsls	r3, r3, #4
 8003bb6:	1a9b      	subs	r3, r3, r2
 8003bb8:	009b      	lsls	r3, r3, #2
 8003bba:	440b      	add	r3, r1
 8003bbc:	3326      	adds	r3, #38	@ 0x26
 8003bbe:	781b      	ldrb	r3, [r3, #0]
 8003bc0:	2b00      	cmp	r3, #0
 8003bc2:	d00b      	beq.n	8003bdc <HCD_HC_IN_IRQHandler+0x6ba>
            (hhcd->hc[chnum].ep_type == EP_TYPE_BULK))
 8003bc4:	78fa      	ldrb	r2, [r7, #3]
 8003bc6:	6879      	ldr	r1, [r7, #4]
 8003bc8:	4613      	mov	r3, r2
 8003bca:	011b      	lsls	r3, r3, #4
 8003bcc:	1a9b      	subs	r3, r3, r2
 8003bce:	009b      	lsls	r3, r3, #2
 8003bd0:	440b      	add	r3, r1
 8003bd2:	3326      	adds	r3, #38	@ 0x26
 8003bd4:	781b      	ldrb	r3, [r3, #0]
        if ((hhcd->hc[chnum].ep_type == EP_TYPE_CTRL) ||
 8003bd6:	2b02      	cmp	r3, #2
 8003bd8:	f040 8209 	bne.w	8003fee <HCD_HC_IN_IRQHandler+0xacc>
        {
          /* re-activate the channel */
          tmpreg = USBx_HC(chnum)->HCCHAR;
 8003bdc:	78fb      	ldrb	r3, [r7, #3]
 8003bde:	015a      	lsls	r2, r3, #5
 8003be0:	693b      	ldr	r3, [r7, #16]
 8003be2:	4413      	add	r3, r2
 8003be4:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 8003be8:	681b      	ldr	r3, [r3, #0]
 8003bea:	60fb      	str	r3, [r7, #12]
          tmpreg &= ~USB_OTG_HCCHAR_CHDIS;
 8003bec:	68fb      	ldr	r3, [r7, #12]
 8003bee:	f023 4380 	bic.w	r3, r3, #1073741824	@ 0x40000000
 8003bf2:	60fb      	str	r3, [r7, #12]
          tmpreg |= USB_OTG_HCCHAR_CHENA;
 8003bf4:	68fb      	ldr	r3, [r7, #12]
 8003bf6:	f043 4300 	orr.w	r3, r3, #2147483648	@ 0x80000000
 8003bfa:	60fb      	str	r3, [r7, #12]
          USBx_HC(chnum)->HCCHAR = tmpreg;
 8003bfc:	78fb      	ldrb	r3, [r7, #3]
 8003bfe:	015a      	lsls	r2, r3, #5
 8003c00:	693b      	ldr	r3, [r7, #16]
 8003c02:	4413      	add	r3, r2
 8003c04:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 8003c08:	461a      	mov	r2, r3
 8003c0a:	68fb      	ldr	r3, [r7, #12]
 8003c0c:	6013      	str	r3, [r2, #0]
      if (hhcd->hc[chnum].ErrCnt > 2U)
 8003c0e:	e1ee      	b.n	8003fee <HCD_HC_IN_IRQHandler+0xacc>
        }
      }
    }
    else if (hhcd->hc[chnum].state == HC_NYET)
 8003c10:	78fa      	ldrb	r2, [r7, #3]
 8003c12:	6879      	ldr	r1, [r7, #4]
 8003c14:	4613      	mov	r3, r2
 8003c16:	011b      	lsls	r3, r3, #4
 8003c18:	1a9b      	subs	r3, r3, r2
 8003c1a:	009b      	lsls	r3, r3, #2
 8003c1c:	440b      	add	r3, r1
 8003c1e:	334d      	adds	r3, #77	@ 0x4d
 8003c20:	781b      	ldrb	r3, [r3, #0]
 8003c22:	2b05      	cmp	r3, #5
 8003c24:	f040 80c8 	bne.w	8003db8 <HCD_HC_IN_IRQHandler+0x896>
    {
      hhcd->hc[chnum].state = HC_HALTED;
 8003c28:	78fa      	ldrb	r2, [r7, #3]
 8003c2a:	6879      	ldr	r1, [r7, #4]
 8003c2c:	4613      	mov	r3, r2
 8003c2e:	011b      	lsls	r3, r3, #4
 8003c30:	1a9b      	subs	r3, r3, r2
 8003c32:	009b      	lsls	r3, r3, #2
 8003c34:	440b      	add	r3, r1
 8003c36:	334d      	adds	r3, #77	@ 0x4d
 8003c38:	2202      	movs	r2, #2
 8003c3a:	701a      	strb	r2, [r3, #0]

      if (hhcd->hc[chnum].do_csplit == 1U)
 8003c3c:	78fa      	ldrb	r2, [r7, #3]
 8003c3e:	6879      	ldr	r1, [r7, #4]
 8003c40:	4613      	mov	r3, r2
 8003c42:	011b      	lsls	r3, r3, #4
 8003c44:	1a9b      	subs	r3, r3, r2
 8003c46:	009b      	lsls	r3, r3, #2
 8003c48:	440b      	add	r3, r1
 8003c4a:	331b      	adds	r3, #27
 8003c4c:	781b      	ldrb	r3, [r3, #0]
 8003c4e:	2b01      	cmp	r3, #1
 8003c50:	f040 81ce 	bne.w	8003ff0 <HCD_HC_IN_IRQHandler+0xace>
      {
        if (hhcd->hc[chnum].ep_type == EP_TYPE_INTR)
 8003c54:	78fa      	ldrb	r2, [r7, #3]
 8003c56:	6879      	ldr	r1, [r7, #4]
 8003c58:	4613      	mov	r3, r2
 8003c5a:	011b      	lsls	r3, r3, #4
 8003c5c:	1a9b      	subs	r3, r3, r2
 8003c5e:	009b      	lsls	r3, r3, #2
 8003c60:	440b      	add	r3, r1
 8003c62:	3326      	adds	r3, #38	@ 0x26
 8003c64:	781b      	ldrb	r3, [r3, #0]
 8003c66:	2b03      	cmp	r3, #3
 8003c68:	d16b      	bne.n	8003d42 <HCD_HC_IN_IRQHandler+0x820>
        {
          hhcd->hc[chnum].NyetErrCnt++;
 8003c6a:	78fa      	ldrb	r2, [r7, #3]
 8003c6c:	6879      	ldr	r1, [r7, #4]
 8003c6e:	4613      	mov	r3, r2
 8003c70:	011b      	lsls	r3, r3, #4
 8003c72:	1a9b      	subs	r3, r3, r2
 8003c74:	009b      	lsls	r3, r3, #2
 8003c76:	440b      	add	r3, r1
 8003c78:	3348      	adds	r3, #72	@ 0x48
 8003c7a:	681b      	ldr	r3, [r3, #0]
 8003c7c:	1c59      	adds	r1, r3, #1
 8003c7e:	6878      	ldr	r0, [r7, #4]
 8003c80:	4613      	mov	r3, r2
 8003c82:	011b      	lsls	r3, r3, #4
 8003c84:	1a9b      	subs	r3, r3, r2
 8003c86:	009b      	lsls	r3, r3, #2
 8003c88:	4403      	add	r3, r0
 8003c8a:	3348      	adds	r3, #72	@ 0x48
 8003c8c:	6019      	str	r1, [r3, #0]
          if (hhcd->hc[chnum].NyetErrCnt > 2U)
 8003c8e:	78fa      	ldrb	r2, [r7, #3]
 8003c90:	6879      	ldr	r1, [r7, #4]
 8003c92:	4613      	mov	r3, r2
 8003c94:	011b      	lsls	r3, r3, #4
 8003c96:	1a9b      	subs	r3, r3, r2
 8003c98:	009b      	lsls	r3, r3, #2
 8003c9a:	440b      	add	r3, r1
 8003c9c:	3348      	adds	r3, #72	@ 0x48
 8003c9e:	681b      	ldr	r3, [r3, #0]
 8003ca0:	2b02      	cmp	r3, #2
 8003ca2:	d943      	bls.n	8003d2c <HCD_HC_IN_IRQHandler+0x80a>
          {
            hhcd->hc[chnum].NyetErrCnt = 0U;
 8003ca4:	78fa      	ldrb	r2, [r7, #3]
 8003ca6:	6879      	ldr	r1, [r7, #4]
 8003ca8:	4613      	mov	r3, r2
 8003caa:	011b      	lsls	r3, r3, #4
 8003cac:	1a9b      	subs	r3, r3, r2
 8003cae:	009b      	lsls	r3, r3, #2
 8003cb0:	440b      	add	r3, r1
 8003cb2:	3348      	adds	r3, #72	@ 0x48
 8003cb4:	2200      	movs	r2, #0
 8003cb6:	601a      	str	r2, [r3, #0]
            hhcd->hc[chnum].do_csplit = 0U;
 8003cb8:	78fa      	ldrb	r2, [r7, #3]
 8003cba:	6879      	ldr	r1, [r7, #4]
 8003cbc:	4613      	mov	r3, r2
 8003cbe:	011b      	lsls	r3, r3, #4
 8003cc0:	1a9b      	subs	r3, r3, r2
 8003cc2:	009b      	lsls	r3, r3, #2
 8003cc4:	440b      	add	r3, r1
 8003cc6:	331b      	adds	r3, #27
 8003cc8:	2200      	movs	r2, #0
 8003cca:	701a      	strb	r2, [r3, #0]

            if (hhcd->hc[chnum].ErrCnt < 3U)
 8003ccc:	78fa      	ldrb	r2, [r7, #3]
 8003cce:	6879      	ldr	r1, [r7, #4]
 8003cd0:	4613      	mov	r3, r2
 8003cd2:	011b      	lsls	r3, r3, #4
 8003cd4:	1a9b      	subs	r3, r3, r2
 8003cd6:	009b      	lsls	r3, r3, #2
 8003cd8:	440b      	add	r3, r1
 8003cda:	3344      	adds	r3, #68	@ 0x44
 8003cdc:	681b      	ldr	r3, [r3, #0]
 8003cde:	2b02      	cmp	r3, #2
 8003ce0:	d809      	bhi.n	8003cf6 <HCD_HC_IN_IRQHandler+0x7d4>
            {
              hhcd->hc[chnum].ep_ss_schedule = 1U;
 8003ce2:	78fa      	ldrb	r2, [r7, #3]
 8003ce4:	6879      	ldr	r1, [r7, #4]
 8003ce6:	4613      	mov	r3, r2
 8003ce8:	011b      	lsls	r3, r3, #4
 8003cea:	1a9b      	subs	r3, r3, r2
 8003cec:	009b      	lsls	r3, r3, #2
 8003cee:	440b      	add	r3, r1
 8003cf0:	331c      	adds	r3, #28
 8003cf2:	2201      	movs	r2, #1
 8003cf4:	701a      	strb	r2, [r3, #0]
            }
            __HAL_HCD_CLEAR_HC_CSPLT(chnum);
 8003cf6:	78fb      	ldrb	r3, [r7, #3]
 8003cf8:	015a      	lsls	r2, r3, #5
 8003cfa:	693b      	ldr	r3, [r7, #16]
 8003cfc:	4413      	add	r3, r2
 8003cfe:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 8003d02:	685b      	ldr	r3, [r3, #4]
 8003d04:	78fa      	ldrb	r2, [r7, #3]
 8003d06:	0151      	lsls	r1, r2, #5
 8003d08:	693a      	ldr	r2, [r7, #16]
 8003d0a:	440a      	add	r2, r1
 8003d0c:	f502 62a0 	add.w	r2, r2, #1280	@ 0x500
 8003d10:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 8003d14:	6053      	str	r3, [r2, #4]
            hhcd->hc[chnum].urb_state = URB_ERROR;
 8003d16:	78fa      	ldrb	r2, [r7, #3]
 8003d18:	6879      	ldr	r1, [r7, #4]
 8003d1a:	4613      	mov	r3, r2
 8003d1c:	011b      	lsls	r3, r3, #4
 8003d1e:	1a9b      	subs	r3, r3, r2
 8003d20:	009b      	lsls	r3, r3, #2
 8003d22:	440b      	add	r3, r1
 8003d24:	334c      	adds	r3, #76	@ 0x4c
 8003d26:	2204      	movs	r2, #4
 8003d28:	701a      	strb	r2, [r3, #0]
 8003d2a:	e014      	b.n	8003d56 <HCD_HC_IN_IRQHandler+0x834>
          }
          else
          {
            hhcd->hc[chnum].urb_state = URB_NOTREADY;
 8003d2c:	78fa      	ldrb	r2, [r7, #3]
 8003d2e:	6879      	ldr	r1, [r7, #4]
 8003d30:	4613      	mov	r3, r2
 8003d32:	011b      	lsls	r3, r3, #4
 8003d34:	1a9b      	subs	r3, r3, r2
 8003d36:	009b      	lsls	r3, r3, #2
 8003d38:	440b      	add	r3, r1
 8003d3a:	334c      	adds	r3, #76	@ 0x4c
 8003d3c:	2202      	movs	r2, #2
 8003d3e:	701a      	strb	r2, [r3, #0]
 8003d40:	e009      	b.n	8003d56 <HCD_HC_IN_IRQHandler+0x834>
          }
        }
        else
        {
          hhcd->hc[chnum].urb_state = URB_NOTREADY;
 8003d42:	78fa      	ldrb	r2, [r7, #3]
 8003d44:	6879      	ldr	r1, [r7, #4]
 8003d46:	4613      	mov	r3, r2
 8003d48:	011b      	lsls	r3, r3, #4
 8003d4a:	1a9b      	subs	r3, r3, r2
 8003d4c:	009b      	lsls	r3, r3, #2
 8003d4e:	440b      	add	r3, r1
 8003d50:	334c      	adds	r3, #76	@ 0x4c
 8003d52:	2202      	movs	r2, #2
 8003d54:	701a      	strb	r2, [r3, #0]
        }

        if ((hhcd->hc[chnum].ep_type == EP_TYPE_CTRL) ||
 8003d56:	78fa      	ldrb	r2, [r7, #3]
 8003d58:	6879      	ldr	r1, [r7, #4]
 8003d5a:	4613      	mov	r3, r2
 8003d5c:	011b      	lsls	r3, r3, #4
 8003d5e:	1a9b      	subs	r3, r3, r2
 8003d60:	009b      	lsls	r3, r3, #2
 8003d62:	440b      	add	r3, r1
 8003d64:	3326      	adds	r3, #38	@ 0x26
 8003d66:	781b      	ldrb	r3, [r3, #0]
 8003d68:	2b00      	cmp	r3, #0
 8003d6a:	d00b      	beq.n	8003d84 <HCD_HC_IN_IRQHandler+0x862>
            (hhcd->hc[chnum].ep_type == EP_TYPE_BULK))
 8003d6c:	78fa      	ldrb	r2, [r7, #3]
 8003d6e:	6879      	ldr	r1, [r7, #4]
 8003d70:	4613      	mov	r3, r2
 8003d72:	011b      	lsls	r3, r3, #4
 8003d74:	1a9b      	subs	r3, r3, r2
 8003d76:	009b      	lsls	r3, r3, #2
 8003d78:	440b      	add	r3, r1
 8003d7a:	3326      	adds	r3, #38	@ 0x26
 8003d7c:	781b      	ldrb	r3, [r3, #0]
        if ((hhcd->hc[chnum].ep_type == EP_TYPE_CTRL) ||
 8003d7e:	2b02      	cmp	r3, #2
 8003d80:	f040 8136 	bne.w	8003ff0 <HCD_HC_IN_IRQHandler+0xace>
        {
          /* re-activate the channel */
          tmpreg = USBx_HC(chnum)->HCCHAR;
 8003d84:	78fb      	ldrb	r3, [r7, #3]
 8003d86:	015a      	lsls	r2, r3, #5
 8003d88:	693b      	ldr	r3, [r7, #16]
 8003d8a:	4413      	add	r3, r2
 8003d8c:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 8003d90:	681b      	ldr	r3, [r3, #0]
 8003d92:	60fb      	str	r3, [r7, #12]
          tmpreg &= ~USB_OTG_HCCHAR_CHDIS;
 8003d94:	68fb      	ldr	r3, [r7, #12]
 8003d96:	f023 4380 	bic.w	r3, r3, #1073741824	@ 0x40000000
 8003d9a:	60fb      	str	r3, [r7, #12]
          tmpreg |= USB_OTG_HCCHAR_CHENA;
 8003d9c:	68fb      	ldr	r3, [r7, #12]
 8003d9e:	f043 4300 	orr.w	r3, r3, #2147483648	@ 0x80000000
 8003da2:	60fb      	str	r3, [r7, #12]
          USBx_HC(chnum)->HCCHAR = tmpreg;
 8003da4:	78fb      	ldrb	r3, [r7, #3]
 8003da6:	015a      	lsls	r2, r3, #5
 8003da8:	693b      	ldr	r3, [r7, #16]
 8003daa:	4413      	add	r3, r2
 8003dac:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 8003db0:	461a      	mov	r2, r3
 8003db2:	68fb      	ldr	r3, [r7, #12]
 8003db4:	6013      	str	r3, [r2, #0]
 8003db6:	e11b      	b.n	8003ff0 <HCD_HC_IN_IRQHandler+0xace>
        }
      }
    }
    else if (hhcd->hc[chnum].state == HC_ACK)
 8003db8:	78fa      	ldrb	r2, [r7, #3]
 8003dba:	6879      	ldr	r1, [r7, #4]
 8003dbc:	4613      	mov	r3, r2
 8003dbe:	011b      	lsls	r3, r3, #4
 8003dc0:	1a9b      	subs	r3, r3, r2
 8003dc2:	009b      	lsls	r3, r3, #2
 8003dc4:	440b      	add	r3, r1
 8003dc6:	334d      	adds	r3, #77	@ 0x4d
 8003dc8:	781b      	ldrb	r3, [r3, #0]
 8003dca:	2b03      	cmp	r3, #3
 8003dcc:	f040 8081 	bne.w	8003ed2 <HCD_HC_IN_IRQHandler+0x9b0>
    {
      hhcd->hc[chnum].state = HC_HALTED;
 8003dd0:	78fa      	ldrb	r2, [r7, #3]
 8003dd2:	6879      	ldr	r1, [r7, #4]
 8003dd4:	4613      	mov	r3, r2
 8003dd6:	011b      	lsls	r3, r3, #4
 8003dd8:	1a9b      	subs	r3, r3, r2
 8003dda:	009b      	lsls	r3, r3, #2
 8003ddc:	440b      	add	r3, r1
 8003dde:	334d      	adds	r3, #77	@ 0x4d
 8003de0:	2202      	movs	r2, #2
 8003de2:	701a      	strb	r2, [r3, #0]

      if (hhcd->hc[chnum].do_csplit == 1U)
 8003de4:	78fa      	ldrb	r2, [r7, #3]
 8003de6:	6879      	ldr	r1, [r7, #4]
 8003de8:	4613      	mov	r3, r2
 8003dea:	011b      	lsls	r3, r3, #4
 8003dec:	1a9b      	subs	r3, r3, r2
 8003dee:	009b      	lsls	r3, r3, #2
 8003df0:	440b      	add	r3, r1
 8003df2:	331b      	adds	r3, #27
 8003df4:	781b      	ldrb	r3, [r3, #0]
 8003df6:	2b01      	cmp	r3, #1
 8003df8:	f040 80fa 	bne.w	8003ff0 <HCD_HC_IN_IRQHandler+0xace>
      {
        hhcd->hc[chnum].urb_state = URB_NOTREADY;
 8003dfc:	78fa      	ldrb	r2, [r7, #3]
 8003dfe:	6879      	ldr	r1, [r7, #4]
 8003e00:	4613      	mov	r3, r2
 8003e02:	011b      	lsls	r3, r3, #4
 8003e04:	1a9b      	subs	r3, r3, r2
 8003e06:	009b      	lsls	r3, r3, #2
 8003e08:	440b      	add	r3, r1
 8003e0a:	334c      	adds	r3, #76	@ 0x4c
 8003e0c:	2202      	movs	r2, #2
 8003e0e:	701a      	strb	r2, [r3, #0]

        /* Set Complete split and re-activate the channel */
        USBx_HC(chnum)->HCSPLT |= USB_OTG_HCSPLT_COMPLSPLT;
 8003e10:	78fb      	ldrb	r3, [r7, #3]
 8003e12:	015a      	lsls	r2, r3, #5
 8003e14:	693b      	ldr	r3, [r7, #16]
 8003e16:	4413      	add	r3, r2
 8003e18:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 8003e1c:	685b      	ldr	r3, [r3, #4]
 8003e1e:	78fa      	ldrb	r2, [r7, #3]
 8003e20:	0151      	lsls	r1, r2, #5
 8003e22:	693a      	ldr	r2, [r7, #16]
 8003e24:	440a      	add	r2, r1
 8003e26:	f502 62a0 	add.w	r2, r2, #1280	@ 0x500
 8003e2a:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8003e2e:	6053      	str	r3, [r2, #4]
        USBx_HC(chnum)->HCINTMSK |= USB_OTG_HCINTMSK_NYET;
 8003e30:	78fb      	ldrb	r3, [r7, #3]
 8003e32:	015a      	lsls	r2, r3, #5
 8003e34:	693b      	ldr	r3, [r7, #16]
 8003e36:	4413      	add	r3, r2
 8003e38:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 8003e3c:	68db      	ldr	r3, [r3, #12]
 8003e3e:	78fa      	ldrb	r2, [r7, #3]
 8003e40:	0151      	lsls	r1, r2, #5
 8003e42:	693a      	ldr	r2, [r7, #16]
 8003e44:	440a      	add	r2, r1
 8003e46:	f502 62a0 	add.w	r2, r2, #1280	@ 0x500
 8003e4a:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 8003e4e:	60d3      	str	r3, [r2, #12]
        USBx_HC(chnum)->HCINTMSK &= ~USB_OTG_HCINT_ACK;
 8003e50:	78fb      	ldrb	r3, [r7, #3]
 8003e52:	015a      	lsls	r2, r3, #5
 8003e54:	693b      	ldr	r3, [r7, #16]
 8003e56:	4413      	add	r3, r2
 8003e58:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 8003e5c:	68db      	ldr	r3, [r3, #12]
 8003e5e:	78fa      	ldrb	r2, [r7, #3]
 8003e60:	0151      	lsls	r1, r2, #5
 8003e62:	693a      	ldr	r2, [r7, #16]
 8003e64:	440a      	add	r2, r1
 8003e66:	f502 62a0 	add.w	r2, r2, #1280	@ 0x500
 8003e6a:	f023 0320 	bic.w	r3, r3, #32
 8003e6e:	60d3      	str	r3, [r2, #12]

        if ((hhcd->hc[chnum].ep_type == EP_TYPE_CTRL) ||
 8003e70:	78fa      	ldrb	r2, [r7, #3]
 8003e72:	6879      	ldr	r1, [r7, #4]
 8003e74:	4613      	mov	r3, r2
 8003e76:	011b      	lsls	r3, r3, #4
 8003e78:	1a9b      	subs	r3, r3, r2
 8003e7a:	009b      	lsls	r3, r3, #2
 8003e7c:	440b      	add	r3, r1
 8003e7e:	3326      	adds	r3, #38	@ 0x26
 8003e80:	781b      	ldrb	r3, [r3, #0]
 8003e82:	2b00      	cmp	r3, #0
 8003e84:	d00b      	beq.n	8003e9e <HCD_HC_IN_IRQHandler+0x97c>
            (hhcd->hc[chnum].ep_type == EP_TYPE_BULK))
 8003e86:	78fa      	ldrb	r2, [r7, #3]
 8003e88:	6879      	ldr	r1, [r7, #4]
 8003e8a:	4613      	mov	r3, r2
 8003e8c:	011b      	lsls	r3, r3, #4
 8003e8e:	1a9b      	subs	r3, r3, r2
 8003e90:	009b      	lsls	r3, r3, #2
 8003e92:	440b      	add	r3, r1
 8003e94:	3326      	adds	r3, #38	@ 0x26
 8003e96:	781b      	ldrb	r3, [r3, #0]
        if ((hhcd->hc[chnum].ep_type == EP_TYPE_CTRL) ||
 8003e98:	2b02      	cmp	r3, #2
 8003e9a:	f040 80a9 	bne.w	8003ff0 <HCD_HC_IN_IRQHandler+0xace>
        {
          /* re-activate the channel */
          tmpreg = USBx_HC(chnum)->HCCHAR;
 8003e9e:	78fb      	ldrb	r3, [r7, #3]
 8003ea0:	015a      	lsls	r2, r3, #5
 8003ea2:	693b      	ldr	r3, [r7, #16]
 8003ea4:	4413      	add	r3, r2
 8003ea6:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 8003eaa:	681b      	ldr	r3, [r3, #0]
 8003eac:	60fb      	str	r3, [r7, #12]
          tmpreg &= ~USB_OTG_HCCHAR_CHDIS;
 8003eae:	68fb      	ldr	r3, [r7, #12]
 8003eb0:	f023 4380 	bic.w	r3, r3, #1073741824	@ 0x40000000
 8003eb4:	60fb      	str	r3, [r7, #12]
          tmpreg |= USB_OTG_HCCHAR_CHENA;
 8003eb6:	68fb      	ldr	r3, [r7, #12]
 8003eb8:	f043 4300 	orr.w	r3, r3, #2147483648	@ 0x80000000
 8003ebc:	60fb      	str	r3, [r7, #12]
          USBx_HC(chnum)->HCCHAR = tmpreg;
 8003ebe:	78fb      	ldrb	r3, [r7, #3]
 8003ec0:	015a      	lsls	r2, r3, #5
 8003ec2:	693b      	ldr	r3, [r7, #16]
 8003ec4:	4413      	add	r3, r2
 8003ec6:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 8003eca:	461a      	mov	r2, r3
 8003ecc:	68fb      	ldr	r3, [r7, #12]
 8003ece:	6013      	str	r3, [r2, #0]
 8003ed0:	e08e      	b.n	8003ff0 <HCD_HC_IN_IRQHandler+0xace>
        }
      }
    }
    else if (hhcd->hc[chnum].state == HC_NAK)
 8003ed2:	78fa      	ldrb	r2, [r7, #3]
 8003ed4:	6879      	ldr	r1, [r7, #4]
 8003ed6:	4613      	mov	r3, r2
 8003ed8:	011b      	lsls	r3, r3, #4
 8003eda:	1a9b      	subs	r3, r3, r2
 8003edc:	009b      	lsls	r3, r3, #2
 8003ede:	440b      	add	r3, r1
 8003ee0:	334d      	adds	r3, #77	@ 0x4d
 8003ee2:	781b      	ldrb	r3, [r3, #0]
 8003ee4:	2b04      	cmp	r3, #4
 8003ee6:	d143      	bne.n	8003f70 <HCD_HC_IN_IRQHandler+0xa4e>
    {
      hhcd->hc[chnum].state = HC_HALTED;
 8003ee8:	78fa      	ldrb	r2, [r7, #3]
 8003eea:	6879      	ldr	r1, [r7, #4]
 8003eec:	4613      	mov	r3, r2
 8003eee:	011b      	lsls	r3, r3, #4
 8003ef0:	1a9b      	subs	r3, r3, r2
 8003ef2:	009b      	lsls	r3, r3, #2
 8003ef4:	440b      	add	r3, r1
 8003ef6:	334d      	adds	r3, #77	@ 0x4d
 8003ef8:	2202      	movs	r2, #2
 8003efa:	701a      	strb	r2, [r3, #0]
      hhcd->hc[chnum].urb_state = URB_NOTREADY;
 8003efc:	78fa      	ldrb	r2, [r7, #3]
 8003efe:	6879      	ldr	r1, [r7, #4]
 8003f00:	4613      	mov	r3, r2
 8003f02:	011b      	lsls	r3, r3, #4
 8003f04:	1a9b      	subs	r3, r3, r2
 8003f06:	009b      	lsls	r3, r3, #2
 8003f08:	440b      	add	r3, r1
 8003f0a:	334c      	adds	r3, #76	@ 0x4c
 8003f0c:	2202      	movs	r2, #2
 8003f0e:	701a      	strb	r2, [r3, #0]

      if ((hhcd->hc[chnum].ep_type == EP_TYPE_CTRL) ||
 8003f10:	78fa      	ldrb	r2, [r7, #3]
 8003f12:	6879      	ldr	r1, [r7, #4]
 8003f14:	4613      	mov	r3, r2
 8003f16:	011b      	lsls	r3, r3, #4
 8003f18:	1a9b      	subs	r3, r3, r2
 8003f1a:	009b      	lsls	r3, r3, #2
 8003f1c:	440b      	add	r3, r1
 8003f1e:	3326      	adds	r3, #38	@ 0x26
 8003f20:	781b      	ldrb	r3, [r3, #0]
 8003f22:	2b00      	cmp	r3, #0
 8003f24:	d00a      	beq.n	8003f3c <HCD_HC_IN_IRQHandler+0xa1a>
          (hhcd->hc[chnum].ep_type == EP_TYPE_BULK))
 8003f26:	78fa      	ldrb	r2, [r7, #3]
 8003f28:	6879      	ldr	r1, [r7, #4]
 8003f2a:	4613      	mov	r3, r2
 8003f2c:	011b      	lsls	r3, r3, #4
 8003f2e:	1a9b      	subs	r3, r3, r2
 8003f30:	009b      	lsls	r3, r3, #2
 8003f32:	440b      	add	r3, r1
 8003f34:	3326      	adds	r3, #38	@ 0x26
 8003f36:	781b      	ldrb	r3, [r3, #0]
      if ((hhcd->hc[chnum].ep_type == EP_TYPE_CTRL) ||
 8003f38:	2b02      	cmp	r3, #2
 8003f3a:	d159      	bne.n	8003ff0 <HCD_HC_IN_IRQHandler+0xace>
      {
        /* re-activate the channel */
        tmpreg = USBx_HC(chnum)->HCCHAR;
 8003f3c:	78fb      	ldrb	r3, [r7, #3]
 8003f3e:	015a      	lsls	r2, r3, #5
 8003f40:	693b      	ldr	r3, [r7, #16]
 8003f42:	4413      	add	r3, r2
 8003f44:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 8003f48:	681b      	ldr	r3, [r3, #0]
 8003f4a:	60fb      	str	r3, [r7, #12]
        tmpreg &= ~USB_OTG_HCCHAR_CHDIS;
 8003f4c:	68fb      	ldr	r3, [r7, #12]
 8003f4e:	f023 4380 	bic.w	r3, r3, #1073741824	@ 0x40000000
 8003f52:	60fb      	str	r3, [r7, #12]
        tmpreg |= USB_OTG_HCCHAR_CHENA;
 8003f54:	68fb      	ldr	r3, [r7, #12]
 8003f56:	f043 4300 	orr.w	r3, r3, #2147483648	@ 0x80000000
 8003f5a:	60fb      	str	r3, [r7, #12]
        USBx_HC(chnum)->HCCHAR = tmpreg;
 8003f5c:	78fb      	ldrb	r3, [r7, #3]
 8003f5e:	015a      	lsls	r2, r3, #5
 8003f60:	693b      	ldr	r3, [r7, #16]
 8003f62:	4413      	add	r3, r2
 8003f64:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 8003f68:	461a      	mov	r2, r3
 8003f6a:	68fb      	ldr	r3, [r7, #12]
 8003f6c:	6013      	str	r3, [r2, #0]
 8003f6e:	e03f      	b.n	8003ff0 <HCD_HC_IN_IRQHandler+0xace>
      }
    }
    else if (hhcd->hc[chnum].state == HC_BBLERR)
 8003f70:	78fa      	ldrb	r2, [r7, #3]
 8003f72:	6879      	ldr	r1, [r7, #4]
 8003f74:	4613      	mov	r3, r2
 8003f76:	011b      	lsls	r3, r3, #4
 8003f78:	1a9b      	subs	r3, r3, r2
 8003f7a:	009b      	lsls	r3, r3, #2
 8003f7c:	440b      	add	r3, r1
 8003f7e:	334d      	adds	r3, #77	@ 0x4d
 8003f80:	781b      	ldrb	r3, [r3, #0]
 8003f82:	2b08      	cmp	r3, #8
 8003f84:	d126      	bne.n	8003fd4 <HCD_HC_IN_IRQHandler+0xab2>
    {
      hhcd->hc[chnum].state = HC_HALTED;
 8003f86:	78fa      	ldrb	r2, [r7, #3]
 8003f88:	6879      	ldr	r1, [r7, #4]
 8003f8a:	4613      	mov	r3, r2
 8003f8c:	011b      	lsls	r3, r3, #4
 8003f8e:	1a9b      	subs	r3, r3, r2
 8003f90:	009b      	lsls	r3, r3, #2
 8003f92:	440b      	add	r3, r1
 8003f94:	334d      	adds	r3, #77	@ 0x4d
 8003f96:	2202      	movs	r2, #2
 8003f98:	701a      	strb	r2, [r3, #0]
      hhcd->hc[chnum].ErrCnt++;
 8003f9a:	78fa      	ldrb	r2, [r7, #3]
 8003f9c:	6879      	ldr	r1, [r7, #4]
 8003f9e:	4613      	mov	r3, r2
 8003fa0:	011b      	lsls	r3, r3, #4
 8003fa2:	1a9b      	subs	r3, r3, r2
 8003fa4:	009b      	lsls	r3, r3, #2
 8003fa6:	440b      	add	r3, r1
 8003fa8:	3344      	adds	r3, #68	@ 0x44
 8003faa:	681b      	ldr	r3, [r3, #0]
 8003fac:	1c59      	adds	r1, r3, #1
 8003fae:	6878      	ldr	r0, [r7, #4]
 8003fb0:	4613      	mov	r3, r2
 8003fb2:	011b      	lsls	r3, r3, #4
 8003fb4:	1a9b      	subs	r3, r3, r2
 8003fb6:	009b      	lsls	r3, r3, #2
 8003fb8:	4403      	add	r3, r0
 8003fba:	3344      	adds	r3, #68	@ 0x44
 8003fbc:	6019      	str	r1, [r3, #0]
      hhcd->hc[chnum].urb_state = URB_ERROR;
 8003fbe:	78fa      	ldrb	r2, [r7, #3]
 8003fc0:	6879      	ldr	r1, [r7, #4]
 8003fc2:	4613      	mov	r3, r2
 8003fc4:	011b      	lsls	r3, r3, #4
 8003fc6:	1a9b      	subs	r3, r3, r2
 8003fc8:	009b      	lsls	r3, r3, #2
 8003fca:	440b      	add	r3, r1
 8003fcc:	334c      	adds	r3, #76	@ 0x4c
 8003fce:	2204      	movs	r2, #4
 8003fd0:	701a      	strb	r2, [r3, #0]
 8003fd2:	e00d      	b.n	8003ff0 <HCD_HC_IN_IRQHandler+0xace>
    }
    else
    {
      if (hhcd->hc[chnum].state == HC_HALTED)
 8003fd4:	78fa      	ldrb	r2, [r7, #3]
 8003fd6:	6879      	ldr	r1, [r7, #4]
 8003fd8:	4613      	mov	r3, r2
 8003fda:	011b      	lsls	r3, r3, #4
 8003fdc:	1a9b      	subs	r3, r3, r2
 8003fde:	009b      	lsls	r3, r3, #2
 8003fe0:	440b      	add	r3, r1
 8003fe2:	334d      	adds	r3, #77	@ 0x4d
 8003fe4:	781b      	ldrb	r3, [r3, #0]
 8003fe6:	2b02      	cmp	r3, #2
 8003fe8:	f000 8100 	beq.w	80041ec <HCD_HC_IN_IRQHandler+0xcca>
 8003fec:	e000      	b.n	8003ff0 <HCD_HC_IN_IRQHandler+0xace>
      if (hhcd->hc[chnum].ErrCnt > 2U)
 8003fee:	bf00      	nop
    }

#if (USE_HAL_HCD_REGISTER_CALLBACKS == 1U)
    hhcd->HC_NotifyURBChangeCallback(hhcd, chnum, hhcd->hc[chnum].urb_state);
#else
    HAL_HCD_HC_NotifyURBChange_Callback(hhcd, chnum, hhcd->hc[chnum].urb_state);
 8003ff0:	78fa      	ldrb	r2, [r7, #3]
 8003ff2:	6879      	ldr	r1, [r7, #4]
 8003ff4:	4613      	mov	r3, r2
 8003ff6:	011b      	lsls	r3, r3, #4
 8003ff8:	1a9b      	subs	r3, r3, r2
 8003ffa:	009b      	lsls	r3, r3, #2
 8003ffc:	440b      	add	r3, r1
 8003ffe:	334c      	adds	r3, #76	@ 0x4c
 8004000:	781a      	ldrb	r2, [r3, #0]
 8004002:	78fb      	ldrb	r3, [r7, #3]
 8004004:	4619      	mov	r1, r3
 8004006:	6878      	ldr	r0, [r7, #4]
 8004008:	f006 fbb2 	bl	800a770 <HAL_HCD_HC_NotifyURBChange_Callback>
 800400c:	e0ef      	b.n	80041ee <HCD_HC_IN_IRQHandler+0xccc>
#endif /* USE_HAL_HCD_REGISTER_CALLBACKS */
  }
  else if (__HAL_HCD_GET_CH_FLAG(hhcd, chnum, USB_OTG_HCINT_NYET))
 800400e:	687b      	ldr	r3, [r7, #4]
 8004010:	681b      	ldr	r3, [r3, #0]
 8004012:	78fa      	ldrb	r2, [r7, #3]
 8004014:	4611      	mov	r1, r2
 8004016:	4618      	mov	r0, r3
 8004018:	f003 fb3f 	bl	800769a <USB_ReadChInterrupts>
 800401c:	4603      	mov	r3, r0
 800401e:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8004022:	2b40      	cmp	r3, #64	@ 0x40
 8004024:	d12f      	bne.n	8004086 <HCD_HC_IN_IRQHandler+0xb64>
  {
    __HAL_HCD_CLEAR_HC_INT(chnum, USB_OTG_HCINT_NYET);
 8004026:	78fb      	ldrb	r3, [r7, #3]
 8004028:	015a      	lsls	r2, r3, #5
 800402a:	693b      	ldr	r3, [r7, #16]
 800402c:	4413      	add	r3, r2
 800402e:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 8004032:	461a      	mov	r2, r3
 8004034:	2340      	movs	r3, #64	@ 0x40
 8004036:	6093      	str	r3, [r2, #8]
    hhcd->hc[chnum].state = HC_NYET;
 8004038:	78fa      	ldrb	r2, [r7, #3]
 800403a:	6879      	ldr	r1, [r7, #4]
 800403c:	4613      	mov	r3, r2
 800403e:	011b      	lsls	r3, r3, #4
 8004040:	1a9b      	subs	r3, r3, r2
 8004042:	009b      	lsls	r3, r3, #2
 8004044:	440b      	add	r3, r1
 8004046:	334d      	adds	r3, #77	@ 0x4d
 8004048:	2205      	movs	r2, #5
 800404a:	701a      	strb	r2, [r3, #0]

    if (hhcd->hc[chnum].do_ssplit == 0U)
 800404c:	78fa      	ldrb	r2, [r7, #3]
 800404e:	6879      	ldr	r1, [r7, #4]
 8004050:	4613      	mov	r3, r2
 8004052:	011b      	lsls	r3, r3, #4
 8004054:	1a9b      	subs	r3, r3, r2
 8004056:	009b      	lsls	r3, r3, #2
 8004058:	440b      	add	r3, r1
 800405a:	331a      	adds	r3, #26
 800405c:	781b      	ldrb	r3, [r3, #0]
 800405e:	2b00      	cmp	r3, #0
 8004060:	d109      	bne.n	8004076 <HCD_HC_IN_IRQHandler+0xb54>
    {
      hhcd->hc[chnum].ErrCnt = 0U;
 8004062:	78fa      	ldrb	r2, [r7, #3]
 8004064:	6879      	ldr	r1, [r7, #4]
 8004066:	4613      	mov	r3, r2
 8004068:	011b      	lsls	r3, r3, #4
 800406a:	1a9b      	subs	r3, r3, r2
 800406c:	009b      	lsls	r3, r3, #2
 800406e:	440b      	add	r3, r1
 8004070:	3344      	adds	r3, #68	@ 0x44
 8004072:	2200      	movs	r2, #0
 8004074:	601a      	str	r2, [r3, #0]
    }

    (void)USB_HC_Halt(hhcd->Instance, chnum);
 8004076:	687b      	ldr	r3, [r7, #4]
 8004078:	681b      	ldr	r3, [r3, #0]
 800407a:	78fa      	ldrb	r2, [r7, #3]
 800407c:	4611      	mov	r1, r2
 800407e:	4618      	mov	r0, r3
 8004080:	f004 f853 	bl	800812a <USB_HC_Halt>
 8004084:	e0b3      	b.n	80041ee <HCD_HC_IN_IRQHandler+0xccc>
  }
  else if (__HAL_HCD_GET_CH_FLAG(hhcd, chnum, USB_OTG_HCINT_NAK))
 8004086:	687b      	ldr	r3, [r7, #4]
 8004088:	681b      	ldr	r3, [r3, #0]
 800408a:	78fa      	ldrb	r2, [r7, #3]
 800408c:	4611      	mov	r1, r2
 800408e:	4618      	mov	r0, r3
 8004090:	f003 fb03 	bl	800769a <USB_ReadChInterrupts>
 8004094:	4603      	mov	r3, r0
 8004096:	f003 0310 	and.w	r3, r3, #16
 800409a:	2b10      	cmp	r3, #16
 800409c:	f040 80a7 	bne.w	80041ee <HCD_HC_IN_IRQHandler+0xccc>
  {
    if (hhcd->hc[chnum].ep_type == EP_TYPE_INTR)
 80040a0:	78fa      	ldrb	r2, [r7, #3]
 80040a2:	6879      	ldr	r1, [r7, #4]
 80040a4:	4613      	mov	r3, r2
 80040a6:	011b      	lsls	r3, r3, #4
 80040a8:	1a9b      	subs	r3, r3, r2
 80040aa:	009b      	lsls	r3, r3, #2
 80040ac:	440b      	add	r3, r1
 80040ae:	3326      	adds	r3, #38	@ 0x26
 80040b0:	781b      	ldrb	r3, [r3, #0]
 80040b2:	2b03      	cmp	r3, #3
 80040b4:	d11b      	bne.n	80040ee <HCD_HC_IN_IRQHandler+0xbcc>
    {
      hhcd->hc[chnum].ErrCnt = 0U;
 80040b6:	78fa      	ldrb	r2, [r7, #3]
 80040b8:	6879      	ldr	r1, [r7, #4]
 80040ba:	4613      	mov	r3, r2
 80040bc:	011b      	lsls	r3, r3, #4
 80040be:	1a9b      	subs	r3, r3, r2
 80040c0:	009b      	lsls	r3, r3, #2
 80040c2:	440b      	add	r3, r1
 80040c4:	3344      	adds	r3, #68	@ 0x44
 80040c6:	2200      	movs	r2, #0
 80040c8:	601a      	str	r2, [r3, #0]
      hhcd->hc[chnum].state = HC_NAK;
 80040ca:	78fa      	ldrb	r2, [r7, #3]
 80040cc:	6879      	ldr	r1, [r7, #4]
 80040ce:	4613      	mov	r3, r2
 80040d0:	011b      	lsls	r3, r3, #4
 80040d2:	1a9b      	subs	r3, r3, r2
 80040d4:	009b      	lsls	r3, r3, #2
 80040d6:	440b      	add	r3, r1
 80040d8:	334d      	adds	r3, #77	@ 0x4d
 80040da:	2204      	movs	r2, #4
 80040dc:	701a      	strb	r2, [r3, #0]
      (void)USB_HC_Halt(hhcd->Instance, chnum);
 80040de:	687b      	ldr	r3, [r7, #4]
 80040e0:	681b      	ldr	r3, [r3, #0]
 80040e2:	78fa      	ldrb	r2, [r7, #3]
 80040e4:	4611      	mov	r1, r2
 80040e6:	4618      	mov	r0, r3
 80040e8:	f004 f81f 	bl	800812a <USB_HC_Halt>
 80040ec:	e03f      	b.n	800416e <HCD_HC_IN_IRQHandler+0xc4c>
    }
    else if ((hhcd->hc[chnum].ep_type == EP_TYPE_CTRL) ||
 80040ee:	78fa      	ldrb	r2, [r7, #3]
 80040f0:	6879      	ldr	r1, [r7, #4]
 80040f2:	4613      	mov	r3, r2
 80040f4:	011b      	lsls	r3, r3, #4
 80040f6:	1a9b      	subs	r3, r3, r2
 80040f8:	009b      	lsls	r3, r3, #2
 80040fa:	440b      	add	r3, r1
 80040fc:	3326      	adds	r3, #38	@ 0x26
 80040fe:	781b      	ldrb	r3, [r3, #0]
 8004100:	2b00      	cmp	r3, #0
 8004102:	d00a      	beq.n	800411a <HCD_HC_IN_IRQHandler+0xbf8>
             (hhcd->hc[chnum].ep_type == EP_TYPE_BULK))
 8004104:	78fa      	ldrb	r2, [r7, #3]
 8004106:	6879      	ldr	r1, [r7, #4]
 8004108:	4613      	mov	r3, r2
 800410a:	011b      	lsls	r3, r3, #4
 800410c:	1a9b      	subs	r3, r3, r2
 800410e:	009b      	lsls	r3, r3, #2
 8004110:	440b      	add	r3, r1
 8004112:	3326      	adds	r3, #38	@ 0x26
 8004114:	781b      	ldrb	r3, [r3, #0]
    else if ((hhcd->hc[chnum].ep_type == EP_TYPE_CTRL) ||
 8004116:	2b02      	cmp	r3, #2
 8004118:	d129      	bne.n	800416e <HCD_HC_IN_IRQHandler+0xc4c>
    {
      hhcd->hc[chnum].ErrCnt = 0U;
 800411a:	78fa      	ldrb	r2, [r7, #3]
 800411c:	6879      	ldr	r1, [r7, #4]
 800411e:	4613      	mov	r3, r2
 8004120:	011b      	lsls	r3, r3, #4
 8004122:	1a9b      	subs	r3, r3, r2
 8004124:	009b      	lsls	r3, r3, #2
 8004126:	440b      	add	r3, r1
 8004128:	3344      	adds	r3, #68	@ 0x44
 800412a:	2200      	movs	r2, #0
 800412c:	601a      	str	r2, [r3, #0]

      if ((hhcd->Init.dma_enable == 0U) || (hhcd->hc[chnum].do_csplit == 1U))
 800412e:	687b      	ldr	r3, [r7, #4]
 8004130:	799b      	ldrb	r3, [r3, #6]
 8004132:	2b00      	cmp	r3, #0
 8004134:	d00a      	beq.n	800414c <HCD_HC_IN_IRQHandler+0xc2a>
 8004136:	78fa      	ldrb	r2, [r7, #3]
 8004138:	6879      	ldr	r1, [r7, #4]
 800413a:	4613      	mov	r3, r2
 800413c:	011b      	lsls	r3, r3, #4
 800413e:	1a9b      	subs	r3, r3, r2
 8004140:	009b      	lsls	r3, r3, #2
 8004142:	440b      	add	r3, r1
 8004144:	331b      	adds	r3, #27
 8004146:	781b      	ldrb	r3, [r3, #0]
 8004148:	2b01      	cmp	r3, #1
 800414a:	d110      	bne.n	800416e <HCD_HC_IN_IRQHandler+0xc4c>
      {
        hhcd->hc[chnum].state = HC_NAK;
 800414c:	78fa      	ldrb	r2, [r7, #3]
 800414e:	6879      	ldr	r1, [r7, #4]
 8004150:	4613      	mov	r3, r2
 8004152:	011b      	lsls	r3, r3, #4
 8004154:	1a9b      	subs	r3, r3, r2
 8004156:	009b      	lsls	r3, r3, #2
 8004158:	440b      	add	r3, r1
 800415a:	334d      	adds	r3, #77	@ 0x4d
 800415c:	2204      	movs	r2, #4
 800415e:	701a      	strb	r2, [r3, #0]
        (void)USB_HC_Halt(hhcd->Instance, chnum);
 8004160:	687b      	ldr	r3, [r7, #4]
 8004162:	681b      	ldr	r3, [r3, #0]
 8004164:	78fa      	ldrb	r2, [r7, #3]
 8004166:	4611      	mov	r1, r2
 8004168:	4618      	mov	r0, r3
 800416a:	f003 ffde 	bl	800812a <USB_HC_Halt>
    else
    {
      /* ... */
    }

    if (hhcd->hc[chnum].do_csplit == 1U)
 800416e:	78fa      	ldrb	r2, [r7, #3]
 8004170:	6879      	ldr	r1, [r7, #4]
 8004172:	4613      	mov	r3, r2
 8004174:	011b      	lsls	r3, r3, #4
 8004176:	1a9b      	subs	r3, r3, r2
 8004178:	009b      	lsls	r3, r3, #2
 800417a:	440b      	add	r3, r1
 800417c:	331b      	adds	r3, #27
 800417e:	781b      	ldrb	r3, [r3, #0]
 8004180:	2b01      	cmp	r3, #1
 8004182:	d129      	bne.n	80041d8 <HCD_HC_IN_IRQHandler+0xcb6>
    {
      hhcd->hc[chnum].do_csplit = 0U;
 8004184:	78fa      	ldrb	r2, [r7, #3]
 8004186:	6879      	ldr	r1, [r7, #4]
 8004188:	4613      	mov	r3, r2
 800418a:	011b      	lsls	r3, r3, #4
 800418c:	1a9b      	subs	r3, r3, r2
 800418e:	009b      	lsls	r3, r3, #2
 8004190:	440b      	add	r3, r1
 8004192:	331b      	adds	r3, #27
 8004194:	2200      	movs	r2, #0
 8004196:	701a      	strb	r2, [r3, #0]
      __HAL_HCD_CLEAR_HC_CSPLT(chnum);
 8004198:	78fb      	ldrb	r3, [r7, #3]
 800419a:	015a      	lsls	r2, r3, #5
 800419c:	693b      	ldr	r3, [r7, #16]
 800419e:	4413      	add	r3, r2
 80041a0:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 80041a4:	685b      	ldr	r3, [r3, #4]
 80041a6:	78fa      	ldrb	r2, [r7, #3]
 80041a8:	0151      	lsls	r1, r2, #5
 80041aa:	693a      	ldr	r2, [r7, #16]
 80041ac:	440a      	add	r2, r1
 80041ae:	f502 62a0 	add.w	r2, r2, #1280	@ 0x500
 80041b2:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 80041b6:	6053      	str	r3, [r2, #4]
      __HAL_HCD_UNMASK_ACK_HC_INT(chnum);
 80041b8:	78fb      	ldrb	r3, [r7, #3]
 80041ba:	015a      	lsls	r2, r3, #5
 80041bc:	693b      	ldr	r3, [r7, #16]
 80041be:	4413      	add	r3, r2
 80041c0:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 80041c4:	68db      	ldr	r3, [r3, #12]
 80041c6:	78fa      	ldrb	r2, [r7, #3]
 80041c8:	0151      	lsls	r1, r2, #5
 80041ca:	693a      	ldr	r2, [r7, #16]
 80041cc:	440a      	add	r2, r1
 80041ce:	f502 62a0 	add.w	r2, r2, #1280	@ 0x500
 80041d2:	f043 0320 	orr.w	r3, r3, #32
 80041d6:	60d3      	str	r3, [r2, #12]
    }

    __HAL_HCD_CLEAR_HC_INT(chnum, USB_OTG_HCINT_NAK);
 80041d8:	78fb      	ldrb	r3, [r7, #3]
 80041da:	015a      	lsls	r2, r3, #5
 80041dc:	693b      	ldr	r3, [r7, #16]
 80041de:	4413      	add	r3, r2
 80041e0:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 80041e4:	461a      	mov	r2, r3
 80041e6:	2310      	movs	r3, #16
 80041e8:	6093      	str	r3, [r2, #8]
 80041ea:	e000      	b.n	80041ee <HCD_HC_IN_IRQHandler+0xccc>
        return;
 80041ec:	bf00      	nop
  }
  else
  {
    /* ... */
  }
}
 80041ee:	3718      	adds	r7, #24
 80041f0:	46bd      	mov	sp, r7
 80041f2:	bd80      	pop	{r7, pc}

080041f4 <HCD_HC_OUT_IRQHandler>:
  * @param  chnum Channel number.
  *         This parameter can be a value from 1 to 15
  * @retval none
  */
static void HCD_HC_OUT_IRQHandler(HCD_HandleTypeDef *hhcd, uint8_t chnum)
{
 80041f4:	b580      	push	{r7, lr}
 80041f6:	b086      	sub	sp, #24
 80041f8:	af00      	add	r7, sp, #0
 80041fa:	6078      	str	r0, [r7, #4]
 80041fc:	460b      	mov	r3, r1
 80041fe:	70fb      	strb	r3, [r7, #3]
  const USB_OTG_GlobalTypeDef *USBx = hhcd->Instance;
 8004200:	687b      	ldr	r3, [r7, #4]
 8004202:	681b      	ldr	r3, [r3, #0]
 8004204:	617b      	str	r3, [r7, #20]
  uint32_t USBx_BASE = (uint32_t)USBx;
 8004206:	697b      	ldr	r3, [r7, #20]
 8004208:	613b      	str	r3, [r7, #16]
  uint32_t tmpreg;
  uint32_t num_packets;

  if (__HAL_HCD_GET_CH_FLAG(hhcd, chnum, USB_OTG_HCINT_AHBERR))
 800420a:	687b      	ldr	r3, [r7, #4]
 800420c:	681b      	ldr	r3, [r3, #0]
 800420e:	78fa      	ldrb	r2, [r7, #3]
 8004210:	4611      	mov	r1, r2
 8004212:	4618      	mov	r0, r3
 8004214:	f003 fa41 	bl	800769a <USB_ReadChInterrupts>
 8004218:	4603      	mov	r3, r0
 800421a:	f003 0304 	and.w	r3, r3, #4
 800421e:	2b04      	cmp	r3, #4
 8004220:	d11b      	bne.n	800425a <HCD_HC_OUT_IRQHandler+0x66>
  {
    __HAL_HCD_CLEAR_HC_INT(chnum, USB_OTG_HCINT_AHBERR);
 8004222:	78fb      	ldrb	r3, [r7, #3]
 8004224:	015a      	lsls	r2, r3, #5
 8004226:	693b      	ldr	r3, [r7, #16]
 8004228:	4413      	add	r3, r2
 800422a:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 800422e:	461a      	mov	r2, r3
 8004230:	2304      	movs	r3, #4
 8004232:	6093      	str	r3, [r2, #8]
    hhcd->hc[chnum].state = HC_XACTERR;
 8004234:	78fa      	ldrb	r2, [r7, #3]
 8004236:	6879      	ldr	r1, [r7, #4]
 8004238:	4613      	mov	r3, r2
 800423a:	011b      	lsls	r3, r3, #4
 800423c:	1a9b      	subs	r3, r3, r2
 800423e:	009b      	lsls	r3, r3, #2
 8004240:	440b      	add	r3, r1
 8004242:	334d      	adds	r3, #77	@ 0x4d
 8004244:	2207      	movs	r2, #7
 8004246:	701a      	strb	r2, [r3, #0]
    (void)USB_HC_Halt(hhcd->Instance, chnum);
 8004248:	687b      	ldr	r3, [r7, #4]
 800424a:	681b      	ldr	r3, [r3, #0]
 800424c:	78fa      	ldrb	r2, [r7, #3]
 800424e:	4611      	mov	r1, r2
 8004250:	4618      	mov	r0, r3
 8004252:	f003 ff6a 	bl	800812a <USB_HC_Halt>
 8004256:	f000 bc89 	b.w	8004b6c <HCD_HC_OUT_IRQHandler+0x978>
  }
  else if (__HAL_HCD_GET_CH_FLAG(hhcd, chnum, USB_OTG_HCINT_ACK))
 800425a:	687b      	ldr	r3, [r7, #4]
 800425c:	681b      	ldr	r3, [r3, #0]
 800425e:	78fa      	ldrb	r2, [r7, #3]
 8004260:	4611      	mov	r1, r2
 8004262:	4618      	mov	r0, r3
 8004264:	f003 fa19 	bl	800769a <USB_ReadChInterrupts>
 8004268:	4603      	mov	r3, r0
 800426a:	f003 0320 	and.w	r3, r3, #32
 800426e:	2b20      	cmp	r3, #32
 8004270:	f040 8082 	bne.w	8004378 <HCD_HC_OUT_IRQHandler+0x184>
  {
    __HAL_HCD_CLEAR_HC_INT(chnum, USB_OTG_HCINT_ACK);
 8004274:	78fb      	ldrb	r3, [r7, #3]
 8004276:	015a      	lsls	r2, r3, #5
 8004278:	693b      	ldr	r3, [r7, #16]
 800427a:	4413      	add	r3, r2
 800427c:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 8004280:	461a      	mov	r2, r3
 8004282:	2320      	movs	r3, #32
 8004284:	6093      	str	r3, [r2, #8]

    if (hhcd->hc[chnum].do_ping == 1U)
 8004286:	78fa      	ldrb	r2, [r7, #3]
 8004288:	6879      	ldr	r1, [r7, #4]
 800428a:	4613      	mov	r3, r2
 800428c:	011b      	lsls	r3, r3, #4
 800428e:	1a9b      	subs	r3, r3, r2
 8004290:	009b      	lsls	r3, r3, #2
 8004292:	440b      	add	r3, r1
 8004294:	3319      	adds	r3, #25
 8004296:	781b      	ldrb	r3, [r3, #0]
 8004298:	2b01      	cmp	r3, #1
 800429a:	d124      	bne.n	80042e6 <HCD_HC_OUT_IRQHandler+0xf2>
    {
      hhcd->hc[chnum].do_ping = 0U;
 800429c:	78fa      	ldrb	r2, [r7, #3]
 800429e:	6879      	ldr	r1, [r7, #4]
 80042a0:	4613      	mov	r3, r2
 80042a2:	011b      	lsls	r3, r3, #4
 80042a4:	1a9b      	subs	r3, r3, r2
 80042a6:	009b      	lsls	r3, r3, #2
 80042a8:	440b      	add	r3, r1
 80042aa:	3319      	adds	r3, #25
 80042ac:	2200      	movs	r2, #0
 80042ae:	701a      	strb	r2, [r3, #0]
      hhcd->hc[chnum].urb_state = URB_NOTREADY;
 80042b0:	78fa      	ldrb	r2, [r7, #3]
 80042b2:	6879      	ldr	r1, [r7, #4]
 80042b4:	4613      	mov	r3, r2
 80042b6:	011b      	lsls	r3, r3, #4
 80042b8:	1a9b      	subs	r3, r3, r2
 80042ba:	009b      	lsls	r3, r3, #2
 80042bc:	440b      	add	r3, r1
 80042be:	334c      	adds	r3, #76	@ 0x4c
 80042c0:	2202      	movs	r2, #2
 80042c2:	701a      	strb	r2, [r3, #0]
      hhcd->hc[chnum].state = HC_ACK;
 80042c4:	78fa      	ldrb	r2, [r7, #3]
 80042c6:	6879      	ldr	r1, [r7, #4]
 80042c8:	4613      	mov	r3, r2
 80042ca:	011b      	lsls	r3, r3, #4
 80042cc:	1a9b      	subs	r3, r3, r2
 80042ce:	009b      	lsls	r3, r3, #2
 80042d0:	440b      	add	r3, r1
 80042d2:	334d      	adds	r3, #77	@ 0x4d
 80042d4:	2203      	movs	r2, #3
 80042d6:	701a      	strb	r2, [r3, #0]
      (void)USB_HC_Halt(hhcd->Instance, chnum);
 80042d8:	687b      	ldr	r3, [r7, #4]
 80042da:	681b      	ldr	r3, [r3, #0]
 80042dc:	78fa      	ldrb	r2, [r7, #3]
 80042de:	4611      	mov	r1, r2
 80042e0:	4618      	mov	r0, r3
 80042e2:	f003 ff22 	bl	800812a <USB_HC_Halt>
    }

    if ((hhcd->hc[chnum].do_ssplit == 1U) && (hhcd->hc[chnum].do_csplit == 0U))
 80042e6:	78fa      	ldrb	r2, [r7, #3]
 80042e8:	6879      	ldr	r1, [r7, #4]
 80042ea:	4613      	mov	r3, r2
 80042ec:	011b      	lsls	r3, r3, #4
 80042ee:	1a9b      	subs	r3, r3, r2
 80042f0:	009b      	lsls	r3, r3, #2
 80042f2:	440b      	add	r3, r1
 80042f4:	331a      	adds	r3, #26
 80042f6:	781b      	ldrb	r3, [r3, #0]
 80042f8:	2b01      	cmp	r3, #1
 80042fa:	f040 8437 	bne.w	8004b6c <HCD_HC_OUT_IRQHandler+0x978>
 80042fe:	78fa      	ldrb	r2, [r7, #3]
 8004300:	6879      	ldr	r1, [r7, #4]
 8004302:	4613      	mov	r3, r2
 8004304:	011b      	lsls	r3, r3, #4
 8004306:	1a9b      	subs	r3, r3, r2
 8004308:	009b      	lsls	r3, r3, #2
 800430a:	440b      	add	r3, r1
 800430c:	331b      	adds	r3, #27
 800430e:	781b      	ldrb	r3, [r3, #0]
 8004310:	2b00      	cmp	r3, #0
 8004312:	f040 842b 	bne.w	8004b6c <HCD_HC_OUT_IRQHandler+0x978>
    {
      if (hhcd->hc[chnum].ep_type != EP_TYPE_ISOC)
 8004316:	78fa      	ldrb	r2, [r7, #3]
 8004318:	6879      	ldr	r1, [r7, #4]
 800431a:	4613      	mov	r3, r2
 800431c:	011b      	lsls	r3, r3, #4
 800431e:	1a9b      	subs	r3, r3, r2
 8004320:	009b      	lsls	r3, r3, #2
 8004322:	440b      	add	r3, r1
 8004324:	3326      	adds	r3, #38	@ 0x26
 8004326:	781b      	ldrb	r3, [r3, #0]
 8004328:	2b01      	cmp	r3, #1
 800432a:	d009      	beq.n	8004340 <HCD_HC_OUT_IRQHandler+0x14c>
      {
        hhcd->hc[chnum].do_csplit = 1U;
 800432c:	78fa      	ldrb	r2, [r7, #3]
 800432e:	6879      	ldr	r1, [r7, #4]
 8004330:	4613      	mov	r3, r2
 8004332:	011b      	lsls	r3, r3, #4
 8004334:	1a9b      	subs	r3, r3, r2
 8004336:	009b      	lsls	r3, r3, #2
 8004338:	440b      	add	r3, r1
 800433a:	331b      	adds	r3, #27
 800433c:	2201      	movs	r2, #1
 800433e:	701a      	strb	r2, [r3, #0]
      }

      hhcd->hc[chnum].state = HC_ACK;
 8004340:	78fa      	ldrb	r2, [r7, #3]
 8004342:	6879      	ldr	r1, [r7, #4]
 8004344:	4613      	mov	r3, r2
 8004346:	011b      	lsls	r3, r3, #4
 8004348:	1a9b      	subs	r3, r3, r2
 800434a:	009b      	lsls	r3, r3, #2
 800434c:	440b      	add	r3, r1
 800434e:	334d      	adds	r3, #77	@ 0x4d
 8004350:	2203      	movs	r2, #3
 8004352:	701a      	strb	r2, [r3, #0]
      (void)USB_HC_Halt(hhcd->Instance, chnum);
 8004354:	687b      	ldr	r3, [r7, #4]
 8004356:	681b      	ldr	r3, [r3, #0]
 8004358:	78fa      	ldrb	r2, [r7, #3]
 800435a:	4611      	mov	r1, r2
 800435c:	4618      	mov	r0, r3
 800435e:	f003 fee4 	bl	800812a <USB_HC_Halt>

      /* reset error_count */
      hhcd->hc[chnum].ErrCnt = 0U;
 8004362:	78fa      	ldrb	r2, [r7, #3]
 8004364:	6879      	ldr	r1, [r7, #4]
 8004366:	4613      	mov	r3, r2
 8004368:	011b      	lsls	r3, r3, #4
 800436a:	1a9b      	subs	r3, r3, r2
 800436c:	009b      	lsls	r3, r3, #2
 800436e:	440b      	add	r3, r1
 8004370:	3344      	adds	r3, #68	@ 0x44
 8004372:	2200      	movs	r2, #0
 8004374:	601a      	str	r2, [r3, #0]
 8004376:	e3f9      	b.n	8004b6c <HCD_HC_OUT_IRQHandler+0x978>
    }
  }
  else if (__HAL_HCD_GET_CH_FLAG(hhcd, chnum, USB_OTG_HCINT_FRMOR))
 8004378:	687b      	ldr	r3, [r7, #4]
 800437a:	681b      	ldr	r3, [r3, #0]
 800437c:	78fa      	ldrb	r2, [r7, #3]
 800437e:	4611      	mov	r1, r2
 8004380:	4618      	mov	r0, r3
 8004382:	f003 f98a 	bl	800769a <USB_ReadChInterrupts>
 8004386:	4603      	mov	r3, r0
 8004388:	f403 7300 	and.w	r3, r3, #512	@ 0x200
 800438c:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 8004390:	d111      	bne.n	80043b6 <HCD_HC_OUT_IRQHandler+0x1c2>
  {
    __HAL_HCD_CLEAR_HC_INT(chnum, USB_OTG_HCINT_FRMOR);
 8004392:	78fb      	ldrb	r3, [r7, #3]
 8004394:	015a      	lsls	r2, r3, #5
 8004396:	693b      	ldr	r3, [r7, #16]
 8004398:	4413      	add	r3, r2
 800439a:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 800439e:	461a      	mov	r2, r3
 80043a0:	f44f 7300 	mov.w	r3, #512	@ 0x200
 80043a4:	6093      	str	r3, [r2, #8]
    (void)USB_HC_Halt(hhcd->Instance, chnum);
 80043a6:	687b      	ldr	r3, [r7, #4]
 80043a8:	681b      	ldr	r3, [r3, #0]
 80043aa:	78fa      	ldrb	r2, [r7, #3]
 80043ac:	4611      	mov	r1, r2
 80043ae:	4618      	mov	r0, r3
 80043b0:	f003 febb 	bl	800812a <USB_HC_Halt>
 80043b4:	e3da      	b.n	8004b6c <HCD_HC_OUT_IRQHandler+0x978>
  }
  else if (__HAL_HCD_GET_CH_FLAG(hhcd, chnum, USB_OTG_HCINT_XFRC))
 80043b6:	687b      	ldr	r3, [r7, #4]
 80043b8:	681b      	ldr	r3, [r3, #0]
 80043ba:	78fa      	ldrb	r2, [r7, #3]
 80043bc:	4611      	mov	r1, r2
 80043be:	4618      	mov	r0, r3
 80043c0:	f003 f96b 	bl	800769a <USB_ReadChInterrupts>
 80043c4:	4603      	mov	r3, r0
 80043c6:	f003 0301 	and.w	r3, r3, #1
 80043ca:	2b01      	cmp	r3, #1
 80043cc:	d168      	bne.n	80044a0 <HCD_HC_OUT_IRQHandler+0x2ac>
  {
    hhcd->hc[chnum].ErrCnt = 0U;
 80043ce:	78fa      	ldrb	r2, [r7, #3]
 80043d0:	6879      	ldr	r1, [r7, #4]
 80043d2:	4613      	mov	r3, r2
 80043d4:	011b      	lsls	r3, r3, #4
 80043d6:	1a9b      	subs	r3, r3, r2
 80043d8:	009b      	lsls	r3, r3, #2
 80043da:	440b      	add	r3, r1
 80043dc:	3344      	adds	r3, #68	@ 0x44
 80043de:	2200      	movs	r2, #0
 80043e0:	601a      	str	r2, [r3, #0]

    /* transaction completed with NYET state, update do ping state */
    if (__HAL_HCD_GET_CH_FLAG(hhcd, chnum, USB_OTG_HCINT_NYET))
 80043e2:	687b      	ldr	r3, [r7, #4]
 80043e4:	681b      	ldr	r3, [r3, #0]
 80043e6:	78fa      	ldrb	r2, [r7, #3]
 80043e8:	4611      	mov	r1, r2
 80043ea:	4618      	mov	r0, r3
 80043ec:	f003 f955 	bl	800769a <USB_ReadChInterrupts>
 80043f0:	4603      	mov	r3, r0
 80043f2:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 80043f6:	2b40      	cmp	r3, #64	@ 0x40
 80043f8:	d112      	bne.n	8004420 <HCD_HC_OUT_IRQHandler+0x22c>
    {
      hhcd->hc[chnum].do_ping = 1U;
 80043fa:	78fa      	ldrb	r2, [r7, #3]
 80043fc:	6879      	ldr	r1, [r7, #4]
 80043fe:	4613      	mov	r3, r2
 8004400:	011b      	lsls	r3, r3, #4
 8004402:	1a9b      	subs	r3, r3, r2
 8004404:	009b      	lsls	r3, r3, #2
 8004406:	440b      	add	r3, r1
 8004408:	3319      	adds	r3, #25
 800440a:	2201      	movs	r2, #1
 800440c:	701a      	strb	r2, [r3, #0]
      __HAL_HCD_CLEAR_HC_INT(chnum, USB_OTG_HCINT_NYET);
 800440e:	78fb      	ldrb	r3, [r7, #3]
 8004410:	015a      	lsls	r2, r3, #5
 8004412:	693b      	ldr	r3, [r7, #16]
 8004414:	4413      	add	r3, r2
 8004416:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 800441a:	461a      	mov	r2, r3
 800441c:	2340      	movs	r3, #64	@ 0x40
 800441e:	6093      	str	r3, [r2, #8]
    }

    if (hhcd->hc[chnum].do_csplit != 0U)
 8004420:	78fa      	ldrb	r2, [r7, #3]
 8004422:	6879      	ldr	r1, [r7, #4]
 8004424:	4613      	mov	r3, r2
 8004426:	011b      	lsls	r3, r3, #4
 8004428:	1a9b      	subs	r3, r3, r2
 800442a:	009b      	lsls	r3, r3, #2
 800442c:	440b      	add	r3, r1
 800442e:	331b      	adds	r3, #27
 8004430:	781b      	ldrb	r3, [r3, #0]
 8004432:	2b00      	cmp	r3, #0
 8004434:	d019      	beq.n	800446a <HCD_HC_OUT_IRQHandler+0x276>
    {
      hhcd->hc[chnum].do_csplit = 0U;
 8004436:	78fa      	ldrb	r2, [r7, #3]
 8004438:	6879      	ldr	r1, [r7, #4]
 800443a:	4613      	mov	r3, r2
 800443c:	011b      	lsls	r3, r3, #4
 800443e:	1a9b      	subs	r3, r3, r2
 8004440:	009b      	lsls	r3, r3, #2
 8004442:	440b      	add	r3, r1
 8004444:	331b      	adds	r3, #27
 8004446:	2200      	movs	r2, #0
 8004448:	701a      	strb	r2, [r3, #0]
      __HAL_HCD_CLEAR_HC_CSPLT(chnum);
 800444a:	78fb      	ldrb	r3, [r7, #3]
 800444c:	015a      	lsls	r2, r3, #5
 800444e:	693b      	ldr	r3, [r7, #16]
 8004450:	4413      	add	r3, r2
 8004452:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 8004456:	685b      	ldr	r3, [r3, #4]
 8004458:	78fa      	ldrb	r2, [r7, #3]
 800445a:	0151      	lsls	r1, r2, #5
 800445c:	693a      	ldr	r2, [r7, #16]
 800445e:	440a      	add	r2, r1
 8004460:	f502 62a0 	add.w	r2, r2, #1280	@ 0x500
 8004464:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 8004468:	6053      	str	r3, [r2, #4]
    }

    __HAL_HCD_CLEAR_HC_INT(chnum, USB_OTG_HCINT_XFRC);
 800446a:	78fb      	ldrb	r3, [r7, #3]
 800446c:	015a      	lsls	r2, r3, #5
 800446e:	693b      	ldr	r3, [r7, #16]
 8004470:	4413      	add	r3, r2
 8004472:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 8004476:	461a      	mov	r2, r3
 8004478:	2301      	movs	r3, #1
 800447a:	6093      	str	r3, [r2, #8]
    hhcd->hc[chnum].state = HC_XFRC;
 800447c:	78fa      	ldrb	r2, [r7, #3]
 800447e:	6879      	ldr	r1, [r7, #4]
 8004480:	4613      	mov	r3, r2
 8004482:	011b      	lsls	r3, r3, #4
 8004484:	1a9b      	subs	r3, r3, r2
 8004486:	009b      	lsls	r3, r3, #2
 8004488:	440b      	add	r3, r1
 800448a:	334d      	adds	r3, #77	@ 0x4d
 800448c:	2201      	movs	r2, #1
 800448e:	701a      	strb	r2, [r3, #0]
    (void)USB_HC_Halt(hhcd->Instance, chnum);
 8004490:	687b      	ldr	r3, [r7, #4]
 8004492:	681b      	ldr	r3, [r3, #0]
 8004494:	78fa      	ldrb	r2, [r7, #3]
 8004496:	4611      	mov	r1, r2
 8004498:	4618      	mov	r0, r3
 800449a:	f003 fe46 	bl	800812a <USB_HC_Halt>
 800449e:	e365      	b.n	8004b6c <HCD_HC_OUT_IRQHandler+0x978>
  }
  else if (__HAL_HCD_GET_CH_FLAG(hhcd, chnum, USB_OTG_HCINT_NYET))
 80044a0:	687b      	ldr	r3, [r7, #4]
 80044a2:	681b      	ldr	r3, [r3, #0]
 80044a4:	78fa      	ldrb	r2, [r7, #3]
 80044a6:	4611      	mov	r1, r2
 80044a8:	4618      	mov	r0, r3
 80044aa:	f003 f8f6 	bl	800769a <USB_ReadChInterrupts>
 80044ae:	4603      	mov	r3, r0
 80044b0:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 80044b4:	2b40      	cmp	r3, #64	@ 0x40
 80044b6:	d139      	bne.n	800452c <HCD_HC_OUT_IRQHandler+0x338>
  {
    hhcd->hc[chnum].state = HC_NYET;
 80044b8:	78fa      	ldrb	r2, [r7, #3]
 80044ba:	6879      	ldr	r1, [r7, #4]
 80044bc:	4613      	mov	r3, r2
 80044be:	011b      	lsls	r3, r3, #4
 80044c0:	1a9b      	subs	r3, r3, r2
 80044c2:	009b      	lsls	r3, r3, #2
 80044c4:	440b      	add	r3, r1
 80044c6:	334d      	adds	r3, #77	@ 0x4d
 80044c8:	2205      	movs	r2, #5
 80044ca:	701a      	strb	r2, [r3, #0]

    if (hhcd->hc[chnum].do_ssplit == 0U)
 80044cc:	78fa      	ldrb	r2, [r7, #3]
 80044ce:	6879      	ldr	r1, [r7, #4]
 80044d0:	4613      	mov	r3, r2
 80044d2:	011b      	lsls	r3, r3, #4
 80044d4:	1a9b      	subs	r3, r3, r2
 80044d6:	009b      	lsls	r3, r3, #2
 80044d8:	440b      	add	r3, r1
 80044da:	331a      	adds	r3, #26
 80044dc:	781b      	ldrb	r3, [r3, #0]
 80044de:	2b00      	cmp	r3, #0
 80044e0:	d109      	bne.n	80044f6 <HCD_HC_OUT_IRQHandler+0x302>
    {
      hhcd->hc[chnum].do_ping = 1U;
 80044e2:	78fa      	ldrb	r2, [r7, #3]
 80044e4:	6879      	ldr	r1, [r7, #4]
 80044e6:	4613      	mov	r3, r2
 80044e8:	011b      	lsls	r3, r3, #4
 80044ea:	1a9b      	subs	r3, r3, r2
 80044ec:	009b      	lsls	r3, r3, #2
 80044ee:	440b      	add	r3, r1
 80044f0:	3319      	adds	r3, #25
 80044f2:	2201      	movs	r2, #1
 80044f4:	701a      	strb	r2, [r3, #0]
    }

    hhcd->hc[chnum].ErrCnt = 0U;
 80044f6:	78fa      	ldrb	r2, [r7, #3]
 80044f8:	6879      	ldr	r1, [r7, #4]
 80044fa:	4613      	mov	r3, r2
 80044fc:	011b      	lsls	r3, r3, #4
 80044fe:	1a9b      	subs	r3, r3, r2
 8004500:	009b      	lsls	r3, r3, #2
 8004502:	440b      	add	r3, r1
 8004504:	3344      	adds	r3, #68	@ 0x44
 8004506:	2200      	movs	r2, #0
 8004508:	601a      	str	r2, [r3, #0]
    (void)USB_HC_Halt(hhcd->Instance, chnum);
 800450a:	687b      	ldr	r3, [r7, #4]
 800450c:	681b      	ldr	r3, [r3, #0]
 800450e:	78fa      	ldrb	r2, [r7, #3]
 8004510:	4611      	mov	r1, r2
 8004512:	4618      	mov	r0, r3
 8004514:	f003 fe09 	bl	800812a <USB_HC_Halt>
    __HAL_HCD_CLEAR_HC_INT(chnum, USB_OTG_HCINT_NYET);
 8004518:	78fb      	ldrb	r3, [r7, #3]
 800451a:	015a      	lsls	r2, r3, #5
 800451c:	693b      	ldr	r3, [r7, #16]
 800451e:	4413      	add	r3, r2
 8004520:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 8004524:	461a      	mov	r2, r3
 8004526:	2340      	movs	r3, #64	@ 0x40
 8004528:	6093      	str	r3, [r2, #8]
 800452a:	e31f      	b.n	8004b6c <HCD_HC_OUT_IRQHandler+0x978>
  }
  else if (__HAL_HCD_GET_CH_FLAG(hhcd, chnum, USB_OTG_HCINT_STALL))
 800452c:	687b      	ldr	r3, [r7, #4]
 800452e:	681b      	ldr	r3, [r3, #0]
 8004530:	78fa      	ldrb	r2, [r7, #3]
 8004532:	4611      	mov	r1, r2
 8004534:	4618      	mov	r0, r3
 8004536:	f003 f8b0 	bl	800769a <USB_ReadChInterrupts>
 800453a:	4603      	mov	r3, r0
 800453c:	f003 0308 	and.w	r3, r3, #8
 8004540:	2b08      	cmp	r3, #8
 8004542:	d11a      	bne.n	800457a <HCD_HC_OUT_IRQHandler+0x386>
  {
    __HAL_HCD_CLEAR_HC_INT(chnum, USB_OTG_HCINT_STALL);
 8004544:	78fb      	ldrb	r3, [r7, #3]
 8004546:	015a      	lsls	r2, r3, #5
 8004548:	693b      	ldr	r3, [r7, #16]
 800454a:	4413      	add	r3, r2
 800454c:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 8004550:	461a      	mov	r2, r3
 8004552:	2308      	movs	r3, #8
 8004554:	6093      	str	r3, [r2, #8]
    hhcd->hc[chnum].state = HC_STALL;
 8004556:	78fa      	ldrb	r2, [r7, #3]
 8004558:	6879      	ldr	r1, [r7, #4]
 800455a:	4613      	mov	r3, r2
 800455c:	011b      	lsls	r3, r3, #4
 800455e:	1a9b      	subs	r3, r3, r2
 8004560:	009b      	lsls	r3, r3, #2
 8004562:	440b      	add	r3, r1
 8004564:	334d      	adds	r3, #77	@ 0x4d
 8004566:	2206      	movs	r2, #6
 8004568:	701a      	strb	r2, [r3, #0]
    (void)USB_HC_Halt(hhcd->Instance, chnum);
 800456a:	687b      	ldr	r3, [r7, #4]
 800456c:	681b      	ldr	r3, [r3, #0]
 800456e:	78fa      	ldrb	r2, [r7, #3]
 8004570:	4611      	mov	r1, r2
 8004572:	4618      	mov	r0, r3
 8004574:	f003 fdd9 	bl	800812a <USB_HC_Halt>
 8004578:	e2f8      	b.n	8004b6c <HCD_HC_OUT_IRQHandler+0x978>
  }
  else if (__HAL_HCD_GET_CH_FLAG(hhcd, chnum, USB_OTG_HCINT_NAK))
 800457a:	687b      	ldr	r3, [r7, #4]
 800457c:	681b      	ldr	r3, [r3, #0]
 800457e:	78fa      	ldrb	r2, [r7, #3]
 8004580:	4611      	mov	r1, r2
 8004582:	4618      	mov	r0, r3
 8004584:	f003 f889 	bl	800769a <USB_ReadChInterrupts>
 8004588:	4603      	mov	r3, r0
 800458a:	f003 0310 	and.w	r3, r3, #16
 800458e:	2b10      	cmp	r3, #16
 8004590:	d144      	bne.n	800461c <HCD_HC_OUT_IRQHandler+0x428>
  {
    hhcd->hc[chnum].ErrCnt = 0U;
 8004592:	78fa      	ldrb	r2, [r7, #3]
 8004594:	6879      	ldr	r1, [r7, #4]
 8004596:	4613      	mov	r3, r2
 8004598:	011b      	lsls	r3, r3, #4
 800459a:	1a9b      	subs	r3, r3, r2
 800459c:	009b      	lsls	r3, r3, #2
 800459e:	440b      	add	r3, r1
 80045a0:	3344      	adds	r3, #68	@ 0x44
 80045a2:	2200      	movs	r2, #0
 80045a4:	601a      	str	r2, [r3, #0]
    hhcd->hc[chnum].state = HC_NAK;
 80045a6:	78fa      	ldrb	r2, [r7, #3]
 80045a8:	6879      	ldr	r1, [r7, #4]
 80045aa:	4613      	mov	r3, r2
 80045ac:	011b      	lsls	r3, r3, #4
 80045ae:	1a9b      	subs	r3, r3, r2
 80045b0:	009b      	lsls	r3, r3, #2
 80045b2:	440b      	add	r3, r1
 80045b4:	334d      	adds	r3, #77	@ 0x4d
 80045b6:	2204      	movs	r2, #4
 80045b8:	701a      	strb	r2, [r3, #0]

    if (hhcd->hc[chnum].do_ping == 0U)
 80045ba:	78fa      	ldrb	r2, [r7, #3]
 80045bc:	6879      	ldr	r1, [r7, #4]
 80045be:	4613      	mov	r3, r2
 80045c0:	011b      	lsls	r3, r3, #4
 80045c2:	1a9b      	subs	r3, r3, r2
 80045c4:	009b      	lsls	r3, r3, #2
 80045c6:	440b      	add	r3, r1
 80045c8:	3319      	adds	r3, #25
 80045ca:	781b      	ldrb	r3, [r3, #0]
 80045cc:	2b00      	cmp	r3, #0
 80045ce:	d114      	bne.n	80045fa <HCD_HC_OUT_IRQHandler+0x406>
    {
      if (hhcd->hc[chnum].speed == HCD_DEVICE_SPEED_HIGH)
 80045d0:	78fa      	ldrb	r2, [r7, #3]
 80045d2:	6879      	ldr	r1, [r7, #4]
 80045d4:	4613      	mov	r3, r2
 80045d6:	011b      	lsls	r3, r3, #4
 80045d8:	1a9b      	subs	r3, r3, r2
 80045da:	009b      	lsls	r3, r3, #2
 80045dc:	440b      	add	r3, r1
 80045de:	3318      	adds	r3, #24
 80045e0:	781b      	ldrb	r3, [r3, #0]
 80045e2:	2b00      	cmp	r3, #0
 80045e4:	d109      	bne.n	80045fa <HCD_HC_OUT_IRQHandler+0x406>
      {
        hhcd->hc[chnum].do_ping = 1U;
 80045e6:	78fa      	ldrb	r2, [r7, #3]
 80045e8:	6879      	ldr	r1, [r7, #4]
 80045ea:	4613      	mov	r3, r2
 80045ec:	011b      	lsls	r3, r3, #4
 80045ee:	1a9b      	subs	r3, r3, r2
 80045f0:	009b      	lsls	r3, r3, #2
 80045f2:	440b      	add	r3, r1
 80045f4:	3319      	adds	r3, #25
 80045f6:	2201      	movs	r2, #1
 80045f8:	701a      	strb	r2, [r3, #0]
      }
    }

    (void)USB_HC_Halt(hhcd->Instance, chnum);
 80045fa:	687b      	ldr	r3, [r7, #4]
 80045fc:	681b      	ldr	r3, [r3, #0]
 80045fe:	78fa      	ldrb	r2, [r7, #3]
 8004600:	4611      	mov	r1, r2
 8004602:	4618      	mov	r0, r3
 8004604:	f003 fd91 	bl	800812a <USB_HC_Halt>
    __HAL_HCD_CLEAR_HC_INT(chnum, USB_OTG_HCINT_NAK);
 8004608:	78fb      	ldrb	r3, [r7, #3]
 800460a:	015a      	lsls	r2, r3, #5
 800460c:	693b      	ldr	r3, [r7, #16]
 800460e:	4413      	add	r3, r2
 8004610:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 8004614:	461a      	mov	r2, r3
 8004616:	2310      	movs	r3, #16
 8004618:	6093      	str	r3, [r2, #8]
 800461a:	e2a7      	b.n	8004b6c <HCD_HC_OUT_IRQHandler+0x978>
  }
  else if (__HAL_HCD_GET_CH_FLAG(hhcd, chnum, USB_OTG_HCINT_TXERR))
 800461c:	687b      	ldr	r3, [r7, #4]
 800461e:	681b      	ldr	r3, [r3, #0]
 8004620:	78fa      	ldrb	r2, [r7, #3]
 8004622:	4611      	mov	r1, r2
 8004624:	4618      	mov	r0, r3
 8004626:	f003 f838 	bl	800769a <USB_ReadChInterrupts>
 800462a:	4603      	mov	r3, r0
 800462c:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8004630:	2b80      	cmp	r3, #128	@ 0x80
 8004632:	f040 8083 	bne.w	800473c <HCD_HC_OUT_IRQHandler+0x548>
  {
    if (hhcd->Init.dma_enable == 0U)
 8004636:	687b      	ldr	r3, [r7, #4]
 8004638:	799b      	ldrb	r3, [r3, #6]
 800463a:	2b00      	cmp	r3, #0
 800463c:	d111      	bne.n	8004662 <HCD_HC_OUT_IRQHandler+0x46e>
    {
      hhcd->hc[chnum].state = HC_XACTERR;
 800463e:	78fa      	ldrb	r2, [r7, #3]
 8004640:	6879      	ldr	r1, [r7, #4]
 8004642:	4613      	mov	r3, r2
 8004644:	011b      	lsls	r3, r3, #4
 8004646:	1a9b      	subs	r3, r3, r2
 8004648:	009b      	lsls	r3, r3, #2
 800464a:	440b      	add	r3, r1
 800464c:	334d      	adds	r3, #77	@ 0x4d
 800464e:	2207      	movs	r2, #7
 8004650:	701a      	strb	r2, [r3, #0]
      (void)USB_HC_Halt(hhcd->Instance, chnum);
 8004652:	687b      	ldr	r3, [r7, #4]
 8004654:	681b      	ldr	r3, [r3, #0]
 8004656:	78fa      	ldrb	r2, [r7, #3]
 8004658:	4611      	mov	r1, r2
 800465a:	4618      	mov	r0, r3
 800465c:	f003 fd65 	bl	800812a <USB_HC_Halt>
 8004660:	e062      	b.n	8004728 <HCD_HC_OUT_IRQHandler+0x534>
    }
    else
    {
      hhcd->hc[chnum].ErrCnt++;
 8004662:	78fa      	ldrb	r2, [r7, #3]
 8004664:	6879      	ldr	r1, [r7, #4]
 8004666:	4613      	mov	r3, r2
 8004668:	011b      	lsls	r3, r3, #4
 800466a:	1a9b      	subs	r3, r3, r2
 800466c:	009b      	lsls	r3, r3, #2
 800466e:	440b      	add	r3, r1
 8004670:	3344      	adds	r3, #68	@ 0x44
 8004672:	681b      	ldr	r3, [r3, #0]
 8004674:	1c59      	adds	r1, r3, #1
 8004676:	6878      	ldr	r0, [r7, #4]
 8004678:	4613      	mov	r3, r2
 800467a:	011b      	lsls	r3, r3, #4
 800467c:	1a9b      	subs	r3, r3, r2
 800467e:	009b      	lsls	r3, r3, #2
 8004680:	4403      	add	r3, r0
 8004682:	3344      	adds	r3, #68	@ 0x44
 8004684:	6019      	str	r1, [r3, #0]
      if (hhcd->hc[chnum].ErrCnt > 2U)
 8004686:	78fa      	ldrb	r2, [r7, #3]
 8004688:	6879      	ldr	r1, [r7, #4]
 800468a:	4613      	mov	r3, r2
 800468c:	011b      	lsls	r3, r3, #4
 800468e:	1a9b      	subs	r3, r3, r2
 8004690:	009b      	lsls	r3, r3, #2
 8004692:	440b      	add	r3, r1
 8004694:	3344      	adds	r3, #68	@ 0x44
 8004696:	681b      	ldr	r3, [r3, #0]
 8004698:	2b02      	cmp	r3, #2
 800469a:	d922      	bls.n	80046e2 <HCD_HC_OUT_IRQHandler+0x4ee>
      {
        hhcd->hc[chnum].ErrCnt = 0U;
 800469c:	78fa      	ldrb	r2, [r7, #3]
 800469e:	6879      	ldr	r1, [r7, #4]
 80046a0:	4613      	mov	r3, r2
 80046a2:	011b      	lsls	r3, r3, #4
 80046a4:	1a9b      	subs	r3, r3, r2
 80046a6:	009b      	lsls	r3, r3, #2
 80046a8:	440b      	add	r3, r1
 80046aa:	3344      	adds	r3, #68	@ 0x44
 80046ac:	2200      	movs	r2, #0
 80046ae:	601a      	str	r2, [r3, #0]
        hhcd->hc[chnum].urb_state = URB_ERROR;
 80046b0:	78fa      	ldrb	r2, [r7, #3]
 80046b2:	6879      	ldr	r1, [r7, #4]
 80046b4:	4613      	mov	r3, r2
 80046b6:	011b      	lsls	r3, r3, #4
 80046b8:	1a9b      	subs	r3, r3, r2
 80046ba:	009b      	lsls	r3, r3, #2
 80046bc:	440b      	add	r3, r1
 80046be:	334c      	adds	r3, #76	@ 0x4c
 80046c0:	2204      	movs	r2, #4
 80046c2:	701a      	strb	r2, [r3, #0]

#if (USE_HAL_HCD_REGISTER_CALLBACKS == 1U)
        hhcd->HC_NotifyURBChangeCallback(hhcd, chnum, hhcd->hc[chnum].urb_state);
#else
        HAL_HCD_HC_NotifyURBChange_Callback(hhcd, chnum, hhcd->hc[chnum].urb_state);
 80046c4:	78fa      	ldrb	r2, [r7, #3]
 80046c6:	6879      	ldr	r1, [r7, #4]
 80046c8:	4613      	mov	r3, r2
 80046ca:	011b      	lsls	r3, r3, #4
 80046cc:	1a9b      	subs	r3, r3, r2
 80046ce:	009b      	lsls	r3, r3, #2
 80046d0:	440b      	add	r3, r1
 80046d2:	334c      	adds	r3, #76	@ 0x4c
 80046d4:	781a      	ldrb	r2, [r3, #0]
 80046d6:	78fb      	ldrb	r3, [r7, #3]
 80046d8:	4619      	mov	r1, r3
 80046da:	6878      	ldr	r0, [r7, #4]
 80046dc:	f006 f848 	bl	800a770 <HAL_HCD_HC_NotifyURBChange_Callback>
 80046e0:	e022      	b.n	8004728 <HCD_HC_OUT_IRQHandler+0x534>
#endif /* USE_HAL_HCD_REGISTER_CALLBACKS */
      }
      else
      {
        hhcd->hc[chnum].urb_state = URB_NOTREADY;
 80046e2:	78fa      	ldrb	r2, [r7, #3]
 80046e4:	6879      	ldr	r1, [r7, #4]
 80046e6:	4613      	mov	r3, r2
 80046e8:	011b      	lsls	r3, r3, #4
 80046ea:	1a9b      	subs	r3, r3, r2
 80046ec:	009b      	lsls	r3, r3, #2
 80046ee:	440b      	add	r3, r1
 80046f0:	334c      	adds	r3, #76	@ 0x4c
 80046f2:	2202      	movs	r2, #2
 80046f4:	701a      	strb	r2, [r3, #0]

        /* Re-activate the channel  */
        tmpreg = USBx_HC(chnum)->HCCHAR;
 80046f6:	78fb      	ldrb	r3, [r7, #3]
 80046f8:	015a      	lsls	r2, r3, #5
 80046fa:	693b      	ldr	r3, [r7, #16]
 80046fc:	4413      	add	r3, r2
 80046fe:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 8004702:	681b      	ldr	r3, [r3, #0]
 8004704:	60fb      	str	r3, [r7, #12]
        tmpreg &= ~USB_OTG_HCCHAR_CHDIS;
 8004706:	68fb      	ldr	r3, [r7, #12]
 8004708:	f023 4380 	bic.w	r3, r3, #1073741824	@ 0x40000000
 800470c:	60fb      	str	r3, [r7, #12]
        tmpreg |= USB_OTG_HCCHAR_CHENA;
 800470e:	68fb      	ldr	r3, [r7, #12]
 8004710:	f043 4300 	orr.w	r3, r3, #2147483648	@ 0x80000000
 8004714:	60fb      	str	r3, [r7, #12]
        USBx_HC(chnum)->HCCHAR = tmpreg;
 8004716:	78fb      	ldrb	r3, [r7, #3]
 8004718:	015a      	lsls	r2, r3, #5
 800471a:	693b      	ldr	r3, [r7, #16]
 800471c:	4413      	add	r3, r2
 800471e:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 8004722:	461a      	mov	r2, r3
 8004724:	68fb      	ldr	r3, [r7, #12]
 8004726:	6013      	str	r3, [r2, #0]
      }
    }
    __HAL_HCD_CLEAR_HC_INT(chnum, USB_OTG_HCINT_TXERR);
 8004728:	78fb      	ldrb	r3, [r7, #3]
 800472a:	015a      	lsls	r2, r3, #5
 800472c:	693b      	ldr	r3, [r7, #16]
 800472e:	4413      	add	r3, r2
 8004730:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 8004734:	461a      	mov	r2, r3
 8004736:	2380      	movs	r3, #128	@ 0x80
 8004738:	6093      	str	r3, [r2, #8]
 800473a:	e217      	b.n	8004b6c <HCD_HC_OUT_IRQHandler+0x978>
  }
  else if (__HAL_HCD_GET_CH_FLAG(hhcd, chnum, USB_OTG_HCINT_DTERR))
 800473c:	687b      	ldr	r3, [r7, #4]
 800473e:	681b      	ldr	r3, [r3, #0]
 8004740:	78fa      	ldrb	r2, [r7, #3]
 8004742:	4611      	mov	r1, r2
 8004744:	4618      	mov	r0, r3
 8004746:	f002 ffa8 	bl	800769a <USB_ReadChInterrupts>
 800474a:	4603      	mov	r3, r0
 800474c:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8004750:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 8004754:	d11b      	bne.n	800478e <HCD_HC_OUT_IRQHandler+0x59a>
  {
    hhcd->hc[chnum].state = HC_DATATGLERR;
 8004756:	78fa      	ldrb	r2, [r7, #3]
 8004758:	6879      	ldr	r1, [r7, #4]
 800475a:	4613      	mov	r3, r2
 800475c:	011b      	lsls	r3, r3, #4
 800475e:	1a9b      	subs	r3, r3, r2
 8004760:	009b      	lsls	r3, r3, #2
 8004762:	440b      	add	r3, r1
 8004764:	334d      	adds	r3, #77	@ 0x4d
 8004766:	2209      	movs	r2, #9
 8004768:	701a      	strb	r2, [r3, #0]
    (void)USB_HC_Halt(hhcd->Instance, chnum);
 800476a:	687b      	ldr	r3, [r7, #4]
 800476c:	681b      	ldr	r3, [r3, #0]
 800476e:	78fa      	ldrb	r2, [r7, #3]
 8004770:	4611      	mov	r1, r2
 8004772:	4618      	mov	r0, r3
 8004774:	f003 fcd9 	bl	800812a <USB_HC_Halt>
    __HAL_HCD_CLEAR_HC_INT(chnum, USB_OTG_HCINT_DTERR);
 8004778:	78fb      	ldrb	r3, [r7, #3]
 800477a:	015a      	lsls	r2, r3, #5
 800477c:	693b      	ldr	r3, [r7, #16]
 800477e:	4413      	add	r3, r2
 8004780:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 8004784:	461a      	mov	r2, r3
 8004786:	f44f 6380 	mov.w	r3, #1024	@ 0x400
 800478a:	6093      	str	r3, [r2, #8]
 800478c:	e1ee      	b.n	8004b6c <HCD_HC_OUT_IRQHandler+0x978>
  }
  else if (__HAL_HCD_GET_CH_FLAG(hhcd, chnum, USB_OTG_HCINT_CHH))
 800478e:	687b      	ldr	r3, [r7, #4]
 8004790:	681b      	ldr	r3, [r3, #0]
 8004792:	78fa      	ldrb	r2, [r7, #3]
 8004794:	4611      	mov	r1, r2
 8004796:	4618      	mov	r0, r3
 8004798:	f002 ff7f 	bl	800769a <USB_ReadChInterrupts>
 800479c:	4603      	mov	r3, r0
 800479e:	f003 0302 	and.w	r3, r3, #2
 80047a2:	2b02      	cmp	r3, #2
 80047a4:	f040 81df 	bne.w	8004b66 <HCD_HC_OUT_IRQHandler+0x972>
  {
    __HAL_HCD_CLEAR_HC_INT(chnum, USB_OTG_HCINT_CHH);
 80047a8:	78fb      	ldrb	r3, [r7, #3]
 80047aa:	015a      	lsls	r2, r3, #5
 80047ac:	693b      	ldr	r3, [r7, #16]
 80047ae:	4413      	add	r3, r2
 80047b0:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 80047b4:	461a      	mov	r2, r3
 80047b6:	2302      	movs	r3, #2
 80047b8:	6093      	str	r3, [r2, #8]

    if (hhcd->hc[chnum].state == HC_XFRC)
 80047ba:	78fa      	ldrb	r2, [r7, #3]
 80047bc:	6879      	ldr	r1, [r7, #4]
 80047be:	4613      	mov	r3, r2
 80047c0:	011b      	lsls	r3, r3, #4
 80047c2:	1a9b      	subs	r3, r3, r2
 80047c4:	009b      	lsls	r3, r3, #2
 80047c6:	440b      	add	r3, r1
 80047c8:	334d      	adds	r3, #77	@ 0x4d
 80047ca:	781b      	ldrb	r3, [r3, #0]
 80047cc:	2b01      	cmp	r3, #1
 80047ce:	f040 8093 	bne.w	80048f8 <HCD_HC_OUT_IRQHandler+0x704>
    {
      hhcd->hc[chnum].state = HC_HALTED;
 80047d2:	78fa      	ldrb	r2, [r7, #3]
 80047d4:	6879      	ldr	r1, [r7, #4]
 80047d6:	4613      	mov	r3, r2
 80047d8:	011b      	lsls	r3, r3, #4
 80047da:	1a9b      	subs	r3, r3, r2
 80047dc:	009b      	lsls	r3, r3, #2
 80047de:	440b      	add	r3, r1
 80047e0:	334d      	adds	r3, #77	@ 0x4d
 80047e2:	2202      	movs	r2, #2
 80047e4:	701a      	strb	r2, [r3, #0]
      hhcd->hc[chnum].urb_state = URB_DONE;
 80047e6:	78fa      	ldrb	r2, [r7, #3]
 80047e8:	6879      	ldr	r1, [r7, #4]
 80047ea:	4613      	mov	r3, r2
 80047ec:	011b      	lsls	r3, r3, #4
 80047ee:	1a9b      	subs	r3, r3, r2
 80047f0:	009b      	lsls	r3, r3, #2
 80047f2:	440b      	add	r3, r1
 80047f4:	334c      	adds	r3, #76	@ 0x4c
 80047f6:	2201      	movs	r2, #1
 80047f8:	701a      	strb	r2, [r3, #0]

      if ((hhcd->hc[chnum].ep_type == EP_TYPE_BULK) ||
 80047fa:	78fa      	ldrb	r2, [r7, #3]
 80047fc:	6879      	ldr	r1, [r7, #4]
 80047fe:	4613      	mov	r3, r2
 8004800:	011b      	lsls	r3, r3, #4
 8004802:	1a9b      	subs	r3, r3, r2
 8004804:	009b      	lsls	r3, r3, #2
 8004806:	440b      	add	r3, r1
 8004808:	3326      	adds	r3, #38	@ 0x26
 800480a:	781b      	ldrb	r3, [r3, #0]
 800480c:	2b02      	cmp	r3, #2
 800480e:	d00b      	beq.n	8004828 <HCD_HC_OUT_IRQHandler+0x634>
          (hhcd->hc[chnum].ep_type == EP_TYPE_INTR))
 8004810:	78fa      	ldrb	r2, [r7, #3]
 8004812:	6879      	ldr	r1, [r7, #4]
 8004814:	4613      	mov	r3, r2
 8004816:	011b      	lsls	r3, r3, #4
 8004818:	1a9b      	subs	r3, r3, r2
 800481a:	009b      	lsls	r3, r3, #2
 800481c:	440b      	add	r3, r1
 800481e:	3326      	adds	r3, #38	@ 0x26
 8004820:	781b      	ldrb	r3, [r3, #0]
      if ((hhcd->hc[chnum].ep_type == EP_TYPE_BULK) ||
 8004822:	2b03      	cmp	r3, #3
 8004824:	f040 8190 	bne.w	8004b48 <HCD_HC_OUT_IRQHandler+0x954>
      {
        if (hhcd->Init.dma_enable == 0U)
 8004828:	687b      	ldr	r3, [r7, #4]
 800482a:	799b      	ldrb	r3, [r3, #6]
 800482c:	2b00      	cmp	r3, #0
 800482e:	d115      	bne.n	800485c <HCD_HC_OUT_IRQHandler+0x668>
        {
          hhcd->hc[chnum].toggle_out ^= 1U;
 8004830:	78fa      	ldrb	r2, [r7, #3]
 8004832:	6879      	ldr	r1, [r7, #4]
 8004834:	4613      	mov	r3, r2
 8004836:	011b      	lsls	r3, r3, #4
 8004838:	1a9b      	subs	r3, r3, r2
 800483a:	009b      	lsls	r3, r3, #2
 800483c:	440b      	add	r3, r1
 800483e:	333d      	adds	r3, #61	@ 0x3d
 8004840:	781b      	ldrb	r3, [r3, #0]
 8004842:	78fa      	ldrb	r2, [r7, #3]
 8004844:	f083 0301 	eor.w	r3, r3, #1
 8004848:	b2d8      	uxtb	r0, r3
 800484a:	6879      	ldr	r1, [r7, #4]
 800484c:	4613      	mov	r3, r2
 800484e:	011b      	lsls	r3, r3, #4
 8004850:	1a9b      	subs	r3, r3, r2
 8004852:	009b      	lsls	r3, r3, #2
 8004854:	440b      	add	r3, r1
 8004856:	333d      	adds	r3, #61	@ 0x3d
 8004858:	4602      	mov	r2, r0
 800485a:	701a      	strb	r2, [r3, #0]
        }

        if ((hhcd->Init.dma_enable == 1U) && (hhcd->hc[chnum].xfer_len > 0U))
 800485c:	687b      	ldr	r3, [r7, #4]
 800485e:	799b      	ldrb	r3, [r3, #6]
 8004860:	2b01      	cmp	r3, #1
 8004862:	f040 8171 	bne.w	8004b48 <HCD_HC_OUT_IRQHandler+0x954>
 8004866:	78fa      	ldrb	r2, [r7, #3]
 8004868:	6879      	ldr	r1, [r7, #4]
 800486a:	4613      	mov	r3, r2
 800486c:	011b      	lsls	r3, r3, #4
 800486e:	1a9b      	subs	r3, r3, r2
 8004870:	009b      	lsls	r3, r3, #2
 8004872:	440b      	add	r3, r1
 8004874:	3334      	adds	r3, #52	@ 0x34
 8004876:	681b      	ldr	r3, [r3, #0]
 8004878:	2b00      	cmp	r3, #0
 800487a:	f000 8165 	beq.w	8004b48 <HCD_HC_OUT_IRQHandler+0x954>
        {
          num_packets = (hhcd->hc[chnum].xfer_len + hhcd->hc[chnum].max_packet - 1U) / hhcd->hc[chnum].max_packet;
 800487e:	78fa      	ldrb	r2, [r7, #3]
 8004880:	6879      	ldr	r1, [r7, #4]
 8004882:	4613      	mov	r3, r2
 8004884:	011b      	lsls	r3, r3, #4
 8004886:	1a9b      	subs	r3, r3, r2
 8004888:	009b      	lsls	r3, r3, #2
 800488a:	440b      	add	r3, r1
 800488c:	3334      	adds	r3, #52	@ 0x34
 800488e:	6819      	ldr	r1, [r3, #0]
 8004890:	78fa      	ldrb	r2, [r7, #3]
 8004892:	6878      	ldr	r0, [r7, #4]
 8004894:	4613      	mov	r3, r2
 8004896:	011b      	lsls	r3, r3, #4
 8004898:	1a9b      	subs	r3, r3, r2
 800489a:	009b      	lsls	r3, r3, #2
 800489c:	4403      	add	r3, r0
 800489e:	3328      	adds	r3, #40	@ 0x28
 80048a0:	881b      	ldrh	r3, [r3, #0]
 80048a2:	440b      	add	r3, r1
 80048a4:	1e59      	subs	r1, r3, #1
 80048a6:	78fa      	ldrb	r2, [r7, #3]
 80048a8:	6878      	ldr	r0, [r7, #4]
 80048aa:	4613      	mov	r3, r2
 80048ac:	011b      	lsls	r3, r3, #4
 80048ae:	1a9b      	subs	r3, r3, r2
 80048b0:	009b      	lsls	r3, r3, #2
 80048b2:	4403      	add	r3, r0
 80048b4:	3328      	adds	r3, #40	@ 0x28
 80048b6:	881b      	ldrh	r3, [r3, #0]
 80048b8:	fbb1 f3f3 	udiv	r3, r1, r3
 80048bc:	60bb      	str	r3, [r7, #8]

          if ((num_packets & 1U) != 0U)
 80048be:	68bb      	ldr	r3, [r7, #8]
 80048c0:	f003 0301 	and.w	r3, r3, #1
 80048c4:	2b00      	cmp	r3, #0
 80048c6:	f000 813f 	beq.w	8004b48 <HCD_HC_OUT_IRQHandler+0x954>
          {
            hhcd->hc[chnum].toggle_out ^= 1U;
 80048ca:	78fa      	ldrb	r2, [r7, #3]
 80048cc:	6879      	ldr	r1, [r7, #4]
 80048ce:	4613      	mov	r3, r2
 80048d0:	011b      	lsls	r3, r3, #4
 80048d2:	1a9b      	subs	r3, r3, r2
 80048d4:	009b      	lsls	r3, r3, #2
 80048d6:	440b      	add	r3, r1
 80048d8:	333d      	adds	r3, #61	@ 0x3d
 80048da:	781b      	ldrb	r3, [r3, #0]
 80048dc:	78fa      	ldrb	r2, [r7, #3]
 80048de:	f083 0301 	eor.w	r3, r3, #1
 80048e2:	b2d8      	uxtb	r0, r3
 80048e4:	6879      	ldr	r1, [r7, #4]
 80048e6:	4613      	mov	r3, r2
 80048e8:	011b      	lsls	r3, r3, #4
 80048ea:	1a9b      	subs	r3, r3, r2
 80048ec:	009b      	lsls	r3, r3, #2
 80048ee:	440b      	add	r3, r1
 80048f0:	333d      	adds	r3, #61	@ 0x3d
 80048f2:	4602      	mov	r2, r0
 80048f4:	701a      	strb	r2, [r3, #0]
 80048f6:	e127      	b.n	8004b48 <HCD_HC_OUT_IRQHandler+0x954>
          }
        }
      }
    }
    else if (hhcd->hc[chnum].state == HC_ACK)
 80048f8:	78fa      	ldrb	r2, [r7, #3]
 80048fa:	6879      	ldr	r1, [r7, #4]
 80048fc:	4613      	mov	r3, r2
 80048fe:	011b      	lsls	r3, r3, #4
 8004900:	1a9b      	subs	r3, r3, r2
 8004902:	009b      	lsls	r3, r3, #2
 8004904:	440b      	add	r3, r1
 8004906:	334d      	adds	r3, #77	@ 0x4d
 8004908:	781b      	ldrb	r3, [r3, #0]
 800490a:	2b03      	cmp	r3, #3
 800490c:	d120      	bne.n	8004950 <HCD_HC_OUT_IRQHandler+0x75c>
    {
      hhcd->hc[chnum].state = HC_HALTED;
 800490e:	78fa      	ldrb	r2, [r7, #3]
 8004910:	6879      	ldr	r1, [r7, #4]
 8004912:	4613      	mov	r3, r2
 8004914:	011b      	lsls	r3, r3, #4
 8004916:	1a9b      	subs	r3, r3, r2
 8004918:	009b      	lsls	r3, r3, #2
 800491a:	440b      	add	r3, r1
 800491c:	334d      	adds	r3, #77	@ 0x4d
 800491e:	2202      	movs	r2, #2
 8004920:	701a      	strb	r2, [r3, #0]

      if (hhcd->hc[chnum].do_csplit == 1U)
 8004922:	78fa      	ldrb	r2, [r7, #3]
 8004924:	6879      	ldr	r1, [r7, #4]
 8004926:	4613      	mov	r3, r2
 8004928:	011b      	lsls	r3, r3, #4
 800492a:	1a9b      	subs	r3, r3, r2
 800492c:	009b      	lsls	r3, r3, #2
 800492e:	440b      	add	r3, r1
 8004930:	331b      	adds	r3, #27
 8004932:	781b      	ldrb	r3, [r3, #0]
 8004934:	2b01      	cmp	r3, #1
 8004936:	f040 8107 	bne.w	8004b48 <HCD_HC_OUT_IRQHandler+0x954>
      {
        hhcd->hc[chnum].urb_state = URB_NOTREADY;
 800493a:	78fa      	ldrb	r2, [r7, #3]
 800493c:	6879      	ldr	r1, [r7, #4]
 800493e:	4613      	mov	r3, r2
 8004940:	011b      	lsls	r3, r3, #4
 8004942:	1a9b      	subs	r3, r3, r2
 8004944:	009b      	lsls	r3, r3, #2
 8004946:	440b      	add	r3, r1
 8004948:	334c      	adds	r3, #76	@ 0x4c
 800494a:	2202      	movs	r2, #2
 800494c:	701a      	strb	r2, [r3, #0]
 800494e:	e0fb      	b.n	8004b48 <HCD_HC_OUT_IRQHandler+0x954>
      }
    }
    else if (hhcd->hc[chnum].state == HC_NAK)
 8004950:	78fa      	ldrb	r2, [r7, #3]
 8004952:	6879      	ldr	r1, [r7, #4]
 8004954:	4613      	mov	r3, r2
 8004956:	011b      	lsls	r3, r3, #4
 8004958:	1a9b      	subs	r3, r3, r2
 800495a:	009b      	lsls	r3, r3, #2
 800495c:	440b      	add	r3, r1
 800495e:	334d      	adds	r3, #77	@ 0x4d
 8004960:	781b      	ldrb	r3, [r3, #0]
 8004962:	2b04      	cmp	r3, #4
 8004964:	d13a      	bne.n	80049dc <HCD_HC_OUT_IRQHandler+0x7e8>
    {
      hhcd->hc[chnum].state = HC_HALTED;
 8004966:	78fa      	ldrb	r2, [r7, #3]
 8004968:	6879      	ldr	r1, [r7, #4]
 800496a:	4613      	mov	r3, r2
 800496c:	011b      	lsls	r3, r3, #4
 800496e:	1a9b      	subs	r3, r3, r2
 8004970:	009b      	lsls	r3, r3, #2
 8004972:	440b      	add	r3, r1
 8004974:	334d      	adds	r3, #77	@ 0x4d
 8004976:	2202      	movs	r2, #2
 8004978:	701a      	strb	r2, [r3, #0]
      hhcd->hc[chnum].urb_state = URB_NOTREADY;
 800497a:	78fa      	ldrb	r2, [r7, #3]
 800497c:	6879      	ldr	r1, [r7, #4]
 800497e:	4613      	mov	r3, r2
 8004980:	011b      	lsls	r3, r3, #4
 8004982:	1a9b      	subs	r3, r3, r2
 8004984:	009b      	lsls	r3, r3, #2
 8004986:	440b      	add	r3, r1
 8004988:	334c      	adds	r3, #76	@ 0x4c
 800498a:	2202      	movs	r2, #2
 800498c:	701a      	strb	r2, [r3, #0]

      if (hhcd->hc[chnum].do_csplit == 1U)
 800498e:	78fa      	ldrb	r2, [r7, #3]
 8004990:	6879      	ldr	r1, [r7, #4]
 8004992:	4613      	mov	r3, r2
 8004994:	011b      	lsls	r3, r3, #4
 8004996:	1a9b      	subs	r3, r3, r2
 8004998:	009b      	lsls	r3, r3, #2
 800499a:	440b      	add	r3, r1
 800499c:	331b      	adds	r3, #27
 800499e:	781b      	ldrb	r3, [r3, #0]
 80049a0:	2b01      	cmp	r3, #1
 80049a2:	f040 80d1 	bne.w	8004b48 <HCD_HC_OUT_IRQHandler+0x954>
      {
        hhcd->hc[chnum].do_csplit = 0U;
 80049a6:	78fa      	ldrb	r2, [r7, #3]
 80049a8:	6879      	ldr	r1, [r7, #4]
 80049aa:	4613      	mov	r3, r2
 80049ac:	011b      	lsls	r3, r3, #4
 80049ae:	1a9b      	subs	r3, r3, r2
 80049b0:	009b      	lsls	r3, r3, #2
 80049b2:	440b      	add	r3, r1
 80049b4:	331b      	adds	r3, #27
 80049b6:	2200      	movs	r2, #0
 80049b8:	701a      	strb	r2, [r3, #0]
        __HAL_HCD_CLEAR_HC_CSPLT(chnum);
 80049ba:	78fb      	ldrb	r3, [r7, #3]
 80049bc:	015a      	lsls	r2, r3, #5
 80049be:	693b      	ldr	r3, [r7, #16]
 80049c0:	4413      	add	r3, r2
 80049c2:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 80049c6:	685b      	ldr	r3, [r3, #4]
 80049c8:	78fa      	ldrb	r2, [r7, #3]
 80049ca:	0151      	lsls	r1, r2, #5
 80049cc:	693a      	ldr	r2, [r7, #16]
 80049ce:	440a      	add	r2, r1
 80049d0:	f502 62a0 	add.w	r2, r2, #1280	@ 0x500
 80049d4:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 80049d8:	6053      	str	r3, [r2, #4]
 80049da:	e0b5      	b.n	8004b48 <HCD_HC_OUT_IRQHandler+0x954>
      }
    }
    else if (hhcd->hc[chnum].state == HC_NYET)
 80049dc:	78fa      	ldrb	r2, [r7, #3]
 80049de:	6879      	ldr	r1, [r7, #4]
 80049e0:	4613      	mov	r3, r2
 80049e2:	011b      	lsls	r3, r3, #4
 80049e4:	1a9b      	subs	r3, r3, r2
 80049e6:	009b      	lsls	r3, r3, #2
 80049e8:	440b      	add	r3, r1
 80049ea:	334d      	adds	r3, #77	@ 0x4d
 80049ec:	781b      	ldrb	r3, [r3, #0]
 80049ee:	2b05      	cmp	r3, #5
 80049f0:	d114      	bne.n	8004a1c <HCD_HC_OUT_IRQHandler+0x828>
    {
      hhcd->hc[chnum].state = HC_HALTED;
 80049f2:	78fa      	ldrb	r2, [r7, #3]
 80049f4:	6879      	ldr	r1, [r7, #4]
 80049f6:	4613      	mov	r3, r2
 80049f8:	011b      	lsls	r3, r3, #4
 80049fa:	1a9b      	subs	r3, r3, r2
 80049fc:	009b      	lsls	r3, r3, #2
 80049fe:	440b      	add	r3, r1
 8004a00:	334d      	adds	r3, #77	@ 0x4d
 8004a02:	2202      	movs	r2, #2
 8004a04:	701a      	strb	r2, [r3, #0]
      hhcd->hc[chnum].urb_state  = URB_NOTREADY;
 8004a06:	78fa      	ldrb	r2, [r7, #3]
 8004a08:	6879      	ldr	r1, [r7, #4]
 8004a0a:	4613      	mov	r3, r2
 8004a0c:	011b      	lsls	r3, r3, #4
 8004a0e:	1a9b      	subs	r3, r3, r2
 8004a10:	009b      	lsls	r3, r3, #2
 8004a12:	440b      	add	r3, r1
 8004a14:	334c      	adds	r3, #76	@ 0x4c
 8004a16:	2202      	movs	r2, #2
 8004a18:	701a      	strb	r2, [r3, #0]
 8004a1a:	e095      	b.n	8004b48 <HCD_HC_OUT_IRQHandler+0x954>
    }
    else if (hhcd->hc[chnum].state == HC_STALL)
 8004a1c:	78fa      	ldrb	r2, [r7, #3]
 8004a1e:	6879      	ldr	r1, [r7, #4]
 8004a20:	4613      	mov	r3, r2
 8004a22:	011b      	lsls	r3, r3, #4
 8004a24:	1a9b      	subs	r3, r3, r2
 8004a26:	009b      	lsls	r3, r3, #2
 8004a28:	440b      	add	r3, r1
 8004a2a:	334d      	adds	r3, #77	@ 0x4d
 8004a2c:	781b      	ldrb	r3, [r3, #0]
 8004a2e:	2b06      	cmp	r3, #6
 8004a30:	d114      	bne.n	8004a5c <HCD_HC_OUT_IRQHandler+0x868>
    {
      hhcd->hc[chnum].state = HC_HALTED;
 8004a32:	78fa      	ldrb	r2, [r7, #3]
 8004a34:	6879      	ldr	r1, [r7, #4]
 8004a36:	4613      	mov	r3, r2
 8004a38:	011b      	lsls	r3, r3, #4
 8004a3a:	1a9b      	subs	r3, r3, r2
 8004a3c:	009b      	lsls	r3, r3, #2
 8004a3e:	440b      	add	r3, r1
 8004a40:	334d      	adds	r3, #77	@ 0x4d
 8004a42:	2202      	movs	r2, #2
 8004a44:	701a      	strb	r2, [r3, #0]
      hhcd->hc[chnum].urb_state  = URB_STALL;
 8004a46:	78fa      	ldrb	r2, [r7, #3]
 8004a48:	6879      	ldr	r1, [r7, #4]
 8004a4a:	4613      	mov	r3, r2
 8004a4c:	011b      	lsls	r3, r3, #4
 8004a4e:	1a9b      	subs	r3, r3, r2
 8004a50:	009b      	lsls	r3, r3, #2
 8004a52:	440b      	add	r3, r1
 8004a54:	334c      	adds	r3, #76	@ 0x4c
 8004a56:	2205      	movs	r2, #5
 8004a58:	701a      	strb	r2, [r3, #0]
 8004a5a:	e075      	b.n	8004b48 <HCD_HC_OUT_IRQHandler+0x954>
    }
    else if ((hhcd->hc[chnum].state == HC_XACTERR) ||
 8004a5c:	78fa      	ldrb	r2, [r7, #3]
 8004a5e:	6879      	ldr	r1, [r7, #4]
 8004a60:	4613      	mov	r3, r2
 8004a62:	011b      	lsls	r3, r3, #4
 8004a64:	1a9b      	subs	r3, r3, r2
 8004a66:	009b      	lsls	r3, r3, #2
 8004a68:	440b      	add	r3, r1
 8004a6a:	334d      	adds	r3, #77	@ 0x4d
 8004a6c:	781b      	ldrb	r3, [r3, #0]
 8004a6e:	2b07      	cmp	r3, #7
 8004a70:	d00a      	beq.n	8004a88 <HCD_HC_OUT_IRQHandler+0x894>
             (hhcd->hc[chnum].state == HC_DATATGLERR))
 8004a72:	78fa      	ldrb	r2, [r7, #3]
 8004a74:	6879      	ldr	r1, [r7, #4]
 8004a76:	4613      	mov	r3, r2
 8004a78:	011b      	lsls	r3, r3, #4
 8004a7a:	1a9b      	subs	r3, r3, r2
 8004a7c:	009b      	lsls	r3, r3, #2
 8004a7e:	440b      	add	r3, r1
 8004a80:	334d      	adds	r3, #77	@ 0x4d
 8004a82:	781b      	ldrb	r3, [r3, #0]
    else if ((hhcd->hc[chnum].state == HC_XACTERR) ||
 8004a84:	2b09      	cmp	r3, #9
 8004a86:	d170      	bne.n	8004b6a <HCD_HC_OUT_IRQHandler+0x976>
    {
      hhcd->hc[chnum].state = HC_HALTED;
 8004a88:	78fa      	ldrb	r2, [r7, #3]
 8004a8a:	6879      	ldr	r1, [r7, #4]
 8004a8c:	4613      	mov	r3, r2
 8004a8e:	011b      	lsls	r3, r3, #4
 8004a90:	1a9b      	subs	r3, r3, r2
 8004a92:	009b      	lsls	r3, r3, #2
 8004a94:	440b      	add	r3, r1
 8004a96:	334d      	adds	r3, #77	@ 0x4d
 8004a98:	2202      	movs	r2, #2
 8004a9a:	701a      	strb	r2, [r3, #0]
      hhcd->hc[chnum].ErrCnt++;
 8004a9c:	78fa      	ldrb	r2, [r7, #3]
 8004a9e:	6879      	ldr	r1, [r7, #4]
 8004aa0:	4613      	mov	r3, r2
 8004aa2:	011b      	lsls	r3, r3, #4
 8004aa4:	1a9b      	subs	r3, r3, r2
 8004aa6:	009b      	lsls	r3, r3, #2
 8004aa8:	440b      	add	r3, r1
 8004aaa:	3344      	adds	r3, #68	@ 0x44
 8004aac:	681b      	ldr	r3, [r3, #0]
 8004aae:	1c59      	adds	r1, r3, #1
 8004ab0:	6878      	ldr	r0, [r7, #4]
 8004ab2:	4613      	mov	r3, r2
 8004ab4:	011b      	lsls	r3, r3, #4
 8004ab6:	1a9b      	subs	r3, r3, r2
 8004ab8:	009b      	lsls	r3, r3, #2
 8004aba:	4403      	add	r3, r0
 8004abc:	3344      	adds	r3, #68	@ 0x44
 8004abe:	6019      	str	r1, [r3, #0]
      if (hhcd->hc[chnum].ErrCnt > 2U)
 8004ac0:	78fa      	ldrb	r2, [r7, #3]
 8004ac2:	6879      	ldr	r1, [r7, #4]
 8004ac4:	4613      	mov	r3, r2
 8004ac6:	011b      	lsls	r3, r3, #4
 8004ac8:	1a9b      	subs	r3, r3, r2
 8004aca:	009b      	lsls	r3, r3, #2
 8004acc:	440b      	add	r3, r1
 8004ace:	3344      	adds	r3, #68	@ 0x44
 8004ad0:	681b      	ldr	r3, [r3, #0]
 8004ad2:	2b02      	cmp	r3, #2
 8004ad4:	d914      	bls.n	8004b00 <HCD_HC_OUT_IRQHandler+0x90c>
      {
        hhcd->hc[chnum].ErrCnt = 0U;
 8004ad6:	78fa      	ldrb	r2, [r7, #3]
 8004ad8:	6879      	ldr	r1, [r7, #4]
 8004ada:	4613      	mov	r3, r2
 8004adc:	011b      	lsls	r3, r3, #4
 8004ade:	1a9b      	subs	r3, r3, r2
 8004ae0:	009b      	lsls	r3, r3, #2
 8004ae2:	440b      	add	r3, r1
 8004ae4:	3344      	adds	r3, #68	@ 0x44
 8004ae6:	2200      	movs	r2, #0
 8004ae8:	601a      	str	r2, [r3, #0]
        hhcd->hc[chnum].urb_state = URB_ERROR;
 8004aea:	78fa      	ldrb	r2, [r7, #3]
 8004aec:	6879      	ldr	r1, [r7, #4]
 8004aee:	4613      	mov	r3, r2
 8004af0:	011b      	lsls	r3, r3, #4
 8004af2:	1a9b      	subs	r3, r3, r2
 8004af4:	009b      	lsls	r3, r3, #2
 8004af6:	440b      	add	r3, r1
 8004af8:	334c      	adds	r3, #76	@ 0x4c
 8004afa:	2204      	movs	r2, #4
 8004afc:	701a      	strb	r2, [r3, #0]
      if (hhcd->hc[chnum].ErrCnt > 2U)
 8004afe:	e022      	b.n	8004b46 <HCD_HC_OUT_IRQHandler+0x952>
      }
      else
      {
        hhcd->hc[chnum].urb_state = URB_NOTREADY;
 8004b00:	78fa      	ldrb	r2, [r7, #3]
 8004b02:	6879      	ldr	r1, [r7, #4]
 8004b04:	4613      	mov	r3, r2
 8004b06:	011b      	lsls	r3, r3, #4
 8004b08:	1a9b      	subs	r3, r3, r2
 8004b0a:	009b      	lsls	r3, r3, #2
 8004b0c:	440b      	add	r3, r1
 8004b0e:	334c      	adds	r3, #76	@ 0x4c
 8004b10:	2202      	movs	r2, #2
 8004b12:	701a      	strb	r2, [r3, #0]

        /* re-activate the channel  */
        tmpreg = USBx_HC(chnum)->HCCHAR;
 8004b14:	78fb      	ldrb	r3, [r7, #3]
 8004b16:	015a      	lsls	r2, r3, #5
 8004b18:	693b      	ldr	r3, [r7, #16]
 8004b1a:	4413      	add	r3, r2
 8004b1c:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 8004b20:	681b      	ldr	r3, [r3, #0]
 8004b22:	60fb      	str	r3, [r7, #12]
        tmpreg &= ~USB_OTG_HCCHAR_CHDIS;
 8004b24:	68fb      	ldr	r3, [r7, #12]
 8004b26:	f023 4380 	bic.w	r3, r3, #1073741824	@ 0x40000000
 8004b2a:	60fb      	str	r3, [r7, #12]
        tmpreg |= USB_OTG_HCCHAR_CHENA;
 8004b2c:	68fb      	ldr	r3, [r7, #12]
 8004b2e:	f043 4300 	orr.w	r3, r3, #2147483648	@ 0x80000000
 8004b32:	60fb      	str	r3, [r7, #12]
        USBx_HC(chnum)->HCCHAR = tmpreg;
 8004b34:	78fb      	ldrb	r3, [r7, #3]
 8004b36:	015a      	lsls	r2, r3, #5
 8004b38:	693b      	ldr	r3, [r7, #16]
 8004b3a:	4413      	add	r3, r2
 8004b3c:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 8004b40:	461a      	mov	r2, r3
 8004b42:	68fb      	ldr	r3, [r7, #12]
 8004b44:	6013      	str	r3, [r2, #0]
      if (hhcd->hc[chnum].ErrCnt > 2U)
 8004b46:	bf00      	nop
    }

#if (USE_HAL_HCD_REGISTER_CALLBACKS == 1U)
    hhcd->HC_NotifyURBChangeCallback(hhcd, chnum, hhcd->hc[chnum].urb_state);
#else
    HAL_HCD_HC_NotifyURBChange_Callback(hhcd, chnum, hhcd->hc[chnum].urb_state);
 8004b48:	78fa      	ldrb	r2, [r7, #3]
 8004b4a:	6879      	ldr	r1, [r7, #4]
 8004b4c:	4613      	mov	r3, r2
 8004b4e:	011b      	lsls	r3, r3, #4
 8004b50:	1a9b      	subs	r3, r3, r2
 8004b52:	009b      	lsls	r3, r3, #2
 8004b54:	440b      	add	r3, r1
 8004b56:	334c      	adds	r3, #76	@ 0x4c
 8004b58:	781a      	ldrb	r2, [r3, #0]
 8004b5a:	78fb      	ldrb	r3, [r7, #3]
 8004b5c:	4619      	mov	r1, r3
 8004b5e:	6878      	ldr	r0, [r7, #4]
 8004b60:	f005 fe06 	bl	800a770 <HAL_HCD_HC_NotifyURBChange_Callback>
 8004b64:	e002      	b.n	8004b6c <HCD_HC_OUT_IRQHandler+0x978>
#endif /* USE_HAL_HCD_REGISTER_CALLBACKS */
  }
  else
  {
    return;
 8004b66:	bf00      	nop
 8004b68:	e000      	b.n	8004b6c <HCD_HC_OUT_IRQHandler+0x978>
      return;
 8004b6a:	bf00      	nop
  }
}
 8004b6c:	3718      	adds	r7, #24
 8004b6e:	46bd      	mov	sp, r7
 8004b70:	bd80      	pop	{r7, pc}

08004b72 <HCD_RXQLVL_IRQHandler>:
  * @brief  Handle Rx Queue Level interrupt requests.
  * @param  hhcd HCD handle
  * @retval none
  */
static void HCD_RXQLVL_IRQHandler(HCD_HandleTypeDef *hhcd)
{
 8004b72:	b580      	push	{r7, lr}
 8004b74:	b08a      	sub	sp, #40	@ 0x28
 8004b76:	af00      	add	r7, sp, #0
 8004b78:	6078      	str	r0, [r7, #4]
  const USB_OTG_GlobalTypeDef *USBx = hhcd->Instance;
 8004b7a:	687b      	ldr	r3, [r7, #4]
 8004b7c:	681b      	ldr	r3, [r3, #0]
 8004b7e:	627b      	str	r3, [r7, #36]	@ 0x24
  uint32_t USBx_BASE = (uint32_t)USBx;
 8004b80:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8004b82:	623b      	str	r3, [r7, #32]
  uint32_t GrxstspReg;
  uint32_t xferSizePktCnt;
  uint32_t tmpreg;
  uint32_t chnum;

  GrxstspReg = hhcd->Instance->GRXSTSP;
 8004b84:	687b      	ldr	r3, [r7, #4]
 8004b86:	681b      	ldr	r3, [r3, #0]
 8004b88:	6a1b      	ldr	r3, [r3, #32]
 8004b8a:	61fb      	str	r3, [r7, #28]
  chnum = GrxstspReg & USB_OTG_GRXSTSP_EPNUM;
 8004b8c:	69fb      	ldr	r3, [r7, #28]
 8004b8e:	f003 030f 	and.w	r3, r3, #15
 8004b92:	61bb      	str	r3, [r7, #24]
  pktsts = (GrxstspReg & USB_OTG_GRXSTSP_PKTSTS) >> 17;
 8004b94:	69fb      	ldr	r3, [r7, #28]
 8004b96:	0c5b      	lsrs	r3, r3, #17
 8004b98:	f003 030f 	and.w	r3, r3, #15
 8004b9c:	617b      	str	r3, [r7, #20]
  pktcnt = (GrxstspReg & USB_OTG_GRXSTSP_BCNT) >> 4;
 8004b9e:	69fb      	ldr	r3, [r7, #28]
 8004ba0:	091b      	lsrs	r3, r3, #4
 8004ba2:	f3c3 030a 	ubfx	r3, r3, #0, #11
 8004ba6:	613b      	str	r3, [r7, #16]

  switch (pktsts)
 8004ba8:	697b      	ldr	r3, [r7, #20]
 8004baa:	2b02      	cmp	r3, #2
 8004bac:	d004      	beq.n	8004bb8 <HCD_RXQLVL_IRQHandler+0x46>
 8004bae:	697b      	ldr	r3, [r7, #20]
 8004bb0:	2b05      	cmp	r3, #5
 8004bb2:	f000 80b6 	beq.w	8004d22 <HCD_RXQLVL_IRQHandler+0x1b0>
      break;

    case GRXSTS_PKTSTS_IN_XFER_COMP:
    case GRXSTS_PKTSTS_CH_HALTED:
    default:
      break;
 8004bb6:	e0b7      	b.n	8004d28 <HCD_RXQLVL_IRQHandler+0x1b6>
      if ((pktcnt > 0U) && (hhcd->hc[chnum].xfer_buff != (void *)0))
 8004bb8:	693b      	ldr	r3, [r7, #16]
 8004bba:	2b00      	cmp	r3, #0
 8004bbc:	f000 80b3 	beq.w	8004d26 <HCD_RXQLVL_IRQHandler+0x1b4>
 8004bc0:	6879      	ldr	r1, [r7, #4]
 8004bc2:	69ba      	ldr	r2, [r7, #24]
 8004bc4:	4613      	mov	r3, r2
 8004bc6:	011b      	lsls	r3, r3, #4
 8004bc8:	1a9b      	subs	r3, r3, r2
 8004bca:	009b      	lsls	r3, r3, #2
 8004bcc:	440b      	add	r3, r1
 8004bce:	332c      	adds	r3, #44	@ 0x2c
 8004bd0:	681b      	ldr	r3, [r3, #0]
 8004bd2:	2b00      	cmp	r3, #0
 8004bd4:	f000 80a7 	beq.w	8004d26 <HCD_RXQLVL_IRQHandler+0x1b4>
        if ((hhcd->hc[chnum].xfer_count + pktcnt) <= hhcd->hc[chnum].xfer_len)
 8004bd8:	6879      	ldr	r1, [r7, #4]
 8004bda:	69ba      	ldr	r2, [r7, #24]
 8004bdc:	4613      	mov	r3, r2
 8004bde:	011b      	lsls	r3, r3, #4
 8004be0:	1a9b      	subs	r3, r3, r2
 8004be2:	009b      	lsls	r3, r3, #2
 8004be4:	440b      	add	r3, r1
 8004be6:	3338      	adds	r3, #56	@ 0x38
 8004be8:	681a      	ldr	r2, [r3, #0]
 8004bea:	693b      	ldr	r3, [r7, #16]
 8004bec:	18d1      	adds	r1, r2, r3
 8004bee:	6878      	ldr	r0, [r7, #4]
 8004bf0:	69ba      	ldr	r2, [r7, #24]
 8004bf2:	4613      	mov	r3, r2
 8004bf4:	011b      	lsls	r3, r3, #4
 8004bf6:	1a9b      	subs	r3, r3, r2
 8004bf8:	009b      	lsls	r3, r3, #2
 8004bfa:	4403      	add	r3, r0
 8004bfc:	3334      	adds	r3, #52	@ 0x34
 8004bfe:	681b      	ldr	r3, [r3, #0]
 8004c00:	4299      	cmp	r1, r3
 8004c02:	f200 8083 	bhi.w	8004d0c <HCD_RXQLVL_IRQHandler+0x19a>
          (void)USB_ReadPacket(hhcd->Instance,
 8004c06:	687b      	ldr	r3, [r7, #4]
 8004c08:	6818      	ldr	r0, [r3, #0]
 8004c0a:	6879      	ldr	r1, [r7, #4]
 8004c0c:	69ba      	ldr	r2, [r7, #24]
 8004c0e:	4613      	mov	r3, r2
 8004c10:	011b      	lsls	r3, r3, #4
 8004c12:	1a9b      	subs	r3, r3, r2
 8004c14:	009b      	lsls	r3, r3, #2
 8004c16:	440b      	add	r3, r1
 8004c18:	332c      	adds	r3, #44	@ 0x2c
 8004c1a:	681b      	ldr	r3, [r3, #0]
 8004c1c:	693a      	ldr	r2, [r7, #16]
 8004c1e:	b292      	uxth	r2, r2
 8004c20:	4619      	mov	r1, r3
 8004c22:	f002 fccf 	bl	80075c4 <USB_ReadPacket>
          hhcd->hc[chnum].xfer_buff += pktcnt;
 8004c26:	6879      	ldr	r1, [r7, #4]
 8004c28:	69ba      	ldr	r2, [r7, #24]
 8004c2a:	4613      	mov	r3, r2
 8004c2c:	011b      	lsls	r3, r3, #4
 8004c2e:	1a9b      	subs	r3, r3, r2
 8004c30:	009b      	lsls	r3, r3, #2
 8004c32:	440b      	add	r3, r1
 8004c34:	332c      	adds	r3, #44	@ 0x2c
 8004c36:	681a      	ldr	r2, [r3, #0]
 8004c38:	693b      	ldr	r3, [r7, #16]
 8004c3a:	18d1      	adds	r1, r2, r3
 8004c3c:	6878      	ldr	r0, [r7, #4]
 8004c3e:	69ba      	ldr	r2, [r7, #24]
 8004c40:	4613      	mov	r3, r2
 8004c42:	011b      	lsls	r3, r3, #4
 8004c44:	1a9b      	subs	r3, r3, r2
 8004c46:	009b      	lsls	r3, r3, #2
 8004c48:	4403      	add	r3, r0
 8004c4a:	332c      	adds	r3, #44	@ 0x2c
 8004c4c:	6019      	str	r1, [r3, #0]
          hhcd->hc[chnum].xfer_count += pktcnt;
 8004c4e:	6879      	ldr	r1, [r7, #4]
 8004c50:	69ba      	ldr	r2, [r7, #24]
 8004c52:	4613      	mov	r3, r2
 8004c54:	011b      	lsls	r3, r3, #4
 8004c56:	1a9b      	subs	r3, r3, r2
 8004c58:	009b      	lsls	r3, r3, #2
 8004c5a:	440b      	add	r3, r1
 8004c5c:	3338      	adds	r3, #56	@ 0x38
 8004c5e:	681a      	ldr	r2, [r3, #0]
 8004c60:	693b      	ldr	r3, [r7, #16]
 8004c62:	18d1      	adds	r1, r2, r3
 8004c64:	6878      	ldr	r0, [r7, #4]
 8004c66:	69ba      	ldr	r2, [r7, #24]
 8004c68:	4613      	mov	r3, r2
 8004c6a:	011b      	lsls	r3, r3, #4
 8004c6c:	1a9b      	subs	r3, r3, r2
 8004c6e:	009b      	lsls	r3, r3, #2
 8004c70:	4403      	add	r3, r0
 8004c72:	3338      	adds	r3, #56	@ 0x38
 8004c74:	6019      	str	r1, [r3, #0]
          xferSizePktCnt = (USBx_HC(chnum)->HCTSIZ & USB_OTG_HCTSIZ_PKTCNT) >> 19;
 8004c76:	69bb      	ldr	r3, [r7, #24]
 8004c78:	015a      	lsls	r2, r3, #5
 8004c7a:	6a3b      	ldr	r3, [r7, #32]
 8004c7c:	4413      	add	r3, r2
 8004c7e:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 8004c82:	691b      	ldr	r3, [r3, #16]
 8004c84:	0cdb      	lsrs	r3, r3, #19
 8004c86:	f3c3 0309 	ubfx	r3, r3, #0, #10
 8004c8a:	60fb      	str	r3, [r7, #12]
          if ((hhcd->hc[chnum].max_packet == pktcnt) && (xferSizePktCnt > 0U))
 8004c8c:	6879      	ldr	r1, [r7, #4]
 8004c8e:	69ba      	ldr	r2, [r7, #24]
 8004c90:	4613      	mov	r3, r2
 8004c92:	011b      	lsls	r3, r3, #4
 8004c94:	1a9b      	subs	r3, r3, r2
 8004c96:	009b      	lsls	r3, r3, #2
 8004c98:	440b      	add	r3, r1
 8004c9a:	3328      	adds	r3, #40	@ 0x28
 8004c9c:	881b      	ldrh	r3, [r3, #0]
 8004c9e:	461a      	mov	r2, r3
 8004ca0:	693b      	ldr	r3, [r7, #16]
 8004ca2:	4293      	cmp	r3, r2
 8004ca4:	d13f      	bne.n	8004d26 <HCD_RXQLVL_IRQHandler+0x1b4>
 8004ca6:	68fb      	ldr	r3, [r7, #12]
 8004ca8:	2b00      	cmp	r3, #0
 8004caa:	d03c      	beq.n	8004d26 <HCD_RXQLVL_IRQHandler+0x1b4>
            tmpreg = USBx_HC(chnum)->HCCHAR;
 8004cac:	69bb      	ldr	r3, [r7, #24]
 8004cae:	015a      	lsls	r2, r3, #5
 8004cb0:	6a3b      	ldr	r3, [r7, #32]
 8004cb2:	4413      	add	r3, r2
 8004cb4:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 8004cb8:	681b      	ldr	r3, [r3, #0]
 8004cba:	60bb      	str	r3, [r7, #8]
            tmpreg &= ~USB_OTG_HCCHAR_CHDIS;
 8004cbc:	68bb      	ldr	r3, [r7, #8]
 8004cbe:	f023 4380 	bic.w	r3, r3, #1073741824	@ 0x40000000
 8004cc2:	60bb      	str	r3, [r7, #8]
            tmpreg |= USB_OTG_HCCHAR_CHENA;
 8004cc4:	68bb      	ldr	r3, [r7, #8]
 8004cc6:	f043 4300 	orr.w	r3, r3, #2147483648	@ 0x80000000
 8004cca:	60bb      	str	r3, [r7, #8]
            USBx_HC(chnum)->HCCHAR = tmpreg;
 8004ccc:	69bb      	ldr	r3, [r7, #24]
 8004cce:	015a      	lsls	r2, r3, #5
 8004cd0:	6a3b      	ldr	r3, [r7, #32]
 8004cd2:	4413      	add	r3, r2
 8004cd4:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 8004cd8:	461a      	mov	r2, r3
 8004cda:	68bb      	ldr	r3, [r7, #8]
 8004cdc:	6013      	str	r3, [r2, #0]
            hhcd->hc[chnum].toggle_in ^= 1U;
 8004cde:	6879      	ldr	r1, [r7, #4]
 8004ce0:	69ba      	ldr	r2, [r7, #24]
 8004ce2:	4613      	mov	r3, r2
 8004ce4:	011b      	lsls	r3, r3, #4
 8004ce6:	1a9b      	subs	r3, r3, r2
 8004ce8:	009b      	lsls	r3, r3, #2
 8004cea:	440b      	add	r3, r1
 8004cec:	333c      	adds	r3, #60	@ 0x3c
 8004cee:	781b      	ldrb	r3, [r3, #0]
 8004cf0:	f083 0301 	eor.w	r3, r3, #1
 8004cf4:	b2d8      	uxtb	r0, r3
 8004cf6:	6879      	ldr	r1, [r7, #4]
 8004cf8:	69ba      	ldr	r2, [r7, #24]
 8004cfa:	4613      	mov	r3, r2
 8004cfc:	011b      	lsls	r3, r3, #4
 8004cfe:	1a9b      	subs	r3, r3, r2
 8004d00:	009b      	lsls	r3, r3, #2
 8004d02:	440b      	add	r3, r1
 8004d04:	333c      	adds	r3, #60	@ 0x3c
 8004d06:	4602      	mov	r2, r0
 8004d08:	701a      	strb	r2, [r3, #0]
      break;
 8004d0a:	e00c      	b.n	8004d26 <HCD_RXQLVL_IRQHandler+0x1b4>
          hhcd->hc[chnum].urb_state = URB_ERROR;
 8004d0c:	6879      	ldr	r1, [r7, #4]
 8004d0e:	69ba      	ldr	r2, [r7, #24]
 8004d10:	4613      	mov	r3, r2
 8004d12:	011b      	lsls	r3, r3, #4
 8004d14:	1a9b      	subs	r3, r3, r2
 8004d16:	009b      	lsls	r3, r3, #2
 8004d18:	440b      	add	r3, r1
 8004d1a:	334c      	adds	r3, #76	@ 0x4c
 8004d1c:	2204      	movs	r2, #4
 8004d1e:	701a      	strb	r2, [r3, #0]
      break;
 8004d20:	e001      	b.n	8004d26 <HCD_RXQLVL_IRQHandler+0x1b4>
      break;
 8004d22:	bf00      	nop
 8004d24:	e000      	b.n	8004d28 <HCD_RXQLVL_IRQHandler+0x1b6>
      break;
 8004d26:	bf00      	nop
  }
}
 8004d28:	bf00      	nop
 8004d2a:	3728      	adds	r7, #40	@ 0x28
 8004d2c:	46bd      	mov	sp, r7
 8004d2e:	bd80      	pop	{r7, pc}

08004d30 <HCD_Port_IRQHandler>:
  * @brief  Handle Host Port interrupt requests.
  * @param  hhcd HCD handle
  * @retval None
  */
static void HCD_Port_IRQHandler(HCD_HandleTypeDef *hhcd)
{
 8004d30:	b580      	push	{r7, lr}
 8004d32:	b086      	sub	sp, #24
 8004d34:	af00      	add	r7, sp, #0
 8004d36:	6078      	str	r0, [r7, #4]
  const USB_OTG_GlobalTypeDef *USBx = hhcd->Instance;
 8004d38:	687b      	ldr	r3, [r7, #4]
 8004d3a:	681b      	ldr	r3, [r3, #0]
 8004d3c:	617b      	str	r3, [r7, #20]
  uint32_t USBx_BASE = (uint32_t)USBx;
 8004d3e:	697b      	ldr	r3, [r7, #20]
 8004d40:	613b      	str	r3, [r7, #16]
  __IO uint32_t hprt0;
  __IO uint32_t hprt0_dup;

  /* Handle Host Port Interrupts */
  hprt0 = USBx_HPRT0;
 8004d42:	693b      	ldr	r3, [r7, #16]
 8004d44:	f503 6388 	add.w	r3, r3, #1088	@ 0x440
 8004d48:	681b      	ldr	r3, [r3, #0]
 8004d4a:	60fb      	str	r3, [r7, #12]
  hprt0_dup = USBx_HPRT0;
 8004d4c:	693b      	ldr	r3, [r7, #16]
 8004d4e:	f503 6388 	add.w	r3, r3, #1088	@ 0x440
 8004d52:	681b      	ldr	r3, [r3, #0]
 8004d54:	60bb      	str	r3, [r7, #8]

  hprt0_dup &= ~(USB_OTG_HPRT_PENA | USB_OTG_HPRT_PCDET | \
 8004d56:	68bb      	ldr	r3, [r7, #8]
 8004d58:	f023 032e 	bic.w	r3, r3, #46	@ 0x2e
 8004d5c:	60bb      	str	r3, [r7, #8]
                 USB_OTG_HPRT_PENCHNG | USB_OTG_HPRT_POCCHNG);

  /* Check whether Port Connect detected */
  if ((hprt0 & USB_OTG_HPRT_PCDET) == USB_OTG_HPRT_PCDET)
 8004d5e:	68fb      	ldr	r3, [r7, #12]
 8004d60:	f003 0302 	and.w	r3, r3, #2
 8004d64:	2b02      	cmp	r3, #2
 8004d66:	d10b      	bne.n	8004d80 <HCD_Port_IRQHandler+0x50>
  {
    if ((hprt0 & USB_OTG_HPRT_PCSTS) == USB_OTG_HPRT_PCSTS)
 8004d68:	68fb      	ldr	r3, [r7, #12]
 8004d6a:	f003 0301 	and.w	r3, r3, #1
 8004d6e:	2b01      	cmp	r3, #1
 8004d70:	d102      	bne.n	8004d78 <HCD_Port_IRQHandler+0x48>
    {
#if (USE_HAL_HCD_REGISTER_CALLBACKS == 1U)
      hhcd->ConnectCallback(hhcd);
#else
      HAL_HCD_Connect_Callback(hhcd);
 8004d72:	6878      	ldr	r0, [r7, #4]
 8004d74:	f005 fce0 	bl	800a738 <HAL_HCD_Connect_Callback>
#endif /* USE_HAL_HCD_REGISTER_CALLBACKS */
    }
    hprt0_dup |= USB_OTG_HPRT_PCDET;
 8004d78:	68bb      	ldr	r3, [r7, #8]
 8004d7a:	f043 0302 	orr.w	r3, r3, #2
 8004d7e:	60bb      	str	r3, [r7, #8]
  }

  /* Check whether Port Enable Changed */
  if ((hprt0 & USB_OTG_HPRT_PENCHNG) == USB_OTG_HPRT_PENCHNG)
 8004d80:	68fb      	ldr	r3, [r7, #12]
 8004d82:	f003 0308 	and.w	r3, r3, #8
 8004d86:	2b08      	cmp	r3, #8
 8004d88:	d132      	bne.n	8004df0 <HCD_Port_IRQHandler+0xc0>
  {
    hprt0_dup |= USB_OTG_HPRT_PENCHNG;
 8004d8a:	68bb      	ldr	r3, [r7, #8]
 8004d8c:	f043 0308 	orr.w	r3, r3, #8
 8004d90:	60bb      	str	r3, [r7, #8]

    if ((hprt0 & USB_OTG_HPRT_PENA) == USB_OTG_HPRT_PENA)
 8004d92:	68fb      	ldr	r3, [r7, #12]
 8004d94:	f003 0304 	and.w	r3, r3, #4
 8004d98:	2b04      	cmp	r3, #4
 8004d9a:	d126      	bne.n	8004dea <HCD_Port_IRQHandler+0xba>
    {
      if (hhcd->Init.phy_itface == USB_OTG_EMBEDDED_PHY)
 8004d9c:	687b      	ldr	r3, [r7, #4]
 8004d9e:	7a5b      	ldrb	r3, [r3, #9]
 8004da0:	2b02      	cmp	r3, #2
 8004da2:	d113      	bne.n	8004dcc <HCD_Port_IRQHandler+0x9c>
      {
        if ((hprt0 & USB_OTG_HPRT_PSPD) == (HPRT0_PRTSPD_LOW_SPEED << 17))
 8004da4:	68fb      	ldr	r3, [r7, #12]
 8004da6:	f403 23c0 	and.w	r3, r3, #393216	@ 0x60000
 8004daa:	f5b3 2f80 	cmp.w	r3, #262144	@ 0x40000
 8004dae:	d106      	bne.n	8004dbe <HCD_Port_IRQHandler+0x8e>
        {
          (void)USB_InitFSLSPClkSel(hhcd->Instance, HCFG_6_MHZ);
 8004db0:	687b      	ldr	r3, [r7, #4]
 8004db2:	681b      	ldr	r3, [r3, #0]
 8004db4:	2102      	movs	r1, #2
 8004db6:	4618      	mov	r0, r3
 8004db8:	f002 fd84 	bl	80078c4 <USB_InitFSLSPClkSel>
 8004dbc:	e011      	b.n	8004de2 <HCD_Port_IRQHandler+0xb2>
        }
        else
        {
          (void)USB_InitFSLSPClkSel(hhcd->Instance, HCFG_48_MHZ);
 8004dbe:	687b      	ldr	r3, [r7, #4]
 8004dc0:	681b      	ldr	r3, [r3, #0]
 8004dc2:	2101      	movs	r1, #1
 8004dc4:	4618      	mov	r0, r3
 8004dc6:	f002 fd7d 	bl	80078c4 <USB_InitFSLSPClkSel>
 8004dca:	e00a      	b.n	8004de2 <HCD_Port_IRQHandler+0xb2>
        }
      }
      else
      {
        if (hhcd->Init.speed == HCD_SPEED_FULL)
 8004dcc:	687b      	ldr	r3, [r7, #4]
 8004dce:	79db      	ldrb	r3, [r3, #7]
 8004dd0:	2b01      	cmp	r3, #1
 8004dd2:	d106      	bne.n	8004de2 <HCD_Port_IRQHandler+0xb2>
        {
          USBx_HOST->HFIR = HFIR_60_MHZ;
 8004dd4:	693b      	ldr	r3, [r7, #16]
 8004dd6:	f503 6380 	add.w	r3, r3, #1024	@ 0x400
 8004dda:	461a      	mov	r2, r3
 8004ddc:	f64e 2360 	movw	r3, #60000	@ 0xea60
 8004de0:	6053      	str	r3, [r2, #4]
        }
      }
#if (USE_HAL_HCD_REGISTER_CALLBACKS == 1U)
      hhcd->PortEnabledCallback(hhcd);
#else
      HAL_HCD_PortEnabled_Callback(hhcd);
 8004de2:	6878      	ldr	r0, [r7, #4]
 8004de4:	f005 fcd2 	bl	800a78c <HAL_HCD_PortEnabled_Callback>
 8004de8:	e002      	b.n	8004df0 <HCD_Port_IRQHandler+0xc0>
    else
    {
#if (USE_HAL_HCD_REGISTER_CALLBACKS == 1U)
      hhcd->PortDisabledCallback(hhcd);
#else
      HAL_HCD_PortDisabled_Callback(hhcd);
 8004dea:	6878      	ldr	r0, [r7, #4]
 8004dec:	f005 fcdc 	bl	800a7a8 <HAL_HCD_PortDisabled_Callback>
#endif /* USE_HAL_HCD_REGISTER_CALLBACKS */
    }
  }

  /* Check for an overcurrent */
  if ((hprt0 & USB_OTG_HPRT_POCCHNG) == USB_OTG_HPRT_POCCHNG)
 8004df0:	68fb      	ldr	r3, [r7, #12]
 8004df2:	f003 0320 	and.w	r3, r3, #32
 8004df6:	2b20      	cmp	r3, #32
 8004df8:	d103      	bne.n	8004e02 <HCD_Port_IRQHandler+0xd2>
  {
    hprt0_dup |= USB_OTG_HPRT_POCCHNG;
 8004dfa:	68bb      	ldr	r3, [r7, #8]
 8004dfc:	f043 0320 	orr.w	r3, r3, #32
 8004e00:	60bb      	str	r3, [r7, #8]
  }

  /* Clear Port Interrupts */
  USBx_HPRT0 = hprt0_dup;
 8004e02:	693b      	ldr	r3, [r7, #16]
 8004e04:	f503 6388 	add.w	r3, r3, #1088	@ 0x440
 8004e08:	461a      	mov	r2, r3
 8004e0a:	68bb      	ldr	r3, [r7, #8]
 8004e0c:	6013      	str	r3, [r2, #0]
}
 8004e0e:	bf00      	nop
 8004e10:	3718      	adds	r7, #24
 8004e12:	46bd      	mov	sp, r7
 8004e14:	bd80      	pop	{r7, pc}
	...

08004e18 <HAL_I2C_Init>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Init(I2C_HandleTypeDef *hi2c)
{
 8004e18:	b580      	push	{r7, lr}
 8004e1a:	b084      	sub	sp, #16
 8004e1c:	af00      	add	r7, sp, #0
 8004e1e:	6078      	str	r0, [r7, #4]
  uint32_t freqrange;
  uint32_t pclk1;

  /* Check the I2C handle allocation */
  if (hi2c == NULL)
 8004e20:	687b      	ldr	r3, [r7, #4]
 8004e22:	2b00      	cmp	r3, #0
 8004e24:	d101      	bne.n	8004e2a <HAL_I2C_Init+0x12>
  {
    return HAL_ERROR;
 8004e26:	2301      	movs	r3, #1
 8004e28:	e12b      	b.n	8005082 <HAL_I2C_Init+0x26a>
  assert_param(IS_I2C_DUAL_ADDRESS(hi2c->Init.DualAddressMode));
  assert_param(IS_I2C_OWN_ADDRESS2(hi2c->Init.OwnAddress2));
  assert_param(IS_I2C_GENERAL_CALL(hi2c->Init.GeneralCallMode));
  assert_param(IS_I2C_NO_STRETCH(hi2c->Init.NoStretchMode));

  if (hi2c->State == HAL_I2C_STATE_RESET)
 8004e2a:	687b      	ldr	r3, [r7, #4]
 8004e2c:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 8004e30:	b2db      	uxtb	r3, r3
 8004e32:	2b00      	cmp	r3, #0
 8004e34:	d106      	bne.n	8004e44 <HAL_I2C_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    hi2c->Lock = HAL_UNLOCKED;
 8004e36:	687b      	ldr	r3, [r7, #4]
 8004e38:	2200      	movs	r2, #0
 8004e3a:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    hi2c->MspInitCallback(hi2c);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    HAL_I2C_MspInit(hi2c);
 8004e3e:	6878      	ldr	r0, [r7, #4]
 8004e40:	f7fb ffcc 	bl	8000ddc <HAL_I2C_MspInit>
#endif /* USE_HAL_I2C_REGISTER_CALLBACKS */
  }

  hi2c->State = HAL_I2C_STATE_BUSY;
 8004e44:	687b      	ldr	r3, [r7, #4]
 8004e46:	2224      	movs	r2, #36	@ 0x24
 8004e48:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Disable the selected I2C peripheral */
  __HAL_I2C_DISABLE(hi2c);
 8004e4c:	687b      	ldr	r3, [r7, #4]
 8004e4e:	681b      	ldr	r3, [r3, #0]
 8004e50:	681a      	ldr	r2, [r3, #0]
 8004e52:	687b      	ldr	r3, [r7, #4]
 8004e54:	681b      	ldr	r3, [r3, #0]
 8004e56:	f022 0201 	bic.w	r2, r2, #1
 8004e5a:	601a      	str	r2, [r3, #0]

  /*Reset I2C*/
  hi2c->Instance->CR1 |= I2C_CR1_SWRST;
 8004e5c:	687b      	ldr	r3, [r7, #4]
 8004e5e:	681b      	ldr	r3, [r3, #0]
 8004e60:	681a      	ldr	r2, [r3, #0]
 8004e62:	687b      	ldr	r3, [r7, #4]
 8004e64:	681b      	ldr	r3, [r3, #0]
 8004e66:	f442 4200 	orr.w	r2, r2, #32768	@ 0x8000
 8004e6a:	601a      	str	r2, [r3, #0]
  hi2c->Instance->CR1 &= ~I2C_CR1_SWRST;
 8004e6c:	687b      	ldr	r3, [r7, #4]
 8004e6e:	681b      	ldr	r3, [r3, #0]
 8004e70:	681a      	ldr	r2, [r3, #0]
 8004e72:	687b      	ldr	r3, [r7, #4]
 8004e74:	681b      	ldr	r3, [r3, #0]
 8004e76:	f422 4200 	bic.w	r2, r2, #32768	@ 0x8000
 8004e7a:	601a      	str	r2, [r3, #0]

  /* Get PCLK1 frequency */
  pclk1 = HAL_RCC_GetPCLK1Freq();
 8004e7c:	f001 fa20 	bl	80062c0 <HAL_RCC_GetPCLK1Freq>
 8004e80:	60f8      	str	r0, [r7, #12]

  /* Check the minimum allowed PCLK1 frequency */
  if (I2C_MIN_PCLK_FREQ(pclk1, hi2c->Init.ClockSpeed) == 1U)
 8004e82:	687b      	ldr	r3, [r7, #4]
 8004e84:	685b      	ldr	r3, [r3, #4]
 8004e86:	4a81      	ldr	r2, [pc, #516]	@ (800508c <HAL_I2C_Init+0x274>)
 8004e88:	4293      	cmp	r3, r2
 8004e8a:	d807      	bhi.n	8004e9c <HAL_I2C_Init+0x84>
 8004e8c:	68fb      	ldr	r3, [r7, #12]
 8004e8e:	4a80      	ldr	r2, [pc, #512]	@ (8005090 <HAL_I2C_Init+0x278>)
 8004e90:	4293      	cmp	r3, r2
 8004e92:	bf94      	ite	ls
 8004e94:	2301      	movls	r3, #1
 8004e96:	2300      	movhi	r3, #0
 8004e98:	b2db      	uxtb	r3, r3
 8004e9a:	e006      	b.n	8004eaa <HAL_I2C_Init+0x92>
 8004e9c:	68fb      	ldr	r3, [r7, #12]
 8004e9e:	4a7d      	ldr	r2, [pc, #500]	@ (8005094 <HAL_I2C_Init+0x27c>)
 8004ea0:	4293      	cmp	r3, r2
 8004ea2:	bf94      	ite	ls
 8004ea4:	2301      	movls	r3, #1
 8004ea6:	2300      	movhi	r3, #0
 8004ea8:	b2db      	uxtb	r3, r3
 8004eaa:	2b00      	cmp	r3, #0
 8004eac:	d001      	beq.n	8004eb2 <HAL_I2C_Init+0x9a>
  {
    return HAL_ERROR;
 8004eae:	2301      	movs	r3, #1
 8004eb0:	e0e7      	b.n	8005082 <HAL_I2C_Init+0x26a>
  }

  /* Calculate frequency range */
  freqrange = I2C_FREQRANGE(pclk1);
 8004eb2:	68fb      	ldr	r3, [r7, #12]
 8004eb4:	4a78      	ldr	r2, [pc, #480]	@ (8005098 <HAL_I2C_Init+0x280>)
 8004eb6:	fba2 2303 	umull	r2, r3, r2, r3
 8004eba:	0c9b      	lsrs	r3, r3, #18
 8004ebc:	60bb      	str	r3, [r7, #8]

  /*---------------------------- I2Cx CR2 Configuration ----------------------*/
  /* Configure I2Cx: Frequency range */
  MODIFY_REG(hi2c->Instance->CR2, I2C_CR2_FREQ, freqrange);
 8004ebe:	687b      	ldr	r3, [r7, #4]
 8004ec0:	681b      	ldr	r3, [r3, #0]
 8004ec2:	685b      	ldr	r3, [r3, #4]
 8004ec4:	f023 013f 	bic.w	r1, r3, #63	@ 0x3f
 8004ec8:	687b      	ldr	r3, [r7, #4]
 8004eca:	681b      	ldr	r3, [r3, #0]
 8004ecc:	68ba      	ldr	r2, [r7, #8]
 8004ece:	430a      	orrs	r2, r1
 8004ed0:	605a      	str	r2, [r3, #4]

  /*---------------------------- I2Cx TRISE Configuration --------------------*/
  /* Configure I2Cx: Rise Time */
  MODIFY_REG(hi2c->Instance->TRISE, I2C_TRISE_TRISE, I2C_RISE_TIME(freqrange, hi2c->Init.ClockSpeed));
 8004ed2:	687b      	ldr	r3, [r7, #4]
 8004ed4:	681b      	ldr	r3, [r3, #0]
 8004ed6:	6a1b      	ldr	r3, [r3, #32]
 8004ed8:	f023 013f 	bic.w	r1, r3, #63	@ 0x3f
 8004edc:	687b      	ldr	r3, [r7, #4]
 8004ede:	685b      	ldr	r3, [r3, #4]
 8004ee0:	4a6a      	ldr	r2, [pc, #424]	@ (800508c <HAL_I2C_Init+0x274>)
 8004ee2:	4293      	cmp	r3, r2
 8004ee4:	d802      	bhi.n	8004eec <HAL_I2C_Init+0xd4>
 8004ee6:	68bb      	ldr	r3, [r7, #8]
 8004ee8:	3301      	adds	r3, #1
 8004eea:	e009      	b.n	8004f00 <HAL_I2C_Init+0xe8>
 8004eec:	68bb      	ldr	r3, [r7, #8]
 8004eee:	f44f 7296 	mov.w	r2, #300	@ 0x12c
 8004ef2:	fb02 f303 	mul.w	r3, r2, r3
 8004ef6:	4a69      	ldr	r2, [pc, #420]	@ (800509c <HAL_I2C_Init+0x284>)
 8004ef8:	fba2 2303 	umull	r2, r3, r2, r3
 8004efc:	099b      	lsrs	r3, r3, #6
 8004efe:	3301      	adds	r3, #1
 8004f00:	687a      	ldr	r2, [r7, #4]
 8004f02:	6812      	ldr	r2, [r2, #0]
 8004f04:	430b      	orrs	r3, r1
 8004f06:	6213      	str	r3, [r2, #32]

  /*---------------------------- I2Cx CCR Configuration ----------------------*/
  /* Configure I2Cx: Speed */
  MODIFY_REG(hi2c->Instance->CCR, (I2C_CCR_FS | I2C_CCR_DUTY | I2C_CCR_CCR), I2C_SPEED(pclk1, hi2c->Init.ClockSpeed, hi2c->Init.DutyCycle));
 8004f08:	687b      	ldr	r3, [r7, #4]
 8004f0a:	681b      	ldr	r3, [r3, #0]
 8004f0c:	69db      	ldr	r3, [r3, #28]
 8004f0e:	f423 424f 	bic.w	r2, r3, #52992	@ 0xcf00
 8004f12:	f022 02ff 	bic.w	r2, r2, #255	@ 0xff
 8004f16:	687b      	ldr	r3, [r7, #4]
 8004f18:	685b      	ldr	r3, [r3, #4]
 8004f1a:	495c      	ldr	r1, [pc, #368]	@ (800508c <HAL_I2C_Init+0x274>)
 8004f1c:	428b      	cmp	r3, r1
 8004f1e:	d819      	bhi.n	8004f54 <HAL_I2C_Init+0x13c>
 8004f20:	68fb      	ldr	r3, [r7, #12]
 8004f22:	1e59      	subs	r1, r3, #1
 8004f24:	687b      	ldr	r3, [r7, #4]
 8004f26:	685b      	ldr	r3, [r3, #4]
 8004f28:	005b      	lsls	r3, r3, #1
 8004f2a:	fbb1 f3f3 	udiv	r3, r1, r3
 8004f2e:	1c59      	adds	r1, r3, #1
 8004f30:	f640 73fc 	movw	r3, #4092	@ 0xffc
 8004f34:	400b      	ands	r3, r1
 8004f36:	2b00      	cmp	r3, #0
 8004f38:	d00a      	beq.n	8004f50 <HAL_I2C_Init+0x138>
 8004f3a:	68fb      	ldr	r3, [r7, #12]
 8004f3c:	1e59      	subs	r1, r3, #1
 8004f3e:	687b      	ldr	r3, [r7, #4]
 8004f40:	685b      	ldr	r3, [r3, #4]
 8004f42:	005b      	lsls	r3, r3, #1
 8004f44:	fbb1 f3f3 	udiv	r3, r1, r3
 8004f48:	3301      	adds	r3, #1
 8004f4a:	f3c3 030b 	ubfx	r3, r3, #0, #12
 8004f4e:	e051      	b.n	8004ff4 <HAL_I2C_Init+0x1dc>
 8004f50:	2304      	movs	r3, #4
 8004f52:	e04f      	b.n	8004ff4 <HAL_I2C_Init+0x1dc>
 8004f54:	687b      	ldr	r3, [r7, #4]
 8004f56:	689b      	ldr	r3, [r3, #8]
 8004f58:	2b00      	cmp	r3, #0
 8004f5a:	d111      	bne.n	8004f80 <HAL_I2C_Init+0x168>
 8004f5c:	68fb      	ldr	r3, [r7, #12]
 8004f5e:	1e58      	subs	r0, r3, #1
 8004f60:	687b      	ldr	r3, [r7, #4]
 8004f62:	6859      	ldr	r1, [r3, #4]
 8004f64:	460b      	mov	r3, r1
 8004f66:	005b      	lsls	r3, r3, #1
 8004f68:	440b      	add	r3, r1
 8004f6a:	fbb0 f3f3 	udiv	r3, r0, r3
 8004f6e:	3301      	adds	r3, #1
 8004f70:	f3c3 030b 	ubfx	r3, r3, #0, #12
 8004f74:	2b00      	cmp	r3, #0
 8004f76:	bf0c      	ite	eq
 8004f78:	2301      	moveq	r3, #1
 8004f7a:	2300      	movne	r3, #0
 8004f7c:	b2db      	uxtb	r3, r3
 8004f7e:	e012      	b.n	8004fa6 <HAL_I2C_Init+0x18e>
 8004f80:	68fb      	ldr	r3, [r7, #12]
 8004f82:	1e58      	subs	r0, r3, #1
 8004f84:	687b      	ldr	r3, [r7, #4]
 8004f86:	6859      	ldr	r1, [r3, #4]
 8004f88:	460b      	mov	r3, r1
 8004f8a:	009b      	lsls	r3, r3, #2
 8004f8c:	440b      	add	r3, r1
 8004f8e:	0099      	lsls	r1, r3, #2
 8004f90:	440b      	add	r3, r1
 8004f92:	fbb0 f3f3 	udiv	r3, r0, r3
 8004f96:	3301      	adds	r3, #1
 8004f98:	f3c3 030b 	ubfx	r3, r3, #0, #12
 8004f9c:	2b00      	cmp	r3, #0
 8004f9e:	bf0c      	ite	eq
 8004fa0:	2301      	moveq	r3, #1
 8004fa2:	2300      	movne	r3, #0
 8004fa4:	b2db      	uxtb	r3, r3
 8004fa6:	2b00      	cmp	r3, #0
 8004fa8:	d001      	beq.n	8004fae <HAL_I2C_Init+0x196>
 8004faa:	2301      	movs	r3, #1
 8004fac:	e022      	b.n	8004ff4 <HAL_I2C_Init+0x1dc>
 8004fae:	687b      	ldr	r3, [r7, #4]
 8004fb0:	689b      	ldr	r3, [r3, #8]
 8004fb2:	2b00      	cmp	r3, #0
 8004fb4:	d10e      	bne.n	8004fd4 <HAL_I2C_Init+0x1bc>
 8004fb6:	68fb      	ldr	r3, [r7, #12]
 8004fb8:	1e58      	subs	r0, r3, #1
 8004fba:	687b      	ldr	r3, [r7, #4]
 8004fbc:	6859      	ldr	r1, [r3, #4]
 8004fbe:	460b      	mov	r3, r1
 8004fc0:	005b      	lsls	r3, r3, #1
 8004fc2:	440b      	add	r3, r1
 8004fc4:	fbb0 f3f3 	udiv	r3, r0, r3
 8004fc8:	3301      	adds	r3, #1
 8004fca:	f3c3 030b 	ubfx	r3, r3, #0, #12
 8004fce:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 8004fd2:	e00f      	b.n	8004ff4 <HAL_I2C_Init+0x1dc>
 8004fd4:	68fb      	ldr	r3, [r7, #12]
 8004fd6:	1e58      	subs	r0, r3, #1
 8004fd8:	687b      	ldr	r3, [r7, #4]
 8004fda:	6859      	ldr	r1, [r3, #4]
 8004fdc:	460b      	mov	r3, r1
 8004fde:	009b      	lsls	r3, r3, #2
 8004fe0:	440b      	add	r3, r1
 8004fe2:	0099      	lsls	r1, r3, #2
 8004fe4:	440b      	add	r3, r1
 8004fe6:	fbb0 f3f3 	udiv	r3, r0, r3
 8004fea:	3301      	adds	r3, #1
 8004fec:	f3c3 030b 	ubfx	r3, r3, #0, #12
 8004ff0:	f443 4340 	orr.w	r3, r3, #49152	@ 0xc000
 8004ff4:	6879      	ldr	r1, [r7, #4]
 8004ff6:	6809      	ldr	r1, [r1, #0]
 8004ff8:	4313      	orrs	r3, r2
 8004ffa:	61cb      	str	r3, [r1, #28]

  /*---------------------------- I2Cx CR1 Configuration ----------------------*/
  /* Configure I2Cx: Generalcall and NoStretch mode */
  MODIFY_REG(hi2c->Instance->CR1, (I2C_CR1_ENGC | I2C_CR1_NOSTRETCH), (hi2c->Init.GeneralCallMode | hi2c->Init.NoStretchMode));
 8004ffc:	687b      	ldr	r3, [r7, #4]
 8004ffe:	681b      	ldr	r3, [r3, #0]
 8005000:	681b      	ldr	r3, [r3, #0]
 8005002:	f023 01c0 	bic.w	r1, r3, #192	@ 0xc0
 8005006:	687b      	ldr	r3, [r7, #4]
 8005008:	69da      	ldr	r2, [r3, #28]
 800500a:	687b      	ldr	r3, [r7, #4]
 800500c:	6a1b      	ldr	r3, [r3, #32]
 800500e:	431a      	orrs	r2, r3
 8005010:	687b      	ldr	r3, [r7, #4]
 8005012:	681b      	ldr	r3, [r3, #0]
 8005014:	430a      	orrs	r2, r1
 8005016:	601a      	str	r2, [r3, #0]

  /*---------------------------- I2Cx OAR1 Configuration ---------------------*/
  /* Configure I2Cx: Own Address1 and addressing mode */
  MODIFY_REG(hi2c->Instance->OAR1, (I2C_OAR1_ADDMODE | I2C_OAR1_ADD8_9 | I2C_OAR1_ADD1_7 | I2C_OAR1_ADD0), (hi2c->Init.AddressingMode | hi2c->Init.OwnAddress1));
 8005018:	687b      	ldr	r3, [r7, #4]
 800501a:	681b      	ldr	r3, [r3, #0]
 800501c:	689b      	ldr	r3, [r3, #8]
 800501e:	f423 4303 	bic.w	r3, r3, #33536	@ 0x8300
 8005022:	f023 03ff 	bic.w	r3, r3, #255	@ 0xff
 8005026:	687a      	ldr	r2, [r7, #4]
 8005028:	6911      	ldr	r1, [r2, #16]
 800502a:	687a      	ldr	r2, [r7, #4]
 800502c:	68d2      	ldr	r2, [r2, #12]
 800502e:	4311      	orrs	r1, r2
 8005030:	687a      	ldr	r2, [r7, #4]
 8005032:	6812      	ldr	r2, [r2, #0]
 8005034:	430b      	orrs	r3, r1
 8005036:	6093      	str	r3, [r2, #8]

  /*---------------------------- I2Cx OAR2 Configuration ---------------------*/
  /* Configure I2Cx: Dual mode and Own Address2 */
  MODIFY_REG(hi2c->Instance->OAR2, (I2C_OAR2_ENDUAL | I2C_OAR2_ADD2), (hi2c->Init.DualAddressMode | hi2c->Init.OwnAddress2));
 8005038:	687b      	ldr	r3, [r7, #4]
 800503a:	681b      	ldr	r3, [r3, #0]
 800503c:	68db      	ldr	r3, [r3, #12]
 800503e:	f023 01ff 	bic.w	r1, r3, #255	@ 0xff
 8005042:	687b      	ldr	r3, [r7, #4]
 8005044:	695a      	ldr	r2, [r3, #20]
 8005046:	687b      	ldr	r3, [r7, #4]
 8005048:	699b      	ldr	r3, [r3, #24]
 800504a:	431a      	orrs	r2, r3
 800504c:	687b      	ldr	r3, [r7, #4]
 800504e:	681b      	ldr	r3, [r3, #0]
 8005050:	430a      	orrs	r2, r1
 8005052:	60da      	str	r2, [r3, #12]

  /* Enable the selected I2C peripheral */
  __HAL_I2C_ENABLE(hi2c);
 8005054:	687b      	ldr	r3, [r7, #4]
 8005056:	681b      	ldr	r3, [r3, #0]
 8005058:	681a      	ldr	r2, [r3, #0]
 800505a:	687b      	ldr	r3, [r7, #4]
 800505c:	681b      	ldr	r3, [r3, #0]
 800505e:	f042 0201 	orr.w	r2, r2, #1
 8005062:	601a      	str	r2, [r3, #0]

  hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 8005064:	687b      	ldr	r3, [r7, #4]
 8005066:	2200      	movs	r2, #0
 8005068:	641a      	str	r2, [r3, #64]	@ 0x40
  hi2c->State = HAL_I2C_STATE_READY;
 800506a:	687b      	ldr	r3, [r7, #4]
 800506c:	2220      	movs	r2, #32
 800506e:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
  hi2c->PreviousState = I2C_STATE_NONE;
 8005072:	687b      	ldr	r3, [r7, #4]
 8005074:	2200      	movs	r2, #0
 8005076:	631a      	str	r2, [r3, #48]	@ 0x30
  hi2c->Mode = HAL_I2C_MODE_NONE;
 8005078:	687b      	ldr	r3, [r7, #4]
 800507a:	2200      	movs	r2, #0
 800507c:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e

  return HAL_OK;
 8005080:	2300      	movs	r3, #0
}
 8005082:	4618      	mov	r0, r3
 8005084:	3710      	adds	r7, #16
 8005086:	46bd      	mov	sp, r7
 8005088:	bd80      	pop	{r7, pc}
 800508a:	bf00      	nop
 800508c:	000186a0 	.word	0x000186a0
 8005090:	001e847f 	.word	0x001e847f
 8005094:	003d08ff 	.word	0x003d08ff
 8005098:	431bde83 	.word	0x431bde83
 800509c:	10624dd3 	.word	0x10624dd3

080050a0 <HAL_I2S_Init>:
  * @param  hi2s pointer to a I2S_HandleTypeDef structure that contains
  *         the configuration information for I2S module
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2S_Init(I2S_HandleTypeDef *hi2s)
{
 80050a0:	b580      	push	{r7, lr}
 80050a2:	b088      	sub	sp, #32
 80050a4:	af00      	add	r7, sp, #0
 80050a6:	6078      	str	r0, [r7, #4]
#if defined (SPI_I2S_FULLDUPLEX_SUPPORT)
  uint16_t tmpreg;
#endif

  /* Check the I2S handle allocation */
  if (hi2s == NULL)
 80050a8:	687b      	ldr	r3, [r7, #4]
 80050aa:	2b00      	cmp	r3, #0
 80050ac:	d101      	bne.n	80050b2 <HAL_I2S_Init+0x12>
  {
    return HAL_ERROR;
 80050ae:	2301      	movs	r3, #1
 80050b0:	e128      	b.n	8005304 <HAL_I2S_Init+0x264>
  assert_param(IS_I2S_MCLK_OUTPUT(hi2s->Init.MCLKOutput));
  assert_param(IS_I2S_AUDIO_FREQ(hi2s->Init.AudioFreq));
  assert_param(IS_I2S_CPOL(hi2s->Init.CPOL));
  assert_param(IS_I2S_CLOCKSOURCE(hi2s->Init.ClockSource));

  if (hi2s->State == HAL_I2S_STATE_RESET)
 80050b2:	687b      	ldr	r3, [r7, #4]
 80050b4:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 80050b8:	b2db      	uxtb	r3, r3
 80050ba:	2b00      	cmp	r3, #0
 80050bc:	d109      	bne.n	80050d2 <HAL_I2S_Init+0x32>
  {
    /* Allocate lock resource and initialize it */
    hi2s->Lock = HAL_UNLOCKED;
 80050be:	687b      	ldr	r3, [r7, #4]
 80050c0:	2200      	movs	r2, #0
 80050c2:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

    /* Initialize Default I2S IrqHandler ISR */
    hi2s->IrqHandlerISR = I2S_IRQHandler;
 80050c6:	687b      	ldr	r3, [r7, #4]
 80050c8:	4a90      	ldr	r2, [pc, #576]	@ (800530c <HAL_I2S_Init+0x26c>)
 80050ca:	635a      	str	r2, [r3, #52]	@ 0x34

    /* Init the low level hardware : GPIO, CLOCK, NVIC... */
    hi2s->MspInitCallback(hi2s);
#else
    /* Init the low level hardware : GPIO, CLOCK, CORTEX...etc */
    HAL_I2S_MspInit(hi2s);
 80050cc:	6878      	ldr	r0, [r7, #4]
 80050ce:	f7fb fecd 	bl	8000e6c <HAL_I2S_MspInit>
#endif /* USE_HAL_I2S_REGISTER_CALLBACKS */
  }

  hi2s->State = HAL_I2S_STATE_BUSY;
 80050d2:	687b      	ldr	r3, [r7, #4]
 80050d4:	2202      	movs	r2, #2
 80050d6:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

  /*----------------------- SPIx I2SCFGR & I2SPR Configuration ----------------*/
  /* Clear I2SMOD, I2SE, I2SCFG, PCMSYNC, I2SSTD, CKPOL, DATLEN and CHLEN bits */
  CLEAR_BIT(hi2s->Instance->I2SCFGR, (SPI_I2SCFGR_CHLEN | SPI_I2SCFGR_DATLEN | SPI_I2SCFGR_CKPOL | \
 80050da:	687b      	ldr	r3, [r7, #4]
 80050dc:	681b      	ldr	r3, [r3, #0]
 80050de:	69db      	ldr	r3, [r3, #28]
 80050e0:	687a      	ldr	r2, [r7, #4]
 80050e2:	6812      	ldr	r2, [r2, #0]
 80050e4:	f423 637b 	bic.w	r3, r3, #4016	@ 0xfb0
 80050e8:	f023 030f 	bic.w	r3, r3, #15
 80050ec:	61d3      	str	r3, [r2, #28]
                                      SPI_I2SCFGR_I2SSTD | SPI_I2SCFGR_PCMSYNC | SPI_I2SCFGR_I2SCFG | \
                                      SPI_I2SCFGR_I2SE | SPI_I2SCFGR_I2SMOD));
  hi2s->Instance->I2SPR = 0x0002U;
 80050ee:	687b      	ldr	r3, [r7, #4]
 80050f0:	681b      	ldr	r3, [r3, #0]
 80050f2:	2202      	movs	r2, #2
 80050f4:	621a      	str	r2, [r3, #32]

  /*----------------------- I2SPR: I2SDIV and ODD Calculation -----------------*/
  /* If the requested audio frequency is not the default, compute the prescaler */
  if (hi2s->Init.AudioFreq != I2S_AUDIOFREQ_DEFAULT)
 80050f6:	687b      	ldr	r3, [r7, #4]
 80050f8:	695b      	ldr	r3, [r3, #20]
 80050fa:	2b02      	cmp	r3, #2
 80050fc:	d060      	beq.n	80051c0 <HAL_I2S_Init+0x120>
  {
    /* Check the frame length (For the Prescaler computing) ********************/
    if (hi2s->Init.DataFormat == I2S_DATAFORMAT_16B)
 80050fe:	687b      	ldr	r3, [r7, #4]
 8005100:	68db      	ldr	r3, [r3, #12]
 8005102:	2b00      	cmp	r3, #0
 8005104:	d102      	bne.n	800510c <HAL_I2S_Init+0x6c>
    {
      /* Packet length is 16 bits */
      packetlength = 16U;
 8005106:	2310      	movs	r3, #16
 8005108:	617b      	str	r3, [r7, #20]
 800510a:	e001      	b.n	8005110 <HAL_I2S_Init+0x70>
    }
    else
    {
      /* Packet length is 32 bits */
      packetlength = 32U;
 800510c:	2320      	movs	r3, #32
 800510e:	617b      	str	r3, [r7, #20]
    }

    /* I2S standard */
    if (hi2s->Init.Standard <= I2S_STANDARD_LSB)
 8005110:	687b      	ldr	r3, [r7, #4]
 8005112:	689b      	ldr	r3, [r3, #8]
 8005114:	2b20      	cmp	r3, #32
 8005116:	d802      	bhi.n	800511e <HAL_I2S_Init+0x7e>
    {
      /* In I2S standard packet length is multiplied by 2 */
      packetlength = packetlength * 2U;
 8005118:	697b      	ldr	r3, [r7, #20]
 800511a:	005b      	lsls	r3, r3, #1
 800511c:	617b      	str	r3, [r7, #20]
    else
    {
      i2sclk = HAL_RCCEx_GetPeriphCLKFreq(RCC_PERIPHCLK_I2S_APB2);
    }
#else
    i2sclk = HAL_RCCEx_GetPeriphCLKFreq(RCC_PERIPHCLK_I2S);
 800511e:	2001      	movs	r0, #1
 8005120:	f001 f9d2 	bl	80064c8 <HAL_RCCEx_GetPeriphCLKFreq>
 8005124:	60f8      	str	r0, [r7, #12]
#endif /* I2S_APB1_APB2_FEATURE */

    /* Compute the Real divider depending on the MCLK output state, with a floating point */
    if (hi2s->Init.MCLKOutput == I2S_MCLKOUTPUT_ENABLE)
 8005126:	687b      	ldr	r3, [r7, #4]
 8005128:	691b      	ldr	r3, [r3, #16]
 800512a:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 800512e:	d125      	bne.n	800517c <HAL_I2S_Init+0xdc>
    {
      /* MCLK output is enabled */
      if (hi2s->Init.DataFormat != I2S_DATAFORMAT_16B)
 8005130:	687b      	ldr	r3, [r7, #4]
 8005132:	68db      	ldr	r3, [r3, #12]
 8005134:	2b00      	cmp	r3, #0
 8005136:	d010      	beq.n	800515a <HAL_I2S_Init+0xba>
      {
        tmp = (uint32_t)(((((i2sclk / (packetlength * 4U)) * 10U) / hi2s->Init.AudioFreq)) + 5U);
 8005138:	697b      	ldr	r3, [r7, #20]
 800513a:	009b      	lsls	r3, r3, #2
 800513c:	68fa      	ldr	r2, [r7, #12]
 800513e:	fbb2 f2f3 	udiv	r2, r2, r3
 8005142:	4613      	mov	r3, r2
 8005144:	009b      	lsls	r3, r3, #2
 8005146:	4413      	add	r3, r2
 8005148:	005b      	lsls	r3, r3, #1
 800514a:	461a      	mov	r2, r3
 800514c:	687b      	ldr	r3, [r7, #4]
 800514e:	695b      	ldr	r3, [r3, #20]
 8005150:	fbb2 f3f3 	udiv	r3, r2, r3
 8005154:	3305      	adds	r3, #5
 8005156:	613b      	str	r3, [r7, #16]
 8005158:	e01f      	b.n	800519a <HAL_I2S_Init+0xfa>
      }
      else
      {
        tmp = (uint32_t)(((((i2sclk / (packetlength * 8U)) * 10U) / hi2s->Init.AudioFreq)) + 5U);
 800515a:	697b      	ldr	r3, [r7, #20]
 800515c:	00db      	lsls	r3, r3, #3
 800515e:	68fa      	ldr	r2, [r7, #12]
 8005160:	fbb2 f2f3 	udiv	r2, r2, r3
 8005164:	4613      	mov	r3, r2
 8005166:	009b      	lsls	r3, r3, #2
 8005168:	4413      	add	r3, r2
 800516a:	005b      	lsls	r3, r3, #1
 800516c:	461a      	mov	r2, r3
 800516e:	687b      	ldr	r3, [r7, #4]
 8005170:	695b      	ldr	r3, [r3, #20]
 8005172:	fbb2 f3f3 	udiv	r3, r2, r3
 8005176:	3305      	adds	r3, #5
 8005178:	613b      	str	r3, [r7, #16]
 800517a:	e00e      	b.n	800519a <HAL_I2S_Init+0xfa>
      }
    }
    else
    {
      /* MCLK output is disabled */
      tmp = (uint32_t)(((((i2sclk / packetlength) * 10U) / hi2s->Init.AudioFreq)) + 5U);
 800517c:	68fa      	ldr	r2, [r7, #12]
 800517e:	697b      	ldr	r3, [r7, #20]
 8005180:	fbb2 f2f3 	udiv	r2, r2, r3
 8005184:	4613      	mov	r3, r2
 8005186:	009b      	lsls	r3, r3, #2
 8005188:	4413      	add	r3, r2
 800518a:	005b      	lsls	r3, r3, #1
 800518c:	461a      	mov	r2, r3
 800518e:	687b      	ldr	r3, [r7, #4]
 8005190:	695b      	ldr	r3, [r3, #20]
 8005192:	fbb2 f3f3 	udiv	r3, r2, r3
 8005196:	3305      	adds	r3, #5
 8005198:	613b      	str	r3, [r7, #16]
    }

    /* Remove the flatting point */
    tmp = tmp / 10U;
 800519a:	693b      	ldr	r3, [r7, #16]
 800519c:	4a5c      	ldr	r2, [pc, #368]	@ (8005310 <HAL_I2S_Init+0x270>)
 800519e:	fba2 2303 	umull	r2, r3, r2, r3
 80051a2:	08db      	lsrs	r3, r3, #3
 80051a4:	613b      	str	r3, [r7, #16]

    /* Check the parity of the divider */
    i2sodd = (uint32_t)(tmp & (uint32_t)1U);
 80051a6:	693b      	ldr	r3, [r7, #16]
 80051a8:	f003 0301 	and.w	r3, r3, #1
 80051ac:	61bb      	str	r3, [r7, #24]

    /* Compute the i2sdiv prescaler */
    i2sdiv = (uint32_t)((tmp - i2sodd) / 2U);
 80051ae:	693a      	ldr	r2, [r7, #16]
 80051b0:	69bb      	ldr	r3, [r7, #24]
 80051b2:	1ad3      	subs	r3, r2, r3
 80051b4:	085b      	lsrs	r3, r3, #1
 80051b6:	61fb      	str	r3, [r7, #28]

    /* Get the Mask for the Odd bit (SPI_I2SPR[8]) register */
    i2sodd = (uint32_t)(i2sodd << 8U);
 80051b8:	69bb      	ldr	r3, [r7, #24]
 80051ba:	021b      	lsls	r3, r3, #8
 80051bc:	61bb      	str	r3, [r7, #24]
 80051be:	e003      	b.n	80051c8 <HAL_I2S_Init+0x128>
  }
  else
  {
    /* Set the default values */
    i2sdiv = 2U;
 80051c0:	2302      	movs	r3, #2
 80051c2:	61fb      	str	r3, [r7, #28]
    i2sodd = 0U;
 80051c4:	2300      	movs	r3, #0
 80051c6:	61bb      	str	r3, [r7, #24]
  }

  /* Test if the divider is 1 or 0 or greater than 0xFF */
  if ((i2sdiv < 2U) || (i2sdiv > 0xFFU))
 80051c8:	69fb      	ldr	r3, [r7, #28]
 80051ca:	2b01      	cmp	r3, #1
 80051cc:	d902      	bls.n	80051d4 <HAL_I2S_Init+0x134>
 80051ce:	69fb      	ldr	r3, [r7, #28]
 80051d0:	2bff      	cmp	r3, #255	@ 0xff
 80051d2:	d907      	bls.n	80051e4 <HAL_I2S_Init+0x144>
  {
    /* Set the error code and execute error callback*/
    SET_BIT(hi2s->ErrorCode, HAL_I2S_ERROR_PRESCALER);
 80051d4:	687b      	ldr	r3, [r7, #4]
 80051d6:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80051d8:	f043 0210 	orr.w	r2, r3, #16
 80051dc:	687b      	ldr	r3, [r7, #4]
 80051de:	645a      	str	r2, [r3, #68]	@ 0x44
    return  HAL_ERROR;
 80051e0:	2301      	movs	r3, #1
 80051e2:	e08f      	b.n	8005304 <HAL_I2S_Init+0x264>
  }

  /*----------------------- SPIx I2SCFGR & I2SPR Configuration ----------------*/

  /* Write to SPIx I2SPR register the computed value */
  hi2s->Instance->I2SPR = (uint32_t)((uint32_t)i2sdiv | (uint32_t)(i2sodd | (uint32_t)hi2s->Init.MCLKOutput));
 80051e4:	687b      	ldr	r3, [r7, #4]
 80051e6:	691a      	ldr	r2, [r3, #16]
 80051e8:	69bb      	ldr	r3, [r7, #24]
 80051ea:	ea42 0103 	orr.w	r1, r2, r3
 80051ee:	687b      	ldr	r3, [r7, #4]
 80051f0:	681b      	ldr	r3, [r3, #0]
 80051f2:	69fa      	ldr	r2, [r7, #28]
 80051f4:	430a      	orrs	r2, r1
 80051f6:	621a      	str	r2, [r3, #32]

  /* Clear I2SMOD, I2SE, I2SCFG, PCMSYNC, I2SSTD, CKPOL, DATLEN and CHLEN bits */
  /* And configure the I2S with the I2S_InitStruct values                      */
  MODIFY_REG(hi2s->Instance->I2SCFGR, (SPI_I2SCFGR_CHLEN | SPI_I2SCFGR_DATLEN | \
 80051f8:	687b      	ldr	r3, [r7, #4]
 80051fa:	681b      	ldr	r3, [r3, #0]
 80051fc:	69db      	ldr	r3, [r3, #28]
 80051fe:	f423 637b 	bic.w	r3, r3, #4016	@ 0xfb0
 8005202:	f023 030f 	bic.w	r3, r3, #15
 8005206:	687a      	ldr	r2, [r7, #4]
 8005208:	6851      	ldr	r1, [r2, #4]
 800520a:	687a      	ldr	r2, [r7, #4]
 800520c:	6892      	ldr	r2, [r2, #8]
 800520e:	4311      	orrs	r1, r2
 8005210:	687a      	ldr	r2, [r7, #4]
 8005212:	68d2      	ldr	r2, [r2, #12]
 8005214:	4311      	orrs	r1, r2
 8005216:	687a      	ldr	r2, [r7, #4]
 8005218:	6992      	ldr	r2, [r2, #24]
 800521a:	430a      	orrs	r2, r1
 800521c:	431a      	orrs	r2, r3
 800521e:	687b      	ldr	r3, [r7, #4]
 8005220:	681b      	ldr	r3, [r3, #0]
 8005222:	f442 6200 	orr.w	r2, r2, #2048	@ 0x800
 8005226:	61da      	str	r2, [r3, #28]
#if defined (SPI_I2S_FULLDUPLEX_SUPPORT)

  /* Configure the I2S extended if the full duplex mode is enabled */
  assert_param(IS_I2S_FULLDUPLEX_MODE(hi2s->Init.FullDuplexMode));

  if (hi2s->Init.FullDuplexMode == I2S_FULLDUPLEXMODE_ENABLE)
 8005228:	687b      	ldr	r3, [r7, #4]
 800522a:	6a1b      	ldr	r3, [r3, #32]
 800522c:	2b01      	cmp	r3, #1
 800522e:	d161      	bne.n	80052f4 <HAL_I2S_Init+0x254>
  {
    /* Set FullDuplex I2S IrqHandler ISR if FULLDUPLEXMODE is enabled */
    hi2s->IrqHandlerISR = HAL_I2SEx_FullDuplex_IRQHandler;
 8005230:	687b      	ldr	r3, [r7, #4]
 8005232:	4a38      	ldr	r2, [pc, #224]	@ (8005314 <HAL_I2S_Init+0x274>)
 8005234:	635a      	str	r2, [r3, #52]	@ 0x34

    /* Clear I2SMOD, I2SE, I2SCFG, PCMSYNC, I2SSTD, CKPOL, DATLEN and CHLEN bits */
    CLEAR_BIT(I2SxEXT(hi2s->Instance)->I2SCFGR, (SPI_I2SCFGR_CHLEN | SPI_I2SCFGR_DATLEN | SPI_I2SCFGR_CKPOL | \
 8005236:	687b      	ldr	r3, [r7, #4]
 8005238:	681b      	ldr	r3, [r3, #0]
 800523a:	4a37      	ldr	r2, [pc, #220]	@ (8005318 <HAL_I2S_Init+0x278>)
 800523c:	4293      	cmp	r3, r2
 800523e:	d101      	bne.n	8005244 <HAL_I2S_Init+0x1a4>
 8005240:	4b36      	ldr	r3, [pc, #216]	@ (800531c <HAL_I2S_Init+0x27c>)
 8005242:	e001      	b.n	8005248 <HAL_I2S_Init+0x1a8>
 8005244:	f04f 2340 	mov.w	r3, #1073758208	@ 0x40004000
 8005248:	69db      	ldr	r3, [r3, #28]
 800524a:	687a      	ldr	r2, [r7, #4]
 800524c:	6812      	ldr	r2, [r2, #0]
 800524e:	4932      	ldr	r1, [pc, #200]	@ (8005318 <HAL_I2S_Init+0x278>)
 8005250:	428a      	cmp	r2, r1
 8005252:	d101      	bne.n	8005258 <HAL_I2S_Init+0x1b8>
 8005254:	4a31      	ldr	r2, [pc, #196]	@ (800531c <HAL_I2S_Init+0x27c>)
 8005256:	e001      	b.n	800525c <HAL_I2S_Init+0x1bc>
 8005258:	f04f 2240 	mov.w	r2, #1073758208	@ 0x40004000
 800525c:	f423 637b 	bic.w	r3, r3, #4016	@ 0xfb0
 8005260:	f023 030f 	bic.w	r3, r3, #15
 8005264:	61d3      	str	r3, [r2, #28]
                                                 SPI_I2SCFGR_I2SSTD | SPI_I2SCFGR_PCMSYNC | SPI_I2SCFGR_I2SCFG | \
                                                 SPI_I2SCFGR_I2SE | SPI_I2SCFGR_I2SMOD));
    I2SxEXT(hi2s->Instance)->I2SPR = 2U;
 8005266:	687b      	ldr	r3, [r7, #4]
 8005268:	681b      	ldr	r3, [r3, #0]
 800526a:	4a2b      	ldr	r2, [pc, #172]	@ (8005318 <HAL_I2S_Init+0x278>)
 800526c:	4293      	cmp	r3, r2
 800526e:	d101      	bne.n	8005274 <HAL_I2S_Init+0x1d4>
 8005270:	4b2a      	ldr	r3, [pc, #168]	@ (800531c <HAL_I2S_Init+0x27c>)
 8005272:	e001      	b.n	8005278 <HAL_I2S_Init+0x1d8>
 8005274:	f04f 2340 	mov.w	r3, #1073758208	@ 0x40004000
 8005278:	2202      	movs	r2, #2
 800527a:	621a      	str	r2, [r3, #32]

    /* Get the I2SCFGR register value */
    tmpreg = I2SxEXT(hi2s->Instance)->I2SCFGR;
 800527c:	687b      	ldr	r3, [r7, #4]
 800527e:	681b      	ldr	r3, [r3, #0]
 8005280:	4a25      	ldr	r2, [pc, #148]	@ (8005318 <HAL_I2S_Init+0x278>)
 8005282:	4293      	cmp	r3, r2
 8005284:	d101      	bne.n	800528a <HAL_I2S_Init+0x1ea>
 8005286:	4b25      	ldr	r3, [pc, #148]	@ (800531c <HAL_I2S_Init+0x27c>)
 8005288:	e001      	b.n	800528e <HAL_I2S_Init+0x1ee>
 800528a:	f04f 2340 	mov.w	r3, #1073758208	@ 0x40004000
 800528e:	69db      	ldr	r3, [r3, #28]
 8005290:	817b      	strh	r3, [r7, #10]

    /* Get the mode to be configured for the extended I2S */
    if ((hi2s->Init.Mode == I2S_MODE_MASTER_TX) || (hi2s->Init.Mode == I2S_MODE_SLAVE_TX))
 8005292:	687b      	ldr	r3, [r7, #4]
 8005294:	685b      	ldr	r3, [r3, #4]
 8005296:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 800529a:	d003      	beq.n	80052a4 <HAL_I2S_Init+0x204>
 800529c:	687b      	ldr	r3, [r7, #4]
 800529e:	685b      	ldr	r3, [r3, #4]
 80052a0:	2b00      	cmp	r3, #0
 80052a2:	d103      	bne.n	80052ac <HAL_I2S_Init+0x20c>
    {
      tmp = I2S_MODE_SLAVE_RX;
 80052a4:	f44f 7380 	mov.w	r3, #256	@ 0x100
 80052a8:	613b      	str	r3, [r7, #16]
 80052aa:	e001      	b.n	80052b0 <HAL_I2S_Init+0x210>
    }
    else /* I2S_MODE_MASTER_RX ||  I2S_MODE_SLAVE_RX */
    {
      tmp = I2S_MODE_SLAVE_TX;
 80052ac:	2300      	movs	r3, #0
 80052ae:	613b      	str	r3, [r7, #16]
    }

    /* Configure the I2S Slave with the I2S Master parameter values */
    tmpreg |= (uint16_t)((uint16_t)SPI_I2SCFGR_I2SMOD    | \
                         (uint16_t)tmp                   | \
 80052b0:	693b      	ldr	r3, [r7, #16]
 80052b2:	b29a      	uxth	r2, r3
                         (uint16_t)hi2s->Init.Standard   | \
 80052b4:	687b      	ldr	r3, [r7, #4]
 80052b6:	689b      	ldr	r3, [r3, #8]
 80052b8:	b29b      	uxth	r3, r3
    tmpreg |= (uint16_t)((uint16_t)SPI_I2SCFGR_I2SMOD    | \
 80052ba:	4313      	orrs	r3, r2
 80052bc:	b29a      	uxth	r2, r3
                         (uint16_t)hi2s->Init.DataFormat | \
 80052be:	687b      	ldr	r3, [r7, #4]
 80052c0:	68db      	ldr	r3, [r3, #12]
 80052c2:	b29b      	uxth	r3, r3
    tmpreg |= (uint16_t)((uint16_t)SPI_I2SCFGR_I2SMOD    | \
 80052c4:	4313      	orrs	r3, r2
 80052c6:	b29a      	uxth	r2, r3
                         (uint16_t)hi2s->Init.CPOL);
 80052c8:	687b      	ldr	r3, [r7, #4]
 80052ca:	699b      	ldr	r3, [r3, #24]
 80052cc:	b29b      	uxth	r3, r3
    tmpreg |= (uint16_t)((uint16_t)SPI_I2SCFGR_I2SMOD    | \
 80052ce:	4313      	orrs	r3, r2
 80052d0:	b29a      	uxth	r2, r3
 80052d2:	897b      	ldrh	r3, [r7, #10]
 80052d4:	4313      	orrs	r3, r2
 80052d6:	b29b      	uxth	r3, r3
 80052d8:	f443 6300 	orr.w	r3, r3, #2048	@ 0x800
 80052dc:	817b      	strh	r3, [r7, #10]

    /* Write to SPIx I2SCFGR */
    WRITE_REG(I2SxEXT(hi2s->Instance)->I2SCFGR, tmpreg);
 80052de:	687b      	ldr	r3, [r7, #4]
 80052e0:	681b      	ldr	r3, [r3, #0]
 80052e2:	4a0d      	ldr	r2, [pc, #52]	@ (8005318 <HAL_I2S_Init+0x278>)
 80052e4:	4293      	cmp	r3, r2
 80052e6:	d101      	bne.n	80052ec <HAL_I2S_Init+0x24c>
 80052e8:	4b0c      	ldr	r3, [pc, #48]	@ (800531c <HAL_I2S_Init+0x27c>)
 80052ea:	e001      	b.n	80052f0 <HAL_I2S_Init+0x250>
 80052ec:	f04f 2340 	mov.w	r3, #1073758208	@ 0x40004000
 80052f0:	897a      	ldrh	r2, [r7, #10]
 80052f2:	61da      	str	r2, [r3, #28]
  }
#endif /* SPI_I2S_FULLDUPLEX_SUPPORT */

  hi2s->ErrorCode = HAL_I2S_ERROR_NONE;
 80052f4:	687b      	ldr	r3, [r7, #4]
 80052f6:	2200      	movs	r2, #0
 80052f8:	645a      	str	r2, [r3, #68]	@ 0x44
  hi2s->State     = HAL_I2S_STATE_READY;
 80052fa:	687b      	ldr	r3, [r7, #4]
 80052fc:	2201      	movs	r2, #1
 80052fe:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

  return HAL_OK;
 8005302:	2300      	movs	r3, #0
}
 8005304:	4618      	mov	r0, r3
 8005306:	3720      	adds	r7, #32
 8005308:	46bd      	mov	sp, r7
 800530a:	bd80      	pop	{r7, pc}
 800530c:	08005417 	.word	0x08005417
 8005310:	cccccccd 	.word	0xcccccccd
 8005314:	0800552d 	.word	0x0800552d
 8005318:	40003800 	.word	0x40003800
 800531c:	40003400 	.word	0x40003400

08005320 <HAL_I2S_TxCpltCallback>:
  * @param  hi2s pointer to a I2S_HandleTypeDef structure that contains
  *         the configuration information for I2S module
  * @retval None
  */
__weak void HAL_I2S_TxCpltCallback(I2S_HandleTypeDef *hi2s)
{
 8005320:	b480      	push	{r7}
 8005322:	b083      	sub	sp, #12
 8005324:	af00      	add	r7, sp, #0
 8005326:	6078      	str	r0, [r7, #4]
  UNUSED(hi2s);

  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_I2S_TxCpltCallback could be implemented in the user file
   */
}
 8005328:	bf00      	nop
 800532a:	370c      	adds	r7, #12
 800532c:	46bd      	mov	sp, r7
 800532e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005332:	4770      	bx	lr

08005334 <HAL_I2S_RxCpltCallback>:
  * @param  hi2s pointer to a I2S_HandleTypeDef structure that contains
  *         the configuration information for I2S module
  * @retval None
  */
__weak void HAL_I2S_RxCpltCallback(I2S_HandleTypeDef *hi2s)
{
 8005334:	b480      	push	{r7}
 8005336:	b083      	sub	sp, #12
 8005338:	af00      	add	r7, sp, #0
 800533a:	6078      	str	r0, [r7, #4]
  UNUSED(hi2s);

  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_I2S_RxCpltCallback could be implemented in the user file
   */
}
 800533c:	bf00      	nop
 800533e:	370c      	adds	r7, #12
 8005340:	46bd      	mov	sp, r7
 8005342:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005346:	4770      	bx	lr

08005348 <HAL_I2S_ErrorCallback>:
  * @param  hi2s pointer to a I2S_HandleTypeDef structure that contains
  *         the configuration information for I2S module
  * @retval None
  */
__weak void HAL_I2S_ErrorCallback(I2S_HandleTypeDef *hi2s)
{
 8005348:	b480      	push	{r7}
 800534a:	b083      	sub	sp, #12
 800534c:	af00      	add	r7, sp, #0
 800534e:	6078      	str	r0, [r7, #4]
  UNUSED(hi2s);

  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_I2S_ErrorCallback could be implemented in the user file
   */
}
 8005350:	bf00      	nop
 8005352:	370c      	adds	r7, #12
 8005354:	46bd      	mov	sp, r7
 8005356:	f85d 7b04 	ldr.w	r7, [sp], #4
 800535a:	4770      	bx	lr

0800535c <I2S_Transmit_IT>:
  * @param  hi2s pointer to a I2S_HandleTypeDef structure that contains
  *         the configuration information for I2S module
  * @retval None
  */
static void I2S_Transmit_IT(I2S_HandleTypeDef *hi2s)
{
 800535c:	b580      	push	{r7, lr}
 800535e:	b082      	sub	sp, #8
 8005360:	af00      	add	r7, sp, #0
 8005362:	6078      	str	r0, [r7, #4]
  /* Transmit data */
  hi2s->Instance->DR = (*hi2s->pTxBuffPtr);
 8005364:	687b      	ldr	r3, [r7, #4]
 8005366:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8005368:	881a      	ldrh	r2, [r3, #0]
 800536a:	687b      	ldr	r3, [r7, #4]
 800536c:	681b      	ldr	r3, [r3, #0]
 800536e:	60da      	str	r2, [r3, #12]
  hi2s->pTxBuffPtr++;
 8005370:	687b      	ldr	r3, [r7, #4]
 8005372:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8005374:	1c9a      	adds	r2, r3, #2
 8005376:	687b      	ldr	r3, [r7, #4]
 8005378:	625a      	str	r2, [r3, #36]	@ 0x24
  hi2s->TxXferCount--;
 800537a:	687b      	ldr	r3, [r7, #4]
 800537c:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 800537e:	b29b      	uxth	r3, r3
 8005380:	3b01      	subs	r3, #1
 8005382:	b29a      	uxth	r2, r3
 8005384:	687b      	ldr	r3, [r7, #4]
 8005386:	855a      	strh	r2, [r3, #42]	@ 0x2a

  if (hi2s->TxXferCount == 0U)
 8005388:	687b      	ldr	r3, [r7, #4]
 800538a:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 800538c:	b29b      	uxth	r3, r3
 800538e:	2b00      	cmp	r3, #0
 8005390:	d10e      	bne.n	80053b0 <I2S_Transmit_IT+0x54>
  {
    /* Disable TXE and ERR interrupt */
    __HAL_I2S_DISABLE_IT(hi2s, (I2S_IT_TXE | I2S_IT_ERR));
 8005392:	687b      	ldr	r3, [r7, #4]
 8005394:	681b      	ldr	r3, [r3, #0]
 8005396:	685a      	ldr	r2, [r3, #4]
 8005398:	687b      	ldr	r3, [r7, #4]
 800539a:	681b      	ldr	r3, [r3, #0]
 800539c:	f022 02a0 	bic.w	r2, r2, #160	@ 0xa0
 80053a0:	605a      	str	r2, [r3, #4]

    hi2s->State = HAL_I2S_STATE_READY;
 80053a2:	687b      	ldr	r3, [r7, #4]
 80053a4:	2201      	movs	r2, #1
 80053a6:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
    /* Call user Tx complete callback */
#if (USE_HAL_I2S_REGISTER_CALLBACKS == 1U)
    hi2s->TxCpltCallback(hi2s);
#else
    HAL_I2S_TxCpltCallback(hi2s);
 80053aa:	6878      	ldr	r0, [r7, #4]
 80053ac:	f7ff ffb8 	bl	8005320 <HAL_I2S_TxCpltCallback>
#endif /* USE_HAL_I2S_REGISTER_CALLBACKS */
  }
}
 80053b0:	bf00      	nop
 80053b2:	3708      	adds	r7, #8
 80053b4:	46bd      	mov	sp, r7
 80053b6:	bd80      	pop	{r7, pc}

080053b8 <I2S_Receive_IT>:
  * @param  hi2s pointer to a I2S_HandleTypeDef structure that contains
  *         the configuration information for I2S module
  * @retval None
  */
static void I2S_Receive_IT(I2S_HandleTypeDef *hi2s)
{
 80053b8:	b580      	push	{r7, lr}
 80053ba:	b082      	sub	sp, #8
 80053bc:	af00      	add	r7, sp, #0
 80053be:	6078      	str	r0, [r7, #4]
  /* Receive data */
  (*hi2s->pRxBuffPtr) = (uint16_t)hi2s->Instance->DR;
 80053c0:	687b      	ldr	r3, [r7, #4]
 80053c2:	681b      	ldr	r3, [r3, #0]
 80053c4:	68da      	ldr	r2, [r3, #12]
 80053c6:	687b      	ldr	r3, [r7, #4]
 80053c8:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80053ca:	b292      	uxth	r2, r2
 80053cc:	801a      	strh	r2, [r3, #0]
  hi2s->pRxBuffPtr++;
 80053ce:	687b      	ldr	r3, [r7, #4]
 80053d0:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80053d2:	1c9a      	adds	r2, r3, #2
 80053d4:	687b      	ldr	r3, [r7, #4]
 80053d6:	62da      	str	r2, [r3, #44]	@ 0x2c
  hi2s->RxXferCount--;
 80053d8:	687b      	ldr	r3, [r7, #4]
 80053da:	8e5b      	ldrh	r3, [r3, #50]	@ 0x32
 80053dc:	b29b      	uxth	r3, r3
 80053de:	3b01      	subs	r3, #1
 80053e0:	b29a      	uxth	r2, r3
 80053e2:	687b      	ldr	r3, [r7, #4]
 80053e4:	865a      	strh	r2, [r3, #50]	@ 0x32

  if (hi2s->RxXferCount == 0U)
 80053e6:	687b      	ldr	r3, [r7, #4]
 80053e8:	8e5b      	ldrh	r3, [r3, #50]	@ 0x32
 80053ea:	b29b      	uxth	r3, r3
 80053ec:	2b00      	cmp	r3, #0
 80053ee:	d10e      	bne.n	800540e <I2S_Receive_IT+0x56>
  {
    /* Disable RXNE and ERR interrupt */
    __HAL_I2S_DISABLE_IT(hi2s, (I2S_IT_RXNE | I2S_IT_ERR));
 80053f0:	687b      	ldr	r3, [r7, #4]
 80053f2:	681b      	ldr	r3, [r3, #0]
 80053f4:	685a      	ldr	r2, [r3, #4]
 80053f6:	687b      	ldr	r3, [r7, #4]
 80053f8:	681b      	ldr	r3, [r3, #0]
 80053fa:	f022 0260 	bic.w	r2, r2, #96	@ 0x60
 80053fe:	605a      	str	r2, [r3, #4]

    hi2s->State = HAL_I2S_STATE_READY;
 8005400:	687b      	ldr	r3, [r7, #4]
 8005402:	2201      	movs	r2, #1
 8005404:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
    /* Call user Rx complete callback */
#if (USE_HAL_I2S_REGISTER_CALLBACKS == 1U)
    hi2s->RxCpltCallback(hi2s);
#else
    HAL_I2S_RxCpltCallback(hi2s);
 8005408:	6878      	ldr	r0, [r7, #4]
 800540a:	f7ff ff93 	bl	8005334 <HAL_I2S_RxCpltCallback>
#endif /* USE_HAL_I2S_REGISTER_CALLBACKS */
  }
}
 800540e:	bf00      	nop
 8005410:	3708      	adds	r7, #8
 8005412:	46bd      	mov	sp, r7
 8005414:	bd80      	pop	{r7, pc}

08005416 <I2S_IRQHandler>:
  * @param  hi2s: pointer to a I2S_HandleTypeDef structure that contains
  *         the configuration information for I2S module
  * @retval None
  */
static void I2S_IRQHandler(I2S_HandleTypeDef *hi2s)
{
 8005416:	b580      	push	{r7, lr}
 8005418:	b086      	sub	sp, #24
 800541a:	af00      	add	r7, sp, #0
 800541c:	6078      	str	r0, [r7, #4]
  __IO uint32_t i2ssr = hi2s->Instance->SR;
 800541e:	687b      	ldr	r3, [r7, #4]
 8005420:	681b      	ldr	r3, [r3, #0]
 8005422:	689b      	ldr	r3, [r3, #8]
 8005424:	617b      	str	r3, [r7, #20]

  if (hi2s->State == HAL_I2S_STATE_BUSY_RX)
 8005426:	687b      	ldr	r3, [r7, #4]
 8005428:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 800542c:	b2db      	uxtb	r3, r3
 800542e:	2b04      	cmp	r3, #4
 8005430:	d13a      	bne.n	80054a8 <I2S_IRQHandler+0x92>
  {
    /* I2S in mode Receiver ------------------------------------------------*/
    if (((i2ssr & I2S_FLAG_RXNE) == I2S_FLAG_RXNE) && (__HAL_I2S_GET_IT_SOURCE(hi2s, I2S_IT_RXNE) != RESET))
 8005432:	697b      	ldr	r3, [r7, #20]
 8005434:	f003 0301 	and.w	r3, r3, #1
 8005438:	2b01      	cmp	r3, #1
 800543a:	d109      	bne.n	8005450 <I2S_IRQHandler+0x3a>
 800543c:	687b      	ldr	r3, [r7, #4]
 800543e:	681b      	ldr	r3, [r3, #0]
 8005440:	685b      	ldr	r3, [r3, #4]
 8005442:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8005446:	2b40      	cmp	r3, #64	@ 0x40
 8005448:	d102      	bne.n	8005450 <I2S_IRQHandler+0x3a>
    {
      I2S_Receive_IT(hi2s);
 800544a:	6878      	ldr	r0, [r7, #4]
 800544c:	f7ff ffb4 	bl	80053b8 <I2S_Receive_IT>
    }

    /* I2S Overrun error interrupt occurred -------------------------------------*/
    if (((i2ssr & I2S_FLAG_OVR) == I2S_FLAG_OVR) && (__HAL_I2S_GET_IT_SOURCE(hi2s, I2S_IT_ERR) != RESET))
 8005450:	697b      	ldr	r3, [r7, #20]
 8005452:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8005456:	2b40      	cmp	r3, #64	@ 0x40
 8005458:	d126      	bne.n	80054a8 <I2S_IRQHandler+0x92>
 800545a:	687b      	ldr	r3, [r7, #4]
 800545c:	681b      	ldr	r3, [r3, #0]
 800545e:	685b      	ldr	r3, [r3, #4]
 8005460:	f003 0320 	and.w	r3, r3, #32
 8005464:	2b20      	cmp	r3, #32
 8005466:	d11f      	bne.n	80054a8 <I2S_IRQHandler+0x92>
    {
      /* Disable RXNE and ERR interrupt */
      __HAL_I2S_DISABLE_IT(hi2s, (I2S_IT_RXNE | I2S_IT_ERR));
 8005468:	687b      	ldr	r3, [r7, #4]
 800546a:	681b      	ldr	r3, [r3, #0]
 800546c:	685a      	ldr	r2, [r3, #4]
 800546e:	687b      	ldr	r3, [r7, #4]
 8005470:	681b      	ldr	r3, [r3, #0]
 8005472:	f022 0260 	bic.w	r2, r2, #96	@ 0x60
 8005476:	605a      	str	r2, [r3, #4]

      /* Clear Overrun flag */
      __HAL_I2S_CLEAR_OVRFLAG(hi2s);
 8005478:	2300      	movs	r3, #0
 800547a:	613b      	str	r3, [r7, #16]
 800547c:	687b      	ldr	r3, [r7, #4]
 800547e:	681b      	ldr	r3, [r3, #0]
 8005480:	68db      	ldr	r3, [r3, #12]
 8005482:	613b      	str	r3, [r7, #16]
 8005484:	687b      	ldr	r3, [r7, #4]
 8005486:	681b      	ldr	r3, [r3, #0]
 8005488:	689b      	ldr	r3, [r3, #8]
 800548a:	613b      	str	r3, [r7, #16]
 800548c:	693b      	ldr	r3, [r7, #16]

      /* Set the I2S State ready */
      hi2s->State = HAL_I2S_STATE_READY;
 800548e:	687b      	ldr	r3, [r7, #4]
 8005490:	2201      	movs	r2, #1
 8005492:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41


      /* Set the error code and execute error callback*/
      SET_BIT(hi2s->ErrorCode, HAL_I2S_ERROR_OVR);
 8005496:	687b      	ldr	r3, [r7, #4]
 8005498:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800549a:	f043 0202 	orr.w	r2, r3, #2
 800549e:	687b      	ldr	r3, [r7, #4]
 80054a0:	645a      	str	r2, [r3, #68]	@ 0x44
      /* Call user error callback */
#if (USE_HAL_I2S_REGISTER_CALLBACKS == 1U)
      hi2s->ErrorCallback(hi2s);
#else
      HAL_I2S_ErrorCallback(hi2s);
 80054a2:	6878      	ldr	r0, [r7, #4]
 80054a4:	f7ff ff50 	bl	8005348 <HAL_I2S_ErrorCallback>
#endif /* USE_HAL_I2S_REGISTER_CALLBACKS */
    }
  }

  if (hi2s->State == HAL_I2S_STATE_BUSY_TX)
 80054a8:	687b      	ldr	r3, [r7, #4]
 80054aa:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 80054ae:	b2db      	uxtb	r3, r3
 80054b0:	2b03      	cmp	r3, #3
 80054b2:	d136      	bne.n	8005522 <I2S_IRQHandler+0x10c>
  {
    /* I2S in mode Transmitter -----------------------------------------------*/
    if (((i2ssr & I2S_FLAG_TXE) == I2S_FLAG_TXE) && (__HAL_I2S_GET_IT_SOURCE(hi2s, I2S_IT_TXE) != RESET))
 80054b4:	697b      	ldr	r3, [r7, #20]
 80054b6:	f003 0302 	and.w	r3, r3, #2
 80054ba:	2b02      	cmp	r3, #2
 80054bc:	d109      	bne.n	80054d2 <I2S_IRQHandler+0xbc>
 80054be:	687b      	ldr	r3, [r7, #4]
 80054c0:	681b      	ldr	r3, [r3, #0]
 80054c2:	685b      	ldr	r3, [r3, #4]
 80054c4:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 80054c8:	2b80      	cmp	r3, #128	@ 0x80
 80054ca:	d102      	bne.n	80054d2 <I2S_IRQHandler+0xbc>
    {
      I2S_Transmit_IT(hi2s);
 80054cc:	6878      	ldr	r0, [r7, #4]
 80054ce:	f7ff ff45 	bl	800535c <I2S_Transmit_IT>
    }

    /* I2S Underrun error interrupt occurred --------------------------------*/
    if (((i2ssr & I2S_FLAG_UDR) == I2S_FLAG_UDR) && (__HAL_I2S_GET_IT_SOURCE(hi2s, I2S_IT_ERR) != RESET))
 80054d2:	697b      	ldr	r3, [r7, #20]
 80054d4:	f003 0308 	and.w	r3, r3, #8
 80054d8:	2b08      	cmp	r3, #8
 80054da:	d122      	bne.n	8005522 <I2S_IRQHandler+0x10c>
 80054dc:	687b      	ldr	r3, [r7, #4]
 80054de:	681b      	ldr	r3, [r3, #0]
 80054e0:	685b      	ldr	r3, [r3, #4]
 80054e2:	f003 0320 	and.w	r3, r3, #32
 80054e6:	2b20      	cmp	r3, #32
 80054e8:	d11b      	bne.n	8005522 <I2S_IRQHandler+0x10c>
    {
      /* Disable TXE and ERR interrupt */
      __HAL_I2S_DISABLE_IT(hi2s, (I2S_IT_TXE | I2S_IT_ERR));
 80054ea:	687b      	ldr	r3, [r7, #4]
 80054ec:	681b      	ldr	r3, [r3, #0]
 80054ee:	685a      	ldr	r2, [r3, #4]
 80054f0:	687b      	ldr	r3, [r7, #4]
 80054f2:	681b      	ldr	r3, [r3, #0]
 80054f4:	f022 02a0 	bic.w	r2, r2, #160	@ 0xa0
 80054f8:	605a      	str	r2, [r3, #4]

      /* Clear Underrun flag */
      __HAL_I2S_CLEAR_UDRFLAG(hi2s);
 80054fa:	2300      	movs	r3, #0
 80054fc:	60fb      	str	r3, [r7, #12]
 80054fe:	687b      	ldr	r3, [r7, #4]
 8005500:	681b      	ldr	r3, [r3, #0]
 8005502:	689b      	ldr	r3, [r3, #8]
 8005504:	60fb      	str	r3, [r7, #12]
 8005506:	68fb      	ldr	r3, [r7, #12]

      /* Set the I2S State ready */
      hi2s->State = HAL_I2S_STATE_READY;
 8005508:	687b      	ldr	r3, [r7, #4]
 800550a:	2201      	movs	r2, #1
 800550c:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

      /* Set the error code and execute error callback*/
      SET_BIT(hi2s->ErrorCode, HAL_I2S_ERROR_UDR);
 8005510:	687b      	ldr	r3, [r7, #4]
 8005512:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8005514:	f043 0204 	orr.w	r2, r3, #4
 8005518:	687b      	ldr	r3, [r7, #4]
 800551a:	645a      	str	r2, [r3, #68]	@ 0x44
      /* Call user error callback */
#if (USE_HAL_I2S_REGISTER_CALLBACKS == 1U)
      hi2s->ErrorCallback(hi2s);
#else
      HAL_I2S_ErrorCallback(hi2s);
 800551c:	6878      	ldr	r0, [r7, #4]
 800551e:	f7ff ff13 	bl	8005348 <HAL_I2S_ErrorCallback>
#endif /* USE_HAL_I2S_REGISTER_CALLBACKS */
    }
  }
}
 8005522:	bf00      	nop
 8005524:	3718      	adds	r7, #24
 8005526:	46bd      	mov	sp, r7
 8005528:	bd80      	pop	{r7, pc}
	...

0800552c <HAL_I2SEx_FullDuplex_IRQHandler>:
  * @brief  This function handles I2S/I2Sext interrupt requests in full-duplex mode.
  * @param  hi2s I2S handle
  * @retval HAL status
  */
void HAL_I2SEx_FullDuplex_IRQHandler(I2S_HandleTypeDef *hi2s)
{
 800552c:	b580      	push	{r7, lr}
 800552e:	b088      	sub	sp, #32
 8005530:	af00      	add	r7, sp, #0
 8005532:	6078      	str	r0, [r7, #4]
  __IO uint32_t i2ssr     = hi2s->Instance->SR;
 8005534:	687b      	ldr	r3, [r7, #4]
 8005536:	681b      	ldr	r3, [r3, #0]
 8005538:	689b      	ldr	r3, [r3, #8]
 800553a:	61fb      	str	r3, [r7, #28]
  __IO uint32_t i2sextsr  = I2SxEXT(hi2s->Instance)->SR;
 800553c:	687b      	ldr	r3, [r7, #4]
 800553e:	681b      	ldr	r3, [r3, #0]
 8005540:	4a92      	ldr	r2, [pc, #584]	@ (800578c <HAL_I2SEx_FullDuplex_IRQHandler+0x260>)
 8005542:	4293      	cmp	r3, r2
 8005544:	d101      	bne.n	800554a <HAL_I2SEx_FullDuplex_IRQHandler+0x1e>
 8005546:	4b92      	ldr	r3, [pc, #584]	@ (8005790 <HAL_I2SEx_FullDuplex_IRQHandler+0x264>)
 8005548:	e001      	b.n	800554e <HAL_I2SEx_FullDuplex_IRQHandler+0x22>
 800554a:	f04f 2340 	mov.w	r3, #1073758208	@ 0x40004000
 800554e:	689b      	ldr	r3, [r3, #8]
 8005550:	61bb      	str	r3, [r7, #24]
  __IO uint32_t i2scr2    = hi2s->Instance->CR2;
 8005552:	687b      	ldr	r3, [r7, #4]
 8005554:	681b      	ldr	r3, [r3, #0]
 8005556:	685b      	ldr	r3, [r3, #4]
 8005558:	617b      	str	r3, [r7, #20]
  __IO uint32_t i2sextcr2 = I2SxEXT(hi2s->Instance)->CR2;
 800555a:	687b      	ldr	r3, [r7, #4]
 800555c:	681b      	ldr	r3, [r3, #0]
 800555e:	4a8b      	ldr	r2, [pc, #556]	@ (800578c <HAL_I2SEx_FullDuplex_IRQHandler+0x260>)
 8005560:	4293      	cmp	r3, r2
 8005562:	d101      	bne.n	8005568 <HAL_I2SEx_FullDuplex_IRQHandler+0x3c>
 8005564:	4b8a      	ldr	r3, [pc, #552]	@ (8005790 <HAL_I2SEx_FullDuplex_IRQHandler+0x264>)
 8005566:	e001      	b.n	800556c <HAL_I2SEx_FullDuplex_IRQHandler+0x40>
 8005568:	f04f 2340 	mov.w	r3, #1073758208	@ 0x40004000
 800556c:	685b      	ldr	r3, [r3, #4]
 800556e:	613b      	str	r3, [r7, #16]

  /* Check if the I2S_MODE_MASTER_TX or I2S_MODE_SLAVE_TX Mode is selected */
  if ((hi2s->Init.Mode == I2S_MODE_MASTER_TX) || (hi2s->Init.Mode == I2S_MODE_SLAVE_TX))
 8005570:	687b      	ldr	r3, [r7, #4]
 8005572:	685b      	ldr	r3, [r3, #4]
 8005574:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 8005578:	d004      	beq.n	8005584 <HAL_I2SEx_FullDuplex_IRQHandler+0x58>
 800557a:	687b      	ldr	r3, [r7, #4]
 800557c:	685b      	ldr	r3, [r3, #4]
 800557e:	2b00      	cmp	r3, #0
 8005580:	f040 8099 	bne.w	80056b6 <HAL_I2SEx_FullDuplex_IRQHandler+0x18a>
  {
    /* I2S in mode Transmitter -------------------------------------------------*/
    if (((i2ssr & I2S_FLAG_TXE) == I2S_FLAG_TXE) && ((i2scr2 & I2S_IT_TXE) != RESET))
 8005584:	69fb      	ldr	r3, [r7, #28]
 8005586:	f003 0302 	and.w	r3, r3, #2
 800558a:	2b02      	cmp	r3, #2
 800558c:	d107      	bne.n	800559e <HAL_I2SEx_FullDuplex_IRQHandler+0x72>
 800558e:	697b      	ldr	r3, [r7, #20]
 8005590:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8005594:	2b00      	cmp	r3, #0
 8005596:	d002      	beq.n	800559e <HAL_I2SEx_FullDuplex_IRQHandler+0x72>
    {
      /* When the I2S mode is configured as I2S_MODE_MASTER_TX or I2S_MODE_SLAVE_TX,
      the I2S TXE interrupt will be generated to manage the full-duplex transmit phase. */
      I2SEx_TxISR_I2S(hi2s);
 8005598:	6878      	ldr	r0, [r7, #4]
 800559a:	f000 f925 	bl	80057e8 <I2SEx_TxISR_I2S>
    }

    /* I2Sext in mode Receiver -----------------------------------------------*/
    if (((i2sextsr & I2S_FLAG_RXNE) == I2S_FLAG_RXNE) && ((i2sextcr2 & I2S_IT_RXNE) != RESET))
 800559e:	69bb      	ldr	r3, [r7, #24]
 80055a0:	f003 0301 	and.w	r3, r3, #1
 80055a4:	2b01      	cmp	r3, #1
 80055a6:	d107      	bne.n	80055b8 <HAL_I2SEx_FullDuplex_IRQHandler+0x8c>
 80055a8:	693b      	ldr	r3, [r7, #16]
 80055aa:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 80055ae:	2b00      	cmp	r3, #0
 80055b0:	d002      	beq.n	80055b8 <HAL_I2SEx_FullDuplex_IRQHandler+0x8c>
    {
      /* When the I2S mode is configured as I2S_MODE_MASTER_TX or I2S_MODE_SLAVE_TX,
      the I2Sext RXNE interrupt will be generated to manage the full-duplex receive phase. */
      I2SEx_RxISR_I2SExt(hi2s);
 80055b2:	6878      	ldr	r0, [r7, #4]
 80055b4:	f000 f9c8 	bl	8005948 <I2SEx_RxISR_I2SExt>
    }

    /* I2Sext Overrun error interrupt occurred --------------------------------*/
    if (((i2sextsr & I2S_FLAG_OVR) == I2S_FLAG_OVR) && ((i2sextcr2 & I2S_IT_ERR) != RESET))
 80055b8:	69bb      	ldr	r3, [r7, #24]
 80055ba:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 80055be:	2b40      	cmp	r3, #64	@ 0x40
 80055c0:	d13a      	bne.n	8005638 <HAL_I2SEx_FullDuplex_IRQHandler+0x10c>
 80055c2:	693b      	ldr	r3, [r7, #16]
 80055c4:	f003 0320 	and.w	r3, r3, #32
 80055c8:	2b00      	cmp	r3, #0
 80055ca:	d035      	beq.n	8005638 <HAL_I2SEx_FullDuplex_IRQHandler+0x10c>
    {
      /* Disable RXNE and ERR interrupt */
      __HAL_I2SEXT_DISABLE_IT(hi2s, (I2S_IT_RXNE | I2S_IT_ERR));
 80055cc:	687b      	ldr	r3, [r7, #4]
 80055ce:	681b      	ldr	r3, [r3, #0]
 80055d0:	4a6e      	ldr	r2, [pc, #440]	@ (800578c <HAL_I2SEx_FullDuplex_IRQHandler+0x260>)
 80055d2:	4293      	cmp	r3, r2
 80055d4:	d101      	bne.n	80055da <HAL_I2SEx_FullDuplex_IRQHandler+0xae>
 80055d6:	4b6e      	ldr	r3, [pc, #440]	@ (8005790 <HAL_I2SEx_FullDuplex_IRQHandler+0x264>)
 80055d8:	e001      	b.n	80055de <HAL_I2SEx_FullDuplex_IRQHandler+0xb2>
 80055da:	f04f 2340 	mov.w	r3, #1073758208	@ 0x40004000
 80055de:	685a      	ldr	r2, [r3, #4]
 80055e0:	687b      	ldr	r3, [r7, #4]
 80055e2:	681b      	ldr	r3, [r3, #0]
 80055e4:	4969      	ldr	r1, [pc, #420]	@ (800578c <HAL_I2SEx_FullDuplex_IRQHandler+0x260>)
 80055e6:	428b      	cmp	r3, r1
 80055e8:	d101      	bne.n	80055ee <HAL_I2SEx_FullDuplex_IRQHandler+0xc2>
 80055ea:	4b69      	ldr	r3, [pc, #420]	@ (8005790 <HAL_I2SEx_FullDuplex_IRQHandler+0x264>)
 80055ec:	e001      	b.n	80055f2 <HAL_I2SEx_FullDuplex_IRQHandler+0xc6>
 80055ee:	f04f 2340 	mov.w	r3, #1073758208	@ 0x40004000
 80055f2:	f022 0260 	bic.w	r2, r2, #96	@ 0x60
 80055f6:	605a      	str	r2, [r3, #4]

      /* Disable TXE and ERR interrupt */
      __HAL_I2S_DISABLE_IT(hi2s, (I2S_IT_TXE | I2S_IT_ERR));
 80055f8:	687b      	ldr	r3, [r7, #4]
 80055fa:	681b      	ldr	r3, [r3, #0]
 80055fc:	685a      	ldr	r2, [r3, #4]
 80055fe:	687b      	ldr	r3, [r7, #4]
 8005600:	681b      	ldr	r3, [r3, #0]
 8005602:	f022 02a0 	bic.w	r2, r2, #160	@ 0xa0
 8005606:	605a      	str	r2, [r3, #4]

      /* Clear Overrun flag */
      __HAL_I2S_CLEAR_OVRFLAG(hi2s);
 8005608:	2300      	movs	r3, #0
 800560a:	60fb      	str	r3, [r7, #12]
 800560c:	687b      	ldr	r3, [r7, #4]
 800560e:	681b      	ldr	r3, [r3, #0]
 8005610:	68db      	ldr	r3, [r3, #12]
 8005612:	60fb      	str	r3, [r7, #12]
 8005614:	687b      	ldr	r3, [r7, #4]
 8005616:	681b      	ldr	r3, [r3, #0]
 8005618:	689b      	ldr	r3, [r3, #8]
 800561a:	60fb      	str	r3, [r7, #12]
 800561c:	68fb      	ldr	r3, [r7, #12]

      /* Set the I2S State ready */
      hi2s->State = HAL_I2S_STATE_READY;
 800561e:	687b      	ldr	r3, [r7, #4]
 8005620:	2201      	movs	r2, #1
 8005622:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

      /* Set the error code and execute error callback*/
      SET_BIT(hi2s->ErrorCode, HAL_I2S_ERROR_OVR);
 8005626:	687b      	ldr	r3, [r7, #4]
 8005628:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800562a:	f043 0202 	orr.w	r2, r3, #2
 800562e:	687b      	ldr	r3, [r7, #4]
 8005630:	645a      	str	r2, [r3, #68]	@ 0x44
      /* Call user error callback */
#if (USE_HAL_I2S_REGISTER_CALLBACKS == 1U)
      hi2s->ErrorCallback(hi2s);
#else
      HAL_I2S_ErrorCallback(hi2s);
 8005632:	6878      	ldr	r0, [r7, #4]
 8005634:	f7ff fe88 	bl	8005348 <HAL_I2S_ErrorCallback>
#endif /* USE_HAL_I2S_REGISTER_CALLBACKS */
    }

    /* I2S Underrun error interrupt occurred ----------------------------------*/
    if (((i2ssr & I2S_FLAG_UDR) == I2S_FLAG_UDR) && ((i2scr2 & I2S_IT_ERR) != RESET))
 8005638:	69fb      	ldr	r3, [r7, #28]
 800563a:	f003 0308 	and.w	r3, r3, #8
 800563e:	2b08      	cmp	r3, #8
 8005640:	f040 80c3 	bne.w	80057ca <HAL_I2SEx_FullDuplex_IRQHandler+0x29e>
 8005644:	697b      	ldr	r3, [r7, #20]
 8005646:	f003 0320 	and.w	r3, r3, #32
 800564a:	2b00      	cmp	r3, #0
 800564c:	f000 80bd 	beq.w	80057ca <HAL_I2SEx_FullDuplex_IRQHandler+0x29e>
    {
      /* Disable TXE and ERR interrupt */
      __HAL_I2S_DISABLE_IT(hi2s, (I2S_IT_TXE | I2S_IT_ERR));
 8005650:	687b      	ldr	r3, [r7, #4]
 8005652:	681b      	ldr	r3, [r3, #0]
 8005654:	685a      	ldr	r2, [r3, #4]
 8005656:	687b      	ldr	r3, [r7, #4]
 8005658:	681b      	ldr	r3, [r3, #0]
 800565a:	f022 02a0 	bic.w	r2, r2, #160	@ 0xa0
 800565e:	605a      	str	r2, [r3, #4]

      /* Disable RXNE and ERR interrupt */
      __HAL_I2SEXT_DISABLE_IT(hi2s, (I2S_IT_RXNE | I2S_IT_ERR));
 8005660:	687b      	ldr	r3, [r7, #4]
 8005662:	681b      	ldr	r3, [r3, #0]
 8005664:	4a49      	ldr	r2, [pc, #292]	@ (800578c <HAL_I2SEx_FullDuplex_IRQHandler+0x260>)
 8005666:	4293      	cmp	r3, r2
 8005668:	d101      	bne.n	800566e <HAL_I2SEx_FullDuplex_IRQHandler+0x142>
 800566a:	4b49      	ldr	r3, [pc, #292]	@ (8005790 <HAL_I2SEx_FullDuplex_IRQHandler+0x264>)
 800566c:	e001      	b.n	8005672 <HAL_I2SEx_FullDuplex_IRQHandler+0x146>
 800566e:	f04f 2340 	mov.w	r3, #1073758208	@ 0x40004000
 8005672:	685a      	ldr	r2, [r3, #4]
 8005674:	687b      	ldr	r3, [r7, #4]
 8005676:	681b      	ldr	r3, [r3, #0]
 8005678:	4944      	ldr	r1, [pc, #272]	@ (800578c <HAL_I2SEx_FullDuplex_IRQHandler+0x260>)
 800567a:	428b      	cmp	r3, r1
 800567c:	d101      	bne.n	8005682 <HAL_I2SEx_FullDuplex_IRQHandler+0x156>
 800567e:	4b44      	ldr	r3, [pc, #272]	@ (8005790 <HAL_I2SEx_FullDuplex_IRQHandler+0x264>)
 8005680:	e001      	b.n	8005686 <HAL_I2SEx_FullDuplex_IRQHandler+0x15a>
 8005682:	f04f 2340 	mov.w	r3, #1073758208	@ 0x40004000
 8005686:	f022 0260 	bic.w	r2, r2, #96	@ 0x60
 800568a:	605a      	str	r2, [r3, #4]

      /* Clear underrun flag */
      __HAL_I2S_CLEAR_UDRFLAG(hi2s);
 800568c:	2300      	movs	r3, #0
 800568e:	60bb      	str	r3, [r7, #8]
 8005690:	687b      	ldr	r3, [r7, #4]
 8005692:	681b      	ldr	r3, [r3, #0]
 8005694:	689b      	ldr	r3, [r3, #8]
 8005696:	60bb      	str	r3, [r7, #8]
 8005698:	68bb      	ldr	r3, [r7, #8]

      /* Set the I2S State ready */
      hi2s->State = HAL_I2S_STATE_READY;
 800569a:	687b      	ldr	r3, [r7, #4]
 800569c:	2201      	movs	r2, #1
 800569e:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

      /* Set the error code and execute error callback*/
      SET_BIT(hi2s->ErrorCode, HAL_I2S_ERROR_UDR);
 80056a2:	687b      	ldr	r3, [r7, #4]
 80056a4:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80056a6:	f043 0204 	orr.w	r2, r3, #4
 80056aa:	687b      	ldr	r3, [r7, #4]
 80056ac:	645a      	str	r2, [r3, #68]	@ 0x44
      /* Call user error callback */
#if (USE_HAL_I2S_REGISTER_CALLBACKS == 1U)
      hi2s->ErrorCallback(hi2s);
#else
      HAL_I2S_ErrorCallback(hi2s);
 80056ae:	6878      	ldr	r0, [r7, #4]
 80056b0:	f7ff fe4a 	bl	8005348 <HAL_I2S_ErrorCallback>
    if (((i2ssr & I2S_FLAG_UDR) == I2S_FLAG_UDR) && ((i2scr2 & I2S_IT_ERR) != RESET))
 80056b4:	e089      	b.n	80057ca <HAL_I2SEx_FullDuplex_IRQHandler+0x29e>
  }
  /* The I2S_MODE_MASTER_RX or I2S_MODE_SLAVE_RX Mode is selected */
  else
  {
    /* I2Sext in mode Transmitter ----------------------------------------------*/
    if (((i2sextsr & I2S_FLAG_TXE) == I2S_FLAG_TXE) && ((i2sextcr2 & I2S_IT_TXE) != RESET))
 80056b6:	69bb      	ldr	r3, [r7, #24]
 80056b8:	f003 0302 	and.w	r3, r3, #2
 80056bc:	2b02      	cmp	r3, #2
 80056be:	d107      	bne.n	80056d0 <HAL_I2SEx_FullDuplex_IRQHandler+0x1a4>
 80056c0:	693b      	ldr	r3, [r7, #16]
 80056c2:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 80056c6:	2b00      	cmp	r3, #0
 80056c8:	d002      	beq.n	80056d0 <HAL_I2SEx_FullDuplex_IRQHandler+0x1a4>
    {
      /* When the I2S mode is configured as I2S_MODE_MASTER_RX or I2S_MODE_SLAVE_RX,
      the I2Sext TXE interrupt will be generated to manage the full-duplex transmit phase. */
      I2SEx_TxISR_I2SExt(hi2s);
 80056ca:	6878      	ldr	r0, [r7, #4]
 80056cc:	f000 f8be 	bl	800584c <I2SEx_TxISR_I2SExt>
    }

    /* I2S in mode Receiver --------------------------------------------------*/
    if (((i2ssr & I2S_FLAG_RXNE) == I2S_FLAG_RXNE) && ((i2scr2 & I2S_IT_RXNE) != RESET))
 80056d0:	69fb      	ldr	r3, [r7, #28]
 80056d2:	f003 0301 	and.w	r3, r3, #1
 80056d6:	2b01      	cmp	r3, #1
 80056d8:	d107      	bne.n	80056ea <HAL_I2SEx_FullDuplex_IRQHandler+0x1be>
 80056da:	697b      	ldr	r3, [r7, #20]
 80056dc:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 80056e0:	2b00      	cmp	r3, #0
 80056e2:	d002      	beq.n	80056ea <HAL_I2SEx_FullDuplex_IRQHandler+0x1be>
    {
      /* When the I2S mode is configured as I2S_MODE_MASTER_RX or I2S_MODE_SLAVE_RX,
      the I2S RXNE interrupt will be generated to manage the full-duplex receive phase. */
      I2SEx_RxISR_I2S(hi2s);
 80056e4:	6878      	ldr	r0, [r7, #4]
 80056e6:	f000 f8fd 	bl	80058e4 <I2SEx_RxISR_I2S>
    }

    /* I2S Overrun error interrupt occurred -------------------------------------*/
    if (((i2ssr & I2S_FLAG_OVR) == I2S_FLAG_OVR) && ((i2scr2 & I2S_IT_ERR) != RESET))
 80056ea:	69fb      	ldr	r3, [r7, #28]
 80056ec:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 80056f0:	2b40      	cmp	r3, #64	@ 0x40
 80056f2:	d12f      	bne.n	8005754 <HAL_I2SEx_FullDuplex_IRQHandler+0x228>
 80056f4:	697b      	ldr	r3, [r7, #20]
 80056f6:	f003 0320 	and.w	r3, r3, #32
 80056fa:	2b00      	cmp	r3, #0
 80056fc:	d02a      	beq.n	8005754 <HAL_I2SEx_FullDuplex_IRQHandler+0x228>
    {
      /* Disable RXNE and ERR interrupt */
      __HAL_I2S_DISABLE_IT(hi2s, (I2S_IT_RXNE | I2S_IT_ERR));
 80056fe:	687b      	ldr	r3, [r7, #4]
 8005700:	681b      	ldr	r3, [r3, #0]
 8005702:	685a      	ldr	r2, [r3, #4]
 8005704:	687b      	ldr	r3, [r7, #4]
 8005706:	681b      	ldr	r3, [r3, #0]
 8005708:	f022 0260 	bic.w	r2, r2, #96	@ 0x60
 800570c:	605a      	str	r2, [r3, #4]

      /* Disable TXE and ERR interrupt */
      __HAL_I2SEXT_DISABLE_IT(hi2s, (I2S_IT_TXE | I2S_IT_ERR));
 800570e:	687b      	ldr	r3, [r7, #4]
 8005710:	681b      	ldr	r3, [r3, #0]
 8005712:	4a1e      	ldr	r2, [pc, #120]	@ (800578c <HAL_I2SEx_FullDuplex_IRQHandler+0x260>)
 8005714:	4293      	cmp	r3, r2
 8005716:	d101      	bne.n	800571c <HAL_I2SEx_FullDuplex_IRQHandler+0x1f0>
 8005718:	4b1d      	ldr	r3, [pc, #116]	@ (8005790 <HAL_I2SEx_FullDuplex_IRQHandler+0x264>)
 800571a:	e001      	b.n	8005720 <HAL_I2SEx_FullDuplex_IRQHandler+0x1f4>
 800571c:	f04f 2340 	mov.w	r3, #1073758208	@ 0x40004000
 8005720:	685a      	ldr	r2, [r3, #4]
 8005722:	687b      	ldr	r3, [r7, #4]
 8005724:	681b      	ldr	r3, [r3, #0]
 8005726:	4919      	ldr	r1, [pc, #100]	@ (800578c <HAL_I2SEx_FullDuplex_IRQHandler+0x260>)
 8005728:	428b      	cmp	r3, r1
 800572a:	d101      	bne.n	8005730 <HAL_I2SEx_FullDuplex_IRQHandler+0x204>
 800572c:	4b18      	ldr	r3, [pc, #96]	@ (8005790 <HAL_I2SEx_FullDuplex_IRQHandler+0x264>)
 800572e:	e001      	b.n	8005734 <HAL_I2SEx_FullDuplex_IRQHandler+0x208>
 8005730:	f04f 2340 	mov.w	r3, #1073758208	@ 0x40004000
 8005734:	f022 02a0 	bic.w	r2, r2, #160	@ 0xa0
 8005738:	605a      	str	r2, [r3, #4]

      /* Set the I2S State ready */
      hi2s->State = HAL_I2S_STATE_READY;
 800573a:	687b      	ldr	r3, [r7, #4]
 800573c:	2201      	movs	r2, #1
 800573e:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

      /* Set the error code and execute error callback*/
      SET_BIT(hi2s->ErrorCode, HAL_I2S_ERROR_OVR);
 8005742:	687b      	ldr	r3, [r7, #4]
 8005744:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8005746:	f043 0202 	orr.w	r2, r3, #2
 800574a:	687b      	ldr	r3, [r7, #4]
 800574c:	645a      	str	r2, [r3, #68]	@ 0x44
      /* Call user error callback */
#if (USE_HAL_I2S_REGISTER_CALLBACKS == 1U)
      hi2s->ErrorCallback(hi2s);
#else
      HAL_I2S_ErrorCallback(hi2s);
 800574e:	6878      	ldr	r0, [r7, #4]
 8005750:	f7ff fdfa 	bl	8005348 <HAL_I2S_ErrorCallback>
#endif /* USE_HAL_I2S_REGISTER_CALLBACKS */
    }

    /* I2Sext Underrun error interrupt occurred -------------------------------*/
    if (((i2sextsr & I2S_FLAG_UDR) == I2S_FLAG_UDR) && ((i2sextcr2 & I2S_IT_ERR) != RESET))
 8005754:	69bb      	ldr	r3, [r7, #24]
 8005756:	f003 0308 	and.w	r3, r3, #8
 800575a:	2b08      	cmp	r3, #8
 800575c:	d136      	bne.n	80057cc <HAL_I2SEx_FullDuplex_IRQHandler+0x2a0>
 800575e:	693b      	ldr	r3, [r7, #16]
 8005760:	f003 0320 	and.w	r3, r3, #32
 8005764:	2b00      	cmp	r3, #0
 8005766:	d031      	beq.n	80057cc <HAL_I2SEx_FullDuplex_IRQHandler+0x2a0>
    {
      /* Disable TXE and ERR interrupt */
      __HAL_I2SEXT_DISABLE_IT(hi2s, (I2S_IT_TXE | I2S_IT_ERR));
 8005768:	687b      	ldr	r3, [r7, #4]
 800576a:	681b      	ldr	r3, [r3, #0]
 800576c:	4a07      	ldr	r2, [pc, #28]	@ (800578c <HAL_I2SEx_FullDuplex_IRQHandler+0x260>)
 800576e:	4293      	cmp	r3, r2
 8005770:	d101      	bne.n	8005776 <HAL_I2SEx_FullDuplex_IRQHandler+0x24a>
 8005772:	4b07      	ldr	r3, [pc, #28]	@ (8005790 <HAL_I2SEx_FullDuplex_IRQHandler+0x264>)
 8005774:	e001      	b.n	800577a <HAL_I2SEx_FullDuplex_IRQHandler+0x24e>
 8005776:	f04f 2340 	mov.w	r3, #1073758208	@ 0x40004000
 800577a:	685a      	ldr	r2, [r3, #4]
 800577c:	687b      	ldr	r3, [r7, #4]
 800577e:	681b      	ldr	r3, [r3, #0]
 8005780:	4902      	ldr	r1, [pc, #8]	@ (800578c <HAL_I2SEx_FullDuplex_IRQHandler+0x260>)
 8005782:	428b      	cmp	r3, r1
 8005784:	d106      	bne.n	8005794 <HAL_I2SEx_FullDuplex_IRQHandler+0x268>
 8005786:	4b02      	ldr	r3, [pc, #8]	@ (8005790 <HAL_I2SEx_FullDuplex_IRQHandler+0x264>)
 8005788:	e006      	b.n	8005798 <HAL_I2SEx_FullDuplex_IRQHandler+0x26c>
 800578a:	bf00      	nop
 800578c:	40003800 	.word	0x40003800
 8005790:	40003400 	.word	0x40003400
 8005794:	f04f 2340 	mov.w	r3, #1073758208	@ 0x40004000
 8005798:	f022 02a0 	bic.w	r2, r2, #160	@ 0xa0
 800579c:	605a      	str	r2, [r3, #4]

      /* Disable RXNE and ERR interrupt */
      __HAL_I2S_DISABLE_IT(hi2s, (I2S_IT_RXNE | I2S_IT_ERR));
 800579e:	687b      	ldr	r3, [r7, #4]
 80057a0:	681b      	ldr	r3, [r3, #0]
 80057a2:	685a      	ldr	r2, [r3, #4]
 80057a4:	687b      	ldr	r3, [r7, #4]
 80057a6:	681b      	ldr	r3, [r3, #0]
 80057a8:	f022 0260 	bic.w	r2, r2, #96	@ 0x60
 80057ac:	605a      	str	r2, [r3, #4]

      /* Set the I2S State ready */
      hi2s->State = HAL_I2S_STATE_READY;
 80057ae:	687b      	ldr	r3, [r7, #4]
 80057b0:	2201      	movs	r2, #1
 80057b2:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

      /* Set the error code and execute error callback*/
      SET_BIT(hi2s->ErrorCode, HAL_I2S_ERROR_UDR);
 80057b6:	687b      	ldr	r3, [r7, #4]
 80057b8:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80057ba:	f043 0204 	orr.w	r2, r3, #4
 80057be:	687b      	ldr	r3, [r7, #4]
 80057c0:	645a      	str	r2, [r3, #68]	@ 0x44
      /* Call user error callback */
#if (USE_HAL_I2S_REGISTER_CALLBACKS == 1U)
      hi2s->ErrorCallback(hi2s);
#else
      HAL_I2S_ErrorCallback(hi2s);
 80057c2:	6878      	ldr	r0, [r7, #4]
 80057c4:	f7ff fdc0 	bl	8005348 <HAL_I2S_ErrorCallback>
#endif /* USE_HAL_I2S_REGISTER_CALLBACKS */
    }
  }
}
 80057c8:	e000      	b.n	80057cc <HAL_I2SEx_FullDuplex_IRQHandler+0x2a0>
    if (((i2ssr & I2S_FLAG_UDR) == I2S_FLAG_UDR) && ((i2scr2 & I2S_IT_ERR) != RESET))
 80057ca:	bf00      	nop
}
 80057cc:	bf00      	nop
 80057ce:	3720      	adds	r7, #32
 80057d0:	46bd      	mov	sp, r7
 80057d2:	bd80      	pop	{r7, pc}

080057d4 <HAL_I2SEx_TxRxCpltCallback>:
  * @brief  Tx and Rx Transfer completed callback
  * @param  hi2s I2S handle
  * @retval None
  */
__weak void HAL_I2SEx_TxRxCpltCallback(I2S_HandleTypeDef *hi2s)
{
 80057d4:	b480      	push	{r7}
 80057d6:	b083      	sub	sp, #12
 80057d8:	af00      	add	r7, sp, #0
 80057da:	6078      	str	r0, [r7, #4]
  UNUSED(hi2s);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_I2SEx_TxRxCpltCallback could be implemented in the user file
   */
}
 80057dc:	bf00      	nop
 80057de:	370c      	adds	r7, #12
 80057e0:	46bd      	mov	sp, r7
 80057e2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80057e6:	4770      	bx	lr

080057e8 <I2SEx_TxISR_I2S>:
  * @brief  I2S Full-Duplex IT handler transmit function
  * @param  hi2s I2S handle
  * @retval None
  */
static void I2SEx_TxISR_I2S(I2S_HandleTypeDef *hi2s)
{
 80057e8:	b580      	push	{r7, lr}
 80057ea:	b082      	sub	sp, #8
 80057ec:	af00      	add	r7, sp, #0
 80057ee:	6078      	str	r0, [r7, #4]
  /* Write Data on DR register */
  hi2s->Instance->DR = (*hi2s->pTxBuffPtr++);
 80057f0:	687b      	ldr	r3, [r7, #4]
 80057f2:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80057f4:	1c99      	adds	r1, r3, #2
 80057f6:	687a      	ldr	r2, [r7, #4]
 80057f8:	6251      	str	r1, [r2, #36]	@ 0x24
 80057fa:	881a      	ldrh	r2, [r3, #0]
 80057fc:	687b      	ldr	r3, [r7, #4]
 80057fe:	681b      	ldr	r3, [r3, #0]
 8005800:	60da      	str	r2, [r3, #12]
  hi2s->TxXferCount--;
 8005802:	687b      	ldr	r3, [r7, #4]
 8005804:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8005806:	b29b      	uxth	r3, r3
 8005808:	3b01      	subs	r3, #1
 800580a:	b29a      	uxth	r2, r3
 800580c:	687b      	ldr	r3, [r7, #4]
 800580e:	855a      	strh	r2, [r3, #42]	@ 0x2a

  if (hi2s->TxXferCount == 0U)
 8005810:	687b      	ldr	r3, [r7, #4]
 8005812:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8005814:	b29b      	uxth	r3, r3
 8005816:	2b00      	cmp	r3, #0
 8005818:	d113      	bne.n	8005842 <I2SEx_TxISR_I2S+0x5a>
  {
    /* Disable TXE and ERR interrupt */
    __HAL_I2S_DISABLE_IT(hi2s, (I2S_IT_TXE | I2S_IT_ERR));
 800581a:	687b      	ldr	r3, [r7, #4]
 800581c:	681b      	ldr	r3, [r3, #0]
 800581e:	685a      	ldr	r2, [r3, #4]
 8005820:	687b      	ldr	r3, [r7, #4]
 8005822:	681b      	ldr	r3, [r3, #0]
 8005824:	f022 02a0 	bic.w	r2, r2, #160	@ 0xa0
 8005828:	605a      	str	r2, [r3, #4]

    if (hi2s->RxXferCount == 0U)
 800582a:	687b      	ldr	r3, [r7, #4]
 800582c:	8e5b      	ldrh	r3, [r3, #50]	@ 0x32
 800582e:	b29b      	uxth	r3, r3
 8005830:	2b00      	cmp	r3, #0
 8005832:	d106      	bne.n	8005842 <I2SEx_TxISR_I2S+0x5a>
    {
      hi2s->State = HAL_I2S_STATE_READY;
 8005834:	687b      	ldr	r3, [r7, #4]
 8005836:	2201      	movs	r2, #1
 8005838:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
      /* Call user TxRx complete callback */
#if (USE_HAL_I2S_REGISTER_CALLBACKS == 1U)
      hi2s->TxRxCpltCallback(hi2s);
#else
      HAL_I2SEx_TxRxCpltCallback(hi2s);
 800583c:	6878      	ldr	r0, [r7, #4]
 800583e:	f7ff ffc9 	bl	80057d4 <HAL_I2SEx_TxRxCpltCallback>
#endif /* USE_HAL_I2S_REGISTER_CALLBACKS */
    }
  }
}
 8005842:	bf00      	nop
 8005844:	3708      	adds	r7, #8
 8005846:	46bd      	mov	sp, r7
 8005848:	bd80      	pop	{r7, pc}
	...

0800584c <I2SEx_TxISR_I2SExt>:
  * @brief  I2SExt Full-Duplex IT handler transmit function
  * @param  hi2s I2S handle
  * @retval None
  */
static void I2SEx_TxISR_I2SExt(I2S_HandleTypeDef *hi2s)
{
 800584c:	b580      	push	{r7, lr}
 800584e:	b082      	sub	sp, #8
 8005850:	af00      	add	r7, sp, #0
 8005852:	6078      	str	r0, [r7, #4]
  /* Write Data on DR register */
  I2SxEXT(hi2s->Instance)->DR = (*hi2s->pTxBuffPtr++);
 8005854:	687b      	ldr	r3, [r7, #4]
 8005856:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8005858:	1c99      	adds	r1, r3, #2
 800585a:	687a      	ldr	r2, [r7, #4]
 800585c:	6251      	str	r1, [r2, #36]	@ 0x24
 800585e:	8819      	ldrh	r1, [r3, #0]
 8005860:	687b      	ldr	r3, [r7, #4]
 8005862:	681b      	ldr	r3, [r3, #0]
 8005864:	4a1d      	ldr	r2, [pc, #116]	@ (80058dc <I2SEx_TxISR_I2SExt+0x90>)
 8005866:	4293      	cmp	r3, r2
 8005868:	d101      	bne.n	800586e <I2SEx_TxISR_I2SExt+0x22>
 800586a:	4b1d      	ldr	r3, [pc, #116]	@ (80058e0 <I2SEx_TxISR_I2SExt+0x94>)
 800586c:	e001      	b.n	8005872 <I2SEx_TxISR_I2SExt+0x26>
 800586e:	f04f 2340 	mov.w	r3, #1073758208	@ 0x40004000
 8005872:	460a      	mov	r2, r1
 8005874:	60da      	str	r2, [r3, #12]
  hi2s->TxXferCount--;
 8005876:	687b      	ldr	r3, [r7, #4]
 8005878:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 800587a:	b29b      	uxth	r3, r3
 800587c:	3b01      	subs	r3, #1
 800587e:	b29a      	uxth	r2, r3
 8005880:	687b      	ldr	r3, [r7, #4]
 8005882:	855a      	strh	r2, [r3, #42]	@ 0x2a

  if (hi2s->TxXferCount == 0U)
 8005884:	687b      	ldr	r3, [r7, #4]
 8005886:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8005888:	b29b      	uxth	r3, r3
 800588a:	2b00      	cmp	r3, #0
 800588c:	d121      	bne.n	80058d2 <I2SEx_TxISR_I2SExt+0x86>
  {
    /* Disable I2Sext TXE and ERR interrupt */
    __HAL_I2SEXT_DISABLE_IT(hi2s, (I2S_IT_TXE | I2S_IT_ERR));
 800588e:	687b      	ldr	r3, [r7, #4]
 8005890:	681b      	ldr	r3, [r3, #0]
 8005892:	4a12      	ldr	r2, [pc, #72]	@ (80058dc <I2SEx_TxISR_I2SExt+0x90>)
 8005894:	4293      	cmp	r3, r2
 8005896:	d101      	bne.n	800589c <I2SEx_TxISR_I2SExt+0x50>
 8005898:	4b11      	ldr	r3, [pc, #68]	@ (80058e0 <I2SEx_TxISR_I2SExt+0x94>)
 800589a:	e001      	b.n	80058a0 <I2SEx_TxISR_I2SExt+0x54>
 800589c:	f04f 2340 	mov.w	r3, #1073758208	@ 0x40004000
 80058a0:	685a      	ldr	r2, [r3, #4]
 80058a2:	687b      	ldr	r3, [r7, #4]
 80058a4:	681b      	ldr	r3, [r3, #0]
 80058a6:	490d      	ldr	r1, [pc, #52]	@ (80058dc <I2SEx_TxISR_I2SExt+0x90>)
 80058a8:	428b      	cmp	r3, r1
 80058aa:	d101      	bne.n	80058b0 <I2SEx_TxISR_I2SExt+0x64>
 80058ac:	4b0c      	ldr	r3, [pc, #48]	@ (80058e0 <I2SEx_TxISR_I2SExt+0x94>)
 80058ae:	e001      	b.n	80058b4 <I2SEx_TxISR_I2SExt+0x68>
 80058b0:	f04f 2340 	mov.w	r3, #1073758208	@ 0x40004000
 80058b4:	f022 02a0 	bic.w	r2, r2, #160	@ 0xa0
 80058b8:	605a      	str	r2, [r3, #4]

    if (hi2s->RxXferCount == 0U)
 80058ba:	687b      	ldr	r3, [r7, #4]
 80058bc:	8e5b      	ldrh	r3, [r3, #50]	@ 0x32
 80058be:	b29b      	uxth	r3, r3
 80058c0:	2b00      	cmp	r3, #0
 80058c2:	d106      	bne.n	80058d2 <I2SEx_TxISR_I2SExt+0x86>
    {
      hi2s->State = HAL_I2S_STATE_READY;
 80058c4:	687b      	ldr	r3, [r7, #4]
 80058c6:	2201      	movs	r2, #1
 80058c8:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
      /* Call user TxRx complete callback */
#if (USE_HAL_I2S_REGISTER_CALLBACKS == 1U)
      hi2s->TxRxCpltCallback(hi2s);
#else
      HAL_I2SEx_TxRxCpltCallback(hi2s);
 80058cc:	6878      	ldr	r0, [r7, #4]
 80058ce:	f7ff ff81 	bl	80057d4 <HAL_I2SEx_TxRxCpltCallback>
#endif /* USE_HAL_I2S_REGISTER_CALLBACKS */
    }
  }
}
 80058d2:	bf00      	nop
 80058d4:	3708      	adds	r7, #8
 80058d6:	46bd      	mov	sp, r7
 80058d8:	bd80      	pop	{r7, pc}
 80058da:	bf00      	nop
 80058dc:	40003800 	.word	0x40003800
 80058e0:	40003400 	.word	0x40003400

080058e4 <I2SEx_RxISR_I2S>:
  * @brief  I2S Full-Duplex IT handler receive function
  * @param  hi2s I2S handle
  * @retval None
  */
static void I2SEx_RxISR_I2S(I2S_HandleTypeDef *hi2s)
{
 80058e4:	b580      	push	{r7, lr}
 80058e6:	b082      	sub	sp, #8
 80058e8:	af00      	add	r7, sp, #0
 80058ea:	6078      	str	r0, [r7, #4]
  /* Read Data from DR register */
  (*hi2s->pRxBuffPtr++) = hi2s->Instance->DR;
 80058ec:	687b      	ldr	r3, [r7, #4]
 80058ee:	681b      	ldr	r3, [r3, #0]
 80058f0:	68d8      	ldr	r0, [r3, #12]
 80058f2:	687b      	ldr	r3, [r7, #4]
 80058f4:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80058f6:	1c99      	adds	r1, r3, #2
 80058f8:	687a      	ldr	r2, [r7, #4]
 80058fa:	62d1      	str	r1, [r2, #44]	@ 0x2c
 80058fc:	b282      	uxth	r2, r0
 80058fe:	801a      	strh	r2, [r3, #0]
  hi2s->RxXferCount--;
 8005900:	687b      	ldr	r3, [r7, #4]
 8005902:	8e5b      	ldrh	r3, [r3, #50]	@ 0x32
 8005904:	b29b      	uxth	r3, r3
 8005906:	3b01      	subs	r3, #1
 8005908:	b29a      	uxth	r2, r3
 800590a:	687b      	ldr	r3, [r7, #4]
 800590c:	865a      	strh	r2, [r3, #50]	@ 0x32

  if (hi2s->RxXferCount == 0U)
 800590e:	687b      	ldr	r3, [r7, #4]
 8005910:	8e5b      	ldrh	r3, [r3, #50]	@ 0x32
 8005912:	b29b      	uxth	r3, r3
 8005914:	2b00      	cmp	r3, #0
 8005916:	d113      	bne.n	8005940 <I2SEx_RxISR_I2S+0x5c>
  {
    /* Disable RXNE and ERR interrupt */
    __HAL_I2S_DISABLE_IT(hi2s, (I2S_IT_RXNE | I2S_IT_ERR));
 8005918:	687b      	ldr	r3, [r7, #4]
 800591a:	681b      	ldr	r3, [r3, #0]
 800591c:	685a      	ldr	r2, [r3, #4]
 800591e:	687b      	ldr	r3, [r7, #4]
 8005920:	681b      	ldr	r3, [r3, #0]
 8005922:	f022 0260 	bic.w	r2, r2, #96	@ 0x60
 8005926:	605a      	str	r2, [r3, #4]

    if (hi2s->TxXferCount == 0U)
 8005928:	687b      	ldr	r3, [r7, #4]
 800592a:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 800592c:	b29b      	uxth	r3, r3
 800592e:	2b00      	cmp	r3, #0
 8005930:	d106      	bne.n	8005940 <I2SEx_RxISR_I2S+0x5c>
    {
      hi2s->State = HAL_I2S_STATE_READY;
 8005932:	687b      	ldr	r3, [r7, #4]
 8005934:	2201      	movs	r2, #1
 8005936:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
      /* Call user TxRx complete callback */
#if (USE_HAL_I2S_REGISTER_CALLBACKS == 1U)
      hi2s->TxRxCpltCallback(hi2s);
#else
      HAL_I2SEx_TxRxCpltCallback(hi2s);
 800593a:	6878      	ldr	r0, [r7, #4]
 800593c:	f7ff ff4a 	bl	80057d4 <HAL_I2SEx_TxRxCpltCallback>
#endif /* USE_HAL_I2S_REGISTER_CALLBACKS */
    }
  }
}
 8005940:	bf00      	nop
 8005942:	3708      	adds	r7, #8
 8005944:	46bd      	mov	sp, r7
 8005946:	bd80      	pop	{r7, pc}

08005948 <I2SEx_RxISR_I2SExt>:
  * @brief  I2SExt Full-Duplex IT handler receive function
  * @param  hi2s I2S handle
  * @retval None
  */
static void I2SEx_RxISR_I2SExt(I2S_HandleTypeDef *hi2s)
{
 8005948:	b580      	push	{r7, lr}
 800594a:	b082      	sub	sp, #8
 800594c:	af00      	add	r7, sp, #0
 800594e:	6078      	str	r0, [r7, #4]
  /* Read Data from DR register */
  (*hi2s->pRxBuffPtr++) = I2SxEXT(hi2s->Instance)->DR;
 8005950:	687b      	ldr	r3, [r7, #4]
 8005952:	681b      	ldr	r3, [r3, #0]
 8005954:	4a20      	ldr	r2, [pc, #128]	@ (80059d8 <I2SEx_RxISR_I2SExt+0x90>)
 8005956:	4293      	cmp	r3, r2
 8005958:	d101      	bne.n	800595e <I2SEx_RxISR_I2SExt+0x16>
 800595a:	4b20      	ldr	r3, [pc, #128]	@ (80059dc <I2SEx_RxISR_I2SExt+0x94>)
 800595c:	e001      	b.n	8005962 <I2SEx_RxISR_I2SExt+0x1a>
 800595e:	f04f 2340 	mov.w	r3, #1073758208	@ 0x40004000
 8005962:	68d8      	ldr	r0, [r3, #12]
 8005964:	687b      	ldr	r3, [r7, #4]
 8005966:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8005968:	1c99      	adds	r1, r3, #2
 800596a:	687a      	ldr	r2, [r7, #4]
 800596c:	62d1      	str	r1, [r2, #44]	@ 0x2c
 800596e:	b282      	uxth	r2, r0
 8005970:	801a      	strh	r2, [r3, #0]
  hi2s->RxXferCount--;
 8005972:	687b      	ldr	r3, [r7, #4]
 8005974:	8e5b      	ldrh	r3, [r3, #50]	@ 0x32
 8005976:	b29b      	uxth	r3, r3
 8005978:	3b01      	subs	r3, #1
 800597a:	b29a      	uxth	r2, r3
 800597c:	687b      	ldr	r3, [r7, #4]
 800597e:	865a      	strh	r2, [r3, #50]	@ 0x32

  if (hi2s->RxXferCount == 0U)
 8005980:	687b      	ldr	r3, [r7, #4]
 8005982:	8e5b      	ldrh	r3, [r3, #50]	@ 0x32
 8005984:	b29b      	uxth	r3, r3
 8005986:	2b00      	cmp	r3, #0
 8005988:	d121      	bne.n	80059ce <I2SEx_RxISR_I2SExt+0x86>
  {
    /* Disable I2Sext RXNE and ERR interrupt */
    __HAL_I2SEXT_DISABLE_IT(hi2s, (I2S_IT_RXNE | I2S_IT_ERR));
 800598a:	687b      	ldr	r3, [r7, #4]
 800598c:	681b      	ldr	r3, [r3, #0]
 800598e:	4a12      	ldr	r2, [pc, #72]	@ (80059d8 <I2SEx_RxISR_I2SExt+0x90>)
 8005990:	4293      	cmp	r3, r2
 8005992:	d101      	bne.n	8005998 <I2SEx_RxISR_I2SExt+0x50>
 8005994:	4b11      	ldr	r3, [pc, #68]	@ (80059dc <I2SEx_RxISR_I2SExt+0x94>)
 8005996:	e001      	b.n	800599c <I2SEx_RxISR_I2SExt+0x54>
 8005998:	f04f 2340 	mov.w	r3, #1073758208	@ 0x40004000
 800599c:	685a      	ldr	r2, [r3, #4]
 800599e:	687b      	ldr	r3, [r7, #4]
 80059a0:	681b      	ldr	r3, [r3, #0]
 80059a2:	490d      	ldr	r1, [pc, #52]	@ (80059d8 <I2SEx_RxISR_I2SExt+0x90>)
 80059a4:	428b      	cmp	r3, r1
 80059a6:	d101      	bne.n	80059ac <I2SEx_RxISR_I2SExt+0x64>
 80059a8:	4b0c      	ldr	r3, [pc, #48]	@ (80059dc <I2SEx_RxISR_I2SExt+0x94>)
 80059aa:	e001      	b.n	80059b0 <I2SEx_RxISR_I2SExt+0x68>
 80059ac:	f04f 2340 	mov.w	r3, #1073758208	@ 0x40004000
 80059b0:	f022 0260 	bic.w	r2, r2, #96	@ 0x60
 80059b4:	605a      	str	r2, [r3, #4]

    if (hi2s->TxXferCount == 0U)
 80059b6:	687b      	ldr	r3, [r7, #4]
 80059b8:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 80059ba:	b29b      	uxth	r3, r3
 80059bc:	2b00      	cmp	r3, #0
 80059be:	d106      	bne.n	80059ce <I2SEx_RxISR_I2SExt+0x86>
    {
      hi2s->State = HAL_I2S_STATE_READY;
 80059c0:	687b      	ldr	r3, [r7, #4]
 80059c2:	2201      	movs	r2, #1
 80059c4:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
      /* Call user TxRx complete callback */
#if (USE_HAL_I2S_REGISTER_CALLBACKS == 1U)
      hi2s->TxRxCpltCallback(hi2s);
#else
      HAL_I2SEx_TxRxCpltCallback(hi2s);
 80059c8:	6878      	ldr	r0, [r7, #4]
 80059ca:	f7ff ff03 	bl	80057d4 <HAL_I2SEx_TxRxCpltCallback>
#endif /* USE_HAL_I2S_REGISTER_CALLBACKS */
    }
  }
}
 80059ce:	bf00      	nop
 80059d0:	3708      	adds	r7, #8
 80059d2:	46bd      	mov	sp, r7
 80059d4:	bd80      	pop	{r7, pc}
 80059d6:	bf00      	nop
 80059d8:	40003800 	.word	0x40003800
 80059dc:	40003400 	.word	0x40003400

080059e0 <HAL_RCC_OscConfig>:
  *         supported by this API. User should request a transition to HSE Off
  *         first and then HSE On or HSE Bypass.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_RCC_OscConfig(const RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 80059e0:	b580      	push	{r7, lr}
 80059e2:	b086      	sub	sp, #24
 80059e4:	af00      	add	r7, sp, #0
 80059e6:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  uint32_t pll_config;
  /* Check Null pointer */
  if (RCC_OscInitStruct == NULL)
 80059e8:	687b      	ldr	r3, [r7, #4]
 80059ea:	2b00      	cmp	r3, #0
 80059ec:	d101      	bne.n	80059f2 <HAL_RCC_OscConfig+0x12>
  {
    return HAL_ERROR;
 80059ee:	2301      	movs	r3, #1
 80059f0:	e267      	b.n	8005ec2 <HAL_RCC_OscConfig+0x4e2>
  }

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));
  /*------------------------------- HSE Configuration ------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 80059f2:	687b      	ldr	r3, [r7, #4]
 80059f4:	681b      	ldr	r3, [r3, #0]
 80059f6:	f003 0301 	and.w	r3, r3, #1
 80059fa:	2b00      	cmp	r3, #0
 80059fc:	d075      	beq.n	8005aea <HAL_RCC_OscConfig+0x10a>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));
    /* When the HSE is used as system clock or clock source for PLL in these cases HSE will not disabled */
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSE) || \
 80059fe:	4b88      	ldr	r3, [pc, #544]	@ (8005c20 <HAL_RCC_OscConfig+0x240>)
 8005a00:	689b      	ldr	r3, [r3, #8]
 8005a02:	f003 030c 	and.w	r3, r3, #12
 8005a06:	2b04      	cmp	r3, #4
 8005a08:	d00c      	beq.n	8005a24 <HAL_RCC_OscConfig+0x44>
        ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)))
 8005a0a:	4b85      	ldr	r3, [pc, #532]	@ (8005c20 <HAL_RCC_OscConfig+0x240>)
 8005a0c:	689b      	ldr	r3, [r3, #8]
 8005a0e:	f003 030c 	and.w	r3, r3, #12
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSE) || \
 8005a12:	2b08      	cmp	r3, #8
 8005a14:	d112      	bne.n	8005a3c <HAL_RCC_OscConfig+0x5c>
        ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)))
 8005a16:	4b82      	ldr	r3, [pc, #520]	@ (8005c20 <HAL_RCC_OscConfig+0x240>)
 8005a18:	685b      	ldr	r3, [r3, #4]
 8005a1a:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 8005a1e:	f5b3 0f80 	cmp.w	r3, #4194304	@ 0x400000
 8005a22:	d10b      	bne.n	8005a3c <HAL_RCC_OscConfig+0x5c>
    {
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8005a24:	4b7e      	ldr	r3, [pc, #504]	@ (8005c20 <HAL_RCC_OscConfig+0x240>)
 8005a26:	681b      	ldr	r3, [r3, #0]
 8005a28:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8005a2c:	2b00      	cmp	r3, #0
 8005a2e:	d05b      	beq.n	8005ae8 <HAL_RCC_OscConfig+0x108>
 8005a30:	687b      	ldr	r3, [r7, #4]
 8005a32:	685b      	ldr	r3, [r3, #4]
 8005a34:	2b00      	cmp	r3, #0
 8005a36:	d157      	bne.n	8005ae8 <HAL_RCC_OscConfig+0x108>
      {
        return HAL_ERROR;
 8005a38:	2301      	movs	r3, #1
 8005a3a:	e242      	b.n	8005ec2 <HAL_RCC_OscConfig+0x4e2>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 8005a3c:	687b      	ldr	r3, [r7, #4]
 8005a3e:	685b      	ldr	r3, [r3, #4]
 8005a40:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 8005a44:	d106      	bne.n	8005a54 <HAL_RCC_OscConfig+0x74>
 8005a46:	4b76      	ldr	r3, [pc, #472]	@ (8005c20 <HAL_RCC_OscConfig+0x240>)
 8005a48:	681b      	ldr	r3, [r3, #0]
 8005a4a:	4a75      	ldr	r2, [pc, #468]	@ (8005c20 <HAL_RCC_OscConfig+0x240>)
 8005a4c:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8005a50:	6013      	str	r3, [r2, #0]
 8005a52:	e01d      	b.n	8005a90 <HAL_RCC_OscConfig+0xb0>
 8005a54:	687b      	ldr	r3, [r7, #4]
 8005a56:	685b      	ldr	r3, [r3, #4]
 8005a58:	f5b3 2fa0 	cmp.w	r3, #327680	@ 0x50000
 8005a5c:	d10c      	bne.n	8005a78 <HAL_RCC_OscConfig+0x98>
 8005a5e:	4b70      	ldr	r3, [pc, #448]	@ (8005c20 <HAL_RCC_OscConfig+0x240>)
 8005a60:	681b      	ldr	r3, [r3, #0]
 8005a62:	4a6f      	ldr	r2, [pc, #444]	@ (8005c20 <HAL_RCC_OscConfig+0x240>)
 8005a64:	f443 2380 	orr.w	r3, r3, #262144	@ 0x40000
 8005a68:	6013      	str	r3, [r2, #0]
 8005a6a:	4b6d      	ldr	r3, [pc, #436]	@ (8005c20 <HAL_RCC_OscConfig+0x240>)
 8005a6c:	681b      	ldr	r3, [r3, #0]
 8005a6e:	4a6c      	ldr	r2, [pc, #432]	@ (8005c20 <HAL_RCC_OscConfig+0x240>)
 8005a70:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8005a74:	6013      	str	r3, [r2, #0]
 8005a76:	e00b      	b.n	8005a90 <HAL_RCC_OscConfig+0xb0>
 8005a78:	4b69      	ldr	r3, [pc, #420]	@ (8005c20 <HAL_RCC_OscConfig+0x240>)
 8005a7a:	681b      	ldr	r3, [r3, #0]
 8005a7c:	4a68      	ldr	r2, [pc, #416]	@ (8005c20 <HAL_RCC_OscConfig+0x240>)
 8005a7e:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 8005a82:	6013      	str	r3, [r2, #0]
 8005a84:	4b66      	ldr	r3, [pc, #408]	@ (8005c20 <HAL_RCC_OscConfig+0x240>)
 8005a86:	681b      	ldr	r3, [r3, #0]
 8005a88:	4a65      	ldr	r2, [pc, #404]	@ (8005c20 <HAL_RCC_OscConfig+0x240>)
 8005a8a:	f423 2380 	bic.w	r3, r3, #262144	@ 0x40000
 8005a8e:	6013      	str	r3, [r2, #0]

      /* Check the HSE State */
      if ((RCC_OscInitStruct->HSEState) != RCC_HSE_OFF)
 8005a90:	687b      	ldr	r3, [r7, #4]
 8005a92:	685b      	ldr	r3, [r3, #4]
 8005a94:	2b00      	cmp	r3, #0
 8005a96:	d013      	beq.n	8005ac0 <HAL_RCC_OscConfig+0xe0>
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8005a98:	f7fb fc80 	bl	800139c <HAL_GetTick>
 8005a9c:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8005a9e:	e008      	b.n	8005ab2 <HAL_RCC_OscConfig+0xd2>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 8005aa0:	f7fb fc7c 	bl	800139c <HAL_GetTick>
 8005aa4:	4602      	mov	r2, r0
 8005aa6:	693b      	ldr	r3, [r7, #16]
 8005aa8:	1ad3      	subs	r3, r2, r3
 8005aaa:	2b64      	cmp	r3, #100	@ 0x64
 8005aac:	d901      	bls.n	8005ab2 <HAL_RCC_OscConfig+0xd2>
          {
            return HAL_TIMEOUT;
 8005aae:	2303      	movs	r3, #3
 8005ab0:	e207      	b.n	8005ec2 <HAL_RCC_OscConfig+0x4e2>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8005ab2:	4b5b      	ldr	r3, [pc, #364]	@ (8005c20 <HAL_RCC_OscConfig+0x240>)
 8005ab4:	681b      	ldr	r3, [r3, #0]
 8005ab6:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8005aba:	2b00      	cmp	r3, #0
 8005abc:	d0f0      	beq.n	8005aa0 <HAL_RCC_OscConfig+0xc0>
 8005abe:	e014      	b.n	8005aea <HAL_RCC_OscConfig+0x10a>
        }
      }
      else
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8005ac0:	f7fb fc6c 	bl	800139c <HAL_GetTick>
 8005ac4:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is bypassed or disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 8005ac6:	e008      	b.n	8005ada <HAL_RCC_OscConfig+0xfa>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 8005ac8:	f7fb fc68 	bl	800139c <HAL_GetTick>
 8005acc:	4602      	mov	r2, r0
 8005ace:	693b      	ldr	r3, [r7, #16]
 8005ad0:	1ad3      	subs	r3, r2, r3
 8005ad2:	2b64      	cmp	r3, #100	@ 0x64
 8005ad4:	d901      	bls.n	8005ada <HAL_RCC_OscConfig+0xfa>
          {
            return HAL_TIMEOUT;
 8005ad6:	2303      	movs	r3, #3
 8005ad8:	e1f3      	b.n	8005ec2 <HAL_RCC_OscConfig+0x4e2>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 8005ada:	4b51      	ldr	r3, [pc, #324]	@ (8005c20 <HAL_RCC_OscConfig+0x240>)
 8005adc:	681b      	ldr	r3, [r3, #0]
 8005ade:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8005ae2:	2b00      	cmp	r3, #0
 8005ae4:	d1f0      	bne.n	8005ac8 <HAL_RCC_OscConfig+0xe8>
 8005ae6:	e000      	b.n	8005aea <HAL_RCC_OscConfig+0x10a>
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8005ae8:	bf00      	nop
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 8005aea:	687b      	ldr	r3, [r7, #4]
 8005aec:	681b      	ldr	r3, [r3, #0]
 8005aee:	f003 0302 	and.w	r3, r3, #2
 8005af2:	2b00      	cmp	r3, #0
 8005af4:	d063      	beq.n	8005bbe <HAL_RCC_OscConfig+0x1de>
    /* Check the parameters */
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));

    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSI) || \
 8005af6:	4b4a      	ldr	r3, [pc, #296]	@ (8005c20 <HAL_RCC_OscConfig+0x240>)
 8005af8:	689b      	ldr	r3, [r3, #8]
 8005afa:	f003 030c 	and.w	r3, r3, #12
 8005afe:	2b00      	cmp	r3, #0
 8005b00:	d00b      	beq.n	8005b1a <HAL_RCC_OscConfig+0x13a>
        ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)))
 8005b02:	4b47      	ldr	r3, [pc, #284]	@ (8005c20 <HAL_RCC_OscConfig+0x240>)
 8005b04:	689b      	ldr	r3, [r3, #8]
 8005b06:	f003 030c 	and.w	r3, r3, #12
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSI) || \
 8005b0a:	2b08      	cmp	r3, #8
 8005b0c:	d11c      	bne.n	8005b48 <HAL_RCC_OscConfig+0x168>
        ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)))
 8005b0e:	4b44      	ldr	r3, [pc, #272]	@ (8005c20 <HAL_RCC_OscConfig+0x240>)
 8005b10:	685b      	ldr	r3, [r3, #4]
 8005b12:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 8005b16:	2b00      	cmp	r3, #0
 8005b18:	d116      	bne.n	8005b48 <HAL_RCC_OscConfig+0x168>
    {
      /* When HSI is used as system clock it will not disabled */
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 8005b1a:	4b41      	ldr	r3, [pc, #260]	@ (8005c20 <HAL_RCC_OscConfig+0x240>)
 8005b1c:	681b      	ldr	r3, [r3, #0]
 8005b1e:	f003 0302 	and.w	r3, r3, #2
 8005b22:	2b00      	cmp	r3, #0
 8005b24:	d005      	beq.n	8005b32 <HAL_RCC_OscConfig+0x152>
 8005b26:	687b      	ldr	r3, [r7, #4]
 8005b28:	68db      	ldr	r3, [r3, #12]
 8005b2a:	2b01      	cmp	r3, #1
 8005b2c:	d001      	beq.n	8005b32 <HAL_RCC_OscConfig+0x152>
      {
        return HAL_ERROR;
 8005b2e:	2301      	movs	r3, #1
 8005b30:	e1c7      	b.n	8005ec2 <HAL_RCC_OscConfig+0x4e2>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8005b32:	4b3b      	ldr	r3, [pc, #236]	@ (8005c20 <HAL_RCC_OscConfig+0x240>)
 8005b34:	681b      	ldr	r3, [r3, #0]
 8005b36:	f023 02f8 	bic.w	r2, r3, #248	@ 0xf8
 8005b3a:	687b      	ldr	r3, [r7, #4]
 8005b3c:	691b      	ldr	r3, [r3, #16]
 8005b3e:	00db      	lsls	r3, r3, #3
 8005b40:	4937      	ldr	r1, [pc, #220]	@ (8005c20 <HAL_RCC_OscConfig+0x240>)
 8005b42:	4313      	orrs	r3, r2
 8005b44:	600b      	str	r3, [r1, #0]
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 8005b46:	e03a      	b.n	8005bbe <HAL_RCC_OscConfig+0x1de>
      }
    }
    else
    {
      /* Check the HSI State */
      if ((RCC_OscInitStruct->HSIState) != RCC_HSI_OFF)
 8005b48:	687b      	ldr	r3, [r7, #4]
 8005b4a:	68db      	ldr	r3, [r3, #12]
 8005b4c:	2b00      	cmp	r3, #0
 8005b4e:	d020      	beq.n	8005b92 <HAL_RCC_OscConfig+0x1b2>
      {
        /* Enable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_ENABLE();
 8005b50:	4b34      	ldr	r3, [pc, #208]	@ (8005c24 <HAL_RCC_OscConfig+0x244>)
 8005b52:	2201      	movs	r2, #1
 8005b54:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8005b56:	f7fb fc21 	bl	800139c <HAL_GetTick>
 8005b5a:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8005b5c:	e008      	b.n	8005b70 <HAL_RCC_OscConfig+0x190>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 8005b5e:	f7fb fc1d 	bl	800139c <HAL_GetTick>
 8005b62:	4602      	mov	r2, r0
 8005b64:	693b      	ldr	r3, [r7, #16]
 8005b66:	1ad3      	subs	r3, r2, r3
 8005b68:	2b02      	cmp	r3, #2
 8005b6a:	d901      	bls.n	8005b70 <HAL_RCC_OscConfig+0x190>
          {
            return HAL_TIMEOUT;
 8005b6c:	2303      	movs	r3, #3
 8005b6e:	e1a8      	b.n	8005ec2 <HAL_RCC_OscConfig+0x4e2>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8005b70:	4b2b      	ldr	r3, [pc, #172]	@ (8005c20 <HAL_RCC_OscConfig+0x240>)
 8005b72:	681b      	ldr	r3, [r3, #0]
 8005b74:	f003 0302 	and.w	r3, r3, #2
 8005b78:	2b00      	cmp	r3, #0
 8005b7a:	d0f0      	beq.n	8005b5e <HAL_RCC_OscConfig+0x17e>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value. */
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8005b7c:	4b28      	ldr	r3, [pc, #160]	@ (8005c20 <HAL_RCC_OscConfig+0x240>)
 8005b7e:	681b      	ldr	r3, [r3, #0]
 8005b80:	f023 02f8 	bic.w	r2, r3, #248	@ 0xf8
 8005b84:	687b      	ldr	r3, [r7, #4]
 8005b86:	691b      	ldr	r3, [r3, #16]
 8005b88:	00db      	lsls	r3, r3, #3
 8005b8a:	4925      	ldr	r1, [pc, #148]	@ (8005c20 <HAL_RCC_OscConfig+0x240>)
 8005b8c:	4313      	orrs	r3, r2
 8005b8e:	600b      	str	r3, [r1, #0]
 8005b90:	e015      	b.n	8005bbe <HAL_RCC_OscConfig+0x1de>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 8005b92:	4b24      	ldr	r3, [pc, #144]	@ (8005c24 <HAL_RCC_OscConfig+0x244>)
 8005b94:	2200      	movs	r2, #0
 8005b96:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8005b98:	f7fb fc00 	bl	800139c <HAL_GetTick>
 8005b9c:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 8005b9e:	e008      	b.n	8005bb2 <HAL_RCC_OscConfig+0x1d2>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 8005ba0:	f7fb fbfc 	bl	800139c <HAL_GetTick>
 8005ba4:	4602      	mov	r2, r0
 8005ba6:	693b      	ldr	r3, [r7, #16]
 8005ba8:	1ad3      	subs	r3, r2, r3
 8005baa:	2b02      	cmp	r3, #2
 8005bac:	d901      	bls.n	8005bb2 <HAL_RCC_OscConfig+0x1d2>
          {
            return HAL_TIMEOUT;
 8005bae:	2303      	movs	r3, #3
 8005bb0:	e187      	b.n	8005ec2 <HAL_RCC_OscConfig+0x4e2>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 8005bb2:	4b1b      	ldr	r3, [pc, #108]	@ (8005c20 <HAL_RCC_OscConfig+0x240>)
 8005bb4:	681b      	ldr	r3, [r3, #0]
 8005bb6:	f003 0302 	and.w	r3, r3, #2
 8005bba:	2b00      	cmp	r3, #0
 8005bbc:	d1f0      	bne.n	8005ba0 <HAL_RCC_OscConfig+0x1c0>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 8005bbe:	687b      	ldr	r3, [r7, #4]
 8005bc0:	681b      	ldr	r3, [r3, #0]
 8005bc2:	f003 0308 	and.w	r3, r3, #8
 8005bc6:	2b00      	cmp	r3, #0
 8005bc8:	d036      	beq.n	8005c38 <HAL_RCC_OscConfig+0x258>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check the LSI State */
    if ((RCC_OscInitStruct->LSIState) != RCC_LSI_OFF)
 8005bca:	687b      	ldr	r3, [r7, #4]
 8005bcc:	695b      	ldr	r3, [r3, #20]
 8005bce:	2b00      	cmp	r3, #0
 8005bd0:	d016      	beq.n	8005c00 <HAL_RCC_OscConfig+0x220>
    {
      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 8005bd2:	4b15      	ldr	r3, [pc, #84]	@ (8005c28 <HAL_RCC_OscConfig+0x248>)
 8005bd4:	2201      	movs	r2, #1
 8005bd6:	601a      	str	r2, [r3, #0]

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8005bd8:	f7fb fbe0 	bl	800139c <HAL_GetTick>
 8005bdc:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 8005bde:	e008      	b.n	8005bf2 <HAL_RCC_OscConfig+0x212>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 8005be0:	f7fb fbdc 	bl	800139c <HAL_GetTick>
 8005be4:	4602      	mov	r2, r0
 8005be6:	693b      	ldr	r3, [r7, #16]
 8005be8:	1ad3      	subs	r3, r2, r3
 8005bea:	2b02      	cmp	r3, #2
 8005bec:	d901      	bls.n	8005bf2 <HAL_RCC_OscConfig+0x212>
        {
          return HAL_TIMEOUT;
 8005bee:	2303      	movs	r3, #3
 8005bf0:	e167      	b.n	8005ec2 <HAL_RCC_OscConfig+0x4e2>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 8005bf2:	4b0b      	ldr	r3, [pc, #44]	@ (8005c20 <HAL_RCC_OscConfig+0x240>)
 8005bf4:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 8005bf6:	f003 0302 	and.w	r3, r3, #2
 8005bfa:	2b00      	cmp	r3, #0
 8005bfc:	d0f0      	beq.n	8005be0 <HAL_RCC_OscConfig+0x200>
 8005bfe:	e01b      	b.n	8005c38 <HAL_RCC_OscConfig+0x258>
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 8005c00:	4b09      	ldr	r3, [pc, #36]	@ (8005c28 <HAL_RCC_OscConfig+0x248>)
 8005c02:	2200      	movs	r2, #0
 8005c04:	601a      	str	r2, [r3, #0]

      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8005c06:	f7fb fbc9 	bl	800139c <HAL_GetTick>
 8005c0a:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 8005c0c:	e00e      	b.n	8005c2c <HAL_RCC_OscConfig+0x24c>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 8005c0e:	f7fb fbc5 	bl	800139c <HAL_GetTick>
 8005c12:	4602      	mov	r2, r0
 8005c14:	693b      	ldr	r3, [r7, #16]
 8005c16:	1ad3      	subs	r3, r2, r3
 8005c18:	2b02      	cmp	r3, #2
 8005c1a:	d907      	bls.n	8005c2c <HAL_RCC_OscConfig+0x24c>
        {
          return HAL_TIMEOUT;
 8005c1c:	2303      	movs	r3, #3
 8005c1e:	e150      	b.n	8005ec2 <HAL_RCC_OscConfig+0x4e2>
 8005c20:	40023800 	.word	0x40023800
 8005c24:	42470000 	.word	0x42470000
 8005c28:	42470e80 	.word	0x42470e80
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 8005c2c:	4b88      	ldr	r3, [pc, #544]	@ (8005e50 <HAL_RCC_OscConfig+0x470>)
 8005c2e:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 8005c30:	f003 0302 	and.w	r3, r3, #2
 8005c34:	2b00      	cmp	r3, #0
 8005c36:	d1ea      	bne.n	8005c0e <HAL_RCC_OscConfig+0x22e>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 8005c38:	687b      	ldr	r3, [r7, #4]
 8005c3a:	681b      	ldr	r3, [r3, #0]
 8005c3c:	f003 0304 	and.w	r3, r3, #4
 8005c40:	2b00      	cmp	r3, #0
 8005c42:	f000 8097 	beq.w	8005d74 <HAL_RCC_OscConfig+0x394>
  {
    FlagStatus       pwrclkchanged = RESET;
 8005c46:	2300      	movs	r3, #0
 8005c48:	75fb      	strb	r3, [r7, #23]
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain of necessary */
    if (__HAL_RCC_PWR_IS_CLK_DISABLED())
 8005c4a:	4b81      	ldr	r3, [pc, #516]	@ (8005e50 <HAL_RCC_OscConfig+0x470>)
 8005c4c:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8005c4e:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8005c52:	2b00      	cmp	r3, #0
 8005c54:	d10f      	bne.n	8005c76 <HAL_RCC_OscConfig+0x296>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 8005c56:	2300      	movs	r3, #0
 8005c58:	60bb      	str	r3, [r7, #8]
 8005c5a:	4b7d      	ldr	r3, [pc, #500]	@ (8005e50 <HAL_RCC_OscConfig+0x470>)
 8005c5c:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8005c5e:	4a7c      	ldr	r2, [pc, #496]	@ (8005e50 <HAL_RCC_OscConfig+0x470>)
 8005c60:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8005c64:	6413      	str	r3, [r2, #64]	@ 0x40
 8005c66:	4b7a      	ldr	r3, [pc, #488]	@ (8005e50 <HAL_RCC_OscConfig+0x470>)
 8005c68:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8005c6a:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8005c6e:	60bb      	str	r3, [r7, #8]
 8005c70:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 8005c72:	2301      	movs	r3, #1
 8005c74:	75fb      	strb	r3, [r7, #23]
    }

    if (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8005c76:	4b77      	ldr	r3, [pc, #476]	@ (8005e54 <HAL_RCC_OscConfig+0x474>)
 8005c78:	681b      	ldr	r3, [r3, #0]
 8005c7a:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8005c7e:	2b00      	cmp	r3, #0
 8005c80:	d118      	bne.n	8005cb4 <HAL_RCC_OscConfig+0x2d4>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR, PWR_CR_DBP);
 8005c82:	4b74      	ldr	r3, [pc, #464]	@ (8005e54 <HAL_RCC_OscConfig+0x474>)
 8005c84:	681b      	ldr	r3, [r3, #0]
 8005c86:	4a73      	ldr	r2, [pc, #460]	@ (8005e54 <HAL_RCC_OscConfig+0x474>)
 8005c88:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 8005c8c:	6013      	str	r3, [r2, #0]

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 8005c8e:	f7fb fb85 	bl	800139c <HAL_GetTick>
 8005c92:	6138      	str	r0, [r7, #16]

      while (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8005c94:	e008      	b.n	8005ca8 <HAL_RCC_OscConfig+0x2c8>
      {
        if ((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8005c96:	f7fb fb81 	bl	800139c <HAL_GetTick>
 8005c9a:	4602      	mov	r2, r0
 8005c9c:	693b      	ldr	r3, [r7, #16]
 8005c9e:	1ad3      	subs	r3, r2, r3
 8005ca0:	2b02      	cmp	r3, #2
 8005ca2:	d901      	bls.n	8005ca8 <HAL_RCC_OscConfig+0x2c8>
        {
          return HAL_TIMEOUT;
 8005ca4:	2303      	movs	r3, #3
 8005ca6:	e10c      	b.n	8005ec2 <HAL_RCC_OscConfig+0x4e2>
      while (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8005ca8:	4b6a      	ldr	r3, [pc, #424]	@ (8005e54 <HAL_RCC_OscConfig+0x474>)
 8005caa:	681b      	ldr	r3, [r3, #0]
 8005cac:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8005cb0:	2b00      	cmp	r3, #0
 8005cb2:	d0f0      	beq.n	8005c96 <HAL_RCC_OscConfig+0x2b6>
        }
      }
    }

    /* Set the new LSE configuration -----------------------------------------*/
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 8005cb4:	687b      	ldr	r3, [r7, #4]
 8005cb6:	689b      	ldr	r3, [r3, #8]
 8005cb8:	2b01      	cmp	r3, #1
 8005cba:	d106      	bne.n	8005cca <HAL_RCC_OscConfig+0x2ea>
 8005cbc:	4b64      	ldr	r3, [pc, #400]	@ (8005e50 <HAL_RCC_OscConfig+0x470>)
 8005cbe:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8005cc0:	4a63      	ldr	r2, [pc, #396]	@ (8005e50 <HAL_RCC_OscConfig+0x470>)
 8005cc2:	f043 0301 	orr.w	r3, r3, #1
 8005cc6:	6713      	str	r3, [r2, #112]	@ 0x70
 8005cc8:	e01c      	b.n	8005d04 <HAL_RCC_OscConfig+0x324>
 8005cca:	687b      	ldr	r3, [r7, #4]
 8005ccc:	689b      	ldr	r3, [r3, #8]
 8005cce:	2b05      	cmp	r3, #5
 8005cd0:	d10c      	bne.n	8005cec <HAL_RCC_OscConfig+0x30c>
 8005cd2:	4b5f      	ldr	r3, [pc, #380]	@ (8005e50 <HAL_RCC_OscConfig+0x470>)
 8005cd4:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8005cd6:	4a5e      	ldr	r2, [pc, #376]	@ (8005e50 <HAL_RCC_OscConfig+0x470>)
 8005cd8:	f043 0304 	orr.w	r3, r3, #4
 8005cdc:	6713      	str	r3, [r2, #112]	@ 0x70
 8005cde:	4b5c      	ldr	r3, [pc, #368]	@ (8005e50 <HAL_RCC_OscConfig+0x470>)
 8005ce0:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8005ce2:	4a5b      	ldr	r2, [pc, #364]	@ (8005e50 <HAL_RCC_OscConfig+0x470>)
 8005ce4:	f043 0301 	orr.w	r3, r3, #1
 8005ce8:	6713      	str	r3, [r2, #112]	@ 0x70
 8005cea:	e00b      	b.n	8005d04 <HAL_RCC_OscConfig+0x324>
 8005cec:	4b58      	ldr	r3, [pc, #352]	@ (8005e50 <HAL_RCC_OscConfig+0x470>)
 8005cee:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8005cf0:	4a57      	ldr	r2, [pc, #348]	@ (8005e50 <HAL_RCC_OscConfig+0x470>)
 8005cf2:	f023 0301 	bic.w	r3, r3, #1
 8005cf6:	6713      	str	r3, [r2, #112]	@ 0x70
 8005cf8:	4b55      	ldr	r3, [pc, #340]	@ (8005e50 <HAL_RCC_OscConfig+0x470>)
 8005cfa:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8005cfc:	4a54      	ldr	r2, [pc, #336]	@ (8005e50 <HAL_RCC_OscConfig+0x470>)
 8005cfe:	f023 0304 	bic.w	r3, r3, #4
 8005d02:	6713      	str	r3, [r2, #112]	@ 0x70
    /* Check the LSE State */
    if ((RCC_OscInitStruct->LSEState) != RCC_LSE_OFF)
 8005d04:	687b      	ldr	r3, [r7, #4]
 8005d06:	689b      	ldr	r3, [r3, #8]
 8005d08:	2b00      	cmp	r3, #0
 8005d0a:	d015      	beq.n	8005d38 <HAL_RCC_OscConfig+0x358>
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8005d0c:	f7fb fb46 	bl	800139c <HAL_GetTick>
 8005d10:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8005d12:	e00a      	b.n	8005d2a <HAL_RCC_OscConfig+0x34a>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8005d14:	f7fb fb42 	bl	800139c <HAL_GetTick>
 8005d18:	4602      	mov	r2, r0
 8005d1a:	693b      	ldr	r3, [r7, #16]
 8005d1c:	1ad3      	subs	r3, r2, r3
 8005d1e:	f241 3288 	movw	r2, #5000	@ 0x1388
 8005d22:	4293      	cmp	r3, r2
 8005d24:	d901      	bls.n	8005d2a <HAL_RCC_OscConfig+0x34a>
        {
          return HAL_TIMEOUT;
 8005d26:	2303      	movs	r3, #3
 8005d28:	e0cb      	b.n	8005ec2 <HAL_RCC_OscConfig+0x4e2>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8005d2a:	4b49      	ldr	r3, [pc, #292]	@ (8005e50 <HAL_RCC_OscConfig+0x470>)
 8005d2c:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8005d2e:	f003 0302 	and.w	r3, r3, #2
 8005d32:	2b00      	cmp	r3, #0
 8005d34:	d0ee      	beq.n	8005d14 <HAL_RCC_OscConfig+0x334>
 8005d36:	e014      	b.n	8005d62 <HAL_RCC_OscConfig+0x382>
      }
    }
    else
    {
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8005d38:	f7fb fb30 	bl	800139c <HAL_GetTick>
 8005d3c:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 8005d3e:	e00a      	b.n	8005d56 <HAL_RCC_OscConfig+0x376>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8005d40:	f7fb fb2c 	bl	800139c <HAL_GetTick>
 8005d44:	4602      	mov	r2, r0
 8005d46:	693b      	ldr	r3, [r7, #16]
 8005d48:	1ad3      	subs	r3, r2, r3
 8005d4a:	f241 3288 	movw	r2, #5000	@ 0x1388
 8005d4e:	4293      	cmp	r3, r2
 8005d50:	d901      	bls.n	8005d56 <HAL_RCC_OscConfig+0x376>
        {
          return HAL_TIMEOUT;
 8005d52:	2303      	movs	r3, #3
 8005d54:	e0b5      	b.n	8005ec2 <HAL_RCC_OscConfig+0x4e2>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 8005d56:	4b3e      	ldr	r3, [pc, #248]	@ (8005e50 <HAL_RCC_OscConfig+0x470>)
 8005d58:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8005d5a:	f003 0302 	and.w	r3, r3, #2
 8005d5e:	2b00      	cmp	r3, #0
 8005d60:	d1ee      	bne.n	8005d40 <HAL_RCC_OscConfig+0x360>
        }
      }
    }

    /* Restore clock configuration if changed */
    if (pwrclkchanged == SET)
 8005d62:	7dfb      	ldrb	r3, [r7, #23]
 8005d64:	2b01      	cmp	r3, #1
 8005d66:	d105      	bne.n	8005d74 <HAL_RCC_OscConfig+0x394>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 8005d68:	4b39      	ldr	r3, [pc, #228]	@ (8005e50 <HAL_RCC_OscConfig+0x470>)
 8005d6a:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8005d6c:	4a38      	ldr	r2, [pc, #224]	@ (8005e50 <HAL_RCC_OscConfig+0x470>)
 8005d6e:	f023 5380 	bic.w	r3, r3, #268435456	@ 0x10000000
 8005d72:	6413      	str	r3, [r2, #64]	@ 0x40
    }
  }
  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));
  if ((RCC_OscInitStruct->PLL.PLLState) != RCC_PLL_NONE)
 8005d74:	687b      	ldr	r3, [r7, #4]
 8005d76:	699b      	ldr	r3, [r3, #24]
 8005d78:	2b00      	cmp	r3, #0
 8005d7a:	f000 80a1 	beq.w	8005ec0 <HAL_RCC_OscConfig+0x4e0>
  {
    /* Check if the PLL is used as system clock or not */
    if (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_CFGR_SWS_PLL)
 8005d7e:	4b34      	ldr	r3, [pc, #208]	@ (8005e50 <HAL_RCC_OscConfig+0x470>)
 8005d80:	689b      	ldr	r3, [r3, #8]
 8005d82:	f003 030c 	and.w	r3, r3, #12
 8005d86:	2b08      	cmp	r3, #8
 8005d88:	d05c      	beq.n	8005e44 <HAL_RCC_OscConfig+0x464>
    {
      if ((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_ON)
 8005d8a:	687b      	ldr	r3, [r7, #4]
 8005d8c:	699b      	ldr	r3, [r3, #24]
 8005d8e:	2b02      	cmp	r3, #2
 8005d90:	d141      	bne.n	8005e16 <HAL_RCC_OscConfig+0x436>
        assert_param(IS_RCC_PLLN_VALUE(RCC_OscInitStruct->PLL.PLLN));
        assert_param(IS_RCC_PLLP_VALUE(RCC_OscInitStruct->PLL.PLLP));
        assert_param(IS_RCC_PLLQ_VALUE(RCC_OscInitStruct->PLL.PLLQ));

        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8005d92:	4b31      	ldr	r3, [pc, #196]	@ (8005e58 <HAL_RCC_OscConfig+0x478>)
 8005d94:	2200      	movs	r2, #0
 8005d96:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8005d98:	f7fb fb00 	bl	800139c <HAL_GetTick>
 8005d9c:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8005d9e:	e008      	b.n	8005db2 <HAL_RCC_OscConfig+0x3d2>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8005da0:	f7fb fafc 	bl	800139c <HAL_GetTick>
 8005da4:	4602      	mov	r2, r0
 8005da6:	693b      	ldr	r3, [r7, #16]
 8005da8:	1ad3      	subs	r3, r2, r3
 8005daa:	2b02      	cmp	r3, #2
 8005dac:	d901      	bls.n	8005db2 <HAL_RCC_OscConfig+0x3d2>
          {
            return HAL_TIMEOUT;
 8005dae:	2303      	movs	r3, #3
 8005db0:	e087      	b.n	8005ec2 <HAL_RCC_OscConfig+0x4e2>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8005db2:	4b27      	ldr	r3, [pc, #156]	@ (8005e50 <HAL_RCC_OscConfig+0x470>)
 8005db4:	681b      	ldr	r3, [r3, #0]
 8005db6:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8005dba:	2b00      	cmp	r3, #0
 8005dbc:	d1f0      	bne.n	8005da0 <HAL_RCC_OscConfig+0x3c0>
          }
        }

        /* Configure the main PLL clock source, multiplication and division factors. */
        WRITE_REG(RCC->PLLCFGR, (RCC_OscInitStruct->PLL.PLLSource                                            | \
 8005dbe:	687b      	ldr	r3, [r7, #4]
 8005dc0:	69da      	ldr	r2, [r3, #28]
 8005dc2:	687b      	ldr	r3, [r7, #4]
 8005dc4:	6a1b      	ldr	r3, [r3, #32]
 8005dc6:	431a      	orrs	r2, r3
 8005dc8:	687b      	ldr	r3, [r7, #4]
 8005dca:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8005dcc:	019b      	lsls	r3, r3, #6
 8005dce:	431a      	orrs	r2, r3
 8005dd0:	687b      	ldr	r3, [r7, #4]
 8005dd2:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8005dd4:	085b      	lsrs	r3, r3, #1
 8005dd6:	3b01      	subs	r3, #1
 8005dd8:	041b      	lsls	r3, r3, #16
 8005dda:	431a      	orrs	r2, r3
 8005ddc:	687b      	ldr	r3, [r7, #4]
 8005dde:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8005de0:	061b      	lsls	r3, r3, #24
 8005de2:	491b      	ldr	r1, [pc, #108]	@ (8005e50 <HAL_RCC_OscConfig+0x470>)
 8005de4:	4313      	orrs	r3, r2
 8005de6:	604b      	str	r3, [r1, #4]
                                 RCC_OscInitStruct->PLL.PLLM                                                 | \
                                 (RCC_OscInitStruct->PLL.PLLN << RCC_PLLCFGR_PLLN_Pos)             | \
                                 (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U) << RCC_PLLCFGR_PLLP_Pos) | \
                                 (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)));
        /* Enable the main PLL. */
        __HAL_RCC_PLL_ENABLE();
 8005de8:	4b1b      	ldr	r3, [pc, #108]	@ (8005e58 <HAL_RCC_OscConfig+0x478>)
 8005dea:	2201      	movs	r2, #1
 8005dec:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8005dee:	f7fb fad5 	bl	800139c <HAL_GetTick>
 8005df2:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8005df4:	e008      	b.n	8005e08 <HAL_RCC_OscConfig+0x428>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8005df6:	f7fb fad1 	bl	800139c <HAL_GetTick>
 8005dfa:	4602      	mov	r2, r0
 8005dfc:	693b      	ldr	r3, [r7, #16]
 8005dfe:	1ad3      	subs	r3, r2, r3
 8005e00:	2b02      	cmp	r3, #2
 8005e02:	d901      	bls.n	8005e08 <HAL_RCC_OscConfig+0x428>
          {
            return HAL_TIMEOUT;
 8005e04:	2303      	movs	r3, #3
 8005e06:	e05c      	b.n	8005ec2 <HAL_RCC_OscConfig+0x4e2>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8005e08:	4b11      	ldr	r3, [pc, #68]	@ (8005e50 <HAL_RCC_OscConfig+0x470>)
 8005e0a:	681b      	ldr	r3, [r3, #0]
 8005e0c:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8005e10:	2b00      	cmp	r3, #0
 8005e12:	d0f0      	beq.n	8005df6 <HAL_RCC_OscConfig+0x416>
 8005e14:	e054      	b.n	8005ec0 <HAL_RCC_OscConfig+0x4e0>
        }
      }
      else
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8005e16:	4b10      	ldr	r3, [pc, #64]	@ (8005e58 <HAL_RCC_OscConfig+0x478>)
 8005e18:	2200      	movs	r2, #0
 8005e1a:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8005e1c:	f7fb fabe 	bl	800139c <HAL_GetTick>
 8005e20:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8005e22:	e008      	b.n	8005e36 <HAL_RCC_OscConfig+0x456>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8005e24:	f7fb faba 	bl	800139c <HAL_GetTick>
 8005e28:	4602      	mov	r2, r0
 8005e2a:	693b      	ldr	r3, [r7, #16]
 8005e2c:	1ad3      	subs	r3, r2, r3
 8005e2e:	2b02      	cmp	r3, #2
 8005e30:	d901      	bls.n	8005e36 <HAL_RCC_OscConfig+0x456>
          {
            return HAL_TIMEOUT;
 8005e32:	2303      	movs	r3, #3
 8005e34:	e045      	b.n	8005ec2 <HAL_RCC_OscConfig+0x4e2>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8005e36:	4b06      	ldr	r3, [pc, #24]	@ (8005e50 <HAL_RCC_OscConfig+0x470>)
 8005e38:	681b      	ldr	r3, [r3, #0]
 8005e3a:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8005e3e:	2b00      	cmp	r3, #0
 8005e40:	d1f0      	bne.n	8005e24 <HAL_RCC_OscConfig+0x444>
 8005e42:	e03d      	b.n	8005ec0 <HAL_RCC_OscConfig+0x4e0>
      }
    }
    else
    {
      /* Check if there is a request to disable the PLL used as System clock source */
      if ((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF)
 8005e44:	687b      	ldr	r3, [r7, #4]
 8005e46:	699b      	ldr	r3, [r3, #24]
 8005e48:	2b01      	cmp	r3, #1
 8005e4a:	d107      	bne.n	8005e5c <HAL_RCC_OscConfig+0x47c>
      {
        return HAL_ERROR;
 8005e4c:	2301      	movs	r3, #1
 8005e4e:	e038      	b.n	8005ec2 <HAL_RCC_OscConfig+0x4e2>
 8005e50:	40023800 	.word	0x40023800
 8005e54:	40007000 	.word	0x40007000
 8005e58:	42470060 	.word	0x42470060
      }
      else
      {
        /* Do not return HAL_ERROR if request repeats the current configuration */
        pll_config = RCC->PLLCFGR;
 8005e5c:	4b1b      	ldr	r3, [pc, #108]	@ (8005ecc <HAL_RCC_OscConfig+0x4ec>)
 8005e5e:	685b      	ldr	r3, [r3, #4]
 8005e60:	60fb      	str	r3, [r7, #12]
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos) ||
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U)) << RCC_PLLCFGR_PLLP_Pos) ||
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ) != (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)) ||
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLR) != (RCC_OscInitStruct->PLL.PLLR << RCC_PLLCFGR_PLLR_Pos)))
#else
        if (((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF) ||
 8005e62:	687b      	ldr	r3, [r7, #4]
 8005e64:	699b      	ldr	r3, [r3, #24]
 8005e66:	2b01      	cmp	r3, #1
 8005e68:	d028      	beq.n	8005ebc <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 8005e6a:	68fb      	ldr	r3, [r7, #12]
 8005e6c:	f403 0280 	and.w	r2, r3, #4194304	@ 0x400000
 8005e70:	687b      	ldr	r3, [r7, #4]
 8005e72:	69db      	ldr	r3, [r3, #28]
        if (((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF) ||
 8005e74:	429a      	cmp	r2, r3
 8005e76:	d121      	bne.n	8005ebc <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLM) != (RCC_OscInitStruct->PLL.PLLM) << RCC_PLLCFGR_PLLM_Pos) ||
 8005e78:	68fb      	ldr	r3, [r7, #12]
 8005e7a:	f003 023f 	and.w	r2, r3, #63	@ 0x3f
 8005e7e:	687b      	ldr	r3, [r7, #4]
 8005e80:	6a1b      	ldr	r3, [r3, #32]
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 8005e82:	429a      	cmp	r2, r3
 8005e84:	d11a      	bne.n	8005ebc <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos) ||
 8005e86:	68fa      	ldr	r2, [r7, #12]
 8005e88:	f647 73c0 	movw	r3, #32704	@ 0x7fc0
 8005e8c:	4013      	ands	r3, r2
 8005e8e:	687a      	ldr	r2, [r7, #4]
 8005e90:	6a52      	ldr	r2, [r2, #36]	@ 0x24
 8005e92:	0192      	lsls	r2, r2, #6
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLM) != (RCC_OscInitStruct->PLL.PLLM) << RCC_PLLCFGR_PLLM_Pos) ||
 8005e94:	4293      	cmp	r3, r2
 8005e96:	d111      	bne.n	8005ebc <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U)) << RCC_PLLCFGR_PLLP_Pos) ||
 8005e98:	68fb      	ldr	r3, [r7, #12]
 8005e9a:	f403 3240 	and.w	r2, r3, #196608	@ 0x30000
 8005e9e:	687b      	ldr	r3, [r7, #4]
 8005ea0:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8005ea2:	085b      	lsrs	r3, r3, #1
 8005ea4:	3b01      	subs	r3, #1
 8005ea6:	041b      	lsls	r3, r3, #16
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos) ||
 8005ea8:	429a      	cmp	r2, r3
 8005eaa:	d107      	bne.n	8005ebc <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ) != (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)))
 8005eac:	68fb      	ldr	r3, [r7, #12]
 8005eae:	f003 6270 	and.w	r2, r3, #251658240	@ 0xf000000
 8005eb2:	687b      	ldr	r3, [r7, #4]
 8005eb4:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8005eb6:	061b      	lsls	r3, r3, #24
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U)) << RCC_PLLCFGR_PLLP_Pos) ||
 8005eb8:	429a      	cmp	r2, r3
 8005eba:	d001      	beq.n	8005ec0 <HAL_RCC_OscConfig+0x4e0>
#endif /* RCC_PLLCFGR_PLLR */
        {
          return HAL_ERROR;
 8005ebc:	2301      	movs	r3, #1
 8005ebe:	e000      	b.n	8005ec2 <HAL_RCC_OscConfig+0x4e2>
        }
      }
    }
  }
  return HAL_OK;
 8005ec0:	2300      	movs	r3, #0
}
 8005ec2:	4618      	mov	r0, r3
 8005ec4:	3718      	adds	r7, #24
 8005ec6:	46bd      	mov	sp, r7
 8005ec8:	bd80      	pop	{r7, pc}
 8005eca:	bf00      	nop
 8005ecc:	40023800 	.word	0x40023800

08005ed0 <HAL_RCC_ClockConfig>:
  *         HPRE[3:0] bits to ensure that HCLK not exceed the maximum allowed frequency
  *         (for more details refer to section above "Initialization/de-initialization functions")
  * @retval None
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(const RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 8005ed0:	b580      	push	{r7, lr}
 8005ed2:	b084      	sub	sp, #16
 8005ed4:	af00      	add	r7, sp, #0
 8005ed6:	6078      	str	r0, [r7, #4]
 8005ed8:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;

  /* Check Null pointer */
  if (RCC_ClkInitStruct == NULL)
 8005eda:	687b      	ldr	r3, [r7, #4]
 8005edc:	2b00      	cmp	r3, #0
 8005ede:	d101      	bne.n	8005ee4 <HAL_RCC_ClockConfig+0x14>
  {
    return HAL_ERROR;
 8005ee0:	2301      	movs	r3, #1
 8005ee2:	e0cc      	b.n	800607e <HAL_RCC_ClockConfig+0x1ae>
  /* To correctly read data from FLASH memory, the number of wait states (LATENCY)
    must be correctly programmed according to the frequency of the CPU clock
    (HCLK) and the supply voltage of the device. */

  /* Increasing the number of wait states because of higher CPU frequency */
  if (FLatency > __HAL_FLASH_GET_LATENCY())
 8005ee4:	4b68      	ldr	r3, [pc, #416]	@ (8006088 <HAL_RCC_ClockConfig+0x1b8>)
 8005ee6:	681b      	ldr	r3, [r3, #0]
 8005ee8:	f003 0307 	and.w	r3, r3, #7
 8005eec:	683a      	ldr	r2, [r7, #0]
 8005eee:	429a      	cmp	r2, r3
 8005ef0:	d90c      	bls.n	8005f0c <HAL_RCC_ClockConfig+0x3c>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8005ef2:	4b65      	ldr	r3, [pc, #404]	@ (8006088 <HAL_RCC_ClockConfig+0x1b8>)
 8005ef4:	683a      	ldr	r2, [r7, #0]
 8005ef6:	b2d2      	uxtb	r2, r2
 8005ef8:	701a      	strb	r2, [r3, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 8005efa:	4b63      	ldr	r3, [pc, #396]	@ (8006088 <HAL_RCC_ClockConfig+0x1b8>)
 8005efc:	681b      	ldr	r3, [r3, #0]
 8005efe:	f003 0307 	and.w	r3, r3, #7
 8005f02:	683a      	ldr	r2, [r7, #0]
 8005f04:	429a      	cmp	r2, r3
 8005f06:	d001      	beq.n	8005f0c <HAL_RCC_ClockConfig+0x3c>
    {
      return HAL_ERROR;
 8005f08:	2301      	movs	r3, #1
 8005f0a:	e0b8      	b.n	800607e <HAL_RCC_ClockConfig+0x1ae>
    }
  }

  /*-------------------------- HCLK Configuration --------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 8005f0c:	687b      	ldr	r3, [r7, #4]
 8005f0e:	681b      	ldr	r3, [r3, #0]
 8005f10:	f003 0302 	and.w	r3, r3, #2
 8005f14:	2b00      	cmp	r3, #0
 8005f16:	d020      	beq.n	8005f5a <HAL_RCC_ClockConfig+0x8a>
  {
    /* Set the highest APBx dividers in order to ensure that we do not go through
       a non-spec phase whatever we decrease or increase HCLK. */
    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8005f18:	687b      	ldr	r3, [r7, #4]
 8005f1a:	681b      	ldr	r3, [r3, #0]
 8005f1c:	f003 0304 	and.w	r3, r3, #4
 8005f20:	2b00      	cmp	r3, #0
 8005f22:	d005      	beq.n	8005f30 <HAL_RCC_ClockConfig+0x60>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_HCLK_DIV16);
 8005f24:	4b59      	ldr	r3, [pc, #356]	@ (800608c <HAL_RCC_ClockConfig+0x1bc>)
 8005f26:	689b      	ldr	r3, [r3, #8]
 8005f28:	4a58      	ldr	r2, [pc, #352]	@ (800608c <HAL_RCC_ClockConfig+0x1bc>)
 8005f2a:	f443 53e0 	orr.w	r3, r3, #7168	@ 0x1c00
 8005f2e:	6093      	str	r3, [r2, #8]
    }

    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8005f30:	687b      	ldr	r3, [r7, #4]
 8005f32:	681b      	ldr	r3, [r3, #0]
 8005f34:	f003 0308 	and.w	r3, r3, #8
 8005f38:	2b00      	cmp	r3, #0
 8005f3a:	d005      	beq.n	8005f48 <HAL_RCC_ClockConfig+0x78>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, (RCC_HCLK_DIV16 << 3));
 8005f3c:	4b53      	ldr	r3, [pc, #332]	@ (800608c <HAL_RCC_ClockConfig+0x1bc>)
 8005f3e:	689b      	ldr	r3, [r3, #8]
 8005f40:	4a52      	ldr	r2, [pc, #328]	@ (800608c <HAL_RCC_ClockConfig+0x1bc>)
 8005f42:	f443 4360 	orr.w	r3, r3, #57344	@ 0xe000
 8005f46:	6093      	str	r3, [r2, #8]
    }

    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 8005f48:	4b50      	ldr	r3, [pc, #320]	@ (800608c <HAL_RCC_ClockConfig+0x1bc>)
 8005f4a:	689b      	ldr	r3, [r3, #8]
 8005f4c:	f023 02f0 	bic.w	r2, r3, #240	@ 0xf0
 8005f50:	687b      	ldr	r3, [r7, #4]
 8005f52:	689b      	ldr	r3, [r3, #8]
 8005f54:	494d      	ldr	r1, [pc, #308]	@ (800608c <HAL_RCC_ClockConfig+0x1bc>)
 8005f56:	4313      	orrs	r3, r2
 8005f58:	608b      	str	r3, [r1, #8]
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 8005f5a:	687b      	ldr	r3, [r7, #4]
 8005f5c:	681b      	ldr	r3, [r3, #0]
 8005f5e:	f003 0301 	and.w	r3, r3, #1
 8005f62:	2b00      	cmp	r3, #0
 8005f64:	d044      	beq.n	8005ff0 <HAL_RCC_ClockConfig+0x120>
  {
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));

    /* HSE is selected as System Clock Source */
    if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 8005f66:	687b      	ldr	r3, [r7, #4]
 8005f68:	685b      	ldr	r3, [r3, #4]
 8005f6a:	2b01      	cmp	r3, #1
 8005f6c:	d107      	bne.n	8005f7e <HAL_RCC_ClockConfig+0xae>
    {
      /* Check the HSE ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8005f6e:	4b47      	ldr	r3, [pc, #284]	@ (800608c <HAL_RCC_ClockConfig+0x1bc>)
 8005f70:	681b      	ldr	r3, [r3, #0]
 8005f72:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8005f76:	2b00      	cmp	r3, #0
 8005f78:	d119      	bne.n	8005fae <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 8005f7a:	2301      	movs	r3, #1
 8005f7c:	e07f      	b.n	800607e <HAL_RCC_ClockConfig+0x1ae>
      }
    }
    /* PLL is selected as System Clock Source */
    else if ((RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)   ||
 8005f7e:	687b      	ldr	r3, [r7, #4]
 8005f80:	685b      	ldr	r3, [r3, #4]
 8005f82:	2b02      	cmp	r3, #2
 8005f84:	d003      	beq.n	8005f8e <HAL_RCC_ClockConfig+0xbe>
             (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLRCLK))
 8005f86:	687b      	ldr	r3, [r7, #4]
 8005f88:	685b      	ldr	r3, [r3, #4]
    else if ((RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)   ||
 8005f8a:	2b03      	cmp	r3, #3
 8005f8c:	d107      	bne.n	8005f9e <HAL_RCC_ClockConfig+0xce>
    {
      /* Check the PLL ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8005f8e:	4b3f      	ldr	r3, [pc, #252]	@ (800608c <HAL_RCC_ClockConfig+0x1bc>)
 8005f90:	681b      	ldr	r3, [r3, #0]
 8005f92:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8005f96:	2b00      	cmp	r3, #0
 8005f98:	d109      	bne.n	8005fae <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 8005f9a:	2301      	movs	r3, #1
 8005f9c:	e06f      	b.n	800607e <HAL_RCC_ClockConfig+0x1ae>
    }
    /* HSI is selected as System Clock Source */
    else
    {
      /* Check the HSI ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8005f9e:	4b3b      	ldr	r3, [pc, #236]	@ (800608c <HAL_RCC_ClockConfig+0x1bc>)
 8005fa0:	681b      	ldr	r3, [r3, #0]
 8005fa2:	f003 0302 	and.w	r3, r3, #2
 8005fa6:	2b00      	cmp	r3, #0
 8005fa8:	d101      	bne.n	8005fae <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 8005faa:	2301      	movs	r3, #1
 8005fac:	e067      	b.n	800607e <HAL_RCC_ClockConfig+0x1ae>
      }
    }

    __HAL_RCC_SYSCLK_CONFIG(RCC_ClkInitStruct->SYSCLKSource);
 8005fae:	4b37      	ldr	r3, [pc, #220]	@ (800608c <HAL_RCC_ClockConfig+0x1bc>)
 8005fb0:	689b      	ldr	r3, [r3, #8]
 8005fb2:	f023 0203 	bic.w	r2, r3, #3
 8005fb6:	687b      	ldr	r3, [r7, #4]
 8005fb8:	685b      	ldr	r3, [r3, #4]
 8005fba:	4934      	ldr	r1, [pc, #208]	@ (800608c <HAL_RCC_ClockConfig+0x1bc>)
 8005fbc:	4313      	orrs	r3, r2
 8005fbe:	608b      	str	r3, [r1, #8]

    /* Get Start Tick */
    tickstart = HAL_GetTick();
 8005fc0:	f7fb f9ec 	bl	800139c <HAL_GetTick>
 8005fc4:	60f8      	str	r0, [r7, #12]

    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8005fc6:	e00a      	b.n	8005fde <HAL_RCC_ClockConfig+0x10e>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 8005fc8:	f7fb f9e8 	bl	800139c <HAL_GetTick>
 8005fcc:	4602      	mov	r2, r0
 8005fce:	68fb      	ldr	r3, [r7, #12]
 8005fd0:	1ad3      	subs	r3, r2, r3
 8005fd2:	f241 3288 	movw	r2, #5000	@ 0x1388
 8005fd6:	4293      	cmp	r3, r2
 8005fd8:	d901      	bls.n	8005fde <HAL_RCC_ClockConfig+0x10e>
      {
        return HAL_TIMEOUT;
 8005fda:	2303      	movs	r3, #3
 8005fdc:	e04f      	b.n	800607e <HAL_RCC_ClockConfig+0x1ae>
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8005fde:	4b2b      	ldr	r3, [pc, #172]	@ (800608c <HAL_RCC_ClockConfig+0x1bc>)
 8005fe0:	689b      	ldr	r3, [r3, #8]
 8005fe2:	f003 020c 	and.w	r2, r3, #12
 8005fe6:	687b      	ldr	r3, [r7, #4]
 8005fe8:	685b      	ldr	r3, [r3, #4]
 8005fea:	009b      	lsls	r3, r3, #2
 8005fec:	429a      	cmp	r2, r3
 8005fee:	d1eb      	bne.n	8005fc8 <HAL_RCC_ClockConfig+0xf8>
      }
    }
  }

  /* Decreasing the number of wait states because of lower CPU frequency */
  if (FLatency < __HAL_FLASH_GET_LATENCY())
 8005ff0:	4b25      	ldr	r3, [pc, #148]	@ (8006088 <HAL_RCC_ClockConfig+0x1b8>)
 8005ff2:	681b      	ldr	r3, [r3, #0]
 8005ff4:	f003 0307 	and.w	r3, r3, #7
 8005ff8:	683a      	ldr	r2, [r7, #0]
 8005ffa:	429a      	cmp	r2, r3
 8005ffc:	d20c      	bcs.n	8006018 <HAL_RCC_ClockConfig+0x148>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8005ffe:	4b22      	ldr	r3, [pc, #136]	@ (8006088 <HAL_RCC_ClockConfig+0x1b8>)
 8006000:	683a      	ldr	r2, [r7, #0]
 8006002:	b2d2      	uxtb	r2, r2
 8006004:	701a      	strb	r2, [r3, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 8006006:	4b20      	ldr	r3, [pc, #128]	@ (8006088 <HAL_RCC_ClockConfig+0x1b8>)
 8006008:	681b      	ldr	r3, [r3, #0]
 800600a:	f003 0307 	and.w	r3, r3, #7
 800600e:	683a      	ldr	r2, [r7, #0]
 8006010:	429a      	cmp	r2, r3
 8006012:	d001      	beq.n	8006018 <HAL_RCC_ClockConfig+0x148>
    {
      return HAL_ERROR;
 8006014:	2301      	movs	r3, #1
 8006016:	e032      	b.n	800607e <HAL_RCC_ClockConfig+0x1ae>
    }
  }

  /*-------------------------- PCLK1 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8006018:	687b      	ldr	r3, [r7, #4]
 800601a:	681b      	ldr	r3, [r3, #0]
 800601c:	f003 0304 	and.w	r3, r3, #4
 8006020:	2b00      	cmp	r3, #0
 8006022:	d008      	beq.n	8006036 <HAL_RCC_ClockConfig+0x166>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 8006024:	4b19      	ldr	r3, [pc, #100]	@ (800608c <HAL_RCC_ClockConfig+0x1bc>)
 8006026:	689b      	ldr	r3, [r3, #8]
 8006028:	f423 52e0 	bic.w	r2, r3, #7168	@ 0x1c00
 800602c:	687b      	ldr	r3, [r7, #4]
 800602e:	68db      	ldr	r3, [r3, #12]
 8006030:	4916      	ldr	r1, [pc, #88]	@ (800608c <HAL_RCC_ClockConfig+0x1bc>)
 8006032:	4313      	orrs	r3, r2
 8006034:	608b      	str	r3, [r1, #8]
  }

  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8006036:	687b      	ldr	r3, [r7, #4]
 8006038:	681b      	ldr	r3, [r3, #0]
 800603a:	f003 0308 	and.w	r3, r3, #8
 800603e:	2b00      	cmp	r3, #0
 8006040:	d009      	beq.n	8006056 <HAL_RCC_ClockConfig+0x186>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB2CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3U));
 8006042:	4b12      	ldr	r3, [pc, #72]	@ (800608c <HAL_RCC_ClockConfig+0x1bc>)
 8006044:	689b      	ldr	r3, [r3, #8]
 8006046:	f423 4260 	bic.w	r2, r3, #57344	@ 0xe000
 800604a:	687b      	ldr	r3, [r7, #4]
 800604c:	691b      	ldr	r3, [r3, #16]
 800604e:	00db      	lsls	r3, r3, #3
 8006050:	490e      	ldr	r1, [pc, #56]	@ (800608c <HAL_RCC_ClockConfig+0x1bc>)
 8006052:	4313      	orrs	r3, r2
 8006054:	608b      	str	r3, [r1, #8]
  }

  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> AHBPrescTable[(RCC->CFGR & RCC_CFGR_HPRE) >> RCC_CFGR_HPRE_Pos];
 8006056:	f000 f821 	bl	800609c <HAL_RCC_GetSysClockFreq>
 800605a:	4602      	mov	r2, r0
 800605c:	4b0b      	ldr	r3, [pc, #44]	@ (800608c <HAL_RCC_ClockConfig+0x1bc>)
 800605e:	689b      	ldr	r3, [r3, #8]
 8006060:	091b      	lsrs	r3, r3, #4
 8006062:	f003 030f 	and.w	r3, r3, #15
 8006066:	490a      	ldr	r1, [pc, #40]	@ (8006090 <HAL_RCC_ClockConfig+0x1c0>)
 8006068:	5ccb      	ldrb	r3, [r1, r3]
 800606a:	fa22 f303 	lsr.w	r3, r2, r3
 800606e:	4a09      	ldr	r2, [pc, #36]	@ (8006094 <HAL_RCC_ClockConfig+0x1c4>)
 8006070:	6013      	str	r3, [r2, #0]

  /* Configure the source of time base considering new system clocks settings */
  HAL_InitTick(uwTickPrio);
 8006072:	4b09      	ldr	r3, [pc, #36]	@ (8006098 <HAL_RCC_ClockConfig+0x1c8>)
 8006074:	681b      	ldr	r3, [r3, #0]
 8006076:	4618      	mov	r0, r3
 8006078:	f7fb f94c 	bl	8001314 <HAL_InitTick>

  return HAL_OK;
 800607c:	2300      	movs	r3, #0
}
 800607e:	4618      	mov	r0, r3
 8006080:	3710      	adds	r7, #16
 8006082:	46bd      	mov	sp, r7
 8006084:	bd80      	pop	{r7, pc}
 8006086:	bf00      	nop
 8006088:	40023c00 	.word	0x40023c00
 800608c:	40023800 	.word	0x40023800
 8006090:	0800ae40 	.word	0x0800ae40
 8006094:	20000000 	.word	0x20000000
 8006098:	20000004 	.word	0x20000004

0800609c <HAL_RCC_GetSysClockFreq>:
  *
  *
  * @retval SYSCLK frequency
  */
__weak uint32_t HAL_RCC_GetSysClockFreq(void)
{
 800609c:	e92d 4fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp, lr}
 80060a0:	b094      	sub	sp, #80	@ 0x50
 80060a2:	af00      	add	r7, sp, #0
  uint32_t pllm = 0U;
 80060a4:	2300      	movs	r3, #0
 80060a6:	647b      	str	r3, [r7, #68]	@ 0x44
  uint32_t pllvco = 0U;
 80060a8:	2300      	movs	r3, #0
 80060aa:	64fb      	str	r3, [r7, #76]	@ 0x4c
  uint32_t pllp = 0U;
 80060ac:	2300      	movs	r3, #0
 80060ae:	643b      	str	r3, [r7, #64]	@ 0x40
  uint32_t sysclockfreq = 0U;
 80060b0:	2300      	movs	r3, #0
 80060b2:	64bb      	str	r3, [r7, #72]	@ 0x48

  /* Get SYSCLK source -------------------------------------------------------*/
  switch (RCC->CFGR & RCC_CFGR_SWS)
 80060b4:	4b79      	ldr	r3, [pc, #484]	@ (800629c <HAL_RCC_GetSysClockFreq+0x200>)
 80060b6:	689b      	ldr	r3, [r3, #8]
 80060b8:	f003 030c 	and.w	r3, r3, #12
 80060bc:	2b08      	cmp	r3, #8
 80060be:	d00d      	beq.n	80060dc <HAL_RCC_GetSysClockFreq+0x40>
 80060c0:	2b08      	cmp	r3, #8
 80060c2:	f200 80e1 	bhi.w	8006288 <HAL_RCC_GetSysClockFreq+0x1ec>
 80060c6:	2b00      	cmp	r3, #0
 80060c8:	d002      	beq.n	80060d0 <HAL_RCC_GetSysClockFreq+0x34>
 80060ca:	2b04      	cmp	r3, #4
 80060cc:	d003      	beq.n	80060d6 <HAL_RCC_GetSysClockFreq+0x3a>
 80060ce:	e0db      	b.n	8006288 <HAL_RCC_GetSysClockFreq+0x1ec>
  {
    case RCC_CFGR_SWS_HSI:  /* HSI used as system clock source */
    {
      sysclockfreq = HSI_VALUE;
 80060d0:	4b73      	ldr	r3, [pc, #460]	@ (80062a0 <HAL_RCC_GetSysClockFreq+0x204>)
 80060d2:	64bb      	str	r3, [r7, #72]	@ 0x48
      break;
 80060d4:	e0db      	b.n	800628e <HAL_RCC_GetSysClockFreq+0x1f2>
    }
    case RCC_CFGR_SWS_HSE:  /* HSE used as system clock  source */
    {
      sysclockfreq = HSE_VALUE;
 80060d6:	4b73      	ldr	r3, [pc, #460]	@ (80062a4 <HAL_RCC_GetSysClockFreq+0x208>)
 80060d8:	64bb      	str	r3, [r7, #72]	@ 0x48
      break;
 80060da:	e0d8      	b.n	800628e <HAL_RCC_GetSysClockFreq+0x1f2>
    }
    case RCC_CFGR_SWS_PLL:  /* PLL used as system clock  source */
    {
      /* PLL_VCO = (HSE_VALUE or HSI_VALUE / PLLM) * PLLN
      SYSCLK = PLL_VCO / PLLP */
      pllm = RCC->PLLCFGR & RCC_PLLCFGR_PLLM;
 80060dc:	4b6f      	ldr	r3, [pc, #444]	@ (800629c <HAL_RCC_GetSysClockFreq+0x200>)
 80060de:	685b      	ldr	r3, [r3, #4]
 80060e0:	f003 033f 	and.w	r3, r3, #63	@ 0x3f
 80060e4:	647b      	str	r3, [r7, #68]	@ 0x44
      if (__HAL_RCC_GET_PLL_OSCSOURCE() != RCC_PLLSOURCE_HSI)
 80060e6:	4b6d      	ldr	r3, [pc, #436]	@ (800629c <HAL_RCC_GetSysClockFreq+0x200>)
 80060e8:	685b      	ldr	r3, [r3, #4]
 80060ea:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 80060ee:	2b00      	cmp	r3, #0
 80060f0:	d063      	beq.n	80061ba <HAL_RCC_GetSysClockFreq+0x11e>
      {
        /* HSE used as PLL clock source */
        pllvco = (uint32_t)((((uint64_t) HSE_VALUE * ((uint64_t)((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 80060f2:	4b6a      	ldr	r3, [pc, #424]	@ (800629c <HAL_RCC_GetSysClockFreq+0x200>)
 80060f4:	685b      	ldr	r3, [r3, #4]
 80060f6:	099b      	lsrs	r3, r3, #6
 80060f8:	2200      	movs	r2, #0
 80060fa:	63bb      	str	r3, [r7, #56]	@ 0x38
 80060fc:	63fa      	str	r2, [r7, #60]	@ 0x3c
 80060fe:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8006100:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8006104:	633b      	str	r3, [r7, #48]	@ 0x30
 8006106:	2300      	movs	r3, #0
 8006108:	637b      	str	r3, [r7, #52]	@ 0x34
 800610a:	e9d7 450c 	ldrd	r4, r5, [r7, #48]	@ 0x30
 800610e:	4622      	mov	r2, r4
 8006110:	462b      	mov	r3, r5
 8006112:	f04f 0000 	mov.w	r0, #0
 8006116:	f04f 0100 	mov.w	r1, #0
 800611a:	0159      	lsls	r1, r3, #5
 800611c:	ea41 61d2 	orr.w	r1, r1, r2, lsr #27
 8006120:	0150      	lsls	r0, r2, #5
 8006122:	4602      	mov	r2, r0
 8006124:	460b      	mov	r3, r1
 8006126:	4621      	mov	r1, r4
 8006128:	1a51      	subs	r1, r2, r1
 800612a:	6139      	str	r1, [r7, #16]
 800612c:	4629      	mov	r1, r5
 800612e:	eb63 0301 	sbc.w	r3, r3, r1
 8006132:	617b      	str	r3, [r7, #20]
 8006134:	f04f 0200 	mov.w	r2, #0
 8006138:	f04f 0300 	mov.w	r3, #0
 800613c:	e9d7 ab04 	ldrd	sl, fp, [r7, #16]
 8006140:	4659      	mov	r1, fp
 8006142:	018b      	lsls	r3, r1, #6
 8006144:	4651      	mov	r1, sl
 8006146:	ea43 6391 	orr.w	r3, r3, r1, lsr #26
 800614a:	4651      	mov	r1, sl
 800614c:	018a      	lsls	r2, r1, #6
 800614e:	4651      	mov	r1, sl
 8006150:	ebb2 0801 	subs.w	r8, r2, r1
 8006154:	4659      	mov	r1, fp
 8006156:	eb63 0901 	sbc.w	r9, r3, r1
 800615a:	f04f 0200 	mov.w	r2, #0
 800615e:	f04f 0300 	mov.w	r3, #0
 8006162:	ea4f 03c9 	mov.w	r3, r9, lsl #3
 8006166:	ea43 7358 	orr.w	r3, r3, r8, lsr #29
 800616a:	ea4f 02c8 	mov.w	r2, r8, lsl #3
 800616e:	4690      	mov	r8, r2
 8006170:	4699      	mov	r9, r3
 8006172:	4623      	mov	r3, r4
 8006174:	eb18 0303 	adds.w	r3, r8, r3
 8006178:	60bb      	str	r3, [r7, #8]
 800617a:	462b      	mov	r3, r5
 800617c:	eb49 0303 	adc.w	r3, r9, r3
 8006180:	60fb      	str	r3, [r7, #12]
 8006182:	f04f 0200 	mov.w	r2, #0
 8006186:	f04f 0300 	mov.w	r3, #0
 800618a:	e9d7 4502 	ldrd	r4, r5, [r7, #8]
 800618e:	4629      	mov	r1, r5
 8006190:	024b      	lsls	r3, r1, #9
 8006192:	4621      	mov	r1, r4
 8006194:	ea43 53d1 	orr.w	r3, r3, r1, lsr #23
 8006198:	4621      	mov	r1, r4
 800619a:	024a      	lsls	r2, r1, #9
 800619c:	4610      	mov	r0, r2
 800619e:	4619      	mov	r1, r3
 80061a0:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 80061a2:	2200      	movs	r2, #0
 80061a4:	62bb      	str	r3, [r7, #40]	@ 0x28
 80061a6:	62fa      	str	r2, [r7, #44]	@ 0x2c
 80061a8:	e9d7 230a 	ldrd	r2, r3, [r7, #40]	@ 0x28
 80061ac:	f7fa f814 	bl	80001d8 <__aeabi_uldivmod>
 80061b0:	4602      	mov	r2, r0
 80061b2:	460b      	mov	r3, r1
 80061b4:	4613      	mov	r3, r2
 80061b6:	64fb      	str	r3, [r7, #76]	@ 0x4c
 80061b8:	e058      	b.n	800626c <HAL_RCC_GetSysClockFreq+0x1d0>
      }
      else
      {
        /* HSI used as PLL clock source */
        pllvco = (uint32_t)((((uint64_t) HSI_VALUE * ((uint64_t)((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 80061ba:	4b38      	ldr	r3, [pc, #224]	@ (800629c <HAL_RCC_GetSysClockFreq+0x200>)
 80061bc:	685b      	ldr	r3, [r3, #4]
 80061be:	099b      	lsrs	r3, r3, #6
 80061c0:	2200      	movs	r2, #0
 80061c2:	4618      	mov	r0, r3
 80061c4:	4611      	mov	r1, r2
 80061c6:	f3c0 0308 	ubfx	r3, r0, #0, #9
 80061ca:	623b      	str	r3, [r7, #32]
 80061cc:	2300      	movs	r3, #0
 80061ce:	627b      	str	r3, [r7, #36]	@ 0x24
 80061d0:	e9d7 8908 	ldrd	r8, r9, [r7, #32]
 80061d4:	4642      	mov	r2, r8
 80061d6:	464b      	mov	r3, r9
 80061d8:	f04f 0000 	mov.w	r0, #0
 80061dc:	f04f 0100 	mov.w	r1, #0
 80061e0:	0159      	lsls	r1, r3, #5
 80061e2:	ea41 61d2 	orr.w	r1, r1, r2, lsr #27
 80061e6:	0150      	lsls	r0, r2, #5
 80061e8:	4602      	mov	r2, r0
 80061ea:	460b      	mov	r3, r1
 80061ec:	4641      	mov	r1, r8
 80061ee:	ebb2 0a01 	subs.w	sl, r2, r1
 80061f2:	4649      	mov	r1, r9
 80061f4:	eb63 0b01 	sbc.w	fp, r3, r1
 80061f8:	f04f 0200 	mov.w	r2, #0
 80061fc:	f04f 0300 	mov.w	r3, #0
 8006200:	ea4f 138b 	mov.w	r3, fp, lsl #6
 8006204:	ea43 639a 	orr.w	r3, r3, sl, lsr #26
 8006208:	ea4f 128a 	mov.w	r2, sl, lsl #6
 800620c:	ebb2 040a 	subs.w	r4, r2, sl
 8006210:	eb63 050b 	sbc.w	r5, r3, fp
 8006214:	f04f 0200 	mov.w	r2, #0
 8006218:	f04f 0300 	mov.w	r3, #0
 800621c:	00eb      	lsls	r3, r5, #3
 800621e:	ea43 7354 	orr.w	r3, r3, r4, lsr #29
 8006222:	00e2      	lsls	r2, r4, #3
 8006224:	4614      	mov	r4, r2
 8006226:	461d      	mov	r5, r3
 8006228:	4643      	mov	r3, r8
 800622a:	18e3      	adds	r3, r4, r3
 800622c:	603b      	str	r3, [r7, #0]
 800622e:	464b      	mov	r3, r9
 8006230:	eb45 0303 	adc.w	r3, r5, r3
 8006234:	607b      	str	r3, [r7, #4]
 8006236:	f04f 0200 	mov.w	r2, #0
 800623a:	f04f 0300 	mov.w	r3, #0
 800623e:	e9d7 4500 	ldrd	r4, r5, [r7]
 8006242:	4629      	mov	r1, r5
 8006244:	028b      	lsls	r3, r1, #10
 8006246:	4621      	mov	r1, r4
 8006248:	ea43 5391 	orr.w	r3, r3, r1, lsr #22
 800624c:	4621      	mov	r1, r4
 800624e:	028a      	lsls	r2, r1, #10
 8006250:	4610      	mov	r0, r2
 8006252:	4619      	mov	r1, r3
 8006254:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 8006256:	2200      	movs	r2, #0
 8006258:	61bb      	str	r3, [r7, #24]
 800625a:	61fa      	str	r2, [r7, #28]
 800625c:	e9d7 2306 	ldrd	r2, r3, [r7, #24]
 8006260:	f7f9 ffba 	bl	80001d8 <__aeabi_uldivmod>
 8006264:	4602      	mov	r2, r0
 8006266:	460b      	mov	r3, r1
 8006268:	4613      	mov	r3, r2
 800626a:	64fb      	str	r3, [r7, #76]	@ 0x4c
      }
      pllp = ((((RCC->PLLCFGR & RCC_PLLCFGR_PLLP) >> RCC_PLLCFGR_PLLP_Pos) + 1U) * 2U);
 800626c:	4b0b      	ldr	r3, [pc, #44]	@ (800629c <HAL_RCC_GetSysClockFreq+0x200>)
 800626e:	685b      	ldr	r3, [r3, #4]
 8006270:	0c1b      	lsrs	r3, r3, #16
 8006272:	f003 0303 	and.w	r3, r3, #3
 8006276:	3301      	adds	r3, #1
 8006278:	005b      	lsls	r3, r3, #1
 800627a:	643b      	str	r3, [r7, #64]	@ 0x40

      sysclockfreq = pllvco / pllp;
 800627c:	6cfa      	ldr	r2, [r7, #76]	@ 0x4c
 800627e:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 8006280:	fbb2 f3f3 	udiv	r3, r2, r3
 8006284:	64bb      	str	r3, [r7, #72]	@ 0x48
      break;
 8006286:	e002      	b.n	800628e <HAL_RCC_GetSysClockFreq+0x1f2>
    }
    default:
    {
      sysclockfreq = HSI_VALUE;
 8006288:	4b05      	ldr	r3, [pc, #20]	@ (80062a0 <HAL_RCC_GetSysClockFreq+0x204>)
 800628a:	64bb      	str	r3, [r7, #72]	@ 0x48
      break;
 800628c:	bf00      	nop
    }
  }
  return sysclockfreq;
 800628e:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
}
 8006290:	4618      	mov	r0, r3
 8006292:	3750      	adds	r7, #80	@ 0x50
 8006294:	46bd      	mov	sp, r7
 8006296:	e8bd 8fb0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, sl, fp, pc}
 800629a:	bf00      	nop
 800629c:	40023800 	.word	0x40023800
 80062a0:	00f42400 	.word	0x00f42400
 80062a4:	007a1200 	.word	0x007a1200

080062a8 <HAL_RCC_GetHCLKFreq>:
  * @note   The SystemCoreClock CMSIS variable is used to store System Clock Frequency
  *         and updated within this function
  * @retval HCLK frequency
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
 80062a8:	b480      	push	{r7}
 80062aa:	af00      	add	r7, sp, #0
  return SystemCoreClock;
 80062ac:	4b03      	ldr	r3, [pc, #12]	@ (80062bc <HAL_RCC_GetHCLKFreq+0x14>)
 80062ae:	681b      	ldr	r3, [r3, #0]
}
 80062b0:	4618      	mov	r0, r3
 80062b2:	46bd      	mov	sp, r7
 80062b4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80062b8:	4770      	bx	lr
 80062ba:	bf00      	nop
 80062bc:	20000000 	.word	0x20000000

080062c0 <HAL_RCC_GetPCLK1Freq>:
  * @note   Each time PCLK1 changes, this function must be called to update the
  *         right PCLK1 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK1 frequency
  */
uint32_t HAL_RCC_GetPCLK1Freq(void)
{
 80062c0:	b580      	push	{r7, lr}
 80062c2:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE1) >> RCC_CFGR_PPRE1_Pos]);
 80062c4:	f7ff fff0 	bl	80062a8 <HAL_RCC_GetHCLKFreq>
 80062c8:	4602      	mov	r2, r0
 80062ca:	4b05      	ldr	r3, [pc, #20]	@ (80062e0 <HAL_RCC_GetPCLK1Freq+0x20>)
 80062cc:	689b      	ldr	r3, [r3, #8]
 80062ce:	0a9b      	lsrs	r3, r3, #10
 80062d0:	f003 0307 	and.w	r3, r3, #7
 80062d4:	4903      	ldr	r1, [pc, #12]	@ (80062e4 <HAL_RCC_GetPCLK1Freq+0x24>)
 80062d6:	5ccb      	ldrb	r3, [r1, r3]
 80062d8:	fa22 f303 	lsr.w	r3, r2, r3
}
 80062dc:	4618      	mov	r0, r3
 80062de:	bd80      	pop	{r7, pc}
 80062e0:	40023800 	.word	0x40023800
 80062e4:	0800ae50 	.word	0x0800ae50

080062e8 <HAL_RCCEx_PeriphCLKConfig>:
  *        domain (RTC and RCC_BDCR register expect BKPSRAM) will be reset
  *
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCCEx_PeriphCLKConfig(RCC_PeriphCLKInitTypeDef  *PeriphClkInit)
{
 80062e8:	b580      	push	{r7, lr}
 80062ea:	b086      	sub	sp, #24
 80062ec:	af00      	add	r7, sp, #0
 80062ee:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = 0U;
 80062f0:	2300      	movs	r3, #0
 80062f2:	617b      	str	r3, [r7, #20]
  uint32_t tmpreg1 = 0U;
 80062f4:	2300      	movs	r3, #0
 80062f6:	613b      	str	r3, [r7, #16]

  /* Check the parameters */
  assert_param(IS_RCC_PERIPHCLOCK(PeriphClkInit->PeriphClockSelection));

  /*---------------------------- I2S configuration ---------------------------*/
  if ((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2S) == RCC_PERIPHCLK_I2S) ||
 80062f8:	687b      	ldr	r3, [r7, #4]
 80062fa:	681b      	ldr	r3, [r3, #0]
 80062fc:	f003 0301 	and.w	r3, r3, #1
 8006300:	2b00      	cmp	r3, #0
 8006302:	d105      	bne.n	8006310 <HAL_RCCEx_PeriphCLKConfig+0x28>
      (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_PLLI2S) == RCC_PERIPHCLK_PLLI2S))
 8006304:	687b      	ldr	r3, [r7, #4]
 8006306:	681b      	ldr	r3, [r3, #0]
 8006308:	f003 0304 	and.w	r3, r3, #4
  if ((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2S) == RCC_PERIPHCLK_I2S) ||
 800630c:	2b00      	cmp	r3, #0
 800630e:	d038      	beq.n	8006382 <HAL_RCCEx_PeriphCLKConfig+0x9a>
    assert_param(IS_RCC_PLLI2SN_VALUE(PeriphClkInit->PLLI2S.PLLI2SN));
#if defined(STM32F411xE)
    assert_param(IS_RCC_PLLI2SM_VALUE(PeriphClkInit->PLLI2S.PLLI2SM));
#endif /* STM32F411xE */
    /* Disable the PLLI2S */
    __HAL_RCC_PLLI2S_DISABLE();
 8006310:	4b68      	ldr	r3, [pc, #416]	@ (80064b4 <HAL_RCCEx_PeriphCLKConfig+0x1cc>)
 8006312:	2200      	movs	r2, #0
 8006314:	601a      	str	r2, [r3, #0]
    /* Get tick */
    tickstart = HAL_GetTick();
 8006316:	f7fb f841 	bl	800139c <HAL_GetTick>
 800631a:	6178      	str	r0, [r7, #20]
    /* Wait till PLLI2S is disabled */
    while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLI2SRDY)  != RESET)
 800631c:	e008      	b.n	8006330 <HAL_RCCEx_PeriphCLKConfig+0x48>
    {
      if ((HAL_GetTick() - tickstart) > PLLI2S_TIMEOUT_VALUE)
 800631e:	f7fb f83d 	bl	800139c <HAL_GetTick>
 8006322:	4602      	mov	r2, r0
 8006324:	697b      	ldr	r3, [r7, #20]
 8006326:	1ad3      	subs	r3, r2, r3
 8006328:	2b02      	cmp	r3, #2
 800632a:	d901      	bls.n	8006330 <HAL_RCCEx_PeriphCLKConfig+0x48>
      {
        /* return in case of Timeout detected */
        return HAL_TIMEOUT;
 800632c:	2303      	movs	r3, #3
 800632e:	e0bd      	b.n	80064ac <HAL_RCCEx_PeriphCLKConfig+0x1c4>
    while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLI2SRDY)  != RESET)
 8006330:	4b61      	ldr	r3, [pc, #388]	@ (80064b8 <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 8006332:	681b      	ldr	r3, [r3, #0]
 8006334:	f003 6300 	and.w	r3, r3, #134217728	@ 0x8000000
 8006338:	2b00      	cmp	r3, #0
 800633a:	d1f0      	bne.n	800631e <HAL_RCCEx_PeriphCLKConfig+0x36>

#if defined(STM32F411xE)
    /* Configure the PLLI2S division factors */
    /* PLLI2S_VCO = f(VCO clock) = f(PLLI2S clock input) * (PLLI2SN/PLLI2SM) */
    /* I2SCLK = f(PLLI2S clock output) = f(VCO clock) / PLLI2SR */
    __HAL_RCC_PLLI2S_I2SCLK_CONFIG(PeriphClkInit->PLLI2S.PLLI2SM, PeriphClkInit->PLLI2S.PLLI2SN,
 800633c:	687b      	ldr	r3, [r7, #4]
 800633e:	685a      	ldr	r2, [r3, #4]
 8006340:	687b      	ldr	r3, [r7, #4]
 8006342:	689b      	ldr	r3, [r3, #8]
 8006344:	019b      	lsls	r3, r3, #6
 8006346:	431a      	orrs	r2, r3
 8006348:	687b      	ldr	r3, [r7, #4]
 800634a:	68db      	ldr	r3, [r3, #12]
 800634c:	071b      	lsls	r3, r3, #28
 800634e:	495a      	ldr	r1, [pc, #360]	@ (80064b8 <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 8006350:	4313      	orrs	r3, r2
 8006352:	f8c1 3084 	str.w	r3, [r1, #132]	@ 0x84
    /* I2SCLK = f(PLLI2S clock output) = f(VCO clock) / PLLI2SR */
    __HAL_RCC_PLLI2S_CONFIG(PeriphClkInit->PLLI2S.PLLI2SN, PeriphClkInit->PLLI2S.PLLI2SR);
#endif /* STM32F411xE */

    /* Enable the PLLI2S */
    __HAL_RCC_PLLI2S_ENABLE();
 8006356:	4b57      	ldr	r3, [pc, #348]	@ (80064b4 <HAL_RCCEx_PeriphCLKConfig+0x1cc>)
 8006358:	2201      	movs	r2, #1
 800635a:	601a      	str	r2, [r3, #0]
    /* Get tick */
    tickstart = HAL_GetTick();
 800635c:	f7fb f81e 	bl	800139c <HAL_GetTick>
 8006360:	6178      	str	r0, [r7, #20]
    /* Wait till PLLI2S is ready */
    while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLI2SRDY)  == RESET)
 8006362:	e008      	b.n	8006376 <HAL_RCCEx_PeriphCLKConfig+0x8e>
    {
      if ((HAL_GetTick() - tickstart) > PLLI2S_TIMEOUT_VALUE)
 8006364:	f7fb f81a 	bl	800139c <HAL_GetTick>
 8006368:	4602      	mov	r2, r0
 800636a:	697b      	ldr	r3, [r7, #20]
 800636c:	1ad3      	subs	r3, r2, r3
 800636e:	2b02      	cmp	r3, #2
 8006370:	d901      	bls.n	8006376 <HAL_RCCEx_PeriphCLKConfig+0x8e>
      {
        /* return in case of Timeout detected */
        return HAL_TIMEOUT;
 8006372:	2303      	movs	r3, #3
 8006374:	e09a      	b.n	80064ac <HAL_RCCEx_PeriphCLKConfig+0x1c4>
    while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLI2SRDY)  == RESET)
 8006376:	4b50      	ldr	r3, [pc, #320]	@ (80064b8 <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 8006378:	681b      	ldr	r3, [r3, #0]
 800637a:	f003 6300 	and.w	r3, r3, #134217728	@ 0x8000000
 800637e:	2b00      	cmp	r3, #0
 8006380:	d0f0      	beq.n	8006364 <HAL_RCCEx_PeriphCLKConfig+0x7c>
      }
    }
  }

  /*---------------------------- RTC configuration ---------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_RTC) == (RCC_PERIPHCLK_RTC))
 8006382:	687b      	ldr	r3, [r7, #4]
 8006384:	681b      	ldr	r3, [r3, #0]
 8006386:	f003 0302 	and.w	r3, r3, #2
 800638a:	2b00      	cmp	r3, #0
 800638c:	f000 8083 	beq.w	8006496 <HAL_RCCEx_PeriphCLKConfig+0x1ae>
  {
    /* Check for RTC Parameters used to output RTCCLK */
    assert_param(IS_RCC_RTCCLKSOURCE(PeriphClkInit->RTCClockSelection));

    /* Enable Power Clock*/
    __HAL_RCC_PWR_CLK_ENABLE();
 8006390:	2300      	movs	r3, #0
 8006392:	60fb      	str	r3, [r7, #12]
 8006394:	4b48      	ldr	r3, [pc, #288]	@ (80064b8 <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 8006396:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8006398:	4a47      	ldr	r2, [pc, #284]	@ (80064b8 <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 800639a:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 800639e:	6413      	str	r3, [r2, #64]	@ 0x40
 80063a0:	4b45      	ldr	r3, [pc, #276]	@ (80064b8 <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 80063a2:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80063a4:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 80063a8:	60fb      	str	r3, [r7, #12]
 80063aa:	68fb      	ldr	r3, [r7, #12]

    /* Enable write access to Backup domain */
    PWR->CR |= PWR_CR_DBP;
 80063ac:	4b43      	ldr	r3, [pc, #268]	@ (80064bc <HAL_RCCEx_PeriphCLKConfig+0x1d4>)
 80063ae:	681b      	ldr	r3, [r3, #0]
 80063b0:	4a42      	ldr	r2, [pc, #264]	@ (80064bc <HAL_RCCEx_PeriphCLKConfig+0x1d4>)
 80063b2:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 80063b6:	6013      	str	r3, [r2, #0]

    /* Get tick */
    tickstart = HAL_GetTick();
 80063b8:	f7fa fff0 	bl	800139c <HAL_GetTick>
 80063bc:	6178      	str	r0, [r7, #20]

    while ((PWR->CR & PWR_CR_DBP) == RESET)
 80063be:	e008      	b.n	80063d2 <HAL_RCCEx_PeriphCLKConfig+0xea>
    {
      if ((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 80063c0:	f7fa ffec 	bl	800139c <HAL_GetTick>
 80063c4:	4602      	mov	r2, r0
 80063c6:	697b      	ldr	r3, [r7, #20]
 80063c8:	1ad3      	subs	r3, r2, r3
 80063ca:	2b02      	cmp	r3, #2
 80063cc:	d901      	bls.n	80063d2 <HAL_RCCEx_PeriphCLKConfig+0xea>
      {
        return HAL_TIMEOUT;
 80063ce:	2303      	movs	r3, #3
 80063d0:	e06c      	b.n	80064ac <HAL_RCCEx_PeriphCLKConfig+0x1c4>
    while ((PWR->CR & PWR_CR_DBP) == RESET)
 80063d2:	4b3a      	ldr	r3, [pc, #232]	@ (80064bc <HAL_RCCEx_PeriphCLKConfig+0x1d4>)
 80063d4:	681b      	ldr	r3, [r3, #0]
 80063d6:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 80063da:	2b00      	cmp	r3, #0
 80063dc:	d0f0      	beq.n	80063c0 <HAL_RCCEx_PeriphCLKConfig+0xd8>
      }
    }
    /* Reset the Backup domain only if the RTC Clock source selection is modified from reset value */
    tmpreg1 = (RCC->BDCR & RCC_BDCR_RTCSEL);
 80063de:	4b36      	ldr	r3, [pc, #216]	@ (80064b8 <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 80063e0:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 80063e2:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 80063e6:	613b      	str	r3, [r7, #16]
    if ((tmpreg1 != 0x00000000U) && ((tmpreg1) != (PeriphClkInit->RTCClockSelection & RCC_BDCR_RTCSEL)))
 80063e8:	693b      	ldr	r3, [r7, #16]
 80063ea:	2b00      	cmp	r3, #0
 80063ec:	d02f      	beq.n	800644e <HAL_RCCEx_PeriphCLKConfig+0x166>
 80063ee:	687b      	ldr	r3, [r7, #4]
 80063f0:	691b      	ldr	r3, [r3, #16]
 80063f2:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 80063f6:	693a      	ldr	r2, [r7, #16]
 80063f8:	429a      	cmp	r2, r3
 80063fa:	d028      	beq.n	800644e <HAL_RCCEx_PeriphCLKConfig+0x166>
    {
      /* Store the content of BDCR register before the reset of Backup Domain */
      tmpreg1 = (RCC->BDCR & ~(RCC_BDCR_RTCSEL));
 80063fc:	4b2e      	ldr	r3, [pc, #184]	@ (80064b8 <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 80063fe:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8006400:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 8006404:	613b      	str	r3, [r7, #16]
      /* RTC Clock selection can be changed only if the Backup Domain is reset */
      __HAL_RCC_BACKUPRESET_FORCE();
 8006406:	4b2e      	ldr	r3, [pc, #184]	@ (80064c0 <HAL_RCCEx_PeriphCLKConfig+0x1d8>)
 8006408:	2201      	movs	r2, #1
 800640a:	601a      	str	r2, [r3, #0]
      __HAL_RCC_BACKUPRESET_RELEASE();
 800640c:	4b2c      	ldr	r3, [pc, #176]	@ (80064c0 <HAL_RCCEx_PeriphCLKConfig+0x1d8>)
 800640e:	2200      	movs	r2, #0
 8006410:	601a      	str	r2, [r3, #0]
      /* Restore the Content of BDCR register */
      RCC->BDCR = tmpreg1;
 8006412:	4a29      	ldr	r2, [pc, #164]	@ (80064b8 <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 8006414:	693b      	ldr	r3, [r7, #16]
 8006416:	6713      	str	r3, [r2, #112]	@ 0x70

      /* Wait for LSE reactivation if LSE was enable prior to Backup Domain reset */
      if (HAL_IS_BIT_SET(RCC->BDCR, RCC_BDCR_LSEON))
 8006418:	4b27      	ldr	r3, [pc, #156]	@ (80064b8 <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 800641a:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 800641c:	f003 0301 	and.w	r3, r3, #1
 8006420:	2b01      	cmp	r3, #1
 8006422:	d114      	bne.n	800644e <HAL_RCCEx_PeriphCLKConfig+0x166>
      {
        /* Get tick */
        tickstart = HAL_GetTick();
 8006424:	f7fa ffba 	bl	800139c <HAL_GetTick>
 8006428:	6178      	str	r0, [r7, #20]

        /* Wait till LSE is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 800642a:	e00a      	b.n	8006442 <HAL_RCCEx_PeriphCLKConfig+0x15a>
        {
          if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 800642c:	f7fa ffb6 	bl	800139c <HAL_GetTick>
 8006430:	4602      	mov	r2, r0
 8006432:	697b      	ldr	r3, [r7, #20]
 8006434:	1ad3      	subs	r3, r2, r3
 8006436:	f241 3288 	movw	r2, #5000	@ 0x1388
 800643a:	4293      	cmp	r3, r2
 800643c:	d901      	bls.n	8006442 <HAL_RCCEx_PeriphCLKConfig+0x15a>
          {
            return HAL_TIMEOUT;
 800643e:	2303      	movs	r3, #3
 8006440:	e034      	b.n	80064ac <HAL_RCCEx_PeriphCLKConfig+0x1c4>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8006442:	4b1d      	ldr	r3, [pc, #116]	@ (80064b8 <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 8006444:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8006446:	f003 0302 	and.w	r3, r3, #2
 800644a:	2b00      	cmp	r3, #0
 800644c:	d0ee      	beq.n	800642c <HAL_RCCEx_PeriphCLKConfig+0x144>
          }
        }
      }
    }
    __HAL_RCC_RTC_CONFIG(PeriphClkInit->RTCClockSelection);
 800644e:	687b      	ldr	r3, [r7, #4]
 8006450:	691b      	ldr	r3, [r3, #16]
 8006452:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 8006456:	f5b3 7f40 	cmp.w	r3, #768	@ 0x300
 800645a:	d10d      	bne.n	8006478 <HAL_RCCEx_PeriphCLKConfig+0x190>
 800645c:	4b16      	ldr	r3, [pc, #88]	@ (80064b8 <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 800645e:	689b      	ldr	r3, [r3, #8]
 8006460:	f423 12f8 	bic.w	r2, r3, #2031616	@ 0x1f0000
 8006464:	687b      	ldr	r3, [r7, #4]
 8006466:	691b      	ldr	r3, [r3, #16]
 8006468:	f023 4370 	bic.w	r3, r3, #4026531840	@ 0xf0000000
 800646c:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 8006470:	4911      	ldr	r1, [pc, #68]	@ (80064b8 <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 8006472:	4313      	orrs	r3, r2
 8006474:	608b      	str	r3, [r1, #8]
 8006476:	e005      	b.n	8006484 <HAL_RCCEx_PeriphCLKConfig+0x19c>
 8006478:	4b0f      	ldr	r3, [pc, #60]	@ (80064b8 <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 800647a:	689b      	ldr	r3, [r3, #8]
 800647c:	4a0e      	ldr	r2, [pc, #56]	@ (80064b8 <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 800647e:	f423 13f8 	bic.w	r3, r3, #2031616	@ 0x1f0000
 8006482:	6093      	str	r3, [r2, #8]
 8006484:	4b0c      	ldr	r3, [pc, #48]	@ (80064b8 <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 8006486:	6f1a      	ldr	r2, [r3, #112]	@ 0x70
 8006488:	687b      	ldr	r3, [r7, #4]
 800648a:	691b      	ldr	r3, [r3, #16]
 800648c:	f3c3 030b 	ubfx	r3, r3, #0, #12
 8006490:	4909      	ldr	r1, [pc, #36]	@ (80064b8 <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 8006492:	4313      	orrs	r3, r2
 8006494:	670b      	str	r3, [r1, #112]	@ 0x70
  }
#if defined(STM32F401xC) || defined(STM32F401xE) || defined(STM32F411xE)
  /*---------------------------- TIM configuration ---------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_TIM) == (RCC_PERIPHCLK_TIM))
 8006496:	687b      	ldr	r3, [r7, #4]
 8006498:	681b      	ldr	r3, [r3, #0]
 800649a:	f003 0308 	and.w	r3, r3, #8
 800649e:	2b00      	cmp	r3, #0
 80064a0:	d003      	beq.n	80064aa <HAL_RCCEx_PeriphCLKConfig+0x1c2>
  {
    __HAL_RCC_TIMCLKPRESCALER(PeriphClkInit->TIMPresSelection);
 80064a2:	687b      	ldr	r3, [r7, #4]
 80064a4:	7d1a      	ldrb	r2, [r3, #20]
 80064a6:	4b07      	ldr	r3, [pc, #28]	@ (80064c4 <HAL_RCCEx_PeriphCLKConfig+0x1dc>)
 80064a8:	601a      	str	r2, [r3, #0]
  }
#endif /* STM32F401xC || STM32F401xE || STM32F411xE */
  return HAL_OK;
 80064aa:	2300      	movs	r3, #0
}
 80064ac:	4618      	mov	r0, r3
 80064ae:	3718      	adds	r7, #24
 80064b0:	46bd      	mov	sp, r7
 80064b2:	bd80      	pop	{r7, pc}
 80064b4:	42470068 	.word	0x42470068
 80064b8:	40023800 	.word	0x40023800
 80064bc:	40007000 	.word	0x40007000
 80064c0:	42470e40 	.word	0x42470e40
 80064c4:	424711e0 	.word	0x424711e0

080064c8 <HAL_RCCEx_GetPeriphCLKFreq>:
  *         This parameter can be one of the following values:
  *            @arg RCC_PERIPHCLK_I2S: I2S peripheral clock
  * @retval Frequency in KHz
  */
uint32_t HAL_RCCEx_GetPeriphCLKFreq(uint32_t PeriphClk)
{
 80064c8:	b480      	push	{r7}
 80064ca:	b087      	sub	sp, #28
 80064cc:	af00      	add	r7, sp, #0
 80064ce:	6078      	str	r0, [r7, #4]
  /* This variable used to store the I2S clock frequency (value in Hz) */
  uint32_t frequency = 0U;
 80064d0:	2300      	movs	r3, #0
 80064d2:	617b      	str	r3, [r7, #20]
  /* This variable used to store the VCO Input (value in Hz) */
  uint32_t vcoinput = 0U;
 80064d4:	2300      	movs	r3, #0
 80064d6:	613b      	str	r3, [r7, #16]
  uint32_t srcclk = 0U;
 80064d8:	2300      	movs	r3, #0
 80064da:	60fb      	str	r3, [r7, #12]
  /* This variable used to store the VCO Output (value in Hz) */
  uint32_t vcooutput = 0U;
 80064dc:	2300      	movs	r3, #0
 80064de:	60bb      	str	r3, [r7, #8]
  switch (PeriphClk)
 80064e0:	687b      	ldr	r3, [r7, #4]
 80064e2:	2b01      	cmp	r3, #1
 80064e4:	d141      	bne.n	800656a <HAL_RCCEx_GetPeriphCLKFreq+0xa2>
  {
    case RCC_PERIPHCLK_I2S:
    {
      /* Get the current I2S source */
      srcclk = __HAL_RCC_GET_I2S_SOURCE();
 80064e6:	4b25      	ldr	r3, [pc, #148]	@ (800657c <HAL_RCCEx_GetPeriphCLKFreq+0xb4>)
 80064e8:	689b      	ldr	r3, [r3, #8]
 80064ea:	f403 0300 	and.w	r3, r3, #8388608	@ 0x800000
 80064ee:	60fb      	str	r3, [r7, #12]
      switch (srcclk)
 80064f0:	68fb      	ldr	r3, [r7, #12]
 80064f2:	2b00      	cmp	r3, #0
 80064f4:	d006      	beq.n	8006504 <HAL_RCCEx_GetPeriphCLKFreq+0x3c>
 80064f6:	68fb      	ldr	r3, [r7, #12]
 80064f8:	f5b3 0f00 	cmp.w	r3, #8388608	@ 0x800000
 80064fc:	d131      	bne.n	8006562 <HAL_RCCEx_GetPeriphCLKFreq+0x9a>
      {
        /* Check if I2S clock selection is External clock mapped on the I2S_CKIN pin used as I2S clock */
        case RCC_I2SCLKSOURCE_EXT:
        {
          /* Set the I2S clock to the external clock  value */
          frequency = EXTERNAL_CLOCK_VALUE;
 80064fe:	4b20      	ldr	r3, [pc, #128]	@ (8006580 <HAL_RCCEx_GetPeriphCLKFreq+0xb8>)
 8006500:	617b      	str	r3, [r7, #20]
          break;
 8006502:	e031      	b.n	8006568 <HAL_RCCEx_GetPeriphCLKFreq+0xa0>
        case RCC_I2SCLKSOURCE_PLLI2S:
        {
#if defined(STM32F411xE)
          /* Configure the PLLI2S division factor */
          /* PLLI2S_VCO Input  = PLL_SOURCE/PLLI2SM */
          if ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLSOURCE_HSE)
 8006504:	4b1d      	ldr	r3, [pc, #116]	@ (800657c <HAL_RCCEx_GetPeriphCLKFreq+0xb4>)
 8006506:	685b      	ldr	r3, [r3, #4]
 8006508:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 800650c:	f5b3 0f80 	cmp.w	r3, #4194304	@ 0x400000
 8006510:	d109      	bne.n	8006526 <HAL_RCCEx_GetPeriphCLKFreq+0x5e>
          {
            /* Get the I2S source clock value */
            vcoinput = (uint32_t)(HSE_VALUE / (uint32_t)(RCC->PLLI2SCFGR & RCC_PLLI2SCFGR_PLLI2SM));
 8006512:	4b1a      	ldr	r3, [pc, #104]	@ (800657c <HAL_RCCEx_GetPeriphCLKFreq+0xb4>)
 8006514:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 8006518:	f003 033f 	and.w	r3, r3, #63	@ 0x3f
 800651c:	4a19      	ldr	r2, [pc, #100]	@ (8006584 <HAL_RCCEx_GetPeriphCLKFreq+0xbc>)
 800651e:	fbb2 f3f3 	udiv	r3, r2, r3
 8006522:	613b      	str	r3, [r7, #16]
 8006524:	e008      	b.n	8006538 <HAL_RCCEx_GetPeriphCLKFreq+0x70>
          }
          else
          {
            /* Get the I2S source clock value */
            vcoinput = (uint32_t)(HSI_VALUE / (uint32_t)(RCC->PLLI2SCFGR & RCC_PLLI2SCFGR_PLLI2SM));
 8006526:	4b15      	ldr	r3, [pc, #84]	@ (800657c <HAL_RCCEx_GetPeriphCLKFreq+0xb4>)
 8006528:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 800652c:	f003 033f 	and.w	r3, r3, #63	@ 0x3f
 8006530:	4a15      	ldr	r2, [pc, #84]	@ (8006588 <HAL_RCCEx_GetPeriphCLKFreq+0xc0>)
 8006532:	fbb2 f3f3 	udiv	r3, r2, r3
 8006536:	613b      	str	r3, [r7, #16]
            /* Get the I2S source clock value */
            vcoinput = (uint32_t)(HSI_VALUE / (uint32_t)(RCC->PLLCFGR & RCC_PLLCFGR_PLLM));
          }
#endif /* STM32F411xE */
          /* PLLI2S_VCO Output = PLLI2S_VCO Input * PLLI2SN */
          vcooutput = (uint32_t)(vcoinput * (((RCC->PLLI2SCFGR & RCC_PLLI2SCFGR_PLLI2SN) >> 6U) & (RCC_PLLI2SCFGR_PLLI2SN >> 6U)));
 8006538:	4b10      	ldr	r3, [pc, #64]	@ (800657c <HAL_RCCEx_GetPeriphCLKFreq+0xb4>)
 800653a:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 800653e:	099b      	lsrs	r3, r3, #6
 8006540:	f3c3 0208 	ubfx	r2, r3, #0, #9
 8006544:	693b      	ldr	r3, [r7, #16]
 8006546:	fb02 f303 	mul.w	r3, r2, r3
 800654a:	60bb      	str	r3, [r7, #8]
          /* I2S_CLK = PLLI2S_VCO Output/PLLI2SR */
          frequency = (uint32_t)(vcooutput / (((RCC->PLLI2SCFGR & RCC_PLLI2SCFGR_PLLI2SR) >> 28U) & (RCC_PLLI2SCFGR_PLLI2SR >> 28U)));
 800654c:	4b0b      	ldr	r3, [pc, #44]	@ (800657c <HAL_RCCEx_GetPeriphCLKFreq+0xb4>)
 800654e:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 8006552:	0f1b      	lsrs	r3, r3, #28
 8006554:	f003 0307 	and.w	r3, r3, #7
 8006558:	68ba      	ldr	r2, [r7, #8]
 800655a:	fbb2 f3f3 	udiv	r3, r2, r3
 800655e:	617b      	str	r3, [r7, #20]
          break;
 8006560:	e002      	b.n	8006568 <HAL_RCCEx_GetPeriphCLKFreq+0xa0>
        }
        /* Clock not enabled for I2S*/
        default:
        {
          frequency = 0U;
 8006562:	2300      	movs	r3, #0
 8006564:	617b      	str	r3, [r7, #20]
          break;
 8006566:	bf00      	nop
        }
      }
      break;
 8006568:	e000      	b.n	800656c <HAL_RCCEx_GetPeriphCLKFreq+0xa4>
    }
    default:
    {
      break;
 800656a:	bf00      	nop
    }
  }
  return frequency;
 800656c:	697b      	ldr	r3, [r7, #20]
}
 800656e:	4618      	mov	r0, r3
 8006570:	371c      	adds	r7, #28
 8006572:	46bd      	mov	sp, r7
 8006574:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006578:	4770      	bx	lr
 800657a:	bf00      	nop
 800657c:	40023800 	.word	0x40023800
 8006580:	00bb8000 	.word	0x00bb8000
 8006584:	007a1200 	.word	0x007a1200
 8006588:	00f42400 	.word	0x00f42400

0800658c <HAL_SPI_Init>:
  * @param  hspi pointer to a SPI_HandleTypeDef structure that contains
  *               the configuration information for SPI module.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_Init(SPI_HandleTypeDef *hspi)
{
 800658c:	b580      	push	{r7, lr}
 800658e:	b082      	sub	sp, #8
 8006590:	af00      	add	r7, sp, #0
 8006592:	6078      	str	r0, [r7, #4]
  /* Check the SPI handle allocation */
  if (hspi == NULL)
 8006594:	687b      	ldr	r3, [r7, #4]
 8006596:	2b00      	cmp	r3, #0
 8006598:	d101      	bne.n	800659e <HAL_SPI_Init+0x12>
  {
    return HAL_ERROR;
 800659a:	2301      	movs	r3, #1
 800659c:	e07b      	b.n	8006696 <HAL_SPI_Init+0x10a>
  assert_param(IS_SPI_DATASIZE(hspi->Init.DataSize));
  assert_param(IS_SPI_NSS(hspi->Init.NSS));
  assert_param(IS_SPI_BAUDRATE_PRESCALER(hspi->Init.BaudRatePrescaler));
  assert_param(IS_SPI_FIRST_BIT(hspi->Init.FirstBit));
  assert_param(IS_SPI_TIMODE(hspi->Init.TIMode));
  if (hspi->Init.TIMode == SPI_TIMODE_DISABLE)
 800659e:	687b      	ldr	r3, [r7, #4]
 80065a0:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80065a2:	2b00      	cmp	r3, #0
 80065a4:	d108      	bne.n	80065b8 <HAL_SPI_Init+0x2c>
  {
    assert_param(IS_SPI_CPOL(hspi->Init.CLKPolarity));
    assert_param(IS_SPI_CPHA(hspi->Init.CLKPhase));

    if (hspi->Init.Mode == SPI_MODE_MASTER)
 80065a6:	687b      	ldr	r3, [r7, #4]
 80065a8:	685b      	ldr	r3, [r3, #4]
 80065aa:	f5b3 7f82 	cmp.w	r3, #260	@ 0x104
 80065ae:	d009      	beq.n	80065c4 <HAL_SPI_Init+0x38>
      assert_param(IS_SPI_BAUDRATE_PRESCALER(hspi->Init.BaudRatePrescaler));
    }
    else
    {
      /* Baudrate prescaler not use in Motoraola Slave mode. force to default value */
      hspi->Init.BaudRatePrescaler = SPI_BAUDRATEPRESCALER_2;
 80065b0:	687b      	ldr	r3, [r7, #4]
 80065b2:	2200      	movs	r2, #0
 80065b4:	61da      	str	r2, [r3, #28]
 80065b6:	e005      	b.n	80065c4 <HAL_SPI_Init+0x38>
  else
  {
    assert_param(IS_SPI_BAUDRATE_PRESCALER(hspi->Init.BaudRatePrescaler));

    /* Force polarity and phase to TI protocaol requirements */
    hspi->Init.CLKPolarity = SPI_POLARITY_LOW;
 80065b8:	687b      	ldr	r3, [r7, #4]
 80065ba:	2200      	movs	r2, #0
 80065bc:	611a      	str	r2, [r3, #16]
    hspi->Init.CLKPhase    = SPI_PHASE_1EDGE;
 80065be:	687b      	ldr	r3, [r7, #4]
 80065c0:	2200      	movs	r2, #0
 80065c2:	615a      	str	r2, [r3, #20]
  if (hspi->Init.CRCCalculation == SPI_CRCCALCULATION_ENABLE)
  {
    assert_param(IS_SPI_CRC_POLYNOMIAL(hspi->Init.CRCPolynomial));
  }
#else
  hspi->Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 80065c4:	687b      	ldr	r3, [r7, #4]
 80065c6:	2200      	movs	r2, #0
 80065c8:	629a      	str	r2, [r3, #40]	@ 0x28
#endif /* USE_SPI_CRC */

  if (hspi->State == HAL_SPI_STATE_RESET)
 80065ca:	687b      	ldr	r3, [r7, #4]
 80065cc:	f893 3051 	ldrb.w	r3, [r3, #81]	@ 0x51
 80065d0:	b2db      	uxtb	r3, r3
 80065d2:	2b00      	cmp	r3, #0
 80065d4:	d106      	bne.n	80065e4 <HAL_SPI_Init+0x58>
  {
    /* Allocate lock resource and initialize it */
    hspi->Lock = HAL_UNLOCKED;
 80065d6:	687b      	ldr	r3, [r7, #4]
 80065d8:	2200      	movs	r2, #0
 80065da:	f883 2050 	strb.w	r2, [r3, #80]	@ 0x50

    /* Init the low level hardware : GPIO, CLOCK, NVIC... */
    hspi->MspInitCallback(hspi);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC... */
    HAL_SPI_MspInit(hspi);
 80065de:	6878      	ldr	r0, [r7, #4]
 80065e0:	f7fa fd12 	bl	8001008 <HAL_SPI_MspInit>
#endif /* USE_HAL_SPI_REGISTER_CALLBACKS */
  }

  hspi->State = HAL_SPI_STATE_BUSY;
 80065e4:	687b      	ldr	r3, [r7, #4]
 80065e6:	2202      	movs	r2, #2
 80065e8:	f883 2051 	strb.w	r2, [r3, #81]	@ 0x51

  /* Disable the selected SPI peripheral */
  __HAL_SPI_DISABLE(hspi);
 80065ec:	687b      	ldr	r3, [r7, #4]
 80065ee:	681b      	ldr	r3, [r3, #0]
 80065f0:	681a      	ldr	r2, [r3, #0]
 80065f2:	687b      	ldr	r3, [r7, #4]
 80065f4:	681b      	ldr	r3, [r3, #0]
 80065f6:	f022 0240 	bic.w	r2, r2, #64	@ 0x40
 80065fa:	601a      	str	r2, [r3, #0]

  /*----------------------- SPIx CR1 & CR2 Configuration ---------------------*/
  /* Configure : SPI Mode, Communication Mode, Data size, Clock polarity and phase, NSS management,
  Communication speed, First bit and CRC calculation state */
  WRITE_REG(hspi->Instance->CR1, ((hspi->Init.Mode & (SPI_CR1_MSTR | SPI_CR1_SSI)) |
 80065fc:	687b      	ldr	r3, [r7, #4]
 80065fe:	685b      	ldr	r3, [r3, #4]
 8006600:	f403 7282 	and.w	r2, r3, #260	@ 0x104
 8006604:	687b      	ldr	r3, [r7, #4]
 8006606:	689b      	ldr	r3, [r3, #8]
 8006608:	f403 4304 	and.w	r3, r3, #33792	@ 0x8400
 800660c:	431a      	orrs	r2, r3
 800660e:	687b      	ldr	r3, [r7, #4]
 8006610:	68db      	ldr	r3, [r3, #12]
 8006612:	f403 6300 	and.w	r3, r3, #2048	@ 0x800
 8006616:	431a      	orrs	r2, r3
 8006618:	687b      	ldr	r3, [r7, #4]
 800661a:	691b      	ldr	r3, [r3, #16]
 800661c:	f003 0302 	and.w	r3, r3, #2
 8006620:	431a      	orrs	r2, r3
 8006622:	687b      	ldr	r3, [r7, #4]
 8006624:	695b      	ldr	r3, [r3, #20]
 8006626:	f003 0301 	and.w	r3, r3, #1
 800662a:	431a      	orrs	r2, r3
 800662c:	687b      	ldr	r3, [r7, #4]
 800662e:	699b      	ldr	r3, [r3, #24]
 8006630:	f403 7300 	and.w	r3, r3, #512	@ 0x200
 8006634:	431a      	orrs	r2, r3
 8006636:	687b      	ldr	r3, [r7, #4]
 8006638:	69db      	ldr	r3, [r3, #28]
 800663a:	f003 0338 	and.w	r3, r3, #56	@ 0x38
 800663e:	431a      	orrs	r2, r3
 8006640:	687b      	ldr	r3, [r7, #4]
 8006642:	6a1b      	ldr	r3, [r3, #32]
 8006644:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8006648:	ea42 0103 	orr.w	r1, r2, r3
 800664c:	687b      	ldr	r3, [r7, #4]
 800664e:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8006650:	f403 5200 	and.w	r2, r3, #8192	@ 0x2000
 8006654:	687b      	ldr	r3, [r7, #4]
 8006656:	681b      	ldr	r3, [r3, #0]
 8006658:	430a      	orrs	r2, r1
 800665a:	601a      	str	r2, [r3, #0]
                                  (hspi->Init.BaudRatePrescaler & SPI_CR1_BR_Msk) |
                                  (hspi->Init.FirstBit  & SPI_CR1_LSBFIRST) |
                                  (hspi->Init.CRCCalculation & SPI_CR1_CRCEN)));

  /* Configure : NSS management, TI Mode */
  WRITE_REG(hspi->Instance->CR2, (((hspi->Init.NSS >> 16U) & SPI_CR2_SSOE) | (hspi->Init.TIMode & SPI_CR2_FRF)));
 800665c:	687b      	ldr	r3, [r7, #4]
 800665e:	699b      	ldr	r3, [r3, #24]
 8006660:	0c1b      	lsrs	r3, r3, #16
 8006662:	f003 0104 	and.w	r1, r3, #4
 8006666:	687b      	ldr	r3, [r7, #4]
 8006668:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800666a:	f003 0210 	and.w	r2, r3, #16
 800666e:	687b      	ldr	r3, [r7, #4]
 8006670:	681b      	ldr	r3, [r3, #0]
 8006672:	430a      	orrs	r2, r1
 8006674:	605a      	str	r2, [r3, #4]
  }
#endif /* USE_SPI_CRC */

#if defined(SPI_I2SCFGR_I2SMOD)
  /* Activate the SPI mode (Make sure that I2SMOD bit in I2SCFGR register is reset) */
  CLEAR_BIT(hspi->Instance->I2SCFGR, SPI_I2SCFGR_I2SMOD);
 8006676:	687b      	ldr	r3, [r7, #4]
 8006678:	681b      	ldr	r3, [r3, #0]
 800667a:	69da      	ldr	r2, [r3, #28]
 800667c:	687b      	ldr	r3, [r7, #4]
 800667e:	681b      	ldr	r3, [r3, #0]
 8006680:	f422 6200 	bic.w	r2, r2, #2048	@ 0x800
 8006684:	61da      	str	r2, [r3, #28]
#endif /* SPI_I2SCFGR_I2SMOD */

  hspi->ErrorCode = HAL_SPI_ERROR_NONE;
 8006686:	687b      	ldr	r3, [r7, #4]
 8006688:	2200      	movs	r2, #0
 800668a:	655a      	str	r2, [r3, #84]	@ 0x54
  hspi->State     = HAL_SPI_STATE_READY;
 800668c:	687b      	ldr	r3, [r7, #4]
 800668e:	2201      	movs	r2, #1
 8006690:	f883 2051 	strb.w	r2, [r3, #81]	@ 0x51

  return HAL_OK;
 8006694:	2300      	movs	r3, #0
}
 8006696:	4618      	mov	r0, r3
 8006698:	3708      	adds	r7, #8
 800669a:	46bd      	mov	sp, r7
 800669c:	bd80      	pop	{r7, pc}

0800669e <HAL_TIM_Base_Init>:
  *         Ex: call @ref HAL_TIM_Base_DeInit() before HAL_TIM_Base_Init()
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Init(TIM_HandleTypeDef *htim)
{
 800669e:	b580      	push	{r7, lr}
 80066a0:	b082      	sub	sp, #8
 80066a2:	af00      	add	r7, sp, #0
 80066a4:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 80066a6:	687b      	ldr	r3, [r7, #4]
 80066a8:	2b00      	cmp	r3, #0
 80066aa:	d101      	bne.n	80066b0 <HAL_TIM_Base_Init+0x12>
  {
    return HAL_ERROR;
 80066ac:	2301      	movs	r3, #1
 80066ae:	e041      	b.n	8006734 <HAL_TIM_Base_Init+0x96>
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_PERIOD(htim, htim->Init.Period));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 80066b0:	687b      	ldr	r3, [r7, #4]
 80066b2:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 80066b6:	b2db      	uxtb	r3, r3
 80066b8:	2b00      	cmp	r3, #0
 80066ba:	d106      	bne.n	80066ca <HAL_TIM_Base_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 80066bc:	687b      	ldr	r3, [r7, #4]
 80066be:	2200      	movs	r2, #0
 80066c0:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->Base_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    HAL_TIM_Base_MspInit(htim);
 80066c4:	6878      	ldr	r0, [r7, #4]
 80066c6:	f7fa fce7 	bl	8001098 <HAL_TIM_Base_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 80066ca:	687b      	ldr	r3, [r7, #4]
 80066cc:	2202      	movs	r2, #2
 80066ce:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Set the Time Base configuration */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 80066d2:	687b      	ldr	r3, [r7, #4]
 80066d4:	681a      	ldr	r2, [r3, #0]
 80066d6:	687b      	ldr	r3, [r7, #4]
 80066d8:	3304      	adds	r3, #4
 80066da:	4619      	mov	r1, r3
 80066dc:	4610      	mov	r0, r2
 80066de:	f000 fac1 	bl	8006c64 <TIM_Base_SetConfig>

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 80066e2:	687b      	ldr	r3, [r7, #4]
 80066e4:	2201      	movs	r2, #1
 80066e6:	f883 2046 	strb.w	r2, [r3, #70]	@ 0x46

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 80066ea:	687b      	ldr	r3, [r7, #4]
 80066ec:	2201      	movs	r2, #1
 80066ee:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
 80066f2:	687b      	ldr	r3, [r7, #4]
 80066f4:	2201      	movs	r2, #1
 80066f6:	f883 203f 	strb.w	r2, [r3, #63]	@ 0x3f
 80066fa:	687b      	ldr	r3, [r7, #4]
 80066fc:	2201      	movs	r2, #1
 80066fe:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
 8006702:	687b      	ldr	r3, [r7, #4]
 8006704:	2201      	movs	r2, #1
 8006706:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 800670a:	687b      	ldr	r3, [r7, #4]
 800670c:	2201      	movs	r2, #1
 800670e:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
 8006712:	687b      	ldr	r3, [r7, #4]
 8006714:	2201      	movs	r2, #1
 8006716:	f883 2043 	strb.w	r2, [r3, #67]	@ 0x43
 800671a:	687b      	ldr	r3, [r7, #4]
 800671c:	2201      	movs	r2, #1
 800671e:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
 8006722:	687b      	ldr	r3, [r7, #4]
 8006724:	2201      	movs	r2, #1
 8006726:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 800672a:	687b      	ldr	r3, [r7, #4]
 800672c:	2201      	movs	r2, #1
 800672e:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  return HAL_OK;
 8006732:	2300      	movs	r3, #0
}
 8006734:	4618      	mov	r0, r3
 8006736:	3708      	adds	r7, #8
 8006738:	46bd      	mov	sp, r7
 800673a:	bd80      	pop	{r7, pc}

0800673c <HAL_TIM_PWM_Init>:
  *         Ex: call @ref HAL_TIM_PWM_DeInit() before HAL_TIM_PWM_Init()
  * @param  htim TIM PWM handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_Init(TIM_HandleTypeDef *htim)
{
 800673c:	b580      	push	{r7, lr}
 800673e:	b082      	sub	sp, #8
 8006740:	af00      	add	r7, sp, #0
 8006742:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 8006744:	687b      	ldr	r3, [r7, #4]
 8006746:	2b00      	cmp	r3, #0
 8006748:	d101      	bne.n	800674e <HAL_TIM_PWM_Init+0x12>
  {
    return HAL_ERROR;
 800674a:	2301      	movs	r3, #1
 800674c:	e041      	b.n	80067d2 <HAL_TIM_PWM_Init+0x96>
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_PERIOD(htim, htim->Init.Period));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 800674e:	687b      	ldr	r3, [r7, #4]
 8006750:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 8006754:	b2db      	uxtb	r3, r3
 8006756:	2b00      	cmp	r3, #0
 8006758:	d106      	bne.n	8006768 <HAL_TIM_PWM_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 800675a:	687b      	ldr	r3, [r7, #4]
 800675c:	2200      	movs	r2, #0
 800675e:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->PWM_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC and DMA */
    HAL_TIM_PWM_MspInit(htim);
 8006762:	6878      	ldr	r0, [r7, #4]
 8006764:	f000 f839 	bl	80067da <HAL_TIM_PWM_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8006768:	687b      	ldr	r3, [r7, #4]
 800676a:	2202      	movs	r2, #2
 800676c:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Init the base time for the PWM */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 8006770:	687b      	ldr	r3, [r7, #4]
 8006772:	681a      	ldr	r2, [r3, #0]
 8006774:	687b      	ldr	r3, [r7, #4]
 8006776:	3304      	adds	r3, #4
 8006778:	4619      	mov	r1, r3
 800677a:	4610      	mov	r0, r2
 800677c:	f000 fa72 	bl	8006c64 <TIM_Base_SetConfig>

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 8006780:	687b      	ldr	r3, [r7, #4]
 8006782:	2201      	movs	r2, #1
 8006784:	f883 2046 	strb.w	r2, [r3, #70]	@ 0x46

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8006788:	687b      	ldr	r3, [r7, #4]
 800678a:	2201      	movs	r2, #1
 800678c:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
 8006790:	687b      	ldr	r3, [r7, #4]
 8006792:	2201      	movs	r2, #1
 8006794:	f883 203f 	strb.w	r2, [r3, #63]	@ 0x3f
 8006798:	687b      	ldr	r3, [r7, #4]
 800679a:	2201      	movs	r2, #1
 800679c:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
 80067a0:	687b      	ldr	r3, [r7, #4]
 80067a2:	2201      	movs	r2, #1
 80067a4:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 80067a8:	687b      	ldr	r3, [r7, #4]
 80067aa:	2201      	movs	r2, #1
 80067ac:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
 80067b0:	687b      	ldr	r3, [r7, #4]
 80067b2:	2201      	movs	r2, #1
 80067b4:	f883 2043 	strb.w	r2, [r3, #67]	@ 0x43
 80067b8:	687b      	ldr	r3, [r7, #4]
 80067ba:	2201      	movs	r2, #1
 80067bc:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
 80067c0:	687b      	ldr	r3, [r7, #4]
 80067c2:	2201      	movs	r2, #1
 80067c4:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 80067c8:	687b      	ldr	r3, [r7, #4]
 80067ca:	2201      	movs	r2, #1
 80067cc:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  return HAL_OK;
 80067d0:	2300      	movs	r3, #0
}
 80067d2:	4618      	mov	r0, r3
 80067d4:	3708      	adds	r7, #8
 80067d6:	46bd      	mov	sp, r7
 80067d8:	bd80      	pop	{r7, pc}

080067da <HAL_TIM_PWM_MspInit>:
  * @brief  Initializes the TIM PWM MSP.
  * @param  htim TIM PWM handle
  * @retval None
  */
__weak void HAL_TIM_PWM_MspInit(TIM_HandleTypeDef *htim)
{
 80067da:	b480      	push	{r7}
 80067dc:	b083      	sub	sp, #12
 80067de:	af00      	add	r7, sp, #0
 80067e0:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_PWM_MspInit could be implemented in the user file
   */
}
 80067e2:	bf00      	nop
 80067e4:	370c      	adds	r7, #12
 80067e6:	46bd      	mov	sp, r7
 80067e8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80067ec:	4770      	bx	lr
	...

080067f0 <HAL_TIM_PWM_Start>:
  *            @arg TIM_CHANNEL_3: TIM Channel 3 selected
  *            @arg TIM_CHANNEL_4: TIM Channel 4 selected
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_Start(TIM_HandleTypeDef *htim, uint32_t Channel)
{
 80067f0:	b580      	push	{r7, lr}
 80067f2:	b084      	sub	sp, #16
 80067f4:	af00      	add	r7, sp, #0
 80067f6:	6078      	str	r0, [r7, #4]
 80067f8:	6039      	str	r1, [r7, #0]

  /* Check the parameters */
  assert_param(IS_TIM_CCX_INSTANCE(htim->Instance, Channel));

  /* Check the TIM channel state */
  if (TIM_CHANNEL_STATE_GET(htim, Channel) != HAL_TIM_CHANNEL_STATE_READY)
 80067fa:	683b      	ldr	r3, [r7, #0]
 80067fc:	2b00      	cmp	r3, #0
 80067fe:	d109      	bne.n	8006814 <HAL_TIM_PWM_Start+0x24>
 8006800:	687b      	ldr	r3, [r7, #4]
 8006802:	f893 303e 	ldrb.w	r3, [r3, #62]	@ 0x3e
 8006806:	b2db      	uxtb	r3, r3
 8006808:	2b01      	cmp	r3, #1
 800680a:	bf14      	ite	ne
 800680c:	2301      	movne	r3, #1
 800680e:	2300      	moveq	r3, #0
 8006810:	b2db      	uxtb	r3, r3
 8006812:	e022      	b.n	800685a <HAL_TIM_PWM_Start+0x6a>
 8006814:	683b      	ldr	r3, [r7, #0]
 8006816:	2b04      	cmp	r3, #4
 8006818:	d109      	bne.n	800682e <HAL_TIM_PWM_Start+0x3e>
 800681a:	687b      	ldr	r3, [r7, #4]
 800681c:	f893 303f 	ldrb.w	r3, [r3, #63]	@ 0x3f
 8006820:	b2db      	uxtb	r3, r3
 8006822:	2b01      	cmp	r3, #1
 8006824:	bf14      	ite	ne
 8006826:	2301      	movne	r3, #1
 8006828:	2300      	moveq	r3, #0
 800682a:	b2db      	uxtb	r3, r3
 800682c:	e015      	b.n	800685a <HAL_TIM_PWM_Start+0x6a>
 800682e:	683b      	ldr	r3, [r7, #0]
 8006830:	2b08      	cmp	r3, #8
 8006832:	d109      	bne.n	8006848 <HAL_TIM_PWM_Start+0x58>
 8006834:	687b      	ldr	r3, [r7, #4]
 8006836:	f893 3040 	ldrb.w	r3, [r3, #64]	@ 0x40
 800683a:	b2db      	uxtb	r3, r3
 800683c:	2b01      	cmp	r3, #1
 800683e:	bf14      	ite	ne
 8006840:	2301      	movne	r3, #1
 8006842:	2300      	moveq	r3, #0
 8006844:	b2db      	uxtb	r3, r3
 8006846:	e008      	b.n	800685a <HAL_TIM_PWM_Start+0x6a>
 8006848:	687b      	ldr	r3, [r7, #4]
 800684a:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 800684e:	b2db      	uxtb	r3, r3
 8006850:	2b01      	cmp	r3, #1
 8006852:	bf14      	ite	ne
 8006854:	2301      	movne	r3, #1
 8006856:	2300      	moveq	r3, #0
 8006858:	b2db      	uxtb	r3, r3
 800685a:	2b00      	cmp	r3, #0
 800685c:	d001      	beq.n	8006862 <HAL_TIM_PWM_Start+0x72>
  {
    return HAL_ERROR;
 800685e:	2301      	movs	r3, #1
 8006860:	e068      	b.n	8006934 <HAL_TIM_PWM_Start+0x144>
  }

  /* Set the TIM channel state */
  TIM_CHANNEL_STATE_SET(htim, Channel, HAL_TIM_CHANNEL_STATE_BUSY);
 8006862:	683b      	ldr	r3, [r7, #0]
 8006864:	2b00      	cmp	r3, #0
 8006866:	d104      	bne.n	8006872 <HAL_TIM_PWM_Start+0x82>
 8006868:	687b      	ldr	r3, [r7, #4]
 800686a:	2202      	movs	r2, #2
 800686c:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
 8006870:	e013      	b.n	800689a <HAL_TIM_PWM_Start+0xaa>
 8006872:	683b      	ldr	r3, [r7, #0]
 8006874:	2b04      	cmp	r3, #4
 8006876:	d104      	bne.n	8006882 <HAL_TIM_PWM_Start+0x92>
 8006878:	687b      	ldr	r3, [r7, #4]
 800687a:	2202      	movs	r2, #2
 800687c:	f883 203f 	strb.w	r2, [r3, #63]	@ 0x3f
 8006880:	e00b      	b.n	800689a <HAL_TIM_PWM_Start+0xaa>
 8006882:	683b      	ldr	r3, [r7, #0]
 8006884:	2b08      	cmp	r3, #8
 8006886:	d104      	bne.n	8006892 <HAL_TIM_PWM_Start+0xa2>
 8006888:	687b      	ldr	r3, [r7, #4]
 800688a:	2202      	movs	r2, #2
 800688c:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
 8006890:	e003      	b.n	800689a <HAL_TIM_PWM_Start+0xaa>
 8006892:	687b      	ldr	r3, [r7, #4]
 8006894:	2202      	movs	r2, #2
 8006896:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

  /* Enable the Capture compare channel */
  TIM_CCxChannelCmd(htim->Instance, Channel, TIM_CCx_ENABLE);
 800689a:	687b      	ldr	r3, [r7, #4]
 800689c:	681b      	ldr	r3, [r3, #0]
 800689e:	2201      	movs	r2, #1
 80068a0:	6839      	ldr	r1, [r7, #0]
 80068a2:	4618      	mov	r0, r3
 80068a4:	f000 fc8a 	bl	80071bc <TIM_CCxChannelCmd>

  if (IS_TIM_BREAK_INSTANCE(htim->Instance) != RESET)
 80068a8:	687b      	ldr	r3, [r7, #4]
 80068aa:	681b      	ldr	r3, [r3, #0]
 80068ac:	4a23      	ldr	r2, [pc, #140]	@ (800693c <HAL_TIM_PWM_Start+0x14c>)
 80068ae:	4293      	cmp	r3, r2
 80068b0:	d107      	bne.n	80068c2 <HAL_TIM_PWM_Start+0xd2>
  {
    /* Enable the main output */
    __HAL_TIM_MOE_ENABLE(htim);
 80068b2:	687b      	ldr	r3, [r7, #4]
 80068b4:	681b      	ldr	r3, [r3, #0]
 80068b6:	6c5a      	ldr	r2, [r3, #68]	@ 0x44
 80068b8:	687b      	ldr	r3, [r7, #4]
 80068ba:	681b      	ldr	r3, [r3, #0]
 80068bc:	f442 4200 	orr.w	r2, r2, #32768	@ 0x8000
 80068c0:	645a      	str	r2, [r3, #68]	@ 0x44
  }

  /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 80068c2:	687b      	ldr	r3, [r7, #4]
 80068c4:	681b      	ldr	r3, [r3, #0]
 80068c6:	4a1d      	ldr	r2, [pc, #116]	@ (800693c <HAL_TIM_PWM_Start+0x14c>)
 80068c8:	4293      	cmp	r3, r2
 80068ca:	d018      	beq.n	80068fe <HAL_TIM_PWM_Start+0x10e>
 80068cc:	687b      	ldr	r3, [r7, #4]
 80068ce:	681b      	ldr	r3, [r3, #0]
 80068d0:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 80068d4:	d013      	beq.n	80068fe <HAL_TIM_PWM_Start+0x10e>
 80068d6:	687b      	ldr	r3, [r7, #4]
 80068d8:	681b      	ldr	r3, [r3, #0]
 80068da:	4a19      	ldr	r2, [pc, #100]	@ (8006940 <HAL_TIM_PWM_Start+0x150>)
 80068dc:	4293      	cmp	r3, r2
 80068de:	d00e      	beq.n	80068fe <HAL_TIM_PWM_Start+0x10e>
 80068e0:	687b      	ldr	r3, [r7, #4]
 80068e2:	681b      	ldr	r3, [r3, #0]
 80068e4:	4a17      	ldr	r2, [pc, #92]	@ (8006944 <HAL_TIM_PWM_Start+0x154>)
 80068e6:	4293      	cmp	r3, r2
 80068e8:	d009      	beq.n	80068fe <HAL_TIM_PWM_Start+0x10e>
 80068ea:	687b      	ldr	r3, [r7, #4]
 80068ec:	681b      	ldr	r3, [r3, #0]
 80068ee:	4a16      	ldr	r2, [pc, #88]	@ (8006948 <HAL_TIM_PWM_Start+0x158>)
 80068f0:	4293      	cmp	r3, r2
 80068f2:	d004      	beq.n	80068fe <HAL_TIM_PWM_Start+0x10e>
 80068f4:	687b      	ldr	r3, [r7, #4]
 80068f6:	681b      	ldr	r3, [r3, #0]
 80068f8:	4a14      	ldr	r2, [pc, #80]	@ (800694c <HAL_TIM_PWM_Start+0x15c>)
 80068fa:	4293      	cmp	r3, r2
 80068fc:	d111      	bne.n	8006922 <HAL_TIM_PWM_Start+0x132>
  {
    tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 80068fe:	687b      	ldr	r3, [r7, #4]
 8006900:	681b      	ldr	r3, [r3, #0]
 8006902:	689b      	ldr	r3, [r3, #8]
 8006904:	f003 0307 	and.w	r3, r3, #7
 8006908:	60fb      	str	r3, [r7, #12]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 800690a:	68fb      	ldr	r3, [r7, #12]
 800690c:	2b06      	cmp	r3, #6
 800690e:	d010      	beq.n	8006932 <HAL_TIM_PWM_Start+0x142>
    {
      __HAL_TIM_ENABLE(htim);
 8006910:	687b      	ldr	r3, [r7, #4]
 8006912:	681b      	ldr	r3, [r3, #0]
 8006914:	681a      	ldr	r2, [r3, #0]
 8006916:	687b      	ldr	r3, [r7, #4]
 8006918:	681b      	ldr	r3, [r3, #0]
 800691a:	f042 0201 	orr.w	r2, r2, #1
 800691e:	601a      	str	r2, [r3, #0]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8006920:	e007      	b.n	8006932 <HAL_TIM_PWM_Start+0x142>
    }
  }
  else
  {
    __HAL_TIM_ENABLE(htim);
 8006922:	687b      	ldr	r3, [r7, #4]
 8006924:	681b      	ldr	r3, [r3, #0]
 8006926:	681a      	ldr	r2, [r3, #0]
 8006928:	687b      	ldr	r3, [r7, #4]
 800692a:	681b      	ldr	r3, [r3, #0]
 800692c:	f042 0201 	orr.w	r2, r2, #1
 8006930:	601a      	str	r2, [r3, #0]
  }

  /* Return function status */
  return HAL_OK;
 8006932:	2300      	movs	r3, #0
}
 8006934:	4618      	mov	r0, r3
 8006936:	3710      	adds	r7, #16
 8006938:	46bd      	mov	sp, r7
 800693a:	bd80      	pop	{r7, pc}
 800693c:	40010000 	.word	0x40010000
 8006940:	40000400 	.word	0x40000400
 8006944:	40000800 	.word	0x40000800
 8006948:	40000c00 	.word	0x40000c00
 800694c:	40014000 	.word	0x40014000

08006950 <HAL_TIM_PWM_ConfigChannel>:
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_ConfigChannel(TIM_HandleTypeDef *htim,
                                            const TIM_OC_InitTypeDef *sConfig,
                                            uint32_t Channel)
{
 8006950:	b580      	push	{r7, lr}
 8006952:	b086      	sub	sp, #24
 8006954:	af00      	add	r7, sp, #0
 8006956:	60f8      	str	r0, [r7, #12]
 8006958:	60b9      	str	r1, [r7, #8]
 800695a:	607a      	str	r2, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 800695c:	2300      	movs	r3, #0
 800695e:	75fb      	strb	r3, [r7, #23]
  assert_param(IS_TIM_PWM_MODE(sConfig->OCMode));
  assert_param(IS_TIM_OC_POLARITY(sConfig->OCPolarity));
  assert_param(IS_TIM_FAST_STATE(sConfig->OCFastMode));

  /* Process Locked */
  __HAL_LOCK(htim);
 8006960:	68fb      	ldr	r3, [r7, #12]
 8006962:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 8006966:	2b01      	cmp	r3, #1
 8006968:	d101      	bne.n	800696e <HAL_TIM_PWM_ConfigChannel+0x1e>
 800696a:	2302      	movs	r3, #2
 800696c:	e0ae      	b.n	8006acc <HAL_TIM_PWM_ConfigChannel+0x17c>
 800696e:	68fb      	ldr	r3, [r7, #12]
 8006970:	2201      	movs	r2, #1
 8006972:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  switch (Channel)
 8006976:	687b      	ldr	r3, [r7, #4]
 8006978:	2b0c      	cmp	r3, #12
 800697a:	f200 809f 	bhi.w	8006abc <HAL_TIM_PWM_ConfigChannel+0x16c>
 800697e:	a201      	add	r2, pc, #4	@ (adr r2, 8006984 <HAL_TIM_PWM_ConfigChannel+0x34>)
 8006980:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8006984:	080069b9 	.word	0x080069b9
 8006988:	08006abd 	.word	0x08006abd
 800698c:	08006abd 	.word	0x08006abd
 8006990:	08006abd 	.word	0x08006abd
 8006994:	080069f9 	.word	0x080069f9
 8006998:	08006abd 	.word	0x08006abd
 800699c:	08006abd 	.word	0x08006abd
 80069a0:	08006abd 	.word	0x08006abd
 80069a4:	08006a3b 	.word	0x08006a3b
 80069a8:	08006abd 	.word	0x08006abd
 80069ac:	08006abd 	.word	0x08006abd
 80069b0:	08006abd 	.word	0x08006abd
 80069b4:	08006a7b 	.word	0x08006a7b
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC1_INSTANCE(htim->Instance));

      /* Configure the Channel 1 in PWM mode */
      TIM_OC1_SetConfig(htim->Instance, sConfig);
 80069b8:	68fb      	ldr	r3, [r7, #12]
 80069ba:	681b      	ldr	r3, [r3, #0]
 80069bc:	68b9      	ldr	r1, [r7, #8]
 80069be:	4618      	mov	r0, r3
 80069c0:	f000 f9d6 	bl	8006d70 <TIM_OC1_SetConfig>

      /* Set the Preload enable bit for channel1 */
      htim->Instance->CCMR1 |= TIM_CCMR1_OC1PE;
 80069c4:	68fb      	ldr	r3, [r7, #12]
 80069c6:	681b      	ldr	r3, [r3, #0]
 80069c8:	699a      	ldr	r2, [r3, #24]
 80069ca:	68fb      	ldr	r3, [r7, #12]
 80069cc:	681b      	ldr	r3, [r3, #0]
 80069ce:	f042 0208 	orr.w	r2, r2, #8
 80069d2:	619a      	str	r2, [r3, #24]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR1 &= ~TIM_CCMR1_OC1FE;
 80069d4:	68fb      	ldr	r3, [r7, #12]
 80069d6:	681b      	ldr	r3, [r3, #0]
 80069d8:	699a      	ldr	r2, [r3, #24]
 80069da:	68fb      	ldr	r3, [r7, #12]
 80069dc:	681b      	ldr	r3, [r3, #0]
 80069de:	f022 0204 	bic.w	r2, r2, #4
 80069e2:	619a      	str	r2, [r3, #24]
      htim->Instance->CCMR1 |= sConfig->OCFastMode;
 80069e4:	68fb      	ldr	r3, [r7, #12]
 80069e6:	681b      	ldr	r3, [r3, #0]
 80069e8:	6999      	ldr	r1, [r3, #24]
 80069ea:	68bb      	ldr	r3, [r7, #8]
 80069ec:	691a      	ldr	r2, [r3, #16]
 80069ee:	68fb      	ldr	r3, [r7, #12]
 80069f0:	681b      	ldr	r3, [r3, #0]
 80069f2:	430a      	orrs	r2, r1
 80069f4:	619a      	str	r2, [r3, #24]
      break;
 80069f6:	e064      	b.n	8006ac2 <HAL_TIM_PWM_ConfigChannel+0x172>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC2_INSTANCE(htim->Instance));

      /* Configure the Channel 2 in PWM mode */
      TIM_OC2_SetConfig(htim->Instance, sConfig);
 80069f8:	68fb      	ldr	r3, [r7, #12]
 80069fa:	681b      	ldr	r3, [r3, #0]
 80069fc:	68b9      	ldr	r1, [r7, #8]
 80069fe:	4618      	mov	r0, r3
 8006a00:	f000 fa1c 	bl	8006e3c <TIM_OC2_SetConfig>

      /* Set the Preload enable bit for channel2 */
      htim->Instance->CCMR1 |= TIM_CCMR1_OC2PE;
 8006a04:	68fb      	ldr	r3, [r7, #12]
 8006a06:	681b      	ldr	r3, [r3, #0]
 8006a08:	699a      	ldr	r2, [r3, #24]
 8006a0a:	68fb      	ldr	r3, [r7, #12]
 8006a0c:	681b      	ldr	r3, [r3, #0]
 8006a0e:	f442 6200 	orr.w	r2, r2, #2048	@ 0x800
 8006a12:	619a      	str	r2, [r3, #24]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR1 &= ~TIM_CCMR1_OC2FE;
 8006a14:	68fb      	ldr	r3, [r7, #12]
 8006a16:	681b      	ldr	r3, [r3, #0]
 8006a18:	699a      	ldr	r2, [r3, #24]
 8006a1a:	68fb      	ldr	r3, [r7, #12]
 8006a1c:	681b      	ldr	r3, [r3, #0]
 8006a1e:	f422 6280 	bic.w	r2, r2, #1024	@ 0x400
 8006a22:	619a      	str	r2, [r3, #24]
      htim->Instance->CCMR1 |= sConfig->OCFastMode << 8U;
 8006a24:	68fb      	ldr	r3, [r7, #12]
 8006a26:	681b      	ldr	r3, [r3, #0]
 8006a28:	6999      	ldr	r1, [r3, #24]
 8006a2a:	68bb      	ldr	r3, [r7, #8]
 8006a2c:	691b      	ldr	r3, [r3, #16]
 8006a2e:	021a      	lsls	r2, r3, #8
 8006a30:	68fb      	ldr	r3, [r7, #12]
 8006a32:	681b      	ldr	r3, [r3, #0]
 8006a34:	430a      	orrs	r2, r1
 8006a36:	619a      	str	r2, [r3, #24]
      break;
 8006a38:	e043      	b.n	8006ac2 <HAL_TIM_PWM_ConfigChannel+0x172>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC3_INSTANCE(htim->Instance));

      /* Configure the Channel 3 in PWM mode */
      TIM_OC3_SetConfig(htim->Instance, sConfig);
 8006a3a:	68fb      	ldr	r3, [r7, #12]
 8006a3c:	681b      	ldr	r3, [r3, #0]
 8006a3e:	68b9      	ldr	r1, [r7, #8]
 8006a40:	4618      	mov	r0, r3
 8006a42:	f000 fa67 	bl	8006f14 <TIM_OC3_SetConfig>

      /* Set the Preload enable bit for channel3 */
      htim->Instance->CCMR2 |= TIM_CCMR2_OC3PE;
 8006a46:	68fb      	ldr	r3, [r7, #12]
 8006a48:	681b      	ldr	r3, [r3, #0]
 8006a4a:	69da      	ldr	r2, [r3, #28]
 8006a4c:	68fb      	ldr	r3, [r7, #12]
 8006a4e:	681b      	ldr	r3, [r3, #0]
 8006a50:	f042 0208 	orr.w	r2, r2, #8
 8006a54:	61da      	str	r2, [r3, #28]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR2 &= ~TIM_CCMR2_OC3FE;
 8006a56:	68fb      	ldr	r3, [r7, #12]
 8006a58:	681b      	ldr	r3, [r3, #0]
 8006a5a:	69da      	ldr	r2, [r3, #28]
 8006a5c:	68fb      	ldr	r3, [r7, #12]
 8006a5e:	681b      	ldr	r3, [r3, #0]
 8006a60:	f022 0204 	bic.w	r2, r2, #4
 8006a64:	61da      	str	r2, [r3, #28]
      htim->Instance->CCMR2 |= sConfig->OCFastMode;
 8006a66:	68fb      	ldr	r3, [r7, #12]
 8006a68:	681b      	ldr	r3, [r3, #0]
 8006a6a:	69d9      	ldr	r1, [r3, #28]
 8006a6c:	68bb      	ldr	r3, [r7, #8]
 8006a6e:	691a      	ldr	r2, [r3, #16]
 8006a70:	68fb      	ldr	r3, [r7, #12]
 8006a72:	681b      	ldr	r3, [r3, #0]
 8006a74:	430a      	orrs	r2, r1
 8006a76:	61da      	str	r2, [r3, #28]
      break;
 8006a78:	e023      	b.n	8006ac2 <HAL_TIM_PWM_ConfigChannel+0x172>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC4_INSTANCE(htim->Instance));

      /* Configure the Channel 4 in PWM mode */
      TIM_OC4_SetConfig(htim->Instance, sConfig);
 8006a7a:	68fb      	ldr	r3, [r7, #12]
 8006a7c:	681b      	ldr	r3, [r3, #0]
 8006a7e:	68b9      	ldr	r1, [r7, #8]
 8006a80:	4618      	mov	r0, r3
 8006a82:	f000 fab1 	bl	8006fe8 <TIM_OC4_SetConfig>

      /* Set the Preload enable bit for channel4 */
      htim->Instance->CCMR2 |= TIM_CCMR2_OC4PE;
 8006a86:	68fb      	ldr	r3, [r7, #12]
 8006a88:	681b      	ldr	r3, [r3, #0]
 8006a8a:	69da      	ldr	r2, [r3, #28]
 8006a8c:	68fb      	ldr	r3, [r7, #12]
 8006a8e:	681b      	ldr	r3, [r3, #0]
 8006a90:	f442 6200 	orr.w	r2, r2, #2048	@ 0x800
 8006a94:	61da      	str	r2, [r3, #28]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR2 &= ~TIM_CCMR2_OC4FE;
 8006a96:	68fb      	ldr	r3, [r7, #12]
 8006a98:	681b      	ldr	r3, [r3, #0]
 8006a9a:	69da      	ldr	r2, [r3, #28]
 8006a9c:	68fb      	ldr	r3, [r7, #12]
 8006a9e:	681b      	ldr	r3, [r3, #0]
 8006aa0:	f422 6280 	bic.w	r2, r2, #1024	@ 0x400
 8006aa4:	61da      	str	r2, [r3, #28]
      htim->Instance->CCMR2 |= sConfig->OCFastMode << 8U;
 8006aa6:	68fb      	ldr	r3, [r7, #12]
 8006aa8:	681b      	ldr	r3, [r3, #0]
 8006aaa:	69d9      	ldr	r1, [r3, #28]
 8006aac:	68bb      	ldr	r3, [r7, #8]
 8006aae:	691b      	ldr	r3, [r3, #16]
 8006ab0:	021a      	lsls	r2, r3, #8
 8006ab2:	68fb      	ldr	r3, [r7, #12]
 8006ab4:	681b      	ldr	r3, [r3, #0]
 8006ab6:	430a      	orrs	r2, r1
 8006ab8:	61da      	str	r2, [r3, #28]
      break;
 8006aba:	e002      	b.n	8006ac2 <HAL_TIM_PWM_ConfigChannel+0x172>
    }

    default:
      status = HAL_ERROR;
 8006abc:	2301      	movs	r3, #1
 8006abe:	75fb      	strb	r3, [r7, #23]
      break;
 8006ac0:	bf00      	nop
  }

  __HAL_UNLOCK(htim);
 8006ac2:	68fb      	ldr	r3, [r7, #12]
 8006ac4:	2200      	movs	r2, #0
 8006ac6:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  return status;
 8006aca:	7dfb      	ldrb	r3, [r7, #23]
}
 8006acc:	4618      	mov	r0, r3
 8006ace:	3718      	adds	r7, #24
 8006ad0:	46bd      	mov	sp, r7
 8006ad2:	bd80      	pop	{r7, pc}

08006ad4 <HAL_TIM_ConfigClockSource>:
  * @param  sClockSourceConfig pointer to a TIM_ClockConfigTypeDef structure that
  *         contains the clock source information for the TIM peripheral.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_ConfigClockSource(TIM_HandleTypeDef *htim, const TIM_ClockConfigTypeDef *sClockSourceConfig)
{
 8006ad4:	b580      	push	{r7, lr}
 8006ad6:	b084      	sub	sp, #16
 8006ad8:	af00      	add	r7, sp, #0
 8006ada:	6078      	str	r0, [r7, #4]
 8006adc:	6039      	str	r1, [r7, #0]
  HAL_StatusTypeDef status = HAL_OK;
 8006ade:	2300      	movs	r3, #0
 8006ae0:	73fb      	strb	r3, [r7, #15]
  uint32_t tmpsmcr;

  /* Process Locked */
  __HAL_LOCK(htim);
 8006ae2:	687b      	ldr	r3, [r7, #4]
 8006ae4:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 8006ae8:	2b01      	cmp	r3, #1
 8006aea:	d101      	bne.n	8006af0 <HAL_TIM_ConfigClockSource+0x1c>
 8006aec:	2302      	movs	r3, #2
 8006aee:	e0b4      	b.n	8006c5a <HAL_TIM_ConfigClockSource+0x186>
 8006af0:	687b      	ldr	r3, [r7, #4]
 8006af2:	2201      	movs	r2, #1
 8006af4:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  htim->State = HAL_TIM_STATE_BUSY;
 8006af8:	687b      	ldr	r3, [r7, #4]
 8006afa:	2202      	movs	r2, #2
 8006afc:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Check the parameters */
  assert_param(IS_TIM_CLOCKSOURCE(sClockSourceConfig->ClockSource));

  /* Reset the SMS, TS, ECE, ETPS and ETRF bits */
  tmpsmcr = htim->Instance->SMCR;
 8006b00:	687b      	ldr	r3, [r7, #4]
 8006b02:	681b      	ldr	r3, [r3, #0]
 8006b04:	689b      	ldr	r3, [r3, #8]
 8006b06:	60bb      	str	r3, [r7, #8]
  tmpsmcr &= ~(TIM_SMCR_SMS | TIM_SMCR_TS);
 8006b08:	68bb      	ldr	r3, [r7, #8]
 8006b0a:	f023 0377 	bic.w	r3, r3, #119	@ 0x77
 8006b0e:	60bb      	str	r3, [r7, #8]
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 8006b10:	68bb      	ldr	r3, [r7, #8]
 8006b12:	f423 437f 	bic.w	r3, r3, #65280	@ 0xff00
 8006b16:	60bb      	str	r3, [r7, #8]
  htim->Instance->SMCR = tmpsmcr;
 8006b18:	687b      	ldr	r3, [r7, #4]
 8006b1a:	681b      	ldr	r3, [r3, #0]
 8006b1c:	68ba      	ldr	r2, [r7, #8]
 8006b1e:	609a      	str	r2, [r3, #8]

  switch (sClockSourceConfig->ClockSource)
 8006b20:	683b      	ldr	r3, [r7, #0]
 8006b22:	681b      	ldr	r3, [r3, #0]
 8006b24:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 8006b28:	d03e      	beq.n	8006ba8 <HAL_TIM_ConfigClockSource+0xd4>
 8006b2a:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 8006b2e:	f200 8087 	bhi.w	8006c40 <HAL_TIM_ConfigClockSource+0x16c>
 8006b32:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 8006b36:	f000 8086 	beq.w	8006c46 <HAL_TIM_ConfigClockSource+0x172>
 8006b3a:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 8006b3e:	d87f      	bhi.n	8006c40 <HAL_TIM_ConfigClockSource+0x16c>
 8006b40:	2b70      	cmp	r3, #112	@ 0x70
 8006b42:	d01a      	beq.n	8006b7a <HAL_TIM_ConfigClockSource+0xa6>
 8006b44:	2b70      	cmp	r3, #112	@ 0x70
 8006b46:	d87b      	bhi.n	8006c40 <HAL_TIM_ConfigClockSource+0x16c>
 8006b48:	2b60      	cmp	r3, #96	@ 0x60
 8006b4a:	d050      	beq.n	8006bee <HAL_TIM_ConfigClockSource+0x11a>
 8006b4c:	2b60      	cmp	r3, #96	@ 0x60
 8006b4e:	d877      	bhi.n	8006c40 <HAL_TIM_ConfigClockSource+0x16c>
 8006b50:	2b50      	cmp	r3, #80	@ 0x50
 8006b52:	d03c      	beq.n	8006bce <HAL_TIM_ConfigClockSource+0xfa>
 8006b54:	2b50      	cmp	r3, #80	@ 0x50
 8006b56:	d873      	bhi.n	8006c40 <HAL_TIM_ConfigClockSource+0x16c>
 8006b58:	2b40      	cmp	r3, #64	@ 0x40
 8006b5a:	d058      	beq.n	8006c0e <HAL_TIM_ConfigClockSource+0x13a>
 8006b5c:	2b40      	cmp	r3, #64	@ 0x40
 8006b5e:	d86f      	bhi.n	8006c40 <HAL_TIM_ConfigClockSource+0x16c>
 8006b60:	2b30      	cmp	r3, #48	@ 0x30
 8006b62:	d064      	beq.n	8006c2e <HAL_TIM_ConfigClockSource+0x15a>
 8006b64:	2b30      	cmp	r3, #48	@ 0x30
 8006b66:	d86b      	bhi.n	8006c40 <HAL_TIM_ConfigClockSource+0x16c>
 8006b68:	2b20      	cmp	r3, #32
 8006b6a:	d060      	beq.n	8006c2e <HAL_TIM_ConfigClockSource+0x15a>
 8006b6c:	2b20      	cmp	r3, #32
 8006b6e:	d867      	bhi.n	8006c40 <HAL_TIM_ConfigClockSource+0x16c>
 8006b70:	2b00      	cmp	r3, #0
 8006b72:	d05c      	beq.n	8006c2e <HAL_TIM_ConfigClockSource+0x15a>
 8006b74:	2b10      	cmp	r3, #16
 8006b76:	d05a      	beq.n	8006c2e <HAL_TIM_ConfigClockSource+0x15a>
 8006b78:	e062      	b.n	8006c40 <HAL_TIM_ConfigClockSource+0x16c>
      assert_param(IS_TIM_CLOCKPRESCALER(sClockSourceConfig->ClockPrescaler));
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      /* Configure the ETR Clock source */
      TIM_ETR_SetConfig(htim->Instance,
 8006b7a:	687b      	ldr	r3, [r7, #4]
 8006b7c:	6818      	ldr	r0, [r3, #0]
                        sClockSourceConfig->ClockPrescaler,
 8006b7e:	683b      	ldr	r3, [r7, #0]
 8006b80:	6899      	ldr	r1, [r3, #8]
                        sClockSourceConfig->ClockPolarity,
 8006b82:	683b      	ldr	r3, [r7, #0]
 8006b84:	685a      	ldr	r2, [r3, #4]
                        sClockSourceConfig->ClockFilter);
 8006b86:	683b      	ldr	r3, [r7, #0]
 8006b88:	68db      	ldr	r3, [r3, #12]
      TIM_ETR_SetConfig(htim->Instance,
 8006b8a:	f000 faf7 	bl	800717c <TIM_ETR_SetConfig>

      /* Select the External clock mode1 and the ETRF trigger */
      tmpsmcr = htim->Instance->SMCR;
 8006b8e:	687b      	ldr	r3, [r7, #4]
 8006b90:	681b      	ldr	r3, [r3, #0]
 8006b92:	689b      	ldr	r3, [r3, #8]
 8006b94:	60bb      	str	r3, [r7, #8]
      tmpsmcr |= (TIM_SLAVEMODE_EXTERNAL1 | TIM_CLOCKSOURCE_ETRMODE1);
 8006b96:	68bb      	ldr	r3, [r7, #8]
 8006b98:	f043 0377 	orr.w	r3, r3, #119	@ 0x77
 8006b9c:	60bb      	str	r3, [r7, #8]
      /* Write to TIMx SMCR */
      htim->Instance->SMCR = tmpsmcr;
 8006b9e:	687b      	ldr	r3, [r7, #4]
 8006ba0:	681b      	ldr	r3, [r3, #0]
 8006ba2:	68ba      	ldr	r2, [r7, #8]
 8006ba4:	609a      	str	r2, [r3, #8]
      break;
 8006ba6:	e04f      	b.n	8006c48 <HAL_TIM_ConfigClockSource+0x174>
      assert_param(IS_TIM_CLOCKPRESCALER(sClockSourceConfig->ClockPrescaler));
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      /* Configure the ETR Clock source */
      TIM_ETR_SetConfig(htim->Instance,
 8006ba8:	687b      	ldr	r3, [r7, #4]
 8006baa:	6818      	ldr	r0, [r3, #0]
                        sClockSourceConfig->ClockPrescaler,
 8006bac:	683b      	ldr	r3, [r7, #0]
 8006bae:	6899      	ldr	r1, [r3, #8]
                        sClockSourceConfig->ClockPolarity,
 8006bb0:	683b      	ldr	r3, [r7, #0]
 8006bb2:	685a      	ldr	r2, [r3, #4]
                        sClockSourceConfig->ClockFilter);
 8006bb4:	683b      	ldr	r3, [r7, #0]
 8006bb6:	68db      	ldr	r3, [r3, #12]
      TIM_ETR_SetConfig(htim->Instance,
 8006bb8:	f000 fae0 	bl	800717c <TIM_ETR_SetConfig>
      /* Enable the External clock mode2 */
      htim->Instance->SMCR |= TIM_SMCR_ECE;
 8006bbc:	687b      	ldr	r3, [r7, #4]
 8006bbe:	681b      	ldr	r3, [r3, #0]
 8006bc0:	689a      	ldr	r2, [r3, #8]
 8006bc2:	687b      	ldr	r3, [r7, #4]
 8006bc4:	681b      	ldr	r3, [r3, #0]
 8006bc6:	f442 4280 	orr.w	r2, r2, #16384	@ 0x4000
 8006bca:	609a      	str	r2, [r3, #8]
      break;
 8006bcc:	e03c      	b.n	8006c48 <HAL_TIM_ConfigClockSource+0x174>

      /* Check TI1 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI1_ConfigInputStage(htim->Instance,
 8006bce:	687b      	ldr	r3, [r7, #4]
 8006bd0:	6818      	ldr	r0, [r3, #0]
                               sClockSourceConfig->ClockPolarity,
 8006bd2:	683b      	ldr	r3, [r7, #0]
 8006bd4:	6859      	ldr	r1, [r3, #4]
                               sClockSourceConfig->ClockFilter);
 8006bd6:	683b      	ldr	r3, [r7, #0]
 8006bd8:	68db      	ldr	r3, [r3, #12]
      TIM_TI1_ConfigInputStage(htim->Instance,
 8006bda:	461a      	mov	r2, r3
 8006bdc:	f000 fa54 	bl	8007088 <TIM_TI1_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI1);
 8006be0:	687b      	ldr	r3, [r7, #4]
 8006be2:	681b      	ldr	r3, [r3, #0]
 8006be4:	2150      	movs	r1, #80	@ 0x50
 8006be6:	4618      	mov	r0, r3
 8006be8:	f000 faad 	bl	8007146 <TIM_ITRx_SetConfig>
      break;
 8006bec:	e02c      	b.n	8006c48 <HAL_TIM_ConfigClockSource+0x174>

      /* Check TI2 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI2_ConfigInputStage(htim->Instance,
 8006bee:	687b      	ldr	r3, [r7, #4]
 8006bf0:	6818      	ldr	r0, [r3, #0]
                               sClockSourceConfig->ClockPolarity,
 8006bf2:	683b      	ldr	r3, [r7, #0]
 8006bf4:	6859      	ldr	r1, [r3, #4]
                               sClockSourceConfig->ClockFilter);
 8006bf6:	683b      	ldr	r3, [r7, #0]
 8006bf8:	68db      	ldr	r3, [r3, #12]
      TIM_TI2_ConfigInputStage(htim->Instance,
 8006bfa:	461a      	mov	r2, r3
 8006bfc:	f000 fa73 	bl	80070e6 <TIM_TI2_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI2);
 8006c00:	687b      	ldr	r3, [r7, #4]
 8006c02:	681b      	ldr	r3, [r3, #0]
 8006c04:	2160      	movs	r1, #96	@ 0x60
 8006c06:	4618      	mov	r0, r3
 8006c08:	f000 fa9d 	bl	8007146 <TIM_ITRx_SetConfig>
      break;
 8006c0c:	e01c      	b.n	8006c48 <HAL_TIM_ConfigClockSource+0x174>

      /* Check TI1 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI1_ConfigInputStage(htim->Instance,
 8006c0e:	687b      	ldr	r3, [r7, #4]
 8006c10:	6818      	ldr	r0, [r3, #0]
                               sClockSourceConfig->ClockPolarity,
 8006c12:	683b      	ldr	r3, [r7, #0]
 8006c14:	6859      	ldr	r1, [r3, #4]
                               sClockSourceConfig->ClockFilter);
 8006c16:	683b      	ldr	r3, [r7, #0]
 8006c18:	68db      	ldr	r3, [r3, #12]
      TIM_TI1_ConfigInputStage(htim->Instance,
 8006c1a:	461a      	mov	r2, r3
 8006c1c:	f000 fa34 	bl	8007088 <TIM_TI1_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI1ED);
 8006c20:	687b      	ldr	r3, [r7, #4]
 8006c22:	681b      	ldr	r3, [r3, #0]
 8006c24:	2140      	movs	r1, #64	@ 0x40
 8006c26:	4618      	mov	r0, r3
 8006c28:	f000 fa8d 	bl	8007146 <TIM_ITRx_SetConfig>
      break;
 8006c2c:	e00c      	b.n	8006c48 <HAL_TIM_ConfigClockSource+0x174>
    case TIM_CLOCKSOURCE_ITR3:
    {
      /* Check whether or not the timer instance supports internal trigger input */
      assert_param(IS_TIM_CLOCKSOURCE_ITRX_INSTANCE(htim->Instance));

      TIM_ITRx_SetConfig(htim->Instance, sClockSourceConfig->ClockSource);
 8006c2e:	687b      	ldr	r3, [r7, #4]
 8006c30:	681a      	ldr	r2, [r3, #0]
 8006c32:	683b      	ldr	r3, [r7, #0]
 8006c34:	681b      	ldr	r3, [r3, #0]
 8006c36:	4619      	mov	r1, r3
 8006c38:	4610      	mov	r0, r2
 8006c3a:	f000 fa84 	bl	8007146 <TIM_ITRx_SetConfig>
      break;
 8006c3e:	e003      	b.n	8006c48 <HAL_TIM_ConfigClockSource+0x174>
    }

    default:
      status = HAL_ERROR;
 8006c40:	2301      	movs	r3, #1
 8006c42:	73fb      	strb	r3, [r7, #15]
      break;
 8006c44:	e000      	b.n	8006c48 <HAL_TIM_ConfigClockSource+0x174>
      break;
 8006c46:	bf00      	nop
  }
  htim->State = HAL_TIM_STATE_READY;
 8006c48:	687b      	ldr	r3, [r7, #4]
 8006c4a:	2201      	movs	r2, #1
 8006c4c:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  __HAL_UNLOCK(htim);
 8006c50:	687b      	ldr	r3, [r7, #4]
 8006c52:	2200      	movs	r2, #0
 8006c54:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  return status;
 8006c58:	7bfb      	ldrb	r3, [r7, #15]
}
 8006c5a:	4618      	mov	r0, r3
 8006c5c:	3710      	adds	r7, #16
 8006c5e:	46bd      	mov	sp, r7
 8006c60:	bd80      	pop	{r7, pc}
	...

08006c64 <TIM_Base_SetConfig>:
  * @param  TIMx TIM peripheral
  * @param  Structure TIM Base configuration structure
  * @retval None
  */
void TIM_Base_SetConfig(TIM_TypeDef *TIMx, const TIM_Base_InitTypeDef *Structure)
{
 8006c64:	b480      	push	{r7}
 8006c66:	b085      	sub	sp, #20
 8006c68:	af00      	add	r7, sp, #0
 8006c6a:	6078      	str	r0, [r7, #4]
 8006c6c:	6039      	str	r1, [r7, #0]
  uint32_t tmpcr1;
  tmpcr1 = TIMx->CR1;
 8006c6e:	687b      	ldr	r3, [r7, #4]
 8006c70:	681b      	ldr	r3, [r3, #0]
 8006c72:	60fb      	str	r3, [r7, #12]

  /* Set TIM Time Base Unit parameters ---------------------------------------*/
  if (IS_TIM_COUNTER_MODE_SELECT_INSTANCE(TIMx))
 8006c74:	687b      	ldr	r3, [r7, #4]
 8006c76:	4a37      	ldr	r2, [pc, #220]	@ (8006d54 <TIM_Base_SetConfig+0xf0>)
 8006c78:	4293      	cmp	r3, r2
 8006c7a:	d00f      	beq.n	8006c9c <TIM_Base_SetConfig+0x38>
 8006c7c:	687b      	ldr	r3, [r7, #4]
 8006c7e:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8006c82:	d00b      	beq.n	8006c9c <TIM_Base_SetConfig+0x38>
 8006c84:	687b      	ldr	r3, [r7, #4]
 8006c86:	4a34      	ldr	r2, [pc, #208]	@ (8006d58 <TIM_Base_SetConfig+0xf4>)
 8006c88:	4293      	cmp	r3, r2
 8006c8a:	d007      	beq.n	8006c9c <TIM_Base_SetConfig+0x38>
 8006c8c:	687b      	ldr	r3, [r7, #4]
 8006c8e:	4a33      	ldr	r2, [pc, #204]	@ (8006d5c <TIM_Base_SetConfig+0xf8>)
 8006c90:	4293      	cmp	r3, r2
 8006c92:	d003      	beq.n	8006c9c <TIM_Base_SetConfig+0x38>
 8006c94:	687b      	ldr	r3, [r7, #4]
 8006c96:	4a32      	ldr	r2, [pc, #200]	@ (8006d60 <TIM_Base_SetConfig+0xfc>)
 8006c98:	4293      	cmp	r3, r2
 8006c9a:	d108      	bne.n	8006cae <TIM_Base_SetConfig+0x4a>
  {
    /* Select the Counter Mode */
    tmpcr1 &= ~(TIM_CR1_DIR | TIM_CR1_CMS);
 8006c9c:	68fb      	ldr	r3, [r7, #12]
 8006c9e:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 8006ca2:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= Structure->CounterMode;
 8006ca4:	683b      	ldr	r3, [r7, #0]
 8006ca6:	685b      	ldr	r3, [r3, #4]
 8006ca8:	68fa      	ldr	r2, [r7, #12]
 8006caa:	4313      	orrs	r3, r2
 8006cac:	60fb      	str	r3, [r7, #12]
  }

  if (IS_TIM_CLOCK_DIVISION_INSTANCE(TIMx))
 8006cae:	687b      	ldr	r3, [r7, #4]
 8006cb0:	4a28      	ldr	r2, [pc, #160]	@ (8006d54 <TIM_Base_SetConfig+0xf0>)
 8006cb2:	4293      	cmp	r3, r2
 8006cb4:	d01b      	beq.n	8006cee <TIM_Base_SetConfig+0x8a>
 8006cb6:	687b      	ldr	r3, [r7, #4]
 8006cb8:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8006cbc:	d017      	beq.n	8006cee <TIM_Base_SetConfig+0x8a>
 8006cbe:	687b      	ldr	r3, [r7, #4]
 8006cc0:	4a25      	ldr	r2, [pc, #148]	@ (8006d58 <TIM_Base_SetConfig+0xf4>)
 8006cc2:	4293      	cmp	r3, r2
 8006cc4:	d013      	beq.n	8006cee <TIM_Base_SetConfig+0x8a>
 8006cc6:	687b      	ldr	r3, [r7, #4]
 8006cc8:	4a24      	ldr	r2, [pc, #144]	@ (8006d5c <TIM_Base_SetConfig+0xf8>)
 8006cca:	4293      	cmp	r3, r2
 8006ccc:	d00f      	beq.n	8006cee <TIM_Base_SetConfig+0x8a>
 8006cce:	687b      	ldr	r3, [r7, #4]
 8006cd0:	4a23      	ldr	r2, [pc, #140]	@ (8006d60 <TIM_Base_SetConfig+0xfc>)
 8006cd2:	4293      	cmp	r3, r2
 8006cd4:	d00b      	beq.n	8006cee <TIM_Base_SetConfig+0x8a>
 8006cd6:	687b      	ldr	r3, [r7, #4]
 8006cd8:	4a22      	ldr	r2, [pc, #136]	@ (8006d64 <TIM_Base_SetConfig+0x100>)
 8006cda:	4293      	cmp	r3, r2
 8006cdc:	d007      	beq.n	8006cee <TIM_Base_SetConfig+0x8a>
 8006cde:	687b      	ldr	r3, [r7, #4]
 8006ce0:	4a21      	ldr	r2, [pc, #132]	@ (8006d68 <TIM_Base_SetConfig+0x104>)
 8006ce2:	4293      	cmp	r3, r2
 8006ce4:	d003      	beq.n	8006cee <TIM_Base_SetConfig+0x8a>
 8006ce6:	687b      	ldr	r3, [r7, #4]
 8006ce8:	4a20      	ldr	r2, [pc, #128]	@ (8006d6c <TIM_Base_SetConfig+0x108>)
 8006cea:	4293      	cmp	r3, r2
 8006cec:	d108      	bne.n	8006d00 <TIM_Base_SetConfig+0x9c>
  {
    /* Set the clock division */
    tmpcr1 &= ~TIM_CR1_CKD;
 8006cee:	68fb      	ldr	r3, [r7, #12]
 8006cf0:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 8006cf4:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= (uint32_t)Structure->ClockDivision;
 8006cf6:	683b      	ldr	r3, [r7, #0]
 8006cf8:	68db      	ldr	r3, [r3, #12]
 8006cfa:	68fa      	ldr	r2, [r7, #12]
 8006cfc:	4313      	orrs	r3, r2
 8006cfe:	60fb      	str	r3, [r7, #12]
  }

  /* Set the auto-reload preload */
  MODIFY_REG(tmpcr1, TIM_CR1_ARPE, Structure->AutoReloadPreload);
 8006d00:	68fb      	ldr	r3, [r7, #12]
 8006d02:	f023 0280 	bic.w	r2, r3, #128	@ 0x80
 8006d06:	683b      	ldr	r3, [r7, #0]
 8006d08:	695b      	ldr	r3, [r3, #20]
 8006d0a:	4313      	orrs	r3, r2
 8006d0c:	60fb      	str	r3, [r7, #12]

  /* Set the Autoreload value */
  TIMx->ARR = (uint32_t)Structure->Period ;
 8006d0e:	683b      	ldr	r3, [r7, #0]
 8006d10:	689a      	ldr	r2, [r3, #8]
 8006d12:	687b      	ldr	r3, [r7, #4]
 8006d14:	62da      	str	r2, [r3, #44]	@ 0x2c

  /* Set the Prescaler value */
  TIMx->PSC = Structure->Prescaler;
 8006d16:	683b      	ldr	r3, [r7, #0]
 8006d18:	681a      	ldr	r2, [r3, #0]
 8006d1a:	687b      	ldr	r3, [r7, #4]
 8006d1c:	629a      	str	r2, [r3, #40]	@ 0x28

  if (IS_TIM_REPETITION_COUNTER_INSTANCE(TIMx))
 8006d1e:	687b      	ldr	r3, [r7, #4]
 8006d20:	4a0c      	ldr	r2, [pc, #48]	@ (8006d54 <TIM_Base_SetConfig+0xf0>)
 8006d22:	4293      	cmp	r3, r2
 8006d24:	d103      	bne.n	8006d2e <TIM_Base_SetConfig+0xca>
  {
    /* Set the Repetition Counter value */
    TIMx->RCR = Structure->RepetitionCounter;
 8006d26:	683b      	ldr	r3, [r7, #0]
 8006d28:	691a      	ldr	r2, [r3, #16]
 8006d2a:	687b      	ldr	r3, [r7, #4]
 8006d2c:	631a      	str	r2, [r3, #48]	@ 0x30
  }

  /* Disable Update Event (UEV) with Update Generation (UG)
     by changing Update Request Source (URS) to avoid Update flag (UIF) */
  SET_BIT(TIMx->CR1, TIM_CR1_URS);
 8006d2e:	687b      	ldr	r3, [r7, #4]
 8006d30:	681b      	ldr	r3, [r3, #0]
 8006d32:	f043 0204 	orr.w	r2, r3, #4
 8006d36:	687b      	ldr	r3, [r7, #4]
 8006d38:	601a      	str	r2, [r3, #0]

  /* Generate an update event to reload the Prescaler
     and the repetition counter (only for advanced timer) value immediately */
  TIMx->EGR = TIM_EGR_UG;
 8006d3a:	687b      	ldr	r3, [r7, #4]
 8006d3c:	2201      	movs	r2, #1
 8006d3e:	615a      	str	r2, [r3, #20]

  TIMx->CR1 = tmpcr1;
 8006d40:	687b      	ldr	r3, [r7, #4]
 8006d42:	68fa      	ldr	r2, [r7, #12]
 8006d44:	601a      	str	r2, [r3, #0]
}
 8006d46:	bf00      	nop
 8006d48:	3714      	adds	r7, #20
 8006d4a:	46bd      	mov	sp, r7
 8006d4c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006d50:	4770      	bx	lr
 8006d52:	bf00      	nop
 8006d54:	40010000 	.word	0x40010000
 8006d58:	40000400 	.word	0x40000400
 8006d5c:	40000800 	.word	0x40000800
 8006d60:	40000c00 	.word	0x40000c00
 8006d64:	40014000 	.word	0x40014000
 8006d68:	40014400 	.word	0x40014400
 8006d6c:	40014800 	.word	0x40014800

08006d70 <TIM_OC1_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC1_SetConfig(TIM_TypeDef *TIMx, const TIM_OC_InitTypeDef *OC_Config)
{
 8006d70:	b480      	push	{r7}
 8006d72:	b087      	sub	sp, #28
 8006d74:	af00      	add	r7, sp, #0
 8006d76:	6078      	str	r0, [r7, #4]
 8006d78:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 8006d7a:	687b      	ldr	r3, [r7, #4]
 8006d7c:	6a1b      	ldr	r3, [r3, #32]
 8006d7e:	617b      	str	r3, [r7, #20]

  /* Disable the Channel 1: Reset the CC1E Bit */
  TIMx->CCER &= ~TIM_CCER_CC1E;
 8006d80:	687b      	ldr	r3, [r7, #4]
 8006d82:	6a1b      	ldr	r3, [r3, #32]
 8006d84:	f023 0201 	bic.w	r2, r3, #1
 8006d88:	687b      	ldr	r3, [r7, #4]
 8006d8a:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8006d8c:	687b      	ldr	r3, [r7, #4]
 8006d8e:	685b      	ldr	r3, [r3, #4]
 8006d90:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR1;
 8006d92:	687b      	ldr	r3, [r7, #4]
 8006d94:	699b      	ldr	r3, [r3, #24]
 8006d96:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare Mode Bits */
  tmpccmrx &= ~TIM_CCMR1_OC1M;
 8006d98:	68fb      	ldr	r3, [r7, #12]
 8006d9a:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 8006d9e:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR1_CC1S;
 8006da0:	68fb      	ldr	r3, [r7, #12]
 8006da2:	f023 0303 	bic.w	r3, r3, #3
 8006da6:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= OC_Config->OCMode;
 8006da8:	683b      	ldr	r3, [r7, #0]
 8006daa:	681b      	ldr	r3, [r3, #0]
 8006dac:	68fa      	ldr	r2, [r7, #12]
 8006dae:	4313      	orrs	r3, r2
 8006db0:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC1P;
 8006db2:	697b      	ldr	r3, [r7, #20]
 8006db4:	f023 0302 	bic.w	r3, r3, #2
 8006db8:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= OC_Config->OCPolarity;
 8006dba:	683b      	ldr	r3, [r7, #0]
 8006dbc:	689b      	ldr	r3, [r3, #8]
 8006dbe:	697a      	ldr	r2, [r7, #20]
 8006dc0:	4313      	orrs	r3, r2
 8006dc2:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_1))
 8006dc4:	687b      	ldr	r3, [r7, #4]
 8006dc6:	4a1c      	ldr	r2, [pc, #112]	@ (8006e38 <TIM_OC1_SetConfig+0xc8>)
 8006dc8:	4293      	cmp	r3, r2
 8006dca:	d10c      	bne.n	8006de6 <TIM_OC1_SetConfig+0x76>
  {
    /* Check parameters */
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC1NP;
 8006dcc:	697b      	ldr	r3, [r7, #20]
 8006dce:	f023 0308 	bic.w	r3, r3, #8
 8006dd2:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= OC_Config->OCNPolarity;
 8006dd4:	683b      	ldr	r3, [r7, #0]
 8006dd6:	68db      	ldr	r3, [r3, #12]
 8006dd8:	697a      	ldr	r2, [r7, #20]
 8006dda:	4313      	orrs	r3, r2
 8006ddc:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC1NE;
 8006dde:	697b      	ldr	r3, [r7, #20]
 8006de0:	f023 0304 	bic.w	r3, r3, #4
 8006de4:	617b      	str	r3, [r7, #20]
  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8006de6:	687b      	ldr	r3, [r7, #4]
 8006de8:	4a13      	ldr	r2, [pc, #76]	@ (8006e38 <TIM_OC1_SetConfig+0xc8>)
 8006dea:	4293      	cmp	r3, r2
 8006dec:	d111      	bne.n	8006e12 <TIM_OC1_SetConfig+0xa2>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS1;
 8006dee:	693b      	ldr	r3, [r7, #16]
 8006df0:	f423 7380 	bic.w	r3, r3, #256	@ 0x100
 8006df4:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS1N;
 8006df6:	693b      	ldr	r3, [r7, #16]
 8006df8:	f423 7300 	bic.w	r3, r3, #512	@ 0x200
 8006dfc:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= OC_Config->OCIdleState;
 8006dfe:	683b      	ldr	r3, [r7, #0]
 8006e00:	695b      	ldr	r3, [r3, #20]
 8006e02:	693a      	ldr	r2, [r7, #16]
 8006e04:	4313      	orrs	r3, r2
 8006e06:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= OC_Config->OCNIdleState;
 8006e08:	683b      	ldr	r3, [r7, #0]
 8006e0a:	699b      	ldr	r3, [r3, #24]
 8006e0c:	693a      	ldr	r2, [r7, #16]
 8006e0e:	4313      	orrs	r3, r2
 8006e10:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8006e12:	687b      	ldr	r3, [r7, #4]
 8006e14:	693a      	ldr	r2, [r7, #16]
 8006e16:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR1 */
  TIMx->CCMR1 = tmpccmrx;
 8006e18:	687b      	ldr	r3, [r7, #4]
 8006e1a:	68fa      	ldr	r2, [r7, #12]
 8006e1c:	619a      	str	r2, [r3, #24]

  /* Set the Capture Compare Register value */
  TIMx->CCR1 = OC_Config->Pulse;
 8006e1e:	683b      	ldr	r3, [r7, #0]
 8006e20:	685a      	ldr	r2, [r3, #4]
 8006e22:	687b      	ldr	r3, [r7, #4]
 8006e24:	635a      	str	r2, [r3, #52]	@ 0x34

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8006e26:	687b      	ldr	r3, [r7, #4]
 8006e28:	697a      	ldr	r2, [r7, #20]
 8006e2a:	621a      	str	r2, [r3, #32]
}
 8006e2c:	bf00      	nop
 8006e2e:	371c      	adds	r7, #28
 8006e30:	46bd      	mov	sp, r7
 8006e32:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006e36:	4770      	bx	lr
 8006e38:	40010000 	.word	0x40010000

08006e3c <TIM_OC2_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
void TIM_OC2_SetConfig(TIM_TypeDef *TIMx, const TIM_OC_InitTypeDef *OC_Config)
{
 8006e3c:	b480      	push	{r7}
 8006e3e:	b087      	sub	sp, #28
 8006e40:	af00      	add	r7, sp, #0
 8006e42:	6078      	str	r0, [r7, #4]
 8006e44:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 8006e46:	687b      	ldr	r3, [r7, #4]
 8006e48:	6a1b      	ldr	r3, [r3, #32]
 8006e4a:	617b      	str	r3, [r7, #20]

  /* Disable the Channel 2: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC2E;
 8006e4c:	687b      	ldr	r3, [r7, #4]
 8006e4e:	6a1b      	ldr	r3, [r3, #32]
 8006e50:	f023 0210 	bic.w	r2, r3, #16
 8006e54:	687b      	ldr	r3, [r7, #4]
 8006e56:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8006e58:	687b      	ldr	r3, [r7, #4]
 8006e5a:	685b      	ldr	r3, [r3, #4]
 8006e5c:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR1;
 8006e5e:	687b      	ldr	r3, [r7, #4]
 8006e60:	699b      	ldr	r3, [r3, #24]
 8006e62:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR1_OC2M;
 8006e64:	68fb      	ldr	r3, [r7, #12]
 8006e66:	f423 43e0 	bic.w	r3, r3, #28672	@ 0x7000
 8006e6a:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR1_CC2S;
 8006e6c:	68fb      	ldr	r3, [r7, #12]
 8006e6e:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 8006e72:	60fb      	str	r3, [r7, #12]

  /* Select the Output Compare Mode */
  tmpccmrx |= (OC_Config->OCMode << 8U);
 8006e74:	683b      	ldr	r3, [r7, #0]
 8006e76:	681b      	ldr	r3, [r3, #0]
 8006e78:	021b      	lsls	r3, r3, #8
 8006e7a:	68fa      	ldr	r2, [r7, #12]
 8006e7c:	4313      	orrs	r3, r2
 8006e7e:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC2P;
 8006e80:	697b      	ldr	r3, [r7, #20]
 8006e82:	f023 0320 	bic.w	r3, r3, #32
 8006e86:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 4U);
 8006e88:	683b      	ldr	r3, [r7, #0]
 8006e8a:	689b      	ldr	r3, [r3, #8]
 8006e8c:	011b      	lsls	r3, r3, #4
 8006e8e:	697a      	ldr	r2, [r7, #20]
 8006e90:	4313      	orrs	r3, r2
 8006e92:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_2))
 8006e94:	687b      	ldr	r3, [r7, #4]
 8006e96:	4a1e      	ldr	r2, [pc, #120]	@ (8006f10 <TIM_OC2_SetConfig+0xd4>)
 8006e98:	4293      	cmp	r3, r2
 8006e9a:	d10d      	bne.n	8006eb8 <TIM_OC2_SetConfig+0x7c>
  {
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC2NP;
 8006e9c:	697b      	ldr	r3, [r7, #20]
 8006e9e:	f023 0380 	bic.w	r3, r3, #128	@ 0x80
 8006ea2:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= (OC_Config->OCNPolarity << 4U);
 8006ea4:	683b      	ldr	r3, [r7, #0]
 8006ea6:	68db      	ldr	r3, [r3, #12]
 8006ea8:	011b      	lsls	r3, r3, #4
 8006eaa:	697a      	ldr	r2, [r7, #20]
 8006eac:	4313      	orrs	r3, r2
 8006eae:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC2NE;
 8006eb0:	697b      	ldr	r3, [r7, #20]
 8006eb2:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
 8006eb6:	617b      	str	r3, [r7, #20]
  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8006eb8:	687b      	ldr	r3, [r7, #4]
 8006eba:	4a15      	ldr	r2, [pc, #84]	@ (8006f10 <TIM_OC2_SetConfig+0xd4>)
 8006ebc:	4293      	cmp	r3, r2
 8006ebe:	d113      	bne.n	8006ee8 <TIM_OC2_SetConfig+0xac>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS2;
 8006ec0:	693b      	ldr	r3, [r7, #16]
 8006ec2:	f423 6380 	bic.w	r3, r3, #1024	@ 0x400
 8006ec6:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS2N;
 8006ec8:	693b      	ldr	r3, [r7, #16]
 8006eca:	f423 6300 	bic.w	r3, r3, #2048	@ 0x800
 8006ece:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 2U);
 8006ed0:	683b      	ldr	r3, [r7, #0]
 8006ed2:	695b      	ldr	r3, [r3, #20]
 8006ed4:	009b      	lsls	r3, r3, #2
 8006ed6:	693a      	ldr	r2, [r7, #16]
 8006ed8:	4313      	orrs	r3, r2
 8006eda:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= (OC_Config->OCNIdleState << 2U);
 8006edc:	683b      	ldr	r3, [r7, #0]
 8006ede:	699b      	ldr	r3, [r3, #24]
 8006ee0:	009b      	lsls	r3, r3, #2
 8006ee2:	693a      	ldr	r2, [r7, #16]
 8006ee4:	4313      	orrs	r3, r2
 8006ee6:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8006ee8:	687b      	ldr	r3, [r7, #4]
 8006eea:	693a      	ldr	r2, [r7, #16]
 8006eec:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR1 */
  TIMx->CCMR1 = tmpccmrx;
 8006eee:	687b      	ldr	r3, [r7, #4]
 8006ef0:	68fa      	ldr	r2, [r7, #12]
 8006ef2:	619a      	str	r2, [r3, #24]

  /* Set the Capture Compare Register value */
  TIMx->CCR2 = OC_Config->Pulse;
 8006ef4:	683b      	ldr	r3, [r7, #0]
 8006ef6:	685a      	ldr	r2, [r3, #4]
 8006ef8:	687b      	ldr	r3, [r7, #4]
 8006efa:	639a      	str	r2, [r3, #56]	@ 0x38

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8006efc:	687b      	ldr	r3, [r7, #4]
 8006efe:	697a      	ldr	r2, [r7, #20]
 8006f00:	621a      	str	r2, [r3, #32]
}
 8006f02:	bf00      	nop
 8006f04:	371c      	adds	r7, #28
 8006f06:	46bd      	mov	sp, r7
 8006f08:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006f0c:	4770      	bx	lr
 8006f0e:	bf00      	nop
 8006f10:	40010000 	.word	0x40010000

08006f14 <TIM_OC3_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC3_SetConfig(TIM_TypeDef *TIMx, const TIM_OC_InitTypeDef *OC_Config)
{
 8006f14:	b480      	push	{r7}
 8006f16:	b087      	sub	sp, #28
 8006f18:	af00      	add	r7, sp, #0
 8006f1a:	6078      	str	r0, [r7, #4]
 8006f1c:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 8006f1e:	687b      	ldr	r3, [r7, #4]
 8006f20:	6a1b      	ldr	r3, [r3, #32]
 8006f22:	617b      	str	r3, [r7, #20]

  /* Disable the Channel 3: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC3E;
 8006f24:	687b      	ldr	r3, [r7, #4]
 8006f26:	6a1b      	ldr	r3, [r3, #32]
 8006f28:	f423 7280 	bic.w	r2, r3, #256	@ 0x100
 8006f2c:	687b      	ldr	r3, [r7, #4]
 8006f2e:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8006f30:	687b      	ldr	r3, [r7, #4]
 8006f32:	685b      	ldr	r3, [r3, #4]
 8006f34:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR2 register value */
  tmpccmrx = TIMx->CCMR2;
 8006f36:	687b      	ldr	r3, [r7, #4]
 8006f38:	69db      	ldr	r3, [r3, #28]
 8006f3a:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR2_OC3M;
 8006f3c:	68fb      	ldr	r3, [r7, #12]
 8006f3e:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 8006f42:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR2_CC3S;
 8006f44:	68fb      	ldr	r3, [r7, #12]
 8006f46:	f023 0303 	bic.w	r3, r3, #3
 8006f4a:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= OC_Config->OCMode;
 8006f4c:	683b      	ldr	r3, [r7, #0]
 8006f4e:	681b      	ldr	r3, [r3, #0]
 8006f50:	68fa      	ldr	r2, [r7, #12]
 8006f52:	4313      	orrs	r3, r2
 8006f54:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC3P;
 8006f56:	697b      	ldr	r3, [r7, #20]
 8006f58:	f423 7300 	bic.w	r3, r3, #512	@ 0x200
 8006f5c:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 8U);
 8006f5e:	683b      	ldr	r3, [r7, #0]
 8006f60:	689b      	ldr	r3, [r3, #8]
 8006f62:	021b      	lsls	r3, r3, #8
 8006f64:	697a      	ldr	r2, [r7, #20]
 8006f66:	4313      	orrs	r3, r2
 8006f68:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_3))
 8006f6a:	687b      	ldr	r3, [r7, #4]
 8006f6c:	4a1d      	ldr	r2, [pc, #116]	@ (8006fe4 <TIM_OC3_SetConfig+0xd0>)
 8006f6e:	4293      	cmp	r3, r2
 8006f70:	d10d      	bne.n	8006f8e <TIM_OC3_SetConfig+0x7a>
  {
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC3NP;
 8006f72:	697b      	ldr	r3, [r7, #20]
 8006f74:	f423 6300 	bic.w	r3, r3, #2048	@ 0x800
 8006f78:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= (OC_Config->OCNPolarity << 8U);
 8006f7a:	683b      	ldr	r3, [r7, #0]
 8006f7c:	68db      	ldr	r3, [r3, #12]
 8006f7e:	021b      	lsls	r3, r3, #8
 8006f80:	697a      	ldr	r2, [r7, #20]
 8006f82:	4313      	orrs	r3, r2
 8006f84:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC3NE;
 8006f86:	697b      	ldr	r3, [r7, #20]
 8006f88:	f423 6380 	bic.w	r3, r3, #1024	@ 0x400
 8006f8c:	617b      	str	r3, [r7, #20]
  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8006f8e:	687b      	ldr	r3, [r7, #4]
 8006f90:	4a14      	ldr	r2, [pc, #80]	@ (8006fe4 <TIM_OC3_SetConfig+0xd0>)
 8006f92:	4293      	cmp	r3, r2
 8006f94:	d113      	bne.n	8006fbe <TIM_OC3_SetConfig+0xaa>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS3;
 8006f96:	693b      	ldr	r3, [r7, #16]
 8006f98:	f423 5380 	bic.w	r3, r3, #4096	@ 0x1000
 8006f9c:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS3N;
 8006f9e:	693b      	ldr	r3, [r7, #16]
 8006fa0:	f423 5300 	bic.w	r3, r3, #8192	@ 0x2000
 8006fa4:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 4U);
 8006fa6:	683b      	ldr	r3, [r7, #0]
 8006fa8:	695b      	ldr	r3, [r3, #20]
 8006faa:	011b      	lsls	r3, r3, #4
 8006fac:	693a      	ldr	r2, [r7, #16]
 8006fae:	4313      	orrs	r3, r2
 8006fb0:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= (OC_Config->OCNIdleState << 4U);
 8006fb2:	683b      	ldr	r3, [r7, #0]
 8006fb4:	699b      	ldr	r3, [r3, #24]
 8006fb6:	011b      	lsls	r3, r3, #4
 8006fb8:	693a      	ldr	r2, [r7, #16]
 8006fba:	4313      	orrs	r3, r2
 8006fbc:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8006fbe:	687b      	ldr	r3, [r7, #4]
 8006fc0:	693a      	ldr	r2, [r7, #16]
 8006fc2:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR2 */
  TIMx->CCMR2 = tmpccmrx;
 8006fc4:	687b      	ldr	r3, [r7, #4]
 8006fc6:	68fa      	ldr	r2, [r7, #12]
 8006fc8:	61da      	str	r2, [r3, #28]

  /* Set the Capture Compare Register value */
  TIMx->CCR3 = OC_Config->Pulse;
 8006fca:	683b      	ldr	r3, [r7, #0]
 8006fcc:	685a      	ldr	r2, [r3, #4]
 8006fce:	687b      	ldr	r3, [r7, #4]
 8006fd0:	63da      	str	r2, [r3, #60]	@ 0x3c

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8006fd2:	687b      	ldr	r3, [r7, #4]
 8006fd4:	697a      	ldr	r2, [r7, #20]
 8006fd6:	621a      	str	r2, [r3, #32]
}
 8006fd8:	bf00      	nop
 8006fda:	371c      	adds	r7, #28
 8006fdc:	46bd      	mov	sp, r7
 8006fde:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006fe2:	4770      	bx	lr
 8006fe4:	40010000 	.word	0x40010000

08006fe8 <TIM_OC4_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC4_SetConfig(TIM_TypeDef *TIMx, const TIM_OC_InitTypeDef *OC_Config)
{
 8006fe8:	b480      	push	{r7}
 8006fea:	b087      	sub	sp, #28
 8006fec:	af00      	add	r7, sp, #0
 8006fee:	6078      	str	r0, [r7, #4]
 8006ff0:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 8006ff2:	687b      	ldr	r3, [r7, #4]
 8006ff4:	6a1b      	ldr	r3, [r3, #32]
 8006ff6:	613b      	str	r3, [r7, #16]

  /* Disable the Channel 4: Reset the CC4E Bit */
  TIMx->CCER &= ~TIM_CCER_CC4E;
 8006ff8:	687b      	ldr	r3, [r7, #4]
 8006ffa:	6a1b      	ldr	r3, [r3, #32]
 8006ffc:	f423 5280 	bic.w	r2, r3, #4096	@ 0x1000
 8007000:	687b      	ldr	r3, [r7, #4]
 8007002:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8007004:	687b      	ldr	r3, [r7, #4]
 8007006:	685b      	ldr	r3, [r3, #4]
 8007008:	617b      	str	r3, [r7, #20]

  /* Get the TIMx CCMR2 register value */
  tmpccmrx = TIMx->CCMR2;
 800700a:	687b      	ldr	r3, [r7, #4]
 800700c:	69db      	ldr	r3, [r3, #28]
 800700e:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR2_OC4M;
 8007010:	68fb      	ldr	r3, [r7, #12]
 8007012:	f423 43e0 	bic.w	r3, r3, #28672	@ 0x7000
 8007016:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR2_CC4S;
 8007018:	68fb      	ldr	r3, [r7, #12]
 800701a:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 800701e:	60fb      	str	r3, [r7, #12]

  /* Select the Output Compare Mode */
  tmpccmrx |= (OC_Config->OCMode << 8U);
 8007020:	683b      	ldr	r3, [r7, #0]
 8007022:	681b      	ldr	r3, [r3, #0]
 8007024:	021b      	lsls	r3, r3, #8
 8007026:	68fa      	ldr	r2, [r7, #12]
 8007028:	4313      	orrs	r3, r2
 800702a:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC4P;
 800702c:	693b      	ldr	r3, [r7, #16]
 800702e:	f423 5300 	bic.w	r3, r3, #8192	@ 0x2000
 8007032:	613b      	str	r3, [r7, #16]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 12U);
 8007034:	683b      	ldr	r3, [r7, #0]
 8007036:	689b      	ldr	r3, [r3, #8]
 8007038:	031b      	lsls	r3, r3, #12
 800703a:	693a      	ldr	r2, [r7, #16]
 800703c:	4313      	orrs	r3, r2
 800703e:	613b      	str	r3, [r7, #16]

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8007040:	687b      	ldr	r3, [r7, #4]
 8007042:	4a10      	ldr	r2, [pc, #64]	@ (8007084 <TIM_OC4_SetConfig+0x9c>)
 8007044:	4293      	cmp	r3, r2
 8007046:	d109      	bne.n	800705c <TIM_OC4_SetConfig+0x74>
  {
    /* Check parameters */
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS4;
 8007048:	697b      	ldr	r3, [r7, #20]
 800704a:	f423 4380 	bic.w	r3, r3, #16384	@ 0x4000
 800704e:	617b      	str	r3, [r7, #20]

    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 6U);
 8007050:	683b      	ldr	r3, [r7, #0]
 8007052:	695b      	ldr	r3, [r3, #20]
 8007054:	019b      	lsls	r3, r3, #6
 8007056:	697a      	ldr	r2, [r7, #20]
 8007058:	4313      	orrs	r3, r2
 800705a:	617b      	str	r3, [r7, #20]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 800705c:	687b      	ldr	r3, [r7, #4]
 800705e:	697a      	ldr	r2, [r7, #20]
 8007060:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR2 */
  TIMx->CCMR2 = tmpccmrx;
 8007062:	687b      	ldr	r3, [r7, #4]
 8007064:	68fa      	ldr	r2, [r7, #12]
 8007066:	61da      	str	r2, [r3, #28]

  /* Set the Capture Compare Register value */
  TIMx->CCR4 = OC_Config->Pulse;
 8007068:	683b      	ldr	r3, [r7, #0]
 800706a:	685a      	ldr	r2, [r3, #4]
 800706c:	687b      	ldr	r3, [r7, #4]
 800706e:	641a      	str	r2, [r3, #64]	@ 0x40

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8007070:	687b      	ldr	r3, [r7, #4]
 8007072:	693a      	ldr	r2, [r7, #16]
 8007074:	621a      	str	r2, [r3, #32]
}
 8007076:	bf00      	nop
 8007078:	371c      	adds	r7, #28
 800707a:	46bd      	mov	sp, r7
 800707c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007080:	4770      	bx	lr
 8007082:	bf00      	nop
 8007084:	40010000 	.word	0x40010000

08007088 <TIM_TI1_ConfigInputStage>:
  * @param  TIM_ICFilter Specifies the Input Capture Filter.
  *          This parameter must be a value between 0x00 and 0x0F.
  * @retval None
  */
static void TIM_TI1_ConfigInputStage(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICFilter)
{
 8007088:	b480      	push	{r7}
 800708a:	b087      	sub	sp, #28
 800708c:	af00      	add	r7, sp, #0
 800708e:	60f8      	str	r0, [r7, #12]
 8007090:	60b9      	str	r1, [r7, #8]
 8007092:	607a      	str	r2, [r7, #4]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 1: Reset the CC1E Bit */
  tmpccer = TIMx->CCER;
 8007094:	68fb      	ldr	r3, [r7, #12]
 8007096:	6a1b      	ldr	r3, [r3, #32]
 8007098:	617b      	str	r3, [r7, #20]
  TIMx->CCER &= ~TIM_CCER_CC1E;
 800709a:	68fb      	ldr	r3, [r7, #12]
 800709c:	6a1b      	ldr	r3, [r3, #32]
 800709e:	f023 0201 	bic.w	r2, r3, #1
 80070a2:	68fb      	ldr	r3, [r7, #12]
 80070a4:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 80070a6:	68fb      	ldr	r3, [r7, #12]
 80070a8:	699b      	ldr	r3, [r3, #24]
 80070aa:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC1F;
 80070ac:	693b      	ldr	r3, [r7, #16]
 80070ae:	f023 03f0 	bic.w	r3, r3, #240	@ 0xf0
 80070b2:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= (TIM_ICFilter << 4U);
 80070b4:	687b      	ldr	r3, [r7, #4]
 80070b6:	011b      	lsls	r3, r3, #4
 80070b8:	693a      	ldr	r2, [r7, #16]
 80070ba:	4313      	orrs	r3, r2
 80070bc:	613b      	str	r3, [r7, #16]

  /* Select the Polarity and set the CC1E Bit */
  tmpccer &= ~(TIM_CCER_CC1P | TIM_CCER_CC1NP);
 80070be:	697b      	ldr	r3, [r7, #20]
 80070c0:	f023 030a 	bic.w	r3, r3, #10
 80070c4:	617b      	str	r3, [r7, #20]
  tmpccer |= TIM_ICPolarity;
 80070c6:	697a      	ldr	r2, [r7, #20]
 80070c8:	68bb      	ldr	r3, [r7, #8]
 80070ca:	4313      	orrs	r3, r2
 80070cc:	617b      	str	r3, [r7, #20]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1;
 80070ce:	68fb      	ldr	r3, [r7, #12]
 80070d0:	693a      	ldr	r2, [r7, #16]
 80070d2:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 80070d4:	68fb      	ldr	r3, [r7, #12]
 80070d6:	697a      	ldr	r2, [r7, #20]
 80070d8:	621a      	str	r2, [r3, #32]
}
 80070da:	bf00      	nop
 80070dc:	371c      	adds	r7, #28
 80070de:	46bd      	mov	sp, r7
 80070e0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80070e4:	4770      	bx	lr

080070e6 <TIM_TI2_ConfigInputStage>:
  * @param  TIM_ICFilter Specifies the Input Capture Filter.
  *          This parameter must be a value between 0x00 and 0x0F.
  * @retval None
  */
static void TIM_TI2_ConfigInputStage(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICFilter)
{
 80070e6:	b480      	push	{r7}
 80070e8:	b087      	sub	sp, #28
 80070ea:	af00      	add	r7, sp, #0
 80070ec:	60f8      	str	r0, [r7, #12]
 80070ee:	60b9      	str	r1, [r7, #8]
 80070f0:	607a      	str	r2, [r7, #4]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 2: Reset the CC2E Bit */
  tmpccer = TIMx->CCER;
 80070f2:	68fb      	ldr	r3, [r7, #12]
 80070f4:	6a1b      	ldr	r3, [r3, #32]
 80070f6:	617b      	str	r3, [r7, #20]
  TIMx->CCER &= ~TIM_CCER_CC2E;
 80070f8:	68fb      	ldr	r3, [r7, #12]
 80070fa:	6a1b      	ldr	r3, [r3, #32]
 80070fc:	f023 0210 	bic.w	r2, r3, #16
 8007100:	68fb      	ldr	r3, [r7, #12]
 8007102:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 8007104:	68fb      	ldr	r3, [r7, #12]
 8007106:	699b      	ldr	r3, [r3, #24]
 8007108:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC2F;
 800710a:	693b      	ldr	r3, [r7, #16]
 800710c:	f423 4370 	bic.w	r3, r3, #61440	@ 0xf000
 8007110:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= (TIM_ICFilter << 12U);
 8007112:	687b      	ldr	r3, [r7, #4]
 8007114:	031b      	lsls	r3, r3, #12
 8007116:	693a      	ldr	r2, [r7, #16]
 8007118:	4313      	orrs	r3, r2
 800711a:	613b      	str	r3, [r7, #16]

  /* Select the Polarity and set the CC2E Bit */
  tmpccer &= ~(TIM_CCER_CC2P | TIM_CCER_CC2NP);
 800711c:	697b      	ldr	r3, [r7, #20]
 800711e:	f023 03a0 	bic.w	r3, r3, #160	@ 0xa0
 8007122:	617b      	str	r3, [r7, #20]
  tmpccer |= (TIM_ICPolarity << 4U);
 8007124:	68bb      	ldr	r3, [r7, #8]
 8007126:	011b      	lsls	r3, r3, #4
 8007128:	697a      	ldr	r2, [r7, #20]
 800712a:	4313      	orrs	r3, r2
 800712c:	617b      	str	r3, [r7, #20]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1 ;
 800712e:	68fb      	ldr	r3, [r7, #12]
 8007130:	693a      	ldr	r2, [r7, #16]
 8007132:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 8007134:	68fb      	ldr	r3, [r7, #12]
 8007136:	697a      	ldr	r2, [r7, #20]
 8007138:	621a      	str	r2, [r3, #32]
}
 800713a:	bf00      	nop
 800713c:	371c      	adds	r7, #28
 800713e:	46bd      	mov	sp, r7
 8007140:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007144:	4770      	bx	lr

08007146 <TIM_ITRx_SetConfig>:
  *            @arg TIM_TS_TI2FP2: Filtered Timer Input 2
  *            @arg TIM_TS_ETRF: External Trigger input
  * @retval None
  */
static void TIM_ITRx_SetConfig(TIM_TypeDef *TIMx, uint32_t InputTriggerSource)
{
 8007146:	b480      	push	{r7}
 8007148:	b085      	sub	sp, #20
 800714a:	af00      	add	r7, sp, #0
 800714c:	6078      	str	r0, [r7, #4]
 800714e:	6039      	str	r1, [r7, #0]
  uint32_t tmpsmcr;

  /* Get the TIMx SMCR register value */
  tmpsmcr = TIMx->SMCR;
 8007150:	687b      	ldr	r3, [r7, #4]
 8007152:	689b      	ldr	r3, [r3, #8]
 8007154:	60fb      	str	r3, [r7, #12]
  /* Reset the TS Bits */
  tmpsmcr &= ~TIM_SMCR_TS;
 8007156:	68fb      	ldr	r3, [r7, #12]
 8007158:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 800715c:	60fb      	str	r3, [r7, #12]
  /* Set the Input Trigger source and the slave mode*/
  tmpsmcr |= (InputTriggerSource | TIM_SLAVEMODE_EXTERNAL1);
 800715e:	683a      	ldr	r2, [r7, #0]
 8007160:	68fb      	ldr	r3, [r7, #12]
 8007162:	4313      	orrs	r3, r2
 8007164:	f043 0307 	orr.w	r3, r3, #7
 8007168:	60fb      	str	r3, [r7, #12]
  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 800716a:	687b      	ldr	r3, [r7, #4]
 800716c:	68fa      	ldr	r2, [r7, #12]
 800716e:	609a      	str	r2, [r3, #8]
}
 8007170:	bf00      	nop
 8007172:	3714      	adds	r7, #20
 8007174:	46bd      	mov	sp, r7
 8007176:	f85d 7b04 	ldr.w	r7, [sp], #4
 800717a:	4770      	bx	lr

0800717c <TIM_ETR_SetConfig>:
  *          This parameter must be a value between 0x00 and 0x0F
  * @retval None
  */
void TIM_ETR_SetConfig(TIM_TypeDef *TIMx, uint32_t TIM_ExtTRGPrescaler,
                       uint32_t TIM_ExtTRGPolarity, uint32_t ExtTRGFilter)
{
 800717c:	b480      	push	{r7}
 800717e:	b087      	sub	sp, #28
 8007180:	af00      	add	r7, sp, #0
 8007182:	60f8      	str	r0, [r7, #12]
 8007184:	60b9      	str	r1, [r7, #8]
 8007186:	607a      	str	r2, [r7, #4]
 8007188:	603b      	str	r3, [r7, #0]
  uint32_t tmpsmcr;

  tmpsmcr = TIMx->SMCR;
 800718a:	68fb      	ldr	r3, [r7, #12]
 800718c:	689b      	ldr	r3, [r3, #8]
 800718e:	617b      	str	r3, [r7, #20]

  /* Reset the ETR Bits */
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 8007190:	697b      	ldr	r3, [r7, #20]
 8007192:	f423 437f 	bic.w	r3, r3, #65280	@ 0xff00
 8007196:	617b      	str	r3, [r7, #20]

  /* Set the Prescaler, the Filter value and the Polarity */
  tmpsmcr |= (uint32_t)(TIM_ExtTRGPrescaler | (TIM_ExtTRGPolarity | (ExtTRGFilter << 8U)));
 8007198:	683b      	ldr	r3, [r7, #0]
 800719a:	021a      	lsls	r2, r3, #8
 800719c:	687b      	ldr	r3, [r7, #4]
 800719e:	431a      	orrs	r2, r3
 80071a0:	68bb      	ldr	r3, [r7, #8]
 80071a2:	4313      	orrs	r3, r2
 80071a4:	697a      	ldr	r2, [r7, #20]
 80071a6:	4313      	orrs	r3, r2
 80071a8:	617b      	str	r3, [r7, #20]

  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 80071aa:	68fb      	ldr	r3, [r7, #12]
 80071ac:	697a      	ldr	r2, [r7, #20]
 80071ae:	609a      	str	r2, [r3, #8]
}
 80071b0:	bf00      	nop
 80071b2:	371c      	adds	r7, #28
 80071b4:	46bd      	mov	sp, r7
 80071b6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80071ba:	4770      	bx	lr

080071bc <TIM_CCxChannelCmd>:
  * @param  ChannelState specifies the TIM Channel CCxE bit new state.
  *          This parameter can be: TIM_CCx_ENABLE or TIM_CCx_DISABLE.
  * @retval None
  */
void TIM_CCxChannelCmd(TIM_TypeDef *TIMx, uint32_t Channel, uint32_t ChannelState)
{
 80071bc:	b480      	push	{r7}
 80071be:	b087      	sub	sp, #28
 80071c0:	af00      	add	r7, sp, #0
 80071c2:	60f8      	str	r0, [r7, #12]
 80071c4:	60b9      	str	r1, [r7, #8]
 80071c6:	607a      	str	r2, [r7, #4]

  /* Check the parameters */
  assert_param(IS_TIM_CC1_INSTANCE(TIMx));
  assert_param(IS_TIM_CHANNELS(Channel));

  tmp = TIM_CCER_CC1E << (Channel & 0x1FU); /* 0x1FU = 31 bits max shift */
 80071c8:	68bb      	ldr	r3, [r7, #8]
 80071ca:	f003 031f 	and.w	r3, r3, #31
 80071ce:	2201      	movs	r2, #1
 80071d0:	fa02 f303 	lsl.w	r3, r2, r3
 80071d4:	617b      	str	r3, [r7, #20]

  /* Reset the CCxE Bit */
  TIMx->CCER &= ~tmp;
 80071d6:	68fb      	ldr	r3, [r7, #12]
 80071d8:	6a1a      	ldr	r2, [r3, #32]
 80071da:	697b      	ldr	r3, [r7, #20]
 80071dc:	43db      	mvns	r3, r3
 80071de:	401a      	ands	r2, r3
 80071e0:	68fb      	ldr	r3, [r7, #12]
 80071e2:	621a      	str	r2, [r3, #32]

  /* Set or reset the CCxE Bit */
  TIMx->CCER |= (uint32_t)(ChannelState << (Channel & 0x1FU)); /* 0x1FU = 31 bits max shift */
 80071e4:	68fb      	ldr	r3, [r7, #12]
 80071e6:	6a1a      	ldr	r2, [r3, #32]
 80071e8:	68bb      	ldr	r3, [r7, #8]
 80071ea:	f003 031f 	and.w	r3, r3, #31
 80071ee:	6879      	ldr	r1, [r7, #4]
 80071f0:	fa01 f303 	lsl.w	r3, r1, r3
 80071f4:	431a      	orrs	r2, r3
 80071f6:	68fb      	ldr	r3, [r7, #12]
 80071f8:	621a      	str	r2, [r3, #32]
}
 80071fa:	bf00      	nop
 80071fc:	371c      	adds	r7, #28
 80071fe:	46bd      	mov	sp, r7
 8007200:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007204:	4770      	bx	lr
	...

08007208 <HAL_TIMEx_MasterConfigSynchronization>:
  *         mode.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIMEx_MasterConfigSynchronization(TIM_HandleTypeDef *htim,
                                                        const TIM_MasterConfigTypeDef *sMasterConfig)
{
 8007208:	b480      	push	{r7}
 800720a:	b085      	sub	sp, #20
 800720c:	af00      	add	r7, sp, #0
 800720e:	6078      	str	r0, [r7, #4]
 8007210:	6039      	str	r1, [r7, #0]
  assert_param(IS_TIM_MASTER_INSTANCE(htim->Instance));
  assert_param(IS_TIM_TRGO_SOURCE(sMasterConfig->MasterOutputTrigger));
  assert_param(IS_TIM_MSM_STATE(sMasterConfig->MasterSlaveMode));

  /* Check input state */
  __HAL_LOCK(htim);
 8007212:	687b      	ldr	r3, [r7, #4]
 8007214:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 8007218:	2b01      	cmp	r3, #1
 800721a:	d101      	bne.n	8007220 <HAL_TIMEx_MasterConfigSynchronization+0x18>
 800721c:	2302      	movs	r3, #2
 800721e:	e050      	b.n	80072c2 <HAL_TIMEx_MasterConfigSynchronization+0xba>
 8007220:	687b      	ldr	r3, [r7, #4]
 8007222:	2201      	movs	r2, #1
 8007224:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  /* Change the handler state */
  htim->State = HAL_TIM_STATE_BUSY;
 8007228:	687b      	ldr	r3, [r7, #4]
 800722a:	2202      	movs	r2, #2
 800722c:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Get the TIMx CR2 register value */
  tmpcr2 = htim->Instance->CR2;
 8007230:	687b      	ldr	r3, [r7, #4]
 8007232:	681b      	ldr	r3, [r3, #0]
 8007234:	685b      	ldr	r3, [r3, #4]
 8007236:	60fb      	str	r3, [r7, #12]

  /* Get the TIMx SMCR register value */
  tmpsmcr = htim->Instance->SMCR;
 8007238:	687b      	ldr	r3, [r7, #4]
 800723a:	681b      	ldr	r3, [r3, #0]
 800723c:	689b      	ldr	r3, [r3, #8]
 800723e:	60bb      	str	r3, [r7, #8]

  /* Reset the MMS Bits */
  tmpcr2 &= ~TIM_CR2_MMS;
 8007240:	68fb      	ldr	r3, [r7, #12]
 8007242:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 8007246:	60fb      	str	r3, [r7, #12]
  /* Select the TRGO source */
  tmpcr2 |=  sMasterConfig->MasterOutputTrigger;
 8007248:	683b      	ldr	r3, [r7, #0]
 800724a:	681b      	ldr	r3, [r3, #0]
 800724c:	68fa      	ldr	r2, [r7, #12]
 800724e:	4313      	orrs	r3, r2
 8007250:	60fb      	str	r3, [r7, #12]

  /* Update TIMx CR2 */
  htim->Instance->CR2 = tmpcr2;
 8007252:	687b      	ldr	r3, [r7, #4]
 8007254:	681b      	ldr	r3, [r3, #0]
 8007256:	68fa      	ldr	r2, [r7, #12]
 8007258:	605a      	str	r2, [r3, #4]

  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 800725a:	687b      	ldr	r3, [r7, #4]
 800725c:	681b      	ldr	r3, [r3, #0]
 800725e:	4a1c      	ldr	r2, [pc, #112]	@ (80072d0 <HAL_TIMEx_MasterConfigSynchronization+0xc8>)
 8007260:	4293      	cmp	r3, r2
 8007262:	d018      	beq.n	8007296 <HAL_TIMEx_MasterConfigSynchronization+0x8e>
 8007264:	687b      	ldr	r3, [r7, #4]
 8007266:	681b      	ldr	r3, [r3, #0]
 8007268:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 800726c:	d013      	beq.n	8007296 <HAL_TIMEx_MasterConfigSynchronization+0x8e>
 800726e:	687b      	ldr	r3, [r7, #4]
 8007270:	681b      	ldr	r3, [r3, #0]
 8007272:	4a18      	ldr	r2, [pc, #96]	@ (80072d4 <HAL_TIMEx_MasterConfigSynchronization+0xcc>)
 8007274:	4293      	cmp	r3, r2
 8007276:	d00e      	beq.n	8007296 <HAL_TIMEx_MasterConfigSynchronization+0x8e>
 8007278:	687b      	ldr	r3, [r7, #4]
 800727a:	681b      	ldr	r3, [r3, #0]
 800727c:	4a16      	ldr	r2, [pc, #88]	@ (80072d8 <HAL_TIMEx_MasterConfigSynchronization+0xd0>)
 800727e:	4293      	cmp	r3, r2
 8007280:	d009      	beq.n	8007296 <HAL_TIMEx_MasterConfigSynchronization+0x8e>
 8007282:	687b      	ldr	r3, [r7, #4]
 8007284:	681b      	ldr	r3, [r3, #0]
 8007286:	4a15      	ldr	r2, [pc, #84]	@ (80072dc <HAL_TIMEx_MasterConfigSynchronization+0xd4>)
 8007288:	4293      	cmp	r3, r2
 800728a:	d004      	beq.n	8007296 <HAL_TIMEx_MasterConfigSynchronization+0x8e>
 800728c:	687b      	ldr	r3, [r7, #4]
 800728e:	681b      	ldr	r3, [r3, #0]
 8007290:	4a13      	ldr	r2, [pc, #76]	@ (80072e0 <HAL_TIMEx_MasterConfigSynchronization+0xd8>)
 8007292:	4293      	cmp	r3, r2
 8007294:	d10c      	bne.n	80072b0 <HAL_TIMEx_MasterConfigSynchronization+0xa8>
  {
    /* Reset the MSM Bit */
    tmpsmcr &= ~TIM_SMCR_MSM;
 8007296:	68bb      	ldr	r3, [r7, #8]
 8007298:	f023 0380 	bic.w	r3, r3, #128	@ 0x80
 800729c:	60bb      	str	r3, [r7, #8]
    /* Set master mode */
    tmpsmcr |= sMasterConfig->MasterSlaveMode;
 800729e:	683b      	ldr	r3, [r7, #0]
 80072a0:	685b      	ldr	r3, [r3, #4]
 80072a2:	68ba      	ldr	r2, [r7, #8]
 80072a4:	4313      	orrs	r3, r2
 80072a6:	60bb      	str	r3, [r7, #8]

    /* Update TIMx SMCR */
    htim->Instance->SMCR = tmpsmcr;
 80072a8:	687b      	ldr	r3, [r7, #4]
 80072aa:	681b      	ldr	r3, [r3, #0]
 80072ac:	68ba      	ldr	r2, [r7, #8]
 80072ae:	609a      	str	r2, [r3, #8]
  }

  /* Change the htim state */
  htim->State = HAL_TIM_STATE_READY;
 80072b0:	687b      	ldr	r3, [r7, #4]
 80072b2:	2201      	movs	r2, #1
 80072b4:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  __HAL_UNLOCK(htim);
 80072b8:	687b      	ldr	r3, [r7, #4]
 80072ba:	2200      	movs	r2, #0
 80072bc:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  return HAL_OK;
 80072c0:	2300      	movs	r3, #0
}
 80072c2:	4618      	mov	r0, r3
 80072c4:	3714      	adds	r7, #20
 80072c6:	46bd      	mov	sp, r7
 80072c8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80072cc:	4770      	bx	lr
 80072ce:	bf00      	nop
 80072d0:	40010000 	.word	0x40010000
 80072d4:	40000400 	.word	0x40000400
 80072d8:	40000800 	.word	0x40000800
 80072dc:	40000c00 	.word	0x40000c00
 80072e0:	40014000 	.word	0x40014000

080072e4 <USB_CoreInit>:
  * @param  cfg pointer to a USB_OTG_CfgTypeDef structure that contains
  *         the configuration information for the specified USBx peripheral.
  * @retval HAL status
  */
HAL_StatusTypeDef USB_CoreInit(USB_OTG_GlobalTypeDef *USBx, USB_OTG_CfgTypeDef cfg)
{
 80072e4:	b084      	sub	sp, #16
 80072e6:	b580      	push	{r7, lr}
 80072e8:	b084      	sub	sp, #16
 80072ea:	af00      	add	r7, sp, #0
 80072ec:	6078      	str	r0, [r7, #4]
 80072ee:	f107 001c 	add.w	r0, r7, #28
 80072f2:	e880 000e 	stmia.w	r0, {r1, r2, r3}
  HAL_StatusTypeDef ret;
  if (cfg.phy_itface == USB_OTG_ULPI_PHY)
 80072f6:	f897 3021 	ldrb.w	r3, [r7, #33]	@ 0x21
 80072fa:	2b01      	cmp	r3, #1
 80072fc:	d123      	bne.n	8007346 <USB_CoreInit+0x62>
  {
    USBx->GCCFG &= ~(USB_OTG_GCCFG_PWRDWN);
 80072fe:	687b      	ldr	r3, [r7, #4]
 8007300:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8007302:	f423 3280 	bic.w	r2, r3, #65536	@ 0x10000
 8007306:	687b      	ldr	r3, [r7, #4]
 8007308:	639a      	str	r2, [r3, #56]	@ 0x38

    /* Init The ULPI Interface */
    USBx->GUSBCFG &= ~(USB_OTG_GUSBCFG_TSDPS | USB_OTG_GUSBCFG_ULPIFSLS | USB_OTG_GUSBCFG_PHYSEL);
 800730a:	687b      	ldr	r3, [r7, #4]
 800730c:	68db      	ldr	r3, [r3, #12]
 800730e:	f423 0384 	bic.w	r3, r3, #4325376	@ 0x420000
 8007312:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
 8007316:	687a      	ldr	r2, [r7, #4]
 8007318:	60d3      	str	r3, [r2, #12]

    /* Select vbus source */
    USBx->GUSBCFG &= ~(USB_OTG_GUSBCFG_ULPIEVBUSD | USB_OTG_GUSBCFG_ULPIEVBUSI);
 800731a:	687b      	ldr	r3, [r7, #4]
 800731c:	68db      	ldr	r3, [r3, #12]
 800731e:	f423 1240 	bic.w	r2, r3, #3145728	@ 0x300000
 8007322:	687b      	ldr	r3, [r7, #4]
 8007324:	60da      	str	r2, [r3, #12]
    if (cfg.use_external_vbus == 1U)
 8007326:	f897 3028 	ldrb.w	r3, [r7, #40]	@ 0x28
 800732a:	2b01      	cmp	r3, #1
 800732c:	d105      	bne.n	800733a <USB_CoreInit+0x56>
    {
      USBx->GUSBCFG |= USB_OTG_GUSBCFG_ULPIEVBUSD;
 800732e:	687b      	ldr	r3, [r7, #4]
 8007330:	68db      	ldr	r3, [r3, #12]
 8007332:	f443 1280 	orr.w	r2, r3, #1048576	@ 0x100000
 8007336:	687b      	ldr	r3, [r7, #4]
 8007338:	60da      	str	r2, [r3, #12]
    }

    /* Reset after a PHY select */
    ret = USB_CoreReset(USBx);
 800733a:	6878      	ldr	r0, [r7, #4]
 800733c:	f000 f9dc 	bl	80076f8 <USB_CoreReset>
 8007340:	4603      	mov	r3, r0
 8007342:	73fb      	strb	r3, [r7, #15]
 8007344:	e01b      	b.n	800737e <USB_CoreInit+0x9a>
  }
  else /* FS interface (embedded Phy) */
  {
    /* Select FS Embedded PHY */
    USBx->GUSBCFG |= USB_OTG_GUSBCFG_PHYSEL;
 8007346:	687b      	ldr	r3, [r7, #4]
 8007348:	68db      	ldr	r3, [r3, #12]
 800734a:	f043 0240 	orr.w	r2, r3, #64	@ 0x40
 800734e:	687b      	ldr	r3, [r7, #4]
 8007350:	60da      	str	r2, [r3, #12]

    /* Reset after a PHY select */
    ret = USB_CoreReset(USBx);
 8007352:	6878      	ldr	r0, [r7, #4]
 8007354:	f000 f9d0 	bl	80076f8 <USB_CoreReset>
 8007358:	4603      	mov	r3, r0
 800735a:	73fb      	strb	r3, [r7, #15]

    if (cfg.battery_charging_enable == 0U)
 800735c:	f897 3025 	ldrb.w	r3, [r7, #37]	@ 0x25
 8007360:	2b00      	cmp	r3, #0
 8007362:	d106      	bne.n	8007372 <USB_CoreInit+0x8e>
    {
      /* Activate the USB Transceiver */
      USBx->GCCFG |= USB_OTG_GCCFG_PWRDWN;
 8007364:	687b      	ldr	r3, [r7, #4]
 8007366:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8007368:	f443 3280 	orr.w	r2, r3, #65536	@ 0x10000
 800736c:	687b      	ldr	r3, [r7, #4]
 800736e:	639a      	str	r2, [r3, #56]	@ 0x38
 8007370:	e005      	b.n	800737e <USB_CoreInit+0x9a>
    }
    else
    {
      /* Deactivate the USB Transceiver */
      USBx->GCCFG &= ~(USB_OTG_GCCFG_PWRDWN);
 8007372:	687b      	ldr	r3, [r7, #4]
 8007374:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8007376:	f423 3280 	bic.w	r2, r3, #65536	@ 0x10000
 800737a:	687b      	ldr	r3, [r7, #4]
 800737c:	639a      	str	r2, [r3, #56]	@ 0x38
    }
  }

  if (cfg.dma_enable == 1U)
 800737e:	7fbb      	ldrb	r3, [r7, #30]
 8007380:	2b01      	cmp	r3, #1
 8007382:	d10b      	bne.n	800739c <USB_CoreInit+0xb8>
  {
    USBx->GAHBCFG |= USB_OTG_GAHBCFG_HBSTLEN_2;
 8007384:	687b      	ldr	r3, [r7, #4]
 8007386:	689b      	ldr	r3, [r3, #8]
 8007388:	f043 0206 	orr.w	r2, r3, #6
 800738c:	687b      	ldr	r3, [r7, #4]
 800738e:	609a      	str	r2, [r3, #8]
    USBx->GAHBCFG |= USB_OTG_GAHBCFG_DMAEN;
 8007390:	687b      	ldr	r3, [r7, #4]
 8007392:	689b      	ldr	r3, [r3, #8]
 8007394:	f043 0220 	orr.w	r2, r3, #32
 8007398:	687b      	ldr	r3, [r7, #4]
 800739a:	609a      	str	r2, [r3, #8]
  }

  return ret;
 800739c:	7bfb      	ldrb	r3, [r7, #15]
}
 800739e:	4618      	mov	r0, r3
 80073a0:	3710      	adds	r7, #16
 80073a2:	46bd      	mov	sp, r7
 80073a4:	e8bd 4080 	ldmia.w	sp!, {r7, lr}
 80073a8:	b004      	add	sp, #16
 80073aa:	4770      	bx	lr

080073ac <USB_EnableGlobalInt>:
  *         Enables the controller's Global Int in the AHB Config reg
  * @param  USBx  Selected device
  * @retval HAL status
  */
HAL_StatusTypeDef USB_EnableGlobalInt(USB_OTG_GlobalTypeDef *USBx)
{
 80073ac:	b480      	push	{r7}
 80073ae:	b083      	sub	sp, #12
 80073b0:	af00      	add	r7, sp, #0
 80073b2:	6078      	str	r0, [r7, #4]
  USBx->GAHBCFG |= USB_OTG_GAHBCFG_GINT;
 80073b4:	687b      	ldr	r3, [r7, #4]
 80073b6:	689b      	ldr	r3, [r3, #8]
 80073b8:	f043 0201 	orr.w	r2, r3, #1
 80073bc:	687b      	ldr	r3, [r7, #4]
 80073be:	609a      	str	r2, [r3, #8]
  return HAL_OK;
 80073c0:	2300      	movs	r3, #0
}
 80073c2:	4618      	mov	r0, r3
 80073c4:	370c      	adds	r7, #12
 80073c6:	46bd      	mov	sp, r7
 80073c8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80073cc:	4770      	bx	lr

080073ce <USB_DisableGlobalInt>:
  *         Disable the controller's Global Int in the AHB Config reg
  * @param  USBx  Selected device
  * @retval HAL status
  */
HAL_StatusTypeDef USB_DisableGlobalInt(USB_OTG_GlobalTypeDef *USBx)
{
 80073ce:	b480      	push	{r7}
 80073d0:	b083      	sub	sp, #12
 80073d2:	af00      	add	r7, sp, #0
 80073d4:	6078      	str	r0, [r7, #4]
  USBx->GAHBCFG &= ~USB_OTG_GAHBCFG_GINT;
 80073d6:	687b      	ldr	r3, [r7, #4]
 80073d8:	689b      	ldr	r3, [r3, #8]
 80073da:	f023 0201 	bic.w	r2, r3, #1
 80073de:	687b      	ldr	r3, [r7, #4]
 80073e0:	609a      	str	r2, [r3, #8]
  return HAL_OK;
 80073e2:	2300      	movs	r3, #0
}
 80073e4:	4618      	mov	r0, r3
 80073e6:	370c      	adds	r7, #12
 80073e8:	46bd      	mov	sp, r7
 80073ea:	f85d 7b04 	ldr.w	r7, [sp], #4
 80073ee:	4770      	bx	lr

080073f0 <USB_SetCurrentMode>:
  *            @arg USB_DEVICE_MODE Peripheral mode
  *            @arg USB_HOST_MODE Host mode
  * @retval HAL status
  */
HAL_StatusTypeDef USB_SetCurrentMode(USB_OTG_GlobalTypeDef *USBx, USB_OTG_ModeTypeDef mode)
{
 80073f0:	b580      	push	{r7, lr}
 80073f2:	b084      	sub	sp, #16
 80073f4:	af00      	add	r7, sp, #0
 80073f6:	6078      	str	r0, [r7, #4]
 80073f8:	460b      	mov	r3, r1
 80073fa:	70fb      	strb	r3, [r7, #3]
  uint32_t ms = 0U;
 80073fc:	2300      	movs	r3, #0
 80073fe:	60fb      	str	r3, [r7, #12]

  USBx->GUSBCFG &= ~(USB_OTG_GUSBCFG_FHMOD | USB_OTG_GUSBCFG_FDMOD);
 8007400:	687b      	ldr	r3, [r7, #4]
 8007402:	68db      	ldr	r3, [r3, #12]
 8007404:	f023 42c0 	bic.w	r2, r3, #1610612736	@ 0x60000000
 8007408:	687b      	ldr	r3, [r7, #4]
 800740a:	60da      	str	r2, [r3, #12]

  if (mode == USB_HOST_MODE)
 800740c:	78fb      	ldrb	r3, [r7, #3]
 800740e:	2b01      	cmp	r3, #1
 8007410:	d115      	bne.n	800743e <USB_SetCurrentMode+0x4e>
  {
    USBx->GUSBCFG |= USB_OTG_GUSBCFG_FHMOD;
 8007412:	687b      	ldr	r3, [r7, #4]
 8007414:	68db      	ldr	r3, [r3, #12]
 8007416:	f043 5200 	orr.w	r2, r3, #536870912	@ 0x20000000
 800741a:	687b      	ldr	r3, [r7, #4]
 800741c:	60da      	str	r2, [r3, #12]

    do
    {
      HAL_Delay(10U);
 800741e:	200a      	movs	r0, #10
 8007420:	f7f9 ffc8 	bl	80013b4 <HAL_Delay>
      ms += 10U;
 8007424:	68fb      	ldr	r3, [r7, #12]
 8007426:	330a      	adds	r3, #10
 8007428:	60fb      	str	r3, [r7, #12]
    } while ((USB_GetMode(USBx) != (uint32_t)USB_HOST_MODE) && (ms < HAL_USB_CURRENT_MODE_MAX_DELAY_MS));
 800742a:	6878      	ldr	r0, [r7, #4]
 800742c:	f000 f956 	bl	80076dc <USB_GetMode>
 8007430:	4603      	mov	r3, r0
 8007432:	2b01      	cmp	r3, #1
 8007434:	d01e      	beq.n	8007474 <USB_SetCurrentMode+0x84>
 8007436:	68fb      	ldr	r3, [r7, #12]
 8007438:	2bc7      	cmp	r3, #199	@ 0xc7
 800743a:	d9f0      	bls.n	800741e <USB_SetCurrentMode+0x2e>
 800743c:	e01a      	b.n	8007474 <USB_SetCurrentMode+0x84>
  }
  else if (mode == USB_DEVICE_MODE)
 800743e:	78fb      	ldrb	r3, [r7, #3]
 8007440:	2b00      	cmp	r3, #0
 8007442:	d115      	bne.n	8007470 <USB_SetCurrentMode+0x80>
  {
    USBx->GUSBCFG |= USB_OTG_GUSBCFG_FDMOD;
 8007444:	687b      	ldr	r3, [r7, #4]
 8007446:	68db      	ldr	r3, [r3, #12]
 8007448:	f043 4280 	orr.w	r2, r3, #1073741824	@ 0x40000000
 800744c:	687b      	ldr	r3, [r7, #4]
 800744e:	60da      	str	r2, [r3, #12]

    do
    {
      HAL_Delay(10U);
 8007450:	200a      	movs	r0, #10
 8007452:	f7f9 ffaf 	bl	80013b4 <HAL_Delay>
      ms += 10U;
 8007456:	68fb      	ldr	r3, [r7, #12]
 8007458:	330a      	adds	r3, #10
 800745a:	60fb      	str	r3, [r7, #12]
    } while ((USB_GetMode(USBx) != (uint32_t)USB_DEVICE_MODE) && (ms < HAL_USB_CURRENT_MODE_MAX_DELAY_MS));
 800745c:	6878      	ldr	r0, [r7, #4]
 800745e:	f000 f93d 	bl	80076dc <USB_GetMode>
 8007462:	4603      	mov	r3, r0
 8007464:	2b00      	cmp	r3, #0
 8007466:	d005      	beq.n	8007474 <USB_SetCurrentMode+0x84>
 8007468:	68fb      	ldr	r3, [r7, #12]
 800746a:	2bc7      	cmp	r3, #199	@ 0xc7
 800746c:	d9f0      	bls.n	8007450 <USB_SetCurrentMode+0x60>
 800746e:	e001      	b.n	8007474 <USB_SetCurrentMode+0x84>
  }
  else
  {
    return HAL_ERROR;
 8007470:	2301      	movs	r3, #1
 8007472:	e005      	b.n	8007480 <USB_SetCurrentMode+0x90>
  }

  if (ms == HAL_USB_CURRENT_MODE_MAX_DELAY_MS)
 8007474:	68fb      	ldr	r3, [r7, #12]
 8007476:	2bc8      	cmp	r3, #200	@ 0xc8
 8007478:	d101      	bne.n	800747e <USB_SetCurrentMode+0x8e>
  {
    return HAL_ERROR;
 800747a:	2301      	movs	r3, #1
 800747c:	e000      	b.n	8007480 <USB_SetCurrentMode+0x90>
  }

  return HAL_OK;
 800747e:	2300      	movs	r3, #0
}
 8007480:	4618      	mov	r0, r3
 8007482:	3710      	adds	r7, #16
 8007484:	46bd      	mov	sp, r7
 8007486:	bd80      	pop	{r7, pc}

08007488 <USB_FlushTxFifo>:
  *         This parameter can be a value from 1 to 15
            15 means Flush all Tx FIFOs
  * @retval HAL status
  */
HAL_StatusTypeDef USB_FlushTxFifo(USB_OTG_GlobalTypeDef *USBx, uint32_t num)
{
 8007488:	b480      	push	{r7}
 800748a:	b085      	sub	sp, #20
 800748c:	af00      	add	r7, sp, #0
 800748e:	6078      	str	r0, [r7, #4]
 8007490:	6039      	str	r1, [r7, #0]
  __IO uint32_t count = 0U;
 8007492:	2300      	movs	r3, #0
 8007494:	60fb      	str	r3, [r7, #12]

  /* Wait for AHB master IDLE state. */
  do
  {
    count++;
 8007496:	68fb      	ldr	r3, [r7, #12]
 8007498:	3301      	adds	r3, #1
 800749a:	60fb      	str	r3, [r7, #12]

    if (count > HAL_USB_TIMEOUT)
 800749c:	68fb      	ldr	r3, [r7, #12]
 800749e:	f1b3 6f70 	cmp.w	r3, #251658240	@ 0xf000000
 80074a2:	d901      	bls.n	80074a8 <USB_FlushTxFifo+0x20>
    {
      return HAL_TIMEOUT;
 80074a4:	2303      	movs	r3, #3
 80074a6:	e01b      	b.n	80074e0 <USB_FlushTxFifo+0x58>
    }
  } while ((USBx->GRSTCTL & USB_OTG_GRSTCTL_AHBIDL) == 0U);
 80074a8:	687b      	ldr	r3, [r7, #4]
 80074aa:	691b      	ldr	r3, [r3, #16]
 80074ac:	2b00      	cmp	r3, #0
 80074ae:	daf2      	bge.n	8007496 <USB_FlushTxFifo+0xe>

  /* Flush TX Fifo */
  count = 0U;
 80074b0:	2300      	movs	r3, #0
 80074b2:	60fb      	str	r3, [r7, #12]
  USBx->GRSTCTL = (USB_OTG_GRSTCTL_TXFFLSH | (num << 6));
 80074b4:	683b      	ldr	r3, [r7, #0]
 80074b6:	019b      	lsls	r3, r3, #6
 80074b8:	f043 0220 	orr.w	r2, r3, #32
 80074bc:	687b      	ldr	r3, [r7, #4]
 80074be:	611a      	str	r2, [r3, #16]

  do
  {
    count++;
 80074c0:	68fb      	ldr	r3, [r7, #12]
 80074c2:	3301      	adds	r3, #1
 80074c4:	60fb      	str	r3, [r7, #12]

    if (count > HAL_USB_TIMEOUT)
 80074c6:	68fb      	ldr	r3, [r7, #12]
 80074c8:	f1b3 6f70 	cmp.w	r3, #251658240	@ 0xf000000
 80074cc:	d901      	bls.n	80074d2 <USB_FlushTxFifo+0x4a>
    {
      return HAL_TIMEOUT;
 80074ce:	2303      	movs	r3, #3
 80074d0:	e006      	b.n	80074e0 <USB_FlushTxFifo+0x58>
    }
  } while ((USBx->GRSTCTL & USB_OTG_GRSTCTL_TXFFLSH) == USB_OTG_GRSTCTL_TXFFLSH);
 80074d2:	687b      	ldr	r3, [r7, #4]
 80074d4:	691b      	ldr	r3, [r3, #16]
 80074d6:	f003 0320 	and.w	r3, r3, #32
 80074da:	2b20      	cmp	r3, #32
 80074dc:	d0f0      	beq.n	80074c0 <USB_FlushTxFifo+0x38>

  return HAL_OK;
 80074de:	2300      	movs	r3, #0
}
 80074e0:	4618      	mov	r0, r3
 80074e2:	3714      	adds	r7, #20
 80074e4:	46bd      	mov	sp, r7
 80074e6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80074ea:	4770      	bx	lr

080074ec <USB_FlushRxFifo>:
  * @brief  USB_FlushRxFifo  Flush Rx FIFO
  * @param  USBx  Selected device
  * @retval HAL status
  */
HAL_StatusTypeDef USB_FlushRxFifo(USB_OTG_GlobalTypeDef *USBx)
{
 80074ec:	b480      	push	{r7}
 80074ee:	b085      	sub	sp, #20
 80074f0:	af00      	add	r7, sp, #0
 80074f2:	6078      	str	r0, [r7, #4]
  __IO uint32_t count = 0U;
 80074f4:	2300      	movs	r3, #0
 80074f6:	60fb      	str	r3, [r7, #12]

  /* Wait for AHB master IDLE state. */
  do
  {
    count++;
 80074f8:	68fb      	ldr	r3, [r7, #12]
 80074fa:	3301      	adds	r3, #1
 80074fc:	60fb      	str	r3, [r7, #12]

    if (count > HAL_USB_TIMEOUT)
 80074fe:	68fb      	ldr	r3, [r7, #12]
 8007500:	f1b3 6f70 	cmp.w	r3, #251658240	@ 0xf000000
 8007504:	d901      	bls.n	800750a <USB_FlushRxFifo+0x1e>
    {
      return HAL_TIMEOUT;
 8007506:	2303      	movs	r3, #3
 8007508:	e018      	b.n	800753c <USB_FlushRxFifo+0x50>
    }
  } while ((USBx->GRSTCTL & USB_OTG_GRSTCTL_AHBIDL) == 0U);
 800750a:	687b      	ldr	r3, [r7, #4]
 800750c:	691b      	ldr	r3, [r3, #16]
 800750e:	2b00      	cmp	r3, #0
 8007510:	daf2      	bge.n	80074f8 <USB_FlushRxFifo+0xc>

  /* Flush RX Fifo */
  count = 0U;
 8007512:	2300      	movs	r3, #0
 8007514:	60fb      	str	r3, [r7, #12]
  USBx->GRSTCTL = USB_OTG_GRSTCTL_RXFFLSH;
 8007516:	687b      	ldr	r3, [r7, #4]
 8007518:	2210      	movs	r2, #16
 800751a:	611a      	str	r2, [r3, #16]

  do
  {
    count++;
 800751c:	68fb      	ldr	r3, [r7, #12]
 800751e:	3301      	adds	r3, #1
 8007520:	60fb      	str	r3, [r7, #12]

    if (count > HAL_USB_TIMEOUT)
 8007522:	68fb      	ldr	r3, [r7, #12]
 8007524:	f1b3 6f70 	cmp.w	r3, #251658240	@ 0xf000000
 8007528:	d901      	bls.n	800752e <USB_FlushRxFifo+0x42>
    {
      return HAL_TIMEOUT;
 800752a:	2303      	movs	r3, #3
 800752c:	e006      	b.n	800753c <USB_FlushRxFifo+0x50>
    }
  } while ((USBx->GRSTCTL & USB_OTG_GRSTCTL_RXFFLSH) == USB_OTG_GRSTCTL_RXFFLSH);
 800752e:	687b      	ldr	r3, [r7, #4]
 8007530:	691b      	ldr	r3, [r3, #16]
 8007532:	f003 0310 	and.w	r3, r3, #16
 8007536:	2b10      	cmp	r3, #16
 8007538:	d0f0      	beq.n	800751c <USB_FlushRxFifo+0x30>

  return HAL_OK;
 800753a:	2300      	movs	r3, #0
}
 800753c:	4618      	mov	r0, r3
 800753e:	3714      	adds	r7, #20
 8007540:	46bd      	mov	sp, r7
 8007542:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007546:	4770      	bx	lr

08007548 <USB_WritePacket>:
  *           1 : DMA feature used
  * @retval HAL status
  */
HAL_StatusTypeDef USB_WritePacket(const USB_OTG_GlobalTypeDef *USBx, uint8_t *src,
                                  uint8_t ch_ep_num, uint16_t len, uint8_t dma)
{
 8007548:	b480      	push	{r7}
 800754a:	b089      	sub	sp, #36	@ 0x24
 800754c:	af00      	add	r7, sp, #0
 800754e:	60f8      	str	r0, [r7, #12]
 8007550:	60b9      	str	r1, [r7, #8]
 8007552:	4611      	mov	r1, r2
 8007554:	461a      	mov	r2, r3
 8007556:	460b      	mov	r3, r1
 8007558:	71fb      	strb	r3, [r7, #7]
 800755a:	4613      	mov	r3, r2
 800755c:	80bb      	strh	r3, [r7, #4]
  uint32_t USBx_BASE = (uint32_t)USBx;
 800755e:	68fb      	ldr	r3, [r7, #12]
 8007560:	617b      	str	r3, [r7, #20]
  uint8_t *pSrc = src;
 8007562:	68bb      	ldr	r3, [r7, #8]
 8007564:	61fb      	str	r3, [r7, #28]
  uint32_t count32b;
  uint32_t i;

  if (dma == 0U)
 8007566:	f897 3028 	ldrb.w	r3, [r7, #40]	@ 0x28
 800756a:	2b00      	cmp	r3, #0
 800756c:	d123      	bne.n	80075b6 <USB_WritePacket+0x6e>
  {
    count32b = ((uint32_t)len + 3U) / 4U;
 800756e:	88bb      	ldrh	r3, [r7, #4]
 8007570:	3303      	adds	r3, #3
 8007572:	089b      	lsrs	r3, r3, #2
 8007574:	613b      	str	r3, [r7, #16]
    for (i = 0U; i < count32b; i++)
 8007576:	2300      	movs	r3, #0
 8007578:	61bb      	str	r3, [r7, #24]
 800757a:	e018      	b.n	80075ae <USB_WritePacket+0x66>
    {
      USBx_DFIFO((uint32_t)ch_ep_num) = __UNALIGNED_UINT32_READ(pSrc);
 800757c:	79fb      	ldrb	r3, [r7, #7]
 800757e:	031a      	lsls	r2, r3, #12
 8007580:	697b      	ldr	r3, [r7, #20]
 8007582:	4413      	add	r3, r2
 8007584:	f503 5380 	add.w	r3, r3, #4096	@ 0x1000
 8007588:	461a      	mov	r2, r3
 800758a:	69fb      	ldr	r3, [r7, #28]
 800758c:	681b      	ldr	r3, [r3, #0]
 800758e:	6013      	str	r3, [r2, #0]
      pSrc++;
 8007590:	69fb      	ldr	r3, [r7, #28]
 8007592:	3301      	adds	r3, #1
 8007594:	61fb      	str	r3, [r7, #28]
      pSrc++;
 8007596:	69fb      	ldr	r3, [r7, #28]
 8007598:	3301      	adds	r3, #1
 800759a:	61fb      	str	r3, [r7, #28]
      pSrc++;
 800759c:	69fb      	ldr	r3, [r7, #28]
 800759e:	3301      	adds	r3, #1
 80075a0:	61fb      	str	r3, [r7, #28]
      pSrc++;
 80075a2:	69fb      	ldr	r3, [r7, #28]
 80075a4:	3301      	adds	r3, #1
 80075a6:	61fb      	str	r3, [r7, #28]
    for (i = 0U; i < count32b; i++)
 80075a8:	69bb      	ldr	r3, [r7, #24]
 80075aa:	3301      	adds	r3, #1
 80075ac:	61bb      	str	r3, [r7, #24]
 80075ae:	69ba      	ldr	r2, [r7, #24]
 80075b0:	693b      	ldr	r3, [r7, #16]
 80075b2:	429a      	cmp	r2, r3
 80075b4:	d3e2      	bcc.n	800757c <USB_WritePacket+0x34>
    }
  }

  return HAL_OK;
 80075b6:	2300      	movs	r3, #0
}
 80075b8:	4618      	mov	r0, r3
 80075ba:	3724      	adds	r7, #36	@ 0x24
 80075bc:	46bd      	mov	sp, r7
 80075be:	f85d 7b04 	ldr.w	r7, [sp], #4
 80075c2:	4770      	bx	lr

080075c4 <USB_ReadPacket>:
  * @param  dest  source pointer
  * @param  len  Number of bytes to read
  * @retval pointer to destination buffer
  */
void *USB_ReadPacket(const USB_OTG_GlobalTypeDef *USBx, uint8_t *dest, uint16_t len)
{
 80075c4:	b480      	push	{r7}
 80075c6:	b08b      	sub	sp, #44	@ 0x2c
 80075c8:	af00      	add	r7, sp, #0
 80075ca:	60f8      	str	r0, [r7, #12]
 80075cc:	60b9      	str	r1, [r7, #8]
 80075ce:	4613      	mov	r3, r2
 80075d0:	80fb      	strh	r3, [r7, #6]
  uint32_t USBx_BASE = (uint32_t)USBx;
 80075d2:	68fb      	ldr	r3, [r7, #12]
 80075d4:	61bb      	str	r3, [r7, #24]
  uint8_t *pDest = dest;
 80075d6:	68bb      	ldr	r3, [r7, #8]
 80075d8:	627b      	str	r3, [r7, #36]	@ 0x24
  uint32_t pData;
  uint32_t i;
  uint32_t count32b = (uint32_t)len >> 2U;
 80075da:	88fb      	ldrh	r3, [r7, #6]
 80075dc:	089b      	lsrs	r3, r3, #2
 80075de:	b29b      	uxth	r3, r3
 80075e0:	617b      	str	r3, [r7, #20]
  uint16_t remaining_bytes = len % 4U;
 80075e2:	88fb      	ldrh	r3, [r7, #6]
 80075e4:	f003 0303 	and.w	r3, r3, #3
 80075e8:	83fb      	strh	r3, [r7, #30]

  for (i = 0U; i < count32b; i++)
 80075ea:	2300      	movs	r3, #0
 80075ec:	623b      	str	r3, [r7, #32]
 80075ee:	e014      	b.n	800761a <USB_ReadPacket+0x56>
  {
    __UNALIGNED_UINT32_WRITE(pDest, USBx_DFIFO(0U));
 80075f0:	69bb      	ldr	r3, [r7, #24]
 80075f2:	f503 5380 	add.w	r3, r3, #4096	@ 0x1000
 80075f6:	681a      	ldr	r2, [r3, #0]
 80075f8:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80075fa:	601a      	str	r2, [r3, #0]
    pDest++;
 80075fc:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80075fe:	3301      	adds	r3, #1
 8007600:	627b      	str	r3, [r7, #36]	@ 0x24
    pDest++;
 8007602:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8007604:	3301      	adds	r3, #1
 8007606:	627b      	str	r3, [r7, #36]	@ 0x24
    pDest++;
 8007608:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800760a:	3301      	adds	r3, #1
 800760c:	627b      	str	r3, [r7, #36]	@ 0x24
    pDest++;
 800760e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8007610:	3301      	adds	r3, #1
 8007612:	627b      	str	r3, [r7, #36]	@ 0x24
  for (i = 0U; i < count32b; i++)
 8007614:	6a3b      	ldr	r3, [r7, #32]
 8007616:	3301      	adds	r3, #1
 8007618:	623b      	str	r3, [r7, #32]
 800761a:	6a3a      	ldr	r2, [r7, #32]
 800761c:	697b      	ldr	r3, [r7, #20]
 800761e:	429a      	cmp	r2, r3
 8007620:	d3e6      	bcc.n	80075f0 <USB_ReadPacket+0x2c>
  }

  /* When Number of data is not word aligned, read the remaining byte */
  if (remaining_bytes != 0U)
 8007622:	8bfb      	ldrh	r3, [r7, #30]
 8007624:	2b00      	cmp	r3, #0
 8007626:	d01e      	beq.n	8007666 <USB_ReadPacket+0xa2>
  {
    i = 0U;
 8007628:	2300      	movs	r3, #0
 800762a:	623b      	str	r3, [r7, #32]
    __UNALIGNED_UINT32_WRITE(&pData, USBx_DFIFO(0U));
 800762c:	69bb      	ldr	r3, [r7, #24]
 800762e:	f503 5380 	add.w	r3, r3, #4096	@ 0x1000
 8007632:	461a      	mov	r2, r3
 8007634:	f107 0310 	add.w	r3, r7, #16
 8007638:	6812      	ldr	r2, [r2, #0]
 800763a:	601a      	str	r2, [r3, #0]

    do
    {
      *(uint8_t *)pDest = (uint8_t)(pData >> (8U * (uint8_t)(i)));
 800763c:	693a      	ldr	r2, [r7, #16]
 800763e:	6a3b      	ldr	r3, [r7, #32]
 8007640:	b2db      	uxtb	r3, r3
 8007642:	00db      	lsls	r3, r3, #3
 8007644:	fa22 f303 	lsr.w	r3, r2, r3
 8007648:	b2da      	uxtb	r2, r3
 800764a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800764c:	701a      	strb	r2, [r3, #0]
      i++;
 800764e:	6a3b      	ldr	r3, [r7, #32]
 8007650:	3301      	adds	r3, #1
 8007652:	623b      	str	r3, [r7, #32]
      pDest++;
 8007654:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8007656:	3301      	adds	r3, #1
 8007658:	627b      	str	r3, [r7, #36]	@ 0x24
      remaining_bytes--;
 800765a:	8bfb      	ldrh	r3, [r7, #30]
 800765c:	3b01      	subs	r3, #1
 800765e:	83fb      	strh	r3, [r7, #30]
    } while (remaining_bytes != 0U);
 8007660:	8bfb      	ldrh	r3, [r7, #30]
 8007662:	2b00      	cmp	r3, #0
 8007664:	d1ea      	bne.n	800763c <USB_ReadPacket+0x78>
  }

  return ((void *)pDest);
 8007666:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
}
 8007668:	4618      	mov	r0, r3
 800766a:	372c      	adds	r7, #44	@ 0x2c
 800766c:	46bd      	mov	sp, r7
 800766e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007672:	4770      	bx	lr

08007674 <USB_ReadInterrupts>:
  * @brief  USB_ReadInterrupts: return the global USB interrupt status
  * @param  USBx  Selected device
  * @retval USB Global Interrupt status
  */
uint32_t USB_ReadInterrupts(USB_OTG_GlobalTypeDef const *USBx)
{
 8007674:	b480      	push	{r7}
 8007676:	b085      	sub	sp, #20
 8007678:	af00      	add	r7, sp, #0
 800767a:	6078      	str	r0, [r7, #4]
  uint32_t tmpreg;

  tmpreg = USBx->GINTSTS;
 800767c:	687b      	ldr	r3, [r7, #4]
 800767e:	695b      	ldr	r3, [r3, #20]
 8007680:	60fb      	str	r3, [r7, #12]
  tmpreg &= USBx->GINTMSK;
 8007682:	687b      	ldr	r3, [r7, #4]
 8007684:	699b      	ldr	r3, [r3, #24]
 8007686:	68fa      	ldr	r2, [r7, #12]
 8007688:	4013      	ands	r3, r2
 800768a:	60fb      	str	r3, [r7, #12]

  return tmpreg;
 800768c:	68fb      	ldr	r3, [r7, #12]
}
 800768e:	4618      	mov	r0, r3
 8007690:	3714      	adds	r7, #20
 8007692:	46bd      	mov	sp, r7
 8007694:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007698:	4770      	bx	lr

0800769a <USB_ReadChInterrupts>:
  * @param  USBx  Selected device
  * @param  chnum Channel number
  * @retval USB Channel Interrupt status
  */
uint32_t USB_ReadChInterrupts(const USB_OTG_GlobalTypeDef *USBx, uint8_t chnum)
{
 800769a:	b480      	push	{r7}
 800769c:	b085      	sub	sp, #20
 800769e:	af00      	add	r7, sp, #0
 80076a0:	6078      	str	r0, [r7, #4]
 80076a2:	460b      	mov	r3, r1
 80076a4:	70fb      	strb	r3, [r7, #3]
  uint32_t USBx_BASE = (uint32_t)USBx;
 80076a6:	687b      	ldr	r3, [r7, #4]
 80076a8:	60fb      	str	r3, [r7, #12]
  uint32_t tmpreg;

  tmpreg = USBx_HC(chnum)->HCINT;
 80076aa:	78fb      	ldrb	r3, [r7, #3]
 80076ac:	015a      	lsls	r2, r3, #5
 80076ae:	68fb      	ldr	r3, [r7, #12]
 80076b0:	4413      	add	r3, r2
 80076b2:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 80076b6:	689b      	ldr	r3, [r3, #8]
 80076b8:	60bb      	str	r3, [r7, #8]
  tmpreg &= USBx_HC(chnum)->HCINTMSK;
 80076ba:	78fb      	ldrb	r3, [r7, #3]
 80076bc:	015a      	lsls	r2, r3, #5
 80076be:	68fb      	ldr	r3, [r7, #12]
 80076c0:	4413      	add	r3, r2
 80076c2:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 80076c6:	68db      	ldr	r3, [r3, #12]
 80076c8:	68ba      	ldr	r2, [r7, #8]
 80076ca:	4013      	ands	r3, r2
 80076cc:	60bb      	str	r3, [r7, #8]

  return tmpreg;
 80076ce:	68bb      	ldr	r3, [r7, #8]
}
 80076d0:	4618      	mov	r0, r3
 80076d2:	3714      	adds	r7, #20
 80076d4:	46bd      	mov	sp, r7
 80076d6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80076da:	4770      	bx	lr

080076dc <USB_GetMode>:
  *          This parameter can be one of these values:
  *           1 : Host
  *           0 : Device
  */
uint32_t USB_GetMode(const USB_OTG_GlobalTypeDef *USBx)
{
 80076dc:	b480      	push	{r7}
 80076de:	b083      	sub	sp, #12
 80076e0:	af00      	add	r7, sp, #0
 80076e2:	6078      	str	r0, [r7, #4]
  return ((USBx->GINTSTS) & 0x1U);
 80076e4:	687b      	ldr	r3, [r7, #4]
 80076e6:	695b      	ldr	r3, [r3, #20]
 80076e8:	f003 0301 	and.w	r3, r3, #1
}
 80076ec:	4618      	mov	r0, r3
 80076ee:	370c      	adds	r7, #12
 80076f0:	46bd      	mov	sp, r7
 80076f2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80076f6:	4770      	bx	lr

080076f8 <USB_CoreReset>:
  * @brief  Reset the USB Core (needed after USB clock settings change)
  * @param  USBx  Selected device
  * @retval HAL status
  */
static HAL_StatusTypeDef USB_CoreReset(USB_OTG_GlobalTypeDef *USBx)
{
 80076f8:	b480      	push	{r7}
 80076fa:	b085      	sub	sp, #20
 80076fc:	af00      	add	r7, sp, #0
 80076fe:	6078      	str	r0, [r7, #4]
  __IO uint32_t count = 0U;
 8007700:	2300      	movs	r3, #0
 8007702:	60fb      	str	r3, [r7, #12]

  /* Wait for AHB master IDLE state. */
  do
  {
    count++;
 8007704:	68fb      	ldr	r3, [r7, #12]
 8007706:	3301      	adds	r3, #1
 8007708:	60fb      	str	r3, [r7, #12]

    if (count > HAL_USB_TIMEOUT)
 800770a:	68fb      	ldr	r3, [r7, #12]
 800770c:	f1b3 6f70 	cmp.w	r3, #251658240	@ 0xf000000
 8007710:	d901      	bls.n	8007716 <USB_CoreReset+0x1e>
    {
      return HAL_TIMEOUT;
 8007712:	2303      	movs	r3, #3
 8007714:	e022      	b.n	800775c <USB_CoreReset+0x64>
    }
  } while ((USBx->GRSTCTL & USB_OTG_GRSTCTL_AHBIDL) == 0U);
 8007716:	687b      	ldr	r3, [r7, #4]
 8007718:	691b      	ldr	r3, [r3, #16]
 800771a:	2b00      	cmp	r3, #0
 800771c:	daf2      	bge.n	8007704 <USB_CoreReset+0xc>

  count = 10U;
 800771e:	230a      	movs	r3, #10
 8007720:	60fb      	str	r3, [r7, #12]

  /* few cycles before setting core reset */
  while (count > 0U)
 8007722:	e002      	b.n	800772a <USB_CoreReset+0x32>
  {
    count--;
 8007724:	68fb      	ldr	r3, [r7, #12]
 8007726:	3b01      	subs	r3, #1
 8007728:	60fb      	str	r3, [r7, #12]
  while (count > 0U)
 800772a:	68fb      	ldr	r3, [r7, #12]
 800772c:	2b00      	cmp	r3, #0
 800772e:	d1f9      	bne.n	8007724 <USB_CoreReset+0x2c>
  }

  /* Core Soft Reset */
  USBx->GRSTCTL |= USB_OTG_GRSTCTL_CSRST;
 8007730:	687b      	ldr	r3, [r7, #4]
 8007732:	691b      	ldr	r3, [r3, #16]
 8007734:	f043 0201 	orr.w	r2, r3, #1
 8007738:	687b      	ldr	r3, [r7, #4]
 800773a:	611a      	str	r2, [r3, #16]

  do
  {
    count++;
 800773c:	68fb      	ldr	r3, [r7, #12]
 800773e:	3301      	adds	r3, #1
 8007740:	60fb      	str	r3, [r7, #12]

    if (count > HAL_USB_TIMEOUT)
 8007742:	68fb      	ldr	r3, [r7, #12]
 8007744:	f1b3 6f70 	cmp.w	r3, #251658240	@ 0xf000000
 8007748:	d901      	bls.n	800774e <USB_CoreReset+0x56>
    {
      return HAL_TIMEOUT;
 800774a:	2303      	movs	r3, #3
 800774c:	e006      	b.n	800775c <USB_CoreReset+0x64>
    }
  } while ((USBx->GRSTCTL & USB_OTG_GRSTCTL_CSRST) == USB_OTG_GRSTCTL_CSRST);
 800774e:	687b      	ldr	r3, [r7, #4]
 8007750:	691b      	ldr	r3, [r3, #16]
 8007752:	f003 0301 	and.w	r3, r3, #1
 8007756:	2b01      	cmp	r3, #1
 8007758:	d0f0      	beq.n	800773c <USB_CoreReset+0x44>

  return HAL_OK;
 800775a:	2300      	movs	r3, #0
}
 800775c:	4618      	mov	r0, r3
 800775e:	3714      	adds	r7, #20
 8007760:	46bd      	mov	sp, r7
 8007762:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007766:	4770      	bx	lr

08007768 <USB_HostInit>:
  * @param  cfg   pointer to a USB_OTG_CfgTypeDef structure that contains
  *         the configuration information for the specified USBx peripheral.
  * @retval HAL status
  */
HAL_StatusTypeDef USB_HostInit(USB_OTG_GlobalTypeDef *USBx, USB_OTG_CfgTypeDef cfg)
{
 8007768:	b084      	sub	sp, #16
 800776a:	b580      	push	{r7, lr}
 800776c:	b086      	sub	sp, #24
 800776e:	af00      	add	r7, sp, #0
 8007770:	6078      	str	r0, [r7, #4]
 8007772:	f107 0024 	add.w	r0, r7, #36	@ 0x24
 8007776:	e880 000e 	stmia.w	r0, {r1, r2, r3}
  HAL_StatusTypeDef ret = HAL_OK;
 800777a:	2300      	movs	r3, #0
 800777c:	75fb      	strb	r3, [r7, #23]
  uint32_t USBx_BASE = (uint32_t)USBx;
 800777e:	687b      	ldr	r3, [r7, #4]
 8007780:	60fb      	str	r3, [r7, #12]
  uint32_t i;

  /* Restart the Phy Clock */
  USBx_PCGCCTL = 0U;
 8007782:	68fb      	ldr	r3, [r7, #12]
 8007784:	f503 6360 	add.w	r3, r3, #3584	@ 0xe00
 8007788:	461a      	mov	r2, r3
 800778a:	2300      	movs	r3, #0
 800778c:	6013      	str	r3, [r2, #0]
#else
  /*
  * Disable HW VBUS sensing. VBUS is internally considered to be always
  * at VBUS-Valid level (5V).
  */
  USBx->GCCFG |= USB_OTG_GCCFG_NOVBUSSENS;
 800778e:	687b      	ldr	r3, [r7, #4]
 8007790:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8007792:	f443 1200 	orr.w	r2, r3, #2097152	@ 0x200000
 8007796:	687b      	ldr	r3, [r7, #4]
 8007798:	639a      	str	r2, [r3, #56]	@ 0x38
  USBx->GCCFG &= ~USB_OTG_GCCFG_VBUSBSEN;
 800779a:	687b      	ldr	r3, [r7, #4]
 800779c:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800779e:	f423 2200 	bic.w	r2, r3, #524288	@ 0x80000
 80077a2:	687b      	ldr	r3, [r7, #4]
 80077a4:	639a      	str	r2, [r3, #56]	@ 0x38
  USBx->GCCFG &= ~USB_OTG_GCCFG_VBUSASEN;
 80077a6:	687b      	ldr	r3, [r7, #4]
 80077a8:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 80077aa:	f423 2280 	bic.w	r2, r3, #262144	@ 0x40000
 80077ae:	687b      	ldr	r3, [r7, #4]
 80077b0:	639a      	str	r2, [r3, #56]	@ 0x38
  /* Disable Battery chargin detector */
  USBx->GCCFG &= ~(USB_OTG_GCCFG_BCDEN);
#endif /* defined(STM32F412Zx) || defined(STM32F412Vx) || defined(STM32F412Rx) ||
          defined(STM32F412Cx) || defined(STM32F413xx) || defined(STM32F423xx) */

  if ((USBx->GUSBCFG & USB_OTG_GUSBCFG_PHYSEL) == 0U)
 80077b2:	687b      	ldr	r3, [r7, #4]
 80077b4:	68db      	ldr	r3, [r3, #12]
 80077b6:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 80077ba:	2b00      	cmp	r3, #0
 80077bc:	d119      	bne.n	80077f2 <USB_HostInit+0x8a>
  {
    if (cfg.speed == USBH_FSLS_SPEED)
 80077be:	f897 3027 	ldrb.w	r3, [r7, #39]	@ 0x27
 80077c2:	2b01      	cmp	r3, #1
 80077c4:	d10a      	bne.n	80077dc <USB_HostInit+0x74>
    {
      /* Force Device Enumeration to FS/LS mode only */
      USBx_HOST->HCFG |= USB_OTG_HCFG_FSLSS;
 80077c6:	68fb      	ldr	r3, [r7, #12]
 80077c8:	f503 6380 	add.w	r3, r3, #1024	@ 0x400
 80077cc:	681b      	ldr	r3, [r3, #0]
 80077ce:	68fa      	ldr	r2, [r7, #12]
 80077d0:	f502 6280 	add.w	r2, r2, #1024	@ 0x400
 80077d4:	f043 0304 	orr.w	r3, r3, #4
 80077d8:	6013      	str	r3, [r2, #0]
 80077da:	e014      	b.n	8007806 <USB_HostInit+0x9e>
    }
    else
    {
      /* Set default Max speed support */
      USBx_HOST->HCFG &= ~(USB_OTG_HCFG_FSLSS);
 80077dc:	68fb      	ldr	r3, [r7, #12]
 80077de:	f503 6380 	add.w	r3, r3, #1024	@ 0x400
 80077e2:	681b      	ldr	r3, [r3, #0]
 80077e4:	68fa      	ldr	r2, [r7, #12]
 80077e6:	f502 6280 	add.w	r2, r2, #1024	@ 0x400
 80077ea:	f023 0304 	bic.w	r3, r3, #4
 80077ee:	6013      	str	r3, [r2, #0]
 80077f0:	e009      	b.n	8007806 <USB_HostInit+0x9e>
    }
  }
  else
  {
    /* Set default Max speed support */
    USBx_HOST->HCFG &= ~(USB_OTG_HCFG_FSLSS);
 80077f2:	68fb      	ldr	r3, [r7, #12]
 80077f4:	f503 6380 	add.w	r3, r3, #1024	@ 0x400
 80077f8:	681b      	ldr	r3, [r3, #0]
 80077fa:	68fa      	ldr	r2, [r7, #12]
 80077fc:	f502 6280 	add.w	r2, r2, #1024	@ 0x400
 8007800:	f023 0304 	bic.w	r3, r3, #4
 8007804:	6013      	str	r3, [r2, #0]
  }

  /* Make sure the FIFOs are flushed. */
  if (USB_FlushTxFifo(USBx, 0x10U) != HAL_OK) /* all Tx FIFOs */
 8007806:	2110      	movs	r1, #16
 8007808:	6878      	ldr	r0, [r7, #4]
 800780a:	f7ff fe3d 	bl	8007488 <USB_FlushTxFifo>
 800780e:	4603      	mov	r3, r0
 8007810:	2b00      	cmp	r3, #0
 8007812:	d001      	beq.n	8007818 <USB_HostInit+0xb0>
  {
    ret = HAL_ERROR;
 8007814:	2301      	movs	r3, #1
 8007816:	75fb      	strb	r3, [r7, #23]
  }

  if (USB_FlushRxFifo(USBx) != HAL_OK)
 8007818:	6878      	ldr	r0, [r7, #4]
 800781a:	f7ff fe67 	bl	80074ec <USB_FlushRxFifo>
 800781e:	4603      	mov	r3, r0
 8007820:	2b00      	cmp	r3, #0
 8007822:	d001      	beq.n	8007828 <USB_HostInit+0xc0>
  {
    ret = HAL_ERROR;
 8007824:	2301      	movs	r3, #1
 8007826:	75fb      	strb	r3, [r7, #23]
  }

  /* Clear all pending HC Interrupts */
  for (i = 0U; i < cfg.Host_channels; i++)
 8007828:	2300      	movs	r3, #0
 800782a:	613b      	str	r3, [r7, #16]
 800782c:	e015      	b.n	800785a <USB_HostInit+0xf2>
  {
    USBx_HC(i)->HCINT = CLEAR_INTERRUPT_MASK;
 800782e:	693b      	ldr	r3, [r7, #16]
 8007830:	015a      	lsls	r2, r3, #5
 8007832:	68fb      	ldr	r3, [r7, #12]
 8007834:	4413      	add	r3, r2
 8007836:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 800783a:	461a      	mov	r2, r3
 800783c:	f04f 33ff 	mov.w	r3, #4294967295	@ 0xffffffff
 8007840:	6093      	str	r3, [r2, #8]
    USBx_HC(i)->HCINTMSK = 0U;
 8007842:	693b      	ldr	r3, [r7, #16]
 8007844:	015a      	lsls	r2, r3, #5
 8007846:	68fb      	ldr	r3, [r7, #12]
 8007848:	4413      	add	r3, r2
 800784a:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 800784e:	461a      	mov	r2, r3
 8007850:	2300      	movs	r3, #0
 8007852:	60d3      	str	r3, [r2, #12]
  for (i = 0U; i < cfg.Host_channels; i++)
 8007854:	693b      	ldr	r3, [r7, #16]
 8007856:	3301      	adds	r3, #1
 8007858:	613b      	str	r3, [r7, #16]
 800785a:	f897 3025 	ldrb.w	r3, [r7, #37]	@ 0x25
 800785e:	461a      	mov	r2, r3
 8007860:	693b      	ldr	r3, [r7, #16]
 8007862:	4293      	cmp	r3, r2
 8007864:	d3e3      	bcc.n	800782e <USB_HostInit+0xc6>
  }

  /* Disable all interrupts. */
  USBx->GINTMSK = 0U;
 8007866:	687b      	ldr	r3, [r7, #4]
 8007868:	2200      	movs	r2, #0
 800786a:	619a      	str	r2, [r3, #24]

  /* Clear any pending interrupts */
  USBx->GINTSTS = CLEAR_INTERRUPT_MASK;
 800786c:	687b      	ldr	r3, [r7, #4]
 800786e:	f04f 32ff 	mov.w	r2, #4294967295	@ 0xffffffff
 8007872:	615a      	str	r2, [r3, #20]
  }
  else
#endif /* defined (USB_OTG_HS) */
  {
    /* set Rx FIFO size */
    USBx->GRXFSIZ  = 0x80U;
 8007874:	687b      	ldr	r3, [r7, #4]
 8007876:	2280      	movs	r2, #128	@ 0x80
 8007878:	625a      	str	r2, [r3, #36]	@ 0x24
    USBx->DIEPTXF0_HNPTXFSIZ = (uint32_t)(((0x60U << 16) & USB_OTG_NPTXFD) | 0x80U);
 800787a:	687b      	ldr	r3, [r7, #4]
 800787c:	4a0e      	ldr	r2, [pc, #56]	@ (80078b8 <USB_HostInit+0x150>)
 800787e:	629a      	str	r2, [r3, #40]	@ 0x28
    USBx->HPTXFSIZ = (uint32_t)(((0x40U << 16)& USB_OTG_HPTXFSIZ_PTXFD) | 0xE0U);
 8007880:	687b      	ldr	r3, [r7, #4]
 8007882:	4a0e      	ldr	r2, [pc, #56]	@ (80078bc <USB_HostInit+0x154>)
 8007884:	f8c3 2100 	str.w	r2, [r3, #256]	@ 0x100
  }

  /* Enable the common interrupts */
  if (cfg.dma_enable == 0U)
 8007888:	f897 3026 	ldrb.w	r3, [r7, #38]	@ 0x26
 800788c:	2b00      	cmp	r3, #0
 800788e:	d105      	bne.n	800789c <USB_HostInit+0x134>
  {
    USBx->GINTMSK |= USB_OTG_GINTMSK_RXFLVLM;
 8007890:	687b      	ldr	r3, [r7, #4]
 8007892:	699b      	ldr	r3, [r3, #24]
 8007894:	f043 0210 	orr.w	r2, r3, #16
 8007898:	687b      	ldr	r3, [r7, #4]
 800789a:	619a      	str	r2, [r3, #24]
  }

  /* Enable interrupts matching to the Host mode ONLY */
  USBx->GINTMSK |= (USB_OTG_GINTMSK_PRTIM            | USB_OTG_GINTMSK_HCIM | \
 800789c:	687b      	ldr	r3, [r7, #4]
 800789e:	699a      	ldr	r2, [r3, #24]
 80078a0:	4b07      	ldr	r3, [pc, #28]	@ (80078c0 <USB_HostInit+0x158>)
 80078a2:	4313      	orrs	r3, r2
 80078a4:	687a      	ldr	r2, [r7, #4]
 80078a6:	6193      	str	r3, [r2, #24]
                    USB_OTG_GINTMSK_SOFM             | USB_OTG_GINTSTS_DISCINT | \
                    USB_OTG_GINTMSK_PXFRM_IISOOXFRM  | USB_OTG_GINTMSK_WUIM);

  return ret;
 80078a8:	7dfb      	ldrb	r3, [r7, #23]
}
 80078aa:	4618      	mov	r0, r3
 80078ac:	3718      	adds	r7, #24
 80078ae:	46bd      	mov	sp, r7
 80078b0:	e8bd 4080 	ldmia.w	sp!, {r7, lr}
 80078b4:	b004      	add	sp, #16
 80078b6:	4770      	bx	lr
 80078b8:	00600080 	.word	0x00600080
 80078bc:	004000e0 	.word	0x004000e0
 80078c0:	a3200008 	.word	0xa3200008

080078c4 <USB_InitFSLSPClkSel>:
  *           HCFG_48_MHZ : Full Speed 48 MHz Clock
  *           HCFG_6_MHZ : Low Speed 6 MHz Clock
  * @retval HAL status
  */
HAL_StatusTypeDef USB_InitFSLSPClkSel(const USB_OTG_GlobalTypeDef *USBx, uint8_t freq)
{
 80078c4:	b480      	push	{r7}
 80078c6:	b085      	sub	sp, #20
 80078c8:	af00      	add	r7, sp, #0
 80078ca:	6078      	str	r0, [r7, #4]
 80078cc:	460b      	mov	r3, r1
 80078ce:	70fb      	strb	r3, [r7, #3]
  uint32_t USBx_BASE = (uint32_t)USBx;
 80078d0:	687b      	ldr	r3, [r7, #4]
 80078d2:	60fb      	str	r3, [r7, #12]

  USBx_HOST->HCFG &= ~(USB_OTG_HCFG_FSLSPCS);
 80078d4:	68fb      	ldr	r3, [r7, #12]
 80078d6:	f503 6380 	add.w	r3, r3, #1024	@ 0x400
 80078da:	681b      	ldr	r3, [r3, #0]
 80078dc:	68fa      	ldr	r2, [r7, #12]
 80078de:	f502 6280 	add.w	r2, r2, #1024	@ 0x400
 80078e2:	f023 0303 	bic.w	r3, r3, #3
 80078e6:	6013      	str	r3, [r2, #0]
  USBx_HOST->HCFG |= (uint32_t)freq & USB_OTG_HCFG_FSLSPCS;
 80078e8:	68fb      	ldr	r3, [r7, #12]
 80078ea:	f503 6380 	add.w	r3, r3, #1024	@ 0x400
 80078ee:	681a      	ldr	r2, [r3, #0]
 80078f0:	78fb      	ldrb	r3, [r7, #3]
 80078f2:	f003 0303 	and.w	r3, r3, #3
 80078f6:	68f9      	ldr	r1, [r7, #12]
 80078f8:	f501 6180 	add.w	r1, r1, #1024	@ 0x400
 80078fc:	4313      	orrs	r3, r2
 80078fe:	600b      	str	r3, [r1, #0]

  if (freq == HCFG_48_MHZ)
 8007900:	78fb      	ldrb	r3, [r7, #3]
 8007902:	2b01      	cmp	r3, #1
 8007904:	d107      	bne.n	8007916 <USB_InitFSLSPClkSel+0x52>
  {
    USBx_HOST->HFIR = HFIR_48_MHZ;
 8007906:	68fb      	ldr	r3, [r7, #12]
 8007908:	f503 6380 	add.w	r3, r3, #1024	@ 0x400
 800790c:	461a      	mov	r2, r3
 800790e:	f64b 3380 	movw	r3, #48000	@ 0xbb80
 8007912:	6053      	str	r3, [r2, #4]
 8007914:	e00c      	b.n	8007930 <USB_InitFSLSPClkSel+0x6c>
  }
  else if (freq == HCFG_6_MHZ)
 8007916:	78fb      	ldrb	r3, [r7, #3]
 8007918:	2b02      	cmp	r3, #2
 800791a:	d107      	bne.n	800792c <USB_InitFSLSPClkSel+0x68>
  {
    USBx_HOST->HFIR = HFIR_6_MHZ;
 800791c:	68fb      	ldr	r3, [r7, #12]
 800791e:	f503 6380 	add.w	r3, r3, #1024	@ 0x400
 8007922:	461a      	mov	r2, r3
 8007924:	f241 7370 	movw	r3, #6000	@ 0x1770
 8007928:	6053      	str	r3, [r2, #4]
 800792a:	e001      	b.n	8007930 <USB_InitFSLSPClkSel+0x6c>
  }
  else
  {
    return HAL_ERROR;
 800792c:	2301      	movs	r3, #1
 800792e:	e000      	b.n	8007932 <USB_InitFSLSPClkSel+0x6e>
  }

  return HAL_OK;
 8007930:	2300      	movs	r3, #0
}
 8007932:	4618      	mov	r0, r3
 8007934:	3714      	adds	r7, #20
 8007936:	46bd      	mov	sp, r7
 8007938:	f85d 7b04 	ldr.w	r7, [sp], #4
 800793c:	4770      	bx	lr

0800793e <USB_ResetPort>:
  * @retval HAL status
  * @note (1)The application must wait at least 10 ms
  *   before clearing the reset bit.
  */
HAL_StatusTypeDef USB_ResetPort(const USB_OTG_GlobalTypeDef *USBx)
{
 800793e:	b580      	push	{r7, lr}
 8007940:	b084      	sub	sp, #16
 8007942:	af00      	add	r7, sp, #0
 8007944:	6078      	str	r0, [r7, #4]
  uint32_t USBx_BASE = (uint32_t)USBx;
 8007946:	687b      	ldr	r3, [r7, #4]
 8007948:	60fb      	str	r3, [r7, #12]

  __IO uint32_t hprt0 = 0U;
 800794a:	2300      	movs	r3, #0
 800794c:	60bb      	str	r3, [r7, #8]

  hprt0 = USBx_HPRT0;
 800794e:	68fb      	ldr	r3, [r7, #12]
 8007950:	f503 6388 	add.w	r3, r3, #1088	@ 0x440
 8007954:	681b      	ldr	r3, [r3, #0]
 8007956:	60bb      	str	r3, [r7, #8]

  hprt0 &= ~(USB_OTG_HPRT_PENA | USB_OTG_HPRT_PCDET |
 8007958:	68bb      	ldr	r3, [r7, #8]
 800795a:	f023 032e 	bic.w	r3, r3, #46	@ 0x2e
 800795e:	60bb      	str	r3, [r7, #8]
             USB_OTG_HPRT_PENCHNG | USB_OTG_HPRT_POCCHNG);

  USBx_HPRT0 = (USB_OTG_HPRT_PRST | hprt0);
 8007960:	68bb      	ldr	r3, [r7, #8]
 8007962:	68fa      	ldr	r2, [r7, #12]
 8007964:	f502 6288 	add.w	r2, r2, #1088	@ 0x440
 8007968:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 800796c:	6013      	str	r3, [r2, #0]
  HAL_Delay(100U);                                 /* See Note #1 */
 800796e:	2064      	movs	r0, #100	@ 0x64
 8007970:	f7f9 fd20 	bl	80013b4 <HAL_Delay>
  USBx_HPRT0 = ((~USB_OTG_HPRT_PRST) & hprt0);
 8007974:	68bb      	ldr	r3, [r7, #8]
 8007976:	68fa      	ldr	r2, [r7, #12]
 8007978:	f502 6288 	add.w	r2, r2, #1088	@ 0x440
 800797c:	f423 7380 	bic.w	r3, r3, #256	@ 0x100
 8007980:	6013      	str	r3, [r2, #0]
  HAL_Delay(10U);
 8007982:	200a      	movs	r0, #10
 8007984:	f7f9 fd16 	bl	80013b4 <HAL_Delay>

  return HAL_OK;
 8007988:	2300      	movs	r3, #0
}
 800798a:	4618      	mov	r0, r3
 800798c:	3710      	adds	r7, #16
 800798e:	46bd      	mov	sp, r7
 8007990:	bd80      	pop	{r7, pc}

08007992 <USB_DriveVbus>:
  *           0 : Deactivate VBUS
  *           1 : Activate VBUS
  * @retval HAL status
  */
HAL_StatusTypeDef USB_DriveVbus(const USB_OTG_GlobalTypeDef *USBx, uint8_t state)
{
 8007992:	b480      	push	{r7}
 8007994:	b085      	sub	sp, #20
 8007996:	af00      	add	r7, sp, #0
 8007998:	6078      	str	r0, [r7, #4]
 800799a:	460b      	mov	r3, r1
 800799c:	70fb      	strb	r3, [r7, #3]
  uint32_t USBx_BASE = (uint32_t)USBx;
 800799e:	687b      	ldr	r3, [r7, #4]
 80079a0:	60fb      	str	r3, [r7, #12]
  __IO uint32_t hprt0 = 0U;
 80079a2:	2300      	movs	r3, #0
 80079a4:	60bb      	str	r3, [r7, #8]

  hprt0 = USBx_HPRT0;
 80079a6:	68fb      	ldr	r3, [r7, #12]
 80079a8:	f503 6388 	add.w	r3, r3, #1088	@ 0x440
 80079ac:	681b      	ldr	r3, [r3, #0]
 80079ae:	60bb      	str	r3, [r7, #8]

  hprt0 &= ~(USB_OTG_HPRT_PENA | USB_OTG_HPRT_PCDET |
 80079b0:	68bb      	ldr	r3, [r7, #8]
 80079b2:	f023 032e 	bic.w	r3, r3, #46	@ 0x2e
 80079b6:	60bb      	str	r3, [r7, #8]
             USB_OTG_HPRT_PENCHNG | USB_OTG_HPRT_POCCHNG);

  if (((hprt0 & USB_OTG_HPRT_PPWR) == 0U) && (state == 1U))
 80079b8:	68bb      	ldr	r3, [r7, #8]
 80079ba:	f403 5380 	and.w	r3, r3, #4096	@ 0x1000
 80079be:	2b00      	cmp	r3, #0
 80079c0:	d109      	bne.n	80079d6 <USB_DriveVbus+0x44>
 80079c2:	78fb      	ldrb	r3, [r7, #3]
 80079c4:	2b01      	cmp	r3, #1
 80079c6:	d106      	bne.n	80079d6 <USB_DriveVbus+0x44>
  {
    USBx_HPRT0 = (USB_OTG_HPRT_PPWR | hprt0);
 80079c8:	68bb      	ldr	r3, [r7, #8]
 80079ca:	68fa      	ldr	r2, [r7, #12]
 80079cc:	f502 6288 	add.w	r2, r2, #1088	@ 0x440
 80079d0:	f443 5380 	orr.w	r3, r3, #4096	@ 0x1000
 80079d4:	6013      	str	r3, [r2, #0]
  }
  if (((hprt0 & USB_OTG_HPRT_PPWR) == USB_OTG_HPRT_PPWR) && (state == 0U))
 80079d6:	68bb      	ldr	r3, [r7, #8]
 80079d8:	f403 5380 	and.w	r3, r3, #4096	@ 0x1000
 80079dc:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 80079e0:	d109      	bne.n	80079f6 <USB_DriveVbus+0x64>
 80079e2:	78fb      	ldrb	r3, [r7, #3]
 80079e4:	2b00      	cmp	r3, #0
 80079e6:	d106      	bne.n	80079f6 <USB_DriveVbus+0x64>
  {
    USBx_HPRT0 = ((~USB_OTG_HPRT_PPWR) & hprt0);
 80079e8:	68bb      	ldr	r3, [r7, #8]
 80079ea:	68fa      	ldr	r2, [r7, #12]
 80079ec:	f502 6288 	add.w	r2, r2, #1088	@ 0x440
 80079f0:	f423 5380 	bic.w	r3, r3, #4096	@ 0x1000
 80079f4:	6013      	str	r3, [r2, #0]
  }
  return HAL_OK;
 80079f6:	2300      	movs	r3, #0
}
 80079f8:	4618      	mov	r0, r3
 80079fa:	3714      	adds	r7, #20
 80079fc:	46bd      	mov	sp, r7
 80079fe:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007a02:	4770      	bx	lr

08007a04 <USB_GetHostSpeed>:
  *            @arg HCD_DEVICE_SPEED_HIGH: High speed mode
  *            @arg HCD_DEVICE_SPEED_FULL: Full speed mode
  *            @arg HCD_DEVICE_SPEED_LOW: Low speed mode
  */
uint32_t USB_GetHostSpeed(USB_OTG_GlobalTypeDef const *USBx)
{
 8007a04:	b480      	push	{r7}
 8007a06:	b085      	sub	sp, #20
 8007a08:	af00      	add	r7, sp, #0
 8007a0a:	6078      	str	r0, [r7, #4]
  uint32_t USBx_BASE = (uint32_t)USBx;
 8007a0c:	687b      	ldr	r3, [r7, #4]
 8007a0e:	60fb      	str	r3, [r7, #12]
  __IO uint32_t hprt0 = 0U;
 8007a10:	2300      	movs	r3, #0
 8007a12:	60bb      	str	r3, [r7, #8]

  hprt0 = USBx_HPRT0;
 8007a14:	68fb      	ldr	r3, [r7, #12]
 8007a16:	f503 6388 	add.w	r3, r3, #1088	@ 0x440
 8007a1a:	681b      	ldr	r3, [r3, #0]
 8007a1c:	60bb      	str	r3, [r7, #8]
  return ((hprt0 & USB_OTG_HPRT_PSPD) >> 17);
 8007a1e:	68bb      	ldr	r3, [r7, #8]
 8007a20:	0c5b      	lsrs	r3, r3, #17
 8007a22:	f003 0303 	and.w	r3, r3, #3
}
 8007a26:	4618      	mov	r0, r3
 8007a28:	3714      	adds	r7, #20
 8007a2a:	46bd      	mov	sp, r7
 8007a2c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007a30:	4770      	bx	lr

08007a32 <USB_GetCurrentFrame>:
  * @brief  Return Host Current Frame number
  * @param  USBx  Selected device
  * @retval current frame number
  */
uint32_t USB_GetCurrentFrame(USB_OTG_GlobalTypeDef const *USBx)
{
 8007a32:	b480      	push	{r7}
 8007a34:	b085      	sub	sp, #20
 8007a36:	af00      	add	r7, sp, #0
 8007a38:	6078      	str	r0, [r7, #4]
  uint32_t USBx_BASE = (uint32_t)USBx;
 8007a3a:	687b      	ldr	r3, [r7, #4]
 8007a3c:	60fb      	str	r3, [r7, #12]

  return (USBx_HOST->HFNUM & USB_OTG_HFNUM_FRNUM);
 8007a3e:	68fb      	ldr	r3, [r7, #12]
 8007a40:	f503 6380 	add.w	r3, r3, #1024	@ 0x400
 8007a44:	689b      	ldr	r3, [r3, #8]
 8007a46:	b29b      	uxth	r3, r3
}
 8007a48:	4618      	mov	r0, r3
 8007a4a:	3714      	adds	r7, #20
 8007a4c:	46bd      	mov	sp, r7
 8007a4e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007a52:	4770      	bx	lr

08007a54 <USB_HC_Init>:
  * @retval HAL state
  */
HAL_StatusTypeDef USB_HC_Init(USB_OTG_GlobalTypeDef *USBx, uint8_t ch_num,
                              uint8_t epnum, uint8_t dev_address, uint8_t speed,
                              uint8_t ep_type, uint16_t mps)
{
 8007a54:	b580      	push	{r7, lr}
 8007a56:	b088      	sub	sp, #32
 8007a58:	af00      	add	r7, sp, #0
 8007a5a:	6078      	str	r0, [r7, #4]
 8007a5c:	4608      	mov	r0, r1
 8007a5e:	4611      	mov	r1, r2
 8007a60:	461a      	mov	r2, r3
 8007a62:	4603      	mov	r3, r0
 8007a64:	70fb      	strb	r3, [r7, #3]
 8007a66:	460b      	mov	r3, r1
 8007a68:	70bb      	strb	r3, [r7, #2]
 8007a6a:	4613      	mov	r3, r2
 8007a6c:	707b      	strb	r3, [r7, #1]
  HAL_StatusTypeDef ret = HAL_OK;
 8007a6e:	2300      	movs	r3, #0
 8007a70:	77fb      	strb	r3, [r7, #31]
  uint32_t USBx_BASE = (uint32_t)USBx;
 8007a72:	687b      	ldr	r3, [r7, #4]
 8007a74:	613b      	str	r3, [r7, #16]
  uint32_t HCcharEpDir;
  uint32_t HCcharLowSpeed;
  uint32_t HostCoreSpeed;

  /* Clear old interrupt conditions for this host channel. */
  USBx_HC((uint32_t)ch_num)->HCINT = CLEAR_INTERRUPT_MASK;
 8007a76:	78fb      	ldrb	r3, [r7, #3]
 8007a78:	015a      	lsls	r2, r3, #5
 8007a7a:	693b      	ldr	r3, [r7, #16]
 8007a7c:	4413      	add	r3, r2
 8007a7e:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 8007a82:	461a      	mov	r2, r3
 8007a84:	f04f 33ff 	mov.w	r3, #4294967295	@ 0xffffffff
 8007a88:	6093      	str	r3, [r2, #8]

  /* Enable channel interrupts required for this transfer. */
  switch (ep_type)
 8007a8a:	f897 302c 	ldrb.w	r3, [r7, #44]	@ 0x2c
 8007a8e:	2b03      	cmp	r3, #3
 8007a90:	d867      	bhi.n	8007b62 <USB_HC_Init+0x10e>
 8007a92:	a201      	add	r2, pc, #4	@ (adr r2, 8007a98 <USB_HC_Init+0x44>)
 8007a94:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8007a98:	08007aa9 	.word	0x08007aa9
 8007a9c:	08007b25 	.word	0x08007b25
 8007aa0:	08007aa9 	.word	0x08007aa9
 8007aa4:	08007ae7 	.word	0x08007ae7
  {
    case EP_TYPE_CTRL:
    case EP_TYPE_BULK:
      USBx_HC((uint32_t)ch_num)->HCINTMSK = USB_OTG_HCINTMSK_XFRCM  |
 8007aa8:	78fb      	ldrb	r3, [r7, #3]
 8007aaa:	015a      	lsls	r2, r3, #5
 8007aac:	693b      	ldr	r3, [r7, #16]
 8007aae:	4413      	add	r3, r2
 8007ab0:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 8007ab4:	461a      	mov	r2, r3
 8007ab6:	f240 439d 	movw	r3, #1181	@ 0x49d
 8007aba:	60d3      	str	r3, [r2, #12]
                                            USB_OTG_HCINTMSK_TXERRM |
                                            USB_OTG_HCINTMSK_DTERRM |
                                            USB_OTG_HCINTMSK_AHBERR |
                                            USB_OTG_HCINTMSK_NAKM;

      if ((epnum & 0x80U) == 0x80U)
 8007abc:	f997 3002 	ldrsb.w	r3, [r7, #2]
 8007ac0:	2b00      	cmp	r3, #0
 8007ac2:	da51      	bge.n	8007b68 <USB_HC_Init+0x114>
      {
        USBx_HC((uint32_t)ch_num)->HCINTMSK |= USB_OTG_HCINTMSK_BBERRM;
 8007ac4:	78fb      	ldrb	r3, [r7, #3]
 8007ac6:	015a      	lsls	r2, r3, #5
 8007ac8:	693b      	ldr	r3, [r7, #16]
 8007aca:	4413      	add	r3, r2
 8007acc:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 8007ad0:	68db      	ldr	r3, [r3, #12]
 8007ad2:	78fa      	ldrb	r2, [r7, #3]
 8007ad4:	0151      	lsls	r1, r2, #5
 8007ad6:	693a      	ldr	r2, [r7, #16]
 8007ad8:	440a      	add	r2, r1
 8007ada:	f502 62a0 	add.w	r2, r2, #1280	@ 0x500
 8007ade:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 8007ae2:	60d3      	str	r3, [r2, #12]
          USBx_HC((uint32_t)ch_num)->HCINTMSK |= USB_OTG_HCINTMSK_NYET |
                                                 USB_OTG_HCINTMSK_ACKM;
        }
#endif /* defined (USB_OTG_HS) */
      }
      break;
 8007ae4:	e040      	b.n	8007b68 <USB_HC_Init+0x114>

    case EP_TYPE_INTR:
      USBx_HC((uint32_t)ch_num)->HCINTMSK = USB_OTG_HCINTMSK_XFRCM  |
 8007ae6:	78fb      	ldrb	r3, [r7, #3]
 8007ae8:	015a      	lsls	r2, r3, #5
 8007aea:	693b      	ldr	r3, [r7, #16]
 8007aec:	4413      	add	r3, r2
 8007aee:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 8007af2:	461a      	mov	r2, r3
 8007af4:	f240 639d 	movw	r3, #1693	@ 0x69d
 8007af8:	60d3      	str	r3, [r2, #12]
                                            USB_OTG_HCINTMSK_DTERRM |
                                            USB_OTG_HCINTMSK_NAKM   |
                                            USB_OTG_HCINTMSK_AHBERR |
                                            USB_OTG_HCINTMSK_FRMORM;

      if ((epnum & 0x80U) == 0x80U)
 8007afa:	f997 3002 	ldrsb.w	r3, [r7, #2]
 8007afe:	2b00      	cmp	r3, #0
 8007b00:	da34      	bge.n	8007b6c <USB_HC_Init+0x118>
      {
        USBx_HC((uint32_t)ch_num)->HCINTMSK |= USB_OTG_HCINTMSK_BBERRM;
 8007b02:	78fb      	ldrb	r3, [r7, #3]
 8007b04:	015a      	lsls	r2, r3, #5
 8007b06:	693b      	ldr	r3, [r7, #16]
 8007b08:	4413      	add	r3, r2
 8007b0a:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 8007b0e:	68db      	ldr	r3, [r3, #12]
 8007b10:	78fa      	ldrb	r2, [r7, #3]
 8007b12:	0151      	lsls	r1, r2, #5
 8007b14:	693a      	ldr	r2, [r7, #16]
 8007b16:	440a      	add	r2, r1
 8007b18:	f502 62a0 	add.w	r2, r2, #1280	@ 0x500
 8007b1c:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 8007b20:	60d3      	str	r3, [r2, #12]
      }

      break;
 8007b22:	e023      	b.n	8007b6c <USB_HC_Init+0x118>

    case EP_TYPE_ISOC:
      USBx_HC((uint32_t)ch_num)->HCINTMSK = USB_OTG_HCINTMSK_XFRCM  |
 8007b24:	78fb      	ldrb	r3, [r7, #3]
 8007b26:	015a      	lsls	r2, r3, #5
 8007b28:	693b      	ldr	r3, [r7, #16]
 8007b2a:	4413      	add	r3, r2
 8007b2c:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 8007b30:	461a      	mov	r2, r3
 8007b32:	f240 2325 	movw	r3, #549	@ 0x225
 8007b36:	60d3      	str	r3, [r2, #12]
                                            USB_OTG_HCINTMSK_ACKM   |
                                            USB_OTG_HCINTMSK_AHBERR |
                                            USB_OTG_HCINTMSK_FRMORM;

      if ((epnum & 0x80U) == 0x80U)
 8007b38:	f997 3002 	ldrsb.w	r3, [r7, #2]
 8007b3c:	2b00      	cmp	r3, #0
 8007b3e:	da17      	bge.n	8007b70 <USB_HC_Init+0x11c>
      {
        USBx_HC((uint32_t)ch_num)->HCINTMSK |= (USB_OTG_HCINTMSK_TXERRM | USB_OTG_HCINTMSK_BBERRM);
 8007b40:	78fb      	ldrb	r3, [r7, #3]
 8007b42:	015a      	lsls	r2, r3, #5
 8007b44:	693b      	ldr	r3, [r7, #16]
 8007b46:	4413      	add	r3, r2
 8007b48:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 8007b4c:	68db      	ldr	r3, [r3, #12]
 8007b4e:	78fa      	ldrb	r2, [r7, #3]
 8007b50:	0151      	lsls	r1, r2, #5
 8007b52:	693a      	ldr	r2, [r7, #16]
 8007b54:	440a      	add	r2, r1
 8007b56:	f502 62a0 	add.w	r2, r2, #1280	@ 0x500
 8007b5a:	f443 73c0 	orr.w	r3, r3, #384	@ 0x180
 8007b5e:	60d3      	str	r3, [r2, #12]
      }
      break;
 8007b60:	e006      	b.n	8007b70 <USB_HC_Init+0x11c>

    default:
      ret = HAL_ERROR;
 8007b62:	2301      	movs	r3, #1
 8007b64:	77fb      	strb	r3, [r7, #31]
      break;
 8007b66:	e004      	b.n	8007b72 <USB_HC_Init+0x11e>
      break;
 8007b68:	bf00      	nop
 8007b6a:	e002      	b.n	8007b72 <USB_HC_Init+0x11e>
      break;
 8007b6c:	bf00      	nop
 8007b6e:	e000      	b.n	8007b72 <USB_HC_Init+0x11e>
      break;
 8007b70:	bf00      	nop
  }

  /* Clear Hub Start Split transaction */
  USBx_HC((uint32_t)ch_num)->HCSPLT = 0U;
 8007b72:	78fb      	ldrb	r3, [r7, #3]
 8007b74:	015a      	lsls	r2, r3, #5
 8007b76:	693b      	ldr	r3, [r7, #16]
 8007b78:	4413      	add	r3, r2
 8007b7a:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 8007b7e:	461a      	mov	r2, r3
 8007b80:	2300      	movs	r3, #0
 8007b82:	6053      	str	r3, [r2, #4]

  /* Enable host channel Halt interrupt */
  USBx_HC((uint32_t)ch_num)->HCINTMSK |= USB_OTG_HCINTMSK_CHHM;
 8007b84:	78fb      	ldrb	r3, [r7, #3]
 8007b86:	015a      	lsls	r2, r3, #5
 8007b88:	693b      	ldr	r3, [r7, #16]
 8007b8a:	4413      	add	r3, r2
 8007b8c:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 8007b90:	68db      	ldr	r3, [r3, #12]
 8007b92:	78fa      	ldrb	r2, [r7, #3]
 8007b94:	0151      	lsls	r1, r2, #5
 8007b96:	693a      	ldr	r2, [r7, #16]
 8007b98:	440a      	add	r2, r1
 8007b9a:	f502 62a0 	add.w	r2, r2, #1280	@ 0x500
 8007b9e:	f043 0302 	orr.w	r3, r3, #2
 8007ba2:	60d3      	str	r3, [r2, #12]

  /* Enable the top level host channel interrupt. */
  USBx_HOST->HAINTMSK |= 1UL << (ch_num & 0xFU);
 8007ba4:	693b      	ldr	r3, [r7, #16]
 8007ba6:	f503 6380 	add.w	r3, r3, #1024	@ 0x400
 8007baa:	699a      	ldr	r2, [r3, #24]
 8007bac:	78fb      	ldrb	r3, [r7, #3]
 8007bae:	f003 030f 	and.w	r3, r3, #15
 8007bb2:	2101      	movs	r1, #1
 8007bb4:	fa01 f303 	lsl.w	r3, r1, r3
 8007bb8:	6939      	ldr	r1, [r7, #16]
 8007bba:	f501 6180 	add.w	r1, r1, #1024	@ 0x400
 8007bbe:	4313      	orrs	r3, r2
 8007bc0:	618b      	str	r3, [r1, #24]

  /* Make sure host channel interrupts are enabled. */
  USBx->GINTMSK |= USB_OTG_GINTMSK_HCIM;
 8007bc2:	687b      	ldr	r3, [r7, #4]
 8007bc4:	699b      	ldr	r3, [r3, #24]
 8007bc6:	f043 7200 	orr.w	r2, r3, #33554432	@ 0x2000000
 8007bca:	687b      	ldr	r3, [r7, #4]
 8007bcc:	619a      	str	r2, [r3, #24]

  /* Program the HCCHAR register */
  if ((epnum & 0x80U) == 0x80U)
 8007bce:	f997 3002 	ldrsb.w	r3, [r7, #2]
 8007bd2:	2b00      	cmp	r3, #0
 8007bd4:	da03      	bge.n	8007bde <USB_HC_Init+0x18a>
  {
    HCcharEpDir = (0x1U << 15) & USB_OTG_HCCHAR_EPDIR;
 8007bd6:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 8007bda:	61bb      	str	r3, [r7, #24]
 8007bdc:	e001      	b.n	8007be2 <USB_HC_Init+0x18e>
  }
  else
  {
    HCcharEpDir = 0U;
 8007bde:	2300      	movs	r3, #0
 8007be0:	61bb      	str	r3, [r7, #24]
  }

  HostCoreSpeed = USB_GetHostSpeed(USBx);
 8007be2:	6878      	ldr	r0, [r7, #4]
 8007be4:	f7ff ff0e 	bl	8007a04 <USB_GetHostSpeed>
 8007be8:	60f8      	str	r0, [r7, #12]

  /* LS device plugged to HUB */
  if ((speed == HPRT0_PRTSPD_LOW_SPEED) && (HostCoreSpeed != HPRT0_PRTSPD_LOW_SPEED))
 8007bea:	f897 3028 	ldrb.w	r3, [r7, #40]	@ 0x28
 8007bee:	2b02      	cmp	r3, #2
 8007bf0:	d106      	bne.n	8007c00 <USB_HC_Init+0x1ac>
 8007bf2:	68fb      	ldr	r3, [r7, #12]
 8007bf4:	2b02      	cmp	r3, #2
 8007bf6:	d003      	beq.n	8007c00 <USB_HC_Init+0x1ac>
  {
    HCcharLowSpeed = (0x1U << 17) & USB_OTG_HCCHAR_LSDEV;
 8007bf8:	f44f 3300 	mov.w	r3, #131072	@ 0x20000
 8007bfc:	617b      	str	r3, [r7, #20]
 8007bfe:	e001      	b.n	8007c04 <USB_HC_Init+0x1b0>
  }
  else
  {
    HCcharLowSpeed = 0U;
 8007c00:	2300      	movs	r3, #0
 8007c02:	617b      	str	r3, [r7, #20]
  }

  USBx_HC((uint32_t)ch_num)->HCCHAR = (((uint32_t)dev_address << 22) & USB_OTG_HCCHAR_DAD) |
 8007c04:	787b      	ldrb	r3, [r7, #1]
 8007c06:	059b      	lsls	r3, r3, #22
 8007c08:	f003 52fe 	and.w	r2, r3, #532676608	@ 0x1fc00000
                                      ((((uint32_t)epnum & 0x7FU) << 11) & USB_OTG_HCCHAR_EPNUM) |
 8007c0c:	78bb      	ldrb	r3, [r7, #2]
 8007c0e:	02db      	lsls	r3, r3, #11
 8007c10:	f403 43f0 	and.w	r3, r3, #30720	@ 0x7800
  USBx_HC((uint32_t)ch_num)->HCCHAR = (((uint32_t)dev_address << 22) & USB_OTG_HCCHAR_DAD) |
 8007c14:	431a      	orrs	r2, r3
                                      (((uint32_t)ep_type << 18) & USB_OTG_HCCHAR_EPTYP) |
 8007c16:	f897 302c 	ldrb.w	r3, [r7, #44]	@ 0x2c
 8007c1a:	049b      	lsls	r3, r3, #18
 8007c1c:	f403 2340 	and.w	r3, r3, #786432	@ 0xc0000
                                      ((((uint32_t)epnum & 0x7FU) << 11) & USB_OTG_HCCHAR_EPNUM) |
 8007c20:	431a      	orrs	r2, r3
                                      ((uint32_t)mps & USB_OTG_HCCHAR_MPSIZ) |
 8007c22:	8e3b      	ldrh	r3, [r7, #48]	@ 0x30
 8007c24:	f3c3 030a 	ubfx	r3, r3, #0, #11
                                      (((uint32_t)ep_type << 18) & USB_OTG_HCCHAR_EPTYP) |
 8007c28:	431a      	orrs	r2, r3
                                      USB_OTG_HCCHAR_MC_0 | HCcharEpDir | HCcharLowSpeed;
 8007c2a:	69bb      	ldr	r3, [r7, #24]
 8007c2c:	431a      	orrs	r2, r3
 8007c2e:	697b      	ldr	r3, [r7, #20]
 8007c30:	4313      	orrs	r3, r2
  USBx_HC((uint32_t)ch_num)->HCCHAR = (((uint32_t)dev_address << 22) & USB_OTG_HCCHAR_DAD) |
 8007c32:	78fa      	ldrb	r2, [r7, #3]
 8007c34:	0151      	lsls	r1, r2, #5
 8007c36:	693a      	ldr	r2, [r7, #16]
 8007c38:	440a      	add	r2, r1
 8007c3a:	f502 62a0 	add.w	r2, r2, #1280	@ 0x500
                                      USB_OTG_HCCHAR_MC_0 | HCcharEpDir | HCcharLowSpeed;
 8007c3e:	f443 1380 	orr.w	r3, r3, #1048576	@ 0x100000
  USBx_HC((uint32_t)ch_num)->HCCHAR = (((uint32_t)dev_address << 22) & USB_OTG_HCCHAR_DAD) |
 8007c42:	6013      	str	r3, [r2, #0]

  if ((ep_type == EP_TYPE_INTR) || (ep_type == EP_TYPE_ISOC))
 8007c44:	f897 302c 	ldrb.w	r3, [r7, #44]	@ 0x2c
 8007c48:	2b03      	cmp	r3, #3
 8007c4a:	d003      	beq.n	8007c54 <USB_HC_Init+0x200>
 8007c4c:	f897 302c 	ldrb.w	r3, [r7, #44]	@ 0x2c
 8007c50:	2b01      	cmp	r3, #1
 8007c52:	d10f      	bne.n	8007c74 <USB_HC_Init+0x220>
  {
    USBx_HC((uint32_t)ch_num)->HCCHAR |= USB_OTG_HCCHAR_ODDFRM;
 8007c54:	78fb      	ldrb	r3, [r7, #3]
 8007c56:	015a      	lsls	r2, r3, #5
 8007c58:	693b      	ldr	r3, [r7, #16]
 8007c5a:	4413      	add	r3, r2
 8007c5c:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 8007c60:	681b      	ldr	r3, [r3, #0]
 8007c62:	78fa      	ldrb	r2, [r7, #3]
 8007c64:	0151      	lsls	r1, r2, #5
 8007c66:	693a      	ldr	r2, [r7, #16]
 8007c68:	440a      	add	r2, r1
 8007c6a:	f502 62a0 	add.w	r2, r2, #1280	@ 0x500
 8007c6e:	f043 5300 	orr.w	r3, r3, #536870912	@ 0x20000000
 8007c72:	6013      	str	r3, [r2, #0]
  }

  return ret;
 8007c74:	7ffb      	ldrb	r3, [r7, #31]
}
 8007c76:	4618      	mov	r0, r3
 8007c78:	3720      	adds	r7, #32
 8007c7a:	46bd      	mov	sp, r7
 8007c7c:	bd80      	pop	{r7, pc}
 8007c7e:	bf00      	nop

08007c80 <USB_HC_StartXfer>:
  *           0 : DMA feature not used
  *           1 : DMA feature used
  * @retval HAL state
  */
HAL_StatusTypeDef USB_HC_StartXfer(USB_OTG_GlobalTypeDef *USBx, USB_OTG_HCTypeDef *hc, uint8_t dma)
{
 8007c80:	b580      	push	{r7, lr}
 8007c82:	b08c      	sub	sp, #48	@ 0x30
 8007c84:	af02      	add	r7, sp, #8
 8007c86:	60f8      	str	r0, [r7, #12]
 8007c88:	60b9      	str	r1, [r7, #8]
 8007c8a:	4613      	mov	r3, r2
 8007c8c:	71fb      	strb	r3, [r7, #7]
  uint32_t USBx_BASE = (uint32_t)USBx;
 8007c8e:	68fb      	ldr	r3, [r7, #12]
 8007c90:	623b      	str	r3, [r7, #32]
  uint32_t ch_num = (uint32_t)hc->ch_num;
 8007c92:	68bb      	ldr	r3, [r7, #8]
 8007c94:	785b      	ldrb	r3, [r3, #1]
 8007c96:	61fb      	str	r3, [r7, #28]
  __IO uint32_t tmpreg;
  uint8_t  is_oddframe;
  uint16_t len_words;
  uint16_t num_packets;
  uint16_t max_hc_pkt_count = HC_MAX_PKT_CNT;
 8007c98:	f44f 7380 	mov.w	r3, #256	@ 0x100
 8007c9c:	837b      	strh	r3, [r7, #26]
      }
    }
  }
#endif /* defined (USB_OTG_HS) */

  if (hc->do_ssplit == 1U)
 8007c9e:	68bb      	ldr	r3, [r7, #8]
 8007ca0:	799b      	ldrb	r3, [r3, #6]
 8007ca2:	2b01      	cmp	r3, #1
 8007ca4:	d158      	bne.n	8007d58 <USB_HC_StartXfer+0xd8>
  {
    /* Set number of packet to 1 for Split transaction */
    num_packets = 1U;
 8007ca6:	2301      	movs	r3, #1
 8007ca8:	84fb      	strh	r3, [r7, #38]	@ 0x26

    if (hc->ep_is_in != 0U)
 8007caa:	68bb      	ldr	r3, [r7, #8]
 8007cac:	78db      	ldrb	r3, [r3, #3]
 8007cae:	2b00      	cmp	r3, #0
 8007cb0:	d007      	beq.n	8007cc2 <USB_HC_StartXfer+0x42>
    {
      hc->XferSize = (uint32_t)num_packets * hc->max_packet;
 8007cb2:	8cfb      	ldrh	r3, [r7, #38]	@ 0x26
 8007cb4:	68ba      	ldr	r2, [r7, #8]
 8007cb6:	8a92      	ldrh	r2, [r2, #20]
 8007cb8:	fb03 f202 	mul.w	r2, r3, r2
 8007cbc:	68bb      	ldr	r3, [r7, #8]
 8007cbe:	61da      	str	r2, [r3, #28]
 8007cc0:	e079      	b.n	8007db6 <USB_HC_StartXfer+0x136>
    }
    else
    {
      if (hc->ep_type == EP_TYPE_ISOC)
 8007cc2:	68bb      	ldr	r3, [r7, #8]
 8007cc4:	7c9b      	ldrb	r3, [r3, #18]
 8007cc6:	2b01      	cmp	r3, #1
 8007cc8:	d130      	bne.n	8007d2c <USB_HC_StartXfer+0xac>
      {
        if (hc->xfer_len > ISO_SPLT_MPS)
 8007cca:	68bb      	ldr	r3, [r7, #8]
 8007ccc:	6a1b      	ldr	r3, [r3, #32]
 8007cce:	2bbc      	cmp	r3, #188	@ 0xbc
 8007cd0:	d918      	bls.n	8007d04 <USB_HC_StartXfer+0x84>
        {
          /* Isochrone Max Packet Size for Split mode */
          hc->XferSize = hc->max_packet;
 8007cd2:	68bb      	ldr	r3, [r7, #8]
 8007cd4:	8a9b      	ldrh	r3, [r3, #20]
 8007cd6:	461a      	mov	r2, r3
 8007cd8:	68bb      	ldr	r3, [r7, #8]
 8007cda:	61da      	str	r2, [r3, #28]
          hc->xfer_len = hc->XferSize;
 8007cdc:	68bb      	ldr	r3, [r7, #8]
 8007cde:	69da      	ldr	r2, [r3, #28]
 8007ce0:	68bb      	ldr	r3, [r7, #8]
 8007ce2:	621a      	str	r2, [r3, #32]

          if ((hc->iso_splt_xactPos == HCSPLT_BEGIN) || (hc->iso_splt_xactPos == HCSPLT_MIDDLE))
 8007ce4:	68bb      	ldr	r3, [r7, #8]
 8007ce6:	68db      	ldr	r3, [r3, #12]
 8007ce8:	2b01      	cmp	r3, #1
 8007cea:	d003      	beq.n	8007cf4 <USB_HC_StartXfer+0x74>
 8007cec:	68bb      	ldr	r3, [r7, #8]
 8007cee:	68db      	ldr	r3, [r3, #12]
 8007cf0:	2b02      	cmp	r3, #2
 8007cf2:	d103      	bne.n	8007cfc <USB_HC_StartXfer+0x7c>
          {
            hc->iso_splt_xactPos = HCSPLT_MIDDLE;
 8007cf4:	68bb      	ldr	r3, [r7, #8]
 8007cf6:	2202      	movs	r2, #2
 8007cf8:	60da      	str	r2, [r3, #12]
 8007cfa:	e05c      	b.n	8007db6 <USB_HC_StartXfer+0x136>
          }
          else
          {
            hc->iso_splt_xactPos = HCSPLT_BEGIN;
 8007cfc:	68bb      	ldr	r3, [r7, #8]
 8007cfe:	2201      	movs	r2, #1
 8007d00:	60da      	str	r2, [r3, #12]
 8007d02:	e058      	b.n	8007db6 <USB_HC_StartXfer+0x136>
          }
        }
        else
        {
          hc->XferSize = hc->xfer_len;
 8007d04:	68bb      	ldr	r3, [r7, #8]
 8007d06:	6a1a      	ldr	r2, [r3, #32]
 8007d08:	68bb      	ldr	r3, [r7, #8]
 8007d0a:	61da      	str	r2, [r3, #28]

          if ((hc->iso_splt_xactPos != HCSPLT_BEGIN) && (hc->iso_splt_xactPos != HCSPLT_MIDDLE))
 8007d0c:	68bb      	ldr	r3, [r7, #8]
 8007d0e:	68db      	ldr	r3, [r3, #12]
 8007d10:	2b01      	cmp	r3, #1
 8007d12:	d007      	beq.n	8007d24 <USB_HC_StartXfer+0xa4>
 8007d14:	68bb      	ldr	r3, [r7, #8]
 8007d16:	68db      	ldr	r3, [r3, #12]
 8007d18:	2b02      	cmp	r3, #2
 8007d1a:	d003      	beq.n	8007d24 <USB_HC_StartXfer+0xa4>
          {
            hc->iso_splt_xactPos = HCSPLT_FULL;
 8007d1c:	68bb      	ldr	r3, [r7, #8]
 8007d1e:	2204      	movs	r2, #4
 8007d20:	60da      	str	r2, [r3, #12]
 8007d22:	e048      	b.n	8007db6 <USB_HC_StartXfer+0x136>
          }
          else
          {
            hc->iso_splt_xactPos = HCSPLT_END;
 8007d24:	68bb      	ldr	r3, [r7, #8]
 8007d26:	2203      	movs	r2, #3
 8007d28:	60da      	str	r2, [r3, #12]
 8007d2a:	e044      	b.n	8007db6 <USB_HC_StartXfer+0x136>
          }
        }
      }
      else
      {
        if ((dma == 1U) && (hc->xfer_len > hc->max_packet))
 8007d2c:	79fb      	ldrb	r3, [r7, #7]
 8007d2e:	2b01      	cmp	r3, #1
 8007d30:	d10d      	bne.n	8007d4e <USB_HC_StartXfer+0xce>
 8007d32:	68bb      	ldr	r3, [r7, #8]
 8007d34:	6a1b      	ldr	r3, [r3, #32]
 8007d36:	68ba      	ldr	r2, [r7, #8]
 8007d38:	8a92      	ldrh	r2, [r2, #20]
 8007d3a:	4293      	cmp	r3, r2
 8007d3c:	d907      	bls.n	8007d4e <USB_HC_StartXfer+0xce>
        {
          hc->XferSize = (uint32_t)num_packets * hc->max_packet;
 8007d3e:	8cfb      	ldrh	r3, [r7, #38]	@ 0x26
 8007d40:	68ba      	ldr	r2, [r7, #8]
 8007d42:	8a92      	ldrh	r2, [r2, #20]
 8007d44:	fb03 f202 	mul.w	r2, r3, r2
 8007d48:	68bb      	ldr	r3, [r7, #8]
 8007d4a:	61da      	str	r2, [r3, #28]
 8007d4c:	e033      	b.n	8007db6 <USB_HC_StartXfer+0x136>
        }
        else
        {
          hc->XferSize = hc->xfer_len;
 8007d4e:	68bb      	ldr	r3, [r7, #8]
 8007d50:	6a1a      	ldr	r2, [r3, #32]
 8007d52:	68bb      	ldr	r3, [r7, #8]
 8007d54:	61da      	str	r2, [r3, #28]
 8007d56:	e02e      	b.n	8007db6 <USB_HC_StartXfer+0x136>
    }
  }
  else
  {
    /* Compute the expected number of packets associated to the transfer */
    if (hc->xfer_len > 0U)
 8007d58:	68bb      	ldr	r3, [r7, #8]
 8007d5a:	6a1b      	ldr	r3, [r3, #32]
 8007d5c:	2b00      	cmp	r3, #0
 8007d5e:	d018      	beq.n	8007d92 <USB_HC_StartXfer+0x112>
    {
      num_packets = (uint16_t)((hc->xfer_len + hc->max_packet - 1U) / hc->max_packet);
 8007d60:	68bb      	ldr	r3, [r7, #8]
 8007d62:	6a1b      	ldr	r3, [r3, #32]
 8007d64:	68ba      	ldr	r2, [r7, #8]
 8007d66:	8a92      	ldrh	r2, [r2, #20]
 8007d68:	4413      	add	r3, r2
 8007d6a:	3b01      	subs	r3, #1
 8007d6c:	68ba      	ldr	r2, [r7, #8]
 8007d6e:	8a92      	ldrh	r2, [r2, #20]
 8007d70:	fbb3 f3f2 	udiv	r3, r3, r2
 8007d74:	84fb      	strh	r3, [r7, #38]	@ 0x26

      if (num_packets > max_hc_pkt_count)
 8007d76:	8cfa      	ldrh	r2, [r7, #38]	@ 0x26
 8007d78:	8b7b      	ldrh	r3, [r7, #26]
 8007d7a:	429a      	cmp	r2, r3
 8007d7c:	d90b      	bls.n	8007d96 <USB_HC_StartXfer+0x116>
      {
        num_packets = max_hc_pkt_count;
 8007d7e:	8b7b      	ldrh	r3, [r7, #26]
 8007d80:	84fb      	strh	r3, [r7, #38]	@ 0x26
        hc->XferSize = (uint32_t)num_packets * hc->max_packet;
 8007d82:	8cfb      	ldrh	r3, [r7, #38]	@ 0x26
 8007d84:	68ba      	ldr	r2, [r7, #8]
 8007d86:	8a92      	ldrh	r2, [r2, #20]
 8007d88:	fb03 f202 	mul.w	r2, r3, r2
 8007d8c:	68bb      	ldr	r3, [r7, #8]
 8007d8e:	61da      	str	r2, [r3, #28]
 8007d90:	e001      	b.n	8007d96 <USB_HC_StartXfer+0x116>
      }
    }
    else
    {
      num_packets = 1U;
 8007d92:	2301      	movs	r3, #1
 8007d94:	84fb      	strh	r3, [r7, #38]	@ 0x26

    /*
    * For IN channel HCTSIZ.XferSize is expected to be an integer multiple of
    * max_packet size.
    */
    if (hc->ep_is_in != 0U)
 8007d96:	68bb      	ldr	r3, [r7, #8]
 8007d98:	78db      	ldrb	r3, [r3, #3]
 8007d9a:	2b00      	cmp	r3, #0
 8007d9c:	d007      	beq.n	8007dae <USB_HC_StartXfer+0x12e>
    {
      hc->XferSize = (uint32_t)num_packets * hc->max_packet;
 8007d9e:	8cfb      	ldrh	r3, [r7, #38]	@ 0x26
 8007da0:	68ba      	ldr	r2, [r7, #8]
 8007da2:	8a92      	ldrh	r2, [r2, #20]
 8007da4:	fb03 f202 	mul.w	r2, r3, r2
 8007da8:	68bb      	ldr	r3, [r7, #8]
 8007daa:	61da      	str	r2, [r3, #28]
 8007dac:	e003      	b.n	8007db6 <USB_HC_StartXfer+0x136>
    }
    else
    {
      hc->XferSize = hc->xfer_len;
 8007dae:	68bb      	ldr	r3, [r7, #8]
 8007db0:	6a1a      	ldr	r2, [r3, #32]
 8007db2:	68bb      	ldr	r3, [r7, #8]
 8007db4:	61da      	str	r2, [r3, #28]
    }
  }

  /* Initialize the HCTSIZn register */
  USBx_HC(ch_num)->HCTSIZ = (hc->XferSize & USB_OTG_HCTSIZ_XFRSIZ) |
 8007db6:	68bb      	ldr	r3, [r7, #8]
 8007db8:	69db      	ldr	r3, [r3, #28]
 8007dba:	f3c3 0212 	ubfx	r2, r3, #0, #19
                            (((uint32_t)num_packets << 19) & USB_OTG_HCTSIZ_PKTCNT) |
 8007dbe:	8cfb      	ldrh	r3, [r7, #38]	@ 0x26
 8007dc0:	04d9      	lsls	r1, r3, #19
 8007dc2:	4ba4      	ldr	r3, [pc, #656]	@ (8008054 <USB_HC_StartXfer+0x3d4>)
 8007dc4:	400b      	ands	r3, r1
  USBx_HC(ch_num)->HCTSIZ = (hc->XferSize & USB_OTG_HCTSIZ_XFRSIZ) |
 8007dc6:	431a      	orrs	r2, r3
                            (((uint32_t)hc->data_pid << 29) & USB_OTG_HCTSIZ_DPID);
 8007dc8:	68bb      	ldr	r3, [r7, #8]
 8007dca:	7d9b      	ldrb	r3, [r3, #22]
 8007dcc:	075b      	lsls	r3, r3, #29
 8007dce:	f003 43c0 	and.w	r3, r3, #1610612736	@ 0x60000000
  USBx_HC(ch_num)->HCTSIZ = (hc->XferSize & USB_OTG_HCTSIZ_XFRSIZ) |
 8007dd2:	69f9      	ldr	r1, [r7, #28]
 8007dd4:	0148      	lsls	r0, r1, #5
 8007dd6:	6a39      	ldr	r1, [r7, #32]
 8007dd8:	4401      	add	r1, r0
 8007dda:	f501 61a0 	add.w	r1, r1, #1280	@ 0x500
                            (((uint32_t)num_packets << 19) & USB_OTG_HCTSIZ_PKTCNT) |
 8007dde:	4313      	orrs	r3, r2
  USBx_HC(ch_num)->HCTSIZ = (hc->XferSize & USB_OTG_HCTSIZ_XFRSIZ) |
 8007de0:	610b      	str	r3, [r1, #16]

  if (dma != 0U)
 8007de2:	79fb      	ldrb	r3, [r7, #7]
 8007de4:	2b00      	cmp	r3, #0
 8007de6:	d009      	beq.n	8007dfc <USB_HC_StartXfer+0x17c>
  {
    /* xfer_buff MUST be 32-bits aligned */
    USBx_HC(ch_num)->HCDMA = (uint32_t)hc->xfer_buff;
 8007de8:	68bb      	ldr	r3, [r7, #8]
 8007dea:	6999      	ldr	r1, [r3, #24]
 8007dec:	69fb      	ldr	r3, [r7, #28]
 8007dee:	015a      	lsls	r2, r3, #5
 8007df0:	6a3b      	ldr	r3, [r7, #32]
 8007df2:	4413      	add	r3, r2
 8007df4:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 8007df8:	460a      	mov	r2, r1
 8007dfa:	615a      	str	r2, [r3, #20]
  }

  is_oddframe = (((uint32_t)USBx_HOST->HFNUM & 0x01U) != 0U) ? 0U : 1U;
 8007dfc:	6a3b      	ldr	r3, [r7, #32]
 8007dfe:	f503 6380 	add.w	r3, r3, #1024	@ 0x400
 8007e02:	689b      	ldr	r3, [r3, #8]
 8007e04:	f003 0301 	and.w	r3, r3, #1
 8007e08:	2b00      	cmp	r3, #0
 8007e0a:	bf0c      	ite	eq
 8007e0c:	2301      	moveq	r3, #1
 8007e0e:	2300      	movne	r3, #0
 8007e10:	b2db      	uxtb	r3, r3
 8007e12:	767b      	strb	r3, [r7, #25]
  USBx_HC(ch_num)->HCCHAR &= ~USB_OTG_HCCHAR_ODDFRM;
 8007e14:	69fb      	ldr	r3, [r7, #28]
 8007e16:	015a      	lsls	r2, r3, #5
 8007e18:	6a3b      	ldr	r3, [r7, #32]
 8007e1a:	4413      	add	r3, r2
 8007e1c:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 8007e20:	681b      	ldr	r3, [r3, #0]
 8007e22:	69fa      	ldr	r2, [r7, #28]
 8007e24:	0151      	lsls	r1, r2, #5
 8007e26:	6a3a      	ldr	r2, [r7, #32]
 8007e28:	440a      	add	r2, r1
 8007e2a:	f502 62a0 	add.w	r2, r2, #1280	@ 0x500
 8007e2e:	f023 5300 	bic.w	r3, r3, #536870912	@ 0x20000000
 8007e32:	6013      	str	r3, [r2, #0]
  USBx_HC(ch_num)->HCCHAR |= (uint32_t)is_oddframe << 29;
 8007e34:	69fb      	ldr	r3, [r7, #28]
 8007e36:	015a      	lsls	r2, r3, #5
 8007e38:	6a3b      	ldr	r3, [r7, #32]
 8007e3a:	4413      	add	r3, r2
 8007e3c:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 8007e40:	681a      	ldr	r2, [r3, #0]
 8007e42:	7e7b      	ldrb	r3, [r7, #25]
 8007e44:	075b      	lsls	r3, r3, #29
 8007e46:	69f9      	ldr	r1, [r7, #28]
 8007e48:	0148      	lsls	r0, r1, #5
 8007e4a:	6a39      	ldr	r1, [r7, #32]
 8007e4c:	4401      	add	r1, r0
 8007e4e:	f501 61a0 	add.w	r1, r1, #1280	@ 0x500
 8007e52:	4313      	orrs	r3, r2
 8007e54:	600b      	str	r3, [r1, #0]

  if (hc->do_ssplit == 1U)
 8007e56:	68bb      	ldr	r3, [r7, #8]
 8007e58:	799b      	ldrb	r3, [r3, #6]
 8007e5a:	2b01      	cmp	r3, #1
 8007e5c:	f040 80c4 	bne.w	8007fe8 <USB_HC_StartXfer+0x368>
  {
    /* Set Hub start Split transaction */
    USBx_HC((uint32_t)ch_num)->HCSPLT = ((uint32_t)hc->hub_addr << USB_OTG_HCSPLT_HUBADDR_Pos) |
 8007e60:	68bb      	ldr	r3, [r7, #8]
 8007e62:	7c5b      	ldrb	r3, [r3, #17]
 8007e64:	01db      	lsls	r3, r3, #7
                                        (uint32_t)hc->hub_port_nbr | USB_OTG_HCSPLT_SPLITEN;
 8007e66:	68ba      	ldr	r2, [r7, #8]
 8007e68:	7c12      	ldrb	r2, [r2, #16]
    USBx_HC((uint32_t)ch_num)->HCSPLT = ((uint32_t)hc->hub_addr << USB_OTG_HCSPLT_HUBADDR_Pos) |
 8007e6a:	4313      	orrs	r3, r2
 8007e6c:	69fa      	ldr	r2, [r7, #28]
 8007e6e:	0151      	lsls	r1, r2, #5
 8007e70:	6a3a      	ldr	r2, [r7, #32]
 8007e72:	440a      	add	r2, r1
 8007e74:	f502 62a0 	add.w	r2, r2, #1280	@ 0x500
                                        (uint32_t)hc->hub_port_nbr | USB_OTG_HCSPLT_SPLITEN;
 8007e78:	f043 4300 	orr.w	r3, r3, #2147483648	@ 0x80000000
    USBx_HC((uint32_t)ch_num)->HCSPLT = ((uint32_t)hc->hub_addr << USB_OTG_HCSPLT_HUBADDR_Pos) |
 8007e7c:	6053      	str	r3, [r2, #4]

    /* unmask ack & nyet for IN/OUT transactions */
    USBx_HC((uint32_t)ch_num)->HCINTMSK |= (USB_OTG_HCINTMSK_ACKM |
 8007e7e:	69fb      	ldr	r3, [r7, #28]
 8007e80:	015a      	lsls	r2, r3, #5
 8007e82:	6a3b      	ldr	r3, [r7, #32]
 8007e84:	4413      	add	r3, r2
 8007e86:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 8007e8a:	68db      	ldr	r3, [r3, #12]
 8007e8c:	69fa      	ldr	r2, [r7, #28]
 8007e8e:	0151      	lsls	r1, r2, #5
 8007e90:	6a3a      	ldr	r2, [r7, #32]
 8007e92:	440a      	add	r2, r1
 8007e94:	f502 62a0 	add.w	r2, r2, #1280	@ 0x500
 8007e98:	f043 0360 	orr.w	r3, r3, #96	@ 0x60
 8007e9c:	60d3      	str	r3, [r2, #12]
                                            USB_OTG_HCINTMSK_NYET);

    if ((hc->do_csplit == 1U) && (hc->ep_is_in == 0U))
 8007e9e:	68bb      	ldr	r3, [r7, #8]
 8007ea0:	79db      	ldrb	r3, [r3, #7]
 8007ea2:	2b01      	cmp	r3, #1
 8007ea4:	d123      	bne.n	8007eee <USB_HC_StartXfer+0x26e>
 8007ea6:	68bb      	ldr	r3, [r7, #8]
 8007ea8:	78db      	ldrb	r3, [r3, #3]
 8007eaa:	2b00      	cmp	r3, #0
 8007eac:	d11f      	bne.n	8007eee <USB_HC_StartXfer+0x26e>
    {
      USBx_HC((uint32_t)ch_num)->HCSPLT |= USB_OTG_HCSPLT_COMPLSPLT;
 8007eae:	69fb      	ldr	r3, [r7, #28]
 8007eb0:	015a      	lsls	r2, r3, #5
 8007eb2:	6a3b      	ldr	r3, [r7, #32]
 8007eb4:	4413      	add	r3, r2
 8007eb6:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 8007eba:	685b      	ldr	r3, [r3, #4]
 8007ebc:	69fa      	ldr	r2, [r7, #28]
 8007ebe:	0151      	lsls	r1, r2, #5
 8007ec0:	6a3a      	ldr	r2, [r7, #32]
 8007ec2:	440a      	add	r2, r1
 8007ec4:	f502 62a0 	add.w	r2, r2, #1280	@ 0x500
 8007ec8:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8007ecc:	6053      	str	r3, [r2, #4]
      USBx_HC((uint32_t)ch_num)->HCINTMSK |= USB_OTG_HCINTMSK_NYET;
 8007ece:	69fb      	ldr	r3, [r7, #28]
 8007ed0:	015a      	lsls	r2, r3, #5
 8007ed2:	6a3b      	ldr	r3, [r7, #32]
 8007ed4:	4413      	add	r3, r2
 8007ed6:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 8007eda:	68db      	ldr	r3, [r3, #12]
 8007edc:	69fa      	ldr	r2, [r7, #28]
 8007ede:	0151      	lsls	r1, r2, #5
 8007ee0:	6a3a      	ldr	r2, [r7, #32]
 8007ee2:	440a      	add	r2, r1
 8007ee4:	f502 62a0 	add.w	r2, r2, #1280	@ 0x500
 8007ee8:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 8007eec:	60d3      	str	r3, [r2, #12]
    }

    if (((hc->ep_type == EP_TYPE_ISOC) || (hc->ep_type == EP_TYPE_INTR)) &&
 8007eee:	68bb      	ldr	r3, [r7, #8]
 8007ef0:	7c9b      	ldrb	r3, [r3, #18]
 8007ef2:	2b01      	cmp	r3, #1
 8007ef4:	d003      	beq.n	8007efe <USB_HC_StartXfer+0x27e>
 8007ef6:	68bb      	ldr	r3, [r7, #8]
 8007ef8:	7c9b      	ldrb	r3, [r3, #18]
 8007efa:	2b03      	cmp	r3, #3
 8007efc:	d117      	bne.n	8007f2e <USB_HC_StartXfer+0x2ae>
        (hc->do_csplit == 1U) && (hc->ep_is_in == 1U))
 8007efe:	68bb      	ldr	r3, [r7, #8]
 8007f00:	79db      	ldrb	r3, [r3, #7]
    if (((hc->ep_type == EP_TYPE_ISOC) || (hc->ep_type == EP_TYPE_INTR)) &&
 8007f02:	2b01      	cmp	r3, #1
 8007f04:	d113      	bne.n	8007f2e <USB_HC_StartXfer+0x2ae>
        (hc->do_csplit == 1U) && (hc->ep_is_in == 1U))
 8007f06:	68bb      	ldr	r3, [r7, #8]
 8007f08:	78db      	ldrb	r3, [r3, #3]
 8007f0a:	2b01      	cmp	r3, #1
 8007f0c:	d10f      	bne.n	8007f2e <USB_HC_StartXfer+0x2ae>
    {
      USBx_HC((uint32_t)ch_num)->HCSPLT |= USB_OTG_HCSPLT_COMPLSPLT;
 8007f0e:	69fb      	ldr	r3, [r7, #28]
 8007f10:	015a      	lsls	r2, r3, #5
 8007f12:	6a3b      	ldr	r3, [r7, #32]
 8007f14:	4413      	add	r3, r2
 8007f16:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 8007f1a:	685b      	ldr	r3, [r3, #4]
 8007f1c:	69fa      	ldr	r2, [r7, #28]
 8007f1e:	0151      	lsls	r1, r2, #5
 8007f20:	6a3a      	ldr	r2, [r7, #32]
 8007f22:	440a      	add	r2, r1
 8007f24:	f502 62a0 	add.w	r2, r2, #1280	@ 0x500
 8007f28:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8007f2c:	6053      	str	r3, [r2, #4]
    }

    /* Position management for iso out transaction on split mode */
    if ((hc->ep_type == EP_TYPE_ISOC) && (hc->ep_is_in == 0U))
 8007f2e:	68bb      	ldr	r3, [r7, #8]
 8007f30:	7c9b      	ldrb	r3, [r3, #18]
 8007f32:	2b01      	cmp	r3, #1
 8007f34:	d163      	bne.n	8007ffe <USB_HC_StartXfer+0x37e>
 8007f36:	68bb      	ldr	r3, [r7, #8]
 8007f38:	78db      	ldrb	r3, [r3, #3]
 8007f3a:	2b00      	cmp	r3, #0
 8007f3c:	d15f      	bne.n	8007ffe <USB_HC_StartXfer+0x37e>
    {
      /* Set data payload position */
      switch (hc->iso_splt_xactPos)
 8007f3e:	68bb      	ldr	r3, [r7, #8]
 8007f40:	68db      	ldr	r3, [r3, #12]
 8007f42:	3b01      	subs	r3, #1
 8007f44:	2b03      	cmp	r3, #3
 8007f46:	d859      	bhi.n	8007ffc <USB_HC_StartXfer+0x37c>
 8007f48:	a201      	add	r2, pc, #4	@ (adr r2, 8007f50 <USB_HC_StartXfer+0x2d0>)
 8007f4a:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8007f4e:	bf00      	nop
 8007f50:	08007f61 	.word	0x08007f61
 8007f54:	08007f83 	.word	0x08007f83
 8007f58:	08007fa5 	.word	0x08007fa5
 8007f5c:	08007fc7 	.word	0x08007fc7
      {
        case HCSPLT_BEGIN:
          /* First data payload for OUT Transaction */
          USBx_HC((uint32_t)ch_num)->HCSPLT |= USB_OTG_HCSPLT_XACTPOS_1;
 8007f60:	69fb      	ldr	r3, [r7, #28]
 8007f62:	015a      	lsls	r2, r3, #5
 8007f64:	6a3b      	ldr	r3, [r7, #32]
 8007f66:	4413      	add	r3, r2
 8007f68:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 8007f6c:	685b      	ldr	r3, [r3, #4]
 8007f6e:	69fa      	ldr	r2, [r7, #28]
 8007f70:	0151      	lsls	r1, r2, #5
 8007f72:	6a3a      	ldr	r2, [r7, #32]
 8007f74:	440a      	add	r2, r1
 8007f76:	f502 62a0 	add.w	r2, r2, #1280	@ 0x500
 8007f7a:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 8007f7e:	6053      	str	r3, [r2, #4]
          break;
 8007f80:	e03d      	b.n	8007ffe <USB_HC_StartXfer+0x37e>

        case HCSPLT_MIDDLE:
          /* Middle data payload for OUT Transaction */
          USBx_HC((uint32_t)ch_num)->HCSPLT |= USB_OTG_HCSPLT_XACTPOS_Pos;
 8007f82:	69fb      	ldr	r3, [r7, #28]
 8007f84:	015a      	lsls	r2, r3, #5
 8007f86:	6a3b      	ldr	r3, [r7, #32]
 8007f88:	4413      	add	r3, r2
 8007f8a:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 8007f8e:	685b      	ldr	r3, [r3, #4]
 8007f90:	69fa      	ldr	r2, [r7, #28]
 8007f92:	0151      	lsls	r1, r2, #5
 8007f94:	6a3a      	ldr	r2, [r7, #32]
 8007f96:	440a      	add	r2, r1
 8007f98:	f502 62a0 	add.w	r2, r2, #1280	@ 0x500
 8007f9c:	f043 030e 	orr.w	r3, r3, #14
 8007fa0:	6053      	str	r3, [r2, #4]
          break;
 8007fa2:	e02c      	b.n	8007ffe <USB_HC_StartXfer+0x37e>

        case HCSPLT_END:
          /* End data payload for OUT Transaction */
          USBx_HC((uint32_t)ch_num)->HCSPLT |= USB_OTG_HCSPLT_XACTPOS_0;
 8007fa4:	69fb      	ldr	r3, [r7, #28]
 8007fa6:	015a      	lsls	r2, r3, #5
 8007fa8:	6a3b      	ldr	r3, [r7, #32]
 8007faa:	4413      	add	r3, r2
 8007fac:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 8007fb0:	685b      	ldr	r3, [r3, #4]
 8007fb2:	69fa      	ldr	r2, [r7, #28]
 8007fb4:	0151      	lsls	r1, r2, #5
 8007fb6:	6a3a      	ldr	r2, [r7, #32]
 8007fb8:	440a      	add	r2, r1
 8007fba:	f502 62a0 	add.w	r2, r2, #1280	@ 0x500
 8007fbe:	f443 4380 	orr.w	r3, r3, #16384	@ 0x4000
 8007fc2:	6053      	str	r3, [r2, #4]
          break;
 8007fc4:	e01b      	b.n	8007ffe <USB_HC_StartXfer+0x37e>

        case HCSPLT_FULL:
          /* Entire data payload for OUT Transaction */
          USBx_HC((uint32_t)ch_num)->HCSPLT |= USB_OTG_HCSPLT_XACTPOS;
 8007fc6:	69fb      	ldr	r3, [r7, #28]
 8007fc8:	015a      	lsls	r2, r3, #5
 8007fca:	6a3b      	ldr	r3, [r7, #32]
 8007fcc:	4413      	add	r3, r2
 8007fce:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 8007fd2:	685b      	ldr	r3, [r3, #4]
 8007fd4:	69fa      	ldr	r2, [r7, #28]
 8007fd6:	0151      	lsls	r1, r2, #5
 8007fd8:	6a3a      	ldr	r2, [r7, #32]
 8007fda:	440a      	add	r2, r1
 8007fdc:	f502 62a0 	add.w	r2, r2, #1280	@ 0x500
 8007fe0:	f443 4340 	orr.w	r3, r3, #49152	@ 0xc000
 8007fe4:	6053      	str	r3, [r2, #4]
          break;
 8007fe6:	e00a      	b.n	8007ffe <USB_HC_StartXfer+0x37e>
    }
  }
  else
  {
    /* Clear Hub Start Split transaction */
    USBx_HC((uint32_t)ch_num)->HCSPLT = 0U;
 8007fe8:	69fb      	ldr	r3, [r7, #28]
 8007fea:	015a      	lsls	r2, r3, #5
 8007fec:	6a3b      	ldr	r3, [r7, #32]
 8007fee:	4413      	add	r3, r2
 8007ff0:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 8007ff4:	461a      	mov	r2, r3
 8007ff6:	2300      	movs	r3, #0
 8007ff8:	6053      	str	r3, [r2, #4]
 8007ffa:	e000      	b.n	8007ffe <USB_HC_StartXfer+0x37e>
          break;
 8007ffc:	bf00      	nop
  }

  /* Set host channel enable */
  tmpreg = USBx_HC(ch_num)->HCCHAR;
 8007ffe:	69fb      	ldr	r3, [r7, #28]
 8008000:	015a      	lsls	r2, r3, #5
 8008002:	6a3b      	ldr	r3, [r7, #32]
 8008004:	4413      	add	r3, r2
 8008006:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 800800a:	681b      	ldr	r3, [r3, #0]
 800800c:	613b      	str	r3, [r7, #16]
  tmpreg &= ~USB_OTG_HCCHAR_CHDIS;
 800800e:	693b      	ldr	r3, [r7, #16]
 8008010:	f023 4380 	bic.w	r3, r3, #1073741824	@ 0x40000000
 8008014:	613b      	str	r3, [r7, #16]

  /* make sure to set the correct ep direction */
  if (hc->ep_is_in != 0U)
 8008016:	68bb      	ldr	r3, [r7, #8]
 8008018:	78db      	ldrb	r3, [r3, #3]
 800801a:	2b00      	cmp	r3, #0
 800801c:	d004      	beq.n	8008028 <USB_HC_StartXfer+0x3a8>
  {
    tmpreg |= USB_OTG_HCCHAR_EPDIR;
 800801e:	693b      	ldr	r3, [r7, #16]
 8008020:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 8008024:	613b      	str	r3, [r7, #16]
 8008026:	e003      	b.n	8008030 <USB_HC_StartXfer+0x3b0>
  }
  else
  {
    tmpreg &= ~USB_OTG_HCCHAR_EPDIR;
 8008028:	693b      	ldr	r3, [r7, #16]
 800802a:	f423 4300 	bic.w	r3, r3, #32768	@ 0x8000
 800802e:	613b      	str	r3, [r7, #16]
  }
  tmpreg |= USB_OTG_HCCHAR_CHENA;
 8008030:	693b      	ldr	r3, [r7, #16]
 8008032:	f043 4300 	orr.w	r3, r3, #2147483648	@ 0x80000000
 8008036:	613b      	str	r3, [r7, #16]
  USBx_HC(ch_num)->HCCHAR = tmpreg;
 8008038:	69fb      	ldr	r3, [r7, #28]
 800803a:	015a      	lsls	r2, r3, #5
 800803c:	6a3b      	ldr	r3, [r7, #32]
 800803e:	4413      	add	r3, r2
 8008040:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 8008044:	461a      	mov	r2, r3
 8008046:	693b      	ldr	r3, [r7, #16]
 8008048:	6013      	str	r3, [r2, #0]

  if (dma != 0U) /* dma mode */
 800804a:	79fb      	ldrb	r3, [r7, #7]
 800804c:	2b00      	cmp	r3, #0
 800804e:	d003      	beq.n	8008058 <USB_HC_StartXfer+0x3d8>
  {
    return HAL_OK;
 8008050:	2300      	movs	r3, #0
 8008052:	e055      	b.n	8008100 <USB_HC_StartXfer+0x480>
 8008054:	1ff80000 	.word	0x1ff80000
  }

  if ((hc->ep_is_in == 0U) && (hc->xfer_len > 0U) && (hc->do_csplit == 0U))
 8008058:	68bb      	ldr	r3, [r7, #8]
 800805a:	78db      	ldrb	r3, [r3, #3]
 800805c:	2b00      	cmp	r3, #0
 800805e:	d14e      	bne.n	80080fe <USB_HC_StartXfer+0x47e>
 8008060:	68bb      	ldr	r3, [r7, #8]
 8008062:	6a1b      	ldr	r3, [r3, #32]
 8008064:	2b00      	cmp	r3, #0
 8008066:	d04a      	beq.n	80080fe <USB_HC_StartXfer+0x47e>
 8008068:	68bb      	ldr	r3, [r7, #8]
 800806a:	79db      	ldrb	r3, [r3, #7]
 800806c:	2b00      	cmp	r3, #0
 800806e:	d146      	bne.n	80080fe <USB_HC_StartXfer+0x47e>
  {
    switch (hc->ep_type)
 8008070:	68bb      	ldr	r3, [r7, #8]
 8008072:	7c9b      	ldrb	r3, [r3, #18]
 8008074:	2b03      	cmp	r3, #3
 8008076:	d831      	bhi.n	80080dc <USB_HC_StartXfer+0x45c>
 8008078:	a201      	add	r2, pc, #4	@ (adr r2, 8008080 <USB_HC_StartXfer+0x400>)
 800807a:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800807e:	bf00      	nop
 8008080:	08008091 	.word	0x08008091
 8008084:	080080b5 	.word	0x080080b5
 8008088:	08008091 	.word	0x08008091
 800808c:	080080b5 	.word	0x080080b5
    {
      /* Non periodic transfer */
      case EP_TYPE_CTRL:
      case EP_TYPE_BULK:

        len_words = (uint16_t)((hc->xfer_len + 3U) / 4U);
 8008090:	68bb      	ldr	r3, [r7, #8]
 8008092:	6a1b      	ldr	r3, [r3, #32]
 8008094:	3303      	adds	r3, #3
 8008096:	089b      	lsrs	r3, r3, #2
 8008098:	82fb      	strh	r3, [r7, #22]

        /* check if there is enough space in FIFO space */
        if (len_words > (USBx->HNPTXSTS & 0xFFFFU))
 800809a:	8afa      	ldrh	r2, [r7, #22]
 800809c:	68fb      	ldr	r3, [r7, #12]
 800809e:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80080a0:	b29b      	uxth	r3, r3
 80080a2:	429a      	cmp	r2, r3
 80080a4:	d91c      	bls.n	80080e0 <USB_HC_StartXfer+0x460>
        {
          /* need to process data in nptxfempty interrupt */
          USBx->GINTMSK |= USB_OTG_GINTMSK_NPTXFEM;
 80080a6:	68fb      	ldr	r3, [r7, #12]
 80080a8:	699b      	ldr	r3, [r3, #24]
 80080aa:	f043 0220 	orr.w	r2, r3, #32
 80080ae:	68fb      	ldr	r3, [r7, #12]
 80080b0:	619a      	str	r2, [r3, #24]
        }
        break;
 80080b2:	e015      	b.n	80080e0 <USB_HC_StartXfer+0x460>

      /* Periodic transfer */
      case EP_TYPE_INTR:
      case EP_TYPE_ISOC:
        len_words = (uint16_t)((hc->xfer_len + 3U) / 4U);
 80080b4:	68bb      	ldr	r3, [r7, #8]
 80080b6:	6a1b      	ldr	r3, [r3, #32]
 80080b8:	3303      	adds	r3, #3
 80080ba:	089b      	lsrs	r3, r3, #2
 80080bc:	82fb      	strh	r3, [r7, #22]
        /* check if there is enough space in FIFO space */
        if (len_words > (USBx_HOST->HPTXSTS & 0xFFFFU)) /* split the transfer */
 80080be:	8afa      	ldrh	r2, [r7, #22]
 80080c0:	6a3b      	ldr	r3, [r7, #32]
 80080c2:	f503 6380 	add.w	r3, r3, #1024	@ 0x400
 80080c6:	691b      	ldr	r3, [r3, #16]
 80080c8:	b29b      	uxth	r3, r3
 80080ca:	429a      	cmp	r2, r3
 80080cc:	d90a      	bls.n	80080e4 <USB_HC_StartXfer+0x464>
        {
          /* need to process data in ptxfempty interrupt */
          USBx->GINTMSK |= USB_OTG_GINTMSK_PTXFEM;
 80080ce:	68fb      	ldr	r3, [r7, #12]
 80080d0:	699b      	ldr	r3, [r3, #24]
 80080d2:	f043 6280 	orr.w	r2, r3, #67108864	@ 0x4000000
 80080d6:	68fb      	ldr	r3, [r7, #12]
 80080d8:	619a      	str	r2, [r3, #24]
        }
        break;
 80080da:	e003      	b.n	80080e4 <USB_HC_StartXfer+0x464>

      default:
        break;
 80080dc:	bf00      	nop
 80080de:	e002      	b.n	80080e6 <USB_HC_StartXfer+0x466>
        break;
 80080e0:	bf00      	nop
 80080e2:	e000      	b.n	80080e6 <USB_HC_StartXfer+0x466>
        break;
 80080e4:	bf00      	nop
    }

    /* Write packet into the Tx FIFO. */
    (void)USB_WritePacket(USBx, hc->xfer_buff, hc->ch_num, (uint16_t)hc->xfer_len, 0);
 80080e6:	68bb      	ldr	r3, [r7, #8]
 80080e8:	6999      	ldr	r1, [r3, #24]
 80080ea:	68bb      	ldr	r3, [r7, #8]
 80080ec:	785a      	ldrb	r2, [r3, #1]
 80080ee:	68bb      	ldr	r3, [r7, #8]
 80080f0:	6a1b      	ldr	r3, [r3, #32]
 80080f2:	b29b      	uxth	r3, r3
 80080f4:	2000      	movs	r0, #0
 80080f6:	9000      	str	r0, [sp, #0]
 80080f8:	68f8      	ldr	r0, [r7, #12]
 80080fa:	f7ff fa25 	bl	8007548 <USB_WritePacket>
  }

  return HAL_OK;
 80080fe:	2300      	movs	r3, #0
}
 8008100:	4618      	mov	r0, r3
 8008102:	3728      	adds	r7, #40	@ 0x28
 8008104:	46bd      	mov	sp, r7
 8008106:	bd80      	pop	{r7, pc}

08008108 <USB_HC_ReadInterrupt>:
  * @brief Read all host channel interrupts status
  * @param  USBx  Selected device
  * @retval HAL state
  */
uint32_t USB_HC_ReadInterrupt(const USB_OTG_GlobalTypeDef *USBx)
{
 8008108:	b480      	push	{r7}
 800810a:	b085      	sub	sp, #20
 800810c:	af00      	add	r7, sp, #0
 800810e:	6078      	str	r0, [r7, #4]
  uint32_t USBx_BASE = (uint32_t)USBx;
 8008110:	687b      	ldr	r3, [r7, #4]
 8008112:	60fb      	str	r3, [r7, #12]

  return ((USBx_HOST->HAINT) & 0xFFFFU);
 8008114:	68fb      	ldr	r3, [r7, #12]
 8008116:	f503 6380 	add.w	r3, r3, #1024	@ 0x400
 800811a:	695b      	ldr	r3, [r3, #20]
 800811c:	b29b      	uxth	r3, r3
}
 800811e:	4618      	mov	r0, r3
 8008120:	3714      	adds	r7, #20
 8008122:	46bd      	mov	sp, r7
 8008124:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008128:	4770      	bx	lr

0800812a <USB_HC_Halt>:
  * @param  hc_num  Host Channel number
  *         This parameter can be a value from 1 to 15
  * @retval HAL state
  */
HAL_StatusTypeDef USB_HC_Halt(const USB_OTG_GlobalTypeDef *USBx, uint8_t hc_num)
{
 800812a:	b480      	push	{r7}
 800812c:	b089      	sub	sp, #36	@ 0x24
 800812e:	af00      	add	r7, sp, #0
 8008130:	6078      	str	r0, [r7, #4]
 8008132:	460b      	mov	r3, r1
 8008134:	70fb      	strb	r3, [r7, #3]
  uint32_t USBx_BASE = (uint32_t)USBx;
 8008136:	687b      	ldr	r3, [r7, #4]
 8008138:	61fb      	str	r3, [r7, #28]
  uint32_t hcnum = (uint32_t)hc_num;
 800813a:	78fb      	ldrb	r3, [r7, #3]
 800813c:	61bb      	str	r3, [r7, #24]
  __IO uint32_t count = 0U;
 800813e:	2300      	movs	r3, #0
 8008140:	60bb      	str	r3, [r7, #8]
  uint32_t HcEpType = (USBx_HC(hcnum)->HCCHAR & USB_OTG_HCCHAR_EPTYP) >> 18;
 8008142:	69bb      	ldr	r3, [r7, #24]
 8008144:	015a      	lsls	r2, r3, #5
 8008146:	69fb      	ldr	r3, [r7, #28]
 8008148:	4413      	add	r3, r2
 800814a:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 800814e:	681b      	ldr	r3, [r3, #0]
 8008150:	0c9b      	lsrs	r3, r3, #18
 8008152:	f003 0303 	and.w	r3, r3, #3
 8008156:	617b      	str	r3, [r7, #20]
  uint32_t ChannelEna = (USBx_HC(hcnum)->HCCHAR & USB_OTG_HCCHAR_CHENA) >> 31;
 8008158:	69bb      	ldr	r3, [r7, #24]
 800815a:	015a      	lsls	r2, r3, #5
 800815c:	69fb      	ldr	r3, [r7, #28]
 800815e:	4413      	add	r3, r2
 8008160:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 8008164:	681b      	ldr	r3, [r3, #0]
 8008166:	0fdb      	lsrs	r3, r3, #31
 8008168:	f003 0301 	and.w	r3, r3, #1
 800816c:	613b      	str	r3, [r7, #16]
  uint32_t SplitEna = (USBx_HC(hcnum)->HCSPLT & USB_OTG_HCSPLT_SPLITEN) >> 31;
 800816e:	69bb      	ldr	r3, [r7, #24]
 8008170:	015a      	lsls	r2, r3, #5
 8008172:	69fb      	ldr	r3, [r7, #28]
 8008174:	4413      	add	r3, r2
 8008176:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 800817a:	685b      	ldr	r3, [r3, #4]
 800817c:	0fdb      	lsrs	r3, r3, #31
 800817e:	f003 0301 	and.w	r3, r3, #1
 8008182:	60fb      	str	r3, [r7, #12]

  /* In buffer DMA, Channel disable must not be programmed for non-split periodic channels.
     At the end of the next uframe/frame (in the worst case), the core generates a channel halted
     and disables the channel automatically. */

  if ((((USBx->GAHBCFG & USB_OTG_GAHBCFG_DMAEN) == USB_OTG_GAHBCFG_DMAEN) && (SplitEna == 0U)) &&
 8008184:	687b      	ldr	r3, [r7, #4]
 8008186:	689b      	ldr	r3, [r3, #8]
 8008188:	f003 0320 	and.w	r3, r3, #32
 800818c:	2b20      	cmp	r3, #32
 800818e:	d10d      	bne.n	80081ac <USB_HC_Halt+0x82>
 8008190:	68fb      	ldr	r3, [r7, #12]
 8008192:	2b00      	cmp	r3, #0
 8008194:	d10a      	bne.n	80081ac <USB_HC_Halt+0x82>
 8008196:	693b      	ldr	r3, [r7, #16]
 8008198:	2b00      	cmp	r3, #0
 800819a:	d005      	beq.n	80081a8 <USB_HC_Halt+0x7e>
      ((ChannelEna == 0U) || (((HcEpType == HCCHAR_ISOC) || (HcEpType == HCCHAR_INTR)))))
 800819c:	697b      	ldr	r3, [r7, #20]
 800819e:	2b01      	cmp	r3, #1
 80081a0:	d002      	beq.n	80081a8 <USB_HC_Halt+0x7e>
 80081a2:	697b      	ldr	r3, [r7, #20]
 80081a4:	2b03      	cmp	r3, #3
 80081a6:	d101      	bne.n	80081ac <USB_HC_Halt+0x82>
  {
    return HAL_OK;
 80081a8:	2300      	movs	r3, #0
 80081aa:	e0d8      	b.n	800835e <USB_HC_Halt+0x234>
  }

  /* Check for space in the request queue to issue the halt. */
  if ((HcEpType == HCCHAR_CTRL) || (HcEpType == HCCHAR_BULK))
 80081ac:	697b      	ldr	r3, [r7, #20]
 80081ae:	2b00      	cmp	r3, #0
 80081b0:	d002      	beq.n	80081b8 <USB_HC_Halt+0x8e>
 80081b2:	697b      	ldr	r3, [r7, #20]
 80081b4:	2b02      	cmp	r3, #2
 80081b6:	d173      	bne.n	80082a0 <USB_HC_Halt+0x176>
  {
    USBx_HC(hcnum)->HCCHAR |= USB_OTG_HCCHAR_CHDIS;
 80081b8:	69bb      	ldr	r3, [r7, #24]
 80081ba:	015a      	lsls	r2, r3, #5
 80081bc:	69fb      	ldr	r3, [r7, #28]
 80081be:	4413      	add	r3, r2
 80081c0:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 80081c4:	681b      	ldr	r3, [r3, #0]
 80081c6:	69ba      	ldr	r2, [r7, #24]
 80081c8:	0151      	lsls	r1, r2, #5
 80081ca:	69fa      	ldr	r2, [r7, #28]
 80081cc:	440a      	add	r2, r1
 80081ce:	f502 62a0 	add.w	r2, r2, #1280	@ 0x500
 80081d2:	f043 4380 	orr.w	r3, r3, #1073741824	@ 0x40000000
 80081d6:	6013      	str	r3, [r2, #0]

    if ((USBx->GAHBCFG & USB_OTG_GAHBCFG_DMAEN) == 0U)
 80081d8:	687b      	ldr	r3, [r7, #4]
 80081da:	689b      	ldr	r3, [r3, #8]
 80081dc:	f003 0320 	and.w	r3, r3, #32
 80081e0:	2b00      	cmp	r3, #0
 80081e2:	d14a      	bne.n	800827a <USB_HC_Halt+0x150>
    {
      if ((USBx->HNPTXSTS & (0xFFU << 16)) == 0U)
 80081e4:	687b      	ldr	r3, [r7, #4]
 80081e6:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80081e8:	f403 037f 	and.w	r3, r3, #16711680	@ 0xff0000
 80081ec:	2b00      	cmp	r3, #0
 80081ee:	d133      	bne.n	8008258 <USB_HC_Halt+0x12e>
      {
        USBx_HC(hcnum)->HCCHAR &= ~USB_OTG_HCCHAR_CHENA;
 80081f0:	69bb      	ldr	r3, [r7, #24]
 80081f2:	015a      	lsls	r2, r3, #5
 80081f4:	69fb      	ldr	r3, [r7, #28]
 80081f6:	4413      	add	r3, r2
 80081f8:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 80081fc:	681b      	ldr	r3, [r3, #0]
 80081fe:	69ba      	ldr	r2, [r7, #24]
 8008200:	0151      	lsls	r1, r2, #5
 8008202:	69fa      	ldr	r2, [r7, #28]
 8008204:	440a      	add	r2, r1
 8008206:	f502 62a0 	add.w	r2, r2, #1280	@ 0x500
 800820a:	f023 4300 	bic.w	r3, r3, #2147483648	@ 0x80000000
 800820e:	6013      	str	r3, [r2, #0]
        USBx_HC(hcnum)->HCCHAR |= USB_OTG_HCCHAR_CHENA;
 8008210:	69bb      	ldr	r3, [r7, #24]
 8008212:	015a      	lsls	r2, r3, #5
 8008214:	69fb      	ldr	r3, [r7, #28]
 8008216:	4413      	add	r3, r2
 8008218:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 800821c:	681b      	ldr	r3, [r3, #0]
 800821e:	69ba      	ldr	r2, [r7, #24]
 8008220:	0151      	lsls	r1, r2, #5
 8008222:	69fa      	ldr	r2, [r7, #28]
 8008224:	440a      	add	r2, r1
 8008226:	f502 62a0 	add.w	r2, r2, #1280	@ 0x500
 800822a:	f043 4300 	orr.w	r3, r3, #2147483648	@ 0x80000000
 800822e:	6013      	str	r3, [r2, #0]
        do
        {
          count++;
 8008230:	68bb      	ldr	r3, [r7, #8]
 8008232:	3301      	adds	r3, #1
 8008234:	60bb      	str	r3, [r7, #8]

          if (count > 1000U)
 8008236:	68bb      	ldr	r3, [r7, #8]
 8008238:	f5b3 7f7a 	cmp.w	r3, #1000	@ 0x3e8
 800823c:	d82e      	bhi.n	800829c <USB_HC_Halt+0x172>
          {
            break;
          }
        } while ((USBx_HC(hcnum)->HCCHAR & USB_OTG_HCCHAR_CHENA) == USB_OTG_HCCHAR_CHENA);
 800823e:	69bb      	ldr	r3, [r7, #24]
 8008240:	015a      	lsls	r2, r3, #5
 8008242:	69fb      	ldr	r3, [r7, #28]
 8008244:	4413      	add	r3, r2
 8008246:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 800824a:	681b      	ldr	r3, [r3, #0]
 800824c:	f003 4300 	and.w	r3, r3, #2147483648	@ 0x80000000
 8008250:	f1b3 4f00 	cmp.w	r3, #2147483648	@ 0x80000000
 8008254:	d0ec      	beq.n	8008230 <USB_HC_Halt+0x106>
    if ((USBx->GAHBCFG & USB_OTG_GAHBCFG_DMAEN) == 0U)
 8008256:	e081      	b.n	800835c <USB_HC_Halt+0x232>
      }
      else
      {
        USBx_HC(hcnum)->HCCHAR |= USB_OTG_HCCHAR_CHENA;
 8008258:	69bb      	ldr	r3, [r7, #24]
 800825a:	015a      	lsls	r2, r3, #5
 800825c:	69fb      	ldr	r3, [r7, #28]
 800825e:	4413      	add	r3, r2
 8008260:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 8008264:	681b      	ldr	r3, [r3, #0]
 8008266:	69ba      	ldr	r2, [r7, #24]
 8008268:	0151      	lsls	r1, r2, #5
 800826a:	69fa      	ldr	r2, [r7, #28]
 800826c:	440a      	add	r2, r1
 800826e:	f502 62a0 	add.w	r2, r2, #1280	@ 0x500
 8008272:	f043 4300 	orr.w	r3, r3, #2147483648	@ 0x80000000
 8008276:	6013      	str	r3, [r2, #0]
    if ((USBx->GAHBCFG & USB_OTG_GAHBCFG_DMAEN) == 0U)
 8008278:	e070      	b.n	800835c <USB_HC_Halt+0x232>
      }
    }
    else
    {
      USBx_HC(hcnum)->HCCHAR |= USB_OTG_HCCHAR_CHENA;
 800827a:	69bb      	ldr	r3, [r7, #24]
 800827c:	015a      	lsls	r2, r3, #5
 800827e:	69fb      	ldr	r3, [r7, #28]
 8008280:	4413      	add	r3, r2
 8008282:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 8008286:	681b      	ldr	r3, [r3, #0]
 8008288:	69ba      	ldr	r2, [r7, #24]
 800828a:	0151      	lsls	r1, r2, #5
 800828c:	69fa      	ldr	r2, [r7, #28]
 800828e:	440a      	add	r2, r1
 8008290:	f502 62a0 	add.w	r2, r2, #1280	@ 0x500
 8008294:	f043 4300 	orr.w	r3, r3, #2147483648	@ 0x80000000
 8008298:	6013      	str	r3, [r2, #0]
    if ((USBx->GAHBCFG & USB_OTG_GAHBCFG_DMAEN) == 0U)
 800829a:	e05f      	b.n	800835c <USB_HC_Halt+0x232>
            break;
 800829c:	bf00      	nop
    if ((USBx->GAHBCFG & USB_OTG_GAHBCFG_DMAEN) == 0U)
 800829e:	e05d      	b.n	800835c <USB_HC_Halt+0x232>
    }
  }
  else
  {
    USBx_HC(hcnum)->HCCHAR |= USB_OTG_HCCHAR_CHDIS;
 80082a0:	69bb      	ldr	r3, [r7, #24]
 80082a2:	015a      	lsls	r2, r3, #5
 80082a4:	69fb      	ldr	r3, [r7, #28]
 80082a6:	4413      	add	r3, r2
 80082a8:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 80082ac:	681b      	ldr	r3, [r3, #0]
 80082ae:	69ba      	ldr	r2, [r7, #24]
 80082b0:	0151      	lsls	r1, r2, #5
 80082b2:	69fa      	ldr	r2, [r7, #28]
 80082b4:	440a      	add	r2, r1
 80082b6:	f502 62a0 	add.w	r2, r2, #1280	@ 0x500
 80082ba:	f043 4380 	orr.w	r3, r3, #1073741824	@ 0x40000000
 80082be:	6013      	str	r3, [r2, #0]

    if ((USBx_HOST->HPTXSTS & (0xFFU << 16)) == 0U)
 80082c0:	69fb      	ldr	r3, [r7, #28]
 80082c2:	f503 6380 	add.w	r3, r3, #1024	@ 0x400
 80082c6:	691b      	ldr	r3, [r3, #16]
 80082c8:	f403 037f 	and.w	r3, r3, #16711680	@ 0xff0000
 80082cc:	2b00      	cmp	r3, #0
 80082ce:	d133      	bne.n	8008338 <USB_HC_Halt+0x20e>
    {
      USBx_HC(hcnum)->HCCHAR &= ~USB_OTG_HCCHAR_CHENA;
 80082d0:	69bb      	ldr	r3, [r7, #24]
 80082d2:	015a      	lsls	r2, r3, #5
 80082d4:	69fb      	ldr	r3, [r7, #28]
 80082d6:	4413      	add	r3, r2
 80082d8:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 80082dc:	681b      	ldr	r3, [r3, #0]
 80082de:	69ba      	ldr	r2, [r7, #24]
 80082e0:	0151      	lsls	r1, r2, #5
 80082e2:	69fa      	ldr	r2, [r7, #28]
 80082e4:	440a      	add	r2, r1
 80082e6:	f502 62a0 	add.w	r2, r2, #1280	@ 0x500
 80082ea:	f023 4300 	bic.w	r3, r3, #2147483648	@ 0x80000000
 80082ee:	6013      	str	r3, [r2, #0]
      USBx_HC(hcnum)->HCCHAR |= USB_OTG_HCCHAR_CHENA;
 80082f0:	69bb      	ldr	r3, [r7, #24]
 80082f2:	015a      	lsls	r2, r3, #5
 80082f4:	69fb      	ldr	r3, [r7, #28]
 80082f6:	4413      	add	r3, r2
 80082f8:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 80082fc:	681b      	ldr	r3, [r3, #0]
 80082fe:	69ba      	ldr	r2, [r7, #24]
 8008300:	0151      	lsls	r1, r2, #5
 8008302:	69fa      	ldr	r2, [r7, #28]
 8008304:	440a      	add	r2, r1
 8008306:	f502 62a0 	add.w	r2, r2, #1280	@ 0x500
 800830a:	f043 4300 	orr.w	r3, r3, #2147483648	@ 0x80000000
 800830e:	6013      	str	r3, [r2, #0]
      do
      {
        count++;
 8008310:	68bb      	ldr	r3, [r7, #8]
 8008312:	3301      	adds	r3, #1
 8008314:	60bb      	str	r3, [r7, #8]

        if (count > 1000U)
 8008316:	68bb      	ldr	r3, [r7, #8]
 8008318:	f5b3 7f7a 	cmp.w	r3, #1000	@ 0x3e8
 800831c:	d81d      	bhi.n	800835a <USB_HC_Halt+0x230>
        {
          break;
        }
      } while ((USBx_HC(hcnum)->HCCHAR & USB_OTG_HCCHAR_CHENA) == USB_OTG_HCCHAR_CHENA);
 800831e:	69bb      	ldr	r3, [r7, #24]
 8008320:	015a      	lsls	r2, r3, #5
 8008322:	69fb      	ldr	r3, [r7, #28]
 8008324:	4413      	add	r3, r2
 8008326:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 800832a:	681b      	ldr	r3, [r3, #0]
 800832c:	f003 4300 	and.w	r3, r3, #2147483648	@ 0x80000000
 8008330:	f1b3 4f00 	cmp.w	r3, #2147483648	@ 0x80000000
 8008334:	d0ec      	beq.n	8008310 <USB_HC_Halt+0x1e6>
 8008336:	e011      	b.n	800835c <USB_HC_Halt+0x232>
    }
    else
    {
      USBx_HC(hcnum)->HCCHAR |= USB_OTG_HCCHAR_CHENA;
 8008338:	69bb      	ldr	r3, [r7, #24]
 800833a:	015a      	lsls	r2, r3, #5
 800833c:	69fb      	ldr	r3, [r7, #28]
 800833e:	4413      	add	r3, r2
 8008340:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 8008344:	681b      	ldr	r3, [r3, #0]
 8008346:	69ba      	ldr	r2, [r7, #24]
 8008348:	0151      	lsls	r1, r2, #5
 800834a:	69fa      	ldr	r2, [r7, #28]
 800834c:	440a      	add	r2, r1
 800834e:	f502 62a0 	add.w	r2, r2, #1280	@ 0x500
 8008352:	f043 4300 	orr.w	r3, r3, #2147483648	@ 0x80000000
 8008356:	6013      	str	r3, [r2, #0]
 8008358:	e000      	b.n	800835c <USB_HC_Halt+0x232>
          break;
 800835a:	bf00      	nop
    }
  }

  return HAL_OK;
 800835c:	2300      	movs	r3, #0
}
 800835e:	4618      	mov	r0, r3
 8008360:	3724      	adds	r7, #36	@ 0x24
 8008362:	46bd      	mov	sp, r7
 8008364:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008368:	4770      	bx	lr

0800836a <USB_StopHost>:
  * @brief  Stop Host Core
  * @param  USBx  Selected device
  * @retval HAL state
  */
HAL_StatusTypeDef USB_StopHost(USB_OTG_GlobalTypeDef *USBx)
{
 800836a:	b580      	push	{r7, lr}
 800836c:	b088      	sub	sp, #32
 800836e:	af00      	add	r7, sp, #0
 8008370:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef ret = HAL_OK;
 8008372:	2300      	movs	r3, #0
 8008374:	77fb      	strb	r3, [r7, #31]
  uint32_t USBx_BASE = (uint32_t)USBx;
 8008376:	687b      	ldr	r3, [r7, #4]
 8008378:	617b      	str	r3, [r7, #20]
  __IO uint32_t count = 0U;
 800837a:	2300      	movs	r3, #0
 800837c:	60fb      	str	r3, [r7, #12]
  uint32_t value;
  uint32_t i;

  (void)USB_DisableGlobalInt(USBx);
 800837e:	6878      	ldr	r0, [r7, #4]
 8008380:	f7ff f825 	bl	80073ce <USB_DisableGlobalInt>

  /* Flush USB FIFO */
  if (USB_FlushTxFifo(USBx, 0x10U) != HAL_OK) /* all Tx FIFOs */
 8008384:	2110      	movs	r1, #16
 8008386:	6878      	ldr	r0, [r7, #4]
 8008388:	f7ff f87e 	bl	8007488 <USB_FlushTxFifo>
 800838c:	4603      	mov	r3, r0
 800838e:	2b00      	cmp	r3, #0
 8008390:	d001      	beq.n	8008396 <USB_StopHost+0x2c>
  {
    ret = HAL_ERROR;
 8008392:	2301      	movs	r3, #1
 8008394:	77fb      	strb	r3, [r7, #31]
  }

  if (USB_FlushRxFifo(USBx) != HAL_OK)
 8008396:	6878      	ldr	r0, [r7, #4]
 8008398:	f7ff f8a8 	bl	80074ec <USB_FlushRxFifo>
 800839c:	4603      	mov	r3, r0
 800839e:	2b00      	cmp	r3, #0
 80083a0:	d001      	beq.n	80083a6 <USB_StopHost+0x3c>
  {
    ret = HAL_ERROR;
 80083a2:	2301      	movs	r3, #1
 80083a4:	77fb      	strb	r3, [r7, #31]
  }

  /* Flush out any leftover queued requests. */
  for (i = 0U; i <= 15U; i++)
 80083a6:	2300      	movs	r3, #0
 80083a8:	61bb      	str	r3, [r7, #24]
 80083aa:	e01f      	b.n	80083ec <USB_StopHost+0x82>
  {
    value = USBx_HC(i)->HCCHAR;
 80083ac:	69bb      	ldr	r3, [r7, #24]
 80083ae:	015a      	lsls	r2, r3, #5
 80083b0:	697b      	ldr	r3, [r7, #20]
 80083b2:	4413      	add	r3, r2
 80083b4:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 80083b8:	681b      	ldr	r3, [r3, #0]
 80083ba:	613b      	str	r3, [r7, #16]
    value |=  USB_OTG_HCCHAR_CHDIS;
 80083bc:	693b      	ldr	r3, [r7, #16]
 80083be:	f043 4380 	orr.w	r3, r3, #1073741824	@ 0x40000000
 80083c2:	613b      	str	r3, [r7, #16]
    value &= ~USB_OTG_HCCHAR_CHENA;
 80083c4:	693b      	ldr	r3, [r7, #16]
 80083c6:	f023 4300 	bic.w	r3, r3, #2147483648	@ 0x80000000
 80083ca:	613b      	str	r3, [r7, #16]
    value &= ~USB_OTG_HCCHAR_EPDIR;
 80083cc:	693b      	ldr	r3, [r7, #16]
 80083ce:	f423 4300 	bic.w	r3, r3, #32768	@ 0x8000
 80083d2:	613b      	str	r3, [r7, #16]
    USBx_HC(i)->HCCHAR = value;
 80083d4:	69bb      	ldr	r3, [r7, #24]
 80083d6:	015a      	lsls	r2, r3, #5
 80083d8:	697b      	ldr	r3, [r7, #20]
 80083da:	4413      	add	r3, r2
 80083dc:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 80083e0:	461a      	mov	r2, r3
 80083e2:	693b      	ldr	r3, [r7, #16]
 80083e4:	6013      	str	r3, [r2, #0]
  for (i = 0U; i <= 15U; i++)
 80083e6:	69bb      	ldr	r3, [r7, #24]
 80083e8:	3301      	adds	r3, #1
 80083ea:	61bb      	str	r3, [r7, #24]
 80083ec:	69bb      	ldr	r3, [r7, #24]
 80083ee:	2b0f      	cmp	r3, #15
 80083f0:	d9dc      	bls.n	80083ac <USB_StopHost+0x42>
  }

  /* Halt all channels to put them into a known state. */
  for (i = 0U; i <= 15U; i++)
 80083f2:	2300      	movs	r3, #0
 80083f4:	61bb      	str	r3, [r7, #24]
 80083f6:	e034      	b.n	8008462 <USB_StopHost+0xf8>
  {
    value = USBx_HC(i)->HCCHAR;
 80083f8:	69bb      	ldr	r3, [r7, #24]
 80083fa:	015a      	lsls	r2, r3, #5
 80083fc:	697b      	ldr	r3, [r7, #20]
 80083fe:	4413      	add	r3, r2
 8008400:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 8008404:	681b      	ldr	r3, [r3, #0]
 8008406:	613b      	str	r3, [r7, #16]
    value |= USB_OTG_HCCHAR_CHDIS;
 8008408:	693b      	ldr	r3, [r7, #16]
 800840a:	f043 4380 	orr.w	r3, r3, #1073741824	@ 0x40000000
 800840e:	613b      	str	r3, [r7, #16]
    value |= USB_OTG_HCCHAR_CHENA;
 8008410:	693b      	ldr	r3, [r7, #16]
 8008412:	f043 4300 	orr.w	r3, r3, #2147483648	@ 0x80000000
 8008416:	613b      	str	r3, [r7, #16]
    value &= ~USB_OTG_HCCHAR_EPDIR;
 8008418:	693b      	ldr	r3, [r7, #16]
 800841a:	f423 4300 	bic.w	r3, r3, #32768	@ 0x8000
 800841e:	613b      	str	r3, [r7, #16]
    USBx_HC(i)->HCCHAR = value;
 8008420:	69bb      	ldr	r3, [r7, #24]
 8008422:	015a      	lsls	r2, r3, #5
 8008424:	697b      	ldr	r3, [r7, #20]
 8008426:	4413      	add	r3, r2
 8008428:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 800842c:	461a      	mov	r2, r3
 800842e:	693b      	ldr	r3, [r7, #16]
 8008430:	6013      	str	r3, [r2, #0]

    do
    {
      count++;
 8008432:	68fb      	ldr	r3, [r7, #12]
 8008434:	3301      	adds	r3, #1
 8008436:	60fb      	str	r3, [r7, #12]

      if (count > 1000U)
 8008438:	68fb      	ldr	r3, [r7, #12]
 800843a:	f5b3 7f7a 	cmp.w	r3, #1000	@ 0x3e8
 800843e:	d80c      	bhi.n	800845a <USB_StopHost+0xf0>
      {
        break;
      }
    } while ((USBx_HC(i)->HCCHAR & USB_OTG_HCCHAR_CHENA) == USB_OTG_HCCHAR_CHENA);
 8008440:	69bb      	ldr	r3, [r7, #24]
 8008442:	015a      	lsls	r2, r3, #5
 8008444:	697b      	ldr	r3, [r7, #20]
 8008446:	4413      	add	r3, r2
 8008448:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 800844c:	681b      	ldr	r3, [r3, #0]
 800844e:	f003 4300 	and.w	r3, r3, #2147483648	@ 0x80000000
 8008452:	f1b3 4f00 	cmp.w	r3, #2147483648	@ 0x80000000
 8008456:	d0ec      	beq.n	8008432 <USB_StopHost+0xc8>
 8008458:	e000      	b.n	800845c <USB_StopHost+0xf2>
        break;
 800845a:	bf00      	nop
  for (i = 0U; i <= 15U; i++)
 800845c:	69bb      	ldr	r3, [r7, #24]
 800845e:	3301      	adds	r3, #1
 8008460:	61bb      	str	r3, [r7, #24]
 8008462:	69bb      	ldr	r3, [r7, #24]
 8008464:	2b0f      	cmp	r3, #15
 8008466:	d9c7      	bls.n	80083f8 <USB_StopHost+0x8e>
  }

  /* Clear any pending Host interrupts */
  USBx_HOST->HAINT = CLEAR_INTERRUPT_MASK;
 8008468:	697b      	ldr	r3, [r7, #20]
 800846a:	f503 6380 	add.w	r3, r3, #1024	@ 0x400
 800846e:	461a      	mov	r2, r3
 8008470:	f04f 33ff 	mov.w	r3, #4294967295	@ 0xffffffff
 8008474:	6153      	str	r3, [r2, #20]
  USBx->GINTSTS = CLEAR_INTERRUPT_MASK;
 8008476:	687b      	ldr	r3, [r7, #4]
 8008478:	f04f 32ff 	mov.w	r2, #4294967295	@ 0xffffffff
 800847c:	615a      	str	r2, [r3, #20]

  (void)USB_EnableGlobalInt(USBx);
 800847e:	6878      	ldr	r0, [r7, #4]
 8008480:	f7fe ff94 	bl	80073ac <USB_EnableGlobalInt>

  return ret;
 8008484:	7ffb      	ldrb	r3, [r7, #31]
}
 8008486:	4618      	mov	r0, r3
 8008488:	3720      	adds	r7, #32
 800848a:	46bd      	mov	sp, r7
 800848c:	bd80      	pop	{r7, pc}

0800848e <USBH_CDC_InterfaceInit>:
  *         The function init the CDC class.
  * @param  phost: Host handle
  * @retval USBH Status
  */
static USBH_StatusTypeDef USBH_CDC_InterfaceInit(USBH_HandleTypeDef *phost)
{
 800848e:	b590      	push	{r4, r7, lr}
 8008490:	b089      	sub	sp, #36	@ 0x24
 8008492:	af04      	add	r7, sp, #16
 8008494:	6078      	str	r0, [r7, #4]

  USBH_StatusTypeDef status;
  uint8_t interface;
  CDC_HandleTypeDef *CDC_Handle;

  interface = USBH_FindInterface(phost, COMMUNICATION_INTERFACE_CLASS_CODE,
 8008496:	2301      	movs	r3, #1
 8008498:	2202      	movs	r2, #2
 800849a:	2102      	movs	r1, #2
 800849c:	6878      	ldr	r0, [r7, #4]
 800849e:	f000 fc84 	bl	8008daa <USBH_FindInterface>
 80084a2:	4603      	mov	r3, r0
 80084a4:	73fb      	strb	r3, [r7, #15]
                                   ABSTRACT_CONTROL_MODEL, COMMON_AT_COMMAND);

  if ((interface == 0xFFU) || (interface >= USBH_MAX_NUM_INTERFACES)) /* No Valid Interface */
 80084a6:	7bfb      	ldrb	r3, [r7, #15]
 80084a8:	2bff      	cmp	r3, #255	@ 0xff
 80084aa:	d002      	beq.n	80084b2 <USBH_CDC_InterfaceInit+0x24>
 80084ac:	7bfb      	ldrb	r3, [r7, #15]
 80084ae:	2b01      	cmp	r3, #1
 80084b0:	d901      	bls.n	80084b6 <USBH_CDC_InterfaceInit+0x28>
  {
    USBH_DbgLog("Cannot Find the interface for Communication Interface Class.", phost->pActiveClass->Name);
    return USBH_FAIL;
 80084b2:	2302      	movs	r3, #2
 80084b4:	e13d      	b.n	8008732 <USBH_CDC_InterfaceInit+0x2a4>
  }

  status = USBH_SelectInterface(phost, interface);
 80084b6:	7bfb      	ldrb	r3, [r7, #15]
 80084b8:	4619      	mov	r1, r3
 80084ba:	6878      	ldr	r0, [r7, #4]
 80084bc:	f000 fc59 	bl	8008d72 <USBH_SelectInterface>
 80084c0:	4603      	mov	r3, r0
 80084c2:	73bb      	strb	r3, [r7, #14]

  if (status != USBH_OK)
 80084c4:	7bbb      	ldrb	r3, [r7, #14]
 80084c6:	2b00      	cmp	r3, #0
 80084c8:	d001      	beq.n	80084ce <USBH_CDC_InterfaceInit+0x40>
  {
    return USBH_FAIL;
 80084ca:	2302      	movs	r3, #2
 80084cc:	e131      	b.n	8008732 <USBH_CDC_InterfaceInit+0x2a4>
  }

  phost->pActiveClass->pData = (CDC_HandleTypeDef *)USBH_malloc(sizeof(CDC_HandleTypeDef));
 80084ce:	687b      	ldr	r3, [r7, #4]
 80084d0:	f8d3 437c 	ldr.w	r4, [r3, #892]	@ 0x37c
 80084d4:	2050      	movs	r0, #80	@ 0x50
 80084d6:	f002 fb59 	bl	800ab8c <malloc>
 80084da:	4603      	mov	r3, r0
 80084dc:	61e3      	str	r3, [r4, #28]
  CDC_Handle = (CDC_HandleTypeDef *) phost->pActiveClass->pData;
 80084de:	687b      	ldr	r3, [r7, #4]
 80084e0:	f8d3 337c 	ldr.w	r3, [r3, #892]	@ 0x37c
 80084e4:	69db      	ldr	r3, [r3, #28]
 80084e6:	60bb      	str	r3, [r7, #8]

  if (CDC_Handle == NULL)
 80084e8:	68bb      	ldr	r3, [r7, #8]
 80084ea:	2b00      	cmp	r3, #0
 80084ec:	d101      	bne.n	80084f2 <USBH_CDC_InterfaceInit+0x64>
  {
    USBH_DbgLog("Cannot allocate memory for CDC Handle");
    return USBH_FAIL;
 80084ee:	2302      	movs	r3, #2
 80084f0:	e11f      	b.n	8008732 <USBH_CDC_InterfaceInit+0x2a4>
  }

  /* Initialize cdc handler */
  (void)USBH_memset(CDC_Handle, 0, sizeof(CDC_HandleTypeDef));
 80084f2:	2250      	movs	r2, #80	@ 0x50
 80084f4:	2100      	movs	r1, #0
 80084f6:	68b8      	ldr	r0, [r7, #8]
 80084f8:	f002 fc06 	bl	800ad08 <memset>

  /*Collect the notification endpoint address and length*/
  if ((phost->device.CfgDesc.Itf_Desc[interface].Ep_Desc[0].bEndpointAddress & 0x80U) != 0U)
 80084fc:	7bfb      	ldrb	r3, [r7, #15]
 80084fe:	687a      	ldr	r2, [r7, #4]
 8008500:	211a      	movs	r1, #26
 8008502:	fb01 f303 	mul.w	r3, r1, r3
 8008506:	4413      	add	r3, r2
 8008508:	f203 334e 	addw	r3, r3, #846	@ 0x34e
 800850c:	781b      	ldrb	r3, [r3, #0]
 800850e:	b25b      	sxtb	r3, r3
 8008510:	2b00      	cmp	r3, #0
 8008512:	da15      	bge.n	8008540 <USBH_CDC_InterfaceInit+0xb2>
  {
    CDC_Handle->CommItf.NotifEp = phost->device.CfgDesc.Itf_Desc[interface].Ep_Desc[0].bEndpointAddress;
 8008514:	7bfb      	ldrb	r3, [r7, #15]
 8008516:	687a      	ldr	r2, [r7, #4]
 8008518:	211a      	movs	r1, #26
 800851a:	fb01 f303 	mul.w	r3, r1, r3
 800851e:	4413      	add	r3, r2
 8008520:	f203 334e 	addw	r3, r3, #846	@ 0x34e
 8008524:	781a      	ldrb	r2, [r3, #0]
 8008526:	68bb      	ldr	r3, [r7, #8]
 8008528:	705a      	strb	r2, [r3, #1]
    CDC_Handle->CommItf.NotifEpSize  = phost->device.CfgDesc.Itf_Desc[interface].Ep_Desc[0].wMaxPacketSize;
 800852a:	7bfb      	ldrb	r3, [r7, #15]
 800852c:	687a      	ldr	r2, [r7, #4]
 800852e:	211a      	movs	r1, #26
 8008530:	fb01 f303 	mul.w	r3, r1, r3
 8008534:	4413      	add	r3, r2
 8008536:	f503 7354 	add.w	r3, r3, #848	@ 0x350
 800853a:	881a      	ldrh	r2, [r3, #0]
 800853c:	68bb      	ldr	r3, [r7, #8]
 800853e:	815a      	strh	r2, [r3, #10]
  }

  /*Allocate the length for host channel number in*/
  CDC_Handle->CommItf.NotifPipe = USBH_AllocPipe(phost, CDC_Handle->CommItf.NotifEp);
 8008540:	68bb      	ldr	r3, [r7, #8]
 8008542:	785b      	ldrb	r3, [r3, #1]
 8008544:	4619      	mov	r1, r3
 8008546:	6878      	ldr	r0, [r7, #4]
 8008548:	f001 ffc5 	bl	800a4d6 <USBH_AllocPipe>
 800854c:	4603      	mov	r3, r0
 800854e:	461a      	mov	r2, r3
 8008550:	68bb      	ldr	r3, [r7, #8]
 8008552:	701a      	strb	r2, [r3, #0]

  /* Open pipe for Notification endpoint */
  (void)USBH_OpenPipe(phost, CDC_Handle->CommItf.NotifPipe, CDC_Handle->CommItf.NotifEp,
 8008554:	68bb      	ldr	r3, [r7, #8]
 8008556:	7819      	ldrb	r1, [r3, #0]
 8008558:	68bb      	ldr	r3, [r7, #8]
 800855a:	7858      	ldrb	r0, [r3, #1]
 800855c:	687b      	ldr	r3, [r7, #4]
 800855e:	f893 431c 	ldrb.w	r4, [r3, #796]	@ 0x31c
 8008562:	687b      	ldr	r3, [r7, #4]
 8008564:	f893 331d 	ldrb.w	r3, [r3, #797]	@ 0x31d
 8008568:	68ba      	ldr	r2, [r7, #8]
 800856a:	8952      	ldrh	r2, [r2, #10]
 800856c:	9202      	str	r2, [sp, #8]
 800856e:	2203      	movs	r2, #3
 8008570:	9201      	str	r2, [sp, #4]
 8008572:	9300      	str	r3, [sp, #0]
 8008574:	4623      	mov	r3, r4
 8008576:	4602      	mov	r2, r0
 8008578:	6878      	ldr	r0, [r7, #4]
 800857a:	f001 ff7d 	bl	800a478 <USBH_OpenPipe>
                      phost->device.address, phost->device.speed, USB_EP_TYPE_INTR,
                      CDC_Handle->CommItf.NotifEpSize);

  (void)USBH_LL_SetToggle(phost, CDC_Handle->CommItf.NotifPipe, 0U);
 800857e:	68bb      	ldr	r3, [r7, #8]
 8008580:	781b      	ldrb	r3, [r3, #0]
 8008582:	2200      	movs	r2, #0
 8008584:	4619      	mov	r1, r3
 8008586:	6878      	ldr	r0, [r7, #4]
 8008588:	f002 fa7a 	bl	800aa80 <USBH_LL_SetToggle>

  interface = USBH_FindInterface(phost, DATA_INTERFACE_CLASS_CODE,
 800858c:	2300      	movs	r3, #0
 800858e:	2200      	movs	r2, #0
 8008590:	210a      	movs	r1, #10
 8008592:	6878      	ldr	r0, [r7, #4]
 8008594:	f000 fc09 	bl	8008daa <USBH_FindInterface>
 8008598:	4603      	mov	r3, r0
 800859a:	73fb      	strb	r3, [r7, #15]
                                   RESERVED, NO_CLASS_SPECIFIC_PROTOCOL_CODE);

  if ((interface == 0xFFU) || (interface >= USBH_MAX_NUM_INTERFACES)) /* No Valid Interface */
 800859c:	7bfb      	ldrb	r3, [r7, #15]
 800859e:	2bff      	cmp	r3, #255	@ 0xff
 80085a0:	d002      	beq.n	80085a8 <USBH_CDC_InterfaceInit+0x11a>
 80085a2:	7bfb      	ldrb	r3, [r7, #15]
 80085a4:	2b01      	cmp	r3, #1
 80085a6:	d901      	bls.n	80085ac <USBH_CDC_InterfaceInit+0x11e>
  {
    USBH_DbgLog("Cannot Find the interface for Data Interface Class.", phost->pActiveClass->Name);
    return USBH_FAIL;
 80085a8:	2302      	movs	r3, #2
 80085aa:	e0c2      	b.n	8008732 <USBH_CDC_InterfaceInit+0x2a4>
  }

  /*Collect the class specific endpoint address and length*/
  if ((phost->device.CfgDesc.Itf_Desc[interface].Ep_Desc[0].bEndpointAddress & 0x80U) != 0U)
 80085ac:	7bfb      	ldrb	r3, [r7, #15]
 80085ae:	687a      	ldr	r2, [r7, #4]
 80085b0:	211a      	movs	r1, #26
 80085b2:	fb01 f303 	mul.w	r3, r1, r3
 80085b6:	4413      	add	r3, r2
 80085b8:	f203 334e 	addw	r3, r3, #846	@ 0x34e
 80085bc:	781b      	ldrb	r3, [r3, #0]
 80085be:	b25b      	sxtb	r3, r3
 80085c0:	2b00      	cmp	r3, #0
 80085c2:	da16      	bge.n	80085f2 <USBH_CDC_InterfaceInit+0x164>
  {
    CDC_Handle->DataItf.InEp = phost->device.CfgDesc.Itf_Desc[interface].Ep_Desc[0].bEndpointAddress;
 80085c4:	7bfb      	ldrb	r3, [r7, #15]
 80085c6:	687a      	ldr	r2, [r7, #4]
 80085c8:	211a      	movs	r1, #26
 80085ca:	fb01 f303 	mul.w	r3, r1, r3
 80085ce:	4413      	add	r3, r2
 80085d0:	f203 334e 	addw	r3, r3, #846	@ 0x34e
 80085d4:	781a      	ldrb	r2, [r3, #0]
 80085d6:	68bb      	ldr	r3, [r7, #8]
 80085d8:	73da      	strb	r2, [r3, #15]
    CDC_Handle->DataItf.InEpSize  = phost->device.CfgDesc.Itf_Desc[interface].Ep_Desc[0].wMaxPacketSize;
 80085da:	7bfb      	ldrb	r3, [r7, #15]
 80085dc:	687a      	ldr	r2, [r7, #4]
 80085de:	211a      	movs	r1, #26
 80085e0:	fb01 f303 	mul.w	r3, r1, r3
 80085e4:	4413      	add	r3, r2
 80085e6:	f503 7354 	add.w	r3, r3, #848	@ 0x350
 80085ea:	881a      	ldrh	r2, [r3, #0]
 80085ec:	68bb      	ldr	r3, [r7, #8]
 80085ee:	835a      	strh	r2, [r3, #26]
 80085f0:	e015      	b.n	800861e <USBH_CDC_InterfaceInit+0x190>
  }
  else
  {
    CDC_Handle->DataItf.OutEp = phost->device.CfgDesc.Itf_Desc[interface].Ep_Desc[0].bEndpointAddress;
 80085f2:	7bfb      	ldrb	r3, [r7, #15]
 80085f4:	687a      	ldr	r2, [r7, #4]
 80085f6:	211a      	movs	r1, #26
 80085f8:	fb01 f303 	mul.w	r3, r1, r3
 80085fc:	4413      	add	r3, r2
 80085fe:	f203 334e 	addw	r3, r3, #846	@ 0x34e
 8008602:	781a      	ldrb	r2, [r3, #0]
 8008604:	68bb      	ldr	r3, [r7, #8]
 8008606:	739a      	strb	r2, [r3, #14]
    CDC_Handle->DataItf.OutEpSize  = phost->device.CfgDesc.Itf_Desc[interface].Ep_Desc[0].wMaxPacketSize;
 8008608:	7bfb      	ldrb	r3, [r7, #15]
 800860a:	687a      	ldr	r2, [r7, #4]
 800860c:	211a      	movs	r1, #26
 800860e:	fb01 f303 	mul.w	r3, r1, r3
 8008612:	4413      	add	r3, r2
 8008614:	f503 7354 	add.w	r3, r3, #848	@ 0x350
 8008618:	881a      	ldrh	r2, [r3, #0]
 800861a:	68bb      	ldr	r3, [r7, #8]
 800861c:	831a      	strh	r2, [r3, #24]
  }

  if ((phost->device.CfgDesc.Itf_Desc[interface].Ep_Desc[1].bEndpointAddress & 0x80U) != 0U)
 800861e:	7bfb      	ldrb	r3, [r7, #15]
 8008620:	687a      	ldr	r2, [r7, #4]
 8008622:	211a      	movs	r1, #26
 8008624:	fb01 f303 	mul.w	r3, r1, r3
 8008628:	4413      	add	r3, r2
 800862a:	f203 3356 	addw	r3, r3, #854	@ 0x356
 800862e:	781b      	ldrb	r3, [r3, #0]
 8008630:	b25b      	sxtb	r3, r3
 8008632:	2b00      	cmp	r3, #0
 8008634:	da16      	bge.n	8008664 <USBH_CDC_InterfaceInit+0x1d6>
  {
    CDC_Handle->DataItf.InEp = phost->device.CfgDesc.Itf_Desc[interface].Ep_Desc[1].bEndpointAddress;
 8008636:	7bfb      	ldrb	r3, [r7, #15]
 8008638:	687a      	ldr	r2, [r7, #4]
 800863a:	211a      	movs	r1, #26
 800863c:	fb01 f303 	mul.w	r3, r1, r3
 8008640:	4413      	add	r3, r2
 8008642:	f203 3356 	addw	r3, r3, #854	@ 0x356
 8008646:	781a      	ldrb	r2, [r3, #0]
 8008648:	68bb      	ldr	r3, [r7, #8]
 800864a:	73da      	strb	r2, [r3, #15]
    CDC_Handle->DataItf.InEpSize  = phost->device.CfgDesc.Itf_Desc[interface].Ep_Desc[1].wMaxPacketSize;
 800864c:	7bfb      	ldrb	r3, [r7, #15]
 800864e:	687a      	ldr	r2, [r7, #4]
 8008650:	211a      	movs	r1, #26
 8008652:	fb01 f303 	mul.w	r3, r1, r3
 8008656:	4413      	add	r3, r2
 8008658:	f503 7356 	add.w	r3, r3, #856	@ 0x358
 800865c:	881a      	ldrh	r2, [r3, #0]
 800865e:	68bb      	ldr	r3, [r7, #8]
 8008660:	835a      	strh	r2, [r3, #26]
 8008662:	e015      	b.n	8008690 <USBH_CDC_InterfaceInit+0x202>
  }
  else
  {
    CDC_Handle->DataItf.OutEp = phost->device.CfgDesc.Itf_Desc[interface].Ep_Desc[1].bEndpointAddress;
 8008664:	7bfb      	ldrb	r3, [r7, #15]
 8008666:	687a      	ldr	r2, [r7, #4]
 8008668:	211a      	movs	r1, #26
 800866a:	fb01 f303 	mul.w	r3, r1, r3
 800866e:	4413      	add	r3, r2
 8008670:	f203 3356 	addw	r3, r3, #854	@ 0x356
 8008674:	781a      	ldrb	r2, [r3, #0]
 8008676:	68bb      	ldr	r3, [r7, #8]
 8008678:	739a      	strb	r2, [r3, #14]
    CDC_Handle->DataItf.OutEpSize = phost->device.CfgDesc.Itf_Desc[interface].Ep_Desc[1].wMaxPacketSize;
 800867a:	7bfb      	ldrb	r3, [r7, #15]
 800867c:	687a      	ldr	r2, [r7, #4]
 800867e:	211a      	movs	r1, #26
 8008680:	fb01 f303 	mul.w	r3, r1, r3
 8008684:	4413      	add	r3, r2
 8008686:	f503 7356 	add.w	r3, r3, #856	@ 0x358
 800868a:	881a      	ldrh	r2, [r3, #0]
 800868c:	68bb      	ldr	r3, [r7, #8]
 800868e:	831a      	strh	r2, [r3, #24]
  }

  /*Allocate the length for host channel number out*/
  CDC_Handle->DataItf.OutPipe = USBH_AllocPipe(phost, CDC_Handle->DataItf.OutEp);
 8008690:	68bb      	ldr	r3, [r7, #8]
 8008692:	7b9b      	ldrb	r3, [r3, #14]
 8008694:	4619      	mov	r1, r3
 8008696:	6878      	ldr	r0, [r7, #4]
 8008698:	f001 ff1d 	bl	800a4d6 <USBH_AllocPipe>
 800869c:	4603      	mov	r3, r0
 800869e:	461a      	mov	r2, r3
 80086a0:	68bb      	ldr	r3, [r7, #8]
 80086a2:	735a      	strb	r2, [r3, #13]

  /*Allocate the length for host channel number in*/
  CDC_Handle->DataItf.InPipe = USBH_AllocPipe(phost, CDC_Handle->DataItf.InEp);
 80086a4:	68bb      	ldr	r3, [r7, #8]
 80086a6:	7bdb      	ldrb	r3, [r3, #15]
 80086a8:	4619      	mov	r1, r3
 80086aa:	6878      	ldr	r0, [r7, #4]
 80086ac:	f001 ff13 	bl	800a4d6 <USBH_AllocPipe>
 80086b0:	4603      	mov	r3, r0
 80086b2:	461a      	mov	r2, r3
 80086b4:	68bb      	ldr	r3, [r7, #8]
 80086b6:	731a      	strb	r2, [r3, #12]

  /* Open channel for OUT endpoint */
  (void)USBH_OpenPipe(phost, CDC_Handle->DataItf.OutPipe, CDC_Handle->DataItf.OutEp,
 80086b8:	68bb      	ldr	r3, [r7, #8]
 80086ba:	7b59      	ldrb	r1, [r3, #13]
 80086bc:	68bb      	ldr	r3, [r7, #8]
 80086be:	7b98      	ldrb	r0, [r3, #14]
 80086c0:	687b      	ldr	r3, [r7, #4]
 80086c2:	f893 431c 	ldrb.w	r4, [r3, #796]	@ 0x31c
 80086c6:	687b      	ldr	r3, [r7, #4]
 80086c8:	f893 331d 	ldrb.w	r3, [r3, #797]	@ 0x31d
 80086cc:	68ba      	ldr	r2, [r7, #8]
 80086ce:	8b12      	ldrh	r2, [r2, #24]
 80086d0:	9202      	str	r2, [sp, #8]
 80086d2:	2202      	movs	r2, #2
 80086d4:	9201      	str	r2, [sp, #4]
 80086d6:	9300      	str	r3, [sp, #0]
 80086d8:	4623      	mov	r3, r4
 80086da:	4602      	mov	r2, r0
 80086dc:	6878      	ldr	r0, [r7, #4]
 80086de:	f001 fecb 	bl	800a478 <USBH_OpenPipe>
                      phost->device.address, phost->device.speed, USB_EP_TYPE_BULK,
                      CDC_Handle->DataItf.OutEpSize);

  /* Open channel for IN endpoint */
  (void)USBH_OpenPipe(phost, CDC_Handle->DataItf.InPipe, CDC_Handle->DataItf.InEp,
 80086e2:	68bb      	ldr	r3, [r7, #8]
 80086e4:	7b19      	ldrb	r1, [r3, #12]
 80086e6:	68bb      	ldr	r3, [r7, #8]
 80086e8:	7bd8      	ldrb	r0, [r3, #15]
 80086ea:	687b      	ldr	r3, [r7, #4]
 80086ec:	f893 431c 	ldrb.w	r4, [r3, #796]	@ 0x31c
 80086f0:	687b      	ldr	r3, [r7, #4]
 80086f2:	f893 331d 	ldrb.w	r3, [r3, #797]	@ 0x31d
 80086f6:	68ba      	ldr	r2, [r7, #8]
 80086f8:	8b52      	ldrh	r2, [r2, #26]
 80086fa:	9202      	str	r2, [sp, #8]
 80086fc:	2202      	movs	r2, #2
 80086fe:	9201      	str	r2, [sp, #4]
 8008700:	9300      	str	r3, [sp, #0]
 8008702:	4623      	mov	r3, r4
 8008704:	4602      	mov	r2, r0
 8008706:	6878      	ldr	r0, [r7, #4]
 8008708:	f001 feb6 	bl	800a478 <USBH_OpenPipe>
                      phost->device.address, phost->device.speed, USB_EP_TYPE_BULK,
                      CDC_Handle->DataItf.InEpSize);

  CDC_Handle->state = CDC_IDLE_STATE;
 800870c:	68bb      	ldr	r3, [r7, #8]
 800870e:	2200      	movs	r2, #0
 8008710:	f883 204c 	strb.w	r2, [r3, #76]	@ 0x4c

  (void)USBH_LL_SetToggle(phost, CDC_Handle->DataItf.OutPipe, 0U);
 8008714:	68bb      	ldr	r3, [r7, #8]
 8008716:	7b5b      	ldrb	r3, [r3, #13]
 8008718:	2200      	movs	r2, #0
 800871a:	4619      	mov	r1, r3
 800871c:	6878      	ldr	r0, [r7, #4]
 800871e:	f002 f9af 	bl	800aa80 <USBH_LL_SetToggle>
  (void)USBH_LL_SetToggle(phost, CDC_Handle->DataItf.InPipe, 0U);
 8008722:	68bb      	ldr	r3, [r7, #8]
 8008724:	7b1b      	ldrb	r3, [r3, #12]
 8008726:	2200      	movs	r2, #0
 8008728:	4619      	mov	r1, r3
 800872a:	6878      	ldr	r0, [r7, #4]
 800872c:	f002 f9a8 	bl	800aa80 <USBH_LL_SetToggle>

  return USBH_OK;
 8008730:	2300      	movs	r3, #0
}
 8008732:	4618      	mov	r0, r3
 8008734:	3714      	adds	r7, #20
 8008736:	46bd      	mov	sp, r7
 8008738:	bd90      	pop	{r4, r7, pc}

0800873a <USBH_CDC_InterfaceDeInit>:
  *         The function DeInit the Pipes used for the CDC class.
  * @param  phost: Host handle
  * @retval USBH Status
  */
static USBH_StatusTypeDef USBH_CDC_InterfaceDeInit(USBH_HandleTypeDef *phost)
{
 800873a:	b580      	push	{r7, lr}
 800873c:	b084      	sub	sp, #16
 800873e:	af00      	add	r7, sp, #0
 8008740:	6078      	str	r0, [r7, #4]
  CDC_HandleTypeDef *CDC_Handle = (CDC_HandleTypeDef *) phost->pActiveClass->pData;
 8008742:	687b      	ldr	r3, [r7, #4]
 8008744:	f8d3 337c 	ldr.w	r3, [r3, #892]	@ 0x37c
 8008748:	69db      	ldr	r3, [r3, #28]
 800874a:	60fb      	str	r3, [r7, #12]

  if ((CDC_Handle->CommItf.NotifPipe) != 0U)
 800874c:	68fb      	ldr	r3, [r7, #12]
 800874e:	781b      	ldrb	r3, [r3, #0]
 8008750:	2b00      	cmp	r3, #0
 8008752:	d00e      	beq.n	8008772 <USBH_CDC_InterfaceDeInit+0x38>
  {
    (void)USBH_ClosePipe(phost, CDC_Handle->CommItf.NotifPipe);
 8008754:	68fb      	ldr	r3, [r7, #12]
 8008756:	781b      	ldrb	r3, [r3, #0]
 8008758:	4619      	mov	r1, r3
 800875a:	6878      	ldr	r0, [r7, #4]
 800875c:	f001 feab 	bl	800a4b6 <USBH_ClosePipe>
    (void)USBH_FreePipe(phost, CDC_Handle->CommItf.NotifPipe);
 8008760:	68fb      	ldr	r3, [r7, #12]
 8008762:	781b      	ldrb	r3, [r3, #0]
 8008764:	4619      	mov	r1, r3
 8008766:	6878      	ldr	r0, [r7, #4]
 8008768:	f001 fed6 	bl	800a518 <USBH_FreePipe>
    CDC_Handle->CommItf.NotifPipe = 0U;     /* Reset the Channel as Free */
 800876c:	68fb      	ldr	r3, [r7, #12]
 800876e:	2200      	movs	r2, #0
 8008770:	701a      	strb	r2, [r3, #0]
  }

  if ((CDC_Handle->DataItf.InPipe) != 0U)
 8008772:	68fb      	ldr	r3, [r7, #12]
 8008774:	7b1b      	ldrb	r3, [r3, #12]
 8008776:	2b00      	cmp	r3, #0
 8008778:	d00e      	beq.n	8008798 <USBH_CDC_InterfaceDeInit+0x5e>
  {
    (void)USBH_ClosePipe(phost, CDC_Handle->DataItf.InPipe);
 800877a:	68fb      	ldr	r3, [r7, #12]
 800877c:	7b1b      	ldrb	r3, [r3, #12]
 800877e:	4619      	mov	r1, r3
 8008780:	6878      	ldr	r0, [r7, #4]
 8008782:	f001 fe98 	bl	800a4b6 <USBH_ClosePipe>
    (void)USBH_FreePipe(phost, CDC_Handle->DataItf.InPipe);
 8008786:	68fb      	ldr	r3, [r7, #12]
 8008788:	7b1b      	ldrb	r3, [r3, #12]
 800878a:	4619      	mov	r1, r3
 800878c:	6878      	ldr	r0, [r7, #4]
 800878e:	f001 fec3 	bl	800a518 <USBH_FreePipe>
    CDC_Handle->DataItf.InPipe = 0U;     /* Reset the Channel as Free */
 8008792:	68fb      	ldr	r3, [r7, #12]
 8008794:	2200      	movs	r2, #0
 8008796:	731a      	strb	r2, [r3, #12]
  }

  if ((CDC_Handle->DataItf.OutPipe) != 0U)
 8008798:	68fb      	ldr	r3, [r7, #12]
 800879a:	7b5b      	ldrb	r3, [r3, #13]
 800879c:	2b00      	cmp	r3, #0
 800879e:	d00e      	beq.n	80087be <USBH_CDC_InterfaceDeInit+0x84>
  {
    (void)USBH_ClosePipe(phost, CDC_Handle->DataItf.OutPipe);
 80087a0:	68fb      	ldr	r3, [r7, #12]
 80087a2:	7b5b      	ldrb	r3, [r3, #13]
 80087a4:	4619      	mov	r1, r3
 80087a6:	6878      	ldr	r0, [r7, #4]
 80087a8:	f001 fe85 	bl	800a4b6 <USBH_ClosePipe>
    (void)USBH_FreePipe(phost, CDC_Handle->DataItf.OutPipe);
 80087ac:	68fb      	ldr	r3, [r7, #12]
 80087ae:	7b5b      	ldrb	r3, [r3, #13]
 80087b0:	4619      	mov	r1, r3
 80087b2:	6878      	ldr	r0, [r7, #4]
 80087b4:	f001 feb0 	bl	800a518 <USBH_FreePipe>
    CDC_Handle->DataItf.OutPipe = 0U;    /* Reset the Channel as Free */
 80087b8:	68fb      	ldr	r3, [r7, #12]
 80087ba:	2200      	movs	r2, #0
 80087bc:	735a      	strb	r2, [r3, #13]
  }

  if ((phost->pActiveClass->pData) != NULL)
 80087be:	687b      	ldr	r3, [r7, #4]
 80087c0:	f8d3 337c 	ldr.w	r3, [r3, #892]	@ 0x37c
 80087c4:	69db      	ldr	r3, [r3, #28]
 80087c6:	2b00      	cmp	r3, #0
 80087c8:	d00b      	beq.n	80087e2 <USBH_CDC_InterfaceDeInit+0xa8>
  {
    USBH_free(phost->pActiveClass->pData);
 80087ca:	687b      	ldr	r3, [r7, #4]
 80087cc:	f8d3 337c 	ldr.w	r3, [r3, #892]	@ 0x37c
 80087d0:	69db      	ldr	r3, [r3, #28]
 80087d2:	4618      	mov	r0, r3
 80087d4:	f002 f9e2 	bl	800ab9c <free>
    phost->pActiveClass->pData = 0U;
 80087d8:	687b      	ldr	r3, [r7, #4]
 80087da:	f8d3 337c 	ldr.w	r3, [r3, #892]	@ 0x37c
 80087de:	2200      	movs	r2, #0
 80087e0:	61da      	str	r2, [r3, #28]
  }

  return USBH_OK;
 80087e2:	2300      	movs	r3, #0
}
 80087e4:	4618      	mov	r0, r3
 80087e6:	3710      	adds	r7, #16
 80087e8:	46bd      	mov	sp, r7
 80087ea:	bd80      	pop	{r7, pc}

080087ec <USBH_CDC_ClassRequest>:
  *         for CDC class.
  * @param  phost: Host handle
  * @retval USBH Status
  */
static USBH_StatusTypeDef USBH_CDC_ClassRequest(USBH_HandleTypeDef *phost)
{
 80087ec:	b580      	push	{r7, lr}
 80087ee:	b084      	sub	sp, #16
 80087f0:	af00      	add	r7, sp, #0
 80087f2:	6078      	str	r0, [r7, #4]
  USBH_StatusTypeDef status;
  CDC_HandleTypeDef *CDC_Handle = (CDC_HandleTypeDef *) phost->pActiveClass->pData;
 80087f4:	687b      	ldr	r3, [r7, #4]
 80087f6:	f8d3 337c 	ldr.w	r3, [r3, #892]	@ 0x37c
 80087fa:	69db      	ldr	r3, [r3, #28]
 80087fc:	60fb      	str	r3, [r7, #12]

  /* Issue the get line coding request */
  status = GetLineCoding(phost, &CDC_Handle->LineCoding);
 80087fe:	68fb      	ldr	r3, [r7, #12]
 8008800:	3340      	adds	r3, #64	@ 0x40
 8008802:	4619      	mov	r1, r3
 8008804:	6878      	ldr	r0, [r7, #4]
 8008806:	f000 f8b2 	bl	800896e <GetLineCoding>
 800880a:	4603      	mov	r3, r0
 800880c:	72fb      	strb	r3, [r7, #11]
  if (status == USBH_OK)
 800880e:	7afb      	ldrb	r3, [r7, #11]
 8008810:	2b00      	cmp	r3, #0
 8008812:	d105      	bne.n	8008820 <USBH_CDC_ClassRequest+0x34>
  {
    phost->pUser(phost, HOST_USER_CLASS_ACTIVE);
 8008814:	687b      	ldr	r3, [r7, #4]
 8008816:	f8d3 33d4 	ldr.w	r3, [r3, #980]	@ 0x3d4
 800881a:	2102      	movs	r1, #2
 800881c:	6878      	ldr	r0, [r7, #4]
 800881e:	4798      	blx	r3
  else
  {
    /* .. */
  }

  return status;
 8008820:	7afb      	ldrb	r3, [r7, #11]
}
 8008822:	4618      	mov	r0, r3
 8008824:	3710      	adds	r7, #16
 8008826:	46bd      	mov	sp, r7
 8008828:	bd80      	pop	{r7, pc}
	...

0800882c <USBH_CDC_Process>:
  *         The function is for managing state machine for CDC data transfers
  * @param  phost: Host handle
  * @retval USBH Status
  */
static USBH_StatusTypeDef USBH_CDC_Process(USBH_HandleTypeDef *phost)
{
 800882c:	b580      	push	{r7, lr}
 800882e:	b084      	sub	sp, #16
 8008830:	af00      	add	r7, sp, #0
 8008832:	6078      	str	r0, [r7, #4]
  USBH_StatusTypeDef status = USBH_BUSY;
 8008834:	2301      	movs	r3, #1
 8008836:	73fb      	strb	r3, [r7, #15]
  USBH_StatusTypeDef req_status = USBH_OK;
 8008838:	2300      	movs	r3, #0
 800883a:	73bb      	strb	r3, [r7, #14]
  CDC_HandleTypeDef *CDC_Handle = (CDC_HandleTypeDef *) phost->pActiveClass->pData;
 800883c:	687b      	ldr	r3, [r7, #4]
 800883e:	f8d3 337c 	ldr.w	r3, [r3, #892]	@ 0x37c
 8008842:	69db      	ldr	r3, [r3, #28]
 8008844:	60bb      	str	r3, [r7, #8]

  switch (CDC_Handle->state)
 8008846:	68bb      	ldr	r3, [r7, #8]
 8008848:	f893 304c 	ldrb.w	r3, [r3, #76]	@ 0x4c
 800884c:	2b04      	cmp	r3, #4
 800884e:	d877      	bhi.n	8008940 <USBH_CDC_Process+0x114>
 8008850:	a201      	add	r2, pc, #4	@ (adr r2, 8008858 <USBH_CDC_Process+0x2c>)
 8008852:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8008856:	bf00      	nop
 8008858:	0800886d 	.word	0x0800886d
 800885c:	08008873 	.word	0x08008873
 8008860:	080088a3 	.word	0x080088a3
 8008864:	08008917 	.word	0x08008917
 8008868:	08008925 	.word	0x08008925
  {

    case CDC_IDLE_STATE:
      status = USBH_OK;
 800886c:	2300      	movs	r3, #0
 800886e:	73fb      	strb	r3, [r7, #15]
      break;
 8008870:	e06d      	b.n	800894e <USBH_CDC_Process+0x122>

    case CDC_SET_LINE_CODING_STATE:
      req_status = SetLineCoding(phost, CDC_Handle->pUserLineCoding);
 8008872:	68bb      	ldr	r3, [r7, #8]
 8008874:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 8008876:	4619      	mov	r1, r3
 8008878:	6878      	ldr	r0, [r7, #4]
 800887a:	f000 f897 	bl	80089ac <SetLineCoding>
 800887e:	4603      	mov	r3, r0
 8008880:	73bb      	strb	r3, [r7, #14]

      if (req_status == USBH_OK)
 8008882:	7bbb      	ldrb	r3, [r7, #14]
 8008884:	2b00      	cmp	r3, #0
 8008886:	d104      	bne.n	8008892 <USBH_CDC_Process+0x66>
      {
        CDC_Handle->state = CDC_GET_LAST_LINE_CODING_STATE;
 8008888:	68bb      	ldr	r3, [r7, #8]
 800888a:	2202      	movs	r2, #2
 800888c:	f883 204c 	strb.w	r2, [r3, #76]	@ 0x4c
        if (req_status != USBH_BUSY)
        {
          CDC_Handle->state = CDC_ERROR_STATE;
        }
      }
      break;
 8008890:	e058      	b.n	8008944 <USBH_CDC_Process+0x118>
        if (req_status != USBH_BUSY)
 8008892:	7bbb      	ldrb	r3, [r7, #14]
 8008894:	2b01      	cmp	r3, #1
 8008896:	d055      	beq.n	8008944 <USBH_CDC_Process+0x118>
          CDC_Handle->state = CDC_ERROR_STATE;
 8008898:	68bb      	ldr	r3, [r7, #8]
 800889a:	2204      	movs	r2, #4
 800889c:	f883 204c 	strb.w	r2, [r3, #76]	@ 0x4c
      break;
 80088a0:	e050      	b.n	8008944 <USBH_CDC_Process+0x118>


    case CDC_GET_LAST_LINE_CODING_STATE:
      req_status = GetLineCoding(phost, &(CDC_Handle->LineCoding));
 80088a2:	68bb      	ldr	r3, [r7, #8]
 80088a4:	3340      	adds	r3, #64	@ 0x40
 80088a6:	4619      	mov	r1, r3
 80088a8:	6878      	ldr	r0, [r7, #4]
 80088aa:	f000 f860 	bl	800896e <GetLineCoding>
 80088ae:	4603      	mov	r3, r0
 80088b0:	73bb      	strb	r3, [r7, #14]

      if (req_status == USBH_OK)
 80088b2:	7bbb      	ldrb	r3, [r7, #14]
 80088b4:	2b00      	cmp	r3, #0
 80088b6:	d126      	bne.n	8008906 <USBH_CDC_Process+0xda>
      {
        CDC_Handle->state = CDC_IDLE_STATE;
 80088b8:	68bb      	ldr	r3, [r7, #8]
 80088ba:	2200      	movs	r2, #0
 80088bc:	f883 204c 	strb.w	r2, [r3, #76]	@ 0x4c

        if ((CDC_Handle->LineCoding.b.bCharFormat == CDC_Handle->pUserLineCoding->b.bCharFormat) &&
 80088c0:	68bb      	ldr	r3, [r7, #8]
 80088c2:	f893 2044 	ldrb.w	r2, [r3, #68]	@ 0x44
 80088c6:	68bb      	ldr	r3, [r7, #8]
 80088c8:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 80088ca:	791b      	ldrb	r3, [r3, #4]
 80088cc:	429a      	cmp	r2, r3
 80088ce:	d13b      	bne.n	8008948 <USBH_CDC_Process+0x11c>
            (CDC_Handle->LineCoding.b.bDataBits == CDC_Handle->pUserLineCoding->b.bDataBits) &&
 80088d0:	68bb      	ldr	r3, [r7, #8]
 80088d2:	f893 2046 	ldrb.w	r2, [r3, #70]	@ 0x46
 80088d6:	68bb      	ldr	r3, [r7, #8]
 80088d8:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 80088da:	799b      	ldrb	r3, [r3, #6]
        if ((CDC_Handle->LineCoding.b.bCharFormat == CDC_Handle->pUserLineCoding->b.bCharFormat) &&
 80088dc:	429a      	cmp	r2, r3
 80088de:	d133      	bne.n	8008948 <USBH_CDC_Process+0x11c>
            (CDC_Handle->LineCoding.b.bParityType == CDC_Handle->pUserLineCoding->b.bParityType) &&
 80088e0:	68bb      	ldr	r3, [r7, #8]
 80088e2:	f893 2045 	ldrb.w	r2, [r3, #69]	@ 0x45
 80088e6:	68bb      	ldr	r3, [r7, #8]
 80088e8:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 80088ea:	795b      	ldrb	r3, [r3, #5]
            (CDC_Handle->LineCoding.b.bDataBits == CDC_Handle->pUserLineCoding->b.bDataBits) &&
 80088ec:	429a      	cmp	r2, r3
 80088ee:	d12b      	bne.n	8008948 <USBH_CDC_Process+0x11c>
            (CDC_Handle->LineCoding.b.dwDTERate == CDC_Handle->pUserLineCoding->b.dwDTERate))
 80088f0:	68bb      	ldr	r3, [r7, #8]
 80088f2:	6c1a      	ldr	r2, [r3, #64]	@ 0x40
 80088f4:	68bb      	ldr	r3, [r7, #8]
 80088f6:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 80088f8:	681b      	ldr	r3, [r3, #0]
            (CDC_Handle->LineCoding.b.bParityType == CDC_Handle->pUserLineCoding->b.bParityType) &&
 80088fa:	429a      	cmp	r2, r3
 80088fc:	d124      	bne.n	8008948 <USBH_CDC_Process+0x11c>
        {
          USBH_CDC_LineCodingChanged(phost);
 80088fe:	6878      	ldr	r0, [r7, #4]
 8008900:	f000 f958 	bl	8008bb4 <USBH_CDC_LineCodingChanged>
        if (req_status != USBH_BUSY)
        {
          CDC_Handle->state = CDC_ERROR_STATE;
        }
      }
      break;
 8008904:	e020      	b.n	8008948 <USBH_CDC_Process+0x11c>
        if (req_status != USBH_BUSY)
 8008906:	7bbb      	ldrb	r3, [r7, #14]
 8008908:	2b01      	cmp	r3, #1
 800890a:	d01d      	beq.n	8008948 <USBH_CDC_Process+0x11c>
          CDC_Handle->state = CDC_ERROR_STATE;
 800890c:	68bb      	ldr	r3, [r7, #8]
 800890e:	2204      	movs	r2, #4
 8008910:	f883 204c 	strb.w	r2, [r3, #76]	@ 0x4c
      break;
 8008914:	e018      	b.n	8008948 <USBH_CDC_Process+0x11c>

    case CDC_TRANSFER_DATA:
      CDC_ProcessTransmission(phost);
 8008916:	6878      	ldr	r0, [r7, #4]
 8008918:	f000 f867 	bl	80089ea <CDC_ProcessTransmission>
      CDC_ProcessReception(phost);
 800891c:	6878      	ldr	r0, [r7, #4]
 800891e:	f000 f8da 	bl	8008ad6 <CDC_ProcessReception>
      break;
 8008922:	e014      	b.n	800894e <USBH_CDC_Process+0x122>

    case CDC_ERROR_STATE:
      req_status = USBH_ClrFeature(phost, 0x00U);
 8008924:	2100      	movs	r1, #0
 8008926:	6878      	ldr	r0, [r7, #4]
 8008928:	f001 f81e 	bl	8009968 <USBH_ClrFeature>
 800892c:	4603      	mov	r3, r0
 800892e:	73bb      	strb	r3, [r7, #14]

      if (req_status == USBH_OK)
 8008930:	7bbb      	ldrb	r3, [r7, #14]
 8008932:	2b00      	cmp	r3, #0
 8008934:	d10a      	bne.n	800894c <USBH_CDC_Process+0x120>
      {
        /*Change the state to waiting*/
        CDC_Handle->state = CDC_IDLE_STATE;
 8008936:	68bb      	ldr	r3, [r7, #8]
 8008938:	2200      	movs	r2, #0
 800893a:	f883 204c 	strb.w	r2, [r3, #76]	@ 0x4c
      }
      break;
 800893e:	e005      	b.n	800894c <USBH_CDC_Process+0x120>

    default:
      break;
 8008940:	bf00      	nop
 8008942:	e004      	b.n	800894e <USBH_CDC_Process+0x122>
      break;
 8008944:	bf00      	nop
 8008946:	e002      	b.n	800894e <USBH_CDC_Process+0x122>
      break;
 8008948:	bf00      	nop
 800894a:	e000      	b.n	800894e <USBH_CDC_Process+0x122>
      break;
 800894c:	bf00      	nop

  }

  return status;
 800894e:	7bfb      	ldrb	r3, [r7, #15]
}
 8008950:	4618      	mov	r0, r3
 8008952:	3710      	adds	r7, #16
 8008954:	46bd      	mov	sp, r7
 8008956:	bd80      	pop	{r7, pc}

08008958 <USBH_CDC_SOFProcess>:
  *         The function is for managing SOF callback
  * @param  phost: Host handle
  * @retval USBH Status
  */
static USBH_StatusTypeDef USBH_CDC_SOFProcess(USBH_HandleTypeDef *phost)
{
 8008958:	b480      	push	{r7}
 800895a:	b083      	sub	sp, #12
 800895c:	af00      	add	r7, sp, #0
 800895e:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(phost);

  return USBH_OK;
 8008960:	2300      	movs	r3, #0
}
 8008962:	4618      	mov	r0, r3
 8008964:	370c      	adds	r7, #12
 8008966:	46bd      	mov	sp, r7
 8008968:	f85d 7b04 	ldr.w	r7, [sp], #4
 800896c:	4770      	bx	lr

0800896e <GetLineCoding>:
  *         configured line coding.
  * @param  pdev: Selected device
  * @retval USBH_StatusTypeDef : USB ctl xfer status
  */
static USBH_StatusTypeDef GetLineCoding(USBH_HandleTypeDef *phost, CDC_LineCodingTypeDef *linecoding)
{
 800896e:	b580      	push	{r7, lr}
 8008970:	b082      	sub	sp, #8
 8008972:	af00      	add	r7, sp, #0
 8008974:	6078      	str	r0, [r7, #4]
 8008976:	6039      	str	r1, [r7, #0]

  phost->Control.setup.b.bmRequestType = USB_D2H | USB_REQ_TYPE_CLASS | \
 8008978:	687b      	ldr	r3, [r7, #4]
 800897a:	22a1      	movs	r2, #161	@ 0xa1
 800897c:	741a      	strb	r2, [r3, #16]
                                         USB_REQ_RECIPIENT_INTERFACE;

  phost->Control.setup.b.bRequest = CDC_GET_LINE_CODING;
 800897e:	687b      	ldr	r3, [r7, #4]
 8008980:	2221      	movs	r2, #33	@ 0x21
 8008982:	745a      	strb	r2, [r3, #17]
  phost->Control.setup.b.wValue.w = 0U;
 8008984:	687b      	ldr	r3, [r7, #4]
 8008986:	2200      	movs	r2, #0
 8008988:	825a      	strh	r2, [r3, #18]
  phost->Control.setup.b.wIndex.w = 0U;
 800898a:	687b      	ldr	r3, [r7, #4]
 800898c:	2200      	movs	r2, #0
 800898e:	829a      	strh	r2, [r3, #20]
  phost->Control.setup.b.wLength.w = LINE_CODING_STRUCTURE_SIZE;
 8008990:	687b      	ldr	r3, [r7, #4]
 8008992:	2207      	movs	r2, #7
 8008994:	82da      	strh	r2, [r3, #22]

  return USBH_CtlReq(phost, linecoding->Array, LINE_CODING_STRUCTURE_SIZE);
 8008996:	683b      	ldr	r3, [r7, #0]
 8008998:	2207      	movs	r2, #7
 800899a:	4619      	mov	r1, r3
 800899c:	6878      	ldr	r0, [r7, #4]
 800899e:	f001 fb17 	bl	8009fd0 <USBH_CtlReq>
 80089a2:	4603      	mov	r3, r0
}
 80089a4:	4618      	mov	r0, r3
 80089a6:	3708      	adds	r7, #8
 80089a8:	46bd      	mov	sp, r7
 80089aa:	bd80      	pop	{r7, pc}

080089ac <SetLineCoding>:
  * @param  pdev: Selected device
  * @retval USBH_StatusTypeDef : USB ctl xfer status
  */
static USBH_StatusTypeDef SetLineCoding(USBH_HandleTypeDef *phost,
                                        CDC_LineCodingTypeDef *linecoding)
{
 80089ac:	b580      	push	{r7, lr}
 80089ae:	b082      	sub	sp, #8
 80089b0:	af00      	add	r7, sp, #0
 80089b2:	6078      	str	r0, [r7, #4]
 80089b4:	6039      	str	r1, [r7, #0]
  phost->Control.setup.b.bmRequestType = USB_H2D | USB_REQ_TYPE_CLASS |
 80089b6:	687b      	ldr	r3, [r7, #4]
 80089b8:	2221      	movs	r2, #33	@ 0x21
 80089ba:	741a      	strb	r2, [r3, #16]
                                         USB_REQ_RECIPIENT_INTERFACE;

  phost->Control.setup.b.bRequest = CDC_SET_LINE_CODING;
 80089bc:	687b      	ldr	r3, [r7, #4]
 80089be:	2220      	movs	r2, #32
 80089c0:	745a      	strb	r2, [r3, #17]
  phost->Control.setup.b.wValue.w = 0U;
 80089c2:	687b      	ldr	r3, [r7, #4]
 80089c4:	2200      	movs	r2, #0
 80089c6:	825a      	strh	r2, [r3, #18]

  phost->Control.setup.b.wIndex.w = 0U;
 80089c8:	687b      	ldr	r3, [r7, #4]
 80089ca:	2200      	movs	r2, #0
 80089cc:	829a      	strh	r2, [r3, #20]

  phost->Control.setup.b.wLength.w = LINE_CODING_STRUCTURE_SIZE;
 80089ce:	687b      	ldr	r3, [r7, #4]
 80089d0:	2207      	movs	r2, #7
 80089d2:	82da      	strh	r2, [r3, #22]

  return USBH_CtlReq(phost, linecoding->Array, LINE_CODING_STRUCTURE_SIZE);
 80089d4:	683b      	ldr	r3, [r7, #0]
 80089d6:	2207      	movs	r2, #7
 80089d8:	4619      	mov	r1, r3
 80089da:	6878      	ldr	r0, [r7, #4]
 80089dc:	f001 faf8 	bl	8009fd0 <USBH_CtlReq>
 80089e0:	4603      	mov	r3, r0
}
 80089e2:	4618      	mov	r0, r3
 80089e4:	3708      	adds	r7, #8
 80089e6:	46bd      	mov	sp, r7
 80089e8:	bd80      	pop	{r7, pc}

080089ea <CDC_ProcessTransmission>:
  * @brief  The function is responsible for sending data to the device
  *  @param  pdev: Selected device
  * @retval None
  */
static void CDC_ProcessTransmission(USBH_HandleTypeDef *phost)
{
 80089ea:	b580      	push	{r7, lr}
 80089ec:	b086      	sub	sp, #24
 80089ee:	af02      	add	r7, sp, #8
 80089f0:	6078      	str	r0, [r7, #4]
  CDC_HandleTypeDef *CDC_Handle = (CDC_HandleTypeDef *) phost->pActiveClass->pData;
 80089f2:	687b      	ldr	r3, [r7, #4]
 80089f4:	f8d3 337c 	ldr.w	r3, [r3, #892]	@ 0x37c
 80089f8:	69db      	ldr	r3, [r3, #28]
 80089fa:	60fb      	str	r3, [r7, #12]
  USBH_URBStateTypeDef URB_Status = USBH_URB_IDLE;
 80089fc:	2300      	movs	r3, #0
 80089fe:	72fb      	strb	r3, [r7, #11]

  switch (CDC_Handle->data_tx_state)
 8008a00:	68fb      	ldr	r3, [r7, #12]
 8008a02:	f893 304d 	ldrb.w	r3, [r3, #77]	@ 0x4d
 8008a06:	2b01      	cmp	r3, #1
 8008a08:	d002      	beq.n	8008a10 <CDC_ProcessTransmission+0x26>
 8008a0a:	2b02      	cmp	r3, #2
 8008a0c:	d023      	beq.n	8008a56 <CDC_ProcessTransmission+0x6c>
        }
      }
      break;

    default:
      break;
 8008a0e:	e05e      	b.n	8008ace <CDC_ProcessTransmission+0xe4>
      if (CDC_Handle->TxDataLength > CDC_Handle->DataItf.OutEpSize)
 8008a10:	68fb      	ldr	r3, [r7, #12]
 8008a12:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8008a14:	68fa      	ldr	r2, [r7, #12]
 8008a16:	8b12      	ldrh	r2, [r2, #24]
 8008a18:	4293      	cmp	r3, r2
 8008a1a:	d90b      	bls.n	8008a34 <CDC_ProcessTransmission+0x4a>
        (void)USBH_BulkSendData(phost,
 8008a1c:	68fb      	ldr	r3, [r7, #12]
 8008a1e:	69d9      	ldr	r1, [r3, #28]
 8008a20:	68fb      	ldr	r3, [r7, #12]
 8008a22:	8b1a      	ldrh	r2, [r3, #24]
 8008a24:	68fb      	ldr	r3, [r7, #12]
 8008a26:	7b5b      	ldrb	r3, [r3, #13]
 8008a28:	2001      	movs	r0, #1
 8008a2a:	9000      	str	r0, [sp, #0]
 8008a2c:	6878      	ldr	r0, [r7, #4]
 8008a2e:	f001 fce0 	bl	800a3f2 <USBH_BulkSendData>
 8008a32:	e00b      	b.n	8008a4c <CDC_ProcessTransmission+0x62>
        (void)USBH_BulkSendData(phost,
 8008a34:	68fb      	ldr	r3, [r7, #12]
 8008a36:	69d9      	ldr	r1, [r3, #28]
                                (uint16_t)CDC_Handle->TxDataLength,
 8008a38:	68fb      	ldr	r3, [r7, #12]
 8008a3a:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
        (void)USBH_BulkSendData(phost,
 8008a3c:	b29a      	uxth	r2, r3
 8008a3e:	68fb      	ldr	r3, [r7, #12]
 8008a40:	7b5b      	ldrb	r3, [r3, #13]
 8008a42:	2001      	movs	r0, #1
 8008a44:	9000      	str	r0, [sp, #0]
 8008a46:	6878      	ldr	r0, [r7, #4]
 8008a48:	f001 fcd3 	bl	800a3f2 <USBH_BulkSendData>
      CDC_Handle->data_tx_state = CDC_SEND_DATA_WAIT;
 8008a4c:	68fb      	ldr	r3, [r7, #12]
 8008a4e:	2202      	movs	r2, #2
 8008a50:	f883 204d 	strb.w	r2, [r3, #77]	@ 0x4d
      break;
 8008a54:	e03b      	b.n	8008ace <CDC_ProcessTransmission+0xe4>
      URB_Status = USBH_LL_GetURBState(phost, CDC_Handle->DataItf.OutPipe);
 8008a56:	68fb      	ldr	r3, [r7, #12]
 8008a58:	7b5b      	ldrb	r3, [r3, #13]
 8008a5a:	4619      	mov	r1, r3
 8008a5c:	6878      	ldr	r0, [r7, #4]
 8008a5e:	f001 ffe5 	bl	800aa2c <USBH_LL_GetURBState>
 8008a62:	4603      	mov	r3, r0
 8008a64:	72fb      	strb	r3, [r7, #11]
      if (URB_Status == USBH_URB_DONE)
 8008a66:	7afb      	ldrb	r3, [r7, #11]
 8008a68:	2b01      	cmp	r3, #1
 8008a6a:	d128      	bne.n	8008abe <CDC_ProcessTransmission+0xd4>
        if (CDC_Handle->TxDataLength > CDC_Handle->DataItf.OutEpSize)
 8008a6c:	68fb      	ldr	r3, [r7, #12]
 8008a6e:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8008a70:	68fa      	ldr	r2, [r7, #12]
 8008a72:	8b12      	ldrh	r2, [r2, #24]
 8008a74:	4293      	cmp	r3, r2
 8008a76:	d90e      	bls.n	8008a96 <CDC_ProcessTransmission+0xac>
          CDC_Handle->TxDataLength -= CDC_Handle->DataItf.OutEpSize;
 8008a78:	68fb      	ldr	r3, [r7, #12]
 8008a7a:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8008a7c:	68fa      	ldr	r2, [r7, #12]
 8008a7e:	8b12      	ldrh	r2, [r2, #24]
 8008a80:	1a9a      	subs	r2, r3, r2
 8008a82:	68fb      	ldr	r3, [r7, #12]
 8008a84:	625a      	str	r2, [r3, #36]	@ 0x24
          CDC_Handle->pTxData += CDC_Handle->DataItf.OutEpSize;
 8008a86:	68fb      	ldr	r3, [r7, #12]
 8008a88:	69db      	ldr	r3, [r3, #28]
 8008a8a:	68fa      	ldr	r2, [r7, #12]
 8008a8c:	8b12      	ldrh	r2, [r2, #24]
 8008a8e:	441a      	add	r2, r3
 8008a90:	68fb      	ldr	r3, [r7, #12]
 8008a92:	61da      	str	r2, [r3, #28]
 8008a94:	e002      	b.n	8008a9c <CDC_ProcessTransmission+0xb2>
          CDC_Handle->TxDataLength = 0U;
 8008a96:	68fb      	ldr	r3, [r7, #12]
 8008a98:	2200      	movs	r2, #0
 8008a9a:	625a      	str	r2, [r3, #36]	@ 0x24
        if (CDC_Handle->TxDataLength > 0U)
 8008a9c:	68fb      	ldr	r3, [r7, #12]
 8008a9e:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8008aa0:	2b00      	cmp	r3, #0
 8008aa2:	d004      	beq.n	8008aae <CDC_ProcessTransmission+0xc4>
          CDC_Handle->data_tx_state = CDC_SEND_DATA;
 8008aa4:	68fb      	ldr	r3, [r7, #12]
 8008aa6:	2201      	movs	r2, #1
 8008aa8:	f883 204d 	strb.w	r2, [r3, #77]	@ 0x4d
      break;
 8008aac:	e00e      	b.n	8008acc <CDC_ProcessTransmission+0xe2>
          CDC_Handle->data_tx_state = CDC_IDLE;
 8008aae:	68fb      	ldr	r3, [r7, #12]
 8008ab0:	2200      	movs	r2, #0
 8008ab2:	f883 204d 	strb.w	r2, [r3, #77]	@ 0x4d
          USBH_CDC_TransmitCallback(phost);
 8008ab6:	6878      	ldr	r0, [r7, #4]
 8008ab8:	f000 f868 	bl	8008b8c <USBH_CDC_TransmitCallback>
      break;
 8008abc:	e006      	b.n	8008acc <CDC_ProcessTransmission+0xe2>
        if (URB_Status == USBH_URB_NOTREADY)
 8008abe:	7afb      	ldrb	r3, [r7, #11]
 8008ac0:	2b02      	cmp	r3, #2
 8008ac2:	d103      	bne.n	8008acc <CDC_ProcessTransmission+0xe2>
          CDC_Handle->data_tx_state = CDC_SEND_DATA;
 8008ac4:	68fb      	ldr	r3, [r7, #12]
 8008ac6:	2201      	movs	r2, #1
 8008ac8:	f883 204d 	strb.w	r2, [r3, #77]	@ 0x4d
      break;
 8008acc:	bf00      	nop
  }
}
 8008ace:	bf00      	nop
 8008ad0:	3710      	adds	r7, #16
 8008ad2:	46bd      	mov	sp, r7
 8008ad4:	bd80      	pop	{r7, pc}

08008ad6 <CDC_ProcessReception>:
  *  @param  pdev: Selected device
  * @retval None
  */

static void CDC_ProcessReception(USBH_HandleTypeDef *phost)
{
 8008ad6:	b580      	push	{r7, lr}
 8008ad8:	b086      	sub	sp, #24
 8008ada:	af00      	add	r7, sp, #0
 8008adc:	6078      	str	r0, [r7, #4]
  CDC_HandleTypeDef *CDC_Handle = (CDC_HandleTypeDef *) phost->pActiveClass->pData;
 8008ade:	687b      	ldr	r3, [r7, #4]
 8008ae0:	f8d3 337c 	ldr.w	r3, [r3, #892]	@ 0x37c
 8008ae4:	69db      	ldr	r3, [r3, #28]
 8008ae6:	617b      	str	r3, [r7, #20]
  USBH_URBStateTypeDef URB_Status = USBH_URB_IDLE;
 8008ae8:	2300      	movs	r3, #0
 8008aea:	74fb      	strb	r3, [r7, #19]
  uint32_t length;

  switch (CDC_Handle->data_rx_state)
 8008aec:	697b      	ldr	r3, [r7, #20]
 8008aee:	f893 304e 	ldrb.w	r3, [r3, #78]	@ 0x4e
 8008af2:	2b03      	cmp	r3, #3
 8008af4:	d002      	beq.n	8008afc <CDC_ProcessReception+0x26>
 8008af6:	2b04      	cmp	r3, #4
 8008af8:	d00e      	beq.n	8008b18 <CDC_ProcessReception+0x42>
        /* .. */
      }
      break;

    default:
      break;
 8008afa:	e043      	b.n	8008b84 <CDC_ProcessReception+0xae>
      (void)USBH_BulkReceiveData(phost,
 8008afc:	697b      	ldr	r3, [r7, #20]
 8008afe:	6a19      	ldr	r1, [r3, #32]
 8008b00:	697b      	ldr	r3, [r7, #20]
 8008b02:	8b5a      	ldrh	r2, [r3, #26]
 8008b04:	697b      	ldr	r3, [r7, #20]
 8008b06:	7b1b      	ldrb	r3, [r3, #12]
 8008b08:	6878      	ldr	r0, [r7, #4]
 8008b0a:	f001 fc97 	bl	800a43c <USBH_BulkReceiveData>
      CDC_Handle->data_rx_state = CDC_RECEIVE_DATA_WAIT;
 8008b0e:	697b      	ldr	r3, [r7, #20]
 8008b10:	2204      	movs	r2, #4
 8008b12:	f883 204e 	strb.w	r2, [r3, #78]	@ 0x4e
      break;
 8008b16:	e035      	b.n	8008b84 <CDC_ProcessReception+0xae>
      URB_Status = USBH_LL_GetURBState(phost, CDC_Handle->DataItf.InPipe);
 8008b18:	697b      	ldr	r3, [r7, #20]
 8008b1a:	7b1b      	ldrb	r3, [r3, #12]
 8008b1c:	4619      	mov	r1, r3
 8008b1e:	6878      	ldr	r0, [r7, #4]
 8008b20:	f001 ff84 	bl	800aa2c <USBH_LL_GetURBState>
 8008b24:	4603      	mov	r3, r0
 8008b26:	74fb      	strb	r3, [r7, #19]
      if (URB_Status == USBH_URB_DONE)
 8008b28:	7cfb      	ldrb	r3, [r7, #19]
 8008b2a:	2b01      	cmp	r3, #1
 8008b2c:	d129      	bne.n	8008b82 <CDC_ProcessReception+0xac>
        length = USBH_LL_GetLastXferSize(phost, CDC_Handle->DataItf.InPipe);
 8008b2e:	697b      	ldr	r3, [r7, #20]
 8008b30:	7b1b      	ldrb	r3, [r3, #12]
 8008b32:	4619      	mov	r1, r3
 8008b34:	6878      	ldr	r0, [r7, #4]
 8008b36:	f001 fef9 	bl	800a92c <USBH_LL_GetLastXferSize>
 8008b3a:	60f8      	str	r0, [r7, #12]
        if (((CDC_Handle->RxDataLength - length) > 0U) && (length == CDC_Handle->DataItf.InEpSize))
 8008b3c:	697b      	ldr	r3, [r7, #20]
 8008b3e:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8008b40:	68fa      	ldr	r2, [r7, #12]
 8008b42:	429a      	cmp	r2, r3
 8008b44:	d016      	beq.n	8008b74 <CDC_ProcessReception+0x9e>
 8008b46:	697b      	ldr	r3, [r7, #20]
 8008b48:	8b5b      	ldrh	r3, [r3, #26]
 8008b4a:	461a      	mov	r2, r3
 8008b4c:	68fb      	ldr	r3, [r7, #12]
 8008b4e:	4293      	cmp	r3, r2
 8008b50:	d110      	bne.n	8008b74 <CDC_ProcessReception+0x9e>
          CDC_Handle->RxDataLength -= length;
 8008b52:	697b      	ldr	r3, [r7, #20]
 8008b54:	6a9a      	ldr	r2, [r3, #40]	@ 0x28
 8008b56:	68fb      	ldr	r3, [r7, #12]
 8008b58:	1ad2      	subs	r2, r2, r3
 8008b5a:	697b      	ldr	r3, [r7, #20]
 8008b5c:	629a      	str	r2, [r3, #40]	@ 0x28
          CDC_Handle->pRxData += length;
 8008b5e:	697b      	ldr	r3, [r7, #20]
 8008b60:	6a1a      	ldr	r2, [r3, #32]
 8008b62:	68fb      	ldr	r3, [r7, #12]
 8008b64:	441a      	add	r2, r3
 8008b66:	697b      	ldr	r3, [r7, #20]
 8008b68:	621a      	str	r2, [r3, #32]
          CDC_Handle->data_rx_state = CDC_RECEIVE_DATA;
 8008b6a:	697b      	ldr	r3, [r7, #20]
 8008b6c:	2203      	movs	r2, #3
 8008b6e:	f883 204e 	strb.w	r2, [r3, #78]	@ 0x4e
      break;
 8008b72:	e006      	b.n	8008b82 <CDC_ProcessReception+0xac>
          CDC_Handle->data_rx_state = CDC_IDLE;
 8008b74:	697b      	ldr	r3, [r7, #20]
 8008b76:	2200      	movs	r2, #0
 8008b78:	f883 204e 	strb.w	r2, [r3, #78]	@ 0x4e
          USBH_CDC_ReceiveCallback(phost);
 8008b7c:	6878      	ldr	r0, [r7, #4]
 8008b7e:	f000 f80f 	bl	8008ba0 <USBH_CDC_ReceiveCallback>
      break;
 8008b82:	bf00      	nop
  }
}
 8008b84:	bf00      	nop
 8008b86:	3718      	adds	r7, #24
 8008b88:	46bd      	mov	sp, r7
 8008b8a:	bd80      	pop	{r7, pc}

08008b8c <USBH_CDC_TransmitCallback>:
  * @brief  The function informs user that data have been received
  *  @param  pdev: Selected device
  * @retval None
  */
__weak void USBH_CDC_TransmitCallback(USBH_HandleTypeDef *phost)
{
 8008b8c:	b480      	push	{r7}
 8008b8e:	b083      	sub	sp, #12
 8008b90:	af00      	add	r7, sp, #0
 8008b92:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(phost);
}
 8008b94:	bf00      	nop
 8008b96:	370c      	adds	r7, #12
 8008b98:	46bd      	mov	sp, r7
 8008b9a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008b9e:	4770      	bx	lr

08008ba0 <USBH_CDC_ReceiveCallback>:
  * @brief  The function informs user that data have been sent
  *  @param  pdev: Selected device
  * @retval None
  */
__weak void USBH_CDC_ReceiveCallback(USBH_HandleTypeDef *phost)
{
 8008ba0:	b480      	push	{r7}
 8008ba2:	b083      	sub	sp, #12
 8008ba4:	af00      	add	r7, sp, #0
 8008ba6:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(phost);
}
 8008ba8:	bf00      	nop
 8008baa:	370c      	adds	r7, #12
 8008bac:	46bd      	mov	sp, r7
 8008bae:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008bb2:	4770      	bx	lr

08008bb4 <USBH_CDC_LineCodingChanged>:
  * @brief  The function informs user that Settings have been changed
  *  @param  pdev: Selected device
  * @retval None
  */
__weak void USBH_CDC_LineCodingChanged(USBH_HandleTypeDef *phost)
{
 8008bb4:	b480      	push	{r7}
 8008bb6:	b083      	sub	sp, #12
 8008bb8:	af00      	add	r7, sp, #0
 8008bba:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(phost);
}
 8008bbc:	bf00      	nop
 8008bbe:	370c      	adds	r7, #12
 8008bc0:	46bd      	mov	sp, r7
 8008bc2:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008bc6:	4770      	bx	lr

08008bc8 <USBH_Init>:
  * @retval USBH Status
  */
USBH_StatusTypeDef USBH_Init(USBH_HandleTypeDef *phost,
                             void (*pUsrFunc)(USBH_HandleTypeDef *phost,
                                              uint8_t id), uint8_t id)
{
 8008bc8:	b580      	push	{r7, lr}
 8008bca:	b084      	sub	sp, #16
 8008bcc:	af00      	add	r7, sp, #0
 8008bce:	60f8      	str	r0, [r7, #12]
 8008bd0:	60b9      	str	r1, [r7, #8]
 8008bd2:	4613      	mov	r3, r2
 8008bd4:	71fb      	strb	r3, [r7, #7]
  /* Check whether the USB Host handle is valid */
  if (phost == NULL)
 8008bd6:	68fb      	ldr	r3, [r7, #12]
 8008bd8:	2b00      	cmp	r3, #0
 8008bda:	d101      	bne.n	8008be0 <USBH_Init+0x18>
  {
    USBH_ErrLog("Invalid Host handle");
    return USBH_FAIL;
 8008bdc:	2302      	movs	r3, #2
 8008bde:	e029      	b.n	8008c34 <USBH_Init+0x6c>
  }

  /* Set DRiver ID */
  phost->id = id;
 8008be0:	68fb      	ldr	r3, [r7, #12]
 8008be2:	79fa      	ldrb	r2, [r7, #7]
 8008be4:	f883 23cc 	strb.w	r2, [r3, #972]	@ 0x3cc

  /* Unlink class*/
  phost->pActiveClass = NULL;
 8008be8:	68fb      	ldr	r3, [r7, #12]
 8008bea:	2200      	movs	r2, #0
 8008bec:	f8c3 237c 	str.w	r2, [r3, #892]	@ 0x37c
  phost->ClassNumber = 0U;
 8008bf0:	68fb      	ldr	r3, [r7, #12]
 8008bf2:	2200      	movs	r2, #0
 8008bf4:	f8c3 2380 	str.w	r2, [r3, #896]	@ 0x380

  /* Restore default states and prepare EP0 */
  (void)DeInitStateMachine(phost);
 8008bf8:	68f8      	ldr	r0, [r7, #12]
 8008bfa:	f000 f81f 	bl	8008c3c <DeInitStateMachine>

  /* Restore default Device connection states */
  phost->device.PortEnabled = 0U;
 8008bfe:	68fb      	ldr	r3, [r7, #12]
 8008c00:	2200      	movs	r2, #0
 8008c02:	f883 2323 	strb.w	r2, [r3, #803]	@ 0x323
  phost->device.is_connected = 0U;
 8008c06:	68fb      	ldr	r3, [r7, #12]
 8008c08:	2200      	movs	r2, #0
 8008c0a:	f883 2320 	strb.w	r2, [r3, #800]	@ 0x320
  phost->device.is_disconnected = 0U;
 8008c0e:	68fb      	ldr	r3, [r7, #12]
 8008c10:	2200      	movs	r2, #0
 8008c12:	f883 2321 	strb.w	r2, [r3, #801]	@ 0x321
  phost->device.is_ReEnumerated = 0U;
 8008c16:	68fb      	ldr	r3, [r7, #12]
 8008c18:	2200      	movs	r2, #0
 8008c1a:	f883 2322 	strb.w	r2, [r3, #802]	@ 0x322

  /* Assign User process */
  if (pUsrFunc != NULL)
 8008c1e:	68bb      	ldr	r3, [r7, #8]
 8008c20:	2b00      	cmp	r3, #0
 8008c22:	d003      	beq.n	8008c2c <USBH_Init+0x64>
  {
    phost->pUser = pUsrFunc;
 8008c24:	68fb      	ldr	r3, [r7, #12]
 8008c26:	68ba      	ldr	r2, [r7, #8]
 8008c28:	f8c3 23d4 	str.w	r2, [r3, #980]	@ 0x3d4

#endif /* (osCMSIS < 0x20000U) */
#endif /* (USBH_USE_OS == 1U) */

  /* Initialize low level driver */
  (void)USBH_LL_Init(phost);
 8008c2c:	68f8      	ldr	r0, [r7, #12]
 8008c2e:	f001 fdc9 	bl	800a7c4 <USBH_LL_Init>

  return USBH_OK;
 8008c32:	2300      	movs	r3, #0
}
 8008c34:	4618      	mov	r0, r3
 8008c36:	3710      	adds	r7, #16
 8008c38:	46bd      	mov	sp, r7
 8008c3a:	bd80      	pop	{r7, pc}

08008c3c <DeInitStateMachine>:
  *         De-Initialize the Host state machine.
  * @param  phost: Host Handle
  * @retval USBH Status
  */
static USBH_StatusTypeDef DeInitStateMachine(USBH_HandleTypeDef *phost)
{
 8008c3c:	b580      	push	{r7, lr}
 8008c3e:	b084      	sub	sp, #16
 8008c40:	af00      	add	r7, sp, #0
 8008c42:	6078      	str	r0, [r7, #4]
  uint32_t i;

  /* Clear Pipes flags*/
  for (i = 0U; i < USBH_MAX_PIPES_NBR; i++)
 8008c44:	2300      	movs	r3, #0
 8008c46:	60fb      	str	r3, [r7, #12]
 8008c48:	e009      	b.n	8008c5e <DeInitStateMachine+0x22>
  {
    phost->Pipes[i] = 0U;
 8008c4a:	687a      	ldr	r2, [r7, #4]
 8008c4c:	68fb      	ldr	r3, [r7, #12]
 8008c4e:	33e0      	adds	r3, #224	@ 0xe0
 8008c50:	009b      	lsls	r3, r3, #2
 8008c52:	4413      	add	r3, r2
 8008c54:	2200      	movs	r2, #0
 8008c56:	605a      	str	r2, [r3, #4]
  for (i = 0U; i < USBH_MAX_PIPES_NBR; i++)
 8008c58:	68fb      	ldr	r3, [r7, #12]
 8008c5a:	3301      	adds	r3, #1
 8008c5c:	60fb      	str	r3, [r7, #12]
 8008c5e:	68fb      	ldr	r3, [r7, #12]
 8008c60:	2b0f      	cmp	r3, #15
 8008c62:	d9f2      	bls.n	8008c4a <DeInitStateMachine+0xe>
  }

  for (i = 0U; i < USBH_MAX_DATA_BUFFER; i++)
 8008c64:	2300      	movs	r3, #0
 8008c66:	60fb      	str	r3, [r7, #12]
 8008c68:	e009      	b.n	8008c7e <DeInitStateMachine+0x42>
  {
    phost->device.Data[i] = 0U;
 8008c6a:	687a      	ldr	r2, [r7, #4]
 8008c6c:	68fb      	ldr	r3, [r7, #12]
 8008c6e:	4413      	add	r3, r2
 8008c70:	f503 738e 	add.w	r3, r3, #284	@ 0x11c
 8008c74:	2200      	movs	r2, #0
 8008c76:	701a      	strb	r2, [r3, #0]
  for (i = 0U; i < USBH_MAX_DATA_BUFFER; i++)
 8008c78:	68fb      	ldr	r3, [r7, #12]
 8008c7a:	3301      	adds	r3, #1
 8008c7c:	60fb      	str	r3, [r7, #12]
 8008c7e:	68fb      	ldr	r3, [r7, #12]
 8008c80:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 8008c84:	d3f1      	bcc.n	8008c6a <DeInitStateMachine+0x2e>
  }

  phost->gState = HOST_IDLE;
 8008c86:	687b      	ldr	r3, [r7, #4]
 8008c88:	2200      	movs	r2, #0
 8008c8a:	701a      	strb	r2, [r3, #0]
  phost->EnumState = ENUM_IDLE;
 8008c8c:	687b      	ldr	r3, [r7, #4]
 8008c8e:	2200      	movs	r2, #0
 8008c90:	705a      	strb	r2, [r3, #1]
  phost->RequestState = CMD_SEND;
 8008c92:	687b      	ldr	r3, [r7, #4]
 8008c94:	2201      	movs	r2, #1
 8008c96:	709a      	strb	r2, [r3, #2]
  phost->Timer = 0U;
 8008c98:	687b      	ldr	r3, [r7, #4]
 8008c9a:	2200      	movs	r2, #0
 8008c9c:	f8c3 23c4 	str.w	r2, [r3, #964]	@ 0x3c4

  phost->Control.state = CTRL_SETUP;
 8008ca0:	687b      	ldr	r3, [r7, #4]
 8008ca2:	2201      	movs	r2, #1
 8008ca4:	761a      	strb	r2, [r3, #24]
  phost->Control.pipe_size = USBH_MPS_DEFAULT;
 8008ca6:	687b      	ldr	r3, [r7, #4]
 8008ca8:	2240      	movs	r2, #64	@ 0x40
 8008caa:	719a      	strb	r2, [r3, #6]
  phost->Control.errorcount = 0U;
 8008cac:	687b      	ldr	r3, [r7, #4]
 8008cae:	2200      	movs	r2, #0
 8008cb0:	765a      	strb	r2, [r3, #25]

  phost->device.address = USBH_ADDRESS_DEFAULT;
 8008cb2:	687b      	ldr	r3, [r7, #4]
 8008cb4:	2200      	movs	r2, #0
 8008cb6:	f883 231c 	strb.w	r2, [r3, #796]	@ 0x31c
  phost->device.speed = (uint8_t)USBH_SPEED_FULL;
 8008cba:	687b      	ldr	r3, [r7, #4]
 8008cbc:	2201      	movs	r2, #1
 8008cbe:	f883 231d 	strb.w	r2, [r3, #797]	@ 0x31d
  phost->device.RstCnt = 0U;
 8008cc2:	687b      	ldr	r3, [r7, #4]
 8008cc4:	2200      	movs	r2, #0
 8008cc6:	f883 231f 	strb.w	r2, [r3, #799]	@ 0x31f
  phost->device.EnumCnt = 0U;
 8008cca:	687b      	ldr	r3, [r7, #4]
 8008ccc:	2200      	movs	r2, #0
 8008cce:	f883 231e 	strb.w	r2, [r3, #798]	@ 0x31e

  /* Reset the device struct */
  USBH_memset(&phost->device.CfgDesc_Raw, 0, sizeof(phost->device.CfgDesc_Raw));
 8008cd2:	687b      	ldr	r3, [r7, #4]
 8008cd4:	331c      	adds	r3, #28
 8008cd6:	f44f 7280 	mov.w	r2, #256	@ 0x100
 8008cda:	2100      	movs	r1, #0
 8008cdc:	4618      	mov	r0, r3
 8008cde:	f002 f813 	bl	800ad08 <memset>
  USBH_memset(&phost->device.Data, 0, sizeof(phost->device.Data));
 8008ce2:	687b      	ldr	r3, [r7, #4]
 8008ce4:	f503 738e 	add.w	r3, r3, #284	@ 0x11c
 8008ce8:	f44f 7200 	mov.w	r2, #512	@ 0x200
 8008cec:	2100      	movs	r1, #0
 8008cee:	4618      	mov	r0, r3
 8008cf0:	f002 f80a 	bl	800ad08 <memset>
  USBH_memset(&phost->device.DevDesc, 0, sizeof(phost->device.DevDesc));
 8008cf4:	687b      	ldr	r3, [r7, #4]
 8008cf6:	f203 3326 	addw	r3, r3, #806	@ 0x326
 8008cfa:	2212      	movs	r2, #18
 8008cfc:	2100      	movs	r1, #0
 8008cfe:	4618      	mov	r0, r3
 8008d00:	f002 f802 	bl	800ad08 <memset>
  USBH_memset(&phost->device.CfgDesc, 0, sizeof(phost->device.CfgDesc));
 8008d04:	687b      	ldr	r3, [r7, #4]
 8008d06:	f503 734e 	add.w	r3, r3, #824	@ 0x338
 8008d0a:	223e      	movs	r2, #62	@ 0x3e
 8008d0c:	2100      	movs	r1, #0
 8008d0e:	4618      	mov	r0, r3
 8008d10:	f001 fffa 	bl	800ad08 <memset>

  return USBH_OK;
 8008d14:	2300      	movs	r3, #0
}
 8008d16:	4618      	mov	r0, r3
 8008d18:	3710      	adds	r7, #16
 8008d1a:	46bd      	mov	sp, r7
 8008d1c:	bd80      	pop	{r7, pc}

08008d1e <USBH_RegisterClass>:
  * @param  phost : Host Handle
  * @param  pclass: Class handle
  * @retval USBH Status
  */
USBH_StatusTypeDef USBH_RegisterClass(USBH_HandleTypeDef *phost, USBH_ClassTypeDef *pclass)
{
 8008d1e:	b480      	push	{r7}
 8008d20:	b085      	sub	sp, #20
 8008d22:	af00      	add	r7, sp, #0
 8008d24:	6078      	str	r0, [r7, #4]
 8008d26:	6039      	str	r1, [r7, #0]
  USBH_StatusTypeDef status = USBH_OK;
 8008d28:	2300      	movs	r3, #0
 8008d2a:	73fb      	strb	r3, [r7, #15]

  if (pclass != NULL)
 8008d2c:	683b      	ldr	r3, [r7, #0]
 8008d2e:	2b00      	cmp	r3, #0
 8008d30:	d016      	beq.n	8008d60 <USBH_RegisterClass+0x42>
  {
    if (phost->ClassNumber < USBH_MAX_NUM_SUPPORTED_CLASS)
 8008d32:	687b      	ldr	r3, [r7, #4]
 8008d34:	f8d3 3380 	ldr.w	r3, [r3, #896]	@ 0x380
 8008d38:	2b00      	cmp	r3, #0
 8008d3a:	d10e      	bne.n	8008d5a <USBH_RegisterClass+0x3c>
    {
      /* link the class to the USB Host handle */
      phost->pClass[phost->ClassNumber++] = pclass;
 8008d3c:	687b      	ldr	r3, [r7, #4]
 8008d3e:	f8d3 3380 	ldr.w	r3, [r3, #896]	@ 0x380
 8008d42:	1c59      	adds	r1, r3, #1
 8008d44:	687a      	ldr	r2, [r7, #4]
 8008d46:	f8c2 1380 	str.w	r1, [r2, #896]	@ 0x380
 8008d4a:	687a      	ldr	r2, [r7, #4]
 8008d4c:	33de      	adds	r3, #222	@ 0xde
 8008d4e:	6839      	ldr	r1, [r7, #0]
 8008d50:	f842 1023 	str.w	r1, [r2, r3, lsl #2]
      status = USBH_OK;
 8008d54:	2300      	movs	r3, #0
 8008d56:	73fb      	strb	r3, [r7, #15]
 8008d58:	e004      	b.n	8008d64 <USBH_RegisterClass+0x46>
    }
    else
    {
      USBH_ErrLog("Max Class Number reached");
      status = USBH_FAIL;
 8008d5a:	2302      	movs	r3, #2
 8008d5c:	73fb      	strb	r3, [r7, #15]
 8008d5e:	e001      	b.n	8008d64 <USBH_RegisterClass+0x46>
    }
  }
  else
  {
    USBH_ErrLog("Invalid Class handle");
    status = USBH_FAIL;
 8008d60:	2302      	movs	r3, #2
 8008d62:	73fb      	strb	r3, [r7, #15]
  }

  return status;
 8008d64:	7bfb      	ldrb	r3, [r7, #15]
}
 8008d66:	4618      	mov	r0, r3
 8008d68:	3714      	adds	r7, #20
 8008d6a:	46bd      	mov	sp, r7
 8008d6c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008d70:	4770      	bx	lr

08008d72 <USBH_SelectInterface>:
  * @param  phost: Host Handle
  * @param  interface: Interface number
  * @retval USBH Status
  */
USBH_StatusTypeDef USBH_SelectInterface(USBH_HandleTypeDef *phost, uint8_t interface)
{
 8008d72:	b480      	push	{r7}
 8008d74:	b085      	sub	sp, #20
 8008d76:	af00      	add	r7, sp, #0
 8008d78:	6078      	str	r0, [r7, #4]
 8008d7a:	460b      	mov	r3, r1
 8008d7c:	70fb      	strb	r3, [r7, #3]
  USBH_StatusTypeDef status = USBH_OK;
 8008d7e:	2300      	movs	r3, #0
 8008d80:	73fb      	strb	r3, [r7, #15]

  if (interface < phost->device.CfgDesc.bNumInterfaces)
 8008d82:	687b      	ldr	r3, [r7, #4]
 8008d84:	f893 333c 	ldrb.w	r3, [r3, #828]	@ 0x33c
 8008d88:	78fa      	ldrb	r2, [r7, #3]
 8008d8a:	429a      	cmp	r2, r3
 8008d8c:	d204      	bcs.n	8008d98 <USBH_SelectInterface+0x26>
  {
    phost->device.current_interface = interface;
 8008d8e:	687b      	ldr	r3, [r7, #4]
 8008d90:	78fa      	ldrb	r2, [r7, #3]
 8008d92:	f883 2324 	strb.w	r2, [r3, #804]	@ 0x324
 8008d96:	e001      	b.n	8008d9c <USBH_SelectInterface+0x2a>
    USBH_UsrLog("Protocol : %xh", phost->device.CfgDesc.Itf_Desc[interface].bInterfaceProtocol);
  }
  else
  {
    USBH_ErrLog("Cannot Select This Interface.");
    status = USBH_FAIL;
 8008d98:	2302      	movs	r3, #2
 8008d9a:	73fb      	strb	r3, [r7, #15]
  }

  return status;
 8008d9c:	7bfb      	ldrb	r3, [r7, #15]
}
 8008d9e:	4618      	mov	r0, r3
 8008da0:	3714      	adds	r7, #20
 8008da2:	46bd      	mov	sp, r7
 8008da4:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008da8:	4770      	bx	lr

08008daa <USBH_FindInterface>:
  * @param  Protocol: Protocol code
  * @retval interface index in the configuration structure
  * @note : (1)interface index 0xFF means interface index not found
  */
uint8_t USBH_FindInterface(USBH_HandleTypeDef *phost, uint8_t Class, uint8_t SubClass, uint8_t Protocol)
{
 8008daa:	b480      	push	{r7}
 8008dac:	b087      	sub	sp, #28
 8008dae:	af00      	add	r7, sp, #0
 8008db0:	6078      	str	r0, [r7, #4]
 8008db2:	4608      	mov	r0, r1
 8008db4:	4611      	mov	r1, r2
 8008db6:	461a      	mov	r2, r3
 8008db8:	4603      	mov	r3, r0
 8008dba:	70fb      	strb	r3, [r7, #3]
 8008dbc:	460b      	mov	r3, r1
 8008dbe:	70bb      	strb	r3, [r7, #2]
 8008dc0:	4613      	mov	r3, r2
 8008dc2:	707b      	strb	r3, [r7, #1]
  USBH_InterfaceDescTypeDef *pif;
  USBH_CfgDescTypeDef *pcfg;
  uint8_t if_ix = 0U;
 8008dc4:	2300      	movs	r3, #0
 8008dc6:	75fb      	strb	r3, [r7, #23]

  pif = (USBH_InterfaceDescTypeDef *)NULL;
 8008dc8:	2300      	movs	r3, #0
 8008dca:	613b      	str	r3, [r7, #16]
  pcfg = &phost->device.CfgDesc;
 8008dcc:	687b      	ldr	r3, [r7, #4]
 8008dce:	f503 734e 	add.w	r3, r3, #824	@ 0x338
 8008dd2:	60fb      	str	r3, [r7, #12]

  while (if_ix < USBH_MAX_NUM_INTERFACES)
 8008dd4:	e025      	b.n	8008e22 <USBH_FindInterface+0x78>
  {
    pif = &pcfg->Itf_Desc[if_ix];
 8008dd6:	7dfb      	ldrb	r3, [r7, #23]
 8008dd8:	221a      	movs	r2, #26
 8008dda:	fb02 f303 	mul.w	r3, r2, r3
 8008dde:	3308      	adds	r3, #8
 8008de0:	68fa      	ldr	r2, [r7, #12]
 8008de2:	4413      	add	r3, r2
 8008de4:	3302      	adds	r3, #2
 8008de6:	613b      	str	r3, [r7, #16]
    if (((pif->bInterfaceClass == Class) || (Class == 0xFFU)) &&
 8008de8:	693b      	ldr	r3, [r7, #16]
 8008dea:	795b      	ldrb	r3, [r3, #5]
 8008dec:	78fa      	ldrb	r2, [r7, #3]
 8008dee:	429a      	cmp	r2, r3
 8008df0:	d002      	beq.n	8008df8 <USBH_FindInterface+0x4e>
 8008df2:	78fb      	ldrb	r3, [r7, #3]
 8008df4:	2bff      	cmp	r3, #255	@ 0xff
 8008df6:	d111      	bne.n	8008e1c <USBH_FindInterface+0x72>
        ((pif->bInterfaceSubClass == SubClass) || (SubClass == 0xFFU)) &&
 8008df8:	693b      	ldr	r3, [r7, #16]
 8008dfa:	799b      	ldrb	r3, [r3, #6]
    if (((pif->bInterfaceClass == Class) || (Class == 0xFFU)) &&
 8008dfc:	78ba      	ldrb	r2, [r7, #2]
 8008dfe:	429a      	cmp	r2, r3
 8008e00:	d002      	beq.n	8008e08 <USBH_FindInterface+0x5e>
        ((pif->bInterfaceSubClass == SubClass) || (SubClass == 0xFFU)) &&
 8008e02:	78bb      	ldrb	r3, [r7, #2]
 8008e04:	2bff      	cmp	r3, #255	@ 0xff
 8008e06:	d109      	bne.n	8008e1c <USBH_FindInterface+0x72>
        ((pif->bInterfaceProtocol == Protocol) || (Protocol == 0xFFU)))
 8008e08:	693b      	ldr	r3, [r7, #16]
 8008e0a:	79db      	ldrb	r3, [r3, #7]
        ((pif->bInterfaceSubClass == SubClass) || (SubClass == 0xFFU)) &&
 8008e0c:	787a      	ldrb	r2, [r7, #1]
 8008e0e:	429a      	cmp	r2, r3
 8008e10:	d002      	beq.n	8008e18 <USBH_FindInterface+0x6e>
        ((pif->bInterfaceProtocol == Protocol) || (Protocol == 0xFFU)))
 8008e12:	787b      	ldrb	r3, [r7, #1]
 8008e14:	2bff      	cmp	r3, #255	@ 0xff
 8008e16:	d101      	bne.n	8008e1c <USBH_FindInterface+0x72>
    {
      return  if_ix;
 8008e18:	7dfb      	ldrb	r3, [r7, #23]
 8008e1a:	e006      	b.n	8008e2a <USBH_FindInterface+0x80>
    }
    if_ix++;
 8008e1c:	7dfb      	ldrb	r3, [r7, #23]
 8008e1e:	3301      	adds	r3, #1
 8008e20:	75fb      	strb	r3, [r7, #23]
  while (if_ix < USBH_MAX_NUM_INTERFACES)
 8008e22:	7dfb      	ldrb	r3, [r7, #23]
 8008e24:	2b01      	cmp	r3, #1
 8008e26:	d9d6      	bls.n	8008dd6 <USBH_FindInterface+0x2c>
  }
  return 0xFFU;
 8008e28:	23ff      	movs	r3, #255	@ 0xff
}
 8008e2a:	4618      	mov	r0, r3
 8008e2c:	371c      	adds	r7, #28
 8008e2e:	46bd      	mov	sp, r7
 8008e30:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008e34:	4770      	bx	lr

08008e36 <USBH_Start>:
  *         Start the USB Host Core.
  * @param  phost: Host Handle
  * @retval USBH Status
  */
USBH_StatusTypeDef USBH_Start(USBH_HandleTypeDef *phost)
{
 8008e36:	b580      	push	{r7, lr}
 8008e38:	b082      	sub	sp, #8
 8008e3a:	af00      	add	r7, sp, #0
 8008e3c:	6078      	str	r0, [r7, #4]
  /* Start the low level driver  */
  (void)USBH_LL_Start(phost);
 8008e3e:	6878      	ldr	r0, [r7, #4]
 8008e40:	f001 fcfc 	bl	800a83c <USBH_LL_Start>

  /* Activate VBUS on the port */
  (void)USBH_LL_DriverVBUS(phost, TRUE);
 8008e44:	2101      	movs	r1, #1
 8008e46:	6878      	ldr	r0, [r7, #4]
 8008e48:	f001 fe03 	bl	800aa52 <USBH_LL_DriverVBUS>

  return USBH_OK;
 8008e4c:	2300      	movs	r3, #0
}
 8008e4e:	4618      	mov	r0, r3
 8008e50:	3708      	adds	r7, #8
 8008e52:	46bd      	mov	sp, r7
 8008e54:	bd80      	pop	{r7, pc}
	...

08008e58 <USBH_Process>:
  *         Background process of the USB Core.
  * @param  phost: Host Handle
  * @retval USBH Status
  */
USBH_StatusTypeDef USBH_Process(USBH_HandleTypeDef *phost)
{
 8008e58:	b580      	push	{r7, lr}
 8008e5a:	b088      	sub	sp, #32
 8008e5c:	af04      	add	r7, sp, #16
 8008e5e:	6078      	str	r0, [r7, #4]
  __IO USBH_StatusTypeDef status = USBH_FAIL;
 8008e60:	2302      	movs	r3, #2
 8008e62:	73bb      	strb	r3, [r7, #14]
  uint8_t idx = 0U;
 8008e64:	2300      	movs	r3, #0
 8008e66:	73fb      	strb	r3, [r7, #15]

  /* check for Host pending port disconnect event */
  if (phost->device.is_disconnected == 1U)
 8008e68:	687b      	ldr	r3, [r7, #4]
 8008e6a:	f893 3321 	ldrb.w	r3, [r3, #801]	@ 0x321
 8008e6e:	b2db      	uxtb	r3, r3
 8008e70:	2b01      	cmp	r3, #1
 8008e72:	d102      	bne.n	8008e7a <USBH_Process+0x22>
  {
    phost->gState = HOST_DEV_DISCONNECTED;
 8008e74:	687b      	ldr	r3, [r7, #4]
 8008e76:	2203      	movs	r2, #3
 8008e78:	701a      	strb	r2, [r3, #0]
  }

  switch (phost->gState)
 8008e7a:	687b      	ldr	r3, [r7, #4]
 8008e7c:	781b      	ldrb	r3, [r3, #0]
 8008e7e:	b2db      	uxtb	r3, r3
 8008e80:	2b0b      	cmp	r3, #11
 8008e82:	f200 81bc 	bhi.w	80091fe <USBH_Process+0x3a6>
 8008e86:	a201      	add	r2, pc, #4	@ (adr r2, 8008e8c <USBH_Process+0x34>)
 8008e88:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8008e8c:	08008ebd 	.word	0x08008ebd
 8008e90:	08008eef 	.word	0x08008eef
 8008e94:	08008f59 	.word	0x08008f59
 8008e98:	08009199 	.word	0x08009199
 8008e9c:	080091ff 	.word	0x080091ff
 8008ea0:	08008ff9 	.word	0x08008ff9
 8008ea4:	0800913f 	.word	0x0800913f
 8008ea8:	0800902f 	.word	0x0800902f
 8008eac:	0800904f 	.word	0x0800904f
 8008eb0:	0800906d 	.word	0x0800906d
 8008eb4:	080090b1 	.word	0x080090b1
 8008eb8:	08009181 	.word	0x08009181
  {
    case HOST_IDLE :

      if ((phost->device.is_connected) != 0U)
 8008ebc:	687b      	ldr	r3, [r7, #4]
 8008ebe:	f893 3320 	ldrb.w	r3, [r3, #800]	@ 0x320
 8008ec2:	b2db      	uxtb	r3, r3
 8008ec4:	2b00      	cmp	r3, #0
 8008ec6:	f000 819c 	beq.w	8009202 <USBH_Process+0x3aa>
      {
        USBH_UsrLog("USB Device Connected");

        /* Wait for 200 ms after connection */
        phost->gState = HOST_DEV_WAIT_FOR_ATTACHMENT;
 8008eca:	687b      	ldr	r3, [r7, #4]
 8008ecc:	2201      	movs	r2, #1
 8008ece:	701a      	strb	r2, [r3, #0]
        USBH_Delay(200U);
 8008ed0:	20c8      	movs	r0, #200	@ 0xc8
 8008ed2:	f001 fe08 	bl	800aae6 <USBH_Delay>
        (void)USBH_LL_ResetPort(phost);
 8008ed6:	6878      	ldr	r0, [r7, #4]
 8008ed8:	f001 fd0d 	bl	800a8f6 <USBH_LL_ResetPort>

        /* Make sure to start with Default address */
        phost->device.address = USBH_ADDRESS_DEFAULT;
 8008edc:	687b      	ldr	r3, [r7, #4]
 8008ede:	2200      	movs	r2, #0
 8008ee0:	f883 231c 	strb.w	r2, [r3, #796]	@ 0x31c
        phost->Timeout = 0U;
 8008ee4:	687b      	ldr	r3, [r7, #4]
 8008ee6:	2200      	movs	r2, #0
 8008ee8:	f8c3 23c8 	str.w	r2, [r3, #968]	@ 0x3c8

#if (USBH_USE_OS == 1U)
        USBH_OS_PutMessage(phost, USBH_PORT_EVENT, 0U, 0U);
#endif /* (USBH_USE_OS == 1U) */
      }
      break;
 8008eec:	e189      	b.n	8009202 <USBH_Process+0x3aa>

    case HOST_DEV_WAIT_FOR_ATTACHMENT: /* Wait for Port Enabled */

      if (phost->device.PortEnabled == 1U)
 8008eee:	687b      	ldr	r3, [r7, #4]
 8008ef0:	f893 3323 	ldrb.w	r3, [r3, #803]	@ 0x323
 8008ef4:	b2db      	uxtb	r3, r3
 8008ef6:	2b01      	cmp	r3, #1
 8008ef8:	d107      	bne.n	8008f0a <USBH_Process+0xb2>
      {
        USBH_UsrLog("USB Device Reset Completed");
        phost->device.RstCnt = 0U;
 8008efa:	687b      	ldr	r3, [r7, #4]
 8008efc:	2200      	movs	r2, #0
 8008efe:	f883 231f 	strb.w	r2, [r3, #799]	@ 0x31f
        phost->gState = HOST_DEV_ATTACHED;
 8008f02:	687b      	ldr	r3, [r7, #4]
 8008f04:	2202      	movs	r2, #2
 8008f06:	701a      	strb	r2, [r3, #0]
      }

#if (USBH_USE_OS == 1U)
      USBH_OS_PutMessage(phost, USBH_PORT_EVENT, 0U, 0U);
#endif /* (USBH_USE_OS == 1U) */
      break;
 8008f08:	e18a      	b.n	8009220 <USBH_Process+0x3c8>
        if (phost->Timeout > USBH_DEV_RESET_TIMEOUT)
 8008f0a:	687b      	ldr	r3, [r7, #4]
 8008f0c:	f8d3 33c8 	ldr.w	r3, [r3, #968]	@ 0x3c8
 8008f10:	f5b3 7f7a 	cmp.w	r3, #1000	@ 0x3e8
 8008f14:	d914      	bls.n	8008f40 <USBH_Process+0xe8>
          phost->device.RstCnt++;
 8008f16:	687b      	ldr	r3, [r7, #4]
 8008f18:	f893 331f 	ldrb.w	r3, [r3, #799]	@ 0x31f
 8008f1c:	3301      	adds	r3, #1
 8008f1e:	b2da      	uxtb	r2, r3
 8008f20:	687b      	ldr	r3, [r7, #4]
 8008f22:	f883 231f 	strb.w	r2, [r3, #799]	@ 0x31f
          if (phost->device.RstCnt > 3U)
 8008f26:	687b      	ldr	r3, [r7, #4]
 8008f28:	f893 331f 	ldrb.w	r3, [r3, #799]	@ 0x31f
 8008f2c:	2b03      	cmp	r3, #3
 8008f2e:	d903      	bls.n	8008f38 <USBH_Process+0xe0>
            phost->gState = HOST_ABORT_STATE;
 8008f30:	687b      	ldr	r3, [r7, #4]
 8008f32:	220d      	movs	r2, #13
 8008f34:	701a      	strb	r2, [r3, #0]
      break;
 8008f36:	e173      	b.n	8009220 <USBH_Process+0x3c8>
            phost->gState = HOST_IDLE;
 8008f38:	687b      	ldr	r3, [r7, #4]
 8008f3a:	2200      	movs	r2, #0
 8008f3c:	701a      	strb	r2, [r3, #0]
      break;
 8008f3e:	e16f      	b.n	8009220 <USBH_Process+0x3c8>
          phost->Timeout += 10U;
 8008f40:	687b      	ldr	r3, [r7, #4]
 8008f42:	f8d3 33c8 	ldr.w	r3, [r3, #968]	@ 0x3c8
 8008f46:	f103 020a 	add.w	r2, r3, #10
 8008f4a:	687b      	ldr	r3, [r7, #4]
 8008f4c:	f8c3 23c8 	str.w	r2, [r3, #968]	@ 0x3c8
          USBH_Delay(10U);
 8008f50:	200a      	movs	r0, #10
 8008f52:	f001 fdc8 	bl	800aae6 <USBH_Delay>
      break;
 8008f56:	e163      	b.n	8009220 <USBH_Process+0x3c8>

    case HOST_DEV_ATTACHED :

      if (phost->pUser != NULL)
 8008f58:	687b      	ldr	r3, [r7, #4]
 8008f5a:	f8d3 33d4 	ldr.w	r3, [r3, #980]	@ 0x3d4
 8008f5e:	2b00      	cmp	r3, #0
 8008f60:	d005      	beq.n	8008f6e <USBH_Process+0x116>
      {
        phost->pUser(phost, HOST_USER_CONNECTION);
 8008f62:	687b      	ldr	r3, [r7, #4]
 8008f64:	f8d3 33d4 	ldr.w	r3, [r3, #980]	@ 0x3d4
 8008f68:	2104      	movs	r1, #4
 8008f6a:	6878      	ldr	r0, [r7, #4]
 8008f6c:	4798      	blx	r3
      }

      /* Wait for 100 ms after Reset */
      USBH_Delay(100U);
 8008f6e:	2064      	movs	r0, #100	@ 0x64
 8008f70:	f001 fdb9 	bl	800aae6 <USBH_Delay>

      phost->device.speed = (uint8_t)USBH_LL_GetSpeed(phost);
 8008f74:	6878      	ldr	r0, [r7, #4]
 8008f76:	f001 fc97 	bl	800a8a8 <USBH_LL_GetSpeed>
 8008f7a:	4603      	mov	r3, r0
 8008f7c:	461a      	mov	r2, r3
 8008f7e:	687b      	ldr	r3, [r7, #4]
 8008f80:	f883 231d 	strb.w	r2, [r3, #797]	@ 0x31d

#if defined (USBH_IN_NAK_PROCESS) && (USBH_IN_NAK_PROCESS == 1U)
      phost->NakTimeout = USBH_NAK_SOF_COUNT;
#endif /* defined (USBH_IN_NAK_PROCESS) && (USBH_IN_NAK_PROCESS == 1U) */

      phost->gState = HOST_ENUMERATION;
 8008f84:	687b      	ldr	r3, [r7, #4]
 8008f86:	2205      	movs	r2, #5
 8008f88:	701a      	strb	r2, [r3, #0]

      phost->Control.pipe_out = USBH_AllocPipe(phost, 0x00U);
 8008f8a:	2100      	movs	r1, #0
 8008f8c:	6878      	ldr	r0, [r7, #4]
 8008f8e:	f001 faa2 	bl	800a4d6 <USBH_AllocPipe>
 8008f92:	4603      	mov	r3, r0
 8008f94:	461a      	mov	r2, r3
 8008f96:	687b      	ldr	r3, [r7, #4]
 8008f98:	715a      	strb	r2, [r3, #5]
      phost->Control.pipe_in  = USBH_AllocPipe(phost, 0x80U);
 8008f9a:	2180      	movs	r1, #128	@ 0x80
 8008f9c:	6878      	ldr	r0, [r7, #4]
 8008f9e:	f001 fa9a 	bl	800a4d6 <USBH_AllocPipe>
 8008fa2:	4603      	mov	r3, r0
 8008fa4:	461a      	mov	r2, r3
 8008fa6:	687b      	ldr	r3, [r7, #4]
 8008fa8:	711a      	strb	r2, [r3, #4]

      /* Open Control pipes */
      (void)USBH_OpenPipe(phost, phost->Control.pipe_in, 0x80U,
 8008faa:	687b      	ldr	r3, [r7, #4]
 8008fac:	7919      	ldrb	r1, [r3, #4]
 8008fae:	687b      	ldr	r3, [r7, #4]
 8008fb0:	f893 031c 	ldrb.w	r0, [r3, #796]	@ 0x31c
 8008fb4:	687b      	ldr	r3, [r7, #4]
 8008fb6:	f893 331d 	ldrb.w	r3, [r3, #797]	@ 0x31d
                          phost->device.address, phost->device.speed,
                          USBH_EP_CONTROL, (uint16_t)phost->Control.pipe_size);
 8008fba:	687a      	ldr	r2, [r7, #4]
 8008fbc:	7992      	ldrb	r2, [r2, #6]
      (void)USBH_OpenPipe(phost, phost->Control.pipe_in, 0x80U,
 8008fbe:	9202      	str	r2, [sp, #8]
 8008fc0:	2200      	movs	r2, #0
 8008fc2:	9201      	str	r2, [sp, #4]
 8008fc4:	9300      	str	r3, [sp, #0]
 8008fc6:	4603      	mov	r3, r0
 8008fc8:	2280      	movs	r2, #128	@ 0x80
 8008fca:	6878      	ldr	r0, [r7, #4]
 8008fcc:	f001 fa54 	bl	800a478 <USBH_OpenPipe>

      /* Open Control pipes */
      (void)USBH_OpenPipe(phost, phost->Control.pipe_out, 0x00U,
 8008fd0:	687b      	ldr	r3, [r7, #4]
 8008fd2:	7959      	ldrb	r1, [r3, #5]
 8008fd4:	687b      	ldr	r3, [r7, #4]
 8008fd6:	f893 031c 	ldrb.w	r0, [r3, #796]	@ 0x31c
 8008fda:	687b      	ldr	r3, [r7, #4]
 8008fdc:	f893 331d 	ldrb.w	r3, [r3, #797]	@ 0x31d
                          phost->device.address, phost->device.speed,
                          USBH_EP_CONTROL, (uint16_t)phost->Control.pipe_size);
 8008fe0:	687a      	ldr	r2, [r7, #4]
 8008fe2:	7992      	ldrb	r2, [r2, #6]
      (void)USBH_OpenPipe(phost, phost->Control.pipe_out, 0x00U,
 8008fe4:	9202      	str	r2, [sp, #8]
 8008fe6:	2200      	movs	r2, #0
 8008fe8:	9201      	str	r2, [sp, #4]
 8008fea:	9300      	str	r3, [sp, #0]
 8008fec:	4603      	mov	r3, r0
 8008fee:	2200      	movs	r2, #0
 8008ff0:	6878      	ldr	r0, [r7, #4]
 8008ff2:	f001 fa41 	bl	800a478 <USBH_OpenPipe>

#if (USBH_USE_OS == 1U)
      USBH_OS_PutMessage(phost, USBH_PORT_EVENT, 0U, 0U);
#endif /* (USBH_USE_OS == 1U) */
      break;
 8008ff6:	e113      	b.n	8009220 <USBH_Process+0x3c8>

    case HOST_ENUMERATION:
      /* Check for enumeration status */
      status = USBH_HandleEnum(phost);
 8008ff8:	6878      	ldr	r0, [r7, #4]
 8008ffa:	f000 f917 	bl	800922c <USBH_HandleEnum>
 8008ffe:	4603      	mov	r3, r0
 8009000:	73bb      	strb	r3, [r7, #14]
      if (status == USBH_OK)
 8009002:	7bbb      	ldrb	r3, [r7, #14]
 8009004:	b2db      	uxtb	r3, r3
 8009006:	2b00      	cmp	r3, #0
 8009008:	f040 80fd 	bne.w	8009206 <USBH_Process+0x3ae>
      {
        /* The function shall return USBH_OK when full enumeration is complete */
        USBH_UsrLog("Enumeration done.");

        phost->device.current_interface = 0U;
 800900c:	687b      	ldr	r3, [r7, #4]
 800900e:	2200      	movs	r2, #0
 8009010:	f883 2324 	strb.w	r2, [r3, #804]	@ 0x324

        if (phost->device.DevDesc.bNumConfigurations == 1U)
 8009014:	687b      	ldr	r3, [r7, #4]
 8009016:	f893 3337 	ldrb.w	r3, [r3, #823]	@ 0x337
 800901a:	2b01      	cmp	r3, #1
 800901c:	d103      	bne.n	8009026 <USBH_Process+0x1ce>
        {
          USBH_UsrLog("This device has only 1 configuration.");
          phost->gState = HOST_SET_CONFIGURATION;
 800901e:	687b      	ldr	r3, [r7, #4]
 8009020:	2208      	movs	r2, #8
 8009022:	701a      	strb	r2, [r3, #0]

#if (USBH_USE_OS == 1U)
        USBH_OS_PutMessage(phost, USBH_STATE_CHANGED_EVENT, 0U, 0U);
#endif /* (USBH_USE_OS == 1U) */
      }
      break;
 8009024:	e0ef      	b.n	8009206 <USBH_Process+0x3ae>
          phost->gState = HOST_INPUT;
 8009026:	687b      	ldr	r3, [r7, #4]
 8009028:	2207      	movs	r2, #7
 800902a:	701a      	strb	r2, [r3, #0]
      break;
 800902c:	e0eb      	b.n	8009206 <USBH_Process+0x3ae>

    case HOST_INPUT:
    {
      /* user callback for end of device basic enumeration */
      if (phost->pUser != NULL)
 800902e:	687b      	ldr	r3, [r7, #4]
 8009030:	f8d3 33d4 	ldr.w	r3, [r3, #980]	@ 0x3d4
 8009034:	2b00      	cmp	r3, #0
 8009036:	f000 80e8 	beq.w	800920a <USBH_Process+0x3b2>
      {
        phost->pUser(phost, HOST_USER_SELECT_CONFIGURATION);
 800903a:	687b      	ldr	r3, [r7, #4]
 800903c:	f8d3 33d4 	ldr.w	r3, [r3, #980]	@ 0x3d4
 8009040:	2101      	movs	r1, #1
 8009042:	6878      	ldr	r0, [r7, #4]
 8009044:	4798      	blx	r3
        phost->gState = HOST_SET_CONFIGURATION;
 8009046:	687b      	ldr	r3, [r7, #4]
 8009048:	2208      	movs	r2, #8
 800904a:	701a      	strb	r2, [r3, #0]
#if (USBH_USE_OS == 1U)
        USBH_OS_PutMessage(phost, USBH_STATE_CHANGED_EVENT, 0U, 0U);
#endif /* (USBH_USE_OS == 1U) */
      }
    }
    break;
 800904c:	e0dd      	b.n	800920a <USBH_Process+0x3b2>

    case HOST_SET_CONFIGURATION:
      /* set configuration */
      if (USBH_SetCfg(phost, (uint16_t)phost->device.CfgDesc.bConfigurationValue) == USBH_OK)
 800904e:	687b      	ldr	r3, [r7, #4]
 8009050:	f893 333d 	ldrb.w	r3, [r3, #829]	@ 0x33d
 8009054:	4619      	mov	r1, r3
 8009056:	6878      	ldr	r0, [r7, #4]
 8009058:	f000 fc3f 	bl	80098da <USBH_SetCfg>
 800905c:	4603      	mov	r3, r0
 800905e:	2b00      	cmp	r3, #0
 8009060:	f040 80d5 	bne.w	800920e <USBH_Process+0x3b6>
      {
        phost->gState = HOST_SET_WAKEUP_FEATURE;
 8009064:	687b      	ldr	r3, [r7, #4]
 8009066:	2209      	movs	r2, #9
 8009068:	701a      	strb	r2, [r3, #0]
      }

#if (USBH_USE_OS == 1U)
      USBH_OS_PutMessage(phost, USBH_PORT_EVENT, 0U, 0U);
#endif /* (USBH_USE_OS == 1U) */
      break;
 800906a:	e0d0      	b.n	800920e <USBH_Process+0x3b6>

    case  HOST_SET_WAKEUP_FEATURE:

      if (((phost->device.CfgDesc.bmAttributes) & (1U << 5)) != 0U)
 800906c:	687b      	ldr	r3, [r7, #4]
 800906e:	f893 333f 	ldrb.w	r3, [r3, #831]	@ 0x33f
 8009072:	f003 0320 	and.w	r3, r3, #32
 8009076:	2b00      	cmp	r3, #0
 8009078:	d016      	beq.n	80090a8 <USBH_Process+0x250>
      {
        status = USBH_SetFeature(phost, FEATURE_SELECTOR_REMOTEWAKEUP);
 800907a:	2101      	movs	r1, #1
 800907c:	6878      	ldr	r0, [r7, #4]
 800907e:	f000 fc4f 	bl	8009920 <USBH_SetFeature>
 8009082:	4603      	mov	r3, r0
 8009084:	73bb      	strb	r3, [r7, #14]

        if (status == USBH_OK)
 8009086:	7bbb      	ldrb	r3, [r7, #14]
 8009088:	b2db      	uxtb	r3, r3
 800908a:	2b00      	cmp	r3, #0
 800908c:	d103      	bne.n	8009096 <USBH_Process+0x23e>
        {
          USBH_UsrLog("Device remote wakeup enabled");
          phost->gState = HOST_CHECK_CLASS;
 800908e:	687b      	ldr	r3, [r7, #4]
 8009090:	220a      	movs	r2, #10
 8009092:	701a      	strb	r2, [r3, #0]
      }

#if (USBH_USE_OS == 1U)
      USBH_OS_PutMessage(phost, USBH_PORT_EVENT, 0U, 0U);
#endif /* (USBH_USE_OS == 1U) */
      break;
 8009094:	e0bd      	b.n	8009212 <USBH_Process+0x3ba>
        else if (status == USBH_NOT_SUPPORTED)
 8009096:	7bbb      	ldrb	r3, [r7, #14]
 8009098:	b2db      	uxtb	r3, r3
 800909a:	2b03      	cmp	r3, #3
 800909c:	f040 80b9 	bne.w	8009212 <USBH_Process+0x3ba>
          phost->gState = HOST_CHECK_CLASS;
 80090a0:	687b      	ldr	r3, [r7, #4]
 80090a2:	220a      	movs	r2, #10
 80090a4:	701a      	strb	r2, [r3, #0]
      break;
 80090a6:	e0b4      	b.n	8009212 <USBH_Process+0x3ba>
        phost->gState = HOST_CHECK_CLASS;
 80090a8:	687b      	ldr	r3, [r7, #4]
 80090aa:	220a      	movs	r2, #10
 80090ac:	701a      	strb	r2, [r3, #0]
      break;
 80090ae:	e0b0      	b.n	8009212 <USBH_Process+0x3ba>

    case HOST_CHECK_CLASS:

      if (phost->ClassNumber == 0U)
 80090b0:	687b      	ldr	r3, [r7, #4]
 80090b2:	f8d3 3380 	ldr.w	r3, [r3, #896]	@ 0x380
 80090b6:	2b00      	cmp	r3, #0
 80090b8:	f000 80ad 	beq.w	8009216 <USBH_Process+0x3be>
      {
        USBH_UsrLog("No Class has been registered.");
      }
      else
      {
        phost->pActiveClass = NULL;
 80090bc:	687b      	ldr	r3, [r7, #4]
 80090be:	2200      	movs	r2, #0
 80090c0:	f8c3 237c 	str.w	r2, [r3, #892]	@ 0x37c

        for (idx = 0U; idx < USBH_MAX_NUM_SUPPORTED_CLASS; idx++)
 80090c4:	2300      	movs	r3, #0
 80090c6:	73fb      	strb	r3, [r7, #15]
 80090c8:	e016      	b.n	80090f8 <USBH_Process+0x2a0>
        {
          if (phost->pClass[idx]->ClassCode == phost->device.CfgDesc.Itf_Desc[0].bInterfaceClass)
 80090ca:	7bfa      	ldrb	r2, [r7, #15]
 80090cc:	687b      	ldr	r3, [r7, #4]
 80090ce:	32de      	adds	r2, #222	@ 0xde
 80090d0:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 80090d4:	791a      	ldrb	r2, [r3, #4]
 80090d6:	687b      	ldr	r3, [r7, #4]
 80090d8:	f893 3347 	ldrb.w	r3, [r3, #839]	@ 0x347
 80090dc:	429a      	cmp	r2, r3
 80090de:	d108      	bne.n	80090f2 <USBH_Process+0x29a>
          {
            phost->pActiveClass = phost->pClass[idx];
 80090e0:	7bfa      	ldrb	r2, [r7, #15]
 80090e2:	687b      	ldr	r3, [r7, #4]
 80090e4:	32de      	adds	r2, #222	@ 0xde
 80090e6:	f853 2022 	ldr.w	r2, [r3, r2, lsl #2]
 80090ea:	687b      	ldr	r3, [r7, #4]
 80090ec:	f8c3 237c 	str.w	r2, [r3, #892]	@ 0x37c
            break;
 80090f0:	e005      	b.n	80090fe <USBH_Process+0x2a6>
        for (idx = 0U; idx < USBH_MAX_NUM_SUPPORTED_CLASS; idx++)
 80090f2:	7bfb      	ldrb	r3, [r7, #15]
 80090f4:	3301      	adds	r3, #1
 80090f6:	73fb      	strb	r3, [r7, #15]
 80090f8:	7bfb      	ldrb	r3, [r7, #15]
 80090fa:	2b00      	cmp	r3, #0
 80090fc:	d0e5      	beq.n	80090ca <USBH_Process+0x272>
          }
        }

        if (phost->pActiveClass != NULL)
 80090fe:	687b      	ldr	r3, [r7, #4]
 8009100:	f8d3 337c 	ldr.w	r3, [r3, #892]	@ 0x37c
 8009104:	2b00      	cmp	r3, #0
 8009106:	d016      	beq.n	8009136 <USBH_Process+0x2de>
        {
          if (phost->pActiveClass->Init(phost) == USBH_OK)
 8009108:	687b      	ldr	r3, [r7, #4]
 800910a:	f8d3 337c 	ldr.w	r3, [r3, #892]	@ 0x37c
 800910e:	689b      	ldr	r3, [r3, #8]
 8009110:	6878      	ldr	r0, [r7, #4]
 8009112:	4798      	blx	r3
 8009114:	4603      	mov	r3, r0
 8009116:	2b00      	cmp	r3, #0
 8009118:	d109      	bne.n	800912e <USBH_Process+0x2d6>
          {
            phost->gState = HOST_CLASS_REQUEST;
 800911a:	687b      	ldr	r3, [r7, #4]
 800911c:	2206      	movs	r2, #6
 800911e:	701a      	strb	r2, [r3, #0]
            USBH_UsrLog("%s class started.", phost->pActiveClass->Name);

            /* Inform user that a class has been activated */
            phost->pUser(phost, HOST_USER_CLASS_SELECTED);
 8009120:	687b      	ldr	r3, [r7, #4]
 8009122:	f8d3 33d4 	ldr.w	r3, [r3, #980]	@ 0x3d4
 8009126:	2103      	movs	r1, #3
 8009128:	6878      	ldr	r0, [r7, #4]
 800912a:	4798      	blx	r3
      }

#if (USBH_USE_OS == 1U)
      USBH_OS_PutMessage(phost, USBH_STATE_CHANGED_EVENT, 0U, 0U);
#endif /* (USBH_USE_OS == 1U) */
      break;
 800912c:	e073      	b.n	8009216 <USBH_Process+0x3be>
            phost->gState = HOST_ABORT_STATE;
 800912e:	687b      	ldr	r3, [r7, #4]
 8009130:	220d      	movs	r2, #13
 8009132:	701a      	strb	r2, [r3, #0]
      break;
 8009134:	e06f      	b.n	8009216 <USBH_Process+0x3be>
          phost->gState = HOST_ABORT_STATE;
 8009136:	687b      	ldr	r3, [r7, #4]
 8009138:	220d      	movs	r2, #13
 800913a:	701a      	strb	r2, [r3, #0]
      break;
 800913c:	e06b      	b.n	8009216 <USBH_Process+0x3be>

    case HOST_CLASS_REQUEST:
      /* process class standard control requests state machine */
      if (phost->pActiveClass != NULL)
 800913e:	687b      	ldr	r3, [r7, #4]
 8009140:	f8d3 337c 	ldr.w	r3, [r3, #892]	@ 0x37c
 8009144:	2b00      	cmp	r3, #0
 8009146:	d017      	beq.n	8009178 <USBH_Process+0x320>
      {
        status = phost->pActiveClass->Requests(phost);
 8009148:	687b      	ldr	r3, [r7, #4]
 800914a:	f8d3 337c 	ldr.w	r3, [r3, #892]	@ 0x37c
 800914e:	691b      	ldr	r3, [r3, #16]
 8009150:	6878      	ldr	r0, [r7, #4]
 8009152:	4798      	blx	r3
 8009154:	4603      	mov	r3, r0
 8009156:	73bb      	strb	r3, [r7, #14]

        if (status == USBH_OK)
 8009158:	7bbb      	ldrb	r3, [r7, #14]
 800915a:	b2db      	uxtb	r3, r3
 800915c:	2b00      	cmp	r3, #0
 800915e:	d103      	bne.n	8009168 <USBH_Process+0x310>
        {
          phost->gState = HOST_CLASS;
 8009160:	687b      	ldr	r3, [r7, #4]
 8009162:	220b      	movs	r2, #11
 8009164:	701a      	strb	r2, [r3, #0]
      }

#if (USBH_USE_OS == 1U)
        USBH_OS_PutMessage(phost, USBH_STATE_CHANGED_EVENT, 0U, 0U);
#endif /* (USBH_USE_OS == 1U) */
      break;
 8009166:	e058      	b.n	800921a <USBH_Process+0x3c2>
        else if (status == USBH_FAIL)
 8009168:	7bbb      	ldrb	r3, [r7, #14]
 800916a:	b2db      	uxtb	r3, r3
 800916c:	2b02      	cmp	r3, #2
 800916e:	d154      	bne.n	800921a <USBH_Process+0x3c2>
          phost->gState = HOST_ABORT_STATE;
 8009170:	687b      	ldr	r3, [r7, #4]
 8009172:	220d      	movs	r2, #13
 8009174:	701a      	strb	r2, [r3, #0]
      break;
 8009176:	e050      	b.n	800921a <USBH_Process+0x3c2>
        phost->gState = HOST_ABORT_STATE;
 8009178:	687b      	ldr	r3, [r7, #4]
 800917a:	220d      	movs	r2, #13
 800917c:	701a      	strb	r2, [r3, #0]
      break;
 800917e:	e04c      	b.n	800921a <USBH_Process+0x3c2>

    case HOST_CLASS:
      /* process class state machine */
      if (phost->pActiveClass != NULL)
 8009180:	687b      	ldr	r3, [r7, #4]
 8009182:	f8d3 337c 	ldr.w	r3, [r3, #892]	@ 0x37c
 8009186:	2b00      	cmp	r3, #0
 8009188:	d049      	beq.n	800921e <USBH_Process+0x3c6>
      {
        phost->pActiveClass->BgndProcess(phost);
 800918a:	687b      	ldr	r3, [r7, #4]
 800918c:	f8d3 337c 	ldr.w	r3, [r3, #892]	@ 0x37c
 8009190:	695b      	ldr	r3, [r3, #20]
 8009192:	6878      	ldr	r0, [r7, #4]
 8009194:	4798      	blx	r3
      }
      break;
 8009196:	e042      	b.n	800921e <USBH_Process+0x3c6>

    case HOST_DEV_DISCONNECTED :
      phost->device.is_disconnected = 0U;
 8009198:	687b      	ldr	r3, [r7, #4]
 800919a:	2200      	movs	r2, #0
 800919c:	f883 2321 	strb.w	r2, [r3, #801]	@ 0x321

      (void)DeInitStateMachine(phost);
 80091a0:	6878      	ldr	r0, [r7, #4]
 80091a2:	f7ff fd4b 	bl	8008c3c <DeInitStateMachine>

      /* Re-Initilaize Host for new Enumeration */
      if (phost->pActiveClass != NULL)
 80091a6:	687b      	ldr	r3, [r7, #4]
 80091a8:	f8d3 337c 	ldr.w	r3, [r3, #892]	@ 0x37c
 80091ac:	2b00      	cmp	r3, #0
 80091ae:	d009      	beq.n	80091c4 <USBH_Process+0x36c>
      {
        phost->pActiveClass->DeInit(phost);
 80091b0:	687b      	ldr	r3, [r7, #4]
 80091b2:	f8d3 337c 	ldr.w	r3, [r3, #892]	@ 0x37c
 80091b6:	68db      	ldr	r3, [r3, #12]
 80091b8:	6878      	ldr	r0, [r7, #4]
 80091ba:	4798      	blx	r3
        phost->pActiveClass = NULL;
 80091bc:	687b      	ldr	r3, [r7, #4]
 80091be:	2200      	movs	r2, #0
 80091c0:	f8c3 237c 	str.w	r2, [r3, #892]	@ 0x37c
      }

      if (phost->pUser != NULL)
 80091c4:	687b      	ldr	r3, [r7, #4]
 80091c6:	f8d3 33d4 	ldr.w	r3, [r3, #980]	@ 0x3d4
 80091ca:	2b00      	cmp	r3, #0
 80091cc:	d005      	beq.n	80091da <USBH_Process+0x382>
      {
        phost->pUser(phost, HOST_USER_DISCONNECTION);
 80091ce:	687b      	ldr	r3, [r7, #4]
 80091d0:	f8d3 33d4 	ldr.w	r3, [r3, #980]	@ 0x3d4
 80091d4:	2105      	movs	r1, #5
 80091d6:	6878      	ldr	r0, [r7, #4]
 80091d8:	4798      	blx	r3
      }
      USBH_UsrLog("USB Device disconnected");

      if (phost->device.is_ReEnumerated == 1U)
 80091da:	687b      	ldr	r3, [r7, #4]
 80091dc:	f893 3322 	ldrb.w	r3, [r3, #802]	@ 0x322
 80091e0:	b2db      	uxtb	r3, r3
 80091e2:	2b01      	cmp	r3, #1
 80091e4:	d107      	bne.n	80091f6 <USBH_Process+0x39e>
      {
        phost->device.is_ReEnumerated = 0U;
 80091e6:	687b      	ldr	r3, [r7, #4]
 80091e8:	2200      	movs	r2, #0
 80091ea:	f883 2322 	strb.w	r2, [r3, #802]	@ 0x322

        /* Start the host and re-enable Vbus */
        (void)USBH_Start(phost);
 80091ee:	6878      	ldr	r0, [r7, #4]
 80091f0:	f7ff fe21 	bl	8008e36 <USBH_Start>
      }

#if (USBH_USE_OS == 1U)
      USBH_OS_PutMessage(phost, USBH_PORT_EVENT, 0U, 0U);
#endif /* (USBH_USE_OS == 1U) */
      break;
 80091f4:	e014      	b.n	8009220 <USBH_Process+0x3c8>
        (void)USBH_LL_Start(phost);
 80091f6:	6878      	ldr	r0, [r7, #4]
 80091f8:	f001 fb20 	bl	800a83c <USBH_LL_Start>
      break;
 80091fc:	e010      	b.n	8009220 <USBH_Process+0x3c8>

    case HOST_ABORT_STATE:
    default :
      break;
 80091fe:	bf00      	nop
 8009200:	e00e      	b.n	8009220 <USBH_Process+0x3c8>
      break;
 8009202:	bf00      	nop
 8009204:	e00c      	b.n	8009220 <USBH_Process+0x3c8>
      break;
 8009206:	bf00      	nop
 8009208:	e00a      	b.n	8009220 <USBH_Process+0x3c8>
    break;
 800920a:	bf00      	nop
 800920c:	e008      	b.n	8009220 <USBH_Process+0x3c8>
      break;
 800920e:	bf00      	nop
 8009210:	e006      	b.n	8009220 <USBH_Process+0x3c8>
      break;
 8009212:	bf00      	nop
 8009214:	e004      	b.n	8009220 <USBH_Process+0x3c8>
      break;
 8009216:	bf00      	nop
 8009218:	e002      	b.n	8009220 <USBH_Process+0x3c8>
      break;
 800921a:	bf00      	nop
 800921c:	e000      	b.n	8009220 <USBH_Process+0x3c8>
      break;
 800921e:	bf00      	nop
  }
  return USBH_OK;
 8009220:	2300      	movs	r3, #0
}
 8009222:	4618      	mov	r0, r3
 8009224:	3710      	adds	r7, #16
 8009226:	46bd      	mov	sp, r7
 8009228:	bd80      	pop	{r7, pc}
 800922a:	bf00      	nop

0800922c <USBH_HandleEnum>:
  *         This function includes the complete enumeration process
  * @param  phost: Host Handle
  * @retval USBH_Status
  */
static USBH_StatusTypeDef USBH_HandleEnum(USBH_HandleTypeDef *phost)
{
 800922c:	b580      	push	{r7, lr}
 800922e:	b088      	sub	sp, #32
 8009230:	af04      	add	r7, sp, #16
 8009232:	6078      	str	r0, [r7, #4]
  USBH_StatusTypeDef Status = USBH_BUSY;
 8009234:	2301      	movs	r3, #1
 8009236:	73fb      	strb	r3, [r7, #15]
  USBH_StatusTypeDef ReqStatus = USBH_BUSY;
 8009238:	2301      	movs	r3, #1
 800923a:	73bb      	strb	r3, [r7, #14]

  switch (phost->EnumState)
 800923c:	687b      	ldr	r3, [r7, #4]
 800923e:	785b      	ldrb	r3, [r3, #1]
 8009240:	2b07      	cmp	r3, #7
 8009242:	f200 81bd 	bhi.w	80095c0 <USBH_HandleEnum+0x394>
 8009246:	a201      	add	r2, pc, #4	@ (adr r2, 800924c <USBH_HandleEnum+0x20>)
 8009248:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800924c:	0800926d 	.word	0x0800926d
 8009250:	08009327 	.word	0x08009327
 8009254:	08009391 	.word	0x08009391
 8009258:	0800941b 	.word	0x0800941b
 800925c:	08009485 	.word	0x08009485
 8009260:	080094f5 	.word	0x080094f5
 8009264:	0800953b 	.word	0x0800953b
 8009268:	08009581 	.word	0x08009581
  {
    case ENUM_IDLE:
      /* Get Device Desc for only 1st 8 bytes : To get EP0 MaxPacketSize */
      ReqStatus = USBH_Get_DevDesc(phost, 8U);
 800926c:	2108      	movs	r1, #8
 800926e:	6878      	ldr	r0, [r7, #4]
 8009270:	f000 fa50 	bl	8009714 <USBH_Get_DevDesc>
 8009274:	4603      	mov	r3, r0
 8009276:	73bb      	strb	r3, [r7, #14]
      if (ReqStatus == USBH_OK)
 8009278:	7bbb      	ldrb	r3, [r7, #14]
 800927a:	2b00      	cmp	r3, #0
 800927c:	d12e      	bne.n	80092dc <USBH_HandleEnum+0xb0>
      {
        phost->Control.pipe_size = phost->device.DevDesc.bMaxPacketSize;
 800927e:	687b      	ldr	r3, [r7, #4]
 8009280:	f893 232d 	ldrb.w	r2, [r3, #813]	@ 0x32d
 8009284:	687b      	ldr	r3, [r7, #4]
 8009286:	719a      	strb	r2, [r3, #6]

        phost->EnumState = ENUM_GET_FULL_DEV_DESC;
 8009288:	687b      	ldr	r3, [r7, #4]
 800928a:	2201      	movs	r2, #1
 800928c:	705a      	strb	r2, [r3, #1]

        /* modify control channels configuration for MaxPacket size */
        (void)USBH_OpenPipe(phost, phost->Control.pipe_in, 0x80U, phost->device.address,
 800928e:	687b      	ldr	r3, [r7, #4]
 8009290:	7919      	ldrb	r1, [r3, #4]
 8009292:	687b      	ldr	r3, [r7, #4]
 8009294:	f893 031c 	ldrb.w	r0, [r3, #796]	@ 0x31c
 8009298:	687b      	ldr	r3, [r7, #4]
 800929a:	f893 331d 	ldrb.w	r3, [r3, #797]	@ 0x31d
                            phost->device.speed, USBH_EP_CONTROL,
                            (uint16_t)phost->Control.pipe_size);
 800929e:	687a      	ldr	r2, [r7, #4]
 80092a0:	7992      	ldrb	r2, [r2, #6]
        (void)USBH_OpenPipe(phost, phost->Control.pipe_in, 0x80U, phost->device.address,
 80092a2:	9202      	str	r2, [sp, #8]
 80092a4:	2200      	movs	r2, #0
 80092a6:	9201      	str	r2, [sp, #4]
 80092a8:	9300      	str	r3, [sp, #0]
 80092aa:	4603      	mov	r3, r0
 80092ac:	2280      	movs	r2, #128	@ 0x80
 80092ae:	6878      	ldr	r0, [r7, #4]
 80092b0:	f001 f8e2 	bl	800a478 <USBH_OpenPipe>

        /* Open Control pipes */
        (void)USBH_OpenPipe(phost, phost->Control.pipe_out, 0x00U, phost->device.address,
 80092b4:	687b      	ldr	r3, [r7, #4]
 80092b6:	7959      	ldrb	r1, [r3, #5]
 80092b8:	687b      	ldr	r3, [r7, #4]
 80092ba:	f893 031c 	ldrb.w	r0, [r3, #796]	@ 0x31c
 80092be:	687b      	ldr	r3, [r7, #4]
 80092c0:	f893 331d 	ldrb.w	r3, [r3, #797]	@ 0x31d
                            phost->device.speed, USBH_EP_CONTROL,
                            (uint16_t)phost->Control.pipe_size);
 80092c4:	687a      	ldr	r2, [r7, #4]
 80092c6:	7992      	ldrb	r2, [r2, #6]
        (void)USBH_OpenPipe(phost, phost->Control.pipe_out, 0x00U, phost->device.address,
 80092c8:	9202      	str	r2, [sp, #8]
 80092ca:	2200      	movs	r2, #0
 80092cc:	9201      	str	r2, [sp, #4]
 80092ce:	9300      	str	r3, [sp, #0]
 80092d0:	4603      	mov	r3, r0
 80092d2:	2200      	movs	r2, #0
 80092d4:	6878      	ldr	r0, [r7, #4]
 80092d6:	f001 f8cf 	bl	800a478 <USBH_OpenPipe>
      }
      else
      {
        /* .. */
      }
      break;
 80092da:	e173      	b.n	80095c4 <USBH_HandleEnum+0x398>
      else if (ReqStatus == USBH_NOT_SUPPORTED)
 80092dc:	7bbb      	ldrb	r3, [r7, #14]
 80092de:	2b03      	cmp	r3, #3
 80092e0:	f040 8170 	bne.w	80095c4 <USBH_HandleEnum+0x398>
        phost->device.EnumCnt++;
 80092e4:	687b      	ldr	r3, [r7, #4]
 80092e6:	f893 331e 	ldrb.w	r3, [r3, #798]	@ 0x31e
 80092ea:	3301      	adds	r3, #1
 80092ec:	b2da      	uxtb	r2, r3
 80092ee:	687b      	ldr	r3, [r7, #4]
 80092f0:	f883 231e 	strb.w	r2, [r3, #798]	@ 0x31e
        if (phost->device.EnumCnt > 3U)
 80092f4:	687b      	ldr	r3, [r7, #4]
 80092f6:	f893 331e 	ldrb.w	r3, [r3, #798]	@ 0x31e
 80092fa:	2b03      	cmp	r3, #3
 80092fc:	d903      	bls.n	8009306 <USBH_HandleEnum+0xda>
          phost->gState = HOST_ABORT_STATE;
 80092fe:	687b      	ldr	r3, [r7, #4]
 8009300:	220d      	movs	r2, #13
 8009302:	701a      	strb	r2, [r3, #0]
      break;
 8009304:	e15e      	b.n	80095c4 <USBH_HandleEnum+0x398>
          (void)USBH_FreePipe(phost, phost->Control.pipe_out);
 8009306:	687b      	ldr	r3, [r7, #4]
 8009308:	795b      	ldrb	r3, [r3, #5]
 800930a:	4619      	mov	r1, r3
 800930c:	6878      	ldr	r0, [r7, #4]
 800930e:	f001 f903 	bl	800a518 <USBH_FreePipe>
          (void)USBH_FreePipe(phost, phost->Control.pipe_in);
 8009312:	687b      	ldr	r3, [r7, #4]
 8009314:	791b      	ldrb	r3, [r3, #4]
 8009316:	4619      	mov	r1, r3
 8009318:	6878      	ldr	r0, [r7, #4]
 800931a:	f001 f8fd 	bl	800a518 <USBH_FreePipe>
          phost->gState = HOST_IDLE;
 800931e:	687b      	ldr	r3, [r7, #4]
 8009320:	2200      	movs	r2, #0
 8009322:	701a      	strb	r2, [r3, #0]
      break;
 8009324:	e14e      	b.n	80095c4 <USBH_HandleEnum+0x398>

    case ENUM_GET_FULL_DEV_DESC:
      /* Get FULL Device Desc  */
      ReqStatus = USBH_Get_DevDesc(phost, USB_DEVICE_DESC_SIZE);
 8009326:	2112      	movs	r1, #18
 8009328:	6878      	ldr	r0, [r7, #4]
 800932a:	f000 f9f3 	bl	8009714 <USBH_Get_DevDesc>
 800932e:	4603      	mov	r3, r0
 8009330:	73bb      	strb	r3, [r7, #14]
      if (ReqStatus == USBH_OK)
 8009332:	7bbb      	ldrb	r3, [r7, #14]
 8009334:	2b00      	cmp	r3, #0
 8009336:	d103      	bne.n	8009340 <USBH_HandleEnum+0x114>
      {
        USBH_UsrLog("PID: %xh", phost->device.DevDesc.idProduct);
        USBH_UsrLog("VID: %xh", phost->device.DevDesc.idVendor);

        phost->EnumState = ENUM_SET_ADDR;
 8009338:	687b      	ldr	r3, [r7, #4]
 800933a:	2202      	movs	r2, #2
 800933c:	705a      	strb	r2, [r3, #1]
      }
      else
      {
        /* .. */
      }
      break;
 800933e:	e143      	b.n	80095c8 <USBH_HandleEnum+0x39c>
      else if (ReqStatus == USBH_NOT_SUPPORTED)
 8009340:	7bbb      	ldrb	r3, [r7, #14]
 8009342:	2b03      	cmp	r3, #3
 8009344:	f040 8140 	bne.w	80095c8 <USBH_HandleEnum+0x39c>
        phost->device.EnumCnt++;
 8009348:	687b      	ldr	r3, [r7, #4]
 800934a:	f893 331e 	ldrb.w	r3, [r3, #798]	@ 0x31e
 800934e:	3301      	adds	r3, #1
 8009350:	b2da      	uxtb	r2, r3
 8009352:	687b      	ldr	r3, [r7, #4]
 8009354:	f883 231e 	strb.w	r2, [r3, #798]	@ 0x31e
        if (phost->device.EnumCnt > 3U)
 8009358:	687b      	ldr	r3, [r7, #4]
 800935a:	f893 331e 	ldrb.w	r3, [r3, #798]	@ 0x31e
 800935e:	2b03      	cmp	r3, #3
 8009360:	d903      	bls.n	800936a <USBH_HandleEnum+0x13e>
          phost->gState = HOST_ABORT_STATE;
 8009362:	687b      	ldr	r3, [r7, #4]
 8009364:	220d      	movs	r2, #13
 8009366:	701a      	strb	r2, [r3, #0]
      break;
 8009368:	e12e      	b.n	80095c8 <USBH_HandleEnum+0x39c>
          (void)USBH_FreePipe(phost, phost->Control.pipe_out);
 800936a:	687b      	ldr	r3, [r7, #4]
 800936c:	795b      	ldrb	r3, [r3, #5]
 800936e:	4619      	mov	r1, r3
 8009370:	6878      	ldr	r0, [r7, #4]
 8009372:	f001 f8d1 	bl	800a518 <USBH_FreePipe>
          (void)USBH_FreePipe(phost, phost->Control.pipe_in);
 8009376:	687b      	ldr	r3, [r7, #4]
 8009378:	791b      	ldrb	r3, [r3, #4]
 800937a:	4619      	mov	r1, r3
 800937c:	6878      	ldr	r0, [r7, #4]
 800937e:	f001 f8cb 	bl	800a518 <USBH_FreePipe>
          phost->EnumState = ENUM_IDLE;
 8009382:	687b      	ldr	r3, [r7, #4]
 8009384:	2200      	movs	r2, #0
 8009386:	705a      	strb	r2, [r3, #1]
          phost->gState = HOST_IDLE;
 8009388:	687b      	ldr	r3, [r7, #4]
 800938a:	2200      	movs	r2, #0
 800938c:	701a      	strb	r2, [r3, #0]
      break;
 800938e:	e11b      	b.n	80095c8 <USBH_HandleEnum+0x39c>

    case ENUM_SET_ADDR:
      /* set address */
      ReqStatus = USBH_SetAddress(phost, USBH_DEVICE_ADDRESS);
 8009390:	2101      	movs	r1, #1
 8009392:	6878      	ldr	r0, [r7, #4]
 8009394:	f000 fa7d 	bl	8009892 <USBH_SetAddress>
 8009398:	4603      	mov	r3, r0
 800939a:	73bb      	strb	r3, [r7, #14]
      if (ReqStatus == USBH_OK)
 800939c:	7bbb      	ldrb	r3, [r7, #14]
 800939e:	2b00      	cmp	r3, #0
 80093a0:	d130      	bne.n	8009404 <USBH_HandleEnum+0x1d8>
      {
        USBH_Delay(2U);
 80093a2:	2002      	movs	r0, #2
 80093a4:	f001 fb9f 	bl	800aae6 <USBH_Delay>
        phost->device.address = USBH_DEVICE_ADDRESS;
 80093a8:	687b      	ldr	r3, [r7, #4]
 80093aa:	2201      	movs	r2, #1
 80093ac:	f883 231c 	strb.w	r2, [r3, #796]	@ 0x31c

        /* user callback for device address assigned */
        USBH_UsrLog("Address (#%d) assigned.", phost->device.address);
        phost->EnumState = ENUM_GET_CFG_DESC;
 80093b0:	687b      	ldr	r3, [r7, #4]
 80093b2:	2203      	movs	r2, #3
 80093b4:	705a      	strb	r2, [r3, #1]

        /* modify control channels to update device address */
        (void)USBH_OpenPipe(phost, phost->Control.pipe_in, 0x80U,  phost->device.address,
 80093b6:	687b      	ldr	r3, [r7, #4]
 80093b8:	7919      	ldrb	r1, [r3, #4]
 80093ba:	687b      	ldr	r3, [r7, #4]
 80093bc:	f893 031c 	ldrb.w	r0, [r3, #796]	@ 0x31c
 80093c0:	687b      	ldr	r3, [r7, #4]
 80093c2:	f893 331d 	ldrb.w	r3, [r3, #797]	@ 0x31d
                            phost->device.speed, USBH_EP_CONTROL,
                            (uint16_t)phost->Control.pipe_size);
 80093c6:	687a      	ldr	r2, [r7, #4]
 80093c8:	7992      	ldrb	r2, [r2, #6]
        (void)USBH_OpenPipe(phost, phost->Control.pipe_in, 0x80U,  phost->device.address,
 80093ca:	9202      	str	r2, [sp, #8]
 80093cc:	2200      	movs	r2, #0
 80093ce:	9201      	str	r2, [sp, #4]
 80093d0:	9300      	str	r3, [sp, #0]
 80093d2:	4603      	mov	r3, r0
 80093d4:	2280      	movs	r2, #128	@ 0x80
 80093d6:	6878      	ldr	r0, [r7, #4]
 80093d8:	f001 f84e 	bl	800a478 <USBH_OpenPipe>

        /* Open Control pipes */
        (void)USBH_OpenPipe(phost, phost->Control.pipe_out, 0x00U, phost->device.address,
 80093dc:	687b      	ldr	r3, [r7, #4]
 80093de:	7959      	ldrb	r1, [r3, #5]
 80093e0:	687b      	ldr	r3, [r7, #4]
 80093e2:	f893 031c 	ldrb.w	r0, [r3, #796]	@ 0x31c
 80093e6:	687b      	ldr	r3, [r7, #4]
 80093e8:	f893 331d 	ldrb.w	r3, [r3, #797]	@ 0x31d
                            phost->device.speed, USBH_EP_CONTROL,
                            (uint16_t)phost->Control.pipe_size);
 80093ec:	687a      	ldr	r2, [r7, #4]
 80093ee:	7992      	ldrb	r2, [r2, #6]
        (void)USBH_OpenPipe(phost, phost->Control.pipe_out, 0x00U, phost->device.address,
 80093f0:	9202      	str	r2, [sp, #8]
 80093f2:	2200      	movs	r2, #0
 80093f4:	9201      	str	r2, [sp, #4]
 80093f6:	9300      	str	r3, [sp, #0]
 80093f8:	4603      	mov	r3, r0
 80093fa:	2200      	movs	r2, #0
 80093fc:	6878      	ldr	r0, [r7, #4]
 80093fe:	f001 f83b 	bl	800a478 <USBH_OpenPipe>
      }
      else
      {
        /* .. */
      }
      break;
 8009402:	e0e3      	b.n	80095cc <USBH_HandleEnum+0x3a0>
      else if (ReqStatus == USBH_NOT_SUPPORTED)
 8009404:	7bbb      	ldrb	r3, [r7, #14]
 8009406:	2b03      	cmp	r3, #3
 8009408:	f040 80e0 	bne.w	80095cc <USBH_HandleEnum+0x3a0>
        phost->gState = HOST_ABORT_STATE;
 800940c:	687b      	ldr	r3, [r7, #4]
 800940e:	220d      	movs	r2, #13
 8009410:	701a      	strb	r2, [r3, #0]
        phost->EnumState = ENUM_IDLE;
 8009412:	687b      	ldr	r3, [r7, #4]
 8009414:	2200      	movs	r2, #0
 8009416:	705a      	strb	r2, [r3, #1]
      break;
 8009418:	e0d8      	b.n	80095cc <USBH_HandleEnum+0x3a0>

    case ENUM_GET_CFG_DESC:
      /* get standard configuration descriptor */
      ReqStatus = USBH_Get_CfgDesc(phost, USB_CONFIGURATION_DESC_SIZE);
 800941a:	2109      	movs	r1, #9
 800941c:	6878      	ldr	r0, [r7, #4]
 800941e:	f000 f9a5 	bl	800976c <USBH_Get_CfgDesc>
 8009422:	4603      	mov	r3, r0
 8009424:	73bb      	strb	r3, [r7, #14]
      if (ReqStatus == USBH_OK)
 8009426:	7bbb      	ldrb	r3, [r7, #14]
 8009428:	2b00      	cmp	r3, #0
 800942a:	d103      	bne.n	8009434 <USBH_HandleEnum+0x208>
      {
        phost->EnumState = ENUM_GET_FULL_CFG_DESC;
 800942c:	687b      	ldr	r3, [r7, #4]
 800942e:	2204      	movs	r2, #4
 8009430:	705a      	strb	r2, [r3, #1]
      }
      else
      {
        /* .. */
      }
      break;
 8009432:	e0cd      	b.n	80095d0 <USBH_HandleEnum+0x3a4>
      else if (ReqStatus == USBH_NOT_SUPPORTED)
 8009434:	7bbb      	ldrb	r3, [r7, #14]
 8009436:	2b03      	cmp	r3, #3
 8009438:	f040 80ca 	bne.w	80095d0 <USBH_HandleEnum+0x3a4>
        phost->device.EnumCnt++;
 800943c:	687b      	ldr	r3, [r7, #4]
 800943e:	f893 331e 	ldrb.w	r3, [r3, #798]	@ 0x31e
 8009442:	3301      	adds	r3, #1
 8009444:	b2da      	uxtb	r2, r3
 8009446:	687b      	ldr	r3, [r7, #4]
 8009448:	f883 231e 	strb.w	r2, [r3, #798]	@ 0x31e
        if (phost->device.EnumCnt > 3U)
 800944c:	687b      	ldr	r3, [r7, #4]
 800944e:	f893 331e 	ldrb.w	r3, [r3, #798]	@ 0x31e
 8009452:	2b03      	cmp	r3, #3
 8009454:	d903      	bls.n	800945e <USBH_HandleEnum+0x232>
          phost->gState = HOST_ABORT_STATE;
 8009456:	687b      	ldr	r3, [r7, #4]
 8009458:	220d      	movs	r2, #13
 800945a:	701a      	strb	r2, [r3, #0]
      break;
 800945c:	e0b8      	b.n	80095d0 <USBH_HandleEnum+0x3a4>
          (void)USBH_FreePipe(phost, phost->Control.pipe_out);
 800945e:	687b      	ldr	r3, [r7, #4]
 8009460:	795b      	ldrb	r3, [r3, #5]
 8009462:	4619      	mov	r1, r3
 8009464:	6878      	ldr	r0, [r7, #4]
 8009466:	f001 f857 	bl	800a518 <USBH_FreePipe>
          (void)USBH_FreePipe(phost, phost->Control.pipe_in);
 800946a:	687b      	ldr	r3, [r7, #4]
 800946c:	791b      	ldrb	r3, [r3, #4]
 800946e:	4619      	mov	r1, r3
 8009470:	6878      	ldr	r0, [r7, #4]
 8009472:	f001 f851 	bl	800a518 <USBH_FreePipe>
          phost->EnumState = ENUM_IDLE;
 8009476:	687b      	ldr	r3, [r7, #4]
 8009478:	2200      	movs	r2, #0
 800947a:	705a      	strb	r2, [r3, #1]
          phost->gState = HOST_IDLE;
 800947c:	687b      	ldr	r3, [r7, #4]
 800947e:	2200      	movs	r2, #0
 8009480:	701a      	strb	r2, [r3, #0]
      break;
 8009482:	e0a5      	b.n	80095d0 <USBH_HandleEnum+0x3a4>

    case ENUM_GET_FULL_CFG_DESC:
      /* get FULL config descriptor (config, interface, endpoints) */
      ReqStatus = USBH_Get_CfgDesc(phost, phost->device.CfgDesc.wTotalLength);
 8009484:	687b      	ldr	r3, [r7, #4]
 8009486:	f8b3 333a 	ldrh.w	r3, [r3, #826]	@ 0x33a
 800948a:	4619      	mov	r1, r3
 800948c:	6878      	ldr	r0, [r7, #4]
 800948e:	f000 f96d 	bl	800976c <USBH_Get_CfgDesc>
 8009492:	4603      	mov	r3, r0
 8009494:	73bb      	strb	r3, [r7, #14]
      if (ReqStatus == USBH_OK)
 8009496:	7bbb      	ldrb	r3, [r7, #14]
 8009498:	2b00      	cmp	r3, #0
 800949a:	d103      	bne.n	80094a4 <USBH_HandleEnum+0x278>
      {
        phost->EnumState = ENUM_GET_MFC_STRING_DESC;
 800949c:	687b      	ldr	r3, [r7, #4]
 800949e:	2205      	movs	r2, #5
 80094a0:	705a      	strb	r2, [r3, #1]
      }
      else
      {
        /* .. */
      }
      break;
 80094a2:	e097      	b.n	80095d4 <USBH_HandleEnum+0x3a8>
      else if (ReqStatus == USBH_NOT_SUPPORTED)
 80094a4:	7bbb      	ldrb	r3, [r7, #14]
 80094a6:	2b03      	cmp	r3, #3
 80094a8:	f040 8094 	bne.w	80095d4 <USBH_HandleEnum+0x3a8>
        phost->device.EnumCnt++;
 80094ac:	687b      	ldr	r3, [r7, #4]
 80094ae:	f893 331e 	ldrb.w	r3, [r3, #798]	@ 0x31e
 80094b2:	3301      	adds	r3, #1
 80094b4:	b2da      	uxtb	r2, r3
 80094b6:	687b      	ldr	r3, [r7, #4]
 80094b8:	f883 231e 	strb.w	r2, [r3, #798]	@ 0x31e
        if (phost->device.EnumCnt > 3U)
 80094bc:	687b      	ldr	r3, [r7, #4]
 80094be:	f893 331e 	ldrb.w	r3, [r3, #798]	@ 0x31e
 80094c2:	2b03      	cmp	r3, #3
 80094c4:	d903      	bls.n	80094ce <USBH_HandleEnum+0x2a2>
          phost->gState = HOST_ABORT_STATE;
 80094c6:	687b      	ldr	r3, [r7, #4]
 80094c8:	220d      	movs	r2, #13
 80094ca:	701a      	strb	r2, [r3, #0]
      break;
 80094cc:	e082      	b.n	80095d4 <USBH_HandleEnum+0x3a8>
          (void)USBH_FreePipe(phost, phost->Control.pipe_out);
 80094ce:	687b      	ldr	r3, [r7, #4]
 80094d0:	795b      	ldrb	r3, [r3, #5]
 80094d2:	4619      	mov	r1, r3
 80094d4:	6878      	ldr	r0, [r7, #4]
 80094d6:	f001 f81f 	bl	800a518 <USBH_FreePipe>
          (void)USBH_FreePipe(phost, phost->Control.pipe_in);
 80094da:	687b      	ldr	r3, [r7, #4]
 80094dc:	791b      	ldrb	r3, [r3, #4]
 80094de:	4619      	mov	r1, r3
 80094e0:	6878      	ldr	r0, [r7, #4]
 80094e2:	f001 f819 	bl	800a518 <USBH_FreePipe>
          phost->EnumState = ENUM_IDLE;
 80094e6:	687b      	ldr	r3, [r7, #4]
 80094e8:	2200      	movs	r2, #0
 80094ea:	705a      	strb	r2, [r3, #1]
          phost->gState = HOST_IDLE;
 80094ec:	687b      	ldr	r3, [r7, #4]
 80094ee:	2200      	movs	r2, #0
 80094f0:	701a      	strb	r2, [r3, #0]
      break;
 80094f2:	e06f      	b.n	80095d4 <USBH_HandleEnum+0x3a8>

    case ENUM_GET_MFC_STRING_DESC:
      if (phost->device.DevDesc.iManufacturer != 0U)
 80094f4:	687b      	ldr	r3, [r7, #4]
 80094f6:	f893 3334 	ldrb.w	r3, [r3, #820]	@ 0x334
 80094fa:	2b00      	cmp	r3, #0
 80094fc:	d019      	beq.n	8009532 <USBH_HandleEnum+0x306>
      {
        /* Check that Manufacturer String is available */
        ReqStatus = USBH_Get_StringDesc(phost, phost->device.DevDesc.iManufacturer,
 80094fe:	687b      	ldr	r3, [r7, #4]
 8009500:	f893 1334 	ldrb.w	r1, [r3, #820]	@ 0x334
                                        phost->device.Data, 0xFFU);
 8009504:	687b      	ldr	r3, [r7, #4]
 8009506:	f503 728e 	add.w	r2, r3, #284	@ 0x11c
        ReqStatus = USBH_Get_StringDesc(phost, phost->device.DevDesc.iManufacturer,
 800950a:	23ff      	movs	r3, #255	@ 0xff
 800950c:	6878      	ldr	r0, [r7, #4]
 800950e:	f000 f957 	bl	80097c0 <USBH_Get_StringDesc>
 8009512:	4603      	mov	r3, r0
 8009514:	73bb      	strb	r3, [r7, #14]
        if (ReqStatus == USBH_OK)
 8009516:	7bbb      	ldrb	r3, [r7, #14]
 8009518:	2b00      	cmp	r3, #0
 800951a:	d103      	bne.n	8009524 <USBH_HandleEnum+0x2f8>
        {
          /* User callback for Manufacturing string */
          USBH_UsrLog("Manufacturer : %s", (char *)(void *)phost->device.Data);
          phost->EnumState = ENUM_GET_PRODUCT_STRING_DESC;
 800951c:	687b      	ldr	r3, [r7, #4]
 800951e:	2206      	movs	r2, #6
 8009520:	705a      	strb	r2, [r3, #1]

#if (USBH_USE_OS == 1U)
        USBH_OS_PutMessage(phost, USBH_STATE_CHANGED_EVENT, 0U, 0U);
#endif /* (USBH_USE_OS == 1U) */
      }
      break;
 8009522:	e059      	b.n	80095d8 <USBH_HandleEnum+0x3ac>
        else if (ReqStatus == USBH_NOT_SUPPORTED)
 8009524:	7bbb      	ldrb	r3, [r7, #14]
 8009526:	2b03      	cmp	r3, #3
 8009528:	d156      	bne.n	80095d8 <USBH_HandleEnum+0x3ac>
          phost->EnumState = ENUM_GET_PRODUCT_STRING_DESC;
 800952a:	687b      	ldr	r3, [r7, #4]
 800952c:	2206      	movs	r2, #6
 800952e:	705a      	strb	r2, [r3, #1]
      break;
 8009530:	e052      	b.n	80095d8 <USBH_HandleEnum+0x3ac>
        phost->EnumState = ENUM_GET_PRODUCT_STRING_DESC;
 8009532:	687b      	ldr	r3, [r7, #4]
 8009534:	2206      	movs	r2, #6
 8009536:	705a      	strb	r2, [r3, #1]
      break;
 8009538:	e04e      	b.n	80095d8 <USBH_HandleEnum+0x3ac>

    case ENUM_GET_PRODUCT_STRING_DESC:
      if (phost->device.DevDesc.iProduct != 0U)
 800953a:	687b      	ldr	r3, [r7, #4]
 800953c:	f893 3335 	ldrb.w	r3, [r3, #821]	@ 0x335
 8009540:	2b00      	cmp	r3, #0
 8009542:	d019      	beq.n	8009578 <USBH_HandleEnum+0x34c>
      {
        /* Check that Product string is available */
        ReqStatus = USBH_Get_StringDesc(phost, phost->device.DevDesc.iProduct,
 8009544:	687b      	ldr	r3, [r7, #4]
 8009546:	f893 1335 	ldrb.w	r1, [r3, #821]	@ 0x335
                                        phost->device.Data, 0xFFU);
 800954a:	687b      	ldr	r3, [r7, #4]
 800954c:	f503 728e 	add.w	r2, r3, #284	@ 0x11c
        ReqStatus = USBH_Get_StringDesc(phost, phost->device.DevDesc.iProduct,
 8009550:	23ff      	movs	r3, #255	@ 0xff
 8009552:	6878      	ldr	r0, [r7, #4]
 8009554:	f000 f934 	bl	80097c0 <USBH_Get_StringDesc>
 8009558:	4603      	mov	r3, r0
 800955a:	73bb      	strb	r3, [r7, #14]
        if (ReqStatus == USBH_OK)
 800955c:	7bbb      	ldrb	r3, [r7, #14]
 800955e:	2b00      	cmp	r3, #0
 8009560:	d103      	bne.n	800956a <USBH_HandleEnum+0x33e>
        {
          /* User callback for Product string */
          USBH_UsrLog("Product : %s", (char *)(void *)phost->device.Data);
          phost->EnumState = ENUM_GET_SERIALNUM_STRING_DESC;
 8009562:	687b      	ldr	r3, [r7, #4]
 8009564:	2207      	movs	r2, #7
 8009566:	705a      	strb	r2, [r3, #1]

#if (USBH_USE_OS == 1U)
        USBH_OS_PutMessage(phost, USBH_STATE_CHANGED_EVENT, 0U, 0U);
#endif /* (USBH_USE_OS == 1U) */
      }
      break;
 8009568:	e038      	b.n	80095dc <USBH_HandleEnum+0x3b0>
        else if (ReqStatus == USBH_NOT_SUPPORTED)
 800956a:	7bbb      	ldrb	r3, [r7, #14]
 800956c:	2b03      	cmp	r3, #3
 800956e:	d135      	bne.n	80095dc <USBH_HandleEnum+0x3b0>
          phost->EnumState = ENUM_GET_SERIALNUM_STRING_DESC;
 8009570:	687b      	ldr	r3, [r7, #4]
 8009572:	2207      	movs	r2, #7
 8009574:	705a      	strb	r2, [r3, #1]
      break;
 8009576:	e031      	b.n	80095dc <USBH_HandleEnum+0x3b0>
        phost->EnumState = ENUM_GET_SERIALNUM_STRING_DESC;
 8009578:	687b      	ldr	r3, [r7, #4]
 800957a:	2207      	movs	r2, #7
 800957c:	705a      	strb	r2, [r3, #1]
      break;
 800957e:	e02d      	b.n	80095dc <USBH_HandleEnum+0x3b0>

    case ENUM_GET_SERIALNUM_STRING_DESC:
      if (phost->device.DevDesc.iSerialNumber != 0U)
 8009580:	687b      	ldr	r3, [r7, #4]
 8009582:	f893 3336 	ldrb.w	r3, [r3, #822]	@ 0x336
 8009586:	2b00      	cmp	r3, #0
 8009588:	d017      	beq.n	80095ba <USBH_HandleEnum+0x38e>
      {
        /* Check that Serial number string is available */
        ReqStatus = USBH_Get_StringDesc(phost, phost->device.DevDesc.iSerialNumber,
 800958a:	687b      	ldr	r3, [r7, #4]
 800958c:	f893 1336 	ldrb.w	r1, [r3, #822]	@ 0x336
                                        phost->device.Data, 0xFFU);
 8009590:	687b      	ldr	r3, [r7, #4]
 8009592:	f503 728e 	add.w	r2, r3, #284	@ 0x11c
        ReqStatus = USBH_Get_StringDesc(phost, phost->device.DevDesc.iSerialNumber,
 8009596:	23ff      	movs	r3, #255	@ 0xff
 8009598:	6878      	ldr	r0, [r7, #4]
 800959a:	f000 f911 	bl	80097c0 <USBH_Get_StringDesc>
 800959e:	4603      	mov	r3, r0
 80095a0:	73bb      	strb	r3, [r7, #14]
        if (ReqStatus == USBH_OK)
 80095a2:	7bbb      	ldrb	r3, [r7, #14]
 80095a4:	2b00      	cmp	r3, #0
 80095a6:	d102      	bne.n	80095ae <USBH_HandleEnum+0x382>
        {
          /* User callback for Serial number string */
          USBH_UsrLog("Serial Number : %s", (char *)(void *)phost->device.Data);
          Status = USBH_OK;
 80095a8:	2300      	movs	r3, #0
 80095aa:	73fb      	strb	r3, [r7, #15]
      else
      {
        USBH_UsrLog("Serial Number : N/A");
        Status = USBH_OK;
      }
      break;
 80095ac:	e018      	b.n	80095e0 <USBH_HandleEnum+0x3b4>
        else if (ReqStatus == USBH_NOT_SUPPORTED)
 80095ae:	7bbb      	ldrb	r3, [r7, #14]
 80095b0:	2b03      	cmp	r3, #3
 80095b2:	d115      	bne.n	80095e0 <USBH_HandleEnum+0x3b4>
          Status = USBH_OK;
 80095b4:	2300      	movs	r3, #0
 80095b6:	73fb      	strb	r3, [r7, #15]
      break;
 80095b8:	e012      	b.n	80095e0 <USBH_HandleEnum+0x3b4>
        Status = USBH_OK;
 80095ba:	2300      	movs	r3, #0
 80095bc:	73fb      	strb	r3, [r7, #15]
      break;
 80095be:	e00f      	b.n	80095e0 <USBH_HandleEnum+0x3b4>

    default:
      break;
 80095c0:	bf00      	nop
 80095c2:	e00e      	b.n	80095e2 <USBH_HandleEnum+0x3b6>
      break;
 80095c4:	bf00      	nop
 80095c6:	e00c      	b.n	80095e2 <USBH_HandleEnum+0x3b6>
      break;
 80095c8:	bf00      	nop
 80095ca:	e00a      	b.n	80095e2 <USBH_HandleEnum+0x3b6>
      break;
 80095cc:	bf00      	nop
 80095ce:	e008      	b.n	80095e2 <USBH_HandleEnum+0x3b6>
      break;
 80095d0:	bf00      	nop
 80095d2:	e006      	b.n	80095e2 <USBH_HandleEnum+0x3b6>
      break;
 80095d4:	bf00      	nop
 80095d6:	e004      	b.n	80095e2 <USBH_HandleEnum+0x3b6>
      break;
 80095d8:	bf00      	nop
 80095da:	e002      	b.n	80095e2 <USBH_HandleEnum+0x3b6>
      break;
 80095dc:	bf00      	nop
 80095de:	e000      	b.n	80095e2 <USBH_HandleEnum+0x3b6>
      break;
 80095e0:	bf00      	nop
  }
  return Status;
 80095e2:	7bfb      	ldrb	r3, [r7, #15]
}
 80095e4:	4618      	mov	r0, r3
 80095e6:	3710      	adds	r7, #16
 80095e8:	46bd      	mov	sp, r7
 80095ea:	bd80      	pop	{r7, pc}

080095ec <USBH_LL_SetTimer>:
  *         Set the initial Host Timer tick
  * @param  phost: Host Handle
  * @retval None
  */
void USBH_LL_SetTimer(USBH_HandleTypeDef *phost, uint32_t time)
{
 80095ec:	b480      	push	{r7}
 80095ee:	b083      	sub	sp, #12
 80095f0:	af00      	add	r7, sp, #0
 80095f2:	6078      	str	r0, [r7, #4]
 80095f4:	6039      	str	r1, [r7, #0]
  phost->Timer = time;
 80095f6:	687b      	ldr	r3, [r7, #4]
 80095f8:	683a      	ldr	r2, [r7, #0]
 80095fa:	f8c3 23c4 	str.w	r2, [r3, #964]	@ 0x3c4
}
 80095fe:	bf00      	nop
 8009600:	370c      	adds	r7, #12
 8009602:	46bd      	mov	sp, r7
 8009604:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009608:	4770      	bx	lr

0800960a <USBH_LL_IncTimer>:
  *         Increment Host Timer tick
  * @param  phost: Host Handle
  * @retval None
  */
void USBH_LL_IncTimer(USBH_HandleTypeDef *phost)
{
 800960a:	b580      	push	{r7, lr}
 800960c:	b082      	sub	sp, #8
 800960e:	af00      	add	r7, sp, #0
 8009610:	6078      	str	r0, [r7, #4]
  phost->Timer++;
 8009612:	687b      	ldr	r3, [r7, #4]
 8009614:	f8d3 33c4 	ldr.w	r3, [r3, #964]	@ 0x3c4
 8009618:	1c5a      	adds	r2, r3, #1
 800961a:	687b      	ldr	r3, [r7, #4]
 800961c:	f8c3 23c4 	str.w	r2, [r3, #964]	@ 0x3c4
  USBH_HandleSof(phost);
 8009620:	6878      	ldr	r0, [r7, #4]
 8009622:	f000 f804 	bl	800962e <USBH_HandleSof>
}
 8009626:	bf00      	nop
 8009628:	3708      	adds	r7, #8
 800962a:	46bd      	mov	sp, r7
 800962c:	bd80      	pop	{r7, pc}

0800962e <USBH_HandleSof>:
  *         Call SOF process
  * @param  phost: Host Handle
  * @retval None
  */
static void USBH_HandleSof(USBH_HandleTypeDef *phost)
{
 800962e:	b580      	push	{r7, lr}
 8009630:	b082      	sub	sp, #8
 8009632:	af00      	add	r7, sp, #0
 8009634:	6078      	str	r0, [r7, #4]
  if ((phost->gState == HOST_CLASS) && (phost->pActiveClass != NULL))
 8009636:	687b      	ldr	r3, [r7, #4]
 8009638:	781b      	ldrb	r3, [r3, #0]
 800963a:	b2db      	uxtb	r3, r3
 800963c:	2b0b      	cmp	r3, #11
 800963e:	d10a      	bne.n	8009656 <USBH_HandleSof+0x28>
 8009640:	687b      	ldr	r3, [r7, #4]
 8009642:	f8d3 337c 	ldr.w	r3, [r3, #892]	@ 0x37c
 8009646:	2b00      	cmp	r3, #0
 8009648:	d005      	beq.n	8009656 <USBH_HandleSof+0x28>
  {
    phost->pActiveClass->SOFProcess(phost);
 800964a:	687b      	ldr	r3, [r7, #4]
 800964c:	f8d3 337c 	ldr.w	r3, [r3, #892]	@ 0x37c
 8009650:	699b      	ldr	r3, [r3, #24]
 8009652:	6878      	ldr	r0, [r7, #4]
 8009654:	4798      	blx	r3
  }
}
 8009656:	bf00      	nop
 8009658:	3708      	adds	r7, #8
 800965a:	46bd      	mov	sp, r7
 800965c:	bd80      	pop	{r7, pc}

0800965e <USBH_LL_PortEnabled>:
  *         Port Enabled
  * @param  phost: Host Handle
  * @retval None
  */
void USBH_LL_PortEnabled(USBH_HandleTypeDef *phost)
{
 800965e:	b480      	push	{r7}
 8009660:	b083      	sub	sp, #12
 8009662:	af00      	add	r7, sp, #0
 8009664:	6078      	str	r0, [r7, #4]
  phost->device.PortEnabled = 1U;
 8009666:	687b      	ldr	r3, [r7, #4]
 8009668:	2201      	movs	r2, #1
 800966a:	f883 2323 	strb.w	r2, [r3, #803]	@ 0x323

#if (USBH_USE_OS == 1U)
  USBH_OS_PutMessage(phost, USBH_PORT_EVENT, 0U, 0U);
#endif /* (USBH_USE_OS == 1U) */

  return;
 800966e:	bf00      	nop
}
 8009670:	370c      	adds	r7, #12
 8009672:	46bd      	mov	sp, r7
 8009674:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009678:	4770      	bx	lr

0800967a <USBH_LL_PortDisabled>:
  *         Port Disabled
  * @param  phost: Host Handle
  * @retval None
  */
void USBH_LL_PortDisabled(USBH_HandleTypeDef *phost)
{
 800967a:	b480      	push	{r7}
 800967c:	b083      	sub	sp, #12
 800967e:	af00      	add	r7, sp, #0
 8009680:	6078      	str	r0, [r7, #4]
  phost->device.PortEnabled = 0U;
 8009682:	687b      	ldr	r3, [r7, #4]
 8009684:	2200      	movs	r2, #0
 8009686:	f883 2323 	strb.w	r2, [r3, #803]	@ 0x323
  phost->device.is_disconnected = 1U;
 800968a:	687b      	ldr	r3, [r7, #4]
 800968c:	2201      	movs	r2, #1
 800968e:	f883 2321 	strb.w	r2, [r3, #801]	@ 0x321

  return;
 8009692:	bf00      	nop
}
 8009694:	370c      	adds	r7, #12
 8009696:	46bd      	mov	sp, r7
 8009698:	f85d 7b04 	ldr.w	r7, [sp], #4
 800969c:	4770      	bx	lr

0800969e <USBH_LL_Connect>:
  *         Handle USB Host connection event
  * @param  phost: Host Handle
  * @retval USBH_Status
  */
USBH_StatusTypeDef USBH_LL_Connect(USBH_HandleTypeDef *phost)
{
 800969e:	b480      	push	{r7}
 80096a0:	b083      	sub	sp, #12
 80096a2:	af00      	add	r7, sp, #0
 80096a4:	6078      	str	r0, [r7, #4]
  phost->device.is_connected = 1U;
 80096a6:	687b      	ldr	r3, [r7, #4]
 80096a8:	2201      	movs	r2, #1
 80096aa:	f883 2320 	strb.w	r2, [r3, #800]	@ 0x320
  phost->device.is_disconnected = 0U;
 80096ae:	687b      	ldr	r3, [r7, #4]
 80096b0:	2200      	movs	r2, #0
 80096b2:	f883 2321 	strb.w	r2, [r3, #801]	@ 0x321
  phost->device.is_ReEnumerated = 0U;
 80096b6:	687b      	ldr	r3, [r7, #4]
 80096b8:	2200      	movs	r2, #0
 80096ba:	f883 2322 	strb.w	r2, [r3, #802]	@ 0x322

#if (USBH_USE_OS == 1U)
  USBH_OS_PutMessage(phost, USBH_PORT_EVENT, 0U, 0U);
#endif /* (USBH_USE_OS == 1U) */

  return USBH_OK;
 80096be:	2300      	movs	r3, #0
}
 80096c0:	4618      	mov	r0, r3
 80096c2:	370c      	adds	r7, #12
 80096c4:	46bd      	mov	sp, r7
 80096c6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80096ca:	4770      	bx	lr

080096cc <USBH_LL_Disconnect>:
  *         Handle USB Host disconnection event
  * @param  phost: Host Handle
  * @retval USBH_Status
  */
USBH_StatusTypeDef USBH_LL_Disconnect(USBH_HandleTypeDef *phost)
{
 80096cc:	b580      	push	{r7, lr}
 80096ce:	b082      	sub	sp, #8
 80096d0:	af00      	add	r7, sp, #0
 80096d2:	6078      	str	r0, [r7, #4]
  /* update device connection states */
  phost->device.is_disconnected = 1U;
 80096d4:	687b      	ldr	r3, [r7, #4]
 80096d6:	2201      	movs	r2, #1
 80096d8:	f883 2321 	strb.w	r2, [r3, #801]	@ 0x321
  phost->device.is_connected = 0U;
 80096dc:	687b      	ldr	r3, [r7, #4]
 80096de:	2200      	movs	r2, #0
 80096e0:	f883 2320 	strb.w	r2, [r3, #800]	@ 0x320
  phost->device.PortEnabled = 0U;
 80096e4:	687b      	ldr	r3, [r7, #4]
 80096e6:	2200      	movs	r2, #0
 80096e8:	f883 2323 	strb.w	r2, [r3, #803]	@ 0x323

  /* Stop Host */
  (void)USBH_LL_Stop(phost);
 80096ec:	6878      	ldr	r0, [r7, #4]
 80096ee:	f001 f8c0 	bl	800a872 <USBH_LL_Stop>

  /* FRee Control Pipes */
  (void)USBH_FreePipe(phost, phost->Control.pipe_in);
 80096f2:	687b      	ldr	r3, [r7, #4]
 80096f4:	791b      	ldrb	r3, [r3, #4]
 80096f6:	4619      	mov	r1, r3
 80096f8:	6878      	ldr	r0, [r7, #4]
 80096fa:	f000 ff0d 	bl	800a518 <USBH_FreePipe>
  (void)USBH_FreePipe(phost, phost->Control.pipe_out);
 80096fe:	687b      	ldr	r3, [r7, #4]
 8009700:	795b      	ldrb	r3, [r3, #5]
 8009702:	4619      	mov	r1, r3
 8009704:	6878      	ldr	r0, [r7, #4]
 8009706:	f000 ff07 	bl	800a518 <USBH_FreePipe>

#if (USBH_USE_OS == 1U)
  USBH_OS_PutMessage(phost, USBH_PORT_EVENT, 0U, 0U);
#endif /* (USBH_USE_OS == 1U) */

  return USBH_OK;
 800970a:	2300      	movs	r3, #0
}
 800970c:	4618      	mov	r0, r3
 800970e:	3708      	adds	r7, #8
 8009710:	46bd      	mov	sp, r7
 8009712:	bd80      	pop	{r7, pc}

08009714 <USBH_Get_DevDesc>:
  * @param  phost: Host Handle
  * @param  length: Length of the descriptor
  * @retval USBH Status
  */
USBH_StatusTypeDef USBH_Get_DevDesc(USBH_HandleTypeDef *phost, uint16_t length)
{
 8009714:	b580      	push	{r7, lr}
 8009716:	b086      	sub	sp, #24
 8009718:	af02      	add	r7, sp, #8
 800971a:	6078      	str	r0, [r7, #4]
 800971c:	460b      	mov	r3, r1
 800971e:	807b      	strh	r3, [r7, #2]
  USBH_StatusTypeDef status;

  if (length > sizeof(phost->device.Data))
 8009720:	887b      	ldrh	r3, [r7, #2]
 8009722:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 8009726:	d901      	bls.n	800972c <USBH_Get_DevDesc+0x18>
  {
    USBH_ErrLog("Control error: Get Device Descriptor failed, data buffer size issue");
    return USBH_NOT_SUPPORTED;
 8009728:	2303      	movs	r3, #3
 800972a:	e01b      	b.n	8009764 <USBH_Get_DevDesc+0x50>
  }

  status = USBH_GetDescriptor(phost,
                              USB_REQ_RECIPIENT_DEVICE | USB_REQ_TYPE_STANDARD,
                              USB_DESC_DEVICE, phost->device.Data, length);
 800972c:	687b      	ldr	r3, [r7, #4]
 800972e:	f503 728e 	add.w	r2, r3, #284	@ 0x11c
  status = USBH_GetDescriptor(phost,
 8009732:	887b      	ldrh	r3, [r7, #2]
 8009734:	9300      	str	r3, [sp, #0]
 8009736:	4613      	mov	r3, r2
 8009738:	f44f 7280 	mov.w	r2, #256	@ 0x100
 800973c:	2100      	movs	r1, #0
 800973e:	6878      	ldr	r0, [r7, #4]
 8009740:	f000 f872 	bl	8009828 <USBH_GetDescriptor>
 8009744:	4603      	mov	r3, r0
 8009746:	73fb      	strb	r3, [r7, #15]

  if (status == USBH_OK)
 8009748:	7bfb      	ldrb	r3, [r7, #15]
 800974a:	2b00      	cmp	r3, #0
 800974c:	d109      	bne.n	8009762 <USBH_Get_DevDesc+0x4e>
  {
    /* Commands successfully sent and Response Received */
    status = USBH_ParseDevDesc(phost, phost->device.Data, length);
 800974e:	687b      	ldr	r3, [r7, #4]
 8009750:	f503 738e 	add.w	r3, r3, #284	@ 0x11c
 8009754:	887a      	ldrh	r2, [r7, #2]
 8009756:	4619      	mov	r1, r3
 8009758:	6878      	ldr	r0, [r7, #4]
 800975a:	f000 f929 	bl	80099b0 <USBH_ParseDevDesc>
 800975e:	4603      	mov	r3, r0
 8009760:	73fb      	strb	r3, [r7, #15]
  }

  return status;
 8009762:	7bfb      	ldrb	r3, [r7, #15]
}
 8009764:	4618      	mov	r0, r3
 8009766:	3710      	adds	r7, #16
 8009768:	46bd      	mov	sp, r7
 800976a:	bd80      	pop	{r7, pc}

0800976c <USBH_Get_CfgDesc>:
  * @param  phost: Host Handle
  * @param  length: Length of the descriptor
  * @retval USBH Status
  */
USBH_StatusTypeDef USBH_Get_CfgDesc(USBH_HandleTypeDef *phost, uint16_t length)
{
 800976c:	b580      	push	{r7, lr}
 800976e:	b086      	sub	sp, #24
 8009770:	af02      	add	r7, sp, #8
 8009772:	6078      	str	r0, [r7, #4]
 8009774:	460b      	mov	r3, r1
 8009776:	807b      	strh	r3, [r7, #2]
  USBH_StatusTypeDef status;
  uint8_t *pData = phost->device.CfgDesc_Raw;
 8009778:	687b      	ldr	r3, [r7, #4]
 800977a:	331c      	adds	r3, #28
 800977c:	60bb      	str	r3, [r7, #8]

  if (length > sizeof(phost->device.CfgDesc_Raw))
 800977e:	887b      	ldrh	r3, [r7, #2]
 8009780:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 8009784:	d901      	bls.n	800978a <USBH_Get_CfgDesc+0x1e>
  {
    USBH_ErrLog("Control error: Get configuration Descriptor failed, data buffer size issue");
    return USBH_NOT_SUPPORTED;
 8009786:	2303      	movs	r3, #3
 8009788:	e016      	b.n	80097b8 <USBH_Get_CfgDesc+0x4c>
  }

  status = USBH_GetDescriptor(phost, (USB_REQ_RECIPIENT_DEVICE | USB_REQ_TYPE_STANDARD),
 800978a:	887b      	ldrh	r3, [r7, #2]
 800978c:	9300      	str	r3, [sp, #0]
 800978e:	68bb      	ldr	r3, [r7, #8]
 8009790:	f44f 7200 	mov.w	r2, #512	@ 0x200
 8009794:	2100      	movs	r1, #0
 8009796:	6878      	ldr	r0, [r7, #4]
 8009798:	f000 f846 	bl	8009828 <USBH_GetDescriptor>
 800979c:	4603      	mov	r3, r0
 800979e:	73fb      	strb	r3, [r7, #15]
                              USB_DESC_CONFIGURATION, pData, length);

  if (status == USBH_OK)
 80097a0:	7bfb      	ldrb	r3, [r7, #15]
 80097a2:	2b00      	cmp	r3, #0
 80097a4:	d107      	bne.n	80097b6 <USBH_Get_CfgDesc+0x4a>
  {
    /* Commands successfully sent and Response Received  */
    status = USBH_ParseCfgDesc(phost, pData, length);
 80097a6:	887b      	ldrh	r3, [r7, #2]
 80097a8:	461a      	mov	r2, r3
 80097aa:	68b9      	ldr	r1, [r7, #8]
 80097ac:	6878      	ldr	r0, [r7, #4]
 80097ae:	f000 f9af 	bl	8009b10 <USBH_ParseCfgDesc>
 80097b2:	4603      	mov	r3, r0
 80097b4:	73fb      	strb	r3, [r7, #15]
  }

  return status;
 80097b6:	7bfb      	ldrb	r3, [r7, #15]
}
 80097b8:	4618      	mov	r0, r3
 80097ba:	3710      	adds	r7, #16
 80097bc:	46bd      	mov	sp, r7
 80097be:	bd80      	pop	{r7, pc}

080097c0 <USBH_Get_StringDesc>:
  * @param  buff: Buffer address for the descriptor
  * @param  length: Length of the descriptor
  * @retval USBH Status
  */
USBH_StatusTypeDef USBH_Get_StringDesc(USBH_HandleTypeDef *phost, uint8_t string_index, uint8_t *buff, uint16_t length)
{
 80097c0:	b580      	push	{r7, lr}
 80097c2:	b088      	sub	sp, #32
 80097c4:	af02      	add	r7, sp, #8
 80097c6:	60f8      	str	r0, [r7, #12]
 80097c8:	607a      	str	r2, [r7, #4]
 80097ca:	461a      	mov	r2, r3
 80097cc:	460b      	mov	r3, r1
 80097ce:	72fb      	strb	r3, [r7, #11]
 80097d0:	4613      	mov	r3, r2
 80097d2:	813b      	strh	r3, [r7, #8]
  USBH_StatusTypeDef status;

  if ((length > sizeof(phost->device.Data)) || (buff == NULL))
 80097d4:	893b      	ldrh	r3, [r7, #8]
 80097d6:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 80097da:	d802      	bhi.n	80097e2 <USBH_Get_StringDesc+0x22>
 80097dc:	687b      	ldr	r3, [r7, #4]
 80097de:	2b00      	cmp	r3, #0
 80097e0:	d101      	bne.n	80097e6 <USBH_Get_StringDesc+0x26>
  {
    USBH_ErrLog("Control error: Get String Descriptor failed, data buffer size issue");
    return USBH_NOT_SUPPORTED;
 80097e2:	2303      	movs	r3, #3
 80097e4:	e01c      	b.n	8009820 <USBH_Get_StringDesc+0x60>
  }

  status = USBH_GetDescriptor(phost,
 80097e6:	7afb      	ldrb	r3, [r7, #11]
 80097e8:	b29b      	uxth	r3, r3
 80097ea:	f443 7340 	orr.w	r3, r3, #768	@ 0x300
 80097ee:	b29a      	uxth	r2, r3
                              USB_REQ_RECIPIENT_DEVICE | USB_REQ_TYPE_STANDARD,
                              USB_DESC_STRING | string_index,
                              phost->device.Data, length);
 80097f0:	68fb      	ldr	r3, [r7, #12]
 80097f2:	f503 718e 	add.w	r1, r3, #284	@ 0x11c
  status = USBH_GetDescriptor(phost,
 80097f6:	893b      	ldrh	r3, [r7, #8]
 80097f8:	9300      	str	r3, [sp, #0]
 80097fa:	460b      	mov	r3, r1
 80097fc:	2100      	movs	r1, #0
 80097fe:	68f8      	ldr	r0, [r7, #12]
 8009800:	f000 f812 	bl	8009828 <USBH_GetDescriptor>
 8009804:	4603      	mov	r3, r0
 8009806:	75fb      	strb	r3, [r7, #23]

  if (status == USBH_OK)
 8009808:	7dfb      	ldrb	r3, [r7, #23]
 800980a:	2b00      	cmp	r3, #0
 800980c:	d107      	bne.n	800981e <USBH_Get_StringDesc+0x5e>
  {
    /* Commands successfully sent and Response Received */
    USBH_ParseStringDesc(phost->device.Data, buff, length);
 800980e:	68fb      	ldr	r3, [r7, #12]
 8009810:	f503 738e 	add.w	r3, r3, #284	@ 0x11c
 8009814:	893a      	ldrh	r2, [r7, #8]
 8009816:	6879      	ldr	r1, [r7, #4]
 8009818:	4618      	mov	r0, r3
 800981a:	f000 fb8c 	bl	8009f36 <USBH_ParseStringDesc>
  }

  return status;
 800981e:	7dfb      	ldrb	r3, [r7, #23]
}
 8009820:	4618      	mov	r0, r3
 8009822:	3718      	adds	r7, #24
 8009824:	46bd      	mov	sp, r7
 8009826:	bd80      	pop	{r7, pc}

08009828 <USBH_GetDescriptor>:
  * @param  length: Length of the descriptor
  * @retval USBH Status
  */
USBH_StatusTypeDef USBH_GetDescriptor(USBH_HandleTypeDef *phost, uint8_t req_type, uint16_t value_idx,
                                      uint8_t *buff, uint16_t length)
{
 8009828:	b580      	push	{r7, lr}
 800982a:	b084      	sub	sp, #16
 800982c:	af00      	add	r7, sp, #0
 800982e:	60f8      	str	r0, [r7, #12]
 8009830:	607b      	str	r3, [r7, #4]
 8009832:	460b      	mov	r3, r1
 8009834:	72fb      	strb	r3, [r7, #11]
 8009836:	4613      	mov	r3, r2
 8009838:	813b      	strh	r3, [r7, #8]
  if (phost->RequestState == CMD_SEND)
 800983a:	68fb      	ldr	r3, [r7, #12]
 800983c:	789b      	ldrb	r3, [r3, #2]
 800983e:	2b01      	cmp	r3, #1
 8009840:	d11c      	bne.n	800987c <USBH_GetDescriptor+0x54>
  {
    phost->Control.setup.b.bmRequestType = USB_D2H | req_type;
 8009842:	7afb      	ldrb	r3, [r7, #11]
 8009844:	f063 037f 	orn	r3, r3, #127	@ 0x7f
 8009848:	b2da      	uxtb	r2, r3
 800984a:	68fb      	ldr	r3, [r7, #12]
 800984c:	741a      	strb	r2, [r3, #16]
    phost->Control.setup.b.bRequest = USB_REQ_GET_DESCRIPTOR;
 800984e:	68fb      	ldr	r3, [r7, #12]
 8009850:	2206      	movs	r2, #6
 8009852:	745a      	strb	r2, [r3, #17]
    phost->Control.setup.b.wValue.w = value_idx;
 8009854:	68fb      	ldr	r3, [r7, #12]
 8009856:	893a      	ldrh	r2, [r7, #8]
 8009858:	825a      	strh	r2, [r3, #18]

    if ((value_idx & 0xff00U) == USB_DESC_STRING)
 800985a:	893b      	ldrh	r3, [r7, #8]
 800985c:	f403 437f 	and.w	r3, r3, #65280	@ 0xff00
 8009860:	f5b3 7f40 	cmp.w	r3, #768	@ 0x300
 8009864:	d104      	bne.n	8009870 <USBH_GetDescriptor+0x48>
    {
      phost->Control.setup.b.wIndex.w = 0x0409U;
 8009866:	68fb      	ldr	r3, [r7, #12]
 8009868:	f240 4209 	movw	r2, #1033	@ 0x409
 800986c:	829a      	strh	r2, [r3, #20]
 800986e:	e002      	b.n	8009876 <USBH_GetDescriptor+0x4e>
    }
    else
    {
      phost->Control.setup.b.wIndex.w = 0U;
 8009870:	68fb      	ldr	r3, [r7, #12]
 8009872:	2200      	movs	r2, #0
 8009874:	829a      	strh	r2, [r3, #20]
    }
    phost->Control.setup.b.wLength.w = length;
 8009876:	68fb      	ldr	r3, [r7, #12]
 8009878:	8b3a      	ldrh	r2, [r7, #24]
 800987a:	82da      	strh	r2, [r3, #22]
  }

  return USBH_CtlReq(phost, buff, length);
 800987c:	8b3b      	ldrh	r3, [r7, #24]
 800987e:	461a      	mov	r2, r3
 8009880:	6879      	ldr	r1, [r7, #4]
 8009882:	68f8      	ldr	r0, [r7, #12]
 8009884:	f000 fba4 	bl	8009fd0 <USBH_CtlReq>
 8009888:	4603      	mov	r3, r0
}
 800988a:	4618      	mov	r0, r3
 800988c:	3710      	adds	r7, #16
 800988e:	46bd      	mov	sp, r7
 8009890:	bd80      	pop	{r7, pc}

08009892 <USBH_SetAddress>:
  * @param  DeviceAddress: Device address to assign
  * @retval USBH Status
  */
USBH_StatusTypeDef USBH_SetAddress(USBH_HandleTypeDef *phost,
                                   uint8_t DeviceAddress)
{
 8009892:	b580      	push	{r7, lr}
 8009894:	b082      	sub	sp, #8
 8009896:	af00      	add	r7, sp, #0
 8009898:	6078      	str	r0, [r7, #4]
 800989a:	460b      	mov	r3, r1
 800989c:	70fb      	strb	r3, [r7, #3]
  if (phost->RequestState == CMD_SEND)
 800989e:	687b      	ldr	r3, [r7, #4]
 80098a0:	789b      	ldrb	r3, [r3, #2]
 80098a2:	2b01      	cmp	r3, #1
 80098a4:	d10f      	bne.n	80098c6 <USBH_SetAddress+0x34>
  {
    phost->Control.setup.b.bmRequestType = USB_H2D | USB_REQ_RECIPIENT_DEVICE | \
 80098a6:	687b      	ldr	r3, [r7, #4]
 80098a8:	2200      	movs	r2, #0
 80098aa:	741a      	strb	r2, [r3, #16]
                                           USB_REQ_TYPE_STANDARD;

    phost->Control.setup.b.bRequest = USB_REQ_SET_ADDRESS;
 80098ac:	687b      	ldr	r3, [r7, #4]
 80098ae:	2205      	movs	r2, #5
 80098b0:	745a      	strb	r2, [r3, #17]

    phost->Control.setup.b.wValue.w = (uint16_t)DeviceAddress;
 80098b2:	78fb      	ldrb	r3, [r7, #3]
 80098b4:	b29a      	uxth	r2, r3
 80098b6:	687b      	ldr	r3, [r7, #4]
 80098b8:	825a      	strh	r2, [r3, #18]
    phost->Control.setup.b.wIndex.w = 0U;
 80098ba:	687b      	ldr	r3, [r7, #4]
 80098bc:	2200      	movs	r2, #0
 80098be:	829a      	strh	r2, [r3, #20]
    phost->Control.setup.b.wLength.w = 0U;
 80098c0:	687b      	ldr	r3, [r7, #4]
 80098c2:	2200      	movs	r2, #0
 80098c4:	82da      	strh	r2, [r3, #22]
  }

  return USBH_CtlReq(phost, NULL, 0U);
 80098c6:	2200      	movs	r2, #0
 80098c8:	2100      	movs	r1, #0
 80098ca:	6878      	ldr	r0, [r7, #4]
 80098cc:	f000 fb80 	bl	8009fd0 <USBH_CtlReq>
 80098d0:	4603      	mov	r3, r0
}
 80098d2:	4618      	mov	r0, r3
 80098d4:	3708      	adds	r7, #8
 80098d6:	46bd      	mov	sp, r7
 80098d8:	bd80      	pop	{r7, pc}

080098da <USBH_SetCfg>:
  * @param  phost: Host Handle
  * @param  cfg_idx: Configuration value
  * @retval USBH Status
  */
USBH_StatusTypeDef USBH_SetCfg(USBH_HandleTypeDef *phost, uint16_t cfg_idx)
{
 80098da:	b580      	push	{r7, lr}
 80098dc:	b082      	sub	sp, #8
 80098de:	af00      	add	r7, sp, #0
 80098e0:	6078      	str	r0, [r7, #4]
 80098e2:	460b      	mov	r3, r1
 80098e4:	807b      	strh	r3, [r7, #2]
  if (phost->RequestState == CMD_SEND)
 80098e6:	687b      	ldr	r3, [r7, #4]
 80098e8:	789b      	ldrb	r3, [r3, #2]
 80098ea:	2b01      	cmp	r3, #1
 80098ec:	d10e      	bne.n	800990c <USBH_SetCfg+0x32>
  {
    phost->Control.setup.b.bmRequestType = USB_H2D | USB_REQ_RECIPIENT_DEVICE
 80098ee:	687b      	ldr	r3, [r7, #4]
 80098f0:	2200      	movs	r2, #0
 80098f2:	741a      	strb	r2, [r3, #16]
                                           | USB_REQ_TYPE_STANDARD;

    phost->Control.setup.b.bRequest = USB_REQ_SET_CONFIGURATION;
 80098f4:	687b      	ldr	r3, [r7, #4]
 80098f6:	2209      	movs	r2, #9
 80098f8:	745a      	strb	r2, [r3, #17]
    phost->Control.setup.b.wValue.w = cfg_idx;
 80098fa:	687b      	ldr	r3, [r7, #4]
 80098fc:	887a      	ldrh	r2, [r7, #2]
 80098fe:	825a      	strh	r2, [r3, #18]
    phost->Control.setup.b.wIndex.w = 0U;
 8009900:	687b      	ldr	r3, [r7, #4]
 8009902:	2200      	movs	r2, #0
 8009904:	829a      	strh	r2, [r3, #20]
    phost->Control.setup.b.wLength.w = 0U;
 8009906:	687b      	ldr	r3, [r7, #4]
 8009908:	2200      	movs	r2, #0
 800990a:	82da      	strh	r2, [r3, #22]
  }

  return USBH_CtlReq(phost, NULL, 0U);
 800990c:	2200      	movs	r2, #0
 800990e:	2100      	movs	r1, #0
 8009910:	6878      	ldr	r0, [r7, #4]
 8009912:	f000 fb5d 	bl	8009fd0 <USBH_CtlReq>
 8009916:	4603      	mov	r3, r0
}
 8009918:	4618      	mov	r0, r3
 800991a:	3708      	adds	r7, #8
 800991c:	46bd      	mov	sp, r7
 800991e:	bd80      	pop	{r7, pc}

08009920 <USBH_SetFeature>:
  * @param  pdev: Selected device
  * @param  itf_idx
  * @retval Status
  */
USBH_StatusTypeDef USBH_SetFeature(USBH_HandleTypeDef *phost, uint8_t wValue)
{
 8009920:	b580      	push	{r7, lr}
 8009922:	b082      	sub	sp, #8
 8009924:	af00      	add	r7, sp, #0
 8009926:	6078      	str	r0, [r7, #4]
 8009928:	460b      	mov	r3, r1
 800992a:	70fb      	strb	r3, [r7, #3]
  if (phost->RequestState == CMD_SEND)
 800992c:	687b      	ldr	r3, [r7, #4]
 800992e:	789b      	ldrb	r3, [r3, #2]
 8009930:	2b01      	cmp	r3, #1
 8009932:	d10f      	bne.n	8009954 <USBH_SetFeature+0x34>
  {
    phost->Control.setup.b.bmRequestType = USB_H2D | USB_REQ_RECIPIENT_DEVICE
 8009934:	687b      	ldr	r3, [r7, #4]
 8009936:	2200      	movs	r2, #0
 8009938:	741a      	strb	r2, [r3, #16]
                                           | USB_REQ_TYPE_STANDARD;

    phost->Control.setup.b.bRequest = USB_REQ_SET_FEATURE;
 800993a:	687b      	ldr	r3, [r7, #4]
 800993c:	2203      	movs	r2, #3
 800993e:	745a      	strb	r2, [r3, #17]
    phost->Control.setup.b.wValue.w = wValue;
 8009940:	78fb      	ldrb	r3, [r7, #3]
 8009942:	b29a      	uxth	r2, r3
 8009944:	687b      	ldr	r3, [r7, #4]
 8009946:	825a      	strh	r2, [r3, #18]
    phost->Control.setup.b.wIndex.w = 0U;
 8009948:	687b      	ldr	r3, [r7, #4]
 800994a:	2200      	movs	r2, #0
 800994c:	829a      	strh	r2, [r3, #20]
    phost->Control.setup.b.wLength.w = 0U;
 800994e:	687b      	ldr	r3, [r7, #4]
 8009950:	2200      	movs	r2, #0
 8009952:	82da      	strh	r2, [r3, #22]
  }

  return USBH_CtlReq(phost, NULL, 0U);
 8009954:	2200      	movs	r2, #0
 8009956:	2100      	movs	r1, #0
 8009958:	6878      	ldr	r0, [r7, #4]
 800995a:	f000 fb39 	bl	8009fd0 <USBH_CtlReq>
 800995e:	4603      	mov	r3, r0
}
 8009960:	4618      	mov	r0, r3
 8009962:	3708      	adds	r7, #8
 8009964:	46bd      	mov	sp, r7
 8009966:	bd80      	pop	{r7, pc}

08009968 <USBH_ClrFeature>:
  * @param  ep_num: endpoint number
  * @param  hc_num: Host channel number
  * @retval USBH Status
  */
USBH_StatusTypeDef USBH_ClrFeature(USBH_HandleTypeDef *phost, uint8_t ep_num)
{
 8009968:	b580      	push	{r7, lr}
 800996a:	b082      	sub	sp, #8
 800996c:	af00      	add	r7, sp, #0
 800996e:	6078      	str	r0, [r7, #4]
 8009970:	460b      	mov	r3, r1
 8009972:	70fb      	strb	r3, [r7, #3]
  if (phost->RequestState == CMD_SEND)
 8009974:	687b      	ldr	r3, [r7, #4]
 8009976:	789b      	ldrb	r3, [r3, #2]
 8009978:	2b01      	cmp	r3, #1
 800997a:	d10f      	bne.n	800999c <USBH_ClrFeature+0x34>
  {
    phost->Control.setup.b.bmRequestType = USB_H2D | USB_REQ_RECIPIENT_ENDPOINT
 800997c:	687b      	ldr	r3, [r7, #4]
 800997e:	2202      	movs	r2, #2
 8009980:	741a      	strb	r2, [r3, #16]
                                           | USB_REQ_TYPE_STANDARD;

    phost->Control.setup.b.bRequest = USB_REQ_CLEAR_FEATURE;
 8009982:	687b      	ldr	r3, [r7, #4]
 8009984:	2201      	movs	r2, #1
 8009986:	745a      	strb	r2, [r3, #17]
    phost->Control.setup.b.wValue.w = FEATURE_SELECTOR_ENDPOINT;
 8009988:	687b      	ldr	r3, [r7, #4]
 800998a:	2200      	movs	r2, #0
 800998c:	825a      	strh	r2, [r3, #18]
    phost->Control.setup.b.wIndex.w = ep_num;
 800998e:	78fb      	ldrb	r3, [r7, #3]
 8009990:	b29a      	uxth	r2, r3
 8009992:	687b      	ldr	r3, [r7, #4]
 8009994:	829a      	strh	r2, [r3, #20]
    phost->Control.setup.b.wLength.w = 0U;
 8009996:	687b      	ldr	r3, [r7, #4]
 8009998:	2200      	movs	r2, #0
 800999a:	82da      	strh	r2, [r3, #22]
  }

  return USBH_CtlReq(phost, NULL, 0U);
 800999c:	2200      	movs	r2, #0
 800999e:	2100      	movs	r1, #0
 80099a0:	6878      	ldr	r0, [r7, #4]
 80099a2:	f000 fb15 	bl	8009fd0 <USBH_CtlReq>
 80099a6:	4603      	mov	r3, r0
}
 80099a8:	4618      	mov	r0, r3
 80099aa:	3708      	adds	r7, #8
 80099ac:	46bd      	mov	sp, r7
 80099ae:	bd80      	pop	{r7, pc}

080099b0 <USBH_ParseDevDesc>:
  * @param  buf: Buffer where the source descriptor is available
  * @param  length: Length of the descriptor
  * @retval USBH status
  */
static USBH_StatusTypeDef USBH_ParseDevDesc(USBH_HandleTypeDef *phost, uint8_t *buf, uint16_t length)
{
 80099b0:	b480      	push	{r7}
 80099b2:	b087      	sub	sp, #28
 80099b4:	af00      	add	r7, sp, #0
 80099b6:	60f8      	str	r0, [r7, #12]
 80099b8:	60b9      	str	r1, [r7, #8]
 80099ba:	4613      	mov	r3, r2
 80099bc:	80fb      	strh	r3, [r7, #6]
  USBH_DevDescTypeDef *dev_desc = &phost->device.DevDesc;
 80099be:	68fb      	ldr	r3, [r7, #12]
 80099c0:	f203 3326 	addw	r3, r3, #806	@ 0x326
 80099c4:	613b      	str	r3, [r7, #16]
  USBH_StatusTypeDef status = USBH_OK;
 80099c6:	2300      	movs	r3, #0
 80099c8:	75fb      	strb	r3, [r7, #23]

  if (buf == NULL)
 80099ca:	68bb      	ldr	r3, [r7, #8]
 80099cc:	2b00      	cmp	r3, #0
 80099ce:	d101      	bne.n	80099d4 <USBH_ParseDevDesc+0x24>
  {
    return USBH_FAIL;
 80099d0:	2302      	movs	r3, #2
 80099d2:	e094      	b.n	8009afe <USBH_ParseDevDesc+0x14e>
  }

  dev_desc->bLength            = *(uint8_t *)(buf +  0U);
 80099d4:	68bb      	ldr	r3, [r7, #8]
 80099d6:	781a      	ldrb	r2, [r3, #0]
 80099d8:	693b      	ldr	r3, [r7, #16]
 80099da:	701a      	strb	r2, [r3, #0]
  dev_desc->bDescriptorType    = *(uint8_t *)(buf +  1U);
 80099dc:	68bb      	ldr	r3, [r7, #8]
 80099de:	785a      	ldrb	r2, [r3, #1]
 80099e0:	693b      	ldr	r3, [r7, #16]
 80099e2:	705a      	strb	r2, [r3, #1]
  dev_desc->bcdUSB             = LE16(buf +  2U);
 80099e4:	68bb      	ldr	r3, [r7, #8]
 80099e6:	3302      	adds	r3, #2
 80099e8:	781b      	ldrb	r3, [r3, #0]
 80099ea:	461a      	mov	r2, r3
 80099ec:	68bb      	ldr	r3, [r7, #8]
 80099ee:	3303      	adds	r3, #3
 80099f0:	781b      	ldrb	r3, [r3, #0]
 80099f2:	021b      	lsls	r3, r3, #8
 80099f4:	b29b      	uxth	r3, r3
 80099f6:	4313      	orrs	r3, r2
 80099f8:	b29a      	uxth	r2, r3
 80099fa:	693b      	ldr	r3, [r7, #16]
 80099fc:	805a      	strh	r2, [r3, #2]
  dev_desc->bDeviceClass       = *(uint8_t *)(buf +  4U);
 80099fe:	68bb      	ldr	r3, [r7, #8]
 8009a00:	791a      	ldrb	r2, [r3, #4]
 8009a02:	693b      	ldr	r3, [r7, #16]
 8009a04:	711a      	strb	r2, [r3, #4]
  dev_desc->bDeviceSubClass    = *(uint8_t *)(buf +  5U);
 8009a06:	68bb      	ldr	r3, [r7, #8]
 8009a08:	795a      	ldrb	r2, [r3, #5]
 8009a0a:	693b      	ldr	r3, [r7, #16]
 8009a0c:	715a      	strb	r2, [r3, #5]
  dev_desc->bDeviceProtocol    = *(uint8_t *)(buf +  6U);
 8009a0e:	68bb      	ldr	r3, [r7, #8]
 8009a10:	799a      	ldrb	r2, [r3, #6]
 8009a12:	693b      	ldr	r3, [r7, #16]
 8009a14:	719a      	strb	r2, [r3, #6]
  dev_desc->bMaxPacketSize     = *(uint8_t *)(buf +  7U);
 8009a16:	68bb      	ldr	r3, [r7, #8]
 8009a18:	79da      	ldrb	r2, [r3, #7]
 8009a1a:	693b      	ldr	r3, [r7, #16]
 8009a1c:	71da      	strb	r2, [r3, #7]

  if ((phost->device.speed == (uint8_t)USBH_SPEED_HIGH) ||
 8009a1e:	68fb      	ldr	r3, [r7, #12]
 8009a20:	f893 331d 	ldrb.w	r3, [r3, #797]	@ 0x31d
 8009a24:	2b00      	cmp	r3, #0
 8009a26:	d004      	beq.n	8009a32 <USBH_ParseDevDesc+0x82>
      (phost->device.speed == (uint8_t)USBH_SPEED_FULL))
 8009a28:	68fb      	ldr	r3, [r7, #12]
 8009a2a:	f893 331d 	ldrb.w	r3, [r3, #797]	@ 0x31d
  if ((phost->device.speed == (uint8_t)USBH_SPEED_HIGH) ||
 8009a2e:	2b01      	cmp	r3, #1
 8009a30:	d11b      	bne.n	8009a6a <USBH_ParseDevDesc+0xba>
  {
    /* Make sure that the max packet size is either 8, 16, 32, 64 or force it to minimum allowed value */
    switch (dev_desc->bMaxPacketSize)
 8009a32:	693b      	ldr	r3, [r7, #16]
 8009a34:	79db      	ldrb	r3, [r3, #7]
 8009a36:	2b20      	cmp	r3, #32
 8009a38:	dc0f      	bgt.n	8009a5a <USBH_ParseDevDesc+0xaa>
 8009a3a:	2b08      	cmp	r3, #8
 8009a3c:	db0f      	blt.n	8009a5e <USBH_ParseDevDesc+0xae>
 8009a3e:	3b08      	subs	r3, #8
 8009a40:	4a32      	ldr	r2, [pc, #200]	@ (8009b0c <USBH_ParseDevDesc+0x15c>)
 8009a42:	fa22 f303 	lsr.w	r3, r2, r3
 8009a46:	f003 0301 	and.w	r3, r3, #1
 8009a4a:	2b00      	cmp	r3, #0
 8009a4c:	bf14      	ite	ne
 8009a4e:	2301      	movne	r3, #1
 8009a50:	2300      	moveq	r3, #0
 8009a52:	b2db      	uxtb	r3, r3
 8009a54:	2b00      	cmp	r3, #0
 8009a56:	d106      	bne.n	8009a66 <USBH_ParseDevDesc+0xb6>
 8009a58:	e001      	b.n	8009a5e <USBH_ParseDevDesc+0xae>
 8009a5a:	2b40      	cmp	r3, #64	@ 0x40
 8009a5c:	d003      	beq.n	8009a66 <USBH_ParseDevDesc+0xb6>
      case 64:
        break;

      default:
        /* set the size to min allowed value in case the device has answered with incorrect size */
        dev_desc->bMaxPacketSize = 8U;
 8009a5e:	693b      	ldr	r3, [r7, #16]
 8009a60:	2208      	movs	r2, #8
 8009a62:	71da      	strb	r2, [r3, #7]
        break;
 8009a64:	e000      	b.n	8009a68 <USBH_ParseDevDesc+0xb8>
        break;
 8009a66:	bf00      	nop
    switch (dev_desc->bMaxPacketSize)
 8009a68:	e00e      	b.n	8009a88 <USBH_ParseDevDesc+0xd8>
    }
  }
  else if (phost->device.speed == (uint8_t)USBH_SPEED_LOW)
 8009a6a:	68fb      	ldr	r3, [r7, #12]
 8009a6c:	f893 331d 	ldrb.w	r3, [r3, #797]	@ 0x31d
 8009a70:	2b02      	cmp	r3, #2
 8009a72:	d107      	bne.n	8009a84 <USBH_ParseDevDesc+0xd4>
  {
    if (dev_desc->bMaxPacketSize != 8U)
 8009a74:	693b      	ldr	r3, [r7, #16]
 8009a76:	79db      	ldrb	r3, [r3, #7]
 8009a78:	2b08      	cmp	r3, #8
 8009a7a:	d005      	beq.n	8009a88 <USBH_ParseDevDesc+0xd8>
    {
      /* set the size to 8 in case the device has answered with incorrect size */
      dev_desc->bMaxPacketSize = 8U;
 8009a7c:	693b      	ldr	r3, [r7, #16]
 8009a7e:	2208      	movs	r2, #8
 8009a80:	71da      	strb	r2, [r3, #7]
 8009a82:	e001      	b.n	8009a88 <USBH_ParseDevDesc+0xd8>
    }
  }
  else
  {
    status = USBH_NOT_SUPPORTED;
 8009a84:	2303      	movs	r3, #3
 8009a86:	75fb      	strb	r3, [r7, #23]
  }

  if (length > 8U)
 8009a88:	88fb      	ldrh	r3, [r7, #6]
 8009a8a:	2b08      	cmp	r3, #8
 8009a8c:	d936      	bls.n	8009afc <USBH_ParseDevDesc+0x14c>
  {
    /* For 1st time after device connection, Host may issue only 8 bytes for
    Device Descriptor Length  */
    dev_desc->idVendor           = LE16(buf +  8U);
 8009a8e:	68bb      	ldr	r3, [r7, #8]
 8009a90:	3308      	adds	r3, #8
 8009a92:	781b      	ldrb	r3, [r3, #0]
 8009a94:	461a      	mov	r2, r3
 8009a96:	68bb      	ldr	r3, [r7, #8]
 8009a98:	3309      	adds	r3, #9
 8009a9a:	781b      	ldrb	r3, [r3, #0]
 8009a9c:	021b      	lsls	r3, r3, #8
 8009a9e:	b29b      	uxth	r3, r3
 8009aa0:	4313      	orrs	r3, r2
 8009aa2:	b29a      	uxth	r2, r3
 8009aa4:	693b      	ldr	r3, [r7, #16]
 8009aa6:	811a      	strh	r2, [r3, #8]
    dev_desc->idProduct          = LE16(buf + 10U);
 8009aa8:	68bb      	ldr	r3, [r7, #8]
 8009aaa:	330a      	adds	r3, #10
 8009aac:	781b      	ldrb	r3, [r3, #0]
 8009aae:	461a      	mov	r2, r3
 8009ab0:	68bb      	ldr	r3, [r7, #8]
 8009ab2:	330b      	adds	r3, #11
 8009ab4:	781b      	ldrb	r3, [r3, #0]
 8009ab6:	021b      	lsls	r3, r3, #8
 8009ab8:	b29b      	uxth	r3, r3
 8009aba:	4313      	orrs	r3, r2
 8009abc:	b29a      	uxth	r2, r3
 8009abe:	693b      	ldr	r3, [r7, #16]
 8009ac0:	815a      	strh	r2, [r3, #10]
    dev_desc->bcdDevice          = LE16(buf + 12U);
 8009ac2:	68bb      	ldr	r3, [r7, #8]
 8009ac4:	330c      	adds	r3, #12
 8009ac6:	781b      	ldrb	r3, [r3, #0]
 8009ac8:	461a      	mov	r2, r3
 8009aca:	68bb      	ldr	r3, [r7, #8]
 8009acc:	330d      	adds	r3, #13
 8009ace:	781b      	ldrb	r3, [r3, #0]
 8009ad0:	021b      	lsls	r3, r3, #8
 8009ad2:	b29b      	uxth	r3, r3
 8009ad4:	4313      	orrs	r3, r2
 8009ad6:	b29a      	uxth	r2, r3
 8009ad8:	693b      	ldr	r3, [r7, #16]
 8009ada:	819a      	strh	r2, [r3, #12]
    dev_desc->iManufacturer      = *(uint8_t *)(buf + 14U);
 8009adc:	68bb      	ldr	r3, [r7, #8]
 8009ade:	7b9a      	ldrb	r2, [r3, #14]
 8009ae0:	693b      	ldr	r3, [r7, #16]
 8009ae2:	739a      	strb	r2, [r3, #14]
    dev_desc->iProduct           = *(uint8_t *)(buf + 15U);
 8009ae4:	68bb      	ldr	r3, [r7, #8]
 8009ae6:	7bda      	ldrb	r2, [r3, #15]
 8009ae8:	693b      	ldr	r3, [r7, #16]
 8009aea:	73da      	strb	r2, [r3, #15]
    dev_desc->iSerialNumber      = *(uint8_t *)(buf + 16U);
 8009aec:	68bb      	ldr	r3, [r7, #8]
 8009aee:	7c1a      	ldrb	r2, [r3, #16]
 8009af0:	693b      	ldr	r3, [r7, #16]
 8009af2:	741a      	strb	r2, [r3, #16]
    dev_desc->bNumConfigurations = *(uint8_t *)(buf + 17U);
 8009af4:	68bb      	ldr	r3, [r7, #8]
 8009af6:	7c5a      	ldrb	r2, [r3, #17]
 8009af8:	693b      	ldr	r3, [r7, #16]
 8009afa:	745a      	strb	r2, [r3, #17]
  }

  return status;
 8009afc:	7dfb      	ldrb	r3, [r7, #23]
}
 8009afe:	4618      	mov	r0, r3
 8009b00:	371c      	adds	r7, #28
 8009b02:	46bd      	mov	sp, r7
 8009b04:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009b08:	4770      	bx	lr
 8009b0a:	bf00      	nop
 8009b0c:	01000101 	.word	0x01000101

08009b10 <USBH_ParseCfgDesc>:
  * @param  buf: Buffer where the source descriptor is available
  * @param  length: Length of the descriptor
  * @retval USBH status
  */
static USBH_StatusTypeDef USBH_ParseCfgDesc(USBH_HandleTypeDef *phost, uint8_t *buf, uint16_t length)
{
 8009b10:	b580      	push	{r7, lr}
 8009b12:	b08c      	sub	sp, #48	@ 0x30
 8009b14:	af00      	add	r7, sp, #0
 8009b16:	60f8      	str	r0, [r7, #12]
 8009b18:	60b9      	str	r1, [r7, #8]
 8009b1a:	4613      	mov	r3, r2
 8009b1c:	80fb      	strh	r3, [r7, #6]
  USBH_CfgDescTypeDef *cfg_desc = &phost->device.CfgDesc;
 8009b1e:	68fb      	ldr	r3, [r7, #12]
 8009b20:	f503 734e 	add.w	r3, r3, #824	@ 0x338
 8009b24:	623b      	str	r3, [r7, #32]
  USBH_StatusTypeDef           status = USBH_OK;
 8009b26:	2300      	movs	r3, #0
 8009b28:	f887 302f 	strb.w	r3, [r7, #47]	@ 0x2f
  USBH_InterfaceDescTypeDef    *pif;
  USBH_EpDescTypeDef           *pep;
  USBH_DescHeader_t            *pdesc;
  uint16_t                     ptr;
  uint8_t                      if_ix = 0U;
 8009b2c:	2300      	movs	r3, #0
 8009b2e:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
  uint8_t                      ep_ix = 0U;
 8009b32:	2300      	movs	r3, #0
 8009b34:	f887 3026 	strb.w	r3, [r7, #38]	@ 0x26

  if (buf == NULL)
 8009b38:	68bb      	ldr	r3, [r7, #8]
 8009b3a:	2b00      	cmp	r3, #0
 8009b3c:	d101      	bne.n	8009b42 <USBH_ParseCfgDesc+0x32>
  {
    return USBH_FAIL;
 8009b3e:	2302      	movs	r3, #2
 8009b40:	e0de      	b.n	8009d00 <USBH_ParseCfgDesc+0x1f0>
  }

  pdesc = (USBH_DescHeader_t *)(void *)buf;
 8009b42:	68bb      	ldr	r3, [r7, #8]
 8009b44:	62bb      	str	r3, [r7, #40]	@ 0x28

  /* Make sure that the Configuration descriptor's bLength is equal to USB_CONFIGURATION_DESC_SIZE */
  if (pdesc->bLength != USB_CONFIGURATION_DESC_SIZE)
 8009b46:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8009b48:	781b      	ldrb	r3, [r3, #0]
 8009b4a:	2b09      	cmp	r3, #9
 8009b4c:	d002      	beq.n	8009b54 <USBH_ParseCfgDesc+0x44>
  {
    pdesc->bLength = USB_CONFIGURATION_DESC_SIZE;
 8009b4e:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8009b50:	2209      	movs	r2, #9
 8009b52:	701a      	strb	r2, [r3, #0]
  }

  /* Parse configuration descriptor */
  cfg_desc->bLength             = *(uint8_t *)(buf + 0U);
 8009b54:	68bb      	ldr	r3, [r7, #8]
 8009b56:	781a      	ldrb	r2, [r3, #0]
 8009b58:	6a3b      	ldr	r3, [r7, #32]
 8009b5a:	701a      	strb	r2, [r3, #0]
  cfg_desc->bDescriptorType     = *(uint8_t *)(buf + 1U);
 8009b5c:	68bb      	ldr	r3, [r7, #8]
 8009b5e:	785a      	ldrb	r2, [r3, #1]
 8009b60:	6a3b      	ldr	r3, [r7, #32]
 8009b62:	705a      	strb	r2, [r3, #1]
  cfg_desc->wTotalLength        = MIN(((uint16_t) LE16(buf + 2U)), ((uint16_t)USBH_MAX_SIZE_CONFIGURATION));
 8009b64:	68bb      	ldr	r3, [r7, #8]
 8009b66:	3302      	adds	r3, #2
 8009b68:	781b      	ldrb	r3, [r3, #0]
 8009b6a:	461a      	mov	r2, r3
 8009b6c:	68bb      	ldr	r3, [r7, #8]
 8009b6e:	3303      	adds	r3, #3
 8009b70:	781b      	ldrb	r3, [r3, #0]
 8009b72:	021b      	lsls	r3, r3, #8
 8009b74:	b29b      	uxth	r3, r3
 8009b76:	4313      	orrs	r3, r2
 8009b78:	b29b      	uxth	r3, r3
 8009b7a:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 8009b7e:	bf28      	it	cs
 8009b80:	f44f 7380 	movcs.w	r3, #256	@ 0x100
 8009b84:	b29a      	uxth	r2, r3
 8009b86:	6a3b      	ldr	r3, [r7, #32]
 8009b88:	805a      	strh	r2, [r3, #2]
  cfg_desc->bNumInterfaces      = *(uint8_t *)(buf + 4U);
 8009b8a:	68bb      	ldr	r3, [r7, #8]
 8009b8c:	791a      	ldrb	r2, [r3, #4]
 8009b8e:	6a3b      	ldr	r3, [r7, #32]
 8009b90:	711a      	strb	r2, [r3, #4]
  cfg_desc->bConfigurationValue = *(uint8_t *)(buf + 5U);
 8009b92:	68bb      	ldr	r3, [r7, #8]
 8009b94:	795a      	ldrb	r2, [r3, #5]
 8009b96:	6a3b      	ldr	r3, [r7, #32]
 8009b98:	715a      	strb	r2, [r3, #5]
  cfg_desc->iConfiguration      = *(uint8_t *)(buf + 6U);
 8009b9a:	68bb      	ldr	r3, [r7, #8]
 8009b9c:	799a      	ldrb	r2, [r3, #6]
 8009b9e:	6a3b      	ldr	r3, [r7, #32]
 8009ba0:	719a      	strb	r2, [r3, #6]
  cfg_desc->bmAttributes        = *(uint8_t *)(buf + 7U);
 8009ba2:	68bb      	ldr	r3, [r7, #8]
 8009ba4:	79da      	ldrb	r2, [r3, #7]
 8009ba6:	6a3b      	ldr	r3, [r7, #32]
 8009ba8:	71da      	strb	r2, [r3, #7]
  cfg_desc->bMaxPower           = *(uint8_t *)(buf + 8U);
 8009baa:	68bb      	ldr	r3, [r7, #8]
 8009bac:	7a1a      	ldrb	r2, [r3, #8]
 8009bae:	6a3b      	ldr	r3, [r7, #32]
 8009bb0:	721a      	strb	r2, [r3, #8]

  if (length > USB_CONFIGURATION_DESC_SIZE)
 8009bb2:	88fb      	ldrh	r3, [r7, #6]
 8009bb4:	2b09      	cmp	r3, #9
 8009bb6:	f240 80a1 	bls.w	8009cfc <USBH_ParseCfgDesc+0x1ec>
  {
    ptr = USB_LEN_CFG_DESC;
 8009bba:	2309      	movs	r3, #9
 8009bbc:	82fb      	strh	r3, [r7, #22]
    pif = (USBH_InterfaceDescTypeDef *)NULL;
 8009bbe:	2300      	movs	r3, #0
 8009bc0:	61fb      	str	r3, [r7, #28]

    while ((if_ix < USBH_MAX_NUM_INTERFACES) && (ptr < cfg_desc->wTotalLength))
 8009bc2:	e085      	b.n	8009cd0 <USBH_ParseCfgDesc+0x1c0>
    {
      pdesc = USBH_GetNextDesc((uint8_t *)(void *)pdesc, &ptr);
 8009bc4:	f107 0316 	add.w	r3, r7, #22
 8009bc8:	4619      	mov	r1, r3
 8009bca:	6ab8      	ldr	r0, [r7, #40]	@ 0x28
 8009bcc:	f000 f9e6 	bl	8009f9c <USBH_GetNextDesc>
 8009bd0:	62b8      	str	r0, [r7, #40]	@ 0x28
      if (pdesc->bDescriptorType == USB_DESC_TYPE_INTERFACE)
 8009bd2:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8009bd4:	785b      	ldrb	r3, [r3, #1]
 8009bd6:	2b04      	cmp	r3, #4
 8009bd8:	d17a      	bne.n	8009cd0 <USBH_ParseCfgDesc+0x1c0>
      {
        /* Make sure that the interface descriptor's bLength is equal to USB_INTERFACE_DESC_SIZE */
        if (pdesc->bLength != USB_INTERFACE_DESC_SIZE)
 8009bda:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8009bdc:	781b      	ldrb	r3, [r3, #0]
 8009bde:	2b09      	cmp	r3, #9
 8009be0:	d002      	beq.n	8009be8 <USBH_ParseCfgDesc+0xd8>
        {
          pdesc->bLength = USB_INTERFACE_DESC_SIZE;
 8009be2:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8009be4:	2209      	movs	r2, #9
 8009be6:	701a      	strb	r2, [r3, #0]
        }

        pif = &cfg_desc->Itf_Desc[if_ix];
 8009be8:	f897 3027 	ldrb.w	r3, [r7, #39]	@ 0x27
 8009bec:	221a      	movs	r2, #26
 8009bee:	fb02 f303 	mul.w	r3, r2, r3
 8009bf2:	3308      	adds	r3, #8
 8009bf4:	6a3a      	ldr	r2, [r7, #32]
 8009bf6:	4413      	add	r3, r2
 8009bf8:	3302      	adds	r3, #2
 8009bfa:	61fb      	str	r3, [r7, #28]
        USBH_ParseInterfaceDesc(pif, (uint8_t *)(void *)pdesc);
 8009bfc:	6ab9      	ldr	r1, [r7, #40]	@ 0x28
 8009bfe:	69f8      	ldr	r0, [r7, #28]
 8009c00:	f000 f882 	bl	8009d08 <USBH_ParseInterfaceDesc>

        ep_ix = 0U;
 8009c04:	2300      	movs	r3, #0
 8009c06:	f887 3026 	strb.w	r3, [r7, #38]	@ 0x26
        pep = (USBH_EpDescTypeDef *)NULL;
 8009c0a:	2300      	movs	r3, #0
 8009c0c:	61bb      	str	r3, [r7, #24]

        while ((ep_ix < USBH_MAX_NUM_ENDPOINTS) && (ep_ix < pif->bNumEndpoints) && (ptr < cfg_desc->wTotalLength))
 8009c0e:	e043      	b.n	8009c98 <USBH_ParseCfgDesc+0x188>
        {
          pdesc = USBH_GetNextDesc((uint8_t *)(void *)pdesc, &ptr);
 8009c10:	f107 0316 	add.w	r3, r7, #22
 8009c14:	4619      	mov	r1, r3
 8009c16:	6ab8      	ldr	r0, [r7, #40]	@ 0x28
 8009c18:	f000 f9c0 	bl	8009f9c <USBH_GetNextDesc>
 8009c1c:	62b8      	str	r0, [r7, #40]	@ 0x28

          if (pdesc->bDescriptorType == USB_DESC_TYPE_ENDPOINT)
 8009c1e:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8009c20:	785b      	ldrb	r3, [r3, #1]
 8009c22:	2b05      	cmp	r3, #5
 8009c24:	d138      	bne.n	8009c98 <USBH_ParseCfgDesc+0x188>
          {
            /* Check if the endpoint is appartening to an audio streaming interface */
            if ((pif->bInterfaceClass == 0x01U) &&
 8009c26:	69fb      	ldr	r3, [r7, #28]
 8009c28:	795b      	ldrb	r3, [r3, #5]
 8009c2a:	2b01      	cmp	r3, #1
 8009c2c:	d113      	bne.n	8009c56 <USBH_ParseCfgDesc+0x146>
                ((pif->bInterfaceSubClass == 0x02U) || (pif->bInterfaceSubClass == 0x03U)))
 8009c2e:	69fb      	ldr	r3, [r7, #28]
 8009c30:	799b      	ldrb	r3, [r3, #6]
            if ((pif->bInterfaceClass == 0x01U) &&
 8009c32:	2b02      	cmp	r3, #2
 8009c34:	d003      	beq.n	8009c3e <USBH_ParseCfgDesc+0x12e>
                ((pif->bInterfaceSubClass == 0x02U) || (pif->bInterfaceSubClass == 0x03U)))
 8009c36:	69fb      	ldr	r3, [r7, #28]
 8009c38:	799b      	ldrb	r3, [r3, #6]
 8009c3a:	2b03      	cmp	r3, #3
 8009c3c:	d10b      	bne.n	8009c56 <USBH_ParseCfgDesc+0x146>
            {
              /* Check if it is supporting the USB AUDIO 01 class specification */
              if ((pif->bInterfaceProtocol == 0x00U) && (pdesc->bLength != 0x09U))
 8009c3e:	69fb      	ldr	r3, [r7, #28]
 8009c40:	79db      	ldrb	r3, [r3, #7]
 8009c42:	2b00      	cmp	r3, #0
 8009c44:	d10b      	bne.n	8009c5e <USBH_ParseCfgDesc+0x14e>
 8009c46:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8009c48:	781b      	ldrb	r3, [r3, #0]
 8009c4a:	2b09      	cmp	r3, #9
 8009c4c:	d007      	beq.n	8009c5e <USBH_ParseCfgDesc+0x14e>
              {
                pdesc->bLength = 0x09U;
 8009c4e:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8009c50:	2209      	movs	r2, #9
 8009c52:	701a      	strb	r2, [r3, #0]
              if ((pif->bInterfaceProtocol == 0x00U) && (pdesc->bLength != 0x09U))
 8009c54:	e003      	b.n	8009c5e <USBH_ParseCfgDesc+0x14e>
            }
            /* Make sure that the endpoint descriptor's bLength is equal to
               USB_ENDPOINT_DESC_SIZE for all other endpoints types */
            else
            {
              pdesc->bLength = USB_ENDPOINT_DESC_SIZE;
 8009c56:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8009c58:	2207      	movs	r2, #7
 8009c5a:	701a      	strb	r2, [r3, #0]
 8009c5c:	e000      	b.n	8009c60 <USBH_ParseCfgDesc+0x150>
              if ((pif->bInterfaceProtocol == 0x00U) && (pdesc->bLength != 0x09U))
 8009c5e:	bf00      	nop
            }

            pep = &cfg_desc->Itf_Desc[if_ix].Ep_Desc[ep_ix];
 8009c60:	f897 3027 	ldrb.w	r3, [r7, #39]	@ 0x27
 8009c64:	f897 2026 	ldrb.w	r2, [r7, #38]	@ 0x26
 8009c68:	3201      	adds	r2, #1
 8009c6a:	00d2      	lsls	r2, r2, #3
 8009c6c:	211a      	movs	r1, #26
 8009c6e:	fb01 f303 	mul.w	r3, r1, r3
 8009c72:	4413      	add	r3, r2
 8009c74:	3308      	adds	r3, #8
 8009c76:	6a3a      	ldr	r2, [r7, #32]
 8009c78:	4413      	add	r3, r2
 8009c7a:	3304      	adds	r3, #4
 8009c7c:	61bb      	str	r3, [r7, #24]

            status = USBH_ParseEPDesc(phost, pep, (uint8_t *)(void *)pdesc);
 8009c7e:	6aba      	ldr	r2, [r7, #40]	@ 0x28
 8009c80:	69b9      	ldr	r1, [r7, #24]
 8009c82:	68f8      	ldr	r0, [r7, #12]
 8009c84:	f000 f86f 	bl	8009d66 <USBH_ParseEPDesc>
 8009c88:	4603      	mov	r3, r0
 8009c8a:	f887 302f 	strb.w	r3, [r7, #47]	@ 0x2f

            ep_ix++;
 8009c8e:	f897 3026 	ldrb.w	r3, [r7, #38]	@ 0x26
 8009c92:	3301      	adds	r3, #1
 8009c94:	f887 3026 	strb.w	r3, [r7, #38]	@ 0x26
        while ((ep_ix < USBH_MAX_NUM_ENDPOINTS) && (ep_ix < pif->bNumEndpoints) && (ptr < cfg_desc->wTotalLength))
 8009c98:	f897 3026 	ldrb.w	r3, [r7, #38]	@ 0x26
 8009c9c:	2b01      	cmp	r3, #1
 8009c9e:	d80a      	bhi.n	8009cb6 <USBH_ParseCfgDesc+0x1a6>
 8009ca0:	69fb      	ldr	r3, [r7, #28]
 8009ca2:	791b      	ldrb	r3, [r3, #4]
 8009ca4:	f897 2026 	ldrb.w	r2, [r7, #38]	@ 0x26
 8009ca8:	429a      	cmp	r2, r3
 8009caa:	d204      	bcs.n	8009cb6 <USBH_ParseCfgDesc+0x1a6>
 8009cac:	6a3b      	ldr	r3, [r7, #32]
 8009cae:	885a      	ldrh	r2, [r3, #2]
 8009cb0:	8afb      	ldrh	r3, [r7, #22]
 8009cb2:	429a      	cmp	r2, r3
 8009cb4:	d8ac      	bhi.n	8009c10 <USBH_ParseCfgDesc+0x100>
          }
        }

        /* Check if the required endpoint(s) data are parsed */
        if (ep_ix < pif->bNumEndpoints)
 8009cb6:	69fb      	ldr	r3, [r7, #28]
 8009cb8:	791b      	ldrb	r3, [r3, #4]
 8009cba:	f897 2026 	ldrb.w	r2, [r7, #38]	@ 0x26
 8009cbe:	429a      	cmp	r2, r3
 8009cc0:	d201      	bcs.n	8009cc6 <USBH_ParseCfgDesc+0x1b6>
        {
          return USBH_NOT_SUPPORTED;
 8009cc2:	2303      	movs	r3, #3
 8009cc4:	e01c      	b.n	8009d00 <USBH_ParseCfgDesc+0x1f0>
        }

        if_ix++;
 8009cc6:	f897 3027 	ldrb.w	r3, [r7, #39]	@ 0x27
 8009cca:	3301      	adds	r3, #1
 8009ccc:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
    while ((if_ix < USBH_MAX_NUM_INTERFACES) && (ptr < cfg_desc->wTotalLength))
 8009cd0:	f897 3027 	ldrb.w	r3, [r7, #39]	@ 0x27
 8009cd4:	2b01      	cmp	r3, #1
 8009cd6:	d805      	bhi.n	8009ce4 <USBH_ParseCfgDesc+0x1d4>
 8009cd8:	6a3b      	ldr	r3, [r7, #32]
 8009cda:	885a      	ldrh	r2, [r3, #2]
 8009cdc:	8afb      	ldrh	r3, [r7, #22]
 8009cde:	429a      	cmp	r2, r3
 8009ce0:	f63f af70 	bhi.w	8009bc4 <USBH_ParseCfgDesc+0xb4>
      }
    }

    /* Check if the required interface(s) data are parsed */
    if (if_ix < MIN(cfg_desc->bNumInterfaces, (uint8_t)USBH_MAX_NUM_INTERFACES))
 8009ce4:	6a3b      	ldr	r3, [r7, #32]
 8009ce6:	791b      	ldrb	r3, [r3, #4]
 8009ce8:	2b02      	cmp	r3, #2
 8009cea:	bf28      	it	cs
 8009cec:	2302      	movcs	r3, #2
 8009cee:	b2db      	uxtb	r3, r3
 8009cf0:	f897 2027 	ldrb.w	r2, [r7, #39]	@ 0x27
 8009cf4:	429a      	cmp	r2, r3
 8009cf6:	d201      	bcs.n	8009cfc <USBH_ParseCfgDesc+0x1ec>
    {
      return USBH_NOT_SUPPORTED;
 8009cf8:	2303      	movs	r3, #3
 8009cfa:	e001      	b.n	8009d00 <USBH_ParseCfgDesc+0x1f0>
    }
  }

  return status;
 8009cfc:	f897 302f 	ldrb.w	r3, [r7, #47]	@ 0x2f
}
 8009d00:	4618      	mov	r0, r3
 8009d02:	3730      	adds	r7, #48	@ 0x30
 8009d04:	46bd      	mov	sp, r7
 8009d06:	bd80      	pop	{r7, pc}

08009d08 <USBH_ParseInterfaceDesc>:
  * @param  if_descriptor : Interface descriptor destination
  * @param  buf: Buffer where the descriptor data is available
  * @retval None
  */
static void USBH_ParseInterfaceDesc(USBH_InterfaceDescTypeDef *if_descriptor, uint8_t *buf)
{
 8009d08:	b480      	push	{r7}
 8009d0a:	b083      	sub	sp, #12
 8009d0c:	af00      	add	r7, sp, #0
 8009d0e:	6078      	str	r0, [r7, #4]
 8009d10:	6039      	str	r1, [r7, #0]
  if_descriptor->bLength            = *(uint8_t *)(buf + 0U);
 8009d12:	683b      	ldr	r3, [r7, #0]
 8009d14:	781a      	ldrb	r2, [r3, #0]
 8009d16:	687b      	ldr	r3, [r7, #4]
 8009d18:	701a      	strb	r2, [r3, #0]
  if_descriptor->bDescriptorType    = *(uint8_t *)(buf + 1U);
 8009d1a:	683b      	ldr	r3, [r7, #0]
 8009d1c:	785a      	ldrb	r2, [r3, #1]
 8009d1e:	687b      	ldr	r3, [r7, #4]
 8009d20:	705a      	strb	r2, [r3, #1]
  if_descriptor->bInterfaceNumber   = *(uint8_t *)(buf + 2U);
 8009d22:	683b      	ldr	r3, [r7, #0]
 8009d24:	789a      	ldrb	r2, [r3, #2]
 8009d26:	687b      	ldr	r3, [r7, #4]
 8009d28:	709a      	strb	r2, [r3, #2]
  if_descriptor->bAlternateSetting  = *(uint8_t *)(buf + 3U);
 8009d2a:	683b      	ldr	r3, [r7, #0]
 8009d2c:	78da      	ldrb	r2, [r3, #3]
 8009d2e:	687b      	ldr	r3, [r7, #4]
 8009d30:	70da      	strb	r2, [r3, #3]
  if_descriptor->bNumEndpoints      = *(uint8_t *)(buf + 4U);
 8009d32:	683b      	ldr	r3, [r7, #0]
 8009d34:	791a      	ldrb	r2, [r3, #4]
 8009d36:	687b      	ldr	r3, [r7, #4]
 8009d38:	711a      	strb	r2, [r3, #4]
  if_descriptor->bInterfaceClass    = *(uint8_t *)(buf + 5U);
 8009d3a:	683b      	ldr	r3, [r7, #0]
 8009d3c:	795a      	ldrb	r2, [r3, #5]
 8009d3e:	687b      	ldr	r3, [r7, #4]
 8009d40:	715a      	strb	r2, [r3, #5]
  if_descriptor->bInterfaceSubClass = *(uint8_t *)(buf + 6U);
 8009d42:	683b      	ldr	r3, [r7, #0]
 8009d44:	799a      	ldrb	r2, [r3, #6]
 8009d46:	687b      	ldr	r3, [r7, #4]
 8009d48:	719a      	strb	r2, [r3, #6]
  if_descriptor->bInterfaceProtocol = *(uint8_t *)(buf + 7U);
 8009d4a:	683b      	ldr	r3, [r7, #0]
 8009d4c:	79da      	ldrb	r2, [r3, #7]
 8009d4e:	687b      	ldr	r3, [r7, #4]
 8009d50:	71da      	strb	r2, [r3, #7]
  if_descriptor->iInterface         = *(uint8_t *)(buf + 8U);
 8009d52:	683b      	ldr	r3, [r7, #0]
 8009d54:	7a1a      	ldrb	r2, [r3, #8]
 8009d56:	687b      	ldr	r3, [r7, #4]
 8009d58:	721a      	strb	r2, [r3, #8]
}
 8009d5a:	bf00      	nop
 8009d5c:	370c      	adds	r7, #12
 8009d5e:	46bd      	mov	sp, r7
 8009d60:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009d64:	4770      	bx	lr

08009d66 <USBH_ParseEPDesc>:
  * @param  ep_descriptor: Endpoint descriptor destination address
  * @param  buf: Buffer where the parsed descriptor stored
  * @retval USBH Status
  */
static USBH_StatusTypeDef USBH_ParseEPDesc(USBH_HandleTypeDef *phost, USBH_EpDescTypeDef *ep_descriptor, uint8_t *buf)
{
 8009d66:	b480      	push	{r7}
 8009d68:	b087      	sub	sp, #28
 8009d6a:	af00      	add	r7, sp, #0
 8009d6c:	60f8      	str	r0, [r7, #12]
 8009d6e:	60b9      	str	r1, [r7, #8]
 8009d70:	607a      	str	r2, [r7, #4]
  USBH_StatusTypeDef status = USBH_OK;
 8009d72:	2300      	movs	r3, #0
 8009d74:	75fb      	strb	r3, [r7, #23]

  ep_descriptor->bLength          = *(uint8_t *)(buf + 0U);
 8009d76:	687b      	ldr	r3, [r7, #4]
 8009d78:	781a      	ldrb	r2, [r3, #0]
 8009d7a:	68bb      	ldr	r3, [r7, #8]
 8009d7c:	701a      	strb	r2, [r3, #0]
  ep_descriptor->bDescriptorType  = *(uint8_t *)(buf + 1U);
 8009d7e:	687b      	ldr	r3, [r7, #4]
 8009d80:	785a      	ldrb	r2, [r3, #1]
 8009d82:	68bb      	ldr	r3, [r7, #8]
 8009d84:	705a      	strb	r2, [r3, #1]
  ep_descriptor->bEndpointAddress = *(uint8_t *)(buf + 2U);
 8009d86:	687b      	ldr	r3, [r7, #4]
 8009d88:	789a      	ldrb	r2, [r3, #2]
 8009d8a:	68bb      	ldr	r3, [r7, #8]
 8009d8c:	709a      	strb	r2, [r3, #2]
  ep_descriptor->bmAttributes     = *(uint8_t *)(buf + 3U);
 8009d8e:	687b      	ldr	r3, [r7, #4]
 8009d90:	78da      	ldrb	r2, [r3, #3]
 8009d92:	68bb      	ldr	r3, [r7, #8]
 8009d94:	70da      	strb	r2, [r3, #3]
  ep_descriptor->wMaxPacketSize   = LE16(buf + 4U);
 8009d96:	687b      	ldr	r3, [r7, #4]
 8009d98:	3304      	adds	r3, #4
 8009d9a:	781b      	ldrb	r3, [r3, #0]
 8009d9c:	461a      	mov	r2, r3
 8009d9e:	687b      	ldr	r3, [r7, #4]
 8009da0:	3305      	adds	r3, #5
 8009da2:	781b      	ldrb	r3, [r3, #0]
 8009da4:	021b      	lsls	r3, r3, #8
 8009da6:	b29b      	uxth	r3, r3
 8009da8:	4313      	orrs	r3, r2
 8009daa:	b29a      	uxth	r2, r3
 8009dac:	68bb      	ldr	r3, [r7, #8]
 8009dae:	809a      	strh	r2, [r3, #4]
  ep_descriptor->bInterval        = *(uint8_t *)(buf + 6U);
 8009db0:	687b      	ldr	r3, [r7, #4]
 8009db2:	799a      	ldrb	r2, [r3, #6]
 8009db4:	68bb      	ldr	r3, [r7, #8]
 8009db6:	719a      	strb	r2, [r3, #6]

  /* Make sure that wMaxPacketSize is different from 0 */
  if ((ep_descriptor->wMaxPacketSize == 0x00U) ||
 8009db8:	68bb      	ldr	r3, [r7, #8]
 8009dba:	889b      	ldrh	r3, [r3, #4]
 8009dbc:	2b00      	cmp	r3, #0
 8009dbe:	d009      	beq.n	8009dd4 <USBH_ParseEPDesc+0x6e>
      (ep_descriptor->wMaxPacketSize > USBH_MAX_EP_PACKET_SIZE) ||
 8009dc0:	68bb      	ldr	r3, [r7, #8]
 8009dc2:	889b      	ldrh	r3, [r3, #4]
  if ((ep_descriptor->wMaxPacketSize == 0x00U) ||
 8009dc4:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 8009dc8:	d804      	bhi.n	8009dd4 <USBH_ParseEPDesc+0x6e>
      (ep_descriptor->wMaxPacketSize > USBH_MAX_DATA_BUFFER))
 8009dca:	68bb      	ldr	r3, [r7, #8]
 8009dcc:	889b      	ldrh	r3, [r3, #4]
      (ep_descriptor->wMaxPacketSize > USBH_MAX_EP_PACKET_SIZE) ||
 8009dce:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 8009dd2:	d901      	bls.n	8009dd8 <USBH_ParseEPDesc+0x72>
  {
    status = USBH_NOT_SUPPORTED;
 8009dd4:	2303      	movs	r3, #3
 8009dd6:	75fb      	strb	r3, [r7, #23]
  }

  if (phost->device.speed == (uint8_t)USBH_SPEED_HIGH)
 8009dd8:	68fb      	ldr	r3, [r7, #12]
 8009dda:	f893 331d 	ldrb.w	r3, [r3, #797]	@ 0x31d
 8009dde:	2b00      	cmp	r3, #0
 8009de0:	d136      	bne.n	8009e50 <USBH_ParseEPDesc+0xea>
  {
    if ((ep_descriptor->bmAttributes & EP_TYPE_MSK) == EP_TYPE_BULK)
 8009de2:	68bb      	ldr	r3, [r7, #8]
 8009de4:	78db      	ldrb	r3, [r3, #3]
 8009de6:	f003 0303 	and.w	r3, r3, #3
 8009dea:	2b02      	cmp	r3, #2
 8009dec:	d108      	bne.n	8009e00 <USBH_ParseEPDesc+0x9a>
    {
      if (ep_descriptor->wMaxPacketSize > 512U)
 8009dee:	68bb      	ldr	r3, [r7, #8]
 8009df0:	889b      	ldrh	r3, [r3, #4]
 8009df2:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 8009df6:	f240 8097 	bls.w	8009f28 <USBH_ParseEPDesc+0x1c2>
      {
        status = USBH_NOT_SUPPORTED;
 8009dfa:	2303      	movs	r3, #3
 8009dfc:	75fb      	strb	r3, [r7, #23]
 8009dfe:	e093      	b.n	8009f28 <USBH_ParseEPDesc+0x1c2>
      }
    }
    else if ((ep_descriptor->bmAttributes & EP_TYPE_MSK) == EP_TYPE_CTRL)
 8009e00:	68bb      	ldr	r3, [r7, #8]
 8009e02:	78db      	ldrb	r3, [r3, #3]
 8009e04:	f003 0303 	and.w	r3, r3, #3
 8009e08:	2b00      	cmp	r3, #0
 8009e0a:	d107      	bne.n	8009e1c <USBH_ParseEPDesc+0xb6>
    {
      if (ep_descriptor->wMaxPacketSize > 64U)
 8009e0c:	68bb      	ldr	r3, [r7, #8]
 8009e0e:	889b      	ldrh	r3, [r3, #4]
 8009e10:	2b40      	cmp	r3, #64	@ 0x40
 8009e12:	f240 8089 	bls.w	8009f28 <USBH_ParseEPDesc+0x1c2>
      {
        status = USBH_NOT_SUPPORTED;
 8009e16:	2303      	movs	r3, #3
 8009e18:	75fb      	strb	r3, [r7, #23]
 8009e1a:	e085      	b.n	8009f28 <USBH_ParseEPDesc+0x1c2>
      }
    }
    /* For high-speed interrupt/isochronous endpoints, bInterval can vary from 1 to 16 */
    else if (((ep_descriptor->bmAttributes & EP_TYPE_MSK) == EP_TYPE_ISOC) ||
 8009e1c:	68bb      	ldr	r3, [r7, #8]
 8009e1e:	78db      	ldrb	r3, [r3, #3]
 8009e20:	f003 0303 	and.w	r3, r3, #3
 8009e24:	2b01      	cmp	r3, #1
 8009e26:	d005      	beq.n	8009e34 <USBH_ParseEPDesc+0xce>
        ((ep_descriptor->bmAttributes & EP_TYPE_MSK) == EP_TYPE_INTR))
 8009e28:	68bb      	ldr	r3, [r7, #8]
 8009e2a:	78db      	ldrb	r3, [r3, #3]
 8009e2c:	f003 0303 	and.w	r3, r3, #3
    else if (((ep_descriptor->bmAttributes & EP_TYPE_MSK) == EP_TYPE_ISOC) ||
 8009e30:	2b03      	cmp	r3, #3
 8009e32:	d10a      	bne.n	8009e4a <USBH_ParseEPDesc+0xe4>
    {
      if ((ep_descriptor->bInterval == 0U) || (ep_descriptor->bInterval > 0x10U))
 8009e34:	68bb      	ldr	r3, [r7, #8]
 8009e36:	799b      	ldrb	r3, [r3, #6]
 8009e38:	2b00      	cmp	r3, #0
 8009e3a:	d003      	beq.n	8009e44 <USBH_ParseEPDesc+0xde>
 8009e3c:	68bb      	ldr	r3, [r7, #8]
 8009e3e:	799b      	ldrb	r3, [r3, #6]
 8009e40:	2b10      	cmp	r3, #16
 8009e42:	d970      	bls.n	8009f26 <USBH_ParseEPDesc+0x1c0>
      {
        status = USBH_NOT_SUPPORTED;
 8009e44:	2303      	movs	r3, #3
 8009e46:	75fb      	strb	r3, [r7, #23]
      if ((ep_descriptor->bInterval == 0U) || (ep_descriptor->bInterval > 0x10U))
 8009e48:	e06d      	b.n	8009f26 <USBH_ParseEPDesc+0x1c0>
      }
    }
    else
    {
      status = USBH_NOT_SUPPORTED;
 8009e4a:	2303      	movs	r3, #3
 8009e4c:	75fb      	strb	r3, [r7, #23]
 8009e4e:	e06b      	b.n	8009f28 <USBH_ParseEPDesc+0x1c2>
    }
  }
  else if (phost->device.speed == (uint8_t)USBH_SPEED_FULL)
 8009e50:	68fb      	ldr	r3, [r7, #12]
 8009e52:	f893 331d 	ldrb.w	r3, [r3, #797]	@ 0x31d
 8009e56:	2b01      	cmp	r3, #1
 8009e58:	d13c      	bne.n	8009ed4 <USBH_ParseEPDesc+0x16e>
  {
    if (((ep_descriptor->bmAttributes & EP_TYPE_MSK) == EP_TYPE_BULK) ||
 8009e5a:	68bb      	ldr	r3, [r7, #8]
 8009e5c:	78db      	ldrb	r3, [r3, #3]
 8009e5e:	f003 0303 	and.w	r3, r3, #3
 8009e62:	2b02      	cmp	r3, #2
 8009e64:	d005      	beq.n	8009e72 <USBH_ParseEPDesc+0x10c>
        ((ep_descriptor->bmAttributes & EP_TYPE_MSK) == EP_TYPE_CTRL))
 8009e66:	68bb      	ldr	r3, [r7, #8]
 8009e68:	78db      	ldrb	r3, [r3, #3]
 8009e6a:	f003 0303 	and.w	r3, r3, #3
    if (((ep_descriptor->bmAttributes & EP_TYPE_MSK) == EP_TYPE_BULK) ||
 8009e6e:	2b00      	cmp	r3, #0
 8009e70:	d106      	bne.n	8009e80 <USBH_ParseEPDesc+0x11a>
    {
      if (ep_descriptor->wMaxPacketSize > 64U)
 8009e72:	68bb      	ldr	r3, [r7, #8]
 8009e74:	889b      	ldrh	r3, [r3, #4]
 8009e76:	2b40      	cmp	r3, #64	@ 0x40
 8009e78:	d956      	bls.n	8009f28 <USBH_ParseEPDesc+0x1c2>
      {
        status = USBH_NOT_SUPPORTED;
 8009e7a:	2303      	movs	r3, #3
 8009e7c:	75fb      	strb	r3, [r7, #23]
      if (ep_descriptor->wMaxPacketSize > 64U)
 8009e7e:	e053      	b.n	8009f28 <USBH_ParseEPDesc+0x1c2>
      }
    }
    /* For full-speed isochronous endpoints, the value of bInterval must be in the range from 1 to 16.*/
    else if ((ep_descriptor->bmAttributes & EP_TYPE_MSK) == EP_TYPE_ISOC)
 8009e80:	68bb      	ldr	r3, [r7, #8]
 8009e82:	78db      	ldrb	r3, [r3, #3]
 8009e84:	f003 0303 	and.w	r3, r3, #3
 8009e88:	2b01      	cmp	r3, #1
 8009e8a:	d10e      	bne.n	8009eaa <USBH_ParseEPDesc+0x144>
    {
      if ((ep_descriptor->bInterval == 0U) ||
 8009e8c:	68bb      	ldr	r3, [r7, #8]
 8009e8e:	799b      	ldrb	r3, [r3, #6]
 8009e90:	2b00      	cmp	r3, #0
 8009e92:	d007      	beq.n	8009ea4 <USBH_ParseEPDesc+0x13e>
          (ep_descriptor->bInterval > 0x10U) ||
 8009e94:	68bb      	ldr	r3, [r7, #8]
 8009e96:	799b      	ldrb	r3, [r3, #6]
      if ((ep_descriptor->bInterval == 0U) ||
 8009e98:	2b10      	cmp	r3, #16
 8009e9a:	d803      	bhi.n	8009ea4 <USBH_ParseEPDesc+0x13e>
          (ep_descriptor->wMaxPacketSize > 64U))
 8009e9c:	68bb      	ldr	r3, [r7, #8]
 8009e9e:	889b      	ldrh	r3, [r3, #4]
          (ep_descriptor->bInterval > 0x10U) ||
 8009ea0:	2b40      	cmp	r3, #64	@ 0x40
 8009ea2:	d941      	bls.n	8009f28 <USBH_ParseEPDesc+0x1c2>
      {
        status = USBH_NOT_SUPPORTED;
 8009ea4:	2303      	movs	r3, #3
 8009ea6:	75fb      	strb	r3, [r7, #23]
 8009ea8:	e03e      	b.n	8009f28 <USBH_ParseEPDesc+0x1c2>
      }
    }
    /* For full-speed interrupt endpoints, the value of bInterval may be from 1 to 255.*/
    else if ((ep_descriptor->bmAttributes & EP_TYPE_MSK) == EP_TYPE_INTR)
 8009eaa:	68bb      	ldr	r3, [r7, #8]
 8009eac:	78db      	ldrb	r3, [r3, #3]
 8009eae:	f003 0303 	and.w	r3, r3, #3
 8009eb2:	2b03      	cmp	r3, #3
 8009eb4:	d10b      	bne.n	8009ece <USBH_ParseEPDesc+0x168>
    {
      if ((ep_descriptor->bInterval == 0U) || (ep_descriptor->wMaxPacketSize > 1023U))
 8009eb6:	68bb      	ldr	r3, [r7, #8]
 8009eb8:	799b      	ldrb	r3, [r3, #6]
 8009eba:	2b00      	cmp	r3, #0
 8009ebc:	d004      	beq.n	8009ec8 <USBH_ParseEPDesc+0x162>
 8009ebe:	68bb      	ldr	r3, [r7, #8]
 8009ec0:	889b      	ldrh	r3, [r3, #4]
 8009ec2:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 8009ec6:	d32f      	bcc.n	8009f28 <USBH_ParseEPDesc+0x1c2>
      {
        status = USBH_NOT_SUPPORTED;
 8009ec8:	2303      	movs	r3, #3
 8009eca:	75fb      	strb	r3, [r7, #23]
 8009ecc:	e02c      	b.n	8009f28 <USBH_ParseEPDesc+0x1c2>
      }
    }
    else
    {
      status = USBH_NOT_SUPPORTED;
 8009ece:	2303      	movs	r3, #3
 8009ed0:	75fb      	strb	r3, [r7, #23]
 8009ed2:	e029      	b.n	8009f28 <USBH_ParseEPDesc+0x1c2>
    }
  }
  else if (phost->device.speed == (uint8_t)USBH_SPEED_LOW)
 8009ed4:	68fb      	ldr	r3, [r7, #12]
 8009ed6:	f893 331d 	ldrb.w	r3, [r3, #797]	@ 0x31d
 8009eda:	2b02      	cmp	r3, #2
 8009edc:	d120      	bne.n	8009f20 <USBH_ParseEPDesc+0x1ba>
  {
    if ((ep_descriptor->bmAttributes & EP_TYPE_MSK) == EP_TYPE_CTRL)
 8009ede:	68bb      	ldr	r3, [r7, #8]
 8009ee0:	78db      	ldrb	r3, [r3, #3]
 8009ee2:	f003 0303 	and.w	r3, r3, #3
 8009ee6:	2b00      	cmp	r3, #0
 8009ee8:	d106      	bne.n	8009ef8 <USBH_ParseEPDesc+0x192>
    {
      if (ep_descriptor->wMaxPacketSize != 8U)
 8009eea:	68bb      	ldr	r3, [r7, #8]
 8009eec:	889b      	ldrh	r3, [r3, #4]
 8009eee:	2b08      	cmp	r3, #8
 8009ef0:	d01a      	beq.n	8009f28 <USBH_ParseEPDesc+0x1c2>
      {
        status = USBH_NOT_SUPPORTED;
 8009ef2:	2303      	movs	r3, #3
 8009ef4:	75fb      	strb	r3, [r7, #23]
 8009ef6:	e017      	b.n	8009f28 <USBH_ParseEPDesc+0x1c2>
      }
    }
    /* For low-speed interrupt endpoints, the value of bInterval may be from 1 to 255.*/
    else if ((ep_descriptor->bmAttributes & EP_TYPE_MSK) == EP_TYPE_INTR)
 8009ef8:	68bb      	ldr	r3, [r7, #8]
 8009efa:	78db      	ldrb	r3, [r3, #3]
 8009efc:	f003 0303 	and.w	r3, r3, #3
 8009f00:	2b03      	cmp	r3, #3
 8009f02:	d10a      	bne.n	8009f1a <USBH_ParseEPDesc+0x1b4>
    {
      if ((ep_descriptor->bInterval == 0U) || (ep_descriptor->wMaxPacketSize > 8U))
 8009f04:	68bb      	ldr	r3, [r7, #8]
 8009f06:	799b      	ldrb	r3, [r3, #6]
 8009f08:	2b00      	cmp	r3, #0
 8009f0a:	d003      	beq.n	8009f14 <USBH_ParseEPDesc+0x1ae>
 8009f0c:	68bb      	ldr	r3, [r7, #8]
 8009f0e:	889b      	ldrh	r3, [r3, #4]
 8009f10:	2b08      	cmp	r3, #8
 8009f12:	d909      	bls.n	8009f28 <USBH_ParseEPDesc+0x1c2>
      {
        status = USBH_NOT_SUPPORTED;
 8009f14:	2303      	movs	r3, #3
 8009f16:	75fb      	strb	r3, [r7, #23]
 8009f18:	e006      	b.n	8009f28 <USBH_ParseEPDesc+0x1c2>
      }
    }
    else
    {
      status = USBH_NOT_SUPPORTED;
 8009f1a:	2303      	movs	r3, #3
 8009f1c:	75fb      	strb	r3, [r7, #23]
 8009f1e:	e003      	b.n	8009f28 <USBH_ParseEPDesc+0x1c2>
    }
  }
  else
  {
    status = USBH_NOT_SUPPORTED;
 8009f20:	2303      	movs	r3, #3
 8009f22:	75fb      	strb	r3, [r7, #23]
 8009f24:	e000      	b.n	8009f28 <USBH_ParseEPDesc+0x1c2>
      if ((ep_descriptor->bInterval == 0U) || (ep_descriptor->bInterval > 0x10U))
 8009f26:	bf00      	nop
  }

  return status;
 8009f28:	7dfb      	ldrb	r3, [r7, #23]
}
 8009f2a:	4618      	mov	r0, r3
 8009f2c:	371c      	adds	r7, #28
 8009f2e:	46bd      	mov	sp, r7
 8009f30:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009f34:	4770      	bx	lr

08009f36 <USBH_ParseStringDesc>:
  * @param  pdest: Destination address pointer
  * @param  length: Length of the descriptor
  * @retval None
  */
static void USBH_ParseStringDesc(uint8_t *psrc, uint8_t *pdest, uint16_t length)
{
 8009f36:	b480      	push	{r7}
 8009f38:	b087      	sub	sp, #28
 8009f3a:	af00      	add	r7, sp, #0
 8009f3c:	60f8      	str	r0, [r7, #12]
 8009f3e:	60b9      	str	r1, [r7, #8]
 8009f40:	4613      	mov	r3, r2
 8009f42:	80fb      	strh	r3, [r7, #6]
  */

  /* Check which is lower size, the Size of string or the length of bytes read
  from the device */

  if (psrc[1] == USB_DESC_TYPE_STRING)
 8009f44:	68fb      	ldr	r3, [r7, #12]
 8009f46:	3301      	adds	r3, #1
 8009f48:	781b      	ldrb	r3, [r3, #0]
 8009f4a:	2b03      	cmp	r3, #3
 8009f4c:	d120      	bne.n	8009f90 <USBH_ParseStringDesc+0x5a>
  {
    /* Make sure the Descriptor is String Type */

    /* psrc[0] contains Size of Descriptor, subtract 2 to get the length of string */
    strlength = ((((uint16_t)psrc[0] - 2U) <= length) ? ((uint16_t)psrc[0] - 2U) : length);
 8009f4e:	68fb      	ldr	r3, [r7, #12]
 8009f50:	781b      	ldrb	r3, [r3, #0]
 8009f52:	1e9a      	subs	r2, r3, #2
 8009f54:	88fb      	ldrh	r3, [r7, #6]
 8009f56:	4293      	cmp	r3, r2
 8009f58:	bf28      	it	cs
 8009f5a:	4613      	movcs	r3, r2
 8009f5c:	82bb      	strh	r3, [r7, #20]

    /* Adjust the offset ignoring the String Len and Descriptor type */
    psrc += 2U;
 8009f5e:	68fb      	ldr	r3, [r7, #12]
 8009f60:	3302      	adds	r3, #2
 8009f62:	60fb      	str	r3, [r7, #12]

    for (idx = 0U; idx < strlength; idx += 2U)
 8009f64:	2300      	movs	r3, #0
 8009f66:	82fb      	strh	r3, [r7, #22]
 8009f68:	e00b      	b.n	8009f82 <USBH_ParseStringDesc+0x4c>
    {
      /* Copy Only the string and ignore the UNICODE ID, hence add the src */
      *pdest =  psrc[idx];
 8009f6a:	8afb      	ldrh	r3, [r7, #22]
 8009f6c:	68fa      	ldr	r2, [r7, #12]
 8009f6e:	4413      	add	r3, r2
 8009f70:	781a      	ldrb	r2, [r3, #0]
 8009f72:	68bb      	ldr	r3, [r7, #8]
 8009f74:	701a      	strb	r2, [r3, #0]
      pdest++;
 8009f76:	68bb      	ldr	r3, [r7, #8]
 8009f78:	3301      	adds	r3, #1
 8009f7a:	60bb      	str	r3, [r7, #8]
    for (idx = 0U; idx < strlength; idx += 2U)
 8009f7c:	8afb      	ldrh	r3, [r7, #22]
 8009f7e:	3302      	adds	r3, #2
 8009f80:	82fb      	strh	r3, [r7, #22]
 8009f82:	8afa      	ldrh	r2, [r7, #22]
 8009f84:	8abb      	ldrh	r3, [r7, #20]
 8009f86:	429a      	cmp	r2, r3
 8009f88:	d3ef      	bcc.n	8009f6a <USBH_ParseStringDesc+0x34>
    }
    *pdest = 0U; /* mark end of string */
 8009f8a:	68bb      	ldr	r3, [r7, #8]
 8009f8c:	2200      	movs	r2, #0
 8009f8e:	701a      	strb	r2, [r3, #0]
  }
}
 8009f90:	bf00      	nop
 8009f92:	371c      	adds	r7, #28
 8009f94:	46bd      	mov	sp, r7
 8009f96:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009f9a:	4770      	bx	lr

08009f9c <USBH_GetNextDesc>:
  * @param  buf: Buffer where the cfg descriptor is available
  * @param  ptr: data pointer inside the cfg descriptor
  * @retval next header
  */
USBH_DescHeader_t *USBH_GetNextDesc(uint8_t *pbuf, uint16_t *ptr)
{
 8009f9c:	b480      	push	{r7}
 8009f9e:	b085      	sub	sp, #20
 8009fa0:	af00      	add	r7, sp, #0
 8009fa2:	6078      	str	r0, [r7, #4]
 8009fa4:	6039      	str	r1, [r7, #0]
  USBH_DescHeader_t *pnext;

  *ptr += ((USBH_DescHeader_t *)(void *)pbuf)->bLength;
 8009fa6:	683b      	ldr	r3, [r7, #0]
 8009fa8:	881b      	ldrh	r3, [r3, #0]
 8009faa:	687a      	ldr	r2, [r7, #4]
 8009fac:	7812      	ldrb	r2, [r2, #0]
 8009fae:	4413      	add	r3, r2
 8009fb0:	b29a      	uxth	r2, r3
 8009fb2:	683b      	ldr	r3, [r7, #0]
 8009fb4:	801a      	strh	r2, [r3, #0]
  pnext = (USBH_DescHeader_t *)(void *)((uint8_t *)(void *)pbuf + \
                                        ((USBH_DescHeader_t *)(void *)pbuf)->bLength);
 8009fb6:	687b      	ldr	r3, [r7, #4]
 8009fb8:	781b      	ldrb	r3, [r3, #0]
 8009fba:	461a      	mov	r2, r3
  pnext = (USBH_DescHeader_t *)(void *)((uint8_t *)(void *)pbuf + \
 8009fbc:	687b      	ldr	r3, [r7, #4]
 8009fbe:	4413      	add	r3, r2
 8009fc0:	60fb      	str	r3, [r7, #12]

  return (pnext);
 8009fc2:	68fb      	ldr	r3, [r7, #12]
}
 8009fc4:	4618      	mov	r0, r3
 8009fc6:	3714      	adds	r7, #20
 8009fc8:	46bd      	mov	sp, r7
 8009fca:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009fce:	4770      	bx	lr

08009fd0 <USBH_CtlReq>:
  * @param  length: length of the response
  * @retval USBH Status
  */
USBH_StatusTypeDef USBH_CtlReq(USBH_HandleTypeDef *phost, uint8_t *buff,
                               uint16_t length)
{
 8009fd0:	b580      	push	{r7, lr}
 8009fd2:	b086      	sub	sp, #24
 8009fd4:	af00      	add	r7, sp, #0
 8009fd6:	60f8      	str	r0, [r7, #12]
 8009fd8:	60b9      	str	r1, [r7, #8]
 8009fda:	4613      	mov	r3, r2
 8009fdc:	80fb      	strh	r3, [r7, #6]
  USBH_StatusTypeDef status;
  status = USBH_BUSY;
 8009fde:	2301      	movs	r3, #1
 8009fe0:	75fb      	strb	r3, [r7, #23]

  switch (phost->RequestState)
 8009fe2:	68fb      	ldr	r3, [r7, #12]
 8009fe4:	789b      	ldrb	r3, [r3, #2]
 8009fe6:	2b01      	cmp	r3, #1
 8009fe8:	d002      	beq.n	8009ff0 <USBH_CtlReq+0x20>
 8009fea:	2b02      	cmp	r3, #2
 8009fec:	d00f      	beq.n	800a00e <USBH_CtlReq+0x3e>
        USBH_OS_PutMessage(phost, USBH_CONTROL_EVENT, 0U, 0U);
#endif /* (USBH_USE_OS == 1U) */
      break;

    default:
      break;
 8009fee:	e027      	b.n	800a040 <USBH_CtlReq+0x70>
      phost->Control.buff = buff;
 8009ff0:	68fb      	ldr	r3, [r7, #12]
 8009ff2:	68ba      	ldr	r2, [r7, #8]
 8009ff4:	609a      	str	r2, [r3, #8]
      phost->Control.length = length;
 8009ff6:	68fb      	ldr	r3, [r7, #12]
 8009ff8:	88fa      	ldrh	r2, [r7, #6]
 8009ffa:	819a      	strh	r2, [r3, #12]
      phost->Control.state = CTRL_SETUP;
 8009ffc:	68fb      	ldr	r3, [r7, #12]
 8009ffe:	2201      	movs	r2, #1
 800a000:	761a      	strb	r2, [r3, #24]
      phost->RequestState = CMD_WAIT;
 800a002:	68fb      	ldr	r3, [r7, #12]
 800a004:	2202      	movs	r2, #2
 800a006:	709a      	strb	r2, [r3, #2]
      status = USBH_BUSY;
 800a008:	2301      	movs	r3, #1
 800a00a:	75fb      	strb	r3, [r7, #23]
      break;
 800a00c:	e018      	b.n	800a040 <USBH_CtlReq+0x70>
      status = USBH_HandleControl(phost);
 800a00e:	68f8      	ldr	r0, [r7, #12]
 800a010:	f000 f81c 	bl	800a04c <USBH_HandleControl>
 800a014:	4603      	mov	r3, r0
 800a016:	75fb      	strb	r3, [r7, #23]
      if ((status == USBH_OK) || (status == USBH_NOT_SUPPORTED))
 800a018:	7dfb      	ldrb	r3, [r7, #23]
 800a01a:	2b00      	cmp	r3, #0
 800a01c:	d002      	beq.n	800a024 <USBH_CtlReq+0x54>
 800a01e:	7dfb      	ldrb	r3, [r7, #23]
 800a020:	2b03      	cmp	r3, #3
 800a022:	d106      	bne.n	800a032 <USBH_CtlReq+0x62>
        phost->RequestState = CMD_SEND;
 800a024:	68fb      	ldr	r3, [r7, #12]
 800a026:	2201      	movs	r2, #1
 800a028:	709a      	strb	r2, [r3, #2]
        phost->Control.state = CTRL_IDLE;
 800a02a:	68fb      	ldr	r3, [r7, #12]
 800a02c:	2200      	movs	r2, #0
 800a02e:	761a      	strb	r2, [r3, #24]
      break;
 800a030:	e005      	b.n	800a03e <USBH_CtlReq+0x6e>
      else if (status == USBH_FAIL)
 800a032:	7dfb      	ldrb	r3, [r7, #23]
 800a034:	2b02      	cmp	r3, #2
 800a036:	d102      	bne.n	800a03e <USBH_CtlReq+0x6e>
        phost->RequestState = CMD_SEND;
 800a038:	68fb      	ldr	r3, [r7, #12]
 800a03a:	2201      	movs	r2, #1
 800a03c:	709a      	strb	r2, [r3, #2]
      break;
 800a03e:	bf00      	nop
  }
  return status;
 800a040:	7dfb      	ldrb	r3, [r7, #23]
}
 800a042:	4618      	mov	r0, r3
 800a044:	3718      	adds	r7, #24
 800a046:	46bd      	mov	sp, r7
 800a048:	bd80      	pop	{r7, pc}
	...

0800a04c <USBH_HandleControl>:
  *         Handles the USB control transfer state machine
  * @param  phost: Host Handle
  * @retval USBH Status
  */
static USBH_StatusTypeDef USBH_HandleControl(USBH_HandleTypeDef *phost)
{
 800a04c:	b580      	push	{r7, lr}
 800a04e:	b086      	sub	sp, #24
 800a050:	af02      	add	r7, sp, #8
 800a052:	6078      	str	r0, [r7, #4]
  uint8_t direction;
  USBH_StatusTypeDef status = USBH_BUSY;
 800a054:	2301      	movs	r3, #1
 800a056:	73fb      	strb	r3, [r7, #15]
  USBH_URBStateTypeDef URB_Status = USBH_URB_IDLE;
 800a058:	2300      	movs	r3, #0
 800a05a:	73bb      	strb	r3, [r7, #14]

  switch (phost->Control.state)
 800a05c:	687b      	ldr	r3, [r7, #4]
 800a05e:	7e1b      	ldrb	r3, [r3, #24]
 800a060:	3b01      	subs	r3, #1
 800a062:	2b0a      	cmp	r3, #10
 800a064:	f200 8157 	bhi.w	800a316 <USBH_HandleControl+0x2ca>
 800a068:	a201      	add	r2, pc, #4	@ (adr r2, 800a070 <USBH_HandleControl+0x24>)
 800a06a:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800a06e:	bf00      	nop
 800a070:	0800a09d 	.word	0x0800a09d
 800a074:	0800a0b7 	.word	0x0800a0b7
 800a078:	0800a121 	.word	0x0800a121
 800a07c:	0800a147 	.word	0x0800a147
 800a080:	0800a181 	.word	0x0800a181
 800a084:	0800a1ab 	.word	0x0800a1ab
 800a088:	0800a1fd 	.word	0x0800a1fd
 800a08c:	0800a21f 	.word	0x0800a21f
 800a090:	0800a25b 	.word	0x0800a25b
 800a094:	0800a281 	.word	0x0800a281
 800a098:	0800a2bf 	.word	0x0800a2bf
  {
    case CTRL_SETUP:
      /* send a SETUP packet */
      (void)USBH_CtlSendSetup(phost, (uint8_t *)(void *)phost->Control.setup.d8,
 800a09c:	687b      	ldr	r3, [r7, #4]
 800a09e:	f103 0110 	add.w	r1, r3, #16
 800a0a2:	687b      	ldr	r3, [r7, #4]
 800a0a4:	795b      	ldrb	r3, [r3, #5]
 800a0a6:	461a      	mov	r2, r3
 800a0a8:	6878      	ldr	r0, [r7, #4]
 800a0aa:	f000 f945 	bl	800a338 <USBH_CtlSendSetup>
                              phost->Control.pipe_out);

      phost->Control.state = CTRL_SETUP_WAIT;
 800a0ae:	687b      	ldr	r3, [r7, #4]
 800a0b0:	2202      	movs	r2, #2
 800a0b2:	761a      	strb	r2, [r3, #24]
      break;
 800a0b4:	e13a      	b.n	800a32c <USBH_HandleControl+0x2e0>

    case CTRL_SETUP_WAIT:

      URB_Status = USBH_LL_GetURBState(phost, phost->Control.pipe_out);
 800a0b6:	687b      	ldr	r3, [r7, #4]
 800a0b8:	795b      	ldrb	r3, [r3, #5]
 800a0ba:	4619      	mov	r1, r3
 800a0bc:	6878      	ldr	r0, [r7, #4]
 800a0be:	f000 fcb5 	bl	800aa2c <USBH_LL_GetURBState>
 800a0c2:	4603      	mov	r3, r0
 800a0c4:	73bb      	strb	r3, [r7, #14]
      /* case SETUP packet sent successfully */
      if (URB_Status == USBH_URB_DONE)
 800a0c6:	7bbb      	ldrb	r3, [r7, #14]
 800a0c8:	2b01      	cmp	r3, #1
 800a0ca:	d11e      	bne.n	800a10a <USBH_HandleControl+0xbe>
      {
        direction = (phost->Control.setup.b.bmRequestType & USB_REQ_DIR_MASK);
 800a0cc:	687b      	ldr	r3, [r7, #4]
 800a0ce:	7c1b      	ldrb	r3, [r3, #16]
 800a0d0:	f023 037f 	bic.w	r3, r3, #127	@ 0x7f
 800a0d4:	737b      	strb	r3, [r7, #13]

        /* check if there is a data stage */
        if (phost->Control.setup.b.wLength.w != 0U)
 800a0d6:	687b      	ldr	r3, [r7, #4]
 800a0d8:	8adb      	ldrh	r3, [r3, #22]
 800a0da:	2b00      	cmp	r3, #0
 800a0dc:	d00a      	beq.n	800a0f4 <USBH_HandleControl+0xa8>
        {
          if (direction == USB_D2H)
 800a0de:	7b7b      	ldrb	r3, [r7, #13]
 800a0e0:	2b80      	cmp	r3, #128	@ 0x80
 800a0e2:	d103      	bne.n	800a0ec <USBH_HandleControl+0xa0>
          {
            /* Data Direction is IN */
            phost->Control.state = CTRL_DATA_IN;
 800a0e4:	687b      	ldr	r3, [r7, #4]
 800a0e6:	2203      	movs	r2, #3
 800a0e8:	761a      	strb	r2, [r3, #24]
#if (USBH_USE_OS == 1U)
          USBH_OS_PutMessage(phost, USBH_CONTROL_EVENT, 0U, 0U);
#endif /* (USBH_USE_OS == 1U) */
        }
      }
      break;
 800a0ea:	e116      	b.n	800a31a <USBH_HandleControl+0x2ce>
            phost->Control.state = CTRL_DATA_OUT;
 800a0ec:	687b      	ldr	r3, [r7, #4]
 800a0ee:	2205      	movs	r2, #5
 800a0f0:	761a      	strb	r2, [r3, #24]
      break;
 800a0f2:	e112      	b.n	800a31a <USBH_HandleControl+0x2ce>
          if (direction == USB_D2H)
 800a0f4:	7b7b      	ldrb	r3, [r7, #13]
 800a0f6:	2b80      	cmp	r3, #128	@ 0x80
 800a0f8:	d103      	bne.n	800a102 <USBH_HandleControl+0xb6>
            phost->Control.state = CTRL_STATUS_OUT;
 800a0fa:	687b      	ldr	r3, [r7, #4]
 800a0fc:	2209      	movs	r2, #9
 800a0fe:	761a      	strb	r2, [r3, #24]
      break;
 800a100:	e10b      	b.n	800a31a <USBH_HandleControl+0x2ce>
            phost->Control.state = CTRL_STATUS_IN;
 800a102:	687b      	ldr	r3, [r7, #4]
 800a104:	2207      	movs	r2, #7
 800a106:	761a      	strb	r2, [r3, #24]
      break;
 800a108:	e107      	b.n	800a31a <USBH_HandleControl+0x2ce>
        if ((URB_Status == USBH_URB_ERROR) || (URB_Status == USBH_URB_NOTREADY))
 800a10a:	7bbb      	ldrb	r3, [r7, #14]
 800a10c:	2b04      	cmp	r3, #4
 800a10e:	d003      	beq.n	800a118 <USBH_HandleControl+0xcc>
 800a110:	7bbb      	ldrb	r3, [r7, #14]
 800a112:	2b02      	cmp	r3, #2
 800a114:	f040 8101 	bne.w	800a31a <USBH_HandleControl+0x2ce>
          phost->Control.state = CTRL_ERROR;
 800a118:	687b      	ldr	r3, [r7, #4]
 800a11a:	220b      	movs	r2, #11
 800a11c:	761a      	strb	r2, [r3, #24]
      break;
 800a11e:	e0fc      	b.n	800a31a <USBH_HandleControl+0x2ce>

    case CTRL_DATA_IN:
      /* Issue an IN token */
      phost->Control.timer = (uint16_t)phost->Timer;
 800a120:	687b      	ldr	r3, [r7, #4]
 800a122:	f8d3 33c4 	ldr.w	r3, [r3, #964]	@ 0x3c4
 800a126:	b29a      	uxth	r2, r3
 800a128:	687b      	ldr	r3, [r7, #4]
 800a12a:	81da      	strh	r2, [r3, #14]

#if defined (USBH_IN_NAK_PROCESS) && (USBH_IN_NAK_PROCESS == 1U)
      phost->NakTimer = phost->Timer;
#endif /* defined (USBH_IN_NAK_PROCESS) && (USBH_IN_NAK_PROCESS == 1U) */

      (void)USBH_CtlReceiveData(phost, phost->Control.buff,
 800a12c:	687b      	ldr	r3, [r7, #4]
 800a12e:	6899      	ldr	r1, [r3, #8]
 800a130:	687b      	ldr	r3, [r7, #4]
 800a132:	899a      	ldrh	r2, [r3, #12]
 800a134:	687b      	ldr	r3, [r7, #4]
 800a136:	791b      	ldrb	r3, [r3, #4]
 800a138:	6878      	ldr	r0, [r7, #4]
 800a13a:	f000 f93c 	bl	800a3b6 <USBH_CtlReceiveData>
                                phost->Control.length, phost->Control.pipe_in);

      phost->Control.state = CTRL_DATA_IN_WAIT;
 800a13e:	687b      	ldr	r3, [r7, #4]
 800a140:	2204      	movs	r2, #4
 800a142:	761a      	strb	r2, [r3, #24]
      break;
 800a144:	e0f2      	b.n	800a32c <USBH_HandleControl+0x2e0>

    case CTRL_DATA_IN_WAIT:

      URB_Status = USBH_LL_GetURBState(phost, phost->Control.pipe_in);
 800a146:	687b      	ldr	r3, [r7, #4]
 800a148:	791b      	ldrb	r3, [r3, #4]
 800a14a:	4619      	mov	r1, r3
 800a14c:	6878      	ldr	r0, [r7, #4]
 800a14e:	f000 fc6d 	bl	800aa2c <USBH_LL_GetURBState>
 800a152:	4603      	mov	r3, r0
 800a154:	73bb      	strb	r3, [r7, #14]

      /* check is DATA packet transferred successfully */
      if (URB_Status == USBH_URB_DONE)
 800a156:	7bbb      	ldrb	r3, [r7, #14]
 800a158:	2b01      	cmp	r3, #1
 800a15a:	d103      	bne.n	800a164 <USBH_HandleControl+0x118>
      {
        phost->Control.state = CTRL_STATUS_OUT;
 800a15c:	687b      	ldr	r3, [r7, #4]
 800a15e:	2209      	movs	r2, #9
 800a160:	761a      	strb	r2, [r3, #24]
#if (USBH_USE_OS == 1U)
          USBH_OS_PutMessage(phost, USBH_CONTROL_EVENT, 0U, 0U);
#endif /* (USBH_USE_OS == 1U) */
        }
      }
      break;
 800a162:	e0dc      	b.n	800a31e <USBH_HandleControl+0x2d2>
      else if (URB_Status == USBH_URB_STALL)
 800a164:	7bbb      	ldrb	r3, [r7, #14]
 800a166:	2b05      	cmp	r3, #5
 800a168:	d102      	bne.n	800a170 <USBH_HandleControl+0x124>
        status = USBH_NOT_SUPPORTED;
 800a16a:	2303      	movs	r3, #3
 800a16c:	73fb      	strb	r3, [r7, #15]
      break;
 800a16e:	e0d6      	b.n	800a31e <USBH_HandleControl+0x2d2>
        if (URB_Status == USBH_URB_ERROR)
 800a170:	7bbb      	ldrb	r3, [r7, #14]
 800a172:	2b04      	cmp	r3, #4
 800a174:	f040 80d3 	bne.w	800a31e <USBH_HandleControl+0x2d2>
          phost->Control.state = CTRL_ERROR;
 800a178:	687b      	ldr	r3, [r7, #4]
 800a17a:	220b      	movs	r2, #11
 800a17c:	761a      	strb	r2, [r3, #24]
      break;
 800a17e:	e0ce      	b.n	800a31e <USBH_HandleControl+0x2d2>

    case CTRL_DATA_OUT:

      (void)USBH_CtlSendData(phost, phost->Control.buff, phost->Control.length,
 800a180:	687b      	ldr	r3, [r7, #4]
 800a182:	6899      	ldr	r1, [r3, #8]
 800a184:	687b      	ldr	r3, [r7, #4]
 800a186:	899a      	ldrh	r2, [r3, #12]
 800a188:	687b      	ldr	r3, [r7, #4]
 800a18a:	795b      	ldrb	r3, [r3, #5]
 800a18c:	2001      	movs	r0, #1
 800a18e:	9000      	str	r0, [sp, #0]
 800a190:	6878      	ldr	r0, [r7, #4]
 800a192:	f000 f8eb 	bl	800a36c <USBH_CtlSendData>
                             phost->Control.pipe_out, 1U);

      phost->Control.timer = (uint16_t)phost->Timer;
 800a196:	687b      	ldr	r3, [r7, #4]
 800a198:	f8d3 33c4 	ldr.w	r3, [r3, #964]	@ 0x3c4
 800a19c:	b29a      	uxth	r2, r3
 800a19e:	687b      	ldr	r3, [r7, #4]
 800a1a0:	81da      	strh	r2, [r3, #14]
      phost->Control.state = CTRL_DATA_OUT_WAIT;
 800a1a2:	687b      	ldr	r3, [r7, #4]
 800a1a4:	2206      	movs	r2, #6
 800a1a6:	761a      	strb	r2, [r3, #24]
      break;
 800a1a8:	e0c0      	b.n	800a32c <USBH_HandleControl+0x2e0>

    case CTRL_DATA_OUT_WAIT:

      URB_Status = USBH_LL_GetURBState(phost, phost->Control.pipe_out);
 800a1aa:	687b      	ldr	r3, [r7, #4]
 800a1ac:	795b      	ldrb	r3, [r3, #5]
 800a1ae:	4619      	mov	r1, r3
 800a1b0:	6878      	ldr	r0, [r7, #4]
 800a1b2:	f000 fc3b 	bl	800aa2c <USBH_LL_GetURBState>
 800a1b6:	4603      	mov	r3, r0
 800a1b8:	73bb      	strb	r3, [r7, #14]

      if (URB_Status == USBH_URB_DONE)
 800a1ba:	7bbb      	ldrb	r3, [r7, #14]
 800a1bc:	2b01      	cmp	r3, #1
 800a1be:	d103      	bne.n	800a1c8 <USBH_HandleControl+0x17c>
      {
        /* If the Setup Pkt is sent successful, then change the state */
        phost->Control.state = CTRL_STATUS_IN;
 800a1c0:	687b      	ldr	r3, [r7, #4]
 800a1c2:	2207      	movs	r2, #7
 800a1c4:	761a      	strb	r2, [r3, #24]
#if (USBH_USE_OS == 1U)
          USBH_OS_PutMessage(phost, USBH_CONTROL_EVENT, 0U, 0U);
#endif /* (USBH_USE_OS == 1U) */
        }
      }
      break;
 800a1c6:	e0ac      	b.n	800a322 <USBH_HandleControl+0x2d6>
      else if (URB_Status == USBH_URB_STALL)
 800a1c8:	7bbb      	ldrb	r3, [r7, #14]
 800a1ca:	2b05      	cmp	r3, #5
 800a1cc:	d105      	bne.n	800a1da <USBH_HandleControl+0x18e>
        phost->Control.state = CTRL_STALLED;
 800a1ce:	687b      	ldr	r3, [r7, #4]
 800a1d0:	220c      	movs	r2, #12
 800a1d2:	761a      	strb	r2, [r3, #24]
        status = USBH_NOT_SUPPORTED;
 800a1d4:	2303      	movs	r3, #3
 800a1d6:	73fb      	strb	r3, [r7, #15]
      break;
 800a1d8:	e0a3      	b.n	800a322 <USBH_HandleControl+0x2d6>
      else if (URB_Status == USBH_URB_NOTREADY)
 800a1da:	7bbb      	ldrb	r3, [r7, #14]
 800a1dc:	2b02      	cmp	r3, #2
 800a1de:	d103      	bne.n	800a1e8 <USBH_HandleControl+0x19c>
        phost->Control.state = CTRL_DATA_OUT;
 800a1e0:	687b      	ldr	r3, [r7, #4]
 800a1e2:	2205      	movs	r2, #5
 800a1e4:	761a      	strb	r2, [r3, #24]
      break;
 800a1e6:	e09c      	b.n	800a322 <USBH_HandleControl+0x2d6>
        if (URB_Status == USBH_URB_ERROR)
 800a1e8:	7bbb      	ldrb	r3, [r7, #14]
 800a1ea:	2b04      	cmp	r3, #4
 800a1ec:	f040 8099 	bne.w	800a322 <USBH_HandleControl+0x2d6>
          phost->Control.state = CTRL_ERROR;
 800a1f0:	687b      	ldr	r3, [r7, #4]
 800a1f2:	220b      	movs	r2, #11
 800a1f4:	761a      	strb	r2, [r3, #24]
          status = USBH_FAIL;
 800a1f6:	2302      	movs	r3, #2
 800a1f8:	73fb      	strb	r3, [r7, #15]
      break;
 800a1fa:	e092      	b.n	800a322 <USBH_HandleControl+0x2d6>

    case CTRL_STATUS_IN:
      /* Send 0 bytes out packet */
      (void)USBH_CtlReceiveData(phost, NULL, 0U, phost->Control.pipe_in);
 800a1fc:	687b      	ldr	r3, [r7, #4]
 800a1fe:	791b      	ldrb	r3, [r3, #4]
 800a200:	2200      	movs	r2, #0
 800a202:	2100      	movs	r1, #0
 800a204:	6878      	ldr	r0, [r7, #4]
 800a206:	f000 f8d6 	bl	800a3b6 <USBH_CtlReceiveData>

#if defined (USBH_IN_NAK_PROCESS) && (USBH_IN_NAK_PROCESS == 1U)
      phost->NakTimer = phost->Timer;
#endif  /* defined (USBH_IN_NAK_PROCESS) && (USBH_IN_NAK_PROCESS == 1U) */

      phost->Control.timer = (uint16_t)phost->Timer;
 800a20a:	687b      	ldr	r3, [r7, #4]
 800a20c:	f8d3 33c4 	ldr.w	r3, [r3, #964]	@ 0x3c4
 800a210:	b29a      	uxth	r2, r3
 800a212:	687b      	ldr	r3, [r7, #4]
 800a214:	81da      	strh	r2, [r3, #14]
      phost->Control.state = CTRL_STATUS_IN_WAIT;
 800a216:	687b      	ldr	r3, [r7, #4]
 800a218:	2208      	movs	r2, #8
 800a21a:	761a      	strb	r2, [r3, #24]

      break;
 800a21c:	e086      	b.n	800a32c <USBH_HandleControl+0x2e0>

    case CTRL_STATUS_IN_WAIT:

      URB_Status = USBH_LL_GetURBState(phost, phost->Control.pipe_in);
 800a21e:	687b      	ldr	r3, [r7, #4]
 800a220:	791b      	ldrb	r3, [r3, #4]
 800a222:	4619      	mov	r1, r3
 800a224:	6878      	ldr	r0, [r7, #4]
 800a226:	f000 fc01 	bl	800aa2c <USBH_LL_GetURBState>
 800a22a:	4603      	mov	r3, r0
 800a22c:	73bb      	strb	r3, [r7, #14]

      if (URB_Status == USBH_URB_DONE)
 800a22e:	7bbb      	ldrb	r3, [r7, #14]
 800a230:	2b01      	cmp	r3, #1
 800a232:	d105      	bne.n	800a240 <USBH_HandleControl+0x1f4>
      {
        /* Control transfers completed, Exit the State Machine */
        phost->Control.state = CTRL_COMPLETE;
 800a234:	687b      	ldr	r3, [r7, #4]
 800a236:	220d      	movs	r2, #13
 800a238:	761a      	strb	r2, [r3, #24]
        status = USBH_OK;
 800a23a:	2300      	movs	r3, #0
 800a23c:	73fb      	strb	r3, [r7, #15]
#if (USBH_USE_OS == 1U)
          USBH_OS_PutMessage(phost, USBH_CONTROL_EVENT, 0U, 0U);
#endif /* (USBH_USE_OS == 1U) */
        }
      }
      break;
 800a23e:	e072      	b.n	800a326 <USBH_HandleControl+0x2da>
      else if (URB_Status == USBH_URB_ERROR)
 800a240:	7bbb      	ldrb	r3, [r7, #14]
 800a242:	2b04      	cmp	r3, #4
 800a244:	d103      	bne.n	800a24e <USBH_HandleControl+0x202>
        phost->Control.state = CTRL_ERROR;
 800a246:	687b      	ldr	r3, [r7, #4]
 800a248:	220b      	movs	r2, #11
 800a24a:	761a      	strb	r2, [r3, #24]
      break;
 800a24c:	e06b      	b.n	800a326 <USBH_HandleControl+0x2da>
        if (URB_Status == USBH_URB_STALL)
 800a24e:	7bbb      	ldrb	r3, [r7, #14]
 800a250:	2b05      	cmp	r3, #5
 800a252:	d168      	bne.n	800a326 <USBH_HandleControl+0x2da>
          status = USBH_NOT_SUPPORTED;
 800a254:	2303      	movs	r3, #3
 800a256:	73fb      	strb	r3, [r7, #15]
      break;
 800a258:	e065      	b.n	800a326 <USBH_HandleControl+0x2da>

    case CTRL_STATUS_OUT:
      (void)USBH_CtlSendData(phost, NULL, 0U, phost->Control.pipe_out, 1U);
 800a25a:	687b      	ldr	r3, [r7, #4]
 800a25c:	795b      	ldrb	r3, [r3, #5]
 800a25e:	2201      	movs	r2, #1
 800a260:	9200      	str	r2, [sp, #0]
 800a262:	2200      	movs	r2, #0
 800a264:	2100      	movs	r1, #0
 800a266:	6878      	ldr	r0, [r7, #4]
 800a268:	f000 f880 	bl	800a36c <USBH_CtlSendData>

      phost->Control.timer = (uint16_t)phost->Timer;
 800a26c:	687b      	ldr	r3, [r7, #4]
 800a26e:	f8d3 33c4 	ldr.w	r3, [r3, #964]	@ 0x3c4
 800a272:	b29a      	uxth	r2, r3
 800a274:	687b      	ldr	r3, [r7, #4]
 800a276:	81da      	strh	r2, [r3, #14]
      phost->Control.state = CTRL_STATUS_OUT_WAIT;
 800a278:	687b      	ldr	r3, [r7, #4]
 800a27a:	220a      	movs	r2, #10
 800a27c:	761a      	strb	r2, [r3, #24]
      break;
 800a27e:	e055      	b.n	800a32c <USBH_HandleControl+0x2e0>

    case CTRL_STATUS_OUT_WAIT:
      URB_Status = USBH_LL_GetURBState(phost, phost->Control.pipe_out);
 800a280:	687b      	ldr	r3, [r7, #4]
 800a282:	795b      	ldrb	r3, [r3, #5]
 800a284:	4619      	mov	r1, r3
 800a286:	6878      	ldr	r0, [r7, #4]
 800a288:	f000 fbd0 	bl	800aa2c <USBH_LL_GetURBState>
 800a28c:	4603      	mov	r3, r0
 800a28e:	73bb      	strb	r3, [r7, #14]
      if (URB_Status == USBH_URB_DONE)
 800a290:	7bbb      	ldrb	r3, [r7, #14]
 800a292:	2b01      	cmp	r3, #1
 800a294:	d105      	bne.n	800a2a2 <USBH_HandleControl+0x256>
      {
        status = USBH_OK;
 800a296:	2300      	movs	r3, #0
 800a298:	73fb      	strb	r3, [r7, #15]
        phost->Control.state = CTRL_COMPLETE;
 800a29a:	687b      	ldr	r3, [r7, #4]
 800a29c:	220d      	movs	r2, #13
 800a29e:	761a      	strb	r2, [r3, #24]
#if (USBH_USE_OS == 1U)
          USBH_OS_PutMessage(phost, USBH_CONTROL_EVENT, 0U, 0U);
#endif /* (USBH_USE_OS == 1U) */
        }
      }
      break;
 800a2a0:	e043      	b.n	800a32a <USBH_HandleControl+0x2de>
      else if (URB_Status == USBH_URB_NOTREADY)
 800a2a2:	7bbb      	ldrb	r3, [r7, #14]
 800a2a4:	2b02      	cmp	r3, #2
 800a2a6:	d103      	bne.n	800a2b0 <USBH_HandleControl+0x264>
        phost->Control.state = CTRL_STATUS_OUT;
 800a2a8:	687b      	ldr	r3, [r7, #4]
 800a2aa:	2209      	movs	r2, #9
 800a2ac:	761a      	strb	r2, [r3, #24]
      break;
 800a2ae:	e03c      	b.n	800a32a <USBH_HandleControl+0x2de>
        if (URB_Status == USBH_URB_ERROR)
 800a2b0:	7bbb      	ldrb	r3, [r7, #14]
 800a2b2:	2b04      	cmp	r3, #4
 800a2b4:	d139      	bne.n	800a32a <USBH_HandleControl+0x2de>
          phost->Control.state = CTRL_ERROR;
 800a2b6:	687b      	ldr	r3, [r7, #4]
 800a2b8:	220b      	movs	r2, #11
 800a2ba:	761a      	strb	r2, [r3, #24]
      break;
 800a2bc:	e035      	b.n	800a32a <USBH_HandleControl+0x2de>
      PID; i.e., recovery actions via some other pipe are not required for control
      endpoints. For the Default Control Pipe, a device reset will ultimately be
      required to clear the halt or error condition if the next Setup PID is not
      accepted.
      */
      if (++phost->Control.errorcount <= USBH_MAX_ERROR_COUNT)
 800a2be:	687b      	ldr	r3, [r7, #4]
 800a2c0:	7e5b      	ldrb	r3, [r3, #25]
 800a2c2:	3301      	adds	r3, #1
 800a2c4:	b2da      	uxtb	r2, r3
 800a2c6:	687b      	ldr	r3, [r7, #4]
 800a2c8:	765a      	strb	r2, [r3, #25]
 800a2ca:	687b      	ldr	r3, [r7, #4]
 800a2cc:	7e5b      	ldrb	r3, [r3, #25]
 800a2ce:	2b02      	cmp	r3, #2
 800a2d0:	d806      	bhi.n	800a2e0 <USBH_HandleControl+0x294>
      {
        /* Do the transmission again, starting from SETUP Packet */
        phost->Control.state = CTRL_SETUP;
 800a2d2:	687b      	ldr	r3, [r7, #4]
 800a2d4:	2201      	movs	r2, #1
 800a2d6:	761a      	strb	r2, [r3, #24]
        phost->RequestState = CMD_SEND;
 800a2d8:	687b      	ldr	r3, [r7, #4]
 800a2da:	2201      	movs	r2, #1
 800a2dc:	709a      	strb	r2, [r3, #2]
        (void)USBH_FreePipe(phost, phost->Control.pipe_in);

        phost->gState = HOST_IDLE;
        status = USBH_FAIL;
      }
      break;
 800a2de:	e025      	b.n	800a32c <USBH_HandleControl+0x2e0>
        phost->pUser(phost, HOST_USER_UNRECOVERED_ERROR);
 800a2e0:	687b      	ldr	r3, [r7, #4]
 800a2e2:	f8d3 33d4 	ldr.w	r3, [r3, #980]	@ 0x3d4
 800a2e6:	2106      	movs	r1, #6
 800a2e8:	6878      	ldr	r0, [r7, #4]
 800a2ea:	4798      	blx	r3
        phost->Control.errorcount = 0U;
 800a2ec:	687b      	ldr	r3, [r7, #4]
 800a2ee:	2200      	movs	r2, #0
 800a2f0:	765a      	strb	r2, [r3, #25]
        (void)USBH_FreePipe(phost, phost->Control.pipe_out);
 800a2f2:	687b      	ldr	r3, [r7, #4]
 800a2f4:	795b      	ldrb	r3, [r3, #5]
 800a2f6:	4619      	mov	r1, r3
 800a2f8:	6878      	ldr	r0, [r7, #4]
 800a2fa:	f000 f90d 	bl	800a518 <USBH_FreePipe>
        (void)USBH_FreePipe(phost, phost->Control.pipe_in);
 800a2fe:	687b      	ldr	r3, [r7, #4]
 800a300:	791b      	ldrb	r3, [r3, #4]
 800a302:	4619      	mov	r1, r3
 800a304:	6878      	ldr	r0, [r7, #4]
 800a306:	f000 f907 	bl	800a518 <USBH_FreePipe>
        phost->gState = HOST_IDLE;
 800a30a:	687b      	ldr	r3, [r7, #4]
 800a30c:	2200      	movs	r2, #0
 800a30e:	701a      	strb	r2, [r3, #0]
        status = USBH_FAIL;
 800a310:	2302      	movs	r3, #2
 800a312:	73fb      	strb	r3, [r7, #15]
      break;
 800a314:	e00a      	b.n	800a32c <USBH_HandleControl+0x2e0>

    default:
      break;
 800a316:	bf00      	nop
 800a318:	e008      	b.n	800a32c <USBH_HandleControl+0x2e0>
      break;
 800a31a:	bf00      	nop
 800a31c:	e006      	b.n	800a32c <USBH_HandleControl+0x2e0>
      break;
 800a31e:	bf00      	nop
 800a320:	e004      	b.n	800a32c <USBH_HandleControl+0x2e0>
      break;
 800a322:	bf00      	nop
 800a324:	e002      	b.n	800a32c <USBH_HandleControl+0x2e0>
      break;
 800a326:	bf00      	nop
 800a328:	e000      	b.n	800a32c <USBH_HandleControl+0x2e0>
      break;
 800a32a:	bf00      	nop
  }

  return status;
 800a32c:	7bfb      	ldrb	r3, [r7, #15]
}
 800a32e:	4618      	mov	r0, r3
 800a330:	3710      	adds	r7, #16
 800a332:	46bd      	mov	sp, r7
 800a334:	bd80      	pop	{r7, pc}
 800a336:	bf00      	nop

0800a338 <USBH_CtlSendSetup>:
  * @retval USBH Status
  */
USBH_StatusTypeDef USBH_CtlSendSetup(USBH_HandleTypeDef *phost,
                                     uint8_t *buff,
                                     uint8_t pipe_num)
{
 800a338:	b580      	push	{r7, lr}
 800a33a:	b088      	sub	sp, #32
 800a33c:	af04      	add	r7, sp, #16
 800a33e:	60f8      	str	r0, [r7, #12]
 800a340:	60b9      	str	r1, [r7, #8]
 800a342:	4613      	mov	r3, r2
 800a344:	71fb      	strb	r3, [r7, #7]

  (void)USBH_LL_SubmitURB(phost,                /* Driver handle    */
 800a346:	79f9      	ldrb	r1, [r7, #7]
 800a348:	2300      	movs	r3, #0
 800a34a:	9303      	str	r3, [sp, #12]
 800a34c:	2308      	movs	r3, #8
 800a34e:	9302      	str	r3, [sp, #8]
 800a350:	68bb      	ldr	r3, [r7, #8]
 800a352:	9301      	str	r3, [sp, #4]
 800a354:	2300      	movs	r3, #0
 800a356:	9300      	str	r3, [sp, #0]
 800a358:	2300      	movs	r3, #0
 800a35a:	2200      	movs	r2, #0
 800a35c:	68f8      	ldr	r0, [r7, #12]
 800a35e:	f000 fb34 	bl	800a9ca <USBH_LL_SubmitURB>
                          USBH_EP_CONTROL,      /* EP type          */
                          USBH_PID_SETUP,       /* Type setup       */
                          buff,                 /* data buffer      */
                          USBH_SETUP_PKT_SIZE,  /* data length      */
                          0U);
  return USBH_OK;
 800a362:	2300      	movs	r3, #0
}
 800a364:	4618      	mov	r0, r3
 800a366:	3710      	adds	r7, #16
 800a368:	46bd      	mov	sp, r7
 800a36a:	bd80      	pop	{r7, pc}

0800a36c <USBH_CtlSendData>:
USBH_StatusTypeDef USBH_CtlSendData(USBH_HandleTypeDef *phost,
                                    uint8_t *buff,
                                    uint16_t length,
                                    uint8_t pipe_num,
                                    uint8_t do_ping)
{
 800a36c:	b580      	push	{r7, lr}
 800a36e:	b088      	sub	sp, #32
 800a370:	af04      	add	r7, sp, #16
 800a372:	60f8      	str	r0, [r7, #12]
 800a374:	60b9      	str	r1, [r7, #8]
 800a376:	4611      	mov	r1, r2
 800a378:	461a      	mov	r2, r3
 800a37a:	460b      	mov	r3, r1
 800a37c:	80fb      	strh	r3, [r7, #6]
 800a37e:	4613      	mov	r3, r2
 800a380:	717b      	strb	r3, [r7, #5]
  if (phost->device.speed != USBH_SPEED_HIGH)
 800a382:	68fb      	ldr	r3, [r7, #12]
 800a384:	f893 331d 	ldrb.w	r3, [r3, #797]	@ 0x31d
 800a388:	2b00      	cmp	r3, #0
 800a38a:	d001      	beq.n	800a390 <USBH_CtlSendData+0x24>
  {
    do_ping = 0U;
 800a38c:	2300      	movs	r3, #0
 800a38e:	763b      	strb	r3, [r7, #24]
  }

  (void)USBH_LL_SubmitURB(phost,                /* Driver handle    */
 800a390:	7979      	ldrb	r1, [r7, #5]
 800a392:	7e3b      	ldrb	r3, [r7, #24]
 800a394:	9303      	str	r3, [sp, #12]
 800a396:	88fb      	ldrh	r3, [r7, #6]
 800a398:	9302      	str	r3, [sp, #8]
 800a39a:	68bb      	ldr	r3, [r7, #8]
 800a39c:	9301      	str	r3, [sp, #4]
 800a39e:	2301      	movs	r3, #1
 800a3a0:	9300      	str	r3, [sp, #0]
 800a3a2:	2300      	movs	r3, #0
 800a3a4:	2200      	movs	r2, #0
 800a3a6:	68f8      	ldr	r0, [r7, #12]
 800a3a8:	f000 fb0f 	bl	800a9ca <USBH_LL_SubmitURB>
                          USBH_PID_DATA,        /* Type Data        */
                          buff,                 /* data buffer      */
                          length,               /* data length      */
                          do_ping);             /* do ping (HS Only)*/

  return USBH_OK;
 800a3ac:	2300      	movs	r3, #0
}
 800a3ae:	4618      	mov	r0, r3
 800a3b0:	3710      	adds	r7, #16
 800a3b2:	46bd      	mov	sp, r7
 800a3b4:	bd80      	pop	{r7, pc}

0800a3b6 <USBH_CtlReceiveData>:
  */
USBH_StatusTypeDef USBH_CtlReceiveData(USBH_HandleTypeDef *phost,
                                       uint8_t *buff,
                                       uint16_t length,
                                       uint8_t pipe_num)
{
 800a3b6:	b580      	push	{r7, lr}
 800a3b8:	b088      	sub	sp, #32
 800a3ba:	af04      	add	r7, sp, #16
 800a3bc:	60f8      	str	r0, [r7, #12]
 800a3be:	60b9      	str	r1, [r7, #8]
 800a3c0:	4611      	mov	r1, r2
 800a3c2:	461a      	mov	r2, r3
 800a3c4:	460b      	mov	r3, r1
 800a3c6:	80fb      	strh	r3, [r7, #6]
 800a3c8:	4613      	mov	r3, r2
 800a3ca:	717b      	strb	r3, [r7, #5]
  (void)USBH_LL_SubmitURB(phost,                /* Driver handle    */
 800a3cc:	7979      	ldrb	r1, [r7, #5]
 800a3ce:	2300      	movs	r3, #0
 800a3d0:	9303      	str	r3, [sp, #12]
 800a3d2:	88fb      	ldrh	r3, [r7, #6]
 800a3d4:	9302      	str	r3, [sp, #8]
 800a3d6:	68bb      	ldr	r3, [r7, #8]
 800a3d8:	9301      	str	r3, [sp, #4]
 800a3da:	2301      	movs	r3, #1
 800a3dc:	9300      	str	r3, [sp, #0]
 800a3de:	2300      	movs	r3, #0
 800a3e0:	2201      	movs	r2, #1
 800a3e2:	68f8      	ldr	r0, [r7, #12]
 800a3e4:	f000 faf1 	bl	800a9ca <USBH_LL_SubmitURB>
                          USBH_EP_CONTROL,      /* EP type          */
                          USBH_PID_DATA,        /* Type Data        */
                          buff,                 /* data buffer      */
                          length,               /* data length      */
                          0U);
  return USBH_OK;
 800a3e8:	2300      	movs	r3, #0

}
 800a3ea:	4618      	mov	r0, r3
 800a3ec:	3710      	adds	r7, #16
 800a3ee:	46bd      	mov	sp, r7
 800a3f0:	bd80      	pop	{r7, pc}

0800a3f2 <USBH_BulkSendData>:
USBH_StatusTypeDef USBH_BulkSendData(USBH_HandleTypeDef *phost,
                                     uint8_t *buff,
                                     uint16_t length,
                                     uint8_t pipe_num,
                                     uint8_t do_ping)
{
 800a3f2:	b580      	push	{r7, lr}
 800a3f4:	b088      	sub	sp, #32
 800a3f6:	af04      	add	r7, sp, #16
 800a3f8:	60f8      	str	r0, [r7, #12]
 800a3fa:	60b9      	str	r1, [r7, #8]
 800a3fc:	4611      	mov	r1, r2
 800a3fe:	461a      	mov	r2, r3
 800a400:	460b      	mov	r3, r1
 800a402:	80fb      	strh	r3, [r7, #6]
 800a404:	4613      	mov	r3, r2
 800a406:	717b      	strb	r3, [r7, #5]
  if (phost->device.speed != USBH_SPEED_HIGH)
 800a408:	68fb      	ldr	r3, [r7, #12]
 800a40a:	f893 331d 	ldrb.w	r3, [r3, #797]	@ 0x31d
 800a40e:	2b00      	cmp	r3, #0
 800a410:	d001      	beq.n	800a416 <USBH_BulkSendData+0x24>
  {
    do_ping = 0U;
 800a412:	2300      	movs	r3, #0
 800a414:	763b      	strb	r3, [r7, #24]
  }

  (void)USBH_LL_SubmitURB(phost,                /* Driver handle    */
 800a416:	7979      	ldrb	r1, [r7, #5]
 800a418:	7e3b      	ldrb	r3, [r7, #24]
 800a41a:	9303      	str	r3, [sp, #12]
 800a41c:	88fb      	ldrh	r3, [r7, #6]
 800a41e:	9302      	str	r3, [sp, #8]
 800a420:	68bb      	ldr	r3, [r7, #8]
 800a422:	9301      	str	r3, [sp, #4]
 800a424:	2301      	movs	r3, #1
 800a426:	9300      	str	r3, [sp, #0]
 800a428:	2302      	movs	r3, #2
 800a42a:	2200      	movs	r2, #0
 800a42c:	68f8      	ldr	r0, [r7, #12]
 800a42e:	f000 facc 	bl	800a9ca <USBH_LL_SubmitURB>
                          USBH_EP_BULK,         /* EP type          */
                          USBH_PID_DATA,        /* Type Data        */
                          buff,                 /* data buffer      */
                          length,               /* data length      */
                          do_ping);             /* do ping (HS Only)*/
  return USBH_OK;
 800a432:	2300      	movs	r3, #0
}
 800a434:	4618      	mov	r0, r3
 800a436:	3710      	adds	r7, #16
 800a438:	46bd      	mov	sp, r7
 800a43a:	bd80      	pop	{r7, pc}

0800a43c <USBH_BulkReceiveData>:
  */
USBH_StatusTypeDef USBH_BulkReceiveData(USBH_HandleTypeDef *phost,
                                        uint8_t *buff,
                                        uint16_t length,
                                        uint8_t pipe_num)
{
 800a43c:	b580      	push	{r7, lr}
 800a43e:	b088      	sub	sp, #32
 800a440:	af04      	add	r7, sp, #16
 800a442:	60f8      	str	r0, [r7, #12]
 800a444:	60b9      	str	r1, [r7, #8]
 800a446:	4611      	mov	r1, r2
 800a448:	461a      	mov	r2, r3
 800a44a:	460b      	mov	r3, r1
 800a44c:	80fb      	strh	r3, [r7, #6]
 800a44e:	4613      	mov	r3, r2
 800a450:	717b      	strb	r3, [r7, #5]
  (void)USBH_LL_SubmitURB(phost,                /* Driver handle    */
 800a452:	7979      	ldrb	r1, [r7, #5]
 800a454:	2300      	movs	r3, #0
 800a456:	9303      	str	r3, [sp, #12]
 800a458:	88fb      	ldrh	r3, [r7, #6]
 800a45a:	9302      	str	r3, [sp, #8]
 800a45c:	68bb      	ldr	r3, [r7, #8]
 800a45e:	9301      	str	r3, [sp, #4]
 800a460:	2301      	movs	r3, #1
 800a462:	9300      	str	r3, [sp, #0]
 800a464:	2302      	movs	r3, #2
 800a466:	2201      	movs	r2, #1
 800a468:	68f8      	ldr	r0, [r7, #12]
 800a46a:	f000 faae 	bl	800a9ca <USBH_LL_SubmitURB>
                          USBH_EP_BULK,         /* EP type          */
                          USBH_PID_DATA,        /* Type Data        */
                          buff,                 /* data buffer      */
                          length,               /* data length      */
                          0U);
  return USBH_OK;
 800a46e:	2300      	movs	r3, #0
}
 800a470:	4618      	mov	r0, r3
 800a472:	3710      	adds	r7, #16
 800a474:	46bd      	mov	sp, r7
 800a476:	bd80      	pop	{r7, pc}

0800a478 <USBH_OpenPipe>:
  * @retval USBH Status
  */
USBH_StatusTypeDef USBH_OpenPipe(USBH_HandleTypeDef *phost, uint8_t pipe_num,
                                 uint8_t epnum, uint8_t dev_address,
                                 uint8_t speed, uint8_t ep_type, uint16_t mps)
{
 800a478:	b580      	push	{r7, lr}
 800a47a:	b086      	sub	sp, #24
 800a47c:	af04      	add	r7, sp, #16
 800a47e:	6078      	str	r0, [r7, #4]
 800a480:	4608      	mov	r0, r1
 800a482:	4611      	mov	r1, r2
 800a484:	461a      	mov	r2, r3
 800a486:	4603      	mov	r3, r0
 800a488:	70fb      	strb	r3, [r7, #3]
 800a48a:	460b      	mov	r3, r1
 800a48c:	70bb      	strb	r3, [r7, #2]
 800a48e:	4613      	mov	r3, r2
 800a490:	707b      	strb	r3, [r7, #1]
  (void)USBH_LL_OpenPipe(phost, pipe_num, epnum, dev_address, speed, ep_type, mps);
 800a492:	7878      	ldrb	r0, [r7, #1]
 800a494:	78ba      	ldrb	r2, [r7, #2]
 800a496:	78f9      	ldrb	r1, [r7, #3]
 800a498:	8b3b      	ldrh	r3, [r7, #24]
 800a49a:	9302      	str	r3, [sp, #8]
 800a49c:	7d3b      	ldrb	r3, [r7, #20]
 800a49e:	9301      	str	r3, [sp, #4]
 800a4a0:	7c3b      	ldrb	r3, [r7, #16]
 800a4a2:	9300      	str	r3, [sp, #0]
 800a4a4:	4603      	mov	r3, r0
 800a4a6:	6878      	ldr	r0, [r7, #4]
 800a4a8:	f000 fa53 	bl	800a952 <USBH_LL_OpenPipe>

  return USBH_OK;
 800a4ac:	2300      	movs	r3, #0
}
 800a4ae:	4618      	mov	r0, r3
 800a4b0:	3708      	adds	r7, #8
 800a4b2:	46bd      	mov	sp, r7
 800a4b4:	bd80      	pop	{r7, pc}

0800a4b6 <USBH_ClosePipe>:
  * @param  phost: Host Handle
  * @param  pipe_num: Pipe Number
  * @retval USBH Status
  */
USBH_StatusTypeDef USBH_ClosePipe(USBH_HandleTypeDef *phost, uint8_t pipe_num)
{
 800a4b6:	b580      	push	{r7, lr}
 800a4b8:	b082      	sub	sp, #8
 800a4ba:	af00      	add	r7, sp, #0
 800a4bc:	6078      	str	r0, [r7, #4]
 800a4be:	460b      	mov	r3, r1
 800a4c0:	70fb      	strb	r3, [r7, #3]
  (void)USBH_LL_ClosePipe(phost, pipe_num);
 800a4c2:	78fb      	ldrb	r3, [r7, #3]
 800a4c4:	4619      	mov	r1, r3
 800a4c6:	6878      	ldr	r0, [r7, #4]
 800a4c8:	f000 fa72 	bl	800a9b0 <USBH_LL_ClosePipe>

  return USBH_OK;
 800a4cc:	2300      	movs	r3, #0
}
 800a4ce:	4618      	mov	r0, r3
 800a4d0:	3708      	adds	r7, #8
 800a4d2:	46bd      	mov	sp, r7
 800a4d4:	bd80      	pop	{r7, pc}

0800a4d6 <USBH_AllocPipe>:
  * @param  phost: Host Handle
  * @param  ep_addr: End point for which the Pipe to be allocated
  * @retval Pipe number
  */
uint8_t USBH_AllocPipe(USBH_HandleTypeDef *phost, uint8_t ep_addr)
{
 800a4d6:	b580      	push	{r7, lr}
 800a4d8:	b084      	sub	sp, #16
 800a4da:	af00      	add	r7, sp, #0
 800a4dc:	6078      	str	r0, [r7, #4]
 800a4de:	460b      	mov	r3, r1
 800a4e0:	70fb      	strb	r3, [r7, #3]
  uint16_t pipe;

  pipe =  USBH_GetFreePipe(phost);
 800a4e2:	6878      	ldr	r0, [r7, #4]
 800a4e4:	f000 f836 	bl	800a554 <USBH_GetFreePipe>
 800a4e8:	4603      	mov	r3, r0
 800a4ea:	81fb      	strh	r3, [r7, #14]

  if (pipe != 0xFFFFU)
 800a4ec:	89fb      	ldrh	r3, [r7, #14]
 800a4ee:	f64f 72ff 	movw	r2, #65535	@ 0xffff
 800a4f2:	4293      	cmp	r3, r2
 800a4f4:	d00a      	beq.n	800a50c <USBH_AllocPipe+0x36>
  {
    phost->Pipes[pipe & 0xFU] = (uint32_t)(0x8000U | ep_addr);
 800a4f6:	78fa      	ldrb	r2, [r7, #3]
 800a4f8:	89fb      	ldrh	r3, [r7, #14]
 800a4fa:	f003 030f 	and.w	r3, r3, #15
 800a4fe:	f442 4200 	orr.w	r2, r2, #32768	@ 0x8000
 800a502:	6879      	ldr	r1, [r7, #4]
 800a504:	33e0      	adds	r3, #224	@ 0xe0
 800a506:	009b      	lsls	r3, r3, #2
 800a508:	440b      	add	r3, r1
 800a50a:	605a      	str	r2, [r3, #4]
  }

  return (uint8_t)pipe;
 800a50c:	89fb      	ldrh	r3, [r7, #14]
 800a50e:	b2db      	uxtb	r3, r3
}
 800a510:	4618      	mov	r0, r3
 800a512:	3710      	adds	r7, #16
 800a514:	46bd      	mov	sp, r7
 800a516:	bd80      	pop	{r7, pc}

0800a518 <USBH_FreePipe>:
  * @param  phost: Host Handle
  * @param  idx: Pipe number to be freed
  * @retval USBH Status
  */
USBH_StatusTypeDef USBH_FreePipe(USBH_HandleTypeDef *phost, uint8_t idx)
{
 800a518:	b480      	push	{r7}
 800a51a:	b083      	sub	sp, #12
 800a51c:	af00      	add	r7, sp, #0
 800a51e:	6078      	str	r0, [r7, #4]
 800a520:	460b      	mov	r3, r1
 800a522:	70fb      	strb	r3, [r7, #3]
  if (idx < USBH_MAX_PIPES_NBR)
 800a524:	78fb      	ldrb	r3, [r7, #3]
 800a526:	2b0f      	cmp	r3, #15
 800a528:	d80d      	bhi.n	800a546 <USBH_FreePipe+0x2e>
  {
    phost->Pipes[idx] &= 0x7FFFU;
 800a52a:	78fb      	ldrb	r3, [r7, #3]
 800a52c:	687a      	ldr	r2, [r7, #4]
 800a52e:	33e0      	adds	r3, #224	@ 0xe0
 800a530:	009b      	lsls	r3, r3, #2
 800a532:	4413      	add	r3, r2
 800a534:	685a      	ldr	r2, [r3, #4]
 800a536:	78fb      	ldrb	r3, [r7, #3]
 800a538:	f3c2 020e 	ubfx	r2, r2, #0, #15
 800a53c:	6879      	ldr	r1, [r7, #4]
 800a53e:	33e0      	adds	r3, #224	@ 0xe0
 800a540:	009b      	lsls	r3, r3, #2
 800a542:	440b      	add	r3, r1
 800a544:	605a      	str	r2, [r3, #4]
  }

  return USBH_OK;
 800a546:	2300      	movs	r3, #0
}
 800a548:	4618      	mov	r0, r3
 800a54a:	370c      	adds	r7, #12
 800a54c:	46bd      	mov	sp, r7
 800a54e:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a552:	4770      	bx	lr

0800a554 <USBH_GetFreePipe>:
  * @param  phost: Host Handle
  *         Get a free Pipe number for allocation to a device endpoint
  * @retval idx: Free Pipe number
  */
static uint16_t USBH_GetFreePipe(USBH_HandleTypeDef *phost)
{
 800a554:	b480      	push	{r7}
 800a556:	b085      	sub	sp, #20
 800a558:	af00      	add	r7, sp, #0
 800a55a:	6078      	str	r0, [r7, #4]
  uint8_t idx = 0U;
 800a55c:	2300      	movs	r3, #0
 800a55e:	73fb      	strb	r3, [r7, #15]

  for (idx = 0U; idx < USBH_MAX_PIPES_NBR; idx++)
 800a560:	2300      	movs	r3, #0
 800a562:	73fb      	strb	r3, [r7, #15]
 800a564:	e00f      	b.n	800a586 <USBH_GetFreePipe+0x32>
  {
    if ((phost->Pipes[idx] & 0x8000U) == 0U)
 800a566:	7bfb      	ldrb	r3, [r7, #15]
 800a568:	687a      	ldr	r2, [r7, #4]
 800a56a:	33e0      	adds	r3, #224	@ 0xe0
 800a56c:	009b      	lsls	r3, r3, #2
 800a56e:	4413      	add	r3, r2
 800a570:	685b      	ldr	r3, [r3, #4]
 800a572:	f403 4300 	and.w	r3, r3, #32768	@ 0x8000
 800a576:	2b00      	cmp	r3, #0
 800a578:	d102      	bne.n	800a580 <USBH_GetFreePipe+0x2c>
    {
      return (uint16_t)idx;
 800a57a:	7bfb      	ldrb	r3, [r7, #15]
 800a57c:	b29b      	uxth	r3, r3
 800a57e:	e007      	b.n	800a590 <USBH_GetFreePipe+0x3c>
  for (idx = 0U; idx < USBH_MAX_PIPES_NBR; idx++)
 800a580:	7bfb      	ldrb	r3, [r7, #15]
 800a582:	3301      	adds	r3, #1
 800a584:	73fb      	strb	r3, [r7, #15]
 800a586:	7bfb      	ldrb	r3, [r7, #15]
 800a588:	2b0f      	cmp	r3, #15
 800a58a:	d9ec      	bls.n	800a566 <USBH_GetFreePipe+0x12>
    }
  }

  return 0xFFFFU;
 800a58c:	f64f 73ff 	movw	r3, #65535	@ 0xffff
}
 800a590:	4618      	mov	r0, r3
 800a592:	3714      	adds	r7, #20
 800a594:	46bd      	mov	sp, r7
 800a596:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a59a:	4770      	bx	lr

0800a59c <MX_USB_HOST_Init>:
/**
  * Init USB host library, add supported class and start the library
  * @retval None
  */
void MX_USB_HOST_Init(void)
{
 800a59c:	b580      	push	{r7, lr}
 800a59e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN USB_HOST_Init_PreTreatment */

  /* USER CODE END USB_HOST_Init_PreTreatment */

  /* Init host Library, add supported class and start the library. */
  if (USBH_Init(&hUsbHostFS, USBH_UserProcess, HOST_FS) != USBH_OK)
 800a5a0:	2201      	movs	r2, #1
 800a5a2:	490e      	ldr	r1, [pc, #56]	@ (800a5dc <MX_USB_HOST_Init+0x40>)
 800a5a4:	480e      	ldr	r0, [pc, #56]	@ (800a5e0 <MX_USB_HOST_Init+0x44>)
 800a5a6:	f7fe fb0f 	bl	8008bc8 <USBH_Init>
 800a5aa:	4603      	mov	r3, r0
 800a5ac:	2b00      	cmp	r3, #0
 800a5ae:	d001      	beq.n	800a5b4 <MX_USB_HOST_Init+0x18>
  {
    Error_Handler();
 800a5b0:	f7f6 fb68 	bl	8000c84 <Error_Handler>
  }
  if (USBH_RegisterClass(&hUsbHostFS, USBH_CDC_CLASS) != USBH_OK)
 800a5b4:	490b      	ldr	r1, [pc, #44]	@ (800a5e4 <MX_USB_HOST_Init+0x48>)
 800a5b6:	480a      	ldr	r0, [pc, #40]	@ (800a5e0 <MX_USB_HOST_Init+0x44>)
 800a5b8:	f7fe fbb1 	bl	8008d1e <USBH_RegisterClass>
 800a5bc:	4603      	mov	r3, r0
 800a5be:	2b00      	cmp	r3, #0
 800a5c0:	d001      	beq.n	800a5c6 <MX_USB_HOST_Init+0x2a>
  {
    Error_Handler();
 800a5c2:	f7f6 fb5f 	bl	8000c84 <Error_Handler>
  }
  if (USBH_Start(&hUsbHostFS) != USBH_OK)
 800a5c6:	4806      	ldr	r0, [pc, #24]	@ (800a5e0 <MX_USB_HOST_Init+0x44>)
 800a5c8:	f7fe fc35 	bl	8008e36 <USBH_Start>
 800a5cc:	4603      	mov	r3, r0
 800a5ce:	2b00      	cmp	r3, #0
 800a5d0:	d001      	beq.n	800a5d6 <MX_USB_HOST_Init+0x3a>
  {
    Error_Handler();
 800a5d2:	f7f6 fb57 	bl	8000c84 <Error_Handler>
  }
  /* USER CODE BEGIN USB_HOST_Init_PostTreatment */

  /* USER CODE END USB_HOST_Init_PostTreatment */
}
 800a5d6:	bf00      	nop
 800a5d8:	bd80      	pop	{r7, pc}
 800a5da:	bf00      	nop
 800a5dc:	0800a5fd 	.word	0x0800a5fd
 800a5e0:	200002d4 	.word	0x200002d4
 800a5e4:	2000000c 	.word	0x2000000c

0800a5e8 <MX_USB_HOST_Process>:

/*
 * Background task
 */
void MX_USB_HOST_Process(void)
{
 800a5e8:	b580      	push	{r7, lr}
 800a5ea:	af00      	add	r7, sp, #0
  /* USB Host Background task */
  USBH_Process(&hUsbHostFS);
 800a5ec:	4802      	ldr	r0, [pc, #8]	@ (800a5f8 <MX_USB_HOST_Process+0x10>)
 800a5ee:	f7fe fc33 	bl	8008e58 <USBH_Process>
}
 800a5f2:	bf00      	nop
 800a5f4:	bd80      	pop	{r7, pc}
 800a5f6:	bf00      	nop
 800a5f8:	200002d4 	.word	0x200002d4

0800a5fc <USBH_UserProcess>:
/*
 * user callback definition
 */
static void USBH_UserProcess  (USBH_HandleTypeDef *phost, uint8_t id)
{
 800a5fc:	b480      	push	{r7}
 800a5fe:	b083      	sub	sp, #12
 800a600:	af00      	add	r7, sp, #0
 800a602:	6078      	str	r0, [r7, #4]
 800a604:	460b      	mov	r3, r1
 800a606:	70fb      	strb	r3, [r7, #3]
  /* USER CODE BEGIN CALL_BACK_1 */
  switch(id)
 800a608:	78fb      	ldrb	r3, [r7, #3]
 800a60a:	3b01      	subs	r3, #1
 800a60c:	2b04      	cmp	r3, #4
 800a60e:	d819      	bhi.n	800a644 <USBH_UserProcess+0x48>
 800a610:	a201      	add	r2, pc, #4	@ (adr r2, 800a618 <USBH_UserProcess+0x1c>)
 800a612:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800a616:	bf00      	nop
 800a618:	0800a645 	.word	0x0800a645
 800a61c:	0800a635 	.word	0x0800a635
 800a620:	0800a645 	.word	0x0800a645
 800a624:	0800a63d 	.word	0x0800a63d
 800a628:	0800a62d 	.word	0x0800a62d
  {
  case HOST_USER_SELECT_CONFIGURATION:
  break;

  case HOST_USER_DISCONNECTION:
  Appli_state = APPLICATION_DISCONNECT;
 800a62c:	4b09      	ldr	r3, [pc, #36]	@ (800a654 <USBH_UserProcess+0x58>)
 800a62e:	2203      	movs	r2, #3
 800a630:	701a      	strb	r2, [r3, #0]
  break;
 800a632:	e008      	b.n	800a646 <USBH_UserProcess+0x4a>

  case HOST_USER_CLASS_ACTIVE:
  Appli_state = APPLICATION_READY;
 800a634:	4b07      	ldr	r3, [pc, #28]	@ (800a654 <USBH_UserProcess+0x58>)
 800a636:	2202      	movs	r2, #2
 800a638:	701a      	strb	r2, [r3, #0]
  break;
 800a63a:	e004      	b.n	800a646 <USBH_UserProcess+0x4a>

  case HOST_USER_CONNECTION:
  Appli_state = APPLICATION_START;
 800a63c:	4b05      	ldr	r3, [pc, #20]	@ (800a654 <USBH_UserProcess+0x58>)
 800a63e:	2201      	movs	r2, #1
 800a640:	701a      	strb	r2, [r3, #0]
  break;
 800a642:	e000      	b.n	800a646 <USBH_UserProcess+0x4a>

  default:
  break;
 800a644:	bf00      	nop
  }
  /* USER CODE END CALL_BACK_1 */
}
 800a646:	bf00      	nop
 800a648:	370c      	adds	r7, #12
 800a64a:	46bd      	mov	sp, r7
 800a64c:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a650:	4770      	bx	lr
 800a652:	bf00      	nop
 800a654:	200006ac 	.word	0x200006ac

0800a658 <HAL_HCD_MspInit>:
                       LL Driver Callbacks (HCD -> USB Host Library)
*******************************************************************************/
/* MSP Init */

void HAL_HCD_MspInit(HCD_HandleTypeDef* hcdHandle)
{
 800a658:	b580      	push	{r7, lr}
 800a65a:	b08a      	sub	sp, #40	@ 0x28
 800a65c:	af00      	add	r7, sp, #0
 800a65e:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 800a660:	f107 0314 	add.w	r3, r7, #20
 800a664:	2200      	movs	r2, #0
 800a666:	601a      	str	r2, [r3, #0]
 800a668:	605a      	str	r2, [r3, #4]
 800a66a:	609a      	str	r2, [r3, #8]
 800a66c:	60da      	str	r2, [r3, #12]
 800a66e:	611a      	str	r2, [r3, #16]
  if(hcdHandle->Instance==USB_OTG_FS)
 800a670:	687b      	ldr	r3, [r7, #4]
 800a672:	681b      	ldr	r3, [r3, #0]
 800a674:	f1b3 4fa0 	cmp.w	r3, #1342177280	@ 0x50000000
 800a678:	d147      	bne.n	800a70a <HAL_HCD_MspInit+0xb2>
  {
  /* USER CODE BEGIN USB_OTG_FS_MspInit 0 */

  /* USER CODE END USB_OTG_FS_MspInit 0 */

    __HAL_RCC_GPIOA_CLK_ENABLE();
 800a67a:	2300      	movs	r3, #0
 800a67c:	613b      	str	r3, [r7, #16]
 800a67e:	4b25      	ldr	r3, [pc, #148]	@ (800a714 <HAL_HCD_MspInit+0xbc>)
 800a680:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800a682:	4a24      	ldr	r2, [pc, #144]	@ (800a714 <HAL_HCD_MspInit+0xbc>)
 800a684:	f043 0301 	orr.w	r3, r3, #1
 800a688:	6313      	str	r3, [r2, #48]	@ 0x30
 800a68a:	4b22      	ldr	r3, [pc, #136]	@ (800a714 <HAL_HCD_MspInit+0xbc>)
 800a68c:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800a68e:	f003 0301 	and.w	r3, r3, #1
 800a692:	613b      	str	r3, [r7, #16]
 800a694:	693b      	ldr	r3, [r7, #16]
    PA9     ------> USB_OTG_FS_VBUS
    PA10     ------> USB_OTG_FS_ID
    PA11     ------> USB_OTG_FS_DM
    PA12     ------> USB_OTG_FS_DP
    */
    GPIO_InitStruct.Pin = VBUS_FS_Pin;
 800a696:	f44f 7300 	mov.w	r3, #512	@ 0x200
 800a69a:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 800a69c:	2300      	movs	r3, #0
 800a69e:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 800a6a0:	2300      	movs	r3, #0
 800a6a2:	61fb      	str	r3, [r7, #28]
    HAL_GPIO_Init(VBUS_FS_GPIO_Port, &GPIO_InitStruct);
 800a6a4:	f107 0314 	add.w	r3, r7, #20
 800a6a8:	4619      	mov	r1, r3
 800a6aa:	481b      	ldr	r0, [pc, #108]	@ (800a718 <HAL_HCD_MspInit+0xc0>)
 800a6ac:	f7f8 f906 	bl	80028bc <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = OTG_FS_ID_Pin|OTG_FS_DM_Pin|OTG_FS_DP_Pin;
 800a6b0:	f44f 53e0 	mov.w	r3, #7168	@ 0x1c00
 800a6b4:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 800a6b6:	2302      	movs	r3, #2
 800a6b8:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 800a6ba:	2300      	movs	r3, #0
 800a6bc:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 800a6be:	2303      	movs	r3, #3
 800a6c0:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF10_OTG_FS;
 800a6c2:	230a      	movs	r3, #10
 800a6c4:	627b      	str	r3, [r7, #36]	@ 0x24
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 800a6c6:	f107 0314 	add.w	r3, r7, #20
 800a6ca:	4619      	mov	r1, r3
 800a6cc:	4812      	ldr	r0, [pc, #72]	@ (800a718 <HAL_HCD_MspInit+0xc0>)
 800a6ce:	f7f8 f8f5 	bl	80028bc <HAL_GPIO_Init>

    /* Peripheral clock enable */
    __HAL_RCC_USB_OTG_FS_CLK_ENABLE();
 800a6d2:	4b10      	ldr	r3, [pc, #64]	@ (800a714 <HAL_HCD_MspInit+0xbc>)
 800a6d4:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 800a6d6:	4a0f      	ldr	r2, [pc, #60]	@ (800a714 <HAL_HCD_MspInit+0xbc>)
 800a6d8:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 800a6dc:	6353      	str	r3, [r2, #52]	@ 0x34
 800a6de:	2300      	movs	r3, #0
 800a6e0:	60fb      	str	r3, [r7, #12]
 800a6e2:	4b0c      	ldr	r3, [pc, #48]	@ (800a714 <HAL_HCD_MspInit+0xbc>)
 800a6e4:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800a6e6:	4a0b      	ldr	r2, [pc, #44]	@ (800a714 <HAL_HCD_MspInit+0xbc>)
 800a6e8:	f443 4380 	orr.w	r3, r3, #16384	@ 0x4000
 800a6ec:	6453      	str	r3, [r2, #68]	@ 0x44
 800a6ee:	4b09      	ldr	r3, [pc, #36]	@ (800a714 <HAL_HCD_MspInit+0xbc>)
 800a6f0:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800a6f2:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 800a6f6:	60fb      	str	r3, [r7, #12]
 800a6f8:	68fb      	ldr	r3, [r7, #12]

    /* Peripheral interrupt init */
    HAL_NVIC_SetPriority(OTG_FS_IRQn, 0, 0);
 800a6fa:	2200      	movs	r2, #0
 800a6fc:	2100      	movs	r1, #0
 800a6fe:	2043      	movs	r0, #67	@ 0x43
 800a700:	f7f7 fd35 	bl	800216e <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(OTG_FS_IRQn);
 800a704:	2043      	movs	r0, #67	@ 0x43
 800a706:	f7f7 fd4e 	bl	80021a6 <HAL_NVIC_EnableIRQ>
  /* USER CODE BEGIN USB_OTG_FS_MspInit 1 */

  /* USER CODE END USB_OTG_FS_MspInit 1 */
  }
}
 800a70a:	bf00      	nop
 800a70c:	3728      	adds	r7, #40	@ 0x28
 800a70e:	46bd      	mov	sp, r7
 800a710:	bd80      	pop	{r7, pc}
 800a712:	bf00      	nop
 800a714:	40023800 	.word	0x40023800
 800a718:	40020000 	.word	0x40020000

0800a71c <HAL_HCD_SOF_Callback>:
  * @brief  SOF callback.
  * @param  hhcd: HCD handle
  * @retval None
  */
void HAL_HCD_SOF_Callback(HCD_HandleTypeDef *hhcd)
{
 800a71c:	b580      	push	{r7, lr}
 800a71e:	b082      	sub	sp, #8
 800a720:	af00      	add	r7, sp, #0
 800a722:	6078      	str	r0, [r7, #4]
  USBH_LL_IncTimer(hhcd->pData);
 800a724:	687b      	ldr	r3, [r7, #4]
 800a726:	f8d3 33dc 	ldr.w	r3, [r3, #988]	@ 0x3dc
 800a72a:	4618      	mov	r0, r3
 800a72c:	f7fe ff6d 	bl	800960a <USBH_LL_IncTimer>
}
 800a730:	bf00      	nop
 800a732:	3708      	adds	r7, #8
 800a734:	46bd      	mov	sp, r7
 800a736:	bd80      	pop	{r7, pc}

0800a738 <HAL_HCD_Connect_Callback>:
  * @brief  SOF callback.
  * @param  hhcd: HCD handle
  * @retval None
  */
void HAL_HCD_Connect_Callback(HCD_HandleTypeDef *hhcd)
{
 800a738:	b580      	push	{r7, lr}
 800a73a:	b082      	sub	sp, #8
 800a73c:	af00      	add	r7, sp, #0
 800a73e:	6078      	str	r0, [r7, #4]
  USBH_LL_Connect(hhcd->pData);
 800a740:	687b      	ldr	r3, [r7, #4]
 800a742:	f8d3 33dc 	ldr.w	r3, [r3, #988]	@ 0x3dc
 800a746:	4618      	mov	r0, r3
 800a748:	f7fe ffa9 	bl	800969e <USBH_LL_Connect>
}
 800a74c:	bf00      	nop
 800a74e:	3708      	adds	r7, #8
 800a750:	46bd      	mov	sp, r7
 800a752:	bd80      	pop	{r7, pc}

0800a754 <HAL_HCD_Disconnect_Callback>:
  * @brief  SOF callback.
  * @param  hhcd: HCD handle
  * @retval None
  */
void HAL_HCD_Disconnect_Callback(HCD_HandleTypeDef *hhcd)
{
 800a754:	b580      	push	{r7, lr}
 800a756:	b082      	sub	sp, #8
 800a758:	af00      	add	r7, sp, #0
 800a75a:	6078      	str	r0, [r7, #4]
  USBH_LL_Disconnect(hhcd->pData);
 800a75c:	687b      	ldr	r3, [r7, #4]
 800a75e:	f8d3 33dc 	ldr.w	r3, [r3, #988]	@ 0x3dc
 800a762:	4618      	mov	r0, r3
 800a764:	f7fe ffb2 	bl	80096cc <USBH_LL_Disconnect>
}
 800a768:	bf00      	nop
 800a76a:	3708      	adds	r7, #8
 800a76c:	46bd      	mov	sp, r7
 800a76e:	bd80      	pop	{r7, pc}

0800a770 <HAL_HCD_HC_NotifyURBChange_Callback>:
  * @param  chnum: channel number
  * @param  urb_state: state
  * @retval None
  */
void HAL_HCD_HC_NotifyURBChange_Callback(HCD_HandleTypeDef *hhcd, uint8_t chnum, HCD_URBStateTypeDef urb_state)
{
 800a770:	b480      	push	{r7}
 800a772:	b083      	sub	sp, #12
 800a774:	af00      	add	r7, sp, #0
 800a776:	6078      	str	r0, [r7, #4]
 800a778:	460b      	mov	r3, r1
 800a77a:	70fb      	strb	r3, [r7, #3]
 800a77c:	4613      	mov	r3, r2
 800a77e:	70bb      	strb	r3, [r7, #2]
  /* To be used with OS to sync URB state with the global state machine */
#if (USBH_USE_OS == 1)
  USBH_LL_NotifyURBChange(hhcd->pData);
#endif
}
 800a780:	bf00      	nop
 800a782:	370c      	adds	r7, #12
 800a784:	46bd      	mov	sp, r7
 800a786:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a78a:	4770      	bx	lr

0800a78c <HAL_HCD_PortEnabled_Callback>:
* @brief  Port Port Enabled callback.
  * @param  hhcd: HCD handle
  * @retval None
  */
void HAL_HCD_PortEnabled_Callback(HCD_HandleTypeDef *hhcd)
{
 800a78c:	b580      	push	{r7, lr}
 800a78e:	b082      	sub	sp, #8
 800a790:	af00      	add	r7, sp, #0
 800a792:	6078      	str	r0, [r7, #4]
  USBH_LL_PortEnabled(hhcd->pData);
 800a794:	687b      	ldr	r3, [r7, #4]
 800a796:	f8d3 33dc 	ldr.w	r3, [r3, #988]	@ 0x3dc
 800a79a:	4618      	mov	r0, r3
 800a79c:	f7fe ff5f 	bl	800965e <USBH_LL_PortEnabled>
}
 800a7a0:	bf00      	nop
 800a7a2:	3708      	adds	r7, #8
 800a7a4:	46bd      	mov	sp, r7
 800a7a6:	bd80      	pop	{r7, pc}

0800a7a8 <HAL_HCD_PortDisabled_Callback>:
  * @brief  Port Port Disabled callback.
  * @param  hhcd: HCD handle
  * @retval None
  */
void HAL_HCD_PortDisabled_Callback(HCD_HandleTypeDef *hhcd)
{
 800a7a8:	b580      	push	{r7, lr}
 800a7aa:	b082      	sub	sp, #8
 800a7ac:	af00      	add	r7, sp, #0
 800a7ae:	6078      	str	r0, [r7, #4]
  USBH_LL_PortDisabled(hhcd->pData);
 800a7b0:	687b      	ldr	r3, [r7, #4]
 800a7b2:	f8d3 33dc 	ldr.w	r3, [r3, #988]	@ 0x3dc
 800a7b6:	4618      	mov	r0, r3
 800a7b8:	f7fe ff5f 	bl	800967a <USBH_LL_PortDisabled>
}
 800a7bc:	bf00      	nop
 800a7be:	3708      	adds	r7, #8
 800a7c0:	46bd      	mov	sp, r7
 800a7c2:	bd80      	pop	{r7, pc}

0800a7c4 <USBH_LL_Init>:
  * @brief  Initialize the low level portion of the host driver.
  * @param  phost: Host handle
  * @retval USBH status
  */
USBH_StatusTypeDef USBH_LL_Init(USBH_HandleTypeDef *phost)
{
 800a7c4:	b580      	push	{r7, lr}
 800a7c6:	b082      	sub	sp, #8
 800a7c8:	af00      	add	r7, sp, #0
 800a7ca:	6078      	str	r0, [r7, #4]
  /* Init USB_IP */
  if (phost->id == HOST_FS) {
 800a7cc:	687b      	ldr	r3, [r7, #4]
 800a7ce:	f893 33cc 	ldrb.w	r3, [r3, #972]	@ 0x3cc
 800a7d2:	2b01      	cmp	r3, #1
 800a7d4:	d12a      	bne.n	800a82c <USBH_LL_Init+0x68>
  /* Link the driver to the stack. */
  hhcd_USB_OTG_FS.pData = phost;
 800a7d6:	4a18      	ldr	r2, [pc, #96]	@ (800a838 <USBH_LL_Init+0x74>)
 800a7d8:	687b      	ldr	r3, [r7, #4]
 800a7da:	f8c2 33dc 	str.w	r3, [r2, #988]	@ 0x3dc
  phost->pData = &hhcd_USB_OTG_FS;
 800a7de:	687b      	ldr	r3, [r7, #4]
 800a7e0:	4a15      	ldr	r2, [pc, #84]	@ (800a838 <USBH_LL_Init+0x74>)
 800a7e2:	f8c3 23d0 	str.w	r2, [r3, #976]	@ 0x3d0

  hhcd_USB_OTG_FS.Instance = USB_OTG_FS;
 800a7e6:	4b14      	ldr	r3, [pc, #80]	@ (800a838 <USBH_LL_Init+0x74>)
 800a7e8:	f04f 42a0 	mov.w	r2, #1342177280	@ 0x50000000
 800a7ec:	601a      	str	r2, [r3, #0]
  hhcd_USB_OTG_FS.Init.Host_channels = 8;
 800a7ee:	4b12      	ldr	r3, [pc, #72]	@ (800a838 <USBH_LL_Init+0x74>)
 800a7f0:	2208      	movs	r2, #8
 800a7f2:	715a      	strb	r2, [r3, #5]
  hhcd_USB_OTG_FS.Init.speed = HCD_SPEED_FULL;
 800a7f4:	4b10      	ldr	r3, [pc, #64]	@ (800a838 <USBH_LL_Init+0x74>)
 800a7f6:	2201      	movs	r2, #1
 800a7f8:	71da      	strb	r2, [r3, #7]
  hhcd_USB_OTG_FS.Init.dma_enable = DISABLE;
 800a7fa:	4b0f      	ldr	r3, [pc, #60]	@ (800a838 <USBH_LL_Init+0x74>)
 800a7fc:	2200      	movs	r2, #0
 800a7fe:	719a      	strb	r2, [r3, #6]
  hhcd_USB_OTG_FS.Init.phy_itface = HCD_PHY_EMBEDDED;
 800a800:	4b0d      	ldr	r3, [pc, #52]	@ (800a838 <USBH_LL_Init+0x74>)
 800a802:	2202      	movs	r2, #2
 800a804:	725a      	strb	r2, [r3, #9]
  hhcd_USB_OTG_FS.Init.Sof_enable = DISABLE;
 800a806:	4b0c      	ldr	r3, [pc, #48]	@ (800a838 <USBH_LL_Init+0x74>)
 800a808:	2200      	movs	r2, #0
 800a80a:	729a      	strb	r2, [r3, #10]
  if (HAL_HCD_Init(&hhcd_USB_OTG_FS) != HAL_OK)
 800a80c:	480a      	ldr	r0, [pc, #40]	@ (800a838 <USBH_LL_Init+0x74>)
 800a80e:	f7f8 f9f2 	bl	8002bf6 <HAL_HCD_Init>
 800a812:	4603      	mov	r3, r0
 800a814:	2b00      	cmp	r3, #0
 800a816:	d001      	beq.n	800a81c <USBH_LL_Init+0x58>
  {
    Error_Handler( );
 800a818:	f7f6 fa34 	bl	8000c84 <Error_Handler>
  }

  USBH_LL_SetTimer(phost, HAL_HCD_GetCurrentFrame(&hhcd_USB_OTG_FS));
 800a81c:	4806      	ldr	r0, [pc, #24]	@ (800a838 <USBH_LL_Init+0x74>)
 800a81e:	f7f8 fe2f 	bl	8003480 <HAL_HCD_GetCurrentFrame>
 800a822:	4603      	mov	r3, r0
 800a824:	4619      	mov	r1, r3
 800a826:	6878      	ldr	r0, [r7, #4]
 800a828:	f7fe fee0 	bl	80095ec <USBH_LL_SetTimer>
  }
  return USBH_OK;
 800a82c:	2300      	movs	r3, #0
}
 800a82e:	4618      	mov	r0, r3
 800a830:	3708      	adds	r7, #8
 800a832:	46bd      	mov	sp, r7
 800a834:	bd80      	pop	{r7, pc}
 800a836:	bf00      	nop
 800a838:	200006b0 	.word	0x200006b0

0800a83c <USBH_LL_Start>:
  * @brief  Start the low level portion of the host driver.
  * @param  phost: Host handle
  * @retval USBH status
  */
USBH_StatusTypeDef USBH_LL_Start(USBH_HandleTypeDef *phost)
{
 800a83c:	b580      	push	{r7, lr}
 800a83e:	b084      	sub	sp, #16
 800a840:	af00      	add	r7, sp, #0
 800a842:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef hal_status = HAL_OK;
 800a844:	2300      	movs	r3, #0
 800a846:	73fb      	strb	r3, [r7, #15]
  USBH_StatusTypeDef usb_status = USBH_OK;
 800a848:	2300      	movs	r3, #0
 800a84a:	73bb      	strb	r3, [r7, #14]

  hal_status = HAL_HCD_Start(phost->pData);
 800a84c:	687b      	ldr	r3, [r7, #4]
 800a84e:	f8d3 33d0 	ldr.w	r3, [r3, #976]	@ 0x3d0
 800a852:	4618      	mov	r0, r3
 800a854:	f7f8 fd9c 	bl	8003390 <HAL_HCD_Start>
 800a858:	4603      	mov	r3, r0
 800a85a:	73fb      	strb	r3, [r7, #15]

  usb_status = USBH_Get_USB_Status(hal_status);
 800a85c:	7bfb      	ldrb	r3, [r7, #15]
 800a85e:	4618      	mov	r0, r3
 800a860:	f000 f94c 	bl	800aafc <USBH_Get_USB_Status>
 800a864:	4603      	mov	r3, r0
 800a866:	73bb      	strb	r3, [r7, #14]

  return usb_status;
 800a868:	7bbb      	ldrb	r3, [r7, #14]
}
 800a86a:	4618      	mov	r0, r3
 800a86c:	3710      	adds	r7, #16
 800a86e:	46bd      	mov	sp, r7
 800a870:	bd80      	pop	{r7, pc}

0800a872 <USBH_LL_Stop>:
  * @brief  Stop the low level portion of the host driver.
  * @param  phost: Host handle
  * @retval USBH status
  */
USBH_StatusTypeDef USBH_LL_Stop(USBH_HandleTypeDef *phost)
{
 800a872:	b580      	push	{r7, lr}
 800a874:	b084      	sub	sp, #16
 800a876:	af00      	add	r7, sp, #0
 800a878:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef hal_status = HAL_OK;
 800a87a:	2300      	movs	r3, #0
 800a87c:	73fb      	strb	r3, [r7, #15]
  USBH_StatusTypeDef usb_status = USBH_OK;
 800a87e:	2300      	movs	r3, #0
 800a880:	73bb      	strb	r3, [r7, #14]

  hal_status = HAL_HCD_Stop(phost->pData);
 800a882:	687b      	ldr	r3, [r7, #4]
 800a884:	f8d3 33d0 	ldr.w	r3, [r3, #976]	@ 0x3d0
 800a888:	4618      	mov	r0, r3
 800a88a:	f7f8 fda4 	bl	80033d6 <HAL_HCD_Stop>
 800a88e:	4603      	mov	r3, r0
 800a890:	73fb      	strb	r3, [r7, #15]

  usb_status = USBH_Get_USB_Status(hal_status);
 800a892:	7bfb      	ldrb	r3, [r7, #15]
 800a894:	4618      	mov	r0, r3
 800a896:	f000 f931 	bl	800aafc <USBH_Get_USB_Status>
 800a89a:	4603      	mov	r3, r0
 800a89c:	73bb      	strb	r3, [r7, #14]

  return usb_status;
 800a89e:	7bbb      	ldrb	r3, [r7, #14]
}
 800a8a0:	4618      	mov	r0, r3
 800a8a2:	3710      	adds	r7, #16
 800a8a4:	46bd      	mov	sp, r7
 800a8a6:	bd80      	pop	{r7, pc}

0800a8a8 <USBH_LL_GetSpeed>:
  * @brief  Return the USB host speed from the low level driver.
  * @param  phost: Host handle
  * @retval USBH speeds
  */
USBH_SpeedTypeDef USBH_LL_GetSpeed(USBH_HandleTypeDef *phost)
{
 800a8a8:	b580      	push	{r7, lr}
 800a8aa:	b084      	sub	sp, #16
 800a8ac:	af00      	add	r7, sp, #0
 800a8ae:	6078      	str	r0, [r7, #4]
  USBH_SpeedTypeDef speed = USBH_SPEED_FULL;
 800a8b0:	2301      	movs	r3, #1
 800a8b2:	73fb      	strb	r3, [r7, #15]

  switch (HAL_HCD_GetCurrentSpeed(phost->pData))
 800a8b4:	687b      	ldr	r3, [r7, #4]
 800a8b6:	f8d3 33d0 	ldr.w	r3, [r3, #976]	@ 0x3d0
 800a8ba:	4618      	mov	r0, r3
 800a8bc:	f7f8 fdee 	bl	800349c <HAL_HCD_GetCurrentSpeed>
 800a8c0:	4603      	mov	r3, r0
 800a8c2:	2b02      	cmp	r3, #2
 800a8c4:	d00c      	beq.n	800a8e0 <USBH_LL_GetSpeed+0x38>
 800a8c6:	2b02      	cmp	r3, #2
 800a8c8:	d80d      	bhi.n	800a8e6 <USBH_LL_GetSpeed+0x3e>
 800a8ca:	2b00      	cmp	r3, #0
 800a8cc:	d002      	beq.n	800a8d4 <USBH_LL_GetSpeed+0x2c>
 800a8ce:	2b01      	cmp	r3, #1
 800a8d0:	d003      	beq.n	800a8da <USBH_LL_GetSpeed+0x32>
 800a8d2:	e008      	b.n	800a8e6 <USBH_LL_GetSpeed+0x3e>
  {
  case 0 :
    speed = USBH_SPEED_HIGH;
 800a8d4:	2300      	movs	r3, #0
 800a8d6:	73fb      	strb	r3, [r7, #15]
    break;
 800a8d8:	e008      	b.n	800a8ec <USBH_LL_GetSpeed+0x44>

  case 1 :
    speed = USBH_SPEED_FULL;
 800a8da:	2301      	movs	r3, #1
 800a8dc:	73fb      	strb	r3, [r7, #15]
    break;
 800a8de:	e005      	b.n	800a8ec <USBH_LL_GetSpeed+0x44>

  case 2 :
    speed = USBH_SPEED_LOW;
 800a8e0:	2302      	movs	r3, #2
 800a8e2:	73fb      	strb	r3, [r7, #15]
    break;
 800a8e4:	e002      	b.n	800a8ec <USBH_LL_GetSpeed+0x44>

  default:
   speed = USBH_SPEED_FULL;
 800a8e6:	2301      	movs	r3, #1
 800a8e8:	73fb      	strb	r3, [r7, #15]
    break;
 800a8ea:	bf00      	nop
  }
  return  speed;
 800a8ec:	7bfb      	ldrb	r3, [r7, #15]
}
 800a8ee:	4618      	mov	r0, r3
 800a8f0:	3710      	adds	r7, #16
 800a8f2:	46bd      	mov	sp, r7
 800a8f4:	bd80      	pop	{r7, pc}

0800a8f6 <USBH_LL_ResetPort>:
  * @brief  Reset the Host port of the low level driver.
  * @param  phost: Host handle
  * @retval USBH status
  */
USBH_StatusTypeDef USBH_LL_ResetPort(USBH_HandleTypeDef *phost)
{
 800a8f6:	b580      	push	{r7, lr}
 800a8f8:	b084      	sub	sp, #16
 800a8fa:	af00      	add	r7, sp, #0
 800a8fc:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef hal_status = HAL_OK;
 800a8fe:	2300      	movs	r3, #0
 800a900:	73fb      	strb	r3, [r7, #15]
  USBH_StatusTypeDef usb_status = USBH_OK;
 800a902:	2300      	movs	r3, #0
 800a904:	73bb      	strb	r3, [r7, #14]

  hal_status = HAL_HCD_ResetPort(phost->pData);
 800a906:	687b      	ldr	r3, [r7, #4]
 800a908:	f8d3 33d0 	ldr.w	r3, [r3, #976]	@ 0x3d0
 800a90c:	4618      	mov	r0, r3
 800a90e:	f7f8 fd7f 	bl	8003410 <HAL_HCD_ResetPort>
 800a912:	4603      	mov	r3, r0
 800a914:	73fb      	strb	r3, [r7, #15]

  usb_status = USBH_Get_USB_Status(hal_status);
 800a916:	7bfb      	ldrb	r3, [r7, #15]
 800a918:	4618      	mov	r0, r3
 800a91a:	f000 f8ef 	bl	800aafc <USBH_Get_USB_Status>
 800a91e:	4603      	mov	r3, r0
 800a920:	73bb      	strb	r3, [r7, #14]

  return usb_status;
 800a922:	7bbb      	ldrb	r3, [r7, #14]
}
 800a924:	4618      	mov	r0, r3
 800a926:	3710      	adds	r7, #16
 800a928:	46bd      	mov	sp, r7
 800a92a:	bd80      	pop	{r7, pc}

0800a92c <USBH_LL_GetLastXferSize>:
  * @param  phost: Host handle
  * @param  pipe: Pipe index
  * @retval Packet size
  */
uint32_t USBH_LL_GetLastXferSize(USBH_HandleTypeDef *phost, uint8_t pipe)
{
 800a92c:	b580      	push	{r7, lr}
 800a92e:	b082      	sub	sp, #8
 800a930:	af00      	add	r7, sp, #0
 800a932:	6078      	str	r0, [r7, #4]
 800a934:	460b      	mov	r3, r1
 800a936:	70fb      	strb	r3, [r7, #3]
  return HAL_HCD_HC_GetXferCount(phost->pData, pipe);
 800a938:	687b      	ldr	r3, [r7, #4]
 800a93a:	f8d3 33d0 	ldr.w	r3, [r3, #976]	@ 0x3d0
 800a93e:	78fa      	ldrb	r2, [r7, #3]
 800a940:	4611      	mov	r1, r2
 800a942:	4618      	mov	r0, r3
 800a944:	f7f8 fd87 	bl	8003456 <HAL_HCD_HC_GetXferCount>
 800a948:	4603      	mov	r3, r0
}
 800a94a:	4618      	mov	r0, r3
 800a94c:	3708      	adds	r7, #8
 800a94e:	46bd      	mov	sp, r7
 800a950:	bd80      	pop	{r7, pc}

0800a952 <USBH_LL_OpenPipe>:
                                    uint8_t epnum,
                                    uint8_t dev_address,
                                    uint8_t speed,
                                    uint8_t ep_type,
                                    uint16_t mps)
{
 800a952:	b590      	push	{r4, r7, lr}
 800a954:	b089      	sub	sp, #36	@ 0x24
 800a956:	af04      	add	r7, sp, #16
 800a958:	6078      	str	r0, [r7, #4]
 800a95a:	4608      	mov	r0, r1
 800a95c:	4611      	mov	r1, r2
 800a95e:	461a      	mov	r2, r3
 800a960:	4603      	mov	r3, r0
 800a962:	70fb      	strb	r3, [r7, #3]
 800a964:	460b      	mov	r3, r1
 800a966:	70bb      	strb	r3, [r7, #2]
 800a968:	4613      	mov	r3, r2
 800a96a:	707b      	strb	r3, [r7, #1]
  HAL_StatusTypeDef hal_status = HAL_OK;
 800a96c:	2300      	movs	r3, #0
 800a96e:	73fb      	strb	r3, [r7, #15]
  USBH_StatusTypeDef usb_status = USBH_OK;
 800a970:	2300      	movs	r3, #0
 800a972:	73bb      	strb	r3, [r7, #14]

  hal_status = HAL_HCD_HC_Init(phost->pData, pipe, epnum,
 800a974:	687b      	ldr	r3, [r7, #4]
 800a976:	f8d3 03d0 	ldr.w	r0, [r3, #976]	@ 0x3d0
 800a97a:	787c      	ldrb	r4, [r7, #1]
 800a97c:	78ba      	ldrb	r2, [r7, #2]
 800a97e:	78f9      	ldrb	r1, [r7, #3]
 800a980:	8d3b      	ldrh	r3, [r7, #40]	@ 0x28
 800a982:	9302      	str	r3, [sp, #8]
 800a984:	f897 3024 	ldrb.w	r3, [r7, #36]	@ 0x24
 800a988:	9301      	str	r3, [sp, #4]
 800a98a:	f897 3020 	ldrb.w	r3, [r7, #32]
 800a98e:	9300      	str	r3, [sp, #0]
 800a990:	4623      	mov	r3, r4
 800a992:	f7f8 f997 	bl	8002cc4 <HAL_HCD_HC_Init>
 800a996:	4603      	mov	r3, r0
 800a998:	73fb      	strb	r3, [r7, #15]
                               dev_address, speed, ep_type, mps);

  usb_status = USBH_Get_USB_Status(hal_status);
 800a99a:	7bfb      	ldrb	r3, [r7, #15]
 800a99c:	4618      	mov	r0, r3
 800a99e:	f000 f8ad 	bl	800aafc <USBH_Get_USB_Status>
 800a9a2:	4603      	mov	r3, r0
 800a9a4:	73bb      	strb	r3, [r7, #14]

  return usb_status;
 800a9a6:	7bbb      	ldrb	r3, [r7, #14]
}
 800a9a8:	4618      	mov	r0, r3
 800a9aa:	3714      	adds	r7, #20
 800a9ac:	46bd      	mov	sp, r7
 800a9ae:	bd90      	pop	{r4, r7, pc}

0800a9b0 <USBH_LL_ClosePipe>:
  * @param  phost: Host handle
  * @param  pipe: Pipe index
  * @retval USBH status
  */
USBH_StatusTypeDef USBH_LL_ClosePipe(USBH_HandleTypeDef *phost, uint8_t pipe)
{
 800a9b0:	b480      	push	{r7}
 800a9b2:	b083      	sub	sp, #12
 800a9b4:	af00      	add	r7, sp, #0
 800a9b6:	6078      	str	r0, [r7, #4]
 800a9b8:	460b      	mov	r3, r1
 800a9ba:	70fb      	strb	r3, [r7, #3]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(phost);
  UNUSED(pipe);

  return USBH_OK;
 800a9bc:	2300      	movs	r3, #0
}
 800a9be:	4618      	mov	r0, r3
 800a9c0:	370c      	adds	r7, #12
 800a9c2:	46bd      	mov	sp, r7
 800a9c4:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a9c8:	4770      	bx	lr

0800a9ca <USBH_LL_SubmitURB>:
  * @retval Status
  */
USBH_StatusTypeDef USBH_LL_SubmitURB(USBH_HandleTypeDef *phost, uint8_t pipe, uint8_t direction,
                                     uint8_t ep_type, uint8_t token, uint8_t *pbuff, uint16_t length,
                                     uint8_t do_ping)
{
 800a9ca:	b590      	push	{r4, r7, lr}
 800a9cc:	b089      	sub	sp, #36	@ 0x24
 800a9ce:	af04      	add	r7, sp, #16
 800a9d0:	6078      	str	r0, [r7, #4]
 800a9d2:	4608      	mov	r0, r1
 800a9d4:	4611      	mov	r1, r2
 800a9d6:	461a      	mov	r2, r3
 800a9d8:	4603      	mov	r3, r0
 800a9da:	70fb      	strb	r3, [r7, #3]
 800a9dc:	460b      	mov	r3, r1
 800a9de:	70bb      	strb	r3, [r7, #2]
 800a9e0:	4613      	mov	r3, r2
 800a9e2:	707b      	strb	r3, [r7, #1]
  HAL_StatusTypeDef hal_status = HAL_OK;
 800a9e4:	2300      	movs	r3, #0
 800a9e6:	73fb      	strb	r3, [r7, #15]
  USBH_StatusTypeDef usb_status = USBH_OK;
 800a9e8:	2300      	movs	r3, #0
 800a9ea:	73bb      	strb	r3, [r7, #14]

  hal_status = HAL_HCD_HC_SubmitRequest(phost->pData, pipe, direction ,
 800a9ec:	687b      	ldr	r3, [r7, #4]
 800a9ee:	f8d3 03d0 	ldr.w	r0, [r3, #976]	@ 0x3d0
 800a9f2:	787c      	ldrb	r4, [r7, #1]
 800a9f4:	78ba      	ldrb	r2, [r7, #2]
 800a9f6:	78f9      	ldrb	r1, [r7, #3]
 800a9f8:	f897 302c 	ldrb.w	r3, [r7, #44]	@ 0x2c
 800a9fc:	9303      	str	r3, [sp, #12]
 800a9fe:	8d3b      	ldrh	r3, [r7, #40]	@ 0x28
 800aa00:	9302      	str	r3, [sp, #8]
 800aa02:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800aa04:	9301      	str	r3, [sp, #4]
 800aa06:	f897 3020 	ldrb.w	r3, [r7, #32]
 800aa0a:	9300      	str	r3, [sp, #0]
 800aa0c:	4623      	mov	r3, r4
 800aa0e:	f7f8 fa11 	bl	8002e34 <HAL_HCD_HC_SubmitRequest>
 800aa12:	4603      	mov	r3, r0
 800aa14:	73fb      	strb	r3, [r7, #15]
                                        ep_type, token, pbuff, length,
                                        do_ping);
  usb_status =  USBH_Get_USB_Status(hal_status);
 800aa16:	7bfb      	ldrb	r3, [r7, #15]
 800aa18:	4618      	mov	r0, r3
 800aa1a:	f000 f86f 	bl	800aafc <USBH_Get_USB_Status>
 800aa1e:	4603      	mov	r3, r0
 800aa20:	73bb      	strb	r3, [r7, #14]

  return usb_status;
 800aa22:	7bbb      	ldrb	r3, [r7, #14]
}
 800aa24:	4618      	mov	r0, r3
 800aa26:	3714      	adds	r7, #20
 800aa28:	46bd      	mov	sp, r7
 800aa2a:	bd90      	pop	{r4, r7, pc}

0800aa2c <USBH_LL_GetURBState>:
  *            @arg URB_NYET
  *            @arg URB_ERROR
  *            @arg URB_STALL
  */
USBH_URBStateTypeDef USBH_LL_GetURBState(USBH_HandleTypeDef *phost, uint8_t pipe)
{
 800aa2c:	b580      	push	{r7, lr}
 800aa2e:	b082      	sub	sp, #8
 800aa30:	af00      	add	r7, sp, #0
 800aa32:	6078      	str	r0, [r7, #4]
 800aa34:	460b      	mov	r3, r1
 800aa36:	70fb      	strb	r3, [r7, #3]
  return (USBH_URBStateTypeDef)HAL_HCD_HC_GetURBState (phost->pData, pipe);
 800aa38:	687b      	ldr	r3, [r7, #4]
 800aa3a:	f8d3 33d0 	ldr.w	r3, [r3, #976]	@ 0x3d0
 800aa3e:	78fa      	ldrb	r2, [r7, #3]
 800aa40:	4611      	mov	r1, r2
 800aa42:	4618      	mov	r0, r3
 800aa44:	f7f8 fcf2 	bl	800342c <HAL_HCD_HC_GetURBState>
 800aa48:	4603      	mov	r3, r0
}
 800aa4a:	4618      	mov	r0, r3
 800aa4c:	3708      	adds	r7, #8
 800aa4e:	46bd      	mov	sp, r7
 800aa50:	bd80      	pop	{r7, pc}

0800aa52 <USBH_LL_DriverVBUS>:
  *           0 : VBUS Inactive
  *           1 : VBUS Active
  * @retval Status
  */
USBH_StatusTypeDef USBH_LL_DriverVBUS(USBH_HandleTypeDef *phost, uint8_t state)
{
 800aa52:	b580      	push	{r7, lr}
 800aa54:	b082      	sub	sp, #8
 800aa56:	af00      	add	r7, sp, #0
 800aa58:	6078      	str	r0, [r7, #4]
 800aa5a:	460b      	mov	r3, r1
 800aa5c:	70fb      	strb	r3, [r7, #3]
  if (phost->id == HOST_FS) {
 800aa5e:	687b      	ldr	r3, [r7, #4]
 800aa60:	f893 33cc 	ldrb.w	r3, [r3, #972]	@ 0x3cc
 800aa64:	2b01      	cmp	r3, #1
 800aa66:	d103      	bne.n	800aa70 <USBH_LL_DriverVBUS+0x1e>
    MX_DriverVbusFS(state);
 800aa68:	78fb      	ldrb	r3, [r7, #3]
 800aa6a:	4618      	mov	r0, r3
 800aa6c:	f000 f872 	bl	800ab54 <MX_DriverVbusFS>

  /* USER CODE BEGIN 0 */

  /* USER CODE END 0*/

  HAL_Delay(200);
 800aa70:	20c8      	movs	r0, #200	@ 0xc8
 800aa72:	f7f6 fc9f 	bl	80013b4 <HAL_Delay>
  return USBH_OK;
 800aa76:	2300      	movs	r3, #0
}
 800aa78:	4618      	mov	r0, r3
 800aa7a:	3708      	adds	r7, #8
 800aa7c:	46bd      	mov	sp, r7
 800aa7e:	bd80      	pop	{r7, pc}

0800aa80 <USBH_LL_SetToggle>:
  * @param  pipe: Pipe index
  * @param  toggle: toggle (0/1)
  * @retval Status
  */
USBH_StatusTypeDef USBH_LL_SetToggle(USBH_HandleTypeDef *phost, uint8_t pipe, uint8_t toggle)
{
 800aa80:	b480      	push	{r7}
 800aa82:	b085      	sub	sp, #20
 800aa84:	af00      	add	r7, sp, #0
 800aa86:	6078      	str	r0, [r7, #4]
 800aa88:	460b      	mov	r3, r1
 800aa8a:	70fb      	strb	r3, [r7, #3]
 800aa8c:	4613      	mov	r3, r2
 800aa8e:	70bb      	strb	r3, [r7, #2]
  HCD_HandleTypeDef *pHandle;
  pHandle = phost->pData;
 800aa90:	687b      	ldr	r3, [r7, #4]
 800aa92:	f8d3 33d0 	ldr.w	r3, [r3, #976]	@ 0x3d0
 800aa96:	60fb      	str	r3, [r7, #12]

  if(pHandle->hc[pipe].ep_is_in)
 800aa98:	78fa      	ldrb	r2, [r7, #3]
 800aa9a:	68f9      	ldr	r1, [r7, #12]
 800aa9c:	4613      	mov	r3, r2
 800aa9e:	011b      	lsls	r3, r3, #4
 800aaa0:	1a9b      	subs	r3, r3, r2
 800aaa2:	009b      	lsls	r3, r3, #2
 800aaa4:	440b      	add	r3, r1
 800aaa6:	3317      	adds	r3, #23
 800aaa8:	781b      	ldrb	r3, [r3, #0]
 800aaaa:	2b00      	cmp	r3, #0
 800aaac:	d00a      	beq.n	800aac4 <USBH_LL_SetToggle+0x44>
  {
    pHandle->hc[pipe].toggle_in = toggle;
 800aaae:	78fa      	ldrb	r2, [r7, #3]
 800aab0:	68f9      	ldr	r1, [r7, #12]
 800aab2:	4613      	mov	r3, r2
 800aab4:	011b      	lsls	r3, r3, #4
 800aab6:	1a9b      	subs	r3, r3, r2
 800aab8:	009b      	lsls	r3, r3, #2
 800aaba:	440b      	add	r3, r1
 800aabc:	333c      	adds	r3, #60	@ 0x3c
 800aabe:	78ba      	ldrb	r2, [r7, #2]
 800aac0:	701a      	strb	r2, [r3, #0]
 800aac2:	e009      	b.n	800aad8 <USBH_LL_SetToggle+0x58>
  }
  else
  {
    pHandle->hc[pipe].toggle_out = toggle;
 800aac4:	78fa      	ldrb	r2, [r7, #3]
 800aac6:	68f9      	ldr	r1, [r7, #12]
 800aac8:	4613      	mov	r3, r2
 800aaca:	011b      	lsls	r3, r3, #4
 800aacc:	1a9b      	subs	r3, r3, r2
 800aace:	009b      	lsls	r3, r3, #2
 800aad0:	440b      	add	r3, r1
 800aad2:	333d      	adds	r3, #61	@ 0x3d
 800aad4:	78ba      	ldrb	r2, [r7, #2]
 800aad6:	701a      	strb	r2, [r3, #0]
  }

  return USBH_OK;
 800aad8:	2300      	movs	r3, #0
}
 800aada:	4618      	mov	r0, r3
 800aadc:	3714      	adds	r7, #20
 800aade:	46bd      	mov	sp, r7
 800aae0:	f85d 7b04 	ldr.w	r7, [sp], #4
 800aae4:	4770      	bx	lr

0800aae6 <USBH_Delay>:
  * @brief  Delay routine for the USB Host Library
  * @param  Delay: Delay in ms
  * @retval None
  */
void USBH_Delay(uint32_t Delay)
{
 800aae6:	b580      	push	{r7, lr}
 800aae8:	b082      	sub	sp, #8
 800aaea:	af00      	add	r7, sp, #0
 800aaec:	6078      	str	r0, [r7, #4]
  HAL_Delay(Delay);
 800aaee:	6878      	ldr	r0, [r7, #4]
 800aaf0:	f7f6 fc60 	bl	80013b4 <HAL_Delay>
}
 800aaf4:	bf00      	nop
 800aaf6:	3708      	adds	r7, #8
 800aaf8:	46bd      	mov	sp, r7
 800aafa:	bd80      	pop	{r7, pc}

0800aafc <USBH_Get_USB_Status>:
  * @brief  Returns the USB status depending on the HAL status:
  * @param  hal_status: HAL status
  * @retval USB status
  */
USBH_StatusTypeDef USBH_Get_USB_Status(HAL_StatusTypeDef hal_status)
{
 800aafc:	b480      	push	{r7}
 800aafe:	b085      	sub	sp, #20
 800ab00:	af00      	add	r7, sp, #0
 800ab02:	4603      	mov	r3, r0
 800ab04:	71fb      	strb	r3, [r7, #7]
  USBH_StatusTypeDef usb_status = USBH_OK;
 800ab06:	2300      	movs	r3, #0
 800ab08:	73fb      	strb	r3, [r7, #15]

  switch (hal_status)
 800ab0a:	79fb      	ldrb	r3, [r7, #7]
 800ab0c:	2b03      	cmp	r3, #3
 800ab0e:	d817      	bhi.n	800ab40 <USBH_Get_USB_Status+0x44>
 800ab10:	a201      	add	r2, pc, #4	@ (adr r2, 800ab18 <USBH_Get_USB_Status+0x1c>)
 800ab12:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800ab16:	bf00      	nop
 800ab18:	0800ab29 	.word	0x0800ab29
 800ab1c:	0800ab2f 	.word	0x0800ab2f
 800ab20:	0800ab35 	.word	0x0800ab35
 800ab24:	0800ab3b 	.word	0x0800ab3b
  {
    case HAL_OK :
      usb_status = USBH_OK;
 800ab28:	2300      	movs	r3, #0
 800ab2a:	73fb      	strb	r3, [r7, #15]
    break;
 800ab2c:	e00b      	b.n	800ab46 <USBH_Get_USB_Status+0x4a>
    case HAL_ERROR :
      usb_status = USBH_FAIL;
 800ab2e:	2302      	movs	r3, #2
 800ab30:	73fb      	strb	r3, [r7, #15]
    break;
 800ab32:	e008      	b.n	800ab46 <USBH_Get_USB_Status+0x4a>
    case HAL_BUSY :
      usb_status = USBH_BUSY;
 800ab34:	2301      	movs	r3, #1
 800ab36:	73fb      	strb	r3, [r7, #15]
    break;
 800ab38:	e005      	b.n	800ab46 <USBH_Get_USB_Status+0x4a>
    case HAL_TIMEOUT :
      usb_status = USBH_FAIL;
 800ab3a:	2302      	movs	r3, #2
 800ab3c:	73fb      	strb	r3, [r7, #15]
    break;
 800ab3e:	e002      	b.n	800ab46 <USBH_Get_USB_Status+0x4a>
    default :
      usb_status = USBH_FAIL;
 800ab40:	2302      	movs	r3, #2
 800ab42:	73fb      	strb	r3, [r7, #15]
    break;
 800ab44:	bf00      	nop
  }
  return usb_status;
 800ab46:	7bfb      	ldrb	r3, [r7, #15]
}
 800ab48:	4618      	mov	r0, r3
 800ab4a:	3714      	adds	r7, #20
 800ab4c:	46bd      	mov	sp, r7
 800ab4e:	f85d 7b04 	ldr.w	r7, [sp], #4
 800ab52:	4770      	bx	lr

0800ab54 <MX_DriverVbusFS>:
  *          This parameter can be one of the these values:
  *           - 1 : VBUS Active
  *           - 0 : VBUS Inactive
  */
void MX_DriverVbusFS(uint8_t state)
{
 800ab54:	b580      	push	{r7, lr}
 800ab56:	b084      	sub	sp, #16
 800ab58:	af00      	add	r7, sp, #0
 800ab5a:	4603      	mov	r3, r0
 800ab5c:	71fb      	strb	r3, [r7, #7]
  uint8_t data = state;
 800ab5e:	79fb      	ldrb	r3, [r7, #7]
 800ab60:	73fb      	strb	r3, [r7, #15]
  /* USER CODE BEGIN PREPARE_GPIO_DATA_VBUS_FS */
  if(state == 0)
 800ab62:	79fb      	ldrb	r3, [r7, #7]
 800ab64:	2b00      	cmp	r3, #0
 800ab66:	d102      	bne.n	800ab6e <MX_DriverVbusFS+0x1a>
  {
    /* Drive high Charge pump */
    data = GPIO_PIN_RESET;
 800ab68:	2300      	movs	r3, #0
 800ab6a:	73fb      	strb	r3, [r7, #15]
 800ab6c:	e001      	b.n	800ab72 <MX_DriverVbusFS+0x1e>
  }
  else
  {
    /* Drive low Charge pump */
    data = GPIO_PIN_SET;
 800ab6e:	2301      	movs	r3, #1
 800ab70:	73fb      	strb	r3, [r7, #15]
  }
  /* USER CODE END PREPARE_GPIO_DATA_VBUS_FS */
  HAL_GPIO_WritePin(GPIOC,GPIO_PIN_0,(GPIO_PinState)data);
 800ab72:	7bfb      	ldrb	r3, [r7, #15]
 800ab74:	461a      	mov	r2, r3
 800ab76:	2101      	movs	r1, #1
 800ab78:	4803      	ldr	r0, [pc, #12]	@ (800ab88 <MX_DriverVbusFS+0x34>)
 800ab7a:	f7f8 f823 	bl	8002bc4 <HAL_GPIO_WritePin>
}
 800ab7e:	bf00      	nop
 800ab80:	3710      	adds	r7, #16
 800ab82:	46bd      	mov	sp, r7
 800ab84:	bd80      	pop	{r7, pc}
 800ab86:	bf00      	nop
 800ab88:	40020800 	.word	0x40020800

0800ab8c <malloc>:
 800ab8c:	4b02      	ldr	r3, [pc, #8]	@ (800ab98 <malloc+0xc>)
 800ab8e:	4601      	mov	r1, r0
 800ab90:	6818      	ldr	r0, [r3, #0]
 800ab92:	f000 b82d 	b.w	800abf0 <_malloc_r>
 800ab96:	bf00      	nop
 800ab98:	2000002c 	.word	0x2000002c

0800ab9c <free>:
 800ab9c:	4b02      	ldr	r3, [pc, #8]	@ (800aba8 <free+0xc>)
 800ab9e:	4601      	mov	r1, r0
 800aba0:	6818      	ldr	r0, [r3, #0]
 800aba2:	f000 b8f5 	b.w	800ad90 <_free_r>
 800aba6:	bf00      	nop
 800aba8:	2000002c 	.word	0x2000002c

0800abac <sbrk_aligned>:
 800abac:	b570      	push	{r4, r5, r6, lr}
 800abae:	4e0f      	ldr	r6, [pc, #60]	@ (800abec <sbrk_aligned+0x40>)
 800abb0:	460c      	mov	r4, r1
 800abb2:	6831      	ldr	r1, [r6, #0]
 800abb4:	4605      	mov	r5, r0
 800abb6:	b911      	cbnz	r1, 800abbe <sbrk_aligned+0x12>
 800abb8:	f000 f8ae 	bl	800ad18 <_sbrk_r>
 800abbc:	6030      	str	r0, [r6, #0]
 800abbe:	4621      	mov	r1, r4
 800abc0:	4628      	mov	r0, r5
 800abc2:	f000 f8a9 	bl	800ad18 <_sbrk_r>
 800abc6:	1c43      	adds	r3, r0, #1
 800abc8:	d103      	bne.n	800abd2 <sbrk_aligned+0x26>
 800abca:	f04f 34ff 	mov.w	r4, #4294967295	@ 0xffffffff
 800abce:	4620      	mov	r0, r4
 800abd0:	bd70      	pop	{r4, r5, r6, pc}
 800abd2:	1cc4      	adds	r4, r0, #3
 800abd4:	f024 0403 	bic.w	r4, r4, #3
 800abd8:	42a0      	cmp	r0, r4
 800abda:	d0f8      	beq.n	800abce <sbrk_aligned+0x22>
 800abdc:	1a21      	subs	r1, r4, r0
 800abde:	4628      	mov	r0, r5
 800abe0:	f000 f89a 	bl	800ad18 <_sbrk_r>
 800abe4:	3001      	adds	r0, #1
 800abe6:	d1f2      	bne.n	800abce <sbrk_aligned+0x22>
 800abe8:	e7ef      	b.n	800abca <sbrk_aligned+0x1e>
 800abea:	bf00      	nop
 800abec:	20000a90 	.word	0x20000a90

0800abf0 <_malloc_r>:
 800abf0:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 800abf4:	1ccd      	adds	r5, r1, #3
 800abf6:	f025 0503 	bic.w	r5, r5, #3
 800abfa:	3508      	adds	r5, #8
 800abfc:	2d0c      	cmp	r5, #12
 800abfe:	bf38      	it	cc
 800ac00:	250c      	movcc	r5, #12
 800ac02:	2d00      	cmp	r5, #0
 800ac04:	4606      	mov	r6, r0
 800ac06:	db01      	blt.n	800ac0c <_malloc_r+0x1c>
 800ac08:	42a9      	cmp	r1, r5
 800ac0a:	d904      	bls.n	800ac16 <_malloc_r+0x26>
 800ac0c:	230c      	movs	r3, #12
 800ac0e:	6033      	str	r3, [r6, #0]
 800ac10:	2000      	movs	r0, #0
 800ac12:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 800ac16:	f8df 80d4 	ldr.w	r8, [pc, #212]	@ 800acec <_malloc_r+0xfc>
 800ac1a:	f000 f869 	bl	800acf0 <__malloc_lock>
 800ac1e:	f8d8 3000 	ldr.w	r3, [r8]
 800ac22:	461c      	mov	r4, r3
 800ac24:	bb44      	cbnz	r4, 800ac78 <_malloc_r+0x88>
 800ac26:	4629      	mov	r1, r5
 800ac28:	4630      	mov	r0, r6
 800ac2a:	f7ff ffbf 	bl	800abac <sbrk_aligned>
 800ac2e:	1c43      	adds	r3, r0, #1
 800ac30:	4604      	mov	r4, r0
 800ac32:	d158      	bne.n	800ace6 <_malloc_r+0xf6>
 800ac34:	f8d8 4000 	ldr.w	r4, [r8]
 800ac38:	4627      	mov	r7, r4
 800ac3a:	2f00      	cmp	r7, #0
 800ac3c:	d143      	bne.n	800acc6 <_malloc_r+0xd6>
 800ac3e:	2c00      	cmp	r4, #0
 800ac40:	d04b      	beq.n	800acda <_malloc_r+0xea>
 800ac42:	6823      	ldr	r3, [r4, #0]
 800ac44:	4639      	mov	r1, r7
 800ac46:	4630      	mov	r0, r6
 800ac48:	eb04 0903 	add.w	r9, r4, r3
 800ac4c:	f000 f864 	bl	800ad18 <_sbrk_r>
 800ac50:	4581      	cmp	r9, r0
 800ac52:	d142      	bne.n	800acda <_malloc_r+0xea>
 800ac54:	6821      	ldr	r1, [r4, #0]
 800ac56:	1a6d      	subs	r5, r5, r1
 800ac58:	4629      	mov	r1, r5
 800ac5a:	4630      	mov	r0, r6
 800ac5c:	f7ff ffa6 	bl	800abac <sbrk_aligned>
 800ac60:	3001      	adds	r0, #1
 800ac62:	d03a      	beq.n	800acda <_malloc_r+0xea>
 800ac64:	6823      	ldr	r3, [r4, #0]
 800ac66:	442b      	add	r3, r5
 800ac68:	6023      	str	r3, [r4, #0]
 800ac6a:	f8d8 3000 	ldr.w	r3, [r8]
 800ac6e:	685a      	ldr	r2, [r3, #4]
 800ac70:	bb62      	cbnz	r2, 800accc <_malloc_r+0xdc>
 800ac72:	f8c8 7000 	str.w	r7, [r8]
 800ac76:	e00f      	b.n	800ac98 <_malloc_r+0xa8>
 800ac78:	6822      	ldr	r2, [r4, #0]
 800ac7a:	1b52      	subs	r2, r2, r5
 800ac7c:	d420      	bmi.n	800acc0 <_malloc_r+0xd0>
 800ac7e:	2a0b      	cmp	r2, #11
 800ac80:	d917      	bls.n	800acb2 <_malloc_r+0xc2>
 800ac82:	1961      	adds	r1, r4, r5
 800ac84:	42a3      	cmp	r3, r4
 800ac86:	6025      	str	r5, [r4, #0]
 800ac88:	bf18      	it	ne
 800ac8a:	6059      	strne	r1, [r3, #4]
 800ac8c:	6863      	ldr	r3, [r4, #4]
 800ac8e:	bf08      	it	eq
 800ac90:	f8c8 1000 	streq.w	r1, [r8]
 800ac94:	5162      	str	r2, [r4, r5]
 800ac96:	604b      	str	r3, [r1, #4]
 800ac98:	4630      	mov	r0, r6
 800ac9a:	f000 f82f 	bl	800acfc <__malloc_unlock>
 800ac9e:	f104 000b 	add.w	r0, r4, #11
 800aca2:	1d23      	adds	r3, r4, #4
 800aca4:	f020 0007 	bic.w	r0, r0, #7
 800aca8:	1ac2      	subs	r2, r0, r3
 800acaa:	bf1c      	itt	ne
 800acac:	1a1b      	subne	r3, r3, r0
 800acae:	50a3      	strne	r3, [r4, r2]
 800acb0:	e7af      	b.n	800ac12 <_malloc_r+0x22>
 800acb2:	6862      	ldr	r2, [r4, #4]
 800acb4:	42a3      	cmp	r3, r4
 800acb6:	bf0c      	ite	eq
 800acb8:	f8c8 2000 	streq.w	r2, [r8]
 800acbc:	605a      	strne	r2, [r3, #4]
 800acbe:	e7eb      	b.n	800ac98 <_malloc_r+0xa8>
 800acc0:	4623      	mov	r3, r4
 800acc2:	6864      	ldr	r4, [r4, #4]
 800acc4:	e7ae      	b.n	800ac24 <_malloc_r+0x34>
 800acc6:	463c      	mov	r4, r7
 800acc8:	687f      	ldr	r7, [r7, #4]
 800acca:	e7b6      	b.n	800ac3a <_malloc_r+0x4a>
 800accc:	461a      	mov	r2, r3
 800acce:	685b      	ldr	r3, [r3, #4]
 800acd0:	42a3      	cmp	r3, r4
 800acd2:	d1fb      	bne.n	800accc <_malloc_r+0xdc>
 800acd4:	2300      	movs	r3, #0
 800acd6:	6053      	str	r3, [r2, #4]
 800acd8:	e7de      	b.n	800ac98 <_malloc_r+0xa8>
 800acda:	230c      	movs	r3, #12
 800acdc:	6033      	str	r3, [r6, #0]
 800acde:	4630      	mov	r0, r6
 800ace0:	f000 f80c 	bl	800acfc <__malloc_unlock>
 800ace4:	e794      	b.n	800ac10 <_malloc_r+0x20>
 800ace6:	6005      	str	r5, [r0, #0]
 800ace8:	e7d6      	b.n	800ac98 <_malloc_r+0xa8>
 800acea:	bf00      	nop
 800acec:	20000a94 	.word	0x20000a94

0800acf0 <__malloc_lock>:
 800acf0:	4801      	ldr	r0, [pc, #4]	@ (800acf8 <__malloc_lock+0x8>)
 800acf2:	f000 b84b 	b.w	800ad8c <__retarget_lock_acquire_recursive>
 800acf6:	bf00      	nop
 800acf8:	20000bd4 	.word	0x20000bd4

0800acfc <__malloc_unlock>:
 800acfc:	4801      	ldr	r0, [pc, #4]	@ (800ad04 <__malloc_unlock+0x8>)
 800acfe:	f000 b846 	b.w	800ad8e <__retarget_lock_release_recursive>
 800ad02:	bf00      	nop
 800ad04:	20000bd4 	.word	0x20000bd4

0800ad08 <memset>:
 800ad08:	4402      	add	r2, r0
 800ad0a:	4603      	mov	r3, r0
 800ad0c:	4293      	cmp	r3, r2
 800ad0e:	d100      	bne.n	800ad12 <memset+0xa>
 800ad10:	4770      	bx	lr
 800ad12:	f803 1b01 	strb.w	r1, [r3], #1
 800ad16:	e7f9      	b.n	800ad0c <memset+0x4>

0800ad18 <_sbrk_r>:
 800ad18:	b538      	push	{r3, r4, r5, lr}
 800ad1a:	4d06      	ldr	r5, [pc, #24]	@ (800ad34 <_sbrk_r+0x1c>)
 800ad1c:	2300      	movs	r3, #0
 800ad1e:	4604      	mov	r4, r0
 800ad20:	4608      	mov	r0, r1
 800ad22:	602b      	str	r3, [r5, #0]
 800ad24:	f7f6 fa62 	bl	80011ec <_sbrk>
 800ad28:	1c43      	adds	r3, r0, #1
 800ad2a:	d102      	bne.n	800ad32 <_sbrk_r+0x1a>
 800ad2c:	682b      	ldr	r3, [r5, #0]
 800ad2e:	b103      	cbz	r3, 800ad32 <_sbrk_r+0x1a>
 800ad30:	6023      	str	r3, [r4, #0]
 800ad32:	bd38      	pop	{r3, r4, r5, pc}
 800ad34:	20000bd0 	.word	0x20000bd0

0800ad38 <__errno>:
 800ad38:	4b01      	ldr	r3, [pc, #4]	@ (800ad40 <__errno+0x8>)
 800ad3a:	6818      	ldr	r0, [r3, #0]
 800ad3c:	4770      	bx	lr
 800ad3e:	bf00      	nop
 800ad40:	2000002c 	.word	0x2000002c

0800ad44 <__libc_init_array>:
 800ad44:	b570      	push	{r4, r5, r6, lr}
 800ad46:	4d0d      	ldr	r5, [pc, #52]	@ (800ad7c <__libc_init_array+0x38>)
 800ad48:	4c0d      	ldr	r4, [pc, #52]	@ (800ad80 <__libc_init_array+0x3c>)
 800ad4a:	1b64      	subs	r4, r4, r5
 800ad4c:	10a4      	asrs	r4, r4, #2
 800ad4e:	2600      	movs	r6, #0
 800ad50:	42a6      	cmp	r6, r4
 800ad52:	d109      	bne.n	800ad68 <__libc_init_array+0x24>
 800ad54:	4d0b      	ldr	r5, [pc, #44]	@ (800ad84 <__libc_init_array+0x40>)
 800ad56:	4c0c      	ldr	r4, [pc, #48]	@ (800ad88 <__libc_init_array+0x44>)
 800ad58:	f000 f864 	bl	800ae24 <_init>
 800ad5c:	1b64      	subs	r4, r4, r5
 800ad5e:	10a4      	asrs	r4, r4, #2
 800ad60:	2600      	movs	r6, #0
 800ad62:	42a6      	cmp	r6, r4
 800ad64:	d105      	bne.n	800ad72 <__libc_init_array+0x2e>
 800ad66:	bd70      	pop	{r4, r5, r6, pc}
 800ad68:	f855 3b04 	ldr.w	r3, [r5], #4
 800ad6c:	4798      	blx	r3
 800ad6e:	3601      	adds	r6, #1
 800ad70:	e7ee      	b.n	800ad50 <__libc_init_array+0xc>
 800ad72:	f855 3b04 	ldr.w	r3, [r5], #4
 800ad76:	4798      	blx	r3
 800ad78:	3601      	adds	r6, #1
 800ad7a:	e7f2      	b.n	800ad62 <__libc_init_array+0x1e>
 800ad7c:	0800ae68 	.word	0x0800ae68
 800ad80:	0800ae68 	.word	0x0800ae68
 800ad84:	0800ae68 	.word	0x0800ae68
 800ad88:	0800ae6c 	.word	0x0800ae6c

0800ad8c <__retarget_lock_acquire_recursive>:
 800ad8c:	4770      	bx	lr

0800ad8e <__retarget_lock_release_recursive>:
 800ad8e:	4770      	bx	lr

0800ad90 <_free_r>:
 800ad90:	b538      	push	{r3, r4, r5, lr}
 800ad92:	4605      	mov	r5, r0
 800ad94:	2900      	cmp	r1, #0
 800ad96:	d041      	beq.n	800ae1c <_free_r+0x8c>
 800ad98:	f851 3c04 	ldr.w	r3, [r1, #-4]
 800ad9c:	1f0c      	subs	r4, r1, #4
 800ad9e:	2b00      	cmp	r3, #0
 800ada0:	bfb8      	it	lt
 800ada2:	18e4      	addlt	r4, r4, r3
 800ada4:	f7ff ffa4 	bl	800acf0 <__malloc_lock>
 800ada8:	4a1d      	ldr	r2, [pc, #116]	@ (800ae20 <_free_r+0x90>)
 800adaa:	6813      	ldr	r3, [r2, #0]
 800adac:	b933      	cbnz	r3, 800adbc <_free_r+0x2c>
 800adae:	6063      	str	r3, [r4, #4]
 800adb0:	6014      	str	r4, [r2, #0]
 800adb2:	4628      	mov	r0, r5
 800adb4:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 800adb8:	f7ff bfa0 	b.w	800acfc <__malloc_unlock>
 800adbc:	42a3      	cmp	r3, r4
 800adbe:	d908      	bls.n	800add2 <_free_r+0x42>
 800adc0:	6820      	ldr	r0, [r4, #0]
 800adc2:	1821      	adds	r1, r4, r0
 800adc4:	428b      	cmp	r3, r1
 800adc6:	bf01      	itttt	eq
 800adc8:	6819      	ldreq	r1, [r3, #0]
 800adca:	685b      	ldreq	r3, [r3, #4]
 800adcc:	1809      	addeq	r1, r1, r0
 800adce:	6021      	streq	r1, [r4, #0]
 800add0:	e7ed      	b.n	800adae <_free_r+0x1e>
 800add2:	461a      	mov	r2, r3
 800add4:	685b      	ldr	r3, [r3, #4]
 800add6:	b10b      	cbz	r3, 800addc <_free_r+0x4c>
 800add8:	42a3      	cmp	r3, r4
 800adda:	d9fa      	bls.n	800add2 <_free_r+0x42>
 800addc:	6811      	ldr	r1, [r2, #0]
 800adde:	1850      	adds	r0, r2, r1
 800ade0:	42a0      	cmp	r0, r4
 800ade2:	d10b      	bne.n	800adfc <_free_r+0x6c>
 800ade4:	6820      	ldr	r0, [r4, #0]
 800ade6:	4401      	add	r1, r0
 800ade8:	1850      	adds	r0, r2, r1
 800adea:	4283      	cmp	r3, r0
 800adec:	6011      	str	r1, [r2, #0]
 800adee:	d1e0      	bne.n	800adb2 <_free_r+0x22>
 800adf0:	6818      	ldr	r0, [r3, #0]
 800adf2:	685b      	ldr	r3, [r3, #4]
 800adf4:	6053      	str	r3, [r2, #4]
 800adf6:	4408      	add	r0, r1
 800adf8:	6010      	str	r0, [r2, #0]
 800adfa:	e7da      	b.n	800adb2 <_free_r+0x22>
 800adfc:	d902      	bls.n	800ae04 <_free_r+0x74>
 800adfe:	230c      	movs	r3, #12
 800ae00:	602b      	str	r3, [r5, #0]
 800ae02:	e7d6      	b.n	800adb2 <_free_r+0x22>
 800ae04:	6820      	ldr	r0, [r4, #0]
 800ae06:	1821      	adds	r1, r4, r0
 800ae08:	428b      	cmp	r3, r1
 800ae0a:	bf04      	itt	eq
 800ae0c:	6819      	ldreq	r1, [r3, #0]
 800ae0e:	685b      	ldreq	r3, [r3, #4]
 800ae10:	6063      	str	r3, [r4, #4]
 800ae12:	bf04      	itt	eq
 800ae14:	1809      	addeq	r1, r1, r0
 800ae16:	6021      	streq	r1, [r4, #0]
 800ae18:	6054      	str	r4, [r2, #4]
 800ae1a:	e7ca      	b.n	800adb2 <_free_r+0x22>
 800ae1c:	bd38      	pop	{r3, r4, r5, pc}
 800ae1e:	bf00      	nop
 800ae20:	20000a94 	.word	0x20000a94

0800ae24 <_init>:
 800ae24:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800ae26:	bf00      	nop
 800ae28:	bcf8      	pop	{r3, r4, r5, r6, r7}
 800ae2a:	bc08      	pop	{r3}
 800ae2c:	469e      	mov	lr, r3
 800ae2e:	4770      	bx	lr

0800ae30 <_fini>:
 800ae30:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800ae32:	bf00      	nop
 800ae34:	bcf8      	pop	{r3, r4, r5, r6, r7}
 800ae36:	bc08      	pop	{r3}
 800ae38:	469e      	mov	lr, r3
 800ae3a:	4770      	bx	lr
