/* Generated by Yosys 0.37+29 (git sha1 3c3788ee2, clang 10.0.0-4ubuntu1 -fPIC -Os) */

module top(clkin_data, in_data, out_data);
  wire _00_;
  wire _01_;
  wire [9:0] _02_;
  wire [4:0] _03_;
  wire celloutsig_0_0z;
  wire celloutsig_0_10z;
  wire celloutsig_0_11z;
  wire celloutsig_0_12z;
  wire celloutsig_0_14z;
  wire [2:0] celloutsig_0_15z;
  wire [2:0] celloutsig_0_16z;
  wire [17:0] celloutsig_0_18z;
  wire celloutsig_0_19z;
  wire celloutsig_0_20z;
  wire [11:0] celloutsig_0_22z;
  wire [18:0] celloutsig_0_25z;
  wire celloutsig_0_26z;
  wire celloutsig_0_27z;
  wire celloutsig_0_28z;
  wire [11:0] celloutsig_0_2z;
  wire celloutsig_0_30z;
  wire celloutsig_0_34z;
  wire celloutsig_0_3z;
  wire celloutsig_0_43z;
  wire celloutsig_0_4z;
  wire celloutsig_0_59z;
  wire [8:0] celloutsig_0_5z;
  wire celloutsig_0_6z;
  reg [9:0] celloutsig_0_7z;
  reg [10:0] celloutsig_0_80z;
  wire celloutsig_0_8z;
  wire celloutsig_0_91z;
  wire celloutsig_0_92z;
  wire [11:0] celloutsig_0_9z;
  wire [2:0] celloutsig_1_0z;
  wire celloutsig_1_18z;
  wire [8:0] celloutsig_1_19z;
  wire [15:0] celloutsig_1_1z;
  wire celloutsig_1_2z;
  wire celloutsig_1_3z;
  wire celloutsig_1_4z;
  wire celloutsig_1_5z;
  wire celloutsig_1_6z;
  wire [47:0] celloutsig_1_7z;
  wire [12:0] celloutsig_1_8z;
  input [159:0] clkin_data;
  wire [159:0] clkin_data;
  input [191:0] in_data;
  wire [191:0] in_data;
  output [191:0] out_data;
  wire [191:0] out_data;
  assign celloutsig_0_3z = ~(_00_ | celloutsig_0_0z);
  assign celloutsig_0_91z = ~(celloutsig_0_59z | celloutsig_0_80z[0]);
  assign celloutsig_1_4z = ~(celloutsig_1_2z | celloutsig_1_0z[1]);
  assign celloutsig_1_6z = ~(in_data[153] | celloutsig_1_3z);
  assign celloutsig_1_18z = ~celloutsig_1_5z;
  assign celloutsig_0_12z = ~celloutsig_0_8z;
  assign celloutsig_0_27z = ~celloutsig_0_14z;
  assign celloutsig_0_30z = ~celloutsig_0_3z;
  assign celloutsig_0_34z = ~celloutsig_0_26z;
  assign celloutsig_0_92z = ~((celloutsig_0_30z | celloutsig_0_34z) & (_01_ | celloutsig_0_16z[1]));
  assign celloutsig_0_28z = ~((celloutsig_0_20z | celloutsig_0_8z) & (in_data[5] | celloutsig_0_7z[9]));
  assign celloutsig_0_0z = in_data[63] ^ in_data[90];
  assign celloutsig_0_43z = celloutsig_0_27z ^ celloutsig_0_28z;
  assign celloutsig_0_6z = celloutsig_0_4z ^ celloutsig_0_3z;
  assign celloutsig_0_59z = ~(celloutsig_0_9z[6] ^ celloutsig_0_43z);
  reg [9:0] _19_;
  always_ff @(negedge clkin_data[0], negedge clkin_data[64])
    if (!clkin_data[64]) _19_ <= 10'h000;
    else _19_ <= { celloutsig_0_7z[9:1], celloutsig_0_11z };
  assign { _01_, _02_[8:0] } = _19_;
  reg [4:0] _20_;
  always_ff @(posedge clkin_data[0], posedge clkin_data[64])
    if (clkin_data[64]) _20_ <= 5'h00;
    else _20_ <= { in_data[78:77], celloutsig_0_0z, celloutsig_0_0z, celloutsig_0_0z };
  assign { _00_, _03_[3:0] } = _20_;
  assign celloutsig_0_18z = { celloutsig_0_5z[7:4], celloutsig_0_3z, celloutsig_0_14z, celloutsig_0_2z } & { _02_[7:4], celloutsig_0_0z, celloutsig_0_6z, celloutsig_0_12z, celloutsig_0_3z, celloutsig_0_6z, celloutsig_0_5z };
  assign celloutsig_0_15z = { celloutsig_0_10z, celloutsig_0_10z, celloutsig_0_0z } / { 1'h1, _02_[4], celloutsig_0_10z };
  assign celloutsig_0_22z = { celloutsig_0_9z[11:10], _01_, _02_[8:0] } / { 1'h1, celloutsig_0_18z[16:8], celloutsig_0_6z, celloutsig_0_12z };
  assign celloutsig_0_14z = _02_[3:0] == celloutsig_0_7z[4:1];
  assign celloutsig_0_10z = celloutsig_0_9z[10:6] === in_data[57:53];
  assign celloutsig_1_5z = in_data[155:132] >= { celloutsig_1_1z[14:1], celloutsig_1_4z, celloutsig_1_3z, celloutsig_1_3z, celloutsig_1_3z, celloutsig_1_0z, celloutsig_1_0z };
  assign celloutsig_0_19z = { celloutsig_0_15z, celloutsig_0_11z } >= { _00_, _03_[3:1] };
  assign celloutsig_1_0z = - in_data[165:163];
  assign celloutsig_1_1z = - { in_data[151:148], celloutsig_1_0z, celloutsig_1_0z, celloutsig_1_0z, celloutsig_1_0z };
  assign celloutsig_1_7z = - { in_data[132:96], celloutsig_1_6z, celloutsig_1_3z, celloutsig_1_4z, celloutsig_1_2z, celloutsig_1_5z, celloutsig_1_2z, celloutsig_1_6z, celloutsig_1_6z, celloutsig_1_3z, celloutsig_1_3z, celloutsig_1_2z };
  assign celloutsig_0_5z = ~ { celloutsig_0_2z[8:1], celloutsig_0_0z };
  assign celloutsig_1_8z = ~ celloutsig_1_7z[19:7];
  assign celloutsig_1_19z = ~ celloutsig_1_8z[11:3];
  assign celloutsig_0_16z = ~ celloutsig_0_15z;
  assign celloutsig_1_2z = | celloutsig_1_0z;
  assign celloutsig_1_3z = | { celloutsig_1_1z[13:2], celloutsig_1_0z };
  assign celloutsig_0_26z = | { celloutsig_0_25z[15:0], celloutsig_0_2z };
  assign celloutsig_0_11z = celloutsig_0_6z & celloutsig_0_7z[1];
  assign celloutsig_0_4z = ~^ celloutsig_0_2z[5:3];
  assign celloutsig_0_8z = ~^ { celloutsig_0_5z[6:2], celloutsig_0_3z };
  assign celloutsig_0_20z = ~^ { celloutsig_0_11z, celloutsig_0_14z, celloutsig_0_8z, celloutsig_0_12z };
  assign celloutsig_0_9z = { celloutsig_0_2z[11:2], celloutsig_0_4z, celloutsig_0_4z } >>> { celloutsig_0_2z[10:4], _00_, _03_[3:0] };
  assign celloutsig_0_25z = { celloutsig_0_22z[7:4], celloutsig_0_2z, celloutsig_0_19z, celloutsig_0_12z, celloutsig_0_20z } >>> { celloutsig_0_18z, celloutsig_0_10z };
  assign celloutsig_0_2z = { in_data[93:89], celloutsig_0_0z, celloutsig_0_0z, _00_, _03_[3:0] } >>> in_data[25:14];
  always_latch
    if (!clkin_data[64]) celloutsig_0_7z = 10'h000;
    else if (!celloutsig_1_5z) celloutsig_0_7z = { celloutsig_0_5z[6:1], celloutsig_0_3z, celloutsig_0_4z, celloutsig_0_3z, celloutsig_0_0z };
  always_latch
    if (!clkin_data[64]) celloutsig_0_80z = 11'h000;
    else if (!celloutsig_1_5z) celloutsig_0_80z = celloutsig_0_2z[10:0];
  assign _02_[9] = _01_;
  assign _03_[4] = _00_;
  assign { out_data[128], out_data[104:96], out_data[32], out_data[0] } = { celloutsig_1_18z, celloutsig_1_19z, celloutsig_0_91z, celloutsig_0_92z };
endmodule
