#-----------------------------------------------------------
# Vivado v2015.2.1 (64-bit)
# SW Build 1302555 on Wed Aug  5 13:06:02 MDT 2015
# IP Build 1291990 on Mon Jul 27 03:18:52 MDT 2015
# Start of session at: Wed Nov 11 11:49:44 2015
# Process ID: 9592
# Log file: C:/Modeltech_pe_edu_10.4a/examples/460mlab/lab5partc_synth/lab5partc_synth.runs/synth_1/GameTop.vds
# Journal file: C:/Modeltech_pe_edu_10.4a/examples/460mlab/lab5partc_synth/lab5partc_synth.runs/synth_1\vivado.jou
#-----------------------------------------------------------
source GameTop.tcl -notrace
Command: synth_design -top GameTop -part xc7a35tcpg236-1
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7a35t'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7a35t'
WARNING: [Synth 8-2292] literal value truncated to fit in 2 bits [C:/Modeltech_pe_edu_10.4a/examples/460mlab/lab5partc_synth/lab5partc_synth.srcs/sources_1/imports/lab5/game_controller.v:34]
WARNING: [Synth 8-2292] literal value truncated to fit in 2 bits [C:/Modeltech_pe_edu_10.4a/examples/460mlab/lab5partc_synth/lab5partc_synth.srcs/sources_1/imports/lab5/game_controller.v:163]
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:14 ; elapsed = 00:00:18 . Memory (MB): peak = 273.102 ; gain = 96.770
---------------------------------------------------------------------------------
INFO: [Synth 8-638] synthesizing module 'GameTop' [C:/Modeltech_pe_edu_10.4a/examples/460mlab/lab5partc_synth/lab5partc_synth.srcs/sources_1/imports/lab5/part_c_top.v:1]
INFO: [Synth 8-638] synthesizing module 'Divider' [C:/Modeltech_pe_edu_10.4a/examples/460mlab/lab5partc_synth/lab5partc_synth.srcs/sources_1/imports/lab5/divider.v:1]
INFO: [Synth 8-256] done synthesizing module 'Divider' (1#1) [C:/Modeltech_pe_edu_10.4a/examples/460mlab/lab5partc_synth/lab5partc_synth.srcs/sources_1/imports/lab5/divider.v:1]
INFO: [Synth 8-638] synthesizing module 'VGA' [C:/Modeltech_pe_edu_10.4a/examples/460mlab/lab5partc_synth/lab5partc_synth.srcs/sources_1/imports/lab5/partcvga.v:1]
INFO: [Synth 8-226] default block is never used [C:/Modeltech_pe_edu_10.4a/examples/460mlab/lab5partc_synth/lab5partc_synth.srcs/sources_1/imports/lab5/partcvga.v:31]
INFO: [Synth 8-256] done synthesizing module 'VGA' (2#1) [C:/Modeltech_pe_edu_10.4a/examples/460mlab/lab5partc_synth/lab5partc_synth.srcs/sources_1/imports/lab5/partcvga.v:1]
INFO: [Synth 8-638] synthesizing module 'Game_Controller' [C:/Modeltech_pe_edu_10.4a/examples/460mlab/lab5partc_synth/lab5partc_synth.srcs/sources_1/imports/lab5/game_controller.v:7]
WARNING: [Synth 8-639] system function call 'random' not supported [C:/Modeltech_pe_edu_10.4a/examples/460mlab/lab5partc_synth/lab5partc_synth.srcs/sources_1/imports/lab5/game_controller.v:181]
WARNING: [Synth 8-639] system function call 'random' not supported [C:/Modeltech_pe_edu_10.4a/examples/460mlab/lab5partc_synth/lab5partc_synth.srcs/sources_1/imports/lab5/game_controller.v:181]
WARNING: [Synth 8-639] system function call 'random' not supported [C:/Modeltech_pe_edu_10.4a/examples/460mlab/lab5partc_synth/lab5partc_synth.srcs/sources_1/imports/lab5/game_controller.v:182]
WARNING: [Synth 8-639] system function call 'random' not supported [C:/Modeltech_pe_edu_10.4a/examples/460mlab/lab5partc_synth/lab5partc_synth.srcs/sources_1/imports/lab5/game_controller.v:182]
INFO: [Synth 8-256] done synthesizing module 'Game_Controller' (3#1) [C:/Modeltech_pe_edu_10.4a/examples/460mlab/lab5partc_synth/lab5partc_synth.srcs/sources_1/imports/lab5/game_controller.v:7]
INFO: [Synth 8-638] synthesizing module 'kb_readout' [C:/Modeltech_pe_edu_10.4a/examples/460mlab/lab5partc_synth/lab5partc_synth.srcs/sources_1/imports/lab5/kb_readout.v:4]
INFO: [Synth 8-638] synthesizing module 'Four_Digit_7_seg_Display' [C:/Modeltech_pe_edu_10.4a/examples/460mlab/lab5partc_synth/lab5partc_synth.srcs/sources_1/imports/lab5/7_seg.v:1]
INFO: [Synth 8-226] default block is never used [C:/Modeltech_pe_edu_10.4a/examples/460mlab/lab5partc_synth/lab5partc_synth.srcs/sources_1/imports/lab5/7_seg.v:64]
INFO: [Synth 8-256] done synthesizing module 'Four_Digit_7_seg_Display' (4#1) [C:/Modeltech_pe_edu_10.4a/examples/460mlab/lab5partc_synth/lab5partc_synth.srcs/sources_1/imports/lab5/7_seg.v:1]
INFO: [Synth 8-638] synthesizing module 'kb_scan' [C:/Modeltech_pe_edu_10.4a/examples/460mlab/lab5partc_synth/lab5partc_synth.srcs/sources_1/imports/lab5/Keyboard_scanner.v:1]
INFO: [Synth 8-638] synthesizing module 'single_pulser' [C:/Modeltech_pe_edu_10.4a/examples/460mlab/lab5partc_synth/lab5partc_synth.srcs/sources_1/imports/lab5/Single_pulse.v:1]
INFO: [Synth 8-256] done synthesizing module 'single_pulser' (5#1) [C:/Modeltech_pe_edu_10.4a/examples/460mlab/lab5partc_synth/lab5partc_synth.srcs/sources_1/imports/lab5/Single_pulse.v:1]
INFO: [Synth 8-256] done synthesizing module 'kb_scan' (6#1) [C:/Modeltech_pe_edu_10.4a/examples/460mlab/lab5partc_synth/lab5partc_synth.srcs/sources_1/imports/lab5/Keyboard_scanner.v:1]
INFO: [Synth 8-256] done synthesizing module 'kb_readout' (7#1) [C:/Modeltech_pe_edu_10.4a/examples/460mlab/lab5partc_synth/lab5partc_synth.srcs/sources_1/imports/lab5/kb_readout.v:4]
INFO: [Synth 8-256] done synthesizing module 'GameTop' (8#1) [C:/Modeltech_pe_edu_10.4a/examples/460mlab/lab5partc_synth/lab5partc_synth.srcs/sources_1/imports/lab5/part_c_top.v:1]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:16 ; elapsed = 00:00:21 . Memory (MB): peak = 293.102 ; gain = 116.770
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:16 ; elapsed = 00:00:22 . Memory (MB): peak = 293.102 ; gain = 116.770
---------------------------------------------------------------------------------
INFO: [Device 21-403] Loading part xc7a35tcpg236-1
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [C:/Modeltech_pe_edu_10.4a/examples/460mlab/lab5partc_synth/lab5partc_synth.srcs/constrs_1/imports/lab5/Basys3_Master.xdc]
Finished Parsing XDC File [C:/Modeltech_pe_edu_10.4a/examples/460mlab/lab5partc_synth/lab5partc_synth.srcs/constrs_1/imports/lab5/Basys3_Master.xdc]
Completed Processing XDC Constraints

INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Constraint Validation Runtime : Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.051 . Memory (MB): peak = 593.996 ; gain = 0.000
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:46 ; elapsed = 00:01:03 . Memory (MB): peak = 593.996 ; gain = 417.664
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7a35tcpg236-1
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:46 ; elapsed = 00:01:03 . Memory (MB): peak = 593.996 ; gain = 417.664
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:46 ; elapsed = 00:01:04 . Memory (MB): peak = 593.996 ; gain = 417.664
---------------------------------------------------------------------------------
INFO: [Synth 8-5544] ROM "game_en" won't be mapped to Block RAM because address size (2) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "state" won't be mapped to Block RAM because address size (2) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "state" won't be mapped to Block RAM because address size (2) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "done" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:49 ; elapsed = 00:01:07 . Memory (MB): peak = 593.996 ; gain = 417.664
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     10 Bit       Adders := 29    
	   2 Input      4 Bit       Adders := 2     
+---Registers : 
	               28 Bit    Registers := 1     
	               10 Bit    Registers := 18    
	                8 Bit    Registers := 3     
	                6 Bit    Registers := 1     
	                4 Bit    Registers := 6     
	                2 Bit    Registers := 5     
	                1 Bit    Registers := 12    
+---Muxes : 
	   2 Input     10 Bit        Muxes := 4     
	   2 Input      7 Bit        Muxes := 1     
	  16 Input      7 Bit        Muxes := 1     
	   2 Input      5 Bit        Muxes := 12    
	   4 Input      4 Bit        Muxes := 3     
	   2 Input      4 Bit        Muxes := 2     
	  11 Input      3 Bit        Muxes := 1     
	   9 Input      2 Bit        Muxes := 1     
	  11 Input      2 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 2     
	   2 Input      1 Bit        Muxes := 10    
	  11 Input      1 Bit        Muxes := 1     
	   5 Input      1 Bit        Muxes := 7     
	   4 Input      1 Bit        Muxes := 5     
	   6 Input      1 Bit        Muxes := 1     
	   3 Input      1 Bit        Muxes := 1     
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Hierarchical Component Statistics 
---------------------------------------------------------------------------------
Hierarchical RTL Component report 
Module Divider 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module VGA 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     10 Bit       Adders := 2     
+---Registers : 
	               10 Bit    Registers := 4     
	                4 Bit    Registers := 3     
	                1 Bit    Registers := 2     
+---Muxes : 
	   4 Input      4 Bit        Muxes := 3     
Module Game_Controller 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     10 Bit       Adders := 27    
	   2 Input      4 Bit       Adders := 1     
+---Registers : 
	               28 Bit    Registers := 1     
	               10 Bit    Registers := 14    
	                8 Bit    Registers := 2     
	                6 Bit    Registers := 1     
	                4 Bit    Registers := 2     
	                2 Bit    Registers := 4     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input     10 Bit        Muxes := 4     
	   2 Input      5 Bit        Muxes := 12    
	  11 Input      3 Bit        Muxes := 1     
	   9 Input      2 Bit        Muxes := 1     
	  11 Input      2 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 9     
	  11 Input      1 Bit        Muxes := 1     
	   5 Input      1 Bit        Muxes := 7     
	   4 Input      1 Bit        Muxes := 5     
	   6 Input      1 Bit        Muxes := 1     
	   3 Input      1 Bit        Muxes := 1     
Module Four_Digit_7_seg_Display 
Detailed RTL Component Info : 
+---Registers : 
	                4 Bit    Registers := 1     
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input      7 Bit        Muxes := 1     
	  16 Input      7 Bit        Muxes := 1     
	   2 Input      4 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module single_pulser 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module kb_scan 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      4 Bit       Adders := 1     
+---Muxes : 
	   2 Input      4 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 1     
Module kb_readout 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 1     
	                1 Bit    Registers := 3     
---------------------------------------------------------------------------------
Finished RTL Hierarchical Component Statistics
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 120 (col length:60)
BRAMs: 150 (col length: RAMB18 60 RAMB36 30)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
Start Parallel Synthesis Optimization  : Time (s): cpu = 00:00:49 ; elapsed = 00:01:08 . Memory (MB): peak = 593.996 ; gain = 417.664
---------------------------------------------------------------------------------
Start Cross Boundary Optimization
---------------------------------------------------------------------------------
WARNING: [Synth 8-3917] design GameTop has port an2 driven by constant 1
WARNING: [Synth 8-3917] design GameTop has port an3 driven by constant 1
---------------------------------------------------------------------------------
Finished Cross Boundary Optimization : Time (s): cpu = 00:00:51 ; elapsed = 00:01:10 . Memory (MB): peak = 593.996 ; gain = 417.664
---------------------------------------------------------------------------------
Finished Parallel Reinference  : Time (s): cpu = 00:00:51 ; elapsed = 00:01:10 . Memory (MB): peak = 593.996 ; gain = 417.664

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
INFO: [Synth 8-3333] propagating constant 1 across sequential element (\game/game_speed_reg[20] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\game/game_speed_reg[27] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\game/appleX_reg[9] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\veegeeay/vgaBlue_reg[2] )
WARNING: [Synth 8-3332] Sequential element (\game/appleX_reg[9] ) is unused and will be removed from module GameTop.
WARNING: [Synth 8-3332] Sequential element (\game/appleX_reg[7] ) is unused and will be removed from module GameTop.
WARNING: [Synth 8-3332] Sequential element (\game/appleX_reg[6] ) is unused and will be removed from module GameTop.
WARNING: [Synth 8-3332] Sequential element (\game/appleX_reg[5] ) is unused and will be removed from module GameTop.
WARNING: [Synth 8-3332] Sequential element (\game/appleX_reg[4] ) is unused and will be removed from module GameTop.
WARNING: [Synth 8-3332] Sequential element (\game/appleX_reg[3] ) is unused and will be removed from module GameTop.
WARNING: [Synth 8-3332] Sequential element (\game/appleX_reg[2] ) is unused and will be removed from module GameTop.
WARNING: [Synth 8-3332] Sequential element (\game/appleX_reg[1] ) is unused and will be removed from module GameTop.
WARNING: [Synth 8-3332] Sequential element (\game/appleX_reg[0] ) is unused and will be removed from module GameTop.
WARNING: [Synth 8-3332] Sequential element (\game/game_speed_reg[27] ) is unused and will be removed from module GameTop.
WARNING: [Synth 8-3332] Sequential element (\game/game_speed_reg[26] ) is unused and will be removed from module GameTop.
WARNING: [Synth 8-3332] Sequential element (\game/game_speed_reg[25] ) is unused and will be removed from module GameTop.
WARNING: [Synth 8-3332] Sequential element (\game/game_speed_reg[24] ) is unused and will be removed from module GameTop.
WARNING: [Synth 8-3332] Sequential element (\game/game_speed_reg[21] ) is unused and will be removed from module GameTop.
WARNING: [Synth 8-3332] Sequential element (\game/game_speed_reg[20] ) is unused and will be removed from module GameTop.
WARNING: [Synth 8-3332] Sequential element (\game/game_speed_reg[19] ) is unused and will be removed from module GameTop.
WARNING: [Synth 8-3332] Sequential element (\game/game_speed_reg[18] ) is unused and will be removed from module GameTop.
WARNING: [Synth 8-3332] Sequential element (\game/game_speed_reg[17] ) is unused and will be removed from module GameTop.
WARNING: [Synth 8-3332] Sequential element (\game/game_speed_reg[16] ) is unused and will be removed from module GameTop.
WARNING: [Synth 8-3332] Sequential element (\game/game_speed_reg[15] ) is unused and will be removed from module GameTop.
WARNING: [Synth 8-3332] Sequential element (\game/game_speed_reg[14] ) is unused and will be removed from module GameTop.
WARNING: [Synth 8-3332] Sequential element (\game/game_speed_reg[13] ) is unused and will be removed from module GameTop.
WARNING: [Synth 8-3332] Sequential element (\game/game_speed_reg[12] ) is unused and will be removed from module GameTop.
WARNING: [Synth 8-3332] Sequential element (\game/game_speed_reg[11] ) is unused and will be removed from module GameTop.
WARNING: [Synth 8-3332] Sequential element (\game/game_speed_reg[10] ) is unused and will be removed from module GameTop.
WARNING: [Synth 8-3332] Sequential element (\game/game_speed_reg[9] ) is unused and will be removed from module GameTop.
WARNING: [Synth 8-3332] Sequential element (\game/game_speed_reg[8] ) is unused and will be removed from module GameTop.
WARNING: [Synth 8-3332] Sequential element (\game/game_speed_reg[7] ) is unused and will be removed from module GameTop.
WARNING: [Synth 8-3332] Sequential element (\game/game_speed_reg[6] ) is unused and will be removed from module GameTop.
WARNING: [Synth 8-3332] Sequential element (\game/game_speed_reg[5] ) is unused and will be removed from module GameTop.
WARNING: [Synth 8-3332] Sequential element (\game/game_speed_reg[4] ) is unused and will be removed from module GameTop.
WARNING: [Synth 8-3332] Sequential element (\game/game_speed_reg[3] ) is unused and will be removed from module GameTop.
WARNING: [Synth 8-3332] Sequential element (\game/game_speed_reg[2] ) is unused and will be removed from module GameTop.
WARNING: [Synth 8-3332] Sequential element (\game/game_speed_reg[1] ) is unused and will be removed from module GameTop.
WARNING: [Synth 8-3332] Sequential element (\game/game_speed_reg[0] ) is unused and will be removed from module GameTop.
WARNING: [Synth 8-3332] Sequential element (\game/seg3_reg[0] ) is unused and will be removed from module GameTop.
WARNING: [Synth 8-3332] Sequential element (\game/seg6_reg[0] ) is unused and will be removed from module GameTop.
WARNING: [Synth 8-3332] Sequential element (\game/seg3_reg[1] ) is unused and will be removed from module GameTop.
WARNING: [Synth 8-3332] Sequential element (\game/seg6_reg[1] ) is unused and will be removed from module GameTop.
WARNING: [Synth 8-3332] Sequential element (\game/seg6_reg[2] ) is unused and will be removed from module GameTop.
WARNING: [Synth 8-3332] Sequential element (\game/seg6_reg[3] ) is unused and will be removed from module GameTop.
WARNING: [Synth 8-3332] Sequential element (\game/seg5_reg[0] ) is unused and will be removed from module GameTop.
WARNING: [Synth 8-3332] Sequential element (\game/seg5_reg[1] ) is unused and will be removed from module GameTop.
WARNING: [Synth 8-3332] Sequential element (\game/seg4_reg[0] ) is unused and will be removed from module GameTop.
WARNING: [Synth 8-3332] Sequential element (\game/seg4_reg[1] ) is unused and will be removed from module GameTop.
WARNING: [Synth 8-3332] Sequential element (\game/seg4_reg[2] ) is unused and will be removed from module GameTop.
WARNING: [Synth 8-3332] Sequential element (\game/seg5_reg[2] ) is unused and will be removed from module GameTop.
WARNING: [Synth 8-3332] Sequential element (\game/seg4_reg[3] ) is unused and will be removed from module GameTop.
WARNING: [Synth 8-3332] Sequential element (\game/seg5_reg[3] ) is unused and will be removed from module GameTop.
WARNING: [Synth 8-3332] Sequential element (\game/seg4_reg[4] ) is unused and will be removed from module GameTop.
WARNING: [Synth 8-3332] Sequential element (\game/seg5_reg[4] ) is unused and will be removed from module GameTop.
WARNING: [Synth 8-3332] Sequential element (\game/seg4_reg[5] ) is unused and will be removed from module GameTop.
WARNING: [Synth 8-3332] Sequential element (\game/seg5_reg[5] ) is unused and will be removed from module GameTop.
WARNING: [Synth 8-3332] Sequential element (\game/seg5_reg[6] ) is unused and will be removed from module GameTop.
WARNING: [Synth 8-3332] Sequential element (\game/seg5_reg[7] ) is unused and will be removed from module GameTop.
WARNING: [Synth 8-3332] Sequential element (\kb_one/kb1/keypress_reg[0] ) is unused and will be removed from module GameTop.
WARNING: [Synth 8-3332] Sequential element (\veegeeay/vgaRed_reg[1] ) is unused and will be removed from module GameTop.
WARNING: [Synth 8-3332] Sequential element (\veegeeay/vgaGreen_reg[1] ) is unused and will be removed from module GameTop.
WARNING: [Synth 8-3332] Sequential element (\veegeeay/vgaGreen_reg[0] ) is unused and will be removed from module GameTop.
WARNING: [Synth 8-3332] Sequential element (\veegeeay/vgaBlue_reg[2] ) is unused and will be removed from module GameTop.
WARNING: [Synth 8-3332] Sequential element (\veegeeay/vgaBlue_reg[1] ) is unused and will be removed from module GameTop.
WARNING: [Synth 8-3332] Sequential element (\veegeeay/vgaBlue_reg[0] ) is unused and will be removed from module GameTop.
---------------------------------------------------------------------------------
Start Area Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Area Optimization : Time (s): cpu = 00:01:00 ; elapsed = 00:01:19 . Memory (MB): peak = 593.996 ; gain = 417.664
---------------------------------------------------------------------------------
Finished Parallel Area Optimization  : Time (s): cpu = 00:01:00 ; elapsed = 00:01:19 . Memory (MB): peak = 593.996 ; gain = 417.664

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
Finished Parallel Synthesis Optimization  : Time (s): cpu = 00:01:00 ; elapsed = 00:01:19 . Memory (MB): peak = 593.996 ; gain = 417.664
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:01:39 ; elapsed = 00:02:03 . Memory (MB): peak = 593.996 ; gain = 417.664
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:01:39 ; elapsed = 00:02:03 . Memory (MB): peak = 593.996 ; gain = 417.664
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:01:46 ; elapsed = 00:02:11 . Memory (MB): peak = 608.484 ; gain = 432.152
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:01:47 ; elapsed = 00:02:13 . Memory (MB): peak = 608.484 ; gain = 432.152
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:01:47 ; elapsed = 00:02:13 . Memory (MB): peak = 608.484 ; gain = 432.152
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:01:47 ; elapsed = 00:02:13 . Memory (MB): peak = 608.484 ; gain = 432.152
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports : Time (s): cpu = 00:01:47 ; elapsed = 00:02:13 . Memory (MB): peak = 608.484 ; gain = 432.152
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:01:47 ; elapsed = 00:02:13 . Memory (MB): peak = 608.484 ; gain = 432.152
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start ROM, RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------

Static Shift Register:
+------------+----------------------------+--------+-------+--------------+--------------------+-------------------+--------+---------+
|Module Name | RTL Name                   | Length | Width | Reset Signal | Pull out first Reg | Pull out last Reg | SRL16E | SRLC32E | 
+------------+----------------------------+--------+-------+--------------+--------------------+-------------------+--------+---------+
|GameTop     | kb_one/kb1/keypress_reg[8] | 4      | 1     | NO           | NO                 | YES               | 1      | 0       | 
+------------+----------------------------+--------+-------+--------------+--------------------+-------------------+--------+---------+

---------------------------------------------------------------------------------
Finished ROM, RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+------+-------+------+
|      |Cell   |Count |
+------+-------+------+
|1     |BUFG   |     4|
|2     |CARRY4 |   144|
|3     |LUT1   |   176|
|4     |LUT2   |   157|
|5     |LUT3   |   101|
|6     |LUT4   |   212|
|7     |LUT5   |    91|
|8     |LUT6   |   190|
|9     |SRL16E |     1|
|10    |FDCE   |   106|
|11    |FDPE   |    52|
|12    |FDRE   |   223|
|13    |FDSE   |     4|
|14    |IBUF   |     3|
|15    |OBUF   |    26|
+------+-------+------+

Report Instance Areas: 
+------+--------------+-------------------------+------+
|      |Instance      |Module                   |Cells |
+------+--------------+-------------------------+------+
|1     |top           |                         |  1490|
|2     |  div         |Divider                  |    71|
|3     |  game        |Game_Controller          |   818|
|4     |    game_clk1 |Divider_2                |    97|
|5     |  kb_one      |kb_readout               |   297|
|6     |    Seg       |Four_Digit_7_seg_Display |    19|
|7     |    clk_7_seg |Divider_0                |    71|
|8     |    kb1       |kb_scan                  |   104|
|9     |      div1    |Divider_1                |    71|
|10    |      sp1     |single_pulser            |     4|
|11    |  veegeeay    |VGA                      |   270|
+------+--------------+-------------------------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:01:48 ; elapsed = 00:02:14 . Memory (MB): peak = 608.484 ; gain = 432.152
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 64 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:01:14 ; elapsed = 00:01:40 . Memory (MB): peak = 608.484 ; gain = 98.637
Synthesis Optimization Complete : Time (s): cpu = 00:01:48 ; elapsed = 00:02:14 . Memory (MB): peak = 608.484 ; gain = 432.152
INFO: [Project 1-571] Translating synthesized netlist
INFO: [Netlist 29-17] Analyzing 147 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 1 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 2 inverter(s) to 23 load pin(s).
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

INFO: [Common 17-83] Releasing license: Synthesis
37 Infos, 70 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:01:48 ; elapsed = 00:02:11 . Memory (MB): peak = 608.484 ; gain = 399.703
report_utilization: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.443 . Memory (MB): peak = 608.484 ; gain = 0.000
INFO: [Common 17-206] Exiting Vivado at Wed Nov 11 11:52:09 2015...
