INFO: [VRFC 10-2263] Analyzing Verilog file "E:/HITCS/principles-of-computer-organization/exp2/ram/ram.sim/sim_1/synth/timing/ram_time_synth.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module perform
INFO: [VRFC 10-311] analyzing module glbl
