{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Quartus II" 0 -1 1575666211922 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus II 64-Bit " "Running Quartus II 64-Bit Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition " "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1575666211922 ""} { "Info" "IQEXE_START_BANNER_TIME" "Fri Dec 06 15:03:31 2019 " "Processing started: Fri Dec 06 15:03:31 2019" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1575666211922 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Quartus II" 0 -1 1575666211922 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off MiniS08 -c MiniS08 " "Command: quartus_map --read_settings_files=on --write_settings_files=off MiniS08 -c MiniS08" {  } {  } 0 0 "Command: %1!s!" 0 0 "Quartus II" 0 -1 1575666211922 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS_MORE_LOGICAL" "6 6 12 " "Parallel Compilation has detected 12 hyper-threaded processors. However, the extra hyper-threaded processors will not be used by default. Parallel Compilation will use 6 of the 6 physical processors detected instead." {  } {  } 0 11104 "Parallel Compilation has detected %3!i! hyper-threaded processors. However, the extra hyper-threaded processors will not be used by default. Parallel Compilation will use %1!i! of the %2!i! physical processors detected instead." 0 0 "Quartus II" 0 -1 1575666212597 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "fpaddsub.v 1 1 " "Found 1 design units, including 1 entities, in source file fpaddsub.v" { { "Info" "ISGN_ENTITY_NAME" "1 FPaddsub " "Found entity 1: FPaddsub" {  } { { "FPaddsub.v" "" { Text "C:/Users/kacox/Desktop/MiniS08 Verilog/MiniS08 Verilog/FPaddsub.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1575666212656 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1575666212656 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "fpmultiply.v 1 1 " "Found 1 design units, including 1 entities, in source file fpmultiply.v" { { "Info" "ISGN_ENTITY_NAME" "1 FPmultiply " "Found entity 1: FPmultiply" {  } { { "FPmultiply.v" "" { Text "C:/Users/kacox/Desktop/MiniS08 Verilog/MiniS08 Verilog/FPmultiply.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1575666212658 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1575666212658 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "fpdivide.v 1 1 " "Found 1 design units, including 1 entities, in source file fpdivide.v" { { "Info" "ISGN_ENTITY_NAME" "1 FPdivide " "Found entity 1: FPdivide" {  } { { "FPdivide.v" "" { Text "C:/Users/kacox/Desktop/MiniS08 Verilog/MiniS08 Verilog/FPdivide.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1575666212660 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1575666212660 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "fpu.v 1 1 " "Found 1 design units, including 1 entities, in source file fpu.v" { { "Info" "ISGN_ENTITY_NAME" "1 FPU " "Found entity 1: FPU" {  } { { "FPU.v" "" { Text "C:/Users/kacox/Desktop/MiniS08 Verilog/MiniS08 Verilog/FPU.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1575666212663 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1575666212663 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "sevenseg.v 1 1 " "Found 1 design units, including 1 entities, in source file sevenseg.v" { { "Info" "ISGN_ENTITY_NAME" "1 sevenseg " "Found entity 1: sevenseg" {  } { { "sevenseg.v" "" { Text "C:/Users/kacox/Desktop/MiniS08 Verilog/MiniS08 Verilog/sevenseg.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1575666212665 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1575666212665 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "sci.v 1 1 " "Found 1 design units, including 1 entities, in source file sci.v" { { "Info" "ISGN_ENTITY_NAME" "1 sci " "Found entity 1: sci" {  } { { "sci.v" "" { Text "C:/Users/kacox/Desktop/MiniS08 Verilog/MiniS08 Verilog/sci.v" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1575666212667 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1575666212667 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "ldA lda MiniS08starter.v(15) " "Verilog HDL Declaration information at MiniS08starter.v(15): object \"ldA\" differs only in case from object \"lda\" in the same scope" {  } { { "MiniS08starter.v" "" { Text "C:/Users/kacox/Desktop/MiniS08 Verilog/MiniS08 Verilog/MiniS08starter.v" 15 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Quartus II" 0 -1 1575666212670 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "ldX ldx MiniS08starter.v(15) " "Verilog HDL Declaration information at MiniS08starter.v(15): object \"ldX\" differs only in case from object \"ldx\" in the same scope" {  } { { "MiniS08starter.v" "" { Text "C:/Users/kacox/Desktop/MiniS08 Verilog/MiniS08 Verilog/MiniS08starter.v" 15 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Quartus II" 0 -1 1575666212670 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "ldHX ldhx MiniS08starter.v(15) " "Verilog HDL Declaration information at MiniS08starter.v(15): object \"ldHX\" differs only in case from object \"ldhx\" in the same scope" {  } { { "MiniS08starter.v" "" { Text "C:/Users/kacox/Desktop/MiniS08 Verilog/MiniS08 Verilog/MiniS08starter.v" 15 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Quartus II" 0 -1 1575666212670 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "aiX aix MiniS08starter.v(19) " "Verilog HDL Declaration information at MiniS08starter.v(19): object \"aiX\" differs only in case from object \"aix\" in the same scope" {  } { { "MiniS08starter.v" "" { Text "C:/Users/kacox/Desktop/MiniS08 Verilog/MiniS08 Verilog/MiniS08starter.v" 19 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Quartus II" 0 -1 1575666212670 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "minis08starter.v 1 1 " "Found 1 design units, including 1 entities, in source file minis08starter.v" { { "Info" "ISGN_ENTITY_NAME" "1 MiniS08 " "Found entity 1: MiniS08" {  } { { "MiniS08starter.v" "" { Text "C:/Users/kacox/Desktop/MiniS08 Verilog/MiniS08 Verilog/MiniS08starter.v" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1575666212670 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1575666212670 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ram.v 1 1 " "Found 1 design units, including 1 entities, in source file ram.v" { { "Info" "ISGN_ENTITY_NAME" "1 ram " "Found entity 1: ram" {  } { { "ram.v" "" { Text "C:/Users/kacox/Desktop/MiniS08 Verilog/MiniS08 Verilog/ram.v" 39 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1575666212672 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1575666212672 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "rom.v 1 1 " "Found 1 design units, including 1 entities, in source file rom.v" { { "Info" "ISGN_ENTITY_NAME" "1 rom " "Found entity 1: rom" {  } { { "rom.v" "" { Text "C:/Users/kacox/Desktop/MiniS08 Verilog/MiniS08 Verilog/rom.v" 39 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1575666212674 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1575666212674 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "rom2.v 1 1 " "Found 1 design units, including 1 entities, in source file rom2.v" { { "Info" "ISGN_ENTITY_NAME" "1 rom2 " "Found entity 1: rom2" {  } { { "rom2.v" "" { Text "C:/Users/kacox/Desktop/MiniS08 Verilog/MiniS08 Verilog/rom2.v" 39 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1575666212677 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1575666212677 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "MiniS08 " "Elaborating entity \"MiniS08\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Quartus II" 0 -1 1575666212761 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 28 MiniS08starter.v(58) " "Verilog HDL assignment warning at MiniS08starter.v(58): truncated value with size 32 to match size of target (28)" {  } { { "MiniS08starter.v" "" { Text "C:/Users/kacox/Desktop/MiniS08 Verilog/MiniS08 Verilog/MiniS08starter.v" 58 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1575666212767 "|MiniS08"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 9 MiniS08starter.v(85) " "Verilog HDL assignment warning at MiniS08starter.v(85): truncated value with size 32 to match size of target (9)" {  } { { "MiniS08starter.v" "" { Text "C:/Users/kacox/Desktop/MiniS08 Verilog/MiniS08 Verilog/MiniS08starter.v" 85 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1575666212767 "|MiniS08"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 11 MiniS08starter.v(86) " "Verilog HDL assignment warning at MiniS08starter.v(86): truncated value with size 32 to match size of target (11)" {  } { { "MiniS08starter.v" "" { Text "C:/Users/kacox/Desktop/MiniS08 Verilog/MiniS08 Verilog/MiniS08starter.v" 86 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1575666212767 "|MiniS08"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 3 MiniS08starter.v(89) " "Verilog HDL assignment warning at MiniS08starter.v(89): truncated value with size 32 to match size of target (3)" {  } { { "MiniS08starter.v" "" { Text "C:/Users/kacox/Desktop/MiniS08 Verilog/MiniS08 Verilog/MiniS08starter.v" 89 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1575666212767 "|MiniS08"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 9 MiniS08starter.v(93) " "Verilog HDL assignment warning at MiniS08starter.v(93): truncated value with size 32 to match size of target (9)" {  } { { "MiniS08starter.v" "" { Text "C:/Users/kacox/Desktop/MiniS08 Verilog/MiniS08 Verilog/MiniS08starter.v" 93 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1575666212767 "|MiniS08"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 MiniS08starter.v(95) " "Verilog HDL assignment warning at MiniS08starter.v(95): truncated value with size 32 to match size of target (8)" {  } { { "MiniS08starter.v" "" { Text "C:/Users/kacox/Desktop/MiniS08 Verilog/MiniS08 Verilog/MiniS08starter.v" 95 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1575666212767 "|MiniS08"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 11 MiniS08starter.v(96) " "Verilog HDL assignment warning at MiniS08starter.v(96): truncated value with size 32 to match size of target (11)" {  } { { "MiniS08starter.v" "" { Text "C:/Users/kacox/Desktop/MiniS08 Verilog/MiniS08 Verilog/MiniS08starter.v" 96 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1575666212767 "|MiniS08"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 9 MiniS08starter.v(97) " "Verilog HDL assignment warning at MiniS08starter.v(97): truncated value with size 32 to match size of target (9)" {  } { { "MiniS08starter.v" "" { Text "C:/Users/kacox/Desktop/MiniS08 Verilog/MiniS08 Verilog/MiniS08starter.v" 97 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1575666212767 "|MiniS08"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sevenseg sevenseg:A2 " "Elaborating entity \"sevenseg\" for hierarchy \"sevenseg:A2\"" {  } { { "MiniS08starter.v" "A2" { Text "C:/Users/kacox/Desktop/MiniS08 Verilog/MiniS08 Verilog/MiniS08starter.v" 42 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1575666212769 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 7 sevenseg.v(4) " "Verilog HDL assignment warning at sevenseg.v(4): truncated value with size 32 to match size of target (7)" {  } { { "sevenseg.v" "" { Text "C:/Users/kacox/Desktop/MiniS08 Verilog/MiniS08 Verilog/sevenseg.v" 4 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1575666212770 "|MiniS08|sevenseg:A2"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sci sci:S08sci " "Elaborating entity \"sci\" for hierarchy \"sci:S08sci\"" {  } { { "MiniS08starter.v" "S08sci" { Text "C:/Users/kacox/Desktop/MiniS08 Verilog/MiniS08 Verilog/MiniS08starter.v" 51 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1575666212778 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 sci.v(35) " "Verilog HDL assignment warning at sci.v(35): truncated value with size 32 to match size of target (8)" {  } { { "sci.v" "" { Text "C:/Users/kacox/Desktop/MiniS08 Verilog/MiniS08 Verilog/sci.v" 35 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1575666212782 "|MiniS08|sci:S08sci"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 6 sci.v(41) " "Verilog HDL assignment warning at sci.v(41): truncated value with size 32 to match size of target (6)" {  } { { "sci.v" "" { Text "C:/Users/kacox/Desktop/MiniS08 Verilog/MiniS08 Verilog/sci.v" 41 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1575666212782 "|MiniS08|sci:S08sci"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 sci.v(47) " "Verilog HDL assignment warning at sci.v(47): truncated value with size 32 to match size of target (1)" {  } { { "sci.v" "" { Text "C:/Users/kacox/Desktop/MiniS08 Verilog/MiniS08 Verilog/sci.v" 47 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1575666212782 "|MiniS08|sci:S08sci"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 sci.v(48) " "Verilog HDL assignment warning at sci.v(48): truncated value with size 32 to match size of target (1)" {  } { { "sci.v" "" { Text "C:/Users/kacox/Desktop/MiniS08 Verilog/MiniS08 Verilog/sci.v" 48 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1575666212782 "|MiniS08|sci:S08sci"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 sci.v(49) " "Verilog HDL assignment warning at sci.v(49): truncated value with size 32 to match size of target (1)" {  } { { "sci.v" "" { Text "C:/Users/kacox/Desktop/MiniS08 Verilog/MiniS08 Verilog/sci.v" 49 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1575666212783 "|MiniS08|sci:S08sci"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 3 sci.v(54) " "Verilog HDL assignment warning at sci.v(54): truncated value with size 32 to match size of target (3)" {  } { { "sci.v" "" { Text "C:/Users/kacox/Desktop/MiniS08 Verilog/MiniS08 Verilog/sci.v" 54 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1575666212783 "|MiniS08|sci:S08sci"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 3 sci.v(58) " "Verilog HDL assignment warning at sci.v(58): truncated value with size 32 to match size of target (3)" {  } { { "sci.v" "" { Text "C:/Users/kacox/Desktop/MiniS08 Verilog/MiniS08 Verilog/sci.v" 58 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1575666212783 "|MiniS08|sci:S08sci"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 3 sci.v(60) " "Verilog HDL assignment warning at sci.v(60): truncated value with size 32 to match size of target (3)" {  } { { "sci.v" "" { Text "C:/Users/kacox/Desktop/MiniS08 Verilog/MiniS08 Verilog/sci.v" 60 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1575666212783 "|MiniS08|sci:S08sci"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 sci.v(67) " "Verilog HDL assignment warning at sci.v(67): truncated value with size 32 to match size of target (4)" {  } { { "sci.v" "" { Text "C:/Users/kacox/Desktop/MiniS08 Verilog/MiniS08 Verilog/sci.v" 67 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1575666212783 "|MiniS08|sci:S08sci"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ram ram:S08ram " "Elaborating entity \"ram\" for hierarchy \"ram:S08ram\"" {  } { { "MiniS08starter.v" "S08ram" { Text "C:/Users/kacox/Desktop/MiniS08 Verilog/MiniS08 Verilog/MiniS08starter.v" 52 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1575666212785 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram ram:S08ram\|altsyncram:altsyncram_component " "Elaborating entity \"altsyncram\" for hierarchy \"ram:S08ram\|altsyncram:altsyncram_component\"" {  } { { "ram.v" "altsyncram_component" { Text "C:/Users/kacox/Desktop/MiniS08 Verilog/MiniS08 Verilog/ram.v" 85 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1575666212856 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "ram:S08ram\|altsyncram:altsyncram_component " "Elaborated megafunction instantiation \"ram:S08ram\|altsyncram:altsyncram_component\"" {  } { { "ram.v" "" { Text "C:/Users/kacox/Desktop/MiniS08 Verilog/MiniS08 Verilog/ram.v" 85 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1575666212858 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "ram:S08ram\|altsyncram:altsyncram_component " "Instantiated megafunction \"ram:S08ram\|altsyncram:altsyncram_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_input_a BYPASS " "Parameter \"clock_enable_input_a\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1575666212858 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_output_a BYPASS " "Parameter \"clock_enable_output_a\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1575666212858 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family Cyclone II " "Parameter \"intended_device_family\" = \"Cyclone II\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1575666212858 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint ENABLE_RUNTIME_MOD=NO " "Parameter \"lpm_hint\" = \"ENABLE_RUNTIME_MOD=NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1575666212858 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altsyncram " "Parameter \"lpm_type\" = \"altsyncram\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1575666212858 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_a 512 " "Parameter \"numwords_a\" = \"512\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1575666212858 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode SINGLE_PORT " "Parameter \"operation_mode\" = \"SINGLE_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1575666212858 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_aclr_a NONE " "Parameter \"outdata_aclr_a\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1575666212858 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_a UNREGISTERED " "Parameter \"outdata_reg_a\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1575666212858 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "power_up_uninitialized FALSE " "Parameter \"power_up_uninitialized\" = \"FALSE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1575666212858 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_a 9 " "Parameter \"widthad_a\" = \"9\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1575666212858 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 8 " "Parameter \"width_a\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1575666212858 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_byteena_a 1 " "Parameter \"width_byteena_a\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1575666212858 ""}  } { { "ram.v" "" { Text "C:/Users/kacox/Desktop/MiniS08 Verilog/MiniS08 Verilog/ram.v" 85 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1575666212858 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_cra1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_cra1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_cra1 " "Found entity 1: altsyncram_cra1" {  } { { "db/altsyncram_cra1.tdf" "" { Text "C:/Users/kacox/Desktop/MiniS08 Verilog/MiniS08 Verilog/db/altsyncram_cra1.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1575666212909 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1575666212909 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_cra1 ram:S08ram\|altsyncram:altsyncram_component\|altsyncram_cra1:auto_generated " "Elaborating entity \"altsyncram_cra1\" for hierarchy \"ram:S08ram\|altsyncram:altsyncram_component\|altsyncram_cra1:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1575666212911 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "rom2 rom2:S08rom " "Elaborating entity \"rom2\" for hierarchy \"rom2:S08rom\"" {  } { { "MiniS08starter.v" "S08rom" { Text "C:/Users/kacox/Desktop/MiniS08 Verilog/MiniS08 Verilog/MiniS08starter.v" 53 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1575666212918 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram rom2:S08rom\|altsyncram:altsyncram_component " "Elaborating entity \"altsyncram\" for hierarchy \"rom2:S08rom\|altsyncram:altsyncram_component\"" {  } { { "rom2.v" "altsyncram_component" { Text "C:/Users/kacox/Desktop/MiniS08 Verilog/MiniS08 Verilog/rom2.v" 81 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1575666212926 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "rom2:S08rom\|altsyncram:altsyncram_component " "Elaborated megafunction instantiation \"rom2:S08rom\|altsyncram:altsyncram_component\"" {  } { { "rom2.v" "" { Text "C:/Users/kacox/Desktop/MiniS08 Verilog/MiniS08 Verilog/rom2.v" 81 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1575666212931 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "rom2:S08rom\|altsyncram:altsyncram_component " "Instantiated megafunction \"rom2:S08rom\|altsyncram:altsyncram_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_input_a BYPASS " "Parameter \"clock_enable_input_a\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1575666212931 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_output_a BYPASS " "Parameter \"clock_enable_output_a\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1575666212931 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "init_file MiniS08FPUtest.mif " "Parameter \"init_file\" = \"MiniS08FPUtest.mif\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1575666212931 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family Cyclone II " "Parameter \"intended_device_family\" = \"Cyclone II\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1575666212931 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint ENABLE_RUNTIME_MOD=NO " "Parameter \"lpm_hint\" = \"ENABLE_RUNTIME_MOD=NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1575666212931 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altsyncram " "Parameter \"lpm_type\" = \"altsyncram\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1575666212931 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_a 2048 " "Parameter \"numwords_a\" = \"2048\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1575666212931 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode ROM " "Parameter \"operation_mode\" = \"ROM\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1575666212931 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_aclr_a NONE " "Parameter \"outdata_aclr_a\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1575666212931 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_a UNREGISTERED " "Parameter \"outdata_reg_a\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1575666212931 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_a 11 " "Parameter \"widthad_a\" = \"11\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1575666212931 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 8 " "Parameter \"width_a\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1575666212931 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_byteena_a 1 " "Parameter \"width_byteena_a\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1575666212931 ""}  } { { "rom2.v" "" { Text "C:/Users/kacox/Desktop/MiniS08 Verilog/MiniS08 Verilog/rom2.v" 81 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1575666212931 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_pl81.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_pl81.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_pl81 " "Found entity 1: altsyncram_pl81" {  } { { "db/altsyncram_pl81.tdf" "" { Text "C:/Users/kacox/Desktop/MiniS08 Verilog/MiniS08 Verilog/db/altsyncram_pl81.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1575666212972 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1575666212972 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_pl81 rom2:S08rom\|altsyncram:altsyncram_component\|altsyncram_pl81:auto_generated " "Elaborating entity \"altsyncram_pl81\" for hierarchy \"rom2:S08rom\|altsyncram:altsyncram_component\|altsyncram_pl81:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1575666212973 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "FPU FPU:S08fpu " "Elaborating entity \"FPU\" for hierarchy \"FPU:S08fpu\"" {  } { { "MiniS08starter.v" "S08fpu" { Text "C:/Users/kacox/Desktop/MiniS08 Verilog/MiniS08 Verilog/MiniS08starter.v" 54 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1575666212976 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 3 FPU.v(34) " "Verilog HDL assignment warning at FPU.v(34): truncated value with size 32 to match size of target (3)" {  } { { "FPU.v" "" { Text "C:/Users/kacox/Desktop/MiniS08 Verilog/MiniS08 Verilog/FPU.v" 34 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1575666212983 "|MiniS08|FPU:S08fpu"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 2 FPU.v(35) " "Verilog HDL assignment warning at FPU.v(35): truncated value with size 32 to match size of target (2)" {  } { { "FPU.v" "" { Text "C:/Users/kacox/Desktop/MiniS08 Verilog/MiniS08 Verilog/FPU.v" 35 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1575666212983 "|MiniS08|FPU:S08fpu"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 FPU.v(37) " "Verilog HDL assignment warning at FPU.v(37): truncated value with size 32 to match size of target (8)" {  } { { "FPU.v" "" { Text "C:/Users/kacox/Desktop/MiniS08 Verilog/MiniS08 Verilog/FPU.v" 37 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1575666212983 "|MiniS08|FPU:S08fpu"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 FPU.v(38) " "Verilog HDL assignment warning at FPU.v(38): truncated value with size 32 to match size of target (8)" {  } { { "FPU.v" "" { Text "C:/Users/kacox/Desktop/MiniS08 Verilog/MiniS08 Verilog/FPU.v" 38 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1575666212983 "|MiniS08|FPU:S08fpu"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 FPU.v(39) " "Verilog HDL assignment warning at FPU.v(39): truncated value with size 32 to match size of target (8)" {  } { { "FPU.v" "" { Text "C:/Users/kacox/Desktop/MiniS08 Verilog/MiniS08 Verilog/FPU.v" 39 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1575666212983 "|MiniS08|FPU:S08fpu"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 FPU.v(41) " "Verilog HDL assignment warning at FPU.v(41): truncated value with size 32 to match size of target (8)" {  } { { "FPU.v" "" { Text "C:/Users/kacox/Desktop/MiniS08 Verilog/MiniS08 Verilog/FPU.v" 41 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1575666212983 "|MiniS08|FPU:S08fpu"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 FPU.v(42) " "Verilog HDL assignment warning at FPU.v(42): truncated value with size 32 to match size of target (8)" {  } { { "FPU.v" "" { Text "C:/Users/kacox/Desktop/MiniS08 Verilog/MiniS08 Verilog/FPU.v" 42 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1575666212983 "|MiniS08|FPU:S08fpu"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 FPU.v(43) " "Verilog HDL assignment warning at FPU.v(43): truncated value with size 32 to match size of target (8)" {  } { { "FPU.v" "" { Text "C:/Users/kacox/Desktop/MiniS08 Verilog/MiniS08 Verilog/FPU.v" 43 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1575666212983 "|MiniS08|FPU:S08fpu"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 FPU.v(45) " "Verilog HDL assignment warning at FPU.v(45): truncated value with size 32 to match size of target (1)" {  } { { "FPU.v" "" { Text "C:/Users/kacox/Desktop/MiniS08 Verilog/MiniS08 Verilog/FPU.v" 45 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1575666212983 "|MiniS08|FPU:S08fpu"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 FPU.v(48) " "Verilog HDL assignment warning at FPU.v(48): truncated value with size 32 to match size of target (8)" {  } { { "FPU.v" "" { Text "C:/Users/kacox/Desktop/MiniS08 Verilog/MiniS08 Verilog/FPU.v" 48 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1575666212984 "|MiniS08|FPU:S08fpu"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "FPdivide FPU:S08fpu\|FPdivide:FPdivUnit " "Elaborating entity \"FPdivide\" for hierarchy \"FPU:S08fpu\|FPdivide:FPdivUnit\"" {  } { { "FPU.v" "FPdivUnit" { Text "C:/Users/kacox/Desktop/MiniS08 Verilog/MiniS08 Verilog/FPU.v" 59 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1575666212985 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 24 FPdivide.v(18) " "Verilog HDL assignment warning at FPdivide.v(18): truncated value with size 32 to match size of target (24)" {  } { { "FPdivide.v" "" { Text "C:/Users/kacox/Desktop/MiniS08 Verilog/MiniS08 Verilog/FPdivide.v" 18 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1575666212988 "|MiniS08|FPU:S08fpu|FPdivide:FPdivUnit"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 25 FPdivide.v(20) " "Verilog HDL assignment warning at FPdivide.v(20): truncated value with size 32 to match size of target (25)" {  } { { "FPdivide.v" "" { Text "C:/Users/kacox/Desktop/MiniS08 Verilog/MiniS08 Verilog/FPdivide.v" 20 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1575666212989 "|MiniS08|FPU:S08fpu|FPdivide:FPdivUnit"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 10 FPdivide.v(22) " "Verilog HDL assignment warning at FPdivide.v(22): truncated value with size 32 to match size of target (10)" {  } { { "FPdivide.v" "" { Text "C:/Users/kacox/Desktop/MiniS08 Verilog/MiniS08 Verilog/FPdivide.v" 22 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1575666212989 "|MiniS08|FPU:S08fpu|FPdivide:FPdivUnit"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "FPmultiply FPU:S08fpu\|FPmultiply:FPmultUnit " "Elaborating entity \"FPmultiply\" for hierarchy \"FPU:S08fpu\|FPmultiply:FPmultUnit\"" {  } { { "FPU.v" "FPmultUnit" { Text "C:/Users/kacox/Desktop/MiniS08 Verilog/MiniS08 Verilog/FPU.v" 60 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1575666212990 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 25 FPmultiply.v(24) " "Verilog HDL assignment warning at FPmultiply.v(24): truncated value with size 32 to match size of target (25)" {  } { { "FPmultiply.v" "" { Text "C:/Users/kacox/Desktop/MiniS08 Verilog/MiniS08 Verilog/FPmultiply.v" 24 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1575666212994 "|MiniS08|FPU:S08fpu|FPmultiply:FPmultUnit"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 10 FPmultiply.v(28) " "Verilog HDL assignment warning at FPmultiply.v(28): truncated value with size 32 to match size of target (10)" {  } { { "FPmultiply.v" "" { Text "C:/Users/kacox/Desktop/MiniS08 Verilog/MiniS08 Verilog/FPmultiply.v" 28 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1575666212994 "|MiniS08|FPU:S08fpu|FPmultiply:FPmultUnit"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 FPmultiply.v(29) " "Verilog HDL assignment warning at FPmultiply.v(29): truncated value with size 32 to match size of target (1)" {  } { { "FPmultiply.v" "" { Text "C:/Users/kacox/Desktop/MiniS08 Verilog/MiniS08 Verilog/FPmultiply.v" 29 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1575666212994 "|MiniS08|FPU:S08fpu|FPmultiply:FPmultUnit"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 FPmultiply.v(30) " "Verilog HDL assignment warning at FPmultiply.v(30): truncated value with size 32 to match size of target (1)" {  } { { "FPmultiply.v" "" { Text "C:/Users/kacox/Desktop/MiniS08 Verilog/MiniS08 Verilog/FPmultiply.v" 30 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1575666212994 "|MiniS08|FPU:S08fpu|FPmultiply:FPmultUnit"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 24 FPmultiply.v(34) " "Verilog HDL assignment warning at FPmultiply.v(34): truncated value with size 32 to match size of target (24)" {  } { { "FPmultiply.v" "" { Text "C:/Users/kacox/Desktop/MiniS08 Verilog/MiniS08 Verilog/FPmultiply.v" 34 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1575666212994 "|MiniS08|FPU:S08fpu|FPmultiply:FPmultUnit"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "FPaddsub FPU:S08fpu\|FPaddsub:FPaddsubUnit " "Elaborating entity \"FPaddsub\" for hierarchy \"FPU:S08fpu\|FPaddsub:FPaddsubUnit\"" {  } { { "FPU.v" "FPaddsubUnit" { Text "C:/Users/kacox/Desktop/MiniS08 Verilog/MiniS08 Verilog/FPU.v" 61 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1575666212995 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 FPaddsub.v(28) " "Verilog HDL assignment warning at FPaddsub.v(28): truncated value with size 32 to match size of target (8)" {  } { { "FPaddsub.v" "" { Text "C:/Users/kacox/Desktop/MiniS08 Verilog/MiniS08 Verilog/FPaddsub.v" 28 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1575666212996 "|MiniS08|FPU:S08fpu|FPaddsub:FPaddsubUnit"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 FPaddsub.v(30) " "Verilog HDL assignment warning at FPaddsub.v(30): truncated value with size 32 to match size of target (8)" {  } { { "FPaddsub.v" "" { Text "C:/Users/kacox/Desktop/MiniS08 Verilog/MiniS08 Verilog/FPaddsub.v" 30 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1575666212997 "|MiniS08|FPU:S08fpu|FPaddsub:FPaddsubUnit"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 29 FPaddsub.v(32) " "Verilog HDL assignment warning at FPaddsub.v(32): truncated value with size 32 to match size of target (29)" {  } { { "FPaddsub.v" "" { Text "C:/Users/kacox/Desktop/MiniS08 Verilog/MiniS08 Verilog/FPaddsub.v" 32 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1575666212997 "|MiniS08|FPU:S08fpu|FPaddsub:FPaddsubUnit"}
{ "Info" "ISCL_SCL_LOST_FANOUT_MSG_HDR" "4 " "4 registers lost all their fanouts during netlist optimizations." {  } {  } 0 17049 "%1!d! registers lost all their fanouts during netlist optimizations." 0 0 "Quartus II" 0 -1 1575666220243 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "C:/Users/kacox/Desktop/MiniS08 Verilog/MiniS08 Verilog/output_files/MiniS08.map.smsg " "Generated suppressed messages file C:/Users/kacox/Desktop/MiniS08 Verilog/MiniS08 Verilog/output_files/MiniS08.map.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Quartus II" 0 -1 1575666220317 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Quartus II" 0 -1 1575666220490 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Quartus II" 0 -1 1575666220490 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "1713 " "Implemented 1713 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "7 " "Implemented 7 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Quartus II" 0 -1 1575666220684 ""} { "Info" "ICUT_CUT_TM_OPINS" "58 " "Implemented 58 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Quartus II" 0 -1 1575666220684 ""} { "Info" "ICUT_CUT_TM_LCELLS" "1632 " "Implemented 1632 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Quartus II" 0 -1 1575666220684 ""} { "Info" "ICUT_CUT_TM_RAMS" "16 " "Implemented 16 RAM segments" {  } {  } 0 21064 "Implemented %1!d! RAM segments" 0 0 "Quartus II" 0 -1 1575666220684 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Quartus II" 0 -1 1575666220684 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 39 s Quartus II 64-Bit " "Quartus II 64-Bit Analysis & Synthesis was successful. 0 errors, 39 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4654 " "Peak virtual memory: 4654 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1575666220717 ""} { "Info" "IQEXE_END_BANNER_TIME" "Fri Dec 06 15:03:40 2019 " "Processing ended: Fri Dec 06 15:03:40 2019" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1575666220717 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:09 " "Elapsed time: 00:00:09" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1575666220717 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:08 " "Total CPU time (on all processors): 00:00:08" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1575666220717 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1575666220717 ""}
