read -sv run_verilog_mid/adder_32b_9_76_17143cd1a72c2764495edc5b3c42c5c6.v
hierarchy -top main
flatten
proc; techmap; opt;
abc -fast -liberty NangateOpenCellLibrary_typical.lib
write_verilog run_yosys_mid/adder_32b_9_76_17143cd1a72c2764495edc5b3c42c5c6_yosys.v
