--------------------------------------------------------------------------------
Release 14.7 Trace  (nt64)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.

D:\Xilinx\14.7\ISE_DS\ISE\bin\nt64\unwrapped\trce.exe -intstyle ise -v 3 -s 4
-n 3 -fastpaths -xml main.twx main.ncd -o main.twr main.pcf -ucf pin.ucf

Design file:              main.ncd
Physical constraint file: main.pcf
Device,package,speed:     xc3s200,ft256,-4 (PRODUCTION 1.39 2013-10-13)
Report level:             verbose report

Environment Variable      Effect 
--------------------      ------ 
NONE                      No environment variables were set
--------------------------------------------------------------------------------

INFO:Timing:2698 - No timing constraints found, doing default enumeration.
INFO:Timing:3412 - To improve timing, see the Timing Closure User Guide (UG612).
INFO:Timing:2752 - To get complete path coverage, use the unconstrained paths 
   option. All paths that are not constrained will be reported in the 
   unconstrained paths section(s) of the report.
INFO:Timing:3339 - The clock-to-out numbers in this timing report are based on 
   a 50 Ohm transmission line loading model.  For the details of this model, 
   and for more information on accounting for different loading conditions, 
   please see the device datasheet.
INFO:Timing:3390 - This architecture does not support a default System Jitter 
   value, please add SYSTEM_JITTER constraint to the UCF to modify the Clock 
   Uncertainty calculation.
INFO:Timing:3389 - This architecture does not support 'Discrete Jitter' and 
   'Phase Error' calculations, these terms will be zero in the Clock 
   Uncertainty calculation.  Please make appropriate modification to 
   SYSTEM_JITTER to account for the unsupported Discrete Jitter and Phase 
   Error.



Data Sheet report:
-----------------
All values displayed in nanoseconds (ns)

Setup/Hold to clock clk
------------+------------+------------+------------------+--------+
            |Max Setup to|Max Hold to |                  | Clock  |
Source      | clk (edge) | clk (edge) |Internal Clock(s) | Phase  |
------------+------------+------------+------------------+--------+
pic_data<0> |    1.123(R)|    1.168(R)|clk_BUFGP         |   0.000|
pic_data<1> |    0.342(R)|    1.193(R)|clk_BUFGP         |   0.000|
pic_data<2> |    1.133(R)|    0.562(R)|clk_BUFGP         |   0.000|
pic_data<3> |    1.566(R)|    0.216(R)|clk_BUFGP         |   0.000|
pic_data<4> |    1.143(R)|    0.553(R)|clk_BUFGP         |   0.000|
pic_data<5> |    0.713(R)|    0.897(R)|clk_BUFGP         |   0.000|
pic_data<6> |    1.095(R)|    0.591(R)|clk_BUFGP         |   0.000|
pic_data<7> |    0.314(R)|    1.216(R)|clk_BUFGP         |   0.000|
pic_data<8> |    0.401(R)|    1.146(R)|clk_BUFGP         |   0.000|
pic_data<9> |    1.047(R)|    0.630(R)|clk_BUFGP         |   0.000|
rst         |    3.811(R)|    0.279(R)|clk_BUFGP         |   0.000|
rx          |    3.139(R)|   -0.098(R)|clk_BUFGP         |   0.000|
------------+------------+------------+------------------+--------+

Clock clk to Pad
------------+------------+------------------+--------+
            | clk (edge) |                  | Clock  |
Destination |   to PAD   |Internal Clock(s) | Phase  |
------------+------------+------------------+--------+
cs_n        |    8.442(R)|clk_BUFGP         |   0.000|
mosi        |    9.599(R)|clk_BUFGP         |   0.000|
sck         |    9.169(R)|clk_BUFGP         |   0.000|
test_pin1   |    9.265(R)|clk_BUFGP         |   0.000|
tx          |    9.638(R)|clk_BUFGP         |   0.000|
------------+------------+------------------+--------+

Clock to Setup on destination clock clk
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
clk            |    4.468|         |         |         |
---------------+---------+---------+---------+---------+


Analysis completed Mon Oct 28 16:01:50 2024 
--------------------------------------------------------------------------------

Trace Settings:
-------------------------
Trace Settings 

Peak Memory Usage: 4489 MB



