<?xml version="1.0" encoding="UTF-8"?>
<BaliMessageLog>
    <Task name="Map">
        <Message>
            <ID>51001046</ID>
            <Severity>Warning</Severity>
            <Dynamic>Stepper_Y_nFault</Dynamic>
        </Message>
        <Message>
            <ID>51001046</ID>
            <Severity>Warning</Severity>
            <Dynamic>Stepper_Z_nFault</Dynamic>
        </Message>
        <Message>
            <ID>51001046</ID>
            <Severity>Warning</Severity>
            <Dynamic>Stepper_A_nFault</Dynamic>
        </Message>
        <Message>
            <ID>51001046</ID>
            <Severity>Warning</Severity>
            <Dynamic>limit[3:0](3)</Dynamic>
        </Message>
        <Message>
            <ID>51001046</ID>
            <Severity>Warning</Severity>
            <Dynamic>limit[3:0](2)</Dynamic>
        </Message>
        <Message>
            <ID>51001046</ID>
            <Severity>Warning</Severity>
            <Dynamic>limit[3:0](1)</Dynamic>
        </Message>
        <Message>
            <ID>51001046</ID>
            <Severity>Warning</Severity>
            <Dynamic>encoder_ra</Dynamic>
        </Message>
        <Message>
            <ID>51001046</ID>
            <Severity>Warning</Severity>
            <Dynamic>encoder_rb</Dynamic>
        </Message>
        <Message>
            <ID>51001046</ID>
            <Severity>Warning</Severity>
            <Dynamic>encoder_ri</Dynamic>
        </Message>
        <Message>
            <ID>51001046</ID>
            <Severity>Warning</Severity>
            <Dynamic>encoder_la</Dynamic>
        </Message>
        <Message>
            <ID>51001046</ID>
            <Severity>Warning</Severity>
            <Dynamic>encoder_lb</Dynamic>
        </Message>
        <Message>
            <ID>51001046</ID>
            <Severity>Warning</Severity>
            <Dynamic>encoder_li</Dynamic>
        </Message>
        <Message>
            <ID>51001046</ID>
            <Severity>Warning</Severity>
            <Dynamic>xbee_pause</Dynamic>
        </Message>
    </Task>
    <Task name="PAR">
        <Message>
            <ID>66011008</ID>
            <Severity>Warning</Severity>
            <Dynamic>
   Signal=arm_select_0_2[0] loads=1 clock_loads=1</Dynamic>
        </Message>
        <Message>
            <ID>66011008</ID>
            <Severity>Warning</Severity>
            <Dynamic>
   Signal=arm_select_0_2[0] loads=1 clock_loads=1</Dynamic>
        </Message>
    </Task>
    <Task name="Translate">
        <Message>
            <ID>1121028</ID>
            <Severity>Warning</Severity>
            <Dynamic>factor</Dynamic>
        </Message>
        <Message>
            <ID>1121028</ID>
            <Severity>Warning</Severity>
            <Dynamic>factor</Dynamic>
        </Message>
        <Message>
            <ID>1121028</ID>
            <Severity>Warning</Severity>
            <Dynamic>timeout_ms</Dynamic>
        </Message>
        <Message>
            <ID>1121028</ID>
            <Severity>Warning</Severity>
            <Dynamic>timeout_ms</Dynamic>
        </Message>
        <Message>
            <ID>1121028</ID>
            <Severity>Warning</Severity>
            <Dynamic>timeout_ms</Dynamic>
        </Message>
        <Message>
            <ID>1121028</ID>
            <Severity>Warning</Severity>
            <Dynamic>timeout_ms</Dynamic>
        </Message>
        <Message>
            <ID>1121028</ID>
            <Severity>Warning</Severity>
            <Dynamic>timeout_ms</Dynamic>
        </Message>
        <Message>
            <ID>1121028</ID>
            <Severity>Warning</Severity>
            <Dynamic>timeout_ms</Dynamic>
        </Message>
        <Message>
            <ID>1121028</ID>
            <Severity>Warning</Severity>
            <Dynamic>factor</Dynamic>
        </Message>
        <Message>
            <ID>1121028</ID>
            <Severity>Warning</Severity>
            <Dynamic>baud_div</Dynamic>
        </Message>
        <Message>
            <ID>1121028</ID>
            <Severity>Warning</Severity>
            <Dynamic>factor</Dynamic>
        </Message>
        <Message>
            <ID>1121028</ID>
            <Severity>Warning</Severity>
            <Dynamic>baud_div</Dynamic>
        </Message>
        <Message>
            <ID>1121028</ID>
            <Severity>Warning</Severity>
            <Dynamic>num_regs</Dynamic>
        </Message>
        <Message>
            <ID>1121028</ID>
            <Severity>Warning</Severity>
            <Dynamic>axis_haddr</Dynamic>
        </Message>
        <Message>
            <ID>1121028</ID>
            <Severity>Warning</Severity>
            <Dynamic>baud_div</Dynamic>
        </Message>
        <Message>
            <ID>1121028</ID>
            <Severity>Warning</Severity>
            <Dynamic>baud_div</Dynamic>
        </Message>
        <Message>
            <ID>1121028</ID>
            <Severity>Warning</Severity>
            <Dynamic>baud_div</Dynamic>
        </Message>
        <Message>
            <ID>1121028</ID>
            <Severity>Warning</Severity>
            <Dynamic>baud_div</Dynamic>
        </Message>
        <Message>
            <ID>1121028</ID>
            <Severity>Warning</Severity>
            <Dynamic>axis_haddr</Dynamic>
        </Message>
        <Message>
            <ID>1166052</ID>
            <Severity>Warning</Severity>
            <Dynamic>logical</Dynamic>
            <Dynamic>protocol_interface/uart_output/baud_gen/un129_count_s_31_0_COUT</Dynamic>
            <Navigation>protocol_interface/uart_output/baud_gen/un129_count_s_31_0_COUT</Navigation>
        </Message>
        <Message>
            <ID>1166052</ID>
            <Severity>Warning</Severity>
            <Dynamic>logical</Dynamic>
            <Dynamic>protocol_interface/uart_output/baud_gen/un129_count_s_31_0_S1</Dynamic>
            <Navigation>protocol_interface/uart_output/baud_gen/un129_count_s_31_0_S1</Navigation>
        </Message>
        <Message>
            <ID>1166052</ID>
            <Severity>Warning</Severity>
            <Dynamic>logical</Dynamic>
            <Dynamic>protocol_interface/uart_output/baud_gen/un129_count_cry_0_0_S0</Dynamic>
            <Navigation>protocol_interface/uart_output/baud_gen/un129_count_cry_0_0_S0</Navigation>
        </Message>
        <Message>
            <ID>1166052</ID>
            <Severity>Warning</Severity>
            <Dynamic>logical</Dynamic>
            <Dynamic>protocol_interface/uart_output/baud_gen/un129_count_cry_0_0_S1</Dynamic>
            <Navigation>protocol_interface/uart_output/baud_gen/un129_count_cry_0_0_S1</Navigation>
        </Message>
        <Message>
            <ID>1166052</ID>
            <Severity>Warning</Severity>
            <Dynamic>logical</Dynamic>
            <Dynamic>protocol_interface/uart_input/baud_gen/un129_count_s_31_0_COUT_0</Dynamic>
            <Navigation>protocol_interface/uart_input/baud_gen/un129_count_s_31_0_COUT_0</Navigation>
        </Message>
        <Message>
            <ID>1166052</ID>
            <Severity>Warning</Severity>
            <Dynamic>logical</Dynamic>
            <Dynamic>protocol_interface/uart_input/baud_gen/un129_count_s_31_0_S1_0</Dynamic>
            <Navigation>protocol_interface/uart_input/baud_gen/un129_count_s_31_0_S1_0</Navigation>
        </Message>
        <Message>
            <ID>1166052</ID>
            <Severity>Warning</Severity>
            <Dynamic>logical</Dynamic>
            <Dynamic>protocol_interface/uart_input/baud_gen/un129_count_cry_0_0_S0_0</Dynamic>
            <Navigation>protocol_interface/uart_input/baud_gen/un129_count_cry_0_0_S0_0</Navigation>
        </Message>
        <Message>
            <ID>1166052</ID>
            <Severity>Warning</Severity>
            <Dynamic>logical</Dynamic>
            <Dynamic>protocol_interface/uart_input/baud_gen/un129_count_cry_0_0_S1_0</Dynamic>
            <Navigation>protocol_interface/uart_input/baud_gen/un129_count_cry_0_0_S1_0</Navigation>
        </Message>
        <Message>
            <ID>1166052</ID>
            <Severity>Warning</Severity>
            <Dynamic>logical</Dynamic>
            <Dynamic>rc_receiver/recv_ch8/un66_count_1_s_13_0_COUT</Dynamic>
            <Navigation>rc_receiver/recv_ch8/un66_count_1_s_13_0_COUT</Navigation>
        </Message>
        <Message>
            <ID>1166052</ID>
            <Severity>Warning</Severity>
            <Dynamic>logical</Dynamic>
            <Dynamic>rc_receiver/recv_ch8/un66_count_1_s_13_0_S1</Dynamic>
            <Navigation>rc_receiver/recv_ch8/un66_count_1_s_13_0_S1</Navigation>
        </Message>
        <Message>
            <ID>1166052</ID>
            <Severity>Warning</Severity>
            <Dynamic>logical</Dynamic>
            <Dynamic>rc_receiver/recv_ch8/un66_count_1_cry_0_0_S0</Dynamic>
            <Navigation>rc_receiver/recv_ch8/un66_count_1_cry_0_0_S0</Navigation>
        </Message>
        <Message>
            <ID>1166052</ID>
            <Severity>Warning</Severity>
            <Dynamic>logical</Dynamic>
            <Dynamic>rc_receiver/recv_ch8/un66_count_1_cry_0_0_S1</Dynamic>
            <Navigation>rc_receiver/recv_ch8/un66_count_1_cry_0_0_S1</Navigation>
        </Message>
        <Message>
            <ID>1166052</ID>
            <Severity>Warning</Severity>
            <Dynamic>logical</Dynamic>
            <Dynamic>rc_receiver/recv_ch7/un66_count_1_s_13_0_COUT_0</Dynamic>
            <Navigation>rc_receiver/recv_ch7/un66_count_1_s_13_0_COUT_0</Navigation>
        </Message>
        <Message>
            <ID>1166052</ID>
            <Severity>Warning</Severity>
            <Dynamic>logical</Dynamic>
            <Dynamic>rc_receiver/recv_ch7/un66_count_1_s_13_0_S1_0</Dynamic>
            <Navigation>rc_receiver/recv_ch7/un66_count_1_s_13_0_S1_0</Navigation>
        </Message>
        <Message>
            <ID>1166052</ID>
            <Severity>Warning</Severity>
            <Dynamic>logical</Dynamic>
            <Dynamic>rc_receiver/recv_ch7/un66_count_1_cry_0_0_S0_0</Dynamic>
            <Navigation>rc_receiver/recv_ch7/un66_count_1_cry_0_0_S0_0</Navigation>
        </Message>
        <Message>
            <ID>1166052</ID>
            <Severity>Warning</Severity>
            <Dynamic>logical</Dynamic>
            <Dynamic>rc_receiver/recv_ch7/un66_count_1_cry_0_0_S1_0</Dynamic>
            <Navigation>rc_receiver/recv_ch7/un66_count_1_cry_0_0_S1_0</Navigation>
        </Message>
        <Message>
            <ID>1166052</ID>
            <Severity>Warning</Severity>
            <Dynamic>logical</Dynamic>
            <Dynamic>rc_receiver/recv_ch4/un66_count_1_s_13_0_COUT_1</Dynamic>
            <Navigation>rc_receiver/recv_ch4/un66_count_1_s_13_0_COUT_1</Navigation>
        </Message>
        <Message>
            <ID>1166052</ID>
            <Severity>Warning</Severity>
            <Dynamic>logical</Dynamic>
            <Dynamic>rc_receiver/recv_ch4/un66_count_1_s_13_0_S1_1</Dynamic>
            <Navigation>rc_receiver/recv_ch4/un66_count_1_s_13_0_S1_1</Navigation>
        </Message>
        <Message>
            <ID>1166052</ID>
            <Severity>Warning</Severity>
            <Dynamic>logical</Dynamic>
            <Dynamic>rc_receiver/recv_ch4/un66_count_1_cry_0_0_S0_1</Dynamic>
            <Navigation>rc_receiver/recv_ch4/un66_count_1_cry_0_0_S0_1</Navigation>
        </Message>
        <Message>
            <ID>1166052</ID>
            <Severity>Warning</Severity>
            <Dynamic>logical</Dynamic>
            <Dynamic>rc_receiver/recv_ch4/un66_count_1_cry_0_0_S1_1</Dynamic>
            <Navigation>rc_receiver/recv_ch4/un66_count_1_cry_0_0_S1_1</Navigation>
        </Message>
        <Message>
            <ID>1166052</ID>
            <Severity>Warning</Severity>
            <Dynamic>logical</Dynamic>
            <Dynamic>rc_receiver/recv_ch3/un66_count_1_s_13_0_COUT_4</Dynamic>
            <Navigation>rc_receiver/recv_ch3/un66_count_1_s_13_0_COUT_4</Navigation>
        </Message>
        <Message>
            <ID>1166052</ID>
            <Severity>Warning</Severity>
            <Dynamic>logical</Dynamic>
            <Dynamic>rc_receiver/recv_ch3/un66_count_1_s_13_0_S1_4</Dynamic>
            <Navigation>rc_receiver/recv_ch3/un66_count_1_s_13_0_S1_4</Navigation>
        </Message>
        <Message>
            <ID>1166052</ID>
            <Severity>Warning</Severity>
            <Dynamic>logical</Dynamic>
            <Dynamic>rc_receiver/recv_ch3/un66_count_1_cry_0_0_S0_4</Dynamic>
            <Navigation>rc_receiver/recv_ch3/un66_count_1_cry_0_0_S0_4</Navigation>
        </Message>
        <Message>
            <ID>1166052</ID>
            <Severity>Warning</Severity>
            <Dynamic>logical</Dynamic>
            <Dynamic>rc_receiver/recv_ch3/un66_count_1_cry_0_0_S1_4</Dynamic>
            <Navigation>rc_receiver/recv_ch3/un66_count_1_cry_0_0_S1_4</Navigation>
        </Message>
        <Message>
            <ID>1166052</ID>
            <Severity>Warning</Severity>
            <Dynamic>logical</Dynamic>
            <Dynamic>rc_receiver/recv_ch2/un66_count_1_s_13_0_COUT_2</Dynamic>
            <Navigation>rc_receiver/recv_ch2/un66_count_1_s_13_0_COUT_2</Navigation>
        </Message>
        <Message>
            <ID>1166052</ID>
            <Severity>Warning</Severity>
            <Dynamic>logical</Dynamic>
            <Dynamic>rc_receiver/recv_ch2/un66_count_1_s_13_0_S1_2</Dynamic>
            <Navigation>rc_receiver/recv_ch2/un66_count_1_s_13_0_S1_2</Navigation>
        </Message>
        <Message>
            <ID>1166052</ID>
            <Severity>Warning</Severity>
            <Dynamic>logical</Dynamic>
            <Dynamic>rc_receiver/recv_ch2/un66_count_1_cry_0_0_S0_2</Dynamic>
            <Navigation>rc_receiver/recv_ch2/un66_count_1_cry_0_0_S0_2</Navigation>
        </Message>
        <Message>
            <ID>1166052</ID>
            <Severity>Warning</Severity>
            <Dynamic>logical</Dynamic>
            <Dynamic>rc_receiver/recv_ch2/un66_count_1_cry_0_0_S1_2</Dynamic>
            <Navigation>rc_receiver/recv_ch2/un66_count_1_cry_0_0_S1_2</Navigation>
        </Message>
        <Message>
            <ID>1166052</ID>
            <Severity>Warning</Severity>
            <Dynamic>logical</Dynamic>
            <Dynamic>rc_receiver/recv_ch1/un66_count_1_s_13_0_COUT_3</Dynamic>
            <Navigation>rc_receiver/recv_ch1/un66_count_1_s_13_0_COUT_3</Navigation>
        </Message>
        <Message>
            <ID>1166052</ID>
            <Severity>Warning</Severity>
            <Dynamic>logical</Dynamic>
            <Dynamic>rc_receiver/recv_ch1/un66_count_1_s_13_0_S1_3</Dynamic>
            <Navigation>rc_receiver/recv_ch1/un66_count_1_s_13_0_S1_3</Navigation>
        </Message>
        <Message>
            <ID>1166052</ID>
            <Severity>Warning</Severity>
            <Dynamic>logical</Dynamic>
            <Dynamic>rc_receiver/recv_ch1/un66_count_1_cry_0_0_S0_3</Dynamic>
            <Navigation>rc_receiver/recv_ch1/un66_count_1_cry_0_0_S0_3</Navigation>
        </Message>
        <Message>
            <ID>1166052</ID>
            <Severity>Warning</Severity>
            <Dynamic>logical</Dynamic>
            <Dynamic>rc_receiver/recv_ch1/un66_count_1_cry_0_0_S1_3</Dynamic>
            <Navigation>rc_receiver/recv_ch1/un66_count_1_cry_0_0_S1_3</Navigation>
        </Message>
        <Message>
            <ID>1166052</ID>
            <Severity>Warning</Severity>
            <Dynamic>logical</Dynamic>
            <Dynamic>arm_x/step_clock_div/count[0]2_0_I_45_0_COUT</Dynamic>
            <Navigation>arm_x/step_clock_div/count[0]2_0_I_45_0_COUT</Navigation>
        </Message>
        <Message>
            <ID>1166052</ID>
            <Severity>Warning</Severity>
            <Dynamic>logical</Dynamic>
            <Dynamic>arm_x/step_clock_div/count[0]2_0_I_45_0_S0</Dynamic>
            <Navigation>arm_x/step_clock_div/count[0]2_0_I_45_0_S0</Navigation>
        </Message>
        <Message>
            <ID>1166052</ID>
            <Severity>Warning</Severity>
            <Dynamic>logical</Dynamic>
            <Dynamic>arm_x/step_clock_div/count[0]2_0_I_81_0_S0</Dynamic>
            <Navigation>arm_x/step_clock_div/count[0]2_0_I_81_0_S0</Navigation>
        </Message>
        <Message>
            <ID>1166052</ID>
            <Severity>Warning</Severity>
            <Dynamic>logical</Dynamic>
            <Dynamic>arm_x/step_clock_div/count[0]2_0_I_81_0_S1</Dynamic>
            <Navigation>arm_x/step_clock_div/count[0]2_0_I_81_0_S1</Navigation>
        </Message>
        <Message>
            <ID>1166052</ID>
            <Severity>Warning</Severity>
            <Dynamic>logical</Dynamic>
            <Dynamic>arm_x/step_clock_div/count[0]2_0_I_21_0_S0</Dynamic>
            <Navigation>arm_x/step_clock_div/count[0]2_0_I_21_0_S0</Navigation>
        </Message>
        <Message>
            <ID>1166052</ID>
            <Severity>Warning</Severity>
            <Dynamic>logical</Dynamic>
            <Dynamic>arm_x/step_clock_div/count[0]2_0_I_21_0_S1</Dynamic>
            <Navigation>arm_x/step_clock_div/count[0]2_0_I_21_0_S1</Navigation>
        </Message>
        <Message>
            <ID>1166052</ID>
            <Severity>Warning</Severity>
            <Dynamic>logical</Dynamic>
            <Dynamic>arm_x/step_clock_div/count[0]2_0_I_57_0_S0</Dynamic>
            <Navigation>arm_x/step_clock_div/count[0]2_0_I_57_0_S0</Navigation>
        </Message>
        <Message>
            <ID>1166052</ID>
            <Severity>Warning</Severity>
            <Dynamic>logical</Dynamic>
            <Dynamic>arm_x/step_clock_div/count[0]2_0_I_57_0_S1</Dynamic>
            <Navigation>arm_x/step_clock_div/count[0]2_0_I_57_0_S1</Navigation>
        </Message>
        <Message>
            <ID>1166052</ID>
            <Severity>Warning</Severity>
            <Dynamic>logical</Dynamic>
            <Dynamic>arm_x/step_clock_div/count[0]2_0_I_27_0_S0</Dynamic>
            <Navigation>arm_x/step_clock_div/count[0]2_0_I_27_0_S0</Navigation>
        </Message>
        <Message>
            <ID>1166052</ID>
            <Severity>Warning</Severity>
            <Dynamic>logical</Dynamic>
            <Dynamic>arm_x/step_clock_div/count[0]2_0_I_27_0_S1</Dynamic>
            <Navigation>arm_x/step_clock_div/count[0]2_0_I_27_0_S1</Navigation>
        </Message>
        <Message>
            <ID>1166052</ID>
            <Severity>Warning</Severity>
            <Dynamic>logical</Dynamic>
            <Dynamic>arm_x/step_clock_div/count[0]2_0_I_33_0_S0</Dynamic>
            <Navigation>arm_x/step_clock_div/count[0]2_0_I_33_0_S0</Navigation>
        </Message>
        <Message>
            <ID>1166052</ID>
            <Severity>Warning</Severity>
            <Dynamic>logical</Dynamic>
            <Dynamic>arm_x/step_clock_div/count[0]2_0_I_33_0_S1</Dynamic>
            <Navigation>arm_x/step_clock_div/count[0]2_0_I_33_0_S1</Navigation>
        </Message>
        <Message>
            <ID>1166052</ID>
            <Severity>Warning</Severity>
            <Dynamic>logical</Dynamic>
            <Dynamic>arm_x/step_clock_div/count[0]2_0_I_51_0_S0</Dynamic>
            <Navigation>arm_x/step_clock_div/count[0]2_0_I_51_0_S0</Navigation>
        </Message>
        <Message>
            <ID>1166052</ID>
            <Severity>Warning</Severity>
            <Dynamic>logical</Dynamic>
            <Dynamic>arm_x/step_clock_div/count[0]2_0_I_51_0_S1</Dynamic>
            <Navigation>arm_x/step_clock_div/count[0]2_0_I_51_0_S1</Navigation>
        </Message>
        <Message>
            <ID>1166052</ID>
            <Severity>Warning</Severity>
            <Dynamic>logical</Dynamic>
            <Dynamic>arm_x/step_clock_div/count[0]2_0_I_9_0_S0</Dynamic>
            <Navigation>arm_x/step_clock_div/count[0]2_0_I_9_0_S0</Navigation>
        </Message>
        <Message>
            <ID>1166052</ID>
            <Severity>Warning</Severity>
            <Dynamic>logical</Dynamic>
            <Dynamic>arm_x/step_clock_div/count[0]2_0_I_9_0_S1</Dynamic>
            <Navigation>arm_x/step_clock_div/count[0]2_0_I_9_0_S1</Navigation>
        </Message>
        <Message>
            <ID>1166052</ID>
            <Severity>Warning</Severity>
            <Dynamic>logical</Dynamic>
            <Dynamic>arm_x/step_clock_div/count[0]2_0_I_1_0_S0</Dynamic>
            <Navigation>arm_x/step_clock_div/count[0]2_0_I_1_0_S0</Navigation>
        </Message>
        <Message>
            <ID>1166052</ID>
            <Severity>Warning</Severity>
            <Dynamic>logical</Dynamic>
            <Dynamic>arm_x/step_clock_div/count[0]2_0_N_77</Dynamic>
            <Navigation>arm_x/step_clock_div/count[0]2_0_N_77</Navigation>
        </Message>
        <Message>
            <ID>1166052</ID>
            <Severity>Warning</Severity>
            <Dynamic>logical</Dynamic>
            <Dynamic>arm_x/step_clock_div/clk_o8_cry_0_COUT[30]</Dynamic>
            <Navigation>arm_x/step_clock_div/clk_o8_cry_0_COUT[30]</Navigation>
        </Message>
        <Message>
            <ID>1166052</ID>
            <Severity>Warning</Severity>
            <Dynamic>logical</Dynamic>
            <Dynamic>arm_x/step_clock_div/clk_o8_cry_0_S0[30]</Dynamic>
            <Navigation>arm_x/step_clock_div/clk_o8_cry_0_S0[30]</Navigation>
        </Message>
        <Message>
            <ID>1166052</ID>
            <Severity>Warning</Severity>
            <Dynamic>logical</Dynamic>
            <Dynamic>arm_x/step_clock_div/clk_o8_cry_0_S0[26]</Dynamic>
            <Navigation>arm_x/step_clock_div/clk_o8_cry_0_S0[26]</Navigation>
        </Message>
        <Message>
            <ID>1166052</ID>
            <Severity>Warning</Severity>
            <Dynamic>logical</Dynamic>
            <Dynamic>arm_x/step_clock_div/clk_o8_cry_0_S1[26]</Dynamic>
            <Navigation>arm_x/step_clock_div/clk_o8_cry_0_S1[26]</Navigation>
        </Message>
        <Message>
            <ID>1166052</ID>
            <Severity>Warning</Severity>
            <Dynamic>logical</Dynamic>
            <Dynamic>arm_x/step_clock_div/clk_o8_cry_0_S0[22]</Dynamic>
            <Navigation>arm_x/step_clock_div/clk_o8_cry_0_S0[22]</Navigation>
        </Message>
        <Message>
            <ID>1166052</ID>
            <Severity>Warning</Severity>
            <Dynamic>logical</Dynamic>
            <Dynamic>arm_x/step_clock_div/clk_o8_cry_0_S1[22]</Dynamic>
            <Navigation>arm_x/step_clock_div/clk_o8_cry_0_S1[22]</Navigation>
        </Message>
        <Message>
            <ID>1166052</ID>
            <Severity>Warning</Severity>
            <Dynamic>logical</Dynamic>
            <Dynamic>arm_x/step_clock_div/clk_o8_cry_0_S0[18]</Dynamic>
            <Navigation>arm_x/step_clock_div/clk_o8_cry_0_S0[18]</Navigation>
        </Message>
        <Message>
            <ID>1166052</ID>
            <Severity>Warning</Severity>
            <Dynamic>logical</Dynamic>
            <Dynamic>arm_x/step_clock_div/clk_o8_cry_0_S1[18]</Dynamic>
            <Navigation>arm_x/step_clock_div/clk_o8_cry_0_S1[18]</Navigation>
        </Message>
        <Message>
            <ID>1166052</ID>
            <Severity>Warning</Severity>
            <Dynamic>logical</Dynamic>
            <Dynamic>arm_x/step_clock_div/clk_o8_cry_0_S0[15]</Dynamic>
            <Navigation>arm_x/step_clock_div/clk_o8_cry_0_S0[15]</Navigation>
        </Message>
        <Message>
            <ID>1166052</ID>
            <Severity>Warning</Severity>
            <Dynamic>logical</Dynamic>
            <Dynamic>arm_x/step_clock_div/clk_o8_cry_0_S1[15]</Dynamic>
            <Navigation>arm_x/step_clock_div/clk_o8_cry_0_S1[15]</Navigation>
        </Message>
        <Message>
            <ID>1166052</ID>
            <Severity>Warning</Severity>
            <Dynamic>logical</Dynamic>
            <Dynamic>arm_x/step_clock_div/clk_o8_cry_0_S0[13]</Dynamic>
            <Navigation>arm_x/step_clock_div/clk_o8_cry_0_S0[13]</Navigation>
        </Message>
        <Message>
            <ID>1166052</ID>
            <Severity>Warning</Severity>
            <Dynamic>logical</Dynamic>
            <Dynamic>arm_x/step_clock_div/clk_o8_cry_0_S1[13]</Dynamic>
            <Navigation>arm_x/step_clock_div/clk_o8_cry_0_S1[13]</Navigation>
        </Message>
        <Message>
            <ID>1166052</ID>
            <Severity>Warning</Severity>
            <Dynamic>logical</Dynamic>
            <Dynamic>arm_x/step_clock_div/clk_o8_cry_0_S0[11]</Dynamic>
            <Navigation>arm_x/step_clock_div/clk_o8_cry_0_S0[11]</Navigation>
        </Message>
        <Message>
            <ID>1166052</ID>
            <Severity>Warning</Severity>
            <Dynamic>logical</Dynamic>
            <Dynamic>arm_x/step_clock_div/clk_o8_cry_0_S1[11]</Dynamic>
            <Navigation>arm_x/step_clock_div/clk_o8_cry_0_S1[11]</Navigation>
        </Message>
        <Message>
            <ID>1166052</ID>
            <Severity>Warning</Severity>
            <Dynamic>logical</Dynamic>
            <Dynamic>arm_x/step_clock_div/clk_o8_cry_0_S0[9]</Dynamic>
            <Navigation>arm_x/step_clock_div/clk_o8_cry_0_S0[9]</Navigation>
        </Message>
        <Message>
            <ID>1166052</ID>
            <Severity>Warning</Severity>
            <Dynamic>logical</Dynamic>
            <Dynamic>arm_x/step_clock_div/clk_o8_cry_0_S1[9]</Dynamic>
            <Navigation>arm_x/step_clock_div/clk_o8_cry_0_S1[9]</Navigation>
        </Message>
        <Message>
            <ID>1166052</ID>
            <Severity>Warning</Severity>
            <Dynamic>logical</Dynamic>
            <Dynamic>arm_x/step_clock_div/clk_o8_cry_0_S0[7]</Dynamic>
            <Navigation>arm_x/step_clock_div/clk_o8_cry_0_S0[7]</Navigation>
        </Message>
        <Message>
            <ID>1166052</ID>
            <Severity>Warning</Severity>
            <Dynamic>logical</Dynamic>
            <Dynamic>arm_x/step_clock_div/clk_o8_cry_0_S1[7]</Dynamic>
            <Navigation>arm_x/step_clock_div/clk_o8_cry_0_S1[7]</Navigation>
        </Message>
        <Message>
            <ID>1166052</ID>
            <Severity>Warning</Severity>
            <Dynamic>logical</Dynamic>
            <Dynamic>arm_x/step_clock_div/clk_o8_cry_0_S0[5]</Dynamic>
            <Navigation>arm_x/step_clock_div/clk_o8_cry_0_S0[5]</Navigation>
        </Message>
        <Message>
            <ID>1166052</ID>
            <Severity>Warning</Severity>
            <Dynamic>logical</Dynamic>
            <Dynamic>arm_x/step_clock_div/clk_o8_cry_0_S1[5]</Dynamic>
            <Navigation>arm_x/step_clock_div/clk_o8_cry_0_S1[5]</Navigation>
        </Message>
        <Message>
            <ID>1166052</ID>
            <Severity>Warning</Severity>
            <Dynamic>logical</Dynamic>
            <Dynamic>arm_x/step_clock_div/clk_o8_cry_0_S0[3]</Dynamic>
            <Navigation>arm_x/step_clock_div/clk_o8_cry_0_S0[3]</Navigation>
        </Message>
        <Message>
            <ID>1166052</ID>
            <Severity>Warning</Severity>
            <Dynamic>logical</Dynamic>
            <Dynamic>arm_x/step_clock_div/clk_o8_cry_0_S1[3]</Dynamic>
            <Navigation>arm_x/step_clock_div/clk_o8_cry_0_S1[3]</Navigation>
        </Message>
        <Message>
            <ID>1166052</ID>
            <Severity>Warning</Severity>
            <Dynamic>logical</Dynamic>
            <Dynamic>arm_x/step_clock_div/clk_o8_cry_0_S0[1]</Dynamic>
            <Navigation>arm_x/step_clock_div/clk_o8_cry_0_S0[1]</Navigation>
        </Message>
        <Message>
            <ID>1166052</ID>
            <Severity>Warning</Severity>
            <Dynamic>logical</Dynamic>
            <Dynamic>arm_x/step_clock_div/clk_o8_cry_0_S1[1]</Dynamic>
            <Navigation>arm_x/step_clock_div/clk_o8_cry_0_S1[1]</Navigation>
        </Message>
        <Message>
            <ID>1166052</ID>
            <Severity>Warning</Severity>
            <Dynamic>logical</Dynamic>
            <Dynamic>arm_x/step_clock_div/clk_o8_cry_0_S0[0]</Dynamic>
            <Navigation>arm_x/step_clock_div/clk_o8_cry_0_S0[0]</Navigation>
        </Message>
        <Message>
            <ID>1166052</ID>
            <Severity>Warning</Severity>
            <Dynamic>logical</Dynamic>
            <Dynamic>arm_x/step_clock_div/clk_o8_cry_0_S1[0]</Dynamic>
            <Navigation>arm_x/step_clock_div/clk_o8_cry_0_S1[0]</Navigation>
        </Message>
        <Message>
            <ID>1166052</ID>
            <Severity>Warning</Severity>
            <Dynamic>logical</Dynamic>
            <Dynamic>arm_x/step_clock_div/un129_count_1_s_31_0_COUT</Dynamic>
            <Navigation>arm_x/step_clock_div/un129_count_1_s_31_0_COUT</Navigation>
        </Message>
        <Message>
            <ID>1166052</ID>
            <Severity>Warning</Severity>
            <Dynamic>logical</Dynamic>
            <Dynamic>arm_x/step_clock_div/un129_count_1_s_31_0_S1</Dynamic>
            <Navigation>arm_x/step_clock_div/un129_count_1_s_31_0_S1</Navigation>
        </Message>
        <Message>
            <ID>1166052</ID>
            <Severity>Warning</Severity>
            <Dynamic>logical</Dynamic>
            <Dynamic>arm_x/step_clock_div/un129_count_1_cry_0_0_S0</Dynamic>
            <Navigation>arm_x/step_clock_div/un129_count_1_cry_0_0_S0</Navigation>
        </Message>
        <Message>
            <ID>1166052</ID>
            <Severity>Warning</Severity>
            <Dynamic>logical</Dynamic>
            <Dynamic>arm_x/step_clock_div/un129_count_1_cry_0_0_S1</Dynamic>
            <Navigation>arm_x/step_clock_div/un129_count_1_cry_0_0_S1</Navigation>
        </Message>
        <Message>
            <ID>1166052</ID>
            <Severity>Warning</Severity>
            <Dynamic>logical</Dynamic>
            <Dynamic>arm_x/step_clock_div/count[0]2_a_4_s_31_0_COUT</Dynamic>
            <Navigation>arm_x/step_clock_div/count[0]2_a_4_s_31_0_COUT</Navigation>
        </Message>
        <Message>
            <ID>1166052</ID>
            <Severity>Warning</Severity>
            <Dynamic>logical</Dynamic>
            <Dynamic>arm_x/step_clock_div/count[0]2_a_4_s_31_0_S1</Dynamic>
            <Navigation>arm_x/step_clock_div/count[0]2_a_4_s_31_0_S1</Navigation>
        </Message>
        <Message>
            <ID>1166052</ID>
            <Severity>Warning</Severity>
            <Dynamic>logical</Dynamic>
            <Dynamic>arm_x/step_clock_div/count[0]2_a_4_cry_0_0_S0</Dynamic>
            <Navigation>arm_x/step_clock_div/count[0]2_a_4_cry_0_0_S0</Navigation>
        </Message>
        <Message>
            <ID>1166052</ID>
            <Severity>Warning</Severity>
            <Dynamic>logical</Dynamic>
            <Dynamic>arm_x/step_clock_div/register[2]_i[0]</Dynamic>
            <Navigation>arm_x/step_clock_div/register[2]_i[0]</Navigation>
        </Message>
        <Message>
            <ID>1166052</ID>
            <Severity>Warning</Severity>
            <Dynamic>logical</Dynamic>
            <Dynamic>motor_pwm/right/pwm_2_cry_12_0_COUT_0</Dynamic>
            <Navigation>motor_pwm/right/pwm_2_cry_12_0_COUT_0</Navigation>
        </Message>
        <Message>
            <ID>1166052</ID>
            <Severity>Warning</Severity>
            <Dynamic>logical</Dynamic>
            <Dynamic>motor_pwm/right/pwm_2_cry_12_0_S1_0</Dynamic>
            <Navigation>motor_pwm/right/pwm_2_cry_12_0_S1_0</Navigation>
        </Message>
        <Message>
            <ID>1166052</ID>
            <Severity>Warning</Severity>
            <Dynamic>logical</Dynamic>
            <Dynamic>motor_pwm/right/pwm_2_cry_11_0_S0_0</Dynamic>
            <Navigation>motor_pwm/right/pwm_2_cry_11_0_S0_0</Navigation>
        </Message>
        <Message>
            <ID>1166052</ID>
            <Severity>Warning</Severity>
            <Dynamic>logical</Dynamic>
            <Dynamic>motor_pwm/right/pwm_2_cry_11_0_S1_0</Dynamic>
            <Navigation>motor_pwm/right/pwm_2_cry_11_0_S1_0</Navigation>
        </Message>
        <Message>
            <ID>1166052</ID>
            <Severity>Warning</Severity>
            <Dynamic>logical</Dynamic>
            <Dynamic>motor_pwm/right/pwm_2_cry_9_0_S0_0</Dynamic>
            <Navigation>motor_pwm/right/pwm_2_cry_9_0_S0_0</Navigation>
        </Message>
        <Message>
            <ID>1166052</ID>
            <Severity>Warning</Severity>
            <Dynamic>logical</Dynamic>
            <Dynamic>motor_pwm/right/pwm_2_cry_9_0_S1_0</Dynamic>
            <Navigation>motor_pwm/right/pwm_2_cry_9_0_S1_0</Navigation>
        </Message>
        <Message>
            <ID>1166052</ID>
            <Severity>Warning</Severity>
            <Dynamic>logical</Dynamic>
            <Dynamic>motor_pwm/right/pwm_2_cry_7_0_S0_0</Dynamic>
            <Navigation>motor_pwm/right/pwm_2_cry_7_0_S0_0</Navigation>
        </Message>
        <Message>
            <ID>1166052</ID>
            <Severity>Warning</Severity>
            <Dynamic>logical</Dynamic>
            <Dynamic>motor_pwm/right/pwm_2_cry_7_0_S1_0</Dynamic>
            <Navigation>motor_pwm/right/pwm_2_cry_7_0_S1_0</Navigation>
        </Message>
        <Message>
            <ID>1166052</ID>
            <Severity>Warning</Severity>
            <Dynamic>logical</Dynamic>
            <Dynamic>motor_pwm/right/pwm_2_cry_5_0_S0_0</Dynamic>
            <Navigation>motor_pwm/right/pwm_2_cry_5_0_S0_0</Navigation>
        </Message>
        <Message>
            <ID>1166052</ID>
            <Severity>Warning</Severity>
            <Dynamic>logical</Dynamic>
            <Dynamic>motor_pwm/right/pwm_2_cry_5_0_S1_0</Dynamic>
            <Navigation>motor_pwm/right/pwm_2_cry_5_0_S1_0</Navigation>
        </Message>
        <Message>
            <ID>1166052</ID>
            <Severity>Warning</Severity>
            <Dynamic>logical</Dynamic>
            <Dynamic>motor_pwm/right/pwm_2_cry_3_0_S0_0</Dynamic>
            <Navigation>motor_pwm/right/pwm_2_cry_3_0_S0_0</Navigation>
        </Message>
        <Message>
            <ID>1166052</ID>
            <Severity>Warning</Severity>
            <Dynamic>logical</Dynamic>
            <Dynamic>motor_pwm/right/pwm_2_cry_3_0_S1_0</Dynamic>
            <Navigation>motor_pwm/right/pwm_2_cry_3_0_S1_0</Navigation>
        </Message>
        <Message>
            <ID>1166052</ID>
            <Severity>Warning</Severity>
            <Dynamic>logical</Dynamic>
            <Dynamic>motor_pwm/right/pwm_2_cry_1_0_S0_0</Dynamic>
            <Navigation>motor_pwm/right/pwm_2_cry_1_0_S0_0</Navigation>
        </Message>
        <Message>
            <ID>1166052</ID>
            <Severity>Warning</Severity>
            <Dynamic>logical</Dynamic>
            <Dynamic>motor_pwm/right/pwm_2_cry_1_0_S1_0</Dynamic>
            <Navigation>motor_pwm/right/pwm_2_cry_1_0_S1_0</Navigation>
        </Message>
        <Message>
            <ID>1166052</ID>
            <Severity>Warning</Severity>
            <Dynamic>logical</Dynamic>
            <Dynamic>motor_pwm/right/pwm_2_cry_0_0_S0_0</Dynamic>
            <Navigation>motor_pwm/right/pwm_2_cry_0_0_S0_0</Navigation>
        </Message>
        <Message>
            <ID>1166052</ID>
            <Severity>Warning</Severity>
            <Dynamic>logical</Dynamic>
            <Dynamic>motor_pwm/right/pwm_2_cry_0_0_S1_0</Dynamic>
            <Navigation>motor_pwm/right/pwm_2_cry_0_0_S1_0</Navigation>
        </Message>
        <Message>
            <ID>1166052</ID>
            <Severity>Warning</Severity>
            <Dynamic>logical</Dynamic>
            <Dynamic>motor_pwm/right/un1_latched_width[0]_cry_7_0_COUT</Dynamic>
            <Navigation>motor_pwm/right/un1_latched_width[0]_cry_7_0_COUT</Navigation>
        </Message>
        <Message>
            <ID>1166052</ID>
            <Severity>Warning</Severity>
            <Dynamic>logical</Dynamic>
            <Dynamic>motor_pwm/right/un1_latched_width[0]_cry_0_0_S0</Dynamic>
            <Navigation>motor_pwm/right/un1_latched_width[0]_cry_0_0_S0</Navigation>
        </Message>
        <Message>
            <ID>1166052</ID>
            <Severity>Warning</Severity>
            <Dynamic>logical</Dynamic>
            <Dynamic>motor_pwm/right/un1_latched_width[0]_cry_0_0_S1</Dynamic>
            <Navigation>motor_pwm/right/un1_latched_width[0]_cry_0_0_S1</Navigation>
        </Message>
        <Message>
            <ID>1166052</ID>
            <Severity>Warning</Severity>
            <Dynamic>logical</Dynamic>
            <Dynamic>motor_pwm/right/un53_count_cry_11_0_COUT</Dynamic>
            <Navigation>motor_pwm/right/un53_count_cry_11_0_COUT</Navigation>
        </Message>
        <Message>
            <ID>1166052</ID>
            <Severity>Warning</Severity>
            <Dynamic>logical</Dynamic>
            <Dynamic>motor_pwm/right/un53_count_cry_0_0_S0</Dynamic>
            <Navigation>motor_pwm/right/un53_count_cry_0_0_S0</Navigation>
        </Message>
        <Message>
            <ID>1166052</ID>
            <Severity>Warning</Severity>
            <Dynamic>logical</Dynamic>
            <Dynamic>motor_pwm/right/un53_count_cry_0_0_S1</Dynamic>
            <Navigation>motor_pwm/right/un53_count_cry_0_0_S1</Navigation>
        </Message>
        <Message>
            <ID>1166052</ID>
            <Severity>Warning</Severity>
            <Dynamic>logical</Dynamic>
            <Dynamic>motor_pwm/left/pwm_2_cry_12_0_COUT</Dynamic>
            <Navigation>motor_pwm/left/pwm_2_cry_12_0_COUT</Navigation>
        </Message>
        <Message>
            <ID>1166052</ID>
            <Severity>Warning</Severity>
            <Dynamic>logical</Dynamic>
            <Dynamic>motor_pwm/left/pwm_2_cry_12_0_S1</Dynamic>
            <Navigation>motor_pwm/left/pwm_2_cry_12_0_S1</Navigation>
        </Message>
        <Message>
            <ID>1166052</ID>
            <Severity>Warning</Severity>
            <Dynamic>logical</Dynamic>
            <Dynamic>motor_pwm/left/pwm_2_cry_11_0_S0</Dynamic>
            <Navigation>motor_pwm/left/pwm_2_cry_11_0_S0</Navigation>
        </Message>
        <Message>
            <ID>1166052</ID>
            <Severity>Warning</Severity>
            <Dynamic>logical</Dynamic>
            <Dynamic>motor_pwm/left/pwm_2_cry_11_0_S1</Dynamic>
            <Navigation>motor_pwm/left/pwm_2_cry_11_0_S1</Navigation>
        </Message>
        <Message>
            <ID>1166052</ID>
            <Severity>Warning</Severity>
            <Dynamic>logical</Dynamic>
            <Dynamic>motor_pwm/left/pwm_2_cry_9_0_S0</Dynamic>
            <Navigation>motor_pwm/left/pwm_2_cry_9_0_S0</Navigation>
        </Message>
        <Message>
            <ID>1166052</ID>
            <Severity>Warning</Severity>
            <Dynamic>logical</Dynamic>
            <Dynamic>motor_pwm/left/pwm_2_cry_9_0_S1</Dynamic>
            <Navigation>motor_pwm/left/pwm_2_cry_9_0_S1</Navigation>
        </Message>
        <Message>
            <ID>1166052</ID>
            <Severity>Warning</Severity>
            <Dynamic>logical</Dynamic>
            <Dynamic>motor_pwm/left/pwm_2_cry_7_0_S0</Dynamic>
            <Navigation>motor_pwm/left/pwm_2_cry_7_0_S0</Navigation>
        </Message>
        <Message>
            <ID>1166052</ID>
            <Severity>Warning</Severity>
            <Dynamic>logical</Dynamic>
            <Dynamic>motor_pwm/left/pwm_2_cry_7_0_S1</Dynamic>
            <Navigation>motor_pwm/left/pwm_2_cry_7_0_S1</Navigation>
        </Message>
        <Message>
            <ID>1166052</ID>
            <Severity>Warning</Severity>
            <Dynamic>logical</Dynamic>
            <Dynamic>motor_pwm/left/pwm_2_cry_5_0_S0</Dynamic>
            <Navigation>motor_pwm/left/pwm_2_cry_5_0_S0</Navigation>
        </Message>
        <Message>
            <ID>1166052</ID>
            <Severity>Warning</Severity>
            <Dynamic>logical</Dynamic>
            <Dynamic>motor_pwm/left/pwm_2_cry_5_0_S1</Dynamic>
            <Navigation>motor_pwm/left/pwm_2_cry_5_0_S1</Navigation>
        </Message>
        <Message>
            <ID>1166052</ID>
            <Severity>Warning</Severity>
            <Dynamic>logical</Dynamic>
            <Dynamic>motor_pwm/left/pwm_2_cry_3_0_S0</Dynamic>
            <Navigation>motor_pwm/left/pwm_2_cry_3_0_S0</Navigation>
        </Message>
        <Message>
            <ID>1166052</ID>
            <Severity>Warning</Severity>
            <Dynamic>logical</Dynamic>
            <Dynamic>motor_pwm/left/pwm_2_cry_3_0_S1</Dynamic>
            <Navigation>motor_pwm/left/pwm_2_cry_3_0_S1</Navigation>
        </Message>
        <Message>
            <ID>1166052</ID>
            <Severity>Warning</Severity>
            <Dynamic>logical</Dynamic>
            <Dynamic>motor_pwm/left/pwm_2_cry_1_0_S0</Dynamic>
            <Navigation>motor_pwm/left/pwm_2_cry_1_0_S0</Navigation>
        </Message>
        <Message>
            <ID>1166052</ID>
            <Severity>Warning</Severity>
            <Dynamic>logical</Dynamic>
            <Dynamic>motor_pwm/left/pwm_2_cry_1_0_S1</Dynamic>
            <Navigation>motor_pwm/left/pwm_2_cry_1_0_S1</Navigation>
        </Message>
        <Message>
            <ID>1166052</ID>
            <Severity>Warning</Severity>
            <Dynamic>logical</Dynamic>
            <Dynamic>motor_pwm/left/pwm_2_cry_0_0_S0</Dynamic>
            <Navigation>motor_pwm/left/pwm_2_cry_0_0_S0</Navigation>
        </Message>
        <Message>
            <ID>1166052</ID>
            <Severity>Warning</Severity>
            <Dynamic>logical</Dynamic>
            <Dynamic>motor_pwm/left/pwm_2_cry_0_0_S1</Dynamic>
            <Navigation>motor_pwm/left/pwm_2_cry_0_0_S1</Navigation>
        </Message>
        <Message>
            <ID>1166052</ID>
            <Severity>Warning</Severity>
            <Dynamic>logical</Dynamic>
            <Dynamic>motor_pwm/left/un53_count_cry_11_0_COUT_0</Dynamic>
            <Navigation>motor_pwm/left/un53_count_cry_11_0_COUT_0</Navigation>
        </Message>
        <Message>
            <ID>1166052</ID>
            <Severity>Warning</Severity>
            <Dynamic>logical</Dynamic>
            <Dynamic>motor_pwm/left/un53_count_cry_0_0_S0_0</Dynamic>
            <Navigation>motor_pwm/left/un53_count_cry_0_0_S0_0</Navigation>
        </Message>
        <Message>
            <ID>1166052</ID>
            <Severity>Warning</Severity>
            <Dynamic>logical</Dynamic>
            <Dynamic>motor_pwm/left/un53_count_cry_0_0_S1_0</Dynamic>
            <Navigation>motor_pwm/left/un53_count_cry_0_0_S1_0</Navigation>
        </Message>
        <Message>
            <ID>1166052</ID>
            <Severity>Warning</Severity>
            <Dynamic>logical</Dynamic>
            <Dynamic>motor_pwm/left/un1_latched_width[0]_cry_7_0_COUT_0</Dynamic>
            <Navigation>motor_pwm/left/un1_latched_width[0]_cry_7_0_COUT_0</Navigation>
        </Message>
        <Message>
            <ID>1166052</ID>
            <Severity>Warning</Severity>
            <Dynamic>logical</Dynamic>
            <Dynamic>motor_pwm/left/un1_latched_width[0]_cry_0_0_S0_0</Dynamic>
            <Navigation>motor_pwm/left/un1_latched_width[0]_cry_0_0_S0_0</Navigation>
        </Message>
        <Message>
            <ID>1166052</ID>
            <Severity>Warning</Severity>
            <Dynamic>logical</Dynamic>
            <Dynamic>motor_pwm/left/un1_latched_width[0]_cry_0_0_S1_0</Dynamic>
            <Navigation>motor_pwm/left/un1_latched_width[0]_cry_0_0_S1_0</Navigation>
        </Message>
        <Message>
            <ID>1166052</ID>
            <Severity>Warning</Severity>
            <Dynamic>logical</Dynamic>
            <Dynamic>arm_x/register[3]_s_0_COUT[31]</Dynamic>
            <Navigation>arm_x/register[3]_s_0_COUT[31]</Navigation>
        </Message>
        <Message>
            <ID>1166052</ID>
            <Severity>Warning</Severity>
            <Dynamic>logical</Dynamic>
            <Dynamic>arm_x/register[3]_s_0_S1[31]</Dynamic>
            <Navigation>arm_x/register[3]_s_0_S1[31]</Navigation>
        </Message>
        <Message>
            <ID>1166052</ID>
            <Severity>Warning</Severity>
            <Dynamic>logical</Dynamic>
            <Dynamic>arm_x/register[3]_cry_0_S0[0]</Dynamic>
            <Navigation>arm_x/register[3]_cry_0_S0[0]</Navigation>
        </Message>
        <Message>
            <ID>1166052</ID>
            <Severity>Warning</Severity>
            <Dynamic>logical</Dynamic>
            <Dynamic>pwm_clk_div/un129_count_1_s_31_0_COUT_0</Dynamic>
            <Navigation>pwm_clk_div/un129_count_1_s_31_0_COUT_0</Navigation>
        </Message>
        <Message>
            <ID>1166052</ID>
            <Severity>Warning</Severity>
            <Dynamic>logical</Dynamic>
            <Dynamic>pwm_clk_div/un129_count_1_s_31_0_S1_0</Dynamic>
            <Navigation>pwm_clk_div/un129_count_1_s_31_0_S1_0</Navigation>
        </Message>
        <Message>
            <ID>1166052</ID>
            <Severity>Warning</Severity>
            <Dynamic>logical</Dynamic>
            <Dynamic>pwm_clk_div/un129_count_1_cry_0_0_S0_0</Dynamic>
            <Navigation>pwm_clk_div/un129_count_1_cry_0_0_S0_0</Navigation>
        </Message>
        <Message>
            <ID>1166052</ID>
            <Severity>Warning</Severity>
            <Dynamic>logical</Dynamic>
            <Dynamic>pwm_clk_div/un129_count_1_cry_0_0_S1_0</Dynamic>
            <Navigation>pwm_clk_div/un129_count_1_cry_0_0_S1_0</Navigation>
        </Message>
        <Message>
            <ID>1166052</ID>
            <Severity>Warning</Severity>
            <Dynamic>logical</Dynamic>
            <Dynamic>Stepper_Y_nFault</Dynamic>
            <Navigation>Stepper_Y_nFault</Navigation>
        </Message>
        <Message>
            <ID>1166052</ID>
            <Severity>Warning</Severity>
            <Dynamic>logical</Dynamic>
            <Dynamic>Stepper_Z_nFault</Dynamic>
            <Navigation>Stepper_Z_nFault</Navigation>
        </Message>
        <Message>
            <ID>1166052</ID>
            <Severity>Warning</Severity>
            <Dynamic>logical</Dynamic>
            <Dynamic>Stepper_A_nFault</Dynamic>
            <Navigation>Stepper_A_nFault</Navigation>
        </Message>
        <Message>
            <ID>1166052</ID>
            <Severity>Warning</Severity>
            <Dynamic>logical</Dynamic>
            <Dynamic>limit[1]</Dynamic>
            <Navigation>limit[1]</Navigation>
        </Message>
        <Message>
            <ID>1166052</ID>
            <Severity>Warning</Severity>
            <Dynamic>logical</Dynamic>
            <Dynamic>limit[2]</Dynamic>
            <Navigation>limit[2]</Navigation>
        </Message>
        <Message>
            <ID>1166052</ID>
            <Severity>Warning</Severity>
            <Dynamic>logical</Dynamic>
            <Dynamic>limit[3]</Dynamic>
            <Navigation>limit[3]</Navigation>
        </Message>
        <Message>
            <ID>1166052</ID>
            <Severity>Warning</Severity>
            <Dynamic>logical</Dynamic>
            <Dynamic>encoder_ra</Dynamic>
            <Navigation>encoder_ra</Navigation>
        </Message>
        <Message>
            <ID>1166052</ID>
            <Severity>Warning</Severity>
            <Dynamic>logical</Dynamic>
            <Dynamic>encoder_rb</Dynamic>
            <Navigation>encoder_rb</Navigation>
        </Message>
        <Message>
            <ID>1166052</ID>
            <Severity>Warning</Severity>
            <Dynamic>logical</Dynamic>
            <Dynamic>encoder_ri</Dynamic>
            <Navigation>encoder_ri</Navigation>
        </Message>
        <Message>
            <ID>1166052</ID>
            <Severity>Warning</Severity>
            <Dynamic>logical</Dynamic>
            <Dynamic>encoder_la</Dynamic>
            <Navigation>encoder_la</Navigation>
        </Message>
        <Message>
            <ID>1166052</ID>
            <Severity>Warning</Severity>
            <Dynamic>logical</Dynamic>
            <Dynamic>encoder_lb</Dynamic>
            <Navigation>encoder_lb</Navigation>
        </Message>
        <Message>
            <ID>1166052</ID>
            <Severity>Warning</Severity>
            <Dynamic>logical</Dynamic>
            <Dynamic>encoder_li</Dynamic>
            <Navigation>encoder_li</Navigation>
        </Message>
        <Message>
            <ID>1166052</ID>
            <Severity>Warning</Severity>
            <Dynamic>logical</Dynamic>
            <Dynamic>xbee_pause</Dynamic>
            <Navigation>xbee_pause</Navigation>
        </Message>
        <Message>
            <ID>1163101</ID>
            <Severity>Warning</Severity>
            <Dynamic>148</Dynamic>
        </Message>
    </Task>
    <Task name="Synplify_Synthesis">
        <Message>
            <ID>2019991</ID>
            <Severity>Warning</Severity>
            <Dynamic>CL189 :&quot;/home/nick/Desktop/nickfolder/documents/projects/in-progress/project 5l - OSURC Rover 2016/electrical/uniboard/software/hdl/pwm.sv&quot;:65:1:65:6|Register bit read_size[1] is always 0, optimizing ...</Dynamic>
            <Navigation>CL189</Navigation>
            <Navigation>/home/nick/Desktop/nickfolder/documents/projects/in-progress/project 5l - OSURC Rover 2016/electrical/uniboard/software/hdl/pwm.sv</Navigation>
            <Navigation>65</Navigation>
            <Navigation>1</Navigation>
            <Navigation>65</Navigation>
            <Navigation>6</Navigation>
            <Navigation>Register bit read_size[1] is always 0, optimizing ...</Navigation>
        </Message>
        <Message>
            <ID>2019991</ID>
            <Severity>Warning</Severity>
            <Dynamic>CL189 :&quot;/home/nick/Desktop/nickfolder/documents/projects/in-progress/project 5l - OSURC Rover 2016/electrical/uniboard/software/hdl/pwm.sv&quot;:65:1:65:6|Register bit read_size[2] is always 0, optimizing ...</Dynamic>
            <Navigation>CL189</Navigation>
            <Navigation>/home/nick/Desktop/nickfolder/documents/projects/in-progress/project 5l - OSURC Rover 2016/electrical/uniboard/software/hdl/pwm.sv</Navigation>
            <Navigation>65</Navigation>
            <Navigation>1</Navigation>
            <Navigation>65</Navigation>
            <Navigation>6</Navigation>
            <Navigation>Register bit read_size[2] is always 0, optimizing ...</Navigation>
        </Message>
        <Message>
            <ID>2019991</ID>
            <Severity>Warning</Severity>
            <Dynamic>CL189 :&quot;/home/nick/Desktop/nickfolder/documents/projects/in-progress/project 5l - OSURC Rover 2016/electrical/uniboard/software/hdl/arm.sv&quot;:56:1:56:6|Register bit read_size[1] is always 0, optimizing ...</Dynamic>
            <Navigation>CL189</Navigation>
            <Navigation>/home/nick/Desktop/nickfolder/documents/projects/in-progress/project 5l - OSURC Rover 2016/electrical/uniboard/software/hdl/arm.sv</Navigation>
            <Navigation>56</Navigation>
            <Navigation>1</Navigation>
            <Navigation>56</Navigation>
            <Navigation>6</Navigation>
            <Navigation>Register bit read_size[1] is always 0, optimizing ...</Navigation>
        </Message>
        <Message>
            <ID>2019991</ID>
            <Severity>Warning</Severity>
            <Dynamic>CL189 :&quot;/home/nick/Desktop/nickfolder/documents/projects/in-progress/project 5l - OSURC Rover 2016/electrical/uniboard/software/hdl/pwm.sv&quot;:208:1:208:6|Register bit read_size[1] is always 0, optimizing ...</Dynamic>
            <Navigation>CL189</Navigation>
            <Navigation>/home/nick/Desktop/nickfolder/documents/projects/in-progress/project 5l - OSURC Rover 2016/electrical/uniboard/software/hdl/pwm.sv</Navigation>
            <Navigation>208</Navigation>
            <Navigation>1</Navigation>
            <Navigation>208</Navigation>
            <Navigation>6</Navigation>
            <Navigation>Register bit read_size[1] is always 0, optimizing ...</Navigation>
        </Message>
        <Message>
            <ID>2019991</ID>
            <Severity>Warning</Severity>
            <Dynamic>CL189 :&quot;/home/nick/Desktop/nickfolder/documents/projects/in-progress/project 5l - OSURC Rover 2016/electrical/uniboard/software/hdl/pwm.sv&quot;:208:1:208:6|Register bit read_size[2] is always 0, optimizing ...</Dynamic>
            <Navigation>CL189</Navigation>
            <Navigation>/home/nick/Desktop/nickfolder/documents/projects/in-progress/project 5l - OSURC Rover 2016/electrical/uniboard/software/hdl/pwm.sv</Navigation>
            <Navigation>208</Navigation>
            <Navigation>1</Navigation>
            <Navigation>208</Navigation>
            <Navigation>6</Navigation>
            <Navigation>Register bit read_size[2] is always 0, optimizing ...</Navigation>
        </Message>
        <Message>
            <ID>2019991</ID>
            <Severity>Warning</Severity>
            <Dynamic>CL118 :&quot;/home/nick/Desktop/nickfolder/documents/projects/in-progress/project 5l - OSURC Rover 2016/electrical/uniboard/software/hdl/uniboard.sv&quot;:522:3:522:7|Latch generated from always block for signal arm_select_0_; possible missing assignment in an if or case statement.</Dynamic>
            <Navigation>CL118</Navigation>
            <Navigation>/home/nick/Desktop/nickfolder/documents/projects/in-progress/project 5l - OSURC Rover 2016/electrical/uniboard/software/hdl/uniboard.sv</Navigation>
            <Navigation>522</Navigation>
            <Navigation>3</Navigation>
            <Navigation>522</Navigation>
            <Navigation>7</Navigation>
            <Navigation>Latch generated from always block for signal arm_select_0_; possible missing assignment in an if or case statement.</Navigation>
        </Message>
        <Message>
            <ID>2019991</ID>
            <Severity>Warning</Severity>
            <Dynamic>CL217 :&quot;/home/nick/Desktop/nickfolder/documents/projects/in-progress/project 5l - OSURC Rover 2016/electrical/uniboard/software/hdl/uniboard.sv&quot;:522:3:522:7|always_comb does not infer combinatorial logic</Dynamic>
            <Navigation>CL217</Navigation>
            <Navigation>/home/nick/Desktop/nickfolder/documents/projects/in-progress/project 5l - OSURC Rover 2016/electrical/uniboard/software/hdl/uniboard.sv</Navigation>
            <Navigation>522</Navigation>
            <Navigation>3</Navigation>
            <Navigation>522</Navigation>
            <Navigation>7</Navigation>
            <Navigation>always_comb does not infer combinatorial logic</Navigation>
        </Message>
        <Message>
            <ID>2019991</ID>
            <Severity>Warning</Severity>
            <Dynamic>CL246 :&quot;/home/nick/Desktop/nickfolder/documents/projects/in-progress/project 5l - OSURC Rover 2016/electrical/uniboard/software/hdl/uniboard.sv&quot;:384:13:384:17|Input port bits 3 to 1 of limit[3:0] are unused</Dynamic>
            <Navigation>CL246</Navigation>
            <Navigation>/home/nick/Desktop/nickfolder/documents/projects/in-progress/project 5l - OSURC Rover 2016/electrical/uniboard/software/hdl/uniboard.sv</Navigation>
            <Navigation>384</Navigation>
            <Navigation>13</Navigation>
            <Navigation>384</Navigation>
            <Navigation>17</Navigation>
            <Navigation>Input port bits 3 to 1 of limit[3:0] are unused</Navigation>
        </Message>
        <Message>
            <ID>2019991</ID>
            <Severity>Warning</Severity>
            <Dynamic>CL247 :&quot;/home/nick/Desktop/nickfolder/documents/projects/in-progress/project 5l - OSURC Rover 2016/electrical/uniboard/software/hdl/uniboard.sv&quot;:410:7:410:11|Input port bit 6 of debug[8:0] is unused</Dynamic>
            <Navigation>CL247</Navigation>
            <Navigation>/home/nick/Desktop/nickfolder/documents/projects/in-progress/project 5l - OSURC Rover 2016/electrical/uniboard/software/hdl/uniboard.sv</Navigation>
            <Navigation>410</Navigation>
            <Navigation>7</Navigation>
            <Navigation>410</Navigation>
            <Navigation>11</Navigation>
            <Navigation>Input port bit 6 of debug[8:0] is unused</Navigation>
        </Message>
        <Message>
            <ID>2019991</ID>
            <Severity>Warning</Severity>
            <Dynamic>CL159 :&quot;/home/nick/Desktop/nickfolder/documents/projects/in-progress/project 5l - OSURC Rover 2016/electrical/uniboard/software/hdl/uniboard.sv&quot;:366:16:366:31|Input Stepper_Y_nFault is unused</Dynamic>
            <Navigation>CL159</Navigation>
            <Navigation>/home/nick/Desktop/nickfolder/documents/projects/in-progress/project 5l - OSURC Rover 2016/electrical/uniboard/software/hdl/uniboard.sv</Navigation>
            <Navigation>366</Navigation>
            <Navigation>16</Navigation>
            <Navigation>366</Navigation>
            <Navigation>31</Navigation>
            <Navigation>Input Stepper_Y_nFault is unused</Navigation>
        </Message>
        <Message>
            <ID>2019991</ID>
            <Severity>Warning</Severity>
            <Dynamic>CL159 :&quot;/home/nick/Desktop/nickfolder/documents/projects/in-progress/project 5l - OSURC Rover 2016/electrical/uniboard/software/hdl/uniboard.sv&quot;:374:16:374:31|Input Stepper_Z_nFault is unused</Dynamic>
            <Navigation>CL159</Navigation>
            <Navigation>/home/nick/Desktop/nickfolder/documents/projects/in-progress/project 5l - OSURC Rover 2016/electrical/uniboard/software/hdl/uniboard.sv</Navigation>
            <Navigation>374</Navigation>
            <Navigation>16</Navigation>
            <Navigation>374</Navigation>
            <Navigation>31</Navigation>
            <Navigation>Input Stepper_Z_nFault is unused</Navigation>
        </Message>
        <Message>
            <ID>2019991</ID>
            <Severity>Warning</Severity>
            <Dynamic>CL159 :&quot;/home/nick/Desktop/nickfolder/documents/projects/in-progress/project 5l - OSURC Rover 2016/electrical/uniboard/software/hdl/uniboard.sv&quot;:382:16:382:31|Input Stepper_A_nFault is unused</Dynamic>
            <Navigation>CL159</Navigation>
            <Navigation>/home/nick/Desktop/nickfolder/documents/projects/in-progress/project 5l - OSURC Rover 2016/electrical/uniboard/software/hdl/uniboard.sv</Navigation>
            <Navigation>382</Navigation>
            <Navigation>16</Navigation>
            <Navigation>382</Navigation>
            <Navigation>31</Navigation>
            <Navigation>Input Stepper_A_nFault is unused</Navigation>
        </Message>
        <Message>
            <ID>2019991</ID>
            <Severity>Warning</Severity>
            <Dynamic>CL159 :&quot;/home/nick/Desktop/nickfolder/documents/projects/in-progress/project 5l - OSURC Rover 2016/electrical/uniboard/software/hdl/uniboard.sv&quot;:392:13:392:22|Input encoder_ra is unused</Dynamic>
            <Navigation>CL159</Navigation>
            <Navigation>/home/nick/Desktop/nickfolder/documents/projects/in-progress/project 5l - OSURC Rover 2016/electrical/uniboard/software/hdl/uniboard.sv</Navigation>
            <Navigation>392</Navigation>
            <Navigation>13</Navigation>
            <Navigation>392</Navigation>
            <Navigation>22</Navigation>
            <Navigation>Input encoder_ra is unused</Navigation>
        </Message>
        <Message>
            <ID>2019991</ID>
            <Severity>Warning</Severity>
            <Dynamic>CL159 :&quot;/home/nick/Desktop/nickfolder/documents/projects/in-progress/project 5l - OSURC Rover 2016/electrical/uniboard/software/hdl/uniboard.sv&quot;:393:13:393:22|Input encoder_rb is unused</Dynamic>
            <Navigation>CL159</Navigation>
            <Navigation>/home/nick/Desktop/nickfolder/documents/projects/in-progress/project 5l - OSURC Rover 2016/electrical/uniboard/software/hdl/uniboard.sv</Navigation>
            <Navigation>393</Navigation>
            <Navigation>13</Navigation>
            <Navigation>393</Navigation>
            <Navigation>22</Navigation>
            <Navigation>Input encoder_rb is unused</Navigation>
        </Message>
        <Message>
            <ID>2019991</ID>
            <Severity>Warning</Severity>
            <Dynamic>CL159 :&quot;/home/nick/Desktop/nickfolder/documents/projects/in-progress/project 5l - OSURC Rover 2016/electrical/uniboard/software/hdl/uniboard.sv&quot;:394:13:394:22|Input encoder_ri is unused</Dynamic>
            <Navigation>CL159</Navigation>
            <Navigation>/home/nick/Desktop/nickfolder/documents/projects/in-progress/project 5l - OSURC Rover 2016/electrical/uniboard/software/hdl/uniboard.sv</Navigation>
            <Navigation>394</Navigation>
            <Navigation>13</Navigation>
            <Navigation>394</Navigation>
            <Navigation>22</Navigation>
            <Navigation>Input encoder_ri is unused</Navigation>
        </Message>
        <Message>
            <ID>2019991</ID>
            <Severity>Warning</Severity>
            <Dynamic>CL159 :&quot;/home/nick/Desktop/nickfolder/documents/projects/in-progress/project 5l - OSURC Rover 2016/electrical/uniboard/software/hdl/uniboard.sv&quot;:395:13:395:22|Input encoder_la is unused</Dynamic>
            <Navigation>CL159</Navigation>
            <Navigation>/home/nick/Desktop/nickfolder/documents/projects/in-progress/project 5l - OSURC Rover 2016/electrical/uniboard/software/hdl/uniboard.sv</Navigation>
            <Navigation>395</Navigation>
            <Navigation>13</Navigation>
            <Navigation>395</Navigation>
            <Navigation>22</Navigation>
            <Navigation>Input encoder_la is unused</Navigation>
        </Message>
        <Message>
            <ID>2019991</ID>
            <Severity>Warning</Severity>
            <Dynamic>CL159 :&quot;/home/nick/Desktop/nickfolder/documents/projects/in-progress/project 5l - OSURC Rover 2016/electrical/uniboard/software/hdl/uniboard.sv&quot;:396:13:396:22|Input encoder_lb is unused</Dynamic>
            <Navigation>CL159</Navigation>
            <Navigation>/home/nick/Desktop/nickfolder/documents/projects/in-progress/project 5l - OSURC Rover 2016/electrical/uniboard/software/hdl/uniboard.sv</Navigation>
            <Navigation>396</Navigation>
            <Navigation>13</Navigation>
            <Navigation>396</Navigation>
            <Navigation>22</Navigation>
            <Navigation>Input encoder_lb is unused</Navigation>
        </Message>
        <Message>
            <ID>2019991</ID>
            <Severity>Warning</Severity>
            <Dynamic>CL159 :&quot;/home/nick/Desktop/nickfolder/documents/projects/in-progress/project 5l - OSURC Rover 2016/electrical/uniboard/software/hdl/uniboard.sv&quot;:397:13:397:22|Input encoder_li is unused</Dynamic>
            <Navigation>CL159</Navigation>
            <Navigation>/home/nick/Desktop/nickfolder/documents/projects/in-progress/project 5l - OSURC Rover 2016/electrical/uniboard/software/hdl/uniboard.sv</Navigation>
            <Navigation>397</Navigation>
            <Navigation>13</Navigation>
            <Navigation>397</Navigation>
            <Navigation>22</Navigation>
            <Navigation>Input encoder_li is unused</Navigation>
        </Message>
        <Message>
            <ID>2019991</ID>
            <Severity>Warning</Severity>
            <Dynamic>CL159 :&quot;/home/nick/Desktop/nickfolder/documents/projects/in-progress/project 5l - OSURC Rover 2016/electrical/uniboard/software/hdl/uniboard.sv&quot;:408:13:408:22|Input xbee_pause is unused</Dynamic>
            <Navigation>CL159</Navigation>
            <Navigation>/home/nick/Desktop/nickfolder/documents/projects/in-progress/project 5l - OSURC Rover 2016/electrical/uniboard/software/hdl/uniboard.sv</Navigation>
            <Navigation>408</Navigation>
            <Navigation>13</Navigation>
            <Navigation>408</Navigation>
            <Navigation>22</Navigation>
            <Navigation>Input xbee_pause is unused</Navigation>
        </Message>
        <Message>
            <ID>2019991</ID>
            <Severity>Warning</Severity>
            <Dynamic>CL159 :&quot;/home/nick/Desktop/nickfolder/documents/projects/in-progress/project 5l - OSURC Rover 2016/electrical/uniboard/software/hdl/pwm.sv&quot;:181:13:181:21|Input clk_12MHz is unused</Dynamic>
            <Navigation>CL159</Navigation>
            <Navigation>/home/nick/Desktop/nickfolder/documents/projects/in-progress/project 5l - OSURC Rover 2016/electrical/uniboard/software/hdl/pwm.sv</Navigation>
            <Navigation>181</Navigation>
            <Navigation>13</Navigation>
            <Navigation>181</Navigation>
            <Navigation>21</Navigation>
            <Navigation>Input clk_12MHz is unused</Navigation>
        </Message>
        <Message>
            <ID>2019991</ID>
            <Severity>Warning</Severity>
            <Dynamic>CL189 :&quot;/home/nick/Desktop/nickfolder/documents/projects/in-progress/project 5l - OSURC Rover 2016/electrical/uniboard/software/hdl/pwm.sv&quot;:127:1:127:6|Register bit count[14] is always 0, optimizing ...</Dynamic>
            <Navigation>CL189</Navigation>
            <Navigation>/home/nick/Desktop/nickfolder/documents/projects/in-progress/project 5l - OSURC Rover 2016/electrical/uniboard/software/hdl/pwm.sv</Navigation>
            <Navigation>127</Navigation>
            <Navigation>1</Navigation>
            <Navigation>127</Navigation>
            <Navigation>6</Navigation>
            <Navigation>Register bit count[14] is always 0, optimizing ...</Navigation>
        </Message>
        <Message>
            <ID>2019991</ID>
            <Severity>Warning</Severity>
            <Dynamic>CL189 :&quot;/home/nick/Desktop/nickfolder/documents/projects/in-progress/project 5l - OSURC Rover 2016/electrical/uniboard/software/hdl/pwm.sv&quot;:127:1:127:6|Register bit count[15] is always 0, optimizing ...</Dynamic>
            <Navigation>CL189</Navigation>
            <Navigation>/home/nick/Desktop/nickfolder/documents/projects/in-progress/project 5l - OSURC Rover 2016/electrical/uniboard/software/hdl/pwm.sv</Navigation>
            <Navigation>127</Navigation>
            <Navigation>1</Navigation>
            <Navigation>127</Navigation>
            <Navigation>6</Navigation>
            <Navigation>Register bit count[15] is always 0, optimizing ...</Navigation>
        </Message>
        <Message>
            <ID>2019991</ID>
            <Severity>Warning</Severity>
            <Dynamic>CL159 :&quot;/home/nick/Desktop/nickfolder/documents/projects/in-progress/project 5l - OSURC Rover 2016/electrical/uniboard/software/hdl/pwm.sv&quot;:42:13:42:21|Input clk_12MHz is unused</Dynamic>
            <Navigation>CL159</Navigation>
            <Navigation>/home/nick/Desktop/nickfolder/documents/projects/in-progress/project 5l - OSURC Rover 2016/electrical/uniboard/software/hdl/pwm.sv</Navigation>
            <Navigation>42</Navigation>
            <Navigation>13</Navigation>
            <Navigation>42</Navigation>
            <Navigation>21</Navigation>
            <Navigation>Input clk_12MHz is unused</Navigation>
        </Message>
        <Message>
            <ID>2019991</ID>
            <Severity>Warning</Severity>
            <Dynamic>CL189 :&quot;/home/nick/Desktop/nickfolder/documents/projects/in-progress/project 5l - OSURC Rover 2016/electrical/uniboard/software/hdl/uniboard.sv&quot;:70:1:70:6|Register bit bufcount[3] is always 0, optimizing ...</Dynamic>
            <Navigation>CL189</Navigation>
            <Navigation>/home/nick/Desktop/nickfolder/documents/projects/in-progress/project 5l - OSURC Rover 2016/electrical/uniboard/software/hdl/uniboard.sv</Navigation>
            <Navigation>70</Navigation>
            <Navigation>1</Navigation>
            <Navigation>70</Navigation>
            <Navigation>6</Navigation>
            <Navigation>Register bit bufcount[3] is always 0, optimizing ...</Navigation>
        </Message>
        <Message>
            <ID>2019993</ID>
            <Severity>Warning</Severity>
            <Dynamic>FX474 |User-specified initial value defined for some sequential elements which can prevent optimum synthesis results from being achieved.</Dynamic>
            <Navigation>FX474</Navigation>
            <Navigation>User-specified initial value defined for some sequential elements which can prevent optimum synthesis results from being achieved. </Navigation>
        </Message>
        <Message>
            <ID>2019991</ID>
            <Severity>Warning</Severity>
            <Dynamic>MT462 :&quot;/home/nick/Desktop/nickfolder/documents/projects/in-progress/project 5l - OSURC Rover 2016/electrical/uniboard/software/hdl/uniboard.sv&quot;:522:9:522:21|Net arm_select_0_2[0] appears to be an unidentified clock source. Assuming default frequency.</Dynamic>
            <Navigation>MT462</Navigation>
            <Navigation>/home/nick/Desktop/nickfolder/documents/projects/in-progress/project 5l - OSURC Rover 2016/electrical/uniboard/software/hdl/uniboard.sv</Navigation>
            <Navigation>522</Navigation>
            <Navigation>9</Navigation>
            <Navigation>522</Navigation>
            <Navigation>21</Navigation>
            <Navigation>Net arm_select_0_2[0] appears to be an unidentified clock source. Assuming default frequency. </Navigation>
        </Message>
        <Message>
            <ID>2019991</ID>
            <Severity>Warning</Severity>
            <Dynamic>MT531 :&quot;/home/nick/Desktop/nickfolder/documents/projects/in-progress/project 5l - OSURC Rover 2016/electrical/uniboard/software/hdl/uniboard.sv&quot;:522:3:522:7|Found signal identified as System clock which controls 1 sequential elements including arm_select_0_.  Using this clock, which has no specified timing constraint, can prevent conversion of gated or generated clocks and can adversely impact design performance.</Dynamic>
            <Navigation>MT531</Navigation>
            <Navigation>/home/nick/Desktop/nickfolder/documents/projects/in-progress/project 5l - OSURC Rover 2016/electrical/uniboard/software/hdl/uniboard.sv</Navigation>
            <Navigation>522</Navigation>
            <Navigation>3</Navigation>
            <Navigation>522</Navigation>
            <Navigation>7</Navigation>
            <Navigation>Found signal identified as System clock which controls 1 sequential elements including arm_select_0_.  Using this clock, which has no specified timing constraint, can prevent conversion of gated or generated clocks and can adversely impact design performance. </Navigation>
        </Message>
        <Message>
            <ID>2019991</ID>
            <Severity>Warning</Severity>
            <Dynamic>MT529 :&quot;/home/nick/Desktop/nickfolder/documents/projects/in-progress/project 5l - OSURC Rover 2016/electrical/uniboard/software/hdl/clk.sv&quot;:14:1:14:6|Found inferred clock UniboardTop|clk_12MHz which controls 509 sequential elements including protocol_interface.uart_input.baud_gen.count\[3\]. This clock has no specified timing constraint which may prevent conversion of gated or generated clocks and may adversely impact design performance.</Dynamic>
            <Navigation>MT529</Navigation>
            <Navigation>/home/nick/Desktop/nickfolder/documents/projects/in-progress/project 5l - OSURC Rover 2016/electrical/uniboard/software/hdl/clk.sv</Navigation>
            <Navigation>14</Navigation>
            <Navigation>1</Navigation>
            <Navigation>14</Navigation>
            <Navigation>6</Navigation>
            <Navigation>Found inferred clock UniboardTop|clk_12MHz which controls 509 sequential elements including protocol_interface.uart_input.baud_gen.count\[3\]. This clock has no specified timing constraint which may prevent conversion of gated or generated clocks and may adversely impact design performance. </Navigation>
        </Message>
        <Message>
            <ID>2019991</ID>
            <Severity>Warning</Severity>
            <Dynamic>MT529 :&quot;/home/nick/Desktop/nickfolder/documents/projects/in-progress/project 5l - OSURC Rover 2016/electrical/uniboard/software/hdl/arm.sv&quot;:56:1:56:6|Found inferred clock UniboardTop|arm_select_0__inferred_clock which controls 99 sequential elements including arm_x.read_value\[2\]. This clock has no specified timing constraint which may prevent conversion of gated or generated clocks and may adversely impact design performance.</Dynamic>
            <Navigation>MT529</Navigation>
            <Navigation>/home/nick/Desktop/nickfolder/documents/projects/in-progress/project 5l - OSURC Rover 2016/electrical/uniboard/software/hdl/arm.sv</Navigation>
            <Navigation>56</Navigation>
            <Navigation>1</Navigation>
            <Navigation>56</Navigation>
            <Navigation>6</Navigation>
            <Navigation>Found inferred clock UniboardTop|arm_select_0__inferred_clock which controls 99 sequential elements including arm_x.read_value\[2\]. This clock has no specified timing constraint which may prevent conversion of gated or generated clocks and may adversely impact design performance. </Navigation>
        </Message>
        <Message>
            <ID>2019991</ID>
            <Severity>Warning</Severity>
            <Dynamic>MT462 :&quot;/home/nick/Desktop/nickfolder/documents/projects/in-progress/project 5l - OSURC Rover 2016/electrical/uniboard/software/hdl/uniboard.sv&quot;:522:9:522:21|Net arm_select_0_2[0] appears to be an unidentified clock source. Assuming default frequency.</Dynamic>
            <Navigation>MT462</Navigation>
            <Navigation>/home/nick/Desktop/nickfolder/documents/projects/in-progress/project 5l - OSURC Rover 2016/electrical/uniboard/software/hdl/uniboard.sv</Navigation>
            <Navigation>522</Navigation>
            <Navigation>9</Navigation>
            <Navigation>522</Navigation>
            <Navigation>21</Navigation>
            <Navigation>Net arm_select_0_2[0] appears to be an unidentified clock source. Assuming default frequency. </Navigation>
        </Message>
        <Message>
            <ID>2019991</ID>
            <Severity>Warning</Severity>
            <Dynamic>MT462 :&quot;/home/nick/Desktop/nickfolder/documents/projects/in-progress/project 5l - OSURC Rover 2016/electrical/uniboard/software/hdl/uniboard.sv&quot;:522:9:522:21|Net motor_pwm.arm_select_0_2[0] appears to be an unidentified clock source. Assuming default frequency.</Dynamic>
            <Navigation>MT462</Navigation>
            <Navigation>/home/nick/Desktop/nickfolder/documents/projects/in-progress/project 5l - OSURC Rover 2016/electrical/uniboard/software/hdl/uniboard.sv</Navigation>
            <Navigation>522</Navigation>
            <Navigation>9</Navigation>
            <Navigation>522</Navigation>
            <Navigation>21</Navigation>
            <Navigation>Net motor_pwm.arm_select_0_2[0] appears to be an unidentified clock source. Assuming default frequency. </Navigation>
        </Message>
        <Message>
            <ID>2019991</ID>
            <Severity>Warning</Severity>
            <Dynamic>MT462 :&quot;/home/nick/Desktop/nickfolder/documents/projects/in-progress/project 5l - OSURC Rover 2016/electrical/uniboard/software/hdl/uniboard.sv&quot;:522:9:522:21|Net motor_pwm.arm_select_0_2[0] appears to be an unidentified clock source. Assuming default frequency.</Dynamic>
            <Navigation>MT462</Navigation>
            <Navigation>/home/nick/Desktop/nickfolder/documents/projects/in-progress/project 5l - OSURC Rover 2016/electrical/uniboard/software/hdl/uniboard.sv</Navigation>
            <Navigation>522</Navigation>
            <Navigation>9</Navigation>
            <Navigation>522</Navigation>
            <Navigation>21</Navigation>
            <Navigation>Net motor_pwm.arm_select_0_2[0] appears to be an unidentified clock source. Assuming default frequency. </Navigation>
        </Message>
        <Message>
            <ID>2019991</ID>
            <Severity>Warning</Severity>
            <Dynamic>MT462 :&quot;/home/nick/Desktop/nickfolder/documents/projects/in-progress/project 5l - OSURC Rover 2016/electrical/uniboard/software/hdl/uniboard.sv&quot;:522:9:522:21|Net motor_pwm.arm_select_0_2[0] appears to be an unidentified clock source. Assuming default frequency.</Dynamic>
            <Navigation>MT462</Navigation>
            <Navigation>/home/nick/Desktop/nickfolder/documents/projects/in-progress/project 5l - OSURC Rover 2016/electrical/uniboard/software/hdl/uniboard.sv</Navigation>
            <Navigation>522</Navigation>
            <Navigation>9</Navigation>
            <Navigation>522</Navigation>
            <Navigation>21</Navigation>
            <Navigation>Net motor_pwm.arm_select_0_2[0] appears to be an unidentified clock source. Assuming default frequency. </Navigation>
        </Message>
        <Message>
            <ID>2019993</ID>
            <Severity>Warning</Severity>
            <Dynamic>MT420 |Found inferred clock UniboardTop|clk_12MHz with period 1000.00ns. Please declare a user-defined clock on object &quot;p:clk_12MHz&quot;</Dynamic>
            <Navigation>MT420</Navigation>
            <Navigation>Found inferred clock UniboardTop|clk_12MHz with period 1000.00ns. Please declare a user-defined clock on object &quot;p:clk_12MHz&quot;</Navigation>
        </Message>
        <Message>
            <ID>2019993</ID>
            <Severity>Warning</Severity>
            <Dynamic>MT420 |Found inferred clock UniboardTop|arm_select_0__inferred_clock with period 1000.00ns. Please declare a user-defined clock on object &quot;n:arm_select_0_&quot;</Dynamic>
            <Navigation>MT420</Navigation>
            <Navigation>Found inferred clock UniboardTop|arm_select_0__inferred_clock with period 1000.00ns. Please declare a user-defined clock on object &quot;n:arm_select_0_&quot;</Navigation>
        </Message>
    </Task>
</BaliMessageLog>